Coverage Report by instance with details

=================================================================================
=== Instance: /top/fifo_if
=== Design Unit: work.fifo_interface
=================================================================================
Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                         88        86         2    97.72%

================================Toggle Details================================

Toggle Coverage for instance /top/fifo_if --

                                              Node      1H->0L      0L->1H  "Coverage"
                                              ---------------------------------------
                                       almostempty           1           1      100.00 
                                        almostfull           1           1      100.00 
                                               clk           1           1      100.00 
                                     data_in[15-0]           1           1      100.00 
                                    data_out[15-0]           1           1      100.00 
                                             empty           1           1      100.00 
                                              full           1           1      100.00 
                                          overflow           1           1      100.00 
                                             rd_en           1           1      100.00 
                                             rst_n           1           1      100.00 
                                     test_finished           0           0        0.00 
                                         underflow           1           1      100.00 
                                            wr_ack           1           1      100.00 
                                             wr_en           1           1      100.00 

Total Node Count     =         44 
Toggled Node Count   =         43 
Untoggled Node Count =          1 

Toggle Coverage      =      97.72% (86 of 88 bins)

=================================================================================
=== Instance: /top/DUT
=== Design Unit: work.FIFO
=================================================================================

Assertion Coverage:
    Assertions                      10        10         0   100.00%
--------------------------------------------------------------------
Name                 File(Line)                   Failure      Pass 
                                                  Count        Count
--------------------------------------------------------------------
/top/DUT/assert__rd_ptr_p
                     FIFO.sv(113)                       0          1
/top/DUT/assert__wr_ptr_p
                     FIFO.sv(108)                       0          1
/top/DUT/assert__underflow_p
                     FIFO.sv(103)                       0          1
/top/DUT/assert__overflow_p
                     FIFO.sv(98)                        0          1
/top/DUT/assert__write_ack_p
                     FIFO.sv(93)                        0          1
/top/DUT/#ublk#306607#80/immed__87
                     FIFO.sv(87)                        0          1
/top/DUT/#ublk#306607#80/immed__86
                     FIFO.sv(86)                        0          1
/top/DUT/#ublk#306607#80/immed__85
                     FIFO.sv(85)                        0          1
/top/DUT/#ublk#306607#80/immed__84
                     FIFO.sv(84)                        0          1
/top/DUT/#ublk#306607#80/#ublk#306607#81/immed__82
                     FIFO.sv(82)                        0          1
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        34        30         4    88.23%

================================Branch Details================================

Branch Coverage for instance /top/DUT

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File FIFO.sv
------------------------------------IF Branch------------------------------------
    18                                     10469     Count coming in to IF
    18              1                        951     	if (!fifo_if.rst_n) begin
    23              1                       5099     	else if (fifo_if.wr_en && count < FIFO_DEPTH) begin//write
    30              1                       4419     	else begin 
Branch totals: 3 hits of 3 branches = 100.00%

------------------------------------IF Branch------------------------------------
    32                                      4419     Count coming in to IF
    32              1                       1660     		if (fifo_if.full & fifo_if.wr_en)
    34              1                       2759     		else
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    40                                     10469     Count coming in to IF
    40              1                        951     	if (!fifo_if.rst_n) begin
    45              1                       2675     	else if (fifo_if.rd_en && count != 0) begin
    50              1                        212     	else if (fifo_if.empty && fifo_if.rd_en) ////is added////////
    52              1                       6631     	else 	fifo_if.underflow<=0; 			////is added////////
Branch totals: 4 hits of 4 branches = 100.00%

------------------------------------IF Branch------------------------------------
    57                                      9272     Count coming in to IF
    57              1                        947     	if (!fifo_if.rst_n) begin
    60              1                       8325     	else begin
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    61                                      8325     Count coming in to IF
    61              1                       3580     		if	( ({fifo_if.wr_en, fifo_if.rd_en} == 2'b10) && !fifo_if.full) 
    63              1                        783     		else if ( ({fifo_if.wr_en, fifo_if.rd_en} == 2'b01) && !fifo_if.empty)
    66              1                        532     		else if ( ({fifo_if.wr_en, fifo_if.rd_en} == 2'b11) && fifo_if.full)
    68              1                        159     		else if ( ({fifo_if.wr_en, fifo_if.rd_en} == 2'b11) && fifo_if.empty)
                                            3271     All False Count
Branch totals: 5 hits of 5 branches = 100.00%

------------------------------------IF Branch------------------------------------
    73                                      5509     Count coming in to IF
    73              1                        870     assign fifo_if.full = (count == FIFO_DEPTH)? 1 : 0;
    73              2                       4639     assign fifo_if.full = (count == FIFO_DEPTH)? 1 : 0;
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    74                                      5509     Count coming in to IF
    74              1                        535     assign fifo_if.empty = (count == 0)? 1 : 0;
    74              2                       4974     assign fifo_if.empty = (count == 0)? 1 : 0;
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    75                                      5509     Count coming in to IF
    75              1                       1126     assign fifo_if.almostfull = (count == FIFO_DEPTH-1)? 1 : 0; //corrected 1 not 2////
    75              2                       4383     assign fifo_if.almostfull = (count == FIFO_DEPTH-1)? 1 : 0; //corrected 1 not 2////
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    76                                      5509     Count coming in to IF
    76              1                        618     assign fifo_if.almostempty = (count == 1)? 1 : 0;
    76              2                       4891     assign fifo_if.almostempty = (count == 1)? 1 : 0;
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    81                                      9765     Count coming in to IF
    81              1                        930     	if(!fifo_if.rst_n)begin
                                            8835     All False Count
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    84                                      9764     Count coming in to IF
    84              1                       9764     	assert final (fifo_if.full == (count == FIFO_DEPTH)? 1 : 0);
    84              2                    ***0***     	assert final (fifo_if.full == (count == FIFO_DEPTH)? 1 : 0);
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    85                                      9764     Count coming in to IF
    85              1                       9764     	assert final (fifo_if.empty == (count == 0)? 1 : 0);
    85              2                    ***0***     	assert final (fifo_if.empty == (count == 0)? 1 : 0);
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    86                                      9764     Count coming in to IF
    86              1                       9764     	assert final (fifo_if.almostfull == (count == FIFO_DEPTH-1)? 1 : 0);
    86              2                    ***0***     	assert final (fifo_if.almostfull == (count == FIFO_DEPTH-1)? 1 : 0);
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    87                                      9764     Count coming in to IF
    87              1                       9764     	assert final (fifo_if.almostempty == (count == 1)? 1 : 0);
    87              2                    ***0***     	assert final (fifo_if.almostempty == (count == 1)? 1 : 0);
Branch totals: 1 hit of 2 branches = 50.00%


Condition Coverage:
    Enabled Coverage              Bins   Covered    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Conditions                      28        23         5    82.14%

================================Condition Details================================

Condition Coverage for instance /top/DUT --

  File FIFO.sv
----------------Focused Condition View-------------------
Line       23 Item    1  (fifo_if.wr_en && (count < 8))
Condition totals: 2 of 2 input terms covered = 100.00%

     Input Term   Covered  Reason for no coverage   Hint
    -----------  --------  -----------------------  --------------
  fifo_if.wr_en         Y
    (count < 8)         Y

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  fifo_if.wr_en_0       -                             
  Row   2:          1  fifo_if.wr_en_1       (count < 8)                   
  Row   3:          1  (count < 8)_0         fifo_if.wr_en                 
  Row   4:          1  (count < 8)_1         fifo_if.wr_en                 

----------------Focused Condition View-------------------
Line       32 Item    1  (fifo_if.full & fifo_if.wr_en)
Condition totals: 1 of 2 input terms covered = 50.00%

     Input Term   Covered  Reason for no coverage   Hint
    -----------  --------  -----------------------  --------------
   fifo_if.full         N  '_0' not hit             Hit '_0'
  fifo_if.wr_en         Y

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  fifo_if.full_0        fifo_if.wr_en                 
  Row   2:          1  fifo_if.full_1        fifo_if.wr_en                 
  Row   3:          1  fifo_if.wr_en_0       fifo_if.full                  
  Row   4:          1  fifo_if.wr_en_1       fifo_if.full                  

----------------Focused Condition View-------------------
Line       45 Item    1  (fifo_if.rd_en && (count != 0))
Condition totals: 2 of 2 input terms covered = 100.00%

     Input Term   Covered  Reason for no coverage   Hint
    -----------  --------  -----------------------  --------------
  fifo_if.rd_en         Y
   (count != 0)         Y

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  fifo_if.rd_en_0       -                             
  Row   2:          1  fifo_if.rd_en_1       (count != 0)                  
  Row   3:          1  (count != 0)_0        fifo_if.rd_en                 
  Row   4:          1  (count != 0)_1        fifo_if.rd_en                 

----------------Focused Condition View-------------------
Line       50 Item    1  (fifo_if.empty && fifo_if.rd_en)
Condition totals: 2 of 2 input terms covered = 100.00%

     Input Term   Covered  Reason for no coverage   Hint
    -----------  --------  -----------------------  --------------
  fifo_if.empty         Y
  fifo_if.rd_en         Y

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  fifo_if.empty_0       -                             
  Row   2:          1  fifo_if.empty_1       fifo_if.rd_en                 
  Row   3:          1  fifo_if.rd_en_0       fifo_if.empty                 
  Row   4:          1  fifo_if.rd_en_1       fifo_if.empty                 

----------------Focused Condition View-------------------
Line       61 Item    1  ((~fifo_if.rd_en && fifo_if.wr_en) && ~fifo_if.full)
Condition totals: 3 of 3 input terms covered = 100.00%

     Input Term   Covered  Reason for no coverage   Hint
    -----------  --------  -----------------------  --------------
  fifo_if.rd_en         Y
  fifo_if.wr_en         Y
   fifo_if.full         Y

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  fifo_if.rd_en_0       (~fifo_if.full && fifo_if.wr_en)
  Row   2:          1  fifo_if.rd_en_1       -                             
  Row   3:          1  fifo_if.wr_en_0       ~fifo_if.rd_en                
  Row   4:          1  fifo_if.wr_en_1       (~fifo_if.full && ~fifo_if.rd_en)
  Row   5:          1  fifo_if.full_0        (~fifo_if.rd_en && fifo_if.wr_en)
  Row   6:          1  fifo_if.full_1        (~fifo_if.rd_en && fifo_if.wr_en)

----------------Focused Condition View-------------------
Line       63 Item    1  ((fifo_if.rd_en && ~fifo_if.wr_en) && ~fifo_if.empty)
Condition totals: 3 of 3 input terms covered = 100.00%

     Input Term   Covered  Reason for no coverage   Hint
    -----------  --------  -----------------------  --------------
  fifo_if.rd_en         Y
  fifo_if.wr_en         Y
  fifo_if.empty         Y

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  fifo_if.rd_en_0       -                             
  Row   2:          1  fifo_if.rd_en_1       (~fifo_if.empty && ~fifo_if.wr_en)
  Row   3:          1  fifo_if.wr_en_0       (~fifo_if.empty && fifo_if.rd_en)
  Row   4:          1  fifo_if.wr_en_1       fifo_if.rd_en                 
  Row   5:          1  fifo_if.empty_0       (fifo_if.rd_en && ~fifo_if.wr_en)
  Row   6:          1  fifo_if.empty_1       (fifo_if.rd_en && ~fifo_if.wr_en)

----------------Focused Condition View-------------------
Line       66 Item    1  ((fifo_if.rd_en && fifo_if.wr_en) && fifo_if.full)
Condition totals: 3 of 3 input terms covered = 100.00%

     Input Term   Covered  Reason for no coverage   Hint
    -----------  --------  -----------------------  --------------
  fifo_if.rd_en         Y
  fifo_if.wr_en         Y
   fifo_if.full         Y

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  fifo_if.rd_en_0       -                             
  Row   2:          1  fifo_if.rd_en_1       (fifo_if.full && fifo_if.wr_en)
  Row   3:          1  fifo_if.wr_en_0       fifo_if.rd_en                 
  Row   4:          1  fifo_if.wr_en_1       (fifo_if.full && fifo_if.rd_en)
  Row   5:          1  fifo_if.full_0        (fifo_if.rd_en && fifo_if.wr_en)
  Row   6:          1  fifo_if.full_1        (fifo_if.rd_en && fifo_if.wr_en)

----------------Focused Condition View-------------------
Line       68 Item    1  ((fifo_if.rd_en && fifo_if.wr_en) && fifo_if.empty)
Condition totals: 3 of 3 input terms covered = 100.00%

     Input Term   Covered  Reason for no coverage   Hint
    -----------  --------  -----------------------  --------------
  fifo_if.rd_en         Y
  fifo_if.wr_en         Y
  fifo_if.empty         Y

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  fifo_if.rd_en_0       -                             
  Row   2:          1  fifo_if.rd_en_1       (fifo_if.empty && fifo_if.wr_en)
  Row   3:          1  fifo_if.wr_en_0       fifo_if.rd_en                 
  Row   4:          1  fifo_if.wr_en_1       (fifo_if.empty && fifo_if.rd_en)
  Row   5:          1  fifo_if.empty_0       (fifo_if.rd_en && fifo_if.wr_en)
  Row   6:          1  fifo_if.empty_1       (fifo_if.rd_en && fifo_if.wr_en)

----------------Focused Condition View-------------------
Line       73 Item    1  (count == 8)
Condition totals: 1 of 1 input term covered = 100.00%

    Input Term   Covered  Reason for no coverage   Hint
   -----------  --------  -----------------------  --------------
  (count == 8)         Y

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  (count == 8)_0        -                             
  Row   2:          1  (count == 8)_1        -                             

----------------Focused Condition View-------------------
Line       74 Item    1  (count == 0)
Condition totals: 1 of 1 input term covered = 100.00%

    Input Term   Covered  Reason for no coverage   Hint
   -----------  --------  -----------------------  --------------
  (count == 0)         Y

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  (count == 0)_0        -                             
  Row   2:          1  (count == 0)_1        -                             

----------------Focused Condition View-------------------
Line       75 Item    1  (count == (8 - 1))
Condition totals: 1 of 1 input term covered = 100.00%

          Input Term   Covered  Reason for no coverage   Hint
         -----------  --------  -----------------------  --------------
  (count == (8 - 1))         Y

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  (count == (8 - 1))_0  -                             
  Row   2:          1  (count == (8 - 1))_1  -                             

----------------Focused Condition View-------------------
Line       76 Item    1  (count == 1)
Condition totals: 1 of 1 input term covered = 100.00%

    Input Term   Covered  Reason for no coverage   Hint
   -----------  --------  -----------------------  --------------
  (count == 1)         Y

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  (count == 1)_0        -                             
  Row   2:          1  (count == 1)_1        -                             

----------------Focused Condition View-------------------
Line       84 Item    1  (fifo_if.full == (count == 8))
Condition totals: 0 of 1 input term covered = 0.00%

                      Input Term   Covered  Reason for no coverage   Hint
                     -----------  --------  -----------------------  --------------
  (fifo_if.full == (count == 8))         N  '_0' not hit             Hit '_0'

     Rows:       Hits  FEC Target                        Non-masking condition(s)      
 ---------  ---------  --------------------              -------------------------     
  Row   1:    ***0***  (fifo_if.full == (count == 8))_0  -                             
  Row   2:          1  (fifo_if.full == (count == 8))_1  -                             

----------------Focused Condition View-------------------
Line       85 Item    1  (fifo_if.empty == (count == 0))
Condition totals: 0 of 1 input term covered = 0.00%

                       Input Term   Covered  Reason for no coverage   Hint
                      -----------  --------  -----------------------  --------------
  (fifo_if.empty == (count == 0))         N  '_0' not hit             Hit '_0'

     Rows:       Hits  FEC Target                         Non-masking condition(s)      
 ---------  ---------  --------------------               -------------------------     
  Row   1:    ***0***  (fifo_if.empty == (count == 0))_0  -                             
  Row   2:          1  (fifo_if.empty == (count == 0))_1  -                             

----------------Focused Condition View-------------------
Line       86 Item    1  (fifo_if.almostfull == (count == (8 - 1)))
Condition totals: 0 of 1 input term covered = 0.00%

                                  Input Term   Covered  Reason for no coverage   Hint
                                 -----------  --------  -----------------------  --------------
  (fifo_if.almostfull == (count == (8 - 1)))         N  '_0' not hit             Hit '_0'

     Rows:       Hits  FEC Target                                    Non-masking condition(s)      
 ---------  ---------  --------------------                          -------------------------     
  Row   1:    ***0***  (fifo_if.almostfull == (count == (8 - 1)))_0  -                             
  Row   2:          1  (fifo_if.almostfull == (count == (8 - 1)))_1  -                             

----------------Focused Condition View-------------------
Line       87 Item    1  (fifo_if.almostempty == (count == 1))
Condition totals: 0 of 1 input term covered = 0.00%

                             Input Term   Covered  Reason for no coverage   Hint
                            -----------  --------  -----------------------  --------------
  (fifo_if.almostempty == (count == 1))         N  '_0' not hit             Hit '_0'

     Rows:       Hits  FEC Target                               Non-masking condition(s)      
 ---------  ---------  --------------------                     -------------------------     
  Row   1:    ***0***  (fifo_if.almostempty == (count == 1))_0  -                             
  Row   2:          1  (fifo_if.almostempty == (count == 1))_1  -                             



Directive Coverage:
    Directives                       5         5         0   100.00%

DIRECTIVE COVERAGE:
--------------------------------------------------------------------------------------------
Name                                     Design Design   Lang File(Line)      Hits Status    
                                         Unit   UnitType                                     
--------------------------------------------------------------------------------------------
/top/DUT/cover__rd_ptr_p                 FIFO   Verilog  SVA  FIFO.sv(113)    2547 Covered   
/top/DUT/cover__wr_ptr_p                 FIFO   Verilog  SVA  FIFO.sv(108)    4857 Covered   
/top/DUT/cover__underflow_p              FIFO   Verilog  SVA  FIFO.sv(103)     195 Covered   
/top/DUT/cover__overflow_p               FIFO   Verilog  SVA  FIFO.sv(98)     1577 Covered   
/top/DUT/cover__write_ack_p              FIFO   Verilog  SVA  FIFO.sv(93)     4857 Covered   
Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      30        30         0   100.00%

================================Statement Details================================

Statement Coverage for instance /top/DUT --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File FIFO.sv
    8                                                module FIFO(fifo_interface.DUT fifo_if);
    9                                                parameter FIFO_WIDTH = 16;
    10                                               parameter FIFO_DEPTH = 8;
    11                                               
    12                                               localparam max_fifo_addr = $clog2(FIFO_DEPTH);
    13                                               reg [FIFO_WIDTH-1:0] mem [FIFO_DEPTH-1:0];
    14                                               reg [max_fifo_addr-1:0] wr_ptr, rd_ptr;
    15                                               reg [max_fifo_addr:0] count;
    16                                               
    17              1                      10469     always @(posedge fifo_if.clk or negedge fifo_if.rst_n) begin
    18                                               	if (!fifo_if.rst_n) begin
    19              1                        951     		wr_ptr <= 0;
    20              1                        951     		fifo_if.wr_ack<=0;////is added////////
    21              1                        951     		fifo_if.overflow<=0;////is added////////
    22                                               	end
    23                                               	else if (fifo_if.wr_en && count < FIFO_DEPTH) begin//write
    24              1                       5099     		mem[wr_ptr] <= fifo_if.data_in;
    25              1                       5099     		fifo_if.wr_ack <= 1;
    26              1                       5099     		wr_ptr <= wr_ptr + 1;
    27              1                       5099     		fifo_if.overflow<=0;////is added////////
    28                                               
    29                                               	end
    30                                               	else begin 
    31              1                       4419     		fifo_if.wr_ack <= 0; 
    32                                               		if (fifo_if.full & fifo_if.wr_en)
    33              1                       1660     			fifo_if.overflow <= 1;
    34                                               		else
    35              1                       2759     			fifo_if.overflow <= 0;
    36                                               	end
    37                                               end
    38                                               
    39              1                      10469     always @(posedge fifo_if.clk or negedge fifo_if.rst_n) begin //read
    40                                               	if (!fifo_if.rst_n) begin
    41              1                        951     		rd_ptr <= 0;
    42              1                        951     		fifo_if.underflow<=0;////is added////////
    43                                               
    44                                               	end
    45                                               	else if (fifo_if.rd_en && count != 0) begin
    46              1                       2675     		fifo_if.data_out <= mem[rd_ptr];
    47              1                       2675     		rd_ptr <= rd_ptr + 1;
    48              1                       2675     		fifo_if.underflow<=0;////is added////////
    49                                               	end
    50                                               	else if (fifo_if.empty && fifo_if.rd_en) ////is added////////
    51              1                        212     		fifo_if.underflow<=1;				////is added////////
    52              1                       6631     	else 	fifo_if.underflow<=0; 			////is added////////
    53                                               	
    54                                               end
    55                                               
    56              1                       9272     always @(posedge fifo_if.clk or negedge fifo_if.rst_n) begin//counter
    57                                               	if (!fifo_if.rst_n) begin
    58              1                        947     		count <= 0;
    59                                               	end
    60                                               	else begin
    61                                               		if	( ({fifo_if.wr_en, fifo_if.rd_en} == 2'b10) && !fifo_if.full) 
    62              1                       3580     			count <= count + 1;
    63                                               		else if ( ({fifo_if.wr_en, fifo_if.rd_en} == 2'b01) && !fifo_if.empty)
    64              1                        783     			count <= count - 1;
    65                                               		////is added////////			
    66                                               		else if ( ({fifo_if.wr_en, fifo_if.rd_en} == 2'b11) && fifo_if.full)
    67              1                        532     			count <= count - 1;
    68                                               		else if ( ({fifo_if.wr_en, fifo_if.rd_en} == 2'b11) && fifo_if.empty)
    69              1                        159     			count <= count + 1;
    70                                               	end
    71                                               end
    72                                               
    73              1                       5510     assign fifo_if.full = (count == FIFO_DEPTH)? 1 : 0;
    74              1                       5510     assign fifo_if.empty = (count == 0)? 1 : 0;
    75              1                       5510     assign fifo_if.almostfull = (count == FIFO_DEPTH-1)? 1 : 0; //corrected 1 not 2////
    76              1                       5510     assign fifo_if.almostempty = (count == 1)? 1 : 0;
    77                                               
    78                                               `ifdef SIM
    79                                               
    80              1                       9765     always_comb begin

Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                         20        20         0   100.00%

================================Toggle Details================================

Toggle Coverage for instance /top/DUT --

                                              Node      1H->0L      0L->1H  "Coverage"
                                              ---------------------------------------
                                        count[3-0]           1           1      100.00 
                                       rd_ptr[2-0]           1           1      100.00 
                                       wr_ptr[2-0]           1           1      100.00 

Total Node Count     =         10 
Toggled Node Count   =         10 
Untoggled Node Count =          0 

Toggle Coverage      =     100.00% (20 of 20 bins)

=================================================================================
=== Instance: /top/TEST
=== Design Unit: work.fifo_tb
=================================================================================

Assertion Coverage:
    Assertions                       1         1         0   100.00%
--------------------------------------------------------------------
Name                 File(Line)                   Failure      Pass 
                                                  Count        Count
--------------------------------------------------------------------
/top/TEST/#ublk#217929410#14/immed__15
                     fifo_tb.sv(15)                     0          1
Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      16        16         0   100.00%

================================Statement Details================================

Statement Coverage for instance /top/TEST --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File fifo_tb.sv
    3                                                module fifo_tb(fifo_interface.TEST fifo_if);
    4                                                    fifo_transaction fifo_testb;
    5                                                    initial begin
    6               1                          1             fifo_testb = new(); 
    7               1                          1             fifo_if.data_in = 0;
    8               1                          1             fifo_if.wr_en = 0;
    9               1                          1             fifo_if.rd_en = 0;
    10                                                      
    11              1                          1             fifo_if.rst_n = 0; //active low
    12              1                          1             @(negedge fifo_if.clk);#0;
    12              2                          1     
    13              1                          1             fifo_if.rst_n = 1;
    14              1                      10000             repeat(10000) begin
    15                                                           assert (fifo_testb.randomize());
    16              1                      10000                 fifo_if.data_in = fifo_testb.data_in;
    17              1                      10000                 fifo_if.rst_n = fifo_testb.rst_n;  
    18              1                      10000                 fifo_if.wr_en = fifo_testb.wr_en;  
    19              1                      10000                 fifo_if.rd_en = fifo_testb.rd_en;
    20              1                      10000                 @(negedge fifo_if.clk);#0;
    20              2                      10000     
    21                                                       end
    22              1                          1             test_finished = 1;


=================================================================================
=== Instance: /top/fifo_monitor
=== Design Unit: work.fifo_monitor
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         2         0   100.00%

================================Branch Details================================

Branch Coverage for instance /top/fifo_monitor

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File fifo_monitor.sv
------------------------------------IF Branch------------------------------------
    30                                     10002     Count coming in to IF
    30              1                          1             if(test_finished)begin
                                           10001     All False Count
Branch totals: 2 hits of 2 branches = 100.00%


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      21        21         0   100.00%

================================Statement Details================================

Statement Coverage for instance /top/fifo_monitor --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File fifo_monitor.sv
    6                                                module fifo_monitor(fifo_interface.MONITOR fifo_if);
    7               1                          1     fifo_transaction fifo_trans= new();
    8               1                          1     fifo_scoreboard  fifo_scr  = new();
    9               1                          1     fifo_coverage    fifo_covr = new();
    10                                               initial begin
    11              1                          1         forever begin
    12              1                      10002             @(negedge fifo_if.clk);
    13              1                      10002             fifo_trans.data_in = fifo_if.data_in;
    14              1                      10002             fifo_trans.rst_n = fifo_if.rst_n;  
    15              1                      10002             fifo_trans.wr_en = fifo_if.wr_en;  
    16              1                      10002             fifo_trans.rd_en = fifo_if.rd_en;
    17              1                      10002             fifo_trans.data_out = fifo_if.data_out;
    18              1                      10002             fifo_trans.wr_ack = fifo_if.wr_ack;  
    19              1                      10002             fifo_trans.overflow = fifo_if.overflow;  
    20              1                      10002             fifo_trans.full = fifo_if.full;
    21              1                      10002             fifo_trans.empty = fifo_if.empty;
    22              1                      10002             fifo_trans.almostfull = fifo_if.almostfull;  
    23              1                      10002             fifo_trans.almostempty = fifo_if.almostempty;  
    24              1                      10002             fifo_trans.underflow = fifo_if.underflow;
    25                                                       fork 
    26              1                      10002                 begin    fifo_covr.sample_data(fifo_trans); end
    27              1                      10002                 begin    fifo_scr.check_data(fifo_trans);   end
    28                                                       join
    29                                               
    30                                                       if(test_finished)begin
    31              1                          1                 $display("--|   time = %0t : with error count = %0d and correct count = %0d    |--",$realtime() ,error_count,correct_count);
    32              1                          1                 $stop;


=================================================================================
=== Instance: /top
=== Design Unit: work.top
=================================================================================
Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       2         2         0   100.00%

================================Statement Details================================

Statement Coverage for instance /top --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File top.sv
    1                                                module top();
    2                                                    bit clk;
    3               1                      20005         always #1 clk=!clk;
    3               2                      20004     

Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                          2         2         0   100.00%

================================Toggle Details================================

Toggle Coverage for instance /top --

                                              Node      1H->0L      0L->1H  "Coverage"
                                              ---------------------------------------
                                               clk           1           1      100.00 

Total Node Count     =          1 
Toggled Node Count   =          1 
Untoggled Node Count =          0 

Toggle Coverage      =     100.00% (2 of 2 bins)

=================================================================================
=== Instance: /fifo_transaction_pkg
=== Design Unit: work.fifo_transaction_pkg
=================================================================================
Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       2         2         0   100.00%

================================Statement Details================================

Statement Coverage for instance /fifo_transaction_pkg --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File fifo_transaction.sv
    1                                                package fifo_transaction_pkg;
    2                                                    class fifo_transaction;
    3                                                    //I/OP declaration//
    4                                                    parameter FIFO_WIDTH = 16;
    5                                                    parameter FIFO_DEPTH = 8;
    6                                                    rand logic [FIFO_WIDTH-1:0] data_in;
    7                                                    rand logic  rst_n, wr_en, rd_en;
    8                                                    logic  [FIFO_WIDTH-1:0] data_out;
    9                                                    logic  wr_ack, overflow;
    10                                                   logic full, empty, almostfull, almostempty, underflow;
    11                                                   //add 2 integers//
    12                                                   int RD_EN_ON_DIST ;
    13                                                   int WR_EN_ON_DIST ;
    14                                               
    15                                                   // Constructor with default values
    16                                                   function new(input int wr_dist = 70, int rd_dist = 30);
    17              1                          3             this.WR_EN_ON_DIST = wr_dist;
    18              1                          3             this.RD_EN_ON_DIST = rd_dist;


=================================================================================
=== Instance: /fifo_coverage_pkg
=== Design Unit: work.fifo_coverage_pkg
=================================================================================

Covergroup Coverage:
    Covergroups                      1        na        na   100.00%
        Coverpoints/Crosses         19        na        na        na
            Covergroup Bins        162       162         0   100.00%
----------------------------------------------------------------------------------------------------------
Covergroup                                             Metric       Goal       Bins    Status               
                                                                                                         
----------------------------------------------------------------------------------------------------------
 TYPE /fifo_coverage_pkg/fifo_coverage/cvr_gp         100.00%        100          -    Covered              
    covered/total bins:                                   162        162          -                      
    missing/total bins:                                     0        162          -                      
    % Hit:                                            100.00%        100          -                      
    Coverpoint cvr_datain                             100.00%        100          -    Covered              
        covered/total bins:                                64         64          -                      
        missing/total bins:                                 0         64          -                      
        % Hit:                                        100.00%        100          -                      
        bin auto[0:1023]                                  150          1          -    Covered              
        bin auto[1024:2047]                               139          1          -    Covered              
        bin auto[2048:3071]                               143          1          -    Covered              
        bin auto[3072:4095]                               166          1          -    Covered              
        bin auto[4096:5119]                               168          1          -    Covered              
        bin auto[5120:6143]                               131          1          -    Covered              
        bin auto[6144:7167]                               150          1          -    Covered              
        bin auto[7168:8191]                               123          1          -    Covered              
        bin auto[8192:9215]                               161          1          -    Covered              
        bin auto[9216:10239]                              160          1          -    Covered              
        bin auto[10240:11263]                             156          1          -    Covered              
        bin auto[11264:12287]                             150          1          -    Covered              
        bin auto[12288:13311]                             159          1          -    Covered              
        bin auto[13312:14335]                             161          1          -    Covered              
        bin auto[14336:15359]                             158          1          -    Covered              
        bin auto[15360:16383]                             148          1          -    Covered              
        bin auto[16384:17407]                             175          1          -    Covered              
        bin auto[17408:18431]                             171          1          -    Covered              
        bin auto[18432:19455]                             152          1          -    Covered              
        bin auto[19456:20479]                             167          1          -    Covered              
        bin auto[20480:21503]                             139          1          -    Covered              
        bin auto[21504:22527]                             157          1          -    Covered              
        bin auto[22528:23551]                             172          1          -    Covered              
        bin auto[23552:24575]                             164          1          -    Covered              
        bin auto[24576:25599]                             163          1          -    Covered              
        bin auto[25600:26623]                             154          1          -    Covered              
        bin auto[26624:27647]                             164          1          -    Covered              
        bin auto[27648:28671]                             153          1          -    Covered              
        bin auto[28672:29695]                             139          1          -    Covered              
        bin auto[29696:30719]                             159          1          -    Covered              
        bin auto[30720:31743]                             155          1          -    Covered              
        bin auto[31744:32767]                             161          1          -    Covered              
        bin auto[32768:33791]                             173          1          -    Covered              
        bin auto[33792:34815]                             162          1          -    Covered              
        bin auto[34816:35839]                             150          1          -    Covered              
        bin auto[35840:36863]                             187          1          -    Covered              
        bin auto[36864:37887]                             150          1          -    Covered              
        bin auto[37888:38911]                             147          1          -    Covered              
        bin auto[38912:39935]                             152          1          -    Covered              
        bin auto[39936:40959]                             159          1          -    Covered              
        bin auto[40960:41983]                             163          1          -    Covered              
        bin auto[41984:43007]                             165          1          -    Covered              
        bin auto[43008:44031]                             163          1          -    Covered              
        bin auto[44032:45055]                             152          1          -    Covered              
        bin auto[45056:46079]                             152          1          -    Covered              
        bin auto[46080:47103]                             131          1          -    Covered              
        bin auto[47104:48127]                             155          1          -    Covered              
        bin auto[48128:49151]                             164          1          -    Covered              
        bin auto[49152:50175]                             145          1          -    Covered              
        bin auto[50176:51199]                             156          1          -    Covered              
        bin auto[51200:52223]                             159          1          -    Covered              
        bin auto[52224:53247]                             154          1          -    Covered              
        bin auto[53248:54271]                             158          1          -    Covered              
        bin auto[54272:55295]                             168          1          -    Covered              
        bin auto[55296:56319]                             159          1          -    Covered              
        bin auto[56320:57343]                             144          1          -    Covered              
        bin auto[57344:58367]                             185          1          -    Covered              
        bin auto[58368:59391]                             145          1          -    Covered              
        bin auto[59392:60415]                             148          1          -    Covered              
        bin auto[60416:61439]                             138          1          -    Covered              
        bin auto[61440:62463]                             166          1          -    Covered              
        bin auto[62464:63487]                             151          1          -    Covered              
        bin auto[63488:64511]                             157          1          -    Covered              
        bin auto[64512:65535]                             176          1          -    Covered              
    Coverpoint cvr_rst_n                              100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin auto[0]                                       484          1          -    Covered              
        bin auto[1]                                      9518          1          -    Covered              
    Coverpoint cvr_wr_en                              100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin auto[0]                                      2908          1          -    Covered              
        bin auto[1]                                      7094          1          -    Covered              
    Coverpoint cvr_rd_en                              100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin auto[0]                                      6972          1          -    Covered              
        bin auto[1]                                      3030          1          -    Covered              
    Coverpoint cvr_data_out                           100.00%        100          -    Covered              
        covered/total bins:                                64         64          -                      
        missing/total bins:                                 0         64          -                      
        % Hit:                                        100.00%        100          -                      
        bin auto[0:1023]                                  134          1          -    Covered              
        bin auto[1024:2047]                               169          1          -    Covered              
        bin auto[2048:3071]                               153          1          -    Covered              
        bin auto[3072:4095]                               170          1          -    Covered              
        bin auto[4096:5119]                               184          1          -    Covered              
        bin auto[5120:6143]                               108          1          -    Covered              
        bin auto[6144:7167]                               191          1          -    Covered              
        bin auto[7168:8191]                               186          1          -    Covered              
        bin auto[8192:9215]                               137          1          -    Covered              
        bin auto[9216:10239]                              136          1          -    Covered              
        bin auto[10240:11263]                             159          1          -    Covered              
        bin auto[11264:12287]                             194          1          -    Covered              
        bin auto[12288:13311]                             184          1          -    Covered              
        bin auto[13312:14335]                             125          1          -    Covered              
        bin auto[14336:15359]                              90          1          -    Covered              
        bin auto[15360:16383]                             155          1          -    Covered              
        bin auto[16384:17407]                             133          1          -    Covered              
        bin auto[17408:18431]                             172          1          -    Covered              
        bin auto[18432:19455]                             127          1          -    Covered              
        bin auto[19456:20479]                             139          1          -    Covered              
        bin auto[20480:21503]                             134          1          -    Covered              
        bin auto[21504:22527]                             114          1          -    Covered              
        bin auto[22528:23551]                             172          1          -    Covered              
        bin auto[23552:24575]                             172          1          -    Covered              
        bin auto[24576:25599]                             176          1          -    Covered              
        bin auto[25600:26623]                             165          1          -    Covered              
        bin auto[26624:27647]                             156          1          -    Covered              
        bin auto[27648:28671]                             191          1          -    Covered              
        bin auto[28672:29695]                             189          1          -    Covered              
        bin auto[29696:30719]                             125          1          -    Covered              
        bin auto[30720:31743]                             112          1          -    Covered              
        bin auto[31744:32767]                             156          1          -    Covered              
        bin auto[32768:33791]                             148          1          -    Covered              
        bin auto[33792:34815]                             140          1          -    Covered              
        bin auto[34816:35839]                             141          1          -    Covered              
        bin auto[35840:36863]                             206          1          -    Covered              
        bin auto[36864:37887]                             140          1          -    Covered              
        bin auto[37888:38911]                             172          1          -    Covered              
        bin auto[38912:39935]                             174          1          -    Covered              
        bin auto[39936:40959]                             156          1          -    Covered              
        bin auto[40960:41983]                             180          1          -    Covered              
        bin auto[41984:43007]                             171          1          -    Covered              
        bin auto[43008:44031]                             191          1          -    Covered              
        bin auto[44032:45055]                             176          1          -    Covered              
        bin auto[45056:46079]                             170          1          -    Covered              
        bin auto[46080:47103]                              92          1          -    Covered              
        bin auto[47104:48127]                             178          1          -    Covered              
        bin auto[48128:49151]                             174          1          -    Covered              
        bin auto[49152:50175]                             166          1          -    Covered              
        bin auto[50176:51199]                             177          1          -    Covered              
        bin auto[51200:52223]                             146          1          -    Covered              
        bin auto[52224:53247]                             192          1          -    Covered              
        bin auto[53248:54271]                             142          1          -    Covered              
        bin auto[54272:55295]                             169          1          -    Covered              
        bin auto[55296:56319]                             158          1          -    Covered              
        bin auto[56320:57343]                             111          1          -    Covered              
        bin auto[57344:58367]                             161          1          -    Covered              
        bin auto[58368:59391]                             178          1          -    Covered              
        bin auto[59392:60415]                             107          1          -    Covered              
        bin auto[60416:61439]                             174          1          -    Covered              
        bin auto[61440:62463]                             199          1          -    Covered              
        bin auto[62464:63487]                             140          1          -    Covered              
        bin auto[63488:64511]                             110          1          -    Covered              
        bin auto[64512:65535]                             153          1          -    Covered              
    Coverpoint cvr_ack                                100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin auto[0]                                      4903          1          -    Covered              
        bin auto[1]                                      5099          1          -    Covered              
    Coverpoint cvr_overflow                           100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin auto[0]                                      8342          1          -    Covered              
        bin auto[1]                                      1660          1          -    Covered              
    Coverpoint cvr_full                               100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin auto[0]                                      7534          1          -    Covered              
        bin auto[1]                                      2468          1          -    Covered              
    Coverpoint cvr_empty                              100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin auto[0]                                      9241          1          -    Covered              
        bin auto[1]                                       761          1          -    Covered              
    Coverpoint cvr_almostfull                         100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin auto[0]                                      8089          1          -    Covered              
        bin auto[1]                                      1913          1          -    Covered              
    Coverpoint cvr_almostempty                        100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin auto[0]                                      9040          1          -    Covered              
        bin auto[1]                                       962          1          -    Covered              
    Coverpoint cvr_underflow                          100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin auto[0]                                      9790          1          -    Covered              
        bin auto[1]                                       212          1          -    Covered              
    Cross #cross__0#                                  100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        Auto, Default and User Defined Bins:
            bin wr1_rd0_ack1                             3580          1          -    Covered              
            bin wr0_rd1_ack0                              879          1          -    Covered              
    Cross #cross__1#                                  100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        Auto, Default and User Defined Bins:
            bin wr1_rd0_overflow1                        1128          1          -    Covered              
            bin wr0_rd1_overflow0                         879          1          -    Covered              
    Cross #cross__2#                                  100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        Auto, Default and User Defined Bins:
            bin wr1_rd0_full1                            1998          1          -    Covered              
            bin wr0_rd1_full0                             879          1          -    Covered              
    Cross #cross__3#                                  100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        Auto, Default and User Defined Bins:
            bin wr1_rd0_empty1                           4708          1          -    Covered              
            bin wr0_rd1_empty0                            176          1          -    Covered              
    Cross #cross__4#                                  100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        Auto, Default and User Defined Bins:
            bin wr1_rd0_almostfull1                       385          1          -    Covered              
            bin wr0_rd1_almostfull0                       670          1          -    Covered              
    Cross #cross__5#                                  100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        Auto, Default and User Defined Bins:
            bin wr1_rd0_almostempty1                      376          1          -    Covered              
            bin wr0_rd1_almostempty0                      796          1          -    Covered              
    Cross #cross__6#                                  100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        Auto, Default and User Defined Bins:
            bin wr1_rd0_underflow1                       4943          1          -    Covered              
            bin wr0_rd1_underflow0                         53          1          -    Covered              
Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       4         4         0   100.00%

================================Statement Details================================

Statement Coverage for instance /fifo_coverage_pkg --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File fifo_coverage.sv
    1                                                package fifo_coverage_pkg;
    2                                                import fifo_transaction_pkg::*;
    3                                                class fifo_coverage;   
    4               1                          1         fifo_transaction F_cvg_txn =new;
    5                                                 
    6                                                        covergroup cvr_gp ;
    7                                                
    8                                                        cvr_datain:          coverpoint F_cvg_txn.data_in;  
    9                                                        cvr_rst_n:           coverpoint F_cvg_txn.rst_n;    
    10                                                       cvr_wr_en:           coverpoint F_cvg_txn.wr_en;    
    11                                                       cvr_rd_en:           coverpoint F_cvg_txn.rd_en;    
    12                                                       cvr_data_out:        coverpoint F_cvg_txn.data_out; 
    13                                                       cvr_ack:             coverpoint F_cvg_txn.wr_ack;
    14                                                       cvr_overflow:        coverpoint F_cvg_txn.overflow;
    15                                                       cvr_full:            coverpoint F_cvg_txn.full;
    16                                                       cvr_empty:           coverpoint F_cvg_txn.empty;
    17                                                       cvr_almostfull:      coverpoint F_cvg_txn.almostfull;
    18                                                       cvr_almostempty:     coverpoint F_cvg_txn.almostempty;
    19                                                       cvr_underflow:       coverpoint F_cvg_txn.underflow;
    20                                               
    21                                               
    22                                                       cross cvr_wr_en,cvr_rd_en,cvr_ack{
    23                                                           bins wr1_rd0_ack1 = binsof( cvr_wr_en) intersect {1} && binsof(cvr_rd_en) intersect {0} && binsof(cvr_ack) intersect {1};
    24                                                           bins wr0_rd1_ack0 = binsof( cvr_wr_en) intersect {0} && binsof(cvr_rd_en) intersect {1} && binsof(cvr_ack) intersect {0};
    25                                                           option.cross_auto_bin_max=0;
    26                                                       }
    27                                                       cross cvr_wr_en,cvr_rd_en,cvr_overflow{
    28                                                           bins wr1_rd0_overflow1 = binsof( cvr_wr_en) intersect {1} && binsof(cvr_rd_en) intersect {0} && binsof(cvr_overflow) intersect {1};
    29                                                           bins wr0_rd1_overflow0 = binsof( cvr_wr_en) intersect {0} && binsof(cvr_rd_en) intersect {1} && binsof(cvr_overflow) intersect {0};
    30                                                           option.cross_auto_bin_max=0;
    31                                                       }
    32                                                       cross cvr_wr_en,cvr_rd_en, cvr_full{
    33                                                           bins wr1_rd0_full1 = binsof( cvr_wr_en) intersect {1} && binsof(cvr_rd_en) intersect {0} && binsof( cvr_full) intersect {1};
    34                                                           bins wr0_rd1_full0 = binsof( cvr_wr_en) intersect {0} && binsof(cvr_rd_en) intersect {1} && binsof( cvr_full) intersect {0};
    35                                                           option.cross_auto_bin_max=0;
    36                                                       }
    37                                                       cross cvr_wr_en,cvr_rd_en,cvr_empty{
    38                                                           bins wr1_rd0_empty1 = binsof( cvr_wr_en) intersect {1} && binsof(cvr_rd_en) intersect {0} && binsof(cvr_empty) intersect {0};
    39                                                           bins wr0_rd1_empty0 = binsof( cvr_wr_en) intersect {0} && binsof(cvr_rd_en) intersect {1} && binsof(cvr_empty) intersect {1};
    40                                                           option.cross_auto_bin_max=0;
    41                                                       }
    42                                                       cross cvr_wr_en,cvr_rd_en,cvr_almostfull{
    43                                                           bins wr1_rd0_almostfull1 = binsof( cvr_wr_en) intersect {1} && binsof(cvr_rd_en) intersect {0} && binsof(cvr_almostfull) intersect {1};
    44                                                           bins wr0_rd1_almostfull0 = binsof( cvr_wr_en) intersect {0} && binsof(cvr_rd_en) intersect {1} && binsof(cvr_almostfull) intersect {0};
    45                                                           option.cross_auto_bin_max=0;
    46                                                       }
    47                                                       cross cvr_wr_en,cvr_rd_en,cvr_almostempty{
    48                                                           bins wr1_rd0_almostempty1 = binsof( cvr_wr_en) intersect {1} && binsof(cvr_rd_en) intersect {0} && binsof(cvr_almostempty) intersect {1};
    49                                                           bins wr0_rd1_almostempty0 = binsof( cvr_wr_en) intersect {0} && binsof(cvr_rd_en) intersect {1} && binsof(cvr_almostempty) intersect {0};
    50                                                           option.cross_auto_bin_max=0;
    51                                                       }
    52                                                       cross cvr_wr_en,cvr_rd_en,cvr_underflow{
    53                                                           bins wr1_rd0_underflow1 = binsof( cvr_wr_en) intersect {1} && binsof(cvr_rd_en) intersect {0} && binsof(cvr_underflow) intersect {0};
    54                                                           bins wr0_rd1_underflow0 = binsof( cvr_wr_en) intersect {0} && binsof(cvr_rd_en) intersect {1} && binsof(cvr_underflow) intersect {1};//
    55                                                           option.cross_auto_bin_max=0;
    56                                                       }
    57                                                       endgroup
    58                                                   
    59                                               
    60                                                   function new();
    61              1                          1             cvr_gp=new();
    62                                                   endfunction
    63                                               
    64                                                   function void sample_data(input fifo_transaction F_txn);
    65              1                      10002           this.F_cvg_txn = F_txn;
    66              1                      10002             cvr_gp.sample();


=================================================================================
=== Instance: /fifo_scoreboard_pkg
=== Design Unit: work.fifo_scoreboard_pkg
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        18        17         1    94.44%

================================Branch Details================================

Branch Coverage for instance /fifo_scoreboard_pkg

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File fifo_scoreboard.sv
------------------------------------IF Branch------------------------------------
    18                                     10002     Count coming in to IF
    18              1                    ***0***                 if((data_out_ref !== f_t.data_out) || (full_ref !== f_t.full) ||(wr_ack_ref !== f_t.wr_ack)|| (overflow_ref!==f_t.overflow) || (empty_ref!==f_t.empty)
    21              1                      10002                 else correct_count++;
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    25                                     10002     Count coming in to IF
    25              1                        484                 if(!fifo_ref.rst_n)begin
    31              1                       9518                 else begin
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    32                                      9518     Count coming in to IF
    32              1                       5099                     if(fifo_ref.wr_en && !full_ref)begin //write
    39              1                       1660                         else if(fifo_ref.wr_en && full_ref) begin
    43              1                       2759                         else begin
Branch totals: 3 hits of 3 branches = 100.00%

------------------------------------IF Branch------------------------------------
    48                                      9518     Count coming in to IF
    48              1                       2675                     if(fifo_ref.rd_en && !empty_ref)begin //read
    54              1                        212                     else if(fifo_ref.rd_en && empty_ref) underflow_ref=1;   
    55              1                       6631                     else underflow_ref=0;
Branch totals: 3 hits of 3 branches = 100.00%

------------------------------------IF Branch------------------------------------
    57                                      9518     Count coming in to IF
    57              1                       2468                     full_ref = (count == FIFO_DEPTH)? 1 : 0;
    57              2                       7050                     full_ref = (count == FIFO_DEPTH)? 1 : 0;
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    58                                      9518     Count coming in to IF
    58              1                        277                     empty_ref = (count == 0)? 1 : 0;    
    58              2                       9241                     empty_ref = (count == 0)? 1 : 0;    
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    59                                      9518     Count coming in to IF
    59              1                       1913                     almostfull_ref = (count == FIFO_DEPTH-1)? 1 : 0;
    59              2                       7605                     almostfull_ref = (count == FIFO_DEPTH-1)? 1 : 0;
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    60                                      9518     Count coming in to IF
    60              1                        962                     almostempty_ref = (count == 1)? 1 : 0;
    60              2                       8556                     almostempty_ref = (count == 1)? 1 : 0;
Branch totals: 2 hits of 2 branches = 100.00%


Condition Coverage:
    Enabled Coverage              Bins   Covered    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Conditions                      20        10        10    50.00%

================================Condition Details================================

Condition Coverage for instance /fifo_scoreboard_pkg --

  File fifo_scoreboard.sv
----------------Focused Condition View-------------------
Line       18 Item    1  ((this.data_out_ref !== f_t.data_out) || (this.full_ref !== f_t.full) || (this.wr_ack_ref !== f_t.wr_ack) || (this.overflow_ref !== f_t.overflow) || (this.empty_ref !== f_t.empty) || (this.almostfull_ref !== f_t.almostfull) || (this.almostempty_ref !== f_t.almostempty) || (this.underflow_ref !== f_t.underflow))
Condition totals: 0 of 8 input terms covered = 0.00%

                                  Input Term   Covered  Reason for no coverage   Hint
                                 -----------  --------  -----------------------  --------------
        (this.data_out_ref !== f_t.data_out)         N  '_1' not hit             Hit '_1'
                (this.full_ref !== f_t.full)         N  '_1' not hit             Hit '_1'
            (this.wr_ack_ref !== f_t.wr_ack)         N  '_1' not hit             Hit '_1'
        (this.overflow_ref !== f_t.overflow)         N  '_1' not hit             Hit '_1'
              (this.empty_ref !== f_t.empty)         N  '_1' not hit             Hit '_1'
    (this.almostfull_ref !== f_t.almostfull)         N  '_1' not hit             Hit '_1'
  (this.almostempty_ref !== f_t.almostempty)         N  '_1' not hit             Hit '_1'
      (this.underflow_ref !== f_t.underflow)         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target                                    Non-masking condition(s)      
 ---------  ---------  --------------------                          -------------------------     
  Row   1:          1  (this.data_out_ref !== f_t.data_out)_0        ~((this.full_ref !== f_t.full) || ((this.wr_ack_ref !== f_t.wr_ack) || ((this.overflow_ref !== f_t.overflow) || ((this.empty_ref !== f_t.empty) || ((this.almostfull_ref !== f_t.almostfull) || ((this.almostempty_ref !== f_t.almostempty) || (this.underflow_ref !== f_t.underflow)))))))
  Row   2:    ***0***  (this.data_out_ref !== f_t.data_out)_1        -                             
  Row   3:          1  (this.full_ref !== f_t.full)_0                (~(this.data_out_ref !== f_t.data_out) && ~((this.wr_ack_ref !== f_t.wr_ack) || ((this.overflow_ref !== f_t.overflow) || ((this.empty_ref !== f_t.empty) || ((this.almostfull_ref !== f_t.almostfull) || ((this.almostempty_ref !== f_t.almostempty) || (this.underflow_ref !== f_t.underflow)))))))
  Row   4:    ***0***  (this.full_ref !== f_t.full)_1                ~(this.data_out_ref !== f_t.data_out)
  Row   5:          1  (this.wr_ack_ref !== f_t.wr_ack)_0            (~(this.data_out_ref !== f_t.data_out) && ~(this.full_ref !== f_t.full) && ~((this.overflow_ref !== f_t.overflow) || ((this.empty_ref !== f_t.empty) || ((this.almostfull_ref !== f_t.almostfull) || ((this.almostempty_ref !== f_t.almostempty) || (this.underflow_ref !== f_t.underflow))))))
  Row   6:    ***0***  (this.wr_ack_ref !== f_t.wr_ack)_1            (~(this.data_out_ref !== f_t.data_out) && ~(this.full_ref !== f_t.full))
  Row   7:          1  (this.overflow_ref !== f_t.overflow)_0        (~(this.data_out_ref !== f_t.data_out) && ~(this.full_ref !== f_t.full) && ~(this.wr_ack_ref !== f_t.wr_ack) && ~((this.empty_ref !== f_t.empty) || ((this.almostfull_ref !== f_t.almostfull) || ((this.almostempty_ref !== f_t.almostempty) || (this.underflow_ref !== f_t.underflow)))))
  Row   8:    ***0***  (this.overflow_ref !== f_t.overflow)_1        (~(this.data_out_ref !== f_t.data_out) && ~(this.full_ref !== f_t.full) && ~(this.wr_ack_ref !== f_t.wr_ack))
  Row   9:          1  (this.empty_ref !== f_t.empty)_0              (~(this.data_out_ref !== f_t.data_out) && ~(this.full_ref !== f_t.full) && ~(this.wr_ack_ref !== f_t.wr_ack) && ~(this.overflow_ref !== f_t.overflow) && ~((this.almostfull_ref !== f_t.almostfull) || ((this.almostempty_ref !== f_t.almostempty) || (this.underflow_ref !== f_t.underflow))))
 Row   10:    ***0***  (this.empty_ref !== f_t.empty)_1              (~(this.data_out_ref !== f_t.data_out) && ~(this.full_ref !== f_t.full) && ~(this.wr_ack_ref !== f_t.wr_ack) && ~(this.overflow_ref !== f_t.overflow))
 Row   11:          1  (this.almostfull_ref !== f_t.almostfull)_0    (~(this.data_out_ref !== f_t.data_out) && ~(this.full_ref !== f_t.full) && ~(this.wr_ack_ref !== f_t.wr_ack) && ~(this.overflow_ref !== f_t.overflow) && ~(this.empty_ref !== f_t.empty) && ~((this.almostempty_ref !== f_t.almostempty) || (this.underflow_ref !== f_t.underflow)))
 Row   12:    ***0***  (this.almostfull_ref !== f_t.almostfull)_1    (~(this.data_out_ref !== f_t.data_out) && ~(this.full_ref !== f_t.full) && ~(this.wr_ack_ref !== f_t.wr_ack) && ~(this.overflow_ref !== f_t.overflow) && ~(this.empty_ref !== f_t.empty))
 Row   13:          1  (this.almostempty_ref !== f_t.almostempty)_0  (~(this.data_out_ref !== f_t.data_out) && ~(this.full_ref !== f_t.full) && ~(this.wr_ack_ref !== f_t.wr_ack) && ~(this.overflow_ref !== f_t.overflow) && ~(this.empty_ref !== f_t.empty) && ~(this.almostfull_ref !== f_t.almostfull) && ~(this.underflow_ref !== f_t.underflow))
 Row   14:    ***0***  (this.almostempty_ref !== f_t.almostempty)_1  (~(this.data_out_ref !== f_t.data_out) && ~(this.full_ref !== f_t.full) && ~(this.wr_ack_ref !== f_t.wr_ack) && ~(this.overflow_ref !== f_t.overflow) && ~(this.empty_ref !== f_t.empty) && ~(this.almostfull_ref !== f_t.almostfull))
 Row   15:          1  (this.underflow_ref !== f_t.underflow)_0      (~(this.data_out_ref !== f_t.data_out) && ~(this.full_ref !== f_t.full) && ~(this.wr_ack_ref !== f_t.wr_ack) && ~(this.overflow_ref !== f_t.overflow) && ~(this.empty_ref !== f_t.empty) && ~(this.almostfull_ref !== f_t.almostfull) && ~(this.almostempty_ref !== f_t.almostempty))
 Row   16:    ***0***  (this.underflow_ref !== f_t.underflow)_1      (~(this.data_out_ref !== f_t.data_out) && ~(this.full_ref !== f_t.full) && ~(this.wr_ack_ref !== f_t.wr_ack) && ~(this.overflow_ref !== f_t.overflow) && ~(this.empty_ref !== f_t.empty) && ~(this.almostfull_ref !== f_t.almostfull) && ~(this.almostempty_ref !== f_t.almostempty))

----------------Focused Condition View-------------------
Line       32 Item    1  (fifo_ref.wr_en && ~this.full_ref)
Condition totals: 2 of 2 input terms covered = 100.00%

      Input Term   Covered  Reason for no coverage   Hint
     -----------  --------  -----------------------  --------------
  fifo_ref.wr_en         Y
   this.full_ref         Y

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  fifo_ref.wr_en_0      -                             
  Row   2:          1  fifo_ref.wr_en_1      ~this.full_ref                
  Row   3:          1  this.full_ref_0       fifo_ref.wr_en                
  Row   4:          1  this.full_ref_1       fifo_ref.wr_en                

----------------Focused Condition View-------------------
Line       39 Item    1  (fifo_ref.wr_en && this.full_ref)
Condition totals: 1 of 2 input terms covered = 50.00%

      Input Term   Covered  Reason for no coverage   Hint
     -----------  --------  -----------------------  --------------
  fifo_ref.wr_en         Y
   this.full_ref         N  '_0' not hit             Hit '_0'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  fifo_ref.wr_en_0      -                             
  Row   2:          1  fifo_ref.wr_en_1      this.full_ref                 
  Row   3:    ***0***  this.full_ref_0       fifo_ref.wr_en                
  Row   4:          1  this.full_ref_1       fifo_ref.wr_en                

----------------Focused Condition View-------------------
Line       48 Item    1  (fifo_ref.rd_en && ~this.empty_ref)
Condition totals: 2 of 2 input terms covered = 100.00%

      Input Term   Covered  Reason for no coverage   Hint
     -----------  --------  -----------------------  --------------
  fifo_ref.rd_en         Y
  this.empty_ref         Y

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  fifo_ref.rd_en_0      -                             
  Row   2:          1  fifo_ref.rd_en_1      ~this.empty_ref               
  Row   3:          1  this.empty_ref_0      fifo_ref.rd_en                
  Row   4:          1  this.empty_ref_1      fifo_ref.rd_en                

----------------Focused Condition View-------------------
Line       54 Item    1  (fifo_ref.rd_en && this.empty_ref)
Condition totals: 1 of 2 input terms covered = 50.00%

      Input Term   Covered  Reason for no coverage   Hint
     -----------  --------  -----------------------  --------------
  fifo_ref.rd_en         Y
  this.empty_ref         N  '_0' not hit             Hit '_0'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  fifo_ref.rd_en_0      -                             
  Row   2:          1  fifo_ref.rd_en_1      this.empty_ref                
  Row   3:    ***0***  this.empty_ref_0      fifo_ref.rd_en                
  Row   4:          1  this.empty_ref_1      fifo_ref.rd_en                

----------------Focused Condition View-------------------
Line       57 Item    1  (this.count == 8)
Condition totals: 1 of 1 input term covered = 100.00%

         Input Term   Covered  Reason for no coverage   Hint
        -----------  --------  -----------------------  --------------
  (this.count == 8)         Y

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  (this.count == 8)_0   -                             
  Row   2:          1  (this.count == 8)_1   -                             

----------------Focused Condition View-------------------
Line       58 Item    1  (this.count == 0)
Condition totals: 1 of 1 input term covered = 100.00%

         Input Term   Covered  Reason for no coverage   Hint
        -----------  --------  -----------------------  --------------
  (this.count == 0)         Y

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  (this.count == 0)_0   -                             
  Row   2:          1  (this.count == 0)_1   -                             

----------------Focused Condition View-------------------
Line       59 Item    1  (this.count == (8 - 1))
Condition totals: 1 of 1 input term covered = 100.00%

               Input Term   Covered  Reason for no coverage   Hint
              -----------  --------  -----------------------  --------------
  (this.count == (8 - 1))         Y

     Rows:       Hits  FEC Target                 Non-masking condition(s)      
 ---------  ---------  --------------------       -------------------------     
  Row   1:          1  (this.count == (8 - 1))_0  -                             
  Row   2:          1  (this.count == (8 - 1))_1  -                             

----------------Focused Condition View-------------------
Line       60 Item    1  (this.count == 1)
Condition totals: 1 of 1 input term covered = 100.00%

         Input Term   Covered  Reason for no coverage   Hint
        -----------  --------  -----------------------  --------------
  (this.count == 1)         Y

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  (this.count == 1)_0   -                             
  Row   2:          1  (this.count == 1)_1   -                             


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      32        31         1    96.87%

================================Statement Details================================

Statement Coverage for instance /fifo_scoreboard_pkg --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File fifo_scoreboard.sv
    1                                                package fifo_scoreboard_pkg;
    2                                                import fifo_transaction_pkg::*;
    3                                                import shared_pkg::*;
    4                                                
    5                                                    class fifo_scoreboard;
    6                                                        parameter FIFO_WIDTH = 16;
    7                                                        parameter FIFO_DEPTH = 8;
    8                                                
    9                                                        logic [FIFO_WIDTH-1:0] data_out_ref;
    10                                                       logic full_ref, wr_ack_ref, overflow_ref, empty_ref, almostfull_ref, almostempty_ref, underflow_ref;
    11                                                       localparam max_fifo_addr = $clog2(FIFO_DEPTH);
    12                                                       logic [FIFO_WIDTH-1:0] mem [FIFO_DEPTH-1:0];
    13                                                       logic [max_fifo_addr-1:0] wr_ptr, rd_ptr;
    14                                                       logic [max_fifo_addr:0] count;
    15                                                   
    16                                                       function void check_data (fifo_transaction f_t);
    17              1                      10002                 reference_model(f_t);
    18                                                           if((data_out_ref !== f_t.data_out) || (full_ref !== f_t.full) ||(wr_ack_ref !== f_t.wr_ack)|| (overflow_ref!==f_t.overflow) || (empty_ref!==f_t.empty)
    19                                                           || (almostfull_ref!==f_t.almostfull)|| (almostempty_ref!==f_t.almostempty)|| (underflow_ref!==f_t.underflow))
    20              1                    ***0***                     error_count++;
    21              1                      10002                 else correct_count++;
    22                                                       endfunction
    23                                                   
    24                                                       function void reference_model(fifo_transaction fifo_ref);
    25                                                           if(!fifo_ref.rst_n)begin
    26              1                        484                     rd_ptr=0; wr_ptr=0;count=0;wr_ack_ref=0;
    26              2                        484     
    26              3                        484     
    26              4                        484     
    27              1                        484                     underflow_ref=0;overflow_ref=0;
    27              2                        484     
    28              1                        484                     full_ref=0;empty_ref =1;
    28              2                        484     
    29              1                        484                     almostempty_ref=0; almostfull_ref=0;
    29              2                        484     
    30                                                           end
    31                                                           else begin
    32                                                               if(fifo_ref.wr_en && !full_ref)begin //write
    33              1                       5099                         mem[wr_ptr] = fifo_ref.data_in;
    34              1                       5099                         wr_ack_ref = 1;
    35              1                       5099                         wr_ptr ++;
    36              1                       5099                         count++;
    37              1                       5099                         overflow_ref=0;
    38                                                                   end
    39                                                                   else if(fifo_ref.wr_en && full_ref) begin
    40              1                       1660                             overflow_ref=1;
    41              1                       1660                             wr_ack_ref = 0;
    42                                                                   end
    43                                                                   else begin
    44              1                       2759                             wr_ack_ref = 0;
    45              1                       2759                             overflow_ref=0;  
    46                                                                   end
    47                                                          
    48                                                               if(fifo_ref.rd_en && !empty_ref)begin //read
    49              1                       2675                             data_out_ref = mem[rd_ptr];
    50              1                       2675                             rd_ptr++;
    51              1                       2675                             underflow_ref = 0;
    52              1                       2675                             count--;
    53                                                                   end 
    54              1                        212                     else if(fifo_ref.rd_en && empty_ref) underflow_ref=1;   
    55              1                       6631                     else underflow_ref=0;
    56                                                           
    57              1                       9518                     full_ref = (count == FIFO_DEPTH)? 1 : 0;
    58              1                       9518                     empty_ref = (count == 0)? 1 : 0;    
    59              1                       9518                     almostfull_ref = (count == FIFO_DEPTH-1)? 1 : 0;
    60              1                       9518                     almostempty_ref = (count == 1)? 1 : 0;


COVERGROUP COVERAGE:
----------------------------------------------------------------------------------------------------------
Covergroup                                             Metric       Goal       Bins    Status               
                                                                                                         
----------------------------------------------------------------------------------------------------------
 TYPE /fifo_coverage_pkg/fifo_coverage/cvr_gp         100.00%        100          -    Covered              
    covered/total bins:                                   162        162          -                      
    missing/total bins:                                     0        162          -                      
    % Hit:                                            100.00%        100          -                      
    Coverpoint cvr_datain                             100.00%        100          -    Covered              
        covered/total bins:                                64         64          -                      
        missing/total bins:                                 0         64          -                      
        % Hit:                                        100.00%        100          -                      
        bin auto[0:1023]                                  150          1          -    Covered              
        bin auto[1024:2047]                               139          1          -    Covered              
        bin auto[2048:3071]                               143          1          -    Covered              
        bin auto[3072:4095]                               166          1          -    Covered              
        bin auto[4096:5119]                               168          1          -    Covered              
        bin auto[5120:6143]                               131          1          -    Covered              
        bin auto[6144:7167]                               150          1          -    Covered              
        bin auto[7168:8191]                               123          1          -    Covered              
        bin auto[8192:9215]                               161          1          -    Covered              
        bin auto[9216:10239]                              160          1          -    Covered              
        bin auto[10240:11263]                             156          1          -    Covered              
        bin auto[11264:12287]                             150          1          -    Covered              
        bin auto[12288:13311]                             159          1          -    Covered              
        bin auto[13312:14335]                             161          1          -    Covered              
        bin auto[14336:15359]                             158          1          -    Covered              
        bin auto[15360:16383]                             148          1          -    Covered              
        bin auto[16384:17407]                             175          1          -    Covered              
        bin auto[17408:18431]                             171          1          -    Covered              
        bin auto[18432:19455]                             152          1          -    Covered              
        bin auto[19456:20479]                             167          1          -    Covered              
        bin auto[20480:21503]                             139          1          -    Covered              
        bin auto[21504:22527]                             157          1          -    Covered              
        bin auto[22528:23551]                             172          1          -    Covered              
        bin auto[23552:24575]                             164          1          -    Covered              
        bin auto[24576:25599]                             163          1          -    Covered              
        bin auto[25600:26623]                             154          1          -    Covered              
        bin auto[26624:27647]                             164          1          -    Covered              
        bin auto[27648:28671]                             153          1          -    Covered              
        bin auto[28672:29695]                             139          1          -    Covered              
        bin auto[29696:30719]                             159          1          -    Covered              
        bin auto[30720:31743]                             155          1          -    Covered              
        bin auto[31744:32767]                             161          1          -    Covered              
        bin auto[32768:33791]                             173          1          -    Covered              
        bin auto[33792:34815]                             162          1          -    Covered              
        bin auto[34816:35839]                             150          1          -    Covered              
        bin auto[35840:36863]                             187          1          -    Covered              
        bin auto[36864:37887]                             150          1          -    Covered              
        bin auto[37888:38911]                             147          1          -    Covered              
        bin auto[38912:39935]                             152          1          -    Covered              
        bin auto[39936:40959]                             159          1          -    Covered              
        bin auto[40960:41983]                             163          1          -    Covered              
        bin auto[41984:43007]                             165          1          -    Covered              
        bin auto[43008:44031]                             163          1          -    Covered              
        bin auto[44032:45055]                             152          1          -    Covered              
        bin auto[45056:46079]                             152          1          -    Covered              
        bin auto[46080:47103]                             131          1          -    Covered              
        bin auto[47104:48127]                             155          1          -    Covered              
        bin auto[48128:49151]                             164          1          -    Covered              
        bin auto[49152:50175]                             145          1          -    Covered              
        bin auto[50176:51199]                             156          1          -    Covered              
        bin auto[51200:52223]                             159          1          -    Covered              
        bin auto[52224:53247]                             154          1          -    Covered              
        bin auto[53248:54271]                             158          1          -    Covered              
        bin auto[54272:55295]                             168          1          -    Covered              
        bin auto[55296:56319]                             159          1          -    Covered              
        bin auto[56320:57343]                             144          1          -    Covered              
        bin auto[57344:58367]                             185          1          -    Covered              
        bin auto[58368:59391]                             145          1          -    Covered              
        bin auto[59392:60415]                             148          1          -    Covered              
        bin auto[60416:61439]                             138          1          -    Covered              
        bin auto[61440:62463]                             166          1          -    Covered              
        bin auto[62464:63487]                             151          1          -    Covered              
        bin auto[63488:64511]                             157          1          -    Covered              
        bin auto[64512:65535]                             176          1          -    Covered              
    Coverpoint cvr_rst_n                              100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin auto[0]                                       484          1          -    Covered              
        bin auto[1]                                      9518          1          -    Covered              
    Coverpoint cvr_wr_en                              100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin auto[0]                                      2908          1          -    Covered              
        bin auto[1]                                      7094          1          -    Covered              
    Coverpoint cvr_rd_en                              100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin auto[0]                                      6972          1          -    Covered              
        bin auto[1]                                      3030          1          -    Covered              
    Coverpoint cvr_data_out                           100.00%        100          -    Covered              
        covered/total bins:                                64         64          -                      
        missing/total bins:                                 0         64          -                      
        % Hit:                                        100.00%        100          -                      
        bin auto[0:1023]                                  134          1          -    Covered              
        bin auto[1024:2047]                               169          1          -    Covered              
        bin auto[2048:3071]                               153          1          -    Covered              
        bin auto[3072:4095]                               170          1          -    Covered              
        bin auto[4096:5119]                               184          1          -    Covered              
        bin auto[5120:6143]                               108          1          -    Covered              
        bin auto[6144:7167]                               191          1          -    Covered              
        bin auto[7168:8191]                               186          1          -    Covered              
        bin auto[8192:9215]                               137          1          -    Covered              
        bin auto[9216:10239]                              136          1          -    Covered              
        bin auto[10240:11263]                             159          1          -    Covered              
        bin auto[11264:12287]                             194          1          -    Covered              
        bin auto[12288:13311]                             184          1          -    Covered              
        bin auto[13312:14335]                             125          1          -    Covered              
        bin auto[14336:15359]                              90          1          -    Covered              
        bin auto[15360:16383]                             155          1          -    Covered              
        bin auto[16384:17407]                             133          1          -    Covered              
        bin auto[17408:18431]                             172          1          -    Covered              
        bin auto[18432:19455]                             127          1          -    Covered              
        bin auto[19456:20479]                             139          1          -    Covered              
        bin auto[20480:21503]                             134          1          -    Covered              
        bin auto[21504:22527]                             114          1          -    Covered              
        bin auto[22528:23551]                             172          1          -    Covered              
        bin auto[23552:24575]                             172          1          -    Covered              
        bin auto[24576:25599]                             176          1          -    Covered              
        bin auto[25600:26623]                             165          1          -    Covered              
        bin auto[26624:27647]                             156          1          -    Covered              
        bin auto[27648:28671]                             191          1          -    Covered              
        bin auto[28672:29695]                             189          1          -    Covered              
        bin auto[29696:30719]                             125          1          -    Covered              
        bin auto[30720:31743]                             112          1          -    Covered              
        bin auto[31744:32767]                             156          1          -    Covered              
        bin auto[32768:33791]                             148          1          -    Covered              
        bin auto[33792:34815]                             140          1          -    Covered              
        bin auto[34816:35839]                             141          1          -    Covered              
        bin auto[35840:36863]                             206          1          -    Covered              
        bin auto[36864:37887]                             140          1          -    Covered              
        bin auto[37888:38911]                             172          1          -    Covered              
        bin auto[38912:39935]                             174          1          -    Covered              
        bin auto[39936:40959]                             156          1          -    Covered              
        bin auto[40960:41983]                             180          1          -    Covered              
        bin auto[41984:43007]                             171          1          -    Covered              
        bin auto[43008:44031]                             191          1          -    Covered              
        bin auto[44032:45055]                             176          1          -    Covered              
        bin auto[45056:46079]                             170          1          -    Covered              
        bin auto[46080:47103]                              92          1          -    Covered              
        bin auto[47104:48127]                             178          1          -    Covered              
        bin auto[48128:49151]                             174          1          -    Covered              
        bin auto[49152:50175]                             166          1          -    Covered              
        bin auto[50176:51199]                             177          1          -    Covered              
        bin auto[51200:52223]                             146          1          -    Covered              
        bin auto[52224:53247]                             192          1          -    Covered              
        bin auto[53248:54271]                             142          1          -    Covered              
        bin auto[54272:55295]                             169          1          -    Covered              
        bin auto[55296:56319]                             158          1          -    Covered              
        bin auto[56320:57343]                             111          1          -    Covered              
        bin auto[57344:58367]                             161          1          -    Covered              
        bin auto[58368:59391]                             178          1          -    Covered              
        bin auto[59392:60415]                             107          1          -    Covered              
        bin auto[60416:61439]                             174          1          -    Covered              
        bin auto[61440:62463]                             199          1          -    Covered              
        bin auto[62464:63487]                             140          1          -    Covered              
        bin auto[63488:64511]                             110          1          -    Covered              
        bin auto[64512:65535]                             153          1          -    Covered              
    Coverpoint cvr_ack                                100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin auto[0]                                      4903          1          -    Covered              
        bin auto[1]                                      5099          1          -    Covered              
    Coverpoint cvr_overflow                           100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin auto[0]                                      8342          1          -    Covered              
        bin auto[1]                                      1660          1          -    Covered              
    Coverpoint cvr_full                               100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin auto[0]                                      7534          1          -    Covered              
        bin auto[1]                                      2468          1          -    Covered              
    Coverpoint cvr_empty                              100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin auto[0]                                      9241          1          -    Covered              
        bin auto[1]                                       761          1          -    Covered              
    Coverpoint cvr_almostfull                         100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin auto[0]                                      8089          1          -    Covered              
        bin auto[1]                                      1913          1          -    Covered              
    Coverpoint cvr_almostempty                        100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin auto[0]                                      9040          1          -    Covered              
        bin auto[1]                                       962          1          -    Covered              
    Coverpoint cvr_underflow                          100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin auto[0]                                      9790          1          -    Covered              
        bin auto[1]                                       212          1          -    Covered              
    Cross #cross__0#                                  100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        Auto, Default and User Defined Bins:
            bin wr1_rd0_ack1                             3580          1          -    Covered              
            bin wr0_rd1_ack0                              879          1          -    Covered              
    Cross #cross__1#                                  100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        Auto, Default and User Defined Bins:
            bin wr1_rd0_overflow1                        1128          1          -    Covered              
            bin wr0_rd1_overflow0                         879          1          -    Covered              
    Cross #cross__2#                                  100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        Auto, Default and User Defined Bins:
            bin wr1_rd0_full1                            1998          1          -    Covered              
            bin wr0_rd1_full0                             879          1          -    Covered              
    Cross #cross__3#                                  100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        Auto, Default and User Defined Bins:
            bin wr1_rd0_empty1                           4708          1          -    Covered              
            bin wr0_rd1_empty0                            176          1          -    Covered              
    Cross #cross__4#                                  100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        Auto, Default and User Defined Bins:
            bin wr1_rd0_almostfull1                       385          1          -    Covered              
            bin wr0_rd1_almostfull0                       670          1          -    Covered              
    Cross #cross__5#                                  100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        Auto, Default and User Defined Bins:
            bin wr1_rd0_almostempty1                      376          1          -    Covered              
            bin wr0_rd1_almostempty0                      796          1          -    Covered              
    Cross #cross__6#                                  100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        Auto, Default and User Defined Bins:
            bin wr1_rd0_underflow1                       4943          1          -    Covered              
            bin wr0_rd1_underflow0                         53          1          -    Covered              

TOTAL COVERGROUP COVERAGE: 100.00%  COVERGROUP TYPES: 1

DIRECTIVE COVERAGE:
--------------------------------------------------------------------------------------------
Name                                     Design Design   Lang File(Line)      Hits Status    
                                         Unit   UnitType                                     
--------------------------------------------------------------------------------------------
/top/DUT/cover__rd_ptr_p                 FIFO   Verilog  SVA  FIFO.sv(113)    2547 Covered   
/top/DUT/cover__wr_ptr_p                 FIFO   Verilog  SVA  FIFO.sv(108)    4857 Covered   
/top/DUT/cover__underflow_p              FIFO   Verilog  SVA  FIFO.sv(103)     195 Covered   
/top/DUT/cover__overflow_p               FIFO   Verilog  SVA  FIFO.sv(98)     1577 Covered   
/top/DUT/cover__write_ack_p              FIFO   Verilog  SVA  FIFO.sv(93)     4857 Covered   

TOTAL DIRECTIVE COVERAGE: 100.00%  COVERS: 5

ASSERTION RESULTS:
--------------------------------------------------------------------
Name                 File(Line)                   Failure      Pass 
                                                  Count        Count
--------------------------------------------------------------------
/top/DUT/assert__rd_ptr_p
                     FIFO.sv(113)                       0          1
/top/DUT/assert__wr_ptr_p
                     FIFO.sv(108)                       0          1
/top/DUT/assert__underflow_p
                     FIFO.sv(103)                       0          1
/top/DUT/assert__overflow_p
                     FIFO.sv(98)                        0          1
/top/DUT/assert__write_ack_p
                     FIFO.sv(93)                        0          1
/top/DUT/#ublk#306607#80/immed__87
                     FIFO.sv(87)                        0          1
/top/DUT/#ublk#306607#80/immed__86
                     FIFO.sv(86)                        0          1
/top/DUT/#ublk#306607#80/immed__85
                     FIFO.sv(85)                        0          1
/top/DUT/#ublk#306607#80/immed__84
                     FIFO.sv(84)                        0          1
/top/DUT/#ublk#306607#80/#ublk#306607#81/immed__82
                     FIFO.sv(82)                        0          1
/top/TEST/#ublk#217929410#14/immed__15
                     fifo_tb.sv(15)                     0          1

Total Coverage By Instance (filtered view): 93.81%

