OpenROAD v2.0-19814-g250e48e05 
Features included (+) or not (-): +GPU +GUI +Python
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
[INFO ORD-0030] Using 8 thread(s).
detailed_route -output_drc ./reports/sky130hd/sha256_unrolled_pipelined/base/5_route_drc.rpt -output_maze ./results/sky130hd/sha256_unrolled_pipelined/base/maze.log -bottom_routing_layer met1 -top_routing_layer met5 -droute_end_iter 64 -verbose 1 -drc_report_iter_step 5
[INFO DRT-0149] Reading tech and libs.
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer mcon
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer mcon
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via2
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via2
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via3
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via3
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via4
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via4

Units:                1000
Number of layers:     13
Number of macros:     441
Number of vias:       29
Number of viarulegen: 25

[INFO DRT-0150] Reading design.
[WARNING DRT-0120] Large net select has 257 pins which may impact routing performance. Consider optimization.

Design:                   sha256_unrolled_pipelined
Die area:                 ( 0 0 ) ( 757070 757070 )
Number of track patterns: 12
Number of DEF vias:       0
Number of components:     25783
Number of terminals:      771
Number of snets:          2
Number of nets:           19351

[INFO DRT-0167] List of default vias:
  Layer via
    default via: M1M2_PR
  Layer via2
    default via: M2M3_PR
  Layer via3
    default via: M3M4_PR
  Layer via4
    default via: M4M5_PR
[INFO DRT-0162] Library cell analysis.
[INFO DRT-0163] Instance analysis.
[INFO DRT-0164] Number of unique instances = 356.
[INFO DRT-0168] Init region query.
[INFO DRT-0024]   Complete FR_MASTERSLICE.
[INFO DRT-0024]   Complete Fr_VIA.
[INFO DRT-0024]   Complete li1.
[INFO DRT-0024]   Complete mcon.
[INFO DRT-0024]   Complete met1.
[INFO DRT-0024]   Complete via.
[INFO DRT-0024]   Complete met2.
[INFO DRT-0024]   Complete via2.
[INFO DRT-0024]   Complete met3.
[INFO DRT-0024]   Complete via3.
[INFO DRT-0024]   Complete met4.
[INFO DRT-0024]   Complete via4.
[INFO DRT-0024]   Complete met5.
[INFO DRT-0033] FR_MASTERSLICE shape region query size = 0.
[INFO DRT-0033] FR_VIA shape region query size = 0.
[INFO DRT-0033] li1 shape region query size = 770433.
[INFO DRT-0033] mcon shape region query size = 504701.
[INFO DRT-0033] met1 shape region query size = 161931.
[INFO DRT-0033] via shape region query size = 38090.
[INFO DRT-0033] met2 shape region query size = 23224.
[INFO DRT-0033] via2 shape region query size = 30472.
[INFO DRT-0033] met3 shape region query size = 23255.
[INFO DRT-0033] via3 shape region query size = 30472.
[INFO DRT-0033] met4 shape region query size = 9186.
[INFO DRT-0033] via4 shape region query size = 1513.
[INFO DRT-0033] met5 shape region query size = 1568.
[INFO DRT-0165] Start pin access.
[INFO DRT-0076]   Complete 1000 pins.
[INFO DRT-0076]   Complete 2000 pins.
[INFO DRT-0078]   Complete 2919 pins.
[INFO DRT-0079]   Complete 100 unique inst patterns.
[INFO DRT-0079]   Complete 200 unique inst patterns.
[INFO DRT-0079]   Complete 300 unique inst patterns.
[INFO DRT-0081]   Complete 356 unique inst patterns.
[INFO DRT-0082]   Complete 10000 groups.
[INFO DRT-0084]   Complete 11393 groups.
#scanned instances     = 25783
#unique  instances     = 356
#stdCellGenAp          = 12872
#stdCellValidPlanarAp  = 189
#stdCellValidViaAp     = 8493
#stdCellPinNoAp        = 13
#stdCellPinCnt         = 72298
#instTermValidViaApCnt = 0
#macroGenAp            = 0
#macroValidPlanarAp    = 0
#macroValidViaAp       = 0
#macroNoAp             = 0
[INFO DRT-0166] Complete pin access.
[INFO DRT-0267] cpu time = 00:18:02, elapsed time = 00:02:21, memory = 463.10 (MB), peak = 478.38 (MB)
[INFO DRT-0156] guideIn read 100000 guides.
[INFO DRT-0156] guideIn read 200000 guides.

[INFO DRT-0157] Number of guides:     200027

[INFO DRT-0169] Post process guides.
[INFO DRT-0176] GCELLGRID X 0 DO 109 STEP 6900 ;
[INFO DRT-0177] GCELLGRID Y 0 DO 109 STEP 6900 ;
[INFO DRT-0026]   Complete 100000 origin guides.
[INFO DRT-0026]   Complete 200000 origin guides.
[INFO DRT-0028]   Complete FR_MASTERSLICE.
[INFO DRT-0028]   Complete Fr_VIA.
[INFO DRT-0028]   Complete li1.
[INFO DRT-0028]   Complete mcon.
[INFO DRT-0028]   Complete met1.
[INFO DRT-0028]   Complete via.
[INFO DRT-0028]   Complete met2.
[INFO DRT-0028]   Complete via2.
[INFO DRT-0028]   Complete met3.
[INFO DRT-0028]   Complete via3.
[INFO DRT-0028]   Complete met4.
[INFO DRT-0028]   Complete via4.
[INFO DRT-0028]   Complete met5.
[INFO DRT-0178] Init guide query.
[INFO DRT-0035]   Complete FR_MASTERSLICE (guide).
[INFO DRT-0035]   Complete Fr_VIA (guide).
[INFO DRT-0035]   Complete li1 (guide).
[INFO DRT-0035]   Complete mcon (guide).
[INFO DRT-0035]   Complete met1 (guide).
[INFO DRT-0035]   Complete via (guide).
[INFO DRT-0035]   Complete met2 (guide).
[INFO DRT-0035]   Complete via2 (guide).
[INFO DRT-0035]   Complete met3 (guide).
[INFO DRT-0035]   Complete via3 (guide).
[INFO DRT-0035]   Complete met4 (guide).
[INFO DRT-0035]   Complete via4 (guide).
[INFO DRT-0035]   Complete met5 (guide).
[INFO DRT-0036] FR_MASTERSLICE guide region query size = 0.
[INFO DRT-0036] FR_VIA guide region query size = 0.
[INFO DRT-0036] li1 guide region query size = 56597.
[INFO DRT-0036] mcon guide region query size = 0.
[INFO DRT-0036] met1 guide region query size = 54948.
[INFO DRT-0036] via guide region query size = 0.
[INFO DRT-0036] met2 guide region query size = 35759.
[INFO DRT-0036] via2 guide region query size = 0.
[INFO DRT-0036] met3 guide region query size = 10826.
[INFO DRT-0036] via3 guide region query size = 0.
[INFO DRT-0036] met4 guide region query size = 2797.
[INFO DRT-0036] via4 guide region query size = 0.
[INFO DRT-0036] met5 guide region query size = 399.
[INFO DRT-0179] Init gr pin query.
[INFO DRT-0267] cpu time = 00:00:01, elapsed time = 00:00:00, memory = 532.49 (MB), peak = 532.49 (MB)
[INFO DRT-0245] skipped writing guide updates to database.
[INFO DRT-0185] Post process initialize RPin region query.
[INFO DRT-0181] Start track assignment.
[INFO DRT-0184] Done with 95153 vertical wires in 3 frboxes and 66173 horizontal wires in 3 frboxes.
[INFO DRT-0186] Done with 17035 vertical wires in 3 frboxes and 19415 horizontal wires in 3 frboxes.
[INFO DRT-0182] Complete track assignment.
[INFO DRT-0267] cpu time = 00:00:13, elapsed time = 00:00:06, memory = 985.43 (MB), peak = 1033.79 (MB)
[INFO DRT-0187] Start routing data preparation.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 985.43 (MB), peak = 1033.79 (MB)
[INFO DRT-0194] Start detail routing.
[INFO DRT-0195] Start 0th optimization iteration.
    Completing 10% with 0 violations.
    elapsed time = 00:00:29, memory = 1349.02 (MB).
    Completing 20% with 0 violations.
    elapsed time = 00:00:46, memory = 1587.02 (MB).
    Completing 30% with 3469 violations.
    elapsed time = 00:01:05, memory = 1784.39 (MB).
    Completing 40% with 3469 violations.
    elapsed time = 00:01:37, memory = 1817.04 (MB).
    Completing 50% with 3469 violations.
    elapsed time = 00:01:47, memory = 1752.92 (MB).
    Completing 60% with 6814 violations.
    elapsed time = 00:02:20, memory = 1851.56 (MB).
    Completing 70% with 6814 violations.
    elapsed time = 00:02:36, memory = 1881.50 (MB).
    Completing 80% with 10156 violations.
    elapsed time = 00:03:08, memory = 1974.33 (MB).
    Completing 90% with 10156 violations.
    elapsed time = 00:03:36, memory = 1956.47 (MB).
    Completing 100% with 13381 violations.
    elapsed time = 00:03:51, memory = 1889.86 (MB).
[INFO DRT-0199]   Number of violations = 15826.
Viol/Layer         li1   mcon   met1    via   met2   met3   via3   met4   via4   met5
Cut Spacing          0     43      0      0      0      0      0      0      1      0
Metal Spacing        0      0   2413      0    939    192      0     59      0     66
Min Hole             0      0     22      0      0      0      0      0      0      0
Recheck             31      0   1346      0    740    169      0     86      0     73
Short                0      5   6787     12   2516    235      2     47      4     38
[INFO DRT-0267] cpu time = 00:28:37, elapsed time = 00:03:51, memory = 2079.52 (MB), peak = 2079.52 (MB)
Total wire length = 1046680 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 279904 um.
Total wire length on LAYER met2 = 439775 um.
Total wire length on LAYER met3 = 211862 um.
Total wire length on LAYER met4 = 100679 um.
Total wire length on LAYER met5 = 14458 um.
Total number of vias = 177525.
Up-via summary (total 177525):

-------------------------
 FR_MASTERSLICE         0
            li1     68451
           met1     85757
           met2     18048
           met3      4728
           met4       541
-------------------------
               177525


[INFO DRT-0195] Start 1st optimization iteration.
    Completing 10% with 15826 violations.
    elapsed time = 00:00:26, memory = 2098.39 (MB).
    Completing 20% with 15826 violations.
    elapsed time = 00:00:44, memory = 2098.39 (MB).
    Completing 30% with 13899 violations.
    elapsed time = 00:01:08, memory = 2113.71 (MB).
    Completing 40% with 13899 violations.
    elapsed time = 00:01:37, memory = 2147.28 (MB).
    Completing 50% with 13899 violations.
    elapsed time = 00:01:47, memory = 2114.92 (MB).
    Completing 60% with 11818 violations.
    elapsed time = 00:02:15, memory = 2114.93 (MB).
    Completing 70% with 11818 violations.
    elapsed time = 00:02:32, memory = 2227.33 (MB).
    Completing 80% with 9888 violations.
    elapsed time = 00:02:55, memory = 2067.86 (MB).
    Completing 90% with 9888 violations.
    elapsed time = 00:03:24, memory = 2150.31 (MB).
    Completing 100% with 7742 violations.
    elapsed time = 00:03:40, memory = 2084.52 (MB).
[INFO DRT-0199]   Number of violations = 7742.
Viol/Layer        mcon   met1    via   met2   met3   met4   met5
Cut Spacing         10      0      0      0      0      0      0
Metal Spacing        0   1343      0    589     79     14      1
Short                0   4548      1   1093     51     10      3
[INFO DRT-0267] cpu time = 00:26:22, elapsed time = 00:03:41, memory = 2024.36 (MB), peak = 2263.33 (MB)
Total wire length = 1038102 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 277651 um.
Total wire length on LAYER met2 = 436369 um.
Total wire length on LAYER met3 = 211117 um.
Total wire length on LAYER met4 = 99821 um.
Total wire length on LAYER met5 = 13143 um.
Total number of vias = 175439.
Up-via summary (total 175439):

-------------------------
 FR_MASTERSLICE         0
            li1     68427
           met1     84311
           met2     17831
           met3      4476
           met4       394
-------------------------
               175439


[INFO DRT-0195] Start 2nd optimization iteration.
    Completing 10% with 7742 violations.
    elapsed time = 00:00:17, memory = 2077.23 (MB).
    Completing 20% with 7742 violations.
    elapsed time = 00:00:36, memory = 2126.40 (MB).
    Completing 30% with 7659 violations.
    elapsed time = 00:00:52, memory = 2086.89 (MB).
    Completing 40% with 7659 violations.
    elapsed time = 00:01:27, memory = 2118.94 (MB).
    Completing 50% with 7659 violations.
    elapsed time = 00:01:39, memory = 2143.32 (MB).
    Completing 60% with 7532 violations.
    elapsed time = 00:01:58, memory = 2212.92 (MB).
    Completing 70% with 7532 violations.
    elapsed time = 00:02:28, memory = 2270.16 (MB).
    Completing 80% with 7416 violations.
    elapsed time = 00:02:38, memory = 2141.23 (MB).
    Completing 90% with 7416 violations.
    elapsed time = 00:03:14, memory = 2251.77 (MB).
    Completing 100% with 7226 violations.
    elapsed time = 00:03:29, memory = 2142.00 (MB).
[INFO DRT-0199]   Number of violations = 7232.
Viol/Layer        mcon   met1   met2   met3   met4
Cut Spacing         19      0      0      0      0
Metal Spacing        0   1276    511     81     14
Min Hole             0      1      0      0      0
Recheck              0      0      4      2      0
Short                0   4274    990     51      9
[INFO DRT-0267] cpu time = 00:25:55, elapsed time = 00:03:30, memory = 2142.00 (MB), peak = 2272.16 (MB)
Total wire length = 1036380 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 277352 um.
Total wire length on LAYER met2 = 436133 um.
Total wire length on LAYER met3 = 210869 um.
Total wire length on LAYER met4 = 99773 um.
Total wire length on LAYER met5 = 12252 um.
Total number of vias = 175471.
Up-via summary (total 175471):

-------------------------
 FR_MASTERSLICE         0
            li1     68462
           met1     84518
           met2     17692
           met3      4458
           met4       341
-------------------------
               175471


[INFO DRT-0195] Start 3rd optimization iteration.
    Completing 10% with 7232 violations.
    elapsed time = 00:00:19, memory = 2142.00 (MB).
    Completing 20% with 7232 violations.
    elapsed time = 00:00:38, memory = 2147.02 (MB).
    Completing 30% with 5781 violations.
    elapsed time = 00:00:51, memory = 2159.68 (MB).
    Completing 40% with 5781 violations.
    elapsed time = 00:01:17, memory = 2242.58 (MB).
    Completing 50% with 5781 violations.
    elapsed time = 00:01:27, memory = 2164.91 (MB).
    Completing 60% with 4232 violations.
    elapsed time = 00:01:48, memory = 2197.93 (MB).
    Completing 70% with 4232 violations.
    elapsed time = 00:02:01, memory = 2204.16 (MB).
    Completing 80% with 2699 violations.
    elapsed time = 00:02:14, memory = 2206.27 (MB).
    Completing 90% with 2699 violations.
    elapsed time = 00:02:34, memory = 2195.28 (MB).
    Completing 100% with 1288 violations.
    elapsed time = 00:02:44, memory = 2260.90 (MB).
[INFO DRT-0199]   Number of violations = 1288.
Viol/Layer        mcon   met1    via   met2   met3   met4
Cut Spacing          3      0      1      0      0      0
Metal Spacing        0    328      0    167     23      1
Min Hole             0      1      0      0      0      0
Short                0    591      0    158     15      0
[INFO DRT-0267] cpu time = 00:20:26, elapsed time = 00:02:44, memory = 2260.90 (MB), peak = 2295.13 (MB)
Total wire length = 1035791 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 272178 um.
Total wire length on LAYER met2 = 430283 um.
Total wire length on LAYER met3 = 215229 um.
Total wire length on LAYER met4 = 105965 um.
Total wire length on LAYER met5 = 12134 um.
Total number of vias = 178775.
Up-via summary (total 178775):

-------------------------
 FR_MASTERSLICE         0
            li1     68464
           met1     85475
           met2     19384
           met3      5119
           met4       333
-------------------------
               178775


[INFO DRT-0195] Start 4th optimization iteration.
    Completing 10% with 1288 violations.
    elapsed time = 00:00:02, memory = 2264.90 (MB).
    Completing 20% with 1288 violations.
    elapsed time = 00:00:06, memory = 2264.91 (MB).
    Completing 30% with 954 violations.
    elapsed time = 00:00:09, memory = 2266.91 (MB).
    Completing 40% with 954 violations.
    elapsed time = 00:00:14, memory = 2266.96 (MB).
    Completing 50% with 954 violations.
    elapsed time = 00:00:17, memory = 2266.96 (MB).
    Completing 60% with 618 violations.
    elapsed time = 00:00:20, memory = 2266.96 (MB).
    Completing 70% with 618 violations.
    elapsed time = 00:00:25, memory = 2307.72 (MB).
    Completing 80% with 317 violations.
    elapsed time = 00:00:27, memory = 2266.96 (MB).
    Completing 90% with 317 violations.
    elapsed time = 00:00:32, memory = 2303.21 (MB).
    Completing 100% with 48 violations.
    elapsed time = 00:00:40, memory = 2266.96 (MB).
[INFO DRT-0199]   Number of violations = 52.
Viol/Layer        met1    via   met2
Cut Spacing          0      1      0
Metal Spacing       10      0      4
Recheck              4      0      0
Short               19      0     14
[INFO DRT-0267] cpu time = 00:04:06, elapsed time = 00:00:40, memory = 2266.96 (MB), peak = 2309.72 (MB)
Total wire length = 1035639 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 271897 um.
Total wire length on LAYER met2 = 429807 um.
Total wire length on LAYER met3 = 215371 um.
Total wire length on LAYER met4 = 106439 um.
Total wire length on LAYER met5 = 12123 um.
Total number of vias = 178954.
Up-via summary (total 178954):

-------------------------
 FR_MASTERSLICE         0
            li1     68465
           met1     85517
           met2     19462
           met3      5177
           met4       333
-------------------------
               178954


[INFO DRT-0195] Start 5th optimization iteration.
    Completing 10% with 52 violations.
    elapsed time = 00:00:00, memory = 2266.96 (MB).
    Completing 20% with 52 violations.
    elapsed time = 00:00:00, memory = 2266.96 (MB).
    Completing 30% with 46 violations.
    elapsed time = 00:00:00, memory = 2266.96 (MB).
    Completing 40% with 46 violations.
    elapsed time = 00:00:00, memory = 2266.96 (MB).
    Completing 50% with 46 violations.
    elapsed time = 00:00:02, memory = 2266.96 (MB).
    Completing 60% with 42 violations.
    elapsed time = 00:00:02, memory = 2266.96 (MB).
    Completing 70% with 42 violations.
    elapsed time = 00:00:02, memory = 2266.96 (MB).
    Completing 80% with 35 violations.
    elapsed time = 00:00:03, memory = 2266.96 (MB).
    Completing 90% with 35 violations.
    elapsed time = 00:00:03, memory = 2266.96 (MB).
    Completing 100% with 2 violations.
    elapsed time = 00:00:05, memory = 2266.96 (MB).
[INFO DRT-0199]   Number of violations = 2.
Viol/Layer        met1
Short                2
[INFO DRT-0267] cpu time = 00:00:11, elapsed time = 00:00:05, memory = 2266.96 (MB), peak = 2309.72 (MB)
Total wire length = 1035642 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 271859 um.
Total wire length on LAYER met2 = 429803 um.
Total wire length on LAYER met3 = 215429 um.
Total wire length on LAYER met4 = 106445 um.
Total wire length on LAYER met5 = 12103 um.
Total number of vias = 178978.
Up-via summary (total 178978):

-------------------------
 FR_MASTERSLICE         0
            li1     68464
           met1     85532
           met2     19477
           met3      5173
           met4       332
-------------------------
               178978


[INFO DRT-0195] Start 6th stubborn tiles iteration.
    Completing 10% with 2 violations.
    elapsed time = 00:00:03, memory = 2266.96 (MB).
    Completing 20% with 2 violations.
    elapsed time = 00:00:05, memory = 2271.98 (MB).
    Completing 30% with 2 violations.
    elapsed time = 00:00:07, memory = 2274.57 (MB).
    Completing 40% with 2 violations.
    elapsed time = 00:00:09, memory = 2274.57 (MB).
    Completing 50% with 2 violations.
    elapsed time = 00:00:12, memory = 2348.74 (MB).
    Completing 60% with 2 violations.
    elapsed time = 00:00:13, memory = 2364.30 (MB).
    Completing 70% with 2 violations.
    elapsed time = 00:00:15, memory = 2426.01 (MB).
    Completing 80% with 2 violations.
    elapsed time = 00:00:17, memory = 2559.31 (MB).
    Completing 90% with 2 violations.
    elapsed time = 00:00:19, memory = 2642.08 (MB).
    Completing 100% with 0 violations.
    elapsed time = 00:00:20, memory = 2610.05 (MB).
[INFO DRT-0199]   Number of violations = 0.
[INFO DRT-0267] cpu time = 00:02:39, elapsed time = 00:00:21, memory = 2615.91 (MB), peak = 2680.88 (MB)
Total wire length = 1035648 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 271857 um.
Total wire length on LAYER met2 = 429799 um.
Total wire length on LAYER met3 = 215436 um.
Total wire length on LAYER met4 = 106450 um.
Total wire length on LAYER met5 = 12103 um.
Total number of vias = 178982.
Up-via summary (total 178982):

-------------------------
 FR_MASTERSLICE         0
            li1     68464
           met1     85532
           met2     19480
           met3      5174
           met4       332
-------------------------
               178982


[INFO DRT-0198] Complete detail routing.
Total wire length = 1035648 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 271857 um.
Total wire length on LAYER met2 = 429799 um.
Total wire length on LAYER met3 = 215436 um.
Total wire length on LAYER met4 = 106450 um.
Total wire length on LAYER met5 = 12103 um.
Total number of vias = 178982.
Up-via summary (total 178982):

-------------------------
 FR_MASTERSLICE         0
            li1     68464
           met1     85532
           met2     19480
           met3      5174
           met4       332
-------------------------
               178982


[INFO DRT-0267] cpu time = 01:48:20, elapsed time = 00:14:56, memory = 2615.91 (MB), peak = 2680.88 (MB)

[INFO DRT-0180] Post processing.
Took 1046 seconds: detailed_route -output_drc ./reports/sky130hd/sha256_unrolled_pipelined/base/5_route_drc.rpt -output_maze ./results/sky130hd/sha256_unrolled_pipelined/base/maze.log -bottom_routing_layer met1 -top_routing_layer met5 -droute_end_iter 64 -verbose 1 -drc_report_iter_step 5
[INFO GRT-0012] Found 21 antenna violations.
[INFO GRT-0015] Inserted 26 diodes.
[WARNING DRT-0120] Large net select has 257 pins which may impact routing performance. Consider optimization.
[INFO DRT-0024]   Complete FR_MASTERSLICE.
[INFO DRT-0024]   Complete Fr_VIA.
[INFO DRT-0024]   Complete li1.
[INFO DRT-0024]   Complete mcon.
[INFO DRT-0024]   Complete met1.
[INFO DRT-0024]   Complete via.
[INFO DRT-0024]   Complete met2.
[INFO DRT-0024]   Complete via2.
[INFO DRT-0024]   Complete met3.
[INFO DRT-0024]   Complete via3.
[INFO DRT-0024]   Complete met4.
[INFO DRT-0024]   Complete via4.
[INFO DRT-0024]   Complete met5.
[INFO DRT-0165] Start pin access.
[INFO DRT-0076]   Complete 1000 pins.
[INFO DRT-0076]   Complete 2000 pins.
[INFO DRT-0078]   Complete 2919 pins.
[INFO DRT-0079]   Complete 100 unique inst patterns.
[INFO DRT-0079]   Complete 200 unique inst patterns.
[INFO DRT-0079]   Complete 300 unique inst patterns.
[INFO DRT-0081]   Complete 356 unique inst patterns.
[INFO DRT-0082]   Complete 10000 groups.
[INFO DRT-0084]   Complete 11395 groups.
#scanned instances     = 25809
#unique  instances     = 356
#stdCellGenAp          = 12872
#stdCellValidPlanarAp  = 189
#stdCellValidViaAp     = 8493
#stdCellPinNoAp        = 13
#stdCellPinCnt         = 72298
#instTermValidViaApCnt = 0
#macroGenAp            = 0
#macroValidPlanarAp    = 0
#macroValidViaAp       = 0
#macroNoAp             = 0
[INFO DRT-0166] Complete pin access.
[INFO DRT-0267] cpu time = 00:18:24, elapsed time = 00:02:23, memory = 2562.29 (MB), peak = 2680.88 (MB)
[INFO DRT-0156] guideIn read 100000 guides.
[INFO DRT-0156] guideIn read 200000 guides.

[INFO DRT-0157] Number of guides:     209867

[INFO DRT-0169] Post process guides.
[INFO DRT-0176] GCELLGRID X 0 DO 109 STEP 6900 ;
[INFO DRT-0177] GCELLGRID Y 0 DO 109 STEP 6900 ;
[INFO DRT-0026]   Complete 100000 origin guides.
[INFO DRT-0026]   Complete 200000 origin guides.
[INFO DRT-0028]   Complete FR_MASTERSLICE.
[INFO DRT-0028]   Complete Fr_VIA.
[INFO DRT-0028]   Complete li1.
[INFO DRT-0028]   Complete mcon.
[INFO DRT-0028]   Complete met1.
[INFO DRT-0028]   Complete via.
[INFO DRT-0028]   Complete met2.
[INFO DRT-0028]   Complete via2.
[INFO DRT-0028]   Complete met3.
[INFO DRT-0028]   Complete via3.
[INFO DRT-0028]   Complete met4.
[INFO DRT-0028]   Complete via4.
[INFO DRT-0028]   Complete met5.
[INFO DRT-0178] Init guide query.
[INFO DRT-0035]   Complete FR_MASTERSLICE (guide).
[INFO DRT-0035]   Complete Fr_VIA (guide).
[INFO DRT-0035]   Complete li1 (guide).
[INFO DRT-0035]   Complete mcon (guide).
[INFO DRT-0035]   Complete met1 (guide).
[INFO DRT-0035]   Complete via (guide).
[INFO DRT-0035]   Complete met2 (guide).
[INFO DRT-0035]   Complete via2 (guide).
[INFO DRT-0035]   Complete met3 (guide).
[INFO DRT-0035]   Complete via3 (guide).
[INFO DRT-0035]   Complete met4 (guide).
[INFO DRT-0035]   Complete via4 (guide).
[INFO DRT-0035]   Complete met5 (guide).
[INFO DRT-0036] FR_MASTERSLICE guide region query size = 0.
[INFO DRT-0036] FR_VIA guide region query size = 0.
[INFO DRT-0036] li1 guide region query size = 56611.
[INFO DRT-0036] mcon guide region query size = 0.
[INFO DRT-0036] met1 guide region query size = 54953.
[INFO DRT-0036] via guide region query size = 0.
[INFO DRT-0036] met2 guide region query size = 35738.
[INFO DRT-0036] via2 guide region query size = 0.
[INFO DRT-0036] met3 guide region query size = 10809.
[INFO DRT-0036] via3 guide region query size = 0.
[INFO DRT-0036] met4 guide region query size = 2786.
[INFO DRT-0036] via4 guide region query size = 0.
[INFO DRT-0036] met5 guide region query size = 394.
[INFO DRT-0179] Init gr pin query.
[INFO DRT-0267] cpu time = 00:00:01, elapsed time = 00:00:00, memory = 2562.30 (MB), peak = 2680.88 (MB)
[INFO DRT-0245] skipped writing guide updates to database.
[INFO DRT-0185] Post process initialize RPin region query.
[INFO DRT-0181] Start track assignment.
[INFO DRT-0184] Done with 95135 vertical wires in 3 frboxes and 66156 horizontal wires in 3 frboxes.
[INFO DRT-0186] Done with 17059 vertical wires in 3 frboxes and 19406 horizontal wires in 3 frboxes.
[INFO DRT-0182] Complete track assignment.
[INFO DRT-0267] cpu time = 00:00:13, elapsed time = 00:00:06, memory = 2562.30 (MB), peak = 2680.88 (MB)
[INFO DRT-0187] Start routing data preparation.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2562.30 (MB), peak = 2680.88 (MB)
[INFO DRT-0194] Start detail routing.
[INFO DRT-0195] Start 0th optimization iteration.
    Completing 10% with 0 violations.
    elapsed time = 00:00:04, memory = 2617.91 (MB).
    Completing 20% with 0 violations.
    elapsed time = 00:00:07, memory = 2618.06 (MB).
    Completing 30% with 85 violations.
    elapsed time = 00:00:10, memory = 2639.29 (MB).
    Completing 40% with 85 violations.
    elapsed time = 00:00:15, memory = 2761.64 (MB).
    Completing 50% with 85 violations.
    elapsed time = 00:00:17, memory = 2598.33 (MB).
    Completing 60% with 167 violations.
    elapsed time = 00:00:23, memory = 2656.08 (MB).
    Completing 70% with 167 violations.
    elapsed time = 00:00:26, memory = 2656.32 (MB).
    Completing 80% with 246 violations.
    elapsed time = 00:00:29, memory = 2690.62 (MB).
    Completing 90% with 246 violations.
    elapsed time = 00:00:34, memory = 2657.85 (MB).
    Completing 100% with 312 violations.
    elapsed time = 00:00:36, memory = 2657.85 (MB).
[INFO DRT-0199]   Number of violations = 377.
Viol/Layer        met1   met2   met3   met4   via4   met5
Cut Spacing          0      0      0      0      1      0
Metal Spacing       14      8     28      3      0      0
Recheck              5     15     29     16      0      0
Short               22    113     80     42      0      1
[INFO DRT-0267] cpu time = 00:04:33, elapsed time = 00:00:36, memory = 2718.29 (MB), peak = 2761.64 (MB)
Total wire length = 1035647 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 271845 um.
Total wire length on LAYER met2 = 429691 um.
Total wire length on LAYER met3 = 214760 um.
Total wire length on LAYER met4 = 106836 um.
Total wire length on LAYER met5 = 12513 um.
Total number of vias = 179036.
Up-via summary (total 179036):

-------------------------
 FR_MASTERSLICE         0
            li1     68498
           met1     85526
           met2     19486
           met3      5183
           met4       343
-------------------------
               179036


[INFO DRT-0195] Start 1st optimization iteration.
    Completing 10% with 377 violations.
    elapsed time = 00:00:03, memory = 2718.45 (MB).
    Completing 20% with 377 violations.
    elapsed time = 00:00:07, memory = 2718.45 (MB).
    Completing 30% with 310 violations.
    elapsed time = 00:00:10, memory = 2750.45 (MB).
    Completing 40% with 310 violations.
    elapsed time = 00:00:14, memory = 2750.95 (MB).
    Completing 50% with 310 violations.
    elapsed time = 00:00:16, memory = 2718.45 (MB).
    Completing 60% with 242 violations.
    elapsed time = 00:00:21, memory = 2718.45 (MB).
    Completing 70% with 242 violations.
    elapsed time = 00:00:25, memory = 2718.45 (MB).
    Completing 80% with 162 violations.
    elapsed time = 00:00:28, memory = 2750.70 (MB).
    Completing 90% with 162 violations.
    elapsed time = 00:00:32, memory = 2753.15 (MB).
    Completing 100% with 96 violations.
    elapsed time = 00:00:35, memory = 2718.64 (MB).
[INFO DRT-0199]   Number of violations = 96.
Viol/Layer        met1   met2   met3   met4   met5
Metal Spacing        3     11     15      1      0
Short                4     28     24      9      1
[INFO DRT-0267] cpu time = 00:04:22, elapsed time = 00:00:35, memory = 2718.64 (MB), peak = 2785.05 (MB)
Total wire length = 1035511 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 271843 um.
Total wire length on LAYER met2 = 429628 um.
Total wire length on LAYER met3 = 214780 um.
Total wire length on LAYER met4 = 106831 um.
Total wire length on LAYER met5 = 12426 um.
Total number of vias = 179022.
Up-via summary (total 179022):

-------------------------
 FR_MASTERSLICE         0
            li1     68500
           met1     85526
           met2     19477
           met3      5180
           met4       339
-------------------------
               179022


[INFO DRT-0195] Start 2nd optimization iteration.
    Completing 10% with 96 violations.
    elapsed time = 00:00:00, memory = 2718.64 (MB).
    Completing 20% with 96 violations.
    elapsed time = 00:00:00, memory = 2718.64 (MB).
    Completing 30% with 82 violations.
    elapsed time = 00:00:03, memory = 2718.64 (MB).
    Completing 40% with 82 violations.
    elapsed time = 00:00:03, memory = 2718.64 (MB).
    Completing 50% with 82 violations.
    elapsed time = 00:00:03, memory = 2718.64 (MB).
    Completing 60% with 88 violations.
    elapsed time = 00:00:04, memory = 2718.64 (MB).
    Completing 70% with 88 violations.
    elapsed time = 00:00:05, memory = 2754.44 (MB).
    Completing 80% with 70 violations.
    elapsed time = 00:00:07, memory = 2718.64 (MB).
    Completing 90% with 70 violations.
    elapsed time = 00:00:07, memory = 2718.64 (MB).
    Completing 100% with 55 violations.
    elapsed time = 00:00:10, memory = 2718.64 (MB).
[INFO DRT-0199]   Number of violations = 55.
Viol/Layer        met1   met2   met3   met5
Metal Spacing        1      1      9      0
Short                6     16     18      4
[INFO DRT-0267] cpu time = 00:00:47, elapsed time = 00:00:10, memory = 2718.64 (MB), peak = 2785.05 (MB)
Total wire length = 1035510 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 271876 um.
Total wire length on LAYER met2 = 429616 um.
Total wire length on LAYER met3 = 214766 um.
Total wire length on LAYER met4 = 106812 um.
Total wire length on LAYER met5 = 12437 um.
Total number of vias = 179026.
Up-via summary (total 179026):

-------------------------
 FR_MASTERSLICE         0
            li1     68501
           met1     85535
           met2     19474
           met3      5177
           met4       339
-------------------------
               179026


[INFO DRT-0195] Start 3rd optimization iteration.
    Completing 10% with 55 violations.
    elapsed time = 00:00:00, memory = 2718.64 (MB).
    Completing 20% with 55 violations.
    elapsed time = 00:00:00, memory = 2718.64 (MB).
    Completing 30% with 42 violations.
    elapsed time = 00:00:04, memory = 2718.64 (MB).
    Completing 40% with 42 violations.
    elapsed time = 00:00:04, memory = 2718.64 (MB).
    Completing 50% with 42 violations.
    elapsed time = 00:00:16, memory = 2718.64 (MB).
    Completing 60% with 29 violations.
    elapsed time = 00:00:16, memory = 2718.64 (MB).
    Completing 70% with 29 violations.
    elapsed time = 00:00:16, memory = 2718.64 (MB).
    Completing 80% with 11 violations.
    elapsed time = 00:00:16, memory = 2718.64 (MB).
    Completing 90% with 11 violations.
    elapsed time = 00:00:16, memory = 2718.64 (MB).
    Completing 100% with 2 violations.
    elapsed time = 00:00:18, memory = 2718.64 (MB).
[INFO DRT-0199]   Number of violations = 2.
Viol/Layer        met1   met5
Short                1      1
[INFO DRT-0267] cpu time = 00:00:36, elapsed time = 00:00:18, memory = 2718.64 (MB), peak = 2785.05 (MB)
Total wire length = 1035512 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 271955 um.
Total wire length on LAYER met2 = 429577 um.
Total wire length on LAYER met3 = 214695 um.
Total wire length on LAYER met4 = 106873 um.
Total wire length on LAYER met5 = 12410 um.
Total number of vias = 179052.
Up-via summary (total 179052):

-------------------------
 FR_MASTERSLICE         0
            li1     68501
           met1     85552
           met2     19481
           met3      5179
           met4       339
-------------------------
               179052


[INFO DRT-0195] Start 4th stubborn tiles iteration.
    Completing 10% with 2 violations.
    elapsed time = 00:00:07, memory = 2749.17 (MB).
    Completing 20% with 2 violations.
    elapsed time = 00:00:11, memory = 2749.94 (MB).
    Completing 30% with 2 violations.
    elapsed time = 00:00:15, memory = 2749.94 (MB).
    Completing 40% with 2 violations.
    elapsed time = 00:00:24, memory = 2835.28 (MB).
    Completing 50% with 2 violations.
    elapsed time = 00:00:28, memory = 2763.42 (MB).
    Completing 60% with 2 violations.
    elapsed time = 00:00:31, memory = 2818.64 (MB).
    Completing 70% with 2 violations.
    elapsed time = 00:00:34, memory = 2827.45 (MB).
    Completing 80% with 2 violations.
    elapsed time = 00:00:36, memory = 2963.67 (MB).
    Completing 90% with 2 violations.
    elapsed time = 00:00:51, memory = 3161.30 (MB).
    Completing 100% with 1 violations.
    elapsed time = 00:00:57, memory = 3077.05 (MB).
[INFO DRT-0199]   Number of violations = 1.
Viol/Layer        met5
Short                1
[INFO DRT-0267] cpu time = 00:07:12, elapsed time = 00:00:57, memory = 3080.35 (MB), peak = 3249.14 (MB)
Total wire length = 1035529 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 271973 um.
Total wire length on LAYER met2 = 429629 um.
Total wire length on LAYER met3 = 214733 um.
Total wire length on LAYER met4 = 106847 um.
Total wire length on LAYER met5 = 12345 um.
Total number of vias = 179059.
Up-via summary (total 179059):

-------------------------
 FR_MASTERSLICE         0
            li1     68501
           met1     85553
           met2     19484
           met3      5180
           met4       341
-------------------------
               179059


[INFO DRT-0195] Start 5th stubborn tiles iteration.
    Completing 10% with 1 violations.
    elapsed time = 00:00:01, memory = 3235.38 (MB).
    Completing 20% with 1 violations.
    elapsed time = 00:00:03, memory = 3296.55 (MB).
    Completing 30% with 1 violations.
    elapsed time = 00:00:04, memory = 3213.14 (MB).
    Completing 40% with 1 violations.
    elapsed time = 00:00:05, memory = 3237.50 (MB).
    Completing 50% with 1 violations.
    elapsed time = 00:00:06, memory = 3134.53 (MB).
    Completing 60% with 1 violations.
    elapsed time = 00:00:07, memory = 3130.58 (MB).
    Completing 70% with 1 violations.
    elapsed time = 00:00:08, memory = 3248.13 (MB).
    Completing 80% with 1 violations.
    elapsed time = 00:00:09, memory = 3296.79 (MB).
    Completing 90% with 1 violations.
    elapsed time = 00:00:11, memory = 3184.87 (MB).
    Completing 100% with 0 violations.
    elapsed time = 00:00:12, memory = 3067.40 (MB).
[INFO DRT-0199]   Number of violations = 0.
[INFO DRT-0267] cpu time = 00:01:29, elapsed time = 00:00:12, memory = 3067.40 (MB), peak = 3320.30 (MB)
Total wire length = 1035529 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 271973 um.
Total wire length on LAYER met2 = 429629 um.
Total wire length on LAYER met3 = 214755 um.
Total wire length on LAYER met4 = 106845 um.
Total wire length on LAYER met5 = 12325 um.
Total number of vias = 179055.
Up-via summary (total 179055):

-------------------------
 FR_MASTERSLICE         0
            li1     68501
           met1     85553
           met2     19484
           met3      5178
           met4       339
-------------------------
               179055


[INFO DRT-0198] Complete detail routing.
Total wire length = 1035529 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 271973 um.
Total wire length on LAYER met2 = 429629 um.
Total wire length on LAYER met3 = 214755 um.
Total wire length on LAYER met4 = 106845 um.
Total wire length on LAYER met5 = 12325 um.
Total number of vias = 179055.
Up-via summary (total 179055):

-------------------------
 FR_MASTERSLICE         0
            li1     68501
           met1     85553
           met2     19484
           met3      5178
           met4       339
-------------------------
               179055


[INFO DRT-0267] cpu time = 00:19:01, elapsed time = 00:02:51, memory = 3067.40 (MB), peak = 3320.30 (MB)

[INFO DRT-0180] Post processing.
[INFO ANT-0002] Found 0 net violations.
[INFO ANT-0001] Found 0 pin violations.
[INFO ANT-0002] Found 0 net violations.
[INFO ANT-0001] Found 0 pin violations.
Elapsed time: 23:24.97[h:]min:sec. CPU time: user 10106.76 sys 13.40 (720%). Peak memory: 3399984KB.
