<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="project_ISE_adderN.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name=".lso"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/bitgen.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="adderN.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="adderN.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="adderN.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="adderN.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="adderN.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="adderN.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="adderN.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="adderN.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="adderN.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="adderN.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="adderN.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="adderN.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="adderN.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="adderN.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="adderN.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="adderN.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="adderN.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="adderN.ut" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="adderN.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="adderN.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="adderN_envsettings.html"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="adderN_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="adderN_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="adderN_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="adderN_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="adderN_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="adderN_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="adderN_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="adderN_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="adderN_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="adderN_par.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="adderN_preroute.twr" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="adderN_preroute.twx" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="adderN_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="adderN_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="adderN_usage.xml"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="adderN_vhdl.prj"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="adderN_xst.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="addern.bgn" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BIT" xil_pn:name="addern.bit" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_DRC" xil_pn:name="addern.drc" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="netgen"/>
    <file xil_pn:branch="PostMapSimulation" xil_pn:fileType="FILE_NETGEN_REPORT" xil_pn:name="netgen/map/adderN_map.nlf"/>
    <file xil_pn:branch="PostMapSimulation" xil_pn:fileType="FILE_SDF" xil_pn:name="netgen/map/adderN_map.sdf"/>
    <file xil_pn:branch="PostMapSimulation" xil_pn:fileType="FILE_VHDL" xil_pn:name="netgen/map/adderN_map.vhd"/>
    <file xil_pn:branch="PostRouteSimulation" xil_pn:fileType="FILE_NETGEN_REPORT" xil_pn:name="netgen/par/adderN_timesim.nlf"/>
    <file xil_pn:branch="PostRouteSimulation" xil_pn:fileType="FILE_SDF" xil_pn:name="netgen/par/adderN_timesim.sdf"/>
    <file xil_pn:branch="PostRouteSimulation" xil_pn:fileType="FILE_VHDL" xil_pn:name="netgen/par/adderN_timesim.vhd"/>
    <file xil_pn:branch="PostSynthSim" xil_pn:fileType="FILE_NETGEN_REPORT" xil_pn:name="netgen/synthesis/adderN_synthesis.nlf"/>
    <file xil_pn:branch="PostSynthSim" xil_pn:fileType="FILE_VHDL" xil_pn:name="netgen/synthesis/adderN_synthesis.vhd"/>
    <file xil_pn:branch="PostTranslateSimulation" xil_pn:fileType="FILE_NETGEN_REPORT" xil_pn:name="netgen/translate/adderN_translate.nlf"/>
    <file xil_pn:branch="PostTranslateSimulation" xil_pn:fileType="FILE_VHDL" xil_pn:name="netgen/translate/adderN_translate.vhd"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="planAhead_run_1"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="planAhead_run_2"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="usage_statistics_webtalk.html"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="webtalk.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1619146058" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1619146058">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1619146058" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="-2256997322978650243" xil_pn:start_ts="1619146058">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1619146058" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="-5454196650785988266" xil_pn:start_ts="1619146058">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1619146058" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1619146058">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1619146058" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="-593318347813173647" xil_pn:start_ts="1619146058">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1619146058" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="-6999446234337387650" xil_pn:start_ts="1619146058">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1619146058" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="-6609929489384324064" xil_pn:start_ts="1619146058">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1619493615" xil_pn:in_ck="4646951687097886" xil_pn:name="TRANEXT_xstsynthesize_virtex4" xil_pn:prop_ck="2225101162231142961" xil_pn:start_ts="1619493595">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name=".lso"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="adderN.lso"/>
      <outfile xil_pn:name="adderN.ngc"/>
      <outfile xil_pn:name="adderN.ngr"/>
      <outfile xil_pn:name="adderN.prj"/>
      <outfile xil_pn:name="adderN.stx"/>
      <outfile xil_pn:name="adderN.syr"/>
      <outfile xil_pn:name="adderN.xst"/>
      <outfile xil_pn:name="adderN_vhdl.prj"/>
      <outfile xil_pn:name="adderN_xst.xrpt"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1619147355" xil_pn:in_ck="4646951687096634" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="6517785541504674182" xil_pn:start_ts="1619147355">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1619493669" xil_pn:in_ck="7293064064453867054" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="-2430201042802558840" xil_pn:start_ts="1619493656">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
      <outfile xil_pn:name="adderN.bld"/>
      <outfile xil_pn:name="adderN.ngd"/>
      <outfile xil_pn:name="adderN_ngdbuild.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1619493687" xil_pn:in_ck="7294595643439131503" xil_pn:name="TRANEXT_map_virtex4" xil_pn:prop_ck="4339043564262269374" xil_pn:start_ts="1619493669">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
      <outfile xil_pn:name="adderN.pcf"/>
      <outfile xil_pn:name="adderN_map.map"/>
      <outfile xil_pn:name="adderN_map.mrp"/>
      <outfile xil_pn:name="adderN_map.ncd"/>
      <outfile xil_pn:name="adderN_map.ngm"/>
      <outfile xil_pn:name="adderN_map.xrpt"/>
      <outfile xil_pn:name="adderN_summary.xml"/>
      <outfile xil_pn:name="adderN_usage.xml"/>
    </transform>
    <transform xil_pn:end_ts="1619493737" xil_pn:in_ck="-2512533853459950520" xil_pn:name="TRANEXT_par_spartan3" xil_pn:prop_ck="-8897135364856412701" xil_pn:start_ts="1619493687">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
      <outfile xil_pn:name="adderN.ncd"/>
      <outfile xil_pn:name="adderN.pad"/>
      <outfile xil_pn:name="adderN.par"/>
      <outfile xil_pn:name="adderN.ptwx"/>
      <outfile xil_pn:name="adderN.unroutes"/>
      <outfile xil_pn:name="adderN.xpi"/>
      <outfile xil_pn:name="adderN_pad.csv"/>
      <outfile xil_pn:name="adderN_pad.txt"/>
      <outfile xil_pn:name="adderN_par.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1619493813" xil_pn:in_ck="4646951687089009" xil_pn:name="TRANEXT_bitFile_virtex4" xil_pn:prop_ck="-5292315604690234831" xil_pn:start_ts="1619493766">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/bitgen.xmsgs"/>
      <outfile xil_pn:name="adderN.ut"/>
      <outfile xil_pn:name="addern.bgn"/>
      <outfile xil_pn:name="addern.bit"/>
      <outfile xil_pn:name="addern.drc"/>
      <outfile xil_pn:name="usage_statistics_webtalk.html"/>
      <outfile xil_pn:name="webtalk.log"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
    </transform>
    <transform xil_pn:end_ts="1619493824" xil_pn:in_ck="4646951725025627" xil_pn:name="TRAN_impactProgrammingTool" xil_pn:prop_ck="-5272633754208717367" xil_pn:start_ts="1619493824">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1619147608" xil_pn:in_ck="4646951687089009" xil_pn:name="TRAN_postParSimModel" xil_pn:prop_ck="2641842587925224395" xil_pn:start_ts="1619147592">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="InputChanged"/>
      <outfile xil_pn:name="netgen"/>
      <outfile xil_pn:name="netgen/par/adderN_timesim.nlf"/>
      <outfile xil_pn:name="netgen/par/adderN_timesim.sdf"/>
      <outfile xil_pn:name="netgen/par/adderN_timesim.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1619493737" xil_pn:in_ck="7092427217384224235" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="-3742689831323817529" xil_pn:start_ts="1619493721">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
      <outfile xil_pn:name="adderN.twr"/>
      <outfile xil_pn:name="adderN.twx"/>
    </transform>
    <transform xil_pn:end_ts="1619147495" xil_pn:in_ck="-4658884247921316466" xil_pn:name="TRAN_postMapSimModel" xil_pn:prop_ck="-6712466482022796111" xil_pn:start_ts="1619147478">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="netgen"/>
      <outfile xil_pn:name="netgen/map/adderN_map.nlf"/>
      <outfile xil_pn:name="netgen/map/adderN_map.sdf"/>
      <outfile xil_pn:name="netgen/map/adderN_map.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1619147477" xil_pn:in_ck="-2512533853459950520" xil_pn:name="TRAN_preRouteTrce" xil_pn:prop_ck="5407622972496563015" xil_pn:start_ts="1619147459">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
      <outfile xil_pn:name="adderN_preroute.twr"/>
      <outfile xil_pn:name="adderN_preroute.twx"/>
    </transform>
    <transform xil_pn:end_ts="1619147382" xil_pn:in_ck="4646951687089141" xil_pn:name="TRAN_postXlateSimModel" xil_pn:prop_ck="-3402292778553628749" xil_pn:start_ts="1619147378">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="netgen"/>
      <outfile xil_pn:name="netgen/translate/adderN_translate.nlf"/>
      <outfile xil_pn:name="netgen/translate/adderN_translate.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1619493651" xil_pn:in_ck="4646951687089140" xil_pn:name="TRAN_postSynthesisSimModel" xil_pn:prop_ck="-6348822260711550472" xil_pn:start_ts="1619493647">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="netgen"/>
      <outfile xil_pn:name="netgen/synthesis/adderN_synthesis.nlf"/>
      <outfile xil_pn:name="netgen/synthesis/adderN_synthesis.vhd"/>
    </transform>
  </transforms>

</generated_project>
