cycle: 0   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 1   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 2   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 3   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 4   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 5   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 6   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 7   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 8   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 9   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 10   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 11   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 12   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 13   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 14   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 15   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 16   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 17   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 18   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 19   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 20   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 21   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 22   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 23   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 24   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 25   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 26   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 27   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 28   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 29   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 30   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 31   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 32   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 33   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 34   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 35   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 36   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 37   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 38   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 39   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 40   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 41   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 42   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 43   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 44   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 45   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 46   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 47   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 48   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 49   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 50   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 51   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 52   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 53   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 54   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 55   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 56   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 57   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 58   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 59   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 60   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 61   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 62   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 63   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 64   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 65   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 66   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 67   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 68   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 69   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 70   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 71   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 72   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 73   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 74   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 75   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 76   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 77   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 78   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 79   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 80   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 81   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 82   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 83   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 84   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 85   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 86   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 87   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 88   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 89   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 90   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 91   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 92   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 93   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 94   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 95   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 96   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 97   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 98   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 99   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 100   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 101   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 102   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 103   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 104   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 105   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 106   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 107   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 108   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 109   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 110   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 111   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 112   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 113   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 114   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 115   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 116   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 117   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 118   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 119   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 120   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 121   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 122   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 123   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 124   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 125   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 126   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 127   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 128   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 129   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 130   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 131   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 132   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 133   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 134   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 135   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 136   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 137   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 138   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 139   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 140   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 141   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 142   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 143   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 144   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 145   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 146   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 147   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 148   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 149   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 150   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 151   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 152   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 153   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 154   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 155   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 156   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 157   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 158   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 159   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 160   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 161   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 162   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 163   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 164   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 165   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 166   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 167   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 168   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 169   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 170   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 171   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 172   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 173   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 174   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 175   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 176   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 177   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 178   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 179   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 180   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 181   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 182   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 183   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 184   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 185   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 186   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 187   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 188   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 189   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 190   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 191   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 192   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 193   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 194   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 195   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 196   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 197   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 198   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 199   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 200   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 201   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 202   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 203   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 204   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 205   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 206   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 207   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 208   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 209   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 210   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 211   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 212   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 213   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 214   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 215   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 216   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 217   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 218   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 219   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 220   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 221   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 222   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 223   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 224   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 225   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 226   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 227   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 228   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 229   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 230   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 231   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 232   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 233   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 234   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 235   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 236   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 237   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 238   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 239   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 240   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 241   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 242   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 243   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 244   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 245   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 246   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 247   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 248   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 249   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 250   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 251   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 252   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 253   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 254   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 255   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 256   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 257   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 258   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 259   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 260   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 261   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 262   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 263   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 264   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 265   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 266   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 267   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 268   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 269   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 270   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 271   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 272   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 273   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 274   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 275   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 276   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 277   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 278   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 279   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 280   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 281   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 282   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 283   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 284   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 285   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 286   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 287   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 288   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 289   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 290   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 291   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 292   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 293   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 294   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 295   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 296   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 297   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 298   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 299   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 300   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 301   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 302   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 303   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 304   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 305   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 306   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 307   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 308   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 309   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 310   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 311   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 312   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 313   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 314   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 315   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 316   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 317   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 318   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 319   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 320   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 321   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 322   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 323   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 324   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 325   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 326   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 327   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 328   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 329   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 330   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 331   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 332   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 333   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 334   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 335   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 336   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 337   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 338   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 339   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 340   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 341   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 342   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 343   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 344   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 345   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 346   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 347   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 348   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 349   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 350   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 351   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 352   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 353   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 354   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 355   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 356   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 357   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 358   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 359   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 360   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 361   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 362   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 363   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 364   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 365   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 366   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 367   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 368   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 369   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 370   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 371   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 372   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 373   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 374   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 375   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 376   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 377   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 378   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 379   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 380   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 381   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 382   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 383   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 384   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 385   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 386   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 387   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 388   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 389   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 390   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 391   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 392   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 393   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 394   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 395   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 396   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 397   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 398   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 399   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 400   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 401   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 402   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 403   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 404   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 405   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 406   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 407   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 408   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 409   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 410   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 411   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 412   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 413   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 414   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 415   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 416   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 417   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 418   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 419   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 420   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 421   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 422   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 423   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 424   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 425   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 426   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 427   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 428   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 429   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 430   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 431   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 432   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 433   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 434   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 435   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 436   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 437   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 438   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 439   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 440   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 441   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 442   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 443   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 444   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 445   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 446   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 447   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 448   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 449   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 450   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 451   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 452   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 453   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 454   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 455   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 456   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 457   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 458   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 459   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 460   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 461   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 462   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 463   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 464   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 465   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 466   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 467   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 468   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 469   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 470   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 471   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 472   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 473   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 474   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 475   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 476   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 477   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 478   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 479   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 480   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 481   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 482   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 483   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 484   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 485   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 486   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 487   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 488   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 489   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 490   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 491   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 492   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 493   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 494   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 495   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 496   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 497   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 498   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 499   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 500   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 501   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 502   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 503   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 504   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 505   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 506   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 507   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 508   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 509   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 510   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 511   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 512   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 513   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 514   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 515   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 516   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 517   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 518   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 519   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 520   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 521   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 522   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 523   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 524   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 525   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 526   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 527   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 528   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 529   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 530   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 531   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 532   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 533   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 534   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 535   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 536   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 537   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 538   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 539   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 540   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 541   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 542   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 543   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 544   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 545   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 546   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 547   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 548   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 549   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 550   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 551   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 552   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 553   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 554   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 555   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 556   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 557   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 558   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 559   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 560   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 561   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 562   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 563   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 564   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 565   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 566   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 567   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 568   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 569   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 570   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 571   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 572   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 573   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 574   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 575   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 576   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 577   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 578   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 579   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 580   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 581   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 582   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 583   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 584   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 585   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 586   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 587   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 588   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 589   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 590   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 591   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 592   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 593   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 594   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 595   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 596   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 597   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 598   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 599   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 600   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 601   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 602   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 603   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 604   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 605   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 606   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 607   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 608   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 609   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 610   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 611   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 612   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 613   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 614   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 615   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 616   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 617   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 618   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 619   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 620   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 621   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 622   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 623   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 624   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 625   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 626   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 627   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 628   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 629   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 630   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 631   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 632   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 633   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 634   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 635   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 636   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 637   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 638   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 639   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 640   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 641   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 642   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 643   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 644   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 645   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 646   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 647   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 648   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 649   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 650   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 651   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 652   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 653   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 654   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 655   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 656   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 657   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 658   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 659   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 660   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 661   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 662   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 663   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 664   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 665   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 666   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 667   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 668   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 669   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 670   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 671   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 672   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 673   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 674   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 675   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 676   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 677   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 678   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 679   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 680   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 681   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 682   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 683   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 684   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 685   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 686   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 687   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 688   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 689   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 690   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 691   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 692   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 693   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 694   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 695   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 696   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 697   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 698   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 699   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 700   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 701   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 702   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 703   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 704   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 705   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 706   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 707   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 708   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 709   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 710   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 711   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 712   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 713   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 714   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 715   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 716   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 717   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 718   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 719   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 720   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 721   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 722   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 723   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 724   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 725   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 726   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 727   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 728   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 729   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 730   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 731   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 732   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 733   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 734   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 735   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 736   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 737   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 738   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 739   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 740   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 741   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 742   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 743   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 744   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 745   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 746   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 747   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 748   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 749   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 750   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 751   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 752   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 753   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 754   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 755   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 756   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 757   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 758   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 759   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 760   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 761   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 762   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 763   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 764   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 765   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 766   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 767   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 768   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 769   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 770   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 771   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 772   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 773   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 774   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 775   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 776   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 777   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 778   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 779   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 780   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 781   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 782   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 783   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 784   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 785   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 786   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 787   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 788   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 789   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 790   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 791   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 792   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 793   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 794   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 795   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 796   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 797   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 798   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 799   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 800   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 801   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 802   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 803   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 804   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 805   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 806   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 807   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 808   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 809   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 810   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 811   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 812   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 813   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 814   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 815   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 816   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 817   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 818   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 819   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 820   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 821   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 822   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 823   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 824   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 825   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 826   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 827   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 828   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 829   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 830   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 831   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 832   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 833   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 834   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 835   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 836   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 837   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 838   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 839   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 840   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 841   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 842   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 843   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 844   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 845   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 846   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 847   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 848   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 849   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 850   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 851   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 852   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 853   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 854   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 855   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 856   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 857   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 858   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 859   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 860   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 861   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 862   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 863   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 864   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 865   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 866   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 867   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 868   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 869   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 870   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 871   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 872   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 873   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 874   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 875   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 876   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 877   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 878   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 879   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 880   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 881   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 882   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 883   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 884   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 885   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 886   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 887   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 888   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 889   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 890   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 891   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 892   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 893   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 894   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 895   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 896   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 897   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 898   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 899   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 900   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 901   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 902   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 903   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 904   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 905   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 906   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 907   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 908   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 909   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 910   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 911   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 912   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 913   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 914   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 915   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 916   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 917   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 918   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 919   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 920   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 921   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 922   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 923   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 924   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 925   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 926   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 927   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 928   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 929   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 930   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 931   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 932   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 933   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 934   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 935   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 936   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 937   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 938   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 939   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 940   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 941   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 942   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 943   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 944   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 945   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 946   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 947   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 948   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 949   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 950   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 951   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 952   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 953   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 954   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 955   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 956   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 957   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 958   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 959   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 960   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 961   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 962   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 963   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 964   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 965   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 966   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 967   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 968   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 969   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 970   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 971   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 972   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 973   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 974   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 975   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 976   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 977   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 978   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 979   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 980   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 981   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 982   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 983   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 984   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 985   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 986   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 987   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 988   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 989   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 990   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 991   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 992   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 993   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 994   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 995   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 996   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 997   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 998   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 999   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 1000   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 1001   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 1002   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 1003   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 1004   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 1005   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 1006   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 1007   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 1008   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 1009   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 1010   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 1011   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 1012   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 1013   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 1014   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 1015   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 1016   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 1017   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 1018   |   instrn: receive   |   ima_halt_list: [0, 0]
cycle: 1019   |   instrn: receive   |   ima_halt_list: [0, 0]
Tile ran for 1020 cycles