// Seed: 1320532135
module module_0 (
    output wor id_0,
    output supply1 id_1,
    output wor id_2,
    output supply1 id_3,
    input tri0 id_4,
    input tri id_5,
    input wor id_6,
    input wire id_7,
    input tri1 id_8,
    output uwire id_9,
    input supply1 id_10,
    output wor id_11,
    output tri id_12,
    input tri0 id_13,
    input uwire id_14,
    output wor id_15,
    input uwire id_16
);
  wire id_18;
  assign #id_19 id_9 = id_14 && 1'b0;
  wire id_20;
  supply1 id_21 = 1'b0 * 1'h0;
  wire id_22;
  assign id_11 = id_4;
endmodule
module module_1 (
    input supply1 id_0,
    input wand id_1,
    output tri1 id_2,
    output wor id_3,
    input supply1 id_4,
    input supply0 id_5,
    input tri0 id_6,
    input supply1 id_7,
    input tri1 id_8,
    output supply0 id_9,
    output wire id_10
);
  module_0(
      id_2,
      id_3,
      id_2,
      id_9,
      id_7,
      id_1,
      id_8,
      id_8,
      id_0,
      id_10,
      id_1,
      id_9,
      id_9,
      id_0,
      id_4,
      id_9,
      id_7
  );
endmodule
