
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.001495                       # Number of seconds simulated
sim_ticks                                  1494876500                       # Number of ticks simulated
final_tick                                 1494876500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 117115                       # Simulator instruction rate (inst/s)
host_op_rate                                   117899                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                4474039                       # Simulator tick rate (ticks/s)
host_mem_usage                                 741152                       # Number of bytes of host memory used
host_seconds                                   334.12                       # Real time elapsed on the host
sim_insts                                    39130667                       # Number of instructions simulated
sim_ops                                      39392838                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::cpu00.inst         31872                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu00.data        289728                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu01.inst          1216                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu01.data          9088                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu02.data          8512                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu03.inst           448                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu03.data          8512                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu04.inst            64                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu04.data          8448                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu05.inst           256                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu05.data          8512                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu06.data          8448                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu07.inst           192                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu07.data          8576                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu08.data          8448                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu09.inst            64                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu09.data          8576                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu10.inst           128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu10.data          8448                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu11.inst            64                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu11.data          8448                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu12.inst            64                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu12.data          8448                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu13.data          8448                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu14.inst           128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu14.data          8512                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu15.inst            64                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu15.data          8512                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             452224                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu00.inst        31872                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu01.inst         1216                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu03.inst          448                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu04.inst           64                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu05.inst          256                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu07.inst          192                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu09.inst           64                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu10.inst          128                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu11.inst           64                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu12.inst           64                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu14.inst          128                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu15.inst           64                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         34560                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks         1024                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total            1024                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu00.inst            498                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu00.data           4527                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu01.inst             19                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu01.data            142                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu02.data            133                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu03.inst              7                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu03.data            133                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu04.inst              1                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu04.data            132                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu05.inst              4                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu05.data            133                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu06.data            132                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu07.inst              3                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu07.data            134                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu08.data            132                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu09.inst              1                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu09.data            134                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu10.inst              2                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu10.data            132                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu11.inst              1                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu11.data            132                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu12.inst              1                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu12.data            132                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu13.data            132                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu14.inst              2                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu14.data            133                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu15.inst              1                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu15.data            133                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                7066                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks            16                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total                 16                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu00.inst         21320825                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu00.data        193814004                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu01.inst           813445                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu01.data          6079432                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu02.data          5694116                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu03.inst           299690                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu03.data          5694116                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu04.inst            42813                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu04.data          5651303                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu05.inst           171252                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu05.data          5694116                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu06.data          5651303                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu07.inst           128439                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu07.data          5736929                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu08.data          5651303                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu09.inst            42813                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu09.data          5736929                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu10.inst            85626                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu10.data          5651303                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu11.inst            42813                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu11.data          5651303                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu12.inst            42813                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu12.data          5651303                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu13.data          5651303                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu14.inst            85626                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu14.data          5694116                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu15.inst            42813                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu15.data          5694116                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             302515960                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu00.inst     21320825                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu01.inst       813445                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu03.inst       299690                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu04.inst        42813                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu05.inst       171252                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu07.inst       128439                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu09.inst        42813                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu10.inst        85626                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu11.inst        42813                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu12.inst        42813                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu14.inst        85626                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu15.inst        42813                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         23118967                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks          685006                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total               685006                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks          685006                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu00.inst        21320825                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu00.data       193814004                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu01.inst          813445                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu01.data         6079432                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu02.data         5694116                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu03.inst          299690                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu03.data         5694116                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu04.inst           42813                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu04.data         5651303                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu05.inst          171252                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu05.data         5694116                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu06.data         5651303                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu07.inst          128439                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu07.data         5736929                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu08.data         5651303                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu09.inst           42813                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu09.data         5736929                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu10.inst           85626                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu10.data         5651303                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu11.inst           42813                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu11.data         5651303                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu12.inst           42813                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu12.data         5651303                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu13.data         5651303                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu14.inst           85626                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu14.data         5694116                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu15.inst           42813                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu15.data         5694116                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            303200967                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                        7066                       # Number of read requests accepted
system.mem_ctrls.writeReqs                         16                       # Number of write requests accepted
system.mem_ctrls.readBursts                      7066                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                       16                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                 451456                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                     768                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  452224                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                 1024                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                     12                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            8                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               506                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               519                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               518                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               486                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               414                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               492                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               465                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               415                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               399                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               394                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              384                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              396                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              390                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              417                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              422                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              437                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                    1494837000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  7066                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                   16                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    3702                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    2833                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     356                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      95                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      28                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                      12                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                      11                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       7                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         2584                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    174.043344                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    91.539943                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   292.203056                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         2173     84.09%     84.09% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255           72      2.79%     86.88% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           33      1.28%     88.16% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           14      0.54%     88.70% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           11      0.43%     89.13% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           14      0.54%     89.67% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           10      0.39%     90.05% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023            7      0.27%     90.33% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          250      9.67%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         2584                       # Bytes accessed per row activation
system.mem_ctrls.totQLat                     74457750                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat               206720250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                   35270000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     10555.39                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                29305.39                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       302.00                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    302.52                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.69                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         2.36                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     2.36                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.37                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       9.45                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                     4459                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 63.21                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                 0.00                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     211075.54                       # Average gap between requests
system.mem_ctrls.pageHitRate                    63.07                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                 10508400                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                  5733750                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                29624400                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy             97134960                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy            564157215                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy            397585500                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy             1104744225                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            742.718272                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE    657670750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF      49660000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT     781071250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy                  8973720                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                  4896375                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                24983400                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy             97134960                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy            492755310                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy            460210500                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy             1088954265                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            732.109468                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE    766837500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF      49660000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT     676319000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu00.branchPred.lookups                177810                       # Number of BP lookups
system.cpu00.branchPred.condPredicted          175401                       # Number of conditional branches predicted
system.cpu00.branchPred.condIncorrect            2244                       # Number of conditional branches incorrect
system.cpu00.branchPred.BTBLookups             175352                       # Number of BTB lookups
system.cpu00.branchPred.BTBHits                172178                       # Number of BTB hits
system.cpu00.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu00.branchPred.BTBHitPct           98.189927                       # BTB Hit Percentage
system.cpu00.branchPred.usedRAS                   935                       # Number of times the RAS was used to get a target.
system.cpu00.branchPred.RASInCorrect               12                       # Number of incorrect RAS predictions.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu00.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu00.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu00.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu00.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu00.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu00.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu00.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu00.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu00.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu00.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu00.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu00.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu00.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu00.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu00.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu00.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu00.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu00.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu00.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu00.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu00.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu00.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu00.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu00.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu00.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu00.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu00.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu00.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu00.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu00.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu00.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu00.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu00.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu00.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu00.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu00.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu00.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu00.dtb.inst_hits                          0                       # ITB inst hits
system.cpu00.dtb.inst_misses                        0                       # ITB inst misses
system.cpu00.dtb.read_hits                          0                       # DTB read hits
system.cpu00.dtb.read_misses                        0                       # DTB read misses
system.cpu00.dtb.write_hits                         0                       # DTB write hits
system.cpu00.dtb.write_misses                       0                       # DTB write misses
system.cpu00.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu00.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu00.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu00.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu00.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu00.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu00.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu00.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu00.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu00.dtb.read_accesses                      0                       # DTB read accesses
system.cpu00.dtb.write_accesses                     0                       # DTB write accesses
system.cpu00.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu00.dtb.hits                               0                       # DTB hits
system.cpu00.dtb.misses                             0                       # DTB misses
system.cpu00.dtb.accesses                           0                       # DTB accesses
system.cpu00.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu00.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu00.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu00.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu00.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu00.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu00.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu00.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu00.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu00.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu00.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu00.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu00.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu00.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu00.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu00.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu00.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu00.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu00.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu00.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu00.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu00.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu00.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu00.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu00.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu00.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu00.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu00.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu00.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu00.itb.walker.walks                       0                       # Table walker walks requested
system.cpu00.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu00.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu00.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu00.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu00.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu00.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu00.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu00.itb.inst_hits                          0                       # ITB inst hits
system.cpu00.itb.inst_misses                        0                       # ITB inst misses
system.cpu00.itb.read_hits                          0                       # DTB read hits
system.cpu00.itb.read_misses                        0                       # DTB read misses
system.cpu00.itb.write_hits                         0                       # DTB write hits
system.cpu00.itb.write_misses                       0                       # DTB write misses
system.cpu00.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu00.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu00.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu00.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu00.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu00.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu00.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu00.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu00.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu00.itb.read_accesses                      0                       # DTB read accesses
system.cpu00.itb.write_accesses                     0                       # DTB write accesses
system.cpu00.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu00.itb.hits                               0                       # DTB hits
system.cpu00.itb.misses                             0                       # DTB misses
system.cpu00.itb.accesses                           0                       # DTB accesses
system.cpu00.workload.num_syscalls               8335                       # Number of system calls
system.cpu00.numCycles                        2989754                       # number of cpu cycles simulated
system.cpu00.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu00.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu00.fetch.icacheStallCycles           324192                       # Number of cycles fetch is stalled on an Icache miss
system.cpu00.fetch.Insts                      2412200                       # Number of instructions fetch has processed
system.cpu00.fetch.Branches                    177810                       # Number of branches that fetch encountered
system.cpu00.fetch.predictedBranches           173113                       # Number of branches that fetch has predicted taken
system.cpu00.fetch.Cycles                     2621831                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu00.fetch.SquashCycles                  4685                       # Number of cycles fetch has spent squashing
system.cpu00.fetch.MiscStallCycles                  1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu00.fetch.PendingTrapStallCycles            5                       # Number of stall cycles due to pending traps
system.cpu00.fetch.CacheLines                  310007                       # Number of cache lines fetched
system.cpu00.fetch.IcacheSquashes                 685                       # Number of outstanding Icache misses that were squashed
system.cpu00.fetch.rateDist::samples          2948371                       # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::mean            0.821198                       # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::stdev           2.083713                       # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::0                2464036     83.57%     83.57% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::1                  52333      1.77%     85.35% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::2                  55138      1.87%     87.22% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::3                  35282      1.20%     88.41% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::4                  54577      1.85%     90.27% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::5                  44067      1.49%     91.76% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::6                  58700      1.99%     93.75% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::7                 112005      3.80%     97.55% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::8                  72233      2.45%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::total            2948371                       # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.branchRate                0.059473                       # Number of branch fetches per cycle
system.cpu00.fetch.rate                      0.806822                       # Number of inst fetches per cycle
system.cpu00.decode.IdleCycles                 125520                       # Number of cycles decode is idle
system.cpu00.decode.BlockedCycles             2510520                       # Number of cycles decode is blocked
system.cpu00.decode.RunCycles                   68051                       # Number of cycles decode is running
system.cpu00.decode.UnblockCycles              242246                       # Number of cycles decode is unblocking
system.cpu00.decode.SquashCycles                 2034                       # Number of cycles decode is squashing
system.cpu00.decode.BranchResolved               1006                       # Number of times decode resolved a branch
system.cpu00.decode.BranchMispred                 324                       # Number of times decode detected a branch misprediction
system.cpu00.decode.DecodedInsts              2366562                       # Number of instructions handled by decode
system.cpu00.decode.SquashedInsts                1127                       # Number of squashed instructions handled by decode
system.cpu00.rename.SquashCycles                 2034                       # Number of cycles rename is squashing
system.cpu00.rename.IdleCycles                 178804                       # Number of cycles rename is idle
system.cpu00.rename.BlockCycles               1278741                       # Number of cycles rename is blocking
system.cpu00.rename.serializeStallCycles        16196                       # count of cycles rename stalled for serializing inst
system.cpu00.rename.RunCycles                  222874                       # Number of cycles rename is running
system.cpu00.rename.UnblockCycles             1249722                       # Number of cycles rename is unblocking
system.cpu00.rename.RenamedInsts              2356413                       # Number of instructions processed by rename
system.cpu00.rename.ROBFullEvents                  17                       # Number of times rename has blocked due to ROB full
system.cpu00.rename.IQFullEvents               928473                       # Number of times rename has blocked due to IQ full
system.cpu00.rename.LQFullEvents                38160                       # Number of times rename has blocked due to LQ full
system.cpu00.rename.SQFullEvents               255384                       # Number of times rename has blocked due to SQ full
system.cpu00.rename.RenamedOperands           2981442                       # Number of destination operands rename has renamed
system.cpu00.rename.RenameLookups            11567476                       # Number of register rename lookups that rename has made
system.cpu00.rename.int_rename_lookups        3881118                       # Number of integer rename lookups
system.cpu00.rename.fp_rename_lookups              22                       # Number of floating rename lookups
system.cpu00.rename.CommittedMaps             2955051                       # Number of HB maps that are committed
system.cpu00.rename.UndoneMaps                  26391                       # Number of HB maps that are undone due to squashing
system.cpu00.rename.serializingInsts              159                       # count of serializing insts renamed
system.cpu00.rename.tempSerializingInsts          159                       # count of temporary serializing insts renamed
system.cpu00.rename.skidInsts                 1478312                       # count of insts added to the skid buffer
system.cpu00.memDep0.insertedLoads             535555                       # Number of loads inserted to the mem dependence unit.
system.cpu00.memDep0.insertedStores             74653                       # Number of stores inserted to the mem dependence unit.
system.cpu00.memDep0.conflictingLoads            2638                       # Number of conflicting loads.
system.cpu00.memDep0.conflictingStores            742                       # Number of conflicting stores.
system.cpu00.iq.iqInstsAdded                  2348379                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu00.iq.iqNonSpecInstsAdded               299                       # Number of non-speculative instructions added to the IQ
system.cpu00.iq.iqInstsIssued                 4115784                       # Number of instructions issued
system.cpu00.iq.iqSquashedInstsIssued             332                       # Number of squashed instructions issued
system.cpu00.iq.iqSquashedInstsExamined         16504                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu00.iq.iqSquashedOperandsExamined        40367                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu00.iq.iqSquashedNonSpecRemoved           79                       # Number of squashed non-spec instructions that were removed
system.cpu00.iq.issued_per_cycle::samples      2948371                       # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::mean       1.395952                       # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::stdev      1.781690                       # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::0           1376061     46.67%     46.67% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::1            625691     21.22%     67.89% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::2            218411      7.41%     75.30% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::3            203934      6.92%     82.22% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::4            272477      9.24%     91.46% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::5            196040      6.65%     98.11% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::6             30704      1.04%     99.15% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::7             13287      0.45%     99.60% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::8             11766      0.40%    100.00% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::total       2948371                       # Number of insts issued each cycle
system.cpu00.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu00.iq.fu_full::IntAlu                   172      0.04%      0.04% # attempts to use FU when none available
system.cpu00.iq.fu_full::IntMult                  290      0.08%      0.12% # attempts to use FU when none available
system.cpu00.iq.fu_full::IntDiv                     0      0.00%      0.12% # attempts to use FU when none available
system.cpu00.iq.fu_full::FloatAdd                   0      0.00%      0.12% # attempts to use FU when none available
system.cpu00.iq.fu_full::FloatCmp                   0      0.00%      0.12% # attempts to use FU when none available
system.cpu00.iq.fu_full::FloatCvt                   0      0.00%      0.12% # attempts to use FU when none available
system.cpu00.iq.fu_full::FloatMult                  0      0.00%      0.12% # attempts to use FU when none available
system.cpu00.iq.fu_full::FloatDiv                   0      0.00%      0.12% # attempts to use FU when none available
system.cpu00.iq.fu_full::FloatSqrt                  0      0.00%      0.12% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdAdd                    0      0.00%      0.12% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdAddAcc                 0      0.00%      0.12% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdAlu                    0      0.00%      0.12% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdCmp                    0      0.00%      0.12% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdCvt                    0      0.00%      0.12% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdMisc                   0      0.00%      0.12% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdMult                   0      0.00%      0.12% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdMultAcc                0      0.00%      0.12% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdShift                  0      0.00%      0.12% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdShiftAcc               0      0.00%      0.12% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdSqrt                   0      0.00%      0.12% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatAdd               0      0.00%      0.12% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatAlu               0      0.00%      0.12% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatCmp               0      0.00%      0.12% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatCvt               0      0.00%      0.12% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatDiv               0      0.00%      0.12% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatMisc              0      0.00%      0.12% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatMult              0      0.00%      0.12% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatMultAcc            0      0.00%      0.12% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatSqrt              0      0.00%      0.12% # attempts to use FU when none available
system.cpu00.iq.fu_full::MemRead               383257     99.81%     99.93% # attempts to use FU when none available
system.cpu00.iq.fu_full::MemWrite                 252      0.07%    100.00% # attempts to use FU when none available
system.cpu00.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu00.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu00.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu00.iq.FU_type_0::IntAlu             1307144     31.76%     31.76% # Type of FU issued
system.cpu00.iq.FU_type_0::IntMult             426411     10.36%     42.12% # Type of FU issued
system.cpu00.iq.FU_type_0::IntDiv                   0      0.00%     42.12% # Type of FU issued
system.cpu00.iq.FU_type_0::FloatAdd                 0      0.00%     42.12% # Type of FU issued
system.cpu00.iq.FU_type_0::FloatCmp                 0      0.00%     42.12% # Type of FU issued
system.cpu00.iq.FU_type_0::FloatCvt                 0      0.00%     42.12% # Type of FU issued
system.cpu00.iq.FU_type_0::FloatMult                0      0.00%     42.12% # Type of FU issued
system.cpu00.iq.FU_type_0::FloatDiv                 0      0.00%     42.12% # Type of FU issued
system.cpu00.iq.FU_type_0::FloatSqrt                0      0.00%     42.12% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdAdd                  0      0.00%     42.12% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdAddAcc               0      0.00%     42.12% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdAlu                  0      0.00%     42.12% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdCmp                  0      0.00%     42.12% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdCvt                  0      0.00%     42.12% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdMisc                 0      0.00%     42.12% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdMult                 0      0.00%     42.12% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdMultAcc              0      0.00%     42.12% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdShift                0      0.00%     42.12% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdShiftAcc             0      0.00%     42.12% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdSqrt                 0      0.00%     42.12% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatAdd             0      0.00%     42.12% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatAlu             0      0.00%     42.12% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatCmp             0      0.00%     42.12% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatCvt             0      0.00%     42.12% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatDiv             0      0.00%     42.12% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatMisc            3      0.00%     42.12% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatMult            0      0.00%     42.12% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     42.12% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatSqrt            0      0.00%     42.12% # Type of FU issued
system.cpu00.iq.FU_type_0::MemRead            2308544     56.09%     98.21% # Type of FU issued
system.cpu00.iq.FU_type_0::MemWrite             73682      1.79%    100.00% # Type of FU issued
system.cpu00.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu00.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu00.iq.FU_type_0::total              4115784                       # Type of FU issued
system.cpu00.iq.rate                         1.376630                       # Inst issue rate
system.cpu00.iq.fu_busy_cnt                    383971                       # FU busy when requested
system.cpu00.iq.fu_busy_rate                 0.093292                       # FU busy rate (busy events/executed inst)
system.cpu00.iq.int_inst_queue_reads         11564181                       # Number of integer instruction queue reads
system.cpu00.iq.int_inst_queue_writes         2365233                       # Number of integer instruction queue writes
system.cpu00.iq.int_inst_queue_wakeup_accesses      2338624                       # Number of integer instruction queue wakeup accesses
system.cpu00.iq.fp_inst_queue_reads                61                       # Number of floating instruction queue reads
system.cpu00.iq.fp_inst_queue_writes               28                       # Number of floating instruction queue writes
system.cpu00.iq.fp_inst_queue_wakeup_accesses           28                       # Number of floating instruction queue wakeup accesses
system.cpu00.iq.int_alu_accesses              4499722                       # Number of integer alu accesses
system.cpu00.iq.fp_alu_accesses                    33                       # Number of floating point alu accesses
system.cpu00.iew.lsq.thread0.forwLoads            137                       # Number of loads that had data forwarded from stores
system.cpu00.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu00.iew.lsq.thread0.squashedLoads         3426                       # Number of loads squashed
system.cpu00.iew.lsq.thread0.ignoredResponses            4                       # Number of memory responses ignored because the instruction is squashed
system.cpu00.iew.lsq.thread0.memOrderViolation           80                       # Number of memory ordering violations
system.cpu00.iew.lsq.thread0.squashedStores         1586                       # Number of stores squashed
system.cpu00.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu00.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu00.iew.lsq.thread0.rescheduledLoads          146                       # Number of loads that were rescheduled
system.cpu00.iew.lsq.thread0.cacheBlocked      1775823                       # Number of times an access to memory failed due to the cache being blocked
system.cpu00.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu00.iew.iewSquashCycles                 2034                       # Number of cycles IEW is squashing
system.cpu00.iew.iewBlockCycles                539856                       # Number of cycles IEW is blocking
system.cpu00.iew.iewUnblockCycles               49781                       # Number of cycles IEW is unblocking
system.cpu00.iew.iewDispatchedInsts           2348685                       # Number of instructions dispatched to IQ
system.cpu00.iew.iewDispSquashedInsts            1595                       # Number of squashed instructions skipped by dispatch
system.cpu00.iew.iewDispLoadInsts              535555                       # Number of dispatched load instructions
system.cpu00.iew.iewDispStoreInsts              74653                       # Number of dispatched store instructions
system.cpu00.iew.iewDispNonSpecInsts              149                       # Number of dispatched non-speculative instructions
system.cpu00.iew.iewIQFullEvents                11731                       # Number of times the IQ has become full, causing a stall
system.cpu00.iew.iewLSQFullEvents                1988                       # Number of times the LSQ has become full, causing a stall
system.cpu00.iew.memOrderViolationEvents           80                       # Number of memory order violations
system.cpu00.iew.predictedTakenIncorrect         1417                       # Number of branches that were predicted taken incorrectly
system.cpu00.iew.predictedNotTakenIncorrect          588                       # Number of branches that were predicted not taken incorrectly
system.cpu00.iew.branchMispredicts               2005                       # Number of branch mispredicts detected at execute
system.cpu00.iew.iewExecutedInsts             4113662                       # Number of executed instructions
system.cpu00.iew.iewExecLoadInsts             2307938                       # Number of load instructions executed
system.cpu00.iew.iewExecSquashedInsts            2122                       # Number of squashed instructions skipped in execute
system.cpu00.iew.exec_swp                           0                       # number of swp insts executed
system.cpu00.iew.exec_nop                           7                       # number of nop insts executed
system.cpu00.iew.exec_refs                    2381481                       # number of memory reference insts executed
system.cpu00.iew.exec_branches                 169913                       # Number of branches executed
system.cpu00.iew.exec_stores                    73543                       # Number of stores executed
system.cpu00.iew.exec_rate                   1.375920                       # Inst execution rate
system.cpu00.iew.wb_sent                      2338936                       # cumulative count of insts sent to commit
system.cpu00.iew.wb_count                     2338652                       # cumulative count of insts written-back
system.cpu00.iew.wb_producers                 1605464                       # num instructions producing a value
system.cpu00.iew.wb_consumers                 2346111                       # num instructions consuming a value
system.cpu00.iew.wb_penalized                       0                       # number of instrctions required to write to 'other' IQ
system.cpu00.iew.wb_rate                     0.782222                       # insts written-back per cycle
system.cpu00.iew.wb_fanout                   0.684309                       # average fanout of values written-back
system.cpu00.iew.wb_penalized_rate                  0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu00.commit.commitSquashedInsts         16548                       # The number of squashed insts skipped by commit
system.cpu00.commit.commitNonSpecStalls           220                       # The number of times commit has been forced to stall to communicate backwards
system.cpu00.commit.branchMispredicts            1936                       # The number of times a branch was mispredicted
system.cpu00.commit.committed_per_cycle::samples      2944808                       # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::mean     0.791961                       # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::stdev     1.577846                       # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::0      2016044     68.46%     68.46% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::1       358990     12.19%     80.65% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::2       267640      9.09%     89.74% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::3       116114      3.94%     93.68% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::4         6409      0.22%     93.90% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::5       109649      3.72%     97.62% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::6        21345      0.72%     98.35% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::7         1325      0.04%     98.39% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::8        47292      1.61%    100.00% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::total      2944808                       # Number of insts commited each cycle
system.cpu00.commit.committedInsts            2326849                       # Number of instructions committed
system.cpu00.commit.committedOps              2332174                       # Number of ops (including micro ops) committed
system.cpu00.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu00.commit.refs                       605196                       # Number of memory references committed
system.cpu00.commit.loads                      532129                       # Number of loads committed
system.cpu00.commit.membars                       115                       # Number of memory barriers committed
system.cpu00.commit.branches                   168917                       # Number of branches committed
system.cpu00.commit.fp_insts                       28                       # Number of committed floating point instructions.
system.cpu00.commit.int_insts                 2163874                       # Number of committed integer instructions.
system.cpu00.commit.function_calls                348                       # Number of function calls committed.
system.cpu00.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu00.commit.op_class_0::IntAlu        1300948     55.78%     55.78% # Class of committed instruction
system.cpu00.commit.op_class_0::IntMult        426027     18.27%     74.05% # Class of committed instruction
system.cpu00.commit.op_class_0::IntDiv              0      0.00%     74.05% # Class of committed instruction
system.cpu00.commit.op_class_0::FloatAdd            0      0.00%     74.05% # Class of committed instruction
system.cpu00.commit.op_class_0::FloatCmp            0      0.00%     74.05% # Class of committed instruction
system.cpu00.commit.op_class_0::FloatCvt            0      0.00%     74.05% # Class of committed instruction
system.cpu00.commit.op_class_0::FloatMult            0      0.00%     74.05% # Class of committed instruction
system.cpu00.commit.op_class_0::FloatDiv            0      0.00%     74.05% # Class of committed instruction
system.cpu00.commit.op_class_0::FloatSqrt            0      0.00%     74.05% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdAdd             0      0.00%     74.05% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdAddAcc            0      0.00%     74.05% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdAlu             0      0.00%     74.05% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdCmp             0      0.00%     74.05% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdCvt             0      0.00%     74.05% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdMisc            0      0.00%     74.05% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdMult            0      0.00%     74.05% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdMultAcc            0      0.00%     74.05% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdShift            0      0.00%     74.05% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdShiftAcc            0      0.00%     74.05% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdSqrt            0      0.00%     74.05% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatAdd            0      0.00%     74.05% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatAlu            0      0.00%     74.05% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatCmp            0      0.00%     74.05% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatCvt            0      0.00%     74.05% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatDiv            0      0.00%     74.05% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatMisc            3      0.00%     74.05% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatMult            0      0.00%     74.05% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatMultAcc            0      0.00%     74.05% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatSqrt            0      0.00%     74.05% # Class of committed instruction
system.cpu00.commit.op_class_0::MemRead        532129     22.82%     96.87% # Class of committed instruction
system.cpu00.commit.op_class_0::MemWrite        73067      3.13%    100.00% # Class of committed instruction
system.cpu00.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu00.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu00.commit.op_class_0::total         2332174                       # Class of committed instruction
system.cpu00.commit.bw_lim_events               47292                       # number cycles where commit BW limit reached
system.cpu00.rob.rob_reads                    5245600                       # The number of ROB reads
system.cpu00.rob.rob_writes                   4701019                       # The number of ROB writes
system.cpu00.timesIdled                           416                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu00.idleCycles                         41383                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu00.committedInsts                   2326849                       # Number of Instructions Simulated
system.cpu00.committedOps                     2332174                       # Number of Ops (including micro ops) Simulated
system.cpu00.cpi                             1.284894                       # CPI: Cycles Per Instruction
system.cpu00.cpi_total                       1.284894                       # CPI: Total CPI of All Threads
system.cpu00.ipc                             0.778274                       # IPC: Instructions Per Cycle
system.cpu00.ipc_total                       0.778274                       # IPC: Total IPC of All Threads
system.cpu00.int_regfile_reads                6010349                       # number of integer regfile reads
system.cpu00.int_regfile_writes               2058531                       # number of integer regfile writes
system.cpu00.fp_regfile_reads                    2422                       # number of floating regfile reads
system.cpu00.fp_regfile_writes                      6                       # number of floating regfile writes
system.cpu00.cc_regfile_reads                13940673                       # number of cc regfile reads
system.cpu00.cc_regfile_writes                 903943                       # number of cc regfile writes
system.cpu00.misc_regfile_reads                624076                       # number of misc regfile reads
system.cpu00.misc_regfile_writes                  112                       # number of misc regfile writes
system.cpu00.dcache.tags.replacements          136988                       # number of replacements
system.cpu00.dcache.tags.tagsinuse         995.748732                       # Cycle average of tags in use
system.cpu00.dcache.tags.total_refs            270383                       # Total number of references to valid blocks.
system.cpu00.dcache.tags.sampled_refs          138012                       # Sample count of references to valid blocks.
system.cpu00.dcache.tags.avg_refs            1.959127                       # Average number of references to valid blocks.
system.cpu00.dcache.tags.warmup_cycle        72131250                       # Cycle when the warmup percentage was hit.
system.cpu00.dcache.tags.occ_blocks::cpu00.data   995.748732                       # Average occupied blocks per requestor
system.cpu00.dcache.tags.occ_percent::cpu00.data     0.972411                       # Average percentage of cache occupancy
system.cpu00.dcache.tags.occ_percent::total     0.972411                       # Average percentage of cache occupancy
system.cpu00.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu00.dcache.tags.age_task_id_blocks_1024::0          238                       # Occupied blocks per task id
system.cpu00.dcache.tags.age_task_id_blocks_1024::1          786                       # Occupied blocks per task id
system.cpu00.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu00.dcache.tags.tag_accesses         1351387                       # Number of tag accesses
system.cpu00.dcache.tags.data_accesses        1351387                       # Number of data accesses
system.cpu00.dcache.ReadReq_hits::cpu00.data       266721                       # number of ReadReq hits
system.cpu00.dcache.ReadReq_hits::total        266721                       # number of ReadReq hits
system.cpu00.dcache.WriteReq_hits::cpu00.data         3541                       # number of WriteReq hits
system.cpu00.dcache.WriteReq_hits::total         3541                       # number of WriteReq hits
system.cpu00.dcache.SoftPFReq_hits::cpu00.data            5                       # number of SoftPFReq hits
system.cpu00.dcache.SoftPFReq_hits::total            5                       # number of SoftPFReq hits
system.cpu00.dcache.LoadLockedReq_hits::cpu00.data           49                       # number of LoadLockedReq hits
system.cpu00.dcache.LoadLockedReq_hits::total           49                       # number of LoadLockedReq hits
system.cpu00.dcache.StoreCondReq_hits::cpu00.data           52                       # number of StoreCondReq hits
system.cpu00.dcache.StoreCondReq_hits::total           52                       # number of StoreCondReq hits
system.cpu00.dcache.demand_hits::cpu00.data       270262                       # number of demand (read+write) hits
system.cpu00.dcache.demand_hits::total         270262                       # number of demand (read+write) hits
system.cpu00.dcache.overall_hits::cpu00.data       270267                       # number of overall hits
system.cpu00.dcache.overall_hits::total        270267                       # number of overall hits
system.cpu00.dcache.ReadReq_misses::cpu00.data       266889                       # number of ReadReq misses
system.cpu00.dcache.ReadReq_misses::total       266889                       # number of ReadReq misses
system.cpu00.dcache.WriteReq_misses::cpu00.data        69412                       # number of WriteReq misses
system.cpu00.dcache.WriteReq_misses::total        69412                       # number of WriteReq misses
system.cpu00.dcache.SoftPFReq_misses::cpu00.data            1                       # number of SoftPFReq misses
system.cpu00.dcache.SoftPFReq_misses::total            1                       # number of SoftPFReq misses
system.cpu00.dcache.LoadLockedReq_misses::cpu00.data            5                       # number of LoadLockedReq misses
system.cpu00.dcache.LoadLockedReq_misses::total            5                       # number of LoadLockedReq misses
system.cpu00.dcache.StoreCondReq_misses::cpu00.data            2                       # number of StoreCondReq misses
system.cpu00.dcache.StoreCondReq_misses::total            2                       # number of StoreCondReq misses
system.cpu00.dcache.demand_misses::cpu00.data       336301                       # number of demand (read+write) misses
system.cpu00.dcache.demand_misses::total       336301                       # number of demand (read+write) misses
system.cpu00.dcache.overall_misses::cpu00.data       336302                       # number of overall misses
system.cpu00.dcache.overall_misses::total       336302                       # number of overall misses
system.cpu00.dcache.ReadReq_miss_latency::cpu00.data   8830961635                       # number of ReadReq miss cycles
system.cpu00.dcache.ReadReq_miss_latency::total   8830961635                       # number of ReadReq miss cycles
system.cpu00.dcache.WriteReq_miss_latency::cpu00.data   4847625699                       # number of WriteReq miss cycles
system.cpu00.dcache.WriteReq_miss_latency::total   4847625699                       # number of WriteReq miss cycles
system.cpu00.dcache.LoadLockedReq_miss_latency::cpu00.data       193000                       # number of LoadLockedReq miss cycles
system.cpu00.dcache.LoadLockedReq_miss_latency::total       193000                       # number of LoadLockedReq miss cycles
system.cpu00.dcache.StoreCondReq_miss_latency::cpu00.data         8000                       # number of StoreCondReq miss cycles
system.cpu00.dcache.StoreCondReq_miss_latency::total         8000                       # number of StoreCondReq miss cycles
system.cpu00.dcache.demand_miss_latency::cpu00.data  13678587334                       # number of demand (read+write) miss cycles
system.cpu00.dcache.demand_miss_latency::total  13678587334                       # number of demand (read+write) miss cycles
system.cpu00.dcache.overall_miss_latency::cpu00.data  13678587334                       # number of overall miss cycles
system.cpu00.dcache.overall_miss_latency::total  13678587334                       # number of overall miss cycles
system.cpu00.dcache.ReadReq_accesses::cpu00.data       533610                       # number of ReadReq accesses(hits+misses)
system.cpu00.dcache.ReadReq_accesses::total       533610                       # number of ReadReq accesses(hits+misses)
system.cpu00.dcache.WriteReq_accesses::cpu00.data        72953                       # number of WriteReq accesses(hits+misses)
system.cpu00.dcache.WriteReq_accesses::total        72953                       # number of WriteReq accesses(hits+misses)
system.cpu00.dcache.SoftPFReq_accesses::cpu00.data            6                       # number of SoftPFReq accesses(hits+misses)
system.cpu00.dcache.SoftPFReq_accesses::total            6                       # number of SoftPFReq accesses(hits+misses)
system.cpu00.dcache.LoadLockedReq_accesses::cpu00.data           54                       # number of LoadLockedReq accesses(hits+misses)
system.cpu00.dcache.LoadLockedReq_accesses::total           54                       # number of LoadLockedReq accesses(hits+misses)
system.cpu00.dcache.StoreCondReq_accesses::cpu00.data           54                       # number of StoreCondReq accesses(hits+misses)
system.cpu00.dcache.StoreCondReq_accesses::total           54                       # number of StoreCondReq accesses(hits+misses)
system.cpu00.dcache.demand_accesses::cpu00.data       606563                       # number of demand (read+write) accesses
system.cpu00.dcache.demand_accesses::total       606563                       # number of demand (read+write) accesses
system.cpu00.dcache.overall_accesses::cpu00.data       606569                       # number of overall (read+write) accesses
system.cpu00.dcache.overall_accesses::total       606569                       # number of overall (read+write) accesses
system.cpu00.dcache.ReadReq_miss_rate::cpu00.data     0.500157                       # miss rate for ReadReq accesses
system.cpu00.dcache.ReadReq_miss_rate::total     0.500157                       # miss rate for ReadReq accesses
system.cpu00.dcache.WriteReq_miss_rate::cpu00.data     0.951462                       # miss rate for WriteReq accesses
system.cpu00.dcache.WriteReq_miss_rate::total     0.951462                       # miss rate for WriteReq accesses
system.cpu00.dcache.SoftPFReq_miss_rate::cpu00.data     0.166667                       # miss rate for SoftPFReq accesses
system.cpu00.dcache.SoftPFReq_miss_rate::total     0.166667                       # miss rate for SoftPFReq accesses
system.cpu00.dcache.LoadLockedReq_miss_rate::cpu00.data     0.092593                       # miss rate for LoadLockedReq accesses
system.cpu00.dcache.LoadLockedReq_miss_rate::total     0.092593                       # miss rate for LoadLockedReq accesses
system.cpu00.dcache.StoreCondReq_miss_rate::cpu00.data     0.037037                       # miss rate for StoreCondReq accesses
system.cpu00.dcache.StoreCondReq_miss_rate::total     0.037037                       # miss rate for StoreCondReq accesses
system.cpu00.dcache.demand_miss_rate::cpu00.data     0.554437                       # miss rate for demand accesses
system.cpu00.dcache.demand_miss_rate::total     0.554437                       # miss rate for demand accesses
system.cpu00.dcache.overall_miss_rate::cpu00.data     0.554433                       # miss rate for overall accesses
system.cpu00.dcache.overall_miss_rate::total     0.554433                       # miss rate for overall accesses
system.cpu00.dcache.ReadReq_avg_miss_latency::cpu00.data 33088.518579                       # average ReadReq miss latency
system.cpu00.dcache.ReadReq_avg_miss_latency::total 33088.518579                       # average ReadReq miss latency
system.cpu00.dcache.WriteReq_avg_miss_latency::cpu00.data 69838.438584                       # average WriteReq miss latency
system.cpu00.dcache.WriteReq_avg_miss_latency::total 69838.438584                       # average WriteReq miss latency
system.cpu00.dcache.LoadLockedReq_avg_miss_latency::cpu00.data        38600                       # average LoadLockedReq miss latency
system.cpu00.dcache.LoadLockedReq_avg_miss_latency::total        38600                       # average LoadLockedReq miss latency
system.cpu00.dcache.StoreCondReq_avg_miss_latency::cpu00.data         4000                       # average StoreCondReq miss latency
system.cpu00.dcache.StoreCondReq_avg_miss_latency::total         4000                       # average StoreCondReq miss latency
system.cpu00.dcache.demand_avg_miss_latency::cpu00.data 40673.644545                       # average overall miss latency
system.cpu00.dcache.demand_avg_miss_latency::total 40673.644545                       # average overall miss latency
system.cpu00.dcache.overall_avg_miss_latency::cpu00.data 40673.523601                       # average overall miss latency
system.cpu00.dcache.overall_avg_miss_latency::total 40673.523601                       # average overall miss latency
system.cpu00.dcache.blocked_cycles::no_mshrs      2017758                       # number of cycles access was blocked
system.cpu00.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu00.dcache.blocked::no_mshrs          130092                       # number of cycles access was blocked
system.cpu00.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu00.dcache.avg_blocked_cycles::no_mshrs    15.510239                       # average number of cycles each access was blocked
system.cpu00.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu00.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu00.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu00.dcache.writebacks::writebacks        34816                       # number of writebacks
system.cpu00.dcache.writebacks::total           34816                       # number of writebacks
system.cpu00.dcache.ReadReq_mshr_hits::cpu00.data       134188                       # number of ReadReq MSHR hits
system.cpu00.dcache.ReadReq_mshr_hits::total       134188                       # number of ReadReq MSHR hits
system.cpu00.dcache.WriteReq_mshr_hits::cpu00.data        64079                       # number of WriteReq MSHR hits
system.cpu00.dcache.WriteReq_mshr_hits::total        64079                       # number of WriteReq MSHR hits
system.cpu00.dcache.demand_mshr_hits::cpu00.data       198267                       # number of demand (read+write) MSHR hits
system.cpu00.dcache.demand_mshr_hits::total       198267                       # number of demand (read+write) MSHR hits
system.cpu00.dcache.overall_mshr_hits::cpu00.data       198267                       # number of overall MSHR hits
system.cpu00.dcache.overall_mshr_hits::total       198267                       # number of overall MSHR hits
system.cpu00.dcache.ReadReq_mshr_misses::cpu00.data       132701                       # number of ReadReq MSHR misses
system.cpu00.dcache.ReadReq_mshr_misses::total       132701                       # number of ReadReq MSHR misses
system.cpu00.dcache.WriteReq_mshr_misses::cpu00.data         5333                       # number of WriteReq MSHR misses
system.cpu00.dcache.WriteReq_mshr_misses::total         5333                       # number of WriteReq MSHR misses
system.cpu00.dcache.SoftPFReq_mshr_misses::cpu00.data            1                       # number of SoftPFReq MSHR misses
system.cpu00.dcache.SoftPFReq_mshr_misses::total            1                       # number of SoftPFReq MSHR misses
system.cpu00.dcache.LoadLockedReq_mshr_misses::cpu00.data            5                       # number of LoadLockedReq MSHR misses
system.cpu00.dcache.LoadLockedReq_mshr_misses::total            5                       # number of LoadLockedReq MSHR misses
system.cpu00.dcache.StoreCondReq_mshr_misses::cpu00.data            2                       # number of StoreCondReq MSHR misses
system.cpu00.dcache.StoreCondReq_mshr_misses::total            2                       # number of StoreCondReq MSHR misses
system.cpu00.dcache.demand_mshr_misses::cpu00.data       138034                       # number of demand (read+write) MSHR misses
system.cpu00.dcache.demand_mshr_misses::total       138034                       # number of demand (read+write) MSHR misses
system.cpu00.dcache.overall_mshr_misses::cpu00.data       138035                       # number of overall MSHR misses
system.cpu00.dcache.overall_mshr_misses::total       138035                       # number of overall MSHR misses
system.cpu00.dcache.ReadReq_mshr_miss_latency::cpu00.data   4800726670                       # number of ReadReq MSHR miss cycles
system.cpu00.dcache.ReadReq_mshr_miss_latency::total   4800726670                       # number of ReadReq MSHR miss cycles
system.cpu00.dcache.WriteReq_mshr_miss_latency::cpu00.data    371116395                       # number of WriteReq MSHR miss cycles
system.cpu00.dcache.WriteReq_mshr_miss_latency::total    371116395                       # number of WriteReq MSHR miss cycles
system.cpu00.dcache.SoftPFReq_mshr_miss_latency::cpu00.data        76250                       # number of SoftPFReq MSHR miss cycles
system.cpu00.dcache.SoftPFReq_mshr_miss_latency::total        76250                       # number of SoftPFReq MSHR miss cycles
system.cpu00.dcache.LoadLockedReq_mshr_miss_latency::cpu00.data       184500                       # number of LoadLockedReq MSHR miss cycles
system.cpu00.dcache.LoadLockedReq_mshr_miss_latency::total       184500                       # number of LoadLockedReq MSHR miss cycles
system.cpu00.dcache.StoreCondReq_mshr_miss_latency::cpu00.data         5000                       # number of StoreCondReq MSHR miss cycles
system.cpu00.dcache.StoreCondReq_mshr_miss_latency::total         5000                       # number of StoreCondReq MSHR miss cycles
system.cpu00.dcache.demand_mshr_miss_latency::cpu00.data   5171843065                       # number of demand (read+write) MSHR miss cycles
system.cpu00.dcache.demand_mshr_miss_latency::total   5171843065                       # number of demand (read+write) MSHR miss cycles
system.cpu00.dcache.overall_mshr_miss_latency::cpu00.data   5171919315                       # number of overall MSHR miss cycles
system.cpu00.dcache.overall_mshr_miss_latency::total   5171919315                       # number of overall MSHR miss cycles
system.cpu00.dcache.ReadReq_mshr_miss_rate::cpu00.data     0.248685                       # mshr miss rate for ReadReq accesses
system.cpu00.dcache.ReadReq_mshr_miss_rate::total     0.248685                       # mshr miss rate for ReadReq accesses
system.cpu00.dcache.WriteReq_mshr_miss_rate::cpu00.data     0.073102                       # mshr miss rate for WriteReq accesses
system.cpu00.dcache.WriteReq_mshr_miss_rate::total     0.073102                       # mshr miss rate for WriteReq accesses
system.cpu00.dcache.SoftPFReq_mshr_miss_rate::cpu00.data     0.166667                       # mshr miss rate for SoftPFReq accesses
system.cpu00.dcache.SoftPFReq_mshr_miss_rate::total     0.166667                       # mshr miss rate for SoftPFReq accesses
system.cpu00.dcache.LoadLockedReq_mshr_miss_rate::cpu00.data     0.092593                       # mshr miss rate for LoadLockedReq accesses
system.cpu00.dcache.LoadLockedReq_mshr_miss_rate::total     0.092593                       # mshr miss rate for LoadLockedReq accesses
system.cpu00.dcache.StoreCondReq_mshr_miss_rate::cpu00.data     0.037037                       # mshr miss rate for StoreCondReq accesses
system.cpu00.dcache.StoreCondReq_mshr_miss_rate::total     0.037037                       # mshr miss rate for StoreCondReq accesses
system.cpu00.dcache.demand_mshr_miss_rate::cpu00.data     0.227567                       # mshr miss rate for demand accesses
system.cpu00.dcache.demand_mshr_miss_rate::total     0.227567                       # mshr miss rate for demand accesses
system.cpu00.dcache.overall_mshr_miss_rate::cpu00.data     0.227567                       # mshr miss rate for overall accesses
system.cpu00.dcache.overall_mshr_miss_rate::total     0.227567                       # mshr miss rate for overall accesses
system.cpu00.dcache.ReadReq_avg_mshr_miss_latency::cpu00.data 36177.019540                       # average ReadReq mshr miss latency
system.cpu00.dcache.ReadReq_avg_mshr_miss_latency::total 36177.019540                       # average ReadReq mshr miss latency
system.cpu00.dcache.WriteReq_avg_mshr_miss_latency::cpu00.data 69588.673355                       # average WriteReq mshr miss latency
system.cpu00.dcache.WriteReq_avg_mshr_miss_latency::total 69588.673355                       # average WriteReq mshr miss latency
system.cpu00.dcache.SoftPFReq_avg_mshr_miss_latency::cpu00.data        76250                       # average SoftPFReq mshr miss latency
system.cpu00.dcache.SoftPFReq_avg_mshr_miss_latency::total        76250                       # average SoftPFReq mshr miss latency
system.cpu00.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu00.data        36900                       # average LoadLockedReq mshr miss latency
system.cpu00.dcache.LoadLockedReq_avg_mshr_miss_latency::total        36900                       # average LoadLockedReq mshr miss latency
system.cpu00.dcache.StoreCondReq_avg_mshr_miss_latency::cpu00.data         2500                       # average StoreCondReq mshr miss latency
system.cpu00.dcache.StoreCondReq_avg_mshr_miss_latency::total         2500                       # average StoreCondReq mshr miss latency
system.cpu00.dcache.demand_avg_mshr_miss_latency::cpu00.data 37467.892440                       # average overall mshr miss latency
system.cpu00.dcache.demand_avg_mshr_miss_latency::total 37467.892440                       # average overall mshr miss latency
system.cpu00.dcache.overall_avg_mshr_miss_latency::cpu00.data 37468.173398                       # average overall mshr miss latency
system.cpu00.dcache.overall_avg_mshr_miss_latency::total 37468.173398                       # average overall mshr miss latency
system.cpu00.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu00.icache.tags.replacements             234                       # number of replacements
system.cpu00.icache.tags.tagsinuse         347.424604                       # Cycle average of tags in use
system.cpu00.icache.tags.total_refs            309202                       # Total number of references to valid blocks.
system.cpu00.icache.tags.sampled_refs             614                       # Sample count of references to valid blocks.
system.cpu00.icache.tags.avg_refs          503.586319                       # Average number of references to valid blocks.
system.cpu00.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu00.icache.tags.occ_blocks::cpu00.inst   347.424604                       # Average occupied blocks per requestor
system.cpu00.icache.tags.occ_percent::cpu00.inst     0.678564                       # Average percentage of cache occupancy
system.cpu00.icache.tags.occ_percent::total     0.678564                       # Average percentage of cache occupancy
system.cpu00.icache.tags.occ_task_id_blocks::1024          380                       # Occupied blocks per task id
system.cpu00.icache.tags.age_task_id_blocks_1024::0           61                       # Occupied blocks per task id
system.cpu00.icache.tags.age_task_id_blocks_1024::3          319                       # Occupied blocks per task id
system.cpu00.icache.tags.occ_task_id_percent::1024     0.742188                       # Percentage of cache occupancy per task id
system.cpu00.icache.tags.tag_accesses          620628                       # Number of tag accesses
system.cpu00.icache.tags.data_accesses         620628                       # Number of data accesses
system.cpu00.icache.ReadReq_hits::cpu00.inst       309202                       # number of ReadReq hits
system.cpu00.icache.ReadReq_hits::total        309202                       # number of ReadReq hits
system.cpu00.icache.demand_hits::cpu00.inst       309202                       # number of demand (read+write) hits
system.cpu00.icache.demand_hits::total         309202                       # number of demand (read+write) hits
system.cpu00.icache.overall_hits::cpu00.inst       309202                       # number of overall hits
system.cpu00.icache.overall_hits::total        309202                       # number of overall hits
system.cpu00.icache.ReadReq_misses::cpu00.inst          805                       # number of ReadReq misses
system.cpu00.icache.ReadReq_misses::total          805                       # number of ReadReq misses
system.cpu00.icache.demand_misses::cpu00.inst          805                       # number of demand (read+write) misses
system.cpu00.icache.demand_misses::total          805                       # number of demand (read+write) misses
system.cpu00.icache.overall_misses::cpu00.inst          805                       # number of overall misses
system.cpu00.icache.overall_misses::total          805                       # number of overall misses
system.cpu00.icache.ReadReq_miss_latency::cpu00.inst     52288750                       # number of ReadReq miss cycles
system.cpu00.icache.ReadReq_miss_latency::total     52288750                       # number of ReadReq miss cycles
system.cpu00.icache.demand_miss_latency::cpu00.inst     52288750                       # number of demand (read+write) miss cycles
system.cpu00.icache.demand_miss_latency::total     52288750                       # number of demand (read+write) miss cycles
system.cpu00.icache.overall_miss_latency::cpu00.inst     52288750                       # number of overall miss cycles
system.cpu00.icache.overall_miss_latency::total     52288750                       # number of overall miss cycles
system.cpu00.icache.ReadReq_accesses::cpu00.inst       310007                       # number of ReadReq accesses(hits+misses)
system.cpu00.icache.ReadReq_accesses::total       310007                       # number of ReadReq accesses(hits+misses)
system.cpu00.icache.demand_accesses::cpu00.inst       310007                       # number of demand (read+write) accesses
system.cpu00.icache.demand_accesses::total       310007                       # number of demand (read+write) accesses
system.cpu00.icache.overall_accesses::cpu00.inst       310007                       # number of overall (read+write) accesses
system.cpu00.icache.overall_accesses::total       310007                       # number of overall (read+write) accesses
system.cpu00.icache.ReadReq_miss_rate::cpu00.inst     0.002597                       # miss rate for ReadReq accesses
system.cpu00.icache.ReadReq_miss_rate::total     0.002597                       # miss rate for ReadReq accesses
system.cpu00.icache.demand_miss_rate::cpu00.inst     0.002597                       # miss rate for demand accesses
system.cpu00.icache.demand_miss_rate::total     0.002597                       # miss rate for demand accesses
system.cpu00.icache.overall_miss_rate::cpu00.inst     0.002597                       # miss rate for overall accesses
system.cpu00.icache.overall_miss_rate::total     0.002597                       # miss rate for overall accesses
system.cpu00.icache.ReadReq_avg_miss_latency::cpu00.inst 64954.968944                       # average ReadReq miss latency
system.cpu00.icache.ReadReq_avg_miss_latency::total 64954.968944                       # average ReadReq miss latency
system.cpu00.icache.demand_avg_miss_latency::cpu00.inst 64954.968944                       # average overall miss latency
system.cpu00.icache.demand_avg_miss_latency::total 64954.968944                       # average overall miss latency
system.cpu00.icache.overall_avg_miss_latency::cpu00.inst 64954.968944                       # average overall miss latency
system.cpu00.icache.overall_avg_miss_latency::total 64954.968944                       # average overall miss latency
system.cpu00.icache.blocked_cycles::no_mshrs          106                       # number of cycles access was blocked
system.cpu00.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu00.icache.blocked::no_mshrs               1                       # number of cycles access was blocked
system.cpu00.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu00.icache.avg_blocked_cycles::no_mshrs          106                       # average number of cycles each access was blocked
system.cpu00.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu00.icache.fast_writes                     0                       # number of fast writes performed
system.cpu00.icache.cache_copies                    0                       # number of cache copies performed
system.cpu00.icache.ReadReq_mshr_hits::cpu00.inst          189                       # number of ReadReq MSHR hits
system.cpu00.icache.ReadReq_mshr_hits::total          189                       # number of ReadReq MSHR hits
system.cpu00.icache.demand_mshr_hits::cpu00.inst          189                       # number of demand (read+write) MSHR hits
system.cpu00.icache.demand_mshr_hits::total          189                       # number of demand (read+write) MSHR hits
system.cpu00.icache.overall_mshr_hits::cpu00.inst          189                       # number of overall MSHR hits
system.cpu00.icache.overall_mshr_hits::total          189                       # number of overall MSHR hits
system.cpu00.icache.ReadReq_mshr_misses::cpu00.inst          616                       # number of ReadReq MSHR misses
system.cpu00.icache.ReadReq_mshr_misses::total          616                       # number of ReadReq MSHR misses
system.cpu00.icache.demand_mshr_misses::cpu00.inst          616                       # number of demand (read+write) MSHR misses
system.cpu00.icache.demand_mshr_misses::total          616                       # number of demand (read+write) MSHR misses
system.cpu00.icache.overall_mshr_misses::cpu00.inst          616                       # number of overall MSHR misses
system.cpu00.icache.overall_mshr_misses::total          616                       # number of overall MSHR misses
system.cpu00.icache.ReadReq_mshr_miss_latency::cpu00.inst     40841250                       # number of ReadReq MSHR miss cycles
system.cpu00.icache.ReadReq_mshr_miss_latency::total     40841250                       # number of ReadReq MSHR miss cycles
system.cpu00.icache.demand_mshr_miss_latency::cpu00.inst     40841250                       # number of demand (read+write) MSHR miss cycles
system.cpu00.icache.demand_mshr_miss_latency::total     40841250                       # number of demand (read+write) MSHR miss cycles
system.cpu00.icache.overall_mshr_miss_latency::cpu00.inst     40841250                       # number of overall MSHR miss cycles
system.cpu00.icache.overall_mshr_miss_latency::total     40841250                       # number of overall MSHR miss cycles
system.cpu00.icache.ReadReq_mshr_miss_rate::cpu00.inst     0.001987                       # mshr miss rate for ReadReq accesses
system.cpu00.icache.ReadReq_mshr_miss_rate::total     0.001987                       # mshr miss rate for ReadReq accesses
system.cpu00.icache.demand_mshr_miss_rate::cpu00.inst     0.001987                       # mshr miss rate for demand accesses
system.cpu00.icache.demand_mshr_miss_rate::total     0.001987                       # mshr miss rate for demand accesses
system.cpu00.icache.overall_mshr_miss_rate::cpu00.inst     0.001987                       # mshr miss rate for overall accesses
system.cpu00.icache.overall_mshr_miss_rate::total     0.001987                       # mshr miss rate for overall accesses
system.cpu00.icache.ReadReq_avg_mshr_miss_latency::cpu00.inst 66300.730519                       # average ReadReq mshr miss latency
system.cpu00.icache.ReadReq_avg_mshr_miss_latency::total 66300.730519                       # average ReadReq mshr miss latency
system.cpu00.icache.demand_avg_mshr_miss_latency::cpu00.inst 66300.730519                       # average overall mshr miss latency
system.cpu00.icache.demand_avg_mshr_miss_latency::total 66300.730519                       # average overall mshr miss latency
system.cpu00.icache.overall_avg_mshr_miss_latency::cpu00.inst 66300.730519                       # average overall mshr miss latency
system.cpu00.icache.overall_avg_mshr_miss_latency::total 66300.730519                       # average overall mshr miss latency
system.cpu00.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu01.branchPred.lookups                277005                       # Number of BP lookups
system.cpu01.branchPred.condPredicted          271645                       # Number of conditional branches predicted
system.cpu01.branchPred.condIncorrect            1701                       # Number of conditional branches incorrect
system.cpu01.branchPred.BTBLookups             270878                       # Number of BTB lookups
system.cpu01.branchPred.BTBHits                207899                       # Number of BTB hits
system.cpu01.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu01.branchPred.BTBHitPct           76.750050                       # BTB Hit Percentage
system.cpu01.branchPred.usedRAS                  2896                       # Number of times the RAS was used to get a target.
system.cpu01.branchPred.RASInCorrect                1                       # Number of incorrect RAS predictions.
system.cpu01.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu01.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu01.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu01.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu01.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu01.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu01.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu01.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu01.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu01.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu01.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu01.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu01.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu01.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu01.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu01.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu01.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu01.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu01.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu01.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu01.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu01.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu01.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu01.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu01.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu01.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu01.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu01.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu01.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu01.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu01.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu01.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu01.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu01.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu01.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu01.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu01.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu01.dtb.inst_hits                          0                       # ITB inst hits
system.cpu01.dtb.inst_misses                        0                       # ITB inst misses
system.cpu01.dtb.read_hits                          0                       # DTB read hits
system.cpu01.dtb.read_misses                        0                       # DTB read misses
system.cpu01.dtb.write_hits                         0                       # DTB write hits
system.cpu01.dtb.write_misses                       0                       # DTB write misses
system.cpu01.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu01.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu01.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu01.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu01.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu01.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu01.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu01.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu01.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu01.dtb.read_accesses                      0                       # DTB read accesses
system.cpu01.dtb.write_accesses                     0                       # DTB write accesses
system.cpu01.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu01.dtb.hits                               0                       # DTB hits
system.cpu01.dtb.misses                             0                       # DTB misses
system.cpu01.dtb.accesses                           0                       # DTB accesses
system.cpu01.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu01.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu01.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu01.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu01.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu01.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu01.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu01.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu01.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu01.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu01.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu01.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu01.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu01.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu01.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu01.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu01.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu01.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu01.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu01.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu01.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu01.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu01.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu01.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu01.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu01.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu01.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu01.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu01.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu01.itb.walker.walks                       0                       # Table walker walks requested
system.cpu01.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu01.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu01.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu01.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu01.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu01.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu01.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu01.itb.inst_hits                          0                       # ITB inst hits
system.cpu01.itb.inst_misses                        0                       # ITB inst misses
system.cpu01.itb.read_hits                          0                       # DTB read hits
system.cpu01.itb.read_misses                        0                       # DTB read misses
system.cpu01.itb.write_hits                         0                       # DTB write hits
system.cpu01.itb.write_misses                       0                       # DTB write misses
system.cpu01.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu01.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu01.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu01.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu01.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu01.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu01.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu01.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu01.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu01.itb.read_accesses                      0                       # DTB read accesses
system.cpu01.itb.write_accesses                     0                       # DTB write accesses
system.cpu01.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu01.itb.hits                               0                       # DTB hits
system.cpu01.itb.misses                             0                       # DTB misses
system.cpu01.itb.accesses                           0                       # DTB accesses
system.cpu01.numCycles                        2589434                       # number of cpu cycles simulated
system.cpu01.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu01.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu01.fetch.icacheStallCycles           284013                       # Number of cycles fetch is stalled on an Icache miss
system.cpu01.fetch.Insts                      2607501                       # Number of instructions fetch has processed
system.cpu01.fetch.Branches                    277005                       # Number of branches that fetch encountered
system.cpu01.fetch.predictedBranches           210795                       # Number of branches that fetch has predicted taken
system.cpu01.fetch.Cycles                     2299978                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu01.fetch.SquashCycles                  4559                       # Number of cycles fetch has spent squashing
system.cpu01.fetch.MiscStallCycles                  1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu01.fetch.NoActiveThreadStallCycles            1                       # Number of stall cycles due to no active thread to fetch from
system.cpu01.fetch.PendingTrapStallCycles            6                       # Number of stall cycles due to pending traps
system.cpu01.fetch.CacheLines                  281385                       # Number of cache lines fetched
system.cpu01.fetch.IcacheSquashes                  77                       # Number of outstanding Icache misses that were squashed
system.cpu01.fetch.rateDist::samples          2586278                       # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::mean            1.017912                       # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::stdev           2.346271                       # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::0                2088604     80.76%     80.76% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::1                  61005      2.36%     83.12% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::2                  38363      1.48%     84.60% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::3                  37073      1.43%     86.03% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::4                  38054      1.47%     87.50% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::5                  48215      1.86%     89.37% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::6                  48684      1.88%     91.25% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::7                 111981      4.33%     95.58% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::8                 114299      4.42%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::total            2586278                       # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.branchRate                0.106975                       # Number of branch fetches per cycle
system.cpu01.fetch.rate                      1.006977                       # Number of inst fetches per cycle
system.cpu01.decode.IdleCycles                  98980                       # Number of cycles decode is idle
system.cpu01.decode.BlockedCycles             2160452                       # Number of cycles decode is blocked
system.cpu01.decode.RunCycles                   70953                       # Number of cycles decode is running
system.cpu01.decode.UnblockCycles              253640                       # Number of cycles decode is unblocking
system.cpu01.decode.SquashCycles                 2252                       # Number of cycles decode is squashing
system.cpu01.decode.BranchResolved               2397                       # Number of times decode resolved a branch
system.cpu01.decode.BranchMispred                  27                       # Number of times decode detected a branch misprediction
system.cpu01.decode.DecodedInsts              2550883                       # Number of instructions handled by decode
system.cpu01.decode.SquashedInsts                 107                       # Number of squashed instructions handled by decode
system.cpu01.rename.SquashCycles                 2252                       # Number of cycles rename is squashing
system.cpu01.rename.IdleCycles                 153627                       # Number of cycles rename is idle
system.cpu01.rename.BlockCycles               1110408                       # Number of cycles rename is blocking
system.cpu01.rename.serializeStallCycles        21679                       # count of cycles rename stalled for serializing inst
system.cpu01.rename.RunCycles                  230217                       # Number of cycles rename is running
system.cpu01.rename.UnblockCycles             1068094                       # Number of cycles rename is unblocking
system.cpu01.rename.RenamedInsts              2534482                       # Number of instructions processed by rename
system.cpu01.rename.ROBFullEvents                   2                       # Number of times rename has blocked due to ROB full
system.cpu01.rename.IQFullEvents              1016097                       # Number of times rename has blocked due to IQ full
system.cpu01.rename.LQFullEvents                14112                       # Number of times rename has blocked due to LQ full
system.cpu01.rename.RenamedOperands           3625652                       # Number of destination operands rename has renamed
system.cpu01.rename.RenameLookups            12458598                       # Number of register rename lookups that rename has made
system.cpu01.rename.int_rename_lookups        4044264                       # Number of integer rename lookups
system.cpu01.rename.CommittedMaps             3535710                       # Number of HB maps that are committed
system.cpu01.rename.UndoneMaps                  89942                       # Number of HB maps that are undone due to squashing
system.cpu01.rename.serializingInsts              594                       # count of serializing insts renamed
system.cpu01.rename.tempSerializingInsts          596                       # count of temporary serializing insts renamed
system.cpu01.rename.skidInsts                 1556661                       # count of insts added to the skid buffer
system.cpu01.memDep0.insertedLoads             602876                       # Number of loads inserted to the mem dependence unit.
system.cpu01.memDep0.insertedStores             13820                       # Number of stores inserted to the mem dependence unit.
system.cpu01.memDep0.conflictingLoads            7337                       # Number of conflicting loads.
system.cpu01.memDep0.conflictingStores           6851                       # Number of conflicting stores.
system.cpu01.iq.iqInstsAdded                  2522686                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu01.iq.iqNonSpecInstsAdded              1167                       # Number of non-speculative instructions added to the IQ
system.cpu01.iq.iqInstsIssued                 4322238                       # Number of instructions issued
system.cpu01.iq.iqSquashedInstsIssued             587                       # Number of squashed instructions issued
system.cpu01.iq.iqSquashedInstsExamined         39694                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu01.iq.iqSquashedOperandsExamined       107058                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu01.iq.iqSquashedNonSpecRemoved           17                       # Number of squashed non-spec instructions that were removed
system.cpu01.iq.issued_per_cycle::samples      2586278                       # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::mean       1.671219                       # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::stdev      1.898575                       # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::0            971811     37.58%     37.58% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::1            657440     25.42%     63.00% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::2            192433      7.44%     70.44% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::3            233684      9.04%     79.47% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::4            222663      8.61%     88.08% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::5            221792      8.58%     96.66% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::6             30294      1.17%     97.83% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::7             51784      2.00%     99.83% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::8              4377      0.17%    100.00% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::total       2586278                       # Number of insts issued each cycle
system.cpu01.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu01.iq.fu_full::IntAlu                 39060      9.12%      9.12% # attempts to use FU when none available
system.cpu01.iq.fu_full::IntMult                   39      0.01%      9.12% # attempts to use FU when none available
system.cpu01.iq.fu_full::IntDiv                     0      0.00%      9.12% # attempts to use FU when none available
system.cpu01.iq.fu_full::FloatAdd                   0      0.00%      9.12% # attempts to use FU when none available
system.cpu01.iq.fu_full::FloatCmp                   0      0.00%      9.12% # attempts to use FU when none available
system.cpu01.iq.fu_full::FloatCvt                   0      0.00%      9.12% # attempts to use FU when none available
system.cpu01.iq.fu_full::FloatMult                  0      0.00%      9.12% # attempts to use FU when none available
system.cpu01.iq.fu_full::FloatDiv                   0      0.00%      9.12% # attempts to use FU when none available
system.cpu01.iq.fu_full::FloatSqrt                  0      0.00%      9.12% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdAdd                    0      0.00%      9.12% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdAddAcc                 0      0.00%      9.12% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdAlu                    0      0.00%      9.12% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdCmp                    0      0.00%      9.12% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdCvt                    0      0.00%      9.12% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdMisc                   0      0.00%      9.12% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdMult                   0      0.00%      9.12% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdMultAcc                0      0.00%      9.12% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdShift                  0      0.00%      9.12% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdShiftAcc               0      0.00%      9.12% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdSqrt                   0      0.00%      9.12% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatAdd               0      0.00%      9.12% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatAlu               0      0.00%      9.12% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatCmp               0      0.00%      9.12% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatCvt               0      0.00%      9.12% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatDiv               0      0.00%      9.12% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatMisc              0      0.00%      9.12% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatMult              0      0.00%      9.12% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatMultAcc            0      0.00%      9.12% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatSqrt              0      0.00%      9.12% # attempts to use FU when none available
system.cpu01.iq.fu_full::MemRead               388804     90.74%     99.86% # attempts to use FU when none available
system.cpu01.iq.fu_full::MemWrite                 582      0.14%    100.00% # attempts to use FU when none available
system.cpu01.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu01.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu01.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu01.iq.FU_type_0::IntAlu             1494448     34.58%     34.58% # Type of FU issued
system.cpu01.iq.FU_type_0::IntMult             393220      9.10%     43.67% # Type of FU issued
system.cpu01.iq.FU_type_0::IntDiv                   0      0.00%     43.67% # Type of FU issued
system.cpu01.iq.FU_type_0::FloatAdd                 0      0.00%     43.67% # Type of FU issued
system.cpu01.iq.FU_type_0::FloatCmp                 0      0.00%     43.67% # Type of FU issued
system.cpu01.iq.FU_type_0::FloatCvt                 0      0.00%     43.67% # Type of FU issued
system.cpu01.iq.FU_type_0::FloatMult                0      0.00%     43.67% # Type of FU issued
system.cpu01.iq.FU_type_0::FloatDiv                 0      0.00%     43.67% # Type of FU issued
system.cpu01.iq.FU_type_0::FloatSqrt                0      0.00%     43.67% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdAdd                  0      0.00%     43.67% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdAddAcc               0      0.00%     43.67% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdAlu                  0      0.00%     43.67% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdCmp                  0      0.00%     43.67% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdCvt                  0      0.00%     43.67% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdMisc                 0      0.00%     43.67% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdMult                 0      0.00%     43.67% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdMultAcc              0      0.00%     43.67% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdShift                0      0.00%     43.67% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdShiftAcc             0      0.00%     43.67% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdSqrt                 0      0.00%     43.67% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatAdd             0      0.00%     43.67% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatAlu             0      0.00%     43.67% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatCmp             0      0.00%     43.67% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatCvt             0      0.00%     43.67% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatDiv             0      0.00%     43.67% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatMisc            0      0.00%     43.67% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatMult            0      0.00%     43.67% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     43.67% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatSqrt            0      0.00%     43.67% # Type of FU issued
system.cpu01.iq.FU_type_0::MemRead            2420982     56.01%     99.69% # Type of FU issued
system.cpu01.iq.FU_type_0::MemWrite             13588      0.31%    100.00% # Type of FU issued
system.cpu01.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu01.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu01.iq.FU_type_0::total              4322238                       # Type of FU issued
system.cpu01.iq.rate                         1.669183                       # Inst issue rate
system.cpu01.iq.fu_busy_cnt                    428485                       # FU busy when requested
system.cpu01.iq.fu_busy_rate                 0.099135                       # FU busy rate (busy events/executed inst)
system.cpu01.iq.int_inst_queue_reads         11659826                       # Number of integer instruction queue reads
system.cpu01.iq.int_inst_queue_writes         2563563                       # Number of integer instruction queue writes
system.cpu01.iq.int_inst_queue_wakeup_accesses      2501329                       # Number of integer instruction queue wakeup accesses
system.cpu01.iq.fp_inst_queue_reads                 0                       # Number of floating instruction queue reads
system.cpu01.iq.fp_inst_queue_writes                0                       # Number of floating instruction queue writes
system.cpu01.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu01.iq.int_alu_accesses              4750723                       # Number of integer alu accesses
system.cpu01.iq.fp_alu_accesses                     0                       # Number of floating point alu accesses
system.cpu01.iew.lsq.thread0.forwLoads             20                       # Number of loads that had data forwarded from stores
system.cpu01.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu01.iew.lsq.thread0.squashedLoads         5152                       # Number of loads squashed
system.cpu01.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu01.iew.lsq.thread0.memOrderViolation           16                       # Number of memory ordering violations
system.cpu01.iew.lsq.thread0.squashedStores          421                       # Number of stores squashed
system.cpu01.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu01.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu01.iew.lsq.thread0.rescheduledLoads          579                       # Number of loads that were rescheduled
system.cpu01.iew.lsq.thread0.cacheBlocked      1819601                       # Number of times an access to memory failed due to the cache being blocked
system.cpu01.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu01.iew.iewSquashCycles                 2252                       # Number of cycles IEW is squashing
system.cpu01.iew.iewBlockCycles                287773                       # Number of cycles IEW is blocking
system.cpu01.iew.iewUnblockCycles               26247                       # Number of cycles IEW is unblocking
system.cpu01.iew.iewDispatchedInsts           2523856                       # Number of instructions dispatched to IQ
system.cpu01.iew.iewDispSquashedInsts             101                       # Number of squashed instructions skipped by dispatch
system.cpu01.iew.iewDispLoadInsts              602876                       # Number of dispatched load instructions
system.cpu01.iew.iewDispStoreInsts              13820                       # Number of dispatched store instructions
system.cpu01.iew.iewDispNonSpecInsts              580                       # Number of dispatched non-speculative instructions
system.cpu01.iew.iewIQFullEvents                 6091                       # Number of times the IQ has become full, causing a stall
system.cpu01.iew.iewLSQFullEvents                 583                       # Number of times the LSQ has become full, causing a stall
system.cpu01.iew.memOrderViolationEvents           16                       # Number of memory order violations
system.cpu01.iew.predictedTakenIncorrect         1608                       # Number of branches that were predicted taken incorrectly
system.cpu01.iew.predictedNotTakenIncorrect           69                       # Number of branches that were predicted not taken incorrectly
system.cpu01.iew.branchMispredicts               1677                       # Number of branch mispredicts detected at execute
system.cpu01.iew.iewExecutedInsts             4321473                       # Number of executed instructions
system.cpu01.iew.iewExecLoadInsts             2420350                       # Number of load instructions executed
system.cpu01.iew.iewExecSquashedInsts             765                       # Number of squashed instructions skipped in execute
system.cpu01.iew.exec_swp                           0                       # number of swp insts executed
system.cpu01.iew.exec_nop                           3                       # number of nop insts executed
system.cpu01.iew.exec_refs                    2433901                       # number of memory reference insts executed
system.cpu01.iew.exec_branches                 255490                       # Number of branches executed
system.cpu01.iew.exec_stores                    13551                       # Number of stores executed
system.cpu01.iew.exec_rate                   1.668887                       # Inst execution rate
system.cpu01.iew.wb_sent                      2502491                       # cumulative count of insts sent to commit
system.cpu01.iew.wb_count                     2501329                       # cumulative count of insts written-back
system.cpu01.iew.wb_producers                 1732643                       # num instructions producing a value
system.cpu01.iew.wb_consumers                 2660246                       # num instructions consuming a value
system.cpu01.iew.wb_penalized                       0                       # number of instrctions required to write to 'other' IQ
system.cpu01.iew.wb_rate                     0.965975                       # insts written-back per cycle
system.cpu01.iew.wb_fanout                   0.651309                       # average fanout of values written-back
system.cpu01.iew.wb_penalized_rate                  0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu01.commit.commitSquashedInsts         39696                       # The number of squashed insts skipped by commit
system.cpu01.commit.commitNonSpecStalls          1150                       # The number of times commit has been forced to stall to communicate backwards
system.cpu01.commit.branchMispredicts            1674                       # The number of times a branch was mispredicted
system.cpu01.commit.committed_per_cycle::samples      2579761                       # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::mean     0.962942                       # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::stdev     1.735980                       # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::0      1602472     62.12%     62.12% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::1       397804     15.42%     77.54% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::2       253117      9.81%     87.35% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::3       126596      4.91%     92.26% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::4         5668      0.22%     92.48% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::5       121135      4.70%     97.17% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::6         2155      0.08%     97.26% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::7         7456      0.29%     97.54% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::8        63358      2.46%    100.00% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::total      2579761                       # Number of insts commited each cycle
system.cpu01.commit.committedInsts            2466591                       # Number of instructions committed
system.cpu01.commit.committedOps              2484159                       # Number of ops (including micro ops) committed
system.cpu01.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu01.commit.refs                       611123                       # Number of memory references committed
system.cpu01.commit.loads                      597724                       # Number of loads committed
system.cpu01.commit.membars                       576                       # Number of memory barriers committed
system.cpu01.commit.branches                   252408                       # Number of branches committed
system.cpu01.commit.fp_insts                        0                       # Number of committed floating point instructions.
system.cpu01.commit.int_insts                 2234606                       # Number of committed integer instructions.
system.cpu01.commit.function_calls               1716                       # Number of function calls committed.
system.cpu01.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu01.commit.op_class_0::IntAlu        1479817     59.57%     59.57% # Class of committed instruction
system.cpu01.commit.op_class_0::IntMult        393219     15.83%     75.40% # Class of committed instruction
system.cpu01.commit.op_class_0::IntDiv              0      0.00%     75.40% # Class of committed instruction
system.cpu01.commit.op_class_0::FloatAdd            0      0.00%     75.40% # Class of committed instruction
system.cpu01.commit.op_class_0::FloatCmp            0      0.00%     75.40% # Class of committed instruction
system.cpu01.commit.op_class_0::FloatCvt            0      0.00%     75.40% # Class of committed instruction
system.cpu01.commit.op_class_0::FloatMult            0      0.00%     75.40% # Class of committed instruction
system.cpu01.commit.op_class_0::FloatDiv            0      0.00%     75.40% # Class of committed instruction
system.cpu01.commit.op_class_0::FloatSqrt            0      0.00%     75.40% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdAdd             0      0.00%     75.40% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdAddAcc            0      0.00%     75.40% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdAlu             0      0.00%     75.40% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdCmp             0      0.00%     75.40% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdCvt             0      0.00%     75.40% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdMisc            0      0.00%     75.40% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdMult            0      0.00%     75.40% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdMultAcc            0      0.00%     75.40% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdShift            0      0.00%     75.40% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdShiftAcc            0      0.00%     75.40% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdSqrt            0      0.00%     75.40% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatAdd            0      0.00%     75.40% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatAlu            0      0.00%     75.40% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatCmp            0      0.00%     75.40% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatCvt            0      0.00%     75.40% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatDiv            0      0.00%     75.40% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatMisc            0      0.00%     75.40% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatMult            0      0.00%     75.40% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatMultAcc            0      0.00%     75.40% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatSqrt            0      0.00%     75.40% # Class of committed instruction
system.cpu01.commit.op_class_0::MemRead        597724     24.06%     99.46% # Class of committed instruction
system.cpu01.commit.op_class_0::MemWrite        13399      0.54%    100.00% # Class of committed instruction
system.cpu01.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu01.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu01.commit.op_class_0::total         2484159                       # Class of committed instruction
system.cpu01.commit.bw_lim_events               63358                       # number cycles where commit BW limit reached
system.cpu01.rob.rob_reads                    5032887                       # The number of ROB reads
system.cpu01.rob.rob_writes                   5054229                       # The number of ROB writes
system.cpu01.timesIdled                            31                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu01.idleCycles                          3156                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu01.quiesceCycles                     400319                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu01.committedInsts                   2466591                       # Number of Instructions Simulated
system.cpu01.committedOps                     2484159                       # Number of Ops (including micro ops) Simulated
system.cpu01.cpi                             1.049803                       # CPI: Cycles Per Instruction
system.cpu01.cpi_total                       1.049803                       # CPI: Total CPI of All Threads
system.cpu01.ipc                             0.952560                       # IPC: Instructions Per Cycle
system.cpu01.ipc_total                       0.952560                       # IPC: Total IPC of All Threads
system.cpu01.int_regfile_reads                6204550                       # number of integer regfile reads
system.cpu01.int_regfile_writes               2059465                       # number of integer regfile writes
system.cpu01.fp_regfile_writes                    160                       # number of floating regfile writes
system.cpu01.cc_regfile_reads                14768520                       # number of cc regfile reads
system.cpu01.cc_regfile_writes                1509127                       # number of cc regfile writes
system.cpu01.misc_regfile_reads                638872                       # number of misc regfile reads
system.cpu01.misc_regfile_writes                   27                       # number of misc regfile writes
system.cpu01.dcache.tags.replacements          132404                       # number of replacements
system.cpu01.dcache.tags.tagsinuse         837.053111                       # Cycle average of tags in use
system.cpu01.dcache.tags.total_refs            344684                       # Total number of references to valid blocks.
system.cpu01.dcache.tags.sampled_refs          133426                       # Sample count of references to valid blocks.
system.cpu01.dcache.tags.avg_refs            2.583335                       # Average number of references to valid blocks.
system.cpu01.dcache.tags.warmup_cycle       349157500                       # Cycle when the warmup percentage was hit.
system.cpu01.dcache.tags.occ_blocks::cpu01.data   837.053111                       # Average occupied blocks per requestor
system.cpu01.dcache.tags.occ_percent::cpu01.data     0.817435                       # Average percentage of cache occupancy
system.cpu01.dcache.tags.occ_percent::total     0.817435                       # Average percentage of cache occupancy
system.cpu01.dcache.tags.occ_task_id_blocks::1024         1022                       # Occupied blocks per task id
system.cpu01.dcache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu01.dcache.tags.age_task_id_blocks_1024::1          385                       # Occupied blocks per task id
system.cpu01.dcache.tags.age_task_id_blocks_1024::2          634                       # Occupied blocks per task id
system.cpu01.dcache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu01.dcache.tags.tag_accesses         1364190                       # Number of tag accesses
system.cpu01.dcache.tags.data_accesses        1364190                       # Number of data accesses
system.cpu01.dcache.ReadReq_hits::cpu01.data       333354                       # number of ReadReq hits
system.cpu01.dcache.ReadReq_hits::total        333354                       # number of ReadReq hits
system.cpu01.dcache.WriteReq_hits::cpu01.data        11323                       # number of WriteReq hits
system.cpu01.dcache.WriteReq_hits::total        11323                       # number of WriteReq hits
system.cpu01.dcache.SoftPFReq_hits::cpu01.data            2                       # number of SoftPFReq hits
system.cpu01.dcache.SoftPFReq_hits::total            2                       # number of SoftPFReq hits
system.cpu01.dcache.LoadLockedReq_hits::cpu01.data            1                       # number of LoadLockedReq hits
system.cpu01.dcache.LoadLockedReq_hits::total            1                       # number of LoadLockedReq hits
system.cpu01.dcache.demand_hits::cpu01.data       344677                       # number of demand (read+write) hits
system.cpu01.dcache.demand_hits::total         344677                       # number of demand (read+write) hits
system.cpu01.dcache.overall_hits::cpu01.data       344679                       # number of overall hits
system.cpu01.dcache.overall_hits::total        344679                       # number of overall hits
system.cpu01.dcache.ReadReq_misses::cpu01.data       268615                       # number of ReadReq misses
system.cpu01.dcache.ReadReq_misses::total       268615                       # number of ReadReq misses
system.cpu01.dcache.WriteReq_misses::cpu01.data         2067                       # number of WriteReq misses
system.cpu01.dcache.WriteReq_misses::total         2067                       # number of WriteReq misses
system.cpu01.dcache.SoftPFReq_misses::cpu01.data            4                       # number of SoftPFReq misses
system.cpu01.dcache.SoftPFReq_misses::total            4                       # number of SoftPFReq misses
system.cpu01.dcache.LoadLockedReq_misses::cpu01.data            6                       # number of LoadLockedReq misses
system.cpu01.dcache.LoadLockedReq_misses::total            6                       # number of LoadLockedReq misses
system.cpu01.dcache.StoreCondReq_misses::cpu01.data            4                       # number of StoreCondReq misses
system.cpu01.dcache.StoreCondReq_misses::total            4                       # number of StoreCondReq misses
system.cpu01.dcache.demand_misses::cpu01.data       270682                       # number of demand (read+write) misses
system.cpu01.dcache.demand_misses::total       270682                       # number of demand (read+write) misses
system.cpu01.dcache.overall_misses::cpu01.data       270686                       # number of overall misses
system.cpu01.dcache.overall_misses::total       270686                       # number of overall misses
system.cpu01.dcache.ReadReq_miss_latency::cpu01.data   8761458012                       # number of ReadReq miss cycles
system.cpu01.dcache.ReadReq_miss_latency::total   8761458012                       # number of ReadReq miss cycles
system.cpu01.dcache.WriteReq_miss_latency::cpu01.data    119687061                       # number of WriteReq miss cycles
system.cpu01.dcache.WriteReq_miss_latency::total    119687061                       # number of WriteReq miss cycles
system.cpu01.dcache.LoadLockedReq_miss_latency::cpu01.data        34500                       # number of LoadLockedReq miss cycles
system.cpu01.dcache.LoadLockedReq_miss_latency::total        34500                       # number of LoadLockedReq miss cycles
system.cpu01.dcache.StoreCondReq_miss_latency::cpu01.data        18500                       # number of StoreCondReq miss cycles
system.cpu01.dcache.StoreCondReq_miss_latency::total        18500                       # number of StoreCondReq miss cycles
system.cpu01.dcache.StoreCondFailReq_miss_latency::cpu01.data         5000                       # number of StoreCondFailReq miss cycles
system.cpu01.dcache.StoreCondFailReq_miss_latency::total         5000                       # number of StoreCondFailReq miss cycles
system.cpu01.dcache.demand_miss_latency::cpu01.data   8881145073                       # number of demand (read+write) miss cycles
system.cpu01.dcache.demand_miss_latency::total   8881145073                       # number of demand (read+write) miss cycles
system.cpu01.dcache.overall_miss_latency::cpu01.data   8881145073                       # number of overall miss cycles
system.cpu01.dcache.overall_miss_latency::total   8881145073                       # number of overall miss cycles
system.cpu01.dcache.ReadReq_accesses::cpu01.data       601969                       # number of ReadReq accesses(hits+misses)
system.cpu01.dcache.ReadReq_accesses::total       601969                       # number of ReadReq accesses(hits+misses)
system.cpu01.dcache.WriteReq_accesses::cpu01.data        13390                       # number of WriteReq accesses(hits+misses)
system.cpu01.dcache.WriteReq_accesses::total        13390                       # number of WriteReq accesses(hits+misses)
system.cpu01.dcache.SoftPFReq_accesses::cpu01.data            6                       # number of SoftPFReq accesses(hits+misses)
system.cpu01.dcache.SoftPFReq_accesses::total            6                       # number of SoftPFReq accesses(hits+misses)
system.cpu01.dcache.LoadLockedReq_accesses::cpu01.data            7                       # number of LoadLockedReq accesses(hits+misses)
system.cpu01.dcache.LoadLockedReq_accesses::total            7                       # number of LoadLockedReq accesses(hits+misses)
system.cpu01.dcache.StoreCondReq_accesses::cpu01.data            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu01.dcache.StoreCondReq_accesses::total            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu01.dcache.demand_accesses::cpu01.data       615359                       # number of demand (read+write) accesses
system.cpu01.dcache.demand_accesses::total       615359                       # number of demand (read+write) accesses
system.cpu01.dcache.overall_accesses::cpu01.data       615365                       # number of overall (read+write) accesses
system.cpu01.dcache.overall_accesses::total       615365                       # number of overall (read+write) accesses
system.cpu01.dcache.ReadReq_miss_rate::cpu01.data     0.446227                       # miss rate for ReadReq accesses
system.cpu01.dcache.ReadReq_miss_rate::total     0.446227                       # miss rate for ReadReq accesses
system.cpu01.dcache.WriteReq_miss_rate::cpu01.data     0.154369                       # miss rate for WriteReq accesses
system.cpu01.dcache.WriteReq_miss_rate::total     0.154369                       # miss rate for WriteReq accesses
system.cpu01.dcache.SoftPFReq_miss_rate::cpu01.data     0.666667                       # miss rate for SoftPFReq accesses
system.cpu01.dcache.SoftPFReq_miss_rate::total     0.666667                       # miss rate for SoftPFReq accesses
system.cpu01.dcache.LoadLockedReq_miss_rate::cpu01.data     0.857143                       # miss rate for LoadLockedReq accesses
system.cpu01.dcache.LoadLockedReq_miss_rate::total     0.857143                       # miss rate for LoadLockedReq accesses
system.cpu01.dcache.StoreCondReq_miss_rate::cpu01.data            1                       # miss rate for StoreCondReq accesses
system.cpu01.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu01.dcache.demand_miss_rate::cpu01.data     0.439877                       # miss rate for demand accesses
system.cpu01.dcache.demand_miss_rate::total     0.439877                       # miss rate for demand accesses
system.cpu01.dcache.overall_miss_rate::cpu01.data     0.439879                       # miss rate for overall accesses
system.cpu01.dcache.overall_miss_rate::total     0.439879                       # miss rate for overall accesses
system.cpu01.dcache.ReadReq_avg_miss_latency::cpu01.data 32617.158431                       # average ReadReq miss latency
system.cpu01.dcache.ReadReq_avg_miss_latency::total 32617.158431                       # average ReadReq miss latency
system.cpu01.dcache.WriteReq_avg_miss_latency::cpu01.data 57903.754717                       # average WriteReq miss latency
system.cpu01.dcache.WriteReq_avg_miss_latency::total 57903.754717                       # average WriteReq miss latency
system.cpu01.dcache.LoadLockedReq_avg_miss_latency::cpu01.data         5750                       # average LoadLockedReq miss latency
system.cpu01.dcache.LoadLockedReq_avg_miss_latency::total         5750                       # average LoadLockedReq miss latency
system.cpu01.dcache.StoreCondReq_avg_miss_latency::cpu01.data         4625                       # average StoreCondReq miss latency
system.cpu01.dcache.StoreCondReq_avg_miss_latency::total         4625                       # average StoreCondReq miss latency
system.cpu01.dcache.StoreCondFailReq_avg_miss_latency::cpu01.data          inf                       # average StoreCondFailReq miss latency
system.cpu01.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu01.dcache.demand_avg_miss_latency::cpu01.data 32810.253630                       # average overall miss latency
system.cpu01.dcache.demand_avg_miss_latency::total 32810.253630                       # average overall miss latency
system.cpu01.dcache.overall_avg_miss_latency::cpu01.data 32809.768784                       # average overall miss latency
system.cpu01.dcache.overall_avg_miss_latency::total 32809.768784                       # average overall miss latency
system.cpu01.dcache.blocked_cycles::no_mshrs      2144856                       # number of cycles access was blocked
system.cpu01.dcache.blocked_cycles::no_targets          147                       # number of cycles access was blocked
system.cpu01.dcache.blocked::no_mshrs          132837                       # number of cycles access was blocked
system.cpu01.dcache.blocked::no_targets             2                       # number of cycles access was blocked
system.cpu01.dcache.avg_blocked_cycles::no_mshrs    16.146525                       # average number of cycles each access was blocked
system.cpu01.dcache.avg_blocked_cycles::no_targets    73.500000                       # average number of cycles each access was blocked
system.cpu01.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu01.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu01.dcache.writebacks::writebacks         6213                       # number of writebacks
system.cpu01.dcache.writebacks::total            6213                       # number of writebacks
system.cpu01.dcache.ReadReq_mshr_hits::cpu01.data       136217                       # number of ReadReq MSHR hits
system.cpu01.dcache.ReadReq_mshr_hits::total       136217                       # number of ReadReq MSHR hits
system.cpu01.dcache.WriteReq_mshr_hits::cpu01.data         1036                       # number of WriteReq MSHR hits
system.cpu01.dcache.WriteReq_mshr_hits::total         1036                       # number of WriteReq MSHR hits
system.cpu01.dcache.demand_mshr_hits::cpu01.data       137253                       # number of demand (read+write) MSHR hits
system.cpu01.dcache.demand_mshr_hits::total       137253                       # number of demand (read+write) MSHR hits
system.cpu01.dcache.overall_mshr_hits::cpu01.data       137253                       # number of overall MSHR hits
system.cpu01.dcache.overall_mshr_hits::total       137253                       # number of overall MSHR hits
system.cpu01.dcache.ReadReq_mshr_misses::cpu01.data       132398                       # number of ReadReq MSHR misses
system.cpu01.dcache.ReadReq_mshr_misses::total       132398                       # number of ReadReq MSHR misses
system.cpu01.dcache.WriteReq_mshr_misses::cpu01.data         1031                       # number of WriteReq MSHR misses
system.cpu01.dcache.WriteReq_mshr_misses::total         1031                       # number of WriteReq MSHR misses
system.cpu01.dcache.SoftPFReq_mshr_misses::cpu01.data            3                       # number of SoftPFReq MSHR misses
system.cpu01.dcache.SoftPFReq_mshr_misses::total            3                       # number of SoftPFReq MSHR misses
system.cpu01.dcache.LoadLockedReq_mshr_misses::cpu01.data            6                       # number of LoadLockedReq MSHR misses
system.cpu01.dcache.LoadLockedReq_mshr_misses::total            6                       # number of LoadLockedReq MSHR misses
system.cpu01.dcache.StoreCondReq_mshr_misses::cpu01.data            4                       # number of StoreCondReq MSHR misses
system.cpu01.dcache.StoreCondReq_mshr_misses::total            4                       # number of StoreCondReq MSHR misses
system.cpu01.dcache.demand_mshr_misses::cpu01.data       133429                       # number of demand (read+write) MSHR misses
system.cpu01.dcache.demand_mshr_misses::total       133429                       # number of demand (read+write) MSHR misses
system.cpu01.dcache.overall_mshr_misses::cpu01.data       133432                       # number of overall MSHR misses
system.cpu01.dcache.overall_mshr_misses::total       133432                       # number of overall MSHR misses
system.cpu01.dcache.ReadReq_mshr_miss_latency::cpu01.data   4700917229                       # number of ReadReq MSHR miss cycles
system.cpu01.dcache.ReadReq_mshr_miss_latency::total   4700917229                       # number of ReadReq MSHR miss cycles
system.cpu01.dcache.WriteReq_mshr_miss_latency::cpu01.data     61893646                       # number of WriteReq MSHR miss cycles
system.cpu01.dcache.WriteReq_mshr_miss_latency::total     61893646                       # number of WriteReq MSHR miss cycles
system.cpu01.dcache.SoftPFReq_mshr_miss_latency::cpu01.data        25500                       # number of SoftPFReq MSHR miss cycles
system.cpu01.dcache.SoftPFReq_mshr_miss_latency::total        25500                       # number of SoftPFReq MSHR miss cycles
system.cpu01.dcache.LoadLockedReq_mshr_miss_latency::cpu01.data        25500                       # number of LoadLockedReq MSHR miss cycles
system.cpu01.dcache.LoadLockedReq_mshr_miss_latency::total        25500                       # number of LoadLockedReq MSHR miss cycles
system.cpu01.dcache.StoreCondReq_mshr_miss_latency::cpu01.data        14000                       # number of StoreCondReq MSHR miss cycles
system.cpu01.dcache.StoreCondReq_mshr_miss_latency::total        14000                       # number of StoreCondReq MSHR miss cycles
system.cpu01.dcache.StoreCondFailReq_mshr_miss_latency::cpu01.data         3500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu01.dcache.StoreCondFailReq_mshr_miss_latency::total         3500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu01.dcache.demand_mshr_miss_latency::cpu01.data   4762810875                       # number of demand (read+write) MSHR miss cycles
system.cpu01.dcache.demand_mshr_miss_latency::total   4762810875                       # number of demand (read+write) MSHR miss cycles
system.cpu01.dcache.overall_mshr_miss_latency::cpu01.data   4762836375                       # number of overall MSHR miss cycles
system.cpu01.dcache.overall_mshr_miss_latency::total   4762836375                       # number of overall MSHR miss cycles
system.cpu01.dcache.ReadReq_mshr_miss_rate::cpu01.data     0.219942                       # mshr miss rate for ReadReq accesses
system.cpu01.dcache.ReadReq_mshr_miss_rate::total     0.219942                       # mshr miss rate for ReadReq accesses
system.cpu01.dcache.WriteReq_mshr_miss_rate::cpu01.data     0.076998                       # mshr miss rate for WriteReq accesses
system.cpu01.dcache.WriteReq_mshr_miss_rate::total     0.076998                       # mshr miss rate for WriteReq accesses
system.cpu01.dcache.SoftPFReq_mshr_miss_rate::cpu01.data     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu01.dcache.SoftPFReq_mshr_miss_rate::total     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu01.dcache.LoadLockedReq_mshr_miss_rate::cpu01.data     0.857143                       # mshr miss rate for LoadLockedReq accesses
system.cpu01.dcache.LoadLockedReq_mshr_miss_rate::total     0.857143                       # mshr miss rate for LoadLockedReq accesses
system.cpu01.dcache.StoreCondReq_mshr_miss_rate::cpu01.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu01.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu01.dcache.demand_mshr_miss_rate::cpu01.data     0.216831                       # mshr miss rate for demand accesses
system.cpu01.dcache.demand_mshr_miss_rate::total     0.216831                       # mshr miss rate for demand accesses
system.cpu01.dcache.overall_mshr_miss_rate::cpu01.data     0.216834                       # mshr miss rate for overall accesses
system.cpu01.dcache.overall_mshr_miss_rate::total     0.216834                       # mshr miss rate for overall accesses
system.cpu01.dcache.ReadReq_avg_mshr_miss_latency::cpu01.data 35505.953481                       # average ReadReq mshr miss latency
system.cpu01.dcache.ReadReq_avg_mshr_miss_latency::total 35505.953481                       # average ReadReq mshr miss latency
system.cpu01.dcache.WriteReq_avg_mshr_miss_latency::cpu01.data 60032.634336                       # average WriteReq mshr miss latency
system.cpu01.dcache.WriteReq_avg_mshr_miss_latency::total 60032.634336                       # average WriteReq mshr miss latency
system.cpu01.dcache.SoftPFReq_avg_mshr_miss_latency::cpu01.data         8500                       # average SoftPFReq mshr miss latency
system.cpu01.dcache.SoftPFReq_avg_mshr_miss_latency::total         8500                       # average SoftPFReq mshr miss latency
system.cpu01.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu01.data         4250                       # average LoadLockedReq mshr miss latency
system.cpu01.dcache.LoadLockedReq_avg_mshr_miss_latency::total         4250                       # average LoadLockedReq mshr miss latency
system.cpu01.dcache.StoreCondReq_avg_mshr_miss_latency::cpu01.data         3500                       # average StoreCondReq mshr miss latency
system.cpu01.dcache.StoreCondReq_avg_mshr_miss_latency::total         3500                       # average StoreCondReq mshr miss latency
system.cpu01.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu01.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu01.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu01.dcache.demand_avg_mshr_miss_latency::cpu01.data 35695.470063                       # average overall mshr miss latency
system.cpu01.dcache.demand_avg_mshr_miss_latency::total 35695.470063                       # average overall mshr miss latency
system.cpu01.dcache.overall_avg_mshr_miss_latency::cpu01.data 35694.858617                       # average overall mshr miss latency
system.cpu01.dcache.overall_avg_mshr_miss_latency::total 35694.858617                       # average overall mshr miss latency
system.cpu01.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu01.icache.tags.replacements               0                       # number of replacements
system.cpu01.icache.tags.tagsinuse          41.615897                       # Cycle average of tags in use
system.cpu01.icache.tags.total_refs            281311                       # Total number of references to valid blocks.
system.cpu01.icache.tags.sampled_refs              51                       # Sample count of references to valid blocks.
system.cpu01.icache.tags.avg_refs         5515.901961                       # Average number of references to valid blocks.
system.cpu01.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu01.icache.tags.occ_blocks::cpu01.inst    41.615897                       # Average occupied blocks per requestor
system.cpu01.icache.tags.occ_percent::cpu01.inst     0.081281                       # Average percentage of cache occupancy
system.cpu01.icache.tags.occ_percent::total     0.081281                       # Average percentage of cache occupancy
system.cpu01.icache.tags.occ_task_id_blocks::1024           51                       # Occupied blocks per task id
system.cpu01.icache.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.cpu01.icache.tags.age_task_id_blocks_1024::3           48                       # Occupied blocks per task id
system.cpu01.icache.tags.occ_task_id_percent::1024     0.099609                       # Percentage of cache occupancy per task id
system.cpu01.icache.tags.tag_accesses          562821                       # Number of tag accesses
system.cpu01.icache.tags.data_accesses         562821                       # Number of data accesses
system.cpu01.icache.ReadReq_hits::cpu01.inst       281311                       # number of ReadReq hits
system.cpu01.icache.ReadReq_hits::total        281311                       # number of ReadReq hits
system.cpu01.icache.demand_hits::cpu01.inst       281311                       # number of demand (read+write) hits
system.cpu01.icache.demand_hits::total         281311                       # number of demand (read+write) hits
system.cpu01.icache.overall_hits::cpu01.inst       281311                       # number of overall hits
system.cpu01.icache.overall_hits::total        281311                       # number of overall hits
system.cpu01.icache.ReadReq_misses::cpu01.inst           74                       # number of ReadReq misses
system.cpu01.icache.ReadReq_misses::total           74                       # number of ReadReq misses
system.cpu01.icache.demand_misses::cpu01.inst           74                       # number of demand (read+write) misses
system.cpu01.icache.demand_misses::total           74                       # number of demand (read+write) misses
system.cpu01.icache.overall_misses::cpu01.inst           74                       # number of overall misses
system.cpu01.icache.overall_misses::total           74                       # number of overall misses
system.cpu01.icache.ReadReq_miss_latency::cpu01.inst      7464189                       # number of ReadReq miss cycles
system.cpu01.icache.ReadReq_miss_latency::total      7464189                       # number of ReadReq miss cycles
system.cpu01.icache.demand_miss_latency::cpu01.inst      7464189                       # number of demand (read+write) miss cycles
system.cpu01.icache.demand_miss_latency::total      7464189                       # number of demand (read+write) miss cycles
system.cpu01.icache.overall_miss_latency::cpu01.inst      7464189                       # number of overall miss cycles
system.cpu01.icache.overall_miss_latency::total      7464189                       # number of overall miss cycles
system.cpu01.icache.ReadReq_accesses::cpu01.inst       281385                       # number of ReadReq accesses(hits+misses)
system.cpu01.icache.ReadReq_accesses::total       281385                       # number of ReadReq accesses(hits+misses)
system.cpu01.icache.demand_accesses::cpu01.inst       281385                       # number of demand (read+write) accesses
system.cpu01.icache.demand_accesses::total       281385                       # number of demand (read+write) accesses
system.cpu01.icache.overall_accesses::cpu01.inst       281385                       # number of overall (read+write) accesses
system.cpu01.icache.overall_accesses::total       281385                       # number of overall (read+write) accesses
system.cpu01.icache.ReadReq_miss_rate::cpu01.inst     0.000263                       # miss rate for ReadReq accesses
system.cpu01.icache.ReadReq_miss_rate::total     0.000263                       # miss rate for ReadReq accesses
system.cpu01.icache.demand_miss_rate::cpu01.inst     0.000263                       # miss rate for demand accesses
system.cpu01.icache.demand_miss_rate::total     0.000263                       # miss rate for demand accesses
system.cpu01.icache.overall_miss_rate::cpu01.inst     0.000263                       # miss rate for overall accesses
system.cpu01.icache.overall_miss_rate::total     0.000263                       # miss rate for overall accesses
system.cpu01.icache.ReadReq_avg_miss_latency::cpu01.inst 100867.418919                       # average ReadReq miss latency
system.cpu01.icache.ReadReq_avg_miss_latency::total 100867.418919                       # average ReadReq miss latency
system.cpu01.icache.demand_avg_miss_latency::cpu01.inst 100867.418919                       # average overall miss latency
system.cpu01.icache.demand_avg_miss_latency::total 100867.418919                       # average overall miss latency
system.cpu01.icache.overall_avg_miss_latency::cpu01.inst 100867.418919                       # average overall miss latency
system.cpu01.icache.overall_avg_miss_latency::total 100867.418919                       # average overall miss latency
system.cpu01.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu01.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu01.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu01.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu01.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu01.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu01.icache.fast_writes                     0                       # number of fast writes performed
system.cpu01.icache.cache_copies                    0                       # number of cache copies performed
system.cpu01.icache.ReadReq_mshr_hits::cpu01.inst           23                       # number of ReadReq MSHR hits
system.cpu01.icache.ReadReq_mshr_hits::total           23                       # number of ReadReq MSHR hits
system.cpu01.icache.demand_mshr_hits::cpu01.inst           23                       # number of demand (read+write) MSHR hits
system.cpu01.icache.demand_mshr_hits::total           23                       # number of demand (read+write) MSHR hits
system.cpu01.icache.overall_mshr_hits::cpu01.inst           23                       # number of overall MSHR hits
system.cpu01.icache.overall_mshr_hits::total           23                       # number of overall MSHR hits
system.cpu01.icache.ReadReq_mshr_misses::cpu01.inst           51                       # number of ReadReq MSHR misses
system.cpu01.icache.ReadReq_mshr_misses::total           51                       # number of ReadReq MSHR misses
system.cpu01.icache.demand_mshr_misses::cpu01.inst           51                       # number of demand (read+write) MSHR misses
system.cpu01.icache.demand_mshr_misses::total           51                       # number of demand (read+write) MSHR misses
system.cpu01.icache.overall_mshr_misses::cpu01.inst           51                       # number of overall MSHR misses
system.cpu01.icache.overall_mshr_misses::total           51                       # number of overall MSHR misses
system.cpu01.icache.ReadReq_mshr_miss_latency::cpu01.inst      4194539                       # number of ReadReq MSHR miss cycles
system.cpu01.icache.ReadReq_mshr_miss_latency::total      4194539                       # number of ReadReq MSHR miss cycles
system.cpu01.icache.demand_mshr_miss_latency::cpu01.inst      4194539                       # number of demand (read+write) MSHR miss cycles
system.cpu01.icache.demand_mshr_miss_latency::total      4194539                       # number of demand (read+write) MSHR miss cycles
system.cpu01.icache.overall_mshr_miss_latency::cpu01.inst      4194539                       # number of overall MSHR miss cycles
system.cpu01.icache.overall_mshr_miss_latency::total      4194539                       # number of overall MSHR miss cycles
system.cpu01.icache.ReadReq_mshr_miss_rate::cpu01.inst     0.000181                       # mshr miss rate for ReadReq accesses
system.cpu01.icache.ReadReq_mshr_miss_rate::total     0.000181                       # mshr miss rate for ReadReq accesses
system.cpu01.icache.demand_mshr_miss_rate::cpu01.inst     0.000181                       # mshr miss rate for demand accesses
system.cpu01.icache.demand_mshr_miss_rate::total     0.000181                       # mshr miss rate for demand accesses
system.cpu01.icache.overall_mshr_miss_rate::cpu01.inst     0.000181                       # mshr miss rate for overall accesses
system.cpu01.icache.overall_mshr_miss_rate::total     0.000181                       # mshr miss rate for overall accesses
system.cpu01.icache.ReadReq_avg_mshr_miss_latency::cpu01.inst 82245.862745                       # average ReadReq mshr miss latency
system.cpu01.icache.ReadReq_avg_mshr_miss_latency::total 82245.862745                       # average ReadReq mshr miss latency
system.cpu01.icache.demand_avg_mshr_miss_latency::cpu01.inst 82245.862745                       # average overall mshr miss latency
system.cpu01.icache.demand_avg_mshr_miss_latency::total 82245.862745                       # average overall mshr miss latency
system.cpu01.icache.overall_avg_mshr_miss_latency::cpu01.inst 82245.862745                       # average overall mshr miss latency
system.cpu01.icache.overall_avg_mshr_miss_latency::total 82245.862745                       # average overall mshr miss latency
system.cpu01.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu02.branchPred.lookups                276676                       # Number of BP lookups
system.cpu02.branchPred.condPredicted          271300                       # Number of conditional branches predicted
system.cpu02.branchPred.condIncorrect            1711                       # Number of conditional branches incorrect
system.cpu02.branchPred.BTBLookups             211679                       # Number of BTB lookups
system.cpu02.branchPred.BTBHits                207727                       # Number of BTB hits
system.cpu02.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu02.branchPred.BTBHitPct           98.133022                       # BTB Hit Percentage
system.cpu02.branchPred.usedRAS                  2898                       # Number of times the RAS was used to get a target.
system.cpu02.branchPred.RASInCorrect                1                       # Number of incorrect RAS predictions.
system.cpu02.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu02.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu02.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu02.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu02.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu02.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu02.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu02.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu02.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu02.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu02.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu02.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu02.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu02.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu02.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu02.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu02.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu02.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu02.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu02.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu02.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu02.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu02.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu02.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu02.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu02.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu02.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu02.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu02.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu02.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu02.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu02.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu02.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu02.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu02.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu02.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu02.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu02.dtb.inst_hits                          0                       # ITB inst hits
system.cpu02.dtb.inst_misses                        0                       # ITB inst misses
system.cpu02.dtb.read_hits                          0                       # DTB read hits
system.cpu02.dtb.read_misses                        0                       # DTB read misses
system.cpu02.dtb.write_hits                         0                       # DTB write hits
system.cpu02.dtb.write_misses                       0                       # DTB write misses
system.cpu02.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu02.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu02.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu02.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu02.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu02.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu02.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu02.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu02.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu02.dtb.read_accesses                      0                       # DTB read accesses
system.cpu02.dtb.write_accesses                     0                       # DTB write accesses
system.cpu02.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu02.dtb.hits                               0                       # DTB hits
system.cpu02.dtb.misses                             0                       # DTB misses
system.cpu02.dtb.accesses                           0                       # DTB accesses
system.cpu02.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu02.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu02.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu02.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu02.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu02.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu02.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu02.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu02.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu02.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu02.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu02.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu02.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu02.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu02.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu02.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu02.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu02.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu02.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu02.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu02.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu02.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu02.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu02.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu02.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu02.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu02.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu02.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu02.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu02.itb.walker.walks                       0                       # Table walker walks requested
system.cpu02.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu02.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu02.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu02.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu02.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu02.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu02.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu02.itb.inst_hits                          0                       # ITB inst hits
system.cpu02.itb.inst_misses                        0                       # ITB inst misses
system.cpu02.itb.read_hits                          0                       # DTB read hits
system.cpu02.itb.read_misses                        0                       # DTB read misses
system.cpu02.itb.write_hits                         0                       # DTB write hits
system.cpu02.itb.write_misses                       0                       # DTB write misses
system.cpu02.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu02.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu02.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu02.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu02.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu02.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu02.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu02.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu02.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu02.itb.read_accesses                      0                       # DTB read accesses
system.cpu02.itb.write_accesses                     0                       # DTB write accesses
system.cpu02.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu02.itb.hits                               0                       # DTB hits
system.cpu02.itb.misses                             0                       # DTB misses
system.cpu02.itb.accesses                           0                       # DTB accesses
system.cpu02.numCycles                        2588826                       # number of cpu cycles simulated
system.cpu02.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu02.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu02.fetch.icacheStallCycles           283972                       # Number of cycles fetch is stalled on an Icache miss
system.cpu02.fetch.Insts                      2606038                       # Number of instructions fetch has processed
system.cpu02.fetch.Branches                    276676                       # Number of branches that fetch encountered
system.cpu02.fetch.predictedBranches           210625                       # Number of branches that fetch has predicted taken
system.cpu02.fetch.Cycles                     2300175                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu02.fetch.SquashCycles                  4573                       # Number of cycles fetch has spent squashing
system.cpu02.fetch.MiscStallCycles                  1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu02.fetch.NoActiveThreadStallCycles            1                       # Number of stall cycles due to no active thread to fetch from
system.cpu02.fetch.PendingTrapStallCycles            6                       # Number of stall cycles due to pending traps
system.cpu02.fetch.CacheLines                  281416                       # Number of cache lines fetched
system.cpu02.fetch.IcacheSquashes                  78                       # Number of outstanding Icache misses that were squashed
system.cpu02.fetch.rateDist::samples          2586441                       # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::mean            1.017301                       # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::stdev           2.345551                       # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::0                2088899     80.76%     80.76% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::1                  61144      2.36%     83.13% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::2                  38280      1.48%     84.61% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::3                  37109      1.43%     86.04% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::4                  37961      1.47%     87.51% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::5                  48218      1.86%     89.37% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::6                  48681      1.88%     91.26% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::7                 112055      4.33%     95.59% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::8                 114094      4.41%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::total            2586441                       # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.branchRate                0.106873                       # Number of branch fetches per cycle
system.cpu02.fetch.rate                      1.006649                       # Number of inst fetches per cycle
system.cpu02.decode.IdleCycles                  99006                       # Number of cycles decode is idle
system.cpu02.decode.BlockedCycles             2160744                       # Number of cycles decode is blocked
system.cpu02.decode.RunCycles                   70771                       # Number of cycles decode is running
system.cpu02.decode.UnblockCycles              253662                       # Number of cycles decode is unblocking
system.cpu02.decode.SquashCycles                 2257                       # Number of cycles decode is squashing
system.cpu02.decode.BranchResolved               2408                       # Number of times decode resolved a branch
system.cpu02.decode.BranchMispred                  29                       # Number of times decode detected a branch misprediction
system.cpu02.decode.DecodedInsts              2549468                       # Number of instructions handled by decode
system.cpu02.decode.SquashedInsts                 118                       # Number of squashed instructions handled by decode
system.cpu02.rename.SquashCycles                 2257                       # Number of cycles rename is squashing
system.cpu02.rename.IdleCycles                 153527                       # Number of cycles rename is idle
system.cpu02.rename.BlockCycles               1110763                       # Number of cycles rename is blocking
system.cpu02.rename.serializeStallCycles        21675                       # count of cycles rename stalled for serializing inst
system.cpu02.rename.RunCycles                  230085                       # Number of cycles rename is running
system.cpu02.rename.UnblockCycles             1068133                       # Number of cycles rename is unblocking
system.cpu02.rename.RenamedInsts              2533323                       # Number of instructions processed by rename
system.cpu02.rename.ROBFullEvents                   2                       # Number of times rename has blocked due to ROB full
system.cpu02.rename.IQFullEvents              1015846                       # Number of times rename has blocked due to IQ full
system.cpu02.rename.LQFullEvents                14193                       # Number of times rename has blocked due to LQ full
system.cpu02.rename.RenamedOperands           3623338                       # Number of destination operands rename has renamed
system.cpu02.rename.RenameLookups            12452964                       # Number of register rename lookups that rename has made
system.cpu02.rename.int_rename_lookups        4042671                       # Number of integer rename lookups
system.cpu02.rename.CommittedMaps             3533521                       # Number of HB maps that are committed
system.cpu02.rename.UndoneMaps                  89817                       # Number of HB maps that are undone due to squashing
system.cpu02.rename.serializingInsts              595                       # count of serializing insts renamed
system.cpu02.rename.tempSerializingInsts          597                       # count of temporary serializing insts renamed
system.cpu02.rename.skidInsts                 1556000                       # count of insts added to the skid buffer
system.cpu02.memDep0.insertedLoads             602733                       # Number of loads inserted to the mem dependence unit.
system.cpu02.memDep0.insertedStores             13837                       # Number of stores inserted to the mem dependence unit.
system.cpu02.memDep0.conflictingLoads            7327                       # Number of conflicting loads.
system.cpu02.memDep0.conflictingStores           6867                       # Number of conflicting stores.
system.cpu02.iq.iqInstsAdded                  2521520                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu02.iq.iqNonSpecInstsAdded              1170                       # Number of non-speculative instructions added to the IQ
system.cpu02.iq.iqInstsIssued                 4320889                       # Number of instructions issued
system.cpu02.iq.iqSquashedInstsIssued             614                       # Number of squashed instructions issued
system.cpu02.iq.iqSquashedInstsExamined         39758                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu02.iq.iqSquashedOperandsExamined       107192                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu02.iq.iqSquashedNonSpecRemoved           21                       # Number of squashed non-spec instructions that were removed
system.cpu02.iq.issued_per_cycle::samples      2586441                       # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::mean       1.670593                       # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::stdev      1.898112                       # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::0            971691     37.57%     37.57% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::1            658563     25.46%     63.03% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::2            191717      7.41%     70.44% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::3            233802      9.04%     79.48% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::4            222711      8.61%     88.09% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::5            221495      8.56%     96.66% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::6             30459      1.18%     97.83% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::7             51611      2.00%     99.83% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::8              4392      0.17%    100.00% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::total       2586441                       # Number of insts issued each cycle
system.cpu02.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu02.iq.fu_full::IntAlu                 38970      9.10%      9.10% # attempts to use FU when none available
system.cpu02.iq.fu_full::IntMult                   25      0.01%      9.10% # attempts to use FU when none available
system.cpu02.iq.fu_full::IntDiv                     0      0.00%      9.10% # attempts to use FU when none available
system.cpu02.iq.fu_full::FloatAdd                   0      0.00%      9.10% # attempts to use FU when none available
system.cpu02.iq.fu_full::FloatCmp                   0      0.00%      9.10% # attempts to use FU when none available
system.cpu02.iq.fu_full::FloatCvt                   0      0.00%      9.10% # attempts to use FU when none available
system.cpu02.iq.fu_full::FloatMult                  0      0.00%      9.10% # attempts to use FU when none available
system.cpu02.iq.fu_full::FloatDiv                   0      0.00%      9.10% # attempts to use FU when none available
system.cpu02.iq.fu_full::FloatSqrt                  0      0.00%      9.10% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdAdd                    0      0.00%      9.10% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdAddAcc                 0      0.00%      9.10% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdAlu                    0      0.00%      9.10% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdCmp                    0      0.00%      9.10% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdCvt                    0      0.00%      9.10% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdMisc                   0      0.00%      9.10% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdMult                   0      0.00%      9.10% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdMultAcc                0      0.00%      9.10% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdShift                  0      0.00%      9.10% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdShiftAcc               0      0.00%      9.10% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdSqrt                   0      0.00%      9.10% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatAdd               0      0.00%      9.10% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatAlu               0      0.00%      9.10% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatCmp               0      0.00%      9.10% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatCvt               0      0.00%      9.10% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatDiv               0      0.00%      9.10% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatMisc              0      0.00%      9.10% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatMult              0      0.00%      9.10% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatMultAcc            0      0.00%      9.10% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatSqrt              0      0.00%      9.10% # attempts to use FU when none available
system.cpu02.iq.fu_full::MemRead               388747     90.76%     99.86% # attempts to use FU when none available
system.cpu02.iq.fu_full::MemWrite                 587      0.14%    100.00% # attempts to use FU when none available
system.cpu02.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu02.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu02.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu02.iq.FU_type_0::IntAlu             1493448     34.56%     34.56% # Type of FU issued
system.cpu02.iq.FU_type_0::IntMult             393220      9.10%     43.66% # Type of FU issued
system.cpu02.iq.FU_type_0::IntDiv                   0      0.00%     43.66% # Type of FU issued
system.cpu02.iq.FU_type_0::FloatAdd                 0      0.00%     43.66% # Type of FU issued
system.cpu02.iq.FU_type_0::FloatCmp                 0      0.00%     43.66% # Type of FU issued
system.cpu02.iq.FU_type_0::FloatCvt                 0      0.00%     43.66% # Type of FU issued
system.cpu02.iq.FU_type_0::FloatMult                0      0.00%     43.66% # Type of FU issued
system.cpu02.iq.FU_type_0::FloatDiv                 0      0.00%     43.66% # Type of FU issued
system.cpu02.iq.FU_type_0::FloatSqrt                0      0.00%     43.66% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdAdd                  0      0.00%     43.66% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdAddAcc               0      0.00%     43.66% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdAlu                  0      0.00%     43.66% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdCmp                  0      0.00%     43.66% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdCvt                  0      0.00%     43.66% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdMisc                 0      0.00%     43.66% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdMult                 0      0.00%     43.66% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdMultAcc              0      0.00%     43.66% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdShift                0      0.00%     43.66% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdShiftAcc             0      0.00%     43.66% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdSqrt                 0      0.00%     43.66% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatAdd             0      0.00%     43.66% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatAlu             0      0.00%     43.66% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatCmp             0      0.00%     43.66% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatCvt             0      0.00%     43.66% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatDiv             0      0.00%     43.66% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatMisc            0      0.00%     43.66% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatMult            0      0.00%     43.66% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     43.66% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatSqrt            0      0.00%     43.66% # Type of FU issued
system.cpu02.iq.FU_type_0::MemRead            2420641     56.02%     99.69% # Type of FU issued
system.cpu02.iq.FU_type_0::MemWrite             13580      0.31%    100.00% # Type of FU issued
system.cpu02.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu02.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu02.iq.FU_type_0::total              4320889                       # Type of FU issued
system.cpu02.iq.rate                         1.669053                       # Inst issue rate
system.cpu02.iq.fu_busy_cnt                    428329                       # FU busy when requested
system.cpu02.iq.fu_busy_rate                 0.099130                       # FU busy rate (busy events/executed inst)
system.cpu02.iq.int_inst_queue_reads         11657162                       # Number of integer instruction queue reads
system.cpu02.iq.int_inst_queue_writes         2562463                       # Number of integer instruction queue writes
system.cpu02.iq.int_inst_queue_wakeup_accesses      2500136                       # Number of integer instruction queue wakeup accesses
system.cpu02.iq.fp_inst_queue_reads                 0                       # Number of floating instruction queue reads
system.cpu02.iq.fp_inst_queue_writes                0                       # Number of floating instruction queue writes
system.cpu02.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu02.iq.int_alu_accesses              4749218                       # Number of integer alu accesses
system.cpu02.iq.fp_alu_accesses                     0                       # Number of floating point alu accesses
system.cpu02.iew.lsq.thread0.forwLoads             21                       # Number of loads that had data forwarded from stores
system.cpu02.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu02.iew.lsq.thread0.squashedLoads         5176                       # Number of loads squashed
system.cpu02.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu02.iew.lsq.thread0.memOrderViolation           15                       # Number of memory ordering violations
system.cpu02.iew.lsq.thread0.squashedStores          467                       # Number of stores squashed
system.cpu02.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu02.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu02.iew.lsq.thread0.rescheduledLoads          582                       # Number of loads that were rescheduled
system.cpu02.iew.lsq.thread0.cacheBlocked      1819447                       # Number of times an access to memory failed due to the cache being blocked
system.cpu02.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu02.iew.iewSquashCycles                 2257                       # Number of cycles IEW is squashing
system.cpu02.iew.iewBlockCycles                286230                       # Number of cycles IEW is blocking
system.cpu02.iew.iewUnblockCycles               26533                       # Number of cycles IEW is unblocking
system.cpu02.iew.iewDispatchedInsts           2522693                       # Number of instructions dispatched to IQ
system.cpu02.iew.iewDispSquashedInsts             128                       # Number of squashed instructions skipped by dispatch
system.cpu02.iew.iewDispLoadInsts              602733                       # Number of dispatched load instructions
system.cpu02.iew.iewDispStoreInsts              13837                       # Number of dispatched store instructions
system.cpu02.iew.iewDispNonSpecInsts              580                       # Number of dispatched non-speculative instructions
system.cpu02.iew.iewIQFullEvents                 6139                       # Number of times the IQ has become full, causing a stall
system.cpu02.iew.iewLSQFullEvents                 956                       # Number of times the LSQ has become full, causing a stall
system.cpu02.iew.memOrderViolationEvents           15                       # Number of memory order violations
system.cpu02.iew.predictedTakenIncorrect         1609                       # Number of branches that were predicted taken incorrectly
system.cpu02.iew.predictedNotTakenIncorrect           77                       # Number of branches that were predicted not taken incorrectly
system.cpu02.iew.branchMispredicts               1686                       # Number of branch mispredicts detected at execute
system.cpu02.iew.iewExecutedInsts             4320118                       # Number of executed instructions
system.cpu02.iew.iewExecLoadInsts             2420013                       # Number of load instructions executed
system.cpu02.iew.iewExecSquashedInsts             771                       # Number of squashed instructions skipped in execute
system.cpu02.iew.exec_swp                           0                       # number of swp insts executed
system.cpu02.iew.exec_nop                           3                       # number of nop insts executed
system.cpu02.iew.exec_refs                    2433547                       # number of memory reference insts executed
system.cpu02.iew.exec_branches                 255211                       # Number of branches executed
system.cpu02.iew.exec_stores                    13534                       # Number of stores executed
system.cpu02.iew.exec_rate                   1.668756                       # Inst execution rate
system.cpu02.iew.wb_sent                      2501296                       # cumulative count of insts sent to commit
system.cpu02.iew.wb_count                     2500136                       # cumulative count of insts written-back
system.cpu02.iew.wb_producers                 1731655                       # num instructions producing a value
system.cpu02.iew.wb_consumers                 2658316                       # num instructions consuming a value
system.cpu02.iew.wb_penalized                       0                       # number of instrctions required to write to 'other' IQ
system.cpu02.iew.wb_rate                     0.965741                       # insts written-back per cycle
system.cpu02.iew.wb_fanout                   0.651411                       # average fanout of values written-back
system.cpu02.iew.wb_penalized_rate                  0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu02.commit.commitSquashedInsts         39761                       # The number of squashed insts skipped by commit
system.cpu02.commit.commitNonSpecStalls          1149                       # The number of times commit has been forced to stall to communicate backwards
system.cpu02.commit.branchMispredicts            1682                       # The number of times a branch was mispredicted
system.cpu02.commit.committed_per_cycle::samples      2579918                       # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::mean     0.962407                       # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::stdev     1.734557                       # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::0      1602426     62.11%     62.11% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::1       398013     15.43%     77.54% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::2       253270      9.82%     87.36% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::3       126685      4.91%     92.27% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::4         5608      0.22%     92.48% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::5       121228      4.70%     97.18% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::6         2160      0.08%     97.27% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::7         7432      0.29%     97.55% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::8        63096      2.45%    100.00% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::total      2579918                       # Number of insts commited each cycle
system.cpu02.commit.committedInsts            2465413                       # Number of instructions committed
system.cpu02.commit.committedOps              2482932                       # Number of ops (including micro ops) committed
system.cpu02.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu02.commit.refs                       610927                       # Number of memory references committed
system.cpu02.commit.loads                      597557                       # Number of loads committed
system.cpu02.commit.membars                       575                       # Number of memory barriers committed
system.cpu02.commit.branches                   252118                       # Number of branches committed
system.cpu02.commit.fp_insts                        0                       # Number of committed floating point instructions.
system.cpu02.commit.int_insts                 2233660                       # Number of committed integer instructions.
system.cpu02.commit.function_calls               1711                       # Number of function calls committed.
system.cpu02.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu02.commit.op_class_0::IntAlu        1478786     59.56%     59.56% # Class of committed instruction
system.cpu02.commit.op_class_0::IntMult        393219     15.84%     75.39% # Class of committed instruction
system.cpu02.commit.op_class_0::IntDiv              0      0.00%     75.39% # Class of committed instruction
system.cpu02.commit.op_class_0::FloatAdd            0      0.00%     75.39% # Class of committed instruction
system.cpu02.commit.op_class_0::FloatCmp            0      0.00%     75.39% # Class of committed instruction
system.cpu02.commit.op_class_0::FloatCvt            0      0.00%     75.39% # Class of committed instruction
system.cpu02.commit.op_class_0::FloatMult            0      0.00%     75.39% # Class of committed instruction
system.cpu02.commit.op_class_0::FloatDiv            0      0.00%     75.39% # Class of committed instruction
system.cpu02.commit.op_class_0::FloatSqrt            0      0.00%     75.39% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdAdd             0      0.00%     75.39% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdAddAcc            0      0.00%     75.39% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdAlu             0      0.00%     75.39% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdCmp             0      0.00%     75.39% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdCvt             0      0.00%     75.39% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdMisc            0      0.00%     75.39% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdMult            0      0.00%     75.39% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdMultAcc            0      0.00%     75.39% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdShift            0      0.00%     75.39% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdShiftAcc            0      0.00%     75.39% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdSqrt            0      0.00%     75.39% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatAdd            0      0.00%     75.39% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatAlu            0      0.00%     75.39% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatCmp            0      0.00%     75.39% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatCvt            0      0.00%     75.39% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatDiv            0      0.00%     75.39% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatMisc            0      0.00%     75.39% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatMult            0      0.00%     75.39% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatMultAcc            0      0.00%     75.39% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatSqrt            0      0.00%     75.39% # Class of committed instruction
system.cpu02.commit.op_class_0::MemRead        597557     24.07%     99.46% # Class of committed instruction
system.cpu02.commit.op_class_0::MemWrite        13370      0.54%    100.00% # Class of committed instruction
system.cpu02.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu02.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu02.commit.op_class_0::total         2482932                       # Class of committed instruction
system.cpu02.commit.bw_lim_events               63096                       # number cycles where commit BW limit reached
system.cpu02.rob.rob_reads                    5032161                       # The number of ROB reads
system.cpu02.rob.rob_writes                   5051912                       # The number of ROB writes
system.cpu02.timesIdled                            25                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu02.idleCycles                          2385                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu02.quiesceCycles                     400927                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu02.committedInsts                   2465413                       # Number of Instructions Simulated
system.cpu02.committedOps                     2482932                       # Number of Ops (including micro ops) Simulated
system.cpu02.cpi                             1.050058                       # CPI: Cycles Per Instruction
system.cpu02.cpi_total                       1.050058                       # CPI: Total CPI of All Threads
system.cpu02.ipc                             0.952329                       # IPC: Instructions Per Cycle
system.cpu02.ipc_total                       0.952329                       # IPC: Total IPC of All Threads
system.cpu02.int_regfile_reads                6202814                       # number of integer regfile reads
system.cpu02.int_regfile_writes               2058978                       # number of integer regfile writes
system.cpu02.fp_regfile_writes                    160                       # number of floating regfile writes
system.cpu02.cc_regfile_reads                14763930                       # number of cc regfile reads
system.cpu02.cc_regfile_writes                1507416                       # number of cc regfile writes
system.cpu02.misc_regfile_reads                638681                       # number of misc regfile reads
system.cpu02.misc_regfile_writes                   36                       # number of misc regfile writes
system.cpu02.dcache.tags.replacements          132403                       # number of replacements
system.cpu02.dcache.tags.tagsinuse         836.963686                       # Cycle average of tags in use
system.cpu02.dcache.tags.total_refs            344396                       # Total number of references to valid blocks.
system.cpu02.dcache.tags.sampled_refs          133425                       # Sample count of references to valid blocks.
system.cpu02.dcache.tags.avg_refs            2.581195                       # Average number of references to valid blocks.
system.cpu02.dcache.tags.warmup_cycle       349484500                       # Cycle when the warmup percentage was hit.
system.cpu02.dcache.tags.occ_blocks::cpu02.data   836.963686                       # Average occupied blocks per requestor
system.cpu02.dcache.tags.occ_percent::cpu02.data     0.817347                       # Average percentage of cache occupancy
system.cpu02.dcache.tags.occ_percent::total     0.817347                       # Average percentage of cache occupancy
system.cpu02.dcache.tags.occ_task_id_blocks::1024         1022                       # Occupied blocks per task id
system.cpu02.dcache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu02.dcache.tags.age_task_id_blocks_1024::1          384                       # Occupied blocks per task id
system.cpu02.dcache.tags.age_task_id_blocks_1024::2          635                       # Occupied blocks per task id
system.cpu02.dcache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu02.dcache.tags.tag_accesses         1363761                       # Number of tag accesses
system.cpu02.dcache.tags.data_accesses        1363761                       # Number of data accesses
system.cpu02.dcache.ReadReq_hits::cpu02.data       333100                       # number of ReadReq hits
system.cpu02.dcache.ReadReq_hits::total        333100                       # number of ReadReq hits
system.cpu02.dcache.WriteReq_hits::cpu02.data        11289                       # number of WriteReq hits
system.cpu02.dcache.WriteReq_hits::total        11289                       # number of WriteReq hits
system.cpu02.dcache.SoftPFReq_hits::cpu02.data            2                       # number of SoftPFReq hits
system.cpu02.dcache.SoftPFReq_hits::total            2                       # number of SoftPFReq hits
system.cpu02.dcache.demand_hits::cpu02.data       344389                       # number of demand (read+write) hits
system.cpu02.dcache.demand_hits::total         344389                       # number of demand (read+write) hits
system.cpu02.dcache.overall_hits::cpu02.data       344391                       # number of overall hits
system.cpu02.dcache.overall_hits::total        344391                       # number of overall hits
system.cpu02.dcache.ReadReq_misses::cpu02.data       268685                       # number of ReadReq misses
system.cpu02.dcache.ReadReq_misses::total       268685                       # number of ReadReq misses
system.cpu02.dcache.WriteReq_misses::cpu02.data         2070                       # number of WriteReq misses
system.cpu02.dcache.WriteReq_misses::total         2070                       # number of WriteReq misses
system.cpu02.dcache.SoftPFReq_misses::cpu02.data            4                       # number of SoftPFReq misses
system.cpu02.dcache.SoftPFReq_misses::total            4                       # number of SoftPFReq misses
system.cpu02.dcache.LoadLockedReq_misses::cpu02.data            8                       # number of LoadLockedReq misses
system.cpu02.dcache.LoadLockedReq_misses::total            8                       # number of LoadLockedReq misses
system.cpu02.dcache.StoreCondReq_misses::cpu02.data            3                       # number of StoreCondReq misses
system.cpu02.dcache.StoreCondReq_misses::total            3                       # number of StoreCondReq misses
system.cpu02.dcache.demand_misses::cpu02.data       270755                       # number of demand (read+write) misses
system.cpu02.dcache.demand_misses::total       270755                       # number of demand (read+write) misses
system.cpu02.dcache.overall_misses::cpu02.data       270759                       # number of overall misses
system.cpu02.dcache.overall_misses::total       270759                       # number of overall misses
system.cpu02.dcache.ReadReq_miss_latency::cpu02.data   8765958371                       # number of ReadReq miss cycles
system.cpu02.dcache.ReadReq_miss_latency::total   8765958371                       # number of ReadReq miss cycles
system.cpu02.dcache.WriteReq_miss_latency::cpu02.data    120102330                       # number of WriteReq miss cycles
system.cpu02.dcache.WriteReq_miss_latency::total    120102330                       # number of WriteReq miss cycles
system.cpu02.dcache.LoadLockedReq_miss_latency::cpu02.data        46998                       # number of LoadLockedReq miss cycles
system.cpu02.dcache.LoadLockedReq_miss_latency::total        46998                       # number of LoadLockedReq miss cycles
system.cpu02.dcache.StoreCondReq_miss_latency::cpu02.data        12000                       # number of StoreCondReq miss cycles
system.cpu02.dcache.StoreCondReq_miss_latency::total        12000                       # number of StoreCondReq miss cycles
system.cpu02.dcache.demand_miss_latency::cpu02.data   8886060701                       # number of demand (read+write) miss cycles
system.cpu02.dcache.demand_miss_latency::total   8886060701                       # number of demand (read+write) miss cycles
system.cpu02.dcache.overall_miss_latency::cpu02.data   8886060701                       # number of overall miss cycles
system.cpu02.dcache.overall_miss_latency::total   8886060701                       # number of overall miss cycles
system.cpu02.dcache.ReadReq_accesses::cpu02.data       601785                       # number of ReadReq accesses(hits+misses)
system.cpu02.dcache.ReadReq_accesses::total       601785                       # number of ReadReq accesses(hits+misses)
system.cpu02.dcache.WriteReq_accesses::cpu02.data        13359                       # number of WriteReq accesses(hits+misses)
system.cpu02.dcache.WriteReq_accesses::total        13359                       # number of WriteReq accesses(hits+misses)
system.cpu02.dcache.SoftPFReq_accesses::cpu02.data            6                       # number of SoftPFReq accesses(hits+misses)
system.cpu02.dcache.SoftPFReq_accesses::total            6                       # number of SoftPFReq accesses(hits+misses)
system.cpu02.dcache.LoadLockedReq_accesses::cpu02.data            8                       # number of LoadLockedReq accesses(hits+misses)
system.cpu02.dcache.LoadLockedReq_accesses::total            8                       # number of LoadLockedReq accesses(hits+misses)
system.cpu02.dcache.StoreCondReq_accesses::cpu02.data            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu02.dcache.StoreCondReq_accesses::total            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu02.dcache.demand_accesses::cpu02.data       615144                       # number of demand (read+write) accesses
system.cpu02.dcache.demand_accesses::total       615144                       # number of demand (read+write) accesses
system.cpu02.dcache.overall_accesses::cpu02.data       615150                       # number of overall (read+write) accesses
system.cpu02.dcache.overall_accesses::total       615150                       # number of overall (read+write) accesses
system.cpu02.dcache.ReadReq_miss_rate::cpu02.data     0.446480                       # miss rate for ReadReq accesses
system.cpu02.dcache.ReadReq_miss_rate::total     0.446480                       # miss rate for ReadReq accesses
system.cpu02.dcache.WriteReq_miss_rate::cpu02.data     0.154952                       # miss rate for WriteReq accesses
system.cpu02.dcache.WriteReq_miss_rate::total     0.154952                       # miss rate for WriteReq accesses
system.cpu02.dcache.SoftPFReq_miss_rate::cpu02.data     0.666667                       # miss rate for SoftPFReq accesses
system.cpu02.dcache.SoftPFReq_miss_rate::total     0.666667                       # miss rate for SoftPFReq accesses
system.cpu02.dcache.LoadLockedReq_miss_rate::cpu02.data            1                       # miss rate for LoadLockedReq accesses
system.cpu02.dcache.LoadLockedReq_miss_rate::total            1                       # miss rate for LoadLockedReq accesses
system.cpu02.dcache.StoreCondReq_miss_rate::cpu02.data            1                       # miss rate for StoreCondReq accesses
system.cpu02.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu02.dcache.demand_miss_rate::cpu02.data     0.440149                       # miss rate for demand accesses
system.cpu02.dcache.demand_miss_rate::total     0.440149                       # miss rate for demand accesses
system.cpu02.dcache.overall_miss_rate::cpu02.data     0.440151                       # miss rate for overall accesses
system.cpu02.dcache.overall_miss_rate::total     0.440151                       # miss rate for overall accesses
system.cpu02.dcache.ReadReq_avg_miss_latency::cpu02.data 32625.410317                       # average ReadReq miss latency
system.cpu02.dcache.ReadReq_avg_miss_latency::total 32625.410317                       # average ReadReq miss latency
system.cpu02.dcache.WriteReq_avg_miss_latency::cpu02.data 58020.449275                       # average WriteReq miss latency
system.cpu02.dcache.WriteReq_avg_miss_latency::total 58020.449275                       # average WriteReq miss latency
system.cpu02.dcache.LoadLockedReq_avg_miss_latency::cpu02.data  5874.750000                       # average LoadLockedReq miss latency
system.cpu02.dcache.LoadLockedReq_avg_miss_latency::total  5874.750000                       # average LoadLockedReq miss latency
system.cpu02.dcache.StoreCondReq_avg_miss_latency::cpu02.data         4000                       # average StoreCondReq miss latency
system.cpu02.dcache.StoreCondReq_avg_miss_latency::total         4000                       # average StoreCondReq miss latency
system.cpu02.dcache.demand_avg_miss_latency::cpu02.data 32819.562708                       # average overall miss latency
system.cpu02.dcache.demand_avg_miss_latency::total 32819.562708                       # average overall miss latency
system.cpu02.dcache.overall_avg_miss_latency::cpu02.data 32819.077855                       # average overall miss latency
system.cpu02.dcache.overall_avg_miss_latency::total 32819.077855                       # average overall miss latency
system.cpu02.dcache.blocked_cycles::no_mshrs      2144634                       # number of cycles access was blocked
system.cpu02.dcache.blocked_cycles::no_targets          329                       # number of cycles access was blocked
system.cpu02.dcache.blocked::no_mshrs          132822                       # number of cycles access was blocked
system.cpu02.dcache.blocked::no_targets             2                       # number of cycles access was blocked
system.cpu02.dcache.avg_blocked_cycles::no_mshrs    16.146678                       # average number of cycles each access was blocked
system.cpu02.dcache.avg_blocked_cycles::no_targets   164.500000                       # average number of cycles each access was blocked
system.cpu02.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu02.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu02.dcache.writebacks::writebacks         6226                       # number of writebacks
system.cpu02.dcache.writebacks::total            6226                       # number of writebacks
system.cpu02.dcache.ReadReq_mshr_hits::cpu02.data       136287                       # number of ReadReq MSHR hits
system.cpu02.dcache.ReadReq_mshr_hits::total       136287                       # number of ReadReq MSHR hits
system.cpu02.dcache.WriteReq_mshr_hits::cpu02.data         1039                       # number of WriteReq MSHR hits
system.cpu02.dcache.WriteReq_mshr_hits::total         1039                       # number of WriteReq MSHR hits
system.cpu02.dcache.demand_mshr_hits::cpu02.data       137326                       # number of demand (read+write) MSHR hits
system.cpu02.dcache.demand_mshr_hits::total       137326                       # number of demand (read+write) MSHR hits
system.cpu02.dcache.overall_mshr_hits::cpu02.data       137326                       # number of overall MSHR hits
system.cpu02.dcache.overall_mshr_hits::total       137326                       # number of overall MSHR hits
system.cpu02.dcache.ReadReq_mshr_misses::cpu02.data       132398                       # number of ReadReq MSHR misses
system.cpu02.dcache.ReadReq_mshr_misses::total       132398                       # number of ReadReq MSHR misses
system.cpu02.dcache.WriteReq_mshr_misses::cpu02.data         1031                       # number of WriteReq MSHR misses
system.cpu02.dcache.WriteReq_mshr_misses::total         1031                       # number of WriteReq MSHR misses
system.cpu02.dcache.SoftPFReq_mshr_misses::cpu02.data            3                       # number of SoftPFReq MSHR misses
system.cpu02.dcache.SoftPFReq_mshr_misses::total            3                       # number of SoftPFReq MSHR misses
system.cpu02.dcache.LoadLockedReq_mshr_misses::cpu02.data            8                       # number of LoadLockedReq MSHR misses
system.cpu02.dcache.LoadLockedReq_mshr_misses::total            8                       # number of LoadLockedReq MSHR misses
system.cpu02.dcache.StoreCondReq_mshr_misses::cpu02.data            3                       # number of StoreCondReq MSHR misses
system.cpu02.dcache.StoreCondReq_mshr_misses::total            3                       # number of StoreCondReq MSHR misses
system.cpu02.dcache.demand_mshr_misses::cpu02.data       133429                       # number of demand (read+write) MSHR misses
system.cpu02.dcache.demand_mshr_misses::total       133429                       # number of demand (read+write) MSHR misses
system.cpu02.dcache.overall_mshr_misses::cpu02.data       133432                       # number of overall MSHR misses
system.cpu02.dcache.overall_mshr_misses::total       133432                       # number of overall MSHR misses
system.cpu02.dcache.ReadReq_mshr_miss_latency::cpu02.data   4701016817                       # number of ReadReq MSHR miss cycles
system.cpu02.dcache.ReadReq_mshr_miss_latency::total   4701016817                       # number of ReadReq MSHR miss cycles
system.cpu02.dcache.WriteReq_mshr_miss_latency::cpu02.data     61810924                       # number of WriteReq MSHR miss cycles
system.cpu02.dcache.WriteReq_mshr_miss_latency::total     61810924                       # number of WriteReq MSHR miss cycles
system.cpu02.dcache.SoftPFReq_mshr_miss_latency::cpu02.data        16500                       # number of SoftPFReq MSHR miss cycles
system.cpu02.dcache.SoftPFReq_mshr_miss_latency::total        16500                       # number of SoftPFReq MSHR miss cycles
system.cpu02.dcache.LoadLockedReq_mshr_miss_latency::cpu02.data        33002                       # number of LoadLockedReq MSHR miss cycles
system.cpu02.dcache.LoadLockedReq_mshr_miss_latency::total        33002                       # number of LoadLockedReq MSHR miss cycles
system.cpu02.dcache.StoreCondReq_mshr_miss_latency::cpu02.data         7500                       # number of StoreCondReq MSHR miss cycles
system.cpu02.dcache.StoreCondReq_mshr_miss_latency::total         7500                       # number of StoreCondReq MSHR miss cycles
system.cpu02.dcache.demand_mshr_miss_latency::cpu02.data   4762827741                       # number of demand (read+write) MSHR miss cycles
system.cpu02.dcache.demand_mshr_miss_latency::total   4762827741                       # number of demand (read+write) MSHR miss cycles
system.cpu02.dcache.overall_mshr_miss_latency::cpu02.data   4762844241                       # number of overall MSHR miss cycles
system.cpu02.dcache.overall_mshr_miss_latency::total   4762844241                       # number of overall MSHR miss cycles
system.cpu02.dcache.ReadReq_mshr_miss_rate::cpu02.data     0.220009                       # mshr miss rate for ReadReq accesses
system.cpu02.dcache.ReadReq_mshr_miss_rate::total     0.220009                       # mshr miss rate for ReadReq accesses
system.cpu02.dcache.WriteReq_mshr_miss_rate::cpu02.data     0.077176                       # mshr miss rate for WriteReq accesses
system.cpu02.dcache.WriteReq_mshr_miss_rate::total     0.077176                       # mshr miss rate for WriteReq accesses
system.cpu02.dcache.SoftPFReq_mshr_miss_rate::cpu02.data     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu02.dcache.SoftPFReq_mshr_miss_rate::total     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu02.dcache.LoadLockedReq_mshr_miss_rate::cpu02.data            1                       # mshr miss rate for LoadLockedReq accesses
system.cpu02.dcache.LoadLockedReq_mshr_miss_rate::total            1                       # mshr miss rate for LoadLockedReq accesses
system.cpu02.dcache.StoreCondReq_mshr_miss_rate::cpu02.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu02.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu02.dcache.demand_mshr_miss_rate::cpu02.data     0.216907                       # mshr miss rate for demand accesses
system.cpu02.dcache.demand_mshr_miss_rate::total     0.216907                       # mshr miss rate for demand accesses
system.cpu02.dcache.overall_mshr_miss_rate::cpu02.data     0.216910                       # mshr miss rate for overall accesses
system.cpu02.dcache.overall_mshr_miss_rate::total     0.216910                       # mshr miss rate for overall accesses
system.cpu02.dcache.ReadReq_avg_mshr_miss_latency::cpu02.data 35506.705668                       # average ReadReq mshr miss latency
system.cpu02.dcache.ReadReq_avg_mshr_miss_latency::total 35506.705668                       # average ReadReq mshr miss latency
system.cpu02.dcache.WriteReq_avg_mshr_miss_latency::cpu02.data 59952.399612                       # average WriteReq mshr miss latency
system.cpu02.dcache.WriteReq_avg_mshr_miss_latency::total 59952.399612                       # average WriteReq mshr miss latency
system.cpu02.dcache.SoftPFReq_avg_mshr_miss_latency::cpu02.data         5500                       # average SoftPFReq mshr miss latency
system.cpu02.dcache.SoftPFReq_avg_mshr_miss_latency::total         5500                       # average SoftPFReq mshr miss latency
system.cpu02.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu02.data  4125.250000                       # average LoadLockedReq mshr miss latency
system.cpu02.dcache.LoadLockedReq_avg_mshr_miss_latency::total  4125.250000                       # average LoadLockedReq mshr miss latency
system.cpu02.dcache.StoreCondReq_avg_mshr_miss_latency::cpu02.data         2500                       # average StoreCondReq mshr miss latency
system.cpu02.dcache.StoreCondReq_avg_mshr_miss_latency::total         2500                       # average StoreCondReq mshr miss latency
system.cpu02.dcache.demand_avg_mshr_miss_latency::cpu02.data 35695.596467                       # average overall mshr miss latency
system.cpu02.dcache.demand_avg_mshr_miss_latency::total 35695.596467                       # average overall mshr miss latency
system.cpu02.dcache.overall_avg_mshr_miss_latency::cpu02.data 35694.917568                       # average overall mshr miss latency
system.cpu02.dcache.overall_avg_mshr_miss_latency::total 35694.917568                       # average overall mshr miss latency
system.cpu02.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu02.icache.tags.replacements               0                       # number of replacements
system.cpu02.icache.tags.tagsinuse          41.726434                       # Cycle average of tags in use
system.cpu02.icache.tags.total_refs            281339                       # Total number of references to valid blocks.
system.cpu02.icache.tags.sampled_refs              54                       # Sample count of references to valid blocks.
system.cpu02.icache.tags.avg_refs         5209.981481                       # Average number of references to valid blocks.
system.cpu02.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu02.icache.tags.occ_blocks::cpu02.inst    41.726434                       # Average occupied blocks per requestor
system.cpu02.icache.tags.occ_percent::cpu02.inst     0.081497                       # Average percentage of cache occupancy
system.cpu02.icache.tags.occ_percent::total     0.081497                       # Average percentage of cache occupancy
system.cpu02.icache.tags.occ_task_id_blocks::1024           54                       # Occupied blocks per task id
system.cpu02.icache.tags.age_task_id_blocks_1024::1            6                       # Occupied blocks per task id
system.cpu02.icache.tags.age_task_id_blocks_1024::3           48                       # Occupied blocks per task id
system.cpu02.icache.tags.occ_task_id_percent::1024     0.105469                       # Percentage of cache occupancy per task id
system.cpu02.icache.tags.tag_accesses          562886                       # Number of tag accesses
system.cpu02.icache.tags.data_accesses         562886                       # Number of data accesses
system.cpu02.icache.ReadReq_hits::cpu02.inst       281339                       # number of ReadReq hits
system.cpu02.icache.ReadReq_hits::total        281339                       # number of ReadReq hits
system.cpu02.icache.demand_hits::cpu02.inst       281339                       # number of demand (read+write) hits
system.cpu02.icache.demand_hits::total         281339                       # number of demand (read+write) hits
system.cpu02.icache.overall_hits::cpu02.inst       281339                       # number of overall hits
system.cpu02.icache.overall_hits::total        281339                       # number of overall hits
system.cpu02.icache.ReadReq_misses::cpu02.inst           77                       # number of ReadReq misses
system.cpu02.icache.ReadReq_misses::total           77                       # number of ReadReq misses
system.cpu02.icache.demand_misses::cpu02.inst           77                       # number of demand (read+write) misses
system.cpu02.icache.demand_misses::total           77                       # number of demand (read+write) misses
system.cpu02.icache.overall_misses::cpu02.inst           77                       # number of overall misses
system.cpu02.icache.overall_misses::total           77                       # number of overall misses
system.cpu02.icache.ReadReq_miss_latency::cpu02.inst      6537159                       # number of ReadReq miss cycles
system.cpu02.icache.ReadReq_miss_latency::total      6537159                       # number of ReadReq miss cycles
system.cpu02.icache.demand_miss_latency::cpu02.inst      6537159                       # number of demand (read+write) miss cycles
system.cpu02.icache.demand_miss_latency::total      6537159                       # number of demand (read+write) miss cycles
system.cpu02.icache.overall_miss_latency::cpu02.inst      6537159                       # number of overall miss cycles
system.cpu02.icache.overall_miss_latency::total      6537159                       # number of overall miss cycles
system.cpu02.icache.ReadReq_accesses::cpu02.inst       281416                       # number of ReadReq accesses(hits+misses)
system.cpu02.icache.ReadReq_accesses::total       281416                       # number of ReadReq accesses(hits+misses)
system.cpu02.icache.demand_accesses::cpu02.inst       281416                       # number of demand (read+write) accesses
system.cpu02.icache.demand_accesses::total       281416                       # number of demand (read+write) accesses
system.cpu02.icache.overall_accesses::cpu02.inst       281416                       # number of overall (read+write) accesses
system.cpu02.icache.overall_accesses::total       281416                       # number of overall (read+write) accesses
system.cpu02.icache.ReadReq_miss_rate::cpu02.inst     0.000274                       # miss rate for ReadReq accesses
system.cpu02.icache.ReadReq_miss_rate::total     0.000274                       # miss rate for ReadReq accesses
system.cpu02.icache.demand_miss_rate::cpu02.inst     0.000274                       # miss rate for demand accesses
system.cpu02.icache.demand_miss_rate::total     0.000274                       # miss rate for demand accesses
system.cpu02.icache.overall_miss_rate::cpu02.inst     0.000274                       # miss rate for overall accesses
system.cpu02.icache.overall_miss_rate::total     0.000274                       # miss rate for overall accesses
system.cpu02.icache.ReadReq_avg_miss_latency::cpu02.inst 84898.168831                       # average ReadReq miss latency
system.cpu02.icache.ReadReq_avg_miss_latency::total 84898.168831                       # average ReadReq miss latency
system.cpu02.icache.demand_avg_miss_latency::cpu02.inst 84898.168831                       # average overall miss latency
system.cpu02.icache.demand_avg_miss_latency::total 84898.168831                       # average overall miss latency
system.cpu02.icache.overall_avg_miss_latency::cpu02.inst 84898.168831                       # average overall miss latency
system.cpu02.icache.overall_avg_miss_latency::total 84898.168831                       # average overall miss latency
system.cpu02.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu02.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu02.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu02.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu02.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu02.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu02.icache.fast_writes                     0                       # number of fast writes performed
system.cpu02.icache.cache_copies                    0                       # number of cache copies performed
system.cpu02.icache.ReadReq_mshr_hits::cpu02.inst           23                       # number of ReadReq MSHR hits
system.cpu02.icache.ReadReq_mshr_hits::total           23                       # number of ReadReq MSHR hits
system.cpu02.icache.demand_mshr_hits::cpu02.inst           23                       # number of demand (read+write) MSHR hits
system.cpu02.icache.demand_mshr_hits::total           23                       # number of demand (read+write) MSHR hits
system.cpu02.icache.overall_mshr_hits::cpu02.inst           23                       # number of overall MSHR hits
system.cpu02.icache.overall_mshr_hits::total           23                       # number of overall MSHR hits
system.cpu02.icache.ReadReq_mshr_misses::cpu02.inst           54                       # number of ReadReq MSHR misses
system.cpu02.icache.ReadReq_mshr_misses::total           54                       # number of ReadReq MSHR misses
system.cpu02.icache.demand_mshr_misses::cpu02.inst           54                       # number of demand (read+write) MSHR misses
system.cpu02.icache.demand_mshr_misses::total           54                       # number of demand (read+write) MSHR misses
system.cpu02.icache.overall_mshr_misses::cpu02.inst           54                       # number of overall MSHR misses
system.cpu02.icache.overall_mshr_misses::total           54                       # number of overall MSHR misses
system.cpu02.icache.ReadReq_mshr_miss_latency::cpu02.inst      3464072                       # number of ReadReq MSHR miss cycles
system.cpu02.icache.ReadReq_mshr_miss_latency::total      3464072                       # number of ReadReq MSHR miss cycles
system.cpu02.icache.demand_mshr_miss_latency::cpu02.inst      3464072                       # number of demand (read+write) MSHR miss cycles
system.cpu02.icache.demand_mshr_miss_latency::total      3464072                       # number of demand (read+write) MSHR miss cycles
system.cpu02.icache.overall_mshr_miss_latency::cpu02.inst      3464072                       # number of overall MSHR miss cycles
system.cpu02.icache.overall_mshr_miss_latency::total      3464072                       # number of overall MSHR miss cycles
system.cpu02.icache.ReadReq_mshr_miss_rate::cpu02.inst     0.000192                       # mshr miss rate for ReadReq accesses
system.cpu02.icache.ReadReq_mshr_miss_rate::total     0.000192                       # mshr miss rate for ReadReq accesses
system.cpu02.icache.demand_mshr_miss_rate::cpu02.inst     0.000192                       # mshr miss rate for demand accesses
system.cpu02.icache.demand_mshr_miss_rate::total     0.000192                       # mshr miss rate for demand accesses
system.cpu02.icache.overall_mshr_miss_rate::cpu02.inst     0.000192                       # mshr miss rate for overall accesses
system.cpu02.icache.overall_mshr_miss_rate::total     0.000192                       # mshr miss rate for overall accesses
system.cpu02.icache.ReadReq_avg_mshr_miss_latency::cpu02.inst 64149.481481                       # average ReadReq mshr miss latency
system.cpu02.icache.ReadReq_avg_mshr_miss_latency::total 64149.481481                       # average ReadReq mshr miss latency
system.cpu02.icache.demand_avg_mshr_miss_latency::cpu02.inst 64149.481481                       # average overall mshr miss latency
system.cpu02.icache.demand_avg_mshr_miss_latency::total 64149.481481                       # average overall mshr miss latency
system.cpu02.icache.overall_avg_mshr_miss_latency::cpu02.inst 64149.481481                       # average overall mshr miss latency
system.cpu02.icache.overall_avg_mshr_miss_latency::total 64149.481481                       # average overall mshr miss latency
system.cpu02.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu03.branchPred.lookups                276400                       # Number of BP lookups
system.cpu03.branchPred.condPredicted          271057                       # Number of conditional branches predicted
system.cpu03.branchPred.condIncorrect            1697                       # Number of conditional branches incorrect
system.cpu03.branchPred.BTBLookups             273446                       # Number of BTB lookups
system.cpu03.branchPred.BTBHits                207606                       # Number of BTB hits
system.cpu03.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu03.branchPred.BTBHitPct           75.922120                       # BTB Hit Percentage
system.cpu03.branchPred.usedRAS                  2880                       # Number of times the RAS was used to get a target.
system.cpu03.branchPred.RASInCorrect                1                       # Number of incorrect RAS predictions.
system.cpu03.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu03.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu03.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu03.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu03.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu03.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu03.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu03.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu03.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu03.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu03.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu03.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu03.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu03.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu03.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu03.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu03.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu03.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu03.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu03.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu03.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu03.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu03.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu03.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu03.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu03.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu03.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu03.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu03.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu03.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu03.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu03.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu03.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu03.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu03.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu03.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu03.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu03.dtb.inst_hits                          0                       # ITB inst hits
system.cpu03.dtb.inst_misses                        0                       # ITB inst misses
system.cpu03.dtb.read_hits                          0                       # DTB read hits
system.cpu03.dtb.read_misses                        0                       # DTB read misses
system.cpu03.dtb.write_hits                         0                       # DTB write hits
system.cpu03.dtb.write_misses                       0                       # DTB write misses
system.cpu03.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu03.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu03.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu03.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu03.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu03.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu03.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu03.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu03.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu03.dtb.read_accesses                      0                       # DTB read accesses
system.cpu03.dtb.write_accesses                     0                       # DTB write accesses
system.cpu03.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu03.dtb.hits                               0                       # DTB hits
system.cpu03.dtb.misses                             0                       # DTB misses
system.cpu03.dtb.accesses                           0                       # DTB accesses
system.cpu03.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu03.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu03.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu03.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu03.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu03.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu03.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu03.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu03.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu03.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu03.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu03.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu03.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu03.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu03.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu03.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu03.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu03.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu03.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu03.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu03.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu03.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu03.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu03.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu03.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu03.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu03.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu03.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu03.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu03.itb.walker.walks                       0                       # Table walker walks requested
system.cpu03.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu03.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu03.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu03.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu03.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu03.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu03.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu03.itb.inst_hits                          0                       # ITB inst hits
system.cpu03.itb.inst_misses                        0                       # ITB inst misses
system.cpu03.itb.read_hits                          0                       # DTB read hits
system.cpu03.itb.read_misses                        0                       # DTB read misses
system.cpu03.itb.write_hits                         0                       # DTB write hits
system.cpu03.itb.write_misses                       0                       # DTB write misses
system.cpu03.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu03.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu03.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu03.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu03.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu03.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu03.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu03.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu03.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu03.itb.read_accesses                      0                       # DTB read accesses
system.cpu03.itb.write_accesses                     0                       # DTB write accesses
system.cpu03.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu03.itb.hits                               0                       # DTB hits
system.cpu03.itb.misses                             0                       # DTB misses
system.cpu03.itb.accesses                           0                       # DTB accesses
system.cpu03.numCycles                        2588100                       # number of cpu cycles simulated
system.cpu03.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu03.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu03.fetch.icacheStallCycles           283883                       # Number of cycles fetch is stalled on an Icache miss
system.cpu03.fetch.Insts                      2604890                       # Number of instructions fetch has processed
system.cpu03.fetch.Branches                    276400                       # Number of branches that fetch encountered
system.cpu03.fetch.predictedBranches           210486                       # Number of branches that fetch has predicted taken
system.cpu03.fetch.Cycles                     2300247                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu03.fetch.SquashCycles                  4545                       # Number of cycles fetch has spent squashing
system.cpu03.fetch.MiscStallCycles                  1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu03.fetch.NoActiveThreadStallCycles            1                       # Number of stall cycles due to no active thread to fetch from
system.cpu03.fetch.PendingTrapStallCycles            6                       # Number of stall cycles due to pending traps
system.cpu03.fetch.CacheLines                  281365                       # Number of cache lines fetched
system.cpu03.fetch.IcacheSquashes                  83                       # Number of outstanding Icache misses that were squashed
system.cpu03.fetch.rateDist::samples          2586410                       # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::mean            1.016802                       # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::stdev           2.344505                       # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::0                2088887     80.76%     80.76% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::1                  61033      2.36%     83.12% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::2                  38497      1.49%     84.61% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::3                  37099      1.43%     86.05% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::4                  38018      1.47%     87.52% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::5                  48419      1.87%     89.39% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::6                  48529      1.88%     91.26% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::7                 112222      4.34%     95.60% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::8                 113706      4.40%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::total            2586410                       # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.branchRate                0.106796                       # Number of branch fetches per cycle
system.cpu03.fetch.rate                      1.006487                       # Number of inst fetches per cycle
system.cpu03.decode.IdleCycles                  98951                       # Number of cycles decode is idle
system.cpu03.decode.BlockedCycles             2160958                       # Number of cycles decode is blocked
system.cpu03.decode.RunCycles                   70551                       # Number of cycles decode is running
system.cpu03.decode.UnblockCycles              253704                       # Number of cycles decode is unblocking
system.cpu03.decode.SquashCycles                 2245                       # Number of cycles decode is squashing
system.cpu03.decode.BranchResolved               2386                       # Number of times decode resolved a branch
system.cpu03.decode.BranchMispred                  27                       # Number of times decode detected a branch misprediction
system.cpu03.decode.DecodedInsts              2548293                       # Number of instructions handled by decode
system.cpu03.decode.SquashedInsts                 108                       # Number of squashed instructions handled by decode
system.cpu03.rename.SquashCycles                 2245                       # Number of cycles rename is squashing
system.cpu03.rename.IdleCycles                 153687                       # Number of cycles rename is idle
system.cpu03.rename.BlockCycles               1112001                       # Number of cycles rename is blocking
system.cpu03.rename.serializeStallCycles        21327                       # count of cycles rename stalled for serializing inst
system.cpu03.rename.RunCycles                  230122                       # Number of cycles rename is running
system.cpu03.rename.UnblockCycles             1067027                       # Number of cycles rename is unblocking
system.cpu03.rename.RenamedInsts              2531945                       # Number of instructions processed by rename
system.cpu03.rename.ROBFullEvents                   8                       # Number of times rename has blocked due to ROB full
system.cpu03.rename.IQFullEvents              1015141                       # Number of times rename has blocked due to IQ full
system.cpu03.rename.LQFullEvents                14443                       # Number of times rename has blocked due to LQ full
system.cpu03.rename.RenamedOperands           3621172                       # Number of destination operands rename has renamed
system.cpu03.rename.RenameLookups            12446284                       # Number of register rename lookups that rename has made
system.cpu03.rename.int_rename_lookups        4040890                       # Number of integer rename lookups
system.cpu03.rename.CommittedMaps             3531794                       # Number of HB maps that are committed
system.cpu03.rename.UndoneMaps                  89375                       # Number of HB maps that are undone due to squashing
system.cpu03.rename.serializingInsts              596                       # count of serializing insts renamed
system.cpu03.rename.tempSerializingInsts          596                       # count of temporary serializing insts renamed
system.cpu03.rename.skidInsts                 1555534                       # count of insts added to the skid buffer
system.cpu03.memDep0.insertedLoads             602492                       # Number of loads inserted to the mem dependence unit.
system.cpu03.memDep0.insertedStores             13737                       # Number of stores inserted to the mem dependence unit.
system.cpu03.memDep0.conflictingLoads            7293                       # Number of conflicting loads.
system.cpu03.memDep0.conflictingStores           6800                       # Number of conflicting stores.
system.cpu03.iq.iqInstsAdded                  2520103                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu03.iq.iqNonSpecInstsAdded              1167                       # Number of non-speculative instructions added to the IQ
system.cpu03.iq.iqInstsIssued                 4319997                       # Number of instructions issued
system.cpu03.iq.iqSquashedInstsIssued             601                       # Number of squashed instructions issued
system.cpu03.iq.iqSquashedInstsExamined         39304                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu03.iq.iqSquashedOperandsExamined       106260                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu03.iq.iqSquashedNonSpecRemoved           14                       # Number of squashed non-spec instructions that were removed
system.cpu03.iq.issued_per_cycle::samples      2586410                       # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::mean       1.670268                       # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::stdev      1.898161                       # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::0            972818     37.61%     37.61% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::1            656978     25.40%     63.01% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::2            192136      7.43%     70.44% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::3            233810      9.04%     79.48% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::4            222531      8.60%     88.09% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::5            221836      8.58%     96.66% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::6             30437      1.18%     97.84% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::7             51521      1.99%     99.83% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::8              4343      0.17%    100.00% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::total       2586410                       # Number of insts issued each cycle
system.cpu03.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu03.iq.fu_full::IntAlu                 38908      9.08%      9.08% # attempts to use FU when none available
system.cpu03.iq.fu_full::IntMult                   39      0.01%      9.09% # attempts to use FU when none available
system.cpu03.iq.fu_full::IntDiv                     0      0.00%      9.09% # attempts to use FU when none available
system.cpu03.iq.fu_full::FloatAdd                   0      0.00%      9.09% # attempts to use FU when none available
system.cpu03.iq.fu_full::FloatCmp                   0      0.00%      9.09% # attempts to use FU when none available
system.cpu03.iq.fu_full::FloatCvt                   0      0.00%      9.09% # attempts to use FU when none available
system.cpu03.iq.fu_full::FloatMult                  0      0.00%      9.09% # attempts to use FU when none available
system.cpu03.iq.fu_full::FloatDiv                   0      0.00%      9.09% # attempts to use FU when none available
system.cpu03.iq.fu_full::FloatSqrt                  0      0.00%      9.09% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdAdd                    0      0.00%      9.09% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdAddAcc                 0      0.00%      9.09% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdAlu                    0      0.00%      9.09% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdCmp                    0      0.00%      9.09% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdCvt                    0      0.00%      9.09% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdMisc                   0      0.00%      9.09% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdMult                   0      0.00%      9.09% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdMultAcc                0      0.00%      9.09% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdShift                  0      0.00%      9.09% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdShiftAcc               0      0.00%      9.09% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdSqrt                   0      0.00%      9.09% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatAdd               0      0.00%      9.09% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatAlu               0      0.00%      9.09% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatCmp               0      0.00%      9.09% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatCvt               0      0.00%      9.09% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatDiv               0      0.00%      9.09% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatMisc              0      0.00%      9.09% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatMult              0      0.00%      9.09% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatMultAcc            0      0.00%      9.09% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatSqrt              0      0.00%      9.09% # attempts to use FU when none available
system.cpu03.iq.fu_full::MemRead               388925     90.77%     99.86% # attempts to use FU when none available
system.cpu03.iq.fu_full::MemWrite                 579      0.14%    100.00% # attempts to use FU when none available
system.cpu03.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu03.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu03.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu03.iq.FU_type_0::IntAlu             1492447     34.55%     34.55% # Type of FU issued
system.cpu03.iq.FU_type_0::IntMult             393220      9.10%     43.65% # Type of FU issued
system.cpu03.iq.FU_type_0::IntDiv                   0      0.00%     43.65% # Type of FU issued
system.cpu03.iq.FU_type_0::FloatAdd                 0      0.00%     43.65% # Type of FU issued
system.cpu03.iq.FU_type_0::FloatCmp                 0      0.00%     43.65% # Type of FU issued
system.cpu03.iq.FU_type_0::FloatCvt                 0      0.00%     43.65% # Type of FU issued
system.cpu03.iq.FU_type_0::FloatMult                0      0.00%     43.65% # Type of FU issued
system.cpu03.iq.FU_type_0::FloatDiv                 0      0.00%     43.65% # Type of FU issued
system.cpu03.iq.FU_type_0::FloatSqrt                0      0.00%     43.65% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdAdd                  0      0.00%     43.65% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdAddAcc               0      0.00%     43.65% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdAlu                  0      0.00%     43.65% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdCmp                  0      0.00%     43.65% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdCvt                  0      0.00%     43.65% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdMisc                 0      0.00%     43.65% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdMult                 0      0.00%     43.65% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdMultAcc              0      0.00%     43.65% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdShift                0      0.00%     43.65% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdShiftAcc             0      0.00%     43.65% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdSqrt                 0      0.00%     43.65% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatAdd             0      0.00%     43.65% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatAlu             0      0.00%     43.65% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatCmp             0      0.00%     43.65% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatCvt             0      0.00%     43.65% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatDiv             0      0.00%     43.65% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatMisc            0      0.00%     43.65% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatMult            0      0.00%     43.65% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     43.65% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatSqrt            0      0.00%     43.65% # Type of FU issued
system.cpu03.iq.FU_type_0::MemRead            2420799     56.04%     99.69% # Type of FU issued
system.cpu03.iq.FU_type_0::MemWrite             13531      0.31%    100.00% # Type of FU issued
system.cpu03.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu03.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu03.iq.FU_type_0::total              4319997                       # Type of FU issued
system.cpu03.iq.rate                         1.669177                       # Inst issue rate
system.cpu03.iq.fu_busy_cnt                    428451                       # FU busy when requested
system.cpu03.iq.fu_busy_rate                 0.099179                       # FU busy rate (busy events/executed inst)
system.cpu03.iq.int_inst_queue_reads         11655456                       # Number of integer instruction queue reads
system.cpu03.iq.int_inst_queue_writes         2560589                       # Number of integer instruction queue writes
system.cpu03.iq.int_inst_queue_wakeup_accesses      2498925                       # Number of integer instruction queue wakeup accesses
system.cpu03.iq.fp_inst_queue_reads                 0                       # Number of floating instruction queue reads
system.cpu03.iq.fp_inst_queue_writes                0                       # Number of floating instruction queue writes
system.cpu03.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu03.iq.int_alu_accesses              4748448                       # Number of integer alu accesses
system.cpu03.iq.fp_alu_accesses                     0                       # Number of floating point alu accesses
system.cpu03.iew.lsq.thread0.forwLoads             14                       # Number of loads that had data forwarded from stores
system.cpu03.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu03.iew.lsq.thread0.squashedLoads         5070                       # Number of loads squashed
system.cpu03.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu03.iew.lsq.thread0.memOrderViolation           15                       # Number of memory ordering violations
system.cpu03.iew.lsq.thread0.squashedStores          383                       # Number of stores squashed
system.cpu03.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu03.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu03.iew.lsq.thread0.rescheduledLoads          574                       # Number of loads that were rescheduled
system.cpu03.iew.lsq.thread0.cacheBlocked      1819823                       # Number of times an access to memory failed due to the cache being blocked
system.cpu03.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu03.iew.iewSquashCycles                 2245                       # Number of cycles IEW is squashing
system.cpu03.iew.iewBlockCycles                290036                       # Number of cycles IEW is blocking
system.cpu03.iew.iewUnblockCycles               26397                       # Number of cycles IEW is unblocking
system.cpu03.iew.iewDispatchedInsts           2521273                       # Number of instructions dispatched to IQ
system.cpu03.iew.iewDispSquashedInsts             169                       # Number of squashed instructions skipped by dispatch
system.cpu03.iew.iewDispLoadInsts              602492                       # Number of dispatched load instructions
system.cpu03.iew.iewDispStoreInsts              13737                       # Number of dispatched store instructions
system.cpu03.iew.iewDispNonSpecInsts              584                       # Number of dispatched non-speculative instructions
system.cpu03.iew.iewIQFullEvents                 6159                       # Number of times the IQ has become full, causing a stall
system.cpu03.iew.iewLSQFullEvents                 822                       # Number of times the LSQ has become full, causing a stall
system.cpu03.iew.memOrderViolationEvents           15                       # Number of memory order violations
system.cpu03.iew.predictedTakenIncorrect         1603                       # Number of branches that were predicted taken incorrectly
system.cpu03.iew.predictedNotTakenIncorrect           70                       # Number of branches that were predicted not taken incorrectly
system.cpu03.iew.branchMispredicts               1673                       # Number of branch mispredicts detected at execute
system.cpu03.iew.iewExecutedInsts             4319250                       # Number of executed instructions
system.cpu03.iew.iewExecLoadInsts             2420176                       # Number of load instructions executed
system.cpu03.iew.iewExecSquashedInsts             747                       # Number of squashed instructions skipped in execute
system.cpu03.iew.exec_swp                           0                       # number of swp insts executed
system.cpu03.iew.exec_nop                           3                       # number of nop insts executed
system.cpu03.iew.exec_refs                    2433670                       # number of memory reference insts executed
system.cpu03.iew.exec_branches                 254924                       # Number of branches executed
system.cpu03.iew.exec_stores                    13494                       # Number of stores executed
system.cpu03.iew.exec_rate                   1.668888                       # Inst execution rate
system.cpu03.iew.wb_sent                      2500078                       # cumulative count of insts sent to commit
system.cpu03.iew.wb_count                     2498925                       # cumulative count of insts written-back
system.cpu03.iew.wb_producers                 1730776                       # num instructions producing a value
system.cpu03.iew.wb_consumers                 2656639                       # num instructions consuming a value
system.cpu03.iew.wb_penalized                       0                       # number of instrctions required to write to 'other' IQ
system.cpu03.iew.wb_rate                     0.965544                       # insts written-back per cycle
system.cpu03.iew.wb_fanout                   0.651491                       # average fanout of values written-back
system.cpu03.iew.wb_penalized_rate                  0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu03.commit.commitSquashedInsts         39234                       # The number of squashed insts skipped by commit
system.cpu03.commit.commitNonSpecStalls          1153                       # The number of times commit has been forced to stall to communicate backwards
system.cpu03.commit.branchMispredicts            1670                       # The number of times a branch was mispredicted
system.cpu03.commit.committed_per_cycle::samples      2579962                       # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::mean     0.962016                       # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::stdev     1.734936                       # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::0      1603202     62.14%     62.14% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::1       397653     15.41%     77.55% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::2       253034      9.81%     87.36% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::3       126559      4.91%     92.27% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::4         5702      0.22%     92.49% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::5       121030      4.69%     97.18% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::6         2112      0.08%     97.26% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::7         7422      0.29%     97.55% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::8        63248      2.45%    100.00% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::total      2579962                       # Number of insts commited each cycle
system.cpu03.commit.committedInsts            2464482                       # Number of instructions committed
system.cpu03.commit.committedOps              2481966                       # Number of ops (including micro ops) committed
system.cpu03.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu03.commit.refs                       610776                       # Number of memory references committed
system.cpu03.commit.loads                      597422                       # Number of loads committed
system.cpu03.commit.membars                       573                       # Number of memory barriers committed
system.cpu03.commit.branches                   251887                       # Number of branches committed
system.cpu03.commit.fp_insts                        0                       # Number of committed floating point instructions.
system.cpu03.commit.int_insts                 2232920                       # Number of committed integer instructions.
system.cpu03.commit.function_calls               1707                       # Number of function calls committed.
system.cpu03.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu03.commit.op_class_0::IntAlu        1477971     59.55%     59.55% # Class of committed instruction
system.cpu03.commit.op_class_0::IntMult        393219     15.84%     75.39% # Class of committed instruction
system.cpu03.commit.op_class_0::IntDiv              0      0.00%     75.39% # Class of committed instruction
system.cpu03.commit.op_class_0::FloatAdd            0      0.00%     75.39% # Class of committed instruction
system.cpu03.commit.op_class_0::FloatCmp            0      0.00%     75.39% # Class of committed instruction
system.cpu03.commit.op_class_0::FloatCvt            0      0.00%     75.39% # Class of committed instruction
system.cpu03.commit.op_class_0::FloatMult            0      0.00%     75.39% # Class of committed instruction
system.cpu03.commit.op_class_0::FloatDiv            0      0.00%     75.39% # Class of committed instruction
system.cpu03.commit.op_class_0::FloatSqrt            0      0.00%     75.39% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdAdd             0      0.00%     75.39% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdAddAcc            0      0.00%     75.39% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdAlu             0      0.00%     75.39% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdCmp             0      0.00%     75.39% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdCvt             0      0.00%     75.39% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdMisc            0      0.00%     75.39% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdMult            0      0.00%     75.39% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdMultAcc            0      0.00%     75.39% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdShift            0      0.00%     75.39% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdShiftAcc            0      0.00%     75.39% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdSqrt            0      0.00%     75.39% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatAdd            0      0.00%     75.39% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatAlu            0      0.00%     75.39% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatCmp            0      0.00%     75.39% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatCvt            0      0.00%     75.39% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatDiv            0      0.00%     75.39% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatMisc            0      0.00%     75.39% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatMult            0      0.00%     75.39% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatMultAcc            0      0.00%     75.39% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatSqrt            0      0.00%     75.39% # Class of committed instruction
system.cpu03.commit.op_class_0::MemRead        597422     24.07%     99.46% # Class of committed instruction
system.cpu03.commit.op_class_0::MemWrite        13354      0.54%    100.00% # Class of committed instruction
system.cpu03.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu03.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu03.commit.op_class_0::total         2481966                       # Class of committed instruction
system.cpu03.commit.bw_lim_events               63248                       # number cycles where commit BW limit reached
system.cpu03.rob.rob_reads                    5030569                       # The number of ROB reads
system.cpu03.rob.rob_writes                   5048929                       # The number of ROB writes
system.cpu03.timesIdled                            22                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu03.idleCycles                          1690                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu03.quiesceCycles                     401653                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu03.committedInsts                   2464482                       # Number of Instructions Simulated
system.cpu03.committedOps                     2481966                       # Number of Ops (including micro ops) Simulated
system.cpu03.cpi                             1.050160                       # CPI: Cycles Per Instruction
system.cpu03.cpi_total                       1.050160                       # CPI: Total CPI of All Threads
system.cpu03.ipc                             0.952236                       # IPC: Instructions Per Cycle
system.cpu03.ipc_total                       0.952236                       # IPC: Total IPC of All Threads
system.cpu03.int_regfile_reads                6201821                       # number of integer regfile reads
system.cpu03.int_regfile_writes               2058423                       # number of integer regfile writes
system.cpu03.fp_regfile_writes                    160                       # number of floating regfile writes
system.cpu03.cc_regfile_reads                14760792                       # number of cc regfile reads
system.cpu03.cc_regfile_writes                1505927                       # number of cc regfile writes
system.cpu03.misc_regfile_reads                638586                       # number of misc regfile reads
system.cpu03.misc_regfile_writes                   64                       # number of misc regfile writes
system.cpu03.dcache.tags.replacements          132400                       # number of replacements
system.cpu03.dcache.tags.tagsinuse         837.059541                       # Cycle average of tags in use
system.cpu03.dcache.tags.total_refs            344363                       # Total number of references to valid blocks.
system.cpu03.dcache.tags.sampled_refs          133423                       # Sample count of references to valid blocks.
system.cpu03.dcache.tags.avg_refs            2.580987                       # Average number of references to valid blocks.
system.cpu03.dcache.tags.warmup_cycle       349305500                       # Cycle when the warmup percentage was hit.
system.cpu03.dcache.tags.occ_blocks::cpu03.data   837.059541                       # Average occupied blocks per requestor
system.cpu03.dcache.tags.occ_percent::cpu03.data     0.817441                       # Average percentage of cache occupancy
system.cpu03.dcache.tags.occ_percent::total     0.817441                       # Average percentage of cache occupancy
system.cpu03.dcache.tags.occ_task_id_blocks::1024         1023                       # Occupied blocks per task id
system.cpu03.dcache.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.cpu03.dcache.tags.age_task_id_blocks_1024::1          385                       # Occupied blocks per task id
system.cpu03.dcache.tags.age_task_id_blocks_1024::2          634                       # Occupied blocks per task id
system.cpu03.dcache.tags.occ_task_id_percent::1024     0.999023                       # Percentage of cache occupancy per task id
system.cpu03.dcache.tags.tag_accesses         1363362                       # Number of tag accesses
system.cpu03.dcache.tags.data_accesses        1363362                       # Number of data accesses
system.cpu03.dcache.ReadReq_hits::cpu03.data       333088                       # number of ReadReq hits
system.cpu03.dcache.ReadReq_hits::total        333088                       # number of ReadReq hits
system.cpu03.dcache.WriteReq_hits::cpu03.data        11266                       # number of WriteReq hits
system.cpu03.dcache.WriteReq_hits::total        11266                       # number of WriteReq hits
system.cpu03.dcache.SoftPFReq_hits::cpu03.data            2                       # number of SoftPFReq hits
system.cpu03.dcache.SoftPFReq_hits::total            2                       # number of SoftPFReq hits
system.cpu03.dcache.LoadLockedReq_hits::cpu03.data            2                       # number of LoadLockedReq hits
system.cpu03.dcache.LoadLockedReq_hits::total            2                       # number of LoadLockedReq hits
system.cpu03.dcache.demand_hits::cpu03.data       344354                       # number of demand (read+write) hits
system.cpu03.dcache.demand_hits::total         344354                       # number of demand (read+write) hits
system.cpu03.dcache.overall_hits::cpu03.data       344356                       # number of overall hits
system.cpu03.dcache.overall_hits::total        344356                       # number of overall hits
system.cpu03.dcache.ReadReq_misses::cpu03.data       268510                       # number of ReadReq misses
system.cpu03.dcache.ReadReq_misses::total       268510                       # number of ReadReq misses
system.cpu03.dcache.WriteReq_misses::cpu03.data         2070                       # number of WriteReq misses
system.cpu03.dcache.WriteReq_misses::total         2070                       # number of WriteReq misses
system.cpu03.dcache.SoftPFReq_misses::cpu03.data            4                       # number of SoftPFReq misses
system.cpu03.dcache.SoftPFReq_misses::total            4                       # number of SoftPFReq misses
system.cpu03.dcache.LoadLockedReq_misses::cpu03.data           15                       # number of LoadLockedReq misses
system.cpu03.dcache.LoadLockedReq_misses::total           15                       # number of LoadLockedReq misses
system.cpu03.dcache.StoreCondReq_misses::cpu03.data            3                       # number of StoreCondReq misses
system.cpu03.dcache.StoreCondReq_misses::total            3                       # number of StoreCondReq misses
system.cpu03.dcache.demand_misses::cpu03.data       270580                       # number of demand (read+write) misses
system.cpu03.dcache.demand_misses::total       270580                       # number of demand (read+write) misses
system.cpu03.dcache.overall_misses::cpu03.data       270584                       # number of overall misses
system.cpu03.dcache.overall_misses::total       270584                       # number of overall misses
system.cpu03.dcache.ReadReq_miss_latency::cpu03.data   8762406762                       # number of ReadReq miss cycles
system.cpu03.dcache.ReadReq_miss_latency::total   8762406762                       # number of ReadReq miss cycles
system.cpu03.dcache.WriteReq_miss_latency::cpu03.data    119809797                       # number of WriteReq miss cycles
system.cpu03.dcache.WriteReq_miss_latency::total    119809797                       # number of WriteReq miss cycles
system.cpu03.dcache.LoadLockedReq_miss_latency::cpu03.data       103499                       # number of LoadLockedReq miss cycles
system.cpu03.dcache.LoadLockedReq_miss_latency::total       103499                       # number of LoadLockedReq miss cycles
system.cpu03.dcache.StoreCondReq_miss_latency::cpu03.data        12500                       # number of StoreCondReq miss cycles
system.cpu03.dcache.StoreCondReq_miss_latency::total        12500                       # number of StoreCondReq miss cycles
system.cpu03.dcache.demand_miss_latency::cpu03.data   8882216559                       # number of demand (read+write) miss cycles
system.cpu03.dcache.demand_miss_latency::total   8882216559                       # number of demand (read+write) miss cycles
system.cpu03.dcache.overall_miss_latency::cpu03.data   8882216559                       # number of overall miss cycles
system.cpu03.dcache.overall_miss_latency::total   8882216559                       # number of overall miss cycles
system.cpu03.dcache.ReadReq_accesses::cpu03.data       601598                       # number of ReadReq accesses(hits+misses)
system.cpu03.dcache.ReadReq_accesses::total       601598                       # number of ReadReq accesses(hits+misses)
system.cpu03.dcache.WriteReq_accesses::cpu03.data        13336                       # number of WriteReq accesses(hits+misses)
system.cpu03.dcache.WriteReq_accesses::total        13336                       # number of WriteReq accesses(hits+misses)
system.cpu03.dcache.SoftPFReq_accesses::cpu03.data            6                       # number of SoftPFReq accesses(hits+misses)
system.cpu03.dcache.SoftPFReq_accesses::total            6                       # number of SoftPFReq accesses(hits+misses)
system.cpu03.dcache.LoadLockedReq_accesses::cpu03.data           17                       # number of LoadLockedReq accesses(hits+misses)
system.cpu03.dcache.LoadLockedReq_accesses::total           17                       # number of LoadLockedReq accesses(hits+misses)
system.cpu03.dcache.StoreCondReq_accesses::cpu03.data            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu03.dcache.StoreCondReq_accesses::total            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu03.dcache.demand_accesses::cpu03.data       614934                       # number of demand (read+write) accesses
system.cpu03.dcache.demand_accesses::total       614934                       # number of demand (read+write) accesses
system.cpu03.dcache.overall_accesses::cpu03.data       614940                       # number of overall (read+write) accesses
system.cpu03.dcache.overall_accesses::total       614940                       # number of overall (read+write) accesses
system.cpu03.dcache.ReadReq_miss_rate::cpu03.data     0.446328                       # miss rate for ReadReq accesses
system.cpu03.dcache.ReadReq_miss_rate::total     0.446328                       # miss rate for ReadReq accesses
system.cpu03.dcache.WriteReq_miss_rate::cpu03.data     0.155219                       # miss rate for WriteReq accesses
system.cpu03.dcache.WriteReq_miss_rate::total     0.155219                       # miss rate for WriteReq accesses
system.cpu03.dcache.SoftPFReq_miss_rate::cpu03.data     0.666667                       # miss rate for SoftPFReq accesses
system.cpu03.dcache.SoftPFReq_miss_rate::total     0.666667                       # miss rate for SoftPFReq accesses
system.cpu03.dcache.LoadLockedReq_miss_rate::cpu03.data     0.882353                       # miss rate for LoadLockedReq accesses
system.cpu03.dcache.LoadLockedReq_miss_rate::total     0.882353                       # miss rate for LoadLockedReq accesses
system.cpu03.dcache.StoreCondReq_miss_rate::cpu03.data            1                       # miss rate for StoreCondReq accesses
system.cpu03.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu03.dcache.demand_miss_rate::cpu03.data     0.440015                       # miss rate for demand accesses
system.cpu03.dcache.demand_miss_rate::total     0.440015                       # miss rate for demand accesses
system.cpu03.dcache.overall_miss_rate::cpu03.data     0.440017                       # miss rate for overall accesses
system.cpu03.dcache.overall_miss_rate::total     0.440017                       # miss rate for overall accesses
system.cpu03.dcache.ReadReq_avg_miss_latency::cpu03.data 32633.446657                       # average ReadReq miss latency
system.cpu03.dcache.ReadReq_avg_miss_latency::total 32633.446657                       # average ReadReq miss latency
system.cpu03.dcache.WriteReq_avg_miss_latency::cpu03.data 57879.128986                       # average WriteReq miss latency
system.cpu03.dcache.WriteReq_avg_miss_latency::total 57879.128986                       # average WriteReq miss latency
system.cpu03.dcache.LoadLockedReq_avg_miss_latency::cpu03.data  6899.933333                       # average LoadLockedReq miss latency
system.cpu03.dcache.LoadLockedReq_avg_miss_latency::total  6899.933333                       # average LoadLockedReq miss latency
system.cpu03.dcache.StoreCondReq_avg_miss_latency::cpu03.data  4166.666667                       # average StoreCondReq miss latency
system.cpu03.dcache.StoreCondReq_avg_miss_latency::total  4166.666667                       # average StoreCondReq miss latency
system.cpu03.dcache.demand_avg_miss_latency::cpu03.data 32826.582005                       # average overall miss latency
system.cpu03.dcache.demand_avg_miss_latency::total 32826.582005                       # average overall miss latency
system.cpu03.dcache.overall_avg_miss_latency::cpu03.data 32826.096735                       # average overall miss latency
system.cpu03.dcache.overall_avg_miss_latency::total 32826.096735                       # average overall miss latency
system.cpu03.dcache.blocked_cycles::no_mshrs      2145734                       # number of cycles access was blocked
system.cpu03.dcache.blocked_cycles::no_targets          198                       # number of cycles access was blocked
system.cpu03.dcache.blocked::no_mshrs          132789                       # number of cycles access was blocked
system.cpu03.dcache.blocked::no_targets             1                       # number of cycles access was blocked
system.cpu03.dcache.avg_blocked_cycles::no_mshrs    16.158974                       # average number of cycles each access was blocked
system.cpu03.dcache.avg_blocked_cycles::no_targets          198                       # average number of cycles each access was blocked
system.cpu03.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu03.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu03.dcache.writebacks::writebacks         6293                       # number of writebacks
system.cpu03.dcache.writebacks::total            6293                       # number of writebacks
system.cpu03.dcache.ReadReq_mshr_hits::cpu03.data       136116                       # number of ReadReq MSHR hits
system.cpu03.dcache.ReadReq_mshr_hits::total       136116                       # number of ReadReq MSHR hits
system.cpu03.dcache.WriteReq_mshr_hits::cpu03.data         1039                       # number of WriteReq MSHR hits
system.cpu03.dcache.WriteReq_mshr_hits::total         1039                       # number of WriteReq MSHR hits
system.cpu03.dcache.demand_mshr_hits::cpu03.data       137155                       # number of demand (read+write) MSHR hits
system.cpu03.dcache.demand_mshr_hits::total       137155                       # number of demand (read+write) MSHR hits
system.cpu03.dcache.overall_mshr_hits::cpu03.data       137155                       # number of overall MSHR hits
system.cpu03.dcache.overall_mshr_hits::total       137155                       # number of overall MSHR hits
system.cpu03.dcache.ReadReq_mshr_misses::cpu03.data       132394                       # number of ReadReq MSHR misses
system.cpu03.dcache.ReadReq_mshr_misses::total       132394                       # number of ReadReq MSHR misses
system.cpu03.dcache.WriteReq_mshr_misses::cpu03.data         1031                       # number of WriteReq MSHR misses
system.cpu03.dcache.WriteReq_mshr_misses::total         1031                       # number of WriteReq MSHR misses
system.cpu03.dcache.SoftPFReq_mshr_misses::cpu03.data            3                       # number of SoftPFReq MSHR misses
system.cpu03.dcache.SoftPFReq_mshr_misses::total            3                       # number of SoftPFReq MSHR misses
system.cpu03.dcache.LoadLockedReq_mshr_misses::cpu03.data           15                       # number of LoadLockedReq MSHR misses
system.cpu03.dcache.LoadLockedReq_mshr_misses::total           15                       # number of LoadLockedReq MSHR misses
system.cpu03.dcache.StoreCondReq_mshr_misses::cpu03.data            3                       # number of StoreCondReq MSHR misses
system.cpu03.dcache.StoreCondReq_mshr_misses::total            3                       # number of StoreCondReq MSHR misses
system.cpu03.dcache.demand_mshr_misses::cpu03.data       133425                       # number of demand (read+write) MSHR misses
system.cpu03.dcache.demand_mshr_misses::total       133425                       # number of demand (read+write) MSHR misses
system.cpu03.dcache.overall_mshr_misses::cpu03.data       133428                       # number of overall MSHR misses
system.cpu03.dcache.overall_mshr_misses::total       133428                       # number of overall MSHR misses
system.cpu03.dcache.ReadReq_mshr_miss_latency::cpu03.data   4702043109                       # number of ReadReq MSHR miss cycles
system.cpu03.dcache.ReadReq_mshr_miss_latency::total   4702043109                       # number of ReadReq MSHR miss cycles
system.cpu03.dcache.WriteReq_mshr_miss_latency::cpu03.data     61847874                       # number of WriteReq MSHR miss cycles
system.cpu03.dcache.WriteReq_mshr_miss_latency::total     61847874                       # number of WriteReq MSHR miss cycles
system.cpu03.dcache.SoftPFReq_mshr_miss_latency::cpu03.data        16500                       # number of SoftPFReq MSHR miss cycles
system.cpu03.dcache.SoftPFReq_mshr_miss_latency::total        16500                       # number of SoftPFReq MSHR miss cycles
system.cpu03.dcache.LoadLockedReq_mshr_miss_latency::cpu03.data        80001                       # number of LoadLockedReq MSHR miss cycles
system.cpu03.dcache.LoadLockedReq_mshr_miss_latency::total        80001                       # number of LoadLockedReq MSHR miss cycles
system.cpu03.dcache.StoreCondReq_mshr_miss_latency::cpu03.data         8000                       # number of StoreCondReq MSHR miss cycles
system.cpu03.dcache.StoreCondReq_mshr_miss_latency::total         8000                       # number of StoreCondReq MSHR miss cycles
system.cpu03.dcache.demand_mshr_miss_latency::cpu03.data   4763890983                       # number of demand (read+write) MSHR miss cycles
system.cpu03.dcache.demand_mshr_miss_latency::total   4763890983                       # number of demand (read+write) MSHR miss cycles
system.cpu03.dcache.overall_mshr_miss_latency::cpu03.data   4763907483                       # number of overall MSHR miss cycles
system.cpu03.dcache.overall_mshr_miss_latency::total   4763907483                       # number of overall MSHR miss cycles
system.cpu03.dcache.ReadReq_mshr_miss_rate::cpu03.data     0.220071                       # mshr miss rate for ReadReq accesses
system.cpu03.dcache.ReadReq_mshr_miss_rate::total     0.220071                       # mshr miss rate for ReadReq accesses
system.cpu03.dcache.WriteReq_mshr_miss_rate::cpu03.data     0.077310                       # mshr miss rate for WriteReq accesses
system.cpu03.dcache.WriteReq_mshr_miss_rate::total     0.077310                       # mshr miss rate for WriteReq accesses
system.cpu03.dcache.SoftPFReq_mshr_miss_rate::cpu03.data     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu03.dcache.SoftPFReq_mshr_miss_rate::total     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu03.dcache.LoadLockedReq_mshr_miss_rate::cpu03.data     0.882353                       # mshr miss rate for LoadLockedReq accesses
system.cpu03.dcache.LoadLockedReq_mshr_miss_rate::total     0.882353                       # mshr miss rate for LoadLockedReq accesses
system.cpu03.dcache.StoreCondReq_mshr_miss_rate::cpu03.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu03.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu03.dcache.demand_mshr_miss_rate::cpu03.data     0.216975                       # mshr miss rate for demand accesses
system.cpu03.dcache.demand_mshr_miss_rate::total     0.216975                       # mshr miss rate for demand accesses
system.cpu03.dcache.overall_mshr_miss_rate::cpu03.data     0.216977                       # mshr miss rate for overall accesses
system.cpu03.dcache.overall_mshr_miss_rate::total     0.216977                       # mshr miss rate for overall accesses
system.cpu03.dcache.ReadReq_avg_mshr_miss_latency::cpu03.data 35515.530228                       # average ReadReq mshr miss latency
system.cpu03.dcache.ReadReq_avg_mshr_miss_latency::total 35515.530228                       # average ReadReq mshr miss latency
system.cpu03.dcache.WriteReq_avg_mshr_miss_latency::cpu03.data 59988.238603                       # average WriteReq mshr miss latency
system.cpu03.dcache.WriteReq_avg_mshr_miss_latency::total 59988.238603                       # average WriteReq mshr miss latency
system.cpu03.dcache.SoftPFReq_avg_mshr_miss_latency::cpu03.data         5500                       # average SoftPFReq mshr miss latency
system.cpu03.dcache.SoftPFReq_avg_mshr_miss_latency::total         5500                       # average SoftPFReq mshr miss latency
system.cpu03.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu03.data  5333.400000                       # average LoadLockedReq mshr miss latency
system.cpu03.dcache.LoadLockedReq_avg_mshr_miss_latency::total  5333.400000                       # average LoadLockedReq mshr miss latency
system.cpu03.dcache.StoreCondReq_avg_mshr_miss_latency::cpu03.data  2666.666667                       # average StoreCondReq mshr miss latency
system.cpu03.dcache.StoreCondReq_avg_mshr_miss_latency::total  2666.666667                       # average StoreCondReq mshr miss latency
system.cpu03.dcache.demand_avg_mshr_miss_latency::cpu03.data 35704.635436                       # average overall mshr miss latency
system.cpu03.dcache.demand_avg_mshr_miss_latency::total 35704.635436                       # average overall mshr miss latency
system.cpu03.dcache.overall_avg_mshr_miss_latency::cpu03.data 35703.956314                       # average overall mshr miss latency
system.cpu03.dcache.overall_avg_mshr_miss_latency::total 35703.956314                       # average overall mshr miss latency
system.cpu03.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu03.icache.tags.replacements               0                       # number of replacements
system.cpu03.icache.tags.tagsinuse          40.786967                       # Cycle average of tags in use
system.cpu03.icache.tags.total_refs            281292                       # Total number of references to valid blocks.
system.cpu03.icache.tags.sampled_refs              51                       # Sample count of references to valid blocks.
system.cpu03.icache.tags.avg_refs         5515.529412                       # Average number of references to valid blocks.
system.cpu03.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu03.icache.tags.occ_blocks::cpu03.inst    40.786967                       # Average occupied blocks per requestor
system.cpu03.icache.tags.occ_percent::cpu03.inst     0.079662                       # Average percentage of cache occupancy
system.cpu03.icache.tags.occ_percent::total     0.079662                       # Average percentage of cache occupancy
system.cpu03.icache.tags.occ_task_id_blocks::1024           51                       # Occupied blocks per task id
system.cpu03.icache.tags.age_task_id_blocks_1024::1            4                       # Occupied blocks per task id
system.cpu03.icache.tags.age_task_id_blocks_1024::3           47                       # Occupied blocks per task id
system.cpu03.icache.tags.occ_task_id_percent::1024     0.099609                       # Percentage of cache occupancy per task id
system.cpu03.icache.tags.tag_accesses          562781                       # Number of tag accesses
system.cpu03.icache.tags.data_accesses         562781                       # Number of data accesses
system.cpu03.icache.ReadReq_hits::cpu03.inst       281292                       # number of ReadReq hits
system.cpu03.icache.ReadReq_hits::total        281292                       # number of ReadReq hits
system.cpu03.icache.demand_hits::cpu03.inst       281292                       # number of demand (read+write) hits
system.cpu03.icache.demand_hits::total         281292                       # number of demand (read+write) hits
system.cpu03.icache.overall_hits::cpu03.inst       281292                       # number of overall hits
system.cpu03.icache.overall_hits::total        281292                       # number of overall hits
system.cpu03.icache.ReadReq_misses::cpu03.inst           73                       # number of ReadReq misses
system.cpu03.icache.ReadReq_misses::total           73                       # number of ReadReq misses
system.cpu03.icache.demand_misses::cpu03.inst           73                       # number of demand (read+write) misses
system.cpu03.icache.demand_misses::total           73                       # number of demand (read+write) misses
system.cpu03.icache.overall_misses::cpu03.inst           73                       # number of overall misses
system.cpu03.icache.overall_misses::total           73                       # number of overall misses
system.cpu03.icache.ReadReq_miss_latency::cpu03.inst      5927955                       # number of ReadReq miss cycles
system.cpu03.icache.ReadReq_miss_latency::total      5927955                       # number of ReadReq miss cycles
system.cpu03.icache.demand_miss_latency::cpu03.inst      5927955                       # number of demand (read+write) miss cycles
system.cpu03.icache.demand_miss_latency::total      5927955                       # number of demand (read+write) miss cycles
system.cpu03.icache.overall_miss_latency::cpu03.inst      5927955                       # number of overall miss cycles
system.cpu03.icache.overall_miss_latency::total      5927955                       # number of overall miss cycles
system.cpu03.icache.ReadReq_accesses::cpu03.inst       281365                       # number of ReadReq accesses(hits+misses)
system.cpu03.icache.ReadReq_accesses::total       281365                       # number of ReadReq accesses(hits+misses)
system.cpu03.icache.demand_accesses::cpu03.inst       281365                       # number of demand (read+write) accesses
system.cpu03.icache.demand_accesses::total       281365                       # number of demand (read+write) accesses
system.cpu03.icache.overall_accesses::cpu03.inst       281365                       # number of overall (read+write) accesses
system.cpu03.icache.overall_accesses::total       281365                       # number of overall (read+write) accesses
system.cpu03.icache.ReadReq_miss_rate::cpu03.inst     0.000259                       # miss rate for ReadReq accesses
system.cpu03.icache.ReadReq_miss_rate::total     0.000259                       # miss rate for ReadReq accesses
system.cpu03.icache.demand_miss_rate::cpu03.inst     0.000259                       # miss rate for demand accesses
system.cpu03.icache.demand_miss_rate::total     0.000259                       # miss rate for demand accesses
system.cpu03.icache.overall_miss_rate::cpu03.inst     0.000259                       # miss rate for overall accesses
system.cpu03.icache.overall_miss_rate::total     0.000259                       # miss rate for overall accesses
system.cpu03.icache.ReadReq_avg_miss_latency::cpu03.inst 81204.863014                       # average ReadReq miss latency
system.cpu03.icache.ReadReq_avg_miss_latency::total 81204.863014                       # average ReadReq miss latency
system.cpu03.icache.demand_avg_miss_latency::cpu03.inst 81204.863014                       # average overall miss latency
system.cpu03.icache.demand_avg_miss_latency::total 81204.863014                       # average overall miss latency
system.cpu03.icache.overall_avg_miss_latency::cpu03.inst 81204.863014                       # average overall miss latency
system.cpu03.icache.overall_avg_miss_latency::total 81204.863014                       # average overall miss latency
system.cpu03.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu03.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu03.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu03.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu03.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu03.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu03.icache.fast_writes                     0                       # number of fast writes performed
system.cpu03.icache.cache_copies                    0                       # number of cache copies performed
system.cpu03.icache.ReadReq_mshr_hits::cpu03.inst           22                       # number of ReadReq MSHR hits
system.cpu03.icache.ReadReq_mshr_hits::total           22                       # number of ReadReq MSHR hits
system.cpu03.icache.demand_mshr_hits::cpu03.inst           22                       # number of demand (read+write) MSHR hits
system.cpu03.icache.demand_mshr_hits::total           22                       # number of demand (read+write) MSHR hits
system.cpu03.icache.overall_mshr_hits::cpu03.inst           22                       # number of overall MSHR hits
system.cpu03.icache.overall_mshr_hits::total           22                       # number of overall MSHR hits
system.cpu03.icache.ReadReq_mshr_misses::cpu03.inst           51                       # number of ReadReq MSHR misses
system.cpu03.icache.ReadReq_mshr_misses::total           51                       # number of ReadReq MSHR misses
system.cpu03.icache.demand_mshr_misses::cpu03.inst           51                       # number of demand (read+write) MSHR misses
system.cpu03.icache.demand_mshr_misses::total           51                       # number of demand (read+write) MSHR misses
system.cpu03.icache.overall_mshr_misses::cpu03.inst           51                       # number of overall MSHR misses
system.cpu03.icache.overall_mshr_misses::total           51                       # number of overall MSHR misses
system.cpu03.icache.ReadReq_mshr_miss_latency::cpu03.inst      3013043                       # number of ReadReq MSHR miss cycles
system.cpu03.icache.ReadReq_mshr_miss_latency::total      3013043                       # number of ReadReq MSHR miss cycles
system.cpu03.icache.demand_mshr_miss_latency::cpu03.inst      3013043                       # number of demand (read+write) MSHR miss cycles
system.cpu03.icache.demand_mshr_miss_latency::total      3013043                       # number of demand (read+write) MSHR miss cycles
system.cpu03.icache.overall_mshr_miss_latency::cpu03.inst      3013043                       # number of overall MSHR miss cycles
system.cpu03.icache.overall_mshr_miss_latency::total      3013043                       # number of overall MSHR miss cycles
system.cpu03.icache.ReadReq_mshr_miss_rate::cpu03.inst     0.000181                       # mshr miss rate for ReadReq accesses
system.cpu03.icache.ReadReq_mshr_miss_rate::total     0.000181                       # mshr miss rate for ReadReq accesses
system.cpu03.icache.demand_mshr_miss_rate::cpu03.inst     0.000181                       # mshr miss rate for demand accesses
system.cpu03.icache.demand_mshr_miss_rate::total     0.000181                       # mshr miss rate for demand accesses
system.cpu03.icache.overall_mshr_miss_rate::cpu03.inst     0.000181                       # mshr miss rate for overall accesses
system.cpu03.icache.overall_mshr_miss_rate::total     0.000181                       # mshr miss rate for overall accesses
system.cpu03.icache.ReadReq_avg_mshr_miss_latency::cpu03.inst 59079.274510                       # average ReadReq mshr miss latency
system.cpu03.icache.ReadReq_avg_mshr_miss_latency::total 59079.274510                       # average ReadReq mshr miss latency
system.cpu03.icache.demand_avg_mshr_miss_latency::cpu03.inst 59079.274510                       # average overall mshr miss latency
system.cpu03.icache.demand_avg_mshr_miss_latency::total 59079.274510                       # average overall mshr miss latency
system.cpu03.icache.overall_avg_mshr_miss_latency::cpu03.inst 59079.274510                       # average overall mshr miss latency
system.cpu03.icache.overall_avg_mshr_miss_latency::total 59079.274510                       # average overall mshr miss latency
system.cpu03.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu04.branchPred.lookups                276833                       # Number of BP lookups
system.cpu04.branchPred.condPredicted          271464                       # Number of conditional branches predicted
system.cpu04.branchPred.condIncorrect            1708                       # Number of conditional branches incorrect
system.cpu04.branchPred.BTBLookups             211656                       # Number of BTB lookups
system.cpu04.branchPred.BTBHits                207811                       # Number of BTB hits
system.cpu04.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu04.branchPred.BTBHitPct           98.183373                       # BTB Hit Percentage
system.cpu04.branchPred.usedRAS                  2897                       # Number of times the RAS was used to get a target.
system.cpu04.branchPred.RASInCorrect                1                       # Number of incorrect RAS predictions.
system.cpu04.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu04.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu04.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu04.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu04.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu04.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu04.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu04.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu04.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu04.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu04.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu04.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu04.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu04.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu04.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu04.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu04.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu04.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu04.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu04.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu04.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu04.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu04.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu04.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu04.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu04.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu04.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu04.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu04.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu04.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu04.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu04.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu04.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu04.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu04.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu04.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu04.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu04.dtb.inst_hits                          0                       # ITB inst hits
system.cpu04.dtb.inst_misses                        0                       # ITB inst misses
system.cpu04.dtb.read_hits                          0                       # DTB read hits
system.cpu04.dtb.read_misses                        0                       # DTB read misses
system.cpu04.dtb.write_hits                         0                       # DTB write hits
system.cpu04.dtb.write_misses                       0                       # DTB write misses
system.cpu04.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu04.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu04.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu04.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu04.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu04.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu04.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu04.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu04.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu04.dtb.read_accesses                      0                       # DTB read accesses
system.cpu04.dtb.write_accesses                     0                       # DTB write accesses
system.cpu04.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu04.dtb.hits                               0                       # DTB hits
system.cpu04.dtb.misses                             0                       # DTB misses
system.cpu04.dtb.accesses                           0                       # DTB accesses
system.cpu04.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu04.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu04.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu04.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu04.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu04.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu04.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu04.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu04.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu04.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu04.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu04.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu04.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu04.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu04.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu04.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu04.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu04.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu04.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu04.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu04.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu04.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu04.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu04.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu04.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu04.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu04.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu04.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu04.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu04.itb.walker.walks                       0                       # Table walker walks requested
system.cpu04.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu04.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu04.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu04.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu04.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu04.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu04.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu04.itb.inst_hits                          0                       # ITB inst hits
system.cpu04.itb.inst_misses                        0                       # ITB inst misses
system.cpu04.itb.read_hits                          0                       # DTB read hits
system.cpu04.itb.read_misses                        0                       # DTB read misses
system.cpu04.itb.write_hits                         0                       # DTB write hits
system.cpu04.itb.write_misses                       0                       # DTB write misses
system.cpu04.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu04.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu04.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu04.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu04.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu04.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu04.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu04.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu04.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu04.itb.read_accesses                      0                       # DTB read accesses
system.cpu04.itb.write_accesses                     0                       # DTB write accesses
system.cpu04.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu04.itb.hits                               0                       # DTB hits
system.cpu04.itb.misses                             0                       # DTB misses
system.cpu04.itb.accesses                           0                       # DTB accesses
system.cpu04.numCycles                        2587464                       # number of cpu cycles simulated
system.cpu04.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu04.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu04.fetch.icacheStallCycles           283739                       # Number of cycles fetch is stalled on an Icache miss
system.cpu04.fetch.Insts                      2606656                       # Number of instructions fetch has processed
system.cpu04.fetch.Branches                    276833                       # Number of branches that fetch encountered
system.cpu04.fetch.predictedBranches           210708                       # Number of branches that fetch has predicted taken
system.cpu04.fetch.Cycles                     2300310                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu04.fetch.SquashCycles                  4569                       # Number of cycles fetch has spent squashing
system.cpu04.fetch.MiscStallCycles                  1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu04.fetch.NoActiveThreadStallCycles            1                       # Number of stall cycles due to no active thread to fetch from
system.cpu04.fetch.PendingTrapStallCycles            6                       # Number of stall cycles due to pending traps
system.cpu04.fetch.CacheLines                  281413                       # Number of cache lines fetched
system.cpu04.fetch.IcacheSquashes                  82                       # Number of outstanding Icache misses that were squashed
system.cpu04.fetch.rateDist::samples          2586341                       # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::mean            1.017575                       # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::stdev           2.345904                       # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::0                2088792     80.76%     80.76% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::1                  60963      2.36%     83.12% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::2                  38393      1.48%     84.60% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::3                  37144      1.44%     86.04% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::4                  37926      1.47%     87.51% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::5                  48294      1.87%     89.37% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::6                  48580      1.88%     91.25% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::7                 112030      4.33%     95.58% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::8                 114219      4.42%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::total            2586341                       # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.branchRate                0.106990                       # Number of branch fetches per cycle
system.cpu04.fetch.rate                      1.007417                       # Number of inst fetches per cycle
system.cpu04.decode.IdleCycles                  98972                       # Number of cycles decode is idle
system.cpu04.decode.BlockedCycles             2160599                       # Number of cycles decode is blocked
system.cpu04.decode.RunCycles                   70863                       # Number of cycles decode is running
system.cpu04.decode.UnblockCycles              253651                       # Number of cycles decode is unblocking
system.cpu04.decode.SquashCycles                 2255                       # Number of cycles decode is squashing
system.cpu04.decode.BranchResolved               2403                       # Number of times decode resolved a branch
system.cpu04.decode.BranchMispred                  29                       # Number of times decode detected a branch misprediction
system.cpu04.decode.DecodedInsts              2550070                       # Number of instructions handled by decode
system.cpu04.decode.SquashedInsts                 121                       # Number of squashed instructions handled by decode
system.cpu04.rename.SquashCycles                 2255                       # Number of cycles rename is squashing
system.cpu04.rename.IdleCycles                 153671                       # Number of cycles rename is idle
system.cpu04.rename.BlockCycles               1110379                       # Number of cycles rename is blocking
system.cpu04.rename.serializeStallCycles        21828                       # count of cycles rename stalled for serializing inst
system.cpu04.rename.RunCycles                  230113                       # Number of cycles rename is running
system.cpu04.rename.UnblockCycles             1068094                       # Number of cycles rename is unblocking
system.cpu04.rename.RenamedInsts              2533802                       # Number of instructions processed by rename
system.cpu04.rename.ROBFullEvents                   6                       # Number of times rename has blocked due to ROB full
system.cpu04.rename.IQFullEvents              1015310                       # Number of times rename has blocked due to IQ full
system.cpu04.rename.LQFullEvents                15042                       # Number of times rename has blocked due to LQ full
system.cpu04.rename.RenamedOperands           3624321                       # Number of destination operands rename has renamed
system.cpu04.rename.RenameLookups            12455312                       # Number of register rename lookups that rename has made
system.cpu04.rename.int_rename_lookups        4043330                       # Number of integer rename lookups
system.cpu04.rename.CommittedMaps             3534478                       # Number of HB maps that are committed
system.cpu04.rename.UndoneMaps                  89839                       # Number of HB maps that are undone due to squashing
system.cpu04.rename.serializingInsts              592                       # count of serializing insts renamed
system.cpu04.rename.tempSerializingInsts          594                       # count of temporary serializing insts renamed
system.cpu04.rename.skidInsts                 1556229                       # count of insts added to the skid buffer
system.cpu04.memDep0.insertedLoads             602802                       # Number of loads inserted to the mem dependence unit.
system.cpu04.memDep0.insertedStores             13826                       # Number of stores inserted to the mem dependence unit.
system.cpu04.memDep0.conflictingLoads            7329                       # Number of conflicting loads.
system.cpu04.memDep0.conflictingStores           6856                       # Number of conflicting stores.
system.cpu04.iq.iqInstsAdded                  2522035                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu04.iq.iqNonSpecInstsAdded              1167                       # Number of non-speculative instructions added to the IQ
system.cpu04.iq.iqInstsIssued                 4322291                       # Number of instructions issued
system.cpu04.iq.iqSquashedInstsIssued             594                       # Number of squashed instructions issued
system.cpu04.iq.iqSquashedInstsExamined         39753                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu04.iq.iqSquashedOperandsExamined       107277                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu04.iq.iqSquashedNonSpecRemoved           20                       # Number of squashed non-spec instructions that were removed
system.cpu04.iq.issued_per_cycle::samples      2586341                       # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::mean       1.671199                       # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::stdev      1.898815                       # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::0            972028     37.58%     37.58% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::1            657761     25.43%     63.02% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::2            191608      7.41%     70.42% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::3            233689      9.04%     79.46% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::4            223159      8.63%     88.09% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::5            221413      8.56%     96.65% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::6             30625      1.18%     97.83% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::7             51668      2.00%     99.83% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::8              4390      0.17%    100.00% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::total       2586341                       # Number of insts issued each cycle
system.cpu04.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu04.iq.fu_full::IntAlu                 39007      9.10%      9.10% # attempts to use FU when none available
system.cpu04.iq.fu_full::IntMult                   36      0.01%      9.11% # attempts to use FU when none available
system.cpu04.iq.fu_full::IntDiv                     0      0.00%      9.11% # attempts to use FU when none available
system.cpu04.iq.fu_full::FloatAdd                   0      0.00%      9.11% # attempts to use FU when none available
system.cpu04.iq.fu_full::FloatCmp                   0      0.00%      9.11% # attempts to use FU when none available
system.cpu04.iq.fu_full::FloatCvt                   0      0.00%      9.11% # attempts to use FU when none available
system.cpu04.iq.fu_full::FloatMult                  0      0.00%      9.11% # attempts to use FU when none available
system.cpu04.iq.fu_full::FloatDiv                   0      0.00%      9.11% # attempts to use FU when none available
system.cpu04.iq.fu_full::FloatSqrt                  0      0.00%      9.11% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdAdd                    0      0.00%      9.11% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdAddAcc                 0      0.00%      9.11% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdAlu                    0      0.00%      9.11% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdCmp                    0      0.00%      9.11% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdCvt                    0      0.00%      9.11% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdMisc                   0      0.00%      9.11% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdMult                   0      0.00%      9.11% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdMultAcc                0      0.00%      9.11% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdShift                  0      0.00%      9.11% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdShiftAcc               0      0.00%      9.11% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdSqrt                   0      0.00%      9.11% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatAdd               0      0.00%      9.11% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatAlu               0      0.00%      9.11% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatCmp               0      0.00%      9.11% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatCvt               0      0.00%      9.11% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatDiv               0      0.00%      9.11% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatMisc              0      0.00%      9.11% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatMult              0      0.00%      9.11% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatMultAcc            0      0.00%      9.11% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatSqrt              0      0.00%      9.11% # attempts to use FU when none available
system.cpu04.iq.fu_full::MemRead               388934     90.75%     99.86% # attempts to use FU when none available
system.cpu04.iq.fu_full::MemWrite                 586      0.14%    100.00% # attempts to use FU when none available
system.cpu04.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu04.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu04.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu04.iq.FU_type_0::IntAlu             1493876     34.56%     34.56% # Type of FU issued
system.cpu04.iq.FU_type_0::IntMult             393220      9.10%     43.66% # Type of FU issued
system.cpu04.iq.FU_type_0::IntDiv                   0      0.00%     43.66% # Type of FU issued
system.cpu04.iq.FU_type_0::FloatAdd                 0      0.00%     43.66% # Type of FU issued
system.cpu04.iq.FU_type_0::FloatCmp                 0      0.00%     43.66% # Type of FU issued
system.cpu04.iq.FU_type_0::FloatCvt                 0      0.00%     43.66% # Type of FU issued
system.cpu04.iq.FU_type_0::FloatMult                0      0.00%     43.66% # Type of FU issued
system.cpu04.iq.FU_type_0::FloatDiv                 0      0.00%     43.66% # Type of FU issued
system.cpu04.iq.FU_type_0::FloatSqrt                0      0.00%     43.66% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdAdd                  0      0.00%     43.66% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdAddAcc               0      0.00%     43.66% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdAlu                  0      0.00%     43.66% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdCmp                  0      0.00%     43.66% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdCvt                  0      0.00%     43.66% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdMisc                 0      0.00%     43.66% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdMult                 0      0.00%     43.66% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdMultAcc              0      0.00%     43.66% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdShift                0      0.00%     43.66% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdShiftAcc             0      0.00%     43.66% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdSqrt                 0      0.00%     43.66% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatAdd             0      0.00%     43.66% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatAlu             0      0.00%     43.66% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatCmp             0      0.00%     43.66% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatCvt             0      0.00%     43.66% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatDiv             0      0.00%     43.66% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatMisc            0      0.00%     43.66% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatMult            0      0.00%     43.66% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     43.66% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatSqrt            0      0.00%     43.66% # Type of FU issued
system.cpu04.iq.FU_type_0::MemRead            2421619     56.03%     99.69% # Type of FU issued
system.cpu04.iq.FU_type_0::MemWrite             13576      0.31%    100.00% # Type of FU issued
system.cpu04.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu04.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu04.iq.FU_type_0::total              4322291                       # Type of FU issued
system.cpu04.iq.rate                         1.670474                       # Inst issue rate
system.cpu04.iq.fu_busy_cnt                    428563                       # FU busy when requested
system.cpu04.iq.fu_busy_rate                 0.099152                       # FU busy rate (busy events/executed inst)
system.cpu04.iq.int_inst_queue_reads         11660080                       # Number of integer instruction queue reads
system.cpu04.iq.int_inst_queue_writes         2562970                       # Number of integer instruction queue writes
system.cpu04.iq.int_inst_queue_wakeup_accesses      2500635                       # Number of integer instruction queue wakeup accesses
system.cpu04.iq.fp_inst_queue_reads                 0                       # Number of floating instruction queue reads
system.cpu04.iq.fp_inst_queue_writes                0                       # Number of floating instruction queue writes
system.cpu04.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu04.iq.int_alu_accesses              4750854                       # Number of integer alu accesses
system.cpu04.iq.fp_alu_accesses                     0                       # Number of floating point alu accesses
system.cpu04.iew.lsq.thread0.forwLoads             21                       # Number of loads that had data forwarded from stores
system.cpu04.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu04.iew.lsq.thread0.squashedLoads         5177                       # Number of loads squashed
system.cpu04.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu04.iew.lsq.thread0.memOrderViolation           15                       # Number of memory ordering violations
system.cpu04.iew.lsq.thread0.squashedStores          456                       # Number of stores squashed
system.cpu04.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu04.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu04.iew.lsq.thread0.rescheduledLoads          584                       # Number of loads that were rescheduled
system.cpu04.iew.lsq.thread0.cacheBlocked      1820336                       # Number of times an access to memory failed due to the cache being blocked
system.cpu04.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu04.iew.iewSquashCycles                 2255                       # Number of cycles IEW is squashing
system.cpu04.iew.iewBlockCycles                288411                       # Number of cycles IEW is blocking
system.cpu04.iew.iewUnblockCycles               26470                       # Number of cycles IEW is unblocking
system.cpu04.iew.iewDispatchedInsts           2523205                       # Number of instructions dispatched to IQ
system.cpu04.iew.iewDispSquashedInsts             102                       # Number of squashed instructions skipped by dispatch
system.cpu04.iew.iewDispLoadInsts              602802                       # Number of dispatched load instructions
system.cpu04.iew.iewDispStoreInsts              13826                       # Number of dispatched store instructions
system.cpu04.iew.iewDispNonSpecInsts              578                       # Number of dispatched non-speculative instructions
system.cpu04.iew.iewIQFullEvents                 6040                       # Number of times the IQ has become full, causing a stall
system.cpu04.iew.iewLSQFullEvents                 970                       # Number of times the LSQ has become full, causing a stall
system.cpu04.iew.memOrderViolationEvents           15                       # Number of memory order violations
system.cpu04.iew.predictedTakenIncorrect         1610                       # Number of branches that were predicted taken incorrectly
system.cpu04.iew.predictedNotTakenIncorrect           73                       # Number of branches that were predicted not taken incorrectly
system.cpu04.iew.branchMispredicts               1683                       # Number of branch mispredicts detected at execute
system.cpu04.iew.iewExecutedInsts             4321516                       # Number of executed instructions
system.cpu04.iew.iewExecLoadInsts             2420984                       # Number of load instructions executed
system.cpu04.iew.iewExecSquashedInsts             775                       # Number of squashed instructions skipped in execute
system.cpu04.iew.exec_swp                           0                       # number of swp insts executed
system.cpu04.iew.exec_nop                           3                       # number of nop insts executed
system.cpu04.iew.exec_refs                    2434516                       # number of memory reference insts executed
system.cpu04.iew.exec_branches                 255331                       # Number of branches executed
system.cpu04.iew.exec_stores                    13532                       # Number of stores executed
system.cpu04.iew.exec_rate                   1.670174                       # Inst execution rate
system.cpu04.iew.wb_sent                      2501799                       # cumulative count of insts sent to commit
system.cpu04.iew.wb_count                     2500635                       # cumulative count of insts written-back
system.cpu04.iew.wb_producers                 1732221                       # num instructions producing a value
system.cpu04.iew.wb_consumers                 2659282                       # num instructions consuming a value
system.cpu04.iew.wb_penalized                       0                       # number of instrctions required to write to 'other' IQ
system.cpu04.iew.wb_rate                     0.966442                       # insts written-back per cycle
system.cpu04.iew.wb_fanout                   0.651387                       # average fanout of values written-back
system.cpu04.iew.wb_penalized_rate                  0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu04.commit.commitSquashedInsts         39675                       # The number of squashed insts skipped by commit
system.cpu04.commit.commitNonSpecStalls          1147                       # The number of times commit has been forced to stall to communicate backwards
system.cpu04.commit.branchMispredicts            1679                       # The number of times a branch was mispredicted
system.cpu04.commit.committed_per_cycle::samples      2579826                       # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::mean     0.962642                       # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::stdev     1.735968                       # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::0      1602879     62.13%     62.13% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::1       397668     15.41%     77.55% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::2       253024      9.81%     87.35% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::3       126565      4.91%     92.26% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::4         5658      0.22%     92.48% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::5       121035      4.69%     97.17% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::6         2154      0.08%     97.25% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::7         7437      0.29%     97.54% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::8        63406      2.46%    100.00% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::total      2579826                       # Number of insts commited each cycle
system.cpu04.commit.committedInsts            2465920                       # Number of instructions committed
system.cpu04.commit.committedOps              2483449                       # Number of ops (including micro ops) committed
system.cpu04.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu04.commit.refs                       610995                       # Number of memory references committed
system.cpu04.commit.loads                      597625                       # Number of loads committed
system.cpu04.commit.membars                       576                       # Number of memory barriers committed
system.cpu04.commit.branches                   252247                       # Number of branches committed
system.cpu04.commit.fp_insts                        0                       # Number of committed floating point instructions.
system.cpu04.commit.int_insts                 2234050                       # Number of committed integer instructions.
system.cpu04.commit.function_calls               1712                       # Number of function calls committed.
system.cpu04.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu04.commit.op_class_0::IntAlu        1479235     59.56%     59.56% # Class of committed instruction
system.cpu04.commit.op_class_0::IntMult        393219     15.83%     75.40% # Class of committed instruction
system.cpu04.commit.op_class_0::IntDiv              0      0.00%     75.40% # Class of committed instruction
system.cpu04.commit.op_class_0::FloatAdd            0      0.00%     75.40% # Class of committed instruction
system.cpu04.commit.op_class_0::FloatCmp            0      0.00%     75.40% # Class of committed instruction
system.cpu04.commit.op_class_0::FloatCvt            0      0.00%     75.40% # Class of committed instruction
system.cpu04.commit.op_class_0::FloatMult            0      0.00%     75.40% # Class of committed instruction
system.cpu04.commit.op_class_0::FloatDiv            0      0.00%     75.40% # Class of committed instruction
system.cpu04.commit.op_class_0::FloatSqrt            0      0.00%     75.40% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdAdd             0      0.00%     75.40% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdAddAcc            0      0.00%     75.40% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdAlu             0      0.00%     75.40% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdCmp             0      0.00%     75.40% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdCvt             0      0.00%     75.40% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdMisc            0      0.00%     75.40% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdMult            0      0.00%     75.40% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdMultAcc            0      0.00%     75.40% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdShift            0      0.00%     75.40% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdShiftAcc            0      0.00%     75.40% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdSqrt            0      0.00%     75.40% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatAdd            0      0.00%     75.40% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatAlu            0      0.00%     75.40% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatCmp            0      0.00%     75.40% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatCvt            0      0.00%     75.40% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatDiv            0      0.00%     75.40% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatMisc            0      0.00%     75.40% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatMult            0      0.00%     75.40% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatMultAcc            0      0.00%     75.40% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatSqrt            0      0.00%     75.40% # Class of committed instruction
system.cpu04.commit.op_class_0::MemRead        597625     24.06%     99.46% # Class of committed instruction
system.cpu04.commit.op_class_0::MemWrite        13370      0.54%    100.00% # Class of committed instruction
system.cpu04.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu04.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu04.commit.op_class_0::total         2483449                       # Class of committed instruction
system.cpu04.commit.bw_lim_events               63406                       # number cycles where commit BW limit reached
system.cpu04.rob.rob_reads                    5032186                       # The number of ROB reads
system.cpu04.rob.rob_writes                   5052847                       # The number of ROB writes
system.cpu04.timesIdled                            20                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu04.idleCycles                          1123                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu04.quiesceCycles                     402289                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu04.committedInsts                   2465920                       # Number of Instructions Simulated
system.cpu04.committedOps                     2483449                       # Number of Ops (including micro ops) Simulated
system.cpu04.cpi                             1.049290                       # CPI: Cycles Per Instruction
system.cpu04.cpi_total                       1.049290                       # CPI: Total CPI of All Threads
system.cpu04.ipc                             0.953026                       # IPC: Instructions Per Cycle
system.cpu04.ipc_total                       0.953026                       # IPC: Total IPC of All Threads
system.cpu04.int_regfile_reads                6204602                       # number of integer regfile reads
system.cpu04.int_regfile_writes               2059180                       # number of integer regfile writes
system.cpu04.fp_regfile_writes                    160                       # number of floating regfile writes
system.cpu04.cc_regfile_reads                14768343                       # number of cc regfile reads
system.cpu04.cc_regfile_writes                1508167                       # number of cc regfile writes
system.cpu04.misc_regfile_reads                638759                       # number of misc regfile reads
system.cpu04.misc_regfile_writes                   24                       # number of misc regfile writes
system.cpu04.dcache.tags.replacements          132406                       # number of replacements
system.cpu04.dcache.tags.tagsinuse         837.049260                       # Cycle average of tags in use
system.cpu04.dcache.tags.total_refs            344659                       # Total number of references to valid blocks.
system.cpu04.dcache.tags.sampled_refs          133428                       # Sample count of references to valid blocks.
system.cpu04.dcache.tags.avg_refs            2.583108                       # Average number of references to valid blocks.
system.cpu04.dcache.tags.warmup_cycle       349091500                       # Cycle when the warmup percentage was hit.
system.cpu04.dcache.tags.occ_blocks::cpu04.data   837.049260                       # Average occupied blocks per requestor
system.cpu04.dcache.tags.occ_percent::cpu04.data     0.817431                       # Average percentage of cache occupancy
system.cpu04.dcache.tags.occ_percent::total     0.817431                       # Average percentage of cache occupancy
system.cpu04.dcache.tags.occ_task_id_blocks::1024         1022                       # Occupied blocks per task id
system.cpu04.dcache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu04.dcache.tags.age_task_id_blocks_1024::1          385                       # Occupied blocks per task id
system.cpu04.dcache.tags.age_task_id_blocks_1024::2          634                       # Occupied blocks per task id
system.cpu04.dcache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu04.dcache.tags.tag_accesses         1363939                       # Number of tag accesses
system.cpu04.dcache.tags.data_accesses        1363939                       # Number of data accesses
system.cpu04.dcache.ReadReq_hits::cpu04.data       333363                       # number of ReadReq hits
system.cpu04.dcache.ReadReq_hits::total        333363                       # number of ReadReq hits
system.cpu04.dcache.WriteReq_hits::cpu04.data        11289                       # number of WriteReq hits
system.cpu04.dcache.WriteReq_hits::total        11289                       # number of WriteReq hits
system.cpu04.dcache.SoftPFReq_hits::cpu04.data            2                       # number of SoftPFReq hits
system.cpu04.dcache.SoftPFReq_hits::total            2                       # number of SoftPFReq hits
system.cpu04.dcache.demand_hits::cpu04.data       344652                       # number of demand (read+write) hits
system.cpu04.dcache.demand_hits::total         344652                       # number of demand (read+write) hits
system.cpu04.dcache.overall_hits::cpu04.data       344654                       # number of overall hits
system.cpu04.dcache.overall_hits::total        344654                       # number of overall hits
system.cpu04.dcache.ReadReq_misses::cpu04.data       268513                       # number of ReadReq misses
system.cpu04.dcache.ReadReq_misses::total       268513                       # number of ReadReq misses
system.cpu04.dcache.WriteReq_misses::cpu04.data         2070                       # number of WriteReq misses
system.cpu04.dcache.WriteReq_misses::total         2070                       # number of WriteReq misses
system.cpu04.dcache.SoftPFReq_misses::cpu04.data            4                       # number of SoftPFReq misses
system.cpu04.dcache.SoftPFReq_misses::total            4                       # number of SoftPFReq misses
system.cpu04.dcache.LoadLockedReq_misses::cpu04.data            6                       # number of LoadLockedReq misses
system.cpu04.dcache.LoadLockedReq_misses::total            6                       # number of LoadLockedReq misses
system.cpu04.dcache.StoreCondReq_misses::cpu04.data            3                       # number of StoreCondReq misses
system.cpu04.dcache.StoreCondReq_misses::total            3                       # number of StoreCondReq misses
system.cpu04.dcache.demand_misses::cpu04.data       270583                       # number of demand (read+write) misses
system.cpu04.dcache.demand_misses::total       270583                       # number of demand (read+write) misses
system.cpu04.dcache.overall_misses::cpu04.data       270587                       # number of overall misses
system.cpu04.dcache.overall_misses::total       270587                       # number of overall misses
system.cpu04.dcache.ReadReq_miss_latency::cpu04.data   8759393728                       # number of ReadReq miss cycles
system.cpu04.dcache.ReadReq_miss_latency::total   8759393728                       # number of ReadReq miss cycles
system.cpu04.dcache.WriteReq_miss_latency::cpu04.data    120419793                       # number of WriteReq miss cycles
system.cpu04.dcache.WriteReq_miss_latency::total    120419793                       # number of WriteReq miss cycles
system.cpu04.dcache.LoadLockedReq_miss_latency::cpu04.data        35493                       # number of LoadLockedReq miss cycles
system.cpu04.dcache.LoadLockedReq_miss_latency::total        35493                       # number of LoadLockedReq miss cycles
system.cpu04.dcache.StoreCondReq_miss_latency::cpu04.data        19500                       # number of StoreCondReq miss cycles
system.cpu04.dcache.StoreCondReq_miss_latency::total        19500                       # number of StoreCondReq miss cycles
system.cpu04.dcache.demand_miss_latency::cpu04.data   8879813521                       # number of demand (read+write) miss cycles
system.cpu04.dcache.demand_miss_latency::total   8879813521                       # number of demand (read+write) miss cycles
system.cpu04.dcache.overall_miss_latency::cpu04.data   8879813521                       # number of overall miss cycles
system.cpu04.dcache.overall_miss_latency::total   8879813521                       # number of overall miss cycles
system.cpu04.dcache.ReadReq_accesses::cpu04.data       601876                       # number of ReadReq accesses(hits+misses)
system.cpu04.dcache.ReadReq_accesses::total       601876                       # number of ReadReq accesses(hits+misses)
system.cpu04.dcache.WriteReq_accesses::cpu04.data        13359                       # number of WriteReq accesses(hits+misses)
system.cpu04.dcache.WriteReq_accesses::total        13359                       # number of WriteReq accesses(hits+misses)
system.cpu04.dcache.SoftPFReq_accesses::cpu04.data            6                       # number of SoftPFReq accesses(hits+misses)
system.cpu04.dcache.SoftPFReq_accesses::total            6                       # number of SoftPFReq accesses(hits+misses)
system.cpu04.dcache.LoadLockedReq_accesses::cpu04.data            6                       # number of LoadLockedReq accesses(hits+misses)
system.cpu04.dcache.LoadLockedReq_accesses::total            6                       # number of LoadLockedReq accesses(hits+misses)
system.cpu04.dcache.StoreCondReq_accesses::cpu04.data            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu04.dcache.StoreCondReq_accesses::total            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu04.dcache.demand_accesses::cpu04.data       615235                       # number of demand (read+write) accesses
system.cpu04.dcache.demand_accesses::total       615235                       # number of demand (read+write) accesses
system.cpu04.dcache.overall_accesses::cpu04.data       615241                       # number of overall (read+write) accesses
system.cpu04.dcache.overall_accesses::total       615241                       # number of overall (read+write) accesses
system.cpu04.dcache.ReadReq_miss_rate::cpu04.data     0.446127                       # miss rate for ReadReq accesses
system.cpu04.dcache.ReadReq_miss_rate::total     0.446127                       # miss rate for ReadReq accesses
system.cpu04.dcache.WriteReq_miss_rate::cpu04.data     0.154952                       # miss rate for WriteReq accesses
system.cpu04.dcache.WriteReq_miss_rate::total     0.154952                       # miss rate for WriteReq accesses
system.cpu04.dcache.SoftPFReq_miss_rate::cpu04.data     0.666667                       # miss rate for SoftPFReq accesses
system.cpu04.dcache.SoftPFReq_miss_rate::total     0.666667                       # miss rate for SoftPFReq accesses
system.cpu04.dcache.LoadLockedReq_miss_rate::cpu04.data            1                       # miss rate for LoadLockedReq accesses
system.cpu04.dcache.LoadLockedReq_miss_rate::total            1                       # miss rate for LoadLockedReq accesses
system.cpu04.dcache.StoreCondReq_miss_rate::cpu04.data            1                       # miss rate for StoreCondReq accesses
system.cpu04.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu04.dcache.demand_miss_rate::cpu04.data     0.439804                       # miss rate for demand accesses
system.cpu04.dcache.demand_miss_rate::total     0.439804                       # miss rate for demand accesses
system.cpu04.dcache.overall_miss_rate::cpu04.data     0.439807                       # miss rate for overall accesses
system.cpu04.dcache.overall_miss_rate::total     0.439807                       # miss rate for overall accesses
system.cpu04.dcache.ReadReq_avg_miss_latency::cpu04.data 32621.860871                       # average ReadReq miss latency
system.cpu04.dcache.ReadReq_avg_miss_latency::total 32621.860871                       # average ReadReq miss latency
system.cpu04.dcache.WriteReq_avg_miss_latency::cpu04.data 58173.813043                       # average WriteReq miss latency
system.cpu04.dcache.WriteReq_avg_miss_latency::total 58173.813043                       # average WriteReq miss latency
system.cpu04.dcache.LoadLockedReq_avg_miss_latency::cpu04.data  5915.500000                       # average LoadLockedReq miss latency
system.cpu04.dcache.LoadLockedReq_avg_miss_latency::total  5915.500000                       # average LoadLockedReq miss latency
system.cpu04.dcache.StoreCondReq_avg_miss_latency::cpu04.data         6500                       # average StoreCondReq miss latency
system.cpu04.dcache.StoreCondReq_avg_miss_latency::total         6500                       # average StoreCondReq miss latency
system.cpu04.dcache.demand_avg_miss_latency::cpu04.data 32817.337087                       # average overall miss latency
system.cpu04.dcache.demand_avg_miss_latency::total 32817.337087                       # average overall miss latency
system.cpu04.dcache.overall_avg_miss_latency::cpu04.data 32816.851959                       # average overall miss latency
system.cpu04.dcache.overall_avg_miss_latency::total 32816.851959                       # average overall miss latency
system.cpu04.dcache.blocked_cycles::no_mshrs      2144642                       # number of cycles access was blocked
system.cpu04.dcache.blocked_cycles::no_targets          450                       # number of cycles access was blocked
system.cpu04.dcache.blocked::no_mshrs          132833                       # number of cycles access was blocked
system.cpu04.dcache.blocked::no_targets             2                       # number of cycles access was blocked
system.cpu04.dcache.avg_blocked_cycles::no_mshrs    16.145401                       # average number of cycles each access was blocked
system.cpu04.dcache.avg_blocked_cycles::no_targets          225                       # average number of cycles each access was blocked
system.cpu04.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu04.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu04.dcache.writebacks::writebacks         6174                       # number of writebacks
system.cpu04.dcache.writebacks::total            6174                       # number of writebacks
system.cpu04.dcache.ReadReq_mshr_hits::cpu04.data       136113                       # number of ReadReq MSHR hits
system.cpu04.dcache.ReadReq_mshr_hits::total       136113                       # number of ReadReq MSHR hits
system.cpu04.dcache.WriteReq_mshr_hits::cpu04.data         1039                       # number of WriteReq MSHR hits
system.cpu04.dcache.WriteReq_mshr_hits::total         1039                       # number of WriteReq MSHR hits
system.cpu04.dcache.demand_mshr_hits::cpu04.data       137152                       # number of demand (read+write) MSHR hits
system.cpu04.dcache.demand_mshr_hits::total       137152                       # number of demand (read+write) MSHR hits
system.cpu04.dcache.overall_mshr_hits::cpu04.data       137152                       # number of overall MSHR hits
system.cpu04.dcache.overall_mshr_hits::total       137152                       # number of overall MSHR hits
system.cpu04.dcache.ReadReq_mshr_misses::cpu04.data       132400                       # number of ReadReq MSHR misses
system.cpu04.dcache.ReadReq_mshr_misses::total       132400                       # number of ReadReq MSHR misses
system.cpu04.dcache.WriteReq_mshr_misses::cpu04.data         1031                       # number of WriteReq MSHR misses
system.cpu04.dcache.WriteReq_mshr_misses::total         1031                       # number of WriteReq MSHR misses
system.cpu04.dcache.SoftPFReq_mshr_misses::cpu04.data            3                       # number of SoftPFReq MSHR misses
system.cpu04.dcache.SoftPFReq_mshr_misses::total            3                       # number of SoftPFReq MSHR misses
system.cpu04.dcache.LoadLockedReq_mshr_misses::cpu04.data            6                       # number of LoadLockedReq MSHR misses
system.cpu04.dcache.LoadLockedReq_mshr_misses::total            6                       # number of LoadLockedReq MSHR misses
system.cpu04.dcache.StoreCondReq_mshr_misses::cpu04.data            3                       # number of StoreCondReq MSHR misses
system.cpu04.dcache.StoreCondReq_mshr_misses::total            3                       # number of StoreCondReq MSHR misses
system.cpu04.dcache.demand_mshr_misses::cpu04.data       133431                       # number of demand (read+write) MSHR misses
system.cpu04.dcache.demand_mshr_misses::total       133431                       # number of demand (read+write) MSHR misses
system.cpu04.dcache.overall_mshr_misses::cpu04.data       133434                       # number of overall MSHR misses
system.cpu04.dcache.overall_mshr_misses::total       133434                       # number of overall MSHR misses
system.cpu04.dcache.ReadReq_mshr_miss_latency::cpu04.data   4700581851                       # number of ReadReq MSHR miss cycles
system.cpu04.dcache.ReadReq_mshr_miss_latency::total   4700581851                       # number of ReadReq MSHR miss cycles
system.cpu04.dcache.WriteReq_mshr_miss_latency::cpu04.data     61840905                       # number of WriteReq MSHR miss cycles
system.cpu04.dcache.WriteReq_mshr_miss_latency::total     61840905                       # number of WriteReq MSHR miss cycles
system.cpu04.dcache.SoftPFReq_mshr_miss_latency::cpu04.data        16500                       # number of SoftPFReq MSHR miss cycles
system.cpu04.dcache.SoftPFReq_mshr_miss_latency::total        16500                       # number of SoftPFReq MSHR miss cycles
system.cpu04.dcache.LoadLockedReq_mshr_miss_latency::cpu04.data        25507                       # number of LoadLockedReq MSHR miss cycles
system.cpu04.dcache.LoadLockedReq_mshr_miss_latency::total        25507                       # number of LoadLockedReq MSHR miss cycles
system.cpu04.dcache.StoreCondReq_mshr_miss_latency::cpu04.data        15000                       # number of StoreCondReq MSHR miss cycles
system.cpu04.dcache.StoreCondReq_mshr_miss_latency::total        15000                       # number of StoreCondReq MSHR miss cycles
system.cpu04.dcache.demand_mshr_miss_latency::cpu04.data   4762422756                       # number of demand (read+write) MSHR miss cycles
system.cpu04.dcache.demand_mshr_miss_latency::total   4762422756                       # number of demand (read+write) MSHR miss cycles
system.cpu04.dcache.overall_mshr_miss_latency::cpu04.data   4762439256                       # number of overall MSHR miss cycles
system.cpu04.dcache.overall_mshr_miss_latency::total   4762439256                       # number of overall MSHR miss cycles
system.cpu04.dcache.ReadReq_mshr_miss_rate::cpu04.data     0.219979                       # mshr miss rate for ReadReq accesses
system.cpu04.dcache.ReadReq_mshr_miss_rate::total     0.219979                       # mshr miss rate for ReadReq accesses
system.cpu04.dcache.WriteReq_mshr_miss_rate::cpu04.data     0.077176                       # mshr miss rate for WriteReq accesses
system.cpu04.dcache.WriteReq_mshr_miss_rate::total     0.077176                       # mshr miss rate for WriteReq accesses
system.cpu04.dcache.SoftPFReq_mshr_miss_rate::cpu04.data     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu04.dcache.SoftPFReq_mshr_miss_rate::total     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu04.dcache.LoadLockedReq_mshr_miss_rate::cpu04.data            1                       # mshr miss rate for LoadLockedReq accesses
system.cpu04.dcache.LoadLockedReq_mshr_miss_rate::total            1                       # mshr miss rate for LoadLockedReq accesses
system.cpu04.dcache.StoreCondReq_mshr_miss_rate::cpu04.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu04.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu04.dcache.demand_mshr_miss_rate::cpu04.data     0.216878                       # mshr miss rate for demand accesses
system.cpu04.dcache.demand_mshr_miss_rate::total     0.216878                       # mshr miss rate for demand accesses
system.cpu04.dcache.overall_mshr_miss_rate::cpu04.data     0.216881                       # mshr miss rate for overall accesses
system.cpu04.dcache.overall_mshr_miss_rate::total     0.216881                       # mshr miss rate for overall accesses
system.cpu04.dcache.ReadReq_avg_mshr_miss_latency::cpu04.data 35502.884071                       # average ReadReq mshr miss latency
system.cpu04.dcache.ReadReq_avg_mshr_miss_latency::total 35502.884071                       # average ReadReq mshr miss latency
system.cpu04.dcache.WriteReq_avg_mshr_miss_latency::cpu04.data 59981.479146                       # average WriteReq mshr miss latency
system.cpu04.dcache.WriteReq_avg_mshr_miss_latency::total 59981.479146                       # average WriteReq mshr miss latency
system.cpu04.dcache.SoftPFReq_avg_mshr_miss_latency::cpu04.data         5500                       # average SoftPFReq mshr miss latency
system.cpu04.dcache.SoftPFReq_avg_mshr_miss_latency::total         5500                       # average SoftPFReq mshr miss latency
system.cpu04.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu04.data  4251.166667                       # average LoadLockedReq mshr miss latency
system.cpu04.dcache.LoadLockedReq_avg_mshr_miss_latency::total  4251.166667                       # average LoadLockedReq mshr miss latency
system.cpu04.dcache.StoreCondReq_avg_mshr_miss_latency::cpu04.data         5000                       # average StoreCondReq mshr miss latency
system.cpu04.dcache.StoreCondReq_avg_mshr_miss_latency::total         5000                       # average StoreCondReq mshr miss latency
system.cpu04.dcache.demand_avg_mshr_miss_latency::cpu04.data 35692.026261                       # average overall mshr miss latency
system.cpu04.dcache.demand_avg_mshr_miss_latency::total 35692.026261                       # average overall mshr miss latency
system.cpu04.dcache.overall_avg_mshr_miss_latency::cpu04.data 35691.347453                       # average overall mshr miss latency
system.cpu04.dcache.overall_avg_mshr_miss_latency::total 35691.347453                       # average overall mshr miss latency
system.cpu04.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu04.icache.tags.replacements               0                       # number of replacements
system.cpu04.icache.tags.tagsinuse          42.545946                       # Cycle average of tags in use
system.cpu04.icache.tags.total_refs            281340                       # Total number of references to valid blocks.
system.cpu04.icache.tags.sampled_refs              54                       # Sample count of references to valid blocks.
system.cpu04.icache.tags.avg_refs                5210                       # Average number of references to valid blocks.
system.cpu04.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu04.icache.tags.occ_blocks::cpu04.inst    42.545946                       # Average occupied blocks per requestor
system.cpu04.icache.tags.occ_percent::cpu04.inst     0.083098                       # Average percentage of cache occupancy
system.cpu04.icache.tags.occ_percent::total     0.083098                       # Average percentage of cache occupancy
system.cpu04.icache.tags.occ_task_id_blocks::1024           54                       # Occupied blocks per task id
system.cpu04.icache.tags.age_task_id_blocks_1024::1            5                       # Occupied blocks per task id
system.cpu04.icache.tags.age_task_id_blocks_1024::3           49                       # Occupied blocks per task id
system.cpu04.icache.tags.occ_task_id_percent::1024     0.105469                       # Percentage of cache occupancy per task id
system.cpu04.icache.tags.tag_accesses          562880                       # Number of tag accesses
system.cpu04.icache.tags.data_accesses         562880                       # Number of data accesses
system.cpu04.icache.ReadReq_hits::cpu04.inst       281340                       # number of ReadReq hits
system.cpu04.icache.ReadReq_hits::total        281340                       # number of ReadReq hits
system.cpu04.icache.demand_hits::cpu04.inst       281340                       # number of demand (read+write) hits
system.cpu04.icache.demand_hits::total         281340                       # number of demand (read+write) hits
system.cpu04.icache.overall_hits::cpu04.inst       281340                       # number of overall hits
system.cpu04.icache.overall_hits::total        281340                       # number of overall hits
system.cpu04.icache.ReadReq_misses::cpu04.inst           73                       # number of ReadReq misses
system.cpu04.icache.ReadReq_misses::total           73                       # number of ReadReq misses
system.cpu04.icache.demand_misses::cpu04.inst           73                       # number of demand (read+write) misses
system.cpu04.icache.demand_misses::total           73                       # number of demand (read+write) misses
system.cpu04.icache.overall_misses::cpu04.inst           73                       # number of overall misses
system.cpu04.icache.overall_misses::total           73                       # number of overall misses
system.cpu04.icache.ReadReq_miss_latency::cpu04.inst      3900662                       # number of ReadReq miss cycles
system.cpu04.icache.ReadReq_miss_latency::total      3900662                       # number of ReadReq miss cycles
system.cpu04.icache.demand_miss_latency::cpu04.inst      3900662                       # number of demand (read+write) miss cycles
system.cpu04.icache.demand_miss_latency::total      3900662                       # number of demand (read+write) miss cycles
system.cpu04.icache.overall_miss_latency::cpu04.inst      3900662                       # number of overall miss cycles
system.cpu04.icache.overall_miss_latency::total      3900662                       # number of overall miss cycles
system.cpu04.icache.ReadReq_accesses::cpu04.inst       281413                       # number of ReadReq accesses(hits+misses)
system.cpu04.icache.ReadReq_accesses::total       281413                       # number of ReadReq accesses(hits+misses)
system.cpu04.icache.demand_accesses::cpu04.inst       281413                       # number of demand (read+write) accesses
system.cpu04.icache.demand_accesses::total       281413                       # number of demand (read+write) accesses
system.cpu04.icache.overall_accesses::cpu04.inst       281413                       # number of overall (read+write) accesses
system.cpu04.icache.overall_accesses::total       281413                       # number of overall (read+write) accesses
system.cpu04.icache.ReadReq_miss_rate::cpu04.inst     0.000259                       # miss rate for ReadReq accesses
system.cpu04.icache.ReadReq_miss_rate::total     0.000259                       # miss rate for ReadReq accesses
system.cpu04.icache.demand_miss_rate::cpu04.inst     0.000259                       # miss rate for demand accesses
system.cpu04.icache.demand_miss_rate::total     0.000259                       # miss rate for demand accesses
system.cpu04.icache.overall_miss_rate::cpu04.inst     0.000259                       # miss rate for overall accesses
system.cpu04.icache.overall_miss_rate::total     0.000259                       # miss rate for overall accesses
system.cpu04.icache.ReadReq_avg_miss_latency::cpu04.inst 53433.726027                       # average ReadReq miss latency
system.cpu04.icache.ReadReq_avg_miss_latency::total 53433.726027                       # average ReadReq miss latency
system.cpu04.icache.demand_avg_miss_latency::cpu04.inst 53433.726027                       # average overall miss latency
system.cpu04.icache.demand_avg_miss_latency::total 53433.726027                       # average overall miss latency
system.cpu04.icache.overall_avg_miss_latency::cpu04.inst 53433.726027                       # average overall miss latency
system.cpu04.icache.overall_avg_miss_latency::total 53433.726027                       # average overall miss latency
system.cpu04.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu04.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu04.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu04.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu04.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu04.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu04.icache.fast_writes                     0                       # number of fast writes performed
system.cpu04.icache.cache_copies                    0                       # number of cache copies performed
system.cpu04.icache.ReadReq_mshr_hits::cpu04.inst           19                       # number of ReadReq MSHR hits
system.cpu04.icache.ReadReq_mshr_hits::total           19                       # number of ReadReq MSHR hits
system.cpu04.icache.demand_mshr_hits::cpu04.inst           19                       # number of demand (read+write) MSHR hits
system.cpu04.icache.demand_mshr_hits::total           19                       # number of demand (read+write) MSHR hits
system.cpu04.icache.overall_mshr_hits::cpu04.inst           19                       # number of overall MSHR hits
system.cpu04.icache.overall_mshr_hits::total           19                       # number of overall MSHR hits
system.cpu04.icache.ReadReq_mshr_misses::cpu04.inst           54                       # number of ReadReq MSHR misses
system.cpu04.icache.ReadReq_mshr_misses::total           54                       # number of ReadReq MSHR misses
system.cpu04.icache.demand_mshr_misses::cpu04.inst           54                       # number of demand (read+write) MSHR misses
system.cpu04.icache.demand_mshr_misses::total           54                       # number of demand (read+write) MSHR misses
system.cpu04.icache.overall_mshr_misses::cpu04.inst           54                       # number of overall MSHR misses
system.cpu04.icache.overall_mshr_misses::total           54                       # number of overall MSHR misses
system.cpu04.icache.ReadReq_mshr_miss_latency::cpu04.inst      2199308                       # number of ReadReq MSHR miss cycles
system.cpu04.icache.ReadReq_mshr_miss_latency::total      2199308                       # number of ReadReq MSHR miss cycles
system.cpu04.icache.demand_mshr_miss_latency::cpu04.inst      2199308                       # number of demand (read+write) MSHR miss cycles
system.cpu04.icache.demand_mshr_miss_latency::total      2199308                       # number of demand (read+write) MSHR miss cycles
system.cpu04.icache.overall_mshr_miss_latency::cpu04.inst      2199308                       # number of overall MSHR miss cycles
system.cpu04.icache.overall_mshr_miss_latency::total      2199308                       # number of overall MSHR miss cycles
system.cpu04.icache.ReadReq_mshr_miss_rate::cpu04.inst     0.000192                       # mshr miss rate for ReadReq accesses
system.cpu04.icache.ReadReq_mshr_miss_rate::total     0.000192                       # mshr miss rate for ReadReq accesses
system.cpu04.icache.demand_mshr_miss_rate::cpu04.inst     0.000192                       # mshr miss rate for demand accesses
system.cpu04.icache.demand_mshr_miss_rate::total     0.000192                       # mshr miss rate for demand accesses
system.cpu04.icache.overall_mshr_miss_rate::cpu04.inst     0.000192                       # mshr miss rate for overall accesses
system.cpu04.icache.overall_mshr_miss_rate::total     0.000192                       # mshr miss rate for overall accesses
system.cpu04.icache.ReadReq_avg_mshr_miss_latency::cpu04.inst 40727.925926                       # average ReadReq mshr miss latency
system.cpu04.icache.ReadReq_avg_mshr_miss_latency::total 40727.925926                       # average ReadReq mshr miss latency
system.cpu04.icache.demand_avg_mshr_miss_latency::cpu04.inst 40727.925926                       # average overall mshr miss latency
system.cpu04.icache.demand_avg_mshr_miss_latency::total 40727.925926                       # average overall mshr miss latency
system.cpu04.icache.overall_avg_mshr_miss_latency::cpu04.inst 40727.925926                       # average overall mshr miss latency
system.cpu04.icache.overall_avg_mshr_miss_latency::total 40727.925926                       # average overall mshr miss latency
system.cpu04.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu05.branchPred.lookups                276048                       # Number of BP lookups
system.cpu05.branchPred.condPredicted          270688                       # Number of conditional branches predicted
system.cpu05.branchPred.condIncorrect            1708                       # Number of conditional branches incorrect
system.cpu05.branchPred.BTBLookups             210886                       # Number of BTB lookups
system.cpu05.branchPred.BTBHits                207408                       # Number of BTB hits
system.cpu05.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu05.branchPred.BTBHitPct           98.350768                       # BTB Hit Percentage
system.cpu05.branchPred.usedRAS                  2878                       # Number of times the RAS was used to get a target.
system.cpu05.branchPred.RASInCorrect                1                       # Number of incorrect RAS predictions.
system.cpu05.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu05.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu05.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu05.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu05.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu05.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu05.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu05.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu05.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu05.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu05.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu05.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu05.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu05.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu05.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu05.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu05.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu05.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu05.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu05.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu05.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu05.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu05.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu05.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu05.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu05.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu05.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu05.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu05.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu05.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu05.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu05.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu05.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu05.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu05.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu05.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu05.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu05.dtb.inst_hits                          0                       # ITB inst hits
system.cpu05.dtb.inst_misses                        0                       # ITB inst misses
system.cpu05.dtb.read_hits                          0                       # DTB read hits
system.cpu05.dtb.read_misses                        0                       # DTB read misses
system.cpu05.dtb.write_hits                         0                       # DTB write hits
system.cpu05.dtb.write_misses                       0                       # DTB write misses
system.cpu05.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu05.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu05.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu05.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu05.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu05.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu05.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu05.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu05.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu05.dtb.read_accesses                      0                       # DTB read accesses
system.cpu05.dtb.write_accesses                     0                       # DTB write accesses
system.cpu05.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu05.dtb.hits                               0                       # DTB hits
system.cpu05.dtb.misses                             0                       # DTB misses
system.cpu05.dtb.accesses                           0                       # DTB accesses
system.cpu05.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu05.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu05.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu05.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu05.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu05.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu05.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu05.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu05.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu05.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu05.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu05.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu05.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu05.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu05.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu05.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu05.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu05.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu05.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu05.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu05.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu05.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu05.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu05.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu05.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu05.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu05.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu05.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu05.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu05.itb.walker.walks                       0                       # Table walker walks requested
system.cpu05.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu05.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu05.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu05.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu05.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu05.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu05.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu05.itb.inst_hits                          0                       # ITB inst hits
system.cpu05.itb.inst_misses                        0                       # ITB inst misses
system.cpu05.itb.read_hits                          0                       # DTB read hits
system.cpu05.itb.read_misses                        0                       # DTB read misses
system.cpu05.itb.write_hits                         0                       # DTB write hits
system.cpu05.itb.write_misses                       0                       # DTB write misses
system.cpu05.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu05.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu05.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu05.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu05.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu05.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu05.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu05.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu05.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu05.itb.read_accesses                      0                       # DTB read accesses
system.cpu05.itb.write_accesses                     0                       # DTB write accesses
system.cpu05.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu05.itb.hits                               0                       # DTB hits
system.cpu05.itb.misses                             0                       # DTB misses
system.cpu05.itb.accesses                           0                       # DTB accesses
system.cpu05.numCycles                        2586830                       # number of cpu cycles simulated
system.cpu05.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu05.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu05.fetch.icacheStallCycles           283762                       # Number of cycles fetch is stalled on an Icache miss
system.cpu05.fetch.Insts                      2603527                       # Number of instructions fetch has processed
system.cpu05.fetch.Branches                    276048                       # Number of branches that fetch encountered
system.cpu05.fetch.predictedBranches           210286                       # Number of branches that fetch has predicted taken
system.cpu05.fetch.Cycles                     2299725                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu05.fetch.SquashCycles                  4561                       # Number of cycles fetch has spent squashing
system.cpu05.fetch.MiscStallCycles                  1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu05.fetch.NoActiveThreadStallCycles            1                       # Number of stall cycles due to no active thread to fetch from
system.cpu05.fetch.PendingTrapStallCycles            6                       # Number of stall cycles due to pending traps
system.cpu05.fetch.CacheLines                  281379                       # Number of cache lines fetched
system.cpu05.fetch.IcacheSquashes                  76                       # Number of outstanding Icache misses that were squashed
system.cpu05.fetch.rateDist::samples          2585775                       # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::mean            1.016577                       # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::stdev           2.344229                       # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::0                2088412     80.77%     80.77% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::1                  61044      2.36%     83.13% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::2                  38516      1.49%     84.62% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::3                  37093      1.43%     86.05% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::4                  38081      1.47%     87.52% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::5                  48235      1.87%     89.39% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::6                  48629      1.88%     91.27% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::7                 112108      4.34%     95.60% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::8                 113657      4.40%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::total            2585775                       # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.branchRate                0.106713                       # Number of branch fetches per cycle
system.cpu05.fetch.rate                      1.006455                       # Number of inst fetches per cycle
system.cpu05.decode.IdleCycles                  98799                       # Number of cycles decode is idle
system.cpu05.decode.BlockedCycles             2160619                       # Number of cycles decode is blocked
system.cpu05.decode.RunCycles                   70476                       # Number of cycles decode is running
system.cpu05.decode.UnblockCycles              253630                       # Number of cycles decode is unblocking
system.cpu05.decode.SquashCycles                 2250                       # Number of cycles decode is squashing
system.cpu05.decode.BranchResolved               2391                       # Number of times decode resolved a branch
system.cpu05.decode.BranchMispred                  30                       # Number of times decode detected a branch misprediction
system.cpu05.decode.DecodedInsts              2546934                       # Number of instructions handled by decode
system.cpu05.decode.SquashedInsts                 137                       # Number of squashed instructions handled by decode
system.cpu05.rename.SquashCycles                 2250                       # Number of cycles rename is squashing
system.cpu05.rename.IdleCycles                 153454                       # Number of cycles rename is idle
system.cpu05.rename.BlockCycles               1110356                       # Number of cycles rename is blocking
system.cpu05.rename.serializeStallCycles        21830                       # count of cycles rename stalled for serializing inst
system.cpu05.rename.RunCycles                  229946                       # Number of cycles rename is running
system.cpu05.rename.UnblockCycles             1067938                       # Number of cycles rename is unblocking
system.cpu05.rename.RenamedInsts              2530700                       # Number of instructions processed by rename
system.cpu05.rename.ROBFullEvents                  12                       # Number of times rename has blocked due to ROB full
system.cpu05.rename.IQFullEvents              1015629                       # Number of times rename has blocked due to IQ full
system.cpu05.rename.LQFullEvents                14632                       # Number of times rename has blocked due to LQ full
system.cpu05.rename.RenamedOperands           3618622                       # Number of destination operands rename has renamed
system.cpu05.rename.RenameLookups            12440291                       # Number of register rename lookups that rename has made
system.cpu05.rename.int_rename_lookups        4039137                       # Number of integer rename lookups
system.cpu05.rename.CommittedMaps             3529173                       # Number of HB maps that are committed
system.cpu05.rename.UndoneMaps                  89434                       # Number of HB maps that are undone due to squashing
system.cpu05.rename.serializingInsts              594                       # count of serializing insts renamed
system.cpu05.rename.tempSerializingInsts          593                       # count of temporary serializing insts renamed
system.cpu05.rename.skidInsts                 1555547                       # count of insts added to the skid buffer
system.cpu05.memDep0.insertedLoads             602308                       # Number of loads inserted to the mem dependence unit.
system.cpu05.memDep0.insertedStores             13745                       # Number of stores inserted to the mem dependence unit.
system.cpu05.memDep0.conflictingLoads            7280                       # Number of conflicting loads.
system.cpu05.memDep0.conflictingStores           6828                       # Number of conflicting stores.
system.cpu05.iq.iqInstsAdded                  2518731                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu05.iq.iqNonSpecInstsAdded              1172                       # Number of non-speculative instructions added to the IQ
system.cpu05.iq.iqInstsIssued                 4318680                       # Number of instructions issued
system.cpu05.iq.iqSquashedInstsIssued             582                       # Number of squashed instructions issued
system.cpu05.iq.iqSquashedInstsExamined         39377                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu05.iq.iqSquashedOperandsExamined       105741                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu05.iq.iqSquashedNonSpecRemoved           25                       # Number of squashed non-spec instructions that were removed
system.cpu05.iq.issued_per_cycle::samples      2585775                       # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::mean       1.670169                       # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::stdev      1.897574                       # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::0            972080     37.59%     37.59% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::1            657165     25.41%     63.01% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::2            192361      7.44%     70.45% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::3            233856      9.04%     79.49% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::4            222606      8.61%     88.10% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::5            221639      8.57%     96.67% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::6             30240      1.17%     97.84% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::7             51458      1.99%     99.83% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::8              4370      0.17%    100.00% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::total       2585775                       # Number of insts issued each cycle
system.cpu05.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu05.iq.fu_full::IntAlu                 38823      9.06%      9.06% # attempts to use FU when none available
system.cpu05.iq.fu_full::IntMult                   46      0.01%      9.07% # attempts to use FU when none available
system.cpu05.iq.fu_full::IntDiv                     0      0.00%      9.07% # attempts to use FU when none available
system.cpu05.iq.fu_full::FloatAdd                   0      0.00%      9.07% # attempts to use FU when none available
system.cpu05.iq.fu_full::FloatCmp                   0      0.00%      9.07% # attempts to use FU when none available
system.cpu05.iq.fu_full::FloatCvt                   0      0.00%      9.07% # attempts to use FU when none available
system.cpu05.iq.fu_full::FloatMult                  0      0.00%      9.07% # attempts to use FU when none available
system.cpu05.iq.fu_full::FloatDiv                   0      0.00%      9.07% # attempts to use FU when none available
system.cpu05.iq.fu_full::FloatSqrt                  0      0.00%      9.07% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdAdd                    0      0.00%      9.07% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdAddAcc                 0      0.00%      9.07% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdAlu                    0      0.00%      9.07% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdCmp                    0      0.00%      9.07% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdCvt                    0      0.00%      9.07% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdMisc                   0      0.00%      9.07% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdMult                   0      0.00%      9.07% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdMultAcc                0      0.00%      9.07% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdShift                  0      0.00%      9.07% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdShiftAcc               0      0.00%      9.07% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdSqrt                   0      0.00%      9.07% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatAdd               0      0.00%      9.07% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatAlu               0      0.00%      9.07% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatCmp               0      0.00%      9.07% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatCvt               0      0.00%      9.07% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatDiv               0      0.00%      9.07% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatMisc              0      0.00%      9.07% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatMult              0      0.00%      9.07% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatMultAcc            0      0.00%      9.07% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatSqrt              0      0.00%      9.07% # attempts to use FU when none available
system.cpu05.iq.fu_full::MemRead               388896     90.79%     99.86% # attempts to use FU when none available
system.cpu05.iq.fu_full::MemWrite                 584      0.14%    100.00% # attempts to use FU when none available
system.cpu05.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu05.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu05.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu05.iq.FU_type_0::IntAlu             1491373     34.53%     34.53% # Type of FU issued
system.cpu05.iq.FU_type_0::IntMult             393220      9.11%     43.64% # Type of FU issued
system.cpu05.iq.FU_type_0::IntDiv                   0      0.00%     43.64% # Type of FU issued
system.cpu05.iq.FU_type_0::FloatAdd                 0      0.00%     43.64% # Type of FU issued
system.cpu05.iq.FU_type_0::FloatCmp                 0      0.00%     43.64% # Type of FU issued
system.cpu05.iq.FU_type_0::FloatCvt                 0      0.00%     43.64% # Type of FU issued
system.cpu05.iq.FU_type_0::FloatMult                0      0.00%     43.64% # Type of FU issued
system.cpu05.iq.FU_type_0::FloatDiv                 0      0.00%     43.64% # Type of FU issued
system.cpu05.iq.FU_type_0::FloatSqrt                0      0.00%     43.64% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdAdd                  0      0.00%     43.64% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdAddAcc               0      0.00%     43.64% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdAlu                  0      0.00%     43.64% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdCmp                  0      0.00%     43.64% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdCvt                  0      0.00%     43.64% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdMisc                 0      0.00%     43.64% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdMult                 0      0.00%     43.64% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdMultAcc              0      0.00%     43.64% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdShift                0      0.00%     43.64% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdShiftAcc             0      0.00%     43.64% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdSqrt                 0      0.00%     43.64% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatAdd             0      0.00%     43.64% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatAlu             0      0.00%     43.64% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatCmp             0      0.00%     43.64% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatCvt             0      0.00%     43.64% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatDiv             0      0.00%     43.64% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatMisc            0      0.00%     43.64% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatMult            0      0.00%     43.64% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     43.64% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatSqrt            0      0.00%     43.64% # Type of FU issued
system.cpu05.iq.FU_type_0::MemRead            2420576     56.05%     99.69% # Type of FU issued
system.cpu05.iq.FU_type_0::MemWrite             13511      0.31%    100.00% # Type of FU issued
system.cpu05.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu05.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu05.iq.FU_type_0::total              4318680                       # Type of FU issued
system.cpu05.iq.rate                         1.669487                       # Inst issue rate
system.cpu05.iq.fu_busy_cnt                    428349                       # FU busy when requested
system.cpu05.iq.fu_busy_rate                 0.099185                       # FU busy rate (busy events/executed inst)
system.cpu05.iq.int_inst_queue_reads         11652066                       # Number of integer instruction queue reads
system.cpu05.iq.int_inst_queue_writes         2559292                       # Number of integer instruction queue writes
system.cpu05.iq.int_inst_queue_wakeup_accesses      2497647                       # Number of integer instruction queue wakeup accesses
system.cpu05.iq.fp_inst_queue_reads                 0                       # Number of floating instruction queue reads
system.cpu05.iq.fp_inst_queue_writes                0                       # Number of floating instruction queue writes
system.cpu05.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu05.iq.int_alu_accesses              4747029                       # Number of integer alu accesses
system.cpu05.iq.fp_alu_accesses                     0                       # Number of floating point alu accesses
system.cpu05.iew.lsq.thread0.forwLoads             14                       # Number of loads that had data forwarded from stores
system.cpu05.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu05.iew.lsq.thread0.squashedLoads         5076                       # Number of loads squashed
system.cpu05.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu05.iew.lsq.thread0.memOrderViolation           12                       # Number of memory ordering violations
system.cpu05.iew.lsq.thread0.squashedStores          421                       # Number of stores squashed
system.cpu05.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu05.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu05.iew.lsq.thread0.rescheduledLoads          578                       # Number of loads that were rescheduled
system.cpu05.iew.lsq.thread0.cacheBlocked      1819783                       # Number of times an access to memory failed due to the cache being blocked
system.cpu05.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu05.iew.iewSquashCycles                 2250                       # Number of cycles IEW is squashing
system.cpu05.iew.iewBlockCycles                288566                       # Number of cycles IEW is blocking
system.cpu05.iew.iewUnblockCycles               26281                       # Number of cycles IEW is unblocking
system.cpu05.iew.iewDispatchedInsts           2519906                       # Number of instructions dispatched to IQ
system.cpu05.iew.iewDispSquashedInsts             171                       # Number of squashed instructions skipped by dispatch
system.cpu05.iew.iewDispLoadInsts              602308                       # Number of dispatched load instructions
system.cpu05.iew.iewDispStoreInsts              13745                       # Number of dispatched store instructions
system.cpu05.iew.iewDispNonSpecInsts              580                       # Number of dispatched non-speculative instructions
system.cpu05.iew.iewIQFullEvents                 6139                       # Number of times the IQ has become full, causing a stall
system.cpu05.iew.iewLSQFullEvents                 742                       # Number of times the LSQ has become full, causing a stall
system.cpu05.iew.memOrderViolationEvents           12                       # Number of memory order violations
system.cpu05.iew.predictedTakenIncorrect         1606                       # Number of branches that were predicted taken incorrectly
system.cpu05.iew.predictedNotTakenIncorrect           78                       # Number of branches that were predicted not taken incorrectly
system.cpu05.iew.branchMispredicts               1684                       # Number of branch mispredicts detected at execute
system.cpu05.iew.iewExecutedInsts             4317922                       # Number of executed instructions
system.cpu05.iew.iewExecLoadInsts             2419955                       # Number of load instructions executed
system.cpu05.iew.iewExecSquashedInsts             758                       # Number of squashed instructions skipped in execute
system.cpu05.iew.exec_swp                           0                       # number of swp insts executed
system.cpu05.iew.exec_nop                           3                       # number of nop insts executed
system.cpu05.iew.exec_refs                    2433425                       # number of memory reference insts executed
system.cpu05.iew.exec_branches                 254642                       # Number of branches executed
system.cpu05.iew.exec_stores                    13470                       # Number of stores executed
system.cpu05.iew.exec_rate                   1.669194                       # Inst execution rate
system.cpu05.iew.wb_sent                      2498799                       # cumulative count of insts sent to commit
system.cpu05.iew.wb_count                     2497647                       # cumulative count of insts written-back
system.cpu05.iew.wb_producers                 1730117                       # num instructions producing a value
system.cpu05.iew.wb_consumers                 2654982                       # num instructions consuming a value
system.cpu05.iew.wb_penalized                       0                       # number of instrctions required to write to 'other' IQ
system.cpu05.iew.wb_rate                     0.965524                       # insts written-back per cycle
system.cpu05.iew.wb_fanout                   0.651649                       # average fanout of values written-back
system.cpu05.iew.wb_penalized_rate                  0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu05.commit.commitSquashedInsts         39269                       # The number of squashed insts skipped by commit
system.cpu05.commit.commitNonSpecStalls          1147                       # The number of times commit has been forced to stall to communicate backwards
system.cpu05.commit.branchMispredicts            1678                       # The number of times a branch was mispredicted
system.cpu05.commit.committed_per_cycle::samples      2579318                       # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::mean     0.961698                       # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::stdev     1.733746                       # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::0      1602535     62.13%     62.13% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::1       397721     15.42%     77.55% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::2       253172      9.82%     87.37% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::3       126617      4.91%     92.27% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::4         5661      0.22%     92.49% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::5       121112      4.70%     97.19% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::6         2096      0.08%     97.27% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::7         7402      0.29%     97.56% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::8        63002      2.44%    100.00% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::total      2579318                       # Number of insts commited each cycle
system.cpu05.commit.committedInsts            2463082                       # Number of instructions committed
system.cpu05.commit.committedOps              2480526                       # Number of ops (including micro ops) committed
system.cpu05.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu05.commit.refs                       610556                       # Number of memory references committed
system.cpu05.commit.loads                      597232                       # Number of loads committed
system.cpu05.commit.membars                       573                       # Number of memory barriers committed
system.cpu05.commit.branches                   251542                       # Number of branches committed
system.cpu05.commit.fp_insts                        0                       # Number of committed floating point instructions.
system.cpu05.commit.int_insts                 2231817                       # Number of committed integer instructions.
system.cpu05.commit.function_calls               1703                       # Number of function calls committed.
system.cpu05.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu05.commit.op_class_0::IntAlu        1476751     59.53%     59.53% # Class of committed instruction
system.cpu05.commit.op_class_0::IntMult        393219     15.85%     75.39% # Class of committed instruction
system.cpu05.commit.op_class_0::IntDiv              0      0.00%     75.39% # Class of committed instruction
system.cpu05.commit.op_class_0::FloatAdd            0      0.00%     75.39% # Class of committed instruction
system.cpu05.commit.op_class_0::FloatCmp            0      0.00%     75.39% # Class of committed instruction
system.cpu05.commit.op_class_0::FloatCvt            0      0.00%     75.39% # Class of committed instruction
system.cpu05.commit.op_class_0::FloatMult            0      0.00%     75.39% # Class of committed instruction
system.cpu05.commit.op_class_0::FloatDiv            0      0.00%     75.39% # Class of committed instruction
system.cpu05.commit.op_class_0::FloatSqrt            0      0.00%     75.39% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdAdd             0      0.00%     75.39% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdAddAcc            0      0.00%     75.39% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdAlu             0      0.00%     75.39% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdCmp             0      0.00%     75.39% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdCvt             0      0.00%     75.39% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdMisc            0      0.00%     75.39% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdMult            0      0.00%     75.39% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdMultAcc            0      0.00%     75.39% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdShift            0      0.00%     75.39% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdShiftAcc            0      0.00%     75.39% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdSqrt            0      0.00%     75.39% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatAdd            0      0.00%     75.39% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatAlu            0      0.00%     75.39% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatCmp            0      0.00%     75.39% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatCvt            0      0.00%     75.39% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatDiv            0      0.00%     75.39% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatMisc            0      0.00%     75.39% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatMult            0      0.00%     75.39% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatMultAcc            0      0.00%     75.39% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatSqrt            0      0.00%     75.39% # Class of committed instruction
system.cpu05.commit.op_class_0::MemRead        597232     24.08%     99.46% # Class of committed instruction
system.cpu05.commit.op_class_0::MemWrite        13324      0.54%    100.00% # Class of committed instruction
system.cpu05.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu05.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu05.commit.op_class_0::total         2480526                       # Class of committed instruction
system.cpu05.commit.bw_lim_events               63002                       # number cycles where commit BW limit reached
system.cpu05.rob.rob_reads                    5028792                       # The number of ROB reads
system.cpu05.rob.rob_writes                   5046167                       # The number of ROB writes
system.cpu05.timesIdled                            20                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu05.idleCycles                          1055                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu05.quiesceCycles                     402923                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu05.committedInsts                   2463082                       # Number of Instructions Simulated
system.cpu05.committedOps                     2480526                       # Number of Ops (including micro ops) Simulated
system.cpu05.cpi                             1.050241                       # CPI: Cycles Per Instruction
system.cpu05.cpi_total                       1.050241                       # CPI: Total CPI of All Threads
system.cpu05.ipc                             0.952162                       # IPC: Instructions Per Cycle
system.cpu05.ipc_total                       0.952162                       # IPC: Total IPC of All Threads
system.cpu05.int_regfile_reads                6199860                       # number of integer regfile reads
system.cpu05.int_regfile_writes               2057903                       # number of integer regfile writes
system.cpu05.fp_regfile_writes                    160                       # number of floating regfile writes
system.cpu05.cc_regfile_reads                14756280                       # number of cc regfile reads
system.cpu05.cc_regfile_writes                1504082                       # number of cc regfile writes
system.cpu05.misc_regfile_reads                638264                       # number of misc regfile reads
system.cpu05.misc_regfile_writes                   49                       # number of misc regfile writes
system.cpu05.dcache.tags.replacements          132404                       # number of replacements
system.cpu05.dcache.tags.tagsinuse         837.067683                       # Cycle average of tags in use
system.cpu05.dcache.tags.total_refs            344114                       # Total number of references to valid blocks.
system.cpu05.dcache.tags.sampled_refs          133426                       # Sample count of references to valid blocks.
system.cpu05.dcache.tags.avg_refs            2.579063                       # Average number of references to valid blocks.
system.cpu05.dcache.tags.warmup_cycle       349400500                       # Cycle when the warmup percentage was hit.
system.cpu05.dcache.tags.occ_blocks::cpu05.data   837.067683                       # Average occupied blocks per requestor
system.cpu05.dcache.tags.occ_percent::cpu05.data     0.817449                       # Average percentage of cache occupancy
system.cpu05.dcache.tags.occ_percent::total     0.817449                       # Average percentage of cache occupancy
system.cpu05.dcache.tags.occ_task_id_blocks::1024         1022                       # Occupied blocks per task id
system.cpu05.dcache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu05.dcache.tags.age_task_id_blocks_1024::1          385                       # Occupied blocks per task id
system.cpu05.dcache.tags.age_task_id_blocks_1024::2          634                       # Occupied blocks per task id
system.cpu05.dcache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu05.dcache.tags.tag_accesses         1362951                       # Number of tag accesses
system.cpu05.dcache.tags.data_accesses        1362951                       # Number of data accesses
system.cpu05.dcache.ReadReq_hits::cpu05.data       332867                       # number of ReadReq hits
system.cpu05.dcache.ReadReq_hits::total        332867                       # number of ReadReq hits
system.cpu05.dcache.WriteReq_hits::cpu05.data        11240                       # number of WriteReq hits
system.cpu05.dcache.WriteReq_hits::total        11240                       # number of WriteReq hits
system.cpu05.dcache.SoftPFReq_hits::cpu05.data            2                       # number of SoftPFReq hits
system.cpu05.dcache.SoftPFReq_hits::total            2                       # number of SoftPFReq hits
system.cpu05.dcache.LoadLockedReq_hits::cpu05.data            1                       # number of LoadLockedReq hits
system.cpu05.dcache.LoadLockedReq_hits::total            1                       # number of LoadLockedReq hits
system.cpu05.dcache.demand_hits::cpu05.data       344107                       # number of demand (read+write) hits
system.cpu05.dcache.demand_hits::total         344107                       # number of demand (read+write) hits
system.cpu05.dcache.overall_hits::cpu05.data       344109                       # number of overall hits
system.cpu05.dcache.overall_hits::total        344109                       # number of overall hits
system.cpu05.dcache.ReadReq_misses::cpu05.data       268555                       # number of ReadReq misses
system.cpu05.dcache.ReadReq_misses::total       268555                       # number of ReadReq misses
system.cpu05.dcache.WriteReq_misses::cpu05.data         2070                       # number of WriteReq misses
system.cpu05.dcache.WriteReq_misses::total         2070                       # number of WriteReq misses
system.cpu05.dcache.SoftPFReq_misses::cpu05.data            4                       # number of SoftPFReq misses
system.cpu05.dcache.SoftPFReq_misses::total            4                       # number of SoftPFReq misses
system.cpu05.dcache.LoadLockedReq_misses::cpu05.data           11                       # number of LoadLockedReq misses
system.cpu05.dcache.LoadLockedReq_misses::total           11                       # number of LoadLockedReq misses
system.cpu05.dcache.StoreCondReq_misses::cpu05.data            4                       # number of StoreCondReq misses
system.cpu05.dcache.StoreCondReq_misses::total            4                       # number of StoreCondReq misses
system.cpu05.dcache.demand_misses::cpu05.data       270625                       # number of demand (read+write) misses
system.cpu05.dcache.demand_misses::total       270625                       # number of demand (read+write) misses
system.cpu05.dcache.overall_misses::cpu05.data       270629                       # number of overall misses
system.cpu05.dcache.overall_misses::total       270629                       # number of overall misses
system.cpu05.dcache.ReadReq_miss_latency::cpu05.data   8758389159                       # number of ReadReq miss cycles
system.cpu05.dcache.ReadReq_miss_latency::total   8758389159                       # number of ReadReq miss cycles
system.cpu05.dcache.WriteReq_miss_latency::cpu05.data    119670288                       # number of WriteReq miss cycles
system.cpu05.dcache.WriteReq_miss_latency::total    119670288                       # number of WriteReq miss cycles
system.cpu05.dcache.LoadLockedReq_miss_latency::cpu05.data        55994                       # number of LoadLockedReq miss cycles
system.cpu05.dcache.LoadLockedReq_miss_latency::total        55994                       # number of LoadLockedReq miss cycles
system.cpu05.dcache.StoreCondReq_miss_latency::cpu05.data        14500                       # number of StoreCondReq miss cycles
system.cpu05.dcache.StoreCondReq_miss_latency::total        14500                       # number of StoreCondReq miss cycles
system.cpu05.dcache.StoreCondFailReq_miss_latency::cpu05.data         5999                       # number of StoreCondFailReq miss cycles
system.cpu05.dcache.StoreCondFailReq_miss_latency::total         5999                       # number of StoreCondFailReq miss cycles
system.cpu05.dcache.demand_miss_latency::cpu05.data   8878059447                       # number of demand (read+write) miss cycles
system.cpu05.dcache.demand_miss_latency::total   8878059447                       # number of demand (read+write) miss cycles
system.cpu05.dcache.overall_miss_latency::cpu05.data   8878059447                       # number of overall miss cycles
system.cpu05.dcache.overall_miss_latency::total   8878059447                       # number of overall miss cycles
system.cpu05.dcache.ReadReq_accesses::cpu05.data       601422                       # number of ReadReq accesses(hits+misses)
system.cpu05.dcache.ReadReq_accesses::total       601422                       # number of ReadReq accesses(hits+misses)
system.cpu05.dcache.WriteReq_accesses::cpu05.data        13310                       # number of WriteReq accesses(hits+misses)
system.cpu05.dcache.WriteReq_accesses::total        13310                       # number of WriteReq accesses(hits+misses)
system.cpu05.dcache.SoftPFReq_accesses::cpu05.data            6                       # number of SoftPFReq accesses(hits+misses)
system.cpu05.dcache.SoftPFReq_accesses::total            6                       # number of SoftPFReq accesses(hits+misses)
system.cpu05.dcache.LoadLockedReq_accesses::cpu05.data           12                       # number of LoadLockedReq accesses(hits+misses)
system.cpu05.dcache.LoadLockedReq_accesses::total           12                       # number of LoadLockedReq accesses(hits+misses)
system.cpu05.dcache.StoreCondReq_accesses::cpu05.data            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu05.dcache.StoreCondReq_accesses::total            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu05.dcache.demand_accesses::cpu05.data       614732                       # number of demand (read+write) accesses
system.cpu05.dcache.demand_accesses::total       614732                       # number of demand (read+write) accesses
system.cpu05.dcache.overall_accesses::cpu05.data       614738                       # number of overall (read+write) accesses
system.cpu05.dcache.overall_accesses::total       614738                       # number of overall (read+write) accesses
system.cpu05.dcache.ReadReq_miss_rate::cpu05.data     0.446533                       # miss rate for ReadReq accesses
system.cpu05.dcache.ReadReq_miss_rate::total     0.446533                       # miss rate for ReadReq accesses
system.cpu05.dcache.WriteReq_miss_rate::cpu05.data     0.155522                       # miss rate for WriteReq accesses
system.cpu05.dcache.WriteReq_miss_rate::total     0.155522                       # miss rate for WriteReq accesses
system.cpu05.dcache.SoftPFReq_miss_rate::cpu05.data     0.666667                       # miss rate for SoftPFReq accesses
system.cpu05.dcache.SoftPFReq_miss_rate::total     0.666667                       # miss rate for SoftPFReq accesses
system.cpu05.dcache.LoadLockedReq_miss_rate::cpu05.data     0.916667                       # miss rate for LoadLockedReq accesses
system.cpu05.dcache.LoadLockedReq_miss_rate::total     0.916667                       # miss rate for LoadLockedReq accesses
system.cpu05.dcache.StoreCondReq_miss_rate::cpu05.data            1                       # miss rate for StoreCondReq accesses
system.cpu05.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu05.dcache.demand_miss_rate::cpu05.data     0.440232                       # miss rate for demand accesses
system.cpu05.dcache.demand_miss_rate::total     0.440232                       # miss rate for demand accesses
system.cpu05.dcache.overall_miss_rate::cpu05.data     0.440235                       # miss rate for overall accesses
system.cpu05.dcache.overall_miss_rate::total     0.440235                       # miss rate for overall accesses
system.cpu05.dcache.ReadReq_avg_miss_latency::cpu05.data 32613.018410                       # average ReadReq miss latency
system.cpu05.dcache.ReadReq_avg_miss_latency::total 32613.018410                       # average ReadReq miss latency
system.cpu05.dcache.WriteReq_avg_miss_latency::cpu05.data 57811.733333                       # average WriteReq miss latency
system.cpu05.dcache.WriteReq_avg_miss_latency::total 57811.733333                       # average WriteReq miss latency
system.cpu05.dcache.LoadLockedReq_avg_miss_latency::cpu05.data  5090.363636                       # average LoadLockedReq miss latency
system.cpu05.dcache.LoadLockedReq_avg_miss_latency::total  5090.363636                       # average LoadLockedReq miss latency
system.cpu05.dcache.StoreCondReq_avg_miss_latency::cpu05.data         3625                       # average StoreCondReq miss latency
system.cpu05.dcache.StoreCondReq_avg_miss_latency::total         3625                       # average StoreCondReq miss latency
system.cpu05.dcache.StoreCondFailReq_avg_miss_latency::cpu05.data          inf                       # average StoreCondFailReq miss latency
system.cpu05.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu05.dcache.demand_avg_miss_latency::cpu05.data 32805.762391                       # average overall miss latency
system.cpu05.dcache.demand_avg_miss_latency::total 32805.762391                       # average overall miss latency
system.cpu05.dcache.overall_avg_miss_latency::cpu05.data 32805.277509                       # average overall miss latency
system.cpu05.dcache.overall_avg_miss_latency::total 32805.277509                       # average overall miss latency
system.cpu05.dcache.blocked_cycles::no_mshrs      2144215                       # number of cycles access was blocked
system.cpu05.dcache.blocked_cycles::no_targets          112                       # number of cycles access was blocked
system.cpu05.dcache.blocked::no_mshrs          132801                       # number of cycles access was blocked
system.cpu05.dcache.blocked::no_targets             2                       # number of cycles access was blocked
system.cpu05.dcache.avg_blocked_cycles::no_mshrs    16.146076                       # average number of cycles each access was blocked
system.cpu05.dcache.avg_blocked_cycles::no_targets           56                       # average number of cycles each access was blocked
system.cpu05.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu05.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu05.dcache.writebacks::writebacks         6254                       # number of writebacks
system.cpu05.dcache.writebacks::total            6254                       # number of writebacks
system.cpu05.dcache.ReadReq_mshr_hits::cpu05.data       136157                       # number of ReadReq MSHR hits
system.cpu05.dcache.ReadReq_mshr_hits::total       136157                       # number of ReadReq MSHR hits
system.cpu05.dcache.WriteReq_mshr_hits::cpu05.data         1039                       # number of WriteReq MSHR hits
system.cpu05.dcache.WriteReq_mshr_hits::total         1039                       # number of WriteReq MSHR hits
system.cpu05.dcache.demand_mshr_hits::cpu05.data       137196                       # number of demand (read+write) MSHR hits
system.cpu05.dcache.demand_mshr_hits::total       137196                       # number of demand (read+write) MSHR hits
system.cpu05.dcache.overall_mshr_hits::cpu05.data       137196                       # number of overall MSHR hits
system.cpu05.dcache.overall_mshr_hits::total       137196                       # number of overall MSHR hits
system.cpu05.dcache.ReadReq_mshr_misses::cpu05.data       132398                       # number of ReadReq MSHR misses
system.cpu05.dcache.ReadReq_mshr_misses::total       132398                       # number of ReadReq MSHR misses
system.cpu05.dcache.WriteReq_mshr_misses::cpu05.data         1031                       # number of WriteReq MSHR misses
system.cpu05.dcache.WriteReq_mshr_misses::total         1031                       # number of WriteReq MSHR misses
system.cpu05.dcache.SoftPFReq_mshr_misses::cpu05.data            3                       # number of SoftPFReq MSHR misses
system.cpu05.dcache.SoftPFReq_mshr_misses::total            3                       # number of SoftPFReq MSHR misses
system.cpu05.dcache.LoadLockedReq_mshr_misses::cpu05.data           11                       # number of LoadLockedReq MSHR misses
system.cpu05.dcache.LoadLockedReq_mshr_misses::total           11                       # number of LoadLockedReq MSHR misses
system.cpu05.dcache.StoreCondReq_mshr_misses::cpu05.data            4                       # number of StoreCondReq MSHR misses
system.cpu05.dcache.StoreCondReq_mshr_misses::total            4                       # number of StoreCondReq MSHR misses
system.cpu05.dcache.demand_mshr_misses::cpu05.data       133429                       # number of demand (read+write) MSHR misses
system.cpu05.dcache.demand_mshr_misses::total       133429                       # number of demand (read+write) MSHR misses
system.cpu05.dcache.overall_mshr_misses::cpu05.data       133432                       # number of overall MSHR misses
system.cpu05.dcache.overall_mshr_misses::total       133432                       # number of overall MSHR misses
system.cpu05.dcache.ReadReq_mshr_miss_latency::cpu05.data   4700601126                       # number of ReadReq MSHR miss cycles
system.cpu05.dcache.ReadReq_mshr_miss_latency::total   4700601126                       # number of ReadReq MSHR miss cycles
system.cpu05.dcache.WriteReq_mshr_miss_latency::cpu05.data     61706639                       # number of WriteReq MSHR miss cycles
system.cpu05.dcache.WriteReq_mshr_miss_latency::total     61706639                       # number of WriteReq MSHR miss cycles
system.cpu05.dcache.SoftPFReq_mshr_miss_latency::cpu05.data        22500                       # number of SoftPFReq MSHR miss cycles
system.cpu05.dcache.SoftPFReq_mshr_miss_latency::total        22500                       # number of SoftPFReq MSHR miss cycles
system.cpu05.dcache.LoadLockedReq_mshr_miss_latency::cpu05.data        38506                       # number of LoadLockedReq MSHR miss cycles
system.cpu05.dcache.LoadLockedReq_mshr_miss_latency::total        38506                       # number of LoadLockedReq MSHR miss cycles
system.cpu05.dcache.StoreCondReq_mshr_miss_latency::cpu05.data        10000                       # number of StoreCondReq MSHR miss cycles
system.cpu05.dcache.StoreCondReq_mshr_miss_latency::total        10000                       # number of StoreCondReq MSHR miss cycles
system.cpu05.dcache.StoreCondFailReq_mshr_miss_latency::cpu05.data         3501                       # number of StoreCondFailReq MSHR miss cycles
system.cpu05.dcache.StoreCondFailReq_mshr_miss_latency::total         3501                       # number of StoreCondFailReq MSHR miss cycles
system.cpu05.dcache.demand_mshr_miss_latency::cpu05.data   4762307765                       # number of demand (read+write) MSHR miss cycles
system.cpu05.dcache.demand_mshr_miss_latency::total   4762307765                       # number of demand (read+write) MSHR miss cycles
system.cpu05.dcache.overall_mshr_miss_latency::cpu05.data   4762330265                       # number of overall MSHR miss cycles
system.cpu05.dcache.overall_mshr_miss_latency::total   4762330265                       # number of overall MSHR miss cycles
system.cpu05.dcache.ReadReq_mshr_miss_rate::cpu05.data     0.220142                       # mshr miss rate for ReadReq accesses
system.cpu05.dcache.ReadReq_mshr_miss_rate::total     0.220142                       # mshr miss rate for ReadReq accesses
system.cpu05.dcache.WriteReq_mshr_miss_rate::cpu05.data     0.077461                       # mshr miss rate for WriteReq accesses
system.cpu05.dcache.WriteReq_mshr_miss_rate::total     0.077461                       # mshr miss rate for WriteReq accesses
system.cpu05.dcache.SoftPFReq_mshr_miss_rate::cpu05.data     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu05.dcache.SoftPFReq_mshr_miss_rate::total     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu05.dcache.LoadLockedReq_mshr_miss_rate::cpu05.data     0.916667                       # mshr miss rate for LoadLockedReq accesses
system.cpu05.dcache.LoadLockedReq_mshr_miss_rate::total     0.916667                       # mshr miss rate for LoadLockedReq accesses
system.cpu05.dcache.StoreCondReq_mshr_miss_rate::cpu05.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu05.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu05.dcache.demand_mshr_miss_rate::cpu05.data     0.217052                       # mshr miss rate for demand accesses
system.cpu05.dcache.demand_mshr_miss_rate::total     0.217052                       # mshr miss rate for demand accesses
system.cpu05.dcache.overall_mshr_miss_rate::cpu05.data     0.217055                       # mshr miss rate for overall accesses
system.cpu05.dcache.overall_mshr_miss_rate::total     0.217055                       # mshr miss rate for overall accesses
system.cpu05.dcache.ReadReq_avg_mshr_miss_latency::cpu05.data 35503.565960                       # average ReadReq mshr miss latency
system.cpu05.dcache.ReadReq_avg_mshr_miss_latency::total 35503.565960                       # average ReadReq mshr miss latency
system.cpu05.dcache.WriteReq_avg_mshr_miss_latency::cpu05.data 59851.250242                       # average WriteReq mshr miss latency
system.cpu05.dcache.WriteReq_avg_mshr_miss_latency::total 59851.250242                       # average WriteReq mshr miss latency
system.cpu05.dcache.SoftPFReq_avg_mshr_miss_latency::cpu05.data         7500                       # average SoftPFReq mshr miss latency
system.cpu05.dcache.SoftPFReq_avg_mshr_miss_latency::total         7500                       # average SoftPFReq mshr miss latency
system.cpu05.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu05.data  3500.545455                       # average LoadLockedReq mshr miss latency
system.cpu05.dcache.LoadLockedReq_avg_mshr_miss_latency::total  3500.545455                       # average LoadLockedReq mshr miss latency
system.cpu05.dcache.StoreCondReq_avg_mshr_miss_latency::cpu05.data         2500                       # average StoreCondReq mshr miss latency
system.cpu05.dcache.StoreCondReq_avg_mshr_miss_latency::total         2500                       # average StoreCondReq mshr miss latency
system.cpu05.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu05.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu05.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu05.dcache.demand_avg_mshr_miss_latency::cpu05.data 35691.699443                       # average overall mshr miss latency
system.cpu05.dcache.demand_avg_mshr_miss_latency::total 35691.699443                       # average overall mshr miss latency
system.cpu05.dcache.overall_avg_mshr_miss_latency::cpu05.data 35691.065599                       # average overall mshr miss latency
system.cpu05.dcache.overall_avg_mshr_miss_latency::total 35691.065599                       # average overall mshr miss latency
system.cpu05.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu05.icache.tags.replacements               0                       # number of replacements
system.cpu05.icache.tags.tagsinuse          43.405847                       # Cycle average of tags in use
system.cpu05.icache.tags.total_refs            281308                       # Total number of references to valid blocks.
system.cpu05.icache.tags.sampled_refs              56                       # Sample count of references to valid blocks.
system.cpu05.icache.tags.avg_refs         5023.357143                       # Average number of references to valid blocks.
system.cpu05.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu05.icache.tags.occ_blocks::cpu05.inst    43.405847                       # Average occupied blocks per requestor
system.cpu05.icache.tags.occ_percent::cpu05.inst     0.084777                       # Average percentage of cache occupancy
system.cpu05.icache.tags.occ_percent::total     0.084777                       # Average percentage of cache occupancy
system.cpu05.icache.tags.occ_task_id_blocks::1024           56                       # Occupied blocks per task id
system.cpu05.icache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu05.icache.tags.age_task_id_blocks_1024::1            5                       # Occupied blocks per task id
system.cpu05.icache.tags.age_task_id_blocks_1024::3           50                       # Occupied blocks per task id
system.cpu05.icache.tags.occ_task_id_percent::1024     0.109375                       # Percentage of cache occupancy per task id
system.cpu05.icache.tags.tag_accesses          562814                       # Number of tag accesses
system.cpu05.icache.tags.data_accesses         562814                       # Number of data accesses
system.cpu05.icache.ReadReq_hits::cpu05.inst       281308                       # number of ReadReq hits
system.cpu05.icache.ReadReq_hits::total        281308                       # number of ReadReq hits
system.cpu05.icache.demand_hits::cpu05.inst       281308                       # number of demand (read+write) hits
system.cpu05.icache.demand_hits::total         281308                       # number of demand (read+write) hits
system.cpu05.icache.overall_hits::cpu05.inst       281308                       # number of overall hits
system.cpu05.icache.overall_hits::total        281308                       # number of overall hits
system.cpu05.icache.ReadReq_misses::cpu05.inst           71                       # number of ReadReq misses
system.cpu05.icache.ReadReq_misses::total           71                       # number of ReadReq misses
system.cpu05.icache.demand_misses::cpu05.inst           71                       # number of demand (read+write) misses
system.cpu05.icache.demand_misses::total           71                       # number of demand (read+write) misses
system.cpu05.icache.overall_misses::cpu05.inst           71                       # number of overall misses
system.cpu05.icache.overall_misses::total           71                       # number of overall misses
system.cpu05.icache.ReadReq_miss_latency::cpu05.inst      2286954                       # number of ReadReq miss cycles
system.cpu05.icache.ReadReq_miss_latency::total      2286954                       # number of ReadReq miss cycles
system.cpu05.icache.demand_miss_latency::cpu05.inst      2286954                       # number of demand (read+write) miss cycles
system.cpu05.icache.demand_miss_latency::total      2286954                       # number of demand (read+write) miss cycles
system.cpu05.icache.overall_miss_latency::cpu05.inst      2286954                       # number of overall miss cycles
system.cpu05.icache.overall_miss_latency::total      2286954                       # number of overall miss cycles
system.cpu05.icache.ReadReq_accesses::cpu05.inst       281379                       # number of ReadReq accesses(hits+misses)
system.cpu05.icache.ReadReq_accesses::total       281379                       # number of ReadReq accesses(hits+misses)
system.cpu05.icache.demand_accesses::cpu05.inst       281379                       # number of demand (read+write) accesses
system.cpu05.icache.demand_accesses::total       281379                       # number of demand (read+write) accesses
system.cpu05.icache.overall_accesses::cpu05.inst       281379                       # number of overall (read+write) accesses
system.cpu05.icache.overall_accesses::total       281379                       # number of overall (read+write) accesses
system.cpu05.icache.ReadReq_miss_rate::cpu05.inst     0.000252                       # miss rate for ReadReq accesses
system.cpu05.icache.ReadReq_miss_rate::total     0.000252                       # miss rate for ReadReq accesses
system.cpu05.icache.demand_miss_rate::cpu05.inst     0.000252                       # miss rate for demand accesses
system.cpu05.icache.demand_miss_rate::total     0.000252                       # miss rate for demand accesses
system.cpu05.icache.overall_miss_rate::cpu05.inst     0.000252                       # miss rate for overall accesses
system.cpu05.icache.overall_miss_rate::total     0.000252                       # miss rate for overall accesses
system.cpu05.icache.ReadReq_avg_miss_latency::cpu05.inst 32210.619718                       # average ReadReq miss latency
system.cpu05.icache.ReadReq_avg_miss_latency::total 32210.619718                       # average ReadReq miss latency
system.cpu05.icache.demand_avg_miss_latency::cpu05.inst 32210.619718                       # average overall miss latency
system.cpu05.icache.demand_avg_miss_latency::total 32210.619718                       # average overall miss latency
system.cpu05.icache.overall_avg_miss_latency::cpu05.inst 32210.619718                       # average overall miss latency
system.cpu05.icache.overall_avg_miss_latency::total 32210.619718                       # average overall miss latency
system.cpu05.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu05.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu05.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu05.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu05.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu05.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu05.icache.fast_writes                     0                       # number of fast writes performed
system.cpu05.icache.cache_copies                    0                       # number of cache copies performed
system.cpu05.icache.ReadReq_mshr_hits::cpu05.inst           15                       # number of ReadReq MSHR hits
system.cpu05.icache.ReadReq_mshr_hits::total           15                       # number of ReadReq MSHR hits
system.cpu05.icache.demand_mshr_hits::cpu05.inst           15                       # number of demand (read+write) MSHR hits
system.cpu05.icache.demand_mshr_hits::total           15                       # number of demand (read+write) MSHR hits
system.cpu05.icache.overall_mshr_hits::cpu05.inst           15                       # number of overall MSHR hits
system.cpu05.icache.overall_mshr_hits::total           15                       # number of overall MSHR hits
system.cpu05.icache.ReadReq_mshr_misses::cpu05.inst           56                       # number of ReadReq MSHR misses
system.cpu05.icache.ReadReq_mshr_misses::total           56                       # number of ReadReq MSHR misses
system.cpu05.icache.demand_mshr_misses::cpu05.inst           56                       # number of demand (read+write) MSHR misses
system.cpu05.icache.demand_mshr_misses::total           56                       # number of demand (read+write) MSHR misses
system.cpu05.icache.overall_mshr_misses::cpu05.inst           56                       # number of overall MSHR misses
system.cpu05.icache.overall_mshr_misses::total           56                       # number of overall MSHR misses
system.cpu05.icache.ReadReq_mshr_miss_latency::cpu05.inst      1771040                       # number of ReadReq MSHR miss cycles
system.cpu05.icache.ReadReq_mshr_miss_latency::total      1771040                       # number of ReadReq MSHR miss cycles
system.cpu05.icache.demand_mshr_miss_latency::cpu05.inst      1771040                       # number of demand (read+write) MSHR miss cycles
system.cpu05.icache.demand_mshr_miss_latency::total      1771040                       # number of demand (read+write) MSHR miss cycles
system.cpu05.icache.overall_mshr_miss_latency::cpu05.inst      1771040                       # number of overall MSHR miss cycles
system.cpu05.icache.overall_mshr_miss_latency::total      1771040                       # number of overall MSHR miss cycles
system.cpu05.icache.ReadReq_mshr_miss_rate::cpu05.inst     0.000199                       # mshr miss rate for ReadReq accesses
system.cpu05.icache.ReadReq_mshr_miss_rate::total     0.000199                       # mshr miss rate for ReadReq accesses
system.cpu05.icache.demand_mshr_miss_rate::cpu05.inst     0.000199                       # mshr miss rate for demand accesses
system.cpu05.icache.demand_mshr_miss_rate::total     0.000199                       # mshr miss rate for demand accesses
system.cpu05.icache.overall_mshr_miss_rate::cpu05.inst     0.000199                       # mshr miss rate for overall accesses
system.cpu05.icache.overall_mshr_miss_rate::total     0.000199                       # mshr miss rate for overall accesses
system.cpu05.icache.ReadReq_avg_mshr_miss_latency::cpu05.inst 31625.714286                       # average ReadReq mshr miss latency
system.cpu05.icache.ReadReq_avg_mshr_miss_latency::total 31625.714286                       # average ReadReq mshr miss latency
system.cpu05.icache.demand_avg_mshr_miss_latency::cpu05.inst 31625.714286                       # average overall mshr miss latency
system.cpu05.icache.demand_avg_mshr_miss_latency::total 31625.714286                       # average overall mshr miss latency
system.cpu05.icache.overall_avg_mshr_miss_latency::cpu05.inst 31625.714286                       # average overall mshr miss latency
system.cpu05.icache.overall_avg_mshr_miss_latency::total 31625.714286                       # average overall mshr miss latency
system.cpu05.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu06.branchPred.lookups                274749                       # Number of BP lookups
system.cpu06.branchPred.condPredicted          269465                       # Number of conditional branches predicted
system.cpu06.branchPred.condIncorrect            1685                       # Number of conditional branches incorrect
system.cpu06.branchPred.BTBLookups             271822                       # Number of BTB lookups
system.cpu06.branchPred.BTBHits                206728                       # Number of BTB hits
system.cpu06.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu06.branchPred.BTBHitPct           76.052711                       # BTB Hit Percentage
system.cpu06.branchPred.usedRAS                  2848                       # Number of times the RAS was used to get a target.
system.cpu06.branchPred.RASInCorrect                1                       # Number of incorrect RAS predictions.
system.cpu06.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu06.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu06.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu06.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu06.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu06.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu06.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu06.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu06.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu06.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu06.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu06.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu06.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu06.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu06.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu06.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu06.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu06.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu06.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu06.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu06.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu06.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu06.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu06.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu06.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu06.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu06.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu06.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu06.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu06.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu06.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu06.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu06.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu06.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu06.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu06.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu06.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu06.dtb.inst_hits                          0                       # ITB inst hits
system.cpu06.dtb.inst_misses                        0                       # ITB inst misses
system.cpu06.dtb.read_hits                          0                       # DTB read hits
system.cpu06.dtb.read_misses                        0                       # DTB read misses
system.cpu06.dtb.write_hits                         0                       # DTB write hits
system.cpu06.dtb.write_misses                       0                       # DTB write misses
system.cpu06.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu06.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu06.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu06.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu06.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu06.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu06.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu06.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu06.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu06.dtb.read_accesses                      0                       # DTB read accesses
system.cpu06.dtb.write_accesses                     0                       # DTB write accesses
system.cpu06.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu06.dtb.hits                               0                       # DTB hits
system.cpu06.dtb.misses                             0                       # DTB misses
system.cpu06.dtb.accesses                           0                       # DTB accesses
system.cpu06.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu06.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu06.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu06.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu06.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu06.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu06.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu06.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu06.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu06.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu06.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu06.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu06.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu06.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu06.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu06.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu06.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu06.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu06.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu06.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu06.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu06.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu06.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu06.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu06.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu06.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu06.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu06.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu06.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu06.itb.walker.walks                       0                       # Table walker walks requested
system.cpu06.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu06.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu06.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu06.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu06.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu06.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu06.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu06.itb.inst_hits                          0                       # ITB inst hits
system.cpu06.itb.inst_misses                        0                       # ITB inst misses
system.cpu06.itb.read_hits                          0                       # DTB read hits
system.cpu06.itb.read_misses                        0                       # DTB read misses
system.cpu06.itb.write_hits                         0                       # DTB write hits
system.cpu06.itb.write_misses                       0                       # DTB write misses
system.cpu06.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu06.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu06.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu06.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu06.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu06.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu06.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu06.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu06.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu06.itb.read_accesses                      0                       # DTB read accesses
system.cpu06.itb.write_accesses                     0                       # DTB write accesses
system.cpu06.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu06.itb.hits                               0                       # DTB hits
system.cpu06.itb.misses                             0                       # DTB misses
system.cpu06.itb.accesses                           0                       # DTB accesses
system.cpu06.numCycles                        2585860                       # number of cpu cycles simulated
system.cpu06.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu06.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu06.fetch.icacheStallCycles           283463                       # Number of cycles fetch is stalled on an Icache miss
system.cpu06.fetch.Insts                      2598170                       # Number of instructions fetch has processed
system.cpu06.fetch.Branches                    274749                       # Number of branches that fetch encountered
system.cpu06.fetch.predictedBranches           209576                       # Number of branches that fetch has predicted taken
system.cpu06.fetch.Cycles                     2299020                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu06.fetch.SquashCycles                  4509                       # Number of cycles fetch has spent squashing
system.cpu06.fetch.MiscStallCycles                  1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu06.fetch.NoActiveThreadStallCycles            1                       # Number of stall cycles due to no active thread to fetch from
system.cpu06.fetch.PendingTrapStallCycles            6                       # Number of stall cycles due to pending traps
system.cpu06.fetch.CacheLines                  281216                       # Number of cache lines fetched
system.cpu06.fetch.IcacheSquashes                  75                       # Number of outstanding Icache misses that were squashed
system.cpu06.fetch.rateDist::samples          2584745                       # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::mean            1.014778                       # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::stdev           2.342366                       # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::0                2088374     80.80%     80.80% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::1                  61052      2.36%     83.16% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::2                  38347      1.48%     84.64% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::3                  36954      1.43%     86.07% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::4                  37965      1.47%     87.54% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::5                  48278      1.87%     89.41% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::6                  48546      1.88%     91.29% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::7                 112024      4.33%     95.62% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::8                 113205      4.38%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::total            2584745                       # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.branchRate                0.106251                       # Number of branch fetches per cycle
system.cpu06.fetch.rate                      1.004761                       # Number of inst fetches per cycle
system.cpu06.decode.IdleCycles                  98646                       # Number of cycles decode is idle
system.cpu06.decode.BlockedCycles             2160465                       # Number of cycles decode is blocked
system.cpu06.decode.RunCycles                   69862                       # Number of cycles decode is running
system.cpu06.decode.UnblockCycles              253545                       # Number of cycles decode is unblocking
system.cpu06.decode.SquashCycles                 2226                       # Number of cycles decode is squashing
system.cpu06.decode.BranchResolved               2358                       # Number of times decode resolved a branch
system.cpu06.decode.BranchMispred                  28                       # Number of times decode detected a branch misprediction
system.cpu06.decode.DecodedInsts              2541856                       # Number of instructions handled by decode
system.cpu06.decode.SquashedInsts                 114                       # Number of squashed instructions handled by decode
system.cpu06.rename.SquashCycles                 2226                       # Number of cycles rename is squashing
system.cpu06.rename.IdleCycles                 153202                       # Number of cycles rename is idle
system.cpu06.rename.BlockCycles               1111749                       # Number of cycles rename is blocking
system.cpu06.rename.serializeStallCycles        21898                       # count of cycles rename stalled for serializing inst
system.cpu06.rename.RunCycles                  229186                       # Number of cycles rename is running
system.cpu06.rename.UnblockCycles             1066483                       # Number of cycles rename is unblocking
system.cpu06.rename.RenamedInsts              2525632                       # Number of instructions processed by rename
system.cpu06.rename.ROBFullEvents                   2                       # Number of times rename has blocked due to ROB full
system.cpu06.rename.IQFullEvents              1014872                       # Number of times rename has blocked due to IQ full
system.cpu06.rename.LQFullEvents                14046                       # Number of times rename has blocked due to LQ full
system.cpu06.rename.RenamedOperands           3609770                       # Number of destination operands rename has renamed
system.cpu06.rename.RenameLookups            12415687                       # Number of register rename lookups that rename has made
system.cpu06.rename.int_rename_lookups        4032368                       # Number of integer rename lookups
system.cpu06.rename.CommittedMaps             3521486                       # Number of HB maps that are committed
system.cpu06.rename.UndoneMaps                  88269                       # Number of HB maps that are undone due to squashing
system.cpu06.rename.serializingInsts              584                       # count of serializing insts renamed
system.cpu06.rename.tempSerializingInsts          588                       # count of temporary serializing insts renamed
system.cpu06.rename.skidInsts                 1554428                       # count of insts added to the skid buffer
system.cpu06.memDep0.insertedLoads             601693                       # Number of loads inserted to the mem dependence unit.
system.cpu06.memDep0.insertedStores             13642                       # Number of stores inserted to the mem dependence unit.
system.cpu06.memDep0.conflictingLoads            7231                       # Number of conflicting loads.
system.cpu06.memDep0.conflictingStores           6738                       # Number of conflicting stores.
system.cpu06.iq.iqInstsAdded                  2514015                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu06.iq.iqNonSpecInstsAdded              1150                       # Number of non-speculative instructions added to the IQ
system.cpu06.iq.iqInstsIssued                 4313022                       # Number of instructions issued
system.cpu06.iq.iqSquashedInstsIssued             607                       # Number of squashed instructions issued
system.cpu06.iq.iqSquashedInstsExamined         38939                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu06.iq.iqSquashedOperandsExamined       105383                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu06.iq.iqSquashedNonSpecRemoved           19                       # Number of squashed non-spec instructions that were removed
system.cpu06.iq.issued_per_cycle::samples      2584745                       # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::mean       1.668645                       # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::stdev      1.896815                       # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::0            972840     37.64%     37.64% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::1            656742     25.41%     63.05% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::2            191837      7.42%     70.47% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::3            233405      9.03%     79.50% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::4            222502      8.61%     88.11% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::5            221808      8.58%     96.69% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::6             30339      1.17%     97.86% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::7             50867      1.97%     99.83% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::8              4405      0.17%    100.00% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::total       2584745                       # Number of insts issued each cycle
system.cpu06.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu06.iq.fu_full::IntAlu                 38496      9.00%      9.00% # attempts to use FU when none available
system.cpu06.iq.fu_full::IntMult                   20      0.00%      9.01% # attempts to use FU when none available
system.cpu06.iq.fu_full::IntDiv                     0      0.00%      9.01% # attempts to use FU when none available
system.cpu06.iq.fu_full::FloatAdd                   0      0.00%      9.01% # attempts to use FU when none available
system.cpu06.iq.fu_full::FloatCmp                   0      0.00%      9.01% # attempts to use FU when none available
system.cpu06.iq.fu_full::FloatCvt                   0      0.00%      9.01% # attempts to use FU when none available
system.cpu06.iq.fu_full::FloatMult                  0      0.00%      9.01% # attempts to use FU when none available
system.cpu06.iq.fu_full::FloatDiv                   0      0.00%      9.01% # attempts to use FU when none available
system.cpu06.iq.fu_full::FloatSqrt                  0      0.00%      9.01% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdAdd                    0      0.00%      9.01% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdAddAcc                 0      0.00%      9.01% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdAlu                    0      0.00%      9.01% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdCmp                    0      0.00%      9.01% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdCvt                    0      0.00%      9.01% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdMisc                   0      0.00%      9.01% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdMult                   0      0.00%      9.01% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdMultAcc                0      0.00%      9.01% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdShift                  0      0.00%      9.01% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdShiftAcc               0      0.00%      9.01% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdSqrt                   0      0.00%      9.01% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatAdd               0      0.00%      9.01% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatAlu               0      0.00%      9.01% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatCmp               0      0.00%      9.01% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatCvt               0      0.00%      9.01% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatDiv               0      0.00%      9.01% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatMisc              0      0.00%      9.01% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatMult              0      0.00%      9.01% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatMultAcc            0      0.00%      9.01% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatSqrt              0      0.00%      9.01% # attempts to use FU when none available
system.cpu06.iq.fu_full::MemRead               388589     90.86%     99.87% # attempts to use FU when none available
system.cpu06.iq.fu_full::MemWrite                 574      0.13%    100.00% # attempts to use FU when none available
system.cpu06.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu06.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu06.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu06.iq.FU_type_0::IntAlu             1487423     34.49%     34.49% # Type of FU issued
system.cpu06.iq.FU_type_0::IntMult             393220      9.12%     43.60% # Type of FU issued
system.cpu06.iq.FU_type_0::IntDiv                   0      0.00%     43.60% # Type of FU issued
system.cpu06.iq.FU_type_0::FloatAdd                 0      0.00%     43.60% # Type of FU issued
system.cpu06.iq.FU_type_0::FloatCmp                 0      0.00%     43.60% # Type of FU issued
system.cpu06.iq.FU_type_0::FloatCvt                 0      0.00%     43.60% # Type of FU issued
system.cpu06.iq.FU_type_0::FloatMult                0      0.00%     43.60% # Type of FU issued
system.cpu06.iq.FU_type_0::FloatDiv                 0      0.00%     43.60% # Type of FU issued
system.cpu06.iq.FU_type_0::FloatSqrt                0      0.00%     43.60% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdAdd                  0      0.00%     43.60% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdAddAcc               0      0.00%     43.60% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdAlu                  0      0.00%     43.60% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdCmp                  0      0.00%     43.60% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdCvt                  0      0.00%     43.60% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdMisc                 0      0.00%     43.60% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdMult                 0      0.00%     43.60% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdMultAcc              0      0.00%     43.60% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdShift                0      0.00%     43.60% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdShiftAcc             0      0.00%     43.60% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdSqrt                 0      0.00%     43.60% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatAdd             0      0.00%     43.60% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatAlu             0      0.00%     43.60% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatCmp             0      0.00%     43.60% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatCvt             0      0.00%     43.60% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatDiv             0      0.00%     43.60% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatMisc            0      0.00%     43.60% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatMult            0      0.00%     43.60% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     43.60% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatSqrt            0      0.00%     43.60% # Type of FU issued
system.cpu06.iq.FU_type_0::MemRead            2418949     56.08%     99.69% # Type of FU issued
system.cpu06.iq.FU_type_0::MemWrite             13430      0.31%    100.00% # Type of FU issued
system.cpu06.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu06.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu06.iq.FU_type_0::total              4313022                       # Type of FU issued
system.cpu06.iq.rate                         1.667926                       # Inst issue rate
system.cpu06.iq.fu_busy_cnt                    427679                       # FU busy when requested
system.cpu06.iq.fu_busy_rate                 0.099160                       # FU busy rate (busy events/executed inst)
system.cpu06.iq.int_inst_queue_reads         11639075                       # Number of integer instruction queue reads
system.cpu06.iq.int_inst_queue_writes         2554119                       # Number of integer instruction queue writes
system.cpu06.iq.int_inst_queue_wakeup_accesses      2493004                       # Number of integer instruction queue wakeup accesses
system.cpu06.iq.fp_inst_queue_reads                 0                       # Number of floating instruction queue reads
system.cpu06.iq.fp_inst_queue_writes                0                       # Number of floating instruction queue writes
system.cpu06.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu06.iq.int_alu_accesses              4740701                       # Number of integer alu accesses
system.cpu06.iq.fp_alu_accesses                     0                       # Number of floating point alu accesses
system.cpu06.iew.lsq.thread0.forwLoads             19                       # Number of loads that had data forwarded from stores
system.cpu06.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu06.iew.lsq.thread0.squashedLoads         5062                       # Number of loads squashed
system.cpu06.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu06.iew.lsq.thread0.memOrderViolation           15                       # Number of memory ordering violations
system.cpu06.iew.lsq.thread0.squashedStores          406                       # Number of stores squashed
system.cpu06.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu06.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu06.iew.lsq.thread0.rescheduledLoads          570                       # Number of loads that were rescheduled
system.cpu06.iew.lsq.thread0.cacheBlocked      1818769                       # Number of times an access to memory failed due to the cache being blocked
system.cpu06.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu06.iew.iewSquashCycles                 2226                       # Number of cycles IEW is squashing
system.cpu06.iew.iewBlockCycles                289191                       # Number of cycles IEW is blocking
system.cpu06.iew.iewUnblockCycles               26163                       # Number of cycles IEW is unblocking
system.cpu06.iew.iewDispatchedInsts           2515168                       # Number of instructions dispatched to IQ
system.cpu06.iew.iewDispSquashedInsts              96                       # Number of squashed instructions skipped by dispatch
system.cpu06.iew.iewDispLoadInsts              601693                       # Number of dispatched load instructions
system.cpu06.iew.iewDispStoreInsts              13642                       # Number of dispatched store instructions
system.cpu06.iew.iewDispNonSpecInsts              572                       # Number of dispatched non-speculative instructions
system.cpu06.iew.iewIQFullEvents                 6055                       # Number of times the IQ has become full, causing a stall
system.cpu06.iew.iewLSQFullEvents                 500                       # Number of times the LSQ has become full, causing a stall
system.cpu06.iew.memOrderViolationEvents           15                       # Number of memory order violations
system.cpu06.iew.predictedTakenIncorrect         1595                       # Number of branches that were predicted taken incorrectly
system.cpu06.iew.predictedNotTakenIncorrect           64                       # Number of branches that were predicted not taken incorrectly
system.cpu06.iew.branchMispredicts               1659                       # Number of branch mispredicts detected at execute
system.cpu06.iew.iewExecutedInsts             4312286                       # Number of executed instructions
system.cpu06.iew.iewExecLoadInsts             2418332                       # Number of load instructions executed
system.cpu06.iew.iewExecSquashedInsts             736                       # Number of squashed instructions skipped in execute
system.cpu06.iew.exec_swp                           0                       # number of swp insts executed
system.cpu06.iew.exec_nop                           3                       # number of nop insts executed
system.cpu06.iew.exec_refs                    2431723                       # number of memory reference insts executed
system.cpu06.iew.exec_branches                 253509                       # Number of branches executed
system.cpu06.iew.exec_stores                    13391                       # Number of stores executed
system.cpu06.iew.exec_rate                   1.667641                       # Inst execution rate
system.cpu06.iew.wb_sent                      2494146                       # cumulative count of insts sent to commit
system.cpu06.iew.wb_count                     2493004                       # cumulative count of insts written-back
system.cpu06.iew.wb_producers                 1726680                       # num instructions producing a value
system.cpu06.iew.wb_consumers                 2648228                       # num instructions consuming a value
system.cpu06.iew.wb_penalized                       0                       # number of instrctions required to write to 'other' IQ
system.cpu06.iew.wb_rate                     0.964091                       # insts written-back per cycle
system.cpu06.iew.wb_fanout                   0.652013                       # average fanout of values written-back
system.cpu06.iew.wb_penalized_rate                  0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu06.commit.commitSquashedInsts         38877                       # The number of squashed insts skipped by commit
system.cpu06.commit.commitNonSpecStalls          1131                       # The number of times commit has been forced to stall to communicate backwards
system.cpu06.commit.branchMispredicts            1657                       # The number of times a branch was mispredicted
system.cpu06.commit.committed_per_cycle::samples      2578352                       # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::mean     0.960391                       # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::stdev     1.731623                       # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::0      1602487     62.15%     62.15% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::1       397479     15.42%     77.57% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::2       253025      9.81%     87.38% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::3       126567      4.91%     92.29% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::4         5628      0.22%     92.51% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::5       121051      4.69%     97.20% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::6         2188      0.08%     97.29% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::7         7315      0.28%     97.57% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::8        62612      2.43%    100.00% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::total      2578352                       # Number of insts commited each cycle
system.cpu06.commit.committedInsts            2458916                       # Number of instructions committed
system.cpu06.commit.committedOps              2476226                       # Number of ops (including micro ops) committed
system.cpu06.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu06.commit.refs                       609867                       # Number of memory references committed
system.cpu06.commit.loads                      596631                       # Number of loads committed
system.cpu06.commit.membars                       567                       # Number of memory barriers committed
system.cpu06.commit.branches                   250516                       # Number of branches committed
system.cpu06.commit.fp_insts                        0                       # Number of committed floating point instructions.
system.cpu06.commit.int_insts                 2228521                       # Number of committed integer instructions.
system.cpu06.commit.function_calls               1689                       # Number of function calls committed.
system.cpu06.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu06.commit.op_class_0::IntAlu        1473140     59.49%     59.49% # Class of committed instruction
system.cpu06.commit.op_class_0::IntMult        393219     15.88%     75.37% # Class of committed instruction
system.cpu06.commit.op_class_0::IntDiv              0      0.00%     75.37% # Class of committed instruction
system.cpu06.commit.op_class_0::FloatAdd            0      0.00%     75.37% # Class of committed instruction
system.cpu06.commit.op_class_0::FloatCmp            0      0.00%     75.37% # Class of committed instruction
system.cpu06.commit.op_class_0::FloatCvt            0      0.00%     75.37% # Class of committed instruction
system.cpu06.commit.op_class_0::FloatMult            0      0.00%     75.37% # Class of committed instruction
system.cpu06.commit.op_class_0::FloatDiv            0      0.00%     75.37% # Class of committed instruction
system.cpu06.commit.op_class_0::FloatSqrt            0      0.00%     75.37% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdAdd             0      0.00%     75.37% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdAddAcc            0      0.00%     75.37% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdAlu             0      0.00%     75.37% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdCmp             0      0.00%     75.37% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdCvt             0      0.00%     75.37% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdMisc            0      0.00%     75.37% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdMult            0      0.00%     75.37% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdMultAcc            0      0.00%     75.37% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdShift            0      0.00%     75.37% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdShiftAcc            0      0.00%     75.37% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdSqrt            0      0.00%     75.37% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatAdd            0      0.00%     75.37% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatAlu            0      0.00%     75.37% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatCmp            0      0.00%     75.37% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatCvt            0      0.00%     75.37% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatDiv            0      0.00%     75.37% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatMisc            0      0.00%     75.37% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatMult            0      0.00%     75.37% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatMultAcc            0      0.00%     75.37% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatSqrt            0      0.00%     75.37% # Class of committed instruction
system.cpu06.commit.op_class_0::MemRead        596631     24.09%     99.47% # Class of committed instruction
system.cpu06.commit.op_class_0::MemWrite        13236      0.53%    100.00% # Class of committed instruction
system.cpu06.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu06.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu06.commit.op_class_0::total         2476226                       # Class of committed instruction
system.cpu06.commit.bw_lim_events               62612                       # number cycles where commit BW limit reached
system.cpu06.rob.rob_reads                    5023576                       # The number of ROB reads
system.cpu06.rob.rob_writes                   5036671                       # The number of ROB writes
system.cpu06.timesIdled                            19                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu06.idleCycles                          1115                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu06.quiesceCycles                     403893                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu06.committedInsts                   2458916                       # Number of Instructions Simulated
system.cpu06.committedOps                     2476226                       # Number of Ops (including micro ops) Simulated
system.cpu06.cpi                             1.051626                       # CPI: Cycles Per Instruction
system.cpu06.cpi_total                       1.051626                       # CPI: Total CPI of All Threads
system.cpu06.ipc                             0.950908                       # IPC: Instructions Per Cycle
system.cpu06.ipc_total                       0.950908                       # IPC: Total IPC of All Threads
system.cpu06.int_regfile_reads                6192529                       # number of integer regfile reads
system.cpu06.int_regfile_writes               2056036                       # number of integer regfile writes
system.cpu06.fp_regfile_writes                    160                       # number of floating regfile writes
system.cpu06.cc_regfile_reads                14737428                       # number of cc regfile reads
system.cpu06.cc_regfile_writes                1497572                       # number of cc regfile writes
system.cpu06.misc_regfile_reads                637484                       # number of misc regfile reads
system.cpu06.misc_regfile_writes                   24                       # number of misc regfile writes
system.cpu06.dcache.tags.replacements          132406                       # number of replacements
system.cpu06.dcache.tags.tagsinuse         837.113933                       # Cycle average of tags in use
system.cpu06.dcache.tags.total_refs            343358                       # Total number of references to valid blocks.
system.cpu06.dcache.tags.sampled_refs          133428                       # Sample count of references to valid blocks.
system.cpu06.dcache.tags.avg_refs            2.573358                       # Average number of references to valid blocks.
system.cpu06.dcache.tags.warmup_cycle       349183000                       # Cycle when the warmup percentage was hit.
system.cpu06.dcache.tags.occ_blocks::cpu06.data   837.113933                       # Average occupied blocks per requestor
system.cpu06.dcache.tags.occ_percent::cpu06.data     0.817494                       # Average percentage of cache occupancy
system.cpu06.dcache.tags.occ_percent::total     0.817494                       # Average percentage of cache occupancy
system.cpu06.dcache.tags.occ_task_id_blocks::1024         1022                       # Occupied blocks per task id
system.cpu06.dcache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu06.dcache.tags.age_task_id_blocks_1024::1          385                       # Occupied blocks per task id
system.cpu06.dcache.tags.age_task_id_blocks_1024::2          634                       # Occupied blocks per task id
system.cpu06.dcache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu06.dcache.tags.tag_accesses         1361529                       # Number of tag accesses
system.cpu06.dcache.tags.data_accesses        1361529                       # Number of data accesses
system.cpu06.dcache.ReadReq_hits::cpu06.data       332193                       # number of ReadReq hits
system.cpu06.dcache.ReadReq_hits::total        332193                       # number of ReadReq hits
system.cpu06.dcache.WriteReq_hits::cpu06.data        11158                       # number of WriteReq hits
system.cpu06.dcache.WriteReq_hits::total        11158                       # number of WriteReq hits
system.cpu06.dcache.SoftPFReq_hits::cpu06.data            2                       # number of SoftPFReq hits
system.cpu06.dcache.SoftPFReq_hits::total            2                       # number of SoftPFReq hits
system.cpu06.dcache.demand_hits::cpu06.data       343351                       # number of demand (read+write) hits
system.cpu06.dcache.demand_hits::total         343351                       # number of demand (read+write) hits
system.cpu06.dcache.overall_hits::cpu06.data       343353                       # number of overall hits
system.cpu06.dcache.overall_hits::total        343353                       # number of overall hits
system.cpu06.dcache.ReadReq_misses::cpu06.data       268609                       # number of ReadReq misses
system.cpu06.dcache.ReadReq_misses::total       268609                       # number of ReadReq misses
system.cpu06.dcache.WriteReq_misses::cpu06.data         2070                       # number of WriteReq misses
system.cpu06.dcache.WriteReq_misses::total         2070                       # number of WriteReq misses
system.cpu06.dcache.SoftPFReq_misses::cpu06.data            4                       # number of SoftPFReq misses
system.cpu06.dcache.SoftPFReq_misses::total            4                       # number of SoftPFReq misses
system.cpu06.dcache.LoadLockedReq_misses::cpu06.data            6                       # number of LoadLockedReq misses
system.cpu06.dcache.LoadLockedReq_misses::total            6                       # number of LoadLockedReq misses
system.cpu06.dcache.StoreCondReq_misses::cpu06.data            3                       # number of StoreCondReq misses
system.cpu06.dcache.StoreCondReq_misses::total            3                       # number of StoreCondReq misses
system.cpu06.dcache.demand_misses::cpu06.data       270679                       # number of demand (read+write) misses
system.cpu06.dcache.demand_misses::total       270679                       # number of demand (read+write) misses
system.cpu06.dcache.overall_misses::cpu06.data       270683                       # number of overall misses
system.cpu06.dcache.overall_misses::total       270683                       # number of overall misses
system.cpu06.dcache.ReadReq_miss_latency::cpu06.data   8767257692                       # number of ReadReq miss cycles
system.cpu06.dcache.ReadReq_miss_latency::total   8767257692                       # number of ReadReq miss cycles
system.cpu06.dcache.WriteReq_miss_latency::cpu06.data    120838554                       # number of WriteReq miss cycles
system.cpu06.dcache.WriteReq_miss_latency::total    120838554                       # number of WriteReq miss cycles
system.cpu06.dcache.LoadLockedReq_miss_latency::cpu06.data        31497                       # number of LoadLockedReq miss cycles
system.cpu06.dcache.LoadLockedReq_miss_latency::total        31497                       # number of LoadLockedReq miss cycles
system.cpu06.dcache.StoreCondReq_miss_latency::cpu06.data        13000                       # number of StoreCondReq miss cycles
system.cpu06.dcache.StoreCondReq_miss_latency::total        13000                       # number of StoreCondReq miss cycles
system.cpu06.dcache.demand_miss_latency::cpu06.data   8888096246                       # number of demand (read+write) miss cycles
system.cpu06.dcache.demand_miss_latency::total   8888096246                       # number of demand (read+write) miss cycles
system.cpu06.dcache.overall_miss_latency::cpu06.data   8888096246                       # number of overall miss cycles
system.cpu06.dcache.overall_miss_latency::total   8888096246                       # number of overall miss cycles
system.cpu06.dcache.ReadReq_accesses::cpu06.data       600802                       # number of ReadReq accesses(hits+misses)
system.cpu06.dcache.ReadReq_accesses::total       600802                       # number of ReadReq accesses(hits+misses)
system.cpu06.dcache.WriteReq_accesses::cpu06.data        13228                       # number of WriteReq accesses(hits+misses)
system.cpu06.dcache.WriteReq_accesses::total        13228                       # number of WriteReq accesses(hits+misses)
system.cpu06.dcache.SoftPFReq_accesses::cpu06.data            6                       # number of SoftPFReq accesses(hits+misses)
system.cpu06.dcache.SoftPFReq_accesses::total            6                       # number of SoftPFReq accesses(hits+misses)
system.cpu06.dcache.LoadLockedReq_accesses::cpu06.data            6                       # number of LoadLockedReq accesses(hits+misses)
system.cpu06.dcache.LoadLockedReq_accesses::total            6                       # number of LoadLockedReq accesses(hits+misses)
system.cpu06.dcache.StoreCondReq_accesses::cpu06.data            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu06.dcache.StoreCondReq_accesses::total            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu06.dcache.demand_accesses::cpu06.data       614030                       # number of demand (read+write) accesses
system.cpu06.dcache.demand_accesses::total       614030                       # number of demand (read+write) accesses
system.cpu06.dcache.overall_accesses::cpu06.data       614036                       # number of overall (read+write) accesses
system.cpu06.dcache.overall_accesses::total       614036                       # number of overall (read+write) accesses
system.cpu06.dcache.ReadReq_miss_rate::cpu06.data     0.447084                       # miss rate for ReadReq accesses
system.cpu06.dcache.ReadReq_miss_rate::total     0.447084                       # miss rate for ReadReq accesses
system.cpu06.dcache.WriteReq_miss_rate::cpu06.data     0.156486                       # miss rate for WriteReq accesses
system.cpu06.dcache.WriteReq_miss_rate::total     0.156486                       # miss rate for WriteReq accesses
system.cpu06.dcache.SoftPFReq_miss_rate::cpu06.data     0.666667                       # miss rate for SoftPFReq accesses
system.cpu06.dcache.SoftPFReq_miss_rate::total     0.666667                       # miss rate for SoftPFReq accesses
system.cpu06.dcache.LoadLockedReq_miss_rate::cpu06.data            1                       # miss rate for LoadLockedReq accesses
system.cpu06.dcache.LoadLockedReq_miss_rate::total            1                       # miss rate for LoadLockedReq accesses
system.cpu06.dcache.StoreCondReq_miss_rate::cpu06.data            1                       # miss rate for StoreCondReq accesses
system.cpu06.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu06.dcache.demand_miss_rate::cpu06.data     0.440824                       # miss rate for demand accesses
system.cpu06.dcache.demand_miss_rate::total     0.440824                       # miss rate for demand accesses
system.cpu06.dcache.overall_miss_rate::cpu06.data     0.440826                       # miss rate for overall accesses
system.cpu06.dcache.overall_miss_rate::total     0.440826                       # miss rate for overall accesses
system.cpu06.dcache.ReadReq_avg_miss_latency::cpu06.data 32639.478543                       # average ReadReq miss latency
system.cpu06.dcache.ReadReq_avg_miss_latency::total 32639.478543                       # average ReadReq miss latency
system.cpu06.dcache.WriteReq_avg_miss_latency::cpu06.data 58376.113043                       # average WriteReq miss latency
system.cpu06.dcache.WriteReq_avg_miss_latency::total 58376.113043                       # average WriteReq miss latency
system.cpu06.dcache.LoadLockedReq_avg_miss_latency::cpu06.data  5249.500000                       # average LoadLockedReq miss latency
system.cpu06.dcache.LoadLockedReq_avg_miss_latency::total  5249.500000                       # average LoadLockedReq miss latency
system.cpu06.dcache.StoreCondReq_avg_miss_latency::cpu06.data  4333.333333                       # average StoreCondReq miss latency
system.cpu06.dcache.StoreCondReq_avg_miss_latency::total  4333.333333                       # average StoreCondReq miss latency
system.cpu06.dcache.demand_avg_miss_latency::cpu06.data 32836.297777                       # average overall miss latency
system.cpu06.dcache.demand_avg_miss_latency::total 32836.297777                       # average overall miss latency
system.cpu06.dcache.overall_avg_miss_latency::cpu06.data 32835.812541                       # average overall miss latency
system.cpu06.dcache.overall_avg_miss_latency::total 32835.812541                       # average overall miss latency
system.cpu06.dcache.blocked_cycles::no_mshrs      2145297                       # number of cycles access was blocked
system.cpu06.dcache.blocked_cycles::no_targets          877                       # number of cycles access was blocked
system.cpu06.dcache.blocked::no_mshrs          132823                       # number of cycles access was blocked
system.cpu06.dcache.blocked::no_targets             1                       # number of cycles access was blocked
system.cpu06.dcache.avg_blocked_cycles::no_mshrs    16.151548                       # average number of cycles each access was blocked
system.cpu06.dcache.avg_blocked_cycles::no_targets          877                       # average number of cycles each access was blocked
system.cpu06.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu06.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu06.dcache.writebacks::writebacks         6189                       # number of writebacks
system.cpu06.dcache.writebacks::total            6189                       # number of writebacks
system.cpu06.dcache.ReadReq_mshr_hits::cpu06.data       136209                       # number of ReadReq MSHR hits
system.cpu06.dcache.ReadReq_mshr_hits::total       136209                       # number of ReadReq MSHR hits
system.cpu06.dcache.WriteReq_mshr_hits::cpu06.data         1039                       # number of WriteReq MSHR hits
system.cpu06.dcache.WriteReq_mshr_hits::total         1039                       # number of WriteReq MSHR hits
system.cpu06.dcache.demand_mshr_hits::cpu06.data       137248                       # number of demand (read+write) MSHR hits
system.cpu06.dcache.demand_mshr_hits::total       137248                       # number of demand (read+write) MSHR hits
system.cpu06.dcache.overall_mshr_hits::cpu06.data       137248                       # number of overall MSHR hits
system.cpu06.dcache.overall_mshr_hits::total       137248                       # number of overall MSHR hits
system.cpu06.dcache.ReadReq_mshr_misses::cpu06.data       132400                       # number of ReadReq MSHR misses
system.cpu06.dcache.ReadReq_mshr_misses::total       132400                       # number of ReadReq MSHR misses
system.cpu06.dcache.WriteReq_mshr_misses::cpu06.data         1031                       # number of WriteReq MSHR misses
system.cpu06.dcache.WriteReq_mshr_misses::total         1031                       # number of WriteReq MSHR misses
system.cpu06.dcache.SoftPFReq_mshr_misses::cpu06.data            3                       # number of SoftPFReq MSHR misses
system.cpu06.dcache.SoftPFReq_mshr_misses::total            3                       # number of SoftPFReq MSHR misses
system.cpu06.dcache.LoadLockedReq_mshr_misses::cpu06.data            6                       # number of LoadLockedReq MSHR misses
system.cpu06.dcache.LoadLockedReq_mshr_misses::total            6                       # number of LoadLockedReq MSHR misses
system.cpu06.dcache.StoreCondReq_mshr_misses::cpu06.data            3                       # number of StoreCondReq MSHR misses
system.cpu06.dcache.StoreCondReq_mshr_misses::total            3                       # number of StoreCondReq MSHR misses
system.cpu06.dcache.demand_mshr_misses::cpu06.data       133431                       # number of demand (read+write) MSHR misses
system.cpu06.dcache.demand_mshr_misses::total       133431                       # number of demand (read+write) MSHR misses
system.cpu06.dcache.overall_mshr_misses::cpu06.data       133434                       # number of overall MSHR misses
system.cpu06.dcache.overall_mshr_misses::total       133434                       # number of overall MSHR misses
system.cpu06.dcache.ReadReq_mshr_miss_latency::cpu06.data   4700773372                       # number of ReadReq MSHR miss cycles
system.cpu06.dcache.ReadReq_mshr_miss_latency::total   4700773372                       # number of ReadReq MSHR miss cycles
system.cpu06.dcache.WriteReq_mshr_miss_latency::cpu06.data     61772658                       # number of WriteReq MSHR miss cycles
system.cpu06.dcache.WriteReq_mshr_miss_latency::total     61772658                       # number of WriteReq MSHR miss cycles
system.cpu06.dcache.SoftPFReq_mshr_miss_latency::cpu06.data        16500                       # number of SoftPFReq MSHR miss cycles
system.cpu06.dcache.SoftPFReq_mshr_miss_latency::total        16500                       # number of SoftPFReq MSHR miss cycles
system.cpu06.dcache.LoadLockedReq_mshr_miss_latency::cpu06.data        21503                       # number of LoadLockedReq MSHR miss cycles
system.cpu06.dcache.LoadLockedReq_mshr_miss_latency::total        21503                       # number of LoadLockedReq MSHR miss cycles
system.cpu06.dcache.StoreCondReq_mshr_miss_latency::cpu06.data         8500                       # number of StoreCondReq MSHR miss cycles
system.cpu06.dcache.StoreCondReq_mshr_miss_latency::total         8500                       # number of StoreCondReq MSHR miss cycles
system.cpu06.dcache.demand_mshr_miss_latency::cpu06.data   4762546030                       # number of demand (read+write) MSHR miss cycles
system.cpu06.dcache.demand_mshr_miss_latency::total   4762546030                       # number of demand (read+write) MSHR miss cycles
system.cpu06.dcache.overall_mshr_miss_latency::cpu06.data   4762562530                       # number of overall MSHR miss cycles
system.cpu06.dcache.overall_mshr_miss_latency::total   4762562530                       # number of overall MSHR miss cycles
system.cpu06.dcache.ReadReq_mshr_miss_rate::cpu06.data     0.220372                       # mshr miss rate for ReadReq accesses
system.cpu06.dcache.ReadReq_mshr_miss_rate::total     0.220372                       # mshr miss rate for ReadReq accesses
system.cpu06.dcache.WriteReq_mshr_miss_rate::cpu06.data     0.077941                       # mshr miss rate for WriteReq accesses
system.cpu06.dcache.WriteReq_mshr_miss_rate::total     0.077941                       # mshr miss rate for WriteReq accesses
system.cpu06.dcache.SoftPFReq_mshr_miss_rate::cpu06.data     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu06.dcache.SoftPFReq_mshr_miss_rate::total     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu06.dcache.LoadLockedReq_mshr_miss_rate::cpu06.data            1                       # mshr miss rate for LoadLockedReq accesses
system.cpu06.dcache.LoadLockedReq_mshr_miss_rate::total            1                       # mshr miss rate for LoadLockedReq accesses
system.cpu06.dcache.StoreCondReq_mshr_miss_rate::cpu06.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu06.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu06.dcache.demand_mshr_miss_rate::cpu06.data     0.217304                       # mshr miss rate for demand accesses
system.cpu06.dcache.demand_mshr_miss_rate::total     0.217304                       # mshr miss rate for demand accesses
system.cpu06.dcache.overall_mshr_miss_rate::cpu06.data     0.217306                       # mshr miss rate for overall accesses
system.cpu06.dcache.overall_mshr_miss_rate::total     0.217306                       # mshr miss rate for overall accesses
system.cpu06.dcache.ReadReq_avg_mshr_miss_latency::cpu06.data 35504.330604                       # average ReadReq mshr miss latency
system.cpu06.dcache.ReadReq_avg_mshr_miss_latency::total 35504.330604                       # average ReadReq mshr miss latency
system.cpu06.dcache.WriteReq_avg_mshr_miss_latency::cpu06.data 59915.284190                       # average WriteReq mshr miss latency
system.cpu06.dcache.WriteReq_avg_mshr_miss_latency::total 59915.284190                       # average WriteReq mshr miss latency
system.cpu06.dcache.SoftPFReq_avg_mshr_miss_latency::cpu06.data         5500                       # average SoftPFReq mshr miss latency
system.cpu06.dcache.SoftPFReq_avg_mshr_miss_latency::total         5500                       # average SoftPFReq mshr miss latency
system.cpu06.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu06.data  3583.833333                       # average LoadLockedReq mshr miss latency
system.cpu06.dcache.LoadLockedReq_avg_mshr_miss_latency::total  3583.833333                       # average LoadLockedReq mshr miss latency
system.cpu06.dcache.StoreCondReq_avg_mshr_miss_latency::cpu06.data  2833.333333                       # average StoreCondReq mshr miss latency
system.cpu06.dcache.StoreCondReq_avg_mshr_miss_latency::total  2833.333333                       # average StoreCondReq mshr miss latency
system.cpu06.dcache.demand_avg_mshr_miss_latency::cpu06.data 35692.950139                       # average overall mshr miss latency
system.cpu06.dcache.demand_avg_mshr_miss_latency::total 35692.950139                       # average overall mshr miss latency
system.cpu06.dcache.overall_avg_mshr_miss_latency::cpu06.data 35692.271310                       # average overall mshr miss latency
system.cpu06.dcache.overall_avg_mshr_miss_latency::total 35692.271310                       # average overall mshr miss latency
system.cpu06.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu06.icache.tags.replacements               0                       # number of replacements
system.cpu06.icache.tags.tagsinuse          43.316668                       # Cycle average of tags in use
system.cpu06.icache.tags.total_refs            281152                       # Total number of references to valid blocks.
system.cpu06.icache.tags.sampled_refs              53                       # Sample count of references to valid blocks.
system.cpu06.icache.tags.avg_refs         5304.754717                       # Average number of references to valid blocks.
system.cpu06.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu06.icache.tags.occ_blocks::cpu06.inst    43.316668                       # Average occupied blocks per requestor
system.cpu06.icache.tags.occ_percent::cpu06.inst     0.084603                       # Average percentage of cache occupancy
system.cpu06.icache.tags.occ_percent::total     0.084603                       # Average percentage of cache occupancy
system.cpu06.icache.tags.occ_task_id_blocks::1024           53                       # Occupied blocks per task id
system.cpu06.icache.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.cpu06.icache.tags.age_task_id_blocks_1024::3           50                       # Occupied blocks per task id
system.cpu06.icache.tags.occ_task_id_percent::1024     0.103516                       # Percentage of cache occupancy per task id
system.cpu06.icache.tags.tag_accesses          562485                       # Number of tag accesses
system.cpu06.icache.tags.data_accesses         562485                       # Number of data accesses
system.cpu06.icache.ReadReq_hits::cpu06.inst       281152                       # number of ReadReq hits
system.cpu06.icache.ReadReq_hits::total        281152                       # number of ReadReq hits
system.cpu06.icache.demand_hits::cpu06.inst       281152                       # number of demand (read+write) hits
system.cpu06.icache.demand_hits::total         281152                       # number of demand (read+write) hits
system.cpu06.icache.overall_hits::cpu06.inst       281152                       # number of overall hits
system.cpu06.icache.overall_hits::total        281152                       # number of overall hits
system.cpu06.icache.ReadReq_misses::cpu06.inst           64                       # number of ReadReq misses
system.cpu06.icache.ReadReq_misses::total           64                       # number of ReadReq misses
system.cpu06.icache.demand_misses::cpu06.inst           64                       # number of demand (read+write) misses
system.cpu06.icache.demand_misses::total           64                       # number of demand (read+write) misses
system.cpu06.icache.overall_misses::cpu06.inst           64                       # number of overall misses
system.cpu06.icache.overall_misses::total           64                       # number of overall misses
system.cpu06.icache.ReadReq_miss_latency::cpu06.inst      1488963                       # number of ReadReq miss cycles
system.cpu06.icache.ReadReq_miss_latency::total      1488963                       # number of ReadReq miss cycles
system.cpu06.icache.demand_miss_latency::cpu06.inst      1488963                       # number of demand (read+write) miss cycles
system.cpu06.icache.demand_miss_latency::total      1488963                       # number of demand (read+write) miss cycles
system.cpu06.icache.overall_miss_latency::cpu06.inst      1488963                       # number of overall miss cycles
system.cpu06.icache.overall_miss_latency::total      1488963                       # number of overall miss cycles
system.cpu06.icache.ReadReq_accesses::cpu06.inst       281216                       # number of ReadReq accesses(hits+misses)
system.cpu06.icache.ReadReq_accesses::total       281216                       # number of ReadReq accesses(hits+misses)
system.cpu06.icache.demand_accesses::cpu06.inst       281216                       # number of demand (read+write) accesses
system.cpu06.icache.demand_accesses::total       281216                       # number of demand (read+write) accesses
system.cpu06.icache.overall_accesses::cpu06.inst       281216                       # number of overall (read+write) accesses
system.cpu06.icache.overall_accesses::total       281216                       # number of overall (read+write) accesses
system.cpu06.icache.ReadReq_miss_rate::cpu06.inst     0.000228                       # miss rate for ReadReq accesses
system.cpu06.icache.ReadReq_miss_rate::total     0.000228                       # miss rate for ReadReq accesses
system.cpu06.icache.demand_miss_rate::cpu06.inst     0.000228                       # miss rate for demand accesses
system.cpu06.icache.demand_miss_rate::total     0.000228                       # miss rate for demand accesses
system.cpu06.icache.overall_miss_rate::cpu06.inst     0.000228                       # miss rate for overall accesses
system.cpu06.icache.overall_miss_rate::total     0.000228                       # miss rate for overall accesses
system.cpu06.icache.ReadReq_avg_miss_latency::cpu06.inst 23265.046875                       # average ReadReq miss latency
system.cpu06.icache.ReadReq_avg_miss_latency::total 23265.046875                       # average ReadReq miss latency
system.cpu06.icache.demand_avg_miss_latency::cpu06.inst 23265.046875                       # average overall miss latency
system.cpu06.icache.demand_avg_miss_latency::total 23265.046875                       # average overall miss latency
system.cpu06.icache.overall_avg_miss_latency::cpu06.inst 23265.046875                       # average overall miss latency
system.cpu06.icache.overall_avg_miss_latency::total 23265.046875                       # average overall miss latency
system.cpu06.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu06.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu06.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu06.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu06.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu06.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu06.icache.fast_writes                     0                       # number of fast writes performed
system.cpu06.icache.cache_copies                    0                       # number of cache copies performed
system.cpu06.icache.ReadReq_mshr_hits::cpu06.inst           11                       # number of ReadReq MSHR hits
system.cpu06.icache.ReadReq_mshr_hits::total           11                       # number of ReadReq MSHR hits
system.cpu06.icache.demand_mshr_hits::cpu06.inst           11                       # number of demand (read+write) MSHR hits
system.cpu06.icache.demand_mshr_hits::total           11                       # number of demand (read+write) MSHR hits
system.cpu06.icache.overall_mshr_hits::cpu06.inst           11                       # number of overall MSHR hits
system.cpu06.icache.overall_mshr_hits::total           11                       # number of overall MSHR hits
system.cpu06.icache.ReadReq_mshr_misses::cpu06.inst           53                       # number of ReadReq MSHR misses
system.cpu06.icache.ReadReq_mshr_misses::total           53                       # number of ReadReq MSHR misses
system.cpu06.icache.demand_mshr_misses::cpu06.inst           53                       # number of demand (read+write) MSHR misses
system.cpu06.icache.demand_mshr_misses::total           53                       # number of demand (read+write) MSHR misses
system.cpu06.icache.overall_mshr_misses::cpu06.inst           53                       # number of overall MSHR misses
system.cpu06.icache.overall_mshr_misses::total           53                       # number of overall MSHR misses
system.cpu06.icache.ReadReq_mshr_miss_latency::cpu06.inst      1305537                       # number of ReadReq MSHR miss cycles
system.cpu06.icache.ReadReq_mshr_miss_latency::total      1305537                       # number of ReadReq MSHR miss cycles
system.cpu06.icache.demand_mshr_miss_latency::cpu06.inst      1305537                       # number of demand (read+write) MSHR miss cycles
system.cpu06.icache.demand_mshr_miss_latency::total      1305537                       # number of demand (read+write) MSHR miss cycles
system.cpu06.icache.overall_mshr_miss_latency::cpu06.inst      1305537                       # number of overall MSHR miss cycles
system.cpu06.icache.overall_mshr_miss_latency::total      1305537                       # number of overall MSHR miss cycles
system.cpu06.icache.ReadReq_mshr_miss_rate::cpu06.inst     0.000188                       # mshr miss rate for ReadReq accesses
system.cpu06.icache.ReadReq_mshr_miss_rate::total     0.000188                       # mshr miss rate for ReadReq accesses
system.cpu06.icache.demand_mshr_miss_rate::cpu06.inst     0.000188                       # mshr miss rate for demand accesses
system.cpu06.icache.demand_mshr_miss_rate::total     0.000188                       # mshr miss rate for demand accesses
system.cpu06.icache.overall_mshr_miss_rate::cpu06.inst     0.000188                       # mshr miss rate for overall accesses
system.cpu06.icache.overall_mshr_miss_rate::total     0.000188                       # mshr miss rate for overall accesses
system.cpu06.icache.ReadReq_avg_mshr_miss_latency::cpu06.inst 24632.773585                       # average ReadReq mshr miss latency
system.cpu06.icache.ReadReq_avg_mshr_miss_latency::total 24632.773585                       # average ReadReq mshr miss latency
system.cpu06.icache.demand_avg_mshr_miss_latency::cpu06.inst 24632.773585                       # average overall mshr miss latency
system.cpu06.icache.demand_avg_mshr_miss_latency::total 24632.773585                       # average overall mshr miss latency
system.cpu06.icache.overall_avg_mshr_miss_latency::cpu06.inst 24632.773585                       # average overall mshr miss latency
system.cpu06.icache.overall_avg_mshr_miss_latency::total 24632.773585                       # average overall mshr miss latency
system.cpu06.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu07.branchPred.lookups                273843                       # Number of BP lookups
system.cpu07.branchPred.condPredicted          268615                       # Number of conditional branches predicted
system.cpu07.branchPred.condIncorrect            1678                       # Number of conditional branches incorrect
system.cpu07.branchPred.BTBLookups             270951                       # Number of BTB lookups
system.cpu07.branchPred.BTBHits                206286                       # Number of BTB hits
system.cpu07.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu07.branchPred.BTBHitPct           76.134061                       # BTB Hit Percentage
system.cpu07.branchPred.usedRAS                  2821                       # Number of times the RAS was used to get a target.
system.cpu07.branchPred.RASInCorrect                1                       # Number of incorrect RAS predictions.
system.cpu07.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu07.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu07.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu07.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu07.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu07.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu07.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu07.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu07.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu07.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu07.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu07.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu07.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu07.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu07.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu07.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu07.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu07.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu07.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu07.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu07.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu07.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu07.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu07.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu07.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu07.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu07.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu07.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu07.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu07.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu07.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu07.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu07.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu07.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu07.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu07.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu07.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu07.dtb.inst_hits                          0                       # ITB inst hits
system.cpu07.dtb.inst_misses                        0                       # ITB inst misses
system.cpu07.dtb.read_hits                          0                       # DTB read hits
system.cpu07.dtb.read_misses                        0                       # DTB read misses
system.cpu07.dtb.write_hits                         0                       # DTB write hits
system.cpu07.dtb.write_misses                       0                       # DTB write misses
system.cpu07.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu07.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu07.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu07.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu07.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu07.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu07.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu07.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu07.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu07.dtb.read_accesses                      0                       # DTB read accesses
system.cpu07.dtb.write_accesses                     0                       # DTB write accesses
system.cpu07.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu07.dtb.hits                               0                       # DTB hits
system.cpu07.dtb.misses                             0                       # DTB misses
system.cpu07.dtb.accesses                           0                       # DTB accesses
system.cpu07.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu07.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu07.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu07.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu07.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu07.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu07.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu07.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu07.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu07.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu07.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu07.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu07.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu07.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu07.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu07.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu07.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu07.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu07.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu07.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu07.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu07.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu07.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu07.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu07.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu07.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu07.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu07.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu07.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu07.itb.walker.walks                       0                       # Table walker walks requested
system.cpu07.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu07.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu07.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu07.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu07.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu07.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu07.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu07.itb.inst_hits                          0                       # ITB inst hits
system.cpu07.itb.inst_misses                        0                       # ITB inst misses
system.cpu07.itb.read_hits                          0                       # DTB read hits
system.cpu07.itb.read_misses                        0                       # DTB read misses
system.cpu07.itb.write_hits                         0                       # DTB write hits
system.cpu07.itb.write_misses                       0                       # DTB write misses
system.cpu07.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu07.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu07.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu07.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu07.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu07.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu07.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu07.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu07.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu07.itb.read_accesses                      0                       # DTB read accesses
system.cpu07.itb.write_accesses                     0                       # DTB write accesses
system.cpu07.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu07.itb.hits                               0                       # DTB hits
system.cpu07.itb.misses                             0                       # DTB misses
system.cpu07.itb.accesses                           0                       # DTB accesses
system.cpu07.numCycles                        2585228                       # number of cpu cycles simulated
system.cpu07.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu07.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu07.fetch.icacheStallCycles           283500                       # Number of cycles fetch is stalled on an Icache miss
system.cpu07.fetch.Insts                      2594314                       # Number of instructions fetch has processed
system.cpu07.fetch.Branches                    273843                       # Number of branches that fetch encountered
system.cpu07.fetch.predictedBranches           209107                       # Number of branches that fetch has predicted taken
system.cpu07.fetch.Cycles                     2298365                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu07.fetch.SquashCycles                  4487                       # Number of cycles fetch has spent squashing
system.cpu07.fetch.MiscStallCycles                  1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu07.fetch.NoActiveThreadStallCycles            1                       # Number of stall cycles due to no active thread to fetch from
system.cpu07.fetch.PendingTrapStallCycles            6                       # Number of stall cycles due to pending traps
system.cpu07.fetch.CacheLines                  281164                       # Number of cache lines fetched
system.cpu07.fetch.IcacheSquashes                  71                       # Number of outstanding Icache misses that were squashed
system.cpu07.fetch.rateDist::samples          2584116                       # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::mean            1.013451                       # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::stdev           2.340832                       # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::0                2088348     80.81%     80.81% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::1                  61021      2.36%     83.18% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::2                  38439      1.49%     84.66% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::3                  36870      1.43%     86.09% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::4                  37836      1.46%     87.55% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::5                  48143      1.86%     89.42% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::6                  48650      1.88%     91.30% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::7                 112066      4.34%     95.64% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::8                 112743      4.36%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::total            2584116                       # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.branchRate                0.105926                       # Number of branch fetches per cycle
system.cpu07.fetch.rate                      1.003515                       # Number of inst fetches per cycle
system.cpu07.decode.IdleCycles                  98821                       # Number of cycles decode is idle
system.cpu07.decode.BlockedCycles             2160159                       # Number of cycles decode is blocked
system.cpu07.decode.RunCycles                   69398                       # Number of cycles decode is running
system.cpu07.decode.UnblockCycles              253522                       # Number of cycles decode is unblocking
system.cpu07.decode.SquashCycles                 2215                       # Number of cycles decode is squashing
system.cpu07.decode.BranchResolved               2331                       # Number of times decode resolved a branch
system.cpu07.decode.BranchMispred                  28                       # Number of times decode detected a branch misprediction
system.cpu07.decode.DecodedInsts              2538040                       # Number of instructions handled by decode
system.cpu07.decode.SquashedInsts                 114                       # Number of squashed instructions handled by decode
system.cpu07.rename.SquashCycles                 2215                       # Number of cycles rename is squashing
system.cpu07.rename.IdleCycles                 153193                       # Number of cycles rename is idle
system.cpu07.rename.BlockCycles               1111620                       # Number of cycles rename is blocking
system.cpu07.rename.serializeStallCycles        21805                       # count of cycles rename stalled for serializing inst
system.cpu07.rename.RunCycles                  229168                       # Number of cycles rename is running
system.cpu07.rename.UnblockCycles             1066114                       # Number of cycles rename is unblocking
system.cpu07.rename.RenamedInsts              2521938                       # Number of instructions processed by rename
system.cpu07.rename.ROBFullEvents                   5                       # Number of times rename has blocked due to ROB full
system.cpu07.rename.IQFullEvents              1014290                       # Number of times rename has blocked due to IQ full
system.cpu07.rename.LQFullEvents                14503                       # Number of times rename has blocked due to LQ full
system.cpu07.rename.RenamedOperands           3603372                       # Number of destination operands rename has renamed
system.cpu07.rename.RenameLookups            12397777                       # Number of register rename lookups that rename has made
system.cpu07.rename.int_rename_lookups        4027440                       # Number of integer rename lookups
system.cpu07.rename.CommittedMaps             3515891                       # Number of HB maps that are committed
system.cpu07.rename.UndoneMaps                  87481                       # Number of HB maps that are undone due to squashing
system.cpu07.rename.serializingInsts              576                       # count of serializing insts renamed
system.cpu07.rename.tempSerializingInsts          578                       # count of temporary serializing insts renamed
system.cpu07.rename.skidInsts                 1553491                       # count of insts added to the skid buffer
system.cpu07.memDep0.insertedLoads             601168                       # Number of loads inserted to the mem dependence unit.
system.cpu07.memDep0.insertedStores             13532                       # Number of stores inserted to the mem dependence unit.
system.cpu07.memDep0.conflictingLoads            7183                       # Number of conflicting loads.
system.cpu07.memDep0.conflictingStores           6695                       # Number of conflicting stores.
system.cpu07.iq.iqInstsAdded                  2510413                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu07.iq.iqNonSpecInstsAdded              1132                       # Number of non-speculative instructions added to the IQ
system.cpu07.iq.iqInstsIssued                 4310956                       # Number of instructions issued
system.cpu07.iq.iqSquashedInstsIssued             607                       # Number of squashed instructions issued
system.cpu07.iq.iqSquashedInstsExamined         38472                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu07.iq.iqSquashedOperandsExamined       104306                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu07.iq.iqSquashedNonSpecRemoved           10                       # Number of squashed non-spec instructions that were removed
system.cpu07.iq.issued_per_cycle::samples      2584116                       # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::mean       1.668252                       # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::stdev      1.896090                       # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::0            972703     37.64%     37.64% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::1            656187     25.39%     63.03% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::2            192188      7.44%     70.47% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::3            233579      9.04%     79.51% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::4            222403      8.61%     88.12% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::5            221725      8.58%     96.70% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::6             30292      1.17%     97.87% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::7             50645      1.96%     99.83% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::8              4394      0.17%    100.00% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::total       2584116                       # Number of insts issued each cycle
system.cpu07.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu07.iq.fu_full::IntAlu                 38291      8.95%      8.95% # attempts to use FU when none available
system.cpu07.iq.fu_full::IntMult                   42      0.01%      8.96% # attempts to use FU when none available
system.cpu07.iq.fu_full::IntDiv                     0      0.00%      8.96% # attempts to use FU when none available
system.cpu07.iq.fu_full::FloatAdd                   0      0.00%      8.96% # attempts to use FU when none available
system.cpu07.iq.fu_full::FloatCmp                   0      0.00%      8.96% # attempts to use FU when none available
system.cpu07.iq.fu_full::FloatCvt                   0      0.00%      8.96% # attempts to use FU when none available
system.cpu07.iq.fu_full::FloatMult                  0      0.00%      8.96% # attempts to use FU when none available
system.cpu07.iq.fu_full::FloatDiv                   0      0.00%      8.96% # attempts to use FU when none available
system.cpu07.iq.fu_full::FloatSqrt                  0      0.00%      8.96% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdAdd                    0      0.00%      8.96% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdAddAcc                 0      0.00%      8.96% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdAlu                    0      0.00%      8.96% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdCmp                    0      0.00%      8.96% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdCvt                    0      0.00%      8.96% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdMisc                   0      0.00%      8.96% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdMult                   0      0.00%      8.96% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdMultAcc                0      0.00%      8.96% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdShift                  0      0.00%      8.96% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdShiftAcc               0      0.00%      8.96% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdSqrt                   0      0.00%      8.96% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatAdd               0      0.00%      8.96% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatAlu               0      0.00%      8.96% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatCmp               0      0.00%      8.96% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatCvt               0      0.00%      8.96% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatDiv               0      0.00%      8.96% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatMisc              0      0.00%      8.96% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatMult              0      0.00%      8.96% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatMultAcc            0      0.00%      8.96% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatSqrt              0      0.00%      8.96% # attempts to use FU when none available
system.cpu07.iq.fu_full::MemRead               388875     90.91%     99.87% # attempts to use FU when none available
system.cpu07.iq.fu_full::MemWrite                 571      0.13%    100.00% # attempts to use FU when none available
system.cpu07.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu07.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu07.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu07.iq.FU_type_0::IntAlu             1484621     34.44%     34.44% # Type of FU issued
system.cpu07.iq.FU_type_0::IntMult             393220      9.12%     43.56% # Type of FU issued
system.cpu07.iq.FU_type_0::IntDiv                   0      0.00%     43.56% # Type of FU issued
system.cpu07.iq.FU_type_0::FloatAdd                 0      0.00%     43.56% # Type of FU issued
system.cpu07.iq.FU_type_0::FloatCmp                 0      0.00%     43.56% # Type of FU issued
system.cpu07.iq.FU_type_0::FloatCvt                 0      0.00%     43.56% # Type of FU issued
system.cpu07.iq.FU_type_0::FloatMult                0      0.00%     43.56% # Type of FU issued
system.cpu07.iq.FU_type_0::FloatDiv                 0      0.00%     43.56% # Type of FU issued
system.cpu07.iq.FU_type_0::FloatSqrt                0      0.00%     43.56% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdAdd                  0      0.00%     43.56% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdAddAcc               0      0.00%     43.56% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdAlu                  0      0.00%     43.56% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdCmp                  0      0.00%     43.56% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdCvt                  0      0.00%     43.56% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdMisc                 0      0.00%     43.56% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdMult                 0      0.00%     43.56% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdMultAcc              0      0.00%     43.56% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdShift                0      0.00%     43.56% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdShiftAcc             0      0.00%     43.56% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdSqrt                 0      0.00%     43.56% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatAdd             0      0.00%     43.56% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatAlu             0      0.00%     43.56% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatCmp             0      0.00%     43.56% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatCvt             0      0.00%     43.56% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatDiv             0      0.00%     43.56% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatMisc            0      0.00%     43.56% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatMult            0      0.00%     43.56% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     43.56% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatSqrt            0      0.00%     43.56% # Type of FU issued
system.cpu07.iq.FU_type_0::MemRead            2419775     56.13%     99.69% # Type of FU issued
system.cpu07.iq.FU_type_0::MemWrite             13340      0.31%    100.00% # Type of FU issued
system.cpu07.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu07.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu07.iq.FU_type_0::total              4310956                       # Type of FU issued
system.cpu07.iq.rate                         1.667534                       # Inst issue rate
system.cpu07.iq.fu_busy_cnt                    427779                       # FU busy when requested
system.cpu07.iq.fu_busy_rate                 0.099231                       # FU busy rate (busy events/executed inst)
system.cpu07.iq.int_inst_queue_reads         11634414                       # Number of integer instruction queue reads
system.cpu07.iq.int_inst_queue_writes         2550032                       # Number of integer instruction queue writes
system.cpu07.iq.int_inst_queue_wakeup_accesses      2489627                       # Number of integer instruction queue wakeup accesses
system.cpu07.iq.fp_inst_queue_reads                 0                       # Number of floating instruction queue reads
system.cpu07.iq.fp_inst_queue_writes                0                       # Number of floating instruction queue writes
system.cpu07.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu07.iq.int_alu_accesses              4738735                       # Number of integer alu accesses
system.cpu07.iq.fp_alu_accesses                     0                       # Number of floating point alu accesses
system.cpu07.iew.lsq.thread0.forwLoads             13                       # Number of loads that had data forwarded from stores
system.cpu07.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu07.iew.lsq.thread0.squashedLoads         4976                       # Number of loads squashed
system.cpu07.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu07.iew.lsq.thread0.memOrderViolation           15                       # Number of memory ordering violations
system.cpu07.iew.lsq.thread0.squashedStores          369                       # Number of stores squashed
system.cpu07.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu07.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu07.iew.lsq.thread0.rescheduledLoads          564                       # Number of loads that were rescheduled
system.cpu07.iew.lsq.thread0.cacheBlocked      1820132                       # Number of times an access to memory failed due to the cache being blocked
system.cpu07.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu07.iew.iewSquashCycles                 2215                       # Number of cycles IEW is squashing
system.cpu07.iew.iewBlockCycles                290457                       # Number of cycles IEW is blocking
system.cpu07.iew.iewUnblockCycles               26259                       # Number of cycles IEW is unblocking
system.cpu07.iew.iewDispatchedInsts           2511548                       # Number of instructions dispatched to IQ
system.cpu07.iew.iewDispSquashedInsts             109                       # Number of squashed instructions skipped by dispatch
system.cpu07.iew.iewDispLoadInsts              601168                       # Number of dispatched load instructions
system.cpu07.iew.iewDispStoreInsts              13532                       # Number of dispatched store instructions
system.cpu07.iew.iewDispNonSpecInsts              564                       # Number of dispatched non-speculative instructions
system.cpu07.iew.iewIQFullEvents                 6377                       # Number of times the IQ has become full, causing a stall
system.cpu07.iew.iewLSQFullEvents                 584                       # Number of times the LSQ has become full, causing a stall
system.cpu07.iew.memOrderViolationEvents           15                       # Number of memory order violations
system.cpu07.iew.predictedTakenIncorrect         1592                       # Number of branches that were predicted taken incorrectly
system.cpu07.iew.predictedNotTakenIncorrect           59                       # Number of branches that were predicted not taken incorrectly
system.cpu07.iew.branchMispredicts               1651                       # Number of branch mispredicts detected at execute
system.cpu07.iew.iewExecutedInsts             4310236                       # Number of executed instructions
system.cpu07.iew.iewExecLoadInsts             2419168                       # Number of load instructions executed
system.cpu07.iew.iewExecSquashedInsts             720                       # Number of squashed instructions skipped in execute
system.cpu07.iew.exec_swp                           0                       # number of swp insts executed
system.cpu07.iew.exec_nop                           3                       # number of nop insts executed
system.cpu07.iew.exec_refs                    2432466                       # number of memory reference insts executed
system.cpu07.iew.exec_branches                 252728                       # Number of branches executed
system.cpu07.iew.exec_stores                    13298                       # Number of stores executed
system.cpu07.iew.exec_rate                   1.667256                       # Inst execution rate
system.cpu07.iew.wb_sent                      2490755                       # cumulative count of insts sent to commit
system.cpu07.iew.wb_count                     2489627                       # cumulative count of insts written-back
system.cpu07.iew.wb_producers                 1724300                       # num instructions producing a value
system.cpu07.iew.wb_consumers                 2643347                       # num instructions consuming a value
system.cpu07.iew.wb_penalized                       0                       # number of instrctions required to write to 'other' IQ
system.cpu07.iew.wb_rate                     0.963020                       # insts written-back per cycle
system.cpu07.iew.wb_fanout                   0.652317                       # average fanout of values written-back
system.cpu07.iew.wb_penalized_rate                  0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu07.commit.commitSquashedInsts         38396                       # The number of squashed insts skipped by commit
system.cpu07.commit.commitNonSpecStalls          1122                       # The number of times commit has been forced to stall to communicate backwards
system.cpu07.commit.branchMispredicts            1650                       # The number of times a branch was mispredicted
system.cpu07.commit.committed_per_cycle::samples      2577782                       # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::mean     0.959380                       # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::stdev     1.729712                       # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::0      1602386     62.16%     62.16% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::1       397420     15.42%     77.58% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::2       253013      9.82%     87.39% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::3       126552      4.91%     92.30% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::4         5595      0.22%     92.52% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::5       121103      4.70%     97.22% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::6         2173      0.08%     97.30% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::7         7282      0.28%     97.58% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::8        62258      2.42%    100.00% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::total      2577782                       # Number of insts commited each cycle
system.cpu07.commit.committedInsts            2455879                       # Number of instructions committed
system.cpu07.commit.committedOps              2473073                       # Number of ops (including micro ops) committed
system.cpu07.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu07.commit.refs                       609355                       # Number of memory references committed
system.cpu07.commit.loads                      596192                       # Number of loads committed
system.cpu07.commit.membars                       563                       # Number of memory barriers committed
system.cpu07.commit.branches                   249769                       # Number of branches committed
system.cpu07.commit.fp_insts                        0                       # Number of committed floating point instructions.
system.cpu07.commit.int_insts                 2226095                       # Number of committed integer instructions.
system.cpu07.commit.function_calls               1677                       # Number of function calls committed.
system.cpu07.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu07.commit.op_class_0::IntAlu        1470499     59.46%     59.46% # Class of committed instruction
system.cpu07.commit.op_class_0::IntMult        393219     15.90%     75.36% # Class of committed instruction
system.cpu07.commit.op_class_0::IntDiv              0      0.00%     75.36% # Class of committed instruction
system.cpu07.commit.op_class_0::FloatAdd            0      0.00%     75.36% # Class of committed instruction
system.cpu07.commit.op_class_0::FloatCmp            0      0.00%     75.36% # Class of committed instruction
system.cpu07.commit.op_class_0::FloatCvt            0      0.00%     75.36% # Class of committed instruction
system.cpu07.commit.op_class_0::FloatMult            0      0.00%     75.36% # Class of committed instruction
system.cpu07.commit.op_class_0::FloatDiv            0      0.00%     75.36% # Class of committed instruction
system.cpu07.commit.op_class_0::FloatSqrt            0      0.00%     75.36% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdAdd             0      0.00%     75.36% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdAddAcc            0      0.00%     75.36% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdAlu             0      0.00%     75.36% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdCmp             0      0.00%     75.36% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdCvt             0      0.00%     75.36% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdMisc            0      0.00%     75.36% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdMult            0      0.00%     75.36% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdMultAcc            0      0.00%     75.36% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdShift            0      0.00%     75.36% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdShiftAcc            0      0.00%     75.36% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdSqrt            0      0.00%     75.36% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatAdd            0      0.00%     75.36% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatAlu            0      0.00%     75.36% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatCmp            0      0.00%     75.36% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatCvt            0      0.00%     75.36% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatDiv            0      0.00%     75.36% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatMisc            0      0.00%     75.36% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatMult            0      0.00%     75.36% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatMultAcc            0      0.00%     75.36% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatSqrt            0      0.00%     75.36% # Class of committed instruction
system.cpu07.commit.op_class_0::MemRead        596192     24.11%     99.47% # Class of committed instruction
system.cpu07.commit.op_class_0::MemWrite        13163      0.53%    100.00% # Class of committed instruction
system.cpu07.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu07.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu07.commit.op_class_0::total         2473073                       # Class of committed instruction
system.cpu07.commit.bw_lim_events               62258                       # number cycles where commit BW limit reached
system.cpu07.rob.rob_reads                    5019778                       # The number of ROB reads
system.cpu07.rob.rob_writes                   5029352                       # The number of ROB writes
system.cpu07.timesIdled                            20                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu07.idleCycles                          1112                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu07.quiesceCycles                     404525                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu07.committedInsts                   2455879                       # Number of Instructions Simulated
system.cpu07.committedOps                     2473073                       # Number of Ops (including micro ops) Simulated
system.cpu07.cpi                             1.052669                       # CPI: Cycles Per Instruction
system.cpu07.cpi_total                       1.052669                       # CPI: Total CPI of All Threads
system.cpu07.ipc                             0.949966                       # IPC: Instructions Per Cycle
system.cpu07.ipc_total                       0.949966                       # IPC: Total IPC of All Threads
system.cpu07.int_regfile_reads                6189683                       # number of integer regfile reads
system.cpu07.int_regfile_writes               2054574                       # number of integer regfile writes
system.cpu07.fp_regfile_writes                    160                       # number of floating regfile writes
system.cpu07.cc_regfile_reads                14729772                       # number of cc regfile reads
system.cpu07.cc_regfile_writes                1493100                       # number of cc regfile writes
system.cpu07.misc_regfile_reads                636861                       # number of misc regfile reads
system.cpu07.misc_regfile_writes                   18                       # number of misc regfile writes
system.cpu07.dcache.tags.replacements          132405                       # number of replacements
system.cpu07.dcache.tags.tagsinuse         837.070493                       # Cycle average of tags in use
system.cpu07.dcache.tags.total_refs            342914                       # Total number of references to valid blocks.
system.cpu07.dcache.tags.sampled_refs          133427                       # Sample count of references to valid blocks.
system.cpu07.dcache.tags.avg_refs            2.570050                       # Average number of references to valid blocks.
system.cpu07.dcache.tags.warmup_cycle       349405000                       # Cycle when the warmup percentage was hit.
system.cpu07.dcache.tags.occ_blocks::cpu07.data   837.070493                       # Average occupied blocks per requestor
system.cpu07.dcache.tags.occ_percent::cpu07.data     0.817452                       # Average percentage of cache occupancy
system.cpu07.dcache.tags.occ_percent::total     0.817452                       # Average percentage of cache occupancy
system.cpu07.dcache.tags.occ_task_id_blocks::1024         1022                       # Occupied blocks per task id
system.cpu07.dcache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu07.dcache.tags.age_task_id_blocks_1024::1          385                       # Occupied blocks per task id
system.cpu07.dcache.tags.age_task_id_blocks_1024::2          634                       # Occupied blocks per task id
system.cpu07.dcache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu07.dcache.tags.tag_accesses         1360350                       # Number of tag accesses
system.cpu07.dcache.tags.data_accesses        1360350                       # Number of data accesses
system.cpu07.dcache.ReadReq_hits::cpu07.data       331821                       # number of ReadReq hits
system.cpu07.dcache.ReadReq_hits::total        331821                       # number of ReadReq hits
system.cpu07.dcache.WriteReq_hits::cpu07.data        11086                       # number of WriteReq hits
system.cpu07.dcache.WriteReq_hits::total        11086                       # number of WriteReq hits
system.cpu07.dcache.SoftPFReq_hits::cpu07.data            2                       # number of SoftPFReq hits
system.cpu07.dcache.SoftPFReq_hits::total            2                       # number of SoftPFReq hits
system.cpu07.dcache.LoadLockedReq_hits::cpu07.data            1                       # number of LoadLockedReq hits
system.cpu07.dcache.LoadLockedReq_hits::total            1                       # number of LoadLockedReq hits
system.cpu07.dcache.demand_hits::cpu07.data       342907                       # number of demand (read+write) hits
system.cpu07.dcache.demand_hits::total         342907                       # number of demand (read+write) hits
system.cpu07.dcache.overall_hits::cpu07.data       342909                       # number of overall hits
system.cpu07.dcache.overall_hits::total        342909                       # number of overall hits
system.cpu07.dcache.ReadReq_misses::cpu07.data       268466                       # number of ReadReq misses
system.cpu07.dcache.ReadReq_misses::total       268466                       # number of ReadReq misses
system.cpu07.dcache.WriteReq_misses::cpu07.data         2070                       # number of WriteReq misses
system.cpu07.dcache.WriteReq_misses::total         2070                       # number of WriteReq misses
system.cpu07.dcache.SoftPFReq_misses::cpu07.data            4                       # number of SoftPFReq misses
system.cpu07.dcache.SoftPFReq_misses::total            4                       # number of SoftPFReq misses
system.cpu07.dcache.LoadLockedReq_misses::cpu07.data            4                       # number of LoadLockedReq misses
system.cpu07.dcache.LoadLockedReq_misses::total            4                       # number of LoadLockedReq misses
system.cpu07.dcache.StoreCondReq_misses::cpu07.data            3                       # number of StoreCondReq misses
system.cpu07.dcache.StoreCondReq_misses::total            3                       # number of StoreCondReq misses
system.cpu07.dcache.demand_misses::cpu07.data       270536                       # number of demand (read+write) misses
system.cpu07.dcache.demand_misses::total       270536                       # number of demand (read+write) misses
system.cpu07.dcache.overall_misses::cpu07.data       270540                       # number of overall misses
system.cpu07.dcache.overall_misses::total       270540                       # number of overall misses
system.cpu07.dcache.ReadReq_miss_latency::cpu07.data   8760804910                       # number of ReadReq miss cycles
system.cpu07.dcache.ReadReq_miss_latency::total   8760804910                       # number of ReadReq miss cycles
system.cpu07.dcache.WriteReq_miss_latency::cpu07.data    119083304                       # number of WriteReq miss cycles
system.cpu07.dcache.WriteReq_miss_latency::total    119083304                       # number of WriteReq miss cycles
system.cpu07.dcache.LoadLockedReq_miss_latency::cpu07.data        35000                       # number of LoadLockedReq miss cycles
system.cpu07.dcache.LoadLockedReq_miss_latency::total        35000                       # number of LoadLockedReq miss cycles
system.cpu07.dcache.StoreCondReq_miss_latency::cpu07.data        26000                       # number of StoreCondReq miss cycles
system.cpu07.dcache.StoreCondReq_miss_latency::total        26000                       # number of StoreCondReq miss cycles
system.cpu07.dcache.demand_miss_latency::cpu07.data   8879888214                       # number of demand (read+write) miss cycles
system.cpu07.dcache.demand_miss_latency::total   8879888214                       # number of demand (read+write) miss cycles
system.cpu07.dcache.overall_miss_latency::cpu07.data   8879888214                       # number of overall miss cycles
system.cpu07.dcache.overall_miss_latency::total   8879888214                       # number of overall miss cycles
system.cpu07.dcache.ReadReq_accesses::cpu07.data       600287                       # number of ReadReq accesses(hits+misses)
system.cpu07.dcache.ReadReq_accesses::total       600287                       # number of ReadReq accesses(hits+misses)
system.cpu07.dcache.WriteReq_accesses::cpu07.data        13156                       # number of WriteReq accesses(hits+misses)
system.cpu07.dcache.WriteReq_accesses::total        13156                       # number of WriteReq accesses(hits+misses)
system.cpu07.dcache.SoftPFReq_accesses::cpu07.data            6                       # number of SoftPFReq accesses(hits+misses)
system.cpu07.dcache.SoftPFReq_accesses::total            6                       # number of SoftPFReq accesses(hits+misses)
system.cpu07.dcache.LoadLockedReq_accesses::cpu07.data            5                       # number of LoadLockedReq accesses(hits+misses)
system.cpu07.dcache.LoadLockedReq_accesses::total            5                       # number of LoadLockedReq accesses(hits+misses)
system.cpu07.dcache.StoreCondReq_accesses::cpu07.data            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu07.dcache.StoreCondReq_accesses::total            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu07.dcache.demand_accesses::cpu07.data       613443                       # number of demand (read+write) accesses
system.cpu07.dcache.demand_accesses::total       613443                       # number of demand (read+write) accesses
system.cpu07.dcache.overall_accesses::cpu07.data       613449                       # number of overall (read+write) accesses
system.cpu07.dcache.overall_accesses::total       613449                       # number of overall (read+write) accesses
system.cpu07.dcache.ReadReq_miss_rate::cpu07.data     0.447229                       # miss rate for ReadReq accesses
system.cpu07.dcache.ReadReq_miss_rate::total     0.447229                       # miss rate for ReadReq accesses
system.cpu07.dcache.WriteReq_miss_rate::cpu07.data     0.157343                       # miss rate for WriteReq accesses
system.cpu07.dcache.WriteReq_miss_rate::total     0.157343                       # miss rate for WriteReq accesses
system.cpu07.dcache.SoftPFReq_miss_rate::cpu07.data     0.666667                       # miss rate for SoftPFReq accesses
system.cpu07.dcache.SoftPFReq_miss_rate::total     0.666667                       # miss rate for SoftPFReq accesses
system.cpu07.dcache.LoadLockedReq_miss_rate::cpu07.data     0.800000                       # miss rate for LoadLockedReq accesses
system.cpu07.dcache.LoadLockedReq_miss_rate::total     0.800000                       # miss rate for LoadLockedReq accesses
system.cpu07.dcache.StoreCondReq_miss_rate::cpu07.data            1                       # miss rate for StoreCondReq accesses
system.cpu07.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu07.dcache.demand_miss_rate::cpu07.data     0.441012                       # miss rate for demand accesses
system.cpu07.dcache.demand_miss_rate::total     0.441012                       # miss rate for demand accesses
system.cpu07.dcache.overall_miss_rate::cpu07.data     0.441015                       # miss rate for overall accesses
system.cpu07.dcache.overall_miss_rate::total     0.441015                       # miss rate for overall accesses
system.cpu07.dcache.ReadReq_avg_miss_latency::cpu07.data 32632.828403                       # average ReadReq miss latency
system.cpu07.dcache.ReadReq_avg_miss_latency::total 32632.828403                       # average ReadReq miss latency
system.cpu07.dcache.WriteReq_avg_miss_latency::cpu07.data 57528.166184                       # average WriteReq miss latency
system.cpu07.dcache.WriteReq_avg_miss_latency::total 57528.166184                       # average WriteReq miss latency
system.cpu07.dcache.LoadLockedReq_avg_miss_latency::cpu07.data         8750                       # average LoadLockedReq miss latency
system.cpu07.dcache.LoadLockedReq_avg_miss_latency::total         8750                       # average LoadLockedReq miss latency
system.cpu07.dcache.StoreCondReq_avg_miss_latency::cpu07.data  8666.666667                       # average StoreCondReq miss latency
system.cpu07.dcache.StoreCondReq_avg_miss_latency::total  8666.666667                       # average StoreCondReq miss latency
system.cpu07.dcache.demand_avg_miss_latency::cpu07.data 32823.314509                       # average overall miss latency
system.cpu07.dcache.demand_avg_miss_latency::total 32823.314509                       # average overall miss latency
system.cpu07.dcache.overall_avg_miss_latency::cpu07.data 32822.829208                       # average overall miss latency
system.cpu07.dcache.overall_avg_miss_latency::total 32822.829208                       # average overall miss latency
system.cpu07.dcache.blocked_cycles::no_mshrs      2146286                       # number of cycles access was blocked
system.cpu07.dcache.blocked_cycles::no_targets           84                       # number of cycles access was blocked
system.cpu07.dcache.blocked::no_mshrs          132804                       # number of cycles access was blocked
system.cpu07.dcache.blocked::no_targets             1                       # number of cycles access was blocked
system.cpu07.dcache.avg_blocked_cycles::no_mshrs    16.161305                       # average number of cycles each access was blocked
system.cpu07.dcache.avg_blocked_cycles::no_targets           84                       # average number of cycles each access was blocked
system.cpu07.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu07.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu07.dcache.writebacks::writebacks         6251                       # number of writebacks
system.cpu07.dcache.writebacks::total            6251                       # number of writebacks
system.cpu07.dcache.ReadReq_mshr_hits::cpu07.data       136067                       # number of ReadReq MSHR hits
system.cpu07.dcache.ReadReq_mshr_hits::total       136067                       # number of ReadReq MSHR hits
system.cpu07.dcache.WriteReq_mshr_hits::cpu07.data         1039                       # number of WriteReq MSHR hits
system.cpu07.dcache.WriteReq_mshr_hits::total         1039                       # number of WriteReq MSHR hits
system.cpu07.dcache.demand_mshr_hits::cpu07.data       137106                       # number of demand (read+write) MSHR hits
system.cpu07.dcache.demand_mshr_hits::total       137106                       # number of demand (read+write) MSHR hits
system.cpu07.dcache.overall_mshr_hits::cpu07.data       137106                       # number of overall MSHR hits
system.cpu07.dcache.overall_mshr_hits::total       137106                       # number of overall MSHR hits
system.cpu07.dcache.ReadReq_mshr_misses::cpu07.data       132399                       # number of ReadReq MSHR misses
system.cpu07.dcache.ReadReq_mshr_misses::total       132399                       # number of ReadReq MSHR misses
system.cpu07.dcache.WriteReq_mshr_misses::cpu07.data         1031                       # number of WriteReq MSHR misses
system.cpu07.dcache.WriteReq_mshr_misses::total         1031                       # number of WriteReq MSHR misses
system.cpu07.dcache.SoftPFReq_mshr_misses::cpu07.data            3                       # number of SoftPFReq MSHR misses
system.cpu07.dcache.SoftPFReq_mshr_misses::total            3                       # number of SoftPFReq MSHR misses
system.cpu07.dcache.LoadLockedReq_mshr_misses::cpu07.data            4                       # number of LoadLockedReq MSHR misses
system.cpu07.dcache.LoadLockedReq_mshr_misses::total            4                       # number of LoadLockedReq MSHR misses
system.cpu07.dcache.StoreCondReq_mshr_misses::cpu07.data            3                       # number of StoreCondReq MSHR misses
system.cpu07.dcache.StoreCondReq_mshr_misses::total            3                       # number of StoreCondReq MSHR misses
system.cpu07.dcache.demand_mshr_misses::cpu07.data       133430                       # number of demand (read+write) MSHR misses
system.cpu07.dcache.demand_mshr_misses::total       133430                       # number of demand (read+write) MSHR misses
system.cpu07.dcache.overall_mshr_misses::cpu07.data       133433                       # number of overall MSHR misses
system.cpu07.dcache.overall_mshr_misses::total       133433                       # number of overall MSHR misses
system.cpu07.dcache.ReadReq_mshr_miss_latency::cpu07.data   4702436772                       # number of ReadReq MSHR miss cycles
system.cpu07.dcache.ReadReq_mshr_miss_latency::total   4702436772                       # number of ReadReq MSHR miss cycles
system.cpu07.dcache.WriteReq_mshr_miss_latency::cpu07.data     61343421                       # number of WriteReq MSHR miss cycles
system.cpu07.dcache.WriteReq_mshr_miss_latency::total     61343421                       # number of WriteReq MSHR miss cycles
system.cpu07.dcache.SoftPFReq_mshr_miss_latency::cpu07.data        17500                       # number of SoftPFReq MSHR miss cycles
system.cpu07.dcache.SoftPFReq_mshr_miss_latency::total        17500                       # number of SoftPFReq MSHR miss cycles
system.cpu07.dcache.LoadLockedReq_mshr_miss_latency::cpu07.data        29000                       # number of LoadLockedReq MSHR miss cycles
system.cpu07.dcache.LoadLockedReq_mshr_miss_latency::total        29000                       # number of LoadLockedReq MSHR miss cycles
system.cpu07.dcache.StoreCondReq_mshr_miss_latency::cpu07.data        21500                       # number of StoreCondReq MSHR miss cycles
system.cpu07.dcache.StoreCondReq_mshr_miss_latency::total        21500                       # number of StoreCondReq MSHR miss cycles
system.cpu07.dcache.demand_mshr_miss_latency::cpu07.data   4763780193                       # number of demand (read+write) MSHR miss cycles
system.cpu07.dcache.demand_mshr_miss_latency::total   4763780193                       # number of demand (read+write) MSHR miss cycles
system.cpu07.dcache.overall_mshr_miss_latency::cpu07.data   4763797693                       # number of overall MSHR miss cycles
system.cpu07.dcache.overall_mshr_miss_latency::total   4763797693                       # number of overall MSHR miss cycles
system.cpu07.dcache.ReadReq_mshr_miss_rate::cpu07.data     0.220559                       # mshr miss rate for ReadReq accesses
system.cpu07.dcache.ReadReq_mshr_miss_rate::total     0.220559                       # mshr miss rate for ReadReq accesses
system.cpu07.dcache.WriteReq_mshr_miss_rate::cpu07.data     0.078367                       # mshr miss rate for WriteReq accesses
system.cpu07.dcache.WriteReq_mshr_miss_rate::total     0.078367                       # mshr miss rate for WriteReq accesses
system.cpu07.dcache.SoftPFReq_mshr_miss_rate::cpu07.data     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu07.dcache.SoftPFReq_mshr_miss_rate::total     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu07.dcache.LoadLockedReq_mshr_miss_rate::cpu07.data     0.800000                       # mshr miss rate for LoadLockedReq accesses
system.cpu07.dcache.LoadLockedReq_mshr_miss_rate::total     0.800000                       # mshr miss rate for LoadLockedReq accesses
system.cpu07.dcache.StoreCondReq_mshr_miss_rate::cpu07.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu07.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu07.dcache.demand_mshr_miss_rate::cpu07.data     0.217510                       # mshr miss rate for demand accesses
system.cpu07.dcache.demand_mshr_miss_rate::total     0.217510                       # mshr miss rate for demand accesses
system.cpu07.dcache.overall_mshr_miss_rate::cpu07.data     0.217513                       # mshr miss rate for overall accesses
system.cpu07.dcache.overall_mshr_miss_rate::total     0.217513                       # mshr miss rate for overall accesses
system.cpu07.dcache.ReadReq_avg_mshr_miss_latency::cpu07.data 35517.162305                       # average ReadReq mshr miss latency
system.cpu07.dcache.ReadReq_avg_mshr_miss_latency::total 35517.162305                       # average ReadReq mshr miss latency
system.cpu07.dcache.WriteReq_avg_mshr_miss_latency::cpu07.data 59498.953443                       # average WriteReq mshr miss latency
system.cpu07.dcache.WriteReq_avg_mshr_miss_latency::total 59498.953443                       # average WriteReq mshr miss latency
system.cpu07.dcache.SoftPFReq_avg_mshr_miss_latency::cpu07.data  5833.333333                       # average SoftPFReq mshr miss latency
system.cpu07.dcache.SoftPFReq_avg_mshr_miss_latency::total  5833.333333                       # average SoftPFReq mshr miss latency
system.cpu07.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu07.data         7250                       # average LoadLockedReq mshr miss latency
system.cpu07.dcache.LoadLockedReq_avg_mshr_miss_latency::total         7250                       # average LoadLockedReq mshr miss latency
system.cpu07.dcache.StoreCondReq_avg_mshr_miss_latency::cpu07.data  7166.666667                       # average StoreCondReq mshr miss latency
system.cpu07.dcache.StoreCondReq_avg_mshr_miss_latency::total  7166.666667                       # average StoreCondReq mshr miss latency
system.cpu07.dcache.demand_avg_mshr_miss_latency::cpu07.data 35702.467159                       # average overall mshr miss latency
system.cpu07.dcache.demand_avg_mshr_miss_latency::total 35702.467159                       # average overall mshr miss latency
system.cpu07.dcache.overall_avg_mshr_miss_latency::cpu07.data 35701.795605                       # average overall mshr miss latency
system.cpu07.dcache.overall_avg_mshr_miss_latency::total 35701.795605                       # average overall mshr miss latency
system.cpu07.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu07.icache.tags.replacements               0                       # number of replacements
system.cpu07.icache.tags.tagsinuse          43.306905                       # Cycle average of tags in use
system.cpu07.icache.tags.total_refs            281097                       # Total number of references to valid blocks.
system.cpu07.icache.tags.sampled_refs              53                       # Sample count of references to valid blocks.
system.cpu07.icache.tags.avg_refs         5303.716981                       # Average number of references to valid blocks.
system.cpu07.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu07.icache.tags.occ_blocks::cpu07.inst    43.306905                       # Average occupied blocks per requestor
system.cpu07.icache.tags.occ_percent::cpu07.inst     0.084584                       # Average percentage of cache occupancy
system.cpu07.icache.tags.occ_percent::total     0.084584                       # Average percentage of cache occupancy
system.cpu07.icache.tags.occ_task_id_blocks::1024           53                       # Occupied blocks per task id
system.cpu07.icache.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.cpu07.icache.tags.age_task_id_blocks_1024::3           50                       # Occupied blocks per task id
system.cpu07.icache.tags.occ_task_id_percent::1024     0.103516                       # Percentage of cache occupancy per task id
system.cpu07.icache.tags.tag_accesses          562381                       # Number of tag accesses
system.cpu07.icache.tags.data_accesses         562381                       # Number of data accesses
system.cpu07.icache.ReadReq_hits::cpu07.inst       281097                       # number of ReadReq hits
system.cpu07.icache.ReadReq_hits::total        281097                       # number of ReadReq hits
system.cpu07.icache.demand_hits::cpu07.inst       281097                       # number of demand (read+write) hits
system.cpu07.icache.demand_hits::total         281097                       # number of demand (read+write) hits
system.cpu07.icache.overall_hits::cpu07.inst       281097                       # number of overall hits
system.cpu07.icache.overall_hits::total        281097                       # number of overall hits
system.cpu07.icache.ReadReq_misses::cpu07.inst           67                       # number of ReadReq misses
system.cpu07.icache.ReadReq_misses::total           67                       # number of ReadReq misses
system.cpu07.icache.demand_misses::cpu07.inst           67                       # number of demand (read+write) misses
system.cpu07.icache.demand_misses::total           67                       # number of demand (read+write) misses
system.cpu07.icache.overall_misses::cpu07.inst           67                       # number of overall misses
system.cpu07.icache.overall_misses::total           67                       # number of overall misses
system.cpu07.icache.ReadReq_miss_latency::cpu07.inst      1478473                       # number of ReadReq miss cycles
system.cpu07.icache.ReadReq_miss_latency::total      1478473                       # number of ReadReq miss cycles
system.cpu07.icache.demand_miss_latency::cpu07.inst      1478473                       # number of demand (read+write) miss cycles
system.cpu07.icache.demand_miss_latency::total      1478473                       # number of demand (read+write) miss cycles
system.cpu07.icache.overall_miss_latency::cpu07.inst      1478473                       # number of overall miss cycles
system.cpu07.icache.overall_miss_latency::total      1478473                       # number of overall miss cycles
system.cpu07.icache.ReadReq_accesses::cpu07.inst       281164                       # number of ReadReq accesses(hits+misses)
system.cpu07.icache.ReadReq_accesses::total       281164                       # number of ReadReq accesses(hits+misses)
system.cpu07.icache.demand_accesses::cpu07.inst       281164                       # number of demand (read+write) accesses
system.cpu07.icache.demand_accesses::total       281164                       # number of demand (read+write) accesses
system.cpu07.icache.overall_accesses::cpu07.inst       281164                       # number of overall (read+write) accesses
system.cpu07.icache.overall_accesses::total       281164                       # number of overall (read+write) accesses
system.cpu07.icache.ReadReq_miss_rate::cpu07.inst     0.000238                       # miss rate for ReadReq accesses
system.cpu07.icache.ReadReq_miss_rate::total     0.000238                       # miss rate for ReadReq accesses
system.cpu07.icache.demand_miss_rate::cpu07.inst     0.000238                       # miss rate for demand accesses
system.cpu07.icache.demand_miss_rate::total     0.000238                       # miss rate for demand accesses
system.cpu07.icache.overall_miss_rate::cpu07.inst     0.000238                       # miss rate for overall accesses
system.cpu07.icache.overall_miss_rate::total     0.000238                       # miss rate for overall accesses
system.cpu07.icache.ReadReq_avg_miss_latency::cpu07.inst 22066.761194                       # average ReadReq miss latency
system.cpu07.icache.ReadReq_avg_miss_latency::total 22066.761194                       # average ReadReq miss latency
system.cpu07.icache.demand_avg_miss_latency::cpu07.inst 22066.761194                       # average overall miss latency
system.cpu07.icache.demand_avg_miss_latency::total 22066.761194                       # average overall miss latency
system.cpu07.icache.overall_avg_miss_latency::cpu07.inst 22066.761194                       # average overall miss latency
system.cpu07.icache.overall_avg_miss_latency::total 22066.761194                       # average overall miss latency
system.cpu07.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu07.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu07.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu07.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu07.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu07.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu07.icache.fast_writes                     0                       # number of fast writes performed
system.cpu07.icache.cache_copies                    0                       # number of cache copies performed
system.cpu07.icache.ReadReq_mshr_hits::cpu07.inst           14                       # number of ReadReq MSHR hits
system.cpu07.icache.ReadReq_mshr_hits::total           14                       # number of ReadReq MSHR hits
system.cpu07.icache.demand_mshr_hits::cpu07.inst           14                       # number of demand (read+write) MSHR hits
system.cpu07.icache.demand_mshr_hits::total           14                       # number of demand (read+write) MSHR hits
system.cpu07.icache.overall_mshr_hits::cpu07.inst           14                       # number of overall MSHR hits
system.cpu07.icache.overall_mshr_hits::total           14                       # number of overall MSHR hits
system.cpu07.icache.ReadReq_mshr_misses::cpu07.inst           53                       # number of ReadReq MSHR misses
system.cpu07.icache.ReadReq_mshr_misses::total           53                       # number of ReadReq MSHR misses
system.cpu07.icache.demand_mshr_misses::cpu07.inst           53                       # number of demand (read+write) MSHR misses
system.cpu07.icache.demand_mshr_misses::total           53                       # number of demand (read+write) MSHR misses
system.cpu07.icache.overall_mshr_misses::cpu07.inst           53                       # number of overall MSHR misses
system.cpu07.icache.overall_mshr_misses::total           53                       # number of overall MSHR misses
system.cpu07.icache.ReadReq_mshr_miss_latency::cpu07.inst      1212523                       # number of ReadReq MSHR miss cycles
system.cpu07.icache.ReadReq_mshr_miss_latency::total      1212523                       # number of ReadReq MSHR miss cycles
system.cpu07.icache.demand_mshr_miss_latency::cpu07.inst      1212523                       # number of demand (read+write) MSHR miss cycles
system.cpu07.icache.demand_mshr_miss_latency::total      1212523                       # number of demand (read+write) MSHR miss cycles
system.cpu07.icache.overall_mshr_miss_latency::cpu07.inst      1212523                       # number of overall MSHR miss cycles
system.cpu07.icache.overall_mshr_miss_latency::total      1212523                       # number of overall MSHR miss cycles
system.cpu07.icache.ReadReq_mshr_miss_rate::cpu07.inst     0.000189                       # mshr miss rate for ReadReq accesses
system.cpu07.icache.ReadReq_mshr_miss_rate::total     0.000189                       # mshr miss rate for ReadReq accesses
system.cpu07.icache.demand_mshr_miss_rate::cpu07.inst     0.000189                       # mshr miss rate for demand accesses
system.cpu07.icache.demand_mshr_miss_rate::total     0.000189                       # mshr miss rate for demand accesses
system.cpu07.icache.overall_mshr_miss_rate::cpu07.inst     0.000189                       # mshr miss rate for overall accesses
system.cpu07.icache.overall_mshr_miss_rate::total     0.000189                       # mshr miss rate for overall accesses
system.cpu07.icache.ReadReq_avg_mshr_miss_latency::cpu07.inst 22877.792453                       # average ReadReq mshr miss latency
system.cpu07.icache.ReadReq_avg_mshr_miss_latency::total 22877.792453                       # average ReadReq mshr miss latency
system.cpu07.icache.demand_avg_mshr_miss_latency::cpu07.inst 22877.792453                       # average overall mshr miss latency
system.cpu07.icache.demand_avg_mshr_miss_latency::total 22877.792453                       # average overall mshr miss latency
system.cpu07.icache.overall_avg_mshr_miss_latency::cpu07.inst 22877.792453                       # average overall mshr miss latency
system.cpu07.icache.overall_avg_mshr_miss_latency::total 22877.792453                       # average overall mshr miss latency
system.cpu07.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu08.branchPred.lookups                273325                       # Number of BP lookups
system.cpu08.branchPred.condPredicted          268085                       # Number of conditional branches predicted
system.cpu08.branchPred.condIncorrect            1687                       # Number of conditional branches incorrect
system.cpu08.branchPred.BTBLookups             267285                       # Number of BTB lookups
system.cpu08.branchPred.BTBHits                206017                       # Number of BTB hits
system.cpu08.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu08.branchPred.BTBHitPct           77.077651                       # BTB Hit Percentage
system.cpu08.branchPred.usedRAS                  2821                       # Number of times the RAS was used to get a target.
system.cpu08.branchPred.RASInCorrect                1                       # Number of incorrect RAS predictions.
system.cpu08.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu08.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu08.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu08.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu08.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu08.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu08.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu08.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu08.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu08.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu08.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu08.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu08.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu08.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu08.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu08.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu08.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu08.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu08.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu08.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu08.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu08.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu08.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu08.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu08.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu08.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu08.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu08.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu08.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu08.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu08.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu08.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu08.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu08.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu08.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu08.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu08.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu08.dtb.inst_hits                          0                       # ITB inst hits
system.cpu08.dtb.inst_misses                        0                       # ITB inst misses
system.cpu08.dtb.read_hits                          0                       # DTB read hits
system.cpu08.dtb.read_misses                        0                       # DTB read misses
system.cpu08.dtb.write_hits                         0                       # DTB write hits
system.cpu08.dtb.write_misses                       0                       # DTB write misses
system.cpu08.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu08.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu08.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu08.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu08.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu08.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu08.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu08.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu08.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu08.dtb.read_accesses                      0                       # DTB read accesses
system.cpu08.dtb.write_accesses                     0                       # DTB write accesses
system.cpu08.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu08.dtb.hits                               0                       # DTB hits
system.cpu08.dtb.misses                             0                       # DTB misses
system.cpu08.dtb.accesses                           0                       # DTB accesses
system.cpu08.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu08.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu08.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu08.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu08.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu08.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu08.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu08.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu08.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu08.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu08.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu08.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu08.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu08.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu08.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu08.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu08.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu08.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu08.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu08.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu08.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu08.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu08.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu08.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu08.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu08.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu08.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu08.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu08.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu08.itb.walker.walks                       0                       # Table walker walks requested
system.cpu08.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu08.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu08.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu08.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu08.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu08.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu08.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu08.itb.inst_hits                          0                       # ITB inst hits
system.cpu08.itb.inst_misses                        0                       # ITB inst misses
system.cpu08.itb.read_hits                          0                       # DTB read hits
system.cpu08.itb.read_misses                        0                       # DTB read misses
system.cpu08.itb.write_hits                         0                       # DTB write hits
system.cpu08.itb.write_misses                       0                       # DTB write misses
system.cpu08.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu08.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu08.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu08.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu08.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu08.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu08.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu08.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu08.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu08.itb.read_accesses                      0                       # DTB read accesses
system.cpu08.itb.write_accesses                     0                       # DTB write accesses
system.cpu08.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu08.itb.hits                               0                       # DTB hits
system.cpu08.itb.misses                             0                       # DTB misses
system.cpu08.itb.accesses                           0                       # DTB accesses
system.cpu08.numCycles                        2584076                       # number of cpu cycles simulated
system.cpu08.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu08.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu08.fetch.icacheStallCycles           283411                       # Number of cycles fetch is stalled on an Icache miss
system.cpu08.fetch.Insts                      2592449                       # Number of instructions fetch has processed
system.cpu08.fetch.Branches                    273325                       # Number of branches that fetch encountered
system.cpu08.fetch.predictedBranches           208838                       # Number of branches that fetch has predicted taken
system.cpu08.fetch.Cycles                     2297288                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu08.fetch.SquashCycles                  4501                       # Number of cycles fetch has spent squashing
system.cpu08.fetch.MiscStallCycles                  1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu08.fetch.NoActiveThreadStallCycles            1                       # Number of stall cycles due to no active thread to fetch from
system.cpu08.fetch.PendingTrapStallCycles            6                       # Number of stall cycles due to pending traps
system.cpu08.fetch.CacheLines                  281155                       # Number of cache lines fetched
system.cpu08.fetch.IcacheSquashes                  63                       # Number of outstanding Icache misses that were squashed
system.cpu08.fetch.rateDist::samples          2582957                       # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::mean            1.013192                       # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::stdev           2.339869                       # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::0                2087154     80.80%     80.80% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::1                  61142      2.37%     83.17% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::2                  38425      1.49%     84.66% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::3                  36967      1.43%     86.09% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::4                  37971      1.47%     87.56% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::5                  48323      1.87%     89.43% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::6                  48524      1.88%     91.31% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::7                 112112      4.34%     95.65% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::8                 112339      4.35%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::total            2582957                       # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.branchRate                0.105773                       # Number of branch fetches per cycle
system.cpu08.fetch.rate                      1.003240                       # Number of inst fetches per cycle
system.cpu08.decode.IdleCycles                  98558                       # Number of cycles decode is idle
system.cpu08.decode.BlockedCycles             2159494                       # Number of cycles decode is blocked
system.cpu08.decode.RunCycles                   69147                       # Number of cycles decode is running
system.cpu08.decode.UnblockCycles              253535                       # Number of cycles decode is unblocking
system.cpu08.decode.SquashCycles                 2222                       # Number of cycles decode is squashing
system.cpu08.decode.BranchResolved               2343                       # Number of times decode resolved a branch
system.cpu08.decode.BranchMispred                  28                       # Number of times decode detected a branch misprediction
system.cpu08.decode.DecodedInsts              2536237                       # Number of instructions handled by decode
system.cpu08.decode.SquashedInsts                 114                       # Number of squashed instructions handled by decode
system.cpu08.rename.SquashCycles                 2222                       # Number of cycles rename is squashing
system.cpu08.rename.IdleCycles                 153079                       # Number of cycles rename is idle
system.cpu08.rename.BlockCycles               1110588                       # Number of cycles rename is blocking
system.cpu08.rename.serializeStallCycles        21294                       # count of cycles rename stalled for serializing inst
system.cpu08.rename.RunCycles                  228335                       # Number of cycles rename is running
system.cpu08.rename.UnblockCycles             1067438                       # Number of cycles rename is unblocking
system.cpu08.rename.RenamedInsts              2520137                       # Number of instructions processed by rename
system.cpu08.rename.ROBFullEvents                  12                       # Number of times rename has blocked due to ROB full
system.cpu08.rename.IQFullEvents              1015216                       # Number of times rename has blocked due to IQ full
system.cpu08.rename.LQFullEvents                14481                       # Number of times rename has blocked due to LQ full
system.cpu08.rename.RenamedOperands           3599733                       # Number of destination operands rename has renamed
system.cpu08.rename.RenameLookups            12388972                       # Number of register rename lookups that rename has made
system.cpu08.rename.int_rename_lookups        4024913                       # Number of integer rename lookups
system.cpu08.rename.CommittedMaps             3512298                       # Number of HB maps that are committed
system.cpu08.rename.UndoneMaps                  87420                       # Number of HB maps that are undone due to squashing
system.cpu08.rename.serializingInsts              581                       # count of serializing insts renamed
system.cpu08.rename.tempSerializingInsts          583                       # count of temporary serializing insts renamed
system.cpu08.rename.skidInsts                 1555547                       # count of insts added to the skid buffer
system.cpu08.memDep0.insertedLoads             600931                       # Number of loads inserted to the mem dependence unit.
system.cpu08.memDep0.insertedStores             13569                       # Number of stores inserted to the mem dependence unit.
system.cpu08.memDep0.conflictingLoads            7157                       # Number of conflicting loads.
system.cpu08.memDep0.conflictingStores           6686                       # Number of conflicting stores.
system.cpu08.iq.iqInstsAdded                  2508549                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu08.iq.iqNonSpecInstsAdded              1140                       # Number of non-speculative instructions added to the IQ
system.cpu08.iq.iqInstsIssued                 4309499                       # Number of instructions issued
system.cpu08.iq.iqSquashedInstsIssued             584                       # Number of squashed instructions issued
system.cpu08.iq.iqSquashedInstsExamined         38614                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu08.iq.iqSquashedOperandsExamined       104195                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu08.iq.iqSquashedNonSpecRemoved           19                       # Number of squashed non-spec instructions that were removed
system.cpu08.iq.issued_per_cycle::samples      2582957                       # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::mean       1.668436                       # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::stdev      1.895315                       # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::0            971310     37.60%     37.60% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::1            657063     25.44%     63.04% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::2            191392      7.41%     70.45% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::3            233739      9.05%     79.50% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::4            222945      8.63%     88.13% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::5            221642      8.58%     96.71% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::6             30018      1.16%     97.88% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::7             50447      1.95%     99.83% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::8              4401      0.17%    100.00% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::total       2582957                       # Number of insts issued each cycle
system.cpu08.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu08.iq.fu_full::IntAlu                 38095      8.91%      8.91% # attempts to use FU when none available
system.cpu08.iq.fu_full::IntMult                   26      0.01%      8.91% # attempts to use FU when none available
system.cpu08.iq.fu_full::IntDiv                     0      0.00%      8.91% # attempts to use FU when none available
system.cpu08.iq.fu_full::FloatAdd                   0      0.00%      8.91% # attempts to use FU when none available
system.cpu08.iq.fu_full::FloatCmp                   0      0.00%      8.91% # attempts to use FU when none available
system.cpu08.iq.fu_full::FloatCvt                   0      0.00%      8.91% # attempts to use FU when none available
system.cpu08.iq.fu_full::FloatMult                  0      0.00%      8.91% # attempts to use FU when none available
system.cpu08.iq.fu_full::FloatDiv                   0      0.00%      8.91% # attempts to use FU when none available
system.cpu08.iq.fu_full::FloatSqrt                  0      0.00%      8.91% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdAdd                    0      0.00%      8.91% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdAddAcc                 0      0.00%      8.91% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdAlu                    0      0.00%      8.91% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdCmp                    0      0.00%      8.91% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdCvt                    0      0.00%      8.91% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdMisc                   0      0.00%      8.91% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdMult                   0      0.00%      8.91% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdMultAcc                0      0.00%      8.91% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdShift                  0      0.00%      8.91% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdShiftAcc               0      0.00%      8.91% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdSqrt                   0      0.00%      8.91% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatAdd               0      0.00%      8.91% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatAlu               0      0.00%      8.91% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatCmp               0      0.00%      8.91% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatCvt               0      0.00%      8.91% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatDiv               0      0.00%      8.91% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatMisc              0      0.00%      8.91% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatMult              0      0.00%      8.91% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatMultAcc            0      0.00%      8.91% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatSqrt              0      0.00%      8.91% # attempts to use FU when none available
system.cpu08.iq.fu_full::MemRead               388968     90.95%     99.87% # attempts to use FU when none available
system.cpu08.iq.fu_full::MemWrite                 572      0.13%    100.00% # attempts to use FU when none available
system.cpu08.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu08.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu08.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu08.iq.FU_type_0::IntAlu             1483030     34.41%     34.41% # Type of FU issued
system.cpu08.iq.FU_type_0::IntMult             393220      9.12%     43.54% # Type of FU issued
system.cpu08.iq.FU_type_0::IntDiv                   0      0.00%     43.54% # Type of FU issued
system.cpu08.iq.FU_type_0::FloatAdd                 0      0.00%     43.54% # Type of FU issued
system.cpu08.iq.FU_type_0::FloatCmp                 0      0.00%     43.54% # Type of FU issued
system.cpu08.iq.FU_type_0::FloatCvt                 0      0.00%     43.54% # Type of FU issued
system.cpu08.iq.FU_type_0::FloatMult                0      0.00%     43.54% # Type of FU issued
system.cpu08.iq.FU_type_0::FloatDiv                 0      0.00%     43.54% # Type of FU issued
system.cpu08.iq.FU_type_0::FloatSqrt                0      0.00%     43.54% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdAdd                  0      0.00%     43.54% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdAddAcc               0      0.00%     43.54% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdAlu                  0      0.00%     43.54% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdCmp                  0      0.00%     43.54% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdCvt                  0      0.00%     43.54% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdMisc                 0      0.00%     43.54% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdMult                 0      0.00%     43.54% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdMultAcc              0      0.00%     43.54% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdShift                0      0.00%     43.54% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdShiftAcc             0      0.00%     43.54% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdSqrt                 0      0.00%     43.54% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatAdd             0      0.00%     43.54% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatAlu             0      0.00%     43.54% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatCmp             0      0.00%     43.54% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatCvt             0      0.00%     43.54% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatDiv             0      0.00%     43.54% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatMisc            0      0.00%     43.54% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatMult            0      0.00%     43.54% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     43.54% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatSqrt            0      0.00%     43.54% # Type of FU issued
system.cpu08.iq.FU_type_0::MemRead            2419918     56.15%     99.69% # Type of FU issued
system.cpu08.iq.FU_type_0::MemWrite             13331      0.31%    100.00% # Type of FU issued
system.cpu08.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu08.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu08.iq.FU_type_0::total              4309499                       # Type of FU issued
system.cpu08.iq.rate                         1.667714                       # Inst issue rate
system.cpu08.iq.fu_busy_cnt                    427661                       # FU busy when requested
system.cpu08.iq.fu_busy_rate                 0.099237                       # FU busy rate (busy events/executed inst)
system.cpu08.iq.int_inst_queue_reads         11630200                       # Number of integer instruction queue reads
system.cpu08.iq.int_inst_queue_writes         2548319                       # Number of integer instruction queue writes
system.cpu08.iq.int_inst_queue_wakeup_accesses      2487774                       # Number of integer instruction queue wakeup accesses
system.cpu08.iq.fp_inst_queue_reads                 0                       # Number of floating instruction queue reads
system.cpu08.iq.fp_inst_queue_writes                0                       # Number of floating instruction queue writes
system.cpu08.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu08.iq.int_alu_accesses              4737160                       # Number of integer alu accesses
system.cpu08.iq.fp_alu_accesses                     0                       # Number of floating point alu accesses
system.cpu08.iew.lsq.thread0.forwLoads             19                       # Number of loads that had data forwarded from stores
system.cpu08.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu08.iew.lsq.thread0.squashedLoads         5015                       # Number of loads squashed
system.cpu08.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu08.iew.lsq.thread0.memOrderViolation           16                       # Number of memory ordering violations
system.cpu08.iew.lsq.thread0.squashedStores          451                       # Number of stores squashed
system.cpu08.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu08.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu08.iew.lsq.thread0.rescheduledLoads          567                       # Number of loads that were rescheduled
system.cpu08.iew.lsq.thread0.cacheBlocked      1820528                       # Number of times an access to memory failed due to the cache being blocked
system.cpu08.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu08.iew.iewSquashCycles                 2222                       # Number of cycles IEW is squashing
system.cpu08.iew.iewBlockCycles                286727                       # Number of cycles IEW is blocking
system.cpu08.iew.iewUnblockCycles               26556                       # Number of cycles IEW is unblocking
system.cpu08.iew.iewDispatchedInsts           2509692                       # Number of instructions dispatched to IQ
system.cpu08.iew.iewDispSquashedInsts             117                       # Number of squashed instructions skipped by dispatch
system.cpu08.iew.iewDispLoadInsts              600931                       # Number of dispatched load instructions
system.cpu08.iew.iewDispStoreInsts              13569                       # Number of dispatched store instructions
system.cpu08.iew.iewDispNonSpecInsts              567                       # Number of dispatched non-speculative instructions
system.cpu08.iew.iewIQFullEvents                 6121                       # Number of times the IQ has become full, causing a stall
system.cpu08.iew.iewLSQFullEvents                1116                       # Number of times the LSQ has become full, causing a stall
system.cpu08.iew.memOrderViolationEvents           16                       # Number of memory order violations
system.cpu08.iew.predictedTakenIncorrect         1594                       # Number of branches that were predicted taken incorrectly
system.cpu08.iew.predictedNotTakenIncorrect           68                       # Number of branches that were predicted not taken incorrectly
system.cpu08.iew.branchMispredicts               1662                       # Number of branch mispredicts detected at execute
system.cpu08.iew.iewExecutedInsts             4308761                       # Number of executed instructions
system.cpu08.iew.iewExecLoadInsts             2419306                       # Number of load instructions executed
system.cpu08.iew.iewExecSquashedInsts             738                       # Number of squashed instructions skipped in execute
system.cpu08.iew.exec_swp                           0                       # number of swp insts executed
system.cpu08.iew.exec_nop                           3                       # number of nop insts executed
system.cpu08.iew.exec_refs                    2432594                       # number of memory reference insts executed
system.cpu08.iew.exec_branches                 252284                       # Number of branches executed
system.cpu08.iew.exec_stores                    13288                       # Number of stores executed
system.cpu08.iew.exec_rate                   1.667428                       # Inst execution rate
system.cpu08.iew.wb_sent                      2488903                       # cumulative count of insts sent to commit
system.cpu08.iew.wb_count                     2487774                       # cumulative count of insts written-back
system.cpu08.iew.wb_producers                 1722782                       # num instructions producing a value
system.cpu08.iew.wb_consumers                 2640419                       # num instructions consuming a value
system.cpu08.iew.wb_penalized                       0                       # number of instrctions required to write to 'other' IQ
system.cpu08.iew.wb_rate                     0.962733                       # insts written-back per cycle
system.cpu08.iew.wb_fanout                   0.652465                       # average fanout of values written-back
system.cpu08.iew.wb_penalized_rate                  0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu08.commit.commitSquashedInsts         38544                       # The number of squashed insts skipped by commit
system.cpu08.commit.commitNonSpecStalls          1121                       # The number of times commit has been forced to stall to communicate backwards
system.cpu08.commit.branchMispredicts            1659                       # The number of times a branch was mispredicted
system.cpu08.commit.committed_per_cycle::samples      2576596                       # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::mean     0.959046                       # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::stdev     1.728447                       # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::0      1601367     62.15%     62.15% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::1       397369     15.42%     77.57% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::2       253153      9.83%     87.40% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::3       126561      4.91%     92.31% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::4         5678      0.22%     92.53% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::5       121098      4.70%     97.23% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::6         2097      0.08%     97.31% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::7         7251      0.28%     97.59% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::8        62022      2.41%    100.00% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::total      2576596                       # Number of insts commited each cycle
system.cpu08.commit.committedInsts            2453959                       # Number of instructions committed
system.cpu08.commit.committedOps              2471075                       # Number of ops (including micro ops) committed
system.cpu08.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu08.commit.refs                       609034                       # Number of memory references committed
system.cpu08.commit.loads                      595916                       # Number of loads committed
system.cpu08.commit.membars                       561                       # Number of memory barriers committed
system.cpu08.commit.branches                   249296                       # Number of branches committed
system.cpu08.commit.fp_insts                        0                       # Number of committed floating point instructions.
system.cpu08.commit.int_insts                 2224556                       # Number of committed integer instructions.
system.cpu08.commit.function_calls               1669                       # Number of function calls committed.
system.cpu08.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu08.commit.op_class_0::IntAlu        1468822     59.44%     59.44% # Class of committed instruction
system.cpu08.commit.op_class_0::IntMult        393219     15.91%     75.35% # Class of committed instruction
system.cpu08.commit.op_class_0::IntDiv              0      0.00%     75.35% # Class of committed instruction
system.cpu08.commit.op_class_0::FloatAdd            0      0.00%     75.35% # Class of committed instruction
system.cpu08.commit.op_class_0::FloatCmp            0      0.00%     75.35% # Class of committed instruction
system.cpu08.commit.op_class_0::FloatCvt            0      0.00%     75.35% # Class of committed instruction
system.cpu08.commit.op_class_0::FloatMult            0      0.00%     75.35% # Class of committed instruction
system.cpu08.commit.op_class_0::FloatDiv            0      0.00%     75.35% # Class of committed instruction
system.cpu08.commit.op_class_0::FloatSqrt            0      0.00%     75.35% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdAdd             0      0.00%     75.35% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdAddAcc            0      0.00%     75.35% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdAlu             0      0.00%     75.35% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdCmp             0      0.00%     75.35% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdCvt             0      0.00%     75.35% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdMisc            0      0.00%     75.35% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdMult            0      0.00%     75.35% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdMultAcc            0      0.00%     75.35% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdShift            0      0.00%     75.35% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdShiftAcc            0      0.00%     75.35% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdSqrt            0      0.00%     75.35% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatAdd            0      0.00%     75.35% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatAlu            0      0.00%     75.35% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatCmp            0      0.00%     75.35% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatCvt            0      0.00%     75.35% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatDiv            0      0.00%     75.35% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatMisc            0      0.00%     75.35% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatMult            0      0.00%     75.35% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatMultAcc            0      0.00%     75.35% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatSqrt            0      0.00%     75.35% # Class of committed instruction
system.cpu08.commit.op_class_0::MemRead        595916     24.12%     99.47% # Class of committed instruction
system.cpu08.commit.op_class_0::MemWrite        13118      0.53%    100.00% # Class of committed instruction
system.cpu08.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu08.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu08.commit.op_class_0::total         2471075                       # Class of committed instruction
system.cpu08.commit.bw_lim_events               62022                       # number cycles where commit BW limit reached
system.cpu08.rob.rob_reads                    5017017                       # The number of ROB reads
system.cpu08.rob.rob_writes                   5025681                       # The number of ROB writes
system.cpu08.timesIdled                            19                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu08.idleCycles                          1119                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu08.quiesceCycles                     405677                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu08.committedInsts                   2453959                       # Number of Instructions Simulated
system.cpu08.committedOps                     2471075                       # Number of Ops (including micro ops) Simulated
system.cpu08.cpi                             1.053023                       # CPI: Cycles Per Instruction
system.cpu08.cpi_total                       1.053023                       # CPI: Total CPI of All Threads
system.cpu08.ipc                             0.949647                       # IPC: Instructions Per Cycle
system.cpu08.ipc_total                       0.949647                       # IPC: Total IPC of All Threads
system.cpu08.int_regfile_reads                6187458                       # number of integer regfile reads
system.cpu08.int_regfile_writes               2053845                       # number of integer regfile writes
system.cpu08.fp_regfile_writes                    160                       # number of floating regfile writes
system.cpu08.cc_regfile_reads                14724630                       # number of cc regfile reads
system.cpu08.cc_regfile_writes                1490343                       # number of cc regfile writes
system.cpu08.misc_regfile_reads                636606                       # number of misc regfile reads
system.cpu08.misc_regfile_writes                   38                       # number of misc regfile writes
system.cpu08.dcache.tags.replacements          132405                       # number of replacements
system.cpu08.dcache.tags.tagsinuse         836.992195                       # Cycle average of tags in use
system.cpu08.dcache.tags.total_refs            342482                       # Total number of references to valid blocks.
system.cpu08.dcache.tags.sampled_refs          133427                       # Sample count of references to valid blocks.
system.cpu08.dcache.tags.avg_refs            2.566812                       # Average number of references to valid blocks.
system.cpu08.dcache.tags.warmup_cycle       349364000                       # Cycle when the warmup percentage was hit.
system.cpu08.dcache.tags.occ_blocks::cpu08.data   836.992195                       # Average occupied blocks per requestor
system.cpu08.dcache.tags.occ_percent::cpu08.data     0.817375                       # Average percentage of cache occupancy
system.cpu08.dcache.tags.occ_percent::total     0.817375                       # Average percentage of cache occupancy
system.cpu08.dcache.tags.occ_task_id_blocks::1024         1022                       # Occupied blocks per task id
system.cpu08.dcache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu08.dcache.tags.age_task_id_blocks_1024::1          385                       # Occupied blocks per task id
system.cpu08.dcache.tags.age_task_id_blocks_1024::2          634                       # Occupied blocks per task id
system.cpu08.dcache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu08.dcache.tags.tag_accesses         1359771                       # Number of tag accesses
system.cpu08.dcache.tags.data_accesses        1359771                       # Number of data accesses
system.cpu08.dcache.ReadReq_hits::cpu08.data       331438                       # number of ReadReq hits
system.cpu08.dcache.ReadReq_hits::total        331438                       # number of ReadReq hits
system.cpu08.dcache.WriteReq_hits::cpu08.data        11037                       # number of WriteReq hits
system.cpu08.dcache.WriteReq_hits::total        11037                       # number of WriteReq hits
system.cpu08.dcache.SoftPFReq_hits::cpu08.data            2                       # number of SoftPFReq hits
system.cpu08.dcache.SoftPFReq_hits::total            2                       # number of SoftPFReq hits
system.cpu08.dcache.demand_hits::cpu08.data       342475                       # number of demand (read+write) hits
system.cpu08.dcache.demand_hits::total         342475                       # number of demand (read+write) hits
system.cpu08.dcache.overall_hits::cpu08.data       342477                       # number of overall hits
system.cpu08.dcache.overall_hits::total        342477                       # number of overall hits
system.cpu08.dcache.ReadReq_misses::cpu08.data       268602                       # number of ReadReq misses
system.cpu08.dcache.ReadReq_misses::total       268602                       # number of ReadReq misses
system.cpu08.dcache.WriteReq_misses::cpu08.data         2070                       # number of WriteReq misses
system.cpu08.dcache.WriteReq_misses::total         2070                       # number of WriteReq misses
system.cpu08.dcache.SoftPFReq_misses::cpu08.data            4                       # number of SoftPFReq misses
system.cpu08.dcache.SoftPFReq_misses::total            4                       # number of SoftPFReq misses
system.cpu08.dcache.LoadLockedReq_misses::cpu08.data            9                       # number of LoadLockedReq misses
system.cpu08.dcache.LoadLockedReq_misses::total            9                       # number of LoadLockedReq misses
system.cpu08.dcache.StoreCondReq_misses::cpu08.data            3                       # number of StoreCondReq misses
system.cpu08.dcache.StoreCondReq_misses::total            3                       # number of StoreCondReq misses
system.cpu08.dcache.demand_misses::cpu08.data       270672                       # number of demand (read+write) misses
system.cpu08.dcache.demand_misses::total       270672                       # number of demand (read+write) misses
system.cpu08.dcache.overall_misses::cpu08.data       270676                       # number of overall misses
system.cpu08.dcache.overall_misses::total       270676                       # number of overall misses
system.cpu08.dcache.ReadReq_miss_latency::cpu08.data   8759658559                       # number of ReadReq miss cycles
system.cpu08.dcache.ReadReq_miss_latency::total   8759658559                       # number of ReadReq miss cycles
system.cpu08.dcache.WriteReq_miss_latency::cpu08.data    120923543                       # number of WriteReq miss cycles
system.cpu08.dcache.WriteReq_miss_latency::total    120923543                       # number of WriteReq miss cycles
system.cpu08.dcache.LoadLockedReq_miss_latency::cpu08.data        48496                       # number of LoadLockedReq miss cycles
system.cpu08.dcache.LoadLockedReq_miss_latency::total        48496                       # number of LoadLockedReq miss cycles
system.cpu08.dcache.StoreCondReq_miss_latency::cpu08.data        13500                       # number of StoreCondReq miss cycles
system.cpu08.dcache.StoreCondReq_miss_latency::total        13500                       # number of StoreCondReq miss cycles
system.cpu08.dcache.demand_miss_latency::cpu08.data   8880582102                       # number of demand (read+write) miss cycles
system.cpu08.dcache.demand_miss_latency::total   8880582102                       # number of demand (read+write) miss cycles
system.cpu08.dcache.overall_miss_latency::cpu08.data   8880582102                       # number of overall miss cycles
system.cpu08.dcache.overall_miss_latency::total   8880582102                       # number of overall miss cycles
system.cpu08.dcache.ReadReq_accesses::cpu08.data       600040                       # number of ReadReq accesses(hits+misses)
system.cpu08.dcache.ReadReq_accesses::total       600040                       # number of ReadReq accesses(hits+misses)
system.cpu08.dcache.WriteReq_accesses::cpu08.data        13107                       # number of WriteReq accesses(hits+misses)
system.cpu08.dcache.WriteReq_accesses::total        13107                       # number of WriteReq accesses(hits+misses)
system.cpu08.dcache.SoftPFReq_accesses::cpu08.data            6                       # number of SoftPFReq accesses(hits+misses)
system.cpu08.dcache.SoftPFReq_accesses::total            6                       # number of SoftPFReq accesses(hits+misses)
system.cpu08.dcache.LoadLockedReq_accesses::cpu08.data            9                       # number of LoadLockedReq accesses(hits+misses)
system.cpu08.dcache.LoadLockedReq_accesses::total            9                       # number of LoadLockedReq accesses(hits+misses)
system.cpu08.dcache.StoreCondReq_accesses::cpu08.data            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu08.dcache.StoreCondReq_accesses::total            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu08.dcache.demand_accesses::cpu08.data       613147                       # number of demand (read+write) accesses
system.cpu08.dcache.demand_accesses::total       613147                       # number of demand (read+write) accesses
system.cpu08.dcache.overall_accesses::cpu08.data       613153                       # number of overall (read+write) accesses
system.cpu08.dcache.overall_accesses::total       613153                       # number of overall (read+write) accesses
system.cpu08.dcache.ReadReq_miss_rate::cpu08.data     0.447640                       # miss rate for ReadReq accesses
system.cpu08.dcache.ReadReq_miss_rate::total     0.447640                       # miss rate for ReadReq accesses
system.cpu08.dcache.WriteReq_miss_rate::cpu08.data     0.157931                       # miss rate for WriteReq accesses
system.cpu08.dcache.WriteReq_miss_rate::total     0.157931                       # miss rate for WriteReq accesses
system.cpu08.dcache.SoftPFReq_miss_rate::cpu08.data     0.666667                       # miss rate for SoftPFReq accesses
system.cpu08.dcache.SoftPFReq_miss_rate::total     0.666667                       # miss rate for SoftPFReq accesses
system.cpu08.dcache.LoadLockedReq_miss_rate::cpu08.data            1                       # miss rate for LoadLockedReq accesses
system.cpu08.dcache.LoadLockedReq_miss_rate::total            1                       # miss rate for LoadLockedReq accesses
system.cpu08.dcache.StoreCondReq_miss_rate::cpu08.data            1                       # miss rate for StoreCondReq accesses
system.cpu08.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu08.dcache.demand_miss_rate::cpu08.data     0.441447                       # miss rate for demand accesses
system.cpu08.dcache.demand_miss_rate::total     0.441447                       # miss rate for demand accesses
system.cpu08.dcache.overall_miss_rate::cpu08.data     0.441449                       # miss rate for overall accesses
system.cpu08.dcache.overall_miss_rate::total     0.441449                       # miss rate for overall accesses
system.cpu08.dcache.ReadReq_avg_miss_latency::cpu08.data 32612.037732                       # average ReadReq miss latency
system.cpu08.dcache.ReadReq_avg_miss_latency::total 32612.037732                       # average ReadReq miss latency
system.cpu08.dcache.WriteReq_avg_miss_latency::cpu08.data 58417.170531                       # average WriteReq miss latency
system.cpu08.dcache.WriteReq_avg_miss_latency::total 58417.170531                       # average WriteReq miss latency
system.cpu08.dcache.LoadLockedReq_avg_miss_latency::cpu08.data  5388.444444                       # average LoadLockedReq miss latency
system.cpu08.dcache.LoadLockedReq_avg_miss_latency::total  5388.444444                       # average LoadLockedReq miss latency
system.cpu08.dcache.StoreCondReq_avg_miss_latency::cpu08.data         4500                       # average StoreCondReq miss latency
system.cpu08.dcache.StoreCondReq_avg_miss_latency::total         4500                       # average StoreCondReq miss latency
system.cpu08.dcache.demand_avg_miss_latency::cpu08.data 32809.385906                       # average overall miss latency
system.cpu08.dcache.demand_avg_miss_latency::total 32809.385906                       # average overall miss latency
system.cpu08.dcache.overall_avg_miss_latency::cpu08.data 32808.901055                       # average overall miss latency
system.cpu08.dcache.overall_avg_miss_latency::total 32808.901055                       # average overall miss latency
system.cpu08.dcache.blocked_cycles::no_mshrs      2145055                       # number of cycles access was blocked
system.cpu08.dcache.blocked_cycles::no_targets          357                       # number of cycles access was blocked
system.cpu08.dcache.blocked::no_mshrs          132837                       # number of cycles access was blocked
system.cpu08.dcache.blocked::no_targets             1                       # number of cycles access was blocked
system.cpu08.dcache.avg_blocked_cycles::no_mshrs    16.148024                       # average number of cycles each access was blocked
system.cpu08.dcache.avg_blocked_cycles::no_targets          357                       # average number of cycles each access was blocked
system.cpu08.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu08.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu08.dcache.writebacks::writebacks         6187                       # number of writebacks
system.cpu08.dcache.writebacks::total            6187                       # number of writebacks
system.cpu08.dcache.ReadReq_mshr_hits::cpu08.data       136203                       # number of ReadReq MSHR hits
system.cpu08.dcache.ReadReq_mshr_hits::total       136203                       # number of ReadReq MSHR hits
system.cpu08.dcache.WriteReq_mshr_hits::cpu08.data         1039                       # number of WriteReq MSHR hits
system.cpu08.dcache.WriteReq_mshr_hits::total         1039                       # number of WriteReq MSHR hits
system.cpu08.dcache.demand_mshr_hits::cpu08.data       137242                       # number of demand (read+write) MSHR hits
system.cpu08.dcache.demand_mshr_hits::total       137242                       # number of demand (read+write) MSHR hits
system.cpu08.dcache.overall_mshr_hits::cpu08.data       137242                       # number of overall MSHR hits
system.cpu08.dcache.overall_mshr_hits::total       137242                       # number of overall MSHR hits
system.cpu08.dcache.ReadReq_mshr_misses::cpu08.data       132399                       # number of ReadReq MSHR misses
system.cpu08.dcache.ReadReq_mshr_misses::total       132399                       # number of ReadReq MSHR misses
system.cpu08.dcache.WriteReq_mshr_misses::cpu08.data         1031                       # number of WriteReq MSHR misses
system.cpu08.dcache.WriteReq_mshr_misses::total         1031                       # number of WriteReq MSHR misses
system.cpu08.dcache.SoftPFReq_mshr_misses::cpu08.data            3                       # number of SoftPFReq MSHR misses
system.cpu08.dcache.SoftPFReq_mshr_misses::total            3                       # number of SoftPFReq MSHR misses
system.cpu08.dcache.LoadLockedReq_mshr_misses::cpu08.data            9                       # number of LoadLockedReq MSHR misses
system.cpu08.dcache.LoadLockedReq_mshr_misses::total            9                       # number of LoadLockedReq MSHR misses
system.cpu08.dcache.StoreCondReq_mshr_misses::cpu08.data            3                       # number of StoreCondReq MSHR misses
system.cpu08.dcache.StoreCondReq_mshr_misses::total            3                       # number of StoreCondReq MSHR misses
system.cpu08.dcache.demand_mshr_misses::cpu08.data       133430                       # number of demand (read+write) MSHR misses
system.cpu08.dcache.demand_mshr_misses::total       133430                       # number of demand (read+write) MSHR misses
system.cpu08.dcache.overall_mshr_misses::cpu08.data       133433                       # number of overall MSHR misses
system.cpu08.dcache.overall_mshr_misses::total       133433                       # number of overall MSHR misses
system.cpu08.dcache.ReadReq_mshr_miss_latency::cpu08.data   4700037657                       # number of ReadReq MSHR miss cycles
system.cpu08.dcache.ReadReq_mshr_miss_latency::total   4700037657                       # number of ReadReq MSHR miss cycles
system.cpu08.dcache.WriteReq_mshr_miss_latency::cpu08.data     62182874                       # number of WriteReq MSHR miss cycles
system.cpu08.dcache.WriteReq_mshr_miss_latency::total     62182874                       # number of WriteReq MSHR miss cycles
system.cpu08.dcache.SoftPFReq_mshr_miss_latency::cpu08.data        16500                       # number of SoftPFReq MSHR miss cycles
system.cpu08.dcache.SoftPFReq_mshr_miss_latency::total        16500                       # number of SoftPFReq MSHR miss cycles
system.cpu08.dcache.LoadLockedReq_mshr_miss_latency::cpu08.data        34004                       # number of LoadLockedReq MSHR miss cycles
system.cpu08.dcache.LoadLockedReq_mshr_miss_latency::total        34004                       # number of LoadLockedReq MSHR miss cycles
system.cpu08.dcache.StoreCondReq_mshr_miss_latency::cpu08.data         9000                       # number of StoreCondReq MSHR miss cycles
system.cpu08.dcache.StoreCondReq_mshr_miss_latency::total         9000                       # number of StoreCondReq MSHR miss cycles
system.cpu08.dcache.demand_mshr_miss_latency::cpu08.data   4762220531                       # number of demand (read+write) MSHR miss cycles
system.cpu08.dcache.demand_mshr_miss_latency::total   4762220531                       # number of demand (read+write) MSHR miss cycles
system.cpu08.dcache.overall_mshr_miss_latency::cpu08.data   4762237031                       # number of overall MSHR miss cycles
system.cpu08.dcache.overall_mshr_miss_latency::total   4762237031                       # number of overall MSHR miss cycles
system.cpu08.dcache.ReadReq_mshr_miss_rate::cpu08.data     0.220650                       # mshr miss rate for ReadReq accesses
system.cpu08.dcache.ReadReq_mshr_miss_rate::total     0.220650                       # mshr miss rate for ReadReq accesses
system.cpu08.dcache.WriteReq_mshr_miss_rate::cpu08.data     0.078660                       # mshr miss rate for WriteReq accesses
system.cpu08.dcache.WriteReq_mshr_miss_rate::total     0.078660                       # mshr miss rate for WriteReq accesses
system.cpu08.dcache.SoftPFReq_mshr_miss_rate::cpu08.data     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu08.dcache.SoftPFReq_mshr_miss_rate::total     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu08.dcache.LoadLockedReq_mshr_miss_rate::cpu08.data            1                       # mshr miss rate for LoadLockedReq accesses
system.cpu08.dcache.LoadLockedReq_mshr_miss_rate::total            1                       # mshr miss rate for LoadLockedReq accesses
system.cpu08.dcache.StoreCondReq_mshr_miss_rate::cpu08.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu08.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu08.dcache.demand_mshr_miss_rate::cpu08.data     0.217615                       # mshr miss rate for demand accesses
system.cpu08.dcache.demand_mshr_miss_rate::total     0.217615                       # mshr miss rate for demand accesses
system.cpu08.dcache.overall_mshr_miss_rate::cpu08.data     0.217618                       # mshr miss rate for overall accesses
system.cpu08.dcache.overall_mshr_miss_rate::total     0.217618                       # mshr miss rate for overall accesses
system.cpu08.dcache.ReadReq_avg_mshr_miss_latency::cpu08.data 35499.041964                       # average ReadReq mshr miss latency
system.cpu08.dcache.ReadReq_avg_mshr_miss_latency::total 35499.041964                       # average ReadReq mshr miss latency
system.cpu08.dcache.WriteReq_avg_mshr_miss_latency::cpu08.data 60313.165858                       # average WriteReq mshr miss latency
system.cpu08.dcache.WriteReq_avg_mshr_miss_latency::total 60313.165858                       # average WriteReq mshr miss latency
system.cpu08.dcache.SoftPFReq_avg_mshr_miss_latency::cpu08.data         5500                       # average SoftPFReq mshr miss latency
system.cpu08.dcache.SoftPFReq_avg_mshr_miss_latency::total         5500                       # average SoftPFReq mshr miss latency
system.cpu08.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu08.data  3778.222222                       # average LoadLockedReq mshr miss latency
system.cpu08.dcache.LoadLockedReq_avg_mshr_miss_latency::total  3778.222222                       # average LoadLockedReq mshr miss latency
system.cpu08.dcache.StoreCondReq_avg_mshr_miss_latency::cpu08.data         3000                       # average StoreCondReq mshr miss latency
system.cpu08.dcache.StoreCondReq_avg_mshr_miss_latency::total         3000                       # average StoreCondReq mshr miss latency
system.cpu08.dcache.demand_avg_mshr_miss_latency::cpu08.data 35690.778168                       # average overall mshr miss latency
system.cpu08.dcache.demand_avg_mshr_miss_latency::total 35690.778168                       # average overall mshr miss latency
system.cpu08.dcache.overall_avg_mshr_miss_latency::cpu08.data 35690.099383                       # average overall mshr miss latency
system.cpu08.dcache.overall_avg_mshr_miss_latency::total 35690.099383                       # average overall mshr miss latency
system.cpu08.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu08.icache.tags.replacements               0                       # number of replacements
system.cpu08.icache.tags.tagsinuse          43.295312                       # Cycle average of tags in use
system.cpu08.icache.tags.total_refs            281091                       # Total number of references to valid blocks.
system.cpu08.icache.tags.sampled_refs              53                       # Sample count of references to valid blocks.
system.cpu08.icache.tags.avg_refs         5303.603774                       # Average number of references to valid blocks.
system.cpu08.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu08.icache.tags.occ_blocks::cpu08.inst    43.295312                       # Average occupied blocks per requestor
system.cpu08.icache.tags.occ_percent::cpu08.inst     0.084561                       # Average percentage of cache occupancy
system.cpu08.icache.tags.occ_percent::total     0.084561                       # Average percentage of cache occupancy
system.cpu08.icache.tags.occ_task_id_blocks::1024           53                       # Occupied blocks per task id
system.cpu08.icache.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.cpu08.icache.tags.age_task_id_blocks_1024::3           50                       # Occupied blocks per task id
system.cpu08.icache.tags.occ_task_id_percent::1024     0.103516                       # Percentage of cache occupancy per task id
system.cpu08.icache.tags.tag_accesses          562363                       # Number of tag accesses
system.cpu08.icache.tags.data_accesses         562363                       # Number of data accesses
system.cpu08.icache.ReadReq_hits::cpu08.inst       281091                       # number of ReadReq hits
system.cpu08.icache.ReadReq_hits::total        281091                       # number of ReadReq hits
system.cpu08.icache.demand_hits::cpu08.inst       281091                       # number of demand (read+write) hits
system.cpu08.icache.demand_hits::total         281091                       # number of demand (read+write) hits
system.cpu08.icache.overall_hits::cpu08.inst       281091                       # number of overall hits
system.cpu08.icache.overall_hits::total        281091                       # number of overall hits
system.cpu08.icache.ReadReq_misses::cpu08.inst           64                       # number of ReadReq misses
system.cpu08.icache.ReadReq_misses::total           64                       # number of ReadReq misses
system.cpu08.icache.demand_misses::cpu08.inst           64                       # number of demand (read+write) misses
system.cpu08.icache.demand_misses::total           64                       # number of demand (read+write) misses
system.cpu08.icache.overall_misses::cpu08.inst           64                       # number of overall misses
system.cpu08.icache.overall_misses::total           64                       # number of overall misses
system.cpu08.icache.ReadReq_miss_latency::cpu08.inst      1604206                       # number of ReadReq miss cycles
system.cpu08.icache.ReadReq_miss_latency::total      1604206                       # number of ReadReq miss cycles
system.cpu08.icache.demand_miss_latency::cpu08.inst      1604206                       # number of demand (read+write) miss cycles
system.cpu08.icache.demand_miss_latency::total      1604206                       # number of demand (read+write) miss cycles
system.cpu08.icache.overall_miss_latency::cpu08.inst      1604206                       # number of overall miss cycles
system.cpu08.icache.overall_miss_latency::total      1604206                       # number of overall miss cycles
system.cpu08.icache.ReadReq_accesses::cpu08.inst       281155                       # number of ReadReq accesses(hits+misses)
system.cpu08.icache.ReadReq_accesses::total       281155                       # number of ReadReq accesses(hits+misses)
system.cpu08.icache.demand_accesses::cpu08.inst       281155                       # number of demand (read+write) accesses
system.cpu08.icache.demand_accesses::total       281155                       # number of demand (read+write) accesses
system.cpu08.icache.overall_accesses::cpu08.inst       281155                       # number of overall (read+write) accesses
system.cpu08.icache.overall_accesses::total       281155                       # number of overall (read+write) accesses
system.cpu08.icache.ReadReq_miss_rate::cpu08.inst     0.000228                       # miss rate for ReadReq accesses
system.cpu08.icache.ReadReq_miss_rate::total     0.000228                       # miss rate for ReadReq accesses
system.cpu08.icache.demand_miss_rate::cpu08.inst     0.000228                       # miss rate for demand accesses
system.cpu08.icache.demand_miss_rate::total     0.000228                       # miss rate for demand accesses
system.cpu08.icache.overall_miss_rate::cpu08.inst     0.000228                       # miss rate for overall accesses
system.cpu08.icache.overall_miss_rate::total     0.000228                       # miss rate for overall accesses
system.cpu08.icache.ReadReq_avg_miss_latency::cpu08.inst 25065.718750                       # average ReadReq miss latency
system.cpu08.icache.ReadReq_avg_miss_latency::total 25065.718750                       # average ReadReq miss latency
system.cpu08.icache.demand_avg_miss_latency::cpu08.inst 25065.718750                       # average overall miss latency
system.cpu08.icache.demand_avg_miss_latency::total 25065.718750                       # average overall miss latency
system.cpu08.icache.overall_avg_miss_latency::cpu08.inst 25065.718750                       # average overall miss latency
system.cpu08.icache.overall_avg_miss_latency::total 25065.718750                       # average overall miss latency
system.cpu08.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu08.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu08.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu08.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu08.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu08.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu08.icache.fast_writes                     0                       # number of fast writes performed
system.cpu08.icache.cache_copies                    0                       # number of cache copies performed
system.cpu08.icache.ReadReq_mshr_hits::cpu08.inst           11                       # number of ReadReq MSHR hits
system.cpu08.icache.ReadReq_mshr_hits::total           11                       # number of ReadReq MSHR hits
system.cpu08.icache.demand_mshr_hits::cpu08.inst           11                       # number of demand (read+write) MSHR hits
system.cpu08.icache.demand_mshr_hits::total           11                       # number of demand (read+write) MSHR hits
system.cpu08.icache.overall_mshr_hits::cpu08.inst           11                       # number of overall MSHR hits
system.cpu08.icache.overall_mshr_hits::total           11                       # number of overall MSHR hits
system.cpu08.icache.ReadReq_mshr_misses::cpu08.inst           53                       # number of ReadReq MSHR misses
system.cpu08.icache.ReadReq_mshr_misses::total           53                       # number of ReadReq MSHR misses
system.cpu08.icache.demand_mshr_misses::cpu08.inst           53                       # number of demand (read+write) MSHR misses
system.cpu08.icache.demand_mshr_misses::total           53                       # number of demand (read+write) MSHR misses
system.cpu08.icache.overall_mshr_misses::cpu08.inst           53                       # number of overall MSHR misses
system.cpu08.icache.overall_mshr_misses::total           53                       # number of overall MSHR misses
system.cpu08.icache.ReadReq_mshr_miss_latency::cpu08.inst      1415794                       # number of ReadReq MSHR miss cycles
system.cpu08.icache.ReadReq_mshr_miss_latency::total      1415794                       # number of ReadReq MSHR miss cycles
system.cpu08.icache.demand_mshr_miss_latency::cpu08.inst      1415794                       # number of demand (read+write) MSHR miss cycles
system.cpu08.icache.demand_mshr_miss_latency::total      1415794                       # number of demand (read+write) MSHR miss cycles
system.cpu08.icache.overall_mshr_miss_latency::cpu08.inst      1415794                       # number of overall MSHR miss cycles
system.cpu08.icache.overall_mshr_miss_latency::total      1415794                       # number of overall MSHR miss cycles
system.cpu08.icache.ReadReq_mshr_miss_rate::cpu08.inst     0.000189                       # mshr miss rate for ReadReq accesses
system.cpu08.icache.ReadReq_mshr_miss_rate::total     0.000189                       # mshr miss rate for ReadReq accesses
system.cpu08.icache.demand_mshr_miss_rate::cpu08.inst     0.000189                       # mshr miss rate for demand accesses
system.cpu08.icache.demand_mshr_miss_rate::total     0.000189                       # mshr miss rate for demand accesses
system.cpu08.icache.overall_mshr_miss_rate::cpu08.inst     0.000189                       # mshr miss rate for overall accesses
system.cpu08.icache.overall_mshr_miss_rate::total     0.000189                       # mshr miss rate for overall accesses
system.cpu08.icache.ReadReq_avg_mshr_miss_latency::cpu08.inst 26713.094340                       # average ReadReq mshr miss latency
system.cpu08.icache.ReadReq_avg_mshr_miss_latency::total 26713.094340                       # average ReadReq mshr miss latency
system.cpu08.icache.demand_avg_mshr_miss_latency::cpu08.inst 26713.094340                       # average overall mshr miss latency
system.cpu08.icache.demand_avg_mshr_miss_latency::total 26713.094340                       # average overall mshr miss latency
system.cpu08.icache.overall_avg_mshr_miss_latency::cpu08.inst 26713.094340                       # average overall mshr miss latency
system.cpu08.icache.overall_avg_mshr_miss_latency::total 26713.094340                       # average overall mshr miss latency
system.cpu08.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu09.branchPred.lookups                271959                       # Number of BP lookups
system.cpu09.branchPred.condPredicted          266777                       # Number of conditional branches predicted
system.cpu09.branchPred.condIncorrect            1678                       # Number of conditional branches incorrect
system.cpu09.branchPred.BTBLookups             266059                       # Number of BTB lookups
system.cpu09.branchPred.BTBHits                205340                       # Number of BTB hits
system.cpu09.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu09.branchPred.BTBHitPct           77.178370                       # BTB Hit Percentage
system.cpu09.branchPred.usedRAS                  2788                       # Number of times the RAS was used to get a target.
system.cpu09.branchPred.RASInCorrect                1                       # Number of incorrect RAS predictions.
system.cpu09.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu09.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu09.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu09.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu09.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu09.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu09.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu09.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu09.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu09.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu09.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu09.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu09.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu09.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu09.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu09.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu09.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu09.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu09.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu09.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu09.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu09.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu09.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu09.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu09.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu09.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu09.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu09.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu09.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu09.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu09.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu09.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu09.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu09.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu09.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu09.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu09.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu09.dtb.inst_hits                          0                       # ITB inst hits
system.cpu09.dtb.inst_misses                        0                       # ITB inst misses
system.cpu09.dtb.read_hits                          0                       # DTB read hits
system.cpu09.dtb.read_misses                        0                       # DTB read misses
system.cpu09.dtb.write_hits                         0                       # DTB write hits
system.cpu09.dtb.write_misses                       0                       # DTB write misses
system.cpu09.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu09.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu09.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu09.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu09.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu09.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu09.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu09.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu09.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu09.dtb.read_accesses                      0                       # DTB read accesses
system.cpu09.dtb.write_accesses                     0                       # DTB write accesses
system.cpu09.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu09.dtb.hits                               0                       # DTB hits
system.cpu09.dtb.misses                             0                       # DTB misses
system.cpu09.dtb.accesses                           0                       # DTB accesses
system.cpu09.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu09.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu09.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu09.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu09.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu09.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu09.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu09.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu09.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu09.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu09.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu09.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu09.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu09.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu09.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu09.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu09.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu09.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu09.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu09.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu09.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu09.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu09.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu09.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu09.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu09.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu09.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu09.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu09.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu09.itb.walker.walks                       0                       # Table walker walks requested
system.cpu09.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu09.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu09.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu09.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu09.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu09.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu09.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu09.itb.inst_hits                          0                       # ITB inst hits
system.cpu09.itb.inst_misses                        0                       # ITB inst misses
system.cpu09.itb.read_hits                          0                       # DTB read hits
system.cpu09.itb.read_misses                        0                       # DTB read misses
system.cpu09.itb.write_hits                         0                       # DTB write hits
system.cpu09.itb.write_misses                       0                       # DTB write misses
system.cpu09.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu09.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu09.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu09.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu09.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu09.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu09.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu09.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu09.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu09.itb.read_accesses                      0                       # DTB read accesses
system.cpu09.itb.write_accesses                     0                       # DTB write accesses
system.cpu09.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu09.itb.hits                               0                       # DTB hits
system.cpu09.itb.misses                             0                       # DTB misses
system.cpu09.itb.accesses                           0                       # DTB accesses
system.cpu09.numCycles                        2583444                       # number of cpu cycles simulated
system.cpu09.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu09.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu09.fetch.icacheStallCycles           283408                       # Number of cycles fetch is stalled on an Icache miss
system.cpu09.fetch.Insts                      2586743                       # Number of instructions fetch has processed
system.cpu09.fetch.Branches                    271959                       # Number of branches that fetch encountered
system.cpu09.fetch.predictedBranches           208128                       # Number of branches that fetch has predicted taken
system.cpu09.fetch.Cycles                     2296707                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu09.fetch.SquashCycles                  4471                       # Number of cycles fetch has spent squashing
system.cpu09.fetch.MiscStallCycles                  1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu09.fetch.NoActiveThreadStallCycles            1                       # Number of stall cycles due to no active thread to fetch from
system.cpu09.fetch.PendingTrapStallCycles            6                       # Number of stall cycles due to pending traps
system.cpu09.fetch.CacheLines                  281065                       # Number of cache lines fetched
system.cpu09.fetch.IcacheSquashes                  68                       # Number of outstanding Icache misses that were squashed
system.cpu09.fetch.rateDist::samples          2582358                       # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::mean            1.011117                       # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::stdev           2.337537                       # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::0                2087544     80.84%     80.84% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::1                  60961      2.36%     83.20% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::2                  38466      1.49%     84.69% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::3                  36891      1.43%     86.12% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::4                  37961      1.47%     87.59% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::5                  48206      1.87%     89.45% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::6                  48478      1.88%     91.33% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::7                 112050      4.34%     95.67% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::8                 111801      4.33%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::total            2582358                       # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.branchRate                0.105270                       # Number of branch fetches per cycle
system.cpu09.fetch.rate                      1.001277                       # Number of inst fetches per cycle
system.cpu09.decode.IdleCycles                  98615                       # Number of cycles decode is idle
system.cpu09.decode.BlockedCycles             2159572                       # Number of cycles decode is blocked
system.cpu09.decode.RunCycles                   68520                       # Number of cycles decode is running
system.cpu09.decode.UnblockCycles              253443                       # Number of cycles decode is unblocking
system.cpu09.decode.SquashCycles                 2207                       # Number of cycles decode is squashing
system.cpu09.decode.BranchResolved               2316                       # Number of times decode resolved a branch
system.cpu09.decode.BranchMispred                  28                       # Number of times decode detected a branch misprediction
system.cpu09.decode.DecodedInsts              2530744                       # Number of instructions handled by decode
system.cpu09.decode.SquashedInsts                 109                       # Number of squashed instructions handled by decode
system.cpu09.rename.SquashCycles                 2207                       # Number of cycles rename is squashing
system.cpu09.rename.IdleCycles                 153025                       # Number of cycles rename is idle
system.cpu09.rename.BlockCycles               1111369                       # Number of cycles rename is blocking
system.cpu09.rename.serializeStallCycles        21271                       # count of cycles rename stalled for serializing inst
system.cpu09.rename.RunCycles                  228019                       # Number of cycles rename is running
system.cpu09.rename.UnblockCycles             1066466                       # Number of cycles rename is unblocking
system.cpu09.rename.RenamedInsts              2514690                       # Number of instructions processed by rename
system.cpu09.rename.ROBFullEvents                   2                       # Number of times rename has blocked due to ROB full
system.cpu09.rename.IQFullEvents              1014464                       # Number of times rename has blocked due to IQ full
system.cpu09.rename.LQFullEvents                14565                       # Number of times rename has blocked due to LQ full
system.cpu09.rename.RenamedOperands           3590048                       # Number of destination operands rename has renamed
system.cpu09.rename.RenameLookups            12362519                       # Number of register rename lookups that rename has made
system.cpu09.rename.int_rename_lookups        4017553                       # Number of integer rename lookups
system.cpu09.rename.CommittedMaps             3503558                       # Number of HB maps that are committed
system.cpu09.rename.UndoneMaps                  86490                       # Number of HB maps that are undone due to squashing
system.cpu09.rename.serializingInsts              580                       # count of serializing insts renamed
system.cpu09.rename.tempSerializingInsts          581                       # count of temporary serializing insts renamed
system.cpu09.rename.skidInsts                 1554219                       # count of insts added to the skid buffer
system.cpu09.memDep0.insertedLoads             600190                       # Number of loads inserted to the mem dependence unit.
system.cpu09.memDep0.insertedStores             13453                       # Number of stores inserted to the mem dependence unit.
system.cpu09.memDep0.conflictingLoads            7103                       # Number of conflicting loads.
system.cpu09.memDep0.conflictingStores           6633                       # Number of conflicting stores.
system.cpu09.iq.iqInstsAdded                  2503205                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu09.iq.iqNonSpecInstsAdded              1132                       # Number of non-speculative instructions added to the IQ
system.cpu09.iq.iqInstsIssued                 4303816                       # Number of instructions issued
system.cpu09.iq.iqSquashedInstsIssued             587                       # Number of squashed instructions issued
system.cpu09.iq.iqSquashedInstsExamined         38094                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu09.iq.iqSquashedOperandsExamined       102653                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu09.iq.iqSquashedNonSpecRemoved           14                       # Number of squashed non-spec instructions that were removed
system.cpu09.iq.issued_per_cycle::samples      2582358                       # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::mean       1.666623                       # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::stdev      1.893304                       # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::0            971245     37.61%     37.61% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::1            657374     25.46%     63.07% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::2            191464      7.41%     70.48% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::3            233901      9.06%     79.54% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::4            223059      8.64%     88.18% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::5            221108      8.56%     96.74% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::6             29820      1.15%     97.89% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::7             49981      1.94%     99.83% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::8              4406      0.17%    100.00% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::total       2582358                       # Number of insts issued each cycle
system.cpu09.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu09.iq.fu_full::IntAlu                 37716      8.83%      8.83% # attempts to use FU when none available
system.cpu09.iq.fu_full::IntMult                   25      0.01%      8.84% # attempts to use FU when none available
system.cpu09.iq.fu_full::IntDiv                     0      0.00%      8.84% # attempts to use FU when none available
system.cpu09.iq.fu_full::FloatAdd                   0      0.00%      8.84% # attempts to use FU when none available
system.cpu09.iq.fu_full::FloatCmp                   0      0.00%      8.84% # attempts to use FU when none available
system.cpu09.iq.fu_full::FloatCvt                   0      0.00%      8.84% # attempts to use FU when none available
system.cpu09.iq.fu_full::FloatMult                  0      0.00%      8.84% # attempts to use FU when none available
system.cpu09.iq.fu_full::FloatDiv                   0      0.00%      8.84% # attempts to use FU when none available
system.cpu09.iq.fu_full::FloatSqrt                  0      0.00%      8.84% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdAdd                    0      0.00%      8.84% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdAddAcc                 0      0.00%      8.84% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdAlu                    0      0.00%      8.84% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdCmp                    0      0.00%      8.84% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdCvt                    0      0.00%      8.84% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdMisc                   0      0.00%      8.84% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdMult                   0      0.00%      8.84% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdMultAcc                0      0.00%      8.84% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdShift                  0      0.00%      8.84% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdShiftAcc               0      0.00%      8.84% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdSqrt                   0      0.00%      8.84% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatAdd               0      0.00%      8.84% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatAlu               0      0.00%      8.84% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatCmp               0      0.00%      8.84% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatCvt               0      0.00%      8.84% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatDiv               0      0.00%      8.84% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatMisc              0      0.00%      8.84% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatMult              0      0.00%      8.84% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatMultAcc            0      0.00%      8.84% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatSqrt              0      0.00%      8.84% # attempts to use FU when none available
system.cpu09.iq.fu_full::MemRead               388833     91.03%     99.87% # attempts to use FU when none available
system.cpu09.iq.fu_full::MemWrite                 567      0.13%    100.00% # attempts to use FU when none available
system.cpu09.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu09.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu09.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu09.iq.FU_type_0::IntAlu             1478801     34.36%     34.36% # Type of FU issued
system.cpu09.iq.FU_type_0::IntMult             393220      9.14%     43.50% # Type of FU issued
system.cpu09.iq.FU_type_0::IntDiv                   0      0.00%     43.50% # Type of FU issued
system.cpu09.iq.FU_type_0::FloatAdd                 0      0.00%     43.50% # Type of FU issued
system.cpu09.iq.FU_type_0::FloatCmp                 0      0.00%     43.50% # Type of FU issued
system.cpu09.iq.FU_type_0::FloatCvt                 0      0.00%     43.50% # Type of FU issued
system.cpu09.iq.FU_type_0::FloatMult                0      0.00%     43.50% # Type of FU issued
system.cpu09.iq.FU_type_0::FloatDiv                 0      0.00%     43.50% # Type of FU issued
system.cpu09.iq.FU_type_0::FloatSqrt                0      0.00%     43.50% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdAdd                  0      0.00%     43.50% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdAddAcc               0      0.00%     43.50% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdAlu                  0      0.00%     43.50% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdCmp                  0      0.00%     43.50% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdCvt                  0      0.00%     43.50% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdMisc                 0      0.00%     43.50% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdMult                 0      0.00%     43.50% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdMultAcc              0      0.00%     43.50% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdShift                0      0.00%     43.50% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdShiftAcc             0      0.00%     43.50% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdSqrt                 0      0.00%     43.50% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatAdd             0      0.00%     43.50% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatAlu             0      0.00%     43.50% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatCmp             0      0.00%     43.50% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatCvt             0      0.00%     43.50% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatDiv             0      0.00%     43.50% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatMisc            0      0.00%     43.50% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatMult            0      0.00%     43.50% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     43.50% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatSqrt            0      0.00%     43.50% # Type of FU issued
system.cpu09.iq.FU_type_0::MemRead            2418558     56.20%     99.69% # Type of FU issued
system.cpu09.iq.FU_type_0::MemWrite             13237      0.31%    100.00% # Type of FU issued
system.cpu09.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu09.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu09.iq.FU_type_0::total              4303816                       # Type of FU issued
system.cpu09.iq.rate                         1.665922                       # Inst issue rate
system.cpu09.iq.fu_busy_cnt                    427141                       # FU busy when requested
system.cpu09.iq.fu_busy_rate                 0.099247                       # FU busy rate (busy events/executed inst)
system.cpu09.iq.int_inst_queue_reads         11617718                       # Number of integer instruction queue reads
system.cpu09.iq.int_inst_queue_writes         2542446                       # Number of integer instruction queue writes
system.cpu09.iq.int_inst_queue_wakeup_accesses      2482726                       # Number of integer instruction queue wakeup accesses
system.cpu09.iq.fp_inst_queue_reads                 0                       # Number of floating instruction queue reads
system.cpu09.iq.fp_inst_queue_writes                0                       # Number of floating instruction queue writes
system.cpu09.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu09.iq.int_alu_accesses              4730957                       # Number of integer alu accesses
system.cpu09.iq.fp_alu_accesses                     0                       # Number of floating point alu accesses
system.cpu09.iew.lsq.thread0.forwLoads             11                       # Number of loads that had data forwarded from stores
system.cpu09.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu09.iew.lsq.thread0.squashedLoads         4930                       # Number of loads squashed
system.cpu09.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu09.iew.lsq.thread0.memOrderViolation           15                       # Number of memory ordering violations
system.cpu09.iew.lsq.thread0.squashedStores          406                       # Number of stores squashed
system.cpu09.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu09.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu09.iew.lsq.thread0.rescheduledLoads          561                       # Number of loads that were rescheduled
system.cpu09.iew.lsq.thread0.cacheBlocked      1819877                       # Number of times an access to memory failed due to the cache being blocked
system.cpu09.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu09.iew.iewSquashCycles                 2207                       # Number of cycles IEW is squashing
system.cpu09.iew.iewBlockCycles                289773                       # Number of cycles IEW is blocking
system.cpu09.iew.iewUnblockCycles               26344                       # Number of cycles IEW is unblocking
system.cpu09.iew.iewDispatchedInsts           2504340                       # Number of instructions dispatched to IQ
system.cpu09.iew.iewDispSquashedInsts             137                       # Number of squashed instructions skipped by dispatch
system.cpu09.iew.iewDispLoadInsts              600190                       # Number of dispatched load instructions
system.cpu09.iew.iewDispStoreInsts              13453                       # Number of dispatched store instructions
system.cpu09.iew.iewDispNonSpecInsts              567                       # Number of dispatched non-speculative instructions
system.cpu09.iew.iewIQFullEvents                 6168                       # Number of times the IQ has become full, causing a stall
system.cpu09.iew.iewLSQFullEvents                 721                       # Number of times the LSQ has become full, causing a stall
system.cpu09.iew.memOrderViolationEvents           15                       # Number of memory order violations
system.cpu09.iew.predictedTakenIncorrect         1589                       # Number of branches that were predicted taken incorrectly
system.cpu09.iew.predictedNotTakenIncorrect           65                       # Number of branches that were predicted not taken incorrectly
system.cpu09.iew.branchMispredicts               1654                       # Number of branch mispredicts detected at execute
system.cpu09.iew.iewExecutedInsts             4303060                       # Number of executed instructions
system.cpu09.iew.iewExecLoadInsts             2417950                       # Number of load instructions executed
system.cpu09.iew.iewExecSquashedInsts             756                       # Number of squashed instructions skipped in execute
system.cpu09.iew.exec_swp                           0                       # number of swp insts executed
system.cpu09.iew.exec_nop                           3                       # number of nop insts executed
system.cpu09.iew.exec_refs                    2431142                       # number of memory reference insts executed
system.cpu09.iew.exec_branches                 251095                       # Number of branches executed
system.cpu09.iew.exec_stores                    13192                       # Number of stores executed
system.cpu09.iew.exec_rate                   1.665629                       # Inst execution rate
system.cpu09.iew.wb_sent                      2483838                       # cumulative count of insts sent to commit
system.cpu09.iew.wb_count                     2482726                       # cumulative count of insts written-back
system.cpu09.iew.wb_producers                 1719305                       # num instructions producing a value
system.cpu09.iew.wb_consumers                 2633105                       # num instructions consuming a value
system.cpu09.iew.wb_penalized                       0                       # number of instrctions required to write to 'other' IQ
system.cpu09.iew.wb_rate                     0.961014                       # insts written-back per cycle
system.cpu09.iew.wb_fanout                   0.652957                       # average fanout of values written-back
system.cpu09.iew.wb_penalized_rate                  0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu09.commit.commitSquashedInsts         38100                       # The number of squashed insts skipped by commit
system.cpu09.commit.commitNonSpecStalls          1118                       # The number of times commit has been forced to stall to communicate backwards
system.cpu09.commit.branchMispredicts            1650                       # The number of times a branch was mispredicted
system.cpu09.commit.committed_per_cycle::samples      2576072                       # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::mean     0.957366                       # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::stdev     1.726003                       # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::0      1601894     62.18%     62.18% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::1       397078     15.41%     77.60% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::2       253015      9.82%     87.42% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::3       126488      4.91%     92.33% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::4         5663      0.22%     92.55% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::5       121016      4.70%     97.25% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::6         2109      0.08%     97.33% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::7         7187      0.28%     97.61% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::8        61622      2.39%    100.00% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::total      2576072                       # Number of insts commited each cycle
system.cpu09.commit.committedInsts            2449255                       # Number of instructions committed
system.cpu09.commit.committedOps              2466243                       # Number of ops (including micro ops) committed
system.cpu09.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu09.commit.refs                       608307                       # Number of memory references committed
system.cpu09.commit.loads                      595260                       # Number of loads committed
system.cpu09.commit.membars                       556                       # Number of memory barriers committed
system.cpu09.commit.branches                   248132                       # Number of branches committed
system.cpu09.commit.fp_insts                        0                       # Number of committed floating point instructions.
system.cpu09.commit.int_insts                 2220866                       # Number of committed integer instructions.
system.cpu09.commit.function_calls               1656                       # Number of function calls committed.
system.cpu09.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu09.commit.op_class_0::IntAlu        1464717     59.39%     59.39% # Class of committed instruction
system.cpu09.commit.op_class_0::IntMult        393219     15.94%     75.33% # Class of committed instruction
system.cpu09.commit.op_class_0::IntDiv              0      0.00%     75.33% # Class of committed instruction
system.cpu09.commit.op_class_0::FloatAdd            0      0.00%     75.33% # Class of committed instruction
system.cpu09.commit.op_class_0::FloatCmp            0      0.00%     75.33% # Class of committed instruction
system.cpu09.commit.op_class_0::FloatCvt            0      0.00%     75.33% # Class of committed instruction
system.cpu09.commit.op_class_0::FloatMult            0      0.00%     75.33% # Class of committed instruction
system.cpu09.commit.op_class_0::FloatDiv            0      0.00%     75.33% # Class of committed instruction
system.cpu09.commit.op_class_0::FloatSqrt            0      0.00%     75.33% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdAdd             0      0.00%     75.33% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdAddAcc            0      0.00%     75.33% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdAlu             0      0.00%     75.33% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdCmp             0      0.00%     75.33% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdCvt             0      0.00%     75.33% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdMisc            0      0.00%     75.33% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdMult            0      0.00%     75.33% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdMultAcc            0      0.00%     75.33% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdShift            0      0.00%     75.33% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdShiftAcc            0      0.00%     75.33% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdSqrt            0      0.00%     75.33% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatAdd            0      0.00%     75.33% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatAlu            0      0.00%     75.33% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatCmp            0      0.00%     75.33% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatCvt            0      0.00%     75.33% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatDiv            0      0.00%     75.33% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatMisc            0      0.00%     75.33% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatMult            0      0.00%     75.33% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatMultAcc            0      0.00%     75.33% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatSqrt            0      0.00%     75.33% # Class of committed instruction
system.cpu09.commit.op_class_0::MemRead        595260     24.14%     99.47% # Class of committed instruction
system.cpu09.commit.op_class_0::MemWrite        13047      0.53%    100.00% # Class of committed instruction
system.cpu09.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu09.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu09.commit.op_class_0::total         2466243                       # Class of committed instruction
system.cpu09.commit.bw_lim_events               61622                       # number cycles where commit BW limit reached
system.cpu09.rob.rob_reads                    5011682                       # The number of ROB reads
system.cpu09.rob.rob_writes                   5014973                       # The number of ROB writes
system.cpu09.timesIdled                            20                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu09.idleCycles                          1086                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu09.quiesceCycles                     406309                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu09.committedInsts                   2449255                       # Number of Instructions Simulated
system.cpu09.committedOps                     2466243                       # Number of Ops (including micro ops) Simulated
system.cpu09.cpi                             1.054788                       # CPI: Cycles Per Instruction
system.cpu09.cpi_total                       1.054788                       # CPI: Total CPI of All Threads
system.cpu09.ipc                             0.948058                       # IPC: Instructions Per Cycle
system.cpu09.ipc_total                       0.948058                       # IPC: Total IPC of All Threads
system.cpu09.int_regfile_reads                6179929                       # number of integer regfile reads
system.cpu09.int_regfile_writes               2051742                       # number of integer regfile writes
system.cpu09.fp_regfile_writes                    160                       # number of floating regfile writes
system.cpu09.cc_regfile_reads                14705397                       # number of cc regfile reads
system.cpu09.cc_regfile_writes                1483390                       # number of cc regfile writes
system.cpu09.misc_regfile_reads                635771                       # number of misc regfile reads
system.cpu09.misc_regfile_writes                   64                       # number of misc regfile writes
system.cpu09.dcache.tags.replacements          132402                       # number of replacements
system.cpu09.dcache.tags.tagsinuse         836.974754                       # Cycle average of tags in use
system.cpu09.dcache.tags.total_refs            341752                       # Total number of references to valid blocks.
system.cpu09.dcache.tags.sampled_refs          133424                       # Sample count of references to valid blocks.
system.cpu09.dcache.tags.avg_refs            2.561398                       # Average number of references to valid blocks.
system.cpu09.dcache.tags.warmup_cycle       349284500                       # Cycle when the warmup percentage was hit.
system.cpu09.dcache.tags.occ_blocks::cpu09.data   836.974754                       # Average occupied blocks per requestor
system.cpu09.dcache.tags.occ_percent::cpu09.data     0.817358                       # Average percentage of cache occupancy
system.cpu09.dcache.tags.occ_percent::total     0.817358                       # Average percentage of cache occupancy
system.cpu09.dcache.tags.occ_task_id_blocks::1024         1022                       # Occupied blocks per task id
system.cpu09.dcache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu09.dcache.tags.age_task_id_blocks_1024::1          384                       # Occupied blocks per task id
system.cpu09.dcache.tags.age_task_id_blocks_1024::2          635                       # Occupied blocks per task id
system.cpu09.dcache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu09.dcache.tags.tag_accesses         1358167                       # Number of tag accesses
system.cpu09.dcache.tags.data_accesses        1358167                       # Number of data accesses
system.cpu09.dcache.ReadReq_hits::cpu09.data       330785                       # number of ReadReq hits
system.cpu09.dcache.ReadReq_hits::total        330785                       # number of ReadReq hits
system.cpu09.dcache.WriteReq_hits::cpu09.data        10960                       # number of WriteReq hits
system.cpu09.dcache.WriteReq_hits::total        10960                       # number of WriteReq hits
system.cpu09.dcache.SoftPFReq_hits::cpu09.data            2                       # number of SoftPFReq hits
system.cpu09.dcache.SoftPFReq_hits::total            2                       # number of SoftPFReq hits
system.cpu09.dcache.demand_hits::cpu09.data       341745                       # number of demand (read+write) hits
system.cpu09.dcache.demand_hits::total         341745                       # number of demand (read+write) hits
system.cpu09.dcache.overall_hits::cpu09.data       341747                       # number of overall hits
system.cpu09.dcache.overall_hits::total        341747                       # number of overall hits
system.cpu09.dcache.ReadReq_misses::cpu09.data       268521                       # number of ReadReq misses
system.cpu09.dcache.ReadReq_misses::total       268521                       # number of ReadReq misses
system.cpu09.dcache.WriteReq_misses::cpu09.data         2070                       # number of WriteReq misses
system.cpu09.dcache.WriteReq_misses::total         2070                       # number of WriteReq misses
system.cpu09.dcache.SoftPFReq_misses::cpu09.data            4                       # number of SoftPFReq misses
system.cpu09.dcache.SoftPFReq_misses::total            4                       # number of SoftPFReq misses
system.cpu09.dcache.LoadLockedReq_misses::cpu09.data           15                       # number of LoadLockedReq misses
system.cpu09.dcache.LoadLockedReq_misses::total           15                       # number of LoadLockedReq misses
system.cpu09.dcache.StoreCondReq_misses::cpu09.data            4                       # number of StoreCondReq misses
system.cpu09.dcache.StoreCondReq_misses::total            4                       # number of StoreCondReq misses
system.cpu09.dcache.demand_misses::cpu09.data       270591                       # number of demand (read+write) misses
system.cpu09.dcache.demand_misses::total       270591                       # number of demand (read+write) misses
system.cpu09.dcache.overall_misses::cpu09.data       270595                       # number of overall misses
system.cpu09.dcache.overall_misses::total       270595                       # number of overall misses
system.cpu09.dcache.ReadReq_miss_latency::cpu09.data   8757755561                       # number of ReadReq miss cycles
system.cpu09.dcache.ReadReq_miss_latency::total   8757755561                       # number of ReadReq miss cycles
system.cpu09.dcache.WriteReq_miss_latency::cpu09.data    118706057                       # number of WriteReq miss cycles
system.cpu09.dcache.WriteReq_miss_latency::total    118706057                       # number of WriteReq miss cycles
system.cpu09.dcache.LoadLockedReq_miss_latency::cpu09.data        71995                       # number of LoadLockedReq miss cycles
system.cpu09.dcache.LoadLockedReq_miss_latency::total        71995                       # number of LoadLockedReq miss cycles
system.cpu09.dcache.StoreCondReq_miss_latency::cpu09.data        14500                       # number of StoreCondReq miss cycles
system.cpu09.dcache.StoreCondReq_miss_latency::total        14500                       # number of StoreCondReq miss cycles
system.cpu09.dcache.StoreCondFailReq_miss_latency::cpu09.data         5000                       # number of StoreCondFailReq miss cycles
system.cpu09.dcache.StoreCondFailReq_miss_latency::total         5000                       # number of StoreCondFailReq miss cycles
system.cpu09.dcache.demand_miss_latency::cpu09.data   8876461618                       # number of demand (read+write) miss cycles
system.cpu09.dcache.demand_miss_latency::total   8876461618                       # number of demand (read+write) miss cycles
system.cpu09.dcache.overall_miss_latency::cpu09.data   8876461618                       # number of overall miss cycles
system.cpu09.dcache.overall_miss_latency::total   8876461618                       # number of overall miss cycles
system.cpu09.dcache.ReadReq_accesses::cpu09.data       599306                       # number of ReadReq accesses(hits+misses)
system.cpu09.dcache.ReadReq_accesses::total       599306                       # number of ReadReq accesses(hits+misses)
system.cpu09.dcache.WriteReq_accesses::cpu09.data        13030                       # number of WriteReq accesses(hits+misses)
system.cpu09.dcache.WriteReq_accesses::total        13030                       # number of WriteReq accesses(hits+misses)
system.cpu09.dcache.SoftPFReq_accesses::cpu09.data            6                       # number of SoftPFReq accesses(hits+misses)
system.cpu09.dcache.SoftPFReq_accesses::total            6                       # number of SoftPFReq accesses(hits+misses)
system.cpu09.dcache.LoadLockedReq_accesses::cpu09.data           15                       # number of LoadLockedReq accesses(hits+misses)
system.cpu09.dcache.LoadLockedReq_accesses::total           15                       # number of LoadLockedReq accesses(hits+misses)
system.cpu09.dcache.StoreCondReq_accesses::cpu09.data            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu09.dcache.StoreCondReq_accesses::total            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu09.dcache.demand_accesses::cpu09.data       612336                       # number of demand (read+write) accesses
system.cpu09.dcache.demand_accesses::total       612336                       # number of demand (read+write) accesses
system.cpu09.dcache.overall_accesses::cpu09.data       612342                       # number of overall (read+write) accesses
system.cpu09.dcache.overall_accesses::total       612342                       # number of overall (read+write) accesses
system.cpu09.dcache.ReadReq_miss_rate::cpu09.data     0.448053                       # miss rate for ReadReq accesses
system.cpu09.dcache.ReadReq_miss_rate::total     0.448053                       # miss rate for ReadReq accesses
system.cpu09.dcache.WriteReq_miss_rate::cpu09.data     0.158864                       # miss rate for WriteReq accesses
system.cpu09.dcache.WriteReq_miss_rate::total     0.158864                       # miss rate for WriteReq accesses
system.cpu09.dcache.SoftPFReq_miss_rate::cpu09.data     0.666667                       # miss rate for SoftPFReq accesses
system.cpu09.dcache.SoftPFReq_miss_rate::total     0.666667                       # miss rate for SoftPFReq accesses
system.cpu09.dcache.LoadLockedReq_miss_rate::cpu09.data            1                       # miss rate for LoadLockedReq accesses
system.cpu09.dcache.LoadLockedReq_miss_rate::total            1                       # miss rate for LoadLockedReq accesses
system.cpu09.dcache.StoreCondReq_miss_rate::cpu09.data            1                       # miss rate for StoreCondReq accesses
system.cpu09.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu09.dcache.demand_miss_rate::cpu09.data     0.441900                       # miss rate for demand accesses
system.cpu09.dcache.demand_miss_rate::total     0.441900                       # miss rate for demand accesses
system.cpu09.dcache.overall_miss_rate::cpu09.data     0.441902                       # miss rate for overall accesses
system.cpu09.dcache.overall_miss_rate::total     0.441902                       # miss rate for overall accesses
system.cpu09.dcache.ReadReq_avg_miss_latency::cpu09.data 32614.788270                       # average ReadReq miss latency
system.cpu09.dcache.ReadReq_avg_miss_latency::total 32614.788270                       # average ReadReq miss latency
system.cpu09.dcache.WriteReq_avg_miss_latency::cpu09.data 57345.921256                       # average WriteReq miss latency
system.cpu09.dcache.WriteReq_avg_miss_latency::total 57345.921256                       # average WriteReq miss latency
system.cpu09.dcache.LoadLockedReq_avg_miss_latency::cpu09.data  4799.666667                       # average LoadLockedReq miss latency
system.cpu09.dcache.LoadLockedReq_avg_miss_latency::total  4799.666667                       # average LoadLockedReq miss latency
system.cpu09.dcache.StoreCondReq_avg_miss_latency::cpu09.data         3625                       # average StoreCondReq miss latency
system.cpu09.dcache.StoreCondReq_avg_miss_latency::total         3625                       # average StoreCondReq miss latency
system.cpu09.dcache.StoreCondFailReq_avg_miss_latency::cpu09.data          inf                       # average StoreCondFailReq miss latency
system.cpu09.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu09.dcache.demand_avg_miss_latency::cpu09.data 32803.979504                       # average overall miss latency
system.cpu09.dcache.demand_avg_miss_latency::total 32803.979504                       # average overall miss latency
system.cpu09.dcache.overall_avg_miss_latency::cpu09.data 32803.494588                       # average overall miss latency
system.cpu09.dcache.overall_avg_miss_latency::total 32803.494588                       # average overall miss latency
system.cpu09.dcache.blocked_cycles::no_mshrs      2144803                       # number of cycles access was blocked
system.cpu09.dcache.blocked_cycles::no_targets          102                       # number of cycles access was blocked
system.cpu09.dcache.blocked::no_mshrs          132791                       # number of cycles access was blocked
system.cpu09.dcache.blocked::no_targets             2                       # number of cycles access was blocked
system.cpu09.dcache.avg_blocked_cycles::no_mshrs    16.151720                       # average number of cycles each access was blocked
system.cpu09.dcache.avg_blocked_cycles::no_targets           51                       # average number of cycles each access was blocked
system.cpu09.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu09.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu09.dcache.writebacks::writebacks         6247                       # number of writebacks
system.cpu09.dcache.writebacks::total            6247                       # number of writebacks
system.cpu09.dcache.ReadReq_mshr_hits::cpu09.data       136125                       # number of ReadReq MSHR hits
system.cpu09.dcache.ReadReq_mshr_hits::total       136125                       # number of ReadReq MSHR hits
system.cpu09.dcache.WriteReq_mshr_hits::cpu09.data         1039                       # number of WriteReq MSHR hits
system.cpu09.dcache.WriteReq_mshr_hits::total         1039                       # number of WriteReq MSHR hits
system.cpu09.dcache.demand_mshr_hits::cpu09.data       137164                       # number of demand (read+write) MSHR hits
system.cpu09.dcache.demand_mshr_hits::total       137164                       # number of demand (read+write) MSHR hits
system.cpu09.dcache.overall_mshr_hits::cpu09.data       137164                       # number of overall MSHR hits
system.cpu09.dcache.overall_mshr_hits::total       137164                       # number of overall MSHR hits
system.cpu09.dcache.ReadReq_mshr_misses::cpu09.data       132396                       # number of ReadReq MSHR misses
system.cpu09.dcache.ReadReq_mshr_misses::total       132396                       # number of ReadReq MSHR misses
system.cpu09.dcache.WriteReq_mshr_misses::cpu09.data         1031                       # number of WriteReq MSHR misses
system.cpu09.dcache.WriteReq_mshr_misses::total         1031                       # number of WriteReq MSHR misses
system.cpu09.dcache.SoftPFReq_mshr_misses::cpu09.data            3                       # number of SoftPFReq MSHR misses
system.cpu09.dcache.SoftPFReq_mshr_misses::total            3                       # number of SoftPFReq MSHR misses
system.cpu09.dcache.LoadLockedReq_mshr_misses::cpu09.data           15                       # number of LoadLockedReq MSHR misses
system.cpu09.dcache.LoadLockedReq_mshr_misses::total           15                       # number of LoadLockedReq MSHR misses
system.cpu09.dcache.StoreCondReq_mshr_misses::cpu09.data            4                       # number of StoreCondReq MSHR misses
system.cpu09.dcache.StoreCondReq_mshr_misses::total            4                       # number of StoreCondReq MSHR misses
system.cpu09.dcache.demand_mshr_misses::cpu09.data       133427                       # number of demand (read+write) MSHR misses
system.cpu09.dcache.demand_mshr_misses::total       133427                       # number of demand (read+write) MSHR misses
system.cpu09.dcache.overall_mshr_misses::cpu09.data       133430                       # number of overall MSHR misses
system.cpu09.dcache.overall_mshr_misses::total       133430                       # number of overall MSHR misses
system.cpu09.dcache.ReadReq_mshr_miss_latency::cpu09.data   4701171659                       # number of ReadReq MSHR miss cycles
system.cpu09.dcache.ReadReq_mshr_miss_latency::total   4701171659                       # number of ReadReq MSHR miss cycles
system.cpu09.dcache.WriteReq_mshr_miss_latency::cpu09.data     61404892                       # number of WriteReq MSHR miss cycles
system.cpu09.dcache.WriteReq_mshr_miss_latency::total     61404892                       # number of WriteReq MSHR miss cycles
system.cpu09.dcache.SoftPFReq_mshr_miss_latency::cpu09.data        17500                       # number of SoftPFReq MSHR miss cycles
system.cpu09.dcache.SoftPFReq_mshr_miss_latency::total        17500                       # number of SoftPFReq MSHR miss cycles
system.cpu09.dcache.LoadLockedReq_mshr_miss_latency::cpu09.data        48505                       # number of LoadLockedReq MSHR miss cycles
system.cpu09.dcache.LoadLockedReq_mshr_miss_latency::total        48505                       # number of LoadLockedReq MSHR miss cycles
system.cpu09.dcache.StoreCondReq_mshr_miss_latency::cpu09.data        10000                       # number of StoreCondReq MSHR miss cycles
system.cpu09.dcache.StoreCondReq_mshr_miss_latency::total        10000                       # number of StoreCondReq MSHR miss cycles
system.cpu09.dcache.StoreCondFailReq_mshr_miss_latency::cpu09.data         3500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu09.dcache.StoreCondFailReq_mshr_miss_latency::total         3500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu09.dcache.demand_mshr_miss_latency::cpu09.data   4762576551                       # number of demand (read+write) MSHR miss cycles
system.cpu09.dcache.demand_mshr_miss_latency::total   4762576551                       # number of demand (read+write) MSHR miss cycles
system.cpu09.dcache.overall_mshr_miss_latency::cpu09.data   4762594051                       # number of overall MSHR miss cycles
system.cpu09.dcache.overall_mshr_miss_latency::total   4762594051                       # number of overall MSHR miss cycles
system.cpu09.dcache.ReadReq_mshr_miss_rate::cpu09.data     0.220916                       # mshr miss rate for ReadReq accesses
system.cpu09.dcache.ReadReq_mshr_miss_rate::total     0.220916                       # mshr miss rate for ReadReq accesses
system.cpu09.dcache.WriteReq_mshr_miss_rate::cpu09.data     0.079125                       # mshr miss rate for WriteReq accesses
system.cpu09.dcache.WriteReq_mshr_miss_rate::total     0.079125                       # mshr miss rate for WriteReq accesses
system.cpu09.dcache.SoftPFReq_mshr_miss_rate::cpu09.data     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu09.dcache.SoftPFReq_mshr_miss_rate::total     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu09.dcache.LoadLockedReq_mshr_miss_rate::cpu09.data            1                       # mshr miss rate for LoadLockedReq accesses
system.cpu09.dcache.LoadLockedReq_mshr_miss_rate::total            1                       # mshr miss rate for LoadLockedReq accesses
system.cpu09.dcache.StoreCondReq_mshr_miss_rate::cpu09.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu09.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu09.dcache.demand_mshr_miss_rate::cpu09.data     0.217898                       # mshr miss rate for demand accesses
system.cpu09.dcache.demand_mshr_miss_rate::total     0.217898                       # mshr miss rate for demand accesses
system.cpu09.dcache.overall_mshr_miss_rate::cpu09.data     0.217901                       # mshr miss rate for overall accesses
system.cpu09.dcache.overall_mshr_miss_rate::total     0.217901                       # mshr miss rate for overall accesses
system.cpu09.dcache.ReadReq_avg_mshr_miss_latency::cpu09.data 35508.411576                       # average ReadReq mshr miss latency
system.cpu09.dcache.ReadReq_avg_mshr_miss_latency::total 35508.411576                       # average ReadReq mshr miss latency
system.cpu09.dcache.WriteReq_avg_mshr_miss_latency::cpu09.data 59558.576140                       # average WriteReq mshr miss latency
system.cpu09.dcache.WriteReq_avg_mshr_miss_latency::total 59558.576140                       # average WriteReq mshr miss latency
system.cpu09.dcache.SoftPFReq_avg_mshr_miss_latency::cpu09.data  5833.333333                       # average SoftPFReq mshr miss latency
system.cpu09.dcache.SoftPFReq_avg_mshr_miss_latency::total  5833.333333                       # average SoftPFReq mshr miss latency
system.cpu09.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu09.data  3233.666667                       # average LoadLockedReq mshr miss latency
system.cpu09.dcache.LoadLockedReq_avg_mshr_miss_latency::total  3233.666667                       # average LoadLockedReq mshr miss latency
system.cpu09.dcache.StoreCondReq_avg_mshr_miss_latency::cpu09.data         2500                       # average StoreCondReq mshr miss latency
system.cpu09.dcache.StoreCondReq_avg_mshr_miss_latency::total         2500                       # average StoreCondReq mshr miss latency
system.cpu09.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu09.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu09.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu09.dcache.demand_avg_mshr_miss_latency::cpu09.data 35694.248923                       # average overall mshr miss latency
system.cpu09.dcache.demand_avg_mshr_miss_latency::total 35694.248923                       # average overall mshr miss latency
system.cpu09.dcache.overall_avg_mshr_miss_latency::cpu09.data 35693.577539                       # average overall mshr miss latency
system.cpu09.dcache.overall_avg_mshr_miss_latency::total 35693.577539                       # average overall mshr miss latency
system.cpu09.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu09.icache.tags.replacements               0                       # number of replacements
system.cpu09.icache.tags.tagsinuse          44.111082                       # Cycle average of tags in use
system.cpu09.icache.tags.total_refs            280999                       # Total number of references to valid blocks.
system.cpu09.icache.tags.sampled_refs              53                       # Sample count of references to valid blocks.
system.cpu09.icache.tags.avg_refs         5301.867925                       # Average number of references to valid blocks.
system.cpu09.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu09.icache.tags.occ_blocks::cpu09.inst    44.111082                       # Average occupied blocks per requestor
system.cpu09.icache.tags.occ_percent::cpu09.inst     0.086154                       # Average percentage of cache occupancy
system.cpu09.icache.tags.occ_percent::total     0.086154                       # Average percentage of cache occupancy
system.cpu09.icache.tags.occ_task_id_blocks::1024           53                       # Occupied blocks per task id
system.cpu09.icache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu09.icache.tags.age_task_id_blocks_1024::3           51                       # Occupied blocks per task id
system.cpu09.icache.tags.occ_task_id_percent::1024     0.103516                       # Percentage of cache occupancy per task id
system.cpu09.icache.tags.tag_accesses          562183                       # Number of tag accesses
system.cpu09.icache.tags.data_accesses         562183                       # Number of data accesses
system.cpu09.icache.ReadReq_hits::cpu09.inst       280999                       # number of ReadReq hits
system.cpu09.icache.ReadReq_hits::total        280999                       # number of ReadReq hits
system.cpu09.icache.demand_hits::cpu09.inst       280999                       # number of demand (read+write) hits
system.cpu09.icache.demand_hits::total         280999                       # number of demand (read+write) hits
system.cpu09.icache.overall_hits::cpu09.inst       280999                       # number of overall hits
system.cpu09.icache.overall_hits::total        280999                       # number of overall hits
system.cpu09.icache.ReadReq_misses::cpu09.inst           66                       # number of ReadReq misses
system.cpu09.icache.ReadReq_misses::total           66                       # number of ReadReq misses
system.cpu09.icache.demand_misses::cpu09.inst           66                       # number of demand (read+write) misses
system.cpu09.icache.demand_misses::total           66                       # number of demand (read+write) misses
system.cpu09.icache.overall_misses::cpu09.inst           66                       # number of overall misses
system.cpu09.icache.overall_misses::total           66                       # number of overall misses
system.cpu09.icache.ReadReq_miss_latency::cpu09.inst      1772233                       # number of ReadReq miss cycles
system.cpu09.icache.ReadReq_miss_latency::total      1772233                       # number of ReadReq miss cycles
system.cpu09.icache.demand_miss_latency::cpu09.inst      1772233                       # number of demand (read+write) miss cycles
system.cpu09.icache.demand_miss_latency::total      1772233                       # number of demand (read+write) miss cycles
system.cpu09.icache.overall_miss_latency::cpu09.inst      1772233                       # number of overall miss cycles
system.cpu09.icache.overall_miss_latency::total      1772233                       # number of overall miss cycles
system.cpu09.icache.ReadReq_accesses::cpu09.inst       281065                       # number of ReadReq accesses(hits+misses)
system.cpu09.icache.ReadReq_accesses::total       281065                       # number of ReadReq accesses(hits+misses)
system.cpu09.icache.demand_accesses::cpu09.inst       281065                       # number of demand (read+write) accesses
system.cpu09.icache.demand_accesses::total       281065                       # number of demand (read+write) accesses
system.cpu09.icache.overall_accesses::cpu09.inst       281065                       # number of overall (read+write) accesses
system.cpu09.icache.overall_accesses::total       281065                       # number of overall (read+write) accesses
system.cpu09.icache.ReadReq_miss_rate::cpu09.inst     0.000235                       # miss rate for ReadReq accesses
system.cpu09.icache.ReadReq_miss_rate::total     0.000235                       # miss rate for ReadReq accesses
system.cpu09.icache.demand_miss_rate::cpu09.inst     0.000235                       # miss rate for demand accesses
system.cpu09.icache.demand_miss_rate::total     0.000235                       # miss rate for demand accesses
system.cpu09.icache.overall_miss_rate::cpu09.inst     0.000235                       # miss rate for overall accesses
system.cpu09.icache.overall_miss_rate::total     0.000235                       # miss rate for overall accesses
system.cpu09.icache.ReadReq_avg_miss_latency::cpu09.inst 26852.015152                       # average ReadReq miss latency
system.cpu09.icache.ReadReq_avg_miss_latency::total 26852.015152                       # average ReadReq miss latency
system.cpu09.icache.demand_avg_miss_latency::cpu09.inst 26852.015152                       # average overall miss latency
system.cpu09.icache.demand_avg_miss_latency::total 26852.015152                       # average overall miss latency
system.cpu09.icache.overall_avg_miss_latency::cpu09.inst 26852.015152                       # average overall miss latency
system.cpu09.icache.overall_avg_miss_latency::total 26852.015152                       # average overall miss latency
system.cpu09.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu09.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu09.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu09.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu09.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu09.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu09.icache.fast_writes                     0                       # number of fast writes performed
system.cpu09.icache.cache_copies                    0                       # number of cache copies performed
system.cpu09.icache.ReadReq_mshr_hits::cpu09.inst           13                       # number of ReadReq MSHR hits
system.cpu09.icache.ReadReq_mshr_hits::total           13                       # number of ReadReq MSHR hits
system.cpu09.icache.demand_mshr_hits::cpu09.inst           13                       # number of demand (read+write) MSHR hits
system.cpu09.icache.demand_mshr_hits::total           13                       # number of demand (read+write) MSHR hits
system.cpu09.icache.overall_mshr_hits::cpu09.inst           13                       # number of overall MSHR hits
system.cpu09.icache.overall_mshr_hits::total           13                       # number of overall MSHR hits
system.cpu09.icache.ReadReq_mshr_misses::cpu09.inst           53                       # number of ReadReq MSHR misses
system.cpu09.icache.ReadReq_mshr_misses::total           53                       # number of ReadReq MSHR misses
system.cpu09.icache.demand_mshr_misses::cpu09.inst           53                       # number of demand (read+write) MSHR misses
system.cpu09.icache.demand_mshr_misses::total           53                       # number of demand (read+write) MSHR misses
system.cpu09.icache.overall_mshr_misses::cpu09.inst           53                       # number of overall MSHR misses
system.cpu09.icache.overall_mshr_misses::total           53                       # number of overall MSHR misses
system.cpu09.icache.ReadReq_mshr_miss_latency::cpu09.inst      1337767                       # number of ReadReq MSHR miss cycles
system.cpu09.icache.ReadReq_mshr_miss_latency::total      1337767                       # number of ReadReq MSHR miss cycles
system.cpu09.icache.demand_mshr_miss_latency::cpu09.inst      1337767                       # number of demand (read+write) MSHR miss cycles
system.cpu09.icache.demand_mshr_miss_latency::total      1337767                       # number of demand (read+write) MSHR miss cycles
system.cpu09.icache.overall_mshr_miss_latency::cpu09.inst      1337767                       # number of overall MSHR miss cycles
system.cpu09.icache.overall_mshr_miss_latency::total      1337767                       # number of overall MSHR miss cycles
system.cpu09.icache.ReadReq_mshr_miss_rate::cpu09.inst     0.000189                       # mshr miss rate for ReadReq accesses
system.cpu09.icache.ReadReq_mshr_miss_rate::total     0.000189                       # mshr miss rate for ReadReq accesses
system.cpu09.icache.demand_mshr_miss_rate::cpu09.inst     0.000189                       # mshr miss rate for demand accesses
system.cpu09.icache.demand_mshr_miss_rate::total     0.000189                       # mshr miss rate for demand accesses
system.cpu09.icache.overall_mshr_miss_rate::cpu09.inst     0.000189                       # mshr miss rate for overall accesses
system.cpu09.icache.overall_mshr_miss_rate::total     0.000189                       # mshr miss rate for overall accesses
system.cpu09.icache.ReadReq_avg_mshr_miss_latency::cpu09.inst 25240.886792                       # average ReadReq mshr miss latency
system.cpu09.icache.ReadReq_avg_mshr_miss_latency::total 25240.886792                       # average ReadReq mshr miss latency
system.cpu09.icache.demand_avg_mshr_miss_latency::cpu09.inst 25240.886792                       # average overall mshr miss latency
system.cpu09.icache.demand_avg_mshr_miss_latency::total 25240.886792                       # average overall mshr miss latency
system.cpu09.icache.overall_avg_mshr_miss_latency::cpu09.inst 25240.886792                       # average overall mshr miss latency
system.cpu09.icache.overall_avg_mshr_miss_latency::total 25240.886792                       # average overall mshr miss latency
system.cpu09.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu10.branchPred.lookups                271387                       # Number of BP lookups
system.cpu10.branchPred.condPredicted          266230                       # Number of conditional branches predicted
system.cpu10.branchPred.condIncorrect            1672                       # Number of conditional branches incorrect
system.cpu10.branchPred.BTBLookups             268531                       # Number of BTB lookups
system.cpu10.branchPred.BTBHits                205013                       # Number of BTB hits
system.cpu10.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu10.branchPred.BTBHitPct           76.346120                       # BTB Hit Percentage
system.cpu10.branchPred.usedRAS                  2778                       # Number of times the RAS was used to get a target.
system.cpu10.branchPred.RASInCorrect                1                       # Number of incorrect RAS predictions.
system.cpu10.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu10.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu10.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu10.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu10.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu10.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu10.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu10.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu10.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu10.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu10.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu10.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu10.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu10.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu10.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu10.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu10.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu10.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu10.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu10.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu10.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu10.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu10.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu10.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu10.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu10.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu10.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu10.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu10.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu10.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu10.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu10.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu10.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu10.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu10.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu10.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu10.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu10.dtb.inst_hits                          0                       # ITB inst hits
system.cpu10.dtb.inst_misses                        0                       # ITB inst misses
system.cpu10.dtb.read_hits                          0                       # DTB read hits
system.cpu10.dtb.read_misses                        0                       # DTB read misses
system.cpu10.dtb.write_hits                         0                       # DTB write hits
system.cpu10.dtb.write_misses                       0                       # DTB write misses
system.cpu10.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu10.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu10.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu10.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu10.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu10.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu10.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu10.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu10.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu10.dtb.read_accesses                      0                       # DTB read accesses
system.cpu10.dtb.write_accesses                     0                       # DTB write accesses
system.cpu10.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu10.dtb.hits                               0                       # DTB hits
system.cpu10.dtb.misses                             0                       # DTB misses
system.cpu10.dtb.accesses                           0                       # DTB accesses
system.cpu10.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu10.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu10.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu10.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu10.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu10.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu10.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu10.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu10.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu10.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu10.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu10.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu10.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu10.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu10.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu10.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu10.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu10.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu10.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu10.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu10.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu10.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu10.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu10.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu10.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu10.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu10.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu10.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu10.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu10.itb.walker.walks                       0                       # Table walker walks requested
system.cpu10.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu10.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu10.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu10.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu10.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu10.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu10.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu10.itb.inst_hits                          0                       # ITB inst hits
system.cpu10.itb.inst_misses                        0                       # ITB inst misses
system.cpu10.itb.read_hits                          0                       # DTB read hits
system.cpu10.itb.read_misses                        0                       # DTB read misses
system.cpu10.itb.write_hits                         0                       # DTB write hits
system.cpu10.itb.write_misses                       0                       # DTB write misses
system.cpu10.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu10.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu10.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu10.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu10.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu10.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu10.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu10.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu10.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu10.itb.read_accesses                      0                       # DTB read accesses
system.cpu10.itb.write_accesses                     0                       # DTB write accesses
system.cpu10.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu10.itb.hits                               0                       # DTB hits
system.cpu10.itb.misses                             0                       # DTB misses
system.cpu10.itb.accesses                           0                       # DTB accesses
system.cpu10.numCycles                        2582812                       # number of cpu cycles simulated
system.cpu10.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu10.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu10.fetch.icacheStallCycles           283232                       # Number of cycles fetch is stalled on an Icache miss
system.cpu10.fetch.Insts                      2584549                       # Number of instructions fetch has processed
system.cpu10.fetch.Branches                    271387                       # Number of branches that fetch encountered
system.cpu10.fetch.predictedBranches           207791                       # Number of branches that fetch has predicted taken
system.cpu10.fetch.Cycles                     2296265                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu10.fetch.SquashCycles                  4455                       # Number of cycles fetch has spent squashing
system.cpu10.fetch.MiscStallCycles                  1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu10.fetch.NoActiveThreadStallCycles            1                       # Number of stall cycles due to no active thread to fetch from
system.cpu10.fetch.PendingTrapStallCycles            6                       # Number of stall cycles due to pending traps
system.cpu10.fetch.CacheLines                  280995                       # Number of cache lines fetched
system.cpu10.fetch.IcacheSquashes                  68                       # Number of outstanding Icache misses that were squashed
system.cpu10.fetch.rateDist::samples          2581732                       # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::mean            1.010467                       # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::stdev           2.336850                       # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::0                2087372     80.85%     80.85% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::1                  60914      2.36%     83.21% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::2                  38328      1.48%     84.70% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::3                  36906      1.43%     86.13% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::4                  37916      1.47%     87.59% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::5                  48194      1.87%     89.46% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::6                  48434      1.88%     91.34% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::7                 112114      4.34%     95.68% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::8                 111554      4.32%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::total            2581732                       # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.branchRate                0.105074                       # Number of branch fetches per cycle
system.cpu10.fetch.rate                      1.000673                       # Number of inst fetches per cycle
system.cpu10.decode.IdleCycles                  98472                       # Number of cycles decode is idle
system.cpu10.decode.BlockedCycles             2159415                       # Number of cycles decode is blocked
system.cpu10.decode.RunCycles                   68392                       # Number of cycles decode is running
system.cpu10.decode.UnblockCycles              253253                       # Number of cycles decode is unblocking
system.cpu10.decode.SquashCycles                 2199                       # Number of cycles decode is squashing
system.cpu10.decode.BranchResolved               2303                       # Number of times decode resolved a branch
system.cpu10.decode.BranchMispred                  29                       # Number of times decode detected a branch misprediction
system.cpu10.decode.DecodedInsts              2528447                       # Number of instructions handled by decode
system.cpu10.decode.SquashedInsts                 114                       # Number of squashed instructions handled by decode
system.cpu10.rename.SquashCycles                 2199                       # Number of cycles rename is squashing
system.cpu10.rename.IdleCycles                 152723                       # Number of cycles rename is idle
system.cpu10.rename.BlockCycles               1110577                       # Number of cycles rename is blocking
system.cpu10.rename.serializeStallCycles        21482                       # count of cycles rename stalled for serializing inst
system.cpu10.rename.RunCycles                  228029                       # Number of cycles rename is running
system.cpu10.rename.UnblockCycles             1066721                       # Number of cycles rename is unblocking
system.cpu10.rename.RenamedInsts              2512544                       # Number of instructions processed by rename
system.cpu10.rename.ROBFullEvents                   2                       # Number of times rename has blocked due to ROB full
system.cpu10.rename.IQFullEvents              1015356                       # Number of times rename has blocked due to IQ full
system.cpu10.rename.LQFullEvents                13570                       # Number of times rename has blocked due to LQ full
system.cpu10.rename.RenamedOperands           3586228                       # Number of destination operands rename has renamed
system.cpu10.rename.RenameLookups            12352130                       # Number of register rename lookups that rename has made
system.cpu10.rename.int_rename_lookups        4014711                       # Number of integer rename lookups
system.cpu10.rename.CommittedMaps             3500088                       # Number of HB maps that are committed
system.cpu10.rename.UndoneMaps                  86138                       # Number of HB maps that are undone due to squashing
system.cpu10.rename.serializingInsts              574                       # count of serializing insts renamed
system.cpu10.rename.tempSerializingInsts          579                       # count of temporary serializing insts renamed
system.cpu10.rename.skidInsts                 1553982                       # count of insts added to the skid buffer
system.cpu10.memDep0.insertedLoads             599941                       # Number of loads inserted to the mem dependence unit.
system.cpu10.memDep0.insertedStores             13398                       # Number of stores inserted to the mem dependence unit.
system.cpu10.memDep0.conflictingLoads            7063                       # Number of conflicting loads.
system.cpu10.memDep0.conflictingStores           6577                       # Number of conflicting stores.
system.cpu10.iq.iqInstsAdded                  2501169                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu10.iq.iqNonSpecInstsAdded              1124                       # Number of non-speculative instructions added to the IQ
system.cpu10.iq.iqInstsIssued                 4301475                       # Number of instructions issued
system.cpu10.iq.iqSquashedInstsIssued             621                       # Number of squashed instructions issued
system.cpu10.iq.iqSquashedInstsExamined         38026                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu10.iq.iqSquashedOperandsExamined       102750                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu10.iq.iqSquashedNonSpecRemoved           16                       # Number of squashed non-spec instructions that were removed
system.cpu10.iq.issued_per_cycle::samples      2581732                       # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::mean       1.666120                       # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::stdev      1.892764                       # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::0            971061     37.61%     37.61% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::1            657396     25.46%     63.08% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::2            191400      7.41%     70.49% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::3            234014      9.06%     79.55% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::4            222570      8.62%     88.17% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::5            221374      8.57%     96.75% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::6             29709      1.15%     97.90% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::7             49831      1.93%     99.83% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::8              4377      0.17%    100.00% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::total       2581732                       # Number of insts issued each cycle
system.cpu10.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu10.iq.fu_full::IntAlu                 37579      8.80%      8.80% # attempts to use FU when none available
system.cpu10.iq.fu_full::IntMult                   40      0.01%      8.81% # attempts to use FU when none available
system.cpu10.iq.fu_full::IntDiv                     0      0.00%      8.81% # attempts to use FU when none available
system.cpu10.iq.fu_full::FloatAdd                   0      0.00%      8.81% # attempts to use FU when none available
system.cpu10.iq.fu_full::FloatCmp                   0      0.00%      8.81% # attempts to use FU when none available
system.cpu10.iq.fu_full::FloatCvt                   0      0.00%      8.81% # attempts to use FU when none available
system.cpu10.iq.fu_full::FloatMult                  0      0.00%      8.81% # attempts to use FU when none available
system.cpu10.iq.fu_full::FloatDiv                   0      0.00%      8.81% # attempts to use FU when none available
system.cpu10.iq.fu_full::FloatSqrt                  0      0.00%      8.81% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdAdd                    0      0.00%      8.81% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdAddAcc                 0      0.00%      8.81% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdAlu                    0      0.00%      8.81% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdCmp                    0      0.00%      8.81% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdCvt                    0      0.00%      8.81% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdMisc                   0      0.00%      8.81% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdMult                   0      0.00%      8.81% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdMultAcc                0      0.00%      8.81% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdShift                  0      0.00%      8.81% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdShiftAcc               0      0.00%      8.81% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdSqrt                   0      0.00%      8.81% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatAdd               0      0.00%      8.81% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatAlu               0      0.00%      8.81% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatCmp               0      0.00%      8.81% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatCvt               0      0.00%      8.81% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatDiv               0      0.00%      8.81% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatMisc              0      0.00%      8.81% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatMult              0      0.00%      8.81% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatMultAcc            0      0.00%      8.81% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatSqrt              0      0.00%      8.81% # attempts to use FU when none available
system.cpu10.iq.fu_full::MemRead               388677     91.06%     99.87% # attempts to use FU when none available
system.cpu10.iq.fu_full::MemWrite                 562      0.13%    100.00% # attempts to use FU when none available
system.cpu10.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu10.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu10.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu10.iq.FU_type_0::IntAlu             1477069     34.34%     34.34% # Type of FU issued
system.cpu10.iq.FU_type_0::IntMult             393220      9.14%     43.48% # Type of FU issued
system.cpu10.iq.FU_type_0::IntDiv                   0      0.00%     43.48% # Type of FU issued
system.cpu10.iq.FU_type_0::FloatAdd                 0      0.00%     43.48% # Type of FU issued
system.cpu10.iq.FU_type_0::FloatCmp                 0      0.00%     43.48% # Type of FU issued
system.cpu10.iq.FU_type_0::FloatCvt                 0      0.00%     43.48% # Type of FU issued
system.cpu10.iq.FU_type_0::FloatMult                0      0.00%     43.48% # Type of FU issued
system.cpu10.iq.FU_type_0::FloatDiv                 0      0.00%     43.48% # Type of FU issued
system.cpu10.iq.FU_type_0::FloatSqrt                0      0.00%     43.48% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdAdd                  0      0.00%     43.48% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdAddAcc               0      0.00%     43.48% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdAlu                  0      0.00%     43.48% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdCmp                  0      0.00%     43.48% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdCvt                  0      0.00%     43.48% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdMisc                 0      0.00%     43.48% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdMult                 0      0.00%     43.48% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdMultAcc              0      0.00%     43.48% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdShift                0      0.00%     43.48% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdShiftAcc             0      0.00%     43.48% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdSqrt                 0      0.00%     43.48% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatAdd             0      0.00%     43.48% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatAlu             0      0.00%     43.48% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatCmp             0      0.00%     43.48% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatCvt             0      0.00%     43.48% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatDiv             0      0.00%     43.48% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatMisc            0      0.00%     43.48% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatMult            0      0.00%     43.48% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     43.48% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatSqrt            0      0.00%     43.48% # Type of FU issued
system.cpu10.iq.FU_type_0::MemRead            2418003     56.21%     99.69% # Type of FU issued
system.cpu10.iq.FU_type_0::MemWrite             13183      0.31%    100.00% # Type of FU issued
system.cpu10.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu10.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu10.iq.FU_type_0::total              4301475                       # Type of FU issued
system.cpu10.iq.rate                         1.665423                       # Inst issue rate
system.cpu10.iq.fu_busy_cnt                    426858                       # FU busy when requested
system.cpu10.iq.fu_busy_rate                 0.099235                       # FU busy rate (busy events/executed inst)
system.cpu10.iq.int_inst_queue_reads         11612161                       # Number of integer instruction queue reads
system.cpu10.iq.int_inst_queue_writes         2540334                       # Number of integer instruction queue writes
system.cpu10.iq.int_inst_queue_wakeup_accesses      2480683                       # Number of integer instruction queue wakeup accesses
system.cpu10.iq.fp_inst_queue_reads                 0                       # Number of floating instruction queue reads
system.cpu10.iq.fp_inst_queue_writes                0                       # Number of floating instruction queue writes
system.cpu10.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu10.iq.int_alu_accesses              4728333                       # Number of integer alu accesses
system.cpu10.iq.fp_alu_accesses                     0                       # Number of floating point alu accesses
system.cpu10.iew.lsq.thread0.forwLoads             18                       # Number of loads that had data forwarded from stores
system.cpu10.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu10.iew.lsq.thread0.squashedLoads         4962                       # Number of loads squashed
system.cpu10.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu10.iew.lsq.thread0.memOrderViolation           15                       # Number of memory ordering violations
system.cpu10.iew.lsq.thread0.squashedStores          409                       # Number of stores squashed
system.cpu10.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu10.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu10.iew.lsq.thread0.rescheduledLoads          556                       # Number of loads that were rescheduled
system.cpu10.iew.lsq.thread0.cacheBlocked      1819591                       # Number of times an access to memory failed due to the cache being blocked
system.cpu10.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu10.iew.iewSquashCycles                 2199                       # Number of cycles IEW is squashing
system.cpu10.iew.iewBlockCycles                286448                       # Number of cycles IEW is blocking
system.cpu10.iew.iewUnblockCycles               26530                       # Number of cycles IEW is unblocking
system.cpu10.iew.iewDispatchedInsts           2502296                       # Number of instructions dispatched to IQ
system.cpu10.iew.iewDispSquashedInsts             104                       # Number of squashed instructions skipped by dispatch
system.cpu10.iew.iewDispLoadInsts              599941                       # Number of dispatched load instructions
system.cpu10.iew.iewDispStoreInsts              13398                       # Number of dispatched store instructions
system.cpu10.iew.iewDispNonSpecInsts              562                       # Number of dispatched non-speculative instructions
system.cpu10.iew.iewIQFullEvents                 6025                       # Number of times the IQ has become full, causing a stall
system.cpu10.iew.iewLSQFullEvents                1320                       # Number of times the LSQ has become full, causing a stall
system.cpu10.iew.memOrderViolationEvents           15                       # Number of memory order violations
system.cpu10.iew.predictedTakenIncorrect         1582                       # Number of branches that were predicted taken incorrectly
system.cpu10.iew.predictedNotTakenIncorrect           63                       # Number of branches that were predicted not taken incorrectly
system.cpu10.iew.branchMispredicts               1645                       # Number of branch mispredicts detected at execute
system.cpu10.iew.iewExecutedInsts             4300746                       # Number of executed instructions
system.cpu10.iew.iewExecLoadInsts             2417393                       # Number of load instructions executed
system.cpu10.iew.iewExecSquashedInsts             729                       # Number of squashed instructions skipped in execute
system.cpu10.iew.exec_swp                           0                       # number of swp insts executed
system.cpu10.iew.exec_nop                           3                       # number of nop insts executed
system.cpu10.iew.exec_refs                    2430535                       # number of memory reference insts executed
system.cpu10.iew.exec_branches                 250598                       # Number of branches executed
system.cpu10.iew.exec_stores                    13142                       # Number of stores executed
system.cpu10.iew.exec_rate                   1.665141                       # Inst execution rate
system.cpu10.iew.wb_sent                      2481799                       # cumulative count of insts sent to commit
system.cpu10.iew.wb_count                     2480683                       # cumulative count of insts written-back
system.cpu10.iew.wb_producers                 1717814                       # num instructions producing a value
system.cpu10.iew.wb_consumers                 2630342                       # num instructions consuming a value
system.cpu10.iew.wb_penalized                       0                       # number of instrctions required to write to 'other' IQ
system.cpu10.iew.wb_rate                     0.960458                       # insts written-back per cycle
system.cpu10.iew.wb_fanout                   0.653076                       # average fanout of values written-back
system.cpu10.iew.wb_penalized_rate                  0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu10.commit.commitSquashedInsts         38011                       # The number of squashed insts skipped by commit
system.cpu10.commit.commitNonSpecStalls          1108                       # The number of times commit has been forced to stall to communicate backwards
system.cpu10.commit.branchMispredicts            1644                       # The number of times a branch was mispredicted
system.cpu10.commit.committed_per_cycle::samples      2575460                       # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::mean     0.956826                       # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::stdev     1.724485                       # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::0      1601390     62.18%     62.18% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::1       397138     15.42%     77.60% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::2       253076      9.83%     87.43% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::3       126466      4.91%     92.34% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::4         5718      0.22%     92.56% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::5       121096      4.70%     97.26% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::6         2115      0.08%     97.34% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::7         7151      0.28%     97.62% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::8        61310      2.38%    100.00% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::total      2575460                       # Number of insts commited each cycle
system.cpu10.commit.committedInsts            2447363                       # Number of instructions committed
system.cpu10.commit.committedOps              2464267                       # Number of ops (including micro ops) committed
system.cpu10.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu10.commit.refs                       607968                       # Number of memory references committed
system.cpu10.commit.loads                      594979                       # Number of loads committed
system.cpu10.commit.membars                       553                       # Number of memory barriers committed
system.cpu10.commit.branches                   247669                       # Number of branches committed
system.cpu10.commit.fp_insts                        0                       # Number of committed floating point instructions.
system.cpu10.commit.int_insts                 2219339                       # Number of committed integer instructions.
system.cpu10.commit.function_calls               1647                       # Number of function calls committed.
system.cpu10.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu10.commit.op_class_0::IntAlu        1463080     59.37%     59.37% # Class of committed instruction
system.cpu10.commit.op_class_0::IntMult        393219     15.96%     75.33% # Class of committed instruction
system.cpu10.commit.op_class_0::IntDiv              0      0.00%     75.33% # Class of committed instruction
system.cpu10.commit.op_class_0::FloatAdd            0      0.00%     75.33% # Class of committed instruction
system.cpu10.commit.op_class_0::FloatCmp            0      0.00%     75.33% # Class of committed instruction
system.cpu10.commit.op_class_0::FloatCvt            0      0.00%     75.33% # Class of committed instruction
system.cpu10.commit.op_class_0::FloatMult            0      0.00%     75.33% # Class of committed instruction
system.cpu10.commit.op_class_0::FloatDiv            0      0.00%     75.33% # Class of committed instruction
system.cpu10.commit.op_class_0::FloatSqrt            0      0.00%     75.33% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdAdd             0      0.00%     75.33% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdAddAcc            0      0.00%     75.33% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdAlu             0      0.00%     75.33% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdCmp             0      0.00%     75.33% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdCvt             0      0.00%     75.33% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdMisc            0      0.00%     75.33% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdMult            0      0.00%     75.33% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdMultAcc            0      0.00%     75.33% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdShift            0      0.00%     75.33% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdShiftAcc            0      0.00%     75.33% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdSqrt            0      0.00%     75.33% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatAdd            0      0.00%     75.33% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatAlu            0      0.00%     75.33% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatCmp            0      0.00%     75.33% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatCvt            0      0.00%     75.33% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatDiv            0      0.00%     75.33% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatMisc            0      0.00%     75.33% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatMult            0      0.00%     75.33% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatMultAcc            0      0.00%     75.33% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatSqrt            0      0.00%     75.33% # Class of committed instruction
system.cpu10.commit.op_class_0::MemRead        594979     24.14%     99.47% # Class of committed instruction
system.cpu10.commit.op_class_0::MemWrite        12989      0.53%    100.00% # Class of committed instruction
system.cpu10.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu10.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu10.commit.op_class_0::total         2464267                       # Class of committed instruction
system.cpu10.commit.bw_lim_events               61310                       # number cycles where commit BW limit reached
system.cpu10.rob.rob_reads                    5009343                       # The number of ROB reads
system.cpu10.rob.rob_writes                   5010853                       # The number of ROB writes
system.cpu10.timesIdled                            19                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu10.idleCycles                          1080                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu10.quiesceCycles                     406941                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu10.committedInsts                   2447363                       # Number of Instructions Simulated
system.cpu10.committedOps                     2464267                       # Number of Ops (including micro ops) Simulated
system.cpu10.cpi                             1.055345                       # CPI: Cycles Per Instruction
system.cpu10.cpi_total                       1.055345                       # CPI: Total CPI of All Threads
system.cpu10.ipc                             0.947558                       # IPC: Instructions Per Cycle
system.cpu10.ipc_total                       0.947558                       # IPC: Total IPC of All Threads
system.cpu10.int_regfile_reads                6176780                       # number of integer regfile reads
system.cpu10.int_regfile_writes               2050912                       # number of integer regfile writes
system.cpu10.fp_regfile_writes                    160                       # number of floating regfile writes
system.cpu10.cc_regfile_reads                14697582                       # number of cc regfile reads
system.cpu10.cc_regfile_writes                1480582                       # number of cc regfile writes
system.cpu10.misc_regfile_reads                635403                       # number of misc regfile reads
system.cpu10.misc_regfile_writes                   47                       # number of misc regfile writes
system.cpu10.dcache.tags.replacements          132405                       # number of replacements
system.cpu10.dcache.tags.tagsinuse         837.045912                       # Cycle average of tags in use
system.cpu10.dcache.tags.total_refs            341293                       # Total number of references to valid blocks.
system.cpu10.dcache.tags.sampled_refs          133427                       # Sample count of references to valid blocks.
system.cpu10.dcache.tags.avg_refs            2.557901                       # Average number of references to valid blocks.
system.cpu10.dcache.tags.warmup_cycle       349513000                       # Cycle when the warmup percentage was hit.
system.cpu10.dcache.tags.occ_blocks::cpu10.data   837.045912                       # Average occupied blocks per requestor
system.cpu10.dcache.tags.occ_percent::cpu10.data     0.817428                       # Average percentage of cache occupancy
system.cpu10.dcache.tags.occ_percent::total     0.817428                       # Average percentage of cache occupancy
system.cpu10.dcache.tags.occ_task_id_blocks::1024         1022                       # Occupied blocks per task id
system.cpu10.dcache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu10.dcache.tags.age_task_id_blocks_1024::1          385                       # Occupied blocks per task id
system.cpu10.dcache.tags.age_task_id_blocks_1024::2          634                       # Occupied blocks per task id
system.cpu10.dcache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu10.dcache.tags.tag_accesses         1357501                       # Number of tag accesses
system.cpu10.dcache.tags.data_accesses        1357501                       # Number of data accesses
system.cpu10.dcache.ReadReq_hits::cpu10.data       330380                       # number of ReadReq hits
system.cpu10.dcache.ReadReq_hits::total        330380                       # number of ReadReq hits
system.cpu10.dcache.WriteReq_hits::cpu10.data        10906                       # number of WriteReq hits
system.cpu10.dcache.WriteReq_hits::total        10906                       # number of WriteReq hits
system.cpu10.dcache.SoftPFReq_hits::cpu10.data            2                       # number of SoftPFReq hits
system.cpu10.dcache.SoftPFReq_hits::total            2                       # number of SoftPFReq hits
system.cpu10.dcache.LoadLockedReq_hits::cpu10.data            2                       # number of LoadLockedReq hits
system.cpu10.dcache.LoadLockedReq_hits::total            2                       # number of LoadLockedReq hits
system.cpu10.dcache.demand_hits::cpu10.data       341286                       # number of demand (read+write) hits
system.cpu10.dcache.demand_hits::total         341286                       # number of demand (read+write) hits
system.cpu10.dcache.overall_hits::cpu10.data       341288                       # number of overall hits
system.cpu10.dcache.overall_hits::total        341288                       # number of overall hits
system.cpu10.dcache.ReadReq_misses::cpu10.data       268651                       # number of ReadReq misses
system.cpu10.dcache.ReadReq_misses::total       268651                       # number of ReadReq misses
system.cpu10.dcache.WriteReq_misses::cpu10.data         2070                       # number of WriteReq misses
system.cpu10.dcache.WriteReq_misses::total         2070                       # number of WriteReq misses
system.cpu10.dcache.SoftPFReq_misses::cpu10.data            4                       # number of SoftPFReq misses
system.cpu10.dcache.SoftPFReq_misses::total            4                       # number of SoftPFReq misses
system.cpu10.dcache.LoadLockedReq_misses::cpu10.data            9                       # number of LoadLockedReq misses
system.cpu10.dcache.LoadLockedReq_misses::total            9                       # number of LoadLockedReq misses
system.cpu10.dcache.StoreCondReq_misses::cpu10.data            5                       # number of StoreCondReq misses
system.cpu10.dcache.StoreCondReq_misses::total            5                       # number of StoreCondReq misses
system.cpu10.dcache.demand_misses::cpu10.data       270721                       # number of demand (read+write) misses
system.cpu10.dcache.demand_misses::total       270721                       # number of demand (read+write) misses
system.cpu10.dcache.overall_misses::cpu10.data       270725                       # number of overall misses
system.cpu10.dcache.overall_misses::total       270725                       # number of overall misses
system.cpu10.dcache.ReadReq_miss_latency::cpu10.data   8763527776                       # number of ReadReq miss cycles
system.cpu10.dcache.ReadReq_miss_latency::total   8763527776                       # number of ReadReq miss cycles
system.cpu10.dcache.WriteReq_miss_latency::cpu10.data    120283094                       # number of WriteReq miss cycles
system.cpu10.dcache.WriteReq_miss_latency::total    120283094                       # number of WriteReq miss cycles
system.cpu10.dcache.LoadLockedReq_miss_latency::cpu10.data        45498                       # number of LoadLockedReq miss cycles
system.cpu10.dcache.LoadLockedReq_miss_latency::total        45498                       # number of LoadLockedReq miss cycles
system.cpu10.dcache.StoreCondReq_miss_latency::cpu10.data        12500                       # number of StoreCondReq miss cycles
system.cpu10.dcache.StoreCondReq_miss_latency::total        12500                       # number of StoreCondReq miss cycles
system.cpu10.dcache.StoreCondFailReq_miss_latency::cpu10.data        14499                       # number of StoreCondFailReq miss cycles
system.cpu10.dcache.StoreCondFailReq_miss_latency::total        14499                       # number of StoreCondFailReq miss cycles
system.cpu10.dcache.demand_miss_latency::cpu10.data   8883810870                       # number of demand (read+write) miss cycles
system.cpu10.dcache.demand_miss_latency::total   8883810870                       # number of demand (read+write) miss cycles
system.cpu10.dcache.overall_miss_latency::cpu10.data   8883810870                       # number of overall miss cycles
system.cpu10.dcache.overall_miss_latency::total   8883810870                       # number of overall miss cycles
system.cpu10.dcache.ReadReq_accesses::cpu10.data       599031                       # number of ReadReq accesses(hits+misses)
system.cpu10.dcache.ReadReq_accesses::total       599031                       # number of ReadReq accesses(hits+misses)
system.cpu10.dcache.WriteReq_accesses::cpu10.data        12976                       # number of WriteReq accesses(hits+misses)
system.cpu10.dcache.WriteReq_accesses::total        12976                       # number of WriteReq accesses(hits+misses)
system.cpu10.dcache.SoftPFReq_accesses::cpu10.data            6                       # number of SoftPFReq accesses(hits+misses)
system.cpu10.dcache.SoftPFReq_accesses::total            6                       # number of SoftPFReq accesses(hits+misses)
system.cpu10.dcache.LoadLockedReq_accesses::cpu10.data           11                       # number of LoadLockedReq accesses(hits+misses)
system.cpu10.dcache.LoadLockedReq_accesses::total           11                       # number of LoadLockedReq accesses(hits+misses)
system.cpu10.dcache.StoreCondReq_accesses::cpu10.data            5                       # number of StoreCondReq accesses(hits+misses)
system.cpu10.dcache.StoreCondReq_accesses::total            5                       # number of StoreCondReq accesses(hits+misses)
system.cpu10.dcache.demand_accesses::cpu10.data       612007                       # number of demand (read+write) accesses
system.cpu10.dcache.demand_accesses::total       612007                       # number of demand (read+write) accesses
system.cpu10.dcache.overall_accesses::cpu10.data       612013                       # number of overall (read+write) accesses
system.cpu10.dcache.overall_accesses::total       612013                       # number of overall (read+write) accesses
system.cpu10.dcache.ReadReq_miss_rate::cpu10.data     0.448476                       # miss rate for ReadReq accesses
system.cpu10.dcache.ReadReq_miss_rate::total     0.448476                       # miss rate for ReadReq accesses
system.cpu10.dcache.WriteReq_miss_rate::cpu10.data     0.159525                       # miss rate for WriteReq accesses
system.cpu10.dcache.WriteReq_miss_rate::total     0.159525                       # miss rate for WriteReq accesses
system.cpu10.dcache.SoftPFReq_miss_rate::cpu10.data     0.666667                       # miss rate for SoftPFReq accesses
system.cpu10.dcache.SoftPFReq_miss_rate::total     0.666667                       # miss rate for SoftPFReq accesses
system.cpu10.dcache.LoadLockedReq_miss_rate::cpu10.data     0.818182                       # miss rate for LoadLockedReq accesses
system.cpu10.dcache.LoadLockedReq_miss_rate::total     0.818182                       # miss rate for LoadLockedReq accesses
system.cpu10.dcache.StoreCondReq_miss_rate::cpu10.data            1                       # miss rate for StoreCondReq accesses
system.cpu10.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu10.dcache.demand_miss_rate::cpu10.data     0.442350                       # miss rate for demand accesses
system.cpu10.dcache.demand_miss_rate::total     0.442350                       # miss rate for demand accesses
system.cpu10.dcache.overall_miss_rate::cpu10.data     0.442352                       # miss rate for overall accesses
system.cpu10.dcache.overall_miss_rate::total     0.442352                       # miss rate for overall accesses
system.cpu10.dcache.ReadReq_avg_miss_latency::cpu10.data 32620.491924                       # average ReadReq miss latency
system.cpu10.dcache.ReadReq_avg_miss_latency::total 32620.491924                       # average ReadReq miss latency
system.cpu10.dcache.WriteReq_avg_miss_latency::cpu10.data 58107.774879                       # average WriteReq miss latency
system.cpu10.dcache.WriteReq_avg_miss_latency::total 58107.774879                       # average WriteReq miss latency
system.cpu10.dcache.LoadLockedReq_avg_miss_latency::cpu10.data  5055.333333                       # average LoadLockedReq miss latency
system.cpu10.dcache.LoadLockedReq_avg_miss_latency::total  5055.333333                       # average LoadLockedReq miss latency
system.cpu10.dcache.StoreCondReq_avg_miss_latency::cpu10.data         2500                       # average StoreCondReq miss latency
system.cpu10.dcache.StoreCondReq_avg_miss_latency::total         2500                       # average StoreCondReq miss latency
system.cpu10.dcache.StoreCondFailReq_avg_miss_latency::cpu10.data          inf                       # average StoreCondFailReq miss latency
system.cpu10.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu10.dcache.demand_avg_miss_latency::cpu10.data 32815.374020                       # average overall miss latency
system.cpu10.dcache.demand_avg_miss_latency::total 32815.374020                       # average overall miss latency
system.cpu10.dcache.overall_avg_miss_latency::cpu10.data 32814.889168                       # average overall miss latency
system.cpu10.dcache.overall_avg_miss_latency::total 32814.889168                       # average overall miss latency
system.cpu10.dcache.blocked_cycles::no_mshrs      2145274                       # number of cycles access was blocked
system.cpu10.dcache.blocked_cycles::no_targets          358                       # number of cycles access was blocked
system.cpu10.dcache.blocked::no_mshrs          132845                       # number of cycles access was blocked
system.cpu10.dcache.blocked::no_targets             1                       # number of cycles access was blocked
system.cpu10.dcache.avg_blocked_cycles::no_mshrs    16.148700                       # average number of cycles each access was blocked
system.cpu10.dcache.avg_blocked_cycles::no_targets          358                       # average number of cycles each access was blocked
system.cpu10.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu10.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu10.dcache.writebacks::writebacks         6158                       # number of writebacks
system.cpu10.dcache.writebacks::total            6158                       # number of writebacks
system.cpu10.dcache.ReadReq_mshr_hits::cpu10.data       136252                       # number of ReadReq MSHR hits
system.cpu10.dcache.ReadReq_mshr_hits::total       136252                       # number of ReadReq MSHR hits
system.cpu10.dcache.WriteReq_mshr_hits::cpu10.data         1039                       # number of WriteReq MSHR hits
system.cpu10.dcache.WriteReq_mshr_hits::total         1039                       # number of WriteReq MSHR hits
system.cpu10.dcache.demand_mshr_hits::cpu10.data       137291                       # number of demand (read+write) MSHR hits
system.cpu10.dcache.demand_mshr_hits::total       137291                       # number of demand (read+write) MSHR hits
system.cpu10.dcache.overall_mshr_hits::cpu10.data       137291                       # number of overall MSHR hits
system.cpu10.dcache.overall_mshr_hits::total       137291                       # number of overall MSHR hits
system.cpu10.dcache.ReadReq_mshr_misses::cpu10.data       132399                       # number of ReadReq MSHR misses
system.cpu10.dcache.ReadReq_mshr_misses::total       132399                       # number of ReadReq MSHR misses
system.cpu10.dcache.WriteReq_mshr_misses::cpu10.data         1031                       # number of WriteReq MSHR misses
system.cpu10.dcache.WriteReq_mshr_misses::total         1031                       # number of WriteReq MSHR misses
system.cpu10.dcache.SoftPFReq_mshr_misses::cpu10.data            3                       # number of SoftPFReq MSHR misses
system.cpu10.dcache.SoftPFReq_mshr_misses::total            3                       # number of SoftPFReq MSHR misses
system.cpu10.dcache.LoadLockedReq_mshr_misses::cpu10.data            9                       # number of LoadLockedReq MSHR misses
system.cpu10.dcache.LoadLockedReq_mshr_misses::total            9                       # number of LoadLockedReq MSHR misses
system.cpu10.dcache.StoreCondReq_mshr_misses::cpu10.data            5                       # number of StoreCondReq MSHR misses
system.cpu10.dcache.StoreCondReq_mshr_misses::total            5                       # number of StoreCondReq MSHR misses
system.cpu10.dcache.demand_mshr_misses::cpu10.data       133430                       # number of demand (read+write) MSHR misses
system.cpu10.dcache.demand_mshr_misses::total       133430                       # number of demand (read+write) MSHR misses
system.cpu10.dcache.overall_mshr_misses::cpu10.data       133433                       # number of overall MSHR misses
system.cpu10.dcache.overall_mshr_misses::total       133433                       # number of overall MSHR misses
system.cpu10.dcache.ReadReq_mshr_miss_latency::cpu10.data   4700483351                       # number of ReadReq MSHR miss cycles
system.cpu10.dcache.ReadReq_mshr_miss_latency::total   4700483351                       # number of ReadReq MSHR miss cycles
system.cpu10.dcache.WriteReq_mshr_miss_latency::cpu10.data     61710180                       # number of WriteReq MSHR miss cycles
system.cpu10.dcache.WriteReq_mshr_miss_latency::total     61710180                       # number of WriteReq MSHR miss cycles
system.cpu10.dcache.SoftPFReq_mshr_miss_latency::cpu10.data        16500                       # number of SoftPFReq MSHR miss cycles
system.cpu10.dcache.SoftPFReq_mshr_miss_latency::total        16500                       # number of SoftPFReq MSHR miss cycles
system.cpu10.dcache.LoadLockedReq_mshr_miss_latency::cpu10.data        31002                       # number of LoadLockedReq MSHR miss cycles
system.cpu10.dcache.LoadLockedReq_mshr_miss_latency::total        31002                       # number of LoadLockedReq MSHR miss cycles
system.cpu10.dcache.StoreCondReq_mshr_miss_latency::cpu10.data         8000                       # number of StoreCondReq MSHR miss cycles
system.cpu10.dcache.StoreCondReq_mshr_miss_latency::total         8000                       # number of StoreCondReq MSHR miss cycles
system.cpu10.dcache.StoreCondFailReq_mshr_miss_latency::cpu10.data        10501                       # number of StoreCondFailReq MSHR miss cycles
system.cpu10.dcache.StoreCondFailReq_mshr_miss_latency::total        10501                       # number of StoreCondFailReq MSHR miss cycles
system.cpu10.dcache.demand_mshr_miss_latency::cpu10.data   4762193531                       # number of demand (read+write) MSHR miss cycles
system.cpu10.dcache.demand_mshr_miss_latency::total   4762193531                       # number of demand (read+write) MSHR miss cycles
system.cpu10.dcache.overall_mshr_miss_latency::cpu10.data   4762210031                       # number of overall MSHR miss cycles
system.cpu10.dcache.overall_mshr_miss_latency::total   4762210031                       # number of overall MSHR miss cycles
system.cpu10.dcache.ReadReq_mshr_miss_rate::cpu10.data     0.221022                       # mshr miss rate for ReadReq accesses
system.cpu10.dcache.ReadReq_mshr_miss_rate::total     0.221022                       # mshr miss rate for ReadReq accesses
system.cpu10.dcache.WriteReq_mshr_miss_rate::cpu10.data     0.079454                       # mshr miss rate for WriteReq accesses
system.cpu10.dcache.WriteReq_mshr_miss_rate::total     0.079454                       # mshr miss rate for WriteReq accesses
system.cpu10.dcache.SoftPFReq_mshr_miss_rate::cpu10.data     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu10.dcache.SoftPFReq_mshr_miss_rate::total     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu10.dcache.LoadLockedReq_mshr_miss_rate::cpu10.data     0.818182                       # mshr miss rate for LoadLockedReq accesses
system.cpu10.dcache.LoadLockedReq_mshr_miss_rate::total     0.818182                       # mshr miss rate for LoadLockedReq accesses
system.cpu10.dcache.StoreCondReq_mshr_miss_rate::cpu10.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu10.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu10.dcache.demand_mshr_miss_rate::cpu10.data     0.218020                       # mshr miss rate for demand accesses
system.cpu10.dcache.demand_mshr_miss_rate::total     0.218020                       # mshr miss rate for demand accesses
system.cpu10.dcache.overall_mshr_miss_rate::cpu10.data     0.218023                       # mshr miss rate for overall accesses
system.cpu10.dcache.overall_mshr_miss_rate::total     0.218023                       # mshr miss rate for overall accesses
system.cpu10.dcache.ReadReq_avg_mshr_miss_latency::cpu10.data 35502.408258                       # average ReadReq mshr miss latency
system.cpu10.dcache.ReadReq_avg_mshr_miss_latency::total 35502.408258                       # average ReadReq mshr miss latency
system.cpu10.dcache.WriteReq_avg_mshr_miss_latency::cpu10.data 59854.684772                       # average WriteReq mshr miss latency
system.cpu10.dcache.WriteReq_avg_mshr_miss_latency::total 59854.684772                       # average WriteReq mshr miss latency
system.cpu10.dcache.SoftPFReq_avg_mshr_miss_latency::cpu10.data         5500                       # average SoftPFReq mshr miss latency
system.cpu10.dcache.SoftPFReq_avg_mshr_miss_latency::total         5500                       # average SoftPFReq mshr miss latency
system.cpu10.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu10.data  3444.666667                       # average LoadLockedReq mshr miss latency
system.cpu10.dcache.LoadLockedReq_avg_mshr_miss_latency::total  3444.666667                       # average LoadLockedReq mshr miss latency
system.cpu10.dcache.StoreCondReq_avg_mshr_miss_latency::cpu10.data         1600                       # average StoreCondReq mshr miss latency
system.cpu10.dcache.StoreCondReq_avg_mshr_miss_latency::total         1600                       # average StoreCondReq mshr miss latency
system.cpu10.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu10.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu10.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu10.dcache.demand_avg_mshr_miss_latency::cpu10.data 35690.575815                       # average overall mshr miss latency
system.cpu10.dcache.demand_avg_mshr_miss_latency::total 35690.575815                       # average overall mshr miss latency
system.cpu10.dcache.overall_avg_mshr_miss_latency::cpu10.data 35689.897034                       # average overall mshr miss latency
system.cpu10.dcache.overall_avg_mshr_miss_latency::total 35689.897034                       # average overall mshr miss latency
system.cpu10.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu10.icache.tags.replacements               0                       # number of replacements
system.cpu10.icache.tags.tagsinuse          43.278299                       # Cycle average of tags in use
system.cpu10.icache.tags.total_refs            280931                       # Total number of references to valid blocks.
system.cpu10.icache.tags.sampled_refs              53                       # Sample count of references to valid blocks.
system.cpu10.icache.tags.avg_refs         5300.584906                       # Average number of references to valid blocks.
system.cpu10.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu10.icache.tags.occ_blocks::cpu10.inst    43.278299                       # Average occupied blocks per requestor
system.cpu10.icache.tags.occ_percent::cpu10.inst     0.084528                       # Average percentage of cache occupancy
system.cpu10.icache.tags.occ_percent::total     0.084528                       # Average percentage of cache occupancy
system.cpu10.icache.tags.occ_task_id_blocks::1024           53                       # Occupied blocks per task id
system.cpu10.icache.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.cpu10.icache.tags.age_task_id_blocks_1024::3           50                       # Occupied blocks per task id
system.cpu10.icache.tags.occ_task_id_percent::1024     0.103516                       # Percentage of cache occupancy per task id
system.cpu10.icache.tags.tag_accesses          562043                       # Number of tag accesses
system.cpu10.icache.tags.data_accesses         562043                       # Number of data accesses
system.cpu10.icache.ReadReq_hits::cpu10.inst       280931                       # number of ReadReq hits
system.cpu10.icache.ReadReq_hits::total        280931                       # number of ReadReq hits
system.cpu10.icache.demand_hits::cpu10.inst       280931                       # number of demand (read+write) hits
system.cpu10.icache.demand_hits::total         280931                       # number of demand (read+write) hits
system.cpu10.icache.overall_hits::cpu10.inst       280931                       # number of overall hits
system.cpu10.icache.overall_hits::total        280931                       # number of overall hits
system.cpu10.icache.ReadReq_misses::cpu10.inst           64                       # number of ReadReq misses
system.cpu10.icache.ReadReq_misses::total           64                       # number of ReadReq misses
system.cpu10.icache.demand_misses::cpu10.inst           64                       # number of demand (read+write) misses
system.cpu10.icache.demand_misses::total           64                       # number of demand (read+write) misses
system.cpu10.icache.overall_misses::cpu10.inst           64                       # number of overall misses
system.cpu10.icache.overall_misses::total           64                       # number of overall misses
system.cpu10.icache.ReadReq_miss_latency::cpu10.inst      1463947                       # number of ReadReq miss cycles
system.cpu10.icache.ReadReq_miss_latency::total      1463947                       # number of ReadReq miss cycles
system.cpu10.icache.demand_miss_latency::cpu10.inst      1463947                       # number of demand (read+write) miss cycles
system.cpu10.icache.demand_miss_latency::total      1463947                       # number of demand (read+write) miss cycles
system.cpu10.icache.overall_miss_latency::cpu10.inst      1463947                       # number of overall miss cycles
system.cpu10.icache.overall_miss_latency::total      1463947                       # number of overall miss cycles
system.cpu10.icache.ReadReq_accesses::cpu10.inst       280995                       # number of ReadReq accesses(hits+misses)
system.cpu10.icache.ReadReq_accesses::total       280995                       # number of ReadReq accesses(hits+misses)
system.cpu10.icache.demand_accesses::cpu10.inst       280995                       # number of demand (read+write) accesses
system.cpu10.icache.demand_accesses::total       280995                       # number of demand (read+write) accesses
system.cpu10.icache.overall_accesses::cpu10.inst       280995                       # number of overall (read+write) accesses
system.cpu10.icache.overall_accesses::total       280995                       # number of overall (read+write) accesses
system.cpu10.icache.ReadReq_miss_rate::cpu10.inst     0.000228                       # miss rate for ReadReq accesses
system.cpu10.icache.ReadReq_miss_rate::total     0.000228                       # miss rate for ReadReq accesses
system.cpu10.icache.demand_miss_rate::cpu10.inst     0.000228                       # miss rate for demand accesses
system.cpu10.icache.demand_miss_rate::total     0.000228                       # miss rate for demand accesses
system.cpu10.icache.overall_miss_rate::cpu10.inst     0.000228                       # miss rate for overall accesses
system.cpu10.icache.overall_miss_rate::total     0.000228                       # miss rate for overall accesses
system.cpu10.icache.ReadReq_avg_miss_latency::cpu10.inst 22874.171875                       # average ReadReq miss latency
system.cpu10.icache.ReadReq_avg_miss_latency::total 22874.171875                       # average ReadReq miss latency
system.cpu10.icache.demand_avg_miss_latency::cpu10.inst 22874.171875                       # average overall miss latency
system.cpu10.icache.demand_avg_miss_latency::total 22874.171875                       # average overall miss latency
system.cpu10.icache.overall_avg_miss_latency::cpu10.inst 22874.171875                       # average overall miss latency
system.cpu10.icache.overall_avg_miss_latency::total 22874.171875                       # average overall miss latency
system.cpu10.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu10.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu10.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu10.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu10.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu10.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu10.icache.fast_writes                     0                       # number of fast writes performed
system.cpu10.icache.cache_copies                    0                       # number of cache copies performed
system.cpu10.icache.ReadReq_mshr_hits::cpu10.inst           11                       # number of ReadReq MSHR hits
system.cpu10.icache.ReadReq_mshr_hits::total           11                       # number of ReadReq MSHR hits
system.cpu10.icache.demand_mshr_hits::cpu10.inst           11                       # number of demand (read+write) MSHR hits
system.cpu10.icache.demand_mshr_hits::total           11                       # number of demand (read+write) MSHR hits
system.cpu10.icache.overall_mshr_hits::cpu10.inst           11                       # number of overall MSHR hits
system.cpu10.icache.overall_mshr_hits::total           11                       # number of overall MSHR hits
system.cpu10.icache.ReadReq_mshr_misses::cpu10.inst           53                       # number of ReadReq MSHR misses
system.cpu10.icache.ReadReq_mshr_misses::total           53                       # number of ReadReq MSHR misses
system.cpu10.icache.demand_mshr_misses::cpu10.inst           53                       # number of demand (read+write) MSHR misses
system.cpu10.icache.demand_mshr_misses::total           53                       # number of demand (read+write) MSHR misses
system.cpu10.icache.overall_mshr_misses::cpu10.inst           53                       # number of overall MSHR misses
system.cpu10.icache.overall_mshr_misses::total           53                       # number of overall MSHR misses
system.cpu10.icache.ReadReq_mshr_miss_latency::cpu10.inst      1288053                       # number of ReadReq MSHR miss cycles
system.cpu10.icache.ReadReq_mshr_miss_latency::total      1288053                       # number of ReadReq MSHR miss cycles
system.cpu10.icache.demand_mshr_miss_latency::cpu10.inst      1288053                       # number of demand (read+write) MSHR miss cycles
system.cpu10.icache.demand_mshr_miss_latency::total      1288053                       # number of demand (read+write) MSHR miss cycles
system.cpu10.icache.overall_mshr_miss_latency::cpu10.inst      1288053                       # number of overall MSHR miss cycles
system.cpu10.icache.overall_mshr_miss_latency::total      1288053                       # number of overall MSHR miss cycles
system.cpu10.icache.ReadReq_mshr_miss_rate::cpu10.inst     0.000189                       # mshr miss rate for ReadReq accesses
system.cpu10.icache.ReadReq_mshr_miss_rate::total     0.000189                       # mshr miss rate for ReadReq accesses
system.cpu10.icache.demand_mshr_miss_rate::cpu10.inst     0.000189                       # mshr miss rate for demand accesses
system.cpu10.icache.demand_mshr_miss_rate::total     0.000189                       # mshr miss rate for demand accesses
system.cpu10.icache.overall_mshr_miss_rate::cpu10.inst     0.000189                       # mshr miss rate for overall accesses
system.cpu10.icache.overall_mshr_miss_rate::total     0.000189                       # mshr miss rate for overall accesses
system.cpu10.icache.ReadReq_avg_mshr_miss_latency::cpu10.inst 24302.886792                       # average ReadReq mshr miss latency
system.cpu10.icache.ReadReq_avg_mshr_miss_latency::total 24302.886792                       # average ReadReq mshr miss latency
system.cpu10.icache.demand_avg_mshr_miss_latency::cpu10.inst 24302.886792                       # average overall mshr miss latency
system.cpu10.icache.demand_avg_mshr_miss_latency::total 24302.886792                       # average overall mshr miss latency
system.cpu10.icache.overall_avg_mshr_miss_latency::cpu10.inst 24302.886792                       # average overall mshr miss latency
system.cpu10.icache.overall_avg_mshr_miss_latency::total 24302.886792                       # average overall mshr miss latency
system.cpu10.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu11.branchPred.lookups                270665                       # Number of BP lookups
system.cpu11.branchPred.condPredicted          265504                       # Number of conditional branches predicted
system.cpu11.branchPred.condIncorrect            1678                       # Number of conditional branches incorrect
system.cpu11.branchPred.BTBLookups             264612                       # Number of BTB lookups
system.cpu11.branchPred.BTBHits                204626                       # Number of BTB hits
system.cpu11.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu11.branchPred.BTBHitPct           77.330582                       # BTB Hit Percentage
system.cpu11.branchPred.usedRAS                  2780                       # Number of times the RAS was used to get a target.
system.cpu11.branchPred.RASInCorrect                1                       # Number of incorrect RAS predictions.
system.cpu11.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu11.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu11.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu11.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu11.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu11.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu11.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu11.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu11.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu11.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu11.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu11.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu11.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu11.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu11.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu11.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu11.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu11.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu11.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu11.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu11.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu11.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu11.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu11.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu11.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu11.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu11.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu11.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu11.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu11.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu11.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu11.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu11.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu11.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu11.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu11.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu11.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu11.dtb.inst_hits                          0                       # ITB inst hits
system.cpu11.dtb.inst_misses                        0                       # ITB inst misses
system.cpu11.dtb.read_hits                          0                       # DTB read hits
system.cpu11.dtb.read_misses                        0                       # DTB read misses
system.cpu11.dtb.write_hits                         0                       # DTB write hits
system.cpu11.dtb.write_misses                       0                       # DTB write misses
system.cpu11.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu11.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu11.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu11.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu11.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu11.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu11.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu11.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu11.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu11.dtb.read_accesses                      0                       # DTB read accesses
system.cpu11.dtb.write_accesses                     0                       # DTB write accesses
system.cpu11.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu11.dtb.hits                               0                       # DTB hits
system.cpu11.dtb.misses                             0                       # DTB misses
system.cpu11.dtb.accesses                           0                       # DTB accesses
system.cpu11.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu11.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu11.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu11.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu11.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu11.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu11.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu11.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu11.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu11.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu11.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu11.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu11.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu11.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu11.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu11.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu11.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu11.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu11.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu11.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu11.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu11.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu11.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu11.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu11.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu11.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu11.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu11.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu11.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu11.itb.walker.walks                       0                       # Table walker walks requested
system.cpu11.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu11.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu11.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu11.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu11.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu11.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu11.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu11.itb.inst_hits                          0                       # ITB inst hits
system.cpu11.itb.inst_misses                        0                       # ITB inst misses
system.cpu11.itb.read_hits                          0                       # DTB read hits
system.cpu11.itb.read_misses                        0                       # DTB read misses
system.cpu11.itb.write_hits                         0                       # DTB write hits
system.cpu11.itb.write_misses                       0                       # DTB write misses
system.cpu11.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu11.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu11.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu11.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu11.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu11.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu11.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu11.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu11.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu11.itb.read_accesses                      0                       # DTB read accesses
system.cpu11.itb.write_accesses                     0                       # DTB write accesses
system.cpu11.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu11.itb.hits                               0                       # DTB hits
system.cpu11.itb.misses                             0                       # DTB misses
system.cpu11.itb.accesses                           0                       # DTB accesses
system.cpu11.numCycles                        2582180                       # number of cpu cycles simulated
system.cpu11.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu11.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu11.fetch.icacheStallCycles           283269                       # Number of cycles fetch is stalled on an Icache miss
system.cpu11.fetch.Insts                      2581540                       # Number of instructions fetch has processed
system.cpu11.fetch.Branches                    270665                       # Number of branches that fetch encountered
system.cpu11.fetch.predictedBranches           207406                       # Number of branches that fetch has predicted taken
system.cpu11.fetch.Cycles                     2295585                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu11.fetch.SquashCycles                  4459                       # Number of cycles fetch has spent squashing
system.cpu11.fetch.MiscStallCycles                  1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu11.fetch.NoActiveThreadStallCycles            1                       # Number of stall cycles due to no active thread to fetch from
system.cpu11.fetch.PendingTrapStallCycles            6                       # Number of stall cycles due to pending traps
system.cpu11.fetch.CacheLines                  280989                       # Number of cache lines fetched
system.cpu11.fetch.IcacheSquashes                  71                       # Number of outstanding Icache misses that were squashed
system.cpu11.fetch.rateDist::samples          2581091                       # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::mean            1.009546                       # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::stdev           2.335504                       # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::0                2087065     80.86%     80.86% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::1                  60957      2.36%     83.22% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::2                  38290      1.48%     84.70% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::3                  36977      1.43%     86.14% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::4                  37858      1.47%     87.60% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::5                  48149      1.87%     89.47% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::6                  48615      1.88%     91.35% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::7                 112044      4.34%     95.69% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::8                 111136      4.31%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::total            2581091                       # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.branchRate                0.104820                       # Number of branch fetches per cycle
system.cpu11.fetch.rate                      0.999752                       # Number of inst fetches per cycle
system.cpu11.decode.IdleCycles                  98508                       # Number of cycles decode is idle
system.cpu11.decode.BlockedCycles             2159094                       # Number of cycles decode is blocked
system.cpu11.decode.RunCycles                   67902                       # Number of cycles decode is running
system.cpu11.decode.UnblockCycles              253385                       # Number of cycles decode is unblocking
system.cpu11.decode.SquashCycles                 2201                       # Number of cycles decode is squashing
system.cpu11.decode.BranchResolved               2302                       # Number of times decode resolved a branch
system.cpu11.decode.BranchMispred                  28                       # Number of times decode detected a branch misprediction
system.cpu11.decode.DecodedInsts              2525609                       # Number of instructions handled by decode
system.cpu11.decode.SquashedInsts                 106                       # Number of squashed instructions handled by decode
system.cpu11.rename.SquashCycles                 2201                       # Number of cycles rename is squashing
system.cpu11.rename.IdleCycles                 152960                       # Number of cycles rename is idle
system.cpu11.rename.BlockCycles               1110843                       # Number of cycles rename is blocking
system.cpu11.rename.serializeStallCycles        21251                       # count of cycles rename stalled for serializing inst
system.cpu11.rename.RunCycles                  227331                       # Number of cycles rename is running
system.cpu11.rename.UnblockCycles             1066504                       # Number of cycles rename is unblocking
system.cpu11.rename.RenamedInsts              2509734                       # Number of instructions processed by rename
system.cpu11.rename.ROBFullEvents                   7                       # Number of times rename has blocked due to ROB full
system.cpu11.rename.IQFullEvents              1014687                       # Number of times rename has blocked due to IQ full
system.cpu11.rename.LQFullEvents                14485                       # Number of times rename has blocked due to LQ full
system.cpu11.rename.RenamedOperands           3581064                       # Number of destination operands rename has renamed
system.cpu11.rename.RenameLookups            12338451                       # Number of register rename lookups that rename has made
system.cpu11.rename.int_rename_lookups        4010822                       # Number of integer rename lookups
system.cpu11.rename.CommittedMaps             3495109                       # Number of HB maps that are committed
system.cpu11.rename.UndoneMaps                  85940                       # Number of HB maps that are undone due to squashing
system.cpu11.rename.serializingInsts              568                       # count of serializing insts renamed
system.cpu11.rename.tempSerializingInsts          571                       # count of temporary serializing insts renamed
system.cpu11.rename.skidInsts                 1553339                       # count of insts added to the skid buffer
system.cpu11.memDep0.insertedLoads             599583                       # Number of loads inserted to the mem dependence unit.
system.cpu11.memDep0.insertedStores             13365                       # Number of stores inserted to the mem dependence unit.
system.cpu11.memDep0.conflictingLoads            7066                       # Number of conflicting loads.
system.cpu11.memDep0.conflictingStores           6557                       # Number of conflicting stores.
system.cpu11.iq.iqInstsAdded                  2498376                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu11.iq.iqNonSpecInstsAdded              1123                       # Number of non-speculative instructions added to the IQ
system.cpu11.iq.iqInstsIssued                 4297717                       # Number of instructions issued
system.cpu11.iq.iqSquashedInstsIssued             596                       # Number of squashed instructions issued
system.cpu11.iq.iqSquashedInstsExamined         37994                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu11.iq.iqSquashedOperandsExamined       102314                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu11.iq.iqSquashedNonSpecRemoved           26                       # Number of squashed non-spec instructions that were removed
system.cpu11.iq.issued_per_cycle::samples      2581091                       # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::mean       1.665078                       # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::stdev      1.892008                       # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::0            971450     37.64%     37.64% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::1            656932     25.45%     63.09% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::2            191643      7.42%     70.51% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::3            233546      9.05%     79.56% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::4            222554      8.62%     88.18% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::5            221360      8.58%     96.76% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::6             29764      1.15%     97.91% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::7             49475      1.92%     99.83% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::8              4367      0.17%    100.00% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::total       2581091                       # Number of insts issued each cycle
system.cpu11.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu11.iq.fu_full::IntAlu                 37362      8.76%      8.76% # attempts to use FU when none available
system.cpu11.iq.fu_full::IntMult                   31      0.01%      8.77% # attempts to use FU when none available
system.cpu11.iq.fu_full::IntDiv                     0      0.00%      8.77% # attempts to use FU when none available
system.cpu11.iq.fu_full::FloatAdd                   0      0.00%      8.77% # attempts to use FU when none available
system.cpu11.iq.fu_full::FloatCmp                   0      0.00%      8.77% # attempts to use FU when none available
system.cpu11.iq.fu_full::FloatCvt                   0      0.00%      8.77% # attempts to use FU when none available
system.cpu11.iq.fu_full::FloatMult                  0      0.00%      8.77% # attempts to use FU when none available
system.cpu11.iq.fu_full::FloatDiv                   0      0.00%      8.77% # attempts to use FU when none available
system.cpu11.iq.fu_full::FloatSqrt                  0      0.00%      8.77% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdAdd                    0      0.00%      8.77% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdAddAcc                 0      0.00%      8.77% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdAlu                    0      0.00%      8.77% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdCmp                    0      0.00%      8.77% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdCvt                    0      0.00%      8.77% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdMisc                   0      0.00%      8.77% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdMult                   0      0.00%      8.77% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdMultAcc                0      0.00%      8.77% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdShift                  0      0.00%      8.77% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdShiftAcc               0      0.00%      8.77% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdSqrt                   0      0.00%      8.77% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatAdd               0      0.00%      8.77% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatAlu               0      0.00%      8.77% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatCmp               0      0.00%      8.77% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatCvt               0      0.00%      8.77% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatDiv               0      0.00%      8.77% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatMisc              0      0.00%      8.77% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatMult              0      0.00%      8.77% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatMultAcc            0      0.00%      8.77% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatSqrt              0      0.00%      8.77% # attempts to use FU when none available
system.cpu11.iq.fu_full::MemRead               388545     91.10%     99.87% # attempts to use FU when none available
system.cpu11.iq.fu_full::MemWrite                 561      0.13%    100.00% # attempts to use FU when none available
system.cpu11.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu11.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu11.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu11.iq.FU_type_0::IntAlu             1474760     34.31%     34.31% # Type of FU issued
system.cpu11.iq.FU_type_0::IntMult             393220      9.15%     43.46% # Type of FU issued
system.cpu11.iq.FU_type_0::IntDiv                   0      0.00%     43.46% # Type of FU issued
system.cpu11.iq.FU_type_0::FloatAdd                 0      0.00%     43.46% # Type of FU issued
system.cpu11.iq.FU_type_0::FloatCmp                 0      0.00%     43.46% # Type of FU issued
system.cpu11.iq.FU_type_0::FloatCvt                 0      0.00%     43.46% # Type of FU issued
system.cpu11.iq.FU_type_0::FloatMult                0      0.00%     43.46% # Type of FU issued
system.cpu11.iq.FU_type_0::FloatDiv                 0      0.00%     43.46% # Type of FU issued
system.cpu11.iq.FU_type_0::FloatSqrt                0      0.00%     43.46% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdAdd                  0      0.00%     43.46% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdAddAcc               0      0.00%     43.46% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdAlu                  0      0.00%     43.46% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdCmp                  0      0.00%     43.46% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdCvt                  0      0.00%     43.46% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdMisc                 0      0.00%     43.46% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdMult                 0      0.00%     43.46% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdMultAcc              0      0.00%     43.46% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdShift                0      0.00%     43.46% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdShiftAcc             0      0.00%     43.46% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdSqrt                 0      0.00%     43.46% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatAdd             0      0.00%     43.46% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatAlu             0      0.00%     43.46% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatCmp             0      0.00%     43.46% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatCvt             0      0.00%     43.46% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatDiv             0      0.00%     43.46% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatMisc            0      0.00%     43.46% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatMult            0      0.00%     43.46% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     43.46% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatSqrt            0      0.00%     43.46% # Type of FU issued
system.cpu11.iq.FU_type_0::MemRead            2416604     56.23%     99.69% # Type of FU issued
system.cpu11.iq.FU_type_0::MemWrite             13133      0.31%    100.00% # Type of FU issued
system.cpu11.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu11.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu11.iq.FU_type_0::total              4297717                       # Type of FU issued
system.cpu11.iq.rate                         1.664375                       # Inst issue rate
system.cpu11.iq.fu_busy_cnt                    426499                       # FU busy when requested
system.cpu11.iq.fu_busy_rate                 0.099239                       # FU busy rate (busy events/executed inst)
system.cpu11.iq.int_inst_queue_reads         11603620                       # Number of integer instruction queue reads
system.cpu11.iq.int_inst_queue_writes         2537507                       # Number of integer instruction queue writes
system.cpu11.iq.int_inst_queue_wakeup_accesses      2477953                       # Number of integer instruction queue wakeup accesses
system.cpu11.iq.fp_inst_queue_reads                 0                       # Number of floating instruction queue reads
system.cpu11.iq.fp_inst_queue_writes                0                       # Number of floating instruction queue writes
system.cpu11.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu11.iq.int_alu_accesses              4724216                       # Number of integer alu accesses
system.cpu11.iq.fp_alu_accesses                     0                       # Number of floating point alu accesses
system.cpu11.iew.lsq.thread0.forwLoads             21                       # Number of loads that had data forwarded from stores
system.cpu11.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu11.iew.lsq.thread0.squashedLoads         4977                       # Number of loads squashed
system.cpu11.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu11.iew.lsq.thread0.memOrderViolation           14                       # Number of memory ordering violations
system.cpu11.iew.lsq.thread0.squashedStores          431                       # Number of stores squashed
system.cpu11.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu11.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu11.iew.lsq.thread0.rescheduledLoads          555                       # Number of loads that were rescheduled
system.cpu11.iew.lsq.thread0.cacheBlocked      1818574                       # Number of times an access to memory failed due to the cache being blocked
system.cpu11.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu11.iew.iewSquashCycles                 2201                       # Number of cycles IEW is squashing
system.cpu11.iew.iewBlockCycles                288370                       # Number of cycles IEW is blocking
system.cpu11.iew.iewUnblockCycles               26753                       # Number of cycles IEW is unblocking
system.cpu11.iew.iewDispatchedInsts           2499502                       # Number of instructions dispatched to IQ
system.cpu11.iew.iewDispSquashedInsts              82                       # Number of squashed instructions skipped by dispatch
system.cpu11.iew.iewDispLoadInsts              599583                       # Number of dispatched load instructions
system.cpu11.iew.iewDispStoreInsts              13365                       # Number of dispatched store instructions
system.cpu11.iew.iewDispNonSpecInsts              555                       # Number of dispatched non-speculative instructions
system.cpu11.iew.iewIQFullEvents                 6164                       # Number of times the IQ has become full, causing a stall
system.cpu11.iew.iewLSQFullEvents                1272                       # Number of times the LSQ has become full, causing a stall
system.cpu11.iew.memOrderViolationEvents           14                       # Number of memory order violations
system.cpu11.iew.predictedTakenIncorrect         1583                       # Number of branches that were predicted taken incorrectly
system.cpu11.iew.predictedNotTakenIncorrect           72                       # Number of branches that were predicted not taken incorrectly
system.cpu11.iew.branchMispredicts               1655                       # Number of branch mispredicts detected at execute
system.cpu11.iew.iewExecutedInsts             4296971                       # Number of executed instructions
system.cpu11.iew.iewExecLoadInsts             2415992                       # Number of load instructions executed
system.cpu11.iew.iewExecSquashedInsts             746                       # Number of squashed instructions skipped in execute
system.cpu11.iew.exec_swp                           0                       # number of swp insts executed
system.cpu11.iew.exec_nop                           3                       # number of nop insts executed
system.cpu11.iew.exec_refs                    2429085                       # number of memory reference insts executed
system.cpu11.iew.exec_branches                 249955                       # Number of branches executed
system.cpu11.iew.exec_stores                    13093                       # Number of stores executed
system.cpu11.iew.exec_rate                   1.664087                       # Inst execution rate
system.cpu11.iew.wb_sent                      2479062                       # cumulative count of insts sent to commit
system.cpu11.iew.wb_count                     2477953                       # cumulative count of insts written-back
system.cpu11.iew.wb_producers                 1715679                       # num instructions producing a value
system.cpu11.iew.wb_consumers                 2626163                       # num instructions consuming a value
system.cpu11.iew.wb_penalized                       0                       # number of instrctions required to write to 'other' IQ
system.cpu11.iew.wb_rate                     0.959636                       # insts written-back per cycle
system.cpu11.iew.wb_fanout                   0.653303                       # average fanout of values written-back
system.cpu11.iew.wb_penalized_rate                  0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu11.commit.commitSquashedInsts         37903                       # The number of squashed insts skipped by commit
system.cpu11.commit.commitNonSpecStalls          1097                       # The number of times commit has been forced to stall to communicate backwards
system.cpu11.commit.branchMispredicts            1650                       # The number of times a branch was mispredicted
system.cpu11.commit.committed_per_cycle::samples      2574827                       # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::mean     0.955988                       # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::stdev     1.722879                       # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::0      1601171     62.19%     62.19% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::1       397095     15.42%     77.61% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::2       253055      9.83%     87.44% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::3       126540      4.91%     92.35% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::4         5548      0.22%     92.57% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::5       121151      4.71%     97.27% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::6         2148      0.08%     97.35% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::7         7107      0.28%     97.63% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::8        61012      2.37%    100.00% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::total      2574827                       # Number of insts commited each cycle
system.cpu11.commit.committedInsts            2444679                       # Number of instructions committed
system.cpu11.commit.committedOps              2461505                       # Number of ops (including micro ops) committed
system.cpu11.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu11.commit.refs                       607540                       # Number of memory references committed
system.cpu11.commit.loads                      594606                       # Number of loads committed
system.cpu11.commit.membars                       551                       # Number of memory barriers committed
system.cpu11.commit.branches                   247007                       # Number of branches committed
system.cpu11.commit.fp_insts                        0                       # Number of committed floating point instructions.
system.cpu11.commit.int_insts                 2217225                       # Number of committed integer instructions.
system.cpu11.commit.function_calls               1639                       # Number of function calls committed.
system.cpu11.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu11.commit.op_class_0::IntAlu        1460746     59.34%     59.34% # Class of committed instruction
system.cpu11.commit.op_class_0::IntMult        393219     15.97%     75.32% # Class of committed instruction
system.cpu11.commit.op_class_0::IntDiv              0      0.00%     75.32% # Class of committed instruction
system.cpu11.commit.op_class_0::FloatAdd            0      0.00%     75.32% # Class of committed instruction
system.cpu11.commit.op_class_0::FloatCmp            0      0.00%     75.32% # Class of committed instruction
system.cpu11.commit.op_class_0::FloatCvt            0      0.00%     75.32% # Class of committed instruction
system.cpu11.commit.op_class_0::FloatMult            0      0.00%     75.32% # Class of committed instruction
system.cpu11.commit.op_class_0::FloatDiv            0      0.00%     75.32% # Class of committed instruction
system.cpu11.commit.op_class_0::FloatSqrt            0      0.00%     75.32% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdAdd             0      0.00%     75.32% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdAddAcc            0      0.00%     75.32% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdAlu             0      0.00%     75.32% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdCmp             0      0.00%     75.32% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdCvt             0      0.00%     75.32% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdMisc            0      0.00%     75.32% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdMult            0      0.00%     75.32% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdMultAcc            0      0.00%     75.32% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdShift            0      0.00%     75.32% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdShiftAcc            0      0.00%     75.32% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdSqrt            0      0.00%     75.32% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatAdd            0      0.00%     75.32% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatAlu            0      0.00%     75.32% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatCmp            0      0.00%     75.32% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatCvt            0      0.00%     75.32% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatDiv            0      0.00%     75.32% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatMisc            0      0.00%     75.32% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatMult            0      0.00%     75.32% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatMultAcc            0      0.00%     75.32% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatSqrt            0      0.00%     75.32% # Class of committed instruction
system.cpu11.commit.op_class_0::MemRead        594606     24.16%     99.47% # Class of committed instruction
system.cpu11.commit.op_class_0::MemWrite        12934      0.53%    100.00% # Class of committed instruction
system.cpu11.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu11.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu11.commit.op_class_0::total         2461505                       # Class of committed instruction
system.cpu11.commit.bw_lim_events               61012                       # number cycles where commit BW limit reached
system.cpu11.rob.rob_reads                    5006177                       # The number of ROB reads
system.cpu11.rob.rob_writes                   5005185                       # The number of ROB writes
system.cpu11.timesIdled                            20                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu11.idleCycles                          1089                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu11.quiesceCycles                     407573                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu11.committedInsts                   2444679                       # Number of Instructions Simulated
system.cpu11.committedOps                     2461505                       # Number of Ops (including micro ops) Simulated
system.cpu11.cpi                             1.056245                       # CPI: Cycles Per Instruction
system.cpu11.cpi_total                       1.056245                       # CPI: Total CPI of All Threads
system.cpu11.ipc                             0.946750                       # IPC: Instructions Per Cycle
system.cpu11.ipc_total                       0.946750                       # IPC: Total IPC of All Threads
system.cpu11.int_regfile_reads                6171975                       # number of integer regfile reads
system.cpu11.int_regfile_writes               2049794                       # number of integer regfile writes
system.cpu11.fp_regfile_writes                    160                       # number of floating regfile writes
system.cpu11.cc_regfile_reads                14685153                       # number of cc regfile reads
system.cpu11.cc_regfile_writes                1476741                       # number of cc regfile writes
system.cpu11.misc_regfile_reads                634960                       # number of misc regfile reads
system.cpu11.misc_regfile_writes                   18                       # number of misc regfile writes
system.cpu11.dcache.tags.replacements          132407                       # number of replacements
system.cpu11.dcache.tags.tagsinuse         836.984154                       # Cycle average of tags in use
system.cpu11.dcache.tags.total_refs            340997                       # Total number of references to valid blocks.
system.cpu11.dcache.tags.sampled_refs          133429                       # Sample count of references to valid blocks.
system.cpu11.dcache.tags.avg_refs            2.555644                       # Average number of references to valid blocks.
system.cpu11.dcache.tags.warmup_cycle       349072500                       # Cycle when the warmup percentage was hit.
system.cpu11.dcache.tags.occ_blocks::cpu11.data   836.984154                       # Average occupied blocks per requestor
system.cpu11.dcache.tags.occ_percent::cpu11.data     0.817367                       # Average percentage of cache occupancy
system.cpu11.dcache.tags.occ_percent::total     0.817367                       # Average percentage of cache occupancy
system.cpu11.dcache.tags.occ_task_id_blocks::1024         1022                       # Occupied blocks per task id
system.cpu11.dcache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu11.dcache.tags.age_task_id_blocks_1024::1          385                       # Occupied blocks per task id
system.cpu11.dcache.tags.age_task_id_blocks_1024::2          634                       # Occupied blocks per task id
system.cpu11.dcache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu11.dcache.tags.tag_accesses         1356652                       # Number of tag accesses
system.cpu11.dcache.tags.data_accesses        1356652                       # Number of data accesses
system.cpu11.dcache.ReadReq_hits::cpu11.data       330133                       # number of ReadReq hits
system.cpu11.dcache.ReadReq_hits::total        330133                       # number of ReadReq hits
system.cpu11.dcache.WriteReq_hits::cpu11.data        10857                       # number of WriteReq hits
system.cpu11.dcache.WriteReq_hits::total        10857                       # number of WriteReq hits
system.cpu11.dcache.SoftPFReq_hits::cpu11.data            2                       # number of SoftPFReq hits
system.cpu11.dcache.SoftPFReq_hits::total            2                       # number of SoftPFReq hits
system.cpu11.dcache.LoadLockedReq_hits::cpu11.data            1                       # number of LoadLockedReq hits
system.cpu11.dcache.LoadLockedReq_hits::total            1                       # number of LoadLockedReq hits
system.cpu11.dcache.demand_hits::cpu11.data       340990                       # number of demand (read+write) hits
system.cpu11.dcache.demand_hits::total         340990                       # number of demand (read+write) hits
system.cpu11.dcache.overall_hits::cpu11.data       340992                       # number of overall hits
system.cpu11.dcache.overall_hits::total        340992                       # number of overall hits
system.cpu11.dcache.ReadReq_misses::cpu11.data       268533                       # number of ReadReq misses
system.cpu11.dcache.ReadReq_misses::total       268533                       # number of ReadReq misses
system.cpu11.dcache.WriteReq_misses::cpu11.data         2070                       # number of WriteReq misses
system.cpu11.dcache.WriteReq_misses::total         2070                       # number of WriteReq misses
system.cpu11.dcache.SoftPFReq_misses::cpu11.data            4                       # number of SoftPFReq misses
system.cpu11.dcache.SoftPFReq_misses::total            4                       # number of SoftPFReq misses
system.cpu11.dcache.LoadLockedReq_misses::cpu11.data            4                       # number of LoadLockedReq misses
system.cpu11.dcache.LoadLockedReq_misses::total            4                       # number of LoadLockedReq misses
system.cpu11.dcache.StoreCondReq_misses::cpu11.data            3                       # number of StoreCondReq misses
system.cpu11.dcache.StoreCondReq_misses::total            3                       # number of StoreCondReq misses
system.cpu11.dcache.demand_misses::cpu11.data       270603                       # number of demand (read+write) misses
system.cpu11.dcache.demand_misses::total       270603                       # number of demand (read+write) misses
system.cpu11.dcache.overall_misses::cpu11.data       270607                       # number of overall misses
system.cpu11.dcache.overall_misses::total       270607                       # number of overall misses
system.cpu11.dcache.ReadReq_miss_latency::cpu11.data   8763154800                       # number of ReadReq miss cycles
system.cpu11.dcache.ReadReq_miss_latency::total   8763154800                       # number of ReadReq miss cycles
system.cpu11.dcache.WriteReq_miss_latency::cpu11.data    119687805                       # number of WriteReq miss cycles
system.cpu11.dcache.WriteReq_miss_latency::total    119687805                       # number of WriteReq miss cycles
system.cpu11.dcache.LoadLockedReq_miss_latency::cpu11.data        30500                       # number of LoadLockedReq miss cycles
system.cpu11.dcache.LoadLockedReq_miss_latency::total        30500                       # number of LoadLockedReq miss cycles
system.cpu11.dcache.StoreCondReq_miss_latency::cpu11.data        14000                       # number of StoreCondReq miss cycles
system.cpu11.dcache.StoreCondReq_miss_latency::total        14000                       # number of StoreCondReq miss cycles
system.cpu11.dcache.demand_miss_latency::cpu11.data   8882842605                       # number of demand (read+write) miss cycles
system.cpu11.dcache.demand_miss_latency::total   8882842605                       # number of demand (read+write) miss cycles
system.cpu11.dcache.overall_miss_latency::cpu11.data   8882842605                       # number of overall miss cycles
system.cpu11.dcache.overall_miss_latency::total   8882842605                       # number of overall miss cycles
system.cpu11.dcache.ReadReq_accesses::cpu11.data       598666                       # number of ReadReq accesses(hits+misses)
system.cpu11.dcache.ReadReq_accesses::total       598666                       # number of ReadReq accesses(hits+misses)
system.cpu11.dcache.WriteReq_accesses::cpu11.data        12927                       # number of WriteReq accesses(hits+misses)
system.cpu11.dcache.WriteReq_accesses::total        12927                       # number of WriteReq accesses(hits+misses)
system.cpu11.dcache.SoftPFReq_accesses::cpu11.data            6                       # number of SoftPFReq accesses(hits+misses)
system.cpu11.dcache.SoftPFReq_accesses::total            6                       # number of SoftPFReq accesses(hits+misses)
system.cpu11.dcache.LoadLockedReq_accesses::cpu11.data            5                       # number of LoadLockedReq accesses(hits+misses)
system.cpu11.dcache.LoadLockedReq_accesses::total            5                       # number of LoadLockedReq accesses(hits+misses)
system.cpu11.dcache.StoreCondReq_accesses::cpu11.data            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu11.dcache.StoreCondReq_accesses::total            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu11.dcache.demand_accesses::cpu11.data       611593                       # number of demand (read+write) accesses
system.cpu11.dcache.demand_accesses::total       611593                       # number of demand (read+write) accesses
system.cpu11.dcache.overall_accesses::cpu11.data       611599                       # number of overall (read+write) accesses
system.cpu11.dcache.overall_accesses::total       611599                       # number of overall (read+write) accesses
system.cpu11.dcache.ReadReq_miss_rate::cpu11.data     0.448552                       # miss rate for ReadReq accesses
system.cpu11.dcache.ReadReq_miss_rate::total     0.448552                       # miss rate for ReadReq accesses
system.cpu11.dcache.WriteReq_miss_rate::cpu11.data     0.160130                       # miss rate for WriteReq accesses
system.cpu11.dcache.WriteReq_miss_rate::total     0.160130                       # miss rate for WriteReq accesses
system.cpu11.dcache.SoftPFReq_miss_rate::cpu11.data     0.666667                       # miss rate for SoftPFReq accesses
system.cpu11.dcache.SoftPFReq_miss_rate::total     0.666667                       # miss rate for SoftPFReq accesses
system.cpu11.dcache.LoadLockedReq_miss_rate::cpu11.data     0.800000                       # miss rate for LoadLockedReq accesses
system.cpu11.dcache.LoadLockedReq_miss_rate::total     0.800000                       # miss rate for LoadLockedReq accesses
system.cpu11.dcache.StoreCondReq_miss_rate::cpu11.data            1                       # miss rate for StoreCondReq accesses
system.cpu11.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu11.dcache.demand_miss_rate::cpu11.data     0.442456                       # miss rate for demand accesses
system.cpu11.dcache.demand_miss_rate::total     0.442456                       # miss rate for demand accesses
system.cpu11.dcache.overall_miss_rate::cpu11.data     0.442458                       # miss rate for overall accesses
system.cpu11.dcache.overall_miss_rate::total     0.442458                       # miss rate for overall accesses
system.cpu11.dcache.ReadReq_avg_miss_latency::cpu11.data 32633.437231                       # average ReadReq miss latency
system.cpu11.dcache.ReadReq_avg_miss_latency::total 32633.437231                       # average ReadReq miss latency
system.cpu11.dcache.WriteReq_avg_miss_latency::cpu11.data 57820.195652                       # average WriteReq miss latency
system.cpu11.dcache.WriteReq_avg_miss_latency::total 57820.195652                       # average WriteReq miss latency
system.cpu11.dcache.LoadLockedReq_avg_miss_latency::cpu11.data         7625                       # average LoadLockedReq miss latency
system.cpu11.dcache.LoadLockedReq_avg_miss_latency::total         7625                       # average LoadLockedReq miss latency
system.cpu11.dcache.StoreCondReq_avg_miss_latency::cpu11.data  4666.666667                       # average StoreCondReq miss latency
system.cpu11.dcache.StoreCondReq_avg_miss_latency::total  4666.666667                       # average StoreCondReq miss latency
system.cpu11.dcache.demand_avg_miss_latency::cpu11.data 32826.105420                       # average overall miss latency
system.cpu11.dcache.demand_avg_miss_latency::total 32826.105420                       # average overall miss latency
system.cpu11.dcache.overall_avg_miss_latency::cpu11.data 32825.620198                       # average overall miss latency
system.cpu11.dcache.overall_avg_miss_latency::total 32825.620198                       # average overall miss latency
system.cpu11.dcache.blocked_cycles::no_mshrs      2146786                       # number of cycles access was blocked
system.cpu11.dcache.blocked_cycles::no_targets          180                       # number of cycles access was blocked
system.cpu11.dcache.blocked::no_mshrs          132820                       # number of cycles access was blocked
system.cpu11.dcache.blocked::no_targets             2                       # number of cycles access was blocked
system.cpu11.dcache.avg_blocked_cycles::no_mshrs    16.163123                       # average number of cycles each access was blocked
system.cpu11.dcache.avg_blocked_cycles::no_targets           90                       # average number of cycles each access was blocked
system.cpu11.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu11.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu11.dcache.writebacks::writebacks         6163                       # number of writebacks
system.cpu11.dcache.writebacks::total            6163                       # number of writebacks
system.cpu11.dcache.ReadReq_mshr_hits::cpu11.data       136132                       # number of ReadReq MSHR hits
system.cpu11.dcache.ReadReq_mshr_hits::total       136132                       # number of ReadReq MSHR hits
system.cpu11.dcache.WriteReq_mshr_hits::cpu11.data         1039                       # number of WriteReq MSHR hits
system.cpu11.dcache.WriteReq_mshr_hits::total         1039                       # number of WriteReq MSHR hits
system.cpu11.dcache.demand_mshr_hits::cpu11.data       137171                       # number of demand (read+write) MSHR hits
system.cpu11.dcache.demand_mshr_hits::total       137171                       # number of demand (read+write) MSHR hits
system.cpu11.dcache.overall_mshr_hits::cpu11.data       137171                       # number of overall MSHR hits
system.cpu11.dcache.overall_mshr_hits::total       137171                       # number of overall MSHR hits
system.cpu11.dcache.ReadReq_mshr_misses::cpu11.data       132401                       # number of ReadReq MSHR misses
system.cpu11.dcache.ReadReq_mshr_misses::total       132401                       # number of ReadReq MSHR misses
system.cpu11.dcache.WriteReq_mshr_misses::cpu11.data         1031                       # number of WriteReq MSHR misses
system.cpu11.dcache.WriteReq_mshr_misses::total         1031                       # number of WriteReq MSHR misses
system.cpu11.dcache.SoftPFReq_mshr_misses::cpu11.data            3                       # number of SoftPFReq MSHR misses
system.cpu11.dcache.SoftPFReq_mshr_misses::total            3                       # number of SoftPFReq MSHR misses
system.cpu11.dcache.LoadLockedReq_mshr_misses::cpu11.data            4                       # number of LoadLockedReq MSHR misses
system.cpu11.dcache.LoadLockedReq_mshr_misses::total            4                       # number of LoadLockedReq MSHR misses
system.cpu11.dcache.StoreCondReq_mshr_misses::cpu11.data            3                       # number of StoreCondReq MSHR misses
system.cpu11.dcache.StoreCondReq_mshr_misses::total            3                       # number of StoreCondReq MSHR misses
system.cpu11.dcache.demand_mshr_misses::cpu11.data       133432                       # number of demand (read+write) MSHR misses
system.cpu11.dcache.demand_mshr_misses::total       133432                       # number of demand (read+write) MSHR misses
system.cpu11.dcache.overall_mshr_misses::cpu11.data       133435                       # number of overall MSHR misses
system.cpu11.dcache.overall_mshr_misses::total       133435                       # number of overall MSHR misses
system.cpu11.dcache.ReadReq_mshr_miss_latency::cpu11.data   4701181335                       # number of ReadReq MSHR miss cycles
system.cpu11.dcache.ReadReq_mshr_miss_latency::total   4701181335                       # number of ReadReq MSHR miss cycles
system.cpu11.dcache.WriteReq_mshr_miss_latency::cpu11.data     61672150                       # number of WriteReq MSHR miss cycles
system.cpu11.dcache.WriteReq_mshr_miss_latency::total     61672150                       # number of WriteReq MSHR miss cycles
system.cpu11.dcache.SoftPFReq_mshr_miss_latency::cpu11.data        17500                       # number of SoftPFReq MSHR miss cycles
system.cpu11.dcache.SoftPFReq_mshr_miss_latency::total        17500                       # number of SoftPFReq MSHR miss cycles
system.cpu11.dcache.LoadLockedReq_mshr_miss_latency::cpu11.data        24500                       # number of LoadLockedReq MSHR miss cycles
system.cpu11.dcache.LoadLockedReq_mshr_miss_latency::total        24500                       # number of LoadLockedReq MSHR miss cycles
system.cpu11.dcache.StoreCondReq_mshr_miss_latency::cpu11.data         9500                       # number of StoreCondReq MSHR miss cycles
system.cpu11.dcache.StoreCondReq_mshr_miss_latency::total         9500                       # number of StoreCondReq MSHR miss cycles
system.cpu11.dcache.demand_mshr_miss_latency::cpu11.data   4762853485                       # number of demand (read+write) MSHR miss cycles
system.cpu11.dcache.demand_mshr_miss_latency::total   4762853485                       # number of demand (read+write) MSHR miss cycles
system.cpu11.dcache.overall_mshr_miss_latency::cpu11.data   4762870985                       # number of overall MSHR miss cycles
system.cpu11.dcache.overall_mshr_miss_latency::total   4762870985                       # number of overall MSHR miss cycles
system.cpu11.dcache.ReadReq_mshr_miss_rate::cpu11.data     0.221160                       # mshr miss rate for ReadReq accesses
system.cpu11.dcache.ReadReq_mshr_miss_rate::total     0.221160                       # mshr miss rate for ReadReq accesses
system.cpu11.dcache.WriteReq_mshr_miss_rate::cpu11.data     0.079756                       # mshr miss rate for WriteReq accesses
system.cpu11.dcache.WriteReq_mshr_miss_rate::total     0.079756                       # mshr miss rate for WriteReq accesses
system.cpu11.dcache.SoftPFReq_mshr_miss_rate::cpu11.data     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu11.dcache.SoftPFReq_mshr_miss_rate::total     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu11.dcache.LoadLockedReq_mshr_miss_rate::cpu11.data     0.800000                       # mshr miss rate for LoadLockedReq accesses
system.cpu11.dcache.LoadLockedReq_mshr_miss_rate::total     0.800000                       # mshr miss rate for LoadLockedReq accesses
system.cpu11.dcache.StoreCondReq_mshr_miss_rate::cpu11.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu11.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu11.dcache.demand_mshr_miss_rate::cpu11.data     0.218171                       # mshr miss rate for demand accesses
system.cpu11.dcache.demand_mshr_miss_rate::total     0.218171                       # mshr miss rate for demand accesses
system.cpu11.dcache.overall_mshr_miss_rate::cpu11.data     0.218174                       # mshr miss rate for overall accesses
system.cpu11.dcache.overall_mshr_miss_rate::total     0.218174                       # mshr miss rate for overall accesses
system.cpu11.dcache.ReadReq_avg_mshr_miss_latency::cpu11.data 35507.143715                       # average ReadReq mshr miss latency
system.cpu11.dcache.ReadReq_avg_mshr_miss_latency::total 35507.143715                       # average ReadReq mshr miss latency
system.cpu11.dcache.WriteReq_avg_mshr_miss_latency::cpu11.data 59817.798254                       # average WriteReq mshr miss latency
system.cpu11.dcache.WriteReq_avg_mshr_miss_latency::total 59817.798254                       # average WriteReq mshr miss latency
system.cpu11.dcache.SoftPFReq_avg_mshr_miss_latency::cpu11.data  5833.333333                       # average SoftPFReq mshr miss latency
system.cpu11.dcache.SoftPFReq_avg_mshr_miss_latency::total  5833.333333                       # average SoftPFReq mshr miss latency
system.cpu11.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu11.data         6125                       # average LoadLockedReq mshr miss latency
system.cpu11.dcache.LoadLockedReq_avg_mshr_miss_latency::total         6125                       # average LoadLockedReq mshr miss latency
system.cpu11.dcache.StoreCondReq_avg_mshr_miss_latency::cpu11.data  3166.666667                       # average StoreCondReq mshr miss latency
system.cpu11.dcache.StoreCondReq_avg_mshr_miss_latency::total  3166.666667                       # average StoreCondReq mshr miss latency
system.cpu11.dcache.demand_avg_mshr_miss_latency::cpu11.data 35694.986847                       # average overall mshr miss latency
system.cpu11.dcache.demand_avg_mshr_miss_latency::total 35694.986847                       # average overall mshr miss latency
system.cpu11.dcache.overall_avg_mshr_miss_latency::cpu11.data 35694.315472                       # average overall mshr miss latency
system.cpu11.dcache.overall_avg_mshr_miss_latency::total 35694.315472                       # average overall mshr miss latency
system.cpu11.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu11.icache.tags.replacements               0                       # number of replacements
system.cpu11.icache.tags.tagsinuse          44.133541                       # Cycle average of tags in use
system.cpu11.icache.tags.total_refs            280924                       # Total number of references to valid blocks.
system.cpu11.icache.tags.sampled_refs              55                       # Sample count of references to valid blocks.
system.cpu11.icache.tags.avg_refs         5107.709091                       # Average number of references to valid blocks.
system.cpu11.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu11.icache.tags.occ_blocks::cpu11.inst    44.133541                       # Average occupied blocks per requestor
system.cpu11.icache.tags.occ_percent::cpu11.inst     0.086198                       # Average percentage of cache occupancy
system.cpu11.icache.tags.occ_percent::total     0.086198                       # Average percentage of cache occupancy
system.cpu11.icache.tags.occ_task_id_blocks::1024           55                       # Occupied blocks per task id
system.cpu11.icache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu11.icache.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.cpu11.icache.tags.age_task_id_blocks_1024::3           51                       # Occupied blocks per task id
system.cpu11.icache.tags.occ_task_id_percent::1024     0.107422                       # Percentage of cache occupancy per task id
system.cpu11.icache.tags.tag_accesses          562033                       # Number of tag accesses
system.cpu11.icache.tags.data_accesses         562033                       # Number of data accesses
system.cpu11.icache.ReadReq_hits::cpu11.inst       280924                       # number of ReadReq hits
system.cpu11.icache.ReadReq_hits::total        280924                       # number of ReadReq hits
system.cpu11.icache.demand_hits::cpu11.inst       280924                       # number of demand (read+write) hits
system.cpu11.icache.demand_hits::total         280924                       # number of demand (read+write) hits
system.cpu11.icache.overall_hits::cpu11.inst       280924                       # number of overall hits
system.cpu11.icache.overall_hits::total        280924                       # number of overall hits
system.cpu11.icache.ReadReq_misses::cpu11.inst           65                       # number of ReadReq misses
system.cpu11.icache.ReadReq_misses::total           65                       # number of ReadReq misses
system.cpu11.icache.demand_misses::cpu11.inst           65                       # number of demand (read+write) misses
system.cpu11.icache.demand_misses::total           65                       # number of demand (read+write) misses
system.cpu11.icache.overall_misses::cpu11.inst           65                       # number of overall misses
system.cpu11.icache.overall_misses::total           65                       # number of overall misses
system.cpu11.icache.ReadReq_miss_latency::cpu11.inst      1539450                       # number of ReadReq miss cycles
system.cpu11.icache.ReadReq_miss_latency::total      1539450                       # number of ReadReq miss cycles
system.cpu11.icache.demand_miss_latency::cpu11.inst      1539450                       # number of demand (read+write) miss cycles
system.cpu11.icache.demand_miss_latency::total      1539450                       # number of demand (read+write) miss cycles
system.cpu11.icache.overall_miss_latency::cpu11.inst      1539450                       # number of overall miss cycles
system.cpu11.icache.overall_miss_latency::total      1539450                       # number of overall miss cycles
system.cpu11.icache.ReadReq_accesses::cpu11.inst       280989                       # number of ReadReq accesses(hits+misses)
system.cpu11.icache.ReadReq_accesses::total       280989                       # number of ReadReq accesses(hits+misses)
system.cpu11.icache.demand_accesses::cpu11.inst       280989                       # number of demand (read+write) accesses
system.cpu11.icache.demand_accesses::total       280989                       # number of demand (read+write) accesses
system.cpu11.icache.overall_accesses::cpu11.inst       280989                       # number of overall (read+write) accesses
system.cpu11.icache.overall_accesses::total       280989                       # number of overall (read+write) accesses
system.cpu11.icache.ReadReq_miss_rate::cpu11.inst     0.000231                       # miss rate for ReadReq accesses
system.cpu11.icache.ReadReq_miss_rate::total     0.000231                       # miss rate for ReadReq accesses
system.cpu11.icache.demand_miss_rate::cpu11.inst     0.000231                       # miss rate for demand accesses
system.cpu11.icache.demand_miss_rate::total     0.000231                       # miss rate for demand accesses
system.cpu11.icache.overall_miss_rate::cpu11.inst     0.000231                       # miss rate for overall accesses
system.cpu11.icache.overall_miss_rate::total     0.000231                       # miss rate for overall accesses
system.cpu11.icache.ReadReq_avg_miss_latency::cpu11.inst 23683.846154                       # average ReadReq miss latency
system.cpu11.icache.ReadReq_avg_miss_latency::total 23683.846154                       # average ReadReq miss latency
system.cpu11.icache.demand_avg_miss_latency::cpu11.inst 23683.846154                       # average overall miss latency
system.cpu11.icache.demand_avg_miss_latency::total 23683.846154                       # average overall miss latency
system.cpu11.icache.overall_avg_miss_latency::cpu11.inst 23683.846154                       # average overall miss latency
system.cpu11.icache.overall_avg_miss_latency::total 23683.846154                       # average overall miss latency
system.cpu11.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu11.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu11.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu11.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu11.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu11.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu11.icache.fast_writes                     0                       # number of fast writes performed
system.cpu11.icache.cache_copies                    0                       # number of cache copies performed
system.cpu11.icache.ReadReq_mshr_hits::cpu11.inst           10                       # number of ReadReq MSHR hits
system.cpu11.icache.ReadReq_mshr_hits::total           10                       # number of ReadReq MSHR hits
system.cpu11.icache.demand_mshr_hits::cpu11.inst           10                       # number of demand (read+write) MSHR hits
system.cpu11.icache.demand_mshr_hits::total           10                       # number of demand (read+write) MSHR hits
system.cpu11.icache.overall_mshr_hits::cpu11.inst           10                       # number of overall MSHR hits
system.cpu11.icache.overall_mshr_hits::total           10                       # number of overall MSHR hits
system.cpu11.icache.ReadReq_mshr_misses::cpu11.inst           55                       # number of ReadReq MSHR misses
system.cpu11.icache.ReadReq_mshr_misses::total           55                       # number of ReadReq MSHR misses
system.cpu11.icache.demand_mshr_misses::cpu11.inst           55                       # number of demand (read+write) MSHR misses
system.cpu11.icache.demand_mshr_misses::total           55                       # number of demand (read+write) MSHR misses
system.cpu11.icache.overall_mshr_misses::cpu11.inst           55                       # number of overall MSHR misses
system.cpu11.icache.overall_mshr_misses::total           55                       # number of overall MSHR misses
system.cpu11.icache.ReadReq_mshr_miss_latency::cpu11.inst      1368550                       # number of ReadReq MSHR miss cycles
system.cpu11.icache.ReadReq_mshr_miss_latency::total      1368550                       # number of ReadReq MSHR miss cycles
system.cpu11.icache.demand_mshr_miss_latency::cpu11.inst      1368550                       # number of demand (read+write) MSHR miss cycles
system.cpu11.icache.demand_mshr_miss_latency::total      1368550                       # number of demand (read+write) MSHR miss cycles
system.cpu11.icache.overall_mshr_miss_latency::cpu11.inst      1368550                       # number of overall MSHR miss cycles
system.cpu11.icache.overall_mshr_miss_latency::total      1368550                       # number of overall MSHR miss cycles
system.cpu11.icache.ReadReq_mshr_miss_rate::cpu11.inst     0.000196                       # mshr miss rate for ReadReq accesses
system.cpu11.icache.ReadReq_mshr_miss_rate::total     0.000196                       # mshr miss rate for ReadReq accesses
system.cpu11.icache.demand_mshr_miss_rate::cpu11.inst     0.000196                       # mshr miss rate for demand accesses
system.cpu11.icache.demand_mshr_miss_rate::total     0.000196                       # mshr miss rate for demand accesses
system.cpu11.icache.overall_mshr_miss_rate::cpu11.inst     0.000196                       # mshr miss rate for overall accesses
system.cpu11.icache.overall_mshr_miss_rate::total     0.000196                       # mshr miss rate for overall accesses
system.cpu11.icache.ReadReq_avg_mshr_miss_latency::cpu11.inst 24882.727273                       # average ReadReq mshr miss latency
system.cpu11.icache.ReadReq_avg_mshr_miss_latency::total 24882.727273                       # average ReadReq mshr miss latency
system.cpu11.icache.demand_avg_mshr_miss_latency::cpu11.inst 24882.727273                       # average overall mshr miss latency
system.cpu11.icache.demand_avg_mshr_miss_latency::total 24882.727273                       # average overall mshr miss latency
system.cpu11.icache.overall_avg_mshr_miss_latency::cpu11.inst 24882.727273                       # average overall mshr miss latency
system.cpu11.icache.overall_avg_mshr_miss_latency::total 24882.727273                       # average overall mshr miss latency
system.cpu11.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu12.branchPred.lookups                269453                       # Number of BP lookups
system.cpu12.branchPred.condPredicted          264343                       # Number of conditional branches predicted
system.cpu12.branchPred.condIncorrect            1673                       # Number of conditional branches incorrect
system.cpu12.branchPred.BTBLookups             263558                       # Number of BTB lookups
system.cpu12.branchPred.BTBHits                204010                       # Number of BTB hits
system.cpu12.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu12.branchPred.BTBHitPct           77.406112                       # BTB Hit Percentage
system.cpu12.branchPred.usedRAS                  2756                       # Number of times the RAS was used to get a target.
system.cpu12.branchPred.RASInCorrect                1                       # Number of incorrect RAS predictions.
system.cpu12.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu12.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu12.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu12.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu12.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu12.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu12.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu12.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu12.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu12.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu12.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu12.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu12.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu12.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu12.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu12.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu12.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu12.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu12.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu12.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu12.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu12.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu12.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu12.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu12.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu12.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu12.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu12.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu12.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu12.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu12.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu12.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu12.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu12.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu12.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu12.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu12.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu12.dtb.inst_hits                          0                       # ITB inst hits
system.cpu12.dtb.inst_misses                        0                       # ITB inst misses
system.cpu12.dtb.read_hits                          0                       # DTB read hits
system.cpu12.dtb.read_misses                        0                       # DTB read misses
system.cpu12.dtb.write_hits                         0                       # DTB write hits
system.cpu12.dtb.write_misses                       0                       # DTB write misses
system.cpu12.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu12.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu12.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu12.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu12.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu12.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu12.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu12.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu12.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu12.dtb.read_accesses                      0                       # DTB read accesses
system.cpu12.dtb.write_accesses                     0                       # DTB write accesses
system.cpu12.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu12.dtb.hits                               0                       # DTB hits
system.cpu12.dtb.misses                             0                       # DTB misses
system.cpu12.dtb.accesses                           0                       # DTB accesses
system.cpu12.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu12.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu12.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu12.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu12.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu12.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu12.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu12.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu12.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu12.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu12.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu12.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu12.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu12.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu12.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu12.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu12.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu12.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu12.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu12.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu12.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu12.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu12.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu12.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu12.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu12.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu12.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu12.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu12.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu12.itb.walker.walks                       0                       # Table walker walks requested
system.cpu12.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu12.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu12.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu12.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu12.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu12.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu12.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu12.itb.inst_hits                          0                       # ITB inst hits
system.cpu12.itb.inst_misses                        0                       # ITB inst misses
system.cpu12.itb.read_hits                          0                       # DTB read hits
system.cpu12.itb.read_misses                        0                       # DTB read misses
system.cpu12.itb.write_hits                         0                       # DTB write hits
system.cpu12.itb.write_misses                       0                       # DTB write misses
system.cpu12.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu12.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu12.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu12.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu12.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu12.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu12.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu12.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu12.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu12.itb.read_accesses                      0                       # DTB read accesses
system.cpu12.itb.write_accesses                     0                       # DTB write accesses
system.cpu12.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu12.itb.hits                               0                       # DTB hits
system.cpu12.itb.misses                             0                       # DTB misses
system.cpu12.itb.accesses                           0                       # DTB accesses
system.cpu12.numCycles                        2581546                       # number of cpu cycles simulated
system.cpu12.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu12.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu12.fetch.icacheStallCycles           283236                       # Number of cycles fetch is stalled on an Icache miss
system.cpu12.fetch.Insts                      2576463                       # Number of instructions fetch has processed
system.cpu12.fetch.Branches                    269453                       # Number of branches that fetch encountered
system.cpu12.fetch.predictedBranches           206766                       # Number of branches that fetch has predicted taken
system.cpu12.fetch.Cycles                     2295053                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu12.fetch.SquashCycles                  4441                       # Number of cycles fetch has spent squashing
system.cpu12.fetch.MiscStallCycles                  1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu12.fetch.NoActiveThreadStallCycles            1                       # Number of stall cycles due to no active thread to fetch from
system.cpu12.fetch.PendingTrapStallCycles            6                       # Number of stall cycles due to pending traps
system.cpu12.fetch.CacheLines                  280887                       # Number of cache lines fetched
system.cpu12.fetch.IcacheSquashes                  82                       # Number of outstanding Icache misses that were squashed
system.cpu12.fetch.rateDist::samples          2580517                       # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::mean            1.007731                       # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::stdev           2.333373                       # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::0                2087258     80.89%     80.89% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::1                  60910      2.36%     83.25% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::2                  38344      1.49%     84.73% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::3                  36915      1.43%     86.16% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::4                  37811      1.47%     87.63% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::5                  48060      1.86%     89.49% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::6                  48545      1.88%     91.37% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::7                 112082      4.34%     95.71% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::8                 110592      4.29%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::total            2580517                       # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.branchRate                0.104377                       # Number of branch fetches per cycle
system.cpu12.fetch.rate                      0.998031                       # Number of inst fetches per cycle
system.cpu12.decode.IdleCycles                  98466                       # Number of cycles decode is idle
system.cpu12.decode.BlockedCycles             2159187                       # Number of cycles decode is blocked
system.cpu12.decode.RunCycles                   67489                       # Number of cycles decode is running
system.cpu12.decode.UnblockCycles              253183                       # Number of cycles decode is unblocking
system.cpu12.decode.SquashCycles                 2191                       # Number of cycles decode is squashing
system.cpu12.decode.BranchResolved               2278                       # Number of times decode resolved a branch
system.cpu12.decode.BranchMispred                  29                       # Number of times decode detected a branch misprediction
system.cpu12.decode.DecodedInsts              2520858                       # Number of instructions handled by decode
system.cpu12.decode.SquashedInsts                 114                       # Number of squashed instructions handled by decode
system.cpu12.rename.SquashCycles                 2191                       # Number of cycles rename is squashing
system.cpu12.rename.IdleCycles                 152874                       # Number of cycles rename is idle
system.cpu12.rename.BlockCycles               1111351                       # Number of cycles rename is blocking
system.cpu12.rename.serializeStallCycles        20602                       # count of cycles rename stalled for serializing inst
system.cpu12.rename.RunCycles                  226683                       # Number of cycles rename is running
system.cpu12.rename.UnblockCycles             1066815                       # Number of cycles rename is unblocking
system.cpu12.rename.RenamedInsts              2505069                       # Number of instructions processed by rename
system.cpu12.rename.ROBFullEvents                   5                       # Number of times rename has blocked due to ROB full
system.cpu12.rename.IQFullEvents              1014835                       # Number of times rename has blocked due to IQ full
system.cpu12.rename.LQFullEvents                14067                       # Number of times rename has blocked due to LQ full
system.cpu12.rename.RenamedOperands           3572693                       # Number of destination operands rename has renamed
system.cpu12.rename.RenameLookups            12315738                       # Number of register rename lookups that rename has made
system.cpu12.rename.int_rename_lookups        4004487                       # Number of integer rename lookups
system.cpu12.rename.CommittedMaps             3487793                       # Number of HB maps that are committed
system.cpu12.rename.UndoneMaps                  84892                       # Number of HB maps that are undone due to squashing
system.cpu12.rename.serializingInsts              568                       # count of serializing insts renamed
system.cpu12.rename.tempSerializingInsts          569                       # count of temporary serializing insts renamed
system.cpu12.rename.skidInsts                 1552905                       # count of insts added to the skid buffer
system.cpu12.memDep0.insertedLoads             598917                       # Number of loads inserted to the mem dependence unit.
system.cpu12.memDep0.insertedStores             13270                       # Number of stores inserted to the mem dependence unit.
system.cpu12.memDep0.conflictingLoads            7000                       # Number of conflicting loads.
system.cpu12.memDep0.conflictingStores           6495                       # Number of conflicting stores.
system.cpu12.iq.iqInstsAdded                  2493722                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu12.iq.iqNonSpecInstsAdded              1113                       # Number of non-speculative instructions added to the IQ
system.cpu12.iq.iqInstsIssued                 4293935                       # Number of instructions issued
system.cpu12.iq.iqSquashedInstsIssued             585                       # Number of squashed instructions issued
system.cpu12.iq.iqSquashedInstsExamined         37393                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu12.iq.iqSquashedOperandsExamined       100890                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu12.iq.iqSquashedNonSpecRemoved           18                       # Number of squashed non-spec instructions that were removed
system.cpu12.iq.issued_per_cycle::samples      2580517                       # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::mean       1.663982                       # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::stdev      1.890858                       # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::0            971072     37.63%     37.63% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::1            657609     25.48%     63.11% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::2            191909      7.44%     70.55% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::3            232686      9.02%     79.57% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::4            222770      8.63%     88.20% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::5            221373      8.58%     96.78% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::6             29558      1.15%     97.93% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::7             49163      1.91%     99.83% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::8              4377      0.17%    100.00% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::total       2580517                       # Number of insts issued each cycle
system.cpu12.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu12.iq.fu_full::IntAlu                 37075      8.70%      8.70% # attempts to use FU when none available
system.cpu12.iq.fu_full::IntMult                   39      0.01%      8.71% # attempts to use FU when none available
system.cpu12.iq.fu_full::IntDiv                     0      0.00%      8.71% # attempts to use FU when none available
system.cpu12.iq.fu_full::FloatAdd                   0      0.00%      8.71% # attempts to use FU when none available
system.cpu12.iq.fu_full::FloatCmp                   0      0.00%      8.71% # attempts to use FU when none available
system.cpu12.iq.fu_full::FloatCvt                   0      0.00%      8.71% # attempts to use FU when none available
system.cpu12.iq.fu_full::FloatMult                  0      0.00%      8.71% # attempts to use FU when none available
system.cpu12.iq.fu_full::FloatDiv                   0      0.00%      8.71% # attempts to use FU when none available
system.cpu12.iq.fu_full::FloatSqrt                  0      0.00%      8.71% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdAdd                    0      0.00%      8.71% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdAddAcc                 0      0.00%      8.71% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdAlu                    0      0.00%      8.71% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdCmp                    0      0.00%      8.71% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdCvt                    0      0.00%      8.71% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdMisc                   0      0.00%      8.71% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdMult                   0      0.00%      8.71% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdMultAcc                0      0.00%      8.71% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdShift                  0      0.00%      8.71% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdShiftAcc               0      0.00%      8.71% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdSqrt                   0      0.00%      8.71% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatAdd               0      0.00%      8.71% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatAlu               0      0.00%      8.71% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatCmp               0      0.00%      8.71% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatCvt               0      0.00%      8.71% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatDiv               0      0.00%      8.71% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatMisc              0      0.00%      8.71% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatMult              0      0.00%      8.71% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatMultAcc            0      0.00%      8.71% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatSqrt              0      0.00%      8.71% # attempts to use FU when none available
system.cpu12.iq.fu_full::MemRead               388591     91.16%     99.87% # attempts to use FU when none available
system.cpu12.iq.fu_full::MemWrite                 553      0.13%    100.00% # attempts to use FU when none available
system.cpu12.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu12.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu12.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu12.iq.FU_type_0::IntAlu             1471103     34.26%     34.26% # Type of FU issued
system.cpu12.iq.FU_type_0::IntMult             393220      9.16%     43.42% # Type of FU issued
system.cpu12.iq.FU_type_0::IntDiv                   0      0.00%     43.42% # Type of FU issued
system.cpu12.iq.FU_type_0::FloatAdd                 0      0.00%     43.42% # Type of FU issued
system.cpu12.iq.FU_type_0::FloatCmp                 0      0.00%     43.42% # Type of FU issued
system.cpu12.iq.FU_type_0::FloatCvt                 0      0.00%     43.42% # Type of FU issued
system.cpu12.iq.FU_type_0::FloatMult                0      0.00%     43.42% # Type of FU issued
system.cpu12.iq.FU_type_0::FloatDiv                 0      0.00%     43.42% # Type of FU issued
system.cpu12.iq.FU_type_0::FloatSqrt                0      0.00%     43.42% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdAdd                  0      0.00%     43.42% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdAddAcc               0      0.00%     43.42% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdAlu                  0      0.00%     43.42% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdCmp                  0      0.00%     43.42% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdCvt                  0      0.00%     43.42% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdMisc                 0      0.00%     43.42% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdMult                 0      0.00%     43.42% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdMultAcc              0      0.00%     43.42% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdShift                0      0.00%     43.42% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdShiftAcc             0      0.00%     43.42% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdSqrt                 0      0.00%     43.42% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatAdd             0      0.00%     43.42% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatAlu             0      0.00%     43.42% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatCmp             0      0.00%     43.42% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatCvt             0      0.00%     43.42% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatDiv             0      0.00%     43.42% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatMisc            0      0.00%     43.42% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatMult            0      0.00%     43.42% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     43.42% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatSqrt            0      0.00%     43.42% # Type of FU issued
system.cpu12.iq.FU_type_0::MemRead            2416575     56.28%     99.70% # Type of FU issued
system.cpu12.iq.FU_type_0::MemWrite             13037      0.30%    100.00% # Type of FU issued
system.cpu12.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu12.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu12.iq.FU_type_0::total              4293935                       # Type of FU issued
system.cpu12.iq.rate                         1.663319                       # Inst issue rate
system.cpu12.iq.fu_busy_cnt                    426258                       # FU busy when requested
system.cpu12.iq.fu_busy_rate                 0.099270                       # FU busy rate (busy events/executed inst)
system.cpu12.iq.int_inst_queue_reads         11595230                       # Number of integer instruction queue reads
system.cpu12.iq.int_inst_queue_writes         2532242                       # Number of integer instruction queue writes
system.cpu12.iq.int_inst_queue_wakeup_accesses      2473594                       # Number of integer instruction queue wakeup accesses
system.cpu12.iq.fp_inst_queue_reads                 0                       # Number of floating instruction queue reads
system.cpu12.iq.fp_inst_queue_writes                0                       # Number of floating instruction queue writes
system.cpu12.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu12.iq.int_alu_accesses              4720193                       # Number of integer alu accesses
system.cpu12.iq.fp_alu_accesses                     0                       # Number of floating point alu accesses
system.cpu12.iew.lsq.thread0.forwLoads             13                       # Number of loads that had data forwarded from stores
system.cpu12.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu12.iew.lsq.thread0.squashedLoads         4867                       # Number of loads squashed
system.cpu12.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu12.iew.lsq.thread0.memOrderViolation           14                       # Number of memory ordering violations
system.cpu12.iew.lsq.thread0.squashedStores          406                       # Number of stores squashed
system.cpu12.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu12.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu12.iew.lsq.thread0.rescheduledLoads          551                       # Number of loads that were rescheduled
system.cpu12.iew.lsq.thread0.cacheBlocked      1819185                       # Number of times an access to memory failed due to the cache being blocked
system.cpu12.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu12.iew.iewSquashCycles                 2191                       # Number of cycles IEW is squashing
system.cpu12.iew.iewBlockCycles                289438                       # Number of cycles IEW is blocking
system.cpu12.iew.iewUnblockCycles               26124                       # Number of cycles IEW is unblocking
system.cpu12.iew.iewDispatchedInsts           2494838                       # Number of instructions dispatched to IQ
system.cpu12.iew.iewDispSquashedInsts             105                       # Number of squashed instructions skipped by dispatch
system.cpu12.iew.iewDispLoadInsts              598917                       # Number of dispatched load instructions
system.cpu12.iew.iewDispStoreInsts              13270                       # Number of dispatched store instructions
system.cpu12.iew.iewDispNonSpecInsts              555                       # Number of dispatched non-speculative instructions
system.cpu12.iew.iewIQFullEvents                 6089                       # Number of times the IQ has become full, causing a stall
system.cpu12.iew.iewLSQFullEvents                 482                       # Number of times the LSQ has become full, causing a stall
system.cpu12.iew.memOrderViolationEvents           14                       # Number of memory order violations
system.cpu12.iew.predictedTakenIncorrect         1578                       # Number of branches that were predicted taken incorrectly
system.cpu12.iew.predictedNotTakenIncorrect           71                       # Number of branches that were predicted not taken incorrectly
system.cpu12.iew.branchMispredicts               1649                       # Number of branch mispredicts detected at execute
system.cpu12.iew.iewExecutedInsts             4293212                       # Number of executed instructions
system.cpu12.iew.iewExecLoadInsts             2415985                       # Number of load instructions executed
system.cpu12.iew.iewExecSquashedInsts             723                       # Number of squashed instructions skipped in execute
system.cpu12.iew.exec_swp                           0                       # number of swp insts executed
system.cpu12.iew.exec_nop                           3                       # number of nop insts executed
system.cpu12.iew.exec_refs                    2428981                       # number of memory reference insts executed
system.cpu12.iew.exec_branches                 248934                       # Number of branches executed
system.cpu12.iew.exec_stores                    12996                       # Number of stores executed
system.cpu12.iew.exec_rate                   1.663039                       # Inst execution rate
system.cpu12.iew.wb_sent                      2474697                       # cumulative count of insts sent to commit
system.cpu12.iew.wb_count                     2473594                       # cumulative count of insts written-back
system.cpu12.iew.wb_producers                 1712762                       # num instructions producing a value
system.cpu12.iew.wb_consumers                 2619948                       # num instructions consuming a value
system.cpu12.iew.wb_penalized                       0                       # number of instrctions required to write to 'other' IQ
system.cpu12.iew.wb_rate                     0.958183                       # insts written-back per cycle
system.cpu12.iew.wb_fanout                   0.653739                       # average fanout of values written-back
system.cpu12.iew.wb_penalized_rate                  0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu12.commit.commitSquashedInsts         37383                       # The number of squashed insts skipped by commit
system.cpu12.commit.commitNonSpecStalls          1095                       # The number of times commit has been forced to stall to communicate backwards
system.cpu12.commit.branchMispredicts            1644                       # The number of times a branch was mispredicted
system.cpu12.commit.committed_per_cycle::samples      2574321                       # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::mean     0.954598                       # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::stdev     1.720882                       # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::0      1601578     62.21%     62.21% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::1       396819     15.41%     77.63% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::2       252947      9.83%     87.45% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::3       126433      4.91%     92.37% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::4         5639      0.22%     92.58% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::5       121024      4.70%     97.29% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::6         2125      0.08%     97.37% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::7         7044      0.27%     97.64% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::8        60712      2.36%    100.00% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::total      2574321                       # Number of insts commited each cycle
system.cpu12.commit.committedInsts            2440737                       # Number of instructions committed
system.cpu12.commit.committedOps              2457442                       # Number of ops (including micro ops) committed
system.cpu12.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu12.commit.refs                       606914                       # Number of memory references committed
system.cpu12.commit.loads                      594050                       # Number of loads committed
system.cpu12.commit.membars                       546                       # Number of memory barriers committed
system.cpu12.commit.branches                   246034                       # Number of branches committed
system.cpu12.commit.fp_insts                        0                       # Number of committed floating point instructions.
system.cpu12.commit.int_insts                 2214114                       # Number of committed integer instructions.
system.cpu12.commit.function_calls               1626                       # Number of function calls committed.
system.cpu12.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu12.commit.op_class_0::IntAlu        1457309     59.30%     59.30% # Class of committed instruction
system.cpu12.commit.op_class_0::IntMult        393219     16.00%     75.30% # Class of committed instruction
system.cpu12.commit.op_class_0::IntDiv              0      0.00%     75.30% # Class of committed instruction
system.cpu12.commit.op_class_0::FloatAdd            0      0.00%     75.30% # Class of committed instruction
system.cpu12.commit.op_class_0::FloatCmp            0      0.00%     75.30% # Class of committed instruction
system.cpu12.commit.op_class_0::FloatCvt            0      0.00%     75.30% # Class of committed instruction
system.cpu12.commit.op_class_0::FloatMult            0      0.00%     75.30% # Class of committed instruction
system.cpu12.commit.op_class_0::FloatDiv            0      0.00%     75.30% # Class of committed instruction
system.cpu12.commit.op_class_0::FloatSqrt            0      0.00%     75.30% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdAdd             0      0.00%     75.30% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdAddAcc            0      0.00%     75.30% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdAlu             0      0.00%     75.30% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdCmp             0      0.00%     75.30% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdCvt             0      0.00%     75.30% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdMisc            0      0.00%     75.30% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdMult            0      0.00%     75.30% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdMultAcc            0      0.00%     75.30% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdShift            0      0.00%     75.30% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdShiftAcc            0      0.00%     75.30% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdSqrt            0      0.00%     75.30% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatAdd            0      0.00%     75.30% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatAlu            0      0.00%     75.30% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatCmp            0      0.00%     75.30% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatCvt            0      0.00%     75.30% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatDiv            0      0.00%     75.30% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatMisc            0      0.00%     75.30% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatMult            0      0.00%     75.30% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatMultAcc            0      0.00%     75.30% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatSqrt            0      0.00%     75.30% # Class of committed instruction
system.cpu12.commit.op_class_0::MemRead        594050     24.17%     99.48% # Class of committed instruction
system.cpu12.commit.op_class_0::MemWrite        12864      0.52%    100.00% # Class of committed instruction
system.cpu12.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu12.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu12.commit.op_class_0::total         2457442                       # Class of committed instruction
system.cpu12.commit.bw_lim_events               60712                       # number cycles where commit BW limit reached
system.cpu12.rob.rob_reads                    5001440                       # The number of ROB reads
system.cpu12.rob.rob_writes                   4995870                       # The number of ROB writes
system.cpu12.timesIdled                            20                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu12.idleCycles                          1029                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu12.quiesceCycles                     408207                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu12.committedInsts                   2440737                       # Number of Instructions Simulated
system.cpu12.committedOps                     2457442                       # Number of Ops (including micro ops) Simulated
system.cpu12.cpi                             1.057691                       # CPI: Cycles Per Instruction
system.cpu12.cpi_total                       1.057691                       # CPI: Total CPI of All Threads
system.cpu12.ipc                             0.945456                       # IPC: Instructions Per Cycle
system.cpu12.ipc_total                       0.945456                       # IPC: Total IPC of All Threads
system.cpu12.int_regfile_reads                6166787                       # number of integer regfile reads
system.cpu12.int_regfile_writes               2047984                       # number of integer regfile writes
system.cpu12.fp_regfile_writes                    160                       # number of floating regfile writes
system.cpu12.cc_regfile_reads                14672064                       # number of cc regfile reads
system.cpu12.cc_regfile_writes                1470756                       # number of cc regfile writes
system.cpu12.misc_regfile_reads                634245                       # number of misc regfile reads
system.cpu12.misc_regfile_writes                   52                       # number of misc regfile writes
system.cpu12.dcache.tags.replacements          132404                       # number of replacements
system.cpu12.dcache.tags.tagsinuse         836.952617                       # Cycle average of tags in use
system.cpu12.dcache.tags.total_refs            340220                       # Total number of references to valid blocks.
system.cpu12.dcache.tags.sampled_refs          133426                       # Sample count of references to valid blocks.
system.cpu12.dcache.tags.avg_refs            2.549878                       # Average number of references to valid blocks.
system.cpu12.dcache.tags.warmup_cycle       349074001                       # Cycle when the warmup percentage was hit.
system.cpu12.dcache.tags.occ_blocks::cpu12.data   836.952617                       # Average occupied blocks per requestor
system.cpu12.dcache.tags.occ_percent::cpu12.data     0.817337                       # Average percentage of cache occupancy
system.cpu12.dcache.tags.occ_percent::total     0.817337                       # Average percentage of cache occupancy
system.cpu12.dcache.tags.occ_task_id_blocks::1024         1022                       # Occupied blocks per task id
system.cpu12.dcache.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.cpu12.dcache.tags.age_task_id_blocks_1024::1          385                       # Occupied blocks per task id
system.cpu12.dcache.tags.age_task_id_blocks_1024::2          633                       # Occupied blocks per task id
system.cpu12.dcache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu12.dcache.tags.tag_accesses         1355277                       # Number of tag accesses
system.cpu12.dcache.tags.data_accesses        1355277                       # Number of data accesses
system.cpu12.dcache.ReadReq_hits::cpu12.data       329433                       # number of ReadReq hits
system.cpu12.dcache.ReadReq_hits::total        329433                       # number of ReadReq hits
system.cpu12.dcache.WriteReq_hits::cpu12.data        10780                       # number of WriteReq hits
system.cpu12.dcache.WriteReq_hits::total        10780                       # number of WriteReq hits
system.cpu12.dcache.SoftPFReq_hits::cpu12.data            2                       # number of SoftPFReq hits
system.cpu12.dcache.SoftPFReq_hits::total            2                       # number of SoftPFReq hits
system.cpu12.dcache.LoadLockedReq_hits::cpu12.data            1                       # number of LoadLockedReq hits
system.cpu12.dcache.LoadLockedReq_hits::total            1                       # number of LoadLockedReq hits
system.cpu12.dcache.demand_hits::cpu12.data       340213                       # number of demand (read+write) hits
system.cpu12.dcache.demand_hits::total         340213                       # number of demand (read+write) hits
system.cpu12.dcache.overall_hits::cpu12.data       340215                       # number of overall hits
system.cpu12.dcache.overall_hits::total        340215                       # number of overall hits
system.cpu12.dcache.ReadReq_misses::cpu12.data       268612                       # number of ReadReq misses
system.cpu12.dcache.ReadReq_misses::total       268612                       # number of ReadReq misses
system.cpu12.dcache.WriteReq_misses::cpu12.data         2070                       # number of WriteReq misses
system.cpu12.dcache.WriteReq_misses::total         2070                       # number of WriteReq misses
system.cpu12.dcache.SoftPFReq_misses::cpu12.data            4                       # number of SoftPFReq misses
system.cpu12.dcache.SoftPFReq_misses::total            4                       # number of SoftPFReq misses
system.cpu12.dcache.LoadLockedReq_misses::cpu12.data           11                       # number of LoadLockedReq misses
system.cpu12.dcache.LoadLockedReq_misses::total           11                       # number of LoadLockedReq misses
system.cpu12.dcache.StoreCondReq_misses::cpu12.data            4                       # number of StoreCondReq misses
system.cpu12.dcache.StoreCondReq_misses::total            4                       # number of StoreCondReq misses
system.cpu12.dcache.demand_misses::cpu12.data       270682                       # number of demand (read+write) misses
system.cpu12.dcache.demand_misses::total       270682                       # number of demand (read+write) misses
system.cpu12.dcache.overall_misses::cpu12.data       270686                       # number of overall misses
system.cpu12.dcache.overall_misses::total       270686                       # number of overall misses
system.cpu12.dcache.ReadReq_miss_latency::cpu12.data   8763937446                       # number of ReadReq miss cycles
system.cpu12.dcache.ReadReq_miss_latency::total   8763937446                       # number of ReadReq miss cycles
system.cpu12.dcache.WriteReq_miss_latency::cpu12.data    119354061                       # number of WriteReq miss cycles
system.cpu12.dcache.WriteReq_miss_latency::total    119354061                       # number of WriteReq miss cycles
system.cpu12.dcache.LoadLockedReq_miss_latency::cpu12.data        54998                       # number of LoadLockedReq miss cycles
system.cpu12.dcache.LoadLockedReq_miss_latency::total        54998                       # number of LoadLockedReq miss cycles
system.cpu12.dcache.StoreCondReq_miss_latency::cpu12.data        12500                       # number of StoreCondReq miss cycles
system.cpu12.dcache.StoreCondReq_miss_latency::total        12500                       # number of StoreCondReq miss cycles
system.cpu12.dcache.StoreCondFailReq_miss_latency::cpu12.data         5000                       # number of StoreCondFailReq miss cycles
system.cpu12.dcache.StoreCondFailReq_miss_latency::total         5000                       # number of StoreCondFailReq miss cycles
system.cpu12.dcache.demand_miss_latency::cpu12.data   8883291507                       # number of demand (read+write) miss cycles
system.cpu12.dcache.demand_miss_latency::total   8883291507                       # number of demand (read+write) miss cycles
system.cpu12.dcache.overall_miss_latency::cpu12.data   8883291507                       # number of overall miss cycles
system.cpu12.dcache.overall_miss_latency::total   8883291507                       # number of overall miss cycles
system.cpu12.dcache.ReadReq_accesses::cpu12.data       598045                       # number of ReadReq accesses(hits+misses)
system.cpu12.dcache.ReadReq_accesses::total       598045                       # number of ReadReq accesses(hits+misses)
system.cpu12.dcache.WriteReq_accesses::cpu12.data        12850                       # number of WriteReq accesses(hits+misses)
system.cpu12.dcache.WriteReq_accesses::total        12850                       # number of WriteReq accesses(hits+misses)
system.cpu12.dcache.SoftPFReq_accesses::cpu12.data            6                       # number of SoftPFReq accesses(hits+misses)
system.cpu12.dcache.SoftPFReq_accesses::total            6                       # number of SoftPFReq accesses(hits+misses)
system.cpu12.dcache.LoadLockedReq_accesses::cpu12.data           12                       # number of LoadLockedReq accesses(hits+misses)
system.cpu12.dcache.LoadLockedReq_accesses::total           12                       # number of LoadLockedReq accesses(hits+misses)
system.cpu12.dcache.StoreCondReq_accesses::cpu12.data            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu12.dcache.StoreCondReq_accesses::total            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu12.dcache.demand_accesses::cpu12.data       610895                       # number of demand (read+write) accesses
system.cpu12.dcache.demand_accesses::total       610895                       # number of demand (read+write) accesses
system.cpu12.dcache.overall_accesses::cpu12.data       610901                       # number of overall (read+write) accesses
system.cpu12.dcache.overall_accesses::total       610901                       # number of overall (read+write) accesses
system.cpu12.dcache.ReadReq_miss_rate::cpu12.data     0.449150                       # miss rate for ReadReq accesses
system.cpu12.dcache.ReadReq_miss_rate::total     0.449150                       # miss rate for ReadReq accesses
system.cpu12.dcache.WriteReq_miss_rate::cpu12.data     0.161089                       # miss rate for WriteReq accesses
system.cpu12.dcache.WriteReq_miss_rate::total     0.161089                       # miss rate for WriteReq accesses
system.cpu12.dcache.SoftPFReq_miss_rate::cpu12.data     0.666667                       # miss rate for SoftPFReq accesses
system.cpu12.dcache.SoftPFReq_miss_rate::total     0.666667                       # miss rate for SoftPFReq accesses
system.cpu12.dcache.LoadLockedReq_miss_rate::cpu12.data     0.916667                       # miss rate for LoadLockedReq accesses
system.cpu12.dcache.LoadLockedReq_miss_rate::total     0.916667                       # miss rate for LoadLockedReq accesses
system.cpu12.dcache.StoreCondReq_miss_rate::cpu12.data            1                       # miss rate for StoreCondReq accesses
system.cpu12.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu12.dcache.demand_miss_rate::cpu12.data     0.443091                       # miss rate for demand accesses
system.cpu12.dcache.demand_miss_rate::total     0.443091                       # miss rate for demand accesses
system.cpu12.dcache.overall_miss_rate::cpu12.data     0.443093                       # miss rate for overall accesses
system.cpu12.dcache.overall_miss_rate::total     0.443093                       # miss rate for overall accesses
system.cpu12.dcache.ReadReq_avg_miss_latency::cpu12.data 32626.753257                       # average ReadReq miss latency
system.cpu12.dcache.ReadReq_avg_miss_latency::total 32626.753257                       # average ReadReq miss latency
system.cpu12.dcache.WriteReq_avg_miss_latency::cpu12.data 57658.966667                       # average WriteReq miss latency
system.cpu12.dcache.WriteReq_avg_miss_latency::total 57658.966667                       # average WriteReq miss latency
system.cpu12.dcache.LoadLockedReq_avg_miss_latency::cpu12.data  4999.818182                       # average LoadLockedReq miss latency
system.cpu12.dcache.LoadLockedReq_avg_miss_latency::total  4999.818182                       # average LoadLockedReq miss latency
system.cpu12.dcache.StoreCondReq_avg_miss_latency::cpu12.data         3125                       # average StoreCondReq miss latency
system.cpu12.dcache.StoreCondReq_avg_miss_latency::total         3125                       # average StoreCondReq miss latency
system.cpu12.dcache.StoreCondFailReq_avg_miss_latency::cpu12.data          inf                       # average StoreCondFailReq miss latency
system.cpu12.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu12.dcache.demand_avg_miss_latency::cpu12.data 32818.183355                       # average overall miss latency
system.cpu12.dcache.demand_avg_miss_latency::total 32818.183355                       # average overall miss latency
system.cpu12.dcache.overall_avg_miss_latency::cpu12.data 32817.698392                       # average overall miss latency
system.cpu12.dcache.overall_avg_miss_latency::total 32817.698392                       # average overall miss latency
system.cpu12.dcache.blocked_cycles::no_mshrs      2144615                       # number of cycles access was blocked
system.cpu12.dcache.blocked_cycles::no_targets          183                       # number of cycles access was blocked
system.cpu12.dcache.blocked::no_mshrs          132827                       # number of cycles access was blocked
system.cpu12.dcache.blocked::no_targets             2                       # number of cycles access was blocked
system.cpu12.dcache.avg_blocked_cycles::no_mshrs    16.145927                       # average number of cycles each access was blocked
system.cpu12.dcache.avg_blocked_cycles::no_targets    91.500000                       # average number of cycles each access was blocked
system.cpu12.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu12.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu12.dcache.writebacks::writebacks         6286                       # number of writebacks
system.cpu12.dcache.writebacks::total            6286                       # number of writebacks
system.cpu12.dcache.ReadReq_mshr_hits::cpu12.data       136214                       # number of ReadReq MSHR hits
system.cpu12.dcache.ReadReq_mshr_hits::total       136214                       # number of ReadReq MSHR hits
system.cpu12.dcache.WriteReq_mshr_hits::cpu12.data         1039                       # number of WriteReq MSHR hits
system.cpu12.dcache.WriteReq_mshr_hits::total         1039                       # number of WriteReq MSHR hits
system.cpu12.dcache.demand_mshr_hits::cpu12.data       137253                       # number of demand (read+write) MSHR hits
system.cpu12.dcache.demand_mshr_hits::total       137253                       # number of demand (read+write) MSHR hits
system.cpu12.dcache.overall_mshr_hits::cpu12.data       137253                       # number of overall MSHR hits
system.cpu12.dcache.overall_mshr_hits::total       137253                       # number of overall MSHR hits
system.cpu12.dcache.ReadReq_mshr_misses::cpu12.data       132398                       # number of ReadReq MSHR misses
system.cpu12.dcache.ReadReq_mshr_misses::total       132398                       # number of ReadReq MSHR misses
system.cpu12.dcache.WriteReq_mshr_misses::cpu12.data         1031                       # number of WriteReq MSHR misses
system.cpu12.dcache.WriteReq_mshr_misses::total         1031                       # number of WriteReq MSHR misses
system.cpu12.dcache.SoftPFReq_mshr_misses::cpu12.data            3                       # number of SoftPFReq MSHR misses
system.cpu12.dcache.SoftPFReq_mshr_misses::total            3                       # number of SoftPFReq MSHR misses
system.cpu12.dcache.LoadLockedReq_mshr_misses::cpu12.data           11                       # number of LoadLockedReq MSHR misses
system.cpu12.dcache.LoadLockedReq_mshr_misses::total           11                       # number of LoadLockedReq MSHR misses
system.cpu12.dcache.StoreCondReq_mshr_misses::cpu12.data            4                       # number of StoreCondReq MSHR misses
system.cpu12.dcache.StoreCondReq_mshr_misses::total            4                       # number of StoreCondReq MSHR misses
system.cpu12.dcache.demand_mshr_misses::cpu12.data       133429                       # number of demand (read+write) MSHR misses
system.cpu12.dcache.demand_mshr_misses::total       133429                       # number of demand (read+write) MSHR misses
system.cpu12.dcache.overall_mshr_misses::cpu12.data       133432                       # number of overall MSHR misses
system.cpu12.dcache.overall_mshr_misses::total       133432                       # number of overall MSHR misses
system.cpu12.dcache.ReadReq_mshr_miss_latency::cpu12.data   4701788312                       # number of ReadReq MSHR miss cycles
system.cpu12.dcache.ReadReq_mshr_miss_latency::total   4701788312                       # number of ReadReq MSHR miss cycles
system.cpu12.dcache.WriteReq_mshr_miss_latency::cpu12.data     61618157                       # number of WriteReq MSHR miss cycles
system.cpu12.dcache.WriteReq_mshr_miss_latency::total     61618157                       # number of WriteReq MSHR miss cycles
system.cpu12.dcache.SoftPFReq_mshr_miss_latency::cpu12.data        16500                       # number of SoftPFReq MSHR miss cycles
system.cpu12.dcache.SoftPFReq_mshr_miss_latency::total        16500                       # number of SoftPFReq MSHR miss cycles
system.cpu12.dcache.LoadLockedReq_mshr_miss_latency::cpu12.data        37502                       # number of LoadLockedReq MSHR miss cycles
system.cpu12.dcache.LoadLockedReq_mshr_miss_latency::total        37502                       # number of LoadLockedReq MSHR miss cycles
system.cpu12.dcache.StoreCondReq_mshr_miss_latency::cpu12.data         8000                       # number of StoreCondReq MSHR miss cycles
system.cpu12.dcache.StoreCondReq_mshr_miss_latency::total         8000                       # number of StoreCondReq MSHR miss cycles
system.cpu12.dcache.StoreCondFailReq_mshr_miss_latency::cpu12.data         3500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu12.dcache.StoreCondFailReq_mshr_miss_latency::total         3500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu12.dcache.demand_mshr_miss_latency::cpu12.data   4763406469                       # number of demand (read+write) MSHR miss cycles
system.cpu12.dcache.demand_mshr_miss_latency::total   4763406469                       # number of demand (read+write) MSHR miss cycles
system.cpu12.dcache.overall_mshr_miss_latency::cpu12.data   4763422969                       # number of overall MSHR miss cycles
system.cpu12.dcache.overall_mshr_miss_latency::total   4763422969                       # number of overall MSHR miss cycles
system.cpu12.dcache.ReadReq_mshr_miss_rate::cpu12.data     0.221385                       # mshr miss rate for ReadReq accesses
system.cpu12.dcache.ReadReq_mshr_miss_rate::total     0.221385                       # mshr miss rate for ReadReq accesses
system.cpu12.dcache.WriteReq_mshr_miss_rate::cpu12.data     0.080233                       # mshr miss rate for WriteReq accesses
system.cpu12.dcache.WriteReq_mshr_miss_rate::total     0.080233                       # mshr miss rate for WriteReq accesses
system.cpu12.dcache.SoftPFReq_mshr_miss_rate::cpu12.data     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu12.dcache.SoftPFReq_mshr_miss_rate::total     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu12.dcache.LoadLockedReq_mshr_miss_rate::cpu12.data     0.916667                       # mshr miss rate for LoadLockedReq accesses
system.cpu12.dcache.LoadLockedReq_mshr_miss_rate::total     0.916667                       # mshr miss rate for LoadLockedReq accesses
system.cpu12.dcache.StoreCondReq_mshr_miss_rate::cpu12.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu12.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu12.dcache.demand_mshr_miss_rate::cpu12.data     0.218416                       # mshr miss rate for demand accesses
system.cpu12.dcache.demand_mshr_miss_rate::total     0.218416                       # mshr miss rate for demand accesses
system.cpu12.dcache.overall_mshr_miss_rate::cpu12.data     0.218418                       # mshr miss rate for overall accesses
system.cpu12.dcache.overall_mshr_miss_rate::total     0.218418                       # mshr miss rate for overall accesses
system.cpu12.dcache.ReadReq_avg_mshr_miss_latency::cpu12.data 35512.532757                       # average ReadReq mshr miss latency
system.cpu12.dcache.ReadReq_avg_mshr_miss_latency::total 35512.532757                       # average ReadReq mshr miss latency
system.cpu12.dcache.WriteReq_avg_mshr_miss_latency::cpu12.data 59765.428710                       # average WriteReq mshr miss latency
system.cpu12.dcache.WriteReq_avg_mshr_miss_latency::total 59765.428710                       # average WriteReq mshr miss latency
system.cpu12.dcache.SoftPFReq_avg_mshr_miss_latency::cpu12.data         5500                       # average SoftPFReq mshr miss latency
system.cpu12.dcache.SoftPFReq_avg_mshr_miss_latency::total         5500                       # average SoftPFReq mshr miss latency
system.cpu12.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu12.data  3409.272727                       # average LoadLockedReq mshr miss latency
system.cpu12.dcache.LoadLockedReq_avg_mshr_miss_latency::total  3409.272727                       # average LoadLockedReq mshr miss latency
system.cpu12.dcache.StoreCondReq_avg_mshr_miss_latency::cpu12.data         2000                       # average StoreCondReq mshr miss latency
system.cpu12.dcache.StoreCondReq_avg_mshr_miss_latency::total         2000                       # average StoreCondReq mshr miss latency
system.cpu12.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu12.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu12.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu12.dcache.demand_avg_mshr_miss_latency::cpu12.data 35699.933815                       # average overall mshr miss latency
system.cpu12.dcache.demand_avg_mshr_miss_latency::total 35699.933815                       # average overall mshr miss latency
system.cpu12.dcache.overall_avg_mshr_miss_latency::cpu12.data 35699.254819                       # average overall mshr miss latency
system.cpu12.dcache.overall_avg_mshr_miss_latency::total 35699.254819                       # average overall mshr miss latency
system.cpu12.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu12.icache.tags.replacements               0                       # number of replacements
system.cpu12.icache.tags.tagsinuse          43.265485                       # Cycle average of tags in use
system.cpu12.icache.tags.total_refs            280817                       # Total number of references to valid blocks.
system.cpu12.icache.tags.sampled_refs              55                       # Sample count of references to valid blocks.
system.cpu12.icache.tags.avg_refs         5105.763636                       # Average number of references to valid blocks.
system.cpu12.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu12.icache.tags.occ_blocks::cpu12.inst    43.265485                       # Average occupied blocks per requestor
system.cpu12.icache.tags.occ_percent::cpu12.inst     0.084503                       # Average percentage of cache occupancy
system.cpu12.icache.tags.occ_percent::total     0.084503                       # Average percentage of cache occupancy
system.cpu12.icache.tags.occ_task_id_blocks::1024           55                       # Occupied blocks per task id
system.cpu12.icache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu12.icache.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.cpu12.icache.tags.age_task_id_blocks_1024::3           50                       # Occupied blocks per task id
system.cpu12.icache.tags.occ_task_id_percent::1024     0.107422                       # Percentage of cache occupancy per task id
system.cpu12.icache.tags.tag_accesses          561829                       # Number of tag accesses
system.cpu12.icache.tags.data_accesses         561829                       # Number of data accesses
system.cpu12.icache.ReadReq_hits::cpu12.inst       280817                       # number of ReadReq hits
system.cpu12.icache.ReadReq_hits::total        280817                       # number of ReadReq hits
system.cpu12.icache.demand_hits::cpu12.inst       280817                       # number of demand (read+write) hits
system.cpu12.icache.demand_hits::total         280817                       # number of demand (read+write) hits
system.cpu12.icache.overall_hits::cpu12.inst       280817                       # number of overall hits
system.cpu12.icache.overall_hits::total        280817                       # number of overall hits
system.cpu12.icache.ReadReq_misses::cpu12.inst           70                       # number of ReadReq misses
system.cpu12.icache.ReadReq_misses::total           70                       # number of ReadReq misses
system.cpu12.icache.demand_misses::cpu12.inst           70                       # number of demand (read+write) misses
system.cpu12.icache.demand_misses::total           70                       # number of demand (read+write) misses
system.cpu12.icache.overall_misses::cpu12.inst           70                       # number of overall misses
system.cpu12.icache.overall_misses::total           70                       # number of overall misses
system.cpu12.icache.ReadReq_miss_latency::cpu12.inst      1628713                       # number of ReadReq miss cycles
system.cpu12.icache.ReadReq_miss_latency::total      1628713                       # number of ReadReq miss cycles
system.cpu12.icache.demand_miss_latency::cpu12.inst      1628713                       # number of demand (read+write) miss cycles
system.cpu12.icache.demand_miss_latency::total      1628713                       # number of demand (read+write) miss cycles
system.cpu12.icache.overall_miss_latency::cpu12.inst      1628713                       # number of overall miss cycles
system.cpu12.icache.overall_miss_latency::total      1628713                       # number of overall miss cycles
system.cpu12.icache.ReadReq_accesses::cpu12.inst       280887                       # number of ReadReq accesses(hits+misses)
system.cpu12.icache.ReadReq_accesses::total       280887                       # number of ReadReq accesses(hits+misses)
system.cpu12.icache.demand_accesses::cpu12.inst       280887                       # number of demand (read+write) accesses
system.cpu12.icache.demand_accesses::total       280887                       # number of demand (read+write) accesses
system.cpu12.icache.overall_accesses::cpu12.inst       280887                       # number of overall (read+write) accesses
system.cpu12.icache.overall_accesses::total       280887                       # number of overall (read+write) accesses
system.cpu12.icache.ReadReq_miss_rate::cpu12.inst     0.000249                       # miss rate for ReadReq accesses
system.cpu12.icache.ReadReq_miss_rate::total     0.000249                       # miss rate for ReadReq accesses
system.cpu12.icache.demand_miss_rate::cpu12.inst     0.000249                       # miss rate for demand accesses
system.cpu12.icache.demand_miss_rate::total     0.000249                       # miss rate for demand accesses
system.cpu12.icache.overall_miss_rate::cpu12.inst     0.000249                       # miss rate for overall accesses
system.cpu12.icache.overall_miss_rate::total     0.000249                       # miss rate for overall accesses
system.cpu12.icache.ReadReq_avg_miss_latency::cpu12.inst 23267.328571                       # average ReadReq miss latency
system.cpu12.icache.ReadReq_avg_miss_latency::total 23267.328571                       # average ReadReq miss latency
system.cpu12.icache.demand_avg_miss_latency::cpu12.inst 23267.328571                       # average overall miss latency
system.cpu12.icache.demand_avg_miss_latency::total 23267.328571                       # average overall miss latency
system.cpu12.icache.overall_avg_miss_latency::cpu12.inst 23267.328571                       # average overall miss latency
system.cpu12.icache.overall_avg_miss_latency::total 23267.328571                       # average overall miss latency
system.cpu12.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu12.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu12.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu12.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu12.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu12.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu12.icache.fast_writes                     0                       # number of fast writes performed
system.cpu12.icache.cache_copies                    0                       # number of cache copies performed
system.cpu12.icache.ReadReq_mshr_hits::cpu12.inst           15                       # number of ReadReq MSHR hits
system.cpu12.icache.ReadReq_mshr_hits::total           15                       # number of ReadReq MSHR hits
system.cpu12.icache.demand_mshr_hits::cpu12.inst           15                       # number of demand (read+write) MSHR hits
system.cpu12.icache.demand_mshr_hits::total           15                       # number of demand (read+write) MSHR hits
system.cpu12.icache.overall_mshr_hits::cpu12.inst           15                       # number of overall MSHR hits
system.cpu12.icache.overall_mshr_hits::total           15                       # number of overall MSHR hits
system.cpu12.icache.ReadReq_mshr_misses::cpu12.inst           55                       # number of ReadReq MSHR misses
system.cpu12.icache.ReadReq_mshr_misses::total           55                       # number of ReadReq MSHR misses
system.cpu12.icache.demand_mshr_misses::cpu12.inst           55                       # number of demand (read+write) MSHR misses
system.cpu12.icache.demand_mshr_misses::total           55                       # number of demand (read+write) MSHR misses
system.cpu12.icache.overall_mshr_misses::cpu12.inst           55                       # number of overall MSHR misses
system.cpu12.icache.overall_mshr_misses::total           55                       # number of overall MSHR misses
system.cpu12.icache.ReadReq_mshr_miss_latency::cpu12.inst      1325027                       # number of ReadReq MSHR miss cycles
system.cpu12.icache.ReadReq_mshr_miss_latency::total      1325027                       # number of ReadReq MSHR miss cycles
system.cpu12.icache.demand_mshr_miss_latency::cpu12.inst      1325027                       # number of demand (read+write) MSHR miss cycles
system.cpu12.icache.demand_mshr_miss_latency::total      1325027                       # number of demand (read+write) MSHR miss cycles
system.cpu12.icache.overall_mshr_miss_latency::cpu12.inst      1325027                       # number of overall MSHR miss cycles
system.cpu12.icache.overall_mshr_miss_latency::total      1325027                       # number of overall MSHR miss cycles
system.cpu12.icache.ReadReq_mshr_miss_rate::cpu12.inst     0.000196                       # mshr miss rate for ReadReq accesses
system.cpu12.icache.ReadReq_mshr_miss_rate::total     0.000196                       # mshr miss rate for ReadReq accesses
system.cpu12.icache.demand_mshr_miss_rate::cpu12.inst     0.000196                       # mshr miss rate for demand accesses
system.cpu12.icache.demand_mshr_miss_rate::total     0.000196                       # mshr miss rate for demand accesses
system.cpu12.icache.overall_mshr_miss_rate::cpu12.inst     0.000196                       # mshr miss rate for overall accesses
system.cpu12.icache.overall_mshr_miss_rate::total     0.000196                       # mshr miss rate for overall accesses
system.cpu12.icache.ReadReq_avg_mshr_miss_latency::cpu12.inst 24091.400000                       # average ReadReq mshr miss latency
system.cpu12.icache.ReadReq_avg_mshr_miss_latency::total 24091.400000                       # average ReadReq mshr miss latency
system.cpu12.icache.demand_avg_mshr_miss_latency::cpu12.inst 24091.400000                       # average overall mshr miss latency
system.cpu12.icache.demand_avg_mshr_miss_latency::total 24091.400000                       # average overall mshr miss latency
system.cpu12.icache.overall_avg_mshr_miss_latency::cpu12.inst 24091.400000                       # average overall mshr miss latency
system.cpu12.icache.overall_avg_mshr_miss_latency::total 24091.400000                       # average overall mshr miss latency
system.cpu12.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu13.branchPred.lookups                269540                       # Number of BP lookups
system.cpu13.branchPred.condPredicted          264341                       # Number of conditional branches predicted
system.cpu13.branchPred.condIncorrect            1703                       # Number of conditional branches incorrect
system.cpu13.branchPred.BTBLookups             204493                       # Number of BTB lookups
system.cpu13.branchPred.BTBHits                204009                       # Number of BTB hits
system.cpu13.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu13.branchPred.BTBHitPct           99.763317                       # BTB Hit Percentage
system.cpu13.branchPred.usedRAS                  2772                       # Number of times the RAS was used to get a target.
system.cpu13.branchPred.RASInCorrect                1                       # Number of incorrect RAS predictions.
system.cpu13.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu13.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu13.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu13.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu13.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu13.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu13.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu13.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu13.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu13.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu13.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu13.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu13.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu13.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu13.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu13.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu13.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu13.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu13.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu13.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu13.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu13.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu13.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu13.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu13.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu13.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu13.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu13.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu13.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu13.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu13.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu13.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu13.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu13.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu13.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu13.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu13.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu13.dtb.inst_hits                          0                       # ITB inst hits
system.cpu13.dtb.inst_misses                        0                       # ITB inst misses
system.cpu13.dtb.read_hits                          0                       # DTB read hits
system.cpu13.dtb.read_misses                        0                       # DTB read misses
system.cpu13.dtb.write_hits                         0                       # DTB write hits
system.cpu13.dtb.write_misses                       0                       # DTB write misses
system.cpu13.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu13.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu13.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu13.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu13.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu13.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu13.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu13.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu13.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu13.dtb.read_accesses                      0                       # DTB read accesses
system.cpu13.dtb.write_accesses                     0                       # DTB write accesses
system.cpu13.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu13.dtb.hits                               0                       # DTB hits
system.cpu13.dtb.misses                             0                       # DTB misses
system.cpu13.dtb.accesses                           0                       # DTB accesses
system.cpu13.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu13.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu13.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu13.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu13.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu13.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu13.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu13.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu13.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu13.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu13.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu13.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu13.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu13.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu13.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu13.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu13.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu13.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu13.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu13.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu13.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu13.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu13.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu13.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu13.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu13.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu13.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu13.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu13.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu13.itb.walker.walks                       0                       # Table walker walks requested
system.cpu13.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu13.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu13.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu13.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu13.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu13.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu13.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu13.itb.inst_hits                          0                       # ITB inst hits
system.cpu13.itb.inst_misses                        0                       # ITB inst misses
system.cpu13.itb.read_hits                          0                       # DTB read hits
system.cpu13.itb.read_misses                        0                       # DTB read misses
system.cpu13.itb.write_hits                         0                       # DTB write hits
system.cpu13.itb.write_misses                       0                       # DTB write misses
system.cpu13.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu13.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu13.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu13.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu13.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu13.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu13.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu13.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu13.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu13.itb.read_accesses                      0                       # DTB read accesses
system.cpu13.itb.write_accesses                     0                       # DTB write accesses
system.cpu13.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu13.itb.hits                               0                       # DTB hits
system.cpu13.itb.misses                             0                       # DTB misses
system.cpu13.itb.accesses                           0                       # DTB accesses
system.cpu13.numCycles                        2581134                       # number of cpu cycles simulated
system.cpu13.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu13.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu13.fetch.icacheStallCycles           283374                       # Number of cycles fetch is stalled on an Icache miss
system.cpu13.fetch.Insts                      2577192                       # Number of instructions fetch has processed
system.cpu13.fetch.Branches                    269540                       # Number of branches that fetch encountered
system.cpu13.fetch.predictedBranches           206781                       # Number of branches that fetch has predicted taken
system.cpu13.fetch.Cycles                     2294405                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu13.fetch.SquashCycles                  4497                       # Number of cycles fetch has spent squashing
system.cpu13.fetch.MiscStallCycles                  1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu13.fetch.NoActiveThreadStallCycles            1                       # Number of stall cycles due to no active thread to fetch from
system.cpu13.fetch.PendingTrapStallCycles            6                       # Number of stall cycles due to pending traps
system.cpu13.fetch.CacheLines                  281036                       # Number of cache lines fetched
system.cpu13.fetch.IcacheSquashes                  83                       # Number of outstanding Icache misses that were squashed
system.cpu13.fetch.rateDist::samples          2580035                       # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::mean            1.008311                       # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::stdev           2.333976                       # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::0                2086568     80.87%     80.87% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::1                  61019      2.37%     83.24% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::2                  38337      1.49%     84.72% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::3                  36864      1.43%     86.15% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::4                  37818      1.47%     87.62% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::5                  48044      1.86%     89.48% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::6                  48710      1.89%     91.37% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::7                 111960      4.34%     95.71% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::8                 110715      4.29%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::total            2580035                       # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.branchRate                0.104427                       # Number of branch fetches per cycle
system.cpu13.fetch.rate                      0.998473                       # Number of inst fetches per cycle
system.cpu13.decode.IdleCycles                  98541                       # Number of cycles decode is idle
system.cpu13.decode.BlockedCycles             2158521                       # Number of cycles decode is blocked
system.cpu13.decode.RunCycles                   67564                       # Number of cycles decode is running
system.cpu13.decode.UnblockCycles              253189                       # Number of cycles decode is unblocking
system.cpu13.decode.SquashCycles                 2219                       # Number of cycles decode is squashing
system.cpu13.decode.BranchResolved               2315                       # Number of times decode resolved a branch
system.cpu13.decode.BranchMispred                  29                       # Number of times decode detected a branch misprediction
system.cpu13.decode.DecodedInsts              2521382                       # Number of instructions handled by decode
system.cpu13.decode.SquashedInsts                 109                       # Number of squashed instructions handled by decode
system.cpu13.rename.SquashCycles                 2219                       # Number of cycles rename is squashing
system.cpu13.rename.IdleCycles                 152825                       # Number of cycles rename is idle
system.cpu13.rename.BlockCycles               1110772                       # Number of cycles rename is blocking
system.cpu13.rename.serializeStallCycles        21270                       # count of cycles rename stalled for serializing inst
system.cpu13.rename.RunCycles                  226850                       # Number of cycles rename is running
system.cpu13.rename.UnblockCycles             1066098                       # Number of cycles rename is unblocking
system.cpu13.rename.RenamedInsts              2505495                       # Number of instructions processed by rename
system.cpu13.rename.ROBFullEvents                  17                       # Number of times rename has blocked due to ROB full
system.cpu13.rename.IQFullEvents              1014716                       # Number of times rename has blocked due to IQ full
system.cpu13.rename.LQFullEvents                13564                       # Number of times rename has blocked due to LQ full
system.cpu13.rename.RenamedOperands           3572768                       # Number of destination operands rename has renamed
system.cpu13.rename.RenameLookups            12317821                       # Number of register rename lookups that rename has made
system.cpu13.rename.int_rename_lookups        4005054                       # Number of integer rename lookups
system.cpu13.rename.CommittedMaps             3487395                       # Number of HB maps that are committed
system.cpu13.rename.UndoneMaps                  85358                       # Number of HB maps that are undone due to squashing
system.cpu13.rename.serializingInsts              575                       # count of serializing insts renamed
system.cpu13.rename.tempSerializingInsts          578                       # count of temporary serializing insts renamed
system.cpu13.rename.skidInsts                 1553667                       # count of insts added to the skid buffer
system.cpu13.memDep0.insertedLoads             598983                       # Number of loads inserted to the mem dependence unit.
system.cpu13.memDep0.insertedStores             13415                       # Number of stores inserted to the mem dependence unit.
system.cpu13.memDep0.conflictingLoads            6991                       # Number of conflicting loads.
system.cpu13.memDep0.conflictingStores           6554                       # Number of conflicting stores.
system.cpu13.iq.iqInstsAdded                  2493956                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu13.iq.iqNonSpecInstsAdded              1126                       # Number of non-speculative instructions added to the IQ
system.cpu13.iq.iqInstsIssued                 4294328                       # Number of instructions issued
system.cpu13.iq.iqSquashedInstsIssued             611                       # Number of squashed instructions issued
system.cpu13.iq.iqSquashedInstsExamined         37876                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu13.iq.iqSquashedOperandsExamined       102334                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu13.iq.iqSquashedNonSpecRemoved           33                       # Number of squashed non-spec instructions that were removed
system.cpu13.iq.issued_per_cycle::samples      2580035                       # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::mean       1.664446                       # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::stdev      1.890748                       # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::0            970816     37.63%     37.63% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::1            656842     25.46%     63.09% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::2            191773      7.43%     70.52% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::3            233993      9.07%     79.59% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::4            221713      8.59%     88.18% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::5            222169      8.61%     96.79% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::6             29236      1.13%     97.93% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::7             49096      1.90%     99.83% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::8              4397      0.17%    100.00% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::total       2580035                       # Number of insts issued each cycle
system.cpu13.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu13.iq.fu_full::IntAlu                 36991      8.68%      8.68% # attempts to use FU when none available
system.cpu13.iq.fu_full::IntMult                   31      0.01%      8.69% # attempts to use FU when none available
system.cpu13.iq.fu_full::IntDiv                     0      0.00%      8.69% # attempts to use FU when none available
system.cpu13.iq.fu_full::FloatAdd                   0      0.00%      8.69% # attempts to use FU when none available
system.cpu13.iq.fu_full::FloatCmp                   0      0.00%      8.69% # attempts to use FU when none available
system.cpu13.iq.fu_full::FloatCvt                   0      0.00%      8.69% # attempts to use FU when none available
system.cpu13.iq.fu_full::FloatMult                  0      0.00%      8.69% # attempts to use FU when none available
system.cpu13.iq.fu_full::FloatDiv                   0      0.00%      8.69% # attempts to use FU when none available
system.cpu13.iq.fu_full::FloatSqrt                  0      0.00%      8.69% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdAdd                    0      0.00%      8.69% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdAddAcc                 0      0.00%      8.69% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdAlu                    0      0.00%      8.69% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdCmp                    0      0.00%      8.69% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdCvt                    0      0.00%      8.69% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdMisc                   0      0.00%      8.69% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdMult                   0      0.00%      8.69% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdMultAcc                0      0.00%      8.69% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdShift                  0      0.00%      8.69% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdShiftAcc               0      0.00%      8.69% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdSqrt                   0      0.00%      8.69% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatAdd               0      0.00%      8.69% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatAlu               0      0.00%      8.69% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatCmp               0      0.00%      8.69% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatCvt               0      0.00%      8.69% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatDiv               0      0.00%      8.69% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatMisc              0      0.00%      8.69% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatMult              0      0.00%      8.69% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatMultAcc            0      0.00%      8.69% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatSqrt              0      0.00%      8.69% # attempts to use FU when none available
system.cpu13.iq.fu_full::MemRead               388673     91.18%     99.87% # attempts to use FU when none available
system.cpu13.iq.fu_full::MemWrite                 559      0.13%    100.00% # attempts to use FU when none available
system.cpu13.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu13.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu13.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu13.iq.FU_type_0::IntAlu             1471001     34.25%     34.25% # Type of FU issued
system.cpu13.iq.FU_type_0::IntMult             393220      9.16%     43.41% # Type of FU issued
system.cpu13.iq.FU_type_0::IntDiv                   0      0.00%     43.41% # Type of FU issued
system.cpu13.iq.FU_type_0::FloatAdd                 0      0.00%     43.41% # Type of FU issued
system.cpu13.iq.FU_type_0::FloatCmp                 0      0.00%     43.41% # Type of FU issued
system.cpu13.iq.FU_type_0::FloatCvt                 0      0.00%     43.41% # Type of FU issued
system.cpu13.iq.FU_type_0::FloatMult                0      0.00%     43.41% # Type of FU issued
system.cpu13.iq.FU_type_0::FloatDiv                 0      0.00%     43.41% # Type of FU issued
system.cpu13.iq.FU_type_0::FloatSqrt                0      0.00%     43.41% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdAdd                  0      0.00%     43.41% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdAddAcc               0      0.00%     43.41% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdAlu                  0      0.00%     43.41% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdCmp                  0      0.00%     43.41% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdCvt                  0      0.00%     43.41% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdMisc                 0      0.00%     43.41% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdMult                 0      0.00%     43.41% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdMultAcc              0      0.00%     43.41% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdShift                0      0.00%     43.41% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdShiftAcc             0      0.00%     43.41% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdSqrt                 0      0.00%     43.41% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatAdd             0      0.00%     43.41% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatAlu             0      0.00%     43.41% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatCmp             0      0.00%     43.41% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatCvt             0      0.00%     43.41% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatDiv             0      0.00%     43.41% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatMisc            0      0.00%     43.41% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatMult            0      0.00%     43.41% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     43.41% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatSqrt            0      0.00%     43.41% # Type of FU issued
system.cpu13.iq.FU_type_0::MemRead            2417007     56.28%     99.69% # Type of FU issued
system.cpu13.iq.FU_type_0::MemWrite             13100      0.31%    100.00% # Type of FU issued
system.cpu13.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu13.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu13.iq.FU_type_0::total              4294328                       # Type of FU issued
system.cpu13.iq.rate                         1.663737                       # Inst issue rate
system.cpu13.iq.fu_busy_cnt                    426254                       # FU busy when requested
system.cpu13.iq.fu_busy_rate                 0.099260                       # FU busy rate (busy events/executed inst)
system.cpu13.iq.int_inst_queue_reads         11595556                       # Number of integer instruction queue reads
system.cpu13.iq.int_inst_queue_writes         2532973                       # Number of integer instruction queue writes
system.cpu13.iq.int_inst_queue_wakeup_accesses      2473518                       # Number of integer instruction queue wakeup accesses
system.cpu13.iq.fp_inst_queue_reads                 0                       # Number of floating instruction queue reads
system.cpu13.iq.fp_inst_queue_writes                0                       # Number of floating instruction queue writes
system.cpu13.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu13.iq.int_alu_accesses              4720582                       # Number of integer alu accesses
system.cpu13.iq.fp_alu_accesses                     0                       # Number of floating point alu accesses
system.cpu13.iew.lsq.thread0.forwLoads             31                       # Number of loads that had data forwarded from stores
system.cpu13.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu13.iew.lsq.thread0.squashedLoads         4969                       # Number of loads squashed
system.cpu13.iew.lsq.thread0.ignoredResponses            1                       # Number of memory responses ignored because the instruction is squashed
system.cpu13.iew.lsq.thread0.memOrderViolation           16                       # Number of memory ordering violations
system.cpu13.iew.lsq.thread0.squashedStores          565                       # Number of stores squashed
system.cpu13.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu13.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu13.iew.lsq.thread0.rescheduledLoads          554                       # Number of loads that were rescheduled
system.cpu13.iew.lsq.thread0.cacheBlocked      1819582                       # Number of times an access to memory failed due to the cache being blocked
system.cpu13.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu13.iew.iewSquashCycles                 2219                       # Number of cycles IEW is squashing
system.cpu13.iew.iewBlockCycles                287705                       # Number of cycles IEW is blocking
system.cpu13.iew.iewUnblockCycles               26732                       # Number of cycles IEW is unblocking
system.cpu13.iew.iewDispatchedInsts           2495085                       # Number of instructions dispatched to IQ
system.cpu13.iew.iewDispSquashedInsts             151                       # Number of squashed instructions skipped by dispatch
system.cpu13.iew.iewDispLoadInsts              598983                       # Number of dispatched load instructions
system.cpu13.iew.iewDispStoreInsts              13415                       # Number of dispatched store instructions
system.cpu13.iew.iewDispNonSpecInsts              558                       # Number of dispatched non-speculative instructions
system.cpu13.iew.iewIQFullEvents                 6215                       # Number of times the IQ has become full, causing a stall
system.cpu13.iew.iewLSQFullEvents                1262                       # Number of times the LSQ has become full, causing a stall
system.cpu13.iew.memOrderViolationEvents           16                       # Number of memory order violations
system.cpu13.iew.predictedTakenIncorrect         1577                       # Number of branches that were predicted taken incorrectly
system.cpu13.iew.predictedNotTakenIncorrect          102                       # Number of branches that were predicted not taken incorrectly
system.cpu13.iew.branchMispredicts               1679                       # Number of branch mispredicts detected at execute
system.cpu13.iew.iewExecutedInsts             4293540                       # Number of executed instructions
system.cpu13.iew.iewExecLoadInsts             2416404                       # Number of load instructions executed
system.cpu13.iew.iewExecSquashedInsts             788                       # Number of squashed instructions skipped in execute
system.cpu13.iew.exec_swp                           0                       # number of swp insts executed
system.cpu13.iew.exec_nop                           3                       # number of nop insts executed
system.cpu13.iew.exec_refs                    2429446                       # number of memory reference insts executed
system.cpu13.iew.exec_branches                 248889                       # Number of branches executed
system.cpu13.iew.exec_stores                    13042                       # Number of stores executed
system.cpu13.iew.exec_rate                   1.663432                       # Inst execution rate
system.cpu13.iew.wb_sent                      2474621                       # cumulative count of insts sent to commit
system.cpu13.iew.wb_count                     2473518                       # cumulative count of insts written-back
system.cpu13.iew.wb_producers                 1712495                       # num instructions producing a value
system.cpu13.iew.wb_consumers                 2619619                       # num instructions consuming a value
system.cpu13.iew.wb_penalized                       0                       # number of instrctions required to write to 'other' IQ
system.cpu13.iew.wb_rate                     0.958307                       # insts written-back per cycle
system.cpu13.iew.wb_fanout                   0.653719                       # average fanout of values written-back
system.cpu13.iew.wb_penalized_rate                  0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu13.commit.commitSquashedInsts         37818                       # The number of squashed insts skipped by commit
system.cpu13.commit.commitNonSpecStalls          1093                       # The number of times commit has been forced to stall to communicate backwards
system.cpu13.commit.branchMispredicts            1674                       # The number of times a branch was mispredicted
system.cpu13.commit.committed_per_cycle::samples      2573763                       # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::mean     0.954713                       # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::stdev     1.719952                       # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::0      1600548     62.19%     62.19% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::1       397041     15.43%     77.61% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::2       253183      9.84%     87.45% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::3       126585      4.92%     92.37% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::4         5634      0.22%     92.59% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::5       121176      4.71%     97.30% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::6         2045      0.08%     97.38% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::7         7050      0.27%     97.65% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::8        60501      2.35%    100.00% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::total      2573763                       # Number of insts commited each cycle
system.cpu13.commit.committedInsts            2440525                       # Number of instructions committed
system.cpu13.commit.committedOps              2457206                       # Number of ops (including micro ops) committed
system.cpu13.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu13.commit.refs                       606864                       # Number of memory references committed
system.cpu13.commit.loads                      594014                       # Number of loads committed
system.cpu13.commit.membars                       546                       # Number of memory barriers committed
system.cpu13.commit.branches                   245982                       # Number of branches committed
system.cpu13.commit.fp_insts                        0                       # Number of committed floating point instructions.
system.cpu13.commit.int_insts                 2213926                       # Number of committed integer instructions.
system.cpu13.commit.function_calls               1624                       # Number of function calls committed.
system.cpu13.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu13.commit.op_class_0::IntAlu        1457123     59.30%     59.30% # Class of committed instruction
system.cpu13.commit.op_class_0::IntMult        393219     16.00%     75.30% # Class of committed instruction
system.cpu13.commit.op_class_0::IntDiv              0      0.00%     75.30% # Class of committed instruction
system.cpu13.commit.op_class_0::FloatAdd            0      0.00%     75.30% # Class of committed instruction
system.cpu13.commit.op_class_0::FloatCmp            0      0.00%     75.30% # Class of committed instruction
system.cpu13.commit.op_class_0::FloatCvt            0      0.00%     75.30% # Class of committed instruction
system.cpu13.commit.op_class_0::FloatMult            0      0.00%     75.30% # Class of committed instruction
system.cpu13.commit.op_class_0::FloatDiv            0      0.00%     75.30% # Class of committed instruction
system.cpu13.commit.op_class_0::FloatSqrt            0      0.00%     75.30% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdAdd             0      0.00%     75.30% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdAddAcc            0      0.00%     75.30% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdAlu             0      0.00%     75.30% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdCmp             0      0.00%     75.30% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdCvt             0      0.00%     75.30% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdMisc            0      0.00%     75.30% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdMult            0      0.00%     75.30% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdMultAcc            0      0.00%     75.30% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdShift            0      0.00%     75.30% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdShiftAcc            0      0.00%     75.30% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdSqrt            0      0.00%     75.30% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatAdd            0      0.00%     75.30% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatAlu            0      0.00%     75.30% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatCmp            0      0.00%     75.30% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatCvt            0      0.00%     75.30% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatDiv            0      0.00%     75.30% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatMisc            0      0.00%     75.30% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatMult            0      0.00%     75.30% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatMultAcc            0      0.00%     75.30% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatSqrt            0      0.00%     75.30% # Class of committed instruction
system.cpu13.commit.op_class_0::MemRead        594014     24.17%     99.48% # Class of committed instruction
system.cpu13.commit.op_class_0::MemWrite        12850      0.52%    100.00% # Class of committed instruction
system.cpu13.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu13.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu13.commit.op_class_0::total         2457206                       # Class of committed instruction
system.cpu13.commit.bw_lim_events               60501                       # number cycles where commit BW limit reached
system.cpu13.rob.rob_reads                    5001305                       # The number of ROB reads
system.cpu13.rob.rob_writes                   4996396                       # The number of ROB writes
system.cpu13.timesIdled                            21                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu13.idleCycles                          1099                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu13.quiesceCycles                     408619                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu13.committedInsts                   2440525                       # Number of Instructions Simulated
system.cpu13.committedOps                     2457206                       # Number of Ops (including micro ops) Simulated
system.cpu13.cpi                             1.057614                       # CPI: Cycles Per Instruction
system.cpu13.cpi_total                       1.057614                       # CPI: Total CPI of All Threads
system.cpu13.ipc                             0.945524                       # IPC: Instructions Per Cycle
system.cpu13.ipc_total                       0.945524                       # IPC: Total IPC of All Threads
system.cpu13.int_regfile_reads                6167056                       # number of integer regfile reads
system.cpu13.int_regfile_writes               2048035                       # number of integer regfile writes
system.cpu13.fp_regfile_writes                    160                       # number of floating regfile writes
system.cpu13.cc_regfile_reads                14673084                       # number of cc regfile reads
system.cpu13.cc_regfile_writes                1470336                       # number of cc regfile writes
system.cpu13.misc_regfile_reads                634301                       # number of misc regfile reads
system.cpu13.misc_regfile_writes                   45                       # number of misc regfile writes
system.cpu13.dcache.tags.replacements          132407                       # number of replacements
system.cpu13.dcache.tags.tagsinuse         836.864069                       # Cycle average of tags in use
system.cpu13.dcache.tags.total_refs            340218                       # Total number of references to valid blocks.
system.cpu13.dcache.tags.sampled_refs          133429                       # Sample count of references to valid blocks.
system.cpu13.dcache.tags.avg_refs            2.549806                       # Average number of references to valid blocks.
system.cpu13.dcache.tags.warmup_cycle       349381000                       # Cycle when the warmup percentage was hit.
system.cpu13.dcache.tags.occ_blocks::cpu13.data   836.864069                       # Average occupied blocks per requestor
system.cpu13.dcache.tags.occ_percent::cpu13.data     0.817250                       # Average percentage of cache occupancy
system.cpu13.dcache.tags.occ_percent::total     0.817250                       # Average percentage of cache occupancy
system.cpu13.dcache.tags.occ_task_id_blocks::1024         1022                       # Occupied blocks per task id
system.cpu13.dcache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu13.dcache.tags.age_task_id_blocks_1024::1          386                       # Occupied blocks per task id
system.cpu13.dcache.tags.age_task_id_blocks_1024::2          633                       # Occupied blocks per task id
system.cpu13.dcache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu13.dcache.tags.tag_accesses         1355265                       # Number of tag accesses
system.cpu13.dcache.tags.data_accesses        1355265                       # Number of data accesses
system.cpu13.dcache.ReadReq_hits::cpu13.data       329444                       # number of ReadReq hits
system.cpu13.dcache.ReadReq_hits::total        329444                       # number of ReadReq hits
system.cpu13.dcache.WriteReq_hits::cpu13.data        10767                       # number of WriteReq hits
system.cpu13.dcache.WriteReq_hits::total        10767                       # number of WriteReq hits
system.cpu13.dcache.SoftPFReq_hits::cpu13.data            2                       # number of SoftPFReq hits
system.cpu13.dcache.SoftPFReq_hits::total            2                       # number of SoftPFReq hits
system.cpu13.dcache.LoadLockedReq_hits::cpu13.data            2                       # number of LoadLockedReq hits
system.cpu13.dcache.LoadLockedReq_hits::total            2                       # number of LoadLockedReq hits
system.cpu13.dcache.StoreCondReq_hits::cpu13.data            1                       # number of StoreCondReq hits
system.cpu13.dcache.StoreCondReq_hits::total            1                       # number of StoreCondReq hits
system.cpu13.dcache.demand_hits::cpu13.data       340211                       # number of demand (read+write) hits
system.cpu13.dcache.demand_hits::total         340211                       # number of demand (read+write) hits
system.cpu13.dcache.overall_hits::cpu13.data       340213                       # number of overall hits
system.cpu13.dcache.overall_hits::total        340213                       # number of overall hits
system.cpu13.dcache.ReadReq_misses::cpu13.data       268608                       # number of ReadReq misses
system.cpu13.dcache.ReadReq_misses::total       268608                       # number of ReadReq misses
system.cpu13.dcache.WriteReq_misses::cpu13.data         2070                       # number of WriteReq misses
system.cpu13.dcache.WriteReq_misses::total         2070                       # number of WriteReq misses
system.cpu13.dcache.SoftPFReq_misses::cpu13.data            4                       # number of SoftPFReq misses
system.cpu13.dcache.SoftPFReq_misses::total            4                       # number of SoftPFReq misses
system.cpu13.dcache.LoadLockedReq_misses::cpu13.data            9                       # number of LoadLockedReq misses
system.cpu13.dcache.LoadLockedReq_misses::total            9                       # number of LoadLockedReq misses
system.cpu13.dcache.StoreCondReq_misses::cpu13.data            3                       # number of StoreCondReq misses
system.cpu13.dcache.StoreCondReq_misses::total            3                       # number of StoreCondReq misses
system.cpu13.dcache.demand_misses::cpu13.data       270678                       # number of demand (read+write) misses
system.cpu13.dcache.demand_misses::total       270678                       # number of demand (read+write) misses
system.cpu13.dcache.overall_misses::cpu13.data       270682                       # number of overall misses
system.cpu13.dcache.overall_misses::total       270682                       # number of overall misses
system.cpu13.dcache.ReadReq_miss_latency::cpu13.data   8760722220                       # number of ReadReq miss cycles
system.cpu13.dcache.ReadReq_miss_latency::total   8760722220                       # number of ReadReq miss cycles
system.cpu13.dcache.WriteReq_miss_latency::cpu13.data    121099816                       # number of WriteReq miss cycles
system.cpu13.dcache.WriteReq_miss_latency::total    121099816                       # number of WriteReq miss cycles
system.cpu13.dcache.LoadLockedReq_miss_latency::cpu13.data        57000                       # number of LoadLockedReq miss cycles
system.cpu13.dcache.LoadLockedReq_miss_latency::total        57000                       # number of LoadLockedReq miss cycles
system.cpu13.dcache.StoreCondReq_miss_latency::cpu13.data         8000                       # number of StoreCondReq miss cycles
system.cpu13.dcache.StoreCondReq_miss_latency::total         8000                       # number of StoreCondReq miss cycles
system.cpu13.dcache.StoreCondFailReq_miss_latency::cpu13.data        11500                       # number of StoreCondFailReq miss cycles
system.cpu13.dcache.StoreCondFailReq_miss_latency::total        11500                       # number of StoreCondFailReq miss cycles
system.cpu13.dcache.demand_miss_latency::cpu13.data   8881822036                       # number of demand (read+write) miss cycles
system.cpu13.dcache.demand_miss_latency::total   8881822036                       # number of demand (read+write) miss cycles
system.cpu13.dcache.overall_miss_latency::cpu13.data   8881822036                       # number of overall miss cycles
system.cpu13.dcache.overall_miss_latency::total   8881822036                       # number of overall miss cycles
system.cpu13.dcache.ReadReq_accesses::cpu13.data       598052                       # number of ReadReq accesses(hits+misses)
system.cpu13.dcache.ReadReq_accesses::total       598052                       # number of ReadReq accesses(hits+misses)
system.cpu13.dcache.WriteReq_accesses::cpu13.data        12837                       # number of WriteReq accesses(hits+misses)
system.cpu13.dcache.WriteReq_accesses::total        12837                       # number of WriteReq accesses(hits+misses)
system.cpu13.dcache.SoftPFReq_accesses::cpu13.data            6                       # number of SoftPFReq accesses(hits+misses)
system.cpu13.dcache.SoftPFReq_accesses::total            6                       # number of SoftPFReq accesses(hits+misses)
system.cpu13.dcache.LoadLockedReq_accesses::cpu13.data           11                       # number of LoadLockedReq accesses(hits+misses)
system.cpu13.dcache.LoadLockedReq_accesses::total           11                       # number of LoadLockedReq accesses(hits+misses)
system.cpu13.dcache.StoreCondReq_accesses::cpu13.data            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu13.dcache.StoreCondReq_accesses::total            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu13.dcache.demand_accesses::cpu13.data       610889                       # number of demand (read+write) accesses
system.cpu13.dcache.demand_accesses::total       610889                       # number of demand (read+write) accesses
system.cpu13.dcache.overall_accesses::cpu13.data       610895                       # number of overall (read+write) accesses
system.cpu13.dcache.overall_accesses::total       610895                       # number of overall (read+write) accesses
system.cpu13.dcache.ReadReq_miss_rate::cpu13.data     0.449138                       # miss rate for ReadReq accesses
system.cpu13.dcache.ReadReq_miss_rate::total     0.449138                       # miss rate for ReadReq accesses
system.cpu13.dcache.WriteReq_miss_rate::cpu13.data     0.161253                       # miss rate for WriteReq accesses
system.cpu13.dcache.WriteReq_miss_rate::total     0.161253                       # miss rate for WriteReq accesses
system.cpu13.dcache.SoftPFReq_miss_rate::cpu13.data     0.666667                       # miss rate for SoftPFReq accesses
system.cpu13.dcache.SoftPFReq_miss_rate::total     0.666667                       # miss rate for SoftPFReq accesses
system.cpu13.dcache.LoadLockedReq_miss_rate::cpu13.data     0.818182                       # miss rate for LoadLockedReq accesses
system.cpu13.dcache.LoadLockedReq_miss_rate::total     0.818182                       # miss rate for LoadLockedReq accesses
system.cpu13.dcache.StoreCondReq_miss_rate::cpu13.data     0.750000                       # miss rate for StoreCondReq accesses
system.cpu13.dcache.StoreCondReq_miss_rate::total     0.750000                       # miss rate for StoreCondReq accesses
system.cpu13.dcache.demand_miss_rate::cpu13.data     0.443089                       # miss rate for demand accesses
system.cpu13.dcache.demand_miss_rate::total     0.443089                       # miss rate for demand accesses
system.cpu13.dcache.overall_miss_rate::cpu13.data     0.443091                       # miss rate for overall accesses
system.cpu13.dcache.overall_miss_rate::total     0.443091                       # miss rate for overall accesses
system.cpu13.dcache.ReadReq_avg_miss_latency::cpu13.data 32615.269165                       # average ReadReq miss latency
system.cpu13.dcache.ReadReq_avg_miss_latency::total 32615.269165                       # average ReadReq miss latency
system.cpu13.dcache.WriteReq_avg_miss_latency::cpu13.data 58502.326570                       # average WriteReq miss latency
system.cpu13.dcache.WriteReq_avg_miss_latency::total 58502.326570                       # average WriteReq miss latency
system.cpu13.dcache.LoadLockedReq_avg_miss_latency::cpu13.data  6333.333333                       # average LoadLockedReq miss latency
system.cpu13.dcache.LoadLockedReq_avg_miss_latency::total  6333.333333                       # average LoadLockedReq miss latency
system.cpu13.dcache.StoreCondReq_avg_miss_latency::cpu13.data  2666.666667                       # average StoreCondReq miss latency
system.cpu13.dcache.StoreCondReq_avg_miss_latency::total  2666.666667                       # average StoreCondReq miss latency
system.cpu13.dcache.StoreCondFailReq_avg_miss_latency::cpu13.data          inf                       # average StoreCondFailReq miss latency
system.cpu13.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu13.dcache.demand_avg_miss_latency::cpu13.data 32813.239480                       # average overall miss latency
system.cpu13.dcache.demand_avg_miss_latency::total 32813.239480                       # average overall miss latency
system.cpu13.dcache.overall_avg_miss_latency::cpu13.data 32812.754583                       # average overall miss latency
system.cpu13.dcache.overall_avg_miss_latency::total 32812.754583                       # average overall miss latency
system.cpu13.dcache.blocked_cycles::no_mshrs      2144114                       # number of cycles access was blocked
system.cpu13.dcache.blocked_cycles::no_targets          202                       # number of cycles access was blocked
system.cpu13.dcache.blocked::no_mshrs          132815                       # number of cycles access was blocked
system.cpu13.dcache.blocked::no_targets             1                       # number of cycles access was blocked
system.cpu13.dcache.avg_blocked_cycles::no_mshrs    16.143613                       # average number of cycles each access was blocked
system.cpu13.dcache.avg_blocked_cycles::no_targets          202                       # average number of cycles each access was blocked
system.cpu13.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu13.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu13.dcache.writebacks::writebacks         6143                       # number of writebacks
system.cpu13.dcache.writebacks::total            6143                       # number of writebacks
system.cpu13.dcache.ReadReq_mshr_hits::cpu13.data       136206                       # number of ReadReq MSHR hits
system.cpu13.dcache.ReadReq_mshr_hits::total       136206                       # number of ReadReq MSHR hits
system.cpu13.dcache.WriteReq_mshr_hits::cpu13.data         1039                       # number of WriteReq MSHR hits
system.cpu13.dcache.WriteReq_mshr_hits::total         1039                       # number of WriteReq MSHR hits
system.cpu13.dcache.demand_mshr_hits::cpu13.data       137245                       # number of demand (read+write) MSHR hits
system.cpu13.dcache.demand_mshr_hits::total       137245                       # number of demand (read+write) MSHR hits
system.cpu13.dcache.overall_mshr_hits::cpu13.data       137245                       # number of overall MSHR hits
system.cpu13.dcache.overall_mshr_hits::total       137245                       # number of overall MSHR hits
system.cpu13.dcache.ReadReq_mshr_misses::cpu13.data       132402                       # number of ReadReq MSHR misses
system.cpu13.dcache.ReadReq_mshr_misses::total       132402                       # number of ReadReq MSHR misses
system.cpu13.dcache.WriteReq_mshr_misses::cpu13.data         1031                       # number of WriteReq MSHR misses
system.cpu13.dcache.WriteReq_mshr_misses::total         1031                       # number of WriteReq MSHR misses
system.cpu13.dcache.SoftPFReq_mshr_misses::cpu13.data            3                       # number of SoftPFReq MSHR misses
system.cpu13.dcache.SoftPFReq_mshr_misses::total            3                       # number of SoftPFReq MSHR misses
system.cpu13.dcache.LoadLockedReq_mshr_misses::cpu13.data            9                       # number of LoadLockedReq MSHR misses
system.cpu13.dcache.LoadLockedReq_mshr_misses::total            9                       # number of LoadLockedReq MSHR misses
system.cpu13.dcache.StoreCondReq_mshr_misses::cpu13.data            3                       # number of StoreCondReq MSHR misses
system.cpu13.dcache.StoreCondReq_mshr_misses::total            3                       # number of StoreCondReq MSHR misses
system.cpu13.dcache.demand_mshr_misses::cpu13.data       133433                       # number of demand (read+write) MSHR misses
system.cpu13.dcache.demand_mshr_misses::total       133433                       # number of demand (read+write) MSHR misses
system.cpu13.dcache.overall_mshr_misses::cpu13.data       133436                       # number of overall MSHR misses
system.cpu13.dcache.overall_mshr_misses::total       133436                       # number of overall MSHR misses
system.cpu13.dcache.ReadReq_mshr_miss_latency::cpu13.data   4698749374                       # number of ReadReq MSHR miss cycles
system.cpu13.dcache.ReadReq_mshr_miss_latency::total   4698749374                       # number of ReadReq MSHR miss cycles
system.cpu13.dcache.WriteReq_mshr_miss_latency::cpu13.data     62200910                       # number of WriteReq MSHR miss cycles
system.cpu13.dcache.WriteReq_mshr_miss_latency::total     62200910                       # number of WriteReq MSHR miss cycles
system.cpu13.dcache.SoftPFReq_mshr_miss_latency::cpu13.data        16500                       # number of SoftPFReq MSHR miss cycles
system.cpu13.dcache.SoftPFReq_mshr_miss_latency::total        16500                       # number of SoftPFReq MSHR miss cycles
system.cpu13.dcache.LoadLockedReq_mshr_miss_latency::cpu13.data        43500                       # number of LoadLockedReq MSHR miss cycles
system.cpu13.dcache.LoadLockedReq_mshr_miss_latency::total        43500                       # number of LoadLockedReq MSHR miss cycles
system.cpu13.dcache.StoreCondReq_mshr_miss_latency::cpu13.data         5000                       # number of StoreCondReq MSHR miss cycles
system.cpu13.dcache.StoreCondReq_mshr_miss_latency::total         5000                       # number of StoreCondReq MSHR miss cycles
system.cpu13.dcache.StoreCondFailReq_mshr_miss_latency::cpu13.data        10000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu13.dcache.StoreCondFailReq_mshr_miss_latency::total        10000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu13.dcache.demand_mshr_miss_latency::cpu13.data   4760950284                       # number of demand (read+write) MSHR miss cycles
system.cpu13.dcache.demand_mshr_miss_latency::total   4760950284                       # number of demand (read+write) MSHR miss cycles
system.cpu13.dcache.overall_mshr_miss_latency::cpu13.data   4760966784                       # number of overall MSHR miss cycles
system.cpu13.dcache.overall_mshr_miss_latency::total   4760966784                       # number of overall MSHR miss cycles
system.cpu13.dcache.ReadReq_mshr_miss_rate::cpu13.data     0.221389                       # mshr miss rate for ReadReq accesses
system.cpu13.dcache.ReadReq_mshr_miss_rate::total     0.221389                       # mshr miss rate for ReadReq accesses
system.cpu13.dcache.WriteReq_mshr_miss_rate::cpu13.data     0.080315                       # mshr miss rate for WriteReq accesses
system.cpu13.dcache.WriteReq_mshr_miss_rate::total     0.080315                       # mshr miss rate for WriteReq accesses
system.cpu13.dcache.SoftPFReq_mshr_miss_rate::cpu13.data     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu13.dcache.SoftPFReq_mshr_miss_rate::total     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu13.dcache.LoadLockedReq_mshr_miss_rate::cpu13.data     0.818182                       # mshr miss rate for LoadLockedReq accesses
system.cpu13.dcache.LoadLockedReq_mshr_miss_rate::total     0.818182                       # mshr miss rate for LoadLockedReq accesses
system.cpu13.dcache.StoreCondReq_mshr_miss_rate::cpu13.data     0.750000                       # mshr miss rate for StoreCondReq accesses
system.cpu13.dcache.StoreCondReq_mshr_miss_rate::total     0.750000                       # mshr miss rate for StoreCondReq accesses
system.cpu13.dcache.demand_mshr_miss_rate::cpu13.data     0.218424                       # mshr miss rate for demand accesses
system.cpu13.dcache.demand_mshr_miss_rate::total     0.218424                       # mshr miss rate for demand accesses
system.cpu13.dcache.overall_mshr_miss_rate::cpu13.data     0.218427                       # mshr miss rate for overall accesses
system.cpu13.dcache.overall_mshr_miss_rate::total     0.218427                       # mshr miss rate for overall accesses
system.cpu13.dcache.ReadReq_avg_mshr_miss_latency::cpu13.data 35488.507530                       # average ReadReq mshr miss latency
system.cpu13.dcache.ReadReq_avg_mshr_miss_latency::total 35488.507530                       # average ReadReq mshr miss latency
system.cpu13.dcache.WriteReq_avg_mshr_miss_latency::cpu13.data 60330.659554                       # average WriteReq mshr miss latency
system.cpu13.dcache.WriteReq_avg_mshr_miss_latency::total 60330.659554                       # average WriteReq mshr miss latency
system.cpu13.dcache.SoftPFReq_avg_mshr_miss_latency::cpu13.data         5500                       # average SoftPFReq mshr miss latency
system.cpu13.dcache.SoftPFReq_avg_mshr_miss_latency::total         5500                       # average SoftPFReq mshr miss latency
system.cpu13.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu13.data  4833.333333                       # average LoadLockedReq mshr miss latency
system.cpu13.dcache.LoadLockedReq_avg_mshr_miss_latency::total  4833.333333                       # average LoadLockedReq mshr miss latency
system.cpu13.dcache.StoreCondReq_avg_mshr_miss_latency::cpu13.data  1666.666667                       # average StoreCondReq mshr miss latency
system.cpu13.dcache.StoreCondReq_avg_mshr_miss_latency::total  1666.666667                       # average StoreCondReq mshr miss latency
system.cpu13.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu13.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu13.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu13.dcache.demand_avg_mshr_miss_latency::cpu13.data 35680.455989                       # average overall mshr miss latency
system.cpu13.dcache.demand_avg_mshr_miss_latency::total 35680.455989                       # average overall mshr miss latency
system.cpu13.dcache.overall_avg_mshr_miss_latency::cpu13.data 35679.777451                       # average overall mshr miss latency
system.cpu13.dcache.overall_avg_mshr_miss_latency::total 35679.777451                       # average overall mshr miss latency
system.cpu13.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu13.icache.tags.replacements               0                       # number of replacements
system.cpu13.icache.tags.tagsinuse          44.227251                       # Cycle average of tags in use
system.cpu13.icache.tags.total_refs            280969                       # Total number of references to valid blocks.
system.cpu13.icache.tags.sampled_refs              57                       # Sample count of references to valid blocks.
system.cpu13.icache.tags.avg_refs         4929.280702                       # Average number of references to valid blocks.
system.cpu13.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu13.icache.tags.occ_blocks::cpu13.inst    44.227251                       # Average occupied blocks per requestor
system.cpu13.icache.tags.occ_percent::cpu13.inst     0.086381                       # Average percentage of cache occupancy
system.cpu13.icache.tags.occ_percent::total     0.086381                       # Average percentage of cache occupancy
system.cpu13.icache.tags.occ_task_id_blocks::1024           57                       # Occupied blocks per task id
system.cpu13.icache.tags.age_task_id_blocks_1024::1            6                       # Occupied blocks per task id
system.cpu13.icache.tags.age_task_id_blocks_1024::3           51                       # Occupied blocks per task id
system.cpu13.icache.tags.occ_task_id_percent::1024     0.111328                       # Percentage of cache occupancy per task id
system.cpu13.icache.tags.tag_accesses          562129                       # Number of tag accesses
system.cpu13.icache.tags.data_accesses         562129                       # Number of data accesses
system.cpu13.icache.ReadReq_hits::cpu13.inst       280969                       # number of ReadReq hits
system.cpu13.icache.ReadReq_hits::total        280969                       # number of ReadReq hits
system.cpu13.icache.demand_hits::cpu13.inst       280969                       # number of demand (read+write) hits
system.cpu13.icache.demand_hits::total         280969                       # number of demand (read+write) hits
system.cpu13.icache.overall_hits::cpu13.inst       280969                       # number of overall hits
system.cpu13.icache.overall_hits::total        280969                       # number of overall hits
system.cpu13.icache.ReadReq_misses::cpu13.inst           67                       # number of ReadReq misses
system.cpu13.icache.ReadReq_misses::total           67                       # number of ReadReq misses
system.cpu13.icache.demand_misses::cpu13.inst           67                       # number of demand (read+write) misses
system.cpu13.icache.demand_misses::total           67                       # number of demand (read+write) misses
system.cpu13.icache.overall_misses::cpu13.inst           67                       # number of overall misses
system.cpu13.icache.overall_misses::total           67                       # number of overall misses
system.cpu13.icache.ReadReq_miss_latency::cpu13.inst      1519239                       # number of ReadReq miss cycles
system.cpu13.icache.ReadReq_miss_latency::total      1519239                       # number of ReadReq miss cycles
system.cpu13.icache.demand_miss_latency::cpu13.inst      1519239                       # number of demand (read+write) miss cycles
system.cpu13.icache.demand_miss_latency::total      1519239                       # number of demand (read+write) miss cycles
system.cpu13.icache.overall_miss_latency::cpu13.inst      1519239                       # number of overall miss cycles
system.cpu13.icache.overall_miss_latency::total      1519239                       # number of overall miss cycles
system.cpu13.icache.ReadReq_accesses::cpu13.inst       281036                       # number of ReadReq accesses(hits+misses)
system.cpu13.icache.ReadReq_accesses::total       281036                       # number of ReadReq accesses(hits+misses)
system.cpu13.icache.demand_accesses::cpu13.inst       281036                       # number of demand (read+write) accesses
system.cpu13.icache.demand_accesses::total       281036                       # number of demand (read+write) accesses
system.cpu13.icache.overall_accesses::cpu13.inst       281036                       # number of overall (read+write) accesses
system.cpu13.icache.overall_accesses::total       281036                       # number of overall (read+write) accesses
system.cpu13.icache.ReadReq_miss_rate::cpu13.inst     0.000238                       # miss rate for ReadReq accesses
system.cpu13.icache.ReadReq_miss_rate::total     0.000238                       # miss rate for ReadReq accesses
system.cpu13.icache.demand_miss_rate::cpu13.inst     0.000238                       # miss rate for demand accesses
system.cpu13.icache.demand_miss_rate::total     0.000238                       # miss rate for demand accesses
system.cpu13.icache.overall_miss_rate::cpu13.inst     0.000238                       # miss rate for overall accesses
system.cpu13.icache.overall_miss_rate::total     0.000238                       # miss rate for overall accesses
system.cpu13.icache.ReadReq_avg_miss_latency::cpu13.inst 22675.208955                       # average ReadReq miss latency
system.cpu13.icache.ReadReq_avg_miss_latency::total 22675.208955                       # average ReadReq miss latency
system.cpu13.icache.demand_avg_miss_latency::cpu13.inst 22675.208955                       # average overall miss latency
system.cpu13.icache.demand_avg_miss_latency::total 22675.208955                       # average overall miss latency
system.cpu13.icache.overall_avg_miss_latency::cpu13.inst 22675.208955                       # average overall miss latency
system.cpu13.icache.overall_avg_miss_latency::total 22675.208955                       # average overall miss latency
system.cpu13.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu13.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu13.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu13.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu13.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu13.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu13.icache.fast_writes                     0                       # number of fast writes performed
system.cpu13.icache.cache_copies                    0                       # number of cache copies performed
system.cpu13.icache.ReadReq_mshr_hits::cpu13.inst           10                       # number of ReadReq MSHR hits
system.cpu13.icache.ReadReq_mshr_hits::total           10                       # number of ReadReq MSHR hits
system.cpu13.icache.demand_mshr_hits::cpu13.inst           10                       # number of demand (read+write) MSHR hits
system.cpu13.icache.demand_mshr_hits::total           10                       # number of demand (read+write) MSHR hits
system.cpu13.icache.overall_mshr_hits::cpu13.inst           10                       # number of overall MSHR hits
system.cpu13.icache.overall_mshr_hits::total           10                       # number of overall MSHR hits
system.cpu13.icache.ReadReq_mshr_misses::cpu13.inst           57                       # number of ReadReq MSHR misses
system.cpu13.icache.ReadReq_mshr_misses::total           57                       # number of ReadReq MSHR misses
system.cpu13.icache.demand_mshr_misses::cpu13.inst           57                       # number of demand (read+write) MSHR misses
system.cpu13.icache.demand_mshr_misses::total           57                       # number of demand (read+write) MSHR misses
system.cpu13.icache.overall_mshr_misses::cpu13.inst           57                       # number of overall MSHR misses
system.cpu13.icache.overall_mshr_misses::total           57                       # number of overall MSHR misses
system.cpu13.icache.ReadReq_mshr_miss_latency::cpu13.inst      1343261                       # number of ReadReq MSHR miss cycles
system.cpu13.icache.ReadReq_mshr_miss_latency::total      1343261                       # number of ReadReq MSHR miss cycles
system.cpu13.icache.demand_mshr_miss_latency::cpu13.inst      1343261                       # number of demand (read+write) MSHR miss cycles
system.cpu13.icache.demand_mshr_miss_latency::total      1343261                       # number of demand (read+write) MSHR miss cycles
system.cpu13.icache.overall_mshr_miss_latency::cpu13.inst      1343261                       # number of overall MSHR miss cycles
system.cpu13.icache.overall_mshr_miss_latency::total      1343261                       # number of overall MSHR miss cycles
system.cpu13.icache.ReadReq_mshr_miss_rate::cpu13.inst     0.000203                       # mshr miss rate for ReadReq accesses
system.cpu13.icache.ReadReq_mshr_miss_rate::total     0.000203                       # mshr miss rate for ReadReq accesses
system.cpu13.icache.demand_mshr_miss_rate::cpu13.inst     0.000203                       # mshr miss rate for demand accesses
system.cpu13.icache.demand_mshr_miss_rate::total     0.000203                       # mshr miss rate for demand accesses
system.cpu13.icache.overall_mshr_miss_rate::cpu13.inst     0.000203                       # mshr miss rate for overall accesses
system.cpu13.icache.overall_mshr_miss_rate::total     0.000203                       # mshr miss rate for overall accesses
system.cpu13.icache.ReadReq_avg_mshr_miss_latency::cpu13.inst 23565.982456                       # average ReadReq mshr miss latency
system.cpu13.icache.ReadReq_avg_mshr_miss_latency::total 23565.982456                       # average ReadReq mshr miss latency
system.cpu13.icache.demand_avg_mshr_miss_latency::cpu13.inst 23565.982456                       # average overall mshr miss latency
system.cpu13.icache.demand_avg_mshr_miss_latency::total 23565.982456                       # average overall mshr miss latency
system.cpu13.icache.overall_avg_mshr_miss_latency::cpu13.inst 23565.982456                       # average overall mshr miss latency
system.cpu13.icache.overall_avg_mshr_miss_latency::total 23565.982456                       # average overall mshr miss latency
system.cpu13.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu14.branchPred.lookups                270822                       # Number of BP lookups
system.cpu14.branchPred.condPredicted          265749                       # Number of conditional branches predicted
system.cpu14.branchPred.condIncorrect            1690                       # Number of conditional branches incorrect
system.cpu14.branchPred.BTBLookups             264900                       # Number of BTB lookups
system.cpu14.branchPred.BTBHits                204725                       # Number of BTB hits
system.cpu14.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu14.branchPred.BTBHitPct           77.283881                       # BTB Hit Percentage
system.cpu14.branchPred.usedRAS                  2762                       # Number of times the RAS was used to get a target.
system.cpu14.branchPred.RASInCorrect                1                       # Number of incorrect RAS predictions.
system.cpu14.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu14.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu14.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu14.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu14.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu14.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu14.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu14.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu14.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu14.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu14.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu14.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu14.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu14.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu14.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu14.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu14.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu14.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu14.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu14.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu14.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu14.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu14.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu14.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu14.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu14.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu14.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu14.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu14.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu14.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu14.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu14.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu14.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu14.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu14.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu14.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu14.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu14.dtb.inst_hits                          0                       # ITB inst hits
system.cpu14.dtb.inst_misses                        0                       # ITB inst misses
system.cpu14.dtb.read_hits                          0                       # DTB read hits
system.cpu14.dtb.read_misses                        0                       # DTB read misses
system.cpu14.dtb.write_hits                         0                       # DTB write hits
system.cpu14.dtb.write_misses                       0                       # DTB write misses
system.cpu14.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu14.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu14.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu14.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu14.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu14.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu14.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu14.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu14.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu14.dtb.read_accesses                      0                       # DTB read accesses
system.cpu14.dtb.write_accesses                     0                       # DTB write accesses
system.cpu14.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu14.dtb.hits                               0                       # DTB hits
system.cpu14.dtb.misses                             0                       # DTB misses
system.cpu14.dtb.accesses                           0                       # DTB accesses
system.cpu14.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu14.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu14.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu14.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu14.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu14.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu14.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu14.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu14.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu14.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu14.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu14.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu14.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu14.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu14.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu14.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu14.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu14.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu14.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu14.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu14.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu14.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu14.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu14.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu14.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu14.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu14.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu14.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu14.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu14.itb.walker.walks                       0                       # Table walker walks requested
system.cpu14.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu14.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu14.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu14.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu14.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu14.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu14.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu14.itb.inst_hits                          0                       # ITB inst hits
system.cpu14.itb.inst_misses                        0                       # ITB inst misses
system.cpu14.itb.read_hits                          0                       # DTB read hits
system.cpu14.itb.read_misses                        0                       # DTB read misses
system.cpu14.itb.write_hits                         0                       # DTB write hits
system.cpu14.itb.write_misses                       0                       # DTB write misses
system.cpu14.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu14.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu14.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu14.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu14.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu14.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu14.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu14.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu14.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu14.itb.read_accesses                      0                       # DTB read accesses
system.cpu14.itb.write_accesses                     0                       # DTB write accesses
system.cpu14.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu14.itb.hits                               0                       # DTB hits
system.cpu14.itb.misses                             0                       # DTB misses
system.cpu14.itb.accesses                           0                       # DTB accesses
system.cpu14.numCycles                        2580500                       # number of cpu cycles simulated
system.cpu14.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu14.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu14.fetch.icacheStallCycles           283407                       # Number of cycles fetch is stalled on an Icache miss
system.cpu14.fetch.Insts                      2582946                       # Number of instructions fetch has processed
system.cpu14.fetch.Branches                    270822                       # Number of branches that fetch encountered
system.cpu14.fetch.predictedBranches           207487                       # Number of branches that fetch has predicted taken
system.cpu14.fetch.Cycles                     2293874                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu14.fetch.SquashCycles                  4483                       # Number of cycles fetch has spent squashing
system.cpu14.fetch.MiscStallCycles                  1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu14.fetch.NoActiveThreadStallCycles            1                       # Number of stall cycles due to no active thread to fetch from
system.cpu14.fetch.PendingTrapStallCycles            6                       # Number of stall cycles due to pending traps
system.cpu14.fetch.CacheLines                  281035                       # Number of cache lines fetched
system.cpu14.fetch.IcacheSquashes                  80                       # Number of outstanding Icache misses that were squashed
system.cpu14.fetch.rateDist::samples          2579530                       # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::mean            1.010601                       # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::stdev           2.336719                       # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::0                2085237     80.84%     80.84% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::1                  61083      2.37%     83.21% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::2                  38457      1.49%     84.70% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::3                  36893      1.43%     86.13% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::4                  37842      1.47%     87.59% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::5                  48031      1.86%     89.46% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::6                  48658      1.89%     91.34% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::7                 111903      4.34%     95.68% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::8                 111426      4.32%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::total            2579530                       # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.branchRate                0.104949                       # Number of branch fetches per cycle
system.cpu14.fetch.rate                      1.000948                       # Number of inst fetches per cycle
system.cpu14.decode.IdleCycles                  98612                       # Number of cycles decode is idle
system.cpu14.decode.BlockedCycles             2157322                       # Number of cycles decode is blocked
system.cpu14.decode.RunCycles                   68119                       # Number of cycles decode is running
system.cpu14.decode.UnblockCycles              253263                       # Number of cycles decode is unblocking
system.cpu14.decode.SquashCycles                 2213                       # Number of cycles decode is squashing
system.cpu14.decode.BranchResolved               2244                       # Number of times decode resolved a branch
system.cpu14.decode.BranchMispred                  28                       # Number of times decode detected a branch misprediction
system.cpu14.decode.DecodedInsts              2526123                       # Number of instructions handled by decode
system.cpu14.decode.SquashedInsts                 106                       # Number of squashed instructions handled by decode
system.cpu14.rename.SquashCycles                 2213                       # Number of cycles rename is squashing
system.cpu14.rename.IdleCycles                 152941                       # Number of cycles rename is idle
system.cpu14.rename.BlockCycles               1109796                       # Number of cycles rename is blocking
system.cpu14.rename.serializeStallCycles        19591                       # count of cycles rename stalled for serializing inst
system.cpu14.rename.RunCycles                  227533                       # Number of cycles rename is running
system.cpu14.rename.UnblockCycles             1067455                       # Number of cycles rename is unblocking
system.cpu14.rename.RenamedInsts              2510191                       # Number of instructions processed by rename
system.cpu14.rename.ROBFullEvents                  37                       # Number of times rename has blocked due to ROB full
system.cpu14.rename.IQFullEvents              1015340                       # Number of times rename has blocked due to IQ full
system.cpu14.rename.LQFullEvents                14431                       # Number of times rename has blocked due to LQ full
system.cpu14.rename.RenamedOperands           3582140                       # Number of destination operands rename has renamed
system.cpu14.rename.RenameLookups            12340828                       # Number of register rename lookups that rename has made
system.cpu14.rename.int_rename_lookups        4011689                       # Number of integer rename lookups
system.cpu14.rename.CommittedMaps             3496445                       # Number of HB maps that are committed
system.cpu14.rename.UndoneMaps                  85680                       # Number of HB maps that are undone due to squashing
system.cpu14.rename.serializingInsts              559                       # count of serializing insts renamed
system.cpu14.rename.tempSerializingInsts          559                       # count of temporary serializing insts renamed
system.cpu14.rename.skidInsts                 1553977                       # count of insts added to the skid buffer
system.cpu14.memDep0.insertedLoads             599646                       # Number of loads inserted to the mem dependence unit.
system.cpu14.memDep0.insertedStores             13244                       # Number of stores inserted to the mem dependence unit.
system.cpu14.memDep0.conflictingLoads            5976                       # Number of conflicting loads.
system.cpu14.memDep0.conflictingStores           2707                       # Number of conflicting stores.
system.cpu14.iq.iqInstsAdded                  2498679                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu14.iq.iqNonSpecInstsAdded              1113                       # Number of non-speculative instructions added to the IQ
system.cpu14.iq.iqInstsIssued                 4299925                       # Number of instructions issued
system.cpu14.iq.iqSquashedInstsIssued             633                       # Number of squashed instructions issued
system.cpu14.iq.iqSquashedInstsExamined         37544                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu14.iq.iqSquashedOperandsExamined       102132                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu14.iq.iqSquashedNonSpecRemoved            5                       # Number of squashed non-spec instructions that were removed
system.cpu14.iq.issued_per_cycle::samples      2579530                       # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::mean       1.666941                       # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::stdev      1.895248                       # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::0            970610     37.63%     37.63% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::1            656371     25.45%     63.07% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::2            192018      7.44%     70.52% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::3            232446      9.01%     79.53% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::4            222256      8.62%     88.14% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::5            221805      8.60%     96.74% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::6             29502      1.14%     97.89% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::7             49057      1.90%     99.79% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::8              5465      0.21%    100.00% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::total       2579530                       # Number of insts issued each cycle
system.cpu14.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu14.iq.fu_full::IntAlu                 37435      8.75%      8.75% # attempts to use FU when none available
system.cpu14.iq.fu_full::IntMult                   30      0.01%      8.76% # attempts to use FU when none available
system.cpu14.iq.fu_full::IntDiv                     0      0.00%      8.76% # attempts to use FU when none available
system.cpu14.iq.fu_full::FloatAdd                   0      0.00%      8.76% # attempts to use FU when none available
system.cpu14.iq.fu_full::FloatCmp                   0      0.00%      8.76% # attempts to use FU when none available
system.cpu14.iq.fu_full::FloatCvt                   0      0.00%      8.76% # attempts to use FU when none available
system.cpu14.iq.fu_full::FloatMult                  0      0.00%      8.76% # attempts to use FU when none available
system.cpu14.iq.fu_full::FloatDiv                   0      0.00%      8.76% # attempts to use FU when none available
system.cpu14.iq.fu_full::FloatSqrt                  0      0.00%      8.76% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdAdd                    0      0.00%      8.76% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdAddAcc                 0      0.00%      8.76% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdAlu                    0      0.00%      8.76% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdCmp                    0      0.00%      8.76% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdCvt                    0      0.00%      8.76% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdMisc                   0      0.00%      8.76% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdMult                   0      0.00%      8.76% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdMultAcc                0      0.00%      8.76% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdShift                  0      0.00%      8.76% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdShiftAcc               0      0.00%      8.76% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdSqrt                   0      0.00%      8.76% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatAdd               0      0.00%      8.76% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatAlu               0      0.00%      8.76% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatCmp               0      0.00%      8.76% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatCvt               0      0.00%      8.76% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatDiv               0      0.00%      8.76% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatMisc              0      0.00%      8.76% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatMult              0      0.00%      8.76% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatMultAcc            0      0.00%      8.76% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatSqrt              0      0.00%      8.76% # attempts to use FU when none available
system.cpu14.iq.fu_full::MemRead               389278     90.99%     99.74% # attempts to use FU when none available
system.cpu14.iq.fu_full::MemWrite                1092      0.26%    100.00% # attempts to use FU when none available
system.cpu14.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu14.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu14.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu14.iq.FU_type_0::IntAlu             1475117     34.31%     34.31% # Type of FU issued
system.cpu14.iq.FU_type_0::IntMult             393220      9.14%     43.45% # Type of FU issued
system.cpu14.iq.FU_type_0::IntDiv                   0      0.00%     43.45% # Type of FU issued
system.cpu14.iq.FU_type_0::FloatAdd                 0      0.00%     43.45% # Type of FU issued
system.cpu14.iq.FU_type_0::FloatCmp                 0      0.00%     43.45% # Type of FU issued
system.cpu14.iq.FU_type_0::FloatCvt                 0      0.00%     43.45% # Type of FU issued
system.cpu14.iq.FU_type_0::FloatMult                0      0.00%     43.45% # Type of FU issued
system.cpu14.iq.FU_type_0::FloatDiv                 0      0.00%     43.45% # Type of FU issued
system.cpu14.iq.FU_type_0::FloatSqrt                0      0.00%     43.45% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdAdd                  0      0.00%     43.45% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdAddAcc               0      0.00%     43.45% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdAlu                  0      0.00%     43.45% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdCmp                  0      0.00%     43.45% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdCvt                  0      0.00%     43.45% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdMisc                 0      0.00%     43.45% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdMult                 0      0.00%     43.45% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdMultAcc              0      0.00%     43.45% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdShift                0      0.00%     43.45% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdShiftAcc             0      0.00%     43.45% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdSqrt                 0      0.00%     43.45% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatAdd             0      0.00%     43.45% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatAlu             0      0.00%     43.45% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatCmp             0      0.00%     43.45% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatCvt             0      0.00%     43.45% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatDiv             0      0.00%     43.45% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatMisc            0      0.00%     43.45% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatMult            0      0.00%     43.45% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     43.45% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatSqrt            0      0.00%     43.45% # Type of FU issued
system.cpu14.iq.FU_type_0::MemRead            2418522     56.25%     99.70% # Type of FU issued
system.cpu14.iq.FU_type_0::MemWrite             13066      0.30%    100.00% # Type of FU issued
system.cpu14.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu14.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu14.iq.FU_type_0::total              4299925                       # Type of FU issued
system.cpu14.iq.rate                         1.666315                       # Inst issue rate
system.cpu14.iq.fu_busy_cnt                    427835                       # FU busy when requested
system.cpu14.iq.fu_busy_rate                 0.099498                       # FU busy rate (busy events/executed inst)
system.cpu14.iq.int_inst_queue_reads         11607848                       # Number of integer instruction queue reads
system.cpu14.iq.int_inst_queue_writes         2537348                       # Number of integer instruction queue writes
system.cpu14.iq.int_inst_queue_wakeup_accesses      2478316                       # Number of integer instruction queue wakeup accesses
system.cpu14.iq.fp_inst_queue_reads                 0                       # Number of floating instruction queue reads
system.cpu14.iq.fp_inst_queue_writes                0                       # Number of floating instruction queue writes
system.cpu14.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu14.iq.int_alu_accesses              4727760                       # Number of integer alu accesses
system.cpu14.iq.fp_alu_accesses                     0                       # Number of floating point alu accesses
system.cpu14.iew.lsq.thread0.forwLoads             42                       # Number of loads that had data forwarded from stores
system.cpu14.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu14.iew.lsq.thread0.squashedLoads         4947                       # Number of loads squashed
system.cpu14.iew.lsq.thread0.ignoredResponses            3                       # Number of memory responses ignored because the instruction is squashed
system.cpu14.iew.lsq.thread0.memOrderViolation           14                       # Number of memory ordering violations
system.cpu14.iew.lsq.thread0.squashedStores          299                       # Number of stores squashed
system.cpu14.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu14.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu14.iew.lsq.thread0.rescheduledLoads         1084                       # Number of loads that were rescheduled
system.cpu14.iew.lsq.thread0.cacheBlocked      1819955                       # Number of times an access to memory failed due to the cache being blocked
system.cpu14.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu14.iew.iewSquashCycles                 2213                       # Number of cycles IEW is squashing
system.cpu14.iew.iewBlockCycles                286257                       # Number of cycles IEW is blocking
system.cpu14.iew.iewUnblockCycles               27039                       # Number of cycles IEW is unblocking
system.cpu14.iew.iewDispatchedInsts           2499795                       # Number of instructions dispatched to IQ
system.cpu14.iew.iewDispSquashedInsts             138                       # Number of squashed instructions skipped by dispatch
system.cpu14.iew.iewDispLoadInsts              599646                       # Number of dispatched load instructions
system.cpu14.iew.iewDispStoreInsts              13244                       # Number of dispatched store instructions
system.cpu14.iew.iewDispNonSpecInsts              558                       # Number of dispatched non-speculative instructions
system.cpu14.iew.iewIQFullEvents                 6134                       # Number of times the IQ has become full, causing a stall
system.cpu14.iew.iewLSQFullEvents                1617                       # Number of times the LSQ has become full, causing a stall
system.cpu14.iew.memOrderViolationEvents           14                       # Number of memory order violations
system.cpu14.iew.predictedTakenIncorrect         1582                       # Number of branches that were predicted taken incorrectly
system.cpu14.iew.predictedNotTakenIncorrect           82                       # Number of branches that were predicted not taken incorrectly
system.cpu14.iew.branchMispredicts               1664                       # Number of branch mispredicts detected at execute
system.cpu14.iew.iewExecutedInsts             4299204                       # Number of executed instructions
system.cpu14.iew.iewExecLoadInsts             2417915                       # Number of load instructions executed
system.cpu14.iew.iewExecSquashedInsts             721                       # Number of squashed instructions skipped in execute
system.cpu14.iew.exec_swp                           0                       # number of swp insts executed
system.cpu14.iew.exec_nop                           3                       # number of nop insts executed
system.cpu14.iew.exec_refs                    2430948                       # number of memory reference insts executed
system.cpu14.iew.exec_branches                 250044                       # Number of branches executed
system.cpu14.iew.exec_stores                    13033                       # Number of stores executed
system.cpu14.iew.exec_rate                   1.666035                       # Inst execution rate
system.cpu14.iew.wb_sent                      2479427                       # cumulative count of insts sent to commit
system.cpu14.iew.wb_count                     2478316                       # cumulative count of insts written-back
system.cpu14.iew.wb_producers                 1716632                       # num instructions producing a value
system.cpu14.iew.wb_consumers                 2627443                       # num instructions consuming a value
system.cpu14.iew.wb_penalized                       0                       # number of instrctions required to write to 'other' IQ
system.cpu14.iew.wb_rate                     0.960401                       # insts written-back per cycle
system.cpu14.iew.wb_fanout                   0.653347                       # average fanout of values written-back
system.cpu14.iew.wb_penalized_rate                  0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu14.commit.commitSquashedInsts         37467                       # The number of squashed insts skipped by commit
system.cpu14.commit.commitNonSpecStalls          1108                       # The number of times commit has been forced to stall to communicate backwards
system.cpu14.commit.branchMispredicts            1662                       # The number of times a branch was mispredicted
system.cpu14.commit.committed_per_cycle::samples      2573303                       # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::mean     0.956843                       # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::stdev     1.724852                       # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::0      1601182     62.22%     62.22% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::1       395419     15.37%     77.59% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::2       252573      9.82%     87.40% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::3       126538      4.92%     92.32% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::4         5602      0.22%     92.54% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::5       121652      4.73%     97.27% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::6         2114      0.08%     97.35% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::7         7067      0.27%     97.62% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::8        61156      2.38%    100.00% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::total      2573303                       # Number of insts commited each cycle
system.cpu14.commit.committedInsts            2445422                       # Number of instructions committed
system.cpu14.commit.committedOps              2462248                       # Number of ops (including micro ops) committed
system.cpu14.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu14.commit.refs                       607644                       # Number of memory references committed
system.cpu14.commit.loads                      594699                       # Number of loads committed
system.cpu14.commit.membars                       551                       # Number of memory barriers committed
system.cpu14.commit.branches                   247190                       # Number of branches committed
system.cpu14.commit.fp_insts                        0                       # Number of committed floating point instructions.
system.cpu14.commit.int_insts                 2217785                       # Number of committed integer instructions.
system.cpu14.commit.function_calls               1639                       # Number of function calls committed.
system.cpu14.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu14.commit.op_class_0::IntAlu        1461385     59.35%     59.35% # Class of committed instruction
system.cpu14.commit.op_class_0::IntMult        393219     15.97%     75.32% # Class of committed instruction
system.cpu14.commit.op_class_0::IntDiv              0      0.00%     75.32% # Class of committed instruction
system.cpu14.commit.op_class_0::FloatAdd            0      0.00%     75.32% # Class of committed instruction
system.cpu14.commit.op_class_0::FloatCmp            0      0.00%     75.32% # Class of committed instruction
system.cpu14.commit.op_class_0::FloatCvt            0      0.00%     75.32% # Class of committed instruction
system.cpu14.commit.op_class_0::FloatMult            0      0.00%     75.32% # Class of committed instruction
system.cpu14.commit.op_class_0::FloatDiv            0      0.00%     75.32% # Class of committed instruction
system.cpu14.commit.op_class_0::FloatSqrt            0      0.00%     75.32% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdAdd             0      0.00%     75.32% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdAddAcc            0      0.00%     75.32% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdAlu             0      0.00%     75.32% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdCmp             0      0.00%     75.32% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdCvt             0      0.00%     75.32% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdMisc            0      0.00%     75.32% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdMult            0      0.00%     75.32% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdMultAcc            0      0.00%     75.32% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdShift            0      0.00%     75.32% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdShiftAcc            0      0.00%     75.32% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdSqrt            0      0.00%     75.32% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatAdd            0      0.00%     75.32% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatAlu            0      0.00%     75.32% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatCmp            0      0.00%     75.32% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatCvt            0      0.00%     75.32% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatDiv            0      0.00%     75.32% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatMisc            0      0.00%     75.32% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatMult            0      0.00%     75.32% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatMultAcc            0      0.00%     75.32% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatSqrt            0      0.00%     75.32% # Class of committed instruction
system.cpu14.commit.op_class_0::MemRead        594699     24.15%     99.47% # Class of committed instruction
system.cpu14.commit.op_class_0::MemWrite        12945      0.53%    100.00% # Class of committed instruction
system.cpu14.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu14.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu14.commit.op_class_0::total         2462248                       # Class of committed instruction
system.cpu14.commit.bw_lim_events               61156                       # number cycles where commit BW limit reached
system.cpu14.rob.rob_reads                    5004816                       # The number of ROB reads
system.cpu14.rob.rob_writes                   5005739                       # The number of ROB writes
system.cpu14.timesIdled                            23                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu14.idleCycles                           970                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu14.quiesceCycles                     409253                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu14.committedInsts                   2445422                       # Number of Instructions Simulated
system.cpu14.committedOps                     2462248                       # Number of Ops (including micro ops) Simulated
system.cpu14.cpi                             1.055237                       # CPI: Cycles Per Instruction
system.cpu14.cpi_total                       1.055237                       # CPI: Total CPI of All Threads
system.cpu14.ipc                             0.947654                       # IPC: Instructions Per Cycle
system.cpu14.ipc_total                       0.947654                       # IPC: Total IPC of All Threads
system.cpu14.int_regfile_reads                6174633                       # number of integer regfile reads
system.cpu14.int_regfile_writes               2049811                       # number of integer regfile writes
system.cpu14.fp_regfile_writes                    160                       # number of floating regfile writes
system.cpu14.cc_regfile_reads                14692050                       # number of cc regfile reads
system.cpu14.cc_regfile_writes                1477667                       # number of cc regfile writes
system.cpu14.misc_regfile_reads                634979                       # number of misc regfile reads
system.cpu14.misc_regfile_writes                   68                       # number of misc regfile writes
system.cpu14.dcache.tags.replacements          132402                       # number of replacements
system.cpu14.dcache.tags.tagsinuse         836.850000                       # Cycle average of tags in use
system.cpu14.dcache.tags.total_refs            340889                       # Total number of references to valid blocks.
system.cpu14.dcache.tags.sampled_refs          133424                       # Sample count of references to valid blocks.
system.cpu14.dcache.tags.avg_refs            2.554930                       # Average number of references to valid blocks.
system.cpu14.dcache.tags.warmup_cycle       349258000                       # Cycle when the warmup percentage was hit.
system.cpu14.dcache.tags.occ_blocks::cpu14.data   836.850000                       # Average occupied blocks per requestor
system.cpu14.dcache.tags.occ_percent::cpu14.data     0.817236                       # Average percentage of cache occupancy
system.cpu14.dcache.tags.occ_percent::total     0.817236                       # Average percentage of cache occupancy
system.cpu14.dcache.tags.occ_task_id_blocks::1024         1022                       # Occupied blocks per task id
system.cpu14.dcache.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.cpu14.dcache.tags.age_task_id_blocks_1024::1          385                       # Occupied blocks per task id
system.cpu14.dcache.tags.age_task_id_blocks_1024::2          633                       # Occupied blocks per task id
system.cpu14.dcache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu14.dcache.tags.tag_accesses         1356694                       # Number of tag accesses
system.cpu14.dcache.tags.data_accesses        1356694                       # Number of data accesses
system.cpu14.dcache.ReadReq_hits::cpu14.data       330025                       # number of ReadReq hits
system.cpu14.dcache.ReadReq_hits::total        330025                       # number of ReadReq hits
system.cpu14.dcache.WriteReq_hits::cpu14.data        10857                       # number of WriteReq hits
system.cpu14.dcache.WriteReq_hits::total        10857                       # number of WriteReq hits
system.cpu14.dcache.SoftPFReq_hits::cpu14.data            2                       # number of SoftPFReq hits
system.cpu14.dcache.SoftPFReq_hits::total            2                       # number of SoftPFReq hits
system.cpu14.dcache.LoadLockedReq_hits::cpu14.data            5                       # number of LoadLockedReq hits
system.cpu14.dcache.LoadLockedReq_hits::total            5                       # number of LoadLockedReq hits
system.cpu14.dcache.StoreCondReq_hits::cpu14.data            1                       # number of StoreCondReq hits
system.cpu14.dcache.StoreCondReq_hits::total            1                       # number of StoreCondReq hits
system.cpu14.dcache.demand_hits::cpu14.data       340882                       # number of demand (read+write) hits
system.cpu14.dcache.demand_hits::total         340882                       # number of demand (read+write) hits
system.cpu14.dcache.overall_hits::cpu14.data       340884                       # number of overall hits
system.cpu14.dcache.overall_hits::total        340884                       # number of overall hits
system.cpu14.dcache.ReadReq_misses::cpu14.data       268644                       # number of ReadReq misses
system.cpu14.dcache.ReadReq_misses::total       268644                       # number of ReadReq misses
system.cpu14.dcache.WriteReq_misses::cpu14.data         2070                       # number of WriteReq misses
system.cpu14.dcache.WriteReq_misses::total         2070                       # number of WriteReq misses
system.cpu14.dcache.SoftPFReq_misses::cpu14.data            4                       # number of SoftPFReq misses
system.cpu14.dcache.SoftPFReq_misses::total            4                       # number of SoftPFReq misses
system.cpu14.dcache.LoadLockedReq_misses::cpu14.data           11                       # number of LoadLockedReq misses
system.cpu14.dcache.LoadLockedReq_misses::total           11                       # number of LoadLockedReq misses
system.cpu14.dcache.StoreCondReq_misses::cpu14.data            6                       # number of StoreCondReq misses
system.cpu14.dcache.StoreCondReq_misses::total            6                       # number of StoreCondReq misses
system.cpu14.dcache.demand_misses::cpu14.data       270714                       # number of demand (read+write) misses
system.cpu14.dcache.demand_misses::total       270714                       # number of demand (read+write) misses
system.cpu14.dcache.overall_misses::cpu14.data       270718                       # number of overall misses
system.cpu14.dcache.overall_misses::total       270718                       # number of overall misses
system.cpu14.dcache.ReadReq_miss_latency::cpu14.data   8760733415                       # number of ReadReq miss cycles
system.cpu14.dcache.ReadReq_miss_latency::total   8760733415                       # number of ReadReq miss cycles
system.cpu14.dcache.WriteReq_miss_latency::cpu14.data    120989291                       # number of WriteReq miss cycles
system.cpu14.dcache.WriteReq_miss_latency::total    120989291                       # number of WriteReq miss cycles
system.cpu14.dcache.LoadLockedReq_miss_latency::cpu14.data        62000                       # number of LoadLockedReq miss cycles
system.cpu14.dcache.LoadLockedReq_miss_latency::total        62000                       # number of LoadLockedReq miss cycles
system.cpu14.dcache.StoreCondReq_miss_latency::cpu14.data        38001                       # number of StoreCondReq miss cycles
system.cpu14.dcache.StoreCondReq_miss_latency::total        38001                       # number of StoreCondReq miss cycles
system.cpu14.dcache.StoreCondFailReq_miss_latency::cpu14.data        20000                       # number of StoreCondFailReq miss cycles
system.cpu14.dcache.StoreCondFailReq_miss_latency::total        20000                       # number of StoreCondFailReq miss cycles
system.cpu14.dcache.demand_miss_latency::cpu14.data   8881722706                       # number of demand (read+write) miss cycles
system.cpu14.dcache.demand_miss_latency::total   8881722706                       # number of demand (read+write) miss cycles
system.cpu14.dcache.overall_miss_latency::cpu14.data   8881722706                       # number of overall miss cycles
system.cpu14.dcache.overall_miss_latency::total   8881722706                       # number of overall miss cycles
system.cpu14.dcache.ReadReq_accesses::cpu14.data       598669                       # number of ReadReq accesses(hits+misses)
system.cpu14.dcache.ReadReq_accesses::total       598669                       # number of ReadReq accesses(hits+misses)
system.cpu14.dcache.WriteReq_accesses::cpu14.data        12927                       # number of WriteReq accesses(hits+misses)
system.cpu14.dcache.WriteReq_accesses::total        12927                       # number of WriteReq accesses(hits+misses)
system.cpu14.dcache.SoftPFReq_accesses::cpu14.data            6                       # number of SoftPFReq accesses(hits+misses)
system.cpu14.dcache.SoftPFReq_accesses::total            6                       # number of SoftPFReq accesses(hits+misses)
system.cpu14.dcache.LoadLockedReq_accesses::cpu14.data           16                       # number of LoadLockedReq accesses(hits+misses)
system.cpu14.dcache.LoadLockedReq_accesses::total           16                       # number of LoadLockedReq accesses(hits+misses)
system.cpu14.dcache.StoreCondReq_accesses::cpu14.data            7                       # number of StoreCondReq accesses(hits+misses)
system.cpu14.dcache.StoreCondReq_accesses::total            7                       # number of StoreCondReq accesses(hits+misses)
system.cpu14.dcache.demand_accesses::cpu14.data       611596                       # number of demand (read+write) accesses
system.cpu14.dcache.demand_accesses::total       611596                       # number of demand (read+write) accesses
system.cpu14.dcache.overall_accesses::cpu14.data       611602                       # number of overall (read+write) accesses
system.cpu14.dcache.overall_accesses::total       611602                       # number of overall (read+write) accesses
system.cpu14.dcache.ReadReq_miss_rate::cpu14.data     0.448735                       # miss rate for ReadReq accesses
system.cpu14.dcache.ReadReq_miss_rate::total     0.448735                       # miss rate for ReadReq accesses
system.cpu14.dcache.WriteReq_miss_rate::cpu14.data     0.160130                       # miss rate for WriteReq accesses
system.cpu14.dcache.WriteReq_miss_rate::total     0.160130                       # miss rate for WriteReq accesses
system.cpu14.dcache.SoftPFReq_miss_rate::cpu14.data     0.666667                       # miss rate for SoftPFReq accesses
system.cpu14.dcache.SoftPFReq_miss_rate::total     0.666667                       # miss rate for SoftPFReq accesses
system.cpu14.dcache.LoadLockedReq_miss_rate::cpu14.data     0.687500                       # miss rate for LoadLockedReq accesses
system.cpu14.dcache.LoadLockedReq_miss_rate::total     0.687500                       # miss rate for LoadLockedReq accesses
system.cpu14.dcache.StoreCondReq_miss_rate::cpu14.data     0.857143                       # miss rate for StoreCondReq accesses
system.cpu14.dcache.StoreCondReq_miss_rate::total     0.857143                       # miss rate for StoreCondReq accesses
system.cpu14.dcache.demand_miss_rate::cpu14.data     0.442635                       # miss rate for demand accesses
system.cpu14.dcache.demand_miss_rate::total     0.442635                       # miss rate for demand accesses
system.cpu14.dcache.overall_miss_rate::cpu14.data     0.442638                       # miss rate for overall accesses
system.cpu14.dcache.overall_miss_rate::total     0.442638                       # miss rate for overall accesses
system.cpu14.dcache.ReadReq_avg_miss_latency::cpu14.data 32610.940185                       # average ReadReq miss latency
system.cpu14.dcache.ReadReq_avg_miss_latency::total 32610.940185                       # average ReadReq miss latency
system.cpu14.dcache.WriteReq_avg_miss_latency::cpu14.data 58448.932850                       # average WriteReq miss latency
system.cpu14.dcache.WriteReq_avg_miss_latency::total 58448.932850                       # average WriteReq miss latency
system.cpu14.dcache.LoadLockedReq_avg_miss_latency::cpu14.data  5636.363636                       # average LoadLockedReq miss latency
system.cpu14.dcache.LoadLockedReq_avg_miss_latency::total  5636.363636                       # average LoadLockedReq miss latency
system.cpu14.dcache.StoreCondReq_avg_miss_latency::cpu14.data  6333.500000                       # average StoreCondReq miss latency
system.cpu14.dcache.StoreCondReq_avg_miss_latency::total  6333.500000                       # average StoreCondReq miss latency
system.cpu14.dcache.StoreCondFailReq_avg_miss_latency::cpu14.data          inf                       # average StoreCondFailReq miss latency
system.cpu14.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu14.dcache.demand_avg_miss_latency::cpu14.data 32808.509002                       # average overall miss latency
system.cpu14.dcache.demand_avg_miss_latency::total 32808.509002                       # average overall miss latency
system.cpu14.dcache.overall_avg_miss_latency::cpu14.data 32808.024239                       # average overall miss latency
system.cpu14.dcache.overall_avg_miss_latency::total 32808.024239                       # average overall miss latency
system.cpu14.dcache.blocked_cycles::no_mshrs      2145098                       # number of cycles access was blocked
system.cpu14.dcache.blocked_cycles::no_targets           78                       # number of cycles access was blocked
system.cpu14.dcache.blocked::no_mshrs          132877                       # number of cycles access was blocked
system.cpu14.dcache.blocked::no_targets             2                       # number of cycles access was blocked
system.cpu14.dcache.avg_blocked_cycles::no_mshrs    16.143486                       # average number of cycles each access was blocked
system.cpu14.dcache.avg_blocked_cycles::no_targets           39                       # average number of cycles each access was blocked
system.cpu14.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu14.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu14.dcache.writebacks::writebacks         6138                       # number of writebacks
system.cpu14.dcache.writebacks::total            6138                       # number of writebacks
system.cpu14.dcache.ReadReq_mshr_hits::cpu14.data       136248                       # number of ReadReq MSHR hits
system.cpu14.dcache.ReadReq_mshr_hits::total       136248                       # number of ReadReq MSHR hits
system.cpu14.dcache.WriteReq_mshr_hits::cpu14.data         1039                       # number of WriteReq MSHR hits
system.cpu14.dcache.WriteReq_mshr_hits::total         1039                       # number of WriteReq MSHR hits
system.cpu14.dcache.demand_mshr_hits::cpu14.data       137287                       # number of demand (read+write) MSHR hits
system.cpu14.dcache.demand_mshr_hits::total       137287                       # number of demand (read+write) MSHR hits
system.cpu14.dcache.overall_mshr_hits::cpu14.data       137287                       # number of overall MSHR hits
system.cpu14.dcache.overall_mshr_hits::total       137287                       # number of overall MSHR hits
system.cpu14.dcache.ReadReq_mshr_misses::cpu14.data       132396                       # number of ReadReq MSHR misses
system.cpu14.dcache.ReadReq_mshr_misses::total       132396                       # number of ReadReq MSHR misses
system.cpu14.dcache.WriteReq_mshr_misses::cpu14.data         1031                       # number of WriteReq MSHR misses
system.cpu14.dcache.WriteReq_mshr_misses::total         1031                       # number of WriteReq MSHR misses
system.cpu14.dcache.SoftPFReq_mshr_misses::cpu14.data            3                       # number of SoftPFReq MSHR misses
system.cpu14.dcache.SoftPFReq_mshr_misses::total            3                       # number of SoftPFReq MSHR misses
system.cpu14.dcache.LoadLockedReq_mshr_misses::cpu14.data           11                       # number of LoadLockedReq MSHR misses
system.cpu14.dcache.LoadLockedReq_mshr_misses::total           11                       # number of LoadLockedReq MSHR misses
system.cpu14.dcache.StoreCondReq_mshr_misses::cpu14.data            6                       # number of StoreCondReq MSHR misses
system.cpu14.dcache.StoreCondReq_mshr_misses::total            6                       # number of StoreCondReq MSHR misses
system.cpu14.dcache.demand_mshr_misses::cpu14.data       133427                       # number of demand (read+write) MSHR misses
system.cpu14.dcache.demand_mshr_misses::total       133427                       # number of demand (read+write) MSHR misses
system.cpu14.dcache.overall_mshr_misses::cpu14.data       133430                       # number of overall MSHR misses
system.cpu14.dcache.overall_mshr_misses::total       133430                       # number of overall MSHR misses
system.cpu14.dcache.ReadReq_mshr_miss_latency::cpu14.data   4700128232                       # number of ReadReq MSHR miss cycles
system.cpu14.dcache.ReadReq_mshr_miss_latency::total   4700128232                       # number of ReadReq MSHR miss cycles
system.cpu14.dcache.WriteReq_mshr_miss_latency::cpu14.data     62238391                       # number of WriteReq MSHR miss cycles
system.cpu14.dcache.WriteReq_mshr_miss_latency::total     62238391                       # number of WriteReq MSHR miss cycles
system.cpu14.dcache.SoftPFReq_mshr_miss_latency::cpu14.data        16500                       # number of SoftPFReq MSHR miss cycles
system.cpu14.dcache.SoftPFReq_mshr_miss_latency::total        16500                       # number of SoftPFReq MSHR miss cycles
system.cpu14.dcache.LoadLockedReq_mshr_miss_latency::cpu14.data        45500                       # number of LoadLockedReq MSHR miss cycles
system.cpu14.dcache.LoadLockedReq_mshr_miss_latency::total        45500                       # number of LoadLockedReq MSHR miss cycles
system.cpu14.dcache.StoreCondReq_mshr_miss_latency::cpu14.data        34999                       # number of StoreCondReq MSHR miss cycles
system.cpu14.dcache.StoreCondReq_mshr_miss_latency::total        34999                       # number of StoreCondReq MSHR miss cycles
system.cpu14.dcache.StoreCondFailReq_mshr_miss_latency::cpu14.data        14000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu14.dcache.StoreCondFailReq_mshr_miss_latency::total        14000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu14.dcache.demand_mshr_miss_latency::cpu14.data   4762366623                       # number of demand (read+write) MSHR miss cycles
system.cpu14.dcache.demand_mshr_miss_latency::total   4762366623                       # number of demand (read+write) MSHR miss cycles
system.cpu14.dcache.overall_mshr_miss_latency::cpu14.data   4762383123                       # number of overall MSHR miss cycles
system.cpu14.dcache.overall_mshr_miss_latency::total   4762383123                       # number of overall MSHR miss cycles
system.cpu14.dcache.ReadReq_mshr_miss_rate::cpu14.data     0.221151                       # mshr miss rate for ReadReq accesses
system.cpu14.dcache.ReadReq_mshr_miss_rate::total     0.221151                       # mshr miss rate for ReadReq accesses
system.cpu14.dcache.WriteReq_mshr_miss_rate::cpu14.data     0.079756                       # mshr miss rate for WriteReq accesses
system.cpu14.dcache.WriteReq_mshr_miss_rate::total     0.079756                       # mshr miss rate for WriteReq accesses
system.cpu14.dcache.SoftPFReq_mshr_miss_rate::cpu14.data     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu14.dcache.SoftPFReq_mshr_miss_rate::total     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu14.dcache.LoadLockedReq_mshr_miss_rate::cpu14.data     0.687500                       # mshr miss rate for LoadLockedReq accesses
system.cpu14.dcache.LoadLockedReq_mshr_miss_rate::total     0.687500                       # mshr miss rate for LoadLockedReq accesses
system.cpu14.dcache.StoreCondReq_mshr_miss_rate::cpu14.data     0.857143                       # mshr miss rate for StoreCondReq accesses
system.cpu14.dcache.StoreCondReq_mshr_miss_rate::total     0.857143                       # mshr miss rate for StoreCondReq accesses
system.cpu14.dcache.demand_mshr_miss_rate::cpu14.data     0.218162                       # mshr miss rate for demand accesses
system.cpu14.dcache.demand_mshr_miss_rate::total     0.218162                       # mshr miss rate for demand accesses
system.cpu14.dcache.overall_mshr_miss_rate::cpu14.data     0.218165                       # mshr miss rate for overall accesses
system.cpu14.dcache.overall_mshr_miss_rate::total     0.218165                       # mshr miss rate for overall accesses
system.cpu14.dcache.ReadReq_avg_mshr_miss_latency::cpu14.data 35500.530469                       # average ReadReq mshr miss latency
system.cpu14.dcache.ReadReq_avg_mshr_miss_latency::total 35500.530469                       # average ReadReq mshr miss latency
system.cpu14.dcache.WriteReq_avg_mshr_miss_latency::cpu14.data 60367.013579                       # average WriteReq mshr miss latency
system.cpu14.dcache.WriteReq_avg_mshr_miss_latency::total 60367.013579                       # average WriteReq mshr miss latency
system.cpu14.dcache.SoftPFReq_avg_mshr_miss_latency::cpu14.data         5500                       # average SoftPFReq mshr miss latency
system.cpu14.dcache.SoftPFReq_avg_mshr_miss_latency::total         5500                       # average SoftPFReq mshr miss latency
system.cpu14.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu14.data  4136.363636                       # average LoadLockedReq mshr miss latency
system.cpu14.dcache.LoadLockedReq_avg_mshr_miss_latency::total  4136.363636                       # average LoadLockedReq mshr miss latency
system.cpu14.dcache.StoreCondReq_avg_mshr_miss_latency::cpu14.data  5833.166667                       # average StoreCondReq mshr miss latency
system.cpu14.dcache.StoreCondReq_avg_mshr_miss_latency::total  5833.166667                       # average StoreCondReq mshr miss latency
system.cpu14.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu14.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu14.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu14.dcache.demand_avg_mshr_miss_latency::cpu14.data 35692.675568                       # average overall mshr miss latency
system.cpu14.dcache.demand_avg_mshr_miss_latency::total 35692.675568                       # average overall mshr miss latency
system.cpu14.dcache.overall_avg_mshr_miss_latency::cpu14.data 35691.996725                       # average overall mshr miss latency
system.cpu14.dcache.overall_avg_mshr_miss_latency::total 35691.996725                       # average overall mshr miss latency
system.cpu14.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu14.icache.tags.replacements               0                       # number of replacements
system.cpu14.icache.tags.tagsinuse          41.604399                       # Cycle average of tags in use
system.cpu14.icache.tags.total_refs            280969                       # Total number of references to valid blocks.
system.cpu14.icache.tags.sampled_refs              55                       # Sample count of references to valid blocks.
system.cpu14.icache.tags.avg_refs         5108.527273                       # Average number of references to valid blocks.
system.cpu14.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu14.icache.tags.occ_blocks::cpu14.inst    41.604399                       # Average occupied blocks per requestor
system.cpu14.icache.tags.occ_percent::cpu14.inst     0.081259                       # Average percentage of cache occupancy
system.cpu14.icache.tags.occ_percent::total     0.081259                       # Average percentage of cache occupancy
system.cpu14.icache.tags.occ_task_id_blocks::1024           55                       # Occupied blocks per task id
system.cpu14.icache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu14.icache.tags.age_task_id_blocks_1024::1            5                       # Occupied blocks per task id
system.cpu14.icache.tags.age_task_id_blocks_1024::3           48                       # Occupied blocks per task id
system.cpu14.icache.tags.occ_task_id_percent::1024     0.107422                       # Percentage of cache occupancy per task id
system.cpu14.icache.tags.tag_accesses          562125                       # Number of tag accesses
system.cpu14.icache.tags.data_accesses         562125                       # Number of data accesses
system.cpu14.icache.ReadReq_hits::cpu14.inst       280969                       # number of ReadReq hits
system.cpu14.icache.ReadReq_hits::total        280969                       # number of ReadReq hits
system.cpu14.icache.demand_hits::cpu14.inst       280969                       # number of demand (read+write) hits
system.cpu14.icache.demand_hits::total         280969                       # number of demand (read+write) hits
system.cpu14.icache.overall_hits::cpu14.inst       280969                       # number of overall hits
system.cpu14.icache.overall_hits::total        280969                       # number of overall hits
system.cpu14.icache.ReadReq_misses::cpu14.inst           66                       # number of ReadReq misses
system.cpu14.icache.ReadReq_misses::total           66                       # number of ReadReq misses
system.cpu14.icache.demand_misses::cpu14.inst           66                       # number of demand (read+write) misses
system.cpu14.icache.demand_misses::total           66                       # number of demand (read+write) misses
system.cpu14.icache.overall_misses::cpu14.inst           66                       # number of overall misses
system.cpu14.icache.overall_misses::total           66                       # number of overall misses
system.cpu14.icache.ReadReq_miss_latency::cpu14.inst      1626978                       # number of ReadReq miss cycles
system.cpu14.icache.ReadReq_miss_latency::total      1626978                       # number of ReadReq miss cycles
system.cpu14.icache.demand_miss_latency::cpu14.inst      1626978                       # number of demand (read+write) miss cycles
system.cpu14.icache.demand_miss_latency::total      1626978                       # number of demand (read+write) miss cycles
system.cpu14.icache.overall_miss_latency::cpu14.inst      1626978                       # number of overall miss cycles
system.cpu14.icache.overall_miss_latency::total      1626978                       # number of overall miss cycles
system.cpu14.icache.ReadReq_accesses::cpu14.inst       281035                       # number of ReadReq accesses(hits+misses)
system.cpu14.icache.ReadReq_accesses::total       281035                       # number of ReadReq accesses(hits+misses)
system.cpu14.icache.demand_accesses::cpu14.inst       281035                       # number of demand (read+write) accesses
system.cpu14.icache.demand_accesses::total       281035                       # number of demand (read+write) accesses
system.cpu14.icache.overall_accesses::cpu14.inst       281035                       # number of overall (read+write) accesses
system.cpu14.icache.overall_accesses::total       281035                       # number of overall (read+write) accesses
system.cpu14.icache.ReadReq_miss_rate::cpu14.inst     0.000235                       # miss rate for ReadReq accesses
system.cpu14.icache.ReadReq_miss_rate::total     0.000235                       # miss rate for ReadReq accesses
system.cpu14.icache.demand_miss_rate::cpu14.inst     0.000235                       # miss rate for demand accesses
system.cpu14.icache.demand_miss_rate::total     0.000235                       # miss rate for demand accesses
system.cpu14.icache.overall_miss_rate::cpu14.inst     0.000235                       # miss rate for overall accesses
system.cpu14.icache.overall_miss_rate::total     0.000235                       # miss rate for overall accesses
system.cpu14.icache.ReadReq_avg_miss_latency::cpu14.inst 24651.181818                       # average ReadReq miss latency
system.cpu14.icache.ReadReq_avg_miss_latency::total 24651.181818                       # average ReadReq miss latency
system.cpu14.icache.demand_avg_miss_latency::cpu14.inst 24651.181818                       # average overall miss latency
system.cpu14.icache.demand_avg_miss_latency::total 24651.181818                       # average overall miss latency
system.cpu14.icache.overall_avg_miss_latency::cpu14.inst 24651.181818                       # average overall miss latency
system.cpu14.icache.overall_avg_miss_latency::total 24651.181818                       # average overall miss latency
system.cpu14.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu14.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu14.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu14.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu14.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu14.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu14.icache.fast_writes                     0                       # number of fast writes performed
system.cpu14.icache.cache_copies                    0                       # number of cache copies performed
system.cpu14.icache.ReadReq_mshr_hits::cpu14.inst           11                       # number of ReadReq MSHR hits
system.cpu14.icache.ReadReq_mshr_hits::total           11                       # number of ReadReq MSHR hits
system.cpu14.icache.demand_mshr_hits::cpu14.inst           11                       # number of demand (read+write) MSHR hits
system.cpu14.icache.demand_mshr_hits::total           11                       # number of demand (read+write) MSHR hits
system.cpu14.icache.overall_mshr_hits::cpu14.inst           11                       # number of overall MSHR hits
system.cpu14.icache.overall_mshr_hits::total           11                       # number of overall MSHR hits
system.cpu14.icache.ReadReq_mshr_misses::cpu14.inst           55                       # number of ReadReq MSHR misses
system.cpu14.icache.ReadReq_mshr_misses::total           55                       # number of ReadReq MSHR misses
system.cpu14.icache.demand_mshr_misses::cpu14.inst           55                       # number of demand (read+write) MSHR misses
system.cpu14.icache.demand_mshr_misses::total           55                       # number of demand (read+write) MSHR misses
system.cpu14.icache.overall_mshr_misses::cpu14.inst           55                       # number of overall MSHR misses
system.cpu14.icache.overall_mshr_misses::total           55                       # number of overall MSHR misses
system.cpu14.icache.ReadReq_mshr_miss_latency::cpu14.inst      1440522                       # number of ReadReq MSHR miss cycles
system.cpu14.icache.ReadReq_mshr_miss_latency::total      1440522                       # number of ReadReq MSHR miss cycles
system.cpu14.icache.demand_mshr_miss_latency::cpu14.inst      1440522                       # number of demand (read+write) MSHR miss cycles
system.cpu14.icache.demand_mshr_miss_latency::total      1440522                       # number of demand (read+write) MSHR miss cycles
system.cpu14.icache.overall_mshr_miss_latency::cpu14.inst      1440522                       # number of overall MSHR miss cycles
system.cpu14.icache.overall_mshr_miss_latency::total      1440522                       # number of overall MSHR miss cycles
system.cpu14.icache.ReadReq_mshr_miss_rate::cpu14.inst     0.000196                       # mshr miss rate for ReadReq accesses
system.cpu14.icache.ReadReq_mshr_miss_rate::total     0.000196                       # mshr miss rate for ReadReq accesses
system.cpu14.icache.demand_mshr_miss_rate::cpu14.inst     0.000196                       # mshr miss rate for demand accesses
system.cpu14.icache.demand_mshr_miss_rate::total     0.000196                       # mshr miss rate for demand accesses
system.cpu14.icache.overall_mshr_miss_rate::cpu14.inst     0.000196                       # mshr miss rate for overall accesses
system.cpu14.icache.overall_mshr_miss_rate::total     0.000196                       # mshr miss rate for overall accesses
system.cpu14.icache.ReadReq_avg_mshr_miss_latency::cpu14.inst 26191.309091                       # average ReadReq mshr miss latency
system.cpu14.icache.ReadReq_avg_mshr_miss_latency::total 26191.309091                       # average ReadReq mshr miss latency
system.cpu14.icache.demand_avg_mshr_miss_latency::cpu14.inst 26191.309091                       # average overall mshr miss latency
system.cpu14.icache.demand_avg_mshr_miss_latency::total 26191.309091                       # average overall mshr miss latency
system.cpu14.icache.overall_avg_mshr_miss_latency::cpu14.inst 26191.309091                       # average overall mshr miss latency
system.cpu14.icache.overall_avg_mshr_miss_latency::total 26191.309091                       # average overall mshr miss latency
system.cpu14.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu15.branchPred.lookups                269845                       # Number of BP lookups
system.cpu15.branchPred.condPredicted          264710                       # Number of conditional branches predicted
system.cpu15.branchPred.condIncorrect            1697                       # Number of conditional branches incorrect
system.cpu15.branchPred.BTBLookups             263806                       # Number of BTB lookups
system.cpu15.branchPred.BTBHits                204160                       # Number of BTB hits
system.cpu15.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu15.branchPred.BTBHitPct           77.390203                       # BTB Hit Percentage
system.cpu15.branchPred.usedRAS                  2805                       # Number of times the RAS was used to get a target.
system.cpu15.branchPred.RASInCorrect                1                       # Number of incorrect RAS predictions.
system.cpu15.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu15.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu15.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu15.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu15.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu15.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu15.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu15.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu15.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu15.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu15.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu15.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu15.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu15.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu15.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu15.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu15.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu15.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu15.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu15.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu15.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu15.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu15.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu15.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu15.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu15.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu15.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu15.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu15.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu15.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu15.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu15.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu15.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu15.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu15.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu15.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu15.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu15.dtb.inst_hits                          0                       # ITB inst hits
system.cpu15.dtb.inst_misses                        0                       # ITB inst misses
system.cpu15.dtb.read_hits                          0                       # DTB read hits
system.cpu15.dtb.read_misses                        0                       # DTB read misses
system.cpu15.dtb.write_hits                         0                       # DTB write hits
system.cpu15.dtb.write_misses                       0                       # DTB write misses
system.cpu15.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu15.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu15.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu15.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu15.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu15.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu15.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu15.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu15.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu15.dtb.read_accesses                      0                       # DTB read accesses
system.cpu15.dtb.write_accesses                     0                       # DTB write accesses
system.cpu15.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu15.dtb.hits                               0                       # DTB hits
system.cpu15.dtb.misses                             0                       # DTB misses
system.cpu15.dtb.accesses                           0                       # DTB accesses
system.cpu15.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu15.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu15.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu15.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu15.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu15.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu15.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu15.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu15.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu15.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu15.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu15.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu15.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu15.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu15.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu15.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu15.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu15.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu15.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu15.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu15.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu15.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu15.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu15.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu15.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu15.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu15.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu15.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu15.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu15.itb.walker.walks                       0                       # Table walker walks requested
system.cpu15.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu15.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu15.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu15.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu15.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu15.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu15.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu15.itb.inst_hits                          0                       # ITB inst hits
system.cpu15.itb.inst_misses                        0                       # ITB inst misses
system.cpu15.itb.read_hits                          0                       # DTB read hits
system.cpu15.itb.read_misses                        0                       # DTB read misses
system.cpu15.itb.write_hits                         0                       # DTB write hits
system.cpu15.itb.write_misses                       0                       # DTB write misses
system.cpu15.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu15.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu15.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu15.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu15.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu15.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu15.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu15.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu15.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu15.itb.read_accesses                      0                       # DTB read accesses
system.cpu15.itb.write_accesses                     0                       # DTB write accesses
system.cpu15.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu15.itb.hits                               0                       # DTB hits
system.cpu15.itb.misses                             0                       # DTB misses
system.cpu15.itb.accesses                           0                       # DTB accesses
system.cpu15.numCycles                        2580028                       # number of cpu cycles simulated
system.cpu15.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu15.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu15.fetch.icacheStallCycles           283280                       # Number of cycles fetch is stalled on an Icache miss
system.cpu15.fetch.Insts                      2578557                       # Number of instructions fetch has processed
system.cpu15.fetch.Branches                    269845                       # Number of branches that fetch encountered
system.cpu15.fetch.predictedBranches           206965                       # Number of branches that fetch has predicted taken
system.cpu15.fetch.Cycles                     2293643                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu15.fetch.SquashCycles                  4493                       # Number of cycles fetch has spent squashing
system.cpu15.fetch.MiscStallCycles                  1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu15.fetch.NoActiveThreadStallCycles            1                       # Number of stall cycles due to no active thread to fetch from
system.cpu15.fetch.PendingTrapStallCycles            6                       # Number of stall cycles due to pending traps
system.cpu15.fetch.CacheLines                  281004                       # Number of cache lines fetched
system.cpu15.fetch.IcacheSquashes                  82                       # Number of outstanding Icache misses that were squashed
system.cpu15.fetch.rateDist::samples          2579177                       # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::mean            1.009059                       # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::stdev           2.334656                       # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::0                2085510     80.86%     80.86% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::1                  61014      2.37%     83.23% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::2                  38387      1.49%     84.71% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::3                  36858      1.43%     86.14% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::4                  37814      1.47%     87.61% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::5                  48201      1.87%     89.48% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::6                  48555      1.88%     91.36% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::7                 112115      4.35%     95.71% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::8                 110723      4.29%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::total            2579177                       # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.branchRate                0.104590                       # Number of branch fetches per cycle
system.cpu15.fetch.rate                      0.999430                       # Number of inst fetches per cycle
system.cpu15.decode.IdleCycles                  98435                       # Number of cycles decode is idle
system.cpu15.decode.BlockedCycles             2157696                       # Number of cycles decode is blocked
system.cpu15.decode.RunCycles                   67706                       # Number of cycles decode is running
system.cpu15.decode.UnblockCycles              253124                       # Number of cycles decode is unblocking
system.cpu15.decode.SquashCycles                 2215                       # Number of cycles decode is squashing
system.cpu15.decode.BranchResolved               2230                       # Number of times decode resolved a branch
system.cpu15.decode.BranchMispred                  31                       # Number of times decode detected a branch misprediction
system.cpu15.decode.DecodedInsts              2522000                       # Number of instructions handled by decode
system.cpu15.decode.SquashedInsts                 112                       # Number of squashed instructions handled by decode
system.cpu15.rename.SquashCycles                 2215                       # Number of cycles rename is squashing
system.cpu15.rename.IdleCycles                 152764                       # Number of cycles rename is idle
system.cpu15.rename.BlockCycles               1110242                       # Number of cycles rename is blocking
system.cpu15.rename.serializeStallCycles        20450                       # count of cycles rename stalled for serializing inst
system.cpu15.rename.RunCycles                  226759                       # Number of cycles rename is running
system.cpu15.rename.UnblockCycles             1066746                       # Number of cycles rename is unblocking
system.cpu15.rename.RenamedInsts              2505945                       # Number of instructions processed by rename
system.cpu15.rename.ROBFullEvents                  35                       # Number of times rename has blocked due to ROB full
system.cpu15.rename.IQFullEvents              1014435                       # Number of times rename has blocked due to IQ full
system.cpu15.rename.LQFullEvents                14780                       # Number of times rename has blocked due to LQ full
system.cpu15.rename.RenamedOperands           3574628                       # Number of destination operands rename has renamed
system.cpu15.rename.RenameLookups            12320259                       # Number of register rename lookups that rename has made
system.cpu15.rename.int_rename_lookups        4005881                       # Number of integer rename lookups
system.cpu15.rename.CommittedMaps             3489344                       # Number of HB maps that are committed
system.cpu15.rename.UndoneMaps                  85283                       # Number of HB maps that are undone due to squashing
system.cpu15.rename.serializingInsts              561                       # count of serializing insts renamed
system.cpu15.rename.tempSerializingInsts          563                       # count of temporary serializing insts renamed
system.cpu15.rename.skidInsts                 1553693                       # count of insts added to the skid buffer
system.cpu15.memDep0.insertedLoads             599157                       # Number of loads inserted to the mem dependence unit.
system.cpu15.memDep0.insertedStores             13150                       # Number of stores inserted to the mem dependence unit.
system.cpu15.memDep0.conflictingLoads            5952                       # Number of conflicting loads.
system.cpu15.memDep0.conflictingStores           2706                       # Number of conflicting stores.
system.cpu15.iq.iqInstsAdded                  2494572                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu15.iq.iqNonSpecInstsAdded              1128                       # Number of non-speculative instructions added to the IQ
system.cpu15.iq.iqInstsIssued                 4294407                       # Number of instructions issued
system.cpu15.iq.iqSquashedInstsIssued             660                       # Number of squashed instructions issued
system.cpu15.iq.iqSquashedInstsExamined         37353                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu15.iq.iqSquashedOperandsExamined       101451                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu15.iq.iqSquashedNonSpecRemoved           27                       # Number of squashed non-spec instructions that were removed
system.cpu15.iq.issued_per_cycle::samples      2579177                       # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::mean       1.665030                       # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::stdev      1.893819                       # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::0            972033     37.69%     37.69% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::1            655179     25.40%     63.09% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::2            191761      7.43%     70.53% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::3            233009      9.03%     79.56% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::4            222066      8.61%     88.17% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::5            221772      8.60%     96.77% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::6             29336      1.14%     97.91% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::7             48629      1.89%     99.79% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::8              5392      0.21%    100.00% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::total       2579177                       # Number of insts issued each cycle
system.cpu15.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu15.iq.fu_full::IntAlu                 37135      8.69%      8.69% # attempts to use FU when none available
system.cpu15.iq.fu_full::IntMult                   31      0.01%      8.70% # attempts to use FU when none available
system.cpu15.iq.fu_full::IntDiv                     0      0.00%      8.70% # attempts to use FU when none available
system.cpu15.iq.fu_full::FloatAdd                   0      0.00%      8.70% # attempts to use FU when none available
system.cpu15.iq.fu_full::FloatCmp                   0      0.00%      8.70% # attempts to use FU when none available
system.cpu15.iq.fu_full::FloatCvt                   0      0.00%      8.70% # attempts to use FU when none available
system.cpu15.iq.fu_full::FloatMult                  0      0.00%      8.70% # attempts to use FU when none available
system.cpu15.iq.fu_full::FloatDiv                   0      0.00%      8.70% # attempts to use FU when none available
system.cpu15.iq.fu_full::FloatSqrt                  0      0.00%      8.70% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdAdd                    0      0.00%      8.70% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdAddAcc                 0      0.00%      8.70% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdAlu                    0      0.00%      8.70% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdCmp                    0      0.00%      8.70% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdCvt                    0      0.00%      8.70% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdMisc                   0      0.00%      8.70% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdMult                   0      0.00%      8.70% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdMultAcc                0      0.00%      8.70% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdShift                  0      0.00%      8.70% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdShiftAcc               0      0.00%      8.70% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdSqrt                   0      0.00%      8.70% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatAdd               0      0.00%      8.70% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatAlu               0      0.00%      8.70% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatCmp               0      0.00%      8.70% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatCvt               0      0.00%      8.70% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatDiv               0      0.00%      8.70% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatMisc              0      0.00%      8.70% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatMult              0      0.00%      8.70% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatMultAcc            0      0.00%      8.70% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatSqrt              0      0.00%      8.70% # attempts to use FU when none available
system.cpu15.iq.fu_full::MemRead               389010     91.05%     99.74% # attempts to use FU when none available
system.cpu15.iq.fu_full::MemWrite                1090      0.26%    100.00% # attempts to use FU when none available
system.cpu15.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu15.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu15.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu15.iq.FU_type_0::IntAlu             1471692     34.27%     34.27% # Type of FU issued
system.cpu15.iq.FU_type_0::IntMult             393220      9.16%     43.43% # Type of FU issued
system.cpu15.iq.FU_type_0::IntDiv                   0      0.00%     43.43% # Type of FU issued
system.cpu15.iq.FU_type_0::FloatAdd                 0      0.00%     43.43% # Type of FU issued
system.cpu15.iq.FU_type_0::FloatCmp                 0      0.00%     43.43% # Type of FU issued
system.cpu15.iq.FU_type_0::FloatCvt                 0      0.00%     43.43% # Type of FU issued
system.cpu15.iq.FU_type_0::FloatMult                0      0.00%     43.43% # Type of FU issued
system.cpu15.iq.FU_type_0::FloatDiv                 0      0.00%     43.43% # Type of FU issued
system.cpu15.iq.FU_type_0::FloatSqrt                0      0.00%     43.43% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdAdd                  0      0.00%     43.43% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdAddAcc               0      0.00%     43.43% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdAlu                  0      0.00%     43.43% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdCmp                  0      0.00%     43.43% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdCvt                  0      0.00%     43.43% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdMisc                 0      0.00%     43.43% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdMult                 0      0.00%     43.43% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdMultAcc              0      0.00%     43.43% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdShift                0      0.00%     43.43% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdShiftAcc             0      0.00%     43.43% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdSqrt                 0      0.00%     43.43% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatAdd             0      0.00%     43.43% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatAlu             0      0.00%     43.43% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatCmp             0      0.00%     43.43% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatCvt             0      0.00%     43.43% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatDiv             0      0.00%     43.43% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatMisc            0      0.00%     43.43% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatMult            0      0.00%     43.43% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     43.43% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatSqrt            0      0.00%     43.43% # Type of FU issued
system.cpu15.iq.FU_type_0::MemRead            2416505     56.27%     99.70% # Type of FU issued
system.cpu15.iq.FU_type_0::MemWrite             12990      0.30%    100.00% # Type of FU issued
system.cpu15.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu15.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu15.iq.FU_type_0::total              4294407                       # Type of FU issued
system.cpu15.iq.rate                         1.664481                       # Inst issue rate
system.cpu15.iq.fu_busy_cnt                    427266                       # FU busy when requested
system.cpu15.iq.fu_busy_rate                 0.099494                       # FU busy rate (busy events/executed inst)
system.cpu15.iq.int_inst_queue_reads         11595917                       # Number of integer instruction queue reads
system.cpu15.iq.int_inst_queue_writes         2533065                       # Number of integer instruction queue writes
system.cpu15.iq.int_inst_queue_wakeup_accesses      2474343                       # Number of integer instruction queue wakeup accesses
system.cpu15.iq.fp_inst_queue_reads                 0                       # Number of floating instruction queue reads
system.cpu15.iq.fp_inst_queue_writes                0                       # Number of floating instruction queue writes
system.cpu15.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu15.iq.int_alu_accesses              4721673                       # Number of integer alu accesses
system.cpu15.iq.fp_alu_accesses                     0                       # Number of floating point alu accesses
system.cpu15.iew.lsq.thread0.forwLoads             44                       # Number of loads that had data forwarded from stores
system.cpu15.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu15.iew.lsq.thread0.squashedLoads         4976                       # Number of loads squashed
system.cpu15.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu15.iew.lsq.thread0.memOrderViolation           15                       # Number of memory ordering violations
system.cpu15.iew.lsq.thread0.squashedStores          252                       # Number of stores squashed
system.cpu15.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu15.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu15.iew.lsq.thread0.rescheduledLoads         1078                       # Number of loads that were rescheduled
system.cpu15.iew.lsq.thread0.cacheBlocked      1818421                       # Number of times an access to memory failed due to the cache being blocked
system.cpu15.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu15.iew.iewSquashCycles                 2215                       # Number of cycles IEW is squashing
system.cpu15.iew.iewBlockCycles                288305                       # Number of cycles IEW is blocking
system.cpu15.iew.iewUnblockCycles               26563                       # Number of cycles IEW is unblocking
system.cpu15.iew.iewDispatchedInsts           2495703                       # Number of instructions dispatched to IQ
system.cpu15.iew.iewDispSquashedInsts              88                       # Number of squashed instructions skipped by dispatch
system.cpu15.iew.iewDispLoadInsts              599157                       # Number of dispatched load instructions
system.cpu15.iew.iewDispStoreInsts              13150                       # Number of dispatched store instructions
system.cpu15.iew.iewDispNonSpecInsts              559                       # Number of dispatched non-speculative instructions
system.cpu15.iew.iewIQFullEvents                 6101                       # Number of times the IQ has become full, causing a stall
system.cpu15.iew.iewLSQFullEvents                1257                       # Number of times the LSQ has become full, causing a stall
system.cpu15.iew.memOrderViolationEvents           15                       # Number of memory order violations
system.cpu15.iew.predictedTakenIncorrect         1580                       # Number of branches that were predicted taken incorrectly
system.cpu15.iew.predictedNotTakenIncorrect           94                       # Number of branches that were predicted not taken incorrectly
system.cpu15.iew.branchMispredicts               1674                       # Number of branch mispredicts detected at execute
system.cpu15.iew.iewExecutedInsts             4293692                       # Number of executed instructions
system.cpu15.iew.iewExecLoadInsts             2415884                       # Number of load instructions executed
system.cpu15.iew.iewExecSquashedInsts             715                       # Number of squashed instructions skipped in execute
system.cpu15.iew.exec_swp                           0                       # number of swp insts executed
system.cpu15.iew.exec_nop                           3                       # number of nop insts executed
system.cpu15.iew.exec_refs                    2428855                       # number of memory reference insts executed
system.cpu15.iew.exec_branches                 249076                       # Number of branches executed
system.cpu15.iew.exec_stores                    12971                       # Number of stores executed
system.cpu15.iew.exec_rate                   1.664204                       # Inst execution rate
system.cpu15.iew.wb_sent                      2475451                       # cumulative count of insts sent to commit
system.cpu15.iew.wb_count                     2474343                       # cumulative count of insts written-back
system.cpu15.iew.wb_producers                 1713788                       # num instructions producing a value
system.cpu15.iew.wb_consumers                 2621612                       # num instructions consuming a value
system.cpu15.iew.wb_penalized                       0                       # number of instrctions required to write to 'other' IQ
system.cpu15.iew.wb_rate                     0.959037                       # insts written-back per cycle
system.cpu15.iew.wb_fanout                   0.653715                       # average fanout of values written-back
system.cpu15.iew.wb_penalized_rate                  0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu15.commit.commitSquashedInsts         37271                       # The number of squashed insts skipped by commit
system.cpu15.commit.commitNonSpecStalls          1101                       # The number of times commit has been forced to stall to communicate backwards
system.cpu15.commit.branchMispredicts            1666                       # The number of times a branch was mispredicted
system.cpu15.commit.committed_per_cycle::samples      2572976                       # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::mean     0.955449                       # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::stdev     1.723294                       # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::0      1601971     62.26%     62.26% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::1       395035     15.35%     77.61% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::2       252328      9.81%     87.42% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::3       126432      4.91%     92.34% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::4         5655      0.22%     92.56% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::5       121489      4.72%     97.28% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::6         2112      0.08%     97.36% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::7         7009      0.27%     97.63% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::8        60945      2.37%    100.00% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::total      2572976                       # Number of insts commited each cycle
system.cpu15.commit.committedInsts            2441595                       # Number of instructions committed
system.cpu15.commit.committedOps              2458347                       # Number of ops (including micro ops) committed
system.cpu15.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu15.commit.refs                       607079                       # Number of memory references committed
system.cpu15.commit.loads                      594181                       # Number of loads committed
system.cpu15.commit.membars                       549                       # Number of memory barriers committed
system.cpu15.commit.branches                   246239                       # Number of branches committed
system.cpu15.commit.fp_insts                        0                       # Number of committed floating point instructions.
system.cpu15.commit.int_insts                 2214821                       # Number of committed integer instructions.
system.cpu15.commit.function_calls               1631                       # Number of function calls committed.
system.cpu15.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu15.commit.op_class_0::IntAlu        1458049     59.31%     59.31% # Class of committed instruction
system.cpu15.commit.op_class_0::IntMult        393219     16.00%     75.31% # Class of committed instruction
system.cpu15.commit.op_class_0::IntDiv              0      0.00%     75.31% # Class of committed instruction
system.cpu15.commit.op_class_0::FloatAdd            0      0.00%     75.31% # Class of committed instruction
system.cpu15.commit.op_class_0::FloatCmp            0      0.00%     75.31% # Class of committed instruction
system.cpu15.commit.op_class_0::FloatCvt            0      0.00%     75.31% # Class of committed instruction
system.cpu15.commit.op_class_0::FloatMult            0      0.00%     75.31% # Class of committed instruction
system.cpu15.commit.op_class_0::FloatDiv            0      0.00%     75.31% # Class of committed instruction
system.cpu15.commit.op_class_0::FloatSqrt            0      0.00%     75.31% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdAdd             0      0.00%     75.31% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdAddAcc            0      0.00%     75.31% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdAlu             0      0.00%     75.31% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdCmp             0      0.00%     75.31% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdCvt             0      0.00%     75.31% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdMisc            0      0.00%     75.31% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdMult            0      0.00%     75.31% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdMultAcc            0      0.00%     75.31% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdShift            0      0.00%     75.31% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdShiftAcc            0      0.00%     75.31% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdSqrt            0      0.00%     75.31% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatAdd            0      0.00%     75.31% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatAlu            0      0.00%     75.31% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatCmp            0      0.00%     75.31% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatCvt            0      0.00%     75.31% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatDiv            0      0.00%     75.31% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatMisc            0      0.00%     75.31% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatMult            0      0.00%     75.31% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatMultAcc            0      0.00%     75.31% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatSqrt            0      0.00%     75.31% # Class of committed instruction
system.cpu15.commit.op_class_0::MemRead        594181     24.17%     99.48% # Class of committed instruction
system.cpu15.commit.op_class_0::MemWrite        12898      0.52%    100.00% # Class of committed instruction
system.cpu15.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu15.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu15.commit.op_class_0::total         2458347                       # Class of committed instruction
system.cpu15.commit.bw_lim_events               60945                       # number cycles where commit BW limit reached
system.cpu15.rob.rob_reads                    5000629                       # The number of ROB reads
system.cpu15.rob.rob_writes                   4997532                       # The number of ROB writes
system.cpu15.timesIdled                            26                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu15.idleCycles                           851                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu15.quiesceCycles                     409725                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu15.committedInsts                   2441595                       # Number of Instructions Simulated
system.cpu15.committedOps                     2458347                       # Number of Ops (including micro ops) Simulated
system.cpu15.cpi                             1.056698                       # CPI: Cycles Per Instruction
system.cpu15.cpi_total                       1.056698                       # CPI: Total CPI of All Threads
system.cpu15.ipc                             0.946344                       # IPC: Instructions Per Cycle
system.cpu15.ipc_total                       0.946344                       # IPC: Total IPC of All Threads
system.cpu15.int_regfile_reads                6167528                       # number of integer regfile reads
system.cpu15.int_regfile_writes               2048281                       # number of integer regfile writes
system.cpu15.fp_regfile_writes                    160                       # number of floating regfile writes
system.cpu15.cc_regfile_reads                14674017                       # number of cc regfile reads
system.cpu15.cc_regfile_writes                1471964                       # number of cc regfile writes
system.cpu15.misc_regfile_reads                649648                       # number of misc regfile reads
system.cpu15.misc_regfile_writes                   55                       # number of misc regfile writes
system.cpu15.dcache.tags.replacements          132406                       # number of replacements
system.cpu15.dcache.tags.tagsinuse         836.829655                       # Cycle average of tags in use
system.cpu15.dcache.tags.total_refs            340440                       # Total number of references to valid blocks.
system.cpu15.dcache.tags.sampled_refs          133428                       # Sample count of references to valid blocks.
system.cpu15.dcache.tags.avg_refs            2.551488                       # Average number of references to valid blocks.
system.cpu15.dcache.tags.warmup_cycle       349344000                       # Cycle when the warmup percentage was hit.
system.cpu15.dcache.tags.occ_blocks::cpu15.data   836.829655                       # Average occupied blocks per requestor
system.cpu15.dcache.tags.occ_percent::cpu15.data     0.817216                       # Average percentage of cache occupancy
system.cpu15.dcache.tags.occ_percent::total     0.817216                       # Average percentage of cache occupancy
system.cpu15.dcache.tags.occ_task_id_blocks::1024         1022                       # Occupied blocks per task id
system.cpu15.dcache.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.cpu15.dcache.tags.age_task_id_blocks_1024::1          385                       # Occupied blocks per task id
system.cpu15.dcache.tags.age_task_id_blocks_1024::2          633                       # Occupied blocks per task id
system.cpu15.dcache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu15.dcache.tags.tag_accesses         1355590                       # Number of tag accesses
system.cpu15.dcache.tags.data_accesses        1355590                       # Number of data accesses
system.cpu15.dcache.ReadReq_hits::cpu15.data       329619                       # number of ReadReq hits
system.cpu15.dcache.ReadReq_hits::total        329619                       # number of ReadReq hits
system.cpu15.dcache.WriteReq_hits::cpu15.data        10813                       # number of WriteReq hits
system.cpu15.dcache.WriteReq_hits::total        10813                       # number of WriteReq hits
system.cpu15.dcache.SoftPFReq_hits::cpu15.data            2                       # number of SoftPFReq hits
system.cpu15.dcache.SoftPFReq_hits::total            2                       # number of SoftPFReq hits
system.cpu15.dcache.demand_hits::cpu15.data       340432                       # number of demand (read+write) hits
system.cpu15.dcache.demand_hits::total         340432                       # number of demand (read+write) hits
system.cpu15.dcache.overall_hits::cpu15.data       340434                       # number of overall hits
system.cpu15.dcache.overall_hits::total        340434                       # number of overall hits
system.cpu15.dcache.ReadReq_misses::cpu15.data       268550                       # number of ReadReq misses
system.cpu15.dcache.ReadReq_misses::total       268550                       # number of ReadReq misses
system.cpu15.dcache.WriteReq_misses::cpu15.data         2070                       # number of WriteReq misses
system.cpu15.dcache.WriteReq_misses::total         2070                       # number of WriteReq misses
system.cpu15.dcache.SoftPFReq_misses::cpu15.data            4                       # number of SoftPFReq misses
system.cpu15.dcache.SoftPFReq_misses::total            4                       # number of SoftPFReq misses
system.cpu15.dcache.LoadLockedReq_misses::cpu15.data           13                       # number of LoadLockedReq misses
system.cpu15.dcache.LoadLockedReq_misses::total           13                       # number of LoadLockedReq misses
system.cpu15.dcache.StoreCondReq_misses::cpu15.data            3                       # number of StoreCondReq misses
system.cpu15.dcache.StoreCondReq_misses::total            3                       # number of StoreCondReq misses
system.cpu15.dcache.demand_misses::cpu15.data       270620                       # number of demand (read+write) misses
system.cpu15.dcache.demand_misses::total       270620                       # number of demand (read+write) misses
system.cpu15.dcache.overall_misses::cpu15.data       270624                       # number of overall misses
system.cpu15.dcache.overall_misses::total       270624                       # number of overall misses
system.cpu15.dcache.ReadReq_miss_latency::cpu15.data   8759462348                       # number of ReadReq miss cycles
system.cpu15.dcache.ReadReq_miss_latency::total   8759462348                       # number of ReadReq miss cycles
system.cpu15.dcache.WriteReq_miss_latency::cpu15.data    119714809                       # number of WriteReq miss cycles
system.cpu15.dcache.WriteReq_miss_latency::total    119714809                       # number of WriteReq miss cycles
system.cpu15.dcache.LoadLockedReq_miss_latency::cpu15.data        65997                       # number of LoadLockedReq miss cycles
system.cpu15.dcache.LoadLockedReq_miss_latency::total        65997                       # number of LoadLockedReq miss cycles
system.cpu15.dcache.StoreCondReq_miss_latency::cpu15.data        15000                       # number of StoreCondReq miss cycles
system.cpu15.dcache.StoreCondReq_miss_latency::total        15000                       # number of StoreCondReq miss cycles
system.cpu15.dcache.demand_miss_latency::cpu15.data   8879177157                       # number of demand (read+write) miss cycles
system.cpu15.dcache.demand_miss_latency::total   8879177157                       # number of demand (read+write) miss cycles
system.cpu15.dcache.overall_miss_latency::cpu15.data   8879177157                       # number of overall miss cycles
system.cpu15.dcache.overall_miss_latency::total   8879177157                       # number of overall miss cycles
system.cpu15.dcache.ReadReq_accesses::cpu15.data       598169                       # number of ReadReq accesses(hits+misses)
system.cpu15.dcache.ReadReq_accesses::total       598169                       # number of ReadReq accesses(hits+misses)
system.cpu15.dcache.WriteReq_accesses::cpu15.data        12883                       # number of WriteReq accesses(hits+misses)
system.cpu15.dcache.WriteReq_accesses::total        12883                       # number of WriteReq accesses(hits+misses)
system.cpu15.dcache.SoftPFReq_accesses::cpu15.data            6                       # number of SoftPFReq accesses(hits+misses)
system.cpu15.dcache.SoftPFReq_accesses::total            6                       # number of SoftPFReq accesses(hits+misses)
system.cpu15.dcache.LoadLockedReq_accesses::cpu15.data           13                       # number of LoadLockedReq accesses(hits+misses)
system.cpu15.dcache.LoadLockedReq_accesses::total           13                       # number of LoadLockedReq accesses(hits+misses)
system.cpu15.dcache.StoreCondReq_accesses::cpu15.data            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu15.dcache.StoreCondReq_accesses::total            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu15.dcache.demand_accesses::cpu15.data       611052                       # number of demand (read+write) accesses
system.cpu15.dcache.demand_accesses::total       611052                       # number of demand (read+write) accesses
system.cpu15.dcache.overall_accesses::cpu15.data       611058                       # number of overall (read+write) accesses
system.cpu15.dcache.overall_accesses::total       611058                       # number of overall (read+write) accesses
system.cpu15.dcache.ReadReq_miss_rate::cpu15.data     0.448953                       # miss rate for ReadReq accesses
system.cpu15.dcache.ReadReq_miss_rate::total     0.448953                       # miss rate for ReadReq accesses
system.cpu15.dcache.WriteReq_miss_rate::cpu15.data     0.160677                       # miss rate for WriteReq accesses
system.cpu15.dcache.WriteReq_miss_rate::total     0.160677                       # miss rate for WriteReq accesses
system.cpu15.dcache.SoftPFReq_miss_rate::cpu15.data     0.666667                       # miss rate for SoftPFReq accesses
system.cpu15.dcache.SoftPFReq_miss_rate::total     0.666667                       # miss rate for SoftPFReq accesses
system.cpu15.dcache.LoadLockedReq_miss_rate::cpu15.data            1                       # miss rate for LoadLockedReq accesses
system.cpu15.dcache.LoadLockedReq_miss_rate::total            1                       # miss rate for LoadLockedReq accesses
system.cpu15.dcache.StoreCondReq_miss_rate::cpu15.data            1                       # miss rate for StoreCondReq accesses
system.cpu15.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu15.dcache.demand_miss_rate::cpu15.data     0.442876                       # miss rate for demand accesses
system.cpu15.dcache.demand_miss_rate::total     0.442876                       # miss rate for demand accesses
system.cpu15.dcache.overall_miss_rate::cpu15.data     0.442878                       # miss rate for overall accesses
system.cpu15.dcache.overall_miss_rate::total     0.442878                       # miss rate for overall accesses
system.cpu15.dcache.ReadReq_avg_miss_latency::cpu15.data 32617.621851                       # average ReadReq miss latency
system.cpu15.dcache.ReadReq_avg_miss_latency::total 32617.621851                       # average ReadReq miss latency
system.cpu15.dcache.WriteReq_avg_miss_latency::cpu15.data 57833.241063                       # average WriteReq miss latency
system.cpu15.dcache.WriteReq_avg_miss_latency::total 57833.241063                       # average WriteReq miss latency
system.cpu15.dcache.LoadLockedReq_avg_miss_latency::cpu15.data  5076.692308                       # average LoadLockedReq miss latency
system.cpu15.dcache.LoadLockedReq_avg_miss_latency::total  5076.692308                       # average LoadLockedReq miss latency
system.cpu15.dcache.StoreCondReq_avg_miss_latency::cpu15.data         5000                       # average StoreCondReq miss latency
system.cpu15.dcache.StoreCondReq_avg_miss_latency::total         5000                       # average StoreCondReq miss latency
system.cpu15.dcache.demand_avg_miss_latency::cpu15.data 32810.498696                       # average overall miss latency
system.cpu15.dcache.demand_avg_miss_latency::total 32810.498696                       # average overall miss latency
system.cpu15.dcache.overall_avg_miss_latency::cpu15.data 32810.013735                       # average overall miss latency
system.cpu15.dcache.overall_avg_miss_latency::total 32810.013735                       # average overall miss latency
system.cpu15.dcache.blocked_cycles::no_mshrs      2145931                       # number of cycles access was blocked
system.cpu15.dcache.blocked_cycles::no_targets           31                       # number of cycles access was blocked
system.cpu15.dcache.blocked::no_mshrs          132850                       # number of cycles access was blocked
system.cpu15.dcache.blocked::no_targets             1                       # number of cycles access was blocked
system.cpu15.dcache.avg_blocked_cycles::no_mshrs    16.153037                       # average number of cycles each access was blocked
system.cpu15.dcache.avg_blocked_cycles::no_targets           31                       # average number of cycles each access was blocked
system.cpu15.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu15.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu15.dcache.writebacks::writebacks         6153                       # number of writebacks
system.cpu15.dcache.writebacks::total            6153                       # number of writebacks
system.cpu15.dcache.ReadReq_mshr_hits::cpu15.data       136154                       # number of ReadReq MSHR hits
system.cpu15.dcache.ReadReq_mshr_hits::total       136154                       # number of ReadReq MSHR hits
system.cpu15.dcache.WriteReq_mshr_hits::cpu15.data         1038                       # number of WriteReq MSHR hits
system.cpu15.dcache.WriteReq_mshr_hits::total         1038                       # number of WriteReq MSHR hits
system.cpu15.dcache.demand_mshr_hits::cpu15.data       137192                       # number of demand (read+write) MSHR hits
system.cpu15.dcache.demand_mshr_hits::total       137192                       # number of demand (read+write) MSHR hits
system.cpu15.dcache.overall_mshr_hits::cpu15.data       137192                       # number of overall MSHR hits
system.cpu15.dcache.overall_mshr_hits::total       137192                       # number of overall MSHR hits
system.cpu15.dcache.ReadReq_mshr_misses::cpu15.data       132396                       # number of ReadReq MSHR misses
system.cpu15.dcache.ReadReq_mshr_misses::total       132396                       # number of ReadReq MSHR misses
system.cpu15.dcache.WriteReq_mshr_misses::cpu15.data         1032                       # number of WriteReq MSHR misses
system.cpu15.dcache.WriteReq_mshr_misses::total         1032                       # number of WriteReq MSHR misses
system.cpu15.dcache.SoftPFReq_mshr_misses::cpu15.data            3                       # number of SoftPFReq MSHR misses
system.cpu15.dcache.SoftPFReq_mshr_misses::total            3                       # number of SoftPFReq MSHR misses
system.cpu15.dcache.LoadLockedReq_mshr_misses::cpu15.data           13                       # number of LoadLockedReq MSHR misses
system.cpu15.dcache.LoadLockedReq_mshr_misses::total           13                       # number of LoadLockedReq MSHR misses
system.cpu15.dcache.StoreCondReq_mshr_misses::cpu15.data            3                       # number of StoreCondReq MSHR misses
system.cpu15.dcache.StoreCondReq_mshr_misses::total            3                       # number of StoreCondReq MSHR misses
system.cpu15.dcache.demand_mshr_misses::cpu15.data       133428                       # number of demand (read+write) MSHR misses
system.cpu15.dcache.demand_mshr_misses::total       133428                       # number of demand (read+write) MSHR misses
system.cpu15.dcache.overall_mshr_misses::cpu15.data       133431                       # number of overall MSHR misses
system.cpu15.dcache.overall_mshr_misses::total       133431                       # number of overall MSHR misses
system.cpu15.dcache.ReadReq_mshr_miss_latency::cpu15.data   4700556717                       # number of ReadReq MSHR miss cycles
system.cpu15.dcache.ReadReq_mshr_miss_latency::total   4700556717                       # number of ReadReq MSHR miss cycles
system.cpu15.dcache.WriteReq_mshr_miss_latency::cpu15.data     61840890                       # number of WriteReq MSHR miss cycles
system.cpu15.dcache.WriteReq_mshr_miss_latency::total     61840890                       # number of WriteReq MSHR miss cycles
system.cpu15.dcache.SoftPFReq_mshr_miss_latency::cpu15.data        18500                       # number of SoftPFReq MSHR miss cycles
system.cpu15.dcache.SoftPFReq_mshr_miss_latency::total        18500                       # number of SoftPFReq MSHR miss cycles
system.cpu15.dcache.LoadLockedReq_mshr_miss_latency::cpu15.data        45503                       # number of LoadLockedReq MSHR miss cycles
system.cpu15.dcache.LoadLockedReq_mshr_miss_latency::total        45503                       # number of LoadLockedReq MSHR miss cycles
system.cpu15.dcache.StoreCondReq_mshr_miss_latency::cpu15.data        10500                       # number of StoreCondReq MSHR miss cycles
system.cpu15.dcache.StoreCondReq_mshr_miss_latency::total        10500                       # number of StoreCondReq MSHR miss cycles
system.cpu15.dcache.demand_mshr_miss_latency::cpu15.data   4762397607                       # number of demand (read+write) MSHR miss cycles
system.cpu15.dcache.demand_mshr_miss_latency::total   4762397607                       # number of demand (read+write) MSHR miss cycles
system.cpu15.dcache.overall_mshr_miss_latency::cpu15.data   4762416107                       # number of overall MSHR miss cycles
system.cpu15.dcache.overall_mshr_miss_latency::total   4762416107                       # number of overall MSHR miss cycles
system.cpu15.dcache.ReadReq_mshr_miss_rate::cpu15.data     0.221335                       # mshr miss rate for ReadReq accesses
system.cpu15.dcache.ReadReq_mshr_miss_rate::total     0.221335                       # mshr miss rate for ReadReq accesses
system.cpu15.dcache.WriteReq_mshr_miss_rate::cpu15.data     0.080106                       # mshr miss rate for WriteReq accesses
system.cpu15.dcache.WriteReq_mshr_miss_rate::total     0.080106                       # mshr miss rate for WriteReq accesses
system.cpu15.dcache.SoftPFReq_mshr_miss_rate::cpu15.data     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu15.dcache.SoftPFReq_mshr_miss_rate::total     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu15.dcache.LoadLockedReq_mshr_miss_rate::cpu15.data            1                       # mshr miss rate for LoadLockedReq accesses
system.cpu15.dcache.LoadLockedReq_mshr_miss_rate::total            1                       # mshr miss rate for LoadLockedReq accesses
system.cpu15.dcache.StoreCondReq_mshr_miss_rate::cpu15.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu15.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu15.dcache.demand_mshr_miss_rate::cpu15.data     0.218358                       # mshr miss rate for demand accesses
system.cpu15.dcache.demand_mshr_miss_rate::total     0.218358                       # mshr miss rate for demand accesses
system.cpu15.dcache.overall_mshr_miss_rate::cpu15.data     0.218361                       # mshr miss rate for overall accesses
system.cpu15.dcache.overall_mshr_miss_rate::total     0.218361                       # mshr miss rate for overall accesses
system.cpu15.dcache.ReadReq_avg_mshr_miss_latency::cpu15.data 35503.766859                       # average ReadReq mshr miss latency
system.cpu15.dcache.ReadReq_avg_mshr_miss_latency::total 35503.766859                       # average ReadReq mshr miss latency
system.cpu15.dcache.WriteReq_avg_mshr_miss_latency::cpu15.data 59923.343023                       # average WriteReq mshr miss latency
system.cpu15.dcache.WriteReq_avg_mshr_miss_latency::total 59923.343023                       # average WriteReq mshr miss latency
system.cpu15.dcache.SoftPFReq_avg_mshr_miss_latency::cpu15.data  6166.666667                       # average SoftPFReq mshr miss latency
system.cpu15.dcache.SoftPFReq_avg_mshr_miss_latency::total  6166.666667                       # average SoftPFReq mshr miss latency
system.cpu15.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu15.data  3500.230769                       # average LoadLockedReq mshr miss latency
system.cpu15.dcache.LoadLockedReq_avg_mshr_miss_latency::total  3500.230769                       # average LoadLockedReq mshr miss latency
system.cpu15.dcache.StoreCondReq_avg_mshr_miss_latency::cpu15.data         3500                       # average StoreCondReq mshr miss latency
system.cpu15.dcache.StoreCondReq_avg_mshr_miss_latency::total         3500                       # average StoreCondReq mshr miss latency
system.cpu15.dcache.demand_avg_mshr_miss_latency::cpu15.data 35692.640278                       # average overall mshr miss latency
system.cpu15.dcache.demand_avg_mshr_miss_latency::total 35692.640278                       # average overall mshr miss latency
system.cpu15.dcache.overall_avg_mshr_miss_latency::cpu15.data 35691.976430                       # average overall mshr miss latency
system.cpu15.dcache.overall_avg_mshr_miss_latency::total 35691.976430                       # average overall mshr miss latency
system.cpu15.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu15.icache.tags.replacements               0                       # number of replacements
system.cpu15.icache.tags.tagsinuse          39.040641                       # Cycle average of tags in use
system.cpu15.icache.tags.total_refs            280943                       # Total number of references to valid blocks.
system.cpu15.icache.tags.sampled_refs              53                       # Sample count of references to valid blocks.
system.cpu15.icache.tags.avg_refs         5300.811321                       # Average number of references to valid blocks.
system.cpu15.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu15.icache.tags.occ_blocks::cpu15.inst    39.040641                       # Average occupied blocks per requestor
system.cpu15.icache.tags.occ_percent::cpu15.inst     0.076251                       # Average percentage of cache occupancy
system.cpu15.icache.tags.occ_percent::total     0.076251                       # Average percentage of cache occupancy
system.cpu15.icache.tags.occ_task_id_blocks::1024           53                       # Occupied blocks per task id
system.cpu15.icache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu15.icache.tags.age_task_id_blocks_1024::1            6                       # Occupied blocks per task id
system.cpu15.icache.tags.age_task_id_blocks_1024::3           45                       # Occupied blocks per task id
system.cpu15.icache.tags.occ_task_id_percent::1024     0.103516                       # Percentage of cache occupancy per task id
system.cpu15.icache.tags.tag_accesses          562061                       # Number of tag accesses
system.cpu15.icache.tags.data_accesses         562061                       # Number of data accesses
system.cpu15.icache.ReadReq_hits::cpu15.inst       280943                       # number of ReadReq hits
system.cpu15.icache.ReadReq_hits::total        280943                       # number of ReadReq hits
system.cpu15.icache.demand_hits::cpu15.inst       280943                       # number of demand (read+write) hits
system.cpu15.icache.demand_hits::total         280943                       # number of demand (read+write) hits
system.cpu15.icache.overall_hits::cpu15.inst       280943                       # number of overall hits
system.cpu15.icache.overall_hits::total        280943                       # number of overall hits
system.cpu15.icache.ReadReq_misses::cpu15.inst           61                       # number of ReadReq misses
system.cpu15.icache.ReadReq_misses::total           61                       # number of ReadReq misses
system.cpu15.icache.demand_misses::cpu15.inst           61                       # number of demand (read+write) misses
system.cpu15.icache.demand_misses::total           61                       # number of demand (read+write) misses
system.cpu15.icache.overall_misses::cpu15.inst           61                       # number of overall misses
system.cpu15.icache.overall_misses::total           61                       # number of overall misses
system.cpu15.icache.ReadReq_miss_latency::cpu15.inst      1337499                       # number of ReadReq miss cycles
system.cpu15.icache.ReadReq_miss_latency::total      1337499                       # number of ReadReq miss cycles
system.cpu15.icache.demand_miss_latency::cpu15.inst      1337499                       # number of demand (read+write) miss cycles
system.cpu15.icache.demand_miss_latency::total      1337499                       # number of demand (read+write) miss cycles
system.cpu15.icache.overall_miss_latency::cpu15.inst      1337499                       # number of overall miss cycles
system.cpu15.icache.overall_miss_latency::total      1337499                       # number of overall miss cycles
system.cpu15.icache.ReadReq_accesses::cpu15.inst       281004                       # number of ReadReq accesses(hits+misses)
system.cpu15.icache.ReadReq_accesses::total       281004                       # number of ReadReq accesses(hits+misses)
system.cpu15.icache.demand_accesses::cpu15.inst       281004                       # number of demand (read+write) accesses
system.cpu15.icache.demand_accesses::total       281004                       # number of demand (read+write) accesses
system.cpu15.icache.overall_accesses::cpu15.inst       281004                       # number of overall (read+write) accesses
system.cpu15.icache.overall_accesses::total       281004                       # number of overall (read+write) accesses
system.cpu15.icache.ReadReq_miss_rate::cpu15.inst     0.000217                       # miss rate for ReadReq accesses
system.cpu15.icache.ReadReq_miss_rate::total     0.000217                       # miss rate for ReadReq accesses
system.cpu15.icache.demand_miss_rate::cpu15.inst     0.000217                       # miss rate for demand accesses
system.cpu15.icache.demand_miss_rate::total     0.000217                       # miss rate for demand accesses
system.cpu15.icache.overall_miss_rate::cpu15.inst     0.000217                       # miss rate for overall accesses
system.cpu15.icache.overall_miss_rate::total     0.000217                       # miss rate for overall accesses
system.cpu15.icache.ReadReq_avg_miss_latency::cpu15.inst 21926.213115                       # average ReadReq miss latency
system.cpu15.icache.ReadReq_avg_miss_latency::total 21926.213115                       # average ReadReq miss latency
system.cpu15.icache.demand_avg_miss_latency::cpu15.inst 21926.213115                       # average overall miss latency
system.cpu15.icache.demand_avg_miss_latency::total 21926.213115                       # average overall miss latency
system.cpu15.icache.overall_avg_miss_latency::cpu15.inst 21926.213115                       # average overall miss latency
system.cpu15.icache.overall_avg_miss_latency::total 21926.213115                       # average overall miss latency
system.cpu15.icache.blocked_cycles::no_mshrs            2                       # number of cycles access was blocked
system.cpu15.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu15.icache.blocked::no_mshrs               1                       # number of cycles access was blocked
system.cpu15.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu15.icache.avg_blocked_cycles::no_mshrs            2                       # average number of cycles each access was blocked
system.cpu15.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu15.icache.fast_writes                     0                       # number of fast writes performed
system.cpu15.icache.cache_copies                    0                       # number of cache copies performed
system.cpu15.icache.ReadReq_mshr_hits::cpu15.inst            8                       # number of ReadReq MSHR hits
system.cpu15.icache.ReadReq_mshr_hits::total            8                       # number of ReadReq MSHR hits
system.cpu15.icache.demand_mshr_hits::cpu15.inst            8                       # number of demand (read+write) MSHR hits
system.cpu15.icache.demand_mshr_hits::total            8                       # number of demand (read+write) MSHR hits
system.cpu15.icache.overall_mshr_hits::cpu15.inst            8                       # number of overall MSHR hits
system.cpu15.icache.overall_mshr_hits::total            8                       # number of overall MSHR hits
system.cpu15.icache.ReadReq_mshr_misses::cpu15.inst           53                       # number of ReadReq MSHR misses
system.cpu15.icache.ReadReq_mshr_misses::total           53                       # number of ReadReq MSHR misses
system.cpu15.icache.demand_mshr_misses::cpu15.inst           53                       # number of demand (read+write) MSHR misses
system.cpu15.icache.demand_mshr_misses::total           53                       # number of demand (read+write) MSHR misses
system.cpu15.icache.overall_mshr_misses::cpu15.inst           53                       # number of overall MSHR misses
system.cpu15.icache.overall_mshr_misses::total           53                       # number of overall MSHR misses
system.cpu15.icache.ReadReq_mshr_miss_latency::cpu15.inst      1192001                       # number of ReadReq MSHR miss cycles
system.cpu15.icache.ReadReq_mshr_miss_latency::total      1192001                       # number of ReadReq MSHR miss cycles
system.cpu15.icache.demand_mshr_miss_latency::cpu15.inst      1192001                       # number of demand (read+write) MSHR miss cycles
system.cpu15.icache.demand_mshr_miss_latency::total      1192001                       # number of demand (read+write) MSHR miss cycles
system.cpu15.icache.overall_mshr_miss_latency::cpu15.inst      1192001                       # number of overall MSHR miss cycles
system.cpu15.icache.overall_mshr_miss_latency::total      1192001                       # number of overall MSHR miss cycles
system.cpu15.icache.ReadReq_mshr_miss_rate::cpu15.inst     0.000189                       # mshr miss rate for ReadReq accesses
system.cpu15.icache.ReadReq_mshr_miss_rate::total     0.000189                       # mshr miss rate for ReadReq accesses
system.cpu15.icache.demand_mshr_miss_rate::cpu15.inst     0.000189                       # mshr miss rate for demand accesses
system.cpu15.icache.demand_mshr_miss_rate::total     0.000189                       # mshr miss rate for demand accesses
system.cpu15.icache.overall_mshr_miss_rate::cpu15.inst     0.000189                       # mshr miss rate for overall accesses
system.cpu15.icache.overall_mshr_miss_rate::total     0.000189                       # mshr miss rate for overall accesses
system.cpu15.icache.ReadReq_avg_mshr_miss_latency::cpu15.inst 22490.584906                       # average ReadReq mshr miss latency
system.cpu15.icache.ReadReq_avg_mshr_miss_latency::total 22490.584906                       # average ReadReq mshr miss latency
system.cpu15.icache.demand_avg_mshr_miss_latency::cpu15.inst 22490.584906                       # average overall mshr miss latency
system.cpu15.icache.demand_avg_mshr_miss_latency::total 22490.584906                       # average overall mshr miss latency
system.cpu15.icache.overall_avg_mshr_miss_latency::cpu15.inst 22490.584906                       # average overall mshr miss latency
system.cpu15.icache.overall_avg_mshr_miss_latency::total 22490.584906                       # average overall mshr miss latency
system.cpu15.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.l2.tags.replacements                        80                       # number of replacements
system.l2.tags.tagsinuse                  5114.252719                       # Cycle average of tags in use
system.l2.tags.total_refs                     1178321                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      6856                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                    171.867124                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks     4532.032206                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu00.inst      448.346715                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu00.data       98.175189                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu01.inst       16.440431                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu01.data        2.439009                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu03.inst        6.051102                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu03.data        0.037544                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu04.inst        0.865119                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu05.inst        1.800850                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu05.data        0.141527                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu07.inst        2.587691                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu07.data        0.177341                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu09.inst        0.861489                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu09.data        0.733324                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu10.inst        1.724718                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu11.inst        0.861171                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu12.inst        0.001715                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu14.inst        0.075339                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu14.data        0.037596                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu15.inst        0.862641                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.138307                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu00.inst       0.013682                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu00.data       0.002996                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu01.inst       0.000502                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu01.data       0.000074                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu03.inst       0.000185                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu03.data       0.000001                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu04.inst       0.000026                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu05.inst       0.000055                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu05.data       0.000004                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu07.inst       0.000079                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu07.data       0.000005                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu09.inst       0.000026                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu09.data       0.000022                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu10.inst       0.000053                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu11.inst       0.000026                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu12.inst       0.000000                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu14.inst       0.000002                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu14.data       0.000001                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu15.inst       0.000026                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.156075                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          6776                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           54                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          119                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         1499                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         5104                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.206787                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   9690704                       # Number of tag accesses
system.l2.tags.data_accesses                  9690704                       # Number of data accesses
system.l2.ReadReq_hits::cpu00.inst                116                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu00.data              91988                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu01.inst                 20                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu01.data              64448                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu02.inst                 30                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu02.data              64393                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu03.inst                 31                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu03.data              64393                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu04.inst                 42                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu04.data              64177                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu05.inst                 43                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu05.data              64405                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu06.inst                 46                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu06.data              64434                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu07.inst                 47                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu07.data              64414                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu08.inst                 44                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu08.data              64261                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu09.inst                 47                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu09.data              64300                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu10.inst                 46                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu10.data              64376                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu11.inst                 47                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu11.data              64381                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu12.inst                 47                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu12.data              64242                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu13.inst                 55                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu13.data              64410                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu14.inst                 51                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu14.data              64643                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu15.inst                 51                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu15.data              64398                       # number of ReadReq hits
system.l2.ReadReq_hits::total                 1058426                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks           127891                       # number of Writeback hits
system.l2.Writeback_hits::total                127891                       # number of Writeback hits
system.l2.UpgradeReq_hits::cpu00.data               1                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    1                       # number of UpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu07.data             1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                  1                       # number of SCUpgradeReq hits
system.l2.ReadExReq_hits::cpu00.data              917                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu01.data              896                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu02.data              896                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu03.data              896                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu04.data              896                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu05.data              896                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu06.data              896                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu07.data              896                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu08.data              896                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu09.data              896                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu10.data              896                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu11.data              896                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu12.data              896                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu13.data              896                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu14.data              896                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu15.data              895                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 14356                       # number of ReadExReq hits
system.l2.demand_hits::cpu00.inst                 116                       # number of demand (read+write) hits
system.l2.demand_hits::cpu00.data               92905                       # number of demand (read+write) hits
system.l2.demand_hits::cpu01.inst                  20                       # number of demand (read+write) hits
system.l2.demand_hits::cpu01.data               65344                       # number of demand (read+write) hits
system.l2.demand_hits::cpu02.inst                  30                       # number of demand (read+write) hits
system.l2.demand_hits::cpu02.data               65289                       # number of demand (read+write) hits
system.l2.demand_hits::cpu03.inst                  31                       # number of demand (read+write) hits
system.l2.demand_hits::cpu03.data               65289                       # number of demand (read+write) hits
system.l2.demand_hits::cpu04.inst                  42                       # number of demand (read+write) hits
system.l2.demand_hits::cpu04.data               65073                       # number of demand (read+write) hits
system.l2.demand_hits::cpu05.inst                  43                       # number of demand (read+write) hits
system.l2.demand_hits::cpu05.data               65301                       # number of demand (read+write) hits
system.l2.demand_hits::cpu06.inst                  46                       # number of demand (read+write) hits
system.l2.demand_hits::cpu06.data               65330                       # number of demand (read+write) hits
system.l2.demand_hits::cpu07.inst                  47                       # number of demand (read+write) hits
system.l2.demand_hits::cpu07.data               65310                       # number of demand (read+write) hits
system.l2.demand_hits::cpu08.inst                  44                       # number of demand (read+write) hits
system.l2.demand_hits::cpu08.data               65157                       # number of demand (read+write) hits
system.l2.demand_hits::cpu09.inst                  47                       # number of demand (read+write) hits
system.l2.demand_hits::cpu09.data               65196                       # number of demand (read+write) hits
system.l2.demand_hits::cpu10.inst                  46                       # number of demand (read+write) hits
system.l2.demand_hits::cpu10.data               65272                       # number of demand (read+write) hits
system.l2.demand_hits::cpu11.inst                  47                       # number of demand (read+write) hits
system.l2.demand_hits::cpu11.data               65277                       # number of demand (read+write) hits
system.l2.demand_hits::cpu12.inst                  47                       # number of demand (read+write) hits
system.l2.demand_hits::cpu12.data               65138                       # number of demand (read+write) hits
system.l2.demand_hits::cpu13.inst                  55                       # number of demand (read+write) hits
system.l2.demand_hits::cpu13.data               65306                       # number of demand (read+write) hits
system.l2.demand_hits::cpu14.inst                  51                       # number of demand (read+write) hits
system.l2.demand_hits::cpu14.data               65539                       # number of demand (read+write) hits
system.l2.demand_hits::cpu15.inst                  51                       # number of demand (read+write) hits
system.l2.demand_hits::cpu15.data               65293                       # number of demand (read+write) hits
system.l2.demand_hits::total                  1072782                       # number of demand (read+write) hits
system.l2.overall_hits::cpu00.inst                116                       # number of overall hits
system.l2.overall_hits::cpu00.data              92905                       # number of overall hits
system.l2.overall_hits::cpu01.inst                 20                       # number of overall hits
system.l2.overall_hits::cpu01.data              65344                       # number of overall hits
system.l2.overall_hits::cpu02.inst                 30                       # number of overall hits
system.l2.overall_hits::cpu02.data              65289                       # number of overall hits
system.l2.overall_hits::cpu03.inst                 31                       # number of overall hits
system.l2.overall_hits::cpu03.data              65289                       # number of overall hits
system.l2.overall_hits::cpu04.inst                 42                       # number of overall hits
system.l2.overall_hits::cpu04.data              65073                       # number of overall hits
system.l2.overall_hits::cpu05.inst                 43                       # number of overall hits
system.l2.overall_hits::cpu05.data              65301                       # number of overall hits
system.l2.overall_hits::cpu06.inst                 46                       # number of overall hits
system.l2.overall_hits::cpu06.data              65330                       # number of overall hits
system.l2.overall_hits::cpu07.inst                 47                       # number of overall hits
system.l2.overall_hits::cpu07.data              65310                       # number of overall hits
system.l2.overall_hits::cpu08.inst                 44                       # number of overall hits
system.l2.overall_hits::cpu08.data              65157                       # number of overall hits
system.l2.overall_hits::cpu09.inst                 47                       # number of overall hits
system.l2.overall_hits::cpu09.data              65196                       # number of overall hits
system.l2.overall_hits::cpu10.inst                 46                       # number of overall hits
system.l2.overall_hits::cpu10.data              65272                       # number of overall hits
system.l2.overall_hits::cpu11.inst                 47                       # number of overall hits
system.l2.overall_hits::cpu11.data              65277                       # number of overall hits
system.l2.overall_hits::cpu12.inst                 47                       # number of overall hits
system.l2.overall_hits::cpu12.data              65138                       # number of overall hits
system.l2.overall_hits::cpu13.inst                 55                       # number of overall hits
system.l2.overall_hits::cpu13.data              65306                       # number of overall hits
system.l2.overall_hits::cpu14.inst                 51                       # number of overall hits
system.l2.overall_hits::cpu14.data              65539                       # number of overall hits
system.l2.overall_hits::cpu15.inst                 51                       # number of overall hits
system.l2.overall_hits::cpu15.data              65293                       # number of overall hits
system.l2.overall_hits::total                 1072782                       # number of overall hits
system.l2.ReadReq_misses::cpu00.inst              500                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu00.data              134                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu01.inst               31                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu01.data               11                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu02.inst               24                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu02.data                1                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu03.inst               20                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu03.data                2                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu04.inst               12                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu05.inst               13                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu05.data                1                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu06.inst                7                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu07.inst                6                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu07.data                2                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu08.inst                9                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu08.data                1                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu09.inst                6                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu09.data                2                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu10.inst                7                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu11.inst                8                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu12.inst                8                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu13.inst                2                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu14.inst                4                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu14.data                1                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu15.inst                2                       # number of ReadReq misses
system.l2.ReadReq_misses::total                   814                       # number of ReadReq misses
system.l2.UpgradeReq_misses::cpu00.data             6                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                  6                       # number of UpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu14.data            1                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total                1                       # number of SCUpgradeReq misses
system.l2.ReadExReq_misses::cpu00.data           4409                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu01.data            132                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu02.data            133                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu03.data            132                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu04.data            132                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu05.data            132                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu06.data            132                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu07.data            132                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu08.data            132                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu09.data            132                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu10.data            132                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu11.data            132                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu12.data            132                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu13.data            132                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu14.data            132                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu15.data            133                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                6391                       # number of ReadExReq misses
system.l2.demand_misses::cpu00.inst               500                       # number of demand (read+write) misses
system.l2.demand_misses::cpu00.data              4543                       # number of demand (read+write) misses
system.l2.demand_misses::cpu01.inst                31                       # number of demand (read+write) misses
system.l2.demand_misses::cpu01.data               143                       # number of demand (read+write) misses
system.l2.demand_misses::cpu02.inst                24                       # number of demand (read+write) misses
system.l2.demand_misses::cpu02.data               134                       # number of demand (read+write) misses
system.l2.demand_misses::cpu03.inst                20                       # number of demand (read+write) misses
system.l2.demand_misses::cpu03.data               134                       # number of demand (read+write) misses
system.l2.demand_misses::cpu04.inst                12                       # number of demand (read+write) misses
system.l2.demand_misses::cpu04.data               132                       # number of demand (read+write) misses
system.l2.demand_misses::cpu05.inst                13                       # number of demand (read+write) misses
system.l2.demand_misses::cpu05.data               133                       # number of demand (read+write) misses
system.l2.demand_misses::cpu06.inst                 7                       # number of demand (read+write) misses
system.l2.demand_misses::cpu06.data               132                       # number of demand (read+write) misses
system.l2.demand_misses::cpu07.inst                 6                       # number of demand (read+write) misses
system.l2.demand_misses::cpu07.data               134                       # number of demand (read+write) misses
system.l2.demand_misses::cpu08.inst                 9                       # number of demand (read+write) misses
system.l2.demand_misses::cpu08.data               133                       # number of demand (read+write) misses
system.l2.demand_misses::cpu09.inst                 6                       # number of demand (read+write) misses
system.l2.demand_misses::cpu09.data               134                       # number of demand (read+write) misses
system.l2.demand_misses::cpu10.inst                 7                       # number of demand (read+write) misses
system.l2.demand_misses::cpu10.data               132                       # number of demand (read+write) misses
system.l2.demand_misses::cpu11.inst                 8                       # number of demand (read+write) misses
system.l2.demand_misses::cpu11.data               132                       # number of demand (read+write) misses
system.l2.demand_misses::cpu12.inst                 8                       # number of demand (read+write) misses
system.l2.demand_misses::cpu12.data               132                       # number of demand (read+write) misses
system.l2.demand_misses::cpu13.inst                 2                       # number of demand (read+write) misses
system.l2.demand_misses::cpu13.data               132                       # number of demand (read+write) misses
system.l2.demand_misses::cpu14.inst                 4                       # number of demand (read+write) misses
system.l2.demand_misses::cpu14.data               133                       # number of demand (read+write) misses
system.l2.demand_misses::cpu15.inst                 2                       # number of demand (read+write) misses
system.l2.demand_misses::cpu15.data               133                       # number of demand (read+write) misses
system.l2.demand_misses::total                   7205                       # number of demand (read+write) misses
system.l2.overall_misses::cpu00.inst              500                       # number of overall misses
system.l2.overall_misses::cpu00.data             4543                       # number of overall misses
system.l2.overall_misses::cpu01.inst               31                       # number of overall misses
system.l2.overall_misses::cpu01.data              143                       # number of overall misses
system.l2.overall_misses::cpu02.inst               24                       # number of overall misses
system.l2.overall_misses::cpu02.data              134                       # number of overall misses
system.l2.overall_misses::cpu03.inst               20                       # number of overall misses
system.l2.overall_misses::cpu03.data              134                       # number of overall misses
system.l2.overall_misses::cpu04.inst               12                       # number of overall misses
system.l2.overall_misses::cpu04.data              132                       # number of overall misses
system.l2.overall_misses::cpu05.inst               13                       # number of overall misses
system.l2.overall_misses::cpu05.data              133                       # number of overall misses
system.l2.overall_misses::cpu06.inst                7                       # number of overall misses
system.l2.overall_misses::cpu06.data              132                       # number of overall misses
system.l2.overall_misses::cpu07.inst                6                       # number of overall misses
system.l2.overall_misses::cpu07.data              134                       # number of overall misses
system.l2.overall_misses::cpu08.inst                9                       # number of overall misses
system.l2.overall_misses::cpu08.data              133                       # number of overall misses
system.l2.overall_misses::cpu09.inst                6                       # number of overall misses
system.l2.overall_misses::cpu09.data              134                       # number of overall misses
system.l2.overall_misses::cpu10.inst                7                       # number of overall misses
system.l2.overall_misses::cpu10.data              132                       # number of overall misses
system.l2.overall_misses::cpu11.inst                8                       # number of overall misses
system.l2.overall_misses::cpu11.data              132                       # number of overall misses
system.l2.overall_misses::cpu12.inst                8                       # number of overall misses
system.l2.overall_misses::cpu12.data              132                       # number of overall misses
system.l2.overall_misses::cpu13.inst                2                       # number of overall misses
system.l2.overall_misses::cpu13.data              132                       # number of overall misses
system.l2.overall_misses::cpu14.inst                4                       # number of overall misses
system.l2.overall_misses::cpu14.data              133                       # number of overall misses
system.l2.overall_misses::cpu15.inst                2                       # number of overall misses
system.l2.overall_misses::cpu15.data              133                       # number of overall misses
system.l2.overall_misses::total                  7205                       # number of overall misses
system.l2.ReadReq_miss_latency::cpu00.inst     38483250                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu00.data     10975250                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu01.inst      3833500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu01.data       487750                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu02.inst      2990500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu02.data        71000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu03.inst      2544500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu03.data       111000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu04.inst      1579250                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu05.inst      1124000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu05.data        82500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu06.inst       643500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu07.inst       555000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu07.data       122500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu08.inst       761750                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu08.data        69500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu09.inst       549750                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu09.data       122500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu10.inst       634000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu11.inst       710500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu12.inst       674500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu13.inst       259250                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu14.inst       282000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu14.data        82500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu15.inst       169000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total        67918750                       # number of ReadReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu00.data        92997                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total        92997                       # number of UpgradeReq miss cycles
system.l2.ReadExReq_miss_latency::cpu00.data    325476749                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu01.data     12170000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu02.data     12283250                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu03.data     11994250                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu04.data     12186750                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu05.data     11982000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu06.data     12163500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu07.data     11443750                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu08.data     12415250                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu09.data     11801750                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu10.data     11922500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu11.data     11938250                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu12.data     11912250                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu13.data     12506250                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu14.data     12527750                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu15.data     11935250                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     506659499                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::cpu00.inst     38483250                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu00.data    336451999                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu01.inst      3833500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu01.data     12657750                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu02.inst      2990500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu02.data     12354250                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu03.inst      2544500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu03.data     12105250                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu04.inst      1579250                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu04.data     12186750                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu05.inst      1124000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu05.data     12064500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu06.inst       643500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu06.data     12163500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu07.inst       555000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu07.data     11566250                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu08.inst       761750                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu08.data     12484750                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu09.inst       549750                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu09.data     11924250                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu10.inst       634000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu10.data     11922500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu11.inst       710500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu11.data     11938250                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu12.inst       674500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu12.data     11912250                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu13.inst       259250                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu13.data     12506250                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu14.inst       282000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu14.data     12610250                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu15.inst       169000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu15.data     11935250                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        574578249                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu00.inst     38483250                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu00.data    336451999                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu01.inst      3833500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu01.data     12657750                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu02.inst      2990500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu02.data     12354250                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu03.inst      2544500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu03.data     12105250                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu04.inst      1579250                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu04.data     12186750                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu05.inst      1124000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu05.data     12064500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu06.inst       643500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu06.data     12163500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu07.inst       555000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu07.data     11566250                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu08.inst       761750                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu08.data     12484750                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu09.inst       549750                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu09.data     11924250                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu10.inst       634000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu10.data     11922500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu11.inst       710500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu11.data     11938250                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu12.inst       674500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu12.data     11912250                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu13.inst       259250                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu13.data     12506250                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu14.inst       282000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu14.data     12610250                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu15.inst       169000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu15.data     11935250                       # number of overall miss cycles
system.l2.overall_miss_latency::total       574578249                       # number of overall miss cycles
system.l2.ReadReq_accesses::cpu00.inst            616                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu00.data          92122                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu01.inst             51                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu01.data          64459                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu02.inst             54                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu02.data          64394                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu03.inst             51                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu03.data          64395                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu04.inst             54                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu04.data          64177                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu05.inst             56                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu05.data          64406                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu06.inst             53                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu06.data          64434                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu07.inst             53                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu07.data          64416                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu08.inst             53                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu08.data          64262                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu09.inst             53                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu09.data          64302                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu10.inst             53                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu10.data          64376                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu11.inst             55                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu11.data          64381                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu12.inst             55                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu12.data          64242                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu13.inst             57                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu13.data          64410                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu14.inst             55                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu14.data          64644                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu15.inst             53                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu15.data          64398                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total             1059240                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks       127891                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total            127891                       # number of Writeback accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu00.data            7                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total                7                       # number of UpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu07.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu14.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total              2                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu00.data         5326                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu01.data         1028                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu02.data         1029                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu03.data         1028                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu04.data         1028                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu05.data         1028                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu06.data         1028                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu07.data         1028                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu08.data         1028                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu09.data         1028                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu10.data         1028                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu11.data         1028                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu12.data         1028                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu13.data         1028                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu14.data         1028                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu15.data         1028                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             20747                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::cpu00.inst             616                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu00.data           97448                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu01.inst              51                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu01.data           65487                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu02.inst              54                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu02.data           65423                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu03.inst              51                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu03.data           65423                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu04.inst              54                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu04.data           65205                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu05.inst              56                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu05.data           65434                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu06.inst              53                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu06.data           65462                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu07.inst              53                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu07.data           65444                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu08.inst              53                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu08.data           65290                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu09.inst              53                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu09.data           65330                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu10.inst              53                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu10.data           65404                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu11.inst              55                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu11.data           65409                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu12.inst              55                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu12.data           65270                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu13.inst              57                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu13.data           65438                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu14.inst              55                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu14.data           65672                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu15.inst              53                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu15.data           65426                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              1079987                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu00.inst            616                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu00.data          97448                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu01.inst             51                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu01.data          65487                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu02.inst             54                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu02.data          65423                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu03.inst             51                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu03.data          65423                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu04.inst             54                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu04.data          65205                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu05.inst             56                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu05.data          65434                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu06.inst             53                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu06.data          65462                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu07.inst             53                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu07.data          65444                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu08.inst             53                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu08.data          65290                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu09.inst             53                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu09.data          65330                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu10.inst             53                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu10.data          65404                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu11.inst             55                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu11.data          65409                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu12.inst             55                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu12.data          65270                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu13.inst             57                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu13.data          65438                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu14.inst             55                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu14.data          65672                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu15.inst             53                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu15.data          65426                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             1079987                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::cpu00.inst      0.811688                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu00.data      0.001455                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu01.inst      0.607843                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu01.data      0.000171                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu02.inst      0.444444                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu02.data      0.000016                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu03.inst      0.392157                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu03.data      0.000031                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu04.inst      0.222222                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu05.inst      0.232143                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu05.data      0.000016                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu06.inst      0.132075                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu07.inst      0.113208                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu07.data      0.000031                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu08.inst      0.169811                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu08.data      0.000016                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu09.inst      0.113208                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu09.data      0.000031                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu10.inst      0.132075                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu11.inst      0.145455                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu12.inst      0.145455                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu13.inst      0.035088                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu14.inst      0.072727                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu14.data      0.000015                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu15.inst      0.037736                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.000768                       # miss rate for ReadReq accesses
system.l2.UpgradeReq_miss_rate::cpu00.data     0.857143                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.857143                       # miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu14.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.500000                       # miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_miss_rate::cpu00.data     0.827826                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu01.data     0.128405                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu02.data     0.129252                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu03.data     0.128405                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu04.data     0.128405                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu05.data     0.128405                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu06.data     0.128405                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu07.data     0.128405                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu08.data     0.128405                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu09.data     0.128405                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu10.data     0.128405                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu11.data     0.128405                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu12.data     0.128405                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu13.data     0.128405                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu14.data     0.128405                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu15.data     0.129377                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.308045                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::cpu00.inst       0.811688                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu00.data       0.046620                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu01.inst       0.607843                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu01.data       0.002184                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu02.inst       0.444444                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu02.data       0.002048                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu03.inst       0.392157                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu03.data       0.002048                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu04.inst       0.222222                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu04.data       0.002024                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu05.inst       0.232143                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu05.data       0.002033                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu06.inst       0.132075                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu06.data       0.002016                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu07.inst       0.113208                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu07.data       0.002048                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu08.inst       0.169811                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu08.data       0.002037                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu09.inst       0.113208                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu09.data       0.002051                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu10.inst       0.132075                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu10.data       0.002018                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu11.inst       0.145455                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu11.data       0.002018                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu12.inst       0.145455                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu12.data       0.002022                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu13.inst       0.035088                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu13.data       0.002017                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu14.inst       0.072727                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu14.data       0.002025                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu15.inst       0.037736                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu15.data       0.002033                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.006671                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu00.inst      0.811688                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu00.data      0.046620                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu01.inst      0.607843                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu01.data      0.002184                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu02.inst      0.444444                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu02.data      0.002048                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu03.inst      0.392157                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu03.data      0.002048                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu04.inst      0.222222                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu04.data      0.002024                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu05.inst      0.232143                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu05.data      0.002033                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu06.inst      0.132075                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu06.data      0.002016                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu07.inst      0.113208                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu07.data      0.002048                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu08.inst      0.169811                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu08.data      0.002037                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu09.inst      0.113208                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu09.data      0.002051                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu10.inst      0.132075                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu10.data      0.002018                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu11.inst      0.145455                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu11.data      0.002018                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu12.inst      0.145455                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu12.data      0.002022                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu13.inst      0.035088                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu13.data      0.002017                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu14.inst      0.072727                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu14.data      0.002025                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu15.inst      0.037736                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu15.data      0.002033                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.006671                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::cpu00.inst 76966.500000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu00.data 81904.850746                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu01.inst 123661.290323                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu01.data 44340.909091                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu02.inst 124604.166667                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu02.data        71000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu03.inst       127225                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu03.data        55500                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu04.inst 131604.166667                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu05.inst 86461.538462                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu05.data        82500                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu06.inst 91928.571429                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu07.inst        92500                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu07.data        61250                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu08.inst 84638.888889                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu08.data        69500                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu09.inst        91625                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu09.data        61250                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu10.inst 90571.428571                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu11.inst 88812.500000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu12.inst 84312.500000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu13.inst       129625                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu14.inst        70500                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu14.data        82500                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu15.inst        84500                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 83438.267813                       # average ReadReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu00.data 15499.500000                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total 15499.500000                       # average UpgradeReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu00.data 73820.990928                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu01.data 92196.969697                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu02.data 92355.263158                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu03.data 90865.530303                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu04.data 92323.863636                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu05.data 90772.727273                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu06.data 92147.727273                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu07.data 86695.075758                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu08.data 94054.924242                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu09.data 89407.196970                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu10.data 90321.969697                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu11.data 90441.287879                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu12.data 90244.318182                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu13.data 94744.318182                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu14.data 94907.196970                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu15.data 89738.721805                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 79277.030042                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::cpu00.inst 76966.500000                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu00.data 74059.431873                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu01.inst 123661.290323                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu01.data 88515.734266                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu02.inst 124604.166667                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu02.data 92195.895522                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu03.inst       127225                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu03.data 90337.686567                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu04.inst 131604.166667                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu04.data 92323.863636                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu05.inst 86461.538462                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu05.data 90710.526316                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu06.inst 91928.571429                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu06.data 92147.727273                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu07.inst        92500                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu07.data 86315.298507                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu08.inst 84638.888889                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu08.data 93870.300752                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu09.inst        91625                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu09.data 88986.940299                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu10.inst 90571.428571                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu10.data 90321.969697                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu11.inst 88812.500000                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu11.data 90441.287879                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu12.inst 84312.500000                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu12.data 90244.318182                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu13.inst       129625                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu13.data 94744.318182                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu14.inst        70500                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu14.data 94813.909774                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu15.inst        84500                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu15.data 89738.721805                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 79747.154615                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu00.inst 76966.500000                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu00.data 74059.431873                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu01.inst 123661.290323                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu01.data 88515.734266                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu02.inst 124604.166667                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu02.data 92195.895522                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu03.inst       127225                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu03.data 90337.686567                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu04.inst 131604.166667                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu04.data 92323.863636                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu05.inst 86461.538462                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu05.data 90710.526316                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu06.inst 91928.571429                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu06.data 92147.727273                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu07.inst        92500                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu07.data 86315.298507                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu08.inst 84638.888889                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu08.data 93870.300752                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu09.inst        91625                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu09.data 88986.940299                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu10.inst 90571.428571                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu10.data 90321.969697                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu11.inst 88812.500000                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu11.data 90441.287879                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu12.inst 84312.500000                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu12.data 90244.318182                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu13.inst       129625                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu13.data 94744.318182                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu14.inst        70500                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu14.data 94813.909774                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu15.inst        84500                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu15.data 89738.721805                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 79747.154615                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets              859                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       6                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets   143.166667                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                   16                       # number of writebacks
system.l2.writebacks::total                        16                       # number of writebacks
system.l2.ReadReq_mshr_hits::cpu00.inst             1                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu00.data            15                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu01.inst            12                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu01.data             1                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu02.inst            24                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu02.data             1                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu03.inst            13                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu03.data             1                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu04.inst            11                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu05.inst             9                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu06.inst             7                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu07.inst             3                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu08.inst             9                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu08.data             1                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu09.inst             5                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu10.inst             5                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu11.inst             7                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu12.inst             7                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu13.inst             2                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu14.inst             2                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu15.inst             1                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::total                137                       # number of ReadReq MSHR hits
system.l2.demand_mshr_hits::cpu00.inst              1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu00.data             15                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu01.inst             12                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu01.data              1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu02.inst             24                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu02.data              1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu03.inst             13                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu03.data              1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu04.inst             11                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu05.inst              9                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu06.inst              7                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu07.inst              3                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu08.inst              9                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu08.data              1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu09.inst              5                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu10.inst              5                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu11.inst              7                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu12.inst              7                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu13.inst              2                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu14.inst              2                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu15.inst              1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                 137                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::cpu00.inst             1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu00.data            15                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu01.inst            12                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu01.data             1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu02.inst            24                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu02.data             1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu03.inst            13                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu03.data             1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu04.inst            11                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu05.inst             9                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu06.inst             7                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu07.inst             3                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu08.inst             9                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu08.data             1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu09.inst             5                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu10.inst             5                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu11.inst             7                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu12.inst             7                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu13.inst             2                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu14.inst             2                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu15.inst             1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                137                       # number of overall MSHR hits
system.l2.ReadReq_mshr_misses::cpu00.inst          499                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu00.data          119                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu01.inst           19                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu01.data           10                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu03.inst            7                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu03.data            1                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu04.inst            1                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu05.inst            4                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu05.data            1                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu07.inst            3                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu07.data            2                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu09.inst            1                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu09.data            2                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu10.inst            2                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu11.inst            1                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu12.inst            1                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu14.inst            2                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu14.data            1                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu15.inst            1                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total              677                       # number of ReadReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu00.data            6                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total             6                       # number of UpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu14.data            1                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total            1                       # number of SCUpgradeReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu00.data         4409                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu01.data          132                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu02.data          133                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu03.data          132                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu04.data          132                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu05.data          132                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu06.data          132                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu07.data          132                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu08.data          132                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu09.data          132                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu10.data          132                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu11.data          132                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu12.data          132                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu13.data          132                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu14.data          132                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu15.data          133                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           6391                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::cpu00.inst          499                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu00.data         4528                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu01.inst           19                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu01.data          142                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu02.data          133                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu03.inst            7                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu03.data          133                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu04.inst            1                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu04.data          132                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu05.inst            4                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu05.data          133                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu06.data          132                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu07.inst            3                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu07.data          134                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu08.data          132                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu09.inst            1                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu09.data          134                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu10.inst            2                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu10.data          132                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu11.inst            1                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu11.data          132                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu12.inst            1                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu12.data          132                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu13.data          132                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu14.inst            2                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu14.data          133                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu15.inst            1                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu15.data          133                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              7068                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu00.inst          499                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu00.data         4528                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu01.inst           19                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu01.data          142                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu02.data          133                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu03.inst            7                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu03.data          133                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu04.inst            1                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu04.data          132                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu05.inst            4                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu05.data          133                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu06.data          132                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu07.inst            3                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu07.data          134                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu08.data          132                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu09.inst            1                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu09.data          134                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu10.inst            2                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu10.data          132                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu11.inst            1                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu11.data          132                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu12.inst            1                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu12.data          132                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu13.data          132                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu14.inst            2                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu14.data          133                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu15.inst            1                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu15.data          133                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             7068                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::cpu00.inst     32253000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu00.data      8407750                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu01.inst      1754500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu01.data       310000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu03.inst      1393250                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu03.data        27500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu04.inst        84250                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu05.inst       275500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu05.data        70000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu07.inst       189500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu07.data        98000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu09.inst       125500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu09.data        98000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu10.inst       167750                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu11.inst        62500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu12.inst        83750                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu14.inst       126750                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu14.data        70000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu15.inst        84250                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total     45681750                       # number of ReadReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu00.data       115003                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total       115003                       # number of UpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu14.data        18001                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total        18001                       # number of SCUpgradeReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu00.data    270441751                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu01.data     10520500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu02.data     10624750                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu03.data     10351750                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu04.data     10543250                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu05.data     10336000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu06.data     10520500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu07.data      9799750                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu08.data     10770750                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu09.data     10158250                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu10.data     10278500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu11.data     10294250                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu12.data     10266250                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu13.data     10863250                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu14.data     10880250                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu15.data     10277250                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    426927001                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu00.inst     32253000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu00.data    278849501                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu01.inst      1754500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu01.data     10830500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu02.data     10624750                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu03.inst      1393250                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu03.data     10379250                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu04.inst        84250                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu04.data     10543250                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu05.inst       275500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu05.data     10406000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu06.data     10520500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu07.inst       189500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu07.data      9897750                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu08.data     10770750                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu09.inst       125500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu09.data     10256250                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu10.inst       167750                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu10.data     10278500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu11.inst        62500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu11.data     10294250                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu12.inst        83750                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu12.data     10266250                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu13.data     10863250                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu14.inst       126750                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu14.data     10950250                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu15.inst        84250                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu15.data     10277250                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    472608751                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu00.inst     32253000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu00.data    278849501                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu01.inst      1754500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu01.data     10830500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu02.data     10624750                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu03.inst      1393250                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu03.data     10379250                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu04.inst        84250                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu04.data     10543250                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu05.inst       275500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu05.data     10406000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu06.data     10520500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu07.inst       189500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu07.data      9897750                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu08.data     10770750                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu09.inst       125500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu09.data     10256250                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu10.inst       167750                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu10.data     10278500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu11.inst        62500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu11.data     10294250                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu12.inst        83750                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu12.data     10266250                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu13.data     10863250                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu14.inst       126750                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu14.data     10950250                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu15.inst        84250                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu15.data     10277250                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    472608751                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::cpu00.inst     0.810065                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu00.data     0.001292                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu01.inst     0.372549                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu01.data     0.000155                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu03.inst     0.137255                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu03.data     0.000016                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu04.inst     0.018519                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu05.inst     0.071429                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu05.data     0.000016                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu07.inst     0.056604                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu07.data     0.000031                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu09.inst     0.018868                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu09.data     0.000031                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu10.inst     0.037736                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu11.inst     0.018182                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu12.inst     0.018182                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu14.inst     0.036364                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu14.data     0.000015                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu15.inst     0.018868                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.000639                       # mshr miss rate for ReadReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu00.data     0.857143                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.857143                       # mshr miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu14.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.500000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu00.data     0.827826                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu01.data     0.128405                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu02.data     0.129252                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu03.data     0.128405                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu04.data     0.128405                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu05.data     0.128405                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu06.data     0.128405                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu07.data     0.128405                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu08.data     0.128405                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu09.data     0.128405                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu10.data     0.128405                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu11.data     0.128405                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu12.data     0.128405                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu13.data     0.128405                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu14.data     0.128405                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu15.data     0.129377                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.308045                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::cpu00.inst     0.810065                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu00.data     0.046466                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu01.inst     0.372549                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu01.data     0.002168                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu02.data     0.002033                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu03.inst     0.137255                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu03.data     0.002033                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu04.inst     0.018519                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu04.data     0.002024                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu05.inst     0.071429                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu05.data     0.002033                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu06.data     0.002016                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu07.inst     0.056604                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu07.data     0.002048                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu08.data     0.002022                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu09.inst     0.018868                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu09.data     0.002051                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu10.inst     0.037736                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu10.data     0.002018                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu11.inst     0.018182                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu11.data     0.002018                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu12.inst     0.018182                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu12.data     0.002022                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu13.data     0.002017                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu14.inst     0.036364                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu14.data     0.002025                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu15.inst     0.018868                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu15.data     0.002033                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.006545                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu00.inst     0.810065                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu00.data     0.046466                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu01.inst     0.372549                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu01.data     0.002168                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu02.data     0.002033                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu03.inst     0.137255                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu03.data     0.002033                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu04.inst     0.018519                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu04.data     0.002024                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu05.inst     0.071429                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu05.data     0.002033                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu06.data     0.002016                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu07.inst     0.056604                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu07.data     0.002048                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu08.data     0.002022                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu09.inst     0.018868                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu09.data     0.002051                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu10.inst     0.037736                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu10.data     0.002018                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu11.inst     0.018182                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu11.data     0.002018                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu12.inst     0.018182                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu12.data     0.002022                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu13.data     0.002017                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu14.inst     0.036364                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu14.data     0.002025                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu15.inst     0.018868                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu15.data     0.002033                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.006545                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::cpu00.inst 64635.270541                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu00.data 70653.361345                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu01.inst 92342.105263                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu01.data        31000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu03.inst 199035.714286                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu03.data        27500                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu04.inst        84250                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu05.inst        68875                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu05.data        70000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu07.inst 63166.666667                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu07.data        49000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu09.inst       125500                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu09.data        49000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu10.inst        83875                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu11.inst        62500                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu12.inst        83750                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu14.inst        63375                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu14.data        70000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu15.inst        84250                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 67476.735598                       # average ReadReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu00.data 19167.166667                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 19167.166667                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu14.data        18001                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total        18001                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu00.data 61338.569063                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu01.data 79700.757576                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu02.data 79885.338346                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu03.data 78422.348485                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu04.data 79873.106061                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu05.data 78303.030303                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu06.data 79700.757576                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu07.data 74240.530303                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu08.data 81596.590909                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu09.data 76956.439394                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu10.data 77867.424242                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu11.data 77986.742424                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu12.data 77774.621212                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu13.data 82297.348485                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu14.data 82426.136364                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu15.data 77272.556391                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 66801.283211                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu00.inst 64635.270541                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu00.data 61583.370362                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu01.inst 92342.105263                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu01.data 76271.126761                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu02.data 79885.338346                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu03.inst 199035.714286                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu03.data 78039.473684                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu04.inst        84250                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu04.data 79873.106061                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu05.inst        68875                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu05.data 78240.601504                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu06.data 79700.757576                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu07.inst 63166.666667                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu07.data 73863.805970                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu08.data 81596.590909                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu09.inst       125500                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu09.data 76539.179104                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu10.inst        83875                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu10.data 77867.424242                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu11.inst        62500                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu11.data 77986.742424                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu12.inst        83750                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu12.data 77774.621212                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu13.data 82297.348485                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu14.inst        63375                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu14.data 82332.706767                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu15.inst        84250                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu15.data 77272.556391                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 66865.980617                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu00.inst 64635.270541                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu00.data 61583.370362                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu01.inst 92342.105263                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu01.data 76271.126761                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu02.data 79885.338346                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu03.inst 199035.714286                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu03.data 78039.473684                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu04.inst        84250                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu04.data 79873.106061                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu05.inst        68875                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu05.data 78240.601504                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu06.data 79700.757576                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu07.inst 63166.666667                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu07.data 73863.805970                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu08.data 81596.590909                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu09.inst       125500                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu09.data 76539.179104                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu10.inst        83875                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu10.data 77867.424242                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu11.inst        62500                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu11.data 77986.742424                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu12.inst        83750                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu12.data 77774.621212                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu13.data 82297.348485                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu14.inst        63375                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu14.data 82332.706767                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu15.inst        84250                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu15.data 77272.556391                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 66865.980617                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadReq                 676                       # Transaction distribution
system.membus.trans_dist::ReadResp                675                       # Transaction distribution
system.membus.trans_dist::Writeback                16                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               23                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq             44                       # Transaction distribution
system.membus.trans_dist::UpgradeResp               8                       # Transaction distribution
system.membus.trans_dist::ReadExReq              6390                       # Transaction distribution
system.membus.trans_dist::ReadExResp             6390                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        14222                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  14222                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port       453184                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  453184                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                               59                       # Total snoops (count)
system.membus.snoop_fanout::samples              7149                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    7149    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                7149                       # Request fanout histogram
system.membus.reqLayer0.occupancy             7958000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.5                       # Layer utilization (%)
system.membus.respLayer1.occupancy           37617245                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              2.5                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadReq            2120284                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp           2120280                       # Transaction distribution
system.tol2bus.trans_dist::ReadRespWithInvalidate            2                       # Transaction distribution
system.tol2bus.trans_dist::Writeback           127891                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq              23                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq            45                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp             68                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq           11                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp           11                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            20777                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           20777                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu00.icache.mem_side::system.l2.cpu_side         1230                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu00.dcache.mem_side::system.l2.cpu_side       270313                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu01.icache.mem_side::system.l2.cpu_side          102                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu01.dcache.mem_side::system.l2.cpu_side       205142                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu02.icache.mem_side::system.l2.cpu_side          108                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu02.dcache.mem_side::system.l2.cpu_side       205092                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu03.icache.mem_side::system.l2.cpu_side          102                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu03.dcache.mem_side::system.l2.cpu_side       205162                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu04.icache.mem_side::system.l2.cpu_side          108                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu04.dcache.mem_side::system.l2.cpu_side       204822                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu05.icache.mem_side::system.l2.cpu_side          112                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu05.dcache.mem_side::system.l2.cpu_side       205135                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu06.icache.mem_side::system.l2.cpu_side          106                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu06.dcache.mem_side::system.l2.cpu_side       205094                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu07.icache.mem_side::system.l2.cpu_side          106                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu07.dcache.mem_side::system.l2.cpu_side       205136                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu08.icache.mem_side::system.l2.cpu_side          106                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu08.dcache.mem_side::system.l2.cpu_side       204922                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu09.icache.mem_side::system.l2.cpu_side          106                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu09.dcache.mem_side::system.l2.cpu_side       205026                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu10.icache.mem_side::system.l2.cpu_side          106                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu10.dcache.mem_side::system.l2.cpu_side       205009                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu11.icache.mem_side::system.l2.cpu_side          110                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu11.dcache.mem_side::system.l2.cpu_side       205014                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu12.icache.mem_side::system.l2.cpu_side          110                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu12.dcache.mem_side::system.l2.cpu_side       205003                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu13.icache.mem_side::system.l2.cpu_side          114                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu13.dcache.mem_side::system.l2.cpu_side       205029                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu14.icache.mem_side::system.l2.cpu_side          110                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu14.dcache.mem_side::system.l2.cpu_side       205258                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu15.icache.mem_side::system.l2.cpu_side          106                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu15.dcache.mem_side::system.l2.cpu_side       205026                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               3349025                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu00.icache.mem_side::system.l2.cpu_side        39296                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu00.dcache.mem_side::system.l2.cpu_side      8464896                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu01.icache.mem_side::system.l2.cpu_side         3264                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu01.dcache.mem_side::system.l2.cpu_side      4588800                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu02.icache.mem_side::system.l2.cpu_side         3456                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu02.dcache.mem_side::system.l2.cpu_side      4585536                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu03.icache.mem_side::system.l2.cpu_side         3264                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu03.dcache.mem_side::system.l2.cpu_side      4589824                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu04.icache.mem_side::system.l2.cpu_side         3456                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu04.dcache.mem_side::system.l2.cpu_side      4568256                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu05.icache.mem_side::system.l2.cpu_side         3584                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu05.dcache.mem_side::system.l2.cpu_side      4588032                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu06.icache.mem_side::system.l2.cpu_side         3392                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu06.dcache.mem_side::system.l2.cpu_side      4585664                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu07.icache.mem_side::system.l2.cpu_side         3392                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu07.dcache.mem_side::system.l2.cpu_side      4588480                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu08.icache.mem_side::system.l2.cpu_side         3392                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu08.dcache.mem_side::system.l2.cpu_side      4574528                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu09.icache.mem_side::system.l2.cpu_side         3392                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu09.dcache.mem_side::system.l2.cpu_side      4580928                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu10.icache.mem_side::system.l2.cpu_side         3392                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu10.dcache.mem_side::system.l2.cpu_side      4579968                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu11.icache.mem_side::system.l2.cpu_side         3520                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu11.dcache.mem_side::system.l2.cpu_side      4580608                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu12.icache.mem_side::system.l2.cpu_side         3520                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu12.dcache.mem_side::system.l2.cpu_side      4579584                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu13.icache.mem_side::system.l2.cpu_side         3648                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu13.dcache.mem_side::system.l2.cpu_side      4581184                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu14.icache.mem_side::system.l2.cpu_side         3520                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu14.dcache.mem_side::system.l2.cpu_side      4595840                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu15.icache.mem_side::system.l2.cpu_side         3392                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu15.dcache.mem_side::system.l2.cpu_side      4581056                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               77304064                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         1061144                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples          2269037                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean                  31                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev                  0                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::9                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::10                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::11                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::12                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::13                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::14                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::15                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::16                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::17                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::18                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::19                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::20                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::21                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::22                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::23                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::24                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::25                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::26                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::27                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::28                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::29                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::30                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::31               2269037    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::32                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value             31                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value             31                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            2269037                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         1262411494                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             84.4                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1016250                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         209769307                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization            14.0                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy             82961                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy         201768760                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization            13.5                       # Layer utilization (%)
system.tol2bus.respLayer8.occupancy             90928                       # Layer occupancy (ticks)
system.tol2bus.respLayer8.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer9.occupancy         201712921                       # Layer occupancy (ticks)
system.tol2bus.respLayer9.utilization            13.5                       # Layer utilization (%)
system.tol2bus.respLayer12.occupancy            82457                       # Layer occupancy (ticks)
system.tol2bus.respLayer12.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer13.occupancy        201833137                       # Layer occupancy (ticks)
system.tol2bus.respLayer13.utilization           13.5                       # Layer utilization (%)
system.tol2bus.respLayer16.occupancy            85692                       # Layer occupancy (ticks)
system.tol2bus.respLayer16.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer17.occupancy        201759877                       # Layer occupancy (ticks)
system.tol2bus.respLayer17.utilization           13.5                       # Layer utilization (%)
system.tol2bus.respLayer20.occupancy            87960                       # Layer occupancy (ticks)
system.tol2bus.respLayer20.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer21.occupancy        201812856                       # Layer occupancy (ticks)
system.tol2bus.respLayer21.utilization           13.5                       # Layer utilization (%)
system.tol2bus.respLayer24.occupancy            81963                       # Layer occupancy (ticks)
system.tol2bus.respLayer24.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer25.occupancy        201753611                       # Layer occupancy (ticks)
system.tol2bus.respLayer25.utilization           13.5                       # Layer utilization (%)
system.tol2bus.respLayer28.occupancy            80977                       # Layer occupancy (ticks)
system.tol2bus.respLayer28.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer29.occupancy        201804461                       # Layer occupancy (ticks)
system.tol2bus.respLayer29.utilization           13.5                       # Layer utilization (%)
system.tol2bus.respLayer32.occupancy            82706                       # Layer occupancy (ticks)
system.tol2bus.respLayer32.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer33.occupancy        201871586                       # Layer occupancy (ticks)
system.tol2bus.respLayer33.utilization           13.5                       # Layer utilization (%)
system.tol2bus.respLayer36.occupancy            81733                       # Layer occupancy (ticks)
system.tol2bus.respLayer36.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer37.occupancy        201832077                       # Layer occupancy (ticks)
system.tol2bus.respLayer37.utilization           13.5                       # Layer utilization (%)
system.tol2bus.respLayer40.occupancy            81447                       # Layer occupancy (ticks)
system.tol2bus.respLayer40.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer41.occupancy        201751139                       # Layer occupancy (ticks)
system.tol2bus.respLayer41.utilization           13.5                       # Layer utilization (%)
system.tol2bus.respLayer44.occupancy            84950                       # Layer occupancy (ticks)
system.tol2bus.respLayer44.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer45.occupancy        201906155                       # Layer occupancy (ticks)
system.tol2bus.respLayer45.utilization           13.5                       # Layer utilization (%)
system.tol2bus.respLayer48.occupancy            85473                       # Layer occupancy (ticks)
system.tol2bus.respLayer48.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer49.occupancy        201730174                       # Layer occupancy (ticks)
system.tol2bus.respLayer49.utilization           13.5                       # Layer utilization (%)
system.tol2bus.respLayer52.occupancy            87239                       # Layer occupancy (ticks)
system.tol2bus.respLayer52.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer53.occupancy        201744365                       # Layer occupancy (ticks)
system.tol2bus.respLayer53.utilization           13.5                       # Layer utilization (%)
system.tol2bus.respLayer56.occupancy            83978                       # Layer occupancy (ticks)
system.tol2bus.respLayer56.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer57.occupancy        201705507                       # Layer occupancy (ticks)
system.tol2bus.respLayer57.utilization           13.5                       # Layer utilization (%)
system.tol2bus.respLayer60.occupancy            79999                       # Layer occupancy (ticks)
system.tol2bus.respLayer60.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer61.occupancy        201779522                       # Layer occupancy (ticks)
system.tol2bus.respLayer61.utilization           13.5                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
