TimeQuest Timing Analyzer report for arinc_825
Sun Jan 26 18:01:12 2014
Quartus II Version 7.1 Build 156 04/30/2007 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Clocks
  4. Fmax Summary
  5. Setup Summary
  6. Hold Summary
  7. Recovery Summary
  8. Removal Summary
  9. Minimum Pulse Width
 10. Setup Transfers
 11. Hold Transfers
 12. Unconstrained Paths
 13. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2007 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-----------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                     ;
+--------------------+--------------------------------------------------+
; Quartus II Version ; Version 7.1 Build 156 04/30/2007 SJ Full Version ;
; Revision Name      ; arinc_825                                        ;
; Device Family      ; Cyclone III                                      ;
; Device Name        ; EP3C5F256C6                                      ;
; Timing Models      ; Preliminary                                      ;
; Delay Model        ; Slow Model                                       ;
; Rise/Fall Delays   ; Enabled                                          ;
+--------------------+--------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                             ;
+------------+------+--------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------+
; Clock Name ; Type ; Period ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets ;
+------------+------+--------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------+
; clk        ; Base ; 1.000  ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clk } ;
+------------+------+--------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------+


+-------------------------+
; Fmax Summary            ;
+------------+------------+
; Fmax (MHz) ; Clock Name ;
+------------+------------+
; 254.78     ; clk        ;
+------------+------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+--------------------------------+
; Setup Summary                  ;
+-------+--------+---------------+
; Clock ; Slack  ; End Point TNS ;
+-------+--------+---------------+
; clk   ; -2.925 ; -376.921      ;
+-------+--------+---------------+


+-------------------------------+
; Hold Summary                  ;
+-------+-------+---------------+
; Clock ; Slack ; End Point TNS ;
+-------+-------+---------------+
; clk   ; 0.428 ; 0.000         ;
+-------+-------+---------------+


--------------------
; Recovery Summary ;
--------------------
No paths to report.


-------------------
; Removal Summary ;
-------------------
No paths to report.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Pulse Width                                                                                                                                                                                                                ;
+--------+--------------+----------------+--------+-------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Pulse  ; Clock ; Clock Edge ; Target                                                                                                                                                      ;
+--------+--------------+----------------+--------+-------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; -2.846 ; 1.000        ; 3.846          ; Period ; clk   ; Rise       ; wr_fifo:wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_rhn1:auto_generated|altsyncram_ee51:fifo_ram|q_b[0]                           ;
; -2.846 ; 1.000        ; 3.846          ; Period ; clk   ; Rise       ; wr_fifo:wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_rhn1:auto_generated|altsyncram_ee51:fifo_ram|q_b[2]                           ;
; -2.846 ; 1.000        ; 3.846          ; Period ; clk   ; Rise       ; wr_fifo:wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_rhn1:auto_generated|altsyncram_ee51:fifo_ram|q_b[1]                           ;
; -2.846 ; 1.000        ; 3.846          ; Period ; clk   ; Rise       ; wr_fifo:wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_rhn1:auto_generated|altsyncram_ee51:fifo_ram|q_b[7]                           ;
; -2.846 ; 1.000        ; 3.846          ; Period ; clk   ; Rise       ; wr_fifo:wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_rhn1:auto_generated|altsyncram_ee51:fifo_ram|ram_block3a0~porta_we_reg        ;
; -2.846 ; 1.000        ; 3.846          ; Period ; clk   ; Rise       ; wr_fifo:wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_rhn1:auto_generated|altsyncram_ee51:fifo_ram|ram_block3a0~portb_re_reg        ;
; -2.846 ; 1.000        ; 3.846          ; Period ; clk   ; Rise       ; wr_fifo:wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_rhn1:auto_generated|altsyncram_ee51:fifo_ram|ram_block3a0~porta_datain_reg0   ;
; -2.846 ; 1.000        ; 3.846          ; Period ; clk   ; Rise       ; wr_fifo:wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_rhn1:auto_generated|altsyncram_ee51:fifo_ram|ram_block3a0~porta_datain_reg4   ;
; -2.846 ; 1.000        ; 3.846          ; Period ; clk   ; Rise       ; wr_fifo:wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_rhn1:auto_generated|altsyncram_ee51:fifo_ram|ram_block3a0~porta_datain_reg8   ;
; -2.846 ; 1.000        ; 3.846          ; Period ; clk   ; Rise       ; wr_fifo:wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_rhn1:auto_generated|altsyncram_ee51:fifo_ram|ram_block3a0~porta_datain_reg12  ;
; -2.846 ; 1.000        ; 3.846          ; Period ; clk   ; Rise       ; wr_fifo:wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_rhn1:auto_generated|altsyncram_ee51:fifo_ram|ram_block3a0~porta_datain_reg16  ;
; -2.846 ; 1.000        ; 3.846          ; Period ; clk   ; Rise       ; wr_fifo:wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_rhn1:auto_generated|altsyncram_ee51:fifo_ram|ram_block3a0~porta_datain_reg20  ;
; -2.846 ; 1.000        ; 3.846          ; Period ; clk   ; Rise       ; wr_fifo:wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_rhn1:auto_generated|altsyncram_ee51:fifo_ram|ram_block3a0~porta_datain_reg24  ;
; -2.846 ; 1.000        ; 3.846          ; Period ; clk   ; Rise       ; wr_fifo:wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_rhn1:auto_generated|altsyncram_ee51:fifo_ram|ram_block3a0~porta_datain_reg28  ;
; -2.846 ; 1.000        ; 3.846          ; Period ; clk   ; Rise       ; wr_fifo:wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_rhn1:auto_generated|altsyncram_ee51:fifo_ram|ram_block3a0~porta_address_reg0  ;
; -2.846 ; 1.000        ; 3.846          ; Period ; clk   ; Rise       ; wr_fifo:wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_rhn1:auto_generated|altsyncram_ee51:fifo_ram|ram_block3a0~porta_address_reg1  ;
; -2.846 ; 1.000        ; 3.846          ; Period ; clk   ; Rise       ; wr_fifo:wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_rhn1:auto_generated|altsyncram_ee51:fifo_ram|ram_block3a0~porta_address_reg2  ;
; -2.846 ; 1.000        ; 3.846          ; Period ; clk   ; Rise       ; wr_fifo:wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_rhn1:auto_generated|altsyncram_ee51:fifo_ram|ram_block3a0~porta_address_reg3  ;
; -2.846 ; 1.000        ; 3.846          ; Period ; clk   ; Rise       ; wr_fifo:wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_rhn1:auto_generated|altsyncram_ee51:fifo_ram|ram_block3a0~porta_address_reg4  ;
; -2.846 ; 1.000        ; 3.846          ; Period ; clk   ; Rise       ; wr_fifo:wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_rhn1:auto_generated|altsyncram_ee51:fifo_ram|ram_block3a0~porta_address_reg5  ;
; -2.846 ; 1.000        ; 3.846          ; Period ; clk   ; Rise       ; wr_fifo:wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_rhn1:auto_generated|altsyncram_ee51:fifo_ram|ram_block3a0~porta_address_reg6  ;
; -2.846 ; 1.000        ; 3.846          ; Period ; clk   ; Rise       ; wr_fifo:wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_rhn1:auto_generated|altsyncram_ee51:fifo_ram|ram_block3a0~porta_address_reg7  ;
; -2.846 ; 1.000        ; 3.846          ; Period ; clk   ; Rise       ; wr_fifo:wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_rhn1:auto_generated|altsyncram_ee51:fifo_ram|ram_block3a0~portb_address_reg0  ;
; -2.846 ; 1.000        ; 3.846          ; Period ; clk   ; Rise       ; wr_fifo:wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_rhn1:auto_generated|altsyncram_ee51:fifo_ram|ram_block3a0~portb_address_reg1  ;
; -2.846 ; 1.000        ; 3.846          ; Period ; clk   ; Rise       ; wr_fifo:wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_rhn1:auto_generated|altsyncram_ee51:fifo_ram|ram_block3a0~portb_address_reg2  ;
; -2.846 ; 1.000        ; 3.846          ; Period ; clk   ; Rise       ; wr_fifo:wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_rhn1:auto_generated|altsyncram_ee51:fifo_ram|ram_block3a0~porta_datain_reg2   ;
; -2.846 ; 1.000        ; 3.846          ; Period ; clk   ; Rise       ; wr_fifo:wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_rhn1:auto_generated|altsyncram_ee51:fifo_ram|ram_block3a0~portb_address_reg3  ;
; -2.846 ; 1.000        ; 3.846          ; Period ; clk   ; Rise       ; wr_fifo:wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_rhn1:auto_generated|altsyncram_ee51:fifo_ram|ram_block3a0~portb_address_reg4  ;
; -2.846 ; 1.000        ; 3.846          ; Period ; clk   ; Rise       ; wr_fifo:wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_rhn1:auto_generated|altsyncram_ee51:fifo_ram|ram_block3a0~porta_datain_reg11  ;
; -2.846 ; 1.000        ; 3.846          ; Period ; clk   ; Rise       ; wr_fifo:wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_rhn1:auto_generated|altsyncram_ee51:fifo_ram|ram_block3a0~portb_address_reg5  ;
; -2.846 ; 1.000        ; 3.846          ; Period ; clk   ; Rise       ; wr_fifo:wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_rhn1:auto_generated|altsyncram_ee51:fifo_ram|ram_block3a0~portb_address_reg6  ;
; -2.846 ; 1.000        ; 3.846          ; Period ; clk   ; Rise       ; wr_fifo:wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_rhn1:auto_generated|altsyncram_ee51:fifo_ram|ram_block3a0~portb_address_reg7  ;
; -2.846 ; 1.000        ; 3.846          ; Period ; clk   ; Rise       ; wr_fifo:wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_rhn1:auto_generated|altsyncram_ee51:fifo_ram|ram_block3a0~portb_address_reg8  ;
; -2.846 ; 1.000        ; 3.846          ; Period ; clk   ; Rise       ; wr_fifo:wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_rhn1:auto_generated|altsyncram_ee51:fifo_ram|ram_block3a0~portb_address_reg9  ;
; -2.846 ; 1.000        ; 3.846          ; Period ; clk   ; Rise       ; wr_fifo:wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_rhn1:auto_generated|altsyncram_ee51:fifo_ram|ram_block3a0~portb_address_reg10 ;
; -2.846 ; 1.000        ; 3.846          ; Period ; clk   ; Rise       ; wr_fifo:wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_rhn1:auto_generated|altsyncram_ee51:fifo_ram|ram_block3a0~porta_datain_reg1   ;
; -2.846 ; 1.000        ; 3.846          ; Period ; clk   ; Rise       ; wr_fifo:wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_rhn1:auto_generated|altsyncram_ee51:fifo_ram|ram_block3a0~porta_datain_reg26  ;
; -2.846 ; 1.000        ; 3.846          ; Period ; clk   ; Rise       ; wr_fifo:wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_rhn1:auto_generated|altsyncram_ee51:fifo_ram|ram_block3a0~porta_datain_reg3   ;
; -2.846 ; 1.000        ; 3.846          ; Period ; clk   ; Rise       ; wr_fifo:wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_rhn1:auto_generated|altsyncram_ee51:fifo_ram|ram_block3a0~porta_datain_reg5   ;
; -2.846 ; 1.000        ; 3.846          ; Period ; clk   ; Rise       ; wr_fifo:wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_rhn1:auto_generated|altsyncram_ee51:fifo_ram|ram_block3a0~porta_datain_reg6   ;
; -2.846 ; 1.000        ; 3.846          ; Period ; clk   ; Rise       ; wr_fifo:wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_rhn1:auto_generated|altsyncram_ee51:fifo_ram|ram_block3a0~porta_datain_reg7   ;
; -2.846 ; 1.000        ; 3.846          ; Period ; clk   ; Rise       ; wr_fifo:wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_rhn1:auto_generated|altsyncram_ee51:fifo_ram|ram_block3a0~porta_datain_reg9   ;
; -2.846 ; 1.000        ; 3.846          ; Period ; clk   ; Rise       ; wr_fifo:wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_rhn1:auto_generated|altsyncram_ee51:fifo_ram|ram_block3a0~porta_datain_reg10  ;
; -2.846 ; 1.000        ; 3.846          ; Period ; clk   ; Rise       ; wr_fifo:wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_rhn1:auto_generated|altsyncram_ee51:fifo_ram|ram_block3a0~porta_datain_reg31  ;
; -2.846 ; 1.000        ; 3.846          ; Period ; clk   ; Rise       ; wr_fifo:wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_rhn1:auto_generated|altsyncram_ee51:fifo_ram|ram_block3a0~porta_datain_reg13  ;
; -2.846 ; 1.000        ; 3.846          ; Period ; clk   ; Rise       ; wr_fifo:wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_rhn1:auto_generated|altsyncram_ee51:fifo_ram|ram_block3a0~porta_datain_reg14  ;
; -2.846 ; 1.000        ; 3.846          ; Period ; clk   ; Rise       ; wr_fifo:wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_rhn1:auto_generated|altsyncram_ee51:fifo_ram|ram_block3a0~porta_datain_reg15  ;
; -2.846 ; 1.000        ; 3.846          ; Period ; clk   ; Rise       ; wr_fifo:wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_rhn1:auto_generated|altsyncram_ee51:fifo_ram|ram_block3a0~porta_datain_reg17  ;
; -2.846 ; 1.000        ; 3.846          ; Period ; clk   ; Rise       ; wr_fifo:wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_rhn1:auto_generated|altsyncram_ee51:fifo_ram|ram_block3a0~porta_datain_reg18  ;
; -2.846 ; 1.000        ; 3.846          ; Period ; clk   ; Rise       ; wr_fifo:wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_rhn1:auto_generated|altsyncram_ee51:fifo_ram|ram_block3a0~porta_datain_reg19  ;
; -2.846 ; 1.000        ; 3.846          ; Period ; clk   ; Rise       ; wr_fifo:wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_rhn1:auto_generated|altsyncram_ee51:fifo_ram|ram_block3a0~porta_datain_reg21  ;
; -2.846 ; 1.000        ; 3.846          ; Period ; clk   ; Rise       ; wr_fifo:wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_rhn1:auto_generated|altsyncram_ee51:fifo_ram|ram_block3a0~porta_datain_reg22  ;
; -2.846 ; 1.000        ; 3.846          ; Period ; clk   ; Rise       ; wr_fifo:wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_rhn1:auto_generated|altsyncram_ee51:fifo_ram|ram_block3a0~porta_datain_reg23  ;
; -2.846 ; 1.000        ; 3.846          ; Period ; clk   ; Rise       ; wr_fifo:wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_rhn1:auto_generated|altsyncram_ee51:fifo_ram|ram_block3a0~porta_datain_reg25  ;
; -2.846 ; 1.000        ; 3.846          ; Period ; clk   ; Rise       ; wr_fifo:wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_rhn1:auto_generated|altsyncram_ee51:fifo_ram|ram_block3a0~porta_datain_reg27  ;
; -2.846 ; 1.000        ; 3.846          ; Period ; clk   ; Rise       ; wr_fifo:wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_rhn1:auto_generated|altsyncram_ee51:fifo_ram|ram_block3a0~porta_datain_reg29  ;
; -2.846 ; 1.000        ; 3.846          ; Period ; clk   ; Rise       ; wr_fifo:wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_rhn1:auto_generated|altsyncram_ee51:fifo_ram|ram_block3a0~porta_datain_reg30  ;
; -2.846 ; 1.000        ; 3.846          ; Period ; clk   ; Rise       ; wr_fifo:wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_rhn1:auto_generated|altsyncram_ee51:fifo_ram|q_b[3]                           ;
; -2.846 ; 1.000        ; 3.846          ; Period ; clk   ; Rise       ; wr_fifo:wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_rhn1:auto_generated|altsyncram_ee51:fifo_ram|q_b[4]                           ;
; -2.846 ; 1.000        ; 3.846          ; Period ; clk   ; Rise       ; wr_fifo:wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_rhn1:auto_generated|altsyncram_ee51:fifo_ram|q_b[5]                           ;
; -2.846 ; 1.000        ; 3.846          ; Period ; clk   ; Rise       ; wr_fifo:wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_rhn1:auto_generated|altsyncram_ee51:fifo_ram|q_b[6]                           ;
; -2.846 ; 1.000        ; 3.846          ; Period ; clk   ; Rise       ; wr_fifo:wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_rhn1:auto_generated|altsyncram_ee51:fifo_ram|ram_block3a3~porta_we_reg        ;
; -2.846 ; 1.000        ; 3.846          ; Period ; clk   ; Rise       ; wr_fifo:wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_rhn1:auto_generated|altsyncram_ee51:fifo_ram|ram_block3a3~portb_re_reg        ;
; -2.846 ; 1.000        ; 3.846          ; Period ; clk   ; Rise       ; wr_fifo:wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_rhn1:auto_generated|altsyncram_ee51:fifo_ram|ram_block3a3~porta_datain_reg0   ;
; -2.846 ; 1.000        ; 3.846          ; Period ; clk   ; Rise       ; wr_fifo:wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_rhn1:auto_generated|altsyncram_ee51:fifo_ram|ram_block3a3~porta_datain_reg4   ;
; -2.846 ; 1.000        ; 3.846          ; Period ; clk   ; Rise       ; wr_fifo:wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_rhn1:auto_generated|altsyncram_ee51:fifo_ram|ram_block3a3~porta_datain_reg8   ;
; -2.846 ; 1.000        ; 3.846          ; Period ; clk   ; Rise       ; wr_fifo:wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_rhn1:auto_generated|altsyncram_ee51:fifo_ram|ram_block3a3~porta_datain_reg12  ;
; -2.846 ; 1.000        ; 3.846          ; Period ; clk   ; Rise       ; wr_fifo:wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_rhn1:auto_generated|altsyncram_ee51:fifo_ram|ram_block3a3~porta_datain_reg16  ;
; -2.846 ; 1.000        ; 3.846          ; Period ; clk   ; Rise       ; wr_fifo:wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_rhn1:auto_generated|altsyncram_ee51:fifo_ram|ram_block3a3~porta_datain_reg20  ;
; -2.846 ; 1.000        ; 3.846          ; Period ; clk   ; Rise       ; wr_fifo:wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_rhn1:auto_generated|altsyncram_ee51:fifo_ram|ram_block3a3~porta_datain_reg24  ;
; -2.846 ; 1.000        ; 3.846          ; Period ; clk   ; Rise       ; wr_fifo:wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_rhn1:auto_generated|altsyncram_ee51:fifo_ram|ram_block3a3~porta_datain_reg28  ;
; -2.846 ; 1.000        ; 3.846          ; Period ; clk   ; Rise       ; wr_fifo:wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_rhn1:auto_generated|altsyncram_ee51:fifo_ram|ram_block3a3~porta_address_reg0  ;
; -2.846 ; 1.000        ; 3.846          ; Period ; clk   ; Rise       ; wr_fifo:wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_rhn1:auto_generated|altsyncram_ee51:fifo_ram|ram_block3a3~porta_address_reg1  ;
; -2.846 ; 1.000        ; 3.846          ; Period ; clk   ; Rise       ; wr_fifo:wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_rhn1:auto_generated|altsyncram_ee51:fifo_ram|ram_block3a3~porta_address_reg2  ;
; -2.846 ; 1.000        ; 3.846          ; Period ; clk   ; Rise       ; wr_fifo:wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_rhn1:auto_generated|altsyncram_ee51:fifo_ram|ram_block3a3~porta_address_reg3  ;
; -2.846 ; 1.000        ; 3.846          ; Period ; clk   ; Rise       ; wr_fifo:wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_rhn1:auto_generated|altsyncram_ee51:fifo_ram|ram_block3a3~porta_address_reg4  ;
; -2.846 ; 1.000        ; 3.846          ; Period ; clk   ; Rise       ; wr_fifo:wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_rhn1:auto_generated|altsyncram_ee51:fifo_ram|ram_block3a3~porta_address_reg5  ;
; -2.846 ; 1.000        ; 3.846          ; Period ; clk   ; Rise       ; wr_fifo:wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_rhn1:auto_generated|altsyncram_ee51:fifo_ram|ram_block3a3~porta_address_reg6  ;
; -2.846 ; 1.000        ; 3.846          ; Period ; clk   ; Rise       ; wr_fifo:wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_rhn1:auto_generated|altsyncram_ee51:fifo_ram|ram_block3a3~porta_address_reg7  ;
; -2.846 ; 1.000        ; 3.846          ; Period ; clk   ; Rise       ; wr_fifo:wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_rhn1:auto_generated|altsyncram_ee51:fifo_ram|ram_block3a3~portb_address_reg0  ;
; -2.846 ; 1.000        ; 3.846          ; Period ; clk   ; Rise       ; wr_fifo:wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_rhn1:auto_generated|altsyncram_ee51:fifo_ram|ram_block3a3~portb_address_reg1  ;
; -2.846 ; 1.000        ; 3.846          ; Period ; clk   ; Rise       ; wr_fifo:wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_rhn1:auto_generated|altsyncram_ee51:fifo_ram|ram_block3a3~portb_address_reg2  ;
; -2.846 ; 1.000        ; 3.846          ; Period ; clk   ; Rise       ; wr_fifo:wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_rhn1:auto_generated|altsyncram_ee51:fifo_ram|ram_block3a3~portb_address_reg3  ;
; -2.846 ; 1.000        ; 3.846          ; Period ; clk   ; Rise       ; wr_fifo:wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_rhn1:auto_generated|altsyncram_ee51:fifo_ram|ram_block3a3~portb_address_reg4  ;
; -2.846 ; 1.000        ; 3.846          ; Period ; clk   ; Rise       ; wr_fifo:wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_rhn1:auto_generated|altsyncram_ee51:fifo_ram|ram_block3a3~portb_address_reg5  ;
; -2.846 ; 1.000        ; 3.846          ; Period ; clk   ; Rise       ; wr_fifo:wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_rhn1:auto_generated|altsyncram_ee51:fifo_ram|ram_block3a3~portb_address_reg6  ;
; -2.846 ; 1.000        ; 3.846          ; Period ; clk   ; Rise       ; wr_fifo:wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_rhn1:auto_generated|altsyncram_ee51:fifo_ram|ram_block3a3~portb_address_reg7  ;
; -2.846 ; 1.000        ; 3.846          ; Period ; clk   ; Rise       ; wr_fifo:wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_rhn1:auto_generated|altsyncram_ee51:fifo_ram|ram_block3a3~portb_address_reg8  ;
; -2.846 ; 1.000        ; 3.846          ; Period ; clk   ; Rise       ; wr_fifo:wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_rhn1:auto_generated|altsyncram_ee51:fifo_ram|ram_block3a3~portb_address_reg9  ;
; -2.846 ; 1.000        ; 3.846          ; Period ; clk   ; Rise       ; wr_fifo:wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_rhn1:auto_generated|altsyncram_ee51:fifo_ram|ram_block3a3~portb_address_reg10 ;
; -2.846 ; 1.000        ; 3.846          ; Period ; clk   ; Rise       ; wr_fifo:wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_rhn1:auto_generated|altsyncram_ee51:fifo_ram|ram_block3a3~porta_datain_reg1   ;
; -2.846 ; 1.000        ; 3.846          ; Period ; clk   ; Rise       ; wr_fifo:wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_rhn1:auto_generated|altsyncram_ee51:fifo_ram|ram_block3a3~porta_datain_reg2   ;
; -2.846 ; 1.000        ; 3.846          ; Period ; clk   ; Rise       ; wr_fifo:wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_rhn1:auto_generated|altsyncram_ee51:fifo_ram|ram_block3a3~porta_datain_reg3   ;
; -2.846 ; 1.000        ; 3.846          ; Period ; clk   ; Rise       ; wr_fifo:wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_rhn1:auto_generated|altsyncram_ee51:fifo_ram|ram_block3a3~porta_datain_reg5   ;
; -2.846 ; 1.000        ; 3.846          ; Period ; clk   ; Rise       ; wr_fifo:wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_rhn1:auto_generated|altsyncram_ee51:fifo_ram|ram_block3a3~porta_datain_reg6   ;
; -2.846 ; 1.000        ; 3.846          ; Period ; clk   ; Rise       ; wr_fifo:wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_rhn1:auto_generated|altsyncram_ee51:fifo_ram|ram_block3a3~porta_datain_reg7   ;
; -2.846 ; 1.000        ; 3.846          ; Period ; clk   ; Rise       ; wr_fifo:wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_rhn1:auto_generated|altsyncram_ee51:fifo_ram|ram_block3a3~porta_datain_reg9   ;
; -2.846 ; 1.000        ; 3.846          ; Period ; clk   ; Rise       ; wr_fifo:wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_rhn1:auto_generated|altsyncram_ee51:fifo_ram|ram_block3a3~porta_datain_reg10  ;
; -2.846 ; 1.000        ; 3.846          ; Period ; clk   ; Rise       ; wr_fifo:wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_rhn1:auto_generated|altsyncram_ee51:fifo_ram|ram_block3a3~porta_datain_reg11  ;
; -2.846 ; 1.000        ; 3.846          ; Period ; clk   ; Rise       ; wr_fifo:wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_rhn1:auto_generated|altsyncram_ee51:fifo_ram|ram_block3a3~porta_datain_reg13  ;
+--------+--------------+----------------+--------+-------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------+
; Setup Transfers                                                   ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; clk        ; clk      ; 2290     ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+


+-------------------------------------------------------------------+
; Hold Transfers                                                    ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; clk        ; clk      ; 2290     ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 106   ; 106  ;
; Unconstrained Input Port Paths  ; 1365  ; 1365 ;
; Unconstrained Output Ports      ; 2     ; 2    ;
; Unconstrained Output Port Paths ; 2     ; 2    ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II TimeQuest Timing Analyzer
    Info: Version 7.1 Build 156 04/30/2007 SJ Full Version
    Info: Processing started: Sun Jan 26 18:01:11 2014
Info: Command: quartus_sta arinc_825 -c arinc_825
Info: qsta_default_script.tcl version: 24.0.1.7
Critical Warning: SDC file not found: 'arinc_825.sdc'
Info: No base clocks found in the design. Calling "derive_clocks -period 1.0"
Info: Deriving Clocks
    Info: create_clock -period 1.000 -waveform {0.000 0.500} -name clk clk
Critical Warning: Timing requirements not met
Info: Worst-case setup slack is -2.925
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:    -2.925      -376.921 clk 
Info: Worst-case hold slack is 0.428
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:     0.428         0.000 clk 
Info: No recovery paths to report
Info: No removal paths to report
Info: Design is not fully constrained for setup requirements
Info: Design is not fully constrained for hold requirements
Info: Quartus II TimeQuest Timing Analyzer was successful. 0 errors, 2 warnings
    Info: Allocated 167 megabytes of memory during processing
    Info: Processing ended: Sun Jan 26 18:01:12 2014
    Info: Elapsed time: 00:00:01


