yosys -p "read_verilog -DEMULATION ./../../source/output_terminal.v; 
          synth_xilinx -top output_terminal -family xc7 -flatten;
          write_verilog output_terminal_netlist.v"
