// Seed: 2916649764
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  always while (!id_3) @(posedge id_3);
endmodule
module module_1 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  inout wire id_2;
  input wire id_1;
  assign id_3 = 1'b0;
  module_0(
      id_3, id_2, id_2
  );
endmodule
module module_2 ();
  assign id_1[~1] = id_1;
  wire id_4;
  always @(posedge id_4) id_3 = id_3(id_1);
endmodule
module module_3 (
    input uwire id_0,
    output uwire id_1,
    input tri id_2,
    input tri1 id_3,
    input wor id_4,
    input tri0 id_5,
    output uwire id_6,
    input uwire id_7,
    output wand id_8,
    input wire id_9,
    input uwire id_10,
    output uwire id_11,
    input wand id_12,
    input supply1 id_13,
    input supply1 id_14,
    inout tri id_15
);
  initial begin
    $display(id_2 < id_2);
    $display;
  end
  module_2();
endmodule
