0.6
2019.1
May 24 2019
14:51:52
/home/it/Vivado_Projects/Lab2_Task5/Lab2_Task5.srcs/sources_1/new/full_4_adder_sub.sv,1731414004,systemVerilog,,/home/it/Vivado_Projects/Lab2_Task5/Lab2_Task5.srcs/sources_1/new/full_adder.sv,,full_4_adder_sub,,,,,,,,
/home/it/Vivado_Projects/Lab2_Task5/Lab2_Task5.srcs/sources_1/new/full_adder.sv,1731411525,systemVerilog,,/home/it/Vivado_Projects/Lab2_Task5/Lab2_Task5.srcs/sources_1/new/half_adder.sv,,full_adder,,,,,,,,
/home/it/Vivado_Projects/Lab2_Task5/Lab2_Task5.srcs/sources_1/new/half_adder.sv,1731411536,systemVerilog,,/home/it/Vivado_Projects/Lab3_Task2/Lab3_Task2.srcs/sim_1/new/ALU_4_bit_tb.sv,,half_adder,,,,,,,,
/home/it/Vivado_Projects/Lab3_Task2/Lab3_Task2.sim/sim_1/behav/xsim/glbl.v,1558713910,verilog,,,,glbl,,,,,,,,
/home/it/Vivado_Projects/Lab3_Task2/Lab3_Task2.srcs/sim_1/new/ALU_4_bit_tb.sv,1731571662,systemVerilog,,,,ALU_4_bit_tb,,,,,,,,
/home/it/Vivado_Projects/Lab3_Task2/Lab3_Task2.srcs/sources_1/new/ALU_4_bit.sv,1731573052,systemVerilog,,/home/it/Vivado_Projects/Lab3_Task2/Lab3_Task2.srcs/sources_1/new/MUX_4_bit.sv,,ALU_4_bit,,,,,,,,
/home/it/Vivado_Projects/Lab3_Task2/Lab3_Task2.srcs/sources_1/new/MUX_4_bit.sv,1731572226,systemVerilog,,/home/it/Vivado_Projects/Lab2_Task5/Lab2_Task5.srcs/sources_1/new/full_4_adder_sub.sv,,MUX_4_bit,,,,,,,,
