
Control_system_722_1.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001e0  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000096bc  080001e0  080001e0  000101e0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000003fc  080098a0  080098a0  000198a0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08009c9c  08009c9c  000201f0  2**0
                  CONTENTS
  4 .ARM          00000008  08009c9c  08009c9c  00019c9c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08009ca4  08009ca4  000201f0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08009ca4  08009ca4  00019ca4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08009ca8  08009ca8  00019ca8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001f0  20000000  08009cac  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000068c  200001f0  08009e9c  000201f0  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000087c  08009e9c  0002087c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000201f0  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001931a  00000000  00000000  00020220  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000032e2  00000000  00000000  0003953a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000012a0  00000000  00000000  0003c820  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00001160  00000000  00000000  0003dac0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00024db1  00000000  00000000  0003ec20  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000172d1  00000000  00000000  000639d1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000dfeec  00000000  00000000  0007aca2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  0015ab8e  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00005d80  00000000  00000000  0015abe4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001e0 <__do_global_dtors_aux>:
 80001e0:	b510      	push	{r4, lr}
 80001e2:	4c05      	ldr	r4, [pc, #20]	; (80001f8 <__do_global_dtors_aux+0x18>)
 80001e4:	7823      	ldrb	r3, [r4, #0]
 80001e6:	b933      	cbnz	r3, 80001f6 <__do_global_dtors_aux+0x16>
 80001e8:	4b04      	ldr	r3, [pc, #16]	; (80001fc <__do_global_dtors_aux+0x1c>)
 80001ea:	b113      	cbz	r3, 80001f2 <__do_global_dtors_aux+0x12>
 80001ec:	4804      	ldr	r0, [pc, #16]	; (8000200 <__do_global_dtors_aux+0x20>)
 80001ee:	f3af 8000 	nop.w
 80001f2:	2301      	movs	r3, #1
 80001f4:	7023      	strb	r3, [r4, #0]
 80001f6:	bd10      	pop	{r4, pc}
 80001f8:	200001f0 	.word	0x200001f0
 80001fc:	00000000 	.word	0x00000000
 8000200:	08009884 	.word	0x08009884

08000204 <frame_dummy>:
 8000204:	b508      	push	{r3, lr}
 8000206:	4b03      	ldr	r3, [pc, #12]	; (8000214 <frame_dummy+0x10>)
 8000208:	b11b      	cbz	r3, 8000212 <frame_dummy+0xe>
 800020a:	4903      	ldr	r1, [pc, #12]	; (8000218 <frame_dummy+0x14>)
 800020c:	4803      	ldr	r0, [pc, #12]	; (800021c <frame_dummy+0x18>)
 800020e:	f3af 8000 	nop.w
 8000212:	bd08      	pop	{r3, pc}
 8000214:	00000000 	.word	0x00000000
 8000218:	200001f4 	.word	0x200001f4
 800021c:	08009884 	.word	0x08009884

08000220 <strlen>:
 8000220:	4603      	mov	r3, r0
 8000222:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000226:	2a00      	cmp	r2, #0
 8000228:	d1fb      	bne.n	8000222 <strlen+0x2>
 800022a:	1a18      	subs	r0, r3, r0
 800022c:	3801      	subs	r0, #1
 800022e:	4770      	bx	lr

08000230 <memchr>:
 8000230:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000234:	2a10      	cmp	r2, #16
 8000236:	db2b      	blt.n	8000290 <memchr+0x60>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	d008      	beq.n	8000250 <memchr+0x20>
 800023e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000242:	3a01      	subs	r2, #1
 8000244:	428b      	cmp	r3, r1
 8000246:	d02d      	beq.n	80002a4 <memchr+0x74>
 8000248:	f010 0f07 	tst.w	r0, #7
 800024c:	b342      	cbz	r2, 80002a0 <memchr+0x70>
 800024e:	d1f6      	bne.n	800023e <memchr+0xe>
 8000250:	b4f0      	push	{r4, r5, r6, r7}
 8000252:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000256:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800025a:	f022 0407 	bic.w	r4, r2, #7
 800025e:	f07f 0700 	mvns.w	r7, #0
 8000262:	2300      	movs	r3, #0
 8000264:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000268:	3c08      	subs	r4, #8
 800026a:	ea85 0501 	eor.w	r5, r5, r1
 800026e:	ea86 0601 	eor.w	r6, r6, r1
 8000272:	fa85 f547 	uadd8	r5, r5, r7
 8000276:	faa3 f587 	sel	r5, r3, r7
 800027a:	fa86 f647 	uadd8	r6, r6, r7
 800027e:	faa5 f687 	sel	r6, r5, r7
 8000282:	b98e      	cbnz	r6, 80002a8 <memchr+0x78>
 8000284:	d1ee      	bne.n	8000264 <memchr+0x34>
 8000286:	bcf0      	pop	{r4, r5, r6, r7}
 8000288:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800028c:	f002 0207 	and.w	r2, r2, #7
 8000290:	b132      	cbz	r2, 80002a0 <memchr+0x70>
 8000292:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000296:	3a01      	subs	r2, #1
 8000298:	ea83 0301 	eor.w	r3, r3, r1
 800029c:	b113      	cbz	r3, 80002a4 <memchr+0x74>
 800029e:	d1f8      	bne.n	8000292 <memchr+0x62>
 80002a0:	2000      	movs	r0, #0
 80002a2:	4770      	bx	lr
 80002a4:	3801      	subs	r0, #1
 80002a6:	4770      	bx	lr
 80002a8:	2d00      	cmp	r5, #0
 80002aa:	bf06      	itte	eq
 80002ac:	4635      	moveq	r5, r6
 80002ae:	3803      	subeq	r0, #3
 80002b0:	3807      	subne	r0, #7
 80002b2:	f015 0f01 	tst.w	r5, #1
 80002b6:	d107      	bne.n	80002c8 <memchr+0x98>
 80002b8:	3001      	adds	r0, #1
 80002ba:	f415 7f80 	tst.w	r5, #256	; 0x100
 80002be:	bf02      	ittt	eq
 80002c0:	3001      	addeq	r0, #1
 80002c2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002c6:	3001      	addeq	r0, #1
 80002c8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ca:	3801      	subs	r0, #1
 80002cc:	4770      	bx	lr
 80002ce:	bf00      	nop

080002d0 <__aeabi_drsub>:
 80002d0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80002d4:	e002      	b.n	80002dc <__adddf3>
 80002d6:	bf00      	nop

080002d8 <__aeabi_dsub>:
 80002d8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080002dc <__adddf3>:
 80002dc:	b530      	push	{r4, r5, lr}
 80002de:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002e2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002e6:	ea94 0f05 	teq	r4, r5
 80002ea:	bf08      	it	eq
 80002ec:	ea90 0f02 	teqeq	r0, r2
 80002f0:	bf1f      	itttt	ne
 80002f2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002f6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002fa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002fe:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000302:	f000 80e2 	beq.w	80004ca <__adddf3+0x1ee>
 8000306:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800030a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800030e:	bfb8      	it	lt
 8000310:	426d      	neglt	r5, r5
 8000312:	dd0c      	ble.n	800032e <__adddf3+0x52>
 8000314:	442c      	add	r4, r5
 8000316:	ea80 0202 	eor.w	r2, r0, r2
 800031a:	ea81 0303 	eor.w	r3, r1, r3
 800031e:	ea82 0000 	eor.w	r0, r2, r0
 8000322:	ea83 0101 	eor.w	r1, r3, r1
 8000326:	ea80 0202 	eor.w	r2, r0, r2
 800032a:	ea81 0303 	eor.w	r3, r1, r3
 800032e:	2d36      	cmp	r5, #54	; 0x36
 8000330:	bf88      	it	hi
 8000332:	bd30      	pophi	{r4, r5, pc}
 8000334:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000338:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800033c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000340:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000344:	d002      	beq.n	800034c <__adddf3+0x70>
 8000346:	4240      	negs	r0, r0
 8000348:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800034c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000350:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000354:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000358:	d002      	beq.n	8000360 <__adddf3+0x84>
 800035a:	4252      	negs	r2, r2
 800035c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000360:	ea94 0f05 	teq	r4, r5
 8000364:	f000 80a7 	beq.w	80004b6 <__adddf3+0x1da>
 8000368:	f1a4 0401 	sub.w	r4, r4, #1
 800036c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000370:	db0d      	blt.n	800038e <__adddf3+0xb2>
 8000372:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000376:	fa22 f205 	lsr.w	r2, r2, r5
 800037a:	1880      	adds	r0, r0, r2
 800037c:	f141 0100 	adc.w	r1, r1, #0
 8000380:	fa03 f20e 	lsl.w	r2, r3, lr
 8000384:	1880      	adds	r0, r0, r2
 8000386:	fa43 f305 	asr.w	r3, r3, r5
 800038a:	4159      	adcs	r1, r3
 800038c:	e00e      	b.n	80003ac <__adddf3+0xd0>
 800038e:	f1a5 0520 	sub.w	r5, r5, #32
 8000392:	f10e 0e20 	add.w	lr, lr, #32
 8000396:	2a01      	cmp	r2, #1
 8000398:	fa03 fc0e 	lsl.w	ip, r3, lr
 800039c:	bf28      	it	cs
 800039e:	f04c 0c02 	orrcs.w	ip, ip, #2
 80003a2:	fa43 f305 	asr.w	r3, r3, r5
 80003a6:	18c0      	adds	r0, r0, r3
 80003a8:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80003ac:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003b0:	d507      	bpl.n	80003c2 <__adddf3+0xe6>
 80003b2:	f04f 0e00 	mov.w	lr, #0
 80003b6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003ba:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003be:	eb6e 0101 	sbc.w	r1, lr, r1
 80003c2:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80003c6:	d31b      	bcc.n	8000400 <__adddf3+0x124>
 80003c8:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80003cc:	d30c      	bcc.n	80003e8 <__adddf3+0x10c>
 80003ce:	0849      	lsrs	r1, r1, #1
 80003d0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003d4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003d8:	f104 0401 	add.w	r4, r4, #1
 80003dc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003e0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003e4:	f080 809a 	bcs.w	800051c <__adddf3+0x240>
 80003e8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003ec:	bf08      	it	eq
 80003ee:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003f2:	f150 0000 	adcs.w	r0, r0, #0
 80003f6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003fa:	ea41 0105 	orr.w	r1, r1, r5
 80003fe:	bd30      	pop	{r4, r5, pc}
 8000400:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000404:	4140      	adcs	r0, r0
 8000406:	eb41 0101 	adc.w	r1, r1, r1
 800040a:	3c01      	subs	r4, #1
 800040c:	bf28      	it	cs
 800040e:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 8000412:	d2e9      	bcs.n	80003e8 <__adddf3+0x10c>
 8000414:	f091 0f00 	teq	r1, #0
 8000418:	bf04      	itt	eq
 800041a:	4601      	moveq	r1, r0
 800041c:	2000      	moveq	r0, #0
 800041e:	fab1 f381 	clz	r3, r1
 8000422:	bf08      	it	eq
 8000424:	3320      	addeq	r3, #32
 8000426:	f1a3 030b 	sub.w	r3, r3, #11
 800042a:	f1b3 0220 	subs.w	r2, r3, #32
 800042e:	da0c      	bge.n	800044a <__adddf3+0x16e>
 8000430:	320c      	adds	r2, #12
 8000432:	dd08      	ble.n	8000446 <__adddf3+0x16a>
 8000434:	f102 0c14 	add.w	ip, r2, #20
 8000438:	f1c2 020c 	rsb	r2, r2, #12
 800043c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000440:	fa21 f102 	lsr.w	r1, r1, r2
 8000444:	e00c      	b.n	8000460 <__adddf3+0x184>
 8000446:	f102 0214 	add.w	r2, r2, #20
 800044a:	bfd8      	it	le
 800044c:	f1c2 0c20 	rsble	ip, r2, #32
 8000450:	fa01 f102 	lsl.w	r1, r1, r2
 8000454:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000458:	bfdc      	itt	le
 800045a:	ea41 010c 	orrle.w	r1, r1, ip
 800045e:	4090      	lslle	r0, r2
 8000460:	1ae4      	subs	r4, r4, r3
 8000462:	bfa2      	ittt	ge
 8000464:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000468:	4329      	orrge	r1, r5
 800046a:	bd30      	popge	{r4, r5, pc}
 800046c:	ea6f 0404 	mvn.w	r4, r4
 8000470:	3c1f      	subs	r4, #31
 8000472:	da1c      	bge.n	80004ae <__adddf3+0x1d2>
 8000474:	340c      	adds	r4, #12
 8000476:	dc0e      	bgt.n	8000496 <__adddf3+0x1ba>
 8000478:	f104 0414 	add.w	r4, r4, #20
 800047c:	f1c4 0220 	rsb	r2, r4, #32
 8000480:	fa20 f004 	lsr.w	r0, r0, r4
 8000484:	fa01 f302 	lsl.w	r3, r1, r2
 8000488:	ea40 0003 	orr.w	r0, r0, r3
 800048c:	fa21 f304 	lsr.w	r3, r1, r4
 8000490:	ea45 0103 	orr.w	r1, r5, r3
 8000494:	bd30      	pop	{r4, r5, pc}
 8000496:	f1c4 040c 	rsb	r4, r4, #12
 800049a:	f1c4 0220 	rsb	r2, r4, #32
 800049e:	fa20 f002 	lsr.w	r0, r0, r2
 80004a2:	fa01 f304 	lsl.w	r3, r1, r4
 80004a6:	ea40 0003 	orr.w	r0, r0, r3
 80004aa:	4629      	mov	r1, r5
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	fa21 f004 	lsr.w	r0, r1, r4
 80004b2:	4629      	mov	r1, r5
 80004b4:	bd30      	pop	{r4, r5, pc}
 80004b6:	f094 0f00 	teq	r4, #0
 80004ba:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80004be:	bf06      	itte	eq
 80004c0:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80004c4:	3401      	addeq	r4, #1
 80004c6:	3d01      	subne	r5, #1
 80004c8:	e74e      	b.n	8000368 <__adddf3+0x8c>
 80004ca:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ce:	bf18      	it	ne
 80004d0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004d4:	d029      	beq.n	800052a <__adddf3+0x24e>
 80004d6:	ea94 0f05 	teq	r4, r5
 80004da:	bf08      	it	eq
 80004dc:	ea90 0f02 	teqeq	r0, r2
 80004e0:	d005      	beq.n	80004ee <__adddf3+0x212>
 80004e2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004e6:	bf04      	itt	eq
 80004e8:	4619      	moveq	r1, r3
 80004ea:	4610      	moveq	r0, r2
 80004ec:	bd30      	pop	{r4, r5, pc}
 80004ee:	ea91 0f03 	teq	r1, r3
 80004f2:	bf1e      	ittt	ne
 80004f4:	2100      	movne	r1, #0
 80004f6:	2000      	movne	r0, #0
 80004f8:	bd30      	popne	{r4, r5, pc}
 80004fa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004fe:	d105      	bne.n	800050c <__adddf3+0x230>
 8000500:	0040      	lsls	r0, r0, #1
 8000502:	4149      	adcs	r1, r1
 8000504:	bf28      	it	cs
 8000506:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800050a:	bd30      	pop	{r4, r5, pc}
 800050c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000510:	bf3c      	itt	cc
 8000512:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000516:	bd30      	popcc	{r4, r5, pc}
 8000518:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800051c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000520:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000524:	f04f 0000 	mov.w	r0, #0
 8000528:	bd30      	pop	{r4, r5, pc}
 800052a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800052e:	bf1a      	itte	ne
 8000530:	4619      	movne	r1, r3
 8000532:	4610      	movne	r0, r2
 8000534:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000538:	bf1c      	itt	ne
 800053a:	460b      	movne	r3, r1
 800053c:	4602      	movne	r2, r0
 800053e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000542:	bf06      	itte	eq
 8000544:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000548:	ea91 0f03 	teqeq	r1, r3
 800054c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000550:	bd30      	pop	{r4, r5, pc}
 8000552:	bf00      	nop

08000554 <__aeabi_ui2d>:
 8000554:	f090 0f00 	teq	r0, #0
 8000558:	bf04      	itt	eq
 800055a:	2100      	moveq	r1, #0
 800055c:	4770      	bxeq	lr
 800055e:	b530      	push	{r4, r5, lr}
 8000560:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000564:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000568:	f04f 0500 	mov.w	r5, #0
 800056c:	f04f 0100 	mov.w	r1, #0
 8000570:	e750      	b.n	8000414 <__adddf3+0x138>
 8000572:	bf00      	nop

08000574 <__aeabi_i2d>:
 8000574:	f090 0f00 	teq	r0, #0
 8000578:	bf04      	itt	eq
 800057a:	2100      	moveq	r1, #0
 800057c:	4770      	bxeq	lr
 800057e:	b530      	push	{r4, r5, lr}
 8000580:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000584:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000588:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800058c:	bf48      	it	mi
 800058e:	4240      	negmi	r0, r0
 8000590:	f04f 0100 	mov.w	r1, #0
 8000594:	e73e      	b.n	8000414 <__adddf3+0x138>
 8000596:	bf00      	nop

08000598 <__aeabi_f2d>:
 8000598:	0042      	lsls	r2, r0, #1
 800059a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800059e:	ea4f 0131 	mov.w	r1, r1, rrx
 80005a2:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80005a6:	bf1f      	itttt	ne
 80005a8:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 80005ac:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80005b0:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80005b4:	4770      	bxne	lr
 80005b6:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80005ba:	bf08      	it	eq
 80005bc:	4770      	bxeq	lr
 80005be:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80005c2:	bf04      	itt	eq
 80005c4:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80005c8:	4770      	bxeq	lr
 80005ca:	b530      	push	{r4, r5, lr}
 80005cc:	f44f 7460 	mov.w	r4, #896	; 0x380
 80005d0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005d4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005d8:	e71c      	b.n	8000414 <__adddf3+0x138>
 80005da:	bf00      	nop

080005dc <__aeabi_ul2d>:
 80005dc:	ea50 0201 	orrs.w	r2, r0, r1
 80005e0:	bf08      	it	eq
 80005e2:	4770      	bxeq	lr
 80005e4:	b530      	push	{r4, r5, lr}
 80005e6:	f04f 0500 	mov.w	r5, #0
 80005ea:	e00a      	b.n	8000602 <__aeabi_l2d+0x16>

080005ec <__aeabi_l2d>:
 80005ec:	ea50 0201 	orrs.w	r2, r0, r1
 80005f0:	bf08      	it	eq
 80005f2:	4770      	bxeq	lr
 80005f4:	b530      	push	{r4, r5, lr}
 80005f6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005fa:	d502      	bpl.n	8000602 <__aeabi_l2d+0x16>
 80005fc:	4240      	negs	r0, r0
 80005fe:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000602:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000606:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800060a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800060e:	f43f aed8 	beq.w	80003c2 <__adddf3+0xe6>
 8000612:	f04f 0203 	mov.w	r2, #3
 8000616:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800061a:	bf18      	it	ne
 800061c:	3203      	addne	r2, #3
 800061e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000622:	bf18      	it	ne
 8000624:	3203      	addne	r2, #3
 8000626:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800062a:	f1c2 0320 	rsb	r3, r2, #32
 800062e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000632:	fa20 f002 	lsr.w	r0, r0, r2
 8000636:	fa01 fe03 	lsl.w	lr, r1, r3
 800063a:	ea40 000e 	orr.w	r0, r0, lr
 800063e:	fa21 f102 	lsr.w	r1, r1, r2
 8000642:	4414      	add	r4, r2
 8000644:	e6bd      	b.n	80003c2 <__adddf3+0xe6>
 8000646:	bf00      	nop

08000648 <__aeabi_dmul>:
 8000648:	b570      	push	{r4, r5, r6, lr}
 800064a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800064e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000652:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000656:	bf1d      	ittte	ne
 8000658:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800065c:	ea94 0f0c 	teqne	r4, ip
 8000660:	ea95 0f0c 	teqne	r5, ip
 8000664:	f000 f8de 	bleq	8000824 <__aeabi_dmul+0x1dc>
 8000668:	442c      	add	r4, r5
 800066a:	ea81 0603 	eor.w	r6, r1, r3
 800066e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000672:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000676:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800067a:	bf18      	it	ne
 800067c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000680:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000684:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000688:	d038      	beq.n	80006fc <__aeabi_dmul+0xb4>
 800068a:	fba0 ce02 	umull	ip, lr, r0, r2
 800068e:	f04f 0500 	mov.w	r5, #0
 8000692:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000696:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800069a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800069e:	f04f 0600 	mov.w	r6, #0
 80006a2:	fbe1 5603 	umlal	r5, r6, r1, r3
 80006a6:	f09c 0f00 	teq	ip, #0
 80006aa:	bf18      	it	ne
 80006ac:	f04e 0e01 	orrne.w	lr, lr, #1
 80006b0:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80006b4:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80006b8:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80006bc:	d204      	bcs.n	80006c8 <__aeabi_dmul+0x80>
 80006be:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006c2:	416d      	adcs	r5, r5
 80006c4:	eb46 0606 	adc.w	r6, r6, r6
 80006c8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006cc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006d0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006d4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006d8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006dc:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006e0:	bf88      	it	hi
 80006e2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006e6:	d81e      	bhi.n	8000726 <__aeabi_dmul+0xde>
 80006e8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006ec:	bf08      	it	eq
 80006ee:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006f2:	f150 0000 	adcs.w	r0, r0, #0
 80006f6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006fa:	bd70      	pop	{r4, r5, r6, pc}
 80006fc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000700:	ea46 0101 	orr.w	r1, r6, r1
 8000704:	ea40 0002 	orr.w	r0, r0, r2
 8000708:	ea81 0103 	eor.w	r1, r1, r3
 800070c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000710:	bfc2      	ittt	gt
 8000712:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000716:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800071a:	bd70      	popgt	{r4, r5, r6, pc}
 800071c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000720:	f04f 0e00 	mov.w	lr, #0
 8000724:	3c01      	subs	r4, #1
 8000726:	f300 80ab 	bgt.w	8000880 <__aeabi_dmul+0x238>
 800072a:	f114 0f36 	cmn.w	r4, #54	; 0x36
 800072e:	bfde      	ittt	le
 8000730:	2000      	movle	r0, #0
 8000732:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000736:	bd70      	pople	{r4, r5, r6, pc}
 8000738:	f1c4 0400 	rsb	r4, r4, #0
 800073c:	3c20      	subs	r4, #32
 800073e:	da35      	bge.n	80007ac <__aeabi_dmul+0x164>
 8000740:	340c      	adds	r4, #12
 8000742:	dc1b      	bgt.n	800077c <__aeabi_dmul+0x134>
 8000744:	f104 0414 	add.w	r4, r4, #20
 8000748:	f1c4 0520 	rsb	r5, r4, #32
 800074c:	fa00 f305 	lsl.w	r3, r0, r5
 8000750:	fa20 f004 	lsr.w	r0, r0, r4
 8000754:	fa01 f205 	lsl.w	r2, r1, r5
 8000758:	ea40 0002 	orr.w	r0, r0, r2
 800075c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000760:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000764:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000768:	fa21 f604 	lsr.w	r6, r1, r4
 800076c:	eb42 0106 	adc.w	r1, r2, r6
 8000770:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000774:	bf08      	it	eq
 8000776:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800077a:	bd70      	pop	{r4, r5, r6, pc}
 800077c:	f1c4 040c 	rsb	r4, r4, #12
 8000780:	f1c4 0520 	rsb	r5, r4, #32
 8000784:	fa00 f304 	lsl.w	r3, r0, r4
 8000788:	fa20 f005 	lsr.w	r0, r0, r5
 800078c:	fa01 f204 	lsl.w	r2, r1, r4
 8000790:	ea40 0002 	orr.w	r0, r0, r2
 8000794:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000798:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800079c:	f141 0100 	adc.w	r1, r1, #0
 80007a0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007a4:	bf08      	it	eq
 80007a6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007aa:	bd70      	pop	{r4, r5, r6, pc}
 80007ac:	f1c4 0520 	rsb	r5, r4, #32
 80007b0:	fa00 f205 	lsl.w	r2, r0, r5
 80007b4:	ea4e 0e02 	orr.w	lr, lr, r2
 80007b8:	fa20 f304 	lsr.w	r3, r0, r4
 80007bc:	fa01 f205 	lsl.w	r2, r1, r5
 80007c0:	ea43 0302 	orr.w	r3, r3, r2
 80007c4:	fa21 f004 	lsr.w	r0, r1, r4
 80007c8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007cc:	fa21 f204 	lsr.w	r2, r1, r4
 80007d0:	ea20 0002 	bic.w	r0, r0, r2
 80007d4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007d8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007dc:	bf08      	it	eq
 80007de:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007e2:	bd70      	pop	{r4, r5, r6, pc}
 80007e4:	f094 0f00 	teq	r4, #0
 80007e8:	d10f      	bne.n	800080a <__aeabi_dmul+0x1c2>
 80007ea:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007ee:	0040      	lsls	r0, r0, #1
 80007f0:	eb41 0101 	adc.w	r1, r1, r1
 80007f4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007f8:	bf08      	it	eq
 80007fa:	3c01      	subeq	r4, #1
 80007fc:	d0f7      	beq.n	80007ee <__aeabi_dmul+0x1a6>
 80007fe:	ea41 0106 	orr.w	r1, r1, r6
 8000802:	f095 0f00 	teq	r5, #0
 8000806:	bf18      	it	ne
 8000808:	4770      	bxne	lr
 800080a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 800080e:	0052      	lsls	r2, r2, #1
 8000810:	eb43 0303 	adc.w	r3, r3, r3
 8000814:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000818:	bf08      	it	eq
 800081a:	3d01      	subeq	r5, #1
 800081c:	d0f7      	beq.n	800080e <__aeabi_dmul+0x1c6>
 800081e:	ea43 0306 	orr.w	r3, r3, r6
 8000822:	4770      	bx	lr
 8000824:	ea94 0f0c 	teq	r4, ip
 8000828:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800082c:	bf18      	it	ne
 800082e:	ea95 0f0c 	teqne	r5, ip
 8000832:	d00c      	beq.n	800084e <__aeabi_dmul+0x206>
 8000834:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000838:	bf18      	it	ne
 800083a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800083e:	d1d1      	bne.n	80007e4 <__aeabi_dmul+0x19c>
 8000840:	ea81 0103 	eor.w	r1, r1, r3
 8000844:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000848:	f04f 0000 	mov.w	r0, #0
 800084c:	bd70      	pop	{r4, r5, r6, pc}
 800084e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000852:	bf06      	itte	eq
 8000854:	4610      	moveq	r0, r2
 8000856:	4619      	moveq	r1, r3
 8000858:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800085c:	d019      	beq.n	8000892 <__aeabi_dmul+0x24a>
 800085e:	ea94 0f0c 	teq	r4, ip
 8000862:	d102      	bne.n	800086a <__aeabi_dmul+0x222>
 8000864:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000868:	d113      	bne.n	8000892 <__aeabi_dmul+0x24a>
 800086a:	ea95 0f0c 	teq	r5, ip
 800086e:	d105      	bne.n	800087c <__aeabi_dmul+0x234>
 8000870:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000874:	bf1c      	itt	ne
 8000876:	4610      	movne	r0, r2
 8000878:	4619      	movne	r1, r3
 800087a:	d10a      	bne.n	8000892 <__aeabi_dmul+0x24a>
 800087c:	ea81 0103 	eor.w	r1, r1, r3
 8000880:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000884:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000888:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800088c:	f04f 0000 	mov.w	r0, #0
 8000890:	bd70      	pop	{r4, r5, r6, pc}
 8000892:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000896:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800089a:	bd70      	pop	{r4, r5, r6, pc}

0800089c <__aeabi_ddiv>:
 800089c:	b570      	push	{r4, r5, r6, lr}
 800089e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80008a2:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80008a6:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80008aa:	bf1d      	ittte	ne
 80008ac:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008b0:	ea94 0f0c 	teqne	r4, ip
 80008b4:	ea95 0f0c 	teqne	r5, ip
 80008b8:	f000 f8a7 	bleq	8000a0a <__aeabi_ddiv+0x16e>
 80008bc:	eba4 0405 	sub.w	r4, r4, r5
 80008c0:	ea81 0e03 	eor.w	lr, r1, r3
 80008c4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008cc:	f000 8088 	beq.w	80009e0 <__aeabi_ddiv+0x144>
 80008d0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008d4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80008d8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008dc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008e0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008e4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008e8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008ec:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008f0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008f4:	429d      	cmp	r5, r3
 80008f6:	bf08      	it	eq
 80008f8:	4296      	cmpeq	r6, r2
 80008fa:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008fe:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8000902:	d202      	bcs.n	800090a <__aeabi_ddiv+0x6e>
 8000904:	085b      	lsrs	r3, r3, #1
 8000906:	ea4f 0232 	mov.w	r2, r2, rrx
 800090a:	1ab6      	subs	r6, r6, r2
 800090c:	eb65 0503 	sbc.w	r5, r5, r3
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800091a:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 800091e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000922:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000926:	bf22      	ittt	cs
 8000928:	1ab6      	subcs	r6, r6, r2
 800092a:	4675      	movcs	r5, lr
 800092c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000930:	085b      	lsrs	r3, r3, #1
 8000932:	ea4f 0232 	mov.w	r2, r2, rrx
 8000936:	ebb6 0e02 	subs.w	lr, r6, r2
 800093a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800093e:	bf22      	ittt	cs
 8000940:	1ab6      	subcs	r6, r6, r2
 8000942:	4675      	movcs	r5, lr
 8000944:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000948:	085b      	lsrs	r3, r3, #1
 800094a:	ea4f 0232 	mov.w	r2, r2, rrx
 800094e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000952:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000956:	bf22      	ittt	cs
 8000958:	1ab6      	subcs	r6, r6, r2
 800095a:	4675      	movcs	r5, lr
 800095c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000960:	085b      	lsrs	r3, r3, #1
 8000962:	ea4f 0232 	mov.w	r2, r2, rrx
 8000966:	ebb6 0e02 	subs.w	lr, r6, r2
 800096a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800096e:	bf22      	ittt	cs
 8000970:	1ab6      	subcs	r6, r6, r2
 8000972:	4675      	movcs	r5, lr
 8000974:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000978:	ea55 0e06 	orrs.w	lr, r5, r6
 800097c:	d018      	beq.n	80009b0 <__aeabi_ddiv+0x114>
 800097e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000982:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000986:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800098a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800098e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000992:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000996:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800099a:	d1c0      	bne.n	800091e <__aeabi_ddiv+0x82>
 800099c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80009a0:	d10b      	bne.n	80009ba <__aeabi_ddiv+0x11e>
 80009a2:	ea41 0100 	orr.w	r1, r1, r0
 80009a6:	f04f 0000 	mov.w	r0, #0
 80009aa:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 80009ae:	e7b6      	b.n	800091e <__aeabi_ddiv+0x82>
 80009b0:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80009b4:	bf04      	itt	eq
 80009b6:	4301      	orreq	r1, r0
 80009b8:	2000      	moveq	r0, #0
 80009ba:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80009be:	bf88      	it	hi
 80009c0:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80009c4:	f63f aeaf 	bhi.w	8000726 <__aeabi_dmul+0xde>
 80009c8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009cc:	bf04      	itt	eq
 80009ce:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009d2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009d6:	f150 0000 	adcs.w	r0, r0, #0
 80009da:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009de:	bd70      	pop	{r4, r5, r6, pc}
 80009e0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009e4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009e8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009ec:	bfc2      	ittt	gt
 80009ee:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009f2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009f6:	bd70      	popgt	{r4, r5, r6, pc}
 80009f8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009fc:	f04f 0e00 	mov.w	lr, #0
 8000a00:	3c01      	subs	r4, #1
 8000a02:	e690      	b.n	8000726 <__aeabi_dmul+0xde>
 8000a04:	ea45 0e06 	orr.w	lr, r5, r6
 8000a08:	e68d      	b.n	8000726 <__aeabi_dmul+0xde>
 8000a0a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000a0e:	ea94 0f0c 	teq	r4, ip
 8000a12:	bf08      	it	eq
 8000a14:	ea95 0f0c 	teqeq	r5, ip
 8000a18:	f43f af3b 	beq.w	8000892 <__aeabi_dmul+0x24a>
 8000a1c:	ea94 0f0c 	teq	r4, ip
 8000a20:	d10a      	bne.n	8000a38 <__aeabi_ddiv+0x19c>
 8000a22:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a26:	f47f af34 	bne.w	8000892 <__aeabi_dmul+0x24a>
 8000a2a:	ea95 0f0c 	teq	r5, ip
 8000a2e:	f47f af25 	bne.w	800087c <__aeabi_dmul+0x234>
 8000a32:	4610      	mov	r0, r2
 8000a34:	4619      	mov	r1, r3
 8000a36:	e72c      	b.n	8000892 <__aeabi_dmul+0x24a>
 8000a38:	ea95 0f0c 	teq	r5, ip
 8000a3c:	d106      	bne.n	8000a4c <__aeabi_ddiv+0x1b0>
 8000a3e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a42:	f43f aefd 	beq.w	8000840 <__aeabi_dmul+0x1f8>
 8000a46:	4610      	mov	r0, r2
 8000a48:	4619      	mov	r1, r3
 8000a4a:	e722      	b.n	8000892 <__aeabi_dmul+0x24a>
 8000a4c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a50:	bf18      	it	ne
 8000a52:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a56:	f47f aec5 	bne.w	80007e4 <__aeabi_dmul+0x19c>
 8000a5a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a5e:	f47f af0d 	bne.w	800087c <__aeabi_dmul+0x234>
 8000a62:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a66:	f47f aeeb 	bne.w	8000840 <__aeabi_dmul+0x1f8>
 8000a6a:	e712      	b.n	8000892 <__aeabi_dmul+0x24a>

08000a6c <__gedf2>:
 8000a6c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a70:	e006      	b.n	8000a80 <__cmpdf2+0x4>
 8000a72:	bf00      	nop

08000a74 <__ledf2>:
 8000a74:	f04f 0c01 	mov.w	ip, #1
 8000a78:	e002      	b.n	8000a80 <__cmpdf2+0x4>
 8000a7a:	bf00      	nop

08000a7c <__cmpdf2>:
 8000a7c:	f04f 0c01 	mov.w	ip, #1
 8000a80:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a84:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a88:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a8c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a90:	bf18      	it	ne
 8000a92:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a96:	d01b      	beq.n	8000ad0 <__cmpdf2+0x54>
 8000a98:	b001      	add	sp, #4
 8000a9a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a9e:	bf0c      	ite	eq
 8000aa0:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000aa4:	ea91 0f03 	teqne	r1, r3
 8000aa8:	bf02      	ittt	eq
 8000aaa:	ea90 0f02 	teqeq	r0, r2
 8000aae:	2000      	moveq	r0, #0
 8000ab0:	4770      	bxeq	lr
 8000ab2:	f110 0f00 	cmn.w	r0, #0
 8000ab6:	ea91 0f03 	teq	r1, r3
 8000aba:	bf58      	it	pl
 8000abc:	4299      	cmppl	r1, r3
 8000abe:	bf08      	it	eq
 8000ac0:	4290      	cmpeq	r0, r2
 8000ac2:	bf2c      	ite	cs
 8000ac4:	17d8      	asrcs	r0, r3, #31
 8000ac6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aca:	f040 0001 	orr.w	r0, r0, #1
 8000ace:	4770      	bx	lr
 8000ad0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ad4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ad8:	d102      	bne.n	8000ae0 <__cmpdf2+0x64>
 8000ada:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ade:	d107      	bne.n	8000af0 <__cmpdf2+0x74>
 8000ae0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ae4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ae8:	d1d6      	bne.n	8000a98 <__cmpdf2+0x1c>
 8000aea:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aee:	d0d3      	beq.n	8000a98 <__cmpdf2+0x1c>
 8000af0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000af4:	4770      	bx	lr
 8000af6:	bf00      	nop

08000af8 <__aeabi_cdrcmple>:
 8000af8:	4684      	mov	ip, r0
 8000afa:	4610      	mov	r0, r2
 8000afc:	4662      	mov	r2, ip
 8000afe:	468c      	mov	ip, r1
 8000b00:	4619      	mov	r1, r3
 8000b02:	4663      	mov	r3, ip
 8000b04:	e000      	b.n	8000b08 <__aeabi_cdcmpeq>
 8000b06:	bf00      	nop

08000b08 <__aeabi_cdcmpeq>:
 8000b08:	b501      	push	{r0, lr}
 8000b0a:	f7ff ffb7 	bl	8000a7c <__cmpdf2>
 8000b0e:	2800      	cmp	r0, #0
 8000b10:	bf48      	it	mi
 8000b12:	f110 0f00 	cmnmi.w	r0, #0
 8000b16:	bd01      	pop	{r0, pc}

08000b18 <__aeabi_dcmpeq>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff fff4 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b20:	bf0c      	ite	eq
 8000b22:	2001      	moveq	r0, #1
 8000b24:	2000      	movne	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmplt>:
 8000b2c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b30:	f7ff ffea 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b34:	bf34      	ite	cc
 8000b36:	2001      	movcc	r0, #1
 8000b38:	2000      	movcs	r0, #0
 8000b3a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3e:	bf00      	nop

08000b40 <__aeabi_dcmple>:
 8000b40:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b44:	f7ff ffe0 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b48:	bf94      	ite	ls
 8000b4a:	2001      	movls	r0, #1
 8000b4c:	2000      	movhi	r0, #0
 8000b4e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b52:	bf00      	nop

08000b54 <__aeabi_dcmpge>:
 8000b54:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b58:	f7ff ffce 	bl	8000af8 <__aeabi_cdrcmple>
 8000b5c:	bf94      	ite	ls
 8000b5e:	2001      	movls	r0, #1
 8000b60:	2000      	movhi	r0, #0
 8000b62:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b66:	bf00      	nop

08000b68 <__aeabi_dcmpgt>:
 8000b68:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b6c:	f7ff ffc4 	bl	8000af8 <__aeabi_cdrcmple>
 8000b70:	bf34      	ite	cc
 8000b72:	2001      	movcc	r0, #1
 8000b74:	2000      	movcs	r0, #0
 8000b76:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b7a:	bf00      	nop

08000b7c <__aeabi_dcmpun>:
 8000b7c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b80:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b84:	d102      	bne.n	8000b8c <__aeabi_dcmpun+0x10>
 8000b86:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b8a:	d10a      	bne.n	8000ba2 <__aeabi_dcmpun+0x26>
 8000b8c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b90:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b94:	d102      	bne.n	8000b9c <__aeabi_dcmpun+0x20>
 8000b96:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b9a:	d102      	bne.n	8000ba2 <__aeabi_dcmpun+0x26>
 8000b9c:	f04f 0000 	mov.w	r0, #0
 8000ba0:	4770      	bx	lr
 8000ba2:	f04f 0001 	mov.w	r0, #1
 8000ba6:	4770      	bx	lr

08000ba8 <__aeabi_d2iz>:
 8000ba8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bac:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000bb0:	d215      	bcs.n	8000bde <__aeabi_d2iz+0x36>
 8000bb2:	d511      	bpl.n	8000bd8 <__aeabi_d2iz+0x30>
 8000bb4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000bb8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bbc:	d912      	bls.n	8000be4 <__aeabi_d2iz+0x3c>
 8000bbe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bc2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000bc6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bca:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000bce:	fa23 f002 	lsr.w	r0, r3, r2
 8000bd2:	bf18      	it	ne
 8000bd4:	4240      	negne	r0, r0
 8000bd6:	4770      	bx	lr
 8000bd8:	f04f 0000 	mov.w	r0, #0
 8000bdc:	4770      	bx	lr
 8000bde:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000be2:	d105      	bne.n	8000bf0 <__aeabi_d2iz+0x48>
 8000be4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000be8:	bf08      	it	eq
 8000bea:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bee:	4770      	bx	lr
 8000bf0:	f04f 0000 	mov.w	r0, #0
 8000bf4:	4770      	bx	lr
 8000bf6:	bf00      	nop

08000bf8 <__aeabi_uldivmod>:
 8000bf8:	b953      	cbnz	r3, 8000c10 <__aeabi_uldivmod+0x18>
 8000bfa:	b94a      	cbnz	r2, 8000c10 <__aeabi_uldivmod+0x18>
 8000bfc:	2900      	cmp	r1, #0
 8000bfe:	bf08      	it	eq
 8000c00:	2800      	cmpeq	r0, #0
 8000c02:	bf1c      	itt	ne
 8000c04:	f04f 31ff 	movne.w	r1, #4294967295
 8000c08:	f04f 30ff 	movne.w	r0, #4294967295
 8000c0c:	f000 b96e 	b.w	8000eec <__aeabi_idiv0>
 8000c10:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c14:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c18:	f000 f806 	bl	8000c28 <__udivmoddi4>
 8000c1c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c20:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c24:	b004      	add	sp, #16
 8000c26:	4770      	bx	lr

08000c28 <__udivmoddi4>:
 8000c28:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c2c:	9d08      	ldr	r5, [sp, #32]
 8000c2e:	4604      	mov	r4, r0
 8000c30:	468c      	mov	ip, r1
 8000c32:	2b00      	cmp	r3, #0
 8000c34:	f040 8083 	bne.w	8000d3e <__udivmoddi4+0x116>
 8000c38:	428a      	cmp	r2, r1
 8000c3a:	4617      	mov	r7, r2
 8000c3c:	d947      	bls.n	8000cce <__udivmoddi4+0xa6>
 8000c3e:	fab2 f282 	clz	r2, r2
 8000c42:	b142      	cbz	r2, 8000c56 <__udivmoddi4+0x2e>
 8000c44:	f1c2 0020 	rsb	r0, r2, #32
 8000c48:	fa24 f000 	lsr.w	r0, r4, r0
 8000c4c:	4091      	lsls	r1, r2
 8000c4e:	4097      	lsls	r7, r2
 8000c50:	ea40 0c01 	orr.w	ip, r0, r1
 8000c54:	4094      	lsls	r4, r2
 8000c56:	ea4f 4817 	mov.w	r8, r7, lsr #16
 8000c5a:	0c23      	lsrs	r3, r4, #16
 8000c5c:	fbbc f6f8 	udiv	r6, ip, r8
 8000c60:	fa1f fe87 	uxth.w	lr, r7
 8000c64:	fb08 c116 	mls	r1, r8, r6, ip
 8000c68:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000c6c:	fb06 f10e 	mul.w	r1, r6, lr
 8000c70:	4299      	cmp	r1, r3
 8000c72:	d909      	bls.n	8000c88 <__udivmoddi4+0x60>
 8000c74:	18fb      	adds	r3, r7, r3
 8000c76:	f106 30ff 	add.w	r0, r6, #4294967295
 8000c7a:	f080 8119 	bcs.w	8000eb0 <__udivmoddi4+0x288>
 8000c7e:	4299      	cmp	r1, r3
 8000c80:	f240 8116 	bls.w	8000eb0 <__udivmoddi4+0x288>
 8000c84:	3e02      	subs	r6, #2
 8000c86:	443b      	add	r3, r7
 8000c88:	1a5b      	subs	r3, r3, r1
 8000c8a:	b2a4      	uxth	r4, r4
 8000c8c:	fbb3 f0f8 	udiv	r0, r3, r8
 8000c90:	fb08 3310 	mls	r3, r8, r0, r3
 8000c94:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000c98:	fb00 fe0e 	mul.w	lr, r0, lr
 8000c9c:	45a6      	cmp	lr, r4
 8000c9e:	d909      	bls.n	8000cb4 <__udivmoddi4+0x8c>
 8000ca0:	193c      	adds	r4, r7, r4
 8000ca2:	f100 33ff 	add.w	r3, r0, #4294967295
 8000ca6:	f080 8105 	bcs.w	8000eb4 <__udivmoddi4+0x28c>
 8000caa:	45a6      	cmp	lr, r4
 8000cac:	f240 8102 	bls.w	8000eb4 <__udivmoddi4+0x28c>
 8000cb0:	3802      	subs	r0, #2
 8000cb2:	443c      	add	r4, r7
 8000cb4:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000cb8:	eba4 040e 	sub.w	r4, r4, lr
 8000cbc:	2600      	movs	r6, #0
 8000cbe:	b11d      	cbz	r5, 8000cc8 <__udivmoddi4+0xa0>
 8000cc0:	40d4      	lsrs	r4, r2
 8000cc2:	2300      	movs	r3, #0
 8000cc4:	e9c5 4300 	strd	r4, r3, [r5]
 8000cc8:	4631      	mov	r1, r6
 8000cca:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000cce:	b902      	cbnz	r2, 8000cd2 <__udivmoddi4+0xaa>
 8000cd0:	deff      	udf	#255	; 0xff
 8000cd2:	fab2 f282 	clz	r2, r2
 8000cd6:	2a00      	cmp	r2, #0
 8000cd8:	d150      	bne.n	8000d7c <__udivmoddi4+0x154>
 8000cda:	1bcb      	subs	r3, r1, r7
 8000cdc:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000ce0:	fa1f f887 	uxth.w	r8, r7
 8000ce4:	2601      	movs	r6, #1
 8000ce6:	fbb3 fcfe 	udiv	ip, r3, lr
 8000cea:	0c21      	lsrs	r1, r4, #16
 8000cec:	fb0e 331c 	mls	r3, lr, ip, r3
 8000cf0:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000cf4:	fb08 f30c 	mul.w	r3, r8, ip
 8000cf8:	428b      	cmp	r3, r1
 8000cfa:	d907      	bls.n	8000d0c <__udivmoddi4+0xe4>
 8000cfc:	1879      	adds	r1, r7, r1
 8000cfe:	f10c 30ff 	add.w	r0, ip, #4294967295
 8000d02:	d202      	bcs.n	8000d0a <__udivmoddi4+0xe2>
 8000d04:	428b      	cmp	r3, r1
 8000d06:	f200 80e9 	bhi.w	8000edc <__udivmoddi4+0x2b4>
 8000d0a:	4684      	mov	ip, r0
 8000d0c:	1ac9      	subs	r1, r1, r3
 8000d0e:	b2a3      	uxth	r3, r4
 8000d10:	fbb1 f0fe 	udiv	r0, r1, lr
 8000d14:	fb0e 1110 	mls	r1, lr, r0, r1
 8000d18:	ea43 4401 	orr.w	r4, r3, r1, lsl #16
 8000d1c:	fb08 f800 	mul.w	r8, r8, r0
 8000d20:	45a0      	cmp	r8, r4
 8000d22:	d907      	bls.n	8000d34 <__udivmoddi4+0x10c>
 8000d24:	193c      	adds	r4, r7, r4
 8000d26:	f100 33ff 	add.w	r3, r0, #4294967295
 8000d2a:	d202      	bcs.n	8000d32 <__udivmoddi4+0x10a>
 8000d2c:	45a0      	cmp	r8, r4
 8000d2e:	f200 80d9 	bhi.w	8000ee4 <__udivmoddi4+0x2bc>
 8000d32:	4618      	mov	r0, r3
 8000d34:	eba4 0408 	sub.w	r4, r4, r8
 8000d38:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000d3c:	e7bf      	b.n	8000cbe <__udivmoddi4+0x96>
 8000d3e:	428b      	cmp	r3, r1
 8000d40:	d909      	bls.n	8000d56 <__udivmoddi4+0x12e>
 8000d42:	2d00      	cmp	r5, #0
 8000d44:	f000 80b1 	beq.w	8000eaa <__udivmoddi4+0x282>
 8000d48:	2600      	movs	r6, #0
 8000d4a:	e9c5 0100 	strd	r0, r1, [r5]
 8000d4e:	4630      	mov	r0, r6
 8000d50:	4631      	mov	r1, r6
 8000d52:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d56:	fab3 f683 	clz	r6, r3
 8000d5a:	2e00      	cmp	r6, #0
 8000d5c:	d14a      	bne.n	8000df4 <__udivmoddi4+0x1cc>
 8000d5e:	428b      	cmp	r3, r1
 8000d60:	d302      	bcc.n	8000d68 <__udivmoddi4+0x140>
 8000d62:	4282      	cmp	r2, r0
 8000d64:	f200 80b8 	bhi.w	8000ed8 <__udivmoddi4+0x2b0>
 8000d68:	1a84      	subs	r4, r0, r2
 8000d6a:	eb61 0103 	sbc.w	r1, r1, r3
 8000d6e:	2001      	movs	r0, #1
 8000d70:	468c      	mov	ip, r1
 8000d72:	2d00      	cmp	r5, #0
 8000d74:	d0a8      	beq.n	8000cc8 <__udivmoddi4+0xa0>
 8000d76:	e9c5 4c00 	strd	r4, ip, [r5]
 8000d7a:	e7a5      	b.n	8000cc8 <__udivmoddi4+0xa0>
 8000d7c:	f1c2 0320 	rsb	r3, r2, #32
 8000d80:	fa20 f603 	lsr.w	r6, r0, r3
 8000d84:	4097      	lsls	r7, r2
 8000d86:	fa01 f002 	lsl.w	r0, r1, r2
 8000d8a:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000d8e:	40d9      	lsrs	r1, r3
 8000d90:	4330      	orrs	r0, r6
 8000d92:	0c03      	lsrs	r3, r0, #16
 8000d94:	fbb1 f6fe 	udiv	r6, r1, lr
 8000d98:	fa1f f887 	uxth.w	r8, r7
 8000d9c:	fb0e 1116 	mls	r1, lr, r6, r1
 8000da0:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000da4:	fb06 f108 	mul.w	r1, r6, r8
 8000da8:	4299      	cmp	r1, r3
 8000daa:	fa04 f402 	lsl.w	r4, r4, r2
 8000dae:	d909      	bls.n	8000dc4 <__udivmoddi4+0x19c>
 8000db0:	18fb      	adds	r3, r7, r3
 8000db2:	f106 3cff 	add.w	ip, r6, #4294967295
 8000db6:	f080 808d 	bcs.w	8000ed4 <__udivmoddi4+0x2ac>
 8000dba:	4299      	cmp	r1, r3
 8000dbc:	f240 808a 	bls.w	8000ed4 <__udivmoddi4+0x2ac>
 8000dc0:	3e02      	subs	r6, #2
 8000dc2:	443b      	add	r3, r7
 8000dc4:	1a5b      	subs	r3, r3, r1
 8000dc6:	b281      	uxth	r1, r0
 8000dc8:	fbb3 f0fe 	udiv	r0, r3, lr
 8000dcc:	fb0e 3310 	mls	r3, lr, r0, r3
 8000dd0:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000dd4:	fb00 f308 	mul.w	r3, r0, r8
 8000dd8:	428b      	cmp	r3, r1
 8000dda:	d907      	bls.n	8000dec <__udivmoddi4+0x1c4>
 8000ddc:	1879      	adds	r1, r7, r1
 8000dde:	f100 3cff 	add.w	ip, r0, #4294967295
 8000de2:	d273      	bcs.n	8000ecc <__udivmoddi4+0x2a4>
 8000de4:	428b      	cmp	r3, r1
 8000de6:	d971      	bls.n	8000ecc <__udivmoddi4+0x2a4>
 8000de8:	3802      	subs	r0, #2
 8000dea:	4439      	add	r1, r7
 8000dec:	1acb      	subs	r3, r1, r3
 8000dee:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
 8000df2:	e778      	b.n	8000ce6 <__udivmoddi4+0xbe>
 8000df4:	f1c6 0c20 	rsb	ip, r6, #32
 8000df8:	fa03 f406 	lsl.w	r4, r3, r6
 8000dfc:	fa22 f30c 	lsr.w	r3, r2, ip
 8000e00:	431c      	orrs	r4, r3
 8000e02:	fa20 f70c 	lsr.w	r7, r0, ip
 8000e06:	fa01 f306 	lsl.w	r3, r1, r6
 8000e0a:	ea4f 4e14 	mov.w	lr, r4, lsr #16
 8000e0e:	fa21 f10c 	lsr.w	r1, r1, ip
 8000e12:	431f      	orrs	r7, r3
 8000e14:	0c3b      	lsrs	r3, r7, #16
 8000e16:	fbb1 f9fe 	udiv	r9, r1, lr
 8000e1a:	fa1f f884 	uxth.w	r8, r4
 8000e1e:	fb0e 1119 	mls	r1, lr, r9, r1
 8000e22:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 8000e26:	fb09 fa08 	mul.w	sl, r9, r8
 8000e2a:	458a      	cmp	sl, r1
 8000e2c:	fa02 f206 	lsl.w	r2, r2, r6
 8000e30:	fa00 f306 	lsl.w	r3, r0, r6
 8000e34:	d908      	bls.n	8000e48 <__udivmoddi4+0x220>
 8000e36:	1861      	adds	r1, r4, r1
 8000e38:	f109 30ff 	add.w	r0, r9, #4294967295
 8000e3c:	d248      	bcs.n	8000ed0 <__udivmoddi4+0x2a8>
 8000e3e:	458a      	cmp	sl, r1
 8000e40:	d946      	bls.n	8000ed0 <__udivmoddi4+0x2a8>
 8000e42:	f1a9 0902 	sub.w	r9, r9, #2
 8000e46:	4421      	add	r1, r4
 8000e48:	eba1 010a 	sub.w	r1, r1, sl
 8000e4c:	b2bf      	uxth	r7, r7
 8000e4e:	fbb1 f0fe 	udiv	r0, r1, lr
 8000e52:	fb0e 1110 	mls	r1, lr, r0, r1
 8000e56:	ea47 4701 	orr.w	r7, r7, r1, lsl #16
 8000e5a:	fb00 f808 	mul.w	r8, r0, r8
 8000e5e:	45b8      	cmp	r8, r7
 8000e60:	d907      	bls.n	8000e72 <__udivmoddi4+0x24a>
 8000e62:	19e7      	adds	r7, r4, r7
 8000e64:	f100 31ff 	add.w	r1, r0, #4294967295
 8000e68:	d22e      	bcs.n	8000ec8 <__udivmoddi4+0x2a0>
 8000e6a:	45b8      	cmp	r8, r7
 8000e6c:	d92c      	bls.n	8000ec8 <__udivmoddi4+0x2a0>
 8000e6e:	3802      	subs	r0, #2
 8000e70:	4427      	add	r7, r4
 8000e72:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000e76:	eba7 0708 	sub.w	r7, r7, r8
 8000e7a:	fba0 8902 	umull	r8, r9, r0, r2
 8000e7e:	454f      	cmp	r7, r9
 8000e80:	46c6      	mov	lr, r8
 8000e82:	4649      	mov	r1, r9
 8000e84:	d31a      	bcc.n	8000ebc <__udivmoddi4+0x294>
 8000e86:	d017      	beq.n	8000eb8 <__udivmoddi4+0x290>
 8000e88:	b15d      	cbz	r5, 8000ea2 <__udivmoddi4+0x27a>
 8000e8a:	ebb3 020e 	subs.w	r2, r3, lr
 8000e8e:	eb67 0701 	sbc.w	r7, r7, r1
 8000e92:	fa07 fc0c 	lsl.w	ip, r7, ip
 8000e96:	40f2      	lsrs	r2, r6
 8000e98:	ea4c 0202 	orr.w	r2, ip, r2
 8000e9c:	40f7      	lsrs	r7, r6
 8000e9e:	e9c5 2700 	strd	r2, r7, [r5]
 8000ea2:	2600      	movs	r6, #0
 8000ea4:	4631      	mov	r1, r6
 8000ea6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000eaa:	462e      	mov	r6, r5
 8000eac:	4628      	mov	r0, r5
 8000eae:	e70b      	b.n	8000cc8 <__udivmoddi4+0xa0>
 8000eb0:	4606      	mov	r6, r0
 8000eb2:	e6e9      	b.n	8000c88 <__udivmoddi4+0x60>
 8000eb4:	4618      	mov	r0, r3
 8000eb6:	e6fd      	b.n	8000cb4 <__udivmoddi4+0x8c>
 8000eb8:	4543      	cmp	r3, r8
 8000eba:	d2e5      	bcs.n	8000e88 <__udivmoddi4+0x260>
 8000ebc:	ebb8 0e02 	subs.w	lr, r8, r2
 8000ec0:	eb69 0104 	sbc.w	r1, r9, r4
 8000ec4:	3801      	subs	r0, #1
 8000ec6:	e7df      	b.n	8000e88 <__udivmoddi4+0x260>
 8000ec8:	4608      	mov	r0, r1
 8000eca:	e7d2      	b.n	8000e72 <__udivmoddi4+0x24a>
 8000ecc:	4660      	mov	r0, ip
 8000ece:	e78d      	b.n	8000dec <__udivmoddi4+0x1c4>
 8000ed0:	4681      	mov	r9, r0
 8000ed2:	e7b9      	b.n	8000e48 <__udivmoddi4+0x220>
 8000ed4:	4666      	mov	r6, ip
 8000ed6:	e775      	b.n	8000dc4 <__udivmoddi4+0x19c>
 8000ed8:	4630      	mov	r0, r6
 8000eda:	e74a      	b.n	8000d72 <__udivmoddi4+0x14a>
 8000edc:	f1ac 0c02 	sub.w	ip, ip, #2
 8000ee0:	4439      	add	r1, r7
 8000ee2:	e713      	b.n	8000d0c <__udivmoddi4+0xe4>
 8000ee4:	3802      	subs	r0, #2
 8000ee6:	443c      	add	r4, r7
 8000ee8:	e724      	b.n	8000d34 <__udivmoddi4+0x10c>
 8000eea:	bf00      	nop

08000eec <__aeabi_idiv0>:
 8000eec:	4770      	bx	lr
 8000eee:	bf00      	nop

08000ef0 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8000ef0:	b580      	push	{r7, lr}
 8000ef2:	b08c      	sub	sp, #48	; 0x30
 8000ef4:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000ef6:	f107 031c 	add.w	r3, r7, #28
 8000efa:	2200      	movs	r2, #0
 8000efc:	601a      	str	r2, [r3, #0]
 8000efe:	605a      	str	r2, [r3, #4]
 8000f00:	609a      	str	r2, [r3, #8]
 8000f02:	60da      	str	r2, [r3, #12]
 8000f04:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000f06:	4b5b      	ldr	r3, [pc, #364]	; (8001074 <MX_GPIO_Init+0x184>)
 8000f08:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000f0a:	4a5a      	ldr	r2, [pc, #360]	; (8001074 <MX_GPIO_Init+0x184>)
 8000f0c:	f043 0304 	orr.w	r3, r3, #4
 8000f10:	6313      	str	r3, [r2, #48]	; 0x30
 8000f12:	4b58      	ldr	r3, [pc, #352]	; (8001074 <MX_GPIO_Init+0x184>)
 8000f14:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000f16:	f003 0304 	and.w	r3, r3, #4
 8000f1a:	61bb      	str	r3, [r7, #24]
 8000f1c:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8000f1e:	4b55      	ldr	r3, [pc, #340]	; (8001074 <MX_GPIO_Init+0x184>)
 8000f20:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000f22:	4a54      	ldr	r2, [pc, #336]	; (8001074 <MX_GPIO_Init+0x184>)
 8000f24:	f043 0320 	orr.w	r3, r3, #32
 8000f28:	6313      	str	r3, [r2, #48]	; 0x30
 8000f2a:	4b52      	ldr	r3, [pc, #328]	; (8001074 <MX_GPIO_Init+0x184>)
 8000f2c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000f2e:	f003 0320 	and.w	r3, r3, #32
 8000f32:	617b      	str	r3, [r7, #20]
 8000f34:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000f36:	4b4f      	ldr	r3, [pc, #316]	; (8001074 <MX_GPIO_Init+0x184>)
 8000f38:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000f3a:	4a4e      	ldr	r2, [pc, #312]	; (8001074 <MX_GPIO_Init+0x184>)
 8000f3c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000f40:	6313      	str	r3, [r2, #48]	; 0x30
 8000f42:	4b4c      	ldr	r3, [pc, #304]	; (8001074 <MX_GPIO_Init+0x184>)
 8000f44:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000f46:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000f4a:	613b      	str	r3, [r7, #16]
 8000f4c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000f4e:	4b49      	ldr	r3, [pc, #292]	; (8001074 <MX_GPIO_Init+0x184>)
 8000f50:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000f52:	4a48      	ldr	r2, [pc, #288]	; (8001074 <MX_GPIO_Init+0x184>)
 8000f54:	f043 0301 	orr.w	r3, r3, #1
 8000f58:	6313      	str	r3, [r2, #48]	; 0x30
 8000f5a:	4b46      	ldr	r3, [pc, #280]	; (8001074 <MX_GPIO_Init+0x184>)
 8000f5c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000f5e:	f003 0301 	and.w	r3, r3, #1
 8000f62:	60fb      	str	r3, [r7, #12]
 8000f64:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000f66:	4b43      	ldr	r3, [pc, #268]	; (8001074 <MX_GPIO_Init+0x184>)
 8000f68:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000f6a:	4a42      	ldr	r2, [pc, #264]	; (8001074 <MX_GPIO_Init+0x184>)
 8000f6c:	f043 0302 	orr.w	r3, r3, #2
 8000f70:	6313      	str	r3, [r2, #48]	; 0x30
 8000f72:	4b40      	ldr	r3, [pc, #256]	; (8001074 <MX_GPIO_Init+0x184>)
 8000f74:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000f76:	f003 0302 	and.w	r3, r3, #2
 8000f7a:	60bb      	str	r3, [r7, #8]
 8000f7c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000f7e:	4b3d      	ldr	r3, [pc, #244]	; (8001074 <MX_GPIO_Init+0x184>)
 8000f80:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000f82:	4a3c      	ldr	r2, [pc, #240]	; (8001074 <MX_GPIO_Init+0x184>)
 8000f84:	f043 0308 	orr.w	r3, r3, #8
 8000f88:	6313      	str	r3, [r2, #48]	; 0x30
 8000f8a:	4b3a      	ldr	r3, [pc, #232]	; (8001074 <MX_GPIO_Init+0x184>)
 8000f8c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000f8e:	f003 0308 	and.w	r3, r3, #8
 8000f92:	607b      	str	r3, [r7, #4]
 8000f94:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8000f96:	4b37      	ldr	r3, [pc, #220]	; (8001074 <MX_GPIO_Init+0x184>)
 8000f98:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000f9a:	4a36      	ldr	r2, [pc, #216]	; (8001074 <MX_GPIO_Init+0x184>)
 8000f9c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8000fa0:	6313      	str	r3, [r2, #48]	; 0x30
 8000fa2:	4b34      	ldr	r3, [pc, #208]	; (8001074 <MX_GPIO_Init+0x184>)
 8000fa4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000fa6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8000faa:	603b      	str	r3, [r7, #0]
 8000fac:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LD1_Pin|DC1_Pin|DC2_Pin|LD3_Pin
 8000fae:	2200      	movs	r2, #0
 8000fb0:	f644 4181 	movw	r1, #19585	; 0x4c81
 8000fb4:	4830      	ldr	r0, [pc, #192]	; (8001078 <MX_GPIO_Init+0x188>)
 8000fb6:	f001 fc8f 	bl	80028d8 <HAL_GPIO_WritePin>
                          |LD2_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(USB_PowerSwitchOn_GPIO_Port, USB_PowerSwitchOn_Pin, GPIO_PIN_RESET);
 8000fba:	2200      	movs	r2, #0
 8000fbc:	2140      	movs	r1, #64	; 0x40
 8000fbe:	482f      	ldr	r0, [pc, #188]	; (800107c <MX_GPIO_Init+0x18c>)
 8000fc0:	f001 fc8a 	bl	80028d8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = USER_Btn_Pin;
 8000fc4:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8000fc8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000fca:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 8000fce:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000fd0:	2300      	movs	r3, #0
 8000fd2:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(USER_Btn_GPIO_Port, &GPIO_InitStruct);
 8000fd4:	f107 031c 	add.w	r3, r7, #28
 8000fd8:	4619      	mov	r1, r3
 8000fda:	4829      	ldr	r0, [pc, #164]	; (8001080 <MX_GPIO_Init+0x190>)
 8000fdc:	f001 fae0 	bl	80025a0 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = Sensor_Pin;
 8000fe0:	2301      	movs	r3, #1
 8000fe2:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000fe4:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 8000fe8:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000fea:	2300      	movs	r3, #0
 8000fec:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(Sensor_GPIO_Port, &GPIO_InitStruct);
 8000fee:	f107 031c 	add.w	r3, r7, #28
 8000ff2:	4619      	mov	r1, r3
 8000ff4:	4823      	ldr	r0, [pc, #140]	; (8001084 <MX_GPIO_Init+0x194>)
 8000ff6:	f001 fad3 	bl	80025a0 <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin PBPin PBPin
                           PBPin */
  GPIO_InitStruct.Pin = LD1_Pin|DC1_Pin|DC2_Pin|LD3_Pin
 8000ffa:	f644 4381 	movw	r3, #19585	; 0x4c81
 8000ffe:	61fb      	str	r3, [r7, #28]
                          |LD2_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001000:	2301      	movs	r3, #1
 8001002:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001004:	2300      	movs	r3, #0
 8001006:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001008:	2300      	movs	r3, #0
 800100a:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800100c:	f107 031c 	add.w	r3, r7, #28
 8001010:	4619      	mov	r1, r3
 8001012:	4819      	ldr	r0, [pc, #100]	; (8001078 <MX_GPIO_Init+0x188>)
 8001014:	f001 fac4 	bl	80025a0 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = USB_PowerSwitchOn_Pin;
 8001018:	2340      	movs	r3, #64	; 0x40
 800101a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800101c:	2301      	movs	r3, #1
 800101e:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001020:	2300      	movs	r3, #0
 8001022:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001024:	2300      	movs	r3, #0
 8001026:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(USB_PowerSwitchOn_GPIO_Port, &GPIO_InitStruct);
 8001028:	f107 031c 	add.w	r3, r7, #28
 800102c:	4619      	mov	r1, r3
 800102e:	4813      	ldr	r0, [pc, #76]	; (800107c <MX_GPIO_Init+0x18c>)
 8001030:	f001 fab6 	bl	80025a0 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = USB_OverCurrent_Pin;
 8001034:	2380      	movs	r3, #128	; 0x80
 8001036:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001038:	2300      	movs	r3, #0
 800103a:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800103c:	2300      	movs	r3, #0
 800103e:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(USB_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 8001040:	f107 031c 	add.w	r3, r7, #28
 8001044:	4619      	mov	r1, r3
 8001046:	480d      	ldr	r0, [pc, #52]	; (800107c <MX_GPIO_Init+0x18c>)
 8001048:	f001 faaa 	bl	80025a0 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI0_IRQn, 0, 0);
 800104c:	2200      	movs	r2, #0
 800104e:	2100      	movs	r1, #0
 8001050:	2006      	movs	r0, #6
 8001052:	f001 f9dc 	bl	800240e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI0_IRQn);
 8001056:	2006      	movs	r0, #6
 8001058:	f001 f9f5 	bl	8002446 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 800105c:	2200      	movs	r2, #0
 800105e:	2100      	movs	r1, #0
 8001060:	2028      	movs	r0, #40	; 0x28
 8001062:	f001 f9d4 	bl	800240e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8001066:	2028      	movs	r0, #40	; 0x28
 8001068:	f001 f9ed 	bl	8002446 <HAL_NVIC_EnableIRQ>

}
 800106c:	bf00      	nop
 800106e:	3730      	adds	r7, #48	; 0x30
 8001070:	46bd      	mov	sp, r7
 8001072:	bd80      	pop	{r7, pc}
 8001074:	40023800 	.word	0x40023800
 8001078:	40020400 	.word	0x40020400
 800107c:	40021800 	.word	0x40021800
 8001080:	40020800 	.word	0x40020800
 8001084:	40021400 	.word	0x40021400

08001088 <ITM_SendChar>:
           \li Is blocking when a debugger is connected, but the previous character sent has not been transmitted.
  \param [in]     ch  Character to transmit.
  \returns            Character to transmit.
 */
__STATIC_INLINE uint32_t ITM_SendChar (uint32_t ch)
{
 8001088:	b480      	push	{r7}
 800108a:	b083      	sub	sp, #12
 800108c:	af00      	add	r7, sp, #0
 800108e:	6078      	str	r0, [r7, #4]
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 8001090:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 8001094:	f8d3 3e80 	ldr.w	r3, [r3, #3712]	; 0xe80
 8001098:	f003 0301 	and.w	r3, r3, #1
 800109c:	2b00      	cmp	r3, #0
 800109e:	d013      	beq.n	80010c8 <ITM_SendChar+0x40>
      ((ITM->TER & 1UL               ) != 0UL)   )     /* ITM Port #0 enabled */
 80010a0:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 80010a4:	f8d3 3e00 	ldr.w	r3, [r3, #3584]	; 0xe00
 80010a8:	f003 0301 	and.w	r3, r3, #1
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 80010ac:	2b00      	cmp	r3, #0
 80010ae:	d00b      	beq.n	80010c8 <ITM_SendChar+0x40>
  {
    while (ITM->PORT[0U].u32 == 0UL)
 80010b0:	e000      	b.n	80010b4 <ITM_SendChar+0x2c>
    {
      __NOP();
 80010b2:	bf00      	nop
    while (ITM->PORT[0U].u32 == 0UL)
 80010b4:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 80010b8:	681b      	ldr	r3, [r3, #0]
 80010ba:	2b00      	cmp	r3, #0
 80010bc:	d0f9      	beq.n	80010b2 <ITM_SendChar+0x2a>
    }
    ITM->PORT[0U].u8 = (uint8_t)ch;
 80010be:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 80010c2:	687a      	ldr	r2, [r7, #4]
 80010c4:	b2d2      	uxtb	r2, r2
 80010c6:	701a      	strb	r2, [r3, #0]
  }
  return (ch);
 80010c8:	687b      	ldr	r3, [r7, #4]
}
 80010ca:	4618      	mov	r0, r3
 80010cc:	370c      	adds	r7, #12
 80010ce:	46bd      	mov	sp, r7
 80010d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010d4:	4770      	bx	lr

080010d6 <_write>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
int _write(int file, char *ptr, int len)
{
 80010d6:	b580      	push	{r7, lr}
 80010d8:	b086      	sub	sp, #24
 80010da:	af00      	add	r7, sp, #0
 80010dc:	60f8      	str	r0, [r7, #12]
 80010de:	60b9      	str	r1, [r7, #8]
 80010e0:	607a      	str	r2, [r7, #4]
	int i=0;
 80010e2:	2300      	movs	r3, #0
 80010e4:	617b      	str	r3, [r7, #20]
	for(i=0 ; i<len ; i++)
 80010e6:	2300      	movs	r3, #0
 80010e8:	617b      	str	r3, [r7, #20]
 80010ea:	e009      	b.n	8001100 <_write+0x2a>
		ITM_SendChar((*ptr++));
 80010ec:	68bb      	ldr	r3, [r7, #8]
 80010ee:	1c5a      	adds	r2, r3, #1
 80010f0:	60ba      	str	r2, [r7, #8]
 80010f2:	781b      	ldrb	r3, [r3, #0]
 80010f4:	4618      	mov	r0, r3
 80010f6:	f7ff ffc7 	bl	8001088 <ITM_SendChar>
	for(i=0 ; i<len ; i++)
 80010fa:	697b      	ldr	r3, [r7, #20]
 80010fc:	3301      	adds	r3, #1
 80010fe:	617b      	str	r3, [r7, #20]
 8001100:	697a      	ldr	r2, [r7, #20]
 8001102:	687b      	ldr	r3, [r7, #4]
 8001104:	429a      	cmp	r2, r3
 8001106:	dbf1      	blt.n	80010ec <_write+0x16>
	return len;
 8001108:	687b      	ldr	r3, [r7, #4]
}
 800110a:	4618      	mov	r0, r3
 800110c:	3718      	adds	r7, #24
 800110e:	46bd      	mov	sp, r7
 8001110:	bd80      	pop	{r7, pc}
	...

08001114 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001114:	b580      	push	{r7, lr}
 8001116:	b082      	sub	sp, #8
 8001118:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800111a:	f001 f81c 	bl	8002156 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800111e:	f000 f84d 	bl	80011bc <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001122:	f7ff fee5 	bl	8000ef0 <MX_GPIO_Init>
  MX_USART3_UART_Init();
 8001126:	f000 fee7 	bl	8001ef8 <MX_USART3_UART_Init>
  MX_USB_OTG_FS_PCD_Init();
 800112a:	f000 ff61 	bl	8001ff0 <MX_USB_OTG_FS_PCD_Init>
  MX_TIM3_Init();
 800112e:	f000 fced 	bl	8001b0c <MX_TIM3_Init>
  MX_TIM4_Init();
 8001132:	f000 fd63 	bl	8001bfc <MX_TIM4_Init>
  MX_TIM2_Init();
 8001136:	f000 fc9b 	bl	8001a70 <MX_TIM2_Init>
  MX_TIM5_Init();
 800113a:	f000 fdb5 	bl	8001ca8 <MX_TIM5_Init>
  /* USER CODE BEGIN 2 */

	//usart
	HAL_UART_Receive_IT(&huart3, &buff,3);
 800113e:	2203      	movs	r2, #3
 8001140:	4916      	ldr	r1, [pc, #88]	; (800119c <main+0x88>)
 8001142:	4817      	ldr	r0, [pc, #92]	; (80011a0 <main+0x8c>)
 8001144:	f004 f970 	bl	8005428 <HAL_UART_Receive_IT>

	// frequency measurement
	HAL_TIM_Base_Start(&htim2);
 8001148:	4816      	ldr	r0, [pc, #88]	; (80011a4 <main+0x90>)
 800114a:	f002 fe01 	bl	8003d50 <HAL_TIM_Base_Start>

	// H bridge
	HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_1);
 800114e:	2100      	movs	r1, #0
 8001150:	4815      	ldr	r0, [pc, #84]	; (80011a8 <main+0x94>)
 8001152:	f002 ff47 	bl	8003fe4 <HAL_TIM_PWM_Start>
	__HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_1,50);
 8001156:	4b14      	ldr	r3, [pc, #80]	; (80011a8 <main+0x94>)
 8001158:	681b      	ldr	r3, [r3, #0]
 800115a:	2232      	movs	r2, #50	; 0x32
 800115c:	635a      	str	r2, [r3, #52]	; 0x34
	HAL_GPIO_WritePin(DC1_GPIO_Port, DC1_Pin, GPIO_PIN_RESET);
 800115e:	2200      	movs	r2, #0
 8001160:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001164:	4811      	ldr	r0, [pc, #68]	; (80011ac <main+0x98>)
 8001166:	f001 fbb7 	bl	80028d8 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(DC2_GPIO_Port, DC2_Pin, GPIO_PIN_SET);
 800116a:	2201      	movs	r2, #1
 800116c:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8001170:	480e      	ldr	r0, [pc, #56]	; (80011ac <main+0x98>)
 8001172:	f001 fbb1 	bl	80028d8 <HAL_GPIO_WritePin>

	//encoder
	HAL_TIM_Encoder_Start_IT(&htim4, TIM_CHANNEL_ALL);
 8001176:	213c      	movs	r1, #60	; 0x3c
 8001178:	480d      	ldr	r0, [pc, #52]	; (80011b0 <main+0x9c>)
 800117a:	f003 f8d3 	bl	8004324 <HAL_TIM_Encoder_Start_IT>


	//sampler

	int new_prescaler = htim5.Init.Prescaler/sampling_freq;
 800117e:	4b0d      	ldr	r3, [pc, #52]	; (80011b4 <main+0xa0>)
 8001180:	685b      	ldr	r3, [r3, #4]
 8001182:	4a0d      	ldr	r2, [pc, #52]	; (80011b8 <main+0xa4>)
 8001184:	6812      	ldr	r2, [r2, #0]
 8001186:	fbb3 f3f2 	udiv	r3, r3, r2
 800118a:	607b      	str	r3, [r7, #4]
	HAL_TIM_Base_Start_IT(&htim5);
 800118c:	4809      	ldr	r0, [pc, #36]	; (80011b4 <main+0xa0>)
 800118e:	f002 fe4f 	bl	8003e30 <HAL_TIM_Base_Start_IT>
	__HAL_TIM_SET_PRESCALER(&htim5,new_prescaler);
 8001192:	4b08      	ldr	r3, [pc, #32]	; (80011b4 <main+0xa0>)
 8001194:	681b      	ldr	r3, [r3, #0]
 8001196:	687a      	ldr	r2, [r7, #4]
 8001198:	629a      	str	r2, [r3, #40]	; 0x28

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
	while (1)
 800119a:	e7fe      	b.n	800119a <main+0x86>
 800119c:	20000238 	.word	0x20000238
 80011a0:	200003e0 	.word	0x200003e0
 80011a4:	20000394 	.word	0x20000394
 80011a8:	20000348 	.word	0x20000348
 80011ac:	40020400 	.word	0x40020400
 80011b0:	200002b0 	.word	0x200002b0
 80011b4:	200002fc 	.word	0x200002fc
 80011b8:	20000000 	.word	0x20000000

080011bc <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80011bc:	b580      	push	{r7, lr}
 80011be:	b0b4      	sub	sp, #208	; 0xd0
 80011c0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80011c2:	f107 03a0 	add.w	r3, r7, #160	; 0xa0
 80011c6:	2230      	movs	r2, #48	; 0x30
 80011c8:	2100      	movs	r1, #0
 80011ca:	4618      	mov	r0, r3
 80011cc:	f005 fe82 	bl	8006ed4 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80011d0:	f107 038c 	add.w	r3, r7, #140	; 0x8c
 80011d4:	2200      	movs	r2, #0
 80011d6:	601a      	str	r2, [r3, #0]
 80011d8:	605a      	str	r2, [r3, #4]
 80011da:	609a      	str	r2, [r3, #8]
 80011dc:	60da      	str	r2, [r3, #12]
 80011de:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80011e0:	f107 030c 	add.w	r3, r7, #12
 80011e4:	2280      	movs	r2, #128	; 0x80
 80011e6:	2100      	movs	r1, #0
 80011e8:	4618      	mov	r0, r3
 80011ea:	f005 fe73 	bl	8006ed4 <memset>

  /** Configure LSE Drive Capability
  */
  HAL_PWR_EnableBkUpAccess();
 80011ee:	f001 fd07 	bl	8002c00 <HAL_PWR_EnableBkUpAccess>
  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80011f2:	4b3a      	ldr	r3, [pc, #232]	; (80012dc <SystemClock_Config+0x120>)
 80011f4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80011f6:	4a39      	ldr	r2, [pc, #228]	; (80012dc <SystemClock_Config+0x120>)
 80011f8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80011fc:	6413      	str	r3, [r2, #64]	; 0x40
 80011fe:	4b37      	ldr	r3, [pc, #220]	; (80012dc <SystemClock_Config+0x120>)
 8001200:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001202:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001206:	60bb      	str	r3, [r7, #8]
 8001208:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 800120a:	4b35      	ldr	r3, [pc, #212]	; (80012e0 <SystemClock_Config+0x124>)
 800120c:	681b      	ldr	r3, [r3, #0]
 800120e:	4a34      	ldr	r2, [pc, #208]	; (80012e0 <SystemClock_Config+0x124>)
 8001210:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8001214:	6013      	str	r3, [r2, #0]
 8001216:	4b32      	ldr	r3, [pc, #200]	; (80012e0 <SystemClock_Config+0x124>)
 8001218:	681b      	ldr	r3, [r3, #0]
 800121a:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 800121e:	607b      	str	r3, [r7, #4]
 8001220:	687b      	ldr	r3, [r7, #4]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001222:	2301      	movs	r3, #1
 8001224:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
  RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
 8001228:	f44f 23a0 	mov.w	r3, #327680	; 0x50000
 800122c:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001230:	2302      	movs	r3, #2
 8001232:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001236:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 800123a:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
  RCC_OscInitStruct.PLL.PLLM = 4;
 800123e:	2304      	movs	r3, #4
 8001240:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
  RCC_OscInitStruct.PLL.PLLN = 216;
 8001244:	23d8      	movs	r3, #216	; 0xd8
 8001246:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 800124a:	2302      	movs	r3, #2
 800124c:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
  RCC_OscInitStruct.PLL.PLLQ = 9;
 8001250:	2309      	movs	r3, #9
 8001252:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001256:	f107 03a0 	add.w	r3, r7, #160	; 0xa0
 800125a:	4618      	mov	r0, r3
 800125c:	f001 fd30 	bl	8002cc0 <HAL_RCC_OscConfig>
 8001260:	4603      	mov	r3, r0
 8001262:	2b00      	cmp	r3, #0
 8001264:	d001      	beq.n	800126a <SystemClock_Config+0xae>
  {
    Error_Handler();
 8001266:	f000 fabb 	bl	80017e0 <Error_Handler>
  }
  /** Activate the Over-Drive mode
  */
  if (HAL_PWREx_EnableOverDrive() != HAL_OK)
 800126a:	f001 fcd9 	bl	8002c20 <HAL_PWREx_EnableOverDrive>
 800126e:	4603      	mov	r3, r0
 8001270:	2b00      	cmp	r3, #0
 8001272:	d001      	beq.n	8001278 <SystemClock_Config+0xbc>
  {
    Error_Handler();
 8001274:	f000 fab4 	bl	80017e0 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001278:	230f      	movs	r3, #15
 800127a:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800127e:	2302      	movs	r3, #2
 8001280:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001284:	2300      	movs	r3, #0
 8001286:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 800128a:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 800128e:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8001292:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001296:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_7) != HAL_OK)
 800129a:	f107 038c 	add.w	r3, r7, #140	; 0x8c
 800129e:	2107      	movs	r1, #7
 80012a0:	4618      	mov	r0, r3
 80012a2:	f001 ffb1 	bl	8003208 <HAL_RCC_ClockConfig>
 80012a6:	4603      	mov	r3, r0
 80012a8:	2b00      	cmp	r3, #0
 80012aa:	d001      	beq.n	80012b0 <SystemClock_Config+0xf4>
  {
    Error_Handler();
 80012ac:	f000 fa98 	bl	80017e0 <Error_Handler>
  }
  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART3|RCC_PERIPHCLK_CLK48;
 80012b0:	4b0c      	ldr	r3, [pc, #48]	; (80012e4 <SystemClock_Config+0x128>)
 80012b2:	60fb      	str	r3, [r7, #12]
  PeriphClkInitStruct.Usart3ClockSelection = RCC_USART3CLKSOURCE_PCLK1;
 80012b4:	2300      	movs	r3, #0
 80012b6:	653b      	str	r3, [r7, #80]	; 0x50
  PeriphClkInitStruct.Clk48ClockSelection = RCC_CLK48SOURCE_PLL;
 80012b8:	2300      	movs	r3, #0
 80012ba:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80012be:	f107 030c 	add.w	r3, r7, #12
 80012c2:	4618      	mov	r0, r3
 80012c4:	f002 f9a2 	bl	800360c <HAL_RCCEx_PeriphCLKConfig>
 80012c8:	4603      	mov	r3, r0
 80012ca:	2b00      	cmp	r3, #0
 80012cc:	d001      	beq.n	80012d2 <SystemClock_Config+0x116>
  {
    Error_Handler();
 80012ce:	f000 fa87 	bl	80017e0 <Error_Handler>
  }
}
 80012d2:	bf00      	nop
 80012d4:	37d0      	adds	r7, #208	; 0xd0
 80012d6:	46bd      	mov	sp, r7
 80012d8:	bd80      	pop	{r7, pc}
 80012da:	bf00      	nop
 80012dc:	40023800 	.word	0x40023800
 80012e0:	40007000 	.word	0x40007000
 80012e4:	00200100 	.word	0x00200100

080012e8 <HAL_GPIO_EXTI_Callback>:
float old_frequency;
float ratio_frequency=3;

float out_frequency; //output

void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin){
 80012e8:	b580      	push	{r7, lr}
 80012ea:	b082      	sub	sp, #8
 80012ec:	af00      	add	r7, sp, #0
 80012ee:	4603      	mov	r3, r0
 80012f0:	80fb      	strh	r3, [r7, #6]
	if(GPIO_Pin == USER_Btn_Pin){
 80012f2:	88fb      	ldrh	r3, [r7, #6]
 80012f4:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80012f8:	d109      	bne.n	800130e <HAL_GPIO_EXTI_Callback+0x26>
		HAL_GPIO_TogglePin(DC1_GPIO_Port, DC1_Pin);
 80012fa:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80012fe:	4832      	ldr	r0, [pc, #200]	; (80013c8 <HAL_GPIO_EXTI_Callback+0xe0>)
 8001300:	f001 fb03 	bl	800290a <HAL_GPIO_TogglePin>
		HAL_GPIO_TogglePin(DC2_GPIO_Port, DC2_Pin);
 8001304:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8001308:	482f      	ldr	r0, [pc, #188]	; (80013c8 <HAL_GPIO_EXTI_Callback+0xe0>)
 800130a:	f001 fafe 	bl	800290a <HAL_GPIO_TogglePin>

	}
	if(GPIO_Pin == Sensor_Pin){
 800130e:	88fb      	ldrh	r3, [r7, #6]
 8001310:	2b01      	cmp	r3, #1
 8001312:	d14f      	bne.n	80013b4 <HAL_GPIO_EXTI_Callback+0xcc>
		timer_val=__HAL_TIM_GET_COUNTER(&htim2);
 8001314:	4b2d      	ldr	r3, [pc, #180]	; (80013cc <HAL_GPIO_EXTI_Callback+0xe4>)
 8001316:	681b      	ldr	r3, [r3, #0]
 8001318:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800131a:	461a      	mov	r2, r3
 800131c:	4b2c      	ldr	r3, [pc, #176]	; (80013d0 <HAL_GPIO_EXTI_Callback+0xe8>)
 800131e:	601a      	str	r2, [r3, #0]

		if(timer_val>15000){
 8001320:	4b2b      	ldr	r3, [pc, #172]	; (80013d0 <HAL_GPIO_EXTI_Callback+0xe8>)
 8001322:	681b      	ldr	r3, [r3, #0]
 8001324:	f643 2298 	movw	r2, #15000	; 0x3a98
 8001328:	4293      	cmp	r3, r2
 800132a:	dd03      	ble.n	8001334 <HAL_GPIO_EXTI_Callback+0x4c>
			time_elapsed=timer_val;
 800132c:	4b28      	ldr	r3, [pc, #160]	; (80013d0 <HAL_GPIO_EXTI_Callback+0xe8>)
 800132e:	681b      	ldr	r3, [r3, #0]
 8001330:	4a28      	ldr	r2, [pc, #160]	; (80013d4 <HAL_GPIO_EXTI_Callback+0xec>)
 8001332:	6013      	str	r3, [r2, #0]
		}

		frequency = 1/(float)time_elapsed*1000000;
 8001334:	4b27      	ldr	r3, [pc, #156]	; (80013d4 <HAL_GPIO_EXTI_Callback+0xec>)
 8001336:	681b      	ldr	r3, [r3, #0]
 8001338:	ee07 3a90 	vmov	s15, r3
 800133c:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001340:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8001344:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001348:	ed9f 7a23 	vldr	s14, [pc, #140]	; 80013d8 <HAL_GPIO_EXTI_Callback+0xf0>
 800134c:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001350:	4b22      	ldr	r3, [pc, #136]	; (80013dc <HAL_GPIO_EXTI_Callback+0xf4>)
 8001352:	edc3 7a00 	vstr	s15, [r3]
		__HAL_TIM_SET_COUNTER(&htim2,0);
 8001356:	4b1d      	ldr	r3, [pc, #116]	; (80013cc <HAL_GPIO_EXTI_Callback+0xe4>)
 8001358:	681b      	ldr	r3, [r3, #0]
 800135a:	2200      	movs	r2, #0
 800135c:	625a      	str	r2, [r3, #36]	; 0x24

		if(frequency>2){
 800135e:	4b1f      	ldr	r3, [pc, #124]	; (80013dc <HAL_GPIO_EXTI_Callback+0xf4>)
 8001360:	edd3 7a00 	vldr	s15, [r3]
 8001364:	eeb0 7a00 	vmov.f32	s14, #0	; 0x40000000  2.0
 8001368:	eef4 7ac7 	vcmpe.f32	s15, s14
 800136c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001370:	dd0e      	ble.n	8001390 <HAL_GPIO_EXTI_Callback+0xa8>
			ratio_frequency=(frequency/old_frequency);
 8001372:	4b1a      	ldr	r3, [pc, #104]	; (80013dc <HAL_GPIO_EXTI_Callback+0xf4>)
 8001374:	edd3 6a00 	vldr	s13, [r3]
 8001378:	4b19      	ldr	r3, [pc, #100]	; (80013e0 <HAL_GPIO_EXTI_Callback+0xf8>)
 800137a:	ed93 7a00 	vldr	s14, [r3]
 800137e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001382:	4b18      	ldr	r3, [pc, #96]	; (80013e4 <HAL_GPIO_EXTI_Callback+0xfc>)
 8001384:	edc3 7a00 	vstr	s15, [r3]
			old_frequency = frequency;
 8001388:	4b14      	ldr	r3, [pc, #80]	; (80013dc <HAL_GPIO_EXTI_Callback+0xf4>)
 800138a:	681b      	ldr	r3, [r3, #0]
 800138c:	4a14      	ldr	r2, [pc, #80]	; (80013e0 <HAL_GPIO_EXTI_Callback+0xf8>)
 800138e:	6013      	str	r3, [r2, #0]
		}

		if(ratio_frequency<1.3){
 8001390:	4b14      	ldr	r3, [pc, #80]	; (80013e4 <HAL_GPIO_EXTI_Callback+0xfc>)
 8001392:	681b      	ldr	r3, [r3, #0]
 8001394:	4618      	mov	r0, r3
 8001396:	f7ff f8ff 	bl	8000598 <__aeabi_f2d>
 800139a:	a309      	add	r3, pc, #36	; (adr r3, 80013c0 <HAL_GPIO_EXTI_Callback+0xd8>)
 800139c:	e9d3 2300 	ldrd	r2, r3, [r3]
 80013a0:	f7ff fbc4 	bl	8000b2c <__aeabi_dcmplt>
 80013a4:	4603      	mov	r3, r0
 80013a6:	2b00      	cmp	r3, #0
 80013a8:	d100      	bne.n	80013ac <HAL_GPIO_EXTI_Callback+0xc4>
			out_frequency = frequency;
		}
	}
}
 80013aa:	e003      	b.n	80013b4 <HAL_GPIO_EXTI_Callback+0xcc>
			out_frequency = frequency;
 80013ac:	4b0b      	ldr	r3, [pc, #44]	; (80013dc <HAL_GPIO_EXTI_Callback+0xf4>)
 80013ae:	681b      	ldr	r3, [r3, #0]
 80013b0:	4a0d      	ldr	r2, [pc, #52]	; (80013e8 <HAL_GPIO_EXTI_Callback+0x100>)
 80013b2:	6013      	str	r3, [r2, #0]
}
 80013b4:	bf00      	nop
 80013b6:	3708      	adds	r7, #8
 80013b8:	46bd      	mov	sp, r7
 80013ba:	bd80      	pop	{r7, pc}
 80013bc:	f3af 8000 	nop.w
 80013c0:	cccccccd 	.word	0xcccccccd
 80013c4:	3ff4cccc 	.word	0x3ff4cccc
 80013c8:	40020400 	.word	0x40020400
 80013cc:	20000394 	.word	0x20000394
 80013d0:	20000294 	.word	0x20000294
 80013d4:	20000220 	.word	0x20000220
 80013d8:	49742400 	.word	0x49742400
 80013dc:	20000228 	.word	0x20000228
 80013e0:	20000278 	.word	0x20000278
 80013e4:	20000004 	.word	0x20000004
 80013e8:	20000280 	.word	0x20000280

080013ec <HAL_TIM_IC_CaptureCallback>:


int new_duty;
uint32_t encoder_coutner = 0;
int16_t count;
void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim){
 80013ec:	b580      	push	{r7, lr}
 80013ee:	b082      	sub	sp, #8
 80013f0:	af00      	add	r7, sp, #0
 80013f2:	6078      	str	r0, [r7, #4]
	encoder_coutner=__HAL_TIM_GET_COUNTER(htim);
 80013f4:	687b      	ldr	r3, [r7, #4]
 80013f6:	681b      	ldr	r3, [r3, #0]
 80013f8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80013fa:	4a27      	ldr	r2, [pc, #156]	; (8001498 <HAL_TIM_IC_CaptureCallback+0xac>)
 80013fc:	6013      	str	r3, [r2, #0]
	count=((int16_t)encoder_coutner)/4;
 80013fe:	4b26      	ldr	r3, [pc, #152]	; (8001498 <HAL_TIM_IC_CaptureCallback+0xac>)
 8001400:	681b      	ldr	r3, [r3, #0]
 8001402:	b21b      	sxth	r3, r3
 8001404:	2b00      	cmp	r3, #0
 8001406:	da00      	bge.n	800140a <HAL_TIM_IC_CaptureCallback+0x1e>
 8001408:	3303      	adds	r3, #3
 800140a:	109b      	asrs	r3, r3, #2
 800140c:	b21a      	sxth	r2, r3
 800140e:	4b23      	ldr	r3, [pc, #140]	; (800149c <HAL_TIM_IC_CaptureCallback+0xb0>)
 8001410:	801a      	strh	r2, [r3, #0]


	if (count>10){
 8001412:	4b22      	ldr	r3, [pc, #136]	; (800149c <HAL_TIM_IC_CaptureCallback+0xb0>)
 8001414:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001418:	2b0a      	cmp	r3, #10
 800141a:	dd0f      	ble.n	800143c <HAL_TIM_IC_CaptureCallback+0x50>
		count=10;
 800141c:	4b1f      	ldr	r3, [pc, #124]	; (800149c <HAL_TIM_IC_CaptureCallback+0xb0>)
 800141e:	220a      	movs	r2, #10
 8001420:	801a      	strh	r2, [r3, #0]
		encoder_coutner=(uint32_t)(4*count);
 8001422:	4b1e      	ldr	r3, [pc, #120]	; (800149c <HAL_TIM_IC_CaptureCallback+0xb0>)
 8001424:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001428:	009b      	lsls	r3, r3, #2
 800142a:	461a      	mov	r2, r3
 800142c:	4b1a      	ldr	r3, [pc, #104]	; (8001498 <HAL_TIM_IC_CaptureCallback+0xac>)
 800142e:	601a      	str	r2, [r3, #0]
		__HAL_TIM_SET_COUNTER(htim,encoder_coutner);
 8001430:	687b      	ldr	r3, [r7, #4]
 8001432:	681b      	ldr	r3, [r3, #0]
 8001434:	4a18      	ldr	r2, [pc, #96]	; (8001498 <HAL_TIM_IC_CaptureCallback+0xac>)
 8001436:	6812      	ldr	r2, [r2, #0]
 8001438:	625a      	str	r2, [r3, #36]	; 0x24
 800143a:	e015      	b.n	8001468 <HAL_TIM_IC_CaptureCallback+0x7c>
	}else if(count<-10){
 800143c:	4b17      	ldr	r3, [pc, #92]	; (800149c <HAL_TIM_IC_CaptureCallback+0xb0>)
 800143e:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001442:	f113 0f0a 	cmn.w	r3, #10
 8001446:	da0f      	bge.n	8001468 <HAL_TIM_IC_CaptureCallback+0x7c>
		count=-10;
 8001448:	4b14      	ldr	r3, [pc, #80]	; (800149c <HAL_TIM_IC_CaptureCallback+0xb0>)
 800144a:	f64f 72f6 	movw	r2, #65526	; 0xfff6
 800144e:	801a      	strh	r2, [r3, #0]
		encoder_coutner=(0xFFFFFFFF+4*count);
 8001450:	4b12      	ldr	r3, [pc, #72]	; (800149c <HAL_TIM_IC_CaptureCallback+0xb0>)
 8001452:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001456:	009b      	lsls	r3, r3, #2
 8001458:	3b01      	subs	r3, #1
 800145a:	4a0f      	ldr	r2, [pc, #60]	; (8001498 <HAL_TIM_IC_CaptureCallback+0xac>)
 800145c:	6013      	str	r3, [r2, #0]
		__HAL_TIM_SET_COUNTER(htim,encoder_coutner);
 800145e:	687b      	ldr	r3, [r7, #4]
 8001460:	681b      	ldr	r3, [r3, #0]
 8001462:	4a0d      	ldr	r2, [pc, #52]	; (8001498 <HAL_TIM_IC_CaptureCallback+0xac>)
 8001464:	6812      	ldr	r2, [r2, #0]
 8001466:	625a      	str	r2, [r3, #36]	; 0x24

	}

	new_duty = 50+count*5;
 8001468:	4b0c      	ldr	r3, [pc, #48]	; (800149c <HAL_TIM_IC_CaptureCallback+0xb0>)
 800146a:	f9b3 3000 	ldrsh.w	r3, [r3]
 800146e:	461a      	mov	r2, r3
 8001470:	4613      	mov	r3, r2
 8001472:	009b      	lsls	r3, r3, #2
 8001474:	4413      	add	r3, r2
 8001476:	3332      	adds	r3, #50	; 0x32
 8001478:	4a09      	ldr	r2, [pc, #36]	; (80014a0 <HAL_TIM_IC_CaptureCallback+0xb4>)
 800147a:	6013      	str	r3, [r2, #0]
	__HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_1,new_duty);
 800147c:	4b08      	ldr	r3, [pc, #32]	; (80014a0 <HAL_TIM_IC_CaptureCallback+0xb4>)
 800147e:	681a      	ldr	r2, [r3, #0]
 8001480:	4b08      	ldr	r3, [pc, #32]	; (80014a4 <HAL_TIM_IC_CaptureCallback+0xb8>)
 8001482:	681b      	ldr	r3, [r3, #0]
 8001484:	635a      	str	r2, [r3, #52]	; 0x34
	HAL_GPIO_TogglePin(LD2_GPIO_Port, LD2_Pin);
 8001486:	2180      	movs	r1, #128	; 0x80
 8001488:	4807      	ldr	r0, [pc, #28]	; (80014a8 <HAL_TIM_IC_CaptureCallback+0xbc>)
 800148a:	f001 fa3e 	bl	800290a <HAL_GPIO_TogglePin>

}
 800148e:	bf00      	nop
 8001490:	3708      	adds	r7, #8
 8001492:	46bd      	mov	sp, r7
 8001494:	bd80      	pop	{r7, pc}
 8001496:	bf00      	nop
 8001498:	2000020c 	.word	0x2000020c
 800149c:	20000288 	.word	0x20000288
 80014a0:	20000284 	.word	0x20000284
 80014a4:	20000348 	.word	0x20000348
 80014a8:	40020400 	.word	0x40020400

080014ac <HAL_UART_RxCpltCallback>:
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart){
 80014ac:	b580      	push	{r7, lr}
 80014ae:	b088      	sub	sp, #32
 80014b0:	af00      	add	r7, sp, #0
 80014b2:	6078      	str	r0, [r7, #4]
	if(huart->Instance == USART3){
 80014b4:	687b      	ldr	r3, [r7, #4]
 80014b6:	681b      	ldr	r3, [r3, #0]
 80014b8:	4a23      	ldr	r2, [pc, #140]	; (8001548 <HAL_UART_RxCpltCallback+0x9c>)
 80014ba:	4293      	cmp	r3, r2
 80014bc:	d13e      	bne.n	800153c <HAL_UART_RxCpltCallback+0x90>
		HAL_UART_Receive_IT(&huart3, buff, 3);
 80014be:	2203      	movs	r2, #3
 80014c0:	4922      	ldr	r1, [pc, #136]	; (800154c <HAL_UART_RxCpltCallback+0xa0>)
 80014c2:	4823      	ldr	r0, [pc, #140]	; (8001550 <HAL_UART_RxCpltCallback+0xa4>)
 80014c4:	f003 ffb0 	bl	8005428 <HAL_UART_Receive_IT>
		char inx0 =buff[0];
 80014c8:	4b20      	ldr	r3, [pc, #128]	; (800154c <HAL_UART_RxCpltCallback+0xa0>)
 80014ca:	781b      	ldrb	r3, [r3, #0]
 80014cc:	77fb      	strb	r3, [r7, #31]

		switch(inx0){
 80014ce:	7ffb      	ldrb	r3, [r7, #31]
 80014d0:	2b53      	cmp	r3, #83	; 0x53
 80014d2:	d002      	beq.n	80014da <HAL_UART_RxCpltCallback+0x2e>
 80014d4:	2b55      	cmp	r3, #85	; 0x55
 80014d6:	d019      	beq.n	800150c <HAL_UART_RxCpltCallback+0x60>
					U_tmp=val0*10+val1;
					break;
				}
		}
	}
}
 80014d8:	e031      	b.n	800153e <HAL_UART_RxCpltCallback+0x92>
			val0 = (int)(buff[1]-'0');
 80014da:	4b1c      	ldr	r3, [pc, #112]	; (800154c <HAL_UART_RxCpltCallback+0xa0>)
 80014dc:	785b      	ldrb	r3, [r3, #1]
 80014de:	3b30      	subs	r3, #48	; 0x30
 80014e0:	613b      	str	r3, [r7, #16]
			val1 = (int)(buff[2]-'0');
 80014e2:	4b1a      	ldr	r3, [pc, #104]	; (800154c <HAL_UART_RxCpltCallback+0xa0>)
 80014e4:	789b      	ldrb	r3, [r3, #2]
 80014e6:	3b30      	subs	r3, #48	; 0x30
 80014e8:	60fb      	str	r3, [r7, #12]
			new_duty=(val0*10+val1)*100;
 80014ea:	693a      	ldr	r2, [r7, #16]
 80014ec:	4613      	mov	r3, r2
 80014ee:	009b      	lsls	r3, r3, #2
 80014f0:	4413      	add	r3, r2
 80014f2:	005b      	lsls	r3, r3, #1
 80014f4:	461a      	mov	r2, r3
 80014f6:	68fb      	ldr	r3, [r7, #12]
 80014f8:	4413      	add	r3, r2
 80014fa:	2264      	movs	r2, #100	; 0x64
 80014fc:	fb02 f303 	mul.w	r3, r2, r3
 8001500:	60bb      	str	r3, [r7, #8]
			__HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_1,new_duty);
 8001502:	4b14      	ldr	r3, [pc, #80]	; (8001554 <HAL_UART_RxCpltCallback+0xa8>)
 8001504:	681b      	ldr	r3, [r3, #0]
 8001506:	68ba      	ldr	r2, [r7, #8]
 8001508:	635a      	str	r2, [r3, #52]	; 0x34
			break;
 800150a:	e018      	b.n	800153e <HAL_UART_RxCpltCallback+0x92>
					val0 = (int)(buff[1]-'0');
 800150c:	4b0f      	ldr	r3, [pc, #60]	; (800154c <HAL_UART_RxCpltCallback+0xa0>)
 800150e:	785b      	ldrb	r3, [r3, #1]
 8001510:	3b30      	subs	r3, #48	; 0x30
 8001512:	61bb      	str	r3, [r7, #24]
					val1 = (int)(buff[2]-'0');
 8001514:	4b0d      	ldr	r3, [pc, #52]	; (800154c <HAL_UART_RxCpltCallback+0xa0>)
 8001516:	789b      	ldrb	r3, [r3, #2]
 8001518:	3b30      	subs	r3, #48	; 0x30
 800151a:	617b      	str	r3, [r7, #20]
					U_tmp=val0*10+val1;
 800151c:	69ba      	ldr	r2, [r7, #24]
 800151e:	4613      	mov	r3, r2
 8001520:	009b      	lsls	r3, r3, #2
 8001522:	4413      	add	r3, r2
 8001524:	005b      	lsls	r3, r3, #1
 8001526:	461a      	mov	r2, r3
 8001528:	697b      	ldr	r3, [r7, #20]
 800152a:	4413      	add	r3, r2
 800152c:	ee07 3a90 	vmov	s15, r3
 8001530:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001534:	4b08      	ldr	r3, [pc, #32]	; (8001558 <HAL_UART_RxCpltCallback+0xac>)
 8001536:	edc3 7a00 	vstr	s15, [r3]
					break;
 800153a:	e000      	b.n	800153e <HAL_UART_RxCpltCallback+0x92>
	}
 800153c:	bf00      	nop
}
 800153e:	bf00      	nop
 8001540:	3720      	adds	r7, #32
 8001542:	46bd      	mov	sp, r7
 8001544:	bd80      	pop	{r7, pc}
 8001546:	bf00      	nop
 8001548:	40004800 	.word	0x40004800
 800154c:	20000238 	.word	0x20000238
 8001550:	200003e0 	.word	0x200003e0
 8001554:	20000348 	.word	0x20000348
 8001558:	200002a8 	.word	0x200002a8

0800155c <HAL_TIM_PeriodElapsedCallback>:
//      PID  ////////////////////////////////////////////////////////////
////////////////////////////////////////////////////////////////////////
float k_E=20;
float k_I=3;
float k_D = 1000;
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim){
 800155c:	b480      	push	{r7}
 800155e:	b083      	sub	sp, #12
 8001560:	af00      	add	r7, sp, #0
 8001562:	6078      	str	r0, [r7, #4]
	if(htim->Instance==TIM5){
 8001564:	687b      	ldr	r3, [r7, #4]
 8001566:	681b      	ldr	r3, [r3, #0]
 8001568:	4a84      	ldr	r2, [pc, #528]	; (800177c <HAL_TIM_PeriodElapsedCallback+0x220>)
 800156a:	4293      	cmp	r3, r2
 800156c:	f040 8100 	bne.w	8001770 <HAL_TIM_PeriodElapsedCallback+0x214>
		rot_freq=out_frequency;
 8001570:	4b83      	ldr	r3, [pc, #524]	; (8001780 <HAL_TIM_PeriodElapsedCallback+0x224>)
 8001572:	681b      	ldr	r3, [r3, #0]
 8001574:	4a83      	ldr	r2, [pc, #524]	; (8001784 <HAL_TIM_PeriodElapsedCallback+0x228>)
 8001576:	6013      	str	r3, [r2, #0]
		total_time+=1/((float)sampling_freq);
 8001578:	4b83      	ldr	r3, [pc, #524]	; (8001788 <HAL_TIM_PeriodElapsedCallback+0x22c>)
 800157a:	681b      	ldr	r3, [r3, #0]
 800157c:	ee07 3a90 	vmov	s15, r3
 8001580:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001584:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8001588:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800158c:	4b7f      	ldr	r3, [pc, #508]	; (800178c <HAL_TIM_PeriodElapsedCallback+0x230>)
 800158e:	edd3 7a00 	vldr	s15, [r3]
 8001592:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001596:	4b7d      	ldr	r3, [pc, #500]	; (800178c <HAL_TIM_PeriodElapsedCallback+0x230>)
 8001598:	edc3 7a00 	vstr	s15, [r3]
		Y=rot_freq;
 800159c:	4b79      	ldr	r3, [pc, #484]	; (8001784 <HAL_TIM_PeriodElapsedCallback+0x228>)
 800159e:	681b      	ldr	r3, [r3, #0]
 80015a0:	4a7b      	ldr	r2, [pc, #492]	; (8001790 <HAL_TIM_PeriodElapsedCallback+0x234>)
 80015a2:	6013      	str	r3, [r2, #0]
		U=U_tmp;
 80015a4:	4b7b      	ldr	r3, [pc, #492]	; (8001794 <HAL_TIM_PeriodElapsedCallback+0x238>)
 80015a6:	681b      	ldr	r3, [r3, #0]
 80015a8:	4a7b      	ldr	r2, [pc, #492]	; (8001798 <HAL_TIM_PeriodElapsedCallback+0x23c>)
 80015aa:	6013      	str	r3, [r2, #0]

		E=U-Y;
 80015ac:	4b7a      	ldr	r3, [pc, #488]	; (8001798 <HAL_TIM_PeriodElapsedCallback+0x23c>)
 80015ae:	ed93 7a00 	vldr	s14, [r3]
 80015b2:	4b77      	ldr	r3, [pc, #476]	; (8001790 <HAL_TIM_PeriodElapsedCallback+0x234>)
 80015b4:	edd3 7a00 	vldr	s15, [r3]
 80015b8:	ee77 7a67 	vsub.f32	s15, s14, s15
 80015bc:	4b77      	ldr	r3, [pc, #476]	; (800179c <HAL_TIM_PeriodElapsedCallback+0x240>)
 80015be:	edc3 7a00 	vstr	s15, [r3]

	//I

		I = prev_I+ E+prev_E;
 80015c2:	4b77      	ldr	r3, [pc, #476]	; (80017a0 <HAL_TIM_PeriodElapsedCallback+0x244>)
 80015c4:	ed93 7a00 	vldr	s14, [r3]
 80015c8:	4b74      	ldr	r3, [pc, #464]	; (800179c <HAL_TIM_PeriodElapsedCallback+0x240>)
 80015ca:	edd3 7a00 	vldr	s15, [r3]
 80015ce:	ee37 7a27 	vadd.f32	s14, s14, s15
 80015d2:	4b74      	ldr	r3, [pc, #464]	; (80017a4 <HAL_TIM_PeriodElapsedCallback+0x248>)
 80015d4:	edd3 7a00 	vldr	s15, [r3]
 80015d8:	ee77 7a27 	vadd.f32	s15, s14, s15
 80015dc:	4b72      	ldr	r3, [pc, #456]	; (80017a8 <HAL_TIM_PeriodElapsedCallback+0x24c>)
 80015de:	edc3 7a00 	vstr	s15, [r3]
		Duty_test_I=I*k_I;
 80015e2:	4b71      	ldr	r3, [pc, #452]	; (80017a8 <HAL_TIM_PeriodElapsedCallback+0x24c>)
 80015e4:	ed93 7a00 	vldr	s14, [r3]
 80015e8:	4b70      	ldr	r3, [pc, #448]	; (80017ac <HAL_TIM_PeriodElapsedCallback+0x250>)
 80015ea:	edd3 7a00 	vldr	s15, [r3]
 80015ee:	ee67 7a27 	vmul.f32	s15, s14, s15
 80015f2:	4b6f      	ldr	r3, [pc, #444]	; (80017b0 <HAL_TIM_PeriodElapsedCallback+0x254>)
 80015f4:	edc3 7a00 	vstr	s15, [r3]
		if(Duty_test_I<1){Duty_test_I=1;}if(Duty_test_I>MAX_DUTY){Duty_test_I=MAX_DUTY; I=MAX_DUTY/k_I;}
 80015f8:	4b6d      	ldr	r3, [pc, #436]	; (80017b0 <HAL_TIM_PeriodElapsedCallback+0x254>)
 80015fa:	edd3 7a00 	vldr	s15, [r3]
 80015fe:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8001602:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001606:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800160a:	d503      	bpl.n	8001614 <HAL_TIM_PeriodElapsedCallback+0xb8>
 800160c:	4b68      	ldr	r3, [pc, #416]	; (80017b0 <HAL_TIM_PeriodElapsedCallback+0x254>)
 800160e:	f04f 527e 	mov.w	r2, #1065353216	; 0x3f800000
 8001612:	601a      	str	r2, [r3, #0]
 8001614:	4b66      	ldr	r3, [pc, #408]	; (80017b0 <HAL_TIM_PeriodElapsedCallback+0x254>)
 8001616:	edd3 7a00 	vldr	s15, [r3]
 800161a:	ed9f 7a66 	vldr	s14, [pc, #408]	; 80017b4 <HAL_TIM_PeriodElapsedCallback+0x258>
 800161e:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001622:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001626:	dd0c      	ble.n	8001642 <HAL_TIM_PeriodElapsedCallback+0xe6>
 8001628:	4b61      	ldr	r3, [pc, #388]	; (80017b0 <HAL_TIM_PeriodElapsedCallback+0x254>)
 800162a:	4a63      	ldr	r2, [pc, #396]	; (80017b8 <HAL_TIM_PeriodElapsedCallback+0x25c>)
 800162c:	601a      	str	r2, [r3, #0]
 800162e:	4b5f      	ldr	r3, [pc, #380]	; (80017ac <HAL_TIM_PeriodElapsedCallback+0x250>)
 8001630:	ed93 7a00 	vldr	s14, [r3]
 8001634:	eddf 6a5f 	vldr	s13, [pc, #380]	; 80017b4 <HAL_TIM_PeriodElapsedCallback+0x258>
 8001638:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800163c:	4b5a      	ldr	r3, [pc, #360]	; (80017a8 <HAL_TIM_PeriodElapsedCallback+0x24c>)
 800163e:	edc3 7a00 	vstr	s15, [r3]


//		P
		Duty_test_P=E*k_E;
 8001642:	4b56      	ldr	r3, [pc, #344]	; (800179c <HAL_TIM_PeriodElapsedCallback+0x240>)
 8001644:	ed93 7a00 	vldr	s14, [r3]
 8001648:	4b5c      	ldr	r3, [pc, #368]	; (80017bc <HAL_TIM_PeriodElapsedCallback+0x260>)
 800164a:	edd3 7a00 	vldr	s15, [r3]
 800164e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001652:	4b5b      	ldr	r3, [pc, #364]	; (80017c0 <HAL_TIM_PeriodElapsedCallback+0x264>)
 8001654:	edc3 7a00 	vstr	s15, [r3]
		if(Duty_test_P<1){Duty_test_P=1;}if(Duty_test_P>MAX_DUTY){Duty_test_P=MAX_DUTY;}
 8001658:	4b59      	ldr	r3, [pc, #356]	; (80017c0 <HAL_TIM_PeriodElapsedCallback+0x264>)
 800165a:	edd3 7a00 	vldr	s15, [r3]
 800165e:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8001662:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001666:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800166a:	d503      	bpl.n	8001674 <HAL_TIM_PeriodElapsedCallback+0x118>
 800166c:	4b54      	ldr	r3, [pc, #336]	; (80017c0 <HAL_TIM_PeriodElapsedCallback+0x264>)
 800166e:	f04f 527e 	mov.w	r2, #1065353216	; 0x3f800000
 8001672:	601a      	str	r2, [r3, #0]
 8001674:	4b52      	ldr	r3, [pc, #328]	; (80017c0 <HAL_TIM_PeriodElapsedCallback+0x264>)
 8001676:	edd3 7a00 	vldr	s15, [r3]
 800167a:	ed9f 7a4e 	vldr	s14, [pc, #312]	; 80017b4 <HAL_TIM_PeriodElapsedCallback+0x258>
 800167e:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001682:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001686:	dd02      	ble.n	800168e <HAL_TIM_PeriodElapsedCallback+0x132>
 8001688:	4b4d      	ldr	r3, [pc, #308]	; (80017c0 <HAL_TIM_PeriodElapsedCallback+0x264>)
 800168a:	4a4b      	ldr	r2, [pc, #300]	; (80017b8 <HAL_TIM_PeriodElapsedCallback+0x25c>)
 800168c:	601a      	str	r2, [r3, #0]


//D
		D = (E-prev_E);
 800168e:	4b43      	ldr	r3, [pc, #268]	; (800179c <HAL_TIM_PeriodElapsedCallback+0x240>)
 8001690:	ed93 7a00 	vldr	s14, [r3]
 8001694:	4b43      	ldr	r3, [pc, #268]	; (80017a4 <HAL_TIM_PeriodElapsedCallback+0x248>)
 8001696:	edd3 7a00 	vldr	s15, [r3]
 800169a:	ee77 7a67 	vsub.f32	s15, s14, s15
 800169e:	4b49      	ldr	r3, [pc, #292]	; (80017c4 <HAL_TIM_PeriodElapsedCallback+0x268>)
 80016a0:	edc3 7a00 	vstr	s15, [r3]
		Duty_test_D=k_D*D;
 80016a4:	4b48      	ldr	r3, [pc, #288]	; (80017c8 <HAL_TIM_PeriodElapsedCallback+0x26c>)
 80016a6:	ed93 7a00 	vldr	s14, [r3]
 80016aa:	4b46      	ldr	r3, [pc, #280]	; (80017c4 <HAL_TIM_PeriodElapsedCallback+0x268>)
 80016ac:	edd3 7a00 	vldr	s15, [r3]
 80016b0:	ee67 7a27 	vmul.f32	s15, s14, s15
 80016b4:	4b45      	ldr	r3, [pc, #276]	; (80017cc <HAL_TIM_PeriodElapsedCallback+0x270>)
 80016b6:	edc3 7a00 	vstr	s15, [r3]
		if(Duty_test_D<-900){Duty_test_D=-900;}if(Duty_test_D>MAX_DUTY){Duty_test_D=MAX_DUTY;}
 80016ba:	4b44      	ldr	r3, [pc, #272]	; (80017cc <HAL_TIM_PeriodElapsedCallback+0x270>)
 80016bc:	edd3 7a00 	vldr	s15, [r3]
 80016c0:	ed9f 7a43 	vldr	s14, [pc, #268]	; 80017d0 <HAL_TIM_PeriodElapsedCallback+0x274>
 80016c4:	eef4 7ac7 	vcmpe.f32	s15, s14
 80016c8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80016cc:	d502      	bpl.n	80016d4 <HAL_TIM_PeriodElapsedCallback+0x178>
 80016ce:	4b3f      	ldr	r3, [pc, #252]	; (80017cc <HAL_TIM_PeriodElapsedCallback+0x270>)
 80016d0:	4a40      	ldr	r2, [pc, #256]	; (80017d4 <HAL_TIM_PeriodElapsedCallback+0x278>)
 80016d2:	601a      	str	r2, [r3, #0]
 80016d4:	4b3d      	ldr	r3, [pc, #244]	; (80017cc <HAL_TIM_PeriodElapsedCallback+0x270>)
 80016d6:	edd3 7a00 	vldr	s15, [r3]
 80016da:	ed9f 7a36 	vldr	s14, [pc, #216]	; 80017b4 <HAL_TIM_PeriodElapsedCallback+0x258>
 80016de:	eef4 7ac7 	vcmpe.f32	s15, s14
 80016e2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80016e6:	dd02      	ble.n	80016ee <HAL_TIM_PeriodElapsedCallback+0x192>
 80016e8:	4b38      	ldr	r3, [pc, #224]	; (80017cc <HAL_TIM_PeriodElapsedCallback+0x270>)
 80016ea:	4a33      	ldr	r2, [pc, #204]	; (80017b8 <HAL_TIM_PeriodElapsedCallback+0x25c>)
 80016ec:	601a      	str	r2, [r3, #0]

		Duty_test=(int)(Duty_test_P+Duty_test_I+Duty_test_D);
 80016ee:	4b34      	ldr	r3, [pc, #208]	; (80017c0 <HAL_TIM_PeriodElapsedCallback+0x264>)
 80016f0:	ed93 7a00 	vldr	s14, [r3]
 80016f4:	4b2e      	ldr	r3, [pc, #184]	; (80017b0 <HAL_TIM_PeriodElapsedCallback+0x254>)
 80016f6:	edd3 7a00 	vldr	s15, [r3]
 80016fa:	ee37 7a27 	vadd.f32	s14, s14, s15
 80016fe:	4b33      	ldr	r3, [pc, #204]	; (80017cc <HAL_TIM_PeriodElapsedCallback+0x270>)
 8001700:	edd3 7a00 	vldr	s15, [r3]
 8001704:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001708:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800170c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001710:	4b31      	ldr	r3, [pc, #196]	; (80017d8 <HAL_TIM_PeriodElapsedCallback+0x27c>)
 8001712:	edc3 7a00 	vstr	s15, [r3]

		prev_E=E;
 8001716:	4b21      	ldr	r3, [pc, #132]	; (800179c <HAL_TIM_PeriodElapsedCallback+0x240>)
 8001718:	681b      	ldr	r3, [r3, #0]
 800171a:	4a22      	ldr	r2, [pc, #136]	; (80017a4 <HAL_TIM_PeriodElapsedCallback+0x248>)
 800171c:	6013      	str	r3, [r2, #0]
		prev_I=I;
 800171e:	4b22      	ldr	r3, [pc, #136]	; (80017a8 <HAL_TIM_PeriodElapsedCallback+0x24c>)
 8001720:	681b      	ldr	r3, [r3, #0]
 8001722:	4a1f      	ldr	r2, [pc, #124]	; (80017a0 <HAL_TIM_PeriodElapsedCallback+0x244>)
 8001724:	6013      	str	r3, [r2, #0]

	if(Duty_test<1){Duty_test=1;}if(Duty_test>MAX_DUTY){Duty_test=MAX_DUTY;}
 8001726:	4b2c      	ldr	r3, [pc, #176]	; (80017d8 <HAL_TIM_PeriodElapsedCallback+0x27c>)
 8001728:	edd3 7a00 	vldr	s15, [r3]
 800172c:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8001730:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001734:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001738:	d503      	bpl.n	8001742 <HAL_TIM_PeriodElapsedCallback+0x1e6>
 800173a:	4b27      	ldr	r3, [pc, #156]	; (80017d8 <HAL_TIM_PeriodElapsedCallback+0x27c>)
 800173c:	f04f 527e 	mov.w	r2, #1065353216	; 0x3f800000
 8001740:	601a      	str	r2, [r3, #0]
 8001742:	4b25      	ldr	r3, [pc, #148]	; (80017d8 <HAL_TIM_PeriodElapsedCallback+0x27c>)
 8001744:	edd3 7a00 	vldr	s15, [r3]
 8001748:	ed9f 7a1a 	vldr	s14, [pc, #104]	; 80017b4 <HAL_TIM_PeriodElapsedCallback+0x258>
 800174c:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001750:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001754:	dd02      	ble.n	800175c <HAL_TIM_PeriodElapsedCallback+0x200>
 8001756:	4b20      	ldr	r3, [pc, #128]	; (80017d8 <HAL_TIM_PeriodElapsedCallback+0x27c>)
 8001758:	4a17      	ldr	r2, [pc, #92]	; (80017b8 <HAL_TIM_PeriodElapsedCallback+0x25c>)
 800175a:	601a      	str	r2, [r3, #0]

	__HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_1,Duty_test);
 800175c:	4b1e      	ldr	r3, [pc, #120]	; (80017d8 <HAL_TIM_PeriodElapsedCallback+0x27c>)
 800175e:	edd3 7a00 	vldr	s15, [r3]
 8001762:	4b1e      	ldr	r3, [pc, #120]	; (80017dc <HAL_TIM_PeriodElapsedCallback+0x280>)
 8001764:	681b      	ldr	r3, [r3, #0]
 8001766:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800176a:	ee17 2a90 	vmov	r2, s15
 800176e:	635a      	str	r2, [r3, #52]	; 0x34
	}
//	printf("%f %f\n\r",total_time,rot_freq);
}
 8001770:	bf00      	nop
 8001772:	370c      	adds	r7, #12
 8001774:	46bd      	mov	sp, r7
 8001776:	f85d 7b04 	ldr.w	r7, [sp], #4
 800177a:	4770      	bx	lr
 800177c:	40000c00 	.word	0x40000c00
 8001780:	20000280 	.word	0x20000280
 8001784:	20000224 	.word	0x20000224
 8001788:	20000000 	.word	0x20000000
 800178c:	2000022c 	.word	0x2000022c
 8001790:	2000027c 	.word	0x2000027c
 8001794:	200002a8 	.word	0x200002a8
 8001798:	200002a4 	.word	0x200002a4
 800179c:	2000029c 	.word	0x2000029c
 80017a0:	20000234 	.word	0x20000234
 80017a4:	20000290 	.word	0x20000290
 80017a8:	200002a0 	.word	0x200002a0
 80017ac:	2000000c 	.word	0x2000000c
 80017b0:	20000230 	.word	0x20000230
 80017b4:	461ab000 	.word	0x461ab000
 80017b8:	461ab000 	.word	0x461ab000
 80017bc:	20000008 	.word	0x20000008
 80017c0:	2000028c 	.word	0x2000028c
 80017c4:	2000021c 	.word	0x2000021c
 80017c8:	20000010 	.word	0x20000010
 80017cc:	20000298 	.word	0x20000298
 80017d0:	c4610000 	.word	0xc4610000
 80017d4:	c4610000 	.word	0xc4610000
 80017d8:	200002ac 	.word	0x200002ac
 80017dc:	20000348 	.word	0x20000348

080017e0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80017e0:	b480      	push	{r7}
 80017e2:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80017e4:	b672      	cpsid	i
}
 80017e6:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1)
 80017e8:	e7fe      	b.n	80017e8 <Error_Handler+0x8>
	...

080017ec <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80017ec:	b480      	push	{r7}
 80017ee:	b083      	sub	sp, #12
 80017f0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_PWR_CLK_ENABLE();
 80017f2:	4b0f      	ldr	r3, [pc, #60]	; (8001830 <HAL_MspInit+0x44>)
 80017f4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80017f6:	4a0e      	ldr	r2, [pc, #56]	; (8001830 <HAL_MspInit+0x44>)
 80017f8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80017fc:	6413      	str	r3, [r2, #64]	; 0x40
 80017fe:	4b0c      	ldr	r3, [pc, #48]	; (8001830 <HAL_MspInit+0x44>)
 8001800:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001802:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001806:	607b      	str	r3, [r7, #4]
 8001808:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800180a:	4b09      	ldr	r3, [pc, #36]	; (8001830 <HAL_MspInit+0x44>)
 800180c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800180e:	4a08      	ldr	r2, [pc, #32]	; (8001830 <HAL_MspInit+0x44>)
 8001810:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001814:	6453      	str	r3, [r2, #68]	; 0x44
 8001816:	4b06      	ldr	r3, [pc, #24]	; (8001830 <HAL_MspInit+0x44>)
 8001818:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800181a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800181e:	603b      	str	r3, [r7, #0]
 8001820:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001822:	bf00      	nop
 8001824:	370c      	adds	r7, #12
 8001826:	46bd      	mov	sp, r7
 8001828:	f85d 7b04 	ldr.w	r7, [sp], #4
 800182c:	4770      	bx	lr
 800182e:	bf00      	nop
 8001830:	40023800 	.word	0x40023800

08001834 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001834:	b480      	push	{r7}
 8001836:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001838:	e7fe      	b.n	8001838 <NMI_Handler+0x4>

0800183a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800183a:	b480      	push	{r7}
 800183c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800183e:	e7fe      	b.n	800183e <HardFault_Handler+0x4>

08001840 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001840:	b480      	push	{r7}
 8001842:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001844:	e7fe      	b.n	8001844 <MemManage_Handler+0x4>

08001846 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001846:	b480      	push	{r7}
 8001848:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800184a:	e7fe      	b.n	800184a <BusFault_Handler+0x4>

0800184c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800184c:	b480      	push	{r7}
 800184e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001850:	e7fe      	b.n	8001850 <UsageFault_Handler+0x4>

08001852 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001852:	b480      	push	{r7}
 8001854:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001856:	bf00      	nop
 8001858:	46bd      	mov	sp, r7
 800185a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800185e:	4770      	bx	lr

08001860 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001860:	b480      	push	{r7}
 8001862:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001864:	bf00      	nop
 8001866:	46bd      	mov	sp, r7
 8001868:	f85d 7b04 	ldr.w	r7, [sp], #4
 800186c:	4770      	bx	lr

0800186e <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800186e:	b480      	push	{r7}
 8001870:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001872:	bf00      	nop
 8001874:	46bd      	mov	sp, r7
 8001876:	f85d 7b04 	ldr.w	r7, [sp], #4
 800187a:	4770      	bx	lr

0800187c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800187c:	b580      	push	{r7, lr}
 800187e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001880:	f000 fca6 	bl	80021d0 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001884:	bf00      	nop
 8001886:	bd80      	pop	{r7, pc}

08001888 <EXTI0_IRQHandler>:

/**
  * @brief This function handles EXTI line0 interrupt.
  */
void EXTI0_IRQHandler(void)
{
 8001888:	b580      	push	{r7, lr}
 800188a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI0_IRQn 0 */

  /* USER CODE END EXTI0_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_0);
 800188c:	2001      	movs	r0, #1
 800188e:	f001 f857 	bl	8002940 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI0_IRQn 1 */

  /* USER CODE END EXTI0_IRQn 1 */
}
 8001892:	bf00      	nop
 8001894:	bd80      	pop	{r7, pc}
	...

08001898 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 8001898:	b580      	push	{r7, lr}
 800189a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 800189c:	4802      	ldr	r0, [pc, #8]	; (80018a8 <TIM3_IRQHandler+0x10>)
 800189e:	f002 fdef 	bl	8004480 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 80018a2:	bf00      	nop
 80018a4:	bd80      	pop	{r7, pc}
 80018a6:	bf00      	nop
 80018a8:	20000348 	.word	0x20000348

080018ac <TIM4_IRQHandler>:

/**
  * @brief This function handles TIM4 global interrupt.
  */
void TIM4_IRQHandler(void)
{
 80018ac:	b580      	push	{r7, lr}
 80018ae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM4_IRQn 0 */

  /* USER CODE END TIM4_IRQn 0 */
  HAL_TIM_IRQHandler(&htim4);
 80018b0:	4802      	ldr	r0, [pc, #8]	; (80018bc <TIM4_IRQHandler+0x10>)
 80018b2:	f002 fde5 	bl	8004480 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM4_IRQn 1 */

  /* USER CODE END TIM4_IRQn 1 */
}
 80018b6:	bf00      	nop
 80018b8:	bd80      	pop	{r7, pc}
 80018ba:	bf00      	nop
 80018bc:	200002b0 	.word	0x200002b0

080018c0 <USART3_IRQHandler>:

/**
  * @brief This function handles USART3 global interrupt.
  */
void USART3_IRQHandler(void)
{
 80018c0:	b580      	push	{r7, lr}
 80018c2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_IRQn 0 */

  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 80018c4:	4802      	ldr	r0, [pc, #8]	; (80018d0 <USART3_IRQHandler+0x10>)
 80018c6:	f003 fdfd 	bl	80054c4 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART3_IRQn 1 */

  /* USER CODE END USART3_IRQn 1 */
}
 80018ca:	bf00      	nop
 80018cc:	bd80      	pop	{r7, pc}
 80018ce:	bf00      	nop
 80018d0:	200003e0 	.word	0x200003e0

080018d4 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 80018d4:	b580      	push	{r7, lr}
 80018d6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_13);
 80018d8:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 80018dc:	f001 f830 	bl	8002940 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 80018e0:	bf00      	nop
 80018e2:	bd80      	pop	{r7, pc}

080018e4 <TIM5_IRQHandler>:

/**
  * @brief This function handles TIM5 global interrupt.
  */
void TIM5_IRQHandler(void)
{
 80018e4:	b580      	push	{r7, lr}
 80018e6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM5_IRQn 0 */

  /* USER CODE END TIM5_IRQn 0 */
  HAL_TIM_IRQHandler(&htim5);
 80018e8:	4802      	ldr	r0, [pc, #8]	; (80018f4 <TIM5_IRQHandler+0x10>)
 80018ea:	f002 fdc9 	bl	8004480 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM5_IRQn 1 */

  /* USER CODE END TIM5_IRQn 1 */
}
 80018ee:	bf00      	nop
 80018f0:	bd80      	pop	{r7, pc}
 80018f2:	bf00      	nop
 80018f4:	200002fc 	.word	0x200002fc

080018f8 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80018f8:	b480      	push	{r7}
 80018fa:	af00      	add	r7, sp, #0
	return 1;
 80018fc:	2301      	movs	r3, #1
}
 80018fe:	4618      	mov	r0, r3
 8001900:	46bd      	mov	sp, r7
 8001902:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001906:	4770      	bx	lr

08001908 <_kill>:

int _kill(int pid, int sig)
{
 8001908:	b580      	push	{r7, lr}
 800190a:	b082      	sub	sp, #8
 800190c:	af00      	add	r7, sp, #0
 800190e:	6078      	str	r0, [r7, #4]
 8001910:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 8001912:	f005 fab5 	bl	8006e80 <__errno>
 8001916:	4603      	mov	r3, r0
 8001918:	2216      	movs	r2, #22
 800191a:	601a      	str	r2, [r3, #0]
	return -1;
 800191c:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001920:	4618      	mov	r0, r3
 8001922:	3708      	adds	r7, #8
 8001924:	46bd      	mov	sp, r7
 8001926:	bd80      	pop	{r7, pc}

08001928 <_exit>:

void _exit (int status)
{
 8001928:	b580      	push	{r7, lr}
 800192a:	b082      	sub	sp, #8
 800192c:	af00      	add	r7, sp, #0
 800192e:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 8001930:	f04f 31ff 	mov.w	r1, #4294967295
 8001934:	6878      	ldr	r0, [r7, #4]
 8001936:	f7ff ffe7 	bl	8001908 <_kill>
	while (1) {}		/* Make sure we hang here */
 800193a:	e7fe      	b.n	800193a <_exit+0x12>

0800193c <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 800193c:	b580      	push	{r7, lr}
 800193e:	b086      	sub	sp, #24
 8001940:	af00      	add	r7, sp, #0
 8001942:	60f8      	str	r0, [r7, #12]
 8001944:	60b9      	str	r1, [r7, #8]
 8001946:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001948:	2300      	movs	r3, #0
 800194a:	617b      	str	r3, [r7, #20]
 800194c:	e00a      	b.n	8001964 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 800194e:	f3af 8000 	nop.w
 8001952:	4601      	mov	r1, r0
 8001954:	68bb      	ldr	r3, [r7, #8]
 8001956:	1c5a      	adds	r2, r3, #1
 8001958:	60ba      	str	r2, [r7, #8]
 800195a:	b2ca      	uxtb	r2, r1
 800195c:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800195e:	697b      	ldr	r3, [r7, #20]
 8001960:	3301      	adds	r3, #1
 8001962:	617b      	str	r3, [r7, #20]
 8001964:	697a      	ldr	r2, [r7, #20]
 8001966:	687b      	ldr	r3, [r7, #4]
 8001968:	429a      	cmp	r2, r3
 800196a:	dbf0      	blt.n	800194e <_read+0x12>
	}

return len;
 800196c:	687b      	ldr	r3, [r7, #4]
}
 800196e:	4618      	mov	r0, r3
 8001970:	3718      	adds	r7, #24
 8001972:	46bd      	mov	sp, r7
 8001974:	bd80      	pop	{r7, pc}

08001976 <_close>:
	}
	return len;
}

int _close(int file)
{
 8001976:	b480      	push	{r7}
 8001978:	b083      	sub	sp, #12
 800197a:	af00      	add	r7, sp, #0
 800197c:	6078      	str	r0, [r7, #4]
	return -1;
 800197e:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001982:	4618      	mov	r0, r3
 8001984:	370c      	adds	r7, #12
 8001986:	46bd      	mov	sp, r7
 8001988:	f85d 7b04 	ldr.w	r7, [sp], #4
 800198c:	4770      	bx	lr

0800198e <_fstat>:


int _fstat(int file, struct stat *st)
{
 800198e:	b480      	push	{r7}
 8001990:	b083      	sub	sp, #12
 8001992:	af00      	add	r7, sp, #0
 8001994:	6078      	str	r0, [r7, #4]
 8001996:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8001998:	683b      	ldr	r3, [r7, #0]
 800199a:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 800199e:	605a      	str	r2, [r3, #4]
	return 0;
 80019a0:	2300      	movs	r3, #0
}
 80019a2:	4618      	mov	r0, r3
 80019a4:	370c      	adds	r7, #12
 80019a6:	46bd      	mov	sp, r7
 80019a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019ac:	4770      	bx	lr

080019ae <_isatty>:

int _isatty(int file)
{
 80019ae:	b480      	push	{r7}
 80019b0:	b083      	sub	sp, #12
 80019b2:	af00      	add	r7, sp, #0
 80019b4:	6078      	str	r0, [r7, #4]
	return 1;
 80019b6:	2301      	movs	r3, #1
}
 80019b8:	4618      	mov	r0, r3
 80019ba:	370c      	adds	r7, #12
 80019bc:	46bd      	mov	sp, r7
 80019be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019c2:	4770      	bx	lr

080019c4 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80019c4:	b480      	push	{r7}
 80019c6:	b085      	sub	sp, #20
 80019c8:	af00      	add	r7, sp, #0
 80019ca:	60f8      	str	r0, [r7, #12]
 80019cc:	60b9      	str	r1, [r7, #8]
 80019ce:	607a      	str	r2, [r7, #4]
	return 0;
 80019d0:	2300      	movs	r3, #0
}
 80019d2:	4618      	mov	r0, r3
 80019d4:	3714      	adds	r7, #20
 80019d6:	46bd      	mov	sp, r7
 80019d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019dc:	4770      	bx	lr
	...

080019e0 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80019e0:	b580      	push	{r7, lr}
 80019e2:	b086      	sub	sp, #24
 80019e4:	af00      	add	r7, sp, #0
 80019e6:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80019e8:	4a14      	ldr	r2, [pc, #80]	; (8001a3c <_sbrk+0x5c>)
 80019ea:	4b15      	ldr	r3, [pc, #84]	; (8001a40 <_sbrk+0x60>)
 80019ec:	1ad3      	subs	r3, r2, r3
 80019ee:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80019f0:	697b      	ldr	r3, [r7, #20]
 80019f2:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80019f4:	4b13      	ldr	r3, [pc, #76]	; (8001a44 <_sbrk+0x64>)
 80019f6:	681b      	ldr	r3, [r3, #0]
 80019f8:	2b00      	cmp	r3, #0
 80019fa:	d102      	bne.n	8001a02 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80019fc:	4b11      	ldr	r3, [pc, #68]	; (8001a44 <_sbrk+0x64>)
 80019fe:	4a12      	ldr	r2, [pc, #72]	; (8001a48 <_sbrk+0x68>)
 8001a00:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001a02:	4b10      	ldr	r3, [pc, #64]	; (8001a44 <_sbrk+0x64>)
 8001a04:	681a      	ldr	r2, [r3, #0]
 8001a06:	687b      	ldr	r3, [r7, #4]
 8001a08:	4413      	add	r3, r2
 8001a0a:	693a      	ldr	r2, [r7, #16]
 8001a0c:	429a      	cmp	r2, r3
 8001a0e:	d207      	bcs.n	8001a20 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001a10:	f005 fa36 	bl	8006e80 <__errno>
 8001a14:	4603      	mov	r3, r0
 8001a16:	220c      	movs	r2, #12
 8001a18:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001a1a:	f04f 33ff 	mov.w	r3, #4294967295
 8001a1e:	e009      	b.n	8001a34 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001a20:	4b08      	ldr	r3, [pc, #32]	; (8001a44 <_sbrk+0x64>)
 8001a22:	681b      	ldr	r3, [r3, #0]
 8001a24:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001a26:	4b07      	ldr	r3, [pc, #28]	; (8001a44 <_sbrk+0x64>)
 8001a28:	681a      	ldr	r2, [r3, #0]
 8001a2a:	687b      	ldr	r3, [r7, #4]
 8001a2c:	4413      	add	r3, r2
 8001a2e:	4a05      	ldr	r2, [pc, #20]	; (8001a44 <_sbrk+0x64>)
 8001a30:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001a32:	68fb      	ldr	r3, [r7, #12]
}
 8001a34:	4618      	mov	r0, r3
 8001a36:	3718      	adds	r7, #24
 8001a38:	46bd      	mov	sp, r7
 8001a3a:	bd80      	pop	{r7, pc}
 8001a3c:	20040000 	.word	0x20040000
 8001a40:	00000400 	.word	0x00000400
 8001a44:	20000210 	.word	0x20000210
 8001a48:	20000880 	.word	0x20000880

08001a4c <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001a4c:	b480      	push	{r7}
 8001a4e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001a50:	4b06      	ldr	r3, [pc, #24]	; (8001a6c <SystemInit+0x20>)
 8001a52:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001a56:	4a05      	ldr	r2, [pc, #20]	; (8001a6c <SystemInit+0x20>)
 8001a58:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001a5c:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001a60:	bf00      	nop
 8001a62:	46bd      	mov	sp, r7
 8001a64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a68:	4770      	bx	lr
 8001a6a:	bf00      	nop
 8001a6c:	e000ed00 	.word	0xe000ed00

08001a70 <MX_TIM2_Init>:
TIM_HandleTypeDef htim4;
TIM_HandleTypeDef htim5;

/* TIM2 init function */
void MX_TIM2_Init(void)
{
 8001a70:	b580      	push	{r7, lr}
 8001a72:	b088      	sub	sp, #32
 8001a74:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001a76:	f107 0310 	add.w	r3, r7, #16
 8001a7a:	2200      	movs	r2, #0
 8001a7c:	601a      	str	r2, [r3, #0]
 8001a7e:	605a      	str	r2, [r3, #4]
 8001a80:	609a      	str	r2, [r3, #8]
 8001a82:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001a84:	1d3b      	adds	r3, r7, #4
 8001a86:	2200      	movs	r2, #0
 8001a88:	601a      	str	r2, [r3, #0]
 8001a8a:	605a      	str	r2, [r3, #4]
 8001a8c:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8001a8e:	4b1e      	ldr	r3, [pc, #120]	; (8001b08 <MX_TIM2_Init+0x98>)
 8001a90:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8001a94:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 108;
 8001a96:	4b1c      	ldr	r3, [pc, #112]	; (8001b08 <MX_TIM2_Init+0x98>)
 8001a98:	226c      	movs	r2, #108	; 0x6c
 8001a9a:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001a9c:	4b1a      	ldr	r3, [pc, #104]	; (8001b08 <MX_TIM2_Init+0x98>)
 8001a9e:	2200      	movs	r2, #0
 8001aa0:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 4294967295;
 8001aa2:	4b19      	ldr	r3, [pc, #100]	; (8001b08 <MX_TIM2_Init+0x98>)
 8001aa4:	f04f 32ff 	mov.w	r2, #4294967295
 8001aa8:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001aaa:	4b17      	ldr	r3, [pc, #92]	; (8001b08 <MX_TIM2_Init+0x98>)
 8001aac:	2200      	movs	r2, #0
 8001aae:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001ab0:	4b15      	ldr	r3, [pc, #84]	; (8001b08 <MX_TIM2_Init+0x98>)
 8001ab2:	2200      	movs	r2, #0
 8001ab4:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8001ab6:	4814      	ldr	r0, [pc, #80]	; (8001b08 <MX_TIM2_Init+0x98>)
 8001ab8:	f002 f8f2 	bl	8003ca0 <HAL_TIM_Base_Init>
 8001abc:	4603      	mov	r3, r0
 8001abe:	2b00      	cmp	r3, #0
 8001ac0:	d001      	beq.n	8001ac6 <MX_TIM2_Init+0x56>
  {
    Error_Handler();
 8001ac2:	f7ff fe8d 	bl	80017e0 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001ac6:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001aca:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8001acc:	f107 0310 	add.w	r3, r7, #16
 8001ad0:	4619      	mov	r1, r3
 8001ad2:	480d      	ldr	r0, [pc, #52]	; (8001b08 <MX_TIM2_Init+0x98>)
 8001ad4:	f002 ff08 	bl	80048e8 <HAL_TIM_ConfigClockSource>
 8001ad8:	4603      	mov	r3, r0
 8001ada:	2b00      	cmp	r3, #0
 8001adc:	d001      	beq.n	8001ae2 <MX_TIM2_Init+0x72>
  {
    Error_Handler();
 8001ade:	f7ff fe7f 	bl	80017e0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001ae2:	2300      	movs	r3, #0
 8001ae4:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001ae6:	2300      	movs	r3, #0
 8001ae8:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001aea:	1d3b      	adds	r3, r7, #4
 8001aec:	4619      	mov	r1, r3
 8001aee:	4806      	ldr	r0, [pc, #24]	; (8001b08 <MX_TIM2_Init+0x98>)
 8001af0:	f003 fba0 	bl	8005234 <HAL_TIMEx_MasterConfigSynchronization>
 8001af4:	4603      	mov	r3, r0
 8001af6:	2b00      	cmp	r3, #0
 8001af8:	d001      	beq.n	8001afe <MX_TIM2_Init+0x8e>
  {
    Error_Handler();
 8001afa:	f7ff fe71 	bl	80017e0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8001afe:	bf00      	nop
 8001b00:	3720      	adds	r7, #32
 8001b02:	46bd      	mov	sp, r7
 8001b04:	bd80      	pop	{r7, pc}
 8001b06:	bf00      	nop
 8001b08:	20000394 	.word	0x20000394

08001b0c <MX_TIM3_Init>:
/* TIM3 init function */
void MX_TIM3_Init(void)
{
 8001b0c:	b580      	push	{r7, lr}
 8001b0e:	b08e      	sub	sp, #56	; 0x38
 8001b10:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001b12:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001b16:	2200      	movs	r2, #0
 8001b18:	601a      	str	r2, [r3, #0]
 8001b1a:	605a      	str	r2, [r3, #4]
 8001b1c:	609a      	str	r2, [r3, #8]
 8001b1e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001b20:	f107 031c 	add.w	r3, r7, #28
 8001b24:	2200      	movs	r2, #0
 8001b26:	601a      	str	r2, [r3, #0]
 8001b28:	605a      	str	r2, [r3, #4]
 8001b2a:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001b2c:	463b      	mov	r3, r7
 8001b2e:	2200      	movs	r2, #0
 8001b30:	601a      	str	r2, [r3, #0]
 8001b32:	605a      	str	r2, [r3, #4]
 8001b34:	609a      	str	r2, [r3, #8]
 8001b36:	60da      	str	r2, [r3, #12]
 8001b38:	611a      	str	r2, [r3, #16]
 8001b3a:	615a      	str	r2, [r3, #20]
 8001b3c:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8001b3e:	4b2d      	ldr	r3, [pc, #180]	; (8001bf4 <MX_TIM3_Init+0xe8>)
 8001b40:	4a2d      	ldr	r2, [pc, #180]	; (8001bf8 <MX_TIM3_Init+0xec>)
 8001b42:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 1;
 8001b44:	4b2b      	ldr	r3, [pc, #172]	; (8001bf4 <MX_TIM3_Init+0xe8>)
 8001b46:	2201      	movs	r2, #1
 8001b48:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001b4a:	4b2a      	ldr	r3, [pc, #168]	; (8001bf4 <MX_TIM3_Init+0xe8>)
 8001b4c:	2200      	movs	r2, #0
 8001b4e:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 10000;
 8001b50:	4b28      	ldr	r3, [pc, #160]	; (8001bf4 <MX_TIM3_Init+0xe8>)
 8001b52:	f242 7210 	movw	r2, #10000	; 0x2710
 8001b56:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001b58:	4b26      	ldr	r3, [pc, #152]	; (8001bf4 <MX_TIM3_Init+0xe8>)
 8001b5a:	2200      	movs	r2, #0
 8001b5c:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001b5e:	4b25      	ldr	r3, [pc, #148]	; (8001bf4 <MX_TIM3_Init+0xe8>)
 8001b60:	2200      	movs	r2, #0
 8001b62:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8001b64:	4823      	ldr	r0, [pc, #140]	; (8001bf4 <MX_TIM3_Init+0xe8>)
 8001b66:	f002 f89b 	bl	8003ca0 <HAL_TIM_Base_Init>
 8001b6a:	4603      	mov	r3, r0
 8001b6c:	2b00      	cmp	r3, #0
 8001b6e:	d001      	beq.n	8001b74 <MX_TIM3_Init+0x68>
  {
    Error_Handler();
 8001b70:	f7ff fe36 	bl	80017e0 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001b74:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001b78:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8001b7a:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001b7e:	4619      	mov	r1, r3
 8001b80:	481c      	ldr	r0, [pc, #112]	; (8001bf4 <MX_TIM3_Init+0xe8>)
 8001b82:	f002 feb1 	bl	80048e8 <HAL_TIM_ConfigClockSource>
 8001b86:	4603      	mov	r3, r0
 8001b88:	2b00      	cmp	r3, #0
 8001b8a:	d001      	beq.n	8001b90 <MX_TIM3_Init+0x84>
  {
    Error_Handler();
 8001b8c:	f7ff fe28 	bl	80017e0 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 8001b90:	4818      	ldr	r0, [pc, #96]	; (8001bf4 <MX_TIM3_Init+0xe8>)
 8001b92:	f002 f9c5 	bl	8003f20 <HAL_TIM_PWM_Init>
 8001b96:	4603      	mov	r3, r0
 8001b98:	2b00      	cmp	r3, #0
 8001b9a:	d001      	beq.n	8001ba0 <MX_TIM3_Init+0x94>
  {
    Error_Handler();
 8001b9c:	f7ff fe20 	bl	80017e0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001ba0:	2300      	movs	r3, #0
 8001ba2:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001ba4:	2300      	movs	r3, #0
 8001ba6:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8001ba8:	f107 031c 	add.w	r3, r7, #28
 8001bac:	4619      	mov	r1, r3
 8001bae:	4811      	ldr	r0, [pc, #68]	; (8001bf4 <MX_TIM3_Init+0xe8>)
 8001bb0:	f003 fb40 	bl	8005234 <HAL_TIMEx_MasterConfigSynchronization>
 8001bb4:	4603      	mov	r3, r0
 8001bb6:	2b00      	cmp	r3, #0
 8001bb8:	d001      	beq.n	8001bbe <MX_TIM3_Init+0xb2>
  {
    Error_Handler();
 8001bba:	f7ff fe11 	bl	80017e0 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001bbe:	2360      	movs	r3, #96	; 0x60
 8001bc0:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 8001bc2:	2300      	movs	r3, #0
 8001bc4:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001bc6:	2300      	movs	r3, #0
 8001bc8:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001bca:	2300      	movs	r3, #0
 8001bcc:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001bce:	463b      	mov	r3, r7
 8001bd0:	2200      	movs	r2, #0
 8001bd2:	4619      	mov	r1, r3
 8001bd4:	4807      	ldr	r0, [pc, #28]	; (8001bf4 <MX_TIM3_Init+0xe8>)
 8001bd6:	f002 fd73 	bl	80046c0 <HAL_TIM_PWM_ConfigChannel>
 8001bda:	4603      	mov	r3, r0
 8001bdc:	2b00      	cmp	r3, #0
 8001bde:	d001      	beq.n	8001be4 <MX_TIM3_Init+0xd8>
  {
    Error_Handler();
 8001be0:	f7ff fdfe 	bl	80017e0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 8001be4:	4803      	ldr	r0, [pc, #12]	; (8001bf4 <MX_TIM3_Init+0xe8>)
 8001be6:	f000 f94f 	bl	8001e88 <HAL_TIM_MspPostInit>

}
 8001bea:	bf00      	nop
 8001bec:	3738      	adds	r7, #56	; 0x38
 8001bee:	46bd      	mov	sp, r7
 8001bf0:	bd80      	pop	{r7, pc}
 8001bf2:	bf00      	nop
 8001bf4:	20000348 	.word	0x20000348
 8001bf8:	40000400 	.word	0x40000400

08001bfc <MX_TIM4_Init>:
/* TIM4 init function */
void MX_TIM4_Init(void)
{
 8001bfc:	b580      	push	{r7, lr}
 8001bfe:	b08c      	sub	sp, #48	; 0x30
 8001c00:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8001c02:	f107 030c 	add.w	r3, r7, #12
 8001c06:	2224      	movs	r2, #36	; 0x24
 8001c08:	2100      	movs	r1, #0
 8001c0a:	4618      	mov	r0, r3
 8001c0c:	f005 f962 	bl	8006ed4 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001c10:	463b      	mov	r3, r7
 8001c12:	2200      	movs	r2, #0
 8001c14:	601a      	str	r2, [r3, #0]
 8001c16:	605a      	str	r2, [r3, #4]
 8001c18:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 8001c1a:	4b21      	ldr	r3, [pc, #132]	; (8001ca0 <MX_TIM4_Init+0xa4>)
 8001c1c:	4a21      	ldr	r2, [pc, #132]	; (8001ca4 <MX_TIM4_Init+0xa8>)
 8001c1e:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 0;
 8001c20:	4b1f      	ldr	r3, [pc, #124]	; (8001ca0 <MX_TIM4_Init+0xa4>)
 8001c22:	2200      	movs	r2, #0
 8001c24:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001c26:	4b1e      	ldr	r3, [pc, #120]	; (8001ca0 <MX_TIM4_Init+0xa4>)
 8001c28:	2200      	movs	r2, #0
 8001c2a:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 65535;
 8001c2c:	4b1c      	ldr	r3, [pc, #112]	; (8001ca0 <MX_TIM4_Init+0xa4>)
 8001c2e:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8001c32:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001c34:	4b1a      	ldr	r3, [pc, #104]	; (8001ca0 <MX_TIM4_Init+0xa4>)
 8001c36:	2200      	movs	r2, #0
 8001c38:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001c3a:	4b19      	ldr	r3, [pc, #100]	; (8001ca0 <MX_TIM4_Init+0xa4>)
 8001c3c:	2200      	movs	r2, #0
 8001c3e:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 8001c40:	2303      	movs	r3, #3
 8001c42:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_FALLING;
 8001c44:	2302      	movs	r3, #2
 8001c46:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8001c48:	2301      	movs	r3, #1
 8001c4a:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8001c4c:	2300      	movs	r3, #0
 8001c4e:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 8001c50:	2300      	movs	r3, #0
 8001c52:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8001c54:	2300      	movs	r3, #0
 8001c56:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8001c58:	2301      	movs	r3, #1
 8001c5a:	627b      	str	r3, [r7, #36]	; 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8001c5c:	2300      	movs	r3, #0
 8001c5e:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfig.IC2Filter = 0;
 8001c60:	2300      	movs	r3, #0
 8001c62:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIM_Encoder_Init(&htim4, &sConfig) != HAL_OK)
 8001c64:	f107 030c 	add.w	r3, r7, #12
 8001c68:	4619      	mov	r1, r3
 8001c6a:	480d      	ldr	r0, [pc, #52]	; (8001ca0 <MX_TIM4_Init+0xa4>)
 8001c6c:	f002 fab4 	bl	80041d8 <HAL_TIM_Encoder_Init>
 8001c70:	4603      	mov	r3, r0
 8001c72:	2b00      	cmp	r3, #0
 8001c74:	d001      	beq.n	8001c7a <MX_TIM4_Init+0x7e>
  {
    Error_Handler();
 8001c76:	f7ff fdb3 	bl	80017e0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001c7a:	2300      	movs	r3, #0
 8001c7c:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001c7e:	2300      	movs	r3, #0
 8001c80:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8001c82:	463b      	mov	r3, r7
 8001c84:	4619      	mov	r1, r3
 8001c86:	4806      	ldr	r0, [pc, #24]	; (8001ca0 <MX_TIM4_Init+0xa4>)
 8001c88:	f003 fad4 	bl	8005234 <HAL_TIMEx_MasterConfigSynchronization>
 8001c8c:	4603      	mov	r3, r0
 8001c8e:	2b00      	cmp	r3, #0
 8001c90:	d001      	beq.n	8001c96 <MX_TIM4_Init+0x9a>
  {
    Error_Handler();
 8001c92:	f7ff fda5 	bl	80017e0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */

}
 8001c96:	bf00      	nop
 8001c98:	3730      	adds	r7, #48	; 0x30
 8001c9a:	46bd      	mov	sp, r7
 8001c9c:	bd80      	pop	{r7, pc}
 8001c9e:	bf00      	nop
 8001ca0:	200002b0 	.word	0x200002b0
 8001ca4:	40000800 	.word	0x40000800

08001ca8 <MX_TIM5_Init>:
/* TIM5 init function */
void MX_TIM5_Init(void)
{
 8001ca8:	b580      	push	{r7, lr}
 8001caa:	b088      	sub	sp, #32
 8001cac:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM5_Init 0 */

  /* USER CODE END TIM5_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001cae:	f107 0310 	add.w	r3, r7, #16
 8001cb2:	2200      	movs	r2, #0
 8001cb4:	601a      	str	r2, [r3, #0]
 8001cb6:	605a      	str	r2, [r3, #4]
 8001cb8:	609a      	str	r2, [r3, #8]
 8001cba:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001cbc:	1d3b      	adds	r3, r7, #4
 8001cbe:	2200      	movs	r2, #0
 8001cc0:	601a      	str	r2, [r3, #0]
 8001cc2:	605a      	str	r2, [r3, #4]
 8001cc4:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM5_Init 1 */

  /* USER CODE END TIM5_Init 1 */
  htim5.Instance = TIM5;
 8001cc6:	4b1d      	ldr	r3, [pc, #116]	; (8001d3c <MX_TIM5_Init+0x94>)
 8001cc8:	4a1d      	ldr	r2, [pc, #116]	; (8001d40 <MX_TIM5_Init+0x98>)
 8001cca:	601a      	str	r2, [r3, #0]
  htim5.Init.Prescaler = 1000;
 8001ccc:	4b1b      	ldr	r3, [pc, #108]	; (8001d3c <MX_TIM5_Init+0x94>)
 8001cce:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8001cd2:	605a      	str	r2, [r3, #4]
  htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001cd4:	4b19      	ldr	r3, [pc, #100]	; (8001d3c <MX_TIM5_Init+0x94>)
 8001cd6:	2200      	movs	r2, #0
 8001cd8:	609a      	str	r2, [r3, #8]
  htim5.Init.Period = 108000;
 8001cda:	4b18      	ldr	r3, [pc, #96]	; (8001d3c <MX_TIM5_Init+0x94>)
 8001cdc:	4a19      	ldr	r2, [pc, #100]	; (8001d44 <MX_TIM5_Init+0x9c>)
 8001cde:	60da      	str	r2, [r3, #12]
  htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001ce0:	4b16      	ldr	r3, [pc, #88]	; (8001d3c <MX_TIM5_Init+0x94>)
 8001ce2:	2200      	movs	r2, #0
 8001ce4:	611a      	str	r2, [r3, #16]
  htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001ce6:	4b15      	ldr	r3, [pc, #84]	; (8001d3c <MX_TIM5_Init+0x94>)
 8001ce8:	2200      	movs	r2, #0
 8001cea:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim5) != HAL_OK)
 8001cec:	4813      	ldr	r0, [pc, #76]	; (8001d3c <MX_TIM5_Init+0x94>)
 8001cee:	f001 ffd7 	bl	8003ca0 <HAL_TIM_Base_Init>
 8001cf2:	4603      	mov	r3, r0
 8001cf4:	2b00      	cmp	r3, #0
 8001cf6:	d001      	beq.n	8001cfc <MX_TIM5_Init+0x54>
  {
    Error_Handler();
 8001cf8:	f7ff fd72 	bl	80017e0 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001cfc:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001d00:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim5, &sClockSourceConfig) != HAL_OK)
 8001d02:	f107 0310 	add.w	r3, r7, #16
 8001d06:	4619      	mov	r1, r3
 8001d08:	480c      	ldr	r0, [pc, #48]	; (8001d3c <MX_TIM5_Init+0x94>)
 8001d0a:	f002 fded 	bl	80048e8 <HAL_TIM_ConfigClockSource>
 8001d0e:	4603      	mov	r3, r0
 8001d10:	2b00      	cmp	r3, #0
 8001d12:	d001      	beq.n	8001d18 <MX_TIM5_Init+0x70>
  {
    Error_Handler();
 8001d14:	f7ff fd64 	bl	80017e0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001d18:	2300      	movs	r3, #0
 8001d1a:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001d1c:	2300      	movs	r3, #0
 8001d1e:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 8001d20:	1d3b      	adds	r3, r7, #4
 8001d22:	4619      	mov	r1, r3
 8001d24:	4805      	ldr	r0, [pc, #20]	; (8001d3c <MX_TIM5_Init+0x94>)
 8001d26:	f003 fa85 	bl	8005234 <HAL_TIMEx_MasterConfigSynchronization>
 8001d2a:	4603      	mov	r3, r0
 8001d2c:	2b00      	cmp	r3, #0
 8001d2e:	d001      	beq.n	8001d34 <MX_TIM5_Init+0x8c>
  {
    Error_Handler();
 8001d30:	f7ff fd56 	bl	80017e0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM5_Init 2 */

  /* USER CODE END TIM5_Init 2 */

}
 8001d34:	bf00      	nop
 8001d36:	3720      	adds	r7, #32
 8001d38:	46bd      	mov	sp, r7
 8001d3a:	bd80      	pop	{r7, pc}
 8001d3c:	200002fc 	.word	0x200002fc
 8001d40:	40000c00 	.word	0x40000c00
 8001d44:	0001a5e0 	.word	0x0001a5e0

08001d48 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8001d48:	b580      	push	{r7, lr}
 8001d4a:	b086      	sub	sp, #24
 8001d4c:	af00      	add	r7, sp, #0
 8001d4e:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM2)
 8001d50:	687b      	ldr	r3, [r7, #4]
 8001d52:	681b      	ldr	r3, [r3, #0]
 8001d54:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001d58:	d10c      	bne.n	8001d74 <HAL_TIM_Base_MspInit+0x2c>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8001d5a:	4b22      	ldr	r3, [pc, #136]	; (8001de4 <HAL_TIM_Base_MspInit+0x9c>)
 8001d5c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001d5e:	4a21      	ldr	r2, [pc, #132]	; (8001de4 <HAL_TIM_Base_MspInit+0x9c>)
 8001d60:	f043 0301 	orr.w	r3, r3, #1
 8001d64:	6413      	str	r3, [r2, #64]	; 0x40
 8001d66:	4b1f      	ldr	r3, [pc, #124]	; (8001de4 <HAL_TIM_Base_MspInit+0x9c>)
 8001d68:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001d6a:	f003 0301 	and.w	r3, r3, #1
 8001d6e:	617b      	str	r3, [r7, #20]
 8001d70:	697b      	ldr	r3, [r7, #20]
    HAL_NVIC_EnableIRQ(TIM5_IRQn);
  /* USER CODE BEGIN TIM5_MspInit 1 */

  /* USER CODE END TIM5_MspInit 1 */
  }
}
 8001d72:	e032      	b.n	8001dda <HAL_TIM_Base_MspInit+0x92>
  else if(tim_baseHandle->Instance==TIM3)
 8001d74:	687b      	ldr	r3, [r7, #4]
 8001d76:	681b      	ldr	r3, [r3, #0]
 8001d78:	4a1b      	ldr	r2, [pc, #108]	; (8001de8 <HAL_TIM_Base_MspInit+0xa0>)
 8001d7a:	4293      	cmp	r3, r2
 8001d7c:	d114      	bne.n	8001da8 <HAL_TIM_Base_MspInit+0x60>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8001d7e:	4b19      	ldr	r3, [pc, #100]	; (8001de4 <HAL_TIM_Base_MspInit+0x9c>)
 8001d80:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001d82:	4a18      	ldr	r2, [pc, #96]	; (8001de4 <HAL_TIM_Base_MspInit+0x9c>)
 8001d84:	f043 0302 	orr.w	r3, r3, #2
 8001d88:	6413      	str	r3, [r2, #64]	; 0x40
 8001d8a:	4b16      	ldr	r3, [pc, #88]	; (8001de4 <HAL_TIM_Base_MspInit+0x9c>)
 8001d8c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001d8e:	f003 0302 	and.w	r3, r3, #2
 8001d92:	613b      	str	r3, [r7, #16]
 8001d94:	693b      	ldr	r3, [r7, #16]
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 8001d96:	2200      	movs	r2, #0
 8001d98:	2100      	movs	r1, #0
 8001d9a:	201d      	movs	r0, #29
 8001d9c:	f000 fb37 	bl	800240e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8001da0:	201d      	movs	r0, #29
 8001da2:	f000 fb50 	bl	8002446 <HAL_NVIC_EnableIRQ>
}
 8001da6:	e018      	b.n	8001dda <HAL_TIM_Base_MspInit+0x92>
  else if(tim_baseHandle->Instance==TIM5)
 8001da8:	687b      	ldr	r3, [r7, #4]
 8001daa:	681b      	ldr	r3, [r3, #0]
 8001dac:	4a0f      	ldr	r2, [pc, #60]	; (8001dec <HAL_TIM_Base_MspInit+0xa4>)
 8001dae:	4293      	cmp	r3, r2
 8001db0:	d113      	bne.n	8001dda <HAL_TIM_Base_MspInit+0x92>
    __HAL_RCC_TIM5_CLK_ENABLE();
 8001db2:	4b0c      	ldr	r3, [pc, #48]	; (8001de4 <HAL_TIM_Base_MspInit+0x9c>)
 8001db4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001db6:	4a0b      	ldr	r2, [pc, #44]	; (8001de4 <HAL_TIM_Base_MspInit+0x9c>)
 8001db8:	f043 0308 	orr.w	r3, r3, #8
 8001dbc:	6413      	str	r3, [r2, #64]	; 0x40
 8001dbe:	4b09      	ldr	r3, [pc, #36]	; (8001de4 <HAL_TIM_Base_MspInit+0x9c>)
 8001dc0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001dc2:	f003 0308 	and.w	r3, r3, #8
 8001dc6:	60fb      	str	r3, [r7, #12]
 8001dc8:	68fb      	ldr	r3, [r7, #12]
    HAL_NVIC_SetPriority(TIM5_IRQn, 0, 0);
 8001dca:	2200      	movs	r2, #0
 8001dcc:	2100      	movs	r1, #0
 8001dce:	2032      	movs	r0, #50	; 0x32
 8001dd0:	f000 fb1d 	bl	800240e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM5_IRQn);
 8001dd4:	2032      	movs	r0, #50	; 0x32
 8001dd6:	f000 fb36 	bl	8002446 <HAL_NVIC_EnableIRQ>
}
 8001dda:	bf00      	nop
 8001ddc:	3718      	adds	r7, #24
 8001dde:	46bd      	mov	sp, r7
 8001de0:	bd80      	pop	{r7, pc}
 8001de2:	bf00      	nop
 8001de4:	40023800 	.word	0x40023800
 8001de8:	40000400 	.word	0x40000400
 8001dec:	40000c00 	.word	0x40000c00

08001df0 <HAL_TIM_Encoder_MspInit>:

void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* tim_encoderHandle)
{
 8001df0:	b580      	push	{r7, lr}
 8001df2:	b08a      	sub	sp, #40	; 0x28
 8001df4:	af00      	add	r7, sp, #0
 8001df6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001df8:	f107 0314 	add.w	r3, r7, #20
 8001dfc:	2200      	movs	r2, #0
 8001dfe:	601a      	str	r2, [r3, #0]
 8001e00:	605a      	str	r2, [r3, #4]
 8001e02:	609a      	str	r2, [r3, #8]
 8001e04:	60da      	str	r2, [r3, #12]
 8001e06:	611a      	str	r2, [r3, #16]
  if(tim_encoderHandle->Instance==TIM4)
 8001e08:	687b      	ldr	r3, [r7, #4]
 8001e0a:	681b      	ldr	r3, [r3, #0]
 8001e0c:	4a1b      	ldr	r2, [pc, #108]	; (8001e7c <HAL_TIM_Encoder_MspInit+0x8c>)
 8001e0e:	4293      	cmp	r3, r2
 8001e10:	d130      	bne.n	8001e74 <HAL_TIM_Encoder_MspInit+0x84>
  {
  /* USER CODE BEGIN TIM4_MspInit 0 */

  /* USER CODE END TIM4_MspInit 0 */
    /* TIM4 clock enable */
    __HAL_RCC_TIM4_CLK_ENABLE();
 8001e12:	4b1b      	ldr	r3, [pc, #108]	; (8001e80 <HAL_TIM_Encoder_MspInit+0x90>)
 8001e14:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001e16:	4a1a      	ldr	r2, [pc, #104]	; (8001e80 <HAL_TIM_Encoder_MspInit+0x90>)
 8001e18:	f043 0304 	orr.w	r3, r3, #4
 8001e1c:	6413      	str	r3, [r2, #64]	; 0x40
 8001e1e:	4b18      	ldr	r3, [pc, #96]	; (8001e80 <HAL_TIM_Encoder_MspInit+0x90>)
 8001e20:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001e22:	f003 0304 	and.w	r3, r3, #4
 8001e26:	613b      	str	r3, [r7, #16]
 8001e28:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 8001e2a:	4b15      	ldr	r3, [pc, #84]	; (8001e80 <HAL_TIM_Encoder_MspInit+0x90>)
 8001e2c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001e2e:	4a14      	ldr	r2, [pc, #80]	; (8001e80 <HAL_TIM_Encoder_MspInit+0x90>)
 8001e30:	f043 0308 	orr.w	r3, r3, #8
 8001e34:	6313      	str	r3, [r2, #48]	; 0x30
 8001e36:	4b12      	ldr	r3, [pc, #72]	; (8001e80 <HAL_TIM_Encoder_MspInit+0x90>)
 8001e38:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001e3a:	f003 0308 	and.w	r3, r3, #8
 8001e3e:	60fb      	str	r3, [r7, #12]
 8001e40:	68fb      	ldr	r3, [r7, #12]
    /**TIM4 GPIO Configuration
    PD12     ------> TIM4_CH1
    PD13     ------> TIM4_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13;
 8001e42:	f44f 5340 	mov.w	r3, #12288	; 0x3000
 8001e46:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001e48:	2302      	movs	r3, #2
 8001e4a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e4c:	2300      	movs	r3, #0
 8001e4e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001e50:	2300      	movs	r3, #0
 8001e52:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 8001e54:	2302      	movs	r3, #2
 8001e56:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001e58:	f107 0314 	add.w	r3, r7, #20
 8001e5c:	4619      	mov	r1, r3
 8001e5e:	4809      	ldr	r0, [pc, #36]	; (8001e84 <HAL_TIM_Encoder_MspInit+0x94>)
 8001e60:	f000 fb9e 	bl	80025a0 <HAL_GPIO_Init>

    /* TIM4 interrupt Init */
    HAL_NVIC_SetPriority(TIM4_IRQn, 0, 0);
 8001e64:	2200      	movs	r2, #0
 8001e66:	2100      	movs	r1, #0
 8001e68:	201e      	movs	r0, #30
 8001e6a:	f000 fad0 	bl	800240e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM4_IRQn);
 8001e6e:	201e      	movs	r0, #30
 8001e70:	f000 fae9 	bl	8002446 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }
}
 8001e74:	bf00      	nop
 8001e76:	3728      	adds	r7, #40	; 0x28
 8001e78:	46bd      	mov	sp, r7
 8001e7a:	bd80      	pop	{r7, pc}
 8001e7c:	40000800 	.word	0x40000800
 8001e80:	40023800 	.word	0x40023800
 8001e84:	40020c00 	.word	0x40020c00

08001e88 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8001e88:	b580      	push	{r7, lr}
 8001e8a:	b088      	sub	sp, #32
 8001e8c:	af00      	add	r7, sp, #0
 8001e8e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001e90:	f107 030c 	add.w	r3, r7, #12
 8001e94:	2200      	movs	r2, #0
 8001e96:	601a      	str	r2, [r3, #0]
 8001e98:	605a      	str	r2, [r3, #4]
 8001e9a:	609a      	str	r2, [r3, #8]
 8001e9c:	60da      	str	r2, [r3, #12]
 8001e9e:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM3)
 8001ea0:	687b      	ldr	r3, [r7, #4]
 8001ea2:	681b      	ldr	r3, [r3, #0]
 8001ea4:	4a11      	ldr	r2, [pc, #68]	; (8001eec <HAL_TIM_MspPostInit+0x64>)
 8001ea6:	4293      	cmp	r3, r2
 8001ea8:	d11b      	bne.n	8001ee2 <HAL_TIM_MspPostInit+0x5a>
  {
  /* USER CODE BEGIN TIM3_MspPostInit 0 */

  /* USER CODE END TIM3_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001eaa:	4b11      	ldr	r3, [pc, #68]	; (8001ef0 <HAL_TIM_MspPostInit+0x68>)
 8001eac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001eae:	4a10      	ldr	r2, [pc, #64]	; (8001ef0 <HAL_TIM_MspPostInit+0x68>)
 8001eb0:	f043 0301 	orr.w	r3, r3, #1
 8001eb4:	6313      	str	r3, [r2, #48]	; 0x30
 8001eb6:	4b0e      	ldr	r3, [pc, #56]	; (8001ef0 <HAL_TIM_MspPostInit+0x68>)
 8001eb8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001eba:	f003 0301 	and.w	r3, r3, #1
 8001ebe:	60bb      	str	r3, [r7, #8]
 8001ec0:	68bb      	ldr	r3, [r7, #8]
    /**TIM3 GPIO Configuration
    PA6     ------> TIM3_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8001ec2:	2340      	movs	r3, #64	; 0x40
 8001ec4:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001ec6:	2302      	movs	r3, #2
 8001ec8:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001eca:	2300      	movs	r3, #0
 8001ecc:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001ece:	2300      	movs	r3, #0
 8001ed0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8001ed2:	2302      	movs	r3, #2
 8001ed4:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001ed6:	f107 030c 	add.w	r3, r7, #12
 8001eda:	4619      	mov	r1, r3
 8001edc:	4805      	ldr	r0, [pc, #20]	; (8001ef4 <HAL_TIM_MspPostInit+0x6c>)
 8001ede:	f000 fb5f 	bl	80025a0 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM3_MspPostInit 1 */

  /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 8001ee2:	bf00      	nop
 8001ee4:	3720      	adds	r7, #32
 8001ee6:	46bd      	mov	sp, r7
 8001ee8:	bd80      	pop	{r7, pc}
 8001eea:	bf00      	nop
 8001eec:	40000400 	.word	0x40000400
 8001ef0:	40023800 	.word	0x40023800
 8001ef4:	40020000 	.word	0x40020000

08001ef8 <MX_USART3_UART_Init>:
UART_HandleTypeDef huart3;

/* USART3 init function */

void MX_USART3_UART_Init(void)
{
 8001ef8:	b580      	push	{r7, lr}
 8001efa:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8001efc:	4b14      	ldr	r3, [pc, #80]	; (8001f50 <MX_USART3_UART_Init+0x58>)
 8001efe:	4a15      	ldr	r2, [pc, #84]	; (8001f54 <MX_USART3_UART_Init+0x5c>)
 8001f00:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 8001f02:	4b13      	ldr	r3, [pc, #76]	; (8001f50 <MX_USART3_UART_Init+0x58>)
 8001f04:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001f08:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8001f0a:	4b11      	ldr	r3, [pc, #68]	; (8001f50 <MX_USART3_UART_Init+0x58>)
 8001f0c:	2200      	movs	r2, #0
 8001f0e:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8001f10:	4b0f      	ldr	r3, [pc, #60]	; (8001f50 <MX_USART3_UART_Init+0x58>)
 8001f12:	2200      	movs	r2, #0
 8001f14:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8001f16:	4b0e      	ldr	r3, [pc, #56]	; (8001f50 <MX_USART3_UART_Init+0x58>)
 8001f18:	2200      	movs	r2, #0
 8001f1a:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8001f1c:	4b0c      	ldr	r3, [pc, #48]	; (8001f50 <MX_USART3_UART_Init+0x58>)
 8001f1e:	220c      	movs	r2, #12
 8001f20:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001f22:	4b0b      	ldr	r3, [pc, #44]	; (8001f50 <MX_USART3_UART_Init+0x58>)
 8001f24:	2200      	movs	r2, #0
 8001f26:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8001f28:	4b09      	ldr	r3, [pc, #36]	; (8001f50 <MX_USART3_UART_Init+0x58>)
 8001f2a:	2200      	movs	r2, #0
 8001f2c:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001f2e:	4b08      	ldr	r3, [pc, #32]	; (8001f50 <MX_USART3_UART_Init+0x58>)
 8001f30:	2200      	movs	r2, #0
 8001f32:	621a      	str	r2, [r3, #32]
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001f34:	4b06      	ldr	r3, [pc, #24]	; (8001f50 <MX_USART3_UART_Init+0x58>)
 8001f36:	2200      	movs	r2, #0
 8001f38:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8001f3a:	4805      	ldr	r0, [pc, #20]	; (8001f50 <MX_USART3_UART_Init+0x58>)
 8001f3c:	f003 fa26 	bl	800538c <HAL_UART_Init>
 8001f40:	4603      	mov	r3, r0
 8001f42:	2b00      	cmp	r3, #0
 8001f44:	d001      	beq.n	8001f4a <MX_USART3_UART_Init+0x52>
  {
    Error_Handler();
 8001f46:	f7ff fc4b 	bl	80017e0 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8001f4a:	bf00      	nop
 8001f4c:	bd80      	pop	{r7, pc}
 8001f4e:	bf00      	nop
 8001f50:	200003e0 	.word	0x200003e0
 8001f54:	40004800 	.word	0x40004800

08001f58 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8001f58:	b580      	push	{r7, lr}
 8001f5a:	b08a      	sub	sp, #40	; 0x28
 8001f5c:	af00      	add	r7, sp, #0
 8001f5e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001f60:	f107 0314 	add.w	r3, r7, #20
 8001f64:	2200      	movs	r2, #0
 8001f66:	601a      	str	r2, [r3, #0]
 8001f68:	605a      	str	r2, [r3, #4]
 8001f6a:	609a      	str	r2, [r3, #8]
 8001f6c:	60da      	str	r2, [r3, #12]
 8001f6e:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART3)
 8001f70:	687b      	ldr	r3, [r7, #4]
 8001f72:	681b      	ldr	r3, [r3, #0]
 8001f74:	4a1b      	ldr	r2, [pc, #108]	; (8001fe4 <HAL_UART_MspInit+0x8c>)
 8001f76:	4293      	cmp	r3, r2
 8001f78:	d130      	bne.n	8001fdc <HAL_UART_MspInit+0x84>
  {
  /* USER CODE BEGIN USART3_MspInit 0 */

  /* USER CODE END USART3_MspInit 0 */
    /* USART3 clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 8001f7a:	4b1b      	ldr	r3, [pc, #108]	; (8001fe8 <HAL_UART_MspInit+0x90>)
 8001f7c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001f7e:	4a1a      	ldr	r2, [pc, #104]	; (8001fe8 <HAL_UART_MspInit+0x90>)
 8001f80:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001f84:	6413      	str	r3, [r2, #64]	; 0x40
 8001f86:	4b18      	ldr	r3, [pc, #96]	; (8001fe8 <HAL_UART_MspInit+0x90>)
 8001f88:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001f8a:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8001f8e:	613b      	str	r3, [r7, #16]
 8001f90:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 8001f92:	4b15      	ldr	r3, [pc, #84]	; (8001fe8 <HAL_UART_MspInit+0x90>)
 8001f94:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001f96:	4a14      	ldr	r2, [pc, #80]	; (8001fe8 <HAL_UART_MspInit+0x90>)
 8001f98:	f043 0308 	orr.w	r3, r3, #8
 8001f9c:	6313      	str	r3, [r2, #48]	; 0x30
 8001f9e:	4b12      	ldr	r3, [pc, #72]	; (8001fe8 <HAL_UART_MspInit+0x90>)
 8001fa0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001fa2:	f003 0308 	and.w	r3, r3, #8
 8001fa6:	60fb      	str	r3, [r7, #12]
 8001fa8:	68fb      	ldr	r3, [r7, #12]
    /**USART3 GPIO Configuration
    PD8     ------> USART3_TX
    PD9     ------> USART3_RX
    */
    GPIO_InitStruct.Pin = STLK_RX_Pin|STLK_TX_Pin;
 8001faa:	f44f 7340 	mov.w	r3, #768	; 0x300
 8001fae:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001fb0:	2302      	movs	r3, #2
 8001fb2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001fb4:	2300      	movs	r3, #0
 8001fb6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001fb8:	2303      	movs	r3, #3
 8001fba:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8001fbc:	2307      	movs	r3, #7
 8001fbe:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001fc0:	f107 0314 	add.w	r3, r7, #20
 8001fc4:	4619      	mov	r1, r3
 8001fc6:	4809      	ldr	r0, [pc, #36]	; (8001fec <HAL_UART_MspInit+0x94>)
 8001fc8:	f000 faea 	bl	80025a0 <HAL_GPIO_Init>

    /* USART3 interrupt Init */
    HAL_NVIC_SetPriority(USART3_IRQn, 0, 0);
 8001fcc:	2200      	movs	r2, #0
 8001fce:	2100      	movs	r1, #0
 8001fd0:	2027      	movs	r0, #39	; 0x27
 8001fd2:	f000 fa1c 	bl	800240e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 8001fd6:	2027      	movs	r0, #39	; 0x27
 8001fd8:	f000 fa35 	bl	8002446 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }
}
 8001fdc:	bf00      	nop
 8001fde:	3728      	adds	r7, #40	; 0x28
 8001fe0:	46bd      	mov	sp, r7
 8001fe2:	bd80      	pop	{r7, pc}
 8001fe4:	40004800 	.word	0x40004800
 8001fe8:	40023800 	.word	0x40023800
 8001fec:	40020c00 	.word	0x40020c00

08001ff0 <MX_USB_OTG_FS_PCD_Init>:
PCD_HandleTypeDef hpcd_USB_OTG_FS;

/* USB_OTG_FS init function */

void MX_USB_OTG_FS_PCD_Init(void)
{
 8001ff0:	b580      	push	{r7, lr}
 8001ff2:	af00      	add	r7, sp, #0
  /* USER CODE END USB_OTG_FS_Init 0 */

  /* USER CODE BEGIN USB_OTG_FS_Init 1 */

  /* USER CODE END USB_OTG_FS_Init 1 */
  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 8001ff4:	4b14      	ldr	r3, [pc, #80]	; (8002048 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8001ff6:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 8001ffa:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 6;
 8001ffc:	4b12      	ldr	r3, [pc, #72]	; (8002048 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8001ffe:	2206      	movs	r2, #6
 8002000:	605a      	str	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 8002002:	4b11      	ldr	r3, [pc, #68]	; (8002048 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8002004:	2200      	movs	r2, #0
 8002006:	611a      	str	r2, [r3, #16]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 8002008:	4b0f      	ldr	r3, [pc, #60]	; (8002048 <MX_USB_OTG_FS_PCD_Init+0x58>)
 800200a:	2202      	movs	r2, #2
 800200c:	619a      	str	r2, [r3, #24]
  hpcd_USB_OTG_FS.Init.Sof_enable = ENABLE;
 800200e:	4b0e      	ldr	r3, [pc, #56]	; (8002048 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8002010:	2201      	movs	r2, #1
 8002012:	61da      	str	r2, [r3, #28]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 8002014:	4b0c      	ldr	r3, [pc, #48]	; (8002048 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8002016:	2200      	movs	r2, #0
 8002018:	621a      	str	r2, [r3, #32]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 800201a:	4b0b      	ldr	r3, [pc, #44]	; (8002048 <MX_USB_OTG_FS_PCD_Init+0x58>)
 800201c:	2200      	movs	r2, #0
 800201e:	625a      	str	r2, [r3, #36]	; 0x24
  hpcd_USB_OTG_FS.Init.battery_charging_enable = ENABLE;
 8002020:	4b09      	ldr	r3, [pc, #36]	; (8002048 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8002022:	2201      	movs	r2, #1
 8002024:	629a      	str	r2, [r3, #40]	; 0x28
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = ENABLE;
 8002026:	4b08      	ldr	r3, [pc, #32]	; (8002048 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8002028:	2201      	movs	r2, #1
 800202a:	62da      	str	r2, [r3, #44]	; 0x2c
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 800202c:	4b06      	ldr	r3, [pc, #24]	; (8002048 <MX_USB_OTG_FS_PCD_Init+0x58>)
 800202e:	2200      	movs	r2, #0
 8002030:	631a      	str	r2, [r3, #48]	; 0x30
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 8002032:	4805      	ldr	r0, [pc, #20]	; (8002048 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8002034:	f000 fc9c 	bl	8002970 <HAL_PCD_Init>
 8002038:	4603      	mov	r3, r0
 800203a:	2b00      	cmp	r3, #0
 800203c:	d001      	beq.n	8002042 <MX_USB_OTG_FS_PCD_Init+0x52>
  {
    Error_Handler();
 800203e:	f7ff fbcf 	bl	80017e0 <Error_Handler>
  }
  /* USER CODE BEGIN USB_OTG_FS_Init 2 */

  /* USER CODE END USB_OTG_FS_Init 2 */

}
 8002042:	bf00      	nop
 8002044:	bd80      	pop	{r7, pc}
 8002046:	bf00      	nop
 8002048:	20000464 	.word	0x20000464

0800204c <HAL_PCD_MspInit>:

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 800204c:	b580      	push	{r7, lr}
 800204e:	b08a      	sub	sp, #40	; 0x28
 8002050:	af00      	add	r7, sp, #0
 8002052:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002054:	f107 0314 	add.w	r3, r7, #20
 8002058:	2200      	movs	r2, #0
 800205a:	601a      	str	r2, [r3, #0]
 800205c:	605a      	str	r2, [r3, #4]
 800205e:	609a      	str	r2, [r3, #8]
 8002060:	60da      	str	r2, [r3, #12]
 8002062:	611a      	str	r2, [r3, #16]
  if(pcdHandle->Instance==USB_OTG_FS)
 8002064:	687b      	ldr	r3, [r7, #4]
 8002066:	681b      	ldr	r3, [r3, #0]
 8002068:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800206c:	d141      	bne.n	80020f2 <HAL_PCD_MspInit+0xa6>
  {
  /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */

  /* USER CODE END USB_OTG_FS_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800206e:	4b23      	ldr	r3, [pc, #140]	; (80020fc <HAL_PCD_MspInit+0xb0>)
 8002070:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002072:	4a22      	ldr	r2, [pc, #136]	; (80020fc <HAL_PCD_MspInit+0xb0>)
 8002074:	f043 0301 	orr.w	r3, r3, #1
 8002078:	6313      	str	r3, [r2, #48]	; 0x30
 800207a:	4b20      	ldr	r3, [pc, #128]	; (80020fc <HAL_PCD_MspInit+0xb0>)
 800207c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800207e:	f003 0301 	and.w	r3, r3, #1
 8002082:	613b      	str	r3, [r7, #16]
 8002084:	693b      	ldr	r3, [r7, #16]
    PA9     ------> USB_OTG_FS_VBUS
    PA10     ------> USB_OTG_FS_ID
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = USB_SOF_Pin|USB_ID_Pin|USB_DM_Pin|USB_DP_Pin;
 8002086:	f44f 53e8 	mov.w	r3, #7424	; 0x1d00
 800208a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800208c:	2302      	movs	r3, #2
 800208e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002090:	2300      	movs	r3, #0
 8002092:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002094:	2303      	movs	r3, #3
 8002096:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 8002098:	230a      	movs	r3, #10
 800209a:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800209c:	f107 0314 	add.w	r3, r7, #20
 80020a0:	4619      	mov	r1, r3
 80020a2:	4817      	ldr	r0, [pc, #92]	; (8002100 <HAL_PCD_MspInit+0xb4>)
 80020a4:	f000 fa7c 	bl	80025a0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = USB_VBUS_Pin;
 80020a8:	f44f 7300 	mov.w	r3, #512	; 0x200
 80020ac:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80020ae:	2300      	movs	r3, #0
 80020b0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80020b2:	2300      	movs	r3, #0
 80020b4:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(USB_VBUS_GPIO_Port, &GPIO_InitStruct);
 80020b6:	f107 0314 	add.w	r3, r7, #20
 80020ba:	4619      	mov	r1, r3
 80020bc:	4810      	ldr	r0, [pc, #64]	; (8002100 <HAL_PCD_MspInit+0xb4>)
 80020be:	f000 fa6f 	bl	80025a0 <HAL_GPIO_Init>

    /* USB_OTG_FS clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 80020c2:	4b0e      	ldr	r3, [pc, #56]	; (80020fc <HAL_PCD_MspInit+0xb0>)
 80020c4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80020c6:	4a0d      	ldr	r2, [pc, #52]	; (80020fc <HAL_PCD_MspInit+0xb0>)
 80020c8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80020cc:	6353      	str	r3, [r2, #52]	; 0x34
 80020ce:	4b0b      	ldr	r3, [pc, #44]	; (80020fc <HAL_PCD_MspInit+0xb0>)
 80020d0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80020d2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80020d6:	60fb      	str	r3, [r7, #12]
 80020d8:	68fb      	ldr	r3, [r7, #12]
 80020da:	4b08      	ldr	r3, [pc, #32]	; (80020fc <HAL_PCD_MspInit+0xb0>)
 80020dc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80020de:	4a07      	ldr	r2, [pc, #28]	; (80020fc <HAL_PCD_MspInit+0xb0>)
 80020e0:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80020e4:	6453      	str	r3, [r2, #68]	; 0x44
 80020e6:	4b05      	ldr	r3, [pc, #20]	; (80020fc <HAL_PCD_MspInit+0xb0>)
 80020e8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80020ea:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80020ee:	60bb      	str	r3, [r7, #8]
 80020f0:	68bb      	ldr	r3, [r7, #8]
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 80020f2:	bf00      	nop
 80020f4:	3728      	adds	r7, #40	; 0x28
 80020f6:	46bd      	mov	sp, r7
 80020f8:	bd80      	pop	{r7, pc}
 80020fa:	bf00      	nop
 80020fc:	40023800 	.word	0x40023800
 8002100:	40020000 	.word	0x40020000

08002104 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8002104:	f8df d034 	ldr.w	sp, [pc, #52]	; 800213c <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8002108:	480d      	ldr	r0, [pc, #52]	; (8002140 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 800210a:	490e      	ldr	r1, [pc, #56]	; (8002144 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 800210c:	4a0e      	ldr	r2, [pc, #56]	; (8002148 <LoopFillZerobss+0x1e>)
  movs r3, #0
 800210e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002110:	e002      	b.n	8002118 <LoopCopyDataInit>

08002112 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002112:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002114:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002116:	3304      	adds	r3, #4

08002118 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002118:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800211a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800211c:	d3f9      	bcc.n	8002112 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800211e:	4a0b      	ldr	r2, [pc, #44]	; (800214c <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8002120:	4c0b      	ldr	r4, [pc, #44]	; (8002150 <LoopFillZerobss+0x26>)
  movs r3, #0
 8002122:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002124:	e001      	b.n	800212a <LoopFillZerobss>

08002126 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002126:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002128:	3204      	adds	r2, #4

0800212a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800212a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800212c:	d3fb      	bcc.n	8002126 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 800212e:	f7ff fc8d 	bl	8001a4c <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8002132:	f004 feab 	bl	8006e8c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8002136:	f7fe ffed 	bl	8001114 <main>
  bx  lr    
 800213a:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 800213c:	20040000 	.word	0x20040000
  ldr r0, =_sdata
 8002140:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002144:	200001f0 	.word	0x200001f0
  ldr r2, =_sidata
 8002148:	08009cac 	.word	0x08009cac
  ldr r2, =_sbss
 800214c:	200001f0 	.word	0x200001f0
  ldr r4, =_ebss
 8002150:	2000087c 	.word	0x2000087c

08002154 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8002154:	e7fe      	b.n	8002154 <ADC_IRQHandler>

08002156 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002156:	b580      	push	{r7, lr}
 8002158:	af00      	add	r7, sp, #0
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800215a:	2003      	movs	r0, #3
 800215c:	f000 f94c 	bl	80023f8 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002160:	2000      	movs	r0, #0
 8002162:	f000 f805 	bl	8002170 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002166:	f7ff fb41 	bl	80017ec <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800216a:	2300      	movs	r3, #0
}
 800216c:	4618      	mov	r0, r3
 800216e:	bd80      	pop	{r7, pc}

08002170 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002170:	b580      	push	{r7, lr}
 8002172:	b082      	sub	sp, #8
 8002174:	af00      	add	r7, sp, #0
 8002176:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002178:	4b12      	ldr	r3, [pc, #72]	; (80021c4 <HAL_InitTick+0x54>)
 800217a:	681a      	ldr	r2, [r3, #0]
 800217c:	4b12      	ldr	r3, [pc, #72]	; (80021c8 <HAL_InitTick+0x58>)
 800217e:	781b      	ldrb	r3, [r3, #0]
 8002180:	4619      	mov	r1, r3
 8002182:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002186:	fbb3 f3f1 	udiv	r3, r3, r1
 800218a:	fbb2 f3f3 	udiv	r3, r2, r3
 800218e:	4618      	mov	r0, r3
 8002190:	f000 f967 	bl	8002462 <HAL_SYSTICK_Config>
 8002194:	4603      	mov	r3, r0
 8002196:	2b00      	cmp	r3, #0
 8002198:	d001      	beq.n	800219e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800219a:	2301      	movs	r3, #1
 800219c:	e00e      	b.n	80021bc <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800219e:	687b      	ldr	r3, [r7, #4]
 80021a0:	2b0f      	cmp	r3, #15
 80021a2:	d80a      	bhi.n	80021ba <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80021a4:	2200      	movs	r2, #0
 80021a6:	6879      	ldr	r1, [r7, #4]
 80021a8:	f04f 30ff 	mov.w	r0, #4294967295
 80021ac:	f000 f92f 	bl	800240e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80021b0:	4a06      	ldr	r2, [pc, #24]	; (80021cc <HAL_InitTick+0x5c>)
 80021b2:	687b      	ldr	r3, [r7, #4]
 80021b4:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80021b6:	2300      	movs	r3, #0
 80021b8:	e000      	b.n	80021bc <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80021ba:	2301      	movs	r3, #1
}
 80021bc:	4618      	mov	r0, r3
 80021be:	3708      	adds	r7, #8
 80021c0:	46bd      	mov	sp, r7
 80021c2:	bd80      	pop	{r7, pc}
 80021c4:	20000014 	.word	0x20000014
 80021c8:	2000001c 	.word	0x2000001c
 80021cc:	20000018 	.word	0x20000018

080021d0 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80021d0:	b480      	push	{r7}
 80021d2:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80021d4:	4b06      	ldr	r3, [pc, #24]	; (80021f0 <HAL_IncTick+0x20>)
 80021d6:	781b      	ldrb	r3, [r3, #0]
 80021d8:	461a      	mov	r2, r3
 80021da:	4b06      	ldr	r3, [pc, #24]	; (80021f4 <HAL_IncTick+0x24>)
 80021dc:	681b      	ldr	r3, [r3, #0]
 80021de:	4413      	add	r3, r2
 80021e0:	4a04      	ldr	r2, [pc, #16]	; (80021f4 <HAL_IncTick+0x24>)
 80021e2:	6013      	str	r3, [r2, #0]
}
 80021e4:	bf00      	nop
 80021e6:	46bd      	mov	sp, r7
 80021e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021ec:	4770      	bx	lr
 80021ee:	bf00      	nop
 80021f0:	2000001c 	.word	0x2000001c
 80021f4:	20000868 	.word	0x20000868

080021f8 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80021f8:	b480      	push	{r7}
 80021fa:	af00      	add	r7, sp, #0
  return uwTick;
 80021fc:	4b03      	ldr	r3, [pc, #12]	; (800220c <HAL_GetTick+0x14>)
 80021fe:	681b      	ldr	r3, [r3, #0]
}
 8002200:	4618      	mov	r0, r3
 8002202:	46bd      	mov	sp, r7
 8002204:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002208:	4770      	bx	lr
 800220a:	bf00      	nop
 800220c:	20000868 	.word	0x20000868

08002210 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002210:	b580      	push	{r7, lr}
 8002212:	b084      	sub	sp, #16
 8002214:	af00      	add	r7, sp, #0
 8002216:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002218:	f7ff ffee 	bl	80021f8 <HAL_GetTick>
 800221c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800221e:	687b      	ldr	r3, [r7, #4]
 8002220:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002222:	68fb      	ldr	r3, [r7, #12]
 8002224:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002228:	d005      	beq.n	8002236 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800222a:	4b0a      	ldr	r3, [pc, #40]	; (8002254 <HAL_Delay+0x44>)
 800222c:	781b      	ldrb	r3, [r3, #0]
 800222e:	461a      	mov	r2, r3
 8002230:	68fb      	ldr	r3, [r7, #12]
 8002232:	4413      	add	r3, r2
 8002234:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8002236:	bf00      	nop
 8002238:	f7ff ffde 	bl	80021f8 <HAL_GetTick>
 800223c:	4602      	mov	r2, r0
 800223e:	68bb      	ldr	r3, [r7, #8]
 8002240:	1ad3      	subs	r3, r2, r3
 8002242:	68fa      	ldr	r2, [r7, #12]
 8002244:	429a      	cmp	r2, r3
 8002246:	d8f7      	bhi.n	8002238 <HAL_Delay+0x28>
  {
  }
}
 8002248:	bf00      	nop
 800224a:	bf00      	nop
 800224c:	3710      	adds	r7, #16
 800224e:	46bd      	mov	sp, r7
 8002250:	bd80      	pop	{r7, pc}
 8002252:	bf00      	nop
 8002254:	2000001c 	.word	0x2000001c

08002258 <__NVIC_SetPriorityGrouping>:
{
 8002258:	b480      	push	{r7}
 800225a:	b085      	sub	sp, #20
 800225c:	af00      	add	r7, sp, #0
 800225e:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002260:	687b      	ldr	r3, [r7, #4]
 8002262:	f003 0307 	and.w	r3, r3, #7
 8002266:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002268:	4b0b      	ldr	r3, [pc, #44]	; (8002298 <__NVIC_SetPriorityGrouping+0x40>)
 800226a:	68db      	ldr	r3, [r3, #12]
 800226c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800226e:	68ba      	ldr	r2, [r7, #8]
 8002270:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8002274:	4013      	ands	r3, r2
 8002276:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002278:	68fb      	ldr	r3, [r7, #12]
 800227a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800227c:	68bb      	ldr	r3, [r7, #8]
 800227e:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 8002280:	4b06      	ldr	r3, [pc, #24]	; (800229c <__NVIC_SetPriorityGrouping+0x44>)
 8002282:	4313      	orrs	r3, r2
 8002284:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002286:	4a04      	ldr	r2, [pc, #16]	; (8002298 <__NVIC_SetPriorityGrouping+0x40>)
 8002288:	68bb      	ldr	r3, [r7, #8]
 800228a:	60d3      	str	r3, [r2, #12]
}
 800228c:	bf00      	nop
 800228e:	3714      	adds	r7, #20
 8002290:	46bd      	mov	sp, r7
 8002292:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002296:	4770      	bx	lr
 8002298:	e000ed00 	.word	0xe000ed00
 800229c:	05fa0000 	.word	0x05fa0000

080022a0 <__NVIC_GetPriorityGrouping>:
{
 80022a0:	b480      	push	{r7}
 80022a2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80022a4:	4b04      	ldr	r3, [pc, #16]	; (80022b8 <__NVIC_GetPriorityGrouping+0x18>)
 80022a6:	68db      	ldr	r3, [r3, #12]
 80022a8:	0a1b      	lsrs	r3, r3, #8
 80022aa:	f003 0307 	and.w	r3, r3, #7
}
 80022ae:	4618      	mov	r0, r3
 80022b0:	46bd      	mov	sp, r7
 80022b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022b6:	4770      	bx	lr
 80022b8:	e000ed00 	.word	0xe000ed00

080022bc <__NVIC_EnableIRQ>:
{
 80022bc:	b480      	push	{r7}
 80022be:	b083      	sub	sp, #12
 80022c0:	af00      	add	r7, sp, #0
 80022c2:	4603      	mov	r3, r0
 80022c4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80022c6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80022ca:	2b00      	cmp	r3, #0
 80022cc:	db0b      	blt.n	80022e6 <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80022ce:	79fb      	ldrb	r3, [r7, #7]
 80022d0:	f003 021f 	and.w	r2, r3, #31
 80022d4:	4907      	ldr	r1, [pc, #28]	; (80022f4 <__NVIC_EnableIRQ+0x38>)
 80022d6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80022da:	095b      	lsrs	r3, r3, #5
 80022dc:	2001      	movs	r0, #1
 80022de:	fa00 f202 	lsl.w	r2, r0, r2
 80022e2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 80022e6:	bf00      	nop
 80022e8:	370c      	adds	r7, #12
 80022ea:	46bd      	mov	sp, r7
 80022ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022f0:	4770      	bx	lr
 80022f2:	bf00      	nop
 80022f4:	e000e100 	.word	0xe000e100

080022f8 <__NVIC_SetPriority>:
{
 80022f8:	b480      	push	{r7}
 80022fa:	b083      	sub	sp, #12
 80022fc:	af00      	add	r7, sp, #0
 80022fe:	4603      	mov	r3, r0
 8002300:	6039      	str	r1, [r7, #0]
 8002302:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002304:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002308:	2b00      	cmp	r3, #0
 800230a:	db0a      	blt.n	8002322 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800230c:	683b      	ldr	r3, [r7, #0]
 800230e:	b2da      	uxtb	r2, r3
 8002310:	490c      	ldr	r1, [pc, #48]	; (8002344 <__NVIC_SetPriority+0x4c>)
 8002312:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002316:	0112      	lsls	r2, r2, #4
 8002318:	b2d2      	uxtb	r2, r2
 800231a:	440b      	add	r3, r1
 800231c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8002320:	e00a      	b.n	8002338 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002322:	683b      	ldr	r3, [r7, #0]
 8002324:	b2da      	uxtb	r2, r3
 8002326:	4908      	ldr	r1, [pc, #32]	; (8002348 <__NVIC_SetPriority+0x50>)
 8002328:	79fb      	ldrb	r3, [r7, #7]
 800232a:	f003 030f 	and.w	r3, r3, #15
 800232e:	3b04      	subs	r3, #4
 8002330:	0112      	lsls	r2, r2, #4
 8002332:	b2d2      	uxtb	r2, r2
 8002334:	440b      	add	r3, r1
 8002336:	761a      	strb	r2, [r3, #24]
}
 8002338:	bf00      	nop
 800233a:	370c      	adds	r7, #12
 800233c:	46bd      	mov	sp, r7
 800233e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002342:	4770      	bx	lr
 8002344:	e000e100 	.word	0xe000e100
 8002348:	e000ed00 	.word	0xe000ed00

0800234c <NVIC_EncodePriority>:
{
 800234c:	b480      	push	{r7}
 800234e:	b089      	sub	sp, #36	; 0x24
 8002350:	af00      	add	r7, sp, #0
 8002352:	60f8      	str	r0, [r7, #12]
 8002354:	60b9      	str	r1, [r7, #8]
 8002356:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002358:	68fb      	ldr	r3, [r7, #12]
 800235a:	f003 0307 	and.w	r3, r3, #7
 800235e:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002360:	69fb      	ldr	r3, [r7, #28]
 8002362:	f1c3 0307 	rsb	r3, r3, #7
 8002366:	2b04      	cmp	r3, #4
 8002368:	bf28      	it	cs
 800236a:	2304      	movcs	r3, #4
 800236c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800236e:	69fb      	ldr	r3, [r7, #28]
 8002370:	3304      	adds	r3, #4
 8002372:	2b06      	cmp	r3, #6
 8002374:	d902      	bls.n	800237c <NVIC_EncodePriority+0x30>
 8002376:	69fb      	ldr	r3, [r7, #28]
 8002378:	3b03      	subs	r3, #3
 800237a:	e000      	b.n	800237e <NVIC_EncodePriority+0x32>
 800237c:	2300      	movs	r3, #0
 800237e:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002380:	f04f 32ff 	mov.w	r2, #4294967295
 8002384:	69bb      	ldr	r3, [r7, #24]
 8002386:	fa02 f303 	lsl.w	r3, r2, r3
 800238a:	43da      	mvns	r2, r3
 800238c:	68bb      	ldr	r3, [r7, #8]
 800238e:	401a      	ands	r2, r3
 8002390:	697b      	ldr	r3, [r7, #20]
 8002392:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002394:	f04f 31ff 	mov.w	r1, #4294967295
 8002398:	697b      	ldr	r3, [r7, #20]
 800239a:	fa01 f303 	lsl.w	r3, r1, r3
 800239e:	43d9      	mvns	r1, r3
 80023a0:	687b      	ldr	r3, [r7, #4]
 80023a2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80023a4:	4313      	orrs	r3, r2
}
 80023a6:	4618      	mov	r0, r3
 80023a8:	3724      	adds	r7, #36	; 0x24
 80023aa:	46bd      	mov	sp, r7
 80023ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023b0:	4770      	bx	lr
	...

080023b4 <SysTick_Config>:
{
 80023b4:	b580      	push	{r7, lr}
 80023b6:	b082      	sub	sp, #8
 80023b8:	af00      	add	r7, sp, #0
 80023ba:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80023bc:	687b      	ldr	r3, [r7, #4]
 80023be:	3b01      	subs	r3, #1
 80023c0:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80023c4:	d301      	bcc.n	80023ca <SysTick_Config+0x16>
    return (1UL);                                                   /* Reload value impossible */
 80023c6:	2301      	movs	r3, #1
 80023c8:	e00f      	b.n	80023ea <SysTick_Config+0x36>
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80023ca:	4a0a      	ldr	r2, [pc, #40]	; (80023f4 <SysTick_Config+0x40>)
 80023cc:	687b      	ldr	r3, [r7, #4]
 80023ce:	3b01      	subs	r3, #1
 80023d0:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80023d2:	210f      	movs	r1, #15
 80023d4:	f04f 30ff 	mov.w	r0, #4294967295
 80023d8:	f7ff ff8e 	bl	80022f8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80023dc:	4b05      	ldr	r3, [pc, #20]	; (80023f4 <SysTick_Config+0x40>)
 80023de:	2200      	movs	r2, #0
 80023e0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80023e2:	4b04      	ldr	r3, [pc, #16]	; (80023f4 <SysTick_Config+0x40>)
 80023e4:	2207      	movs	r2, #7
 80023e6:	601a      	str	r2, [r3, #0]
  return (0UL);                                                     /* Function successful */
 80023e8:	2300      	movs	r3, #0
}
 80023ea:	4618      	mov	r0, r3
 80023ec:	3708      	adds	r7, #8
 80023ee:	46bd      	mov	sp, r7
 80023f0:	bd80      	pop	{r7, pc}
 80023f2:	bf00      	nop
 80023f4:	e000e010 	.word	0xe000e010

080023f8 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80023f8:	b580      	push	{r7, lr}
 80023fa:	b082      	sub	sp, #8
 80023fc:	af00      	add	r7, sp, #0
 80023fe:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002400:	6878      	ldr	r0, [r7, #4]
 8002402:	f7ff ff29 	bl	8002258 <__NVIC_SetPriorityGrouping>
}
 8002406:	bf00      	nop
 8002408:	3708      	adds	r7, #8
 800240a:	46bd      	mov	sp, r7
 800240c:	bd80      	pop	{r7, pc}

0800240e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800240e:	b580      	push	{r7, lr}
 8002410:	b086      	sub	sp, #24
 8002412:	af00      	add	r7, sp, #0
 8002414:	4603      	mov	r3, r0
 8002416:	60b9      	str	r1, [r7, #8]
 8002418:	607a      	str	r2, [r7, #4]
 800241a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 800241c:	2300      	movs	r3, #0
 800241e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002420:	f7ff ff3e 	bl	80022a0 <__NVIC_GetPriorityGrouping>
 8002424:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002426:	687a      	ldr	r2, [r7, #4]
 8002428:	68b9      	ldr	r1, [r7, #8]
 800242a:	6978      	ldr	r0, [r7, #20]
 800242c:	f7ff ff8e 	bl	800234c <NVIC_EncodePriority>
 8002430:	4602      	mov	r2, r0
 8002432:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002436:	4611      	mov	r1, r2
 8002438:	4618      	mov	r0, r3
 800243a:	f7ff ff5d 	bl	80022f8 <__NVIC_SetPriority>
}
 800243e:	bf00      	nop
 8002440:	3718      	adds	r7, #24
 8002442:	46bd      	mov	sp, r7
 8002444:	bd80      	pop	{r7, pc}

08002446 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002446:	b580      	push	{r7, lr}
 8002448:	b082      	sub	sp, #8
 800244a:	af00      	add	r7, sp, #0
 800244c:	4603      	mov	r3, r0
 800244e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002450:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002454:	4618      	mov	r0, r3
 8002456:	f7ff ff31 	bl	80022bc <__NVIC_EnableIRQ>
}
 800245a:	bf00      	nop
 800245c:	3708      	adds	r7, #8
 800245e:	46bd      	mov	sp, r7
 8002460:	bd80      	pop	{r7, pc}

08002462 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002462:	b580      	push	{r7, lr}
 8002464:	b082      	sub	sp, #8
 8002466:	af00      	add	r7, sp, #0
 8002468:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800246a:	6878      	ldr	r0, [r7, #4]
 800246c:	f7ff ffa2 	bl	80023b4 <SysTick_Config>
 8002470:	4603      	mov	r3, r0
}
 8002472:	4618      	mov	r0, r3
 8002474:	3708      	adds	r7, #8
 8002476:	46bd      	mov	sp, r7
 8002478:	bd80      	pop	{r7, pc}

0800247a <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 800247a:	b580      	push	{r7, lr}
 800247c:	b084      	sub	sp, #16
 800247e:	af00      	add	r7, sp, #0
 8002480:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002482:	687b      	ldr	r3, [r7, #4]
 8002484:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002486:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8002488:	f7ff feb6 	bl	80021f8 <HAL_GetTick>
 800248c:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 800248e:	687b      	ldr	r3, [r7, #4]
 8002490:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8002494:	b2db      	uxtb	r3, r3
 8002496:	2b02      	cmp	r3, #2
 8002498:	d008      	beq.n	80024ac <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800249a:	687b      	ldr	r3, [r7, #4]
 800249c:	2280      	movs	r2, #128	; 0x80
 800249e:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80024a0:	687b      	ldr	r3, [r7, #4]
 80024a2:	2200      	movs	r2, #0
 80024a4:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 80024a8:	2301      	movs	r3, #1
 80024aa:	e052      	b.n	8002552 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80024ac:	687b      	ldr	r3, [r7, #4]
 80024ae:	681b      	ldr	r3, [r3, #0]
 80024b0:	681a      	ldr	r2, [r3, #0]
 80024b2:	687b      	ldr	r3, [r7, #4]
 80024b4:	681b      	ldr	r3, [r3, #0]
 80024b6:	f022 0216 	bic.w	r2, r2, #22
 80024ba:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 80024bc:	687b      	ldr	r3, [r7, #4]
 80024be:	681b      	ldr	r3, [r3, #0]
 80024c0:	695a      	ldr	r2, [r3, #20]
 80024c2:	687b      	ldr	r3, [r7, #4]
 80024c4:	681b      	ldr	r3, [r3, #0]
 80024c6:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80024ca:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80024cc:	687b      	ldr	r3, [r7, #4]
 80024ce:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80024d0:	2b00      	cmp	r3, #0
 80024d2:	d103      	bne.n	80024dc <HAL_DMA_Abort+0x62>
 80024d4:	687b      	ldr	r3, [r7, #4]
 80024d6:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80024d8:	2b00      	cmp	r3, #0
 80024da:	d007      	beq.n	80024ec <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 80024dc:	687b      	ldr	r3, [r7, #4]
 80024de:	681b      	ldr	r3, [r3, #0]
 80024e0:	681a      	ldr	r2, [r3, #0]
 80024e2:	687b      	ldr	r3, [r7, #4]
 80024e4:	681b      	ldr	r3, [r3, #0]
 80024e6:	f022 0208 	bic.w	r2, r2, #8
 80024ea:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80024ec:	687b      	ldr	r3, [r7, #4]
 80024ee:	681b      	ldr	r3, [r3, #0]
 80024f0:	681a      	ldr	r2, [r3, #0]
 80024f2:	687b      	ldr	r3, [r7, #4]
 80024f4:	681b      	ldr	r3, [r3, #0]
 80024f6:	f022 0201 	bic.w	r2, r2, #1
 80024fa:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80024fc:	e013      	b.n	8002526 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80024fe:	f7ff fe7b 	bl	80021f8 <HAL_GetTick>
 8002502:	4602      	mov	r2, r0
 8002504:	68bb      	ldr	r3, [r7, #8]
 8002506:	1ad3      	subs	r3, r2, r3
 8002508:	2b05      	cmp	r3, #5
 800250a:	d90c      	bls.n	8002526 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 800250c:	687b      	ldr	r3, [r7, #4]
 800250e:	2220      	movs	r2, #32
 8002510:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8002512:	687b      	ldr	r3, [r7, #4]
 8002514:	2203      	movs	r2, #3
 8002516:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 800251a:	687b      	ldr	r3, [r7, #4]
 800251c:	2200      	movs	r2, #0
 800251e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        return HAL_TIMEOUT;
 8002522:	2303      	movs	r3, #3
 8002524:	e015      	b.n	8002552 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002526:	687b      	ldr	r3, [r7, #4]
 8002528:	681b      	ldr	r3, [r3, #0]
 800252a:	681b      	ldr	r3, [r3, #0]
 800252c:	f003 0301 	and.w	r3, r3, #1
 8002530:	2b00      	cmp	r3, #0
 8002532:	d1e4      	bne.n	80024fe <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002534:	687b      	ldr	r3, [r7, #4]
 8002536:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002538:	223f      	movs	r2, #63	; 0x3f
 800253a:	409a      	lsls	r2, r3
 800253c:	68fb      	ldr	r3, [r7, #12]
 800253e:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8002540:	687b      	ldr	r3, [r7, #4]
 8002542:	2201      	movs	r2, #1
 8002544:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002548:	687b      	ldr	r3, [r7, #4]
 800254a:	2200      	movs	r2, #0
 800254c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
  }
  return HAL_OK;
 8002550:	2300      	movs	r3, #0
}
 8002552:	4618      	mov	r0, r3
 8002554:	3710      	adds	r7, #16
 8002556:	46bd      	mov	sp, r7
 8002558:	bd80      	pop	{r7, pc}

0800255a <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 800255a:	b480      	push	{r7}
 800255c:	b083      	sub	sp, #12
 800255e:	af00      	add	r7, sp, #0
 8002560:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002562:	687b      	ldr	r3, [r7, #4]
 8002564:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8002568:	b2db      	uxtb	r3, r3
 800256a:	2b02      	cmp	r3, #2
 800256c:	d004      	beq.n	8002578 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800256e:	687b      	ldr	r3, [r7, #4]
 8002570:	2280      	movs	r2, #128	; 0x80
 8002572:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 8002574:	2301      	movs	r3, #1
 8002576:	e00c      	b.n	8002592 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8002578:	687b      	ldr	r3, [r7, #4]
 800257a:	2205      	movs	r2, #5
 800257c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8002580:	687b      	ldr	r3, [r7, #4]
 8002582:	681b      	ldr	r3, [r3, #0]
 8002584:	681a      	ldr	r2, [r3, #0]
 8002586:	687b      	ldr	r3, [r7, #4]
 8002588:	681b      	ldr	r3, [r3, #0]
 800258a:	f022 0201 	bic.w	r2, r2, #1
 800258e:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8002590:	2300      	movs	r3, #0
}
 8002592:	4618      	mov	r0, r3
 8002594:	370c      	adds	r7, #12
 8002596:	46bd      	mov	sp, r7
 8002598:	f85d 7b04 	ldr.w	r7, [sp], #4
 800259c:	4770      	bx	lr
	...

080025a0 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80025a0:	b480      	push	{r7}
 80025a2:	b089      	sub	sp, #36	; 0x24
 80025a4:	af00      	add	r7, sp, #0
 80025a6:	6078      	str	r0, [r7, #4]
 80025a8:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00;
 80025aa:	2300      	movs	r3, #0
 80025ac:	61fb      	str	r3, [r7, #28]
  uint32_t ioposition = 0x00;
 80025ae:	2300      	movs	r3, #0
 80025b0:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00;
 80025b2:	2300      	movs	r3, #0
 80025b4:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00;
 80025b6:	2300      	movs	r3, #0
 80025b8:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0; position < GPIO_NUMBER; position++)
 80025ba:	2300      	movs	r3, #0
 80025bc:	61fb      	str	r3, [r7, #28]
 80025be:	e169      	b.n	8002894 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = ((uint32_t)0x01) << position;
 80025c0:	2201      	movs	r2, #1
 80025c2:	69fb      	ldr	r3, [r7, #28]
 80025c4:	fa02 f303 	lsl.w	r3, r2, r3
 80025c8:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80025ca:	683b      	ldr	r3, [r7, #0]
 80025cc:	681b      	ldr	r3, [r3, #0]
 80025ce:	697a      	ldr	r2, [r7, #20]
 80025d0:	4013      	ands	r3, r2
 80025d2:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80025d4:	693a      	ldr	r2, [r7, #16]
 80025d6:	697b      	ldr	r3, [r7, #20]
 80025d8:	429a      	cmp	r2, r3
 80025da:	f040 8158 	bne.w	800288e <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80025de:	683b      	ldr	r3, [r7, #0]
 80025e0:	685b      	ldr	r3, [r3, #4]
 80025e2:	f003 0303 	and.w	r3, r3, #3
 80025e6:	2b01      	cmp	r3, #1
 80025e8:	d005      	beq.n	80025f6 <HAL_GPIO_Init+0x56>
 80025ea:	683b      	ldr	r3, [r7, #0]
 80025ec:	685b      	ldr	r3, [r3, #4]
 80025ee:	f003 0303 	and.w	r3, r3, #3
 80025f2:	2b02      	cmp	r3, #2
 80025f4:	d130      	bne.n	8002658 <HAL_GPIO_Init+0xb8>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80025f6:	687b      	ldr	r3, [r7, #4]
 80025f8:	689b      	ldr	r3, [r3, #8]
 80025fa:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 80025fc:	69fb      	ldr	r3, [r7, #28]
 80025fe:	005b      	lsls	r3, r3, #1
 8002600:	2203      	movs	r2, #3
 8002602:	fa02 f303 	lsl.w	r3, r2, r3
 8002606:	43db      	mvns	r3, r3
 8002608:	69ba      	ldr	r2, [r7, #24]
 800260a:	4013      	ands	r3, r2
 800260c:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2));
 800260e:	683b      	ldr	r3, [r7, #0]
 8002610:	68da      	ldr	r2, [r3, #12]
 8002612:	69fb      	ldr	r3, [r7, #28]
 8002614:	005b      	lsls	r3, r3, #1
 8002616:	fa02 f303 	lsl.w	r3, r2, r3
 800261a:	69ba      	ldr	r2, [r7, #24]
 800261c:	4313      	orrs	r3, r2
 800261e:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8002620:	687b      	ldr	r3, [r7, #4]
 8002622:	69ba      	ldr	r2, [r7, #24]
 8002624:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002626:	687b      	ldr	r3, [r7, #4]
 8002628:	685b      	ldr	r3, [r3, #4]
 800262a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 800262c:	2201      	movs	r2, #1
 800262e:	69fb      	ldr	r3, [r7, #28]
 8002630:	fa02 f303 	lsl.w	r3, r2, r3
 8002634:	43db      	mvns	r3, r3
 8002636:	69ba      	ldr	r2, [r7, #24]
 8002638:	4013      	ands	r3, r2
 800263a:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800263c:	683b      	ldr	r3, [r7, #0]
 800263e:	685b      	ldr	r3, [r3, #4]
 8002640:	091b      	lsrs	r3, r3, #4
 8002642:	f003 0201 	and.w	r2, r3, #1
 8002646:	69fb      	ldr	r3, [r7, #28]
 8002648:	fa02 f303 	lsl.w	r3, r2, r3
 800264c:	69ba      	ldr	r2, [r7, #24]
 800264e:	4313      	orrs	r3, r2
 8002650:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8002652:	687b      	ldr	r3, [r7, #4]
 8002654:	69ba      	ldr	r2, [r7, #24]
 8002656:	605a      	str	r2, [r3, #4]
      }
      
      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002658:	683b      	ldr	r3, [r7, #0]
 800265a:	685b      	ldr	r3, [r3, #4]
 800265c:	f003 0303 	and.w	r3, r3, #3
 8002660:	2b03      	cmp	r3, #3
 8002662:	d017      	beq.n	8002694 <HAL_GPIO_Init+0xf4>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8002664:	687b      	ldr	r3, [r7, #4]
 8002666:	68db      	ldr	r3, [r3, #12]
 8002668:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2));
 800266a:	69fb      	ldr	r3, [r7, #28]
 800266c:	005b      	lsls	r3, r3, #1
 800266e:	2203      	movs	r2, #3
 8002670:	fa02 f303 	lsl.w	r3, r2, r3
 8002674:	43db      	mvns	r3, r3
 8002676:	69ba      	ldr	r2, [r7, #24]
 8002678:	4013      	ands	r3, r2
 800267a:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2));
 800267c:	683b      	ldr	r3, [r7, #0]
 800267e:	689a      	ldr	r2, [r3, #8]
 8002680:	69fb      	ldr	r3, [r7, #28]
 8002682:	005b      	lsls	r3, r3, #1
 8002684:	fa02 f303 	lsl.w	r3, r2, r3
 8002688:	69ba      	ldr	r2, [r7, #24]
 800268a:	4313      	orrs	r3, r2
 800268c:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 800268e:	687b      	ldr	r3, [r7, #4]
 8002690:	69ba      	ldr	r2, [r7, #24]
 8002692:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002694:	683b      	ldr	r3, [r7, #0]
 8002696:	685b      	ldr	r3, [r3, #4]
 8002698:	f003 0303 	and.w	r3, r3, #3
 800269c:	2b02      	cmp	r3, #2
 800269e:	d123      	bne.n	80026e8 <HAL_GPIO_Init+0x148>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3];
 80026a0:	69fb      	ldr	r3, [r7, #28]
 80026a2:	08da      	lsrs	r2, r3, #3
 80026a4:	687b      	ldr	r3, [r7, #4]
 80026a6:	3208      	adds	r2, #8
 80026a8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80026ac:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 80026ae:	69fb      	ldr	r3, [r7, #28]
 80026b0:	f003 0307 	and.w	r3, r3, #7
 80026b4:	009b      	lsls	r3, r3, #2
 80026b6:	220f      	movs	r2, #15
 80026b8:	fa02 f303 	lsl.w	r3, r2, r3
 80026bc:	43db      	mvns	r3, r3
 80026be:	69ba      	ldr	r2, [r7, #24]
 80026c0:	4013      	ands	r3, r2
 80026c2:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07) * 4));
 80026c4:	683b      	ldr	r3, [r7, #0]
 80026c6:	691a      	ldr	r2, [r3, #16]
 80026c8:	69fb      	ldr	r3, [r7, #28]
 80026ca:	f003 0307 	and.w	r3, r3, #7
 80026ce:	009b      	lsls	r3, r3, #2
 80026d0:	fa02 f303 	lsl.w	r3, r2, r3
 80026d4:	69ba      	ldr	r2, [r7, #24]
 80026d6:	4313      	orrs	r3, r2
 80026d8:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3] = temp;
 80026da:	69fb      	ldr	r3, [r7, #28]
 80026dc:	08da      	lsrs	r2, r3, #3
 80026de:	687b      	ldr	r3, [r7, #4]
 80026e0:	3208      	adds	r2, #8
 80026e2:	69b9      	ldr	r1, [r7, #24]
 80026e4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }
      
      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80026e8:	687b      	ldr	r3, [r7, #4]
 80026ea:	681b      	ldr	r3, [r3, #0]
 80026ec:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2));
 80026ee:	69fb      	ldr	r3, [r7, #28]
 80026f0:	005b      	lsls	r3, r3, #1
 80026f2:	2203      	movs	r2, #3
 80026f4:	fa02 f303 	lsl.w	r3, r2, r3
 80026f8:	43db      	mvns	r3, r3
 80026fa:	69ba      	ldr	r2, [r7, #24]
 80026fc:	4013      	ands	r3, r2
 80026fe:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 8002700:	683b      	ldr	r3, [r7, #0]
 8002702:	685b      	ldr	r3, [r3, #4]
 8002704:	f003 0203 	and.w	r2, r3, #3
 8002708:	69fb      	ldr	r3, [r7, #28]
 800270a:	005b      	lsls	r3, r3, #1
 800270c:	fa02 f303 	lsl.w	r3, r2, r3
 8002710:	69ba      	ldr	r2, [r7, #24]
 8002712:	4313      	orrs	r3, r2
 8002714:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8002716:	687b      	ldr	r3, [r7, #4]
 8002718:	69ba      	ldr	r2, [r7, #24]
 800271a:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 800271c:	683b      	ldr	r3, [r7, #0]
 800271e:	685b      	ldr	r3, [r3, #4]
 8002720:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8002724:	2b00      	cmp	r3, #0
 8002726:	f000 80b2 	beq.w	800288e <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800272a:	4b60      	ldr	r3, [pc, #384]	; (80028ac <HAL_GPIO_Init+0x30c>)
 800272c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800272e:	4a5f      	ldr	r2, [pc, #380]	; (80028ac <HAL_GPIO_Init+0x30c>)
 8002730:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002734:	6453      	str	r3, [r2, #68]	; 0x44
 8002736:	4b5d      	ldr	r3, [pc, #372]	; (80028ac <HAL_GPIO_Init+0x30c>)
 8002738:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800273a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800273e:	60fb      	str	r3, [r7, #12]
 8002740:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2];
 8002742:	4a5b      	ldr	r2, [pc, #364]	; (80028b0 <HAL_GPIO_Init+0x310>)
 8002744:	69fb      	ldr	r3, [r7, #28]
 8002746:	089b      	lsrs	r3, r3, #2
 8002748:	3302      	adds	r3, #2
 800274a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800274e:	61bb      	str	r3, [r7, #24]
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 8002750:	69fb      	ldr	r3, [r7, #28]
 8002752:	f003 0303 	and.w	r3, r3, #3
 8002756:	009b      	lsls	r3, r3, #2
 8002758:	220f      	movs	r2, #15
 800275a:	fa02 f303 	lsl.w	r3, r2, r3
 800275e:	43db      	mvns	r3, r3
 8002760:	69ba      	ldr	r2, [r7, #24]
 8002762:	4013      	ands	r3, r2
 8002764:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 8002766:	687b      	ldr	r3, [r7, #4]
 8002768:	4a52      	ldr	r2, [pc, #328]	; (80028b4 <HAL_GPIO_Init+0x314>)
 800276a:	4293      	cmp	r3, r2
 800276c:	d02b      	beq.n	80027c6 <HAL_GPIO_Init+0x226>
 800276e:	687b      	ldr	r3, [r7, #4]
 8002770:	4a51      	ldr	r2, [pc, #324]	; (80028b8 <HAL_GPIO_Init+0x318>)
 8002772:	4293      	cmp	r3, r2
 8002774:	d025      	beq.n	80027c2 <HAL_GPIO_Init+0x222>
 8002776:	687b      	ldr	r3, [r7, #4]
 8002778:	4a50      	ldr	r2, [pc, #320]	; (80028bc <HAL_GPIO_Init+0x31c>)
 800277a:	4293      	cmp	r3, r2
 800277c:	d01f      	beq.n	80027be <HAL_GPIO_Init+0x21e>
 800277e:	687b      	ldr	r3, [r7, #4]
 8002780:	4a4f      	ldr	r2, [pc, #316]	; (80028c0 <HAL_GPIO_Init+0x320>)
 8002782:	4293      	cmp	r3, r2
 8002784:	d019      	beq.n	80027ba <HAL_GPIO_Init+0x21a>
 8002786:	687b      	ldr	r3, [r7, #4]
 8002788:	4a4e      	ldr	r2, [pc, #312]	; (80028c4 <HAL_GPIO_Init+0x324>)
 800278a:	4293      	cmp	r3, r2
 800278c:	d013      	beq.n	80027b6 <HAL_GPIO_Init+0x216>
 800278e:	687b      	ldr	r3, [r7, #4]
 8002790:	4a4d      	ldr	r2, [pc, #308]	; (80028c8 <HAL_GPIO_Init+0x328>)
 8002792:	4293      	cmp	r3, r2
 8002794:	d00d      	beq.n	80027b2 <HAL_GPIO_Init+0x212>
 8002796:	687b      	ldr	r3, [r7, #4]
 8002798:	4a4c      	ldr	r2, [pc, #304]	; (80028cc <HAL_GPIO_Init+0x32c>)
 800279a:	4293      	cmp	r3, r2
 800279c:	d007      	beq.n	80027ae <HAL_GPIO_Init+0x20e>
 800279e:	687b      	ldr	r3, [r7, #4]
 80027a0:	4a4b      	ldr	r2, [pc, #300]	; (80028d0 <HAL_GPIO_Init+0x330>)
 80027a2:	4293      	cmp	r3, r2
 80027a4:	d101      	bne.n	80027aa <HAL_GPIO_Init+0x20a>
 80027a6:	2307      	movs	r3, #7
 80027a8:	e00e      	b.n	80027c8 <HAL_GPIO_Init+0x228>
 80027aa:	2308      	movs	r3, #8
 80027ac:	e00c      	b.n	80027c8 <HAL_GPIO_Init+0x228>
 80027ae:	2306      	movs	r3, #6
 80027b0:	e00a      	b.n	80027c8 <HAL_GPIO_Init+0x228>
 80027b2:	2305      	movs	r3, #5
 80027b4:	e008      	b.n	80027c8 <HAL_GPIO_Init+0x228>
 80027b6:	2304      	movs	r3, #4
 80027b8:	e006      	b.n	80027c8 <HAL_GPIO_Init+0x228>
 80027ba:	2303      	movs	r3, #3
 80027bc:	e004      	b.n	80027c8 <HAL_GPIO_Init+0x228>
 80027be:	2302      	movs	r3, #2
 80027c0:	e002      	b.n	80027c8 <HAL_GPIO_Init+0x228>
 80027c2:	2301      	movs	r3, #1
 80027c4:	e000      	b.n	80027c8 <HAL_GPIO_Init+0x228>
 80027c6:	2300      	movs	r3, #0
 80027c8:	69fa      	ldr	r2, [r7, #28]
 80027ca:	f002 0203 	and.w	r2, r2, #3
 80027ce:	0092      	lsls	r2, r2, #2
 80027d0:	4093      	lsls	r3, r2
 80027d2:	69ba      	ldr	r2, [r7, #24]
 80027d4:	4313      	orrs	r3, r2
 80027d6:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2] = temp;
 80027d8:	4935      	ldr	r1, [pc, #212]	; (80028b0 <HAL_GPIO_Init+0x310>)
 80027da:	69fb      	ldr	r3, [r7, #28]
 80027dc:	089b      	lsrs	r3, r3, #2
 80027de:	3302      	adds	r3, #2
 80027e0:	69ba      	ldr	r2, [r7, #24]
 80027e2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80027e6:	4b3b      	ldr	r3, [pc, #236]	; (80028d4 <HAL_GPIO_Init+0x334>)
 80027e8:	689b      	ldr	r3, [r3, #8]
 80027ea:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80027ec:	693b      	ldr	r3, [r7, #16]
 80027ee:	43db      	mvns	r3, r3
 80027f0:	69ba      	ldr	r2, [r7, #24]
 80027f2:	4013      	ands	r3, r2
 80027f4:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 80027f6:	683b      	ldr	r3, [r7, #0]
 80027f8:	685b      	ldr	r3, [r3, #4]
 80027fa:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80027fe:	2b00      	cmp	r3, #0
 8002800:	d003      	beq.n	800280a <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 8002802:	69ba      	ldr	r2, [r7, #24]
 8002804:	693b      	ldr	r3, [r7, #16]
 8002806:	4313      	orrs	r3, r2
 8002808:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800280a:	4a32      	ldr	r2, [pc, #200]	; (80028d4 <HAL_GPIO_Init+0x334>)
 800280c:	69bb      	ldr	r3, [r7, #24]
 800280e:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8002810:	4b30      	ldr	r3, [pc, #192]	; (80028d4 <HAL_GPIO_Init+0x334>)
 8002812:	68db      	ldr	r3, [r3, #12]
 8002814:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002816:	693b      	ldr	r3, [r7, #16]
 8002818:	43db      	mvns	r3, r3
 800281a:	69ba      	ldr	r2, [r7, #24]
 800281c:	4013      	ands	r3, r2
 800281e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8002820:	683b      	ldr	r3, [r7, #0]
 8002822:	685b      	ldr	r3, [r3, #4]
 8002824:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002828:	2b00      	cmp	r3, #0
 800282a:	d003      	beq.n	8002834 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 800282c:	69ba      	ldr	r2, [r7, #24]
 800282e:	693b      	ldr	r3, [r7, #16]
 8002830:	4313      	orrs	r3, r2
 8002832:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8002834:	4a27      	ldr	r2, [pc, #156]	; (80028d4 <HAL_GPIO_Init+0x334>)
 8002836:	69bb      	ldr	r3, [r7, #24]
 8002838:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 800283a:	4b26      	ldr	r3, [pc, #152]	; (80028d4 <HAL_GPIO_Init+0x334>)
 800283c:	685b      	ldr	r3, [r3, #4]
 800283e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002840:	693b      	ldr	r3, [r7, #16]
 8002842:	43db      	mvns	r3, r3
 8002844:	69ba      	ldr	r2, [r7, #24]
 8002846:	4013      	ands	r3, r2
 8002848:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 800284a:	683b      	ldr	r3, [r7, #0]
 800284c:	685b      	ldr	r3, [r3, #4]
 800284e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002852:	2b00      	cmp	r3, #0
 8002854:	d003      	beq.n	800285e <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 8002856:	69ba      	ldr	r2, [r7, #24]
 8002858:	693b      	ldr	r3, [r7, #16]
 800285a:	4313      	orrs	r3, r2
 800285c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 800285e:	4a1d      	ldr	r2, [pc, #116]	; (80028d4 <HAL_GPIO_Init+0x334>)
 8002860:	69bb      	ldr	r3, [r7, #24]
 8002862:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8002864:	4b1b      	ldr	r3, [pc, #108]	; (80028d4 <HAL_GPIO_Init+0x334>)
 8002866:	681b      	ldr	r3, [r3, #0]
 8002868:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800286a:	693b      	ldr	r3, [r7, #16]
 800286c:	43db      	mvns	r3, r3
 800286e:	69ba      	ldr	r2, [r7, #24]
 8002870:	4013      	ands	r3, r2
 8002872:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8002874:	683b      	ldr	r3, [r7, #0]
 8002876:	685b      	ldr	r3, [r3, #4]
 8002878:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800287c:	2b00      	cmp	r3, #0
 800287e:	d003      	beq.n	8002888 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8002880:	69ba      	ldr	r2, [r7, #24]
 8002882:	693b      	ldr	r3, [r7, #16]
 8002884:	4313      	orrs	r3, r2
 8002886:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8002888:	4a12      	ldr	r2, [pc, #72]	; (80028d4 <HAL_GPIO_Init+0x334>)
 800288a:	69bb      	ldr	r3, [r7, #24]
 800288c:	6013      	str	r3, [r2, #0]
  for(position = 0; position < GPIO_NUMBER; position++)
 800288e:	69fb      	ldr	r3, [r7, #28]
 8002890:	3301      	adds	r3, #1
 8002892:	61fb      	str	r3, [r7, #28]
 8002894:	69fb      	ldr	r3, [r7, #28]
 8002896:	2b0f      	cmp	r3, #15
 8002898:	f67f ae92 	bls.w	80025c0 <HAL_GPIO_Init+0x20>
      }
    }
  }
}
 800289c:	bf00      	nop
 800289e:	bf00      	nop
 80028a0:	3724      	adds	r7, #36	; 0x24
 80028a2:	46bd      	mov	sp, r7
 80028a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028a8:	4770      	bx	lr
 80028aa:	bf00      	nop
 80028ac:	40023800 	.word	0x40023800
 80028b0:	40013800 	.word	0x40013800
 80028b4:	40020000 	.word	0x40020000
 80028b8:	40020400 	.word	0x40020400
 80028bc:	40020800 	.word	0x40020800
 80028c0:	40020c00 	.word	0x40020c00
 80028c4:	40021000 	.word	0x40021000
 80028c8:	40021400 	.word	0x40021400
 80028cc:	40021800 	.word	0x40021800
 80028d0:	40021c00 	.word	0x40021c00
 80028d4:	40013c00 	.word	0x40013c00

080028d8 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80028d8:	b480      	push	{r7}
 80028da:	b083      	sub	sp, #12
 80028dc:	af00      	add	r7, sp, #0
 80028de:	6078      	str	r0, [r7, #4]
 80028e0:	460b      	mov	r3, r1
 80028e2:	807b      	strh	r3, [r7, #2]
 80028e4:	4613      	mov	r3, r2
 80028e6:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80028e8:	787b      	ldrb	r3, [r7, #1]
 80028ea:	2b00      	cmp	r3, #0
 80028ec:	d003      	beq.n	80028f6 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80028ee:	887a      	ldrh	r2, [r7, #2]
 80028f0:	687b      	ldr	r3, [r7, #4]
 80028f2:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
  }
}
 80028f4:	e003      	b.n	80028fe <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
 80028f6:	887b      	ldrh	r3, [r7, #2]
 80028f8:	041a      	lsls	r2, r3, #16
 80028fa:	687b      	ldr	r3, [r7, #4]
 80028fc:	619a      	str	r2, [r3, #24]
}
 80028fe:	bf00      	nop
 8002900:	370c      	adds	r7, #12
 8002902:	46bd      	mov	sp, r7
 8002904:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002908:	4770      	bx	lr

0800290a <HAL_GPIO_TogglePin>:
  * @param  GPIOx Where x can be (A..I) to select the GPIO peripheral.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 800290a:	b480      	push	{r7}
 800290c:	b085      	sub	sp, #20
 800290e:	af00      	add	r7, sp, #0
 8002910:	6078      	str	r0, [r7, #4]
 8002912:	460b      	mov	r3, r1
 8002914:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8002916:	687b      	ldr	r3, [r7, #4]
 8002918:	695b      	ldr	r3, [r3, #20]
 800291a:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 800291c:	887a      	ldrh	r2, [r7, #2]
 800291e:	68fb      	ldr	r3, [r7, #12]
 8002920:	4013      	ands	r3, r2
 8002922:	041a      	lsls	r2, r3, #16
 8002924:	68fb      	ldr	r3, [r7, #12]
 8002926:	43d9      	mvns	r1, r3
 8002928:	887b      	ldrh	r3, [r7, #2]
 800292a:	400b      	ands	r3, r1
 800292c:	431a      	orrs	r2, r3
 800292e:	687b      	ldr	r3, [r7, #4]
 8002930:	619a      	str	r2, [r3, #24]
}
 8002932:	bf00      	nop
 8002934:	3714      	adds	r7, #20
 8002936:	46bd      	mov	sp, r7
 8002938:	f85d 7b04 	ldr.w	r7, [sp], #4
 800293c:	4770      	bx	lr
	...

08002940 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8002940:	b580      	push	{r7, lr}
 8002942:	b082      	sub	sp, #8
 8002944:	af00      	add	r7, sp, #0
 8002946:	4603      	mov	r3, r0
 8002948:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 800294a:	4b08      	ldr	r3, [pc, #32]	; (800296c <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 800294c:	695a      	ldr	r2, [r3, #20]
 800294e:	88fb      	ldrh	r3, [r7, #6]
 8002950:	4013      	ands	r3, r2
 8002952:	2b00      	cmp	r3, #0
 8002954:	d006      	beq.n	8002964 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8002956:	4a05      	ldr	r2, [pc, #20]	; (800296c <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8002958:	88fb      	ldrh	r3, [r7, #6]
 800295a:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 800295c:	88fb      	ldrh	r3, [r7, #6]
 800295e:	4618      	mov	r0, r3
 8002960:	f7fe fcc2 	bl	80012e8 <HAL_GPIO_EXTI_Callback>
  }
}
 8002964:	bf00      	nop
 8002966:	3708      	adds	r7, #8
 8002968:	46bd      	mov	sp, r7
 800296a:	bd80      	pop	{r7, pc}
 800296c:	40013c00 	.word	0x40013c00

08002970 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8002970:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002972:	b08f      	sub	sp, #60	; 0x3c
 8002974:	af0a      	add	r7, sp, #40	; 0x28
 8002976:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx;
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8002978:	687b      	ldr	r3, [r7, #4]
 800297a:	2b00      	cmp	r3, #0
 800297c:	d101      	bne.n	8002982 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 800297e:	2301      	movs	r3, #1
 8002980:	e116      	b.n	8002bb0 <HAL_PCD_Init+0x240>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  USBx = hpcd->Instance;
 8002982:	687b      	ldr	r3, [r7, #4]
 8002984:	681b      	ldr	r3, [r3, #0]
 8002986:	60bb      	str	r3, [r7, #8]

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8002988:	687b      	ldr	r3, [r7, #4]
 800298a:	f893 33bd 	ldrb.w	r3, [r3, #957]	; 0x3bd
 800298e:	b2db      	uxtb	r3, r3
 8002990:	2b00      	cmp	r3, #0
 8002992:	d106      	bne.n	80029a2 <HAL_PCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 8002994:	687b      	ldr	r3, [r7, #4]
 8002996:	2200      	movs	r2, #0
 8002998:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 800299c:	6878      	ldr	r0, [r7, #4]
 800299e:	f7ff fb55 	bl	800204c <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 80029a2:	687b      	ldr	r3, [r7, #4]
 80029a4:	2203      	movs	r2, #3
 80029a6:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd

  /* Disable DMA mode for FS instance */
  if ((USBx->CID & (0x1U << 8)) == 0U)
 80029aa:	68bb      	ldr	r3, [r7, #8]
 80029ac:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80029ae:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80029b2:	2b00      	cmp	r3, #0
 80029b4:	d102      	bne.n	80029bc <HAL_PCD_Init+0x4c>
  {
    hpcd->Init.dma_enable = 0U;
 80029b6:	687b      	ldr	r3, [r7, #4]
 80029b8:	2200      	movs	r2, #0
 80029ba:	611a      	str	r2, [r3, #16]
  }

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 80029bc:	687b      	ldr	r3, [r7, #4]
 80029be:	681b      	ldr	r3, [r3, #0]
 80029c0:	4618      	mov	r0, r3
 80029c2:	f003 ffb7 	bl	8006934 <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 80029c6:	687b      	ldr	r3, [r7, #4]
 80029c8:	681b      	ldr	r3, [r3, #0]
 80029ca:	603b      	str	r3, [r7, #0]
 80029cc:	687e      	ldr	r6, [r7, #4]
 80029ce:	466d      	mov	r5, sp
 80029d0:	f106 0410 	add.w	r4, r6, #16
 80029d4:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80029d6:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80029d8:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80029da:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80029dc:	e894 0003 	ldmia.w	r4, {r0, r1}
 80029e0:	e885 0003 	stmia.w	r5, {r0, r1}
 80029e4:	1d33      	adds	r3, r6, #4
 80029e6:	cb0e      	ldmia	r3, {r1, r2, r3}
 80029e8:	6838      	ldr	r0, [r7, #0]
 80029ea:	f003 ff1b 	bl	8006824 <USB_CoreInit>
 80029ee:	4603      	mov	r3, r0
 80029f0:	2b00      	cmp	r3, #0
 80029f2:	d005      	beq.n	8002a00 <HAL_PCD_Init+0x90>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 80029f4:	687b      	ldr	r3, [r7, #4]
 80029f6:	2202      	movs	r2, #2
 80029f8:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd
    return HAL_ERROR;
 80029fc:	2301      	movs	r3, #1
 80029fe:	e0d7      	b.n	8002bb0 <HAL_PCD_Init+0x240>
  }

  /* Force Device Mode*/
  (void)USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE);
 8002a00:	687b      	ldr	r3, [r7, #4]
 8002a02:	681b      	ldr	r3, [r3, #0]
 8002a04:	2100      	movs	r1, #0
 8002a06:	4618      	mov	r0, r3
 8002a08:	f003 ffa5 	bl	8006956 <USB_SetCurrentMode>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8002a0c:	2300      	movs	r3, #0
 8002a0e:	73fb      	strb	r3, [r7, #15]
 8002a10:	e04a      	b.n	8002aa8 <HAL_PCD_Init+0x138>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8002a12:	7bfa      	ldrb	r2, [r7, #15]
 8002a14:	6879      	ldr	r1, [r7, #4]
 8002a16:	4613      	mov	r3, r2
 8002a18:	00db      	lsls	r3, r3, #3
 8002a1a:	1a9b      	subs	r3, r3, r2
 8002a1c:	009b      	lsls	r3, r3, #2
 8002a1e:	440b      	add	r3, r1
 8002a20:	333d      	adds	r3, #61	; 0x3d
 8002a22:	2201      	movs	r2, #1
 8002a24:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 8002a26:	7bfa      	ldrb	r2, [r7, #15]
 8002a28:	6879      	ldr	r1, [r7, #4]
 8002a2a:	4613      	mov	r3, r2
 8002a2c:	00db      	lsls	r3, r3, #3
 8002a2e:	1a9b      	subs	r3, r3, r2
 8002a30:	009b      	lsls	r3, r3, #2
 8002a32:	440b      	add	r3, r1
 8002a34:	333c      	adds	r3, #60	; 0x3c
 8002a36:	7bfa      	ldrb	r2, [r7, #15]
 8002a38:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 8002a3a:	7bfa      	ldrb	r2, [r7, #15]
 8002a3c:	7bfb      	ldrb	r3, [r7, #15]
 8002a3e:	b298      	uxth	r0, r3
 8002a40:	6879      	ldr	r1, [r7, #4]
 8002a42:	4613      	mov	r3, r2
 8002a44:	00db      	lsls	r3, r3, #3
 8002a46:	1a9b      	subs	r3, r3, r2
 8002a48:	009b      	lsls	r3, r3, #2
 8002a4a:	440b      	add	r3, r1
 8002a4c:	3342      	adds	r3, #66	; 0x42
 8002a4e:	4602      	mov	r2, r0
 8002a50:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8002a52:	7bfa      	ldrb	r2, [r7, #15]
 8002a54:	6879      	ldr	r1, [r7, #4]
 8002a56:	4613      	mov	r3, r2
 8002a58:	00db      	lsls	r3, r3, #3
 8002a5a:	1a9b      	subs	r3, r3, r2
 8002a5c:	009b      	lsls	r3, r3, #2
 8002a5e:	440b      	add	r3, r1
 8002a60:	333f      	adds	r3, #63	; 0x3f
 8002a62:	2200      	movs	r2, #0
 8002a64:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 8002a66:	7bfa      	ldrb	r2, [r7, #15]
 8002a68:	6879      	ldr	r1, [r7, #4]
 8002a6a:	4613      	mov	r3, r2
 8002a6c:	00db      	lsls	r3, r3, #3
 8002a6e:	1a9b      	subs	r3, r3, r2
 8002a70:	009b      	lsls	r3, r3, #2
 8002a72:	440b      	add	r3, r1
 8002a74:	3344      	adds	r3, #68	; 0x44
 8002a76:	2200      	movs	r2, #0
 8002a78:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 8002a7a:	7bfa      	ldrb	r2, [r7, #15]
 8002a7c:	6879      	ldr	r1, [r7, #4]
 8002a7e:	4613      	mov	r3, r2
 8002a80:	00db      	lsls	r3, r3, #3
 8002a82:	1a9b      	subs	r3, r3, r2
 8002a84:	009b      	lsls	r3, r3, #2
 8002a86:	440b      	add	r3, r1
 8002a88:	3348      	adds	r3, #72	; 0x48
 8002a8a:	2200      	movs	r2, #0
 8002a8c:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 8002a8e:	7bfa      	ldrb	r2, [r7, #15]
 8002a90:	6879      	ldr	r1, [r7, #4]
 8002a92:	4613      	mov	r3, r2
 8002a94:	00db      	lsls	r3, r3, #3
 8002a96:	1a9b      	subs	r3, r3, r2
 8002a98:	009b      	lsls	r3, r3, #2
 8002a9a:	440b      	add	r3, r1
 8002a9c:	3350      	adds	r3, #80	; 0x50
 8002a9e:	2200      	movs	r2, #0
 8002aa0:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8002aa2:	7bfb      	ldrb	r3, [r7, #15]
 8002aa4:	3301      	adds	r3, #1
 8002aa6:	73fb      	strb	r3, [r7, #15]
 8002aa8:	7bfa      	ldrb	r2, [r7, #15]
 8002aaa:	687b      	ldr	r3, [r7, #4]
 8002aac:	685b      	ldr	r3, [r3, #4]
 8002aae:	429a      	cmp	r2, r3
 8002ab0:	d3af      	bcc.n	8002a12 <HAL_PCD_Init+0xa2>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8002ab2:	2300      	movs	r3, #0
 8002ab4:	73fb      	strb	r3, [r7, #15]
 8002ab6:	e044      	b.n	8002b42 <HAL_PCD_Init+0x1d2>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 8002ab8:	7bfa      	ldrb	r2, [r7, #15]
 8002aba:	6879      	ldr	r1, [r7, #4]
 8002abc:	4613      	mov	r3, r2
 8002abe:	00db      	lsls	r3, r3, #3
 8002ac0:	1a9b      	subs	r3, r3, r2
 8002ac2:	009b      	lsls	r3, r3, #2
 8002ac4:	440b      	add	r3, r1
 8002ac6:	f203 13fd 	addw	r3, r3, #509	; 0x1fd
 8002aca:	2200      	movs	r2, #0
 8002acc:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 8002ace:	7bfa      	ldrb	r2, [r7, #15]
 8002ad0:	6879      	ldr	r1, [r7, #4]
 8002ad2:	4613      	mov	r3, r2
 8002ad4:	00db      	lsls	r3, r3, #3
 8002ad6:	1a9b      	subs	r3, r3, r2
 8002ad8:	009b      	lsls	r3, r3, #2
 8002ada:	440b      	add	r3, r1
 8002adc:	f503 73fe 	add.w	r3, r3, #508	; 0x1fc
 8002ae0:	7bfa      	ldrb	r2, [r7, #15]
 8002ae2:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8002ae4:	7bfa      	ldrb	r2, [r7, #15]
 8002ae6:	6879      	ldr	r1, [r7, #4]
 8002ae8:	4613      	mov	r3, r2
 8002aea:	00db      	lsls	r3, r3, #3
 8002aec:	1a9b      	subs	r3, r3, r2
 8002aee:	009b      	lsls	r3, r3, #2
 8002af0:	440b      	add	r3, r1
 8002af2:	f203 13ff 	addw	r3, r3, #511	; 0x1ff
 8002af6:	2200      	movs	r2, #0
 8002af8:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 8002afa:	7bfa      	ldrb	r2, [r7, #15]
 8002afc:	6879      	ldr	r1, [r7, #4]
 8002afe:	4613      	mov	r3, r2
 8002b00:	00db      	lsls	r3, r3, #3
 8002b02:	1a9b      	subs	r3, r3, r2
 8002b04:	009b      	lsls	r3, r3, #2
 8002b06:	440b      	add	r3, r1
 8002b08:	f503 7301 	add.w	r3, r3, #516	; 0x204
 8002b0c:	2200      	movs	r2, #0
 8002b0e:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8002b10:	7bfa      	ldrb	r2, [r7, #15]
 8002b12:	6879      	ldr	r1, [r7, #4]
 8002b14:	4613      	mov	r3, r2
 8002b16:	00db      	lsls	r3, r3, #3
 8002b18:	1a9b      	subs	r3, r3, r2
 8002b1a:	009b      	lsls	r3, r3, #2
 8002b1c:	440b      	add	r3, r1
 8002b1e:	f503 7302 	add.w	r3, r3, #520	; 0x208
 8002b22:	2200      	movs	r2, #0
 8002b24:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 8002b26:	7bfa      	ldrb	r2, [r7, #15]
 8002b28:	6879      	ldr	r1, [r7, #4]
 8002b2a:	4613      	mov	r3, r2
 8002b2c:	00db      	lsls	r3, r3, #3
 8002b2e:	1a9b      	subs	r3, r3, r2
 8002b30:	009b      	lsls	r3, r3, #2
 8002b32:	440b      	add	r3, r1
 8002b34:	f503 7304 	add.w	r3, r3, #528	; 0x210
 8002b38:	2200      	movs	r2, #0
 8002b3a:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8002b3c:	7bfb      	ldrb	r3, [r7, #15]
 8002b3e:	3301      	adds	r3, #1
 8002b40:	73fb      	strb	r3, [r7, #15]
 8002b42:	7bfa      	ldrb	r2, [r7, #15]
 8002b44:	687b      	ldr	r3, [r7, #4]
 8002b46:	685b      	ldr	r3, [r3, #4]
 8002b48:	429a      	cmp	r2, r3
 8002b4a:	d3b5      	bcc.n	8002ab8 <HAL_PCD_Init+0x148>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8002b4c:	687b      	ldr	r3, [r7, #4]
 8002b4e:	681b      	ldr	r3, [r3, #0]
 8002b50:	603b      	str	r3, [r7, #0]
 8002b52:	687e      	ldr	r6, [r7, #4]
 8002b54:	466d      	mov	r5, sp
 8002b56:	f106 0410 	add.w	r4, r6, #16
 8002b5a:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8002b5c:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8002b5e:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8002b60:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8002b62:	e894 0003 	ldmia.w	r4, {r0, r1}
 8002b66:	e885 0003 	stmia.w	r5, {r0, r1}
 8002b6a:	1d33      	adds	r3, r6, #4
 8002b6c:	cb0e      	ldmia	r3, {r1, r2, r3}
 8002b6e:	6838      	ldr	r0, [r7, #0]
 8002b70:	f003 ff3e 	bl	80069f0 <USB_DevInit>
 8002b74:	4603      	mov	r3, r0
 8002b76:	2b00      	cmp	r3, #0
 8002b78:	d005      	beq.n	8002b86 <HAL_PCD_Init+0x216>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8002b7a:	687b      	ldr	r3, [r7, #4]
 8002b7c:	2202      	movs	r2, #2
 8002b7e:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd
    return HAL_ERROR;
 8002b82:	2301      	movs	r3, #1
 8002b84:	e014      	b.n	8002bb0 <HAL_PCD_Init+0x240>
  }

  hpcd->USB_Address = 0U;
 8002b86:	687b      	ldr	r3, [r7, #4]
 8002b88:	2200      	movs	r2, #0
 8002b8a:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  hpcd->State = HAL_PCD_STATE_READY;
 8002b8e:	687b      	ldr	r3, [r7, #4]
 8002b90:	2201      	movs	r2, #1
 8002b92:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd

  /* Activate LPM */
  if (hpcd->Init.lpm_enable == 1U)
 8002b96:	687b      	ldr	r3, [r7, #4]
 8002b98:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002b9a:	2b01      	cmp	r3, #1
 8002b9c:	d102      	bne.n	8002ba4 <HAL_PCD_Init+0x234>
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
 8002b9e:	6878      	ldr	r0, [r7, #4]
 8002ba0:	f000 f80a 	bl	8002bb8 <HAL_PCDEx_ActivateLPM>
  }

  (void)USB_DevDisconnect(hpcd->Instance);
 8002ba4:	687b      	ldr	r3, [r7, #4]
 8002ba6:	681b      	ldr	r3, [r3, #0]
 8002ba8:	4618      	mov	r0, r3
 8002baa:	f004 f908 	bl	8006dbe <USB_DevDisconnect>

  return HAL_OK;
 8002bae:	2300      	movs	r3, #0
}
 8002bb0:	4618      	mov	r0, r3
 8002bb2:	3714      	adds	r7, #20
 8002bb4:	46bd      	mov	sp, r7
 8002bb6:	bdf0      	pop	{r4, r5, r6, r7, pc}

08002bb8 <HAL_PCDEx_ActivateLPM>:
  * @brief  Activate LPM feature.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateLPM(PCD_HandleTypeDef *hpcd)
{
 8002bb8:	b480      	push	{r7}
 8002bba:	b085      	sub	sp, #20
 8002bbc:	af00      	add	r7, sp, #0
 8002bbe:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8002bc0:	687b      	ldr	r3, [r7, #4]
 8002bc2:	681b      	ldr	r3, [r3, #0]
 8002bc4:	60fb      	str	r3, [r7, #12]

  hpcd->lpm_active = 1U;
 8002bc6:	687b      	ldr	r3, [r7, #4]
 8002bc8:	2201      	movs	r2, #1
 8002bca:	f8c3 23fc 	str.w	r2, [r3, #1020]	; 0x3fc
  hpcd->LPM_State = LPM_L0;
 8002bce:	687b      	ldr	r3, [r7, #4]
 8002bd0:	2200      	movs	r2, #0
 8002bd2:	f883 23f4 	strb.w	r2, [r3, #1012]	; 0x3f4
  USBx->GINTMSK |= USB_OTG_GINTMSK_LPMINTM;
 8002bd6:	68fb      	ldr	r3, [r7, #12]
 8002bd8:	699b      	ldr	r3, [r3, #24]
 8002bda:	f043 6200 	orr.w	r2, r3, #134217728	; 0x8000000
 8002bde:	68fb      	ldr	r3, [r7, #12]
 8002be0:	619a      	str	r2, [r3, #24]
  USBx->GLPMCFG |= (USB_OTG_GLPMCFG_LPMEN | USB_OTG_GLPMCFG_LPMACK | USB_OTG_GLPMCFG_ENBESL);
 8002be2:	68fb      	ldr	r3, [r7, #12]
 8002be4:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8002be6:	4b05      	ldr	r3, [pc, #20]	; (8002bfc <HAL_PCDEx_ActivateLPM+0x44>)
 8002be8:	4313      	orrs	r3, r2
 8002bea:	68fa      	ldr	r2, [r7, #12]
 8002bec:	6553      	str	r3, [r2, #84]	; 0x54

  return HAL_OK;
 8002bee:	2300      	movs	r3, #0
}
 8002bf0:	4618      	mov	r0, r3
 8002bf2:	3714      	adds	r7, #20
 8002bf4:	46bd      	mov	sp, r7
 8002bf6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bfa:	4770      	bx	lr
 8002bfc:	10000003 	.word	0x10000003

08002c00 <HAL_PWR_EnableBkUpAccess>:
  * @note If the HSE divided by 2, 3, ..31 is used as the RTC clock, the 
  *         Backup Domain Access should be kept enabled.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 8002c00:	b480      	push	{r7}
 8002c02:	af00      	add	r7, sp, #0
  /* Enable access to RTC and backup registers */
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8002c04:	4b05      	ldr	r3, [pc, #20]	; (8002c1c <HAL_PWR_EnableBkUpAccess+0x1c>)
 8002c06:	681b      	ldr	r3, [r3, #0]
 8002c08:	4a04      	ldr	r2, [pc, #16]	; (8002c1c <HAL_PWR_EnableBkUpAccess+0x1c>)
 8002c0a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002c0e:	6013      	str	r3, [r2, #0]
}
 8002c10:	bf00      	nop
 8002c12:	46bd      	mov	sp, r7
 8002c14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c18:	4770      	bx	lr
 8002c1a:	bf00      	nop
 8002c1c:	40007000 	.word	0x40007000

08002c20 <HAL_PWREx_EnableOverDrive>:
  *         During the Over-drive switch activation, no peripheral clocks should be enabled.   
  *         The peripheral clocks must be enabled once the Over-drive mode is activated.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
 8002c20:	b580      	push	{r7, lr}
 8002c22:	b082      	sub	sp, #8
 8002c24:	af00      	add	r7, sp, #0
  uint32_t tickstart = 0;
 8002c26:	2300      	movs	r3, #0
 8002c28:	607b      	str	r3, [r7, #4]

  __HAL_RCC_PWR_CLK_ENABLE();
 8002c2a:	4b23      	ldr	r3, [pc, #140]	; (8002cb8 <HAL_PWREx_EnableOverDrive+0x98>)
 8002c2c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002c2e:	4a22      	ldr	r2, [pc, #136]	; (8002cb8 <HAL_PWREx_EnableOverDrive+0x98>)
 8002c30:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002c34:	6413      	str	r3, [r2, #64]	; 0x40
 8002c36:	4b20      	ldr	r3, [pc, #128]	; (8002cb8 <HAL_PWREx_EnableOverDrive+0x98>)
 8002c38:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002c3a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002c3e:	603b      	str	r3, [r7, #0]
 8002c40:	683b      	ldr	r3, [r7, #0]
  
  /* Enable the Over-drive to extend the clock frequency to 216 MHz */
  __HAL_PWR_OVERDRIVE_ENABLE();
 8002c42:	4b1e      	ldr	r3, [pc, #120]	; (8002cbc <HAL_PWREx_EnableOverDrive+0x9c>)
 8002c44:	681b      	ldr	r3, [r3, #0]
 8002c46:	4a1d      	ldr	r2, [pc, #116]	; (8002cbc <HAL_PWREx_EnableOverDrive+0x9c>)
 8002c48:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002c4c:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8002c4e:	f7ff fad3 	bl	80021f8 <HAL_GetTick>
 8002c52:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8002c54:	e009      	b.n	8002c6a <HAL_PWREx_EnableOverDrive+0x4a>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8002c56:	f7ff facf 	bl	80021f8 <HAL_GetTick>
 8002c5a:	4602      	mov	r2, r0
 8002c5c:	687b      	ldr	r3, [r7, #4]
 8002c5e:	1ad3      	subs	r3, r2, r3
 8002c60:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8002c64:	d901      	bls.n	8002c6a <HAL_PWREx_EnableOverDrive+0x4a>
    {
      return HAL_TIMEOUT;
 8002c66:	2303      	movs	r3, #3
 8002c68:	e022      	b.n	8002cb0 <HAL_PWREx_EnableOverDrive+0x90>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8002c6a:	4b14      	ldr	r3, [pc, #80]	; (8002cbc <HAL_PWREx_EnableOverDrive+0x9c>)
 8002c6c:	685b      	ldr	r3, [r3, #4]
 8002c6e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002c72:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002c76:	d1ee      	bne.n	8002c56 <HAL_PWREx_EnableOverDrive+0x36>
    }
  }
  
  /* Enable the Over-drive switch */
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 8002c78:	4b10      	ldr	r3, [pc, #64]	; (8002cbc <HAL_PWREx_EnableOverDrive+0x9c>)
 8002c7a:	681b      	ldr	r3, [r3, #0]
 8002c7c:	4a0f      	ldr	r2, [pc, #60]	; (8002cbc <HAL_PWREx_EnableOverDrive+0x9c>)
 8002c7e:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002c82:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8002c84:	f7ff fab8 	bl	80021f8 <HAL_GetTick>
 8002c88:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8002c8a:	e009      	b.n	8002ca0 <HAL_PWREx_EnableOverDrive+0x80>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8002c8c:	f7ff fab4 	bl	80021f8 <HAL_GetTick>
 8002c90:	4602      	mov	r2, r0
 8002c92:	687b      	ldr	r3, [r7, #4]
 8002c94:	1ad3      	subs	r3, r2, r3
 8002c96:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8002c9a:	d901      	bls.n	8002ca0 <HAL_PWREx_EnableOverDrive+0x80>
    {
      return HAL_TIMEOUT;
 8002c9c:	2303      	movs	r3, #3
 8002c9e:	e007      	b.n	8002cb0 <HAL_PWREx_EnableOverDrive+0x90>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8002ca0:	4b06      	ldr	r3, [pc, #24]	; (8002cbc <HAL_PWREx_EnableOverDrive+0x9c>)
 8002ca2:	685b      	ldr	r3, [r3, #4]
 8002ca4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002ca8:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8002cac:	d1ee      	bne.n	8002c8c <HAL_PWREx_EnableOverDrive+0x6c>
    }
  } 
  return HAL_OK;
 8002cae:	2300      	movs	r3, #0
}
 8002cb0:	4618      	mov	r0, r3
 8002cb2:	3708      	adds	r7, #8
 8002cb4:	46bd      	mov	sp, r7
 8002cb6:	bd80      	pop	{r7, pc}
 8002cb8:	40023800 	.word	0x40023800
 8002cbc:	40007000 	.word	0x40007000

08002cc0 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002cc0:	b580      	push	{r7, lr}
 8002cc2:	b086      	sub	sp, #24
 8002cc4:	af00      	add	r7, sp, #0
 8002cc6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  FlagStatus pwrclkchanged = RESET;
 8002cc8:	2300      	movs	r3, #0
 8002cca:	75fb      	strb	r3, [r7, #23]

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8002ccc:	687b      	ldr	r3, [r7, #4]
 8002cce:	2b00      	cmp	r3, #0
 8002cd0:	d101      	bne.n	8002cd6 <HAL_RCC_OscConfig+0x16>
  {
    return HAL_ERROR;
 8002cd2:	2301      	movs	r3, #1
 8002cd4:	e291      	b.n	80031fa <HAL_RCC_OscConfig+0x53a>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002cd6:	687b      	ldr	r3, [r7, #4]
 8002cd8:	681b      	ldr	r3, [r3, #0]
 8002cda:	f003 0301 	and.w	r3, r3, #1
 8002cde:	2b00      	cmp	r3, #0
 8002ce0:	f000 8087 	beq.w	8002df2 <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL, It can not be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8002ce4:	4b96      	ldr	r3, [pc, #600]	; (8002f40 <HAL_RCC_OscConfig+0x280>)
 8002ce6:	689b      	ldr	r3, [r3, #8]
 8002ce8:	f003 030c 	and.w	r3, r3, #12
 8002cec:	2b04      	cmp	r3, #4
 8002cee:	d00c      	beq.n	8002d0a <HAL_RCC_OscConfig+0x4a>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002cf0:	4b93      	ldr	r3, [pc, #588]	; (8002f40 <HAL_RCC_OscConfig+0x280>)
 8002cf2:	689b      	ldr	r3, [r3, #8]
 8002cf4:	f003 030c 	and.w	r3, r3, #12
 8002cf8:	2b08      	cmp	r3, #8
 8002cfa:	d112      	bne.n	8002d22 <HAL_RCC_OscConfig+0x62>
 8002cfc:	4b90      	ldr	r3, [pc, #576]	; (8002f40 <HAL_RCC_OscConfig+0x280>)
 8002cfe:	685b      	ldr	r3, [r3, #4]
 8002d00:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002d04:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8002d08:	d10b      	bne.n	8002d22 <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002d0a:	4b8d      	ldr	r3, [pc, #564]	; (8002f40 <HAL_RCC_OscConfig+0x280>)
 8002d0c:	681b      	ldr	r3, [r3, #0]
 8002d0e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002d12:	2b00      	cmp	r3, #0
 8002d14:	d06c      	beq.n	8002df0 <HAL_RCC_OscConfig+0x130>
 8002d16:	687b      	ldr	r3, [r7, #4]
 8002d18:	685b      	ldr	r3, [r3, #4]
 8002d1a:	2b00      	cmp	r3, #0
 8002d1c:	d168      	bne.n	8002df0 <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 8002d1e:	2301      	movs	r3, #1
 8002d20:	e26b      	b.n	80031fa <HAL_RCC_OscConfig+0x53a>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002d22:	687b      	ldr	r3, [r7, #4]
 8002d24:	685b      	ldr	r3, [r3, #4]
 8002d26:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002d2a:	d106      	bne.n	8002d3a <HAL_RCC_OscConfig+0x7a>
 8002d2c:	4b84      	ldr	r3, [pc, #528]	; (8002f40 <HAL_RCC_OscConfig+0x280>)
 8002d2e:	681b      	ldr	r3, [r3, #0]
 8002d30:	4a83      	ldr	r2, [pc, #524]	; (8002f40 <HAL_RCC_OscConfig+0x280>)
 8002d32:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002d36:	6013      	str	r3, [r2, #0]
 8002d38:	e02e      	b.n	8002d98 <HAL_RCC_OscConfig+0xd8>
 8002d3a:	687b      	ldr	r3, [r7, #4]
 8002d3c:	685b      	ldr	r3, [r3, #4]
 8002d3e:	2b00      	cmp	r3, #0
 8002d40:	d10c      	bne.n	8002d5c <HAL_RCC_OscConfig+0x9c>
 8002d42:	4b7f      	ldr	r3, [pc, #508]	; (8002f40 <HAL_RCC_OscConfig+0x280>)
 8002d44:	681b      	ldr	r3, [r3, #0]
 8002d46:	4a7e      	ldr	r2, [pc, #504]	; (8002f40 <HAL_RCC_OscConfig+0x280>)
 8002d48:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002d4c:	6013      	str	r3, [r2, #0]
 8002d4e:	4b7c      	ldr	r3, [pc, #496]	; (8002f40 <HAL_RCC_OscConfig+0x280>)
 8002d50:	681b      	ldr	r3, [r3, #0]
 8002d52:	4a7b      	ldr	r2, [pc, #492]	; (8002f40 <HAL_RCC_OscConfig+0x280>)
 8002d54:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002d58:	6013      	str	r3, [r2, #0]
 8002d5a:	e01d      	b.n	8002d98 <HAL_RCC_OscConfig+0xd8>
 8002d5c:	687b      	ldr	r3, [r7, #4]
 8002d5e:	685b      	ldr	r3, [r3, #4]
 8002d60:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8002d64:	d10c      	bne.n	8002d80 <HAL_RCC_OscConfig+0xc0>
 8002d66:	4b76      	ldr	r3, [pc, #472]	; (8002f40 <HAL_RCC_OscConfig+0x280>)
 8002d68:	681b      	ldr	r3, [r3, #0]
 8002d6a:	4a75      	ldr	r2, [pc, #468]	; (8002f40 <HAL_RCC_OscConfig+0x280>)
 8002d6c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002d70:	6013      	str	r3, [r2, #0]
 8002d72:	4b73      	ldr	r3, [pc, #460]	; (8002f40 <HAL_RCC_OscConfig+0x280>)
 8002d74:	681b      	ldr	r3, [r3, #0]
 8002d76:	4a72      	ldr	r2, [pc, #456]	; (8002f40 <HAL_RCC_OscConfig+0x280>)
 8002d78:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002d7c:	6013      	str	r3, [r2, #0]
 8002d7e:	e00b      	b.n	8002d98 <HAL_RCC_OscConfig+0xd8>
 8002d80:	4b6f      	ldr	r3, [pc, #444]	; (8002f40 <HAL_RCC_OscConfig+0x280>)
 8002d82:	681b      	ldr	r3, [r3, #0]
 8002d84:	4a6e      	ldr	r2, [pc, #440]	; (8002f40 <HAL_RCC_OscConfig+0x280>)
 8002d86:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002d8a:	6013      	str	r3, [r2, #0]
 8002d8c:	4b6c      	ldr	r3, [pc, #432]	; (8002f40 <HAL_RCC_OscConfig+0x280>)
 8002d8e:	681b      	ldr	r3, [r3, #0]
 8002d90:	4a6b      	ldr	r2, [pc, #428]	; (8002f40 <HAL_RCC_OscConfig+0x280>)
 8002d92:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002d96:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002d98:	687b      	ldr	r3, [r7, #4]
 8002d9a:	685b      	ldr	r3, [r3, #4]
 8002d9c:	2b00      	cmp	r3, #0
 8002d9e:	d013      	beq.n	8002dc8 <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002da0:	f7ff fa2a 	bl	80021f8 <HAL_GetTick>
 8002da4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002da6:	e008      	b.n	8002dba <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002da8:	f7ff fa26 	bl	80021f8 <HAL_GetTick>
 8002dac:	4602      	mov	r2, r0
 8002dae:	693b      	ldr	r3, [r7, #16]
 8002db0:	1ad3      	subs	r3, r2, r3
 8002db2:	2b64      	cmp	r3, #100	; 0x64
 8002db4:	d901      	bls.n	8002dba <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8002db6:	2303      	movs	r3, #3
 8002db8:	e21f      	b.n	80031fa <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002dba:	4b61      	ldr	r3, [pc, #388]	; (8002f40 <HAL_RCC_OscConfig+0x280>)
 8002dbc:	681b      	ldr	r3, [r3, #0]
 8002dbe:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002dc2:	2b00      	cmp	r3, #0
 8002dc4:	d0f0      	beq.n	8002da8 <HAL_RCC_OscConfig+0xe8>
 8002dc6:	e014      	b.n	8002df2 <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002dc8:	f7ff fa16 	bl	80021f8 <HAL_GetTick>
 8002dcc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002dce:	e008      	b.n	8002de2 <HAL_RCC_OscConfig+0x122>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002dd0:	f7ff fa12 	bl	80021f8 <HAL_GetTick>
 8002dd4:	4602      	mov	r2, r0
 8002dd6:	693b      	ldr	r3, [r7, #16]
 8002dd8:	1ad3      	subs	r3, r2, r3
 8002dda:	2b64      	cmp	r3, #100	; 0x64
 8002ddc:	d901      	bls.n	8002de2 <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 8002dde:	2303      	movs	r3, #3
 8002de0:	e20b      	b.n	80031fa <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002de2:	4b57      	ldr	r3, [pc, #348]	; (8002f40 <HAL_RCC_OscConfig+0x280>)
 8002de4:	681b      	ldr	r3, [r3, #0]
 8002de6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002dea:	2b00      	cmp	r3, #0
 8002dec:	d1f0      	bne.n	8002dd0 <HAL_RCC_OscConfig+0x110>
 8002dee:	e000      	b.n	8002df2 <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002df0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002df2:	687b      	ldr	r3, [r7, #4]
 8002df4:	681b      	ldr	r3, [r3, #0]
 8002df6:	f003 0302 	and.w	r3, r3, #2
 8002dfa:	2b00      	cmp	r3, #0
 8002dfc:	d069      	beq.n	8002ed2 <HAL_RCC_OscConfig+0x212>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8002dfe:	4b50      	ldr	r3, [pc, #320]	; (8002f40 <HAL_RCC_OscConfig+0x280>)
 8002e00:	689b      	ldr	r3, [r3, #8]
 8002e02:	f003 030c 	and.w	r3, r3, #12
 8002e06:	2b00      	cmp	r3, #0
 8002e08:	d00b      	beq.n	8002e22 <HAL_RCC_OscConfig+0x162>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002e0a:	4b4d      	ldr	r3, [pc, #308]	; (8002f40 <HAL_RCC_OscConfig+0x280>)
 8002e0c:	689b      	ldr	r3, [r3, #8]
 8002e0e:	f003 030c 	and.w	r3, r3, #12
 8002e12:	2b08      	cmp	r3, #8
 8002e14:	d11c      	bne.n	8002e50 <HAL_RCC_OscConfig+0x190>
 8002e16:	4b4a      	ldr	r3, [pc, #296]	; (8002f40 <HAL_RCC_OscConfig+0x280>)
 8002e18:	685b      	ldr	r3, [r3, #4]
 8002e1a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002e1e:	2b00      	cmp	r3, #0
 8002e20:	d116      	bne.n	8002e50 <HAL_RCC_OscConfig+0x190>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002e22:	4b47      	ldr	r3, [pc, #284]	; (8002f40 <HAL_RCC_OscConfig+0x280>)
 8002e24:	681b      	ldr	r3, [r3, #0]
 8002e26:	f003 0302 	and.w	r3, r3, #2
 8002e2a:	2b00      	cmp	r3, #0
 8002e2c:	d005      	beq.n	8002e3a <HAL_RCC_OscConfig+0x17a>
 8002e2e:	687b      	ldr	r3, [r7, #4]
 8002e30:	68db      	ldr	r3, [r3, #12]
 8002e32:	2b01      	cmp	r3, #1
 8002e34:	d001      	beq.n	8002e3a <HAL_RCC_OscConfig+0x17a>
      {
        return HAL_ERROR;
 8002e36:	2301      	movs	r3, #1
 8002e38:	e1df      	b.n	80031fa <HAL_RCC_OscConfig+0x53a>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002e3a:	4b41      	ldr	r3, [pc, #260]	; (8002f40 <HAL_RCC_OscConfig+0x280>)
 8002e3c:	681b      	ldr	r3, [r3, #0]
 8002e3e:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002e42:	687b      	ldr	r3, [r7, #4]
 8002e44:	691b      	ldr	r3, [r3, #16]
 8002e46:	00db      	lsls	r3, r3, #3
 8002e48:	493d      	ldr	r1, [pc, #244]	; (8002f40 <HAL_RCC_OscConfig+0x280>)
 8002e4a:	4313      	orrs	r3, r2
 8002e4c:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002e4e:	e040      	b.n	8002ed2 <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8002e50:	687b      	ldr	r3, [r7, #4]
 8002e52:	68db      	ldr	r3, [r3, #12]
 8002e54:	2b00      	cmp	r3, #0
 8002e56:	d023      	beq.n	8002ea0 <HAL_RCC_OscConfig+0x1e0>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002e58:	4b39      	ldr	r3, [pc, #228]	; (8002f40 <HAL_RCC_OscConfig+0x280>)
 8002e5a:	681b      	ldr	r3, [r3, #0]
 8002e5c:	4a38      	ldr	r2, [pc, #224]	; (8002f40 <HAL_RCC_OscConfig+0x280>)
 8002e5e:	f043 0301 	orr.w	r3, r3, #1
 8002e62:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002e64:	f7ff f9c8 	bl	80021f8 <HAL_GetTick>
 8002e68:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002e6a:	e008      	b.n	8002e7e <HAL_RCC_OscConfig+0x1be>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002e6c:	f7ff f9c4 	bl	80021f8 <HAL_GetTick>
 8002e70:	4602      	mov	r2, r0
 8002e72:	693b      	ldr	r3, [r7, #16]
 8002e74:	1ad3      	subs	r3, r2, r3
 8002e76:	2b02      	cmp	r3, #2
 8002e78:	d901      	bls.n	8002e7e <HAL_RCC_OscConfig+0x1be>
          {
            return HAL_TIMEOUT;
 8002e7a:	2303      	movs	r3, #3
 8002e7c:	e1bd      	b.n	80031fa <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002e7e:	4b30      	ldr	r3, [pc, #192]	; (8002f40 <HAL_RCC_OscConfig+0x280>)
 8002e80:	681b      	ldr	r3, [r3, #0]
 8002e82:	f003 0302 	and.w	r3, r3, #2
 8002e86:	2b00      	cmp	r3, #0
 8002e88:	d0f0      	beq.n	8002e6c <HAL_RCC_OscConfig+0x1ac>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002e8a:	4b2d      	ldr	r3, [pc, #180]	; (8002f40 <HAL_RCC_OscConfig+0x280>)
 8002e8c:	681b      	ldr	r3, [r3, #0]
 8002e8e:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002e92:	687b      	ldr	r3, [r7, #4]
 8002e94:	691b      	ldr	r3, [r3, #16]
 8002e96:	00db      	lsls	r3, r3, #3
 8002e98:	4929      	ldr	r1, [pc, #164]	; (8002f40 <HAL_RCC_OscConfig+0x280>)
 8002e9a:	4313      	orrs	r3, r2
 8002e9c:	600b      	str	r3, [r1, #0]
 8002e9e:	e018      	b.n	8002ed2 <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002ea0:	4b27      	ldr	r3, [pc, #156]	; (8002f40 <HAL_RCC_OscConfig+0x280>)
 8002ea2:	681b      	ldr	r3, [r3, #0]
 8002ea4:	4a26      	ldr	r2, [pc, #152]	; (8002f40 <HAL_RCC_OscConfig+0x280>)
 8002ea6:	f023 0301 	bic.w	r3, r3, #1
 8002eaa:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002eac:	f7ff f9a4 	bl	80021f8 <HAL_GetTick>
 8002eb0:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002eb2:	e008      	b.n	8002ec6 <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002eb4:	f7ff f9a0 	bl	80021f8 <HAL_GetTick>
 8002eb8:	4602      	mov	r2, r0
 8002eba:	693b      	ldr	r3, [r7, #16]
 8002ebc:	1ad3      	subs	r3, r2, r3
 8002ebe:	2b02      	cmp	r3, #2
 8002ec0:	d901      	bls.n	8002ec6 <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 8002ec2:	2303      	movs	r3, #3
 8002ec4:	e199      	b.n	80031fa <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002ec6:	4b1e      	ldr	r3, [pc, #120]	; (8002f40 <HAL_RCC_OscConfig+0x280>)
 8002ec8:	681b      	ldr	r3, [r3, #0]
 8002eca:	f003 0302 	and.w	r3, r3, #2
 8002ece:	2b00      	cmp	r3, #0
 8002ed0:	d1f0      	bne.n	8002eb4 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002ed2:	687b      	ldr	r3, [r7, #4]
 8002ed4:	681b      	ldr	r3, [r3, #0]
 8002ed6:	f003 0308 	and.w	r3, r3, #8
 8002eda:	2b00      	cmp	r3, #0
 8002edc:	d038      	beq.n	8002f50 <HAL_RCC_OscConfig+0x290>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8002ede:	687b      	ldr	r3, [r7, #4]
 8002ee0:	695b      	ldr	r3, [r3, #20]
 8002ee2:	2b00      	cmp	r3, #0
 8002ee4:	d019      	beq.n	8002f1a <HAL_RCC_OscConfig+0x25a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002ee6:	4b16      	ldr	r3, [pc, #88]	; (8002f40 <HAL_RCC_OscConfig+0x280>)
 8002ee8:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002eea:	4a15      	ldr	r2, [pc, #84]	; (8002f40 <HAL_RCC_OscConfig+0x280>)
 8002eec:	f043 0301 	orr.w	r3, r3, #1
 8002ef0:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002ef2:	f7ff f981 	bl	80021f8 <HAL_GetTick>
 8002ef6:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002ef8:	e008      	b.n	8002f0c <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002efa:	f7ff f97d 	bl	80021f8 <HAL_GetTick>
 8002efe:	4602      	mov	r2, r0
 8002f00:	693b      	ldr	r3, [r7, #16]
 8002f02:	1ad3      	subs	r3, r2, r3
 8002f04:	2b02      	cmp	r3, #2
 8002f06:	d901      	bls.n	8002f0c <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8002f08:	2303      	movs	r3, #3
 8002f0a:	e176      	b.n	80031fa <HAL_RCC_OscConfig+0x53a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002f0c:	4b0c      	ldr	r3, [pc, #48]	; (8002f40 <HAL_RCC_OscConfig+0x280>)
 8002f0e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002f10:	f003 0302 	and.w	r3, r3, #2
 8002f14:	2b00      	cmp	r3, #0
 8002f16:	d0f0      	beq.n	8002efa <HAL_RCC_OscConfig+0x23a>
 8002f18:	e01a      	b.n	8002f50 <HAL_RCC_OscConfig+0x290>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002f1a:	4b09      	ldr	r3, [pc, #36]	; (8002f40 <HAL_RCC_OscConfig+0x280>)
 8002f1c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002f1e:	4a08      	ldr	r2, [pc, #32]	; (8002f40 <HAL_RCC_OscConfig+0x280>)
 8002f20:	f023 0301 	bic.w	r3, r3, #1
 8002f24:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002f26:	f7ff f967 	bl	80021f8 <HAL_GetTick>
 8002f2a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002f2c:	e00a      	b.n	8002f44 <HAL_RCC_OscConfig+0x284>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002f2e:	f7ff f963 	bl	80021f8 <HAL_GetTick>
 8002f32:	4602      	mov	r2, r0
 8002f34:	693b      	ldr	r3, [r7, #16]
 8002f36:	1ad3      	subs	r3, r2, r3
 8002f38:	2b02      	cmp	r3, #2
 8002f3a:	d903      	bls.n	8002f44 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 8002f3c:	2303      	movs	r3, #3
 8002f3e:	e15c      	b.n	80031fa <HAL_RCC_OscConfig+0x53a>
 8002f40:	40023800 	.word	0x40023800
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002f44:	4b91      	ldr	r3, [pc, #580]	; (800318c <HAL_RCC_OscConfig+0x4cc>)
 8002f46:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002f48:	f003 0302 	and.w	r3, r3, #2
 8002f4c:	2b00      	cmp	r3, #0
 8002f4e:	d1ee      	bne.n	8002f2e <HAL_RCC_OscConfig+0x26e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002f50:	687b      	ldr	r3, [r7, #4]
 8002f52:	681b      	ldr	r3, [r3, #0]
 8002f54:	f003 0304 	and.w	r3, r3, #4
 8002f58:	2b00      	cmp	r3, #0
 8002f5a:	f000 80a4 	beq.w	80030a6 <HAL_RCC_OscConfig+0x3e6>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002f5e:	4b8b      	ldr	r3, [pc, #556]	; (800318c <HAL_RCC_OscConfig+0x4cc>)
 8002f60:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002f62:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002f66:	2b00      	cmp	r3, #0
 8002f68:	d10d      	bne.n	8002f86 <HAL_RCC_OscConfig+0x2c6>
    {
      /* Enable Power Clock*/
      __HAL_RCC_PWR_CLK_ENABLE();
 8002f6a:	4b88      	ldr	r3, [pc, #544]	; (800318c <HAL_RCC_OscConfig+0x4cc>)
 8002f6c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002f6e:	4a87      	ldr	r2, [pc, #540]	; (800318c <HAL_RCC_OscConfig+0x4cc>)
 8002f70:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002f74:	6413      	str	r3, [r2, #64]	; 0x40
 8002f76:	4b85      	ldr	r3, [pc, #532]	; (800318c <HAL_RCC_OscConfig+0x4cc>)
 8002f78:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002f7a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002f7e:	60bb      	str	r3, [r7, #8]
 8002f80:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002f82:	2301      	movs	r3, #1
 8002f84:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002f86:	4b82      	ldr	r3, [pc, #520]	; (8003190 <HAL_RCC_OscConfig+0x4d0>)
 8002f88:	681b      	ldr	r3, [r3, #0]
 8002f8a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002f8e:	2b00      	cmp	r3, #0
 8002f90:	d118      	bne.n	8002fc4 <HAL_RCC_OscConfig+0x304>
    {
      /* Enable write access to Backup domain */
      PWR->CR1 |= PWR_CR1_DBP;
 8002f92:	4b7f      	ldr	r3, [pc, #508]	; (8003190 <HAL_RCC_OscConfig+0x4d0>)
 8002f94:	681b      	ldr	r3, [r3, #0]
 8002f96:	4a7e      	ldr	r2, [pc, #504]	; (8003190 <HAL_RCC_OscConfig+0x4d0>)
 8002f98:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002f9c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002f9e:	f7ff f92b 	bl	80021f8 <HAL_GetTick>
 8002fa2:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002fa4:	e008      	b.n	8002fb8 <HAL_RCC_OscConfig+0x2f8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002fa6:	f7ff f927 	bl	80021f8 <HAL_GetTick>
 8002faa:	4602      	mov	r2, r0
 8002fac:	693b      	ldr	r3, [r7, #16]
 8002fae:	1ad3      	subs	r3, r2, r3
 8002fb0:	2b64      	cmp	r3, #100	; 0x64
 8002fb2:	d901      	bls.n	8002fb8 <HAL_RCC_OscConfig+0x2f8>
        {
          return HAL_TIMEOUT;
 8002fb4:	2303      	movs	r3, #3
 8002fb6:	e120      	b.n	80031fa <HAL_RCC_OscConfig+0x53a>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002fb8:	4b75      	ldr	r3, [pc, #468]	; (8003190 <HAL_RCC_OscConfig+0x4d0>)
 8002fba:	681b      	ldr	r3, [r3, #0]
 8002fbc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002fc0:	2b00      	cmp	r3, #0
 8002fc2:	d0f0      	beq.n	8002fa6 <HAL_RCC_OscConfig+0x2e6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002fc4:	687b      	ldr	r3, [r7, #4]
 8002fc6:	689b      	ldr	r3, [r3, #8]
 8002fc8:	2b01      	cmp	r3, #1
 8002fca:	d106      	bne.n	8002fda <HAL_RCC_OscConfig+0x31a>
 8002fcc:	4b6f      	ldr	r3, [pc, #444]	; (800318c <HAL_RCC_OscConfig+0x4cc>)
 8002fce:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002fd0:	4a6e      	ldr	r2, [pc, #440]	; (800318c <HAL_RCC_OscConfig+0x4cc>)
 8002fd2:	f043 0301 	orr.w	r3, r3, #1
 8002fd6:	6713      	str	r3, [r2, #112]	; 0x70
 8002fd8:	e02d      	b.n	8003036 <HAL_RCC_OscConfig+0x376>
 8002fda:	687b      	ldr	r3, [r7, #4]
 8002fdc:	689b      	ldr	r3, [r3, #8]
 8002fde:	2b00      	cmp	r3, #0
 8002fe0:	d10c      	bne.n	8002ffc <HAL_RCC_OscConfig+0x33c>
 8002fe2:	4b6a      	ldr	r3, [pc, #424]	; (800318c <HAL_RCC_OscConfig+0x4cc>)
 8002fe4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002fe6:	4a69      	ldr	r2, [pc, #420]	; (800318c <HAL_RCC_OscConfig+0x4cc>)
 8002fe8:	f023 0301 	bic.w	r3, r3, #1
 8002fec:	6713      	str	r3, [r2, #112]	; 0x70
 8002fee:	4b67      	ldr	r3, [pc, #412]	; (800318c <HAL_RCC_OscConfig+0x4cc>)
 8002ff0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002ff2:	4a66      	ldr	r2, [pc, #408]	; (800318c <HAL_RCC_OscConfig+0x4cc>)
 8002ff4:	f023 0304 	bic.w	r3, r3, #4
 8002ff8:	6713      	str	r3, [r2, #112]	; 0x70
 8002ffa:	e01c      	b.n	8003036 <HAL_RCC_OscConfig+0x376>
 8002ffc:	687b      	ldr	r3, [r7, #4]
 8002ffe:	689b      	ldr	r3, [r3, #8]
 8003000:	2b05      	cmp	r3, #5
 8003002:	d10c      	bne.n	800301e <HAL_RCC_OscConfig+0x35e>
 8003004:	4b61      	ldr	r3, [pc, #388]	; (800318c <HAL_RCC_OscConfig+0x4cc>)
 8003006:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003008:	4a60      	ldr	r2, [pc, #384]	; (800318c <HAL_RCC_OscConfig+0x4cc>)
 800300a:	f043 0304 	orr.w	r3, r3, #4
 800300e:	6713      	str	r3, [r2, #112]	; 0x70
 8003010:	4b5e      	ldr	r3, [pc, #376]	; (800318c <HAL_RCC_OscConfig+0x4cc>)
 8003012:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003014:	4a5d      	ldr	r2, [pc, #372]	; (800318c <HAL_RCC_OscConfig+0x4cc>)
 8003016:	f043 0301 	orr.w	r3, r3, #1
 800301a:	6713      	str	r3, [r2, #112]	; 0x70
 800301c:	e00b      	b.n	8003036 <HAL_RCC_OscConfig+0x376>
 800301e:	4b5b      	ldr	r3, [pc, #364]	; (800318c <HAL_RCC_OscConfig+0x4cc>)
 8003020:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003022:	4a5a      	ldr	r2, [pc, #360]	; (800318c <HAL_RCC_OscConfig+0x4cc>)
 8003024:	f023 0301 	bic.w	r3, r3, #1
 8003028:	6713      	str	r3, [r2, #112]	; 0x70
 800302a:	4b58      	ldr	r3, [pc, #352]	; (800318c <HAL_RCC_OscConfig+0x4cc>)
 800302c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800302e:	4a57      	ldr	r2, [pc, #348]	; (800318c <HAL_RCC_OscConfig+0x4cc>)
 8003030:	f023 0304 	bic.w	r3, r3, #4
 8003034:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8003036:	687b      	ldr	r3, [r7, #4]
 8003038:	689b      	ldr	r3, [r3, #8]
 800303a:	2b00      	cmp	r3, #0
 800303c:	d015      	beq.n	800306a <HAL_RCC_OscConfig+0x3aa>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800303e:	f7ff f8db 	bl	80021f8 <HAL_GetTick>
 8003042:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003044:	e00a      	b.n	800305c <HAL_RCC_OscConfig+0x39c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003046:	f7ff f8d7 	bl	80021f8 <HAL_GetTick>
 800304a:	4602      	mov	r2, r0
 800304c:	693b      	ldr	r3, [r7, #16]
 800304e:	1ad3      	subs	r3, r2, r3
 8003050:	f241 3288 	movw	r2, #5000	; 0x1388
 8003054:	4293      	cmp	r3, r2
 8003056:	d901      	bls.n	800305c <HAL_RCC_OscConfig+0x39c>
        {
          return HAL_TIMEOUT;
 8003058:	2303      	movs	r3, #3
 800305a:	e0ce      	b.n	80031fa <HAL_RCC_OscConfig+0x53a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800305c:	4b4b      	ldr	r3, [pc, #300]	; (800318c <HAL_RCC_OscConfig+0x4cc>)
 800305e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003060:	f003 0302 	and.w	r3, r3, #2
 8003064:	2b00      	cmp	r3, #0
 8003066:	d0ee      	beq.n	8003046 <HAL_RCC_OscConfig+0x386>
 8003068:	e014      	b.n	8003094 <HAL_RCC_OscConfig+0x3d4>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800306a:	f7ff f8c5 	bl	80021f8 <HAL_GetTick>
 800306e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003070:	e00a      	b.n	8003088 <HAL_RCC_OscConfig+0x3c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003072:	f7ff f8c1 	bl	80021f8 <HAL_GetTick>
 8003076:	4602      	mov	r2, r0
 8003078:	693b      	ldr	r3, [r7, #16]
 800307a:	1ad3      	subs	r3, r2, r3
 800307c:	f241 3288 	movw	r2, #5000	; 0x1388
 8003080:	4293      	cmp	r3, r2
 8003082:	d901      	bls.n	8003088 <HAL_RCC_OscConfig+0x3c8>
        {
          return HAL_TIMEOUT;
 8003084:	2303      	movs	r3, #3
 8003086:	e0b8      	b.n	80031fa <HAL_RCC_OscConfig+0x53a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003088:	4b40      	ldr	r3, [pc, #256]	; (800318c <HAL_RCC_OscConfig+0x4cc>)
 800308a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800308c:	f003 0302 	and.w	r3, r3, #2
 8003090:	2b00      	cmp	r3, #0
 8003092:	d1ee      	bne.n	8003072 <HAL_RCC_OscConfig+0x3b2>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8003094:	7dfb      	ldrb	r3, [r7, #23]
 8003096:	2b01      	cmp	r3, #1
 8003098:	d105      	bne.n	80030a6 <HAL_RCC_OscConfig+0x3e6>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800309a:	4b3c      	ldr	r3, [pc, #240]	; (800318c <HAL_RCC_OscConfig+0x4cc>)
 800309c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800309e:	4a3b      	ldr	r2, [pc, #236]	; (800318c <HAL_RCC_OscConfig+0x4cc>)
 80030a0:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80030a4:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80030a6:	687b      	ldr	r3, [r7, #4]
 80030a8:	699b      	ldr	r3, [r3, #24]
 80030aa:	2b00      	cmp	r3, #0
 80030ac:	f000 80a4 	beq.w	80031f8 <HAL_RCC_OscConfig+0x538>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80030b0:	4b36      	ldr	r3, [pc, #216]	; (800318c <HAL_RCC_OscConfig+0x4cc>)
 80030b2:	689b      	ldr	r3, [r3, #8]
 80030b4:	f003 030c 	and.w	r3, r3, #12
 80030b8:	2b08      	cmp	r3, #8
 80030ba:	d06b      	beq.n	8003194 <HAL_RCC_OscConfig+0x4d4>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80030bc:	687b      	ldr	r3, [r7, #4]
 80030be:	699b      	ldr	r3, [r3, #24]
 80030c0:	2b02      	cmp	r3, #2
 80030c2:	d149      	bne.n	8003158 <HAL_RCC_OscConfig+0x498>
#if defined (RCC_PLLCFGR_PLLR)
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
#endif

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80030c4:	4b31      	ldr	r3, [pc, #196]	; (800318c <HAL_RCC_OscConfig+0x4cc>)
 80030c6:	681b      	ldr	r3, [r3, #0]
 80030c8:	4a30      	ldr	r2, [pc, #192]	; (800318c <HAL_RCC_OscConfig+0x4cc>)
 80030ca:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80030ce:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80030d0:	f7ff f892 	bl	80021f8 <HAL_GetTick>
 80030d4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80030d6:	e008      	b.n	80030ea <HAL_RCC_OscConfig+0x42a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80030d8:	f7ff f88e 	bl	80021f8 <HAL_GetTick>
 80030dc:	4602      	mov	r2, r0
 80030de:	693b      	ldr	r3, [r7, #16]
 80030e0:	1ad3      	subs	r3, r2, r3
 80030e2:	2b02      	cmp	r3, #2
 80030e4:	d901      	bls.n	80030ea <HAL_RCC_OscConfig+0x42a>
          {
            return HAL_TIMEOUT;
 80030e6:	2303      	movs	r3, #3
 80030e8:	e087      	b.n	80031fa <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80030ea:	4b28      	ldr	r3, [pc, #160]	; (800318c <HAL_RCC_OscConfig+0x4cc>)
 80030ec:	681b      	ldr	r3, [r3, #0]
 80030ee:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80030f2:	2b00      	cmp	r3, #0
 80030f4:	d1f0      	bne.n	80030d8 <HAL_RCC_OscConfig+0x418>
                             RCC_OscInitStruct->PLL.PLLN,
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);
#else
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80030f6:	687b      	ldr	r3, [r7, #4]
 80030f8:	69da      	ldr	r2, [r3, #28]
 80030fa:	687b      	ldr	r3, [r7, #4]
 80030fc:	6a1b      	ldr	r3, [r3, #32]
 80030fe:	431a      	orrs	r2, r3
 8003100:	687b      	ldr	r3, [r7, #4]
 8003102:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003104:	019b      	lsls	r3, r3, #6
 8003106:	431a      	orrs	r2, r3
 8003108:	687b      	ldr	r3, [r7, #4]
 800310a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800310c:	085b      	lsrs	r3, r3, #1
 800310e:	3b01      	subs	r3, #1
 8003110:	041b      	lsls	r3, r3, #16
 8003112:	431a      	orrs	r2, r3
 8003114:	687b      	ldr	r3, [r7, #4]
 8003116:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003118:	061b      	lsls	r3, r3, #24
 800311a:	4313      	orrs	r3, r2
 800311c:	4a1b      	ldr	r2, [pc, #108]	; (800318c <HAL_RCC_OscConfig+0x4cc>)
 800311e:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8003122:	6053      	str	r3, [r2, #4]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ);
#endif

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003124:	4b19      	ldr	r3, [pc, #100]	; (800318c <HAL_RCC_OscConfig+0x4cc>)
 8003126:	681b      	ldr	r3, [r3, #0]
 8003128:	4a18      	ldr	r2, [pc, #96]	; (800318c <HAL_RCC_OscConfig+0x4cc>)
 800312a:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800312e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003130:	f7ff f862 	bl	80021f8 <HAL_GetTick>
 8003134:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003136:	e008      	b.n	800314a <HAL_RCC_OscConfig+0x48a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003138:	f7ff f85e 	bl	80021f8 <HAL_GetTick>
 800313c:	4602      	mov	r2, r0
 800313e:	693b      	ldr	r3, [r7, #16]
 8003140:	1ad3      	subs	r3, r2, r3
 8003142:	2b02      	cmp	r3, #2
 8003144:	d901      	bls.n	800314a <HAL_RCC_OscConfig+0x48a>
          {
            return HAL_TIMEOUT;
 8003146:	2303      	movs	r3, #3
 8003148:	e057      	b.n	80031fa <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800314a:	4b10      	ldr	r3, [pc, #64]	; (800318c <HAL_RCC_OscConfig+0x4cc>)
 800314c:	681b      	ldr	r3, [r3, #0]
 800314e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003152:	2b00      	cmp	r3, #0
 8003154:	d0f0      	beq.n	8003138 <HAL_RCC_OscConfig+0x478>
 8003156:	e04f      	b.n	80031f8 <HAL_RCC_OscConfig+0x538>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003158:	4b0c      	ldr	r3, [pc, #48]	; (800318c <HAL_RCC_OscConfig+0x4cc>)
 800315a:	681b      	ldr	r3, [r3, #0]
 800315c:	4a0b      	ldr	r2, [pc, #44]	; (800318c <HAL_RCC_OscConfig+0x4cc>)
 800315e:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8003162:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003164:	f7ff f848 	bl	80021f8 <HAL_GetTick>
 8003168:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800316a:	e008      	b.n	800317e <HAL_RCC_OscConfig+0x4be>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800316c:	f7ff f844 	bl	80021f8 <HAL_GetTick>
 8003170:	4602      	mov	r2, r0
 8003172:	693b      	ldr	r3, [r7, #16]
 8003174:	1ad3      	subs	r3, r2, r3
 8003176:	2b02      	cmp	r3, #2
 8003178:	d901      	bls.n	800317e <HAL_RCC_OscConfig+0x4be>
          {
            return HAL_TIMEOUT;
 800317a:	2303      	movs	r3, #3
 800317c:	e03d      	b.n	80031fa <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800317e:	4b03      	ldr	r3, [pc, #12]	; (800318c <HAL_RCC_OscConfig+0x4cc>)
 8003180:	681b      	ldr	r3, [r3, #0]
 8003182:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003186:	2b00      	cmp	r3, #0
 8003188:	d1f0      	bne.n	800316c <HAL_RCC_OscConfig+0x4ac>
 800318a:	e035      	b.n	80031f8 <HAL_RCC_OscConfig+0x538>
 800318c:	40023800 	.word	0x40023800
 8003190:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      pll_config = RCC->PLLCFGR;
 8003194:	4b1b      	ldr	r3, [pc, #108]	; (8003204 <HAL_RCC_OscConfig+0x544>)
 8003196:	685b      	ldr	r3, [r3, #4]
 8003198:	60fb      	str	r3, [r7, #12]
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800319a:	687b      	ldr	r3, [r7, #4]
 800319c:	699b      	ldr	r3, [r3, #24]
 800319e:	2b01      	cmp	r3, #1
 80031a0:	d028      	beq.n	80031f4 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80031a2:	68fb      	ldr	r3, [r7, #12]
 80031a4:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 80031a8:	687b      	ldr	r3, [r7, #4]
 80031aa:	69db      	ldr	r3, [r3, #28]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80031ac:	429a      	cmp	r2, r3
 80031ae:	d121      	bne.n	80031f4 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 80031b0:	68fb      	ldr	r3, [r7, #12]
 80031b2:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 80031b6:	687b      	ldr	r3, [r7, #4]
 80031b8:	6a1b      	ldr	r3, [r3, #32]
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80031ba:	429a      	cmp	r2, r3
 80031bc:	d11a      	bne.n	80031f4 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80031be:	68fa      	ldr	r2, [r7, #12]
 80031c0:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 80031c4:	4013      	ands	r3, r2
 80031c6:	687a      	ldr	r2, [r7, #4]
 80031c8:	6a52      	ldr	r2, [r2, #36]	; 0x24
 80031ca:	0192      	lsls	r2, r2, #6
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 80031cc:	4293      	cmp	r3, r2
 80031ce:	d111      	bne.n	80031f4 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 80031d0:	68fb      	ldr	r3, [r7, #12]
 80031d2:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 80031d6:	687b      	ldr	r3, [r7, #4]
 80031d8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80031da:	085b      	lsrs	r3, r3, #1
 80031dc:	3b01      	subs	r3, #1
 80031de:	041b      	lsls	r3, r3, #16
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80031e0:	429a      	cmp	r2, r3
 80031e2:	d107      	bne.n	80031f4 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 80031e4:	68fb      	ldr	r3, [r7, #12]
 80031e6:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 80031ea:	687b      	ldr	r3, [r7, #4]
 80031ec:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80031ee:	061b      	lsls	r3, r3, #24
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 80031f0:	429a      	cmp	r2, r3
 80031f2:	d001      	beq.n	80031f8 <HAL_RCC_OscConfig+0x538>
#endif
      {
        return HAL_ERROR;
 80031f4:	2301      	movs	r3, #1
 80031f6:	e000      	b.n	80031fa <HAL_RCC_OscConfig+0x53a>
      }
    }
  }
  return HAL_OK;
 80031f8:	2300      	movs	r3, #0
}
 80031fa:	4618      	mov	r0, r3
 80031fc:	3718      	adds	r7, #24
 80031fe:	46bd      	mov	sp, r7
 8003200:	bd80      	pop	{r7, pc}
 8003202:	bf00      	nop
 8003204:	40023800 	.word	0x40023800

08003208 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003208:	b580      	push	{r7, lr}
 800320a:	b084      	sub	sp, #16
 800320c:	af00      	add	r7, sp, #0
 800320e:	6078      	str	r0, [r7, #4]
 8003210:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0;
 8003212:	2300      	movs	r3, #0
 8003214:	60fb      	str	r3, [r7, #12]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8003216:	687b      	ldr	r3, [r7, #4]
 8003218:	2b00      	cmp	r3, #0
 800321a:	d101      	bne.n	8003220 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 800321c:	2301      	movs	r3, #1
 800321e:	e0d0      	b.n	80033c2 <HAL_RCC_ClockConfig+0x1ba>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
     must be correctly programmed according to the frequency of the CPU clock
     (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8003220:	4b6a      	ldr	r3, [pc, #424]	; (80033cc <HAL_RCC_ClockConfig+0x1c4>)
 8003222:	681b      	ldr	r3, [r3, #0]
 8003224:	f003 030f 	and.w	r3, r3, #15
 8003228:	683a      	ldr	r2, [r7, #0]
 800322a:	429a      	cmp	r2, r3
 800322c:	d910      	bls.n	8003250 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800322e:	4b67      	ldr	r3, [pc, #412]	; (80033cc <HAL_RCC_ClockConfig+0x1c4>)
 8003230:	681b      	ldr	r3, [r3, #0]
 8003232:	f023 020f 	bic.w	r2, r3, #15
 8003236:	4965      	ldr	r1, [pc, #404]	; (80033cc <HAL_RCC_ClockConfig+0x1c4>)
 8003238:	683b      	ldr	r3, [r7, #0]
 800323a:	4313      	orrs	r3, r2
 800323c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800323e:	4b63      	ldr	r3, [pc, #396]	; (80033cc <HAL_RCC_ClockConfig+0x1c4>)
 8003240:	681b      	ldr	r3, [r3, #0]
 8003242:	f003 030f 	and.w	r3, r3, #15
 8003246:	683a      	ldr	r2, [r7, #0]
 8003248:	429a      	cmp	r2, r3
 800324a:	d001      	beq.n	8003250 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 800324c:	2301      	movs	r3, #1
 800324e:	e0b8      	b.n	80033c2 <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003250:	687b      	ldr	r3, [r7, #4]
 8003252:	681b      	ldr	r3, [r3, #0]
 8003254:	f003 0302 	and.w	r3, r3, #2
 8003258:	2b00      	cmp	r3, #0
 800325a:	d020      	beq.n	800329e <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800325c:	687b      	ldr	r3, [r7, #4]
 800325e:	681b      	ldr	r3, [r3, #0]
 8003260:	f003 0304 	and.w	r3, r3, #4
 8003264:	2b00      	cmp	r3, #0
 8003266:	d005      	beq.n	8003274 <HAL_RCC_ClockConfig+0x6c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003268:	4b59      	ldr	r3, [pc, #356]	; (80033d0 <HAL_RCC_ClockConfig+0x1c8>)
 800326a:	689b      	ldr	r3, [r3, #8]
 800326c:	4a58      	ldr	r2, [pc, #352]	; (80033d0 <HAL_RCC_ClockConfig+0x1c8>)
 800326e:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8003272:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003274:	687b      	ldr	r3, [r7, #4]
 8003276:	681b      	ldr	r3, [r3, #0]
 8003278:	f003 0308 	and.w	r3, r3, #8
 800327c:	2b00      	cmp	r3, #0
 800327e:	d005      	beq.n	800328c <HAL_RCC_ClockConfig+0x84>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003280:	4b53      	ldr	r3, [pc, #332]	; (80033d0 <HAL_RCC_ClockConfig+0x1c8>)
 8003282:	689b      	ldr	r3, [r3, #8]
 8003284:	4a52      	ldr	r2, [pc, #328]	; (80033d0 <HAL_RCC_ClockConfig+0x1c8>)
 8003286:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 800328a:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800328c:	4b50      	ldr	r3, [pc, #320]	; (80033d0 <HAL_RCC_ClockConfig+0x1c8>)
 800328e:	689b      	ldr	r3, [r3, #8]
 8003290:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003294:	687b      	ldr	r3, [r7, #4]
 8003296:	689b      	ldr	r3, [r3, #8]
 8003298:	494d      	ldr	r1, [pc, #308]	; (80033d0 <HAL_RCC_ClockConfig+0x1c8>)
 800329a:	4313      	orrs	r3, r2
 800329c:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800329e:	687b      	ldr	r3, [r7, #4]
 80032a0:	681b      	ldr	r3, [r3, #0]
 80032a2:	f003 0301 	and.w	r3, r3, #1
 80032a6:	2b00      	cmp	r3, #0
 80032a8:	d040      	beq.n	800332c <HAL_RCC_ClockConfig+0x124>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80032aa:	687b      	ldr	r3, [r7, #4]
 80032ac:	685b      	ldr	r3, [r3, #4]
 80032ae:	2b01      	cmp	r3, #1
 80032b0:	d107      	bne.n	80032c2 <HAL_RCC_ClockConfig+0xba>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80032b2:	4b47      	ldr	r3, [pc, #284]	; (80033d0 <HAL_RCC_ClockConfig+0x1c8>)
 80032b4:	681b      	ldr	r3, [r3, #0]
 80032b6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80032ba:	2b00      	cmp	r3, #0
 80032bc:	d115      	bne.n	80032ea <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 80032be:	2301      	movs	r3, #1
 80032c0:	e07f      	b.n	80033c2 <HAL_RCC_ClockConfig+0x1ba>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80032c2:	687b      	ldr	r3, [r7, #4]
 80032c4:	685b      	ldr	r3, [r3, #4]
 80032c6:	2b02      	cmp	r3, #2
 80032c8:	d107      	bne.n	80032da <HAL_RCC_ClockConfig+0xd2>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80032ca:	4b41      	ldr	r3, [pc, #260]	; (80033d0 <HAL_RCC_ClockConfig+0x1c8>)
 80032cc:	681b      	ldr	r3, [r3, #0]
 80032ce:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80032d2:	2b00      	cmp	r3, #0
 80032d4:	d109      	bne.n	80032ea <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 80032d6:	2301      	movs	r3, #1
 80032d8:	e073      	b.n	80033c2 <HAL_RCC_ClockConfig+0x1ba>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80032da:	4b3d      	ldr	r3, [pc, #244]	; (80033d0 <HAL_RCC_ClockConfig+0x1c8>)
 80032dc:	681b      	ldr	r3, [r3, #0]
 80032de:	f003 0302 	and.w	r3, r3, #2
 80032e2:	2b00      	cmp	r3, #0
 80032e4:	d101      	bne.n	80032ea <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 80032e6:	2301      	movs	r3, #1
 80032e8:	e06b      	b.n	80033c2 <HAL_RCC_ClockConfig+0x1ba>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80032ea:	4b39      	ldr	r3, [pc, #228]	; (80033d0 <HAL_RCC_ClockConfig+0x1c8>)
 80032ec:	689b      	ldr	r3, [r3, #8]
 80032ee:	f023 0203 	bic.w	r2, r3, #3
 80032f2:	687b      	ldr	r3, [r7, #4]
 80032f4:	685b      	ldr	r3, [r3, #4]
 80032f6:	4936      	ldr	r1, [pc, #216]	; (80033d0 <HAL_RCC_ClockConfig+0x1c8>)
 80032f8:	4313      	orrs	r3, r2
 80032fa:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80032fc:	f7fe ff7c 	bl	80021f8 <HAL_GetTick>
 8003300:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003302:	e00a      	b.n	800331a <HAL_RCC_ClockConfig+0x112>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003304:	f7fe ff78 	bl	80021f8 <HAL_GetTick>
 8003308:	4602      	mov	r2, r0
 800330a:	68fb      	ldr	r3, [r7, #12]
 800330c:	1ad3      	subs	r3, r2, r3
 800330e:	f241 3288 	movw	r2, #5000	; 0x1388
 8003312:	4293      	cmp	r3, r2
 8003314:	d901      	bls.n	800331a <HAL_RCC_ClockConfig+0x112>
      {
        return HAL_TIMEOUT;
 8003316:	2303      	movs	r3, #3
 8003318:	e053      	b.n	80033c2 <HAL_RCC_ClockConfig+0x1ba>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800331a:	4b2d      	ldr	r3, [pc, #180]	; (80033d0 <HAL_RCC_ClockConfig+0x1c8>)
 800331c:	689b      	ldr	r3, [r3, #8]
 800331e:	f003 020c 	and.w	r2, r3, #12
 8003322:	687b      	ldr	r3, [r7, #4]
 8003324:	685b      	ldr	r3, [r3, #4]
 8003326:	009b      	lsls	r3, r3, #2
 8003328:	429a      	cmp	r2, r3
 800332a:	d1eb      	bne.n	8003304 <HAL_RCC_ClockConfig+0xfc>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800332c:	4b27      	ldr	r3, [pc, #156]	; (80033cc <HAL_RCC_ClockConfig+0x1c4>)
 800332e:	681b      	ldr	r3, [r3, #0]
 8003330:	f003 030f 	and.w	r3, r3, #15
 8003334:	683a      	ldr	r2, [r7, #0]
 8003336:	429a      	cmp	r2, r3
 8003338:	d210      	bcs.n	800335c <HAL_RCC_ClockConfig+0x154>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800333a:	4b24      	ldr	r3, [pc, #144]	; (80033cc <HAL_RCC_ClockConfig+0x1c4>)
 800333c:	681b      	ldr	r3, [r3, #0]
 800333e:	f023 020f 	bic.w	r2, r3, #15
 8003342:	4922      	ldr	r1, [pc, #136]	; (80033cc <HAL_RCC_ClockConfig+0x1c4>)
 8003344:	683b      	ldr	r3, [r7, #0]
 8003346:	4313      	orrs	r3, r2
 8003348:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800334a:	4b20      	ldr	r3, [pc, #128]	; (80033cc <HAL_RCC_ClockConfig+0x1c4>)
 800334c:	681b      	ldr	r3, [r3, #0]
 800334e:	f003 030f 	and.w	r3, r3, #15
 8003352:	683a      	ldr	r2, [r7, #0]
 8003354:	429a      	cmp	r2, r3
 8003356:	d001      	beq.n	800335c <HAL_RCC_ClockConfig+0x154>
    {
      return HAL_ERROR;
 8003358:	2301      	movs	r3, #1
 800335a:	e032      	b.n	80033c2 <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800335c:	687b      	ldr	r3, [r7, #4]
 800335e:	681b      	ldr	r3, [r3, #0]
 8003360:	f003 0304 	and.w	r3, r3, #4
 8003364:	2b00      	cmp	r3, #0
 8003366:	d008      	beq.n	800337a <HAL_RCC_ClockConfig+0x172>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003368:	4b19      	ldr	r3, [pc, #100]	; (80033d0 <HAL_RCC_ClockConfig+0x1c8>)
 800336a:	689b      	ldr	r3, [r3, #8]
 800336c:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8003370:	687b      	ldr	r3, [r7, #4]
 8003372:	68db      	ldr	r3, [r3, #12]
 8003374:	4916      	ldr	r1, [pc, #88]	; (80033d0 <HAL_RCC_ClockConfig+0x1c8>)
 8003376:	4313      	orrs	r3, r2
 8003378:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800337a:	687b      	ldr	r3, [r7, #4]
 800337c:	681b      	ldr	r3, [r3, #0]
 800337e:	f003 0308 	and.w	r3, r3, #8
 8003382:	2b00      	cmp	r3, #0
 8003384:	d009      	beq.n	800339a <HAL_RCC_ClockConfig+0x192>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8003386:	4b12      	ldr	r3, [pc, #72]	; (80033d0 <HAL_RCC_ClockConfig+0x1c8>)
 8003388:	689b      	ldr	r3, [r3, #8]
 800338a:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 800338e:	687b      	ldr	r3, [r7, #4]
 8003390:	691b      	ldr	r3, [r3, #16]
 8003392:	00db      	lsls	r3, r3, #3
 8003394:	490e      	ldr	r1, [pc, #56]	; (80033d0 <HAL_RCC_ClockConfig+0x1c8>)
 8003396:	4313      	orrs	r3, r2
 8003398:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800339a:	f000 f821 	bl	80033e0 <HAL_RCC_GetSysClockFreq>
 800339e:	4602      	mov	r2, r0
 80033a0:	4b0b      	ldr	r3, [pc, #44]	; (80033d0 <HAL_RCC_ClockConfig+0x1c8>)
 80033a2:	689b      	ldr	r3, [r3, #8]
 80033a4:	091b      	lsrs	r3, r3, #4
 80033a6:	f003 030f 	and.w	r3, r3, #15
 80033aa:	490a      	ldr	r1, [pc, #40]	; (80033d4 <HAL_RCC_ClockConfig+0x1cc>)
 80033ac:	5ccb      	ldrb	r3, [r1, r3]
 80033ae:	fa22 f303 	lsr.w	r3, r2, r3
 80033b2:	4a09      	ldr	r2, [pc, #36]	; (80033d8 <HAL_RCC_ClockConfig+0x1d0>)
 80033b4:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 80033b6:	4b09      	ldr	r3, [pc, #36]	; (80033dc <HAL_RCC_ClockConfig+0x1d4>)
 80033b8:	681b      	ldr	r3, [r3, #0]
 80033ba:	4618      	mov	r0, r3
 80033bc:	f7fe fed8 	bl	8002170 <HAL_InitTick>

  return HAL_OK;
 80033c0:	2300      	movs	r3, #0
}
 80033c2:	4618      	mov	r0, r3
 80033c4:	3710      	adds	r7, #16
 80033c6:	46bd      	mov	sp, r7
 80033c8:	bd80      	pop	{r7, pc}
 80033ca:	bf00      	nop
 80033cc:	40023c00 	.word	0x40023c00
 80033d0:	40023800 	.word	0x40023800
 80033d4:	080098a0 	.word	0x080098a0
 80033d8:	20000014 	.word	0x20000014
 80033dc:	20000018 	.word	0x20000018

080033e0 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80033e0:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 80033e4:	b084      	sub	sp, #16
 80033e6:	af00      	add	r7, sp, #0
  uint32_t pllm = 0, pllvco = 0, pllp = 0;
 80033e8:	2300      	movs	r3, #0
 80033ea:	607b      	str	r3, [r7, #4]
 80033ec:	2300      	movs	r3, #0
 80033ee:	60fb      	str	r3, [r7, #12]
 80033f0:	2300      	movs	r3, #0
 80033f2:	603b      	str	r3, [r7, #0]
  uint32_t sysclockfreq = 0;
 80033f4:	2300      	movs	r3, #0
 80033f6:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80033f8:	4b67      	ldr	r3, [pc, #412]	; (8003598 <HAL_RCC_GetSysClockFreq+0x1b8>)
 80033fa:	689b      	ldr	r3, [r3, #8]
 80033fc:	f003 030c 	and.w	r3, r3, #12
 8003400:	2b08      	cmp	r3, #8
 8003402:	d00d      	beq.n	8003420 <HAL_RCC_GetSysClockFreq+0x40>
 8003404:	2b08      	cmp	r3, #8
 8003406:	f200 80bd 	bhi.w	8003584 <HAL_RCC_GetSysClockFreq+0x1a4>
 800340a:	2b00      	cmp	r3, #0
 800340c:	d002      	beq.n	8003414 <HAL_RCC_GetSysClockFreq+0x34>
 800340e:	2b04      	cmp	r3, #4
 8003410:	d003      	beq.n	800341a <HAL_RCC_GetSysClockFreq+0x3a>
 8003412:	e0b7      	b.n	8003584 <HAL_RCC_GetSysClockFreq+0x1a4>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8003414:	4b61      	ldr	r3, [pc, #388]	; (800359c <HAL_RCC_GetSysClockFreq+0x1bc>)
 8003416:	60bb      	str	r3, [r7, #8]
      break;
 8003418:	e0b7      	b.n	800358a <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800341a:	4b61      	ldr	r3, [pc, #388]	; (80035a0 <HAL_RCC_GetSysClockFreq+0x1c0>)
 800341c:	60bb      	str	r3, [r7, #8]
      break;
 800341e:	e0b4      	b.n	800358a <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8003420:	4b5d      	ldr	r3, [pc, #372]	; (8003598 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8003422:	685b      	ldr	r3, [r3, #4]
 8003424:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8003428:	607b      	str	r3, [r7, #4]
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLCFGR_PLLSRC_HSI)
 800342a:	4b5b      	ldr	r3, [pc, #364]	; (8003598 <HAL_RCC_GetSysClockFreq+0x1b8>)
 800342c:	685b      	ldr	r3, [r3, #4]
 800342e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003432:	2b00      	cmp	r3, #0
 8003434:	d04d      	beq.n	80034d2 <HAL_RCC_GetSysClockFreq+0xf2>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003436:	4b58      	ldr	r3, [pc, #352]	; (8003598 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8003438:	685b      	ldr	r3, [r3, #4]
 800343a:	099b      	lsrs	r3, r3, #6
 800343c:	461a      	mov	r2, r3
 800343e:	f04f 0300 	mov.w	r3, #0
 8003442:	f240 10ff 	movw	r0, #511	; 0x1ff
 8003446:	f04f 0100 	mov.w	r1, #0
 800344a:	ea02 0800 	and.w	r8, r2, r0
 800344e:	ea03 0901 	and.w	r9, r3, r1
 8003452:	4640      	mov	r0, r8
 8003454:	4649      	mov	r1, r9
 8003456:	f04f 0200 	mov.w	r2, #0
 800345a:	f04f 0300 	mov.w	r3, #0
 800345e:	014b      	lsls	r3, r1, #5
 8003460:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 8003464:	0142      	lsls	r2, r0, #5
 8003466:	4610      	mov	r0, r2
 8003468:	4619      	mov	r1, r3
 800346a:	ebb0 0008 	subs.w	r0, r0, r8
 800346e:	eb61 0109 	sbc.w	r1, r1, r9
 8003472:	f04f 0200 	mov.w	r2, #0
 8003476:	f04f 0300 	mov.w	r3, #0
 800347a:	018b      	lsls	r3, r1, #6
 800347c:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 8003480:	0182      	lsls	r2, r0, #6
 8003482:	1a12      	subs	r2, r2, r0
 8003484:	eb63 0301 	sbc.w	r3, r3, r1
 8003488:	f04f 0000 	mov.w	r0, #0
 800348c:	f04f 0100 	mov.w	r1, #0
 8003490:	00d9      	lsls	r1, r3, #3
 8003492:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8003496:	00d0      	lsls	r0, r2, #3
 8003498:	4602      	mov	r2, r0
 800349a:	460b      	mov	r3, r1
 800349c:	eb12 0208 	adds.w	r2, r2, r8
 80034a0:	eb43 0309 	adc.w	r3, r3, r9
 80034a4:	f04f 0000 	mov.w	r0, #0
 80034a8:	f04f 0100 	mov.w	r1, #0
 80034ac:	0259      	lsls	r1, r3, #9
 80034ae:	ea41 51d2 	orr.w	r1, r1, r2, lsr #23
 80034b2:	0250      	lsls	r0, r2, #9
 80034b4:	4602      	mov	r2, r0
 80034b6:	460b      	mov	r3, r1
 80034b8:	4610      	mov	r0, r2
 80034ba:	4619      	mov	r1, r3
 80034bc:	687b      	ldr	r3, [r7, #4]
 80034be:	461a      	mov	r2, r3
 80034c0:	f04f 0300 	mov.w	r3, #0
 80034c4:	f7fd fb98 	bl	8000bf8 <__aeabi_uldivmod>
 80034c8:	4602      	mov	r2, r0
 80034ca:	460b      	mov	r3, r1
 80034cc:	4613      	mov	r3, r2
 80034ce:	60fb      	str	r3, [r7, #12]
 80034d0:	e04a      	b.n	8003568 <HAL_RCC_GetSysClockFreq+0x188>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80034d2:	4b31      	ldr	r3, [pc, #196]	; (8003598 <HAL_RCC_GetSysClockFreq+0x1b8>)
 80034d4:	685b      	ldr	r3, [r3, #4]
 80034d6:	099b      	lsrs	r3, r3, #6
 80034d8:	461a      	mov	r2, r3
 80034da:	f04f 0300 	mov.w	r3, #0
 80034de:	f240 10ff 	movw	r0, #511	; 0x1ff
 80034e2:	f04f 0100 	mov.w	r1, #0
 80034e6:	ea02 0400 	and.w	r4, r2, r0
 80034ea:	ea03 0501 	and.w	r5, r3, r1
 80034ee:	4620      	mov	r0, r4
 80034f0:	4629      	mov	r1, r5
 80034f2:	f04f 0200 	mov.w	r2, #0
 80034f6:	f04f 0300 	mov.w	r3, #0
 80034fa:	014b      	lsls	r3, r1, #5
 80034fc:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 8003500:	0142      	lsls	r2, r0, #5
 8003502:	4610      	mov	r0, r2
 8003504:	4619      	mov	r1, r3
 8003506:	1b00      	subs	r0, r0, r4
 8003508:	eb61 0105 	sbc.w	r1, r1, r5
 800350c:	f04f 0200 	mov.w	r2, #0
 8003510:	f04f 0300 	mov.w	r3, #0
 8003514:	018b      	lsls	r3, r1, #6
 8003516:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 800351a:	0182      	lsls	r2, r0, #6
 800351c:	1a12      	subs	r2, r2, r0
 800351e:	eb63 0301 	sbc.w	r3, r3, r1
 8003522:	f04f 0000 	mov.w	r0, #0
 8003526:	f04f 0100 	mov.w	r1, #0
 800352a:	00d9      	lsls	r1, r3, #3
 800352c:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8003530:	00d0      	lsls	r0, r2, #3
 8003532:	4602      	mov	r2, r0
 8003534:	460b      	mov	r3, r1
 8003536:	1912      	adds	r2, r2, r4
 8003538:	eb45 0303 	adc.w	r3, r5, r3
 800353c:	f04f 0000 	mov.w	r0, #0
 8003540:	f04f 0100 	mov.w	r1, #0
 8003544:	0299      	lsls	r1, r3, #10
 8003546:	ea41 5192 	orr.w	r1, r1, r2, lsr #22
 800354a:	0290      	lsls	r0, r2, #10
 800354c:	4602      	mov	r2, r0
 800354e:	460b      	mov	r3, r1
 8003550:	4610      	mov	r0, r2
 8003552:	4619      	mov	r1, r3
 8003554:	687b      	ldr	r3, [r7, #4]
 8003556:	461a      	mov	r2, r3
 8003558:	f04f 0300 	mov.w	r3, #0
 800355c:	f7fd fb4c 	bl	8000bf8 <__aeabi_uldivmod>
 8003560:	4602      	mov	r2, r0
 8003562:	460b      	mov	r3, r1
 8003564:	4613      	mov	r3, r2
 8003566:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1) * 2);
 8003568:	4b0b      	ldr	r3, [pc, #44]	; (8003598 <HAL_RCC_GetSysClockFreq+0x1b8>)
 800356a:	685b      	ldr	r3, [r3, #4]
 800356c:	0c1b      	lsrs	r3, r3, #16
 800356e:	f003 0303 	and.w	r3, r3, #3
 8003572:	3301      	adds	r3, #1
 8003574:	005b      	lsls	r3, r3, #1
 8003576:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco / pllp;
 8003578:	68fa      	ldr	r2, [r7, #12]
 800357a:	683b      	ldr	r3, [r7, #0]
 800357c:	fbb2 f3f3 	udiv	r3, r2, r3
 8003580:	60bb      	str	r3, [r7, #8]
      break;
 8003582:	e002      	b.n	800358a <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8003584:	4b05      	ldr	r3, [pc, #20]	; (800359c <HAL_RCC_GetSysClockFreq+0x1bc>)
 8003586:	60bb      	str	r3, [r7, #8]
      break;
 8003588:	bf00      	nop
    }
  }
  return sysclockfreq;
 800358a:	68bb      	ldr	r3, [r7, #8]
}
 800358c:	4618      	mov	r0, r3
 800358e:	3710      	adds	r7, #16
 8003590:	46bd      	mov	sp, r7
 8003592:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 8003596:	bf00      	nop
 8003598:	40023800 	.word	0x40023800
 800359c:	00f42400 	.word	0x00f42400
 80035a0:	007a1200 	.word	0x007a1200

080035a4 <HAL_RCC_GetHCLKFreq>:
  *         right HCLK value. Otherwise, any configuration based on this function will be incorrect.
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80035a4:	b480      	push	{r7}
 80035a6:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80035a8:	4b03      	ldr	r3, [pc, #12]	; (80035b8 <HAL_RCC_GetHCLKFreq+0x14>)
 80035aa:	681b      	ldr	r3, [r3, #0]
}
 80035ac:	4618      	mov	r0, r3
 80035ae:	46bd      	mov	sp, r7
 80035b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035b4:	4770      	bx	lr
 80035b6:	bf00      	nop
 80035b8:	20000014 	.word	0x20000014

080035bc <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80035bc:	b580      	push	{r7, lr}
 80035be:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80035c0:	f7ff fff0 	bl	80035a4 <HAL_RCC_GetHCLKFreq>
 80035c4:	4602      	mov	r2, r0
 80035c6:	4b05      	ldr	r3, [pc, #20]	; (80035dc <HAL_RCC_GetPCLK1Freq+0x20>)
 80035c8:	689b      	ldr	r3, [r3, #8]
 80035ca:	0a9b      	lsrs	r3, r3, #10
 80035cc:	f003 0307 	and.w	r3, r3, #7
 80035d0:	4903      	ldr	r1, [pc, #12]	; (80035e0 <HAL_RCC_GetPCLK1Freq+0x24>)
 80035d2:	5ccb      	ldrb	r3, [r1, r3]
 80035d4:	fa22 f303 	lsr.w	r3, r2, r3
}
 80035d8:	4618      	mov	r0, r3
 80035da:	bd80      	pop	{r7, pc}
 80035dc:	40023800 	.word	0x40023800
 80035e0:	080098b0 	.word	0x080098b0

080035e4 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80035e4:	b580      	push	{r7, lr}
 80035e6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80035e8:	f7ff ffdc 	bl	80035a4 <HAL_RCC_GetHCLKFreq>
 80035ec:	4602      	mov	r2, r0
 80035ee:	4b05      	ldr	r3, [pc, #20]	; (8003604 <HAL_RCC_GetPCLK2Freq+0x20>)
 80035f0:	689b      	ldr	r3, [r3, #8]
 80035f2:	0b5b      	lsrs	r3, r3, #13
 80035f4:	f003 0307 	and.w	r3, r3, #7
 80035f8:	4903      	ldr	r1, [pc, #12]	; (8003608 <HAL_RCC_GetPCLK2Freq+0x24>)
 80035fa:	5ccb      	ldrb	r3, [r1, r3]
 80035fc:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003600:	4618      	mov	r0, r3
 8003602:	bd80      	pop	{r7, pc}
 8003604:	40023800 	.word	0x40023800
 8003608:	080098b0 	.word	0x080098b0

0800360c <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800360c:	b580      	push	{r7, lr}
 800360e:	b088      	sub	sp, #32
 8003610:	af00      	add	r7, sp, #0
 8003612:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0;
 8003614:	2300      	movs	r3, #0
 8003616:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg0 = 0;
 8003618:	2300      	movs	r3, #0
 800361a:	613b      	str	r3, [r7, #16]
  uint32_t plli2sused = 0;
 800361c:	2300      	movs	r3, #0
 800361e:	61fb      	str	r3, [r7, #28]
  uint32_t pllsaiused = 0;
 8003620:	2300      	movs	r3, #0
 8003622:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*----------------------------------- I2S configuration ----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 8003624:	687b      	ldr	r3, [r7, #4]
 8003626:	681b      	ldr	r3, [r3, #0]
 8003628:	f003 0301 	and.w	r3, r3, #1
 800362c:	2b00      	cmp	r3, #0
 800362e:	d012      	beq.n	8003656 <HAL_RCCEx_PeriphCLKConfig+0x4a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8003630:	4b65      	ldr	r3, [pc, #404]	; (80037c8 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8003632:	689b      	ldr	r3, [r3, #8]
 8003634:	4a64      	ldr	r2, [pc, #400]	; (80037c8 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8003636:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 800363a:	6093      	str	r3, [r2, #8]
 800363c:	4b62      	ldr	r3, [pc, #392]	; (80037c8 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 800363e:	689a      	ldr	r2, [r3, #8]
 8003640:	687b      	ldr	r3, [r7, #4]
 8003642:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003644:	4960      	ldr	r1, [pc, #384]	; (80037c8 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8003646:	4313      	orrs	r3, r2
 8003648:	608b      	str	r3, [r1, #8]

    /* Enable the PLLI2S when it's used as clock source for I2S */
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)
 800364a:	687b      	ldr	r3, [r7, #4]
 800364c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800364e:	2b00      	cmp	r3, #0
 8003650:	d101      	bne.n	8003656 <HAL_RCCEx_PeriphCLKConfig+0x4a>
    {
      plli2sused = 1;
 8003652:	2301      	movs	r3, #1
 8003654:	61fb      	str	r3, [r7, #28]
    }
  }

  /*------------------------------------ SAI1 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == (RCC_PERIPHCLK_SAI1))
 8003656:	687b      	ldr	r3, [r7, #4]
 8003658:	681b      	ldr	r3, [r3, #0]
 800365a:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800365e:	2b00      	cmp	r3, #0
 8003660:	d017      	beq.n	8003692 <HAL_RCCEx_PeriphCLKConfig+0x86>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure SAI1 Clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8003662:	4b59      	ldr	r3, [pc, #356]	; (80037c8 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8003664:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8003668:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 800366c:	687b      	ldr	r3, [r7, #4]
 800366e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003670:	4955      	ldr	r1, [pc, #340]	; (80037c8 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8003672:	4313      	orrs	r3, r2
 8003674:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)
 8003678:	687b      	ldr	r3, [r7, #4]
 800367a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800367c:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8003680:	d101      	bne.n	8003686 <HAL_RCCEx_PeriphCLKConfig+0x7a>
    {
      plli2sused = 1;
 8003682:	2301      	movs	r3, #1
 8003684:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)
 8003686:	687b      	ldr	r3, [r7, #4]
 8003688:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800368a:	2b00      	cmp	r3, #0
 800368c:	d101      	bne.n	8003692 <HAL_RCCEx_PeriphCLKConfig+0x86>
    {
      pllsaiused = 1;
 800368e:	2301      	movs	r3, #1
 8003690:	61bb      	str	r3, [r7, #24]
    }
  }

  /*------------------------------------ SAI2 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == (RCC_PERIPHCLK_SAI2))
 8003692:	687b      	ldr	r3, [r7, #4]
 8003694:	681b      	ldr	r3, [r3, #0]
 8003696:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800369a:	2b00      	cmp	r3, #0
 800369c:	d017      	beq.n	80036ce <HAL_RCCEx_PeriphCLKConfig+0xc2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLKSOURCE(PeriphClkInit->Sai2ClockSelection));

    /* Configure SAI2 Clock source */
    __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 800369e:	4b4a      	ldr	r3, [pc, #296]	; (80037c8 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 80036a0:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80036a4:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 80036a8:	687b      	ldr	r3, [r7, #4]
 80036aa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80036ac:	4946      	ldr	r1, [pc, #280]	; (80037c8 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 80036ae:	4313      	orrs	r3, r2
 80036b0:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c

    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)
 80036b4:	687b      	ldr	r3, [r7, #4]
 80036b6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80036b8:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80036bc:	d101      	bne.n	80036c2 <HAL_RCCEx_PeriphCLKConfig+0xb6>
    {
      plli2sused = 1;
 80036be:	2301      	movs	r3, #1
 80036c0:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)
 80036c2:	687b      	ldr	r3, [r7, #4]
 80036c4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80036c6:	2b00      	cmp	r3, #0
 80036c8:	d101      	bne.n	80036ce <HAL_RCCEx_PeriphCLKConfig+0xc2>
    {
      pllsaiused = 1;
 80036ca:	2301      	movs	r3, #1
 80036cc:	61bb      	str	r3, [r7, #24]
    }
  }

  /*------------------------------------ RTC configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 80036ce:	687b      	ldr	r3, [r7, #4]
 80036d0:	681b      	ldr	r3, [r3, #0]
 80036d2:	f003 0320 	and.w	r3, r3, #32
 80036d6:	2b00      	cmp	r3, #0
 80036d8:	f000 808b 	beq.w	80037f2 <HAL_RCCEx_PeriphCLKConfig+0x1e6>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 80036dc:	4b3a      	ldr	r3, [pc, #232]	; (80037c8 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 80036de:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80036e0:	4a39      	ldr	r2, [pc, #228]	; (80037c8 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 80036e2:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80036e6:	6413      	str	r3, [r2, #64]	; 0x40
 80036e8:	4b37      	ldr	r3, [pc, #220]	; (80037c8 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 80036ea:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80036ec:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80036f0:	60fb      	str	r3, [r7, #12]
 80036f2:	68fb      	ldr	r3, [r7, #12]

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 80036f4:	4b35      	ldr	r3, [pc, #212]	; (80037cc <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 80036f6:	681b      	ldr	r3, [r3, #0]
 80036f8:	4a34      	ldr	r2, [pc, #208]	; (80037cc <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 80036fa:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80036fe:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003700:	f7fe fd7a 	bl	80021f8 <HAL_GetTick>
 8003704:	6178      	str	r0, [r7, #20]

    /* Wait for Backup domain Write protection disable */
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 8003706:	e008      	b.n	800371a <HAL_RCCEx_PeriphCLKConfig+0x10e>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003708:	f7fe fd76 	bl	80021f8 <HAL_GetTick>
 800370c:	4602      	mov	r2, r0
 800370e:	697b      	ldr	r3, [r7, #20]
 8003710:	1ad3      	subs	r3, r2, r3
 8003712:	2b64      	cmp	r3, #100	; 0x64
 8003714:	d901      	bls.n	800371a <HAL_RCCEx_PeriphCLKConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8003716:	2303      	movs	r3, #3
 8003718:	e2bc      	b.n	8003c94 <HAL_RCCEx_PeriphCLKConfig+0x688>
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 800371a:	4b2c      	ldr	r3, [pc, #176]	; (80037cc <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 800371c:	681b      	ldr	r3, [r3, #0]
 800371e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003722:	2b00      	cmp	r3, #0
 8003724:	d0f0      	beq.n	8003708 <HAL_RCCEx_PeriphCLKConfig+0xfc>
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified */
    tmpreg0 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8003726:	4b28      	ldr	r3, [pc, #160]	; (80037c8 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8003728:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800372a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800372e:	613b      	str	r3, [r7, #16]

    if((tmpreg0 != 0x00000000U) && (tmpreg0 != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8003730:	693b      	ldr	r3, [r7, #16]
 8003732:	2b00      	cmp	r3, #0
 8003734:	d035      	beq.n	80037a2 <HAL_RCCEx_PeriphCLKConfig+0x196>
 8003736:	687b      	ldr	r3, [r7, #4]
 8003738:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800373a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800373e:	693a      	ldr	r2, [r7, #16]
 8003740:	429a      	cmp	r2, r3
 8003742:	d02e      	beq.n	80037a2 <HAL_RCCEx_PeriphCLKConfig+0x196>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg0 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8003744:	4b20      	ldr	r3, [pc, #128]	; (80037c8 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8003746:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003748:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800374c:	613b      	str	r3, [r7, #16]

      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 800374e:	4b1e      	ldr	r3, [pc, #120]	; (80037c8 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8003750:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003752:	4a1d      	ldr	r2, [pc, #116]	; (80037c8 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8003754:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003758:	6713      	str	r3, [r2, #112]	; 0x70
      __HAL_RCC_BACKUPRESET_RELEASE();
 800375a:	4b1b      	ldr	r3, [pc, #108]	; (80037c8 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 800375c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800375e:	4a1a      	ldr	r2, [pc, #104]	; (80037c8 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8003760:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003764:	6713      	str	r3, [r2, #112]	; 0x70

      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg0;
 8003766:	4a18      	ldr	r2, [pc, #96]	; (80037c8 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8003768:	693b      	ldr	r3, [r7, #16]
 800376a:	6713      	str	r3, [r2, #112]	; 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 800376c:	4b16      	ldr	r3, [pc, #88]	; (80037c8 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 800376e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003770:	f003 0301 	and.w	r3, r3, #1
 8003774:	2b01      	cmp	r3, #1
 8003776:	d114      	bne.n	80037a2 <HAL_RCCEx_PeriphCLKConfig+0x196>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003778:	f7fe fd3e 	bl	80021f8 <HAL_GetTick>
 800377c:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800377e:	e00a      	b.n	8003796 <HAL_RCCEx_PeriphCLKConfig+0x18a>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003780:	f7fe fd3a 	bl	80021f8 <HAL_GetTick>
 8003784:	4602      	mov	r2, r0
 8003786:	697b      	ldr	r3, [r7, #20]
 8003788:	1ad3      	subs	r3, r2, r3
 800378a:	f241 3288 	movw	r2, #5000	; 0x1388
 800378e:	4293      	cmp	r3, r2
 8003790:	d901      	bls.n	8003796 <HAL_RCCEx_PeriphCLKConfig+0x18a>
          {
            return HAL_TIMEOUT;
 8003792:	2303      	movs	r3, #3
 8003794:	e27e      	b.n	8003c94 <HAL_RCCEx_PeriphCLKConfig+0x688>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003796:	4b0c      	ldr	r3, [pc, #48]	; (80037c8 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8003798:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800379a:	f003 0302 	and.w	r3, r3, #2
 800379e:	2b00      	cmp	r3, #0
 80037a0:	d0ee      	beq.n	8003780 <HAL_RCCEx_PeriphCLKConfig+0x174>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80037a2:	687b      	ldr	r3, [r7, #4]
 80037a4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80037a6:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80037aa:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80037ae:	d111      	bne.n	80037d4 <HAL_RCCEx_PeriphCLKConfig+0x1c8>
 80037b0:	4b05      	ldr	r3, [pc, #20]	; (80037c8 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 80037b2:	689b      	ldr	r3, [r3, #8]
 80037b4:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 80037b8:	687b      	ldr	r3, [r7, #4]
 80037ba:	6a99      	ldr	r1, [r3, #40]	; 0x28
 80037bc:	4b04      	ldr	r3, [pc, #16]	; (80037d0 <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 80037be:	400b      	ands	r3, r1
 80037c0:	4901      	ldr	r1, [pc, #4]	; (80037c8 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 80037c2:	4313      	orrs	r3, r2
 80037c4:	608b      	str	r3, [r1, #8]
 80037c6:	e00b      	b.n	80037e0 <HAL_RCCEx_PeriphCLKConfig+0x1d4>
 80037c8:	40023800 	.word	0x40023800
 80037cc:	40007000 	.word	0x40007000
 80037d0:	0ffffcff 	.word	0x0ffffcff
 80037d4:	4ba4      	ldr	r3, [pc, #656]	; (8003a68 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 80037d6:	689b      	ldr	r3, [r3, #8]
 80037d8:	4aa3      	ldr	r2, [pc, #652]	; (8003a68 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 80037da:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 80037de:	6093      	str	r3, [r2, #8]
 80037e0:	4ba1      	ldr	r3, [pc, #644]	; (8003a68 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 80037e2:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 80037e4:	687b      	ldr	r3, [r7, #4]
 80037e6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80037e8:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80037ec:	499e      	ldr	r1, [pc, #632]	; (8003a68 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 80037ee:	4313      	orrs	r3, r2
 80037f0:	670b      	str	r3, [r1, #112]	; 0x70
  }

  /*------------------------------------ TIM configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 80037f2:	687b      	ldr	r3, [r7, #4]
 80037f4:	681b      	ldr	r3, [r3, #0]
 80037f6:	f003 0310 	and.w	r3, r3, #16
 80037fa:	2b00      	cmp	r3, #0
 80037fc:	d010      	beq.n	8003820 <HAL_RCCEx_PeriphCLKConfig+0x214>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 80037fe:	4b9a      	ldr	r3, [pc, #616]	; (8003a68 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8003800:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8003804:	4a98      	ldr	r2, [pc, #608]	; (8003a68 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8003806:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800380a:	f8c2 308c 	str.w	r3, [r2, #140]	; 0x8c
 800380e:	4b96      	ldr	r3, [pc, #600]	; (8003a68 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8003810:	f8d3 208c 	ldr.w	r2, [r3, #140]	; 0x8c
 8003814:	687b      	ldr	r3, [r7, #4]
 8003816:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003818:	4993      	ldr	r1, [pc, #588]	; (8003a68 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 800381a:	4313      	orrs	r3, r2
 800381c:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  }

  /*-------------------------------------- I2C1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8003820:	687b      	ldr	r3, [r7, #4]
 8003822:	681b      	ldr	r3, [r3, #0]
 8003824:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003828:	2b00      	cmp	r3, #0
 800382a:	d00a      	beq.n	8003842 <HAL_RCCEx_PeriphCLKConfig+0x236>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800382c:	4b8e      	ldr	r3, [pc, #568]	; (8003a68 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 800382e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003832:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8003836:	687b      	ldr	r3, [r7, #4]
 8003838:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800383a:	498b      	ldr	r1, [pc, #556]	; (8003a68 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 800383c:	4313      	orrs	r3, r2
 800383e:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8003842:	687b      	ldr	r3, [r7, #4]
 8003844:	681b      	ldr	r3, [r3, #0]
 8003846:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800384a:	2b00      	cmp	r3, #0
 800384c:	d00a      	beq.n	8003864 <HAL_RCCEx_PeriphCLKConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 800384e:	4b86      	ldr	r3, [pc, #536]	; (8003a68 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8003850:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003854:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8003858:	687b      	ldr	r3, [r7, #4]
 800385a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800385c:	4982      	ldr	r1, [pc, #520]	; (8003a68 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 800385e:	4313      	orrs	r3, r2
 8003860:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8003864:	687b      	ldr	r3, [r7, #4]
 8003866:	681b      	ldr	r3, [r3, #0]
 8003868:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800386c:	2b00      	cmp	r3, #0
 800386e:	d00a      	beq.n	8003886 <HAL_RCCEx_PeriphCLKConfig+0x27a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8003870:	4b7d      	ldr	r3, [pc, #500]	; (8003a68 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8003872:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003876:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 800387a:	687b      	ldr	r3, [r7, #4]
 800387c:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800387e:	497a      	ldr	r1, [pc, #488]	; (8003a68 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8003880:	4313      	orrs	r3, r2
 8003882:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8003886:	687b      	ldr	r3, [r7, #4]
 8003888:	681b      	ldr	r3, [r3, #0]
 800388a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800388e:	2b00      	cmp	r3, #0
 8003890:	d00a      	beq.n	80038a8 <HAL_RCCEx_PeriphCLKConfig+0x29c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8003892:	4b75      	ldr	r3, [pc, #468]	; (8003a68 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8003894:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003898:	f023 0203 	bic.w	r2, r3, #3
 800389c:	687b      	ldr	r3, [r7, #4]
 800389e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80038a0:	4971      	ldr	r1, [pc, #452]	; (8003a68 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 80038a2:	4313      	orrs	r3, r2
 80038a4:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80038a8:	687b      	ldr	r3, [r7, #4]
 80038aa:	681b      	ldr	r3, [r3, #0]
 80038ac:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80038b0:	2b00      	cmp	r3, #0
 80038b2:	d00a      	beq.n	80038ca <HAL_RCCEx_PeriphCLKConfig+0x2be>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 80038b4:	4b6c      	ldr	r3, [pc, #432]	; (8003a68 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 80038b6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80038ba:	f023 020c 	bic.w	r2, r3, #12
 80038be:	687b      	ldr	r3, [r7, #4]
 80038c0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80038c2:	4969      	ldr	r1, [pc, #420]	; (8003a68 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 80038c4:	4313      	orrs	r3, r2
 80038c6:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 80038ca:	687b      	ldr	r3, [r7, #4]
 80038cc:	681b      	ldr	r3, [r3, #0]
 80038ce:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80038d2:	2b00      	cmp	r3, #0
 80038d4:	d00a      	beq.n	80038ec <HAL_RCCEx_PeriphCLKConfig+0x2e0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 80038d6:	4b64      	ldr	r3, [pc, #400]	; (8003a68 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 80038d8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80038dc:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 80038e0:	687b      	ldr	r3, [r7, #4]
 80038e2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80038e4:	4960      	ldr	r1, [pc, #384]	; (8003a68 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 80038e6:	4313      	orrs	r3, r2
 80038e8:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 80038ec:	687b      	ldr	r3, [r7, #4]
 80038ee:	681b      	ldr	r3, [r3, #0]
 80038f0:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80038f4:	2b00      	cmp	r3, #0
 80038f6:	d00a      	beq.n	800390e <HAL_RCCEx_PeriphCLKConfig+0x302>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 80038f8:	4b5b      	ldr	r3, [pc, #364]	; (8003a68 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 80038fa:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80038fe:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 8003902:	687b      	ldr	r3, [r7, #4]
 8003904:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003906:	4958      	ldr	r1, [pc, #352]	; (8003a68 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8003908:	4313      	orrs	r3, r2
 800390a:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART5 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 800390e:	687b      	ldr	r3, [r7, #4]
 8003910:	681b      	ldr	r3, [r3, #0]
 8003912:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003916:	2b00      	cmp	r3, #0
 8003918:	d00a      	beq.n	8003930 <HAL_RCCEx_PeriphCLKConfig+0x324>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 800391a:	4b53      	ldr	r3, [pc, #332]	; (8003a68 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 800391c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003920:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8003924:	687b      	ldr	r3, [r7, #4]
 8003926:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003928:	494f      	ldr	r1, [pc, #316]	; (8003a68 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 800392a:	4313      	orrs	r3, r2
 800392c:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART6 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART6) == RCC_PERIPHCLK_USART6)
 8003930:	687b      	ldr	r3, [r7, #4]
 8003932:	681b      	ldr	r3, [r3, #0]
 8003934:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8003938:	2b00      	cmp	r3, #0
 800393a:	d00a      	beq.n	8003952 <HAL_RCCEx_PeriphCLKConfig+0x346>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART6CLKSOURCE(PeriphClkInit->Usart6ClockSelection));

    /* Configure the USART6 clock source */
    __HAL_RCC_USART6_CONFIG(PeriphClkInit->Usart6ClockSelection);
 800393c:	4b4a      	ldr	r3, [pc, #296]	; (8003a68 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 800393e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003942:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 8003946:	687b      	ldr	r3, [r7, #4]
 8003948:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800394a:	4947      	ldr	r1, [pc, #284]	; (8003a68 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 800394c:	4313      	orrs	r3, r2
 800394e:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART7 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART7) == RCC_PERIPHCLK_UART7)
 8003952:	687b      	ldr	r3, [r7, #4]
 8003954:	681b      	ldr	r3, [r3, #0]
 8003956:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800395a:	2b00      	cmp	r3, #0
 800395c:	d00a      	beq.n	8003974 <HAL_RCCEx_PeriphCLKConfig+0x368>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART7CLKSOURCE(PeriphClkInit->Uart7ClockSelection));

    /* Configure the UART7 clock source */
    __HAL_RCC_UART7_CONFIG(PeriphClkInit->Uart7ClockSelection);
 800395e:	4b42      	ldr	r3, [pc, #264]	; (8003a68 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8003960:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003964:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8003968:	687b      	ldr	r3, [r7, #4]
 800396a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800396c:	493e      	ldr	r1, [pc, #248]	; (8003a68 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 800396e:	4313      	orrs	r3, r2
 8003970:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART8 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART8) == RCC_PERIPHCLK_UART8)
 8003974:	687b      	ldr	r3, [r7, #4]
 8003976:	681b      	ldr	r3, [r3, #0]
 8003978:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800397c:	2b00      	cmp	r3, #0
 800397e:	d00a      	beq.n	8003996 <HAL_RCCEx_PeriphCLKConfig+0x38a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART8CLKSOURCE(PeriphClkInit->Uart8ClockSelection));

    /* Configure the UART8 clock source */
    __HAL_RCC_UART8_CONFIG(PeriphClkInit->Uart8ClockSelection);
 8003980:	4b39      	ldr	r3, [pc, #228]	; (8003a68 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8003982:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003986:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 800398a:	687b      	ldr	r3, [r7, #4]
 800398c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800398e:	4936      	ldr	r1, [pc, #216]	; (8003a68 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8003990:	4313      	orrs	r3, r2
 8003992:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- CK48 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
 8003996:	687b      	ldr	r3, [r7, #4]
 8003998:	681b      	ldr	r3, [r3, #0]
 800399a:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800399e:	2b00      	cmp	r3, #0
 80039a0:	d011      	beq.n	80039c6 <HAL_RCCEx_PeriphCLKConfig+0x3ba>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLK48SOURCE(PeriphClkInit->Clk48ClockSelection));

    /* Configure the CLK48 source */
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 80039a2:	4b31      	ldr	r3, [pc, #196]	; (8003a68 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 80039a4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80039a8:	f023 6200 	bic.w	r2, r3, #134217728	; 0x8000000
 80039ac:	687b      	ldr	r3, [r7, #4]
 80039ae:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80039b0:	492d      	ldr	r1, [pc, #180]	; (8003a68 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 80039b2:	4313      	orrs	r3, r2
 80039b4:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90

    /* Enable the PLLSAI when it's used as clock source for CK48 */
    if(PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP)
 80039b8:	687b      	ldr	r3, [r7, #4]
 80039ba:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80039bc:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80039c0:	d101      	bne.n	80039c6 <HAL_RCCEx_PeriphCLKConfig+0x3ba>
    {
      pllsaiused = 1;
 80039c2:	2301      	movs	r3, #1
 80039c4:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- LPTIM1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 80039c6:	687b      	ldr	r3, [r7, #4]
 80039c8:	681b      	ldr	r3, [r3, #0]
 80039ca:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80039ce:	2b00      	cmp	r3, #0
 80039d0:	d00a      	beq.n	80039e8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LTPIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 80039d2:	4b25      	ldr	r3, [pc, #148]	; (8003a68 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 80039d4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80039d8:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 80039dc:	687b      	ldr	r3, [r7, #4]
 80039de:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80039e0:	4921      	ldr	r1, [pc, #132]	; (8003a68 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 80039e2:	4313      	orrs	r3, r2
 80039e4:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
   }

  /*------------------------------------- SDMMC1 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == RCC_PERIPHCLK_SDMMC1)
 80039e8:	687b      	ldr	r3, [r7, #4]
 80039ea:	681b      	ldr	r3, [r3, #0]
 80039ec:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80039f0:	2b00      	cmp	r3, #0
 80039f2:	d00a      	beq.n	8003a0a <HAL_RCCEx_PeriphCLKConfig+0x3fe>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));

    /* Configure the SDMMC1 clock source */
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 80039f4:	4b1c      	ldr	r3, [pc, #112]	; (8003a68 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 80039f6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80039fa:	f023 5280 	bic.w	r2, r3, #268435456	; 0x10000000
 80039fe:	687b      	ldr	r3, [r7, #4]
 8003a00:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8003a02:	4919      	ldr	r1, [pc, #100]	; (8003a68 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8003a04:	4313      	orrs	r3, r2
 8003a06:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*------------------------------------- SDMMC2 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC2) == RCC_PERIPHCLK_SDMMC2)
 8003a0a:	687b      	ldr	r3, [r7, #4]
 8003a0c:	681b      	ldr	r3, [r3, #0]
 8003a0e:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8003a12:	2b00      	cmp	r3, #0
 8003a14:	d00a      	beq.n	8003a2c <HAL_RCCEx_PeriphCLKConfig+0x420>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC2CLKSOURCE(PeriphClkInit->Sdmmc2ClockSelection));

    /* Configure the SDMMC2 clock source */
    __HAL_RCC_SDMMC2_CONFIG(PeriphClkInit->Sdmmc2ClockSelection);
 8003a16:	4b14      	ldr	r3, [pc, #80]	; (8003a68 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8003a18:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003a1c:	f023 5200 	bic.w	r2, r3, #536870912	; 0x20000000
 8003a20:	687b      	ldr	r3, [r7, #4]
 8003a22:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8003a24:	4910      	ldr	r1, [pc, #64]	; (8003a68 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8003a26:	4313      	orrs	r3, r2
 8003a28:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- PLLI2S Configuration ---------------------------------*/
  /* PLLI2S is configured when a peripheral will use it as source clock : SAI1, SAI2 or I2S */
  if((plli2sused == 1) || ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 8003a2c:	69fb      	ldr	r3, [r7, #28]
 8003a2e:	2b01      	cmp	r3, #1
 8003a30:	d006      	beq.n	8003a40 <HAL_RCCEx_PeriphCLKConfig+0x434>
 8003a32:	687b      	ldr	r3, [r7, #4]
 8003a34:	681b      	ldr	r3, [r3, #0]
 8003a36:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003a3a:	2b00      	cmp	r3, #0
 8003a3c:	f000 809d 	beq.w	8003b7a <HAL_RCCEx_PeriphCLKConfig+0x56e>
  {
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8003a40:	4b09      	ldr	r3, [pc, #36]	; (8003a68 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8003a42:	681b      	ldr	r3, [r3, #0]
 8003a44:	4a08      	ldr	r2, [pc, #32]	; (8003a68 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8003a46:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8003a4a:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003a4c:	f7fe fbd4 	bl	80021f8 <HAL_GetTick>
 8003a50:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8003a52:	e00b      	b.n	8003a6c <HAL_RCCEx_PeriphCLKConfig+0x460>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8003a54:	f7fe fbd0 	bl	80021f8 <HAL_GetTick>
 8003a58:	4602      	mov	r2, r0
 8003a5a:	697b      	ldr	r3, [r7, #20]
 8003a5c:	1ad3      	subs	r3, r2, r3
 8003a5e:	2b64      	cmp	r3, #100	; 0x64
 8003a60:	d904      	bls.n	8003a6c <HAL_RCCEx_PeriphCLKConfig+0x460>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8003a62:	2303      	movs	r3, #3
 8003a64:	e116      	b.n	8003c94 <HAL_RCCEx_PeriphCLKConfig+0x688>
 8003a66:	bf00      	nop
 8003a68:	40023800 	.word	0x40023800
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8003a6c:	4b8b      	ldr	r3, [pc, #556]	; (8003c9c <HAL_RCCEx_PeriphCLKConfig+0x690>)
 8003a6e:	681b      	ldr	r3, [r3, #0]
 8003a70:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8003a74:	2b00      	cmp	r3, #0
 8003a76:	d1ed      	bne.n	8003a54 <HAL_RCCEx_PeriphCLKConfig+0x448>

    /* check for common PLLI2S Parameters */
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /*----------------- In Case of PLLI2S is selected as source clock for I2S -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) && (PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)))
 8003a78:	687b      	ldr	r3, [r7, #4]
 8003a7a:	681b      	ldr	r3, [r3, #0]
 8003a7c:	f003 0301 	and.w	r3, r3, #1
 8003a80:	2b00      	cmp	r3, #0
 8003a82:	d017      	beq.n	8003ab4 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
 8003a84:	687b      	ldr	r3, [r7, #4]
 8003a86:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003a88:	2b00      	cmp	r3, #0
 8003a8a:	d113      	bne.n	8003ab4 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Read PLLI2SQ value from PLLI2SCFGR register (this value is not needed for I2S configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 8003a8c:	4b83      	ldr	r3, [pc, #524]	; (8003c9c <HAL_RCCEx_PeriphCLKConfig+0x690>)
 8003a8e:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8003a92:	0e1b      	lsrs	r3, r3, #24
 8003a94:	f003 030f 	and.w	r3, r3, #15
 8003a98:	613b      	str	r3, [r7, #16]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , tmpreg0, PeriphClkInit->PLLI2S.PLLI2SR);
 8003a9a:	687b      	ldr	r3, [r7, #4]
 8003a9c:	685b      	ldr	r3, [r3, #4]
 8003a9e:	019a      	lsls	r2, r3, #6
 8003aa0:	693b      	ldr	r3, [r7, #16]
 8003aa2:	061b      	lsls	r3, r3, #24
 8003aa4:	431a      	orrs	r2, r3
 8003aa6:	687b      	ldr	r3, [r7, #4]
 8003aa8:	689b      	ldr	r3, [r3, #8]
 8003aaa:	071b      	lsls	r3, r3, #28
 8003aac:	497b      	ldr	r1, [pc, #492]	; (8003c9c <HAL_RCCEx_PeriphCLKConfig+0x690>)
 8003aae:	4313      	orrs	r3, r2
 8003ab0:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 8003ab4:	687b      	ldr	r3, [r7, #4]
 8003ab6:	681b      	ldr	r3, [r3, #0]
 8003ab8:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8003abc:	2b00      	cmp	r3, #0
 8003abe:	d004      	beq.n	8003aca <HAL_RCCEx_PeriphCLKConfig+0x4be>
 8003ac0:	687b      	ldr	r3, [r7, #4]
 8003ac2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003ac4:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8003ac8:	d00a      	beq.n	8003ae0 <HAL_RCCEx_PeriphCLKConfig+0x4d4>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 8003aca:	687b      	ldr	r3, [r7, #4]
 8003acc:	681b      	ldr	r3, [r3, #0]
 8003ace:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 8003ad2:	2b00      	cmp	r3, #0
 8003ad4:	d024      	beq.n	8003b20 <HAL_RCCEx_PeriphCLKConfig+0x514>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 8003ad6:	687b      	ldr	r3, [r7, #4]
 8003ad8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003ada:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8003ade:	d11f      	bne.n	8003b20 <HAL_RCCEx_PeriphCLKConfig+0x514>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      /* Check for PLLI2S/DIVQ parameters */
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SP and PLLI2SR values from PLLI2SCFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8003ae0:	4b6e      	ldr	r3, [pc, #440]	; (8003c9c <HAL_RCCEx_PeriphCLKConfig+0x690>)
 8003ae2:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8003ae6:	0f1b      	lsrs	r3, r3, #28
 8003ae8:	f003 0307 	and.w	r3, r3, #7
 8003aec:	613b      	str	r3, [r7, #16]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SQ, tmpreg0);
 8003aee:	687b      	ldr	r3, [r7, #4]
 8003af0:	685b      	ldr	r3, [r3, #4]
 8003af2:	019a      	lsls	r2, r3, #6
 8003af4:	687b      	ldr	r3, [r7, #4]
 8003af6:	68db      	ldr	r3, [r3, #12]
 8003af8:	061b      	lsls	r3, r3, #24
 8003afa:	431a      	orrs	r2, r3
 8003afc:	693b      	ldr	r3, [r7, #16]
 8003afe:	071b      	lsls	r3, r3, #28
 8003b00:	4966      	ldr	r1, [pc, #408]	; (8003c9c <HAL_RCCEx_PeriphCLKConfig+0x690>)
 8003b02:	4313      	orrs	r3, r2
 8003b04:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84

      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 8003b08:	4b64      	ldr	r3, [pc, #400]	; (8003c9c <HAL_RCCEx_PeriphCLKConfig+0x690>)
 8003b0a:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8003b0e:	f023 021f 	bic.w	r2, r3, #31
 8003b12:	687b      	ldr	r3, [r7, #4]
 8003b14:	69db      	ldr	r3, [r3, #28]
 8003b16:	3b01      	subs	r3, #1
 8003b18:	4960      	ldr	r1, [pc, #384]	; (8003c9c <HAL_RCCEx_PeriphCLKConfig+0x690>)
 8003b1a:	4313      	orrs	r3, r2
 8003b1c:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 8003b20:	687b      	ldr	r3, [r7, #4]
 8003b22:	681b      	ldr	r3, [r3, #0]
 8003b24:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003b28:	2b00      	cmp	r3, #0
 8003b2a:	d00d      	beq.n	8003b48 <HAL_RCCEx_PeriphCLKConfig+0x53c>
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));

      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLI2SM) */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 8003b2c:	687b      	ldr	r3, [r7, #4]
 8003b2e:	685b      	ldr	r3, [r3, #4]
 8003b30:	019a      	lsls	r2, r3, #6
 8003b32:	687b      	ldr	r3, [r7, #4]
 8003b34:	68db      	ldr	r3, [r3, #12]
 8003b36:	061b      	lsls	r3, r3, #24
 8003b38:	431a      	orrs	r2, r3
 8003b3a:	687b      	ldr	r3, [r7, #4]
 8003b3c:	689b      	ldr	r3, [r3, #8]
 8003b3e:	071b      	lsls	r3, r3, #28
 8003b40:	4956      	ldr	r1, [pc, #344]	; (8003c9c <HAL_RCCEx_PeriphCLKConfig+0x690>)
 8003b42:	4313      	orrs	r3, r2
 8003b44:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8003b48:	4b54      	ldr	r3, [pc, #336]	; (8003c9c <HAL_RCCEx_PeriphCLKConfig+0x690>)
 8003b4a:	681b      	ldr	r3, [r3, #0]
 8003b4c:	4a53      	ldr	r2, [pc, #332]	; (8003c9c <HAL_RCCEx_PeriphCLKConfig+0x690>)
 8003b4e:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8003b52:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003b54:	f7fe fb50 	bl	80021f8 <HAL_GetTick>
 8003b58:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8003b5a:	e008      	b.n	8003b6e <HAL_RCCEx_PeriphCLKConfig+0x562>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8003b5c:	f7fe fb4c 	bl	80021f8 <HAL_GetTick>
 8003b60:	4602      	mov	r2, r0
 8003b62:	697b      	ldr	r3, [r7, #20]
 8003b64:	1ad3      	subs	r3, r2, r3
 8003b66:	2b64      	cmp	r3, #100	; 0x64
 8003b68:	d901      	bls.n	8003b6e <HAL_RCCEx_PeriphCLKConfig+0x562>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8003b6a:	2303      	movs	r3, #3
 8003b6c:	e092      	b.n	8003c94 <HAL_RCCEx_PeriphCLKConfig+0x688>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8003b6e:	4b4b      	ldr	r3, [pc, #300]	; (8003c9c <HAL_RCCEx_PeriphCLKConfig+0x690>)
 8003b70:	681b      	ldr	r3, [r3, #0]
 8003b72:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8003b76:	2b00      	cmp	r3, #0
 8003b78:	d0f0      	beq.n	8003b5c <HAL_RCCEx_PeriphCLKConfig+0x550>
    }
  }

  /*-------------------------------------- PLLSAI Configuration ---------------------------------*/
  /* PLLSAI is configured when a peripheral will use it as source clock : SAI1, SAI2, LTDC or CK48 */
  if(pllsaiused == 1)
 8003b7a:	69bb      	ldr	r3, [r7, #24]
 8003b7c:	2b01      	cmp	r3, #1
 8003b7e:	f040 8088 	bne.w	8003c92 <HAL_RCCEx_PeriphCLKConfig+0x686>
  {
    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 8003b82:	4b46      	ldr	r3, [pc, #280]	; (8003c9c <HAL_RCCEx_PeriphCLKConfig+0x690>)
 8003b84:	681b      	ldr	r3, [r3, #0]
 8003b86:	4a45      	ldr	r2, [pc, #276]	; (8003c9c <HAL_RCCEx_PeriphCLKConfig+0x690>)
 8003b88:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003b8c:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003b8e:	f7fe fb33 	bl	80021f8 <HAL_GetTick>
 8003b92:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is disabled */
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8003b94:	e008      	b.n	8003ba8 <HAL_RCCEx_PeriphCLKConfig+0x59c>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8003b96:	f7fe fb2f 	bl	80021f8 <HAL_GetTick>
 8003b9a:	4602      	mov	r2, r0
 8003b9c:	697b      	ldr	r3, [r7, #20]
 8003b9e:	1ad3      	subs	r3, r2, r3
 8003ba0:	2b64      	cmp	r3, #100	; 0x64
 8003ba2:	d901      	bls.n	8003ba8 <HAL_RCCEx_PeriphCLKConfig+0x59c>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8003ba4:	2303      	movs	r3, #3
 8003ba6:	e075      	b.n	8003c94 <HAL_RCCEx_PeriphCLKConfig+0x688>
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8003ba8:	4b3c      	ldr	r3, [pc, #240]	; (8003c9c <HAL_RCCEx_PeriphCLKConfig+0x690>)
 8003baa:	681b      	ldr	r3, [r3, #0]
 8003bac:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8003bb0:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8003bb4:	d0ef      	beq.n	8003b96 <HAL_RCCEx_PeriphCLKConfig+0x58a>

    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /*----------------- In Case of PLLSAI is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 8003bb6:	687b      	ldr	r3, [r7, #4]
 8003bb8:	681b      	ldr	r3, [r3, #0]
 8003bba:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8003bbe:	2b00      	cmp	r3, #0
 8003bc0:	d003      	beq.n	8003bca <HAL_RCCEx_PeriphCLKConfig+0x5be>
 8003bc2:	687b      	ldr	r3, [r7, #4]
 8003bc4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003bc6:	2b00      	cmp	r3, #0
 8003bc8:	d009      	beq.n	8003bde <HAL_RCCEx_PeriphCLKConfig+0x5d2>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 8003bca:	687b      	ldr	r3, [r7, #4]
 8003bcc:	681b      	ldr	r3, [r3, #0]
 8003bce:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 8003bd2:	2b00      	cmp	r3, #0
 8003bd4:	d024      	beq.n	8003c20 <HAL_RCCEx_PeriphCLKConfig+0x614>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 8003bd6:	687b      	ldr	r3, [r7, #4]
 8003bd8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003bda:	2b00      	cmp	r3, #0
 8003bdc:	d120      	bne.n	8003c20 <HAL_RCCEx_PeriphCLKConfig+0x614>
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      /* check for PLLSAI/DIVQ Parameter */
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIP value from PLLSAICFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 8003bde:	4b2f      	ldr	r3, [pc, #188]	; (8003c9c <HAL_RCCEx_PeriphCLKConfig+0x690>)
 8003be0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003be4:	0c1b      	lsrs	r3, r3, #16
 8003be6:	f003 0303 	and.w	r3, r3, #3
 8003bea:	613b      	str	r3, [r7, #16]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg0, PeriphClkInit->PLLSAI.PLLSAIQ);
 8003bec:	687b      	ldr	r3, [r7, #4]
 8003bee:	691b      	ldr	r3, [r3, #16]
 8003bf0:	019a      	lsls	r2, r3, #6
 8003bf2:	693b      	ldr	r3, [r7, #16]
 8003bf4:	041b      	lsls	r3, r3, #16
 8003bf6:	431a      	orrs	r2, r3
 8003bf8:	687b      	ldr	r3, [r7, #4]
 8003bfa:	695b      	ldr	r3, [r3, #20]
 8003bfc:	061b      	lsls	r3, r3, #24
 8003bfe:	4927      	ldr	r1, [pc, #156]	; (8003c9c <HAL_RCCEx_PeriphCLKConfig+0x690>)
 8003c00:	4313      	orrs	r3, r2
 8003c02:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 8003c06:	4b25      	ldr	r3, [pc, #148]	; (8003c9c <HAL_RCCEx_PeriphCLKConfig+0x690>)
 8003c08:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8003c0c:	f423 52f8 	bic.w	r2, r3, #7936	; 0x1f00
 8003c10:	687b      	ldr	r3, [r7, #4]
 8003c12:	6a1b      	ldr	r3, [r3, #32]
 8003c14:	3b01      	subs	r3, #1
 8003c16:	021b      	lsls	r3, r3, #8
 8003c18:	4920      	ldr	r1, [pc, #128]	; (8003c9c <HAL_RCCEx_PeriphCLKConfig+0x690>)
 8003c1a:	4313      	orrs	r3, r2
 8003c1c:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*----------------- In Case of PLLSAI is selected as source clock for CLK48 -------------------*/
    /* In Case of PLLI2S is selected as source clock for CK48 */
    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP))
 8003c20:	687b      	ldr	r3, [r7, #4]
 8003c22:	681b      	ldr	r3, [r3, #0]
 8003c24:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003c28:	2b00      	cmp	r3, #0
 8003c2a:	d018      	beq.n	8003c5e <HAL_RCCEx_PeriphCLKConfig+0x652>
 8003c2c:	687b      	ldr	r3, [r7, #4]
 8003c2e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003c30:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8003c34:	d113      	bne.n	8003c5e <HAL_RCCEx_PeriphCLKConfig+0x652>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLSAIP_VALUE(PeriphClkInit->PLLSAI.PLLSAIP));
      /* Read PLLSAIQ and PLLSAIR value from PLLSAICFGR register (this value is not needed for CK48 configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8003c36:	4b19      	ldr	r3, [pc, #100]	; (8003c9c <HAL_RCCEx_PeriphCLKConfig+0x690>)
 8003c38:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003c3c:	0e1b      	lsrs	r3, r3, #24
 8003c3e:	f003 030f 	and.w	r3, r3, #15
 8003c42:	613b      	str	r3, [r7, #16]

      /* Configure the PLLSAI division factors */
      /* PLLSAI_VCO = f(VCO clock) = f(PLLSAI clock input) x (PLLI2SN/PLLM) */
      /* 48CLK = f(PLLSAI clock output) = f(VCO clock) / PLLSAIP */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIP, tmpreg0);
 8003c44:	687b      	ldr	r3, [r7, #4]
 8003c46:	691b      	ldr	r3, [r3, #16]
 8003c48:	019a      	lsls	r2, r3, #6
 8003c4a:	687b      	ldr	r3, [r7, #4]
 8003c4c:	699b      	ldr	r3, [r3, #24]
 8003c4e:	041b      	lsls	r3, r3, #16
 8003c50:	431a      	orrs	r2, r3
 8003c52:	693b      	ldr	r3, [r7, #16]
 8003c54:	061b      	lsls	r3, r3, #24
 8003c56:	4911      	ldr	r1, [pc, #68]	; (8003c9c <HAL_RCCEx_PeriphCLKConfig+0x690>)
 8003c58:	4313      	orrs	r3, r2
 8003c5a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }

    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 8003c5e:	4b0f      	ldr	r3, [pc, #60]	; (8003c9c <HAL_RCCEx_PeriphCLKConfig+0x690>)
 8003c60:	681b      	ldr	r3, [r3, #0]
 8003c62:	4a0e      	ldr	r2, [pc, #56]	; (8003c9c <HAL_RCCEx_PeriphCLKConfig+0x690>)
 8003c64:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003c68:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003c6a:	f7fe fac5 	bl	80021f8 <HAL_GetTick>
 8003c6e:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is ready */
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8003c70:	e008      	b.n	8003c84 <HAL_RCCEx_PeriphCLKConfig+0x678>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8003c72:	f7fe fac1 	bl	80021f8 <HAL_GetTick>
 8003c76:	4602      	mov	r2, r0
 8003c78:	697b      	ldr	r3, [r7, #20]
 8003c7a:	1ad3      	subs	r3, r2, r3
 8003c7c:	2b64      	cmp	r3, #100	; 0x64
 8003c7e:	d901      	bls.n	8003c84 <HAL_RCCEx_PeriphCLKConfig+0x678>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8003c80:	2303      	movs	r3, #3
 8003c82:	e007      	b.n	8003c94 <HAL_RCCEx_PeriphCLKConfig+0x688>
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8003c84:	4b05      	ldr	r3, [pc, #20]	; (8003c9c <HAL_RCCEx_PeriphCLKConfig+0x690>)
 8003c86:	681b      	ldr	r3, [r3, #0]
 8003c88:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8003c8c:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8003c90:	d1ef      	bne.n	8003c72 <HAL_RCCEx_PeriphCLKConfig+0x666>
      }
    }
  }
  return HAL_OK;
 8003c92:	2300      	movs	r3, #0
}
 8003c94:	4618      	mov	r0, r3
 8003c96:	3720      	adds	r7, #32
 8003c98:	46bd      	mov	sp, r7
 8003c9a:	bd80      	pop	{r7, pc}
 8003c9c:	40023800 	.word	0x40023800

08003ca0 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8003ca0:	b580      	push	{r7, lr}
 8003ca2:	b082      	sub	sp, #8
 8003ca4:	af00      	add	r7, sp, #0
 8003ca6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003ca8:	687b      	ldr	r3, [r7, #4]
 8003caa:	2b00      	cmp	r3, #0
 8003cac:	d101      	bne.n	8003cb2 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8003cae:	2301      	movs	r3, #1
 8003cb0:	e049      	b.n	8003d46 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003cb2:	687b      	ldr	r3, [r7, #4]
 8003cb4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003cb8:	b2db      	uxtb	r3, r3
 8003cba:	2b00      	cmp	r3, #0
 8003cbc:	d106      	bne.n	8003ccc <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003cbe:	687b      	ldr	r3, [r7, #4]
 8003cc0:	2200      	movs	r2, #0
 8003cc2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8003cc6:	6878      	ldr	r0, [r7, #4]
 8003cc8:	f7fe f83e 	bl	8001d48 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003ccc:	687b      	ldr	r3, [r7, #4]
 8003cce:	2202      	movs	r2, #2
 8003cd0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003cd4:	687b      	ldr	r3, [r7, #4]
 8003cd6:	681a      	ldr	r2, [r3, #0]
 8003cd8:	687b      	ldr	r3, [r7, #4]
 8003cda:	3304      	adds	r3, #4
 8003cdc:	4619      	mov	r1, r3
 8003cde:	4610      	mov	r0, r2
 8003ce0:	f000 feea 	bl	8004ab8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003ce4:	687b      	ldr	r3, [r7, #4]
 8003ce6:	2201      	movs	r2, #1
 8003ce8:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003cec:	687b      	ldr	r3, [r7, #4]
 8003cee:	2201      	movs	r2, #1
 8003cf0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8003cf4:	687b      	ldr	r3, [r7, #4]
 8003cf6:	2201      	movs	r2, #1
 8003cf8:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8003cfc:	687b      	ldr	r3, [r7, #4]
 8003cfe:	2201      	movs	r2, #1
 8003d00:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8003d04:	687b      	ldr	r3, [r7, #4]
 8003d06:	2201      	movs	r2, #1
 8003d08:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8003d0c:	687b      	ldr	r3, [r7, #4]
 8003d0e:	2201      	movs	r2, #1
 8003d10:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8003d14:	687b      	ldr	r3, [r7, #4]
 8003d16:	2201      	movs	r2, #1
 8003d18:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003d1c:	687b      	ldr	r3, [r7, #4]
 8003d1e:	2201      	movs	r2, #1
 8003d20:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8003d24:	687b      	ldr	r3, [r7, #4]
 8003d26:	2201      	movs	r2, #1
 8003d28:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8003d2c:	687b      	ldr	r3, [r7, #4]
 8003d2e:	2201      	movs	r2, #1
 8003d30:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8003d34:	687b      	ldr	r3, [r7, #4]
 8003d36:	2201      	movs	r2, #1
 8003d38:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003d3c:	687b      	ldr	r3, [r7, #4]
 8003d3e:	2201      	movs	r2, #1
 8003d40:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8003d44:	2300      	movs	r3, #0
}
 8003d46:	4618      	mov	r0, r3
 8003d48:	3708      	adds	r7, #8
 8003d4a:	46bd      	mov	sp, r7
 8003d4c:	bd80      	pop	{r7, pc}
	...

08003d50 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8003d50:	b480      	push	{r7}
 8003d52:	b085      	sub	sp, #20
 8003d54:	af00      	add	r7, sp, #0
 8003d56:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8003d58:	687b      	ldr	r3, [r7, #4]
 8003d5a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003d5e:	b2db      	uxtb	r3, r3
 8003d60:	2b01      	cmp	r3, #1
 8003d62:	d001      	beq.n	8003d68 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 8003d64:	2301      	movs	r3, #1
 8003d66:	e04c      	b.n	8003e02 <HAL_TIM_Base_Start+0xb2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003d68:	687b      	ldr	r3, [r7, #4]
 8003d6a:	2202      	movs	r2, #2
 8003d6c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003d70:	687b      	ldr	r3, [r7, #4]
 8003d72:	681b      	ldr	r3, [r3, #0]
 8003d74:	4a26      	ldr	r2, [pc, #152]	; (8003e10 <HAL_TIM_Base_Start+0xc0>)
 8003d76:	4293      	cmp	r3, r2
 8003d78:	d022      	beq.n	8003dc0 <HAL_TIM_Base_Start+0x70>
 8003d7a:	687b      	ldr	r3, [r7, #4]
 8003d7c:	681b      	ldr	r3, [r3, #0]
 8003d7e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003d82:	d01d      	beq.n	8003dc0 <HAL_TIM_Base_Start+0x70>
 8003d84:	687b      	ldr	r3, [r7, #4]
 8003d86:	681b      	ldr	r3, [r3, #0]
 8003d88:	4a22      	ldr	r2, [pc, #136]	; (8003e14 <HAL_TIM_Base_Start+0xc4>)
 8003d8a:	4293      	cmp	r3, r2
 8003d8c:	d018      	beq.n	8003dc0 <HAL_TIM_Base_Start+0x70>
 8003d8e:	687b      	ldr	r3, [r7, #4]
 8003d90:	681b      	ldr	r3, [r3, #0]
 8003d92:	4a21      	ldr	r2, [pc, #132]	; (8003e18 <HAL_TIM_Base_Start+0xc8>)
 8003d94:	4293      	cmp	r3, r2
 8003d96:	d013      	beq.n	8003dc0 <HAL_TIM_Base_Start+0x70>
 8003d98:	687b      	ldr	r3, [r7, #4]
 8003d9a:	681b      	ldr	r3, [r3, #0]
 8003d9c:	4a1f      	ldr	r2, [pc, #124]	; (8003e1c <HAL_TIM_Base_Start+0xcc>)
 8003d9e:	4293      	cmp	r3, r2
 8003da0:	d00e      	beq.n	8003dc0 <HAL_TIM_Base_Start+0x70>
 8003da2:	687b      	ldr	r3, [r7, #4]
 8003da4:	681b      	ldr	r3, [r3, #0]
 8003da6:	4a1e      	ldr	r2, [pc, #120]	; (8003e20 <HAL_TIM_Base_Start+0xd0>)
 8003da8:	4293      	cmp	r3, r2
 8003daa:	d009      	beq.n	8003dc0 <HAL_TIM_Base_Start+0x70>
 8003dac:	687b      	ldr	r3, [r7, #4]
 8003dae:	681b      	ldr	r3, [r3, #0]
 8003db0:	4a1c      	ldr	r2, [pc, #112]	; (8003e24 <HAL_TIM_Base_Start+0xd4>)
 8003db2:	4293      	cmp	r3, r2
 8003db4:	d004      	beq.n	8003dc0 <HAL_TIM_Base_Start+0x70>
 8003db6:	687b      	ldr	r3, [r7, #4]
 8003db8:	681b      	ldr	r3, [r3, #0]
 8003dba:	4a1b      	ldr	r2, [pc, #108]	; (8003e28 <HAL_TIM_Base_Start+0xd8>)
 8003dbc:	4293      	cmp	r3, r2
 8003dbe:	d115      	bne.n	8003dec <HAL_TIM_Base_Start+0x9c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003dc0:	687b      	ldr	r3, [r7, #4]
 8003dc2:	681b      	ldr	r3, [r3, #0]
 8003dc4:	689a      	ldr	r2, [r3, #8]
 8003dc6:	4b19      	ldr	r3, [pc, #100]	; (8003e2c <HAL_TIM_Base_Start+0xdc>)
 8003dc8:	4013      	ands	r3, r2
 8003dca:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003dcc:	68fb      	ldr	r3, [r7, #12]
 8003dce:	2b06      	cmp	r3, #6
 8003dd0:	d015      	beq.n	8003dfe <HAL_TIM_Base_Start+0xae>
 8003dd2:	68fb      	ldr	r3, [r7, #12]
 8003dd4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003dd8:	d011      	beq.n	8003dfe <HAL_TIM_Base_Start+0xae>
    {
      __HAL_TIM_ENABLE(htim);
 8003dda:	687b      	ldr	r3, [r7, #4]
 8003ddc:	681b      	ldr	r3, [r3, #0]
 8003dde:	681a      	ldr	r2, [r3, #0]
 8003de0:	687b      	ldr	r3, [r7, #4]
 8003de2:	681b      	ldr	r3, [r3, #0]
 8003de4:	f042 0201 	orr.w	r2, r2, #1
 8003de8:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003dea:	e008      	b.n	8003dfe <HAL_TIM_Base_Start+0xae>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8003dec:	687b      	ldr	r3, [r7, #4]
 8003dee:	681b      	ldr	r3, [r3, #0]
 8003df0:	681a      	ldr	r2, [r3, #0]
 8003df2:	687b      	ldr	r3, [r7, #4]
 8003df4:	681b      	ldr	r3, [r3, #0]
 8003df6:	f042 0201 	orr.w	r2, r2, #1
 8003dfa:	601a      	str	r2, [r3, #0]
 8003dfc:	e000      	b.n	8003e00 <HAL_TIM_Base_Start+0xb0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003dfe:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8003e00:	2300      	movs	r3, #0
}
 8003e02:	4618      	mov	r0, r3
 8003e04:	3714      	adds	r7, #20
 8003e06:	46bd      	mov	sp, r7
 8003e08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e0c:	4770      	bx	lr
 8003e0e:	bf00      	nop
 8003e10:	40010000 	.word	0x40010000
 8003e14:	40000400 	.word	0x40000400
 8003e18:	40000800 	.word	0x40000800
 8003e1c:	40000c00 	.word	0x40000c00
 8003e20:	40010400 	.word	0x40010400
 8003e24:	40014000 	.word	0x40014000
 8003e28:	40001800 	.word	0x40001800
 8003e2c:	00010007 	.word	0x00010007

08003e30 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8003e30:	b480      	push	{r7}
 8003e32:	b085      	sub	sp, #20
 8003e34:	af00      	add	r7, sp, #0
 8003e36:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8003e38:	687b      	ldr	r3, [r7, #4]
 8003e3a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003e3e:	b2db      	uxtb	r3, r3
 8003e40:	2b01      	cmp	r3, #1
 8003e42:	d001      	beq.n	8003e48 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8003e44:	2301      	movs	r3, #1
 8003e46:	e054      	b.n	8003ef2 <HAL_TIM_Base_Start_IT+0xc2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003e48:	687b      	ldr	r3, [r7, #4]
 8003e4a:	2202      	movs	r2, #2
 8003e4c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8003e50:	687b      	ldr	r3, [r7, #4]
 8003e52:	681b      	ldr	r3, [r3, #0]
 8003e54:	68da      	ldr	r2, [r3, #12]
 8003e56:	687b      	ldr	r3, [r7, #4]
 8003e58:	681b      	ldr	r3, [r3, #0]
 8003e5a:	f042 0201 	orr.w	r2, r2, #1
 8003e5e:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003e60:	687b      	ldr	r3, [r7, #4]
 8003e62:	681b      	ldr	r3, [r3, #0]
 8003e64:	4a26      	ldr	r2, [pc, #152]	; (8003f00 <HAL_TIM_Base_Start_IT+0xd0>)
 8003e66:	4293      	cmp	r3, r2
 8003e68:	d022      	beq.n	8003eb0 <HAL_TIM_Base_Start_IT+0x80>
 8003e6a:	687b      	ldr	r3, [r7, #4]
 8003e6c:	681b      	ldr	r3, [r3, #0]
 8003e6e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003e72:	d01d      	beq.n	8003eb0 <HAL_TIM_Base_Start_IT+0x80>
 8003e74:	687b      	ldr	r3, [r7, #4]
 8003e76:	681b      	ldr	r3, [r3, #0]
 8003e78:	4a22      	ldr	r2, [pc, #136]	; (8003f04 <HAL_TIM_Base_Start_IT+0xd4>)
 8003e7a:	4293      	cmp	r3, r2
 8003e7c:	d018      	beq.n	8003eb0 <HAL_TIM_Base_Start_IT+0x80>
 8003e7e:	687b      	ldr	r3, [r7, #4]
 8003e80:	681b      	ldr	r3, [r3, #0]
 8003e82:	4a21      	ldr	r2, [pc, #132]	; (8003f08 <HAL_TIM_Base_Start_IT+0xd8>)
 8003e84:	4293      	cmp	r3, r2
 8003e86:	d013      	beq.n	8003eb0 <HAL_TIM_Base_Start_IT+0x80>
 8003e88:	687b      	ldr	r3, [r7, #4]
 8003e8a:	681b      	ldr	r3, [r3, #0]
 8003e8c:	4a1f      	ldr	r2, [pc, #124]	; (8003f0c <HAL_TIM_Base_Start_IT+0xdc>)
 8003e8e:	4293      	cmp	r3, r2
 8003e90:	d00e      	beq.n	8003eb0 <HAL_TIM_Base_Start_IT+0x80>
 8003e92:	687b      	ldr	r3, [r7, #4]
 8003e94:	681b      	ldr	r3, [r3, #0]
 8003e96:	4a1e      	ldr	r2, [pc, #120]	; (8003f10 <HAL_TIM_Base_Start_IT+0xe0>)
 8003e98:	4293      	cmp	r3, r2
 8003e9a:	d009      	beq.n	8003eb0 <HAL_TIM_Base_Start_IT+0x80>
 8003e9c:	687b      	ldr	r3, [r7, #4]
 8003e9e:	681b      	ldr	r3, [r3, #0]
 8003ea0:	4a1c      	ldr	r2, [pc, #112]	; (8003f14 <HAL_TIM_Base_Start_IT+0xe4>)
 8003ea2:	4293      	cmp	r3, r2
 8003ea4:	d004      	beq.n	8003eb0 <HAL_TIM_Base_Start_IT+0x80>
 8003ea6:	687b      	ldr	r3, [r7, #4]
 8003ea8:	681b      	ldr	r3, [r3, #0]
 8003eaa:	4a1b      	ldr	r2, [pc, #108]	; (8003f18 <HAL_TIM_Base_Start_IT+0xe8>)
 8003eac:	4293      	cmp	r3, r2
 8003eae:	d115      	bne.n	8003edc <HAL_TIM_Base_Start_IT+0xac>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003eb0:	687b      	ldr	r3, [r7, #4]
 8003eb2:	681b      	ldr	r3, [r3, #0]
 8003eb4:	689a      	ldr	r2, [r3, #8]
 8003eb6:	4b19      	ldr	r3, [pc, #100]	; (8003f1c <HAL_TIM_Base_Start_IT+0xec>)
 8003eb8:	4013      	ands	r3, r2
 8003eba:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003ebc:	68fb      	ldr	r3, [r7, #12]
 8003ebe:	2b06      	cmp	r3, #6
 8003ec0:	d015      	beq.n	8003eee <HAL_TIM_Base_Start_IT+0xbe>
 8003ec2:	68fb      	ldr	r3, [r7, #12]
 8003ec4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003ec8:	d011      	beq.n	8003eee <HAL_TIM_Base_Start_IT+0xbe>
    {
      __HAL_TIM_ENABLE(htim);
 8003eca:	687b      	ldr	r3, [r7, #4]
 8003ecc:	681b      	ldr	r3, [r3, #0]
 8003ece:	681a      	ldr	r2, [r3, #0]
 8003ed0:	687b      	ldr	r3, [r7, #4]
 8003ed2:	681b      	ldr	r3, [r3, #0]
 8003ed4:	f042 0201 	orr.w	r2, r2, #1
 8003ed8:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003eda:	e008      	b.n	8003eee <HAL_TIM_Base_Start_IT+0xbe>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8003edc:	687b      	ldr	r3, [r7, #4]
 8003ede:	681b      	ldr	r3, [r3, #0]
 8003ee0:	681a      	ldr	r2, [r3, #0]
 8003ee2:	687b      	ldr	r3, [r7, #4]
 8003ee4:	681b      	ldr	r3, [r3, #0]
 8003ee6:	f042 0201 	orr.w	r2, r2, #1
 8003eea:	601a      	str	r2, [r3, #0]
 8003eec:	e000      	b.n	8003ef0 <HAL_TIM_Base_Start_IT+0xc0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003eee:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8003ef0:	2300      	movs	r3, #0
}
 8003ef2:	4618      	mov	r0, r3
 8003ef4:	3714      	adds	r7, #20
 8003ef6:	46bd      	mov	sp, r7
 8003ef8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003efc:	4770      	bx	lr
 8003efe:	bf00      	nop
 8003f00:	40010000 	.word	0x40010000
 8003f04:	40000400 	.word	0x40000400
 8003f08:	40000800 	.word	0x40000800
 8003f0c:	40000c00 	.word	0x40000c00
 8003f10:	40010400 	.word	0x40010400
 8003f14:	40014000 	.word	0x40014000
 8003f18:	40001800 	.word	0x40001800
 8003f1c:	00010007 	.word	0x00010007

08003f20 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8003f20:	b580      	push	{r7, lr}
 8003f22:	b082      	sub	sp, #8
 8003f24:	af00      	add	r7, sp, #0
 8003f26:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003f28:	687b      	ldr	r3, [r7, #4]
 8003f2a:	2b00      	cmp	r3, #0
 8003f2c:	d101      	bne.n	8003f32 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8003f2e:	2301      	movs	r3, #1
 8003f30:	e049      	b.n	8003fc6 <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003f32:	687b      	ldr	r3, [r7, #4]
 8003f34:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003f38:	b2db      	uxtb	r3, r3
 8003f3a:	2b00      	cmp	r3, #0
 8003f3c:	d106      	bne.n	8003f4c <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003f3e:	687b      	ldr	r3, [r7, #4]
 8003f40:	2200      	movs	r2, #0
 8003f42:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8003f46:	6878      	ldr	r0, [r7, #4]
 8003f48:	f000 f841 	bl	8003fce <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003f4c:	687b      	ldr	r3, [r7, #4]
 8003f4e:	2202      	movs	r2, #2
 8003f50:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003f54:	687b      	ldr	r3, [r7, #4]
 8003f56:	681a      	ldr	r2, [r3, #0]
 8003f58:	687b      	ldr	r3, [r7, #4]
 8003f5a:	3304      	adds	r3, #4
 8003f5c:	4619      	mov	r1, r3
 8003f5e:	4610      	mov	r0, r2
 8003f60:	f000 fdaa 	bl	8004ab8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003f64:	687b      	ldr	r3, [r7, #4]
 8003f66:	2201      	movs	r2, #1
 8003f68:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003f6c:	687b      	ldr	r3, [r7, #4]
 8003f6e:	2201      	movs	r2, #1
 8003f70:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8003f74:	687b      	ldr	r3, [r7, #4]
 8003f76:	2201      	movs	r2, #1
 8003f78:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8003f7c:	687b      	ldr	r3, [r7, #4]
 8003f7e:	2201      	movs	r2, #1
 8003f80:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8003f84:	687b      	ldr	r3, [r7, #4]
 8003f86:	2201      	movs	r2, #1
 8003f88:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8003f8c:	687b      	ldr	r3, [r7, #4]
 8003f8e:	2201      	movs	r2, #1
 8003f90:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8003f94:	687b      	ldr	r3, [r7, #4]
 8003f96:	2201      	movs	r2, #1
 8003f98:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003f9c:	687b      	ldr	r3, [r7, #4]
 8003f9e:	2201      	movs	r2, #1
 8003fa0:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8003fa4:	687b      	ldr	r3, [r7, #4]
 8003fa6:	2201      	movs	r2, #1
 8003fa8:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8003fac:	687b      	ldr	r3, [r7, #4]
 8003fae:	2201      	movs	r2, #1
 8003fb0:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8003fb4:	687b      	ldr	r3, [r7, #4]
 8003fb6:	2201      	movs	r2, #1
 8003fb8:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003fbc:	687b      	ldr	r3, [r7, #4]
 8003fbe:	2201      	movs	r2, #1
 8003fc0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8003fc4:	2300      	movs	r3, #0
}
 8003fc6:	4618      	mov	r0, r3
 8003fc8:	3708      	adds	r7, #8
 8003fca:	46bd      	mov	sp, r7
 8003fcc:	bd80      	pop	{r7, pc}

08003fce <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8003fce:	b480      	push	{r7}
 8003fd0:	b083      	sub	sp, #12
 8003fd2:	af00      	add	r7, sp, #0
 8003fd4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8003fd6:	bf00      	nop
 8003fd8:	370c      	adds	r7, #12
 8003fda:	46bd      	mov	sp, r7
 8003fdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fe0:	4770      	bx	lr
	...

08003fe4 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8003fe4:	b580      	push	{r7, lr}
 8003fe6:	b084      	sub	sp, #16
 8003fe8:	af00      	add	r7, sp, #0
 8003fea:	6078      	str	r0, [r7, #4]
 8003fec:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8003fee:	683b      	ldr	r3, [r7, #0]
 8003ff0:	2b00      	cmp	r3, #0
 8003ff2:	d109      	bne.n	8004008 <HAL_TIM_PWM_Start+0x24>
 8003ff4:	687b      	ldr	r3, [r7, #4]
 8003ff6:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8003ffa:	b2db      	uxtb	r3, r3
 8003ffc:	2b01      	cmp	r3, #1
 8003ffe:	bf14      	ite	ne
 8004000:	2301      	movne	r3, #1
 8004002:	2300      	moveq	r3, #0
 8004004:	b2db      	uxtb	r3, r3
 8004006:	e03c      	b.n	8004082 <HAL_TIM_PWM_Start+0x9e>
 8004008:	683b      	ldr	r3, [r7, #0]
 800400a:	2b04      	cmp	r3, #4
 800400c:	d109      	bne.n	8004022 <HAL_TIM_PWM_Start+0x3e>
 800400e:	687b      	ldr	r3, [r7, #4]
 8004010:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8004014:	b2db      	uxtb	r3, r3
 8004016:	2b01      	cmp	r3, #1
 8004018:	bf14      	ite	ne
 800401a:	2301      	movne	r3, #1
 800401c:	2300      	moveq	r3, #0
 800401e:	b2db      	uxtb	r3, r3
 8004020:	e02f      	b.n	8004082 <HAL_TIM_PWM_Start+0x9e>
 8004022:	683b      	ldr	r3, [r7, #0]
 8004024:	2b08      	cmp	r3, #8
 8004026:	d109      	bne.n	800403c <HAL_TIM_PWM_Start+0x58>
 8004028:	687b      	ldr	r3, [r7, #4]
 800402a:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800402e:	b2db      	uxtb	r3, r3
 8004030:	2b01      	cmp	r3, #1
 8004032:	bf14      	ite	ne
 8004034:	2301      	movne	r3, #1
 8004036:	2300      	moveq	r3, #0
 8004038:	b2db      	uxtb	r3, r3
 800403a:	e022      	b.n	8004082 <HAL_TIM_PWM_Start+0x9e>
 800403c:	683b      	ldr	r3, [r7, #0]
 800403e:	2b0c      	cmp	r3, #12
 8004040:	d109      	bne.n	8004056 <HAL_TIM_PWM_Start+0x72>
 8004042:	687b      	ldr	r3, [r7, #4]
 8004044:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8004048:	b2db      	uxtb	r3, r3
 800404a:	2b01      	cmp	r3, #1
 800404c:	bf14      	ite	ne
 800404e:	2301      	movne	r3, #1
 8004050:	2300      	moveq	r3, #0
 8004052:	b2db      	uxtb	r3, r3
 8004054:	e015      	b.n	8004082 <HAL_TIM_PWM_Start+0x9e>
 8004056:	683b      	ldr	r3, [r7, #0]
 8004058:	2b10      	cmp	r3, #16
 800405a:	d109      	bne.n	8004070 <HAL_TIM_PWM_Start+0x8c>
 800405c:	687b      	ldr	r3, [r7, #4]
 800405e:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8004062:	b2db      	uxtb	r3, r3
 8004064:	2b01      	cmp	r3, #1
 8004066:	bf14      	ite	ne
 8004068:	2301      	movne	r3, #1
 800406a:	2300      	moveq	r3, #0
 800406c:	b2db      	uxtb	r3, r3
 800406e:	e008      	b.n	8004082 <HAL_TIM_PWM_Start+0x9e>
 8004070:	687b      	ldr	r3, [r7, #4]
 8004072:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 8004076:	b2db      	uxtb	r3, r3
 8004078:	2b01      	cmp	r3, #1
 800407a:	bf14      	ite	ne
 800407c:	2301      	movne	r3, #1
 800407e:	2300      	moveq	r3, #0
 8004080:	b2db      	uxtb	r3, r3
 8004082:	2b00      	cmp	r3, #0
 8004084:	d001      	beq.n	800408a <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 8004086:	2301      	movs	r3, #1
 8004088:	e092      	b.n	80041b0 <HAL_TIM_PWM_Start+0x1cc>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800408a:	683b      	ldr	r3, [r7, #0]
 800408c:	2b00      	cmp	r3, #0
 800408e:	d104      	bne.n	800409a <HAL_TIM_PWM_Start+0xb6>
 8004090:	687b      	ldr	r3, [r7, #4]
 8004092:	2202      	movs	r2, #2
 8004094:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8004098:	e023      	b.n	80040e2 <HAL_TIM_PWM_Start+0xfe>
 800409a:	683b      	ldr	r3, [r7, #0]
 800409c:	2b04      	cmp	r3, #4
 800409e:	d104      	bne.n	80040aa <HAL_TIM_PWM_Start+0xc6>
 80040a0:	687b      	ldr	r3, [r7, #4]
 80040a2:	2202      	movs	r2, #2
 80040a4:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80040a8:	e01b      	b.n	80040e2 <HAL_TIM_PWM_Start+0xfe>
 80040aa:	683b      	ldr	r3, [r7, #0]
 80040ac:	2b08      	cmp	r3, #8
 80040ae:	d104      	bne.n	80040ba <HAL_TIM_PWM_Start+0xd6>
 80040b0:	687b      	ldr	r3, [r7, #4]
 80040b2:	2202      	movs	r2, #2
 80040b4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80040b8:	e013      	b.n	80040e2 <HAL_TIM_PWM_Start+0xfe>
 80040ba:	683b      	ldr	r3, [r7, #0]
 80040bc:	2b0c      	cmp	r3, #12
 80040be:	d104      	bne.n	80040ca <HAL_TIM_PWM_Start+0xe6>
 80040c0:	687b      	ldr	r3, [r7, #4]
 80040c2:	2202      	movs	r2, #2
 80040c4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 80040c8:	e00b      	b.n	80040e2 <HAL_TIM_PWM_Start+0xfe>
 80040ca:	683b      	ldr	r3, [r7, #0]
 80040cc:	2b10      	cmp	r3, #16
 80040ce:	d104      	bne.n	80040da <HAL_TIM_PWM_Start+0xf6>
 80040d0:	687b      	ldr	r3, [r7, #4]
 80040d2:	2202      	movs	r2, #2
 80040d4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80040d8:	e003      	b.n	80040e2 <HAL_TIM_PWM_Start+0xfe>
 80040da:	687b      	ldr	r3, [r7, #4]
 80040dc:	2202      	movs	r2, #2
 80040de:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80040e2:	687b      	ldr	r3, [r7, #4]
 80040e4:	681b      	ldr	r3, [r3, #0]
 80040e6:	2201      	movs	r2, #1
 80040e8:	6839      	ldr	r1, [r7, #0]
 80040ea:	4618      	mov	r0, r3
 80040ec:	f001 f87c 	bl	80051e8 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80040f0:	687b      	ldr	r3, [r7, #4]
 80040f2:	681b      	ldr	r3, [r3, #0]
 80040f4:	4a30      	ldr	r2, [pc, #192]	; (80041b8 <HAL_TIM_PWM_Start+0x1d4>)
 80040f6:	4293      	cmp	r3, r2
 80040f8:	d004      	beq.n	8004104 <HAL_TIM_PWM_Start+0x120>
 80040fa:	687b      	ldr	r3, [r7, #4]
 80040fc:	681b      	ldr	r3, [r3, #0]
 80040fe:	4a2f      	ldr	r2, [pc, #188]	; (80041bc <HAL_TIM_PWM_Start+0x1d8>)
 8004100:	4293      	cmp	r3, r2
 8004102:	d101      	bne.n	8004108 <HAL_TIM_PWM_Start+0x124>
 8004104:	2301      	movs	r3, #1
 8004106:	e000      	b.n	800410a <HAL_TIM_PWM_Start+0x126>
 8004108:	2300      	movs	r3, #0
 800410a:	2b00      	cmp	r3, #0
 800410c:	d007      	beq.n	800411e <HAL_TIM_PWM_Start+0x13a>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 800410e:	687b      	ldr	r3, [r7, #4]
 8004110:	681b      	ldr	r3, [r3, #0]
 8004112:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8004114:	687b      	ldr	r3, [r7, #4]
 8004116:	681b      	ldr	r3, [r3, #0]
 8004118:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800411c:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800411e:	687b      	ldr	r3, [r7, #4]
 8004120:	681b      	ldr	r3, [r3, #0]
 8004122:	4a25      	ldr	r2, [pc, #148]	; (80041b8 <HAL_TIM_PWM_Start+0x1d4>)
 8004124:	4293      	cmp	r3, r2
 8004126:	d022      	beq.n	800416e <HAL_TIM_PWM_Start+0x18a>
 8004128:	687b      	ldr	r3, [r7, #4]
 800412a:	681b      	ldr	r3, [r3, #0]
 800412c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004130:	d01d      	beq.n	800416e <HAL_TIM_PWM_Start+0x18a>
 8004132:	687b      	ldr	r3, [r7, #4]
 8004134:	681b      	ldr	r3, [r3, #0]
 8004136:	4a22      	ldr	r2, [pc, #136]	; (80041c0 <HAL_TIM_PWM_Start+0x1dc>)
 8004138:	4293      	cmp	r3, r2
 800413a:	d018      	beq.n	800416e <HAL_TIM_PWM_Start+0x18a>
 800413c:	687b      	ldr	r3, [r7, #4]
 800413e:	681b      	ldr	r3, [r3, #0]
 8004140:	4a20      	ldr	r2, [pc, #128]	; (80041c4 <HAL_TIM_PWM_Start+0x1e0>)
 8004142:	4293      	cmp	r3, r2
 8004144:	d013      	beq.n	800416e <HAL_TIM_PWM_Start+0x18a>
 8004146:	687b      	ldr	r3, [r7, #4]
 8004148:	681b      	ldr	r3, [r3, #0]
 800414a:	4a1f      	ldr	r2, [pc, #124]	; (80041c8 <HAL_TIM_PWM_Start+0x1e4>)
 800414c:	4293      	cmp	r3, r2
 800414e:	d00e      	beq.n	800416e <HAL_TIM_PWM_Start+0x18a>
 8004150:	687b      	ldr	r3, [r7, #4]
 8004152:	681b      	ldr	r3, [r3, #0]
 8004154:	4a19      	ldr	r2, [pc, #100]	; (80041bc <HAL_TIM_PWM_Start+0x1d8>)
 8004156:	4293      	cmp	r3, r2
 8004158:	d009      	beq.n	800416e <HAL_TIM_PWM_Start+0x18a>
 800415a:	687b      	ldr	r3, [r7, #4]
 800415c:	681b      	ldr	r3, [r3, #0]
 800415e:	4a1b      	ldr	r2, [pc, #108]	; (80041cc <HAL_TIM_PWM_Start+0x1e8>)
 8004160:	4293      	cmp	r3, r2
 8004162:	d004      	beq.n	800416e <HAL_TIM_PWM_Start+0x18a>
 8004164:	687b      	ldr	r3, [r7, #4]
 8004166:	681b      	ldr	r3, [r3, #0]
 8004168:	4a19      	ldr	r2, [pc, #100]	; (80041d0 <HAL_TIM_PWM_Start+0x1ec>)
 800416a:	4293      	cmp	r3, r2
 800416c:	d115      	bne.n	800419a <HAL_TIM_PWM_Start+0x1b6>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800416e:	687b      	ldr	r3, [r7, #4]
 8004170:	681b      	ldr	r3, [r3, #0]
 8004172:	689a      	ldr	r2, [r3, #8]
 8004174:	4b17      	ldr	r3, [pc, #92]	; (80041d4 <HAL_TIM_PWM_Start+0x1f0>)
 8004176:	4013      	ands	r3, r2
 8004178:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800417a:	68fb      	ldr	r3, [r7, #12]
 800417c:	2b06      	cmp	r3, #6
 800417e:	d015      	beq.n	80041ac <HAL_TIM_PWM_Start+0x1c8>
 8004180:	68fb      	ldr	r3, [r7, #12]
 8004182:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004186:	d011      	beq.n	80041ac <HAL_TIM_PWM_Start+0x1c8>
    {
      __HAL_TIM_ENABLE(htim);
 8004188:	687b      	ldr	r3, [r7, #4]
 800418a:	681b      	ldr	r3, [r3, #0]
 800418c:	681a      	ldr	r2, [r3, #0]
 800418e:	687b      	ldr	r3, [r7, #4]
 8004190:	681b      	ldr	r3, [r3, #0]
 8004192:	f042 0201 	orr.w	r2, r2, #1
 8004196:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004198:	e008      	b.n	80041ac <HAL_TIM_PWM_Start+0x1c8>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800419a:	687b      	ldr	r3, [r7, #4]
 800419c:	681b      	ldr	r3, [r3, #0]
 800419e:	681a      	ldr	r2, [r3, #0]
 80041a0:	687b      	ldr	r3, [r7, #4]
 80041a2:	681b      	ldr	r3, [r3, #0]
 80041a4:	f042 0201 	orr.w	r2, r2, #1
 80041a8:	601a      	str	r2, [r3, #0]
 80041aa:	e000      	b.n	80041ae <HAL_TIM_PWM_Start+0x1ca>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80041ac:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 80041ae:	2300      	movs	r3, #0
}
 80041b0:	4618      	mov	r0, r3
 80041b2:	3710      	adds	r7, #16
 80041b4:	46bd      	mov	sp, r7
 80041b6:	bd80      	pop	{r7, pc}
 80041b8:	40010000 	.word	0x40010000
 80041bc:	40010400 	.word	0x40010400
 80041c0:	40000400 	.word	0x40000400
 80041c4:	40000800 	.word	0x40000800
 80041c8:	40000c00 	.word	0x40000c00
 80041cc:	40014000 	.word	0x40014000
 80041d0:	40001800 	.word	0x40001800
 80041d4:	00010007 	.word	0x00010007

080041d8 <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim,  TIM_Encoder_InitTypeDef *sConfig)
{
 80041d8:	b580      	push	{r7, lr}
 80041da:	b086      	sub	sp, #24
 80041dc:	af00      	add	r7, sp, #0
 80041de:	6078      	str	r0, [r7, #4]
 80041e0:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 80041e2:	687b      	ldr	r3, [r7, #4]
 80041e4:	2b00      	cmp	r3, #0
 80041e6:	d101      	bne.n	80041ec <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 80041e8:	2301      	movs	r3, #1
 80041ea:	e08f      	b.n	800430c <HAL_TIM_Encoder_Init+0x134>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC1Prescaler));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));

  if (htim->State == HAL_TIM_STATE_RESET)
 80041ec:	687b      	ldr	r3, [r7, #4]
 80041ee:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80041f2:	b2db      	uxtb	r3, r3
 80041f4:	2b00      	cmp	r3, #0
 80041f6:	d106      	bne.n	8004206 <HAL_TIM_Encoder_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80041f8:	687b      	ldr	r3, [r7, #4]
 80041fa:	2200      	movs	r2, #0
 80041fc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 8004200:	6878      	ldr	r0, [r7, #4]
 8004202:	f7fd fdf5 	bl	8001df0 <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004206:	687b      	ldr	r3, [r7, #4]
 8004208:	2202      	movs	r2, #2
 800420a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 800420e:	687b      	ldr	r3, [r7, #4]
 8004210:	681b      	ldr	r3, [r3, #0]
 8004212:	6899      	ldr	r1, [r3, #8]
 8004214:	687b      	ldr	r3, [r7, #4]
 8004216:	681a      	ldr	r2, [r3, #0]
 8004218:	4b3e      	ldr	r3, [pc, #248]	; (8004314 <HAL_TIM_Encoder_Init+0x13c>)
 800421a:	400b      	ands	r3, r1
 800421c:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800421e:	687b      	ldr	r3, [r7, #4]
 8004220:	681a      	ldr	r2, [r3, #0]
 8004222:	687b      	ldr	r3, [r7, #4]
 8004224:	3304      	adds	r3, #4
 8004226:	4619      	mov	r1, r3
 8004228:	4610      	mov	r0, r2
 800422a:	f000 fc45 	bl	8004ab8 <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800422e:	687b      	ldr	r3, [r7, #4]
 8004230:	681b      	ldr	r3, [r3, #0]
 8004232:	689b      	ldr	r3, [r3, #8]
 8004234:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 8004236:	687b      	ldr	r3, [r7, #4]
 8004238:	681b      	ldr	r3, [r3, #0]
 800423a:	699b      	ldr	r3, [r3, #24]
 800423c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 800423e:	687b      	ldr	r3, [r7, #4]
 8004240:	681b      	ldr	r3, [r3, #0]
 8004242:	6a1b      	ldr	r3, [r3, #32]
 8004244:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 8004246:	683b      	ldr	r3, [r7, #0]
 8004248:	681b      	ldr	r3, [r3, #0]
 800424a:	697a      	ldr	r2, [r7, #20]
 800424c:	4313      	orrs	r3, r2
 800424e:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 8004250:	693a      	ldr	r2, [r7, #16]
 8004252:	4b31      	ldr	r3, [pc, #196]	; (8004318 <HAL_TIM_Encoder_Init+0x140>)
 8004254:	4013      	ands	r3, r2
 8004256:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 8004258:	683b      	ldr	r3, [r7, #0]
 800425a:	689a      	ldr	r2, [r3, #8]
 800425c:	683b      	ldr	r3, [r7, #0]
 800425e:	699b      	ldr	r3, [r3, #24]
 8004260:	021b      	lsls	r3, r3, #8
 8004262:	4313      	orrs	r3, r2
 8004264:	693a      	ldr	r2, [r7, #16]
 8004266:	4313      	orrs	r3, r2
 8004268:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 800426a:	693a      	ldr	r2, [r7, #16]
 800426c:	4b2b      	ldr	r3, [pc, #172]	; (800431c <HAL_TIM_Encoder_Init+0x144>)
 800426e:	4013      	ands	r3, r2
 8004270:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 8004272:	693a      	ldr	r2, [r7, #16]
 8004274:	4b2a      	ldr	r3, [pc, #168]	; (8004320 <HAL_TIM_Encoder_Init+0x148>)
 8004276:	4013      	ands	r3, r2
 8004278:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 800427a:	683b      	ldr	r3, [r7, #0]
 800427c:	68da      	ldr	r2, [r3, #12]
 800427e:	683b      	ldr	r3, [r7, #0]
 8004280:	69db      	ldr	r3, [r3, #28]
 8004282:	021b      	lsls	r3, r3, #8
 8004284:	4313      	orrs	r3, r2
 8004286:	693a      	ldr	r2, [r7, #16]
 8004288:	4313      	orrs	r3, r2
 800428a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 800428c:	683b      	ldr	r3, [r7, #0]
 800428e:	691b      	ldr	r3, [r3, #16]
 8004290:	011a      	lsls	r2, r3, #4
 8004292:	683b      	ldr	r3, [r7, #0]
 8004294:	6a1b      	ldr	r3, [r3, #32]
 8004296:	031b      	lsls	r3, r3, #12
 8004298:	4313      	orrs	r3, r2
 800429a:	693a      	ldr	r2, [r7, #16]
 800429c:	4313      	orrs	r3, r2
 800429e:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 80042a0:	68fb      	ldr	r3, [r7, #12]
 80042a2:	f023 0322 	bic.w	r3, r3, #34	; 0x22
 80042a6:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 80042a8:	68fb      	ldr	r3, [r7, #12]
 80042aa:	f023 0388 	bic.w	r3, r3, #136	; 0x88
 80042ae:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 80042b0:	683b      	ldr	r3, [r7, #0]
 80042b2:	685a      	ldr	r2, [r3, #4]
 80042b4:	683b      	ldr	r3, [r7, #0]
 80042b6:	695b      	ldr	r3, [r3, #20]
 80042b8:	011b      	lsls	r3, r3, #4
 80042ba:	4313      	orrs	r3, r2
 80042bc:	68fa      	ldr	r2, [r7, #12]
 80042be:	4313      	orrs	r3, r2
 80042c0:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 80042c2:	687b      	ldr	r3, [r7, #4]
 80042c4:	681b      	ldr	r3, [r3, #0]
 80042c6:	697a      	ldr	r2, [r7, #20]
 80042c8:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 80042ca:	687b      	ldr	r3, [r7, #4]
 80042cc:	681b      	ldr	r3, [r3, #0]
 80042ce:	693a      	ldr	r2, [r7, #16]
 80042d0:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 80042d2:	687b      	ldr	r3, [r7, #4]
 80042d4:	681b      	ldr	r3, [r3, #0]
 80042d6:	68fa      	ldr	r2, [r7, #12]
 80042d8:	621a      	str	r2, [r3, #32]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80042da:	687b      	ldr	r3, [r7, #4]
 80042dc:	2201      	movs	r2, #1
 80042de:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 80042e2:	687b      	ldr	r3, [r7, #4]
 80042e4:	2201      	movs	r2, #1
 80042e6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 80042ea:	687b      	ldr	r3, [r7, #4]
 80042ec:	2201      	movs	r2, #1
 80042ee:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 80042f2:	687b      	ldr	r3, [r7, #4]
 80042f4:	2201      	movs	r2, #1
 80042f6:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 80042fa:	687b      	ldr	r3, [r7, #4]
 80042fc:	2201      	movs	r2, #1
 80042fe:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004302:	687b      	ldr	r3, [r7, #4]
 8004304:	2201      	movs	r2, #1
 8004306:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800430a:	2300      	movs	r3, #0
}
 800430c:	4618      	mov	r0, r3
 800430e:	3718      	adds	r7, #24
 8004310:	46bd      	mov	sp, r7
 8004312:	bd80      	pop	{r7, pc}
 8004314:	fffebff8 	.word	0xfffebff8
 8004318:	fffffcfc 	.word	0xfffffcfc
 800431c:	fffff3f3 	.word	0xfffff3f3
 8004320:	ffff0f0f 	.word	0xffff0f0f

08004324 <HAL_TIM_Encoder_Start_IT>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8004324:	b580      	push	{r7, lr}
 8004326:	b084      	sub	sp, #16
 8004328:	af00      	add	r7, sp, #0
 800432a:	6078      	str	r0, [r7, #4]
 800432c:	6039      	str	r1, [r7, #0]
  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
 800432e:	687b      	ldr	r3, [r7, #4]
 8004330:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8004334:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
 8004336:	687b      	ldr	r3, [r7, #4]
 8004338:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 800433c:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
 800433e:	687b      	ldr	r3, [r7, #4]
 8004340:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8004344:	737b      	strb	r3, [r7, #13]
  HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
 8004346:	687b      	ldr	r3, [r7, #4]
 8004348:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800434c:	733b      	strb	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_TIM_ENCODER_INTERFACE_INSTANCE(htim->Instance));

  /* Set the TIM channel(s) state */
  if (Channel == TIM_CHANNEL_1)
 800434e:	683b      	ldr	r3, [r7, #0]
 8004350:	2b00      	cmp	r3, #0
 8004352:	d110      	bne.n	8004376 <HAL_TIM_Encoder_Start_IT+0x52>
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8004354:	7bfb      	ldrb	r3, [r7, #15]
 8004356:	2b01      	cmp	r3, #1
 8004358:	d102      	bne.n	8004360 <HAL_TIM_Encoder_Start_IT+0x3c>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY))
 800435a:	7b7b      	ldrb	r3, [r7, #13]
 800435c:	2b01      	cmp	r3, #1
 800435e:	d001      	beq.n	8004364 <HAL_TIM_Encoder_Start_IT+0x40>
    {
      return HAL_ERROR;
 8004360:	2301      	movs	r3, #1
 8004362:	e089      	b.n	8004478 <HAL_TIM_Encoder_Start_IT+0x154>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8004364:	687b      	ldr	r3, [r7, #4]
 8004366:	2202      	movs	r2, #2
 8004368:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 800436c:	687b      	ldr	r3, [r7, #4]
 800436e:	2202      	movs	r2, #2
 8004370:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8004374:	e031      	b.n	80043da <HAL_TIM_Encoder_Start_IT+0xb6>
    }
  }
  else if (Channel == TIM_CHANNEL_2)
 8004376:	683b      	ldr	r3, [r7, #0]
 8004378:	2b04      	cmp	r3, #4
 800437a:	d110      	bne.n	800439e <HAL_TIM_Encoder_Start_IT+0x7a>
  {
    if ((channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 800437c:	7bbb      	ldrb	r3, [r7, #14]
 800437e:	2b01      	cmp	r3, #1
 8004380:	d102      	bne.n	8004388 <HAL_TIM_Encoder_Start_IT+0x64>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 8004382:	7b3b      	ldrb	r3, [r7, #12]
 8004384:	2b01      	cmp	r3, #1
 8004386:	d001      	beq.n	800438c <HAL_TIM_Encoder_Start_IT+0x68>
    {
      return HAL_ERROR;
 8004388:	2301      	movs	r3, #1
 800438a:	e075      	b.n	8004478 <HAL_TIM_Encoder_Start_IT+0x154>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 800438c:	687b      	ldr	r3, [r7, #4]
 800438e:	2202      	movs	r2, #2
 8004390:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8004394:	687b      	ldr	r3, [r7, #4]
 8004396:	2202      	movs	r2, #2
 8004398:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800439c:	e01d      	b.n	80043da <HAL_TIM_Encoder_Start_IT+0xb6>
    }
  }
  else
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 800439e:	7bfb      	ldrb	r3, [r7, #15]
 80043a0:	2b01      	cmp	r3, #1
 80043a2:	d108      	bne.n	80043b6 <HAL_TIM_Encoder_Start_IT+0x92>
        || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 80043a4:	7bbb      	ldrb	r3, [r7, #14]
 80043a6:	2b01      	cmp	r3, #1
 80043a8:	d105      	bne.n	80043b6 <HAL_TIM_Encoder_Start_IT+0x92>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 80043aa:	7b7b      	ldrb	r3, [r7, #13]
 80043ac:	2b01      	cmp	r3, #1
 80043ae:	d102      	bne.n	80043b6 <HAL_TIM_Encoder_Start_IT+0x92>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 80043b0:	7b3b      	ldrb	r3, [r7, #12]
 80043b2:	2b01      	cmp	r3, #1
 80043b4:	d001      	beq.n	80043ba <HAL_TIM_Encoder_Start_IT+0x96>
    {
      return HAL_ERROR;
 80043b6:	2301      	movs	r3, #1
 80043b8:	e05e      	b.n	8004478 <HAL_TIM_Encoder_Start_IT+0x154>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 80043ba:	687b      	ldr	r3, [r7, #4]
 80043bc:	2202      	movs	r2, #2
 80043be:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 80043c2:	687b      	ldr	r3, [r7, #4]
 80043c4:	2202      	movs	r2, #2
 80043c6:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 80043ca:	687b      	ldr	r3, [r7, #4]
 80043cc:	2202      	movs	r2, #2
 80043ce:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 80043d2:	687b      	ldr	r3, [r7, #4]
 80043d4:	2202      	movs	r2, #2
 80043d6:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
    }
  }

  /* Enable the encoder interface channels */
  /* Enable the capture compare Interrupts 1 and/or 2 */
  switch (Channel)
 80043da:	683b      	ldr	r3, [r7, #0]
 80043dc:	2b00      	cmp	r3, #0
 80043de:	d003      	beq.n	80043e8 <HAL_TIM_Encoder_Start_IT+0xc4>
 80043e0:	683b      	ldr	r3, [r7, #0]
 80043e2:	2b04      	cmp	r3, #4
 80043e4:	d010      	beq.n	8004408 <HAL_TIM_Encoder_Start_IT+0xe4>
 80043e6:	e01f      	b.n	8004428 <HAL_TIM_Encoder_Start_IT+0x104>
  {
    case TIM_CHANNEL_1:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 80043e8:	687b      	ldr	r3, [r7, #4]
 80043ea:	681b      	ldr	r3, [r3, #0]
 80043ec:	2201      	movs	r2, #1
 80043ee:	2100      	movs	r1, #0
 80043f0:	4618      	mov	r0, r3
 80043f2:	f000 fef9 	bl	80051e8 <TIM_CCxChannelCmd>
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 80043f6:	687b      	ldr	r3, [r7, #4]
 80043f8:	681b      	ldr	r3, [r3, #0]
 80043fa:	68da      	ldr	r2, [r3, #12]
 80043fc:	687b      	ldr	r3, [r7, #4]
 80043fe:	681b      	ldr	r3, [r3, #0]
 8004400:	f042 0202 	orr.w	r2, r2, #2
 8004404:	60da      	str	r2, [r3, #12]
      break;
 8004406:	e02e      	b.n	8004466 <HAL_TIM_Encoder_Start_IT+0x142>
    }

    case TIM_CHANNEL_2:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8004408:	687b      	ldr	r3, [r7, #4]
 800440a:	681b      	ldr	r3, [r3, #0]
 800440c:	2201      	movs	r2, #1
 800440e:	2104      	movs	r1, #4
 8004410:	4618      	mov	r0, r3
 8004412:	f000 fee9 	bl	80051e8 <TIM_CCxChannelCmd>
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 8004416:	687b      	ldr	r3, [r7, #4]
 8004418:	681b      	ldr	r3, [r3, #0]
 800441a:	68da      	ldr	r2, [r3, #12]
 800441c:	687b      	ldr	r3, [r7, #4]
 800441e:	681b      	ldr	r3, [r3, #0]
 8004420:	f042 0204 	orr.w	r2, r2, #4
 8004424:	60da      	str	r2, [r3, #12]
      break;
 8004426:	e01e      	b.n	8004466 <HAL_TIM_Encoder_Start_IT+0x142>
    }

    default :
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8004428:	687b      	ldr	r3, [r7, #4]
 800442a:	681b      	ldr	r3, [r3, #0]
 800442c:	2201      	movs	r2, #1
 800442e:	2100      	movs	r1, #0
 8004430:	4618      	mov	r0, r3
 8004432:	f000 fed9 	bl	80051e8 <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8004436:	687b      	ldr	r3, [r7, #4]
 8004438:	681b      	ldr	r3, [r3, #0]
 800443a:	2201      	movs	r2, #1
 800443c:	2104      	movs	r1, #4
 800443e:	4618      	mov	r0, r3
 8004440:	f000 fed2 	bl	80051e8 <TIM_CCxChannelCmd>
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 8004444:	687b      	ldr	r3, [r7, #4]
 8004446:	681b      	ldr	r3, [r3, #0]
 8004448:	68da      	ldr	r2, [r3, #12]
 800444a:	687b      	ldr	r3, [r7, #4]
 800444c:	681b      	ldr	r3, [r3, #0]
 800444e:	f042 0202 	orr.w	r2, r2, #2
 8004452:	60da      	str	r2, [r3, #12]
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 8004454:	687b      	ldr	r3, [r7, #4]
 8004456:	681b      	ldr	r3, [r3, #0]
 8004458:	68da      	ldr	r2, [r3, #12]
 800445a:	687b      	ldr	r3, [r7, #4]
 800445c:	681b      	ldr	r3, [r3, #0]
 800445e:	f042 0204 	orr.w	r2, r2, #4
 8004462:	60da      	str	r2, [r3, #12]
      break;
 8004464:	bf00      	nop
    }
  }

  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 8004466:	687b      	ldr	r3, [r7, #4]
 8004468:	681b      	ldr	r3, [r3, #0]
 800446a:	681a      	ldr	r2, [r3, #0]
 800446c:	687b      	ldr	r3, [r7, #4]
 800446e:	681b      	ldr	r3, [r3, #0]
 8004470:	f042 0201 	orr.w	r2, r2, #1
 8004474:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 8004476:	2300      	movs	r3, #0
}
 8004478:	4618      	mov	r0, r3
 800447a:	3710      	adds	r7, #16
 800447c:	46bd      	mov	sp, r7
 800447e:	bd80      	pop	{r7, pc}

08004480 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8004480:	b580      	push	{r7, lr}
 8004482:	b082      	sub	sp, #8
 8004484:	af00      	add	r7, sp, #0
 8004486:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8004488:	687b      	ldr	r3, [r7, #4]
 800448a:	681b      	ldr	r3, [r3, #0]
 800448c:	691b      	ldr	r3, [r3, #16]
 800448e:	f003 0302 	and.w	r3, r3, #2
 8004492:	2b02      	cmp	r3, #2
 8004494:	d122      	bne.n	80044dc <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8004496:	687b      	ldr	r3, [r7, #4]
 8004498:	681b      	ldr	r3, [r3, #0]
 800449a:	68db      	ldr	r3, [r3, #12]
 800449c:	f003 0302 	and.w	r3, r3, #2
 80044a0:	2b02      	cmp	r3, #2
 80044a2:	d11b      	bne.n	80044dc <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 80044a4:	687b      	ldr	r3, [r7, #4]
 80044a6:	681b      	ldr	r3, [r3, #0]
 80044a8:	f06f 0202 	mvn.w	r2, #2
 80044ac:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80044ae:	687b      	ldr	r3, [r7, #4]
 80044b0:	2201      	movs	r2, #1
 80044b2:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80044b4:	687b      	ldr	r3, [r7, #4]
 80044b6:	681b      	ldr	r3, [r3, #0]
 80044b8:	699b      	ldr	r3, [r3, #24]
 80044ba:	f003 0303 	and.w	r3, r3, #3
 80044be:	2b00      	cmp	r3, #0
 80044c0:	d003      	beq.n	80044ca <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80044c2:	6878      	ldr	r0, [r7, #4]
 80044c4:	f7fc ff92 	bl	80013ec <HAL_TIM_IC_CaptureCallback>
 80044c8:	e005      	b.n	80044d6 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80044ca:	6878      	ldr	r0, [r7, #4]
 80044cc:	f000 fad6 	bl	8004a7c <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80044d0:	6878      	ldr	r0, [r7, #4]
 80044d2:	f000 fadd 	bl	8004a90 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80044d6:	687b      	ldr	r3, [r7, #4]
 80044d8:	2200      	movs	r2, #0
 80044da:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 80044dc:	687b      	ldr	r3, [r7, #4]
 80044de:	681b      	ldr	r3, [r3, #0]
 80044e0:	691b      	ldr	r3, [r3, #16]
 80044e2:	f003 0304 	and.w	r3, r3, #4
 80044e6:	2b04      	cmp	r3, #4
 80044e8:	d122      	bne.n	8004530 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 80044ea:	687b      	ldr	r3, [r7, #4]
 80044ec:	681b      	ldr	r3, [r3, #0]
 80044ee:	68db      	ldr	r3, [r3, #12]
 80044f0:	f003 0304 	and.w	r3, r3, #4
 80044f4:	2b04      	cmp	r3, #4
 80044f6:	d11b      	bne.n	8004530 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 80044f8:	687b      	ldr	r3, [r7, #4]
 80044fa:	681b      	ldr	r3, [r3, #0]
 80044fc:	f06f 0204 	mvn.w	r2, #4
 8004500:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8004502:	687b      	ldr	r3, [r7, #4]
 8004504:	2202      	movs	r2, #2
 8004506:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8004508:	687b      	ldr	r3, [r7, #4]
 800450a:	681b      	ldr	r3, [r3, #0]
 800450c:	699b      	ldr	r3, [r3, #24]
 800450e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004512:	2b00      	cmp	r3, #0
 8004514:	d003      	beq.n	800451e <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004516:	6878      	ldr	r0, [r7, #4]
 8004518:	f7fc ff68 	bl	80013ec <HAL_TIM_IC_CaptureCallback>
 800451c:	e005      	b.n	800452a <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800451e:	6878      	ldr	r0, [r7, #4]
 8004520:	f000 faac 	bl	8004a7c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004524:	6878      	ldr	r0, [r7, #4]
 8004526:	f000 fab3 	bl	8004a90 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800452a:	687b      	ldr	r3, [r7, #4]
 800452c:	2200      	movs	r2, #0
 800452e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8004530:	687b      	ldr	r3, [r7, #4]
 8004532:	681b      	ldr	r3, [r3, #0]
 8004534:	691b      	ldr	r3, [r3, #16]
 8004536:	f003 0308 	and.w	r3, r3, #8
 800453a:	2b08      	cmp	r3, #8
 800453c:	d122      	bne.n	8004584 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 800453e:	687b      	ldr	r3, [r7, #4]
 8004540:	681b      	ldr	r3, [r3, #0]
 8004542:	68db      	ldr	r3, [r3, #12]
 8004544:	f003 0308 	and.w	r3, r3, #8
 8004548:	2b08      	cmp	r3, #8
 800454a:	d11b      	bne.n	8004584 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 800454c:	687b      	ldr	r3, [r7, #4]
 800454e:	681b      	ldr	r3, [r3, #0]
 8004550:	f06f 0208 	mvn.w	r2, #8
 8004554:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8004556:	687b      	ldr	r3, [r7, #4]
 8004558:	2204      	movs	r2, #4
 800455a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800455c:	687b      	ldr	r3, [r7, #4]
 800455e:	681b      	ldr	r3, [r3, #0]
 8004560:	69db      	ldr	r3, [r3, #28]
 8004562:	f003 0303 	and.w	r3, r3, #3
 8004566:	2b00      	cmp	r3, #0
 8004568:	d003      	beq.n	8004572 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800456a:	6878      	ldr	r0, [r7, #4]
 800456c:	f7fc ff3e 	bl	80013ec <HAL_TIM_IC_CaptureCallback>
 8004570:	e005      	b.n	800457e <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004572:	6878      	ldr	r0, [r7, #4]
 8004574:	f000 fa82 	bl	8004a7c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004578:	6878      	ldr	r0, [r7, #4]
 800457a:	f000 fa89 	bl	8004a90 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800457e:	687b      	ldr	r3, [r7, #4]
 8004580:	2200      	movs	r2, #0
 8004582:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8004584:	687b      	ldr	r3, [r7, #4]
 8004586:	681b      	ldr	r3, [r3, #0]
 8004588:	691b      	ldr	r3, [r3, #16]
 800458a:	f003 0310 	and.w	r3, r3, #16
 800458e:	2b10      	cmp	r3, #16
 8004590:	d122      	bne.n	80045d8 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8004592:	687b      	ldr	r3, [r7, #4]
 8004594:	681b      	ldr	r3, [r3, #0]
 8004596:	68db      	ldr	r3, [r3, #12]
 8004598:	f003 0310 	and.w	r3, r3, #16
 800459c:	2b10      	cmp	r3, #16
 800459e:	d11b      	bne.n	80045d8 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 80045a0:	687b      	ldr	r3, [r7, #4]
 80045a2:	681b      	ldr	r3, [r3, #0]
 80045a4:	f06f 0210 	mvn.w	r2, #16
 80045a8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80045aa:	687b      	ldr	r3, [r7, #4]
 80045ac:	2208      	movs	r2, #8
 80045ae:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80045b0:	687b      	ldr	r3, [r7, #4]
 80045b2:	681b      	ldr	r3, [r3, #0]
 80045b4:	69db      	ldr	r3, [r3, #28]
 80045b6:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80045ba:	2b00      	cmp	r3, #0
 80045bc:	d003      	beq.n	80045c6 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80045be:	6878      	ldr	r0, [r7, #4]
 80045c0:	f7fc ff14 	bl	80013ec <HAL_TIM_IC_CaptureCallback>
 80045c4:	e005      	b.n	80045d2 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80045c6:	6878      	ldr	r0, [r7, #4]
 80045c8:	f000 fa58 	bl	8004a7c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80045cc:	6878      	ldr	r0, [r7, #4]
 80045ce:	f000 fa5f 	bl	8004a90 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80045d2:	687b      	ldr	r3, [r7, #4]
 80045d4:	2200      	movs	r2, #0
 80045d6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 80045d8:	687b      	ldr	r3, [r7, #4]
 80045da:	681b      	ldr	r3, [r3, #0]
 80045dc:	691b      	ldr	r3, [r3, #16]
 80045de:	f003 0301 	and.w	r3, r3, #1
 80045e2:	2b01      	cmp	r3, #1
 80045e4:	d10e      	bne.n	8004604 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 80045e6:	687b      	ldr	r3, [r7, #4]
 80045e8:	681b      	ldr	r3, [r3, #0]
 80045ea:	68db      	ldr	r3, [r3, #12]
 80045ec:	f003 0301 	and.w	r3, r3, #1
 80045f0:	2b01      	cmp	r3, #1
 80045f2:	d107      	bne.n	8004604 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 80045f4:	687b      	ldr	r3, [r7, #4]
 80045f6:	681b      	ldr	r3, [r3, #0]
 80045f8:	f06f 0201 	mvn.w	r2, #1
 80045fc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80045fe:	6878      	ldr	r0, [r7, #4]
 8004600:	f7fc ffac 	bl	800155c <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8004604:	687b      	ldr	r3, [r7, #4]
 8004606:	681b      	ldr	r3, [r3, #0]
 8004608:	691b      	ldr	r3, [r3, #16]
 800460a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800460e:	2b80      	cmp	r3, #128	; 0x80
 8004610:	d10e      	bne.n	8004630 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8004612:	687b      	ldr	r3, [r7, #4]
 8004614:	681b      	ldr	r3, [r3, #0]
 8004616:	68db      	ldr	r3, [r3, #12]
 8004618:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800461c:	2b80      	cmp	r3, #128	; 0x80
 800461e:	d107      	bne.n	8004630 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8004620:	687b      	ldr	r3, [r7, #4]
 8004622:	681b      	ldr	r3, [r3, #0]
 8004624:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8004628:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800462a:	6878      	ldr	r0, [r7, #4]
 800462c:	f000 fe9a 	bl	8005364 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 8004630:	687b      	ldr	r3, [r7, #4]
 8004632:	681b      	ldr	r3, [r3, #0]
 8004634:	691b      	ldr	r3, [r3, #16]
 8004636:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800463a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800463e:	d10e      	bne.n	800465e <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8004640:	687b      	ldr	r3, [r7, #4]
 8004642:	681b      	ldr	r3, [r3, #0]
 8004644:	68db      	ldr	r3, [r3, #12]
 8004646:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800464a:	2b80      	cmp	r3, #128	; 0x80
 800464c:	d107      	bne.n	800465e <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 800464e:	687b      	ldr	r3, [r7, #4]
 8004650:	681b      	ldr	r3, [r3, #0]
 8004652:	f46f 7280 	mvn.w	r2, #256	; 0x100
 8004656:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8004658:	6878      	ldr	r0, [r7, #4]
 800465a:	f000 fe8d 	bl	8005378 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 800465e:	687b      	ldr	r3, [r7, #4]
 8004660:	681b      	ldr	r3, [r3, #0]
 8004662:	691b      	ldr	r3, [r3, #16]
 8004664:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004668:	2b40      	cmp	r3, #64	; 0x40
 800466a:	d10e      	bne.n	800468a <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 800466c:	687b      	ldr	r3, [r7, #4]
 800466e:	681b      	ldr	r3, [r3, #0]
 8004670:	68db      	ldr	r3, [r3, #12]
 8004672:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004676:	2b40      	cmp	r3, #64	; 0x40
 8004678:	d107      	bne.n	800468a <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 800467a:	687b      	ldr	r3, [r7, #4]
 800467c:	681b      	ldr	r3, [r3, #0]
 800467e:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8004682:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8004684:	6878      	ldr	r0, [r7, #4]
 8004686:	f000 fa0d 	bl	8004aa4 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 800468a:	687b      	ldr	r3, [r7, #4]
 800468c:	681b      	ldr	r3, [r3, #0]
 800468e:	691b      	ldr	r3, [r3, #16]
 8004690:	f003 0320 	and.w	r3, r3, #32
 8004694:	2b20      	cmp	r3, #32
 8004696:	d10e      	bne.n	80046b6 <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8004698:	687b      	ldr	r3, [r7, #4]
 800469a:	681b      	ldr	r3, [r3, #0]
 800469c:	68db      	ldr	r3, [r3, #12]
 800469e:	f003 0320 	and.w	r3, r3, #32
 80046a2:	2b20      	cmp	r3, #32
 80046a4:	d107      	bne.n	80046b6 <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 80046a6:	687b      	ldr	r3, [r7, #4]
 80046a8:	681b      	ldr	r3, [r3, #0]
 80046aa:	f06f 0220 	mvn.w	r2, #32
 80046ae:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80046b0:	6878      	ldr	r0, [r7, #4]
 80046b2:	f000 fe4d 	bl	8005350 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80046b6:	bf00      	nop
 80046b8:	3708      	adds	r7, #8
 80046ba:	46bd      	mov	sp, r7
 80046bc:	bd80      	pop	{r7, pc}
	...

080046c0 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 80046c0:	b580      	push	{r7, lr}
 80046c2:	b086      	sub	sp, #24
 80046c4:	af00      	add	r7, sp, #0
 80046c6:	60f8      	str	r0, [r7, #12]
 80046c8:	60b9      	str	r1, [r7, #8]
 80046ca:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80046cc:	2300      	movs	r3, #0
 80046ce:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 80046d0:	68fb      	ldr	r3, [r7, #12]
 80046d2:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80046d6:	2b01      	cmp	r3, #1
 80046d8:	d101      	bne.n	80046de <HAL_TIM_PWM_ConfigChannel+0x1e>
 80046da:	2302      	movs	r3, #2
 80046dc:	e0ff      	b.n	80048de <HAL_TIM_PWM_ConfigChannel+0x21e>
 80046de:	68fb      	ldr	r3, [r7, #12]
 80046e0:	2201      	movs	r2, #1
 80046e2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
 80046e6:	687b      	ldr	r3, [r7, #4]
 80046e8:	2b14      	cmp	r3, #20
 80046ea:	f200 80f0 	bhi.w	80048ce <HAL_TIM_PWM_ConfigChannel+0x20e>
 80046ee:	a201      	add	r2, pc, #4	; (adr r2, 80046f4 <HAL_TIM_PWM_ConfigChannel+0x34>)
 80046f0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80046f4:	08004749 	.word	0x08004749
 80046f8:	080048cf 	.word	0x080048cf
 80046fc:	080048cf 	.word	0x080048cf
 8004700:	080048cf 	.word	0x080048cf
 8004704:	08004789 	.word	0x08004789
 8004708:	080048cf 	.word	0x080048cf
 800470c:	080048cf 	.word	0x080048cf
 8004710:	080048cf 	.word	0x080048cf
 8004714:	080047cb 	.word	0x080047cb
 8004718:	080048cf 	.word	0x080048cf
 800471c:	080048cf 	.word	0x080048cf
 8004720:	080048cf 	.word	0x080048cf
 8004724:	0800480b 	.word	0x0800480b
 8004728:	080048cf 	.word	0x080048cf
 800472c:	080048cf 	.word	0x080048cf
 8004730:	080048cf 	.word	0x080048cf
 8004734:	0800484d 	.word	0x0800484d
 8004738:	080048cf 	.word	0x080048cf
 800473c:	080048cf 	.word	0x080048cf
 8004740:	080048cf 	.word	0x080048cf
 8004744:	0800488d 	.word	0x0800488d
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8004748:	68fb      	ldr	r3, [r7, #12]
 800474a:	681b      	ldr	r3, [r3, #0]
 800474c:	68b9      	ldr	r1, [r7, #8]
 800474e:	4618      	mov	r0, r3
 8004750:	f000 fa52 	bl	8004bf8 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8004754:	68fb      	ldr	r3, [r7, #12]
 8004756:	681b      	ldr	r3, [r3, #0]
 8004758:	699a      	ldr	r2, [r3, #24]
 800475a:	68fb      	ldr	r3, [r7, #12]
 800475c:	681b      	ldr	r3, [r3, #0]
 800475e:	f042 0208 	orr.w	r2, r2, #8
 8004762:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8004764:	68fb      	ldr	r3, [r7, #12]
 8004766:	681b      	ldr	r3, [r3, #0]
 8004768:	699a      	ldr	r2, [r3, #24]
 800476a:	68fb      	ldr	r3, [r7, #12]
 800476c:	681b      	ldr	r3, [r3, #0]
 800476e:	f022 0204 	bic.w	r2, r2, #4
 8004772:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8004774:	68fb      	ldr	r3, [r7, #12]
 8004776:	681b      	ldr	r3, [r3, #0]
 8004778:	6999      	ldr	r1, [r3, #24]
 800477a:	68bb      	ldr	r3, [r7, #8]
 800477c:	691a      	ldr	r2, [r3, #16]
 800477e:	68fb      	ldr	r3, [r7, #12]
 8004780:	681b      	ldr	r3, [r3, #0]
 8004782:	430a      	orrs	r2, r1
 8004784:	619a      	str	r2, [r3, #24]
      break;
 8004786:	e0a5      	b.n	80048d4 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8004788:	68fb      	ldr	r3, [r7, #12]
 800478a:	681b      	ldr	r3, [r3, #0]
 800478c:	68b9      	ldr	r1, [r7, #8]
 800478e:	4618      	mov	r0, r3
 8004790:	f000 faa4 	bl	8004cdc <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8004794:	68fb      	ldr	r3, [r7, #12]
 8004796:	681b      	ldr	r3, [r3, #0]
 8004798:	699a      	ldr	r2, [r3, #24]
 800479a:	68fb      	ldr	r3, [r7, #12]
 800479c:	681b      	ldr	r3, [r3, #0]
 800479e:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80047a2:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 80047a4:	68fb      	ldr	r3, [r7, #12]
 80047a6:	681b      	ldr	r3, [r3, #0]
 80047a8:	699a      	ldr	r2, [r3, #24]
 80047aa:	68fb      	ldr	r3, [r7, #12]
 80047ac:	681b      	ldr	r3, [r3, #0]
 80047ae:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80047b2:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80047b4:	68fb      	ldr	r3, [r7, #12]
 80047b6:	681b      	ldr	r3, [r3, #0]
 80047b8:	6999      	ldr	r1, [r3, #24]
 80047ba:	68bb      	ldr	r3, [r7, #8]
 80047bc:	691b      	ldr	r3, [r3, #16]
 80047be:	021a      	lsls	r2, r3, #8
 80047c0:	68fb      	ldr	r3, [r7, #12]
 80047c2:	681b      	ldr	r3, [r3, #0]
 80047c4:	430a      	orrs	r2, r1
 80047c6:	619a      	str	r2, [r3, #24]
      break;
 80047c8:	e084      	b.n	80048d4 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80047ca:	68fb      	ldr	r3, [r7, #12]
 80047cc:	681b      	ldr	r3, [r3, #0]
 80047ce:	68b9      	ldr	r1, [r7, #8]
 80047d0:	4618      	mov	r0, r3
 80047d2:	f000 fafb 	bl	8004dcc <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80047d6:	68fb      	ldr	r3, [r7, #12]
 80047d8:	681b      	ldr	r3, [r3, #0]
 80047da:	69da      	ldr	r2, [r3, #28]
 80047dc:	68fb      	ldr	r3, [r7, #12]
 80047de:	681b      	ldr	r3, [r3, #0]
 80047e0:	f042 0208 	orr.w	r2, r2, #8
 80047e4:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 80047e6:	68fb      	ldr	r3, [r7, #12]
 80047e8:	681b      	ldr	r3, [r3, #0]
 80047ea:	69da      	ldr	r2, [r3, #28]
 80047ec:	68fb      	ldr	r3, [r7, #12]
 80047ee:	681b      	ldr	r3, [r3, #0]
 80047f0:	f022 0204 	bic.w	r2, r2, #4
 80047f4:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 80047f6:	68fb      	ldr	r3, [r7, #12]
 80047f8:	681b      	ldr	r3, [r3, #0]
 80047fa:	69d9      	ldr	r1, [r3, #28]
 80047fc:	68bb      	ldr	r3, [r7, #8]
 80047fe:	691a      	ldr	r2, [r3, #16]
 8004800:	68fb      	ldr	r3, [r7, #12]
 8004802:	681b      	ldr	r3, [r3, #0]
 8004804:	430a      	orrs	r2, r1
 8004806:	61da      	str	r2, [r3, #28]
      break;
 8004808:	e064      	b.n	80048d4 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800480a:	68fb      	ldr	r3, [r7, #12]
 800480c:	681b      	ldr	r3, [r3, #0]
 800480e:	68b9      	ldr	r1, [r7, #8]
 8004810:	4618      	mov	r0, r3
 8004812:	f000 fb51 	bl	8004eb8 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8004816:	68fb      	ldr	r3, [r7, #12]
 8004818:	681b      	ldr	r3, [r3, #0]
 800481a:	69da      	ldr	r2, [r3, #28]
 800481c:	68fb      	ldr	r3, [r7, #12]
 800481e:	681b      	ldr	r3, [r3, #0]
 8004820:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8004824:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8004826:	68fb      	ldr	r3, [r7, #12]
 8004828:	681b      	ldr	r3, [r3, #0]
 800482a:	69da      	ldr	r2, [r3, #28]
 800482c:	68fb      	ldr	r3, [r7, #12]
 800482e:	681b      	ldr	r3, [r3, #0]
 8004830:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004834:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8004836:	68fb      	ldr	r3, [r7, #12]
 8004838:	681b      	ldr	r3, [r3, #0]
 800483a:	69d9      	ldr	r1, [r3, #28]
 800483c:	68bb      	ldr	r3, [r7, #8]
 800483e:	691b      	ldr	r3, [r3, #16]
 8004840:	021a      	lsls	r2, r3, #8
 8004842:	68fb      	ldr	r3, [r7, #12]
 8004844:	681b      	ldr	r3, [r3, #0]
 8004846:	430a      	orrs	r2, r1
 8004848:	61da      	str	r2, [r3, #28]
      break;
 800484a:	e043      	b.n	80048d4 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 800484c:	68fb      	ldr	r3, [r7, #12]
 800484e:	681b      	ldr	r3, [r3, #0]
 8004850:	68b9      	ldr	r1, [r7, #8]
 8004852:	4618      	mov	r0, r3
 8004854:	f000 fb88 	bl	8004f68 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8004858:	68fb      	ldr	r3, [r7, #12]
 800485a:	681b      	ldr	r3, [r3, #0]
 800485c:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800485e:	68fb      	ldr	r3, [r7, #12]
 8004860:	681b      	ldr	r3, [r3, #0]
 8004862:	f042 0208 	orr.w	r2, r2, #8
 8004866:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8004868:	68fb      	ldr	r3, [r7, #12]
 800486a:	681b      	ldr	r3, [r3, #0]
 800486c:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800486e:	68fb      	ldr	r3, [r7, #12]
 8004870:	681b      	ldr	r3, [r3, #0]
 8004872:	f022 0204 	bic.w	r2, r2, #4
 8004876:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8004878:	68fb      	ldr	r3, [r7, #12]
 800487a:	681b      	ldr	r3, [r3, #0]
 800487c:	6d59      	ldr	r1, [r3, #84]	; 0x54
 800487e:	68bb      	ldr	r3, [r7, #8]
 8004880:	691a      	ldr	r2, [r3, #16]
 8004882:	68fb      	ldr	r3, [r7, #12]
 8004884:	681b      	ldr	r3, [r3, #0]
 8004886:	430a      	orrs	r2, r1
 8004888:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 800488a:	e023      	b.n	80048d4 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 800488c:	68fb      	ldr	r3, [r7, #12]
 800488e:	681b      	ldr	r3, [r3, #0]
 8004890:	68b9      	ldr	r1, [r7, #8]
 8004892:	4618      	mov	r0, r3
 8004894:	f000 fbba 	bl	800500c <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8004898:	68fb      	ldr	r3, [r7, #12]
 800489a:	681b      	ldr	r3, [r3, #0]
 800489c:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800489e:	68fb      	ldr	r3, [r7, #12]
 80048a0:	681b      	ldr	r3, [r3, #0]
 80048a2:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80048a6:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 80048a8:	68fb      	ldr	r3, [r7, #12]
 80048aa:	681b      	ldr	r3, [r3, #0]
 80048ac:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 80048ae:	68fb      	ldr	r3, [r7, #12]
 80048b0:	681b      	ldr	r3, [r3, #0]
 80048b2:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80048b6:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 80048b8:	68fb      	ldr	r3, [r7, #12]
 80048ba:	681b      	ldr	r3, [r3, #0]
 80048bc:	6d59      	ldr	r1, [r3, #84]	; 0x54
 80048be:	68bb      	ldr	r3, [r7, #8]
 80048c0:	691b      	ldr	r3, [r3, #16]
 80048c2:	021a      	lsls	r2, r3, #8
 80048c4:	68fb      	ldr	r3, [r7, #12]
 80048c6:	681b      	ldr	r3, [r3, #0]
 80048c8:	430a      	orrs	r2, r1
 80048ca:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 80048cc:	e002      	b.n	80048d4 <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 80048ce:	2301      	movs	r3, #1
 80048d0:	75fb      	strb	r3, [r7, #23]
      break;
 80048d2:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 80048d4:	68fb      	ldr	r3, [r7, #12]
 80048d6:	2200      	movs	r2, #0
 80048d8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 80048dc:	7dfb      	ldrb	r3, [r7, #23]
}
 80048de:	4618      	mov	r0, r3
 80048e0:	3718      	adds	r7, #24
 80048e2:	46bd      	mov	sp, r7
 80048e4:	bd80      	pop	{r7, pc}
 80048e6:	bf00      	nop

080048e8 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80048e8:	b580      	push	{r7, lr}
 80048ea:	b084      	sub	sp, #16
 80048ec:	af00      	add	r7, sp, #0
 80048ee:	6078      	str	r0, [r7, #4]
 80048f0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80048f2:	2300      	movs	r3, #0
 80048f4:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80048f6:	687b      	ldr	r3, [r7, #4]
 80048f8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80048fc:	2b01      	cmp	r3, #1
 80048fe:	d101      	bne.n	8004904 <HAL_TIM_ConfigClockSource+0x1c>
 8004900:	2302      	movs	r3, #2
 8004902:	e0b4      	b.n	8004a6e <HAL_TIM_ConfigClockSource+0x186>
 8004904:	687b      	ldr	r3, [r7, #4]
 8004906:	2201      	movs	r2, #1
 8004908:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800490c:	687b      	ldr	r3, [r7, #4]
 800490e:	2202      	movs	r2, #2
 8004910:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8004914:	687b      	ldr	r3, [r7, #4]
 8004916:	681b      	ldr	r3, [r3, #0]
 8004918:	689b      	ldr	r3, [r3, #8]
 800491a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800491c:	68ba      	ldr	r2, [r7, #8]
 800491e:	4b56      	ldr	r3, [pc, #344]	; (8004a78 <HAL_TIM_ConfigClockSource+0x190>)
 8004920:	4013      	ands	r3, r2
 8004922:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004924:	68bb      	ldr	r3, [r7, #8]
 8004926:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800492a:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 800492c:	687b      	ldr	r3, [r7, #4]
 800492e:	681b      	ldr	r3, [r3, #0]
 8004930:	68ba      	ldr	r2, [r7, #8]
 8004932:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8004934:	683b      	ldr	r3, [r7, #0]
 8004936:	681b      	ldr	r3, [r3, #0]
 8004938:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800493c:	d03e      	beq.n	80049bc <HAL_TIM_ConfigClockSource+0xd4>
 800493e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004942:	f200 8087 	bhi.w	8004a54 <HAL_TIM_ConfigClockSource+0x16c>
 8004946:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800494a:	f000 8086 	beq.w	8004a5a <HAL_TIM_ConfigClockSource+0x172>
 800494e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004952:	d87f      	bhi.n	8004a54 <HAL_TIM_ConfigClockSource+0x16c>
 8004954:	2b70      	cmp	r3, #112	; 0x70
 8004956:	d01a      	beq.n	800498e <HAL_TIM_ConfigClockSource+0xa6>
 8004958:	2b70      	cmp	r3, #112	; 0x70
 800495a:	d87b      	bhi.n	8004a54 <HAL_TIM_ConfigClockSource+0x16c>
 800495c:	2b60      	cmp	r3, #96	; 0x60
 800495e:	d050      	beq.n	8004a02 <HAL_TIM_ConfigClockSource+0x11a>
 8004960:	2b60      	cmp	r3, #96	; 0x60
 8004962:	d877      	bhi.n	8004a54 <HAL_TIM_ConfigClockSource+0x16c>
 8004964:	2b50      	cmp	r3, #80	; 0x50
 8004966:	d03c      	beq.n	80049e2 <HAL_TIM_ConfigClockSource+0xfa>
 8004968:	2b50      	cmp	r3, #80	; 0x50
 800496a:	d873      	bhi.n	8004a54 <HAL_TIM_ConfigClockSource+0x16c>
 800496c:	2b40      	cmp	r3, #64	; 0x40
 800496e:	d058      	beq.n	8004a22 <HAL_TIM_ConfigClockSource+0x13a>
 8004970:	2b40      	cmp	r3, #64	; 0x40
 8004972:	d86f      	bhi.n	8004a54 <HAL_TIM_ConfigClockSource+0x16c>
 8004974:	2b30      	cmp	r3, #48	; 0x30
 8004976:	d064      	beq.n	8004a42 <HAL_TIM_ConfigClockSource+0x15a>
 8004978:	2b30      	cmp	r3, #48	; 0x30
 800497a:	d86b      	bhi.n	8004a54 <HAL_TIM_ConfigClockSource+0x16c>
 800497c:	2b20      	cmp	r3, #32
 800497e:	d060      	beq.n	8004a42 <HAL_TIM_ConfigClockSource+0x15a>
 8004980:	2b20      	cmp	r3, #32
 8004982:	d867      	bhi.n	8004a54 <HAL_TIM_ConfigClockSource+0x16c>
 8004984:	2b00      	cmp	r3, #0
 8004986:	d05c      	beq.n	8004a42 <HAL_TIM_ConfigClockSource+0x15a>
 8004988:	2b10      	cmp	r3, #16
 800498a:	d05a      	beq.n	8004a42 <HAL_TIM_ConfigClockSource+0x15a>
 800498c:	e062      	b.n	8004a54 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800498e:	687b      	ldr	r3, [r7, #4]
 8004990:	6818      	ldr	r0, [r3, #0]
 8004992:	683b      	ldr	r3, [r7, #0]
 8004994:	6899      	ldr	r1, [r3, #8]
 8004996:	683b      	ldr	r3, [r7, #0]
 8004998:	685a      	ldr	r2, [r3, #4]
 800499a:	683b      	ldr	r3, [r7, #0]
 800499c:	68db      	ldr	r3, [r3, #12]
 800499e:	f000 fc03 	bl	80051a8 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 80049a2:	687b      	ldr	r3, [r7, #4]
 80049a4:	681b      	ldr	r3, [r3, #0]
 80049a6:	689b      	ldr	r3, [r3, #8]
 80049a8:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80049aa:	68bb      	ldr	r3, [r7, #8]
 80049ac:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 80049b0:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 80049b2:	687b      	ldr	r3, [r7, #4]
 80049b4:	681b      	ldr	r3, [r3, #0]
 80049b6:	68ba      	ldr	r2, [r7, #8]
 80049b8:	609a      	str	r2, [r3, #8]
      break;
 80049ba:	e04f      	b.n	8004a5c <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80049bc:	687b      	ldr	r3, [r7, #4]
 80049be:	6818      	ldr	r0, [r3, #0]
 80049c0:	683b      	ldr	r3, [r7, #0]
 80049c2:	6899      	ldr	r1, [r3, #8]
 80049c4:	683b      	ldr	r3, [r7, #0]
 80049c6:	685a      	ldr	r2, [r3, #4]
 80049c8:	683b      	ldr	r3, [r7, #0]
 80049ca:	68db      	ldr	r3, [r3, #12]
 80049cc:	f000 fbec 	bl	80051a8 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80049d0:	687b      	ldr	r3, [r7, #4]
 80049d2:	681b      	ldr	r3, [r3, #0]
 80049d4:	689a      	ldr	r2, [r3, #8]
 80049d6:	687b      	ldr	r3, [r7, #4]
 80049d8:	681b      	ldr	r3, [r3, #0]
 80049da:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80049de:	609a      	str	r2, [r3, #8]
      break;
 80049e0:	e03c      	b.n	8004a5c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80049e2:	687b      	ldr	r3, [r7, #4]
 80049e4:	6818      	ldr	r0, [r3, #0]
 80049e6:	683b      	ldr	r3, [r7, #0]
 80049e8:	6859      	ldr	r1, [r3, #4]
 80049ea:	683b      	ldr	r3, [r7, #0]
 80049ec:	68db      	ldr	r3, [r3, #12]
 80049ee:	461a      	mov	r2, r3
 80049f0:	f000 fb60 	bl	80050b4 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80049f4:	687b      	ldr	r3, [r7, #4]
 80049f6:	681b      	ldr	r3, [r3, #0]
 80049f8:	2150      	movs	r1, #80	; 0x50
 80049fa:	4618      	mov	r0, r3
 80049fc:	f000 fbb9 	bl	8005172 <TIM_ITRx_SetConfig>
      break;
 8004a00:	e02c      	b.n	8004a5c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8004a02:	687b      	ldr	r3, [r7, #4]
 8004a04:	6818      	ldr	r0, [r3, #0]
 8004a06:	683b      	ldr	r3, [r7, #0]
 8004a08:	6859      	ldr	r1, [r3, #4]
 8004a0a:	683b      	ldr	r3, [r7, #0]
 8004a0c:	68db      	ldr	r3, [r3, #12]
 8004a0e:	461a      	mov	r2, r3
 8004a10:	f000 fb7f 	bl	8005112 <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8004a14:	687b      	ldr	r3, [r7, #4]
 8004a16:	681b      	ldr	r3, [r3, #0]
 8004a18:	2160      	movs	r1, #96	; 0x60
 8004a1a:	4618      	mov	r0, r3
 8004a1c:	f000 fba9 	bl	8005172 <TIM_ITRx_SetConfig>
      break;
 8004a20:	e01c      	b.n	8004a5c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8004a22:	687b      	ldr	r3, [r7, #4]
 8004a24:	6818      	ldr	r0, [r3, #0]
 8004a26:	683b      	ldr	r3, [r7, #0]
 8004a28:	6859      	ldr	r1, [r3, #4]
 8004a2a:	683b      	ldr	r3, [r7, #0]
 8004a2c:	68db      	ldr	r3, [r3, #12]
 8004a2e:	461a      	mov	r2, r3
 8004a30:	f000 fb40 	bl	80050b4 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8004a34:	687b      	ldr	r3, [r7, #4]
 8004a36:	681b      	ldr	r3, [r3, #0]
 8004a38:	2140      	movs	r1, #64	; 0x40
 8004a3a:	4618      	mov	r0, r3
 8004a3c:	f000 fb99 	bl	8005172 <TIM_ITRx_SetConfig>
      break;
 8004a40:	e00c      	b.n	8004a5c <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8004a42:	687b      	ldr	r3, [r7, #4]
 8004a44:	681a      	ldr	r2, [r3, #0]
 8004a46:	683b      	ldr	r3, [r7, #0]
 8004a48:	681b      	ldr	r3, [r3, #0]
 8004a4a:	4619      	mov	r1, r3
 8004a4c:	4610      	mov	r0, r2
 8004a4e:	f000 fb90 	bl	8005172 <TIM_ITRx_SetConfig>
      break;
 8004a52:	e003      	b.n	8004a5c <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8004a54:	2301      	movs	r3, #1
 8004a56:	73fb      	strb	r3, [r7, #15]
      break;
 8004a58:	e000      	b.n	8004a5c <HAL_TIM_ConfigClockSource+0x174>
      break;
 8004a5a:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8004a5c:	687b      	ldr	r3, [r7, #4]
 8004a5e:	2201      	movs	r2, #1
 8004a60:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8004a64:	687b      	ldr	r3, [r7, #4]
 8004a66:	2200      	movs	r2, #0
 8004a68:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8004a6c:	7bfb      	ldrb	r3, [r7, #15]
}
 8004a6e:	4618      	mov	r0, r3
 8004a70:	3710      	adds	r7, #16
 8004a72:	46bd      	mov	sp, r7
 8004a74:	bd80      	pop	{r7, pc}
 8004a76:	bf00      	nop
 8004a78:	fffeff88 	.word	0xfffeff88

08004a7c <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8004a7c:	b480      	push	{r7}
 8004a7e:	b083      	sub	sp, #12
 8004a80:	af00      	add	r7, sp, #0
 8004a82:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8004a84:	bf00      	nop
 8004a86:	370c      	adds	r7, #12
 8004a88:	46bd      	mov	sp, r7
 8004a8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a8e:	4770      	bx	lr

08004a90 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8004a90:	b480      	push	{r7}
 8004a92:	b083      	sub	sp, #12
 8004a94:	af00      	add	r7, sp, #0
 8004a96:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8004a98:	bf00      	nop
 8004a9a:	370c      	adds	r7, #12
 8004a9c:	46bd      	mov	sp, r7
 8004a9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004aa2:	4770      	bx	lr

08004aa4 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8004aa4:	b480      	push	{r7}
 8004aa6:	b083      	sub	sp, #12
 8004aa8:	af00      	add	r7, sp, #0
 8004aaa:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8004aac:	bf00      	nop
 8004aae:	370c      	adds	r7, #12
 8004ab0:	46bd      	mov	sp, r7
 8004ab2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ab6:	4770      	bx	lr

08004ab8 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8004ab8:	b480      	push	{r7}
 8004aba:	b085      	sub	sp, #20
 8004abc:	af00      	add	r7, sp, #0
 8004abe:	6078      	str	r0, [r7, #4]
 8004ac0:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8004ac2:	687b      	ldr	r3, [r7, #4]
 8004ac4:	681b      	ldr	r3, [r3, #0]
 8004ac6:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004ac8:	687b      	ldr	r3, [r7, #4]
 8004aca:	4a40      	ldr	r2, [pc, #256]	; (8004bcc <TIM_Base_SetConfig+0x114>)
 8004acc:	4293      	cmp	r3, r2
 8004ace:	d013      	beq.n	8004af8 <TIM_Base_SetConfig+0x40>
 8004ad0:	687b      	ldr	r3, [r7, #4]
 8004ad2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004ad6:	d00f      	beq.n	8004af8 <TIM_Base_SetConfig+0x40>
 8004ad8:	687b      	ldr	r3, [r7, #4]
 8004ada:	4a3d      	ldr	r2, [pc, #244]	; (8004bd0 <TIM_Base_SetConfig+0x118>)
 8004adc:	4293      	cmp	r3, r2
 8004ade:	d00b      	beq.n	8004af8 <TIM_Base_SetConfig+0x40>
 8004ae0:	687b      	ldr	r3, [r7, #4]
 8004ae2:	4a3c      	ldr	r2, [pc, #240]	; (8004bd4 <TIM_Base_SetConfig+0x11c>)
 8004ae4:	4293      	cmp	r3, r2
 8004ae6:	d007      	beq.n	8004af8 <TIM_Base_SetConfig+0x40>
 8004ae8:	687b      	ldr	r3, [r7, #4]
 8004aea:	4a3b      	ldr	r2, [pc, #236]	; (8004bd8 <TIM_Base_SetConfig+0x120>)
 8004aec:	4293      	cmp	r3, r2
 8004aee:	d003      	beq.n	8004af8 <TIM_Base_SetConfig+0x40>
 8004af0:	687b      	ldr	r3, [r7, #4]
 8004af2:	4a3a      	ldr	r2, [pc, #232]	; (8004bdc <TIM_Base_SetConfig+0x124>)
 8004af4:	4293      	cmp	r3, r2
 8004af6:	d108      	bne.n	8004b0a <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004af8:	68fb      	ldr	r3, [r7, #12]
 8004afa:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004afe:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8004b00:	683b      	ldr	r3, [r7, #0]
 8004b02:	685b      	ldr	r3, [r3, #4]
 8004b04:	68fa      	ldr	r2, [r7, #12]
 8004b06:	4313      	orrs	r3, r2
 8004b08:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8004b0a:	687b      	ldr	r3, [r7, #4]
 8004b0c:	4a2f      	ldr	r2, [pc, #188]	; (8004bcc <TIM_Base_SetConfig+0x114>)
 8004b0e:	4293      	cmp	r3, r2
 8004b10:	d02b      	beq.n	8004b6a <TIM_Base_SetConfig+0xb2>
 8004b12:	687b      	ldr	r3, [r7, #4]
 8004b14:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004b18:	d027      	beq.n	8004b6a <TIM_Base_SetConfig+0xb2>
 8004b1a:	687b      	ldr	r3, [r7, #4]
 8004b1c:	4a2c      	ldr	r2, [pc, #176]	; (8004bd0 <TIM_Base_SetConfig+0x118>)
 8004b1e:	4293      	cmp	r3, r2
 8004b20:	d023      	beq.n	8004b6a <TIM_Base_SetConfig+0xb2>
 8004b22:	687b      	ldr	r3, [r7, #4]
 8004b24:	4a2b      	ldr	r2, [pc, #172]	; (8004bd4 <TIM_Base_SetConfig+0x11c>)
 8004b26:	4293      	cmp	r3, r2
 8004b28:	d01f      	beq.n	8004b6a <TIM_Base_SetConfig+0xb2>
 8004b2a:	687b      	ldr	r3, [r7, #4]
 8004b2c:	4a2a      	ldr	r2, [pc, #168]	; (8004bd8 <TIM_Base_SetConfig+0x120>)
 8004b2e:	4293      	cmp	r3, r2
 8004b30:	d01b      	beq.n	8004b6a <TIM_Base_SetConfig+0xb2>
 8004b32:	687b      	ldr	r3, [r7, #4]
 8004b34:	4a29      	ldr	r2, [pc, #164]	; (8004bdc <TIM_Base_SetConfig+0x124>)
 8004b36:	4293      	cmp	r3, r2
 8004b38:	d017      	beq.n	8004b6a <TIM_Base_SetConfig+0xb2>
 8004b3a:	687b      	ldr	r3, [r7, #4]
 8004b3c:	4a28      	ldr	r2, [pc, #160]	; (8004be0 <TIM_Base_SetConfig+0x128>)
 8004b3e:	4293      	cmp	r3, r2
 8004b40:	d013      	beq.n	8004b6a <TIM_Base_SetConfig+0xb2>
 8004b42:	687b      	ldr	r3, [r7, #4]
 8004b44:	4a27      	ldr	r2, [pc, #156]	; (8004be4 <TIM_Base_SetConfig+0x12c>)
 8004b46:	4293      	cmp	r3, r2
 8004b48:	d00f      	beq.n	8004b6a <TIM_Base_SetConfig+0xb2>
 8004b4a:	687b      	ldr	r3, [r7, #4]
 8004b4c:	4a26      	ldr	r2, [pc, #152]	; (8004be8 <TIM_Base_SetConfig+0x130>)
 8004b4e:	4293      	cmp	r3, r2
 8004b50:	d00b      	beq.n	8004b6a <TIM_Base_SetConfig+0xb2>
 8004b52:	687b      	ldr	r3, [r7, #4]
 8004b54:	4a25      	ldr	r2, [pc, #148]	; (8004bec <TIM_Base_SetConfig+0x134>)
 8004b56:	4293      	cmp	r3, r2
 8004b58:	d007      	beq.n	8004b6a <TIM_Base_SetConfig+0xb2>
 8004b5a:	687b      	ldr	r3, [r7, #4]
 8004b5c:	4a24      	ldr	r2, [pc, #144]	; (8004bf0 <TIM_Base_SetConfig+0x138>)
 8004b5e:	4293      	cmp	r3, r2
 8004b60:	d003      	beq.n	8004b6a <TIM_Base_SetConfig+0xb2>
 8004b62:	687b      	ldr	r3, [r7, #4]
 8004b64:	4a23      	ldr	r2, [pc, #140]	; (8004bf4 <TIM_Base_SetConfig+0x13c>)
 8004b66:	4293      	cmp	r3, r2
 8004b68:	d108      	bne.n	8004b7c <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8004b6a:	68fb      	ldr	r3, [r7, #12]
 8004b6c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004b70:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8004b72:	683b      	ldr	r3, [r7, #0]
 8004b74:	68db      	ldr	r3, [r3, #12]
 8004b76:	68fa      	ldr	r2, [r7, #12]
 8004b78:	4313      	orrs	r3, r2
 8004b7a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004b7c:	68fb      	ldr	r3, [r7, #12]
 8004b7e:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8004b82:	683b      	ldr	r3, [r7, #0]
 8004b84:	695b      	ldr	r3, [r3, #20]
 8004b86:	4313      	orrs	r3, r2
 8004b88:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8004b8a:	687b      	ldr	r3, [r7, #4]
 8004b8c:	68fa      	ldr	r2, [r7, #12]
 8004b8e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004b90:	683b      	ldr	r3, [r7, #0]
 8004b92:	689a      	ldr	r2, [r3, #8]
 8004b94:	687b      	ldr	r3, [r7, #4]
 8004b96:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8004b98:	683b      	ldr	r3, [r7, #0]
 8004b9a:	681a      	ldr	r2, [r3, #0]
 8004b9c:	687b      	ldr	r3, [r7, #4]
 8004b9e:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8004ba0:	687b      	ldr	r3, [r7, #4]
 8004ba2:	4a0a      	ldr	r2, [pc, #40]	; (8004bcc <TIM_Base_SetConfig+0x114>)
 8004ba4:	4293      	cmp	r3, r2
 8004ba6:	d003      	beq.n	8004bb0 <TIM_Base_SetConfig+0xf8>
 8004ba8:	687b      	ldr	r3, [r7, #4]
 8004baa:	4a0c      	ldr	r2, [pc, #48]	; (8004bdc <TIM_Base_SetConfig+0x124>)
 8004bac:	4293      	cmp	r3, r2
 8004bae:	d103      	bne.n	8004bb8 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8004bb0:	683b      	ldr	r3, [r7, #0]
 8004bb2:	691a      	ldr	r2, [r3, #16]
 8004bb4:	687b      	ldr	r3, [r7, #4]
 8004bb6:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8004bb8:	687b      	ldr	r3, [r7, #4]
 8004bba:	2201      	movs	r2, #1
 8004bbc:	615a      	str	r2, [r3, #20]
}
 8004bbe:	bf00      	nop
 8004bc0:	3714      	adds	r7, #20
 8004bc2:	46bd      	mov	sp, r7
 8004bc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bc8:	4770      	bx	lr
 8004bca:	bf00      	nop
 8004bcc:	40010000 	.word	0x40010000
 8004bd0:	40000400 	.word	0x40000400
 8004bd4:	40000800 	.word	0x40000800
 8004bd8:	40000c00 	.word	0x40000c00
 8004bdc:	40010400 	.word	0x40010400
 8004be0:	40014000 	.word	0x40014000
 8004be4:	40014400 	.word	0x40014400
 8004be8:	40014800 	.word	0x40014800
 8004bec:	40001800 	.word	0x40001800
 8004bf0:	40001c00 	.word	0x40001c00
 8004bf4:	40002000 	.word	0x40002000

08004bf8 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8004bf8:	b480      	push	{r7}
 8004bfa:	b087      	sub	sp, #28
 8004bfc:	af00      	add	r7, sp, #0
 8004bfe:	6078      	str	r0, [r7, #4]
 8004c00:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004c02:	687b      	ldr	r3, [r7, #4]
 8004c04:	6a1b      	ldr	r3, [r3, #32]
 8004c06:	f023 0201 	bic.w	r2, r3, #1
 8004c0a:	687b      	ldr	r3, [r7, #4]
 8004c0c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004c0e:	687b      	ldr	r3, [r7, #4]
 8004c10:	6a1b      	ldr	r3, [r3, #32]
 8004c12:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004c14:	687b      	ldr	r3, [r7, #4]
 8004c16:	685b      	ldr	r3, [r3, #4]
 8004c18:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8004c1a:	687b      	ldr	r3, [r7, #4]
 8004c1c:	699b      	ldr	r3, [r3, #24]
 8004c1e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8004c20:	68fa      	ldr	r2, [r7, #12]
 8004c22:	4b2b      	ldr	r3, [pc, #172]	; (8004cd0 <TIM_OC1_SetConfig+0xd8>)
 8004c24:	4013      	ands	r3, r2
 8004c26:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8004c28:	68fb      	ldr	r3, [r7, #12]
 8004c2a:	f023 0303 	bic.w	r3, r3, #3
 8004c2e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004c30:	683b      	ldr	r3, [r7, #0]
 8004c32:	681b      	ldr	r3, [r3, #0]
 8004c34:	68fa      	ldr	r2, [r7, #12]
 8004c36:	4313      	orrs	r3, r2
 8004c38:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8004c3a:	697b      	ldr	r3, [r7, #20]
 8004c3c:	f023 0302 	bic.w	r3, r3, #2
 8004c40:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8004c42:	683b      	ldr	r3, [r7, #0]
 8004c44:	689b      	ldr	r3, [r3, #8]
 8004c46:	697a      	ldr	r2, [r7, #20]
 8004c48:	4313      	orrs	r3, r2
 8004c4a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8004c4c:	687b      	ldr	r3, [r7, #4]
 8004c4e:	4a21      	ldr	r2, [pc, #132]	; (8004cd4 <TIM_OC1_SetConfig+0xdc>)
 8004c50:	4293      	cmp	r3, r2
 8004c52:	d003      	beq.n	8004c5c <TIM_OC1_SetConfig+0x64>
 8004c54:	687b      	ldr	r3, [r7, #4]
 8004c56:	4a20      	ldr	r2, [pc, #128]	; (8004cd8 <TIM_OC1_SetConfig+0xe0>)
 8004c58:	4293      	cmp	r3, r2
 8004c5a:	d10c      	bne.n	8004c76 <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8004c5c:	697b      	ldr	r3, [r7, #20]
 8004c5e:	f023 0308 	bic.w	r3, r3, #8
 8004c62:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8004c64:	683b      	ldr	r3, [r7, #0]
 8004c66:	68db      	ldr	r3, [r3, #12]
 8004c68:	697a      	ldr	r2, [r7, #20]
 8004c6a:	4313      	orrs	r3, r2
 8004c6c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8004c6e:	697b      	ldr	r3, [r7, #20]
 8004c70:	f023 0304 	bic.w	r3, r3, #4
 8004c74:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004c76:	687b      	ldr	r3, [r7, #4]
 8004c78:	4a16      	ldr	r2, [pc, #88]	; (8004cd4 <TIM_OC1_SetConfig+0xdc>)
 8004c7a:	4293      	cmp	r3, r2
 8004c7c:	d003      	beq.n	8004c86 <TIM_OC1_SetConfig+0x8e>
 8004c7e:	687b      	ldr	r3, [r7, #4]
 8004c80:	4a15      	ldr	r2, [pc, #84]	; (8004cd8 <TIM_OC1_SetConfig+0xe0>)
 8004c82:	4293      	cmp	r3, r2
 8004c84:	d111      	bne.n	8004caa <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8004c86:	693b      	ldr	r3, [r7, #16]
 8004c88:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8004c8c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8004c8e:	693b      	ldr	r3, [r7, #16]
 8004c90:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8004c94:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8004c96:	683b      	ldr	r3, [r7, #0]
 8004c98:	695b      	ldr	r3, [r3, #20]
 8004c9a:	693a      	ldr	r2, [r7, #16]
 8004c9c:	4313      	orrs	r3, r2
 8004c9e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8004ca0:	683b      	ldr	r3, [r7, #0]
 8004ca2:	699b      	ldr	r3, [r3, #24]
 8004ca4:	693a      	ldr	r2, [r7, #16]
 8004ca6:	4313      	orrs	r3, r2
 8004ca8:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004caa:	687b      	ldr	r3, [r7, #4]
 8004cac:	693a      	ldr	r2, [r7, #16]
 8004cae:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8004cb0:	687b      	ldr	r3, [r7, #4]
 8004cb2:	68fa      	ldr	r2, [r7, #12]
 8004cb4:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8004cb6:	683b      	ldr	r3, [r7, #0]
 8004cb8:	685a      	ldr	r2, [r3, #4]
 8004cba:	687b      	ldr	r3, [r7, #4]
 8004cbc:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004cbe:	687b      	ldr	r3, [r7, #4]
 8004cc0:	697a      	ldr	r2, [r7, #20]
 8004cc2:	621a      	str	r2, [r3, #32]
}
 8004cc4:	bf00      	nop
 8004cc6:	371c      	adds	r7, #28
 8004cc8:	46bd      	mov	sp, r7
 8004cca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cce:	4770      	bx	lr
 8004cd0:	fffeff8f 	.word	0xfffeff8f
 8004cd4:	40010000 	.word	0x40010000
 8004cd8:	40010400 	.word	0x40010400

08004cdc <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8004cdc:	b480      	push	{r7}
 8004cde:	b087      	sub	sp, #28
 8004ce0:	af00      	add	r7, sp, #0
 8004ce2:	6078      	str	r0, [r7, #4]
 8004ce4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004ce6:	687b      	ldr	r3, [r7, #4]
 8004ce8:	6a1b      	ldr	r3, [r3, #32]
 8004cea:	f023 0210 	bic.w	r2, r3, #16
 8004cee:	687b      	ldr	r3, [r7, #4]
 8004cf0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004cf2:	687b      	ldr	r3, [r7, #4]
 8004cf4:	6a1b      	ldr	r3, [r3, #32]
 8004cf6:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004cf8:	687b      	ldr	r3, [r7, #4]
 8004cfa:	685b      	ldr	r3, [r3, #4]
 8004cfc:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8004cfe:	687b      	ldr	r3, [r7, #4]
 8004d00:	699b      	ldr	r3, [r3, #24]
 8004d02:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8004d04:	68fa      	ldr	r2, [r7, #12]
 8004d06:	4b2e      	ldr	r3, [pc, #184]	; (8004dc0 <TIM_OC2_SetConfig+0xe4>)
 8004d08:	4013      	ands	r3, r2
 8004d0a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8004d0c:	68fb      	ldr	r3, [r7, #12]
 8004d0e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004d12:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004d14:	683b      	ldr	r3, [r7, #0]
 8004d16:	681b      	ldr	r3, [r3, #0]
 8004d18:	021b      	lsls	r3, r3, #8
 8004d1a:	68fa      	ldr	r2, [r7, #12]
 8004d1c:	4313      	orrs	r3, r2
 8004d1e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8004d20:	697b      	ldr	r3, [r7, #20]
 8004d22:	f023 0320 	bic.w	r3, r3, #32
 8004d26:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8004d28:	683b      	ldr	r3, [r7, #0]
 8004d2a:	689b      	ldr	r3, [r3, #8]
 8004d2c:	011b      	lsls	r3, r3, #4
 8004d2e:	697a      	ldr	r2, [r7, #20]
 8004d30:	4313      	orrs	r3, r2
 8004d32:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8004d34:	687b      	ldr	r3, [r7, #4]
 8004d36:	4a23      	ldr	r2, [pc, #140]	; (8004dc4 <TIM_OC2_SetConfig+0xe8>)
 8004d38:	4293      	cmp	r3, r2
 8004d3a:	d003      	beq.n	8004d44 <TIM_OC2_SetConfig+0x68>
 8004d3c:	687b      	ldr	r3, [r7, #4]
 8004d3e:	4a22      	ldr	r2, [pc, #136]	; (8004dc8 <TIM_OC2_SetConfig+0xec>)
 8004d40:	4293      	cmp	r3, r2
 8004d42:	d10d      	bne.n	8004d60 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8004d44:	697b      	ldr	r3, [r7, #20]
 8004d46:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8004d4a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8004d4c:	683b      	ldr	r3, [r7, #0]
 8004d4e:	68db      	ldr	r3, [r3, #12]
 8004d50:	011b      	lsls	r3, r3, #4
 8004d52:	697a      	ldr	r2, [r7, #20]
 8004d54:	4313      	orrs	r3, r2
 8004d56:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8004d58:	697b      	ldr	r3, [r7, #20]
 8004d5a:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8004d5e:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004d60:	687b      	ldr	r3, [r7, #4]
 8004d62:	4a18      	ldr	r2, [pc, #96]	; (8004dc4 <TIM_OC2_SetConfig+0xe8>)
 8004d64:	4293      	cmp	r3, r2
 8004d66:	d003      	beq.n	8004d70 <TIM_OC2_SetConfig+0x94>
 8004d68:	687b      	ldr	r3, [r7, #4]
 8004d6a:	4a17      	ldr	r2, [pc, #92]	; (8004dc8 <TIM_OC2_SetConfig+0xec>)
 8004d6c:	4293      	cmp	r3, r2
 8004d6e:	d113      	bne.n	8004d98 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8004d70:	693b      	ldr	r3, [r7, #16]
 8004d72:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8004d76:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8004d78:	693b      	ldr	r3, [r7, #16]
 8004d7a:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8004d7e:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8004d80:	683b      	ldr	r3, [r7, #0]
 8004d82:	695b      	ldr	r3, [r3, #20]
 8004d84:	009b      	lsls	r3, r3, #2
 8004d86:	693a      	ldr	r2, [r7, #16]
 8004d88:	4313      	orrs	r3, r2
 8004d8a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8004d8c:	683b      	ldr	r3, [r7, #0]
 8004d8e:	699b      	ldr	r3, [r3, #24]
 8004d90:	009b      	lsls	r3, r3, #2
 8004d92:	693a      	ldr	r2, [r7, #16]
 8004d94:	4313      	orrs	r3, r2
 8004d96:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004d98:	687b      	ldr	r3, [r7, #4]
 8004d9a:	693a      	ldr	r2, [r7, #16]
 8004d9c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8004d9e:	687b      	ldr	r3, [r7, #4]
 8004da0:	68fa      	ldr	r2, [r7, #12]
 8004da2:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8004da4:	683b      	ldr	r3, [r7, #0]
 8004da6:	685a      	ldr	r2, [r3, #4]
 8004da8:	687b      	ldr	r3, [r7, #4]
 8004daa:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004dac:	687b      	ldr	r3, [r7, #4]
 8004dae:	697a      	ldr	r2, [r7, #20]
 8004db0:	621a      	str	r2, [r3, #32]
}
 8004db2:	bf00      	nop
 8004db4:	371c      	adds	r7, #28
 8004db6:	46bd      	mov	sp, r7
 8004db8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004dbc:	4770      	bx	lr
 8004dbe:	bf00      	nop
 8004dc0:	feff8fff 	.word	0xfeff8fff
 8004dc4:	40010000 	.word	0x40010000
 8004dc8:	40010400 	.word	0x40010400

08004dcc <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8004dcc:	b480      	push	{r7}
 8004dce:	b087      	sub	sp, #28
 8004dd0:	af00      	add	r7, sp, #0
 8004dd2:	6078      	str	r0, [r7, #4]
 8004dd4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8004dd6:	687b      	ldr	r3, [r7, #4]
 8004dd8:	6a1b      	ldr	r3, [r3, #32]
 8004dda:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8004dde:	687b      	ldr	r3, [r7, #4]
 8004de0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004de2:	687b      	ldr	r3, [r7, #4]
 8004de4:	6a1b      	ldr	r3, [r3, #32]
 8004de6:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004de8:	687b      	ldr	r3, [r7, #4]
 8004dea:	685b      	ldr	r3, [r3, #4]
 8004dec:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8004dee:	687b      	ldr	r3, [r7, #4]
 8004df0:	69db      	ldr	r3, [r3, #28]
 8004df2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8004df4:	68fa      	ldr	r2, [r7, #12]
 8004df6:	4b2d      	ldr	r3, [pc, #180]	; (8004eac <TIM_OC3_SetConfig+0xe0>)
 8004df8:	4013      	ands	r3, r2
 8004dfa:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8004dfc:	68fb      	ldr	r3, [r7, #12]
 8004dfe:	f023 0303 	bic.w	r3, r3, #3
 8004e02:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004e04:	683b      	ldr	r3, [r7, #0]
 8004e06:	681b      	ldr	r3, [r3, #0]
 8004e08:	68fa      	ldr	r2, [r7, #12]
 8004e0a:	4313      	orrs	r3, r2
 8004e0c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8004e0e:	697b      	ldr	r3, [r7, #20]
 8004e10:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8004e14:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8004e16:	683b      	ldr	r3, [r7, #0]
 8004e18:	689b      	ldr	r3, [r3, #8]
 8004e1a:	021b      	lsls	r3, r3, #8
 8004e1c:	697a      	ldr	r2, [r7, #20]
 8004e1e:	4313      	orrs	r3, r2
 8004e20:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8004e22:	687b      	ldr	r3, [r7, #4]
 8004e24:	4a22      	ldr	r2, [pc, #136]	; (8004eb0 <TIM_OC3_SetConfig+0xe4>)
 8004e26:	4293      	cmp	r3, r2
 8004e28:	d003      	beq.n	8004e32 <TIM_OC3_SetConfig+0x66>
 8004e2a:	687b      	ldr	r3, [r7, #4]
 8004e2c:	4a21      	ldr	r2, [pc, #132]	; (8004eb4 <TIM_OC3_SetConfig+0xe8>)
 8004e2e:	4293      	cmp	r3, r2
 8004e30:	d10d      	bne.n	8004e4e <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8004e32:	697b      	ldr	r3, [r7, #20]
 8004e34:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8004e38:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8004e3a:	683b      	ldr	r3, [r7, #0]
 8004e3c:	68db      	ldr	r3, [r3, #12]
 8004e3e:	021b      	lsls	r3, r3, #8
 8004e40:	697a      	ldr	r2, [r7, #20]
 8004e42:	4313      	orrs	r3, r2
 8004e44:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8004e46:	697b      	ldr	r3, [r7, #20]
 8004e48:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8004e4c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004e4e:	687b      	ldr	r3, [r7, #4]
 8004e50:	4a17      	ldr	r2, [pc, #92]	; (8004eb0 <TIM_OC3_SetConfig+0xe4>)
 8004e52:	4293      	cmp	r3, r2
 8004e54:	d003      	beq.n	8004e5e <TIM_OC3_SetConfig+0x92>
 8004e56:	687b      	ldr	r3, [r7, #4]
 8004e58:	4a16      	ldr	r2, [pc, #88]	; (8004eb4 <TIM_OC3_SetConfig+0xe8>)
 8004e5a:	4293      	cmp	r3, r2
 8004e5c:	d113      	bne.n	8004e86 <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8004e5e:	693b      	ldr	r3, [r7, #16]
 8004e60:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8004e64:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8004e66:	693b      	ldr	r3, [r7, #16]
 8004e68:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8004e6c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8004e6e:	683b      	ldr	r3, [r7, #0]
 8004e70:	695b      	ldr	r3, [r3, #20]
 8004e72:	011b      	lsls	r3, r3, #4
 8004e74:	693a      	ldr	r2, [r7, #16]
 8004e76:	4313      	orrs	r3, r2
 8004e78:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8004e7a:	683b      	ldr	r3, [r7, #0]
 8004e7c:	699b      	ldr	r3, [r3, #24]
 8004e7e:	011b      	lsls	r3, r3, #4
 8004e80:	693a      	ldr	r2, [r7, #16]
 8004e82:	4313      	orrs	r3, r2
 8004e84:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004e86:	687b      	ldr	r3, [r7, #4]
 8004e88:	693a      	ldr	r2, [r7, #16]
 8004e8a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8004e8c:	687b      	ldr	r3, [r7, #4]
 8004e8e:	68fa      	ldr	r2, [r7, #12]
 8004e90:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8004e92:	683b      	ldr	r3, [r7, #0]
 8004e94:	685a      	ldr	r2, [r3, #4]
 8004e96:	687b      	ldr	r3, [r7, #4]
 8004e98:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004e9a:	687b      	ldr	r3, [r7, #4]
 8004e9c:	697a      	ldr	r2, [r7, #20]
 8004e9e:	621a      	str	r2, [r3, #32]
}
 8004ea0:	bf00      	nop
 8004ea2:	371c      	adds	r7, #28
 8004ea4:	46bd      	mov	sp, r7
 8004ea6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004eaa:	4770      	bx	lr
 8004eac:	fffeff8f 	.word	0xfffeff8f
 8004eb0:	40010000 	.word	0x40010000
 8004eb4:	40010400 	.word	0x40010400

08004eb8 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8004eb8:	b480      	push	{r7}
 8004eba:	b087      	sub	sp, #28
 8004ebc:	af00      	add	r7, sp, #0
 8004ebe:	6078      	str	r0, [r7, #4]
 8004ec0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8004ec2:	687b      	ldr	r3, [r7, #4]
 8004ec4:	6a1b      	ldr	r3, [r3, #32]
 8004ec6:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8004eca:	687b      	ldr	r3, [r7, #4]
 8004ecc:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004ece:	687b      	ldr	r3, [r7, #4]
 8004ed0:	6a1b      	ldr	r3, [r3, #32]
 8004ed2:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004ed4:	687b      	ldr	r3, [r7, #4]
 8004ed6:	685b      	ldr	r3, [r3, #4]
 8004ed8:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8004eda:	687b      	ldr	r3, [r7, #4]
 8004edc:	69db      	ldr	r3, [r3, #28]
 8004ede:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8004ee0:	68fa      	ldr	r2, [r7, #12]
 8004ee2:	4b1e      	ldr	r3, [pc, #120]	; (8004f5c <TIM_OC4_SetConfig+0xa4>)
 8004ee4:	4013      	ands	r3, r2
 8004ee6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8004ee8:	68fb      	ldr	r3, [r7, #12]
 8004eea:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004eee:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004ef0:	683b      	ldr	r3, [r7, #0]
 8004ef2:	681b      	ldr	r3, [r3, #0]
 8004ef4:	021b      	lsls	r3, r3, #8
 8004ef6:	68fa      	ldr	r2, [r7, #12]
 8004ef8:	4313      	orrs	r3, r2
 8004efa:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8004efc:	693b      	ldr	r3, [r7, #16]
 8004efe:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8004f02:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8004f04:	683b      	ldr	r3, [r7, #0]
 8004f06:	689b      	ldr	r3, [r3, #8]
 8004f08:	031b      	lsls	r3, r3, #12
 8004f0a:	693a      	ldr	r2, [r7, #16]
 8004f0c:	4313      	orrs	r3, r2
 8004f0e:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004f10:	687b      	ldr	r3, [r7, #4]
 8004f12:	4a13      	ldr	r2, [pc, #76]	; (8004f60 <TIM_OC4_SetConfig+0xa8>)
 8004f14:	4293      	cmp	r3, r2
 8004f16:	d003      	beq.n	8004f20 <TIM_OC4_SetConfig+0x68>
 8004f18:	687b      	ldr	r3, [r7, #4]
 8004f1a:	4a12      	ldr	r2, [pc, #72]	; (8004f64 <TIM_OC4_SetConfig+0xac>)
 8004f1c:	4293      	cmp	r3, r2
 8004f1e:	d109      	bne.n	8004f34 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8004f20:	697b      	ldr	r3, [r7, #20]
 8004f22:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8004f26:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8004f28:	683b      	ldr	r3, [r7, #0]
 8004f2a:	695b      	ldr	r3, [r3, #20]
 8004f2c:	019b      	lsls	r3, r3, #6
 8004f2e:	697a      	ldr	r2, [r7, #20]
 8004f30:	4313      	orrs	r3, r2
 8004f32:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004f34:	687b      	ldr	r3, [r7, #4]
 8004f36:	697a      	ldr	r2, [r7, #20]
 8004f38:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8004f3a:	687b      	ldr	r3, [r7, #4]
 8004f3c:	68fa      	ldr	r2, [r7, #12]
 8004f3e:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8004f40:	683b      	ldr	r3, [r7, #0]
 8004f42:	685a      	ldr	r2, [r3, #4]
 8004f44:	687b      	ldr	r3, [r7, #4]
 8004f46:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004f48:	687b      	ldr	r3, [r7, #4]
 8004f4a:	693a      	ldr	r2, [r7, #16]
 8004f4c:	621a      	str	r2, [r3, #32]
}
 8004f4e:	bf00      	nop
 8004f50:	371c      	adds	r7, #28
 8004f52:	46bd      	mov	sp, r7
 8004f54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f58:	4770      	bx	lr
 8004f5a:	bf00      	nop
 8004f5c:	feff8fff 	.word	0xfeff8fff
 8004f60:	40010000 	.word	0x40010000
 8004f64:	40010400 	.word	0x40010400

08004f68 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              TIM_OC_InitTypeDef *OC_Config)
{
 8004f68:	b480      	push	{r7}
 8004f6a:	b087      	sub	sp, #28
 8004f6c:	af00      	add	r7, sp, #0
 8004f6e:	6078      	str	r0, [r7, #4]
 8004f70:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8004f72:	687b      	ldr	r3, [r7, #4]
 8004f74:	6a1b      	ldr	r3, [r3, #32]
 8004f76:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8004f7a:	687b      	ldr	r3, [r7, #4]
 8004f7c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004f7e:	687b      	ldr	r3, [r7, #4]
 8004f80:	6a1b      	ldr	r3, [r3, #32]
 8004f82:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004f84:	687b      	ldr	r3, [r7, #4]
 8004f86:	685b      	ldr	r3, [r3, #4]
 8004f88:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8004f8a:	687b      	ldr	r3, [r7, #4]
 8004f8c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004f8e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8004f90:	68fa      	ldr	r2, [r7, #12]
 8004f92:	4b1b      	ldr	r3, [pc, #108]	; (8005000 <TIM_OC5_SetConfig+0x98>)
 8004f94:	4013      	ands	r3, r2
 8004f96:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004f98:	683b      	ldr	r3, [r7, #0]
 8004f9a:	681b      	ldr	r3, [r3, #0]
 8004f9c:	68fa      	ldr	r2, [r7, #12]
 8004f9e:	4313      	orrs	r3, r2
 8004fa0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 8004fa2:	693b      	ldr	r3, [r7, #16]
 8004fa4:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 8004fa8:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 8004faa:	683b      	ldr	r3, [r7, #0]
 8004fac:	689b      	ldr	r3, [r3, #8]
 8004fae:	041b      	lsls	r3, r3, #16
 8004fb0:	693a      	ldr	r2, [r7, #16]
 8004fb2:	4313      	orrs	r3, r2
 8004fb4:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004fb6:	687b      	ldr	r3, [r7, #4]
 8004fb8:	4a12      	ldr	r2, [pc, #72]	; (8005004 <TIM_OC5_SetConfig+0x9c>)
 8004fba:	4293      	cmp	r3, r2
 8004fbc:	d003      	beq.n	8004fc6 <TIM_OC5_SetConfig+0x5e>
 8004fbe:	687b      	ldr	r3, [r7, #4]
 8004fc0:	4a11      	ldr	r2, [pc, #68]	; (8005008 <TIM_OC5_SetConfig+0xa0>)
 8004fc2:	4293      	cmp	r3, r2
 8004fc4:	d109      	bne.n	8004fda <TIM_OC5_SetConfig+0x72>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 8004fc6:	697b      	ldr	r3, [r7, #20]
 8004fc8:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004fcc:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 8004fce:	683b      	ldr	r3, [r7, #0]
 8004fd0:	695b      	ldr	r3, [r3, #20]
 8004fd2:	021b      	lsls	r3, r3, #8
 8004fd4:	697a      	ldr	r2, [r7, #20]
 8004fd6:	4313      	orrs	r3, r2
 8004fd8:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004fda:	687b      	ldr	r3, [r7, #4]
 8004fdc:	697a      	ldr	r2, [r7, #20]
 8004fde:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8004fe0:	687b      	ldr	r3, [r7, #4]
 8004fe2:	68fa      	ldr	r2, [r7, #12]
 8004fe4:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 8004fe6:	683b      	ldr	r3, [r7, #0]
 8004fe8:	685a      	ldr	r2, [r3, #4]
 8004fea:	687b      	ldr	r3, [r7, #4]
 8004fec:	659a      	str	r2, [r3, #88]	; 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004fee:	687b      	ldr	r3, [r7, #4]
 8004ff0:	693a      	ldr	r2, [r7, #16]
 8004ff2:	621a      	str	r2, [r3, #32]
}
 8004ff4:	bf00      	nop
 8004ff6:	371c      	adds	r7, #28
 8004ff8:	46bd      	mov	sp, r7
 8004ffa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ffe:	4770      	bx	lr
 8005000:	fffeff8f 	.word	0xfffeff8f
 8005004:	40010000 	.word	0x40010000
 8005008:	40010400 	.word	0x40010400

0800500c <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              TIM_OC_InitTypeDef *OC_Config)
{
 800500c:	b480      	push	{r7}
 800500e:	b087      	sub	sp, #28
 8005010:	af00      	add	r7, sp, #0
 8005012:	6078      	str	r0, [r7, #4]
 8005014:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 8005016:	687b      	ldr	r3, [r7, #4]
 8005018:	6a1b      	ldr	r3, [r3, #32]
 800501a:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 800501e:	687b      	ldr	r3, [r7, #4]
 8005020:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005022:	687b      	ldr	r3, [r7, #4]
 8005024:	6a1b      	ldr	r3, [r3, #32]
 8005026:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005028:	687b      	ldr	r3, [r7, #4]
 800502a:	685b      	ldr	r3, [r3, #4]
 800502c:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800502e:	687b      	ldr	r3, [r7, #4]
 8005030:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005032:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8005034:	68fa      	ldr	r2, [r7, #12]
 8005036:	4b1c      	ldr	r3, [pc, #112]	; (80050a8 <TIM_OC6_SetConfig+0x9c>)
 8005038:	4013      	ands	r3, r2
 800503a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800503c:	683b      	ldr	r3, [r7, #0]
 800503e:	681b      	ldr	r3, [r3, #0]
 8005040:	021b      	lsls	r3, r3, #8
 8005042:	68fa      	ldr	r2, [r7, #12]
 8005044:	4313      	orrs	r3, r2
 8005046:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8005048:	693b      	ldr	r3, [r7, #16]
 800504a:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 800504e:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8005050:	683b      	ldr	r3, [r7, #0]
 8005052:	689b      	ldr	r3, [r3, #8]
 8005054:	051b      	lsls	r3, r3, #20
 8005056:	693a      	ldr	r2, [r7, #16]
 8005058:	4313      	orrs	r3, r2
 800505a:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800505c:	687b      	ldr	r3, [r7, #4]
 800505e:	4a13      	ldr	r2, [pc, #76]	; (80050ac <TIM_OC6_SetConfig+0xa0>)
 8005060:	4293      	cmp	r3, r2
 8005062:	d003      	beq.n	800506c <TIM_OC6_SetConfig+0x60>
 8005064:	687b      	ldr	r3, [r7, #4]
 8005066:	4a12      	ldr	r2, [pc, #72]	; (80050b0 <TIM_OC6_SetConfig+0xa4>)
 8005068:	4293      	cmp	r3, r2
 800506a:	d109      	bne.n	8005080 <TIM_OC6_SetConfig+0x74>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 800506c:	697b      	ldr	r3, [r7, #20]
 800506e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8005072:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8005074:	683b      	ldr	r3, [r7, #0]
 8005076:	695b      	ldr	r3, [r3, #20]
 8005078:	029b      	lsls	r3, r3, #10
 800507a:	697a      	ldr	r2, [r7, #20]
 800507c:	4313      	orrs	r3, r2
 800507e:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005080:	687b      	ldr	r3, [r7, #4]
 8005082:	697a      	ldr	r2, [r7, #20]
 8005084:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8005086:	687b      	ldr	r3, [r7, #4]
 8005088:	68fa      	ldr	r2, [r7, #12]
 800508a:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 800508c:	683b      	ldr	r3, [r7, #0]
 800508e:	685a      	ldr	r2, [r3, #4]
 8005090:	687b      	ldr	r3, [r7, #4]
 8005092:	65da      	str	r2, [r3, #92]	; 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005094:	687b      	ldr	r3, [r7, #4]
 8005096:	693a      	ldr	r2, [r7, #16]
 8005098:	621a      	str	r2, [r3, #32]
}
 800509a:	bf00      	nop
 800509c:	371c      	adds	r7, #28
 800509e:	46bd      	mov	sp, r7
 80050a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050a4:	4770      	bx	lr
 80050a6:	bf00      	nop
 80050a8:	feff8fff 	.word	0xfeff8fff
 80050ac:	40010000 	.word	0x40010000
 80050b0:	40010400 	.word	0x40010400

080050b4 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80050b4:	b480      	push	{r7}
 80050b6:	b087      	sub	sp, #28
 80050b8:	af00      	add	r7, sp, #0
 80050ba:	60f8      	str	r0, [r7, #12]
 80050bc:	60b9      	str	r1, [r7, #8]
 80050be:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80050c0:	68fb      	ldr	r3, [r7, #12]
 80050c2:	6a1b      	ldr	r3, [r3, #32]
 80050c4:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80050c6:	68fb      	ldr	r3, [r7, #12]
 80050c8:	6a1b      	ldr	r3, [r3, #32]
 80050ca:	f023 0201 	bic.w	r2, r3, #1
 80050ce:	68fb      	ldr	r3, [r7, #12]
 80050d0:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80050d2:	68fb      	ldr	r3, [r7, #12]
 80050d4:	699b      	ldr	r3, [r3, #24]
 80050d6:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80050d8:	693b      	ldr	r3, [r7, #16]
 80050da:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80050de:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80050e0:	687b      	ldr	r3, [r7, #4]
 80050e2:	011b      	lsls	r3, r3, #4
 80050e4:	693a      	ldr	r2, [r7, #16]
 80050e6:	4313      	orrs	r3, r2
 80050e8:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80050ea:	697b      	ldr	r3, [r7, #20]
 80050ec:	f023 030a 	bic.w	r3, r3, #10
 80050f0:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80050f2:	697a      	ldr	r2, [r7, #20]
 80050f4:	68bb      	ldr	r3, [r7, #8]
 80050f6:	4313      	orrs	r3, r2
 80050f8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80050fa:	68fb      	ldr	r3, [r7, #12]
 80050fc:	693a      	ldr	r2, [r7, #16]
 80050fe:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005100:	68fb      	ldr	r3, [r7, #12]
 8005102:	697a      	ldr	r2, [r7, #20]
 8005104:	621a      	str	r2, [r3, #32]
}
 8005106:	bf00      	nop
 8005108:	371c      	adds	r7, #28
 800510a:	46bd      	mov	sp, r7
 800510c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005110:	4770      	bx	lr

08005112 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005112:	b480      	push	{r7}
 8005114:	b087      	sub	sp, #28
 8005116:	af00      	add	r7, sp, #0
 8005118:	60f8      	str	r0, [r7, #12]
 800511a:	60b9      	str	r1, [r7, #8]
 800511c:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800511e:	68fb      	ldr	r3, [r7, #12]
 8005120:	6a1b      	ldr	r3, [r3, #32]
 8005122:	f023 0210 	bic.w	r2, r3, #16
 8005126:	68fb      	ldr	r3, [r7, #12]
 8005128:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800512a:	68fb      	ldr	r3, [r7, #12]
 800512c:	699b      	ldr	r3, [r3, #24]
 800512e:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8005130:	68fb      	ldr	r3, [r7, #12]
 8005132:	6a1b      	ldr	r3, [r3, #32]
 8005134:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8005136:	697b      	ldr	r3, [r7, #20]
 8005138:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800513c:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800513e:	687b      	ldr	r3, [r7, #4]
 8005140:	031b      	lsls	r3, r3, #12
 8005142:	697a      	ldr	r2, [r7, #20]
 8005144:	4313      	orrs	r3, r2
 8005146:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8005148:	693b      	ldr	r3, [r7, #16]
 800514a:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 800514e:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8005150:	68bb      	ldr	r3, [r7, #8]
 8005152:	011b      	lsls	r3, r3, #4
 8005154:	693a      	ldr	r2, [r7, #16]
 8005156:	4313      	orrs	r3, r2
 8005158:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800515a:	68fb      	ldr	r3, [r7, #12]
 800515c:	697a      	ldr	r2, [r7, #20]
 800515e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005160:	68fb      	ldr	r3, [r7, #12]
 8005162:	693a      	ldr	r2, [r7, #16]
 8005164:	621a      	str	r2, [r3, #32]
}
 8005166:	bf00      	nop
 8005168:	371c      	adds	r7, #28
 800516a:	46bd      	mov	sp, r7
 800516c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005170:	4770      	bx	lr

08005172 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8005172:	b480      	push	{r7}
 8005174:	b085      	sub	sp, #20
 8005176:	af00      	add	r7, sp, #0
 8005178:	6078      	str	r0, [r7, #4]
 800517a:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800517c:	687b      	ldr	r3, [r7, #4]
 800517e:	689b      	ldr	r3, [r3, #8]
 8005180:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8005182:	68fb      	ldr	r3, [r7, #12]
 8005184:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005188:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800518a:	683a      	ldr	r2, [r7, #0]
 800518c:	68fb      	ldr	r3, [r7, #12]
 800518e:	4313      	orrs	r3, r2
 8005190:	f043 0307 	orr.w	r3, r3, #7
 8005194:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005196:	687b      	ldr	r3, [r7, #4]
 8005198:	68fa      	ldr	r2, [r7, #12]
 800519a:	609a      	str	r2, [r3, #8]
}
 800519c:	bf00      	nop
 800519e:	3714      	adds	r7, #20
 80051a0:	46bd      	mov	sp, r7
 80051a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051a6:	4770      	bx	lr

080051a8 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80051a8:	b480      	push	{r7}
 80051aa:	b087      	sub	sp, #28
 80051ac:	af00      	add	r7, sp, #0
 80051ae:	60f8      	str	r0, [r7, #12]
 80051b0:	60b9      	str	r1, [r7, #8]
 80051b2:	607a      	str	r2, [r7, #4]
 80051b4:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80051b6:	68fb      	ldr	r3, [r7, #12]
 80051b8:	689b      	ldr	r3, [r3, #8]
 80051ba:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80051bc:	697b      	ldr	r3, [r7, #20]
 80051be:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80051c2:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80051c4:	683b      	ldr	r3, [r7, #0]
 80051c6:	021a      	lsls	r2, r3, #8
 80051c8:	687b      	ldr	r3, [r7, #4]
 80051ca:	431a      	orrs	r2, r3
 80051cc:	68bb      	ldr	r3, [r7, #8]
 80051ce:	4313      	orrs	r3, r2
 80051d0:	697a      	ldr	r2, [r7, #20]
 80051d2:	4313      	orrs	r3, r2
 80051d4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80051d6:	68fb      	ldr	r3, [r7, #12]
 80051d8:	697a      	ldr	r2, [r7, #20]
 80051da:	609a      	str	r2, [r3, #8]
}
 80051dc:	bf00      	nop
 80051de:	371c      	adds	r7, #28
 80051e0:	46bd      	mov	sp, r7
 80051e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051e6:	4770      	bx	lr

080051e8 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 80051e8:	b480      	push	{r7}
 80051ea:	b087      	sub	sp, #28
 80051ec:	af00      	add	r7, sp, #0
 80051ee:	60f8      	str	r0, [r7, #12]
 80051f0:	60b9      	str	r1, [r7, #8]
 80051f2:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 80051f4:	68bb      	ldr	r3, [r7, #8]
 80051f6:	f003 031f 	and.w	r3, r3, #31
 80051fa:	2201      	movs	r2, #1
 80051fc:	fa02 f303 	lsl.w	r3, r2, r3
 8005200:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8005202:	68fb      	ldr	r3, [r7, #12]
 8005204:	6a1a      	ldr	r2, [r3, #32]
 8005206:	697b      	ldr	r3, [r7, #20]
 8005208:	43db      	mvns	r3, r3
 800520a:	401a      	ands	r2, r3
 800520c:	68fb      	ldr	r3, [r7, #12]
 800520e:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8005210:	68fb      	ldr	r3, [r7, #12]
 8005212:	6a1a      	ldr	r2, [r3, #32]
 8005214:	68bb      	ldr	r3, [r7, #8]
 8005216:	f003 031f 	and.w	r3, r3, #31
 800521a:	6879      	ldr	r1, [r7, #4]
 800521c:	fa01 f303 	lsl.w	r3, r1, r3
 8005220:	431a      	orrs	r2, r3
 8005222:	68fb      	ldr	r3, [r7, #12]
 8005224:	621a      	str	r2, [r3, #32]
}
 8005226:	bf00      	nop
 8005228:	371c      	adds	r7, #28
 800522a:	46bd      	mov	sp, r7
 800522c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005230:	4770      	bx	lr
	...

08005234 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8005234:	b480      	push	{r7}
 8005236:	b085      	sub	sp, #20
 8005238:	af00      	add	r7, sp, #0
 800523a:	6078      	str	r0, [r7, #4]
 800523c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800523e:	687b      	ldr	r3, [r7, #4]
 8005240:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005244:	2b01      	cmp	r3, #1
 8005246:	d101      	bne.n	800524c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8005248:	2302      	movs	r3, #2
 800524a:	e06d      	b.n	8005328 <HAL_TIMEx_MasterConfigSynchronization+0xf4>
 800524c:	687b      	ldr	r3, [r7, #4]
 800524e:	2201      	movs	r2, #1
 8005250:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005254:	687b      	ldr	r3, [r7, #4]
 8005256:	2202      	movs	r2, #2
 8005258:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800525c:	687b      	ldr	r3, [r7, #4]
 800525e:	681b      	ldr	r3, [r3, #0]
 8005260:	685b      	ldr	r3, [r3, #4]
 8005262:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8005264:	687b      	ldr	r3, [r7, #4]
 8005266:	681b      	ldr	r3, [r3, #0]
 8005268:	689b      	ldr	r3, [r3, #8]
 800526a:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 800526c:	687b      	ldr	r3, [r7, #4]
 800526e:	681b      	ldr	r3, [r3, #0]
 8005270:	4a30      	ldr	r2, [pc, #192]	; (8005334 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8005272:	4293      	cmp	r3, r2
 8005274:	d004      	beq.n	8005280 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 8005276:	687b      	ldr	r3, [r7, #4]
 8005278:	681b      	ldr	r3, [r3, #0]
 800527a:	4a2f      	ldr	r2, [pc, #188]	; (8005338 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 800527c:	4293      	cmp	r3, r2
 800527e:	d108      	bne.n	8005292 <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8005280:	68fb      	ldr	r3, [r7, #12]
 8005282:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 8005286:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8005288:	683b      	ldr	r3, [r7, #0]
 800528a:	685b      	ldr	r3, [r3, #4]
 800528c:	68fa      	ldr	r2, [r7, #12]
 800528e:	4313      	orrs	r3, r2
 8005290:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8005292:	68fb      	ldr	r3, [r7, #12]
 8005294:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005298:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800529a:	683b      	ldr	r3, [r7, #0]
 800529c:	681b      	ldr	r3, [r3, #0]
 800529e:	68fa      	ldr	r2, [r7, #12]
 80052a0:	4313      	orrs	r3, r2
 80052a2:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80052a4:	687b      	ldr	r3, [r7, #4]
 80052a6:	681b      	ldr	r3, [r3, #0]
 80052a8:	68fa      	ldr	r2, [r7, #12]
 80052aa:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80052ac:	687b      	ldr	r3, [r7, #4]
 80052ae:	681b      	ldr	r3, [r3, #0]
 80052b0:	4a20      	ldr	r2, [pc, #128]	; (8005334 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 80052b2:	4293      	cmp	r3, r2
 80052b4:	d022      	beq.n	80052fc <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 80052b6:	687b      	ldr	r3, [r7, #4]
 80052b8:	681b      	ldr	r3, [r3, #0]
 80052ba:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80052be:	d01d      	beq.n	80052fc <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 80052c0:	687b      	ldr	r3, [r7, #4]
 80052c2:	681b      	ldr	r3, [r3, #0]
 80052c4:	4a1d      	ldr	r2, [pc, #116]	; (800533c <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 80052c6:	4293      	cmp	r3, r2
 80052c8:	d018      	beq.n	80052fc <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 80052ca:	687b      	ldr	r3, [r7, #4]
 80052cc:	681b      	ldr	r3, [r3, #0]
 80052ce:	4a1c      	ldr	r2, [pc, #112]	; (8005340 <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 80052d0:	4293      	cmp	r3, r2
 80052d2:	d013      	beq.n	80052fc <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 80052d4:	687b      	ldr	r3, [r7, #4]
 80052d6:	681b      	ldr	r3, [r3, #0]
 80052d8:	4a1a      	ldr	r2, [pc, #104]	; (8005344 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 80052da:	4293      	cmp	r3, r2
 80052dc:	d00e      	beq.n	80052fc <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 80052de:	687b      	ldr	r3, [r7, #4]
 80052e0:	681b      	ldr	r3, [r3, #0]
 80052e2:	4a15      	ldr	r2, [pc, #84]	; (8005338 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 80052e4:	4293      	cmp	r3, r2
 80052e6:	d009      	beq.n	80052fc <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 80052e8:	687b      	ldr	r3, [r7, #4]
 80052ea:	681b      	ldr	r3, [r3, #0]
 80052ec:	4a16      	ldr	r2, [pc, #88]	; (8005348 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 80052ee:	4293      	cmp	r3, r2
 80052f0:	d004      	beq.n	80052fc <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 80052f2:	687b      	ldr	r3, [r7, #4]
 80052f4:	681b      	ldr	r3, [r3, #0]
 80052f6:	4a15      	ldr	r2, [pc, #84]	; (800534c <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 80052f8:	4293      	cmp	r3, r2
 80052fa:	d10c      	bne.n	8005316 <HAL_TIMEx_MasterConfigSynchronization+0xe2>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80052fc:	68bb      	ldr	r3, [r7, #8]
 80052fe:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8005302:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8005304:	683b      	ldr	r3, [r7, #0]
 8005306:	689b      	ldr	r3, [r3, #8]
 8005308:	68ba      	ldr	r2, [r7, #8]
 800530a:	4313      	orrs	r3, r2
 800530c:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800530e:	687b      	ldr	r3, [r7, #4]
 8005310:	681b      	ldr	r3, [r3, #0]
 8005312:	68ba      	ldr	r2, [r7, #8]
 8005314:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8005316:	687b      	ldr	r3, [r7, #4]
 8005318:	2201      	movs	r2, #1
 800531a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800531e:	687b      	ldr	r3, [r7, #4]
 8005320:	2200      	movs	r2, #0
 8005322:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8005326:	2300      	movs	r3, #0
}
 8005328:	4618      	mov	r0, r3
 800532a:	3714      	adds	r7, #20
 800532c:	46bd      	mov	sp, r7
 800532e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005332:	4770      	bx	lr
 8005334:	40010000 	.word	0x40010000
 8005338:	40010400 	.word	0x40010400
 800533c:	40000400 	.word	0x40000400
 8005340:	40000800 	.word	0x40000800
 8005344:	40000c00 	.word	0x40000c00
 8005348:	40014000 	.word	0x40014000
 800534c:	40001800 	.word	0x40001800

08005350 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8005350:	b480      	push	{r7}
 8005352:	b083      	sub	sp, #12
 8005354:	af00      	add	r7, sp, #0
 8005356:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8005358:	bf00      	nop
 800535a:	370c      	adds	r7, #12
 800535c:	46bd      	mov	sp, r7
 800535e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005362:	4770      	bx	lr

08005364 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8005364:	b480      	push	{r7}
 8005366:	b083      	sub	sp, #12
 8005368:	af00      	add	r7, sp, #0
 800536a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800536c:	bf00      	nop
 800536e:	370c      	adds	r7, #12
 8005370:	46bd      	mov	sp, r7
 8005372:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005376:	4770      	bx	lr

08005378 <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8005378:	b480      	push	{r7}
 800537a:	b083      	sub	sp, #12
 800537c:	af00      	add	r7, sp, #0
 800537e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8005380:	bf00      	nop
 8005382:	370c      	adds	r7, #12
 8005384:	46bd      	mov	sp, r7
 8005386:	f85d 7b04 	ldr.w	r7, [sp], #4
 800538a:	4770      	bx	lr

0800538c <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800538c:	b580      	push	{r7, lr}
 800538e:	b082      	sub	sp, #8
 8005390:	af00      	add	r7, sp, #0
 8005392:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8005394:	687b      	ldr	r3, [r7, #4]
 8005396:	2b00      	cmp	r3, #0
 8005398:	d101      	bne.n	800539e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800539a:	2301      	movs	r3, #1
 800539c:	e040      	b.n	8005420 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800539e:	687b      	ldr	r3, [r7, #4]
 80053a0:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80053a2:	2b00      	cmp	r3, #0
 80053a4:	d106      	bne.n	80053b4 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80053a6:	687b      	ldr	r3, [r7, #4]
 80053a8:	2200      	movs	r2, #0
 80053aa:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80053ae:	6878      	ldr	r0, [r7, #4]
 80053b0:	f7fc fdd2 	bl	8001f58 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80053b4:	687b      	ldr	r3, [r7, #4]
 80053b6:	2224      	movs	r2, #36	; 0x24
 80053b8:	679a      	str	r2, [r3, #120]	; 0x78

  __HAL_UART_DISABLE(huart);
 80053ba:	687b      	ldr	r3, [r7, #4]
 80053bc:	681b      	ldr	r3, [r3, #0]
 80053be:	681a      	ldr	r2, [r3, #0]
 80053c0:	687b      	ldr	r3, [r7, #4]
 80053c2:	681b      	ldr	r3, [r3, #0]
 80053c4:	f022 0201 	bic.w	r2, r2, #1
 80053c8:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 80053ca:	6878      	ldr	r0, [r7, #4]
 80053cc:	f000 fb64 	bl	8005a98 <UART_SetConfig>
 80053d0:	4603      	mov	r3, r0
 80053d2:	2b01      	cmp	r3, #1
 80053d4:	d101      	bne.n	80053da <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 80053d6:	2301      	movs	r3, #1
 80053d8:	e022      	b.n	8005420 <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80053da:	687b      	ldr	r3, [r7, #4]
 80053dc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80053de:	2b00      	cmp	r3, #0
 80053e0:	d002      	beq.n	80053e8 <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 80053e2:	6878      	ldr	r0, [r7, #4]
 80053e4:	f000 fdba 	bl	8005f5c <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80053e8:	687b      	ldr	r3, [r7, #4]
 80053ea:	681b      	ldr	r3, [r3, #0]
 80053ec:	685a      	ldr	r2, [r3, #4]
 80053ee:	687b      	ldr	r3, [r7, #4]
 80053f0:	681b      	ldr	r3, [r3, #0]
 80053f2:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80053f6:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80053f8:	687b      	ldr	r3, [r7, #4]
 80053fa:	681b      	ldr	r3, [r3, #0]
 80053fc:	689a      	ldr	r2, [r3, #8]
 80053fe:	687b      	ldr	r3, [r7, #4]
 8005400:	681b      	ldr	r3, [r3, #0]
 8005402:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8005406:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8005408:	687b      	ldr	r3, [r7, #4]
 800540a:	681b      	ldr	r3, [r3, #0]
 800540c:	681a      	ldr	r2, [r3, #0]
 800540e:	687b      	ldr	r3, [r7, #4]
 8005410:	681b      	ldr	r3, [r3, #0]
 8005412:	f042 0201 	orr.w	r2, r2, #1
 8005416:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8005418:	6878      	ldr	r0, [r7, #4]
 800541a:	f000 fe41 	bl	80060a0 <UART_CheckIdleState>
 800541e:	4603      	mov	r3, r0
}
 8005420:	4618      	mov	r0, r3
 8005422:	3708      	adds	r7, #8
 8005424:	46bd      	mov	sp, r7
 8005426:	bd80      	pop	{r7, pc}

08005428 <HAL_UART_Receive_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8005428:	b580      	push	{r7, lr}
 800542a:	b08a      	sub	sp, #40	; 0x28
 800542c:	af00      	add	r7, sp, #0
 800542e:	60f8      	str	r0, [r7, #12]
 8005430:	60b9      	str	r1, [r7, #8]
 8005432:	4613      	mov	r3, r2
 8005434:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8005436:	68fb      	ldr	r3, [r7, #12]
 8005438:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800543a:	2b20      	cmp	r3, #32
 800543c:	d13d      	bne.n	80054ba <HAL_UART_Receive_IT+0x92>
  {
    if ((pData == NULL) || (Size == 0U))
 800543e:	68bb      	ldr	r3, [r7, #8]
 8005440:	2b00      	cmp	r3, #0
 8005442:	d002      	beq.n	800544a <HAL_UART_Receive_IT+0x22>
 8005444:	88fb      	ldrh	r3, [r7, #6]
 8005446:	2b00      	cmp	r3, #0
 8005448:	d101      	bne.n	800544e <HAL_UART_Receive_IT+0x26>
    {
      return HAL_ERROR;
 800544a:	2301      	movs	r3, #1
 800544c:	e036      	b.n	80054bc <HAL_UART_Receive_IT+0x94>
    }

    __HAL_LOCK(huart);
 800544e:	68fb      	ldr	r3, [r7, #12]
 8005450:	f893 3074 	ldrb.w	r3, [r3, #116]	; 0x74
 8005454:	2b01      	cmp	r3, #1
 8005456:	d101      	bne.n	800545c <HAL_UART_Receive_IT+0x34>
 8005458:	2302      	movs	r3, #2
 800545a:	e02f      	b.n	80054bc <HAL_UART_Receive_IT+0x94>
 800545c:	68fb      	ldr	r3, [r7, #12]
 800545e:	2201      	movs	r2, #1
 8005460:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005464:	68fb      	ldr	r3, [r7, #12]
 8005466:	2200      	movs	r2, #0
 8005468:	661a      	str	r2, [r3, #96]	; 0x60

    /* Check that USART RTOEN bit is set */
    if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800546a:	68fb      	ldr	r3, [r7, #12]
 800546c:	681b      	ldr	r3, [r3, #0]
 800546e:	685b      	ldr	r3, [r3, #4]
 8005470:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8005474:	2b00      	cmp	r3, #0
 8005476:	d018      	beq.n	80054aa <HAL_UART_Receive_IT+0x82>
    {
      /* Enable the UART Receiver Timeout Interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8005478:	68fb      	ldr	r3, [r7, #12]
 800547a:	681b      	ldr	r3, [r3, #0]
 800547c:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800547e:	697b      	ldr	r3, [r7, #20]
 8005480:	e853 3f00 	ldrex	r3, [r3]
 8005484:	613b      	str	r3, [r7, #16]
   return(result);
 8005486:	693b      	ldr	r3, [r7, #16]
 8005488:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 800548c:	627b      	str	r3, [r7, #36]	; 0x24
 800548e:	68fb      	ldr	r3, [r7, #12]
 8005490:	681b      	ldr	r3, [r3, #0]
 8005492:	461a      	mov	r2, r3
 8005494:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005496:	623b      	str	r3, [r7, #32]
 8005498:	61fa      	str	r2, [r7, #28]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800549a:	69f9      	ldr	r1, [r7, #28]
 800549c:	6a3a      	ldr	r2, [r7, #32]
 800549e:	e841 2300 	strex	r3, r2, [r1]
 80054a2:	61bb      	str	r3, [r7, #24]
   return(result);
 80054a4:	69bb      	ldr	r3, [r7, #24]
 80054a6:	2b00      	cmp	r3, #0
 80054a8:	d1e6      	bne.n	8005478 <HAL_UART_Receive_IT+0x50>
    }

    return (UART_Start_Receive_IT(huart, pData, Size));
 80054aa:	88fb      	ldrh	r3, [r7, #6]
 80054ac:	461a      	mov	r2, r3
 80054ae:	68b9      	ldr	r1, [r7, #8]
 80054b0:	68f8      	ldr	r0, [r7, #12]
 80054b2:	f000 feed 	bl	8006290 <UART_Start_Receive_IT>
 80054b6:	4603      	mov	r3, r0
 80054b8:	e000      	b.n	80054bc <HAL_UART_Receive_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 80054ba:	2302      	movs	r3, #2
  }
}
 80054bc:	4618      	mov	r0, r3
 80054be:	3728      	adds	r7, #40	; 0x28
 80054c0:	46bd      	mov	sp, r7
 80054c2:	bd80      	pop	{r7, pc}

080054c4 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80054c4:	b580      	push	{r7, lr}
 80054c6:	b0ba      	sub	sp, #232	; 0xe8
 80054c8:	af00      	add	r7, sp, #0
 80054ca:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 80054cc:	687b      	ldr	r3, [r7, #4]
 80054ce:	681b      	ldr	r3, [r3, #0]
 80054d0:	69db      	ldr	r3, [r3, #28]
 80054d2:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80054d6:	687b      	ldr	r3, [r7, #4]
 80054d8:	681b      	ldr	r3, [r3, #0]
 80054da:	681b      	ldr	r3, [r3, #0]
 80054dc:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80054e0:	687b      	ldr	r3, [r7, #4]
 80054e2:	681b      	ldr	r3, [r3, #0]
 80054e4:	689b      	ldr	r3, [r3, #8]
 80054e6:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 80054ea:	f8d7 20e4 	ldr.w	r2, [r7, #228]	; 0xe4
 80054ee:	f640 030f 	movw	r3, #2063	; 0x80f
 80054f2:	4013      	ands	r3, r2
 80054f4:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == 0U)
 80054f8:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 80054fc:	2b00      	cmp	r3, #0
 80054fe:	d115      	bne.n	800552c <HAL_UART_IRQHandler+0x68>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE) != 0U)
 8005500:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005504:	f003 0320 	and.w	r3, r3, #32
 8005508:	2b00      	cmp	r3, #0
 800550a:	d00f      	beq.n	800552c <HAL_UART_IRQHandler+0x68>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 800550c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8005510:	f003 0320 	and.w	r3, r3, #32
 8005514:	2b00      	cmp	r3, #0
 8005516:	d009      	beq.n	800552c <HAL_UART_IRQHandler+0x68>
    {
      if (huart->RxISR != NULL)
 8005518:	687b      	ldr	r3, [r7, #4]
 800551a:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800551c:	2b00      	cmp	r3, #0
 800551e:	f000 828f 	beq.w	8005a40 <HAL_UART_IRQHandler+0x57c>
      {
        huart->RxISR(huart);
 8005522:	687b      	ldr	r3, [r7, #4]
 8005524:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8005526:	6878      	ldr	r0, [r7, #4]
 8005528:	4798      	blx	r3
      }
      return;
 800552a:	e289      	b.n	8005a40 <HAL_UART_IRQHandler+0x57c>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 800552c:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8005530:	2b00      	cmp	r3, #0
 8005532:	f000 8117 	beq.w	8005764 <HAL_UART_IRQHandler+0x2a0>
      && (((cr3its & USART_CR3_EIE) != 0U)
 8005536:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800553a:	f003 0301 	and.w	r3, r3, #1
 800553e:	2b00      	cmp	r3, #0
 8005540:	d106      	bne.n	8005550 <HAL_UART_IRQHandler+0x8c>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 8005542:	f8d7 20e0 	ldr.w	r2, [r7, #224]	; 0xe0
 8005546:	4b85      	ldr	r3, [pc, #532]	; (800575c <HAL_UART_IRQHandler+0x298>)
 8005548:	4013      	ands	r3, r2
 800554a:	2b00      	cmp	r3, #0
 800554c:	f000 810a 	beq.w	8005764 <HAL_UART_IRQHandler+0x2a0>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8005550:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005554:	f003 0301 	and.w	r3, r3, #1
 8005558:	2b00      	cmp	r3, #0
 800555a:	d011      	beq.n	8005580 <HAL_UART_IRQHandler+0xbc>
 800555c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8005560:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005564:	2b00      	cmp	r3, #0
 8005566:	d00b      	beq.n	8005580 <HAL_UART_IRQHandler+0xbc>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8005568:	687b      	ldr	r3, [r7, #4]
 800556a:	681b      	ldr	r3, [r3, #0]
 800556c:	2201      	movs	r2, #1
 800556e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8005570:	687b      	ldr	r3, [r7, #4]
 8005572:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8005576:	f043 0201 	orr.w	r2, r3, #1
 800557a:	687b      	ldr	r3, [r7, #4]
 800557c:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8005580:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005584:	f003 0302 	and.w	r3, r3, #2
 8005588:	2b00      	cmp	r3, #0
 800558a:	d011      	beq.n	80055b0 <HAL_UART_IRQHandler+0xec>
 800558c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8005590:	f003 0301 	and.w	r3, r3, #1
 8005594:	2b00      	cmp	r3, #0
 8005596:	d00b      	beq.n	80055b0 <HAL_UART_IRQHandler+0xec>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8005598:	687b      	ldr	r3, [r7, #4]
 800559a:	681b      	ldr	r3, [r3, #0]
 800559c:	2202      	movs	r2, #2
 800559e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80055a0:	687b      	ldr	r3, [r7, #4]
 80055a2:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80055a6:	f043 0204 	orr.w	r2, r3, #4
 80055aa:	687b      	ldr	r3, [r7, #4]
 80055ac:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80055b0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80055b4:	f003 0304 	and.w	r3, r3, #4
 80055b8:	2b00      	cmp	r3, #0
 80055ba:	d011      	beq.n	80055e0 <HAL_UART_IRQHandler+0x11c>
 80055bc:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80055c0:	f003 0301 	and.w	r3, r3, #1
 80055c4:	2b00      	cmp	r3, #0
 80055c6:	d00b      	beq.n	80055e0 <HAL_UART_IRQHandler+0x11c>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 80055c8:	687b      	ldr	r3, [r7, #4]
 80055ca:	681b      	ldr	r3, [r3, #0]
 80055cc:	2204      	movs	r2, #4
 80055ce:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80055d0:	687b      	ldr	r3, [r7, #4]
 80055d2:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80055d6:	f043 0202 	orr.w	r2, r3, #2
 80055da:	687b      	ldr	r3, [r7, #4]
 80055dc:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 80055e0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80055e4:	f003 0308 	and.w	r3, r3, #8
 80055e8:	2b00      	cmp	r3, #0
 80055ea:	d017      	beq.n	800561c <HAL_UART_IRQHandler+0x158>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 80055ec:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80055f0:	f003 0320 	and.w	r3, r3, #32
 80055f4:	2b00      	cmp	r3, #0
 80055f6:	d105      	bne.n	8005604 <HAL_UART_IRQHandler+0x140>
            ((cr3its & USART_CR3_EIE) != 0U)))
 80055f8:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80055fc:	f003 0301 	and.w	r3, r3, #1
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8005600:	2b00      	cmp	r3, #0
 8005602:	d00b      	beq.n	800561c <HAL_UART_IRQHandler+0x158>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8005604:	687b      	ldr	r3, [r7, #4]
 8005606:	681b      	ldr	r3, [r3, #0]
 8005608:	2208      	movs	r2, #8
 800560a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800560c:	687b      	ldr	r3, [r7, #4]
 800560e:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8005612:	f043 0208 	orr.w	r2, r3, #8
 8005616:	687b      	ldr	r3, [r7, #4]
 8005618:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 800561c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005620:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8005624:	2b00      	cmp	r3, #0
 8005626:	d012      	beq.n	800564e <HAL_UART_IRQHandler+0x18a>
 8005628:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800562c:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8005630:	2b00      	cmp	r3, #0
 8005632:	d00c      	beq.n	800564e <HAL_UART_IRQHandler+0x18a>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8005634:	687b      	ldr	r3, [r7, #4]
 8005636:	681b      	ldr	r3, [r3, #0]
 8005638:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800563c:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 800563e:	687b      	ldr	r3, [r7, #4]
 8005640:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8005644:	f043 0220 	orr.w	r2, r3, #32
 8005648:	687b      	ldr	r3, [r7, #4]
 800564a:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800564e:	687b      	ldr	r3, [r7, #4]
 8005650:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8005654:	2b00      	cmp	r3, #0
 8005656:	f000 81f5 	beq.w	8005a44 <HAL_UART_IRQHandler+0x580>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE) != 0U)
 800565a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800565e:	f003 0320 	and.w	r3, r3, #32
 8005662:	2b00      	cmp	r3, #0
 8005664:	d00d      	beq.n	8005682 <HAL_UART_IRQHandler+0x1be>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8005666:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800566a:	f003 0320 	and.w	r3, r3, #32
 800566e:	2b00      	cmp	r3, #0
 8005670:	d007      	beq.n	8005682 <HAL_UART_IRQHandler+0x1be>
      {
        if (huart->RxISR != NULL)
 8005672:	687b      	ldr	r3, [r7, #4]
 8005674:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8005676:	2b00      	cmp	r3, #0
 8005678:	d003      	beq.n	8005682 <HAL_UART_IRQHandler+0x1be>
        {
          huart->RxISR(huart);
 800567a:	687b      	ldr	r3, [r7, #4]
 800567c:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800567e:	6878      	ldr	r0, [r7, #4]
 8005680:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 8005682:	687b      	ldr	r3, [r7, #4]
 8005684:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8005688:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800568c:	687b      	ldr	r3, [r7, #4]
 800568e:	681b      	ldr	r3, [r3, #0]
 8005690:	689b      	ldr	r3, [r3, #8]
 8005692:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005696:	2b40      	cmp	r3, #64	; 0x40
 8005698:	d005      	beq.n	80056a6 <HAL_UART_IRQHandler+0x1e2>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 800569a:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 800569e:	f003 0328 	and.w	r3, r3, #40	; 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 80056a2:	2b00      	cmp	r3, #0
 80056a4:	d04f      	beq.n	8005746 <HAL_UART_IRQHandler+0x282>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80056a6:	6878      	ldr	r0, [r7, #4]
 80056a8:	f000 febc 	bl	8006424 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80056ac:	687b      	ldr	r3, [r7, #4]
 80056ae:	681b      	ldr	r3, [r3, #0]
 80056b0:	689b      	ldr	r3, [r3, #8]
 80056b2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80056b6:	2b40      	cmp	r3, #64	; 0x40
 80056b8:	d141      	bne.n	800573e <HAL_UART_IRQHandler+0x27a>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80056ba:	687b      	ldr	r3, [r7, #4]
 80056bc:	681b      	ldr	r3, [r3, #0]
 80056be:	3308      	adds	r3, #8
 80056c0:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80056c4:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 80056c8:	e853 3f00 	ldrex	r3, [r3]
 80056cc:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 80056d0:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 80056d4:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80056d8:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 80056dc:	687b      	ldr	r3, [r7, #4]
 80056de:	681b      	ldr	r3, [r3, #0]
 80056e0:	3308      	adds	r3, #8
 80056e2:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 80056e6:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 80056ea:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80056ee:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 80056f2:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 80056f6:	e841 2300 	strex	r3, r2, [r1]
 80056fa:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 80056fe:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8005702:	2b00      	cmp	r3, #0
 8005704:	d1d9      	bne.n	80056ba <HAL_UART_IRQHandler+0x1f6>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8005706:	687b      	ldr	r3, [r7, #4]
 8005708:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800570a:	2b00      	cmp	r3, #0
 800570c:	d013      	beq.n	8005736 <HAL_UART_IRQHandler+0x272>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800570e:	687b      	ldr	r3, [r7, #4]
 8005710:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005712:	4a13      	ldr	r2, [pc, #76]	; (8005760 <HAL_UART_IRQHandler+0x29c>)
 8005714:	651a      	str	r2, [r3, #80]	; 0x50

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8005716:	687b      	ldr	r3, [r7, #4]
 8005718:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800571a:	4618      	mov	r0, r3
 800571c:	f7fc ff1d 	bl	800255a <HAL_DMA_Abort_IT>
 8005720:	4603      	mov	r3, r0
 8005722:	2b00      	cmp	r3, #0
 8005724:	d017      	beq.n	8005756 <HAL_UART_IRQHandler+0x292>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8005726:	687b      	ldr	r3, [r7, #4]
 8005728:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800572a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800572c:	687a      	ldr	r2, [r7, #4]
 800572e:	6f12      	ldr	r2, [r2, #112]	; 0x70
 8005730:	4610      	mov	r0, r2
 8005732:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005734:	e00f      	b.n	8005756 <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8005736:	6878      	ldr	r0, [r7, #4]
 8005738:	f000 f998 	bl	8005a6c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800573c:	e00b      	b.n	8005756 <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800573e:	6878      	ldr	r0, [r7, #4]
 8005740:	f000 f994 	bl	8005a6c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005744:	e007      	b.n	8005756 <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8005746:	6878      	ldr	r0, [r7, #4]
 8005748:	f000 f990 	bl	8005a6c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800574c:	687b      	ldr	r3, [r7, #4]
 800574e:	2200      	movs	r2, #0
 8005750:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
      }
    }
    return;
 8005754:	e176      	b.n	8005a44 <HAL_UART_IRQHandler+0x580>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005756:	bf00      	nop
    return;
 8005758:	e174      	b.n	8005a44 <HAL_UART_IRQHandler+0x580>
 800575a:	bf00      	nop
 800575c:	04000120 	.word	0x04000120
 8005760:	080064eb 	.word	0x080064eb

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005764:	687b      	ldr	r3, [r7, #4]
 8005766:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005768:	2b01      	cmp	r3, #1
 800576a:	f040 8144 	bne.w	80059f6 <HAL_UART_IRQHandler+0x532>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 800576e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005772:	f003 0310 	and.w	r3, r3, #16
 8005776:	2b00      	cmp	r3, #0
 8005778:	f000 813d 	beq.w	80059f6 <HAL_UART_IRQHandler+0x532>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 800577c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8005780:	f003 0310 	and.w	r3, r3, #16
 8005784:	2b00      	cmp	r3, #0
 8005786:	f000 8136 	beq.w	80059f6 <HAL_UART_IRQHandler+0x532>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800578a:	687b      	ldr	r3, [r7, #4]
 800578c:	681b      	ldr	r3, [r3, #0]
 800578e:	2210      	movs	r2, #16
 8005790:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005792:	687b      	ldr	r3, [r7, #4]
 8005794:	681b      	ldr	r3, [r3, #0]
 8005796:	689b      	ldr	r3, [r3, #8]
 8005798:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800579c:	2b40      	cmp	r3, #64	; 0x40
 800579e:	f040 80b2 	bne.w	8005906 <HAL_UART_IRQHandler+0x442>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 80057a2:	687b      	ldr	r3, [r7, #4]
 80057a4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80057a6:	681b      	ldr	r3, [r3, #0]
 80057a8:	685b      	ldr	r3, [r3, #4]
 80057aa:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 80057ae:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 80057b2:	2b00      	cmp	r3, #0
 80057b4:	f000 8148 	beq.w	8005a48 <HAL_UART_IRQHandler+0x584>
          && (nb_remaining_rx_data < huart->RxXferSize))
 80057b8:	687b      	ldr	r3, [r7, #4]
 80057ba:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 80057be:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 80057c2:	429a      	cmp	r2, r3
 80057c4:	f080 8140 	bcs.w	8005a48 <HAL_UART_IRQHandler+0x584>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 80057c8:	687b      	ldr	r3, [r7, #4]
 80057ca:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 80057ce:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 80057d2:	687b      	ldr	r3, [r7, #4]
 80057d4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80057d6:	69db      	ldr	r3, [r3, #28]
 80057d8:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80057dc:	f000 8085 	beq.w	80058ea <HAL_UART_IRQHandler+0x426>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80057e0:	687b      	ldr	r3, [r7, #4]
 80057e2:	681b      	ldr	r3, [r3, #0]
 80057e4:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80057e8:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 80057ec:	e853 3f00 	ldrex	r3, [r3]
 80057f0:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 80057f4:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 80057f8:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80057fc:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8005800:	687b      	ldr	r3, [r7, #4]
 8005802:	681b      	ldr	r3, [r3, #0]
 8005804:	461a      	mov	r2, r3
 8005806:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 800580a:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 800580e:	f8c7 2090 	str.w	r2, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005812:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 8005816:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 800581a:	e841 2300 	strex	r3, r2, [r1]
 800581e:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 8005822:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8005826:	2b00      	cmp	r3, #0
 8005828:	d1da      	bne.n	80057e0 <HAL_UART_IRQHandler+0x31c>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800582a:	687b      	ldr	r3, [r7, #4]
 800582c:	681b      	ldr	r3, [r3, #0]
 800582e:	3308      	adds	r3, #8
 8005830:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005832:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8005834:	e853 3f00 	ldrex	r3, [r3]
 8005838:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 800583a:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800583c:	f023 0301 	bic.w	r3, r3, #1
 8005840:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8005844:	687b      	ldr	r3, [r7, #4]
 8005846:	681b      	ldr	r3, [r3, #0]
 8005848:	3308      	adds	r3, #8
 800584a:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 800584e:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 8005852:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005854:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 8005856:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 800585a:	e841 2300 	strex	r3, r2, [r1]
 800585e:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 8005860:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8005862:	2b00      	cmp	r3, #0
 8005864:	d1e1      	bne.n	800582a <HAL_UART_IRQHandler+0x366>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8005866:	687b      	ldr	r3, [r7, #4]
 8005868:	681b      	ldr	r3, [r3, #0]
 800586a:	3308      	adds	r3, #8
 800586c:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800586e:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8005870:	e853 3f00 	ldrex	r3, [r3]
 8005874:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 8005876:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8005878:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800587c:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8005880:	687b      	ldr	r3, [r7, #4]
 8005882:	681b      	ldr	r3, [r3, #0]
 8005884:	3308      	adds	r3, #8
 8005886:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 800588a:	66fa      	str	r2, [r7, #108]	; 0x6c
 800588c:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800588e:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 8005890:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8005892:	e841 2300 	strex	r3, r2, [r1]
 8005896:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 8005898:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800589a:	2b00      	cmp	r3, #0
 800589c:	d1e3      	bne.n	8005866 <HAL_UART_IRQHandler+0x3a2>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800589e:	687b      	ldr	r3, [r7, #4]
 80058a0:	2220      	movs	r2, #32
 80058a2:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80058a4:	687b      	ldr	r3, [r7, #4]
 80058a6:	2200      	movs	r2, #0
 80058a8:	661a      	str	r2, [r3, #96]	; 0x60

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80058aa:	687b      	ldr	r3, [r7, #4]
 80058ac:	681b      	ldr	r3, [r3, #0]
 80058ae:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80058b0:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80058b2:	e853 3f00 	ldrex	r3, [r3]
 80058b6:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 80058b8:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80058ba:	f023 0310 	bic.w	r3, r3, #16
 80058be:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 80058c2:	687b      	ldr	r3, [r7, #4]
 80058c4:	681b      	ldr	r3, [r3, #0]
 80058c6:	461a      	mov	r2, r3
 80058c8:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 80058cc:	65bb      	str	r3, [r7, #88]	; 0x58
 80058ce:	657a      	str	r2, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80058d0:	6d79      	ldr	r1, [r7, #84]	; 0x54
 80058d2:	6dba      	ldr	r2, [r7, #88]	; 0x58
 80058d4:	e841 2300 	strex	r3, r2, [r1]
 80058d8:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 80058da:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80058dc:	2b00      	cmp	r3, #0
 80058de:	d1e4      	bne.n	80058aa <HAL_UART_IRQHandler+0x3e6>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 80058e0:	687b      	ldr	r3, [r7, #4]
 80058e2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80058e4:	4618      	mov	r0, r3
 80058e6:	f7fc fdc8 	bl	800247a <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 80058ea:	687b      	ldr	r3, [r7, #4]
 80058ec:	f8b3 2058 	ldrh.w	r2, [r3, #88]	; 0x58
 80058f0:	687b      	ldr	r3, [r7, #4]
 80058f2:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 80058f6:	b29b      	uxth	r3, r3
 80058f8:	1ad3      	subs	r3, r2, r3
 80058fa:	b29b      	uxth	r3, r3
 80058fc:	4619      	mov	r1, r3
 80058fe:	6878      	ldr	r0, [r7, #4]
 8005900:	f000 f8be 	bl	8005a80 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8005904:	e0a0      	b.n	8005a48 <HAL_UART_IRQHandler+0x584>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8005906:	687b      	ldr	r3, [r7, #4]
 8005908:	f8b3 2058 	ldrh.w	r2, [r3, #88]	; 0x58
 800590c:	687b      	ldr	r3, [r7, #4]
 800590e:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8005912:	b29b      	uxth	r3, r3
 8005914:	1ad3      	subs	r3, r2, r3
 8005916:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 800591a:	687b      	ldr	r3, [r7, #4]
 800591c:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8005920:	b29b      	uxth	r3, r3
 8005922:	2b00      	cmp	r3, #0
 8005924:	f000 8092 	beq.w	8005a4c <HAL_UART_IRQHandler+0x588>
          && (nb_rx_data > 0U))
 8005928:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 800592c:	2b00      	cmp	r3, #0
 800592e:	f000 808d 	beq.w	8005a4c <HAL_UART_IRQHandler+0x588>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005932:	687b      	ldr	r3, [r7, #4]
 8005934:	681b      	ldr	r3, [r3, #0]
 8005936:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005938:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800593a:	e853 3f00 	ldrex	r3, [r3]
 800593e:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8005940:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005942:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8005946:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 800594a:	687b      	ldr	r3, [r7, #4]
 800594c:	681b      	ldr	r3, [r3, #0]
 800594e:	461a      	mov	r2, r3
 8005950:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 8005954:	647b      	str	r3, [r7, #68]	; 0x44
 8005956:	643a      	str	r2, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005958:	6c39      	ldr	r1, [r7, #64]	; 0x40
 800595a:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800595c:	e841 2300 	strex	r3, r2, [r1]
 8005960:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8005962:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005964:	2b00      	cmp	r3, #0
 8005966:	d1e4      	bne.n	8005932 <HAL_UART_IRQHandler+0x46e>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005968:	687b      	ldr	r3, [r7, #4]
 800596a:	681b      	ldr	r3, [r3, #0]
 800596c:	3308      	adds	r3, #8
 800596e:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005970:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005972:	e853 3f00 	ldrex	r3, [r3]
 8005976:	623b      	str	r3, [r7, #32]
   return(result);
 8005978:	6a3b      	ldr	r3, [r7, #32]
 800597a:	f023 0301 	bic.w	r3, r3, #1
 800597e:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 8005982:	687b      	ldr	r3, [r7, #4]
 8005984:	681b      	ldr	r3, [r3, #0]
 8005986:	3308      	adds	r3, #8
 8005988:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 800598c:	633a      	str	r2, [r7, #48]	; 0x30
 800598e:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005990:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8005992:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8005994:	e841 2300 	strex	r3, r2, [r1]
 8005998:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 800599a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800599c:	2b00      	cmp	r3, #0
 800599e:	d1e3      	bne.n	8005968 <HAL_UART_IRQHandler+0x4a4>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 80059a0:	687b      	ldr	r3, [r7, #4]
 80059a2:	2220      	movs	r2, #32
 80059a4:	67da      	str	r2, [r3, #124]	; 0x7c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80059a6:	687b      	ldr	r3, [r7, #4]
 80059a8:	2200      	movs	r2, #0
 80059aa:	661a      	str	r2, [r3, #96]	; 0x60

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 80059ac:	687b      	ldr	r3, [r7, #4]
 80059ae:	2200      	movs	r2, #0
 80059b0:	665a      	str	r2, [r3, #100]	; 0x64

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80059b2:	687b      	ldr	r3, [r7, #4]
 80059b4:	681b      	ldr	r3, [r3, #0]
 80059b6:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80059b8:	693b      	ldr	r3, [r7, #16]
 80059ba:	e853 3f00 	ldrex	r3, [r3]
 80059be:	60fb      	str	r3, [r7, #12]
   return(result);
 80059c0:	68fb      	ldr	r3, [r7, #12]
 80059c2:	f023 0310 	bic.w	r3, r3, #16
 80059c6:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 80059ca:	687b      	ldr	r3, [r7, #4]
 80059cc:	681b      	ldr	r3, [r3, #0]
 80059ce:	461a      	mov	r2, r3
 80059d0:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 80059d4:	61fb      	str	r3, [r7, #28]
 80059d6:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80059d8:	69b9      	ldr	r1, [r7, #24]
 80059da:	69fa      	ldr	r2, [r7, #28]
 80059dc:	e841 2300 	strex	r3, r2, [r1]
 80059e0:	617b      	str	r3, [r7, #20]
   return(result);
 80059e2:	697b      	ldr	r3, [r7, #20]
 80059e4:	2b00      	cmp	r3, #0
 80059e6:	d1e4      	bne.n	80059b2 <HAL_UART_IRQHandler+0x4ee>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 80059e8:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 80059ec:	4619      	mov	r1, r3
 80059ee:	6878      	ldr	r0, [r7, #4]
 80059f0:	f000 f846 	bl	8005a80 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 80059f4:	e02a      	b.n	8005a4c <HAL_UART_IRQHandler+0x588>
  }
#endif /* USART_CR3_WUFIE */
#endif /* USART_CR1_UESM */

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE) != 0U)
 80059f6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80059fa:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80059fe:	2b00      	cmp	r3, #0
 8005a00:	d00e      	beq.n	8005a20 <HAL_UART_IRQHandler+0x55c>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 8005a02:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8005a06:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005a0a:	2b00      	cmp	r3, #0
 8005a0c:	d008      	beq.n	8005a20 <HAL_UART_IRQHandler+0x55c>
  {
    if (huart->TxISR != NULL)
 8005a0e:	687b      	ldr	r3, [r7, #4]
 8005a10:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8005a12:	2b00      	cmp	r3, #0
 8005a14:	d01c      	beq.n	8005a50 <HAL_UART_IRQHandler+0x58c>
    {
      huart->TxISR(huart);
 8005a16:	687b      	ldr	r3, [r7, #4]
 8005a18:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8005a1a:	6878      	ldr	r0, [r7, #4]
 8005a1c:	4798      	blx	r3
    }
    return;
 8005a1e:	e017      	b.n	8005a50 <HAL_UART_IRQHandler+0x58c>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8005a20:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005a24:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005a28:	2b00      	cmp	r3, #0
 8005a2a:	d012      	beq.n	8005a52 <HAL_UART_IRQHandler+0x58e>
 8005a2c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8005a30:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005a34:	2b00      	cmp	r3, #0
 8005a36:	d00c      	beq.n	8005a52 <HAL_UART_IRQHandler+0x58e>
  {
    UART_EndTransmit_IT(huart);
 8005a38:	6878      	ldr	r0, [r7, #4]
 8005a3a:	f000 fd6c 	bl	8006516 <UART_EndTransmit_IT>
    return;
 8005a3e:	e008      	b.n	8005a52 <HAL_UART_IRQHandler+0x58e>
      return;
 8005a40:	bf00      	nop
 8005a42:	e006      	b.n	8005a52 <HAL_UART_IRQHandler+0x58e>
    return;
 8005a44:	bf00      	nop
 8005a46:	e004      	b.n	8005a52 <HAL_UART_IRQHandler+0x58e>
      return;
 8005a48:	bf00      	nop
 8005a4a:	e002      	b.n	8005a52 <HAL_UART_IRQHandler+0x58e>
      return;
 8005a4c:	bf00      	nop
 8005a4e:	e000      	b.n	8005a52 <HAL_UART_IRQHandler+0x58e>
    return;
 8005a50:	bf00      	nop
  }

}
 8005a52:	37e8      	adds	r7, #232	; 0xe8
 8005a54:	46bd      	mov	sp, r7
 8005a56:	bd80      	pop	{r7, pc}

08005a58 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8005a58:	b480      	push	{r7}
 8005a5a:	b083      	sub	sp, #12
 8005a5c:	af00      	add	r7, sp, #0
 8005a5e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 8005a60:	bf00      	nop
 8005a62:	370c      	adds	r7, #12
 8005a64:	46bd      	mov	sp, r7
 8005a66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a6a:	4770      	bx	lr

08005a6c <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8005a6c:	b480      	push	{r7}
 8005a6e:	b083      	sub	sp, #12
 8005a70:	af00      	add	r7, sp, #0
 8005a72:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8005a74:	bf00      	nop
 8005a76:	370c      	adds	r7, #12
 8005a78:	46bd      	mov	sp, r7
 8005a7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a7e:	4770      	bx	lr

08005a80 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8005a80:	b480      	push	{r7}
 8005a82:	b083      	sub	sp, #12
 8005a84:	af00      	add	r7, sp, #0
 8005a86:	6078      	str	r0, [r7, #4]
 8005a88:	460b      	mov	r3, r1
 8005a8a:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8005a8c:	bf00      	nop
 8005a8e:	370c      	adds	r7, #12
 8005a90:	46bd      	mov	sp, r7
 8005a92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a96:	4770      	bx	lr

08005a98 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8005a98:	b580      	push	{r7, lr}
 8005a9a:	b088      	sub	sp, #32
 8005a9c:	af00      	add	r7, sp, #0
 8005a9e:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8005aa0:	2300      	movs	r3, #0
 8005aa2:	77bb      	strb	r3, [r7, #30]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8005aa4:	687b      	ldr	r3, [r7, #4]
 8005aa6:	689a      	ldr	r2, [r3, #8]
 8005aa8:	687b      	ldr	r3, [r7, #4]
 8005aaa:	691b      	ldr	r3, [r3, #16]
 8005aac:	431a      	orrs	r2, r3
 8005aae:	687b      	ldr	r3, [r7, #4]
 8005ab0:	695b      	ldr	r3, [r3, #20]
 8005ab2:	431a      	orrs	r2, r3
 8005ab4:	687b      	ldr	r3, [r7, #4]
 8005ab6:	69db      	ldr	r3, [r3, #28]
 8005ab8:	4313      	orrs	r3, r2
 8005aba:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8005abc:	687b      	ldr	r3, [r7, #4]
 8005abe:	681b      	ldr	r3, [r3, #0]
 8005ac0:	681a      	ldr	r2, [r3, #0]
 8005ac2:	4ba7      	ldr	r3, [pc, #668]	; (8005d60 <UART_SetConfig+0x2c8>)
 8005ac4:	4013      	ands	r3, r2
 8005ac6:	687a      	ldr	r2, [r7, #4]
 8005ac8:	6812      	ldr	r2, [r2, #0]
 8005aca:	6979      	ldr	r1, [r7, #20]
 8005acc:	430b      	orrs	r3, r1
 8005ace:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8005ad0:	687b      	ldr	r3, [r7, #4]
 8005ad2:	681b      	ldr	r3, [r3, #0]
 8005ad4:	685b      	ldr	r3, [r3, #4]
 8005ad6:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8005ada:	687b      	ldr	r3, [r7, #4]
 8005adc:	68da      	ldr	r2, [r3, #12]
 8005ade:	687b      	ldr	r3, [r7, #4]
 8005ae0:	681b      	ldr	r3, [r3, #0]
 8005ae2:	430a      	orrs	r2, r1
 8005ae4:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8005ae6:	687b      	ldr	r3, [r7, #4]
 8005ae8:	699b      	ldr	r3, [r3, #24]
 8005aea:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 8005aec:	687b      	ldr	r3, [r7, #4]
 8005aee:	6a1b      	ldr	r3, [r3, #32]
 8005af0:	697a      	ldr	r2, [r7, #20]
 8005af2:	4313      	orrs	r3, r2
 8005af4:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8005af6:	687b      	ldr	r3, [r7, #4]
 8005af8:	681b      	ldr	r3, [r3, #0]
 8005afa:	689b      	ldr	r3, [r3, #8]
 8005afc:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 8005b00:	687b      	ldr	r3, [r7, #4]
 8005b02:	681b      	ldr	r3, [r3, #0]
 8005b04:	697a      	ldr	r2, [r7, #20]
 8005b06:	430a      	orrs	r2, r1
 8005b08:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8005b0a:	687b      	ldr	r3, [r7, #4]
 8005b0c:	681b      	ldr	r3, [r3, #0]
 8005b0e:	4a95      	ldr	r2, [pc, #596]	; (8005d64 <UART_SetConfig+0x2cc>)
 8005b10:	4293      	cmp	r3, r2
 8005b12:	d120      	bne.n	8005b56 <UART_SetConfig+0xbe>
 8005b14:	4b94      	ldr	r3, [pc, #592]	; (8005d68 <UART_SetConfig+0x2d0>)
 8005b16:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005b1a:	f003 0303 	and.w	r3, r3, #3
 8005b1e:	2b03      	cmp	r3, #3
 8005b20:	d816      	bhi.n	8005b50 <UART_SetConfig+0xb8>
 8005b22:	a201      	add	r2, pc, #4	; (adr r2, 8005b28 <UART_SetConfig+0x90>)
 8005b24:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005b28:	08005b39 	.word	0x08005b39
 8005b2c:	08005b45 	.word	0x08005b45
 8005b30:	08005b3f 	.word	0x08005b3f
 8005b34:	08005b4b 	.word	0x08005b4b
 8005b38:	2301      	movs	r3, #1
 8005b3a:	77fb      	strb	r3, [r7, #31]
 8005b3c:	e14f      	b.n	8005dde <UART_SetConfig+0x346>
 8005b3e:	2302      	movs	r3, #2
 8005b40:	77fb      	strb	r3, [r7, #31]
 8005b42:	e14c      	b.n	8005dde <UART_SetConfig+0x346>
 8005b44:	2304      	movs	r3, #4
 8005b46:	77fb      	strb	r3, [r7, #31]
 8005b48:	e149      	b.n	8005dde <UART_SetConfig+0x346>
 8005b4a:	2308      	movs	r3, #8
 8005b4c:	77fb      	strb	r3, [r7, #31]
 8005b4e:	e146      	b.n	8005dde <UART_SetConfig+0x346>
 8005b50:	2310      	movs	r3, #16
 8005b52:	77fb      	strb	r3, [r7, #31]
 8005b54:	e143      	b.n	8005dde <UART_SetConfig+0x346>
 8005b56:	687b      	ldr	r3, [r7, #4]
 8005b58:	681b      	ldr	r3, [r3, #0]
 8005b5a:	4a84      	ldr	r2, [pc, #528]	; (8005d6c <UART_SetConfig+0x2d4>)
 8005b5c:	4293      	cmp	r3, r2
 8005b5e:	d132      	bne.n	8005bc6 <UART_SetConfig+0x12e>
 8005b60:	4b81      	ldr	r3, [pc, #516]	; (8005d68 <UART_SetConfig+0x2d0>)
 8005b62:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005b66:	f003 030c 	and.w	r3, r3, #12
 8005b6a:	2b0c      	cmp	r3, #12
 8005b6c:	d828      	bhi.n	8005bc0 <UART_SetConfig+0x128>
 8005b6e:	a201      	add	r2, pc, #4	; (adr r2, 8005b74 <UART_SetConfig+0xdc>)
 8005b70:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005b74:	08005ba9 	.word	0x08005ba9
 8005b78:	08005bc1 	.word	0x08005bc1
 8005b7c:	08005bc1 	.word	0x08005bc1
 8005b80:	08005bc1 	.word	0x08005bc1
 8005b84:	08005bb5 	.word	0x08005bb5
 8005b88:	08005bc1 	.word	0x08005bc1
 8005b8c:	08005bc1 	.word	0x08005bc1
 8005b90:	08005bc1 	.word	0x08005bc1
 8005b94:	08005baf 	.word	0x08005baf
 8005b98:	08005bc1 	.word	0x08005bc1
 8005b9c:	08005bc1 	.word	0x08005bc1
 8005ba0:	08005bc1 	.word	0x08005bc1
 8005ba4:	08005bbb 	.word	0x08005bbb
 8005ba8:	2300      	movs	r3, #0
 8005baa:	77fb      	strb	r3, [r7, #31]
 8005bac:	e117      	b.n	8005dde <UART_SetConfig+0x346>
 8005bae:	2302      	movs	r3, #2
 8005bb0:	77fb      	strb	r3, [r7, #31]
 8005bb2:	e114      	b.n	8005dde <UART_SetConfig+0x346>
 8005bb4:	2304      	movs	r3, #4
 8005bb6:	77fb      	strb	r3, [r7, #31]
 8005bb8:	e111      	b.n	8005dde <UART_SetConfig+0x346>
 8005bba:	2308      	movs	r3, #8
 8005bbc:	77fb      	strb	r3, [r7, #31]
 8005bbe:	e10e      	b.n	8005dde <UART_SetConfig+0x346>
 8005bc0:	2310      	movs	r3, #16
 8005bc2:	77fb      	strb	r3, [r7, #31]
 8005bc4:	e10b      	b.n	8005dde <UART_SetConfig+0x346>
 8005bc6:	687b      	ldr	r3, [r7, #4]
 8005bc8:	681b      	ldr	r3, [r3, #0]
 8005bca:	4a69      	ldr	r2, [pc, #420]	; (8005d70 <UART_SetConfig+0x2d8>)
 8005bcc:	4293      	cmp	r3, r2
 8005bce:	d120      	bne.n	8005c12 <UART_SetConfig+0x17a>
 8005bd0:	4b65      	ldr	r3, [pc, #404]	; (8005d68 <UART_SetConfig+0x2d0>)
 8005bd2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005bd6:	f003 0330 	and.w	r3, r3, #48	; 0x30
 8005bda:	2b30      	cmp	r3, #48	; 0x30
 8005bdc:	d013      	beq.n	8005c06 <UART_SetConfig+0x16e>
 8005bde:	2b30      	cmp	r3, #48	; 0x30
 8005be0:	d814      	bhi.n	8005c0c <UART_SetConfig+0x174>
 8005be2:	2b20      	cmp	r3, #32
 8005be4:	d009      	beq.n	8005bfa <UART_SetConfig+0x162>
 8005be6:	2b20      	cmp	r3, #32
 8005be8:	d810      	bhi.n	8005c0c <UART_SetConfig+0x174>
 8005bea:	2b00      	cmp	r3, #0
 8005bec:	d002      	beq.n	8005bf4 <UART_SetConfig+0x15c>
 8005bee:	2b10      	cmp	r3, #16
 8005bf0:	d006      	beq.n	8005c00 <UART_SetConfig+0x168>
 8005bf2:	e00b      	b.n	8005c0c <UART_SetConfig+0x174>
 8005bf4:	2300      	movs	r3, #0
 8005bf6:	77fb      	strb	r3, [r7, #31]
 8005bf8:	e0f1      	b.n	8005dde <UART_SetConfig+0x346>
 8005bfa:	2302      	movs	r3, #2
 8005bfc:	77fb      	strb	r3, [r7, #31]
 8005bfe:	e0ee      	b.n	8005dde <UART_SetConfig+0x346>
 8005c00:	2304      	movs	r3, #4
 8005c02:	77fb      	strb	r3, [r7, #31]
 8005c04:	e0eb      	b.n	8005dde <UART_SetConfig+0x346>
 8005c06:	2308      	movs	r3, #8
 8005c08:	77fb      	strb	r3, [r7, #31]
 8005c0a:	e0e8      	b.n	8005dde <UART_SetConfig+0x346>
 8005c0c:	2310      	movs	r3, #16
 8005c0e:	77fb      	strb	r3, [r7, #31]
 8005c10:	e0e5      	b.n	8005dde <UART_SetConfig+0x346>
 8005c12:	687b      	ldr	r3, [r7, #4]
 8005c14:	681b      	ldr	r3, [r3, #0]
 8005c16:	4a57      	ldr	r2, [pc, #348]	; (8005d74 <UART_SetConfig+0x2dc>)
 8005c18:	4293      	cmp	r3, r2
 8005c1a:	d120      	bne.n	8005c5e <UART_SetConfig+0x1c6>
 8005c1c:	4b52      	ldr	r3, [pc, #328]	; (8005d68 <UART_SetConfig+0x2d0>)
 8005c1e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005c22:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 8005c26:	2bc0      	cmp	r3, #192	; 0xc0
 8005c28:	d013      	beq.n	8005c52 <UART_SetConfig+0x1ba>
 8005c2a:	2bc0      	cmp	r3, #192	; 0xc0
 8005c2c:	d814      	bhi.n	8005c58 <UART_SetConfig+0x1c0>
 8005c2e:	2b80      	cmp	r3, #128	; 0x80
 8005c30:	d009      	beq.n	8005c46 <UART_SetConfig+0x1ae>
 8005c32:	2b80      	cmp	r3, #128	; 0x80
 8005c34:	d810      	bhi.n	8005c58 <UART_SetConfig+0x1c0>
 8005c36:	2b00      	cmp	r3, #0
 8005c38:	d002      	beq.n	8005c40 <UART_SetConfig+0x1a8>
 8005c3a:	2b40      	cmp	r3, #64	; 0x40
 8005c3c:	d006      	beq.n	8005c4c <UART_SetConfig+0x1b4>
 8005c3e:	e00b      	b.n	8005c58 <UART_SetConfig+0x1c0>
 8005c40:	2300      	movs	r3, #0
 8005c42:	77fb      	strb	r3, [r7, #31]
 8005c44:	e0cb      	b.n	8005dde <UART_SetConfig+0x346>
 8005c46:	2302      	movs	r3, #2
 8005c48:	77fb      	strb	r3, [r7, #31]
 8005c4a:	e0c8      	b.n	8005dde <UART_SetConfig+0x346>
 8005c4c:	2304      	movs	r3, #4
 8005c4e:	77fb      	strb	r3, [r7, #31]
 8005c50:	e0c5      	b.n	8005dde <UART_SetConfig+0x346>
 8005c52:	2308      	movs	r3, #8
 8005c54:	77fb      	strb	r3, [r7, #31]
 8005c56:	e0c2      	b.n	8005dde <UART_SetConfig+0x346>
 8005c58:	2310      	movs	r3, #16
 8005c5a:	77fb      	strb	r3, [r7, #31]
 8005c5c:	e0bf      	b.n	8005dde <UART_SetConfig+0x346>
 8005c5e:	687b      	ldr	r3, [r7, #4]
 8005c60:	681b      	ldr	r3, [r3, #0]
 8005c62:	4a45      	ldr	r2, [pc, #276]	; (8005d78 <UART_SetConfig+0x2e0>)
 8005c64:	4293      	cmp	r3, r2
 8005c66:	d125      	bne.n	8005cb4 <UART_SetConfig+0x21c>
 8005c68:	4b3f      	ldr	r3, [pc, #252]	; (8005d68 <UART_SetConfig+0x2d0>)
 8005c6a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005c6e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005c72:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8005c76:	d017      	beq.n	8005ca8 <UART_SetConfig+0x210>
 8005c78:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8005c7c:	d817      	bhi.n	8005cae <UART_SetConfig+0x216>
 8005c7e:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8005c82:	d00b      	beq.n	8005c9c <UART_SetConfig+0x204>
 8005c84:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8005c88:	d811      	bhi.n	8005cae <UART_SetConfig+0x216>
 8005c8a:	2b00      	cmp	r3, #0
 8005c8c:	d003      	beq.n	8005c96 <UART_SetConfig+0x1fe>
 8005c8e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8005c92:	d006      	beq.n	8005ca2 <UART_SetConfig+0x20a>
 8005c94:	e00b      	b.n	8005cae <UART_SetConfig+0x216>
 8005c96:	2300      	movs	r3, #0
 8005c98:	77fb      	strb	r3, [r7, #31]
 8005c9a:	e0a0      	b.n	8005dde <UART_SetConfig+0x346>
 8005c9c:	2302      	movs	r3, #2
 8005c9e:	77fb      	strb	r3, [r7, #31]
 8005ca0:	e09d      	b.n	8005dde <UART_SetConfig+0x346>
 8005ca2:	2304      	movs	r3, #4
 8005ca4:	77fb      	strb	r3, [r7, #31]
 8005ca6:	e09a      	b.n	8005dde <UART_SetConfig+0x346>
 8005ca8:	2308      	movs	r3, #8
 8005caa:	77fb      	strb	r3, [r7, #31]
 8005cac:	e097      	b.n	8005dde <UART_SetConfig+0x346>
 8005cae:	2310      	movs	r3, #16
 8005cb0:	77fb      	strb	r3, [r7, #31]
 8005cb2:	e094      	b.n	8005dde <UART_SetConfig+0x346>
 8005cb4:	687b      	ldr	r3, [r7, #4]
 8005cb6:	681b      	ldr	r3, [r3, #0]
 8005cb8:	4a30      	ldr	r2, [pc, #192]	; (8005d7c <UART_SetConfig+0x2e4>)
 8005cba:	4293      	cmp	r3, r2
 8005cbc:	d125      	bne.n	8005d0a <UART_SetConfig+0x272>
 8005cbe:	4b2a      	ldr	r3, [pc, #168]	; (8005d68 <UART_SetConfig+0x2d0>)
 8005cc0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005cc4:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8005cc8:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8005ccc:	d017      	beq.n	8005cfe <UART_SetConfig+0x266>
 8005cce:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8005cd2:	d817      	bhi.n	8005d04 <UART_SetConfig+0x26c>
 8005cd4:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8005cd8:	d00b      	beq.n	8005cf2 <UART_SetConfig+0x25a>
 8005cda:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8005cde:	d811      	bhi.n	8005d04 <UART_SetConfig+0x26c>
 8005ce0:	2b00      	cmp	r3, #0
 8005ce2:	d003      	beq.n	8005cec <UART_SetConfig+0x254>
 8005ce4:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005ce8:	d006      	beq.n	8005cf8 <UART_SetConfig+0x260>
 8005cea:	e00b      	b.n	8005d04 <UART_SetConfig+0x26c>
 8005cec:	2301      	movs	r3, #1
 8005cee:	77fb      	strb	r3, [r7, #31]
 8005cf0:	e075      	b.n	8005dde <UART_SetConfig+0x346>
 8005cf2:	2302      	movs	r3, #2
 8005cf4:	77fb      	strb	r3, [r7, #31]
 8005cf6:	e072      	b.n	8005dde <UART_SetConfig+0x346>
 8005cf8:	2304      	movs	r3, #4
 8005cfa:	77fb      	strb	r3, [r7, #31]
 8005cfc:	e06f      	b.n	8005dde <UART_SetConfig+0x346>
 8005cfe:	2308      	movs	r3, #8
 8005d00:	77fb      	strb	r3, [r7, #31]
 8005d02:	e06c      	b.n	8005dde <UART_SetConfig+0x346>
 8005d04:	2310      	movs	r3, #16
 8005d06:	77fb      	strb	r3, [r7, #31]
 8005d08:	e069      	b.n	8005dde <UART_SetConfig+0x346>
 8005d0a:	687b      	ldr	r3, [r7, #4]
 8005d0c:	681b      	ldr	r3, [r3, #0]
 8005d0e:	4a1c      	ldr	r2, [pc, #112]	; (8005d80 <UART_SetConfig+0x2e8>)
 8005d10:	4293      	cmp	r3, r2
 8005d12:	d137      	bne.n	8005d84 <UART_SetConfig+0x2ec>
 8005d14:	4b14      	ldr	r3, [pc, #80]	; (8005d68 <UART_SetConfig+0x2d0>)
 8005d16:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005d1a:	f403 5340 	and.w	r3, r3, #12288	; 0x3000
 8005d1e:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 8005d22:	d017      	beq.n	8005d54 <UART_SetConfig+0x2bc>
 8005d24:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 8005d28:	d817      	bhi.n	8005d5a <UART_SetConfig+0x2c2>
 8005d2a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005d2e:	d00b      	beq.n	8005d48 <UART_SetConfig+0x2b0>
 8005d30:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005d34:	d811      	bhi.n	8005d5a <UART_SetConfig+0x2c2>
 8005d36:	2b00      	cmp	r3, #0
 8005d38:	d003      	beq.n	8005d42 <UART_SetConfig+0x2aa>
 8005d3a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005d3e:	d006      	beq.n	8005d4e <UART_SetConfig+0x2b6>
 8005d40:	e00b      	b.n	8005d5a <UART_SetConfig+0x2c2>
 8005d42:	2300      	movs	r3, #0
 8005d44:	77fb      	strb	r3, [r7, #31]
 8005d46:	e04a      	b.n	8005dde <UART_SetConfig+0x346>
 8005d48:	2302      	movs	r3, #2
 8005d4a:	77fb      	strb	r3, [r7, #31]
 8005d4c:	e047      	b.n	8005dde <UART_SetConfig+0x346>
 8005d4e:	2304      	movs	r3, #4
 8005d50:	77fb      	strb	r3, [r7, #31]
 8005d52:	e044      	b.n	8005dde <UART_SetConfig+0x346>
 8005d54:	2308      	movs	r3, #8
 8005d56:	77fb      	strb	r3, [r7, #31]
 8005d58:	e041      	b.n	8005dde <UART_SetConfig+0x346>
 8005d5a:	2310      	movs	r3, #16
 8005d5c:	77fb      	strb	r3, [r7, #31]
 8005d5e:	e03e      	b.n	8005dde <UART_SetConfig+0x346>
 8005d60:	efff69f3 	.word	0xefff69f3
 8005d64:	40011000 	.word	0x40011000
 8005d68:	40023800 	.word	0x40023800
 8005d6c:	40004400 	.word	0x40004400
 8005d70:	40004800 	.word	0x40004800
 8005d74:	40004c00 	.word	0x40004c00
 8005d78:	40005000 	.word	0x40005000
 8005d7c:	40011400 	.word	0x40011400
 8005d80:	40007800 	.word	0x40007800
 8005d84:	687b      	ldr	r3, [r7, #4]
 8005d86:	681b      	ldr	r3, [r3, #0]
 8005d88:	4a71      	ldr	r2, [pc, #452]	; (8005f50 <UART_SetConfig+0x4b8>)
 8005d8a:	4293      	cmp	r3, r2
 8005d8c:	d125      	bne.n	8005dda <UART_SetConfig+0x342>
 8005d8e:	4b71      	ldr	r3, [pc, #452]	; (8005f54 <UART_SetConfig+0x4bc>)
 8005d90:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005d94:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8005d98:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 8005d9c:	d017      	beq.n	8005dce <UART_SetConfig+0x336>
 8005d9e:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 8005da2:	d817      	bhi.n	8005dd4 <UART_SetConfig+0x33c>
 8005da4:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005da8:	d00b      	beq.n	8005dc2 <UART_SetConfig+0x32a>
 8005daa:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005dae:	d811      	bhi.n	8005dd4 <UART_SetConfig+0x33c>
 8005db0:	2b00      	cmp	r3, #0
 8005db2:	d003      	beq.n	8005dbc <UART_SetConfig+0x324>
 8005db4:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8005db8:	d006      	beq.n	8005dc8 <UART_SetConfig+0x330>
 8005dba:	e00b      	b.n	8005dd4 <UART_SetConfig+0x33c>
 8005dbc:	2300      	movs	r3, #0
 8005dbe:	77fb      	strb	r3, [r7, #31]
 8005dc0:	e00d      	b.n	8005dde <UART_SetConfig+0x346>
 8005dc2:	2302      	movs	r3, #2
 8005dc4:	77fb      	strb	r3, [r7, #31]
 8005dc6:	e00a      	b.n	8005dde <UART_SetConfig+0x346>
 8005dc8:	2304      	movs	r3, #4
 8005dca:	77fb      	strb	r3, [r7, #31]
 8005dcc:	e007      	b.n	8005dde <UART_SetConfig+0x346>
 8005dce:	2308      	movs	r3, #8
 8005dd0:	77fb      	strb	r3, [r7, #31]
 8005dd2:	e004      	b.n	8005dde <UART_SetConfig+0x346>
 8005dd4:	2310      	movs	r3, #16
 8005dd6:	77fb      	strb	r3, [r7, #31]
 8005dd8:	e001      	b.n	8005dde <UART_SetConfig+0x346>
 8005dda:	2310      	movs	r3, #16
 8005ddc:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8005dde:	687b      	ldr	r3, [r7, #4]
 8005de0:	69db      	ldr	r3, [r3, #28]
 8005de2:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005de6:	d15a      	bne.n	8005e9e <UART_SetConfig+0x406>
  {
    switch (clocksource)
 8005de8:	7ffb      	ldrb	r3, [r7, #31]
 8005dea:	2b08      	cmp	r3, #8
 8005dec:	d827      	bhi.n	8005e3e <UART_SetConfig+0x3a6>
 8005dee:	a201      	add	r2, pc, #4	; (adr r2, 8005df4 <UART_SetConfig+0x35c>)
 8005df0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005df4:	08005e19 	.word	0x08005e19
 8005df8:	08005e21 	.word	0x08005e21
 8005dfc:	08005e29 	.word	0x08005e29
 8005e00:	08005e3f 	.word	0x08005e3f
 8005e04:	08005e2f 	.word	0x08005e2f
 8005e08:	08005e3f 	.word	0x08005e3f
 8005e0c:	08005e3f 	.word	0x08005e3f
 8005e10:	08005e3f 	.word	0x08005e3f
 8005e14:	08005e37 	.word	0x08005e37
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005e18:	f7fd fbd0 	bl	80035bc <HAL_RCC_GetPCLK1Freq>
 8005e1c:	61b8      	str	r0, [r7, #24]
        break;
 8005e1e:	e013      	b.n	8005e48 <UART_SetConfig+0x3b0>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8005e20:	f7fd fbe0 	bl	80035e4 <HAL_RCC_GetPCLK2Freq>
 8005e24:	61b8      	str	r0, [r7, #24]
        break;
 8005e26:	e00f      	b.n	8005e48 <UART_SetConfig+0x3b0>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8005e28:	4b4b      	ldr	r3, [pc, #300]	; (8005f58 <UART_SetConfig+0x4c0>)
 8005e2a:	61bb      	str	r3, [r7, #24]
        break;
 8005e2c:	e00c      	b.n	8005e48 <UART_SetConfig+0x3b0>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8005e2e:	f7fd fad7 	bl	80033e0 <HAL_RCC_GetSysClockFreq>
 8005e32:	61b8      	str	r0, [r7, #24]
        break;
 8005e34:	e008      	b.n	8005e48 <UART_SetConfig+0x3b0>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8005e36:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8005e3a:	61bb      	str	r3, [r7, #24]
        break;
 8005e3c:	e004      	b.n	8005e48 <UART_SetConfig+0x3b0>
      default:
        pclk = 0U;
 8005e3e:	2300      	movs	r3, #0
 8005e40:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8005e42:	2301      	movs	r3, #1
 8005e44:	77bb      	strb	r3, [r7, #30]
        break;
 8005e46:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8005e48:	69bb      	ldr	r3, [r7, #24]
 8005e4a:	2b00      	cmp	r3, #0
 8005e4c:	d074      	beq.n	8005f38 <UART_SetConfig+0x4a0>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8005e4e:	69bb      	ldr	r3, [r7, #24]
 8005e50:	005a      	lsls	r2, r3, #1
 8005e52:	687b      	ldr	r3, [r7, #4]
 8005e54:	685b      	ldr	r3, [r3, #4]
 8005e56:	085b      	lsrs	r3, r3, #1
 8005e58:	441a      	add	r2, r3
 8005e5a:	687b      	ldr	r3, [r7, #4]
 8005e5c:	685b      	ldr	r3, [r3, #4]
 8005e5e:	fbb2 f3f3 	udiv	r3, r2, r3
 8005e62:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8005e64:	693b      	ldr	r3, [r7, #16]
 8005e66:	2b0f      	cmp	r3, #15
 8005e68:	d916      	bls.n	8005e98 <UART_SetConfig+0x400>
 8005e6a:	693b      	ldr	r3, [r7, #16]
 8005e6c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005e70:	d212      	bcs.n	8005e98 <UART_SetConfig+0x400>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8005e72:	693b      	ldr	r3, [r7, #16]
 8005e74:	b29b      	uxth	r3, r3
 8005e76:	f023 030f 	bic.w	r3, r3, #15
 8005e7a:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8005e7c:	693b      	ldr	r3, [r7, #16]
 8005e7e:	085b      	lsrs	r3, r3, #1
 8005e80:	b29b      	uxth	r3, r3
 8005e82:	f003 0307 	and.w	r3, r3, #7
 8005e86:	b29a      	uxth	r2, r3
 8005e88:	89fb      	ldrh	r3, [r7, #14]
 8005e8a:	4313      	orrs	r3, r2
 8005e8c:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 8005e8e:	687b      	ldr	r3, [r7, #4]
 8005e90:	681b      	ldr	r3, [r3, #0]
 8005e92:	89fa      	ldrh	r2, [r7, #14]
 8005e94:	60da      	str	r2, [r3, #12]
 8005e96:	e04f      	b.n	8005f38 <UART_SetConfig+0x4a0>
      }
      else
      {
        ret = HAL_ERROR;
 8005e98:	2301      	movs	r3, #1
 8005e9a:	77bb      	strb	r3, [r7, #30]
 8005e9c:	e04c      	b.n	8005f38 <UART_SetConfig+0x4a0>
      }
    }
  }
  else
  {
    switch (clocksource)
 8005e9e:	7ffb      	ldrb	r3, [r7, #31]
 8005ea0:	2b08      	cmp	r3, #8
 8005ea2:	d828      	bhi.n	8005ef6 <UART_SetConfig+0x45e>
 8005ea4:	a201      	add	r2, pc, #4	; (adr r2, 8005eac <UART_SetConfig+0x414>)
 8005ea6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005eaa:	bf00      	nop
 8005eac:	08005ed1 	.word	0x08005ed1
 8005eb0:	08005ed9 	.word	0x08005ed9
 8005eb4:	08005ee1 	.word	0x08005ee1
 8005eb8:	08005ef7 	.word	0x08005ef7
 8005ebc:	08005ee7 	.word	0x08005ee7
 8005ec0:	08005ef7 	.word	0x08005ef7
 8005ec4:	08005ef7 	.word	0x08005ef7
 8005ec8:	08005ef7 	.word	0x08005ef7
 8005ecc:	08005eef 	.word	0x08005eef
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005ed0:	f7fd fb74 	bl	80035bc <HAL_RCC_GetPCLK1Freq>
 8005ed4:	61b8      	str	r0, [r7, #24]
        break;
 8005ed6:	e013      	b.n	8005f00 <UART_SetConfig+0x468>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8005ed8:	f7fd fb84 	bl	80035e4 <HAL_RCC_GetPCLK2Freq>
 8005edc:	61b8      	str	r0, [r7, #24]
        break;
 8005ede:	e00f      	b.n	8005f00 <UART_SetConfig+0x468>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8005ee0:	4b1d      	ldr	r3, [pc, #116]	; (8005f58 <UART_SetConfig+0x4c0>)
 8005ee2:	61bb      	str	r3, [r7, #24]
        break;
 8005ee4:	e00c      	b.n	8005f00 <UART_SetConfig+0x468>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8005ee6:	f7fd fa7b 	bl	80033e0 <HAL_RCC_GetSysClockFreq>
 8005eea:	61b8      	str	r0, [r7, #24]
        break;
 8005eec:	e008      	b.n	8005f00 <UART_SetConfig+0x468>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8005eee:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8005ef2:	61bb      	str	r3, [r7, #24]
        break;
 8005ef4:	e004      	b.n	8005f00 <UART_SetConfig+0x468>
      default:
        pclk = 0U;
 8005ef6:	2300      	movs	r3, #0
 8005ef8:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8005efa:	2301      	movs	r3, #1
 8005efc:	77bb      	strb	r3, [r7, #30]
        break;
 8005efe:	bf00      	nop
    }

    if (pclk != 0U)
 8005f00:	69bb      	ldr	r3, [r7, #24]
 8005f02:	2b00      	cmp	r3, #0
 8005f04:	d018      	beq.n	8005f38 <UART_SetConfig+0x4a0>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8005f06:	687b      	ldr	r3, [r7, #4]
 8005f08:	685b      	ldr	r3, [r3, #4]
 8005f0a:	085a      	lsrs	r2, r3, #1
 8005f0c:	69bb      	ldr	r3, [r7, #24]
 8005f0e:	441a      	add	r2, r3
 8005f10:	687b      	ldr	r3, [r7, #4]
 8005f12:	685b      	ldr	r3, [r3, #4]
 8005f14:	fbb2 f3f3 	udiv	r3, r2, r3
 8005f18:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8005f1a:	693b      	ldr	r3, [r7, #16]
 8005f1c:	2b0f      	cmp	r3, #15
 8005f1e:	d909      	bls.n	8005f34 <UART_SetConfig+0x49c>
 8005f20:	693b      	ldr	r3, [r7, #16]
 8005f22:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005f26:	d205      	bcs.n	8005f34 <UART_SetConfig+0x49c>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8005f28:	693b      	ldr	r3, [r7, #16]
 8005f2a:	b29a      	uxth	r2, r3
 8005f2c:	687b      	ldr	r3, [r7, #4]
 8005f2e:	681b      	ldr	r3, [r3, #0]
 8005f30:	60da      	str	r2, [r3, #12]
 8005f32:	e001      	b.n	8005f38 <UART_SetConfig+0x4a0>
      }
      else
      {
        ret = HAL_ERROR;
 8005f34:	2301      	movs	r3, #1
 8005f36:	77bb      	strb	r3, [r7, #30]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8005f38:	687b      	ldr	r3, [r7, #4]
 8005f3a:	2200      	movs	r2, #0
 8005f3c:	665a      	str	r2, [r3, #100]	; 0x64
  huart->TxISR = NULL;
 8005f3e:	687b      	ldr	r3, [r7, #4]
 8005f40:	2200      	movs	r2, #0
 8005f42:	669a      	str	r2, [r3, #104]	; 0x68

  return ret;
 8005f44:	7fbb      	ldrb	r3, [r7, #30]
}
 8005f46:	4618      	mov	r0, r3
 8005f48:	3720      	adds	r7, #32
 8005f4a:	46bd      	mov	sp, r7
 8005f4c:	bd80      	pop	{r7, pc}
 8005f4e:	bf00      	nop
 8005f50:	40007c00 	.word	0x40007c00
 8005f54:	40023800 	.word	0x40023800
 8005f58:	00f42400 	.word	0x00f42400

08005f5c <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8005f5c:	b480      	push	{r7}
 8005f5e:	b083      	sub	sp, #12
 8005f60:	af00      	add	r7, sp, #0
 8005f62:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8005f64:	687b      	ldr	r3, [r7, #4]
 8005f66:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005f68:	f003 0301 	and.w	r3, r3, #1
 8005f6c:	2b00      	cmp	r3, #0
 8005f6e:	d00a      	beq.n	8005f86 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8005f70:	687b      	ldr	r3, [r7, #4]
 8005f72:	681b      	ldr	r3, [r3, #0]
 8005f74:	685b      	ldr	r3, [r3, #4]
 8005f76:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 8005f7a:	687b      	ldr	r3, [r7, #4]
 8005f7c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8005f7e:	687b      	ldr	r3, [r7, #4]
 8005f80:	681b      	ldr	r3, [r3, #0]
 8005f82:	430a      	orrs	r2, r1
 8005f84:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8005f86:	687b      	ldr	r3, [r7, #4]
 8005f88:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005f8a:	f003 0302 	and.w	r3, r3, #2
 8005f8e:	2b00      	cmp	r3, #0
 8005f90:	d00a      	beq.n	8005fa8 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8005f92:	687b      	ldr	r3, [r7, #4]
 8005f94:	681b      	ldr	r3, [r3, #0]
 8005f96:	685b      	ldr	r3, [r3, #4]
 8005f98:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8005f9c:	687b      	ldr	r3, [r7, #4]
 8005f9e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005fa0:	687b      	ldr	r3, [r7, #4]
 8005fa2:	681b      	ldr	r3, [r3, #0]
 8005fa4:	430a      	orrs	r2, r1
 8005fa6:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8005fa8:	687b      	ldr	r3, [r7, #4]
 8005faa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005fac:	f003 0304 	and.w	r3, r3, #4
 8005fb0:	2b00      	cmp	r3, #0
 8005fb2:	d00a      	beq.n	8005fca <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8005fb4:	687b      	ldr	r3, [r7, #4]
 8005fb6:	681b      	ldr	r3, [r3, #0]
 8005fb8:	685b      	ldr	r3, [r3, #4]
 8005fba:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 8005fbe:	687b      	ldr	r3, [r7, #4]
 8005fc0:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8005fc2:	687b      	ldr	r3, [r7, #4]
 8005fc4:	681b      	ldr	r3, [r3, #0]
 8005fc6:	430a      	orrs	r2, r1
 8005fc8:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8005fca:	687b      	ldr	r3, [r7, #4]
 8005fcc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005fce:	f003 0308 	and.w	r3, r3, #8
 8005fd2:	2b00      	cmp	r3, #0
 8005fd4:	d00a      	beq.n	8005fec <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8005fd6:	687b      	ldr	r3, [r7, #4]
 8005fd8:	681b      	ldr	r3, [r3, #0]
 8005fda:	685b      	ldr	r3, [r3, #4]
 8005fdc:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 8005fe0:	687b      	ldr	r3, [r7, #4]
 8005fe2:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8005fe4:	687b      	ldr	r3, [r7, #4]
 8005fe6:	681b      	ldr	r3, [r3, #0]
 8005fe8:	430a      	orrs	r2, r1
 8005fea:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8005fec:	687b      	ldr	r3, [r7, #4]
 8005fee:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005ff0:	f003 0310 	and.w	r3, r3, #16
 8005ff4:	2b00      	cmp	r3, #0
 8005ff6:	d00a      	beq.n	800600e <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8005ff8:	687b      	ldr	r3, [r7, #4]
 8005ffa:	681b      	ldr	r3, [r3, #0]
 8005ffc:	689b      	ldr	r3, [r3, #8]
 8005ffe:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 8006002:	687b      	ldr	r3, [r7, #4]
 8006004:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8006006:	687b      	ldr	r3, [r7, #4]
 8006008:	681b      	ldr	r3, [r3, #0]
 800600a:	430a      	orrs	r2, r1
 800600c:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800600e:	687b      	ldr	r3, [r7, #4]
 8006010:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006012:	f003 0320 	and.w	r3, r3, #32
 8006016:	2b00      	cmp	r3, #0
 8006018:	d00a      	beq.n	8006030 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800601a:	687b      	ldr	r3, [r7, #4]
 800601c:	681b      	ldr	r3, [r3, #0]
 800601e:	689b      	ldr	r3, [r3, #8]
 8006020:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 8006024:	687b      	ldr	r3, [r7, #4]
 8006026:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8006028:	687b      	ldr	r3, [r7, #4]
 800602a:	681b      	ldr	r3, [r3, #0]
 800602c:	430a      	orrs	r2, r1
 800602e:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8006030:	687b      	ldr	r3, [r7, #4]
 8006032:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006034:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006038:	2b00      	cmp	r3, #0
 800603a:	d01a      	beq.n	8006072 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800603c:	687b      	ldr	r3, [r7, #4]
 800603e:	681b      	ldr	r3, [r3, #0]
 8006040:	685b      	ldr	r3, [r3, #4]
 8006042:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 8006046:	687b      	ldr	r3, [r7, #4]
 8006048:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800604a:	687b      	ldr	r3, [r7, #4]
 800604c:	681b      	ldr	r3, [r3, #0]
 800604e:	430a      	orrs	r2, r1
 8006050:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8006052:	687b      	ldr	r3, [r7, #4]
 8006054:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006056:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800605a:	d10a      	bne.n	8006072 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800605c:	687b      	ldr	r3, [r7, #4]
 800605e:	681b      	ldr	r3, [r3, #0]
 8006060:	685b      	ldr	r3, [r3, #4]
 8006062:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 8006066:	687b      	ldr	r3, [r7, #4]
 8006068:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800606a:	687b      	ldr	r3, [r7, #4]
 800606c:	681b      	ldr	r3, [r3, #0]
 800606e:	430a      	orrs	r2, r1
 8006070:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8006072:	687b      	ldr	r3, [r7, #4]
 8006074:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006076:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800607a:	2b00      	cmp	r3, #0
 800607c:	d00a      	beq.n	8006094 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800607e:	687b      	ldr	r3, [r7, #4]
 8006080:	681b      	ldr	r3, [r3, #0]
 8006082:	685b      	ldr	r3, [r3, #4]
 8006084:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8006088:	687b      	ldr	r3, [r7, #4]
 800608a:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 800608c:	687b      	ldr	r3, [r7, #4]
 800608e:	681b      	ldr	r3, [r3, #0]
 8006090:	430a      	orrs	r2, r1
 8006092:	605a      	str	r2, [r3, #4]
  }
}
 8006094:	bf00      	nop
 8006096:	370c      	adds	r7, #12
 8006098:	46bd      	mov	sp, r7
 800609a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800609e:	4770      	bx	lr

080060a0 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 80060a0:	b580      	push	{r7, lr}
 80060a2:	b086      	sub	sp, #24
 80060a4:	af02      	add	r7, sp, #8
 80060a6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80060a8:	687b      	ldr	r3, [r7, #4]
 80060aa:	2200      	movs	r2, #0
 80060ac:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 80060b0:	f7fc f8a2 	bl	80021f8 <HAL_GetTick>
 80060b4:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80060b6:	687b      	ldr	r3, [r7, #4]
 80060b8:	681b      	ldr	r3, [r3, #0]
 80060ba:	681b      	ldr	r3, [r3, #0]
 80060bc:	f003 0308 	and.w	r3, r3, #8
 80060c0:	2b08      	cmp	r3, #8
 80060c2:	d10e      	bne.n	80060e2 <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80060c4:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 80060c8:	9300      	str	r3, [sp, #0]
 80060ca:	68fb      	ldr	r3, [r7, #12]
 80060cc:	2200      	movs	r2, #0
 80060ce:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 80060d2:	6878      	ldr	r0, [r7, #4]
 80060d4:	f000 f817 	bl	8006106 <UART_WaitOnFlagUntilTimeout>
 80060d8:	4603      	mov	r3, r0
 80060da:	2b00      	cmp	r3, #0
 80060dc:	d001      	beq.n	80060e2 <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 80060de:	2303      	movs	r3, #3
 80060e0:	e00d      	b.n	80060fe <UART_CheckIdleState+0x5e>
    }
  }
#endif

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 80060e2:	687b      	ldr	r3, [r7, #4]
 80060e4:	2220      	movs	r2, #32
 80060e6:	679a      	str	r2, [r3, #120]	; 0x78
  huart->RxState = HAL_UART_STATE_READY;
 80060e8:	687b      	ldr	r3, [r7, #4]
 80060ea:	2220      	movs	r2, #32
 80060ec:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80060ee:	687b      	ldr	r3, [r7, #4]
 80060f0:	2200      	movs	r2, #0
 80060f2:	661a      	str	r2, [r3, #96]	; 0x60

  __HAL_UNLOCK(huart);
 80060f4:	687b      	ldr	r3, [r7, #4]
 80060f6:	2200      	movs	r2, #0
 80060f8:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

  return HAL_OK;
 80060fc:	2300      	movs	r3, #0
}
 80060fe:	4618      	mov	r0, r3
 8006100:	3710      	adds	r7, #16
 8006102:	46bd      	mov	sp, r7
 8006104:	bd80      	pop	{r7, pc}

08006106 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8006106:	b580      	push	{r7, lr}
 8006108:	b09c      	sub	sp, #112	; 0x70
 800610a:	af00      	add	r7, sp, #0
 800610c:	60f8      	str	r0, [r7, #12]
 800610e:	60b9      	str	r1, [r7, #8]
 8006110:	603b      	str	r3, [r7, #0]
 8006112:	4613      	mov	r3, r2
 8006114:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006116:	e0a5      	b.n	8006264 <UART_WaitOnFlagUntilTimeout+0x15e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006118:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800611a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800611e:	f000 80a1 	beq.w	8006264 <UART_WaitOnFlagUntilTimeout+0x15e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006122:	f7fc f869 	bl	80021f8 <HAL_GetTick>
 8006126:	4602      	mov	r2, r0
 8006128:	683b      	ldr	r3, [r7, #0]
 800612a:	1ad3      	subs	r3, r2, r3
 800612c:	6fba      	ldr	r2, [r7, #120]	; 0x78
 800612e:	429a      	cmp	r2, r3
 8006130:	d302      	bcc.n	8006138 <UART_WaitOnFlagUntilTimeout+0x32>
 8006132:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8006134:	2b00      	cmp	r3, #0
 8006136:	d13e      	bne.n	80061b6 <UART_WaitOnFlagUntilTimeout+0xb0>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8006138:	68fb      	ldr	r3, [r7, #12]
 800613a:	681b      	ldr	r3, [r3, #0]
 800613c:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800613e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8006140:	e853 3f00 	ldrex	r3, [r3]
 8006144:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 8006146:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8006148:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 800614c:	667b      	str	r3, [r7, #100]	; 0x64
 800614e:	68fb      	ldr	r3, [r7, #12]
 8006150:	681b      	ldr	r3, [r3, #0]
 8006152:	461a      	mov	r2, r3
 8006154:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8006156:	65fb      	str	r3, [r7, #92]	; 0x5c
 8006158:	65ba      	str	r2, [r7, #88]	; 0x58
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800615a:	6db9      	ldr	r1, [r7, #88]	; 0x58
 800615c:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 800615e:	e841 2300 	strex	r3, r2, [r1]
 8006162:	657b      	str	r3, [r7, #84]	; 0x54
   return(result);
 8006164:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8006166:	2b00      	cmp	r3, #0
 8006168:	d1e6      	bne.n	8006138 <UART_WaitOnFlagUntilTimeout+0x32>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800616a:	68fb      	ldr	r3, [r7, #12]
 800616c:	681b      	ldr	r3, [r3, #0]
 800616e:	3308      	adds	r3, #8
 8006170:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006172:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006174:	e853 3f00 	ldrex	r3, [r3]
 8006178:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 800617a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800617c:	f023 0301 	bic.w	r3, r3, #1
 8006180:	663b      	str	r3, [r7, #96]	; 0x60
 8006182:	68fb      	ldr	r3, [r7, #12]
 8006184:	681b      	ldr	r3, [r3, #0]
 8006186:	3308      	adds	r3, #8
 8006188:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 800618a:	64ba      	str	r2, [r7, #72]	; 0x48
 800618c:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800618e:	6c79      	ldr	r1, [r7, #68]	; 0x44
 8006190:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8006192:	e841 2300 	strex	r3, r2, [r1]
 8006196:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 8006198:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800619a:	2b00      	cmp	r3, #0
 800619c:	d1e5      	bne.n	800616a <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState = HAL_UART_STATE_READY;
 800619e:	68fb      	ldr	r3, [r7, #12]
 80061a0:	2220      	movs	r2, #32
 80061a2:	679a      	str	r2, [r3, #120]	; 0x78
        huart->RxState = HAL_UART_STATE_READY;
 80061a4:	68fb      	ldr	r3, [r7, #12]
 80061a6:	2220      	movs	r2, #32
 80061a8:	67da      	str	r2, [r3, #124]	; 0x7c

        __HAL_UNLOCK(huart);
 80061aa:	68fb      	ldr	r3, [r7, #12]
 80061ac:	2200      	movs	r2, #0
 80061ae:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

        return HAL_TIMEOUT;
 80061b2:	2303      	movs	r3, #3
 80061b4:	e067      	b.n	8006286 <UART_WaitOnFlagUntilTimeout+0x180>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 80061b6:	68fb      	ldr	r3, [r7, #12]
 80061b8:	681b      	ldr	r3, [r3, #0]
 80061ba:	681b      	ldr	r3, [r3, #0]
 80061bc:	f003 0304 	and.w	r3, r3, #4
 80061c0:	2b00      	cmp	r3, #0
 80061c2:	d04f      	beq.n	8006264 <UART_WaitOnFlagUntilTimeout+0x15e>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 80061c4:	68fb      	ldr	r3, [r7, #12]
 80061c6:	681b      	ldr	r3, [r3, #0]
 80061c8:	69db      	ldr	r3, [r3, #28]
 80061ca:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80061ce:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80061d2:	d147      	bne.n	8006264 <UART_WaitOnFlagUntilTimeout+0x15e>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80061d4:	68fb      	ldr	r3, [r7, #12]
 80061d6:	681b      	ldr	r3, [r3, #0]
 80061d8:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80061dc:	621a      	str	r2, [r3, #32]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80061de:	68fb      	ldr	r3, [r7, #12]
 80061e0:	681b      	ldr	r3, [r3, #0]
 80061e2:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80061e4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80061e6:	e853 3f00 	ldrex	r3, [r3]
 80061ea:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 80061ec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80061ee:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 80061f2:	66fb      	str	r3, [r7, #108]	; 0x6c
 80061f4:	68fb      	ldr	r3, [r7, #12]
 80061f6:	681b      	ldr	r3, [r3, #0]
 80061f8:	461a      	mov	r2, r3
 80061fa:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80061fc:	637b      	str	r3, [r7, #52]	; 0x34
 80061fe:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006200:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8006202:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8006204:	e841 2300 	strex	r3, r2, [r1]
 8006208:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 800620a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800620c:	2b00      	cmp	r3, #0
 800620e:	d1e6      	bne.n	80061de <UART_WaitOnFlagUntilTimeout+0xd8>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006210:	68fb      	ldr	r3, [r7, #12]
 8006212:	681b      	ldr	r3, [r3, #0]
 8006214:	3308      	adds	r3, #8
 8006216:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006218:	697b      	ldr	r3, [r7, #20]
 800621a:	e853 3f00 	ldrex	r3, [r3]
 800621e:	613b      	str	r3, [r7, #16]
   return(result);
 8006220:	693b      	ldr	r3, [r7, #16]
 8006222:	f023 0301 	bic.w	r3, r3, #1
 8006226:	66bb      	str	r3, [r7, #104]	; 0x68
 8006228:	68fb      	ldr	r3, [r7, #12]
 800622a:	681b      	ldr	r3, [r3, #0]
 800622c:	3308      	adds	r3, #8
 800622e:	6eba      	ldr	r2, [r7, #104]	; 0x68
 8006230:	623a      	str	r2, [r7, #32]
 8006232:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006234:	69f9      	ldr	r1, [r7, #28]
 8006236:	6a3a      	ldr	r2, [r7, #32]
 8006238:	e841 2300 	strex	r3, r2, [r1]
 800623c:	61bb      	str	r3, [r7, #24]
   return(result);
 800623e:	69bb      	ldr	r3, [r7, #24]
 8006240:	2b00      	cmp	r3, #0
 8006242:	d1e5      	bne.n	8006210 <UART_WaitOnFlagUntilTimeout+0x10a>

          huart->gState = HAL_UART_STATE_READY;
 8006244:	68fb      	ldr	r3, [r7, #12]
 8006246:	2220      	movs	r2, #32
 8006248:	679a      	str	r2, [r3, #120]	; 0x78
          huart->RxState = HAL_UART_STATE_READY;
 800624a:	68fb      	ldr	r3, [r7, #12]
 800624c:	2220      	movs	r2, #32
 800624e:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8006250:	68fb      	ldr	r3, [r7, #12]
 8006252:	2220      	movs	r2, #32
 8006254:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8006258:	68fb      	ldr	r3, [r7, #12]
 800625a:	2200      	movs	r2, #0
 800625c:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

          return HAL_TIMEOUT;
 8006260:	2303      	movs	r3, #3
 8006262:	e010      	b.n	8006286 <UART_WaitOnFlagUntilTimeout+0x180>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006264:	68fb      	ldr	r3, [r7, #12]
 8006266:	681b      	ldr	r3, [r3, #0]
 8006268:	69da      	ldr	r2, [r3, #28]
 800626a:	68bb      	ldr	r3, [r7, #8]
 800626c:	4013      	ands	r3, r2
 800626e:	68ba      	ldr	r2, [r7, #8]
 8006270:	429a      	cmp	r2, r3
 8006272:	bf0c      	ite	eq
 8006274:	2301      	moveq	r3, #1
 8006276:	2300      	movne	r3, #0
 8006278:	b2db      	uxtb	r3, r3
 800627a:	461a      	mov	r2, r3
 800627c:	79fb      	ldrb	r3, [r7, #7]
 800627e:	429a      	cmp	r2, r3
 8006280:	f43f af4a 	beq.w	8006118 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8006284:	2300      	movs	r3, #0
}
 8006286:	4618      	mov	r0, r3
 8006288:	3770      	adds	r7, #112	; 0x70
 800628a:	46bd      	mov	sp, r7
 800628c:	bd80      	pop	{r7, pc}
	...

08006290 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8006290:	b480      	push	{r7}
 8006292:	b097      	sub	sp, #92	; 0x5c
 8006294:	af00      	add	r7, sp, #0
 8006296:	60f8      	str	r0, [r7, #12]
 8006298:	60b9      	str	r1, [r7, #8]
 800629a:	4613      	mov	r3, r2
 800629c:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr  = pData;
 800629e:	68fb      	ldr	r3, [r7, #12]
 80062a0:	68ba      	ldr	r2, [r7, #8]
 80062a2:	655a      	str	r2, [r3, #84]	; 0x54
  huart->RxXferSize  = Size;
 80062a4:	68fb      	ldr	r3, [r7, #12]
 80062a6:	88fa      	ldrh	r2, [r7, #6]
 80062a8:	f8a3 2058 	strh.w	r2, [r3, #88]	; 0x58
  huart->RxXferCount = Size;
 80062ac:	68fb      	ldr	r3, [r7, #12]
 80062ae:	88fa      	ldrh	r2, [r7, #6]
 80062b0:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
  huart->RxISR       = NULL;
 80062b4:	68fb      	ldr	r3, [r7, #12]
 80062b6:	2200      	movs	r2, #0
 80062b8:	665a      	str	r2, [r3, #100]	; 0x64

  /* Computation of UART mask to apply to RDR register */
  UART_MASK_COMPUTATION(huart);
 80062ba:	68fb      	ldr	r3, [r7, #12]
 80062bc:	689b      	ldr	r3, [r3, #8]
 80062be:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80062c2:	d10e      	bne.n	80062e2 <UART_Start_Receive_IT+0x52>
 80062c4:	68fb      	ldr	r3, [r7, #12]
 80062c6:	691b      	ldr	r3, [r3, #16]
 80062c8:	2b00      	cmp	r3, #0
 80062ca:	d105      	bne.n	80062d8 <UART_Start_Receive_IT+0x48>
 80062cc:	68fb      	ldr	r3, [r7, #12]
 80062ce:	f240 12ff 	movw	r2, #511	; 0x1ff
 80062d2:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 80062d6:	e02d      	b.n	8006334 <UART_Start_Receive_IT+0xa4>
 80062d8:	68fb      	ldr	r3, [r7, #12]
 80062da:	22ff      	movs	r2, #255	; 0xff
 80062dc:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 80062e0:	e028      	b.n	8006334 <UART_Start_Receive_IT+0xa4>
 80062e2:	68fb      	ldr	r3, [r7, #12]
 80062e4:	689b      	ldr	r3, [r3, #8]
 80062e6:	2b00      	cmp	r3, #0
 80062e8:	d10d      	bne.n	8006306 <UART_Start_Receive_IT+0x76>
 80062ea:	68fb      	ldr	r3, [r7, #12]
 80062ec:	691b      	ldr	r3, [r3, #16]
 80062ee:	2b00      	cmp	r3, #0
 80062f0:	d104      	bne.n	80062fc <UART_Start_Receive_IT+0x6c>
 80062f2:	68fb      	ldr	r3, [r7, #12]
 80062f4:	22ff      	movs	r2, #255	; 0xff
 80062f6:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 80062fa:	e01b      	b.n	8006334 <UART_Start_Receive_IT+0xa4>
 80062fc:	68fb      	ldr	r3, [r7, #12]
 80062fe:	227f      	movs	r2, #127	; 0x7f
 8006300:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8006304:	e016      	b.n	8006334 <UART_Start_Receive_IT+0xa4>
 8006306:	68fb      	ldr	r3, [r7, #12]
 8006308:	689b      	ldr	r3, [r3, #8]
 800630a:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800630e:	d10d      	bne.n	800632c <UART_Start_Receive_IT+0x9c>
 8006310:	68fb      	ldr	r3, [r7, #12]
 8006312:	691b      	ldr	r3, [r3, #16]
 8006314:	2b00      	cmp	r3, #0
 8006316:	d104      	bne.n	8006322 <UART_Start_Receive_IT+0x92>
 8006318:	68fb      	ldr	r3, [r7, #12]
 800631a:	227f      	movs	r2, #127	; 0x7f
 800631c:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8006320:	e008      	b.n	8006334 <UART_Start_Receive_IT+0xa4>
 8006322:	68fb      	ldr	r3, [r7, #12]
 8006324:	223f      	movs	r2, #63	; 0x3f
 8006326:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 800632a:	e003      	b.n	8006334 <UART_Start_Receive_IT+0xa4>
 800632c:	68fb      	ldr	r3, [r7, #12]
 800632e:	2200      	movs	r2, #0
 8006330:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006334:	68fb      	ldr	r3, [r7, #12]
 8006336:	2200      	movs	r2, #0
 8006338:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 800633c:	68fb      	ldr	r3, [r7, #12]
 800633e:	2222      	movs	r2, #34	; 0x22
 8006340:	67da      	str	r2, [r3, #124]	; 0x7c

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006342:	68fb      	ldr	r3, [r7, #12]
 8006344:	681b      	ldr	r3, [r3, #0]
 8006346:	3308      	adds	r3, #8
 8006348:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800634a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800634c:	e853 3f00 	ldrex	r3, [r3]
 8006350:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8006352:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006354:	f043 0301 	orr.w	r3, r3, #1
 8006358:	657b      	str	r3, [r7, #84]	; 0x54
 800635a:	68fb      	ldr	r3, [r7, #12]
 800635c:	681b      	ldr	r3, [r3, #0]
 800635e:	3308      	adds	r3, #8
 8006360:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8006362:	64ba      	str	r2, [r7, #72]	; 0x48
 8006364:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006366:	6c79      	ldr	r1, [r7, #68]	; 0x44
 8006368:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800636a:	e841 2300 	strex	r3, r2, [r1]
 800636e:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 8006370:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8006372:	2b00      	cmp	r3, #0
 8006374:	d1e5      	bne.n	8006342 <UART_Start_Receive_IT+0xb2>

  /* Set the Rx ISR function pointer according to the data word length */
  if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006376:	68fb      	ldr	r3, [r7, #12]
 8006378:	689b      	ldr	r3, [r3, #8]
 800637a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800637e:	d107      	bne.n	8006390 <UART_Start_Receive_IT+0x100>
 8006380:	68fb      	ldr	r3, [r7, #12]
 8006382:	691b      	ldr	r3, [r3, #16]
 8006384:	2b00      	cmp	r3, #0
 8006386:	d103      	bne.n	8006390 <UART_Start_Receive_IT+0x100>
  {
    huart->RxISR = UART_RxISR_16BIT;
 8006388:	68fb      	ldr	r3, [r7, #12]
 800638a:	4a24      	ldr	r2, [pc, #144]	; (800641c <UART_Start_Receive_IT+0x18c>)
 800638c:	665a      	str	r2, [r3, #100]	; 0x64
 800638e:	e002      	b.n	8006396 <UART_Start_Receive_IT+0x106>
  }
  else
  {
    huart->RxISR = UART_RxISR_8BIT;
 8006390:	68fb      	ldr	r3, [r7, #12]
 8006392:	4a23      	ldr	r2, [pc, #140]	; (8006420 <UART_Start_Receive_IT+0x190>)
 8006394:	665a      	str	r2, [r3, #100]	; 0x64
  }

  __HAL_UNLOCK(huart);
 8006396:	68fb      	ldr	r3, [r7, #12]
 8006398:	2200      	movs	r2, #0
 800639a:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

  /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
  if (huart->Init.Parity != UART_PARITY_NONE)
 800639e:	68fb      	ldr	r3, [r7, #12]
 80063a0:	691b      	ldr	r3, [r3, #16]
 80063a2:	2b00      	cmp	r3, #0
 80063a4:	d019      	beq.n	80063da <UART_Start_Receive_IT+0x14a>
  { 
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE);
 80063a6:	68fb      	ldr	r3, [r7, #12]
 80063a8:	681b      	ldr	r3, [r3, #0]
 80063aa:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80063ac:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80063ae:	e853 3f00 	ldrex	r3, [r3]
 80063b2:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 80063b4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80063b6:	f443 7390 	orr.w	r3, r3, #288	; 0x120
 80063ba:	64fb      	str	r3, [r7, #76]	; 0x4c
 80063bc:	68fb      	ldr	r3, [r7, #12]
 80063be:	681b      	ldr	r3, [r3, #0]
 80063c0:	461a      	mov	r2, r3
 80063c2:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80063c4:	637b      	str	r3, [r7, #52]	; 0x34
 80063c6:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80063c8:	6b39      	ldr	r1, [r7, #48]	; 0x30
 80063ca:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80063cc:	e841 2300 	strex	r3, r2, [r1]
 80063d0:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 80063d2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80063d4:	2b00      	cmp	r3, #0
 80063d6:	d1e6      	bne.n	80063a6 <UART_Start_Receive_IT+0x116>
 80063d8:	e018      	b.n	800640c <UART_Start_Receive_IT+0x17c>
  }
  else
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE);
 80063da:	68fb      	ldr	r3, [r7, #12]
 80063dc:	681b      	ldr	r3, [r3, #0]
 80063de:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80063e0:	697b      	ldr	r3, [r7, #20]
 80063e2:	e853 3f00 	ldrex	r3, [r3]
 80063e6:	613b      	str	r3, [r7, #16]
   return(result);
 80063e8:	693b      	ldr	r3, [r7, #16]
 80063ea:	f043 0320 	orr.w	r3, r3, #32
 80063ee:	653b      	str	r3, [r7, #80]	; 0x50
 80063f0:	68fb      	ldr	r3, [r7, #12]
 80063f2:	681b      	ldr	r3, [r3, #0]
 80063f4:	461a      	mov	r2, r3
 80063f6:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80063f8:	623b      	str	r3, [r7, #32]
 80063fa:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80063fc:	69f9      	ldr	r1, [r7, #28]
 80063fe:	6a3a      	ldr	r2, [r7, #32]
 8006400:	e841 2300 	strex	r3, r2, [r1]
 8006404:	61bb      	str	r3, [r7, #24]
   return(result);
 8006406:	69bb      	ldr	r3, [r7, #24]
 8006408:	2b00      	cmp	r3, #0
 800640a:	d1e6      	bne.n	80063da <UART_Start_Receive_IT+0x14a>
  }
  return HAL_OK;
 800640c:	2300      	movs	r3, #0
}
 800640e:	4618      	mov	r0, r3
 8006410:	375c      	adds	r7, #92	; 0x5c
 8006412:	46bd      	mov	sp, r7
 8006414:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006418:	4770      	bx	lr
 800641a:	bf00      	nop
 800641c:	080066c7 	.word	0x080066c7
 8006420:	0800656b 	.word	0x0800656b

08006424 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8006424:	b480      	push	{r7}
 8006426:	b095      	sub	sp, #84	; 0x54
 8006428:	af00      	add	r7, sp, #0
 800642a:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800642c:	687b      	ldr	r3, [r7, #4]
 800642e:	681b      	ldr	r3, [r3, #0]
 8006430:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006432:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006434:	e853 3f00 	ldrex	r3, [r3]
 8006438:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 800643a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800643c:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8006440:	64fb      	str	r3, [r7, #76]	; 0x4c
 8006442:	687b      	ldr	r3, [r7, #4]
 8006444:	681b      	ldr	r3, [r3, #0]
 8006446:	461a      	mov	r2, r3
 8006448:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800644a:	643b      	str	r3, [r7, #64]	; 0x40
 800644c:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800644e:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8006450:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8006452:	e841 2300 	strex	r3, r2, [r1]
 8006456:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8006458:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800645a:	2b00      	cmp	r3, #0
 800645c:	d1e6      	bne.n	800642c <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800645e:	687b      	ldr	r3, [r7, #4]
 8006460:	681b      	ldr	r3, [r3, #0]
 8006462:	3308      	adds	r3, #8
 8006464:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006466:	6a3b      	ldr	r3, [r7, #32]
 8006468:	e853 3f00 	ldrex	r3, [r3]
 800646c:	61fb      	str	r3, [r7, #28]
   return(result);
 800646e:	69fb      	ldr	r3, [r7, #28]
 8006470:	f023 0301 	bic.w	r3, r3, #1
 8006474:	64bb      	str	r3, [r7, #72]	; 0x48
 8006476:	687b      	ldr	r3, [r7, #4]
 8006478:	681b      	ldr	r3, [r3, #0]
 800647a:	3308      	adds	r3, #8
 800647c:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800647e:	62fa      	str	r2, [r7, #44]	; 0x2c
 8006480:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006482:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8006484:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8006486:	e841 2300 	strex	r3, r2, [r1]
 800648a:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800648c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800648e:	2b00      	cmp	r3, #0
 8006490:	d1e5      	bne.n	800645e <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006492:	687b      	ldr	r3, [r7, #4]
 8006494:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006496:	2b01      	cmp	r3, #1
 8006498:	d118      	bne.n	80064cc <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800649a:	687b      	ldr	r3, [r7, #4]
 800649c:	681b      	ldr	r3, [r3, #0]
 800649e:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80064a0:	68fb      	ldr	r3, [r7, #12]
 80064a2:	e853 3f00 	ldrex	r3, [r3]
 80064a6:	60bb      	str	r3, [r7, #8]
   return(result);
 80064a8:	68bb      	ldr	r3, [r7, #8]
 80064aa:	f023 0310 	bic.w	r3, r3, #16
 80064ae:	647b      	str	r3, [r7, #68]	; 0x44
 80064b0:	687b      	ldr	r3, [r7, #4]
 80064b2:	681b      	ldr	r3, [r3, #0]
 80064b4:	461a      	mov	r2, r3
 80064b6:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80064b8:	61bb      	str	r3, [r7, #24]
 80064ba:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80064bc:	6979      	ldr	r1, [r7, #20]
 80064be:	69ba      	ldr	r2, [r7, #24]
 80064c0:	e841 2300 	strex	r3, r2, [r1]
 80064c4:	613b      	str	r3, [r7, #16]
   return(result);
 80064c6:	693b      	ldr	r3, [r7, #16]
 80064c8:	2b00      	cmp	r3, #0
 80064ca:	d1e6      	bne.n	800649a <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80064cc:	687b      	ldr	r3, [r7, #4]
 80064ce:	2220      	movs	r2, #32
 80064d0:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80064d2:	687b      	ldr	r3, [r7, #4]
 80064d4:	2200      	movs	r2, #0
 80064d6:	661a      	str	r2, [r3, #96]	; 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 80064d8:	687b      	ldr	r3, [r7, #4]
 80064da:	2200      	movs	r2, #0
 80064dc:	665a      	str	r2, [r3, #100]	; 0x64
}
 80064de:	bf00      	nop
 80064e0:	3754      	adds	r7, #84	; 0x54
 80064e2:	46bd      	mov	sp, r7
 80064e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064e8:	4770      	bx	lr

080064ea <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80064ea:	b580      	push	{r7, lr}
 80064ec:	b084      	sub	sp, #16
 80064ee:	af00      	add	r7, sp, #0
 80064f0:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 80064f2:	687b      	ldr	r3, [r7, #4]
 80064f4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80064f6:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 80064f8:	68fb      	ldr	r3, [r7, #12]
 80064fa:	2200      	movs	r2, #0
 80064fc:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
  huart->TxXferCount = 0U;
 8006500:	68fb      	ldr	r3, [r7, #12]
 8006502:	2200      	movs	r2, #0
 8006504:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8006508:	68f8      	ldr	r0, [r7, #12]
 800650a:	f7ff faaf 	bl	8005a6c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800650e:	bf00      	nop
 8006510:	3710      	adds	r7, #16
 8006512:	46bd      	mov	sp, r7
 8006514:	bd80      	pop	{r7, pc}

08006516 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8006516:	b580      	push	{r7, lr}
 8006518:	b088      	sub	sp, #32
 800651a:	af00      	add	r7, sp, #0
 800651c:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800651e:	687b      	ldr	r3, [r7, #4]
 8006520:	681b      	ldr	r3, [r3, #0]
 8006522:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006524:	68fb      	ldr	r3, [r7, #12]
 8006526:	e853 3f00 	ldrex	r3, [r3]
 800652a:	60bb      	str	r3, [r7, #8]
   return(result);
 800652c:	68bb      	ldr	r3, [r7, #8]
 800652e:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8006532:	61fb      	str	r3, [r7, #28]
 8006534:	687b      	ldr	r3, [r7, #4]
 8006536:	681b      	ldr	r3, [r3, #0]
 8006538:	461a      	mov	r2, r3
 800653a:	69fb      	ldr	r3, [r7, #28]
 800653c:	61bb      	str	r3, [r7, #24]
 800653e:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006540:	6979      	ldr	r1, [r7, #20]
 8006542:	69ba      	ldr	r2, [r7, #24]
 8006544:	e841 2300 	strex	r3, r2, [r1]
 8006548:	613b      	str	r3, [r7, #16]
   return(result);
 800654a:	693b      	ldr	r3, [r7, #16]
 800654c:	2b00      	cmp	r3, #0
 800654e:	d1e6      	bne.n	800651e <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8006550:	687b      	ldr	r3, [r7, #4]
 8006552:	2220      	movs	r2, #32
 8006554:	679a      	str	r2, [r3, #120]	; 0x78

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 8006556:	687b      	ldr	r3, [r7, #4]
 8006558:	2200      	movs	r2, #0
 800655a:	669a      	str	r2, [r3, #104]	; 0x68
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800655c:	6878      	ldr	r0, [r7, #4]
 800655e:	f7ff fa7b 	bl	8005a58 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8006562:	bf00      	nop
 8006564:	3720      	adds	r7, #32
 8006566:	46bd      	mov	sp, r7
 8006568:	bd80      	pop	{r7, pc}

0800656a <UART_RxISR_8BIT>:
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 800656a:	b580      	push	{r7, lr}
 800656c:	b096      	sub	sp, #88	; 0x58
 800656e:	af00      	add	r7, sp, #0
 8006570:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 8006572:	687b      	ldr	r3, [r7, #4]
 8006574:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 8006578:	f8a7 3056 	strh.w	r3, [r7, #86]	; 0x56
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800657c:	687b      	ldr	r3, [r7, #4]
 800657e:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8006580:	2b22      	cmp	r3, #34	; 0x22
 8006582:	f040 8094 	bne.w	80066ae <UART_RxISR_8BIT+0x144>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8006586:	687b      	ldr	r3, [r7, #4]
 8006588:	681b      	ldr	r3, [r3, #0]
 800658a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800658c:	f8a7 3054 	strh.w	r3, [r7, #84]	; 0x54
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 8006590:	f8b7 3054 	ldrh.w	r3, [r7, #84]	; 0x54
 8006594:	b2d9      	uxtb	r1, r3
 8006596:	f8b7 3056 	ldrh.w	r3, [r7, #86]	; 0x56
 800659a:	b2da      	uxtb	r2, r3
 800659c:	687b      	ldr	r3, [r7, #4]
 800659e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80065a0:	400a      	ands	r2, r1
 80065a2:	b2d2      	uxtb	r2, r2
 80065a4:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 80065a6:	687b      	ldr	r3, [r7, #4]
 80065a8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80065aa:	1c5a      	adds	r2, r3, #1
 80065ac:	687b      	ldr	r3, [r7, #4]
 80065ae:	655a      	str	r2, [r3, #84]	; 0x54
    huart->RxXferCount--;
 80065b0:	687b      	ldr	r3, [r7, #4]
 80065b2:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 80065b6:	b29b      	uxth	r3, r3
 80065b8:	3b01      	subs	r3, #1
 80065ba:	b29a      	uxth	r2, r3
 80065bc:	687b      	ldr	r3, [r7, #4]
 80065be:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

    if (huart->RxXferCount == 0U)
 80065c2:	687b      	ldr	r3, [r7, #4]
 80065c4:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 80065c8:	b29b      	uxth	r3, r3
 80065ca:	2b00      	cmp	r3, #0
 80065cc:	d177      	bne.n	80066be <UART_RxISR_8BIT+0x154>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80065ce:	687b      	ldr	r3, [r7, #4]
 80065d0:	681b      	ldr	r3, [r3, #0]
 80065d2:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80065d4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80065d6:	e853 3f00 	ldrex	r3, [r3]
 80065da:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 80065dc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80065de:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 80065e2:	653b      	str	r3, [r7, #80]	; 0x50
 80065e4:	687b      	ldr	r3, [r7, #4]
 80065e6:	681b      	ldr	r3, [r3, #0]
 80065e8:	461a      	mov	r2, r3
 80065ea:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80065ec:	647b      	str	r3, [r7, #68]	; 0x44
 80065ee:	643a      	str	r2, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80065f0:	6c39      	ldr	r1, [r7, #64]	; 0x40
 80065f2:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 80065f4:	e841 2300 	strex	r3, r2, [r1]
 80065f8:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 80065fa:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80065fc:	2b00      	cmp	r3, #0
 80065fe:	d1e6      	bne.n	80065ce <UART_RxISR_8BIT+0x64>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006600:	687b      	ldr	r3, [r7, #4]
 8006602:	681b      	ldr	r3, [r3, #0]
 8006604:	3308      	adds	r3, #8
 8006606:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006608:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800660a:	e853 3f00 	ldrex	r3, [r3]
 800660e:	623b      	str	r3, [r7, #32]
   return(result);
 8006610:	6a3b      	ldr	r3, [r7, #32]
 8006612:	f023 0301 	bic.w	r3, r3, #1
 8006616:	64fb      	str	r3, [r7, #76]	; 0x4c
 8006618:	687b      	ldr	r3, [r7, #4]
 800661a:	681b      	ldr	r3, [r3, #0]
 800661c:	3308      	adds	r3, #8
 800661e:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8006620:	633a      	str	r2, [r7, #48]	; 0x30
 8006622:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006624:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8006626:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8006628:	e841 2300 	strex	r3, r2, [r1]
 800662c:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 800662e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006630:	2b00      	cmp	r3, #0
 8006632:	d1e5      	bne.n	8006600 <UART_RxISR_8BIT+0x96>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8006634:	687b      	ldr	r3, [r7, #4]
 8006636:	2220      	movs	r2, #32
 8006638:	67da      	str	r2, [r3, #124]	; 0x7c

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 800663a:	687b      	ldr	r3, [r7, #4]
 800663c:	2200      	movs	r2, #0
 800663e:	665a      	str	r2, [r3, #100]	; 0x64

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006640:	687b      	ldr	r3, [r7, #4]
 8006642:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006644:	2b01      	cmp	r3, #1
 8006646:	d12e      	bne.n	80066a6 <UART_RxISR_8BIT+0x13c>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006648:	687b      	ldr	r3, [r7, #4]
 800664a:	2200      	movs	r2, #0
 800664c:	661a      	str	r2, [r3, #96]	; 0x60

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800664e:	687b      	ldr	r3, [r7, #4]
 8006650:	681b      	ldr	r3, [r3, #0]
 8006652:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006654:	693b      	ldr	r3, [r7, #16]
 8006656:	e853 3f00 	ldrex	r3, [r3]
 800665a:	60fb      	str	r3, [r7, #12]
   return(result);
 800665c:	68fb      	ldr	r3, [r7, #12]
 800665e:	f023 0310 	bic.w	r3, r3, #16
 8006662:	64bb      	str	r3, [r7, #72]	; 0x48
 8006664:	687b      	ldr	r3, [r7, #4]
 8006666:	681b      	ldr	r3, [r3, #0]
 8006668:	461a      	mov	r2, r3
 800666a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800666c:	61fb      	str	r3, [r7, #28]
 800666e:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006670:	69b9      	ldr	r1, [r7, #24]
 8006672:	69fa      	ldr	r2, [r7, #28]
 8006674:	e841 2300 	strex	r3, r2, [r1]
 8006678:	617b      	str	r3, [r7, #20]
   return(result);
 800667a:	697b      	ldr	r3, [r7, #20]
 800667c:	2b00      	cmp	r3, #0
 800667e:	d1e6      	bne.n	800664e <UART_RxISR_8BIT+0xe4>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8006680:	687b      	ldr	r3, [r7, #4]
 8006682:	681b      	ldr	r3, [r3, #0]
 8006684:	69db      	ldr	r3, [r3, #28]
 8006686:	f003 0310 	and.w	r3, r3, #16
 800668a:	2b10      	cmp	r3, #16
 800668c:	d103      	bne.n	8006696 <UART_RxISR_8BIT+0x12c>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800668e:	687b      	ldr	r3, [r7, #4]
 8006690:	681b      	ldr	r3, [r3, #0]
 8006692:	2210      	movs	r2, #16
 8006694:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8006696:	687b      	ldr	r3, [r7, #4]
 8006698:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 800669c:	4619      	mov	r1, r3
 800669e:	6878      	ldr	r0, [r7, #4]
 80066a0:	f7ff f9ee 	bl	8005a80 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 80066a4:	e00b      	b.n	80066be <UART_RxISR_8BIT+0x154>
        HAL_UART_RxCpltCallback(huart);
 80066a6:	6878      	ldr	r0, [r7, #4]
 80066a8:	f7fa ff00 	bl	80014ac <HAL_UART_RxCpltCallback>
}
 80066ac:	e007      	b.n	80066be <UART_RxISR_8BIT+0x154>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 80066ae:	687b      	ldr	r3, [r7, #4]
 80066b0:	681b      	ldr	r3, [r3, #0]
 80066b2:	699a      	ldr	r2, [r3, #24]
 80066b4:	687b      	ldr	r3, [r7, #4]
 80066b6:	681b      	ldr	r3, [r3, #0]
 80066b8:	f042 0208 	orr.w	r2, r2, #8
 80066bc:	619a      	str	r2, [r3, #24]
}
 80066be:	bf00      	nop
 80066c0:	3758      	adds	r7, #88	; 0x58
 80066c2:	46bd      	mov	sp, r7
 80066c4:	bd80      	pop	{r7, pc}

080066c6 <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 80066c6:	b580      	push	{r7, lr}
 80066c8:	b096      	sub	sp, #88	; 0x58
 80066ca:	af00      	add	r7, sp, #0
 80066cc:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 80066ce:	687b      	ldr	r3, [r7, #4]
 80066d0:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 80066d4:	f8a7 3056 	strh.w	r3, [r7, #86]	; 0x56
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80066d8:	687b      	ldr	r3, [r7, #4]
 80066da:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80066dc:	2b22      	cmp	r3, #34	; 0x22
 80066de:	f040 8094 	bne.w	800680a <UART_RxISR_16BIT+0x144>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 80066e2:	687b      	ldr	r3, [r7, #4]
 80066e4:	681b      	ldr	r3, [r3, #0]
 80066e6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80066e8:	f8a7 3054 	strh.w	r3, [r7, #84]	; 0x54
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 80066ec:	687b      	ldr	r3, [r7, #4]
 80066ee:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80066f0:	653b      	str	r3, [r7, #80]	; 0x50
    *tmp = (uint16_t)(uhdata & uhMask);
 80066f2:	f8b7 2054 	ldrh.w	r2, [r7, #84]	; 0x54
 80066f6:	f8b7 3056 	ldrh.w	r3, [r7, #86]	; 0x56
 80066fa:	4013      	ands	r3, r2
 80066fc:	b29a      	uxth	r2, r3
 80066fe:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8006700:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 8006702:	687b      	ldr	r3, [r7, #4]
 8006704:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006706:	1c9a      	adds	r2, r3, #2
 8006708:	687b      	ldr	r3, [r7, #4]
 800670a:	655a      	str	r2, [r3, #84]	; 0x54
    huart->RxXferCount--;
 800670c:	687b      	ldr	r3, [r7, #4]
 800670e:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8006712:	b29b      	uxth	r3, r3
 8006714:	3b01      	subs	r3, #1
 8006716:	b29a      	uxth	r2, r3
 8006718:	687b      	ldr	r3, [r7, #4]
 800671a:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

    if (huart->RxXferCount == 0U)
 800671e:	687b      	ldr	r3, [r7, #4]
 8006720:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8006724:	b29b      	uxth	r3, r3
 8006726:	2b00      	cmp	r3, #0
 8006728:	d177      	bne.n	800681a <UART_RxISR_16BIT+0x154>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800672a:	687b      	ldr	r3, [r7, #4]
 800672c:	681b      	ldr	r3, [r3, #0]
 800672e:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006730:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006732:	e853 3f00 	ldrex	r3, [r3]
 8006736:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8006738:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800673a:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800673e:	64fb      	str	r3, [r7, #76]	; 0x4c
 8006740:	687b      	ldr	r3, [r7, #4]
 8006742:	681b      	ldr	r3, [r3, #0]
 8006744:	461a      	mov	r2, r3
 8006746:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8006748:	643b      	str	r3, [r7, #64]	; 0x40
 800674a:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800674c:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 800674e:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8006750:	e841 2300 	strex	r3, r2, [r1]
 8006754:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8006756:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006758:	2b00      	cmp	r3, #0
 800675a:	d1e6      	bne.n	800672a <UART_RxISR_16BIT+0x64>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800675c:	687b      	ldr	r3, [r7, #4]
 800675e:	681b      	ldr	r3, [r3, #0]
 8006760:	3308      	adds	r3, #8
 8006762:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006764:	6a3b      	ldr	r3, [r7, #32]
 8006766:	e853 3f00 	ldrex	r3, [r3]
 800676a:	61fb      	str	r3, [r7, #28]
   return(result);
 800676c:	69fb      	ldr	r3, [r7, #28]
 800676e:	f023 0301 	bic.w	r3, r3, #1
 8006772:	64bb      	str	r3, [r7, #72]	; 0x48
 8006774:	687b      	ldr	r3, [r7, #4]
 8006776:	681b      	ldr	r3, [r3, #0]
 8006778:	3308      	adds	r3, #8
 800677a:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800677c:	62fa      	str	r2, [r7, #44]	; 0x2c
 800677e:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006780:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8006782:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8006784:	e841 2300 	strex	r3, r2, [r1]
 8006788:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800678a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800678c:	2b00      	cmp	r3, #0
 800678e:	d1e5      	bne.n	800675c <UART_RxISR_16BIT+0x96>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8006790:	687b      	ldr	r3, [r7, #4]
 8006792:	2220      	movs	r2, #32
 8006794:	67da      	str	r2, [r3, #124]	; 0x7c

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 8006796:	687b      	ldr	r3, [r7, #4]
 8006798:	2200      	movs	r2, #0
 800679a:	665a      	str	r2, [r3, #100]	; 0x64

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800679c:	687b      	ldr	r3, [r7, #4]
 800679e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80067a0:	2b01      	cmp	r3, #1
 80067a2:	d12e      	bne.n	8006802 <UART_RxISR_16BIT+0x13c>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80067a4:	687b      	ldr	r3, [r7, #4]
 80067a6:	2200      	movs	r2, #0
 80067a8:	661a      	str	r2, [r3, #96]	; 0x60

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80067aa:	687b      	ldr	r3, [r7, #4]
 80067ac:	681b      	ldr	r3, [r3, #0]
 80067ae:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80067b0:	68fb      	ldr	r3, [r7, #12]
 80067b2:	e853 3f00 	ldrex	r3, [r3]
 80067b6:	60bb      	str	r3, [r7, #8]
   return(result);
 80067b8:	68bb      	ldr	r3, [r7, #8]
 80067ba:	f023 0310 	bic.w	r3, r3, #16
 80067be:	647b      	str	r3, [r7, #68]	; 0x44
 80067c0:	687b      	ldr	r3, [r7, #4]
 80067c2:	681b      	ldr	r3, [r3, #0]
 80067c4:	461a      	mov	r2, r3
 80067c6:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80067c8:	61bb      	str	r3, [r7, #24]
 80067ca:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80067cc:	6979      	ldr	r1, [r7, #20]
 80067ce:	69ba      	ldr	r2, [r7, #24]
 80067d0:	e841 2300 	strex	r3, r2, [r1]
 80067d4:	613b      	str	r3, [r7, #16]
   return(result);
 80067d6:	693b      	ldr	r3, [r7, #16]
 80067d8:	2b00      	cmp	r3, #0
 80067da:	d1e6      	bne.n	80067aa <UART_RxISR_16BIT+0xe4>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 80067dc:	687b      	ldr	r3, [r7, #4]
 80067de:	681b      	ldr	r3, [r3, #0]
 80067e0:	69db      	ldr	r3, [r3, #28]
 80067e2:	f003 0310 	and.w	r3, r3, #16
 80067e6:	2b10      	cmp	r3, #16
 80067e8:	d103      	bne.n	80067f2 <UART_RxISR_16BIT+0x12c>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 80067ea:	687b      	ldr	r3, [r7, #4]
 80067ec:	681b      	ldr	r3, [r3, #0]
 80067ee:	2210      	movs	r2, #16
 80067f0:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80067f2:	687b      	ldr	r3, [r7, #4]
 80067f4:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 80067f8:	4619      	mov	r1, r3
 80067fa:	6878      	ldr	r0, [r7, #4]
 80067fc:	f7ff f940 	bl	8005a80 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8006800:	e00b      	b.n	800681a <UART_RxISR_16BIT+0x154>
        HAL_UART_RxCpltCallback(huart);
 8006802:	6878      	ldr	r0, [r7, #4]
 8006804:	f7fa fe52 	bl	80014ac <HAL_UART_RxCpltCallback>
}
 8006808:	e007      	b.n	800681a <UART_RxISR_16BIT+0x154>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800680a:	687b      	ldr	r3, [r7, #4]
 800680c:	681b      	ldr	r3, [r3, #0]
 800680e:	699a      	ldr	r2, [r3, #24]
 8006810:	687b      	ldr	r3, [r7, #4]
 8006812:	681b      	ldr	r3, [r3, #0]
 8006814:	f042 0208 	orr.w	r2, r2, #8
 8006818:	619a      	str	r2, [r3, #24]
}
 800681a:	bf00      	nop
 800681c:	3758      	adds	r7, #88	; 0x58
 800681e:	46bd      	mov	sp, r7
 8006820:	bd80      	pop	{r7, pc}
	...

08006824 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8006824:	b084      	sub	sp, #16
 8006826:	b580      	push	{r7, lr}
 8006828:	b084      	sub	sp, #16
 800682a:	af00      	add	r7, sp, #0
 800682c:	6078      	str	r0, [r7, #4]
 800682e:	f107 001c 	add.w	r0, r7, #28
 8006832:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8006836:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006838:	2b01      	cmp	r3, #1
 800683a:	d126      	bne.n	800688a <USB_CoreInit+0x66>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 800683c:	687b      	ldr	r3, [r7, #4]
 800683e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006840:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8006844:	687b      	ldr	r3, [r7, #4]
 8006846:	639a      	str	r2, [r3, #56]	; 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 8006848:	687b      	ldr	r3, [r7, #4]
 800684a:	68da      	ldr	r2, [r3, #12]
 800684c:	4b38      	ldr	r3, [pc, #224]	; (8006930 <USB_CoreInit+0x10c>)
 800684e:	4013      	ands	r3, r2
 8006850:	687a      	ldr	r2, [r7, #4]
 8006852:	60d3      	str	r3, [r2, #12]

#if defined(STM32F722xx) || defined(STM32F723xx) || defined(STM32F730xx) || defined(STM32F732xx) || defined(STM32F733xx)
    /* Select ULPI Interface */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPI_UTMI_SEL;
 8006854:	687b      	ldr	r3, [r7, #4]
 8006856:	68db      	ldr	r3, [r3, #12]
 8006858:	f043 0210 	orr.w	r2, r3, #16
 800685c:	687b      	ldr	r3, [r7, #4]
 800685e:	60da      	str	r2, [r3, #12]
#endif /* defined(STM32F722xx) || defined(STM32F723xx) || defined(STM32F730xx) || defined(STM32F732xx) || defined(STM32F733xx) */

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 8006860:	687b      	ldr	r3, [r7, #4]
 8006862:	68db      	ldr	r3, [r3, #12]
 8006864:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8006868:	687b      	ldr	r3, [r7, #4]
 800686a:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 800686c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800686e:	2b01      	cmp	r3, #1
 8006870:	d105      	bne.n	800687e <USB_CoreInit+0x5a>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 8006872:	687b      	ldr	r3, [r7, #4]
 8006874:	68db      	ldr	r3, [r3, #12]
 8006876:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 800687a:	687b      	ldr	r3, [r7, #4]
 800687c:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 800687e:	6878      	ldr	r0, [r7, #4]
 8006880:	f000 facc 	bl	8006e1c <USB_CoreReset>
 8006884:	4603      	mov	r3, r0
 8006886:	73fb      	strb	r3, [r7, #15]
 8006888:	e03a      	b.n	8006900 <USB_CoreInit+0xdc>
  }
#if defined(STM32F722xx) || defined(STM32F723xx) || defined(STM32F730xx) || defined(STM32F732xx) || defined(STM32F733xx)
  else if (cfg.phy_itface == USB_OTG_HS_EMBEDDED_PHY)
 800688a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800688c:	2b03      	cmp	r3, #3
 800688e:	d126      	bne.n	80068de <USB_CoreInit+0xba>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8006890:	687b      	ldr	r3, [r7, #4]
 8006892:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006894:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8006898:	687b      	ldr	r3, [r7, #4]
 800689a:	639a      	str	r2, [r3, #56]	; 0x38

    /* Init The UTMI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 800689c:	687b      	ldr	r3, [r7, #4]
 800689e:	68da      	ldr	r2, [r3, #12]
 80068a0:	4b23      	ldr	r3, [pc, #140]	; (8006930 <USB_CoreInit+0x10c>)
 80068a2:	4013      	ands	r3, r2
 80068a4:	687a      	ldr	r2, [r7, #4]
 80068a6:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 80068a8:	687b      	ldr	r3, [r7, #4]
 80068aa:	68db      	ldr	r3, [r3, #12]
 80068ac:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 80068b0:	687b      	ldr	r3, [r7, #4]
 80068b2:	60da      	str	r2, [r3, #12]

    /* Select UTMI Interface */
    USBx->GUSBCFG &= ~USB_OTG_GUSBCFG_ULPI_UTMI_SEL;
 80068b4:	687b      	ldr	r3, [r7, #4]
 80068b6:	68db      	ldr	r3, [r3, #12]
 80068b8:	f023 0210 	bic.w	r2, r3, #16
 80068bc:	687b      	ldr	r3, [r7, #4]
 80068be:	60da      	str	r2, [r3, #12]
    {
      return HAL_ERROR;
    }
#endif /* USBPHYC */

    if (cfg.use_external_vbus == 1U)
 80068c0:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80068c2:	2b01      	cmp	r3, #1
 80068c4:	d105      	bne.n	80068d2 <USB_CoreInit+0xae>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 80068c6:	687b      	ldr	r3, [r7, #4]
 80068c8:	68db      	ldr	r3, [r3, #12]
 80068ca:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 80068ce:	687b      	ldr	r3, [r7, #4]
 80068d0:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 80068d2:	6878      	ldr	r0, [r7, #4]
 80068d4:	f000 faa2 	bl	8006e1c <USB_CoreReset>
 80068d8:	4603      	mov	r3, r0
 80068da:	73fb      	strb	r3, [r7, #15]
 80068dc:	e010      	b.n	8006900 <USB_CoreInit+0xdc>
  }
#endif /* defined(STM32F722xx) || defined(STM32F723xx) || defined(STM32F730xx) || defined(STM32F732xx) || defined(STM32F733xx) */
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 80068de:	687b      	ldr	r3, [r7, #4]
 80068e0:	68db      	ldr	r3, [r3, #12]
 80068e2:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 80068e6:	687b      	ldr	r3, [r7, #4]
 80068e8:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 80068ea:	6878      	ldr	r0, [r7, #4]
 80068ec:	f000 fa96 	bl	8006e1c <USB_CoreReset>
 80068f0:	4603      	mov	r3, r0
 80068f2:	73fb      	strb	r3, [r7, #15]

    /* Activate the USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 80068f4:	687b      	ldr	r3, [r7, #4]
 80068f6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80068f8:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 80068fc:	687b      	ldr	r3, [r7, #4]
 80068fe:	639a      	str	r2, [r3, #56]	; 0x38
  }

  if (cfg.dma_enable == 1U)
 8006900:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006902:	2b01      	cmp	r3, #1
 8006904:	d10b      	bne.n	800691e <USB_CoreInit+0xfa>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 8006906:	687b      	ldr	r3, [r7, #4]
 8006908:	689b      	ldr	r3, [r3, #8]
 800690a:	f043 0206 	orr.w	r2, r3, #6
 800690e:	687b      	ldr	r3, [r7, #4]
 8006910:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 8006912:	687b      	ldr	r3, [r7, #4]
 8006914:	689b      	ldr	r3, [r3, #8]
 8006916:	f043 0220 	orr.w	r2, r3, #32
 800691a:	687b      	ldr	r3, [r7, #4]
 800691c:	609a      	str	r2, [r3, #8]
  }

  return ret;
 800691e:	7bfb      	ldrb	r3, [r7, #15]
}
 8006920:	4618      	mov	r0, r3
 8006922:	3710      	adds	r7, #16
 8006924:	46bd      	mov	sp, r7
 8006926:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800692a:	b004      	add	sp, #16
 800692c:	4770      	bx	lr
 800692e:	bf00      	nop
 8006930:	ffbdffbf 	.word	0xffbdffbf

08006934 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8006934:	b480      	push	{r7}
 8006936:	b083      	sub	sp, #12
 8006938:	af00      	add	r7, sp, #0
 800693a:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 800693c:	687b      	ldr	r3, [r7, #4]
 800693e:	689b      	ldr	r3, [r3, #8]
 8006940:	f023 0201 	bic.w	r2, r3, #1
 8006944:	687b      	ldr	r3, [r7, #4]
 8006946:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8006948:	2300      	movs	r3, #0
}
 800694a:	4618      	mov	r0, r3
 800694c:	370c      	adds	r7, #12
 800694e:	46bd      	mov	sp, r7
 8006950:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006954:	4770      	bx	lr

08006956 <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 8006956:	b580      	push	{r7, lr}
 8006958:	b084      	sub	sp, #16
 800695a:	af00      	add	r7, sp, #0
 800695c:	6078      	str	r0, [r7, #4]
 800695e:	460b      	mov	r3, r1
 8006960:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 8006962:	2300      	movs	r3, #0
 8006964:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 8006966:	687b      	ldr	r3, [r7, #4]
 8006968:	68db      	ldr	r3, [r3, #12]
 800696a:	f023 42c0 	bic.w	r2, r3, #1610612736	; 0x60000000
 800696e:	687b      	ldr	r3, [r7, #4]
 8006970:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 8006972:	78fb      	ldrb	r3, [r7, #3]
 8006974:	2b01      	cmp	r3, #1
 8006976:	d115      	bne.n	80069a4 <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 8006978:	687b      	ldr	r3, [r7, #4]
 800697a:	68db      	ldr	r3, [r3, #12]
 800697c:	f043 5200 	orr.w	r2, r3, #536870912	; 0x20000000
 8006980:	687b      	ldr	r3, [r7, #4]
 8006982:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(1U);
 8006984:	2001      	movs	r0, #1
 8006986:	f7fb fc43 	bl	8002210 <HAL_Delay>
      ms++;
 800698a:	68fb      	ldr	r3, [r7, #12]
 800698c:	3301      	adds	r3, #1
 800698e:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < 50U));
 8006990:	6878      	ldr	r0, [r7, #4]
 8006992:	f000 fa35 	bl	8006e00 <USB_GetMode>
 8006996:	4603      	mov	r3, r0
 8006998:	2b01      	cmp	r3, #1
 800699a:	d01e      	beq.n	80069da <USB_SetCurrentMode+0x84>
 800699c:	68fb      	ldr	r3, [r7, #12]
 800699e:	2b31      	cmp	r3, #49	; 0x31
 80069a0:	d9f0      	bls.n	8006984 <USB_SetCurrentMode+0x2e>
 80069a2:	e01a      	b.n	80069da <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 80069a4:	78fb      	ldrb	r3, [r7, #3]
 80069a6:	2b00      	cmp	r3, #0
 80069a8:	d115      	bne.n	80069d6 <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 80069aa:	687b      	ldr	r3, [r7, #4]
 80069ac:	68db      	ldr	r3, [r3, #12]
 80069ae:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 80069b2:	687b      	ldr	r3, [r7, #4]
 80069b4:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(1U);
 80069b6:	2001      	movs	r0, #1
 80069b8:	f7fb fc2a 	bl	8002210 <HAL_Delay>
      ms++;
 80069bc:	68fb      	ldr	r3, [r7, #12]
 80069be:	3301      	adds	r3, #1
 80069c0:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < 50U));
 80069c2:	6878      	ldr	r0, [r7, #4]
 80069c4:	f000 fa1c 	bl	8006e00 <USB_GetMode>
 80069c8:	4603      	mov	r3, r0
 80069ca:	2b00      	cmp	r3, #0
 80069cc:	d005      	beq.n	80069da <USB_SetCurrentMode+0x84>
 80069ce:	68fb      	ldr	r3, [r7, #12]
 80069d0:	2b31      	cmp	r3, #49	; 0x31
 80069d2:	d9f0      	bls.n	80069b6 <USB_SetCurrentMode+0x60>
 80069d4:	e001      	b.n	80069da <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 80069d6:	2301      	movs	r3, #1
 80069d8:	e005      	b.n	80069e6 <USB_SetCurrentMode+0x90>
  }

  if (ms == 50U)
 80069da:	68fb      	ldr	r3, [r7, #12]
 80069dc:	2b32      	cmp	r3, #50	; 0x32
 80069de:	d101      	bne.n	80069e4 <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 80069e0:	2301      	movs	r3, #1
 80069e2:	e000      	b.n	80069e6 <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 80069e4:	2300      	movs	r3, #0
}
 80069e6:	4618      	mov	r0, r3
 80069e8:	3710      	adds	r7, #16
 80069ea:	46bd      	mov	sp, r7
 80069ec:	bd80      	pop	{r7, pc}
	...

080069f0 <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 80069f0:	b084      	sub	sp, #16
 80069f2:	b580      	push	{r7, lr}
 80069f4:	b086      	sub	sp, #24
 80069f6:	af00      	add	r7, sp, #0
 80069f8:	6078      	str	r0, [r7, #4]
 80069fa:	f107 0024 	add.w	r0, r7, #36	; 0x24
 80069fe:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 8006a02:	2300      	movs	r3, #0
 8006a04:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006a06:	687b      	ldr	r3, [r7, #4]
 8006a08:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 8006a0a:	2300      	movs	r3, #0
 8006a0c:	613b      	str	r3, [r7, #16]
 8006a0e:	e009      	b.n	8006a24 <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 8006a10:	687a      	ldr	r2, [r7, #4]
 8006a12:	693b      	ldr	r3, [r7, #16]
 8006a14:	3340      	adds	r3, #64	; 0x40
 8006a16:	009b      	lsls	r3, r3, #2
 8006a18:	4413      	add	r3, r2
 8006a1a:	2200      	movs	r2, #0
 8006a1c:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 8006a1e:	693b      	ldr	r3, [r7, #16]
 8006a20:	3301      	adds	r3, #1
 8006a22:	613b      	str	r3, [r7, #16]
 8006a24:	693b      	ldr	r3, [r7, #16]
 8006a26:	2b0e      	cmp	r3, #14
 8006a28:	d9f2      	bls.n	8006a10 <USB_DevInit+0x20>
  }

  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 8006a2a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8006a2c:	2b00      	cmp	r3, #0
 8006a2e:	d11c      	bne.n	8006a6a <USB_DevInit+0x7a>
  {
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8006a30:	68fb      	ldr	r3, [r7, #12]
 8006a32:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8006a36:	685b      	ldr	r3, [r3, #4]
 8006a38:	68fa      	ldr	r2, [r7, #12]
 8006a3a:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8006a3e:	f043 0302 	orr.w	r3, r3, #2
 8006a42:	6053      	str	r3, [r2, #4]

    /* Deactivate VBUS Sensing B */
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBDEN;
 8006a44:	687b      	ldr	r3, [r7, #4]
 8006a46:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006a48:	f423 1200 	bic.w	r2, r3, #2097152	; 0x200000
 8006a4c:	687b      	ldr	r3, [r7, #4]
 8006a4e:	639a      	str	r2, [r3, #56]	; 0x38

    /* B-peripheral session valid override enable */
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOEN;
 8006a50:	687b      	ldr	r3, [r7, #4]
 8006a52:	681b      	ldr	r3, [r3, #0]
 8006a54:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8006a58:	687b      	ldr	r3, [r7, #4]
 8006a5a:	601a      	str	r2, [r3, #0]
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOVAL;
 8006a5c:	687b      	ldr	r3, [r7, #4]
 8006a5e:	681b      	ldr	r3, [r3, #0]
 8006a60:	f043 0280 	orr.w	r2, r3, #128	; 0x80
 8006a64:	687b      	ldr	r3, [r7, #4]
 8006a66:	601a      	str	r2, [r3, #0]
 8006a68:	e005      	b.n	8006a76 <USB_DevInit+0x86>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
 8006a6a:	687b      	ldr	r3, [r7, #4]
 8006a6c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006a6e:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 8006a72:	687b      	ldr	r3, [r7, #4]
 8006a74:	639a      	str	r2, [r3, #56]	; 0x38
  }

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 8006a76:	68fb      	ldr	r3, [r7, #12]
 8006a78:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 8006a7c:	461a      	mov	r2, r3
 8006a7e:	2300      	movs	r3, #0
 8006a80:	6013      	str	r3, [r2, #0]

  /* Device mode configuration */
  USBx_DEVICE->DCFG |= DCFG_FRAME_INTERVAL_80;
 8006a82:	68fb      	ldr	r3, [r7, #12]
 8006a84:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8006a88:	4619      	mov	r1, r3
 8006a8a:	68fb      	ldr	r3, [r7, #12]
 8006a8c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8006a90:	461a      	mov	r2, r3
 8006a92:	680b      	ldr	r3, [r1, #0]
 8006a94:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8006a96:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006a98:	2b01      	cmp	r3, #1
 8006a9a:	d10c      	bne.n	8006ab6 <USB_DevInit+0xc6>
  {
    if (cfg.speed == USBD_HS_SPEED)
 8006a9c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006a9e:	2b00      	cmp	r3, #0
 8006aa0:	d104      	bne.n	8006aac <USB_DevInit+0xbc>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 8006aa2:	2100      	movs	r1, #0
 8006aa4:	6878      	ldr	r0, [r7, #4]
 8006aa6:	f000 f971 	bl	8006d8c <USB_SetDevSpeed>
 8006aaa:	e018      	b.n	8006ade <USB_DevInit+0xee>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 8006aac:	2101      	movs	r1, #1
 8006aae:	6878      	ldr	r0, [r7, #4]
 8006ab0:	f000 f96c 	bl	8006d8c <USB_SetDevSpeed>
 8006ab4:	e013      	b.n	8006ade <USB_DevInit+0xee>
    }
  }
#if defined(STM32F722xx) || defined(STM32F723xx) || defined(STM32F730xx) || defined(STM32F732xx) || defined(STM32F733xx)
  else if (cfg.phy_itface == USB_OTG_HS_EMBEDDED_PHY)
 8006ab6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006ab8:	2b03      	cmp	r3, #3
 8006aba:	d10c      	bne.n	8006ad6 <USB_DevInit+0xe6>
  {
    if (cfg.speed == USBD_HS_SPEED)
 8006abc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006abe:	2b00      	cmp	r3, #0
 8006ac0:	d104      	bne.n	8006acc <USB_DevInit+0xdc>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 8006ac2:	2100      	movs	r1, #0
 8006ac4:	6878      	ldr	r0, [r7, #4]
 8006ac6:	f000 f961 	bl	8006d8c <USB_SetDevSpeed>
 8006aca:	e008      	b.n	8006ade <USB_DevInit+0xee>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 8006acc:	2101      	movs	r1, #1
 8006ace:	6878      	ldr	r0, [r7, #4]
 8006ad0:	f000 f95c 	bl	8006d8c <USB_SetDevSpeed>
 8006ad4:	e003      	b.n	8006ade <USB_DevInit+0xee>
  }
#endif /* defined(STM32F722xx) || defined(STM32F723xx) || defined(STM32F730xx) || defined(STM32F732xx) || defined(STM32F733xx) */
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 8006ad6:	2103      	movs	r1, #3
 8006ad8:	6878      	ldr	r0, [r7, #4]
 8006ada:	f000 f957 	bl	8006d8c <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 8006ade:	2110      	movs	r1, #16
 8006ae0:	6878      	ldr	r0, [r7, #4]
 8006ae2:	f000 f8f3 	bl	8006ccc <USB_FlushTxFifo>
 8006ae6:	4603      	mov	r3, r0
 8006ae8:	2b00      	cmp	r3, #0
 8006aea:	d001      	beq.n	8006af0 <USB_DevInit+0x100>
  {
    ret = HAL_ERROR;
 8006aec:	2301      	movs	r3, #1
 8006aee:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 8006af0:	6878      	ldr	r0, [r7, #4]
 8006af2:	f000 f91d 	bl	8006d30 <USB_FlushRxFifo>
 8006af6:	4603      	mov	r3, r0
 8006af8:	2b00      	cmp	r3, #0
 8006afa:	d001      	beq.n	8006b00 <USB_DevInit+0x110>
  {
    ret = HAL_ERROR;
 8006afc:	2301      	movs	r3, #1
 8006afe:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 8006b00:	68fb      	ldr	r3, [r7, #12]
 8006b02:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8006b06:	461a      	mov	r2, r3
 8006b08:	2300      	movs	r3, #0
 8006b0a:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 8006b0c:	68fb      	ldr	r3, [r7, #12]
 8006b0e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8006b12:	461a      	mov	r2, r3
 8006b14:	2300      	movs	r3, #0
 8006b16:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 8006b18:	68fb      	ldr	r3, [r7, #12]
 8006b1a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8006b1e:	461a      	mov	r2, r3
 8006b20:	2300      	movs	r3, #0
 8006b22:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8006b24:	2300      	movs	r3, #0
 8006b26:	613b      	str	r3, [r7, #16]
 8006b28:	e043      	b.n	8006bb2 <USB_DevInit+0x1c2>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8006b2a:	693b      	ldr	r3, [r7, #16]
 8006b2c:	015a      	lsls	r2, r3, #5
 8006b2e:	68fb      	ldr	r3, [r7, #12]
 8006b30:	4413      	add	r3, r2
 8006b32:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006b36:	681b      	ldr	r3, [r3, #0]
 8006b38:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8006b3c:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8006b40:	d118      	bne.n	8006b74 <USB_DevInit+0x184>
    {
      if (i == 0U)
 8006b42:	693b      	ldr	r3, [r7, #16]
 8006b44:	2b00      	cmp	r3, #0
 8006b46:	d10a      	bne.n	8006b5e <USB_DevInit+0x16e>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 8006b48:	693b      	ldr	r3, [r7, #16]
 8006b4a:	015a      	lsls	r2, r3, #5
 8006b4c:	68fb      	ldr	r3, [r7, #12]
 8006b4e:	4413      	add	r3, r2
 8006b50:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006b54:	461a      	mov	r2, r3
 8006b56:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8006b5a:	6013      	str	r3, [r2, #0]
 8006b5c:	e013      	b.n	8006b86 <USB_DevInit+0x196>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 8006b5e:	693b      	ldr	r3, [r7, #16]
 8006b60:	015a      	lsls	r2, r3, #5
 8006b62:	68fb      	ldr	r3, [r7, #12]
 8006b64:	4413      	add	r3, r2
 8006b66:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006b6a:	461a      	mov	r2, r3
 8006b6c:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8006b70:	6013      	str	r3, [r2, #0]
 8006b72:	e008      	b.n	8006b86 <USB_DevInit+0x196>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 8006b74:	693b      	ldr	r3, [r7, #16]
 8006b76:	015a      	lsls	r2, r3, #5
 8006b78:	68fb      	ldr	r3, [r7, #12]
 8006b7a:	4413      	add	r3, r2
 8006b7c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006b80:	461a      	mov	r2, r3
 8006b82:	2300      	movs	r3, #0
 8006b84:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 8006b86:	693b      	ldr	r3, [r7, #16]
 8006b88:	015a      	lsls	r2, r3, #5
 8006b8a:	68fb      	ldr	r3, [r7, #12]
 8006b8c:	4413      	add	r3, r2
 8006b8e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006b92:	461a      	mov	r2, r3
 8006b94:	2300      	movs	r3, #0
 8006b96:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 8006b98:	693b      	ldr	r3, [r7, #16]
 8006b9a:	015a      	lsls	r2, r3, #5
 8006b9c:	68fb      	ldr	r3, [r7, #12]
 8006b9e:	4413      	add	r3, r2
 8006ba0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006ba4:	461a      	mov	r2, r3
 8006ba6:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 8006baa:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8006bac:	693b      	ldr	r3, [r7, #16]
 8006bae:	3301      	adds	r3, #1
 8006bb0:	613b      	str	r3, [r7, #16]
 8006bb2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006bb4:	693a      	ldr	r2, [r7, #16]
 8006bb6:	429a      	cmp	r2, r3
 8006bb8:	d3b7      	bcc.n	8006b2a <USB_DevInit+0x13a>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8006bba:	2300      	movs	r3, #0
 8006bbc:	613b      	str	r3, [r7, #16]
 8006bbe:	e043      	b.n	8006c48 <USB_DevInit+0x258>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8006bc0:	693b      	ldr	r3, [r7, #16]
 8006bc2:	015a      	lsls	r2, r3, #5
 8006bc4:	68fb      	ldr	r3, [r7, #12]
 8006bc6:	4413      	add	r3, r2
 8006bc8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006bcc:	681b      	ldr	r3, [r3, #0]
 8006bce:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8006bd2:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8006bd6:	d118      	bne.n	8006c0a <USB_DevInit+0x21a>
    {
      if (i == 0U)
 8006bd8:	693b      	ldr	r3, [r7, #16]
 8006bda:	2b00      	cmp	r3, #0
 8006bdc:	d10a      	bne.n	8006bf4 <USB_DevInit+0x204>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 8006bde:	693b      	ldr	r3, [r7, #16]
 8006be0:	015a      	lsls	r2, r3, #5
 8006be2:	68fb      	ldr	r3, [r7, #12]
 8006be4:	4413      	add	r3, r2
 8006be6:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006bea:	461a      	mov	r2, r3
 8006bec:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8006bf0:	6013      	str	r3, [r2, #0]
 8006bf2:	e013      	b.n	8006c1c <USB_DevInit+0x22c>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 8006bf4:	693b      	ldr	r3, [r7, #16]
 8006bf6:	015a      	lsls	r2, r3, #5
 8006bf8:	68fb      	ldr	r3, [r7, #12]
 8006bfa:	4413      	add	r3, r2
 8006bfc:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006c00:	461a      	mov	r2, r3
 8006c02:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8006c06:	6013      	str	r3, [r2, #0]
 8006c08:	e008      	b.n	8006c1c <USB_DevInit+0x22c>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 8006c0a:	693b      	ldr	r3, [r7, #16]
 8006c0c:	015a      	lsls	r2, r3, #5
 8006c0e:	68fb      	ldr	r3, [r7, #12]
 8006c10:	4413      	add	r3, r2
 8006c12:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006c16:	461a      	mov	r2, r3
 8006c18:	2300      	movs	r3, #0
 8006c1a:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 8006c1c:	693b      	ldr	r3, [r7, #16]
 8006c1e:	015a      	lsls	r2, r3, #5
 8006c20:	68fb      	ldr	r3, [r7, #12]
 8006c22:	4413      	add	r3, r2
 8006c24:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006c28:	461a      	mov	r2, r3
 8006c2a:	2300      	movs	r3, #0
 8006c2c:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 8006c2e:	693b      	ldr	r3, [r7, #16]
 8006c30:	015a      	lsls	r2, r3, #5
 8006c32:	68fb      	ldr	r3, [r7, #12]
 8006c34:	4413      	add	r3, r2
 8006c36:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006c3a:	461a      	mov	r2, r3
 8006c3c:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 8006c40:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8006c42:	693b      	ldr	r3, [r7, #16]
 8006c44:	3301      	adds	r3, #1
 8006c46:	613b      	str	r3, [r7, #16]
 8006c48:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006c4a:	693a      	ldr	r2, [r7, #16]
 8006c4c:	429a      	cmp	r2, r3
 8006c4e:	d3b7      	bcc.n	8006bc0 <USB_DevInit+0x1d0>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 8006c50:	68fb      	ldr	r3, [r7, #12]
 8006c52:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8006c56:	691b      	ldr	r3, [r3, #16]
 8006c58:	68fa      	ldr	r2, [r7, #12]
 8006c5a:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8006c5e:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8006c62:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 8006c64:	687b      	ldr	r3, [r7, #4]
 8006c66:	2200      	movs	r2, #0
 8006c68:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 8006c6a:	687b      	ldr	r3, [r7, #4]
 8006c6c:	f06f 4280 	mvn.w	r2, #1073741824	; 0x40000000
 8006c70:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 8006c72:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006c74:	2b00      	cmp	r3, #0
 8006c76:	d105      	bne.n	8006c84 <USB_DevInit+0x294>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 8006c78:	687b      	ldr	r3, [r7, #4]
 8006c7a:	699b      	ldr	r3, [r3, #24]
 8006c7c:	f043 0210 	orr.w	r2, r3, #16
 8006c80:	687b      	ldr	r3, [r7, #4]
 8006c82:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 8006c84:	687b      	ldr	r3, [r7, #4]
 8006c86:	699a      	ldr	r2, [r3, #24]
 8006c88:	4b0e      	ldr	r3, [pc, #56]	; (8006cc4 <USB_DevInit+0x2d4>)
 8006c8a:	4313      	orrs	r3, r2
 8006c8c:	687a      	ldr	r2, [r7, #4]
 8006c8e:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 8006c90:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006c92:	2b00      	cmp	r3, #0
 8006c94:	d005      	beq.n	8006ca2 <USB_DevInit+0x2b2>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 8006c96:	687b      	ldr	r3, [r7, #4]
 8006c98:	699b      	ldr	r3, [r3, #24]
 8006c9a:	f043 0208 	orr.w	r2, r3, #8
 8006c9e:	687b      	ldr	r3, [r7, #4]
 8006ca0:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 8006ca2:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8006ca4:	2b01      	cmp	r3, #1
 8006ca6:	d105      	bne.n	8006cb4 <USB_DevInit+0x2c4>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 8006ca8:	687b      	ldr	r3, [r7, #4]
 8006caa:	699a      	ldr	r2, [r3, #24]
 8006cac:	4b06      	ldr	r3, [pc, #24]	; (8006cc8 <USB_DevInit+0x2d8>)
 8006cae:	4313      	orrs	r3, r2
 8006cb0:	687a      	ldr	r2, [r7, #4]
 8006cb2:	6193      	str	r3, [r2, #24]
  }

  return ret;
 8006cb4:	7dfb      	ldrb	r3, [r7, #23]
}
 8006cb6:	4618      	mov	r0, r3
 8006cb8:	3718      	adds	r7, #24
 8006cba:	46bd      	mov	sp, r7
 8006cbc:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8006cc0:	b004      	add	sp, #16
 8006cc2:	4770      	bx	lr
 8006cc4:	803c3800 	.word	0x803c3800
 8006cc8:	40000004 	.word	0x40000004

08006ccc <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 8006ccc:	b480      	push	{r7}
 8006cce:	b085      	sub	sp, #20
 8006cd0:	af00      	add	r7, sp, #0
 8006cd2:	6078      	str	r0, [r7, #4]
 8006cd4:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 8006cd6:	2300      	movs	r3, #0
 8006cd8:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    if (++count > 200000U)
 8006cda:	68fb      	ldr	r3, [r7, #12]
 8006cdc:	3301      	adds	r3, #1
 8006cde:	60fb      	str	r3, [r7, #12]
 8006ce0:	4a12      	ldr	r2, [pc, #72]	; (8006d2c <USB_FlushTxFifo+0x60>)
 8006ce2:	4293      	cmp	r3, r2
 8006ce4:	d901      	bls.n	8006cea <USB_FlushTxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 8006ce6:	2303      	movs	r3, #3
 8006ce8:	e01a      	b.n	8006d20 <USB_FlushTxFifo+0x54>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8006cea:	687b      	ldr	r3, [r7, #4]
 8006cec:	691b      	ldr	r3, [r3, #16]
 8006cee:	2b00      	cmp	r3, #0
 8006cf0:	daf3      	bge.n	8006cda <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 8006cf2:	2300      	movs	r3, #0
 8006cf4:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 8006cf6:	683b      	ldr	r3, [r7, #0]
 8006cf8:	019b      	lsls	r3, r3, #6
 8006cfa:	f043 0220 	orr.w	r2, r3, #32
 8006cfe:	687b      	ldr	r3, [r7, #4]
 8006d00:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 8006d02:	68fb      	ldr	r3, [r7, #12]
 8006d04:	3301      	adds	r3, #1
 8006d06:	60fb      	str	r3, [r7, #12]
 8006d08:	4a08      	ldr	r2, [pc, #32]	; (8006d2c <USB_FlushTxFifo+0x60>)
 8006d0a:	4293      	cmp	r3, r2
 8006d0c:	d901      	bls.n	8006d12 <USB_FlushTxFifo+0x46>
    {
      return HAL_TIMEOUT;
 8006d0e:	2303      	movs	r3, #3
 8006d10:	e006      	b.n	8006d20 <USB_FlushTxFifo+0x54>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 8006d12:	687b      	ldr	r3, [r7, #4]
 8006d14:	691b      	ldr	r3, [r3, #16]
 8006d16:	f003 0320 	and.w	r3, r3, #32
 8006d1a:	2b20      	cmp	r3, #32
 8006d1c:	d0f1      	beq.n	8006d02 <USB_FlushTxFifo+0x36>

  return HAL_OK;
 8006d1e:	2300      	movs	r3, #0
}
 8006d20:	4618      	mov	r0, r3
 8006d22:	3714      	adds	r7, #20
 8006d24:	46bd      	mov	sp, r7
 8006d26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d2a:	4770      	bx	lr
 8006d2c:	00030d40 	.word	0x00030d40

08006d30 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 8006d30:	b480      	push	{r7}
 8006d32:	b085      	sub	sp, #20
 8006d34:	af00      	add	r7, sp, #0
 8006d36:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8006d38:	2300      	movs	r3, #0
 8006d3a:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    if (++count > 200000U)
 8006d3c:	68fb      	ldr	r3, [r7, #12]
 8006d3e:	3301      	adds	r3, #1
 8006d40:	60fb      	str	r3, [r7, #12]
 8006d42:	4a11      	ldr	r2, [pc, #68]	; (8006d88 <USB_FlushRxFifo+0x58>)
 8006d44:	4293      	cmp	r3, r2
 8006d46:	d901      	bls.n	8006d4c <USB_FlushRxFifo+0x1c>
    {
      return HAL_TIMEOUT;
 8006d48:	2303      	movs	r3, #3
 8006d4a:	e017      	b.n	8006d7c <USB_FlushRxFifo+0x4c>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8006d4c:	687b      	ldr	r3, [r7, #4]
 8006d4e:	691b      	ldr	r3, [r3, #16]
 8006d50:	2b00      	cmp	r3, #0
 8006d52:	daf3      	bge.n	8006d3c <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 8006d54:	2300      	movs	r3, #0
 8006d56:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 8006d58:	687b      	ldr	r3, [r7, #4]
 8006d5a:	2210      	movs	r2, #16
 8006d5c:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 8006d5e:	68fb      	ldr	r3, [r7, #12]
 8006d60:	3301      	adds	r3, #1
 8006d62:	60fb      	str	r3, [r7, #12]
 8006d64:	4a08      	ldr	r2, [pc, #32]	; (8006d88 <USB_FlushRxFifo+0x58>)
 8006d66:	4293      	cmp	r3, r2
 8006d68:	d901      	bls.n	8006d6e <USB_FlushRxFifo+0x3e>
    {
      return HAL_TIMEOUT;
 8006d6a:	2303      	movs	r3, #3
 8006d6c:	e006      	b.n	8006d7c <USB_FlushRxFifo+0x4c>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 8006d6e:	687b      	ldr	r3, [r7, #4]
 8006d70:	691b      	ldr	r3, [r3, #16]
 8006d72:	f003 0310 	and.w	r3, r3, #16
 8006d76:	2b10      	cmp	r3, #16
 8006d78:	d0f1      	beq.n	8006d5e <USB_FlushRxFifo+0x2e>

  return HAL_OK;
 8006d7a:	2300      	movs	r3, #0
}
 8006d7c:	4618      	mov	r0, r3
 8006d7e:	3714      	adds	r7, #20
 8006d80:	46bd      	mov	sp, r7
 8006d82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d86:	4770      	bx	lr
 8006d88:	00030d40 	.word	0x00030d40

08006d8c <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 8006d8c:	b480      	push	{r7}
 8006d8e:	b085      	sub	sp, #20
 8006d90:	af00      	add	r7, sp, #0
 8006d92:	6078      	str	r0, [r7, #4]
 8006d94:	460b      	mov	r3, r1
 8006d96:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006d98:	687b      	ldr	r3, [r7, #4]
 8006d9a:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 8006d9c:	68fb      	ldr	r3, [r7, #12]
 8006d9e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8006da2:	681a      	ldr	r2, [r3, #0]
 8006da4:	78fb      	ldrb	r3, [r7, #3]
 8006da6:	68f9      	ldr	r1, [r7, #12]
 8006da8:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8006dac:	4313      	orrs	r3, r2
 8006dae:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 8006db0:	2300      	movs	r3, #0
}
 8006db2:	4618      	mov	r0, r3
 8006db4:	3714      	adds	r7, #20
 8006db6:	46bd      	mov	sp, r7
 8006db8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006dbc:	4770      	bx	lr

08006dbe <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevDisconnect(USB_OTG_GlobalTypeDef *USBx)
{
 8006dbe:	b480      	push	{r7}
 8006dc0:	b085      	sub	sp, #20
 8006dc2:	af00      	add	r7, sp, #0
 8006dc4:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006dc6:	687b      	ldr	r3, [r7, #4]
 8006dc8:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 8006dca:	68fb      	ldr	r3, [r7, #12]
 8006dcc:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 8006dd0:	681b      	ldr	r3, [r3, #0]
 8006dd2:	68fa      	ldr	r2, [r7, #12]
 8006dd4:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 8006dd8:	f023 0303 	bic.w	r3, r3, #3
 8006ddc:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8006dde:	68fb      	ldr	r3, [r7, #12]
 8006de0:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8006de4:	685b      	ldr	r3, [r3, #4]
 8006de6:	68fa      	ldr	r2, [r7, #12]
 8006de8:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8006dec:	f043 0302 	orr.w	r3, r3, #2
 8006df0:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8006df2:	2300      	movs	r3, #0
}
 8006df4:	4618      	mov	r0, r3
 8006df6:	3714      	adds	r7, #20
 8006df8:	46bd      	mov	sp, r7
 8006dfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006dfe:	4770      	bx	lr

08006e00 <USB_GetMode>:
  *          This parameter can be one of these values:
  *           0 : Host
  *           1 : Device
  */
uint32_t USB_GetMode(USB_OTG_GlobalTypeDef *USBx)
{
 8006e00:	b480      	push	{r7}
 8006e02:	b083      	sub	sp, #12
 8006e04:	af00      	add	r7, sp, #0
 8006e06:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 8006e08:	687b      	ldr	r3, [r7, #4]
 8006e0a:	695b      	ldr	r3, [r3, #20]
 8006e0c:	f003 0301 	and.w	r3, r3, #1
}
 8006e10:	4618      	mov	r0, r3
 8006e12:	370c      	adds	r7, #12
 8006e14:	46bd      	mov	sp, r7
 8006e16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e1a:	4770      	bx	lr

08006e1c <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 8006e1c:	b480      	push	{r7}
 8006e1e:	b085      	sub	sp, #20
 8006e20:	af00      	add	r7, sp, #0
 8006e22:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8006e24:	2300      	movs	r3, #0
 8006e26:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    if (++count > 200000U)
 8006e28:	68fb      	ldr	r3, [r7, #12]
 8006e2a:	3301      	adds	r3, #1
 8006e2c:	60fb      	str	r3, [r7, #12]
 8006e2e:	4a13      	ldr	r2, [pc, #76]	; (8006e7c <USB_CoreReset+0x60>)
 8006e30:	4293      	cmp	r3, r2
 8006e32:	d901      	bls.n	8006e38 <USB_CoreReset+0x1c>
    {
      return HAL_TIMEOUT;
 8006e34:	2303      	movs	r3, #3
 8006e36:	e01a      	b.n	8006e6e <USB_CoreReset+0x52>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8006e38:	687b      	ldr	r3, [r7, #4]
 8006e3a:	691b      	ldr	r3, [r3, #16]
 8006e3c:	2b00      	cmp	r3, #0
 8006e3e:	daf3      	bge.n	8006e28 <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 8006e40:	2300      	movs	r3, #0
 8006e42:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 8006e44:	687b      	ldr	r3, [r7, #4]
 8006e46:	691b      	ldr	r3, [r3, #16]
 8006e48:	f043 0201 	orr.w	r2, r3, #1
 8006e4c:	687b      	ldr	r3, [r7, #4]
 8006e4e:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 8006e50:	68fb      	ldr	r3, [r7, #12]
 8006e52:	3301      	adds	r3, #1
 8006e54:	60fb      	str	r3, [r7, #12]
 8006e56:	4a09      	ldr	r2, [pc, #36]	; (8006e7c <USB_CoreReset+0x60>)
 8006e58:	4293      	cmp	r3, r2
 8006e5a:	d901      	bls.n	8006e60 <USB_CoreReset+0x44>
    {
      return HAL_TIMEOUT;
 8006e5c:	2303      	movs	r3, #3
 8006e5e:	e006      	b.n	8006e6e <USB_CoreReset+0x52>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 8006e60:	687b      	ldr	r3, [r7, #4]
 8006e62:	691b      	ldr	r3, [r3, #16]
 8006e64:	f003 0301 	and.w	r3, r3, #1
 8006e68:	2b01      	cmp	r3, #1
 8006e6a:	d0f1      	beq.n	8006e50 <USB_CoreReset+0x34>

  return HAL_OK;
 8006e6c:	2300      	movs	r3, #0
}
 8006e6e:	4618      	mov	r0, r3
 8006e70:	3714      	adds	r7, #20
 8006e72:	46bd      	mov	sp, r7
 8006e74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e78:	4770      	bx	lr
 8006e7a:	bf00      	nop
 8006e7c:	00030d40 	.word	0x00030d40

08006e80 <__errno>:
 8006e80:	4b01      	ldr	r3, [pc, #4]	; (8006e88 <__errno+0x8>)
 8006e82:	6818      	ldr	r0, [r3, #0]
 8006e84:	4770      	bx	lr
 8006e86:	bf00      	nop
 8006e88:	20000020 	.word	0x20000020

08006e8c <__libc_init_array>:
 8006e8c:	b570      	push	{r4, r5, r6, lr}
 8006e8e:	4d0d      	ldr	r5, [pc, #52]	; (8006ec4 <__libc_init_array+0x38>)
 8006e90:	4c0d      	ldr	r4, [pc, #52]	; (8006ec8 <__libc_init_array+0x3c>)
 8006e92:	1b64      	subs	r4, r4, r5
 8006e94:	10a4      	asrs	r4, r4, #2
 8006e96:	2600      	movs	r6, #0
 8006e98:	42a6      	cmp	r6, r4
 8006e9a:	d109      	bne.n	8006eb0 <__libc_init_array+0x24>
 8006e9c:	4d0b      	ldr	r5, [pc, #44]	; (8006ecc <__libc_init_array+0x40>)
 8006e9e:	4c0c      	ldr	r4, [pc, #48]	; (8006ed0 <__libc_init_array+0x44>)
 8006ea0:	f002 fcf0 	bl	8009884 <_init>
 8006ea4:	1b64      	subs	r4, r4, r5
 8006ea6:	10a4      	asrs	r4, r4, #2
 8006ea8:	2600      	movs	r6, #0
 8006eaa:	42a6      	cmp	r6, r4
 8006eac:	d105      	bne.n	8006eba <__libc_init_array+0x2e>
 8006eae:	bd70      	pop	{r4, r5, r6, pc}
 8006eb0:	f855 3b04 	ldr.w	r3, [r5], #4
 8006eb4:	4798      	blx	r3
 8006eb6:	3601      	adds	r6, #1
 8006eb8:	e7ee      	b.n	8006e98 <__libc_init_array+0xc>
 8006eba:	f855 3b04 	ldr.w	r3, [r5], #4
 8006ebe:	4798      	blx	r3
 8006ec0:	3601      	adds	r6, #1
 8006ec2:	e7f2      	b.n	8006eaa <__libc_init_array+0x1e>
 8006ec4:	08009ca4 	.word	0x08009ca4
 8006ec8:	08009ca4 	.word	0x08009ca4
 8006ecc:	08009ca4 	.word	0x08009ca4
 8006ed0:	08009ca8 	.word	0x08009ca8

08006ed4 <memset>:
 8006ed4:	4402      	add	r2, r0
 8006ed6:	4603      	mov	r3, r0
 8006ed8:	4293      	cmp	r3, r2
 8006eda:	d100      	bne.n	8006ede <memset+0xa>
 8006edc:	4770      	bx	lr
 8006ede:	f803 1b01 	strb.w	r1, [r3], #1
 8006ee2:	e7f9      	b.n	8006ed8 <memset+0x4>

08006ee4 <__cvt>:
 8006ee4:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8006ee8:	ec55 4b10 	vmov	r4, r5, d0
 8006eec:	2d00      	cmp	r5, #0
 8006eee:	460e      	mov	r6, r1
 8006ef0:	4619      	mov	r1, r3
 8006ef2:	462b      	mov	r3, r5
 8006ef4:	bfbb      	ittet	lt
 8006ef6:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 8006efa:	461d      	movlt	r5, r3
 8006efc:	2300      	movge	r3, #0
 8006efe:	232d      	movlt	r3, #45	; 0x2d
 8006f00:	700b      	strb	r3, [r1, #0]
 8006f02:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8006f04:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 8006f08:	4691      	mov	r9, r2
 8006f0a:	f023 0820 	bic.w	r8, r3, #32
 8006f0e:	bfbc      	itt	lt
 8006f10:	4622      	movlt	r2, r4
 8006f12:	4614      	movlt	r4, r2
 8006f14:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8006f18:	d005      	beq.n	8006f26 <__cvt+0x42>
 8006f1a:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 8006f1e:	d100      	bne.n	8006f22 <__cvt+0x3e>
 8006f20:	3601      	adds	r6, #1
 8006f22:	2102      	movs	r1, #2
 8006f24:	e000      	b.n	8006f28 <__cvt+0x44>
 8006f26:	2103      	movs	r1, #3
 8006f28:	ab03      	add	r3, sp, #12
 8006f2a:	9301      	str	r3, [sp, #4]
 8006f2c:	ab02      	add	r3, sp, #8
 8006f2e:	9300      	str	r3, [sp, #0]
 8006f30:	ec45 4b10 	vmov	d0, r4, r5
 8006f34:	4653      	mov	r3, sl
 8006f36:	4632      	mov	r2, r6
 8006f38:	f000 fcca 	bl	80078d0 <_dtoa_r>
 8006f3c:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 8006f40:	4607      	mov	r7, r0
 8006f42:	d102      	bne.n	8006f4a <__cvt+0x66>
 8006f44:	f019 0f01 	tst.w	r9, #1
 8006f48:	d022      	beq.n	8006f90 <__cvt+0xac>
 8006f4a:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8006f4e:	eb07 0906 	add.w	r9, r7, r6
 8006f52:	d110      	bne.n	8006f76 <__cvt+0x92>
 8006f54:	783b      	ldrb	r3, [r7, #0]
 8006f56:	2b30      	cmp	r3, #48	; 0x30
 8006f58:	d10a      	bne.n	8006f70 <__cvt+0x8c>
 8006f5a:	2200      	movs	r2, #0
 8006f5c:	2300      	movs	r3, #0
 8006f5e:	4620      	mov	r0, r4
 8006f60:	4629      	mov	r1, r5
 8006f62:	f7f9 fdd9 	bl	8000b18 <__aeabi_dcmpeq>
 8006f66:	b918      	cbnz	r0, 8006f70 <__cvt+0x8c>
 8006f68:	f1c6 0601 	rsb	r6, r6, #1
 8006f6c:	f8ca 6000 	str.w	r6, [sl]
 8006f70:	f8da 3000 	ldr.w	r3, [sl]
 8006f74:	4499      	add	r9, r3
 8006f76:	2200      	movs	r2, #0
 8006f78:	2300      	movs	r3, #0
 8006f7a:	4620      	mov	r0, r4
 8006f7c:	4629      	mov	r1, r5
 8006f7e:	f7f9 fdcb 	bl	8000b18 <__aeabi_dcmpeq>
 8006f82:	b108      	cbz	r0, 8006f88 <__cvt+0xa4>
 8006f84:	f8cd 900c 	str.w	r9, [sp, #12]
 8006f88:	2230      	movs	r2, #48	; 0x30
 8006f8a:	9b03      	ldr	r3, [sp, #12]
 8006f8c:	454b      	cmp	r3, r9
 8006f8e:	d307      	bcc.n	8006fa0 <__cvt+0xbc>
 8006f90:	9b03      	ldr	r3, [sp, #12]
 8006f92:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8006f94:	1bdb      	subs	r3, r3, r7
 8006f96:	4638      	mov	r0, r7
 8006f98:	6013      	str	r3, [r2, #0]
 8006f9a:	b004      	add	sp, #16
 8006f9c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006fa0:	1c59      	adds	r1, r3, #1
 8006fa2:	9103      	str	r1, [sp, #12]
 8006fa4:	701a      	strb	r2, [r3, #0]
 8006fa6:	e7f0      	b.n	8006f8a <__cvt+0xa6>

08006fa8 <__exponent>:
 8006fa8:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8006faa:	4603      	mov	r3, r0
 8006fac:	2900      	cmp	r1, #0
 8006fae:	bfb8      	it	lt
 8006fb0:	4249      	neglt	r1, r1
 8006fb2:	f803 2b02 	strb.w	r2, [r3], #2
 8006fb6:	bfb4      	ite	lt
 8006fb8:	222d      	movlt	r2, #45	; 0x2d
 8006fba:	222b      	movge	r2, #43	; 0x2b
 8006fbc:	2909      	cmp	r1, #9
 8006fbe:	7042      	strb	r2, [r0, #1]
 8006fc0:	dd2a      	ble.n	8007018 <__exponent+0x70>
 8006fc2:	f10d 0407 	add.w	r4, sp, #7
 8006fc6:	46a4      	mov	ip, r4
 8006fc8:	270a      	movs	r7, #10
 8006fca:	46a6      	mov	lr, r4
 8006fcc:	460a      	mov	r2, r1
 8006fce:	fb91 f6f7 	sdiv	r6, r1, r7
 8006fd2:	fb07 1516 	mls	r5, r7, r6, r1
 8006fd6:	3530      	adds	r5, #48	; 0x30
 8006fd8:	2a63      	cmp	r2, #99	; 0x63
 8006fda:	f104 34ff 	add.w	r4, r4, #4294967295
 8006fde:	f80e 5c01 	strb.w	r5, [lr, #-1]
 8006fe2:	4631      	mov	r1, r6
 8006fe4:	dcf1      	bgt.n	8006fca <__exponent+0x22>
 8006fe6:	3130      	adds	r1, #48	; 0x30
 8006fe8:	f1ae 0502 	sub.w	r5, lr, #2
 8006fec:	f804 1c01 	strb.w	r1, [r4, #-1]
 8006ff0:	1c44      	adds	r4, r0, #1
 8006ff2:	4629      	mov	r1, r5
 8006ff4:	4561      	cmp	r1, ip
 8006ff6:	d30a      	bcc.n	800700e <__exponent+0x66>
 8006ff8:	f10d 0209 	add.w	r2, sp, #9
 8006ffc:	eba2 020e 	sub.w	r2, r2, lr
 8007000:	4565      	cmp	r5, ip
 8007002:	bf88      	it	hi
 8007004:	2200      	movhi	r2, #0
 8007006:	4413      	add	r3, r2
 8007008:	1a18      	subs	r0, r3, r0
 800700a:	b003      	add	sp, #12
 800700c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800700e:	f811 2b01 	ldrb.w	r2, [r1], #1
 8007012:	f804 2f01 	strb.w	r2, [r4, #1]!
 8007016:	e7ed      	b.n	8006ff4 <__exponent+0x4c>
 8007018:	2330      	movs	r3, #48	; 0x30
 800701a:	3130      	adds	r1, #48	; 0x30
 800701c:	7083      	strb	r3, [r0, #2]
 800701e:	70c1      	strb	r1, [r0, #3]
 8007020:	1d03      	adds	r3, r0, #4
 8007022:	e7f1      	b.n	8007008 <__exponent+0x60>

08007024 <_printf_float>:
 8007024:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007028:	ed2d 8b02 	vpush	{d8}
 800702c:	b08d      	sub	sp, #52	; 0x34
 800702e:	460c      	mov	r4, r1
 8007030:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 8007034:	4616      	mov	r6, r2
 8007036:	461f      	mov	r7, r3
 8007038:	4605      	mov	r5, r0
 800703a:	f001 fa35 	bl	80084a8 <_localeconv_r>
 800703e:	f8d0 a000 	ldr.w	sl, [r0]
 8007042:	4650      	mov	r0, sl
 8007044:	f7f9 f8ec 	bl	8000220 <strlen>
 8007048:	2300      	movs	r3, #0
 800704a:	930a      	str	r3, [sp, #40]	; 0x28
 800704c:	6823      	ldr	r3, [r4, #0]
 800704e:	9305      	str	r3, [sp, #20]
 8007050:	f8d8 3000 	ldr.w	r3, [r8]
 8007054:	f894 b018 	ldrb.w	fp, [r4, #24]
 8007058:	3307      	adds	r3, #7
 800705a:	f023 0307 	bic.w	r3, r3, #7
 800705e:	f103 0208 	add.w	r2, r3, #8
 8007062:	f8c8 2000 	str.w	r2, [r8]
 8007066:	e9d3 2300 	ldrd	r2, r3, [r3]
 800706a:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 800706e:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 8007072:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8007076:	9307      	str	r3, [sp, #28]
 8007078:	f8cd 8018 	str.w	r8, [sp, #24]
 800707c:	ee08 0a10 	vmov	s16, r0
 8007080:	4b9f      	ldr	r3, [pc, #636]	; (8007300 <_printf_float+0x2dc>)
 8007082:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8007086:	f04f 32ff 	mov.w	r2, #4294967295
 800708a:	f7f9 fd77 	bl	8000b7c <__aeabi_dcmpun>
 800708e:	bb88      	cbnz	r0, 80070f4 <_printf_float+0xd0>
 8007090:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8007094:	4b9a      	ldr	r3, [pc, #616]	; (8007300 <_printf_float+0x2dc>)
 8007096:	f04f 32ff 	mov.w	r2, #4294967295
 800709a:	f7f9 fd51 	bl	8000b40 <__aeabi_dcmple>
 800709e:	bb48      	cbnz	r0, 80070f4 <_printf_float+0xd0>
 80070a0:	2200      	movs	r2, #0
 80070a2:	2300      	movs	r3, #0
 80070a4:	4640      	mov	r0, r8
 80070a6:	4649      	mov	r1, r9
 80070a8:	f7f9 fd40 	bl	8000b2c <__aeabi_dcmplt>
 80070ac:	b110      	cbz	r0, 80070b4 <_printf_float+0x90>
 80070ae:	232d      	movs	r3, #45	; 0x2d
 80070b0:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80070b4:	4b93      	ldr	r3, [pc, #588]	; (8007304 <_printf_float+0x2e0>)
 80070b6:	4894      	ldr	r0, [pc, #592]	; (8007308 <_printf_float+0x2e4>)
 80070b8:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 80070bc:	bf94      	ite	ls
 80070be:	4698      	movls	r8, r3
 80070c0:	4680      	movhi	r8, r0
 80070c2:	2303      	movs	r3, #3
 80070c4:	6123      	str	r3, [r4, #16]
 80070c6:	9b05      	ldr	r3, [sp, #20]
 80070c8:	f023 0204 	bic.w	r2, r3, #4
 80070cc:	6022      	str	r2, [r4, #0]
 80070ce:	f04f 0900 	mov.w	r9, #0
 80070d2:	9700      	str	r7, [sp, #0]
 80070d4:	4633      	mov	r3, r6
 80070d6:	aa0b      	add	r2, sp, #44	; 0x2c
 80070d8:	4621      	mov	r1, r4
 80070da:	4628      	mov	r0, r5
 80070dc:	f000 f9d8 	bl	8007490 <_printf_common>
 80070e0:	3001      	adds	r0, #1
 80070e2:	f040 8090 	bne.w	8007206 <_printf_float+0x1e2>
 80070e6:	f04f 30ff 	mov.w	r0, #4294967295
 80070ea:	b00d      	add	sp, #52	; 0x34
 80070ec:	ecbd 8b02 	vpop	{d8}
 80070f0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80070f4:	4642      	mov	r2, r8
 80070f6:	464b      	mov	r3, r9
 80070f8:	4640      	mov	r0, r8
 80070fa:	4649      	mov	r1, r9
 80070fc:	f7f9 fd3e 	bl	8000b7c <__aeabi_dcmpun>
 8007100:	b140      	cbz	r0, 8007114 <_printf_float+0xf0>
 8007102:	464b      	mov	r3, r9
 8007104:	2b00      	cmp	r3, #0
 8007106:	bfbc      	itt	lt
 8007108:	232d      	movlt	r3, #45	; 0x2d
 800710a:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 800710e:	487f      	ldr	r0, [pc, #508]	; (800730c <_printf_float+0x2e8>)
 8007110:	4b7f      	ldr	r3, [pc, #508]	; (8007310 <_printf_float+0x2ec>)
 8007112:	e7d1      	b.n	80070b8 <_printf_float+0x94>
 8007114:	6863      	ldr	r3, [r4, #4]
 8007116:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 800711a:	9206      	str	r2, [sp, #24]
 800711c:	1c5a      	adds	r2, r3, #1
 800711e:	d13f      	bne.n	80071a0 <_printf_float+0x17c>
 8007120:	2306      	movs	r3, #6
 8007122:	6063      	str	r3, [r4, #4]
 8007124:	9b05      	ldr	r3, [sp, #20]
 8007126:	6861      	ldr	r1, [r4, #4]
 8007128:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 800712c:	2300      	movs	r3, #0
 800712e:	9303      	str	r3, [sp, #12]
 8007130:	ab0a      	add	r3, sp, #40	; 0x28
 8007132:	e9cd b301 	strd	fp, r3, [sp, #4]
 8007136:	ab09      	add	r3, sp, #36	; 0x24
 8007138:	ec49 8b10 	vmov	d0, r8, r9
 800713c:	9300      	str	r3, [sp, #0]
 800713e:	6022      	str	r2, [r4, #0]
 8007140:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 8007144:	4628      	mov	r0, r5
 8007146:	f7ff fecd 	bl	8006ee4 <__cvt>
 800714a:	9b06      	ldr	r3, [sp, #24]
 800714c:	9909      	ldr	r1, [sp, #36]	; 0x24
 800714e:	2b47      	cmp	r3, #71	; 0x47
 8007150:	4680      	mov	r8, r0
 8007152:	d108      	bne.n	8007166 <_printf_float+0x142>
 8007154:	1cc8      	adds	r0, r1, #3
 8007156:	db02      	blt.n	800715e <_printf_float+0x13a>
 8007158:	6863      	ldr	r3, [r4, #4]
 800715a:	4299      	cmp	r1, r3
 800715c:	dd41      	ble.n	80071e2 <_printf_float+0x1be>
 800715e:	f1ab 0b02 	sub.w	fp, fp, #2
 8007162:	fa5f fb8b 	uxtb.w	fp, fp
 8007166:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 800716a:	d820      	bhi.n	80071ae <_printf_float+0x18a>
 800716c:	3901      	subs	r1, #1
 800716e:	465a      	mov	r2, fp
 8007170:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8007174:	9109      	str	r1, [sp, #36]	; 0x24
 8007176:	f7ff ff17 	bl	8006fa8 <__exponent>
 800717a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800717c:	1813      	adds	r3, r2, r0
 800717e:	2a01      	cmp	r2, #1
 8007180:	4681      	mov	r9, r0
 8007182:	6123      	str	r3, [r4, #16]
 8007184:	dc02      	bgt.n	800718c <_printf_float+0x168>
 8007186:	6822      	ldr	r2, [r4, #0]
 8007188:	07d2      	lsls	r2, r2, #31
 800718a:	d501      	bpl.n	8007190 <_printf_float+0x16c>
 800718c:	3301      	adds	r3, #1
 800718e:	6123      	str	r3, [r4, #16]
 8007190:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 8007194:	2b00      	cmp	r3, #0
 8007196:	d09c      	beq.n	80070d2 <_printf_float+0xae>
 8007198:	232d      	movs	r3, #45	; 0x2d
 800719a:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800719e:	e798      	b.n	80070d2 <_printf_float+0xae>
 80071a0:	9a06      	ldr	r2, [sp, #24]
 80071a2:	2a47      	cmp	r2, #71	; 0x47
 80071a4:	d1be      	bne.n	8007124 <_printf_float+0x100>
 80071a6:	2b00      	cmp	r3, #0
 80071a8:	d1bc      	bne.n	8007124 <_printf_float+0x100>
 80071aa:	2301      	movs	r3, #1
 80071ac:	e7b9      	b.n	8007122 <_printf_float+0xfe>
 80071ae:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 80071b2:	d118      	bne.n	80071e6 <_printf_float+0x1c2>
 80071b4:	2900      	cmp	r1, #0
 80071b6:	6863      	ldr	r3, [r4, #4]
 80071b8:	dd0b      	ble.n	80071d2 <_printf_float+0x1ae>
 80071ba:	6121      	str	r1, [r4, #16]
 80071bc:	b913      	cbnz	r3, 80071c4 <_printf_float+0x1a0>
 80071be:	6822      	ldr	r2, [r4, #0]
 80071c0:	07d0      	lsls	r0, r2, #31
 80071c2:	d502      	bpl.n	80071ca <_printf_float+0x1a6>
 80071c4:	3301      	adds	r3, #1
 80071c6:	440b      	add	r3, r1
 80071c8:	6123      	str	r3, [r4, #16]
 80071ca:	65a1      	str	r1, [r4, #88]	; 0x58
 80071cc:	f04f 0900 	mov.w	r9, #0
 80071d0:	e7de      	b.n	8007190 <_printf_float+0x16c>
 80071d2:	b913      	cbnz	r3, 80071da <_printf_float+0x1b6>
 80071d4:	6822      	ldr	r2, [r4, #0]
 80071d6:	07d2      	lsls	r2, r2, #31
 80071d8:	d501      	bpl.n	80071de <_printf_float+0x1ba>
 80071da:	3302      	adds	r3, #2
 80071dc:	e7f4      	b.n	80071c8 <_printf_float+0x1a4>
 80071de:	2301      	movs	r3, #1
 80071e0:	e7f2      	b.n	80071c8 <_printf_float+0x1a4>
 80071e2:	f04f 0b67 	mov.w	fp, #103	; 0x67
 80071e6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80071e8:	4299      	cmp	r1, r3
 80071ea:	db05      	blt.n	80071f8 <_printf_float+0x1d4>
 80071ec:	6823      	ldr	r3, [r4, #0]
 80071ee:	6121      	str	r1, [r4, #16]
 80071f0:	07d8      	lsls	r0, r3, #31
 80071f2:	d5ea      	bpl.n	80071ca <_printf_float+0x1a6>
 80071f4:	1c4b      	adds	r3, r1, #1
 80071f6:	e7e7      	b.n	80071c8 <_printf_float+0x1a4>
 80071f8:	2900      	cmp	r1, #0
 80071fa:	bfd4      	ite	le
 80071fc:	f1c1 0202 	rsble	r2, r1, #2
 8007200:	2201      	movgt	r2, #1
 8007202:	4413      	add	r3, r2
 8007204:	e7e0      	b.n	80071c8 <_printf_float+0x1a4>
 8007206:	6823      	ldr	r3, [r4, #0]
 8007208:	055a      	lsls	r2, r3, #21
 800720a:	d407      	bmi.n	800721c <_printf_float+0x1f8>
 800720c:	6923      	ldr	r3, [r4, #16]
 800720e:	4642      	mov	r2, r8
 8007210:	4631      	mov	r1, r6
 8007212:	4628      	mov	r0, r5
 8007214:	47b8      	blx	r7
 8007216:	3001      	adds	r0, #1
 8007218:	d12c      	bne.n	8007274 <_printf_float+0x250>
 800721a:	e764      	b.n	80070e6 <_printf_float+0xc2>
 800721c:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8007220:	f240 80e0 	bls.w	80073e4 <_printf_float+0x3c0>
 8007224:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8007228:	2200      	movs	r2, #0
 800722a:	2300      	movs	r3, #0
 800722c:	f7f9 fc74 	bl	8000b18 <__aeabi_dcmpeq>
 8007230:	2800      	cmp	r0, #0
 8007232:	d034      	beq.n	800729e <_printf_float+0x27a>
 8007234:	4a37      	ldr	r2, [pc, #220]	; (8007314 <_printf_float+0x2f0>)
 8007236:	2301      	movs	r3, #1
 8007238:	4631      	mov	r1, r6
 800723a:	4628      	mov	r0, r5
 800723c:	47b8      	blx	r7
 800723e:	3001      	adds	r0, #1
 8007240:	f43f af51 	beq.w	80070e6 <_printf_float+0xc2>
 8007244:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8007248:	429a      	cmp	r2, r3
 800724a:	db02      	blt.n	8007252 <_printf_float+0x22e>
 800724c:	6823      	ldr	r3, [r4, #0]
 800724e:	07d8      	lsls	r0, r3, #31
 8007250:	d510      	bpl.n	8007274 <_printf_float+0x250>
 8007252:	ee18 3a10 	vmov	r3, s16
 8007256:	4652      	mov	r2, sl
 8007258:	4631      	mov	r1, r6
 800725a:	4628      	mov	r0, r5
 800725c:	47b8      	blx	r7
 800725e:	3001      	adds	r0, #1
 8007260:	f43f af41 	beq.w	80070e6 <_printf_float+0xc2>
 8007264:	f04f 0800 	mov.w	r8, #0
 8007268:	f104 091a 	add.w	r9, r4, #26
 800726c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800726e:	3b01      	subs	r3, #1
 8007270:	4543      	cmp	r3, r8
 8007272:	dc09      	bgt.n	8007288 <_printf_float+0x264>
 8007274:	6823      	ldr	r3, [r4, #0]
 8007276:	079b      	lsls	r3, r3, #30
 8007278:	f100 8105 	bmi.w	8007486 <_printf_float+0x462>
 800727c:	68e0      	ldr	r0, [r4, #12]
 800727e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007280:	4298      	cmp	r0, r3
 8007282:	bfb8      	it	lt
 8007284:	4618      	movlt	r0, r3
 8007286:	e730      	b.n	80070ea <_printf_float+0xc6>
 8007288:	2301      	movs	r3, #1
 800728a:	464a      	mov	r2, r9
 800728c:	4631      	mov	r1, r6
 800728e:	4628      	mov	r0, r5
 8007290:	47b8      	blx	r7
 8007292:	3001      	adds	r0, #1
 8007294:	f43f af27 	beq.w	80070e6 <_printf_float+0xc2>
 8007298:	f108 0801 	add.w	r8, r8, #1
 800729c:	e7e6      	b.n	800726c <_printf_float+0x248>
 800729e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80072a0:	2b00      	cmp	r3, #0
 80072a2:	dc39      	bgt.n	8007318 <_printf_float+0x2f4>
 80072a4:	4a1b      	ldr	r2, [pc, #108]	; (8007314 <_printf_float+0x2f0>)
 80072a6:	2301      	movs	r3, #1
 80072a8:	4631      	mov	r1, r6
 80072aa:	4628      	mov	r0, r5
 80072ac:	47b8      	blx	r7
 80072ae:	3001      	adds	r0, #1
 80072b0:	f43f af19 	beq.w	80070e6 <_printf_float+0xc2>
 80072b4:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80072b8:	4313      	orrs	r3, r2
 80072ba:	d102      	bne.n	80072c2 <_printf_float+0x29e>
 80072bc:	6823      	ldr	r3, [r4, #0]
 80072be:	07d9      	lsls	r1, r3, #31
 80072c0:	d5d8      	bpl.n	8007274 <_printf_float+0x250>
 80072c2:	ee18 3a10 	vmov	r3, s16
 80072c6:	4652      	mov	r2, sl
 80072c8:	4631      	mov	r1, r6
 80072ca:	4628      	mov	r0, r5
 80072cc:	47b8      	blx	r7
 80072ce:	3001      	adds	r0, #1
 80072d0:	f43f af09 	beq.w	80070e6 <_printf_float+0xc2>
 80072d4:	f04f 0900 	mov.w	r9, #0
 80072d8:	f104 0a1a 	add.w	sl, r4, #26
 80072dc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80072de:	425b      	negs	r3, r3
 80072e0:	454b      	cmp	r3, r9
 80072e2:	dc01      	bgt.n	80072e8 <_printf_float+0x2c4>
 80072e4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80072e6:	e792      	b.n	800720e <_printf_float+0x1ea>
 80072e8:	2301      	movs	r3, #1
 80072ea:	4652      	mov	r2, sl
 80072ec:	4631      	mov	r1, r6
 80072ee:	4628      	mov	r0, r5
 80072f0:	47b8      	blx	r7
 80072f2:	3001      	adds	r0, #1
 80072f4:	f43f aef7 	beq.w	80070e6 <_printf_float+0xc2>
 80072f8:	f109 0901 	add.w	r9, r9, #1
 80072fc:	e7ee      	b.n	80072dc <_printf_float+0x2b8>
 80072fe:	bf00      	nop
 8007300:	7fefffff 	.word	0x7fefffff
 8007304:	080098bc 	.word	0x080098bc
 8007308:	080098c0 	.word	0x080098c0
 800730c:	080098c8 	.word	0x080098c8
 8007310:	080098c4 	.word	0x080098c4
 8007314:	080098cc 	.word	0x080098cc
 8007318:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800731a:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800731c:	429a      	cmp	r2, r3
 800731e:	bfa8      	it	ge
 8007320:	461a      	movge	r2, r3
 8007322:	2a00      	cmp	r2, #0
 8007324:	4691      	mov	r9, r2
 8007326:	dc37      	bgt.n	8007398 <_printf_float+0x374>
 8007328:	f04f 0b00 	mov.w	fp, #0
 800732c:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8007330:	f104 021a 	add.w	r2, r4, #26
 8007334:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8007336:	9305      	str	r3, [sp, #20]
 8007338:	eba3 0309 	sub.w	r3, r3, r9
 800733c:	455b      	cmp	r3, fp
 800733e:	dc33      	bgt.n	80073a8 <_printf_float+0x384>
 8007340:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8007344:	429a      	cmp	r2, r3
 8007346:	db3b      	blt.n	80073c0 <_printf_float+0x39c>
 8007348:	6823      	ldr	r3, [r4, #0]
 800734a:	07da      	lsls	r2, r3, #31
 800734c:	d438      	bmi.n	80073c0 <_printf_float+0x39c>
 800734e:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8007350:	9b05      	ldr	r3, [sp, #20]
 8007352:	9909      	ldr	r1, [sp, #36]	; 0x24
 8007354:	1ad3      	subs	r3, r2, r3
 8007356:	eba2 0901 	sub.w	r9, r2, r1
 800735a:	4599      	cmp	r9, r3
 800735c:	bfa8      	it	ge
 800735e:	4699      	movge	r9, r3
 8007360:	f1b9 0f00 	cmp.w	r9, #0
 8007364:	dc35      	bgt.n	80073d2 <_printf_float+0x3ae>
 8007366:	f04f 0800 	mov.w	r8, #0
 800736a:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800736e:	f104 0a1a 	add.w	sl, r4, #26
 8007372:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8007376:	1a9b      	subs	r3, r3, r2
 8007378:	eba3 0309 	sub.w	r3, r3, r9
 800737c:	4543      	cmp	r3, r8
 800737e:	f77f af79 	ble.w	8007274 <_printf_float+0x250>
 8007382:	2301      	movs	r3, #1
 8007384:	4652      	mov	r2, sl
 8007386:	4631      	mov	r1, r6
 8007388:	4628      	mov	r0, r5
 800738a:	47b8      	blx	r7
 800738c:	3001      	adds	r0, #1
 800738e:	f43f aeaa 	beq.w	80070e6 <_printf_float+0xc2>
 8007392:	f108 0801 	add.w	r8, r8, #1
 8007396:	e7ec      	b.n	8007372 <_printf_float+0x34e>
 8007398:	4613      	mov	r3, r2
 800739a:	4631      	mov	r1, r6
 800739c:	4642      	mov	r2, r8
 800739e:	4628      	mov	r0, r5
 80073a0:	47b8      	blx	r7
 80073a2:	3001      	adds	r0, #1
 80073a4:	d1c0      	bne.n	8007328 <_printf_float+0x304>
 80073a6:	e69e      	b.n	80070e6 <_printf_float+0xc2>
 80073a8:	2301      	movs	r3, #1
 80073aa:	4631      	mov	r1, r6
 80073ac:	4628      	mov	r0, r5
 80073ae:	9205      	str	r2, [sp, #20]
 80073b0:	47b8      	blx	r7
 80073b2:	3001      	adds	r0, #1
 80073b4:	f43f ae97 	beq.w	80070e6 <_printf_float+0xc2>
 80073b8:	9a05      	ldr	r2, [sp, #20]
 80073ba:	f10b 0b01 	add.w	fp, fp, #1
 80073be:	e7b9      	b.n	8007334 <_printf_float+0x310>
 80073c0:	ee18 3a10 	vmov	r3, s16
 80073c4:	4652      	mov	r2, sl
 80073c6:	4631      	mov	r1, r6
 80073c8:	4628      	mov	r0, r5
 80073ca:	47b8      	blx	r7
 80073cc:	3001      	adds	r0, #1
 80073ce:	d1be      	bne.n	800734e <_printf_float+0x32a>
 80073d0:	e689      	b.n	80070e6 <_printf_float+0xc2>
 80073d2:	9a05      	ldr	r2, [sp, #20]
 80073d4:	464b      	mov	r3, r9
 80073d6:	4442      	add	r2, r8
 80073d8:	4631      	mov	r1, r6
 80073da:	4628      	mov	r0, r5
 80073dc:	47b8      	blx	r7
 80073de:	3001      	adds	r0, #1
 80073e0:	d1c1      	bne.n	8007366 <_printf_float+0x342>
 80073e2:	e680      	b.n	80070e6 <_printf_float+0xc2>
 80073e4:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80073e6:	2a01      	cmp	r2, #1
 80073e8:	dc01      	bgt.n	80073ee <_printf_float+0x3ca>
 80073ea:	07db      	lsls	r3, r3, #31
 80073ec:	d538      	bpl.n	8007460 <_printf_float+0x43c>
 80073ee:	2301      	movs	r3, #1
 80073f0:	4642      	mov	r2, r8
 80073f2:	4631      	mov	r1, r6
 80073f4:	4628      	mov	r0, r5
 80073f6:	47b8      	blx	r7
 80073f8:	3001      	adds	r0, #1
 80073fa:	f43f ae74 	beq.w	80070e6 <_printf_float+0xc2>
 80073fe:	ee18 3a10 	vmov	r3, s16
 8007402:	4652      	mov	r2, sl
 8007404:	4631      	mov	r1, r6
 8007406:	4628      	mov	r0, r5
 8007408:	47b8      	blx	r7
 800740a:	3001      	adds	r0, #1
 800740c:	f43f ae6b 	beq.w	80070e6 <_printf_float+0xc2>
 8007410:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8007414:	2200      	movs	r2, #0
 8007416:	2300      	movs	r3, #0
 8007418:	f7f9 fb7e 	bl	8000b18 <__aeabi_dcmpeq>
 800741c:	b9d8      	cbnz	r0, 8007456 <_printf_float+0x432>
 800741e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007420:	f108 0201 	add.w	r2, r8, #1
 8007424:	3b01      	subs	r3, #1
 8007426:	4631      	mov	r1, r6
 8007428:	4628      	mov	r0, r5
 800742a:	47b8      	blx	r7
 800742c:	3001      	adds	r0, #1
 800742e:	d10e      	bne.n	800744e <_printf_float+0x42a>
 8007430:	e659      	b.n	80070e6 <_printf_float+0xc2>
 8007432:	2301      	movs	r3, #1
 8007434:	4652      	mov	r2, sl
 8007436:	4631      	mov	r1, r6
 8007438:	4628      	mov	r0, r5
 800743a:	47b8      	blx	r7
 800743c:	3001      	adds	r0, #1
 800743e:	f43f ae52 	beq.w	80070e6 <_printf_float+0xc2>
 8007442:	f108 0801 	add.w	r8, r8, #1
 8007446:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007448:	3b01      	subs	r3, #1
 800744a:	4543      	cmp	r3, r8
 800744c:	dcf1      	bgt.n	8007432 <_printf_float+0x40e>
 800744e:	464b      	mov	r3, r9
 8007450:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8007454:	e6dc      	b.n	8007210 <_printf_float+0x1ec>
 8007456:	f04f 0800 	mov.w	r8, #0
 800745a:	f104 0a1a 	add.w	sl, r4, #26
 800745e:	e7f2      	b.n	8007446 <_printf_float+0x422>
 8007460:	2301      	movs	r3, #1
 8007462:	4642      	mov	r2, r8
 8007464:	e7df      	b.n	8007426 <_printf_float+0x402>
 8007466:	2301      	movs	r3, #1
 8007468:	464a      	mov	r2, r9
 800746a:	4631      	mov	r1, r6
 800746c:	4628      	mov	r0, r5
 800746e:	47b8      	blx	r7
 8007470:	3001      	adds	r0, #1
 8007472:	f43f ae38 	beq.w	80070e6 <_printf_float+0xc2>
 8007476:	f108 0801 	add.w	r8, r8, #1
 800747a:	68e3      	ldr	r3, [r4, #12]
 800747c:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800747e:	1a5b      	subs	r3, r3, r1
 8007480:	4543      	cmp	r3, r8
 8007482:	dcf0      	bgt.n	8007466 <_printf_float+0x442>
 8007484:	e6fa      	b.n	800727c <_printf_float+0x258>
 8007486:	f04f 0800 	mov.w	r8, #0
 800748a:	f104 0919 	add.w	r9, r4, #25
 800748e:	e7f4      	b.n	800747a <_printf_float+0x456>

08007490 <_printf_common>:
 8007490:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007494:	4616      	mov	r6, r2
 8007496:	4699      	mov	r9, r3
 8007498:	688a      	ldr	r2, [r1, #8]
 800749a:	690b      	ldr	r3, [r1, #16]
 800749c:	f8dd 8020 	ldr.w	r8, [sp, #32]
 80074a0:	4293      	cmp	r3, r2
 80074a2:	bfb8      	it	lt
 80074a4:	4613      	movlt	r3, r2
 80074a6:	6033      	str	r3, [r6, #0]
 80074a8:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 80074ac:	4607      	mov	r7, r0
 80074ae:	460c      	mov	r4, r1
 80074b0:	b10a      	cbz	r2, 80074b6 <_printf_common+0x26>
 80074b2:	3301      	adds	r3, #1
 80074b4:	6033      	str	r3, [r6, #0]
 80074b6:	6823      	ldr	r3, [r4, #0]
 80074b8:	0699      	lsls	r1, r3, #26
 80074ba:	bf42      	ittt	mi
 80074bc:	6833      	ldrmi	r3, [r6, #0]
 80074be:	3302      	addmi	r3, #2
 80074c0:	6033      	strmi	r3, [r6, #0]
 80074c2:	6825      	ldr	r5, [r4, #0]
 80074c4:	f015 0506 	ands.w	r5, r5, #6
 80074c8:	d106      	bne.n	80074d8 <_printf_common+0x48>
 80074ca:	f104 0a19 	add.w	sl, r4, #25
 80074ce:	68e3      	ldr	r3, [r4, #12]
 80074d0:	6832      	ldr	r2, [r6, #0]
 80074d2:	1a9b      	subs	r3, r3, r2
 80074d4:	42ab      	cmp	r3, r5
 80074d6:	dc26      	bgt.n	8007526 <_printf_common+0x96>
 80074d8:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 80074dc:	1e13      	subs	r3, r2, #0
 80074de:	6822      	ldr	r2, [r4, #0]
 80074e0:	bf18      	it	ne
 80074e2:	2301      	movne	r3, #1
 80074e4:	0692      	lsls	r2, r2, #26
 80074e6:	d42b      	bmi.n	8007540 <_printf_common+0xb0>
 80074e8:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80074ec:	4649      	mov	r1, r9
 80074ee:	4638      	mov	r0, r7
 80074f0:	47c0      	blx	r8
 80074f2:	3001      	adds	r0, #1
 80074f4:	d01e      	beq.n	8007534 <_printf_common+0xa4>
 80074f6:	6823      	ldr	r3, [r4, #0]
 80074f8:	68e5      	ldr	r5, [r4, #12]
 80074fa:	6832      	ldr	r2, [r6, #0]
 80074fc:	f003 0306 	and.w	r3, r3, #6
 8007500:	2b04      	cmp	r3, #4
 8007502:	bf08      	it	eq
 8007504:	1aad      	subeq	r5, r5, r2
 8007506:	68a3      	ldr	r3, [r4, #8]
 8007508:	6922      	ldr	r2, [r4, #16]
 800750a:	bf0c      	ite	eq
 800750c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8007510:	2500      	movne	r5, #0
 8007512:	4293      	cmp	r3, r2
 8007514:	bfc4      	itt	gt
 8007516:	1a9b      	subgt	r3, r3, r2
 8007518:	18ed      	addgt	r5, r5, r3
 800751a:	2600      	movs	r6, #0
 800751c:	341a      	adds	r4, #26
 800751e:	42b5      	cmp	r5, r6
 8007520:	d11a      	bne.n	8007558 <_printf_common+0xc8>
 8007522:	2000      	movs	r0, #0
 8007524:	e008      	b.n	8007538 <_printf_common+0xa8>
 8007526:	2301      	movs	r3, #1
 8007528:	4652      	mov	r2, sl
 800752a:	4649      	mov	r1, r9
 800752c:	4638      	mov	r0, r7
 800752e:	47c0      	blx	r8
 8007530:	3001      	adds	r0, #1
 8007532:	d103      	bne.n	800753c <_printf_common+0xac>
 8007534:	f04f 30ff 	mov.w	r0, #4294967295
 8007538:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800753c:	3501      	adds	r5, #1
 800753e:	e7c6      	b.n	80074ce <_printf_common+0x3e>
 8007540:	18e1      	adds	r1, r4, r3
 8007542:	1c5a      	adds	r2, r3, #1
 8007544:	2030      	movs	r0, #48	; 0x30
 8007546:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800754a:	4422      	add	r2, r4
 800754c:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8007550:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8007554:	3302      	adds	r3, #2
 8007556:	e7c7      	b.n	80074e8 <_printf_common+0x58>
 8007558:	2301      	movs	r3, #1
 800755a:	4622      	mov	r2, r4
 800755c:	4649      	mov	r1, r9
 800755e:	4638      	mov	r0, r7
 8007560:	47c0      	blx	r8
 8007562:	3001      	adds	r0, #1
 8007564:	d0e6      	beq.n	8007534 <_printf_common+0xa4>
 8007566:	3601      	adds	r6, #1
 8007568:	e7d9      	b.n	800751e <_printf_common+0x8e>
	...

0800756c <_printf_i>:
 800756c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8007570:	460c      	mov	r4, r1
 8007572:	4691      	mov	r9, r2
 8007574:	7e27      	ldrb	r7, [r4, #24]
 8007576:	990c      	ldr	r1, [sp, #48]	; 0x30
 8007578:	2f78      	cmp	r7, #120	; 0x78
 800757a:	4680      	mov	r8, r0
 800757c:	469a      	mov	sl, r3
 800757e:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8007582:	d807      	bhi.n	8007594 <_printf_i+0x28>
 8007584:	2f62      	cmp	r7, #98	; 0x62
 8007586:	d80a      	bhi.n	800759e <_printf_i+0x32>
 8007588:	2f00      	cmp	r7, #0
 800758a:	f000 80d8 	beq.w	800773e <_printf_i+0x1d2>
 800758e:	2f58      	cmp	r7, #88	; 0x58
 8007590:	f000 80a3 	beq.w	80076da <_printf_i+0x16e>
 8007594:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8007598:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 800759c:	e03a      	b.n	8007614 <_printf_i+0xa8>
 800759e:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 80075a2:	2b15      	cmp	r3, #21
 80075a4:	d8f6      	bhi.n	8007594 <_printf_i+0x28>
 80075a6:	a001      	add	r0, pc, #4	; (adr r0, 80075ac <_printf_i+0x40>)
 80075a8:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 80075ac:	08007605 	.word	0x08007605
 80075b0:	08007619 	.word	0x08007619
 80075b4:	08007595 	.word	0x08007595
 80075b8:	08007595 	.word	0x08007595
 80075bc:	08007595 	.word	0x08007595
 80075c0:	08007595 	.word	0x08007595
 80075c4:	08007619 	.word	0x08007619
 80075c8:	08007595 	.word	0x08007595
 80075cc:	08007595 	.word	0x08007595
 80075d0:	08007595 	.word	0x08007595
 80075d4:	08007595 	.word	0x08007595
 80075d8:	08007725 	.word	0x08007725
 80075dc:	08007649 	.word	0x08007649
 80075e0:	08007707 	.word	0x08007707
 80075e4:	08007595 	.word	0x08007595
 80075e8:	08007595 	.word	0x08007595
 80075ec:	08007747 	.word	0x08007747
 80075f0:	08007595 	.word	0x08007595
 80075f4:	08007649 	.word	0x08007649
 80075f8:	08007595 	.word	0x08007595
 80075fc:	08007595 	.word	0x08007595
 8007600:	0800770f 	.word	0x0800770f
 8007604:	680b      	ldr	r3, [r1, #0]
 8007606:	1d1a      	adds	r2, r3, #4
 8007608:	681b      	ldr	r3, [r3, #0]
 800760a:	600a      	str	r2, [r1, #0]
 800760c:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8007610:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8007614:	2301      	movs	r3, #1
 8007616:	e0a3      	b.n	8007760 <_printf_i+0x1f4>
 8007618:	6825      	ldr	r5, [r4, #0]
 800761a:	6808      	ldr	r0, [r1, #0]
 800761c:	062e      	lsls	r6, r5, #24
 800761e:	f100 0304 	add.w	r3, r0, #4
 8007622:	d50a      	bpl.n	800763a <_printf_i+0xce>
 8007624:	6805      	ldr	r5, [r0, #0]
 8007626:	600b      	str	r3, [r1, #0]
 8007628:	2d00      	cmp	r5, #0
 800762a:	da03      	bge.n	8007634 <_printf_i+0xc8>
 800762c:	232d      	movs	r3, #45	; 0x2d
 800762e:	426d      	negs	r5, r5
 8007630:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8007634:	485e      	ldr	r0, [pc, #376]	; (80077b0 <_printf_i+0x244>)
 8007636:	230a      	movs	r3, #10
 8007638:	e019      	b.n	800766e <_printf_i+0x102>
 800763a:	f015 0f40 	tst.w	r5, #64	; 0x40
 800763e:	6805      	ldr	r5, [r0, #0]
 8007640:	600b      	str	r3, [r1, #0]
 8007642:	bf18      	it	ne
 8007644:	b22d      	sxthne	r5, r5
 8007646:	e7ef      	b.n	8007628 <_printf_i+0xbc>
 8007648:	680b      	ldr	r3, [r1, #0]
 800764a:	6825      	ldr	r5, [r4, #0]
 800764c:	1d18      	adds	r0, r3, #4
 800764e:	6008      	str	r0, [r1, #0]
 8007650:	0628      	lsls	r0, r5, #24
 8007652:	d501      	bpl.n	8007658 <_printf_i+0xec>
 8007654:	681d      	ldr	r5, [r3, #0]
 8007656:	e002      	b.n	800765e <_printf_i+0xf2>
 8007658:	0669      	lsls	r1, r5, #25
 800765a:	d5fb      	bpl.n	8007654 <_printf_i+0xe8>
 800765c:	881d      	ldrh	r5, [r3, #0]
 800765e:	4854      	ldr	r0, [pc, #336]	; (80077b0 <_printf_i+0x244>)
 8007660:	2f6f      	cmp	r7, #111	; 0x6f
 8007662:	bf0c      	ite	eq
 8007664:	2308      	moveq	r3, #8
 8007666:	230a      	movne	r3, #10
 8007668:	2100      	movs	r1, #0
 800766a:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800766e:	6866      	ldr	r6, [r4, #4]
 8007670:	60a6      	str	r6, [r4, #8]
 8007672:	2e00      	cmp	r6, #0
 8007674:	bfa2      	ittt	ge
 8007676:	6821      	ldrge	r1, [r4, #0]
 8007678:	f021 0104 	bicge.w	r1, r1, #4
 800767c:	6021      	strge	r1, [r4, #0]
 800767e:	b90d      	cbnz	r5, 8007684 <_printf_i+0x118>
 8007680:	2e00      	cmp	r6, #0
 8007682:	d04d      	beq.n	8007720 <_printf_i+0x1b4>
 8007684:	4616      	mov	r6, r2
 8007686:	fbb5 f1f3 	udiv	r1, r5, r3
 800768a:	fb03 5711 	mls	r7, r3, r1, r5
 800768e:	5dc7      	ldrb	r7, [r0, r7]
 8007690:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8007694:	462f      	mov	r7, r5
 8007696:	42bb      	cmp	r3, r7
 8007698:	460d      	mov	r5, r1
 800769a:	d9f4      	bls.n	8007686 <_printf_i+0x11a>
 800769c:	2b08      	cmp	r3, #8
 800769e:	d10b      	bne.n	80076b8 <_printf_i+0x14c>
 80076a0:	6823      	ldr	r3, [r4, #0]
 80076a2:	07df      	lsls	r7, r3, #31
 80076a4:	d508      	bpl.n	80076b8 <_printf_i+0x14c>
 80076a6:	6923      	ldr	r3, [r4, #16]
 80076a8:	6861      	ldr	r1, [r4, #4]
 80076aa:	4299      	cmp	r1, r3
 80076ac:	bfde      	ittt	le
 80076ae:	2330      	movle	r3, #48	; 0x30
 80076b0:	f806 3c01 	strble.w	r3, [r6, #-1]
 80076b4:	f106 36ff 	addle.w	r6, r6, #4294967295
 80076b8:	1b92      	subs	r2, r2, r6
 80076ba:	6122      	str	r2, [r4, #16]
 80076bc:	f8cd a000 	str.w	sl, [sp]
 80076c0:	464b      	mov	r3, r9
 80076c2:	aa03      	add	r2, sp, #12
 80076c4:	4621      	mov	r1, r4
 80076c6:	4640      	mov	r0, r8
 80076c8:	f7ff fee2 	bl	8007490 <_printf_common>
 80076cc:	3001      	adds	r0, #1
 80076ce:	d14c      	bne.n	800776a <_printf_i+0x1fe>
 80076d0:	f04f 30ff 	mov.w	r0, #4294967295
 80076d4:	b004      	add	sp, #16
 80076d6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80076da:	4835      	ldr	r0, [pc, #212]	; (80077b0 <_printf_i+0x244>)
 80076dc:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 80076e0:	6823      	ldr	r3, [r4, #0]
 80076e2:	680e      	ldr	r6, [r1, #0]
 80076e4:	061f      	lsls	r7, r3, #24
 80076e6:	f856 5b04 	ldr.w	r5, [r6], #4
 80076ea:	600e      	str	r6, [r1, #0]
 80076ec:	d514      	bpl.n	8007718 <_printf_i+0x1ac>
 80076ee:	07d9      	lsls	r1, r3, #31
 80076f0:	bf44      	itt	mi
 80076f2:	f043 0320 	orrmi.w	r3, r3, #32
 80076f6:	6023      	strmi	r3, [r4, #0]
 80076f8:	b91d      	cbnz	r5, 8007702 <_printf_i+0x196>
 80076fa:	6823      	ldr	r3, [r4, #0]
 80076fc:	f023 0320 	bic.w	r3, r3, #32
 8007700:	6023      	str	r3, [r4, #0]
 8007702:	2310      	movs	r3, #16
 8007704:	e7b0      	b.n	8007668 <_printf_i+0xfc>
 8007706:	6823      	ldr	r3, [r4, #0]
 8007708:	f043 0320 	orr.w	r3, r3, #32
 800770c:	6023      	str	r3, [r4, #0]
 800770e:	2378      	movs	r3, #120	; 0x78
 8007710:	4828      	ldr	r0, [pc, #160]	; (80077b4 <_printf_i+0x248>)
 8007712:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8007716:	e7e3      	b.n	80076e0 <_printf_i+0x174>
 8007718:	065e      	lsls	r6, r3, #25
 800771a:	bf48      	it	mi
 800771c:	b2ad      	uxthmi	r5, r5
 800771e:	e7e6      	b.n	80076ee <_printf_i+0x182>
 8007720:	4616      	mov	r6, r2
 8007722:	e7bb      	b.n	800769c <_printf_i+0x130>
 8007724:	680b      	ldr	r3, [r1, #0]
 8007726:	6826      	ldr	r6, [r4, #0]
 8007728:	6960      	ldr	r0, [r4, #20]
 800772a:	1d1d      	adds	r5, r3, #4
 800772c:	600d      	str	r5, [r1, #0]
 800772e:	0635      	lsls	r5, r6, #24
 8007730:	681b      	ldr	r3, [r3, #0]
 8007732:	d501      	bpl.n	8007738 <_printf_i+0x1cc>
 8007734:	6018      	str	r0, [r3, #0]
 8007736:	e002      	b.n	800773e <_printf_i+0x1d2>
 8007738:	0671      	lsls	r1, r6, #25
 800773a:	d5fb      	bpl.n	8007734 <_printf_i+0x1c8>
 800773c:	8018      	strh	r0, [r3, #0]
 800773e:	2300      	movs	r3, #0
 8007740:	6123      	str	r3, [r4, #16]
 8007742:	4616      	mov	r6, r2
 8007744:	e7ba      	b.n	80076bc <_printf_i+0x150>
 8007746:	680b      	ldr	r3, [r1, #0]
 8007748:	1d1a      	adds	r2, r3, #4
 800774a:	600a      	str	r2, [r1, #0]
 800774c:	681e      	ldr	r6, [r3, #0]
 800774e:	6862      	ldr	r2, [r4, #4]
 8007750:	2100      	movs	r1, #0
 8007752:	4630      	mov	r0, r6
 8007754:	f7f8 fd6c 	bl	8000230 <memchr>
 8007758:	b108      	cbz	r0, 800775e <_printf_i+0x1f2>
 800775a:	1b80      	subs	r0, r0, r6
 800775c:	6060      	str	r0, [r4, #4]
 800775e:	6863      	ldr	r3, [r4, #4]
 8007760:	6123      	str	r3, [r4, #16]
 8007762:	2300      	movs	r3, #0
 8007764:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8007768:	e7a8      	b.n	80076bc <_printf_i+0x150>
 800776a:	6923      	ldr	r3, [r4, #16]
 800776c:	4632      	mov	r2, r6
 800776e:	4649      	mov	r1, r9
 8007770:	4640      	mov	r0, r8
 8007772:	47d0      	blx	sl
 8007774:	3001      	adds	r0, #1
 8007776:	d0ab      	beq.n	80076d0 <_printf_i+0x164>
 8007778:	6823      	ldr	r3, [r4, #0]
 800777a:	079b      	lsls	r3, r3, #30
 800777c:	d413      	bmi.n	80077a6 <_printf_i+0x23a>
 800777e:	68e0      	ldr	r0, [r4, #12]
 8007780:	9b03      	ldr	r3, [sp, #12]
 8007782:	4298      	cmp	r0, r3
 8007784:	bfb8      	it	lt
 8007786:	4618      	movlt	r0, r3
 8007788:	e7a4      	b.n	80076d4 <_printf_i+0x168>
 800778a:	2301      	movs	r3, #1
 800778c:	4632      	mov	r2, r6
 800778e:	4649      	mov	r1, r9
 8007790:	4640      	mov	r0, r8
 8007792:	47d0      	blx	sl
 8007794:	3001      	adds	r0, #1
 8007796:	d09b      	beq.n	80076d0 <_printf_i+0x164>
 8007798:	3501      	adds	r5, #1
 800779a:	68e3      	ldr	r3, [r4, #12]
 800779c:	9903      	ldr	r1, [sp, #12]
 800779e:	1a5b      	subs	r3, r3, r1
 80077a0:	42ab      	cmp	r3, r5
 80077a2:	dcf2      	bgt.n	800778a <_printf_i+0x21e>
 80077a4:	e7eb      	b.n	800777e <_printf_i+0x212>
 80077a6:	2500      	movs	r5, #0
 80077a8:	f104 0619 	add.w	r6, r4, #25
 80077ac:	e7f5      	b.n	800779a <_printf_i+0x22e>
 80077ae:	bf00      	nop
 80077b0:	080098ce 	.word	0x080098ce
 80077b4:	080098df 	.word	0x080098df

080077b8 <quorem>:
 80077b8:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80077bc:	6903      	ldr	r3, [r0, #16]
 80077be:	690c      	ldr	r4, [r1, #16]
 80077c0:	42a3      	cmp	r3, r4
 80077c2:	4607      	mov	r7, r0
 80077c4:	f2c0 8081 	blt.w	80078ca <quorem+0x112>
 80077c8:	3c01      	subs	r4, #1
 80077ca:	f101 0814 	add.w	r8, r1, #20
 80077ce:	f100 0514 	add.w	r5, r0, #20
 80077d2:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80077d6:	9301      	str	r3, [sp, #4]
 80077d8:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 80077dc:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80077e0:	3301      	adds	r3, #1
 80077e2:	429a      	cmp	r2, r3
 80077e4:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 80077e8:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 80077ec:	fbb2 f6f3 	udiv	r6, r2, r3
 80077f0:	d331      	bcc.n	8007856 <quorem+0x9e>
 80077f2:	f04f 0e00 	mov.w	lr, #0
 80077f6:	4640      	mov	r0, r8
 80077f8:	46ac      	mov	ip, r5
 80077fa:	46f2      	mov	sl, lr
 80077fc:	f850 2b04 	ldr.w	r2, [r0], #4
 8007800:	b293      	uxth	r3, r2
 8007802:	fb06 e303 	mla	r3, r6, r3, lr
 8007806:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 800780a:	b29b      	uxth	r3, r3
 800780c:	ebaa 0303 	sub.w	r3, sl, r3
 8007810:	0c12      	lsrs	r2, r2, #16
 8007812:	f8dc a000 	ldr.w	sl, [ip]
 8007816:	fb06 e202 	mla	r2, r6, r2, lr
 800781a:	fa13 f38a 	uxtah	r3, r3, sl
 800781e:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8007822:	fa1f fa82 	uxth.w	sl, r2
 8007826:	f8dc 2000 	ldr.w	r2, [ip]
 800782a:	ebca 4212 	rsb	r2, sl, r2, lsr #16
 800782e:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8007832:	b29b      	uxth	r3, r3
 8007834:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8007838:	4581      	cmp	r9, r0
 800783a:	f84c 3b04 	str.w	r3, [ip], #4
 800783e:	ea4f 4a22 	mov.w	sl, r2, asr #16
 8007842:	d2db      	bcs.n	80077fc <quorem+0x44>
 8007844:	f855 300b 	ldr.w	r3, [r5, fp]
 8007848:	b92b      	cbnz	r3, 8007856 <quorem+0x9e>
 800784a:	9b01      	ldr	r3, [sp, #4]
 800784c:	3b04      	subs	r3, #4
 800784e:	429d      	cmp	r5, r3
 8007850:	461a      	mov	r2, r3
 8007852:	d32e      	bcc.n	80078b2 <quorem+0xfa>
 8007854:	613c      	str	r4, [r7, #16]
 8007856:	4638      	mov	r0, r7
 8007858:	f001 f8be 	bl	80089d8 <__mcmp>
 800785c:	2800      	cmp	r0, #0
 800785e:	db24      	blt.n	80078aa <quorem+0xf2>
 8007860:	3601      	adds	r6, #1
 8007862:	4628      	mov	r0, r5
 8007864:	f04f 0c00 	mov.w	ip, #0
 8007868:	f858 2b04 	ldr.w	r2, [r8], #4
 800786c:	f8d0 e000 	ldr.w	lr, [r0]
 8007870:	b293      	uxth	r3, r2
 8007872:	ebac 0303 	sub.w	r3, ip, r3
 8007876:	0c12      	lsrs	r2, r2, #16
 8007878:	fa13 f38e 	uxtah	r3, r3, lr
 800787c:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 8007880:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8007884:	b29b      	uxth	r3, r3
 8007886:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800788a:	45c1      	cmp	r9, r8
 800788c:	f840 3b04 	str.w	r3, [r0], #4
 8007890:	ea4f 4c22 	mov.w	ip, r2, asr #16
 8007894:	d2e8      	bcs.n	8007868 <quorem+0xb0>
 8007896:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800789a:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800789e:	b922      	cbnz	r2, 80078aa <quorem+0xf2>
 80078a0:	3b04      	subs	r3, #4
 80078a2:	429d      	cmp	r5, r3
 80078a4:	461a      	mov	r2, r3
 80078a6:	d30a      	bcc.n	80078be <quorem+0x106>
 80078a8:	613c      	str	r4, [r7, #16]
 80078aa:	4630      	mov	r0, r6
 80078ac:	b003      	add	sp, #12
 80078ae:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80078b2:	6812      	ldr	r2, [r2, #0]
 80078b4:	3b04      	subs	r3, #4
 80078b6:	2a00      	cmp	r2, #0
 80078b8:	d1cc      	bne.n	8007854 <quorem+0x9c>
 80078ba:	3c01      	subs	r4, #1
 80078bc:	e7c7      	b.n	800784e <quorem+0x96>
 80078be:	6812      	ldr	r2, [r2, #0]
 80078c0:	3b04      	subs	r3, #4
 80078c2:	2a00      	cmp	r2, #0
 80078c4:	d1f0      	bne.n	80078a8 <quorem+0xf0>
 80078c6:	3c01      	subs	r4, #1
 80078c8:	e7eb      	b.n	80078a2 <quorem+0xea>
 80078ca:	2000      	movs	r0, #0
 80078cc:	e7ee      	b.n	80078ac <quorem+0xf4>
	...

080078d0 <_dtoa_r>:
 80078d0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80078d4:	ed2d 8b02 	vpush	{d8}
 80078d8:	ec57 6b10 	vmov	r6, r7, d0
 80078dc:	b095      	sub	sp, #84	; 0x54
 80078de:	6a45      	ldr	r5, [r0, #36]	; 0x24
 80078e0:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 80078e4:	9105      	str	r1, [sp, #20]
 80078e6:	e9cd 6702 	strd	r6, r7, [sp, #8]
 80078ea:	4604      	mov	r4, r0
 80078ec:	9209      	str	r2, [sp, #36]	; 0x24
 80078ee:	930f      	str	r3, [sp, #60]	; 0x3c
 80078f0:	b975      	cbnz	r5, 8007910 <_dtoa_r+0x40>
 80078f2:	2010      	movs	r0, #16
 80078f4:	f000 fddc 	bl	80084b0 <malloc>
 80078f8:	4602      	mov	r2, r0
 80078fa:	6260      	str	r0, [r4, #36]	; 0x24
 80078fc:	b920      	cbnz	r0, 8007908 <_dtoa_r+0x38>
 80078fe:	4bb2      	ldr	r3, [pc, #712]	; (8007bc8 <_dtoa_r+0x2f8>)
 8007900:	21ea      	movs	r1, #234	; 0xea
 8007902:	48b2      	ldr	r0, [pc, #712]	; (8007bcc <_dtoa_r+0x2fc>)
 8007904:	f001 fa32 	bl	8008d6c <__assert_func>
 8007908:	e9c0 5501 	strd	r5, r5, [r0, #4]
 800790c:	6005      	str	r5, [r0, #0]
 800790e:	60c5      	str	r5, [r0, #12]
 8007910:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8007912:	6819      	ldr	r1, [r3, #0]
 8007914:	b151      	cbz	r1, 800792c <_dtoa_r+0x5c>
 8007916:	685a      	ldr	r2, [r3, #4]
 8007918:	604a      	str	r2, [r1, #4]
 800791a:	2301      	movs	r3, #1
 800791c:	4093      	lsls	r3, r2
 800791e:	608b      	str	r3, [r1, #8]
 8007920:	4620      	mov	r0, r4
 8007922:	f000 fe1b 	bl	800855c <_Bfree>
 8007926:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8007928:	2200      	movs	r2, #0
 800792a:	601a      	str	r2, [r3, #0]
 800792c:	1e3b      	subs	r3, r7, #0
 800792e:	bfb9      	ittee	lt
 8007930:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 8007934:	9303      	strlt	r3, [sp, #12]
 8007936:	2300      	movge	r3, #0
 8007938:	f8c8 3000 	strge.w	r3, [r8]
 800793c:	f8dd 900c 	ldr.w	r9, [sp, #12]
 8007940:	4ba3      	ldr	r3, [pc, #652]	; (8007bd0 <_dtoa_r+0x300>)
 8007942:	bfbc      	itt	lt
 8007944:	2201      	movlt	r2, #1
 8007946:	f8c8 2000 	strlt.w	r2, [r8]
 800794a:	ea33 0309 	bics.w	r3, r3, r9
 800794e:	d11b      	bne.n	8007988 <_dtoa_r+0xb8>
 8007950:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8007952:	f242 730f 	movw	r3, #9999	; 0x270f
 8007956:	6013      	str	r3, [r2, #0]
 8007958:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800795c:	4333      	orrs	r3, r6
 800795e:	f000 857a 	beq.w	8008456 <_dtoa_r+0xb86>
 8007962:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8007964:	b963      	cbnz	r3, 8007980 <_dtoa_r+0xb0>
 8007966:	4b9b      	ldr	r3, [pc, #620]	; (8007bd4 <_dtoa_r+0x304>)
 8007968:	e024      	b.n	80079b4 <_dtoa_r+0xe4>
 800796a:	4b9b      	ldr	r3, [pc, #620]	; (8007bd8 <_dtoa_r+0x308>)
 800796c:	9300      	str	r3, [sp, #0]
 800796e:	3308      	adds	r3, #8
 8007970:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8007972:	6013      	str	r3, [r2, #0]
 8007974:	9800      	ldr	r0, [sp, #0]
 8007976:	b015      	add	sp, #84	; 0x54
 8007978:	ecbd 8b02 	vpop	{d8}
 800797c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007980:	4b94      	ldr	r3, [pc, #592]	; (8007bd4 <_dtoa_r+0x304>)
 8007982:	9300      	str	r3, [sp, #0]
 8007984:	3303      	adds	r3, #3
 8007986:	e7f3      	b.n	8007970 <_dtoa_r+0xa0>
 8007988:	ed9d 7b02 	vldr	d7, [sp, #8]
 800798c:	2200      	movs	r2, #0
 800798e:	ec51 0b17 	vmov	r0, r1, d7
 8007992:	2300      	movs	r3, #0
 8007994:	ed8d 7b0a 	vstr	d7, [sp, #40]	; 0x28
 8007998:	f7f9 f8be 	bl	8000b18 <__aeabi_dcmpeq>
 800799c:	4680      	mov	r8, r0
 800799e:	b158      	cbz	r0, 80079b8 <_dtoa_r+0xe8>
 80079a0:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 80079a2:	2301      	movs	r3, #1
 80079a4:	6013      	str	r3, [r2, #0]
 80079a6:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80079a8:	2b00      	cmp	r3, #0
 80079aa:	f000 8551 	beq.w	8008450 <_dtoa_r+0xb80>
 80079ae:	488b      	ldr	r0, [pc, #556]	; (8007bdc <_dtoa_r+0x30c>)
 80079b0:	6018      	str	r0, [r3, #0]
 80079b2:	1e43      	subs	r3, r0, #1
 80079b4:	9300      	str	r3, [sp, #0]
 80079b6:	e7dd      	b.n	8007974 <_dtoa_r+0xa4>
 80079b8:	ed9d 0b0a 	vldr	d0, [sp, #40]	; 0x28
 80079bc:	aa12      	add	r2, sp, #72	; 0x48
 80079be:	a913      	add	r1, sp, #76	; 0x4c
 80079c0:	4620      	mov	r0, r4
 80079c2:	f001 f8ad 	bl	8008b20 <__d2b>
 80079c6:	f3c9 550a 	ubfx	r5, r9, #20, #11
 80079ca:	4683      	mov	fp, r0
 80079cc:	2d00      	cmp	r5, #0
 80079ce:	d07c      	beq.n	8007aca <_dtoa_r+0x1fa>
 80079d0:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80079d2:	f8cd 8040 	str.w	r8, [sp, #64]	; 0x40
 80079d6:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80079da:	e9dd 670a 	ldrd	r6, r7, [sp, #40]	; 0x28
 80079de:	f043 577f 	orr.w	r7, r3, #1069547520	; 0x3fc00000
 80079e2:	f447 1740 	orr.w	r7, r7, #3145728	; 0x300000
 80079e6:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 80079ea:	4b7d      	ldr	r3, [pc, #500]	; (8007be0 <_dtoa_r+0x310>)
 80079ec:	2200      	movs	r2, #0
 80079ee:	4630      	mov	r0, r6
 80079f0:	4639      	mov	r1, r7
 80079f2:	f7f8 fc71 	bl	80002d8 <__aeabi_dsub>
 80079f6:	a36e      	add	r3, pc, #440	; (adr r3, 8007bb0 <_dtoa_r+0x2e0>)
 80079f8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80079fc:	f7f8 fe24 	bl	8000648 <__aeabi_dmul>
 8007a00:	a36d      	add	r3, pc, #436	; (adr r3, 8007bb8 <_dtoa_r+0x2e8>)
 8007a02:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007a06:	f7f8 fc69 	bl	80002dc <__adddf3>
 8007a0a:	4606      	mov	r6, r0
 8007a0c:	4628      	mov	r0, r5
 8007a0e:	460f      	mov	r7, r1
 8007a10:	f7f8 fdb0 	bl	8000574 <__aeabi_i2d>
 8007a14:	a36a      	add	r3, pc, #424	; (adr r3, 8007bc0 <_dtoa_r+0x2f0>)
 8007a16:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007a1a:	f7f8 fe15 	bl	8000648 <__aeabi_dmul>
 8007a1e:	4602      	mov	r2, r0
 8007a20:	460b      	mov	r3, r1
 8007a22:	4630      	mov	r0, r6
 8007a24:	4639      	mov	r1, r7
 8007a26:	f7f8 fc59 	bl	80002dc <__adddf3>
 8007a2a:	4606      	mov	r6, r0
 8007a2c:	460f      	mov	r7, r1
 8007a2e:	f7f9 f8bb 	bl	8000ba8 <__aeabi_d2iz>
 8007a32:	2200      	movs	r2, #0
 8007a34:	4682      	mov	sl, r0
 8007a36:	2300      	movs	r3, #0
 8007a38:	4630      	mov	r0, r6
 8007a3a:	4639      	mov	r1, r7
 8007a3c:	f7f9 f876 	bl	8000b2c <__aeabi_dcmplt>
 8007a40:	b148      	cbz	r0, 8007a56 <_dtoa_r+0x186>
 8007a42:	4650      	mov	r0, sl
 8007a44:	f7f8 fd96 	bl	8000574 <__aeabi_i2d>
 8007a48:	4632      	mov	r2, r6
 8007a4a:	463b      	mov	r3, r7
 8007a4c:	f7f9 f864 	bl	8000b18 <__aeabi_dcmpeq>
 8007a50:	b908      	cbnz	r0, 8007a56 <_dtoa_r+0x186>
 8007a52:	f10a 3aff 	add.w	sl, sl, #4294967295
 8007a56:	f1ba 0f16 	cmp.w	sl, #22
 8007a5a:	d854      	bhi.n	8007b06 <_dtoa_r+0x236>
 8007a5c:	4b61      	ldr	r3, [pc, #388]	; (8007be4 <_dtoa_r+0x314>)
 8007a5e:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 8007a62:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007a66:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8007a6a:	f7f9 f85f 	bl	8000b2c <__aeabi_dcmplt>
 8007a6e:	2800      	cmp	r0, #0
 8007a70:	d04b      	beq.n	8007b0a <_dtoa_r+0x23a>
 8007a72:	f10a 3aff 	add.w	sl, sl, #4294967295
 8007a76:	2300      	movs	r3, #0
 8007a78:	930e      	str	r3, [sp, #56]	; 0x38
 8007a7a:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8007a7c:	1b5d      	subs	r5, r3, r5
 8007a7e:	1e6b      	subs	r3, r5, #1
 8007a80:	9304      	str	r3, [sp, #16]
 8007a82:	bf43      	ittte	mi
 8007a84:	2300      	movmi	r3, #0
 8007a86:	f1c5 0801 	rsbmi	r8, r5, #1
 8007a8a:	9304      	strmi	r3, [sp, #16]
 8007a8c:	f04f 0800 	movpl.w	r8, #0
 8007a90:	f1ba 0f00 	cmp.w	sl, #0
 8007a94:	db3b      	blt.n	8007b0e <_dtoa_r+0x23e>
 8007a96:	9b04      	ldr	r3, [sp, #16]
 8007a98:	f8cd a034 	str.w	sl, [sp, #52]	; 0x34
 8007a9c:	4453      	add	r3, sl
 8007a9e:	9304      	str	r3, [sp, #16]
 8007aa0:	2300      	movs	r3, #0
 8007aa2:	9306      	str	r3, [sp, #24]
 8007aa4:	9b05      	ldr	r3, [sp, #20]
 8007aa6:	2b09      	cmp	r3, #9
 8007aa8:	d869      	bhi.n	8007b7e <_dtoa_r+0x2ae>
 8007aaa:	2b05      	cmp	r3, #5
 8007aac:	bfc4      	itt	gt
 8007aae:	3b04      	subgt	r3, #4
 8007ab0:	9305      	strgt	r3, [sp, #20]
 8007ab2:	9b05      	ldr	r3, [sp, #20]
 8007ab4:	f1a3 0302 	sub.w	r3, r3, #2
 8007ab8:	bfcc      	ite	gt
 8007aba:	2500      	movgt	r5, #0
 8007abc:	2501      	movle	r5, #1
 8007abe:	2b03      	cmp	r3, #3
 8007ac0:	d869      	bhi.n	8007b96 <_dtoa_r+0x2c6>
 8007ac2:	e8df f003 	tbb	[pc, r3]
 8007ac6:	4e2c      	.short	0x4e2c
 8007ac8:	5a4c      	.short	0x5a4c
 8007aca:	e9dd 5312 	ldrd	r5, r3, [sp, #72]	; 0x48
 8007ace:	441d      	add	r5, r3
 8007ad0:	f205 4332 	addw	r3, r5, #1074	; 0x432
 8007ad4:	2b20      	cmp	r3, #32
 8007ad6:	bfc1      	itttt	gt
 8007ad8:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 8007adc:	f205 4012 	addwgt	r0, r5, #1042	; 0x412
 8007ae0:	fa09 f303 	lslgt.w	r3, r9, r3
 8007ae4:	fa26 f000 	lsrgt.w	r0, r6, r0
 8007ae8:	bfda      	itte	le
 8007aea:	f1c3 0320 	rsble	r3, r3, #32
 8007aee:	fa06 f003 	lslle.w	r0, r6, r3
 8007af2:	4318      	orrgt	r0, r3
 8007af4:	f7f8 fd2e 	bl	8000554 <__aeabi_ui2d>
 8007af8:	2301      	movs	r3, #1
 8007afa:	4606      	mov	r6, r0
 8007afc:	f1a1 77f8 	sub.w	r7, r1, #32505856	; 0x1f00000
 8007b00:	3d01      	subs	r5, #1
 8007b02:	9310      	str	r3, [sp, #64]	; 0x40
 8007b04:	e771      	b.n	80079ea <_dtoa_r+0x11a>
 8007b06:	2301      	movs	r3, #1
 8007b08:	e7b6      	b.n	8007a78 <_dtoa_r+0x1a8>
 8007b0a:	900e      	str	r0, [sp, #56]	; 0x38
 8007b0c:	e7b5      	b.n	8007a7a <_dtoa_r+0x1aa>
 8007b0e:	f1ca 0300 	rsb	r3, sl, #0
 8007b12:	9306      	str	r3, [sp, #24]
 8007b14:	2300      	movs	r3, #0
 8007b16:	eba8 080a 	sub.w	r8, r8, sl
 8007b1a:	930d      	str	r3, [sp, #52]	; 0x34
 8007b1c:	e7c2      	b.n	8007aa4 <_dtoa_r+0x1d4>
 8007b1e:	2300      	movs	r3, #0
 8007b20:	9308      	str	r3, [sp, #32]
 8007b22:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007b24:	2b00      	cmp	r3, #0
 8007b26:	dc39      	bgt.n	8007b9c <_dtoa_r+0x2cc>
 8007b28:	f04f 0901 	mov.w	r9, #1
 8007b2c:	f8cd 9004 	str.w	r9, [sp, #4]
 8007b30:	464b      	mov	r3, r9
 8007b32:	f8cd 9024 	str.w	r9, [sp, #36]	; 0x24
 8007b36:	6a60      	ldr	r0, [r4, #36]	; 0x24
 8007b38:	2200      	movs	r2, #0
 8007b3a:	6042      	str	r2, [r0, #4]
 8007b3c:	2204      	movs	r2, #4
 8007b3e:	f102 0614 	add.w	r6, r2, #20
 8007b42:	429e      	cmp	r6, r3
 8007b44:	6841      	ldr	r1, [r0, #4]
 8007b46:	d92f      	bls.n	8007ba8 <_dtoa_r+0x2d8>
 8007b48:	4620      	mov	r0, r4
 8007b4a:	f000 fcc7 	bl	80084dc <_Balloc>
 8007b4e:	9000      	str	r0, [sp, #0]
 8007b50:	2800      	cmp	r0, #0
 8007b52:	d14b      	bne.n	8007bec <_dtoa_r+0x31c>
 8007b54:	4b24      	ldr	r3, [pc, #144]	; (8007be8 <_dtoa_r+0x318>)
 8007b56:	4602      	mov	r2, r0
 8007b58:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 8007b5c:	e6d1      	b.n	8007902 <_dtoa_r+0x32>
 8007b5e:	2301      	movs	r3, #1
 8007b60:	e7de      	b.n	8007b20 <_dtoa_r+0x250>
 8007b62:	2300      	movs	r3, #0
 8007b64:	9308      	str	r3, [sp, #32]
 8007b66:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007b68:	eb0a 0903 	add.w	r9, sl, r3
 8007b6c:	f109 0301 	add.w	r3, r9, #1
 8007b70:	2b01      	cmp	r3, #1
 8007b72:	9301      	str	r3, [sp, #4]
 8007b74:	bfb8      	it	lt
 8007b76:	2301      	movlt	r3, #1
 8007b78:	e7dd      	b.n	8007b36 <_dtoa_r+0x266>
 8007b7a:	2301      	movs	r3, #1
 8007b7c:	e7f2      	b.n	8007b64 <_dtoa_r+0x294>
 8007b7e:	2501      	movs	r5, #1
 8007b80:	2300      	movs	r3, #0
 8007b82:	9305      	str	r3, [sp, #20]
 8007b84:	9508      	str	r5, [sp, #32]
 8007b86:	f04f 39ff 	mov.w	r9, #4294967295
 8007b8a:	2200      	movs	r2, #0
 8007b8c:	f8cd 9004 	str.w	r9, [sp, #4]
 8007b90:	2312      	movs	r3, #18
 8007b92:	9209      	str	r2, [sp, #36]	; 0x24
 8007b94:	e7cf      	b.n	8007b36 <_dtoa_r+0x266>
 8007b96:	2301      	movs	r3, #1
 8007b98:	9308      	str	r3, [sp, #32]
 8007b9a:	e7f4      	b.n	8007b86 <_dtoa_r+0x2b6>
 8007b9c:	f8dd 9024 	ldr.w	r9, [sp, #36]	; 0x24
 8007ba0:	f8cd 9004 	str.w	r9, [sp, #4]
 8007ba4:	464b      	mov	r3, r9
 8007ba6:	e7c6      	b.n	8007b36 <_dtoa_r+0x266>
 8007ba8:	3101      	adds	r1, #1
 8007baa:	6041      	str	r1, [r0, #4]
 8007bac:	0052      	lsls	r2, r2, #1
 8007bae:	e7c6      	b.n	8007b3e <_dtoa_r+0x26e>
 8007bb0:	636f4361 	.word	0x636f4361
 8007bb4:	3fd287a7 	.word	0x3fd287a7
 8007bb8:	8b60c8b3 	.word	0x8b60c8b3
 8007bbc:	3fc68a28 	.word	0x3fc68a28
 8007bc0:	509f79fb 	.word	0x509f79fb
 8007bc4:	3fd34413 	.word	0x3fd34413
 8007bc8:	080098fd 	.word	0x080098fd
 8007bcc:	08009914 	.word	0x08009914
 8007bd0:	7ff00000 	.word	0x7ff00000
 8007bd4:	080098f9 	.word	0x080098f9
 8007bd8:	080098f0 	.word	0x080098f0
 8007bdc:	080098cd 	.word	0x080098cd
 8007be0:	3ff80000 	.word	0x3ff80000
 8007be4:	08009a10 	.word	0x08009a10
 8007be8:	08009973 	.word	0x08009973
 8007bec:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8007bee:	9a00      	ldr	r2, [sp, #0]
 8007bf0:	601a      	str	r2, [r3, #0]
 8007bf2:	9b01      	ldr	r3, [sp, #4]
 8007bf4:	2b0e      	cmp	r3, #14
 8007bf6:	f200 80ad 	bhi.w	8007d54 <_dtoa_r+0x484>
 8007bfa:	2d00      	cmp	r5, #0
 8007bfc:	f000 80aa 	beq.w	8007d54 <_dtoa_r+0x484>
 8007c00:	f1ba 0f00 	cmp.w	sl, #0
 8007c04:	dd36      	ble.n	8007c74 <_dtoa_r+0x3a4>
 8007c06:	4ac3      	ldr	r2, [pc, #780]	; (8007f14 <_dtoa_r+0x644>)
 8007c08:	f00a 030f 	and.w	r3, sl, #15
 8007c0c:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 8007c10:	ed93 7b00 	vldr	d7, [r3]
 8007c14:	f41a 7f80 	tst.w	sl, #256	; 0x100
 8007c18:	ea4f 172a 	mov.w	r7, sl, asr #4
 8007c1c:	eeb0 8a47 	vmov.f32	s16, s14
 8007c20:	eef0 8a67 	vmov.f32	s17, s15
 8007c24:	d016      	beq.n	8007c54 <_dtoa_r+0x384>
 8007c26:	4bbc      	ldr	r3, [pc, #752]	; (8007f18 <_dtoa_r+0x648>)
 8007c28:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8007c2c:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8007c30:	f7f8 fe34 	bl	800089c <__aeabi_ddiv>
 8007c34:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8007c38:	f007 070f 	and.w	r7, r7, #15
 8007c3c:	2503      	movs	r5, #3
 8007c3e:	4eb6      	ldr	r6, [pc, #728]	; (8007f18 <_dtoa_r+0x648>)
 8007c40:	b957      	cbnz	r7, 8007c58 <_dtoa_r+0x388>
 8007c42:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8007c46:	ec53 2b18 	vmov	r2, r3, d8
 8007c4a:	f7f8 fe27 	bl	800089c <__aeabi_ddiv>
 8007c4e:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8007c52:	e029      	b.n	8007ca8 <_dtoa_r+0x3d8>
 8007c54:	2502      	movs	r5, #2
 8007c56:	e7f2      	b.n	8007c3e <_dtoa_r+0x36e>
 8007c58:	07f9      	lsls	r1, r7, #31
 8007c5a:	d508      	bpl.n	8007c6e <_dtoa_r+0x39e>
 8007c5c:	ec51 0b18 	vmov	r0, r1, d8
 8007c60:	e9d6 2300 	ldrd	r2, r3, [r6]
 8007c64:	f7f8 fcf0 	bl	8000648 <__aeabi_dmul>
 8007c68:	ec41 0b18 	vmov	d8, r0, r1
 8007c6c:	3501      	adds	r5, #1
 8007c6e:	107f      	asrs	r7, r7, #1
 8007c70:	3608      	adds	r6, #8
 8007c72:	e7e5      	b.n	8007c40 <_dtoa_r+0x370>
 8007c74:	f000 80a6 	beq.w	8007dc4 <_dtoa_r+0x4f4>
 8007c78:	f1ca 0600 	rsb	r6, sl, #0
 8007c7c:	4ba5      	ldr	r3, [pc, #660]	; (8007f14 <_dtoa_r+0x644>)
 8007c7e:	4fa6      	ldr	r7, [pc, #664]	; (8007f18 <_dtoa_r+0x648>)
 8007c80:	f006 020f 	and.w	r2, r6, #15
 8007c84:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8007c88:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007c8c:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8007c90:	f7f8 fcda 	bl	8000648 <__aeabi_dmul>
 8007c94:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8007c98:	1136      	asrs	r6, r6, #4
 8007c9a:	2300      	movs	r3, #0
 8007c9c:	2502      	movs	r5, #2
 8007c9e:	2e00      	cmp	r6, #0
 8007ca0:	f040 8085 	bne.w	8007dae <_dtoa_r+0x4de>
 8007ca4:	2b00      	cmp	r3, #0
 8007ca6:	d1d2      	bne.n	8007c4e <_dtoa_r+0x37e>
 8007ca8:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8007caa:	2b00      	cmp	r3, #0
 8007cac:	f000 808c 	beq.w	8007dc8 <_dtoa_r+0x4f8>
 8007cb0:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 8007cb4:	4b99      	ldr	r3, [pc, #612]	; (8007f1c <_dtoa_r+0x64c>)
 8007cb6:	2200      	movs	r2, #0
 8007cb8:	4630      	mov	r0, r6
 8007cba:	4639      	mov	r1, r7
 8007cbc:	f7f8 ff36 	bl	8000b2c <__aeabi_dcmplt>
 8007cc0:	2800      	cmp	r0, #0
 8007cc2:	f000 8081 	beq.w	8007dc8 <_dtoa_r+0x4f8>
 8007cc6:	9b01      	ldr	r3, [sp, #4]
 8007cc8:	2b00      	cmp	r3, #0
 8007cca:	d07d      	beq.n	8007dc8 <_dtoa_r+0x4f8>
 8007ccc:	f1b9 0f00 	cmp.w	r9, #0
 8007cd0:	dd3c      	ble.n	8007d4c <_dtoa_r+0x47c>
 8007cd2:	f10a 33ff 	add.w	r3, sl, #4294967295
 8007cd6:	9307      	str	r3, [sp, #28]
 8007cd8:	2200      	movs	r2, #0
 8007cda:	4b91      	ldr	r3, [pc, #580]	; (8007f20 <_dtoa_r+0x650>)
 8007cdc:	4630      	mov	r0, r6
 8007cde:	4639      	mov	r1, r7
 8007ce0:	f7f8 fcb2 	bl	8000648 <__aeabi_dmul>
 8007ce4:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8007ce8:	3501      	adds	r5, #1
 8007cea:	f8cd 9030 	str.w	r9, [sp, #48]	; 0x30
 8007cee:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 8007cf2:	4628      	mov	r0, r5
 8007cf4:	f7f8 fc3e 	bl	8000574 <__aeabi_i2d>
 8007cf8:	4632      	mov	r2, r6
 8007cfa:	463b      	mov	r3, r7
 8007cfc:	f7f8 fca4 	bl	8000648 <__aeabi_dmul>
 8007d00:	4b88      	ldr	r3, [pc, #544]	; (8007f24 <_dtoa_r+0x654>)
 8007d02:	2200      	movs	r2, #0
 8007d04:	f7f8 faea 	bl	80002dc <__adddf3>
 8007d08:	f1a1 7350 	sub.w	r3, r1, #54525952	; 0x3400000
 8007d0c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8007d10:	9303      	str	r3, [sp, #12]
 8007d12:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8007d14:	2b00      	cmp	r3, #0
 8007d16:	d15c      	bne.n	8007dd2 <_dtoa_r+0x502>
 8007d18:	4b83      	ldr	r3, [pc, #524]	; (8007f28 <_dtoa_r+0x658>)
 8007d1a:	2200      	movs	r2, #0
 8007d1c:	4630      	mov	r0, r6
 8007d1e:	4639      	mov	r1, r7
 8007d20:	f7f8 fada 	bl	80002d8 <__aeabi_dsub>
 8007d24:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8007d28:	4606      	mov	r6, r0
 8007d2a:	460f      	mov	r7, r1
 8007d2c:	f7f8 ff1c 	bl	8000b68 <__aeabi_dcmpgt>
 8007d30:	2800      	cmp	r0, #0
 8007d32:	f040 8296 	bne.w	8008262 <_dtoa_r+0x992>
 8007d36:	e9dd 2102 	ldrd	r2, r1, [sp, #8]
 8007d3a:	4630      	mov	r0, r6
 8007d3c:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8007d40:	4639      	mov	r1, r7
 8007d42:	f7f8 fef3 	bl	8000b2c <__aeabi_dcmplt>
 8007d46:	2800      	cmp	r0, #0
 8007d48:	f040 8288 	bne.w	800825c <_dtoa_r+0x98c>
 8007d4c:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8007d50:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8007d54:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8007d56:	2b00      	cmp	r3, #0
 8007d58:	f2c0 8158 	blt.w	800800c <_dtoa_r+0x73c>
 8007d5c:	f1ba 0f0e 	cmp.w	sl, #14
 8007d60:	f300 8154 	bgt.w	800800c <_dtoa_r+0x73c>
 8007d64:	4b6b      	ldr	r3, [pc, #428]	; (8007f14 <_dtoa_r+0x644>)
 8007d66:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 8007d6a:	e9d3 8900 	ldrd	r8, r9, [r3]
 8007d6e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007d70:	2b00      	cmp	r3, #0
 8007d72:	f280 80e3 	bge.w	8007f3c <_dtoa_r+0x66c>
 8007d76:	9b01      	ldr	r3, [sp, #4]
 8007d78:	2b00      	cmp	r3, #0
 8007d7a:	f300 80df 	bgt.w	8007f3c <_dtoa_r+0x66c>
 8007d7e:	f040 826d 	bne.w	800825c <_dtoa_r+0x98c>
 8007d82:	4b69      	ldr	r3, [pc, #420]	; (8007f28 <_dtoa_r+0x658>)
 8007d84:	2200      	movs	r2, #0
 8007d86:	4640      	mov	r0, r8
 8007d88:	4649      	mov	r1, r9
 8007d8a:	f7f8 fc5d 	bl	8000648 <__aeabi_dmul>
 8007d8e:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8007d92:	f7f8 fedf 	bl	8000b54 <__aeabi_dcmpge>
 8007d96:	9e01      	ldr	r6, [sp, #4]
 8007d98:	4637      	mov	r7, r6
 8007d9a:	2800      	cmp	r0, #0
 8007d9c:	f040 8243 	bne.w	8008226 <_dtoa_r+0x956>
 8007da0:	9d00      	ldr	r5, [sp, #0]
 8007da2:	2331      	movs	r3, #49	; 0x31
 8007da4:	f805 3b01 	strb.w	r3, [r5], #1
 8007da8:	f10a 0a01 	add.w	sl, sl, #1
 8007dac:	e23f      	b.n	800822e <_dtoa_r+0x95e>
 8007dae:	07f2      	lsls	r2, r6, #31
 8007db0:	d505      	bpl.n	8007dbe <_dtoa_r+0x4ee>
 8007db2:	e9d7 2300 	ldrd	r2, r3, [r7]
 8007db6:	f7f8 fc47 	bl	8000648 <__aeabi_dmul>
 8007dba:	3501      	adds	r5, #1
 8007dbc:	2301      	movs	r3, #1
 8007dbe:	1076      	asrs	r6, r6, #1
 8007dc0:	3708      	adds	r7, #8
 8007dc2:	e76c      	b.n	8007c9e <_dtoa_r+0x3ce>
 8007dc4:	2502      	movs	r5, #2
 8007dc6:	e76f      	b.n	8007ca8 <_dtoa_r+0x3d8>
 8007dc8:	9b01      	ldr	r3, [sp, #4]
 8007dca:	f8cd a01c 	str.w	sl, [sp, #28]
 8007dce:	930c      	str	r3, [sp, #48]	; 0x30
 8007dd0:	e78d      	b.n	8007cee <_dtoa_r+0x41e>
 8007dd2:	9900      	ldr	r1, [sp, #0]
 8007dd4:	980c      	ldr	r0, [sp, #48]	; 0x30
 8007dd6:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8007dd8:	4b4e      	ldr	r3, [pc, #312]	; (8007f14 <_dtoa_r+0x644>)
 8007dda:	ed9d 7b02 	vldr	d7, [sp, #8]
 8007dde:	4401      	add	r1, r0
 8007de0:	9102      	str	r1, [sp, #8]
 8007de2:	9908      	ldr	r1, [sp, #32]
 8007de4:	eeb0 8a47 	vmov.f32	s16, s14
 8007de8:	eef0 8a67 	vmov.f32	s17, s15
 8007dec:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8007df0:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8007df4:	2900      	cmp	r1, #0
 8007df6:	d045      	beq.n	8007e84 <_dtoa_r+0x5b4>
 8007df8:	494c      	ldr	r1, [pc, #304]	; (8007f2c <_dtoa_r+0x65c>)
 8007dfa:	2000      	movs	r0, #0
 8007dfc:	f7f8 fd4e 	bl	800089c <__aeabi_ddiv>
 8007e00:	ec53 2b18 	vmov	r2, r3, d8
 8007e04:	f7f8 fa68 	bl	80002d8 <__aeabi_dsub>
 8007e08:	9d00      	ldr	r5, [sp, #0]
 8007e0a:	ec41 0b18 	vmov	d8, r0, r1
 8007e0e:	4639      	mov	r1, r7
 8007e10:	4630      	mov	r0, r6
 8007e12:	f7f8 fec9 	bl	8000ba8 <__aeabi_d2iz>
 8007e16:	900c      	str	r0, [sp, #48]	; 0x30
 8007e18:	f7f8 fbac 	bl	8000574 <__aeabi_i2d>
 8007e1c:	4602      	mov	r2, r0
 8007e1e:	460b      	mov	r3, r1
 8007e20:	4630      	mov	r0, r6
 8007e22:	4639      	mov	r1, r7
 8007e24:	f7f8 fa58 	bl	80002d8 <__aeabi_dsub>
 8007e28:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8007e2a:	3330      	adds	r3, #48	; 0x30
 8007e2c:	f805 3b01 	strb.w	r3, [r5], #1
 8007e30:	ec53 2b18 	vmov	r2, r3, d8
 8007e34:	4606      	mov	r6, r0
 8007e36:	460f      	mov	r7, r1
 8007e38:	f7f8 fe78 	bl	8000b2c <__aeabi_dcmplt>
 8007e3c:	2800      	cmp	r0, #0
 8007e3e:	d165      	bne.n	8007f0c <_dtoa_r+0x63c>
 8007e40:	4632      	mov	r2, r6
 8007e42:	463b      	mov	r3, r7
 8007e44:	4935      	ldr	r1, [pc, #212]	; (8007f1c <_dtoa_r+0x64c>)
 8007e46:	2000      	movs	r0, #0
 8007e48:	f7f8 fa46 	bl	80002d8 <__aeabi_dsub>
 8007e4c:	ec53 2b18 	vmov	r2, r3, d8
 8007e50:	f7f8 fe6c 	bl	8000b2c <__aeabi_dcmplt>
 8007e54:	2800      	cmp	r0, #0
 8007e56:	f040 80b9 	bne.w	8007fcc <_dtoa_r+0x6fc>
 8007e5a:	9b02      	ldr	r3, [sp, #8]
 8007e5c:	429d      	cmp	r5, r3
 8007e5e:	f43f af75 	beq.w	8007d4c <_dtoa_r+0x47c>
 8007e62:	4b2f      	ldr	r3, [pc, #188]	; (8007f20 <_dtoa_r+0x650>)
 8007e64:	ec51 0b18 	vmov	r0, r1, d8
 8007e68:	2200      	movs	r2, #0
 8007e6a:	f7f8 fbed 	bl	8000648 <__aeabi_dmul>
 8007e6e:	4b2c      	ldr	r3, [pc, #176]	; (8007f20 <_dtoa_r+0x650>)
 8007e70:	ec41 0b18 	vmov	d8, r0, r1
 8007e74:	2200      	movs	r2, #0
 8007e76:	4630      	mov	r0, r6
 8007e78:	4639      	mov	r1, r7
 8007e7a:	f7f8 fbe5 	bl	8000648 <__aeabi_dmul>
 8007e7e:	4606      	mov	r6, r0
 8007e80:	460f      	mov	r7, r1
 8007e82:	e7c4      	b.n	8007e0e <_dtoa_r+0x53e>
 8007e84:	ec51 0b17 	vmov	r0, r1, d7
 8007e88:	f7f8 fbde 	bl	8000648 <__aeabi_dmul>
 8007e8c:	9b02      	ldr	r3, [sp, #8]
 8007e8e:	9d00      	ldr	r5, [sp, #0]
 8007e90:	930c      	str	r3, [sp, #48]	; 0x30
 8007e92:	ec41 0b18 	vmov	d8, r0, r1
 8007e96:	4639      	mov	r1, r7
 8007e98:	4630      	mov	r0, r6
 8007e9a:	f7f8 fe85 	bl	8000ba8 <__aeabi_d2iz>
 8007e9e:	9011      	str	r0, [sp, #68]	; 0x44
 8007ea0:	f7f8 fb68 	bl	8000574 <__aeabi_i2d>
 8007ea4:	4602      	mov	r2, r0
 8007ea6:	460b      	mov	r3, r1
 8007ea8:	4630      	mov	r0, r6
 8007eaa:	4639      	mov	r1, r7
 8007eac:	f7f8 fa14 	bl	80002d8 <__aeabi_dsub>
 8007eb0:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8007eb2:	3330      	adds	r3, #48	; 0x30
 8007eb4:	f805 3b01 	strb.w	r3, [r5], #1
 8007eb8:	9b02      	ldr	r3, [sp, #8]
 8007eba:	429d      	cmp	r5, r3
 8007ebc:	4606      	mov	r6, r0
 8007ebe:	460f      	mov	r7, r1
 8007ec0:	f04f 0200 	mov.w	r2, #0
 8007ec4:	d134      	bne.n	8007f30 <_dtoa_r+0x660>
 8007ec6:	4b19      	ldr	r3, [pc, #100]	; (8007f2c <_dtoa_r+0x65c>)
 8007ec8:	ec51 0b18 	vmov	r0, r1, d8
 8007ecc:	f7f8 fa06 	bl	80002dc <__adddf3>
 8007ed0:	4602      	mov	r2, r0
 8007ed2:	460b      	mov	r3, r1
 8007ed4:	4630      	mov	r0, r6
 8007ed6:	4639      	mov	r1, r7
 8007ed8:	f7f8 fe46 	bl	8000b68 <__aeabi_dcmpgt>
 8007edc:	2800      	cmp	r0, #0
 8007ede:	d175      	bne.n	8007fcc <_dtoa_r+0x6fc>
 8007ee0:	ec53 2b18 	vmov	r2, r3, d8
 8007ee4:	4911      	ldr	r1, [pc, #68]	; (8007f2c <_dtoa_r+0x65c>)
 8007ee6:	2000      	movs	r0, #0
 8007ee8:	f7f8 f9f6 	bl	80002d8 <__aeabi_dsub>
 8007eec:	4602      	mov	r2, r0
 8007eee:	460b      	mov	r3, r1
 8007ef0:	4630      	mov	r0, r6
 8007ef2:	4639      	mov	r1, r7
 8007ef4:	f7f8 fe1a 	bl	8000b2c <__aeabi_dcmplt>
 8007ef8:	2800      	cmp	r0, #0
 8007efa:	f43f af27 	beq.w	8007d4c <_dtoa_r+0x47c>
 8007efe:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8007f00:	1e6b      	subs	r3, r5, #1
 8007f02:	930c      	str	r3, [sp, #48]	; 0x30
 8007f04:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8007f08:	2b30      	cmp	r3, #48	; 0x30
 8007f0a:	d0f8      	beq.n	8007efe <_dtoa_r+0x62e>
 8007f0c:	f8dd a01c 	ldr.w	sl, [sp, #28]
 8007f10:	e04a      	b.n	8007fa8 <_dtoa_r+0x6d8>
 8007f12:	bf00      	nop
 8007f14:	08009a10 	.word	0x08009a10
 8007f18:	080099e8 	.word	0x080099e8
 8007f1c:	3ff00000 	.word	0x3ff00000
 8007f20:	40240000 	.word	0x40240000
 8007f24:	401c0000 	.word	0x401c0000
 8007f28:	40140000 	.word	0x40140000
 8007f2c:	3fe00000 	.word	0x3fe00000
 8007f30:	4baf      	ldr	r3, [pc, #700]	; (80081f0 <_dtoa_r+0x920>)
 8007f32:	f7f8 fb89 	bl	8000648 <__aeabi_dmul>
 8007f36:	4606      	mov	r6, r0
 8007f38:	460f      	mov	r7, r1
 8007f3a:	e7ac      	b.n	8007e96 <_dtoa_r+0x5c6>
 8007f3c:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 8007f40:	9d00      	ldr	r5, [sp, #0]
 8007f42:	4642      	mov	r2, r8
 8007f44:	464b      	mov	r3, r9
 8007f46:	4630      	mov	r0, r6
 8007f48:	4639      	mov	r1, r7
 8007f4a:	f7f8 fca7 	bl	800089c <__aeabi_ddiv>
 8007f4e:	f7f8 fe2b 	bl	8000ba8 <__aeabi_d2iz>
 8007f52:	9002      	str	r0, [sp, #8]
 8007f54:	f7f8 fb0e 	bl	8000574 <__aeabi_i2d>
 8007f58:	4642      	mov	r2, r8
 8007f5a:	464b      	mov	r3, r9
 8007f5c:	f7f8 fb74 	bl	8000648 <__aeabi_dmul>
 8007f60:	4602      	mov	r2, r0
 8007f62:	460b      	mov	r3, r1
 8007f64:	4630      	mov	r0, r6
 8007f66:	4639      	mov	r1, r7
 8007f68:	f7f8 f9b6 	bl	80002d8 <__aeabi_dsub>
 8007f6c:	9e02      	ldr	r6, [sp, #8]
 8007f6e:	9f01      	ldr	r7, [sp, #4]
 8007f70:	3630      	adds	r6, #48	; 0x30
 8007f72:	f805 6b01 	strb.w	r6, [r5], #1
 8007f76:	9e00      	ldr	r6, [sp, #0]
 8007f78:	1bae      	subs	r6, r5, r6
 8007f7a:	42b7      	cmp	r7, r6
 8007f7c:	4602      	mov	r2, r0
 8007f7e:	460b      	mov	r3, r1
 8007f80:	d137      	bne.n	8007ff2 <_dtoa_r+0x722>
 8007f82:	f7f8 f9ab 	bl	80002dc <__adddf3>
 8007f86:	4642      	mov	r2, r8
 8007f88:	464b      	mov	r3, r9
 8007f8a:	4606      	mov	r6, r0
 8007f8c:	460f      	mov	r7, r1
 8007f8e:	f7f8 fdeb 	bl	8000b68 <__aeabi_dcmpgt>
 8007f92:	b9c8      	cbnz	r0, 8007fc8 <_dtoa_r+0x6f8>
 8007f94:	4642      	mov	r2, r8
 8007f96:	464b      	mov	r3, r9
 8007f98:	4630      	mov	r0, r6
 8007f9a:	4639      	mov	r1, r7
 8007f9c:	f7f8 fdbc 	bl	8000b18 <__aeabi_dcmpeq>
 8007fa0:	b110      	cbz	r0, 8007fa8 <_dtoa_r+0x6d8>
 8007fa2:	9b02      	ldr	r3, [sp, #8]
 8007fa4:	07d9      	lsls	r1, r3, #31
 8007fa6:	d40f      	bmi.n	8007fc8 <_dtoa_r+0x6f8>
 8007fa8:	4620      	mov	r0, r4
 8007faa:	4659      	mov	r1, fp
 8007fac:	f000 fad6 	bl	800855c <_Bfree>
 8007fb0:	2300      	movs	r3, #0
 8007fb2:	702b      	strb	r3, [r5, #0]
 8007fb4:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8007fb6:	f10a 0001 	add.w	r0, sl, #1
 8007fba:	6018      	str	r0, [r3, #0]
 8007fbc:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8007fbe:	2b00      	cmp	r3, #0
 8007fc0:	f43f acd8 	beq.w	8007974 <_dtoa_r+0xa4>
 8007fc4:	601d      	str	r5, [r3, #0]
 8007fc6:	e4d5      	b.n	8007974 <_dtoa_r+0xa4>
 8007fc8:	f8cd a01c 	str.w	sl, [sp, #28]
 8007fcc:	462b      	mov	r3, r5
 8007fce:	461d      	mov	r5, r3
 8007fd0:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8007fd4:	2a39      	cmp	r2, #57	; 0x39
 8007fd6:	d108      	bne.n	8007fea <_dtoa_r+0x71a>
 8007fd8:	9a00      	ldr	r2, [sp, #0]
 8007fda:	429a      	cmp	r2, r3
 8007fdc:	d1f7      	bne.n	8007fce <_dtoa_r+0x6fe>
 8007fde:	9a07      	ldr	r2, [sp, #28]
 8007fe0:	9900      	ldr	r1, [sp, #0]
 8007fe2:	3201      	adds	r2, #1
 8007fe4:	9207      	str	r2, [sp, #28]
 8007fe6:	2230      	movs	r2, #48	; 0x30
 8007fe8:	700a      	strb	r2, [r1, #0]
 8007fea:	781a      	ldrb	r2, [r3, #0]
 8007fec:	3201      	adds	r2, #1
 8007fee:	701a      	strb	r2, [r3, #0]
 8007ff0:	e78c      	b.n	8007f0c <_dtoa_r+0x63c>
 8007ff2:	4b7f      	ldr	r3, [pc, #508]	; (80081f0 <_dtoa_r+0x920>)
 8007ff4:	2200      	movs	r2, #0
 8007ff6:	f7f8 fb27 	bl	8000648 <__aeabi_dmul>
 8007ffa:	2200      	movs	r2, #0
 8007ffc:	2300      	movs	r3, #0
 8007ffe:	4606      	mov	r6, r0
 8008000:	460f      	mov	r7, r1
 8008002:	f7f8 fd89 	bl	8000b18 <__aeabi_dcmpeq>
 8008006:	2800      	cmp	r0, #0
 8008008:	d09b      	beq.n	8007f42 <_dtoa_r+0x672>
 800800a:	e7cd      	b.n	8007fa8 <_dtoa_r+0x6d8>
 800800c:	9a08      	ldr	r2, [sp, #32]
 800800e:	2a00      	cmp	r2, #0
 8008010:	f000 80c4 	beq.w	800819c <_dtoa_r+0x8cc>
 8008014:	9a05      	ldr	r2, [sp, #20]
 8008016:	2a01      	cmp	r2, #1
 8008018:	f300 80a8 	bgt.w	800816c <_dtoa_r+0x89c>
 800801c:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800801e:	2a00      	cmp	r2, #0
 8008020:	f000 80a0 	beq.w	8008164 <_dtoa_r+0x894>
 8008024:	f203 4333 	addw	r3, r3, #1075	; 0x433
 8008028:	9e06      	ldr	r6, [sp, #24]
 800802a:	4645      	mov	r5, r8
 800802c:	9a04      	ldr	r2, [sp, #16]
 800802e:	2101      	movs	r1, #1
 8008030:	441a      	add	r2, r3
 8008032:	4620      	mov	r0, r4
 8008034:	4498      	add	r8, r3
 8008036:	9204      	str	r2, [sp, #16]
 8008038:	f000 fb4c 	bl	80086d4 <__i2b>
 800803c:	4607      	mov	r7, r0
 800803e:	2d00      	cmp	r5, #0
 8008040:	dd0b      	ble.n	800805a <_dtoa_r+0x78a>
 8008042:	9b04      	ldr	r3, [sp, #16]
 8008044:	2b00      	cmp	r3, #0
 8008046:	dd08      	ble.n	800805a <_dtoa_r+0x78a>
 8008048:	42ab      	cmp	r3, r5
 800804a:	9a04      	ldr	r2, [sp, #16]
 800804c:	bfa8      	it	ge
 800804e:	462b      	movge	r3, r5
 8008050:	eba8 0803 	sub.w	r8, r8, r3
 8008054:	1aed      	subs	r5, r5, r3
 8008056:	1ad3      	subs	r3, r2, r3
 8008058:	9304      	str	r3, [sp, #16]
 800805a:	9b06      	ldr	r3, [sp, #24]
 800805c:	b1fb      	cbz	r3, 800809e <_dtoa_r+0x7ce>
 800805e:	9b08      	ldr	r3, [sp, #32]
 8008060:	2b00      	cmp	r3, #0
 8008062:	f000 809f 	beq.w	80081a4 <_dtoa_r+0x8d4>
 8008066:	2e00      	cmp	r6, #0
 8008068:	dd11      	ble.n	800808e <_dtoa_r+0x7be>
 800806a:	4639      	mov	r1, r7
 800806c:	4632      	mov	r2, r6
 800806e:	4620      	mov	r0, r4
 8008070:	f000 fbec 	bl	800884c <__pow5mult>
 8008074:	465a      	mov	r2, fp
 8008076:	4601      	mov	r1, r0
 8008078:	4607      	mov	r7, r0
 800807a:	4620      	mov	r0, r4
 800807c:	f000 fb40 	bl	8008700 <__multiply>
 8008080:	4659      	mov	r1, fp
 8008082:	9007      	str	r0, [sp, #28]
 8008084:	4620      	mov	r0, r4
 8008086:	f000 fa69 	bl	800855c <_Bfree>
 800808a:	9b07      	ldr	r3, [sp, #28]
 800808c:	469b      	mov	fp, r3
 800808e:	9b06      	ldr	r3, [sp, #24]
 8008090:	1b9a      	subs	r2, r3, r6
 8008092:	d004      	beq.n	800809e <_dtoa_r+0x7ce>
 8008094:	4659      	mov	r1, fp
 8008096:	4620      	mov	r0, r4
 8008098:	f000 fbd8 	bl	800884c <__pow5mult>
 800809c:	4683      	mov	fp, r0
 800809e:	2101      	movs	r1, #1
 80080a0:	4620      	mov	r0, r4
 80080a2:	f000 fb17 	bl	80086d4 <__i2b>
 80080a6:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80080a8:	2b00      	cmp	r3, #0
 80080aa:	4606      	mov	r6, r0
 80080ac:	dd7c      	ble.n	80081a8 <_dtoa_r+0x8d8>
 80080ae:	461a      	mov	r2, r3
 80080b0:	4601      	mov	r1, r0
 80080b2:	4620      	mov	r0, r4
 80080b4:	f000 fbca 	bl	800884c <__pow5mult>
 80080b8:	9b05      	ldr	r3, [sp, #20]
 80080ba:	2b01      	cmp	r3, #1
 80080bc:	4606      	mov	r6, r0
 80080be:	dd76      	ble.n	80081ae <_dtoa_r+0x8de>
 80080c0:	2300      	movs	r3, #0
 80080c2:	9306      	str	r3, [sp, #24]
 80080c4:	6933      	ldr	r3, [r6, #16]
 80080c6:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 80080ca:	6918      	ldr	r0, [r3, #16]
 80080cc:	f000 fab2 	bl	8008634 <__hi0bits>
 80080d0:	f1c0 0020 	rsb	r0, r0, #32
 80080d4:	9b04      	ldr	r3, [sp, #16]
 80080d6:	4418      	add	r0, r3
 80080d8:	f010 001f 	ands.w	r0, r0, #31
 80080dc:	f000 8086 	beq.w	80081ec <_dtoa_r+0x91c>
 80080e0:	f1c0 0320 	rsb	r3, r0, #32
 80080e4:	2b04      	cmp	r3, #4
 80080e6:	dd7f      	ble.n	80081e8 <_dtoa_r+0x918>
 80080e8:	f1c0 001c 	rsb	r0, r0, #28
 80080ec:	9b04      	ldr	r3, [sp, #16]
 80080ee:	4403      	add	r3, r0
 80080f0:	4480      	add	r8, r0
 80080f2:	4405      	add	r5, r0
 80080f4:	9304      	str	r3, [sp, #16]
 80080f6:	f1b8 0f00 	cmp.w	r8, #0
 80080fa:	dd05      	ble.n	8008108 <_dtoa_r+0x838>
 80080fc:	4659      	mov	r1, fp
 80080fe:	4642      	mov	r2, r8
 8008100:	4620      	mov	r0, r4
 8008102:	f000 fbfd 	bl	8008900 <__lshift>
 8008106:	4683      	mov	fp, r0
 8008108:	9b04      	ldr	r3, [sp, #16]
 800810a:	2b00      	cmp	r3, #0
 800810c:	dd05      	ble.n	800811a <_dtoa_r+0x84a>
 800810e:	4631      	mov	r1, r6
 8008110:	461a      	mov	r2, r3
 8008112:	4620      	mov	r0, r4
 8008114:	f000 fbf4 	bl	8008900 <__lshift>
 8008118:	4606      	mov	r6, r0
 800811a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800811c:	2b00      	cmp	r3, #0
 800811e:	d069      	beq.n	80081f4 <_dtoa_r+0x924>
 8008120:	4631      	mov	r1, r6
 8008122:	4658      	mov	r0, fp
 8008124:	f000 fc58 	bl	80089d8 <__mcmp>
 8008128:	2800      	cmp	r0, #0
 800812a:	da63      	bge.n	80081f4 <_dtoa_r+0x924>
 800812c:	2300      	movs	r3, #0
 800812e:	4659      	mov	r1, fp
 8008130:	220a      	movs	r2, #10
 8008132:	4620      	mov	r0, r4
 8008134:	f000 fa34 	bl	80085a0 <__multadd>
 8008138:	9b08      	ldr	r3, [sp, #32]
 800813a:	f10a 3aff 	add.w	sl, sl, #4294967295
 800813e:	4683      	mov	fp, r0
 8008140:	2b00      	cmp	r3, #0
 8008142:	f000 818f 	beq.w	8008464 <_dtoa_r+0xb94>
 8008146:	4639      	mov	r1, r7
 8008148:	2300      	movs	r3, #0
 800814a:	220a      	movs	r2, #10
 800814c:	4620      	mov	r0, r4
 800814e:	f000 fa27 	bl	80085a0 <__multadd>
 8008152:	f1b9 0f00 	cmp.w	r9, #0
 8008156:	4607      	mov	r7, r0
 8008158:	f300 808e 	bgt.w	8008278 <_dtoa_r+0x9a8>
 800815c:	9b05      	ldr	r3, [sp, #20]
 800815e:	2b02      	cmp	r3, #2
 8008160:	dc50      	bgt.n	8008204 <_dtoa_r+0x934>
 8008162:	e089      	b.n	8008278 <_dtoa_r+0x9a8>
 8008164:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8008166:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 800816a:	e75d      	b.n	8008028 <_dtoa_r+0x758>
 800816c:	9b01      	ldr	r3, [sp, #4]
 800816e:	1e5e      	subs	r6, r3, #1
 8008170:	9b06      	ldr	r3, [sp, #24]
 8008172:	42b3      	cmp	r3, r6
 8008174:	bfbf      	itttt	lt
 8008176:	9b06      	ldrlt	r3, [sp, #24]
 8008178:	9606      	strlt	r6, [sp, #24]
 800817a:	1af2      	sublt	r2, r6, r3
 800817c:	9b0d      	ldrlt	r3, [sp, #52]	; 0x34
 800817e:	bfb6      	itet	lt
 8008180:	189b      	addlt	r3, r3, r2
 8008182:	1b9e      	subge	r6, r3, r6
 8008184:	930d      	strlt	r3, [sp, #52]	; 0x34
 8008186:	9b01      	ldr	r3, [sp, #4]
 8008188:	bfb8      	it	lt
 800818a:	2600      	movlt	r6, #0
 800818c:	2b00      	cmp	r3, #0
 800818e:	bfb5      	itete	lt
 8008190:	eba8 0503 	sublt.w	r5, r8, r3
 8008194:	9b01      	ldrge	r3, [sp, #4]
 8008196:	2300      	movlt	r3, #0
 8008198:	4645      	movge	r5, r8
 800819a:	e747      	b.n	800802c <_dtoa_r+0x75c>
 800819c:	9e06      	ldr	r6, [sp, #24]
 800819e:	9f08      	ldr	r7, [sp, #32]
 80081a0:	4645      	mov	r5, r8
 80081a2:	e74c      	b.n	800803e <_dtoa_r+0x76e>
 80081a4:	9a06      	ldr	r2, [sp, #24]
 80081a6:	e775      	b.n	8008094 <_dtoa_r+0x7c4>
 80081a8:	9b05      	ldr	r3, [sp, #20]
 80081aa:	2b01      	cmp	r3, #1
 80081ac:	dc18      	bgt.n	80081e0 <_dtoa_r+0x910>
 80081ae:	9b02      	ldr	r3, [sp, #8]
 80081b0:	b9b3      	cbnz	r3, 80081e0 <_dtoa_r+0x910>
 80081b2:	9b03      	ldr	r3, [sp, #12]
 80081b4:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80081b8:	b9a3      	cbnz	r3, 80081e4 <_dtoa_r+0x914>
 80081ba:	9b03      	ldr	r3, [sp, #12]
 80081bc:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80081c0:	0d1b      	lsrs	r3, r3, #20
 80081c2:	051b      	lsls	r3, r3, #20
 80081c4:	b12b      	cbz	r3, 80081d2 <_dtoa_r+0x902>
 80081c6:	9b04      	ldr	r3, [sp, #16]
 80081c8:	3301      	adds	r3, #1
 80081ca:	9304      	str	r3, [sp, #16]
 80081cc:	f108 0801 	add.w	r8, r8, #1
 80081d0:	2301      	movs	r3, #1
 80081d2:	9306      	str	r3, [sp, #24]
 80081d4:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80081d6:	2b00      	cmp	r3, #0
 80081d8:	f47f af74 	bne.w	80080c4 <_dtoa_r+0x7f4>
 80081dc:	2001      	movs	r0, #1
 80081de:	e779      	b.n	80080d4 <_dtoa_r+0x804>
 80081e0:	2300      	movs	r3, #0
 80081e2:	e7f6      	b.n	80081d2 <_dtoa_r+0x902>
 80081e4:	9b02      	ldr	r3, [sp, #8]
 80081e6:	e7f4      	b.n	80081d2 <_dtoa_r+0x902>
 80081e8:	d085      	beq.n	80080f6 <_dtoa_r+0x826>
 80081ea:	4618      	mov	r0, r3
 80081ec:	301c      	adds	r0, #28
 80081ee:	e77d      	b.n	80080ec <_dtoa_r+0x81c>
 80081f0:	40240000 	.word	0x40240000
 80081f4:	9b01      	ldr	r3, [sp, #4]
 80081f6:	2b00      	cmp	r3, #0
 80081f8:	dc38      	bgt.n	800826c <_dtoa_r+0x99c>
 80081fa:	9b05      	ldr	r3, [sp, #20]
 80081fc:	2b02      	cmp	r3, #2
 80081fe:	dd35      	ble.n	800826c <_dtoa_r+0x99c>
 8008200:	f8dd 9004 	ldr.w	r9, [sp, #4]
 8008204:	f1b9 0f00 	cmp.w	r9, #0
 8008208:	d10d      	bne.n	8008226 <_dtoa_r+0x956>
 800820a:	4631      	mov	r1, r6
 800820c:	464b      	mov	r3, r9
 800820e:	2205      	movs	r2, #5
 8008210:	4620      	mov	r0, r4
 8008212:	f000 f9c5 	bl	80085a0 <__multadd>
 8008216:	4601      	mov	r1, r0
 8008218:	4606      	mov	r6, r0
 800821a:	4658      	mov	r0, fp
 800821c:	f000 fbdc 	bl	80089d8 <__mcmp>
 8008220:	2800      	cmp	r0, #0
 8008222:	f73f adbd 	bgt.w	8007da0 <_dtoa_r+0x4d0>
 8008226:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008228:	9d00      	ldr	r5, [sp, #0]
 800822a:	ea6f 0a03 	mvn.w	sl, r3
 800822e:	f04f 0800 	mov.w	r8, #0
 8008232:	4631      	mov	r1, r6
 8008234:	4620      	mov	r0, r4
 8008236:	f000 f991 	bl	800855c <_Bfree>
 800823a:	2f00      	cmp	r7, #0
 800823c:	f43f aeb4 	beq.w	8007fa8 <_dtoa_r+0x6d8>
 8008240:	f1b8 0f00 	cmp.w	r8, #0
 8008244:	d005      	beq.n	8008252 <_dtoa_r+0x982>
 8008246:	45b8      	cmp	r8, r7
 8008248:	d003      	beq.n	8008252 <_dtoa_r+0x982>
 800824a:	4641      	mov	r1, r8
 800824c:	4620      	mov	r0, r4
 800824e:	f000 f985 	bl	800855c <_Bfree>
 8008252:	4639      	mov	r1, r7
 8008254:	4620      	mov	r0, r4
 8008256:	f000 f981 	bl	800855c <_Bfree>
 800825a:	e6a5      	b.n	8007fa8 <_dtoa_r+0x6d8>
 800825c:	2600      	movs	r6, #0
 800825e:	4637      	mov	r7, r6
 8008260:	e7e1      	b.n	8008226 <_dtoa_r+0x956>
 8008262:	9e0c      	ldr	r6, [sp, #48]	; 0x30
 8008264:	f8dd a01c 	ldr.w	sl, [sp, #28]
 8008268:	4637      	mov	r7, r6
 800826a:	e599      	b.n	8007da0 <_dtoa_r+0x4d0>
 800826c:	9b08      	ldr	r3, [sp, #32]
 800826e:	f8dd 9004 	ldr.w	r9, [sp, #4]
 8008272:	2b00      	cmp	r3, #0
 8008274:	f000 80fd 	beq.w	8008472 <_dtoa_r+0xba2>
 8008278:	2d00      	cmp	r5, #0
 800827a:	dd05      	ble.n	8008288 <_dtoa_r+0x9b8>
 800827c:	4639      	mov	r1, r7
 800827e:	462a      	mov	r2, r5
 8008280:	4620      	mov	r0, r4
 8008282:	f000 fb3d 	bl	8008900 <__lshift>
 8008286:	4607      	mov	r7, r0
 8008288:	9b06      	ldr	r3, [sp, #24]
 800828a:	2b00      	cmp	r3, #0
 800828c:	d05c      	beq.n	8008348 <_dtoa_r+0xa78>
 800828e:	6879      	ldr	r1, [r7, #4]
 8008290:	4620      	mov	r0, r4
 8008292:	f000 f923 	bl	80084dc <_Balloc>
 8008296:	4605      	mov	r5, r0
 8008298:	b928      	cbnz	r0, 80082a6 <_dtoa_r+0x9d6>
 800829a:	4b80      	ldr	r3, [pc, #512]	; (800849c <_dtoa_r+0xbcc>)
 800829c:	4602      	mov	r2, r0
 800829e:	f240 21ea 	movw	r1, #746	; 0x2ea
 80082a2:	f7ff bb2e 	b.w	8007902 <_dtoa_r+0x32>
 80082a6:	693a      	ldr	r2, [r7, #16]
 80082a8:	3202      	adds	r2, #2
 80082aa:	0092      	lsls	r2, r2, #2
 80082ac:	f107 010c 	add.w	r1, r7, #12
 80082b0:	300c      	adds	r0, #12
 80082b2:	f000 f905 	bl	80084c0 <memcpy>
 80082b6:	2201      	movs	r2, #1
 80082b8:	4629      	mov	r1, r5
 80082ba:	4620      	mov	r0, r4
 80082bc:	f000 fb20 	bl	8008900 <__lshift>
 80082c0:	9b00      	ldr	r3, [sp, #0]
 80082c2:	3301      	adds	r3, #1
 80082c4:	9301      	str	r3, [sp, #4]
 80082c6:	9b00      	ldr	r3, [sp, #0]
 80082c8:	444b      	add	r3, r9
 80082ca:	9307      	str	r3, [sp, #28]
 80082cc:	9b02      	ldr	r3, [sp, #8]
 80082ce:	f003 0301 	and.w	r3, r3, #1
 80082d2:	46b8      	mov	r8, r7
 80082d4:	9306      	str	r3, [sp, #24]
 80082d6:	4607      	mov	r7, r0
 80082d8:	9b01      	ldr	r3, [sp, #4]
 80082da:	4631      	mov	r1, r6
 80082dc:	3b01      	subs	r3, #1
 80082de:	4658      	mov	r0, fp
 80082e0:	9302      	str	r3, [sp, #8]
 80082e2:	f7ff fa69 	bl	80077b8 <quorem>
 80082e6:	4603      	mov	r3, r0
 80082e8:	3330      	adds	r3, #48	; 0x30
 80082ea:	9004      	str	r0, [sp, #16]
 80082ec:	4641      	mov	r1, r8
 80082ee:	4658      	mov	r0, fp
 80082f0:	9308      	str	r3, [sp, #32]
 80082f2:	f000 fb71 	bl	80089d8 <__mcmp>
 80082f6:	463a      	mov	r2, r7
 80082f8:	4681      	mov	r9, r0
 80082fa:	4631      	mov	r1, r6
 80082fc:	4620      	mov	r0, r4
 80082fe:	f000 fb87 	bl	8008a10 <__mdiff>
 8008302:	68c2      	ldr	r2, [r0, #12]
 8008304:	9b08      	ldr	r3, [sp, #32]
 8008306:	4605      	mov	r5, r0
 8008308:	bb02      	cbnz	r2, 800834c <_dtoa_r+0xa7c>
 800830a:	4601      	mov	r1, r0
 800830c:	4658      	mov	r0, fp
 800830e:	f000 fb63 	bl	80089d8 <__mcmp>
 8008312:	9b08      	ldr	r3, [sp, #32]
 8008314:	4602      	mov	r2, r0
 8008316:	4629      	mov	r1, r5
 8008318:	4620      	mov	r0, r4
 800831a:	e9cd 3208 	strd	r3, r2, [sp, #32]
 800831e:	f000 f91d 	bl	800855c <_Bfree>
 8008322:	9b05      	ldr	r3, [sp, #20]
 8008324:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8008326:	9d01      	ldr	r5, [sp, #4]
 8008328:	ea43 0102 	orr.w	r1, r3, r2
 800832c:	9b06      	ldr	r3, [sp, #24]
 800832e:	430b      	orrs	r3, r1
 8008330:	9b08      	ldr	r3, [sp, #32]
 8008332:	d10d      	bne.n	8008350 <_dtoa_r+0xa80>
 8008334:	2b39      	cmp	r3, #57	; 0x39
 8008336:	d029      	beq.n	800838c <_dtoa_r+0xabc>
 8008338:	f1b9 0f00 	cmp.w	r9, #0
 800833c:	dd01      	ble.n	8008342 <_dtoa_r+0xa72>
 800833e:	9b04      	ldr	r3, [sp, #16]
 8008340:	3331      	adds	r3, #49	; 0x31
 8008342:	9a02      	ldr	r2, [sp, #8]
 8008344:	7013      	strb	r3, [r2, #0]
 8008346:	e774      	b.n	8008232 <_dtoa_r+0x962>
 8008348:	4638      	mov	r0, r7
 800834a:	e7b9      	b.n	80082c0 <_dtoa_r+0x9f0>
 800834c:	2201      	movs	r2, #1
 800834e:	e7e2      	b.n	8008316 <_dtoa_r+0xa46>
 8008350:	f1b9 0f00 	cmp.w	r9, #0
 8008354:	db06      	blt.n	8008364 <_dtoa_r+0xa94>
 8008356:	9905      	ldr	r1, [sp, #20]
 8008358:	ea41 0909 	orr.w	r9, r1, r9
 800835c:	9906      	ldr	r1, [sp, #24]
 800835e:	ea59 0101 	orrs.w	r1, r9, r1
 8008362:	d120      	bne.n	80083a6 <_dtoa_r+0xad6>
 8008364:	2a00      	cmp	r2, #0
 8008366:	ddec      	ble.n	8008342 <_dtoa_r+0xa72>
 8008368:	4659      	mov	r1, fp
 800836a:	2201      	movs	r2, #1
 800836c:	4620      	mov	r0, r4
 800836e:	9301      	str	r3, [sp, #4]
 8008370:	f000 fac6 	bl	8008900 <__lshift>
 8008374:	4631      	mov	r1, r6
 8008376:	4683      	mov	fp, r0
 8008378:	f000 fb2e 	bl	80089d8 <__mcmp>
 800837c:	2800      	cmp	r0, #0
 800837e:	9b01      	ldr	r3, [sp, #4]
 8008380:	dc02      	bgt.n	8008388 <_dtoa_r+0xab8>
 8008382:	d1de      	bne.n	8008342 <_dtoa_r+0xa72>
 8008384:	07da      	lsls	r2, r3, #31
 8008386:	d5dc      	bpl.n	8008342 <_dtoa_r+0xa72>
 8008388:	2b39      	cmp	r3, #57	; 0x39
 800838a:	d1d8      	bne.n	800833e <_dtoa_r+0xa6e>
 800838c:	9a02      	ldr	r2, [sp, #8]
 800838e:	2339      	movs	r3, #57	; 0x39
 8008390:	7013      	strb	r3, [r2, #0]
 8008392:	462b      	mov	r3, r5
 8008394:	461d      	mov	r5, r3
 8008396:	3b01      	subs	r3, #1
 8008398:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 800839c:	2a39      	cmp	r2, #57	; 0x39
 800839e:	d050      	beq.n	8008442 <_dtoa_r+0xb72>
 80083a0:	3201      	adds	r2, #1
 80083a2:	701a      	strb	r2, [r3, #0]
 80083a4:	e745      	b.n	8008232 <_dtoa_r+0x962>
 80083a6:	2a00      	cmp	r2, #0
 80083a8:	dd03      	ble.n	80083b2 <_dtoa_r+0xae2>
 80083aa:	2b39      	cmp	r3, #57	; 0x39
 80083ac:	d0ee      	beq.n	800838c <_dtoa_r+0xabc>
 80083ae:	3301      	adds	r3, #1
 80083b0:	e7c7      	b.n	8008342 <_dtoa_r+0xa72>
 80083b2:	9a01      	ldr	r2, [sp, #4]
 80083b4:	9907      	ldr	r1, [sp, #28]
 80083b6:	f802 3c01 	strb.w	r3, [r2, #-1]
 80083ba:	428a      	cmp	r2, r1
 80083bc:	d02a      	beq.n	8008414 <_dtoa_r+0xb44>
 80083be:	4659      	mov	r1, fp
 80083c0:	2300      	movs	r3, #0
 80083c2:	220a      	movs	r2, #10
 80083c4:	4620      	mov	r0, r4
 80083c6:	f000 f8eb 	bl	80085a0 <__multadd>
 80083ca:	45b8      	cmp	r8, r7
 80083cc:	4683      	mov	fp, r0
 80083ce:	f04f 0300 	mov.w	r3, #0
 80083d2:	f04f 020a 	mov.w	r2, #10
 80083d6:	4641      	mov	r1, r8
 80083d8:	4620      	mov	r0, r4
 80083da:	d107      	bne.n	80083ec <_dtoa_r+0xb1c>
 80083dc:	f000 f8e0 	bl	80085a0 <__multadd>
 80083e0:	4680      	mov	r8, r0
 80083e2:	4607      	mov	r7, r0
 80083e4:	9b01      	ldr	r3, [sp, #4]
 80083e6:	3301      	adds	r3, #1
 80083e8:	9301      	str	r3, [sp, #4]
 80083ea:	e775      	b.n	80082d8 <_dtoa_r+0xa08>
 80083ec:	f000 f8d8 	bl	80085a0 <__multadd>
 80083f0:	4639      	mov	r1, r7
 80083f2:	4680      	mov	r8, r0
 80083f4:	2300      	movs	r3, #0
 80083f6:	220a      	movs	r2, #10
 80083f8:	4620      	mov	r0, r4
 80083fa:	f000 f8d1 	bl	80085a0 <__multadd>
 80083fe:	4607      	mov	r7, r0
 8008400:	e7f0      	b.n	80083e4 <_dtoa_r+0xb14>
 8008402:	f1b9 0f00 	cmp.w	r9, #0
 8008406:	9a00      	ldr	r2, [sp, #0]
 8008408:	bfcc      	ite	gt
 800840a:	464d      	movgt	r5, r9
 800840c:	2501      	movle	r5, #1
 800840e:	4415      	add	r5, r2
 8008410:	f04f 0800 	mov.w	r8, #0
 8008414:	4659      	mov	r1, fp
 8008416:	2201      	movs	r2, #1
 8008418:	4620      	mov	r0, r4
 800841a:	9301      	str	r3, [sp, #4]
 800841c:	f000 fa70 	bl	8008900 <__lshift>
 8008420:	4631      	mov	r1, r6
 8008422:	4683      	mov	fp, r0
 8008424:	f000 fad8 	bl	80089d8 <__mcmp>
 8008428:	2800      	cmp	r0, #0
 800842a:	dcb2      	bgt.n	8008392 <_dtoa_r+0xac2>
 800842c:	d102      	bne.n	8008434 <_dtoa_r+0xb64>
 800842e:	9b01      	ldr	r3, [sp, #4]
 8008430:	07db      	lsls	r3, r3, #31
 8008432:	d4ae      	bmi.n	8008392 <_dtoa_r+0xac2>
 8008434:	462b      	mov	r3, r5
 8008436:	461d      	mov	r5, r3
 8008438:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800843c:	2a30      	cmp	r2, #48	; 0x30
 800843e:	d0fa      	beq.n	8008436 <_dtoa_r+0xb66>
 8008440:	e6f7      	b.n	8008232 <_dtoa_r+0x962>
 8008442:	9a00      	ldr	r2, [sp, #0]
 8008444:	429a      	cmp	r2, r3
 8008446:	d1a5      	bne.n	8008394 <_dtoa_r+0xac4>
 8008448:	f10a 0a01 	add.w	sl, sl, #1
 800844c:	2331      	movs	r3, #49	; 0x31
 800844e:	e779      	b.n	8008344 <_dtoa_r+0xa74>
 8008450:	4b13      	ldr	r3, [pc, #76]	; (80084a0 <_dtoa_r+0xbd0>)
 8008452:	f7ff baaf 	b.w	80079b4 <_dtoa_r+0xe4>
 8008456:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8008458:	2b00      	cmp	r3, #0
 800845a:	f47f aa86 	bne.w	800796a <_dtoa_r+0x9a>
 800845e:	4b11      	ldr	r3, [pc, #68]	; (80084a4 <_dtoa_r+0xbd4>)
 8008460:	f7ff baa8 	b.w	80079b4 <_dtoa_r+0xe4>
 8008464:	f1b9 0f00 	cmp.w	r9, #0
 8008468:	dc03      	bgt.n	8008472 <_dtoa_r+0xba2>
 800846a:	9b05      	ldr	r3, [sp, #20]
 800846c:	2b02      	cmp	r3, #2
 800846e:	f73f aec9 	bgt.w	8008204 <_dtoa_r+0x934>
 8008472:	9d00      	ldr	r5, [sp, #0]
 8008474:	4631      	mov	r1, r6
 8008476:	4658      	mov	r0, fp
 8008478:	f7ff f99e 	bl	80077b8 <quorem>
 800847c:	f100 0330 	add.w	r3, r0, #48	; 0x30
 8008480:	f805 3b01 	strb.w	r3, [r5], #1
 8008484:	9a00      	ldr	r2, [sp, #0]
 8008486:	1aaa      	subs	r2, r5, r2
 8008488:	4591      	cmp	r9, r2
 800848a:	ddba      	ble.n	8008402 <_dtoa_r+0xb32>
 800848c:	4659      	mov	r1, fp
 800848e:	2300      	movs	r3, #0
 8008490:	220a      	movs	r2, #10
 8008492:	4620      	mov	r0, r4
 8008494:	f000 f884 	bl	80085a0 <__multadd>
 8008498:	4683      	mov	fp, r0
 800849a:	e7eb      	b.n	8008474 <_dtoa_r+0xba4>
 800849c:	08009973 	.word	0x08009973
 80084a0:	080098cc 	.word	0x080098cc
 80084a4:	080098f0 	.word	0x080098f0

080084a8 <_localeconv_r>:
 80084a8:	4800      	ldr	r0, [pc, #0]	; (80084ac <_localeconv_r+0x4>)
 80084aa:	4770      	bx	lr
 80084ac:	20000174 	.word	0x20000174

080084b0 <malloc>:
 80084b0:	4b02      	ldr	r3, [pc, #8]	; (80084bc <malloc+0xc>)
 80084b2:	4601      	mov	r1, r0
 80084b4:	6818      	ldr	r0, [r3, #0]
 80084b6:	f000 bbef 	b.w	8008c98 <_malloc_r>
 80084ba:	bf00      	nop
 80084bc:	20000020 	.word	0x20000020

080084c0 <memcpy>:
 80084c0:	440a      	add	r2, r1
 80084c2:	4291      	cmp	r1, r2
 80084c4:	f100 33ff 	add.w	r3, r0, #4294967295
 80084c8:	d100      	bne.n	80084cc <memcpy+0xc>
 80084ca:	4770      	bx	lr
 80084cc:	b510      	push	{r4, lr}
 80084ce:	f811 4b01 	ldrb.w	r4, [r1], #1
 80084d2:	f803 4f01 	strb.w	r4, [r3, #1]!
 80084d6:	4291      	cmp	r1, r2
 80084d8:	d1f9      	bne.n	80084ce <memcpy+0xe>
 80084da:	bd10      	pop	{r4, pc}

080084dc <_Balloc>:
 80084dc:	b570      	push	{r4, r5, r6, lr}
 80084de:	6a46      	ldr	r6, [r0, #36]	; 0x24
 80084e0:	4604      	mov	r4, r0
 80084e2:	460d      	mov	r5, r1
 80084e4:	b976      	cbnz	r6, 8008504 <_Balloc+0x28>
 80084e6:	2010      	movs	r0, #16
 80084e8:	f7ff ffe2 	bl	80084b0 <malloc>
 80084ec:	4602      	mov	r2, r0
 80084ee:	6260      	str	r0, [r4, #36]	; 0x24
 80084f0:	b920      	cbnz	r0, 80084fc <_Balloc+0x20>
 80084f2:	4b18      	ldr	r3, [pc, #96]	; (8008554 <_Balloc+0x78>)
 80084f4:	4818      	ldr	r0, [pc, #96]	; (8008558 <_Balloc+0x7c>)
 80084f6:	2166      	movs	r1, #102	; 0x66
 80084f8:	f000 fc38 	bl	8008d6c <__assert_func>
 80084fc:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8008500:	6006      	str	r6, [r0, #0]
 8008502:	60c6      	str	r6, [r0, #12]
 8008504:	6a66      	ldr	r6, [r4, #36]	; 0x24
 8008506:	68f3      	ldr	r3, [r6, #12]
 8008508:	b183      	cbz	r3, 800852c <_Balloc+0x50>
 800850a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800850c:	68db      	ldr	r3, [r3, #12]
 800850e:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8008512:	b9b8      	cbnz	r0, 8008544 <_Balloc+0x68>
 8008514:	2101      	movs	r1, #1
 8008516:	fa01 f605 	lsl.w	r6, r1, r5
 800851a:	1d72      	adds	r2, r6, #5
 800851c:	0092      	lsls	r2, r2, #2
 800851e:	4620      	mov	r0, r4
 8008520:	f000 fb5a 	bl	8008bd8 <_calloc_r>
 8008524:	b160      	cbz	r0, 8008540 <_Balloc+0x64>
 8008526:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800852a:	e00e      	b.n	800854a <_Balloc+0x6e>
 800852c:	2221      	movs	r2, #33	; 0x21
 800852e:	2104      	movs	r1, #4
 8008530:	4620      	mov	r0, r4
 8008532:	f000 fb51 	bl	8008bd8 <_calloc_r>
 8008536:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8008538:	60f0      	str	r0, [r6, #12]
 800853a:	68db      	ldr	r3, [r3, #12]
 800853c:	2b00      	cmp	r3, #0
 800853e:	d1e4      	bne.n	800850a <_Balloc+0x2e>
 8008540:	2000      	movs	r0, #0
 8008542:	bd70      	pop	{r4, r5, r6, pc}
 8008544:	6802      	ldr	r2, [r0, #0]
 8008546:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800854a:	2300      	movs	r3, #0
 800854c:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8008550:	e7f7      	b.n	8008542 <_Balloc+0x66>
 8008552:	bf00      	nop
 8008554:	080098fd 	.word	0x080098fd
 8008558:	08009984 	.word	0x08009984

0800855c <_Bfree>:
 800855c:	b570      	push	{r4, r5, r6, lr}
 800855e:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8008560:	4605      	mov	r5, r0
 8008562:	460c      	mov	r4, r1
 8008564:	b976      	cbnz	r6, 8008584 <_Bfree+0x28>
 8008566:	2010      	movs	r0, #16
 8008568:	f7ff ffa2 	bl	80084b0 <malloc>
 800856c:	4602      	mov	r2, r0
 800856e:	6268      	str	r0, [r5, #36]	; 0x24
 8008570:	b920      	cbnz	r0, 800857c <_Bfree+0x20>
 8008572:	4b09      	ldr	r3, [pc, #36]	; (8008598 <_Bfree+0x3c>)
 8008574:	4809      	ldr	r0, [pc, #36]	; (800859c <_Bfree+0x40>)
 8008576:	218a      	movs	r1, #138	; 0x8a
 8008578:	f000 fbf8 	bl	8008d6c <__assert_func>
 800857c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8008580:	6006      	str	r6, [r0, #0]
 8008582:	60c6      	str	r6, [r0, #12]
 8008584:	b13c      	cbz	r4, 8008596 <_Bfree+0x3a>
 8008586:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8008588:	6862      	ldr	r2, [r4, #4]
 800858a:	68db      	ldr	r3, [r3, #12]
 800858c:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8008590:	6021      	str	r1, [r4, #0]
 8008592:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8008596:	bd70      	pop	{r4, r5, r6, pc}
 8008598:	080098fd 	.word	0x080098fd
 800859c:	08009984 	.word	0x08009984

080085a0 <__multadd>:
 80085a0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80085a4:	690e      	ldr	r6, [r1, #16]
 80085a6:	4607      	mov	r7, r0
 80085a8:	4698      	mov	r8, r3
 80085aa:	460c      	mov	r4, r1
 80085ac:	f101 0014 	add.w	r0, r1, #20
 80085b0:	2300      	movs	r3, #0
 80085b2:	6805      	ldr	r5, [r0, #0]
 80085b4:	b2a9      	uxth	r1, r5
 80085b6:	fb02 8101 	mla	r1, r2, r1, r8
 80085ba:	ea4f 4c11 	mov.w	ip, r1, lsr #16
 80085be:	0c2d      	lsrs	r5, r5, #16
 80085c0:	fb02 c505 	mla	r5, r2, r5, ip
 80085c4:	b289      	uxth	r1, r1
 80085c6:	3301      	adds	r3, #1
 80085c8:	eb01 4105 	add.w	r1, r1, r5, lsl #16
 80085cc:	429e      	cmp	r6, r3
 80085ce:	f840 1b04 	str.w	r1, [r0], #4
 80085d2:	ea4f 4815 	mov.w	r8, r5, lsr #16
 80085d6:	dcec      	bgt.n	80085b2 <__multadd+0x12>
 80085d8:	f1b8 0f00 	cmp.w	r8, #0
 80085dc:	d022      	beq.n	8008624 <__multadd+0x84>
 80085de:	68a3      	ldr	r3, [r4, #8]
 80085e0:	42b3      	cmp	r3, r6
 80085e2:	dc19      	bgt.n	8008618 <__multadd+0x78>
 80085e4:	6861      	ldr	r1, [r4, #4]
 80085e6:	4638      	mov	r0, r7
 80085e8:	3101      	adds	r1, #1
 80085ea:	f7ff ff77 	bl	80084dc <_Balloc>
 80085ee:	4605      	mov	r5, r0
 80085f0:	b928      	cbnz	r0, 80085fe <__multadd+0x5e>
 80085f2:	4602      	mov	r2, r0
 80085f4:	4b0d      	ldr	r3, [pc, #52]	; (800862c <__multadd+0x8c>)
 80085f6:	480e      	ldr	r0, [pc, #56]	; (8008630 <__multadd+0x90>)
 80085f8:	21b5      	movs	r1, #181	; 0xb5
 80085fa:	f000 fbb7 	bl	8008d6c <__assert_func>
 80085fe:	6922      	ldr	r2, [r4, #16]
 8008600:	3202      	adds	r2, #2
 8008602:	f104 010c 	add.w	r1, r4, #12
 8008606:	0092      	lsls	r2, r2, #2
 8008608:	300c      	adds	r0, #12
 800860a:	f7ff ff59 	bl	80084c0 <memcpy>
 800860e:	4621      	mov	r1, r4
 8008610:	4638      	mov	r0, r7
 8008612:	f7ff ffa3 	bl	800855c <_Bfree>
 8008616:	462c      	mov	r4, r5
 8008618:	eb04 0386 	add.w	r3, r4, r6, lsl #2
 800861c:	3601      	adds	r6, #1
 800861e:	f8c3 8014 	str.w	r8, [r3, #20]
 8008622:	6126      	str	r6, [r4, #16]
 8008624:	4620      	mov	r0, r4
 8008626:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800862a:	bf00      	nop
 800862c:	08009973 	.word	0x08009973
 8008630:	08009984 	.word	0x08009984

08008634 <__hi0bits>:
 8008634:	0c03      	lsrs	r3, r0, #16
 8008636:	041b      	lsls	r3, r3, #16
 8008638:	b9d3      	cbnz	r3, 8008670 <__hi0bits+0x3c>
 800863a:	0400      	lsls	r0, r0, #16
 800863c:	2310      	movs	r3, #16
 800863e:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 8008642:	bf04      	itt	eq
 8008644:	0200      	lsleq	r0, r0, #8
 8008646:	3308      	addeq	r3, #8
 8008648:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 800864c:	bf04      	itt	eq
 800864e:	0100      	lsleq	r0, r0, #4
 8008650:	3304      	addeq	r3, #4
 8008652:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 8008656:	bf04      	itt	eq
 8008658:	0080      	lsleq	r0, r0, #2
 800865a:	3302      	addeq	r3, #2
 800865c:	2800      	cmp	r0, #0
 800865e:	db05      	blt.n	800866c <__hi0bits+0x38>
 8008660:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 8008664:	f103 0301 	add.w	r3, r3, #1
 8008668:	bf08      	it	eq
 800866a:	2320      	moveq	r3, #32
 800866c:	4618      	mov	r0, r3
 800866e:	4770      	bx	lr
 8008670:	2300      	movs	r3, #0
 8008672:	e7e4      	b.n	800863e <__hi0bits+0xa>

08008674 <__lo0bits>:
 8008674:	6803      	ldr	r3, [r0, #0]
 8008676:	f013 0207 	ands.w	r2, r3, #7
 800867a:	4601      	mov	r1, r0
 800867c:	d00b      	beq.n	8008696 <__lo0bits+0x22>
 800867e:	07da      	lsls	r2, r3, #31
 8008680:	d424      	bmi.n	80086cc <__lo0bits+0x58>
 8008682:	0798      	lsls	r0, r3, #30
 8008684:	bf49      	itett	mi
 8008686:	085b      	lsrmi	r3, r3, #1
 8008688:	089b      	lsrpl	r3, r3, #2
 800868a:	2001      	movmi	r0, #1
 800868c:	600b      	strmi	r3, [r1, #0]
 800868e:	bf5c      	itt	pl
 8008690:	600b      	strpl	r3, [r1, #0]
 8008692:	2002      	movpl	r0, #2
 8008694:	4770      	bx	lr
 8008696:	b298      	uxth	r0, r3
 8008698:	b9b0      	cbnz	r0, 80086c8 <__lo0bits+0x54>
 800869a:	0c1b      	lsrs	r3, r3, #16
 800869c:	2010      	movs	r0, #16
 800869e:	f013 0fff 	tst.w	r3, #255	; 0xff
 80086a2:	bf04      	itt	eq
 80086a4:	0a1b      	lsreq	r3, r3, #8
 80086a6:	3008      	addeq	r0, #8
 80086a8:	071a      	lsls	r2, r3, #28
 80086aa:	bf04      	itt	eq
 80086ac:	091b      	lsreq	r3, r3, #4
 80086ae:	3004      	addeq	r0, #4
 80086b0:	079a      	lsls	r2, r3, #30
 80086b2:	bf04      	itt	eq
 80086b4:	089b      	lsreq	r3, r3, #2
 80086b6:	3002      	addeq	r0, #2
 80086b8:	07da      	lsls	r2, r3, #31
 80086ba:	d403      	bmi.n	80086c4 <__lo0bits+0x50>
 80086bc:	085b      	lsrs	r3, r3, #1
 80086be:	f100 0001 	add.w	r0, r0, #1
 80086c2:	d005      	beq.n	80086d0 <__lo0bits+0x5c>
 80086c4:	600b      	str	r3, [r1, #0]
 80086c6:	4770      	bx	lr
 80086c8:	4610      	mov	r0, r2
 80086ca:	e7e8      	b.n	800869e <__lo0bits+0x2a>
 80086cc:	2000      	movs	r0, #0
 80086ce:	4770      	bx	lr
 80086d0:	2020      	movs	r0, #32
 80086d2:	4770      	bx	lr

080086d4 <__i2b>:
 80086d4:	b510      	push	{r4, lr}
 80086d6:	460c      	mov	r4, r1
 80086d8:	2101      	movs	r1, #1
 80086da:	f7ff feff 	bl	80084dc <_Balloc>
 80086de:	4602      	mov	r2, r0
 80086e0:	b928      	cbnz	r0, 80086ee <__i2b+0x1a>
 80086e2:	4b05      	ldr	r3, [pc, #20]	; (80086f8 <__i2b+0x24>)
 80086e4:	4805      	ldr	r0, [pc, #20]	; (80086fc <__i2b+0x28>)
 80086e6:	f44f 71a0 	mov.w	r1, #320	; 0x140
 80086ea:	f000 fb3f 	bl	8008d6c <__assert_func>
 80086ee:	2301      	movs	r3, #1
 80086f0:	6144      	str	r4, [r0, #20]
 80086f2:	6103      	str	r3, [r0, #16]
 80086f4:	bd10      	pop	{r4, pc}
 80086f6:	bf00      	nop
 80086f8:	08009973 	.word	0x08009973
 80086fc:	08009984 	.word	0x08009984

08008700 <__multiply>:
 8008700:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008704:	4614      	mov	r4, r2
 8008706:	690a      	ldr	r2, [r1, #16]
 8008708:	6923      	ldr	r3, [r4, #16]
 800870a:	429a      	cmp	r2, r3
 800870c:	bfb8      	it	lt
 800870e:	460b      	movlt	r3, r1
 8008710:	460d      	mov	r5, r1
 8008712:	bfbc      	itt	lt
 8008714:	4625      	movlt	r5, r4
 8008716:	461c      	movlt	r4, r3
 8008718:	f8d5 a010 	ldr.w	sl, [r5, #16]
 800871c:	f8d4 9010 	ldr.w	r9, [r4, #16]
 8008720:	68ab      	ldr	r3, [r5, #8]
 8008722:	6869      	ldr	r1, [r5, #4]
 8008724:	eb0a 0709 	add.w	r7, sl, r9
 8008728:	42bb      	cmp	r3, r7
 800872a:	b085      	sub	sp, #20
 800872c:	bfb8      	it	lt
 800872e:	3101      	addlt	r1, #1
 8008730:	f7ff fed4 	bl	80084dc <_Balloc>
 8008734:	b930      	cbnz	r0, 8008744 <__multiply+0x44>
 8008736:	4602      	mov	r2, r0
 8008738:	4b42      	ldr	r3, [pc, #264]	; (8008844 <__multiply+0x144>)
 800873a:	4843      	ldr	r0, [pc, #268]	; (8008848 <__multiply+0x148>)
 800873c:	f240 115d 	movw	r1, #349	; 0x15d
 8008740:	f000 fb14 	bl	8008d6c <__assert_func>
 8008744:	f100 0614 	add.w	r6, r0, #20
 8008748:	eb06 0887 	add.w	r8, r6, r7, lsl #2
 800874c:	4633      	mov	r3, r6
 800874e:	2200      	movs	r2, #0
 8008750:	4543      	cmp	r3, r8
 8008752:	d31e      	bcc.n	8008792 <__multiply+0x92>
 8008754:	f105 0c14 	add.w	ip, r5, #20
 8008758:	f104 0314 	add.w	r3, r4, #20
 800875c:	eb0c 0c8a 	add.w	ip, ip, sl, lsl #2
 8008760:	eb03 0289 	add.w	r2, r3, r9, lsl #2
 8008764:	9202      	str	r2, [sp, #8]
 8008766:	ebac 0205 	sub.w	r2, ip, r5
 800876a:	3a15      	subs	r2, #21
 800876c:	f022 0203 	bic.w	r2, r2, #3
 8008770:	3204      	adds	r2, #4
 8008772:	f105 0115 	add.w	r1, r5, #21
 8008776:	458c      	cmp	ip, r1
 8008778:	bf38      	it	cc
 800877a:	2204      	movcc	r2, #4
 800877c:	9201      	str	r2, [sp, #4]
 800877e:	9a02      	ldr	r2, [sp, #8]
 8008780:	9303      	str	r3, [sp, #12]
 8008782:	429a      	cmp	r2, r3
 8008784:	d808      	bhi.n	8008798 <__multiply+0x98>
 8008786:	2f00      	cmp	r7, #0
 8008788:	dc55      	bgt.n	8008836 <__multiply+0x136>
 800878a:	6107      	str	r7, [r0, #16]
 800878c:	b005      	add	sp, #20
 800878e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008792:	f843 2b04 	str.w	r2, [r3], #4
 8008796:	e7db      	b.n	8008750 <__multiply+0x50>
 8008798:	f8b3 a000 	ldrh.w	sl, [r3]
 800879c:	f1ba 0f00 	cmp.w	sl, #0
 80087a0:	d020      	beq.n	80087e4 <__multiply+0xe4>
 80087a2:	f105 0e14 	add.w	lr, r5, #20
 80087a6:	46b1      	mov	r9, r6
 80087a8:	2200      	movs	r2, #0
 80087aa:	f85e 4b04 	ldr.w	r4, [lr], #4
 80087ae:	f8d9 b000 	ldr.w	fp, [r9]
 80087b2:	b2a1      	uxth	r1, r4
 80087b4:	fa1f fb8b 	uxth.w	fp, fp
 80087b8:	fb0a b101 	mla	r1, sl, r1, fp
 80087bc:	4411      	add	r1, r2
 80087be:	f8d9 2000 	ldr.w	r2, [r9]
 80087c2:	0c24      	lsrs	r4, r4, #16
 80087c4:	0c12      	lsrs	r2, r2, #16
 80087c6:	fb0a 2404 	mla	r4, sl, r4, r2
 80087ca:	eb04 4411 	add.w	r4, r4, r1, lsr #16
 80087ce:	b289      	uxth	r1, r1
 80087d0:	ea41 4104 	orr.w	r1, r1, r4, lsl #16
 80087d4:	45f4      	cmp	ip, lr
 80087d6:	f849 1b04 	str.w	r1, [r9], #4
 80087da:	ea4f 4214 	mov.w	r2, r4, lsr #16
 80087de:	d8e4      	bhi.n	80087aa <__multiply+0xaa>
 80087e0:	9901      	ldr	r1, [sp, #4]
 80087e2:	5072      	str	r2, [r6, r1]
 80087e4:	9a03      	ldr	r2, [sp, #12]
 80087e6:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 80087ea:	3304      	adds	r3, #4
 80087ec:	f1b9 0f00 	cmp.w	r9, #0
 80087f0:	d01f      	beq.n	8008832 <__multiply+0x132>
 80087f2:	6834      	ldr	r4, [r6, #0]
 80087f4:	f105 0114 	add.w	r1, r5, #20
 80087f8:	46b6      	mov	lr, r6
 80087fa:	f04f 0a00 	mov.w	sl, #0
 80087fe:	880a      	ldrh	r2, [r1, #0]
 8008800:	f8be b002 	ldrh.w	fp, [lr, #2]
 8008804:	fb09 b202 	mla	r2, r9, r2, fp
 8008808:	4492      	add	sl, r2
 800880a:	b2a4      	uxth	r4, r4
 800880c:	ea44 440a 	orr.w	r4, r4, sl, lsl #16
 8008810:	f84e 4b04 	str.w	r4, [lr], #4
 8008814:	f851 4b04 	ldr.w	r4, [r1], #4
 8008818:	f8be 2000 	ldrh.w	r2, [lr]
 800881c:	0c24      	lsrs	r4, r4, #16
 800881e:	fb09 2404 	mla	r4, r9, r4, r2
 8008822:	eb04 441a 	add.w	r4, r4, sl, lsr #16
 8008826:	458c      	cmp	ip, r1
 8008828:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 800882c:	d8e7      	bhi.n	80087fe <__multiply+0xfe>
 800882e:	9a01      	ldr	r2, [sp, #4]
 8008830:	50b4      	str	r4, [r6, r2]
 8008832:	3604      	adds	r6, #4
 8008834:	e7a3      	b.n	800877e <__multiply+0x7e>
 8008836:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800883a:	2b00      	cmp	r3, #0
 800883c:	d1a5      	bne.n	800878a <__multiply+0x8a>
 800883e:	3f01      	subs	r7, #1
 8008840:	e7a1      	b.n	8008786 <__multiply+0x86>
 8008842:	bf00      	nop
 8008844:	08009973 	.word	0x08009973
 8008848:	08009984 	.word	0x08009984

0800884c <__pow5mult>:
 800884c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008850:	4615      	mov	r5, r2
 8008852:	f012 0203 	ands.w	r2, r2, #3
 8008856:	4606      	mov	r6, r0
 8008858:	460f      	mov	r7, r1
 800885a:	d007      	beq.n	800886c <__pow5mult+0x20>
 800885c:	4c25      	ldr	r4, [pc, #148]	; (80088f4 <__pow5mult+0xa8>)
 800885e:	3a01      	subs	r2, #1
 8008860:	2300      	movs	r3, #0
 8008862:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8008866:	f7ff fe9b 	bl	80085a0 <__multadd>
 800886a:	4607      	mov	r7, r0
 800886c:	10ad      	asrs	r5, r5, #2
 800886e:	d03d      	beq.n	80088ec <__pow5mult+0xa0>
 8008870:	6a74      	ldr	r4, [r6, #36]	; 0x24
 8008872:	b97c      	cbnz	r4, 8008894 <__pow5mult+0x48>
 8008874:	2010      	movs	r0, #16
 8008876:	f7ff fe1b 	bl	80084b0 <malloc>
 800887a:	4602      	mov	r2, r0
 800887c:	6270      	str	r0, [r6, #36]	; 0x24
 800887e:	b928      	cbnz	r0, 800888c <__pow5mult+0x40>
 8008880:	4b1d      	ldr	r3, [pc, #116]	; (80088f8 <__pow5mult+0xac>)
 8008882:	481e      	ldr	r0, [pc, #120]	; (80088fc <__pow5mult+0xb0>)
 8008884:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 8008888:	f000 fa70 	bl	8008d6c <__assert_func>
 800888c:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8008890:	6004      	str	r4, [r0, #0]
 8008892:	60c4      	str	r4, [r0, #12]
 8008894:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 8008898:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800889c:	b94c      	cbnz	r4, 80088b2 <__pow5mult+0x66>
 800889e:	f240 2171 	movw	r1, #625	; 0x271
 80088a2:	4630      	mov	r0, r6
 80088a4:	f7ff ff16 	bl	80086d4 <__i2b>
 80088a8:	2300      	movs	r3, #0
 80088aa:	f8c8 0008 	str.w	r0, [r8, #8]
 80088ae:	4604      	mov	r4, r0
 80088b0:	6003      	str	r3, [r0, #0]
 80088b2:	f04f 0900 	mov.w	r9, #0
 80088b6:	07eb      	lsls	r3, r5, #31
 80088b8:	d50a      	bpl.n	80088d0 <__pow5mult+0x84>
 80088ba:	4639      	mov	r1, r7
 80088bc:	4622      	mov	r2, r4
 80088be:	4630      	mov	r0, r6
 80088c0:	f7ff ff1e 	bl	8008700 <__multiply>
 80088c4:	4639      	mov	r1, r7
 80088c6:	4680      	mov	r8, r0
 80088c8:	4630      	mov	r0, r6
 80088ca:	f7ff fe47 	bl	800855c <_Bfree>
 80088ce:	4647      	mov	r7, r8
 80088d0:	106d      	asrs	r5, r5, #1
 80088d2:	d00b      	beq.n	80088ec <__pow5mult+0xa0>
 80088d4:	6820      	ldr	r0, [r4, #0]
 80088d6:	b938      	cbnz	r0, 80088e8 <__pow5mult+0x9c>
 80088d8:	4622      	mov	r2, r4
 80088da:	4621      	mov	r1, r4
 80088dc:	4630      	mov	r0, r6
 80088de:	f7ff ff0f 	bl	8008700 <__multiply>
 80088e2:	6020      	str	r0, [r4, #0]
 80088e4:	f8c0 9000 	str.w	r9, [r0]
 80088e8:	4604      	mov	r4, r0
 80088ea:	e7e4      	b.n	80088b6 <__pow5mult+0x6a>
 80088ec:	4638      	mov	r0, r7
 80088ee:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80088f2:	bf00      	nop
 80088f4:	08009ad8 	.word	0x08009ad8
 80088f8:	080098fd 	.word	0x080098fd
 80088fc:	08009984 	.word	0x08009984

08008900 <__lshift>:
 8008900:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008904:	460c      	mov	r4, r1
 8008906:	6849      	ldr	r1, [r1, #4]
 8008908:	6923      	ldr	r3, [r4, #16]
 800890a:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800890e:	68a3      	ldr	r3, [r4, #8]
 8008910:	4607      	mov	r7, r0
 8008912:	4691      	mov	r9, r2
 8008914:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8008918:	f108 0601 	add.w	r6, r8, #1
 800891c:	42b3      	cmp	r3, r6
 800891e:	db0b      	blt.n	8008938 <__lshift+0x38>
 8008920:	4638      	mov	r0, r7
 8008922:	f7ff fddb 	bl	80084dc <_Balloc>
 8008926:	4605      	mov	r5, r0
 8008928:	b948      	cbnz	r0, 800893e <__lshift+0x3e>
 800892a:	4602      	mov	r2, r0
 800892c:	4b28      	ldr	r3, [pc, #160]	; (80089d0 <__lshift+0xd0>)
 800892e:	4829      	ldr	r0, [pc, #164]	; (80089d4 <__lshift+0xd4>)
 8008930:	f240 11d9 	movw	r1, #473	; 0x1d9
 8008934:	f000 fa1a 	bl	8008d6c <__assert_func>
 8008938:	3101      	adds	r1, #1
 800893a:	005b      	lsls	r3, r3, #1
 800893c:	e7ee      	b.n	800891c <__lshift+0x1c>
 800893e:	2300      	movs	r3, #0
 8008940:	f100 0114 	add.w	r1, r0, #20
 8008944:	f100 0210 	add.w	r2, r0, #16
 8008948:	4618      	mov	r0, r3
 800894a:	4553      	cmp	r3, sl
 800894c:	db33      	blt.n	80089b6 <__lshift+0xb6>
 800894e:	6920      	ldr	r0, [r4, #16]
 8008950:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8008954:	f104 0314 	add.w	r3, r4, #20
 8008958:	f019 091f 	ands.w	r9, r9, #31
 800895c:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8008960:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8008964:	d02b      	beq.n	80089be <__lshift+0xbe>
 8008966:	f1c9 0e20 	rsb	lr, r9, #32
 800896a:	468a      	mov	sl, r1
 800896c:	2200      	movs	r2, #0
 800896e:	6818      	ldr	r0, [r3, #0]
 8008970:	fa00 f009 	lsl.w	r0, r0, r9
 8008974:	4302      	orrs	r2, r0
 8008976:	f84a 2b04 	str.w	r2, [sl], #4
 800897a:	f853 2b04 	ldr.w	r2, [r3], #4
 800897e:	459c      	cmp	ip, r3
 8008980:	fa22 f20e 	lsr.w	r2, r2, lr
 8008984:	d8f3      	bhi.n	800896e <__lshift+0x6e>
 8008986:	ebac 0304 	sub.w	r3, ip, r4
 800898a:	3b15      	subs	r3, #21
 800898c:	f023 0303 	bic.w	r3, r3, #3
 8008990:	3304      	adds	r3, #4
 8008992:	f104 0015 	add.w	r0, r4, #21
 8008996:	4584      	cmp	ip, r0
 8008998:	bf38      	it	cc
 800899a:	2304      	movcc	r3, #4
 800899c:	50ca      	str	r2, [r1, r3]
 800899e:	b10a      	cbz	r2, 80089a4 <__lshift+0xa4>
 80089a0:	f108 0602 	add.w	r6, r8, #2
 80089a4:	3e01      	subs	r6, #1
 80089a6:	4638      	mov	r0, r7
 80089a8:	612e      	str	r6, [r5, #16]
 80089aa:	4621      	mov	r1, r4
 80089ac:	f7ff fdd6 	bl	800855c <_Bfree>
 80089b0:	4628      	mov	r0, r5
 80089b2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80089b6:	f842 0f04 	str.w	r0, [r2, #4]!
 80089ba:	3301      	adds	r3, #1
 80089bc:	e7c5      	b.n	800894a <__lshift+0x4a>
 80089be:	3904      	subs	r1, #4
 80089c0:	f853 2b04 	ldr.w	r2, [r3], #4
 80089c4:	f841 2f04 	str.w	r2, [r1, #4]!
 80089c8:	459c      	cmp	ip, r3
 80089ca:	d8f9      	bhi.n	80089c0 <__lshift+0xc0>
 80089cc:	e7ea      	b.n	80089a4 <__lshift+0xa4>
 80089ce:	bf00      	nop
 80089d0:	08009973 	.word	0x08009973
 80089d4:	08009984 	.word	0x08009984

080089d8 <__mcmp>:
 80089d8:	b530      	push	{r4, r5, lr}
 80089da:	6902      	ldr	r2, [r0, #16]
 80089dc:	690c      	ldr	r4, [r1, #16]
 80089de:	1b12      	subs	r2, r2, r4
 80089e0:	d10e      	bne.n	8008a00 <__mcmp+0x28>
 80089e2:	f100 0314 	add.w	r3, r0, #20
 80089e6:	3114      	adds	r1, #20
 80089e8:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 80089ec:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 80089f0:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 80089f4:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 80089f8:	42a5      	cmp	r5, r4
 80089fa:	d003      	beq.n	8008a04 <__mcmp+0x2c>
 80089fc:	d305      	bcc.n	8008a0a <__mcmp+0x32>
 80089fe:	2201      	movs	r2, #1
 8008a00:	4610      	mov	r0, r2
 8008a02:	bd30      	pop	{r4, r5, pc}
 8008a04:	4283      	cmp	r3, r0
 8008a06:	d3f3      	bcc.n	80089f0 <__mcmp+0x18>
 8008a08:	e7fa      	b.n	8008a00 <__mcmp+0x28>
 8008a0a:	f04f 32ff 	mov.w	r2, #4294967295
 8008a0e:	e7f7      	b.n	8008a00 <__mcmp+0x28>

08008a10 <__mdiff>:
 8008a10:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008a14:	460c      	mov	r4, r1
 8008a16:	4606      	mov	r6, r0
 8008a18:	4611      	mov	r1, r2
 8008a1a:	4620      	mov	r0, r4
 8008a1c:	4617      	mov	r7, r2
 8008a1e:	f7ff ffdb 	bl	80089d8 <__mcmp>
 8008a22:	1e05      	subs	r5, r0, #0
 8008a24:	d110      	bne.n	8008a48 <__mdiff+0x38>
 8008a26:	4629      	mov	r1, r5
 8008a28:	4630      	mov	r0, r6
 8008a2a:	f7ff fd57 	bl	80084dc <_Balloc>
 8008a2e:	b930      	cbnz	r0, 8008a3e <__mdiff+0x2e>
 8008a30:	4b39      	ldr	r3, [pc, #228]	; (8008b18 <__mdiff+0x108>)
 8008a32:	4602      	mov	r2, r0
 8008a34:	f240 2132 	movw	r1, #562	; 0x232
 8008a38:	4838      	ldr	r0, [pc, #224]	; (8008b1c <__mdiff+0x10c>)
 8008a3a:	f000 f997 	bl	8008d6c <__assert_func>
 8008a3e:	2301      	movs	r3, #1
 8008a40:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8008a44:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008a48:	bfa4      	itt	ge
 8008a4a:	463b      	movge	r3, r7
 8008a4c:	4627      	movge	r7, r4
 8008a4e:	4630      	mov	r0, r6
 8008a50:	6879      	ldr	r1, [r7, #4]
 8008a52:	bfa6      	itte	ge
 8008a54:	461c      	movge	r4, r3
 8008a56:	2500      	movge	r5, #0
 8008a58:	2501      	movlt	r5, #1
 8008a5a:	f7ff fd3f 	bl	80084dc <_Balloc>
 8008a5e:	b920      	cbnz	r0, 8008a6a <__mdiff+0x5a>
 8008a60:	4b2d      	ldr	r3, [pc, #180]	; (8008b18 <__mdiff+0x108>)
 8008a62:	4602      	mov	r2, r0
 8008a64:	f44f 7110 	mov.w	r1, #576	; 0x240
 8008a68:	e7e6      	b.n	8008a38 <__mdiff+0x28>
 8008a6a:	693e      	ldr	r6, [r7, #16]
 8008a6c:	60c5      	str	r5, [r0, #12]
 8008a6e:	6925      	ldr	r5, [r4, #16]
 8008a70:	f107 0114 	add.w	r1, r7, #20
 8008a74:	f104 0914 	add.w	r9, r4, #20
 8008a78:	f100 0e14 	add.w	lr, r0, #20
 8008a7c:	f107 0210 	add.w	r2, r7, #16
 8008a80:	eb01 0c86 	add.w	ip, r1, r6, lsl #2
 8008a84:	eb09 0585 	add.w	r5, r9, r5, lsl #2
 8008a88:	46f2      	mov	sl, lr
 8008a8a:	2700      	movs	r7, #0
 8008a8c:	f859 3b04 	ldr.w	r3, [r9], #4
 8008a90:	f852 bf04 	ldr.w	fp, [r2, #4]!
 8008a94:	fa1f f883 	uxth.w	r8, r3
 8008a98:	fa17 f78b 	uxtah	r7, r7, fp
 8008a9c:	0c1b      	lsrs	r3, r3, #16
 8008a9e:	eba7 0808 	sub.w	r8, r7, r8
 8008aa2:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 8008aa6:	eb03 4328 	add.w	r3, r3, r8, asr #16
 8008aaa:	fa1f f888 	uxth.w	r8, r8
 8008aae:	141f      	asrs	r7, r3, #16
 8008ab0:	454d      	cmp	r5, r9
 8008ab2:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 8008ab6:	f84a 3b04 	str.w	r3, [sl], #4
 8008aba:	d8e7      	bhi.n	8008a8c <__mdiff+0x7c>
 8008abc:	1b2b      	subs	r3, r5, r4
 8008abe:	3b15      	subs	r3, #21
 8008ac0:	f023 0303 	bic.w	r3, r3, #3
 8008ac4:	3304      	adds	r3, #4
 8008ac6:	3415      	adds	r4, #21
 8008ac8:	42a5      	cmp	r5, r4
 8008aca:	bf38      	it	cc
 8008acc:	2304      	movcc	r3, #4
 8008ace:	4419      	add	r1, r3
 8008ad0:	4473      	add	r3, lr
 8008ad2:	469e      	mov	lr, r3
 8008ad4:	460d      	mov	r5, r1
 8008ad6:	4565      	cmp	r5, ip
 8008ad8:	d30e      	bcc.n	8008af8 <__mdiff+0xe8>
 8008ada:	f10c 0203 	add.w	r2, ip, #3
 8008ade:	1a52      	subs	r2, r2, r1
 8008ae0:	f022 0203 	bic.w	r2, r2, #3
 8008ae4:	3903      	subs	r1, #3
 8008ae6:	458c      	cmp	ip, r1
 8008ae8:	bf38      	it	cc
 8008aea:	2200      	movcc	r2, #0
 8008aec:	441a      	add	r2, r3
 8008aee:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 8008af2:	b17b      	cbz	r3, 8008b14 <__mdiff+0x104>
 8008af4:	6106      	str	r6, [r0, #16]
 8008af6:	e7a5      	b.n	8008a44 <__mdiff+0x34>
 8008af8:	f855 8b04 	ldr.w	r8, [r5], #4
 8008afc:	fa17 f488 	uxtah	r4, r7, r8
 8008b00:	1422      	asrs	r2, r4, #16
 8008b02:	eb02 4218 	add.w	r2, r2, r8, lsr #16
 8008b06:	b2a4      	uxth	r4, r4
 8008b08:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8008b0c:	f84e 4b04 	str.w	r4, [lr], #4
 8008b10:	1417      	asrs	r7, r2, #16
 8008b12:	e7e0      	b.n	8008ad6 <__mdiff+0xc6>
 8008b14:	3e01      	subs	r6, #1
 8008b16:	e7ea      	b.n	8008aee <__mdiff+0xde>
 8008b18:	08009973 	.word	0x08009973
 8008b1c:	08009984 	.word	0x08009984

08008b20 <__d2b>:
 8008b20:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8008b24:	4689      	mov	r9, r1
 8008b26:	2101      	movs	r1, #1
 8008b28:	ec57 6b10 	vmov	r6, r7, d0
 8008b2c:	4690      	mov	r8, r2
 8008b2e:	f7ff fcd5 	bl	80084dc <_Balloc>
 8008b32:	4604      	mov	r4, r0
 8008b34:	b930      	cbnz	r0, 8008b44 <__d2b+0x24>
 8008b36:	4602      	mov	r2, r0
 8008b38:	4b25      	ldr	r3, [pc, #148]	; (8008bd0 <__d2b+0xb0>)
 8008b3a:	4826      	ldr	r0, [pc, #152]	; (8008bd4 <__d2b+0xb4>)
 8008b3c:	f240 310a 	movw	r1, #778	; 0x30a
 8008b40:	f000 f914 	bl	8008d6c <__assert_func>
 8008b44:	f3c7 550a 	ubfx	r5, r7, #20, #11
 8008b48:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8008b4c:	bb35      	cbnz	r5, 8008b9c <__d2b+0x7c>
 8008b4e:	2e00      	cmp	r6, #0
 8008b50:	9301      	str	r3, [sp, #4]
 8008b52:	d028      	beq.n	8008ba6 <__d2b+0x86>
 8008b54:	4668      	mov	r0, sp
 8008b56:	9600      	str	r6, [sp, #0]
 8008b58:	f7ff fd8c 	bl	8008674 <__lo0bits>
 8008b5c:	9900      	ldr	r1, [sp, #0]
 8008b5e:	b300      	cbz	r0, 8008ba2 <__d2b+0x82>
 8008b60:	9a01      	ldr	r2, [sp, #4]
 8008b62:	f1c0 0320 	rsb	r3, r0, #32
 8008b66:	fa02 f303 	lsl.w	r3, r2, r3
 8008b6a:	430b      	orrs	r3, r1
 8008b6c:	40c2      	lsrs	r2, r0
 8008b6e:	6163      	str	r3, [r4, #20]
 8008b70:	9201      	str	r2, [sp, #4]
 8008b72:	9b01      	ldr	r3, [sp, #4]
 8008b74:	61a3      	str	r3, [r4, #24]
 8008b76:	2b00      	cmp	r3, #0
 8008b78:	bf14      	ite	ne
 8008b7a:	2202      	movne	r2, #2
 8008b7c:	2201      	moveq	r2, #1
 8008b7e:	6122      	str	r2, [r4, #16]
 8008b80:	b1d5      	cbz	r5, 8008bb8 <__d2b+0x98>
 8008b82:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 8008b86:	4405      	add	r5, r0
 8008b88:	f8c9 5000 	str.w	r5, [r9]
 8008b8c:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8008b90:	f8c8 0000 	str.w	r0, [r8]
 8008b94:	4620      	mov	r0, r4
 8008b96:	b003      	add	sp, #12
 8008b98:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8008b9c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8008ba0:	e7d5      	b.n	8008b4e <__d2b+0x2e>
 8008ba2:	6161      	str	r1, [r4, #20]
 8008ba4:	e7e5      	b.n	8008b72 <__d2b+0x52>
 8008ba6:	a801      	add	r0, sp, #4
 8008ba8:	f7ff fd64 	bl	8008674 <__lo0bits>
 8008bac:	9b01      	ldr	r3, [sp, #4]
 8008bae:	6163      	str	r3, [r4, #20]
 8008bb0:	2201      	movs	r2, #1
 8008bb2:	6122      	str	r2, [r4, #16]
 8008bb4:	3020      	adds	r0, #32
 8008bb6:	e7e3      	b.n	8008b80 <__d2b+0x60>
 8008bb8:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8008bbc:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8008bc0:	f8c9 0000 	str.w	r0, [r9]
 8008bc4:	6918      	ldr	r0, [r3, #16]
 8008bc6:	f7ff fd35 	bl	8008634 <__hi0bits>
 8008bca:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8008bce:	e7df      	b.n	8008b90 <__d2b+0x70>
 8008bd0:	08009973 	.word	0x08009973
 8008bd4:	08009984 	.word	0x08009984

08008bd8 <_calloc_r>:
 8008bd8:	b513      	push	{r0, r1, r4, lr}
 8008bda:	434a      	muls	r2, r1
 8008bdc:	4611      	mov	r1, r2
 8008bde:	9201      	str	r2, [sp, #4]
 8008be0:	f000 f85a 	bl	8008c98 <_malloc_r>
 8008be4:	4604      	mov	r4, r0
 8008be6:	b118      	cbz	r0, 8008bf0 <_calloc_r+0x18>
 8008be8:	9a01      	ldr	r2, [sp, #4]
 8008bea:	2100      	movs	r1, #0
 8008bec:	f7fe f972 	bl	8006ed4 <memset>
 8008bf0:	4620      	mov	r0, r4
 8008bf2:	b002      	add	sp, #8
 8008bf4:	bd10      	pop	{r4, pc}
	...

08008bf8 <_free_r>:
 8008bf8:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8008bfa:	2900      	cmp	r1, #0
 8008bfc:	d048      	beq.n	8008c90 <_free_r+0x98>
 8008bfe:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8008c02:	9001      	str	r0, [sp, #4]
 8008c04:	2b00      	cmp	r3, #0
 8008c06:	f1a1 0404 	sub.w	r4, r1, #4
 8008c0a:	bfb8      	it	lt
 8008c0c:	18e4      	addlt	r4, r4, r3
 8008c0e:	f000 f8ef 	bl	8008df0 <__malloc_lock>
 8008c12:	4a20      	ldr	r2, [pc, #128]	; (8008c94 <_free_r+0x9c>)
 8008c14:	9801      	ldr	r0, [sp, #4]
 8008c16:	6813      	ldr	r3, [r2, #0]
 8008c18:	4615      	mov	r5, r2
 8008c1a:	b933      	cbnz	r3, 8008c2a <_free_r+0x32>
 8008c1c:	6063      	str	r3, [r4, #4]
 8008c1e:	6014      	str	r4, [r2, #0]
 8008c20:	b003      	add	sp, #12
 8008c22:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8008c26:	f000 b8e9 	b.w	8008dfc <__malloc_unlock>
 8008c2a:	42a3      	cmp	r3, r4
 8008c2c:	d90b      	bls.n	8008c46 <_free_r+0x4e>
 8008c2e:	6821      	ldr	r1, [r4, #0]
 8008c30:	1862      	adds	r2, r4, r1
 8008c32:	4293      	cmp	r3, r2
 8008c34:	bf04      	itt	eq
 8008c36:	681a      	ldreq	r2, [r3, #0]
 8008c38:	685b      	ldreq	r3, [r3, #4]
 8008c3a:	6063      	str	r3, [r4, #4]
 8008c3c:	bf04      	itt	eq
 8008c3e:	1852      	addeq	r2, r2, r1
 8008c40:	6022      	streq	r2, [r4, #0]
 8008c42:	602c      	str	r4, [r5, #0]
 8008c44:	e7ec      	b.n	8008c20 <_free_r+0x28>
 8008c46:	461a      	mov	r2, r3
 8008c48:	685b      	ldr	r3, [r3, #4]
 8008c4a:	b10b      	cbz	r3, 8008c50 <_free_r+0x58>
 8008c4c:	42a3      	cmp	r3, r4
 8008c4e:	d9fa      	bls.n	8008c46 <_free_r+0x4e>
 8008c50:	6811      	ldr	r1, [r2, #0]
 8008c52:	1855      	adds	r5, r2, r1
 8008c54:	42a5      	cmp	r5, r4
 8008c56:	d10b      	bne.n	8008c70 <_free_r+0x78>
 8008c58:	6824      	ldr	r4, [r4, #0]
 8008c5a:	4421      	add	r1, r4
 8008c5c:	1854      	adds	r4, r2, r1
 8008c5e:	42a3      	cmp	r3, r4
 8008c60:	6011      	str	r1, [r2, #0]
 8008c62:	d1dd      	bne.n	8008c20 <_free_r+0x28>
 8008c64:	681c      	ldr	r4, [r3, #0]
 8008c66:	685b      	ldr	r3, [r3, #4]
 8008c68:	6053      	str	r3, [r2, #4]
 8008c6a:	4421      	add	r1, r4
 8008c6c:	6011      	str	r1, [r2, #0]
 8008c6e:	e7d7      	b.n	8008c20 <_free_r+0x28>
 8008c70:	d902      	bls.n	8008c78 <_free_r+0x80>
 8008c72:	230c      	movs	r3, #12
 8008c74:	6003      	str	r3, [r0, #0]
 8008c76:	e7d3      	b.n	8008c20 <_free_r+0x28>
 8008c78:	6825      	ldr	r5, [r4, #0]
 8008c7a:	1961      	adds	r1, r4, r5
 8008c7c:	428b      	cmp	r3, r1
 8008c7e:	bf04      	itt	eq
 8008c80:	6819      	ldreq	r1, [r3, #0]
 8008c82:	685b      	ldreq	r3, [r3, #4]
 8008c84:	6063      	str	r3, [r4, #4]
 8008c86:	bf04      	itt	eq
 8008c88:	1949      	addeq	r1, r1, r5
 8008c8a:	6021      	streq	r1, [r4, #0]
 8008c8c:	6054      	str	r4, [r2, #4]
 8008c8e:	e7c7      	b.n	8008c20 <_free_r+0x28>
 8008c90:	b003      	add	sp, #12
 8008c92:	bd30      	pop	{r4, r5, pc}
 8008c94:	20000214 	.word	0x20000214

08008c98 <_malloc_r>:
 8008c98:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008c9a:	1ccd      	adds	r5, r1, #3
 8008c9c:	f025 0503 	bic.w	r5, r5, #3
 8008ca0:	3508      	adds	r5, #8
 8008ca2:	2d0c      	cmp	r5, #12
 8008ca4:	bf38      	it	cc
 8008ca6:	250c      	movcc	r5, #12
 8008ca8:	2d00      	cmp	r5, #0
 8008caa:	4606      	mov	r6, r0
 8008cac:	db01      	blt.n	8008cb2 <_malloc_r+0x1a>
 8008cae:	42a9      	cmp	r1, r5
 8008cb0:	d903      	bls.n	8008cba <_malloc_r+0x22>
 8008cb2:	230c      	movs	r3, #12
 8008cb4:	6033      	str	r3, [r6, #0]
 8008cb6:	2000      	movs	r0, #0
 8008cb8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008cba:	f000 f899 	bl	8008df0 <__malloc_lock>
 8008cbe:	4921      	ldr	r1, [pc, #132]	; (8008d44 <_malloc_r+0xac>)
 8008cc0:	680a      	ldr	r2, [r1, #0]
 8008cc2:	4614      	mov	r4, r2
 8008cc4:	b99c      	cbnz	r4, 8008cee <_malloc_r+0x56>
 8008cc6:	4f20      	ldr	r7, [pc, #128]	; (8008d48 <_malloc_r+0xb0>)
 8008cc8:	683b      	ldr	r3, [r7, #0]
 8008cca:	b923      	cbnz	r3, 8008cd6 <_malloc_r+0x3e>
 8008ccc:	4621      	mov	r1, r4
 8008cce:	4630      	mov	r0, r6
 8008cd0:	f000 f83c 	bl	8008d4c <_sbrk_r>
 8008cd4:	6038      	str	r0, [r7, #0]
 8008cd6:	4629      	mov	r1, r5
 8008cd8:	4630      	mov	r0, r6
 8008cda:	f000 f837 	bl	8008d4c <_sbrk_r>
 8008cde:	1c43      	adds	r3, r0, #1
 8008ce0:	d123      	bne.n	8008d2a <_malloc_r+0x92>
 8008ce2:	230c      	movs	r3, #12
 8008ce4:	6033      	str	r3, [r6, #0]
 8008ce6:	4630      	mov	r0, r6
 8008ce8:	f000 f888 	bl	8008dfc <__malloc_unlock>
 8008cec:	e7e3      	b.n	8008cb6 <_malloc_r+0x1e>
 8008cee:	6823      	ldr	r3, [r4, #0]
 8008cf0:	1b5b      	subs	r3, r3, r5
 8008cf2:	d417      	bmi.n	8008d24 <_malloc_r+0x8c>
 8008cf4:	2b0b      	cmp	r3, #11
 8008cf6:	d903      	bls.n	8008d00 <_malloc_r+0x68>
 8008cf8:	6023      	str	r3, [r4, #0]
 8008cfa:	441c      	add	r4, r3
 8008cfc:	6025      	str	r5, [r4, #0]
 8008cfe:	e004      	b.n	8008d0a <_malloc_r+0x72>
 8008d00:	6863      	ldr	r3, [r4, #4]
 8008d02:	42a2      	cmp	r2, r4
 8008d04:	bf0c      	ite	eq
 8008d06:	600b      	streq	r3, [r1, #0]
 8008d08:	6053      	strne	r3, [r2, #4]
 8008d0a:	4630      	mov	r0, r6
 8008d0c:	f000 f876 	bl	8008dfc <__malloc_unlock>
 8008d10:	f104 000b 	add.w	r0, r4, #11
 8008d14:	1d23      	adds	r3, r4, #4
 8008d16:	f020 0007 	bic.w	r0, r0, #7
 8008d1a:	1ac2      	subs	r2, r0, r3
 8008d1c:	d0cc      	beq.n	8008cb8 <_malloc_r+0x20>
 8008d1e:	1a1b      	subs	r3, r3, r0
 8008d20:	50a3      	str	r3, [r4, r2]
 8008d22:	e7c9      	b.n	8008cb8 <_malloc_r+0x20>
 8008d24:	4622      	mov	r2, r4
 8008d26:	6864      	ldr	r4, [r4, #4]
 8008d28:	e7cc      	b.n	8008cc4 <_malloc_r+0x2c>
 8008d2a:	1cc4      	adds	r4, r0, #3
 8008d2c:	f024 0403 	bic.w	r4, r4, #3
 8008d30:	42a0      	cmp	r0, r4
 8008d32:	d0e3      	beq.n	8008cfc <_malloc_r+0x64>
 8008d34:	1a21      	subs	r1, r4, r0
 8008d36:	4630      	mov	r0, r6
 8008d38:	f000 f808 	bl	8008d4c <_sbrk_r>
 8008d3c:	3001      	adds	r0, #1
 8008d3e:	d1dd      	bne.n	8008cfc <_malloc_r+0x64>
 8008d40:	e7cf      	b.n	8008ce2 <_malloc_r+0x4a>
 8008d42:	bf00      	nop
 8008d44:	20000214 	.word	0x20000214
 8008d48:	20000218 	.word	0x20000218

08008d4c <_sbrk_r>:
 8008d4c:	b538      	push	{r3, r4, r5, lr}
 8008d4e:	4d06      	ldr	r5, [pc, #24]	; (8008d68 <_sbrk_r+0x1c>)
 8008d50:	2300      	movs	r3, #0
 8008d52:	4604      	mov	r4, r0
 8008d54:	4608      	mov	r0, r1
 8008d56:	602b      	str	r3, [r5, #0]
 8008d58:	f7f8 fe42 	bl	80019e0 <_sbrk>
 8008d5c:	1c43      	adds	r3, r0, #1
 8008d5e:	d102      	bne.n	8008d66 <_sbrk_r+0x1a>
 8008d60:	682b      	ldr	r3, [r5, #0]
 8008d62:	b103      	cbz	r3, 8008d66 <_sbrk_r+0x1a>
 8008d64:	6023      	str	r3, [r4, #0]
 8008d66:	bd38      	pop	{r3, r4, r5, pc}
 8008d68:	2000086c 	.word	0x2000086c

08008d6c <__assert_func>:
 8008d6c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8008d6e:	4614      	mov	r4, r2
 8008d70:	461a      	mov	r2, r3
 8008d72:	4b09      	ldr	r3, [pc, #36]	; (8008d98 <__assert_func+0x2c>)
 8008d74:	681b      	ldr	r3, [r3, #0]
 8008d76:	4605      	mov	r5, r0
 8008d78:	68d8      	ldr	r0, [r3, #12]
 8008d7a:	b14c      	cbz	r4, 8008d90 <__assert_func+0x24>
 8008d7c:	4b07      	ldr	r3, [pc, #28]	; (8008d9c <__assert_func+0x30>)
 8008d7e:	9100      	str	r1, [sp, #0]
 8008d80:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8008d84:	4906      	ldr	r1, [pc, #24]	; (8008da0 <__assert_func+0x34>)
 8008d86:	462b      	mov	r3, r5
 8008d88:	f000 f80e 	bl	8008da8 <fiprintf>
 8008d8c:	f000 fa64 	bl	8009258 <abort>
 8008d90:	4b04      	ldr	r3, [pc, #16]	; (8008da4 <__assert_func+0x38>)
 8008d92:	461c      	mov	r4, r3
 8008d94:	e7f3      	b.n	8008d7e <__assert_func+0x12>
 8008d96:	bf00      	nop
 8008d98:	20000020 	.word	0x20000020
 8008d9c:	08009ae4 	.word	0x08009ae4
 8008da0:	08009af1 	.word	0x08009af1
 8008da4:	08009b1f 	.word	0x08009b1f

08008da8 <fiprintf>:
 8008da8:	b40e      	push	{r1, r2, r3}
 8008daa:	b503      	push	{r0, r1, lr}
 8008dac:	4601      	mov	r1, r0
 8008dae:	ab03      	add	r3, sp, #12
 8008db0:	4805      	ldr	r0, [pc, #20]	; (8008dc8 <fiprintf+0x20>)
 8008db2:	f853 2b04 	ldr.w	r2, [r3], #4
 8008db6:	6800      	ldr	r0, [r0, #0]
 8008db8:	9301      	str	r3, [sp, #4]
 8008dba:	f000 f84f 	bl	8008e5c <_vfiprintf_r>
 8008dbe:	b002      	add	sp, #8
 8008dc0:	f85d eb04 	ldr.w	lr, [sp], #4
 8008dc4:	b003      	add	sp, #12
 8008dc6:	4770      	bx	lr
 8008dc8:	20000020 	.word	0x20000020

08008dcc <__ascii_mbtowc>:
 8008dcc:	b082      	sub	sp, #8
 8008dce:	b901      	cbnz	r1, 8008dd2 <__ascii_mbtowc+0x6>
 8008dd0:	a901      	add	r1, sp, #4
 8008dd2:	b142      	cbz	r2, 8008de6 <__ascii_mbtowc+0x1a>
 8008dd4:	b14b      	cbz	r3, 8008dea <__ascii_mbtowc+0x1e>
 8008dd6:	7813      	ldrb	r3, [r2, #0]
 8008dd8:	600b      	str	r3, [r1, #0]
 8008dda:	7812      	ldrb	r2, [r2, #0]
 8008ddc:	1e10      	subs	r0, r2, #0
 8008dde:	bf18      	it	ne
 8008de0:	2001      	movne	r0, #1
 8008de2:	b002      	add	sp, #8
 8008de4:	4770      	bx	lr
 8008de6:	4610      	mov	r0, r2
 8008de8:	e7fb      	b.n	8008de2 <__ascii_mbtowc+0x16>
 8008dea:	f06f 0001 	mvn.w	r0, #1
 8008dee:	e7f8      	b.n	8008de2 <__ascii_mbtowc+0x16>

08008df0 <__malloc_lock>:
 8008df0:	4801      	ldr	r0, [pc, #4]	; (8008df8 <__malloc_lock+0x8>)
 8008df2:	f000 bbf1 	b.w	80095d8 <__retarget_lock_acquire_recursive>
 8008df6:	bf00      	nop
 8008df8:	20000874 	.word	0x20000874

08008dfc <__malloc_unlock>:
 8008dfc:	4801      	ldr	r0, [pc, #4]	; (8008e04 <__malloc_unlock+0x8>)
 8008dfe:	f000 bbec 	b.w	80095da <__retarget_lock_release_recursive>
 8008e02:	bf00      	nop
 8008e04:	20000874 	.word	0x20000874

08008e08 <__sfputc_r>:
 8008e08:	6893      	ldr	r3, [r2, #8]
 8008e0a:	3b01      	subs	r3, #1
 8008e0c:	2b00      	cmp	r3, #0
 8008e0e:	b410      	push	{r4}
 8008e10:	6093      	str	r3, [r2, #8]
 8008e12:	da08      	bge.n	8008e26 <__sfputc_r+0x1e>
 8008e14:	6994      	ldr	r4, [r2, #24]
 8008e16:	42a3      	cmp	r3, r4
 8008e18:	db01      	blt.n	8008e1e <__sfputc_r+0x16>
 8008e1a:	290a      	cmp	r1, #10
 8008e1c:	d103      	bne.n	8008e26 <__sfputc_r+0x1e>
 8008e1e:	f85d 4b04 	ldr.w	r4, [sp], #4
 8008e22:	f000 b94b 	b.w	80090bc <__swbuf_r>
 8008e26:	6813      	ldr	r3, [r2, #0]
 8008e28:	1c58      	adds	r0, r3, #1
 8008e2a:	6010      	str	r0, [r2, #0]
 8008e2c:	7019      	strb	r1, [r3, #0]
 8008e2e:	4608      	mov	r0, r1
 8008e30:	f85d 4b04 	ldr.w	r4, [sp], #4
 8008e34:	4770      	bx	lr

08008e36 <__sfputs_r>:
 8008e36:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008e38:	4606      	mov	r6, r0
 8008e3a:	460f      	mov	r7, r1
 8008e3c:	4614      	mov	r4, r2
 8008e3e:	18d5      	adds	r5, r2, r3
 8008e40:	42ac      	cmp	r4, r5
 8008e42:	d101      	bne.n	8008e48 <__sfputs_r+0x12>
 8008e44:	2000      	movs	r0, #0
 8008e46:	e007      	b.n	8008e58 <__sfputs_r+0x22>
 8008e48:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008e4c:	463a      	mov	r2, r7
 8008e4e:	4630      	mov	r0, r6
 8008e50:	f7ff ffda 	bl	8008e08 <__sfputc_r>
 8008e54:	1c43      	adds	r3, r0, #1
 8008e56:	d1f3      	bne.n	8008e40 <__sfputs_r+0xa>
 8008e58:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08008e5c <_vfiprintf_r>:
 8008e5c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008e60:	460d      	mov	r5, r1
 8008e62:	b09d      	sub	sp, #116	; 0x74
 8008e64:	4614      	mov	r4, r2
 8008e66:	4698      	mov	r8, r3
 8008e68:	4606      	mov	r6, r0
 8008e6a:	b118      	cbz	r0, 8008e74 <_vfiprintf_r+0x18>
 8008e6c:	6983      	ldr	r3, [r0, #24]
 8008e6e:	b90b      	cbnz	r3, 8008e74 <_vfiprintf_r+0x18>
 8008e70:	f000 fb14 	bl	800949c <__sinit>
 8008e74:	4b89      	ldr	r3, [pc, #548]	; (800909c <_vfiprintf_r+0x240>)
 8008e76:	429d      	cmp	r5, r3
 8008e78:	d11b      	bne.n	8008eb2 <_vfiprintf_r+0x56>
 8008e7a:	6875      	ldr	r5, [r6, #4]
 8008e7c:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8008e7e:	07d9      	lsls	r1, r3, #31
 8008e80:	d405      	bmi.n	8008e8e <_vfiprintf_r+0x32>
 8008e82:	89ab      	ldrh	r3, [r5, #12]
 8008e84:	059a      	lsls	r2, r3, #22
 8008e86:	d402      	bmi.n	8008e8e <_vfiprintf_r+0x32>
 8008e88:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8008e8a:	f000 fba5 	bl	80095d8 <__retarget_lock_acquire_recursive>
 8008e8e:	89ab      	ldrh	r3, [r5, #12]
 8008e90:	071b      	lsls	r3, r3, #28
 8008e92:	d501      	bpl.n	8008e98 <_vfiprintf_r+0x3c>
 8008e94:	692b      	ldr	r3, [r5, #16]
 8008e96:	b9eb      	cbnz	r3, 8008ed4 <_vfiprintf_r+0x78>
 8008e98:	4629      	mov	r1, r5
 8008e9a:	4630      	mov	r0, r6
 8008e9c:	f000 f96e 	bl	800917c <__swsetup_r>
 8008ea0:	b1c0      	cbz	r0, 8008ed4 <_vfiprintf_r+0x78>
 8008ea2:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8008ea4:	07dc      	lsls	r4, r3, #31
 8008ea6:	d50e      	bpl.n	8008ec6 <_vfiprintf_r+0x6a>
 8008ea8:	f04f 30ff 	mov.w	r0, #4294967295
 8008eac:	b01d      	add	sp, #116	; 0x74
 8008eae:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008eb2:	4b7b      	ldr	r3, [pc, #492]	; (80090a0 <_vfiprintf_r+0x244>)
 8008eb4:	429d      	cmp	r5, r3
 8008eb6:	d101      	bne.n	8008ebc <_vfiprintf_r+0x60>
 8008eb8:	68b5      	ldr	r5, [r6, #8]
 8008eba:	e7df      	b.n	8008e7c <_vfiprintf_r+0x20>
 8008ebc:	4b79      	ldr	r3, [pc, #484]	; (80090a4 <_vfiprintf_r+0x248>)
 8008ebe:	429d      	cmp	r5, r3
 8008ec0:	bf08      	it	eq
 8008ec2:	68f5      	ldreq	r5, [r6, #12]
 8008ec4:	e7da      	b.n	8008e7c <_vfiprintf_r+0x20>
 8008ec6:	89ab      	ldrh	r3, [r5, #12]
 8008ec8:	0598      	lsls	r0, r3, #22
 8008eca:	d4ed      	bmi.n	8008ea8 <_vfiprintf_r+0x4c>
 8008ecc:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8008ece:	f000 fb84 	bl	80095da <__retarget_lock_release_recursive>
 8008ed2:	e7e9      	b.n	8008ea8 <_vfiprintf_r+0x4c>
 8008ed4:	2300      	movs	r3, #0
 8008ed6:	9309      	str	r3, [sp, #36]	; 0x24
 8008ed8:	2320      	movs	r3, #32
 8008eda:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8008ede:	f8cd 800c 	str.w	r8, [sp, #12]
 8008ee2:	2330      	movs	r3, #48	; 0x30
 8008ee4:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 80090a8 <_vfiprintf_r+0x24c>
 8008ee8:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8008eec:	f04f 0901 	mov.w	r9, #1
 8008ef0:	4623      	mov	r3, r4
 8008ef2:	469a      	mov	sl, r3
 8008ef4:	f813 2b01 	ldrb.w	r2, [r3], #1
 8008ef8:	b10a      	cbz	r2, 8008efe <_vfiprintf_r+0xa2>
 8008efa:	2a25      	cmp	r2, #37	; 0x25
 8008efc:	d1f9      	bne.n	8008ef2 <_vfiprintf_r+0x96>
 8008efe:	ebba 0b04 	subs.w	fp, sl, r4
 8008f02:	d00b      	beq.n	8008f1c <_vfiprintf_r+0xc0>
 8008f04:	465b      	mov	r3, fp
 8008f06:	4622      	mov	r2, r4
 8008f08:	4629      	mov	r1, r5
 8008f0a:	4630      	mov	r0, r6
 8008f0c:	f7ff ff93 	bl	8008e36 <__sfputs_r>
 8008f10:	3001      	adds	r0, #1
 8008f12:	f000 80aa 	beq.w	800906a <_vfiprintf_r+0x20e>
 8008f16:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8008f18:	445a      	add	r2, fp
 8008f1a:	9209      	str	r2, [sp, #36]	; 0x24
 8008f1c:	f89a 3000 	ldrb.w	r3, [sl]
 8008f20:	2b00      	cmp	r3, #0
 8008f22:	f000 80a2 	beq.w	800906a <_vfiprintf_r+0x20e>
 8008f26:	2300      	movs	r3, #0
 8008f28:	f04f 32ff 	mov.w	r2, #4294967295
 8008f2c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8008f30:	f10a 0a01 	add.w	sl, sl, #1
 8008f34:	9304      	str	r3, [sp, #16]
 8008f36:	9307      	str	r3, [sp, #28]
 8008f38:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8008f3c:	931a      	str	r3, [sp, #104]	; 0x68
 8008f3e:	4654      	mov	r4, sl
 8008f40:	2205      	movs	r2, #5
 8008f42:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008f46:	4858      	ldr	r0, [pc, #352]	; (80090a8 <_vfiprintf_r+0x24c>)
 8008f48:	f7f7 f972 	bl	8000230 <memchr>
 8008f4c:	9a04      	ldr	r2, [sp, #16]
 8008f4e:	b9d8      	cbnz	r0, 8008f88 <_vfiprintf_r+0x12c>
 8008f50:	06d1      	lsls	r1, r2, #27
 8008f52:	bf44      	itt	mi
 8008f54:	2320      	movmi	r3, #32
 8008f56:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8008f5a:	0713      	lsls	r3, r2, #28
 8008f5c:	bf44      	itt	mi
 8008f5e:	232b      	movmi	r3, #43	; 0x2b
 8008f60:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8008f64:	f89a 3000 	ldrb.w	r3, [sl]
 8008f68:	2b2a      	cmp	r3, #42	; 0x2a
 8008f6a:	d015      	beq.n	8008f98 <_vfiprintf_r+0x13c>
 8008f6c:	9a07      	ldr	r2, [sp, #28]
 8008f6e:	4654      	mov	r4, sl
 8008f70:	2000      	movs	r0, #0
 8008f72:	f04f 0c0a 	mov.w	ip, #10
 8008f76:	4621      	mov	r1, r4
 8008f78:	f811 3b01 	ldrb.w	r3, [r1], #1
 8008f7c:	3b30      	subs	r3, #48	; 0x30
 8008f7e:	2b09      	cmp	r3, #9
 8008f80:	d94e      	bls.n	8009020 <_vfiprintf_r+0x1c4>
 8008f82:	b1b0      	cbz	r0, 8008fb2 <_vfiprintf_r+0x156>
 8008f84:	9207      	str	r2, [sp, #28]
 8008f86:	e014      	b.n	8008fb2 <_vfiprintf_r+0x156>
 8008f88:	eba0 0308 	sub.w	r3, r0, r8
 8008f8c:	fa09 f303 	lsl.w	r3, r9, r3
 8008f90:	4313      	orrs	r3, r2
 8008f92:	9304      	str	r3, [sp, #16]
 8008f94:	46a2      	mov	sl, r4
 8008f96:	e7d2      	b.n	8008f3e <_vfiprintf_r+0xe2>
 8008f98:	9b03      	ldr	r3, [sp, #12]
 8008f9a:	1d19      	adds	r1, r3, #4
 8008f9c:	681b      	ldr	r3, [r3, #0]
 8008f9e:	9103      	str	r1, [sp, #12]
 8008fa0:	2b00      	cmp	r3, #0
 8008fa2:	bfbb      	ittet	lt
 8008fa4:	425b      	neglt	r3, r3
 8008fa6:	f042 0202 	orrlt.w	r2, r2, #2
 8008faa:	9307      	strge	r3, [sp, #28]
 8008fac:	9307      	strlt	r3, [sp, #28]
 8008fae:	bfb8      	it	lt
 8008fb0:	9204      	strlt	r2, [sp, #16]
 8008fb2:	7823      	ldrb	r3, [r4, #0]
 8008fb4:	2b2e      	cmp	r3, #46	; 0x2e
 8008fb6:	d10c      	bne.n	8008fd2 <_vfiprintf_r+0x176>
 8008fb8:	7863      	ldrb	r3, [r4, #1]
 8008fba:	2b2a      	cmp	r3, #42	; 0x2a
 8008fbc:	d135      	bne.n	800902a <_vfiprintf_r+0x1ce>
 8008fbe:	9b03      	ldr	r3, [sp, #12]
 8008fc0:	1d1a      	adds	r2, r3, #4
 8008fc2:	681b      	ldr	r3, [r3, #0]
 8008fc4:	9203      	str	r2, [sp, #12]
 8008fc6:	2b00      	cmp	r3, #0
 8008fc8:	bfb8      	it	lt
 8008fca:	f04f 33ff 	movlt.w	r3, #4294967295
 8008fce:	3402      	adds	r4, #2
 8008fd0:	9305      	str	r3, [sp, #20]
 8008fd2:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 80090b8 <_vfiprintf_r+0x25c>
 8008fd6:	7821      	ldrb	r1, [r4, #0]
 8008fd8:	2203      	movs	r2, #3
 8008fda:	4650      	mov	r0, sl
 8008fdc:	f7f7 f928 	bl	8000230 <memchr>
 8008fe0:	b140      	cbz	r0, 8008ff4 <_vfiprintf_r+0x198>
 8008fe2:	2340      	movs	r3, #64	; 0x40
 8008fe4:	eba0 000a 	sub.w	r0, r0, sl
 8008fe8:	fa03 f000 	lsl.w	r0, r3, r0
 8008fec:	9b04      	ldr	r3, [sp, #16]
 8008fee:	4303      	orrs	r3, r0
 8008ff0:	3401      	adds	r4, #1
 8008ff2:	9304      	str	r3, [sp, #16]
 8008ff4:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008ff8:	482c      	ldr	r0, [pc, #176]	; (80090ac <_vfiprintf_r+0x250>)
 8008ffa:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8008ffe:	2206      	movs	r2, #6
 8009000:	f7f7 f916 	bl	8000230 <memchr>
 8009004:	2800      	cmp	r0, #0
 8009006:	d03f      	beq.n	8009088 <_vfiprintf_r+0x22c>
 8009008:	4b29      	ldr	r3, [pc, #164]	; (80090b0 <_vfiprintf_r+0x254>)
 800900a:	bb1b      	cbnz	r3, 8009054 <_vfiprintf_r+0x1f8>
 800900c:	9b03      	ldr	r3, [sp, #12]
 800900e:	3307      	adds	r3, #7
 8009010:	f023 0307 	bic.w	r3, r3, #7
 8009014:	3308      	adds	r3, #8
 8009016:	9303      	str	r3, [sp, #12]
 8009018:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800901a:	443b      	add	r3, r7
 800901c:	9309      	str	r3, [sp, #36]	; 0x24
 800901e:	e767      	b.n	8008ef0 <_vfiprintf_r+0x94>
 8009020:	fb0c 3202 	mla	r2, ip, r2, r3
 8009024:	460c      	mov	r4, r1
 8009026:	2001      	movs	r0, #1
 8009028:	e7a5      	b.n	8008f76 <_vfiprintf_r+0x11a>
 800902a:	2300      	movs	r3, #0
 800902c:	3401      	adds	r4, #1
 800902e:	9305      	str	r3, [sp, #20]
 8009030:	4619      	mov	r1, r3
 8009032:	f04f 0c0a 	mov.w	ip, #10
 8009036:	4620      	mov	r0, r4
 8009038:	f810 2b01 	ldrb.w	r2, [r0], #1
 800903c:	3a30      	subs	r2, #48	; 0x30
 800903e:	2a09      	cmp	r2, #9
 8009040:	d903      	bls.n	800904a <_vfiprintf_r+0x1ee>
 8009042:	2b00      	cmp	r3, #0
 8009044:	d0c5      	beq.n	8008fd2 <_vfiprintf_r+0x176>
 8009046:	9105      	str	r1, [sp, #20]
 8009048:	e7c3      	b.n	8008fd2 <_vfiprintf_r+0x176>
 800904a:	fb0c 2101 	mla	r1, ip, r1, r2
 800904e:	4604      	mov	r4, r0
 8009050:	2301      	movs	r3, #1
 8009052:	e7f0      	b.n	8009036 <_vfiprintf_r+0x1da>
 8009054:	ab03      	add	r3, sp, #12
 8009056:	9300      	str	r3, [sp, #0]
 8009058:	462a      	mov	r2, r5
 800905a:	4b16      	ldr	r3, [pc, #88]	; (80090b4 <_vfiprintf_r+0x258>)
 800905c:	a904      	add	r1, sp, #16
 800905e:	4630      	mov	r0, r6
 8009060:	f7fd ffe0 	bl	8007024 <_printf_float>
 8009064:	4607      	mov	r7, r0
 8009066:	1c78      	adds	r0, r7, #1
 8009068:	d1d6      	bne.n	8009018 <_vfiprintf_r+0x1bc>
 800906a:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800906c:	07d9      	lsls	r1, r3, #31
 800906e:	d405      	bmi.n	800907c <_vfiprintf_r+0x220>
 8009070:	89ab      	ldrh	r3, [r5, #12]
 8009072:	059a      	lsls	r2, r3, #22
 8009074:	d402      	bmi.n	800907c <_vfiprintf_r+0x220>
 8009076:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8009078:	f000 faaf 	bl	80095da <__retarget_lock_release_recursive>
 800907c:	89ab      	ldrh	r3, [r5, #12]
 800907e:	065b      	lsls	r3, r3, #25
 8009080:	f53f af12 	bmi.w	8008ea8 <_vfiprintf_r+0x4c>
 8009084:	9809      	ldr	r0, [sp, #36]	; 0x24
 8009086:	e711      	b.n	8008eac <_vfiprintf_r+0x50>
 8009088:	ab03      	add	r3, sp, #12
 800908a:	9300      	str	r3, [sp, #0]
 800908c:	462a      	mov	r2, r5
 800908e:	4b09      	ldr	r3, [pc, #36]	; (80090b4 <_vfiprintf_r+0x258>)
 8009090:	a904      	add	r1, sp, #16
 8009092:	4630      	mov	r0, r6
 8009094:	f7fe fa6a 	bl	800756c <_printf_i>
 8009098:	e7e4      	b.n	8009064 <_vfiprintf_r+0x208>
 800909a:	bf00      	nop
 800909c:	08009c5c 	.word	0x08009c5c
 80090a0:	08009c7c 	.word	0x08009c7c
 80090a4:	08009c3c 	.word	0x08009c3c
 80090a8:	08009b2a 	.word	0x08009b2a
 80090ac:	08009b34 	.word	0x08009b34
 80090b0:	08007025 	.word	0x08007025
 80090b4:	08008e37 	.word	0x08008e37
 80090b8:	08009b30 	.word	0x08009b30

080090bc <__swbuf_r>:
 80090bc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80090be:	460e      	mov	r6, r1
 80090c0:	4614      	mov	r4, r2
 80090c2:	4605      	mov	r5, r0
 80090c4:	b118      	cbz	r0, 80090ce <__swbuf_r+0x12>
 80090c6:	6983      	ldr	r3, [r0, #24]
 80090c8:	b90b      	cbnz	r3, 80090ce <__swbuf_r+0x12>
 80090ca:	f000 f9e7 	bl	800949c <__sinit>
 80090ce:	4b21      	ldr	r3, [pc, #132]	; (8009154 <__swbuf_r+0x98>)
 80090d0:	429c      	cmp	r4, r3
 80090d2:	d12b      	bne.n	800912c <__swbuf_r+0x70>
 80090d4:	686c      	ldr	r4, [r5, #4]
 80090d6:	69a3      	ldr	r3, [r4, #24]
 80090d8:	60a3      	str	r3, [r4, #8]
 80090da:	89a3      	ldrh	r3, [r4, #12]
 80090dc:	071a      	lsls	r2, r3, #28
 80090de:	d52f      	bpl.n	8009140 <__swbuf_r+0x84>
 80090e0:	6923      	ldr	r3, [r4, #16]
 80090e2:	b36b      	cbz	r3, 8009140 <__swbuf_r+0x84>
 80090e4:	6923      	ldr	r3, [r4, #16]
 80090e6:	6820      	ldr	r0, [r4, #0]
 80090e8:	1ac0      	subs	r0, r0, r3
 80090ea:	6963      	ldr	r3, [r4, #20]
 80090ec:	b2f6      	uxtb	r6, r6
 80090ee:	4283      	cmp	r3, r0
 80090f0:	4637      	mov	r7, r6
 80090f2:	dc04      	bgt.n	80090fe <__swbuf_r+0x42>
 80090f4:	4621      	mov	r1, r4
 80090f6:	4628      	mov	r0, r5
 80090f8:	f000 f93c 	bl	8009374 <_fflush_r>
 80090fc:	bb30      	cbnz	r0, 800914c <__swbuf_r+0x90>
 80090fe:	68a3      	ldr	r3, [r4, #8]
 8009100:	3b01      	subs	r3, #1
 8009102:	60a3      	str	r3, [r4, #8]
 8009104:	6823      	ldr	r3, [r4, #0]
 8009106:	1c5a      	adds	r2, r3, #1
 8009108:	6022      	str	r2, [r4, #0]
 800910a:	701e      	strb	r6, [r3, #0]
 800910c:	6963      	ldr	r3, [r4, #20]
 800910e:	3001      	adds	r0, #1
 8009110:	4283      	cmp	r3, r0
 8009112:	d004      	beq.n	800911e <__swbuf_r+0x62>
 8009114:	89a3      	ldrh	r3, [r4, #12]
 8009116:	07db      	lsls	r3, r3, #31
 8009118:	d506      	bpl.n	8009128 <__swbuf_r+0x6c>
 800911a:	2e0a      	cmp	r6, #10
 800911c:	d104      	bne.n	8009128 <__swbuf_r+0x6c>
 800911e:	4621      	mov	r1, r4
 8009120:	4628      	mov	r0, r5
 8009122:	f000 f927 	bl	8009374 <_fflush_r>
 8009126:	b988      	cbnz	r0, 800914c <__swbuf_r+0x90>
 8009128:	4638      	mov	r0, r7
 800912a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800912c:	4b0a      	ldr	r3, [pc, #40]	; (8009158 <__swbuf_r+0x9c>)
 800912e:	429c      	cmp	r4, r3
 8009130:	d101      	bne.n	8009136 <__swbuf_r+0x7a>
 8009132:	68ac      	ldr	r4, [r5, #8]
 8009134:	e7cf      	b.n	80090d6 <__swbuf_r+0x1a>
 8009136:	4b09      	ldr	r3, [pc, #36]	; (800915c <__swbuf_r+0xa0>)
 8009138:	429c      	cmp	r4, r3
 800913a:	bf08      	it	eq
 800913c:	68ec      	ldreq	r4, [r5, #12]
 800913e:	e7ca      	b.n	80090d6 <__swbuf_r+0x1a>
 8009140:	4621      	mov	r1, r4
 8009142:	4628      	mov	r0, r5
 8009144:	f000 f81a 	bl	800917c <__swsetup_r>
 8009148:	2800      	cmp	r0, #0
 800914a:	d0cb      	beq.n	80090e4 <__swbuf_r+0x28>
 800914c:	f04f 37ff 	mov.w	r7, #4294967295
 8009150:	e7ea      	b.n	8009128 <__swbuf_r+0x6c>
 8009152:	bf00      	nop
 8009154:	08009c5c 	.word	0x08009c5c
 8009158:	08009c7c 	.word	0x08009c7c
 800915c:	08009c3c 	.word	0x08009c3c

08009160 <__ascii_wctomb>:
 8009160:	b149      	cbz	r1, 8009176 <__ascii_wctomb+0x16>
 8009162:	2aff      	cmp	r2, #255	; 0xff
 8009164:	bf85      	ittet	hi
 8009166:	238a      	movhi	r3, #138	; 0x8a
 8009168:	6003      	strhi	r3, [r0, #0]
 800916a:	700a      	strbls	r2, [r1, #0]
 800916c:	f04f 30ff 	movhi.w	r0, #4294967295
 8009170:	bf98      	it	ls
 8009172:	2001      	movls	r0, #1
 8009174:	4770      	bx	lr
 8009176:	4608      	mov	r0, r1
 8009178:	4770      	bx	lr
	...

0800917c <__swsetup_r>:
 800917c:	4b32      	ldr	r3, [pc, #200]	; (8009248 <__swsetup_r+0xcc>)
 800917e:	b570      	push	{r4, r5, r6, lr}
 8009180:	681d      	ldr	r5, [r3, #0]
 8009182:	4606      	mov	r6, r0
 8009184:	460c      	mov	r4, r1
 8009186:	b125      	cbz	r5, 8009192 <__swsetup_r+0x16>
 8009188:	69ab      	ldr	r3, [r5, #24]
 800918a:	b913      	cbnz	r3, 8009192 <__swsetup_r+0x16>
 800918c:	4628      	mov	r0, r5
 800918e:	f000 f985 	bl	800949c <__sinit>
 8009192:	4b2e      	ldr	r3, [pc, #184]	; (800924c <__swsetup_r+0xd0>)
 8009194:	429c      	cmp	r4, r3
 8009196:	d10f      	bne.n	80091b8 <__swsetup_r+0x3c>
 8009198:	686c      	ldr	r4, [r5, #4]
 800919a:	89a3      	ldrh	r3, [r4, #12]
 800919c:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 80091a0:	0719      	lsls	r1, r3, #28
 80091a2:	d42c      	bmi.n	80091fe <__swsetup_r+0x82>
 80091a4:	06dd      	lsls	r5, r3, #27
 80091a6:	d411      	bmi.n	80091cc <__swsetup_r+0x50>
 80091a8:	2309      	movs	r3, #9
 80091aa:	6033      	str	r3, [r6, #0]
 80091ac:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 80091b0:	81a3      	strh	r3, [r4, #12]
 80091b2:	f04f 30ff 	mov.w	r0, #4294967295
 80091b6:	e03e      	b.n	8009236 <__swsetup_r+0xba>
 80091b8:	4b25      	ldr	r3, [pc, #148]	; (8009250 <__swsetup_r+0xd4>)
 80091ba:	429c      	cmp	r4, r3
 80091bc:	d101      	bne.n	80091c2 <__swsetup_r+0x46>
 80091be:	68ac      	ldr	r4, [r5, #8]
 80091c0:	e7eb      	b.n	800919a <__swsetup_r+0x1e>
 80091c2:	4b24      	ldr	r3, [pc, #144]	; (8009254 <__swsetup_r+0xd8>)
 80091c4:	429c      	cmp	r4, r3
 80091c6:	bf08      	it	eq
 80091c8:	68ec      	ldreq	r4, [r5, #12]
 80091ca:	e7e6      	b.n	800919a <__swsetup_r+0x1e>
 80091cc:	0758      	lsls	r0, r3, #29
 80091ce:	d512      	bpl.n	80091f6 <__swsetup_r+0x7a>
 80091d0:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80091d2:	b141      	cbz	r1, 80091e6 <__swsetup_r+0x6a>
 80091d4:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80091d8:	4299      	cmp	r1, r3
 80091da:	d002      	beq.n	80091e2 <__swsetup_r+0x66>
 80091dc:	4630      	mov	r0, r6
 80091de:	f7ff fd0b 	bl	8008bf8 <_free_r>
 80091e2:	2300      	movs	r3, #0
 80091e4:	6363      	str	r3, [r4, #52]	; 0x34
 80091e6:	89a3      	ldrh	r3, [r4, #12]
 80091e8:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 80091ec:	81a3      	strh	r3, [r4, #12]
 80091ee:	2300      	movs	r3, #0
 80091f0:	6063      	str	r3, [r4, #4]
 80091f2:	6923      	ldr	r3, [r4, #16]
 80091f4:	6023      	str	r3, [r4, #0]
 80091f6:	89a3      	ldrh	r3, [r4, #12]
 80091f8:	f043 0308 	orr.w	r3, r3, #8
 80091fc:	81a3      	strh	r3, [r4, #12]
 80091fe:	6923      	ldr	r3, [r4, #16]
 8009200:	b94b      	cbnz	r3, 8009216 <__swsetup_r+0x9a>
 8009202:	89a3      	ldrh	r3, [r4, #12]
 8009204:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8009208:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800920c:	d003      	beq.n	8009216 <__swsetup_r+0x9a>
 800920e:	4621      	mov	r1, r4
 8009210:	4630      	mov	r0, r6
 8009212:	f000 fa07 	bl	8009624 <__smakebuf_r>
 8009216:	89a0      	ldrh	r0, [r4, #12]
 8009218:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800921c:	f010 0301 	ands.w	r3, r0, #1
 8009220:	d00a      	beq.n	8009238 <__swsetup_r+0xbc>
 8009222:	2300      	movs	r3, #0
 8009224:	60a3      	str	r3, [r4, #8]
 8009226:	6963      	ldr	r3, [r4, #20]
 8009228:	425b      	negs	r3, r3
 800922a:	61a3      	str	r3, [r4, #24]
 800922c:	6923      	ldr	r3, [r4, #16]
 800922e:	b943      	cbnz	r3, 8009242 <__swsetup_r+0xc6>
 8009230:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8009234:	d1ba      	bne.n	80091ac <__swsetup_r+0x30>
 8009236:	bd70      	pop	{r4, r5, r6, pc}
 8009238:	0781      	lsls	r1, r0, #30
 800923a:	bf58      	it	pl
 800923c:	6963      	ldrpl	r3, [r4, #20]
 800923e:	60a3      	str	r3, [r4, #8]
 8009240:	e7f4      	b.n	800922c <__swsetup_r+0xb0>
 8009242:	2000      	movs	r0, #0
 8009244:	e7f7      	b.n	8009236 <__swsetup_r+0xba>
 8009246:	bf00      	nop
 8009248:	20000020 	.word	0x20000020
 800924c:	08009c5c 	.word	0x08009c5c
 8009250:	08009c7c 	.word	0x08009c7c
 8009254:	08009c3c 	.word	0x08009c3c

08009258 <abort>:
 8009258:	b508      	push	{r3, lr}
 800925a:	2006      	movs	r0, #6
 800925c:	f000 fa4a 	bl	80096f4 <raise>
 8009260:	2001      	movs	r0, #1
 8009262:	f7f8 fb61 	bl	8001928 <_exit>
	...

08009268 <__sflush_r>:
 8009268:	898a      	ldrh	r2, [r1, #12]
 800926a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800926e:	4605      	mov	r5, r0
 8009270:	0710      	lsls	r0, r2, #28
 8009272:	460c      	mov	r4, r1
 8009274:	d458      	bmi.n	8009328 <__sflush_r+0xc0>
 8009276:	684b      	ldr	r3, [r1, #4]
 8009278:	2b00      	cmp	r3, #0
 800927a:	dc05      	bgt.n	8009288 <__sflush_r+0x20>
 800927c:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800927e:	2b00      	cmp	r3, #0
 8009280:	dc02      	bgt.n	8009288 <__sflush_r+0x20>
 8009282:	2000      	movs	r0, #0
 8009284:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009288:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800928a:	2e00      	cmp	r6, #0
 800928c:	d0f9      	beq.n	8009282 <__sflush_r+0x1a>
 800928e:	2300      	movs	r3, #0
 8009290:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8009294:	682f      	ldr	r7, [r5, #0]
 8009296:	602b      	str	r3, [r5, #0]
 8009298:	d032      	beq.n	8009300 <__sflush_r+0x98>
 800929a:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800929c:	89a3      	ldrh	r3, [r4, #12]
 800929e:	075a      	lsls	r2, r3, #29
 80092a0:	d505      	bpl.n	80092ae <__sflush_r+0x46>
 80092a2:	6863      	ldr	r3, [r4, #4]
 80092a4:	1ac0      	subs	r0, r0, r3
 80092a6:	6b63      	ldr	r3, [r4, #52]	; 0x34
 80092a8:	b10b      	cbz	r3, 80092ae <__sflush_r+0x46>
 80092aa:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80092ac:	1ac0      	subs	r0, r0, r3
 80092ae:	2300      	movs	r3, #0
 80092b0:	4602      	mov	r2, r0
 80092b2:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80092b4:	6a21      	ldr	r1, [r4, #32]
 80092b6:	4628      	mov	r0, r5
 80092b8:	47b0      	blx	r6
 80092ba:	1c43      	adds	r3, r0, #1
 80092bc:	89a3      	ldrh	r3, [r4, #12]
 80092be:	d106      	bne.n	80092ce <__sflush_r+0x66>
 80092c0:	6829      	ldr	r1, [r5, #0]
 80092c2:	291d      	cmp	r1, #29
 80092c4:	d82c      	bhi.n	8009320 <__sflush_r+0xb8>
 80092c6:	4a2a      	ldr	r2, [pc, #168]	; (8009370 <__sflush_r+0x108>)
 80092c8:	40ca      	lsrs	r2, r1
 80092ca:	07d6      	lsls	r6, r2, #31
 80092cc:	d528      	bpl.n	8009320 <__sflush_r+0xb8>
 80092ce:	2200      	movs	r2, #0
 80092d0:	6062      	str	r2, [r4, #4]
 80092d2:	04d9      	lsls	r1, r3, #19
 80092d4:	6922      	ldr	r2, [r4, #16]
 80092d6:	6022      	str	r2, [r4, #0]
 80092d8:	d504      	bpl.n	80092e4 <__sflush_r+0x7c>
 80092da:	1c42      	adds	r2, r0, #1
 80092dc:	d101      	bne.n	80092e2 <__sflush_r+0x7a>
 80092de:	682b      	ldr	r3, [r5, #0]
 80092e0:	b903      	cbnz	r3, 80092e4 <__sflush_r+0x7c>
 80092e2:	6560      	str	r0, [r4, #84]	; 0x54
 80092e4:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80092e6:	602f      	str	r7, [r5, #0]
 80092e8:	2900      	cmp	r1, #0
 80092ea:	d0ca      	beq.n	8009282 <__sflush_r+0x1a>
 80092ec:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80092f0:	4299      	cmp	r1, r3
 80092f2:	d002      	beq.n	80092fa <__sflush_r+0x92>
 80092f4:	4628      	mov	r0, r5
 80092f6:	f7ff fc7f 	bl	8008bf8 <_free_r>
 80092fa:	2000      	movs	r0, #0
 80092fc:	6360      	str	r0, [r4, #52]	; 0x34
 80092fe:	e7c1      	b.n	8009284 <__sflush_r+0x1c>
 8009300:	6a21      	ldr	r1, [r4, #32]
 8009302:	2301      	movs	r3, #1
 8009304:	4628      	mov	r0, r5
 8009306:	47b0      	blx	r6
 8009308:	1c41      	adds	r1, r0, #1
 800930a:	d1c7      	bne.n	800929c <__sflush_r+0x34>
 800930c:	682b      	ldr	r3, [r5, #0]
 800930e:	2b00      	cmp	r3, #0
 8009310:	d0c4      	beq.n	800929c <__sflush_r+0x34>
 8009312:	2b1d      	cmp	r3, #29
 8009314:	d001      	beq.n	800931a <__sflush_r+0xb2>
 8009316:	2b16      	cmp	r3, #22
 8009318:	d101      	bne.n	800931e <__sflush_r+0xb6>
 800931a:	602f      	str	r7, [r5, #0]
 800931c:	e7b1      	b.n	8009282 <__sflush_r+0x1a>
 800931e:	89a3      	ldrh	r3, [r4, #12]
 8009320:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8009324:	81a3      	strh	r3, [r4, #12]
 8009326:	e7ad      	b.n	8009284 <__sflush_r+0x1c>
 8009328:	690f      	ldr	r7, [r1, #16]
 800932a:	2f00      	cmp	r7, #0
 800932c:	d0a9      	beq.n	8009282 <__sflush_r+0x1a>
 800932e:	0793      	lsls	r3, r2, #30
 8009330:	680e      	ldr	r6, [r1, #0]
 8009332:	bf08      	it	eq
 8009334:	694b      	ldreq	r3, [r1, #20]
 8009336:	600f      	str	r7, [r1, #0]
 8009338:	bf18      	it	ne
 800933a:	2300      	movne	r3, #0
 800933c:	eba6 0807 	sub.w	r8, r6, r7
 8009340:	608b      	str	r3, [r1, #8]
 8009342:	f1b8 0f00 	cmp.w	r8, #0
 8009346:	dd9c      	ble.n	8009282 <__sflush_r+0x1a>
 8009348:	6a21      	ldr	r1, [r4, #32]
 800934a:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800934c:	4643      	mov	r3, r8
 800934e:	463a      	mov	r2, r7
 8009350:	4628      	mov	r0, r5
 8009352:	47b0      	blx	r6
 8009354:	2800      	cmp	r0, #0
 8009356:	dc06      	bgt.n	8009366 <__sflush_r+0xfe>
 8009358:	89a3      	ldrh	r3, [r4, #12]
 800935a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800935e:	81a3      	strh	r3, [r4, #12]
 8009360:	f04f 30ff 	mov.w	r0, #4294967295
 8009364:	e78e      	b.n	8009284 <__sflush_r+0x1c>
 8009366:	4407      	add	r7, r0
 8009368:	eba8 0800 	sub.w	r8, r8, r0
 800936c:	e7e9      	b.n	8009342 <__sflush_r+0xda>
 800936e:	bf00      	nop
 8009370:	20400001 	.word	0x20400001

08009374 <_fflush_r>:
 8009374:	b538      	push	{r3, r4, r5, lr}
 8009376:	690b      	ldr	r3, [r1, #16]
 8009378:	4605      	mov	r5, r0
 800937a:	460c      	mov	r4, r1
 800937c:	b913      	cbnz	r3, 8009384 <_fflush_r+0x10>
 800937e:	2500      	movs	r5, #0
 8009380:	4628      	mov	r0, r5
 8009382:	bd38      	pop	{r3, r4, r5, pc}
 8009384:	b118      	cbz	r0, 800938e <_fflush_r+0x1a>
 8009386:	6983      	ldr	r3, [r0, #24]
 8009388:	b90b      	cbnz	r3, 800938e <_fflush_r+0x1a>
 800938a:	f000 f887 	bl	800949c <__sinit>
 800938e:	4b14      	ldr	r3, [pc, #80]	; (80093e0 <_fflush_r+0x6c>)
 8009390:	429c      	cmp	r4, r3
 8009392:	d11b      	bne.n	80093cc <_fflush_r+0x58>
 8009394:	686c      	ldr	r4, [r5, #4]
 8009396:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800939a:	2b00      	cmp	r3, #0
 800939c:	d0ef      	beq.n	800937e <_fflush_r+0xa>
 800939e:	6e62      	ldr	r2, [r4, #100]	; 0x64
 80093a0:	07d0      	lsls	r0, r2, #31
 80093a2:	d404      	bmi.n	80093ae <_fflush_r+0x3a>
 80093a4:	0599      	lsls	r1, r3, #22
 80093a6:	d402      	bmi.n	80093ae <_fflush_r+0x3a>
 80093a8:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80093aa:	f000 f915 	bl	80095d8 <__retarget_lock_acquire_recursive>
 80093ae:	4628      	mov	r0, r5
 80093b0:	4621      	mov	r1, r4
 80093b2:	f7ff ff59 	bl	8009268 <__sflush_r>
 80093b6:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80093b8:	07da      	lsls	r2, r3, #31
 80093ba:	4605      	mov	r5, r0
 80093bc:	d4e0      	bmi.n	8009380 <_fflush_r+0xc>
 80093be:	89a3      	ldrh	r3, [r4, #12]
 80093c0:	059b      	lsls	r3, r3, #22
 80093c2:	d4dd      	bmi.n	8009380 <_fflush_r+0xc>
 80093c4:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80093c6:	f000 f908 	bl	80095da <__retarget_lock_release_recursive>
 80093ca:	e7d9      	b.n	8009380 <_fflush_r+0xc>
 80093cc:	4b05      	ldr	r3, [pc, #20]	; (80093e4 <_fflush_r+0x70>)
 80093ce:	429c      	cmp	r4, r3
 80093d0:	d101      	bne.n	80093d6 <_fflush_r+0x62>
 80093d2:	68ac      	ldr	r4, [r5, #8]
 80093d4:	e7df      	b.n	8009396 <_fflush_r+0x22>
 80093d6:	4b04      	ldr	r3, [pc, #16]	; (80093e8 <_fflush_r+0x74>)
 80093d8:	429c      	cmp	r4, r3
 80093da:	bf08      	it	eq
 80093dc:	68ec      	ldreq	r4, [r5, #12]
 80093de:	e7da      	b.n	8009396 <_fflush_r+0x22>
 80093e0:	08009c5c 	.word	0x08009c5c
 80093e4:	08009c7c 	.word	0x08009c7c
 80093e8:	08009c3c 	.word	0x08009c3c

080093ec <std>:
 80093ec:	2300      	movs	r3, #0
 80093ee:	b510      	push	{r4, lr}
 80093f0:	4604      	mov	r4, r0
 80093f2:	e9c0 3300 	strd	r3, r3, [r0]
 80093f6:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80093fa:	6083      	str	r3, [r0, #8]
 80093fc:	8181      	strh	r1, [r0, #12]
 80093fe:	6643      	str	r3, [r0, #100]	; 0x64
 8009400:	81c2      	strh	r2, [r0, #14]
 8009402:	6183      	str	r3, [r0, #24]
 8009404:	4619      	mov	r1, r3
 8009406:	2208      	movs	r2, #8
 8009408:	305c      	adds	r0, #92	; 0x5c
 800940a:	f7fd fd63 	bl	8006ed4 <memset>
 800940e:	4b05      	ldr	r3, [pc, #20]	; (8009424 <std+0x38>)
 8009410:	6263      	str	r3, [r4, #36]	; 0x24
 8009412:	4b05      	ldr	r3, [pc, #20]	; (8009428 <std+0x3c>)
 8009414:	62a3      	str	r3, [r4, #40]	; 0x28
 8009416:	4b05      	ldr	r3, [pc, #20]	; (800942c <std+0x40>)
 8009418:	62e3      	str	r3, [r4, #44]	; 0x2c
 800941a:	4b05      	ldr	r3, [pc, #20]	; (8009430 <std+0x44>)
 800941c:	6224      	str	r4, [r4, #32]
 800941e:	6323      	str	r3, [r4, #48]	; 0x30
 8009420:	bd10      	pop	{r4, pc}
 8009422:	bf00      	nop
 8009424:	0800972d 	.word	0x0800972d
 8009428:	0800974f 	.word	0x0800974f
 800942c:	08009787 	.word	0x08009787
 8009430:	080097ab 	.word	0x080097ab

08009434 <_cleanup_r>:
 8009434:	4901      	ldr	r1, [pc, #4]	; (800943c <_cleanup_r+0x8>)
 8009436:	f000 b8af 	b.w	8009598 <_fwalk_reent>
 800943a:	bf00      	nop
 800943c:	08009375 	.word	0x08009375

08009440 <__sfmoreglue>:
 8009440:	b570      	push	{r4, r5, r6, lr}
 8009442:	1e4a      	subs	r2, r1, #1
 8009444:	2568      	movs	r5, #104	; 0x68
 8009446:	4355      	muls	r5, r2
 8009448:	460e      	mov	r6, r1
 800944a:	f105 0174 	add.w	r1, r5, #116	; 0x74
 800944e:	f7ff fc23 	bl	8008c98 <_malloc_r>
 8009452:	4604      	mov	r4, r0
 8009454:	b140      	cbz	r0, 8009468 <__sfmoreglue+0x28>
 8009456:	2100      	movs	r1, #0
 8009458:	e9c0 1600 	strd	r1, r6, [r0]
 800945c:	300c      	adds	r0, #12
 800945e:	60a0      	str	r0, [r4, #8]
 8009460:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8009464:	f7fd fd36 	bl	8006ed4 <memset>
 8009468:	4620      	mov	r0, r4
 800946a:	bd70      	pop	{r4, r5, r6, pc}

0800946c <__sfp_lock_acquire>:
 800946c:	4801      	ldr	r0, [pc, #4]	; (8009474 <__sfp_lock_acquire+0x8>)
 800946e:	f000 b8b3 	b.w	80095d8 <__retarget_lock_acquire_recursive>
 8009472:	bf00      	nop
 8009474:	20000878 	.word	0x20000878

08009478 <__sfp_lock_release>:
 8009478:	4801      	ldr	r0, [pc, #4]	; (8009480 <__sfp_lock_release+0x8>)
 800947a:	f000 b8ae 	b.w	80095da <__retarget_lock_release_recursive>
 800947e:	bf00      	nop
 8009480:	20000878 	.word	0x20000878

08009484 <__sinit_lock_acquire>:
 8009484:	4801      	ldr	r0, [pc, #4]	; (800948c <__sinit_lock_acquire+0x8>)
 8009486:	f000 b8a7 	b.w	80095d8 <__retarget_lock_acquire_recursive>
 800948a:	bf00      	nop
 800948c:	20000873 	.word	0x20000873

08009490 <__sinit_lock_release>:
 8009490:	4801      	ldr	r0, [pc, #4]	; (8009498 <__sinit_lock_release+0x8>)
 8009492:	f000 b8a2 	b.w	80095da <__retarget_lock_release_recursive>
 8009496:	bf00      	nop
 8009498:	20000873 	.word	0x20000873

0800949c <__sinit>:
 800949c:	b510      	push	{r4, lr}
 800949e:	4604      	mov	r4, r0
 80094a0:	f7ff fff0 	bl	8009484 <__sinit_lock_acquire>
 80094a4:	69a3      	ldr	r3, [r4, #24]
 80094a6:	b11b      	cbz	r3, 80094b0 <__sinit+0x14>
 80094a8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80094ac:	f7ff bff0 	b.w	8009490 <__sinit_lock_release>
 80094b0:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 80094b4:	6523      	str	r3, [r4, #80]	; 0x50
 80094b6:	4b13      	ldr	r3, [pc, #76]	; (8009504 <__sinit+0x68>)
 80094b8:	4a13      	ldr	r2, [pc, #76]	; (8009508 <__sinit+0x6c>)
 80094ba:	681b      	ldr	r3, [r3, #0]
 80094bc:	62a2      	str	r2, [r4, #40]	; 0x28
 80094be:	42a3      	cmp	r3, r4
 80094c0:	bf04      	itt	eq
 80094c2:	2301      	moveq	r3, #1
 80094c4:	61a3      	streq	r3, [r4, #24]
 80094c6:	4620      	mov	r0, r4
 80094c8:	f000 f820 	bl	800950c <__sfp>
 80094cc:	6060      	str	r0, [r4, #4]
 80094ce:	4620      	mov	r0, r4
 80094d0:	f000 f81c 	bl	800950c <__sfp>
 80094d4:	60a0      	str	r0, [r4, #8]
 80094d6:	4620      	mov	r0, r4
 80094d8:	f000 f818 	bl	800950c <__sfp>
 80094dc:	2200      	movs	r2, #0
 80094de:	60e0      	str	r0, [r4, #12]
 80094e0:	2104      	movs	r1, #4
 80094e2:	6860      	ldr	r0, [r4, #4]
 80094e4:	f7ff ff82 	bl	80093ec <std>
 80094e8:	68a0      	ldr	r0, [r4, #8]
 80094ea:	2201      	movs	r2, #1
 80094ec:	2109      	movs	r1, #9
 80094ee:	f7ff ff7d 	bl	80093ec <std>
 80094f2:	68e0      	ldr	r0, [r4, #12]
 80094f4:	2202      	movs	r2, #2
 80094f6:	2112      	movs	r1, #18
 80094f8:	f7ff ff78 	bl	80093ec <std>
 80094fc:	2301      	movs	r3, #1
 80094fe:	61a3      	str	r3, [r4, #24]
 8009500:	e7d2      	b.n	80094a8 <__sinit+0xc>
 8009502:	bf00      	nop
 8009504:	080098b8 	.word	0x080098b8
 8009508:	08009435 	.word	0x08009435

0800950c <__sfp>:
 800950c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800950e:	4607      	mov	r7, r0
 8009510:	f7ff ffac 	bl	800946c <__sfp_lock_acquire>
 8009514:	4b1e      	ldr	r3, [pc, #120]	; (8009590 <__sfp+0x84>)
 8009516:	681e      	ldr	r6, [r3, #0]
 8009518:	69b3      	ldr	r3, [r6, #24]
 800951a:	b913      	cbnz	r3, 8009522 <__sfp+0x16>
 800951c:	4630      	mov	r0, r6
 800951e:	f7ff ffbd 	bl	800949c <__sinit>
 8009522:	3648      	adds	r6, #72	; 0x48
 8009524:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8009528:	3b01      	subs	r3, #1
 800952a:	d503      	bpl.n	8009534 <__sfp+0x28>
 800952c:	6833      	ldr	r3, [r6, #0]
 800952e:	b30b      	cbz	r3, 8009574 <__sfp+0x68>
 8009530:	6836      	ldr	r6, [r6, #0]
 8009532:	e7f7      	b.n	8009524 <__sfp+0x18>
 8009534:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8009538:	b9d5      	cbnz	r5, 8009570 <__sfp+0x64>
 800953a:	4b16      	ldr	r3, [pc, #88]	; (8009594 <__sfp+0x88>)
 800953c:	60e3      	str	r3, [r4, #12]
 800953e:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8009542:	6665      	str	r5, [r4, #100]	; 0x64
 8009544:	f000 f847 	bl	80095d6 <__retarget_lock_init_recursive>
 8009548:	f7ff ff96 	bl	8009478 <__sfp_lock_release>
 800954c:	e9c4 5501 	strd	r5, r5, [r4, #4]
 8009550:	e9c4 5504 	strd	r5, r5, [r4, #16]
 8009554:	6025      	str	r5, [r4, #0]
 8009556:	61a5      	str	r5, [r4, #24]
 8009558:	2208      	movs	r2, #8
 800955a:	4629      	mov	r1, r5
 800955c:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8009560:	f7fd fcb8 	bl	8006ed4 <memset>
 8009564:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8009568:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 800956c:	4620      	mov	r0, r4
 800956e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8009570:	3468      	adds	r4, #104	; 0x68
 8009572:	e7d9      	b.n	8009528 <__sfp+0x1c>
 8009574:	2104      	movs	r1, #4
 8009576:	4638      	mov	r0, r7
 8009578:	f7ff ff62 	bl	8009440 <__sfmoreglue>
 800957c:	4604      	mov	r4, r0
 800957e:	6030      	str	r0, [r6, #0]
 8009580:	2800      	cmp	r0, #0
 8009582:	d1d5      	bne.n	8009530 <__sfp+0x24>
 8009584:	f7ff ff78 	bl	8009478 <__sfp_lock_release>
 8009588:	230c      	movs	r3, #12
 800958a:	603b      	str	r3, [r7, #0]
 800958c:	e7ee      	b.n	800956c <__sfp+0x60>
 800958e:	bf00      	nop
 8009590:	080098b8 	.word	0x080098b8
 8009594:	ffff0001 	.word	0xffff0001

08009598 <_fwalk_reent>:
 8009598:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800959c:	4606      	mov	r6, r0
 800959e:	4688      	mov	r8, r1
 80095a0:	f100 0448 	add.w	r4, r0, #72	; 0x48
 80095a4:	2700      	movs	r7, #0
 80095a6:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80095aa:	f1b9 0901 	subs.w	r9, r9, #1
 80095ae:	d505      	bpl.n	80095bc <_fwalk_reent+0x24>
 80095b0:	6824      	ldr	r4, [r4, #0]
 80095b2:	2c00      	cmp	r4, #0
 80095b4:	d1f7      	bne.n	80095a6 <_fwalk_reent+0xe>
 80095b6:	4638      	mov	r0, r7
 80095b8:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80095bc:	89ab      	ldrh	r3, [r5, #12]
 80095be:	2b01      	cmp	r3, #1
 80095c0:	d907      	bls.n	80095d2 <_fwalk_reent+0x3a>
 80095c2:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80095c6:	3301      	adds	r3, #1
 80095c8:	d003      	beq.n	80095d2 <_fwalk_reent+0x3a>
 80095ca:	4629      	mov	r1, r5
 80095cc:	4630      	mov	r0, r6
 80095ce:	47c0      	blx	r8
 80095d0:	4307      	orrs	r7, r0
 80095d2:	3568      	adds	r5, #104	; 0x68
 80095d4:	e7e9      	b.n	80095aa <_fwalk_reent+0x12>

080095d6 <__retarget_lock_init_recursive>:
 80095d6:	4770      	bx	lr

080095d8 <__retarget_lock_acquire_recursive>:
 80095d8:	4770      	bx	lr

080095da <__retarget_lock_release_recursive>:
 80095da:	4770      	bx	lr

080095dc <__swhatbuf_r>:
 80095dc:	b570      	push	{r4, r5, r6, lr}
 80095de:	460e      	mov	r6, r1
 80095e0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80095e4:	2900      	cmp	r1, #0
 80095e6:	b096      	sub	sp, #88	; 0x58
 80095e8:	4614      	mov	r4, r2
 80095ea:	461d      	mov	r5, r3
 80095ec:	da07      	bge.n	80095fe <__swhatbuf_r+0x22>
 80095ee:	2300      	movs	r3, #0
 80095f0:	602b      	str	r3, [r5, #0]
 80095f2:	89b3      	ldrh	r3, [r6, #12]
 80095f4:	061a      	lsls	r2, r3, #24
 80095f6:	d410      	bmi.n	800961a <__swhatbuf_r+0x3e>
 80095f8:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80095fc:	e00e      	b.n	800961c <__swhatbuf_r+0x40>
 80095fe:	466a      	mov	r2, sp
 8009600:	f000 f8fa 	bl	80097f8 <_fstat_r>
 8009604:	2800      	cmp	r0, #0
 8009606:	dbf2      	blt.n	80095ee <__swhatbuf_r+0x12>
 8009608:	9a01      	ldr	r2, [sp, #4]
 800960a:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 800960e:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8009612:	425a      	negs	r2, r3
 8009614:	415a      	adcs	r2, r3
 8009616:	602a      	str	r2, [r5, #0]
 8009618:	e7ee      	b.n	80095f8 <__swhatbuf_r+0x1c>
 800961a:	2340      	movs	r3, #64	; 0x40
 800961c:	2000      	movs	r0, #0
 800961e:	6023      	str	r3, [r4, #0]
 8009620:	b016      	add	sp, #88	; 0x58
 8009622:	bd70      	pop	{r4, r5, r6, pc}

08009624 <__smakebuf_r>:
 8009624:	898b      	ldrh	r3, [r1, #12]
 8009626:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8009628:	079d      	lsls	r5, r3, #30
 800962a:	4606      	mov	r6, r0
 800962c:	460c      	mov	r4, r1
 800962e:	d507      	bpl.n	8009640 <__smakebuf_r+0x1c>
 8009630:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8009634:	6023      	str	r3, [r4, #0]
 8009636:	6123      	str	r3, [r4, #16]
 8009638:	2301      	movs	r3, #1
 800963a:	6163      	str	r3, [r4, #20]
 800963c:	b002      	add	sp, #8
 800963e:	bd70      	pop	{r4, r5, r6, pc}
 8009640:	ab01      	add	r3, sp, #4
 8009642:	466a      	mov	r2, sp
 8009644:	f7ff ffca 	bl	80095dc <__swhatbuf_r>
 8009648:	9900      	ldr	r1, [sp, #0]
 800964a:	4605      	mov	r5, r0
 800964c:	4630      	mov	r0, r6
 800964e:	f7ff fb23 	bl	8008c98 <_malloc_r>
 8009652:	b948      	cbnz	r0, 8009668 <__smakebuf_r+0x44>
 8009654:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009658:	059a      	lsls	r2, r3, #22
 800965a:	d4ef      	bmi.n	800963c <__smakebuf_r+0x18>
 800965c:	f023 0303 	bic.w	r3, r3, #3
 8009660:	f043 0302 	orr.w	r3, r3, #2
 8009664:	81a3      	strh	r3, [r4, #12]
 8009666:	e7e3      	b.n	8009630 <__smakebuf_r+0xc>
 8009668:	4b0d      	ldr	r3, [pc, #52]	; (80096a0 <__smakebuf_r+0x7c>)
 800966a:	62b3      	str	r3, [r6, #40]	; 0x28
 800966c:	89a3      	ldrh	r3, [r4, #12]
 800966e:	6020      	str	r0, [r4, #0]
 8009670:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8009674:	81a3      	strh	r3, [r4, #12]
 8009676:	9b00      	ldr	r3, [sp, #0]
 8009678:	6163      	str	r3, [r4, #20]
 800967a:	9b01      	ldr	r3, [sp, #4]
 800967c:	6120      	str	r0, [r4, #16]
 800967e:	b15b      	cbz	r3, 8009698 <__smakebuf_r+0x74>
 8009680:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8009684:	4630      	mov	r0, r6
 8009686:	f000 f8c9 	bl	800981c <_isatty_r>
 800968a:	b128      	cbz	r0, 8009698 <__smakebuf_r+0x74>
 800968c:	89a3      	ldrh	r3, [r4, #12]
 800968e:	f023 0303 	bic.w	r3, r3, #3
 8009692:	f043 0301 	orr.w	r3, r3, #1
 8009696:	81a3      	strh	r3, [r4, #12]
 8009698:	89a0      	ldrh	r0, [r4, #12]
 800969a:	4305      	orrs	r5, r0
 800969c:	81a5      	strh	r5, [r4, #12]
 800969e:	e7cd      	b.n	800963c <__smakebuf_r+0x18>
 80096a0:	08009435 	.word	0x08009435

080096a4 <_raise_r>:
 80096a4:	291f      	cmp	r1, #31
 80096a6:	b538      	push	{r3, r4, r5, lr}
 80096a8:	4604      	mov	r4, r0
 80096aa:	460d      	mov	r5, r1
 80096ac:	d904      	bls.n	80096b8 <_raise_r+0x14>
 80096ae:	2316      	movs	r3, #22
 80096b0:	6003      	str	r3, [r0, #0]
 80096b2:	f04f 30ff 	mov.w	r0, #4294967295
 80096b6:	bd38      	pop	{r3, r4, r5, pc}
 80096b8:	6c42      	ldr	r2, [r0, #68]	; 0x44
 80096ba:	b112      	cbz	r2, 80096c2 <_raise_r+0x1e>
 80096bc:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 80096c0:	b94b      	cbnz	r3, 80096d6 <_raise_r+0x32>
 80096c2:	4620      	mov	r0, r4
 80096c4:	f000 f830 	bl	8009728 <_getpid_r>
 80096c8:	462a      	mov	r2, r5
 80096ca:	4601      	mov	r1, r0
 80096cc:	4620      	mov	r0, r4
 80096ce:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80096d2:	f000 b817 	b.w	8009704 <_kill_r>
 80096d6:	2b01      	cmp	r3, #1
 80096d8:	d00a      	beq.n	80096f0 <_raise_r+0x4c>
 80096da:	1c59      	adds	r1, r3, #1
 80096dc:	d103      	bne.n	80096e6 <_raise_r+0x42>
 80096de:	2316      	movs	r3, #22
 80096e0:	6003      	str	r3, [r0, #0]
 80096e2:	2001      	movs	r0, #1
 80096e4:	e7e7      	b.n	80096b6 <_raise_r+0x12>
 80096e6:	2400      	movs	r4, #0
 80096e8:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 80096ec:	4628      	mov	r0, r5
 80096ee:	4798      	blx	r3
 80096f0:	2000      	movs	r0, #0
 80096f2:	e7e0      	b.n	80096b6 <_raise_r+0x12>

080096f4 <raise>:
 80096f4:	4b02      	ldr	r3, [pc, #8]	; (8009700 <raise+0xc>)
 80096f6:	4601      	mov	r1, r0
 80096f8:	6818      	ldr	r0, [r3, #0]
 80096fa:	f7ff bfd3 	b.w	80096a4 <_raise_r>
 80096fe:	bf00      	nop
 8009700:	20000020 	.word	0x20000020

08009704 <_kill_r>:
 8009704:	b538      	push	{r3, r4, r5, lr}
 8009706:	4d07      	ldr	r5, [pc, #28]	; (8009724 <_kill_r+0x20>)
 8009708:	2300      	movs	r3, #0
 800970a:	4604      	mov	r4, r0
 800970c:	4608      	mov	r0, r1
 800970e:	4611      	mov	r1, r2
 8009710:	602b      	str	r3, [r5, #0]
 8009712:	f7f8 f8f9 	bl	8001908 <_kill>
 8009716:	1c43      	adds	r3, r0, #1
 8009718:	d102      	bne.n	8009720 <_kill_r+0x1c>
 800971a:	682b      	ldr	r3, [r5, #0]
 800971c:	b103      	cbz	r3, 8009720 <_kill_r+0x1c>
 800971e:	6023      	str	r3, [r4, #0]
 8009720:	bd38      	pop	{r3, r4, r5, pc}
 8009722:	bf00      	nop
 8009724:	2000086c 	.word	0x2000086c

08009728 <_getpid_r>:
 8009728:	f7f8 b8e6 	b.w	80018f8 <_getpid>

0800972c <__sread>:
 800972c:	b510      	push	{r4, lr}
 800972e:	460c      	mov	r4, r1
 8009730:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009734:	f000 f894 	bl	8009860 <_read_r>
 8009738:	2800      	cmp	r0, #0
 800973a:	bfab      	itete	ge
 800973c:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800973e:	89a3      	ldrhlt	r3, [r4, #12]
 8009740:	181b      	addge	r3, r3, r0
 8009742:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8009746:	bfac      	ite	ge
 8009748:	6563      	strge	r3, [r4, #84]	; 0x54
 800974a:	81a3      	strhlt	r3, [r4, #12]
 800974c:	bd10      	pop	{r4, pc}

0800974e <__swrite>:
 800974e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009752:	461f      	mov	r7, r3
 8009754:	898b      	ldrh	r3, [r1, #12]
 8009756:	05db      	lsls	r3, r3, #23
 8009758:	4605      	mov	r5, r0
 800975a:	460c      	mov	r4, r1
 800975c:	4616      	mov	r6, r2
 800975e:	d505      	bpl.n	800976c <__swrite+0x1e>
 8009760:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009764:	2302      	movs	r3, #2
 8009766:	2200      	movs	r2, #0
 8009768:	f000 f868 	bl	800983c <_lseek_r>
 800976c:	89a3      	ldrh	r3, [r4, #12]
 800976e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8009772:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8009776:	81a3      	strh	r3, [r4, #12]
 8009778:	4632      	mov	r2, r6
 800977a:	463b      	mov	r3, r7
 800977c:	4628      	mov	r0, r5
 800977e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8009782:	f000 b817 	b.w	80097b4 <_write_r>

08009786 <__sseek>:
 8009786:	b510      	push	{r4, lr}
 8009788:	460c      	mov	r4, r1
 800978a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800978e:	f000 f855 	bl	800983c <_lseek_r>
 8009792:	1c43      	adds	r3, r0, #1
 8009794:	89a3      	ldrh	r3, [r4, #12]
 8009796:	bf15      	itete	ne
 8009798:	6560      	strne	r0, [r4, #84]	; 0x54
 800979a:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800979e:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 80097a2:	81a3      	strheq	r3, [r4, #12]
 80097a4:	bf18      	it	ne
 80097a6:	81a3      	strhne	r3, [r4, #12]
 80097a8:	bd10      	pop	{r4, pc}

080097aa <__sclose>:
 80097aa:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80097ae:	f000 b813 	b.w	80097d8 <_close_r>
	...

080097b4 <_write_r>:
 80097b4:	b538      	push	{r3, r4, r5, lr}
 80097b6:	4d07      	ldr	r5, [pc, #28]	; (80097d4 <_write_r+0x20>)
 80097b8:	4604      	mov	r4, r0
 80097ba:	4608      	mov	r0, r1
 80097bc:	4611      	mov	r1, r2
 80097be:	2200      	movs	r2, #0
 80097c0:	602a      	str	r2, [r5, #0]
 80097c2:	461a      	mov	r2, r3
 80097c4:	f7f7 fc87 	bl	80010d6 <_write>
 80097c8:	1c43      	adds	r3, r0, #1
 80097ca:	d102      	bne.n	80097d2 <_write_r+0x1e>
 80097cc:	682b      	ldr	r3, [r5, #0]
 80097ce:	b103      	cbz	r3, 80097d2 <_write_r+0x1e>
 80097d0:	6023      	str	r3, [r4, #0]
 80097d2:	bd38      	pop	{r3, r4, r5, pc}
 80097d4:	2000086c 	.word	0x2000086c

080097d8 <_close_r>:
 80097d8:	b538      	push	{r3, r4, r5, lr}
 80097da:	4d06      	ldr	r5, [pc, #24]	; (80097f4 <_close_r+0x1c>)
 80097dc:	2300      	movs	r3, #0
 80097de:	4604      	mov	r4, r0
 80097e0:	4608      	mov	r0, r1
 80097e2:	602b      	str	r3, [r5, #0]
 80097e4:	f7f8 f8c7 	bl	8001976 <_close>
 80097e8:	1c43      	adds	r3, r0, #1
 80097ea:	d102      	bne.n	80097f2 <_close_r+0x1a>
 80097ec:	682b      	ldr	r3, [r5, #0]
 80097ee:	b103      	cbz	r3, 80097f2 <_close_r+0x1a>
 80097f0:	6023      	str	r3, [r4, #0]
 80097f2:	bd38      	pop	{r3, r4, r5, pc}
 80097f4:	2000086c 	.word	0x2000086c

080097f8 <_fstat_r>:
 80097f8:	b538      	push	{r3, r4, r5, lr}
 80097fa:	4d07      	ldr	r5, [pc, #28]	; (8009818 <_fstat_r+0x20>)
 80097fc:	2300      	movs	r3, #0
 80097fe:	4604      	mov	r4, r0
 8009800:	4608      	mov	r0, r1
 8009802:	4611      	mov	r1, r2
 8009804:	602b      	str	r3, [r5, #0]
 8009806:	f7f8 f8c2 	bl	800198e <_fstat>
 800980a:	1c43      	adds	r3, r0, #1
 800980c:	d102      	bne.n	8009814 <_fstat_r+0x1c>
 800980e:	682b      	ldr	r3, [r5, #0]
 8009810:	b103      	cbz	r3, 8009814 <_fstat_r+0x1c>
 8009812:	6023      	str	r3, [r4, #0]
 8009814:	bd38      	pop	{r3, r4, r5, pc}
 8009816:	bf00      	nop
 8009818:	2000086c 	.word	0x2000086c

0800981c <_isatty_r>:
 800981c:	b538      	push	{r3, r4, r5, lr}
 800981e:	4d06      	ldr	r5, [pc, #24]	; (8009838 <_isatty_r+0x1c>)
 8009820:	2300      	movs	r3, #0
 8009822:	4604      	mov	r4, r0
 8009824:	4608      	mov	r0, r1
 8009826:	602b      	str	r3, [r5, #0]
 8009828:	f7f8 f8c1 	bl	80019ae <_isatty>
 800982c:	1c43      	adds	r3, r0, #1
 800982e:	d102      	bne.n	8009836 <_isatty_r+0x1a>
 8009830:	682b      	ldr	r3, [r5, #0]
 8009832:	b103      	cbz	r3, 8009836 <_isatty_r+0x1a>
 8009834:	6023      	str	r3, [r4, #0]
 8009836:	bd38      	pop	{r3, r4, r5, pc}
 8009838:	2000086c 	.word	0x2000086c

0800983c <_lseek_r>:
 800983c:	b538      	push	{r3, r4, r5, lr}
 800983e:	4d07      	ldr	r5, [pc, #28]	; (800985c <_lseek_r+0x20>)
 8009840:	4604      	mov	r4, r0
 8009842:	4608      	mov	r0, r1
 8009844:	4611      	mov	r1, r2
 8009846:	2200      	movs	r2, #0
 8009848:	602a      	str	r2, [r5, #0]
 800984a:	461a      	mov	r2, r3
 800984c:	f7f8 f8ba 	bl	80019c4 <_lseek>
 8009850:	1c43      	adds	r3, r0, #1
 8009852:	d102      	bne.n	800985a <_lseek_r+0x1e>
 8009854:	682b      	ldr	r3, [r5, #0]
 8009856:	b103      	cbz	r3, 800985a <_lseek_r+0x1e>
 8009858:	6023      	str	r3, [r4, #0]
 800985a:	bd38      	pop	{r3, r4, r5, pc}
 800985c:	2000086c 	.word	0x2000086c

08009860 <_read_r>:
 8009860:	b538      	push	{r3, r4, r5, lr}
 8009862:	4d07      	ldr	r5, [pc, #28]	; (8009880 <_read_r+0x20>)
 8009864:	4604      	mov	r4, r0
 8009866:	4608      	mov	r0, r1
 8009868:	4611      	mov	r1, r2
 800986a:	2200      	movs	r2, #0
 800986c:	602a      	str	r2, [r5, #0]
 800986e:	461a      	mov	r2, r3
 8009870:	f7f8 f864 	bl	800193c <_read>
 8009874:	1c43      	adds	r3, r0, #1
 8009876:	d102      	bne.n	800987e <_read_r+0x1e>
 8009878:	682b      	ldr	r3, [r5, #0]
 800987a:	b103      	cbz	r3, 800987e <_read_r+0x1e>
 800987c:	6023      	str	r3, [r4, #0]
 800987e:	bd38      	pop	{r3, r4, r5, pc}
 8009880:	2000086c 	.word	0x2000086c

08009884 <_init>:
 8009884:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009886:	bf00      	nop
 8009888:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800988a:	bc08      	pop	{r3}
 800988c:	469e      	mov	lr, r3
 800988e:	4770      	bx	lr

08009890 <_fini>:
 8009890:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009892:	bf00      	nop
 8009894:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009896:	bc08      	pop	{r3}
 8009898:	469e      	mov	lr, r3
 800989a:	4770      	bx	lr
