#-----------------------------------------------------------
# Vivado v2016.1 (64-bit)
# SW Build 1538259 on Fri Apr  8 15:45:23 MDT 2016
# IP Build 1537824 on Fri Apr  8 04:28:57 MDT 2016
# Start of session at: Thu Sep  1 20:29:53 2016
# Process ID: 29961
# Current directory: /home/sabertazimi/gitrepo/dld/starter/starter.runs/synth_1
# Command line: vivado -log clock.vds -mode batch -messageDb vivado.pb -notrace -source clock.tcl
# Log file: /home/sabertazimi/gitrepo/dld/starter/starter.runs/synth_1/clock.vds
# Journal file: /home/sabertazimi/gitrepo/dld/starter/starter.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source clock.tcl -notrace
Command: synth_design -top clock -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 30188 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1050.496 ; gain = 154.078 ; free physical = 2350 ; free virtual = 11546
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'clock' [/home/sabertazimi/gitrepo/dld/starter/starter.srcs/sources_1/new/clock.v:23]
	Parameter WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'range_divider' [/home/sabertazimi/gitrepo/dld/starter/starter.srcs/sources_1/new/range_divider.v:23]
	Parameter WIDTH bound to: 32 - type: integer 
	Parameter RANGE bound to: 27'b101111101011110000100000000 
INFO: [Synth 8-256] done synthesizing module 'range_divider' (1#1) [/home/sabertazimi/gitrepo/dld/starter/starter.srcs/sources_1/new/range_divider.v:23]
INFO: [Synth 8-638] synthesizing module 'tick_divider' [/home/sabertazimi/gitrepo/dld/starter/starter.srcs/sources_1/new/tick_divider.v:23]
	Parameter WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'tick_divider' (2#1) [/home/sabertazimi/gitrepo/dld/starter/starter.srcs/sources_1/new/tick_divider.v:23]
INFO: [Synth 8-638] synthesizing module 'timer' [/home/sabertazimi/gitrepo/dld/starter/starter.srcs/sources_1/new/timer.v:32]
	Parameter WIDTH bound to: 32 - type: integer 
	Parameter RANGE bound to: 60 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/home/sabertazimi/gitrepo/dld/starter/starter.srcs/sources_1/new/timer.v:57]
INFO: [Synth 8-256] done synthesizing module 'timer' (3#1) [/home/sabertazimi/gitrepo/dld/starter/starter.srcs/sources_1/new/timer.v:32]
INFO: [Synth 8-638] synthesizing module 'timer__parameterized0' [/home/sabertazimi/gitrepo/dld/starter/starter.srcs/sources_1/new/timer.v:32]
	Parameter WIDTH bound to: 32 - type: integer 
	Parameter RANGE bound to: 24 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/home/sabertazimi/gitrepo/dld/starter/starter.srcs/sources_1/new/timer.v:57]
INFO: [Synth 8-256] done synthesizing module 'timer__parameterized0' (3#1) [/home/sabertazimi/gitrepo/dld/starter/starter.srcs/sources_1/new/timer.v:32]
INFO: [Synth 8-638] synthesizing module 'ring' [/home/sabertazimi/gitrepo/dld/starter/starter.srcs/sources_1/new/ring.v:27]
	Parameter LEN bound to: 5 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'ring' (4#1) [/home/sabertazimi/gitrepo/dld/starter/starter.srcs/sources_1/new/ring.v:27]
INFO: [Synth 8-638] synthesizing module 'time_displayer' [/home/sabertazimi/gitrepo/dld/starter/starter.srcs/sources_1/new/time_displayer.v:22]
	Parameter WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'time_to_segment' [/home/sabertazimi/gitrepo/dld/starter/starter.srcs/sources_1/new/time_to_segment.v:23]
	Parameter WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'integer_to_bcd' [/home/sabertazimi/gitrepo/dld/starter/starter.srcs/sources_1/new/integer_to_bcd.v:23]
INFO: [Synth 8-256] done synthesizing module 'integer_to_bcd' (5#1) [/home/sabertazimi/gitrepo/dld/starter/starter.srcs/sources_1/new/integer_to_bcd.v:23]
INFO: [Synth 8-638] synthesizing module 'bcd_to_segment' [/home/sabertazimi/gitrepo/dld/starter/starter.srcs/sources_1/new/bcd_to_segment.v:23]
INFO: [Synth 8-256] done synthesizing module 'bcd_to_segment' (6#1) [/home/sabertazimi/gitrepo/dld/starter/starter.srcs/sources_1/new/bcd_to_segment.v:23]
INFO: [Synth 8-256] done synthesizing module 'time_to_segment' (7#1) [/home/sabertazimi/gitrepo/dld/starter/starter.srcs/sources_1/new/time_to_segment.v:23]
INFO: [Synth 8-226] default block is never used [/home/sabertazimi/gitrepo/dld/starter/starter.srcs/sources_1/new/time_displayer.v:62]
WARNING: [Synth 8-567] referenced signal 'sec_seg' should be on the sensitivity list [/home/sabertazimi/gitrepo/dld/starter/starter.srcs/sources_1/new/time_displayer.v:61]
WARNING: [Synth 8-567] referenced signal 'min_seg' should be on the sensitivity list [/home/sabertazimi/gitrepo/dld/starter/starter.srcs/sources_1/new/time_displayer.v:61]
WARNING: [Synth 8-567] referenced signal 'hour_seg' should be on the sensitivity list [/home/sabertazimi/gitrepo/dld/starter/starter.srcs/sources_1/new/time_displayer.v:61]
INFO: [Synth 8-256] done synthesizing module 'time_displayer' (8#1) [/home/sabertazimi/gitrepo/dld/starter/starter.srcs/sources_1/new/time_displayer.v:22]
INFO: [Synth 8-256] done synthesizing module 'clock' (9#1) [/home/sabertazimi/gitrepo/dld/starter/starter.srcs/sources_1/new/clock.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1090.934 ; gain = 194.516 ; free physical = 2308 ; free virtual = 11504
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1090.934 ; gain = 194.516 ; free physical = 2308 ; free virtual = 11504
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/sabertazimi/gitrepo/dld/starter/starter.srcs/constrs_1/new/clock.xdc]
WARNING: [Vivado 12-507] No nets matched 'power_IBUF'. [/home/sabertazimi/gitrepo/dld/starter/starter.srcs/constrs_1/new/clock.xdc:8]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/sabertazimi/gitrepo/dld/starter/starter.srcs/constrs_1/new/clock.xdc:8]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'switch_en_IBUF'. [/home/sabertazimi/gitrepo/dld/starter/starter.srcs/constrs_1/new/clock.xdc:12]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/sabertazimi/gitrepo/dld/starter/starter.srcs/constrs_1/new/clock.xdc:12]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'sig_up_sec_IBUF'. [/home/sabertazimi/gitrepo/dld/starter/starter.srcs/constrs_1/new/clock.xdc:16]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/sabertazimi/gitrepo/dld/starter/starter.srcs/constrs_1/new/clock.xdc:16]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'sig_up_min_IBUF'. [/home/sabertazimi/gitrepo/dld/starter/starter.srcs/constrs_1/new/clock.xdc:20]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/sabertazimi/gitrepo/dld/starter/starter.srcs/constrs_1/new/clock.xdc:20]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'sig_up_hour_IBUF'. [/home/sabertazimi/gitrepo/dld/starter/starter.srcs/constrs_1/new/clock.xdc:24]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/sabertazimi/gitrepo/dld/starter/starter.srcs/constrs_1/new/clock.xdc:24]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'sig_reset_IBUF'. [/home/sabertazimi/gitrepo/dld/starter/starter.srcs/constrs_1/new/clock.xdc:28]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/sabertazimi/gitrepo/dld/starter/starter.srcs/constrs_1/new/clock.xdc:28]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [/home/sabertazimi/gitrepo/dld/starter/starter.srcs/constrs_1/new/clock.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/sabertazimi/gitrepo/dld/starter/starter.srcs/constrs_1/new/clock.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/clock_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/clock_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1425.418 ; gain = 0.000 ; free physical = 2141 ; free virtual = 11334
