{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1557825245268 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Design Assistant Quartus II 64-Bit " "Running Quartus II 64-Bit Design Assistant" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.4 Build 182 03/12/2014 SJ Web Edition " "Version 13.1.4 Build 182 03/12/2014 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1557825245268 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 14 11:14:05 2019 " "Processing started: Tue May 14 11:14:05 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1557825245268 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Assistant" 0 -1 1557825245268 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_drc --read_settings_files=off --write_settings_files=off cpu_core -c cpu_core " "Command: quartus_drc --read_settings_files=off --write_settings_files=off cpu_core -c cpu_core" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Assistant" 0 -1 1557825245268 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "cpu_core.sdc " "Synopsys Design Constraints File file not found: 'cpu_core.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Design Assistant" 0 -1 1557825245587 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Design Assistant" 0 -1 1557825245588 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Design Assistant" 0 -1 1557825245595 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Design Assistant" 0 -1 1557825245596 ""}
{ "Critical Warning" "WDRC_NO_SYNZER_IN_ASYNC_CLK_DOMAIN" "Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains 2 40 " "(High) Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains. (Value defined:2). Found 40 asynchronous clock domain interface structure(s) related to this rule." { { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " instruction_decoder:INST_instruction_decoder\|o_OPCODE\[3\] " "Node  \"instruction_decoder:INST_instruction_decoder\|o_OPCODE\[3\]\"" {  } { { "../../src/instruction_decoder.vhd" "" { Text "C:/Users/holge/OneDrive/AAU - Elektronik og IT/4. semester/P4/ifttt-cpu/src/instruction_decoder.vhd" 39 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/holge/OneDrive/AAU - Elektronik og IT/4. semester/P4/ifttt-cpu/quartus/cpu_core/" { { 0 { 0 ""} 0 390 9662 10382 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1557825245666 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " instruction_decoder:INST_instruction_decoder\|o_Address_PROG\[7\] " "Node  \"instruction_decoder:INST_instruction_decoder\|o_Address_PROG\[7\]\"" {  } { { "../../src/instruction_decoder.vhd" "" { Text "C:/Users/holge/OneDrive/AAU - Elektronik og IT/4. semester/P4/ifttt-cpu/src/instruction_decoder.vhd" 39 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/holge/OneDrive/AAU - Elektronik og IT/4. semester/P4/ifttt-cpu/quartus/cpu_core/" { { 0 { 0 ""} 0 379 9662 10382 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1557825245666 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " instruction_decoder:INST_instruction_decoder\|o_Address_PROG\[6\] " "Node  \"instruction_decoder:INST_instruction_decoder\|o_Address_PROG\[6\]\"" {  } { { "../../src/instruction_decoder.vhd" "" { Text "C:/Users/holge/OneDrive/AAU - Elektronik og IT/4. semester/P4/ifttt-cpu/src/instruction_decoder.vhd" 39 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/holge/OneDrive/AAU - Elektronik og IT/4. semester/P4/ifttt-cpu/quartus/cpu_core/" { { 0 { 0 ""} 0 378 9662 10382 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1557825245666 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " instruction_decoder:INST_instruction_decoder\|o_Address_PROG\[5\] " "Node  \"instruction_decoder:INST_instruction_decoder\|o_Address_PROG\[5\]\"" {  } { { "../../src/instruction_decoder.vhd" "" { Text "C:/Users/holge/OneDrive/AAU - Elektronik og IT/4. semester/P4/ifttt-cpu/src/instruction_decoder.vhd" 39 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/holge/OneDrive/AAU - Elektronik og IT/4. semester/P4/ifttt-cpu/quartus/cpu_core/" { { 0 { 0 ""} 0 377 9662 10382 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1557825245666 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " instruction_decoder:INST_instruction_decoder\|o_Address_PROG\[4\] " "Node  \"instruction_decoder:INST_instruction_decoder\|o_Address_PROG\[4\]\"" {  } { { "../../src/instruction_decoder.vhd" "" { Text "C:/Users/holge/OneDrive/AAU - Elektronik og IT/4. semester/P4/ifttt-cpu/src/instruction_decoder.vhd" 39 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/holge/OneDrive/AAU - Elektronik og IT/4. semester/P4/ifttt-cpu/quartus/cpu_core/" { { 0 { 0 ""} 0 376 9662 10382 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1557825245666 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " instruction_decoder:INST_instruction_decoder\|o_Address_PROG\[3\] " "Node  \"instruction_decoder:INST_instruction_decoder\|o_Address_PROG\[3\]\"" {  } { { "../../src/instruction_decoder.vhd" "" { Text "C:/Users/holge/OneDrive/AAU - Elektronik og IT/4. semester/P4/ifttt-cpu/src/instruction_decoder.vhd" 39 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/holge/OneDrive/AAU - Elektronik og IT/4. semester/P4/ifttt-cpu/quartus/cpu_core/" { { 0 { 0 ""} 0 375 9662 10382 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1557825245666 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " instruction_decoder:INST_instruction_decoder\|o_Address_PROG\[8\] " "Node  \"instruction_decoder:INST_instruction_decoder\|o_Address_PROG\[8\]\"" {  } { { "../../src/instruction_decoder.vhd" "" { Text "C:/Users/holge/OneDrive/AAU - Elektronik og IT/4. semester/P4/ifttt-cpu/src/instruction_decoder.vhd" 39 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/holge/OneDrive/AAU - Elektronik og IT/4. semester/P4/ifttt-cpu/quartus/cpu_core/" { { 0 { 0 ""} 0 380 9662 10382 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1557825245666 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " ALU:INST_ALU\|r_ALU_zero_flag " "Node  \"ALU:INST_ALU\|r_ALU_zero_flag\"" {  } { { "../../src/ALU.vhd" "" { Text "C:/Users/holge/OneDrive/AAU - Elektronik og IT/4. semester/P4/ifttt-cpu/src/ALU.vhd" 139 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/holge/OneDrive/AAU - Elektronik og IT/4. semester/P4/ifttt-cpu/quartus/cpu_core/" { { 0 { 0 ""} 0 283 9662 10382 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1557825245666 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " ALU:INST_ALU\|r_ALU_Result\[2\] " "Node  \"ALU:INST_ALU\|r_ALU_Result\[2\]\"" {  } { { "../../src/ALU.vhd" "" { Text "C:/Users/holge/OneDrive/AAU - Elektronik og IT/4. semester/P4/ifttt-cpu/src/ALU.vhd" 51 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/holge/OneDrive/AAU - Elektronik og IT/4. semester/P4/ifttt-cpu/quartus/cpu_core/" { { 0 { 0 ""} 0 252 9662 10382 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1557825245666 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " instruction_decoder:INST_instruction_decoder\|o_OPCODE\[0\] " "Node  \"instruction_decoder:INST_instruction_decoder\|o_OPCODE\[0\]\"" {  } { { "../../src/instruction_decoder.vhd" "" { Text "C:/Users/holge/OneDrive/AAU - Elektronik og IT/4. semester/P4/ifttt-cpu/src/instruction_decoder.vhd" 39 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/holge/OneDrive/AAU - Elektronik og IT/4. semester/P4/ifttt-cpu/quartus/cpu_core/" { { 0 { 0 ""} 0 387 9662 10382 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1557825245666 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " register32x8:INST_GPR\|o_GPR_ALU_data_A\[0\] " "Node  \"register32x8:INST_GPR\|o_GPR_ALU_data_A\[0\]\"" {  } { { "../../src/Register32x8.vhd" "" { Text "C:/Users/holge/OneDrive/AAU - Elektronik og IT/4. semester/P4/ifttt-cpu/src/Register32x8.vhd" 35 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/holge/OneDrive/AAU - Elektronik og IT/4. semester/P4/ifttt-cpu/quartus/cpu_core/" { { 0 { 0 ""} 0 303 9662 10382 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1557825245666 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " ALU:INST_ALU\|r_ALU_Result\[7\] " "Node  \"ALU:INST_ALU\|r_ALU_Result\[7\]\"" {  } { { "../../src/ALU.vhd" "" { Text "C:/Users/holge/OneDrive/AAU - Elektronik og IT/4. semester/P4/ifttt-cpu/src/ALU.vhd" 51 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/holge/OneDrive/AAU - Elektronik og IT/4. semester/P4/ifttt-cpu/quartus/cpu_core/" { { 0 { 0 ""} 0 257 9662 10382 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1557825245666 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " instruction_decoder:INST_instruction_decoder\|o_IMM_enable " "Node  \"instruction_decoder:INST_instruction_decoder\|o_IMM_enable\"" {  } { { "../../src/instruction_decoder.vhd" "" { Text "C:/Users/holge/OneDrive/AAU - Elektronik og IT/4. semester/P4/ifttt-cpu/src/instruction_decoder.vhd" 25 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/holge/OneDrive/AAU - Elektronik og IT/4. semester/P4/ifttt-cpu/quartus/cpu_core/" { { 0 { 0 ""} 0 419 9662 10382 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1557825245666 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " ALU:INST_ALU\|r_ALU_Result\[0\] " "Node  \"ALU:INST_ALU\|r_ALU_Result\[0\]\"" {  } { { "../../src/ALU.vhd" "" { Text "C:/Users/holge/OneDrive/AAU - Elektronik og IT/4. semester/P4/ifttt-cpu/src/ALU.vhd" 51 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/holge/OneDrive/AAU - Elektronik og IT/4. semester/P4/ifttt-cpu/quartus/cpu_core/" { { 0 { 0 ""} 0 249 9662 10382 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1557825245666 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " ALU:INST_ALU\|r_ALU_carry_flag " "Node  \"ALU:INST_ALU\|r_ALU_carry_flag\"" {  } { { "../../src/ALU.vhd" "" { Text "C:/Users/holge/OneDrive/AAU - Elektronik og IT/4. semester/P4/ifttt-cpu/src/ALU.vhd" 139 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/holge/OneDrive/AAU - Elektronik og IT/4. semester/P4/ifttt-cpu/quartus/cpu_core/" { { 0 { 0 ""} 0 276 9662 10382 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1557825245666 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " instruction_decoder:INST_instruction_decoder\|o_OPCODE\[1\] " "Node  \"instruction_decoder:INST_instruction_decoder\|o_OPCODE\[1\]\"" {  } { { "../../src/instruction_decoder.vhd" "" { Text "C:/Users/holge/OneDrive/AAU - Elektronik og IT/4. semester/P4/ifttt-cpu/src/instruction_decoder.vhd" 39 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/holge/OneDrive/AAU - Elektronik og IT/4. semester/P4/ifttt-cpu/quartus/cpu_core/" { { 0 { 0 ""} 0 388 9662 10382 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1557825245666 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " instruction_decoder:INST_instruction_decoder\|o_OPCODE\[2\] " "Node  \"instruction_decoder:INST_instruction_decoder\|o_OPCODE\[2\]\"" {  } { { "../../src/instruction_decoder.vhd" "" { Text "C:/Users/holge/OneDrive/AAU - Elektronik og IT/4. semester/P4/ifttt-cpu/src/instruction_decoder.vhd" 39 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/holge/OneDrive/AAU - Elektronik og IT/4. semester/P4/ifttt-cpu/quartus/cpu_core/" { { 0 { 0 ""} 0 389 9662 10382 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1557825245666 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " register32x8:INST_GPR\|o_GPR_ALU_data_B\[2\] " "Node  \"register32x8:INST_GPR\|o_GPR_ALU_data_B\[2\]\"" {  } { { "../../src/Register32x8.vhd" "" { Text "C:/Users/holge/OneDrive/AAU - Elektronik og IT/4. semester/P4/ifttt-cpu/src/Register32x8.vhd" 35 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/holge/OneDrive/AAU - Elektronik og IT/4. semester/P4/ifttt-cpu/quartus/cpu_core/" { { 0 { 0 ""} 0 297 9662 10382 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1557825245666 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " ALU:INST_ALU\|r_ALU_Result\[6\] " "Node  \"ALU:INST_ALU\|r_ALU_Result\[6\]\"" {  } { { "../../src/ALU.vhd" "" { Text "C:/Users/holge/OneDrive/AAU - Elektronik og IT/4. semester/P4/ifttt-cpu/src/ALU.vhd" 51 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/holge/OneDrive/AAU - Elektronik og IT/4. semester/P4/ifttt-cpu/quartus/cpu_core/" { { 0 { 0 ""} 0 256 9662 10382 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1557825245666 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " register32x8:INST_GPR\|o_GPR_ALU_data_B\[6\] " "Node  \"register32x8:INST_GPR\|o_GPR_ALU_data_B\[6\]\"" {  } { { "../../src/Register32x8.vhd" "" { Text "C:/Users/holge/OneDrive/AAU - Elektronik og IT/4. semester/P4/ifttt-cpu/src/Register32x8.vhd" 35 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/holge/OneDrive/AAU - Elektronik og IT/4. semester/P4/ifttt-cpu/quartus/cpu_core/" { { 0 { 0 ""} 0 301 9662 10382 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1557825245666 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " register32x8:INST_GPR\|o_GPR_ALU_data_A\[6\] " "Node  \"register32x8:INST_GPR\|o_GPR_ALU_data_A\[6\]\"" {  } { { "../../src/Register32x8.vhd" "" { Text "C:/Users/holge/OneDrive/AAU - Elektronik og IT/4. semester/P4/ifttt-cpu/src/Register32x8.vhd" 35 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/holge/OneDrive/AAU - Elektronik og IT/4. semester/P4/ifttt-cpu/quartus/cpu_core/" { { 0 { 0 ""} 0 309 9662 10382 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1557825245666 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " register32x8:INST_GPR\|o_GPR_ALU_data_B\[3\] " "Node  \"register32x8:INST_GPR\|o_GPR_ALU_data_B\[3\]\"" {  } { { "../../src/Register32x8.vhd" "" { Text "C:/Users/holge/OneDrive/AAU - Elektronik og IT/4. semester/P4/ifttt-cpu/src/Register32x8.vhd" 35 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/holge/OneDrive/AAU - Elektronik og IT/4. semester/P4/ifttt-cpu/quartus/cpu_core/" { { 0 { 0 ""} 0 298 9662 10382 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1557825245666 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " ALU:INST_ALU\|r_ALU_Result\[3\] " "Node  \"ALU:INST_ALU\|r_ALU_Result\[3\]\"" {  } { { "../../src/ALU.vhd" "" { Text "C:/Users/holge/OneDrive/AAU - Elektronik og IT/4. semester/P4/ifttt-cpu/src/ALU.vhd" 51 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/holge/OneDrive/AAU - Elektronik og IT/4. semester/P4/ifttt-cpu/quartus/cpu_core/" { { 0 { 0 ""} 0 253 9662 10382 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1557825245666 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " register32x8:INST_GPR\|o_GPR_ALU_data_A\[3\] " "Node  \"register32x8:INST_GPR\|o_GPR_ALU_data_A\[3\]\"" {  } { { "../../src/Register32x8.vhd" "" { Text "C:/Users/holge/OneDrive/AAU - Elektronik og IT/4. semester/P4/ifttt-cpu/src/Register32x8.vhd" 35 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/holge/OneDrive/AAU - Elektronik og IT/4. semester/P4/ifttt-cpu/quartus/cpu_core/" { { 0 { 0 ""} 0 306 9662 10382 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1557825245666 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " register32x8:INST_GPR\|o_GPR_ALU_data_A\[2\] " "Node  \"register32x8:INST_GPR\|o_GPR_ALU_data_A\[2\]\"" {  } { { "../../src/Register32x8.vhd" "" { Text "C:/Users/holge/OneDrive/AAU - Elektronik og IT/4. semester/P4/ifttt-cpu/src/Register32x8.vhd" 35 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/holge/OneDrive/AAU - Elektronik og IT/4. semester/P4/ifttt-cpu/quartus/cpu_core/" { { 0 { 0 ""} 0 305 9662 10382 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1557825245666 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " register32x8:INST_GPR\|o_GPR_ALU_data_B\[4\] " "Node  \"register32x8:INST_GPR\|o_GPR_ALU_data_B\[4\]\"" {  } { { "../../src/Register32x8.vhd" "" { Text "C:/Users/holge/OneDrive/AAU - Elektronik og IT/4. semester/P4/ifttt-cpu/src/Register32x8.vhd" 35 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/holge/OneDrive/AAU - Elektronik og IT/4. semester/P4/ifttt-cpu/quartus/cpu_core/" { { 0 { 0 ""} 0 299 9662 10382 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1557825245666 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " ALU:INST_ALU\|r_ALU_Result\[4\] " "Node  \"ALU:INST_ALU\|r_ALU_Result\[4\]\"" {  } { { "../../src/ALU.vhd" "" { Text "C:/Users/holge/OneDrive/AAU - Elektronik og IT/4. semester/P4/ifttt-cpu/src/ALU.vhd" 51 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/holge/OneDrive/AAU - Elektronik og IT/4. semester/P4/ifttt-cpu/quartus/cpu_core/" { { 0 { 0 ""} 0 254 9662 10382 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1557825245666 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " register32x8:INST_GPR\|o_GPR_ALU_data_A\[4\] " "Node  \"register32x8:INST_GPR\|o_GPR_ALU_data_A\[4\]\"" {  } { { "../../src/Register32x8.vhd" "" { Text "C:/Users/holge/OneDrive/AAU - Elektronik og IT/4. semester/P4/ifttt-cpu/src/Register32x8.vhd" 35 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/holge/OneDrive/AAU - Elektronik og IT/4. semester/P4/ifttt-cpu/quartus/cpu_core/" { { 0 { 0 ""} 0 307 9662 10382 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1557825245666 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " register32x8:INST_GPR\|o_GPR_ALU_data_B\[1\] " "Node  \"register32x8:INST_GPR\|o_GPR_ALU_data_B\[1\]\"" {  } { { "../../src/Register32x8.vhd" "" { Text "C:/Users/holge/OneDrive/AAU - Elektronik og IT/4. semester/P4/ifttt-cpu/src/Register32x8.vhd" 35 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/holge/OneDrive/AAU - Elektronik og IT/4. semester/P4/ifttt-cpu/quartus/cpu_core/" { { 0 { 0 ""} 0 296 9662 10382 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1557825245666 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " ALU:INST_ALU\|r_ALU_Result\[1\] " "Node  \"ALU:INST_ALU\|r_ALU_Result\[1\]\"" {  } { { "../../src/ALU.vhd" "" { Text "C:/Users/holge/OneDrive/AAU - Elektronik og IT/4. semester/P4/ifttt-cpu/src/ALU.vhd" 51 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/holge/OneDrive/AAU - Elektronik og IT/4. semester/P4/ifttt-cpu/quartus/cpu_core/" { { 0 { 0 ""} 0 251 9662 10382 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1557825245666 ""} { "Info" "IDRC_REPORT_TRUNCATE_MESSAGE" "30 " "Truncated list of Design Assistant messages to 30 messages. Go to sections under Design Assistant section of Compilation Report for complete lists of Design Assistant messages generated." {  } {  } 0 308002 "Truncated list of Design Assistant messages to %1!d! messages. Go to sections under Design Assistant section of Compilation Report for complete lists of Design Assistant messages generated." 0 0 "Quartus II" 0 -1 1557825245666 ""}  } {  } 1 308060 "(High) %1!s!. (Value defined:%2!d!). Found %3!d! asynchronous clock domain interface structure(s) related to this rule." 0 0 "Design Assistant" 0 -1 1557825245666 ""}
{ "Warning" "WDRC_ILLEGAL_CLOCK_NET" "Rule C104: Clock signal source should drive only clock input ports 1 " "(Medium) Rule C104: Clock signal source should drive only clock input ports. Found 1 nodes related to this rule." { { "Warning" "WDRC_NODES_WARNING" " control_unit:INST_control_unit\|r_state\[3\] " "Node  \"control_unit:INST_control_unit\|r_state\[3\]\"" {  } { { "../../src/control_unit.vhd" "" { Text "C:/Users/holge/OneDrive/AAU - Elektronik og IT/4. semester/P4/ifttt-cpu/src/control_unit.vhd" 35 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/holge/OneDrive/AAU - Elektronik og IT/4. semester/P4/ifttt-cpu/quartus/cpu_core/" { { 0 { 0 ""} 0 316 9662 10382 0}  }  } }  } 0 308010 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1557825245669 ""}  } {  } 0 308040 "(Medium) %1!s!. Found %2!d! nodes related to this rule." 0 0 "Design Assistant" 0 -1 1557825245669 ""}
{ "Info" "IDRC_HIGH_FANOUT" "Rule T101: Nodes with more than the specified number of fan-outs 30 7 " "(Information) Rule T101: Nodes with more than the specified number of fan-outs. (Value defined:30). Found 7 node(s) with highest fan-out." { { "Info" "IDRC_NODES_INFO" " control_unit:INST_control_unit\|r_state\[1\] " "Node  \"control_unit:INST_control_unit\|r_state\[1\]\"" {  } { { "../../src/control_unit.vhd" "" { Text "C:/Users/holge/OneDrive/AAU - Elektronik og IT/4. semester/P4/ifttt-cpu/src/control_unit.vhd" 35 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/holge/OneDrive/AAU - Elektronik og IT/4. semester/P4/ifttt-cpu/quartus/cpu_core/" { { 0 { 0 ""} 0 314 9662 10382 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1557825245669 ""} { "Info" "IDRC_NODES_INFO" " control_unit:INST_control_unit\|r_state\[0\] " "Node  \"control_unit:INST_control_unit\|r_state\[0\]\"" {  } { { "../../src/control_unit.vhd" "" { Text "C:/Users/holge/OneDrive/AAU - Elektronik og IT/4. semester/P4/ifttt-cpu/src/control_unit.vhd" 35 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/holge/OneDrive/AAU - Elektronik og IT/4. semester/P4/ifttt-cpu/quartus/cpu_core/" { { 0 { 0 ""} 0 313 9662 10382 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1557825245669 ""} { "Info" "IDRC_NODES_INFO" " i_CORE_CLK~inputclkctrl " "Node  \"i_CORE_CLK~inputclkctrl\"" {  } { { "../../src/cpu_core.vhd" "" { Text "C:/Users/holge/OneDrive/AAU - Elektronik og IT/4. semester/P4/ifttt-cpu/src/cpu_core.vhd" 8 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/holge/OneDrive/AAU - Elektronik og IT/4. semester/P4/ifttt-cpu/quartus/cpu_core/" { { 0 { 0 ""} 0 2466 9662 10382 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1557825245669 ""} { "Info" "IDRC_NODES_INFO" " InstrucReg:INST_InstrucReg\|r_register\[15\] " "Node  \"InstrucReg:INST_InstrucReg\|r_register\[15\]\"" {  } { { "../../src/InstrucReg.vhd" "" { Text "C:/Users/holge/OneDrive/AAU - Elektronik og IT/4. semester/P4/ifttt-cpu/src/InstrucReg.vhd" 20 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/holge/OneDrive/AAU - Elektronik og IT/4. semester/P4/ifttt-cpu/quartus/cpu_core/" { { 0 { 0 ""} 0 438 9662 10382 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1557825245669 ""} { "Info" "IDRC_NODES_INFO" " instruction_decoder:INST_instruction_decoder\|o_OPCODE\[0\] " "Node  \"instruction_decoder:INST_instruction_decoder\|o_OPCODE\[0\]\"" {  } { { "../../src/instruction_decoder.vhd" "" { Text "C:/Users/holge/OneDrive/AAU - Elektronik og IT/4. semester/P4/ifttt-cpu/src/instruction_decoder.vhd" 39 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/holge/OneDrive/AAU - Elektronik og IT/4. semester/P4/ifttt-cpu/quartus/cpu_core/" { { 0 { 0 ""} 0 387 9662 10382 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1557825245669 ""} { "Info" "IDRC_NODES_INFO" " B_imm_multiplexer:INST_B_imm_multiplexer\|o_DATA\[0\]~0 " "Node  \"B_imm_multiplexer:INST_B_imm_multiplexer\|o_DATA\[0\]~0\"" {  } { { "../../src/B_imm_multiplexer.vhd" "" { Text "C:/Users/holge/OneDrive/AAU - Elektronik og IT/4. semester/P4/ifttt-cpu/src/B_imm_multiplexer.vhd" 9 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/holge/OneDrive/AAU - Elektronik og IT/4. semester/P4/ifttt-cpu/quartus/cpu_core/" { { 0 { 0 ""} 0 712 9662 10382 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1557825245669 ""} { "Info" "IDRC_NODES_INFO" " instruction_decoder:INST_instruction_decoder\|o_OPCODE\[1\] " "Node  \"instruction_decoder:INST_instruction_decoder\|o_OPCODE\[1\]\"" {  } { { "../../src/instruction_decoder.vhd" "" { Text "C:/Users/holge/OneDrive/AAU - Elektronik og IT/4. semester/P4/ifttt-cpu/src/instruction_decoder.vhd" 39 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/holge/OneDrive/AAU - Elektronik og IT/4. semester/P4/ifttt-cpu/quartus/cpu_core/" { { 0 { 0 ""} 0 388 9662 10382 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1557825245669 ""}  } {  } 0 308046 "(Information) %1!s!. (Value defined:%2!d!). Found %3!d! node(s) with highest fan-out." 0 0 "Design Assistant" 0 -1 1557825245669 ""}
{ "Info" "IDRC_TOP_FANOUT" "Rule T102: Top nodes with the highest number of fan-outs 50 50 " "(Information) Rule T102: Top nodes with the highest number of fan-outs. (Value defined:50). Found 50 node(s) with highest fan-out." { { "Info" "IDRC_NODES_INFO" " i_CORE_CLK~inputclkctrl " "Node  \"i_CORE_CLK~inputclkctrl\"" {  } { { "../../src/cpu_core.vhd" "" { Text "C:/Users/holge/OneDrive/AAU - Elektronik og IT/4. semester/P4/ifttt-cpu/src/cpu_core.vhd" 8 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/holge/OneDrive/AAU - Elektronik og IT/4. semester/P4/ifttt-cpu/quartus/cpu_core/" { { 0 { 0 ""} 0 2466 9662 10382 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1557825245671 ""} { "Info" "IDRC_NODES_INFO" " instruction_decoder:INST_instruction_decoder\|o_OPCODE\[1\] " "Node  \"instruction_decoder:INST_instruction_decoder\|o_OPCODE\[1\]\"" {  } { { "../../src/instruction_decoder.vhd" "" { Text "C:/Users/holge/OneDrive/AAU - Elektronik og IT/4. semester/P4/ifttt-cpu/src/instruction_decoder.vhd" 39 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/holge/OneDrive/AAU - Elektronik og IT/4. semester/P4/ifttt-cpu/quartus/cpu_core/" { { 0 { 0 ""} 0 388 9662 10382 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1557825245671 ""} { "Info" "IDRC_NODES_INFO" " control_unit:INST_control_unit\|r_state\[1\] " "Node  \"control_unit:INST_control_unit\|r_state\[1\]\"" {  } { { "../../src/control_unit.vhd" "" { Text "C:/Users/holge/OneDrive/AAU - Elektronik og IT/4. semester/P4/ifttt-cpu/src/control_unit.vhd" 35 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/holge/OneDrive/AAU - Elektronik og IT/4. semester/P4/ifttt-cpu/quartus/cpu_core/" { { 0 { 0 ""} 0 314 9662 10382 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1557825245671 ""} { "Info" "IDRC_NODES_INFO" " instruction_decoder:INST_instruction_decoder\|o_OPCODE\[0\] " "Node  \"instruction_decoder:INST_instruction_decoder\|o_OPCODE\[0\]\"" {  } { { "../../src/instruction_decoder.vhd" "" { Text "C:/Users/holge/OneDrive/AAU - Elektronik og IT/4. semester/P4/ifttt-cpu/src/instruction_decoder.vhd" 39 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/holge/OneDrive/AAU - Elektronik og IT/4. semester/P4/ifttt-cpu/quartus/cpu_core/" { { 0 { 0 ""} 0 387 9662 10382 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1557825245671 ""} { "Info" "IDRC_NODES_INFO" " control_unit:INST_control_unit\|r_state\[0\] " "Node  \"control_unit:INST_control_unit\|r_state\[0\]\"" {  } { { "../../src/control_unit.vhd" "" { Text "C:/Users/holge/OneDrive/AAU - Elektronik og IT/4. semester/P4/ifttt-cpu/src/control_unit.vhd" 35 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/holge/OneDrive/AAU - Elektronik og IT/4. semester/P4/ifttt-cpu/quartus/cpu_core/" { { 0 { 0 ""} 0 313 9662 10382 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1557825245671 ""} { "Info" "IDRC_NODES_INFO" " InstrucReg:INST_InstrucReg\|r_register\[15\] " "Node  \"InstrucReg:INST_InstrucReg\|r_register\[15\]\"" {  } { { "../../src/InstrucReg.vhd" "" { Text "C:/Users/holge/OneDrive/AAU - Elektronik og IT/4. semester/P4/ifttt-cpu/src/InstrucReg.vhd" 20 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/holge/OneDrive/AAU - Elektronik og IT/4. semester/P4/ifttt-cpu/quartus/cpu_core/" { { 0 { 0 ""} 0 438 9662 10382 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1557825245671 ""} { "Info" "IDRC_NODES_INFO" " B_imm_multiplexer:INST_B_imm_multiplexer\|o_DATA\[0\]~0 " "Node  \"B_imm_multiplexer:INST_B_imm_multiplexer\|o_DATA\[0\]~0\"" {  } { { "../../src/B_imm_multiplexer.vhd" "" { Text "C:/Users/holge/OneDrive/AAU - Elektronik og IT/4. semester/P4/ifttt-cpu/src/B_imm_multiplexer.vhd" 9 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/holge/OneDrive/AAU - Elektronik og IT/4. semester/P4/ifttt-cpu/quartus/cpu_core/" { { 0 { 0 ""} 0 712 9662 10382 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1557825245671 ""} { "Info" "IDRC_NODES_INFO" " B_imm_multiplexer:INST_B_imm_multiplexer\|o_DATA\[1\]~7 " "Node  \"B_imm_multiplexer:INST_B_imm_multiplexer\|o_DATA\[1\]~7\"" {  } { { "../../src/B_imm_multiplexer.vhd" "" { Text "C:/Users/holge/OneDrive/AAU - Elektronik og IT/4. semester/P4/ifttt-cpu/src/B_imm_multiplexer.vhd" 9 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/holge/OneDrive/AAU - Elektronik og IT/4. semester/P4/ifttt-cpu/quartus/cpu_core/" { { 0 { 0 ""} 0 722 9662 10382 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1557825245671 ""} { "Info" "IDRC_NODES_INFO" " instruction_decoder:INST_instruction_decoder\|o_IMM_enable " "Node  \"instruction_decoder:INST_instruction_decoder\|o_IMM_enable\"" {  } { { "../../src/instruction_decoder.vhd" "" { Text "C:/Users/holge/OneDrive/AAU - Elektronik og IT/4. semester/P4/ifttt-cpu/src/instruction_decoder.vhd" 25 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/holge/OneDrive/AAU - Elektronik og IT/4. semester/P4/ifttt-cpu/quartus/cpu_core/" { { 0 { 0 ""} 0 419 9662 10382 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1557825245671 ""} { "Info" "IDRC_NODES_INFO" " branch_control:INST_branch_control\|process_0~0 " "Node  \"branch_control:INST_branch_control\|process_0~0\"" {  } { { "temporary_test_loc" "" { Generic "C:/Users/holge/OneDrive/AAU - Elektronik og IT/4. semester/P4/ifttt-cpu/quartus/cpu_core/" { { 0 { 0 ""} 0 1007 9662 10382 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1557825245671 ""} { "Info" "IDRC_NODES_INFO" " B_imm_multiplexer:INST_B_imm_multiplexer\|o_DATA\[2\]~6 " "Node  \"B_imm_multiplexer:INST_B_imm_multiplexer\|o_DATA\[2\]~6\"" {  } { { "../../src/B_imm_multiplexer.vhd" "" { Text "C:/Users/holge/OneDrive/AAU - Elektronik og IT/4. semester/P4/ifttt-cpu/src/B_imm_multiplexer.vhd" 9 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/holge/OneDrive/AAU - Elektronik og IT/4. semester/P4/ifttt-cpu/quartus/cpu_core/" { { 0 { 0 ""} 0 721 9662 10382 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1557825245671 ""} { "Info" "IDRC_NODES_INFO" " instruction_decoder:INST_instruction_decoder\|o_OPCODE\[3\] " "Node  \"instruction_decoder:INST_instruction_decoder\|o_OPCODE\[3\]\"" {  } { { "../../src/instruction_decoder.vhd" "" { Text "C:/Users/holge/OneDrive/AAU - Elektronik og IT/4. semester/P4/ifttt-cpu/src/instruction_decoder.vhd" 39 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/holge/OneDrive/AAU - Elektronik og IT/4. semester/P4/ifttt-cpu/quartus/cpu_core/" { { 0 { 0 ""} 0 390 9662 10382 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1557825245671 ""} { "Info" "IDRC_NODES_INFO" " instruction_decoder:INST_instruction_decoder\|o_OPCODE\[2\] " "Node  \"instruction_decoder:INST_instruction_decoder\|o_OPCODE\[2\]\"" {  } { { "../../src/instruction_decoder.vhd" "" { Text "C:/Users/holge/OneDrive/AAU - Elektronik og IT/4. semester/P4/ifttt-cpu/src/instruction_decoder.vhd" 39 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/holge/OneDrive/AAU - Elektronik og IT/4. semester/P4/ifttt-cpu/quartus/cpu_core/" { { 0 { 0 ""} 0 389 9662 10382 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1557825245671 ""} { "Info" "IDRC_NODES_INFO" " MEMORY_CONTROL:INST_MEMORY_CONTROL\|Mux63~0 " "Node  \"MEMORY_CONTROL:INST_MEMORY_CONTROL\|Mux63~0\"" {  } { { "../../src/MEMORY_CONTROL.vhd" "" { Text "C:/Users/holge/OneDrive/AAU - Elektronik og IT/4. semester/P4/ifttt-cpu/src/MEMORY_CONTROL.vhd" 51 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/holge/OneDrive/AAU - Elektronik og IT/4. semester/P4/ifttt-cpu/quartus/cpu_core/" { { 0 { 0 ""} 0 1153 9662 10382 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1557825245671 ""} { "Info" "IDRC_NODES_INFO" " MEMORY_CONTROL:INST_MEMORY_CONTROL\|Mux68~0 " "Node  \"MEMORY_CONTROL:INST_MEMORY_CONTROL\|Mux68~0\"" {  } { { "../../src/MEMORY_CONTROL.vhd" "" { Text "C:/Users/holge/OneDrive/AAU - Elektronik og IT/4. semester/P4/ifttt-cpu/src/MEMORY_CONTROL.vhd" 51 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/holge/OneDrive/AAU - Elektronik og IT/4. semester/P4/ifttt-cpu/quartus/cpu_core/" { { 0 { 0 ""} 0 1148 9662 10382 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1557825245671 ""} { "Info" "IDRC_NODES_INFO" " MEMORY_CONTROL:INST_MEMORY_CONTROL\|Mux71~0 " "Node  \"MEMORY_CONTROL:INST_MEMORY_CONTROL\|Mux71~0\"" {  } { { "../../src/MEMORY_CONTROL.vhd" "" { Text "C:/Users/holge/OneDrive/AAU - Elektronik og IT/4. semester/P4/ifttt-cpu/src/MEMORY_CONTROL.vhd" 51 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/holge/OneDrive/AAU - Elektronik og IT/4. semester/P4/ifttt-cpu/quartus/cpu_core/" { { 0 { 0 ""} 0 1145 9662 10382 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1557825245671 ""} { "Info" "IDRC_NODES_INFO" " MEMORY_CONTROL:INST_MEMORY_CONTROL\|o_MC_RAM_address\[2\] " "Node  \"MEMORY_CONTROL:INST_MEMORY_CONTROL\|o_MC_RAM_address\[2\]\"" {  } { { "../../src/MEMORY_CONTROL.vhd" "" { Text "C:/Users/holge/OneDrive/AAU - Elektronik og IT/4. semester/P4/ifttt-cpu/src/MEMORY_CONTROL.vhd" 50 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/holge/OneDrive/AAU - Elektronik og IT/4. semester/P4/ifttt-cpu/quartus/cpu_core/" { { 0 { 0 ""} 0 196 9662 10382 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1557825245671 ""} { "Info" "IDRC_NODES_INFO" " MEMORY_CONTROL:INST_MEMORY_CONTROL\|Mux65~0 " "Node  \"MEMORY_CONTROL:INST_MEMORY_CONTROL\|Mux65~0\"" {  } { { "../../src/MEMORY_CONTROL.vhd" "" { Text "C:/Users/holge/OneDrive/AAU - Elektronik og IT/4. semester/P4/ifttt-cpu/src/MEMORY_CONTROL.vhd" 51 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/holge/OneDrive/AAU - Elektronik og IT/4. semester/P4/ifttt-cpu/quartus/cpu_core/" { { 0 { 0 ""} 0 1151 9662 10382 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1557825245671 ""} { "Info" "IDRC_NODES_INFO" " MEMORY_CONTROL:INST_MEMORY_CONTROL\|o_MC_RAM_address\[4\] " "Node  \"MEMORY_CONTROL:INST_MEMORY_CONTROL\|o_MC_RAM_address\[4\]\"" {  } { { "../../src/MEMORY_CONTROL.vhd" "" { Text "C:/Users/holge/OneDrive/AAU - Elektronik og IT/4. semester/P4/ifttt-cpu/src/MEMORY_CONTROL.vhd" 50 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/holge/OneDrive/AAU - Elektronik og IT/4. semester/P4/ifttt-cpu/quartus/cpu_core/" { { 0 { 0 ""} 0 198 9662 10382 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1557825245671 ""} { "Info" "IDRC_NODES_INFO" " MEMORY_CONTROL:INST_MEMORY_CONTROL\|Mux66~0 " "Node  \"MEMORY_CONTROL:INST_MEMORY_CONTROL\|Mux66~0\"" {  } { { "../../src/MEMORY_CONTROL.vhd" "" { Text "C:/Users/holge/OneDrive/AAU - Elektronik og IT/4. semester/P4/ifttt-cpu/src/MEMORY_CONTROL.vhd" 51 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/holge/OneDrive/AAU - Elektronik og IT/4. semester/P4/ifttt-cpu/quartus/cpu_core/" { { 0 { 0 ""} 0 1150 9662 10382 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1557825245671 ""} { "Info" "IDRC_NODES_INFO" " MEMORY_CONTROL:INST_MEMORY_CONTROL\|Mux73~0 " "Node  \"MEMORY_CONTROL:INST_MEMORY_CONTROL\|Mux73~0\"" {  } { { "../../src/MEMORY_CONTROL.vhd" "" { Text "C:/Users/holge/OneDrive/AAU - Elektronik og IT/4. semester/P4/ifttt-cpu/src/MEMORY_CONTROL.vhd" 51 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/holge/OneDrive/AAU - Elektronik og IT/4. semester/P4/ifttt-cpu/quartus/cpu_core/" { { 0 { 0 ""} 0 1143 9662 10382 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1557825245671 ""} { "Info" "IDRC_NODES_INFO" " MEMORY_CONTROL:INST_MEMORY_CONTROL\|o_MC_RAM_address\[9\] " "Node  \"MEMORY_CONTROL:INST_MEMORY_CONTROL\|o_MC_RAM_address\[9\]\"" {  } { { "../../src/MEMORY_CONTROL.vhd" "" { Text "C:/Users/holge/OneDrive/AAU - Elektronik og IT/4. semester/P4/ifttt-cpu/src/MEMORY_CONTROL.vhd" 50 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/holge/OneDrive/AAU - Elektronik og IT/4. semester/P4/ifttt-cpu/quartus/cpu_core/" { { 0 { 0 ""} 0 203 9662 10382 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1557825245671 ""} { "Info" "IDRC_NODES_INFO" " MEMORY_CONTROL:INST_MEMORY_CONTROL\|o_MC_RAM_address\[3\] " "Node  \"MEMORY_CONTROL:INST_MEMORY_CONTROL\|o_MC_RAM_address\[3\]\"" {  } { { "../../src/MEMORY_CONTROL.vhd" "" { Text "C:/Users/holge/OneDrive/AAU - Elektronik og IT/4. semester/P4/ifttt-cpu/src/MEMORY_CONTROL.vhd" 50 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/holge/OneDrive/AAU - Elektronik og IT/4. semester/P4/ifttt-cpu/quartus/cpu_core/" { { 0 { 0 ""} 0 197 9662 10382 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1557825245671 ""} { "Info" "IDRC_NODES_INFO" " MEMORY_CONTROL:INST_MEMORY_CONTROL\|o_MC_RAM_address\[6\] " "Node  \"MEMORY_CONTROL:INST_MEMORY_CONTROL\|o_MC_RAM_address\[6\]\"" {  } { { "../../src/MEMORY_CONTROL.vhd" "" { Text "C:/Users/holge/OneDrive/AAU - Elektronik og IT/4. semester/P4/ifttt-cpu/src/MEMORY_CONTROL.vhd" 50 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/holge/OneDrive/AAU - Elektronik og IT/4. semester/P4/ifttt-cpu/quartus/cpu_core/" { { 0 { 0 ""} 0 200 9662 10382 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1557825245671 ""} { "Info" "IDRC_NODES_INFO" " MEMORY_CONTROL:INST_MEMORY_CONTROL\|Mux69~0 " "Node  \"MEMORY_CONTROL:INST_MEMORY_CONTROL\|Mux69~0\"" {  } { { "../../src/MEMORY_CONTROL.vhd" "" { Text "C:/Users/holge/OneDrive/AAU - Elektronik og IT/4. semester/P4/ifttt-cpu/src/MEMORY_CONTROL.vhd" 51 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/holge/OneDrive/AAU - Elektronik og IT/4. semester/P4/ifttt-cpu/quartus/cpu_core/" { { 0 { 0 ""} 0 1147 9662 10382 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1557825245671 ""} { "Info" "IDRC_NODES_INFO" " MEMORY_CONTROL:INST_MEMORY_CONTROL\|Mux72~0 " "Node  \"MEMORY_CONTROL:INST_MEMORY_CONTROL\|Mux72~0\"" {  } { { "../../src/MEMORY_CONTROL.vhd" "" { Text "C:/Users/holge/OneDrive/AAU - Elektronik og IT/4. semester/P4/ifttt-cpu/src/MEMORY_CONTROL.vhd" 51 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/holge/OneDrive/AAU - Elektronik og IT/4. semester/P4/ifttt-cpu/quartus/cpu_core/" { { 0 { 0 ""} 0 1144 9662 10382 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1557825245671 ""} { "Info" "IDRC_NODES_INFO" " MEMORY_CONTROL:INST_MEMORY_CONTROL\|o_MC_RAM_address\[11\] " "Node  \"MEMORY_CONTROL:INST_MEMORY_CONTROL\|o_MC_RAM_address\[11\]\"" {  } { { "../../src/MEMORY_CONTROL.vhd" "" { Text "C:/Users/holge/OneDrive/AAU - Elektronik og IT/4. semester/P4/ifttt-cpu/src/MEMORY_CONTROL.vhd" 50 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/holge/OneDrive/AAU - Elektronik og IT/4. semester/P4/ifttt-cpu/quartus/cpu_core/" { { 0 { 0 ""} 0 205 9662 10382 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1557825245671 ""} { "Info" "IDRC_NODES_INFO" " MEMORY_CONTROL:INST_MEMORY_CONTROL\|Mux64~0 " "Node  \"MEMORY_CONTROL:INST_MEMORY_CONTROL\|Mux64~0\"" {  } { { "../../src/MEMORY_CONTROL.vhd" "" { Text "C:/Users/holge/OneDrive/AAU - Elektronik og IT/4. semester/P4/ifttt-cpu/src/MEMORY_CONTROL.vhd" 51 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/holge/OneDrive/AAU - Elektronik og IT/4. semester/P4/ifttt-cpu/quartus/cpu_core/" { { 0 { 0 ""} 0 1152 9662 10382 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1557825245671 ""} { "Info" "IDRC_NODES_INFO" " MEMORY_CONTROL:INST_MEMORY_CONTROL\|Mux67~0 " "Node  \"MEMORY_CONTROL:INST_MEMORY_CONTROL\|Mux67~0\"" {  } { { "../../src/MEMORY_CONTROL.vhd" "" { Text "C:/Users/holge/OneDrive/AAU - Elektronik og IT/4. semester/P4/ifttt-cpu/src/MEMORY_CONTROL.vhd" 51 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/holge/OneDrive/AAU - Elektronik og IT/4. semester/P4/ifttt-cpu/quartus/cpu_core/" { { 0 { 0 ""} 0 1149 9662 10382 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1557825245671 ""} { "Info" "IDRC_NODES_INFO" " MEMORY_CONTROL:INST_MEMORY_CONTROL\|Mux70~0 " "Node  \"MEMORY_CONTROL:INST_MEMORY_CONTROL\|Mux70~0\"" {  } { { "../../src/MEMORY_CONTROL.vhd" "" { Text "C:/Users/holge/OneDrive/AAU - Elektronik og IT/4. semester/P4/ifttt-cpu/src/MEMORY_CONTROL.vhd" 51 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/holge/OneDrive/AAU - Elektronik og IT/4. semester/P4/ifttt-cpu/quartus/cpu_core/" { { 0 { 0 ""} 0 1146 9662 10382 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1557825245671 ""} { "Info" "IDRC_REPORT_TRUNCATE_MESSAGE" "30 " "Truncated list of Design Assistant messages to 30 messages. Go to sections under Design Assistant section of Compilation Report for complete lists of Design Assistant messages generated." {  } {  } 0 308002 "Truncated list of Design Assistant messages to %1!d! messages. Go to sections under Design Assistant section of Compilation Report for complete lists of Design Assistant messages generated." 0 0 "Quartus II" 0 -1 1557825245671 ""}  } {  } 0 308044 "(Information) %1!s!. (Value defined:%2!d!). Found %3!d! node(s) with highest fan-out." 0 0 "Design Assistant" 0 -1 1557825245671 ""}
{ "Info" "IDRC_REPORT_HEALTH_POST_FITTER" "57 41 " "Design Assistant information: finished post-fitting analysis of current design -- generated 57 information messages and 41 warning messages" {  } {  } 2 308007 "Design Assistant information: finished post-fitting analysis of current design -- generated %1!d! information messages and %2!d! warning messages" 0 0 "Design Assistant" 0 -1 1557825245674 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Design Assistant 0 s 34 s Quartus II 64-Bit " "Quartus II 64-Bit Design Assistant was successful. 0 errors, 34 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4572 " "Peak virtual memory: 4572 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1557825245731 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue May 14 11:14:05 2019 " "Processing ended: Tue May 14 11:14:05 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1557825245731 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1557825245731 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1557825245731 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Assistant" 0 -1 1557825245731 ""}
