#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Wed May  8 15:27:36 2024
# Process ID: 10988
# Current directory: D:/work_FPGA/20240508_Combinational_Logic_Circuit/20240508_Combinational_Logic_Circuit.runs/synth_1
# Command line: vivado.exe -log half_Adder.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source half_Adder.tcl
# Log file: D:/work_FPGA/20240508_Combinational_Logic_Circuit/20240508_Combinational_Logic_Circuit.runs/synth_1/half_Adder.vds
# Journal file: D:/work_FPGA/20240508_Combinational_Logic_Circuit/20240508_Combinational_Logic_Circuit.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source half_Adder.tcl -notrace
