[1] G. Baker. An emperical study of contention and
NUMA effects on heterogeneous computing systems.
Master’s thesis, California Polytechnic State
University, June 2016.
[2] L. Bergstrom. Measuring NUMA Effects With the
STREAM Benchmark. arXiv preprint
arXiv:1103.3225, 2011.
[3] F. Gaud, B. Lepers, J. Decouchant, J. Funston,
A. Fedorova, and V. Quéma. Large Pages May be
Harmful on NUMA Systems. In 2014 USENIX Annual
Technical Conference (USENIX ATC 14), pages
231–242, 2014.
[4] Intel. White paper: An Introduction to the IntelÂő
QuickPath Interconnect. Technical report, Intel
Corporation, January 2009.
[5] P. Jacob, A. Zia, O. Erdogan, P. M. Belemjian, J.-W.
Kim, M. Chu, R. P. Kraft, J. F. McDonald, and
K. Bernstein. Mitigating Memory Wall Effects in
High-Clock-Rate and Multicore CMOS 3-D Processor
Memory Stacks. Proceedings of the IEEE,
97(1):108–122, 2009.
[6] J. Lawley. White paper: Understanding Performance
of PCI Express Systems. Technical report, XILINX,
October 2014.
[7] S. A. McKee. Reflections on the Memory Wall. In
Proceedings of the 1st conference on Computing
frontiers, page 162. ACM, 2004.
[8] K. Spafford, J. S. Meredith, and J. S. Vetter.
Quantifying NUMA and Contention Effects in
Multi-GPU Systems. In Proceedings of the Fourth
Workshop on General Purpose Processing on Graphics
Processing Units, page 11. ACM, 2011.
[9] C. Su, D. Li, D. S. Nikolopoulos, M. Grove,
K. Cameron, and B. R. De Supinski. Critical
Path-Based Thread Placement for NUMA Systems.
ACM SIGMETRICS Performance Evaluation Review,
40(2):106–112, 2012.
[10] The Top500 List of Supercomputers.
http://www.top500.org. Accessed: 2016-4-14.