// Seed: 3541895356
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22,
    id_23,
    id_24,
    id_25,
    id_26
);
  output wire id_26;
  inout wire id_25;
  inout wire id_24;
  output wire id_23;
  assign module_1.id_10 = 0;
  inout wire id_22;
  inout wire id_21;
  input wire id_20;
  output wire id_19;
  inout wire id_18;
  inout wire id_17;
  inout wire id_16;
  inout wire id_15;
  output wire id_14;
  output wire id_13;
  inout wire id_12;
  output wire id_11;
  inout wire id_10;
  output wire id_9;
  input wire id_8;
  output wire id_7;
  inout wire id_6;
  input wire id_5;
  input wire id_4;
  output wire id_3;
  inout wire id_2;
  input wire id_1;
  assign id_24 = id_10;
  logic id_27;
  ;
endmodule
module module_1 #(
    parameter id_0 = 32'd38
) (
    input tri0 _id_0,
    output wor id_1,
    output tri1 id_2,
    input wand id_3,
    input tri0 id_4,
    output supply1 id_5,
    input supply1 id_6,
    input uwire id_7,
    input wand id_8,
    output tri1 id_9,
    output wire id_10,
    input wor id_11
    , id_13
);
  generate
    assign id_1 = 1 != id_13;
  endgenerate
  module_0 modCall_1 (
      id_13,
      id_13,
      id_13,
      id_13,
      id_13,
      id_13,
      id_13,
      id_13,
      id_13,
      id_13,
      id_13,
      id_13,
      id_13,
      id_13,
      id_13,
      id_13,
      id_13,
      id_13,
      id_13,
      id_13,
      id_13,
      id_13,
      id_13,
      id_13,
      id_13,
      id_13
  );
  localparam id_14 = 1;
  assign id_2 = {1'b0{1}};
  logic [1 : id_0] id_15;
  ;
endmodule
