 
****************************************
Report : area
Design : prince_cfb
Version: R-2020.09-SP4
Date   : Sat Jun  8 00:33:44 2024
****************************************

Library(s) Used:

    tcbn28hpcplusbwp12t40p140tt0p9v85c_ccs (File: /home/ic/TechLib/t28_hpcp/logic/tcbn28hpcplusbwp12t40p140_180a/AN61001_20180514/TSMCHOME/digital/Front_End/timing_power_noise/CCS/tcbn28hpcplusbwp12t40p140_180a/tcbn28hpcplusbwp12t40p140tt0p9v85c_ccs.db)

Number of ports:                           54
Number of nets:                           921
Number of cells:                          853
Number of combinational cells:            795
Number of sequential cells:                58
Number of macros/black boxes:               0
Number of buf/inv:                        133
Number of references:                      36

Combinational area:                590.015995
Buf/Inv area:                       77.952000
Noncombinational area:             168.840000
Macro/Black Box area:                0.000000
Net Interconnect area:      undefined  (Wire load has zero net area)

Total cell area:                   758.855995
Total area:                 undefined
1
