ARM GAS  /var/folders/80/65lm4rm97rv_n74c85vt01040000gn/T//ccB3zof8.s 			page 1


   1              		.cpu cortex-m4
   2              		.eabi_attribute 27, 1
   3              		.eabi_attribute 28, 1
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"tim.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.section	.text.MX_TIM6_Init,"ax",%progbits
  18              		.align	1
  19              		.global	MX_TIM6_Init
  20              		.arch armv7e-m
  21              		.syntax unified
  22              		.thumb
  23              		.thumb_func
  24              		.fpu fpv4-sp-d16
  26              	MX_TIM6_Init:
  27              	.LFB128:
  28              		.file 1 "Src/tim.c"
   1:Src/tim.c     **** /**
   2:Src/tim.c     ****   ******************************************************************************
   3:Src/tim.c     ****   * File Name          : TIM.c
   4:Src/tim.c     ****   * Description        : This file provides code for the configuration
   5:Src/tim.c     ****   *                      of the TIM instances.
   6:Src/tim.c     ****   ******************************************************************************
   7:Src/tim.c     ****   * This notice applies to any and all portions of this file
   8:Src/tim.c     ****   * that are not between comment pairs USER CODE BEGIN and
   9:Src/tim.c     ****   * USER CODE END. Other portions of this file, whether 
  10:Src/tim.c     ****   * inserted by the user or by software development tools
  11:Src/tim.c     ****   * are owned by their respective copyright owners.
  12:Src/tim.c     ****   *
  13:Src/tim.c     ****   * Copyright (c) 2020 STMicroelectronics International N.V. 
  14:Src/tim.c     ****   * All rights reserved.
  15:Src/tim.c     ****   *
  16:Src/tim.c     ****   * Redistribution and use in source and binary forms, with or without 
  17:Src/tim.c     ****   * modification, are permitted, provided that the following conditions are met:
  18:Src/tim.c     ****   *
  19:Src/tim.c     ****   * 1. Redistribution of source code must retain the above copyright notice, 
  20:Src/tim.c     ****   *    this list of conditions and the following disclaimer.
  21:Src/tim.c     ****   * 2. Redistributions in binary form must reproduce the above copyright notice,
  22:Src/tim.c     ****   *    this list of conditions and the following disclaimer in the documentation
  23:Src/tim.c     ****   *    and/or other materials provided with the distribution.
  24:Src/tim.c     ****   * 3. Neither the name of STMicroelectronics nor the names of other 
  25:Src/tim.c     ****   *    contributors to this software may be used to endorse or promote products 
  26:Src/tim.c     ****   *    derived from this software without specific written permission.
  27:Src/tim.c     ****   * 4. This software, including modifications and/or derivative works of this 
  28:Src/tim.c     ****   *    software, must execute solely and exclusively on microcontroller or
  29:Src/tim.c     ****   *    microprocessor devices manufactured by or for STMicroelectronics.
  30:Src/tim.c     ****   * 5. Redistribution and use of this software other than as permitted under 
ARM GAS  /var/folders/80/65lm4rm97rv_n74c85vt01040000gn/T//ccB3zof8.s 			page 2


  31:Src/tim.c     ****   *    this license is void and will automatically terminate your rights under 
  32:Src/tim.c     ****   *    this license. 
  33:Src/tim.c     ****   *
  34:Src/tim.c     ****   * THIS SOFTWARE IS PROVIDED BY STMICROELECTRONICS AND CONTRIBUTORS "AS IS" 
  35:Src/tim.c     ****   * AND ANY EXPRESS, IMPLIED OR STATUTORY WARRANTIES, INCLUDING, BUT NOT 
  36:Src/tim.c     ****   * LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A 
  37:Src/tim.c     ****   * PARTICULAR PURPOSE AND NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY
  38:Src/tim.c     ****   * RIGHTS ARE DISCLAIMED TO THE FULLEST EXTENT PERMITTED BY LAW. IN NO EVENT 
  39:Src/tim.c     ****   * SHALL STMICROELECTRONICS OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT,
  40:Src/tim.c     ****   * INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
  41:Src/tim.c     ****   * LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, 
  42:Src/tim.c     ****   * OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF 
  43:Src/tim.c     ****   * LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING 
  44:Src/tim.c     ****   * NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE,
  45:Src/tim.c     ****   * EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
  46:Src/tim.c     ****   *
  47:Src/tim.c     ****   ******************************************************************************
  48:Src/tim.c     ****   */
  49:Src/tim.c     **** 
  50:Src/tim.c     **** /* Includes ------------------------------------------------------------------*/
  51:Src/tim.c     **** #include "tim.h"
  52:Src/tim.c     **** 
  53:Src/tim.c     **** /* USER CODE BEGIN 0 */
  54:Src/tim.c     **** #include "analog.h"
  55:Src/tim.c     **** /* USER CODE END 0 */
  56:Src/tim.c     **** 
  57:Src/tim.c     **** TIM_HandleTypeDef htim3;
  58:Src/tim.c     **** TIM_HandleTypeDef htim4;
  59:Src/tim.c     **** TIM_HandleTypeDef htim6;
  60:Src/tim.c     **** 
  61:Src/tim.c     **** /* TIM3 init function */
  62:Src/tim.c     **** void MX_TIM3_Init(void)
  63:Src/tim.c     **** {
  64:Src/tim.c     ****   TIM_ClockConfigTypeDef sClockSourceConfig = {0};
  65:Src/tim.c     ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
  66:Src/tim.c     ****   TIM_OC_InitTypeDef sConfigOC = {0};
  67:Src/tim.c     **** 
  68:Src/tim.c     ****   htim3.Instance = TIM3;
  69:Src/tim.c     ****   htim3.Init.Prescaler = 99;
  70:Src/tim.c     ****   htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
  71:Src/tim.c     ****   htim3.Init.Period = 255;
  72:Src/tim.c     ****   htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
  73:Src/tim.c     ****   htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
  74:Src/tim.c     ****   if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
  75:Src/tim.c     ****   {
  76:Src/tim.c     ****     Error_Handler();
  77:Src/tim.c     ****   }
  78:Src/tim.c     ****   sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
  79:Src/tim.c     ****   if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
  80:Src/tim.c     ****   {
  81:Src/tim.c     ****     Error_Handler();
  82:Src/tim.c     ****   }
  83:Src/tim.c     ****   if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
  84:Src/tim.c     ****   {
  85:Src/tim.c     ****     Error_Handler();
  86:Src/tim.c     ****   }
  87:Src/tim.c     ****   sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
ARM GAS  /var/folders/80/65lm4rm97rv_n74c85vt01040000gn/T//ccB3zof8.s 			page 3


  88:Src/tim.c     ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
  89:Src/tim.c     ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
  90:Src/tim.c     ****   {
  91:Src/tim.c     ****     Error_Handler();
  92:Src/tim.c     ****   }
  93:Src/tim.c     ****   sConfigOC.OCMode = TIM_OCMODE_PWM1;
  94:Src/tim.c     ****   sConfigOC.Pulse = 0;
  95:Src/tim.c     ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
  96:Src/tim.c     ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
  97:Src/tim.c     ****   if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
  98:Src/tim.c     ****   {
  99:Src/tim.c     ****     Error_Handler();
 100:Src/tim.c     ****   }
 101:Src/tim.c     ****   if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 102:Src/tim.c     ****   {
 103:Src/tim.c     ****     Error_Handler();
 104:Src/tim.c     ****   }
 105:Src/tim.c     ****   if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 106:Src/tim.c     ****   {
 107:Src/tim.c     ****     Error_Handler();
 108:Src/tim.c     ****   }
 109:Src/tim.c     ****   if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 110:Src/tim.c     ****   {
 111:Src/tim.c     ****     Error_Handler();
 112:Src/tim.c     ****   }
 113:Src/tim.c     ****   HAL_TIM_MspPostInit(&htim3);
 114:Src/tim.c     **** 
 115:Src/tim.c     **** }
 116:Src/tim.c     **** /* TIM4 init function */
 117:Src/tim.c     **** void MX_TIM4_Init(void)
 118:Src/tim.c     **** {
 119:Src/tim.c     ****   TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 120:Src/tim.c     ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 121:Src/tim.c     ****   TIM_OC_InitTypeDef sConfigOC = {0};
 122:Src/tim.c     **** 
 123:Src/tim.c     ****   htim4.Instance = TIM4;
 124:Src/tim.c     ****   htim4.Init.Prescaler = 99;
 125:Src/tim.c     ****   htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 126:Src/tim.c     ****   htim4.Init.Period = 255;
 127:Src/tim.c     ****   htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 128:Src/tim.c     ****   htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 129:Src/tim.c     ****   if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 130:Src/tim.c     ****   {
 131:Src/tim.c     ****     Error_Handler();
 132:Src/tim.c     ****   }
 133:Src/tim.c     ****   sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 134:Src/tim.c     ****   if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 135:Src/tim.c     ****   {
 136:Src/tim.c     ****     Error_Handler();
 137:Src/tim.c     ****   }
 138:Src/tim.c     ****   if (HAL_TIM_PWM_Init(&htim4) != HAL_OK)
 139:Src/tim.c     ****   {
 140:Src/tim.c     ****     Error_Handler();
 141:Src/tim.c     ****   }
 142:Src/tim.c     ****   sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 143:Src/tim.c     ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 144:Src/tim.c     ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
ARM GAS  /var/folders/80/65lm4rm97rv_n74c85vt01040000gn/T//ccB3zof8.s 			page 4


 145:Src/tim.c     ****   {
 146:Src/tim.c     ****     Error_Handler();
 147:Src/tim.c     ****   }
 148:Src/tim.c     ****   sConfigOC.OCMode = TIM_OCMODE_PWM1;
 149:Src/tim.c     ****   sConfigOC.Pulse = 0;
 150:Src/tim.c     ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 151:Src/tim.c     ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 152:Src/tim.c     ****   if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 153:Src/tim.c     ****   {
 154:Src/tim.c     ****     Error_Handler();
 155:Src/tim.c     ****   }
 156:Src/tim.c     ****   if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 157:Src/tim.c     ****   {
 158:Src/tim.c     ****     Error_Handler();
 159:Src/tim.c     ****   }
 160:Src/tim.c     ****   if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 161:Src/tim.c     ****   {
 162:Src/tim.c     ****     Error_Handler();
 163:Src/tim.c     ****   }
 164:Src/tim.c     ****   if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 165:Src/tim.c     ****   {
 166:Src/tim.c     ****     Error_Handler();
 167:Src/tim.c     ****   }
 168:Src/tim.c     ****   HAL_TIM_MspPostInit(&htim4);
 169:Src/tim.c     **** 
 170:Src/tim.c     **** }
 171:Src/tim.c     **** /* TIM6 init function */
 172:Src/tim.c     **** void MX_TIM6_Init(void)
 173:Src/tim.c     **** {
  29              		.loc 1 173 1 view -0
  30              		.cfi_startproc
  31              		@ args = 0, pretend = 0, frame = 8
  32              		@ frame_needed = 0, uses_anonymous_args = 0
  33 0000 00B5     		push	{lr}
  34              	.LCFI0:
  35              		.cfi_def_cfa_offset 4
  36              		.cfi_offset 14, -4
  37 0002 83B0     		sub	sp, sp, #12
  38              	.LCFI1:
  39              		.cfi_def_cfa_offset 16
 174:Src/tim.c     ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
  40              		.loc 1 174 3 view .LVU1
  41              		.loc 1 174 27 is_stmt 0 view .LVU2
  42 0004 0023     		movs	r3, #0
  43 0006 0093     		str	r3, [sp]
  44 0008 0193     		str	r3, [sp, #4]
 175:Src/tim.c     **** 
 176:Src/tim.c     ****   htim6.Instance = TIM6;
  45              		.loc 1 176 3 is_stmt 1 view .LVU3
  46              		.loc 1 176 18 is_stmt 0 view .LVU4
  47 000a 0F48     		ldr	r0, .L7
  48 000c 0F4A     		ldr	r2, .L7+4
  49 000e 0260     		str	r2, [r0]
 177:Src/tim.c     ****   htim6.Init.Prescaler = 0;
  50              		.loc 1 177 3 is_stmt 1 view .LVU5
  51              		.loc 1 177 24 is_stmt 0 view .LVU6
  52 0010 4360     		str	r3, [r0, #4]
ARM GAS  /var/folders/80/65lm4rm97rv_n74c85vt01040000gn/T//ccB3zof8.s 			page 5


 178:Src/tim.c     ****   htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
  53              		.loc 1 178 3 is_stmt 1 view .LVU7
  54              		.loc 1 178 26 is_stmt 0 view .LVU8
  55 0012 8360     		str	r3, [r0, #8]
 179:Src/tim.c     ****   htim6.Init.Period = 72000000/(kSAMPLE_RATE*4) - 1;
  56              		.loc 1 179 3 is_stmt 1 view .LVU9
  57              		.loc 1 179 21 is_stmt 0 view .LVU10
  58 0014 40F26363 		movw	r3, #1635
  59 0018 C360     		str	r3, [r0, #12]
 180:Src/tim.c     ****   htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
  60              		.loc 1 180 3 is_stmt 1 view .LVU11
  61              		.loc 1 180 32 is_stmt 0 view .LVU12
  62 001a 8023     		movs	r3, #128
  63 001c 8361     		str	r3, [r0, #24]
 181:Src/tim.c     ****   if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
  64              		.loc 1 181 3 is_stmt 1 view .LVU13
  65              		.loc 1 181 7 is_stmt 0 view .LVU14
  66 001e FFF7FEFF 		bl	HAL_TIM_Base_Init
  67              	.LVL0:
  68              		.loc 1 181 6 view .LVU15
  69 0022 50B9     		cbnz	r0, .L5
  70              	.L2:
 182:Src/tim.c     ****   {
 183:Src/tim.c     ****     Error_Handler();
 184:Src/tim.c     ****   }
 185:Src/tim.c     ****   sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
  71              		.loc 1 185 3 is_stmt 1 view .LVU16
  72              		.loc 1 185 37 is_stmt 0 view .LVU17
  73 0024 0023     		movs	r3, #0
  74 0026 0093     		str	r3, [sp]
 186:Src/tim.c     ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
  75              		.loc 1 186 3 is_stmt 1 view .LVU18
  76              		.loc 1 186 33 is_stmt 0 view .LVU19
  77 0028 0193     		str	r3, [sp, #4]
 187:Src/tim.c     ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
  78              		.loc 1 187 3 is_stmt 1 view .LVU20
  79              		.loc 1 187 7 is_stmt 0 view .LVU21
  80 002a 6946     		mov	r1, sp
  81 002c 0648     		ldr	r0, .L7
  82 002e FFF7FEFF 		bl	HAL_TIMEx_MasterConfigSynchronization
  83              	.LVL1:
  84              		.loc 1 187 6 view .LVU22
  85 0032 28B9     		cbnz	r0, .L6
  86              	.L1:
 188:Src/tim.c     ****   {
 189:Src/tim.c     ****     Error_Handler();
 190:Src/tim.c     ****   }
 191:Src/tim.c     **** 
 192:Src/tim.c     **** }
  87              		.loc 1 192 1 view .LVU23
  88 0034 03B0     		add	sp, sp, #12
  89              	.LCFI2:
  90              		.cfi_remember_state
  91              		.cfi_def_cfa_offset 4
  92              		@ sp needed
  93 0036 5DF804FB 		ldr	pc, [sp], #4
  94              	.L5:
ARM GAS  /var/folders/80/65lm4rm97rv_n74c85vt01040000gn/T//ccB3zof8.s 			page 6


  95              	.LCFI3:
  96              		.cfi_restore_state
 183:Src/tim.c     ****   }
  97              		.loc 1 183 5 is_stmt 1 view .LVU24
  98 003a FFF7FEFF 		bl	Error_Handler
  99              	.LVL2:
 100 003e F1E7     		b	.L2
 101              	.L6:
 189:Src/tim.c     ****   }
 102              		.loc 1 189 5 view .LVU25
 103 0040 FFF7FEFF 		bl	Error_Handler
 104              	.LVL3:
 105              		.loc 1 192 1 is_stmt 0 view .LVU26
 106 0044 F6E7     		b	.L1
 107              	.L8:
 108 0046 00BF     		.align	2
 109              	.L7:
 110 0048 00000000 		.word	.LANCHOR0
 111 004c 00100040 		.word	1073745920
 112              		.cfi_endproc
 113              	.LFE128:
 115              		.section	.text.HAL_TIM_Base_MspInit,"ax",%progbits
 116              		.align	1
 117              		.global	HAL_TIM_Base_MspInit
 118              		.syntax unified
 119              		.thumb
 120              		.thumb_func
 121              		.fpu fpv4-sp-d16
 123              	HAL_TIM_Base_MspInit:
 124              	.LVL4:
 125              	.LFB129:
 193:Src/tim.c     **** 
 194:Src/tim.c     **** void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
 195:Src/tim.c     **** {
 126              		.loc 1 195 1 is_stmt 1 view -0
 127              		.cfi_startproc
 128              		@ args = 0, pretend = 0, frame = 16
 129              		@ frame_needed = 0, uses_anonymous_args = 0
 130              		.loc 1 195 1 is_stmt 0 view .LVU28
 131 0000 00B5     		push	{lr}
 132              	.LCFI4:
 133              		.cfi_def_cfa_offset 4
 134              		.cfi_offset 14, -4
 135 0002 85B0     		sub	sp, sp, #20
 136              	.LCFI5:
 137              		.cfi_def_cfa_offset 24
 196:Src/tim.c     **** 
 197:Src/tim.c     ****   if(tim_baseHandle->Instance==TIM3)
 138              		.loc 1 197 3 is_stmt 1 view .LVU29
 139              		.loc 1 197 20 is_stmt 0 view .LVU30
 140 0004 0368     		ldr	r3, [r0]
 141              		.loc 1 197 5 view .LVU31
 142 0006 1A4A     		ldr	r2, .L17
 143 0008 9342     		cmp	r3, r2
 144 000a 08D0     		beq	.L14
 198:Src/tim.c     ****   {
 199:Src/tim.c     ****   /* USER CODE BEGIN TIM3_MspInit 0 */
ARM GAS  /var/folders/80/65lm4rm97rv_n74c85vt01040000gn/T//ccB3zof8.s 			page 7


 200:Src/tim.c     **** 
 201:Src/tim.c     ****   /* USER CODE END TIM3_MspInit 0 */
 202:Src/tim.c     ****     /* TIM3 clock enable */
 203:Src/tim.c     ****     __HAL_RCC_TIM3_CLK_ENABLE();
 204:Src/tim.c     ****   /* USER CODE BEGIN TIM3_MspInit 1 */
 205:Src/tim.c     **** 
 206:Src/tim.c     ****   /* USER CODE END TIM3_MspInit 1 */
 207:Src/tim.c     ****   }
 208:Src/tim.c     ****   else if(tim_baseHandle->Instance==TIM4)
 145              		.loc 1 208 8 is_stmt 1 view .LVU32
 146              		.loc 1 208 10 is_stmt 0 view .LVU33
 147 000c 194A     		ldr	r2, .L17+4
 148 000e 9342     		cmp	r3, r2
 149 0010 10D0     		beq	.L15
 209:Src/tim.c     ****   {
 210:Src/tim.c     ****   /* USER CODE BEGIN TIM4_MspInit 0 */
 211:Src/tim.c     **** 
 212:Src/tim.c     ****   /* USER CODE END TIM4_MspInit 0 */
 213:Src/tim.c     ****     /* TIM4 clock enable */
 214:Src/tim.c     ****     __HAL_RCC_TIM4_CLK_ENABLE();
 215:Src/tim.c     ****   /* USER CODE BEGIN TIM4_MspInit 1 */
 216:Src/tim.c     **** 
 217:Src/tim.c     ****   /* USER CODE END TIM4_MspInit 1 */
 218:Src/tim.c     ****   }
 219:Src/tim.c     ****   else if(tim_baseHandle->Instance==TIM6)
 150              		.loc 1 219 8 is_stmt 1 view .LVU34
 151              		.loc 1 219 10 is_stmt 0 view .LVU35
 152 0012 194A     		ldr	r2, .L17+8
 153 0014 9342     		cmp	r3, r2
 154 0016 18D0     		beq	.L16
 155              	.LVL5:
 156              	.L9:
 220:Src/tim.c     ****   {
 221:Src/tim.c     ****   /* USER CODE BEGIN TIM6_MspInit 0 */
 222:Src/tim.c     **** 
 223:Src/tim.c     ****   /* USER CODE END TIM6_MspInit 0 */
 224:Src/tim.c     ****     /* TIM6 clock enable */
 225:Src/tim.c     ****     __HAL_RCC_TIM6_CLK_ENABLE();
 226:Src/tim.c     **** 
 227:Src/tim.c     ****     /* TIM6 interrupt Init */
 228:Src/tim.c     ****     HAL_NVIC_SetPriority(TIM6_DAC1_IRQn, 0, 0);
 229:Src/tim.c     ****     HAL_NVIC_EnableIRQ(TIM6_DAC1_IRQn);
 230:Src/tim.c     ****   /* USER CODE BEGIN TIM6_MspInit 1 */
 231:Src/tim.c     **** 
 232:Src/tim.c     ****   /* USER CODE END TIM6_MspInit 1 */
 233:Src/tim.c     ****   }
 234:Src/tim.c     **** }
 157              		.loc 1 234 1 view .LVU36
 158 0018 05B0     		add	sp, sp, #20
 159              	.LCFI6:
 160              		.cfi_remember_state
 161              		.cfi_def_cfa_offset 4
 162              		@ sp needed
 163 001a 5DF804FB 		ldr	pc, [sp], #4
 164              	.LVL6:
 165              	.L14:
 166              	.LCFI7:
ARM GAS  /var/folders/80/65lm4rm97rv_n74c85vt01040000gn/T//ccB3zof8.s 			page 8


 167              		.cfi_restore_state
 203:Src/tim.c     ****   /* USER CODE BEGIN TIM3_MspInit 1 */
 168              		.loc 1 203 5 is_stmt 1 view .LVU37
 169              	.LBB2:
 203:Src/tim.c     ****   /* USER CODE BEGIN TIM3_MspInit 1 */
 170              		.loc 1 203 5 view .LVU38
 203:Src/tim.c     ****   /* USER CODE BEGIN TIM3_MspInit 1 */
 171              		.loc 1 203 5 view .LVU39
 172 001e 174B     		ldr	r3, .L17+12
 173 0020 DA69     		ldr	r2, [r3, #28]
 174 0022 42F00202 		orr	r2, r2, #2
 175 0026 DA61     		str	r2, [r3, #28]
 203:Src/tim.c     ****   /* USER CODE BEGIN TIM3_MspInit 1 */
 176              		.loc 1 203 5 view .LVU40
 177 0028 DB69     		ldr	r3, [r3, #28]
 178 002a 03F00203 		and	r3, r3, #2
 179 002e 0193     		str	r3, [sp, #4]
 203:Src/tim.c     ****   /* USER CODE BEGIN TIM3_MspInit 1 */
 180              		.loc 1 203 5 view .LVU41
 181 0030 019B     		ldr	r3, [sp, #4]
 182              	.LBE2:
 203:Src/tim.c     ****   /* USER CODE BEGIN TIM3_MspInit 1 */
 183              		.loc 1 203 5 view .LVU42
 184 0032 F1E7     		b	.L9
 185              	.L15:
 214:Src/tim.c     ****   /* USER CODE BEGIN TIM4_MspInit 1 */
 186              		.loc 1 214 5 view .LVU43
 187              	.LBB3:
 214:Src/tim.c     ****   /* USER CODE BEGIN TIM4_MspInit 1 */
 188              		.loc 1 214 5 view .LVU44
 214:Src/tim.c     ****   /* USER CODE BEGIN TIM4_MspInit 1 */
 189              		.loc 1 214 5 view .LVU45
 190 0034 114B     		ldr	r3, .L17+12
 191 0036 DA69     		ldr	r2, [r3, #28]
 192 0038 42F00402 		orr	r2, r2, #4
 193 003c DA61     		str	r2, [r3, #28]
 214:Src/tim.c     ****   /* USER CODE BEGIN TIM4_MspInit 1 */
 194              		.loc 1 214 5 view .LVU46
 195 003e DB69     		ldr	r3, [r3, #28]
 196 0040 03F00403 		and	r3, r3, #4
 197 0044 0293     		str	r3, [sp, #8]
 214:Src/tim.c     ****   /* USER CODE BEGIN TIM4_MspInit 1 */
 198              		.loc 1 214 5 view .LVU47
 199 0046 029B     		ldr	r3, [sp, #8]
 200              	.LBE3:
 214:Src/tim.c     ****   /* USER CODE BEGIN TIM4_MspInit 1 */
 201              		.loc 1 214 5 view .LVU48
 202 0048 E6E7     		b	.L9
 203              	.L16:
 225:Src/tim.c     **** 
 204              		.loc 1 225 5 view .LVU49
 205              	.LBB4:
 225:Src/tim.c     **** 
 206              		.loc 1 225 5 view .LVU50
 225:Src/tim.c     **** 
 207              		.loc 1 225 5 view .LVU51
 208 004a 0C4B     		ldr	r3, .L17+12
ARM GAS  /var/folders/80/65lm4rm97rv_n74c85vt01040000gn/T//ccB3zof8.s 			page 9


 209 004c DA69     		ldr	r2, [r3, #28]
 210 004e 42F01002 		orr	r2, r2, #16
 211 0052 DA61     		str	r2, [r3, #28]
 225:Src/tim.c     **** 
 212              		.loc 1 225 5 view .LVU52
 213 0054 DB69     		ldr	r3, [r3, #28]
 214 0056 03F01003 		and	r3, r3, #16
 215 005a 0393     		str	r3, [sp, #12]
 225:Src/tim.c     **** 
 216              		.loc 1 225 5 view .LVU53
 217 005c 039B     		ldr	r3, [sp, #12]
 218              	.LBE4:
 225:Src/tim.c     **** 
 219              		.loc 1 225 5 view .LVU54
 228:Src/tim.c     ****     HAL_NVIC_EnableIRQ(TIM6_DAC1_IRQn);
 220              		.loc 1 228 5 view .LVU55
 221 005e 0022     		movs	r2, #0
 222 0060 1146     		mov	r1, r2
 223 0062 3620     		movs	r0, #54
 224              	.LVL7:
 228:Src/tim.c     ****     HAL_NVIC_EnableIRQ(TIM6_DAC1_IRQn);
 225              		.loc 1 228 5 is_stmt 0 view .LVU56
 226 0064 FFF7FEFF 		bl	HAL_NVIC_SetPriority
 227              	.LVL8:
 229:Src/tim.c     ****   /* USER CODE BEGIN TIM6_MspInit 1 */
 228              		.loc 1 229 5 is_stmt 1 view .LVU57
 229 0068 3620     		movs	r0, #54
 230 006a FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 231              	.LVL9:
 232              		.loc 1 234 1 is_stmt 0 view .LVU58
 233 006e D3E7     		b	.L9
 234              	.L18:
 235              		.align	2
 236              	.L17:
 237 0070 00040040 		.word	1073742848
 238 0074 00080040 		.word	1073743872
 239 0078 00100040 		.word	1073745920
 240 007c 00100240 		.word	1073876992
 241              		.cfi_endproc
 242              	.LFE129:
 244              		.section	.text.HAL_TIM_MspPostInit,"ax",%progbits
 245              		.align	1
 246              		.global	HAL_TIM_MspPostInit
 247              		.syntax unified
 248              		.thumb
 249              		.thumb_func
 250              		.fpu fpv4-sp-d16
 252              	HAL_TIM_MspPostInit:
 253              	.LVL10:
 254              	.LFB130:
 235:Src/tim.c     **** void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
 236:Src/tim.c     **** {
 255              		.loc 1 236 1 is_stmt 1 view -0
 256              		.cfi_startproc
 257              		@ args = 0, pretend = 0, frame = 32
 258              		@ frame_needed = 0, uses_anonymous_args = 0
 259              		.loc 1 236 1 is_stmt 0 view .LVU60
ARM GAS  /var/folders/80/65lm4rm97rv_n74c85vt01040000gn/T//ccB3zof8.s 			page 10


 260 0000 10B5     		push	{r4, lr}
 261              	.LCFI8:
 262              		.cfi_def_cfa_offset 8
 263              		.cfi_offset 4, -8
 264              		.cfi_offset 14, -4
 265 0002 88B0     		sub	sp, sp, #32
 266              	.LCFI9:
 267              		.cfi_def_cfa_offset 40
 237:Src/tim.c     **** 
 238:Src/tim.c     ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 268              		.loc 1 238 3 is_stmt 1 view .LVU61
 269              		.loc 1 238 20 is_stmt 0 view .LVU62
 270 0004 0023     		movs	r3, #0
 271 0006 0393     		str	r3, [sp, #12]
 272 0008 0493     		str	r3, [sp, #16]
 273 000a 0593     		str	r3, [sp, #20]
 274 000c 0693     		str	r3, [sp, #24]
 275 000e 0793     		str	r3, [sp, #28]
 239:Src/tim.c     ****   if(timHandle->Instance==TIM3)
 276              		.loc 1 239 3 is_stmt 1 view .LVU63
 277              		.loc 1 239 15 is_stmt 0 view .LVU64
 278 0010 0368     		ldr	r3, [r0]
 279              		.loc 1 239 5 view .LVU65
 280 0012 234A     		ldr	r2, .L25
 281 0014 9342     		cmp	r3, r2
 282 0016 04D0     		beq	.L23
 240:Src/tim.c     ****   {
 241:Src/tim.c     ****   /* USER CODE BEGIN TIM3_MspPostInit 0 */
 242:Src/tim.c     **** 
 243:Src/tim.c     ****   /* USER CODE END TIM3_MspPostInit 0 */
 244:Src/tim.c     ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 245:Src/tim.c     ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 246:Src/tim.c     ****     /**TIM3 GPIO Configuration    
 247:Src/tim.c     ****     PA4     ------> TIM3_CH2
 248:Src/tim.c     ****     PA6     ------> TIM3_CH1
 249:Src/tim.c     ****     PB0     ------> TIM3_CH3
 250:Src/tim.c     ****     PB1     ------> TIM3_CH4 
 251:Src/tim.c     ****     */
 252:Src/tim.c     ****     GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_6;
 253:Src/tim.c     ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 254:Src/tim.c     ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 255:Src/tim.c     ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 256:Src/tim.c     ****     GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 257:Src/tim.c     ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 258:Src/tim.c     **** 
 259:Src/tim.c     ****     GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 260:Src/tim.c     ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 261:Src/tim.c     ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 262:Src/tim.c     ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 263:Src/tim.c     ****     GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 264:Src/tim.c     ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 265:Src/tim.c     **** 
 266:Src/tim.c     ****   /* USER CODE BEGIN TIM3_MspPostInit 1 */
 267:Src/tim.c     **** 
 268:Src/tim.c     ****   /* USER CODE END TIM3_MspPostInit 1 */
 269:Src/tim.c     ****   }
 270:Src/tim.c     ****   else if(timHandle->Instance==TIM4)
ARM GAS  /var/folders/80/65lm4rm97rv_n74c85vt01040000gn/T//ccB3zof8.s 			page 11


 283              		.loc 1 270 8 is_stmt 1 view .LVU66
 284              		.loc 1 270 10 is_stmt 0 view .LVU67
 285 0018 224A     		ldr	r2, .L25+4
 286 001a 9342     		cmp	r3, r2
 287 001c 2AD0     		beq	.L24
 288              	.LVL11:
 289              	.L19:
 271:Src/tim.c     ****   {
 272:Src/tim.c     ****   /* USER CODE BEGIN TIM4_MspPostInit 0 */
 273:Src/tim.c     **** 
 274:Src/tim.c     ****   /* USER CODE END TIM4_MspPostInit 0 */
 275:Src/tim.c     ****   
 276:Src/tim.c     ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 277:Src/tim.c     ****     /**TIM4 GPIO Configuration    
 278:Src/tim.c     ****     PB6     ------> TIM4_CH1
 279:Src/tim.c     ****     PB7     ------> TIM4_CH2
 280:Src/tim.c     ****     PB8     ------> TIM4_CH3
 281:Src/tim.c     ****     PB9     ------> TIM4_CH4 
 282:Src/tim.c     ****     */
 283:Src/tim.c     ****     GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9;
 284:Src/tim.c     ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 285:Src/tim.c     ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 286:Src/tim.c     ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 287:Src/tim.c     ****     GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 288:Src/tim.c     ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 289:Src/tim.c     **** 
 290:Src/tim.c     ****   /* USER CODE BEGIN TIM4_MspPostInit 1 */
 291:Src/tim.c     **** 
 292:Src/tim.c     ****   /* USER CODE END TIM4_MspPostInit 1 */
 293:Src/tim.c     ****   }
 294:Src/tim.c     **** 
 295:Src/tim.c     **** }
 290              		.loc 1 295 1 view .LVU68
 291 001e 08B0     		add	sp, sp, #32
 292              	.LCFI10:
 293              		.cfi_remember_state
 294              		.cfi_def_cfa_offset 8
 295              		@ sp needed
 296 0020 10BD     		pop	{r4, pc}
 297              	.LVL12:
 298              	.L23:
 299              	.LCFI11:
 300              		.cfi_restore_state
 244:Src/tim.c     ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 301              		.loc 1 244 5 is_stmt 1 view .LVU69
 302              	.LBB5:
 244:Src/tim.c     ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 303              		.loc 1 244 5 view .LVU70
 244:Src/tim.c     ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 304              		.loc 1 244 5 view .LVU71
 305 0022 214B     		ldr	r3, .L25+8
 306 0024 5A69     		ldr	r2, [r3, #20]
 307 0026 42F40032 		orr	r2, r2, #131072
 308 002a 5A61     		str	r2, [r3, #20]
 244:Src/tim.c     ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 309              		.loc 1 244 5 view .LVU72
 310 002c 5A69     		ldr	r2, [r3, #20]
ARM GAS  /var/folders/80/65lm4rm97rv_n74c85vt01040000gn/T//ccB3zof8.s 			page 12


 311 002e 02F40032 		and	r2, r2, #131072
 312 0032 0092     		str	r2, [sp]
 244:Src/tim.c     ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 313              		.loc 1 244 5 view .LVU73
 314 0034 009A     		ldr	r2, [sp]
 315              	.LBE5:
 244:Src/tim.c     ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 316              		.loc 1 244 5 view .LVU74
 245:Src/tim.c     ****     /**TIM3 GPIO Configuration    
 317              		.loc 1 245 5 view .LVU75
 318              	.LBB6:
 245:Src/tim.c     ****     /**TIM3 GPIO Configuration    
 319              		.loc 1 245 5 view .LVU76
 245:Src/tim.c     ****     /**TIM3 GPIO Configuration    
 320              		.loc 1 245 5 view .LVU77
 321 0036 5A69     		ldr	r2, [r3, #20]
 322 0038 42F48022 		orr	r2, r2, #262144
 323 003c 5A61     		str	r2, [r3, #20]
 245:Src/tim.c     ****     /**TIM3 GPIO Configuration    
 324              		.loc 1 245 5 view .LVU78
 325 003e 5B69     		ldr	r3, [r3, #20]
 326 0040 03F48023 		and	r3, r3, #262144
 327 0044 0193     		str	r3, [sp, #4]
 245:Src/tim.c     ****     /**TIM3 GPIO Configuration    
 328              		.loc 1 245 5 view .LVU79
 329 0046 019B     		ldr	r3, [sp, #4]
 330              	.LBE6:
 245:Src/tim.c     ****     /**TIM3 GPIO Configuration    
 331              		.loc 1 245 5 view .LVU80
 252:Src/tim.c     ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 332              		.loc 1 252 5 view .LVU81
 252:Src/tim.c     ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 333              		.loc 1 252 25 is_stmt 0 view .LVU82
 334 0048 5023     		movs	r3, #80
 335 004a 0393     		str	r3, [sp, #12]
 253:Src/tim.c     ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 336              		.loc 1 253 5 is_stmt 1 view .LVU83
 253:Src/tim.c     ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 337              		.loc 1 253 26 is_stmt 0 view .LVU84
 338 004c 0224     		movs	r4, #2
 339 004e 0494     		str	r4, [sp, #16]
 254:Src/tim.c     ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 340              		.loc 1 254 5 is_stmt 1 view .LVU85
 255:Src/tim.c     ****     GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 341              		.loc 1 255 5 view .LVU86
 256:Src/tim.c     ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 342              		.loc 1 256 5 view .LVU87
 256:Src/tim.c     ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 343              		.loc 1 256 31 is_stmt 0 view .LVU88
 344 0050 0794     		str	r4, [sp, #28]
 257:Src/tim.c     **** 
 345              		.loc 1 257 5 is_stmt 1 view .LVU89
 346 0052 03A9     		add	r1, sp, #12
 347 0054 4FF09040 		mov	r0, #1207959552
 348              	.LVL13:
 257:Src/tim.c     **** 
 349              		.loc 1 257 5 is_stmt 0 view .LVU90
ARM GAS  /var/folders/80/65lm4rm97rv_n74c85vt01040000gn/T//ccB3zof8.s 			page 13


 350 0058 FFF7FEFF 		bl	HAL_GPIO_Init
 351              	.LVL14:
 259:Src/tim.c     ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 352              		.loc 1 259 5 is_stmt 1 view .LVU91
 259:Src/tim.c     ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 353              		.loc 1 259 25 is_stmt 0 view .LVU92
 354 005c 0323     		movs	r3, #3
 355 005e 0393     		str	r3, [sp, #12]
 260:Src/tim.c     ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 356              		.loc 1 260 5 is_stmt 1 view .LVU93
 260:Src/tim.c     ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 357              		.loc 1 260 26 is_stmt 0 view .LVU94
 358 0060 0494     		str	r4, [sp, #16]
 261:Src/tim.c     ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 359              		.loc 1 261 5 is_stmt 1 view .LVU95
 261:Src/tim.c     ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 360              		.loc 1 261 26 is_stmt 0 view .LVU96
 361 0062 0023     		movs	r3, #0
 362 0064 0593     		str	r3, [sp, #20]
 262:Src/tim.c     ****     GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 363              		.loc 1 262 5 is_stmt 1 view .LVU97
 262:Src/tim.c     ****     GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 364              		.loc 1 262 27 is_stmt 0 view .LVU98
 365 0066 0693     		str	r3, [sp, #24]
 263:Src/tim.c     ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 366              		.loc 1 263 5 is_stmt 1 view .LVU99
 263:Src/tim.c     ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 367              		.loc 1 263 31 is_stmt 0 view .LVU100
 368 0068 0794     		str	r4, [sp, #28]
 264:Src/tim.c     **** 
 369              		.loc 1 264 5 is_stmt 1 view .LVU101
 370 006a 03A9     		add	r1, sp, #12
 371 006c 0F48     		ldr	r0, .L25+12
 372 006e FFF7FEFF 		bl	HAL_GPIO_Init
 373              	.LVL15:
 374 0072 D4E7     		b	.L19
 375              	.LVL16:
 376              	.L24:
 276:Src/tim.c     ****     /**TIM4 GPIO Configuration    
 377              		.loc 1 276 5 view .LVU102
 378              	.LBB7:
 276:Src/tim.c     ****     /**TIM4 GPIO Configuration    
 379              		.loc 1 276 5 view .LVU103
 276:Src/tim.c     ****     /**TIM4 GPIO Configuration    
 380              		.loc 1 276 5 view .LVU104
 381 0074 0C4B     		ldr	r3, .L25+8
 382 0076 5A69     		ldr	r2, [r3, #20]
 383 0078 42F48022 		orr	r2, r2, #262144
 384 007c 5A61     		str	r2, [r3, #20]
 276:Src/tim.c     ****     /**TIM4 GPIO Configuration    
 385              		.loc 1 276 5 view .LVU105
 386 007e 5B69     		ldr	r3, [r3, #20]
 387 0080 03F48023 		and	r3, r3, #262144
 388 0084 0293     		str	r3, [sp, #8]
 276:Src/tim.c     ****     /**TIM4 GPIO Configuration    
 389              		.loc 1 276 5 view .LVU106
 390 0086 029B     		ldr	r3, [sp, #8]
ARM GAS  /var/folders/80/65lm4rm97rv_n74c85vt01040000gn/T//ccB3zof8.s 			page 14


 391              	.LBE7:
 276:Src/tim.c     ****     /**TIM4 GPIO Configuration    
 392              		.loc 1 276 5 view .LVU107
 283:Src/tim.c     ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 393              		.loc 1 283 5 view .LVU108
 283:Src/tim.c     ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 394              		.loc 1 283 25 is_stmt 0 view .LVU109
 395 0088 4FF47073 		mov	r3, #960
 396 008c 0393     		str	r3, [sp, #12]
 284:Src/tim.c     ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 397              		.loc 1 284 5 is_stmt 1 view .LVU110
 284:Src/tim.c     ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 398              		.loc 1 284 26 is_stmt 0 view .LVU111
 399 008e 0223     		movs	r3, #2
 400 0090 0493     		str	r3, [sp, #16]
 285:Src/tim.c     ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 401              		.loc 1 285 5 is_stmt 1 view .LVU112
 286:Src/tim.c     ****     GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 402              		.loc 1 286 5 view .LVU113
 287:Src/tim.c     ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 403              		.loc 1 287 5 view .LVU114
 287:Src/tim.c     ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 404              		.loc 1 287 31 is_stmt 0 view .LVU115
 405 0092 0793     		str	r3, [sp, #28]
 288:Src/tim.c     **** 
 406              		.loc 1 288 5 is_stmt 1 view .LVU116
 407 0094 03A9     		add	r1, sp, #12
 408 0096 0548     		ldr	r0, .L25+12
 409              	.LVL17:
 288:Src/tim.c     **** 
 410              		.loc 1 288 5 is_stmt 0 view .LVU117
 411 0098 FFF7FEFF 		bl	HAL_GPIO_Init
 412              	.LVL18:
 413              		.loc 1 295 1 view .LVU118
 414 009c BFE7     		b	.L19
 415              	.L26:
 416 009e 00BF     		.align	2
 417              	.L25:
 418 00a0 00040040 		.word	1073742848
 419 00a4 00080040 		.word	1073743872
 420 00a8 00100240 		.word	1073876992
 421 00ac 00040048 		.word	1207960576
 422              		.cfi_endproc
 423              	.LFE130:
 425              		.section	.text.MX_TIM3_Init,"ax",%progbits
 426              		.align	1
 427              		.global	MX_TIM3_Init
 428              		.syntax unified
 429              		.thumb
 430              		.thumb_func
 431              		.fpu fpv4-sp-d16
 433              	MX_TIM3_Init:
 434              	.LFB126:
  63:Src/tim.c     ****   TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 435              		.loc 1 63 1 is_stmt 1 view -0
 436              		.cfi_startproc
 437              		@ args = 0, pretend = 0, frame = 56
ARM GAS  /var/folders/80/65lm4rm97rv_n74c85vt01040000gn/T//ccB3zof8.s 			page 15


 438              		@ frame_needed = 0, uses_anonymous_args = 0
 439 0000 00B5     		push	{lr}
 440              	.LCFI12:
 441              		.cfi_def_cfa_offset 4
 442              		.cfi_offset 14, -4
 443 0002 8FB0     		sub	sp, sp, #60
 444              	.LCFI13:
 445              		.cfi_def_cfa_offset 64
  64:Src/tim.c     ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 446              		.loc 1 64 3 view .LVU120
  64:Src/tim.c     ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 447              		.loc 1 64 26 is_stmt 0 view .LVU121
 448 0004 0023     		movs	r3, #0
 449 0006 0A93     		str	r3, [sp, #40]
 450 0008 0B93     		str	r3, [sp, #44]
 451 000a 0C93     		str	r3, [sp, #48]
 452 000c 0D93     		str	r3, [sp, #52]
  65:Src/tim.c     ****   TIM_OC_InitTypeDef sConfigOC = {0};
 453              		.loc 1 65 3 is_stmt 1 view .LVU122
  65:Src/tim.c     ****   TIM_OC_InitTypeDef sConfigOC = {0};
 454              		.loc 1 65 27 is_stmt 0 view .LVU123
 455 000e 0893     		str	r3, [sp, #32]
 456 0010 0993     		str	r3, [sp, #36]
  66:Src/tim.c     **** 
 457              		.loc 1 66 3 is_stmt 1 view .LVU124
  66:Src/tim.c     **** 
 458              		.loc 1 66 22 is_stmt 0 view .LVU125
 459 0012 0193     		str	r3, [sp, #4]
 460 0014 0293     		str	r3, [sp, #8]
 461 0016 0393     		str	r3, [sp, #12]
 462 0018 0493     		str	r3, [sp, #16]
 463 001a 0593     		str	r3, [sp, #20]
 464 001c 0693     		str	r3, [sp, #24]
 465 001e 0793     		str	r3, [sp, #28]
  68:Src/tim.c     ****   htim3.Init.Prescaler = 99;
 466              		.loc 1 68 3 is_stmt 1 view .LVU126
  68:Src/tim.c     ****   htim3.Init.Prescaler = 99;
 467              		.loc 1 68 18 is_stmt 0 view .LVU127
 468 0020 2F48     		ldr	r0, .L45
 469 0022 304A     		ldr	r2, .L45+4
 470 0024 0260     		str	r2, [r0]
  69:Src/tim.c     ****   htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 471              		.loc 1 69 3 is_stmt 1 view .LVU128
  69:Src/tim.c     ****   htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 472              		.loc 1 69 24 is_stmt 0 view .LVU129
 473 0026 6322     		movs	r2, #99
 474 0028 4260     		str	r2, [r0, #4]
  70:Src/tim.c     ****   htim3.Init.Period = 255;
 475              		.loc 1 70 3 is_stmt 1 view .LVU130
  70:Src/tim.c     ****   htim3.Init.Period = 255;
 476              		.loc 1 70 26 is_stmt 0 view .LVU131
 477 002a 8360     		str	r3, [r0, #8]
  71:Src/tim.c     ****   htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 478              		.loc 1 71 3 is_stmt 1 view .LVU132
  71:Src/tim.c     ****   htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 479              		.loc 1 71 21 is_stmt 0 view .LVU133
 480 002c FF22     		movs	r2, #255
ARM GAS  /var/folders/80/65lm4rm97rv_n74c85vt01040000gn/T//ccB3zof8.s 			page 16


 481 002e C260     		str	r2, [r0, #12]
  72:Src/tim.c     ****   htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 482              		.loc 1 72 3 is_stmt 1 view .LVU134
  72:Src/tim.c     ****   htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 483              		.loc 1 72 28 is_stmt 0 view .LVU135
 484 0030 0361     		str	r3, [r0, #16]
  73:Src/tim.c     ****   if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 485              		.loc 1 73 3 is_stmt 1 view .LVU136
  73:Src/tim.c     ****   if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 486              		.loc 1 73 32 is_stmt 0 view .LVU137
 487 0032 8361     		str	r3, [r0, #24]
  74:Src/tim.c     ****   {
 488              		.loc 1 74 3 is_stmt 1 view .LVU138
  74:Src/tim.c     ****   {
 489              		.loc 1 74 7 is_stmt 0 view .LVU139
 490 0034 FFF7FEFF 		bl	HAL_TIM_Base_Init
 491              	.LVL19:
  74:Src/tim.c     ****   {
 492              		.loc 1 74 6 view .LVU140
 493 0038 0028     		cmp	r0, #0
 494 003a 39D1     		bne	.L37
 495              	.L28:
  78:Src/tim.c     ****   if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 496              		.loc 1 78 3 is_stmt 1 view .LVU141
  78:Src/tim.c     ****   if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 497              		.loc 1 78 34 is_stmt 0 view .LVU142
 498 003c 4FF48053 		mov	r3, #4096
 499 0040 0A93     		str	r3, [sp, #40]
  79:Src/tim.c     ****   {
 500              		.loc 1 79 3 is_stmt 1 view .LVU143
  79:Src/tim.c     ****   {
 501              		.loc 1 79 7 is_stmt 0 view .LVU144
 502 0042 0AA9     		add	r1, sp, #40
 503 0044 2648     		ldr	r0, .L45
 504 0046 FFF7FEFF 		bl	HAL_TIM_ConfigClockSource
 505              	.LVL20:
  79:Src/tim.c     ****   {
 506              		.loc 1 79 6 view .LVU145
 507 004a 0028     		cmp	r0, #0
 508 004c 33D1     		bne	.L38
 509              	.L29:
  83:Src/tim.c     ****   {
 510              		.loc 1 83 3 is_stmt 1 view .LVU146
  83:Src/tim.c     ****   {
 511              		.loc 1 83 7 is_stmt 0 view .LVU147
 512 004e 2448     		ldr	r0, .L45
 513 0050 FFF7FEFF 		bl	HAL_TIM_PWM_Init
 514              	.LVL21:
  83:Src/tim.c     ****   {
 515              		.loc 1 83 6 view .LVU148
 516 0054 0028     		cmp	r0, #0
 517 0056 31D1     		bne	.L39
 518              	.L30:
  87:Src/tim.c     ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 519              		.loc 1 87 3 is_stmt 1 view .LVU149
  87:Src/tim.c     ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 520              		.loc 1 87 37 is_stmt 0 view .LVU150
ARM GAS  /var/folders/80/65lm4rm97rv_n74c85vt01040000gn/T//ccB3zof8.s 			page 17


 521 0058 0023     		movs	r3, #0
 522 005a 0893     		str	r3, [sp, #32]
  88:Src/tim.c     ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 523              		.loc 1 88 3 is_stmt 1 view .LVU151
  88:Src/tim.c     ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 524              		.loc 1 88 33 is_stmt 0 view .LVU152
 525 005c 0993     		str	r3, [sp, #36]
  89:Src/tim.c     ****   {
 526              		.loc 1 89 3 is_stmt 1 view .LVU153
  89:Src/tim.c     ****   {
 527              		.loc 1 89 7 is_stmt 0 view .LVU154
 528 005e 08A9     		add	r1, sp, #32
 529 0060 1F48     		ldr	r0, .L45
 530 0062 FFF7FEFF 		bl	HAL_TIMEx_MasterConfigSynchronization
 531              	.LVL22:
  89:Src/tim.c     ****   {
 532              		.loc 1 89 6 view .LVU155
 533 0066 60BB     		cbnz	r0, .L40
 534              	.L31:
  93:Src/tim.c     ****   sConfigOC.Pulse = 0;
 535              		.loc 1 93 3 is_stmt 1 view .LVU156
  93:Src/tim.c     ****   sConfigOC.Pulse = 0;
 536              		.loc 1 93 20 is_stmt 0 view .LVU157
 537 0068 6023     		movs	r3, #96
 538 006a 0193     		str	r3, [sp, #4]
  94:Src/tim.c     ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 539              		.loc 1 94 3 is_stmt 1 view .LVU158
  94:Src/tim.c     ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 540              		.loc 1 94 19 is_stmt 0 view .LVU159
 541 006c 0022     		movs	r2, #0
 542 006e 0292     		str	r2, [sp, #8]
  95:Src/tim.c     ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 543              		.loc 1 95 3 is_stmt 1 view .LVU160
  95:Src/tim.c     ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 544              		.loc 1 95 24 is_stmt 0 view .LVU161
 545 0070 0392     		str	r2, [sp, #12]
  96:Src/tim.c     ****   if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 546              		.loc 1 96 3 is_stmt 1 view .LVU162
  96:Src/tim.c     ****   if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 547              		.loc 1 96 24 is_stmt 0 view .LVU163
 548 0072 0592     		str	r2, [sp, #20]
  97:Src/tim.c     ****   {
 549              		.loc 1 97 3 is_stmt 1 view .LVU164
  97:Src/tim.c     ****   {
 550              		.loc 1 97 7 is_stmt 0 view .LVU165
 551 0074 01A9     		add	r1, sp, #4
 552 0076 1A48     		ldr	r0, .L45
 553 0078 FFF7FEFF 		bl	HAL_TIM_PWM_ConfigChannel
 554              	.LVL23:
  97:Src/tim.c     ****   {
 555              		.loc 1 97 6 view .LVU166
 556 007c 20BB     		cbnz	r0, .L41
 557              	.L32:
 101:Src/tim.c     ****   {
 558              		.loc 1 101 3 is_stmt 1 view .LVU167
 101:Src/tim.c     ****   {
 559              		.loc 1 101 7 is_stmt 0 view .LVU168
ARM GAS  /var/folders/80/65lm4rm97rv_n74c85vt01040000gn/T//ccB3zof8.s 			page 18


 560 007e 0422     		movs	r2, #4
 561 0080 0DEB0201 		add	r1, sp, r2
 562 0084 1648     		ldr	r0, .L45
 563 0086 FFF7FEFF 		bl	HAL_TIM_PWM_ConfigChannel
 564              	.LVL24:
 101:Src/tim.c     ****   {
 565              		.loc 1 101 6 view .LVU169
 566 008a 00BB     		cbnz	r0, .L42
 567              	.L33:
 105:Src/tim.c     ****   {
 568              		.loc 1 105 3 is_stmt 1 view .LVU170
 105:Src/tim.c     ****   {
 569              		.loc 1 105 7 is_stmt 0 view .LVU171
 570 008c 0822     		movs	r2, #8
 571 008e 01A9     		add	r1, sp, #4
 572 0090 1348     		ldr	r0, .L45
 573 0092 FFF7FEFF 		bl	HAL_TIM_PWM_ConfigChannel
 574              	.LVL25:
 105:Src/tim.c     ****   {
 575              		.loc 1 105 6 view .LVU172
 576 0096 E8B9     		cbnz	r0, .L43
 577              	.L34:
 109:Src/tim.c     ****   {
 578              		.loc 1 109 3 is_stmt 1 view .LVU173
 109:Src/tim.c     ****   {
 579              		.loc 1 109 7 is_stmt 0 view .LVU174
 580 0098 0C22     		movs	r2, #12
 581 009a 01A9     		add	r1, sp, #4
 582 009c 1048     		ldr	r0, .L45
 583 009e FFF7FEFF 		bl	HAL_TIM_PWM_ConfigChannel
 584              	.LVL26:
 109:Src/tim.c     ****   {
 585              		.loc 1 109 6 view .LVU175
 586 00a2 D0B9     		cbnz	r0, .L44
 587              	.L35:
 113:Src/tim.c     **** 
 588              		.loc 1 113 3 is_stmt 1 view .LVU176
 589 00a4 0E48     		ldr	r0, .L45
 590 00a6 FFF7FEFF 		bl	HAL_TIM_MspPostInit
 591              	.LVL27:
 115:Src/tim.c     **** /* TIM4 init function */
 592              		.loc 1 115 1 is_stmt 0 view .LVU177
 593 00aa 0FB0     		add	sp, sp, #60
 594              	.LCFI14:
 595              		.cfi_remember_state
 596              		.cfi_def_cfa_offset 4
 597              		@ sp needed
 598 00ac 5DF804FB 		ldr	pc, [sp], #4
 599              	.L37:
 600              	.LCFI15:
 601              		.cfi_restore_state
  76:Src/tim.c     ****   }
 602              		.loc 1 76 5 is_stmt 1 view .LVU178
 603 00b0 FFF7FEFF 		bl	Error_Handler
 604              	.LVL28:
 605 00b4 C2E7     		b	.L28
 606              	.L38:
ARM GAS  /var/folders/80/65lm4rm97rv_n74c85vt01040000gn/T//ccB3zof8.s 			page 19


  81:Src/tim.c     ****   }
 607              		.loc 1 81 5 view .LVU179
 608 00b6 FFF7FEFF 		bl	Error_Handler
 609              	.LVL29:
 610 00ba C8E7     		b	.L29
 611              	.L39:
  85:Src/tim.c     ****   }
 612              		.loc 1 85 5 view .LVU180
 613 00bc FFF7FEFF 		bl	Error_Handler
 614              	.LVL30:
 615 00c0 CAE7     		b	.L30
 616              	.L40:
  91:Src/tim.c     ****   }
 617              		.loc 1 91 5 view .LVU181
 618 00c2 FFF7FEFF 		bl	Error_Handler
 619              	.LVL31:
 620 00c6 CFE7     		b	.L31
 621              	.L41:
  99:Src/tim.c     ****   }
 622              		.loc 1 99 5 view .LVU182
 623 00c8 FFF7FEFF 		bl	Error_Handler
 624              	.LVL32:
 625 00cc D7E7     		b	.L32
 626              	.L42:
 103:Src/tim.c     ****   }
 627              		.loc 1 103 5 view .LVU183
 628 00ce FFF7FEFF 		bl	Error_Handler
 629              	.LVL33:
 630 00d2 DBE7     		b	.L33
 631              	.L43:
 107:Src/tim.c     ****   }
 632              		.loc 1 107 5 view .LVU184
 633 00d4 FFF7FEFF 		bl	Error_Handler
 634              	.LVL34:
 635 00d8 DEE7     		b	.L34
 636              	.L44:
 111:Src/tim.c     ****   }
 637              		.loc 1 111 5 view .LVU185
 638 00da FFF7FEFF 		bl	Error_Handler
 639              	.LVL35:
 640 00de E1E7     		b	.L35
 641              	.L46:
 642              		.align	2
 643              	.L45:
 644 00e0 00000000 		.word	.LANCHOR1
 645 00e4 00040040 		.word	1073742848
 646              		.cfi_endproc
 647              	.LFE126:
 649              		.section	.text.MX_TIM4_Init,"ax",%progbits
 650              		.align	1
 651              		.global	MX_TIM4_Init
 652              		.syntax unified
 653              		.thumb
 654              		.thumb_func
 655              		.fpu fpv4-sp-d16
 657              	MX_TIM4_Init:
 658              	.LFB127:
ARM GAS  /var/folders/80/65lm4rm97rv_n74c85vt01040000gn/T//ccB3zof8.s 			page 20


 118:Src/tim.c     ****   TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 659              		.loc 1 118 1 view -0
 660              		.cfi_startproc
 661              		@ args = 0, pretend = 0, frame = 56
 662              		@ frame_needed = 0, uses_anonymous_args = 0
 663 0000 00B5     		push	{lr}
 664              	.LCFI16:
 665              		.cfi_def_cfa_offset 4
 666              		.cfi_offset 14, -4
 667 0002 8FB0     		sub	sp, sp, #60
 668              	.LCFI17:
 669              		.cfi_def_cfa_offset 64
 119:Src/tim.c     ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 670              		.loc 1 119 3 view .LVU187
 119:Src/tim.c     ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 671              		.loc 1 119 26 is_stmt 0 view .LVU188
 672 0004 0023     		movs	r3, #0
 673 0006 0A93     		str	r3, [sp, #40]
 674 0008 0B93     		str	r3, [sp, #44]
 675 000a 0C93     		str	r3, [sp, #48]
 676 000c 0D93     		str	r3, [sp, #52]
 120:Src/tim.c     ****   TIM_OC_InitTypeDef sConfigOC = {0};
 677              		.loc 1 120 3 is_stmt 1 view .LVU189
 120:Src/tim.c     ****   TIM_OC_InitTypeDef sConfigOC = {0};
 678              		.loc 1 120 27 is_stmt 0 view .LVU190
 679 000e 0893     		str	r3, [sp, #32]
 680 0010 0993     		str	r3, [sp, #36]
 121:Src/tim.c     **** 
 681              		.loc 1 121 3 is_stmt 1 view .LVU191
 121:Src/tim.c     **** 
 682              		.loc 1 121 22 is_stmt 0 view .LVU192
 683 0012 0193     		str	r3, [sp, #4]
 684 0014 0293     		str	r3, [sp, #8]
 685 0016 0393     		str	r3, [sp, #12]
 686 0018 0493     		str	r3, [sp, #16]
 687 001a 0593     		str	r3, [sp, #20]
 688 001c 0693     		str	r3, [sp, #24]
 689 001e 0793     		str	r3, [sp, #28]
 123:Src/tim.c     ****   htim4.Init.Prescaler = 99;
 690              		.loc 1 123 3 is_stmt 1 view .LVU193
 123:Src/tim.c     ****   htim4.Init.Prescaler = 99;
 691              		.loc 1 123 18 is_stmt 0 view .LVU194
 692 0020 2F48     		ldr	r0, .L65
 693 0022 304A     		ldr	r2, .L65+4
 694 0024 0260     		str	r2, [r0]
 124:Src/tim.c     ****   htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 695              		.loc 1 124 3 is_stmt 1 view .LVU195
 124:Src/tim.c     ****   htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 696              		.loc 1 124 24 is_stmt 0 view .LVU196
 697 0026 6322     		movs	r2, #99
 698 0028 4260     		str	r2, [r0, #4]
 125:Src/tim.c     ****   htim4.Init.Period = 255;
 699              		.loc 1 125 3 is_stmt 1 view .LVU197
 125:Src/tim.c     ****   htim4.Init.Period = 255;
 700              		.loc 1 125 26 is_stmt 0 view .LVU198
 701 002a 8360     		str	r3, [r0, #8]
 126:Src/tim.c     ****   htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
ARM GAS  /var/folders/80/65lm4rm97rv_n74c85vt01040000gn/T//ccB3zof8.s 			page 21


 702              		.loc 1 126 3 is_stmt 1 view .LVU199
 126:Src/tim.c     ****   htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 703              		.loc 1 126 21 is_stmt 0 view .LVU200
 704 002c FF22     		movs	r2, #255
 705 002e C260     		str	r2, [r0, #12]
 127:Src/tim.c     ****   htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 706              		.loc 1 127 3 is_stmt 1 view .LVU201
 127:Src/tim.c     ****   htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 707              		.loc 1 127 28 is_stmt 0 view .LVU202
 708 0030 0361     		str	r3, [r0, #16]
 128:Src/tim.c     ****   if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 709              		.loc 1 128 3 is_stmt 1 view .LVU203
 128:Src/tim.c     ****   if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 710              		.loc 1 128 32 is_stmt 0 view .LVU204
 711 0032 8361     		str	r3, [r0, #24]
 129:Src/tim.c     ****   {
 712              		.loc 1 129 3 is_stmt 1 view .LVU205
 129:Src/tim.c     ****   {
 713              		.loc 1 129 7 is_stmt 0 view .LVU206
 714 0034 FFF7FEFF 		bl	HAL_TIM_Base_Init
 715              	.LVL36:
 129:Src/tim.c     ****   {
 716              		.loc 1 129 6 view .LVU207
 717 0038 0028     		cmp	r0, #0
 718 003a 39D1     		bne	.L57
 719              	.L48:
 133:Src/tim.c     ****   if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 720              		.loc 1 133 3 is_stmt 1 view .LVU208
 133:Src/tim.c     ****   if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 721              		.loc 1 133 34 is_stmt 0 view .LVU209
 722 003c 4FF48053 		mov	r3, #4096
 723 0040 0A93     		str	r3, [sp, #40]
 134:Src/tim.c     ****   {
 724              		.loc 1 134 3 is_stmt 1 view .LVU210
 134:Src/tim.c     ****   {
 725              		.loc 1 134 7 is_stmt 0 view .LVU211
 726 0042 0AA9     		add	r1, sp, #40
 727 0044 2648     		ldr	r0, .L65
 728 0046 FFF7FEFF 		bl	HAL_TIM_ConfigClockSource
 729              	.LVL37:
 134:Src/tim.c     ****   {
 730              		.loc 1 134 6 view .LVU212
 731 004a 0028     		cmp	r0, #0
 732 004c 33D1     		bne	.L58
 733              	.L49:
 138:Src/tim.c     ****   {
 734              		.loc 1 138 3 is_stmt 1 view .LVU213
 138:Src/tim.c     ****   {
 735              		.loc 1 138 7 is_stmt 0 view .LVU214
 736 004e 2448     		ldr	r0, .L65
 737 0050 FFF7FEFF 		bl	HAL_TIM_PWM_Init
 738              	.LVL38:
 138:Src/tim.c     ****   {
 739              		.loc 1 138 6 view .LVU215
 740 0054 0028     		cmp	r0, #0
 741 0056 31D1     		bne	.L59
 742              	.L50:
ARM GAS  /var/folders/80/65lm4rm97rv_n74c85vt01040000gn/T//ccB3zof8.s 			page 22


 142:Src/tim.c     ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 743              		.loc 1 142 3 is_stmt 1 view .LVU216
 142:Src/tim.c     ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 744              		.loc 1 142 37 is_stmt 0 view .LVU217
 745 0058 0023     		movs	r3, #0
 746 005a 0893     		str	r3, [sp, #32]
 143:Src/tim.c     ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 747              		.loc 1 143 3 is_stmt 1 view .LVU218
 143:Src/tim.c     ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 748              		.loc 1 143 33 is_stmt 0 view .LVU219
 749 005c 0993     		str	r3, [sp, #36]
 144:Src/tim.c     ****   {
 750              		.loc 1 144 3 is_stmt 1 view .LVU220
 144:Src/tim.c     ****   {
 751              		.loc 1 144 7 is_stmt 0 view .LVU221
 752 005e 08A9     		add	r1, sp, #32
 753 0060 1F48     		ldr	r0, .L65
 754 0062 FFF7FEFF 		bl	HAL_TIMEx_MasterConfigSynchronization
 755              	.LVL39:
 144:Src/tim.c     ****   {
 756              		.loc 1 144 6 view .LVU222
 757 0066 60BB     		cbnz	r0, .L60
 758              	.L51:
 148:Src/tim.c     ****   sConfigOC.Pulse = 0;
 759              		.loc 1 148 3 is_stmt 1 view .LVU223
 148:Src/tim.c     ****   sConfigOC.Pulse = 0;
 760              		.loc 1 148 20 is_stmt 0 view .LVU224
 761 0068 6023     		movs	r3, #96
 762 006a 0193     		str	r3, [sp, #4]
 149:Src/tim.c     ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 763              		.loc 1 149 3 is_stmt 1 view .LVU225
 149:Src/tim.c     ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 764              		.loc 1 149 19 is_stmt 0 view .LVU226
 765 006c 0022     		movs	r2, #0
 766 006e 0292     		str	r2, [sp, #8]
 150:Src/tim.c     ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 767              		.loc 1 150 3 is_stmt 1 view .LVU227
 150:Src/tim.c     ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 768              		.loc 1 150 24 is_stmt 0 view .LVU228
 769 0070 0392     		str	r2, [sp, #12]
 151:Src/tim.c     ****   if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 770              		.loc 1 151 3 is_stmt 1 view .LVU229
 151:Src/tim.c     ****   if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 771              		.loc 1 151 24 is_stmt 0 view .LVU230
 772 0072 0592     		str	r2, [sp, #20]
 152:Src/tim.c     ****   {
 773              		.loc 1 152 3 is_stmt 1 view .LVU231
 152:Src/tim.c     ****   {
 774              		.loc 1 152 7 is_stmt 0 view .LVU232
 775 0074 01A9     		add	r1, sp, #4
 776 0076 1A48     		ldr	r0, .L65
 777 0078 FFF7FEFF 		bl	HAL_TIM_PWM_ConfigChannel
 778              	.LVL40:
 152:Src/tim.c     ****   {
 779              		.loc 1 152 6 view .LVU233
 780 007c 20BB     		cbnz	r0, .L61
 781              	.L52:
ARM GAS  /var/folders/80/65lm4rm97rv_n74c85vt01040000gn/T//ccB3zof8.s 			page 23


 156:Src/tim.c     ****   {
 782              		.loc 1 156 3 is_stmt 1 view .LVU234
 156:Src/tim.c     ****   {
 783              		.loc 1 156 7 is_stmt 0 view .LVU235
 784 007e 0422     		movs	r2, #4
 785 0080 0DEB0201 		add	r1, sp, r2
 786 0084 1648     		ldr	r0, .L65
 787 0086 FFF7FEFF 		bl	HAL_TIM_PWM_ConfigChannel
 788              	.LVL41:
 156:Src/tim.c     ****   {
 789              		.loc 1 156 6 view .LVU236
 790 008a 00BB     		cbnz	r0, .L62
 791              	.L53:
 160:Src/tim.c     ****   {
 792              		.loc 1 160 3 is_stmt 1 view .LVU237
 160:Src/tim.c     ****   {
 793              		.loc 1 160 7 is_stmt 0 view .LVU238
 794 008c 0822     		movs	r2, #8
 795 008e 01A9     		add	r1, sp, #4
 796 0090 1348     		ldr	r0, .L65
 797 0092 FFF7FEFF 		bl	HAL_TIM_PWM_ConfigChannel
 798              	.LVL42:
 160:Src/tim.c     ****   {
 799              		.loc 1 160 6 view .LVU239
 800 0096 E8B9     		cbnz	r0, .L63
 801              	.L54:
 164:Src/tim.c     ****   {
 802              		.loc 1 164 3 is_stmt 1 view .LVU240
 164:Src/tim.c     ****   {
 803              		.loc 1 164 7 is_stmt 0 view .LVU241
 804 0098 0C22     		movs	r2, #12
 805 009a 01A9     		add	r1, sp, #4
 806 009c 1048     		ldr	r0, .L65
 807 009e FFF7FEFF 		bl	HAL_TIM_PWM_ConfigChannel
 808              	.LVL43:
 164:Src/tim.c     ****   {
 809              		.loc 1 164 6 view .LVU242
 810 00a2 D0B9     		cbnz	r0, .L64
 811              	.L55:
 168:Src/tim.c     **** 
 812              		.loc 1 168 3 is_stmt 1 view .LVU243
 813 00a4 0E48     		ldr	r0, .L65
 814 00a6 FFF7FEFF 		bl	HAL_TIM_MspPostInit
 815              	.LVL44:
 170:Src/tim.c     **** /* TIM6 init function */
 816              		.loc 1 170 1 is_stmt 0 view .LVU244
 817 00aa 0FB0     		add	sp, sp, #60
 818              	.LCFI18:
 819              		.cfi_remember_state
 820              		.cfi_def_cfa_offset 4
 821              		@ sp needed
 822 00ac 5DF804FB 		ldr	pc, [sp], #4
 823              	.L57:
 824              	.LCFI19:
 825              		.cfi_restore_state
 131:Src/tim.c     ****   }
 826              		.loc 1 131 5 is_stmt 1 view .LVU245
ARM GAS  /var/folders/80/65lm4rm97rv_n74c85vt01040000gn/T//ccB3zof8.s 			page 24


 827 00b0 FFF7FEFF 		bl	Error_Handler
 828              	.LVL45:
 829 00b4 C2E7     		b	.L48
 830              	.L58:
 136:Src/tim.c     ****   }
 831              		.loc 1 136 5 view .LVU246
 832 00b6 FFF7FEFF 		bl	Error_Handler
 833              	.LVL46:
 834 00ba C8E7     		b	.L49
 835              	.L59:
 140:Src/tim.c     ****   }
 836              		.loc 1 140 5 view .LVU247
 837 00bc FFF7FEFF 		bl	Error_Handler
 838              	.LVL47:
 839 00c0 CAE7     		b	.L50
 840              	.L60:
 146:Src/tim.c     ****   }
 841              		.loc 1 146 5 view .LVU248
 842 00c2 FFF7FEFF 		bl	Error_Handler
 843              	.LVL48:
 844 00c6 CFE7     		b	.L51
 845              	.L61:
 154:Src/tim.c     ****   }
 846              		.loc 1 154 5 view .LVU249
 847 00c8 FFF7FEFF 		bl	Error_Handler
 848              	.LVL49:
 849 00cc D7E7     		b	.L52
 850              	.L62:
 158:Src/tim.c     ****   }
 851              		.loc 1 158 5 view .LVU250
 852 00ce FFF7FEFF 		bl	Error_Handler
 853              	.LVL50:
 854 00d2 DBE7     		b	.L53
 855              	.L63:
 162:Src/tim.c     ****   }
 856              		.loc 1 162 5 view .LVU251
 857 00d4 FFF7FEFF 		bl	Error_Handler
 858              	.LVL51:
 859 00d8 DEE7     		b	.L54
 860              	.L64:
 166:Src/tim.c     ****   }
 861              		.loc 1 166 5 view .LVU252
 862 00da FFF7FEFF 		bl	Error_Handler
 863              	.LVL52:
 864 00de E1E7     		b	.L55
 865              	.L66:
 866              		.align	2
 867              	.L65:
 868 00e0 00000000 		.word	.LANCHOR2
 869 00e4 00080040 		.word	1073743872
 870              		.cfi_endproc
 871              	.LFE127:
 873              		.section	.text.HAL_TIM_Base_MspDeInit,"ax",%progbits
 874              		.align	1
 875              		.global	HAL_TIM_Base_MspDeInit
 876              		.syntax unified
 877              		.thumb
ARM GAS  /var/folders/80/65lm4rm97rv_n74c85vt01040000gn/T//ccB3zof8.s 			page 25


 878              		.thumb_func
 879              		.fpu fpv4-sp-d16
 881              	HAL_TIM_Base_MspDeInit:
 882              	.LVL53:
 883              	.LFB131:
 296:Src/tim.c     **** 
 297:Src/tim.c     **** void HAL_TIM_Base_MspDeInit(TIM_HandleTypeDef* tim_baseHandle)
 298:Src/tim.c     **** {
 884              		.loc 1 298 1 view -0
 885              		.cfi_startproc
 886              		@ args = 0, pretend = 0, frame = 0
 887              		@ frame_needed = 0, uses_anonymous_args = 0
 888              		.loc 1 298 1 is_stmt 0 view .LVU254
 889 0000 08B5     		push	{r3, lr}
 890              	.LCFI20:
 891              		.cfi_def_cfa_offset 8
 892              		.cfi_offset 3, -8
 893              		.cfi_offset 14, -4
 299:Src/tim.c     **** 
 300:Src/tim.c     ****   if(tim_baseHandle->Instance==TIM3)
 894              		.loc 1 300 3 is_stmt 1 view .LVU255
 895              		.loc 1 300 20 is_stmt 0 view .LVU256
 896 0002 0368     		ldr	r3, [r0]
 897              		.loc 1 300 5 view .LVU257
 898 0004 104A     		ldr	r2, .L75
 899 0006 9342     		cmp	r3, r2
 900 0008 06D0     		beq	.L72
 301:Src/tim.c     ****   {
 302:Src/tim.c     ****   /* USER CODE BEGIN TIM3_MspDeInit 0 */
 303:Src/tim.c     **** 
 304:Src/tim.c     ****   /* USER CODE END TIM3_MspDeInit 0 */
 305:Src/tim.c     ****     /* Peripheral clock disable */
 306:Src/tim.c     ****     __HAL_RCC_TIM3_CLK_DISABLE();
 307:Src/tim.c     ****   /* USER CODE BEGIN TIM3_MspDeInit 1 */
 308:Src/tim.c     **** 
 309:Src/tim.c     ****   /* USER CODE END TIM3_MspDeInit 1 */
 310:Src/tim.c     ****   }
 311:Src/tim.c     ****   else if(tim_baseHandle->Instance==TIM4)
 901              		.loc 1 311 8 is_stmt 1 view .LVU258
 902              		.loc 1 311 10 is_stmt 0 view .LVU259
 903 000a 104A     		ldr	r2, .L75+4
 904 000c 9342     		cmp	r3, r2
 905 000e 0AD0     		beq	.L73
 312:Src/tim.c     ****   {
 313:Src/tim.c     ****   /* USER CODE BEGIN TIM4_MspDeInit 0 */
 314:Src/tim.c     **** 
 315:Src/tim.c     ****   /* USER CODE END TIM4_MspDeInit 0 */
 316:Src/tim.c     ****     /* Peripheral clock disable */
 317:Src/tim.c     ****     __HAL_RCC_TIM4_CLK_DISABLE();
 318:Src/tim.c     ****   /* USER CODE BEGIN TIM4_MspDeInit 1 */
 319:Src/tim.c     **** 
 320:Src/tim.c     ****   /* USER CODE END TIM4_MspDeInit 1 */
 321:Src/tim.c     ****   }
 322:Src/tim.c     ****   else if(tim_baseHandle->Instance==TIM6)
 906              		.loc 1 322 8 is_stmt 1 view .LVU260
 907              		.loc 1 322 10 is_stmt 0 view .LVU261
 908 0010 0F4A     		ldr	r2, .L75+8
ARM GAS  /var/folders/80/65lm4rm97rv_n74c85vt01040000gn/T//ccB3zof8.s 			page 26


 909 0012 9342     		cmp	r3, r2
 910 0014 0ED0     		beq	.L74
 911              	.LVL54:
 912              	.L67:
 323:Src/tim.c     ****   {
 324:Src/tim.c     ****   /* USER CODE BEGIN TIM6_MspDeInit 0 */
 325:Src/tim.c     **** 
 326:Src/tim.c     ****   /* USER CODE END TIM6_MspDeInit 0 */
 327:Src/tim.c     ****     /* Peripheral clock disable */
 328:Src/tim.c     ****     __HAL_RCC_TIM6_CLK_DISABLE();
 329:Src/tim.c     **** 
 330:Src/tim.c     ****     /* TIM6 interrupt Deinit */
 331:Src/tim.c     ****     HAL_NVIC_DisableIRQ(TIM6_DAC1_IRQn);
 332:Src/tim.c     ****   /* USER CODE BEGIN TIM6_MspDeInit 1 */
 333:Src/tim.c     **** 
 334:Src/tim.c     ****   /* USER CODE END TIM6_MspDeInit 1 */
 335:Src/tim.c     ****   }
 336:Src/tim.c     **** } 
 913              		.loc 1 336 1 view .LVU262
 914 0016 08BD     		pop	{r3, pc}
 915              	.LVL55:
 916              	.L72:
 306:Src/tim.c     ****   /* USER CODE BEGIN TIM3_MspDeInit 1 */
 917              		.loc 1 306 5 is_stmt 1 view .LVU263
 918 0018 02F50332 		add	r2, r2, #134144
 919 001c D369     		ldr	r3, [r2, #28]
 920 001e 23F00203 		bic	r3, r3, #2
 921 0022 D361     		str	r3, [r2, #28]
 922 0024 F7E7     		b	.L67
 923              	.L73:
 317:Src/tim.c     ****   /* USER CODE BEGIN TIM4_MspDeInit 1 */
 924              		.loc 1 317 5 view .LVU264
 925 0026 02F50232 		add	r2, r2, #133120
 926 002a D369     		ldr	r3, [r2, #28]
 927 002c 23F00403 		bic	r3, r3, #4
 928 0030 D361     		str	r3, [r2, #28]
 929 0032 F0E7     		b	.L67
 930              	.L74:
 328:Src/tim.c     **** 
 931              		.loc 1 328 5 view .LVU265
 932 0034 02F50032 		add	r2, r2, #131072
 933 0038 D369     		ldr	r3, [r2, #28]
 934 003a 23F01003 		bic	r3, r3, #16
 935 003e D361     		str	r3, [r2, #28]
 331:Src/tim.c     ****   /* USER CODE BEGIN TIM6_MspDeInit 1 */
 936              		.loc 1 331 5 view .LVU266
 937 0040 3620     		movs	r0, #54
 938              	.LVL56:
 331:Src/tim.c     ****   /* USER CODE BEGIN TIM6_MspDeInit 1 */
 939              		.loc 1 331 5 is_stmt 0 view .LVU267
 940 0042 FFF7FEFF 		bl	HAL_NVIC_DisableIRQ
 941              	.LVL57:
 942              		.loc 1 336 1 view .LVU268
 943 0046 E6E7     		b	.L67
 944              	.L76:
 945              		.align	2
 946              	.L75:
ARM GAS  /var/folders/80/65lm4rm97rv_n74c85vt01040000gn/T//ccB3zof8.s 			page 27


 947 0048 00040040 		.word	1073742848
 948 004c 00080040 		.word	1073743872
 949 0050 00100040 		.word	1073745920
 950              		.cfi_endproc
 951              	.LFE131:
 953              		.global	htim6
 954              		.global	htim4
 955              		.global	htim3
 956              		.section	.bss.htim3,"aw",%nobits
 957              		.align	2
 958              		.set	.LANCHOR1,. + 0
 961              	htim3:
 962 0000 00000000 		.space	64
 962      00000000 
 962      00000000 
 962      00000000 
 962      00000000 
 963              		.section	.bss.htim4,"aw",%nobits
 964              		.align	2
 965              		.set	.LANCHOR2,. + 0
 968              	htim4:
 969 0000 00000000 		.space	64
 969      00000000 
 969      00000000 
 969      00000000 
 969      00000000 
 970              		.section	.bss.htim6,"aw",%nobits
 971              		.align	2
 972              		.set	.LANCHOR0,. + 0
 975              	htim6:
 976 0000 00000000 		.space	64
 976      00000000 
 976      00000000 
 976      00000000 
 976      00000000 
 977              		.text
 978              	.Letext0:
 979              		.file 2 "/usr/local/Caskroom/gcc-arm-embedded/10-2020-q4-major/gcc-arm-none-eabi-10-2020-q4-major/
 980              		.file 3 "/usr/local/Caskroom/gcc-arm-embedded/10-2020-q4-major/gcc-arm-none-eabi-10-2020-q4-major/
 981              		.file 4 "Drivers/CMSIS/Device/ST/STM32F3xx/Include/stm32f373xc.h"
 982              		.file 5 "Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_hal_def.h"
 983              		.file 6 "Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_hal_gpio.h"
 984              		.file 7 "Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_hal_dma.h"
 985              		.file 8 "Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_hal_tim.h"
 986              		.file 9 "Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_hal_tim_ex.h"
 987              		.file 10 "Inc/tim.h"
 988              		.file 11 "Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_hal_cortex.h"
 989              		.file 12 "Inc/main.h"
ARM GAS  /var/folders/80/65lm4rm97rv_n74c85vt01040000gn/T//ccB3zof8.s 			page 28


DEFINED SYMBOLS
                            *ABS*:0000000000000000 tim.c
/var/folders/80/65lm4rm97rv_n74c85vt01040000gn/T//ccB3zof8.s:18     .text.MX_TIM6_Init:0000000000000000 $t
/var/folders/80/65lm4rm97rv_n74c85vt01040000gn/T//ccB3zof8.s:26     .text.MX_TIM6_Init:0000000000000000 MX_TIM6_Init
/var/folders/80/65lm4rm97rv_n74c85vt01040000gn/T//ccB3zof8.s:110    .text.MX_TIM6_Init:0000000000000048 $d
/var/folders/80/65lm4rm97rv_n74c85vt01040000gn/T//ccB3zof8.s:116    .text.HAL_TIM_Base_MspInit:0000000000000000 $t
/var/folders/80/65lm4rm97rv_n74c85vt01040000gn/T//ccB3zof8.s:123    .text.HAL_TIM_Base_MspInit:0000000000000000 HAL_TIM_Base_MspInit
/var/folders/80/65lm4rm97rv_n74c85vt01040000gn/T//ccB3zof8.s:237    .text.HAL_TIM_Base_MspInit:0000000000000070 $d
/var/folders/80/65lm4rm97rv_n74c85vt01040000gn/T//ccB3zof8.s:245    .text.HAL_TIM_MspPostInit:0000000000000000 $t
/var/folders/80/65lm4rm97rv_n74c85vt01040000gn/T//ccB3zof8.s:252    .text.HAL_TIM_MspPostInit:0000000000000000 HAL_TIM_MspPostInit
/var/folders/80/65lm4rm97rv_n74c85vt01040000gn/T//ccB3zof8.s:418    .text.HAL_TIM_MspPostInit:00000000000000a0 $d
/var/folders/80/65lm4rm97rv_n74c85vt01040000gn/T//ccB3zof8.s:426    .text.MX_TIM3_Init:0000000000000000 $t
/var/folders/80/65lm4rm97rv_n74c85vt01040000gn/T//ccB3zof8.s:433    .text.MX_TIM3_Init:0000000000000000 MX_TIM3_Init
/var/folders/80/65lm4rm97rv_n74c85vt01040000gn/T//ccB3zof8.s:644    .text.MX_TIM3_Init:00000000000000e0 $d
/var/folders/80/65lm4rm97rv_n74c85vt01040000gn/T//ccB3zof8.s:650    .text.MX_TIM4_Init:0000000000000000 $t
/var/folders/80/65lm4rm97rv_n74c85vt01040000gn/T//ccB3zof8.s:657    .text.MX_TIM4_Init:0000000000000000 MX_TIM4_Init
/var/folders/80/65lm4rm97rv_n74c85vt01040000gn/T//ccB3zof8.s:868    .text.MX_TIM4_Init:00000000000000e0 $d
/var/folders/80/65lm4rm97rv_n74c85vt01040000gn/T//ccB3zof8.s:874    .text.HAL_TIM_Base_MspDeInit:0000000000000000 $t
/var/folders/80/65lm4rm97rv_n74c85vt01040000gn/T//ccB3zof8.s:881    .text.HAL_TIM_Base_MspDeInit:0000000000000000 HAL_TIM_Base_MspDeInit
/var/folders/80/65lm4rm97rv_n74c85vt01040000gn/T//ccB3zof8.s:947    .text.HAL_TIM_Base_MspDeInit:0000000000000048 $d
/var/folders/80/65lm4rm97rv_n74c85vt01040000gn/T//ccB3zof8.s:975    .bss.htim6:0000000000000000 htim6
/var/folders/80/65lm4rm97rv_n74c85vt01040000gn/T//ccB3zof8.s:968    .bss.htim4:0000000000000000 htim4
/var/folders/80/65lm4rm97rv_n74c85vt01040000gn/T//ccB3zof8.s:961    .bss.htim3:0000000000000000 htim3
/var/folders/80/65lm4rm97rv_n74c85vt01040000gn/T//ccB3zof8.s:957    .bss.htim3:0000000000000000 $d
/var/folders/80/65lm4rm97rv_n74c85vt01040000gn/T//ccB3zof8.s:964    .bss.htim4:0000000000000000 $d
/var/folders/80/65lm4rm97rv_n74c85vt01040000gn/T//ccB3zof8.s:971    .bss.htim6:0000000000000000 $d

UNDEFINED SYMBOLS
HAL_TIM_Base_Init
HAL_TIMEx_MasterConfigSynchronization
Error_Handler
HAL_NVIC_SetPriority
HAL_NVIC_EnableIRQ
HAL_GPIO_Init
HAL_TIM_ConfigClockSource
HAL_TIM_PWM_Init
HAL_TIM_PWM_ConfigChannel
HAL_NVIC_DisableIRQ
