
 PARAMETER VERSION = 2.1.0


 PORT RESET = RESET, DIR = I, SIGIS = RST, RST_POLARITY = 0
 PORT CLK = CLK, DIR = I, SIGIS = CLK
 PORT refclk_A_p = DIFF_INPUT_BUF_0_DIFF_INPUT_P, DIR = I
 PORT refclk_A_n = DIFF_INPUT_BUF_0_DIFF_INPUT_N, DIR = I
 PORT refclk_B_p = DIFF_INPUT_BUF_1_DIFF_INPUT_P, DIR = I
 PORT refclk_B_n = DIFF_INPUT_BUF_1_DIFF_INPUT_N, DIR = I
 PORT refclk_C_p = DIFF_INPUT_BUF_2_DIFF_INPUT_P, DIR = I
 PORT refclk_C_n = DIFF_INPUT_BUF_2_DIFF_INPUT_N, DIR = I
 PORT refclk_D_p = DIFF_INPUT_BUF_3_DIFF_INPUT_P, DIR = I
 PORT refclk_D_n = DIFF_INPUT_BUF_3_DIFF_INPUT_N, DIR = I
 PORT pcie_clk_p = pcie_top_0_pcie_clk_p, DIR = I
 PORT pcie_top_0_pci_exp_0_txp_pin = pcie_top_0_pci_exp_0_txp, DIR = O
 PORT pcie_clk_n = pcie_top_0_pcie_clk_n, DIR = I
 PORT pcie_top_0_pci_exp_0_rxp_pin = pcie_top_0_pci_exp_0_rxp, DIR = I
 PORT pcie_top_0_pci_exp_0_rxn_pin = pcie_top_0_pci_exp_0_rxn, DIR = I
 PORT pcie_top_0_pci_exp_1_txp_pin = pcie_top_0_pci_exp_1_txp, DIR = O
 PORT pcie_top_0_pci_exp_1_txn_pin = pcie_top_0_pci_exp_1_txn, DIR = O
 PORT pcie_top_0_pci_exp_1_rxp_pin = pcie_top_0_pci_exp_1_rxp, DIR = I
 PORT pcie_top_0_pci_exp_1_rxn_pin = pcie_top_0_pci_exp_1_rxn, DIR = I
 PORT pcie_top_0_pci_exp_4_txp_pin = pcie_top_0_pci_exp_4_txp, DIR = O
 PORT pcie_top_0_pci_exp_2_txp_pin = pcie_top_0_pci_exp_2_txp, DIR = O
 PORT pcie_top_0_pci_exp_2_txn_pin = pcie_top_0_pci_exp_2_txn, DIR = O
 PORT pcie_top_0_pci_exp_2_rxp_pin = pcie_top_0_pci_exp_2_rxp, DIR = I
 PORT pcie_top_0_pci_exp_2_rxn_pin = pcie_top_0_pci_exp_2_rxn, DIR = I
 PORT pcie_top_0_pci_exp_3_txp_pin = pcie_top_0_pci_exp_3_txp, DIR = O
 PORT pcie_top_0_pci_exp_3_txn_pin = pcie_top_0_pci_exp_3_txn, DIR = O
 PORT pcie_top_0_pci_exp_3_rxp_pin = pcie_top_0_pci_exp_3_rxp, DIR = I
 PORT pcie_top_0_pci_exp_3_rxn_pin = pcie_top_0_pci_exp_3_rxn, DIR = I
 PORT pcie_top_0_pci_exp_4_txn_pin = pcie_top_0_pci_exp_4_txn, DIR = O
 PORT pcie_top_0_pci_exp_4_rxp_pin = pcie_top_0_pci_exp_4_rxp, DIR = I
 PORT pcie_top_0_pci_exp_4_rxn_pin = pcie_top_0_pci_exp_4_rxn, DIR = I
 PORT pcie_top_0_pci_exp_5_txp_pin = pcie_top_0_pci_exp_5_txp, DIR = O
 PORT pcie_top_0_pci_exp_5_txn_pin = pcie_top_0_pci_exp_5_txn, DIR = O
 PORT pcie_top_0_pci_exp_5_rxp_pin = pcie_top_0_pci_exp_5_rxp, DIR = I
 PORT pcie_top_0_pci_exp_5_rxn_pin = pcie_top_0_pci_exp_5_rxn, DIR = I
 PORT pcie_top_0_pci_exp_6_txp_pin = pcie_top_0_pci_exp_6_txp, DIR = O
 PORT pcie_top_0_pci_exp_6_txn_pin = pcie_top_0_pci_exp_6_txn, DIR = O
 PORT pcie_top_0_pci_exp_6_rxp_pin = pcie_top_0_pci_exp_6_rxp, DIR = I
 PORT pcie_top_0_pci_exp_6_rxn_pin = pcie_top_0_pci_exp_6_rxn, DIR = I
 PORT pcie_top_0_pci_exp_7_txn_pin = pcie_top_0_pci_exp_7_txn, DIR = O
 PORT pcie_top_0_pci_exp_7_txp_pin = pcie_top_0_pci_exp_7_txp, DIR = O
 PORT pcie_top_0_pci_exp_7_rxn_pin = pcie_top_0_pci_exp_7_rxn, DIR = I
 PORT pcie_top_0_pci_exp_7_rxp_pin = pcie_top_0_pci_exp_7_rxp, DIR = I
 PORT pcie_top_0_pci_exp_0_txn_pin = pcie_top_0_pci_exp_0_txn, DIR = O
 PORT qdr_d_0 = hravframework_0_qdr_d_0, DIR = O, VEC = [35:0]
 PORT qdr_q_0 = hravframework_0_qdr_q_0, DIR = I, VEC = [35:0]
 PORT qdr_sa_0 = hravframework_0_qdr_sa_0, DIR = O, VEC = [18:0]
 PORT qdr_w_n_0 = hravframework_0_qdr_w_n_0, DIR = O
 PORT qdr_r_n_0 = hravframework_0_qdr_r_n_0, DIR = O
 PORT qdr_bw_n_0 = hravframework_0_qdr_bw_n_0, DIR = O, VEC = [3:0]
 PORT qdr_dll_off_n_0 = hravframework_0_qdr_dll_off_n_0, DIR = O
 PORT qdr_cq_0 = hravframework_0_qdr_cq_0, DIR = I
 PORT qdr_cq_n_0 = hravframework_0_qdr_cq_n_0, DIR = I
 PORT qdr_c_n_0 = hravframework_0_qdr_c_n_0, DIR = O
 PORT qdr_k_n_0 = hravframework_0_qdr_k_n_0, DIR = O
 PORT qdr_c_0 = hravframework_0_qdr_c_0, DIR = O
 PORT qdr_k_0 = hravframework_0_qdr_k_0, DIR = O
 PORT masterbank_sel_pin = hravframework_0_masterbank_sel_pin, DIR = I, VEC = [2:0]
 PORT qdr_d_1 = hravframework_0_qdr_d_1, DIR = O, VEC = [35:0]
 PORT qdr_q_1 = hravframework_0_qdr_q_1, DIR = I, VEC = [35:0]
 PORT qdr_sa_1 = hravframework_0_qdr_sa_1, DIR = O, VEC = [18:0]
 PORT qdr_w_n_1 = hravframework_0_qdr_w_n_1, DIR = O
 PORT qdr_r_n_1 = hravframework_0_qdr_r_n_1, DIR = O
 PORT qdr_bw_n_1 = hravframework_0_qdr_bw_n_1, DIR = O, VEC = [3:0]
 PORT qdr_dll_off_n_1 = hravframework_0_qdr_dll_off_n_1, DIR = O
 PORT qdr_cq_1 = hravframework_0_qdr_cq_1, DIR = I
 PORT qdr_cq_n_1 = hravframework_0_qdr_cq_n_1, DIR = I
 PORT qdr_c_n_1 = hravframework_0_qdr_c_n_1, DIR = O
 PORT qdr_k_n_1 = hravframework_0_qdr_k_n_1, DIR = O
 PORT qdr_c_1 = hravframework_0_qdr_c_1, DIR = O
 PORT qdr_k_1 = hravframework_0_qdr_k_1, DIR = O
 PORT qdr_d_2 = hravframework_0_qdr_d_2, DIR = O, VEC = [35:0]
 PORT qdr_q_2 = hravframework_0_qdr_q_2, DIR = I, VEC = [35:0]
 PORT qdr_sa_2 = hravframework_0_qdr_sa_2, DIR = O, VEC = [18:0]
 PORT qdr_w_n_2 = hravframework_0_qdr_w_n_2, DIR = O
 PORT qdr_r_n_2 = hravframework_0_qdr_r_n_2, DIR = O
 PORT qdr_bw_n_2 = hravframework_0_qdr_bw_n_2, DIR = O, VEC = [3:0]
 PORT qdr_dll_off_n_2 = hravframework_0_qdr_dll_off_n_2, DIR = O
 PORT qdr_cq_2 = hravframework_0_qdr_cq_2, DIR = I
 PORT qdr_cq_n_2 = hravframework_0_qdr_cq_n_2, DIR = I
 PORT qdr_c_n_2 = hravframework_0_qdr_c_n_2, DIR = O
 PORT qdr_k_n_2 = hravframework_0_qdr_k_n_2, DIR = O
 PORT qdr_c_2 = hravframework_0_qdr_c_2, DIR = O
 PORT qdr_k_2 = hravframework_0_qdr_k_2, DIR = O


BEGIN axi_interconnect
 PARAMETER INSTANCE = axi_interconnect_0
 PARAMETER HW_VER = 1.02.a
 PARAMETER C_INTERCONNECT_CONNECTIVITY_MODE = 0
 PARAMETER C_NUM_MASTER_SLOTS = 6
 PARAMETER C_M_AXI_PROTOCOL = 0x000000020000000200000002000000020000000200000002
 PARAMETER C_NUM_SLAVE_SLOTS = 1
 PARAMETER C_S_AXI_PROTOCOL = 0x00000002
 PORT INTERCONNECT_ARESETN = connectnetwork_0_reset_reset_0_Reset_2_adhoc
 PORT interconnect_aclk = axi_clk
END

BEGIN proc_sys_reset
 PARAMETER INSTANCE = reset_0
 PARAMETER HW_VER = 3.00.a
 PARAMETER C_EXT_RESET_HIGH = 0
 PORT Ext_Reset_In = RESET
 PORT Slowest_sync_clk = axi_clk
 PORT Interconnect_aresetn = connectnetwork_0_reset_reset_0_Reset_2_adhoc
 PORT Dcm_locked = dcm_locked
 PORT Peripheral_aresetn = Peripheral_aresetn
 PORT Peripheral_Reset = Peripheral_Reset
END

BEGIN clock_generator
 PARAMETER INSTANCE = clock_generator_0
 PARAMETER HW_VER = 4.01.a
 PARAMETER C_CLKIN_FREQ = 100000000
 PARAMETER C_CLKOUT0_FREQ = 100000000
 PARAMETER C_CLKOUT0_GROUP = NONE
 PARAMETER C_CLKOUT1_FREQ = 125000000
 PARAMETER C_CLKOUT1_GROUP = NONE
 PARAMETER C_EXT_RESET_HIGH = 0
 PARAMETER C_CLKOUT2_FREQ = 200000000
 PARAMETER C_CLKOUT2_PHASE = 270
 PARAMETER C_CLKOUT3_FREQ = 200000000
 PARAMETER C_CLKOUT4_FREQ = 100000000
 PARAMETER C_CLKOUT4_GROUP = NONE
 PORT CLKIN = CLK
 PORT CLKOUT0 = axi_clk
 PORT RST = RESET
 PORT LOCKED = dcm_locked
 PORT CLKOUT1 = core_clk
 PORT CLKOUT2 = core_clk_270
 PORT CLKOUT3 = sram_clk_200
 PORT CLKOUT4 = ICAP_clk
END

BEGIN diff_input_buf
 PARAMETER INSTANCE = diff_input_buf_0
 PARAMETER HW_VER = 1.00.a
 PORT DIFF_INPUT_P = DIFF_INPUT_BUF_0_DIFF_INPUT_P
 PORT DIFF_INPUT_N = DIFF_INPUT_BUF_0_DIFF_INPUT_N
END

BEGIN diff_input_buf
 PARAMETER INSTANCE = diff_input_buf_1
 PARAMETER HW_VER = 1.00.a
 PORT DIFF_INPUT_P = DIFF_INPUT_BUF_1_DIFF_INPUT_P
 PORT DIFF_INPUT_N = DIFF_INPUT_BUF_1_DIFF_INPUT_N
END

BEGIN diff_input_buf
 PARAMETER INSTANCE = diff_input_buf_2
 PARAMETER HW_VER = 1.00.a
 PORT DIFF_INPUT_P = DIFF_INPUT_BUF_2_DIFF_INPUT_P
 PORT DIFF_INPUT_N = DIFF_INPUT_BUF_2_DIFF_INPUT_N
END

BEGIN diff_input_buf
 PARAMETER INSTANCE = diff_input_buf_3
 PARAMETER HW_VER = 1.00.a
 PORT DIFF_INPUT_N = DIFF_INPUT_BUF_3_DIFF_INPUT_N
 PORT DIFF_INPUT_P = DIFF_INPUT_BUF_3_DIFF_INPUT_P
END

BEGIN dma
 PARAMETER INSTANCE = dma_0
 PARAMETER HW_VER = 1.10.a
 PARAMETER C_M_AXIS_DATA_WIDTH = 256
 PARAMETER C_S_AXIS_DATA_WIDTH = 256
 PARAMETER C_BASEADDR = 0x7d400000
 PARAMETER C_HIGHADDR = 0x7d40ffff
 BUS_INTERFACE M_AXI = axi_interconnect_0
 BUS_INTERFACE S_AXI = axi_interconnect_0
 BUS_INTERFACE M_AXIS = dma_0_M_AXIS
 BUS_INTERFACE S_AXIS = dma_benchmark_1_M_AXIS
 PORT reset_n = Peripheral_aresetn
 PORT M_AXIS_ACLK = core_clk
 PORT S_AXIS_ACLK = core_clk
 PORT M_AXI_LITE_ACLK = axi_clk
 PORT S_AXI_ACLK = axi_clk
 PORT pcie_clk_p = pcie_top_0_pcie_clk_p
 PORT pci_exp_0_txp = pcie_top_0_pci_exp_0_txp
 PORT pcie_clk_n = pcie_top_0_pcie_clk_n
 PORT pci_exp_0_rxp = pcie_top_0_pci_exp_0_rxp
 PORT pci_exp_0_rxn = pcie_top_0_pci_exp_0_rxn
 PORT pci_exp_1_txp = pcie_top_0_pci_exp_1_txp
 PORT pci_exp_1_txn = pcie_top_0_pci_exp_1_txn
 PORT pci_exp_1_rxp = pcie_top_0_pci_exp_1_rxp
 PORT pci_exp_1_rxn = pcie_top_0_pci_exp_1_rxn
 PORT pci_exp_4_txp = pcie_top_0_pci_exp_4_txp
 PORT pci_exp_2_txp = pcie_top_0_pci_exp_2_txp
 PORT pci_exp_2_txn = pcie_top_0_pci_exp_2_txn
 PORT pci_exp_2_rxp = pcie_top_0_pci_exp_2_rxp
 PORT pci_exp_2_rxn = pcie_top_0_pci_exp_2_rxn
 PORT pci_exp_3_txp = pcie_top_0_pci_exp_3_txp
 PORT pci_exp_3_txn = pcie_top_0_pci_exp_3_txn
 PORT pci_exp_3_rxp = pcie_top_0_pci_exp_3_rxp
 PORT pci_exp_3_rxn = pcie_top_0_pci_exp_3_rxn
 PORT pci_exp_4_txn = pcie_top_0_pci_exp_4_txn
 PORT pci_exp_4_rxp = pcie_top_0_pci_exp_4_rxp
 PORT pci_exp_4_rxn = pcie_top_0_pci_exp_4_rxn
 PORT pci_exp_5_txp = pcie_top_0_pci_exp_5_txp
 PORT pci_exp_5_txn = pcie_top_0_pci_exp_5_txn
 PORT pci_exp_5_rxp = pcie_top_0_pci_exp_5_rxp
 PORT pci_exp_5_rxn = pcie_top_0_pci_exp_5_rxn
 PORT pci_exp_6_txp = pcie_top_0_pci_exp_6_txp
 PORT pci_exp_6_txn = pcie_top_0_pci_exp_6_txn
 PORT pci_exp_6_rxp = pcie_top_0_pci_exp_6_rxp
 PORT pci_exp_6_rxn = pcie_top_0_pci_exp_6_rxn
 PORT pci_exp_7_txn = pcie_top_0_pci_exp_7_txn
 PORT pci_exp_7_txp = pcie_top_0_pci_exp_7_txp
 PORT pci_exp_7_rxn = pcie_top_0_pci_exp_7_rxn
 PORT pci_exp_7_rxp = pcie_top_0_pci_exp_7_rxp
 PORT pci_exp_0_txn = pcie_top_0_pci_exp_0_txn
END

BEGIN hravframework
 PARAMETER INSTANCE = hravframework_0
 PARAMETER HW_VER = 1.00.a
 PARAMETER C_BASEADDR = 0x78200000
 PARAMETER C_HIGHADDR = 0x7820FFFF
 PARAMETER C_M_AXIS_DATA_WIDTH = 256
 PARAMETER C_S_AXIS_DATA_WIDTH = 256
 BUS_INTERFACE S_AXI = axi_interconnect_0
 BUS_INTERFACE S_AXIS = pr_hrav_dispatcher_0_CORE0_M_AXIS
 BUS_INTERFACE M_AXIS = hravframework_0_M_AXIS
 PORT axi_resetn = core_sync_reset_n
 PORT axi_reset = core_0_reset
 PORT axi_aclk = core_clk
 PORT S_AXI_ACLK = axi_clk
 PORT hrav_axis_lp = hrav_0_axis_lp
 PORT qdr_d_0 = hravframework_0_qdr_d_0
 PORT qdr_q_0 = hravframework_0_qdr_q_0
 PORT qdr_sa_0 = hravframework_0_qdr_sa_0
 PORT qdr_w_n_0 = hravframework_0_qdr_w_n_0
 PORT qdr_r_n_0 = hravframework_0_qdr_r_n_0
 PORT qdr_bw_n_0 = hravframework_0_qdr_bw_n_0
 PORT qdr_dll_off_n_0 = hravframework_0_qdr_dll_off_n_0
 PORT qdr_cq_0 = hravframework_0_qdr_cq_0
 PORT qdr_cq_n_0 = hravframework_0_qdr_cq_n_0
 PORT qdr_c_n_0 = hravframework_0_qdr_c_n_0
 PORT qdr_k_n_0 = hravframework_0_qdr_k_n_0
 PORT qdr_c_0 = hravframework_0_qdr_c_0
 PORT qdr_k_0 = hravframework_0_qdr_k_0
 PORT masterbank_sel_pin = hravframework_0_masterbank_sel_pin
 PORT qdr_d_1 = hravframework_0_qdr_d_1
 PORT qdr_q_1 = hravframework_0_qdr_q_1
 PORT qdr_sa_1 = hravframework_0_qdr_sa_1
 PORT qdr_w_n_1 = hravframework_0_qdr_w_n_1
 PORT qdr_r_n_1 = hravframework_0_qdr_r_n_1
 PORT qdr_bw_n_1 = hravframework_0_qdr_bw_n_1
 PORT qdr_dll_off_n_1 = hravframework_0_qdr_dll_off_n_1
 PORT qdr_cq_1 = hravframework_0_qdr_cq_1
 PORT qdr_cq_n_1 = hravframework_0_qdr_cq_n_1
 PORT qdr_c_n_1 = hravframework_0_qdr_c_n_1
 PORT qdr_k_n_1 = hravframework_0_qdr_k_n_1
 PORT qdr_c_1 = hravframework_0_qdr_c_1
 PORT qdr_k_1 = hravframework_0_qdr_k_1
 PORT qdr_d_2 = hravframework_0_qdr_d_2
 PORT qdr_q_2 = hravframework_0_qdr_q_2
 PORT qdr_sa_2 = hravframework_0_qdr_sa_2
 PORT qdr_w_n_2 = hravframework_0_qdr_w_n_2
 PORT qdr_r_n_2 = hravframework_0_qdr_r_n_2
 PORT qdr_bw_n_2 = hravframework_0_qdr_bw_n_2
 PORT qdr_dll_off_n_2 = hravframework_0_qdr_dll_off_n_2
 PORT qdr_cq_2 = hravframework_0_qdr_cq_2
 PORT qdr_cq_n_2 = hravframework_0_qdr_cq_n_2
 PORT qdr_c_n_2 = hravframework_0_qdr_c_n_2
 PORT qdr_k_n_2 = hravframework_0_qdr_k_n_2
 PORT qdr_c_2 = hravframework_0_qdr_c_2
 PORT qdr_k_2 = hravframework_0_qdr_k_2
 PORT locked = dcm_locked
 PORT sram_clk_200 = sram_clk_200
 PORT core_clk = core_clk
 PORT core_clk_270 = core_clk_270
END

BEGIN dma_benchmark
 PARAMETER INSTANCE = dma_benchmark_0
 PARAMETER HW_VER = 1.01.a
 PARAMETER C_S_AXIS_DATA_WIDTH = 256
 PARAMETER C_M_AXIS_DATA_WIDTH = 256
 PARAMETER C_BASEADDR = 0x00000000
 PARAMETER C_HIGHADDR = 0x0000FFFF
 BUS_INTERFACE S_AXI = axi_interconnect_0
 BUS_INTERFACE S_AXIS = dma_0_M_AXIS
 BUS_INTERFACE M_AXIS = dma_benchmark_0_M_AXIS
 PORT RESETN = core_sync_reset_n
 PORT ACLK = core_clk
 PORT S_AXI_ACLK = axi_clk
 PORT dbg_ctrl_0 = dpt_dbg_ctrl_0
 PORT dbg_ctrl_1 = dpt_dbg_ctrl_1
 PORT dbg_ctrl_2 = dpt_dbg_ctrl_2
 PORT dbg_ctrl_3 = dpt_dbg_ctrl_3
END

BEGIN dma_benchmark
 PARAMETER INSTANCE = dma_benchmark_1
 PARAMETER HW_VER = 1.01.a
 PARAMETER C_S_AXIS_DATA_WIDTH = 256
 PARAMETER C_M_AXIS_DATA_WIDTH = 256
 PARAMETER C_BASEADDR = 0x10000000
 PARAMETER C_HIGHADDR = 0x1000FFFF
 BUS_INTERFACE S_AXI = axi_interconnect_0
 BUS_INTERFACE M_AXIS = dma_benchmark_1_M_AXIS
 BUS_INTERFACE S_AXIS = pr_hrav_collector_0_M_AXIS
 PORT RESETN = core_sync_reset_n
 PORT ACLK = core_clk
 PORT S_AXI_ACLK = axi_clk
 PORT dbg_ctrl_0 = col_dbg_ctrl_0
 PORT dbg_ctrl_1 = col_dbg_ctrl_1
 PORT dbg_ctrl_2 = col_dbg_ctrl_2
 PORT dbg_ctrl_3 = col_dbg_ctrl_3
END

BEGIN pr_hrav_dispatcher
 PARAMETER INSTANCE = pr_hrav_dispatcher_0
 PARAMETER HW_VER = 1.00.a
 PARAMETER C_S_AXIS_DATA_WIDTH = 256
 PARAMETER C_M_AXIS_DATA_WIDTH = 256
 BUS_INTERFACE CORE0_M_AXIS = pr_hrav_dispatcher_0_CORE0_M_AXIS
 BUS_INTERFACE CORE1_M_AXIS = pr_hrav_dispatcher_0_CORE1_M_AXIS
 BUS_INTERFACE ICAP_M_AXIS = pr_hrav_dispatcher_0_ICAP_M_AXIS
 BUS_INTERFACE S_AXIS = dma_benchmark_0_M_AXIS
 PORT ACLK = core_clk
 PORT ARESETN = core_sync_reset_n
 PORT dbg_ctrl_0 = dpt_dbg_ctrl_0
 PORT dbg_ctrl_1 = dpt_dbg_ctrl_1
 PORT dbg_ctrl_2 = dpt_dbg_ctrl_2
 PORT dbg_ctrl_3 = dpt_dbg_ctrl_3
 PORT core_0_enb = core_0_enb
 PORT core_1_enb = core_1_enb
END

BEGIN hravframework
 PARAMETER INSTANCE = hravframework_1
 PARAMETER HW_VER = 1.00.a
 PARAMETER C_M_AXIS_DATA_WIDTH = 256
 PARAMETER C_S_AXIS_DATA_WIDTH = 256
 PARAMETER C_BASEADDR = 0x11000000
 PARAMETER C_HIGHADDR = 0x1100FFFF
 BUS_INTERFACE S_AXI = axi_interconnect_0
 BUS_INTERFACE S_AXIS = pr_hrav_dispatcher_0_CORE1_M_AXIS
 BUS_INTERFACE M_AXIS = hravframework_1_M_AXIS
 PORT axi_resetn = core_sync_reset_n
 PORT axi_reset = core_1_reset
 PORT axi_aclk = core_clk
 PORT S_AXI_ACLK = axi_clk
 PORT locked = dcm_locked
 PORT sram_clk_200 = sram_clk_200
 PORT core_clk = core_clk
 PORT core_clk_270 = core_clk_270
 PORT hrav_axis_lp = hrav_1_axis_lp
END

BEGIN pr_hrav_icap_controller
 PARAMETER INSTANCE = pr_hrav_icap_controller_0
 PARAMETER HW_VER = 1.00.a
 PARAMETER C_S_AXIS_DATA_WIDTH = 256
 PARAMETER C_M_AXIS_DATA_WIDTH = 256
 PARAMETER C_BASEADDR = 0x12000000
 PARAMETER C_HIGHADDR = 0x1200FFFF
 BUS_INTERFACE S_AXI = axi_interconnect_0
 BUS_INTERFACE S_AXIS = pr_hrav_dispatcher_0_ICAP_M_AXIS
 BUS_INTERFACE M_AXIS = pr_hrav_icap_controller_0_M_AXIS
 PORT RESETN = Peripheral_aresetn
 PORT RESET = Peripheral_Reset
 PORT ACLK = core_clk
 PORT S_AXI_ACLK = axi_clk
 PORT ICAP_clk = ICAP_clk
 PORT core_0_enb = core_0_enb
 PORT core_1_enb = core_1_enb
 PORT core_0_reset = core_0_reset
 PORT core_1_reset = core_1_reset
 PORT core_sync_reset_n = core_sync_reset_n
 PORT hrav_0_axis_lp = hrav_0_axis_lp
 PORT hrav_1_axis_lp = hrav_1_axis_lp
END

BEGIN pr_hrav_collector
 PARAMETER INSTANCE = pr_hrav_collector_0
 PARAMETER HW_VER = 1.00.a
 PARAMETER C_M_AXIS_DATA_WIDTH = 256
 PARAMETER C_S_AXIS_DATA_WIDTH = 256
 BUS_INTERFACE M_AXIS = pr_hrav_collector_0_M_AXIS
 BUS_INTERFACE CORE0_S_AXIS = hravframework_0_M_AXIS
 BUS_INTERFACE CORE1_S_AXIS = hravframework_1_M_AXIS
 BUS_INTERFACE ICAP_S_AXIS = pr_hrav_icap_controller_0_M_AXIS
 PORT ACLK = core_clk
 PORT ARESETN = core_sync_reset_n
 PORT dbg_ctrl_0 = col_dbg_ctrl_0
 PORT dbg_ctrl_1 = col_dbg_ctrl_1
 PORT dbg_ctrl_2 = col_dbg_ctrl_2
 PORT dbg_ctrl_3 = col_dbg_ctrl_3
 PORT core_0_enb = core_0_enb
 PORT core_1_enb = core_1_enb
END

