# Overview

The testbed project was designed to make reading test points simpler. Pogo pins are laid  out such that they align with a test pad on the primary PCB. The testbed also uses right angle header pins located to the sides of the PCB to allow probing signals. 


# Test Points

| TestPoint     | Description   |
| ------------- |:-------------:|
| 1             | +BAT|
| 2             | GND|
| 3             | VCC_USB|
| 4             | VCC_HDC1080|
| 5             | VCC_OPT3001|
| 6             | VCC_FPGA|
| 7             | VCC_XBEE|
| 8             | VCC_MEMORY|
| 9             | VCC_DISPLAY|
| 10            | VCC_MCU|
| 11            | GND|
| 12            | GND|
| 13            | GND|
| 14            | GND|
| 15            | GND|
| 16            | GND|
| 17            | GND|
| 18            | GND|
| 19            | <span style="text-decoration:overline">RST</span>|
| 20            | N$139|
| 21            | N$131|
| 22            | UART_TX_XBEE|
| 23            | UART_RX_XBEE|
| 24            | SPI_CLK|
| 25            | CHARGE_STATUS|
| 26            | SPI_MOSI|
| 27            | DISPLAY_D/<span style="text-decoration:overline">C</span>|
| 28            | SPI_CS_DISPLAY|
| 29            | MCU_SCL|
| 30            | MCU_SDA|
| 31            | EINK_<span style="text-decoration:overline">RST</span>|
| 32            | EINK_BUSY|
| 33            | <span style="text-decoration:overline">FLASH_WP</span>|
| 34            | FRAM_WP|
| 35            | <span style="text-decoration:overline">FLASH_HOLD</span>|
| 36            | MCU_SPI_MISO|
| 37            | MCU_SPI_CS|
| 38            | MCU_SPI_CLK|
| 39            | SPI_MOSI|
| 40            | <span style="text-decoration:overline">RTC_IN1</span>|
| 41            | RTC_CLKOUT|
| 42            | <span style="text-decoration:overline">RTC_INT2</span>|
