

================================================================
== Vivado HLS Report for 'load'
================================================================
* Date:           Thu Jun 20 10:54:22 2024

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        vta_load
* Solution:       soln
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 7.00 ns | 9.275 ns |   0.88 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                     |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |              Loop Name              |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1                             |        ?|        ?|         ?|          -|          -|     ?|    no    |
        | + memcpy.inp_mem.V.addr1.inputs.V   |        ?|        ?|         4|          1|          1|     ?|    yes   |
        |- Loop 2                             |        ?|        ?|         ?|          -|          -|     ?|    no    |
        | + memcpy.wgt_mem.V.addr4.weights.V  |        ?|        ?|         4|          2|          1|     ?|    yes   |
        +-------------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 4
  * Pipeline-1: initiation interval (II) = 1, depth = 4


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 33
* Pipeline : 2
  Pipeline-0 : II = 2, D = 4, States = { 11 12 13 14 }
  Pipeline-1 : II = 1, D = 4, States = { 26 27 28 29 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 16 3 
3 --> 4 32 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 15 12 
12 --> 13 
13 --> 14 
14 --> 11 
15 --> 3 
16 --> 17 
17 --> 18 
18 --> 19 32 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 30 27 
27 --> 28 
28 --> 29 
29 --> 26 
30 --> 31 
31 --> 18 
32 --> 33 
33 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.81>
ST_1 : Operation 34 [1/1] (1.00ns)   --->   "%weights_V_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %weights_V)"   --->   Operation 34 'read' 'weights_V_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 35 [1/1] (1.00ns)   --->   "%inputs_V_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %inputs_V)"   --->   Operation 35 'read' 'inputs_V_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%tmp = call i29 @_ssdm_op_PartSelect.i29.i32.i32.i32(i32 %weights_V_read, i32 3, i32 31)"   --->   Operation 36 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%p_cast8 = zext i29 %tmp to i38"   --->   Operation 37 'zext' 'p_cast8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%tmp_1 = call i29 @_ssdm_op_PartSelect.i29.i32.i32.i32(i32 %inputs_V_read, i32 3, i32 31)"   --->   Operation 38 'partselect' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%p_cast7 = zext i29 %tmp_1 to i34"   --->   Operation 39 'zext' 'p_cast7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i64* %data_port), !map !229"   --->   Operation 40 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([1024 x i1024]* %wgt_mem_1_V), !map !236"   --->   Operation 41 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([1024 x i1024]* %wgt_mem_0_V), !map !318"   --->   Operation 42 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([2048 x i128]* %inp_mem_V), !map !399"   --->   Operation 43 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i128* %load_queue_V_V), !map !409"   --->   Operation 44 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %g2l_dep_queue_V), !map !413"   --->   Operation 45 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %l2g_dep_queue_V), !map !417"   --->   Operation 46 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([5 x i8]* @load_str) nounwind"   --->   Operation 47 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i64* %data_port, [6 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [10 x i8]* @p_str11, [6 x i8]* @p_str6, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:177]   --->   Operation 48 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 %inputs_V, [10 x i8]* @mode, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @bundle, [6 x i8]* @p_str6, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:177]   --->   Operation 49 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 %weights_V, [10 x i8]* @mode1, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @bundle2, [6 x i8]* @p_str6, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:178]   --->   Operation 50 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i128* %load_queue_V_V, [5 x i8]* @p_str7, i32 1, i32 1, [5 x i8]* @p_str8, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:179]   --->   Operation 51 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %g2l_dep_queue_V, [5 x i8]* @p_str7, i32 1, i32 1, [5 x i8]* @p_str8, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1)" [/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:180]   --->   Operation 52 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %l2g_dep_queue_V, [5 x i8]* @p_str7, i32 1, i32 1, [5 x i8]* @p_str8, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1)" [/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:181]   --->   Operation 53 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface([1024 x i1024]* %wgt_mem_0_V, [1024 x i1024]* %wgt_mem_1_V, [5 x i8]* @p_str12, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind"   --->   Operation 54 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface([2048 x i128]* %inp_mem_V, [5 x i8]* @p_str12, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind"   --->   Operation 55 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 0, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [12 x i8]* @p_str2, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:184]   --->   Operation 56 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([2048 x i128]* %inp_mem_V, [1 x i8]* @p_str1, [7 x i8]* @p_str13, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 57 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([1024 x i1024]* %wgt_mem_0_V, [1024 x i1024]* %wgt_mem_1_V, [1 x i8]* @p_str1, [7 x i8]* @p_str13, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 58 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%tmp_V = call i128 @_ssdm_op_Read.axis.volatile.i128P(i128* %load_queue_V_V)" [/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:189]   --->   Operation 59 'read' 'tmp_V' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%tmp_2 = call i1 @_ssdm_op_BitSelect.i1.i128.i32(i128 %tmp_V, i32 4)" [/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:195]   --->   Operation 60 'bitselect' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "br i1 %tmp_2, label %1, label %._crit_edge" [/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:195]   --->   Operation 61 'br' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%tmp_cast_0 = call i8 @_ssdm_op_Read.axis.volatile.i8P(i8* %g2l_dep_queue_V)" [/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:196]   --->   Operation 62 'read' 'tmp_cast_0' <Predicate = (tmp_2)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "br label %._crit_edge" [/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:197]   --->   Operation 63 'br' <Predicate = (tmp_2)> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%lshr_ln200 = lshr i128 %tmp_V, 120" [/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:200]   --->   Operation 64 'lshr' 'lshr_ln200' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%trunc_ln200 = trunc i128 %lshr_ln200 to i4" [/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:200]   --->   Operation 65 'trunc' 'trunc_ln200' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%zext_ln200 = zext i4 %trunc_ln200 to i5" [/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:200]   --->   Operation 66 'zext' 'zext_ln200' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%trunc_ln200_1 = call i16 @_ssdm_op_PartSelect.i16.i128.i32.i32(i128 %tmp_V, i32 80, i32 95)" [/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:200]   --->   Operation 67 'partselect' 'trunc_ln200_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%lshr_ln200_1 = lshr i128 %tmp_V, 124" [/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:200]   --->   Operation 68 'lshr' 'lshr_ln200_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%trunc_ln200_2 = trunc i128 %lshr_ln200_1 to i4" [/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:200]   --->   Operation 69 'trunc' 'trunc_ln200_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%zext_ln301 = zext i4 %trunc_ln200_2 to i5" [/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:200]   --->   Operation 70 'zext' 'zext_ln301' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (1.73ns)   --->   "%add_ln301 = add i5 %zext_ln301, %zext_ln200" [/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:200]   --->   Operation 71 'add' 'add_ln301' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%zext_ln301_1 = zext i5 %add_ln301 to i16" [/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:200]   --->   Operation 72 'zext' 'zext_ln301_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (2.07ns)   --->   "%x_width_V = add i16 %trunc_ln200_1, %zext_ln301_1" [/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:200]   --->   Operation 73 'add' 'x_width_V' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecFUCore(i128 %lshr_ln200_1, [1 x i8]* @p_str1, [8 x i8]* @p_str14, [1 x i8]* @p_str1, i32 4, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)" [/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:200]   --->   Operation 74 'specfucore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecFUCore(i128 %lshr_ln200_1, [1 x i8]* @p_str1, [8 x i8]* @p_str14, [1 x i8]* @p_str1, i32 4, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)" [/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:200]   --->   Operation 75 'specfucore' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 9.27>
ST_2 : Operation 76 [1/1] (0.00ns)   --->   "%zext_ln200_1 = zext i4 %trunc_ln200_2 to i16" [/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:200]   --->   Operation 76 'zext' 'zext_ln200_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 77 [1/1] (0.00ns)   --->   "%trunc_ln1 = call i4 @_ssdm_op_PartSelect.i4.i128.i32.i32(i128 %tmp_V, i32 112, i32 115)" [/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:201]   --->   Operation 77 'partselect' 'trunc_ln1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 78 [1/1] (0.00ns)   --->   "%zext_ln209 = zext i4 %trunc_ln1 to i16" [/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:201]   --->   Operation 78 'zext' 'zext_ln209' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 79 [1/1] (9.27ns)   --->   "%y_offset_0_V = mul i16 %x_width_V, %zext_ln209" [/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:201]   --->   Operation 79 'mul' 'y_offset_0_V' <Predicate = true> <Delay = 9.27> <Core = "Mul_LUT">   --->   Core 82 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 9.27> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 80 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecFUCore(i16 %y_offset_0_V, [1 x i8]* @p_str1, [8 x i8]* @p_str14, [1 x i8]* @p_str1, i32 4, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)" [/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:202]   --->   Operation 80 'specfucore' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 81 [1/1] (0.00ns)   --->   "%trunc_ln209_1 = call i4 @_ssdm_op_PartSelect.i4.i128.i32.i32(i128 %tmp_V, i32 116, i32 119)" [/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:203]   --->   Operation 81 'partselect' 'trunc_ln209_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 82 [1/1] (0.00ns)   --->   "%zext_ln209_2 = zext i4 %trunc_ln209_1 to i16" [/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:203]   --->   Operation 82 'zext' 'zext_ln209_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 83 [1/1] (9.27ns)   --->   "%y_offset_1_V = mul i16 %x_width_V, %zext_ln209_2" [/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:203]   --->   Operation 83 'mul' 'y_offset_1_V' <Predicate = true> <Delay = 9.27> <Core = "Mul_LUT">   --->   Core 82 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 9.27> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 84 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecFUCore(i16 %y_offset_1_V, [1 x i8]* @p_str1, [8 x i8]* @p_str14, [1 x i8]* @p_str1, i32 4, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)" [/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:204]   --->   Operation 84 'specfucore' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 85 [1/1] (0.00ns)   --->   "%trunc_ln2 = call i3 @_ssdm_op_PartSelect.i3.i128.i32.i32(i128 %tmp_V, i32 7, i32 9)" [/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:206]   --->   Operation 85 'partselect' 'trunc_ln2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 86 [1/1] (1.13ns)   --->   "%icmp_ln206 = icmp eq i3 %trunc_ln2, 2" [/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:206]   --->   Operation 86 'icmp' 'icmp_ln206' <Predicate = true> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 87 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecFUCore(i16 %zext_ln200_1, [1 x i8]* @p_str1, [8 x i8]* @p_str14, [1 x i8]* @p_str1, i32 4, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)" [/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:200]   --->   Operation 87 'specfucore' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 88 [1/1] (0.00ns)   --->   "br i1 %icmp_ln206, label %2, label %4" [/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:206]   --->   Operation 88 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 89 [1/1] (1.13ns)   --->   "%icmp_ln219 = icmp eq i3 %trunc_ln2, 1" [/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:219]   --->   Operation 89 'icmp' 'icmp_ln219' <Predicate = (!icmp_ln206)> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 90 [1/1] (0.00ns)   --->   "br i1 %icmp_ln219, label %5, label %._crit_edge272" [/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:219]   --->   Operation 90 'br' <Predicate = (!icmp_ln206)> <Delay = 0.00>
ST_2 : Operation 91 [1/1] (0.00ns)   --->   "%sram_idx_V_assign_2 = call i16 @_ssdm_op_PartSelect.i16.i128.i32.i32(i128 %tmp_V, i32 10, i32 25)" [/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:220]   --->   Operation 91 'partselect' 'sram_idx_V_assign_2' <Predicate = (!icmp_ln206 & icmp_ln219)> <Delay = 0.00>
ST_2 : Operation 92 [1/1] (0.00ns)   --->   "%dram_idx_V_assign_1 = call i32 @_ssdm_op_PartSelect.i32.i128.i32.i32(i128 %tmp_V, i32 26, i32 57)" [/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:220]   --->   Operation 92 'partselect' 'dram_idx_V_assign_1' <Predicate = (!icmp_ln206 & icmp_ln219)> <Delay = 0.00>
ST_2 : Operation 93 [1/1] (0.00ns)   --->   "%trunc_ln304_6 = call i16 @_ssdm_op_PartSelect.i16.i128.i32.i32(i128 %tmp_V, i32 64, i32 79)" [/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:220]   --->   Operation 93 'partselect' 'trunc_ln304_6' <Predicate = (!icmp_ln206 & icmp_ln219)> <Delay = 0.00>
ST_2 : Operation 94 [1/1] (0.00ns)   --->   "%trunc_ln304_7 = call i16 @_ssdm_op_PartSelect.i16.i128.i32.i32(i128 %tmp_V, i32 96, i32 111)" [/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:220]   --->   Operation 94 'partselect' 'trunc_ln304_7' <Predicate = (!icmp_ln206 & icmp_ln219)> <Delay = 0.00>
ST_2 : Operation 95 [1/1] (0.00ns)   --->   "%zext_ln700_1 = zext i16 %trunc_ln304_7 to i32" [/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:92->/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:220]   --->   Operation 95 'zext' 'zext_ln700_1' <Predicate = (!icmp_ln206 & icmp_ln219)> <Delay = 0.00>
ST_2 : Operation 96 [1/1] (0.00ns)   --->   "%shl_ln1 = call i21 @_ssdm_op_BitConcatenate.i21.i16.i5(i16 %trunc_ln200_1, i5 0)" [/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:89->/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:220]   --->   Operation 96 'bitconcatenate' 'shl_ln1' <Predicate = (!icmp_ln206 & icmp_ln219)> <Delay = 0.00>
ST_2 : Operation 97 [1/1] (0.00ns)   --->   "%zext_ln89 = zext i21 %shl_ln1 to i32" [/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:89->/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:220]   --->   Operation 97 'zext' 'zext_ln89' <Predicate = (!icmp_ln206 & icmp_ln219)> <Delay = 0.00>
ST_2 : Operation 98 [1/1] (1.76ns)   --->   "br label %6" [/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:86->/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:220]   --->   Operation 98 'br' <Predicate = (!icmp_ln206 & icmp_ln219)> <Delay = 1.76>
ST_2 : Operation 99 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecFUCore(i128 %lshr_ln200, [1 x i8]* @p_str1, [8 x i8]* @p_str14, [1 x i8]* @p_str1, i32 4, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)" [/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:200]   --->   Operation 99 'specfucore' <Predicate = (icmp_ln206)> <Delay = 0.00>
ST_2 : Operation 100 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecFUCore(i128 %lshr_ln200, [1 x i8]* @p_str1, [8 x i8]* @p_str14, [1 x i8]* @p_str1, i32 4, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)" [/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:200]   --->   Operation 100 'specfucore' <Predicate = (icmp_ln206)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 3.46>
ST_3 : Operation 101 [1/1] (0.00ns)   --->   "%sram_idx_V_assign_1_s = phi i16 [ %sram_idx_V_assign_2, %5 ], [ %add_ln700_2, %"?Mul_LUT_sram_idx_Region_/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:91:2" ]" [/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:220]   --->   Operation 101 'phi' 'sram_idx_V_assign_1_s' <Predicate = (icmp_ln219)> <Delay = 0.00>
ST_3 : Operation 102 [1/1] (0.00ns)   --->   "%dram_idx_assign_1_0 = phi i32 [ %dram_idx_V_assign_1, %5 ], [ %add_ln700_3, %"?Mul_LUT_sram_idx_Region_/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:91:2" ]" [/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:220]   --->   Operation 102 'phi' 'dram_idx_assign_1_0' <Predicate = (icmp_ln219)> <Delay = 0.00>
ST_3 : Operation 103 [1/1] (0.00ns)   --->   "%i_op_assign_1 = phi i16 [ 0, %5 ], [ %y_1, %"?Mul_LUT_sram_idx_Region_/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:91:2" ]"   --->   Operation 103 'phi' 'i_op_assign_1' <Predicate = (icmp_ln219)> <Delay = 0.00>
ST_3 : Operation 104 [1/1] (2.42ns)   --->   "%icmp_ln86 = icmp eq i16 %i_op_assign_1, %trunc_ln304_6" [/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:86->/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:220]   --->   Operation 104 'icmp' 'icmp_ln86' <Predicate = (icmp_ln219)> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 105 [1/1] (2.07ns)   --->   "%y_1 = add i16 %i_op_assign_1, 1" [/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:86->/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:220]   --->   Operation 105 'add' 'y_1' <Predicate = (icmp_ln219)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 106 [1/1] (0.00ns)   --->   "br i1 %icmp_ln86, label %._crit_edge272.loopexit, label %7" [/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:86->/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:220]   --->   Operation 106 'br' <Predicate = (icmp_ln219)> <Delay = 0.00>
ST_3 : Operation 107 [1/1] (0.00ns)   --->   "%ret_V_1 = call i37 @_ssdm_op_BitConcatenate.i37.i32.i5(i32 %dram_idx_assign_1_0, i5 0)" [/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:88->/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:220]   --->   Operation 107 'bitconcatenate' 'ret_V_1' <Predicate = (icmp_ln219 & !icmp_ln86)> <Delay = 0.00>
ST_3 : Operation 108 [1/1] (0.00ns)   --->   "%zext_ln1352_1 = zext i37 %ret_V_1 to i38" [/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:88->/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:220]   --->   Operation 108 'zext' 'zext_ln1352_1' <Predicate = (icmp_ln219 & !icmp_ln86)> <Delay = 0.00>
ST_3 : Operation 109 [1/1] (2.75ns)   --->   "%add_ln88 = add i38 %p_cast8, %zext_ln1352_1" [/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:88->/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:220]   --->   Operation 109 'add' 'add_ln88' <Predicate = (icmp_ln219 & !icmp_ln86)> <Delay = 2.75> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 110 [1/1] (0.00ns)   --->   "br label %._crit_edge272"   --->   Operation 110 'br' <Predicate = (icmp_ln219 & icmp_ln86)> <Delay = 0.00>
ST_3 : Operation 111 [1/1] (0.00ns)   --->   "br label %8"   --->   Operation 111 'br' <Predicate = (icmp_ln86) | (!icmp_ln219)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 6.12>
ST_4 : Operation 112 [1/1] (0.00ns)   --->   "%zext_ln88 = zext i38 %add_ln88 to i64" [/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:88->/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:220]   --->   Operation 112 'zext' 'zext_ln88' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 113 [1/1] (0.00ns)   --->   "%data_port_addr_1 = getelementptr i64* %data_port, i64 %zext_ln88" [/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:88->/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:220]   --->   Operation 113 'getelementptr' 'data_port_addr_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 114 [7/7] (6.12ns)   --->   "%data_port_addr_1_rd_s = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %data_port_addr_1, i32 %zext_ln89)" [/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:89->/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:220]   --->   Operation 114 'readreq' 'data_port_addr_1_rd_s' <Predicate = true> <Delay = 6.12> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 6.12>
ST_5 : Operation 115 [6/7] (6.12ns)   --->   "%data_port_addr_1_rd_s = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %data_port_addr_1, i32 %zext_ln89)" [/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:89->/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:220]   --->   Operation 115 'readreq' 'data_port_addr_1_rd_s' <Predicate = true> <Delay = 6.12> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 6.12>
ST_6 : Operation 116 [5/7] (6.12ns)   --->   "%data_port_addr_1_rd_s = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %data_port_addr_1, i32 %zext_ln89)" [/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:89->/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:220]   --->   Operation 116 'readreq' 'data_port_addr_1_rd_s' <Predicate = true> <Delay = 6.12> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 6.12>
ST_7 : Operation 117 [4/7] (6.12ns)   --->   "%data_port_addr_1_rd_s = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %data_port_addr_1, i32 %zext_ln89)" [/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:89->/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:220]   --->   Operation 117 'readreq' 'data_port_addr_1_rd_s' <Predicate = true> <Delay = 6.12> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 6.12>
ST_8 : Operation 118 [3/7] (6.12ns)   --->   "%data_port_addr_1_rd_s = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %data_port_addr_1, i32 %zext_ln89)" [/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:89->/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:220]   --->   Operation 118 'readreq' 'data_port_addr_1_rd_s' <Predicate = true> <Delay = 6.12> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 6.12>
ST_9 : Operation 119 [2/7] (6.12ns)   --->   "%data_port_addr_1_rd_s = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %data_port_addr_1, i32 %zext_ln89)" [/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:89->/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:220]   --->   Operation 119 'readreq' 'data_port_addr_1_rd_s' <Predicate = true> <Delay = 6.12> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 6.12>
ST_10 : Operation 120 [1/1] (0.00ns)   --->   "%trunc_ln89 = trunc i16 %sram_idx_V_assign_1_s to i12" [/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:89->/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:220]   --->   Operation 120 'trunc' 'trunc_ln89' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 121 [1/1] (0.00ns)   --->   "%shl_ln89_1 = call i17 @_ssdm_op_BitConcatenate.i17.i12.i5(i12 %trunc_ln89, i5 0)" [/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:89->/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:220]   --->   Operation 121 'bitconcatenate' 'shl_ln89_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 122 [1/7] (6.12ns)   --->   "%data_port_addr_1_rd_s = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %data_port_addr_1, i32 %zext_ln89)" [/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:89->/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:220]   --->   Operation 122 'readreq' 'data_port_addr_1_rd_s' <Predicate = true> <Delay = 6.12> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 123 [1/1] (1.76ns)   --->   "br label %burst.rd.header20" [/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:89->/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:220]   --->   Operation 123 'br' <Predicate = true> <Delay = 1.76>

State 11 <SV = 10> <Delay = 3.47>
ST_11 : Operation 124 [1/1] (0.00ns)   --->   "%phi_ln89 = phi i21 [ 0, %7 ], [ %add_ln89, %burstread.region_end ]" [/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:89->/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:220]   --->   Operation 124 'phi' 'phi_ln89' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 125 [1/1] (2.44ns)   --->   "%icmp_ln89 = icmp eq i21 %phi_ln89, %shl_ln1" [/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:89->/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:220]   --->   Operation 125 'icmp' 'icmp_ln89' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 126 [1/1] (2.22ns)   --->   "%add_ln89 = add i21 %phi_ln89, 1" [/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:89->/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:220]   --->   Operation 126 'add' 'add_ln89' <Predicate = true> <Delay = 2.22> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 127 [1/1] (0.00ns)   --->   "br i1 %icmp_ln89, label %"?Mul_LUT_sram_idx_Region_/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:91:2", label %burstread.region_begin" [/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:89->/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:220]   --->   Operation 127 'br' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 128 [1/1] (0.00ns)   --->   "%trunc_ln89_1 = trunc i21 %phi_ln89 to i17" [/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:89->/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:220]   --->   Operation 128 'trunc' 'trunc_ln89_1' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_11 : Operation 129 [1/1] (0.00ns)   --->   "%trunc_ln89_2 = trunc i21 %phi_ln89 to i1" [/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:89->/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:220]   --->   Operation 129 'trunc' 'trunc_ln89_2' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_11 : Operation 130 [1/1] (2.10ns)   --->   "%add_ln89_1 = add i17 %trunc_ln89_1, %shl_ln89_1" [/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:89->/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:220]   --->   Operation 130 'add' 'add_ln89_1' <Predicate = (!icmp_ln89)> <Delay = 2.10> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 131 [1/1] (0.00ns)   --->   "%lshr_ln1 = call i12 @_ssdm_op_PartSelect.i12.i17.i32.i32(i17 %add_ln89_1, i32 5, i32 16)" [/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:89->/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:220]   --->   Operation 131 'partselect' 'lshr_ln1' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_11 : Operation 132 [1/1] (0.00ns)   --->   "%tmp_9 = call i4 @_ssdm_op_PartSelect.i4.i21.i32.i32(i21 %phi_ln89, i32 1, i32 4)" [/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:89->/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:220]   --->   Operation 132 'partselect' 'tmp_9' <Predicate = (!icmp_ln89)> <Delay = 0.00>

State 12 <SV = 11> <Delay = 6.12>
ST_12 : Operation 133 [1/1] (6.12ns)   --->   "%data_port_addr_1_rea = call i64 @_ssdm_op_Read.m_axi.i64P(i64* %data_port_addr_1)" [/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:89->/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:220]   --->   Operation 133 'read' 'data_port_addr_1_rea' <Predicate = (!icmp_ln89)> <Delay = 6.12> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 134 [1/1] (0.00ns)   --->   "%shl_ln89_2 = call i10 @_ssdm_op_BitConcatenate.i10.i4.i6(i4 %tmp_9, i6 0)" [/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:89->/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:220]   --->   Operation 134 'bitconcatenate' 'shl_ln89_2' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_12 : Operation 135 [1/1] (0.00ns)   --->   "%empty_20 = or i10 %shl_ln89_2, 63" [/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:89->/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:220]   --->   Operation 135 'or' 'empty_20' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_12 : Operation 136 [1/1] (1.77ns)   --->   "%icmp_ln89_1 = icmp ugt i10 %shl_ln89_2, %empty_20" [/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:89->/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:220]   --->   Operation 136 'icmp' 'icmp_ln89_1' <Predicate = (!icmp_ln89)> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 4.59>
ST_13 : Operation 137 [1/1] (0.00ns)   --->   "%zext_ln89_1 = zext i12 %lshr_ln1 to i64" [/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:89->/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:220]   --->   Operation 137 'zext' 'zext_ln89_1' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 138 [1/1] (0.00ns)   --->   "%wgt_mem_0_V_addr = getelementptr [1024 x i1024]* %wgt_mem_0_V, i64 0, i64 %zext_ln89_1" [/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:89->/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:220]   --->   Operation 138 'getelementptr' 'wgt_mem_0_V_addr' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 139 [1/1] (0.00ns)   --->   "%wgt_mem_1_V_addr = getelementptr [1024 x i1024]* %wgt_mem_1_V, i64 0, i64 %zext_ln89_1" [/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:89->/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:220]   --->   Operation 139 'getelementptr' 'wgt_mem_1_V_addr' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 140 [2/2] (2.56ns)   --->   "%wgt_mem_1_V_load = load i1024* %wgt_mem_1_V_addr, align 8" [/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:89->/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:220]   --->   Operation 140 'load' 'wgt_mem_1_V_load' <Predicate = (trunc_ln89_2)> <Delay = 2.56> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 128> <Depth = 2048> <RAM>
ST_13 : Operation 141 [2/2] (2.56ns)   --->   "%wgt_mem_0_V_load = load i1024* %wgt_mem_0_V_addr, align 8" [/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:89->/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:220]   --->   Operation 141 'load' 'wgt_mem_0_V_load' <Predicate = (!trunc_ln89_2)> <Delay = 2.56> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 128> <Depth = 2048> <RAM>
ST_13 : Operation 142 [1/1] (0.00ns)   --->   "%zext_ln89_2 = zext i10 %shl_ln89_2 to i11" [/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:89->/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:220]   --->   Operation 142 'zext' 'zext_ln89_2' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 143 [1/1] (0.00ns)   --->   "%zext_ln89_3 = zext i10 %empty_20 to i11" [/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:89->/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:220]   --->   Operation 143 'zext' 'zext_ln89_3' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 144 [1/1] (0.00ns) (grouped into LUT with out node shl_ln89)   --->   "%zext_ln89_4 = zext i64 %data_port_addr_1_rea to i1024" [/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:89->/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:220]   --->   Operation 144 'zext' 'zext_ln89_4' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 145 [1/1] (0.00ns) (grouped into LUT with out node shl_ln89)   --->   "%xor_ln89 = xor i11 %zext_ln89_2, 1023" [/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:89->/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:220]   --->   Operation 145 'xor' 'xor_ln89' <Predicate = (icmp_ln89_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 146 [1/1] (0.00ns) (grouped into LUT with out node and_ln89)   --->   "%select_ln89_1 = select i1 %icmp_ln89_1, i11 %zext_ln89_2, i11 %zext_ln89_3" [/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:89->/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:220]   --->   Operation 146 'select' 'select_ln89_1' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.92> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 147 [1/1] (0.00ns) (grouped into LUT with out node and_ln89)   --->   "%select_ln89_2 = select i1 %icmp_ln89_1, i11 %zext_ln89_3, i11 %zext_ln89_2" [/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:89->/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:220]   --->   Operation 147 'select' 'select_ln89_2' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.92> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 148 [1/1] (0.00ns) (grouped into LUT with out node shl_ln89)   --->   "%select_ln89_3 = select i1 %icmp_ln89_1, i11 %xor_ln89, i11 %zext_ln89_2" [/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:89->/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:220]   --->   Operation 148 'select' 'select_ln89_3' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.92> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 149 [1/1] (0.00ns) (grouped into LUT with out node and_ln89)   --->   "%xor_ln89_1 = xor i11 %select_ln89_1, 1023" [/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:89->/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:220]   --->   Operation 149 'xor' 'xor_ln89_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 150 [1/1] (0.00ns) (grouped into LUT with out node shl_ln89)   --->   "%zext_ln89_5 = zext i11 %select_ln89_3 to i1024" [/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:89->/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:220]   --->   Operation 150 'zext' 'zext_ln89_5' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 151 [1/1] (0.00ns) (grouped into LUT with out node and_ln89)   --->   "%zext_ln89_6 = zext i11 %select_ln89_2 to i1024" [/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:89->/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:220]   --->   Operation 151 'zext' 'zext_ln89_6' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 152 [1/1] (0.00ns) (grouped into LUT with out node and_ln89)   --->   "%zext_ln89_7 = zext i11 %xor_ln89_1 to i1024" [/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:89->/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:220]   --->   Operation 152 'zext' 'zext_ln89_7' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 153 [1/1] (4.59ns) (out node of the LUT)   --->   "%shl_ln89 = shl i1024 %zext_ln89_4, %zext_ln89_5" [/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:89->/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:220]   --->   Operation 153 'shl' 'shl_ln89' <Predicate = true> <Delay = 4.59> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.25> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 154 [1/1] (0.00ns) (grouped into LUT with out node and_ln89)   --->   "%shl_ln89_3 = shl i1024 -1, %zext_ln89_6" [/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:89->/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:220]   --->   Operation 154 'shl' 'shl_ln89_3' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.25> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 155 [1/1] (0.00ns) (grouped into LUT with out node and_ln89)   --->   "%lshr_ln89 = lshr i1024 -1, %zext_ln89_7" [/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:89->/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:220]   --->   Operation 155 'lshr' 'lshr_ln89' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.25> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 156 [1/1] (3.46ns) (out node of the LUT)   --->   "%and_ln89 = and i1024 %shl_ln89_3, %lshr_ln89" [/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:89->/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:220]   --->   Operation 156 'and' 'and_ln89' <Predicate = true> <Delay = 3.46> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 7.14>
ST_14 : Operation 157 [1/1] (0.00ns)   --->   "%burstread_rbegin1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([17 x i8]* @burstread_OC_region_s)" [/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:89->/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:220]   --->   Operation 157 'specregionbegin' 'burstread_rbegin1' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 158 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str21)" [/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:89->/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:220]   --->   Operation 158 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 159 [1/1] (0.00ns)   --->   "%empty_19 = call i32 (...)* @_ssdm_op_SpecLoopName([33 x i8]* @memcpy_OC_wgt_mem_OC)" [/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:89->/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:220]   --->   Operation 159 'specloopname' 'empty_19' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 160 [1/2] (2.56ns)   --->   "%wgt_mem_1_V_load = load i1024* %wgt_mem_1_V_addr, align 8" [/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:89->/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:220]   --->   Operation 160 'load' 'wgt_mem_1_V_load' <Predicate = (trunc_ln89_2)> <Delay = 2.56> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 128> <Depth = 2048> <RAM>
ST_14 : Operation 161 [1/2] (2.56ns)   --->   "%wgt_mem_0_V_load = load i1024* %wgt_mem_0_V_addr, align 8" [/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:89->/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:220]   --->   Operation 161 'load' 'wgt_mem_0_V_load' <Predicate = (!trunc_ln89_2)> <Delay = 2.56> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 128> <Depth = 2048> <RAM>
ST_14 : Operation 162 [1/1] (0.00ns) (grouped into LUT with out node or_ln89)   --->   "%select_ln89 = select i1 %trunc_ln89_2, i1024 %wgt_mem_1_V_load, i1024 %wgt_mem_0_V_load" [/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:89->/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:220]   --->   Operation 162 'select' 'select_ln89' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.92> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 163 [1/1] (0.00ns) (grouped into LUT with out node and_ln89_2)   --->   "%tmp_8 = call i1024 @llvm.part.select.i1024(i1024 %shl_ln89, i32 1023, i32 0)" [/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:89->/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:220]   --->   Operation 163 'partselect' 'tmp_8' <Predicate = (icmp_ln89_1)> <Delay = 0.00>
ST_14 : Operation 164 [1/1] (0.00ns) (grouped into LUT with out node and_ln89_2)   --->   "%select_ln89_4 = select i1 %icmp_ln89_1, i1024 %tmp_8, i1024 %shl_ln89" [/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:89->/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:220]   --->   Operation 164 'select' 'select_ln89_4' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.92> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 165 [1/1] (0.00ns) (grouped into LUT with out node or_ln89)   --->   "%xor_ln89_2 = xor i1024 %and_ln89, -1" [/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:89->/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:220]   --->   Operation 165 'xor' 'xor_ln89_2' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 166 [1/1] (0.00ns) (grouped into LUT with out node or_ln89)   --->   "%and_ln89_1 = and i1024 %select_ln89, %xor_ln89_2" [/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:89->/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:220]   --->   Operation 166 'and' 'and_ln89_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 167 [1/1] (2.01ns) (out node of the LUT)   --->   "%and_ln89_2 = and i1024 %select_ln89_4, %and_ln89" [/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:89->/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:220]   --->   Operation 167 'and' 'and_ln89_2' <Predicate = true> <Delay = 2.01> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 168 [1/1] (2.01ns) (out node of the LUT)   --->   "%or_ln89 = or i1024 %and_ln89_1, %and_ln89_2" [/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:89->/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:220]   --->   Operation 168 'or' 'or_ln89' <Predicate = true> <Delay = 2.01> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 169 [1/1] (0.00ns)   --->   "br i1 %trunc_ln89_2, label %branch1, label %branch0" [/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:89->/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:220]   --->   Operation 169 'br' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 170 [1/1] (2.56ns)   --->   "store i1024 %or_ln89, i1024* %wgt_mem_0_V_addr, align 8" [/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:89->/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:220]   --->   Operation 170 'store' <Predicate = (!trunc_ln89_2)> <Delay = 2.56> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 128> <Depth = 2048> <RAM>
ST_14 : Operation 171 [1/1] (0.00ns)   --->   "br label %burstread.region_end" [/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:89->/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:220]   --->   Operation 171 'br' <Predicate = (!trunc_ln89_2)> <Delay = 0.00>
ST_14 : Operation 172 [1/1] (2.56ns)   --->   "store i1024 %or_ln89, i1024* %wgt_mem_1_V_addr, align 8" [/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:89->/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:220]   --->   Operation 172 'store' <Predicate = (trunc_ln89_2)> <Delay = 2.56> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 128> <Depth = 2048> <RAM>
ST_14 : Operation 173 [1/1] (0.00ns)   --->   "br label %burstread.region_end" [/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:89->/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:220]   --->   Operation 173 'br' <Predicate = (trunc_ln89_2)> <Delay = 0.00>
ST_14 : Operation 174 [1/1] (0.00ns)   --->   "%burstread_rend30 = call i32 (...)* @_ssdm_op_SpecRegionEnd([17 x i8]* @burstread_OC_region_s, i32 %burstread_rbegin1)" [/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:89->/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:220]   --->   Operation 174 'specregionend' 'burstread_rend30' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_14 : Operation 175 [1/1] (0.00ns)   --->   "br label %burst.rd.header20" [/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:89->/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:220]   --->   Operation 175 'br' <Predicate = (!icmp_ln89)> <Delay = 0.00>

State 15 <SV = 11> <Delay = 2.55>
ST_15 : Operation 176 [1/1] (0.00ns)   --->   "%tmp_6 = call i32 (...)* @_ssdm_op_SpecRegionBegin([110 x i8]* @p_str33)" [/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:92->/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:220]   --->   Operation 176 'specregionbegin' 'tmp_6' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 177 [1/1] (2.07ns)   --->   "%add_ln700_2 = add i16 %trunc_ln200_1, %sram_idx_V_assign_1_s" [/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:91->/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:220]   --->   Operation 177 'add' 'add_ln700_2' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 178 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecFUCore(i16 %add_ln700_2, [110 x i8]* @p_str33, [1 x i8]* @p_str1, [8 x i8]* @p_str14, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)" [/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:92->/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:220]   --->   Operation 178 'specfucore' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 179 [1/1] (0.00ns)   --->   "%empty_21 = call i32 (...)* @_ssdm_op_SpecRegionEnd([110 x i8]* @p_str33, i32 %tmp_6)" [/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:93->/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:220]   --->   Operation 179 'specregionend' 'empty_21' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 180 [1/1] (2.55ns)   --->   "%add_ln700_3 = add i32 %zext_ln700_1, %dram_idx_assign_1_0" [/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:92->/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:220]   --->   Operation 180 'add' 'add_ln700_3' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 181 [1/1] (0.00ns)   --->   "br label %6" [/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:86->/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:220]   --->   Operation 181 'br' <Predicate = true> <Delay = 0.00>

State 16 <SV = 2> <Delay = 3.93>
ST_16 : Operation 182 [1/1] (0.00ns)   --->   "%sram_idx_V_assign = call i16 @_ssdm_op_PartSelect.i16.i128.i32.i32(i128 %tmp_V, i32 10, i32 25)" [/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:207]   --->   Operation 182 'partselect' 'sram_idx_V_assign' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 183 [2/2] (3.93ns)   --->   "%sram_idx_V_assign_1 = call fastcc i16 @reset_mem(i16 %sram_idx_V_assign, i16 %y_offset_0_V, [2048 x i128]* %inp_mem_V)" [/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:207]   --->   Operation 183 'call' 'sram_idx_V_assign_1' <Predicate = true> <Delay = 3.93> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 17 <SV = 3> <Delay = 1.76>
ST_17 : Operation 184 [1/1] (0.00ns)   --->   "%dram_idx_V_assign = call i32 @_ssdm_op_PartSelect.i32.i128.i32.i32(i128 %tmp_V, i32 26, i32 57)" [/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:207]   --->   Operation 184 'partselect' 'dram_idx_V_assign' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 185 [1/1] (0.00ns)   --->   "%trunc_ln304_2 = call i16 @_ssdm_op_PartSelect.i16.i128.i32.i32(i128 %tmp_V, i32 64, i32 79)" [/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:207]   --->   Operation 185 'partselect' 'trunc_ln304_2' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 186 [1/1] (0.00ns)   --->   "%trunc_ln304_3 = call i16 @_ssdm_op_PartSelect.i16.i128.i32.i32(i128 %tmp_V, i32 96, i32 111)" [/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:207]   --->   Operation 186 'partselect' 'trunc_ln304_3' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 187 [1/2] (0.00ns)   --->   "%sram_idx_V_assign_1 = call fastcc i16 @reset_mem(i16 %sram_idx_V_assign, i16 %y_offset_0_V, [2048 x i128]* %inp_mem_V)" [/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:207]   --->   Operation 187 'call' 'sram_idx_V_assign_1' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_17 : Operation 188 [1/1] (0.00ns)   --->   "%zext_ln209_1 = zext i4 %trunc_ln200 to i16" [/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:64->/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:207]   --->   Operation 188 'zext' 'zext_ln209_1' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 189 [1/1] (0.00ns)   --->   "%zext_ln700 = zext i16 %trunc_ln304_3 to i32" [/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:69->/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:207]   --->   Operation 189 'zext' 'zext_ln700' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 190 [1/1] (0.00ns)   --->   "%shl_ln = call i17 @_ssdm_op_BitConcatenate.i17.i16.i1(i16 %trunc_ln200_1, i1 false)" [/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:67->/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:207]   --->   Operation 190 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 191 [1/1] (0.00ns)   --->   "%zext_ln67 = zext i17 %shl_ln to i32" [/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:67->/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:207]   --->   Operation 191 'zext' 'zext_ln67' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 192 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecFUCore(i16 %zext_ln209_1, [1 x i8]* @p_str1, [8 x i8]* @p_str14, [1 x i8]* @p_str1, i32 4, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)" [/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:64->/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:207]   --->   Operation 192 'specfucore' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 193 [1/1] (1.76ns)   --->   "br label %3" [/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:62->/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:207]   --->   Operation 193 'br' <Predicate = true> <Delay = 1.76>

State 18 <SV = 4> <Delay = 3.93>
ST_18 : Operation 194 [1/1] (0.00ns)   --->   "%sram_idx_V_assign_0 = phi i16 [ %sram_idx_V_assign_1, %2 ], [ %sram_idx_V_assign_5, %hls_label_2_end ]" [/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:207]   --->   Operation 194 'phi' 'sram_idx_V_assign_0' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 195 [1/1] (0.00ns)   --->   "%dram_idx_assign_0 = phi i32 [ %dram_idx_V_assign, %2 ], [ %add_ln700_1, %hls_label_2_end ]" [/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:207]   --->   Operation 195 'phi' 'dram_idx_assign_0' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 196 [1/1] (0.00ns)   --->   "%i_op_assign = phi i16 [ 0, %2 ], [ %y, %hls_label_2_end ]"   --->   Operation 196 'phi' 'i_op_assign' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 197 [1/1] (2.42ns)   --->   "%icmp_ln62 = icmp eq i16 %i_op_assign, %trunc_ln304_2" [/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:62->/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:207]   --->   Operation 197 'icmp' 'icmp_ln62' <Predicate = true> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 198 [1/1] (2.07ns)   --->   "%y = add i16 %i_op_assign, 1" [/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:62->/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:207]   --->   Operation 198 'add' 'y' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 199 [1/1] (0.00ns)   --->   "br i1 %icmp_ln62, label %"load_pad_2d<ap_uint<64>, 2, 16>.exit", label %hls_label_2_begin" [/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:62->/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:207]   --->   Operation 199 'br' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 200 [2/2] (3.93ns)   --->   "%sram_idx_V_assign_3 = call fastcc i16 @reset_mem(i16 %sram_idx_V_assign_0, i16 %zext_ln209_1, [2048 x i128]* %inp_mem_V)" [/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:207]   --->   Operation 200 'call' 'sram_idx_V_assign_3' <Predicate = (!icmp_ln62)> <Delay = 3.93> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_18 : Operation 201 [1/1] (0.00ns)   --->   "%ret_V = call i33 @_ssdm_op_BitConcatenate.i33.i32.i1(i32 %dram_idx_assign_0, i1 false)" [/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:66->/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:207]   --->   Operation 201 'bitconcatenate' 'ret_V' <Predicate = (!icmp_ln62)> <Delay = 0.00>
ST_18 : Operation 202 [1/1] (0.00ns)   --->   "%zext_ln1352 = zext i33 %ret_V to i34" [/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:66->/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:207]   --->   Operation 202 'zext' 'zext_ln1352' <Predicate = (!icmp_ln62)> <Delay = 0.00>
ST_18 : Operation 203 [1/1] (2.59ns)   --->   "%add_ln66 = add i34 %p_cast7, %zext_ln1352" [/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:66->/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:207]   --->   Operation 203 'add' 'add_ln66' <Predicate = (!icmp_ln62)> <Delay = 2.59> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 204 [2/2] (3.93ns)   --->   "%call_ret97 = call fastcc i16 @reset_mem(i16 %sram_idx_V_assign_0, i16 %y_offset_1_V, [2048 x i128]* %inp_mem_V)" [/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:207]   --->   Operation 204 'call' 'call_ret97' <Predicate = (icmp_ln62)> <Delay = 3.93> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 19 <SV = 5> <Delay = 6.12>
ST_19 : Operation 205 [1/2] (0.00ns)   --->   "%sram_idx_V_assign_3 = call fastcc i16 @reset_mem(i16 %sram_idx_V_assign_0, i16 %zext_ln209_1, [2048 x i128]* %inp_mem_V)" [/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:207]   --->   Operation 205 'call' 'sram_idx_V_assign_3' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_19 : Operation 206 [1/1] (0.00ns)   --->   "%zext_ln66 = zext i34 %add_ln66 to i64" [/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:66->/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:207]   --->   Operation 206 'zext' 'zext_ln66' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 207 [1/1] (0.00ns)   --->   "%data_port_addr = getelementptr i64* %data_port, i64 %zext_ln66" [/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:66->/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:207]   --->   Operation 207 'getelementptr' 'data_port_addr' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 208 [1/1] (0.00ns)   --->   "%trunc_ln67 = trunc i16 %sram_idx_V_assign_3 to i13" [/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:67->/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:207]   --->   Operation 208 'trunc' 'trunc_ln67' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 209 [7/7] (6.12ns)   --->   "%data_port_addr_rd_re = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %data_port_addr, i32 %zext_ln67)" [/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:67->/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:207]   --->   Operation 209 'readreq' 'data_port_addr_rd_re' <Predicate = true> <Delay = 6.12> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 20 <SV = 6> <Delay = 6.12>
ST_20 : Operation 210 [6/7] (6.12ns)   --->   "%data_port_addr_rd_re = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %data_port_addr, i32 %zext_ln67)" [/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:67->/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:207]   --->   Operation 210 'readreq' 'data_port_addr_rd_re' <Predicate = true> <Delay = 6.12> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 21 <SV = 7> <Delay = 6.12>
ST_21 : Operation 211 [5/7] (6.12ns)   --->   "%data_port_addr_rd_re = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %data_port_addr, i32 %zext_ln67)" [/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:67->/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:207]   --->   Operation 211 'readreq' 'data_port_addr_rd_re' <Predicate = true> <Delay = 6.12> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 22 <SV = 8> <Delay = 6.12>
ST_22 : Operation 212 [4/7] (6.12ns)   --->   "%data_port_addr_rd_re = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %data_port_addr, i32 %zext_ln67)" [/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:67->/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:207]   --->   Operation 212 'readreq' 'data_port_addr_rd_re' <Predicate = true> <Delay = 6.12> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 23 <SV = 9> <Delay = 6.12>
ST_23 : Operation 213 [3/7] (6.12ns)   --->   "%data_port_addr_rd_re = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %data_port_addr, i32 %zext_ln67)" [/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:67->/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:207]   --->   Operation 213 'readreq' 'data_port_addr_rd_re' <Predicate = true> <Delay = 6.12> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 24 <SV = 10> <Delay = 6.12>
ST_24 : Operation 214 [2/7] (6.12ns)   --->   "%data_port_addr_rd_re = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %data_port_addr, i32 %zext_ln67)" [/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:67->/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:207]   --->   Operation 214 'readreq' 'data_port_addr_rd_re' <Predicate = true> <Delay = 6.12> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 25 <SV = 11> <Delay = 6.12>
ST_25 : Operation 215 [1/1] (0.00ns)   --->   "%tmp_4 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str34)" [/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:62->/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:207]   --->   Operation 215 'specregionbegin' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 216 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:63->/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:207]   --->   Operation 216 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 217 [1/1] (0.00ns)   --->   "%shl_ln67_1 = call i14 @_ssdm_op_BitConcatenate.i14.i13.i1(i13 %trunc_ln67, i1 false)" [/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:67->/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:207]   --->   Operation 217 'bitconcatenate' 'shl_ln67_1' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 218 [1/7] (6.12ns)   --->   "%data_port_addr_rd_re = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %data_port_addr, i32 %zext_ln67)" [/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:67->/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:207]   --->   Operation 218 'readreq' 'data_port_addr_rd_re' <Predicate = true> <Delay = 6.12> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_25 : Operation 219 [1/1] (1.76ns)   --->   "br label %burst.rd.header" [/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:67->/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:207]   --->   Operation 219 'br' <Predicate = true> <Delay = 1.76>

State 26 <SV = 12> <Delay = 3.46>
ST_26 : Operation 220 [1/1] (0.00ns)   --->   "%phi_ln67 = phi i17 [ 0, %hls_label_2_begin ], [ %add_ln67, %burstread.region ]" [/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:67->/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:207]   --->   Operation 220 'phi' 'phi_ln67' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 221 [1/1] (2.43ns)   --->   "%icmp_ln67 = icmp eq i17 %phi_ln67, %shl_ln" [/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:67->/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:207]   --->   Operation 221 'icmp' 'icmp_ln67' <Predicate = true> <Delay = 2.43> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 222 [1/1] (2.10ns)   --->   "%add_ln67 = add i17 %phi_ln67, 1" [/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:67->/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:207]   --->   Operation 222 'add' 'add_ln67' <Predicate = true> <Delay = 2.10> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 223 [1/1] (0.00ns)   --->   "br i1 %icmp_ln67, label %hls_label_2_end, label %burstread.region" [/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:67->/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:207]   --->   Operation 223 'br' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 224 [1/1] (0.00ns)   --->   "%trunc_ln67_1 = trunc i17 %phi_ln67 to i14" [/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:67->/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:207]   --->   Operation 224 'trunc' 'trunc_ln67_1' <Predicate = (!icmp_ln67)> <Delay = 0.00>
ST_26 : Operation 225 [1/1] (1.81ns)   --->   "%add_ln67_1 = add i14 %shl_ln67_1, %trunc_ln67_1" [/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:67->/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:207]   --->   Operation 225 'add' 'add_ln67_1' <Predicate = (!icmp_ln67)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 226 [1/1] (0.00ns)   --->   "%lshr_ln = call i13 @_ssdm_op_PartSelect.i13.i14.i32.i32(i14 %add_ln67_1, i32 1, i32 13)" [/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:67->/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:207]   --->   Operation 226 'partselect' 'lshr_ln' <Predicate = (!icmp_ln67)> <Delay = 0.00>
ST_26 : Operation 227 [1/1] (0.00ns)   --->   "%trunc_ln67_2 = trunc i17 %phi_ln67 to i1" [/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:67->/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:207]   --->   Operation 227 'trunc' 'trunc_ln67_2' <Predicate = (!icmp_ln67)> <Delay = 0.00>

State 27 <SV = 13> <Delay = 6.12>
ST_27 : Operation 228 [1/1] (6.12ns)   --->   "%data_port_addr_read = call i64 @_ssdm_op_Read.m_axi.i64P(i64* %data_port_addr)" [/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:67->/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:207]   --->   Operation 228 'read' 'data_port_addr_read' <Predicate = (!icmp_ln67)> <Delay = 6.12> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 28 <SV = 14> <Delay = 6.08>
ST_28 : Operation 229 [1/1] (0.00ns)   --->   "%shl_ln67_2 = call i7 @_ssdm_op_BitConcatenate.i7.i1.i6(i1 %trunc_ln67_2, i6 0)" [/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:67->/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:207]   --->   Operation 229 'bitconcatenate' 'shl_ln67_2' <Predicate = (!icmp_ln67)> <Delay = 0.00>
ST_28 : Operation 230 [1/1] (0.00ns)   --->   "%empty_17 = or i7 %shl_ln67_2, 63" [/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:67->/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:207]   --->   Operation 230 'or' 'empty_17' <Predicate = (!icmp_ln67)> <Delay = 0.00>
ST_28 : Operation 231 [1/1] (1.48ns)   --->   "%icmp_ln67_1 = icmp ugt i7 %shl_ln67_2, %empty_17" [/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:67->/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:207]   --->   Operation 231 'icmp' 'icmp_ln67_1' <Predicate = (!icmp_ln67)> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 232 [1/1] (0.00ns)   --->   "%zext_ln67_2 = zext i7 %shl_ln67_2 to i8" [/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:67->/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:207]   --->   Operation 232 'zext' 'zext_ln67_2' <Predicate = (!icmp_ln67)> <Delay = 0.00>
ST_28 : Operation 233 [1/1] (0.00ns)   --->   "%zext_ln67_3 = zext i7 %empty_17 to i8" [/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:67->/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:207]   --->   Operation 233 'zext' 'zext_ln67_3' <Predicate = (!icmp_ln67)> <Delay = 0.00>
ST_28 : Operation 234 [1/1] (0.00ns) (grouped into LUT with out node shl_ln67)   --->   "%zext_ln67_4 = zext i64 %data_port_addr_read to i128" [/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:67->/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:207]   --->   Operation 234 'zext' 'zext_ln67_4' <Predicate = (!icmp_ln67)> <Delay = 0.00>
ST_28 : Operation 235 [1/1] (0.00ns) (grouped into LUT with out node shl_ln67)   --->   "%xor_ln67 = xor i8 %zext_ln67_2, 127" [/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:67->/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:207]   --->   Operation 235 'xor' 'xor_ln67' <Predicate = (!icmp_ln67)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 236 [1/1] (0.00ns) (grouped into LUT with out node and_ln67)   --->   "%select_ln67 = select i1 %icmp_ln67_1, i8 %zext_ln67_2, i8 %zext_ln67_3" [/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:67->/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:207]   --->   Operation 236 'select' 'select_ln67' <Predicate = (!icmp_ln67)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.92> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 237 [1/1] (0.00ns) (grouped into LUT with out node and_ln67)   --->   "%select_ln67_1 = select i1 %icmp_ln67_1, i8 %zext_ln67_3, i8 %zext_ln67_2" [/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:67->/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:207]   --->   Operation 237 'select' 'select_ln67_1' <Predicate = (!icmp_ln67)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.92> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 238 [1/1] (0.00ns) (grouped into LUT with out node shl_ln67)   --->   "%select_ln67_2 = select i1 %icmp_ln67_1, i8 %xor_ln67, i8 %zext_ln67_2" [/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:67->/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:207]   --->   Operation 238 'select' 'select_ln67_2' <Predicate = (!icmp_ln67)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.92> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 239 [1/1] (0.00ns) (grouped into LUT with out node and_ln67)   --->   "%xor_ln67_1 = xor i8 %select_ln67, 127" [/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:67->/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:207]   --->   Operation 239 'xor' 'xor_ln67_1' <Predicate = (!icmp_ln67)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 240 [1/1] (0.00ns) (grouped into LUT with out node shl_ln67)   --->   "%zext_ln67_5 = zext i8 %select_ln67_2 to i128" [/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:67->/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:207]   --->   Operation 240 'zext' 'zext_ln67_5' <Predicate = (!icmp_ln67)> <Delay = 0.00>
ST_28 : Operation 241 [1/1] (0.00ns) (grouped into LUT with out node and_ln67)   --->   "%zext_ln67_6 = zext i8 %select_ln67_1 to i128" [/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:67->/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:207]   --->   Operation 241 'zext' 'zext_ln67_6' <Predicate = (!icmp_ln67)> <Delay = 0.00>
ST_28 : Operation 242 [1/1] (0.00ns) (grouped into LUT with out node and_ln67)   --->   "%zext_ln67_7 = zext i8 %xor_ln67_1 to i128" [/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:67->/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:207]   --->   Operation 242 'zext' 'zext_ln67_7' <Predicate = (!icmp_ln67)> <Delay = 0.00>
ST_28 : Operation 243 [1/1] (4.59ns) (out node of the LUT)   --->   "%shl_ln67 = shl i128 %zext_ln67_4, %zext_ln67_5" [/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:67->/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:207]   --->   Operation 243 'shl' 'shl_ln67' <Predicate = (!icmp_ln67)> <Delay = 4.59> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.25> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 244 [1/1] (0.00ns) (grouped into LUT with out node and_ln67)   --->   "%shl_ln67_3 = shl i128 -1, %zext_ln67_6" [/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:67->/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:207]   --->   Operation 244 'shl' 'shl_ln67_3' <Predicate = (!icmp_ln67)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.25> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 245 [1/1] (0.00ns) (grouped into LUT with out node and_ln67)   --->   "%lshr_ln67 = lshr i128 -1, %zext_ln67_7" [/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:67->/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:207]   --->   Operation 245 'lshr' 'lshr_ln67' <Predicate = (!icmp_ln67)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.25> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 246 [1/1] (3.14ns) (out node of the LUT)   --->   "%and_ln67 = and i128 %shl_ln67_3, %lshr_ln67" [/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:67->/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:207]   --->   Operation 246 'and' 'and_ln67' <Predicate = (!icmp_ln67)> <Delay = 3.14> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 15> <Delay = 5.82>
ST_29 : Operation 247 [1/1] (0.00ns)   --->   "%burstread_rbegin = call i32 (...)* @_ssdm_op_SpecRegionBegin([17 x i8]* @burstread_OC_region_s)" [/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:67->/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:207]   --->   Operation 247 'specregionbegin' 'burstread_rbegin' <Predicate = (!icmp_ln67)> <Delay = 0.00>
ST_29 : Operation 248 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str20)" [/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:67->/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:207]   --->   Operation 248 'specpipeline' <Predicate = (!icmp_ln67)> <Delay = 0.00>
ST_29 : Operation 249 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopName([32 x i8]* @memcpy_OC_inp_mem_OC)" [/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:67->/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:207]   --->   Operation 249 'specloopname' 'empty' <Predicate = (!icmp_ln67)> <Delay = 0.00>
ST_29 : Operation 250 [1/1] (0.00ns)   --->   "%zext_ln67_1 = zext i13 %lshr_ln to i64" [/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:67->/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:207]   --->   Operation 250 'zext' 'zext_ln67_1' <Predicate = (!icmp_ln67)> <Delay = 0.00>
ST_29 : Operation 251 [1/1] (0.00ns)   --->   "%inp_mem_V_addr = getelementptr [2048 x i128]* %inp_mem_V, i64 0, i64 %zext_ln67_1" [/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:67->/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:207]   --->   Operation 251 'getelementptr' 'inp_mem_V_addr' <Predicate = (!icmp_ln67)> <Delay = 0.00>
ST_29 : Operation 252 [1/1] (0.00ns) (grouped into LUT with out node and_ln67_1)   --->   "%tmp_3 = call i128 @llvm.part.select.i128(i128 %shl_ln67, i32 127, i32 0)" [/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:67->/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:207]   --->   Operation 252 'partselect' 'tmp_3' <Predicate = (!icmp_ln67 & icmp_ln67_1)> <Delay = 0.00>
ST_29 : Operation 253 [1/1] (0.00ns) (grouped into LUT with out node and_ln67_1)   --->   "%select_ln67_3 = select i1 %icmp_ln67_1, i128 %tmp_3, i128 %shl_ln67" [/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:67->/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:207]   --->   Operation 253 'select' 'select_ln67_3' <Predicate = (!icmp_ln67)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.92> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_29 : Operation 254 [1/1] (1.92ns) (out node of the LUT)   --->   "%and_ln67_1 = and i128 %select_ln67_3, %and_ln67" [/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:67->/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:207]   --->   Operation 254 'and' 'and_ln67_1' <Predicate = (!icmp_ln67)> <Delay = 1.92> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 255 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBRAMWithByteEnable([2048 x i128]* %inp_mem_V)" [/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:67->/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:207]   --->   Operation 255 'specbramwithbyteenable' <Predicate = (!icmp_ln67)> <Delay = 0.00>
ST_29 : Operation 256 [1/1] (0.00ns)   --->   "%tmp_5 = call i4 @_ssdm_op_BitConcatenate.i4.i1.i3(i1 %trunc_ln67_2, i3 0)" [/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:67->/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:207]   --->   Operation 256 'bitconcatenate' 'tmp_5' <Predicate = (!icmp_ln67)> <Delay = 0.00>
ST_29 : Operation 257 [1/1] (0.00ns)   --->   "%zext_ln67_8 = zext i4 %tmp_5 to i16" [/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:67->/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:207]   --->   Operation 257 'zext' 'zext_ln67_8' <Predicate = (!icmp_ln67)> <Delay = 0.00>
ST_29 : Operation 258 [1/1] (3.25ns)   --->   "%shl_ln67_4 = shl i16 255, %zext_ln67_8" [/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:67->/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:207]   --->   Operation 258 'shl' 'shl_ln67_4' <Predicate = (!icmp_ln67)> <Delay = 3.25> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.25> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 259 [1/1] (2.56ns)   --->   "call void @_ssdm_op_Write.bram.i128(i128* %inp_mem_V_addr, i128 %and_ln67_1, i16 %shl_ln67_4)" [/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:67->/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:207]   --->   Operation 259 'store' <Predicate = (!icmp_ln67)> <Delay = 2.56> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 128> <Depth = 2048> <RAM>
ST_29 : Operation 260 [1/1] (0.00ns)   --->   "%burstread_rend = call i32 (...)* @_ssdm_op_SpecRegionEnd([17 x i8]* @burstread_OC_region_s, i32 %burstread_rbegin)" [/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:67->/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:207]   --->   Operation 260 'specregionend' 'burstread_rend' <Predicate = (!icmp_ln67)> <Delay = 0.00>
ST_29 : Operation 261 [1/1] (0.00ns)   --->   "br label %burst.rd.header" [/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:67->/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:207]   --->   Operation 261 'br' <Predicate = (!icmp_ln67)> <Delay = 0.00>

State 30 <SV = 13> <Delay = 6.01>
ST_30 : Operation 262 [1/1] (2.07ns)   --->   "%add_ln700 = add i16 %sram_idx_V_assign_3, %trunc_ln200_1" [/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:68->/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:207]   --->   Operation 262 'add' 'add_ln700' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 263 [1/1] (2.55ns)   --->   "%add_ln700_1 = add i32 %zext_ln700, %dram_idx_assign_0" [/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:69->/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:207]   --->   Operation 263 'add' 'add_ln700_1' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 264 [2/2] (3.93ns)   --->   "%sram_idx_V_assign_5 = call fastcc i16 @reset_mem(i16 %add_ln700, i16 %zext_ln200_1, [2048 x i128]* %inp_mem_V)" [/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:68->/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:207]   --->   Operation 264 'call' 'sram_idx_V_assign_5' <Predicate = true> <Delay = 3.93> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 31 <SV = 14> <Delay = 0.00>
ST_31 : Operation 265 [1/2] (0.00ns)   --->   "%sram_idx_V_assign_5 = call fastcc i16 @reset_mem(i16 %add_ln700, i16 %zext_ln200_1, [2048 x i128]* %inp_mem_V)" [/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:68->/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:207]   --->   Operation 265 'call' 'sram_idx_V_assign_5' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_31 : Operation 266 [1/1] (0.00ns)   --->   "%empty_18 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str34, i32 %tmp_4)" [/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:71->/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:207]   --->   Operation 266 'specregionend' 'empty_18' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 267 [1/1] (0.00ns)   --->   "br label %3" [/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:62->/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:207]   --->   Operation 267 'br' <Predicate = true> <Delay = 0.00>

State 32 <SV = 5> <Delay = 0.00>
ST_32 : Operation 268 [1/2] (0.00ns)   --->   "%call_ret97 = call fastcc i16 @reset_mem(i16 %sram_idx_V_assign_0, i16 %y_offset_1_V, [2048 x i128]* %inp_mem_V)" [/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:207]   --->   Operation 268 'call' 'call_ret97' <Predicate = (icmp_ln206)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_32 : Operation 269 [1/1] (0.00ns)   --->   "br label %8" [/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:219]   --->   Operation 269 'br' <Predicate = (icmp_ln206)> <Delay = 0.00>
ST_32 : Operation 270 [1/1] (0.00ns)   --->   "%tmp_7 = call i1 @_ssdm_op_BitSelect.i1.i128.i32(i128 %tmp_V, i32 6)" [/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:231]   --->   Operation 270 'bitselect' 'tmp_7' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 271 [1/1] (0.00ns)   --->   "br i1 %tmp_7, label %9, label %._crit_edge273" [/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:231]   --->   Operation 271 'br' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 272 [2/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i8P(i8* %l2g_dep_queue_V, i8 1)" [/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:232]   --->   Operation 272 'write' <Predicate = (tmp_7)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 33 <SV = 6> <Delay = 0.00>
ST_33 : Operation 273 [1/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i8P(i8* %l2g_dep_queue_V, i8 1)" [/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:232]   --->   Operation 273 'write' <Predicate = (tmp_7)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_33 : Operation 274 [1/1] (0.00ns)   --->   "br label %._crit_edge273" [/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:233]   --->   Operation 274 'br' <Predicate = (tmp_7)> <Delay = 0.00>
ST_33 : Operation 275 [1/1] (0.00ns)   --->   "ret void" [/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:234]   --->   Operation 275 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 7ns, clock uncertainty: 0.875ns.

 <State 1>: 3.81ns
The critical path consists of the following:
	axis read on port 'load_queue_V_V' (/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:189) [35]  (0 ns)
	'lshr' operation ('lshr_ln200', /mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:200) [42]  (0 ns)
	'add' operation ('add_ln301', /mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:200) [50]  (1.74 ns)
	'add' operation ('x_width.V', /mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:200) [52]  (2.08 ns)

 <State 2>: 9.28ns
The critical path consists of the following:
	'mul' operation ('y_offset_0.V', /mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:201) [55]  (9.28 ns)

 <State 3>: 3.46ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln86', /mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:86->/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:220) [83]  (2.43 ns)
	blocking operation 1.03 ns on control path)

 <State 4>: 6.12ns
The critical path consists of the following:
	'getelementptr' operation ('data_port_addr_1', /mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:88->/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:220) [91]  (0 ns)
	bus request on port 'data_port' (/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:89->/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:220) [94]  (6.12 ns)

 <State 5>: 6.12ns
The critical path consists of the following:
	bus request on port 'data_port' (/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:89->/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:220) [94]  (6.12 ns)

 <State 6>: 6.12ns
The critical path consists of the following:
	bus request on port 'data_port' (/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:89->/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:220) [94]  (6.12 ns)

 <State 7>: 6.12ns
The critical path consists of the following:
	bus request on port 'data_port' (/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:89->/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:220) [94]  (6.12 ns)

 <State 8>: 6.12ns
The critical path consists of the following:
	bus request on port 'data_port' (/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:89->/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:220) [94]  (6.12 ns)

 <State 9>: 6.12ns
The critical path consists of the following:
	bus request on port 'data_port' (/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:89->/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:220) [94]  (6.12 ns)

 <State 10>: 6.12ns
The critical path consists of the following:
	bus request on port 'data_port' (/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:89->/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:220) [94]  (6.12 ns)

 <State 11>: 3.48ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln89', /mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:89->/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:220) [98]  (2.44 ns)
	blocking operation 1.03 ns on control path)

 <State 12>: 6.12ns
The critical path consists of the following:
	bus read on port 'data_port' (/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:89->/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:220) [106]  (6.12 ns)

 <State 13>: 4.59ns
The critical path consists of the following:
	'select' operation ('select_ln89_3', /mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:89->/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:220) [126]  (0 ns)
	'shl' operation ('shl_ln89', /mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:89->/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:220) [131]  (4.59 ns)

 <State 14>: 7.14ns
The critical path consists of the following:
	'load' operation ('wgt_mem_1_V_load', /mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:89->/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:220) on array 'wgt_mem_1_V' [113]  (2.57 ns)
	'select' operation ('select_ln89', /mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:89->/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:220) [115]  (0 ns)
	'and' operation ('and_ln89_1', /mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:89->/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:220) [138]  (0 ns)
	'or' operation ('or_ln89', /mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:89->/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:220) [140]  (2.01 ns)
	'store' operation ('store_ln89', /mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:89->/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:220) of variable 'or_ln89', /mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:89->/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:220 on array 'wgt_mem_0_V' [143]  (2.57 ns)

 <State 15>: 2.55ns
The critical path consists of the following:
	'add' operation ('dram_idx.V', /mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:92->/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:220) [156]  (2.55 ns)

 <State 16>: 3.94ns
The critical path consists of the following:
	'call' operation ('sram_idx.V', /mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:207) to 'reset_mem' [167]  (3.94 ns)

 <State 17>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('sram_idx_V_assign_0', /mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:207) with incoming values : ('sram_idx.V', /mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:207) ('sram_idx.V', /mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:68->/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:207) [177]  (1.77 ns)

 <State 18>: 3.94ns
The critical path consists of the following:
	'phi' operation ('sram_idx_V_assign_0', /mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:207) with incoming values : ('sram_idx.V', /mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:207) ('sram_idx.V', /mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:68->/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:207) [177]  (0 ns)
	'call' operation ('sram_idx.V', /mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:207) to 'reset_mem' [247]  (3.94 ns)

 <State 19>: 6.12ns
The critical path consists of the following:
	'getelementptr' operation ('data_port_addr', /mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:66->/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:207) [191]  (0 ns)
	bus request on port 'data_port' (/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:67->/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:207) [194]  (6.12 ns)

 <State 20>: 6.12ns
The critical path consists of the following:
	bus request on port 'data_port' (/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:67->/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:207) [194]  (6.12 ns)

 <State 21>: 6.12ns
The critical path consists of the following:
	bus request on port 'data_port' (/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:67->/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:207) [194]  (6.12 ns)

 <State 22>: 6.12ns
The critical path consists of the following:
	bus request on port 'data_port' (/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:67->/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:207) [194]  (6.12 ns)

 <State 23>: 6.12ns
The critical path consists of the following:
	bus request on port 'data_port' (/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:67->/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:207) [194]  (6.12 ns)

 <State 24>: 6.12ns
The critical path consists of the following:
	bus request on port 'data_port' (/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:67->/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:207) [194]  (6.12 ns)

 <State 25>: 6.12ns
The critical path consists of the following:
	bus request on port 'data_port' (/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:67->/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:207) [194]  (6.12 ns)

 <State 26>: 3.47ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln67', /mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:67->/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:207) [198]  (2.43 ns)
	blocking operation 1.03 ns on control path)

 <State 27>: 6.12ns
The critical path consists of the following:
	bus read on port 'data_port' (/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:67->/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:207) [206]  (6.12 ns)

 <State 28>: 6.08ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln67_1', /mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:67->/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:207) [214]  (1.49 ns)
	'select' operation ('select_ln67_2', /mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:67->/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:207) [221]  (0 ns)
	'shl' operation ('shl_ln67', /mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:67->/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:207) [226]  (4.59 ns)

 <State 29>: 5.82ns
The critical path consists of the following:
	'shl' operation ('shl_ln67_4', /mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:67->/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:207) [236]  (3.25 ns)
	'store' operation ('store_ln67', /mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:67->/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:207) of constant <constant:_ssdm_op_Write.bram.i128> on array 'inp_mem_V' [237]  (2.57 ns)

 <State 30>: 6.01ns
The critical path consists of the following:
	'add' operation ('sram_idx.V', /mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:68->/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:207) [241]  (2.08 ns)
	'call' operation ('sram_idx.V', /mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:68->/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:207) to 'reset_mem' [243]  (3.94 ns)

 <State 31>: 0ns
The critical path consists of the following:

 <State 32>: 0ns
The critical path consists of the following:

 <State 33>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
