<stg><name>lms</name>


<trans_list>

<trans id="122" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="123" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="124" from="2" to="13">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="126" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="127" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="128" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="129" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="130" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="131" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="132" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="133" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="134" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="135" from="12" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="137" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="138" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="139" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="140" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="141" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="142" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="143" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="144" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="145" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="146" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="147" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="148" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="149" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="150" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="151" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="152" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="153" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="154" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="155" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="156" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="157" from="33" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="158" from="34" to="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="159" from="35" to="36">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="160" from="36" to="37">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="162" from="37" to="38">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="163" from="38" to="39">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="164" from="39" to="40">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="165" from="40" to="41">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="166" from="41" to="42">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="167" from="42" to="43">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="168" from="43" to="36">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecBitsMap(float %x) nounwind, !map !8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:1  call void (...)* @_ssdm_op_SpecBitsMap(float %y) nounwind, !map !14

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecBitsMap(float %mu) nounwind, !map !18

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:3  call void (...)* @_ssdm_op_SpecBitsMap(float 0.000000e+00) nounwind, !map !22

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:4  call void (...)* @_ssdm_op_SpecTopModule([4 x i8]* @lms_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %mu_read = call float @_ssdm_op_Read.ap_auto.float(float %mu) nounwind

]]></Node>
<StgValue><ssdm name="mu_read"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  %y_read = call float @_ssdm_op_Read.ap_auto.float(float %y) nounwind

]]></Node>
<StgValue><ssdm name="y_read"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7  %x_read = call float @_ssdm_op_Read.ap_auto.float(float %x) nounwind

]]></Node>
<StgValue><ssdm name="x_read"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="0">
<![CDATA[
:8  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="53" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:0  %lms_yhat_load_i = phi float [ 0.000000e+00, %0 ], [ %tmp_5_i, %2 ]

]]></Node>
<StgValue><ssdm name="lms_yhat_load_i"/></StgValue>
</operation>

<operation id="54" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
:1  %i_i = phi i6 [ -14, %0 ], [ %i, %2 ]

]]></Node>
<StgValue><ssdm name="i_i"/></StgValue>
</operation>

<operation id="55" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
:2  %tmp_i = icmp eq i6 %i_i, 0

]]></Node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>

<operation id="56" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:3  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 50, i64 50, i64 50) nounwind

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="57" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %tmp_i, label %3, label %2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="58" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:0  %i = add i6 %i_i, -1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="59" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="64" op_0_bw="6">
<![CDATA[
:1  %tmp_2_i = zext i6 %i to i64

]]></Node>
<StgValue><ssdm name="tmp_2_i"/></StgValue>
</operation>

<operation id="60" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %lms_sr_addr = getelementptr [50 x float]* @lms_sr, i64 0, i64 %tmp_2_i

]]></Node>
<StgValue><ssdm name="lms_sr_addr"/></StgValue>
</operation>

<operation id="61" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="32" op_0_bw="6">
<![CDATA[
:3  %lms_sr_load = load float* %lms_sr_addr, align 4

]]></Node>
<StgValue><ssdm name="lms_sr_load"/></StgValue>
</operation>

<operation id="62" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="64" op_0_bw="6">
<![CDATA[
:4  %tmp_3_i = zext i6 %i_i to i64

]]></Node>
<StgValue><ssdm name="tmp_3_i"/></StgValue>
</operation>

<operation id="63" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %lms_w_addr = getelementptr [50 x float]* @lms_w, i64 0, i64 %tmp_3_i

]]></Node>
<StgValue><ssdm name="lms_w_addr"/></StgValue>
</operation>

<operation id="64" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="32" op_0_bw="6">
<![CDATA[
:8  %lms_w_load = load float* %lms_w_addr, align 4

]]></Node>
<StgValue><ssdm name="lms_w_load"/></StgValue>
</operation>

<operation id="65" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="32" op_0_bw="32">
<![CDATA[
:1  %lms_w_load_1 = load float* getelementptr inbounds ([50 x float]* @lms_w, i64 0, i64 0), align 16

]]></Node>
<StgValue><ssdm name="lms_w_load_1"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="66" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="32" op_0_bw="6">
<![CDATA[
:3  %lms_sr_load = load float* %lms_sr_addr, align 4

]]></Node>
<StgValue><ssdm name="lms_sr_load"/></StgValue>
</operation>

<operation id="67" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5  %lms_sr_addr_1 = getelementptr [50 x float]* @lms_sr, i64 0, i64 %tmp_3_i

]]></Node>
<StgValue><ssdm name="lms_sr_addr_1"/></StgValue>
</operation>

<operation id="68" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
:6  store float %lms_sr_load, float* %lms_sr_addr_1, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="69" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="32" op_0_bw="6">
<![CDATA[
:8  %lms_w_load = load float* %lms_w_addr, align 4

]]></Node>
<StgValue><ssdm name="lms_w_load"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="70" st_id="4" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %tmp_4_i = fmul float %lms_sr_load, %lms_w_load

]]></Node>
<StgValue><ssdm name="tmp_4_i"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="71" st_id="5" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %tmp_4_i = fmul float %lms_sr_load, %lms_w_load

]]></Node>
<StgValue><ssdm name="tmp_4_i"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="72" st_id="6" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %tmp_4_i = fmul float %lms_sr_load, %lms_w_load

]]></Node>
<StgValue><ssdm name="tmp_4_i"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="73" st_id="7" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %tmp_4_i = fmul float %lms_sr_load, %lms_w_load

]]></Node>
<StgValue><ssdm name="tmp_4_i"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="74" st_id="8" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:10  %tmp_5_i = fadd float %lms_yhat_load_i, %tmp_4_i

]]></Node>
<StgValue><ssdm name="tmp_5_i"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="75" st_id="9" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:10  %tmp_5_i = fadd float %lms_yhat_load_i, %tmp_4_i

]]></Node>
<StgValue><ssdm name="tmp_5_i"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="76" st_id="10" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:10  %tmp_5_i = fadd float %lms_yhat_load_i, %tmp_4_i

]]></Node>
<StgValue><ssdm name="tmp_5_i"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="77" st_id="11" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:10  %tmp_5_i = fadd float %lms_yhat_load_i, %tmp_4_i

]]></Node>
<StgValue><ssdm name="tmp_5_i"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="78" st_id="12" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:10  %tmp_5_i = fadd float %lms_yhat_load_i, %tmp_4_i

]]></Node>
<StgValue><ssdm name="tmp_5_i"/></StgValue>
</operation>

<operation id="79" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="0">
<![CDATA[
:11  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="80" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="32" op_0_bw="32">
<![CDATA[
:1  %lms_w_load_1 = load float* getelementptr inbounds ([50 x float]* @lms_w, i64 0, i64 0), align 16

]]></Node>
<StgValue><ssdm name="lms_w_load_1"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="81" st_id="14" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %tmp_6_i = fmul float %lms_w_load_1, %x_read

]]></Node>
<StgValue><ssdm name="tmp_6_i"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="82" st_id="15" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %tmp_6_i = fmul float %lms_w_load_1, %x_read

]]></Node>
<StgValue><ssdm name="tmp_6_i"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="83" st_id="16" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %tmp_6_i = fmul float %lms_w_load_1, %x_read

]]></Node>
<StgValue><ssdm name="tmp_6_i"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="84" st_id="17" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %tmp_6_i = fmul float %lms_w_load_1, %x_read

]]></Node>
<StgValue><ssdm name="tmp_6_i"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="85" st_id="18" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %tmp_7_i = fadd float %lms_yhat_load_i, %tmp_6_i

]]></Node>
<StgValue><ssdm name="tmp_7_i"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="86" st_id="19" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %tmp_7_i = fadd float %lms_yhat_load_i, %tmp_6_i

]]></Node>
<StgValue><ssdm name="tmp_7_i"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="87" st_id="20" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %tmp_7_i = fadd float %lms_yhat_load_i, %tmp_6_i

]]></Node>
<StgValue><ssdm name="tmp_7_i"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="88" st_id="21" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %tmp_7_i = fadd float %lms_yhat_load_i, %tmp_6_i

]]></Node>
<StgValue><ssdm name="tmp_7_i"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="89" st_id="22" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %tmp_7_i = fadd float %lms_yhat_load_i, %tmp_6_i

]]></Node>
<StgValue><ssdm name="tmp_7_i"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="90" st_id="23" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %tmp_8_i = fsub float %y_read, %tmp_7_i

]]></Node>
<StgValue><ssdm name="tmp_8_i"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="91" st_id="24" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %tmp_8_i = fsub float %y_read, %tmp_7_i

]]></Node>
<StgValue><ssdm name="tmp_8_i"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="92" st_id="25" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %tmp_8_i = fsub float %y_read, %tmp_7_i

]]></Node>
<StgValue><ssdm name="tmp_8_i"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="93" st_id="26" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %tmp_8_i = fsub float %y_read, %tmp_7_i

]]></Node>
<StgValue><ssdm name="tmp_8_i"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="94" st_id="27" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %tmp_8_i = fsub float %y_read, %tmp_7_i

]]></Node>
<StgValue><ssdm name="tmp_8_i"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="95" st_id="28" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %tmp_9_i = fmul float %tmp_8_i, %mu_read

]]></Node>
<StgValue><ssdm name="tmp_9_i"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="96" st_id="29" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %tmp_9_i = fmul float %tmp_8_i, %mu_read

]]></Node>
<StgValue><ssdm name="tmp_9_i"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="97" st_id="30" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %tmp_9_i = fmul float %tmp_8_i, %mu_read

]]></Node>
<StgValue><ssdm name="tmp_9_i"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="98" st_id="31" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %tmp_9_i = fmul float %tmp_8_i, %mu_read

]]></Node>
<StgValue><ssdm name="tmp_9_i"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="99" st_id="32" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  store float %x_read, float* getelementptr inbounds ([50 x float]* @lms_sr, i64 0, i64 0), align 16

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="100" st_id="32" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  %tmp_i_2 = fmul float %tmp_9_i, %x_read

]]></Node>
<StgValue><ssdm name="tmp_i_2"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="101" st_id="33" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  %tmp_i_2 = fmul float %tmp_9_i, %x_read

]]></Node>
<StgValue><ssdm name="tmp_i_2"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="102" st_id="34" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  %tmp_i_2 = fmul float %tmp_9_i, %x_read

]]></Node>
<StgValue><ssdm name="tmp_i_2"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="103" st_id="35" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  %tmp_i_2 = fmul float %tmp_9_i, %x_read

]]></Node>
<StgValue><ssdm name="tmp_i_2"/></StgValue>
</operation>

<operation id="104" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="0" op_0_bw="0">
<![CDATA[
:7  br label %4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="105" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
:0  %i1_i = phi i6 [ 0, %3 ], [ %i_1, %5 ]

]]></Node>
<StgValue><ssdm name="i1_i"/></StgValue>
</operation>

<operation id="106" st_id="36" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
:1  %exitcond_i = icmp eq i6 %i1_i, -14

]]></Node>
<StgValue><ssdm name="exitcond_i"/></StgValue>
</operation>

<operation id="107" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty_3 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 50, i64 50, i64 50) nounwind

]]></Node>
<StgValue><ssdm name="empty_3"/></StgValue>
</operation>

<operation id="108" st_id="36" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:3  %i_1 = add i6 %i1_i, 1

]]></Node>
<StgValue><ssdm name="i_1"/></StgValue>
</operation>

<operation id="109" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %exitcond_i, label %process.exit, label %5

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="110" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="64" op_0_bw="6">
<![CDATA[
:0  %tmp_1_i = zext i6 %i1_i to i64

]]></Node>
<StgValue><ssdm name="tmp_1_i"/></StgValue>
</operation>

<operation id="111" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %lms_w_addr_1 = getelementptr [50 x float]* @lms_w, i64 0, i64 %tmp_1_i

]]></Node>
<StgValue><ssdm name="lms_w_addr_1"/></StgValue>
</operation>

<operation id="112" st_id="36" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="32" op_0_bw="6">
<![CDATA[
:2  %lms_w_load_2 = load float* %lms_w_addr_1, align 4

]]></Node>
<StgValue><ssdm name="lms_w_load_2"/></StgValue>
</operation>

<operation id="113" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="0" op_0_bw="32">
<![CDATA[
process.exit:0  ret float undef

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="114" st_id="37" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="32" op_0_bw="6">
<![CDATA[
:2  %lms_w_load_2 = load float* %lms_w_addr_1, align 4

]]></Node>
<StgValue><ssdm name="lms_w_load_2"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="115" st_id="38" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %tmp_10_i = fadd float %lms_w_load_2, %tmp_i_2

]]></Node>
<StgValue><ssdm name="tmp_10_i"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="116" st_id="39" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %tmp_10_i = fadd float %lms_w_load_2, %tmp_i_2

]]></Node>
<StgValue><ssdm name="tmp_10_i"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="117" st_id="40" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %tmp_10_i = fadd float %lms_w_load_2, %tmp_i_2

]]></Node>
<StgValue><ssdm name="tmp_10_i"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="118" st_id="41" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %tmp_10_i = fadd float %lms_w_load_2, %tmp_i_2

]]></Node>
<StgValue><ssdm name="tmp_10_i"/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="119" st_id="42" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %tmp_10_i = fadd float %lms_w_load_2, %tmp_i_2

]]></Node>
<StgValue><ssdm name="tmp_10_i"/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="120" st_id="43" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
:4  store float %tmp_10_i, float* %lms_w_addr_1, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="121" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="169" name="x" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="x"/></StgValue>
</port>
<port id="170" name="y" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="y"/></StgValue>
</port>
<port id="171" name="mu" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="mu"/></StgValue>
</port>
<port id="172" name="lms_sr" dir="2" iftype="1">
<core>RAM</core><StgValue><ssdm name="lms_sr"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</port>
<port id="173" name="lms_w" dir="2" iftype="1">
<core>RAM</core><StgValue><ssdm name="lms_w"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="175" from="_ssdm_op_SpecBitsMap" to="StgValue_44" fromId="174" toId="44">
</dataflow>
<dataflow id="176" from="x" to="StgValue_44" fromId="169" toId="44">
</dataflow>
<dataflow id="177" from="_ssdm_op_SpecBitsMap" to="StgValue_45" fromId="174" toId="45">
</dataflow>
<dataflow id="178" from="y" to="StgValue_45" fromId="170" toId="45">
</dataflow>
<dataflow id="179" from="_ssdm_op_SpecBitsMap" to="StgValue_46" fromId="174" toId="46">
</dataflow>
<dataflow id="180" from="mu" to="StgValue_46" fromId="171" toId="46">
</dataflow>
<dataflow id="181" from="_ssdm_op_SpecBitsMap" to="StgValue_47" fromId="174" toId="47">
</dataflow>
<dataflow id="183" from="StgValue_182" to="StgValue_47" fromId="182" toId="47">
</dataflow>
<dataflow id="185" from="_ssdm_op_SpecTopModule" to="StgValue_48" fromId="184" toId="48">
</dataflow>
<dataflow id="187" from="lms_str" to="StgValue_48" fromId="186" toId="48">
</dataflow>
<dataflow id="189" from="_ssdm_op_Read.ap_auto.float" to="mu_read" fromId="188" toId="49">
</dataflow>
<dataflow id="190" from="mu" to="mu_read" fromId="171" toId="49">
</dataflow>
<dataflow id="191" from="_ssdm_op_Read.ap_auto.float" to="y_read" fromId="188" toId="50">
</dataflow>
<dataflow id="192" from="y" to="y_read" fromId="170" toId="50">
</dataflow>
<dataflow id="193" from="_ssdm_op_Read.ap_auto.float" to="x_read" fromId="188" toId="51">
</dataflow>
<dataflow id="194" from="x" to="x_read" fromId="169" toId="51">
</dataflow>
<dataflow id="195" from="StgValue_182" to="lms_yhat_load_i" fromId="182" toId="53">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="196" from="StgValue_52" to="lms_yhat_load_i" fromId="52" toId="53">
</dataflow>
<dataflow id="197" from="tmp_5_i" to="lms_yhat_load_i" fromId="78" toId="53">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="198" from="StgValue_79" to="lms_yhat_load_i" fromId="79" toId="53">
<BackEdge/>
</dataflow>
<dataflow id="200" from="StgValue_199" to="i_i" fromId="199" toId="54">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="201" from="StgValue_52" to="i_i" fromId="52" toId="54">
</dataflow>
<dataflow id="202" from="i" to="i_i" fromId="58" toId="54">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="203" from="StgValue_79" to="i_i" fromId="79" toId="54">
<BackEdge/>
</dataflow>
<dataflow id="204" from="i_i" to="tmp_i" fromId="54" toId="55">
</dataflow>
<dataflow id="206" from="StgValue_205" to="tmp_i" fromId="205" toId="55">
</dataflow>
<dataflow id="208" from="_ssdm_op_SpecLoopTripCount" to="empty" fromId="207" toId="56">
</dataflow>
<dataflow id="210" from="StgValue_209" to="empty" fromId="209" toId="56">
</dataflow>
<dataflow id="211" from="StgValue_209" to="empty" fromId="209" toId="56">
</dataflow>
<dataflow id="212" from="StgValue_209" to="empty" fromId="209" toId="56">
</dataflow>
<dataflow id="213" from="tmp_i" to="StgValue_57" fromId="55" toId="57">
</dataflow>
<dataflow id="214" from="i_i" to="i" fromId="54" toId="58">
</dataflow>
<dataflow id="216" from="StgValue_215" to="i" fromId="215" toId="58">
</dataflow>
<dataflow id="217" from="i" to="tmp_2_i" fromId="58" toId="59">
</dataflow>
<dataflow id="218" from="lms_sr" to="lms_sr_addr" fromId="172" toId="60">
</dataflow>
<dataflow id="220" from="StgValue_219" to="lms_sr_addr" fromId="219" toId="60">
</dataflow>
<dataflow id="221" from="tmp_2_i" to="lms_sr_addr" fromId="59" toId="60">
</dataflow>
<dataflow id="222" from="lms_sr_addr" to="lms_sr_load" fromId="60" toId="61">
</dataflow>
<dataflow id="223" from="i_i" to="tmp_3_i" fromId="54" toId="62">
</dataflow>
<dataflow id="224" from="lms_w" to="lms_w_addr" fromId="173" toId="63">
</dataflow>
<dataflow id="225" from="StgValue_219" to="lms_w_addr" fromId="219" toId="63">
</dataflow>
<dataflow id="226" from="tmp_3_i" to="lms_w_addr" fromId="62" toId="63">
</dataflow>
<dataflow id="227" from="lms_w_addr" to="lms_w_load" fromId="63" toId="64">
</dataflow>
<dataflow id="229" from="StgValue_228" to="lms_w_load_1" fromId="228" toId="65">
</dataflow>
<dataflow id="230" from="lms_sr_addr" to="lms_sr_load" fromId="60" toId="66">
</dataflow>
<dataflow id="231" from="lms_sr" to="lms_sr_addr_1" fromId="172" toId="67">
</dataflow>
<dataflow id="232" from="StgValue_219" to="lms_sr_addr_1" fromId="219" toId="67">
</dataflow>
<dataflow id="233" from="tmp_3_i" to="lms_sr_addr_1" fromId="62" toId="67">
</dataflow>
<dataflow id="234" from="lms_sr_load" to="StgValue_68" fromId="66" toId="68">
</dataflow>
<dataflow id="235" from="lms_sr_addr_1" to="StgValue_68" fromId="67" toId="68">
</dataflow>
<dataflow id="236" from="lms_w_addr" to="lms_w_load" fromId="63" toId="69">
</dataflow>
<dataflow id="237" from="lms_sr_load" to="tmp_4_i" fromId="66" toId="70">
</dataflow>
<dataflow id="238" from="lms_w_load" to="tmp_4_i" fromId="69" toId="70">
</dataflow>
<dataflow id="239" from="lms_sr_load" to="tmp_4_i" fromId="66" toId="71">
</dataflow>
<dataflow id="240" from="lms_w_load" to="tmp_4_i" fromId="69" toId="71">
</dataflow>
<dataflow id="241" from="lms_sr_load" to="tmp_4_i" fromId="66" toId="72">
</dataflow>
<dataflow id="242" from="lms_w_load" to="tmp_4_i" fromId="69" toId="72">
</dataflow>
<dataflow id="243" from="lms_sr_load" to="tmp_4_i" fromId="66" toId="73">
</dataflow>
<dataflow id="244" from="lms_w_load" to="tmp_4_i" fromId="69" toId="73">
</dataflow>
<dataflow id="245" from="lms_yhat_load_i" to="tmp_5_i" fromId="53" toId="74">
</dataflow>
<dataflow id="246" from="tmp_4_i" to="tmp_5_i" fromId="73" toId="74">
</dataflow>
<dataflow id="247" from="lms_yhat_load_i" to="tmp_5_i" fromId="53" toId="75">
</dataflow>
<dataflow id="248" from="tmp_4_i" to="tmp_5_i" fromId="73" toId="75">
</dataflow>
<dataflow id="249" from="lms_yhat_load_i" to="tmp_5_i" fromId="53" toId="76">
</dataflow>
<dataflow id="250" from="tmp_4_i" to="tmp_5_i" fromId="73" toId="76">
</dataflow>
<dataflow id="251" from="lms_yhat_load_i" to="tmp_5_i" fromId="53" toId="77">
</dataflow>
<dataflow id="252" from="tmp_4_i" to="tmp_5_i" fromId="73" toId="77">
</dataflow>
<dataflow id="253" from="lms_yhat_load_i" to="tmp_5_i" fromId="53" toId="78">
</dataflow>
<dataflow id="254" from="tmp_4_i" to="tmp_5_i" fromId="73" toId="78">
</dataflow>
<dataflow id="255" from="StgValue_228" to="lms_w_load_1" fromId="228" toId="80">
</dataflow>
<dataflow id="256" from="lms_w_load_1" to="tmp_6_i" fromId="80" toId="81">
</dataflow>
<dataflow id="257" from="x_read" to="tmp_6_i" fromId="51" toId="81">
</dataflow>
<dataflow id="258" from="lms_w_load_1" to="tmp_6_i" fromId="80" toId="82">
</dataflow>
<dataflow id="259" from="x_read" to="tmp_6_i" fromId="51" toId="82">
</dataflow>
<dataflow id="260" from="lms_w_load_1" to="tmp_6_i" fromId="80" toId="83">
</dataflow>
<dataflow id="261" from="x_read" to="tmp_6_i" fromId="51" toId="83">
</dataflow>
<dataflow id="262" from="lms_w_load_1" to="tmp_6_i" fromId="80" toId="84">
</dataflow>
<dataflow id="263" from="x_read" to="tmp_6_i" fromId="51" toId="84">
</dataflow>
<dataflow id="264" from="lms_yhat_load_i" to="tmp_7_i" fromId="53" toId="85">
</dataflow>
<dataflow id="265" from="tmp_6_i" to="tmp_7_i" fromId="84" toId="85">
</dataflow>
<dataflow id="266" from="lms_yhat_load_i" to="tmp_7_i" fromId="53" toId="86">
</dataflow>
<dataflow id="267" from="tmp_6_i" to="tmp_7_i" fromId="84" toId="86">
</dataflow>
<dataflow id="268" from="lms_yhat_load_i" to="tmp_7_i" fromId="53" toId="87">
</dataflow>
<dataflow id="269" from="tmp_6_i" to="tmp_7_i" fromId="84" toId="87">
</dataflow>
<dataflow id="270" from="lms_yhat_load_i" to="tmp_7_i" fromId="53" toId="88">
</dataflow>
<dataflow id="271" from="tmp_6_i" to="tmp_7_i" fromId="84" toId="88">
</dataflow>
<dataflow id="272" from="lms_yhat_load_i" to="tmp_7_i" fromId="53" toId="89">
</dataflow>
<dataflow id="273" from="tmp_6_i" to="tmp_7_i" fromId="84" toId="89">
</dataflow>
<dataflow id="274" from="y_read" to="tmp_8_i" fromId="50" toId="90">
</dataflow>
<dataflow id="275" from="tmp_7_i" to="tmp_8_i" fromId="89" toId="90">
</dataflow>
<dataflow id="276" from="y_read" to="tmp_8_i" fromId="50" toId="91">
</dataflow>
<dataflow id="277" from="tmp_7_i" to="tmp_8_i" fromId="89" toId="91">
</dataflow>
<dataflow id="278" from="y_read" to="tmp_8_i" fromId="50" toId="92">
</dataflow>
<dataflow id="279" from="tmp_7_i" to="tmp_8_i" fromId="89" toId="92">
</dataflow>
<dataflow id="280" from="y_read" to="tmp_8_i" fromId="50" toId="93">
</dataflow>
<dataflow id="281" from="tmp_7_i" to="tmp_8_i" fromId="89" toId="93">
</dataflow>
<dataflow id="282" from="y_read" to="tmp_8_i" fromId="50" toId="94">
</dataflow>
<dataflow id="283" from="tmp_7_i" to="tmp_8_i" fromId="89" toId="94">
</dataflow>
<dataflow id="284" from="tmp_8_i" to="tmp_9_i" fromId="94" toId="95">
</dataflow>
<dataflow id="285" from="mu_read" to="tmp_9_i" fromId="49" toId="95">
</dataflow>
<dataflow id="286" from="tmp_8_i" to="tmp_9_i" fromId="94" toId="96">
</dataflow>
<dataflow id="287" from="mu_read" to="tmp_9_i" fromId="49" toId="96">
</dataflow>
<dataflow id="288" from="tmp_8_i" to="tmp_9_i" fromId="94" toId="97">
</dataflow>
<dataflow id="289" from="mu_read" to="tmp_9_i" fromId="49" toId="97">
</dataflow>
<dataflow id="290" from="tmp_8_i" to="tmp_9_i" fromId="94" toId="98">
</dataflow>
<dataflow id="291" from="mu_read" to="tmp_9_i" fromId="49" toId="98">
</dataflow>
<dataflow id="292" from="x_read" to="StgValue_99" fromId="51" toId="99">
</dataflow>
<dataflow id="294" from="StgValue_293" to="StgValue_99" fromId="293" toId="99">
</dataflow>
<dataflow id="295" from="tmp_9_i" to="tmp_i_2" fromId="98" toId="100">
</dataflow>
<dataflow id="296" from="x_read" to="tmp_i_2" fromId="51" toId="100">
</dataflow>
<dataflow id="297" from="tmp_9_i" to="tmp_i_2" fromId="98" toId="101">
</dataflow>
<dataflow id="298" from="x_read" to="tmp_i_2" fromId="51" toId="101">
</dataflow>
<dataflow id="299" from="tmp_9_i" to="tmp_i_2" fromId="98" toId="102">
</dataflow>
<dataflow id="300" from="x_read" to="tmp_i_2" fromId="51" toId="102">
</dataflow>
<dataflow id="301" from="tmp_9_i" to="tmp_i_2" fromId="98" toId="103">
</dataflow>
<dataflow id="302" from="x_read" to="tmp_i_2" fromId="51" toId="103">
</dataflow>
<dataflow id="303" from="StgValue_205" to="i1_i" fromId="205" toId="105">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="304" from="StgValue_104" to="i1_i" fromId="104" toId="105">
</dataflow>
<dataflow id="305" from="i_1" to="i1_i" fromId="108" toId="105">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="306" from="StgValue_121" to="i1_i" fromId="121" toId="105">
<BackEdge/>
</dataflow>
<dataflow id="307" from="i1_i" to="exitcond_i" fromId="105" toId="106">
</dataflow>
<dataflow id="308" from="StgValue_199" to="exitcond_i" fromId="199" toId="106">
</dataflow>
<dataflow id="309" from="_ssdm_op_SpecLoopTripCount" to="empty_3" fromId="207" toId="107">
</dataflow>
<dataflow id="310" from="StgValue_209" to="empty_3" fromId="209" toId="107">
</dataflow>
<dataflow id="311" from="StgValue_209" to="empty_3" fromId="209" toId="107">
</dataflow>
<dataflow id="312" from="StgValue_209" to="empty_3" fromId="209" toId="107">
</dataflow>
<dataflow id="313" from="i1_i" to="i_1" fromId="105" toId="108">
</dataflow>
<dataflow id="315" from="StgValue_314" to="i_1" fromId="314" toId="108">
</dataflow>
<dataflow id="316" from="exitcond_i" to="StgValue_109" fromId="106" toId="109">
</dataflow>
<dataflow id="317" from="i1_i" to="tmp_1_i" fromId="105" toId="110">
</dataflow>
<dataflow id="318" from="lms_w" to="lms_w_addr_1" fromId="173" toId="111">
</dataflow>
<dataflow id="319" from="StgValue_219" to="lms_w_addr_1" fromId="219" toId="111">
</dataflow>
<dataflow id="320" from="tmp_1_i" to="lms_w_addr_1" fromId="110" toId="111">
</dataflow>
<dataflow id="321" from="lms_w_addr_1" to="lms_w_load_2" fromId="111" toId="112">
</dataflow>
<dataflow id="323" from="StgValue_322" to="StgValue_113" fromId="322" toId="113">
</dataflow>
<dataflow id="324" from="lms_w_addr_1" to="lms_w_load_2" fromId="111" toId="114">
</dataflow>
<dataflow id="325" from="lms_w_load_2" to="tmp_10_i" fromId="114" toId="115">
</dataflow>
<dataflow id="326" from="tmp_i_2" to="tmp_10_i" fromId="103" toId="115">
</dataflow>
<dataflow id="327" from="lms_w_load_2" to="tmp_10_i" fromId="114" toId="116">
</dataflow>
<dataflow id="328" from="tmp_i_2" to="tmp_10_i" fromId="103" toId="116">
</dataflow>
<dataflow id="329" from="lms_w_load_2" to="tmp_10_i" fromId="114" toId="117">
</dataflow>
<dataflow id="330" from="tmp_i_2" to="tmp_10_i" fromId="103" toId="117">
</dataflow>
<dataflow id="331" from="lms_w_load_2" to="tmp_10_i" fromId="114" toId="118">
</dataflow>
<dataflow id="332" from="tmp_i_2" to="tmp_10_i" fromId="103" toId="118">
</dataflow>
<dataflow id="333" from="lms_w_load_2" to="tmp_10_i" fromId="114" toId="119">
</dataflow>
<dataflow id="334" from="tmp_i_2" to="tmp_10_i" fromId="103" toId="119">
</dataflow>
<dataflow id="335" from="tmp_10_i" to="StgValue_120" fromId="119" toId="120">
</dataflow>
<dataflow id="336" from="lms_w_addr_1" to="StgValue_120" fromId="111" toId="120">
</dataflow>
<dataflow id="337" from="tmp_i" to="StgValue_2" fromId="55" toId="2">
</dataflow>
<dataflow id="338" from="exitcond_i" to="StgValue_36" fromId="106" toId="36">
</dataflow>
</dataflows>


</stg>
