
stratagem_hero_game.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00007550  080001e0  080001e0  000011e0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000001cc  08007730  08007730  00008730  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080078fc  080078fc  000090a4  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  080078fc  080078fc  000088fc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08007904  08007904  000090a4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08007904  08007904  00008904  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08007908  08007908  00008908  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000000a4  20000000  0800790c  00009000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000020f4  200000a4  080079b0  000090a4  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20002198  080079b0  00009198  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000090a4  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001a895  00000000  00000000  000090d4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00003bbc  00000000  00000000  00023969  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000015d0  00000000  00000000  00027528  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000010ce  00000000  00000000  00028af8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00004aea  00000000  00000000  00029bc6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000191fb  00000000  00000000  0002e6b0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000f7818  00000000  00000000  000478ab  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0013f0c3  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00005f18  00000000  00000000  0013f108  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000006e  00000000  00000000  00145020  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001e0 <__do_global_dtors_aux>:
 80001e0:	b510      	push	{r4, lr}
 80001e2:	4c05      	ldr	r4, [pc, #20]	@ (80001f8 <__do_global_dtors_aux+0x18>)
 80001e4:	7823      	ldrb	r3, [r4, #0]
 80001e6:	b933      	cbnz	r3, 80001f6 <__do_global_dtors_aux+0x16>
 80001e8:	4b04      	ldr	r3, [pc, #16]	@ (80001fc <__do_global_dtors_aux+0x1c>)
 80001ea:	b113      	cbz	r3, 80001f2 <__do_global_dtors_aux+0x12>
 80001ec:	4804      	ldr	r0, [pc, #16]	@ (8000200 <__do_global_dtors_aux+0x20>)
 80001ee:	f3af 8000 	nop.w
 80001f2:	2301      	movs	r3, #1
 80001f4:	7023      	strb	r3, [r4, #0]
 80001f6:	bd10      	pop	{r4, pc}
 80001f8:	200000a4 	.word	0x200000a4
 80001fc:	00000000 	.word	0x00000000
 8000200:	08007718 	.word	0x08007718

08000204 <frame_dummy>:
 8000204:	b508      	push	{r3, lr}
 8000206:	4b03      	ldr	r3, [pc, #12]	@ (8000214 <frame_dummy+0x10>)
 8000208:	b11b      	cbz	r3, 8000212 <frame_dummy+0xe>
 800020a:	4903      	ldr	r1, [pc, #12]	@ (8000218 <frame_dummy+0x14>)
 800020c:	4803      	ldr	r0, [pc, #12]	@ (800021c <frame_dummy+0x18>)
 800020e:	f3af 8000 	nop.w
 8000212:	bd08      	pop	{r3, pc}
 8000214:	00000000 	.word	0x00000000
 8000218:	200000a8 	.word	0x200000a8
 800021c:	08007718 	.word	0x08007718

08000220 <memchr>:
 8000220:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000224:	2a10      	cmp	r2, #16
 8000226:	db2b      	blt.n	8000280 <memchr+0x60>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	d008      	beq.n	8000240 <memchr+0x20>
 800022e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000232:	3a01      	subs	r2, #1
 8000234:	428b      	cmp	r3, r1
 8000236:	d02d      	beq.n	8000294 <memchr+0x74>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	b342      	cbz	r2, 8000290 <memchr+0x70>
 800023e:	d1f6      	bne.n	800022e <memchr+0xe>
 8000240:	b4f0      	push	{r4, r5, r6, r7}
 8000242:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000246:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800024a:	f022 0407 	bic.w	r4, r2, #7
 800024e:	f07f 0700 	mvns.w	r7, #0
 8000252:	2300      	movs	r3, #0
 8000254:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000258:	3c08      	subs	r4, #8
 800025a:	ea85 0501 	eor.w	r5, r5, r1
 800025e:	ea86 0601 	eor.w	r6, r6, r1
 8000262:	fa85 f547 	uadd8	r5, r5, r7
 8000266:	faa3 f587 	sel	r5, r3, r7
 800026a:	fa86 f647 	uadd8	r6, r6, r7
 800026e:	faa5 f687 	sel	r6, r5, r7
 8000272:	b98e      	cbnz	r6, 8000298 <memchr+0x78>
 8000274:	d1ee      	bne.n	8000254 <memchr+0x34>
 8000276:	bcf0      	pop	{r4, r5, r6, r7}
 8000278:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800027c:	f002 0207 	and.w	r2, r2, #7
 8000280:	b132      	cbz	r2, 8000290 <memchr+0x70>
 8000282:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000286:	3a01      	subs	r2, #1
 8000288:	ea83 0301 	eor.w	r3, r3, r1
 800028c:	b113      	cbz	r3, 8000294 <memchr+0x74>
 800028e:	d1f8      	bne.n	8000282 <memchr+0x62>
 8000290:	2000      	movs	r0, #0
 8000292:	4770      	bx	lr
 8000294:	3801      	subs	r0, #1
 8000296:	4770      	bx	lr
 8000298:	2d00      	cmp	r5, #0
 800029a:	bf06      	itte	eq
 800029c:	4635      	moveq	r5, r6
 800029e:	3803      	subeq	r0, #3
 80002a0:	3807      	subne	r0, #7
 80002a2:	f015 0f01 	tst.w	r5, #1
 80002a6:	d107      	bne.n	80002b8 <memchr+0x98>
 80002a8:	3001      	adds	r0, #1
 80002aa:	f415 7f80 	tst.w	r5, #256	@ 0x100
 80002ae:	bf02      	ittt	eq
 80002b0:	3001      	addeq	r0, #1
 80002b2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002b6:	3001      	addeq	r0, #1
 80002b8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ba:	3801      	subs	r0, #1
 80002bc:	4770      	bx	lr
 80002be:	bf00      	nop

080002c0 <__aeabi_uldivmod>:
 80002c0:	b953      	cbnz	r3, 80002d8 <__aeabi_uldivmod+0x18>
 80002c2:	b94a      	cbnz	r2, 80002d8 <__aeabi_uldivmod+0x18>
 80002c4:	2900      	cmp	r1, #0
 80002c6:	bf08      	it	eq
 80002c8:	2800      	cmpeq	r0, #0
 80002ca:	bf1c      	itt	ne
 80002cc:	f04f 31ff 	movne.w	r1, #4294967295	@ 0xffffffff
 80002d0:	f04f 30ff 	movne.w	r0, #4294967295	@ 0xffffffff
 80002d4:	f000 b988 	b.w	80005e8 <__aeabi_idiv0>
 80002d8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002dc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002e0:	f000 f806 	bl	80002f0 <__udivmoddi4>
 80002e4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002e8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002ec:	b004      	add	sp, #16
 80002ee:	4770      	bx	lr

080002f0 <__udivmoddi4>:
 80002f0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002f4:	9d08      	ldr	r5, [sp, #32]
 80002f6:	468e      	mov	lr, r1
 80002f8:	4604      	mov	r4, r0
 80002fa:	4688      	mov	r8, r1
 80002fc:	2b00      	cmp	r3, #0
 80002fe:	d14a      	bne.n	8000396 <__udivmoddi4+0xa6>
 8000300:	428a      	cmp	r2, r1
 8000302:	4617      	mov	r7, r2
 8000304:	d962      	bls.n	80003cc <__udivmoddi4+0xdc>
 8000306:	fab2 f682 	clz	r6, r2
 800030a:	b14e      	cbz	r6, 8000320 <__udivmoddi4+0x30>
 800030c:	f1c6 0320 	rsb	r3, r6, #32
 8000310:	fa01 f806 	lsl.w	r8, r1, r6
 8000314:	fa20 f303 	lsr.w	r3, r0, r3
 8000318:	40b7      	lsls	r7, r6
 800031a:	ea43 0808 	orr.w	r8, r3, r8
 800031e:	40b4      	lsls	r4, r6
 8000320:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000324:	fa1f fc87 	uxth.w	ip, r7
 8000328:	fbb8 f1fe 	udiv	r1, r8, lr
 800032c:	0c23      	lsrs	r3, r4, #16
 800032e:	fb0e 8811 	mls	r8, lr, r1, r8
 8000332:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000336:	fb01 f20c 	mul.w	r2, r1, ip
 800033a:	429a      	cmp	r2, r3
 800033c:	d909      	bls.n	8000352 <__udivmoddi4+0x62>
 800033e:	18fb      	adds	r3, r7, r3
 8000340:	f101 30ff 	add.w	r0, r1, #4294967295	@ 0xffffffff
 8000344:	f080 80ea 	bcs.w	800051c <__udivmoddi4+0x22c>
 8000348:	429a      	cmp	r2, r3
 800034a:	f240 80e7 	bls.w	800051c <__udivmoddi4+0x22c>
 800034e:	3902      	subs	r1, #2
 8000350:	443b      	add	r3, r7
 8000352:	1a9a      	subs	r2, r3, r2
 8000354:	b2a3      	uxth	r3, r4
 8000356:	fbb2 f0fe 	udiv	r0, r2, lr
 800035a:	fb0e 2210 	mls	r2, lr, r0, r2
 800035e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000362:	fb00 fc0c 	mul.w	ip, r0, ip
 8000366:	459c      	cmp	ip, r3
 8000368:	d909      	bls.n	800037e <__udivmoddi4+0x8e>
 800036a:	18fb      	adds	r3, r7, r3
 800036c:	f100 32ff 	add.w	r2, r0, #4294967295	@ 0xffffffff
 8000370:	f080 80d6 	bcs.w	8000520 <__udivmoddi4+0x230>
 8000374:	459c      	cmp	ip, r3
 8000376:	f240 80d3 	bls.w	8000520 <__udivmoddi4+0x230>
 800037a:	443b      	add	r3, r7
 800037c:	3802      	subs	r0, #2
 800037e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000382:	eba3 030c 	sub.w	r3, r3, ip
 8000386:	2100      	movs	r1, #0
 8000388:	b11d      	cbz	r5, 8000392 <__udivmoddi4+0xa2>
 800038a:	40f3      	lsrs	r3, r6
 800038c:	2200      	movs	r2, #0
 800038e:	e9c5 3200 	strd	r3, r2, [r5]
 8000392:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000396:	428b      	cmp	r3, r1
 8000398:	d905      	bls.n	80003a6 <__udivmoddi4+0xb6>
 800039a:	b10d      	cbz	r5, 80003a0 <__udivmoddi4+0xb0>
 800039c:	e9c5 0100 	strd	r0, r1, [r5]
 80003a0:	2100      	movs	r1, #0
 80003a2:	4608      	mov	r0, r1
 80003a4:	e7f5      	b.n	8000392 <__udivmoddi4+0xa2>
 80003a6:	fab3 f183 	clz	r1, r3
 80003aa:	2900      	cmp	r1, #0
 80003ac:	d146      	bne.n	800043c <__udivmoddi4+0x14c>
 80003ae:	4573      	cmp	r3, lr
 80003b0:	d302      	bcc.n	80003b8 <__udivmoddi4+0xc8>
 80003b2:	4282      	cmp	r2, r0
 80003b4:	f200 8105 	bhi.w	80005c2 <__udivmoddi4+0x2d2>
 80003b8:	1a84      	subs	r4, r0, r2
 80003ba:	eb6e 0203 	sbc.w	r2, lr, r3
 80003be:	2001      	movs	r0, #1
 80003c0:	4690      	mov	r8, r2
 80003c2:	2d00      	cmp	r5, #0
 80003c4:	d0e5      	beq.n	8000392 <__udivmoddi4+0xa2>
 80003c6:	e9c5 4800 	strd	r4, r8, [r5]
 80003ca:	e7e2      	b.n	8000392 <__udivmoddi4+0xa2>
 80003cc:	2a00      	cmp	r2, #0
 80003ce:	f000 8090 	beq.w	80004f2 <__udivmoddi4+0x202>
 80003d2:	fab2 f682 	clz	r6, r2
 80003d6:	2e00      	cmp	r6, #0
 80003d8:	f040 80a4 	bne.w	8000524 <__udivmoddi4+0x234>
 80003dc:	1a8a      	subs	r2, r1, r2
 80003de:	0c03      	lsrs	r3, r0, #16
 80003e0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80003e4:	b280      	uxth	r0, r0
 80003e6:	b2bc      	uxth	r4, r7
 80003e8:	2101      	movs	r1, #1
 80003ea:	fbb2 fcfe 	udiv	ip, r2, lr
 80003ee:	fb0e 221c 	mls	r2, lr, ip, r2
 80003f2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80003f6:	fb04 f20c 	mul.w	r2, r4, ip
 80003fa:	429a      	cmp	r2, r3
 80003fc:	d907      	bls.n	800040e <__udivmoddi4+0x11e>
 80003fe:	18fb      	adds	r3, r7, r3
 8000400:	f10c 38ff 	add.w	r8, ip, #4294967295	@ 0xffffffff
 8000404:	d202      	bcs.n	800040c <__udivmoddi4+0x11c>
 8000406:	429a      	cmp	r2, r3
 8000408:	f200 80e0 	bhi.w	80005cc <__udivmoddi4+0x2dc>
 800040c:	46c4      	mov	ip, r8
 800040e:	1a9b      	subs	r3, r3, r2
 8000410:	fbb3 f2fe 	udiv	r2, r3, lr
 8000414:	fb0e 3312 	mls	r3, lr, r2, r3
 8000418:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 800041c:	fb02 f404 	mul.w	r4, r2, r4
 8000420:	429c      	cmp	r4, r3
 8000422:	d907      	bls.n	8000434 <__udivmoddi4+0x144>
 8000424:	18fb      	adds	r3, r7, r3
 8000426:	f102 30ff 	add.w	r0, r2, #4294967295	@ 0xffffffff
 800042a:	d202      	bcs.n	8000432 <__udivmoddi4+0x142>
 800042c:	429c      	cmp	r4, r3
 800042e:	f200 80ca 	bhi.w	80005c6 <__udivmoddi4+0x2d6>
 8000432:	4602      	mov	r2, r0
 8000434:	1b1b      	subs	r3, r3, r4
 8000436:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 800043a:	e7a5      	b.n	8000388 <__udivmoddi4+0x98>
 800043c:	f1c1 0620 	rsb	r6, r1, #32
 8000440:	408b      	lsls	r3, r1
 8000442:	fa22 f706 	lsr.w	r7, r2, r6
 8000446:	431f      	orrs	r7, r3
 8000448:	fa0e f401 	lsl.w	r4, lr, r1
 800044c:	fa20 f306 	lsr.w	r3, r0, r6
 8000450:	fa2e fe06 	lsr.w	lr, lr, r6
 8000454:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000458:	4323      	orrs	r3, r4
 800045a:	fa00 f801 	lsl.w	r8, r0, r1
 800045e:	fa1f fc87 	uxth.w	ip, r7
 8000462:	fbbe f0f9 	udiv	r0, lr, r9
 8000466:	0c1c      	lsrs	r4, r3, #16
 8000468:	fb09 ee10 	mls	lr, r9, r0, lr
 800046c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000470:	fb00 fe0c 	mul.w	lr, r0, ip
 8000474:	45a6      	cmp	lr, r4
 8000476:	fa02 f201 	lsl.w	r2, r2, r1
 800047a:	d909      	bls.n	8000490 <__udivmoddi4+0x1a0>
 800047c:	193c      	adds	r4, r7, r4
 800047e:	f100 3aff 	add.w	sl, r0, #4294967295	@ 0xffffffff
 8000482:	f080 809c 	bcs.w	80005be <__udivmoddi4+0x2ce>
 8000486:	45a6      	cmp	lr, r4
 8000488:	f240 8099 	bls.w	80005be <__udivmoddi4+0x2ce>
 800048c:	3802      	subs	r0, #2
 800048e:	443c      	add	r4, r7
 8000490:	eba4 040e 	sub.w	r4, r4, lr
 8000494:	fa1f fe83 	uxth.w	lr, r3
 8000498:	fbb4 f3f9 	udiv	r3, r4, r9
 800049c:	fb09 4413 	mls	r4, r9, r3, r4
 80004a0:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 80004a4:	fb03 fc0c 	mul.w	ip, r3, ip
 80004a8:	45a4      	cmp	ip, r4
 80004aa:	d908      	bls.n	80004be <__udivmoddi4+0x1ce>
 80004ac:	193c      	adds	r4, r7, r4
 80004ae:	f103 3eff 	add.w	lr, r3, #4294967295	@ 0xffffffff
 80004b2:	f080 8082 	bcs.w	80005ba <__udivmoddi4+0x2ca>
 80004b6:	45a4      	cmp	ip, r4
 80004b8:	d97f      	bls.n	80005ba <__udivmoddi4+0x2ca>
 80004ba:	3b02      	subs	r3, #2
 80004bc:	443c      	add	r4, r7
 80004be:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 80004c2:	eba4 040c 	sub.w	r4, r4, ip
 80004c6:	fba0 ec02 	umull	lr, ip, r0, r2
 80004ca:	4564      	cmp	r4, ip
 80004cc:	4673      	mov	r3, lr
 80004ce:	46e1      	mov	r9, ip
 80004d0:	d362      	bcc.n	8000598 <__udivmoddi4+0x2a8>
 80004d2:	d05f      	beq.n	8000594 <__udivmoddi4+0x2a4>
 80004d4:	b15d      	cbz	r5, 80004ee <__udivmoddi4+0x1fe>
 80004d6:	ebb8 0203 	subs.w	r2, r8, r3
 80004da:	eb64 0409 	sbc.w	r4, r4, r9
 80004de:	fa04 f606 	lsl.w	r6, r4, r6
 80004e2:	fa22 f301 	lsr.w	r3, r2, r1
 80004e6:	431e      	orrs	r6, r3
 80004e8:	40cc      	lsrs	r4, r1
 80004ea:	e9c5 6400 	strd	r6, r4, [r5]
 80004ee:	2100      	movs	r1, #0
 80004f0:	e74f      	b.n	8000392 <__udivmoddi4+0xa2>
 80004f2:	fbb1 fcf2 	udiv	ip, r1, r2
 80004f6:	0c01      	lsrs	r1, r0, #16
 80004f8:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 80004fc:	b280      	uxth	r0, r0
 80004fe:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000502:	463b      	mov	r3, r7
 8000504:	4638      	mov	r0, r7
 8000506:	463c      	mov	r4, r7
 8000508:	46b8      	mov	r8, r7
 800050a:	46be      	mov	lr, r7
 800050c:	2620      	movs	r6, #32
 800050e:	fbb1 f1f7 	udiv	r1, r1, r7
 8000512:	eba2 0208 	sub.w	r2, r2, r8
 8000516:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 800051a:	e766      	b.n	80003ea <__udivmoddi4+0xfa>
 800051c:	4601      	mov	r1, r0
 800051e:	e718      	b.n	8000352 <__udivmoddi4+0x62>
 8000520:	4610      	mov	r0, r2
 8000522:	e72c      	b.n	800037e <__udivmoddi4+0x8e>
 8000524:	f1c6 0220 	rsb	r2, r6, #32
 8000528:	fa2e f302 	lsr.w	r3, lr, r2
 800052c:	40b7      	lsls	r7, r6
 800052e:	40b1      	lsls	r1, r6
 8000530:	fa20 f202 	lsr.w	r2, r0, r2
 8000534:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000538:	430a      	orrs	r2, r1
 800053a:	fbb3 f8fe 	udiv	r8, r3, lr
 800053e:	b2bc      	uxth	r4, r7
 8000540:	fb0e 3318 	mls	r3, lr, r8, r3
 8000544:	0c11      	lsrs	r1, r2, #16
 8000546:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800054a:	fb08 f904 	mul.w	r9, r8, r4
 800054e:	40b0      	lsls	r0, r6
 8000550:	4589      	cmp	r9, r1
 8000552:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000556:	b280      	uxth	r0, r0
 8000558:	d93e      	bls.n	80005d8 <__udivmoddi4+0x2e8>
 800055a:	1879      	adds	r1, r7, r1
 800055c:	f108 3cff 	add.w	ip, r8, #4294967295	@ 0xffffffff
 8000560:	d201      	bcs.n	8000566 <__udivmoddi4+0x276>
 8000562:	4589      	cmp	r9, r1
 8000564:	d81f      	bhi.n	80005a6 <__udivmoddi4+0x2b6>
 8000566:	eba1 0109 	sub.w	r1, r1, r9
 800056a:	fbb1 f9fe 	udiv	r9, r1, lr
 800056e:	fb09 f804 	mul.w	r8, r9, r4
 8000572:	fb0e 1119 	mls	r1, lr, r9, r1
 8000576:	b292      	uxth	r2, r2
 8000578:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800057c:	4542      	cmp	r2, r8
 800057e:	d229      	bcs.n	80005d4 <__udivmoddi4+0x2e4>
 8000580:	18ba      	adds	r2, r7, r2
 8000582:	f109 31ff 	add.w	r1, r9, #4294967295	@ 0xffffffff
 8000586:	d2c4      	bcs.n	8000512 <__udivmoddi4+0x222>
 8000588:	4542      	cmp	r2, r8
 800058a:	d2c2      	bcs.n	8000512 <__udivmoddi4+0x222>
 800058c:	f1a9 0102 	sub.w	r1, r9, #2
 8000590:	443a      	add	r2, r7
 8000592:	e7be      	b.n	8000512 <__udivmoddi4+0x222>
 8000594:	45f0      	cmp	r8, lr
 8000596:	d29d      	bcs.n	80004d4 <__udivmoddi4+0x1e4>
 8000598:	ebbe 0302 	subs.w	r3, lr, r2
 800059c:	eb6c 0c07 	sbc.w	ip, ip, r7
 80005a0:	3801      	subs	r0, #1
 80005a2:	46e1      	mov	r9, ip
 80005a4:	e796      	b.n	80004d4 <__udivmoddi4+0x1e4>
 80005a6:	eba7 0909 	sub.w	r9, r7, r9
 80005aa:	4449      	add	r1, r9
 80005ac:	f1a8 0c02 	sub.w	ip, r8, #2
 80005b0:	fbb1 f9fe 	udiv	r9, r1, lr
 80005b4:	fb09 f804 	mul.w	r8, r9, r4
 80005b8:	e7db      	b.n	8000572 <__udivmoddi4+0x282>
 80005ba:	4673      	mov	r3, lr
 80005bc:	e77f      	b.n	80004be <__udivmoddi4+0x1ce>
 80005be:	4650      	mov	r0, sl
 80005c0:	e766      	b.n	8000490 <__udivmoddi4+0x1a0>
 80005c2:	4608      	mov	r0, r1
 80005c4:	e6fd      	b.n	80003c2 <__udivmoddi4+0xd2>
 80005c6:	443b      	add	r3, r7
 80005c8:	3a02      	subs	r2, #2
 80005ca:	e733      	b.n	8000434 <__udivmoddi4+0x144>
 80005cc:	f1ac 0c02 	sub.w	ip, ip, #2
 80005d0:	443b      	add	r3, r7
 80005d2:	e71c      	b.n	800040e <__udivmoddi4+0x11e>
 80005d4:	4649      	mov	r1, r9
 80005d6:	e79c      	b.n	8000512 <__udivmoddi4+0x222>
 80005d8:	eba1 0109 	sub.w	r1, r1, r9
 80005dc:	46c4      	mov	ip, r8
 80005de:	fbb1 f9fe 	udiv	r9, r1, lr
 80005e2:	fb09 f804 	mul.w	r8, r9, r4
 80005e6:	e7c4      	b.n	8000572 <__udivmoddi4+0x282>

080005e8 <__aeabi_idiv0>:
 80005e8:	4770      	bx	lr
 80005ea:	bf00      	nop

080005ec <DisplayConfigCustomChars>:

uint8_t arrows[]={0x00,0x04,0x0e,0x15,0x04,0x04,0x00,0x00
                  ,0x00,0x04,0x04,0x15,0x0e,0x04,0x00,0x00};


void DisplayConfigCustomChars(void){
 80005ec:	b580      	push	{r7, lr}
 80005ee:	af00      	add	r7, sp, #0
  lcd_set_custom_symbol(arrows,2);
 80005f0:	2102      	movs	r1, #2
 80005f2:	4802      	ldr	r0, [pc, #8]	@ (80005fc <DisplayConfigCustomChars+0x10>)
 80005f4:	f000 fc28 	bl	8000e48 <lcd_set_custom_symbol>
}
 80005f8:	bf00      	nop
 80005fa:	bd80      	pop	{r7, pc}
 80005fc:	20000000 	.word	0x20000000

08000600 <ClearStratagemOnDisplay>:

void ClearStratagemOnDisplay(void){
 8000600:	b580      	push	{r7, lr}
 8000602:	af00      	add	r7, sp, #0
  lcd_update_buffer("        ", MAX_STRATAGEM_SIZE, 20+STRATAGEM_COL_START);
 8000604:	221a      	movs	r2, #26
 8000606:	2108      	movs	r1, #8
 8000608:	4802      	ldr	r0, [pc, #8]	@ (8000614 <ClearStratagemOnDisplay+0x14>)
 800060a:	f000 fbcf 	bl	8000dac <lcd_update_buffer>
}
 800060e:	bf00      	nop
 8000610:	bd80      	pop	{r7, pc}
 8000612:	bf00      	nop
 8000614:	08007730 	.word	0x08007730

08000618 <DisplayNextSequenceArrow>:

void DisplayNextSequenceArrow(uint8_t arrow,uint8_t number){
 8000618:	b580      	push	{r7, lr}
 800061a:	b082      	sub	sp, #8
 800061c:	af00      	add	r7, sp, #0
 800061e:	4603      	mov	r3, r0
 8000620:	460a      	mov	r2, r1
 8000622:	71fb      	strb	r3, [r7, #7]
 8000624:	4613      	mov	r3, r2
 8000626:	71bb      	strb	r3, [r7, #6]
  lcd_update_buffer(&arrow,1,20+STRATAGEM_COL_START+number);
 8000628:	79bb      	ldrb	r3, [r7, #6]
 800062a:	331a      	adds	r3, #26
 800062c:	b2da      	uxtb	r2, r3
 800062e:	1dfb      	adds	r3, r7, #7
 8000630:	2101      	movs	r1, #1
 8000632:	4618      	mov	r0, r3
 8000634:	f000 fbba 	bl	8000dac <lcd_update_buffer>
}
 8000638:	bf00      	nop
 800063a:	3708      	adds	r7, #8
 800063c:	46bd      	mov	sp, r7
 800063e:	bd80      	pop	{r7, pc}

08000640 <DisplayWaitForStartScreen>:

void DisplayWaitForStartScreen(void){
 8000640:	b580      	push	{r7, lr}
 8000642:	af00      	add	r7, sp, #0
  lcd_clear_buffer();
 8000644:	f000 fbc8 	bl	8000dd8 <lcd_clear_buffer>
  lcd_update_buffer("  Press any button  ",20,0);
 8000648:	2200      	movs	r2, #0
 800064a:	2114      	movs	r1, #20
 800064c:	4804      	ldr	r0, [pc, #16]	@ (8000660 <DisplayWaitForStartScreen+0x20>)
 800064e:	f000 fbad 	bl	8000dac <lcd_update_buffer>
  lcd_update_buffer("  to start the game ",20,20);
 8000652:	2214      	movs	r2, #20
 8000654:	2114      	movs	r1, #20
 8000656:	4803      	ldr	r0, [pc, #12]	@ (8000664 <DisplayWaitForStartScreen+0x24>)
 8000658:	f000 fba8 	bl	8000dac <lcd_update_buffer>
}
 800065c:	bf00      	nop
 800065e:	bd80      	pop	{r7, pc}
 8000660:	0800773c 	.word	0x0800773c
 8000664:	08007754 	.word	0x08007754

08000668 <DisplayStartCountDownScreen>:

void DisplayStartCountDownScreen(uint8_t time_s){
 8000668:	b580      	push	{r7, lr}
 800066a:	b086      	sub	sp, #24
 800066c:	af00      	add	r7, sp, #0
 800066e:	4603      	mov	r3, r0
 8000670:	71fb      	strb	r3, [r7, #7]
  lcd_clear_buffer();
 8000672:	f000 fbb1 	bl	8000dd8 <lcd_clear_buffer>
  lcd_update_buffer("  Starting game in  ",20,0);
 8000676:	2200      	movs	r2, #0
 8000678:	2114      	movs	r1, #20
 800067a:	480a      	ldr	r0, [pc, #40]	@ (80006a4 <DisplayStartCountDownScreen+0x3c>)
 800067c:	f000 fb96 	bl	8000dac <lcd_update_buffer>
  uint8_t buf[9];
  sprintf(buf,"%d sec ",time_s);
 8000680:	79fa      	ldrb	r2, [r7, #7]
 8000682:	f107 030c 	add.w	r3, r7, #12
 8000686:	4908      	ldr	r1, [pc, #32]	@ (80006a8 <DisplayStartCountDownScreen+0x40>)
 8000688:	4618      	mov	r0, r3
 800068a:	f006 fba5 	bl	8006dd8 <siprintf>
  lcd_update_buffer(buf,6,26);
 800068e:	f107 030c 	add.w	r3, r7, #12
 8000692:	221a      	movs	r2, #26
 8000694:	2106      	movs	r1, #6
 8000696:	4618      	mov	r0, r3
 8000698:	f000 fb88 	bl	8000dac <lcd_update_buffer>
}
 800069c:	bf00      	nop
 800069e:	3718      	adds	r7, #24
 80006a0:	46bd      	mov	sp, r7
 80006a2:	bd80      	pop	{r7, pc}
 80006a4:	0800776c 	.word	0x0800776c
 80006a8:	08007784 	.word	0x08007784

080006ac <DisplayActiveGameScreen>:

void DisplayActiveGameScreen(uint32_t sequence){
 80006ac:	b590      	push	{r4, r7, lr}
 80006ae:	b087      	sub	sp, #28
 80006b0:	af00      	add	r7, sp, #0
 80006b2:	6078      	str	r0, [r7, #4]
  //lcd_clear_buffer();
  lcd_update_buffer("Game started: ",14,0);
 80006b4:	2200      	movs	r2, #0
 80006b6:	210e      	movs	r1, #14
 80006b8:	4815      	ldr	r0, [pc, #84]	@ (8000710 <DisplayActiveGameScreen+0x64>)
 80006ba:	f000 fb77 	bl	8000dac <lcd_update_buffer>
  uint8_t act_sequence[8];
  for(uint8_t i=0;i<=32;i++){
 80006be:	2300      	movs	r3, #0
 80006c0:	75fb      	strb	r3, [r7, #23]
 80006c2:	e016      	b.n	80006f2 <DisplayActiveGameScreen+0x46>
    act_sequence[i]=ParseKeysToLcdArrows((sequence>>(i*4))&0xF);
 80006c4:	7dfb      	ldrb	r3, [r7, #23]
 80006c6:	009b      	lsls	r3, r3, #2
 80006c8:	687a      	ldr	r2, [r7, #4]
 80006ca:	fa22 f303 	lsr.w	r3, r2, r3
 80006ce:	b2db      	uxtb	r3, r3
 80006d0:	f003 030f 	and.w	r3, r3, #15
 80006d4:	b2db      	uxtb	r3, r3
 80006d6:	7dfc      	ldrb	r4, [r7, #23]
 80006d8:	4618      	mov	r0, r3
 80006da:	f000 fa45 	bl	8000b68 <ParseKeysToLcdArrows>
 80006de:	4603      	mov	r3, r0
 80006e0:	461a      	mov	r2, r3
 80006e2:	f104 0318 	add.w	r3, r4, #24
 80006e6:	443b      	add	r3, r7
 80006e8:	f803 2c0c 	strb.w	r2, [r3, #-12]
  for(uint8_t i=0;i<=32;i++){
 80006ec:	7dfb      	ldrb	r3, [r7, #23]
 80006ee:	3301      	adds	r3, #1
 80006f0:	75fb      	strb	r3, [r7, #23]
 80006f2:	7dfb      	ldrb	r3, [r7, #23]
 80006f4:	2b20      	cmp	r3, #32
 80006f6:	d9e5      	bls.n	80006c4 <DisplayActiveGameScreen+0x18>
  }
  lcd_update_buffer(&act_sequence,8,40+6);
 80006f8:	f107 030c 	add.w	r3, r7, #12
 80006fc:	222e      	movs	r2, #46	@ 0x2e
 80006fe:	2108      	movs	r1, #8
 8000700:	4618      	mov	r0, r3
 8000702:	f000 fb53 	bl	8000dac <lcd_update_buffer>
}
 8000706:	bf00      	nop
 8000708:	371c      	adds	r7, #28
 800070a:	46bd      	mov	sp, r7
 800070c:	bd90      	pop	{r4, r7, pc}
 800070e:	bf00      	nop
 8000710:	0800778c 	.word	0x0800778c

08000714 <DisplayAfterRoundInfo>:

void DisplayAfterRoundInfo(uint8_t time_left,uint16_t points){
 8000714:	b580      	push	{r7, lr}
 8000716:	b088      	sub	sp, #32
 8000718:	af00      	add	r7, sp, #0
 800071a:	4603      	mov	r3, r0
 800071c:	460a      	mov	r2, r1
 800071e:	71fb      	strb	r3, [r7, #7]
 8000720:	4613      	mov	r3, r2
 8000722:	80bb      	strh	r3, [r7, #4]
  lcd_clear_buffer();
 8000724:	f000 fb58 	bl	8000dd8 <lcd_clear_buffer>
  lcd_update_buffer("   Round Complete   ",20,0);
 8000728:	2200      	movs	r2, #0
 800072a:	2114      	movs	r1, #20
 800072c:	4808      	ldr	r0, [pc, #32]	@ (8000750 <DisplayAfterRoundInfo+0x3c>)
 800072e:	f000 fb3d 	bl	8000dac <lcd_update_buffer>
  uint8_t buf[20];
 // sprintf(buf,"  your score: %d",points);
  //lcd_update_buffer(buf,20,20);
  lcd_update_buffer("  Press any button  ",20,40);
 8000732:	2228      	movs	r2, #40	@ 0x28
 8000734:	2114      	movs	r1, #20
 8000736:	4807      	ldr	r0, [pc, #28]	@ (8000754 <DisplayAfterRoundInfo+0x40>)
 8000738:	f000 fb38 	bl	8000dac <lcd_update_buffer>
  lcd_update_buffer("     to continue    ",20,60);
 800073c:	223c      	movs	r2, #60	@ 0x3c
 800073e:	2114      	movs	r1, #20
 8000740:	4805      	ldr	r0, [pc, #20]	@ (8000758 <DisplayAfterRoundInfo+0x44>)
 8000742:	f000 fb33 	bl	8000dac <lcd_update_buffer>
}
 8000746:	bf00      	nop
 8000748:	3720      	adds	r7, #32
 800074a:	46bd      	mov	sp, r7
 800074c:	bd80      	pop	{r7, pc}
 800074e:	bf00      	nop
 8000750:	0800779c 	.word	0x0800779c
 8000754:	0800773c 	.word	0x0800773c
 8000758:	080077b4 	.word	0x080077b4

0800075c <DisplayFinalRoundInfo>:

void DisplayFinalRoundInfo(uint16_t points){
 800075c:	b580      	push	{r7, lr}
 800075e:	b088      	sub	sp, #32
 8000760:	af00      	add	r7, sp, #0
 8000762:	4603      	mov	r3, r0
 8000764:	80fb      	strh	r3, [r7, #6]
  lcd_clear_buffer();
 8000766:	f000 fb37 	bl	8000dd8 <lcd_clear_buffer>
  lcd_update_buffer("    Game Complete   ",20,0);
 800076a:	2200      	movs	r2, #0
 800076c:	2114      	movs	r1, #20
 800076e:	4808      	ldr	r0, [pc, #32]	@ (8000790 <DisplayFinalRoundInfo+0x34>)
 8000770:	f000 fb1c 	bl	8000dac <lcd_update_buffer>
  uint8_t buf[20];
  //sprintf(buf,"  your score: %d     ",points);
  //lcd_update_buffer(buf,20,20);
  lcd_update_buffer("  Press any button  ",20,40);
 8000774:	2228      	movs	r2, #40	@ 0x28
 8000776:	2114      	movs	r1, #20
 8000778:	4806      	ldr	r0, [pc, #24]	@ (8000794 <DisplayFinalRoundInfo+0x38>)
 800077a:	f000 fb17 	bl	8000dac <lcd_update_buffer>
  lcd_update_buffer("     to restart     ",20,60);
 800077e:	223c      	movs	r2, #60	@ 0x3c
 8000780:	2114      	movs	r1, #20
 8000782:	4805      	ldr	r0, [pc, #20]	@ (8000798 <DisplayFinalRoundInfo+0x3c>)
 8000784:	f000 fb12 	bl	8000dac <lcd_update_buffer>
}
 8000788:	bf00      	nop
 800078a:	3720      	adds	r7, #32
 800078c:	46bd      	mov	sp, r7
 800078e:	bd80      	pop	{r7, pc}
 8000790:	080077cc 	.word	0x080077cc
 8000794:	0800773c 	.word	0x0800773c
 8000798:	080077e4 	.word	0x080077e4

0800079c <PlaceEventInQueue>:
TimeoutDataStruct IdleTimeout={.timeout_type=IDLE_TIMEOUT,.timespan=20000,.is_active=0};
TimeoutDataStruct * Timeouts[]={&CtdownTimeout,&GameTimeout,&IdleTimeout};



void PlaceEventInQueue(GameEvents event){
 800079c:	b480      	push	{r7}
 800079e:	b083      	sub	sp, #12
 80007a0:	af00      	add	r7, sp, #0
 80007a2:	4603      	mov	r3, r0
 80007a4:	71fb      	strb	r3, [r7, #7]
//  if(event_tail!=event_head){
    event_queue[event_head]=event;
 80007a6:	4b0d      	ldr	r3, [pc, #52]	@ (80007dc <PlaceEventInQueue+0x40>)
 80007a8:	781b      	ldrb	r3, [r3, #0]
 80007aa:	4619      	mov	r1, r3
 80007ac:	4a0c      	ldr	r2, [pc, #48]	@ (80007e0 <PlaceEventInQueue+0x44>)
 80007ae:	79fb      	ldrb	r3, [r7, #7]
 80007b0:	5453      	strb	r3, [r2, r1]
    if(event_head!=10)
 80007b2:	4b0a      	ldr	r3, [pc, #40]	@ (80007dc <PlaceEventInQueue+0x40>)
 80007b4:	781b      	ldrb	r3, [r3, #0]
 80007b6:	2b0a      	cmp	r3, #10
 80007b8:	d006      	beq.n	80007c8 <PlaceEventInQueue+0x2c>
      event_head++;
 80007ba:	4b08      	ldr	r3, [pc, #32]	@ (80007dc <PlaceEventInQueue+0x40>)
 80007bc:	781b      	ldrb	r3, [r3, #0]
 80007be:	3301      	adds	r3, #1
 80007c0:	b2da      	uxtb	r2, r3
 80007c2:	4b06      	ldr	r3, [pc, #24]	@ (80007dc <PlaceEventInQueue+0x40>)
 80007c4:	701a      	strb	r2, [r3, #0]
    else
      event_head=0;
//  }
}
 80007c6:	e002      	b.n	80007ce <PlaceEventInQueue+0x32>
      event_head=0;
 80007c8:	4b04      	ldr	r3, [pc, #16]	@ (80007dc <PlaceEventInQueue+0x40>)
 80007ca:	2200      	movs	r2, #0
 80007cc:	701a      	strb	r2, [r3, #0]
}
 80007ce:	bf00      	nop
 80007d0:	370c      	adds	r7, #12
 80007d2:	46bd      	mov	sp, r7
 80007d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007d8:	4770      	bx	lr
 80007da:	bf00      	nop
 80007dc:	200000cb 	.word	0x200000cb
 80007e0:	200000c0 	.word	0x200000c0

080007e4 <GetLastEvent>:

GameEvents GetLastEvent(void){
 80007e4:	b480      	push	{r7}
 80007e6:	b083      	sub	sp, #12
 80007e8:	af00      	add	r7, sp, #0
  if(event_tail!=event_head){
 80007ea:	4b11      	ldr	r3, [pc, #68]	@ (8000830 <GetLastEvent+0x4c>)
 80007ec:	781a      	ldrb	r2, [r3, #0]
 80007ee:	4b11      	ldr	r3, [pc, #68]	@ (8000834 <GetLastEvent+0x50>)
 80007f0:	781b      	ldrb	r3, [r3, #0]
 80007f2:	429a      	cmp	r2, r3
 80007f4:	d015      	beq.n	8000822 <GetLastEvent+0x3e>
    GameEvents return_event=event_queue[event_tail];
 80007f6:	4b0e      	ldr	r3, [pc, #56]	@ (8000830 <GetLastEvent+0x4c>)
 80007f8:	781b      	ldrb	r3, [r3, #0]
 80007fa:	461a      	mov	r2, r3
 80007fc:	4b0e      	ldr	r3, [pc, #56]	@ (8000838 <GetLastEvent+0x54>)
 80007fe:	5c9b      	ldrb	r3, [r3, r2]
 8000800:	71fb      	strb	r3, [r7, #7]
    if(event_tail!=10)
 8000802:	4b0b      	ldr	r3, [pc, #44]	@ (8000830 <GetLastEvent+0x4c>)
 8000804:	781b      	ldrb	r3, [r3, #0]
 8000806:	2b0a      	cmp	r3, #10
 8000808:	d006      	beq.n	8000818 <GetLastEvent+0x34>
      event_tail++;
 800080a:	4b09      	ldr	r3, [pc, #36]	@ (8000830 <GetLastEvent+0x4c>)
 800080c:	781b      	ldrb	r3, [r3, #0]
 800080e:	3301      	adds	r3, #1
 8000810:	b2da      	uxtb	r2, r3
 8000812:	4b07      	ldr	r3, [pc, #28]	@ (8000830 <GetLastEvent+0x4c>)
 8000814:	701a      	strb	r2, [r3, #0]
 8000816:	e002      	b.n	800081e <GetLastEvent+0x3a>
    else
      event_tail=0;
 8000818:	4b05      	ldr	r3, [pc, #20]	@ (8000830 <GetLastEvent+0x4c>)
 800081a:	2200      	movs	r2, #0
 800081c:	701a      	strb	r2, [r3, #0]
    return return_event;
 800081e:	79fb      	ldrb	r3, [r7, #7]
 8000820:	e000      	b.n	8000824 <GetLastEvent+0x40>
  }
  else
    return NO_EVENT;
 8000822:	2300      	movs	r3, #0
}
 8000824:	4618      	mov	r0, r3
 8000826:	370c      	adds	r7, #12
 8000828:	46bd      	mov	sp, r7
 800082a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800082e:	4770      	bx	lr
 8000830:	200000ca 	.word	0x200000ca
 8000834:	200000cb 	.word	0x200000cb
 8000838:	200000c0 	.word	0x200000c0

0800083c <AppStateProcessor>:

void AppStateProcessor(void){
 800083c:	b580      	push	{r7, lr}
 800083e:	b082      	sub	sp, #8
 8000840:	af00      	add	r7, sp, #0
  //get last event from queue
  GameEvents last_event=GetLastEvent();
 8000842:	f7ff ffcf 	bl	80007e4 <GetLastEvent>
 8000846:	4603      	mov	r3, r0
 8000848:	71fb      	strb	r3, [r7, #7]
  switch(AppStateMachine){
 800084a:	4b1b      	ldr	r3, [pc, #108]	@ (80008b8 <AppStateProcessor+0x7c>)
 800084c:	781b      	ldrb	r3, [r3, #0]
 800084e:	2b02      	cmp	r3, #2
 8000850:	d017      	beq.n	8000882 <AppStateProcessor+0x46>
 8000852:	2b02      	cmp	r3, #2
 8000854:	dc2b      	bgt.n	80008ae <AppStateProcessor+0x72>
 8000856:	2b00      	cmp	r3, #0
 8000858:	d002      	beq.n	8000860 <AppStateProcessor+0x24>
 800085a:	2b01      	cmp	r3, #1
 800085c:	d00c      	beq.n	8000878 <AppStateProcessor+0x3c>
        GameSubStateMachine=START_COUNTDOWN;
        AppStateMachine=GAME_IS_ACTIVE;
      }
      break;
  }
}
 800085e:	e026      	b.n	80008ae <AppStateProcessor+0x72>
      DisplayWaitForStartScreen();
 8000860:	f7ff feee 	bl	8000640 <DisplayWaitForStartScreen>
      if(last_event==ANY_BUTTON_PRESSED){
 8000864:	79fb      	ldrb	r3, [r7, #7]
 8000866:	2b01      	cmp	r3, #1
 8000868:	d11e      	bne.n	80008a8 <AppStateProcessor+0x6c>
        AppStateMachine=GAME_IS_ACTIVE;
 800086a:	4b13      	ldr	r3, [pc, #76]	@ (80008b8 <AppStateProcessor+0x7c>)
 800086c:	2201      	movs	r2, #1
 800086e:	701a      	strb	r2, [r3, #0]
        StartTimeout(CTDOWN_TIMEOUT);
 8000870:	2002      	movs	r0, #2
 8000872:	f000 f911 	bl	8000a98 <StartTimeout>
      break;
 8000876:	e017      	b.n	80008a8 <AppStateProcessor+0x6c>
      GameProcessor(last_event);
 8000878:	79fb      	ldrb	r3, [r7, #7]
 800087a:	4618      	mov	r0, r3
 800087c:	f000 f820 	bl	80008c0 <GameProcessor>
      break;
 8000880:	e015      	b.n	80008ae <AppStateProcessor+0x72>
      if(last_event==IDLE_TIMEOUT){
 8000882:	79fb      	ldrb	r3, [r7, #7]
 8000884:	2b04      	cmp	r3, #4
 8000886:	d102      	bne.n	800088e <AppStateProcessor+0x52>
        AppStateMachine=WAIT_FOR_START;
 8000888:	4b0b      	ldr	r3, [pc, #44]	@ (80008b8 <AppStateProcessor+0x7c>)
 800088a:	2200      	movs	r2, #0
 800088c:	701a      	strb	r2, [r3, #0]
      if(last_event==ANY_BUTTON_PRESSED){
 800088e:	79fb      	ldrb	r3, [r7, #7]
 8000890:	2b01      	cmp	r3, #1
 8000892:	d10b      	bne.n	80008ac <AppStateProcessor+0x70>
        StartTimeout(CTDOWN_TIMEOUT);
 8000894:	2002      	movs	r0, #2
 8000896:	f000 f8ff 	bl	8000a98 <StartTimeout>
        GameSubStateMachine=START_COUNTDOWN;
 800089a:	4b08      	ldr	r3, [pc, #32]	@ (80008bc <AppStateProcessor+0x80>)
 800089c:	2200      	movs	r2, #0
 800089e:	701a      	strb	r2, [r3, #0]
        AppStateMachine=GAME_IS_ACTIVE;
 80008a0:	4b05      	ldr	r3, [pc, #20]	@ (80008b8 <AppStateProcessor+0x7c>)
 80008a2:	2201      	movs	r2, #1
 80008a4:	701a      	strb	r2, [r3, #0]
      break;
 80008a6:	e001      	b.n	80008ac <AppStateProcessor+0x70>
      break;
 80008a8:	bf00      	nop
 80008aa:	e000      	b.n	80008ae <AppStateProcessor+0x72>
      break;
 80008ac:	bf00      	nop
}
 80008ae:	bf00      	nop
 80008b0:	3708      	adds	r7, #8
 80008b2:	46bd      	mov	sp, r7
 80008b4:	bd80      	pop	{r7, pc}
 80008b6:	bf00      	nop
 80008b8:	200000cd 	.word	0x200000cd
 80008bc:	200000cc 	.word	0x200000cc

080008c0 <GameProcessor>:

void GameProcessor(GameEvents last_event){
 80008c0:	b590      	push	{r4, r7, lr}
 80008c2:	b085      	sub	sp, #20
 80008c4:	af00      	add	r7, sp, #0
 80008c6:	4603      	mov	r3, r0
 80008c8:	71fb      	strb	r3, [r7, #7]
  switch(GameSubStateMachine){
 80008ca:	4b6e      	ldr	r3, [pc, #440]	@ (8000a84 <GameProcessor+0x1c4>)
 80008cc:	781b      	ldrb	r3, [r3, #0]
 80008ce:	2b02      	cmp	r3, #2
 80008d0:	f000 80bc 	beq.w	8000a4c <GameProcessor+0x18c>
 80008d4:	2b02      	cmp	r3, #2
 80008d6:	f300 80d1 	bgt.w	8000a7c <GameProcessor+0x1bc>
 80008da:	2b00      	cmp	r3, #0
 80008dc:	d002      	beq.n	80008e4 <GameProcessor+0x24>
 80008de:	2b01      	cmp	r3, #1
 80008e0:	d039      	beq.n	8000956 <GameProcessor+0x96>
      }
      //wait for button - start countdown , start idle
      break;
  }

}
 80008e2:	e0cb      	b.n	8000a7c <GameProcessor+0x1bc>
      DisplayStartCountDownScreen(1+(((Timeouts[0]->timespan+Timeouts[0]->start_timestamp-HAL_GetTick()))/1000));
 80008e4:	4b68      	ldr	r3, [pc, #416]	@ (8000a88 <GameProcessor+0x1c8>)
 80008e6:	681b      	ldr	r3, [r3, #0]
 80008e8:	689a      	ldr	r2, [r3, #8]
 80008ea:	4b67      	ldr	r3, [pc, #412]	@ (8000a88 <GameProcessor+0x1c8>)
 80008ec:	681b      	ldr	r3, [r3, #0]
 80008ee:	685b      	ldr	r3, [r3, #4]
 80008f0:	18d4      	adds	r4, r2, r3
 80008f2:	f000 ff0b 	bl	800170c <HAL_GetTick>
 80008f6:	4603      	mov	r3, r0
 80008f8:	1ae3      	subs	r3, r4, r3
 80008fa:	4a64      	ldr	r2, [pc, #400]	@ (8000a8c <GameProcessor+0x1cc>)
 80008fc:	fba2 2303 	umull	r2, r3, r2, r3
 8000900:	099b      	lsrs	r3, r3, #6
 8000902:	b2db      	uxtb	r3, r3
 8000904:	3301      	adds	r3, #1
 8000906:	b2db      	uxtb	r3, r3
 8000908:	4618      	mov	r0, r3
 800090a:	f7ff fead 	bl	8000668 <DisplayStartCountDownScreen>
      if(last_event==CTDOWN_TIMEOUT){
 800090e:	79fb      	ldrb	r3, [r7, #7]
 8000910:	2b02      	cmp	r3, #2
 8000912:	f040 80ae 	bne.w	8000a72 <GameProcessor+0x1b2>
        GameSubStateMachine=ACTIVE_ROUND;
 8000916:	4b5b      	ldr	r3, [pc, #364]	@ (8000a84 <GameProcessor+0x1c4>)
 8000918:	2201      	movs	r2, #1
 800091a:	701a      	strb	r2, [r3, #0]
        GameData.sequence_cursor=0;
 800091c:	4b5c      	ldr	r3, [pc, #368]	@ (8000a90 <GameProcessor+0x1d0>)
 800091e:	2200      	movs	r2, #0
 8000920:	705a      	strb	r2, [r3, #1]
        GameData.sequence_array_cursor=0;
 8000922:	4b5b      	ldr	r3, [pc, #364]	@ (8000a90 <GameProcessor+0x1d0>)
 8000924:	2200      	movs	r2, #0
 8000926:	701a      	strb	r2, [r3, #0]
        GameData.stratagems[0].sequence=0x111;
 8000928:	4b59      	ldr	r3, [pc, #356]	@ (8000a90 <GameProcessor+0x1d0>)
 800092a:	f240 1211 	movw	r2, #273	@ 0x111
 800092e:	609a      	str	r2, [r3, #8]
        GameData.stratagems[1].sequence=0x222;
 8000930:	4b57      	ldr	r3, [pc, #348]	@ (8000a90 <GameProcessor+0x1d0>)
 8000932:	f240 2222 	movw	r2, #546	@ 0x222
 8000936:	60da      	str	r2, [r3, #12]
        GameData.stratagems[2].sequence=0x444;
 8000938:	4b55      	ldr	r3, [pc, #340]	@ (8000a90 <GameProcessor+0x1d0>)
 800093a:	f240 4244 	movw	r2, #1092	@ 0x444
 800093e:	611a      	str	r2, [r3, #16]
        GameData.stratagems[3].sequence=0x888;
 8000940:	4b53      	ldr	r3, [pc, #332]	@ (8000a90 <GameProcessor+0x1d0>)
 8000942:	f640 0288 	movw	r2, #2184	@ 0x888
 8000946:	615a      	str	r2, [r3, #20]
        GameData.stratagems[4].sequence=0x111;
 8000948:	4b51      	ldr	r3, [pc, #324]	@ (8000a90 <GameProcessor+0x1d0>)
 800094a:	f240 1211 	movw	r2, #273	@ 0x111
 800094e:	619a      	str	r2, [r3, #24]
        lcd_clear_buffer();
 8000950:	f000 fa42 	bl	8000dd8 <lcd_clear_buffer>
      break;
 8000954:	e08d      	b.n	8000a72 <GameProcessor+0x1b2>
      DisplayActiveGameScreen(GameData.stratagems[GameData.sequence_array_cursor].sequence);
 8000956:	4b4e      	ldr	r3, [pc, #312]	@ (8000a90 <GameProcessor+0x1d0>)
 8000958:	781b      	ldrb	r3, [r3, #0]
 800095a:	4a4d      	ldr	r2, [pc, #308]	@ (8000a90 <GameProcessor+0x1d0>)
 800095c:	3302      	adds	r3, #2
 800095e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000962:	4618      	mov	r0, r3
 8000964:	f7ff fea2 	bl	80006ac <DisplayActiveGameScreen>
      if(last_event==ANY_BUTTON_PRESSED){
 8000968:	79fb      	ldrb	r3, [r7, #7]
 800096a:	2b01      	cmp	r3, #1
 800096c:	d15e      	bne.n	8000a2c <GameProcessor+0x16c>
        if(GameData.last_pressed_button==((GameData.stratagems[GameData.sequence_array_cursor].sequence>>GameData.sequence_cursor)&0xF)){
 800096e:	4b48      	ldr	r3, [pc, #288]	@ (8000a90 <GameProcessor+0x1d0>)
 8000970:	789b      	ldrb	r3, [r3, #2]
 8000972:	4619      	mov	r1, r3
 8000974:	4b46      	ldr	r3, [pc, #280]	@ (8000a90 <GameProcessor+0x1d0>)
 8000976:	781b      	ldrb	r3, [r3, #0]
 8000978:	4a45      	ldr	r2, [pc, #276]	@ (8000a90 <GameProcessor+0x1d0>)
 800097a:	3302      	adds	r3, #2
 800097c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000980:	4a43      	ldr	r2, [pc, #268]	@ (8000a90 <GameProcessor+0x1d0>)
 8000982:	7852      	ldrb	r2, [r2, #1]
 8000984:	40d3      	lsrs	r3, r2
 8000986:	f003 030f 	and.w	r3, r3, #15
 800098a:	4299      	cmp	r1, r3
 800098c:	d146      	bne.n	8000a1c <GameProcessor+0x15c>
          uint8_t new_arrow=ParseKeysToLcdArrows(GameData.last_pressed_button);
 800098e:	4b40      	ldr	r3, [pc, #256]	@ (8000a90 <GameProcessor+0x1d0>)
 8000990:	789b      	ldrb	r3, [r3, #2]
 8000992:	4618      	mov	r0, r3
 8000994:	f000 f8e8 	bl	8000b68 <ParseKeysToLcdArrows>
 8000998:	4603      	mov	r3, r0
 800099a:	73fb      	strb	r3, [r7, #15]
          DisplayNextSequenceArrow(new_arrow,GameData.sequence_cursor/4);
 800099c:	4b3c      	ldr	r3, [pc, #240]	@ (8000a90 <GameProcessor+0x1d0>)
 800099e:	785b      	ldrb	r3, [r3, #1]
 80009a0:	089b      	lsrs	r3, r3, #2
 80009a2:	b2da      	uxtb	r2, r3
 80009a4:	7bfb      	ldrb	r3, [r7, #15]
 80009a6:	4611      	mov	r1, r2
 80009a8:	4618      	mov	r0, r3
 80009aa:	f7ff fe35 	bl	8000618 <DisplayNextSequenceArrow>
          GameData.input.sequence=new_arrow<<GameData.sequence_cursor;
 80009ae:	7bfb      	ldrb	r3, [r7, #15]
 80009b0:	4a37      	ldr	r2, [pc, #220]	@ (8000a90 <GameProcessor+0x1d0>)
 80009b2:	7852      	ldrb	r2, [r2, #1]
 80009b4:	4093      	lsls	r3, r2
 80009b6:	461a      	mov	r2, r3
 80009b8:	4b35      	ldr	r3, [pc, #212]	@ (8000a90 <GameProcessor+0x1d0>)
 80009ba:	605a      	str	r2, [r3, #4]
          GameData.sequence_cursor+=4;
 80009bc:	4b34      	ldr	r3, [pc, #208]	@ (8000a90 <GameProcessor+0x1d0>)
 80009be:	785b      	ldrb	r3, [r3, #1]
 80009c0:	3304      	adds	r3, #4
 80009c2:	b2da      	uxtb	r2, r3
 80009c4:	4b32      	ldr	r3, [pc, #200]	@ (8000a90 <GameProcessor+0x1d0>)
 80009c6:	705a      	strb	r2, [r3, #1]
          if(((GameData.stratagems[GameData.sequence_array_cursor].sequence>>GameData.sequence_cursor)&0xF)==0x00){
 80009c8:	4b31      	ldr	r3, [pc, #196]	@ (8000a90 <GameProcessor+0x1d0>)
 80009ca:	781b      	ldrb	r3, [r3, #0]
 80009cc:	4a30      	ldr	r2, [pc, #192]	@ (8000a90 <GameProcessor+0x1d0>)
 80009ce:	3302      	adds	r3, #2
 80009d0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80009d4:	4a2e      	ldr	r2, [pc, #184]	@ (8000a90 <GameProcessor+0x1d0>)
 80009d6:	7852      	ldrb	r2, [r2, #1]
 80009d8:	40d3      	lsrs	r3, r2
 80009da:	f003 030f 	and.w	r3, r3, #15
 80009de:	2b00      	cmp	r3, #0
 80009e0:	d124      	bne.n	8000a2c <GameProcessor+0x16c>
            GameData.sequence_array_cursor++;   //increment cursor for next stratagem
 80009e2:	4b2b      	ldr	r3, [pc, #172]	@ (8000a90 <GameProcessor+0x1d0>)
 80009e4:	781b      	ldrb	r3, [r3, #0]
 80009e6:	3301      	adds	r3, #1
 80009e8:	b2da      	uxtb	r2, r3
 80009ea:	4b29      	ldr	r3, [pc, #164]	@ (8000a90 <GameProcessor+0x1d0>)
 80009ec:	701a      	strb	r2, [r3, #0]
            GameData.sequence_cursor=0;         //clear cursor of each arrow in sequence
 80009ee:	4b28      	ldr	r3, [pc, #160]	@ (8000a90 <GameProcessor+0x1d0>)
 80009f0:	2200      	movs	r2, #0
 80009f2:	705a      	strb	r2, [r3, #1]
            GameData.input.sequence=0;          //clear previous sequence
 80009f4:	4b26      	ldr	r3, [pc, #152]	@ (8000a90 <GameProcessor+0x1d0>)
 80009f6:	2200      	movs	r2, #0
 80009f8:	605a      	str	r2, [r3, #4]
            ClearStratagemOnDisplay();
 80009fa:	f7ff fe01 	bl	8000600 <ClearStratagemOnDisplay>
            if(GameData.sequence_array_cursor==STRATAGEM_PER_GAME){
 80009fe:	4b24      	ldr	r3, [pc, #144]	@ (8000a90 <GameProcessor+0x1d0>)
 8000a00:	781b      	ldrb	r3, [r3, #0]
 8000a02:	2b05      	cmp	r3, #5
 8000a04:	d112      	bne.n	8000a2c <GameProcessor+0x16c>
              GameSubStateMachine=ROUND_COMPLETE; //change state
 8000a06:	4b1f      	ldr	r3, [pc, #124]	@ (8000a84 <GameProcessor+0x1c4>)
 8000a08:	2202      	movs	r2, #2
 8000a0a:	701a      	strb	r2, [r3, #0]
              DisplayAfterRoundInfo(0,0);            //update lcd
 8000a0c:	2100      	movs	r1, #0
 8000a0e:	2000      	movs	r0, #0
 8000a10:	f7ff fe80 	bl	8000714 <DisplayAfterRoundInfo>
              StartTimeout(IDLE_TIMEOUT);         //
 8000a14:	2004      	movs	r0, #4
 8000a16:	f000 f83f 	bl	8000a98 <StartTimeout>
 8000a1a:	e007      	b.n	8000a2c <GameProcessor+0x16c>
          GameData.input.sequence=0;
 8000a1c:	4b1c      	ldr	r3, [pc, #112]	@ (8000a90 <GameProcessor+0x1d0>)
 8000a1e:	2200      	movs	r2, #0
 8000a20:	605a      	str	r2, [r3, #4]
          GameData.sequence_cursor=0;
 8000a22:	4b1b      	ldr	r3, [pc, #108]	@ (8000a90 <GameProcessor+0x1d0>)
 8000a24:	2200      	movs	r2, #0
 8000a26:	705a      	strb	r2, [r3, #1]
          ClearStratagemOnDisplay();
 8000a28:	f7ff fdea 	bl	8000600 <ClearStratagemOnDisplay>
      if(last_event==GAME_TIMEOUT){
 8000a2c:	79fb      	ldrb	r3, [r7, #7]
 8000a2e:	2b03      	cmp	r3, #3
 8000a30:	d121      	bne.n	8000a76 <GameProcessor+0x1b6>
        StartTimeout(IDLE_TIMEOUT);
 8000a32:	2004      	movs	r0, #4
 8000a34:	f000 f830 	bl	8000a98 <StartTimeout>
        DisplayFinalRoundInfo(0);
 8000a38:	2000      	movs	r0, #0
 8000a3a:	f7ff fe8f 	bl	800075c <DisplayFinalRoundInfo>
        GameSubStateMachine=START_COUNTDOWN;
 8000a3e:	4b11      	ldr	r3, [pc, #68]	@ (8000a84 <GameProcessor+0x1c4>)
 8000a40:	2200      	movs	r2, #0
 8000a42:	701a      	strb	r2, [r3, #0]
        AppStateMachine=GAME_ENDED;
 8000a44:	4b13      	ldr	r3, [pc, #76]	@ (8000a94 <GameProcessor+0x1d4>)
 8000a46:	2202      	movs	r2, #2
 8000a48:	701a      	strb	r2, [r3, #0]
      break;
 8000a4a:	e014      	b.n	8000a76 <GameProcessor+0x1b6>
      if(last_event==IDLE_TIMEOUT){
 8000a4c:	79fb      	ldrb	r3, [r7, #7]
 8000a4e:	2b04      	cmp	r3, #4
 8000a50:	d105      	bne.n	8000a5e <GameProcessor+0x19e>
        GameSubStateMachine=START_COUNTDOWN;
 8000a52:	4b0c      	ldr	r3, [pc, #48]	@ (8000a84 <GameProcessor+0x1c4>)
 8000a54:	2200      	movs	r2, #0
 8000a56:	701a      	strb	r2, [r3, #0]
        AppStateMachine=WAIT_FOR_START;
 8000a58:	4b0e      	ldr	r3, [pc, #56]	@ (8000a94 <GameProcessor+0x1d4>)
 8000a5a:	2200      	movs	r2, #0
 8000a5c:	701a      	strb	r2, [r3, #0]
      if(last_event==ANY_BUTTON_PRESSED){
 8000a5e:	79fb      	ldrb	r3, [r7, #7]
 8000a60:	2b01      	cmp	r3, #1
 8000a62:	d10a      	bne.n	8000a7a <GameProcessor+0x1ba>
        StartTimeout(CTDOWN_TIMEOUT);
 8000a64:	2002      	movs	r0, #2
 8000a66:	f000 f817 	bl	8000a98 <StartTimeout>
        GameSubStateMachine=START_COUNTDOWN;
 8000a6a:	4b06      	ldr	r3, [pc, #24]	@ (8000a84 <GameProcessor+0x1c4>)
 8000a6c:	2200      	movs	r2, #0
 8000a6e:	701a      	strb	r2, [r3, #0]
      break;
 8000a70:	e003      	b.n	8000a7a <GameProcessor+0x1ba>
      break;
 8000a72:	bf00      	nop
 8000a74:	e002      	b.n	8000a7c <GameProcessor+0x1bc>
      break;
 8000a76:	bf00      	nop
 8000a78:	e000      	b.n	8000a7c <GameProcessor+0x1bc>
      break;
 8000a7a:	bf00      	nop
}
 8000a7c:	bf00      	nop
 8000a7e:	3714      	adds	r7, #20
 8000a80:	46bd      	mov	sp, r7
 8000a82:	bd90      	pop	{r4, r7, pc}
 8000a84:	200000cc 	.word	0x200000cc
 8000a88:	20000034 	.word	0x20000034
 8000a8c:	10624dd3 	.word	0x10624dd3
 8000a90:	200000d0 	.word	0x200000d0
 8000a94:	200000cd 	.word	0x200000cd

08000a98 <StartTimeout>:


void StartTimeout(GameEvents TimeoutType){
 8000a98:	b580      	push	{r7, lr}
 8000a9a:	b084      	sub	sp, #16
 8000a9c:	af00      	add	r7, sp, #0
 8000a9e:	4603      	mov	r3, r0
 8000aa0:	71fb      	strb	r3, [r7, #7]
  TimeoutDataStruct * timeout_local=NULL;
 8000aa2:	2300      	movs	r3, #0
 8000aa4:	60fb      	str	r3, [r7, #12]
  uint8_t i=0;
 8000aa6:	2300      	movs	r3, #0
 8000aa8:	72fb      	strb	r3, [r7, #11]
  while(i<TIMEOUTS_COUNT){
 8000aaa:	e010      	b.n	8000ace <StartTimeout+0x36>
    if(Timeouts[i]->timeout_type==TimeoutType){
 8000aac:	7afb      	ldrb	r3, [r7, #11]
 8000aae:	4a11      	ldr	r2, [pc, #68]	@ (8000af4 <StartTimeout+0x5c>)
 8000ab0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000ab4:	781b      	ldrb	r3, [r3, #0]
 8000ab6:	79fa      	ldrb	r2, [r7, #7]
 8000ab8:	429a      	cmp	r2, r3
 8000aba:	d105      	bne.n	8000ac8 <StartTimeout+0x30>
      timeout_local=Timeouts[i];
 8000abc:	7afb      	ldrb	r3, [r7, #11]
 8000abe:	4a0d      	ldr	r2, [pc, #52]	@ (8000af4 <StartTimeout+0x5c>)
 8000ac0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000ac4:	60fb      	str	r3, [r7, #12]
      break;
 8000ac6:	e005      	b.n	8000ad4 <StartTimeout+0x3c>
    }
    else
      i++;
 8000ac8:	7afb      	ldrb	r3, [r7, #11]
 8000aca:	3301      	adds	r3, #1
 8000acc:	72fb      	strb	r3, [r7, #11]
  while(i<TIMEOUTS_COUNT){
 8000ace:	7afb      	ldrb	r3, [r7, #11]
 8000ad0:	2b02      	cmp	r3, #2
 8000ad2:	d9eb      	bls.n	8000aac <StartTimeout+0x14>
  }
  if(timeout_local==NULL)
 8000ad4:	68fb      	ldr	r3, [r7, #12]
 8000ad6:	2b00      	cmp	r3, #0
 8000ad8:	d008      	beq.n	8000aec <StartTimeout+0x54>
    return;
  timeout_local->start_timestamp=HAL_GetTick();
 8000ada:	f000 fe17 	bl	800170c <HAL_GetTick>
 8000ade:	4602      	mov	r2, r0
 8000ae0:	68fb      	ldr	r3, [r7, #12]
 8000ae2:	605a      	str	r2, [r3, #4]
  //timeout_local->stop_timestamp+=timeout_local->start_timestamp;
  timeout_local->is_active=1;
 8000ae4:	68fb      	ldr	r3, [r7, #12]
 8000ae6:	2201      	movs	r2, #1
 8000ae8:	705a      	strb	r2, [r3, #1]
 8000aea:	e000      	b.n	8000aee <StartTimeout+0x56>
    return;
 8000aec:	bf00      	nop
}
 8000aee:	3710      	adds	r7, #16
 8000af0:	46bd      	mov	sp, r7
 8000af2:	bd80      	pop	{r7, pc}
 8000af4:	20000034 	.word	0x20000034

08000af8 <TimeoutProcessor>:

void TimeoutProcessor(void){
 8000af8:	b580      	push	{r7, lr}
 8000afa:	b082      	sub	sp, #8
 8000afc:	af00      	add	r7, sp, #0
  for(uint8_t i=0;i<TIMEOUTS_COUNT;i++){
 8000afe:	2300      	movs	r3, #0
 8000b00:	71fb      	strb	r3, [r7, #7]
 8000b02:	e027      	b.n	8000b54 <TimeoutProcessor+0x5c>
    if((HAL_GetTick()-Timeouts[i]->start_timestamp)>Timeouts[i]->timespan && Timeouts[i]->is_active){
 8000b04:	f000 fe02 	bl	800170c <HAL_GetTick>
 8000b08:	4602      	mov	r2, r0
 8000b0a:	79fb      	ldrb	r3, [r7, #7]
 8000b0c:	4915      	ldr	r1, [pc, #84]	@ (8000b64 <TimeoutProcessor+0x6c>)
 8000b0e:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8000b12:	685b      	ldr	r3, [r3, #4]
 8000b14:	1ad2      	subs	r2, r2, r3
 8000b16:	79fb      	ldrb	r3, [r7, #7]
 8000b18:	4912      	ldr	r1, [pc, #72]	@ (8000b64 <TimeoutProcessor+0x6c>)
 8000b1a:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8000b1e:	689b      	ldr	r3, [r3, #8]
 8000b20:	429a      	cmp	r2, r3
 8000b22:	d914      	bls.n	8000b4e <TimeoutProcessor+0x56>
 8000b24:	79fb      	ldrb	r3, [r7, #7]
 8000b26:	4a0f      	ldr	r2, [pc, #60]	@ (8000b64 <TimeoutProcessor+0x6c>)
 8000b28:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000b2c:	785b      	ldrb	r3, [r3, #1]
 8000b2e:	2b00      	cmp	r3, #0
 8000b30:	d00d      	beq.n	8000b4e <TimeoutProcessor+0x56>
      PlaceEventInQueue(Timeouts[i]->timeout_type);
 8000b32:	79fb      	ldrb	r3, [r7, #7]
 8000b34:	4a0b      	ldr	r2, [pc, #44]	@ (8000b64 <TimeoutProcessor+0x6c>)
 8000b36:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000b3a:	781b      	ldrb	r3, [r3, #0]
 8000b3c:	4618      	mov	r0, r3
 8000b3e:	f7ff fe2d 	bl	800079c <PlaceEventInQueue>
      Timeouts[i]->is_active=0;
 8000b42:	79fb      	ldrb	r3, [r7, #7]
 8000b44:	4a07      	ldr	r2, [pc, #28]	@ (8000b64 <TimeoutProcessor+0x6c>)
 8000b46:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000b4a:	2200      	movs	r2, #0
 8000b4c:	705a      	strb	r2, [r3, #1]
  for(uint8_t i=0;i<TIMEOUTS_COUNT;i++){
 8000b4e:	79fb      	ldrb	r3, [r7, #7]
 8000b50:	3301      	adds	r3, #1
 8000b52:	71fb      	strb	r3, [r7, #7]
 8000b54:	79fb      	ldrb	r3, [r7, #7]
 8000b56:	2b02      	cmp	r3, #2
 8000b58:	d9d4      	bls.n	8000b04 <TimeoutProcessor+0xc>
    }
  }
}
 8000b5a:	bf00      	nop
 8000b5c:	bf00      	nop
 8000b5e:	3708      	adds	r7, #8
 8000b60:	46bd      	mov	sp, r7
 8000b62:	bd80      	pop	{r7, pc}
 8000b64:	20000034 	.word	0x20000034

08000b68 <ParseKeysToLcdArrows>:

uint8_t ParseKeysToLcdArrows(uint8_t result){
 8000b68:	b480      	push	{r7}
 8000b6a:	b083      	sub	sp, #12
 8000b6c:	af00      	add	r7, sp, #0
 8000b6e:	4603      	mov	r3, r0
 8000b70:	71fb      	strb	r3, [r7, #7]
  switch(result){
 8000b72:	79fb      	ldrb	r3, [r7, #7]
 8000b74:	3b01      	subs	r3, #1
 8000b76:	2b07      	cmp	r3, #7
 8000b78:	d81a      	bhi.n	8000bb0 <ParseKeysToLcdArrows+0x48>
 8000b7a:	a201      	add	r2, pc, #4	@ (adr r2, 8000b80 <ParseKeysToLcdArrows+0x18>)
 8000b7c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000b80:	08000ba1 	.word	0x08000ba1
 8000b84:	08000bad 	.word	0x08000bad
 8000b88:	08000bb1 	.word	0x08000bb1
 8000b8c:	08000ba5 	.word	0x08000ba5
 8000b90:	08000bb1 	.word	0x08000bb1
 8000b94:	08000bb1 	.word	0x08000bb1
 8000b98:	08000bb1 	.word	0x08000bb1
 8000b9c:	08000ba9 	.word	0x08000ba9
    case KEY_UP_Pin:
      return ARROW_UP;
 8000ba0:	2300      	movs	r3, #0
 8000ba2:	e006      	b.n	8000bb2 <ParseKeysToLcdArrows+0x4a>
    case KEY_LEFT_Pin:
      return ARROW_LEFT;
 8000ba4:	237f      	movs	r3, #127	@ 0x7f
 8000ba6:	e004      	b.n	8000bb2 <ParseKeysToLcdArrows+0x4a>
    case KEY_DOWN_Pin:
      return ARROW_DOWN;
 8000ba8:	2301      	movs	r3, #1
 8000baa:	e002      	b.n	8000bb2 <ParseKeysToLcdArrows+0x4a>
    case KEY_RIGHT_Pin:
      return ARROW_RIGHT;
 8000bac:	237e      	movs	r3, #126	@ 0x7e
 8000bae:	e000      	b.n	8000bb2 <ParseKeysToLcdArrows+0x4a>
    default:
      return ' ';
 8000bb0:	2320      	movs	r3, #32
  }
}
 8000bb2:	4618      	mov	r0, r3
 8000bb4:	370c      	adds	r7, #12
 8000bb6:	46bd      	mov	sp, r7
 8000bb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bbc:	4770      	bx	lr
 8000bbe:	bf00      	nop

08000bc0 <UpdateLastPressedKey>:

void UpdateLastPressedKey(uint8_t last_key){
 8000bc0:	b480      	push	{r7}
 8000bc2:	b083      	sub	sp, #12
 8000bc4:	af00      	add	r7, sp, #0
 8000bc6:	4603      	mov	r3, r0
 8000bc8:	71fb      	strb	r3, [r7, #7]
  GameData.last_pressed_button=last_key;
 8000bca:	4a04      	ldr	r2, [pc, #16]	@ (8000bdc <UpdateLastPressedKey+0x1c>)
 8000bcc:	79fb      	ldrb	r3, [r7, #7]
 8000bce:	7093      	strb	r3, [r2, #2]
}
 8000bd0:	bf00      	nop
 8000bd2:	370c      	adds	r7, #12
 8000bd4:	46bd      	mov	sp, r7
 8000bd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bda:	4770      	bx	lr
 8000bdc:	200000d0 	.word	0x200000d0

08000be0 <lcd_init>:

/** @brief: moving a cursor to the start of a specific line */
void lcd_set_line(uint8_t line);

/** @brief: initialization of lcd to work with i2c module*/
void lcd_init (void){
 8000be0:	b580      	push	{r7, lr}
 8000be2:	af00      	add	r7, sp, #0
	// 4 bit initialisation
	HAL_Delay(50);  // wait for >40ms
 8000be4:	2032      	movs	r0, #50	@ 0x32
 8000be6:	f000 fd9d 	bl	8001724 <HAL_Delay>
	lcd_send_cmd (0x30);
 8000bea:	2030      	movs	r0, #48	@ 0x30
 8000bec:	f000 f838 	bl	8000c60 <lcd_send_cmd>
	HAL_Delay(10);  // wait for >4.1ms
 8000bf0:	200a      	movs	r0, #10
 8000bf2:	f000 fd97 	bl	8001724 <HAL_Delay>
	lcd_send_cmd (0x30);
 8000bf6:	2030      	movs	r0, #48	@ 0x30
 8000bf8:	f000 f832 	bl	8000c60 <lcd_send_cmd>
	HAL_Delay(5);  // wait for >100us
 8000bfc:	2005      	movs	r0, #5
 8000bfe:	f000 fd91 	bl	8001724 <HAL_Delay>
	lcd_send_cmd (0x30);
 8000c02:	2030      	movs	r0, #48	@ 0x30
 8000c04:	f000 f82c 	bl	8000c60 <lcd_send_cmd>
	HAL_Delay(20);
 8000c08:	2014      	movs	r0, #20
 8000c0a:	f000 fd8b 	bl	8001724 <HAL_Delay>
	lcd_send_cmd (0x20);  // 4bit mode
 8000c0e:	2020      	movs	r0, #32
 8000c10:	f000 f826 	bl	8000c60 <lcd_send_cmd>
	HAL_Delay(20);
 8000c14:	2014      	movs	r0, #20
 8000c16:	f000 fd85 	bl	8001724 <HAL_Delay>

  // dislay initialisation
	lcd_send_cmd (0x28); // Function set --> DL=0 (4 bit mode), N = 1 (2 line display) F = 0 (5x8 characters)
 8000c1a:	2028      	movs	r0, #40	@ 0x28
 8000c1c:	f000 f820 	bl	8000c60 <lcd_send_cmd>
	HAL_Delay(5);
 8000c20:	2005      	movs	r0, #5
 8000c22:	f000 fd7f 	bl	8001724 <HAL_Delay>
	lcd_send_cmd (0x08); //Display on/off control --> D=0,C=0, B=0  ---> display off
 8000c26:	2008      	movs	r0, #8
 8000c28:	f000 f81a 	bl	8000c60 <lcd_send_cmd>
	HAL_Delay(5);
 8000c2c:	2005      	movs	r0, #5
 8000c2e:	f000 fd79 	bl	8001724 <HAL_Delay>
	lcd_send_cmd (0x01);  // clear display
 8000c32:	2001      	movs	r0, #1
 8000c34:	f000 f814 	bl	8000c60 <lcd_send_cmd>
	HAL_Delay(1);
 8000c38:	2001      	movs	r0, #1
 8000c3a:	f000 fd73 	bl	8001724 <HAL_Delay>
	HAL_Delay(5);
 8000c3e:	2005      	movs	r0, #5
 8000c40:	f000 fd70 	bl	8001724 <HAL_Delay>
	lcd_send_cmd (0x06); //Entry mode set --> I/D = 1 (increment cursor) & S = 0 (no shift)
 8000c44:	2006      	movs	r0, #6
 8000c46:	f000 f80b 	bl	8000c60 <lcd_send_cmd>
	HAL_Delay(5);
 8000c4a:	2005      	movs	r0, #5
 8000c4c:	f000 fd6a 	bl	8001724 <HAL_Delay>
	lcd_send_cmd (0x0C); //Display on/off control --> D = 1, C and B = 0. (Cursor and blink, last two bits)
 8000c50:	200c      	movs	r0, #12
 8000c52:	f000 f805 	bl	8000c60 <lcd_send_cmd>
	lcd_clear_buffer();
 8000c56:	f000 f8bf 	bl	8000dd8 <lcd_clear_buffer>
}
 8000c5a:	bf00      	nop
 8000c5c:	bd80      	pop	{r7, pc}
	...

08000c60 <lcd_send_cmd>:

/** @brief: sends command to an lcd*/
void lcd_send_cmd (char cmd){
 8000c60:	b580      	push	{r7, lr}
 8000c62:	b086      	sub	sp, #24
 8000c64:	af02      	add	r7, sp, #8
 8000c66:	4603      	mov	r3, r0
 8000c68:	71fb      	strb	r3, [r7, #7]
  char data_u, data_l;
	uint8_t data_t[4];
	data_u = (cmd&0xf0);
 8000c6a:	79fb      	ldrb	r3, [r7, #7]
 8000c6c:	f023 030f 	bic.w	r3, r3, #15
 8000c70:	73fb      	strb	r3, [r7, #15]
	data_l = ((cmd<<4)&0xf0);
 8000c72:	79fb      	ldrb	r3, [r7, #7]
 8000c74:	011b      	lsls	r3, r3, #4
 8000c76:	73bb      	strb	r3, [r7, #14]
	data_t[0] = data_u|0x0C;  //en=1, rs=0
 8000c78:	7bfb      	ldrb	r3, [r7, #15]
 8000c7a:	f043 030c 	orr.w	r3, r3, #12
 8000c7e:	b2db      	uxtb	r3, r3
 8000c80:	723b      	strb	r3, [r7, #8]
	data_t[1] = data_u|0x08;  //en=0, rs=0
 8000c82:	7bfb      	ldrb	r3, [r7, #15]
 8000c84:	f043 0308 	orr.w	r3, r3, #8
 8000c88:	b2db      	uxtb	r3, r3
 8000c8a:	727b      	strb	r3, [r7, #9]
	data_t[2] = data_l|0x0C;  //en=1, rs=0
 8000c8c:	7bbb      	ldrb	r3, [r7, #14]
 8000c8e:	f043 030c 	orr.w	r3, r3, #12
 8000c92:	b2db      	uxtb	r3, r3
 8000c94:	72bb      	strb	r3, [r7, #10]
	data_t[3] = data_l|0x08;  //en=0, rs=0
 8000c96:	7bbb      	ldrb	r3, [r7, #14]
 8000c98:	f043 0308 	orr.w	r3, r3, #8
 8000c9c:	b2db      	uxtb	r3, r3
 8000c9e:	72fb      	strb	r3, [r7, #11]
	HAL_I2C_Master_Transmit (&hi2c1, SLAVE_ADDRESS_LCD,(uint8_t *) data_t, 4, 100);
 8000ca0:	f107 0208 	add.w	r2, r7, #8
 8000ca4:	2364      	movs	r3, #100	@ 0x64
 8000ca6:	9300      	str	r3, [sp, #0]
 8000ca8:	2304      	movs	r3, #4
 8000caa:	214e      	movs	r1, #78	@ 0x4e
 8000cac:	4803      	ldr	r0, [pc, #12]	@ (8000cbc <lcd_send_cmd+0x5c>)
 8000cae:	f001 f875 	bl	8001d9c <HAL_I2C_Master_Transmit>
}
 8000cb2:	bf00      	nop
 8000cb4:	3710      	adds	r7, #16
 8000cb6:	46bd      	mov	sp, r7
 8000cb8:	bd80      	pop	{r7, pc}
 8000cba:	bf00      	nop
 8000cbc:	2000013c 	.word	0x2000013c

08000cc0 <lcd_send_data>:

/** @brief: sends data to an lcd*/
void lcd_send_data (char data){
 8000cc0:	b580      	push	{r7, lr}
 8000cc2:	b086      	sub	sp, #24
 8000cc4:	af02      	add	r7, sp, #8
 8000cc6:	4603      	mov	r3, r0
 8000cc8:	71fb      	strb	r3, [r7, #7]
	char data_u, data_l;
	uint8_t data_t[4];
	data_u = (data&0xf0);
 8000cca:	79fb      	ldrb	r3, [r7, #7]
 8000ccc:	f023 030f 	bic.w	r3, r3, #15
 8000cd0:	73fb      	strb	r3, [r7, #15]
	data_l = ((data<<4)&0xf0);
 8000cd2:	79fb      	ldrb	r3, [r7, #7]
 8000cd4:	011b      	lsls	r3, r3, #4
 8000cd6:	73bb      	strb	r3, [r7, #14]
	data_t[0] = data_u|0x0D;  //en=1, rs=1
 8000cd8:	7bfb      	ldrb	r3, [r7, #15]
 8000cda:	f043 030d 	orr.w	r3, r3, #13
 8000cde:	b2db      	uxtb	r3, r3
 8000ce0:	723b      	strb	r3, [r7, #8]
	data_t[1] = data_u|0x09;  //en=0, rs=1
 8000ce2:	7bfb      	ldrb	r3, [r7, #15]
 8000ce4:	f043 0309 	orr.w	r3, r3, #9
 8000ce8:	b2db      	uxtb	r3, r3
 8000cea:	727b      	strb	r3, [r7, #9]
	data_t[2] = data_l|0x0D;  //en=1, rs=1
 8000cec:	7bbb      	ldrb	r3, [r7, #14]
 8000cee:	f043 030d 	orr.w	r3, r3, #13
 8000cf2:	b2db      	uxtb	r3, r3
 8000cf4:	72bb      	strb	r3, [r7, #10]
	data_t[3] = data_l|0x09;  //en=0, rs=1
 8000cf6:	7bbb      	ldrb	r3, [r7, #14]
 8000cf8:	f043 0309 	orr.w	r3, r3, #9
 8000cfc:	b2db      	uxtb	r3, r3
 8000cfe:	72fb      	strb	r3, [r7, #11]
	HAL_I2C_Master_Transmit (&hi2c1, SLAVE_ADDRESS_LCD,(uint8_t *) data_t, 4, 100);
 8000d00:	f107 0208 	add.w	r2, r7, #8
 8000d04:	2364      	movs	r3, #100	@ 0x64
 8000d06:	9300      	str	r3, [sp, #0]
 8000d08:	2304      	movs	r3, #4
 8000d0a:	214e      	movs	r1, #78	@ 0x4e
 8000d0c:	4803      	ldr	r0, [pc, #12]	@ (8000d1c <lcd_send_data+0x5c>)
 8000d0e:	f001 f845 	bl	8001d9c <HAL_I2C_Master_Transmit>
}
 8000d12:	bf00      	nop
 8000d14:	3710      	adds	r7, #16
 8000d16:	46bd      	mov	sp, r7
 8000d18:	bd80      	pop	{r7, pc}
 8000d1a:	bf00      	nop
 8000d1c:	2000013c 	.word	0x2000013c

08000d20 <lcd_set_line>:

/** @brief: moving a cursor to the start of a specific line */
void lcd_set_line(uint8_t line){
 8000d20:	b580      	push	{r7, lr}
 8000d22:	b084      	sub	sp, #16
 8000d24:	af00      	add	r7, sp, #0
 8000d26:	4603      	mov	r3, r0
 8000d28:	71fb      	strb	r3, [r7, #7]
	uint8_t frame=0x80;
 8000d2a:	2380      	movs	r3, #128	@ 0x80
 8000d2c:	73fb      	strb	r3, [r7, #15]
	switch(line){
 8000d2e:	79fb      	ldrb	r3, [r7, #7]
 8000d30:	2b03      	cmp	r3, #3
 8000d32:	d81a      	bhi.n	8000d6a <lcd_set_line+0x4a>
 8000d34:	a201      	add	r2, pc, #4	@ (adr r2, 8000d3c <lcd_set_line+0x1c>)
 8000d36:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000d3a:	bf00      	nop
 8000d3c:	08000d6b 	.word	0x08000d6b
 8000d40:	08000d4d 	.word	0x08000d4d
 8000d44:	08000d57 	.word	0x08000d57
 8000d48:	08000d61 	.word	0x08000d61
		case 0:
			frame|=0x00;
			break;
		case 1:
			frame|=0x40;
 8000d4c:	7bfb      	ldrb	r3, [r7, #15]
 8000d4e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8000d52:	73fb      	strb	r3, [r7, #15]
			break;
 8000d54:	e009      	b.n	8000d6a <lcd_set_line+0x4a>
		case 2:
			frame|=0x14;
 8000d56:	7bfb      	ldrb	r3, [r7, #15]
 8000d58:	f043 0314 	orr.w	r3, r3, #20
 8000d5c:	73fb      	strb	r3, [r7, #15]
			break;
 8000d5e:	e004      	b.n	8000d6a <lcd_set_line+0x4a>
		case 3:
			frame|=0x54;
 8000d60:	7bfb      	ldrb	r3, [r7, #15]
 8000d62:	f043 0354 	orr.w	r3, r3, #84	@ 0x54
 8000d66:	73fb      	strb	r3, [r7, #15]
			break;
 8000d68:	bf00      	nop
	}
	lcd_send_cmd(frame);
 8000d6a:	7bfb      	ldrb	r3, [r7, #15]
 8000d6c:	4618      	mov	r0, r3
 8000d6e:	f7ff ff77 	bl	8000c60 <lcd_send_cmd>
}
 8000d72:	bf00      	nop
 8000d74:	3710      	adds	r7, #16
 8000d76:	46bd      	mov	sp, r7
 8000d78:	bd80      	pop	{r7, pc}
 8000d7a:	bf00      	nop

08000d7c <lcd_send_string>:
void lcd_clear(void){
	lcd_send_cmd (0x01);
}

/** @brief: sends full string on one line of lcd */
void lcd_send_string (char *str,uint8_t size){
 8000d7c:	b580      	push	{r7, lr}
 8000d7e:	b082      	sub	sp, #8
 8000d80:	af00      	add	r7, sp, #0
 8000d82:	6078      	str	r0, [r7, #4]
 8000d84:	460b      	mov	r3, r1
 8000d86:	70fb      	strb	r3, [r7, #3]
	while (size--) lcd_send_data (*str++);
 8000d88:	e006      	b.n	8000d98 <lcd_send_string+0x1c>
 8000d8a:	687b      	ldr	r3, [r7, #4]
 8000d8c:	1c5a      	adds	r2, r3, #1
 8000d8e:	607a      	str	r2, [r7, #4]
 8000d90:	781b      	ldrb	r3, [r3, #0]
 8000d92:	4618      	mov	r0, r3
 8000d94:	f7ff ff94 	bl	8000cc0 <lcd_send_data>
 8000d98:	78fb      	ldrb	r3, [r7, #3]
 8000d9a:	1e5a      	subs	r2, r3, #1
 8000d9c:	70fa      	strb	r2, [r7, #3]
 8000d9e:	2b00      	cmp	r3, #0
 8000da0:	d1f3      	bne.n	8000d8a <lcd_send_string+0xe>
}
 8000da2:	bf00      	nop
 8000da4:	bf00      	nop
 8000da6:	3708      	adds	r7, #8
 8000da8:	46bd      	mov	sp, r7
 8000daa:	bd80      	pop	{r7, pc}

08000dac <lcd_update_buffer>:

/** @brief: updates a buffer with our data */
void lcd_update_buffer(uint8_t * data , uint8_t size,uint8_t offset){
 8000dac:	b580      	push	{r7, lr}
 8000dae:	b082      	sub	sp, #8
 8000db0:	af00      	add	r7, sp, #0
 8000db2:	6078      	str	r0, [r7, #4]
 8000db4:	460b      	mov	r3, r1
 8000db6:	70fb      	strb	r3, [r7, #3]
 8000db8:	4613      	mov	r3, r2
 8000dba:	70bb      	strb	r3, [r7, #2]
	memcpy(LCD_80buf+offset,data,size);
 8000dbc:	78bb      	ldrb	r3, [r7, #2]
 8000dbe:	4a05      	ldr	r2, [pc, #20]	@ (8000dd4 <lcd_update_buffer+0x28>)
 8000dc0:	4413      	add	r3, r2
 8000dc2:	78fa      	ldrb	r2, [r7, #3]
 8000dc4:	6879      	ldr	r1, [r7, #4]
 8000dc6:	4618      	mov	r0, r3
 8000dc8:	f006 f85c 	bl	8006e84 <memcpy>
}
 8000dcc:	bf00      	nop
 8000dce:	3708      	adds	r7, #8
 8000dd0:	46bd      	mov	sp, r7
 8000dd2:	bd80      	pop	{r7, pc}
 8000dd4:	200000ec 	.word	0x200000ec

08000dd8 <lcd_clear_buffer>:

void lcd_clear_buffer(void){
 8000dd8:	b580      	push	{r7, lr}
 8000dda:	af00      	add	r7, sp, #0
  memset(LCD_80buf,' ',80);
 8000ddc:	2250      	movs	r2, #80	@ 0x50
 8000dde:	2120      	movs	r1, #32
 8000de0:	4802      	ldr	r0, [pc, #8]	@ (8000dec <lcd_clear_buffer+0x14>)
 8000de2:	f006 f81b 	bl	8006e1c <memset>
}
 8000de6:	bf00      	nop
 8000de8:	bd80      	pop	{r7, pc}
 8000dea:	bf00      	nop
 8000dec:	200000ec 	.word	0x200000ec

08000df0 <lcd_update_screen>:

/** @brief: sends full data to the lcd to update whole screen */
void lcd_update_screen(void){
 8000df0:	b580      	push	{r7, lr}
 8000df2:	af00      	add	r7, sp, #0
	lcd_set_line(0);
 8000df4:	2000      	movs	r0, #0
 8000df6:	f7ff ff93 	bl	8000d20 <lcd_set_line>
	lcd_send_string(LCD_80buf,20);
 8000dfa:	2114      	movs	r1, #20
 8000dfc:	480e      	ldr	r0, [pc, #56]	@ (8000e38 <lcd_update_screen+0x48>)
 8000dfe:	f7ff ffbd 	bl	8000d7c <lcd_send_string>
	lcd_set_line(1);
 8000e02:	2001      	movs	r0, #1
 8000e04:	f7ff ff8c 	bl	8000d20 <lcd_set_line>
	lcd_send_string(LCD_80buf+20,20);
 8000e08:	4b0c      	ldr	r3, [pc, #48]	@ (8000e3c <lcd_update_screen+0x4c>)
 8000e0a:	2114      	movs	r1, #20
 8000e0c:	4618      	mov	r0, r3
 8000e0e:	f7ff ffb5 	bl	8000d7c <lcd_send_string>
	lcd_set_line(2);
 8000e12:	2002      	movs	r0, #2
 8000e14:	f7ff ff84 	bl	8000d20 <lcd_set_line>
	lcd_send_string(LCD_80buf+40,20);
 8000e18:	4b09      	ldr	r3, [pc, #36]	@ (8000e40 <lcd_update_screen+0x50>)
 8000e1a:	2114      	movs	r1, #20
 8000e1c:	4618      	mov	r0, r3
 8000e1e:	f7ff ffad 	bl	8000d7c <lcd_send_string>
	lcd_set_line(3);
 8000e22:	2003      	movs	r0, #3
 8000e24:	f7ff ff7c 	bl	8000d20 <lcd_set_line>
	lcd_send_string(LCD_80buf+60,20);
 8000e28:	4b06      	ldr	r3, [pc, #24]	@ (8000e44 <lcd_update_screen+0x54>)
 8000e2a:	2114      	movs	r1, #20
 8000e2c:	4618      	mov	r0, r3
 8000e2e:	f7ff ffa5 	bl	8000d7c <lcd_send_string>
}
 8000e32:	bf00      	nop
 8000e34:	bd80      	pop	{r7, pc}
 8000e36:	bf00      	nop
 8000e38:	200000ec 	.word	0x200000ec
 8000e3c:	20000100 	.word	0x20000100
 8000e40:	20000114 	.word	0x20000114
 8000e44:	20000128 	.word	0x20000128

08000e48 <lcd_set_custom_symbol>:

void lcd_set_custom_symbol(uint8_t *buf,uint8_t symbol_count){
 8000e48:	b580      	push	{r7, lr}
 8000e4a:	b084      	sub	sp, #16
 8000e4c:	af00      	add	r7, sp, #0
 8000e4e:	6078      	str	r0, [r7, #4]
 8000e50:	460b      	mov	r3, r1
 8000e52:	70fb      	strb	r3, [r7, #3]
  lcd_send_cmd(0x40);
 8000e54:	2040      	movs	r0, #64	@ 0x40
 8000e56:	f7ff ff03 	bl	8000c60 <lcd_send_cmd>
  for(uint8_t i=0;i<symbol_count*8;i++)
 8000e5a:	2300      	movs	r3, #0
 8000e5c:	73fb      	strb	r3, [r7, #15]
 8000e5e:	e009      	b.n	8000e74 <lcd_set_custom_symbol+0x2c>
    lcd_send_data(buf[i]);
 8000e60:	7bfb      	ldrb	r3, [r7, #15]
 8000e62:	687a      	ldr	r2, [r7, #4]
 8000e64:	4413      	add	r3, r2
 8000e66:	781b      	ldrb	r3, [r3, #0]
 8000e68:	4618      	mov	r0, r3
 8000e6a:	f7ff ff29 	bl	8000cc0 <lcd_send_data>
  for(uint8_t i=0;i<symbol_count*8;i++)
 8000e6e:	7bfb      	ldrb	r3, [r7, #15]
 8000e70:	3301      	adds	r3, #1
 8000e72:	73fb      	strb	r3, [r7, #15]
 8000e74:	7bfa      	ldrb	r2, [r7, #15]
 8000e76:	78fb      	ldrb	r3, [r7, #3]
 8000e78:	00db      	lsls	r3, r3, #3
 8000e7a:	429a      	cmp	r2, r3
 8000e7c:	dbf0      	blt.n	8000e60 <lcd_set_custom_symbol+0x18>
}
 8000e7e:	bf00      	nop
 8000e80:	bf00      	nop
 8000e82:	3710      	adds	r7, #16
 8000e84:	46bd      	mov	sp, r7
 8000e86:	bd80      	pop	{r7, pc}

08000e88 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000e88:	b580      	push	{r7, lr}
 8000e8a:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000e8c:	f000 fbd9 	bl	8001642 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000e90:	f000 f85e 	bl	8000f50 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000e94:	f000 f930 	bl	80010f8 <MX_GPIO_Init>
  MX_LPUART1_UART_Init();
 8000e98:	f000 f8e4 	bl	8001064 <MX_LPUART1_UART_Init>
  MX_I2C1_Init();
 8000e9c:	f000 f8a2 	bl	8000fe4 <MX_I2C1_Init>
  /* USER CODE BEGIN 2 */
  REVIVE_STRATAGEM.halfbyte_element.key1=KEY_UP_Pin;
 8000ea0:	4a23      	ldr	r2, [pc, #140]	@ (8000f30 <main+0xa8>)
 8000ea2:	7813      	ldrb	r3, [r2, #0]
 8000ea4:	2101      	movs	r1, #1
 8000ea6:	f361 0303 	bfi	r3, r1, #0, #4
 8000eaa:	7013      	strb	r3, [r2, #0]
  REVIVE_STRATAGEM.halfbyte_element.key2=KEY_DOWN_Pin;
 8000eac:	4a20      	ldr	r2, [pc, #128]	@ (8000f30 <main+0xa8>)
 8000eae:	7813      	ldrb	r3, [r2, #0]
 8000eb0:	2108      	movs	r1, #8
 8000eb2:	f361 1307 	bfi	r3, r1, #4, #4
 8000eb6:	7013      	strb	r3, [r2, #0]
  REVIVE_STRATAGEM.halfbyte_element.key3=KEY_RIGHT_Pin;
 8000eb8:	4a1d      	ldr	r2, [pc, #116]	@ (8000f30 <main+0xa8>)
 8000eba:	7853      	ldrb	r3, [r2, #1]
 8000ebc:	2102      	movs	r1, #2
 8000ebe:	f361 0303 	bfi	r3, r1, #0, #4
 8000ec2:	7053      	strb	r3, [r2, #1]
  REVIVE_STRATAGEM.halfbyte_element.key4=KEY_LEFT_Pin;
 8000ec4:	4a1a      	ldr	r2, [pc, #104]	@ (8000f30 <main+0xa8>)
 8000ec6:	7853      	ldrb	r3, [r2, #1]
 8000ec8:	2104      	movs	r1, #4
 8000eca:	f361 1307 	bfi	r3, r1, #4, #4
 8000ece:	7053      	strb	r3, [r2, #1]
  REVIVE_STRATAGEM.halfbyte_element.key5=KEY_UP_Pin;
 8000ed0:	4a17      	ldr	r2, [pc, #92]	@ (8000f30 <main+0xa8>)
 8000ed2:	7893      	ldrb	r3, [r2, #2]
 8000ed4:	2101      	movs	r1, #1
 8000ed6:	f361 0303 	bfi	r3, r1, #0, #4
 8000eda:	7093      	strb	r3, [r2, #2]

  HAL_Delay(500);
 8000edc:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8000ee0:	f000 fc20 	bl	8001724 <HAL_Delay>
  lcd_init();
 8000ee4:	f7ff fe7c 	bl	8000be0 <lcd_init>
  HAL_Delay(500);
 8000ee8:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8000eec:	f000 fc1a 	bl	8001724 <HAL_Delay>
  DisplayConfigCustomChars();
 8000ef0:	f7ff fb7c 	bl	80005ec <DisplayConfigCustomChars>
  //lcd_clear();
  lcd_update_buffer((uint8_t*)"stratagem game test", 20, 0);
 8000ef4:	2200      	movs	r2, #0
 8000ef6:	2114      	movs	r1, #20
 8000ef8:	480e      	ldr	r0, [pc, #56]	@ (8000f34 <main+0xac>)
 8000efa:	f7ff ff57 	bl	8000dac <lcd_update_buffer>
  lcd_update_screen();
 8000efe:	f7ff ff77 	bl	8000df0 <lcd_update_screen>

  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();
 8000f02:	f003 f9e7 	bl	80042d4 <osKernelInitialize>
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of GameTask */
  GameTaskHandle = osThreadNew(StartGameTask, NULL, &GameTask_attributes);
 8000f06:	4a0c      	ldr	r2, [pc, #48]	@ (8000f38 <main+0xb0>)
 8000f08:	2100      	movs	r1, #0
 8000f0a:	480c      	ldr	r0, [pc, #48]	@ (8000f3c <main+0xb4>)
 8000f0c:	f003 fa2c 	bl	8004368 <osThreadNew>
 8000f10:	4603      	mov	r3, r0
 8000f12:	4a0b      	ldr	r2, [pc, #44]	@ (8000f40 <main+0xb8>)
 8000f14:	6013      	str	r3, [r2, #0]

  /* creation of DisplayTask */
  DisplayTaskHandle = osThreadNew(StartDisplayTask, NULL, &DisplayTask_attributes);
 8000f16:	4a0b      	ldr	r2, [pc, #44]	@ (8000f44 <main+0xbc>)
 8000f18:	2100      	movs	r1, #0
 8000f1a:	480b      	ldr	r0, [pc, #44]	@ (8000f48 <main+0xc0>)
 8000f1c:	f003 fa24 	bl	8004368 <osThreadNew>
 8000f20:	4603      	mov	r3, r0
 8000f22:	4a0a      	ldr	r2, [pc, #40]	@ (8000f4c <main+0xc4>)
 8000f24:	6013      	str	r3, [r2, #0]
  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

  /* Start scheduler */
  osKernelStart();
 8000f26:	f003 f9f9 	bl	800431c <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8000f2a:	bf00      	nop
 8000f2c:	e7fd      	b.n	8000f2a <main+0xa2>
 8000f2e:	bf00      	nop
 8000f30:	20000040 	.word	0x20000040
 8000f34:	08007814 	.word	0x08007814
 8000f38:	08007840 	.word	0x08007840
 8000f3c:	080011c1 	.word	0x080011c1
 8000f40:	20000224 	.word	0x20000224
 8000f44:	08007864 	.word	0x08007864
 8000f48:	080011fd 	.word	0x080011fd
 8000f4c:	20000484 	.word	0x20000484

08000f50 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000f50:	b580      	push	{r7, lr}
 8000f52:	b094      	sub	sp, #80	@ 0x50
 8000f54:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000f56:	f107 0318 	add.w	r3, r7, #24
 8000f5a:	2238      	movs	r2, #56	@ 0x38
 8000f5c:	2100      	movs	r1, #0
 8000f5e:	4618      	mov	r0, r3
 8000f60:	f005 ff5c 	bl	8006e1c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000f64:	1d3b      	adds	r3, r7, #4
 8000f66:	2200      	movs	r2, #0
 8000f68:	601a      	str	r2, [r3, #0]
 8000f6a:	605a      	str	r2, [r3, #4]
 8000f6c:	609a      	str	r2, [r3, #8]
 8000f6e:	60da      	str	r2, [r3, #12]
 8000f70:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1_BOOST);
 8000f72:	2000      	movs	r0, #0
 8000f74:	f001 fadc 	bl	8002530 <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000f78:	2301      	movs	r3, #1
 8000f7a:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000f7c:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8000f80:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000f82:	2302      	movs	r3, #2
 8000f84:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000f86:	2303      	movs	r3, #3
 8000f88:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV6;
 8000f8a:	2306      	movs	r3, #6
 8000f8c:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLN = 85;
 8000f8e:	2355      	movs	r3, #85	@ 0x55
 8000f90:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8000f92:	2302      	movs	r3, #2
 8000f94:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8000f96:	2302      	movs	r3, #2
 8000f98:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8000f9a:	2302      	movs	r3, #2
 8000f9c:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000f9e:	f107 0318 	add.w	r3, r7, #24
 8000fa2:	4618      	mov	r0, r3
 8000fa4:	f001 fb78 	bl	8002698 <HAL_RCC_OscConfig>
 8000fa8:	4603      	mov	r3, r0
 8000faa:	2b00      	cmp	r3, #0
 8000fac:	d001      	beq.n	8000fb2 <SystemClock_Config+0x62>
  {
    Error_Handler();
 8000fae:	f000 f930 	bl	8001212 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000fb2:	230f      	movs	r3, #15
 8000fb4:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000fb6:	2303      	movs	r3, #3
 8000fb8:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000fba:	2300      	movs	r3, #0
 8000fbc:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000fbe:	2300      	movs	r3, #0
 8000fc0:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000fc2:	2300      	movs	r3, #0
 8000fc4:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8000fc6:	1d3b      	adds	r3, r7, #4
 8000fc8:	2104      	movs	r1, #4
 8000fca:	4618      	mov	r0, r3
 8000fcc:	f001 fe76 	bl	8002cbc <HAL_RCC_ClockConfig>
 8000fd0:	4603      	mov	r3, r0
 8000fd2:	2b00      	cmp	r3, #0
 8000fd4:	d001      	beq.n	8000fda <SystemClock_Config+0x8a>
  {
    Error_Handler();
 8000fd6:	f000 f91c 	bl	8001212 <Error_Handler>
  }
}
 8000fda:	bf00      	nop
 8000fdc:	3750      	adds	r7, #80	@ 0x50
 8000fde:	46bd      	mov	sp, r7
 8000fe0:	bd80      	pop	{r7, pc}
	...

08000fe4 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8000fe4:	b580      	push	{r7, lr}
 8000fe6:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8000fe8:	4b1b      	ldr	r3, [pc, #108]	@ (8001058 <MX_I2C1_Init+0x74>)
 8000fea:	4a1c      	ldr	r2, [pc, #112]	@ (800105c <MX_I2C1_Init+0x78>)
 8000fec:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x40B285C2;
 8000fee:	4b1a      	ldr	r3, [pc, #104]	@ (8001058 <MX_I2C1_Init+0x74>)
 8000ff0:	4a1b      	ldr	r2, [pc, #108]	@ (8001060 <MX_I2C1_Init+0x7c>)
 8000ff2:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 8000ff4:	4b18      	ldr	r3, [pc, #96]	@ (8001058 <MX_I2C1_Init+0x74>)
 8000ff6:	2200      	movs	r2, #0
 8000ff8:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000ffa:	4b17      	ldr	r3, [pc, #92]	@ (8001058 <MX_I2C1_Init+0x74>)
 8000ffc:	2201      	movs	r2, #1
 8000ffe:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001000:	4b15      	ldr	r3, [pc, #84]	@ (8001058 <MX_I2C1_Init+0x74>)
 8001002:	2200      	movs	r2, #0
 8001004:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 8001006:	4b14      	ldr	r3, [pc, #80]	@ (8001058 <MX_I2C1_Init+0x74>)
 8001008:	2200      	movs	r2, #0
 800100a:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 800100c:	4b12      	ldr	r3, [pc, #72]	@ (8001058 <MX_I2C1_Init+0x74>)
 800100e:	2200      	movs	r2, #0
 8001010:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001012:	4b11      	ldr	r3, [pc, #68]	@ (8001058 <MX_I2C1_Init+0x74>)
 8001014:	2200      	movs	r2, #0
 8001016:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001018:	4b0f      	ldr	r3, [pc, #60]	@ (8001058 <MX_I2C1_Init+0x74>)
 800101a:	2200      	movs	r2, #0
 800101c:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 800101e:	480e      	ldr	r0, [pc, #56]	@ (8001058 <MX_I2C1_Init+0x74>)
 8001020:	f000 fe20 	bl	8001c64 <HAL_I2C_Init>
 8001024:	4603      	mov	r3, r0
 8001026:	2b00      	cmp	r3, #0
 8001028:	d001      	beq.n	800102e <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 800102a:	f000 f8f2 	bl	8001212 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 800102e:	2100      	movs	r1, #0
 8001030:	4809      	ldr	r0, [pc, #36]	@ (8001058 <MX_I2C1_Init+0x74>)
 8001032:	f001 f9e5 	bl	8002400 <HAL_I2CEx_ConfigAnalogFilter>
 8001036:	4603      	mov	r3, r0
 8001038:	2b00      	cmp	r3, #0
 800103a:	d001      	beq.n	8001040 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 800103c:	f000 f8e9 	bl	8001212 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8001040:	2100      	movs	r1, #0
 8001042:	4805      	ldr	r0, [pc, #20]	@ (8001058 <MX_I2C1_Init+0x74>)
 8001044:	f001 fa27 	bl	8002496 <HAL_I2CEx_ConfigDigitalFilter>
 8001048:	4603      	mov	r3, r0
 800104a:	2b00      	cmp	r3, #0
 800104c:	d001      	beq.n	8001052 <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 800104e:	f000 f8e0 	bl	8001212 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8001052:	bf00      	nop
 8001054:	bd80      	pop	{r7, pc}
 8001056:	bf00      	nop
 8001058:	2000013c 	.word	0x2000013c
 800105c:	40005400 	.word	0x40005400
 8001060:	40b285c2 	.word	0x40b285c2

08001064 <MX_LPUART1_UART_Init>:
  * @brief LPUART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_LPUART1_UART_Init(void)
{
 8001064:	b580      	push	{r7, lr}
 8001066:	af00      	add	r7, sp, #0
  /* USER CODE END LPUART1_Init 0 */

  /* USER CODE BEGIN LPUART1_Init 1 */

  /* USER CODE END LPUART1_Init 1 */
  hlpuart1.Instance = LPUART1;
 8001068:	4b20      	ldr	r3, [pc, #128]	@ (80010ec <MX_LPUART1_UART_Init+0x88>)
 800106a:	4a21      	ldr	r2, [pc, #132]	@ (80010f0 <MX_LPUART1_UART_Init+0x8c>)
 800106c:	601a      	str	r2, [r3, #0]
  hlpuart1.Init.BaudRate = 209700;
 800106e:	4b1f      	ldr	r3, [pc, #124]	@ (80010ec <MX_LPUART1_UART_Init+0x88>)
 8001070:	4a20      	ldr	r2, [pc, #128]	@ (80010f4 <MX_LPUART1_UART_Init+0x90>)
 8001072:	605a      	str	r2, [r3, #4]
  hlpuart1.Init.WordLength = UART_WORDLENGTH_8B;
 8001074:	4b1d      	ldr	r3, [pc, #116]	@ (80010ec <MX_LPUART1_UART_Init+0x88>)
 8001076:	2200      	movs	r2, #0
 8001078:	609a      	str	r2, [r3, #8]
  hlpuart1.Init.StopBits = UART_STOPBITS_1;
 800107a:	4b1c      	ldr	r3, [pc, #112]	@ (80010ec <MX_LPUART1_UART_Init+0x88>)
 800107c:	2200      	movs	r2, #0
 800107e:	60da      	str	r2, [r3, #12]
  hlpuart1.Init.Parity = UART_PARITY_NONE;
 8001080:	4b1a      	ldr	r3, [pc, #104]	@ (80010ec <MX_LPUART1_UART_Init+0x88>)
 8001082:	2200      	movs	r2, #0
 8001084:	611a      	str	r2, [r3, #16]
  hlpuart1.Init.Mode = UART_MODE_TX_RX;
 8001086:	4b19      	ldr	r3, [pc, #100]	@ (80010ec <MX_LPUART1_UART_Init+0x88>)
 8001088:	220c      	movs	r2, #12
 800108a:	615a      	str	r2, [r3, #20]
  hlpuart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800108c:	4b17      	ldr	r3, [pc, #92]	@ (80010ec <MX_LPUART1_UART_Init+0x88>)
 800108e:	2200      	movs	r2, #0
 8001090:	619a      	str	r2, [r3, #24]
  hlpuart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001092:	4b16      	ldr	r3, [pc, #88]	@ (80010ec <MX_LPUART1_UART_Init+0x88>)
 8001094:	2200      	movs	r2, #0
 8001096:	621a      	str	r2, [r3, #32]
  hlpuart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8001098:	4b14      	ldr	r3, [pc, #80]	@ (80010ec <MX_LPUART1_UART_Init+0x88>)
 800109a:	2200      	movs	r2, #0
 800109c:	625a      	str	r2, [r3, #36]	@ 0x24
  hlpuart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800109e:	4b13      	ldr	r3, [pc, #76]	@ (80010ec <MX_LPUART1_UART_Init+0x88>)
 80010a0:	2200      	movs	r2, #0
 80010a2:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&hlpuart1) != HAL_OK)
 80010a4:	4811      	ldr	r0, [pc, #68]	@ (80010ec <MX_LPUART1_UART_Init+0x88>)
 80010a6:	f002 fa73 	bl	8003590 <HAL_UART_Init>
 80010aa:	4603      	mov	r3, r0
 80010ac:	2b00      	cmp	r3, #0
 80010ae:	d001      	beq.n	80010b4 <MX_LPUART1_UART_Init+0x50>
  {
    Error_Handler();
 80010b0:	f000 f8af 	bl	8001212 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&hlpuart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 80010b4:	2100      	movs	r1, #0
 80010b6:	480d      	ldr	r0, [pc, #52]	@ (80010ec <MX_LPUART1_UART_Init+0x88>)
 80010b8:	f003 f80e 	bl	80040d8 <HAL_UARTEx_SetTxFifoThreshold>
 80010bc:	4603      	mov	r3, r0
 80010be:	2b00      	cmp	r3, #0
 80010c0:	d001      	beq.n	80010c6 <MX_LPUART1_UART_Init+0x62>
  {
    Error_Handler();
 80010c2:	f000 f8a6 	bl	8001212 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&hlpuart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 80010c6:	2100      	movs	r1, #0
 80010c8:	4808      	ldr	r0, [pc, #32]	@ (80010ec <MX_LPUART1_UART_Init+0x88>)
 80010ca:	f003 f843 	bl	8004154 <HAL_UARTEx_SetRxFifoThreshold>
 80010ce:	4603      	mov	r3, r0
 80010d0:	2b00      	cmp	r3, #0
 80010d2:	d001      	beq.n	80010d8 <MX_LPUART1_UART_Init+0x74>
  {
    Error_Handler();
 80010d4:	f000 f89d 	bl	8001212 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&hlpuart1) != HAL_OK)
 80010d8:	4804      	ldr	r0, [pc, #16]	@ (80010ec <MX_LPUART1_UART_Init+0x88>)
 80010da:	f002 ffc4 	bl	8004066 <HAL_UARTEx_DisableFifoMode>
 80010de:	4603      	mov	r3, r0
 80010e0:	2b00      	cmp	r3, #0
 80010e2:	d001      	beq.n	80010e8 <MX_LPUART1_UART_Init+0x84>
  {
    Error_Handler();
 80010e4:	f000 f895 	bl	8001212 <Error_Handler>
  }
  /* USER CODE BEGIN LPUART1_Init 2 */

  /* USER CODE END LPUART1_Init 2 */

}
 80010e8:	bf00      	nop
 80010ea:	bd80      	pop	{r7, pc}
 80010ec:	20000190 	.word	0x20000190
 80010f0:	40008000 	.word	0x40008000
 80010f4:	00033324 	.word	0x00033324

080010f8 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80010f8:	b580      	push	{r7, lr}
 80010fa:	b08a      	sub	sp, #40	@ 0x28
 80010fc:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80010fe:	f107 0314 	add.w	r3, r7, #20
 8001102:	2200      	movs	r2, #0
 8001104:	601a      	str	r2, [r3, #0]
 8001106:	605a      	str	r2, [r3, #4]
 8001108:	609a      	str	r2, [r3, #8]
 800110a:	60da      	str	r2, [r3, #12]
 800110c:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800110e:	4b2a      	ldr	r3, [pc, #168]	@ (80011b8 <MX_GPIO_Init+0xc0>)
 8001110:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001112:	4a29      	ldr	r2, [pc, #164]	@ (80011b8 <MX_GPIO_Init+0xc0>)
 8001114:	f043 0304 	orr.w	r3, r3, #4
 8001118:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800111a:	4b27      	ldr	r3, [pc, #156]	@ (80011b8 <MX_GPIO_Init+0xc0>)
 800111c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800111e:	f003 0304 	and.w	r3, r3, #4
 8001122:	613b      	str	r3, [r7, #16]
 8001124:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8001126:	4b24      	ldr	r3, [pc, #144]	@ (80011b8 <MX_GPIO_Init+0xc0>)
 8001128:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800112a:	4a23      	ldr	r2, [pc, #140]	@ (80011b8 <MX_GPIO_Init+0xc0>)
 800112c:	f043 0320 	orr.w	r3, r3, #32
 8001130:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001132:	4b21      	ldr	r3, [pc, #132]	@ (80011b8 <MX_GPIO_Init+0xc0>)
 8001134:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001136:	f003 0320 	and.w	r3, r3, #32
 800113a:	60fb      	str	r3, [r7, #12]
 800113c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800113e:	4b1e      	ldr	r3, [pc, #120]	@ (80011b8 <MX_GPIO_Init+0xc0>)
 8001140:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001142:	4a1d      	ldr	r2, [pc, #116]	@ (80011b8 <MX_GPIO_Init+0xc0>)
 8001144:	f043 0301 	orr.w	r3, r3, #1
 8001148:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800114a:	4b1b      	ldr	r3, [pc, #108]	@ (80011b8 <MX_GPIO_Init+0xc0>)
 800114c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800114e:	f003 0301 	and.w	r3, r3, #1
 8001152:	60bb      	str	r3, [r7, #8]
 8001154:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001156:	4b18      	ldr	r3, [pc, #96]	@ (80011b8 <MX_GPIO_Init+0xc0>)
 8001158:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800115a:	4a17      	ldr	r2, [pc, #92]	@ (80011b8 <MX_GPIO_Init+0xc0>)
 800115c:	f043 0302 	orr.w	r3, r3, #2
 8001160:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001162:	4b15      	ldr	r3, [pc, #84]	@ (80011b8 <MX_GPIO_Init+0xc0>)
 8001164:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001166:	f003 0302 	and.w	r3, r3, #2
 800116a:	607b      	str	r3, [r7, #4]
 800116c:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 800116e:	2200      	movs	r2, #0
 8001170:	2120      	movs	r1, #32
 8001172:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001176:	f000 fd5d 	bl	8001c34 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : KEY_UP_Pin KEY_RIGHT_Pin KEY_LEFT_Pin KEY_DOWN_Pin */
  GPIO_InitStruct.Pin = KEY_UP_Pin|KEY_RIGHT_Pin|KEY_LEFT_Pin|KEY_DOWN_Pin;
 800117a:	230f      	movs	r3, #15
 800117c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800117e:	2300      	movs	r3, #0
 8001180:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001182:	2301      	movs	r3, #1
 8001184:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001186:	f107 0314 	add.w	r3, r7, #20
 800118a:	4619      	mov	r1, r3
 800118c:	480b      	ldr	r0, [pc, #44]	@ (80011bc <MX_GPIO_Init+0xc4>)
 800118e:	f000 fbcf 	bl	8001930 <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 8001192:	2320      	movs	r3, #32
 8001194:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001196:	2301      	movs	r3, #1
 8001198:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800119a:	2300      	movs	r3, #0
 800119c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800119e:	2300      	movs	r3, #0
 80011a0:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 80011a2:	f107 0314 	add.w	r3, r7, #20
 80011a6:	4619      	mov	r1, r3
 80011a8:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80011ac:	f000 fbc0 	bl	8001930 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 80011b0:	bf00      	nop
 80011b2:	3728      	adds	r7, #40	@ 0x28
 80011b4:	46bd      	mov	sp, r7
 80011b6:	bd80      	pop	{r7, pc}
 80011b8:	40021000 	.word	0x40021000
 80011bc:	48000800 	.word	0x48000800

080011c0 <StartGameTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartGameTask */
void StartGameTask(void *argument)
{
 80011c0:	b580      	push	{r7, lr}
 80011c2:	b082      	sub	sp, #8
 80011c4:	af00      	add	r7, sp, #0
 80011c6:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 5 */
  /* Infinite loop */
  for(;;)
  {
    result=GetKeyStates();
 80011c8:	f000 f930 	bl	800142c <GetKeyStates>
 80011cc:	4603      	mov	r3, r0
 80011ce:	461a      	mov	r2, r3
 80011d0:	4b09      	ldr	r3, [pc, #36]	@ (80011f8 <StartGameTask+0x38>)
 80011d2:	701a      	strb	r2, [r3, #0]
    if(result!=0){
 80011d4:	4b08      	ldr	r3, [pc, #32]	@ (80011f8 <StartGameTask+0x38>)
 80011d6:	781b      	ldrb	r3, [r3, #0]
 80011d8:	2b00      	cmp	r3, #0
 80011da:	d007      	beq.n	80011ec <StartGameTask+0x2c>
      //uint8_t new_arrow=ParseKeysToLcdArrows(result);
      PlaceEventInQueue(ANY_BUTTON_PRESSED);
 80011dc:	2001      	movs	r0, #1
 80011de:	f7ff fadd 	bl	800079c <PlaceEventInQueue>
      UpdateLastPressedKey(result);
 80011e2:	4b05      	ldr	r3, [pc, #20]	@ (80011f8 <StartGameTask+0x38>)
 80011e4:	781b      	ldrb	r3, [r3, #0]
 80011e6:	4618      	mov	r0, r3
 80011e8:	f7ff fcea 	bl	8000bc0 <UpdateLastPressedKey>
    }
    AppStateProcessor();
 80011ec:	f7ff fb26 	bl	800083c <AppStateProcessor>
    osDelay(2);
 80011f0:	2002      	movs	r0, #2
 80011f2:	f003 f94b 	bl	800448c <osDelay>
    result=GetKeyStates();
 80011f6:	e7e7      	b.n	80011c8 <StartGameTask+0x8>
 80011f8:	200006e4 	.word	0x200006e4

080011fc <StartDisplayTask>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartDisplayTask */
void StartDisplayTask(void *argument)
{
 80011fc:	b580      	push	{r7, lr}
 80011fe:	b082      	sub	sp, #8
 8001200:	af00      	add	r7, sp, #0
 8001202:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartDisplayTask */
  /* Infinite loop */
  for(;;)
  {
    lcd_update_screen();
 8001204:	f7ff fdf4 	bl	8000df0 <lcd_update_screen>
    osDelay(30);
 8001208:	201e      	movs	r0, #30
 800120a:	f003 f93f 	bl	800448c <osDelay>
    lcd_update_screen();
 800120e:	bf00      	nop
 8001210:	e7f8      	b.n	8001204 <StartDisplayTask+0x8>

08001212 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001212:	b480      	push	{r7}
 8001214:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001216:	b672      	cpsid	i
}
 8001218:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800121a:	bf00      	nop
 800121c:	e7fd      	b.n	800121a <Error_Handler+0x8>
	...

08001220 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001220:	b580      	push	{r7, lr}
 8001222:	b082      	sub	sp, #8
 8001224:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001226:	4b12      	ldr	r3, [pc, #72]	@ (8001270 <HAL_MspInit+0x50>)
 8001228:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800122a:	4a11      	ldr	r2, [pc, #68]	@ (8001270 <HAL_MspInit+0x50>)
 800122c:	f043 0301 	orr.w	r3, r3, #1
 8001230:	6613      	str	r3, [r2, #96]	@ 0x60
 8001232:	4b0f      	ldr	r3, [pc, #60]	@ (8001270 <HAL_MspInit+0x50>)
 8001234:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001236:	f003 0301 	and.w	r3, r3, #1
 800123a:	607b      	str	r3, [r7, #4]
 800123c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800123e:	4b0c      	ldr	r3, [pc, #48]	@ (8001270 <HAL_MspInit+0x50>)
 8001240:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001242:	4a0b      	ldr	r2, [pc, #44]	@ (8001270 <HAL_MspInit+0x50>)
 8001244:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001248:	6593      	str	r3, [r2, #88]	@ 0x58
 800124a:	4b09      	ldr	r3, [pc, #36]	@ (8001270 <HAL_MspInit+0x50>)
 800124c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800124e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001252:	603b      	str	r3, [r7, #0]
 8001254:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8001256:	2200      	movs	r2, #0
 8001258:	210f      	movs	r1, #15
 800125a:	f06f 0001 	mvn.w	r0, #1
 800125e:	f000 fb40 	bl	80018e2 <HAL_NVIC_SetPriority>

  /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral
  */
  HAL_PWREx_DisableUCPDDeadBattery();
 8001262:	f001 fa09 	bl	8002678 <HAL_PWREx_DisableUCPDDeadBattery>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001266:	bf00      	nop
 8001268:	3708      	adds	r7, #8
 800126a:	46bd      	mov	sp, r7
 800126c:	bd80      	pop	{r7, pc}
 800126e:	bf00      	nop
 8001270:	40021000 	.word	0x40021000

08001274 <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8001274:	b580      	push	{r7, lr}
 8001276:	b09e      	sub	sp, #120	@ 0x78
 8001278:	af00      	add	r7, sp, #0
 800127a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800127c:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 8001280:	2200      	movs	r2, #0
 8001282:	601a      	str	r2, [r3, #0]
 8001284:	605a      	str	r2, [r3, #4]
 8001286:	609a      	str	r2, [r3, #8]
 8001288:	60da      	str	r2, [r3, #12]
 800128a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800128c:	f107 0310 	add.w	r3, r7, #16
 8001290:	2254      	movs	r2, #84	@ 0x54
 8001292:	2100      	movs	r1, #0
 8001294:	4618      	mov	r0, r3
 8001296:	f005 fdc1 	bl	8006e1c <memset>
  if(hi2c->Instance==I2C1)
 800129a:	687b      	ldr	r3, [r7, #4]
 800129c:	681b      	ldr	r3, [r3, #0]
 800129e:	4a1f      	ldr	r2, [pc, #124]	@ (800131c <HAL_I2C_MspInit+0xa8>)
 80012a0:	4293      	cmp	r3, r2
 80012a2:	d136      	bne.n	8001312 <HAL_I2C_MspInit+0x9e>

    /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 80012a4:	2340      	movs	r3, #64	@ 0x40
 80012a6:	613b      	str	r3, [r7, #16]
    PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 80012a8:	2300      	movs	r3, #0
 80012aa:	62fb      	str	r3, [r7, #44]	@ 0x2c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80012ac:	f107 0310 	add.w	r3, r7, #16
 80012b0:	4618      	mov	r0, r3
 80012b2:	f001 ff1f 	bl	80030f4 <HAL_RCCEx_PeriphCLKConfig>
 80012b6:	4603      	mov	r3, r0
 80012b8:	2b00      	cmp	r3, #0
 80012ba:	d001      	beq.n	80012c0 <HAL_I2C_MspInit+0x4c>
    {
      Error_Handler();
 80012bc:	f7ff ffa9 	bl	8001212 <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80012c0:	4b17      	ldr	r3, [pc, #92]	@ (8001320 <HAL_I2C_MspInit+0xac>)
 80012c2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80012c4:	4a16      	ldr	r2, [pc, #88]	@ (8001320 <HAL_I2C_MspInit+0xac>)
 80012c6:	f043 0302 	orr.w	r3, r3, #2
 80012ca:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80012cc:	4b14      	ldr	r3, [pc, #80]	@ (8001320 <HAL_I2C_MspInit+0xac>)
 80012ce:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80012d0:	f003 0302 	and.w	r3, r3, #2
 80012d4:	60fb      	str	r3, [r7, #12]
 80012d6:	68fb      	ldr	r3, [r7, #12]
    /**I2C1 GPIO Configuration
    PB8-BOOT0     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 80012d8:	f44f 7340 	mov.w	r3, #768	@ 0x300
 80012dc:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80012de:	2312      	movs	r3, #18
 80012e0:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80012e2:	2300      	movs	r3, #0
 80012e4:	66fb      	str	r3, [r7, #108]	@ 0x6c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80012e6:	2303      	movs	r3, #3
 80012e8:	673b      	str	r3, [r7, #112]	@ 0x70
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 80012ea:	2304      	movs	r3, #4
 80012ec:	677b      	str	r3, [r7, #116]	@ 0x74
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80012ee:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 80012f2:	4619      	mov	r1, r3
 80012f4:	480b      	ldr	r0, [pc, #44]	@ (8001324 <HAL_I2C_MspInit+0xb0>)
 80012f6:	f000 fb1b 	bl	8001930 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 80012fa:	4b09      	ldr	r3, [pc, #36]	@ (8001320 <HAL_I2C_MspInit+0xac>)
 80012fc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80012fe:	4a08      	ldr	r2, [pc, #32]	@ (8001320 <HAL_I2C_MspInit+0xac>)
 8001300:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8001304:	6593      	str	r3, [r2, #88]	@ 0x58
 8001306:	4b06      	ldr	r3, [pc, #24]	@ (8001320 <HAL_I2C_MspInit+0xac>)
 8001308:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800130a:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800130e:	60bb      	str	r3, [r7, #8]
 8001310:	68bb      	ldr	r3, [r7, #8]

    /* USER CODE END I2C1_MspInit 1 */

  }

}
 8001312:	bf00      	nop
 8001314:	3778      	adds	r7, #120	@ 0x78
 8001316:	46bd      	mov	sp, r7
 8001318:	bd80      	pop	{r7, pc}
 800131a:	bf00      	nop
 800131c:	40005400 	.word	0x40005400
 8001320:	40021000 	.word	0x40021000
 8001324:	48000400 	.word	0x48000400

08001328 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001328:	b580      	push	{r7, lr}
 800132a:	b09e      	sub	sp, #120	@ 0x78
 800132c:	af00      	add	r7, sp, #0
 800132e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001330:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 8001334:	2200      	movs	r2, #0
 8001336:	601a      	str	r2, [r3, #0]
 8001338:	605a      	str	r2, [r3, #4]
 800133a:	609a      	str	r2, [r3, #8]
 800133c:	60da      	str	r2, [r3, #12]
 800133e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001340:	f107 0310 	add.w	r3, r7, #16
 8001344:	2254      	movs	r2, #84	@ 0x54
 8001346:	2100      	movs	r1, #0
 8001348:	4618      	mov	r0, r3
 800134a:	f005 fd67 	bl	8006e1c <memset>
  if(huart->Instance==LPUART1)
 800134e:	687b      	ldr	r3, [r7, #4]
 8001350:	681b      	ldr	r3, [r3, #0]
 8001352:	4a1f      	ldr	r2, [pc, #124]	@ (80013d0 <HAL_UART_MspInit+0xa8>)
 8001354:	4293      	cmp	r3, r2
 8001356:	d136      	bne.n	80013c6 <HAL_UART_MspInit+0x9e>

    /* USER CODE END LPUART1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_LPUART1;
 8001358:	2320      	movs	r3, #32
 800135a:	613b      	str	r3, [r7, #16]
    PeriphClkInit.Lpuart1ClockSelection = RCC_LPUART1CLKSOURCE_PCLK1;
 800135c:	2300      	movs	r3, #0
 800135e:	62bb      	str	r3, [r7, #40]	@ 0x28
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001360:	f107 0310 	add.w	r3, r7, #16
 8001364:	4618      	mov	r0, r3
 8001366:	f001 fec5 	bl	80030f4 <HAL_RCCEx_PeriphCLKConfig>
 800136a:	4603      	mov	r3, r0
 800136c:	2b00      	cmp	r3, #0
 800136e:	d001      	beq.n	8001374 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8001370:	f7ff ff4f 	bl	8001212 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_LPUART1_CLK_ENABLE();
 8001374:	4b17      	ldr	r3, [pc, #92]	@ (80013d4 <HAL_UART_MspInit+0xac>)
 8001376:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001378:	4a16      	ldr	r2, [pc, #88]	@ (80013d4 <HAL_UART_MspInit+0xac>)
 800137a:	f043 0301 	orr.w	r3, r3, #1
 800137e:	65d3      	str	r3, [r2, #92]	@ 0x5c
 8001380:	4b14      	ldr	r3, [pc, #80]	@ (80013d4 <HAL_UART_MspInit+0xac>)
 8001382:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001384:	f003 0301 	and.w	r3, r3, #1
 8001388:	60fb      	str	r3, [r7, #12]
 800138a:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800138c:	4b11      	ldr	r3, [pc, #68]	@ (80013d4 <HAL_UART_MspInit+0xac>)
 800138e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001390:	4a10      	ldr	r2, [pc, #64]	@ (80013d4 <HAL_UART_MspInit+0xac>)
 8001392:	f043 0301 	orr.w	r3, r3, #1
 8001396:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001398:	4b0e      	ldr	r3, [pc, #56]	@ (80013d4 <HAL_UART_MspInit+0xac>)
 800139a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800139c:	f003 0301 	and.w	r3, r3, #1
 80013a0:	60bb      	str	r3, [r7, #8]
 80013a2:	68bb      	ldr	r3, [r7, #8]
    /**LPUART1 GPIO Configuration
    PA2     ------> LPUART1_TX
    PA3     ------> LPUART1_RX
    */
    GPIO_InitStruct.Pin = LPUART1_TX_Pin|LPUART1_RX_Pin;
 80013a4:	230c      	movs	r3, #12
 80013a6:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80013a8:	2302      	movs	r3, #2
 80013aa:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80013ac:	2300      	movs	r3, #0
 80013ae:	66fb      	str	r3, [r7, #108]	@ 0x6c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80013b0:	2300      	movs	r3, #0
 80013b2:	673b      	str	r3, [r7, #112]	@ 0x70
    GPIO_InitStruct.Alternate = GPIO_AF12_LPUART1;
 80013b4:	230c      	movs	r3, #12
 80013b6:	677b      	str	r3, [r7, #116]	@ 0x74
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80013b8:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 80013bc:	4619      	mov	r1, r3
 80013be:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80013c2:	f000 fab5 	bl	8001930 <HAL_GPIO_Init>

    /* USER CODE END LPUART1_MspInit 1 */

  }

}
 80013c6:	bf00      	nop
 80013c8:	3778      	adds	r7, #120	@ 0x78
 80013ca:	46bd      	mov	sp, r7
 80013cc:	bd80      	pop	{r7, pc}
 80013ce:	bf00      	nop
 80013d0:	40008000 	.word	0x40008000
 80013d4:	40021000 	.word	0x40021000

080013d8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80013d8:	b480      	push	{r7}
 80013da:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80013dc:	bf00      	nop
 80013de:	e7fd      	b.n	80013dc <NMI_Handler+0x4>

080013e0 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80013e0:	b480      	push	{r7}
 80013e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80013e4:	bf00      	nop
 80013e6:	e7fd      	b.n	80013e4 <HardFault_Handler+0x4>

080013e8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80013e8:	b480      	push	{r7}
 80013ea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80013ec:	bf00      	nop
 80013ee:	e7fd      	b.n	80013ec <MemManage_Handler+0x4>

080013f0 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80013f0:	b480      	push	{r7}
 80013f2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80013f4:	bf00      	nop
 80013f6:	e7fd      	b.n	80013f4 <BusFault_Handler+0x4>

080013f8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80013f8:	b480      	push	{r7}
 80013fa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80013fc:	bf00      	nop
 80013fe:	e7fd      	b.n	80013fc <UsageFault_Handler+0x4>

08001400 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001400:	b480      	push	{r7}
 8001402:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001404:	bf00      	nop
 8001406:	46bd      	mov	sp, r7
 8001408:	f85d 7b04 	ldr.w	r7, [sp], #4
 800140c:	4770      	bx	lr

0800140e <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800140e:	b580      	push	{r7, lr}
 8001410:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001412:	f000 f969 	bl	80016e8 <HAL_IncTick>
#if (INCLUDE_xTaskGetSchedulerState == 1 )
  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED)
 8001416:	f004 fc61 	bl	8005cdc <xTaskGetSchedulerState>
 800141a:	4603      	mov	r3, r0
 800141c:	2b01      	cmp	r3, #1
 800141e:	d001      	beq.n	8001424 <SysTick_Handler+0x16>
  {
#endif /* INCLUDE_xTaskGetSchedulerState */
  xPortSysTickHandler();
 8001420:	f005 fa5a 	bl	80068d8 <xPortSysTickHandler>
#if (INCLUDE_xTaskGetSchedulerState == 1 )
  }
#endif /* INCLUDE_xTaskGetSchedulerState */
  /* USER CODE BEGIN SysTick_IRQn 1 */
  TimeoutProcessor();
 8001424:	f7ff fb68 	bl	8000af8 <TimeoutProcessor>
  /* USER CODE END SysTick_IRQn 1 */
}
 8001428:	bf00      	nop
 800142a:	bd80      	pop	{r7, pc}

0800142c <GetKeyStates>:
KeyDataStruct keyUpStruct;
KeyDataStruct keyDownStruct;
KeyDataStruct keyRightStruct;
KeyDataStruct keyLeftStruct;

uint8_t GetKeyStates(void){
 800142c:	b480      	push	{r7}
 800142e:	b083      	sub	sp, #12
 8001430:	af00      	add	r7, sp, #0
  uint8_t states=(~GPIOC->IDR)&0xF;
 8001432:	4b46      	ldr	r3, [pc, #280]	@ (800154c <GetKeyStates+0x120>)
 8001434:	691b      	ldr	r3, [r3, #16]
 8001436:	b2db      	uxtb	r3, r3
 8001438:	43db      	mvns	r3, r3
 800143a:	b2db      	uxtb	r3, r3
 800143c:	f003 030f 	and.w	r3, r3, #15
 8001440:	71bb      	strb	r3, [r7, #6]
  uint8_t firstDetectedKey=0;
 8001442:	2300      	movs	r3, #0
 8001444:	71fb      	strb	r3, [r7, #7]
  if(states&KEY_UP_Pin){
 8001446:	79bb      	ldrb	r3, [r7, #6]
 8001448:	f003 0301 	and.w	r3, r3, #1
 800144c:	2b00      	cmp	r3, #0
 800144e:	d013      	beq.n	8001478 <GetKeyStates+0x4c>
    keyUpStruct.press_timer++;
 8001450:	4b3f      	ldr	r3, [pc, #252]	@ (8001550 <GetKeyStates+0x124>)
 8001452:	781b      	ldrb	r3, [r3, #0]
 8001454:	3301      	adds	r3, #1
 8001456:	b2da      	uxtb	r2, r3
 8001458:	4b3d      	ldr	r3, [pc, #244]	@ (8001550 <GetKeyStates+0x124>)
 800145a:	701a      	strb	r2, [r3, #0]
    if(keyUpStruct.press_timer>=PRESS_DETECT_TIME){
 800145c:	4b3c      	ldr	r3, [pc, #240]	@ (8001550 <GetKeyStates+0x124>)
 800145e:	781b      	ldrb	r3, [r3, #0]
 8001460:	2b13      	cmp	r3, #19
 8001462:	d90f      	bls.n	8001484 <GetKeyStates+0x58>
      if(keyUpStruct.key_state!=1){
 8001464:	4b3a      	ldr	r3, [pc, #232]	@ (8001550 <GetKeyStates+0x124>)
 8001466:	785b      	ldrb	r3, [r3, #1]
 8001468:	2b01      	cmp	r3, #1
 800146a:	d00b      	beq.n	8001484 <GetKeyStates+0x58>
        keyUpStruct.key_state=1;
 800146c:	4b38      	ldr	r3, [pc, #224]	@ (8001550 <GetKeyStates+0x124>)
 800146e:	2201      	movs	r2, #1
 8001470:	705a      	strb	r2, [r3, #1]
        firstDetectedKey=KEY_UP_Pin;
 8001472:	2301      	movs	r3, #1
 8001474:	71fb      	strb	r3, [r7, #7]
 8001476:	e005      	b.n	8001484 <GetKeyStates+0x58>
      }
    }
  }
  else{
    keyUpStruct.key_state=0;
 8001478:	4b35      	ldr	r3, [pc, #212]	@ (8001550 <GetKeyStates+0x124>)
 800147a:	2200      	movs	r2, #0
 800147c:	705a      	strb	r2, [r3, #1]
    keyUpStruct.press_timer=0;
 800147e:	4b34      	ldr	r3, [pc, #208]	@ (8001550 <GetKeyStates+0x124>)
 8001480:	2200      	movs	r2, #0
 8001482:	701a      	strb	r2, [r3, #0]
  }

  if(states&KEY_DOWN_Pin){
 8001484:	79bb      	ldrb	r3, [r7, #6]
 8001486:	f003 0308 	and.w	r3, r3, #8
 800148a:	2b00      	cmp	r3, #0
 800148c:	d013      	beq.n	80014b6 <GetKeyStates+0x8a>
    keyDownStruct.press_timer++;
 800148e:	4b31      	ldr	r3, [pc, #196]	@ (8001554 <GetKeyStates+0x128>)
 8001490:	781b      	ldrb	r3, [r3, #0]
 8001492:	3301      	adds	r3, #1
 8001494:	b2da      	uxtb	r2, r3
 8001496:	4b2f      	ldr	r3, [pc, #188]	@ (8001554 <GetKeyStates+0x128>)
 8001498:	701a      	strb	r2, [r3, #0]
    if(keyDownStruct.press_timer>=PRESS_DETECT_TIME){
 800149a:	4b2e      	ldr	r3, [pc, #184]	@ (8001554 <GetKeyStates+0x128>)
 800149c:	781b      	ldrb	r3, [r3, #0]
 800149e:	2b13      	cmp	r3, #19
 80014a0:	d90f      	bls.n	80014c2 <GetKeyStates+0x96>
      if(keyDownStruct.key_state!=1){
 80014a2:	4b2c      	ldr	r3, [pc, #176]	@ (8001554 <GetKeyStates+0x128>)
 80014a4:	785b      	ldrb	r3, [r3, #1]
 80014a6:	2b01      	cmp	r3, #1
 80014a8:	d00b      	beq.n	80014c2 <GetKeyStates+0x96>
        keyDownStruct.key_state=1;
 80014aa:	4b2a      	ldr	r3, [pc, #168]	@ (8001554 <GetKeyStates+0x128>)
 80014ac:	2201      	movs	r2, #1
 80014ae:	705a      	strb	r2, [r3, #1]
        firstDetectedKey=KEY_DOWN_Pin;
 80014b0:	2308      	movs	r3, #8
 80014b2:	71fb      	strb	r3, [r7, #7]
 80014b4:	e005      	b.n	80014c2 <GetKeyStates+0x96>
      }
    }
  }
  else{
    keyDownStruct.key_state=0;
 80014b6:	4b27      	ldr	r3, [pc, #156]	@ (8001554 <GetKeyStates+0x128>)
 80014b8:	2200      	movs	r2, #0
 80014ba:	705a      	strb	r2, [r3, #1]
    keyDownStruct.press_timer=0;
 80014bc:	4b25      	ldr	r3, [pc, #148]	@ (8001554 <GetKeyStates+0x128>)
 80014be:	2200      	movs	r2, #0
 80014c0:	701a      	strb	r2, [r3, #0]
  }

  if(states&KEY_RIGHT_Pin){
 80014c2:	79bb      	ldrb	r3, [r7, #6]
 80014c4:	f003 0302 	and.w	r3, r3, #2
 80014c8:	2b00      	cmp	r3, #0
 80014ca:	d013      	beq.n	80014f4 <GetKeyStates+0xc8>
    keyRightStruct.press_timer++;
 80014cc:	4b22      	ldr	r3, [pc, #136]	@ (8001558 <GetKeyStates+0x12c>)
 80014ce:	781b      	ldrb	r3, [r3, #0]
 80014d0:	3301      	adds	r3, #1
 80014d2:	b2da      	uxtb	r2, r3
 80014d4:	4b20      	ldr	r3, [pc, #128]	@ (8001558 <GetKeyStates+0x12c>)
 80014d6:	701a      	strb	r2, [r3, #0]
    if(keyRightStruct.press_timer>=PRESS_DETECT_TIME){
 80014d8:	4b1f      	ldr	r3, [pc, #124]	@ (8001558 <GetKeyStates+0x12c>)
 80014da:	781b      	ldrb	r3, [r3, #0]
 80014dc:	2b13      	cmp	r3, #19
 80014de:	d90f      	bls.n	8001500 <GetKeyStates+0xd4>
      if(keyRightStruct.key_state!=1){
 80014e0:	4b1d      	ldr	r3, [pc, #116]	@ (8001558 <GetKeyStates+0x12c>)
 80014e2:	785b      	ldrb	r3, [r3, #1]
 80014e4:	2b01      	cmp	r3, #1
 80014e6:	d00b      	beq.n	8001500 <GetKeyStates+0xd4>
        keyRightStruct.key_state=1;
 80014e8:	4b1b      	ldr	r3, [pc, #108]	@ (8001558 <GetKeyStates+0x12c>)
 80014ea:	2201      	movs	r2, #1
 80014ec:	705a      	strb	r2, [r3, #1]
        firstDetectedKey=KEY_RIGHT_Pin;
 80014ee:	2302      	movs	r3, #2
 80014f0:	71fb      	strb	r3, [r7, #7]
 80014f2:	e005      	b.n	8001500 <GetKeyStates+0xd4>
      }
    }
  }
  else{
    keyRightStruct.key_state=0;
 80014f4:	4b18      	ldr	r3, [pc, #96]	@ (8001558 <GetKeyStates+0x12c>)
 80014f6:	2200      	movs	r2, #0
 80014f8:	705a      	strb	r2, [r3, #1]
    keyRightStruct.press_timer=0;
 80014fa:	4b17      	ldr	r3, [pc, #92]	@ (8001558 <GetKeyStates+0x12c>)
 80014fc:	2200      	movs	r2, #0
 80014fe:	701a      	strb	r2, [r3, #0]
  }

  if(states&KEY_LEFT_Pin){
 8001500:	79bb      	ldrb	r3, [r7, #6]
 8001502:	f003 0304 	and.w	r3, r3, #4
 8001506:	2b00      	cmp	r3, #0
 8001508:	d013      	beq.n	8001532 <GetKeyStates+0x106>
    keyLeftStruct.press_timer++;
 800150a:	4b14      	ldr	r3, [pc, #80]	@ (800155c <GetKeyStates+0x130>)
 800150c:	781b      	ldrb	r3, [r3, #0]
 800150e:	3301      	adds	r3, #1
 8001510:	b2da      	uxtb	r2, r3
 8001512:	4b12      	ldr	r3, [pc, #72]	@ (800155c <GetKeyStates+0x130>)
 8001514:	701a      	strb	r2, [r3, #0]
    if(keyLeftStruct.press_timer>=PRESS_DETECT_TIME){
 8001516:	4b11      	ldr	r3, [pc, #68]	@ (800155c <GetKeyStates+0x130>)
 8001518:	781b      	ldrb	r3, [r3, #0]
 800151a:	2b13      	cmp	r3, #19
 800151c:	d90f      	bls.n	800153e <GetKeyStates+0x112>
      if(keyLeftStruct.key_state!=1){
 800151e:	4b0f      	ldr	r3, [pc, #60]	@ (800155c <GetKeyStates+0x130>)
 8001520:	785b      	ldrb	r3, [r3, #1]
 8001522:	2b01      	cmp	r3, #1
 8001524:	d00b      	beq.n	800153e <GetKeyStates+0x112>
        keyLeftStruct.key_state=1;
 8001526:	4b0d      	ldr	r3, [pc, #52]	@ (800155c <GetKeyStates+0x130>)
 8001528:	2201      	movs	r2, #1
 800152a:	705a      	strb	r2, [r3, #1]
        firstDetectedKey=KEY_LEFT_Pin;
 800152c:	2304      	movs	r3, #4
 800152e:	71fb      	strb	r3, [r7, #7]
 8001530:	e005      	b.n	800153e <GetKeyStates+0x112>
      }
    }
  }
  else{
    keyLeftStruct.key_state=0;
 8001532:	4b0a      	ldr	r3, [pc, #40]	@ (800155c <GetKeyStates+0x130>)
 8001534:	2200      	movs	r2, #0
 8001536:	705a      	strb	r2, [r3, #1]
    keyLeftStruct.press_timer=0;
 8001538:	4b08      	ldr	r3, [pc, #32]	@ (800155c <GetKeyStates+0x130>)
 800153a:	2200      	movs	r2, #0
 800153c:	701a      	strb	r2, [r3, #0]
  }
  return firstDetectedKey;
 800153e:	79fb      	ldrb	r3, [r7, #7]
}
 8001540:	4618      	mov	r0, r3
 8001542:	370c      	adds	r7, #12
 8001544:	46bd      	mov	sp, r7
 8001546:	f85d 7b04 	ldr.w	r7, [sp], #4
 800154a:	4770      	bx	lr
 800154c:	48000800 	.word	0x48000800
 8001550:	200006e8 	.word	0x200006e8
 8001554:	200006ec 	.word	0x200006ec
 8001558:	200006f0 	.word	0x200006f0
 800155c:	200006f4 	.word	0x200006f4

08001560 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001560:	b580      	push	{r7, lr}
 8001562:	b086      	sub	sp, #24
 8001564:	af00      	add	r7, sp, #0
 8001566:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001568:	4a14      	ldr	r2, [pc, #80]	@ (80015bc <_sbrk+0x5c>)
 800156a:	4b15      	ldr	r3, [pc, #84]	@ (80015c0 <_sbrk+0x60>)
 800156c:	1ad3      	subs	r3, r2, r3
 800156e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001570:	697b      	ldr	r3, [r7, #20]
 8001572:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001574:	4b13      	ldr	r3, [pc, #76]	@ (80015c4 <_sbrk+0x64>)
 8001576:	681b      	ldr	r3, [r3, #0]
 8001578:	2b00      	cmp	r3, #0
 800157a:	d102      	bne.n	8001582 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 800157c:	4b11      	ldr	r3, [pc, #68]	@ (80015c4 <_sbrk+0x64>)
 800157e:	4a12      	ldr	r2, [pc, #72]	@ (80015c8 <_sbrk+0x68>)
 8001580:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001582:	4b10      	ldr	r3, [pc, #64]	@ (80015c4 <_sbrk+0x64>)
 8001584:	681a      	ldr	r2, [r3, #0]
 8001586:	687b      	ldr	r3, [r7, #4]
 8001588:	4413      	add	r3, r2
 800158a:	693a      	ldr	r2, [r7, #16]
 800158c:	429a      	cmp	r2, r3
 800158e:	d207      	bcs.n	80015a0 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001590:	f005 fc4c 	bl	8006e2c <__errno>
 8001594:	4603      	mov	r3, r0
 8001596:	220c      	movs	r2, #12
 8001598:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800159a:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800159e:	e009      	b.n	80015b4 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80015a0:	4b08      	ldr	r3, [pc, #32]	@ (80015c4 <_sbrk+0x64>)
 80015a2:	681b      	ldr	r3, [r3, #0]
 80015a4:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80015a6:	4b07      	ldr	r3, [pc, #28]	@ (80015c4 <_sbrk+0x64>)
 80015a8:	681a      	ldr	r2, [r3, #0]
 80015aa:	687b      	ldr	r3, [r7, #4]
 80015ac:	4413      	add	r3, r2
 80015ae:	4a05      	ldr	r2, [pc, #20]	@ (80015c4 <_sbrk+0x64>)
 80015b0:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80015b2:	68fb      	ldr	r3, [r7, #12]
}
 80015b4:	4618      	mov	r0, r3
 80015b6:	3718      	adds	r7, #24
 80015b8:	46bd      	mov	sp, r7
 80015ba:	bd80      	pop	{r7, pc}
 80015bc:	20020000 	.word	0x20020000
 80015c0:	00000400 	.word	0x00000400
 80015c4:	200006f8 	.word	0x200006f8
 80015c8:	20002198 	.word	0x20002198

080015cc <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 80015cc:	b480      	push	{r7}
 80015ce:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 80015d0:	4b06      	ldr	r3, [pc, #24]	@ (80015ec <SystemInit+0x20>)
 80015d2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80015d6:	4a05      	ldr	r2, [pc, #20]	@ (80015ec <SystemInit+0x20>)
 80015d8:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80015dc:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80015e0:	bf00      	nop
 80015e2:	46bd      	mov	sp, r7
 80015e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015e8:	4770      	bx	lr
 80015ea:	bf00      	nop
 80015ec:	e000ed00 	.word	0xe000ed00

080015f0 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 80015f0:	480d      	ldr	r0, [pc, #52]	@ (8001628 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 80015f2:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
    bl  SystemInit
 80015f4:	f7ff ffea 	bl	80015cc <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80015f8:	480c      	ldr	r0, [pc, #48]	@ (800162c <LoopForever+0x6>)
  ldr r1, =_edata
 80015fa:	490d      	ldr	r1, [pc, #52]	@ (8001630 <LoopForever+0xa>)
  ldr r2, =_sidata
 80015fc:	4a0d      	ldr	r2, [pc, #52]	@ (8001634 <LoopForever+0xe>)
  movs r3, #0
 80015fe:	2300      	movs	r3, #0
  b	LoopCopyDataInit
 8001600:	e002      	b.n	8001608 <LoopCopyDataInit>

08001602 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001602:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001604:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001606:	3304      	adds	r3, #4

08001608 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001608:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800160a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800160c:	d3f9      	bcc.n	8001602 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800160e:	4a0a      	ldr	r2, [pc, #40]	@ (8001638 <LoopForever+0x12>)
  ldr r4, =_ebss
 8001610:	4c0a      	ldr	r4, [pc, #40]	@ (800163c <LoopForever+0x16>)
  movs r3, #0
 8001612:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001614:	e001      	b.n	800161a <LoopFillZerobss>

08001616 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001616:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001618:	3204      	adds	r2, #4

0800161a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800161a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800161c:	d3fb      	bcc.n	8001616 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800161e:	f005 fc0b 	bl	8006e38 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8001622:	f7ff fc31 	bl	8000e88 <main>

08001626 <LoopForever>:

LoopForever:
    b LoopForever
 8001626:	e7fe      	b.n	8001626 <LoopForever>
  ldr   r0, =_estack
 8001628:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 800162c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001630:	200000a4 	.word	0x200000a4
  ldr r2, =_sidata
 8001634:	0800790c 	.word	0x0800790c
  ldr r2, =_sbss
 8001638:	200000a4 	.word	0x200000a4
  ldr r4, =_ebss
 800163c:	20002198 	.word	0x20002198

08001640 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8001640:	e7fe      	b.n	8001640 <ADC1_2_IRQHandler>

08001642 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001642:	b580      	push	{r7, lr}
 8001644:	b082      	sub	sp, #8
 8001646:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8001648:	2300      	movs	r3, #0
 800164a:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800164c:	2003      	movs	r0, #3
 800164e:	f000 f93d 	bl	80018cc <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8001652:	200f      	movs	r0, #15
 8001654:	f000 f80e 	bl	8001674 <HAL_InitTick>
 8001658:	4603      	mov	r3, r0
 800165a:	2b00      	cmp	r3, #0
 800165c:	d002      	beq.n	8001664 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 800165e:	2301      	movs	r3, #1
 8001660:	71fb      	strb	r3, [r7, #7]
 8001662:	e001      	b.n	8001668 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8001664:	f7ff fddc 	bl	8001220 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8001668:	79fb      	ldrb	r3, [r7, #7]

}
 800166a:	4618      	mov	r0, r3
 800166c:	3708      	adds	r7, #8
 800166e:	46bd      	mov	sp, r7
 8001670:	bd80      	pop	{r7, pc}
	...

08001674 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001674:	b580      	push	{r7, lr}
 8001676:	b084      	sub	sp, #16
 8001678:	af00      	add	r7, sp, #0
 800167a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 800167c:	2300      	movs	r3, #0
 800167e:	73fb      	strb	r3, [r7, #15]

  if (uwTickFreq != 0U)
 8001680:	4b16      	ldr	r3, [pc, #88]	@ (80016dc <HAL_InitTick+0x68>)
 8001682:	681b      	ldr	r3, [r3, #0]
 8001684:	2b00      	cmp	r3, #0
 8001686:	d022      	beq.n	80016ce <HAL_InitTick+0x5a>
  {
    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) == 0U)
 8001688:	4b15      	ldr	r3, [pc, #84]	@ (80016e0 <HAL_InitTick+0x6c>)
 800168a:	681a      	ldr	r2, [r3, #0]
 800168c:	4b13      	ldr	r3, [pc, #76]	@ (80016dc <HAL_InitTick+0x68>)
 800168e:	681b      	ldr	r3, [r3, #0]
 8001690:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 8001694:	fbb1 f3f3 	udiv	r3, r1, r3
 8001698:	fbb2 f3f3 	udiv	r3, r2, r3
 800169c:	4618      	mov	r0, r3
 800169e:	f000 f93a 	bl	8001916 <HAL_SYSTICK_Config>
 80016a2:	4603      	mov	r3, r0
 80016a4:	2b00      	cmp	r3, #0
 80016a6:	d10f      	bne.n	80016c8 <HAL_InitTick+0x54>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80016a8:	687b      	ldr	r3, [r7, #4]
 80016aa:	2b0f      	cmp	r3, #15
 80016ac:	d809      	bhi.n	80016c2 <HAL_InitTick+0x4e>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80016ae:	2200      	movs	r2, #0
 80016b0:	6879      	ldr	r1, [r7, #4]
 80016b2:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80016b6:	f000 f914 	bl	80018e2 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 80016ba:	4a0a      	ldr	r2, [pc, #40]	@ (80016e4 <HAL_InitTick+0x70>)
 80016bc:	687b      	ldr	r3, [r7, #4]
 80016be:	6013      	str	r3, [r2, #0]
 80016c0:	e007      	b.n	80016d2 <HAL_InitTick+0x5e>
      }
      else
      {
        status = HAL_ERROR;
 80016c2:	2301      	movs	r3, #1
 80016c4:	73fb      	strb	r3, [r7, #15]
 80016c6:	e004      	b.n	80016d2 <HAL_InitTick+0x5e>
      }
    }
    else
    {
      status = HAL_ERROR;
 80016c8:	2301      	movs	r3, #1
 80016ca:	73fb      	strb	r3, [r7, #15]
 80016cc:	e001      	b.n	80016d2 <HAL_InitTick+0x5e>
    }
  }
  else
  {
    status = HAL_ERROR;
 80016ce:	2301      	movs	r3, #1
 80016d0:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 80016d2:	7bfb      	ldrb	r3, [r7, #15]
}
 80016d4:	4618      	mov	r0, r3
 80016d6:	3710      	adds	r7, #16
 80016d8:	46bd      	mov	sp, r7
 80016da:	bd80      	pop	{r7, pc}
 80016dc:	2000004c 	.word	0x2000004c
 80016e0:	20000044 	.word	0x20000044
 80016e4:	20000048 	.word	0x20000048

080016e8 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80016e8:	b480      	push	{r7}
 80016ea:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80016ec:	4b05      	ldr	r3, [pc, #20]	@ (8001704 <HAL_IncTick+0x1c>)
 80016ee:	681a      	ldr	r2, [r3, #0]
 80016f0:	4b05      	ldr	r3, [pc, #20]	@ (8001708 <HAL_IncTick+0x20>)
 80016f2:	681b      	ldr	r3, [r3, #0]
 80016f4:	4413      	add	r3, r2
 80016f6:	4a03      	ldr	r2, [pc, #12]	@ (8001704 <HAL_IncTick+0x1c>)
 80016f8:	6013      	str	r3, [r2, #0]
}
 80016fa:	bf00      	nop
 80016fc:	46bd      	mov	sp, r7
 80016fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001702:	4770      	bx	lr
 8001704:	200006fc 	.word	0x200006fc
 8001708:	2000004c 	.word	0x2000004c

0800170c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800170c:	b480      	push	{r7}
 800170e:	af00      	add	r7, sp, #0
  return uwTick;
 8001710:	4b03      	ldr	r3, [pc, #12]	@ (8001720 <HAL_GetTick+0x14>)
 8001712:	681b      	ldr	r3, [r3, #0]
}
 8001714:	4618      	mov	r0, r3
 8001716:	46bd      	mov	sp, r7
 8001718:	f85d 7b04 	ldr.w	r7, [sp], #4
 800171c:	4770      	bx	lr
 800171e:	bf00      	nop
 8001720:	200006fc 	.word	0x200006fc

08001724 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001724:	b580      	push	{r7, lr}
 8001726:	b084      	sub	sp, #16
 8001728:	af00      	add	r7, sp, #0
 800172a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800172c:	f7ff ffee 	bl	800170c <HAL_GetTick>
 8001730:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001732:	687b      	ldr	r3, [r7, #4]
 8001734:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001736:	68fb      	ldr	r3, [r7, #12]
 8001738:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800173c:	d004      	beq.n	8001748 <HAL_Delay+0x24>
  {
    wait += (uint32_t)(uwTickFreq);
 800173e:	4b09      	ldr	r3, [pc, #36]	@ (8001764 <HAL_Delay+0x40>)
 8001740:	681b      	ldr	r3, [r3, #0]
 8001742:	68fa      	ldr	r2, [r7, #12]
 8001744:	4413      	add	r3, r2
 8001746:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8001748:	bf00      	nop
 800174a:	f7ff ffdf 	bl	800170c <HAL_GetTick>
 800174e:	4602      	mov	r2, r0
 8001750:	68bb      	ldr	r3, [r7, #8]
 8001752:	1ad3      	subs	r3, r2, r3
 8001754:	68fa      	ldr	r2, [r7, #12]
 8001756:	429a      	cmp	r2, r3
 8001758:	d8f7      	bhi.n	800174a <HAL_Delay+0x26>
  {
  }
}
 800175a:	bf00      	nop
 800175c:	bf00      	nop
 800175e:	3710      	adds	r7, #16
 8001760:	46bd      	mov	sp, r7
 8001762:	bd80      	pop	{r7, pc}
 8001764:	2000004c 	.word	0x2000004c

08001768 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001768:	b480      	push	{r7}
 800176a:	b085      	sub	sp, #20
 800176c:	af00      	add	r7, sp, #0
 800176e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001770:	687b      	ldr	r3, [r7, #4]
 8001772:	f003 0307 	and.w	r3, r3, #7
 8001776:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001778:	4b0c      	ldr	r3, [pc, #48]	@ (80017ac <__NVIC_SetPriorityGrouping+0x44>)
 800177a:	68db      	ldr	r3, [r3, #12]
 800177c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800177e:	68ba      	ldr	r2, [r7, #8]
 8001780:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001784:	4013      	ands	r3, r2
 8001786:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001788:	68fb      	ldr	r3, [r7, #12]
 800178a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800178c:	68bb      	ldr	r3, [r7, #8]
 800178e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001790:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8001794:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001798:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800179a:	4a04      	ldr	r2, [pc, #16]	@ (80017ac <__NVIC_SetPriorityGrouping+0x44>)
 800179c:	68bb      	ldr	r3, [r7, #8]
 800179e:	60d3      	str	r3, [r2, #12]
}
 80017a0:	bf00      	nop
 80017a2:	3714      	adds	r7, #20
 80017a4:	46bd      	mov	sp, r7
 80017a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017aa:	4770      	bx	lr
 80017ac:	e000ed00 	.word	0xe000ed00

080017b0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80017b0:	b480      	push	{r7}
 80017b2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80017b4:	4b04      	ldr	r3, [pc, #16]	@ (80017c8 <__NVIC_GetPriorityGrouping+0x18>)
 80017b6:	68db      	ldr	r3, [r3, #12]
 80017b8:	0a1b      	lsrs	r3, r3, #8
 80017ba:	f003 0307 	and.w	r3, r3, #7
}
 80017be:	4618      	mov	r0, r3
 80017c0:	46bd      	mov	sp, r7
 80017c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017c6:	4770      	bx	lr
 80017c8:	e000ed00 	.word	0xe000ed00

080017cc <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80017cc:	b480      	push	{r7}
 80017ce:	b083      	sub	sp, #12
 80017d0:	af00      	add	r7, sp, #0
 80017d2:	4603      	mov	r3, r0
 80017d4:	6039      	str	r1, [r7, #0]
 80017d6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80017d8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80017dc:	2b00      	cmp	r3, #0
 80017de:	db0a      	blt.n	80017f6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80017e0:	683b      	ldr	r3, [r7, #0]
 80017e2:	b2da      	uxtb	r2, r3
 80017e4:	490c      	ldr	r1, [pc, #48]	@ (8001818 <__NVIC_SetPriority+0x4c>)
 80017e6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80017ea:	0112      	lsls	r2, r2, #4
 80017ec:	b2d2      	uxtb	r2, r2
 80017ee:	440b      	add	r3, r1
 80017f0:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80017f4:	e00a      	b.n	800180c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80017f6:	683b      	ldr	r3, [r7, #0]
 80017f8:	b2da      	uxtb	r2, r3
 80017fa:	4908      	ldr	r1, [pc, #32]	@ (800181c <__NVIC_SetPriority+0x50>)
 80017fc:	79fb      	ldrb	r3, [r7, #7]
 80017fe:	f003 030f 	and.w	r3, r3, #15
 8001802:	3b04      	subs	r3, #4
 8001804:	0112      	lsls	r2, r2, #4
 8001806:	b2d2      	uxtb	r2, r2
 8001808:	440b      	add	r3, r1
 800180a:	761a      	strb	r2, [r3, #24]
}
 800180c:	bf00      	nop
 800180e:	370c      	adds	r7, #12
 8001810:	46bd      	mov	sp, r7
 8001812:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001816:	4770      	bx	lr
 8001818:	e000e100 	.word	0xe000e100
 800181c:	e000ed00 	.word	0xe000ed00

08001820 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001820:	b480      	push	{r7}
 8001822:	b089      	sub	sp, #36	@ 0x24
 8001824:	af00      	add	r7, sp, #0
 8001826:	60f8      	str	r0, [r7, #12]
 8001828:	60b9      	str	r1, [r7, #8]
 800182a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800182c:	68fb      	ldr	r3, [r7, #12]
 800182e:	f003 0307 	and.w	r3, r3, #7
 8001832:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001834:	69fb      	ldr	r3, [r7, #28]
 8001836:	f1c3 0307 	rsb	r3, r3, #7
 800183a:	2b04      	cmp	r3, #4
 800183c:	bf28      	it	cs
 800183e:	2304      	movcs	r3, #4
 8001840:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001842:	69fb      	ldr	r3, [r7, #28]
 8001844:	3304      	adds	r3, #4
 8001846:	2b06      	cmp	r3, #6
 8001848:	d902      	bls.n	8001850 <NVIC_EncodePriority+0x30>
 800184a:	69fb      	ldr	r3, [r7, #28]
 800184c:	3b03      	subs	r3, #3
 800184e:	e000      	b.n	8001852 <NVIC_EncodePriority+0x32>
 8001850:	2300      	movs	r3, #0
 8001852:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001854:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8001858:	69bb      	ldr	r3, [r7, #24]
 800185a:	fa02 f303 	lsl.w	r3, r2, r3
 800185e:	43da      	mvns	r2, r3
 8001860:	68bb      	ldr	r3, [r7, #8]
 8001862:	401a      	ands	r2, r3
 8001864:	697b      	ldr	r3, [r7, #20]
 8001866:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001868:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 800186c:	697b      	ldr	r3, [r7, #20]
 800186e:	fa01 f303 	lsl.w	r3, r1, r3
 8001872:	43d9      	mvns	r1, r3
 8001874:	687b      	ldr	r3, [r7, #4]
 8001876:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001878:	4313      	orrs	r3, r2
         );
}
 800187a:	4618      	mov	r0, r3
 800187c:	3724      	adds	r7, #36	@ 0x24
 800187e:	46bd      	mov	sp, r7
 8001880:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001884:	4770      	bx	lr
	...

08001888 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001888:	b580      	push	{r7, lr}
 800188a:	b082      	sub	sp, #8
 800188c:	af00      	add	r7, sp, #0
 800188e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001890:	687b      	ldr	r3, [r7, #4]
 8001892:	3b01      	subs	r3, #1
 8001894:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8001898:	d301      	bcc.n	800189e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800189a:	2301      	movs	r3, #1
 800189c:	e00f      	b.n	80018be <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800189e:	4a0a      	ldr	r2, [pc, #40]	@ (80018c8 <SysTick_Config+0x40>)
 80018a0:	687b      	ldr	r3, [r7, #4]
 80018a2:	3b01      	subs	r3, #1
 80018a4:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80018a6:	210f      	movs	r1, #15
 80018a8:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80018ac:	f7ff ff8e 	bl	80017cc <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80018b0:	4b05      	ldr	r3, [pc, #20]	@ (80018c8 <SysTick_Config+0x40>)
 80018b2:	2200      	movs	r2, #0
 80018b4:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80018b6:	4b04      	ldr	r3, [pc, #16]	@ (80018c8 <SysTick_Config+0x40>)
 80018b8:	2207      	movs	r2, #7
 80018ba:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80018bc:	2300      	movs	r3, #0
}
 80018be:	4618      	mov	r0, r3
 80018c0:	3708      	adds	r7, #8
 80018c2:	46bd      	mov	sp, r7
 80018c4:	bd80      	pop	{r7, pc}
 80018c6:	bf00      	nop
 80018c8:	e000e010 	.word	0xe000e010

080018cc <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80018cc:	b580      	push	{r7, lr}
 80018ce:	b082      	sub	sp, #8
 80018d0:	af00      	add	r7, sp, #0
 80018d2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80018d4:	6878      	ldr	r0, [r7, #4]
 80018d6:	f7ff ff47 	bl	8001768 <__NVIC_SetPriorityGrouping>
}
 80018da:	bf00      	nop
 80018dc:	3708      	adds	r7, #8
 80018de:	46bd      	mov	sp, r7
 80018e0:	bd80      	pop	{r7, pc}

080018e2 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80018e2:	b580      	push	{r7, lr}
 80018e4:	b086      	sub	sp, #24
 80018e6:	af00      	add	r7, sp, #0
 80018e8:	4603      	mov	r3, r0
 80018ea:	60b9      	str	r1, [r7, #8]
 80018ec:	607a      	str	r2, [r7, #4]
 80018ee:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 80018f0:	f7ff ff5e 	bl	80017b0 <__NVIC_GetPriorityGrouping>
 80018f4:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80018f6:	687a      	ldr	r2, [r7, #4]
 80018f8:	68b9      	ldr	r1, [r7, #8]
 80018fa:	6978      	ldr	r0, [r7, #20]
 80018fc:	f7ff ff90 	bl	8001820 <NVIC_EncodePriority>
 8001900:	4602      	mov	r2, r0
 8001902:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001906:	4611      	mov	r1, r2
 8001908:	4618      	mov	r0, r3
 800190a:	f7ff ff5f 	bl	80017cc <__NVIC_SetPriority>
}
 800190e:	bf00      	nop
 8001910:	3718      	adds	r7, #24
 8001912:	46bd      	mov	sp, r7
 8001914:	bd80      	pop	{r7, pc}

08001916 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001916:	b580      	push	{r7, lr}
 8001918:	b082      	sub	sp, #8
 800191a:	af00      	add	r7, sp, #0
 800191c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800191e:	6878      	ldr	r0, [r7, #4]
 8001920:	f7ff ffb2 	bl	8001888 <SysTick_Config>
 8001924:	4603      	mov	r3, r0
}
 8001926:	4618      	mov	r0, r3
 8001928:	3708      	adds	r7, #8
 800192a:	46bd      	mov	sp, r7
 800192c:	bd80      	pop	{r7, pc}
	...

08001930 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001930:	b480      	push	{r7}
 8001932:	b087      	sub	sp, #28
 8001934:	af00      	add	r7, sp, #0
 8001936:	6078      	str	r0, [r7, #4]
 8001938:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 800193a:	2300      	movs	r3, #0
 800193c:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0U)
 800193e:	e15a      	b.n	8001bf6 <HAL_GPIO_Init+0x2c6>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8001940:	683b      	ldr	r3, [r7, #0]
 8001942:	681a      	ldr	r2, [r3, #0]
 8001944:	2101      	movs	r1, #1
 8001946:	697b      	ldr	r3, [r7, #20]
 8001948:	fa01 f303 	lsl.w	r3, r1, r3
 800194c:	4013      	ands	r3, r2
 800194e:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8001950:	68fb      	ldr	r3, [r7, #12]
 8001952:	2b00      	cmp	r3, #0
 8001954:	f000 814c 	beq.w	8001bf0 <HAL_GPIO_Init+0x2c0>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8001958:	683b      	ldr	r3, [r7, #0]
 800195a:	685b      	ldr	r3, [r3, #4]
 800195c:	f003 0303 	and.w	r3, r3, #3
 8001960:	2b01      	cmp	r3, #1
 8001962:	d005      	beq.n	8001970 <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8001964:	683b      	ldr	r3, [r7, #0]
 8001966:	685b      	ldr	r3, [r3, #4]
 8001968:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 800196c:	2b02      	cmp	r3, #2
 800196e:	d130      	bne.n	80019d2 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8001970:	687b      	ldr	r3, [r7, #4]
 8001972:	689b      	ldr	r3, [r3, #8]
 8001974:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8001976:	697b      	ldr	r3, [r7, #20]
 8001978:	005b      	lsls	r3, r3, #1
 800197a:	2203      	movs	r2, #3
 800197c:	fa02 f303 	lsl.w	r3, r2, r3
 8001980:	43db      	mvns	r3, r3
 8001982:	693a      	ldr	r2, [r7, #16]
 8001984:	4013      	ands	r3, r2
 8001986:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8001988:	683b      	ldr	r3, [r7, #0]
 800198a:	68da      	ldr	r2, [r3, #12]
 800198c:	697b      	ldr	r3, [r7, #20]
 800198e:	005b      	lsls	r3, r3, #1
 8001990:	fa02 f303 	lsl.w	r3, r2, r3
 8001994:	693a      	ldr	r2, [r7, #16]
 8001996:	4313      	orrs	r3, r2
 8001998:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800199a:	687b      	ldr	r3, [r7, #4]
 800199c:	693a      	ldr	r2, [r7, #16]
 800199e:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80019a0:	687b      	ldr	r3, [r7, #4]
 80019a2:	685b      	ldr	r3, [r3, #4]
 80019a4:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 80019a6:	2201      	movs	r2, #1
 80019a8:	697b      	ldr	r3, [r7, #20]
 80019aa:	fa02 f303 	lsl.w	r3, r2, r3
 80019ae:	43db      	mvns	r3, r3
 80019b0:	693a      	ldr	r2, [r7, #16]
 80019b2:	4013      	ands	r3, r2
 80019b4:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80019b6:	683b      	ldr	r3, [r7, #0]
 80019b8:	685b      	ldr	r3, [r3, #4]
 80019ba:	091b      	lsrs	r3, r3, #4
 80019bc:	f003 0201 	and.w	r2, r3, #1
 80019c0:	697b      	ldr	r3, [r7, #20]
 80019c2:	fa02 f303 	lsl.w	r3, r2, r3
 80019c6:	693a      	ldr	r2, [r7, #16]
 80019c8:	4313      	orrs	r3, r2
 80019ca:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80019cc:	687b      	ldr	r3, [r7, #4]
 80019ce:	693a      	ldr	r2, [r7, #16]
 80019d0:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80019d2:	683b      	ldr	r3, [r7, #0]
 80019d4:	685b      	ldr	r3, [r3, #4]
 80019d6:	f003 0303 	and.w	r3, r3, #3
 80019da:	2b03      	cmp	r3, #3
 80019dc:	d017      	beq.n	8001a0e <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80019de:	687b      	ldr	r3, [r7, #4]
 80019e0:	68db      	ldr	r3, [r3, #12]
 80019e2:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 80019e4:	697b      	ldr	r3, [r7, #20]
 80019e6:	005b      	lsls	r3, r3, #1
 80019e8:	2203      	movs	r2, #3
 80019ea:	fa02 f303 	lsl.w	r3, r2, r3
 80019ee:	43db      	mvns	r3, r3
 80019f0:	693a      	ldr	r2, [r7, #16]
 80019f2:	4013      	ands	r3, r2
 80019f4:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80019f6:	683b      	ldr	r3, [r7, #0]
 80019f8:	689a      	ldr	r2, [r3, #8]
 80019fa:	697b      	ldr	r3, [r7, #20]
 80019fc:	005b      	lsls	r3, r3, #1
 80019fe:	fa02 f303 	lsl.w	r3, r2, r3
 8001a02:	693a      	ldr	r2, [r7, #16]
 8001a04:	4313      	orrs	r3, r2
 8001a06:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8001a08:	687b      	ldr	r3, [r7, #4]
 8001a0a:	693a      	ldr	r2, [r7, #16]
 8001a0c:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001a0e:	683b      	ldr	r3, [r7, #0]
 8001a10:	685b      	ldr	r3, [r3, #4]
 8001a12:	f003 0303 	and.w	r3, r3, #3
 8001a16:	2b02      	cmp	r3, #2
 8001a18:	d123      	bne.n	8001a62 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8001a1a:	697b      	ldr	r3, [r7, #20]
 8001a1c:	08da      	lsrs	r2, r3, #3
 8001a1e:	687b      	ldr	r3, [r7, #4]
 8001a20:	3208      	adds	r2, #8
 8001a22:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001a26:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8001a28:	697b      	ldr	r3, [r7, #20]
 8001a2a:	f003 0307 	and.w	r3, r3, #7
 8001a2e:	009b      	lsls	r3, r3, #2
 8001a30:	220f      	movs	r2, #15
 8001a32:	fa02 f303 	lsl.w	r3, r2, r3
 8001a36:	43db      	mvns	r3, r3
 8001a38:	693a      	ldr	r2, [r7, #16]
 8001a3a:	4013      	ands	r3, r2
 8001a3c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8001a3e:	683b      	ldr	r3, [r7, #0]
 8001a40:	691a      	ldr	r2, [r3, #16]
 8001a42:	697b      	ldr	r3, [r7, #20]
 8001a44:	f003 0307 	and.w	r3, r3, #7
 8001a48:	009b      	lsls	r3, r3, #2
 8001a4a:	fa02 f303 	lsl.w	r3, r2, r3
 8001a4e:	693a      	ldr	r2, [r7, #16]
 8001a50:	4313      	orrs	r3, r2
 8001a52:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 8001a54:	697b      	ldr	r3, [r7, #20]
 8001a56:	08da      	lsrs	r2, r3, #3
 8001a58:	687b      	ldr	r3, [r7, #4]
 8001a5a:	3208      	adds	r2, #8
 8001a5c:	6939      	ldr	r1, [r7, #16]
 8001a5e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001a62:	687b      	ldr	r3, [r7, #4]
 8001a64:	681b      	ldr	r3, [r3, #0]
 8001a66:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8001a68:	697b      	ldr	r3, [r7, #20]
 8001a6a:	005b      	lsls	r3, r3, #1
 8001a6c:	2203      	movs	r2, #3
 8001a6e:	fa02 f303 	lsl.w	r3, r2, r3
 8001a72:	43db      	mvns	r3, r3
 8001a74:	693a      	ldr	r2, [r7, #16]
 8001a76:	4013      	ands	r3, r2
 8001a78:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001a7a:	683b      	ldr	r3, [r7, #0]
 8001a7c:	685b      	ldr	r3, [r3, #4]
 8001a7e:	f003 0203 	and.w	r2, r3, #3
 8001a82:	697b      	ldr	r3, [r7, #20]
 8001a84:	005b      	lsls	r3, r3, #1
 8001a86:	fa02 f303 	lsl.w	r3, r2, r3
 8001a8a:	693a      	ldr	r2, [r7, #16]
 8001a8c:	4313      	orrs	r3, r2
 8001a8e:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8001a90:	687b      	ldr	r3, [r7, #4]
 8001a92:	693a      	ldr	r2, [r7, #16]
 8001a94:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8001a96:	683b      	ldr	r3, [r7, #0]
 8001a98:	685b      	ldr	r3, [r3, #4]
 8001a9a:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8001a9e:	2b00      	cmp	r3, #0
 8001aa0:	f000 80a6 	beq.w	8001bf0 <HAL_GPIO_Init+0x2c0>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001aa4:	4b5b      	ldr	r3, [pc, #364]	@ (8001c14 <HAL_GPIO_Init+0x2e4>)
 8001aa6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001aa8:	4a5a      	ldr	r2, [pc, #360]	@ (8001c14 <HAL_GPIO_Init+0x2e4>)
 8001aaa:	f043 0301 	orr.w	r3, r3, #1
 8001aae:	6613      	str	r3, [r2, #96]	@ 0x60
 8001ab0:	4b58      	ldr	r3, [pc, #352]	@ (8001c14 <HAL_GPIO_Init+0x2e4>)
 8001ab2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001ab4:	f003 0301 	and.w	r3, r3, #1
 8001ab8:	60bb      	str	r3, [r7, #8]
 8001aba:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2U];
 8001abc:	4a56      	ldr	r2, [pc, #344]	@ (8001c18 <HAL_GPIO_Init+0x2e8>)
 8001abe:	697b      	ldr	r3, [r7, #20]
 8001ac0:	089b      	lsrs	r3, r3, #2
 8001ac2:	3302      	adds	r3, #2
 8001ac4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001ac8:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8001aca:	697b      	ldr	r3, [r7, #20]
 8001acc:	f003 0303 	and.w	r3, r3, #3
 8001ad0:	009b      	lsls	r3, r3, #2
 8001ad2:	220f      	movs	r2, #15
 8001ad4:	fa02 f303 	lsl.w	r3, r2, r3
 8001ad8:	43db      	mvns	r3, r3
 8001ada:	693a      	ldr	r2, [r7, #16]
 8001adc:	4013      	ands	r3, r2
 8001ade:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8001ae0:	687b      	ldr	r3, [r7, #4]
 8001ae2:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8001ae6:	d01f      	beq.n	8001b28 <HAL_GPIO_Init+0x1f8>
 8001ae8:	687b      	ldr	r3, [r7, #4]
 8001aea:	4a4c      	ldr	r2, [pc, #304]	@ (8001c1c <HAL_GPIO_Init+0x2ec>)
 8001aec:	4293      	cmp	r3, r2
 8001aee:	d019      	beq.n	8001b24 <HAL_GPIO_Init+0x1f4>
 8001af0:	687b      	ldr	r3, [r7, #4]
 8001af2:	4a4b      	ldr	r2, [pc, #300]	@ (8001c20 <HAL_GPIO_Init+0x2f0>)
 8001af4:	4293      	cmp	r3, r2
 8001af6:	d013      	beq.n	8001b20 <HAL_GPIO_Init+0x1f0>
 8001af8:	687b      	ldr	r3, [r7, #4]
 8001afa:	4a4a      	ldr	r2, [pc, #296]	@ (8001c24 <HAL_GPIO_Init+0x2f4>)
 8001afc:	4293      	cmp	r3, r2
 8001afe:	d00d      	beq.n	8001b1c <HAL_GPIO_Init+0x1ec>
 8001b00:	687b      	ldr	r3, [r7, #4]
 8001b02:	4a49      	ldr	r2, [pc, #292]	@ (8001c28 <HAL_GPIO_Init+0x2f8>)
 8001b04:	4293      	cmp	r3, r2
 8001b06:	d007      	beq.n	8001b18 <HAL_GPIO_Init+0x1e8>
 8001b08:	687b      	ldr	r3, [r7, #4]
 8001b0a:	4a48      	ldr	r2, [pc, #288]	@ (8001c2c <HAL_GPIO_Init+0x2fc>)
 8001b0c:	4293      	cmp	r3, r2
 8001b0e:	d101      	bne.n	8001b14 <HAL_GPIO_Init+0x1e4>
 8001b10:	2305      	movs	r3, #5
 8001b12:	e00a      	b.n	8001b2a <HAL_GPIO_Init+0x1fa>
 8001b14:	2306      	movs	r3, #6
 8001b16:	e008      	b.n	8001b2a <HAL_GPIO_Init+0x1fa>
 8001b18:	2304      	movs	r3, #4
 8001b1a:	e006      	b.n	8001b2a <HAL_GPIO_Init+0x1fa>
 8001b1c:	2303      	movs	r3, #3
 8001b1e:	e004      	b.n	8001b2a <HAL_GPIO_Init+0x1fa>
 8001b20:	2302      	movs	r3, #2
 8001b22:	e002      	b.n	8001b2a <HAL_GPIO_Init+0x1fa>
 8001b24:	2301      	movs	r3, #1
 8001b26:	e000      	b.n	8001b2a <HAL_GPIO_Init+0x1fa>
 8001b28:	2300      	movs	r3, #0
 8001b2a:	697a      	ldr	r2, [r7, #20]
 8001b2c:	f002 0203 	and.w	r2, r2, #3
 8001b30:	0092      	lsls	r2, r2, #2
 8001b32:	4093      	lsls	r3, r2
 8001b34:	693a      	ldr	r2, [r7, #16]
 8001b36:	4313      	orrs	r3, r2
 8001b38:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001b3a:	4937      	ldr	r1, [pc, #220]	@ (8001c18 <HAL_GPIO_Init+0x2e8>)
 8001b3c:	697b      	ldr	r3, [r7, #20]
 8001b3e:	089b      	lsrs	r3, r3, #2
 8001b40:	3302      	adds	r3, #2
 8001b42:	693a      	ldr	r2, [r7, #16]
 8001b44:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8001b48:	4b39      	ldr	r3, [pc, #228]	@ (8001c30 <HAL_GPIO_Init+0x300>)
 8001b4a:	689b      	ldr	r3, [r3, #8]
 8001b4c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001b4e:	68fb      	ldr	r3, [r7, #12]
 8001b50:	43db      	mvns	r3, r3
 8001b52:	693a      	ldr	r2, [r7, #16]
 8001b54:	4013      	ands	r3, r2
 8001b56:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8001b58:	683b      	ldr	r3, [r7, #0]
 8001b5a:	685b      	ldr	r3, [r3, #4]
 8001b5c:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001b60:	2b00      	cmp	r3, #0
 8001b62:	d003      	beq.n	8001b6c <HAL_GPIO_Init+0x23c>
        {
          temp |= iocurrent;
 8001b64:	693a      	ldr	r2, [r7, #16]
 8001b66:	68fb      	ldr	r3, [r7, #12]
 8001b68:	4313      	orrs	r3, r2
 8001b6a:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8001b6c:	4a30      	ldr	r2, [pc, #192]	@ (8001c30 <HAL_GPIO_Init+0x300>)
 8001b6e:	693b      	ldr	r3, [r7, #16]
 8001b70:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8001b72:	4b2f      	ldr	r3, [pc, #188]	@ (8001c30 <HAL_GPIO_Init+0x300>)
 8001b74:	68db      	ldr	r3, [r3, #12]
 8001b76:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001b78:	68fb      	ldr	r3, [r7, #12]
 8001b7a:	43db      	mvns	r3, r3
 8001b7c:	693a      	ldr	r2, [r7, #16]
 8001b7e:	4013      	ands	r3, r2
 8001b80:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8001b82:	683b      	ldr	r3, [r7, #0]
 8001b84:	685b      	ldr	r3, [r3, #4]
 8001b86:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001b8a:	2b00      	cmp	r3, #0
 8001b8c:	d003      	beq.n	8001b96 <HAL_GPIO_Init+0x266>
        {
          temp |= iocurrent;
 8001b8e:	693a      	ldr	r2, [r7, #16]
 8001b90:	68fb      	ldr	r3, [r7, #12]
 8001b92:	4313      	orrs	r3, r2
 8001b94:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8001b96:	4a26      	ldr	r2, [pc, #152]	@ (8001c30 <HAL_GPIO_Init+0x300>)
 8001b98:	693b      	ldr	r3, [r7, #16]
 8001b9a:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR1;
 8001b9c:	4b24      	ldr	r3, [pc, #144]	@ (8001c30 <HAL_GPIO_Init+0x300>)
 8001b9e:	685b      	ldr	r3, [r3, #4]
 8001ba0:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001ba2:	68fb      	ldr	r3, [r7, #12]
 8001ba4:	43db      	mvns	r3, r3
 8001ba6:	693a      	ldr	r2, [r7, #16]
 8001ba8:	4013      	ands	r3, r2
 8001baa:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8001bac:	683b      	ldr	r3, [r7, #0]
 8001bae:	685b      	ldr	r3, [r3, #4]
 8001bb0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001bb4:	2b00      	cmp	r3, #0
 8001bb6:	d003      	beq.n	8001bc0 <HAL_GPIO_Init+0x290>
        {
          temp |= iocurrent;
 8001bb8:	693a      	ldr	r2, [r7, #16]
 8001bba:	68fb      	ldr	r3, [r7, #12]
 8001bbc:	4313      	orrs	r3, r2
 8001bbe:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8001bc0:	4a1b      	ldr	r2, [pc, #108]	@ (8001c30 <HAL_GPIO_Init+0x300>)
 8001bc2:	693b      	ldr	r3, [r7, #16]
 8001bc4:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 8001bc6:	4b1a      	ldr	r3, [pc, #104]	@ (8001c30 <HAL_GPIO_Init+0x300>)
 8001bc8:	681b      	ldr	r3, [r3, #0]
 8001bca:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001bcc:	68fb      	ldr	r3, [r7, #12]
 8001bce:	43db      	mvns	r3, r3
 8001bd0:	693a      	ldr	r2, [r7, #16]
 8001bd2:	4013      	ands	r3, r2
 8001bd4:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8001bd6:	683b      	ldr	r3, [r7, #0]
 8001bd8:	685b      	ldr	r3, [r3, #4]
 8001bda:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001bde:	2b00      	cmp	r3, #0
 8001be0:	d003      	beq.n	8001bea <HAL_GPIO_Init+0x2ba>
        {
          temp |= iocurrent;
 8001be2:	693a      	ldr	r2, [r7, #16]
 8001be4:	68fb      	ldr	r3, [r7, #12]
 8001be6:	4313      	orrs	r3, r2
 8001be8:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8001bea:	4a11      	ldr	r2, [pc, #68]	@ (8001c30 <HAL_GPIO_Init+0x300>)
 8001bec:	693b      	ldr	r3, [r7, #16]
 8001bee:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8001bf0:	697b      	ldr	r3, [r7, #20]
 8001bf2:	3301      	adds	r3, #1
 8001bf4:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0U)
 8001bf6:	683b      	ldr	r3, [r7, #0]
 8001bf8:	681a      	ldr	r2, [r3, #0]
 8001bfa:	697b      	ldr	r3, [r7, #20]
 8001bfc:	fa22 f303 	lsr.w	r3, r2, r3
 8001c00:	2b00      	cmp	r3, #0
 8001c02:	f47f ae9d 	bne.w	8001940 <HAL_GPIO_Init+0x10>
  }
}
 8001c06:	bf00      	nop
 8001c08:	bf00      	nop
 8001c0a:	371c      	adds	r7, #28
 8001c0c:	46bd      	mov	sp, r7
 8001c0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c12:	4770      	bx	lr
 8001c14:	40021000 	.word	0x40021000
 8001c18:	40010000 	.word	0x40010000
 8001c1c:	48000400 	.word	0x48000400
 8001c20:	48000800 	.word	0x48000800
 8001c24:	48000c00 	.word	0x48000c00
 8001c28:	48001000 	.word	0x48001000
 8001c2c:	48001400 	.word	0x48001400
 8001c30:	40010400 	.word	0x40010400

08001c34 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001c34:	b480      	push	{r7}
 8001c36:	b083      	sub	sp, #12
 8001c38:	af00      	add	r7, sp, #0
 8001c3a:	6078      	str	r0, [r7, #4]
 8001c3c:	460b      	mov	r3, r1
 8001c3e:	807b      	strh	r3, [r7, #2]
 8001c40:	4613      	mov	r3, r2
 8001c42:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8001c44:	787b      	ldrb	r3, [r7, #1]
 8001c46:	2b00      	cmp	r3, #0
 8001c48:	d003      	beq.n	8001c52 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8001c4a:	887a      	ldrh	r2, [r7, #2]
 8001c4c:	687b      	ldr	r3, [r7, #4]
 8001c4e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8001c50:	e002      	b.n	8001c58 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8001c52:	887a      	ldrh	r2, [r7, #2]
 8001c54:	687b      	ldr	r3, [r7, #4]
 8001c56:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8001c58:	bf00      	nop
 8001c5a:	370c      	adds	r7, #12
 8001c5c:	46bd      	mov	sp, r7
 8001c5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c62:	4770      	bx	lr

08001c64 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8001c64:	b580      	push	{r7, lr}
 8001c66:	b082      	sub	sp, #8
 8001c68:	af00      	add	r7, sp, #0
 8001c6a:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8001c6c:	687b      	ldr	r3, [r7, #4]
 8001c6e:	2b00      	cmp	r3, #0
 8001c70:	d101      	bne.n	8001c76 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8001c72:	2301      	movs	r3, #1
 8001c74:	e08d      	b.n	8001d92 <HAL_I2C_Init+0x12e>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8001c76:	687b      	ldr	r3, [r7, #4]
 8001c78:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8001c7c:	b2db      	uxtb	r3, r3
 8001c7e:	2b00      	cmp	r3, #0
 8001c80:	d106      	bne.n	8001c90 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8001c82:	687b      	ldr	r3, [r7, #4]
 8001c84:	2200      	movs	r2, #0
 8001c86:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8001c8a:	6878      	ldr	r0, [r7, #4]
 8001c8c:	f7ff faf2 	bl	8001274 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8001c90:	687b      	ldr	r3, [r7, #4]
 8001c92:	2224      	movs	r2, #36	@ 0x24
 8001c94:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8001c98:	687b      	ldr	r3, [r7, #4]
 8001c9a:	681b      	ldr	r3, [r3, #0]
 8001c9c:	681a      	ldr	r2, [r3, #0]
 8001c9e:	687b      	ldr	r3, [r7, #4]
 8001ca0:	681b      	ldr	r3, [r3, #0]
 8001ca2:	f022 0201 	bic.w	r2, r2, #1
 8001ca6:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8001ca8:	687b      	ldr	r3, [r7, #4]
 8001caa:	685a      	ldr	r2, [r3, #4]
 8001cac:	687b      	ldr	r3, [r7, #4]
 8001cae:	681b      	ldr	r3, [r3, #0]
 8001cb0:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8001cb4:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8001cb6:	687b      	ldr	r3, [r7, #4]
 8001cb8:	681b      	ldr	r3, [r3, #0]
 8001cba:	689a      	ldr	r2, [r3, #8]
 8001cbc:	687b      	ldr	r3, [r7, #4]
 8001cbe:	681b      	ldr	r3, [r3, #0]
 8001cc0:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8001cc4:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8001cc6:	687b      	ldr	r3, [r7, #4]
 8001cc8:	68db      	ldr	r3, [r3, #12]
 8001cca:	2b01      	cmp	r3, #1
 8001ccc:	d107      	bne.n	8001cde <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8001cce:	687b      	ldr	r3, [r7, #4]
 8001cd0:	689a      	ldr	r2, [r3, #8]
 8001cd2:	687b      	ldr	r3, [r7, #4]
 8001cd4:	681b      	ldr	r3, [r3, #0]
 8001cd6:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8001cda:	609a      	str	r2, [r3, #8]
 8001cdc:	e006      	b.n	8001cec <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8001cde:	687b      	ldr	r3, [r7, #4]
 8001ce0:	689a      	ldr	r2, [r3, #8]
 8001ce2:	687b      	ldr	r3, [r7, #4]
 8001ce4:	681b      	ldr	r3, [r3, #0]
 8001ce6:	f442 4204 	orr.w	r2, r2, #33792	@ 0x8400
 8001cea:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8001cec:	687b      	ldr	r3, [r7, #4]
 8001cee:	68db      	ldr	r3, [r3, #12]
 8001cf0:	2b02      	cmp	r3, #2
 8001cf2:	d108      	bne.n	8001d06 <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8001cf4:	687b      	ldr	r3, [r7, #4]
 8001cf6:	681b      	ldr	r3, [r3, #0]
 8001cf8:	685a      	ldr	r2, [r3, #4]
 8001cfa:	687b      	ldr	r3, [r7, #4]
 8001cfc:	681b      	ldr	r3, [r3, #0]
 8001cfe:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8001d02:	605a      	str	r2, [r3, #4]
 8001d04:	e007      	b.n	8001d16 <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8001d06:	687b      	ldr	r3, [r7, #4]
 8001d08:	681b      	ldr	r3, [r3, #0]
 8001d0a:	685a      	ldr	r2, [r3, #4]
 8001d0c:	687b      	ldr	r3, [r7, #4]
 8001d0e:	681b      	ldr	r3, [r3, #0]
 8001d10:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8001d14:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8001d16:	687b      	ldr	r3, [r7, #4]
 8001d18:	681b      	ldr	r3, [r3, #0]
 8001d1a:	685b      	ldr	r3, [r3, #4]
 8001d1c:	687a      	ldr	r2, [r7, #4]
 8001d1e:	6812      	ldr	r2, [r2, #0]
 8001d20:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8001d24:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8001d28:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8001d2a:	687b      	ldr	r3, [r7, #4]
 8001d2c:	681b      	ldr	r3, [r3, #0]
 8001d2e:	68da      	ldr	r2, [r3, #12]
 8001d30:	687b      	ldr	r3, [r7, #4]
 8001d32:	681b      	ldr	r3, [r3, #0]
 8001d34:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8001d38:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8001d3a:	687b      	ldr	r3, [r7, #4]
 8001d3c:	691a      	ldr	r2, [r3, #16]
 8001d3e:	687b      	ldr	r3, [r7, #4]
 8001d40:	695b      	ldr	r3, [r3, #20]
 8001d42:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 8001d46:	687b      	ldr	r3, [r7, #4]
 8001d48:	699b      	ldr	r3, [r3, #24]
 8001d4a:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8001d4c:	687b      	ldr	r3, [r7, #4]
 8001d4e:	681b      	ldr	r3, [r3, #0]
 8001d50:	430a      	orrs	r2, r1
 8001d52:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8001d54:	687b      	ldr	r3, [r7, #4]
 8001d56:	69d9      	ldr	r1, [r3, #28]
 8001d58:	687b      	ldr	r3, [r7, #4]
 8001d5a:	6a1a      	ldr	r2, [r3, #32]
 8001d5c:	687b      	ldr	r3, [r7, #4]
 8001d5e:	681b      	ldr	r3, [r3, #0]
 8001d60:	430a      	orrs	r2, r1
 8001d62:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8001d64:	687b      	ldr	r3, [r7, #4]
 8001d66:	681b      	ldr	r3, [r3, #0]
 8001d68:	681a      	ldr	r2, [r3, #0]
 8001d6a:	687b      	ldr	r3, [r7, #4]
 8001d6c:	681b      	ldr	r3, [r3, #0]
 8001d6e:	f042 0201 	orr.w	r2, r2, #1
 8001d72:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001d74:	687b      	ldr	r3, [r7, #4]
 8001d76:	2200      	movs	r2, #0
 8001d78:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8001d7a:	687b      	ldr	r3, [r7, #4]
 8001d7c:	2220      	movs	r2, #32
 8001d7e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8001d82:	687b      	ldr	r3, [r7, #4]
 8001d84:	2200      	movs	r2, #0
 8001d86:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8001d88:	687b      	ldr	r3, [r7, #4]
 8001d8a:	2200      	movs	r2, #0
 8001d8c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  return HAL_OK;
 8001d90:	2300      	movs	r3, #0
}
 8001d92:	4618      	mov	r0, r3
 8001d94:	3708      	adds	r7, #8
 8001d96:	46bd      	mov	sp, r7
 8001d98:	bd80      	pop	{r7, pc}
	...

08001d9c <HAL_I2C_Master_Transmit>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                          uint16_t Size, uint32_t Timeout)
{
 8001d9c:	b580      	push	{r7, lr}
 8001d9e:	b088      	sub	sp, #32
 8001da0:	af02      	add	r7, sp, #8
 8001da2:	60f8      	str	r0, [r7, #12]
 8001da4:	607a      	str	r2, [r7, #4]
 8001da6:	461a      	mov	r2, r3
 8001da8:	460b      	mov	r3, r1
 8001daa:	817b      	strh	r3, [r7, #10]
 8001dac:	4613      	mov	r3, r2
 8001dae:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart;
  uint32_t xfermode;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8001db0:	68fb      	ldr	r3, [r7, #12]
 8001db2:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8001db6:	b2db      	uxtb	r3, r3
 8001db8:	2b20      	cmp	r3, #32
 8001dba:	f040 80fd 	bne.w	8001fb8 <HAL_I2C_Master_Transmit+0x21c>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8001dbe:	68fb      	ldr	r3, [r7, #12]
 8001dc0:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8001dc4:	2b01      	cmp	r3, #1
 8001dc6:	d101      	bne.n	8001dcc <HAL_I2C_Master_Transmit+0x30>
 8001dc8:	2302      	movs	r3, #2
 8001dca:	e0f6      	b.n	8001fba <HAL_I2C_Master_Transmit+0x21e>
 8001dcc:	68fb      	ldr	r3, [r7, #12]
 8001dce:	2201      	movs	r2, #1
 8001dd0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8001dd4:	f7ff fc9a 	bl	800170c <HAL_GetTick>
 8001dd8:	6138      	str	r0, [r7, #16]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8001dda:	693b      	ldr	r3, [r7, #16]
 8001ddc:	9300      	str	r3, [sp, #0]
 8001dde:	2319      	movs	r3, #25
 8001de0:	2201      	movs	r2, #1
 8001de2:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8001de6:	68f8      	ldr	r0, [r7, #12]
 8001de8:	f000 f914 	bl	8002014 <I2C_WaitOnFlagUntilTimeout>
 8001dec:	4603      	mov	r3, r0
 8001dee:	2b00      	cmp	r3, #0
 8001df0:	d001      	beq.n	8001df6 <HAL_I2C_Master_Transmit+0x5a>
    {
      return HAL_ERROR;
 8001df2:	2301      	movs	r3, #1
 8001df4:	e0e1      	b.n	8001fba <HAL_I2C_Master_Transmit+0x21e>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8001df6:	68fb      	ldr	r3, [r7, #12]
 8001df8:	2221      	movs	r2, #33	@ 0x21
 8001dfa:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 8001dfe:	68fb      	ldr	r3, [r7, #12]
 8001e00:	2210      	movs	r2, #16
 8001e02:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001e06:	68fb      	ldr	r3, [r7, #12]
 8001e08:	2200      	movs	r2, #0
 8001e0a:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8001e0c:	68fb      	ldr	r3, [r7, #12]
 8001e0e:	687a      	ldr	r2, [r7, #4]
 8001e10:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 8001e12:	68fb      	ldr	r3, [r7, #12]
 8001e14:	893a      	ldrh	r2, [r7, #8]
 8001e16:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 8001e18:	68fb      	ldr	r3, [r7, #12]
 8001e1a:	2200      	movs	r2, #0
 8001e1c:	635a      	str	r2, [r3, #52]	@ 0x34

    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8001e1e:	68fb      	ldr	r3, [r7, #12]
 8001e20:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001e22:	b29b      	uxth	r3, r3
 8001e24:	2bff      	cmp	r3, #255	@ 0xff
 8001e26:	d906      	bls.n	8001e36 <HAL_I2C_Master_Transmit+0x9a>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8001e28:	68fb      	ldr	r3, [r7, #12]
 8001e2a:	22ff      	movs	r2, #255	@ 0xff
 8001e2c:	851a      	strh	r2, [r3, #40]	@ 0x28
      xfermode = I2C_RELOAD_MODE;
 8001e2e:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8001e32:	617b      	str	r3, [r7, #20]
 8001e34:	e007      	b.n	8001e46 <HAL_I2C_Master_Transmit+0xaa>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8001e36:	68fb      	ldr	r3, [r7, #12]
 8001e38:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001e3a:	b29a      	uxth	r2, r3
 8001e3c:	68fb      	ldr	r3, [r7, #12]
 8001e3e:	851a      	strh	r2, [r3, #40]	@ 0x28
      xfermode = I2C_AUTOEND_MODE;
 8001e40:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8001e44:	617b      	str	r3, [r7, #20]
    }

    if (hi2c->XferSize > 0U)
 8001e46:	68fb      	ldr	r3, [r7, #12]
 8001e48:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001e4a:	2b00      	cmp	r3, #0
 8001e4c:	d024      	beq.n	8001e98 <HAL_I2C_Master_Transmit+0xfc>
    {
      /* Preload TX register */
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8001e4e:	68fb      	ldr	r3, [r7, #12]
 8001e50:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001e52:	781a      	ldrb	r2, [r3, #0]
 8001e54:	68fb      	ldr	r3, [r7, #12]
 8001e56:	681b      	ldr	r3, [r3, #0]
 8001e58:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8001e5a:	68fb      	ldr	r3, [r7, #12]
 8001e5c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001e5e:	1c5a      	adds	r2, r3, #1
 8001e60:	68fb      	ldr	r3, [r7, #12]
 8001e62:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 8001e64:	68fb      	ldr	r3, [r7, #12]
 8001e66:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001e68:	b29b      	uxth	r3, r3
 8001e6a:	3b01      	subs	r3, #1
 8001e6c:	b29a      	uxth	r2, r3
 8001e6e:	68fb      	ldr	r3, [r7, #12]
 8001e70:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8001e72:	68fb      	ldr	r3, [r7, #12]
 8001e74:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001e76:	3b01      	subs	r3, #1
 8001e78:	b29a      	uxth	r2, r3
 8001e7a:	68fb      	ldr	r3, [r7, #12]
 8001e7c:	851a      	strh	r2, [r3, #40]	@ 0x28

      /* Send Slave Address */
      /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)(hi2c->XferSize + 1U), xfermode,
 8001e7e:	68fb      	ldr	r3, [r7, #12]
 8001e80:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001e82:	b2db      	uxtb	r3, r3
 8001e84:	3301      	adds	r3, #1
 8001e86:	b2da      	uxtb	r2, r3
 8001e88:	8979      	ldrh	r1, [r7, #10]
 8001e8a:	4b4e      	ldr	r3, [pc, #312]	@ (8001fc4 <HAL_I2C_Master_Transmit+0x228>)
 8001e8c:	9300      	str	r3, [sp, #0]
 8001e8e:	697b      	ldr	r3, [r7, #20]
 8001e90:	68f8      	ldr	r0, [r7, #12]
 8001e92:	f000 fa83 	bl	800239c <I2C_TransferConfig>
 8001e96:	e066      	b.n	8001f66 <HAL_I2C_Master_Transmit+0x1ca>
    }
    else
    {
      /* Send Slave Address */
      /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, xfermode,
 8001e98:	68fb      	ldr	r3, [r7, #12]
 8001e9a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001e9c:	b2da      	uxtb	r2, r3
 8001e9e:	8979      	ldrh	r1, [r7, #10]
 8001ea0:	4b48      	ldr	r3, [pc, #288]	@ (8001fc4 <HAL_I2C_Master_Transmit+0x228>)
 8001ea2:	9300      	str	r3, [sp, #0]
 8001ea4:	697b      	ldr	r3, [r7, #20]
 8001ea6:	68f8      	ldr	r0, [r7, #12]
 8001ea8:	f000 fa78 	bl	800239c <I2C_TransferConfig>
                         I2C_GENERATE_START_WRITE);
    }

    while (hi2c->XferCount > 0U)
 8001eac:	e05b      	b.n	8001f66 <HAL_I2C_Master_Transmit+0x1ca>
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8001eae:	693a      	ldr	r2, [r7, #16]
 8001eb0:	6a39      	ldr	r1, [r7, #32]
 8001eb2:	68f8      	ldr	r0, [r7, #12]
 8001eb4:	f000 f907 	bl	80020c6 <I2C_WaitOnTXISFlagUntilTimeout>
 8001eb8:	4603      	mov	r3, r0
 8001eba:	2b00      	cmp	r3, #0
 8001ebc:	d001      	beq.n	8001ec2 <HAL_I2C_Master_Transmit+0x126>
      {
        return HAL_ERROR;
 8001ebe:	2301      	movs	r3, #1
 8001ec0:	e07b      	b.n	8001fba <HAL_I2C_Master_Transmit+0x21e>
      }
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8001ec2:	68fb      	ldr	r3, [r7, #12]
 8001ec4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001ec6:	781a      	ldrb	r2, [r3, #0]
 8001ec8:	68fb      	ldr	r3, [r7, #12]
 8001eca:	681b      	ldr	r3, [r3, #0]
 8001ecc:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8001ece:	68fb      	ldr	r3, [r7, #12]
 8001ed0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001ed2:	1c5a      	adds	r2, r3, #1
 8001ed4:	68fb      	ldr	r3, [r7, #12]
 8001ed6:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 8001ed8:	68fb      	ldr	r3, [r7, #12]
 8001eda:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001edc:	b29b      	uxth	r3, r3
 8001ede:	3b01      	subs	r3, #1
 8001ee0:	b29a      	uxth	r2, r3
 8001ee2:	68fb      	ldr	r3, [r7, #12]
 8001ee4:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8001ee6:	68fb      	ldr	r3, [r7, #12]
 8001ee8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001eea:	3b01      	subs	r3, #1
 8001eec:	b29a      	uxth	r2, r3
 8001eee:	68fb      	ldr	r3, [r7, #12]
 8001ef0:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8001ef2:	68fb      	ldr	r3, [r7, #12]
 8001ef4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001ef6:	b29b      	uxth	r3, r3
 8001ef8:	2b00      	cmp	r3, #0
 8001efa:	d034      	beq.n	8001f66 <HAL_I2C_Master_Transmit+0x1ca>
 8001efc:	68fb      	ldr	r3, [r7, #12]
 8001efe:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001f00:	2b00      	cmp	r3, #0
 8001f02:	d130      	bne.n	8001f66 <HAL_I2C_Master_Transmit+0x1ca>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8001f04:	693b      	ldr	r3, [r7, #16]
 8001f06:	9300      	str	r3, [sp, #0]
 8001f08:	6a3b      	ldr	r3, [r7, #32]
 8001f0a:	2200      	movs	r2, #0
 8001f0c:	2180      	movs	r1, #128	@ 0x80
 8001f0e:	68f8      	ldr	r0, [r7, #12]
 8001f10:	f000 f880 	bl	8002014 <I2C_WaitOnFlagUntilTimeout>
 8001f14:	4603      	mov	r3, r0
 8001f16:	2b00      	cmp	r3, #0
 8001f18:	d001      	beq.n	8001f1e <HAL_I2C_Master_Transmit+0x182>
        {
          return HAL_ERROR;
 8001f1a:	2301      	movs	r3, #1
 8001f1c:	e04d      	b.n	8001fba <HAL_I2C_Master_Transmit+0x21e>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8001f1e:	68fb      	ldr	r3, [r7, #12]
 8001f20:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001f22:	b29b      	uxth	r3, r3
 8001f24:	2bff      	cmp	r3, #255	@ 0xff
 8001f26:	d90e      	bls.n	8001f46 <HAL_I2C_Master_Transmit+0x1aa>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8001f28:	68fb      	ldr	r3, [r7, #12]
 8001f2a:	22ff      	movs	r2, #255	@ 0xff
 8001f2c:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8001f2e:	68fb      	ldr	r3, [r7, #12]
 8001f30:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001f32:	b2da      	uxtb	r2, r3
 8001f34:	8979      	ldrh	r1, [r7, #10]
 8001f36:	2300      	movs	r3, #0
 8001f38:	9300      	str	r3, [sp, #0]
 8001f3a:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8001f3e:	68f8      	ldr	r0, [r7, #12]
 8001f40:	f000 fa2c 	bl	800239c <I2C_TransferConfig>
 8001f44:	e00f      	b.n	8001f66 <HAL_I2C_Master_Transmit+0x1ca>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8001f46:	68fb      	ldr	r3, [r7, #12]
 8001f48:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001f4a:	b29a      	uxth	r2, r3
 8001f4c:	68fb      	ldr	r3, [r7, #12]
 8001f4e:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8001f50:	68fb      	ldr	r3, [r7, #12]
 8001f52:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001f54:	b2da      	uxtb	r2, r3
 8001f56:	8979      	ldrh	r1, [r7, #10]
 8001f58:	2300      	movs	r3, #0
 8001f5a:	9300      	str	r3, [sp, #0]
 8001f5c:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8001f60:	68f8      	ldr	r0, [r7, #12]
 8001f62:	f000 fa1b 	bl	800239c <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 8001f66:	68fb      	ldr	r3, [r7, #12]
 8001f68:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001f6a:	b29b      	uxth	r3, r3
 8001f6c:	2b00      	cmp	r3, #0
 8001f6e:	d19e      	bne.n	8001eae <HAL_I2C_Master_Transmit+0x112>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8001f70:	693a      	ldr	r2, [r7, #16]
 8001f72:	6a39      	ldr	r1, [r7, #32]
 8001f74:	68f8      	ldr	r0, [r7, #12]
 8001f76:	f000 f8ed 	bl	8002154 <I2C_WaitOnSTOPFlagUntilTimeout>
 8001f7a:	4603      	mov	r3, r0
 8001f7c:	2b00      	cmp	r3, #0
 8001f7e:	d001      	beq.n	8001f84 <HAL_I2C_Master_Transmit+0x1e8>
    {
      return HAL_ERROR;
 8001f80:	2301      	movs	r3, #1
 8001f82:	e01a      	b.n	8001fba <HAL_I2C_Master_Transmit+0x21e>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8001f84:	68fb      	ldr	r3, [r7, #12]
 8001f86:	681b      	ldr	r3, [r3, #0]
 8001f88:	2220      	movs	r2, #32
 8001f8a:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8001f8c:	68fb      	ldr	r3, [r7, #12]
 8001f8e:	681b      	ldr	r3, [r3, #0]
 8001f90:	6859      	ldr	r1, [r3, #4]
 8001f92:	68fb      	ldr	r3, [r7, #12]
 8001f94:	681a      	ldr	r2, [r3, #0]
 8001f96:	4b0c      	ldr	r3, [pc, #48]	@ (8001fc8 <HAL_I2C_Master_Transmit+0x22c>)
 8001f98:	400b      	ands	r3, r1
 8001f9a:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8001f9c:	68fb      	ldr	r3, [r7, #12]
 8001f9e:	2220      	movs	r2, #32
 8001fa0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8001fa4:	68fb      	ldr	r3, [r7, #12]
 8001fa6:	2200      	movs	r2, #0
 8001fa8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8001fac:	68fb      	ldr	r3, [r7, #12]
 8001fae:	2200      	movs	r2, #0
 8001fb0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8001fb4:	2300      	movs	r3, #0
 8001fb6:	e000      	b.n	8001fba <HAL_I2C_Master_Transmit+0x21e>
  }
  else
  {
    return HAL_BUSY;
 8001fb8:	2302      	movs	r3, #2
  }
}
 8001fba:	4618      	mov	r0, r3
 8001fbc:	3718      	adds	r7, #24
 8001fbe:	46bd      	mov	sp, r7
 8001fc0:	bd80      	pop	{r7, pc}
 8001fc2:	bf00      	nop
 8001fc4:	80002000 	.word	0x80002000
 8001fc8:	fe00e800 	.word	0xfe00e800

08001fcc <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 8001fcc:	b480      	push	{r7}
 8001fce:	b083      	sub	sp, #12
 8001fd0:	af00      	add	r7, sp, #0
 8001fd2:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8001fd4:	687b      	ldr	r3, [r7, #4]
 8001fd6:	681b      	ldr	r3, [r3, #0]
 8001fd8:	699b      	ldr	r3, [r3, #24]
 8001fda:	f003 0302 	and.w	r3, r3, #2
 8001fde:	2b02      	cmp	r3, #2
 8001fe0:	d103      	bne.n	8001fea <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 8001fe2:	687b      	ldr	r3, [r7, #4]
 8001fe4:	681b      	ldr	r3, [r3, #0]
 8001fe6:	2200      	movs	r2, #0
 8001fe8:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8001fea:	687b      	ldr	r3, [r7, #4]
 8001fec:	681b      	ldr	r3, [r3, #0]
 8001fee:	699b      	ldr	r3, [r3, #24]
 8001ff0:	f003 0301 	and.w	r3, r3, #1
 8001ff4:	2b01      	cmp	r3, #1
 8001ff6:	d007      	beq.n	8002008 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8001ff8:	687b      	ldr	r3, [r7, #4]
 8001ffa:	681b      	ldr	r3, [r3, #0]
 8001ffc:	699a      	ldr	r2, [r3, #24]
 8001ffe:	687b      	ldr	r3, [r7, #4]
 8002000:	681b      	ldr	r3, [r3, #0]
 8002002:	f042 0201 	orr.w	r2, r2, #1
 8002006:	619a      	str	r2, [r3, #24]
  }
}
 8002008:	bf00      	nop
 800200a:	370c      	adds	r7, #12
 800200c:	46bd      	mov	sp, r7
 800200e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002012:	4770      	bx	lr

08002014 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 8002014:	b580      	push	{r7, lr}
 8002016:	b084      	sub	sp, #16
 8002018:	af00      	add	r7, sp, #0
 800201a:	60f8      	str	r0, [r7, #12]
 800201c:	60b9      	str	r1, [r7, #8]
 800201e:	603b      	str	r3, [r7, #0]
 8002020:	4613      	mov	r3, r2
 8002022:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8002024:	e03b      	b.n	800209e <I2C_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8002026:	69ba      	ldr	r2, [r7, #24]
 8002028:	6839      	ldr	r1, [r7, #0]
 800202a:	68f8      	ldr	r0, [r7, #12]
 800202c:	f000 f8d6 	bl	80021dc <I2C_IsErrorOccurred>
 8002030:	4603      	mov	r3, r0
 8002032:	2b00      	cmp	r3, #0
 8002034:	d001      	beq.n	800203a <I2C_WaitOnFlagUntilTimeout+0x26>
    {
      return HAL_ERROR;
 8002036:	2301      	movs	r3, #1
 8002038:	e041      	b.n	80020be <I2C_WaitOnFlagUntilTimeout+0xaa>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800203a:	683b      	ldr	r3, [r7, #0]
 800203c:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8002040:	d02d      	beq.n	800209e <I2C_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002042:	f7ff fb63 	bl	800170c <HAL_GetTick>
 8002046:	4602      	mov	r2, r0
 8002048:	69bb      	ldr	r3, [r7, #24]
 800204a:	1ad3      	subs	r3, r2, r3
 800204c:	683a      	ldr	r2, [r7, #0]
 800204e:	429a      	cmp	r2, r3
 8002050:	d302      	bcc.n	8002058 <I2C_WaitOnFlagUntilTimeout+0x44>
 8002052:	683b      	ldr	r3, [r7, #0]
 8002054:	2b00      	cmp	r3, #0
 8002056:	d122      	bne.n	800209e <I2C_WaitOnFlagUntilTimeout+0x8a>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8002058:	68fb      	ldr	r3, [r7, #12]
 800205a:	681b      	ldr	r3, [r3, #0]
 800205c:	699a      	ldr	r2, [r3, #24]
 800205e:	68bb      	ldr	r3, [r7, #8]
 8002060:	4013      	ands	r3, r2
 8002062:	68ba      	ldr	r2, [r7, #8]
 8002064:	429a      	cmp	r2, r3
 8002066:	bf0c      	ite	eq
 8002068:	2301      	moveq	r3, #1
 800206a:	2300      	movne	r3, #0
 800206c:	b2db      	uxtb	r3, r3
 800206e:	461a      	mov	r2, r3
 8002070:	79fb      	ldrb	r3, [r7, #7]
 8002072:	429a      	cmp	r2, r3
 8002074:	d113      	bne.n	800209e <I2C_WaitOnFlagUntilTimeout+0x8a>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8002076:	68fb      	ldr	r3, [r7, #12]
 8002078:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800207a:	f043 0220 	orr.w	r2, r3, #32
 800207e:	68fb      	ldr	r3, [r7, #12]
 8002080:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8002082:	68fb      	ldr	r3, [r7, #12]
 8002084:	2220      	movs	r2, #32
 8002086:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 800208a:	68fb      	ldr	r3, [r7, #12]
 800208c:	2200      	movs	r2, #0
 800208e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8002092:	68fb      	ldr	r3, [r7, #12]
 8002094:	2200      	movs	r2, #0
 8002096:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
          return HAL_ERROR;
 800209a:	2301      	movs	r3, #1
 800209c:	e00f      	b.n	80020be <I2C_WaitOnFlagUntilTimeout+0xaa>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800209e:	68fb      	ldr	r3, [r7, #12]
 80020a0:	681b      	ldr	r3, [r3, #0]
 80020a2:	699a      	ldr	r2, [r3, #24]
 80020a4:	68bb      	ldr	r3, [r7, #8]
 80020a6:	4013      	ands	r3, r2
 80020a8:	68ba      	ldr	r2, [r7, #8]
 80020aa:	429a      	cmp	r2, r3
 80020ac:	bf0c      	ite	eq
 80020ae:	2301      	moveq	r3, #1
 80020b0:	2300      	movne	r3, #0
 80020b2:	b2db      	uxtb	r3, r3
 80020b4:	461a      	mov	r2, r3
 80020b6:	79fb      	ldrb	r3, [r7, #7]
 80020b8:	429a      	cmp	r2, r3
 80020ba:	d0b4      	beq.n	8002026 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80020bc:	2300      	movs	r3, #0
}
 80020be:	4618      	mov	r0, r3
 80020c0:	3710      	adds	r7, #16
 80020c2:	46bd      	mov	sp, r7
 80020c4:	bd80      	pop	{r7, pc}

080020c6 <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 80020c6:	b580      	push	{r7, lr}
 80020c8:	b084      	sub	sp, #16
 80020ca:	af00      	add	r7, sp, #0
 80020cc:	60f8      	str	r0, [r7, #12]
 80020ce:	60b9      	str	r1, [r7, #8]
 80020d0:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 80020d2:	e033      	b.n	800213c <I2C_WaitOnTXISFlagUntilTimeout+0x76>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 80020d4:	687a      	ldr	r2, [r7, #4]
 80020d6:	68b9      	ldr	r1, [r7, #8]
 80020d8:	68f8      	ldr	r0, [r7, #12]
 80020da:	f000 f87f 	bl	80021dc <I2C_IsErrorOccurred>
 80020de:	4603      	mov	r3, r0
 80020e0:	2b00      	cmp	r3, #0
 80020e2:	d001      	beq.n	80020e8 <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 80020e4:	2301      	movs	r3, #1
 80020e6:	e031      	b.n	800214c <I2C_WaitOnTXISFlagUntilTimeout+0x86>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80020e8:	68bb      	ldr	r3, [r7, #8]
 80020ea:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80020ee:	d025      	beq.n	800213c <I2C_WaitOnTXISFlagUntilTimeout+0x76>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80020f0:	f7ff fb0c 	bl	800170c <HAL_GetTick>
 80020f4:	4602      	mov	r2, r0
 80020f6:	687b      	ldr	r3, [r7, #4]
 80020f8:	1ad3      	subs	r3, r2, r3
 80020fa:	68ba      	ldr	r2, [r7, #8]
 80020fc:	429a      	cmp	r2, r3
 80020fe:	d302      	bcc.n	8002106 <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 8002100:	68bb      	ldr	r3, [r7, #8]
 8002102:	2b00      	cmp	r3, #0
 8002104:	d11a      	bne.n	800213c <I2C_WaitOnTXISFlagUntilTimeout+0x76>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET))
 8002106:	68fb      	ldr	r3, [r7, #12]
 8002108:	681b      	ldr	r3, [r3, #0]
 800210a:	699b      	ldr	r3, [r3, #24]
 800210c:	f003 0302 	and.w	r3, r3, #2
 8002110:	2b02      	cmp	r3, #2
 8002112:	d013      	beq.n	800213c <I2C_WaitOnTXISFlagUntilTimeout+0x76>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8002114:	68fb      	ldr	r3, [r7, #12]
 8002116:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002118:	f043 0220 	orr.w	r2, r3, #32
 800211c:	68fb      	ldr	r3, [r7, #12]
 800211e:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8002120:	68fb      	ldr	r3, [r7, #12]
 8002122:	2220      	movs	r2, #32
 8002124:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8002128:	68fb      	ldr	r3, [r7, #12]
 800212a:	2200      	movs	r2, #0
 800212c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8002130:	68fb      	ldr	r3, [r7, #12]
 8002132:	2200      	movs	r2, #0
 8002134:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8002138:	2301      	movs	r3, #1
 800213a:	e007      	b.n	800214c <I2C_WaitOnTXISFlagUntilTimeout+0x86>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 800213c:	68fb      	ldr	r3, [r7, #12]
 800213e:	681b      	ldr	r3, [r3, #0]
 8002140:	699b      	ldr	r3, [r3, #24]
 8002142:	f003 0302 	and.w	r3, r3, #2
 8002146:	2b02      	cmp	r3, #2
 8002148:	d1c4      	bne.n	80020d4 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 800214a:	2300      	movs	r3, #0
}
 800214c:	4618      	mov	r0, r3
 800214e:	3710      	adds	r7, #16
 8002150:	46bd      	mov	sp, r7
 8002152:	bd80      	pop	{r7, pc}

08002154 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8002154:	b580      	push	{r7, lr}
 8002156:	b084      	sub	sp, #16
 8002158:	af00      	add	r7, sp, #0
 800215a:	60f8      	str	r0, [r7, #12]
 800215c:	60b9      	str	r1, [r7, #8]
 800215e:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8002160:	e02f      	b.n	80021c2 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8002162:	687a      	ldr	r2, [r7, #4]
 8002164:	68b9      	ldr	r1, [r7, #8]
 8002166:	68f8      	ldr	r0, [r7, #12]
 8002168:	f000 f838 	bl	80021dc <I2C_IsErrorOccurred>
 800216c:	4603      	mov	r3, r0
 800216e:	2b00      	cmp	r3, #0
 8002170:	d001      	beq.n	8002176 <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8002172:	2301      	movs	r3, #1
 8002174:	e02d      	b.n	80021d2 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002176:	f7ff fac9 	bl	800170c <HAL_GetTick>
 800217a:	4602      	mov	r2, r0
 800217c:	687b      	ldr	r3, [r7, #4]
 800217e:	1ad3      	subs	r3, r2, r3
 8002180:	68ba      	ldr	r2, [r7, #8]
 8002182:	429a      	cmp	r2, r3
 8002184:	d302      	bcc.n	800218c <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 8002186:	68bb      	ldr	r3, [r7, #8]
 8002188:	2b00      	cmp	r3, #0
 800218a:	d11a      	bne.n	80021c2 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET))
 800218c:	68fb      	ldr	r3, [r7, #12]
 800218e:	681b      	ldr	r3, [r3, #0]
 8002190:	699b      	ldr	r3, [r3, #24]
 8002192:	f003 0320 	and.w	r3, r3, #32
 8002196:	2b20      	cmp	r3, #32
 8002198:	d013      	beq.n	80021c2 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800219a:	68fb      	ldr	r3, [r7, #12]
 800219c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800219e:	f043 0220 	orr.w	r2, r3, #32
 80021a2:	68fb      	ldr	r3, [r7, #12]
 80021a4:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 80021a6:	68fb      	ldr	r3, [r7, #12]
 80021a8:	2220      	movs	r2, #32
 80021aa:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80021ae:	68fb      	ldr	r3, [r7, #12]
 80021b0:	2200      	movs	r2, #0
 80021b2:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80021b6:	68fb      	ldr	r3, [r7, #12]
 80021b8:	2200      	movs	r2, #0
 80021ba:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        return HAL_ERROR;
 80021be:	2301      	movs	r3, #1
 80021c0:	e007      	b.n	80021d2 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80021c2:	68fb      	ldr	r3, [r7, #12]
 80021c4:	681b      	ldr	r3, [r3, #0]
 80021c6:	699b      	ldr	r3, [r3, #24]
 80021c8:	f003 0320 	and.w	r3, r3, #32
 80021cc:	2b20      	cmp	r3, #32
 80021ce:	d1c8      	bne.n	8002162 <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 80021d0:	2300      	movs	r3, #0
}
 80021d2:	4618      	mov	r0, r3
 80021d4:	3710      	adds	r7, #16
 80021d6:	46bd      	mov	sp, r7
 80021d8:	bd80      	pop	{r7, pc}
	...

080021dc <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80021dc:	b580      	push	{r7, lr}
 80021de:	b08a      	sub	sp, #40	@ 0x28
 80021e0:	af00      	add	r7, sp, #0
 80021e2:	60f8      	str	r0, [r7, #12]
 80021e4:	60b9      	str	r1, [r7, #8]
 80021e6:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80021e8:	2300      	movs	r3, #0
 80021ea:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 80021ee:	68fb      	ldr	r3, [r7, #12]
 80021f0:	681b      	ldr	r3, [r3, #0]
 80021f2:	699b      	ldr	r3, [r3, #24]
 80021f4:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 80021f6:	2300      	movs	r3, #0
 80021f8:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 80021fa:	687b      	ldr	r3, [r7, #4]
 80021fc:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 80021fe:	69bb      	ldr	r3, [r7, #24]
 8002200:	f003 0310 	and.w	r3, r3, #16
 8002204:	2b00      	cmp	r3, #0
 8002206:	d068      	beq.n	80022da <I2C_IsErrorOccurred+0xfe>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002208:	68fb      	ldr	r3, [r7, #12]
 800220a:	681b      	ldr	r3, [r3, #0]
 800220c:	2210      	movs	r2, #16
 800220e:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8002210:	e049      	b.n	80022a6 <I2C_IsErrorOccurred+0xca>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 8002212:	68bb      	ldr	r3, [r7, #8]
 8002214:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8002218:	d045      	beq.n	80022a6 <I2C_IsErrorOccurred+0xca>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 800221a:	f7ff fa77 	bl	800170c <HAL_GetTick>
 800221e:	4602      	mov	r2, r0
 8002220:	69fb      	ldr	r3, [r7, #28]
 8002222:	1ad3      	subs	r3, r2, r3
 8002224:	68ba      	ldr	r2, [r7, #8]
 8002226:	429a      	cmp	r2, r3
 8002228:	d302      	bcc.n	8002230 <I2C_IsErrorOccurred+0x54>
 800222a:	68bb      	ldr	r3, [r7, #8]
 800222c:	2b00      	cmp	r3, #0
 800222e:	d13a      	bne.n	80022a6 <I2C_IsErrorOccurred+0xca>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 8002230:	68fb      	ldr	r3, [r7, #12]
 8002232:	681b      	ldr	r3, [r3, #0]
 8002234:	685b      	ldr	r3, [r3, #4]
 8002236:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800223a:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 800223c:	68fb      	ldr	r3, [r7, #12]
 800223e:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8002242:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 8002244:	68fb      	ldr	r3, [r7, #12]
 8002246:	681b      	ldr	r3, [r3, #0]
 8002248:	699b      	ldr	r3, [r3, #24]
 800224a:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800224e:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8002252:	d121      	bne.n	8002298 <I2C_IsErrorOccurred+0xbc>
 8002254:	697b      	ldr	r3, [r7, #20]
 8002256:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800225a:	d01d      	beq.n	8002298 <I2C_IsErrorOccurred+0xbc>
              (tmp1 != I2C_CR2_STOP) && \
 800225c:	7cfb      	ldrb	r3, [r7, #19]
 800225e:	2b20      	cmp	r3, #32
 8002260:	d01a      	beq.n	8002298 <I2C_IsErrorOccurred+0xbc>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 8002262:	68fb      	ldr	r3, [r7, #12]
 8002264:	681b      	ldr	r3, [r3, #0]
 8002266:	685a      	ldr	r2, [r3, #4]
 8002268:	68fb      	ldr	r3, [r7, #12]
 800226a:	681b      	ldr	r3, [r3, #0]
 800226c:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8002270:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 8002272:	f7ff fa4b 	bl	800170c <HAL_GetTick>
 8002276:	61f8      	str	r0, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8002278:	e00e      	b.n	8002298 <I2C_IsErrorOccurred+0xbc>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 800227a:	f7ff fa47 	bl	800170c <HAL_GetTick>
 800227e:	4602      	mov	r2, r0
 8002280:	69fb      	ldr	r3, [r7, #28]
 8002282:	1ad3      	subs	r3, r2, r3
 8002284:	2b19      	cmp	r3, #25
 8002286:	d907      	bls.n	8002298 <I2C_IsErrorOccurred+0xbc>
            {
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 8002288:	6a3b      	ldr	r3, [r7, #32]
 800228a:	f043 0320 	orr.w	r3, r3, #32
 800228e:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 8002290:	2301      	movs	r3, #1
 8002292:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

              break;
 8002296:	e006      	b.n	80022a6 <I2C_IsErrorOccurred+0xca>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8002298:	68fb      	ldr	r3, [r7, #12]
 800229a:	681b      	ldr	r3, [r3, #0]
 800229c:	699b      	ldr	r3, [r3, #24]
 800229e:	f003 0320 	and.w	r3, r3, #32
 80022a2:	2b20      	cmp	r3, #32
 80022a4:	d1e9      	bne.n	800227a <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 80022a6:	68fb      	ldr	r3, [r7, #12]
 80022a8:	681b      	ldr	r3, [r3, #0]
 80022aa:	699b      	ldr	r3, [r3, #24]
 80022ac:	f003 0320 	and.w	r3, r3, #32
 80022b0:	2b20      	cmp	r3, #32
 80022b2:	d003      	beq.n	80022bc <I2C_IsErrorOccurred+0xe0>
 80022b4:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80022b8:	2b00      	cmp	r3, #0
 80022ba:	d0aa      	beq.n	8002212 <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 80022bc:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80022c0:	2b00      	cmp	r3, #0
 80022c2:	d103      	bne.n	80022cc <I2C_IsErrorOccurred+0xf0>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80022c4:	68fb      	ldr	r3, [r7, #12]
 80022c6:	681b      	ldr	r3, [r3, #0]
 80022c8:	2220      	movs	r2, #32
 80022ca:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 80022cc:	6a3b      	ldr	r3, [r7, #32]
 80022ce:	f043 0304 	orr.w	r3, r3, #4
 80022d2:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 80022d4:	2301      	movs	r3, #1
 80022d6:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 80022da:	68fb      	ldr	r3, [r7, #12]
 80022dc:	681b      	ldr	r3, [r3, #0]
 80022de:	699b      	ldr	r3, [r3, #24]
 80022e0:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 80022e2:	69bb      	ldr	r3, [r7, #24]
 80022e4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80022e8:	2b00      	cmp	r3, #0
 80022ea:	d00b      	beq.n	8002304 <I2C_IsErrorOccurred+0x128>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 80022ec:	6a3b      	ldr	r3, [r7, #32]
 80022ee:	f043 0301 	orr.w	r3, r3, #1
 80022f2:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 80022f4:	68fb      	ldr	r3, [r7, #12]
 80022f6:	681b      	ldr	r3, [r3, #0]
 80022f8:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80022fc:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 80022fe:	2301      	movs	r3, #1
 8002300:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 8002304:	69bb      	ldr	r3, [r7, #24]
 8002306:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800230a:	2b00      	cmp	r3, #0
 800230c:	d00b      	beq.n	8002326 <I2C_IsErrorOccurred+0x14a>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 800230e:	6a3b      	ldr	r3, [r7, #32]
 8002310:	f043 0308 	orr.w	r3, r3, #8
 8002314:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8002316:	68fb      	ldr	r3, [r7, #12]
 8002318:	681b      	ldr	r3, [r3, #0]
 800231a:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800231e:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8002320:	2301      	movs	r3, #1
 8002322:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 8002326:	69bb      	ldr	r3, [r7, #24]
 8002328:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800232c:	2b00      	cmp	r3, #0
 800232e:	d00b      	beq.n	8002348 <I2C_IsErrorOccurred+0x16c>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 8002330:	6a3b      	ldr	r3, [r7, #32]
 8002332:	f043 0302 	orr.w	r3, r3, #2
 8002336:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8002338:	68fb      	ldr	r3, [r7, #12]
 800233a:	681b      	ldr	r3, [r3, #0]
 800233c:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8002340:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8002342:	2301      	movs	r3, #1
 8002344:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  if (status != HAL_OK)
 8002348:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800234c:	2b00      	cmp	r3, #0
 800234e:	d01c      	beq.n	800238a <I2C_IsErrorOccurred+0x1ae>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8002350:	68f8      	ldr	r0, [r7, #12]
 8002352:	f7ff fe3b 	bl	8001fcc <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8002356:	68fb      	ldr	r3, [r7, #12]
 8002358:	681b      	ldr	r3, [r3, #0]
 800235a:	6859      	ldr	r1, [r3, #4]
 800235c:	68fb      	ldr	r3, [r7, #12]
 800235e:	681a      	ldr	r2, [r3, #0]
 8002360:	4b0d      	ldr	r3, [pc, #52]	@ (8002398 <I2C_IsErrorOccurred+0x1bc>)
 8002362:	400b      	ands	r3, r1
 8002364:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 8002366:	68fb      	ldr	r3, [r7, #12]
 8002368:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800236a:	6a3b      	ldr	r3, [r7, #32]
 800236c:	431a      	orrs	r2, r3
 800236e:	68fb      	ldr	r3, [r7, #12]
 8002370:	645a      	str	r2, [r3, #68]	@ 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 8002372:	68fb      	ldr	r3, [r7, #12]
 8002374:	2220      	movs	r2, #32
 8002376:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800237a:	68fb      	ldr	r3, [r7, #12]
 800237c:	2200      	movs	r2, #0
 800237e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002382:	68fb      	ldr	r3, [r7, #12]
 8002384:	2200      	movs	r2, #0
 8002386:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  }

  return status;
 800238a:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 800238e:	4618      	mov	r0, r3
 8002390:	3728      	adds	r7, #40	@ 0x28
 8002392:	46bd      	mov	sp, r7
 8002394:	bd80      	pop	{r7, pc}
 8002396:	bf00      	nop
 8002398:	fe00e800 	.word	0xfe00e800

0800239c <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 800239c:	b480      	push	{r7}
 800239e:	b087      	sub	sp, #28
 80023a0:	af00      	add	r7, sp, #0
 80023a2:	60f8      	str	r0, [r7, #12]
 80023a4:	607b      	str	r3, [r7, #4]
 80023a6:	460b      	mov	r3, r1
 80023a8:	817b      	strh	r3, [r7, #10]
 80023aa:	4613      	mov	r3, r2
 80023ac:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 80023ae:	897b      	ldrh	r3, [r7, #10]
 80023b0:	f3c3 0209 	ubfx	r2, r3, #0, #10
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 80023b4:	7a7b      	ldrb	r3, [r7, #9]
 80023b6:	041b      	lsls	r3, r3, #16
 80023b8:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 80023bc:	431a      	orrs	r2, r3
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 80023be:	687b      	ldr	r3, [r7, #4]
 80023c0:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 80023c2:	6a3b      	ldr	r3, [r7, #32]
 80023c4:	4313      	orrs	r3, r2
 80023c6:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80023ca:	617b      	str	r3, [r7, #20]
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 80023cc:	68fb      	ldr	r3, [r7, #12]
 80023ce:	681b      	ldr	r3, [r3, #0]
 80023d0:	685a      	ldr	r2, [r3, #4]
 80023d2:	6a3b      	ldr	r3, [r7, #32]
 80023d4:	0d5b      	lsrs	r3, r3, #21
 80023d6:	f403 6180 	and.w	r1, r3, #1024	@ 0x400
 80023da:	4b08      	ldr	r3, [pc, #32]	@ (80023fc <I2C_TransferConfig+0x60>)
 80023dc:	430b      	orrs	r3, r1
 80023de:	43db      	mvns	r3, r3
 80023e0:	ea02 0103 	and.w	r1, r2, r3
 80023e4:	68fb      	ldr	r3, [r7, #12]
 80023e6:	681b      	ldr	r3, [r3, #0]
 80023e8:	697a      	ldr	r2, [r7, #20]
 80023ea:	430a      	orrs	r2, r1
 80023ec:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 80023ee:	bf00      	nop
 80023f0:	371c      	adds	r7, #28
 80023f2:	46bd      	mov	sp, r7
 80023f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023f8:	4770      	bx	lr
 80023fa:	bf00      	nop
 80023fc:	03ff63ff 	.word	0x03ff63ff

08002400 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8002400:	b480      	push	{r7}
 8002402:	b083      	sub	sp, #12
 8002404:	af00      	add	r7, sp, #0
 8002406:	6078      	str	r0, [r7, #4]
 8002408:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800240a:	687b      	ldr	r3, [r7, #4]
 800240c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002410:	b2db      	uxtb	r3, r3
 8002412:	2b20      	cmp	r3, #32
 8002414:	d138      	bne.n	8002488 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002416:	687b      	ldr	r3, [r7, #4]
 8002418:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800241c:	2b01      	cmp	r3, #1
 800241e:	d101      	bne.n	8002424 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8002420:	2302      	movs	r3, #2
 8002422:	e032      	b.n	800248a <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8002424:	687b      	ldr	r3, [r7, #4]
 8002426:	2201      	movs	r2, #1
 8002428:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 800242c:	687b      	ldr	r3, [r7, #4]
 800242e:	2224      	movs	r2, #36	@ 0x24
 8002430:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8002434:	687b      	ldr	r3, [r7, #4]
 8002436:	681b      	ldr	r3, [r3, #0]
 8002438:	681a      	ldr	r2, [r3, #0]
 800243a:	687b      	ldr	r3, [r7, #4]
 800243c:	681b      	ldr	r3, [r3, #0]
 800243e:	f022 0201 	bic.w	r2, r2, #1
 8002442:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8002444:	687b      	ldr	r3, [r7, #4]
 8002446:	681b      	ldr	r3, [r3, #0]
 8002448:	681a      	ldr	r2, [r3, #0]
 800244a:	687b      	ldr	r3, [r7, #4]
 800244c:	681b      	ldr	r3, [r3, #0]
 800244e:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8002452:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8002454:	687b      	ldr	r3, [r7, #4]
 8002456:	681b      	ldr	r3, [r3, #0]
 8002458:	6819      	ldr	r1, [r3, #0]
 800245a:	687b      	ldr	r3, [r7, #4]
 800245c:	681b      	ldr	r3, [r3, #0]
 800245e:	683a      	ldr	r2, [r7, #0]
 8002460:	430a      	orrs	r2, r1
 8002462:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8002464:	687b      	ldr	r3, [r7, #4]
 8002466:	681b      	ldr	r3, [r3, #0]
 8002468:	681a      	ldr	r2, [r3, #0]
 800246a:	687b      	ldr	r3, [r7, #4]
 800246c:	681b      	ldr	r3, [r3, #0]
 800246e:	f042 0201 	orr.w	r2, r2, #1
 8002472:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8002474:	687b      	ldr	r3, [r7, #4]
 8002476:	2220      	movs	r2, #32
 8002478:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800247c:	687b      	ldr	r3, [r7, #4]
 800247e:	2200      	movs	r2, #0
 8002480:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8002484:	2300      	movs	r3, #0
 8002486:	e000      	b.n	800248a <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8002488:	2302      	movs	r3, #2
  }
}
 800248a:	4618      	mov	r0, r3
 800248c:	370c      	adds	r7, #12
 800248e:	46bd      	mov	sp, r7
 8002490:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002494:	4770      	bx	lr

08002496 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8002496:	b480      	push	{r7}
 8002498:	b085      	sub	sp, #20
 800249a:	af00      	add	r7, sp, #0
 800249c:	6078      	str	r0, [r7, #4]
 800249e:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80024a0:	687b      	ldr	r3, [r7, #4]
 80024a2:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80024a6:	b2db      	uxtb	r3, r3
 80024a8:	2b20      	cmp	r3, #32
 80024aa:	d139      	bne.n	8002520 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80024ac:	687b      	ldr	r3, [r7, #4]
 80024ae:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80024b2:	2b01      	cmp	r3, #1
 80024b4:	d101      	bne.n	80024ba <HAL_I2CEx_ConfigDigitalFilter+0x24>
 80024b6:	2302      	movs	r3, #2
 80024b8:	e033      	b.n	8002522 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 80024ba:	687b      	ldr	r3, [r7, #4]
 80024bc:	2201      	movs	r2, #1
 80024be:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 80024c2:	687b      	ldr	r3, [r7, #4]
 80024c4:	2224      	movs	r2, #36	@ 0x24
 80024c6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80024ca:	687b      	ldr	r3, [r7, #4]
 80024cc:	681b      	ldr	r3, [r3, #0]
 80024ce:	681a      	ldr	r2, [r3, #0]
 80024d0:	687b      	ldr	r3, [r7, #4]
 80024d2:	681b      	ldr	r3, [r3, #0]
 80024d4:	f022 0201 	bic.w	r2, r2, #1
 80024d8:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 80024da:	687b      	ldr	r3, [r7, #4]
 80024dc:	681b      	ldr	r3, [r3, #0]
 80024de:	681b      	ldr	r3, [r3, #0]
 80024e0:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 80024e2:	68fb      	ldr	r3, [r7, #12]
 80024e4:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 80024e8:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 80024ea:	683b      	ldr	r3, [r7, #0]
 80024ec:	021b      	lsls	r3, r3, #8
 80024ee:	68fa      	ldr	r2, [r7, #12]
 80024f0:	4313      	orrs	r3, r2
 80024f2:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 80024f4:	687b      	ldr	r3, [r7, #4]
 80024f6:	681b      	ldr	r3, [r3, #0]
 80024f8:	68fa      	ldr	r2, [r7, #12]
 80024fa:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 80024fc:	687b      	ldr	r3, [r7, #4]
 80024fe:	681b      	ldr	r3, [r3, #0]
 8002500:	681a      	ldr	r2, [r3, #0]
 8002502:	687b      	ldr	r3, [r7, #4]
 8002504:	681b      	ldr	r3, [r3, #0]
 8002506:	f042 0201 	orr.w	r2, r2, #1
 800250a:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800250c:	687b      	ldr	r3, [r7, #4]
 800250e:	2220      	movs	r2, #32
 8002510:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002514:	687b      	ldr	r3, [r7, #4]
 8002516:	2200      	movs	r2, #0
 8002518:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 800251c:	2300      	movs	r3, #0
 800251e:	e000      	b.n	8002522 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8002520:	2302      	movs	r3, #2
  }
}
 8002522:	4618      	mov	r0, r3
 8002524:	3714      	adds	r7, #20
 8002526:	46bd      	mov	sp, r7
 8002528:	f85d 7b04 	ldr.w	r7, [sp], #4
 800252c:	4770      	bx	lr
	...

08002530 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8002530:	b480      	push	{r7}
 8002532:	b085      	sub	sp, #20
 8002534:	af00      	add	r7, sp, #0
 8002536:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 8002538:	687b      	ldr	r3, [r7, #4]
 800253a:	2b00      	cmp	r3, #0
 800253c:	d141      	bne.n	80025c2 <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 800253e:	4b4b      	ldr	r3, [pc, #300]	@ (800266c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002540:	681b      	ldr	r3, [r3, #0]
 8002542:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8002546:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800254a:	d131      	bne.n	80025b0 <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 800254c:	4b47      	ldr	r3, [pc, #284]	@ (800266c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800254e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8002552:	4a46      	ldr	r2, [pc, #280]	@ (800266c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002554:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8002558:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 800255c:	4b43      	ldr	r3, [pc, #268]	@ (800266c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800255e:	681b      	ldr	r3, [r3, #0]
 8002560:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8002564:	4a41      	ldr	r2, [pc, #260]	@ (800266c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002566:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800256a:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 800256c:	4b40      	ldr	r3, [pc, #256]	@ (8002670 <HAL_PWREx_ControlVoltageScaling+0x140>)
 800256e:	681b      	ldr	r3, [r3, #0]
 8002570:	2232      	movs	r2, #50	@ 0x32
 8002572:	fb02 f303 	mul.w	r3, r2, r3
 8002576:	4a3f      	ldr	r2, [pc, #252]	@ (8002674 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8002578:	fba2 2303 	umull	r2, r3, r2, r3
 800257c:	0c9b      	lsrs	r3, r3, #18
 800257e:	3301      	adds	r3, #1
 8002580:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8002582:	e002      	b.n	800258a <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 8002584:	68fb      	ldr	r3, [r7, #12]
 8002586:	3b01      	subs	r3, #1
 8002588:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800258a:	4b38      	ldr	r3, [pc, #224]	@ (800266c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800258c:	695b      	ldr	r3, [r3, #20]
 800258e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002592:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002596:	d102      	bne.n	800259e <HAL_PWREx_ControlVoltageScaling+0x6e>
 8002598:	68fb      	ldr	r3, [r7, #12]
 800259a:	2b00      	cmp	r3, #0
 800259c:	d1f2      	bne.n	8002584 <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800259e:	4b33      	ldr	r3, [pc, #204]	@ (800266c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80025a0:	695b      	ldr	r3, [r3, #20]
 80025a2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80025a6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80025aa:	d158      	bne.n	800265e <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 80025ac:	2303      	movs	r3, #3
 80025ae:	e057      	b.n	8002660 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80025b0:	4b2e      	ldr	r3, [pc, #184]	@ (800266c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80025b2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80025b6:	4a2d      	ldr	r2, [pc, #180]	@ (800266c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80025b8:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80025bc:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 80025c0:	e04d      	b.n	800265e <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 80025c2:	687b      	ldr	r3, [r7, #4]
 80025c4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80025c8:	d141      	bne.n	800264e <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 80025ca:	4b28      	ldr	r3, [pc, #160]	@ (800266c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80025cc:	681b      	ldr	r3, [r3, #0]
 80025ce:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 80025d2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80025d6:	d131      	bne.n	800263c <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80025d8:	4b24      	ldr	r3, [pc, #144]	@ (800266c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80025da:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80025de:	4a23      	ldr	r2, [pc, #140]	@ (800266c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80025e0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80025e4:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 80025e8:	4b20      	ldr	r3, [pc, #128]	@ (800266c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80025ea:	681b      	ldr	r3, [r3, #0]
 80025ec:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 80025f0:	4a1e      	ldr	r2, [pc, #120]	@ (800266c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80025f2:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80025f6:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 80025f8:	4b1d      	ldr	r3, [pc, #116]	@ (8002670 <HAL_PWREx_ControlVoltageScaling+0x140>)
 80025fa:	681b      	ldr	r3, [r3, #0]
 80025fc:	2232      	movs	r2, #50	@ 0x32
 80025fe:	fb02 f303 	mul.w	r3, r2, r3
 8002602:	4a1c      	ldr	r2, [pc, #112]	@ (8002674 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8002604:	fba2 2303 	umull	r2, r3, r2, r3
 8002608:	0c9b      	lsrs	r3, r3, #18
 800260a:	3301      	adds	r3, #1
 800260c:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800260e:	e002      	b.n	8002616 <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 8002610:	68fb      	ldr	r3, [r7, #12]
 8002612:	3b01      	subs	r3, #1
 8002614:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8002616:	4b15      	ldr	r3, [pc, #84]	@ (800266c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002618:	695b      	ldr	r3, [r3, #20]
 800261a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800261e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002622:	d102      	bne.n	800262a <HAL_PWREx_ControlVoltageScaling+0xfa>
 8002624:	68fb      	ldr	r3, [r7, #12]
 8002626:	2b00      	cmp	r3, #0
 8002628:	d1f2      	bne.n	8002610 <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800262a:	4b10      	ldr	r3, [pc, #64]	@ (800266c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800262c:	695b      	ldr	r3, [r3, #20]
 800262e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002632:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002636:	d112      	bne.n	800265e <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8002638:	2303      	movs	r3, #3
 800263a:	e011      	b.n	8002660 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 800263c:	4b0b      	ldr	r3, [pc, #44]	@ (800266c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800263e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8002642:	4a0a      	ldr	r2, [pc, #40]	@ (800266c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002644:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002648:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 800264c:	e007      	b.n	800265e <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 800264e:	4b07      	ldr	r3, [pc, #28]	@ (800266c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002650:	681b      	ldr	r3, [r3, #0]
 8002652:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8002656:	4a05      	ldr	r2, [pc, #20]	@ (800266c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002658:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800265c:	6013      	str	r3, [r2, #0]
    /* No need to wait for VOSF to be cleared for this transition */
    /* PWR_CR5_R1MODE bit setting has no effect in Range 2        */
  }

  return HAL_OK;
 800265e:	2300      	movs	r3, #0
}
 8002660:	4618      	mov	r0, r3
 8002662:	3714      	adds	r7, #20
 8002664:	46bd      	mov	sp, r7
 8002666:	f85d 7b04 	ldr.w	r7, [sp], #4
 800266a:	4770      	bx	lr
 800266c:	40007000 	.word	0x40007000
 8002670:	20000044 	.word	0x20000044
 8002674:	431bde83 	.word	0x431bde83

08002678 <HAL_PWREx_DisableUCPDDeadBattery>:
  *       or to hand over control to the UCPD (which should therefore be
  *       initialized before doing the disable).
  * @retval None
  */
void HAL_PWREx_DisableUCPDDeadBattery(void)
{
 8002678:	b480      	push	{r7}
 800267a:	af00      	add	r7, sp, #0
  /* Write 1 to disable the USB Type-C dead battery pull-down behavior */
  SET_BIT(PWR->CR3, PWR_CR3_UCPD_DBDIS);
 800267c:	4b05      	ldr	r3, [pc, #20]	@ (8002694 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 800267e:	689b      	ldr	r3, [r3, #8]
 8002680:	4a04      	ldr	r2, [pc, #16]	@ (8002694 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 8002682:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002686:	6093      	str	r3, [r2, #8]
}
 8002688:	bf00      	nop
 800268a:	46bd      	mov	sp, r7
 800268c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002690:	4770      	bx	lr
 8002692:	bf00      	nop
 8002694:	40007000 	.word	0x40007000

08002698 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002698:	b580      	push	{r7, lr}
 800269a:	b088      	sub	sp, #32
 800269c:	af00      	add	r7, sp, #0
 800269e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80026a0:	687b      	ldr	r3, [r7, #4]
 80026a2:	2b00      	cmp	r3, #0
 80026a4:	d101      	bne.n	80026aa <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80026a6:	2301      	movs	r3, #1
 80026a8:	e2fe      	b.n	8002ca8 <HAL_RCC_OscConfig+0x610>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80026aa:	687b      	ldr	r3, [r7, #4]
 80026ac:	681b      	ldr	r3, [r3, #0]
 80026ae:	f003 0301 	and.w	r3, r3, #1
 80026b2:	2b00      	cmp	r3, #0
 80026b4:	d075      	beq.n	80027a2 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80026b6:	4b97      	ldr	r3, [pc, #604]	@ (8002914 <HAL_RCC_OscConfig+0x27c>)
 80026b8:	689b      	ldr	r3, [r3, #8]
 80026ba:	f003 030c 	and.w	r3, r3, #12
 80026be:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 80026c0:	4b94      	ldr	r3, [pc, #592]	@ (8002914 <HAL_RCC_OscConfig+0x27c>)
 80026c2:	68db      	ldr	r3, [r3, #12]
 80026c4:	f003 0303 	and.w	r3, r3, #3
 80026c8:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 80026ca:	69bb      	ldr	r3, [r7, #24]
 80026cc:	2b0c      	cmp	r3, #12
 80026ce:	d102      	bne.n	80026d6 <HAL_RCC_OscConfig+0x3e>
 80026d0:	697b      	ldr	r3, [r7, #20]
 80026d2:	2b03      	cmp	r3, #3
 80026d4:	d002      	beq.n	80026dc <HAL_RCC_OscConfig+0x44>
 80026d6:	69bb      	ldr	r3, [r7, #24]
 80026d8:	2b08      	cmp	r3, #8
 80026da:	d10b      	bne.n	80026f4 <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80026dc:	4b8d      	ldr	r3, [pc, #564]	@ (8002914 <HAL_RCC_OscConfig+0x27c>)
 80026de:	681b      	ldr	r3, [r3, #0]
 80026e0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80026e4:	2b00      	cmp	r3, #0
 80026e6:	d05b      	beq.n	80027a0 <HAL_RCC_OscConfig+0x108>
 80026e8:	687b      	ldr	r3, [r7, #4]
 80026ea:	685b      	ldr	r3, [r3, #4]
 80026ec:	2b00      	cmp	r3, #0
 80026ee:	d157      	bne.n	80027a0 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80026f0:	2301      	movs	r3, #1
 80026f2:	e2d9      	b.n	8002ca8 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80026f4:	687b      	ldr	r3, [r7, #4]
 80026f6:	685b      	ldr	r3, [r3, #4]
 80026f8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80026fc:	d106      	bne.n	800270c <HAL_RCC_OscConfig+0x74>
 80026fe:	4b85      	ldr	r3, [pc, #532]	@ (8002914 <HAL_RCC_OscConfig+0x27c>)
 8002700:	681b      	ldr	r3, [r3, #0]
 8002702:	4a84      	ldr	r2, [pc, #528]	@ (8002914 <HAL_RCC_OscConfig+0x27c>)
 8002704:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002708:	6013      	str	r3, [r2, #0]
 800270a:	e01d      	b.n	8002748 <HAL_RCC_OscConfig+0xb0>
 800270c:	687b      	ldr	r3, [r7, #4]
 800270e:	685b      	ldr	r3, [r3, #4]
 8002710:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8002714:	d10c      	bne.n	8002730 <HAL_RCC_OscConfig+0x98>
 8002716:	4b7f      	ldr	r3, [pc, #508]	@ (8002914 <HAL_RCC_OscConfig+0x27c>)
 8002718:	681b      	ldr	r3, [r3, #0]
 800271a:	4a7e      	ldr	r2, [pc, #504]	@ (8002914 <HAL_RCC_OscConfig+0x27c>)
 800271c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002720:	6013      	str	r3, [r2, #0]
 8002722:	4b7c      	ldr	r3, [pc, #496]	@ (8002914 <HAL_RCC_OscConfig+0x27c>)
 8002724:	681b      	ldr	r3, [r3, #0]
 8002726:	4a7b      	ldr	r2, [pc, #492]	@ (8002914 <HAL_RCC_OscConfig+0x27c>)
 8002728:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800272c:	6013      	str	r3, [r2, #0]
 800272e:	e00b      	b.n	8002748 <HAL_RCC_OscConfig+0xb0>
 8002730:	4b78      	ldr	r3, [pc, #480]	@ (8002914 <HAL_RCC_OscConfig+0x27c>)
 8002732:	681b      	ldr	r3, [r3, #0]
 8002734:	4a77      	ldr	r2, [pc, #476]	@ (8002914 <HAL_RCC_OscConfig+0x27c>)
 8002736:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800273a:	6013      	str	r3, [r2, #0]
 800273c:	4b75      	ldr	r3, [pc, #468]	@ (8002914 <HAL_RCC_OscConfig+0x27c>)
 800273e:	681b      	ldr	r3, [r3, #0]
 8002740:	4a74      	ldr	r2, [pc, #464]	@ (8002914 <HAL_RCC_OscConfig+0x27c>)
 8002742:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002746:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002748:	687b      	ldr	r3, [r7, #4]
 800274a:	685b      	ldr	r3, [r3, #4]
 800274c:	2b00      	cmp	r3, #0
 800274e:	d013      	beq.n	8002778 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002750:	f7fe ffdc 	bl	800170c <HAL_GetTick>
 8002754:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002756:	e008      	b.n	800276a <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002758:	f7fe ffd8 	bl	800170c <HAL_GetTick>
 800275c:	4602      	mov	r2, r0
 800275e:	693b      	ldr	r3, [r7, #16]
 8002760:	1ad3      	subs	r3, r2, r3
 8002762:	2b64      	cmp	r3, #100	@ 0x64
 8002764:	d901      	bls.n	800276a <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8002766:	2303      	movs	r3, #3
 8002768:	e29e      	b.n	8002ca8 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800276a:	4b6a      	ldr	r3, [pc, #424]	@ (8002914 <HAL_RCC_OscConfig+0x27c>)
 800276c:	681b      	ldr	r3, [r3, #0]
 800276e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002772:	2b00      	cmp	r3, #0
 8002774:	d0f0      	beq.n	8002758 <HAL_RCC_OscConfig+0xc0>
 8002776:	e014      	b.n	80027a2 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002778:	f7fe ffc8 	bl	800170c <HAL_GetTick>
 800277c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800277e:	e008      	b.n	8002792 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002780:	f7fe ffc4 	bl	800170c <HAL_GetTick>
 8002784:	4602      	mov	r2, r0
 8002786:	693b      	ldr	r3, [r7, #16]
 8002788:	1ad3      	subs	r3, r2, r3
 800278a:	2b64      	cmp	r3, #100	@ 0x64
 800278c:	d901      	bls.n	8002792 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800278e:	2303      	movs	r3, #3
 8002790:	e28a      	b.n	8002ca8 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8002792:	4b60      	ldr	r3, [pc, #384]	@ (8002914 <HAL_RCC_OscConfig+0x27c>)
 8002794:	681b      	ldr	r3, [r3, #0]
 8002796:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800279a:	2b00      	cmp	r3, #0
 800279c:	d1f0      	bne.n	8002780 <HAL_RCC_OscConfig+0xe8>
 800279e:	e000      	b.n	80027a2 <HAL_RCC_OscConfig+0x10a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80027a0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80027a2:	687b      	ldr	r3, [r7, #4]
 80027a4:	681b      	ldr	r3, [r3, #0]
 80027a6:	f003 0302 	and.w	r3, r3, #2
 80027aa:	2b00      	cmp	r3, #0
 80027ac:	d075      	beq.n	800289a <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80027ae:	4b59      	ldr	r3, [pc, #356]	@ (8002914 <HAL_RCC_OscConfig+0x27c>)
 80027b0:	689b      	ldr	r3, [r3, #8]
 80027b2:	f003 030c 	and.w	r3, r3, #12
 80027b6:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 80027b8:	4b56      	ldr	r3, [pc, #344]	@ (8002914 <HAL_RCC_OscConfig+0x27c>)
 80027ba:	68db      	ldr	r3, [r3, #12]
 80027bc:	f003 0303 	and.w	r3, r3, #3
 80027c0:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 80027c2:	69bb      	ldr	r3, [r7, #24]
 80027c4:	2b0c      	cmp	r3, #12
 80027c6:	d102      	bne.n	80027ce <HAL_RCC_OscConfig+0x136>
 80027c8:	697b      	ldr	r3, [r7, #20]
 80027ca:	2b02      	cmp	r3, #2
 80027cc:	d002      	beq.n	80027d4 <HAL_RCC_OscConfig+0x13c>
 80027ce:	69bb      	ldr	r3, [r7, #24]
 80027d0:	2b04      	cmp	r3, #4
 80027d2:	d11f      	bne.n	8002814 <HAL_RCC_OscConfig+0x17c>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80027d4:	4b4f      	ldr	r3, [pc, #316]	@ (8002914 <HAL_RCC_OscConfig+0x27c>)
 80027d6:	681b      	ldr	r3, [r3, #0]
 80027d8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80027dc:	2b00      	cmp	r3, #0
 80027de:	d005      	beq.n	80027ec <HAL_RCC_OscConfig+0x154>
 80027e0:	687b      	ldr	r3, [r7, #4]
 80027e2:	68db      	ldr	r3, [r3, #12]
 80027e4:	2b00      	cmp	r3, #0
 80027e6:	d101      	bne.n	80027ec <HAL_RCC_OscConfig+0x154>
      {
        return HAL_ERROR;
 80027e8:	2301      	movs	r3, #1
 80027ea:	e25d      	b.n	8002ca8 <HAL_RCC_OscConfig+0x610>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80027ec:	4b49      	ldr	r3, [pc, #292]	@ (8002914 <HAL_RCC_OscConfig+0x27c>)
 80027ee:	685b      	ldr	r3, [r3, #4]
 80027f0:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 80027f4:	687b      	ldr	r3, [r7, #4]
 80027f6:	691b      	ldr	r3, [r3, #16]
 80027f8:	061b      	lsls	r3, r3, #24
 80027fa:	4946      	ldr	r1, [pc, #280]	@ (8002914 <HAL_RCC_OscConfig+0x27c>)
 80027fc:	4313      	orrs	r3, r2
 80027fe:	604b      	str	r3, [r1, #4]

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8002800:	4b45      	ldr	r3, [pc, #276]	@ (8002918 <HAL_RCC_OscConfig+0x280>)
 8002802:	681b      	ldr	r3, [r3, #0]
 8002804:	4618      	mov	r0, r3
 8002806:	f7fe ff35 	bl	8001674 <HAL_InitTick>
 800280a:	4603      	mov	r3, r0
 800280c:	2b00      	cmp	r3, #0
 800280e:	d043      	beq.n	8002898 <HAL_RCC_OscConfig+0x200>
        {
          return HAL_ERROR;
 8002810:	2301      	movs	r3, #1
 8002812:	e249      	b.n	8002ca8 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002814:	687b      	ldr	r3, [r7, #4]
 8002816:	68db      	ldr	r3, [r3, #12]
 8002818:	2b00      	cmp	r3, #0
 800281a:	d023      	beq.n	8002864 <HAL_RCC_OscConfig+0x1cc>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800281c:	4b3d      	ldr	r3, [pc, #244]	@ (8002914 <HAL_RCC_OscConfig+0x27c>)
 800281e:	681b      	ldr	r3, [r3, #0]
 8002820:	4a3c      	ldr	r2, [pc, #240]	@ (8002914 <HAL_RCC_OscConfig+0x27c>)
 8002822:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002826:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002828:	f7fe ff70 	bl	800170c <HAL_GetTick>
 800282c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800282e:	e008      	b.n	8002842 <HAL_RCC_OscConfig+0x1aa>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002830:	f7fe ff6c 	bl	800170c <HAL_GetTick>
 8002834:	4602      	mov	r2, r0
 8002836:	693b      	ldr	r3, [r7, #16]
 8002838:	1ad3      	subs	r3, r2, r3
 800283a:	2b02      	cmp	r3, #2
 800283c:	d901      	bls.n	8002842 <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 800283e:	2303      	movs	r3, #3
 8002840:	e232      	b.n	8002ca8 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002842:	4b34      	ldr	r3, [pc, #208]	@ (8002914 <HAL_RCC_OscConfig+0x27c>)
 8002844:	681b      	ldr	r3, [r3, #0]
 8002846:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800284a:	2b00      	cmp	r3, #0
 800284c:	d0f0      	beq.n	8002830 <HAL_RCC_OscConfig+0x198>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800284e:	4b31      	ldr	r3, [pc, #196]	@ (8002914 <HAL_RCC_OscConfig+0x27c>)
 8002850:	685b      	ldr	r3, [r3, #4]
 8002852:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8002856:	687b      	ldr	r3, [r7, #4]
 8002858:	691b      	ldr	r3, [r3, #16]
 800285a:	061b      	lsls	r3, r3, #24
 800285c:	492d      	ldr	r1, [pc, #180]	@ (8002914 <HAL_RCC_OscConfig+0x27c>)
 800285e:	4313      	orrs	r3, r2
 8002860:	604b      	str	r3, [r1, #4]
 8002862:	e01a      	b.n	800289a <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002864:	4b2b      	ldr	r3, [pc, #172]	@ (8002914 <HAL_RCC_OscConfig+0x27c>)
 8002866:	681b      	ldr	r3, [r3, #0]
 8002868:	4a2a      	ldr	r2, [pc, #168]	@ (8002914 <HAL_RCC_OscConfig+0x27c>)
 800286a:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800286e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002870:	f7fe ff4c 	bl	800170c <HAL_GetTick>
 8002874:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8002876:	e008      	b.n	800288a <HAL_RCC_OscConfig+0x1f2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002878:	f7fe ff48 	bl	800170c <HAL_GetTick>
 800287c:	4602      	mov	r2, r0
 800287e:	693b      	ldr	r3, [r7, #16]
 8002880:	1ad3      	subs	r3, r2, r3
 8002882:	2b02      	cmp	r3, #2
 8002884:	d901      	bls.n	800288a <HAL_RCC_OscConfig+0x1f2>
          {
            return HAL_TIMEOUT;
 8002886:	2303      	movs	r3, #3
 8002888:	e20e      	b.n	8002ca8 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800288a:	4b22      	ldr	r3, [pc, #136]	@ (8002914 <HAL_RCC_OscConfig+0x27c>)
 800288c:	681b      	ldr	r3, [r3, #0]
 800288e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002892:	2b00      	cmp	r3, #0
 8002894:	d1f0      	bne.n	8002878 <HAL_RCC_OscConfig+0x1e0>
 8002896:	e000      	b.n	800289a <HAL_RCC_OscConfig+0x202>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002898:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800289a:	687b      	ldr	r3, [r7, #4]
 800289c:	681b      	ldr	r3, [r3, #0]
 800289e:	f003 0308 	and.w	r3, r3, #8
 80028a2:	2b00      	cmp	r3, #0
 80028a4:	d041      	beq.n	800292a <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80028a6:	687b      	ldr	r3, [r7, #4]
 80028a8:	695b      	ldr	r3, [r3, #20]
 80028aa:	2b00      	cmp	r3, #0
 80028ac:	d01c      	beq.n	80028e8 <HAL_RCC_OscConfig+0x250>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80028ae:	4b19      	ldr	r3, [pc, #100]	@ (8002914 <HAL_RCC_OscConfig+0x27c>)
 80028b0:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80028b4:	4a17      	ldr	r2, [pc, #92]	@ (8002914 <HAL_RCC_OscConfig+0x27c>)
 80028b6:	f043 0301 	orr.w	r3, r3, #1
 80028ba:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80028be:	f7fe ff25 	bl	800170c <HAL_GetTick>
 80028c2:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80028c4:	e008      	b.n	80028d8 <HAL_RCC_OscConfig+0x240>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80028c6:	f7fe ff21 	bl	800170c <HAL_GetTick>
 80028ca:	4602      	mov	r2, r0
 80028cc:	693b      	ldr	r3, [r7, #16]
 80028ce:	1ad3      	subs	r3, r2, r3
 80028d0:	2b02      	cmp	r3, #2
 80028d2:	d901      	bls.n	80028d8 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 80028d4:	2303      	movs	r3, #3
 80028d6:	e1e7      	b.n	8002ca8 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80028d8:	4b0e      	ldr	r3, [pc, #56]	@ (8002914 <HAL_RCC_OscConfig+0x27c>)
 80028da:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80028de:	f003 0302 	and.w	r3, r3, #2
 80028e2:	2b00      	cmp	r3, #0
 80028e4:	d0ef      	beq.n	80028c6 <HAL_RCC_OscConfig+0x22e>
 80028e6:	e020      	b.n	800292a <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80028e8:	4b0a      	ldr	r3, [pc, #40]	@ (8002914 <HAL_RCC_OscConfig+0x27c>)
 80028ea:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80028ee:	4a09      	ldr	r2, [pc, #36]	@ (8002914 <HAL_RCC_OscConfig+0x27c>)
 80028f0:	f023 0301 	bic.w	r3, r3, #1
 80028f4:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80028f8:	f7fe ff08 	bl	800170c <HAL_GetTick>
 80028fc:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80028fe:	e00d      	b.n	800291c <HAL_RCC_OscConfig+0x284>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002900:	f7fe ff04 	bl	800170c <HAL_GetTick>
 8002904:	4602      	mov	r2, r0
 8002906:	693b      	ldr	r3, [r7, #16]
 8002908:	1ad3      	subs	r3, r2, r3
 800290a:	2b02      	cmp	r3, #2
 800290c:	d906      	bls.n	800291c <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 800290e:	2303      	movs	r3, #3
 8002910:	e1ca      	b.n	8002ca8 <HAL_RCC_OscConfig+0x610>
 8002912:	bf00      	nop
 8002914:	40021000 	.word	0x40021000
 8002918:	20000048 	.word	0x20000048
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800291c:	4b8c      	ldr	r3, [pc, #560]	@ (8002b50 <HAL_RCC_OscConfig+0x4b8>)
 800291e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002922:	f003 0302 	and.w	r3, r3, #2
 8002926:	2b00      	cmp	r3, #0
 8002928:	d1ea      	bne.n	8002900 <HAL_RCC_OscConfig+0x268>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800292a:	687b      	ldr	r3, [r7, #4]
 800292c:	681b      	ldr	r3, [r3, #0]
 800292e:	f003 0304 	and.w	r3, r3, #4
 8002932:	2b00      	cmp	r3, #0
 8002934:	f000 80a6 	beq.w	8002a84 <HAL_RCC_OscConfig+0x3ec>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002938:	2300      	movs	r3, #0
 800293a:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain if necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 800293c:	4b84      	ldr	r3, [pc, #528]	@ (8002b50 <HAL_RCC_OscConfig+0x4b8>)
 800293e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002940:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002944:	2b00      	cmp	r3, #0
 8002946:	d101      	bne.n	800294c <HAL_RCC_OscConfig+0x2b4>
 8002948:	2301      	movs	r3, #1
 800294a:	e000      	b.n	800294e <HAL_RCC_OscConfig+0x2b6>
 800294c:	2300      	movs	r3, #0
 800294e:	2b00      	cmp	r3, #0
 8002950:	d00d      	beq.n	800296e <HAL_RCC_OscConfig+0x2d6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002952:	4b7f      	ldr	r3, [pc, #508]	@ (8002b50 <HAL_RCC_OscConfig+0x4b8>)
 8002954:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002956:	4a7e      	ldr	r2, [pc, #504]	@ (8002b50 <HAL_RCC_OscConfig+0x4b8>)
 8002958:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800295c:	6593      	str	r3, [r2, #88]	@ 0x58
 800295e:	4b7c      	ldr	r3, [pc, #496]	@ (8002b50 <HAL_RCC_OscConfig+0x4b8>)
 8002960:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002962:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002966:	60fb      	str	r3, [r7, #12]
 8002968:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 800296a:	2301      	movs	r3, #1
 800296c:	77fb      	strb	r3, [r7, #31]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800296e:	4b79      	ldr	r3, [pc, #484]	@ (8002b54 <HAL_RCC_OscConfig+0x4bc>)
 8002970:	681b      	ldr	r3, [r3, #0]
 8002972:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002976:	2b00      	cmp	r3, #0
 8002978:	d118      	bne.n	80029ac <HAL_RCC_OscConfig+0x314>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800297a:	4b76      	ldr	r3, [pc, #472]	@ (8002b54 <HAL_RCC_OscConfig+0x4bc>)
 800297c:	681b      	ldr	r3, [r3, #0]
 800297e:	4a75      	ldr	r2, [pc, #468]	@ (8002b54 <HAL_RCC_OscConfig+0x4bc>)
 8002980:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002984:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002986:	f7fe fec1 	bl	800170c <HAL_GetTick>
 800298a:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800298c:	e008      	b.n	80029a0 <HAL_RCC_OscConfig+0x308>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800298e:	f7fe febd 	bl	800170c <HAL_GetTick>
 8002992:	4602      	mov	r2, r0
 8002994:	693b      	ldr	r3, [r7, #16]
 8002996:	1ad3      	subs	r3, r2, r3
 8002998:	2b02      	cmp	r3, #2
 800299a:	d901      	bls.n	80029a0 <HAL_RCC_OscConfig+0x308>
        {
          return HAL_TIMEOUT;
 800299c:	2303      	movs	r3, #3
 800299e:	e183      	b.n	8002ca8 <HAL_RCC_OscConfig+0x610>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80029a0:	4b6c      	ldr	r3, [pc, #432]	@ (8002b54 <HAL_RCC_OscConfig+0x4bc>)
 80029a2:	681b      	ldr	r3, [r3, #0]
 80029a4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80029a8:	2b00      	cmp	r3, #0
 80029aa:	d0f0      	beq.n	800298e <HAL_RCC_OscConfig+0x2f6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80029ac:	687b      	ldr	r3, [r7, #4]
 80029ae:	689b      	ldr	r3, [r3, #8]
 80029b0:	2b01      	cmp	r3, #1
 80029b2:	d108      	bne.n	80029c6 <HAL_RCC_OscConfig+0x32e>
 80029b4:	4b66      	ldr	r3, [pc, #408]	@ (8002b50 <HAL_RCC_OscConfig+0x4b8>)
 80029b6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80029ba:	4a65      	ldr	r2, [pc, #404]	@ (8002b50 <HAL_RCC_OscConfig+0x4b8>)
 80029bc:	f043 0301 	orr.w	r3, r3, #1
 80029c0:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80029c4:	e024      	b.n	8002a10 <HAL_RCC_OscConfig+0x378>
 80029c6:	687b      	ldr	r3, [r7, #4]
 80029c8:	689b      	ldr	r3, [r3, #8]
 80029ca:	2b05      	cmp	r3, #5
 80029cc:	d110      	bne.n	80029f0 <HAL_RCC_OscConfig+0x358>
 80029ce:	4b60      	ldr	r3, [pc, #384]	@ (8002b50 <HAL_RCC_OscConfig+0x4b8>)
 80029d0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80029d4:	4a5e      	ldr	r2, [pc, #376]	@ (8002b50 <HAL_RCC_OscConfig+0x4b8>)
 80029d6:	f043 0304 	orr.w	r3, r3, #4
 80029da:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80029de:	4b5c      	ldr	r3, [pc, #368]	@ (8002b50 <HAL_RCC_OscConfig+0x4b8>)
 80029e0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80029e4:	4a5a      	ldr	r2, [pc, #360]	@ (8002b50 <HAL_RCC_OscConfig+0x4b8>)
 80029e6:	f043 0301 	orr.w	r3, r3, #1
 80029ea:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80029ee:	e00f      	b.n	8002a10 <HAL_RCC_OscConfig+0x378>
 80029f0:	4b57      	ldr	r3, [pc, #348]	@ (8002b50 <HAL_RCC_OscConfig+0x4b8>)
 80029f2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80029f6:	4a56      	ldr	r2, [pc, #344]	@ (8002b50 <HAL_RCC_OscConfig+0x4b8>)
 80029f8:	f023 0301 	bic.w	r3, r3, #1
 80029fc:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8002a00:	4b53      	ldr	r3, [pc, #332]	@ (8002b50 <HAL_RCC_OscConfig+0x4b8>)
 8002a02:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002a06:	4a52      	ldr	r2, [pc, #328]	@ (8002b50 <HAL_RCC_OscConfig+0x4b8>)
 8002a08:	f023 0304 	bic.w	r3, r3, #4
 8002a0c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8002a10:	687b      	ldr	r3, [r7, #4]
 8002a12:	689b      	ldr	r3, [r3, #8]
 8002a14:	2b00      	cmp	r3, #0
 8002a16:	d016      	beq.n	8002a46 <HAL_RCC_OscConfig+0x3ae>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002a18:	f7fe fe78 	bl	800170c <HAL_GetTick>
 8002a1c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002a1e:	e00a      	b.n	8002a36 <HAL_RCC_OscConfig+0x39e>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002a20:	f7fe fe74 	bl	800170c <HAL_GetTick>
 8002a24:	4602      	mov	r2, r0
 8002a26:	693b      	ldr	r3, [r7, #16]
 8002a28:	1ad3      	subs	r3, r2, r3
 8002a2a:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002a2e:	4293      	cmp	r3, r2
 8002a30:	d901      	bls.n	8002a36 <HAL_RCC_OscConfig+0x39e>
        {
          return HAL_TIMEOUT;
 8002a32:	2303      	movs	r3, #3
 8002a34:	e138      	b.n	8002ca8 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002a36:	4b46      	ldr	r3, [pc, #280]	@ (8002b50 <HAL_RCC_OscConfig+0x4b8>)
 8002a38:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002a3c:	f003 0302 	and.w	r3, r3, #2
 8002a40:	2b00      	cmp	r3, #0
 8002a42:	d0ed      	beq.n	8002a20 <HAL_RCC_OscConfig+0x388>
 8002a44:	e015      	b.n	8002a72 <HAL_RCC_OscConfig+0x3da>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002a46:	f7fe fe61 	bl	800170c <HAL_GetTick>
 8002a4a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8002a4c:	e00a      	b.n	8002a64 <HAL_RCC_OscConfig+0x3cc>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002a4e:	f7fe fe5d 	bl	800170c <HAL_GetTick>
 8002a52:	4602      	mov	r2, r0
 8002a54:	693b      	ldr	r3, [r7, #16]
 8002a56:	1ad3      	subs	r3, r2, r3
 8002a58:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002a5c:	4293      	cmp	r3, r2
 8002a5e:	d901      	bls.n	8002a64 <HAL_RCC_OscConfig+0x3cc>
        {
          return HAL_TIMEOUT;
 8002a60:	2303      	movs	r3, #3
 8002a62:	e121      	b.n	8002ca8 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8002a64:	4b3a      	ldr	r3, [pc, #232]	@ (8002b50 <HAL_RCC_OscConfig+0x4b8>)
 8002a66:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002a6a:	f003 0302 	and.w	r3, r3, #2
 8002a6e:	2b00      	cmp	r3, #0
 8002a70:	d1ed      	bne.n	8002a4e <HAL_RCC_OscConfig+0x3b6>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8002a72:	7ffb      	ldrb	r3, [r7, #31]
 8002a74:	2b01      	cmp	r3, #1
 8002a76:	d105      	bne.n	8002a84 <HAL_RCC_OscConfig+0x3ec>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002a78:	4b35      	ldr	r3, [pc, #212]	@ (8002b50 <HAL_RCC_OscConfig+0x4b8>)
 8002a7a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002a7c:	4a34      	ldr	r2, [pc, #208]	@ (8002b50 <HAL_RCC_OscConfig+0x4b8>)
 8002a7e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002a82:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8002a84:	687b      	ldr	r3, [r7, #4]
 8002a86:	681b      	ldr	r3, [r3, #0]
 8002a88:	f003 0320 	and.w	r3, r3, #32
 8002a8c:	2b00      	cmp	r3, #0
 8002a8e:	d03c      	beq.n	8002b0a <HAL_RCC_OscConfig+0x472>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8002a90:	687b      	ldr	r3, [r7, #4]
 8002a92:	699b      	ldr	r3, [r3, #24]
 8002a94:	2b00      	cmp	r3, #0
 8002a96:	d01c      	beq.n	8002ad2 <HAL_RCC_OscConfig+0x43a>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8002a98:	4b2d      	ldr	r3, [pc, #180]	@ (8002b50 <HAL_RCC_OscConfig+0x4b8>)
 8002a9a:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8002a9e:	4a2c      	ldr	r2, [pc, #176]	@ (8002b50 <HAL_RCC_OscConfig+0x4b8>)
 8002aa0:	f043 0301 	orr.w	r3, r3, #1
 8002aa4:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002aa8:	f7fe fe30 	bl	800170c <HAL_GetTick>
 8002aac:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8002aae:	e008      	b.n	8002ac2 <HAL_RCC_OscConfig+0x42a>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8002ab0:	f7fe fe2c 	bl	800170c <HAL_GetTick>
 8002ab4:	4602      	mov	r2, r0
 8002ab6:	693b      	ldr	r3, [r7, #16]
 8002ab8:	1ad3      	subs	r3, r2, r3
 8002aba:	2b02      	cmp	r3, #2
 8002abc:	d901      	bls.n	8002ac2 <HAL_RCC_OscConfig+0x42a>
        {
          return HAL_TIMEOUT;
 8002abe:	2303      	movs	r3, #3
 8002ac0:	e0f2      	b.n	8002ca8 <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8002ac2:	4b23      	ldr	r3, [pc, #140]	@ (8002b50 <HAL_RCC_OscConfig+0x4b8>)
 8002ac4:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8002ac8:	f003 0302 	and.w	r3, r3, #2
 8002acc:	2b00      	cmp	r3, #0
 8002ace:	d0ef      	beq.n	8002ab0 <HAL_RCC_OscConfig+0x418>
 8002ad0:	e01b      	b.n	8002b0a <HAL_RCC_OscConfig+0x472>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8002ad2:	4b1f      	ldr	r3, [pc, #124]	@ (8002b50 <HAL_RCC_OscConfig+0x4b8>)
 8002ad4:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8002ad8:	4a1d      	ldr	r2, [pc, #116]	@ (8002b50 <HAL_RCC_OscConfig+0x4b8>)
 8002ada:	f023 0301 	bic.w	r3, r3, #1
 8002ade:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002ae2:	f7fe fe13 	bl	800170c <HAL_GetTick>
 8002ae6:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8002ae8:	e008      	b.n	8002afc <HAL_RCC_OscConfig+0x464>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8002aea:	f7fe fe0f 	bl	800170c <HAL_GetTick>
 8002aee:	4602      	mov	r2, r0
 8002af0:	693b      	ldr	r3, [r7, #16]
 8002af2:	1ad3      	subs	r3, r2, r3
 8002af4:	2b02      	cmp	r3, #2
 8002af6:	d901      	bls.n	8002afc <HAL_RCC_OscConfig+0x464>
        {
          return HAL_TIMEOUT;
 8002af8:	2303      	movs	r3, #3
 8002afa:	e0d5      	b.n	8002ca8 <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8002afc:	4b14      	ldr	r3, [pc, #80]	@ (8002b50 <HAL_RCC_OscConfig+0x4b8>)
 8002afe:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8002b02:	f003 0302 	and.w	r3, r3, #2
 8002b06:	2b00      	cmp	r3, #0
 8002b08:	d1ef      	bne.n	8002aea <HAL_RCC_OscConfig+0x452>

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8002b0a:	687b      	ldr	r3, [r7, #4]
 8002b0c:	69db      	ldr	r3, [r3, #28]
 8002b0e:	2b00      	cmp	r3, #0
 8002b10:	f000 80c9 	beq.w	8002ca6 <HAL_RCC_OscConfig+0x60e>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8002b14:	4b0e      	ldr	r3, [pc, #56]	@ (8002b50 <HAL_RCC_OscConfig+0x4b8>)
 8002b16:	689b      	ldr	r3, [r3, #8]
 8002b18:	f003 030c 	and.w	r3, r3, #12
 8002b1c:	2b0c      	cmp	r3, #12
 8002b1e:	f000 8083 	beq.w	8002c28 <HAL_RCC_OscConfig+0x590>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8002b22:	687b      	ldr	r3, [r7, #4]
 8002b24:	69db      	ldr	r3, [r3, #28]
 8002b26:	2b02      	cmp	r3, #2
 8002b28:	d15e      	bne.n	8002be8 <HAL_RCC_OscConfig+0x550>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002b2a:	4b09      	ldr	r3, [pc, #36]	@ (8002b50 <HAL_RCC_OscConfig+0x4b8>)
 8002b2c:	681b      	ldr	r3, [r3, #0]
 8002b2e:	4a08      	ldr	r2, [pc, #32]	@ (8002b50 <HAL_RCC_OscConfig+0x4b8>)
 8002b30:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8002b34:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002b36:	f7fe fde9 	bl	800170c <HAL_GetTick>
 8002b3a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002b3c:	e00c      	b.n	8002b58 <HAL_RCC_OscConfig+0x4c0>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002b3e:	f7fe fde5 	bl	800170c <HAL_GetTick>
 8002b42:	4602      	mov	r2, r0
 8002b44:	693b      	ldr	r3, [r7, #16]
 8002b46:	1ad3      	subs	r3, r2, r3
 8002b48:	2b02      	cmp	r3, #2
 8002b4a:	d905      	bls.n	8002b58 <HAL_RCC_OscConfig+0x4c0>
          {
            return HAL_TIMEOUT;
 8002b4c:	2303      	movs	r3, #3
 8002b4e:	e0ab      	b.n	8002ca8 <HAL_RCC_OscConfig+0x610>
 8002b50:	40021000 	.word	0x40021000
 8002b54:	40007000 	.word	0x40007000
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002b58:	4b55      	ldr	r3, [pc, #340]	@ (8002cb0 <HAL_RCC_OscConfig+0x618>)
 8002b5a:	681b      	ldr	r3, [r3, #0]
 8002b5c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002b60:	2b00      	cmp	r3, #0
 8002b62:	d1ec      	bne.n	8002b3e <HAL_RCC_OscConfig+0x4a6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002b64:	4b52      	ldr	r3, [pc, #328]	@ (8002cb0 <HAL_RCC_OscConfig+0x618>)
 8002b66:	68da      	ldr	r2, [r3, #12]
 8002b68:	4b52      	ldr	r3, [pc, #328]	@ (8002cb4 <HAL_RCC_OscConfig+0x61c>)
 8002b6a:	4013      	ands	r3, r2
 8002b6c:	687a      	ldr	r2, [r7, #4]
 8002b6e:	6a11      	ldr	r1, [r2, #32]
 8002b70:	687a      	ldr	r2, [r7, #4]
 8002b72:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8002b74:	3a01      	subs	r2, #1
 8002b76:	0112      	lsls	r2, r2, #4
 8002b78:	4311      	orrs	r1, r2
 8002b7a:	687a      	ldr	r2, [r7, #4]
 8002b7c:	6a92      	ldr	r2, [r2, #40]	@ 0x28
 8002b7e:	0212      	lsls	r2, r2, #8
 8002b80:	4311      	orrs	r1, r2
 8002b82:	687a      	ldr	r2, [r7, #4]
 8002b84:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8002b86:	0852      	lsrs	r2, r2, #1
 8002b88:	3a01      	subs	r2, #1
 8002b8a:	0552      	lsls	r2, r2, #21
 8002b8c:	4311      	orrs	r1, r2
 8002b8e:	687a      	ldr	r2, [r7, #4]
 8002b90:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8002b92:	0852      	lsrs	r2, r2, #1
 8002b94:	3a01      	subs	r2, #1
 8002b96:	0652      	lsls	r2, r2, #25
 8002b98:	4311      	orrs	r1, r2
 8002b9a:	687a      	ldr	r2, [r7, #4]
 8002b9c:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 8002b9e:	06d2      	lsls	r2, r2, #27
 8002ba0:	430a      	orrs	r2, r1
 8002ba2:	4943      	ldr	r1, [pc, #268]	@ (8002cb0 <HAL_RCC_OscConfig+0x618>)
 8002ba4:	4313      	orrs	r3, r2
 8002ba6:	60cb      	str	r3, [r1, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002ba8:	4b41      	ldr	r3, [pc, #260]	@ (8002cb0 <HAL_RCC_OscConfig+0x618>)
 8002baa:	681b      	ldr	r3, [r3, #0]
 8002bac:	4a40      	ldr	r2, [pc, #256]	@ (8002cb0 <HAL_RCC_OscConfig+0x618>)
 8002bae:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8002bb2:	6013      	str	r3, [r2, #0]

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8002bb4:	4b3e      	ldr	r3, [pc, #248]	@ (8002cb0 <HAL_RCC_OscConfig+0x618>)
 8002bb6:	68db      	ldr	r3, [r3, #12]
 8002bb8:	4a3d      	ldr	r2, [pc, #244]	@ (8002cb0 <HAL_RCC_OscConfig+0x618>)
 8002bba:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8002bbe:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002bc0:	f7fe fda4 	bl	800170c <HAL_GetTick>
 8002bc4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002bc6:	e008      	b.n	8002bda <HAL_RCC_OscConfig+0x542>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002bc8:	f7fe fda0 	bl	800170c <HAL_GetTick>
 8002bcc:	4602      	mov	r2, r0
 8002bce:	693b      	ldr	r3, [r7, #16]
 8002bd0:	1ad3      	subs	r3, r2, r3
 8002bd2:	2b02      	cmp	r3, #2
 8002bd4:	d901      	bls.n	8002bda <HAL_RCC_OscConfig+0x542>
          {
            return HAL_TIMEOUT;
 8002bd6:	2303      	movs	r3, #3
 8002bd8:	e066      	b.n	8002ca8 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002bda:	4b35      	ldr	r3, [pc, #212]	@ (8002cb0 <HAL_RCC_OscConfig+0x618>)
 8002bdc:	681b      	ldr	r3, [r3, #0]
 8002bde:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002be2:	2b00      	cmp	r3, #0
 8002be4:	d0f0      	beq.n	8002bc8 <HAL_RCC_OscConfig+0x530>
 8002be6:	e05e      	b.n	8002ca6 <HAL_RCC_OscConfig+0x60e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002be8:	4b31      	ldr	r3, [pc, #196]	@ (8002cb0 <HAL_RCC_OscConfig+0x618>)
 8002bea:	681b      	ldr	r3, [r3, #0]
 8002bec:	4a30      	ldr	r2, [pc, #192]	@ (8002cb0 <HAL_RCC_OscConfig+0x618>)
 8002bee:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8002bf2:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002bf4:	f7fe fd8a 	bl	800170c <HAL_GetTick>
 8002bf8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002bfa:	e008      	b.n	8002c0e <HAL_RCC_OscConfig+0x576>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002bfc:	f7fe fd86 	bl	800170c <HAL_GetTick>
 8002c00:	4602      	mov	r2, r0
 8002c02:	693b      	ldr	r3, [r7, #16]
 8002c04:	1ad3      	subs	r3, r2, r3
 8002c06:	2b02      	cmp	r3, #2
 8002c08:	d901      	bls.n	8002c0e <HAL_RCC_OscConfig+0x576>
          {
            return HAL_TIMEOUT;
 8002c0a:	2303      	movs	r3, #3
 8002c0c:	e04c      	b.n	8002ca8 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002c0e:	4b28      	ldr	r3, [pc, #160]	@ (8002cb0 <HAL_RCC_OscConfig+0x618>)
 8002c10:	681b      	ldr	r3, [r3, #0]
 8002c12:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002c16:	2b00      	cmp	r3, #0
 8002c18:	d1f0      	bne.n	8002bfc <HAL_RCC_OscConfig+0x564>
          }
        }

        /* Unselect PLL clock source and disable outputs to save power */
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_ADCCLK);
 8002c1a:	4b25      	ldr	r3, [pc, #148]	@ (8002cb0 <HAL_RCC_OscConfig+0x618>)
 8002c1c:	68da      	ldr	r2, [r3, #12]
 8002c1e:	4924      	ldr	r1, [pc, #144]	@ (8002cb0 <HAL_RCC_OscConfig+0x618>)
 8002c20:	4b25      	ldr	r3, [pc, #148]	@ (8002cb8 <HAL_RCC_OscConfig+0x620>)
 8002c22:	4013      	ands	r3, r2
 8002c24:	60cb      	str	r3, [r1, #12]
 8002c26:	e03e      	b.n	8002ca6 <HAL_RCC_OscConfig+0x60e>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002c28:	687b      	ldr	r3, [r7, #4]
 8002c2a:	69db      	ldr	r3, [r3, #28]
 8002c2c:	2b01      	cmp	r3, #1
 8002c2e:	d101      	bne.n	8002c34 <HAL_RCC_OscConfig+0x59c>
      {
        return HAL_ERROR;
 8002c30:	2301      	movs	r3, #1
 8002c32:	e039      	b.n	8002ca8 <HAL_RCC_OscConfig+0x610>
      }
      else
      {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp_pllckcfg = RCC->PLLCFGR;
 8002c34:	4b1e      	ldr	r3, [pc, #120]	@ (8002cb0 <HAL_RCC_OscConfig+0x618>)
 8002c36:	68db      	ldr	r3, [r3, #12]
 8002c38:	617b      	str	r3, [r7, #20]
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002c3a:	697b      	ldr	r3, [r7, #20]
 8002c3c:	f003 0203 	and.w	r2, r3, #3
 8002c40:	687b      	ldr	r3, [r7, #4]
 8002c42:	6a1b      	ldr	r3, [r3, #32]
 8002c44:	429a      	cmp	r2, r3
 8002c46:	d12c      	bne.n	8002ca2 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8002c48:	697b      	ldr	r3, [r7, #20]
 8002c4a:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8002c4e:	687b      	ldr	r3, [r7, #4]
 8002c50:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002c52:	3b01      	subs	r3, #1
 8002c54:	011b      	lsls	r3, r3, #4
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002c56:	429a      	cmp	r2, r3
 8002c58:	d123      	bne.n	8002ca2 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 8002c5a:	697b      	ldr	r3, [r7, #20]
 8002c5c:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 8002c60:	687b      	ldr	r3, [r7, #4]
 8002c62:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002c64:	021b      	lsls	r3, r3, #8
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8002c66:	429a      	cmp	r2, r3
 8002c68:	d11b      	bne.n	8002ca2 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8002c6a:	697b      	ldr	r3, [r7, #20]
 8002c6c:	f003 4278 	and.w	r2, r3, #4160749568	@ 0xf8000000
 8002c70:	687b      	ldr	r3, [r7, #4]
 8002c72:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002c74:	06db      	lsls	r3, r3, #27
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 8002c76:	429a      	cmp	r2, r3
 8002c78:	d113      	bne.n	8002ca2 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8002c7a:	697b      	ldr	r3, [r7, #20]
 8002c7c:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 8002c80:	687b      	ldr	r3, [r7, #4]
 8002c82:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002c84:	085b      	lsrs	r3, r3, #1
 8002c86:	3b01      	subs	r3, #1
 8002c88:	055b      	lsls	r3, r3, #21
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8002c8a:	429a      	cmp	r2, r3
 8002c8c:	d109      	bne.n	8002ca2 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8002c8e:	697b      	ldr	r3, [r7, #20]
 8002c90:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 8002c94:	687b      	ldr	r3, [r7, #4]
 8002c96:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002c98:	085b      	lsrs	r3, r3, #1
 8002c9a:	3b01      	subs	r3, #1
 8002c9c:	065b      	lsls	r3, r3, #25
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8002c9e:	429a      	cmp	r2, r3
 8002ca0:	d001      	beq.n	8002ca6 <HAL_RCC_OscConfig+0x60e>
      {
        return HAL_ERROR;
 8002ca2:	2301      	movs	r3, #1
 8002ca4:	e000      	b.n	8002ca8 <HAL_RCC_OscConfig+0x610>
      }
    }
  }
  }

  return HAL_OK;
 8002ca6:	2300      	movs	r3, #0
}
 8002ca8:	4618      	mov	r0, r3
 8002caa:	3720      	adds	r7, #32
 8002cac:	46bd      	mov	sp, r7
 8002cae:	bd80      	pop	{r7, pc}
 8002cb0:	40021000 	.word	0x40021000
 8002cb4:	019f800c 	.word	0x019f800c
 8002cb8:	feeefffc 	.word	0xfeeefffc

08002cbc <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002cbc:	b580      	push	{r7, lr}
 8002cbe:	b086      	sub	sp, #24
 8002cc0:	af00      	add	r7, sp, #0
 8002cc2:	6078      	str	r0, [r7, #4]
 8002cc4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t pllfreq;
  uint32_t hpre = RCC_SYSCLK_DIV1;
 8002cc6:	2300      	movs	r3, #0
 8002cc8:	617b      	str	r3, [r7, #20]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8002cca:	687b      	ldr	r3, [r7, #4]
 8002ccc:	2b00      	cmp	r3, #0
 8002cce:	d101      	bne.n	8002cd4 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8002cd0:	2301      	movs	r3, #1
 8002cd2:	e11e      	b.n	8002f12 <HAL_RCC_ClockConfig+0x256>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002cd4:	4b91      	ldr	r3, [pc, #580]	@ (8002f1c <HAL_RCC_ClockConfig+0x260>)
 8002cd6:	681b      	ldr	r3, [r3, #0]
 8002cd8:	f003 030f 	and.w	r3, r3, #15
 8002cdc:	683a      	ldr	r2, [r7, #0]
 8002cde:	429a      	cmp	r2, r3
 8002ce0:	d910      	bls.n	8002d04 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002ce2:	4b8e      	ldr	r3, [pc, #568]	@ (8002f1c <HAL_RCC_ClockConfig+0x260>)
 8002ce4:	681b      	ldr	r3, [r3, #0]
 8002ce6:	f023 020f 	bic.w	r2, r3, #15
 8002cea:	498c      	ldr	r1, [pc, #560]	@ (8002f1c <HAL_RCC_ClockConfig+0x260>)
 8002cec:	683b      	ldr	r3, [r7, #0]
 8002cee:	4313      	orrs	r3, r2
 8002cf0:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002cf2:	4b8a      	ldr	r3, [pc, #552]	@ (8002f1c <HAL_RCC_ClockConfig+0x260>)
 8002cf4:	681b      	ldr	r3, [r3, #0]
 8002cf6:	f003 030f 	and.w	r3, r3, #15
 8002cfa:	683a      	ldr	r2, [r7, #0]
 8002cfc:	429a      	cmp	r2, r3
 8002cfe:	d001      	beq.n	8002d04 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8002d00:	2301      	movs	r3, #1
 8002d02:	e106      	b.n	8002f12 <HAL_RCC_ClockConfig+0x256>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002d04:	687b      	ldr	r3, [r7, #4]
 8002d06:	681b      	ldr	r3, [r3, #0]
 8002d08:	f003 0301 	and.w	r3, r3, #1
 8002d0c:	2b00      	cmp	r3, #0
 8002d0e:	d073      	beq.n	8002df8 <HAL_RCC_ClockConfig+0x13c>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002d10:	687b      	ldr	r3, [r7, #4]
 8002d12:	685b      	ldr	r3, [r3, #4]
 8002d14:	2b03      	cmp	r3, #3
 8002d16:	d129      	bne.n	8002d6c <HAL_RCC_ClockConfig+0xb0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002d18:	4b81      	ldr	r3, [pc, #516]	@ (8002f20 <HAL_RCC_ClockConfig+0x264>)
 8002d1a:	681b      	ldr	r3, [r3, #0]
 8002d1c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002d20:	2b00      	cmp	r3, #0
 8002d22:	d101      	bne.n	8002d28 <HAL_RCC_ClockConfig+0x6c>
      {
        return HAL_ERROR;
 8002d24:	2301      	movs	r3, #1
 8002d26:	e0f4      	b.n	8002f12 <HAL_RCC_ClockConfig+0x256>
      }
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      pllfreq = RCC_GetSysClockFreqFromPLLSource();
 8002d28:	f000 f99e 	bl	8003068 <RCC_GetSysClockFreqFromPLLSource>
 8002d2c:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
      if(pllfreq > 80000000U)
 8002d2e:	693b      	ldr	r3, [r7, #16]
 8002d30:	4a7c      	ldr	r2, [pc, #496]	@ (8002f24 <HAL_RCC_ClockConfig+0x268>)
 8002d32:	4293      	cmp	r3, r2
 8002d34:	d93f      	bls.n	8002db6 <HAL_RCC_ClockConfig+0xfa>
      {
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 8002d36:	4b7a      	ldr	r3, [pc, #488]	@ (8002f20 <HAL_RCC_ClockConfig+0x264>)
 8002d38:	689b      	ldr	r3, [r3, #8]
 8002d3a:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8002d3e:	2b00      	cmp	r3, #0
 8002d40:	d009      	beq.n	8002d56 <HAL_RCC_ClockConfig+0x9a>
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 8002d42:	687b      	ldr	r3, [r7, #4]
 8002d44:	681b      	ldr	r3, [r3, #0]
 8002d46:	f003 0302 	and.w	r3, r3, #2
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 8002d4a:	2b00      	cmp	r3, #0
 8002d4c:	d033      	beq.n	8002db6 <HAL_RCC_ClockConfig+0xfa>
              (RCC_ClkInitStruct->AHBCLKDivider == RCC_SYSCLK_DIV1))))
 8002d4e:	687b      	ldr	r3, [r7, #4]
 8002d50:	689b      	ldr	r3, [r3, #8]
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 8002d52:	2b00      	cmp	r3, #0
 8002d54:	d12f      	bne.n	8002db6 <HAL_RCC_ClockConfig+0xfa>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8002d56:	4b72      	ldr	r3, [pc, #456]	@ (8002f20 <HAL_RCC_ClockConfig+0x264>)
 8002d58:	689b      	ldr	r3, [r3, #8]
 8002d5a:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8002d5e:	4a70      	ldr	r2, [pc, #448]	@ (8002f20 <HAL_RCC_ClockConfig+0x264>)
 8002d60:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8002d64:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 8002d66:	2380      	movs	r3, #128	@ 0x80
 8002d68:	617b      	str	r3, [r7, #20]
 8002d6a:	e024      	b.n	8002db6 <HAL_RCC_ClockConfig+0xfa>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002d6c:	687b      	ldr	r3, [r7, #4]
 8002d6e:	685b      	ldr	r3, [r3, #4]
 8002d70:	2b02      	cmp	r3, #2
 8002d72:	d107      	bne.n	8002d84 <HAL_RCC_ClockConfig+0xc8>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002d74:	4b6a      	ldr	r3, [pc, #424]	@ (8002f20 <HAL_RCC_ClockConfig+0x264>)
 8002d76:	681b      	ldr	r3, [r3, #0]
 8002d78:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002d7c:	2b00      	cmp	r3, #0
 8002d7e:	d109      	bne.n	8002d94 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8002d80:	2301      	movs	r3, #1
 8002d82:	e0c6      	b.n	8002f12 <HAL_RCC_ClockConfig+0x256>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002d84:	4b66      	ldr	r3, [pc, #408]	@ (8002f20 <HAL_RCC_ClockConfig+0x264>)
 8002d86:	681b      	ldr	r3, [r3, #0]
 8002d88:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002d8c:	2b00      	cmp	r3, #0
 8002d8e:	d101      	bne.n	8002d94 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8002d90:	2301      	movs	r3, #1
 8002d92:	e0be      	b.n	8002f12 <HAL_RCC_ClockConfig+0x256>
        }
      }
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      pllfreq = HAL_RCC_GetSysClockFreq();
 8002d94:	f000 f8ce 	bl	8002f34 <HAL_RCC_GetSysClockFreq>
 8002d98:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
      if(pllfreq > 80000000U)
 8002d9a:	693b      	ldr	r3, [r7, #16]
 8002d9c:	4a61      	ldr	r2, [pc, #388]	@ (8002f24 <HAL_RCC_ClockConfig+0x268>)
 8002d9e:	4293      	cmp	r3, r2
 8002da0:	d909      	bls.n	8002db6 <HAL_RCC_ClockConfig+0xfa>
      {
        MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8002da2:	4b5f      	ldr	r3, [pc, #380]	@ (8002f20 <HAL_RCC_ClockConfig+0x264>)
 8002da4:	689b      	ldr	r3, [r3, #8]
 8002da6:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8002daa:	4a5d      	ldr	r2, [pc, #372]	@ (8002f20 <HAL_RCC_ClockConfig+0x264>)
 8002dac:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8002db0:	6093      	str	r3, [r2, #8]
        hpre = RCC_SYSCLK_DIV2;
 8002db2:	2380      	movs	r3, #128	@ 0x80
 8002db4:	617b      	str	r3, [r7, #20]
      }

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8002db6:	4b5a      	ldr	r3, [pc, #360]	@ (8002f20 <HAL_RCC_ClockConfig+0x264>)
 8002db8:	689b      	ldr	r3, [r3, #8]
 8002dba:	f023 0203 	bic.w	r2, r3, #3
 8002dbe:	687b      	ldr	r3, [r7, #4]
 8002dc0:	685b      	ldr	r3, [r3, #4]
 8002dc2:	4957      	ldr	r1, [pc, #348]	@ (8002f20 <HAL_RCC_ClockConfig+0x264>)
 8002dc4:	4313      	orrs	r3, r2
 8002dc6:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002dc8:	f7fe fca0 	bl	800170c <HAL_GetTick>
 8002dcc:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002dce:	e00a      	b.n	8002de6 <HAL_RCC_ClockConfig+0x12a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002dd0:	f7fe fc9c 	bl	800170c <HAL_GetTick>
 8002dd4:	4602      	mov	r2, r0
 8002dd6:	68fb      	ldr	r3, [r7, #12]
 8002dd8:	1ad3      	subs	r3, r2, r3
 8002dda:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002dde:	4293      	cmp	r3, r2
 8002de0:	d901      	bls.n	8002de6 <HAL_RCC_ClockConfig+0x12a>
      {
        return HAL_TIMEOUT;
 8002de2:	2303      	movs	r3, #3
 8002de4:	e095      	b.n	8002f12 <HAL_RCC_ClockConfig+0x256>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002de6:	4b4e      	ldr	r3, [pc, #312]	@ (8002f20 <HAL_RCC_ClockConfig+0x264>)
 8002de8:	689b      	ldr	r3, [r3, #8]
 8002dea:	f003 020c 	and.w	r2, r3, #12
 8002dee:	687b      	ldr	r3, [r7, #4]
 8002df0:	685b      	ldr	r3, [r3, #4]
 8002df2:	009b      	lsls	r3, r3, #2
 8002df4:	429a      	cmp	r2, r3
 8002df6:	d1eb      	bne.n	8002dd0 <HAL_RCC_ClockConfig+0x114>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002df8:	687b      	ldr	r3, [r7, #4]
 8002dfa:	681b      	ldr	r3, [r3, #0]
 8002dfc:	f003 0302 	and.w	r3, r3, #2
 8002e00:	2b00      	cmp	r3, #0
 8002e02:	d023      	beq.n	8002e4c <HAL_RCC_ClockConfig+0x190>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002e04:	687b      	ldr	r3, [r7, #4]
 8002e06:	681b      	ldr	r3, [r3, #0]
 8002e08:	f003 0304 	and.w	r3, r3, #4
 8002e0c:	2b00      	cmp	r3, #0
 8002e0e:	d005      	beq.n	8002e1c <HAL_RCC_ClockConfig+0x160>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002e10:	4b43      	ldr	r3, [pc, #268]	@ (8002f20 <HAL_RCC_ClockConfig+0x264>)
 8002e12:	689b      	ldr	r3, [r3, #8]
 8002e14:	4a42      	ldr	r2, [pc, #264]	@ (8002f20 <HAL_RCC_ClockConfig+0x264>)
 8002e16:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8002e1a:	6093      	str	r3, [r2, #8]
    }
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002e1c:	687b      	ldr	r3, [r7, #4]
 8002e1e:	681b      	ldr	r3, [r3, #0]
 8002e20:	f003 0308 	and.w	r3, r3, #8
 8002e24:	2b00      	cmp	r3, #0
 8002e26:	d007      	beq.n	8002e38 <HAL_RCC_ClockConfig+0x17c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, RCC_HCLK_DIV16);
 8002e28:	4b3d      	ldr	r3, [pc, #244]	@ (8002f20 <HAL_RCC_ClockConfig+0x264>)
 8002e2a:	689b      	ldr	r3, [r3, #8]
 8002e2c:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 8002e30:	4a3b      	ldr	r2, [pc, #236]	@ (8002f20 <HAL_RCC_ClockConfig+0x264>)
 8002e32:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8002e36:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002e38:	4b39      	ldr	r3, [pc, #228]	@ (8002f20 <HAL_RCC_ClockConfig+0x264>)
 8002e3a:	689b      	ldr	r3, [r3, #8]
 8002e3c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002e40:	687b      	ldr	r3, [r7, #4]
 8002e42:	689b      	ldr	r3, [r3, #8]
 8002e44:	4936      	ldr	r1, [pc, #216]	@ (8002f20 <HAL_RCC_ClockConfig+0x264>)
 8002e46:	4313      	orrs	r3, r2
 8002e48:	608b      	str	r3, [r1, #8]
 8002e4a:	e008      	b.n	8002e5e <HAL_RCC_ClockConfig+0x1a2>
  }
  else
  {
    /* Is intermediate HCLK prescaler 2 applied internally, complete with HCLK prescaler 1 */
    if(hpre == RCC_SYSCLK_DIV2)
 8002e4c:	697b      	ldr	r3, [r7, #20]
 8002e4e:	2b80      	cmp	r3, #128	@ 0x80
 8002e50:	d105      	bne.n	8002e5e <HAL_RCC_ClockConfig+0x1a2>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 8002e52:	4b33      	ldr	r3, [pc, #204]	@ (8002f20 <HAL_RCC_ClockConfig+0x264>)
 8002e54:	689b      	ldr	r3, [r3, #8]
 8002e56:	4a32      	ldr	r2, [pc, #200]	@ (8002f20 <HAL_RCC_ClockConfig+0x264>)
 8002e58:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8002e5c:	6093      	str	r3, [r2, #8]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002e5e:	4b2f      	ldr	r3, [pc, #188]	@ (8002f1c <HAL_RCC_ClockConfig+0x260>)
 8002e60:	681b      	ldr	r3, [r3, #0]
 8002e62:	f003 030f 	and.w	r3, r3, #15
 8002e66:	683a      	ldr	r2, [r7, #0]
 8002e68:	429a      	cmp	r2, r3
 8002e6a:	d21d      	bcs.n	8002ea8 <HAL_RCC_ClockConfig+0x1ec>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002e6c:	4b2b      	ldr	r3, [pc, #172]	@ (8002f1c <HAL_RCC_ClockConfig+0x260>)
 8002e6e:	681b      	ldr	r3, [r3, #0]
 8002e70:	f023 020f 	bic.w	r2, r3, #15
 8002e74:	4929      	ldr	r1, [pc, #164]	@ (8002f1c <HAL_RCC_ClockConfig+0x260>)
 8002e76:	683b      	ldr	r3, [r7, #0]
 8002e78:	4313      	orrs	r3, r2
 8002e7a:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8002e7c:	f7fe fc46 	bl	800170c <HAL_GetTick>
 8002e80:	60f8      	str	r0, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002e82:	e00a      	b.n	8002e9a <HAL_RCC_ClockConfig+0x1de>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002e84:	f7fe fc42 	bl	800170c <HAL_GetTick>
 8002e88:	4602      	mov	r2, r0
 8002e8a:	68fb      	ldr	r3, [r7, #12]
 8002e8c:	1ad3      	subs	r3, r2, r3
 8002e8e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002e92:	4293      	cmp	r3, r2
 8002e94:	d901      	bls.n	8002e9a <HAL_RCC_ClockConfig+0x1de>
      {
        return HAL_TIMEOUT;
 8002e96:	2303      	movs	r3, #3
 8002e98:	e03b      	b.n	8002f12 <HAL_RCC_ClockConfig+0x256>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002e9a:	4b20      	ldr	r3, [pc, #128]	@ (8002f1c <HAL_RCC_ClockConfig+0x260>)
 8002e9c:	681b      	ldr	r3, [r3, #0]
 8002e9e:	f003 030f 	and.w	r3, r3, #15
 8002ea2:	683a      	ldr	r2, [r7, #0]
 8002ea4:	429a      	cmp	r2, r3
 8002ea6:	d1ed      	bne.n	8002e84 <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002ea8:	687b      	ldr	r3, [r7, #4]
 8002eaa:	681b      	ldr	r3, [r3, #0]
 8002eac:	f003 0304 	and.w	r3, r3, #4
 8002eb0:	2b00      	cmp	r3, #0
 8002eb2:	d008      	beq.n	8002ec6 <HAL_RCC_ClockConfig+0x20a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002eb4:	4b1a      	ldr	r3, [pc, #104]	@ (8002f20 <HAL_RCC_ClockConfig+0x264>)
 8002eb6:	689b      	ldr	r3, [r3, #8]
 8002eb8:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8002ebc:	687b      	ldr	r3, [r7, #4]
 8002ebe:	68db      	ldr	r3, [r3, #12]
 8002ec0:	4917      	ldr	r1, [pc, #92]	@ (8002f20 <HAL_RCC_ClockConfig+0x264>)
 8002ec2:	4313      	orrs	r3, r2
 8002ec4:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002ec6:	687b      	ldr	r3, [r7, #4]
 8002ec8:	681b      	ldr	r3, [r3, #0]
 8002eca:	f003 0308 	and.w	r3, r3, #8
 8002ece:	2b00      	cmp	r3, #0
 8002ed0:	d009      	beq.n	8002ee6 <HAL_RCC_ClockConfig+0x22a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8002ed2:	4b13      	ldr	r3, [pc, #76]	@ (8002f20 <HAL_RCC_ClockConfig+0x264>)
 8002ed4:	689b      	ldr	r3, [r3, #8]
 8002ed6:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8002eda:	687b      	ldr	r3, [r7, #4]
 8002edc:	691b      	ldr	r3, [r3, #16]
 8002ede:	00db      	lsls	r3, r3, #3
 8002ee0:	490f      	ldr	r1, [pc, #60]	@ (8002f20 <HAL_RCC_ClockConfig+0x264>)
 8002ee2:	4313      	orrs	r3, r2
 8002ee4:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8002ee6:	f000 f825 	bl	8002f34 <HAL_RCC_GetSysClockFreq>
 8002eea:	4602      	mov	r2, r0
 8002eec:	4b0c      	ldr	r3, [pc, #48]	@ (8002f20 <HAL_RCC_ClockConfig+0x264>)
 8002eee:	689b      	ldr	r3, [r3, #8]
 8002ef0:	091b      	lsrs	r3, r3, #4
 8002ef2:	f003 030f 	and.w	r3, r3, #15
 8002ef6:	490c      	ldr	r1, [pc, #48]	@ (8002f28 <HAL_RCC_ClockConfig+0x26c>)
 8002ef8:	5ccb      	ldrb	r3, [r1, r3]
 8002efa:	f003 031f 	and.w	r3, r3, #31
 8002efe:	fa22 f303 	lsr.w	r3, r2, r3
 8002f02:	4a0a      	ldr	r2, [pc, #40]	@ (8002f2c <HAL_RCC_ClockConfig+0x270>)
 8002f04:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 8002f06:	4b0a      	ldr	r3, [pc, #40]	@ (8002f30 <HAL_RCC_ClockConfig+0x274>)
 8002f08:	681b      	ldr	r3, [r3, #0]
 8002f0a:	4618      	mov	r0, r3
 8002f0c:	f7fe fbb2 	bl	8001674 <HAL_InitTick>
 8002f10:	4603      	mov	r3, r0
}
 8002f12:	4618      	mov	r0, r3
 8002f14:	3718      	adds	r7, #24
 8002f16:	46bd      	mov	sp, r7
 8002f18:	bd80      	pop	{r7, pc}
 8002f1a:	bf00      	nop
 8002f1c:	40022000 	.word	0x40022000
 8002f20:	40021000 	.word	0x40021000
 8002f24:	04c4b400 	.word	0x04c4b400
 8002f28:	08007888 	.word	0x08007888
 8002f2c:	20000044 	.word	0x20000044
 8002f30:	20000048 	.word	0x20000048

08002f34 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002f34:	b480      	push	{r7}
 8002f36:	b087      	sub	sp, #28
 8002f38:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 8002f3a:	4b2c      	ldr	r3, [pc, #176]	@ (8002fec <HAL_RCC_GetSysClockFreq+0xb8>)
 8002f3c:	689b      	ldr	r3, [r3, #8]
 8002f3e:	f003 030c 	and.w	r3, r3, #12
 8002f42:	2b04      	cmp	r3, #4
 8002f44:	d102      	bne.n	8002f4c <HAL_RCC_GetSysClockFreq+0x18>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8002f46:	4b2a      	ldr	r3, [pc, #168]	@ (8002ff0 <HAL_RCC_GetSysClockFreq+0xbc>)
 8002f48:	613b      	str	r3, [r7, #16]
 8002f4a:	e047      	b.n	8002fdc <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 8002f4c:	4b27      	ldr	r3, [pc, #156]	@ (8002fec <HAL_RCC_GetSysClockFreq+0xb8>)
 8002f4e:	689b      	ldr	r3, [r3, #8]
 8002f50:	f003 030c 	and.w	r3, r3, #12
 8002f54:	2b08      	cmp	r3, #8
 8002f56:	d102      	bne.n	8002f5e <HAL_RCC_GetSysClockFreq+0x2a>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8002f58:	4b26      	ldr	r3, [pc, #152]	@ (8002ff4 <HAL_RCC_GetSysClockFreq+0xc0>)
 8002f5a:	613b      	str	r3, [r7, #16]
 8002f5c:	e03e      	b.n	8002fdc <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL)
 8002f5e:	4b23      	ldr	r3, [pc, #140]	@ (8002fec <HAL_RCC_GetSysClockFreq+0xb8>)
 8002f60:	689b      	ldr	r3, [r3, #8]
 8002f62:	f003 030c 	and.w	r3, r3, #12
 8002f66:	2b0c      	cmp	r3, #12
 8002f68:	d136      	bne.n	8002fd8 <HAL_RCC_GetSysClockFreq+0xa4>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8002f6a:	4b20      	ldr	r3, [pc, #128]	@ (8002fec <HAL_RCC_GetSysClockFreq+0xb8>)
 8002f6c:	68db      	ldr	r3, [r3, #12]
 8002f6e:	f003 0303 	and.w	r3, r3, #3
 8002f72:	60fb      	str	r3, [r7, #12]
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8002f74:	4b1d      	ldr	r3, [pc, #116]	@ (8002fec <HAL_RCC_GetSysClockFreq+0xb8>)
 8002f76:	68db      	ldr	r3, [r3, #12]
 8002f78:	091b      	lsrs	r3, r3, #4
 8002f7a:	f003 030f 	and.w	r3, r3, #15
 8002f7e:	3301      	adds	r3, #1
 8002f80:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8002f82:	68fb      	ldr	r3, [r7, #12]
 8002f84:	2b03      	cmp	r3, #3
 8002f86:	d10c      	bne.n	8002fa2 <HAL_RCC_GetSysClockFreq+0x6e>
    {
    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8002f88:	4a1a      	ldr	r2, [pc, #104]	@ (8002ff4 <HAL_RCC_GetSysClockFreq+0xc0>)
 8002f8a:	68bb      	ldr	r3, [r7, #8]
 8002f8c:	fbb2 f3f3 	udiv	r3, r2, r3
 8002f90:	4a16      	ldr	r2, [pc, #88]	@ (8002fec <HAL_RCC_GetSysClockFreq+0xb8>)
 8002f92:	68d2      	ldr	r2, [r2, #12]
 8002f94:	0a12      	lsrs	r2, r2, #8
 8002f96:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8002f9a:	fb02 f303 	mul.w	r3, r2, r3
 8002f9e:	617b      	str	r3, [r7, #20]
      break;
 8002fa0:	e00c      	b.n	8002fbc <HAL_RCC_GetSysClockFreq+0x88>

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    default:
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8002fa2:	4a13      	ldr	r2, [pc, #76]	@ (8002ff0 <HAL_RCC_GetSysClockFreq+0xbc>)
 8002fa4:	68bb      	ldr	r3, [r7, #8]
 8002fa6:	fbb2 f3f3 	udiv	r3, r2, r3
 8002faa:	4a10      	ldr	r2, [pc, #64]	@ (8002fec <HAL_RCC_GetSysClockFreq+0xb8>)
 8002fac:	68d2      	ldr	r2, [r2, #12]
 8002fae:	0a12      	lsrs	r2, r2, #8
 8002fb0:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8002fb4:	fb02 f303 	mul.w	r3, r2, r3
 8002fb8:	617b      	str	r3, [r7, #20]
      break;
 8002fba:	bf00      	nop
    }
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8002fbc:	4b0b      	ldr	r3, [pc, #44]	@ (8002fec <HAL_RCC_GetSysClockFreq+0xb8>)
 8002fbe:	68db      	ldr	r3, [r3, #12]
 8002fc0:	0e5b      	lsrs	r3, r3, #25
 8002fc2:	f003 0303 	and.w	r3, r3, #3
 8002fc6:	3301      	adds	r3, #1
 8002fc8:	005b      	lsls	r3, r3, #1
 8002fca:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco/pllr;
 8002fcc:	697a      	ldr	r2, [r7, #20]
 8002fce:	687b      	ldr	r3, [r7, #4]
 8002fd0:	fbb2 f3f3 	udiv	r3, r2, r3
 8002fd4:	613b      	str	r3, [r7, #16]
 8002fd6:	e001      	b.n	8002fdc <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else
  {
    sysclockfreq = 0U;
 8002fd8:	2300      	movs	r3, #0
 8002fda:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 8002fdc:	693b      	ldr	r3, [r7, #16]
}
 8002fde:	4618      	mov	r0, r3
 8002fe0:	371c      	adds	r7, #28
 8002fe2:	46bd      	mov	sp, r7
 8002fe4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fe8:	4770      	bx	lr
 8002fea:	bf00      	nop
 8002fec:	40021000 	.word	0x40021000
 8002ff0:	00f42400 	.word	0x00f42400
 8002ff4:	016e3600 	.word	0x016e3600

08002ff8 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002ff8:	b480      	push	{r7}
 8002ffa:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002ffc:	4b03      	ldr	r3, [pc, #12]	@ (800300c <HAL_RCC_GetHCLKFreq+0x14>)
 8002ffe:	681b      	ldr	r3, [r3, #0]
}
 8003000:	4618      	mov	r0, r3
 8003002:	46bd      	mov	sp, r7
 8003004:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003008:	4770      	bx	lr
 800300a:	bf00      	nop
 800300c:	20000044 	.word	0x20000044

08003010 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003010:	b580      	push	{r7, lr}
 8003012:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8003014:	f7ff fff0 	bl	8002ff8 <HAL_RCC_GetHCLKFreq>
 8003018:	4602      	mov	r2, r0
 800301a:	4b06      	ldr	r3, [pc, #24]	@ (8003034 <HAL_RCC_GetPCLK1Freq+0x24>)
 800301c:	689b      	ldr	r3, [r3, #8]
 800301e:	0a1b      	lsrs	r3, r3, #8
 8003020:	f003 0307 	and.w	r3, r3, #7
 8003024:	4904      	ldr	r1, [pc, #16]	@ (8003038 <HAL_RCC_GetPCLK1Freq+0x28>)
 8003026:	5ccb      	ldrb	r3, [r1, r3]
 8003028:	f003 031f 	and.w	r3, r3, #31
 800302c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003030:	4618      	mov	r0, r3
 8003032:	bd80      	pop	{r7, pc}
 8003034:	40021000 	.word	0x40021000
 8003038:	08007898 	.word	0x08007898

0800303c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800303c:	b580      	push	{r7, lr}
 800303e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8003040:	f7ff ffda 	bl	8002ff8 <HAL_RCC_GetHCLKFreq>
 8003044:	4602      	mov	r2, r0
 8003046:	4b06      	ldr	r3, [pc, #24]	@ (8003060 <HAL_RCC_GetPCLK2Freq+0x24>)
 8003048:	689b      	ldr	r3, [r3, #8]
 800304a:	0adb      	lsrs	r3, r3, #11
 800304c:	f003 0307 	and.w	r3, r3, #7
 8003050:	4904      	ldr	r1, [pc, #16]	@ (8003064 <HAL_RCC_GetPCLK2Freq+0x28>)
 8003052:	5ccb      	ldrb	r3, [r1, r3]
 8003054:	f003 031f 	and.w	r3, r3, #31
 8003058:	fa22 f303 	lsr.w	r3, r2, r3
}
 800305c:	4618      	mov	r0, r3
 800305e:	bd80      	pop	{r7, pc}
 8003060:	40021000 	.word	0x40021000
 8003064:	08007898 	.word	0x08007898

08003068 <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 8003068:	b480      	push	{r7}
 800306a:	b087      	sub	sp, #28
 800306c:	af00      	add	r7, sp, #0
  uint32_t sysclockfreq;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 800306e:	4b1e      	ldr	r3, [pc, #120]	@ (80030e8 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8003070:	68db      	ldr	r3, [r3, #12]
 8003072:	f003 0303 	and.w	r3, r3, #3
 8003076:	613b      	str	r3, [r7, #16]
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8003078:	4b1b      	ldr	r3, [pc, #108]	@ (80030e8 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800307a:	68db      	ldr	r3, [r3, #12]
 800307c:	091b      	lsrs	r3, r3, #4
 800307e:	f003 030f 	and.w	r3, r3, #15
 8003082:	3301      	adds	r3, #1
 8003084:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 8003086:	693b      	ldr	r3, [r7, #16]
 8003088:	2b03      	cmp	r3, #3
 800308a:	d10c      	bne.n	80030a6 <RCC_GetSysClockFreqFromPLLSource+0x3e>
  {
  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800308c:	4a17      	ldr	r2, [pc, #92]	@ (80030ec <RCC_GetSysClockFreqFromPLLSource+0x84>)
 800308e:	68fb      	ldr	r3, [r7, #12]
 8003090:	fbb2 f3f3 	udiv	r3, r2, r3
 8003094:	4a14      	ldr	r2, [pc, #80]	@ (80030e8 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8003096:	68d2      	ldr	r2, [r2, #12]
 8003098:	0a12      	lsrs	r2, r2, #8
 800309a:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 800309e:	fb02 f303 	mul.w	r3, r2, r3
 80030a2:	617b      	str	r3, [r7, #20]
    break;
 80030a4:	e00c      	b.n	80030c0 <RCC_GetSysClockFreqFromPLLSource+0x58>

  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
  default:
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 80030a6:	4a12      	ldr	r2, [pc, #72]	@ (80030f0 <RCC_GetSysClockFreqFromPLLSource+0x88>)
 80030a8:	68fb      	ldr	r3, [r7, #12]
 80030aa:	fbb2 f3f3 	udiv	r3, r2, r3
 80030ae:	4a0e      	ldr	r2, [pc, #56]	@ (80030e8 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 80030b0:	68d2      	ldr	r2, [r2, #12]
 80030b2:	0a12      	lsrs	r2, r2, #8
 80030b4:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 80030b8:	fb02 f303 	mul.w	r3, r2, r3
 80030bc:	617b      	str	r3, [r7, #20]
    break;
 80030be:	bf00      	nop
  }

  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 80030c0:	4b09      	ldr	r3, [pc, #36]	@ (80030e8 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 80030c2:	68db      	ldr	r3, [r3, #12]
 80030c4:	0e5b      	lsrs	r3, r3, #25
 80030c6:	f003 0303 	and.w	r3, r3, #3
 80030ca:	3301      	adds	r3, #1
 80030cc:	005b      	lsls	r3, r3, #1
 80030ce:	60bb      	str	r3, [r7, #8]
  sysclockfreq = pllvco/pllr;
 80030d0:	697a      	ldr	r2, [r7, #20]
 80030d2:	68bb      	ldr	r3, [r7, #8]
 80030d4:	fbb2 f3f3 	udiv	r3, r2, r3
 80030d8:	607b      	str	r3, [r7, #4]

  return sysclockfreq;
 80030da:	687b      	ldr	r3, [r7, #4]
}
 80030dc:	4618      	mov	r0, r3
 80030de:	371c      	adds	r7, #28
 80030e0:	46bd      	mov	sp, r7
 80030e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030e6:	4770      	bx	lr
 80030e8:	40021000 	.word	0x40021000
 80030ec:	016e3600 	.word	0x016e3600
 80030f0:	00f42400 	.word	0x00f42400

080030f4 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80030f4:	b580      	push	{r7, lr}
 80030f6:	b086      	sub	sp, #24
 80030f8:	af00      	add	r7, sp, #0
 80030fa:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 80030fc:	2300      	movs	r3, #0
 80030fe:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8003100:	2300      	movs	r3, #0
 8003102:	74bb      	strb	r3, [r7, #18]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8003104:	687b      	ldr	r3, [r7, #4]
 8003106:	681b      	ldr	r3, [r3, #0]
 8003108:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800310c:	2b00      	cmp	r3, #0
 800310e:	f000 8098 	beq.w	8003242 <HAL_RCCEx_PeriphCLKConfig+0x14e>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003112:	2300      	movs	r3, #0
 8003114:	747b      	strb	r3, [r7, #17]
    
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003116:	4b43      	ldr	r3, [pc, #268]	@ (8003224 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003118:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800311a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800311e:	2b00      	cmp	r3, #0
 8003120:	d10d      	bne.n	800313e <HAL_RCCEx_PeriphCLKConfig+0x4a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003122:	4b40      	ldr	r3, [pc, #256]	@ (8003224 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003124:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003126:	4a3f      	ldr	r2, [pc, #252]	@ (8003224 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003128:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800312c:	6593      	str	r3, [r2, #88]	@ 0x58
 800312e:	4b3d      	ldr	r3, [pc, #244]	@ (8003224 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003130:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003132:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003136:	60bb      	str	r3, [r7, #8]
 8003138:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800313a:	2301      	movs	r3, #1
 800313c:	747b      	strb	r3, [r7, #17]
    }
      
    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800313e:	4b3a      	ldr	r3, [pc, #232]	@ (8003228 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8003140:	681b      	ldr	r3, [r3, #0]
 8003142:	4a39      	ldr	r2, [pc, #228]	@ (8003228 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8003144:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003148:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800314a:	f7fe fadf 	bl	800170c <HAL_GetTick>
 800314e:	60f8      	str	r0, [r7, #12]

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8003150:	e009      	b.n	8003166 <HAL_RCCEx_PeriphCLKConfig+0x72>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003152:	f7fe fadb 	bl	800170c <HAL_GetTick>
 8003156:	4602      	mov	r2, r0
 8003158:	68fb      	ldr	r3, [r7, #12]
 800315a:	1ad3      	subs	r3, r2, r3
 800315c:	2b02      	cmp	r3, #2
 800315e:	d902      	bls.n	8003166 <HAL_RCCEx_PeriphCLKConfig+0x72>
      {
        ret = HAL_TIMEOUT;
 8003160:	2303      	movs	r3, #3
 8003162:	74fb      	strb	r3, [r7, #19]
        break;
 8003164:	e005      	b.n	8003172 <HAL_RCCEx_PeriphCLKConfig+0x7e>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8003166:	4b30      	ldr	r3, [pc, #192]	@ (8003228 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8003168:	681b      	ldr	r3, [r3, #0]
 800316a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800316e:	2b00      	cmp	r3, #0
 8003170:	d0ef      	beq.n	8003152 <HAL_RCCEx_PeriphCLKConfig+0x5e>
      }
    }

    if(ret == HAL_OK)
 8003172:	7cfb      	ldrb	r3, [r7, #19]
 8003174:	2b00      	cmp	r3, #0
 8003176:	d159      	bne.n	800322c <HAL_RCCEx_PeriphCLKConfig+0x138>
    { 
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8003178:	4b2a      	ldr	r3, [pc, #168]	@ (8003224 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800317a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800317e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003182:	617b      	str	r3, [r7, #20]
      
      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8003184:	697b      	ldr	r3, [r7, #20]
 8003186:	2b00      	cmp	r3, #0
 8003188:	d01e      	beq.n	80031c8 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 800318a:	687b      	ldr	r3, [r7, #4]
 800318c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800318e:	697a      	ldr	r2, [r7, #20]
 8003190:	429a      	cmp	r2, r3
 8003192:	d019      	beq.n	80031c8 <HAL_RCCEx_PeriphCLKConfig+0xd4>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8003194:	4b23      	ldr	r3, [pc, #140]	@ (8003224 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003196:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800319a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800319e:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 80031a0:	4b20      	ldr	r3, [pc, #128]	@ (8003224 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80031a2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80031a6:	4a1f      	ldr	r2, [pc, #124]	@ (8003224 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80031a8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80031ac:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 80031b0:	4b1c      	ldr	r3, [pc, #112]	@ (8003224 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80031b2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80031b6:	4a1b      	ldr	r2, [pc, #108]	@ (8003224 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80031b8:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80031bc:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 80031c0:	4a18      	ldr	r2, [pc, #96]	@ (8003224 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80031c2:	697b      	ldr	r3, [r7, #20]
 80031c4:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 80031c8:	697b      	ldr	r3, [r7, #20]
 80031ca:	f003 0301 	and.w	r3, r3, #1
 80031ce:	2b00      	cmp	r3, #0
 80031d0:	d016      	beq.n	8003200 <HAL_RCCEx_PeriphCLKConfig+0x10c>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80031d2:	f7fe fa9b 	bl	800170c <HAL_GetTick>
 80031d6:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80031d8:	e00b      	b.n	80031f2 <HAL_RCCEx_PeriphCLKConfig+0xfe>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80031da:	f7fe fa97 	bl	800170c <HAL_GetTick>
 80031de:	4602      	mov	r2, r0
 80031e0:	68fb      	ldr	r3, [r7, #12]
 80031e2:	1ad3      	subs	r3, r2, r3
 80031e4:	f241 3288 	movw	r2, #5000	@ 0x1388
 80031e8:	4293      	cmp	r3, r2
 80031ea:	d902      	bls.n	80031f2 <HAL_RCCEx_PeriphCLKConfig+0xfe>
          {
            ret = HAL_TIMEOUT;
 80031ec:	2303      	movs	r3, #3
 80031ee:	74fb      	strb	r3, [r7, #19]
            break;
 80031f0:	e006      	b.n	8003200 <HAL_RCCEx_PeriphCLKConfig+0x10c>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80031f2:	4b0c      	ldr	r3, [pc, #48]	@ (8003224 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80031f4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80031f8:	f003 0302 	and.w	r3, r3, #2
 80031fc:	2b00      	cmp	r3, #0
 80031fe:	d0ec      	beq.n	80031da <HAL_RCCEx_PeriphCLKConfig+0xe6>
          }
        }
      }
      
      if(ret == HAL_OK)
 8003200:	7cfb      	ldrb	r3, [r7, #19]
 8003202:	2b00      	cmp	r3, #0
 8003204:	d10b      	bne.n	800321e <HAL_RCCEx_PeriphCLKConfig+0x12a>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8003206:	4b07      	ldr	r3, [pc, #28]	@ (8003224 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003208:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800320c:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8003210:	687b      	ldr	r3, [r7, #4]
 8003212:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003214:	4903      	ldr	r1, [pc, #12]	@ (8003224 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003216:	4313      	orrs	r3, r2
 8003218:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 800321c:	e008      	b.n	8003230 <HAL_RCCEx_PeriphCLKConfig+0x13c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 800321e:	7cfb      	ldrb	r3, [r7, #19]
 8003220:	74bb      	strb	r3, [r7, #18]
 8003222:	e005      	b.n	8003230 <HAL_RCCEx_PeriphCLKConfig+0x13c>
 8003224:	40021000 	.word	0x40021000
 8003228:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 800322c:	7cfb      	ldrb	r3, [r7, #19]
 800322e:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8003230:	7c7b      	ldrb	r3, [r7, #17]
 8003232:	2b01      	cmp	r3, #1
 8003234:	d105      	bne.n	8003242 <HAL_RCCEx_PeriphCLKConfig+0x14e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003236:	4ba7      	ldr	r3, [pc, #668]	@ (80034d4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003238:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800323a:	4aa6      	ldr	r2, [pc, #664]	@ (80034d4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800323c:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003240:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8003242:	687b      	ldr	r3, [r7, #4]
 8003244:	681b      	ldr	r3, [r3, #0]
 8003246:	f003 0301 	and.w	r3, r3, #1
 800324a:	2b00      	cmp	r3, #0
 800324c:	d00a      	beq.n	8003264 <HAL_RCCEx_PeriphCLKConfig+0x170>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800324e:	4ba1      	ldr	r3, [pc, #644]	@ (80034d4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003250:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003254:	f023 0203 	bic.w	r2, r3, #3
 8003258:	687b      	ldr	r3, [r7, #4]
 800325a:	685b      	ldr	r3, [r3, #4]
 800325c:	499d      	ldr	r1, [pc, #628]	@ (80034d4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800325e:	4313      	orrs	r3, r2
 8003260:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8003264:	687b      	ldr	r3, [r7, #4]
 8003266:	681b      	ldr	r3, [r3, #0]
 8003268:	f003 0302 	and.w	r3, r3, #2
 800326c:	2b00      	cmp	r3, #0
 800326e:	d00a      	beq.n	8003286 <HAL_RCCEx_PeriphCLKConfig+0x192>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8003270:	4b98      	ldr	r3, [pc, #608]	@ (80034d4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003272:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003276:	f023 020c 	bic.w	r2, r3, #12
 800327a:	687b      	ldr	r3, [r7, #4]
 800327c:	689b      	ldr	r3, [r3, #8]
 800327e:	4995      	ldr	r1, [pc, #596]	@ (80034d4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003280:	4313      	orrs	r3, r2
 8003282:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8003286:	687b      	ldr	r3, [r7, #4]
 8003288:	681b      	ldr	r3, [r3, #0]
 800328a:	f003 0304 	and.w	r3, r3, #4
 800328e:	2b00      	cmp	r3, #0
 8003290:	d00a      	beq.n	80032a8 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8003292:	4b90      	ldr	r3, [pc, #576]	@ (80034d4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003294:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003298:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 800329c:	687b      	ldr	r3, [r7, #4]
 800329e:	68db      	ldr	r3, [r3, #12]
 80032a0:	498c      	ldr	r1, [pc, #560]	@ (80034d4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80032a2:	4313      	orrs	r3, r2
 80032a4:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#endif /* USART3 */

#if defined(UART4)
  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 80032a8:	687b      	ldr	r3, [r7, #4]
 80032aa:	681b      	ldr	r3, [r3, #0]
 80032ac:	f003 0308 	and.w	r3, r3, #8
 80032b0:	2b00      	cmp	r3, #0
 80032b2:	d00a      	beq.n	80032ca <HAL_RCCEx_PeriphCLKConfig+0x1d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 80032b4:	4b87      	ldr	r3, [pc, #540]	@ (80034d4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80032b6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80032ba:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 80032be:	687b      	ldr	r3, [r7, #4]
 80032c0:	691b      	ldr	r3, [r3, #16]
 80032c2:	4984      	ldr	r1, [pc, #528]	@ (80034d4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80032c4:	4313      	orrs	r3, r2
 80032c6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 80032ca:	687b      	ldr	r3, [r7, #4]
 80032cc:	681b      	ldr	r3, [r3, #0]
 80032ce:	f003 0310 	and.w	r3, r3, #16
 80032d2:	2b00      	cmp	r3, #0
 80032d4:	d00a      	beq.n	80032ec <HAL_RCCEx_PeriphCLKConfig+0x1f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 80032d6:	4b7f      	ldr	r3, [pc, #508]	@ (80034d4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80032d8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80032dc:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 80032e0:	687b      	ldr	r3, [r7, #4]
 80032e2:	695b      	ldr	r3, [r3, #20]
 80032e4:	497b      	ldr	r1, [pc, #492]	@ (80034d4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80032e6:	4313      	orrs	r3, r2
 80032e8:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 80032ec:	687b      	ldr	r3, [r7, #4]
 80032ee:	681b      	ldr	r3, [r3, #0]
 80032f0:	f003 0320 	and.w	r3, r3, #32
 80032f4:	2b00      	cmp	r3, #0
 80032f6:	d00a      	beq.n	800330e <HAL_RCCEx_PeriphCLKConfig+0x21a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 80032f8:	4b76      	ldr	r3, [pc, #472]	@ (80034d4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80032fa:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80032fe:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8003302:	687b      	ldr	r3, [r7, #4]
 8003304:	699b      	ldr	r3, [r3, #24]
 8003306:	4973      	ldr	r1, [pc, #460]	@ (80034d4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003308:	4313      	orrs	r3, r2
 800330a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800330e:	687b      	ldr	r3, [r7, #4]
 8003310:	681b      	ldr	r3, [r3, #0]
 8003312:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003316:	2b00      	cmp	r3, #0
 8003318:	d00a      	beq.n	8003330 <HAL_RCCEx_PeriphCLKConfig+0x23c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800331a:	4b6e      	ldr	r3, [pc, #440]	@ (80034d4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800331c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003320:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 8003324:	687b      	ldr	r3, [r7, #4]
 8003326:	69db      	ldr	r3, [r3, #28]
 8003328:	496a      	ldr	r1, [pc, #424]	@ (80034d4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800332a:	4313      	orrs	r3, r2
 800332c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8003330:	687b      	ldr	r3, [r7, #4]
 8003332:	681b      	ldr	r3, [r3, #0]
 8003334:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003338:	2b00      	cmp	r3, #0
 800333a:	d00a      	beq.n	8003352 <HAL_RCCEx_PeriphCLKConfig+0x25e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 800333c:	4b65      	ldr	r3, [pc, #404]	@ (80034d4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800333e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003342:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8003346:	687b      	ldr	r3, [r7, #4]
 8003348:	6a1b      	ldr	r3, [r3, #32]
 800334a:	4962      	ldr	r1, [pc, #392]	@ (80034d4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800334c:	4313      	orrs	r3, r2
 800334e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }
#if defined(I2C3)

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8003352:	687b      	ldr	r3, [r7, #4]
 8003354:	681b      	ldr	r3, [r3, #0]
 8003356:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800335a:	2b00      	cmp	r3, #0
 800335c:	d00a      	beq.n	8003374 <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 800335e:	4b5d      	ldr	r3, [pc, #372]	@ (80034d4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003360:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003364:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8003368:	687b      	ldr	r3, [r7, #4]
 800336a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800336c:	4959      	ldr	r1, [pc, #356]	@ (80034d4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800336e:	4313      	orrs	r3, r2
 8003370:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#endif /* I2C3 */
#if defined(I2C4)

  /*-------------------------- I2C4 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8003374:	687b      	ldr	r3, [r7, #4]
 8003376:	681b      	ldr	r3, [r3, #0]
 8003378:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800337c:	2b00      	cmp	r3, #0
 800337e:	d00a      	beq.n	8003396 <HAL_RCCEx_PeriphCLKConfig+0x2a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8003380:	4b54      	ldr	r3, [pc, #336]	@ (80034d4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003382:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8003386:	f023 0203 	bic.w	r2, r3, #3
 800338a:	687b      	ldr	r3, [r7, #4]
 800338c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800338e:	4951      	ldr	r1, [pc, #324]	@ (80034d4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003390:	4313      	orrs	r3, r2
 8003392:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
  }

#endif /* I2C4 */

  /*-------------------------- LPTIM1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8003396:	687b      	ldr	r3, [r7, #4]
 8003398:	681b      	ldr	r3, [r3, #0]
 800339a:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800339e:	2b00      	cmp	r3, #0
 80033a0:	d00a      	beq.n	80033b8 <HAL_RCCEx_PeriphCLKConfig+0x2c4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 80033a2:	4b4c      	ldr	r3, [pc, #304]	@ (80034d4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80033a4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80033a8:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 80033ac:	687b      	ldr	r3, [r7, #4]
 80033ae:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80033b0:	4948      	ldr	r1, [pc, #288]	@ (80034d4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80033b2:	4313      	orrs	r3, r2
 80033b4:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(SAI1) 
  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 80033b8:	687b      	ldr	r3, [r7, #4]
 80033ba:	681b      	ldr	r3, [r3, #0]
 80033bc:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80033c0:	2b00      	cmp	r3, #0
 80033c2:	d015      	beq.n	80033f0 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure the SAI1 interface clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 80033c4:	4b43      	ldr	r3, [pc, #268]	@ (80034d4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80033c6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80033ca:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 80033ce:	687b      	ldr	r3, [r7, #4]
 80033d0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80033d2:	4940      	ldr	r1, [pc, #256]	@ (80034d4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80033d4:	4313      	orrs	r3, r2
 80033d6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLL)
 80033da:	687b      	ldr	r3, [r7, #4]
 80033dc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80033de:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80033e2:	d105      	bne.n	80033f0 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80033e4:	4b3b      	ldr	r3, [pc, #236]	@ (80034d4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80033e6:	68db      	ldr	r3, [r3, #12]
 80033e8:	4a3a      	ldr	r2, [pc, #232]	@ (80034d4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80033ea:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80033ee:	60d3      	str	r3, [r2, #12]

#endif /* SAI1 */

#if defined(SPI_I2S_SUPPORT)
  /*-------------------------- I2S clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 80033f0:	687b      	ldr	r3, [r7, #4]
 80033f2:	681b      	ldr	r3, [r3, #0]
 80033f4:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80033f8:	2b00      	cmp	r3, #0
 80033fa:	d015      	beq.n	8003428 <HAL_RCCEx_PeriphCLKConfig+0x334>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure the I2S interface clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 80033fc:	4b35      	ldr	r3, [pc, #212]	@ (80034d4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80033fe:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003402:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8003406:	687b      	ldr	r3, [r7, #4]
 8003408:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800340a:	4932      	ldr	r1, [pc, #200]	@ (80034d4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800340c:	4313      	orrs	r3, r2
 800340e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLL)
 8003412:	687b      	ldr	r3, [r7, #4]
 8003414:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003416:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800341a:	d105      	bne.n	8003428 <HAL_RCCEx_PeriphCLKConfig+0x334>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800341c:	4b2d      	ldr	r3, [pc, #180]	@ (80034d4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800341e:	68db      	ldr	r3, [r3, #12]
 8003420:	4a2c      	ldr	r2, [pc, #176]	@ (80034d4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003422:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8003426:	60d3      	str	r3, [r2, #12]

#endif /* SPI_I2S_SUPPORT */

#if defined(FDCAN1)
  /*-------------------------- FDCAN clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8003428:	687b      	ldr	r3, [r7, #4]
 800342a:	681b      	ldr	r3, [r3, #0]
 800342c:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8003430:	2b00      	cmp	r3, #0
 8003432:	d015      	beq.n	8003460 <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLKSOURCE(PeriphClkInit->FdcanClockSelection));

    /* Configure the FDCAN interface clock source */
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 8003434:	4b27      	ldr	r3, [pc, #156]	@ (80034d4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003436:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800343a:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 800343e:	687b      	ldr	r3, [r7, #4]
 8003440:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003442:	4924      	ldr	r1, [pc, #144]	@ (80034d4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003444:	4313      	orrs	r3, r2
 8003446:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 800344a:	687b      	ldr	r3, [r7, #4]
 800344c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800344e:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8003452:	d105      	bne.n	8003460 <HAL_RCCEx_PeriphCLKConfig+0x36c>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003454:	4b1f      	ldr	r3, [pc, #124]	@ (80034d4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003456:	68db      	ldr	r3, [r3, #12]
 8003458:	4a1e      	ldr	r2, [pc, #120]	@ (80034d4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800345a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800345e:	60d3      	str	r3, [r2, #12]
#endif /* FDCAN1 */

#if defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8003460:	687b      	ldr	r3, [r7, #4]
 8003462:	681b      	ldr	r3, [r3, #0]
 8003464:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8003468:	2b00      	cmp	r3, #0
 800346a:	d015      	beq.n	8003498 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800346c:	4b19      	ldr	r3, [pc, #100]	@ (80034d4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800346e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003472:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8003476:	687b      	ldr	r3, [r7, #4]
 8003478:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800347a:	4916      	ldr	r1, [pc, #88]	@ (80034d4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800347c:	4313      	orrs	r3, r2
 800347e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8003482:	687b      	ldr	r3, [r7, #4]
 8003484:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003486:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800348a:	d105      	bne.n	8003498 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800348c:	4b11      	ldr	r3, [pc, #68]	@ (80034d4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800348e:	68db      	ldr	r3, [r3, #12]
 8003490:	4a10      	ldr	r2, [pc, #64]	@ (80034d4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003492:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8003496:	60d3      	str	r3, [r2, #12]
  }

#endif /* USB */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8003498:	687b      	ldr	r3, [r7, #4]
 800349a:	681b      	ldr	r3, [r3, #0]
 800349c:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80034a0:	2b00      	cmp	r3, #0
 80034a2:	d019      	beq.n	80034d8 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 80034a4:	4b0b      	ldr	r3, [pc, #44]	@ (80034d4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80034a6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80034aa:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 80034ae:	687b      	ldr	r3, [r7, #4]
 80034b0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80034b2:	4908      	ldr	r1, [pc, #32]	@ (80034d4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80034b4:	4313      	orrs	r3, r2
 80034b6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 80034ba:	687b      	ldr	r3, [r7, #4]
 80034bc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80034be:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80034c2:	d109      	bne.n	80034d8 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80034c4:	4b03      	ldr	r3, [pc, #12]	@ (80034d4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80034c6:	68db      	ldr	r3, [r3, #12]
 80034c8:	4a02      	ldr	r2, [pc, #8]	@ (80034d4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80034ca:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80034ce:	60d3      	str	r3, [r2, #12]
 80034d0:	e002      	b.n	80034d8 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
 80034d2:	bf00      	nop
 80034d4:	40021000 	.word	0x40021000
    }
  }

  /*-------------------------- ADC12 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 80034d8:	687b      	ldr	r3, [r7, #4]
 80034da:	681b      	ldr	r3, [r3, #0]
 80034dc:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80034e0:	2b00      	cmp	r3, #0
 80034e2:	d015      	beq.n	8003510 <HAL_RCCEx_PeriphCLKConfig+0x41c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12CLKSOURCE(PeriphClkInit->Adc12ClockSelection));

    /* Configure the ADC12 interface clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 80034e4:	4b29      	ldr	r3, [pc, #164]	@ (800358c <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80034e6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80034ea:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 80034ee:	687b      	ldr	r3, [r7, #4]
 80034f0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80034f2:	4926      	ldr	r1, [pc, #152]	@ (800358c <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80034f4:	4313      	orrs	r3, r2
 80034f6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Adc12ClockSelection == RCC_ADC12CLKSOURCE_PLL)
 80034fa:	687b      	ldr	r3, [r7, #4]
 80034fc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80034fe:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8003502:	d105      	bne.n	8003510 <HAL_RCCEx_PeriphCLKConfig+0x41c>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 8003504:	4b21      	ldr	r3, [pc, #132]	@ (800358c <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8003506:	68db      	ldr	r3, [r3, #12]
 8003508:	4a20      	ldr	r2, [pc, #128]	@ (800358c <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800350a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800350e:	60d3      	str	r3, [r2, #12]
    }
  }
  
#if defined(ADC345_COMMON)
  /*-------------------------- ADC345 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC345) == RCC_PERIPHCLK_ADC345)
 8003510:	687b      	ldr	r3, [r7, #4]
 8003512:	681b      	ldr	r3, [r3, #0]
 8003514:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003518:	2b00      	cmp	r3, #0
 800351a:	d015      	beq.n	8003548 <HAL_RCCEx_PeriphCLKConfig+0x454>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC345CLKSOURCE(PeriphClkInit->Adc345ClockSelection));

    /* Configure the ADC345 interface clock source */
    __HAL_RCC_ADC345_CONFIG(PeriphClkInit->Adc345ClockSelection);
 800351c:	4b1b      	ldr	r3, [pc, #108]	@ (800358c <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800351e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003522:	f023 4240 	bic.w	r2, r3, #3221225472	@ 0xc0000000
 8003526:	687b      	ldr	r3, [r7, #4]
 8003528:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800352a:	4918      	ldr	r1, [pc, #96]	@ (800358c <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800352c:	4313      	orrs	r3, r2
 800352e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Adc345ClockSelection == RCC_ADC345CLKSOURCE_PLL)
 8003532:	687b      	ldr	r3, [r7, #4]
 8003534:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003536:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800353a:	d105      	bne.n	8003548 <HAL_RCCEx_PeriphCLKConfig+0x454>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 800353c:	4b13      	ldr	r3, [pc, #76]	@ (800358c <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800353e:	68db      	ldr	r3, [r3, #12]
 8003540:	4a12      	ldr	r2, [pc, #72]	@ (800358c <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8003542:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003546:	60d3      	str	r3, [r2, #12]
#endif /* ADC345_COMMON */

#if defined(QUADSPI)

  /*-------------------------- QuadSPIx clock source configuration ----------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 8003548:	687b      	ldr	r3, [r7, #4]
 800354a:	681b      	ldr	r3, [r3, #0]
 800354c:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8003550:	2b00      	cmp	r3, #0
 8003552:	d015      	beq.n	8003580 <HAL_RCCEx_PeriphCLKConfig+0x48c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_QSPICLKSOURCE(PeriphClkInit->QspiClockSelection));

    /* Configure the QuadSPI clock source */
    __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 8003554:	4b0d      	ldr	r3, [pc, #52]	@ (800358c <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8003556:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800355a:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 800355e:	687b      	ldr	r3, [r7, #4]
 8003560:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003562:	490a      	ldr	r1, [pc, #40]	@ (800358c <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8003564:	4313      	orrs	r3, r2
 8003566:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c

    if(PeriphClkInit->QspiClockSelection == RCC_QSPICLKSOURCE_PLL)
 800356a:	687b      	ldr	r3, [r7, #4]
 800356c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800356e:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8003572:	d105      	bne.n	8003580 <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003574:	4b05      	ldr	r3, [pc, #20]	@ (800358c <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8003576:	68db      	ldr	r3, [r3, #12]
 8003578:	4a04      	ldr	r2, [pc, #16]	@ (800358c <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800357a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800357e:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* QUADSPI */

  return status;
 8003580:	7cbb      	ldrb	r3, [r7, #18]
}
 8003582:	4618      	mov	r0, r3
 8003584:	3718      	adds	r7, #24
 8003586:	46bd      	mov	sp, r7
 8003588:	bd80      	pop	{r7, pc}
 800358a:	bf00      	nop
 800358c:	40021000 	.word	0x40021000

08003590 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8003590:	b580      	push	{r7, lr}
 8003592:	b082      	sub	sp, #8
 8003594:	af00      	add	r7, sp, #0
 8003596:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8003598:	687b      	ldr	r3, [r7, #4]
 800359a:	2b00      	cmp	r3, #0
 800359c:	d101      	bne.n	80035a2 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800359e:	2301      	movs	r3, #1
 80035a0:	e042      	b.n	8003628 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 80035a2:	687b      	ldr	r3, [r7, #4]
 80035a4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80035a8:	2b00      	cmp	r3, #0
 80035aa:	d106      	bne.n	80035ba <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80035ac:	687b      	ldr	r3, [r7, #4]
 80035ae:	2200      	movs	r2, #0
 80035b0:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80035b4:	6878      	ldr	r0, [r7, #4]
 80035b6:	f7fd feb7 	bl	8001328 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80035ba:	687b      	ldr	r3, [r7, #4]
 80035bc:	2224      	movs	r2, #36	@ 0x24
 80035be:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 80035c2:	687b      	ldr	r3, [r7, #4]
 80035c4:	681b      	ldr	r3, [r3, #0]
 80035c6:	681a      	ldr	r2, [r3, #0]
 80035c8:	687b      	ldr	r3, [r7, #4]
 80035ca:	681b      	ldr	r3, [r3, #0]
 80035cc:	f022 0201 	bic.w	r2, r2, #1
 80035d0:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80035d2:	687b      	ldr	r3, [r7, #4]
 80035d4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80035d6:	2b00      	cmp	r3, #0
 80035d8:	d002      	beq.n	80035e0 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 80035da:	6878      	ldr	r0, [r7, #4]
 80035dc:	f000 fb24 	bl	8003c28 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 80035e0:	6878      	ldr	r0, [r7, #4]
 80035e2:	f000 f825 	bl	8003630 <UART_SetConfig>
 80035e6:	4603      	mov	r3, r0
 80035e8:	2b01      	cmp	r3, #1
 80035ea:	d101      	bne.n	80035f0 <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 80035ec:	2301      	movs	r3, #1
 80035ee:	e01b      	b.n	8003628 <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80035f0:	687b      	ldr	r3, [r7, #4]
 80035f2:	681b      	ldr	r3, [r3, #0]
 80035f4:	685a      	ldr	r2, [r3, #4]
 80035f6:	687b      	ldr	r3, [r7, #4]
 80035f8:	681b      	ldr	r3, [r3, #0]
 80035fa:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 80035fe:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8003600:	687b      	ldr	r3, [r7, #4]
 8003602:	681b      	ldr	r3, [r3, #0]
 8003604:	689a      	ldr	r2, [r3, #8]
 8003606:	687b      	ldr	r3, [r7, #4]
 8003608:	681b      	ldr	r3, [r3, #0]
 800360a:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800360e:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8003610:	687b      	ldr	r3, [r7, #4]
 8003612:	681b      	ldr	r3, [r3, #0]
 8003614:	681a      	ldr	r2, [r3, #0]
 8003616:	687b      	ldr	r3, [r7, #4]
 8003618:	681b      	ldr	r3, [r3, #0]
 800361a:	f042 0201 	orr.w	r2, r2, #1
 800361e:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8003620:	6878      	ldr	r0, [r7, #4]
 8003622:	f000 fba3 	bl	8003d6c <UART_CheckIdleState>
 8003626:	4603      	mov	r3, r0
}
 8003628:	4618      	mov	r0, r3
 800362a:	3708      	adds	r7, #8
 800362c:	46bd      	mov	sp, r7
 800362e:	bd80      	pop	{r7, pc}

08003630 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8003630:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003634:	b08c      	sub	sp, #48	@ 0x30
 8003636:	af00      	add	r7, sp, #0
 8003638:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800363a:	2300      	movs	r3, #0
 800363c:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8003640:	697b      	ldr	r3, [r7, #20]
 8003642:	689a      	ldr	r2, [r3, #8]
 8003644:	697b      	ldr	r3, [r7, #20]
 8003646:	691b      	ldr	r3, [r3, #16]
 8003648:	431a      	orrs	r2, r3
 800364a:	697b      	ldr	r3, [r7, #20]
 800364c:	695b      	ldr	r3, [r3, #20]
 800364e:	431a      	orrs	r2, r3
 8003650:	697b      	ldr	r3, [r7, #20]
 8003652:	69db      	ldr	r3, [r3, #28]
 8003654:	4313      	orrs	r3, r2
 8003656:	62fb      	str	r3, [r7, #44]	@ 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8003658:	697b      	ldr	r3, [r7, #20]
 800365a:	681b      	ldr	r3, [r3, #0]
 800365c:	681a      	ldr	r2, [r3, #0]
 800365e:	4baa      	ldr	r3, [pc, #680]	@ (8003908 <UART_SetConfig+0x2d8>)
 8003660:	4013      	ands	r3, r2
 8003662:	697a      	ldr	r2, [r7, #20]
 8003664:	6812      	ldr	r2, [r2, #0]
 8003666:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8003668:	430b      	orrs	r3, r1
 800366a:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800366c:	697b      	ldr	r3, [r7, #20]
 800366e:	681b      	ldr	r3, [r3, #0]
 8003670:	685b      	ldr	r3, [r3, #4]
 8003672:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8003676:	697b      	ldr	r3, [r7, #20]
 8003678:	68da      	ldr	r2, [r3, #12]
 800367a:	697b      	ldr	r3, [r7, #20]
 800367c:	681b      	ldr	r3, [r3, #0]
 800367e:	430a      	orrs	r2, r1
 8003680:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8003682:	697b      	ldr	r3, [r7, #20]
 8003684:	699b      	ldr	r3, [r3, #24]
 8003686:	62fb      	str	r3, [r7, #44]	@ 0x2c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8003688:	697b      	ldr	r3, [r7, #20]
 800368a:	681b      	ldr	r3, [r3, #0]
 800368c:	4a9f      	ldr	r2, [pc, #636]	@ (800390c <UART_SetConfig+0x2dc>)
 800368e:	4293      	cmp	r3, r2
 8003690:	d004      	beq.n	800369c <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8003692:	697b      	ldr	r3, [r7, #20]
 8003694:	6a1b      	ldr	r3, [r3, #32]
 8003696:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8003698:	4313      	orrs	r3, r2
 800369a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800369c:	697b      	ldr	r3, [r7, #20]
 800369e:	681b      	ldr	r3, [r3, #0]
 80036a0:	689b      	ldr	r3, [r3, #8]
 80036a2:	f023 436e 	bic.w	r3, r3, #3992977408	@ 0xee000000
 80036a6:	f423 6330 	bic.w	r3, r3, #2816	@ 0xb00
 80036aa:	697a      	ldr	r2, [r7, #20]
 80036ac:	6812      	ldr	r2, [r2, #0]
 80036ae:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80036b0:	430b      	orrs	r3, r1
 80036b2:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 80036b4:	697b      	ldr	r3, [r7, #20]
 80036b6:	681b      	ldr	r3, [r3, #0]
 80036b8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80036ba:	f023 010f 	bic.w	r1, r3, #15
 80036be:	697b      	ldr	r3, [r7, #20]
 80036c0:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80036c2:	697b      	ldr	r3, [r7, #20]
 80036c4:	681b      	ldr	r3, [r3, #0]
 80036c6:	430a      	orrs	r2, r1
 80036c8:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 80036ca:	697b      	ldr	r3, [r7, #20]
 80036cc:	681b      	ldr	r3, [r3, #0]
 80036ce:	4a90      	ldr	r2, [pc, #576]	@ (8003910 <UART_SetConfig+0x2e0>)
 80036d0:	4293      	cmp	r3, r2
 80036d2:	d125      	bne.n	8003720 <UART_SetConfig+0xf0>
 80036d4:	4b8f      	ldr	r3, [pc, #572]	@ (8003914 <UART_SetConfig+0x2e4>)
 80036d6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80036da:	f003 0303 	and.w	r3, r3, #3
 80036de:	2b03      	cmp	r3, #3
 80036e0:	d81a      	bhi.n	8003718 <UART_SetConfig+0xe8>
 80036e2:	a201      	add	r2, pc, #4	@ (adr r2, 80036e8 <UART_SetConfig+0xb8>)
 80036e4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80036e8:	080036f9 	.word	0x080036f9
 80036ec:	08003709 	.word	0x08003709
 80036f0:	08003701 	.word	0x08003701
 80036f4:	08003711 	.word	0x08003711
 80036f8:	2301      	movs	r3, #1
 80036fa:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80036fe:	e116      	b.n	800392e <UART_SetConfig+0x2fe>
 8003700:	2302      	movs	r3, #2
 8003702:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8003706:	e112      	b.n	800392e <UART_SetConfig+0x2fe>
 8003708:	2304      	movs	r3, #4
 800370a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800370e:	e10e      	b.n	800392e <UART_SetConfig+0x2fe>
 8003710:	2308      	movs	r3, #8
 8003712:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8003716:	e10a      	b.n	800392e <UART_SetConfig+0x2fe>
 8003718:	2310      	movs	r3, #16
 800371a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800371e:	e106      	b.n	800392e <UART_SetConfig+0x2fe>
 8003720:	697b      	ldr	r3, [r7, #20]
 8003722:	681b      	ldr	r3, [r3, #0]
 8003724:	4a7c      	ldr	r2, [pc, #496]	@ (8003918 <UART_SetConfig+0x2e8>)
 8003726:	4293      	cmp	r3, r2
 8003728:	d138      	bne.n	800379c <UART_SetConfig+0x16c>
 800372a:	4b7a      	ldr	r3, [pc, #488]	@ (8003914 <UART_SetConfig+0x2e4>)
 800372c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003730:	f003 030c 	and.w	r3, r3, #12
 8003734:	2b0c      	cmp	r3, #12
 8003736:	d82d      	bhi.n	8003794 <UART_SetConfig+0x164>
 8003738:	a201      	add	r2, pc, #4	@ (adr r2, 8003740 <UART_SetConfig+0x110>)
 800373a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800373e:	bf00      	nop
 8003740:	08003775 	.word	0x08003775
 8003744:	08003795 	.word	0x08003795
 8003748:	08003795 	.word	0x08003795
 800374c:	08003795 	.word	0x08003795
 8003750:	08003785 	.word	0x08003785
 8003754:	08003795 	.word	0x08003795
 8003758:	08003795 	.word	0x08003795
 800375c:	08003795 	.word	0x08003795
 8003760:	0800377d 	.word	0x0800377d
 8003764:	08003795 	.word	0x08003795
 8003768:	08003795 	.word	0x08003795
 800376c:	08003795 	.word	0x08003795
 8003770:	0800378d 	.word	0x0800378d
 8003774:	2300      	movs	r3, #0
 8003776:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800377a:	e0d8      	b.n	800392e <UART_SetConfig+0x2fe>
 800377c:	2302      	movs	r3, #2
 800377e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8003782:	e0d4      	b.n	800392e <UART_SetConfig+0x2fe>
 8003784:	2304      	movs	r3, #4
 8003786:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800378a:	e0d0      	b.n	800392e <UART_SetConfig+0x2fe>
 800378c:	2308      	movs	r3, #8
 800378e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8003792:	e0cc      	b.n	800392e <UART_SetConfig+0x2fe>
 8003794:	2310      	movs	r3, #16
 8003796:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800379a:	e0c8      	b.n	800392e <UART_SetConfig+0x2fe>
 800379c:	697b      	ldr	r3, [r7, #20]
 800379e:	681b      	ldr	r3, [r3, #0]
 80037a0:	4a5e      	ldr	r2, [pc, #376]	@ (800391c <UART_SetConfig+0x2ec>)
 80037a2:	4293      	cmp	r3, r2
 80037a4:	d125      	bne.n	80037f2 <UART_SetConfig+0x1c2>
 80037a6:	4b5b      	ldr	r3, [pc, #364]	@ (8003914 <UART_SetConfig+0x2e4>)
 80037a8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80037ac:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 80037b0:	2b30      	cmp	r3, #48	@ 0x30
 80037b2:	d016      	beq.n	80037e2 <UART_SetConfig+0x1b2>
 80037b4:	2b30      	cmp	r3, #48	@ 0x30
 80037b6:	d818      	bhi.n	80037ea <UART_SetConfig+0x1ba>
 80037b8:	2b20      	cmp	r3, #32
 80037ba:	d00a      	beq.n	80037d2 <UART_SetConfig+0x1a2>
 80037bc:	2b20      	cmp	r3, #32
 80037be:	d814      	bhi.n	80037ea <UART_SetConfig+0x1ba>
 80037c0:	2b00      	cmp	r3, #0
 80037c2:	d002      	beq.n	80037ca <UART_SetConfig+0x19a>
 80037c4:	2b10      	cmp	r3, #16
 80037c6:	d008      	beq.n	80037da <UART_SetConfig+0x1aa>
 80037c8:	e00f      	b.n	80037ea <UART_SetConfig+0x1ba>
 80037ca:	2300      	movs	r3, #0
 80037cc:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80037d0:	e0ad      	b.n	800392e <UART_SetConfig+0x2fe>
 80037d2:	2302      	movs	r3, #2
 80037d4:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80037d8:	e0a9      	b.n	800392e <UART_SetConfig+0x2fe>
 80037da:	2304      	movs	r3, #4
 80037dc:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80037e0:	e0a5      	b.n	800392e <UART_SetConfig+0x2fe>
 80037e2:	2308      	movs	r3, #8
 80037e4:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80037e8:	e0a1      	b.n	800392e <UART_SetConfig+0x2fe>
 80037ea:	2310      	movs	r3, #16
 80037ec:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80037f0:	e09d      	b.n	800392e <UART_SetConfig+0x2fe>
 80037f2:	697b      	ldr	r3, [r7, #20]
 80037f4:	681b      	ldr	r3, [r3, #0]
 80037f6:	4a4a      	ldr	r2, [pc, #296]	@ (8003920 <UART_SetConfig+0x2f0>)
 80037f8:	4293      	cmp	r3, r2
 80037fa:	d125      	bne.n	8003848 <UART_SetConfig+0x218>
 80037fc:	4b45      	ldr	r3, [pc, #276]	@ (8003914 <UART_SetConfig+0x2e4>)
 80037fe:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003802:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 8003806:	2bc0      	cmp	r3, #192	@ 0xc0
 8003808:	d016      	beq.n	8003838 <UART_SetConfig+0x208>
 800380a:	2bc0      	cmp	r3, #192	@ 0xc0
 800380c:	d818      	bhi.n	8003840 <UART_SetConfig+0x210>
 800380e:	2b80      	cmp	r3, #128	@ 0x80
 8003810:	d00a      	beq.n	8003828 <UART_SetConfig+0x1f8>
 8003812:	2b80      	cmp	r3, #128	@ 0x80
 8003814:	d814      	bhi.n	8003840 <UART_SetConfig+0x210>
 8003816:	2b00      	cmp	r3, #0
 8003818:	d002      	beq.n	8003820 <UART_SetConfig+0x1f0>
 800381a:	2b40      	cmp	r3, #64	@ 0x40
 800381c:	d008      	beq.n	8003830 <UART_SetConfig+0x200>
 800381e:	e00f      	b.n	8003840 <UART_SetConfig+0x210>
 8003820:	2300      	movs	r3, #0
 8003822:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8003826:	e082      	b.n	800392e <UART_SetConfig+0x2fe>
 8003828:	2302      	movs	r3, #2
 800382a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800382e:	e07e      	b.n	800392e <UART_SetConfig+0x2fe>
 8003830:	2304      	movs	r3, #4
 8003832:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8003836:	e07a      	b.n	800392e <UART_SetConfig+0x2fe>
 8003838:	2308      	movs	r3, #8
 800383a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800383e:	e076      	b.n	800392e <UART_SetConfig+0x2fe>
 8003840:	2310      	movs	r3, #16
 8003842:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8003846:	e072      	b.n	800392e <UART_SetConfig+0x2fe>
 8003848:	697b      	ldr	r3, [r7, #20]
 800384a:	681b      	ldr	r3, [r3, #0]
 800384c:	4a35      	ldr	r2, [pc, #212]	@ (8003924 <UART_SetConfig+0x2f4>)
 800384e:	4293      	cmp	r3, r2
 8003850:	d12a      	bne.n	80038a8 <UART_SetConfig+0x278>
 8003852:	4b30      	ldr	r3, [pc, #192]	@ (8003914 <UART_SetConfig+0x2e4>)
 8003854:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003858:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800385c:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8003860:	d01a      	beq.n	8003898 <UART_SetConfig+0x268>
 8003862:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8003866:	d81b      	bhi.n	80038a0 <UART_SetConfig+0x270>
 8003868:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800386c:	d00c      	beq.n	8003888 <UART_SetConfig+0x258>
 800386e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003872:	d815      	bhi.n	80038a0 <UART_SetConfig+0x270>
 8003874:	2b00      	cmp	r3, #0
 8003876:	d003      	beq.n	8003880 <UART_SetConfig+0x250>
 8003878:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800387c:	d008      	beq.n	8003890 <UART_SetConfig+0x260>
 800387e:	e00f      	b.n	80038a0 <UART_SetConfig+0x270>
 8003880:	2300      	movs	r3, #0
 8003882:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8003886:	e052      	b.n	800392e <UART_SetConfig+0x2fe>
 8003888:	2302      	movs	r3, #2
 800388a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800388e:	e04e      	b.n	800392e <UART_SetConfig+0x2fe>
 8003890:	2304      	movs	r3, #4
 8003892:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8003896:	e04a      	b.n	800392e <UART_SetConfig+0x2fe>
 8003898:	2308      	movs	r3, #8
 800389a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800389e:	e046      	b.n	800392e <UART_SetConfig+0x2fe>
 80038a0:	2310      	movs	r3, #16
 80038a2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80038a6:	e042      	b.n	800392e <UART_SetConfig+0x2fe>
 80038a8:	697b      	ldr	r3, [r7, #20]
 80038aa:	681b      	ldr	r3, [r3, #0]
 80038ac:	4a17      	ldr	r2, [pc, #92]	@ (800390c <UART_SetConfig+0x2dc>)
 80038ae:	4293      	cmp	r3, r2
 80038b0:	d13a      	bne.n	8003928 <UART_SetConfig+0x2f8>
 80038b2:	4b18      	ldr	r3, [pc, #96]	@ (8003914 <UART_SetConfig+0x2e4>)
 80038b4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80038b8:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 80038bc:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 80038c0:	d01a      	beq.n	80038f8 <UART_SetConfig+0x2c8>
 80038c2:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 80038c6:	d81b      	bhi.n	8003900 <UART_SetConfig+0x2d0>
 80038c8:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80038cc:	d00c      	beq.n	80038e8 <UART_SetConfig+0x2b8>
 80038ce:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80038d2:	d815      	bhi.n	8003900 <UART_SetConfig+0x2d0>
 80038d4:	2b00      	cmp	r3, #0
 80038d6:	d003      	beq.n	80038e0 <UART_SetConfig+0x2b0>
 80038d8:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80038dc:	d008      	beq.n	80038f0 <UART_SetConfig+0x2c0>
 80038de:	e00f      	b.n	8003900 <UART_SetConfig+0x2d0>
 80038e0:	2300      	movs	r3, #0
 80038e2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80038e6:	e022      	b.n	800392e <UART_SetConfig+0x2fe>
 80038e8:	2302      	movs	r3, #2
 80038ea:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80038ee:	e01e      	b.n	800392e <UART_SetConfig+0x2fe>
 80038f0:	2304      	movs	r3, #4
 80038f2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80038f6:	e01a      	b.n	800392e <UART_SetConfig+0x2fe>
 80038f8:	2308      	movs	r3, #8
 80038fa:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80038fe:	e016      	b.n	800392e <UART_SetConfig+0x2fe>
 8003900:	2310      	movs	r3, #16
 8003902:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8003906:	e012      	b.n	800392e <UART_SetConfig+0x2fe>
 8003908:	cfff69f3 	.word	0xcfff69f3
 800390c:	40008000 	.word	0x40008000
 8003910:	40013800 	.word	0x40013800
 8003914:	40021000 	.word	0x40021000
 8003918:	40004400 	.word	0x40004400
 800391c:	40004800 	.word	0x40004800
 8003920:	40004c00 	.word	0x40004c00
 8003924:	40005000 	.word	0x40005000
 8003928:	2310      	movs	r3, #16
 800392a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800392e:	697b      	ldr	r3, [r7, #20]
 8003930:	681b      	ldr	r3, [r3, #0]
 8003932:	4aae      	ldr	r2, [pc, #696]	@ (8003bec <UART_SetConfig+0x5bc>)
 8003934:	4293      	cmp	r3, r2
 8003936:	f040 8097 	bne.w	8003a68 <UART_SetConfig+0x438>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 800393a:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800393e:	2b08      	cmp	r3, #8
 8003940:	d823      	bhi.n	800398a <UART_SetConfig+0x35a>
 8003942:	a201      	add	r2, pc, #4	@ (adr r2, 8003948 <UART_SetConfig+0x318>)
 8003944:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003948:	0800396d 	.word	0x0800396d
 800394c:	0800398b 	.word	0x0800398b
 8003950:	08003975 	.word	0x08003975
 8003954:	0800398b 	.word	0x0800398b
 8003958:	0800397b 	.word	0x0800397b
 800395c:	0800398b 	.word	0x0800398b
 8003960:	0800398b 	.word	0x0800398b
 8003964:	0800398b 	.word	0x0800398b
 8003968:	08003983 	.word	0x08003983
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800396c:	f7ff fb50 	bl	8003010 <HAL_RCC_GetPCLK1Freq>
 8003970:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8003972:	e010      	b.n	8003996 <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8003974:	4b9e      	ldr	r3, [pc, #632]	@ (8003bf0 <UART_SetConfig+0x5c0>)
 8003976:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8003978:	e00d      	b.n	8003996 <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800397a:	f7ff fadb 	bl	8002f34 <HAL_RCC_GetSysClockFreq>
 800397e:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8003980:	e009      	b.n	8003996 <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8003982:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8003986:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8003988:	e005      	b.n	8003996 <UART_SetConfig+0x366>
      default:
        pclk = 0U;
 800398a:	2300      	movs	r3, #0
 800398c:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 800398e:	2301      	movs	r3, #1
 8003990:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8003994:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8003996:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003998:	2b00      	cmp	r3, #0
 800399a:	f000 8130 	beq.w	8003bfe <UART_SetConfig+0x5ce>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 800399e:	697b      	ldr	r3, [r7, #20]
 80039a0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80039a2:	4a94      	ldr	r2, [pc, #592]	@ (8003bf4 <UART_SetConfig+0x5c4>)
 80039a4:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80039a8:	461a      	mov	r2, r3
 80039aa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80039ac:	fbb3 f3f2 	udiv	r3, r3, r2
 80039b0:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 80039b2:	697b      	ldr	r3, [r7, #20]
 80039b4:	685a      	ldr	r2, [r3, #4]
 80039b6:	4613      	mov	r3, r2
 80039b8:	005b      	lsls	r3, r3, #1
 80039ba:	4413      	add	r3, r2
 80039bc:	69ba      	ldr	r2, [r7, #24]
 80039be:	429a      	cmp	r2, r3
 80039c0:	d305      	bcc.n	80039ce <UART_SetConfig+0x39e>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 80039c2:	697b      	ldr	r3, [r7, #20]
 80039c4:	685b      	ldr	r3, [r3, #4]
 80039c6:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 80039c8:	69ba      	ldr	r2, [r7, #24]
 80039ca:	429a      	cmp	r2, r3
 80039cc:	d903      	bls.n	80039d6 <UART_SetConfig+0x3a6>
      {
        ret = HAL_ERROR;
 80039ce:	2301      	movs	r3, #1
 80039d0:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 80039d4:	e113      	b.n	8003bfe <UART_SetConfig+0x5ce>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80039d6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80039d8:	2200      	movs	r2, #0
 80039da:	60bb      	str	r3, [r7, #8]
 80039dc:	60fa      	str	r2, [r7, #12]
 80039de:	697b      	ldr	r3, [r7, #20]
 80039e0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80039e2:	4a84      	ldr	r2, [pc, #528]	@ (8003bf4 <UART_SetConfig+0x5c4>)
 80039e4:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80039e8:	b29b      	uxth	r3, r3
 80039ea:	2200      	movs	r2, #0
 80039ec:	603b      	str	r3, [r7, #0]
 80039ee:	607a      	str	r2, [r7, #4]
 80039f0:	e9d7 2300 	ldrd	r2, r3, [r7]
 80039f4:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 80039f8:	f7fc fc62 	bl	80002c0 <__aeabi_uldivmod>
 80039fc:	4602      	mov	r2, r0
 80039fe:	460b      	mov	r3, r1
 8003a00:	4610      	mov	r0, r2
 8003a02:	4619      	mov	r1, r3
 8003a04:	f04f 0200 	mov.w	r2, #0
 8003a08:	f04f 0300 	mov.w	r3, #0
 8003a0c:	020b      	lsls	r3, r1, #8
 8003a0e:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 8003a12:	0202      	lsls	r2, r0, #8
 8003a14:	6979      	ldr	r1, [r7, #20]
 8003a16:	6849      	ldr	r1, [r1, #4]
 8003a18:	0849      	lsrs	r1, r1, #1
 8003a1a:	2000      	movs	r0, #0
 8003a1c:	460c      	mov	r4, r1
 8003a1e:	4605      	mov	r5, r0
 8003a20:	eb12 0804 	adds.w	r8, r2, r4
 8003a24:	eb43 0905 	adc.w	r9, r3, r5
 8003a28:	697b      	ldr	r3, [r7, #20]
 8003a2a:	685b      	ldr	r3, [r3, #4]
 8003a2c:	2200      	movs	r2, #0
 8003a2e:	469a      	mov	sl, r3
 8003a30:	4693      	mov	fp, r2
 8003a32:	4652      	mov	r2, sl
 8003a34:	465b      	mov	r3, fp
 8003a36:	4640      	mov	r0, r8
 8003a38:	4649      	mov	r1, r9
 8003a3a:	f7fc fc41 	bl	80002c0 <__aeabi_uldivmod>
 8003a3e:	4602      	mov	r2, r0
 8003a40:	460b      	mov	r3, r1
 8003a42:	4613      	mov	r3, r2
 8003a44:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8003a46:	6a3b      	ldr	r3, [r7, #32]
 8003a48:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8003a4c:	d308      	bcc.n	8003a60 <UART_SetConfig+0x430>
 8003a4e:	6a3b      	ldr	r3, [r7, #32]
 8003a50:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8003a54:	d204      	bcs.n	8003a60 <UART_SetConfig+0x430>
        {
          huart->Instance->BRR = usartdiv;
 8003a56:	697b      	ldr	r3, [r7, #20]
 8003a58:	681b      	ldr	r3, [r3, #0]
 8003a5a:	6a3a      	ldr	r2, [r7, #32]
 8003a5c:	60da      	str	r2, [r3, #12]
 8003a5e:	e0ce      	b.n	8003bfe <UART_SetConfig+0x5ce>
        }
        else
        {
          ret = HAL_ERROR;
 8003a60:	2301      	movs	r3, #1
 8003a62:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8003a66:	e0ca      	b.n	8003bfe <UART_SetConfig+0x5ce>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8003a68:	697b      	ldr	r3, [r7, #20]
 8003a6a:	69db      	ldr	r3, [r3, #28]
 8003a6c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8003a70:	d166      	bne.n	8003b40 <UART_SetConfig+0x510>
  {
    switch (clocksource)
 8003a72:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8003a76:	2b08      	cmp	r3, #8
 8003a78:	d827      	bhi.n	8003aca <UART_SetConfig+0x49a>
 8003a7a:	a201      	add	r2, pc, #4	@ (adr r2, 8003a80 <UART_SetConfig+0x450>)
 8003a7c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003a80:	08003aa5 	.word	0x08003aa5
 8003a84:	08003aad 	.word	0x08003aad
 8003a88:	08003ab5 	.word	0x08003ab5
 8003a8c:	08003acb 	.word	0x08003acb
 8003a90:	08003abb 	.word	0x08003abb
 8003a94:	08003acb 	.word	0x08003acb
 8003a98:	08003acb 	.word	0x08003acb
 8003a9c:	08003acb 	.word	0x08003acb
 8003aa0:	08003ac3 	.word	0x08003ac3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8003aa4:	f7ff fab4 	bl	8003010 <HAL_RCC_GetPCLK1Freq>
 8003aa8:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8003aaa:	e014      	b.n	8003ad6 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8003aac:	f7ff fac6 	bl	800303c <HAL_RCC_GetPCLK2Freq>
 8003ab0:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8003ab2:	e010      	b.n	8003ad6 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8003ab4:	4b4e      	ldr	r3, [pc, #312]	@ (8003bf0 <UART_SetConfig+0x5c0>)
 8003ab6:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8003ab8:	e00d      	b.n	8003ad6 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8003aba:	f7ff fa3b 	bl	8002f34 <HAL_RCC_GetSysClockFreq>
 8003abe:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8003ac0:	e009      	b.n	8003ad6 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8003ac2:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8003ac6:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8003ac8:	e005      	b.n	8003ad6 <UART_SetConfig+0x4a6>
      default:
        pclk = 0U;
 8003aca:	2300      	movs	r3, #0
 8003acc:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 8003ace:	2301      	movs	r3, #1
 8003ad0:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8003ad4:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8003ad6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003ad8:	2b00      	cmp	r3, #0
 8003ada:	f000 8090 	beq.w	8003bfe <UART_SetConfig+0x5ce>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8003ade:	697b      	ldr	r3, [r7, #20]
 8003ae0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003ae2:	4a44      	ldr	r2, [pc, #272]	@ (8003bf4 <UART_SetConfig+0x5c4>)
 8003ae4:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8003ae8:	461a      	mov	r2, r3
 8003aea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003aec:	fbb3 f3f2 	udiv	r3, r3, r2
 8003af0:	005a      	lsls	r2, r3, #1
 8003af2:	697b      	ldr	r3, [r7, #20]
 8003af4:	685b      	ldr	r3, [r3, #4]
 8003af6:	085b      	lsrs	r3, r3, #1
 8003af8:	441a      	add	r2, r3
 8003afa:	697b      	ldr	r3, [r7, #20]
 8003afc:	685b      	ldr	r3, [r3, #4]
 8003afe:	fbb2 f3f3 	udiv	r3, r2, r3
 8003b02:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8003b04:	6a3b      	ldr	r3, [r7, #32]
 8003b06:	2b0f      	cmp	r3, #15
 8003b08:	d916      	bls.n	8003b38 <UART_SetConfig+0x508>
 8003b0a:	6a3b      	ldr	r3, [r7, #32]
 8003b0c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003b10:	d212      	bcs.n	8003b38 <UART_SetConfig+0x508>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8003b12:	6a3b      	ldr	r3, [r7, #32]
 8003b14:	b29b      	uxth	r3, r3
 8003b16:	f023 030f 	bic.w	r3, r3, #15
 8003b1a:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8003b1c:	6a3b      	ldr	r3, [r7, #32]
 8003b1e:	085b      	lsrs	r3, r3, #1
 8003b20:	b29b      	uxth	r3, r3
 8003b22:	f003 0307 	and.w	r3, r3, #7
 8003b26:	b29a      	uxth	r2, r3
 8003b28:	8bfb      	ldrh	r3, [r7, #30]
 8003b2a:	4313      	orrs	r3, r2
 8003b2c:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 8003b2e:	697b      	ldr	r3, [r7, #20]
 8003b30:	681b      	ldr	r3, [r3, #0]
 8003b32:	8bfa      	ldrh	r2, [r7, #30]
 8003b34:	60da      	str	r2, [r3, #12]
 8003b36:	e062      	b.n	8003bfe <UART_SetConfig+0x5ce>
      }
      else
      {
        ret = HAL_ERROR;
 8003b38:	2301      	movs	r3, #1
 8003b3a:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8003b3e:	e05e      	b.n	8003bfe <UART_SetConfig+0x5ce>
      }
    }
  }
  else
  {
    switch (clocksource)
 8003b40:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8003b44:	2b08      	cmp	r3, #8
 8003b46:	d828      	bhi.n	8003b9a <UART_SetConfig+0x56a>
 8003b48:	a201      	add	r2, pc, #4	@ (adr r2, 8003b50 <UART_SetConfig+0x520>)
 8003b4a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003b4e:	bf00      	nop
 8003b50:	08003b75 	.word	0x08003b75
 8003b54:	08003b7d 	.word	0x08003b7d
 8003b58:	08003b85 	.word	0x08003b85
 8003b5c:	08003b9b 	.word	0x08003b9b
 8003b60:	08003b8b 	.word	0x08003b8b
 8003b64:	08003b9b 	.word	0x08003b9b
 8003b68:	08003b9b 	.word	0x08003b9b
 8003b6c:	08003b9b 	.word	0x08003b9b
 8003b70:	08003b93 	.word	0x08003b93
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8003b74:	f7ff fa4c 	bl	8003010 <HAL_RCC_GetPCLK1Freq>
 8003b78:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8003b7a:	e014      	b.n	8003ba6 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8003b7c:	f7ff fa5e 	bl	800303c <HAL_RCC_GetPCLK2Freq>
 8003b80:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8003b82:	e010      	b.n	8003ba6 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8003b84:	4b1a      	ldr	r3, [pc, #104]	@ (8003bf0 <UART_SetConfig+0x5c0>)
 8003b86:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8003b88:	e00d      	b.n	8003ba6 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8003b8a:	f7ff f9d3 	bl	8002f34 <HAL_RCC_GetSysClockFreq>
 8003b8e:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8003b90:	e009      	b.n	8003ba6 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8003b92:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8003b96:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8003b98:	e005      	b.n	8003ba6 <UART_SetConfig+0x576>
      default:
        pclk = 0U;
 8003b9a:	2300      	movs	r3, #0
 8003b9c:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 8003b9e:	2301      	movs	r3, #1
 8003ba0:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8003ba4:	bf00      	nop
    }

    if (pclk != 0U)
 8003ba6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003ba8:	2b00      	cmp	r3, #0
 8003baa:	d028      	beq.n	8003bfe <UART_SetConfig+0x5ce>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8003bac:	697b      	ldr	r3, [r7, #20]
 8003bae:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003bb0:	4a10      	ldr	r2, [pc, #64]	@ (8003bf4 <UART_SetConfig+0x5c4>)
 8003bb2:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8003bb6:	461a      	mov	r2, r3
 8003bb8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003bba:	fbb3 f2f2 	udiv	r2, r3, r2
 8003bbe:	697b      	ldr	r3, [r7, #20]
 8003bc0:	685b      	ldr	r3, [r3, #4]
 8003bc2:	085b      	lsrs	r3, r3, #1
 8003bc4:	441a      	add	r2, r3
 8003bc6:	697b      	ldr	r3, [r7, #20]
 8003bc8:	685b      	ldr	r3, [r3, #4]
 8003bca:	fbb2 f3f3 	udiv	r3, r2, r3
 8003bce:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8003bd0:	6a3b      	ldr	r3, [r7, #32]
 8003bd2:	2b0f      	cmp	r3, #15
 8003bd4:	d910      	bls.n	8003bf8 <UART_SetConfig+0x5c8>
 8003bd6:	6a3b      	ldr	r3, [r7, #32]
 8003bd8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003bdc:	d20c      	bcs.n	8003bf8 <UART_SetConfig+0x5c8>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8003bde:	6a3b      	ldr	r3, [r7, #32]
 8003be0:	b29a      	uxth	r2, r3
 8003be2:	697b      	ldr	r3, [r7, #20]
 8003be4:	681b      	ldr	r3, [r3, #0]
 8003be6:	60da      	str	r2, [r3, #12]
 8003be8:	e009      	b.n	8003bfe <UART_SetConfig+0x5ce>
 8003bea:	bf00      	nop
 8003bec:	40008000 	.word	0x40008000
 8003bf0:	00f42400 	.word	0x00f42400
 8003bf4:	080078a0 	.word	0x080078a0
      }
      else
      {
        ret = HAL_ERROR;
 8003bf8:	2301      	movs	r3, #1
 8003bfa:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8003bfe:	697b      	ldr	r3, [r7, #20]
 8003c00:	2201      	movs	r2, #1
 8003c02:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 8003c06:	697b      	ldr	r3, [r7, #20]
 8003c08:	2201      	movs	r2, #1
 8003c0a:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8003c0e:	697b      	ldr	r3, [r7, #20]
 8003c10:	2200      	movs	r2, #0
 8003c12:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 8003c14:	697b      	ldr	r3, [r7, #20]
 8003c16:	2200      	movs	r2, #0
 8003c18:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 8003c1a:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
}
 8003c1e:	4618      	mov	r0, r3
 8003c20:	3730      	adds	r7, #48	@ 0x30
 8003c22:	46bd      	mov	sp, r7
 8003c24:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}

08003c28 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8003c28:	b480      	push	{r7}
 8003c2a:	b083      	sub	sp, #12
 8003c2c:	af00      	add	r7, sp, #0
 8003c2e:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8003c30:	687b      	ldr	r3, [r7, #4]
 8003c32:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003c34:	f003 0308 	and.w	r3, r3, #8
 8003c38:	2b00      	cmp	r3, #0
 8003c3a:	d00a      	beq.n	8003c52 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8003c3c:	687b      	ldr	r3, [r7, #4]
 8003c3e:	681b      	ldr	r3, [r3, #0]
 8003c40:	685b      	ldr	r3, [r3, #4]
 8003c42:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 8003c46:	687b      	ldr	r3, [r7, #4]
 8003c48:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8003c4a:	687b      	ldr	r3, [r7, #4]
 8003c4c:	681b      	ldr	r3, [r3, #0]
 8003c4e:	430a      	orrs	r2, r1
 8003c50:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8003c52:	687b      	ldr	r3, [r7, #4]
 8003c54:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003c56:	f003 0301 	and.w	r3, r3, #1
 8003c5a:	2b00      	cmp	r3, #0
 8003c5c:	d00a      	beq.n	8003c74 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8003c5e:	687b      	ldr	r3, [r7, #4]
 8003c60:	681b      	ldr	r3, [r3, #0]
 8003c62:	685b      	ldr	r3, [r3, #4]
 8003c64:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8003c68:	687b      	ldr	r3, [r7, #4]
 8003c6a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003c6c:	687b      	ldr	r3, [r7, #4]
 8003c6e:	681b      	ldr	r3, [r3, #0]
 8003c70:	430a      	orrs	r2, r1
 8003c72:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8003c74:	687b      	ldr	r3, [r7, #4]
 8003c76:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003c78:	f003 0302 	and.w	r3, r3, #2
 8003c7c:	2b00      	cmp	r3, #0
 8003c7e:	d00a      	beq.n	8003c96 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8003c80:	687b      	ldr	r3, [r7, #4]
 8003c82:	681b      	ldr	r3, [r3, #0]
 8003c84:	685b      	ldr	r3, [r3, #4]
 8003c86:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8003c8a:	687b      	ldr	r3, [r7, #4]
 8003c8c:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8003c8e:	687b      	ldr	r3, [r7, #4]
 8003c90:	681b      	ldr	r3, [r3, #0]
 8003c92:	430a      	orrs	r2, r1
 8003c94:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8003c96:	687b      	ldr	r3, [r7, #4]
 8003c98:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003c9a:	f003 0304 	and.w	r3, r3, #4
 8003c9e:	2b00      	cmp	r3, #0
 8003ca0:	d00a      	beq.n	8003cb8 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8003ca2:	687b      	ldr	r3, [r7, #4]
 8003ca4:	681b      	ldr	r3, [r3, #0]
 8003ca6:	685b      	ldr	r3, [r3, #4]
 8003ca8:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8003cac:	687b      	ldr	r3, [r7, #4]
 8003cae:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8003cb0:	687b      	ldr	r3, [r7, #4]
 8003cb2:	681b      	ldr	r3, [r3, #0]
 8003cb4:	430a      	orrs	r2, r1
 8003cb6:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8003cb8:	687b      	ldr	r3, [r7, #4]
 8003cba:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003cbc:	f003 0310 	and.w	r3, r3, #16
 8003cc0:	2b00      	cmp	r3, #0
 8003cc2:	d00a      	beq.n	8003cda <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8003cc4:	687b      	ldr	r3, [r7, #4]
 8003cc6:	681b      	ldr	r3, [r3, #0]
 8003cc8:	689b      	ldr	r3, [r3, #8]
 8003cca:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 8003cce:	687b      	ldr	r3, [r7, #4]
 8003cd0:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8003cd2:	687b      	ldr	r3, [r7, #4]
 8003cd4:	681b      	ldr	r3, [r3, #0]
 8003cd6:	430a      	orrs	r2, r1
 8003cd8:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8003cda:	687b      	ldr	r3, [r7, #4]
 8003cdc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003cde:	f003 0320 	and.w	r3, r3, #32
 8003ce2:	2b00      	cmp	r3, #0
 8003ce4:	d00a      	beq.n	8003cfc <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8003ce6:	687b      	ldr	r3, [r7, #4]
 8003ce8:	681b      	ldr	r3, [r3, #0]
 8003cea:	689b      	ldr	r3, [r3, #8]
 8003cec:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8003cf0:	687b      	ldr	r3, [r7, #4]
 8003cf2:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8003cf4:	687b      	ldr	r3, [r7, #4]
 8003cf6:	681b      	ldr	r3, [r3, #0]
 8003cf8:	430a      	orrs	r2, r1
 8003cfa:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8003cfc:	687b      	ldr	r3, [r7, #4]
 8003cfe:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003d00:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003d04:	2b00      	cmp	r3, #0
 8003d06:	d01a      	beq.n	8003d3e <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8003d08:	687b      	ldr	r3, [r7, #4]
 8003d0a:	681b      	ldr	r3, [r3, #0]
 8003d0c:	685b      	ldr	r3, [r3, #4]
 8003d0e:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8003d12:	687b      	ldr	r3, [r7, #4]
 8003d14:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8003d16:	687b      	ldr	r3, [r7, #4]
 8003d18:	681b      	ldr	r3, [r3, #0]
 8003d1a:	430a      	orrs	r2, r1
 8003d1c:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8003d1e:	687b      	ldr	r3, [r7, #4]
 8003d20:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003d22:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8003d26:	d10a      	bne.n	8003d3e <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8003d28:	687b      	ldr	r3, [r7, #4]
 8003d2a:	681b      	ldr	r3, [r3, #0]
 8003d2c:	685b      	ldr	r3, [r3, #4]
 8003d2e:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8003d32:	687b      	ldr	r3, [r7, #4]
 8003d34:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8003d36:	687b      	ldr	r3, [r7, #4]
 8003d38:	681b      	ldr	r3, [r3, #0]
 8003d3a:	430a      	orrs	r2, r1
 8003d3c:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8003d3e:	687b      	ldr	r3, [r7, #4]
 8003d40:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003d42:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003d46:	2b00      	cmp	r3, #0
 8003d48:	d00a      	beq.n	8003d60 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8003d4a:	687b      	ldr	r3, [r7, #4]
 8003d4c:	681b      	ldr	r3, [r3, #0]
 8003d4e:	685b      	ldr	r3, [r3, #4]
 8003d50:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8003d54:	687b      	ldr	r3, [r7, #4]
 8003d56:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8003d58:	687b      	ldr	r3, [r7, #4]
 8003d5a:	681b      	ldr	r3, [r3, #0]
 8003d5c:	430a      	orrs	r2, r1
 8003d5e:	605a      	str	r2, [r3, #4]
  }
}
 8003d60:	bf00      	nop
 8003d62:	370c      	adds	r7, #12
 8003d64:	46bd      	mov	sp, r7
 8003d66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d6a:	4770      	bx	lr

08003d6c <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8003d6c:	b580      	push	{r7, lr}
 8003d6e:	b098      	sub	sp, #96	@ 0x60
 8003d70:	af02      	add	r7, sp, #8
 8003d72:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003d74:	687b      	ldr	r3, [r7, #4]
 8003d76:	2200      	movs	r2, #0
 8003d78:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8003d7c:	f7fd fcc6 	bl	800170c <HAL_GetTick>
 8003d80:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8003d82:	687b      	ldr	r3, [r7, #4]
 8003d84:	681b      	ldr	r3, [r3, #0]
 8003d86:	681b      	ldr	r3, [r3, #0]
 8003d88:	f003 0308 	and.w	r3, r3, #8
 8003d8c:	2b08      	cmp	r3, #8
 8003d8e:	d12f      	bne.n	8003df0 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8003d90:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8003d94:	9300      	str	r3, [sp, #0]
 8003d96:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003d98:	2200      	movs	r2, #0
 8003d9a:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8003d9e:	6878      	ldr	r0, [r7, #4]
 8003da0:	f000 f88e 	bl	8003ec0 <UART_WaitOnFlagUntilTimeout>
 8003da4:	4603      	mov	r3, r0
 8003da6:	2b00      	cmp	r3, #0
 8003da8:	d022      	beq.n	8003df0 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 8003daa:	687b      	ldr	r3, [r7, #4]
 8003dac:	681b      	ldr	r3, [r3, #0]
 8003dae:	63bb      	str	r3, [r7, #56]	@ 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003db0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003db2:	e853 3f00 	ldrex	r3, [r3]
 8003db6:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8003db8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003dba:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8003dbe:	653b      	str	r3, [r7, #80]	@ 0x50
 8003dc0:	687b      	ldr	r3, [r7, #4]
 8003dc2:	681b      	ldr	r3, [r3, #0]
 8003dc4:	461a      	mov	r2, r3
 8003dc6:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8003dc8:	647b      	str	r3, [r7, #68]	@ 0x44
 8003dca:	643a      	str	r2, [r7, #64]	@ 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003dcc:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8003dce:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8003dd0:	e841 2300 	strex	r3, r2, [r1]
 8003dd4:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8003dd6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003dd8:	2b00      	cmp	r3, #0
 8003dda:	d1e6      	bne.n	8003daa <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 8003ddc:	687b      	ldr	r3, [r7, #4]
 8003dde:	2220      	movs	r2, #32
 8003de0:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 8003de4:	687b      	ldr	r3, [r7, #4]
 8003de6:	2200      	movs	r2, #0
 8003de8:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8003dec:	2303      	movs	r3, #3
 8003dee:	e063      	b.n	8003eb8 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8003df0:	687b      	ldr	r3, [r7, #4]
 8003df2:	681b      	ldr	r3, [r3, #0]
 8003df4:	681b      	ldr	r3, [r3, #0]
 8003df6:	f003 0304 	and.w	r3, r3, #4
 8003dfa:	2b04      	cmp	r3, #4
 8003dfc:	d149      	bne.n	8003e92 <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8003dfe:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8003e02:	9300      	str	r3, [sp, #0]
 8003e04:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003e06:	2200      	movs	r2, #0
 8003e08:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8003e0c:	6878      	ldr	r0, [r7, #4]
 8003e0e:	f000 f857 	bl	8003ec0 <UART_WaitOnFlagUntilTimeout>
 8003e12:	4603      	mov	r3, r0
 8003e14:	2b00      	cmp	r3, #0
 8003e16:	d03c      	beq.n	8003e92 <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8003e18:	687b      	ldr	r3, [r7, #4]
 8003e1a:	681b      	ldr	r3, [r3, #0]
 8003e1c:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003e1e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003e20:	e853 3f00 	ldrex	r3, [r3]
 8003e24:	623b      	str	r3, [r7, #32]
   return(result);
 8003e26:	6a3b      	ldr	r3, [r7, #32]
 8003e28:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8003e2c:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8003e2e:	687b      	ldr	r3, [r7, #4]
 8003e30:	681b      	ldr	r3, [r3, #0]
 8003e32:	461a      	mov	r2, r3
 8003e34:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8003e36:	633b      	str	r3, [r7, #48]	@ 0x30
 8003e38:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003e3a:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8003e3c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8003e3e:	e841 2300 	strex	r3, r2, [r1]
 8003e42:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8003e44:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003e46:	2b00      	cmp	r3, #0
 8003e48:	d1e6      	bne.n	8003e18 <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003e4a:	687b      	ldr	r3, [r7, #4]
 8003e4c:	681b      	ldr	r3, [r3, #0]
 8003e4e:	3308      	adds	r3, #8
 8003e50:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003e52:	693b      	ldr	r3, [r7, #16]
 8003e54:	e853 3f00 	ldrex	r3, [r3]
 8003e58:	60fb      	str	r3, [r7, #12]
   return(result);
 8003e5a:	68fb      	ldr	r3, [r7, #12]
 8003e5c:	f023 0301 	bic.w	r3, r3, #1
 8003e60:	64bb      	str	r3, [r7, #72]	@ 0x48
 8003e62:	687b      	ldr	r3, [r7, #4]
 8003e64:	681b      	ldr	r3, [r3, #0]
 8003e66:	3308      	adds	r3, #8
 8003e68:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8003e6a:	61fa      	str	r2, [r7, #28]
 8003e6c:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003e6e:	69b9      	ldr	r1, [r7, #24]
 8003e70:	69fa      	ldr	r2, [r7, #28]
 8003e72:	e841 2300 	strex	r3, r2, [r1]
 8003e76:	617b      	str	r3, [r7, #20]
   return(result);
 8003e78:	697b      	ldr	r3, [r7, #20]
 8003e7a:	2b00      	cmp	r3, #0
 8003e7c:	d1e5      	bne.n	8003e4a <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 8003e7e:	687b      	ldr	r3, [r7, #4]
 8003e80:	2220      	movs	r2, #32
 8003e82:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 8003e86:	687b      	ldr	r3, [r7, #4]
 8003e88:	2200      	movs	r2, #0
 8003e8a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8003e8e:	2303      	movs	r3, #3
 8003e90:	e012      	b.n	8003eb8 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8003e92:	687b      	ldr	r3, [r7, #4]
 8003e94:	2220      	movs	r2, #32
 8003e96:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 8003e9a:	687b      	ldr	r3, [r7, #4]
 8003e9c:	2220      	movs	r2, #32
 8003e9e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003ea2:	687b      	ldr	r3, [r7, #4]
 8003ea4:	2200      	movs	r2, #0
 8003ea6:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8003ea8:	687b      	ldr	r3, [r7, #4]
 8003eaa:	2200      	movs	r2, #0
 8003eac:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 8003eae:	687b      	ldr	r3, [r7, #4]
 8003eb0:	2200      	movs	r2, #0
 8003eb2:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8003eb6:	2300      	movs	r3, #0
}
 8003eb8:	4618      	mov	r0, r3
 8003eba:	3758      	adds	r7, #88	@ 0x58
 8003ebc:	46bd      	mov	sp, r7
 8003ebe:	bd80      	pop	{r7, pc}

08003ec0 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8003ec0:	b580      	push	{r7, lr}
 8003ec2:	b084      	sub	sp, #16
 8003ec4:	af00      	add	r7, sp, #0
 8003ec6:	60f8      	str	r0, [r7, #12]
 8003ec8:	60b9      	str	r1, [r7, #8]
 8003eca:	603b      	str	r3, [r7, #0]
 8003ecc:	4613      	mov	r3, r2
 8003ece:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003ed0:	e04f      	b.n	8003f72 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003ed2:	69bb      	ldr	r3, [r7, #24]
 8003ed4:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8003ed8:	d04b      	beq.n	8003f72 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003eda:	f7fd fc17 	bl	800170c <HAL_GetTick>
 8003ede:	4602      	mov	r2, r0
 8003ee0:	683b      	ldr	r3, [r7, #0]
 8003ee2:	1ad3      	subs	r3, r2, r3
 8003ee4:	69ba      	ldr	r2, [r7, #24]
 8003ee6:	429a      	cmp	r2, r3
 8003ee8:	d302      	bcc.n	8003ef0 <UART_WaitOnFlagUntilTimeout+0x30>
 8003eea:	69bb      	ldr	r3, [r7, #24]
 8003eec:	2b00      	cmp	r3, #0
 8003eee:	d101      	bne.n	8003ef4 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8003ef0:	2303      	movs	r3, #3
 8003ef2:	e04e      	b.n	8003f92 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8003ef4:	68fb      	ldr	r3, [r7, #12]
 8003ef6:	681b      	ldr	r3, [r3, #0]
 8003ef8:	681b      	ldr	r3, [r3, #0]
 8003efa:	f003 0304 	and.w	r3, r3, #4
 8003efe:	2b00      	cmp	r3, #0
 8003f00:	d037      	beq.n	8003f72 <UART_WaitOnFlagUntilTimeout+0xb2>
 8003f02:	68bb      	ldr	r3, [r7, #8]
 8003f04:	2b80      	cmp	r3, #128	@ 0x80
 8003f06:	d034      	beq.n	8003f72 <UART_WaitOnFlagUntilTimeout+0xb2>
 8003f08:	68bb      	ldr	r3, [r7, #8]
 8003f0a:	2b40      	cmp	r3, #64	@ 0x40
 8003f0c:	d031      	beq.n	8003f72 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8003f0e:	68fb      	ldr	r3, [r7, #12]
 8003f10:	681b      	ldr	r3, [r3, #0]
 8003f12:	69db      	ldr	r3, [r3, #28]
 8003f14:	f003 0308 	and.w	r3, r3, #8
 8003f18:	2b08      	cmp	r3, #8
 8003f1a:	d110      	bne.n	8003f3e <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8003f1c:	68fb      	ldr	r3, [r7, #12]
 8003f1e:	681b      	ldr	r3, [r3, #0]
 8003f20:	2208      	movs	r2, #8
 8003f22:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8003f24:	68f8      	ldr	r0, [r7, #12]
 8003f26:	f000 f838 	bl	8003f9a <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8003f2a:	68fb      	ldr	r3, [r7, #12]
 8003f2c:	2208      	movs	r2, #8
 8003f2e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8003f32:	68fb      	ldr	r3, [r7, #12]
 8003f34:	2200      	movs	r2, #0
 8003f36:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 8003f3a:	2301      	movs	r3, #1
 8003f3c:	e029      	b.n	8003f92 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8003f3e:	68fb      	ldr	r3, [r7, #12]
 8003f40:	681b      	ldr	r3, [r3, #0]
 8003f42:	69db      	ldr	r3, [r3, #28]
 8003f44:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8003f48:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8003f4c:	d111      	bne.n	8003f72 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8003f4e:	68fb      	ldr	r3, [r7, #12]
 8003f50:	681b      	ldr	r3, [r3, #0]
 8003f52:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8003f56:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8003f58:	68f8      	ldr	r0, [r7, #12]
 8003f5a:	f000 f81e 	bl	8003f9a <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8003f5e:	68fb      	ldr	r3, [r7, #12]
 8003f60:	2220      	movs	r2, #32
 8003f62:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8003f66:	68fb      	ldr	r3, [r7, #12]
 8003f68:	2200      	movs	r2, #0
 8003f6a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 8003f6e:	2303      	movs	r3, #3
 8003f70:	e00f      	b.n	8003f92 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003f72:	68fb      	ldr	r3, [r7, #12]
 8003f74:	681b      	ldr	r3, [r3, #0]
 8003f76:	69da      	ldr	r2, [r3, #28]
 8003f78:	68bb      	ldr	r3, [r7, #8]
 8003f7a:	4013      	ands	r3, r2
 8003f7c:	68ba      	ldr	r2, [r7, #8]
 8003f7e:	429a      	cmp	r2, r3
 8003f80:	bf0c      	ite	eq
 8003f82:	2301      	moveq	r3, #1
 8003f84:	2300      	movne	r3, #0
 8003f86:	b2db      	uxtb	r3, r3
 8003f88:	461a      	mov	r2, r3
 8003f8a:	79fb      	ldrb	r3, [r7, #7]
 8003f8c:	429a      	cmp	r2, r3
 8003f8e:	d0a0      	beq.n	8003ed2 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8003f90:	2300      	movs	r3, #0
}
 8003f92:	4618      	mov	r0, r3
 8003f94:	3710      	adds	r7, #16
 8003f96:	46bd      	mov	sp, r7
 8003f98:	bd80      	pop	{r7, pc}

08003f9a <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8003f9a:	b480      	push	{r7}
 8003f9c:	b095      	sub	sp, #84	@ 0x54
 8003f9e:	af00      	add	r7, sp, #0
 8003fa0:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8003fa2:	687b      	ldr	r3, [r7, #4]
 8003fa4:	681b      	ldr	r3, [r3, #0]
 8003fa6:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003fa8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003faa:	e853 3f00 	ldrex	r3, [r3]
 8003fae:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8003fb0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003fb2:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8003fb6:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8003fb8:	687b      	ldr	r3, [r7, #4]
 8003fba:	681b      	ldr	r3, [r3, #0]
 8003fbc:	461a      	mov	r2, r3
 8003fbe:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8003fc0:	643b      	str	r3, [r7, #64]	@ 0x40
 8003fc2:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003fc4:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8003fc6:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8003fc8:	e841 2300 	strex	r3, r2, [r1]
 8003fcc:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8003fce:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003fd0:	2b00      	cmp	r3, #0
 8003fd2:	d1e6      	bne.n	8003fa2 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8003fd4:	687b      	ldr	r3, [r7, #4]
 8003fd6:	681b      	ldr	r3, [r3, #0]
 8003fd8:	3308      	adds	r3, #8
 8003fda:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003fdc:	6a3b      	ldr	r3, [r7, #32]
 8003fde:	e853 3f00 	ldrex	r3, [r3]
 8003fe2:	61fb      	str	r3, [r7, #28]
   return(result);
 8003fe4:	69fb      	ldr	r3, [r7, #28]
 8003fe6:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003fea:	f023 0301 	bic.w	r3, r3, #1
 8003fee:	64bb      	str	r3, [r7, #72]	@ 0x48
 8003ff0:	687b      	ldr	r3, [r7, #4]
 8003ff2:	681b      	ldr	r3, [r3, #0]
 8003ff4:	3308      	adds	r3, #8
 8003ff6:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8003ff8:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8003ffa:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003ffc:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8003ffe:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8004000:	e841 2300 	strex	r3, r2, [r1]
 8004004:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8004006:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004008:	2b00      	cmp	r3, #0
 800400a:	d1e3      	bne.n	8003fd4 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800400c:	687b      	ldr	r3, [r7, #4]
 800400e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8004010:	2b01      	cmp	r3, #1
 8004012:	d118      	bne.n	8004046 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004014:	687b      	ldr	r3, [r7, #4]
 8004016:	681b      	ldr	r3, [r3, #0]
 8004018:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800401a:	68fb      	ldr	r3, [r7, #12]
 800401c:	e853 3f00 	ldrex	r3, [r3]
 8004020:	60bb      	str	r3, [r7, #8]
   return(result);
 8004022:	68bb      	ldr	r3, [r7, #8]
 8004024:	f023 0310 	bic.w	r3, r3, #16
 8004028:	647b      	str	r3, [r7, #68]	@ 0x44
 800402a:	687b      	ldr	r3, [r7, #4]
 800402c:	681b      	ldr	r3, [r3, #0]
 800402e:	461a      	mov	r2, r3
 8004030:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8004032:	61bb      	str	r3, [r7, #24]
 8004034:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004036:	6979      	ldr	r1, [r7, #20]
 8004038:	69ba      	ldr	r2, [r7, #24]
 800403a:	e841 2300 	strex	r3, r2, [r1]
 800403e:	613b      	str	r3, [r7, #16]
   return(result);
 8004040:	693b      	ldr	r3, [r7, #16]
 8004042:	2b00      	cmp	r3, #0
 8004044:	d1e6      	bne.n	8004014 <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8004046:	687b      	ldr	r3, [r7, #4]
 8004048:	2220      	movs	r2, #32
 800404a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800404e:	687b      	ldr	r3, [r7, #4]
 8004050:	2200      	movs	r2, #0
 8004052:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8004054:	687b      	ldr	r3, [r7, #4]
 8004056:	2200      	movs	r2, #0
 8004058:	675a      	str	r2, [r3, #116]	@ 0x74
}
 800405a:	bf00      	nop
 800405c:	3754      	adds	r7, #84	@ 0x54
 800405e:	46bd      	mov	sp, r7
 8004060:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004064:	4770      	bx	lr

08004066 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 8004066:	b480      	push	{r7}
 8004068:	b085      	sub	sp, #20
 800406a:	af00      	add	r7, sp, #0
 800406c:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 800406e:	687b      	ldr	r3, [r7, #4]
 8004070:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8004074:	2b01      	cmp	r3, #1
 8004076:	d101      	bne.n	800407c <HAL_UARTEx_DisableFifoMode+0x16>
 8004078:	2302      	movs	r3, #2
 800407a:	e027      	b.n	80040cc <HAL_UARTEx_DisableFifoMode+0x66>
 800407c:	687b      	ldr	r3, [r7, #4]
 800407e:	2201      	movs	r2, #1
 8004080:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8004084:	687b      	ldr	r3, [r7, #4]
 8004086:	2224      	movs	r2, #36	@ 0x24
 8004088:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800408c:	687b      	ldr	r3, [r7, #4]
 800408e:	681b      	ldr	r3, [r3, #0]
 8004090:	681b      	ldr	r3, [r3, #0]
 8004092:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8004094:	687b      	ldr	r3, [r7, #4]
 8004096:	681b      	ldr	r3, [r3, #0]
 8004098:	681a      	ldr	r2, [r3, #0]
 800409a:	687b      	ldr	r3, [r7, #4]
 800409c:	681b      	ldr	r3, [r3, #0]
 800409e:	f022 0201 	bic.w	r2, r2, #1
 80040a2:	601a      	str	r2, [r3, #0]

  /* Disable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 80040a4:	68fb      	ldr	r3, [r7, #12]
 80040a6:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 80040aa:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 80040ac:	687b      	ldr	r3, [r7, #4]
 80040ae:	2200      	movs	r2, #0
 80040b0:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80040b2:	687b      	ldr	r3, [r7, #4]
 80040b4:	681b      	ldr	r3, [r3, #0]
 80040b6:	68fa      	ldr	r2, [r7, #12]
 80040b8:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 80040ba:	687b      	ldr	r3, [r7, #4]
 80040bc:	2220      	movs	r2, #32
 80040be:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80040c2:	687b      	ldr	r3, [r7, #4]
 80040c4:	2200      	movs	r2, #0
 80040c6:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 80040ca:	2300      	movs	r3, #0
}
 80040cc:	4618      	mov	r0, r3
 80040ce:	3714      	adds	r7, #20
 80040d0:	46bd      	mov	sp, r7
 80040d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040d6:	4770      	bx	lr

080040d8 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 80040d8:	b580      	push	{r7, lr}
 80040da:	b084      	sub	sp, #16
 80040dc:	af00      	add	r7, sp, #0
 80040de:	6078      	str	r0, [r7, #4]
 80040e0:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 80040e2:	687b      	ldr	r3, [r7, #4]
 80040e4:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 80040e8:	2b01      	cmp	r3, #1
 80040ea:	d101      	bne.n	80040f0 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 80040ec:	2302      	movs	r3, #2
 80040ee:	e02d      	b.n	800414c <HAL_UARTEx_SetTxFifoThreshold+0x74>
 80040f0:	687b      	ldr	r3, [r7, #4]
 80040f2:	2201      	movs	r2, #1
 80040f4:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 80040f8:	687b      	ldr	r3, [r7, #4]
 80040fa:	2224      	movs	r2, #36	@ 0x24
 80040fc:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8004100:	687b      	ldr	r3, [r7, #4]
 8004102:	681b      	ldr	r3, [r3, #0]
 8004104:	681b      	ldr	r3, [r3, #0]
 8004106:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8004108:	687b      	ldr	r3, [r7, #4]
 800410a:	681b      	ldr	r3, [r3, #0]
 800410c:	681a      	ldr	r2, [r3, #0]
 800410e:	687b      	ldr	r3, [r7, #4]
 8004110:	681b      	ldr	r3, [r3, #0]
 8004112:	f022 0201 	bic.w	r2, r2, #1
 8004116:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8004118:	687b      	ldr	r3, [r7, #4]
 800411a:	681b      	ldr	r3, [r3, #0]
 800411c:	689b      	ldr	r3, [r3, #8]
 800411e:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 8004122:	687b      	ldr	r3, [r7, #4]
 8004124:	681b      	ldr	r3, [r3, #0]
 8004126:	683a      	ldr	r2, [r7, #0]
 8004128:	430a      	orrs	r2, r1
 800412a:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800412c:	6878      	ldr	r0, [r7, #4]
 800412e:	f000 f84f 	bl	80041d0 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8004132:	687b      	ldr	r3, [r7, #4]
 8004134:	681b      	ldr	r3, [r3, #0]
 8004136:	68fa      	ldr	r2, [r7, #12]
 8004138:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800413a:	687b      	ldr	r3, [r7, #4]
 800413c:	2220      	movs	r2, #32
 800413e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8004142:	687b      	ldr	r3, [r7, #4]
 8004144:	2200      	movs	r2, #0
 8004146:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800414a:	2300      	movs	r3, #0
}
 800414c:	4618      	mov	r0, r3
 800414e:	3710      	adds	r7, #16
 8004150:	46bd      	mov	sp, r7
 8004152:	bd80      	pop	{r7, pc}

08004154 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8004154:	b580      	push	{r7, lr}
 8004156:	b084      	sub	sp, #16
 8004158:	af00      	add	r7, sp, #0
 800415a:	6078      	str	r0, [r7, #4]
 800415c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800415e:	687b      	ldr	r3, [r7, #4]
 8004160:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8004164:	2b01      	cmp	r3, #1
 8004166:	d101      	bne.n	800416c <HAL_UARTEx_SetRxFifoThreshold+0x18>
 8004168:	2302      	movs	r3, #2
 800416a:	e02d      	b.n	80041c8 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 800416c:	687b      	ldr	r3, [r7, #4]
 800416e:	2201      	movs	r2, #1
 8004170:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8004174:	687b      	ldr	r3, [r7, #4]
 8004176:	2224      	movs	r2, #36	@ 0x24
 8004178:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800417c:	687b      	ldr	r3, [r7, #4]
 800417e:	681b      	ldr	r3, [r3, #0]
 8004180:	681b      	ldr	r3, [r3, #0]
 8004182:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8004184:	687b      	ldr	r3, [r7, #4]
 8004186:	681b      	ldr	r3, [r3, #0]
 8004188:	681a      	ldr	r2, [r3, #0]
 800418a:	687b      	ldr	r3, [r7, #4]
 800418c:	681b      	ldr	r3, [r3, #0]
 800418e:	f022 0201 	bic.w	r2, r2, #1
 8004192:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8004194:	687b      	ldr	r3, [r7, #4]
 8004196:	681b      	ldr	r3, [r3, #0]
 8004198:	689b      	ldr	r3, [r3, #8]
 800419a:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 800419e:	687b      	ldr	r3, [r7, #4]
 80041a0:	681b      	ldr	r3, [r3, #0]
 80041a2:	683a      	ldr	r2, [r7, #0]
 80041a4:	430a      	orrs	r2, r1
 80041a6:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 80041a8:	6878      	ldr	r0, [r7, #4]
 80041aa:	f000 f811 	bl	80041d0 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80041ae:	687b      	ldr	r3, [r7, #4]
 80041b0:	681b      	ldr	r3, [r3, #0]
 80041b2:	68fa      	ldr	r2, [r7, #12]
 80041b4:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 80041b6:	687b      	ldr	r3, [r7, #4]
 80041b8:	2220      	movs	r2, #32
 80041ba:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80041be:	687b      	ldr	r3, [r7, #4]
 80041c0:	2200      	movs	r2, #0
 80041c2:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 80041c6:	2300      	movs	r3, #0
}
 80041c8:	4618      	mov	r0, r3
 80041ca:	3710      	adds	r7, #16
 80041cc:	46bd      	mov	sp, r7
 80041ce:	bd80      	pop	{r7, pc}

080041d0 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 80041d0:	b480      	push	{r7}
 80041d2:	b085      	sub	sp, #20
 80041d4:	af00      	add	r7, sp, #0
 80041d6:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 80041d8:	687b      	ldr	r3, [r7, #4]
 80041da:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80041dc:	2b00      	cmp	r3, #0
 80041de:	d108      	bne.n	80041f2 <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 80041e0:	687b      	ldr	r3, [r7, #4]
 80041e2:	2201      	movs	r2, #1
 80041e4:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 80041e8:	687b      	ldr	r3, [r7, #4]
 80041ea:	2201      	movs	r2, #1
 80041ec:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 80041f0:	e031      	b.n	8004256 <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 80041f2:	2308      	movs	r3, #8
 80041f4:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 80041f6:	2308      	movs	r3, #8
 80041f8:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 80041fa:	687b      	ldr	r3, [r7, #4]
 80041fc:	681b      	ldr	r3, [r3, #0]
 80041fe:	689b      	ldr	r3, [r3, #8]
 8004200:	0e5b      	lsrs	r3, r3, #25
 8004202:	b2db      	uxtb	r3, r3
 8004204:	f003 0307 	and.w	r3, r3, #7
 8004208:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 800420a:	687b      	ldr	r3, [r7, #4]
 800420c:	681b      	ldr	r3, [r3, #0]
 800420e:	689b      	ldr	r3, [r3, #8]
 8004210:	0f5b      	lsrs	r3, r3, #29
 8004212:	b2db      	uxtb	r3, r3
 8004214:	f003 0307 	and.w	r3, r3, #7
 8004218:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800421a:	7bbb      	ldrb	r3, [r7, #14]
 800421c:	7b3a      	ldrb	r2, [r7, #12]
 800421e:	4911      	ldr	r1, [pc, #68]	@ (8004264 <UARTEx_SetNbDataToProcess+0x94>)
 8004220:	5c8a      	ldrb	r2, [r1, r2]
 8004222:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 8004226:	7b3a      	ldrb	r2, [r7, #12]
 8004228:	490f      	ldr	r1, [pc, #60]	@ (8004268 <UARTEx_SetNbDataToProcess+0x98>)
 800422a:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800422c:	fb93 f3f2 	sdiv	r3, r3, r2
 8004230:	b29a      	uxth	r2, r3
 8004232:	687b      	ldr	r3, [r7, #4]
 8004234:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8004238:	7bfb      	ldrb	r3, [r7, #15]
 800423a:	7b7a      	ldrb	r2, [r7, #13]
 800423c:	4909      	ldr	r1, [pc, #36]	@ (8004264 <UARTEx_SetNbDataToProcess+0x94>)
 800423e:	5c8a      	ldrb	r2, [r1, r2]
 8004240:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 8004244:	7b7a      	ldrb	r2, [r7, #13]
 8004246:	4908      	ldr	r1, [pc, #32]	@ (8004268 <UARTEx_SetNbDataToProcess+0x98>)
 8004248:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800424a:	fb93 f3f2 	sdiv	r3, r3, r2
 800424e:	b29a      	uxth	r2, r3
 8004250:	687b      	ldr	r3, [r7, #4]
 8004252:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 8004256:	bf00      	nop
 8004258:	3714      	adds	r7, #20
 800425a:	46bd      	mov	sp, r7
 800425c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004260:	4770      	bx	lr
 8004262:	bf00      	nop
 8004264:	080078b8 	.word	0x080078b8
 8004268:	080078c0 	.word	0x080078c0

0800426c <__NVIC_SetPriority>:
{
 800426c:	b480      	push	{r7}
 800426e:	b083      	sub	sp, #12
 8004270:	af00      	add	r7, sp, #0
 8004272:	4603      	mov	r3, r0
 8004274:	6039      	str	r1, [r7, #0]
 8004276:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004278:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800427c:	2b00      	cmp	r3, #0
 800427e:	db0a      	blt.n	8004296 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004280:	683b      	ldr	r3, [r7, #0]
 8004282:	b2da      	uxtb	r2, r3
 8004284:	490c      	ldr	r1, [pc, #48]	@ (80042b8 <__NVIC_SetPriority+0x4c>)
 8004286:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800428a:	0112      	lsls	r2, r2, #4
 800428c:	b2d2      	uxtb	r2, r2
 800428e:	440b      	add	r3, r1
 8004290:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 8004294:	e00a      	b.n	80042ac <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004296:	683b      	ldr	r3, [r7, #0]
 8004298:	b2da      	uxtb	r2, r3
 800429a:	4908      	ldr	r1, [pc, #32]	@ (80042bc <__NVIC_SetPriority+0x50>)
 800429c:	79fb      	ldrb	r3, [r7, #7]
 800429e:	f003 030f 	and.w	r3, r3, #15
 80042a2:	3b04      	subs	r3, #4
 80042a4:	0112      	lsls	r2, r2, #4
 80042a6:	b2d2      	uxtb	r2, r2
 80042a8:	440b      	add	r3, r1
 80042aa:	761a      	strb	r2, [r3, #24]
}
 80042ac:	bf00      	nop
 80042ae:	370c      	adds	r7, #12
 80042b0:	46bd      	mov	sp, r7
 80042b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042b6:	4770      	bx	lr
 80042b8:	e000e100 	.word	0xe000e100
 80042bc:	e000ed00 	.word	0xe000ed00

080042c0 <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 80042c0:	b580      	push	{r7, lr}
 80042c2:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 80042c4:	2100      	movs	r1, #0
 80042c6:	f06f 0004 	mvn.w	r0, #4
 80042ca:	f7ff ffcf 	bl	800426c <__NVIC_SetPriority>
#endif
}
 80042ce:	bf00      	nop
 80042d0:	bd80      	pop	{r7, pc}
	...

080042d4 <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 80042d4:	b480      	push	{r7}
 80042d6:	b083      	sub	sp, #12
 80042d8:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80042da:	f3ef 8305 	mrs	r3, IPSR
 80042de:	603b      	str	r3, [r7, #0]
  return(result);
 80042e0:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 80042e2:	2b00      	cmp	r3, #0
 80042e4:	d003      	beq.n	80042ee <osKernelInitialize+0x1a>
    stat = osErrorISR;
 80042e6:	f06f 0305 	mvn.w	r3, #5
 80042ea:	607b      	str	r3, [r7, #4]
 80042ec:	e00c      	b.n	8004308 <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 80042ee:	4b0a      	ldr	r3, [pc, #40]	@ (8004318 <osKernelInitialize+0x44>)
 80042f0:	681b      	ldr	r3, [r3, #0]
 80042f2:	2b00      	cmp	r3, #0
 80042f4:	d105      	bne.n	8004302 <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 80042f6:	4b08      	ldr	r3, [pc, #32]	@ (8004318 <osKernelInitialize+0x44>)
 80042f8:	2201      	movs	r2, #1
 80042fa:	601a      	str	r2, [r3, #0]
      stat = osOK;
 80042fc:	2300      	movs	r3, #0
 80042fe:	607b      	str	r3, [r7, #4]
 8004300:	e002      	b.n	8004308 <osKernelInitialize+0x34>
    } else {
      stat = osError;
 8004302:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8004306:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8004308:	687b      	ldr	r3, [r7, #4]
}
 800430a:	4618      	mov	r0, r3
 800430c:	370c      	adds	r7, #12
 800430e:	46bd      	mov	sp, r7
 8004310:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004314:	4770      	bx	lr
 8004316:	bf00      	nop
 8004318:	20000700 	.word	0x20000700

0800431c <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 800431c:	b580      	push	{r7, lr}
 800431e:	b082      	sub	sp, #8
 8004320:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8004322:	f3ef 8305 	mrs	r3, IPSR
 8004326:	603b      	str	r3, [r7, #0]
  return(result);
 8004328:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 800432a:	2b00      	cmp	r3, #0
 800432c:	d003      	beq.n	8004336 <osKernelStart+0x1a>
    stat = osErrorISR;
 800432e:	f06f 0305 	mvn.w	r3, #5
 8004332:	607b      	str	r3, [r7, #4]
 8004334:	e010      	b.n	8004358 <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 8004336:	4b0b      	ldr	r3, [pc, #44]	@ (8004364 <osKernelStart+0x48>)
 8004338:	681b      	ldr	r3, [r3, #0]
 800433a:	2b01      	cmp	r3, #1
 800433c:	d109      	bne.n	8004352 <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 800433e:	f7ff ffbf 	bl	80042c0 <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 8004342:	4b08      	ldr	r3, [pc, #32]	@ (8004364 <osKernelStart+0x48>)
 8004344:	2202      	movs	r2, #2
 8004346:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 8004348:	f001 f87a 	bl	8005440 <vTaskStartScheduler>
      stat = osOK;
 800434c:	2300      	movs	r3, #0
 800434e:	607b      	str	r3, [r7, #4]
 8004350:	e002      	b.n	8004358 <osKernelStart+0x3c>
    } else {
      stat = osError;
 8004352:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8004356:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8004358:	687b      	ldr	r3, [r7, #4]
}
 800435a:	4618      	mov	r0, r3
 800435c:	3708      	adds	r7, #8
 800435e:	46bd      	mov	sp, r7
 8004360:	bd80      	pop	{r7, pc}
 8004362:	bf00      	nop
 8004364:	20000700 	.word	0x20000700

08004368 <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 8004368:	b580      	push	{r7, lr}
 800436a:	b08e      	sub	sp, #56	@ 0x38
 800436c:	af04      	add	r7, sp, #16
 800436e:	60f8      	str	r0, [r7, #12]
 8004370:	60b9      	str	r1, [r7, #8]
 8004372:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 8004374:	2300      	movs	r3, #0
 8004376:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8004378:	f3ef 8305 	mrs	r3, IPSR
 800437c:	617b      	str	r3, [r7, #20]
  return(result);
 800437e:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 8004380:	2b00      	cmp	r3, #0
 8004382:	d17e      	bne.n	8004482 <osThreadNew+0x11a>
 8004384:	68fb      	ldr	r3, [r7, #12]
 8004386:	2b00      	cmp	r3, #0
 8004388:	d07b      	beq.n	8004482 <osThreadNew+0x11a>
    stack = configMINIMAL_STACK_SIZE;
 800438a:	2380      	movs	r3, #128	@ 0x80
 800438c:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 800438e:	2318      	movs	r3, #24
 8004390:	61fb      	str	r3, [r7, #28]

    name = NULL;
 8004392:	2300      	movs	r3, #0
 8004394:	627b      	str	r3, [r7, #36]	@ 0x24
    mem  = -1;
 8004396:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800439a:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 800439c:	687b      	ldr	r3, [r7, #4]
 800439e:	2b00      	cmp	r3, #0
 80043a0:	d045      	beq.n	800442e <osThreadNew+0xc6>
      if (attr->name != NULL) {
 80043a2:	687b      	ldr	r3, [r7, #4]
 80043a4:	681b      	ldr	r3, [r3, #0]
 80043a6:	2b00      	cmp	r3, #0
 80043a8:	d002      	beq.n	80043b0 <osThreadNew+0x48>
        name = attr->name;
 80043aa:	687b      	ldr	r3, [r7, #4]
 80043ac:	681b      	ldr	r3, [r3, #0]
 80043ae:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (attr->priority != osPriorityNone) {
 80043b0:	687b      	ldr	r3, [r7, #4]
 80043b2:	699b      	ldr	r3, [r3, #24]
 80043b4:	2b00      	cmp	r3, #0
 80043b6:	d002      	beq.n	80043be <osThreadNew+0x56>
        prio = (UBaseType_t)attr->priority;
 80043b8:	687b      	ldr	r3, [r7, #4]
 80043ba:	699b      	ldr	r3, [r3, #24]
 80043bc:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 80043be:	69fb      	ldr	r3, [r7, #28]
 80043c0:	2b00      	cmp	r3, #0
 80043c2:	d008      	beq.n	80043d6 <osThreadNew+0x6e>
 80043c4:	69fb      	ldr	r3, [r7, #28]
 80043c6:	2b38      	cmp	r3, #56	@ 0x38
 80043c8:	d805      	bhi.n	80043d6 <osThreadNew+0x6e>
 80043ca:	687b      	ldr	r3, [r7, #4]
 80043cc:	685b      	ldr	r3, [r3, #4]
 80043ce:	f003 0301 	and.w	r3, r3, #1
 80043d2:	2b00      	cmp	r3, #0
 80043d4:	d001      	beq.n	80043da <osThreadNew+0x72>
        return (NULL);
 80043d6:	2300      	movs	r3, #0
 80043d8:	e054      	b.n	8004484 <osThreadNew+0x11c>
      }

      if (attr->stack_size > 0U) {
 80043da:	687b      	ldr	r3, [r7, #4]
 80043dc:	695b      	ldr	r3, [r3, #20]
 80043de:	2b00      	cmp	r3, #0
 80043e0:	d003      	beq.n	80043ea <osThreadNew+0x82>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 80043e2:	687b      	ldr	r3, [r7, #4]
 80043e4:	695b      	ldr	r3, [r3, #20]
 80043e6:	089b      	lsrs	r3, r3, #2
 80043e8:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 80043ea:	687b      	ldr	r3, [r7, #4]
 80043ec:	689b      	ldr	r3, [r3, #8]
 80043ee:	2b00      	cmp	r3, #0
 80043f0:	d00e      	beq.n	8004410 <osThreadNew+0xa8>
 80043f2:	687b      	ldr	r3, [r7, #4]
 80043f4:	68db      	ldr	r3, [r3, #12]
 80043f6:	2b5b      	cmp	r3, #91	@ 0x5b
 80043f8:	d90a      	bls.n	8004410 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 80043fa:	687b      	ldr	r3, [r7, #4]
 80043fc:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 80043fe:	2b00      	cmp	r3, #0
 8004400:	d006      	beq.n	8004410 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8004402:	687b      	ldr	r3, [r7, #4]
 8004404:	695b      	ldr	r3, [r3, #20]
 8004406:	2b00      	cmp	r3, #0
 8004408:	d002      	beq.n	8004410 <osThreadNew+0xa8>
        mem = 1;
 800440a:	2301      	movs	r3, #1
 800440c:	61bb      	str	r3, [r7, #24]
 800440e:	e010      	b.n	8004432 <osThreadNew+0xca>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 8004410:	687b      	ldr	r3, [r7, #4]
 8004412:	689b      	ldr	r3, [r3, #8]
 8004414:	2b00      	cmp	r3, #0
 8004416:	d10c      	bne.n	8004432 <osThreadNew+0xca>
 8004418:	687b      	ldr	r3, [r7, #4]
 800441a:	68db      	ldr	r3, [r3, #12]
 800441c:	2b00      	cmp	r3, #0
 800441e:	d108      	bne.n	8004432 <osThreadNew+0xca>
 8004420:	687b      	ldr	r3, [r7, #4]
 8004422:	691b      	ldr	r3, [r3, #16]
 8004424:	2b00      	cmp	r3, #0
 8004426:	d104      	bne.n	8004432 <osThreadNew+0xca>
          mem = 0;
 8004428:	2300      	movs	r3, #0
 800442a:	61bb      	str	r3, [r7, #24]
 800442c:	e001      	b.n	8004432 <osThreadNew+0xca>
        }
      }
    }
    else {
      mem = 0;
 800442e:	2300      	movs	r3, #0
 8004430:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 8004432:	69bb      	ldr	r3, [r7, #24]
 8004434:	2b01      	cmp	r3, #1
 8004436:	d110      	bne.n	800445a <osThreadNew+0xf2>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8004438:	687b      	ldr	r3, [r7, #4]
 800443a:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 800443c:	687a      	ldr	r2, [r7, #4]
 800443e:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8004440:	9202      	str	r2, [sp, #8]
 8004442:	9301      	str	r3, [sp, #4]
 8004444:	69fb      	ldr	r3, [r7, #28]
 8004446:	9300      	str	r3, [sp, #0]
 8004448:	68bb      	ldr	r3, [r7, #8]
 800444a:	6a3a      	ldr	r2, [r7, #32]
 800444c:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800444e:	68f8      	ldr	r0, [r7, #12]
 8004450:	f000 fe1a 	bl	8005088 <xTaskCreateStatic>
 8004454:	4603      	mov	r3, r0
 8004456:	613b      	str	r3, [r7, #16]
 8004458:	e013      	b.n	8004482 <osThreadNew+0x11a>
      #endif
    }
    else {
      if (mem == 0) {
 800445a:	69bb      	ldr	r3, [r7, #24]
 800445c:	2b00      	cmp	r3, #0
 800445e:	d110      	bne.n	8004482 <osThreadNew+0x11a>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 8004460:	6a3b      	ldr	r3, [r7, #32]
 8004462:	b29a      	uxth	r2, r3
 8004464:	f107 0310 	add.w	r3, r7, #16
 8004468:	9301      	str	r3, [sp, #4]
 800446a:	69fb      	ldr	r3, [r7, #28]
 800446c:	9300      	str	r3, [sp, #0]
 800446e:	68bb      	ldr	r3, [r7, #8]
 8004470:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8004472:	68f8      	ldr	r0, [r7, #12]
 8004474:	f000 fe68 	bl	8005148 <xTaskCreate>
 8004478:	4603      	mov	r3, r0
 800447a:	2b01      	cmp	r3, #1
 800447c:	d001      	beq.n	8004482 <osThreadNew+0x11a>
            hTask = NULL;
 800447e:	2300      	movs	r3, #0
 8004480:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 8004482:	693b      	ldr	r3, [r7, #16]
}
 8004484:	4618      	mov	r0, r3
 8004486:	3728      	adds	r7, #40	@ 0x28
 8004488:	46bd      	mov	sp, r7
 800448a:	bd80      	pop	{r7, pc}

0800448c <osDelay>:
  /* Return flags before clearing */
  return (rflags);
}
#endif /* (configUSE_OS2_THREAD_FLAGS == 1) */

osStatus_t osDelay (uint32_t ticks) {
 800448c:	b580      	push	{r7, lr}
 800448e:	b084      	sub	sp, #16
 8004490:	af00      	add	r7, sp, #0
 8004492:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8004494:	f3ef 8305 	mrs	r3, IPSR
 8004498:	60bb      	str	r3, [r7, #8]
  return(result);
 800449a:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 800449c:	2b00      	cmp	r3, #0
 800449e:	d003      	beq.n	80044a8 <osDelay+0x1c>
    stat = osErrorISR;
 80044a0:	f06f 0305 	mvn.w	r3, #5
 80044a4:	60fb      	str	r3, [r7, #12]
 80044a6:	e007      	b.n	80044b8 <osDelay+0x2c>
  }
  else {
    stat = osOK;
 80044a8:	2300      	movs	r3, #0
 80044aa:	60fb      	str	r3, [r7, #12]

    if (ticks != 0U) {
 80044ac:	687b      	ldr	r3, [r7, #4]
 80044ae:	2b00      	cmp	r3, #0
 80044b0:	d002      	beq.n	80044b8 <osDelay+0x2c>
      vTaskDelay(ticks);
 80044b2:	6878      	ldr	r0, [r7, #4]
 80044b4:	f000 ff8e 	bl	80053d4 <vTaskDelay>
    }
  }

  return (stat);
 80044b8:	68fb      	ldr	r3, [r7, #12]
}
 80044ba:	4618      	mov	r0, r3
 80044bc:	3710      	adds	r7, #16
 80044be:	46bd      	mov	sp, r7
 80044c0:	bd80      	pop	{r7, pc}
	...

080044c4 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 80044c4:	b480      	push	{r7}
 80044c6:	b085      	sub	sp, #20
 80044c8:	af00      	add	r7, sp, #0
 80044ca:	60f8      	str	r0, [r7, #12]
 80044cc:	60b9      	str	r1, [r7, #8]
 80044ce:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 80044d0:	68fb      	ldr	r3, [r7, #12]
 80044d2:	4a07      	ldr	r2, [pc, #28]	@ (80044f0 <vApplicationGetIdleTaskMemory+0x2c>)
 80044d4:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 80044d6:	68bb      	ldr	r3, [r7, #8]
 80044d8:	4a06      	ldr	r2, [pc, #24]	@ (80044f4 <vApplicationGetIdleTaskMemory+0x30>)
 80044da:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 80044dc:	687b      	ldr	r3, [r7, #4]
 80044de:	2280      	movs	r2, #128	@ 0x80
 80044e0:	601a      	str	r2, [r3, #0]
}
 80044e2:	bf00      	nop
 80044e4:	3714      	adds	r7, #20
 80044e6:	46bd      	mov	sp, r7
 80044e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044ec:	4770      	bx	lr
 80044ee:	bf00      	nop
 80044f0:	20000704 	.word	0x20000704
 80044f4:	20000760 	.word	0x20000760

080044f8 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 80044f8:	b480      	push	{r7}
 80044fa:	b085      	sub	sp, #20
 80044fc:	af00      	add	r7, sp, #0
 80044fe:	60f8      	str	r0, [r7, #12]
 8004500:	60b9      	str	r1, [r7, #8]
 8004502:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 8004504:	68fb      	ldr	r3, [r7, #12]
 8004506:	4a07      	ldr	r2, [pc, #28]	@ (8004524 <vApplicationGetTimerTaskMemory+0x2c>)
 8004508:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 800450a:	68bb      	ldr	r3, [r7, #8]
 800450c:	4a06      	ldr	r2, [pc, #24]	@ (8004528 <vApplicationGetTimerTaskMemory+0x30>)
 800450e:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 8004510:	687b      	ldr	r3, [r7, #4]
 8004512:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8004516:	601a      	str	r2, [r3, #0]
}
 8004518:	bf00      	nop
 800451a:	3714      	adds	r7, #20
 800451c:	46bd      	mov	sp, r7
 800451e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004522:	4770      	bx	lr
 8004524:	20000960 	.word	0x20000960
 8004528:	200009bc 	.word	0x200009bc

0800452c <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 800452c:	b480      	push	{r7}
 800452e:	b083      	sub	sp, #12
 8004530:	af00      	add	r7, sp, #0
 8004532:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8004534:	687b      	ldr	r3, [r7, #4]
 8004536:	f103 0208 	add.w	r2, r3, #8
 800453a:	687b      	ldr	r3, [r7, #4]
 800453c:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 800453e:	687b      	ldr	r3, [r7, #4]
 8004540:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8004544:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8004546:	687b      	ldr	r3, [r7, #4]
 8004548:	f103 0208 	add.w	r2, r3, #8
 800454c:	687b      	ldr	r3, [r7, #4]
 800454e:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8004550:	687b      	ldr	r3, [r7, #4]
 8004552:	f103 0208 	add.w	r2, r3, #8
 8004556:	687b      	ldr	r3, [r7, #4]
 8004558:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 800455a:	687b      	ldr	r3, [r7, #4]
 800455c:	2200      	movs	r2, #0
 800455e:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8004560:	bf00      	nop
 8004562:	370c      	adds	r7, #12
 8004564:	46bd      	mov	sp, r7
 8004566:	f85d 7b04 	ldr.w	r7, [sp], #4
 800456a:	4770      	bx	lr

0800456c <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 800456c:	b480      	push	{r7}
 800456e:	b083      	sub	sp, #12
 8004570:	af00      	add	r7, sp, #0
 8004572:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8004574:	687b      	ldr	r3, [r7, #4]
 8004576:	2200      	movs	r2, #0
 8004578:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 800457a:	bf00      	nop
 800457c:	370c      	adds	r7, #12
 800457e:	46bd      	mov	sp, r7
 8004580:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004584:	4770      	bx	lr

08004586 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8004586:	b480      	push	{r7}
 8004588:	b085      	sub	sp, #20
 800458a:	af00      	add	r7, sp, #0
 800458c:	6078      	str	r0, [r7, #4]
 800458e:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8004590:	687b      	ldr	r3, [r7, #4]
 8004592:	685b      	ldr	r3, [r3, #4]
 8004594:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8004596:	683b      	ldr	r3, [r7, #0]
 8004598:	68fa      	ldr	r2, [r7, #12]
 800459a:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 800459c:	68fb      	ldr	r3, [r7, #12]
 800459e:	689a      	ldr	r2, [r3, #8]
 80045a0:	683b      	ldr	r3, [r7, #0]
 80045a2:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 80045a4:	68fb      	ldr	r3, [r7, #12]
 80045a6:	689b      	ldr	r3, [r3, #8]
 80045a8:	683a      	ldr	r2, [r7, #0]
 80045aa:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 80045ac:	68fb      	ldr	r3, [r7, #12]
 80045ae:	683a      	ldr	r2, [r7, #0]
 80045b0:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 80045b2:	683b      	ldr	r3, [r7, #0]
 80045b4:	687a      	ldr	r2, [r7, #4]
 80045b6:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 80045b8:	687b      	ldr	r3, [r7, #4]
 80045ba:	681b      	ldr	r3, [r3, #0]
 80045bc:	1c5a      	adds	r2, r3, #1
 80045be:	687b      	ldr	r3, [r7, #4]
 80045c0:	601a      	str	r2, [r3, #0]
}
 80045c2:	bf00      	nop
 80045c4:	3714      	adds	r7, #20
 80045c6:	46bd      	mov	sp, r7
 80045c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045cc:	4770      	bx	lr

080045ce <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 80045ce:	b480      	push	{r7}
 80045d0:	b085      	sub	sp, #20
 80045d2:	af00      	add	r7, sp, #0
 80045d4:	6078      	str	r0, [r7, #4]
 80045d6:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 80045d8:	683b      	ldr	r3, [r7, #0]
 80045da:	681b      	ldr	r3, [r3, #0]
 80045dc:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 80045de:	68bb      	ldr	r3, [r7, #8]
 80045e0:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80045e4:	d103      	bne.n	80045ee <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 80045e6:	687b      	ldr	r3, [r7, #4]
 80045e8:	691b      	ldr	r3, [r3, #16]
 80045ea:	60fb      	str	r3, [r7, #12]
 80045ec:	e00c      	b.n	8004608 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 80045ee:	687b      	ldr	r3, [r7, #4]
 80045f0:	3308      	adds	r3, #8
 80045f2:	60fb      	str	r3, [r7, #12]
 80045f4:	e002      	b.n	80045fc <vListInsert+0x2e>
 80045f6:	68fb      	ldr	r3, [r7, #12]
 80045f8:	685b      	ldr	r3, [r3, #4]
 80045fa:	60fb      	str	r3, [r7, #12]
 80045fc:	68fb      	ldr	r3, [r7, #12]
 80045fe:	685b      	ldr	r3, [r3, #4]
 8004600:	681b      	ldr	r3, [r3, #0]
 8004602:	68ba      	ldr	r2, [r7, #8]
 8004604:	429a      	cmp	r2, r3
 8004606:	d2f6      	bcs.n	80045f6 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8004608:	68fb      	ldr	r3, [r7, #12]
 800460a:	685a      	ldr	r2, [r3, #4]
 800460c:	683b      	ldr	r3, [r7, #0]
 800460e:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8004610:	683b      	ldr	r3, [r7, #0]
 8004612:	685b      	ldr	r3, [r3, #4]
 8004614:	683a      	ldr	r2, [r7, #0]
 8004616:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8004618:	683b      	ldr	r3, [r7, #0]
 800461a:	68fa      	ldr	r2, [r7, #12]
 800461c:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 800461e:	68fb      	ldr	r3, [r7, #12]
 8004620:	683a      	ldr	r2, [r7, #0]
 8004622:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8004624:	683b      	ldr	r3, [r7, #0]
 8004626:	687a      	ldr	r2, [r7, #4]
 8004628:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800462a:	687b      	ldr	r3, [r7, #4]
 800462c:	681b      	ldr	r3, [r3, #0]
 800462e:	1c5a      	adds	r2, r3, #1
 8004630:	687b      	ldr	r3, [r7, #4]
 8004632:	601a      	str	r2, [r3, #0]
}
 8004634:	bf00      	nop
 8004636:	3714      	adds	r7, #20
 8004638:	46bd      	mov	sp, r7
 800463a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800463e:	4770      	bx	lr

08004640 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8004640:	b480      	push	{r7}
 8004642:	b085      	sub	sp, #20
 8004644:	af00      	add	r7, sp, #0
 8004646:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8004648:	687b      	ldr	r3, [r7, #4]
 800464a:	691b      	ldr	r3, [r3, #16]
 800464c:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 800464e:	687b      	ldr	r3, [r7, #4]
 8004650:	685b      	ldr	r3, [r3, #4]
 8004652:	687a      	ldr	r2, [r7, #4]
 8004654:	6892      	ldr	r2, [r2, #8]
 8004656:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8004658:	687b      	ldr	r3, [r7, #4]
 800465a:	689b      	ldr	r3, [r3, #8]
 800465c:	687a      	ldr	r2, [r7, #4]
 800465e:	6852      	ldr	r2, [r2, #4]
 8004660:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8004662:	68fb      	ldr	r3, [r7, #12]
 8004664:	685b      	ldr	r3, [r3, #4]
 8004666:	687a      	ldr	r2, [r7, #4]
 8004668:	429a      	cmp	r2, r3
 800466a:	d103      	bne.n	8004674 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 800466c:	687b      	ldr	r3, [r7, #4]
 800466e:	689a      	ldr	r2, [r3, #8]
 8004670:	68fb      	ldr	r3, [r7, #12]
 8004672:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8004674:	687b      	ldr	r3, [r7, #4]
 8004676:	2200      	movs	r2, #0
 8004678:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 800467a:	68fb      	ldr	r3, [r7, #12]
 800467c:	681b      	ldr	r3, [r3, #0]
 800467e:	1e5a      	subs	r2, r3, #1
 8004680:	68fb      	ldr	r3, [r7, #12]
 8004682:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8004684:	68fb      	ldr	r3, [r7, #12]
 8004686:	681b      	ldr	r3, [r3, #0]
}
 8004688:	4618      	mov	r0, r3
 800468a:	3714      	adds	r7, #20
 800468c:	46bd      	mov	sp, r7
 800468e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004692:	4770      	bx	lr

08004694 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8004694:	b580      	push	{r7, lr}
 8004696:	b084      	sub	sp, #16
 8004698:	af00      	add	r7, sp, #0
 800469a:	6078      	str	r0, [r7, #4]
 800469c:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 800469e:	687b      	ldr	r3, [r7, #4]
 80046a0:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 80046a2:	68fb      	ldr	r3, [r7, #12]
 80046a4:	2b00      	cmp	r3, #0
 80046a6:	d10b      	bne.n	80046c0 <xQueueGenericReset+0x2c>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 80046a8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80046ac:	f383 8811 	msr	BASEPRI, r3
 80046b0:	f3bf 8f6f 	isb	sy
 80046b4:	f3bf 8f4f 	dsb	sy
 80046b8:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 80046ba:	bf00      	nop
 80046bc:	bf00      	nop
 80046be:	e7fd      	b.n	80046bc <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 80046c0:	f002 f87a 	bl	80067b8 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80046c4:	68fb      	ldr	r3, [r7, #12]
 80046c6:	681a      	ldr	r2, [r3, #0]
 80046c8:	68fb      	ldr	r3, [r7, #12]
 80046ca:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80046cc:	68f9      	ldr	r1, [r7, #12]
 80046ce:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 80046d0:	fb01 f303 	mul.w	r3, r1, r3
 80046d4:	441a      	add	r2, r3
 80046d6:	68fb      	ldr	r3, [r7, #12]
 80046d8:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 80046da:	68fb      	ldr	r3, [r7, #12]
 80046dc:	2200      	movs	r2, #0
 80046de:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 80046e0:	68fb      	ldr	r3, [r7, #12]
 80046e2:	681a      	ldr	r2, [r3, #0]
 80046e4:	68fb      	ldr	r3, [r7, #12]
 80046e6:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80046e8:	68fb      	ldr	r3, [r7, #12]
 80046ea:	681a      	ldr	r2, [r3, #0]
 80046ec:	68fb      	ldr	r3, [r7, #12]
 80046ee:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80046f0:	3b01      	subs	r3, #1
 80046f2:	68f9      	ldr	r1, [r7, #12]
 80046f4:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 80046f6:	fb01 f303 	mul.w	r3, r1, r3
 80046fa:	441a      	add	r2, r3
 80046fc:	68fb      	ldr	r3, [r7, #12]
 80046fe:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8004700:	68fb      	ldr	r3, [r7, #12]
 8004702:	22ff      	movs	r2, #255	@ 0xff
 8004704:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8004708:	68fb      	ldr	r3, [r7, #12]
 800470a:	22ff      	movs	r2, #255	@ 0xff
 800470c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

		if( xNewQueue == pdFALSE )
 8004710:	683b      	ldr	r3, [r7, #0]
 8004712:	2b00      	cmp	r3, #0
 8004714:	d114      	bne.n	8004740 <xQueueGenericReset+0xac>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8004716:	68fb      	ldr	r3, [r7, #12]
 8004718:	691b      	ldr	r3, [r3, #16]
 800471a:	2b00      	cmp	r3, #0
 800471c:	d01a      	beq.n	8004754 <xQueueGenericReset+0xc0>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800471e:	68fb      	ldr	r3, [r7, #12]
 8004720:	3310      	adds	r3, #16
 8004722:	4618      	mov	r0, r3
 8004724:	f001 f91a 	bl	800595c <xTaskRemoveFromEventList>
 8004728:	4603      	mov	r3, r0
 800472a:	2b00      	cmp	r3, #0
 800472c:	d012      	beq.n	8004754 <xQueueGenericReset+0xc0>
				{
					queueYIELD_IF_USING_PREEMPTION();
 800472e:	4b0d      	ldr	r3, [pc, #52]	@ (8004764 <xQueueGenericReset+0xd0>)
 8004730:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8004734:	601a      	str	r2, [r3, #0]
 8004736:	f3bf 8f4f 	dsb	sy
 800473a:	f3bf 8f6f 	isb	sy
 800473e:	e009      	b.n	8004754 <xQueueGenericReset+0xc0>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8004740:	68fb      	ldr	r3, [r7, #12]
 8004742:	3310      	adds	r3, #16
 8004744:	4618      	mov	r0, r3
 8004746:	f7ff fef1 	bl	800452c <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 800474a:	68fb      	ldr	r3, [r7, #12]
 800474c:	3324      	adds	r3, #36	@ 0x24
 800474e:	4618      	mov	r0, r3
 8004750:	f7ff feec 	bl	800452c <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8004754:	f002 f862 	bl	800681c <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8004758:	2301      	movs	r3, #1
}
 800475a:	4618      	mov	r0, r3
 800475c:	3710      	adds	r7, #16
 800475e:	46bd      	mov	sp, r7
 8004760:	bd80      	pop	{r7, pc}
 8004762:	bf00      	nop
 8004764:	e000ed04 	.word	0xe000ed04

08004768 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 8004768:	b580      	push	{r7, lr}
 800476a:	b08e      	sub	sp, #56	@ 0x38
 800476c:	af02      	add	r7, sp, #8
 800476e:	60f8      	str	r0, [r7, #12]
 8004770:	60b9      	str	r1, [r7, #8]
 8004772:	607a      	str	r2, [r7, #4]
 8004774:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8004776:	68fb      	ldr	r3, [r7, #12]
 8004778:	2b00      	cmp	r3, #0
 800477a:	d10b      	bne.n	8004794 <xQueueGenericCreateStatic+0x2c>
	__asm volatile
 800477c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004780:	f383 8811 	msr	BASEPRI, r3
 8004784:	f3bf 8f6f 	isb	sy
 8004788:	f3bf 8f4f 	dsb	sy
 800478c:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 800478e:	bf00      	nop
 8004790:	bf00      	nop
 8004792:	e7fd      	b.n	8004790 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 8004794:	683b      	ldr	r3, [r7, #0]
 8004796:	2b00      	cmp	r3, #0
 8004798:	d10b      	bne.n	80047b2 <xQueueGenericCreateStatic+0x4a>
	__asm volatile
 800479a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800479e:	f383 8811 	msr	BASEPRI, r3
 80047a2:	f3bf 8f6f 	isb	sy
 80047a6:	f3bf 8f4f 	dsb	sy
 80047aa:	627b      	str	r3, [r7, #36]	@ 0x24
}
 80047ac:	bf00      	nop
 80047ae:	bf00      	nop
 80047b0:	e7fd      	b.n	80047ae <xQueueGenericCreateStatic+0x46>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 80047b2:	687b      	ldr	r3, [r7, #4]
 80047b4:	2b00      	cmp	r3, #0
 80047b6:	d002      	beq.n	80047be <xQueueGenericCreateStatic+0x56>
 80047b8:	68bb      	ldr	r3, [r7, #8]
 80047ba:	2b00      	cmp	r3, #0
 80047bc:	d001      	beq.n	80047c2 <xQueueGenericCreateStatic+0x5a>
 80047be:	2301      	movs	r3, #1
 80047c0:	e000      	b.n	80047c4 <xQueueGenericCreateStatic+0x5c>
 80047c2:	2300      	movs	r3, #0
 80047c4:	2b00      	cmp	r3, #0
 80047c6:	d10b      	bne.n	80047e0 <xQueueGenericCreateStatic+0x78>
	__asm volatile
 80047c8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80047cc:	f383 8811 	msr	BASEPRI, r3
 80047d0:	f3bf 8f6f 	isb	sy
 80047d4:	f3bf 8f4f 	dsb	sy
 80047d8:	623b      	str	r3, [r7, #32]
}
 80047da:	bf00      	nop
 80047dc:	bf00      	nop
 80047de:	e7fd      	b.n	80047dc <xQueueGenericCreateStatic+0x74>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 80047e0:	687b      	ldr	r3, [r7, #4]
 80047e2:	2b00      	cmp	r3, #0
 80047e4:	d102      	bne.n	80047ec <xQueueGenericCreateStatic+0x84>
 80047e6:	68bb      	ldr	r3, [r7, #8]
 80047e8:	2b00      	cmp	r3, #0
 80047ea:	d101      	bne.n	80047f0 <xQueueGenericCreateStatic+0x88>
 80047ec:	2301      	movs	r3, #1
 80047ee:	e000      	b.n	80047f2 <xQueueGenericCreateStatic+0x8a>
 80047f0:	2300      	movs	r3, #0
 80047f2:	2b00      	cmp	r3, #0
 80047f4:	d10b      	bne.n	800480e <xQueueGenericCreateStatic+0xa6>
	__asm volatile
 80047f6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80047fa:	f383 8811 	msr	BASEPRI, r3
 80047fe:	f3bf 8f6f 	isb	sy
 8004802:	f3bf 8f4f 	dsb	sy
 8004806:	61fb      	str	r3, [r7, #28]
}
 8004808:	bf00      	nop
 800480a:	bf00      	nop
 800480c:	e7fd      	b.n	800480a <xQueueGenericCreateStatic+0xa2>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 800480e:	2350      	movs	r3, #80	@ 0x50
 8004810:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 8004812:	697b      	ldr	r3, [r7, #20]
 8004814:	2b50      	cmp	r3, #80	@ 0x50
 8004816:	d00b      	beq.n	8004830 <xQueueGenericCreateStatic+0xc8>
	__asm volatile
 8004818:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800481c:	f383 8811 	msr	BASEPRI, r3
 8004820:	f3bf 8f6f 	isb	sy
 8004824:	f3bf 8f4f 	dsb	sy
 8004828:	61bb      	str	r3, [r7, #24]
}
 800482a:	bf00      	nop
 800482c:	bf00      	nop
 800482e:	e7fd      	b.n	800482c <xQueueGenericCreateStatic+0xc4>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 8004830:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8004832:	683b      	ldr	r3, [r7, #0]
 8004834:	62fb      	str	r3, [r7, #44]	@ 0x2c

		if( pxNewQueue != NULL )
 8004836:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004838:	2b00      	cmp	r3, #0
 800483a:	d00d      	beq.n	8004858 <xQueueGenericCreateStatic+0xf0>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 800483c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800483e:	2201      	movs	r2, #1
 8004840:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8004844:	f897 2038 	ldrb.w	r2, [r7, #56]	@ 0x38
 8004848:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800484a:	9300      	str	r3, [sp, #0]
 800484c:	4613      	mov	r3, r2
 800484e:	687a      	ldr	r2, [r7, #4]
 8004850:	68b9      	ldr	r1, [r7, #8]
 8004852:	68f8      	ldr	r0, [r7, #12]
 8004854:	f000 f805 	bl	8004862 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8004858:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
	}
 800485a:	4618      	mov	r0, r3
 800485c:	3730      	adds	r7, #48	@ 0x30
 800485e:	46bd      	mov	sp, r7
 8004860:	bd80      	pop	{r7, pc}

08004862 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8004862:	b580      	push	{r7, lr}
 8004864:	b084      	sub	sp, #16
 8004866:	af00      	add	r7, sp, #0
 8004868:	60f8      	str	r0, [r7, #12]
 800486a:	60b9      	str	r1, [r7, #8]
 800486c:	607a      	str	r2, [r7, #4]
 800486e:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 8004870:	68bb      	ldr	r3, [r7, #8]
 8004872:	2b00      	cmp	r3, #0
 8004874:	d103      	bne.n	800487e <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8004876:	69bb      	ldr	r3, [r7, #24]
 8004878:	69ba      	ldr	r2, [r7, #24]
 800487a:	601a      	str	r2, [r3, #0]
 800487c:	e002      	b.n	8004884 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 800487e:	69bb      	ldr	r3, [r7, #24]
 8004880:	687a      	ldr	r2, [r7, #4]
 8004882:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8004884:	69bb      	ldr	r3, [r7, #24]
 8004886:	68fa      	ldr	r2, [r7, #12]
 8004888:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 800488a:	69bb      	ldr	r3, [r7, #24]
 800488c:	68ba      	ldr	r2, [r7, #8]
 800488e:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8004890:	2101      	movs	r1, #1
 8004892:	69b8      	ldr	r0, [r7, #24]
 8004894:	f7ff fefe 	bl	8004694 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 8004898:	69bb      	ldr	r3, [r7, #24]
 800489a:	78fa      	ldrb	r2, [r7, #3]
 800489c:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 80048a0:	bf00      	nop
 80048a2:	3710      	adds	r7, #16
 80048a4:	46bd      	mov	sp, r7
 80048a6:	bd80      	pop	{r7, pc}

080048a8 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 80048a8:	b580      	push	{r7, lr}
 80048aa:	b08e      	sub	sp, #56	@ 0x38
 80048ac:	af00      	add	r7, sp, #0
 80048ae:	60f8      	str	r0, [r7, #12]
 80048b0:	60b9      	str	r1, [r7, #8]
 80048b2:	607a      	str	r2, [r7, #4]
 80048b4:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 80048b6:	2300      	movs	r3, #0
 80048b8:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 80048ba:	68fb      	ldr	r3, [r7, #12]
 80048bc:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 80048be:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80048c0:	2b00      	cmp	r3, #0
 80048c2:	d10b      	bne.n	80048dc <xQueueGenericSend+0x34>
	__asm volatile
 80048c4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80048c8:	f383 8811 	msr	BASEPRI, r3
 80048cc:	f3bf 8f6f 	isb	sy
 80048d0:	f3bf 8f4f 	dsb	sy
 80048d4:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 80048d6:	bf00      	nop
 80048d8:	bf00      	nop
 80048da:	e7fd      	b.n	80048d8 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80048dc:	68bb      	ldr	r3, [r7, #8]
 80048de:	2b00      	cmp	r3, #0
 80048e0:	d103      	bne.n	80048ea <xQueueGenericSend+0x42>
 80048e2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80048e4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80048e6:	2b00      	cmp	r3, #0
 80048e8:	d101      	bne.n	80048ee <xQueueGenericSend+0x46>
 80048ea:	2301      	movs	r3, #1
 80048ec:	e000      	b.n	80048f0 <xQueueGenericSend+0x48>
 80048ee:	2300      	movs	r3, #0
 80048f0:	2b00      	cmp	r3, #0
 80048f2:	d10b      	bne.n	800490c <xQueueGenericSend+0x64>
	__asm volatile
 80048f4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80048f8:	f383 8811 	msr	BASEPRI, r3
 80048fc:	f3bf 8f6f 	isb	sy
 8004900:	f3bf 8f4f 	dsb	sy
 8004904:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8004906:	bf00      	nop
 8004908:	bf00      	nop
 800490a:	e7fd      	b.n	8004908 <xQueueGenericSend+0x60>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800490c:	683b      	ldr	r3, [r7, #0]
 800490e:	2b02      	cmp	r3, #2
 8004910:	d103      	bne.n	800491a <xQueueGenericSend+0x72>
 8004912:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004914:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004916:	2b01      	cmp	r3, #1
 8004918:	d101      	bne.n	800491e <xQueueGenericSend+0x76>
 800491a:	2301      	movs	r3, #1
 800491c:	e000      	b.n	8004920 <xQueueGenericSend+0x78>
 800491e:	2300      	movs	r3, #0
 8004920:	2b00      	cmp	r3, #0
 8004922:	d10b      	bne.n	800493c <xQueueGenericSend+0x94>
	__asm volatile
 8004924:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004928:	f383 8811 	msr	BASEPRI, r3
 800492c:	f3bf 8f6f 	isb	sy
 8004930:	f3bf 8f4f 	dsb	sy
 8004934:	623b      	str	r3, [r7, #32]
}
 8004936:	bf00      	nop
 8004938:	bf00      	nop
 800493a:	e7fd      	b.n	8004938 <xQueueGenericSend+0x90>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800493c:	f001 f9ce 	bl	8005cdc <xTaskGetSchedulerState>
 8004940:	4603      	mov	r3, r0
 8004942:	2b00      	cmp	r3, #0
 8004944:	d102      	bne.n	800494c <xQueueGenericSend+0xa4>
 8004946:	687b      	ldr	r3, [r7, #4]
 8004948:	2b00      	cmp	r3, #0
 800494a:	d101      	bne.n	8004950 <xQueueGenericSend+0xa8>
 800494c:	2301      	movs	r3, #1
 800494e:	e000      	b.n	8004952 <xQueueGenericSend+0xaa>
 8004950:	2300      	movs	r3, #0
 8004952:	2b00      	cmp	r3, #0
 8004954:	d10b      	bne.n	800496e <xQueueGenericSend+0xc6>
	__asm volatile
 8004956:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800495a:	f383 8811 	msr	BASEPRI, r3
 800495e:	f3bf 8f6f 	isb	sy
 8004962:	f3bf 8f4f 	dsb	sy
 8004966:	61fb      	str	r3, [r7, #28]
}
 8004968:	bf00      	nop
 800496a:	bf00      	nop
 800496c:	e7fd      	b.n	800496a <xQueueGenericSend+0xc2>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800496e:	f001 ff23 	bl	80067b8 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8004972:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004974:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8004976:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004978:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800497a:	429a      	cmp	r2, r3
 800497c:	d302      	bcc.n	8004984 <xQueueGenericSend+0xdc>
 800497e:	683b      	ldr	r3, [r7, #0]
 8004980:	2b02      	cmp	r3, #2
 8004982:	d129      	bne.n	80049d8 <xQueueGenericSend+0x130>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8004984:	683a      	ldr	r2, [r7, #0]
 8004986:	68b9      	ldr	r1, [r7, #8]
 8004988:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800498a:	f000 fa0f 	bl	8004dac <prvCopyDataToQueue>
 800498e:	62f8      	str	r0, [r7, #44]	@ 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8004990:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004992:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004994:	2b00      	cmp	r3, #0
 8004996:	d010      	beq.n	80049ba <xQueueGenericSend+0x112>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8004998:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800499a:	3324      	adds	r3, #36	@ 0x24
 800499c:	4618      	mov	r0, r3
 800499e:	f000 ffdd 	bl	800595c <xTaskRemoveFromEventList>
 80049a2:	4603      	mov	r3, r0
 80049a4:	2b00      	cmp	r3, #0
 80049a6:	d013      	beq.n	80049d0 <xQueueGenericSend+0x128>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 80049a8:	4b3f      	ldr	r3, [pc, #252]	@ (8004aa8 <xQueueGenericSend+0x200>)
 80049aa:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80049ae:	601a      	str	r2, [r3, #0]
 80049b0:	f3bf 8f4f 	dsb	sy
 80049b4:	f3bf 8f6f 	isb	sy
 80049b8:	e00a      	b.n	80049d0 <xQueueGenericSend+0x128>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 80049ba:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80049bc:	2b00      	cmp	r3, #0
 80049be:	d007      	beq.n	80049d0 <xQueueGenericSend+0x128>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 80049c0:	4b39      	ldr	r3, [pc, #228]	@ (8004aa8 <xQueueGenericSend+0x200>)
 80049c2:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80049c6:	601a      	str	r2, [r3, #0]
 80049c8:	f3bf 8f4f 	dsb	sy
 80049cc:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 80049d0:	f001 ff24 	bl	800681c <vPortExitCritical>
				return pdPASS;
 80049d4:	2301      	movs	r3, #1
 80049d6:	e063      	b.n	8004aa0 <xQueueGenericSend+0x1f8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 80049d8:	687b      	ldr	r3, [r7, #4]
 80049da:	2b00      	cmp	r3, #0
 80049dc:	d103      	bne.n	80049e6 <xQueueGenericSend+0x13e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 80049de:	f001 ff1d 	bl	800681c <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 80049e2:	2300      	movs	r3, #0
 80049e4:	e05c      	b.n	8004aa0 <xQueueGenericSend+0x1f8>
				}
				else if( xEntryTimeSet == pdFALSE )
 80049e6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80049e8:	2b00      	cmp	r3, #0
 80049ea:	d106      	bne.n	80049fa <xQueueGenericSend+0x152>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 80049ec:	f107 0314 	add.w	r3, r7, #20
 80049f0:	4618      	mov	r0, r3
 80049f2:	f001 f817 	bl	8005a24 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 80049f6:	2301      	movs	r3, #1
 80049f8:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 80049fa:	f001 ff0f 	bl	800681c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 80049fe:	f000 fd87 	bl	8005510 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8004a02:	f001 fed9 	bl	80067b8 <vPortEnterCritical>
 8004a06:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004a08:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8004a0c:	b25b      	sxtb	r3, r3
 8004a0e:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8004a12:	d103      	bne.n	8004a1c <xQueueGenericSend+0x174>
 8004a14:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004a16:	2200      	movs	r2, #0
 8004a18:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8004a1c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004a1e:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8004a22:	b25b      	sxtb	r3, r3
 8004a24:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8004a28:	d103      	bne.n	8004a32 <xQueueGenericSend+0x18a>
 8004a2a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004a2c:	2200      	movs	r2, #0
 8004a2e:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8004a32:	f001 fef3 	bl	800681c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8004a36:	1d3a      	adds	r2, r7, #4
 8004a38:	f107 0314 	add.w	r3, r7, #20
 8004a3c:	4611      	mov	r1, r2
 8004a3e:	4618      	mov	r0, r3
 8004a40:	f001 f806 	bl	8005a50 <xTaskCheckForTimeOut>
 8004a44:	4603      	mov	r3, r0
 8004a46:	2b00      	cmp	r3, #0
 8004a48:	d124      	bne.n	8004a94 <xQueueGenericSend+0x1ec>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8004a4a:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8004a4c:	f000 faa6 	bl	8004f9c <prvIsQueueFull>
 8004a50:	4603      	mov	r3, r0
 8004a52:	2b00      	cmp	r3, #0
 8004a54:	d018      	beq.n	8004a88 <xQueueGenericSend+0x1e0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8004a56:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004a58:	3310      	adds	r3, #16
 8004a5a:	687a      	ldr	r2, [r7, #4]
 8004a5c:	4611      	mov	r1, r2
 8004a5e:	4618      	mov	r0, r3
 8004a60:	f000 ff2a 	bl	80058b8 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8004a64:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8004a66:	f000 fa31 	bl	8004ecc <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 8004a6a:	f000 fd5f 	bl	800552c <xTaskResumeAll>
 8004a6e:	4603      	mov	r3, r0
 8004a70:	2b00      	cmp	r3, #0
 8004a72:	f47f af7c 	bne.w	800496e <xQueueGenericSend+0xc6>
				{
					portYIELD_WITHIN_API();
 8004a76:	4b0c      	ldr	r3, [pc, #48]	@ (8004aa8 <xQueueGenericSend+0x200>)
 8004a78:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8004a7c:	601a      	str	r2, [r3, #0]
 8004a7e:	f3bf 8f4f 	dsb	sy
 8004a82:	f3bf 8f6f 	isb	sy
 8004a86:	e772      	b.n	800496e <xQueueGenericSend+0xc6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8004a88:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8004a8a:	f000 fa1f 	bl	8004ecc <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8004a8e:	f000 fd4d 	bl	800552c <xTaskResumeAll>
 8004a92:	e76c      	b.n	800496e <xQueueGenericSend+0xc6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8004a94:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8004a96:	f000 fa19 	bl	8004ecc <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8004a9a:	f000 fd47 	bl	800552c <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 8004a9e:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 8004aa0:	4618      	mov	r0, r3
 8004aa2:	3738      	adds	r7, #56	@ 0x38
 8004aa4:	46bd      	mov	sp, r7
 8004aa6:	bd80      	pop	{r7, pc}
 8004aa8:	e000ed04 	.word	0xe000ed04

08004aac <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 8004aac:	b580      	push	{r7, lr}
 8004aae:	b090      	sub	sp, #64	@ 0x40
 8004ab0:	af00      	add	r7, sp, #0
 8004ab2:	60f8      	str	r0, [r7, #12]
 8004ab4:	60b9      	str	r1, [r7, #8]
 8004ab6:	607a      	str	r2, [r7, #4]
 8004ab8:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8004aba:	68fb      	ldr	r3, [r7, #12]
 8004abc:	63bb      	str	r3, [r7, #56]	@ 0x38

	configASSERT( pxQueue );
 8004abe:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004ac0:	2b00      	cmp	r3, #0
 8004ac2:	d10b      	bne.n	8004adc <xQueueGenericSendFromISR+0x30>
	__asm volatile
 8004ac4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004ac8:	f383 8811 	msr	BASEPRI, r3
 8004acc:	f3bf 8f6f 	isb	sy
 8004ad0:	f3bf 8f4f 	dsb	sy
 8004ad4:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8004ad6:	bf00      	nop
 8004ad8:	bf00      	nop
 8004ada:	e7fd      	b.n	8004ad8 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8004adc:	68bb      	ldr	r3, [r7, #8]
 8004ade:	2b00      	cmp	r3, #0
 8004ae0:	d103      	bne.n	8004aea <xQueueGenericSendFromISR+0x3e>
 8004ae2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004ae4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004ae6:	2b00      	cmp	r3, #0
 8004ae8:	d101      	bne.n	8004aee <xQueueGenericSendFromISR+0x42>
 8004aea:	2301      	movs	r3, #1
 8004aec:	e000      	b.n	8004af0 <xQueueGenericSendFromISR+0x44>
 8004aee:	2300      	movs	r3, #0
 8004af0:	2b00      	cmp	r3, #0
 8004af2:	d10b      	bne.n	8004b0c <xQueueGenericSendFromISR+0x60>
	__asm volatile
 8004af4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004af8:	f383 8811 	msr	BASEPRI, r3
 8004afc:	f3bf 8f6f 	isb	sy
 8004b00:	f3bf 8f4f 	dsb	sy
 8004b04:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8004b06:	bf00      	nop
 8004b08:	bf00      	nop
 8004b0a:	e7fd      	b.n	8004b08 <xQueueGenericSendFromISR+0x5c>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8004b0c:	683b      	ldr	r3, [r7, #0]
 8004b0e:	2b02      	cmp	r3, #2
 8004b10:	d103      	bne.n	8004b1a <xQueueGenericSendFromISR+0x6e>
 8004b12:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004b14:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004b16:	2b01      	cmp	r3, #1
 8004b18:	d101      	bne.n	8004b1e <xQueueGenericSendFromISR+0x72>
 8004b1a:	2301      	movs	r3, #1
 8004b1c:	e000      	b.n	8004b20 <xQueueGenericSendFromISR+0x74>
 8004b1e:	2300      	movs	r3, #0
 8004b20:	2b00      	cmp	r3, #0
 8004b22:	d10b      	bne.n	8004b3c <xQueueGenericSendFromISR+0x90>
	__asm volatile
 8004b24:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004b28:	f383 8811 	msr	BASEPRI, r3
 8004b2c:	f3bf 8f6f 	isb	sy
 8004b30:	f3bf 8f4f 	dsb	sy
 8004b34:	623b      	str	r3, [r7, #32]
}
 8004b36:	bf00      	nop
 8004b38:	bf00      	nop
 8004b3a:	e7fd      	b.n	8004b38 <xQueueGenericSendFromISR+0x8c>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8004b3c:	f001 ff1c 	bl	8006978 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 8004b40:	f3ef 8211 	mrs	r2, BASEPRI
 8004b44:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004b48:	f383 8811 	msr	BASEPRI, r3
 8004b4c:	f3bf 8f6f 	isb	sy
 8004b50:	f3bf 8f4f 	dsb	sy
 8004b54:	61fa      	str	r2, [r7, #28]
 8004b56:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 8004b58:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8004b5a:	637b      	str	r3, [r7, #52]	@ 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8004b5c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004b5e:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8004b60:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004b62:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004b64:	429a      	cmp	r2, r3
 8004b66:	d302      	bcc.n	8004b6e <xQueueGenericSendFromISR+0xc2>
 8004b68:	683b      	ldr	r3, [r7, #0]
 8004b6a:	2b02      	cmp	r3, #2
 8004b6c:	d12f      	bne.n	8004bce <xQueueGenericSendFromISR+0x122>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8004b6e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004b70:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8004b74:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 8004b78:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004b7a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004b7c:	62fb      	str	r3, [r7, #44]	@ 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8004b7e:	683a      	ldr	r2, [r7, #0]
 8004b80:	68b9      	ldr	r1, [r7, #8]
 8004b82:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 8004b84:	f000 f912 	bl	8004dac <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8004b88:	f997 3033 	ldrsb.w	r3, [r7, #51]	@ 0x33
 8004b8c:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8004b90:	d112      	bne.n	8004bb8 <xQueueGenericSendFromISR+0x10c>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8004b92:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004b94:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004b96:	2b00      	cmp	r3, #0
 8004b98:	d016      	beq.n	8004bc8 <xQueueGenericSendFromISR+0x11c>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8004b9a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004b9c:	3324      	adds	r3, #36	@ 0x24
 8004b9e:	4618      	mov	r0, r3
 8004ba0:	f000 fedc 	bl	800595c <xTaskRemoveFromEventList>
 8004ba4:	4603      	mov	r3, r0
 8004ba6:	2b00      	cmp	r3, #0
 8004ba8:	d00e      	beq.n	8004bc8 <xQueueGenericSendFromISR+0x11c>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8004baa:	687b      	ldr	r3, [r7, #4]
 8004bac:	2b00      	cmp	r3, #0
 8004bae:	d00b      	beq.n	8004bc8 <xQueueGenericSendFromISR+0x11c>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8004bb0:	687b      	ldr	r3, [r7, #4]
 8004bb2:	2201      	movs	r2, #1
 8004bb4:	601a      	str	r2, [r3, #0]
 8004bb6:	e007      	b.n	8004bc8 <xQueueGenericSendFromISR+0x11c>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8004bb8:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8004bbc:	3301      	adds	r3, #1
 8004bbe:	b2db      	uxtb	r3, r3
 8004bc0:	b25a      	sxtb	r2, r3
 8004bc2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004bc4:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 8004bc8:	2301      	movs	r3, #1
 8004bca:	63fb      	str	r3, [r7, #60]	@ 0x3c
		{
 8004bcc:	e001      	b.n	8004bd2 <xQueueGenericSendFromISR+0x126>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8004bce:	2300      	movs	r3, #0
 8004bd0:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8004bd2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004bd4:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8004bd6:	697b      	ldr	r3, [r7, #20]
 8004bd8:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 8004bdc:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8004bde:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 8004be0:	4618      	mov	r0, r3
 8004be2:	3740      	adds	r7, #64	@ 0x40
 8004be4:	46bd      	mov	sp, r7
 8004be6:	bd80      	pop	{r7, pc}

08004be8 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 8004be8:	b580      	push	{r7, lr}
 8004bea:	b08c      	sub	sp, #48	@ 0x30
 8004bec:	af00      	add	r7, sp, #0
 8004bee:	60f8      	str	r0, [r7, #12]
 8004bf0:	60b9      	str	r1, [r7, #8]
 8004bf2:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 8004bf4:	2300      	movs	r3, #0
 8004bf6:	62fb      	str	r3, [r7, #44]	@ 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8004bf8:	68fb      	ldr	r3, [r7, #12]
 8004bfa:	62bb      	str	r3, [r7, #40]	@ 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8004bfc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004bfe:	2b00      	cmp	r3, #0
 8004c00:	d10b      	bne.n	8004c1a <xQueueReceive+0x32>
	__asm volatile
 8004c02:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004c06:	f383 8811 	msr	BASEPRI, r3
 8004c0a:	f3bf 8f6f 	isb	sy
 8004c0e:	f3bf 8f4f 	dsb	sy
 8004c12:	623b      	str	r3, [r7, #32]
}
 8004c14:	bf00      	nop
 8004c16:	bf00      	nop
 8004c18:	e7fd      	b.n	8004c16 <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8004c1a:	68bb      	ldr	r3, [r7, #8]
 8004c1c:	2b00      	cmp	r3, #0
 8004c1e:	d103      	bne.n	8004c28 <xQueueReceive+0x40>
 8004c20:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004c22:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004c24:	2b00      	cmp	r3, #0
 8004c26:	d101      	bne.n	8004c2c <xQueueReceive+0x44>
 8004c28:	2301      	movs	r3, #1
 8004c2a:	e000      	b.n	8004c2e <xQueueReceive+0x46>
 8004c2c:	2300      	movs	r3, #0
 8004c2e:	2b00      	cmp	r3, #0
 8004c30:	d10b      	bne.n	8004c4a <xQueueReceive+0x62>
	__asm volatile
 8004c32:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004c36:	f383 8811 	msr	BASEPRI, r3
 8004c3a:	f3bf 8f6f 	isb	sy
 8004c3e:	f3bf 8f4f 	dsb	sy
 8004c42:	61fb      	str	r3, [r7, #28]
}
 8004c44:	bf00      	nop
 8004c46:	bf00      	nop
 8004c48:	e7fd      	b.n	8004c46 <xQueueReceive+0x5e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8004c4a:	f001 f847 	bl	8005cdc <xTaskGetSchedulerState>
 8004c4e:	4603      	mov	r3, r0
 8004c50:	2b00      	cmp	r3, #0
 8004c52:	d102      	bne.n	8004c5a <xQueueReceive+0x72>
 8004c54:	687b      	ldr	r3, [r7, #4]
 8004c56:	2b00      	cmp	r3, #0
 8004c58:	d101      	bne.n	8004c5e <xQueueReceive+0x76>
 8004c5a:	2301      	movs	r3, #1
 8004c5c:	e000      	b.n	8004c60 <xQueueReceive+0x78>
 8004c5e:	2300      	movs	r3, #0
 8004c60:	2b00      	cmp	r3, #0
 8004c62:	d10b      	bne.n	8004c7c <xQueueReceive+0x94>
	__asm volatile
 8004c64:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004c68:	f383 8811 	msr	BASEPRI, r3
 8004c6c:	f3bf 8f6f 	isb	sy
 8004c70:	f3bf 8f4f 	dsb	sy
 8004c74:	61bb      	str	r3, [r7, #24]
}
 8004c76:	bf00      	nop
 8004c78:	bf00      	nop
 8004c7a:	e7fd      	b.n	8004c78 <xQueueReceive+0x90>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8004c7c:	f001 fd9c 	bl	80067b8 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8004c80:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004c82:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004c84:	627b      	str	r3, [r7, #36]	@ 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8004c86:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004c88:	2b00      	cmp	r3, #0
 8004c8a:	d01f      	beq.n	8004ccc <xQueueReceive+0xe4>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8004c8c:	68b9      	ldr	r1, [r7, #8]
 8004c8e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8004c90:	f000 f8f6 	bl	8004e80 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8004c94:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004c96:	1e5a      	subs	r2, r3, #1
 8004c98:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004c9a:	639a      	str	r2, [r3, #56]	@ 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8004c9c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004c9e:	691b      	ldr	r3, [r3, #16]
 8004ca0:	2b00      	cmp	r3, #0
 8004ca2:	d00f      	beq.n	8004cc4 <xQueueReceive+0xdc>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8004ca4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004ca6:	3310      	adds	r3, #16
 8004ca8:	4618      	mov	r0, r3
 8004caa:	f000 fe57 	bl	800595c <xTaskRemoveFromEventList>
 8004cae:	4603      	mov	r3, r0
 8004cb0:	2b00      	cmp	r3, #0
 8004cb2:	d007      	beq.n	8004cc4 <xQueueReceive+0xdc>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8004cb4:	4b3c      	ldr	r3, [pc, #240]	@ (8004da8 <xQueueReceive+0x1c0>)
 8004cb6:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8004cba:	601a      	str	r2, [r3, #0]
 8004cbc:	f3bf 8f4f 	dsb	sy
 8004cc0:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8004cc4:	f001 fdaa 	bl	800681c <vPortExitCritical>
				return pdPASS;
 8004cc8:	2301      	movs	r3, #1
 8004cca:	e069      	b.n	8004da0 <xQueueReceive+0x1b8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8004ccc:	687b      	ldr	r3, [r7, #4]
 8004cce:	2b00      	cmp	r3, #0
 8004cd0:	d103      	bne.n	8004cda <xQueueReceive+0xf2>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8004cd2:	f001 fda3 	bl	800681c <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8004cd6:	2300      	movs	r3, #0
 8004cd8:	e062      	b.n	8004da0 <xQueueReceive+0x1b8>
				}
				else if( xEntryTimeSet == pdFALSE )
 8004cda:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004cdc:	2b00      	cmp	r3, #0
 8004cde:	d106      	bne.n	8004cee <xQueueReceive+0x106>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8004ce0:	f107 0310 	add.w	r3, r7, #16
 8004ce4:	4618      	mov	r0, r3
 8004ce6:	f000 fe9d 	bl	8005a24 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8004cea:	2301      	movs	r3, #1
 8004cec:	62fb      	str	r3, [r7, #44]	@ 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8004cee:	f001 fd95 	bl	800681c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8004cf2:	f000 fc0d 	bl	8005510 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8004cf6:	f001 fd5f 	bl	80067b8 <vPortEnterCritical>
 8004cfa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004cfc:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8004d00:	b25b      	sxtb	r3, r3
 8004d02:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8004d06:	d103      	bne.n	8004d10 <xQueueReceive+0x128>
 8004d08:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004d0a:	2200      	movs	r2, #0
 8004d0c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8004d10:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004d12:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8004d16:	b25b      	sxtb	r3, r3
 8004d18:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8004d1c:	d103      	bne.n	8004d26 <xQueueReceive+0x13e>
 8004d1e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004d20:	2200      	movs	r2, #0
 8004d22:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8004d26:	f001 fd79 	bl	800681c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8004d2a:	1d3a      	adds	r2, r7, #4
 8004d2c:	f107 0310 	add.w	r3, r7, #16
 8004d30:	4611      	mov	r1, r2
 8004d32:	4618      	mov	r0, r3
 8004d34:	f000 fe8c 	bl	8005a50 <xTaskCheckForTimeOut>
 8004d38:	4603      	mov	r3, r0
 8004d3a:	2b00      	cmp	r3, #0
 8004d3c:	d123      	bne.n	8004d86 <xQueueReceive+0x19e>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8004d3e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8004d40:	f000 f916 	bl	8004f70 <prvIsQueueEmpty>
 8004d44:	4603      	mov	r3, r0
 8004d46:	2b00      	cmp	r3, #0
 8004d48:	d017      	beq.n	8004d7a <xQueueReceive+0x192>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8004d4a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004d4c:	3324      	adds	r3, #36	@ 0x24
 8004d4e:	687a      	ldr	r2, [r7, #4]
 8004d50:	4611      	mov	r1, r2
 8004d52:	4618      	mov	r0, r3
 8004d54:	f000 fdb0 	bl	80058b8 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8004d58:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8004d5a:	f000 f8b7 	bl	8004ecc <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8004d5e:	f000 fbe5 	bl	800552c <xTaskResumeAll>
 8004d62:	4603      	mov	r3, r0
 8004d64:	2b00      	cmp	r3, #0
 8004d66:	d189      	bne.n	8004c7c <xQueueReceive+0x94>
				{
					portYIELD_WITHIN_API();
 8004d68:	4b0f      	ldr	r3, [pc, #60]	@ (8004da8 <xQueueReceive+0x1c0>)
 8004d6a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8004d6e:	601a      	str	r2, [r3, #0]
 8004d70:	f3bf 8f4f 	dsb	sy
 8004d74:	f3bf 8f6f 	isb	sy
 8004d78:	e780      	b.n	8004c7c <xQueueReceive+0x94>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 8004d7a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8004d7c:	f000 f8a6 	bl	8004ecc <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8004d80:	f000 fbd4 	bl	800552c <xTaskResumeAll>
 8004d84:	e77a      	b.n	8004c7c <xQueueReceive+0x94>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 8004d86:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8004d88:	f000 f8a0 	bl	8004ecc <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8004d8c:	f000 fbce 	bl	800552c <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8004d90:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8004d92:	f000 f8ed 	bl	8004f70 <prvIsQueueEmpty>
 8004d96:	4603      	mov	r3, r0
 8004d98:	2b00      	cmp	r3, #0
 8004d9a:	f43f af6f 	beq.w	8004c7c <xQueueReceive+0x94>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8004d9e:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8004da0:	4618      	mov	r0, r3
 8004da2:	3730      	adds	r7, #48	@ 0x30
 8004da4:	46bd      	mov	sp, r7
 8004da6:	bd80      	pop	{r7, pc}
 8004da8:	e000ed04 	.word	0xe000ed04

08004dac <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8004dac:	b580      	push	{r7, lr}
 8004dae:	b086      	sub	sp, #24
 8004db0:	af00      	add	r7, sp, #0
 8004db2:	60f8      	str	r0, [r7, #12]
 8004db4:	60b9      	str	r1, [r7, #8]
 8004db6:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8004db8:	2300      	movs	r3, #0
 8004dba:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8004dbc:	68fb      	ldr	r3, [r7, #12]
 8004dbe:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004dc0:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8004dc2:	68fb      	ldr	r3, [r7, #12]
 8004dc4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004dc6:	2b00      	cmp	r3, #0
 8004dc8:	d10d      	bne.n	8004de6 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8004dca:	68fb      	ldr	r3, [r7, #12]
 8004dcc:	681b      	ldr	r3, [r3, #0]
 8004dce:	2b00      	cmp	r3, #0
 8004dd0:	d14d      	bne.n	8004e6e <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 8004dd2:	68fb      	ldr	r3, [r7, #12]
 8004dd4:	689b      	ldr	r3, [r3, #8]
 8004dd6:	4618      	mov	r0, r3
 8004dd8:	f000 ff9e 	bl	8005d18 <xTaskPriorityDisinherit>
 8004ddc:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 8004dde:	68fb      	ldr	r3, [r7, #12]
 8004de0:	2200      	movs	r2, #0
 8004de2:	609a      	str	r2, [r3, #8]
 8004de4:	e043      	b.n	8004e6e <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 8004de6:	687b      	ldr	r3, [r7, #4]
 8004de8:	2b00      	cmp	r3, #0
 8004dea:	d119      	bne.n	8004e20 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8004dec:	68fb      	ldr	r3, [r7, #12]
 8004dee:	6858      	ldr	r0, [r3, #4]
 8004df0:	68fb      	ldr	r3, [r7, #12]
 8004df2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004df4:	461a      	mov	r2, r3
 8004df6:	68b9      	ldr	r1, [r7, #8]
 8004df8:	f002 f844 	bl	8006e84 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8004dfc:	68fb      	ldr	r3, [r7, #12]
 8004dfe:	685a      	ldr	r2, [r3, #4]
 8004e00:	68fb      	ldr	r3, [r7, #12]
 8004e02:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004e04:	441a      	add	r2, r3
 8004e06:	68fb      	ldr	r3, [r7, #12]
 8004e08:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8004e0a:	68fb      	ldr	r3, [r7, #12]
 8004e0c:	685a      	ldr	r2, [r3, #4]
 8004e0e:	68fb      	ldr	r3, [r7, #12]
 8004e10:	689b      	ldr	r3, [r3, #8]
 8004e12:	429a      	cmp	r2, r3
 8004e14:	d32b      	bcc.n	8004e6e <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 8004e16:	68fb      	ldr	r3, [r7, #12]
 8004e18:	681a      	ldr	r2, [r3, #0]
 8004e1a:	68fb      	ldr	r3, [r7, #12]
 8004e1c:	605a      	str	r2, [r3, #4]
 8004e1e:	e026      	b.n	8004e6e <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 8004e20:	68fb      	ldr	r3, [r7, #12]
 8004e22:	68d8      	ldr	r0, [r3, #12]
 8004e24:	68fb      	ldr	r3, [r7, #12]
 8004e26:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004e28:	461a      	mov	r2, r3
 8004e2a:	68b9      	ldr	r1, [r7, #8]
 8004e2c:	f002 f82a 	bl	8006e84 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8004e30:	68fb      	ldr	r3, [r7, #12]
 8004e32:	68da      	ldr	r2, [r3, #12]
 8004e34:	68fb      	ldr	r3, [r7, #12]
 8004e36:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004e38:	425b      	negs	r3, r3
 8004e3a:	441a      	add	r2, r3
 8004e3c:	68fb      	ldr	r3, [r7, #12]
 8004e3e:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8004e40:	68fb      	ldr	r3, [r7, #12]
 8004e42:	68da      	ldr	r2, [r3, #12]
 8004e44:	68fb      	ldr	r3, [r7, #12]
 8004e46:	681b      	ldr	r3, [r3, #0]
 8004e48:	429a      	cmp	r2, r3
 8004e4a:	d207      	bcs.n	8004e5c <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 8004e4c:	68fb      	ldr	r3, [r7, #12]
 8004e4e:	689a      	ldr	r2, [r3, #8]
 8004e50:	68fb      	ldr	r3, [r7, #12]
 8004e52:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004e54:	425b      	negs	r3, r3
 8004e56:	441a      	add	r2, r3
 8004e58:	68fb      	ldr	r3, [r7, #12]
 8004e5a:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 8004e5c:	687b      	ldr	r3, [r7, #4]
 8004e5e:	2b02      	cmp	r3, #2
 8004e60:	d105      	bne.n	8004e6e <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8004e62:	693b      	ldr	r3, [r7, #16]
 8004e64:	2b00      	cmp	r3, #0
 8004e66:	d002      	beq.n	8004e6e <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8004e68:	693b      	ldr	r3, [r7, #16]
 8004e6a:	3b01      	subs	r3, #1
 8004e6c:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8004e6e:	693b      	ldr	r3, [r7, #16]
 8004e70:	1c5a      	adds	r2, r3, #1
 8004e72:	68fb      	ldr	r3, [r7, #12]
 8004e74:	639a      	str	r2, [r3, #56]	@ 0x38

	return xReturn;
 8004e76:	697b      	ldr	r3, [r7, #20]
}
 8004e78:	4618      	mov	r0, r3
 8004e7a:	3718      	adds	r7, #24
 8004e7c:	46bd      	mov	sp, r7
 8004e7e:	bd80      	pop	{r7, pc}

08004e80 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 8004e80:	b580      	push	{r7, lr}
 8004e82:	b082      	sub	sp, #8
 8004e84:	af00      	add	r7, sp, #0
 8004e86:	6078      	str	r0, [r7, #4]
 8004e88:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8004e8a:	687b      	ldr	r3, [r7, #4]
 8004e8c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004e8e:	2b00      	cmp	r3, #0
 8004e90:	d018      	beq.n	8004ec4 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8004e92:	687b      	ldr	r3, [r7, #4]
 8004e94:	68da      	ldr	r2, [r3, #12]
 8004e96:	687b      	ldr	r3, [r7, #4]
 8004e98:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004e9a:	441a      	add	r2, r3
 8004e9c:	687b      	ldr	r3, [r7, #4]
 8004e9e:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8004ea0:	687b      	ldr	r3, [r7, #4]
 8004ea2:	68da      	ldr	r2, [r3, #12]
 8004ea4:	687b      	ldr	r3, [r7, #4]
 8004ea6:	689b      	ldr	r3, [r3, #8]
 8004ea8:	429a      	cmp	r2, r3
 8004eaa:	d303      	bcc.n	8004eb4 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 8004eac:	687b      	ldr	r3, [r7, #4]
 8004eae:	681a      	ldr	r2, [r3, #0]
 8004eb0:	687b      	ldr	r3, [r7, #4]
 8004eb2:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8004eb4:	687b      	ldr	r3, [r7, #4]
 8004eb6:	68d9      	ldr	r1, [r3, #12]
 8004eb8:	687b      	ldr	r3, [r7, #4]
 8004eba:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004ebc:	461a      	mov	r2, r3
 8004ebe:	6838      	ldr	r0, [r7, #0]
 8004ec0:	f001 ffe0 	bl	8006e84 <memcpy>
	}
}
 8004ec4:	bf00      	nop
 8004ec6:	3708      	adds	r7, #8
 8004ec8:	46bd      	mov	sp, r7
 8004eca:	bd80      	pop	{r7, pc}

08004ecc <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8004ecc:	b580      	push	{r7, lr}
 8004ece:	b084      	sub	sp, #16
 8004ed0:	af00      	add	r7, sp, #0
 8004ed2:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8004ed4:	f001 fc70 	bl	80067b8 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8004ed8:	687b      	ldr	r3, [r7, #4]
 8004eda:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8004ede:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8004ee0:	e011      	b.n	8004f06 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8004ee2:	687b      	ldr	r3, [r7, #4]
 8004ee4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004ee6:	2b00      	cmp	r3, #0
 8004ee8:	d012      	beq.n	8004f10 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8004eea:	687b      	ldr	r3, [r7, #4]
 8004eec:	3324      	adds	r3, #36	@ 0x24
 8004eee:	4618      	mov	r0, r3
 8004ef0:	f000 fd34 	bl	800595c <xTaskRemoveFromEventList>
 8004ef4:	4603      	mov	r3, r0
 8004ef6:	2b00      	cmp	r3, #0
 8004ef8:	d001      	beq.n	8004efe <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 8004efa:	f000 fe0d 	bl	8005b18 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 8004efe:	7bfb      	ldrb	r3, [r7, #15]
 8004f00:	3b01      	subs	r3, #1
 8004f02:	b2db      	uxtb	r3, r3
 8004f04:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8004f06:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8004f0a:	2b00      	cmp	r3, #0
 8004f0c:	dce9      	bgt.n	8004ee2 <prvUnlockQueue+0x16>
 8004f0e:	e000      	b.n	8004f12 <prvUnlockQueue+0x46>
					break;
 8004f10:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 8004f12:	687b      	ldr	r3, [r7, #4]
 8004f14:	22ff      	movs	r2, #255	@ 0xff
 8004f16:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
	}
	taskEXIT_CRITICAL();
 8004f1a:	f001 fc7f 	bl	800681c <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 8004f1e:	f001 fc4b 	bl	80067b8 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 8004f22:	687b      	ldr	r3, [r7, #4]
 8004f24:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8004f28:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 8004f2a:	e011      	b.n	8004f50 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8004f2c:	687b      	ldr	r3, [r7, #4]
 8004f2e:	691b      	ldr	r3, [r3, #16]
 8004f30:	2b00      	cmp	r3, #0
 8004f32:	d012      	beq.n	8004f5a <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8004f34:	687b      	ldr	r3, [r7, #4]
 8004f36:	3310      	adds	r3, #16
 8004f38:	4618      	mov	r0, r3
 8004f3a:	f000 fd0f 	bl	800595c <xTaskRemoveFromEventList>
 8004f3e:	4603      	mov	r3, r0
 8004f40:	2b00      	cmp	r3, #0
 8004f42:	d001      	beq.n	8004f48 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 8004f44:	f000 fde8 	bl	8005b18 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8004f48:	7bbb      	ldrb	r3, [r7, #14]
 8004f4a:	3b01      	subs	r3, #1
 8004f4c:	b2db      	uxtb	r3, r3
 8004f4e:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8004f50:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8004f54:	2b00      	cmp	r3, #0
 8004f56:	dce9      	bgt.n	8004f2c <prvUnlockQueue+0x60>
 8004f58:	e000      	b.n	8004f5c <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 8004f5a:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8004f5c:	687b      	ldr	r3, [r7, #4]
 8004f5e:	22ff      	movs	r2, #255	@ 0xff
 8004f60:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	}
	taskEXIT_CRITICAL();
 8004f64:	f001 fc5a 	bl	800681c <vPortExitCritical>
}
 8004f68:	bf00      	nop
 8004f6a:	3710      	adds	r7, #16
 8004f6c:	46bd      	mov	sp, r7
 8004f6e:	bd80      	pop	{r7, pc}

08004f70 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8004f70:	b580      	push	{r7, lr}
 8004f72:	b084      	sub	sp, #16
 8004f74:	af00      	add	r7, sp, #0
 8004f76:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8004f78:	f001 fc1e 	bl	80067b8 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8004f7c:	687b      	ldr	r3, [r7, #4]
 8004f7e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004f80:	2b00      	cmp	r3, #0
 8004f82:	d102      	bne.n	8004f8a <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 8004f84:	2301      	movs	r3, #1
 8004f86:	60fb      	str	r3, [r7, #12]
 8004f88:	e001      	b.n	8004f8e <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 8004f8a:	2300      	movs	r3, #0
 8004f8c:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8004f8e:	f001 fc45 	bl	800681c <vPortExitCritical>

	return xReturn;
 8004f92:	68fb      	ldr	r3, [r7, #12]
}
 8004f94:	4618      	mov	r0, r3
 8004f96:	3710      	adds	r7, #16
 8004f98:	46bd      	mov	sp, r7
 8004f9a:	bd80      	pop	{r7, pc}

08004f9c <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 8004f9c:	b580      	push	{r7, lr}
 8004f9e:	b084      	sub	sp, #16
 8004fa0:	af00      	add	r7, sp, #0
 8004fa2:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8004fa4:	f001 fc08 	bl	80067b8 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8004fa8:	687b      	ldr	r3, [r7, #4]
 8004faa:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8004fac:	687b      	ldr	r3, [r7, #4]
 8004fae:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004fb0:	429a      	cmp	r2, r3
 8004fb2:	d102      	bne.n	8004fba <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 8004fb4:	2301      	movs	r3, #1
 8004fb6:	60fb      	str	r3, [r7, #12]
 8004fb8:	e001      	b.n	8004fbe <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 8004fba:	2300      	movs	r3, #0
 8004fbc:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8004fbe:	f001 fc2d 	bl	800681c <vPortExitCritical>

	return xReturn;
 8004fc2:	68fb      	ldr	r3, [r7, #12]
}
 8004fc4:	4618      	mov	r0, r3
 8004fc6:	3710      	adds	r7, #16
 8004fc8:	46bd      	mov	sp, r7
 8004fca:	bd80      	pop	{r7, pc}

08004fcc <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 8004fcc:	b480      	push	{r7}
 8004fce:	b085      	sub	sp, #20
 8004fd0:	af00      	add	r7, sp, #0
 8004fd2:	6078      	str	r0, [r7, #4]
 8004fd4:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8004fd6:	2300      	movs	r3, #0
 8004fd8:	60fb      	str	r3, [r7, #12]
 8004fda:	e014      	b.n	8005006 <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 8004fdc:	4a0f      	ldr	r2, [pc, #60]	@ (800501c <vQueueAddToRegistry+0x50>)
 8004fde:	68fb      	ldr	r3, [r7, #12]
 8004fe0:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8004fe4:	2b00      	cmp	r3, #0
 8004fe6:	d10b      	bne.n	8005000 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 8004fe8:	490c      	ldr	r1, [pc, #48]	@ (800501c <vQueueAddToRegistry+0x50>)
 8004fea:	68fb      	ldr	r3, [r7, #12]
 8004fec:	683a      	ldr	r2, [r7, #0]
 8004fee:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 8004ff2:	4a0a      	ldr	r2, [pc, #40]	@ (800501c <vQueueAddToRegistry+0x50>)
 8004ff4:	68fb      	ldr	r3, [r7, #12]
 8004ff6:	00db      	lsls	r3, r3, #3
 8004ff8:	4413      	add	r3, r2
 8004ffa:	687a      	ldr	r2, [r7, #4]
 8004ffc:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 8004ffe:	e006      	b.n	800500e <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8005000:	68fb      	ldr	r3, [r7, #12]
 8005002:	3301      	adds	r3, #1
 8005004:	60fb      	str	r3, [r7, #12]
 8005006:	68fb      	ldr	r3, [r7, #12]
 8005008:	2b07      	cmp	r3, #7
 800500a:	d9e7      	bls.n	8004fdc <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 800500c:	bf00      	nop
 800500e:	bf00      	nop
 8005010:	3714      	adds	r7, #20
 8005012:	46bd      	mov	sp, r7
 8005014:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005018:	4770      	bx	lr
 800501a:	bf00      	nop
 800501c:	20000dbc 	.word	0x20000dbc

08005020 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8005020:	b580      	push	{r7, lr}
 8005022:	b086      	sub	sp, #24
 8005024:	af00      	add	r7, sp, #0
 8005026:	60f8      	str	r0, [r7, #12]
 8005028:	60b9      	str	r1, [r7, #8]
 800502a:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 800502c:	68fb      	ldr	r3, [r7, #12]
 800502e:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 8005030:	f001 fbc2 	bl	80067b8 <vPortEnterCritical>
 8005034:	697b      	ldr	r3, [r7, #20]
 8005036:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800503a:	b25b      	sxtb	r3, r3
 800503c:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8005040:	d103      	bne.n	800504a <vQueueWaitForMessageRestricted+0x2a>
 8005042:	697b      	ldr	r3, [r7, #20]
 8005044:	2200      	movs	r2, #0
 8005046:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800504a:	697b      	ldr	r3, [r7, #20]
 800504c:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8005050:	b25b      	sxtb	r3, r3
 8005052:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8005056:	d103      	bne.n	8005060 <vQueueWaitForMessageRestricted+0x40>
 8005058:	697b      	ldr	r3, [r7, #20]
 800505a:	2200      	movs	r2, #0
 800505c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8005060:	f001 fbdc 	bl	800681c <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 8005064:	697b      	ldr	r3, [r7, #20]
 8005066:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005068:	2b00      	cmp	r3, #0
 800506a:	d106      	bne.n	800507a <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 800506c:	697b      	ldr	r3, [r7, #20]
 800506e:	3324      	adds	r3, #36	@ 0x24
 8005070:	687a      	ldr	r2, [r7, #4]
 8005072:	68b9      	ldr	r1, [r7, #8]
 8005074:	4618      	mov	r0, r3
 8005076:	f000 fc45 	bl	8005904 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 800507a:	6978      	ldr	r0, [r7, #20]
 800507c:	f7ff ff26 	bl	8004ecc <prvUnlockQueue>
	}
 8005080:	bf00      	nop
 8005082:	3718      	adds	r7, #24
 8005084:	46bd      	mov	sp, r7
 8005086:	bd80      	pop	{r7, pc}

08005088 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8005088:	b580      	push	{r7, lr}
 800508a:	b08e      	sub	sp, #56	@ 0x38
 800508c:	af04      	add	r7, sp, #16
 800508e:	60f8      	str	r0, [r7, #12]
 8005090:	60b9      	str	r1, [r7, #8]
 8005092:	607a      	str	r2, [r7, #4]
 8005094:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8005096:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005098:	2b00      	cmp	r3, #0
 800509a:	d10b      	bne.n	80050b4 <xTaskCreateStatic+0x2c>
	__asm volatile
 800509c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80050a0:	f383 8811 	msr	BASEPRI, r3
 80050a4:	f3bf 8f6f 	isb	sy
 80050a8:	f3bf 8f4f 	dsb	sy
 80050ac:	623b      	str	r3, [r7, #32]
}
 80050ae:	bf00      	nop
 80050b0:	bf00      	nop
 80050b2:	e7fd      	b.n	80050b0 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 80050b4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80050b6:	2b00      	cmp	r3, #0
 80050b8:	d10b      	bne.n	80050d2 <xTaskCreateStatic+0x4a>
	__asm volatile
 80050ba:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80050be:	f383 8811 	msr	BASEPRI, r3
 80050c2:	f3bf 8f6f 	isb	sy
 80050c6:	f3bf 8f4f 	dsb	sy
 80050ca:	61fb      	str	r3, [r7, #28]
}
 80050cc:	bf00      	nop
 80050ce:	bf00      	nop
 80050d0:	e7fd      	b.n	80050ce <xTaskCreateStatic+0x46>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 80050d2:	235c      	movs	r3, #92	@ 0x5c
 80050d4:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 80050d6:	693b      	ldr	r3, [r7, #16]
 80050d8:	2b5c      	cmp	r3, #92	@ 0x5c
 80050da:	d00b      	beq.n	80050f4 <xTaskCreateStatic+0x6c>
	__asm volatile
 80050dc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80050e0:	f383 8811 	msr	BASEPRI, r3
 80050e4:	f3bf 8f6f 	isb	sy
 80050e8:	f3bf 8f4f 	dsb	sy
 80050ec:	61bb      	str	r3, [r7, #24]
}
 80050ee:	bf00      	nop
 80050f0:	bf00      	nop
 80050f2:	e7fd      	b.n	80050f0 <xTaskCreateStatic+0x68>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 80050f4:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 80050f6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80050f8:	2b00      	cmp	r3, #0
 80050fa:	d01e      	beq.n	800513a <xTaskCreateStatic+0xb2>
 80050fc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80050fe:	2b00      	cmp	r3, #0
 8005100:	d01b      	beq.n	800513a <xTaskCreateStatic+0xb2>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8005102:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005104:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8005106:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005108:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800510a:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 800510c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800510e:	2202      	movs	r2, #2
 8005110:	f883 2059 	strb.w	r2, [r3, #89]	@ 0x59
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8005114:	2300      	movs	r3, #0
 8005116:	9303      	str	r3, [sp, #12]
 8005118:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800511a:	9302      	str	r3, [sp, #8]
 800511c:	f107 0314 	add.w	r3, r7, #20
 8005120:	9301      	str	r3, [sp, #4]
 8005122:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005124:	9300      	str	r3, [sp, #0]
 8005126:	683b      	ldr	r3, [r7, #0]
 8005128:	687a      	ldr	r2, [r7, #4]
 800512a:	68b9      	ldr	r1, [r7, #8]
 800512c:	68f8      	ldr	r0, [r7, #12]
 800512e:	f000 f850 	bl	80051d2 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8005132:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8005134:	f000 f8de 	bl	80052f4 <prvAddNewTaskToReadyList>
 8005138:	e001      	b.n	800513e <xTaskCreateStatic+0xb6>
		}
		else
		{
			xReturn = NULL;
 800513a:	2300      	movs	r3, #0
 800513c:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 800513e:	697b      	ldr	r3, [r7, #20]
	}
 8005140:	4618      	mov	r0, r3
 8005142:	3728      	adds	r7, #40	@ 0x28
 8005144:	46bd      	mov	sp, r7
 8005146:	bd80      	pop	{r7, pc}

08005148 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8005148:	b580      	push	{r7, lr}
 800514a:	b08c      	sub	sp, #48	@ 0x30
 800514c:	af04      	add	r7, sp, #16
 800514e:	60f8      	str	r0, [r7, #12]
 8005150:	60b9      	str	r1, [r7, #8]
 8005152:	603b      	str	r3, [r7, #0]
 8005154:	4613      	mov	r3, r2
 8005156:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8005158:	88fb      	ldrh	r3, [r7, #6]
 800515a:	009b      	lsls	r3, r3, #2
 800515c:	4618      	mov	r0, r3
 800515e:	f001 fc4d 	bl	80069fc <pvPortMalloc>
 8005162:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8005164:	697b      	ldr	r3, [r7, #20]
 8005166:	2b00      	cmp	r3, #0
 8005168:	d00e      	beq.n	8005188 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 800516a:	205c      	movs	r0, #92	@ 0x5c
 800516c:	f001 fc46 	bl	80069fc <pvPortMalloc>
 8005170:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8005172:	69fb      	ldr	r3, [r7, #28]
 8005174:	2b00      	cmp	r3, #0
 8005176:	d003      	beq.n	8005180 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8005178:	69fb      	ldr	r3, [r7, #28]
 800517a:	697a      	ldr	r2, [r7, #20]
 800517c:	631a      	str	r2, [r3, #48]	@ 0x30
 800517e:	e005      	b.n	800518c <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8005180:	6978      	ldr	r0, [r7, #20]
 8005182:	f001 fd09 	bl	8006b98 <vPortFree>
 8005186:	e001      	b.n	800518c <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8005188:	2300      	movs	r3, #0
 800518a:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 800518c:	69fb      	ldr	r3, [r7, #28]
 800518e:	2b00      	cmp	r3, #0
 8005190:	d017      	beq.n	80051c2 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8005192:	69fb      	ldr	r3, [r7, #28]
 8005194:	2200      	movs	r2, #0
 8005196:	f883 2059 	strb.w	r2, [r3, #89]	@ 0x59
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 800519a:	88fa      	ldrh	r2, [r7, #6]
 800519c:	2300      	movs	r3, #0
 800519e:	9303      	str	r3, [sp, #12]
 80051a0:	69fb      	ldr	r3, [r7, #28]
 80051a2:	9302      	str	r3, [sp, #8]
 80051a4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80051a6:	9301      	str	r3, [sp, #4]
 80051a8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80051aa:	9300      	str	r3, [sp, #0]
 80051ac:	683b      	ldr	r3, [r7, #0]
 80051ae:	68b9      	ldr	r1, [r7, #8]
 80051b0:	68f8      	ldr	r0, [r7, #12]
 80051b2:	f000 f80e 	bl	80051d2 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 80051b6:	69f8      	ldr	r0, [r7, #28]
 80051b8:	f000 f89c 	bl	80052f4 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 80051bc:	2301      	movs	r3, #1
 80051be:	61bb      	str	r3, [r7, #24]
 80051c0:	e002      	b.n	80051c8 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 80051c2:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80051c6:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 80051c8:	69bb      	ldr	r3, [r7, #24]
	}
 80051ca:	4618      	mov	r0, r3
 80051cc:	3720      	adds	r7, #32
 80051ce:	46bd      	mov	sp, r7
 80051d0:	bd80      	pop	{r7, pc}

080051d2 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 80051d2:	b580      	push	{r7, lr}
 80051d4:	b088      	sub	sp, #32
 80051d6:	af00      	add	r7, sp, #0
 80051d8:	60f8      	str	r0, [r7, #12]
 80051da:	60b9      	str	r1, [r7, #8]
 80051dc:	607a      	str	r2, [r7, #4]
 80051de:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 80051e0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80051e2:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 80051e4:	687b      	ldr	r3, [r7, #4]
 80051e6:	009b      	lsls	r3, r3, #2
 80051e8:	461a      	mov	r2, r3
 80051ea:	21a5      	movs	r1, #165	@ 0xa5
 80051ec:	f001 fe16 	bl	8006e1c <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 80051f0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80051f2:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80051f4:	687b      	ldr	r3, [r7, #4]
 80051f6:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 80051fa:	3b01      	subs	r3, #1
 80051fc:	009b      	lsls	r3, r3, #2
 80051fe:	4413      	add	r3, r2
 8005200:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8005202:	69bb      	ldr	r3, [r7, #24]
 8005204:	f023 0307 	bic.w	r3, r3, #7
 8005208:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 800520a:	69bb      	ldr	r3, [r7, #24]
 800520c:	f003 0307 	and.w	r3, r3, #7
 8005210:	2b00      	cmp	r3, #0
 8005212:	d00b      	beq.n	800522c <prvInitialiseNewTask+0x5a>
	__asm volatile
 8005214:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005218:	f383 8811 	msr	BASEPRI, r3
 800521c:	f3bf 8f6f 	isb	sy
 8005220:	f3bf 8f4f 	dsb	sy
 8005224:	617b      	str	r3, [r7, #20]
}
 8005226:	bf00      	nop
 8005228:	bf00      	nop
 800522a:	e7fd      	b.n	8005228 <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 800522c:	68bb      	ldr	r3, [r7, #8]
 800522e:	2b00      	cmp	r3, #0
 8005230:	d01f      	beq.n	8005272 <prvInitialiseNewTask+0xa0>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8005232:	2300      	movs	r3, #0
 8005234:	61fb      	str	r3, [r7, #28]
 8005236:	e012      	b.n	800525e <prvInitialiseNewTask+0x8c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8005238:	68ba      	ldr	r2, [r7, #8]
 800523a:	69fb      	ldr	r3, [r7, #28]
 800523c:	4413      	add	r3, r2
 800523e:	7819      	ldrb	r1, [r3, #0]
 8005240:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005242:	69fb      	ldr	r3, [r7, #28]
 8005244:	4413      	add	r3, r2
 8005246:	3334      	adds	r3, #52	@ 0x34
 8005248:	460a      	mov	r2, r1
 800524a:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 800524c:	68ba      	ldr	r2, [r7, #8]
 800524e:	69fb      	ldr	r3, [r7, #28]
 8005250:	4413      	add	r3, r2
 8005252:	781b      	ldrb	r3, [r3, #0]
 8005254:	2b00      	cmp	r3, #0
 8005256:	d006      	beq.n	8005266 <prvInitialiseNewTask+0x94>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8005258:	69fb      	ldr	r3, [r7, #28]
 800525a:	3301      	adds	r3, #1
 800525c:	61fb      	str	r3, [r7, #28]
 800525e:	69fb      	ldr	r3, [r7, #28]
 8005260:	2b0f      	cmp	r3, #15
 8005262:	d9e9      	bls.n	8005238 <prvInitialiseNewTask+0x66>
 8005264:	e000      	b.n	8005268 <prvInitialiseNewTask+0x96>
			{
				break;
 8005266:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8005268:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800526a:	2200      	movs	r2, #0
 800526c:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8005270:	e003      	b.n	800527a <prvInitialiseNewTask+0xa8>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8005272:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005274:	2200      	movs	r2, #0
 8005276:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 800527a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800527c:	2b37      	cmp	r3, #55	@ 0x37
 800527e:	d901      	bls.n	8005284 <prvInitialiseNewTask+0xb2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8005280:	2337      	movs	r3, #55	@ 0x37
 8005282:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8005284:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005286:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8005288:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 800528a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800528c:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800528e:	64da      	str	r2, [r3, #76]	@ 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 8005290:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005292:	2200      	movs	r2, #0
 8005294:	651a      	str	r2, [r3, #80]	@ 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8005296:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005298:	3304      	adds	r3, #4
 800529a:	4618      	mov	r0, r3
 800529c:	f7ff f966 	bl	800456c <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 80052a0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80052a2:	3318      	adds	r3, #24
 80052a4:	4618      	mov	r0, r3
 80052a6:	f7ff f961 	bl	800456c <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 80052aa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80052ac:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80052ae:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80052b0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80052b2:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 80052b6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80052b8:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 80052ba:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80052bc:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80052be:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 80052c0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80052c2:	2200      	movs	r2, #0
 80052c4:	655a      	str	r2, [r3, #84]	@ 0x54
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 80052c6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80052c8:	2200      	movs	r2, #0
 80052ca:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 80052ce:	683a      	ldr	r2, [r7, #0]
 80052d0:	68f9      	ldr	r1, [r7, #12]
 80052d2:	69b8      	ldr	r0, [r7, #24]
 80052d4:	f001 f93e 	bl	8006554 <pxPortInitialiseStack>
 80052d8:	4602      	mov	r2, r0
 80052da:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80052dc:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 80052de:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80052e0:	2b00      	cmp	r3, #0
 80052e2:	d002      	beq.n	80052ea <prvInitialiseNewTask+0x118>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 80052e4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80052e6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80052e8:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80052ea:	bf00      	nop
 80052ec:	3720      	adds	r7, #32
 80052ee:	46bd      	mov	sp, r7
 80052f0:	bd80      	pop	{r7, pc}
	...

080052f4 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 80052f4:	b580      	push	{r7, lr}
 80052f6:	b082      	sub	sp, #8
 80052f8:	af00      	add	r7, sp, #0
 80052fa:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 80052fc:	f001 fa5c 	bl	80067b8 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8005300:	4b2d      	ldr	r3, [pc, #180]	@ (80053b8 <prvAddNewTaskToReadyList+0xc4>)
 8005302:	681b      	ldr	r3, [r3, #0]
 8005304:	3301      	adds	r3, #1
 8005306:	4a2c      	ldr	r2, [pc, #176]	@ (80053b8 <prvAddNewTaskToReadyList+0xc4>)
 8005308:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 800530a:	4b2c      	ldr	r3, [pc, #176]	@ (80053bc <prvAddNewTaskToReadyList+0xc8>)
 800530c:	681b      	ldr	r3, [r3, #0]
 800530e:	2b00      	cmp	r3, #0
 8005310:	d109      	bne.n	8005326 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8005312:	4a2a      	ldr	r2, [pc, #168]	@ (80053bc <prvAddNewTaskToReadyList+0xc8>)
 8005314:	687b      	ldr	r3, [r7, #4]
 8005316:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8005318:	4b27      	ldr	r3, [pc, #156]	@ (80053b8 <prvAddNewTaskToReadyList+0xc4>)
 800531a:	681b      	ldr	r3, [r3, #0]
 800531c:	2b01      	cmp	r3, #1
 800531e:	d110      	bne.n	8005342 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8005320:	f000 fc1e 	bl	8005b60 <prvInitialiseTaskLists>
 8005324:	e00d      	b.n	8005342 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8005326:	4b26      	ldr	r3, [pc, #152]	@ (80053c0 <prvAddNewTaskToReadyList+0xcc>)
 8005328:	681b      	ldr	r3, [r3, #0]
 800532a:	2b00      	cmp	r3, #0
 800532c:	d109      	bne.n	8005342 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 800532e:	4b23      	ldr	r3, [pc, #140]	@ (80053bc <prvAddNewTaskToReadyList+0xc8>)
 8005330:	681b      	ldr	r3, [r3, #0]
 8005332:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005334:	687b      	ldr	r3, [r7, #4]
 8005336:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005338:	429a      	cmp	r2, r3
 800533a:	d802      	bhi.n	8005342 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 800533c:	4a1f      	ldr	r2, [pc, #124]	@ (80053bc <prvAddNewTaskToReadyList+0xc8>)
 800533e:	687b      	ldr	r3, [r7, #4]
 8005340:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8005342:	4b20      	ldr	r3, [pc, #128]	@ (80053c4 <prvAddNewTaskToReadyList+0xd0>)
 8005344:	681b      	ldr	r3, [r3, #0]
 8005346:	3301      	adds	r3, #1
 8005348:	4a1e      	ldr	r2, [pc, #120]	@ (80053c4 <prvAddNewTaskToReadyList+0xd0>)
 800534a:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 800534c:	4b1d      	ldr	r3, [pc, #116]	@ (80053c4 <prvAddNewTaskToReadyList+0xd0>)
 800534e:	681a      	ldr	r2, [r3, #0]
 8005350:	687b      	ldr	r3, [r7, #4]
 8005352:	645a      	str	r2, [r3, #68]	@ 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8005354:	687b      	ldr	r3, [r7, #4]
 8005356:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005358:	4b1b      	ldr	r3, [pc, #108]	@ (80053c8 <prvAddNewTaskToReadyList+0xd4>)
 800535a:	681b      	ldr	r3, [r3, #0]
 800535c:	429a      	cmp	r2, r3
 800535e:	d903      	bls.n	8005368 <prvAddNewTaskToReadyList+0x74>
 8005360:	687b      	ldr	r3, [r7, #4]
 8005362:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005364:	4a18      	ldr	r2, [pc, #96]	@ (80053c8 <prvAddNewTaskToReadyList+0xd4>)
 8005366:	6013      	str	r3, [r2, #0]
 8005368:	687b      	ldr	r3, [r7, #4]
 800536a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800536c:	4613      	mov	r3, r2
 800536e:	009b      	lsls	r3, r3, #2
 8005370:	4413      	add	r3, r2
 8005372:	009b      	lsls	r3, r3, #2
 8005374:	4a15      	ldr	r2, [pc, #84]	@ (80053cc <prvAddNewTaskToReadyList+0xd8>)
 8005376:	441a      	add	r2, r3
 8005378:	687b      	ldr	r3, [r7, #4]
 800537a:	3304      	adds	r3, #4
 800537c:	4619      	mov	r1, r3
 800537e:	4610      	mov	r0, r2
 8005380:	f7ff f901 	bl	8004586 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8005384:	f001 fa4a 	bl	800681c <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8005388:	4b0d      	ldr	r3, [pc, #52]	@ (80053c0 <prvAddNewTaskToReadyList+0xcc>)
 800538a:	681b      	ldr	r3, [r3, #0]
 800538c:	2b00      	cmp	r3, #0
 800538e:	d00e      	beq.n	80053ae <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8005390:	4b0a      	ldr	r3, [pc, #40]	@ (80053bc <prvAddNewTaskToReadyList+0xc8>)
 8005392:	681b      	ldr	r3, [r3, #0]
 8005394:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005396:	687b      	ldr	r3, [r7, #4]
 8005398:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800539a:	429a      	cmp	r2, r3
 800539c:	d207      	bcs.n	80053ae <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 800539e:	4b0c      	ldr	r3, [pc, #48]	@ (80053d0 <prvAddNewTaskToReadyList+0xdc>)
 80053a0:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80053a4:	601a      	str	r2, [r3, #0]
 80053a6:	f3bf 8f4f 	dsb	sy
 80053aa:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80053ae:	bf00      	nop
 80053b0:	3708      	adds	r7, #8
 80053b2:	46bd      	mov	sp, r7
 80053b4:	bd80      	pop	{r7, pc}
 80053b6:	bf00      	nop
 80053b8:	200012d0 	.word	0x200012d0
 80053bc:	20000dfc 	.word	0x20000dfc
 80053c0:	200012dc 	.word	0x200012dc
 80053c4:	200012ec 	.word	0x200012ec
 80053c8:	200012d8 	.word	0x200012d8
 80053cc:	20000e00 	.word	0x20000e00
 80053d0:	e000ed04 	.word	0xe000ed04

080053d4 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 80053d4:	b580      	push	{r7, lr}
 80053d6:	b084      	sub	sp, #16
 80053d8:	af00      	add	r7, sp, #0
 80053da:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 80053dc:	2300      	movs	r3, #0
 80053de:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 80053e0:	687b      	ldr	r3, [r7, #4]
 80053e2:	2b00      	cmp	r3, #0
 80053e4:	d018      	beq.n	8005418 <vTaskDelay+0x44>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 80053e6:	4b14      	ldr	r3, [pc, #80]	@ (8005438 <vTaskDelay+0x64>)
 80053e8:	681b      	ldr	r3, [r3, #0]
 80053ea:	2b00      	cmp	r3, #0
 80053ec:	d00b      	beq.n	8005406 <vTaskDelay+0x32>
	__asm volatile
 80053ee:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80053f2:	f383 8811 	msr	BASEPRI, r3
 80053f6:	f3bf 8f6f 	isb	sy
 80053fa:	f3bf 8f4f 	dsb	sy
 80053fe:	60bb      	str	r3, [r7, #8]
}
 8005400:	bf00      	nop
 8005402:	bf00      	nop
 8005404:	e7fd      	b.n	8005402 <vTaskDelay+0x2e>
			vTaskSuspendAll();
 8005406:	f000 f883 	bl	8005510 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 800540a:	2100      	movs	r1, #0
 800540c:	6878      	ldr	r0, [r7, #4]
 800540e:	f000 fcf3 	bl	8005df8 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8005412:	f000 f88b 	bl	800552c <xTaskResumeAll>
 8005416:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8005418:	68fb      	ldr	r3, [r7, #12]
 800541a:	2b00      	cmp	r3, #0
 800541c:	d107      	bne.n	800542e <vTaskDelay+0x5a>
		{
			portYIELD_WITHIN_API();
 800541e:	4b07      	ldr	r3, [pc, #28]	@ (800543c <vTaskDelay+0x68>)
 8005420:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005424:	601a      	str	r2, [r3, #0]
 8005426:	f3bf 8f4f 	dsb	sy
 800542a:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800542e:	bf00      	nop
 8005430:	3710      	adds	r7, #16
 8005432:	46bd      	mov	sp, r7
 8005434:	bd80      	pop	{r7, pc}
 8005436:	bf00      	nop
 8005438:	200012f8 	.word	0x200012f8
 800543c:	e000ed04 	.word	0xe000ed04

08005440 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8005440:	b580      	push	{r7, lr}
 8005442:	b08a      	sub	sp, #40	@ 0x28
 8005444:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8005446:	2300      	movs	r3, #0
 8005448:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 800544a:	2300      	movs	r3, #0
 800544c:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 800544e:	463a      	mov	r2, r7
 8005450:	1d39      	adds	r1, r7, #4
 8005452:	f107 0308 	add.w	r3, r7, #8
 8005456:	4618      	mov	r0, r3
 8005458:	f7ff f834 	bl	80044c4 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 800545c:	6839      	ldr	r1, [r7, #0]
 800545e:	687b      	ldr	r3, [r7, #4]
 8005460:	68ba      	ldr	r2, [r7, #8]
 8005462:	9202      	str	r2, [sp, #8]
 8005464:	9301      	str	r3, [sp, #4]
 8005466:	2300      	movs	r3, #0
 8005468:	9300      	str	r3, [sp, #0]
 800546a:	2300      	movs	r3, #0
 800546c:	460a      	mov	r2, r1
 800546e:	4922      	ldr	r1, [pc, #136]	@ (80054f8 <vTaskStartScheduler+0xb8>)
 8005470:	4822      	ldr	r0, [pc, #136]	@ (80054fc <vTaskStartScheduler+0xbc>)
 8005472:	f7ff fe09 	bl	8005088 <xTaskCreateStatic>
 8005476:	4603      	mov	r3, r0
 8005478:	4a21      	ldr	r2, [pc, #132]	@ (8005500 <vTaskStartScheduler+0xc0>)
 800547a:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 800547c:	4b20      	ldr	r3, [pc, #128]	@ (8005500 <vTaskStartScheduler+0xc0>)
 800547e:	681b      	ldr	r3, [r3, #0]
 8005480:	2b00      	cmp	r3, #0
 8005482:	d002      	beq.n	800548a <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8005484:	2301      	movs	r3, #1
 8005486:	617b      	str	r3, [r7, #20]
 8005488:	e001      	b.n	800548e <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 800548a:	2300      	movs	r3, #0
 800548c:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 800548e:	697b      	ldr	r3, [r7, #20]
 8005490:	2b01      	cmp	r3, #1
 8005492:	d102      	bne.n	800549a <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 8005494:	f000 fd04 	bl	8005ea0 <xTimerCreateTimerTask>
 8005498:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 800549a:	697b      	ldr	r3, [r7, #20]
 800549c:	2b01      	cmp	r3, #1
 800549e:	d116      	bne.n	80054ce <vTaskStartScheduler+0x8e>
	__asm volatile
 80054a0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80054a4:	f383 8811 	msr	BASEPRI, r3
 80054a8:	f3bf 8f6f 	isb	sy
 80054ac:	f3bf 8f4f 	dsb	sy
 80054b0:	613b      	str	r3, [r7, #16]
}
 80054b2:	bf00      	nop
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 80054b4:	4b13      	ldr	r3, [pc, #76]	@ (8005504 <vTaskStartScheduler+0xc4>)
 80054b6:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80054ba:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 80054bc:	4b12      	ldr	r3, [pc, #72]	@ (8005508 <vTaskStartScheduler+0xc8>)
 80054be:	2201      	movs	r2, #1
 80054c0:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 80054c2:	4b12      	ldr	r3, [pc, #72]	@ (800550c <vTaskStartScheduler+0xcc>)
 80054c4:	2200      	movs	r2, #0
 80054c6:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 80054c8:	f001 f8d2 	bl	8006670 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 80054cc:	e00f      	b.n	80054ee <vTaskStartScheduler+0xae>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 80054ce:	697b      	ldr	r3, [r7, #20]
 80054d0:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80054d4:	d10b      	bne.n	80054ee <vTaskStartScheduler+0xae>
	__asm volatile
 80054d6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80054da:	f383 8811 	msr	BASEPRI, r3
 80054de:	f3bf 8f6f 	isb	sy
 80054e2:	f3bf 8f4f 	dsb	sy
 80054e6:	60fb      	str	r3, [r7, #12]
}
 80054e8:	bf00      	nop
 80054ea:	bf00      	nop
 80054ec:	e7fd      	b.n	80054ea <vTaskStartScheduler+0xaa>
}
 80054ee:	bf00      	nop
 80054f0:	3718      	adds	r7, #24
 80054f2:	46bd      	mov	sp, r7
 80054f4:	bd80      	pop	{r7, pc}
 80054f6:	bf00      	nop
 80054f8:	08007828 	.word	0x08007828
 80054fc:	08005b31 	.word	0x08005b31
 8005500:	200012f4 	.word	0x200012f4
 8005504:	200012f0 	.word	0x200012f0
 8005508:	200012dc 	.word	0x200012dc
 800550c:	200012d4 	.word	0x200012d4

08005510 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8005510:	b480      	push	{r7}
 8005512:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 8005514:	4b04      	ldr	r3, [pc, #16]	@ (8005528 <vTaskSuspendAll+0x18>)
 8005516:	681b      	ldr	r3, [r3, #0]
 8005518:	3301      	adds	r3, #1
 800551a:	4a03      	ldr	r2, [pc, #12]	@ (8005528 <vTaskSuspendAll+0x18>)
 800551c:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 800551e:	bf00      	nop
 8005520:	46bd      	mov	sp, r7
 8005522:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005526:	4770      	bx	lr
 8005528:	200012f8 	.word	0x200012f8

0800552c <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 800552c:	b580      	push	{r7, lr}
 800552e:	b084      	sub	sp, #16
 8005530:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8005532:	2300      	movs	r3, #0
 8005534:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8005536:	2300      	movs	r3, #0
 8005538:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 800553a:	4b42      	ldr	r3, [pc, #264]	@ (8005644 <xTaskResumeAll+0x118>)
 800553c:	681b      	ldr	r3, [r3, #0]
 800553e:	2b00      	cmp	r3, #0
 8005540:	d10b      	bne.n	800555a <xTaskResumeAll+0x2e>
	__asm volatile
 8005542:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005546:	f383 8811 	msr	BASEPRI, r3
 800554a:	f3bf 8f6f 	isb	sy
 800554e:	f3bf 8f4f 	dsb	sy
 8005552:	603b      	str	r3, [r7, #0]
}
 8005554:	bf00      	nop
 8005556:	bf00      	nop
 8005558:	e7fd      	b.n	8005556 <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 800555a:	f001 f92d 	bl	80067b8 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 800555e:	4b39      	ldr	r3, [pc, #228]	@ (8005644 <xTaskResumeAll+0x118>)
 8005560:	681b      	ldr	r3, [r3, #0]
 8005562:	3b01      	subs	r3, #1
 8005564:	4a37      	ldr	r2, [pc, #220]	@ (8005644 <xTaskResumeAll+0x118>)
 8005566:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8005568:	4b36      	ldr	r3, [pc, #216]	@ (8005644 <xTaskResumeAll+0x118>)
 800556a:	681b      	ldr	r3, [r3, #0]
 800556c:	2b00      	cmp	r3, #0
 800556e:	d162      	bne.n	8005636 <xTaskResumeAll+0x10a>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8005570:	4b35      	ldr	r3, [pc, #212]	@ (8005648 <xTaskResumeAll+0x11c>)
 8005572:	681b      	ldr	r3, [r3, #0]
 8005574:	2b00      	cmp	r3, #0
 8005576:	d05e      	beq.n	8005636 <xTaskResumeAll+0x10a>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8005578:	e02f      	b.n	80055da <xTaskResumeAll+0xae>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800557a:	4b34      	ldr	r3, [pc, #208]	@ (800564c <xTaskResumeAll+0x120>)
 800557c:	68db      	ldr	r3, [r3, #12]
 800557e:	68db      	ldr	r3, [r3, #12]
 8005580:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8005582:	68fb      	ldr	r3, [r7, #12]
 8005584:	3318      	adds	r3, #24
 8005586:	4618      	mov	r0, r3
 8005588:	f7ff f85a 	bl	8004640 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800558c:	68fb      	ldr	r3, [r7, #12]
 800558e:	3304      	adds	r3, #4
 8005590:	4618      	mov	r0, r3
 8005592:	f7ff f855 	bl	8004640 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8005596:	68fb      	ldr	r3, [r7, #12]
 8005598:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800559a:	4b2d      	ldr	r3, [pc, #180]	@ (8005650 <xTaskResumeAll+0x124>)
 800559c:	681b      	ldr	r3, [r3, #0]
 800559e:	429a      	cmp	r2, r3
 80055a0:	d903      	bls.n	80055aa <xTaskResumeAll+0x7e>
 80055a2:	68fb      	ldr	r3, [r7, #12]
 80055a4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80055a6:	4a2a      	ldr	r2, [pc, #168]	@ (8005650 <xTaskResumeAll+0x124>)
 80055a8:	6013      	str	r3, [r2, #0]
 80055aa:	68fb      	ldr	r3, [r7, #12]
 80055ac:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80055ae:	4613      	mov	r3, r2
 80055b0:	009b      	lsls	r3, r3, #2
 80055b2:	4413      	add	r3, r2
 80055b4:	009b      	lsls	r3, r3, #2
 80055b6:	4a27      	ldr	r2, [pc, #156]	@ (8005654 <xTaskResumeAll+0x128>)
 80055b8:	441a      	add	r2, r3
 80055ba:	68fb      	ldr	r3, [r7, #12]
 80055bc:	3304      	adds	r3, #4
 80055be:	4619      	mov	r1, r3
 80055c0:	4610      	mov	r0, r2
 80055c2:	f7fe ffe0 	bl	8004586 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80055c6:	68fb      	ldr	r3, [r7, #12]
 80055c8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80055ca:	4b23      	ldr	r3, [pc, #140]	@ (8005658 <xTaskResumeAll+0x12c>)
 80055cc:	681b      	ldr	r3, [r3, #0]
 80055ce:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80055d0:	429a      	cmp	r2, r3
 80055d2:	d302      	bcc.n	80055da <xTaskResumeAll+0xae>
					{
						xYieldPending = pdTRUE;
 80055d4:	4b21      	ldr	r3, [pc, #132]	@ (800565c <xTaskResumeAll+0x130>)
 80055d6:	2201      	movs	r2, #1
 80055d8:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80055da:	4b1c      	ldr	r3, [pc, #112]	@ (800564c <xTaskResumeAll+0x120>)
 80055dc:	681b      	ldr	r3, [r3, #0]
 80055de:	2b00      	cmp	r3, #0
 80055e0:	d1cb      	bne.n	800557a <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 80055e2:	68fb      	ldr	r3, [r7, #12]
 80055e4:	2b00      	cmp	r3, #0
 80055e6:	d001      	beq.n	80055ec <xTaskResumeAll+0xc0>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 80055e8:	f000 fb58 	bl	8005c9c <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 80055ec:	4b1c      	ldr	r3, [pc, #112]	@ (8005660 <xTaskResumeAll+0x134>)
 80055ee:	681b      	ldr	r3, [r3, #0]
 80055f0:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 80055f2:	687b      	ldr	r3, [r7, #4]
 80055f4:	2b00      	cmp	r3, #0
 80055f6:	d010      	beq.n	800561a <xTaskResumeAll+0xee>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 80055f8:	f000 f846 	bl	8005688 <xTaskIncrementTick>
 80055fc:	4603      	mov	r3, r0
 80055fe:	2b00      	cmp	r3, #0
 8005600:	d002      	beq.n	8005608 <xTaskResumeAll+0xdc>
							{
								xYieldPending = pdTRUE;
 8005602:	4b16      	ldr	r3, [pc, #88]	@ (800565c <xTaskResumeAll+0x130>)
 8005604:	2201      	movs	r2, #1
 8005606:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 8005608:	687b      	ldr	r3, [r7, #4]
 800560a:	3b01      	subs	r3, #1
 800560c:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 800560e:	687b      	ldr	r3, [r7, #4]
 8005610:	2b00      	cmp	r3, #0
 8005612:	d1f1      	bne.n	80055f8 <xTaskResumeAll+0xcc>

						xPendedTicks = 0;
 8005614:	4b12      	ldr	r3, [pc, #72]	@ (8005660 <xTaskResumeAll+0x134>)
 8005616:	2200      	movs	r2, #0
 8005618:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 800561a:	4b10      	ldr	r3, [pc, #64]	@ (800565c <xTaskResumeAll+0x130>)
 800561c:	681b      	ldr	r3, [r3, #0]
 800561e:	2b00      	cmp	r3, #0
 8005620:	d009      	beq.n	8005636 <xTaskResumeAll+0x10a>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8005622:	2301      	movs	r3, #1
 8005624:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8005626:	4b0f      	ldr	r3, [pc, #60]	@ (8005664 <xTaskResumeAll+0x138>)
 8005628:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800562c:	601a      	str	r2, [r3, #0]
 800562e:	f3bf 8f4f 	dsb	sy
 8005632:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8005636:	f001 f8f1 	bl	800681c <vPortExitCritical>

	return xAlreadyYielded;
 800563a:	68bb      	ldr	r3, [r7, #8]
}
 800563c:	4618      	mov	r0, r3
 800563e:	3710      	adds	r7, #16
 8005640:	46bd      	mov	sp, r7
 8005642:	bd80      	pop	{r7, pc}
 8005644:	200012f8 	.word	0x200012f8
 8005648:	200012d0 	.word	0x200012d0
 800564c:	20001290 	.word	0x20001290
 8005650:	200012d8 	.word	0x200012d8
 8005654:	20000e00 	.word	0x20000e00
 8005658:	20000dfc 	.word	0x20000dfc
 800565c:	200012e4 	.word	0x200012e4
 8005660:	200012e0 	.word	0x200012e0
 8005664:	e000ed04 	.word	0xe000ed04

08005668 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8005668:	b480      	push	{r7}
 800566a:	b083      	sub	sp, #12
 800566c:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 800566e:	4b05      	ldr	r3, [pc, #20]	@ (8005684 <xTaskGetTickCount+0x1c>)
 8005670:	681b      	ldr	r3, [r3, #0]
 8005672:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 8005674:	687b      	ldr	r3, [r7, #4]
}
 8005676:	4618      	mov	r0, r3
 8005678:	370c      	adds	r7, #12
 800567a:	46bd      	mov	sp, r7
 800567c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005680:	4770      	bx	lr
 8005682:	bf00      	nop
 8005684:	200012d4 	.word	0x200012d4

08005688 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8005688:	b580      	push	{r7, lr}
 800568a:	b086      	sub	sp, #24
 800568c:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 800568e:	2300      	movs	r3, #0
 8005690:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8005692:	4b4f      	ldr	r3, [pc, #316]	@ (80057d0 <xTaskIncrementTick+0x148>)
 8005694:	681b      	ldr	r3, [r3, #0]
 8005696:	2b00      	cmp	r3, #0
 8005698:	f040 8090 	bne.w	80057bc <xTaskIncrementTick+0x134>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 800569c:	4b4d      	ldr	r3, [pc, #308]	@ (80057d4 <xTaskIncrementTick+0x14c>)
 800569e:	681b      	ldr	r3, [r3, #0]
 80056a0:	3301      	adds	r3, #1
 80056a2:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 80056a4:	4a4b      	ldr	r2, [pc, #300]	@ (80057d4 <xTaskIncrementTick+0x14c>)
 80056a6:	693b      	ldr	r3, [r7, #16]
 80056a8:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 80056aa:	693b      	ldr	r3, [r7, #16]
 80056ac:	2b00      	cmp	r3, #0
 80056ae:	d121      	bne.n	80056f4 <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 80056b0:	4b49      	ldr	r3, [pc, #292]	@ (80057d8 <xTaskIncrementTick+0x150>)
 80056b2:	681b      	ldr	r3, [r3, #0]
 80056b4:	681b      	ldr	r3, [r3, #0]
 80056b6:	2b00      	cmp	r3, #0
 80056b8:	d00b      	beq.n	80056d2 <xTaskIncrementTick+0x4a>
	__asm volatile
 80056ba:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80056be:	f383 8811 	msr	BASEPRI, r3
 80056c2:	f3bf 8f6f 	isb	sy
 80056c6:	f3bf 8f4f 	dsb	sy
 80056ca:	603b      	str	r3, [r7, #0]
}
 80056cc:	bf00      	nop
 80056ce:	bf00      	nop
 80056d0:	e7fd      	b.n	80056ce <xTaskIncrementTick+0x46>
 80056d2:	4b41      	ldr	r3, [pc, #260]	@ (80057d8 <xTaskIncrementTick+0x150>)
 80056d4:	681b      	ldr	r3, [r3, #0]
 80056d6:	60fb      	str	r3, [r7, #12]
 80056d8:	4b40      	ldr	r3, [pc, #256]	@ (80057dc <xTaskIncrementTick+0x154>)
 80056da:	681b      	ldr	r3, [r3, #0]
 80056dc:	4a3e      	ldr	r2, [pc, #248]	@ (80057d8 <xTaskIncrementTick+0x150>)
 80056de:	6013      	str	r3, [r2, #0]
 80056e0:	4a3e      	ldr	r2, [pc, #248]	@ (80057dc <xTaskIncrementTick+0x154>)
 80056e2:	68fb      	ldr	r3, [r7, #12]
 80056e4:	6013      	str	r3, [r2, #0]
 80056e6:	4b3e      	ldr	r3, [pc, #248]	@ (80057e0 <xTaskIncrementTick+0x158>)
 80056e8:	681b      	ldr	r3, [r3, #0]
 80056ea:	3301      	adds	r3, #1
 80056ec:	4a3c      	ldr	r2, [pc, #240]	@ (80057e0 <xTaskIncrementTick+0x158>)
 80056ee:	6013      	str	r3, [r2, #0]
 80056f0:	f000 fad4 	bl	8005c9c <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 80056f4:	4b3b      	ldr	r3, [pc, #236]	@ (80057e4 <xTaskIncrementTick+0x15c>)
 80056f6:	681b      	ldr	r3, [r3, #0]
 80056f8:	693a      	ldr	r2, [r7, #16]
 80056fa:	429a      	cmp	r2, r3
 80056fc:	d349      	bcc.n	8005792 <xTaskIncrementTick+0x10a>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80056fe:	4b36      	ldr	r3, [pc, #216]	@ (80057d8 <xTaskIncrementTick+0x150>)
 8005700:	681b      	ldr	r3, [r3, #0]
 8005702:	681b      	ldr	r3, [r3, #0]
 8005704:	2b00      	cmp	r3, #0
 8005706:	d104      	bne.n	8005712 <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8005708:	4b36      	ldr	r3, [pc, #216]	@ (80057e4 <xTaskIncrementTick+0x15c>)
 800570a:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800570e:	601a      	str	r2, [r3, #0]
					break;
 8005710:	e03f      	b.n	8005792 <xTaskIncrementTick+0x10a>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8005712:	4b31      	ldr	r3, [pc, #196]	@ (80057d8 <xTaskIncrementTick+0x150>)
 8005714:	681b      	ldr	r3, [r3, #0]
 8005716:	68db      	ldr	r3, [r3, #12]
 8005718:	68db      	ldr	r3, [r3, #12]
 800571a:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 800571c:	68bb      	ldr	r3, [r7, #8]
 800571e:	685b      	ldr	r3, [r3, #4]
 8005720:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8005722:	693a      	ldr	r2, [r7, #16]
 8005724:	687b      	ldr	r3, [r7, #4]
 8005726:	429a      	cmp	r2, r3
 8005728:	d203      	bcs.n	8005732 <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 800572a:	4a2e      	ldr	r2, [pc, #184]	@ (80057e4 <xTaskIncrementTick+0x15c>)
 800572c:	687b      	ldr	r3, [r7, #4]
 800572e:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8005730:	e02f      	b.n	8005792 <xTaskIncrementTick+0x10a>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8005732:	68bb      	ldr	r3, [r7, #8]
 8005734:	3304      	adds	r3, #4
 8005736:	4618      	mov	r0, r3
 8005738:	f7fe ff82 	bl	8004640 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 800573c:	68bb      	ldr	r3, [r7, #8]
 800573e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005740:	2b00      	cmp	r3, #0
 8005742:	d004      	beq.n	800574e <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8005744:	68bb      	ldr	r3, [r7, #8]
 8005746:	3318      	adds	r3, #24
 8005748:	4618      	mov	r0, r3
 800574a:	f7fe ff79 	bl	8004640 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 800574e:	68bb      	ldr	r3, [r7, #8]
 8005750:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005752:	4b25      	ldr	r3, [pc, #148]	@ (80057e8 <xTaskIncrementTick+0x160>)
 8005754:	681b      	ldr	r3, [r3, #0]
 8005756:	429a      	cmp	r2, r3
 8005758:	d903      	bls.n	8005762 <xTaskIncrementTick+0xda>
 800575a:	68bb      	ldr	r3, [r7, #8]
 800575c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800575e:	4a22      	ldr	r2, [pc, #136]	@ (80057e8 <xTaskIncrementTick+0x160>)
 8005760:	6013      	str	r3, [r2, #0]
 8005762:	68bb      	ldr	r3, [r7, #8]
 8005764:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005766:	4613      	mov	r3, r2
 8005768:	009b      	lsls	r3, r3, #2
 800576a:	4413      	add	r3, r2
 800576c:	009b      	lsls	r3, r3, #2
 800576e:	4a1f      	ldr	r2, [pc, #124]	@ (80057ec <xTaskIncrementTick+0x164>)
 8005770:	441a      	add	r2, r3
 8005772:	68bb      	ldr	r3, [r7, #8]
 8005774:	3304      	adds	r3, #4
 8005776:	4619      	mov	r1, r3
 8005778:	4610      	mov	r0, r2
 800577a:	f7fe ff04 	bl	8004586 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800577e:	68bb      	ldr	r3, [r7, #8]
 8005780:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005782:	4b1b      	ldr	r3, [pc, #108]	@ (80057f0 <xTaskIncrementTick+0x168>)
 8005784:	681b      	ldr	r3, [r3, #0]
 8005786:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005788:	429a      	cmp	r2, r3
 800578a:	d3b8      	bcc.n	80056fe <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 800578c:	2301      	movs	r3, #1
 800578e:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8005790:	e7b5      	b.n	80056fe <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8005792:	4b17      	ldr	r3, [pc, #92]	@ (80057f0 <xTaskIncrementTick+0x168>)
 8005794:	681b      	ldr	r3, [r3, #0]
 8005796:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005798:	4914      	ldr	r1, [pc, #80]	@ (80057ec <xTaskIncrementTick+0x164>)
 800579a:	4613      	mov	r3, r2
 800579c:	009b      	lsls	r3, r3, #2
 800579e:	4413      	add	r3, r2
 80057a0:	009b      	lsls	r3, r3, #2
 80057a2:	440b      	add	r3, r1
 80057a4:	681b      	ldr	r3, [r3, #0]
 80057a6:	2b01      	cmp	r3, #1
 80057a8:	d901      	bls.n	80057ae <xTaskIncrementTick+0x126>
			{
				xSwitchRequired = pdTRUE;
 80057aa:	2301      	movs	r3, #1
 80057ac:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 80057ae:	4b11      	ldr	r3, [pc, #68]	@ (80057f4 <xTaskIncrementTick+0x16c>)
 80057b0:	681b      	ldr	r3, [r3, #0]
 80057b2:	2b00      	cmp	r3, #0
 80057b4:	d007      	beq.n	80057c6 <xTaskIncrementTick+0x13e>
			{
				xSwitchRequired = pdTRUE;
 80057b6:	2301      	movs	r3, #1
 80057b8:	617b      	str	r3, [r7, #20]
 80057ba:	e004      	b.n	80057c6 <xTaskIncrementTick+0x13e>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 80057bc:	4b0e      	ldr	r3, [pc, #56]	@ (80057f8 <xTaskIncrementTick+0x170>)
 80057be:	681b      	ldr	r3, [r3, #0]
 80057c0:	3301      	adds	r3, #1
 80057c2:	4a0d      	ldr	r2, [pc, #52]	@ (80057f8 <xTaskIncrementTick+0x170>)
 80057c4:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 80057c6:	697b      	ldr	r3, [r7, #20]
}
 80057c8:	4618      	mov	r0, r3
 80057ca:	3718      	adds	r7, #24
 80057cc:	46bd      	mov	sp, r7
 80057ce:	bd80      	pop	{r7, pc}
 80057d0:	200012f8 	.word	0x200012f8
 80057d4:	200012d4 	.word	0x200012d4
 80057d8:	20001288 	.word	0x20001288
 80057dc:	2000128c 	.word	0x2000128c
 80057e0:	200012e8 	.word	0x200012e8
 80057e4:	200012f0 	.word	0x200012f0
 80057e8:	200012d8 	.word	0x200012d8
 80057ec:	20000e00 	.word	0x20000e00
 80057f0:	20000dfc 	.word	0x20000dfc
 80057f4:	200012e4 	.word	0x200012e4
 80057f8:	200012e0 	.word	0x200012e0

080057fc <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 80057fc:	b480      	push	{r7}
 80057fe:	b085      	sub	sp, #20
 8005800:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8005802:	4b28      	ldr	r3, [pc, #160]	@ (80058a4 <vTaskSwitchContext+0xa8>)
 8005804:	681b      	ldr	r3, [r3, #0]
 8005806:	2b00      	cmp	r3, #0
 8005808:	d003      	beq.n	8005812 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 800580a:	4b27      	ldr	r3, [pc, #156]	@ (80058a8 <vTaskSwitchContext+0xac>)
 800580c:	2201      	movs	r2, #1
 800580e:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8005810:	e042      	b.n	8005898 <vTaskSwitchContext+0x9c>
		xYieldPending = pdFALSE;
 8005812:	4b25      	ldr	r3, [pc, #148]	@ (80058a8 <vTaskSwitchContext+0xac>)
 8005814:	2200      	movs	r2, #0
 8005816:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8005818:	4b24      	ldr	r3, [pc, #144]	@ (80058ac <vTaskSwitchContext+0xb0>)
 800581a:	681b      	ldr	r3, [r3, #0]
 800581c:	60fb      	str	r3, [r7, #12]
 800581e:	e011      	b.n	8005844 <vTaskSwitchContext+0x48>
 8005820:	68fb      	ldr	r3, [r7, #12]
 8005822:	2b00      	cmp	r3, #0
 8005824:	d10b      	bne.n	800583e <vTaskSwitchContext+0x42>
	__asm volatile
 8005826:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800582a:	f383 8811 	msr	BASEPRI, r3
 800582e:	f3bf 8f6f 	isb	sy
 8005832:	f3bf 8f4f 	dsb	sy
 8005836:	607b      	str	r3, [r7, #4]
}
 8005838:	bf00      	nop
 800583a:	bf00      	nop
 800583c:	e7fd      	b.n	800583a <vTaskSwitchContext+0x3e>
 800583e:	68fb      	ldr	r3, [r7, #12]
 8005840:	3b01      	subs	r3, #1
 8005842:	60fb      	str	r3, [r7, #12]
 8005844:	491a      	ldr	r1, [pc, #104]	@ (80058b0 <vTaskSwitchContext+0xb4>)
 8005846:	68fa      	ldr	r2, [r7, #12]
 8005848:	4613      	mov	r3, r2
 800584a:	009b      	lsls	r3, r3, #2
 800584c:	4413      	add	r3, r2
 800584e:	009b      	lsls	r3, r3, #2
 8005850:	440b      	add	r3, r1
 8005852:	681b      	ldr	r3, [r3, #0]
 8005854:	2b00      	cmp	r3, #0
 8005856:	d0e3      	beq.n	8005820 <vTaskSwitchContext+0x24>
 8005858:	68fa      	ldr	r2, [r7, #12]
 800585a:	4613      	mov	r3, r2
 800585c:	009b      	lsls	r3, r3, #2
 800585e:	4413      	add	r3, r2
 8005860:	009b      	lsls	r3, r3, #2
 8005862:	4a13      	ldr	r2, [pc, #76]	@ (80058b0 <vTaskSwitchContext+0xb4>)
 8005864:	4413      	add	r3, r2
 8005866:	60bb      	str	r3, [r7, #8]
 8005868:	68bb      	ldr	r3, [r7, #8]
 800586a:	685b      	ldr	r3, [r3, #4]
 800586c:	685a      	ldr	r2, [r3, #4]
 800586e:	68bb      	ldr	r3, [r7, #8]
 8005870:	605a      	str	r2, [r3, #4]
 8005872:	68bb      	ldr	r3, [r7, #8]
 8005874:	685a      	ldr	r2, [r3, #4]
 8005876:	68bb      	ldr	r3, [r7, #8]
 8005878:	3308      	adds	r3, #8
 800587a:	429a      	cmp	r2, r3
 800587c:	d104      	bne.n	8005888 <vTaskSwitchContext+0x8c>
 800587e:	68bb      	ldr	r3, [r7, #8]
 8005880:	685b      	ldr	r3, [r3, #4]
 8005882:	685a      	ldr	r2, [r3, #4]
 8005884:	68bb      	ldr	r3, [r7, #8]
 8005886:	605a      	str	r2, [r3, #4]
 8005888:	68bb      	ldr	r3, [r7, #8]
 800588a:	685b      	ldr	r3, [r3, #4]
 800588c:	68db      	ldr	r3, [r3, #12]
 800588e:	4a09      	ldr	r2, [pc, #36]	@ (80058b4 <vTaskSwitchContext+0xb8>)
 8005890:	6013      	str	r3, [r2, #0]
 8005892:	4a06      	ldr	r2, [pc, #24]	@ (80058ac <vTaskSwitchContext+0xb0>)
 8005894:	68fb      	ldr	r3, [r7, #12]
 8005896:	6013      	str	r3, [r2, #0]
}
 8005898:	bf00      	nop
 800589a:	3714      	adds	r7, #20
 800589c:	46bd      	mov	sp, r7
 800589e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058a2:	4770      	bx	lr
 80058a4:	200012f8 	.word	0x200012f8
 80058a8:	200012e4 	.word	0x200012e4
 80058ac:	200012d8 	.word	0x200012d8
 80058b0:	20000e00 	.word	0x20000e00
 80058b4:	20000dfc 	.word	0x20000dfc

080058b8 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 80058b8:	b580      	push	{r7, lr}
 80058ba:	b084      	sub	sp, #16
 80058bc:	af00      	add	r7, sp, #0
 80058be:	6078      	str	r0, [r7, #4]
 80058c0:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 80058c2:	687b      	ldr	r3, [r7, #4]
 80058c4:	2b00      	cmp	r3, #0
 80058c6:	d10b      	bne.n	80058e0 <vTaskPlaceOnEventList+0x28>
	__asm volatile
 80058c8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80058cc:	f383 8811 	msr	BASEPRI, r3
 80058d0:	f3bf 8f6f 	isb	sy
 80058d4:	f3bf 8f4f 	dsb	sy
 80058d8:	60fb      	str	r3, [r7, #12]
}
 80058da:	bf00      	nop
 80058dc:	bf00      	nop
 80058de:	e7fd      	b.n	80058dc <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 80058e0:	4b07      	ldr	r3, [pc, #28]	@ (8005900 <vTaskPlaceOnEventList+0x48>)
 80058e2:	681b      	ldr	r3, [r3, #0]
 80058e4:	3318      	adds	r3, #24
 80058e6:	4619      	mov	r1, r3
 80058e8:	6878      	ldr	r0, [r7, #4]
 80058ea:	f7fe fe70 	bl	80045ce <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 80058ee:	2101      	movs	r1, #1
 80058f0:	6838      	ldr	r0, [r7, #0]
 80058f2:	f000 fa81 	bl	8005df8 <prvAddCurrentTaskToDelayedList>
}
 80058f6:	bf00      	nop
 80058f8:	3710      	adds	r7, #16
 80058fa:	46bd      	mov	sp, r7
 80058fc:	bd80      	pop	{r7, pc}
 80058fe:	bf00      	nop
 8005900:	20000dfc 	.word	0x20000dfc

08005904 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8005904:	b580      	push	{r7, lr}
 8005906:	b086      	sub	sp, #24
 8005908:	af00      	add	r7, sp, #0
 800590a:	60f8      	str	r0, [r7, #12]
 800590c:	60b9      	str	r1, [r7, #8]
 800590e:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 8005910:	68fb      	ldr	r3, [r7, #12]
 8005912:	2b00      	cmp	r3, #0
 8005914:	d10b      	bne.n	800592e <vTaskPlaceOnEventListRestricted+0x2a>
	__asm volatile
 8005916:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800591a:	f383 8811 	msr	BASEPRI, r3
 800591e:	f3bf 8f6f 	isb	sy
 8005922:	f3bf 8f4f 	dsb	sy
 8005926:	617b      	str	r3, [r7, #20]
}
 8005928:	bf00      	nop
 800592a:	bf00      	nop
 800592c:	e7fd      	b.n	800592a <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800592e:	4b0a      	ldr	r3, [pc, #40]	@ (8005958 <vTaskPlaceOnEventListRestricted+0x54>)
 8005930:	681b      	ldr	r3, [r3, #0]
 8005932:	3318      	adds	r3, #24
 8005934:	4619      	mov	r1, r3
 8005936:	68f8      	ldr	r0, [r7, #12]
 8005938:	f7fe fe25 	bl	8004586 <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 800593c:	687b      	ldr	r3, [r7, #4]
 800593e:	2b00      	cmp	r3, #0
 8005940:	d002      	beq.n	8005948 <vTaskPlaceOnEventListRestricted+0x44>
		{
			xTicksToWait = portMAX_DELAY;
 8005942:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8005946:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 8005948:	6879      	ldr	r1, [r7, #4]
 800594a:	68b8      	ldr	r0, [r7, #8]
 800594c:	f000 fa54 	bl	8005df8 <prvAddCurrentTaskToDelayedList>
	}
 8005950:	bf00      	nop
 8005952:	3718      	adds	r7, #24
 8005954:	46bd      	mov	sp, r7
 8005956:	bd80      	pop	{r7, pc}
 8005958:	20000dfc 	.word	0x20000dfc

0800595c <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 800595c:	b580      	push	{r7, lr}
 800595e:	b086      	sub	sp, #24
 8005960:	af00      	add	r7, sp, #0
 8005962:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8005964:	687b      	ldr	r3, [r7, #4]
 8005966:	68db      	ldr	r3, [r3, #12]
 8005968:	68db      	ldr	r3, [r3, #12]
 800596a:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 800596c:	693b      	ldr	r3, [r7, #16]
 800596e:	2b00      	cmp	r3, #0
 8005970:	d10b      	bne.n	800598a <xTaskRemoveFromEventList+0x2e>
	__asm volatile
 8005972:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005976:	f383 8811 	msr	BASEPRI, r3
 800597a:	f3bf 8f6f 	isb	sy
 800597e:	f3bf 8f4f 	dsb	sy
 8005982:	60fb      	str	r3, [r7, #12]
}
 8005984:	bf00      	nop
 8005986:	bf00      	nop
 8005988:	e7fd      	b.n	8005986 <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 800598a:	693b      	ldr	r3, [r7, #16]
 800598c:	3318      	adds	r3, #24
 800598e:	4618      	mov	r0, r3
 8005990:	f7fe fe56 	bl	8004640 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8005994:	4b1d      	ldr	r3, [pc, #116]	@ (8005a0c <xTaskRemoveFromEventList+0xb0>)
 8005996:	681b      	ldr	r3, [r3, #0]
 8005998:	2b00      	cmp	r3, #0
 800599a:	d11d      	bne.n	80059d8 <xTaskRemoveFromEventList+0x7c>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 800599c:	693b      	ldr	r3, [r7, #16]
 800599e:	3304      	adds	r3, #4
 80059a0:	4618      	mov	r0, r3
 80059a2:	f7fe fe4d 	bl	8004640 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 80059a6:	693b      	ldr	r3, [r7, #16]
 80059a8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80059aa:	4b19      	ldr	r3, [pc, #100]	@ (8005a10 <xTaskRemoveFromEventList+0xb4>)
 80059ac:	681b      	ldr	r3, [r3, #0]
 80059ae:	429a      	cmp	r2, r3
 80059b0:	d903      	bls.n	80059ba <xTaskRemoveFromEventList+0x5e>
 80059b2:	693b      	ldr	r3, [r7, #16]
 80059b4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80059b6:	4a16      	ldr	r2, [pc, #88]	@ (8005a10 <xTaskRemoveFromEventList+0xb4>)
 80059b8:	6013      	str	r3, [r2, #0]
 80059ba:	693b      	ldr	r3, [r7, #16]
 80059bc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80059be:	4613      	mov	r3, r2
 80059c0:	009b      	lsls	r3, r3, #2
 80059c2:	4413      	add	r3, r2
 80059c4:	009b      	lsls	r3, r3, #2
 80059c6:	4a13      	ldr	r2, [pc, #76]	@ (8005a14 <xTaskRemoveFromEventList+0xb8>)
 80059c8:	441a      	add	r2, r3
 80059ca:	693b      	ldr	r3, [r7, #16]
 80059cc:	3304      	adds	r3, #4
 80059ce:	4619      	mov	r1, r3
 80059d0:	4610      	mov	r0, r2
 80059d2:	f7fe fdd8 	bl	8004586 <vListInsertEnd>
 80059d6:	e005      	b.n	80059e4 <xTaskRemoveFromEventList+0x88>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 80059d8:	693b      	ldr	r3, [r7, #16]
 80059da:	3318      	adds	r3, #24
 80059dc:	4619      	mov	r1, r3
 80059de:	480e      	ldr	r0, [pc, #56]	@ (8005a18 <xTaskRemoveFromEventList+0xbc>)
 80059e0:	f7fe fdd1 	bl	8004586 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 80059e4:	693b      	ldr	r3, [r7, #16]
 80059e6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80059e8:	4b0c      	ldr	r3, [pc, #48]	@ (8005a1c <xTaskRemoveFromEventList+0xc0>)
 80059ea:	681b      	ldr	r3, [r3, #0]
 80059ec:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80059ee:	429a      	cmp	r2, r3
 80059f0:	d905      	bls.n	80059fe <xTaskRemoveFromEventList+0xa2>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 80059f2:	2301      	movs	r3, #1
 80059f4:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 80059f6:	4b0a      	ldr	r3, [pc, #40]	@ (8005a20 <xTaskRemoveFromEventList+0xc4>)
 80059f8:	2201      	movs	r2, #1
 80059fa:	601a      	str	r2, [r3, #0]
 80059fc:	e001      	b.n	8005a02 <xTaskRemoveFromEventList+0xa6>
	}
	else
	{
		xReturn = pdFALSE;
 80059fe:	2300      	movs	r3, #0
 8005a00:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 8005a02:	697b      	ldr	r3, [r7, #20]
}
 8005a04:	4618      	mov	r0, r3
 8005a06:	3718      	adds	r7, #24
 8005a08:	46bd      	mov	sp, r7
 8005a0a:	bd80      	pop	{r7, pc}
 8005a0c:	200012f8 	.word	0x200012f8
 8005a10:	200012d8 	.word	0x200012d8
 8005a14:	20000e00 	.word	0x20000e00
 8005a18:	20001290 	.word	0x20001290
 8005a1c:	20000dfc 	.word	0x20000dfc
 8005a20:	200012e4 	.word	0x200012e4

08005a24 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8005a24:	b480      	push	{r7}
 8005a26:	b083      	sub	sp, #12
 8005a28:	af00      	add	r7, sp, #0
 8005a2a:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8005a2c:	4b06      	ldr	r3, [pc, #24]	@ (8005a48 <vTaskInternalSetTimeOutState+0x24>)
 8005a2e:	681a      	ldr	r2, [r3, #0]
 8005a30:	687b      	ldr	r3, [r7, #4]
 8005a32:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8005a34:	4b05      	ldr	r3, [pc, #20]	@ (8005a4c <vTaskInternalSetTimeOutState+0x28>)
 8005a36:	681a      	ldr	r2, [r3, #0]
 8005a38:	687b      	ldr	r3, [r7, #4]
 8005a3a:	605a      	str	r2, [r3, #4]
}
 8005a3c:	bf00      	nop
 8005a3e:	370c      	adds	r7, #12
 8005a40:	46bd      	mov	sp, r7
 8005a42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a46:	4770      	bx	lr
 8005a48:	200012e8 	.word	0x200012e8
 8005a4c:	200012d4 	.word	0x200012d4

08005a50 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8005a50:	b580      	push	{r7, lr}
 8005a52:	b088      	sub	sp, #32
 8005a54:	af00      	add	r7, sp, #0
 8005a56:	6078      	str	r0, [r7, #4]
 8005a58:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 8005a5a:	687b      	ldr	r3, [r7, #4]
 8005a5c:	2b00      	cmp	r3, #0
 8005a5e:	d10b      	bne.n	8005a78 <xTaskCheckForTimeOut+0x28>
	__asm volatile
 8005a60:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005a64:	f383 8811 	msr	BASEPRI, r3
 8005a68:	f3bf 8f6f 	isb	sy
 8005a6c:	f3bf 8f4f 	dsb	sy
 8005a70:	613b      	str	r3, [r7, #16]
}
 8005a72:	bf00      	nop
 8005a74:	bf00      	nop
 8005a76:	e7fd      	b.n	8005a74 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 8005a78:	683b      	ldr	r3, [r7, #0]
 8005a7a:	2b00      	cmp	r3, #0
 8005a7c:	d10b      	bne.n	8005a96 <xTaskCheckForTimeOut+0x46>
	__asm volatile
 8005a7e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005a82:	f383 8811 	msr	BASEPRI, r3
 8005a86:	f3bf 8f6f 	isb	sy
 8005a8a:	f3bf 8f4f 	dsb	sy
 8005a8e:	60fb      	str	r3, [r7, #12]
}
 8005a90:	bf00      	nop
 8005a92:	bf00      	nop
 8005a94:	e7fd      	b.n	8005a92 <xTaskCheckForTimeOut+0x42>

	taskENTER_CRITICAL();
 8005a96:	f000 fe8f 	bl	80067b8 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 8005a9a:	4b1d      	ldr	r3, [pc, #116]	@ (8005b10 <xTaskCheckForTimeOut+0xc0>)
 8005a9c:	681b      	ldr	r3, [r3, #0]
 8005a9e:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8005aa0:	687b      	ldr	r3, [r7, #4]
 8005aa2:	685b      	ldr	r3, [r3, #4]
 8005aa4:	69ba      	ldr	r2, [r7, #24]
 8005aa6:	1ad3      	subs	r3, r2, r3
 8005aa8:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 8005aaa:	683b      	ldr	r3, [r7, #0]
 8005aac:	681b      	ldr	r3, [r3, #0]
 8005aae:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8005ab2:	d102      	bne.n	8005aba <xTaskCheckForTimeOut+0x6a>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8005ab4:	2300      	movs	r3, #0
 8005ab6:	61fb      	str	r3, [r7, #28]
 8005ab8:	e023      	b.n	8005b02 <xTaskCheckForTimeOut+0xb2>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8005aba:	687b      	ldr	r3, [r7, #4]
 8005abc:	681a      	ldr	r2, [r3, #0]
 8005abe:	4b15      	ldr	r3, [pc, #84]	@ (8005b14 <xTaskCheckForTimeOut+0xc4>)
 8005ac0:	681b      	ldr	r3, [r3, #0]
 8005ac2:	429a      	cmp	r2, r3
 8005ac4:	d007      	beq.n	8005ad6 <xTaskCheckForTimeOut+0x86>
 8005ac6:	687b      	ldr	r3, [r7, #4]
 8005ac8:	685b      	ldr	r3, [r3, #4]
 8005aca:	69ba      	ldr	r2, [r7, #24]
 8005acc:	429a      	cmp	r2, r3
 8005ace:	d302      	bcc.n	8005ad6 <xTaskCheckForTimeOut+0x86>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8005ad0:	2301      	movs	r3, #1
 8005ad2:	61fb      	str	r3, [r7, #28]
 8005ad4:	e015      	b.n	8005b02 <xTaskCheckForTimeOut+0xb2>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8005ad6:	683b      	ldr	r3, [r7, #0]
 8005ad8:	681b      	ldr	r3, [r3, #0]
 8005ada:	697a      	ldr	r2, [r7, #20]
 8005adc:	429a      	cmp	r2, r3
 8005ade:	d20b      	bcs.n	8005af8 <xTaskCheckForTimeOut+0xa8>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 8005ae0:	683b      	ldr	r3, [r7, #0]
 8005ae2:	681a      	ldr	r2, [r3, #0]
 8005ae4:	697b      	ldr	r3, [r7, #20]
 8005ae6:	1ad2      	subs	r2, r2, r3
 8005ae8:	683b      	ldr	r3, [r7, #0]
 8005aea:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8005aec:	6878      	ldr	r0, [r7, #4]
 8005aee:	f7ff ff99 	bl	8005a24 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 8005af2:	2300      	movs	r3, #0
 8005af4:	61fb      	str	r3, [r7, #28]
 8005af6:	e004      	b.n	8005b02 <xTaskCheckForTimeOut+0xb2>
		}
		else
		{
			*pxTicksToWait = 0;
 8005af8:	683b      	ldr	r3, [r7, #0]
 8005afa:	2200      	movs	r2, #0
 8005afc:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 8005afe:	2301      	movs	r3, #1
 8005b00:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 8005b02:	f000 fe8b 	bl	800681c <vPortExitCritical>

	return xReturn;
 8005b06:	69fb      	ldr	r3, [r7, #28]
}
 8005b08:	4618      	mov	r0, r3
 8005b0a:	3720      	adds	r7, #32
 8005b0c:	46bd      	mov	sp, r7
 8005b0e:	bd80      	pop	{r7, pc}
 8005b10:	200012d4 	.word	0x200012d4
 8005b14:	200012e8 	.word	0x200012e8

08005b18 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8005b18:	b480      	push	{r7}
 8005b1a:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8005b1c:	4b03      	ldr	r3, [pc, #12]	@ (8005b2c <vTaskMissedYield+0x14>)
 8005b1e:	2201      	movs	r2, #1
 8005b20:	601a      	str	r2, [r3, #0]
}
 8005b22:	bf00      	nop
 8005b24:	46bd      	mov	sp, r7
 8005b26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b2a:	4770      	bx	lr
 8005b2c:	200012e4 	.word	0x200012e4

08005b30 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8005b30:	b580      	push	{r7, lr}
 8005b32:	b082      	sub	sp, #8
 8005b34:	af00      	add	r7, sp, #0
 8005b36:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8005b38:	f000 f852 	bl	8005be0 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8005b3c:	4b06      	ldr	r3, [pc, #24]	@ (8005b58 <prvIdleTask+0x28>)
 8005b3e:	681b      	ldr	r3, [r3, #0]
 8005b40:	2b01      	cmp	r3, #1
 8005b42:	d9f9      	bls.n	8005b38 <prvIdleTask+0x8>
			{
				taskYIELD();
 8005b44:	4b05      	ldr	r3, [pc, #20]	@ (8005b5c <prvIdleTask+0x2c>)
 8005b46:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005b4a:	601a      	str	r2, [r3, #0]
 8005b4c:	f3bf 8f4f 	dsb	sy
 8005b50:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8005b54:	e7f0      	b.n	8005b38 <prvIdleTask+0x8>
 8005b56:	bf00      	nop
 8005b58:	20000e00 	.word	0x20000e00
 8005b5c:	e000ed04 	.word	0xe000ed04

08005b60 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8005b60:	b580      	push	{r7, lr}
 8005b62:	b082      	sub	sp, #8
 8005b64:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8005b66:	2300      	movs	r3, #0
 8005b68:	607b      	str	r3, [r7, #4]
 8005b6a:	e00c      	b.n	8005b86 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8005b6c:	687a      	ldr	r2, [r7, #4]
 8005b6e:	4613      	mov	r3, r2
 8005b70:	009b      	lsls	r3, r3, #2
 8005b72:	4413      	add	r3, r2
 8005b74:	009b      	lsls	r3, r3, #2
 8005b76:	4a12      	ldr	r2, [pc, #72]	@ (8005bc0 <prvInitialiseTaskLists+0x60>)
 8005b78:	4413      	add	r3, r2
 8005b7a:	4618      	mov	r0, r3
 8005b7c:	f7fe fcd6 	bl	800452c <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8005b80:	687b      	ldr	r3, [r7, #4]
 8005b82:	3301      	adds	r3, #1
 8005b84:	607b      	str	r3, [r7, #4]
 8005b86:	687b      	ldr	r3, [r7, #4]
 8005b88:	2b37      	cmp	r3, #55	@ 0x37
 8005b8a:	d9ef      	bls.n	8005b6c <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8005b8c:	480d      	ldr	r0, [pc, #52]	@ (8005bc4 <prvInitialiseTaskLists+0x64>)
 8005b8e:	f7fe fccd 	bl	800452c <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8005b92:	480d      	ldr	r0, [pc, #52]	@ (8005bc8 <prvInitialiseTaskLists+0x68>)
 8005b94:	f7fe fcca 	bl	800452c <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8005b98:	480c      	ldr	r0, [pc, #48]	@ (8005bcc <prvInitialiseTaskLists+0x6c>)
 8005b9a:	f7fe fcc7 	bl	800452c <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8005b9e:	480c      	ldr	r0, [pc, #48]	@ (8005bd0 <prvInitialiseTaskLists+0x70>)
 8005ba0:	f7fe fcc4 	bl	800452c <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8005ba4:	480b      	ldr	r0, [pc, #44]	@ (8005bd4 <prvInitialiseTaskLists+0x74>)
 8005ba6:	f7fe fcc1 	bl	800452c <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8005baa:	4b0b      	ldr	r3, [pc, #44]	@ (8005bd8 <prvInitialiseTaskLists+0x78>)
 8005bac:	4a05      	ldr	r2, [pc, #20]	@ (8005bc4 <prvInitialiseTaskLists+0x64>)
 8005bae:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8005bb0:	4b0a      	ldr	r3, [pc, #40]	@ (8005bdc <prvInitialiseTaskLists+0x7c>)
 8005bb2:	4a05      	ldr	r2, [pc, #20]	@ (8005bc8 <prvInitialiseTaskLists+0x68>)
 8005bb4:	601a      	str	r2, [r3, #0]
}
 8005bb6:	bf00      	nop
 8005bb8:	3708      	adds	r7, #8
 8005bba:	46bd      	mov	sp, r7
 8005bbc:	bd80      	pop	{r7, pc}
 8005bbe:	bf00      	nop
 8005bc0:	20000e00 	.word	0x20000e00
 8005bc4:	20001260 	.word	0x20001260
 8005bc8:	20001274 	.word	0x20001274
 8005bcc:	20001290 	.word	0x20001290
 8005bd0:	200012a4 	.word	0x200012a4
 8005bd4:	200012bc 	.word	0x200012bc
 8005bd8:	20001288 	.word	0x20001288
 8005bdc:	2000128c 	.word	0x2000128c

08005be0 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8005be0:	b580      	push	{r7, lr}
 8005be2:	b082      	sub	sp, #8
 8005be4:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8005be6:	e019      	b.n	8005c1c <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8005be8:	f000 fde6 	bl	80067b8 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8005bec:	4b10      	ldr	r3, [pc, #64]	@ (8005c30 <prvCheckTasksWaitingTermination+0x50>)
 8005bee:	68db      	ldr	r3, [r3, #12]
 8005bf0:	68db      	ldr	r3, [r3, #12]
 8005bf2:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8005bf4:	687b      	ldr	r3, [r7, #4]
 8005bf6:	3304      	adds	r3, #4
 8005bf8:	4618      	mov	r0, r3
 8005bfa:	f7fe fd21 	bl	8004640 <uxListRemove>
				--uxCurrentNumberOfTasks;
 8005bfe:	4b0d      	ldr	r3, [pc, #52]	@ (8005c34 <prvCheckTasksWaitingTermination+0x54>)
 8005c00:	681b      	ldr	r3, [r3, #0]
 8005c02:	3b01      	subs	r3, #1
 8005c04:	4a0b      	ldr	r2, [pc, #44]	@ (8005c34 <prvCheckTasksWaitingTermination+0x54>)
 8005c06:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8005c08:	4b0b      	ldr	r3, [pc, #44]	@ (8005c38 <prvCheckTasksWaitingTermination+0x58>)
 8005c0a:	681b      	ldr	r3, [r3, #0]
 8005c0c:	3b01      	subs	r3, #1
 8005c0e:	4a0a      	ldr	r2, [pc, #40]	@ (8005c38 <prvCheckTasksWaitingTermination+0x58>)
 8005c10:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 8005c12:	f000 fe03 	bl	800681c <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 8005c16:	6878      	ldr	r0, [r7, #4]
 8005c18:	f000 f810 	bl	8005c3c <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8005c1c:	4b06      	ldr	r3, [pc, #24]	@ (8005c38 <prvCheckTasksWaitingTermination+0x58>)
 8005c1e:	681b      	ldr	r3, [r3, #0]
 8005c20:	2b00      	cmp	r3, #0
 8005c22:	d1e1      	bne.n	8005be8 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8005c24:	bf00      	nop
 8005c26:	bf00      	nop
 8005c28:	3708      	adds	r7, #8
 8005c2a:	46bd      	mov	sp, r7
 8005c2c:	bd80      	pop	{r7, pc}
 8005c2e:	bf00      	nop
 8005c30:	200012a4 	.word	0x200012a4
 8005c34:	200012d0 	.word	0x200012d0
 8005c38:	200012b8 	.word	0x200012b8

08005c3c <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8005c3c:	b580      	push	{r7, lr}
 8005c3e:	b084      	sub	sp, #16
 8005c40:	af00      	add	r7, sp, #0
 8005c42:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8005c44:	687b      	ldr	r3, [r7, #4]
 8005c46:	f893 3059 	ldrb.w	r3, [r3, #89]	@ 0x59
 8005c4a:	2b00      	cmp	r3, #0
 8005c4c:	d108      	bne.n	8005c60 <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8005c4e:	687b      	ldr	r3, [r7, #4]
 8005c50:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005c52:	4618      	mov	r0, r3
 8005c54:	f000 ffa0 	bl	8006b98 <vPortFree>
				vPortFree( pxTCB );
 8005c58:	6878      	ldr	r0, [r7, #4]
 8005c5a:	f000 ff9d 	bl	8006b98 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8005c5e:	e019      	b.n	8005c94 <prvDeleteTCB+0x58>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8005c60:	687b      	ldr	r3, [r7, #4]
 8005c62:	f893 3059 	ldrb.w	r3, [r3, #89]	@ 0x59
 8005c66:	2b01      	cmp	r3, #1
 8005c68:	d103      	bne.n	8005c72 <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 8005c6a:	6878      	ldr	r0, [r7, #4]
 8005c6c:	f000 ff94 	bl	8006b98 <vPortFree>
	}
 8005c70:	e010      	b.n	8005c94 <prvDeleteTCB+0x58>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8005c72:	687b      	ldr	r3, [r7, #4]
 8005c74:	f893 3059 	ldrb.w	r3, [r3, #89]	@ 0x59
 8005c78:	2b02      	cmp	r3, #2
 8005c7a:	d00b      	beq.n	8005c94 <prvDeleteTCB+0x58>
	__asm volatile
 8005c7c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005c80:	f383 8811 	msr	BASEPRI, r3
 8005c84:	f3bf 8f6f 	isb	sy
 8005c88:	f3bf 8f4f 	dsb	sy
 8005c8c:	60fb      	str	r3, [r7, #12]
}
 8005c8e:	bf00      	nop
 8005c90:	bf00      	nop
 8005c92:	e7fd      	b.n	8005c90 <prvDeleteTCB+0x54>
	}
 8005c94:	bf00      	nop
 8005c96:	3710      	adds	r7, #16
 8005c98:	46bd      	mov	sp, r7
 8005c9a:	bd80      	pop	{r7, pc}

08005c9c <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8005c9c:	b480      	push	{r7}
 8005c9e:	b083      	sub	sp, #12
 8005ca0:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8005ca2:	4b0c      	ldr	r3, [pc, #48]	@ (8005cd4 <prvResetNextTaskUnblockTime+0x38>)
 8005ca4:	681b      	ldr	r3, [r3, #0]
 8005ca6:	681b      	ldr	r3, [r3, #0]
 8005ca8:	2b00      	cmp	r3, #0
 8005caa:	d104      	bne.n	8005cb6 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8005cac:	4b0a      	ldr	r3, [pc, #40]	@ (8005cd8 <prvResetNextTaskUnblockTime+0x3c>)
 8005cae:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8005cb2:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8005cb4:	e008      	b.n	8005cc8 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8005cb6:	4b07      	ldr	r3, [pc, #28]	@ (8005cd4 <prvResetNextTaskUnblockTime+0x38>)
 8005cb8:	681b      	ldr	r3, [r3, #0]
 8005cba:	68db      	ldr	r3, [r3, #12]
 8005cbc:	68db      	ldr	r3, [r3, #12]
 8005cbe:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8005cc0:	687b      	ldr	r3, [r7, #4]
 8005cc2:	685b      	ldr	r3, [r3, #4]
 8005cc4:	4a04      	ldr	r2, [pc, #16]	@ (8005cd8 <prvResetNextTaskUnblockTime+0x3c>)
 8005cc6:	6013      	str	r3, [r2, #0]
}
 8005cc8:	bf00      	nop
 8005cca:	370c      	adds	r7, #12
 8005ccc:	46bd      	mov	sp, r7
 8005cce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005cd2:	4770      	bx	lr
 8005cd4:	20001288 	.word	0x20001288
 8005cd8:	200012f0 	.word	0x200012f0

08005cdc <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8005cdc:	b480      	push	{r7}
 8005cde:	b083      	sub	sp, #12
 8005ce0:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 8005ce2:	4b0b      	ldr	r3, [pc, #44]	@ (8005d10 <xTaskGetSchedulerState+0x34>)
 8005ce4:	681b      	ldr	r3, [r3, #0]
 8005ce6:	2b00      	cmp	r3, #0
 8005ce8:	d102      	bne.n	8005cf0 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 8005cea:	2301      	movs	r3, #1
 8005cec:	607b      	str	r3, [r7, #4]
 8005cee:	e008      	b.n	8005d02 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8005cf0:	4b08      	ldr	r3, [pc, #32]	@ (8005d14 <xTaskGetSchedulerState+0x38>)
 8005cf2:	681b      	ldr	r3, [r3, #0]
 8005cf4:	2b00      	cmp	r3, #0
 8005cf6:	d102      	bne.n	8005cfe <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8005cf8:	2302      	movs	r3, #2
 8005cfa:	607b      	str	r3, [r7, #4]
 8005cfc:	e001      	b.n	8005d02 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 8005cfe:	2300      	movs	r3, #0
 8005d00:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 8005d02:	687b      	ldr	r3, [r7, #4]
	}
 8005d04:	4618      	mov	r0, r3
 8005d06:	370c      	adds	r7, #12
 8005d08:	46bd      	mov	sp, r7
 8005d0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d0e:	4770      	bx	lr
 8005d10:	200012dc 	.word	0x200012dc
 8005d14:	200012f8 	.word	0x200012f8

08005d18 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 8005d18:	b580      	push	{r7, lr}
 8005d1a:	b086      	sub	sp, #24
 8005d1c:	af00      	add	r7, sp, #0
 8005d1e:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 8005d20:	687b      	ldr	r3, [r7, #4]
 8005d22:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 8005d24:	2300      	movs	r3, #0
 8005d26:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8005d28:	687b      	ldr	r3, [r7, #4]
 8005d2a:	2b00      	cmp	r3, #0
 8005d2c:	d058      	beq.n	8005de0 <xTaskPriorityDisinherit+0xc8>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 8005d2e:	4b2f      	ldr	r3, [pc, #188]	@ (8005dec <xTaskPriorityDisinherit+0xd4>)
 8005d30:	681b      	ldr	r3, [r3, #0]
 8005d32:	693a      	ldr	r2, [r7, #16]
 8005d34:	429a      	cmp	r2, r3
 8005d36:	d00b      	beq.n	8005d50 <xTaskPriorityDisinherit+0x38>
	__asm volatile
 8005d38:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005d3c:	f383 8811 	msr	BASEPRI, r3
 8005d40:	f3bf 8f6f 	isb	sy
 8005d44:	f3bf 8f4f 	dsb	sy
 8005d48:	60fb      	str	r3, [r7, #12]
}
 8005d4a:	bf00      	nop
 8005d4c:	bf00      	nop
 8005d4e:	e7fd      	b.n	8005d4c <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 8005d50:	693b      	ldr	r3, [r7, #16]
 8005d52:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005d54:	2b00      	cmp	r3, #0
 8005d56:	d10b      	bne.n	8005d70 <xTaskPriorityDisinherit+0x58>
	__asm volatile
 8005d58:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005d5c:	f383 8811 	msr	BASEPRI, r3
 8005d60:	f3bf 8f6f 	isb	sy
 8005d64:	f3bf 8f4f 	dsb	sy
 8005d68:	60bb      	str	r3, [r7, #8]
}
 8005d6a:	bf00      	nop
 8005d6c:	bf00      	nop
 8005d6e:	e7fd      	b.n	8005d6c <xTaskPriorityDisinherit+0x54>
			( pxTCB->uxMutexesHeld )--;
 8005d70:	693b      	ldr	r3, [r7, #16]
 8005d72:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005d74:	1e5a      	subs	r2, r3, #1
 8005d76:	693b      	ldr	r3, [r7, #16]
 8005d78:	651a      	str	r2, [r3, #80]	@ 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8005d7a:	693b      	ldr	r3, [r7, #16]
 8005d7c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005d7e:	693b      	ldr	r3, [r7, #16]
 8005d80:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005d82:	429a      	cmp	r2, r3
 8005d84:	d02c      	beq.n	8005de0 <xTaskPriorityDisinherit+0xc8>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 8005d86:	693b      	ldr	r3, [r7, #16]
 8005d88:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005d8a:	2b00      	cmp	r3, #0
 8005d8c:	d128      	bne.n	8005de0 <xTaskPriorityDisinherit+0xc8>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8005d8e:	693b      	ldr	r3, [r7, #16]
 8005d90:	3304      	adds	r3, #4
 8005d92:	4618      	mov	r0, r3
 8005d94:	f7fe fc54 	bl	8004640 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8005d98:	693b      	ldr	r3, [r7, #16]
 8005d9a:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8005d9c:	693b      	ldr	r3, [r7, #16]
 8005d9e:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8005da0:	693b      	ldr	r3, [r7, #16]
 8005da2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005da4:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 8005da8:	693b      	ldr	r3, [r7, #16]
 8005daa:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 8005dac:	693b      	ldr	r3, [r7, #16]
 8005dae:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005db0:	4b0f      	ldr	r3, [pc, #60]	@ (8005df0 <xTaskPriorityDisinherit+0xd8>)
 8005db2:	681b      	ldr	r3, [r3, #0]
 8005db4:	429a      	cmp	r2, r3
 8005db6:	d903      	bls.n	8005dc0 <xTaskPriorityDisinherit+0xa8>
 8005db8:	693b      	ldr	r3, [r7, #16]
 8005dba:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005dbc:	4a0c      	ldr	r2, [pc, #48]	@ (8005df0 <xTaskPriorityDisinherit+0xd8>)
 8005dbe:	6013      	str	r3, [r2, #0]
 8005dc0:	693b      	ldr	r3, [r7, #16]
 8005dc2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005dc4:	4613      	mov	r3, r2
 8005dc6:	009b      	lsls	r3, r3, #2
 8005dc8:	4413      	add	r3, r2
 8005dca:	009b      	lsls	r3, r3, #2
 8005dcc:	4a09      	ldr	r2, [pc, #36]	@ (8005df4 <xTaskPriorityDisinherit+0xdc>)
 8005dce:	441a      	add	r2, r3
 8005dd0:	693b      	ldr	r3, [r7, #16]
 8005dd2:	3304      	adds	r3, #4
 8005dd4:	4619      	mov	r1, r3
 8005dd6:	4610      	mov	r0, r2
 8005dd8:	f7fe fbd5 	bl	8004586 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 8005ddc:	2301      	movs	r3, #1
 8005dde:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8005de0:	697b      	ldr	r3, [r7, #20]
	}
 8005de2:	4618      	mov	r0, r3
 8005de4:	3718      	adds	r7, #24
 8005de6:	46bd      	mov	sp, r7
 8005de8:	bd80      	pop	{r7, pc}
 8005dea:	bf00      	nop
 8005dec:	20000dfc 	.word	0x20000dfc
 8005df0:	200012d8 	.word	0x200012d8
 8005df4:	20000e00 	.word	0x20000e00

08005df8 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8005df8:	b580      	push	{r7, lr}
 8005dfa:	b084      	sub	sp, #16
 8005dfc:	af00      	add	r7, sp, #0
 8005dfe:	6078      	str	r0, [r7, #4]
 8005e00:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8005e02:	4b21      	ldr	r3, [pc, #132]	@ (8005e88 <prvAddCurrentTaskToDelayedList+0x90>)
 8005e04:	681b      	ldr	r3, [r3, #0]
 8005e06:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8005e08:	4b20      	ldr	r3, [pc, #128]	@ (8005e8c <prvAddCurrentTaskToDelayedList+0x94>)
 8005e0a:	681b      	ldr	r3, [r3, #0]
 8005e0c:	3304      	adds	r3, #4
 8005e0e:	4618      	mov	r0, r3
 8005e10:	f7fe fc16 	bl	8004640 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8005e14:	687b      	ldr	r3, [r7, #4]
 8005e16:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8005e1a:	d10a      	bne.n	8005e32 <prvAddCurrentTaskToDelayedList+0x3a>
 8005e1c:	683b      	ldr	r3, [r7, #0]
 8005e1e:	2b00      	cmp	r3, #0
 8005e20:	d007      	beq.n	8005e32 <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8005e22:	4b1a      	ldr	r3, [pc, #104]	@ (8005e8c <prvAddCurrentTaskToDelayedList+0x94>)
 8005e24:	681b      	ldr	r3, [r3, #0]
 8005e26:	3304      	adds	r3, #4
 8005e28:	4619      	mov	r1, r3
 8005e2a:	4819      	ldr	r0, [pc, #100]	@ (8005e90 <prvAddCurrentTaskToDelayedList+0x98>)
 8005e2c:	f7fe fbab 	bl	8004586 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8005e30:	e026      	b.n	8005e80 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8005e32:	68fa      	ldr	r2, [r7, #12]
 8005e34:	687b      	ldr	r3, [r7, #4]
 8005e36:	4413      	add	r3, r2
 8005e38:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8005e3a:	4b14      	ldr	r3, [pc, #80]	@ (8005e8c <prvAddCurrentTaskToDelayedList+0x94>)
 8005e3c:	681b      	ldr	r3, [r3, #0]
 8005e3e:	68ba      	ldr	r2, [r7, #8]
 8005e40:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8005e42:	68ba      	ldr	r2, [r7, #8]
 8005e44:	68fb      	ldr	r3, [r7, #12]
 8005e46:	429a      	cmp	r2, r3
 8005e48:	d209      	bcs.n	8005e5e <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8005e4a:	4b12      	ldr	r3, [pc, #72]	@ (8005e94 <prvAddCurrentTaskToDelayedList+0x9c>)
 8005e4c:	681a      	ldr	r2, [r3, #0]
 8005e4e:	4b0f      	ldr	r3, [pc, #60]	@ (8005e8c <prvAddCurrentTaskToDelayedList+0x94>)
 8005e50:	681b      	ldr	r3, [r3, #0]
 8005e52:	3304      	adds	r3, #4
 8005e54:	4619      	mov	r1, r3
 8005e56:	4610      	mov	r0, r2
 8005e58:	f7fe fbb9 	bl	80045ce <vListInsert>
}
 8005e5c:	e010      	b.n	8005e80 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8005e5e:	4b0e      	ldr	r3, [pc, #56]	@ (8005e98 <prvAddCurrentTaskToDelayedList+0xa0>)
 8005e60:	681a      	ldr	r2, [r3, #0]
 8005e62:	4b0a      	ldr	r3, [pc, #40]	@ (8005e8c <prvAddCurrentTaskToDelayedList+0x94>)
 8005e64:	681b      	ldr	r3, [r3, #0]
 8005e66:	3304      	adds	r3, #4
 8005e68:	4619      	mov	r1, r3
 8005e6a:	4610      	mov	r0, r2
 8005e6c:	f7fe fbaf 	bl	80045ce <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8005e70:	4b0a      	ldr	r3, [pc, #40]	@ (8005e9c <prvAddCurrentTaskToDelayedList+0xa4>)
 8005e72:	681b      	ldr	r3, [r3, #0]
 8005e74:	68ba      	ldr	r2, [r7, #8]
 8005e76:	429a      	cmp	r2, r3
 8005e78:	d202      	bcs.n	8005e80 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 8005e7a:	4a08      	ldr	r2, [pc, #32]	@ (8005e9c <prvAddCurrentTaskToDelayedList+0xa4>)
 8005e7c:	68bb      	ldr	r3, [r7, #8]
 8005e7e:	6013      	str	r3, [r2, #0]
}
 8005e80:	bf00      	nop
 8005e82:	3710      	adds	r7, #16
 8005e84:	46bd      	mov	sp, r7
 8005e86:	bd80      	pop	{r7, pc}
 8005e88:	200012d4 	.word	0x200012d4
 8005e8c:	20000dfc 	.word	0x20000dfc
 8005e90:	200012bc 	.word	0x200012bc
 8005e94:	2000128c 	.word	0x2000128c
 8005e98:	20001288 	.word	0x20001288
 8005e9c:	200012f0 	.word	0x200012f0

08005ea0 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 8005ea0:	b580      	push	{r7, lr}
 8005ea2:	b08a      	sub	sp, #40	@ 0x28
 8005ea4:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 8005ea6:	2300      	movs	r3, #0
 8005ea8:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 8005eaa:	f000 fb13 	bl	80064d4 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 8005eae:	4b1d      	ldr	r3, [pc, #116]	@ (8005f24 <xTimerCreateTimerTask+0x84>)
 8005eb0:	681b      	ldr	r3, [r3, #0]
 8005eb2:	2b00      	cmp	r3, #0
 8005eb4:	d021      	beq.n	8005efa <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 8005eb6:	2300      	movs	r3, #0
 8005eb8:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 8005eba:	2300      	movs	r3, #0
 8005ebc:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 8005ebe:	1d3a      	adds	r2, r7, #4
 8005ec0:	f107 0108 	add.w	r1, r7, #8
 8005ec4:	f107 030c 	add.w	r3, r7, #12
 8005ec8:	4618      	mov	r0, r3
 8005eca:	f7fe fb15 	bl	80044f8 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 8005ece:	6879      	ldr	r1, [r7, #4]
 8005ed0:	68bb      	ldr	r3, [r7, #8]
 8005ed2:	68fa      	ldr	r2, [r7, #12]
 8005ed4:	9202      	str	r2, [sp, #8]
 8005ed6:	9301      	str	r3, [sp, #4]
 8005ed8:	2302      	movs	r3, #2
 8005eda:	9300      	str	r3, [sp, #0]
 8005edc:	2300      	movs	r3, #0
 8005ede:	460a      	mov	r2, r1
 8005ee0:	4911      	ldr	r1, [pc, #68]	@ (8005f28 <xTimerCreateTimerTask+0x88>)
 8005ee2:	4812      	ldr	r0, [pc, #72]	@ (8005f2c <xTimerCreateTimerTask+0x8c>)
 8005ee4:	f7ff f8d0 	bl	8005088 <xTaskCreateStatic>
 8005ee8:	4603      	mov	r3, r0
 8005eea:	4a11      	ldr	r2, [pc, #68]	@ (8005f30 <xTimerCreateTimerTask+0x90>)
 8005eec:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 8005eee:	4b10      	ldr	r3, [pc, #64]	@ (8005f30 <xTimerCreateTimerTask+0x90>)
 8005ef0:	681b      	ldr	r3, [r3, #0]
 8005ef2:	2b00      	cmp	r3, #0
 8005ef4:	d001      	beq.n	8005efa <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 8005ef6:	2301      	movs	r3, #1
 8005ef8:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 8005efa:	697b      	ldr	r3, [r7, #20]
 8005efc:	2b00      	cmp	r3, #0
 8005efe:	d10b      	bne.n	8005f18 <xTimerCreateTimerTask+0x78>
	__asm volatile
 8005f00:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005f04:	f383 8811 	msr	BASEPRI, r3
 8005f08:	f3bf 8f6f 	isb	sy
 8005f0c:	f3bf 8f4f 	dsb	sy
 8005f10:	613b      	str	r3, [r7, #16]
}
 8005f12:	bf00      	nop
 8005f14:	bf00      	nop
 8005f16:	e7fd      	b.n	8005f14 <xTimerCreateTimerTask+0x74>
	return xReturn;
 8005f18:	697b      	ldr	r3, [r7, #20]
}
 8005f1a:	4618      	mov	r0, r3
 8005f1c:	3718      	adds	r7, #24
 8005f1e:	46bd      	mov	sp, r7
 8005f20:	bd80      	pop	{r7, pc}
 8005f22:	bf00      	nop
 8005f24:	2000132c 	.word	0x2000132c
 8005f28:	08007830 	.word	0x08007830
 8005f2c:	0800606d 	.word	0x0800606d
 8005f30:	20001330 	.word	0x20001330

08005f34 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 8005f34:	b580      	push	{r7, lr}
 8005f36:	b08a      	sub	sp, #40	@ 0x28
 8005f38:	af00      	add	r7, sp, #0
 8005f3a:	60f8      	str	r0, [r7, #12]
 8005f3c:	60b9      	str	r1, [r7, #8]
 8005f3e:	607a      	str	r2, [r7, #4]
 8005f40:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 8005f42:	2300      	movs	r3, #0
 8005f44:	627b      	str	r3, [r7, #36]	@ 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 8005f46:	68fb      	ldr	r3, [r7, #12]
 8005f48:	2b00      	cmp	r3, #0
 8005f4a:	d10b      	bne.n	8005f64 <xTimerGenericCommand+0x30>
	__asm volatile
 8005f4c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005f50:	f383 8811 	msr	BASEPRI, r3
 8005f54:	f3bf 8f6f 	isb	sy
 8005f58:	f3bf 8f4f 	dsb	sy
 8005f5c:	623b      	str	r3, [r7, #32]
}
 8005f5e:	bf00      	nop
 8005f60:	bf00      	nop
 8005f62:	e7fd      	b.n	8005f60 <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 8005f64:	4b19      	ldr	r3, [pc, #100]	@ (8005fcc <xTimerGenericCommand+0x98>)
 8005f66:	681b      	ldr	r3, [r3, #0]
 8005f68:	2b00      	cmp	r3, #0
 8005f6a:	d02a      	beq.n	8005fc2 <xTimerGenericCommand+0x8e>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 8005f6c:	68bb      	ldr	r3, [r7, #8]
 8005f6e:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 8005f70:	687b      	ldr	r3, [r7, #4]
 8005f72:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 8005f74:	68fb      	ldr	r3, [r7, #12]
 8005f76:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 8005f78:	68bb      	ldr	r3, [r7, #8]
 8005f7a:	2b05      	cmp	r3, #5
 8005f7c:	dc18      	bgt.n	8005fb0 <xTimerGenericCommand+0x7c>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 8005f7e:	f7ff fead 	bl	8005cdc <xTaskGetSchedulerState>
 8005f82:	4603      	mov	r3, r0
 8005f84:	2b02      	cmp	r3, #2
 8005f86:	d109      	bne.n	8005f9c <xTimerGenericCommand+0x68>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 8005f88:	4b10      	ldr	r3, [pc, #64]	@ (8005fcc <xTimerGenericCommand+0x98>)
 8005f8a:	6818      	ldr	r0, [r3, #0]
 8005f8c:	f107 0110 	add.w	r1, r7, #16
 8005f90:	2300      	movs	r3, #0
 8005f92:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005f94:	f7fe fc88 	bl	80048a8 <xQueueGenericSend>
 8005f98:	6278      	str	r0, [r7, #36]	@ 0x24
 8005f9a:	e012      	b.n	8005fc2 <xTimerGenericCommand+0x8e>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 8005f9c:	4b0b      	ldr	r3, [pc, #44]	@ (8005fcc <xTimerGenericCommand+0x98>)
 8005f9e:	6818      	ldr	r0, [r3, #0]
 8005fa0:	f107 0110 	add.w	r1, r7, #16
 8005fa4:	2300      	movs	r3, #0
 8005fa6:	2200      	movs	r2, #0
 8005fa8:	f7fe fc7e 	bl	80048a8 <xQueueGenericSend>
 8005fac:	6278      	str	r0, [r7, #36]	@ 0x24
 8005fae:	e008      	b.n	8005fc2 <xTimerGenericCommand+0x8e>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 8005fb0:	4b06      	ldr	r3, [pc, #24]	@ (8005fcc <xTimerGenericCommand+0x98>)
 8005fb2:	6818      	ldr	r0, [r3, #0]
 8005fb4:	f107 0110 	add.w	r1, r7, #16
 8005fb8:	2300      	movs	r3, #0
 8005fba:	683a      	ldr	r2, [r7, #0]
 8005fbc:	f7fe fd76 	bl	8004aac <xQueueGenericSendFromISR>
 8005fc0:	6278      	str	r0, [r7, #36]	@ 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 8005fc2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 8005fc4:	4618      	mov	r0, r3
 8005fc6:	3728      	adds	r7, #40	@ 0x28
 8005fc8:	46bd      	mov	sp, r7
 8005fca:	bd80      	pop	{r7, pc}
 8005fcc:	2000132c 	.word	0x2000132c

08005fd0 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 8005fd0:	b580      	push	{r7, lr}
 8005fd2:	b088      	sub	sp, #32
 8005fd4:	af02      	add	r7, sp, #8
 8005fd6:	6078      	str	r0, [r7, #4]
 8005fd8:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8005fda:	4b23      	ldr	r3, [pc, #140]	@ (8006068 <prvProcessExpiredTimer+0x98>)
 8005fdc:	681b      	ldr	r3, [r3, #0]
 8005fde:	68db      	ldr	r3, [r3, #12]
 8005fe0:	68db      	ldr	r3, [r3, #12]
 8005fe2:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8005fe4:	697b      	ldr	r3, [r7, #20]
 8005fe6:	3304      	adds	r3, #4
 8005fe8:	4618      	mov	r0, r3
 8005fea:	f7fe fb29 	bl	8004640 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8005fee:	697b      	ldr	r3, [r7, #20]
 8005ff0:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8005ff4:	f003 0304 	and.w	r3, r3, #4
 8005ff8:	2b00      	cmp	r3, #0
 8005ffa:	d023      	beq.n	8006044 <prvProcessExpiredTimer+0x74>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 8005ffc:	697b      	ldr	r3, [r7, #20]
 8005ffe:	699a      	ldr	r2, [r3, #24]
 8006000:	687b      	ldr	r3, [r7, #4]
 8006002:	18d1      	adds	r1, r2, r3
 8006004:	687b      	ldr	r3, [r7, #4]
 8006006:	683a      	ldr	r2, [r7, #0]
 8006008:	6978      	ldr	r0, [r7, #20]
 800600a:	f000 f8d5 	bl	80061b8 <prvInsertTimerInActiveList>
 800600e:	4603      	mov	r3, r0
 8006010:	2b00      	cmp	r3, #0
 8006012:	d020      	beq.n	8006056 <prvProcessExpiredTimer+0x86>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8006014:	2300      	movs	r3, #0
 8006016:	9300      	str	r3, [sp, #0]
 8006018:	2300      	movs	r3, #0
 800601a:	687a      	ldr	r2, [r7, #4]
 800601c:	2100      	movs	r1, #0
 800601e:	6978      	ldr	r0, [r7, #20]
 8006020:	f7ff ff88 	bl	8005f34 <xTimerGenericCommand>
 8006024:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 8006026:	693b      	ldr	r3, [r7, #16]
 8006028:	2b00      	cmp	r3, #0
 800602a:	d114      	bne.n	8006056 <prvProcessExpiredTimer+0x86>
	__asm volatile
 800602c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006030:	f383 8811 	msr	BASEPRI, r3
 8006034:	f3bf 8f6f 	isb	sy
 8006038:	f3bf 8f4f 	dsb	sy
 800603c:	60fb      	str	r3, [r7, #12]
}
 800603e:	bf00      	nop
 8006040:	bf00      	nop
 8006042:	e7fd      	b.n	8006040 <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8006044:	697b      	ldr	r3, [r7, #20]
 8006046:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800604a:	f023 0301 	bic.w	r3, r3, #1
 800604e:	b2da      	uxtb	r2, r3
 8006050:	697b      	ldr	r3, [r7, #20]
 8006052:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8006056:	697b      	ldr	r3, [r7, #20]
 8006058:	6a1b      	ldr	r3, [r3, #32]
 800605a:	6978      	ldr	r0, [r7, #20]
 800605c:	4798      	blx	r3
}
 800605e:	bf00      	nop
 8006060:	3718      	adds	r7, #24
 8006062:	46bd      	mov	sp, r7
 8006064:	bd80      	pop	{r7, pc}
 8006066:	bf00      	nop
 8006068:	20001324 	.word	0x20001324

0800606c <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 800606c:	b580      	push	{r7, lr}
 800606e:	b084      	sub	sp, #16
 8006070:	af00      	add	r7, sp, #0
 8006072:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8006074:	f107 0308 	add.w	r3, r7, #8
 8006078:	4618      	mov	r0, r3
 800607a:	f000 f859 	bl	8006130 <prvGetNextExpireTime>
 800607e:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 8006080:	68bb      	ldr	r3, [r7, #8]
 8006082:	4619      	mov	r1, r3
 8006084:	68f8      	ldr	r0, [r7, #12]
 8006086:	f000 f805 	bl	8006094 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 800608a:	f000 f8d7 	bl	800623c <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800608e:	bf00      	nop
 8006090:	e7f0      	b.n	8006074 <prvTimerTask+0x8>
	...

08006094 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 8006094:	b580      	push	{r7, lr}
 8006096:	b084      	sub	sp, #16
 8006098:	af00      	add	r7, sp, #0
 800609a:	6078      	str	r0, [r7, #4]
 800609c:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 800609e:	f7ff fa37 	bl	8005510 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 80060a2:	f107 0308 	add.w	r3, r7, #8
 80060a6:	4618      	mov	r0, r3
 80060a8:	f000 f866 	bl	8006178 <prvSampleTimeNow>
 80060ac:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 80060ae:	68bb      	ldr	r3, [r7, #8]
 80060b0:	2b00      	cmp	r3, #0
 80060b2:	d130      	bne.n	8006116 <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 80060b4:	683b      	ldr	r3, [r7, #0]
 80060b6:	2b00      	cmp	r3, #0
 80060b8:	d10a      	bne.n	80060d0 <prvProcessTimerOrBlockTask+0x3c>
 80060ba:	687a      	ldr	r2, [r7, #4]
 80060bc:	68fb      	ldr	r3, [r7, #12]
 80060be:	429a      	cmp	r2, r3
 80060c0:	d806      	bhi.n	80060d0 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 80060c2:	f7ff fa33 	bl	800552c <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 80060c6:	68f9      	ldr	r1, [r7, #12]
 80060c8:	6878      	ldr	r0, [r7, #4]
 80060ca:	f7ff ff81 	bl	8005fd0 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 80060ce:	e024      	b.n	800611a <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 80060d0:	683b      	ldr	r3, [r7, #0]
 80060d2:	2b00      	cmp	r3, #0
 80060d4:	d008      	beq.n	80060e8 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 80060d6:	4b13      	ldr	r3, [pc, #76]	@ (8006124 <prvProcessTimerOrBlockTask+0x90>)
 80060d8:	681b      	ldr	r3, [r3, #0]
 80060da:	681b      	ldr	r3, [r3, #0]
 80060dc:	2b00      	cmp	r3, #0
 80060de:	d101      	bne.n	80060e4 <prvProcessTimerOrBlockTask+0x50>
 80060e0:	2301      	movs	r3, #1
 80060e2:	e000      	b.n	80060e6 <prvProcessTimerOrBlockTask+0x52>
 80060e4:	2300      	movs	r3, #0
 80060e6:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 80060e8:	4b0f      	ldr	r3, [pc, #60]	@ (8006128 <prvProcessTimerOrBlockTask+0x94>)
 80060ea:	6818      	ldr	r0, [r3, #0]
 80060ec:	687a      	ldr	r2, [r7, #4]
 80060ee:	68fb      	ldr	r3, [r7, #12]
 80060f0:	1ad3      	subs	r3, r2, r3
 80060f2:	683a      	ldr	r2, [r7, #0]
 80060f4:	4619      	mov	r1, r3
 80060f6:	f7fe ff93 	bl	8005020 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 80060fa:	f7ff fa17 	bl	800552c <xTaskResumeAll>
 80060fe:	4603      	mov	r3, r0
 8006100:	2b00      	cmp	r3, #0
 8006102:	d10a      	bne.n	800611a <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 8006104:	4b09      	ldr	r3, [pc, #36]	@ (800612c <prvProcessTimerOrBlockTask+0x98>)
 8006106:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800610a:	601a      	str	r2, [r3, #0]
 800610c:	f3bf 8f4f 	dsb	sy
 8006110:	f3bf 8f6f 	isb	sy
}
 8006114:	e001      	b.n	800611a <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 8006116:	f7ff fa09 	bl	800552c <xTaskResumeAll>
}
 800611a:	bf00      	nop
 800611c:	3710      	adds	r7, #16
 800611e:	46bd      	mov	sp, r7
 8006120:	bd80      	pop	{r7, pc}
 8006122:	bf00      	nop
 8006124:	20001328 	.word	0x20001328
 8006128:	2000132c 	.word	0x2000132c
 800612c:	e000ed04 	.word	0xe000ed04

08006130 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 8006130:	b480      	push	{r7}
 8006132:	b085      	sub	sp, #20
 8006134:	af00      	add	r7, sp, #0
 8006136:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 8006138:	4b0e      	ldr	r3, [pc, #56]	@ (8006174 <prvGetNextExpireTime+0x44>)
 800613a:	681b      	ldr	r3, [r3, #0]
 800613c:	681b      	ldr	r3, [r3, #0]
 800613e:	2b00      	cmp	r3, #0
 8006140:	d101      	bne.n	8006146 <prvGetNextExpireTime+0x16>
 8006142:	2201      	movs	r2, #1
 8006144:	e000      	b.n	8006148 <prvGetNextExpireTime+0x18>
 8006146:	2200      	movs	r2, #0
 8006148:	687b      	ldr	r3, [r7, #4]
 800614a:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 800614c:	687b      	ldr	r3, [r7, #4]
 800614e:	681b      	ldr	r3, [r3, #0]
 8006150:	2b00      	cmp	r3, #0
 8006152:	d105      	bne.n	8006160 <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8006154:	4b07      	ldr	r3, [pc, #28]	@ (8006174 <prvGetNextExpireTime+0x44>)
 8006156:	681b      	ldr	r3, [r3, #0]
 8006158:	68db      	ldr	r3, [r3, #12]
 800615a:	681b      	ldr	r3, [r3, #0]
 800615c:	60fb      	str	r3, [r7, #12]
 800615e:	e001      	b.n	8006164 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 8006160:	2300      	movs	r3, #0
 8006162:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 8006164:	68fb      	ldr	r3, [r7, #12]
}
 8006166:	4618      	mov	r0, r3
 8006168:	3714      	adds	r7, #20
 800616a:	46bd      	mov	sp, r7
 800616c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006170:	4770      	bx	lr
 8006172:	bf00      	nop
 8006174:	20001324 	.word	0x20001324

08006178 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 8006178:	b580      	push	{r7, lr}
 800617a:	b084      	sub	sp, #16
 800617c:	af00      	add	r7, sp, #0
 800617e:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 8006180:	f7ff fa72 	bl	8005668 <xTaskGetTickCount>
 8006184:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 8006186:	4b0b      	ldr	r3, [pc, #44]	@ (80061b4 <prvSampleTimeNow+0x3c>)
 8006188:	681b      	ldr	r3, [r3, #0]
 800618a:	68fa      	ldr	r2, [r7, #12]
 800618c:	429a      	cmp	r2, r3
 800618e:	d205      	bcs.n	800619c <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 8006190:	f000 f93a 	bl	8006408 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 8006194:	687b      	ldr	r3, [r7, #4]
 8006196:	2201      	movs	r2, #1
 8006198:	601a      	str	r2, [r3, #0]
 800619a:	e002      	b.n	80061a2 <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 800619c:	687b      	ldr	r3, [r7, #4]
 800619e:	2200      	movs	r2, #0
 80061a0:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 80061a2:	4a04      	ldr	r2, [pc, #16]	@ (80061b4 <prvSampleTimeNow+0x3c>)
 80061a4:	68fb      	ldr	r3, [r7, #12]
 80061a6:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 80061a8:	68fb      	ldr	r3, [r7, #12]
}
 80061aa:	4618      	mov	r0, r3
 80061ac:	3710      	adds	r7, #16
 80061ae:	46bd      	mov	sp, r7
 80061b0:	bd80      	pop	{r7, pc}
 80061b2:	bf00      	nop
 80061b4:	20001334 	.word	0x20001334

080061b8 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 80061b8:	b580      	push	{r7, lr}
 80061ba:	b086      	sub	sp, #24
 80061bc:	af00      	add	r7, sp, #0
 80061be:	60f8      	str	r0, [r7, #12]
 80061c0:	60b9      	str	r1, [r7, #8]
 80061c2:	607a      	str	r2, [r7, #4]
 80061c4:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 80061c6:	2300      	movs	r3, #0
 80061c8:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 80061ca:	68fb      	ldr	r3, [r7, #12]
 80061cc:	68ba      	ldr	r2, [r7, #8]
 80061ce:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 80061d0:	68fb      	ldr	r3, [r7, #12]
 80061d2:	68fa      	ldr	r2, [r7, #12]
 80061d4:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 80061d6:	68ba      	ldr	r2, [r7, #8]
 80061d8:	687b      	ldr	r3, [r7, #4]
 80061da:	429a      	cmp	r2, r3
 80061dc:	d812      	bhi.n	8006204 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80061de:	687a      	ldr	r2, [r7, #4]
 80061e0:	683b      	ldr	r3, [r7, #0]
 80061e2:	1ad2      	subs	r2, r2, r3
 80061e4:	68fb      	ldr	r3, [r7, #12]
 80061e6:	699b      	ldr	r3, [r3, #24]
 80061e8:	429a      	cmp	r2, r3
 80061ea:	d302      	bcc.n	80061f2 <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 80061ec:	2301      	movs	r3, #1
 80061ee:	617b      	str	r3, [r7, #20]
 80061f0:	e01b      	b.n	800622a <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 80061f2:	4b10      	ldr	r3, [pc, #64]	@ (8006234 <prvInsertTimerInActiveList+0x7c>)
 80061f4:	681a      	ldr	r2, [r3, #0]
 80061f6:	68fb      	ldr	r3, [r7, #12]
 80061f8:	3304      	adds	r3, #4
 80061fa:	4619      	mov	r1, r3
 80061fc:	4610      	mov	r0, r2
 80061fe:	f7fe f9e6 	bl	80045ce <vListInsert>
 8006202:	e012      	b.n	800622a <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 8006204:	687a      	ldr	r2, [r7, #4]
 8006206:	683b      	ldr	r3, [r7, #0]
 8006208:	429a      	cmp	r2, r3
 800620a:	d206      	bcs.n	800621a <prvInsertTimerInActiveList+0x62>
 800620c:	68ba      	ldr	r2, [r7, #8]
 800620e:	683b      	ldr	r3, [r7, #0]
 8006210:	429a      	cmp	r2, r3
 8006212:	d302      	bcc.n	800621a <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 8006214:	2301      	movs	r3, #1
 8006216:	617b      	str	r3, [r7, #20]
 8006218:	e007      	b.n	800622a <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800621a:	4b07      	ldr	r3, [pc, #28]	@ (8006238 <prvInsertTimerInActiveList+0x80>)
 800621c:	681a      	ldr	r2, [r3, #0]
 800621e:	68fb      	ldr	r3, [r7, #12]
 8006220:	3304      	adds	r3, #4
 8006222:	4619      	mov	r1, r3
 8006224:	4610      	mov	r0, r2
 8006226:	f7fe f9d2 	bl	80045ce <vListInsert>
		}
	}

	return xProcessTimerNow;
 800622a:	697b      	ldr	r3, [r7, #20]
}
 800622c:	4618      	mov	r0, r3
 800622e:	3718      	adds	r7, #24
 8006230:	46bd      	mov	sp, r7
 8006232:	bd80      	pop	{r7, pc}
 8006234:	20001328 	.word	0x20001328
 8006238:	20001324 	.word	0x20001324

0800623c <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 800623c:	b580      	push	{r7, lr}
 800623e:	b08e      	sub	sp, #56	@ 0x38
 8006240:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8006242:	e0ce      	b.n	80063e2 <prvProcessReceivedCommands+0x1a6>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 8006244:	687b      	ldr	r3, [r7, #4]
 8006246:	2b00      	cmp	r3, #0
 8006248:	da19      	bge.n	800627e <prvProcessReceivedCommands+0x42>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 800624a:	1d3b      	adds	r3, r7, #4
 800624c:	3304      	adds	r3, #4
 800624e:	62fb      	str	r3, [r7, #44]	@ 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 8006250:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006252:	2b00      	cmp	r3, #0
 8006254:	d10b      	bne.n	800626e <prvProcessReceivedCommands+0x32>
	__asm volatile
 8006256:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800625a:	f383 8811 	msr	BASEPRI, r3
 800625e:	f3bf 8f6f 	isb	sy
 8006262:	f3bf 8f4f 	dsb	sy
 8006266:	61fb      	str	r3, [r7, #28]
}
 8006268:	bf00      	nop
 800626a:	bf00      	nop
 800626c:	e7fd      	b.n	800626a <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 800626e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006270:	681b      	ldr	r3, [r3, #0]
 8006272:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8006274:	6850      	ldr	r0, [r2, #4]
 8006276:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8006278:	6892      	ldr	r2, [r2, #8]
 800627a:	4611      	mov	r1, r2
 800627c:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 800627e:	687b      	ldr	r3, [r7, #4]
 8006280:	2b00      	cmp	r3, #0
 8006282:	f2c0 80ae 	blt.w	80063e2 <prvProcessReceivedCommands+0x1a6>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 8006286:	68fb      	ldr	r3, [r7, #12]
 8006288:	62bb      	str	r3, [r7, #40]	@ 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 800628a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800628c:	695b      	ldr	r3, [r3, #20]
 800628e:	2b00      	cmp	r3, #0
 8006290:	d004      	beq.n	800629c <prvProcessReceivedCommands+0x60>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8006292:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006294:	3304      	adds	r3, #4
 8006296:	4618      	mov	r0, r3
 8006298:	f7fe f9d2 	bl	8004640 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800629c:	463b      	mov	r3, r7
 800629e:	4618      	mov	r0, r3
 80062a0:	f7ff ff6a 	bl	8006178 <prvSampleTimeNow>
 80062a4:	6278      	str	r0, [r7, #36]	@ 0x24

			switch( xMessage.xMessageID )
 80062a6:	687b      	ldr	r3, [r7, #4]
 80062a8:	2b09      	cmp	r3, #9
 80062aa:	f200 8097 	bhi.w	80063dc <prvProcessReceivedCommands+0x1a0>
 80062ae:	a201      	add	r2, pc, #4	@ (adr r2, 80062b4 <prvProcessReceivedCommands+0x78>)
 80062b0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80062b4:	080062dd 	.word	0x080062dd
 80062b8:	080062dd 	.word	0x080062dd
 80062bc:	080062dd 	.word	0x080062dd
 80062c0:	08006353 	.word	0x08006353
 80062c4:	08006367 	.word	0x08006367
 80062c8:	080063b3 	.word	0x080063b3
 80062cc:	080062dd 	.word	0x080062dd
 80062d0:	080062dd 	.word	0x080062dd
 80062d4:	08006353 	.word	0x08006353
 80062d8:	08006367 	.word	0x08006367
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 80062dc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80062de:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80062e2:	f043 0301 	orr.w	r3, r3, #1
 80062e6:	b2da      	uxtb	r2, r3
 80062e8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80062ea:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 80062ee:	68ba      	ldr	r2, [r7, #8]
 80062f0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80062f2:	699b      	ldr	r3, [r3, #24]
 80062f4:	18d1      	adds	r1, r2, r3
 80062f6:	68bb      	ldr	r3, [r7, #8]
 80062f8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80062fa:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80062fc:	f7ff ff5c 	bl	80061b8 <prvInsertTimerInActiveList>
 8006300:	4603      	mov	r3, r0
 8006302:	2b00      	cmp	r3, #0
 8006304:	d06c      	beq.n	80063e0 <prvProcessReceivedCommands+0x1a4>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8006306:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006308:	6a1b      	ldr	r3, [r3, #32]
 800630a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800630c:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800630e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006310:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8006314:	f003 0304 	and.w	r3, r3, #4
 8006318:	2b00      	cmp	r3, #0
 800631a:	d061      	beq.n	80063e0 <prvProcessReceivedCommands+0x1a4>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 800631c:	68ba      	ldr	r2, [r7, #8]
 800631e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006320:	699b      	ldr	r3, [r3, #24]
 8006322:	441a      	add	r2, r3
 8006324:	2300      	movs	r3, #0
 8006326:	9300      	str	r3, [sp, #0]
 8006328:	2300      	movs	r3, #0
 800632a:	2100      	movs	r1, #0
 800632c:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800632e:	f7ff fe01 	bl	8005f34 <xTimerGenericCommand>
 8006332:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 8006334:	6a3b      	ldr	r3, [r7, #32]
 8006336:	2b00      	cmp	r3, #0
 8006338:	d152      	bne.n	80063e0 <prvProcessReceivedCommands+0x1a4>
	__asm volatile
 800633a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800633e:	f383 8811 	msr	BASEPRI, r3
 8006342:	f3bf 8f6f 	isb	sy
 8006346:	f3bf 8f4f 	dsb	sy
 800634a:	61bb      	str	r3, [r7, #24]
}
 800634c:	bf00      	nop
 800634e:	bf00      	nop
 8006350:	e7fd      	b.n	800634e <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8006352:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006354:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8006358:	f023 0301 	bic.w	r3, r3, #1
 800635c:	b2da      	uxtb	r2, r3
 800635e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006360:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 8006364:	e03d      	b.n	80063e2 <prvProcessReceivedCommands+0x1a6>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8006366:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006368:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800636c:	f043 0301 	orr.w	r3, r3, #1
 8006370:	b2da      	uxtb	r2, r3
 8006372:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006374:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 8006378:	68ba      	ldr	r2, [r7, #8]
 800637a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800637c:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 800637e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006380:	699b      	ldr	r3, [r3, #24]
 8006382:	2b00      	cmp	r3, #0
 8006384:	d10b      	bne.n	800639e <prvProcessReceivedCommands+0x162>
	__asm volatile
 8006386:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800638a:	f383 8811 	msr	BASEPRI, r3
 800638e:	f3bf 8f6f 	isb	sy
 8006392:	f3bf 8f4f 	dsb	sy
 8006396:	617b      	str	r3, [r7, #20]
}
 8006398:	bf00      	nop
 800639a:	bf00      	nop
 800639c:	e7fd      	b.n	800639a <prvProcessReceivedCommands+0x15e>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 800639e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80063a0:	699a      	ldr	r2, [r3, #24]
 80063a2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80063a4:	18d1      	adds	r1, r2, r3
 80063a6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80063a8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80063aa:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80063ac:	f7ff ff04 	bl	80061b8 <prvInsertTimerInActiveList>
					break;
 80063b0:	e017      	b.n	80063e2 <prvProcessReceivedCommands+0x1a6>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 80063b2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80063b4:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80063b8:	f003 0302 	and.w	r3, r3, #2
 80063bc:	2b00      	cmp	r3, #0
 80063be:	d103      	bne.n	80063c8 <prvProcessReceivedCommands+0x18c>
						{
							vPortFree( pxTimer );
 80063c0:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80063c2:	f000 fbe9 	bl	8006b98 <vPortFree>
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 80063c6:	e00c      	b.n	80063e2 <prvProcessReceivedCommands+0x1a6>
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 80063c8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80063ca:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80063ce:	f023 0301 	bic.w	r3, r3, #1
 80063d2:	b2da      	uxtb	r2, r3
 80063d4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80063d6:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 80063da:	e002      	b.n	80063e2 <prvProcessReceivedCommands+0x1a6>

				default	:
					/* Don't expect to get here. */
					break;
 80063dc:	bf00      	nop
 80063de:	e000      	b.n	80063e2 <prvProcessReceivedCommands+0x1a6>
					break;
 80063e0:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 80063e2:	4b08      	ldr	r3, [pc, #32]	@ (8006404 <prvProcessReceivedCommands+0x1c8>)
 80063e4:	681b      	ldr	r3, [r3, #0]
 80063e6:	1d39      	adds	r1, r7, #4
 80063e8:	2200      	movs	r2, #0
 80063ea:	4618      	mov	r0, r3
 80063ec:	f7fe fbfc 	bl	8004be8 <xQueueReceive>
 80063f0:	4603      	mov	r3, r0
 80063f2:	2b00      	cmp	r3, #0
 80063f4:	f47f af26 	bne.w	8006244 <prvProcessReceivedCommands+0x8>
			}
		}
	}
}
 80063f8:	bf00      	nop
 80063fa:	bf00      	nop
 80063fc:	3730      	adds	r7, #48	@ 0x30
 80063fe:	46bd      	mov	sp, r7
 8006400:	bd80      	pop	{r7, pc}
 8006402:	bf00      	nop
 8006404:	2000132c 	.word	0x2000132c

08006408 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 8006408:	b580      	push	{r7, lr}
 800640a:	b088      	sub	sp, #32
 800640c:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800640e:	e049      	b.n	80064a4 <prvSwitchTimerLists+0x9c>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8006410:	4b2e      	ldr	r3, [pc, #184]	@ (80064cc <prvSwitchTimerLists+0xc4>)
 8006412:	681b      	ldr	r3, [r3, #0]
 8006414:	68db      	ldr	r3, [r3, #12]
 8006416:	681b      	ldr	r3, [r3, #0]
 8006418:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800641a:	4b2c      	ldr	r3, [pc, #176]	@ (80064cc <prvSwitchTimerLists+0xc4>)
 800641c:	681b      	ldr	r3, [r3, #0]
 800641e:	68db      	ldr	r3, [r3, #12]
 8006420:	68db      	ldr	r3, [r3, #12]
 8006422:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8006424:	68fb      	ldr	r3, [r7, #12]
 8006426:	3304      	adds	r3, #4
 8006428:	4618      	mov	r0, r3
 800642a:	f7fe f909 	bl	8004640 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800642e:	68fb      	ldr	r3, [r7, #12]
 8006430:	6a1b      	ldr	r3, [r3, #32]
 8006432:	68f8      	ldr	r0, [r7, #12]
 8006434:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8006436:	68fb      	ldr	r3, [r7, #12]
 8006438:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800643c:	f003 0304 	and.w	r3, r3, #4
 8006440:	2b00      	cmp	r3, #0
 8006442:	d02f      	beq.n	80064a4 <prvSwitchTimerLists+0x9c>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 8006444:	68fb      	ldr	r3, [r7, #12]
 8006446:	699b      	ldr	r3, [r3, #24]
 8006448:	693a      	ldr	r2, [r7, #16]
 800644a:	4413      	add	r3, r2
 800644c:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 800644e:	68ba      	ldr	r2, [r7, #8]
 8006450:	693b      	ldr	r3, [r7, #16]
 8006452:	429a      	cmp	r2, r3
 8006454:	d90e      	bls.n	8006474 <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 8006456:	68fb      	ldr	r3, [r7, #12]
 8006458:	68ba      	ldr	r2, [r7, #8]
 800645a:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800645c:	68fb      	ldr	r3, [r7, #12]
 800645e:	68fa      	ldr	r2, [r7, #12]
 8006460:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8006462:	4b1a      	ldr	r3, [pc, #104]	@ (80064cc <prvSwitchTimerLists+0xc4>)
 8006464:	681a      	ldr	r2, [r3, #0]
 8006466:	68fb      	ldr	r3, [r7, #12]
 8006468:	3304      	adds	r3, #4
 800646a:	4619      	mov	r1, r3
 800646c:	4610      	mov	r0, r2
 800646e:	f7fe f8ae 	bl	80045ce <vListInsert>
 8006472:	e017      	b.n	80064a4 <prvSwitchTimerLists+0x9c>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8006474:	2300      	movs	r3, #0
 8006476:	9300      	str	r3, [sp, #0]
 8006478:	2300      	movs	r3, #0
 800647a:	693a      	ldr	r2, [r7, #16]
 800647c:	2100      	movs	r1, #0
 800647e:	68f8      	ldr	r0, [r7, #12]
 8006480:	f7ff fd58 	bl	8005f34 <xTimerGenericCommand>
 8006484:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 8006486:	687b      	ldr	r3, [r7, #4]
 8006488:	2b00      	cmp	r3, #0
 800648a:	d10b      	bne.n	80064a4 <prvSwitchTimerLists+0x9c>
	__asm volatile
 800648c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006490:	f383 8811 	msr	BASEPRI, r3
 8006494:	f3bf 8f6f 	isb	sy
 8006498:	f3bf 8f4f 	dsb	sy
 800649c:	603b      	str	r3, [r7, #0]
}
 800649e:	bf00      	nop
 80064a0:	bf00      	nop
 80064a2:	e7fd      	b.n	80064a0 <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 80064a4:	4b09      	ldr	r3, [pc, #36]	@ (80064cc <prvSwitchTimerLists+0xc4>)
 80064a6:	681b      	ldr	r3, [r3, #0]
 80064a8:	681b      	ldr	r3, [r3, #0]
 80064aa:	2b00      	cmp	r3, #0
 80064ac:	d1b0      	bne.n	8006410 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 80064ae:	4b07      	ldr	r3, [pc, #28]	@ (80064cc <prvSwitchTimerLists+0xc4>)
 80064b0:	681b      	ldr	r3, [r3, #0]
 80064b2:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 80064b4:	4b06      	ldr	r3, [pc, #24]	@ (80064d0 <prvSwitchTimerLists+0xc8>)
 80064b6:	681b      	ldr	r3, [r3, #0]
 80064b8:	4a04      	ldr	r2, [pc, #16]	@ (80064cc <prvSwitchTimerLists+0xc4>)
 80064ba:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 80064bc:	4a04      	ldr	r2, [pc, #16]	@ (80064d0 <prvSwitchTimerLists+0xc8>)
 80064be:	697b      	ldr	r3, [r7, #20]
 80064c0:	6013      	str	r3, [r2, #0]
}
 80064c2:	bf00      	nop
 80064c4:	3718      	adds	r7, #24
 80064c6:	46bd      	mov	sp, r7
 80064c8:	bd80      	pop	{r7, pc}
 80064ca:	bf00      	nop
 80064cc:	20001324 	.word	0x20001324
 80064d0:	20001328 	.word	0x20001328

080064d4 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 80064d4:	b580      	push	{r7, lr}
 80064d6:	b082      	sub	sp, #8
 80064d8:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 80064da:	f000 f96d 	bl	80067b8 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 80064de:	4b15      	ldr	r3, [pc, #84]	@ (8006534 <prvCheckForValidListAndQueue+0x60>)
 80064e0:	681b      	ldr	r3, [r3, #0]
 80064e2:	2b00      	cmp	r3, #0
 80064e4:	d120      	bne.n	8006528 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 80064e6:	4814      	ldr	r0, [pc, #80]	@ (8006538 <prvCheckForValidListAndQueue+0x64>)
 80064e8:	f7fe f820 	bl	800452c <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 80064ec:	4813      	ldr	r0, [pc, #76]	@ (800653c <prvCheckForValidListAndQueue+0x68>)
 80064ee:	f7fe f81d 	bl	800452c <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 80064f2:	4b13      	ldr	r3, [pc, #76]	@ (8006540 <prvCheckForValidListAndQueue+0x6c>)
 80064f4:	4a10      	ldr	r2, [pc, #64]	@ (8006538 <prvCheckForValidListAndQueue+0x64>)
 80064f6:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 80064f8:	4b12      	ldr	r3, [pc, #72]	@ (8006544 <prvCheckForValidListAndQueue+0x70>)
 80064fa:	4a10      	ldr	r2, [pc, #64]	@ (800653c <prvCheckForValidListAndQueue+0x68>)
 80064fc:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 80064fe:	2300      	movs	r3, #0
 8006500:	9300      	str	r3, [sp, #0]
 8006502:	4b11      	ldr	r3, [pc, #68]	@ (8006548 <prvCheckForValidListAndQueue+0x74>)
 8006504:	4a11      	ldr	r2, [pc, #68]	@ (800654c <prvCheckForValidListAndQueue+0x78>)
 8006506:	2110      	movs	r1, #16
 8006508:	200a      	movs	r0, #10
 800650a:	f7fe f92d 	bl	8004768 <xQueueGenericCreateStatic>
 800650e:	4603      	mov	r3, r0
 8006510:	4a08      	ldr	r2, [pc, #32]	@ (8006534 <prvCheckForValidListAndQueue+0x60>)
 8006512:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 8006514:	4b07      	ldr	r3, [pc, #28]	@ (8006534 <prvCheckForValidListAndQueue+0x60>)
 8006516:	681b      	ldr	r3, [r3, #0]
 8006518:	2b00      	cmp	r3, #0
 800651a:	d005      	beq.n	8006528 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 800651c:	4b05      	ldr	r3, [pc, #20]	@ (8006534 <prvCheckForValidListAndQueue+0x60>)
 800651e:	681b      	ldr	r3, [r3, #0]
 8006520:	490b      	ldr	r1, [pc, #44]	@ (8006550 <prvCheckForValidListAndQueue+0x7c>)
 8006522:	4618      	mov	r0, r3
 8006524:	f7fe fd52 	bl	8004fcc <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8006528:	f000 f978 	bl	800681c <vPortExitCritical>
}
 800652c:	bf00      	nop
 800652e:	46bd      	mov	sp, r7
 8006530:	bd80      	pop	{r7, pc}
 8006532:	bf00      	nop
 8006534:	2000132c 	.word	0x2000132c
 8006538:	200012fc 	.word	0x200012fc
 800653c:	20001310 	.word	0x20001310
 8006540:	20001324 	.word	0x20001324
 8006544:	20001328 	.word	0x20001328
 8006548:	200013d8 	.word	0x200013d8
 800654c:	20001338 	.word	0x20001338
 8006550:	08007838 	.word	0x08007838

08006554 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8006554:	b480      	push	{r7}
 8006556:	b085      	sub	sp, #20
 8006558:	af00      	add	r7, sp, #0
 800655a:	60f8      	str	r0, [r7, #12]
 800655c:	60b9      	str	r1, [r7, #8]
 800655e:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 8006560:	68fb      	ldr	r3, [r7, #12]
 8006562:	3b04      	subs	r3, #4
 8006564:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8006566:	68fb      	ldr	r3, [r7, #12]
 8006568:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 800656c:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800656e:	68fb      	ldr	r3, [r7, #12]
 8006570:	3b04      	subs	r3, #4
 8006572:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8006574:	68bb      	ldr	r3, [r7, #8]
 8006576:	f023 0201 	bic.w	r2, r3, #1
 800657a:	68fb      	ldr	r3, [r7, #12]
 800657c:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800657e:	68fb      	ldr	r3, [r7, #12]
 8006580:	3b04      	subs	r3, #4
 8006582:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8006584:	4a0c      	ldr	r2, [pc, #48]	@ (80065b8 <pxPortInitialiseStack+0x64>)
 8006586:	68fb      	ldr	r3, [r7, #12]
 8006588:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 800658a:	68fb      	ldr	r3, [r7, #12]
 800658c:	3b14      	subs	r3, #20
 800658e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8006590:	687a      	ldr	r2, [r7, #4]
 8006592:	68fb      	ldr	r3, [r7, #12]
 8006594:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 8006596:	68fb      	ldr	r3, [r7, #12]
 8006598:	3b04      	subs	r3, #4
 800659a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 800659c:	68fb      	ldr	r3, [r7, #12]
 800659e:	f06f 0202 	mvn.w	r2, #2
 80065a2:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 80065a4:	68fb      	ldr	r3, [r7, #12]
 80065a6:	3b20      	subs	r3, #32
 80065a8:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 80065aa:	68fb      	ldr	r3, [r7, #12]
}
 80065ac:	4618      	mov	r0, r3
 80065ae:	3714      	adds	r7, #20
 80065b0:	46bd      	mov	sp, r7
 80065b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065b6:	4770      	bx	lr
 80065b8:	080065bd 	.word	0x080065bd

080065bc <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 80065bc:	b480      	push	{r7}
 80065be:	b085      	sub	sp, #20
 80065c0:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 80065c2:	2300      	movs	r3, #0
 80065c4:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 80065c6:	4b13      	ldr	r3, [pc, #76]	@ (8006614 <prvTaskExitError+0x58>)
 80065c8:	681b      	ldr	r3, [r3, #0]
 80065ca:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80065ce:	d00b      	beq.n	80065e8 <prvTaskExitError+0x2c>
	__asm volatile
 80065d0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80065d4:	f383 8811 	msr	BASEPRI, r3
 80065d8:	f3bf 8f6f 	isb	sy
 80065dc:	f3bf 8f4f 	dsb	sy
 80065e0:	60fb      	str	r3, [r7, #12]
}
 80065e2:	bf00      	nop
 80065e4:	bf00      	nop
 80065e6:	e7fd      	b.n	80065e4 <prvTaskExitError+0x28>
	__asm volatile
 80065e8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80065ec:	f383 8811 	msr	BASEPRI, r3
 80065f0:	f3bf 8f6f 	isb	sy
 80065f4:	f3bf 8f4f 	dsb	sy
 80065f8:	60bb      	str	r3, [r7, #8]
}
 80065fa:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 80065fc:	bf00      	nop
 80065fe:	687b      	ldr	r3, [r7, #4]
 8006600:	2b00      	cmp	r3, #0
 8006602:	d0fc      	beq.n	80065fe <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8006604:	bf00      	nop
 8006606:	bf00      	nop
 8006608:	3714      	adds	r7, #20
 800660a:	46bd      	mov	sp, r7
 800660c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006610:	4770      	bx	lr
 8006612:	bf00      	nop
 8006614:	20000050 	.word	0x20000050
	...

08006620 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8006620:	4b07      	ldr	r3, [pc, #28]	@ (8006640 <pxCurrentTCBConst2>)
 8006622:	6819      	ldr	r1, [r3, #0]
 8006624:	6808      	ldr	r0, [r1, #0]
 8006626:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800662a:	f380 8809 	msr	PSP, r0
 800662e:	f3bf 8f6f 	isb	sy
 8006632:	f04f 0000 	mov.w	r0, #0
 8006636:	f380 8811 	msr	BASEPRI, r0
 800663a:	4770      	bx	lr
 800663c:	f3af 8000 	nop.w

08006640 <pxCurrentTCBConst2>:
 8006640:	20000dfc 	.word	0x20000dfc
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8006644:	bf00      	nop
 8006646:	bf00      	nop

08006648 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8006648:	4808      	ldr	r0, [pc, #32]	@ (800666c <prvPortStartFirstTask+0x24>)
 800664a:	6800      	ldr	r0, [r0, #0]
 800664c:	6800      	ldr	r0, [r0, #0]
 800664e:	f380 8808 	msr	MSP, r0
 8006652:	f04f 0000 	mov.w	r0, #0
 8006656:	f380 8814 	msr	CONTROL, r0
 800665a:	b662      	cpsie	i
 800665c:	b661      	cpsie	f
 800665e:	f3bf 8f4f 	dsb	sy
 8006662:	f3bf 8f6f 	isb	sy
 8006666:	df00      	svc	0
 8006668:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800666a:	bf00      	nop
 800666c:	e000ed08 	.word	0xe000ed08

08006670 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8006670:	b580      	push	{r7, lr}
 8006672:	b086      	sub	sp, #24
 8006674:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8006676:	4b47      	ldr	r3, [pc, #284]	@ (8006794 <xPortStartScheduler+0x124>)
 8006678:	681b      	ldr	r3, [r3, #0]
 800667a:	4a47      	ldr	r2, [pc, #284]	@ (8006798 <xPortStartScheduler+0x128>)
 800667c:	4293      	cmp	r3, r2
 800667e:	d10b      	bne.n	8006698 <xPortStartScheduler+0x28>
	__asm volatile
 8006680:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006684:	f383 8811 	msr	BASEPRI, r3
 8006688:	f3bf 8f6f 	isb	sy
 800668c:	f3bf 8f4f 	dsb	sy
 8006690:	60fb      	str	r3, [r7, #12]
}
 8006692:	bf00      	nop
 8006694:	bf00      	nop
 8006696:	e7fd      	b.n	8006694 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8006698:	4b3e      	ldr	r3, [pc, #248]	@ (8006794 <xPortStartScheduler+0x124>)
 800669a:	681b      	ldr	r3, [r3, #0]
 800669c:	4a3f      	ldr	r2, [pc, #252]	@ (800679c <xPortStartScheduler+0x12c>)
 800669e:	4293      	cmp	r3, r2
 80066a0:	d10b      	bne.n	80066ba <xPortStartScheduler+0x4a>
	__asm volatile
 80066a2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80066a6:	f383 8811 	msr	BASEPRI, r3
 80066aa:	f3bf 8f6f 	isb	sy
 80066ae:	f3bf 8f4f 	dsb	sy
 80066b2:	613b      	str	r3, [r7, #16]
}
 80066b4:	bf00      	nop
 80066b6:	bf00      	nop
 80066b8:	e7fd      	b.n	80066b6 <xPortStartScheduler+0x46>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 80066ba:	4b39      	ldr	r3, [pc, #228]	@ (80067a0 <xPortStartScheduler+0x130>)
 80066bc:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 80066be:	697b      	ldr	r3, [r7, #20]
 80066c0:	781b      	ldrb	r3, [r3, #0]
 80066c2:	b2db      	uxtb	r3, r3
 80066c4:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 80066c6:	697b      	ldr	r3, [r7, #20]
 80066c8:	22ff      	movs	r2, #255	@ 0xff
 80066ca:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 80066cc:	697b      	ldr	r3, [r7, #20]
 80066ce:	781b      	ldrb	r3, [r3, #0]
 80066d0:	b2db      	uxtb	r3, r3
 80066d2:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 80066d4:	78fb      	ldrb	r3, [r7, #3]
 80066d6:	b2db      	uxtb	r3, r3
 80066d8:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 80066dc:	b2da      	uxtb	r2, r3
 80066de:	4b31      	ldr	r3, [pc, #196]	@ (80067a4 <xPortStartScheduler+0x134>)
 80066e0:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 80066e2:	4b31      	ldr	r3, [pc, #196]	@ (80067a8 <xPortStartScheduler+0x138>)
 80066e4:	2207      	movs	r2, #7
 80066e6:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 80066e8:	e009      	b.n	80066fe <xPortStartScheduler+0x8e>
		{
			ulMaxPRIGROUPValue--;
 80066ea:	4b2f      	ldr	r3, [pc, #188]	@ (80067a8 <xPortStartScheduler+0x138>)
 80066ec:	681b      	ldr	r3, [r3, #0]
 80066ee:	3b01      	subs	r3, #1
 80066f0:	4a2d      	ldr	r2, [pc, #180]	@ (80067a8 <xPortStartScheduler+0x138>)
 80066f2:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 80066f4:	78fb      	ldrb	r3, [r7, #3]
 80066f6:	b2db      	uxtb	r3, r3
 80066f8:	005b      	lsls	r3, r3, #1
 80066fa:	b2db      	uxtb	r3, r3
 80066fc:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 80066fe:	78fb      	ldrb	r3, [r7, #3]
 8006700:	b2db      	uxtb	r3, r3
 8006702:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006706:	2b80      	cmp	r3, #128	@ 0x80
 8006708:	d0ef      	beq.n	80066ea <xPortStartScheduler+0x7a>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 800670a:	4b27      	ldr	r3, [pc, #156]	@ (80067a8 <xPortStartScheduler+0x138>)
 800670c:	681b      	ldr	r3, [r3, #0]
 800670e:	f1c3 0307 	rsb	r3, r3, #7
 8006712:	2b04      	cmp	r3, #4
 8006714:	d00b      	beq.n	800672e <xPortStartScheduler+0xbe>
	__asm volatile
 8006716:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800671a:	f383 8811 	msr	BASEPRI, r3
 800671e:	f3bf 8f6f 	isb	sy
 8006722:	f3bf 8f4f 	dsb	sy
 8006726:	60bb      	str	r3, [r7, #8]
}
 8006728:	bf00      	nop
 800672a:	bf00      	nop
 800672c:	e7fd      	b.n	800672a <xPortStartScheduler+0xba>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 800672e:	4b1e      	ldr	r3, [pc, #120]	@ (80067a8 <xPortStartScheduler+0x138>)
 8006730:	681b      	ldr	r3, [r3, #0]
 8006732:	021b      	lsls	r3, r3, #8
 8006734:	4a1c      	ldr	r2, [pc, #112]	@ (80067a8 <xPortStartScheduler+0x138>)
 8006736:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8006738:	4b1b      	ldr	r3, [pc, #108]	@ (80067a8 <xPortStartScheduler+0x138>)
 800673a:	681b      	ldr	r3, [r3, #0]
 800673c:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8006740:	4a19      	ldr	r2, [pc, #100]	@ (80067a8 <xPortStartScheduler+0x138>)
 8006742:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8006744:	687b      	ldr	r3, [r7, #4]
 8006746:	b2da      	uxtb	r2, r3
 8006748:	697b      	ldr	r3, [r7, #20]
 800674a:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 800674c:	4b17      	ldr	r3, [pc, #92]	@ (80067ac <xPortStartScheduler+0x13c>)
 800674e:	681b      	ldr	r3, [r3, #0]
 8006750:	4a16      	ldr	r2, [pc, #88]	@ (80067ac <xPortStartScheduler+0x13c>)
 8006752:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8006756:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8006758:	4b14      	ldr	r3, [pc, #80]	@ (80067ac <xPortStartScheduler+0x13c>)
 800675a:	681b      	ldr	r3, [r3, #0]
 800675c:	4a13      	ldr	r2, [pc, #76]	@ (80067ac <xPortStartScheduler+0x13c>)
 800675e:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 8006762:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8006764:	f000 f8da 	bl	800691c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8006768:	4b11      	ldr	r3, [pc, #68]	@ (80067b0 <xPortStartScheduler+0x140>)
 800676a:	2200      	movs	r2, #0
 800676c:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 800676e:	f000 f8f9 	bl	8006964 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8006772:	4b10      	ldr	r3, [pc, #64]	@ (80067b4 <xPortStartScheduler+0x144>)
 8006774:	681b      	ldr	r3, [r3, #0]
 8006776:	4a0f      	ldr	r2, [pc, #60]	@ (80067b4 <xPortStartScheduler+0x144>)
 8006778:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 800677c:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 800677e:	f7ff ff63 	bl	8006648 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8006782:	f7ff f83b 	bl	80057fc <vTaskSwitchContext>
	prvTaskExitError();
 8006786:	f7ff ff19 	bl	80065bc <prvTaskExitError>

	/* Should not get here! */
	return 0;
 800678a:	2300      	movs	r3, #0
}
 800678c:	4618      	mov	r0, r3
 800678e:	3718      	adds	r7, #24
 8006790:	46bd      	mov	sp, r7
 8006792:	bd80      	pop	{r7, pc}
 8006794:	e000ed00 	.word	0xe000ed00
 8006798:	410fc271 	.word	0x410fc271
 800679c:	410fc270 	.word	0x410fc270
 80067a0:	e000e400 	.word	0xe000e400
 80067a4:	20001428 	.word	0x20001428
 80067a8:	2000142c 	.word	0x2000142c
 80067ac:	e000ed20 	.word	0xe000ed20
 80067b0:	20000050 	.word	0x20000050
 80067b4:	e000ef34 	.word	0xe000ef34

080067b8 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 80067b8:	b480      	push	{r7}
 80067ba:	b083      	sub	sp, #12
 80067bc:	af00      	add	r7, sp, #0
	__asm volatile
 80067be:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80067c2:	f383 8811 	msr	BASEPRI, r3
 80067c6:	f3bf 8f6f 	isb	sy
 80067ca:	f3bf 8f4f 	dsb	sy
 80067ce:	607b      	str	r3, [r7, #4]
}
 80067d0:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 80067d2:	4b10      	ldr	r3, [pc, #64]	@ (8006814 <vPortEnterCritical+0x5c>)
 80067d4:	681b      	ldr	r3, [r3, #0]
 80067d6:	3301      	adds	r3, #1
 80067d8:	4a0e      	ldr	r2, [pc, #56]	@ (8006814 <vPortEnterCritical+0x5c>)
 80067da:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 80067dc:	4b0d      	ldr	r3, [pc, #52]	@ (8006814 <vPortEnterCritical+0x5c>)
 80067de:	681b      	ldr	r3, [r3, #0]
 80067e0:	2b01      	cmp	r3, #1
 80067e2:	d110      	bne.n	8006806 <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 80067e4:	4b0c      	ldr	r3, [pc, #48]	@ (8006818 <vPortEnterCritical+0x60>)
 80067e6:	681b      	ldr	r3, [r3, #0]
 80067e8:	b2db      	uxtb	r3, r3
 80067ea:	2b00      	cmp	r3, #0
 80067ec:	d00b      	beq.n	8006806 <vPortEnterCritical+0x4e>
	__asm volatile
 80067ee:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80067f2:	f383 8811 	msr	BASEPRI, r3
 80067f6:	f3bf 8f6f 	isb	sy
 80067fa:	f3bf 8f4f 	dsb	sy
 80067fe:	603b      	str	r3, [r7, #0]
}
 8006800:	bf00      	nop
 8006802:	bf00      	nop
 8006804:	e7fd      	b.n	8006802 <vPortEnterCritical+0x4a>
	}
}
 8006806:	bf00      	nop
 8006808:	370c      	adds	r7, #12
 800680a:	46bd      	mov	sp, r7
 800680c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006810:	4770      	bx	lr
 8006812:	bf00      	nop
 8006814:	20000050 	.word	0x20000050
 8006818:	e000ed04 	.word	0xe000ed04

0800681c <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 800681c:	b480      	push	{r7}
 800681e:	b083      	sub	sp, #12
 8006820:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8006822:	4b12      	ldr	r3, [pc, #72]	@ (800686c <vPortExitCritical+0x50>)
 8006824:	681b      	ldr	r3, [r3, #0]
 8006826:	2b00      	cmp	r3, #0
 8006828:	d10b      	bne.n	8006842 <vPortExitCritical+0x26>
	__asm volatile
 800682a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800682e:	f383 8811 	msr	BASEPRI, r3
 8006832:	f3bf 8f6f 	isb	sy
 8006836:	f3bf 8f4f 	dsb	sy
 800683a:	607b      	str	r3, [r7, #4]
}
 800683c:	bf00      	nop
 800683e:	bf00      	nop
 8006840:	e7fd      	b.n	800683e <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8006842:	4b0a      	ldr	r3, [pc, #40]	@ (800686c <vPortExitCritical+0x50>)
 8006844:	681b      	ldr	r3, [r3, #0]
 8006846:	3b01      	subs	r3, #1
 8006848:	4a08      	ldr	r2, [pc, #32]	@ (800686c <vPortExitCritical+0x50>)
 800684a:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 800684c:	4b07      	ldr	r3, [pc, #28]	@ (800686c <vPortExitCritical+0x50>)
 800684e:	681b      	ldr	r3, [r3, #0]
 8006850:	2b00      	cmp	r3, #0
 8006852:	d105      	bne.n	8006860 <vPortExitCritical+0x44>
 8006854:	2300      	movs	r3, #0
 8006856:	603b      	str	r3, [r7, #0]
	__asm volatile
 8006858:	683b      	ldr	r3, [r7, #0]
 800685a:	f383 8811 	msr	BASEPRI, r3
}
 800685e:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8006860:	bf00      	nop
 8006862:	370c      	adds	r7, #12
 8006864:	46bd      	mov	sp, r7
 8006866:	f85d 7b04 	ldr.w	r7, [sp], #4
 800686a:	4770      	bx	lr
 800686c:	20000050 	.word	0x20000050

08006870 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8006870:	f3ef 8009 	mrs	r0, PSP
 8006874:	f3bf 8f6f 	isb	sy
 8006878:	4b15      	ldr	r3, [pc, #84]	@ (80068d0 <pxCurrentTCBConst>)
 800687a:	681a      	ldr	r2, [r3, #0]
 800687c:	f01e 0f10 	tst.w	lr, #16
 8006880:	bf08      	it	eq
 8006882:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8006886:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800688a:	6010      	str	r0, [r2, #0]
 800688c:	e92d 0009 	stmdb	sp!, {r0, r3}
 8006890:	f04f 0050 	mov.w	r0, #80	@ 0x50
 8006894:	f380 8811 	msr	BASEPRI, r0
 8006898:	f3bf 8f4f 	dsb	sy
 800689c:	f3bf 8f6f 	isb	sy
 80068a0:	f7fe ffac 	bl	80057fc <vTaskSwitchContext>
 80068a4:	f04f 0000 	mov.w	r0, #0
 80068a8:	f380 8811 	msr	BASEPRI, r0
 80068ac:	bc09      	pop	{r0, r3}
 80068ae:	6819      	ldr	r1, [r3, #0]
 80068b0:	6808      	ldr	r0, [r1, #0]
 80068b2:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80068b6:	f01e 0f10 	tst.w	lr, #16
 80068ba:	bf08      	it	eq
 80068bc:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 80068c0:	f380 8809 	msr	PSP, r0
 80068c4:	f3bf 8f6f 	isb	sy
 80068c8:	4770      	bx	lr
 80068ca:	bf00      	nop
 80068cc:	f3af 8000 	nop.w

080068d0 <pxCurrentTCBConst>:
 80068d0:	20000dfc 	.word	0x20000dfc
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 80068d4:	bf00      	nop
 80068d6:	bf00      	nop

080068d8 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 80068d8:	b580      	push	{r7, lr}
 80068da:	b082      	sub	sp, #8
 80068dc:	af00      	add	r7, sp, #0
	__asm volatile
 80068de:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80068e2:	f383 8811 	msr	BASEPRI, r3
 80068e6:	f3bf 8f6f 	isb	sy
 80068ea:	f3bf 8f4f 	dsb	sy
 80068ee:	607b      	str	r3, [r7, #4]
}
 80068f0:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 80068f2:	f7fe fec9 	bl	8005688 <xTaskIncrementTick>
 80068f6:	4603      	mov	r3, r0
 80068f8:	2b00      	cmp	r3, #0
 80068fa:	d003      	beq.n	8006904 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 80068fc:	4b06      	ldr	r3, [pc, #24]	@ (8006918 <xPortSysTickHandler+0x40>)
 80068fe:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006902:	601a      	str	r2, [r3, #0]
 8006904:	2300      	movs	r3, #0
 8006906:	603b      	str	r3, [r7, #0]
	__asm volatile
 8006908:	683b      	ldr	r3, [r7, #0]
 800690a:	f383 8811 	msr	BASEPRI, r3
}
 800690e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8006910:	bf00      	nop
 8006912:	3708      	adds	r7, #8
 8006914:	46bd      	mov	sp, r7
 8006916:	bd80      	pop	{r7, pc}
 8006918:	e000ed04 	.word	0xe000ed04

0800691c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800691c:	b480      	push	{r7}
 800691e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8006920:	4b0b      	ldr	r3, [pc, #44]	@ (8006950 <vPortSetupTimerInterrupt+0x34>)
 8006922:	2200      	movs	r2, #0
 8006924:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8006926:	4b0b      	ldr	r3, [pc, #44]	@ (8006954 <vPortSetupTimerInterrupt+0x38>)
 8006928:	2200      	movs	r2, #0
 800692a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800692c:	4b0a      	ldr	r3, [pc, #40]	@ (8006958 <vPortSetupTimerInterrupt+0x3c>)
 800692e:	681b      	ldr	r3, [r3, #0]
 8006930:	4a0a      	ldr	r2, [pc, #40]	@ (800695c <vPortSetupTimerInterrupt+0x40>)
 8006932:	fba2 2303 	umull	r2, r3, r2, r3
 8006936:	099b      	lsrs	r3, r3, #6
 8006938:	4a09      	ldr	r2, [pc, #36]	@ (8006960 <vPortSetupTimerInterrupt+0x44>)
 800693a:	3b01      	subs	r3, #1
 800693c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800693e:	4b04      	ldr	r3, [pc, #16]	@ (8006950 <vPortSetupTimerInterrupt+0x34>)
 8006940:	2207      	movs	r2, #7
 8006942:	601a      	str	r2, [r3, #0]
}
 8006944:	bf00      	nop
 8006946:	46bd      	mov	sp, r7
 8006948:	f85d 7b04 	ldr.w	r7, [sp], #4
 800694c:	4770      	bx	lr
 800694e:	bf00      	nop
 8006950:	e000e010 	.word	0xe000e010
 8006954:	e000e018 	.word	0xe000e018
 8006958:	20000044 	.word	0x20000044
 800695c:	10624dd3 	.word	0x10624dd3
 8006960:	e000e014 	.word	0xe000e014

08006964 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8006964:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 8006974 <vPortEnableVFP+0x10>
 8006968:	6801      	ldr	r1, [r0, #0]
 800696a:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800696e:	6001      	str	r1, [r0, #0]
 8006970:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8006972:	bf00      	nop
 8006974:	e000ed88 	.word	0xe000ed88

08006978 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 8006978:	b480      	push	{r7}
 800697a:	b085      	sub	sp, #20
 800697c:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 800697e:	f3ef 8305 	mrs	r3, IPSR
 8006982:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8006984:	68fb      	ldr	r3, [r7, #12]
 8006986:	2b0f      	cmp	r3, #15
 8006988:	d915      	bls.n	80069b6 <vPortValidateInterruptPriority+0x3e>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800698a:	4a18      	ldr	r2, [pc, #96]	@ (80069ec <vPortValidateInterruptPriority+0x74>)
 800698c:	68fb      	ldr	r3, [r7, #12]
 800698e:	4413      	add	r3, r2
 8006990:	781b      	ldrb	r3, [r3, #0]
 8006992:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8006994:	4b16      	ldr	r3, [pc, #88]	@ (80069f0 <vPortValidateInterruptPriority+0x78>)
 8006996:	781b      	ldrb	r3, [r3, #0]
 8006998:	7afa      	ldrb	r2, [r7, #11]
 800699a:	429a      	cmp	r2, r3
 800699c:	d20b      	bcs.n	80069b6 <vPortValidateInterruptPriority+0x3e>
	__asm volatile
 800699e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80069a2:	f383 8811 	msr	BASEPRI, r3
 80069a6:	f3bf 8f6f 	isb	sy
 80069aa:	f3bf 8f4f 	dsb	sy
 80069ae:	607b      	str	r3, [r7, #4]
}
 80069b0:	bf00      	nop
 80069b2:	bf00      	nop
 80069b4:	e7fd      	b.n	80069b2 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 80069b6:	4b0f      	ldr	r3, [pc, #60]	@ (80069f4 <vPortValidateInterruptPriority+0x7c>)
 80069b8:	681b      	ldr	r3, [r3, #0]
 80069ba:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 80069be:	4b0e      	ldr	r3, [pc, #56]	@ (80069f8 <vPortValidateInterruptPriority+0x80>)
 80069c0:	681b      	ldr	r3, [r3, #0]
 80069c2:	429a      	cmp	r2, r3
 80069c4:	d90b      	bls.n	80069de <vPortValidateInterruptPriority+0x66>
	__asm volatile
 80069c6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80069ca:	f383 8811 	msr	BASEPRI, r3
 80069ce:	f3bf 8f6f 	isb	sy
 80069d2:	f3bf 8f4f 	dsb	sy
 80069d6:	603b      	str	r3, [r7, #0]
}
 80069d8:	bf00      	nop
 80069da:	bf00      	nop
 80069dc:	e7fd      	b.n	80069da <vPortValidateInterruptPriority+0x62>
	}
 80069de:	bf00      	nop
 80069e0:	3714      	adds	r7, #20
 80069e2:	46bd      	mov	sp, r7
 80069e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069e8:	4770      	bx	lr
 80069ea:	bf00      	nop
 80069ec:	e000e3f0 	.word	0xe000e3f0
 80069f0:	20001428 	.word	0x20001428
 80069f4:	e000ed0c 	.word	0xe000ed0c
 80069f8:	2000142c 	.word	0x2000142c

080069fc <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 80069fc:	b580      	push	{r7, lr}
 80069fe:	b08a      	sub	sp, #40	@ 0x28
 8006a00:	af00      	add	r7, sp, #0
 8006a02:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8006a04:	2300      	movs	r3, #0
 8006a06:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8006a08:	f7fe fd82 	bl	8005510 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8006a0c:	4b5c      	ldr	r3, [pc, #368]	@ (8006b80 <pvPortMalloc+0x184>)
 8006a0e:	681b      	ldr	r3, [r3, #0]
 8006a10:	2b00      	cmp	r3, #0
 8006a12:	d101      	bne.n	8006a18 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8006a14:	f000 f924 	bl	8006c60 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8006a18:	4b5a      	ldr	r3, [pc, #360]	@ (8006b84 <pvPortMalloc+0x188>)
 8006a1a:	681a      	ldr	r2, [r3, #0]
 8006a1c:	687b      	ldr	r3, [r7, #4]
 8006a1e:	4013      	ands	r3, r2
 8006a20:	2b00      	cmp	r3, #0
 8006a22:	f040 8095 	bne.w	8006b50 <pvPortMalloc+0x154>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8006a26:	687b      	ldr	r3, [r7, #4]
 8006a28:	2b00      	cmp	r3, #0
 8006a2a:	d01e      	beq.n	8006a6a <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 8006a2c:	2208      	movs	r2, #8
 8006a2e:	687b      	ldr	r3, [r7, #4]
 8006a30:	4413      	add	r3, r2
 8006a32:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8006a34:	687b      	ldr	r3, [r7, #4]
 8006a36:	f003 0307 	and.w	r3, r3, #7
 8006a3a:	2b00      	cmp	r3, #0
 8006a3c:	d015      	beq.n	8006a6a <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 8006a3e:	687b      	ldr	r3, [r7, #4]
 8006a40:	f023 0307 	bic.w	r3, r3, #7
 8006a44:	3308      	adds	r3, #8
 8006a46:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8006a48:	687b      	ldr	r3, [r7, #4]
 8006a4a:	f003 0307 	and.w	r3, r3, #7
 8006a4e:	2b00      	cmp	r3, #0
 8006a50:	d00b      	beq.n	8006a6a <pvPortMalloc+0x6e>
	__asm volatile
 8006a52:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006a56:	f383 8811 	msr	BASEPRI, r3
 8006a5a:	f3bf 8f6f 	isb	sy
 8006a5e:	f3bf 8f4f 	dsb	sy
 8006a62:	617b      	str	r3, [r7, #20]
}
 8006a64:	bf00      	nop
 8006a66:	bf00      	nop
 8006a68:	e7fd      	b.n	8006a66 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8006a6a:	687b      	ldr	r3, [r7, #4]
 8006a6c:	2b00      	cmp	r3, #0
 8006a6e:	d06f      	beq.n	8006b50 <pvPortMalloc+0x154>
 8006a70:	4b45      	ldr	r3, [pc, #276]	@ (8006b88 <pvPortMalloc+0x18c>)
 8006a72:	681b      	ldr	r3, [r3, #0]
 8006a74:	687a      	ldr	r2, [r7, #4]
 8006a76:	429a      	cmp	r2, r3
 8006a78:	d86a      	bhi.n	8006b50 <pvPortMalloc+0x154>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 8006a7a:	4b44      	ldr	r3, [pc, #272]	@ (8006b8c <pvPortMalloc+0x190>)
 8006a7c:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 8006a7e:	4b43      	ldr	r3, [pc, #268]	@ (8006b8c <pvPortMalloc+0x190>)
 8006a80:	681b      	ldr	r3, [r3, #0]
 8006a82:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8006a84:	e004      	b.n	8006a90 <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 8006a86:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006a88:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 8006a8a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006a8c:	681b      	ldr	r3, [r3, #0]
 8006a8e:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8006a90:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006a92:	685b      	ldr	r3, [r3, #4]
 8006a94:	687a      	ldr	r2, [r7, #4]
 8006a96:	429a      	cmp	r2, r3
 8006a98:	d903      	bls.n	8006aa2 <pvPortMalloc+0xa6>
 8006a9a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006a9c:	681b      	ldr	r3, [r3, #0]
 8006a9e:	2b00      	cmp	r3, #0
 8006aa0:	d1f1      	bne.n	8006a86 <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8006aa2:	4b37      	ldr	r3, [pc, #220]	@ (8006b80 <pvPortMalloc+0x184>)
 8006aa4:	681b      	ldr	r3, [r3, #0]
 8006aa6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006aa8:	429a      	cmp	r2, r3
 8006aaa:	d051      	beq.n	8006b50 <pvPortMalloc+0x154>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8006aac:	6a3b      	ldr	r3, [r7, #32]
 8006aae:	681b      	ldr	r3, [r3, #0]
 8006ab0:	2208      	movs	r2, #8
 8006ab2:	4413      	add	r3, r2
 8006ab4:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8006ab6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006ab8:	681a      	ldr	r2, [r3, #0]
 8006aba:	6a3b      	ldr	r3, [r7, #32]
 8006abc:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8006abe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006ac0:	685a      	ldr	r2, [r3, #4]
 8006ac2:	687b      	ldr	r3, [r7, #4]
 8006ac4:	1ad2      	subs	r2, r2, r3
 8006ac6:	2308      	movs	r3, #8
 8006ac8:	005b      	lsls	r3, r3, #1
 8006aca:	429a      	cmp	r2, r3
 8006acc:	d920      	bls.n	8006b10 <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8006ace:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006ad0:	687b      	ldr	r3, [r7, #4]
 8006ad2:	4413      	add	r3, r2
 8006ad4:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8006ad6:	69bb      	ldr	r3, [r7, #24]
 8006ad8:	f003 0307 	and.w	r3, r3, #7
 8006adc:	2b00      	cmp	r3, #0
 8006ade:	d00b      	beq.n	8006af8 <pvPortMalloc+0xfc>
	__asm volatile
 8006ae0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006ae4:	f383 8811 	msr	BASEPRI, r3
 8006ae8:	f3bf 8f6f 	isb	sy
 8006aec:	f3bf 8f4f 	dsb	sy
 8006af0:	613b      	str	r3, [r7, #16]
}
 8006af2:	bf00      	nop
 8006af4:	bf00      	nop
 8006af6:	e7fd      	b.n	8006af4 <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8006af8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006afa:	685a      	ldr	r2, [r3, #4]
 8006afc:	687b      	ldr	r3, [r7, #4]
 8006afe:	1ad2      	subs	r2, r2, r3
 8006b00:	69bb      	ldr	r3, [r7, #24]
 8006b02:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8006b04:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006b06:	687a      	ldr	r2, [r7, #4]
 8006b08:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8006b0a:	69b8      	ldr	r0, [r7, #24]
 8006b0c:	f000 f90a 	bl	8006d24 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8006b10:	4b1d      	ldr	r3, [pc, #116]	@ (8006b88 <pvPortMalloc+0x18c>)
 8006b12:	681a      	ldr	r2, [r3, #0]
 8006b14:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006b16:	685b      	ldr	r3, [r3, #4]
 8006b18:	1ad3      	subs	r3, r2, r3
 8006b1a:	4a1b      	ldr	r2, [pc, #108]	@ (8006b88 <pvPortMalloc+0x18c>)
 8006b1c:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8006b1e:	4b1a      	ldr	r3, [pc, #104]	@ (8006b88 <pvPortMalloc+0x18c>)
 8006b20:	681a      	ldr	r2, [r3, #0]
 8006b22:	4b1b      	ldr	r3, [pc, #108]	@ (8006b90 <pvPortMalloc+0x194>)
 8006b24:	681b      	ldr	r3, [r3, #0]
 8006b26:	429a      	cmp	r2, r3
 8006b28:	d203      	bcs.n	8006b32 <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8006b2a:	4b17      	ldr	r3, [pc, #92]	@ (8006b88 <pvPortMalloc+0x18c>)
 8006b2c:	681b      	ldr	r3, [r3, #0]
 8006b2e:	4a18      	ldr	r2, [pc, #96]	@ (8006b90 <pvPortMalloc+0x194>)
 8006b30:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8006b32:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006b34:	685a      	ldr	r2, [r3, #4]
 8006b36:	4b13      	ldr	r3, [pc, #76]	@ (8006b84 <pvPortMalloc+0x188>)
 8006b38:	681b      	ldr	r3, [r3, #0]
 8006b3a:	431a      	orrs	r2, r3
 8006b3c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006b3e:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8006b40:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006b42:	2200      	movs	r2, #0
 8006b44:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 8006b46:	4b13      	ldr	r3, [pc, #76]	@ (8006b94 <pvPortMalloc+0x198>)
 8006b48:	681b      	ldr	r3, [r3, #0]
 8006b4a:	3301      	adds	r3, #1
 8006b4c:	4a11      	ldr	r2, [pc, #68]	@ (8006b94 <pvPortMalloc+0x198>)
 8006b4e:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8006b50:	f7fe fcec 	bl	800552c <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8006b54:	69fb      	ldr	r3, [r7, #28]
 8006b56:	f003 0307 	and.w	r3, r3, #7
 8006b5a:	2b00      	cmp	r3, #0
 8006b5c:	d00b      	beq.n	8006b76 <pvPortMalloc+0x17a>
	__asm volatile
 8006b5e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006b62:	f383 8811 	msr	BASEPRI, r3
 8006b66:	f3bf 8f6f 	isb	sy
 8006b6a:	f3bf 8f4f 	dsb	sy
 8006b6e:	60fb      	str	r3, [r7, #12]
}
 8006b70:	bf00      	nop
 8006b72:	bf00      	nop
 8006b74:	e7fd      	b.n	8006b72 <pvPortMalloc+0x176>
	return pvReturn;
 8006b76:	69fb      	ldr	r3, [r7, #28]
}
 8006b78:	4618      	mov	r0, r3
 8006b7a:	3728      	adds	r7, #40	@ 0x28
 8006b7c:	46bd      	mov	sp, r7
 8006b7e:	bd80      	pop	{r7, pc}
 8006b80:	20002038 	.word	0x20002038
 8006b84:	2000204c 	.word	0x2000204c
 8006b88:	2000203c 	.word	0x2000203c
 8006b8c:	20002030 	.word	0x20002030
 8006b90:	20002040 	.word	0x20002040
 8006b94:	20002044 	.word	0x20002044

08006b98 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8006b98:	b580      	push	{r7, lr}
 8006b9a:	b086      	sub	sp, #24
 8006b9c:	af00      	add	r7, sp, #0
 8006b9e:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8006ba0:	687b      	ldr	r3, [r7, #4]
 8006ba2:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8006ba4:	687b      	ldr	r3, [r7, #4]
 8006ba6:	2b00      	cmp	r3, #0
 8006ba8:	d04f      	beq.n	8006c4a <vPortFree+0xb2>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 8006baa:	2308      	movs	r3, #8
 8006bac:	425b      	negs	r3, r3
 8006bae:	697a      	ldr	r2, [r7, #20]
 8006bb0:	4413      	add	r3, r2
 8006bb2:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8006bb4:	697b      	ldr	r3, [r7, #20]
 8006bb6:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8006bb8:	693b      	ldr	r3, [r7, #16]
 8006bba:	685a      	ldr	r2, [r3, #4]
 8006bbc:	4b25      	ldr	r3, [pc, #148]	@ (8006c54 <vPortFree+0xbc>)
 8006bbe:	681b      	ldr	r3, [r3, #0]
 8006bc0:	4013      	ands	r3, r2
 8006bc2:	2b00      	cmp	r3, #0
 8006bc4:	d10b      	bne.n	8006bde <vPortFree+0x46>
	__asm volatile
 8006bc6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006bca:	f383 8811 	msr	BASEPRI, r3
 8006bce:	f3bf 8f6f 	isb	sy
 8006bd2:	f3bf 8f4f 	dsb	sy
 8006bd6:	60fb      	str	r3, [r7, #12]
}
 8006bd8:	bf00      	nop
 8006bda:	bf00      	nop
 8006bdc:	e7fd      	b.n	8006bda <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8006bde:	693b      	ldr	r3, [r7, #16]
 8006be0:	681b      	ldr	r3, [r3, #0]
 8006be2:	2b00      	cmp	r3, #0
 8006be4:	d00b      	beq.n	8006bfe <vPortFree+0x66>
	__asm volatile
 8006be6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006bea:	f383 8811 	msr	BASEPRI, r3
 8006bee:	f3bf 8f6f 	isb	sy
 8006bf2:	f3bf 8f4f 	dsb	sy
 8006bf6:	60bb      	str	r3, [r7, #8]
}
 8006bf8:	bf00      	nop
 8006bfa:	bf00      	nop
 8006bfc:	e7fd      	b.n	8006bfa <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8006bfe:	693b      	ldr	r3, [r7, #16]
 8006c00:	685a      	ldr	r2, [r3, #4]
 8006c02:	4b14      	ldr	r3, [pc, #80]	@ (8006c54 <vPortFree+0xbc>)
 8006c04:	681b      	ldr	r3, [r3, #0]
 8006c06:	4013      	ands	r3, r2
 8006c08:	2b00      	cmp	r3, #0
 8006c0a:	d01e      	beq.n	8006c4a <vPortFree+0xb2>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8006c0c:	693b      	ldr	r3, [r7, #16]
 8006c0e:	681b      	ldr	r3, [r3, #0]
 8006c10:	2b00      	cmp	r3, #0
 8006c12:	d11a      	bne.n	8006c4a <vPortFree+0xb2>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8006c14:	693b      	ldr	r3, [r7, #16]
 8006c16:	685a      	ldr	r2, [r3, #4]
 8006c18:	4b0e      	ldr	r3, [pc, #56]	@ (8006c54 <vPortFree+0xbc>)
 8006c1a:	681b      	ldr	r3, [r3, #0]
 8006c1c:	43db      	mvns	r3, r3
 8006c1e:	401a      	ands	r2, r3
 8006c20:	693b      	ldr	r3, [r7, #16]
 8006c22:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8006c24:	f7fe fc74 	bl	8005510 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8006c28:	693b      	ldr	r3, [r7, #16]
 8006c2a:	685a      	ldr	r2, [r3, #4]
 8006c2c:	4b0a      	ldr	r3, [pc, #40]	@ (8006c58 <vPortFree+0xc0>)
 8006c2e:	681b      	ldr	r3, [r3, #0]
 8006c30:	4413      	add	r3, r2
 8006c32:	4a09      	ldr	r2, [pc, #36]	@ (8006c58 <vPortFree+0xc0>)
 8006c34:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8006c36:	6938      	ldr	r0, [r7, #16]
 8006c38:	f000 f874 	bl	8006d24 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 8006c3c:	4b07      	ldr	r3, [pc, #28]	@ (8006c5c <vPortFree+0xc4>)
 8006c3e:	681b      	ldr	r3, [r3, #0]
 8006c40:	3301      	adds	r3, #1
 8006c42:	4a06      	ldr	r2, [pc, #24]	@ (8006c5c <vPortFree+0xc4>)
 8006c44:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 8006c46:	f7fe fc71 	bl	800552c <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 8006c4a:	bf00      	nop
 8006c4c:	3718      	adds	r7, #24
 8006c4e:	46bd      	mov	sp, r7
 8006c50:	bd80      	pop	{r7, pc}
 8006c52:	bf00      	nop
 8006c54:	2000204c 	.word	0x2000204c
 8006c58:	2000203c 	.word	0x2000203c
 8006c5c:	20002048 	.word	0x20002048

08006c60 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8006c60:	b480      	push	{r7}
 8006c62:	b085      	sub	sp, #20
 8006c64:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8006c66:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 8006c6a:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8006c6c:	4b27      	ldr	r3, [pc, #156]	@ (8006d0c <prvHeapInit+0xac>)
 8006c6e:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8006c70:	68fb      	ldr	r3, [r7, #12]
 8006c72:	f003 0307 	and.w	r3, r3, #7
 8006c76:	2b00      	cmp	r3, #0
 8006c78:	d00c      	beq.n	8006c94 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8006c7a:	68fb      	ldr	r3, [r7, #12]
 8006c7c:	3307      	adds	r3, #7
 8006c7e:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8006c80:	68fb      	ldr	r3, [r7, #12]
 8006c82:	f023 0307 	bic.w	r3, r3, #7
 8006c86:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8006c88:	68ba      	ldr	r2, [r7, #8]
 8006c8a:	68fb      	ldr	r3, [r7, #12]
 8006c8c:	1ad3      	subs	r3, r2, r3
 8006c8e:	4a1f      	ldr	r2, [pc, #124]	@ (8006d0c <prvHeapInit+0xac>)
 8006c90:	4413      	add	r3, r2
 8006c92:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8006c94:	68fb      	ldr	r3, [r7, #12]
 8006c96:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8006c98:	4a1d      	ldr	r2, [pc, #116]	@ (8006d10 <prvHeapInit+0xb0>)
 8006c9a:	687b      	ldr	r3, [r7, #4]
 8006c9c:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8006c9e:	4b1c      	ldr	r3, [pc, #112]	@ (8006d10 <prvHeapInit+0xb0>)
 8006ca0:	2200      	movs	r2, #0
 8006ca2:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8006ca4:	687b      	ldr	r3, [r7, #4]
 8006ca6:	68ba      	ldr	r2, [r7, #8]
 8006ca8:	4413      	add	r3, r2
 8006caa:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8006cac:	2208      	movs	r2, #8
 8006cae:	68fb      	ldr	r3, [r7, #12]
 8006cb0:	1a9b      	subs	r3, r3, r2
 8006cb2:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8006cb4:	68fb      	ldr	r3, [r7, #12]
 8006cb6:	f023 0307 	bic.w	r3, r3, #7
 8006cba:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8006cbc:	68fb      	ldr	r3, [r7, #12]
 8006cbe:	4a15      	ldr	r2, [pc, #84]	@ (8006d14 <prvHeapInit+0xb4>)
 8006cc0:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8006cc2:	4b14      	ldr	r3, [pc, #80]	@ (8006d14 <prvHeapInit+0xb4>)
 8006cc4:	681b      	ldr	r3, [r3, #0]
 8006cc6:	2200      	movs	r2, #0
 8006cc8:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 8006cca:	4b12      	ldr	r3, [pc, #72]	@ (8006d14 <prvHeapInit+0xb4>)
 8006ccc:	681b      	ldr	r3, [r3, #0]
 8006cce:	2200      	movs	r2, #0
 8006cd0:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8006cd2:	687b      	ldr	r3, [r7, #4]
 8006cd4:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8006cd6:	683b      	ldr	r3, [r7, #0]
 8006cd8:	68fa      	ldr	r2, [r7, #12]
 8006cda:	1ad2      	subs	r2, r2, r3
 8006cdc:	683b      	ldr	r3, [r7, #0]
 8006cde:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8006ce0:	4b0c      	ldr	r3, [pc, #48]	@ (8006d14 <prvHeapInit+0xb4>)
 8006ce2:	681a      	ldr	r2, [r3, #0]
 8006ce4:	683b      	ldr	r3, [r7, #0]
 8006ce6:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8006ce8:	683b      	ldr	r3, [r7, #0]
 8006cea:	685b      	ldr	r3, [r3, #4]
 8006cec:	4a0a      	ldr	r2, [pc, #40]	@ (8006d18 <prvHeapInit+0xb8>)
 8006cee:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8006cf0:	683b      	ldr	r3, [r7, #0]
 8006cf2:	685b      	ldr	r3, [r3, #4]
 8006cf4:	4a09      	ldr	r2, [pc, #36]	@ (8006d1c <prvHeapInit+0xbc>)
 8006cf6:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8006cf8:	4b09      	ldr	r3, [pc, #36]	@ (8006d20 <prvHeapInit+0xc0>)
 8006cfa:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 8006cfe:	601a      	str	r2, [r3, #0]
}
 8006d00:	bf00      	nop
 8006d02:	3714      	adds	r7, #20
 8006d04:	46bd      	mov	sp, r7
 8006d06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d0a:	4770      	bx	lr
 8006d0c:	20001430 	.word	0x20001430
 8006d10:	20002030 	.word	0x20002030
 8006d14:	20002038 	.word	0x20002038
 8006d18:	20002040 	.word	0x20002040
 8006d1c:	2000203c 	.word	0x2000203c
 8006d20:	2000204c 	.word	0x2000204c

08006d24 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8006d24:	b480      	push	{r7}
 8006d26:	b085      	sub	sp, #20
 8006d28:	af00      	add	r7, sp, #0
 8006d2a:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8006d2c:	4b28      	ldr	r3, [pc, #160]	@ (8006dd0 <prvInsertBlockIntoFreeList+0xac>)
 8006d2e:	60fb      	str	r3, [r7, #12]
 8006d30:	e002      	b.n	8006d38 <prvInsertBlockIntoFreeList+0x14>
 8006d32:	68fb      	ldr	r3, [r7, #12]
 8006d34:	681b      	ldr	r3, [r3, #0]
 8006d36:	60fb      	str	r3, [r7, #12]
 8006d38:	68fb      	ldr	r3, [r7, #12]
 8006d3a:	681b      	ldr	r3, [r3, #0]
 8006d3c:	687a      	ldr	r2, [r7, #4]
 8006d3e:	429a      	cmp	r2, r3
 8006d40:	d8f7      	bhi.n	8006d32 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8006d42:	68fb      	ldr	r3, [r7, #12]
 8006d44:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8006d46:	68fb      	ldr	r3, [r7, #12]
 8006d48:	685b      	ldr	r3, [r3, #4]
 8006d4a:	68ba      	ldr	r2, [r7, #8]
 8006d4c:	4413      	add	r3, r2
 8006d4e:	687a      	ldr	r2, [r7, #4]
 8006d50:	429a      	cmp	r2, r3
 8006d52:	d108      	bne.n	8006d66 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8006d54:	68fb      	ldr	r3, [r7, #12]
 8006d56:	685a      	ldr	r2, [r3, #4]
 8006d58:	687b      	ldr	r3, [r7, #4]
 8006d5a:	685b      	ldr	r3, [r3, #4]
 8006d5c:	441a      	add	r2, r3
 8006d5e:	68fb      	ldr	r3, [r7, #12]
 8006d60:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8006d62:	68fb      	ldr	r3, [r7, #12]
 8006d64:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 8006d66:	687b      	ldr	r3, [r7, #4]
 8006d68:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8006d6a:	687b      	ldr	r3, [r7, #4]
 8006d6c:	685b      	ldr	r3, [r3, #4]
 8006d6e:	68ba      	ldr	r2, [r7, #8]
 8006d70:	441a      	add	r2, r3
 8006d72:	68fb      	ldr	r3, [r7, #12]
 8006d74:	681b      	ldr	r3, [r3, #0]
 8006d76:	429a      	cmp	r2, r3
 8006d78:	d118      	bne.n	8006dac <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 8006d7a:	68fb      	ldr	r3, [r7, #12]
 8006d7c:	681a      	ldr	r2, [r3, #0]
 8006d7e:	4b15      	ldr	r3, [pc, #84]	@ (8006dd4 <prvInsertBlockIntoFreeList+0xb0>)
 8006d80:	681b      	ldr	r3, [r3, #0]
 8006d82:	429a      	cmp	r2, r3
 8006d84:	d00d      	beq.n	8006da2 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8006d86:	687b      	ldr	r3, [r7, #4]
 8006d88:	685a      	ldr	r2, [r3, #4]
 8006d8a:	68fb      	ldr	r3, [r7, #12]
 8006d8c:	681b      	ldr	r3, [r3, #0]
 8006d8e:	685b      	ldr	r3, [r3, #4]
 8006d90:	441a      	add	r2, r3
 8006d92:	687b      	ldr	r3, [r7, #4]
 8006d94:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8006d96:	68fb      	ldr	r3, [r7, #12]
 8006d98:	681b      	ldr	r3, [r3, #0]
 8006d9a:	681a      	ldr	r2, [r3, #0]
 8006d9c:	687b      	ldr	r3, [r7, #4]
 8006d9e:	601a      	str	r2, [r3, #0]
 8006da0:	e008      	b.n	8006db4 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8006da2:	4b0c      	ldr	r3, [pc, #48]	@ (8006dd4 <prvInsertBlockIntoFreeList+0xb0>)
 8006da4:	681a      	ldr	r2, [r3, #0]
 8006da6:	687b      	ldr	r3, [r7, #4]
 8006da8:	601a      	str	r2, [r3, #0]
 8006daa:	e003      	b.n	8006db4 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8006dac:	68fb      	ldr	r3, [r7, #12]
 8006dae:	681a      	ldr	r2, [r3, #0]
 8006db0:	687b      	ldr	r3, [r7, #4]
 8006db2:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8006db4:	68fa      	ldr	r2, [r7, #12]
 8006db6:	687b      	ldr	r3, [r7, #4]
 8006db8:	429a      	cmp	r2, r3
 8006dba:	d002      	beq.n	8006dc2 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8006dbc:	68fb      	ldr	r3, [r7, #12]
 8006dbe:	687a      	ldr	r2, [r7, #4]
 8006dc0:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8006dc2:	bf00      	nop
 8006dc4:	3714      	adds	r7, #20
 8006dc6:	46bd      	mov	sp, r7
 8006dc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006dcc:	4770      	bx	lr
 8006dce:	bf00      	nop
 8006dd0:	20002030 	.word	0x20002030
 8006dd4:	20002038 	.word	0x20002038

08006dd8 <siprintf>:
 8006dd8:	b40e      	push	{r1, r2, r3}
 8006dda:	b510      	push	{r4, lr}
 8006ddc:	b09d      	sub	sp, #116	@ 0x74
 8006dde:	ab1f      	add	r3, sp, #124	@ 0x7c
 8006de0:	9002      	str	r0, [sp, #8]
 8006de2:	9006      	str	r0, [sp, #24]
 8006de4:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8006de8:	480a      	ldr	r0, [pc, #40]	@ (8006e14 <siprintf+0x3c>)
 8006dea:	9107      	str	r1, [sp, #28]
 8006dec:	9104      	str	r1, [sp, #16]
 8006dee:	490a      	ldr	r1, [pc, #40]	@ (8006e18 <siprintf+0x40>)
 8006df0:	f853 2b04 	ldr.w	r2, [r3], #4
 8006df4:	9105      	str	r1, [sp, #20]
 8006df6:	2400      	movs	r4, #0
 8006df8:	a902      	add	r1, sp, #8
 8006dfa:	6800      	ldr	r0, [r0, #0]
 8006dfc:	9301      	str	r3, [sp, #4]
 8006dfe:	941b      	str	r4, [sp, #108]	@ 0x6c
 8006e00:	f000 f9a2 	bl	8007148 <_svfiprintf_r>
 8006e04:	9b02      	ldr	r3, [sp, #8]
 8006e06:	701c      	strb	r4, [r3, #0]
 8006e08:	b01d      	add	sp, #116	@ 0x74
 8006e0a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006e0e:	b003      	add	sp, #12
 8006e10:	4770      	bx	lr
 8006e12:	bf00      	nop
 8006e14:	20000054 	.word	0x20000054
 8006e18:	ffff0208 	.word	0xffff0208

08006e1c <memset>:
 8006e1c:	4402      	add	r2, r0
 8006e1e:	4603      	mov	r3, r0
 8006e20:	4293      	cmp	r3, r2
 8006e22:	d100      	bne.n	8006e26 <memset+0xa>
 8006e24:	4770      	bx	lr
 8006e26:	f803 1b01 	strb.w	r1, [r3], #1
 8006e2a:	e7f9      	b.n	8006e20 <memset+0x4>

08006e2c <__errno>:
 8006e2c:	4b01      	ldr	r3, [pc, #4]	@ (8006e34 <__errno+0x8>)
 8006e2e:	6818      	ldr	r0, [r3, #0]
 8006e30:	4770      	bx	lr
 8006e32:	bf00      	nop
 8006e34:	20000054 	.word	0x20000054

08006e38 <__libc_init_array>:
 8006e38:	b570      	push	{r4, r5, r6, lr}
 8006e3a:	4d0d      	ldr	r5, [pc, #52]	@ (8006e70 <__libc_init_array+0x38>)
 8006e3c:	4c0d      	ldr	r4, [pc, #52]	@ (8006e74 <__libc_init_array+0x3c>)
 8006e3e:	1b64      	subs	r4, r4, r5
 8006e40:	10a4      	asrs	r4, r4, #2
 8006e42:	2600      	movs	r6, #0
 8006e44:	42a6      	cmp	r6, r4
 8006e46:	d109      	bne.n	8006e5c <__libc_init_array+0x24>
 8006e48:	4d0b      	ldr	r5, [pc, #44]	@ (8006e78 <__libc_init_array+0x40>)
 8006e4a:	4c0c      	ldr	r4, [pc, #48]	@ (8006e7c <__libc_init_array+0x44>)
 8006e4c:	f000 fc64 	bl	8007718 <_init>
 8006e50:	1b64      	subs	r4, r4, r5
 8006e52:	10a4      	asrs	r4, r4, #2
 8006e54:	2600      	movs	r6, #0
 8006e56:	42a6      	cmp	r6, r4
 8006e58:	d105      	bne.n	8006e66 <__libc_init_array+0x2e>
 8006e5a:	bd70      	pop	{r4, r5, r6, pc}
 8006e5c:	f855 3b04 	ldr.w	r3, [r5], #4
 8006e60:	4798      	blx	r3
 8006e62:	3601      	adds	r6, #1
 8006e64:	e7ee      	b.n	8006e44 <__libc_init_array+0xc>
 8006e66:	f855 3b04 	ldr.w	r3, [r5], #4
 8006e6a:	4798      	blx	r3
 8006e6c:	3601      	adds	r6, #1
 8006e6e:	e7f2      	b.n	8006e56 <__libc_init_array+0x1e>
 8006e70:	08007904 	.word	0x08007904
 8006e74:	08007904 	.word	0x08007904
 8006e78:	08007904 	.word	0x08007904
 8006e7c:	08007908 	.word	0x08007908

08006e80 <__retarget_lock_acquire_recursive>:
 8006e80:	4770      	bx	lr

08006e82 <__retarget_lock_release_recursive>:
 8006e82:	4770      	bx	lr

08006e84 <memcpy>:
 8006e84:	440a      	add	r2, r1
 8006e86:	4291      	cmp	r1, r2
 8006e88:	f100 33ff 	add.w	r3, r0, #4294967295	@ 0xffffffff
 8006e8c:	d100      	bne.n	8006e90 <memcpy+0xc>
 8006e8e:	4770      	bx	lr
 8006e90:	b510      	push	{r4, lr}
 8006e92:	f811 4b01 	ldrb.w	r4, [r1], #1
 8006e96:	f803 4f01 	strb.w	r4, [r3, #1]!
 8006e9a:	4291      	cmp	r1, r2
 8006e9c:	d1f9      	bne.n	8006e92 <memcpy+0xe>
 8006e9e:	bd10      	pop	{r4, pc}

08006ea0 <_free_r>:
 8006ea0:	b538      	push	{r3, r4, r5, lr}
 8006ea2:	4605      	mov	r5, r0
 8006ea4:	2900      	cmp	r1, #0
 8006ea6:	d041      	beq.n	8006f2c <_free_r+0x8c>
 8006ea8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8006eac:	1f0c      	subs	r4, r1, #4
 8006eae:	2b00      	cmp	r3, #0
 8006eb0:	bfb8      	it	lt
 8006eb2:	18e4      	addlt	r4, r4, r3
 8006eb4:	f000 f8e0 	bl	8007078 <__malloc_lock>
 8006eb8:	4a1d      	ldr	r2, [pc, #116]	@ (8006f30 <_free_r+0x90>)
 8006eba:	6813      	ldr	r3, [r2, #0]
 8006ebc:	b933      	cbnz	r3, 8006ecc <_free_r+0x2c>
 8006ebe:	6063      	str	r3, [r4, #4]
 8006ec0:	6014      	str	r4, [r2, #0]
 8006ec2:	4628      	mov	r0, r5
 8006ec4:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8006ec8:	f000 b8dc 	b.w	8007084 <__malloc_unlock>
 8006ecc:	42a3      	cmp	r3, r4
 8006ece:	d908      	bls.n	8006ee2 <_free_r+0x42>
 8006ed0:	6820      	ldr	r0, [r4, #0]
 8006ed2:	1821      	adds	r1, r4, r0
 8006ed4:	428b      	cmp	r3, r1
 8006ed6:	bf01      	itttt	eq
 8006ed8:	6819      	ldreq	r1, [r3, #0]
 8006eda:	685b      	ldreq	r3, [r3, #4]
 8006edc:	1809      	addeq	r1, r1, r0
 8006ede:	6021      	streq	r1, [r4, #0]
 8006ee0:	e7ed      	b.n	8006ebe <_free_r+0x1e>
 8006ee2:	461a      	mov	r2, r3
 8006ee4:	685b      	ldr	r3, [r3, #4]
 8006ee6:	b10b      	cbz	r3, 8006eec <_free_r+0x4c>
 8006ee8:	42a3      	cmp	r3, r4
 8006eea:	d9fa      	bls.n	8006ee2 <_free_r+0x42>
 8006eec:	6811      	ldr	r1, [r2, #0]
 8006eee:	1850      	adds	r0, r2, r1
 8006ef0:	42a0      	cmp	r0, r4
 8006ef2:	d10b      	bne.n	8006f0c <_free_r+0x6c>
 8006ef4:	6820      	ldr	r0, [r4, #0]
 8006ef6:	4401      	add	r1, r0
 8006ef8:	1850      	adds	r0, r2, r1
 8006efa:	4283      	cmp	r3, r0
 8006efc:	6011      	str	r1, [r2, #0]
 8006efe:	d1e0      	bne.n	8006ec2 <_free_r+0x22>
 8006f00:	6818      	ldr	r0, [r3, #0]
 8006f02:	685b      	ldr	r3, [r3, #4]
 8006f04:	6053      	str	r3, [r2, #4]
 8006f06:	4408      	add	r0, r1
 8006f08:	6010      	str	r0, [r2, #0]
 8006f0a:	e7da      	b.n	8006ec2 <_free_r+0x22>
 8006f0c:	d902      	bls.n	8006f14 <_free_r+0x74>
 8006f0e:	230c      	movs	r3, #12
 8006f10:	602b      	str	r3, [r5, #0]
 8006f12:	e7d6      	b.n	8006ec2 <_free_r+0x22>
 8006f14:	6820      	ldr	r0, [r4, #0]
 8006f16:	1821      	adds	r1, r4, r0
 8006f18:	428b      	cmp	r3, r1
 8006f1a:	bf04      	itt	eq
 8006f1c:	6819      	ldreq	r1, [r3, #0]
 8006f1e:	685b      	ldreq	r3, [r3, #4]
 8006f20:	6063      	str	r3, [r4, #4]
 8006f22:	bf04      	itt	eq
 8006f24:	1809      	addeq	r1, r1, r0
 8006f26:	6021      	streq	r1, [r4, #0]
 8006f28:	6054      	str	r4, [r2, #4]
 8006f2a:	e7ca      	b.n	8006ec2 <_free_r+0x22>
 8006f2c:	bd38      	pop	{r3, r4, r5, pc}
 8006f2e:	bf00      	nop
 8006f30:	20002194 	.word	0x20002194

08006f34 <sbrk_aligned>:
 8006f34:	b570      	push	{r4, r5, r6, lr}
 8006f36:	4e0f      	ldr	r6, [pc, #60]	@ (8006f74 <sbrk_aligned+0x40>)
 8006f38:	460c      	mov	r4, r1
 8006f3a:	6831      	ldr	r1, [r6, #0]
 8006f3c:	4605      	mov	r5, r0
 8006f3e:	b911      	cbnz	r1, 8006f46 <sbrk_aligned+0x12>
 8006f40:	f000 fba4 	bl	800768c <_sbrk_r>
 8006f44:	6030      	str	r0, [r6, #0]
 8006f46:	4621      	mov	r1, r4
 8006f48:	4628      	mov	r0, r5
 8006f4a:	f000 fb9f 	bl	800768c <_sbrk_r>
 8006f4e:	1c43      	adds	r3, r0, #1
 8006f50:	d103      	bne.n	8006f5a <sbrk_aligned+0x26>
 8006f52:	f04f 34ff 	mov.w	r4, #4294967295	@ 0xffffffff
 8006f56:	4620      	mov	r0, r4
 8006f58:	bd70      	pop	{r4, r5, r6, pc}
 8006f5a:	1cc4      	adds	r4, r0, #3
 8006f5c:	f024 0403 	bic.w	r4, r4, #3
 8006f60:	42a0      	cmp	r0, r4
 8006f62:	d0f8      	beq.n	8006f56 <sbrk_aligned+0x22>
 8006f64:	1a21      	subs	r1, r4, r0
 8006f66:	4628      	mov	r0, r5
 8006f68:	f000 fb90 	bl	800768c <_sbrk_r>
 8006f6c:	3001      	adds	r0, #1
 8006f6e:	d1f2      	bne.n	8006f56 <sbrk_aligned+0x22>
 8006f70:	e7ef      	b.n	8006f52 <sbrk_aligned+0x1e>
 8006f72:	bf00      	nop
 8006f74:	20002190 	.word	0x20002190

08006f78 <_malloc_r>:
 8006f78:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006f7c:	1ccd      	adds	r5, r1, #3
 8006f7e:	f025 0503 	bic.w	r5, r5, #3
 8006f82:	3508      	adds	r5, #8
 8006f84:	2d0c      	cmp	r5, #12
 8006f86:	bf38      	it	cc
 8006f88:	250c      	movcc	r5, #12
 8006f8a:	2d00      	cmp	r5, #0
 8006f8c:	4606      	mov	r6, r0
 8006f8e:	db01      	blt.n	8006f94 <_malloc_r+0x1c>
 8006f90:	42a9      	cmp	r1, r5
 8006f92:	d904      	bls.n	8006f9e <_malloc_r+0x26>
 8006f94:	230c      	movs	r3, #12
 8006f96:	6033      	str	r3, [r6, #0]
 8006f98:	2000      	movs	r0, #0
 8006f9a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006f9e:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8007074 <_malloc_r+0xfc>
 8006fa2:	f000 f869 	bl	8007078 <__malloc_lock>
 8006fa6:	f8d8 3000 	ldr.w	r3, [r8]
 8006faa:	461c      	mov	r4, r3
 8006fac:	bb44      	cbnz	r4, 8007000 <_malloc_r+0x88>
 8006fae:	4629      	mov	r1, r5
 8006fb0:	4630      	mov	r0, r6
 8006fb2:	f7ff ffbf 	bl	8006f34 <sbrk_aligned>
 8006fb6:	1c43      	adds	r3, r0, #1
 8006fb8:	4604      	mov	r4, r0
 8006fba:	d158      	bne.n	800706e <_malloc_r+0xf6>
 8006fbc:	f8d8 4000 	ldr.w	r4, [r8]
 8006fc0:	4627      	mov	r7, r4
 8006fc2:	2f00      	cmp	r7, #0
 8006fc4:	d143      	bne.n	800704e <_malloc_r+0xd6>
 8006fc6:	2c00      	cmp	r4, #0
 8006fc8:	d04b      	beq.n	8007062 <_malloc_r+0xea>
 8006fca:	6823      	ldr	r3, [r4, #0]
 8006fcc:	4639      	mov	r1, r7
 8006fce:	4630      	mov	r0, r6
 8006fd0:	eb04 0903 	add.w	r9, r4, r3
 8006fd4:	f000 fb5a 	bl	800768c <_sbrk_r>
 8006fd8:	4581      	cmp	r9, r0
 8006fda:	d142      	bne.n	8007062 <_malloc_r+0xea>
 8006fdc:	6821      	ldr	r1, [r4, #0]
 8006fde:	1a6d      	subs	r5, r5, r1
 8006fe0:	4629      	mov	r1, r5
 8006fe2:	4630      	mov	r0, r6
 8006fe4:	f7ff ffa6 	bl	8006f34 <sbrk_aligned>
 8006fe8:	3001      	adds	r0, #1
 8006fea:	d03a      	beq.n	8007062 <_malloc_r+0xea>
 8006fec:	6823      	ldr	r3, [r4, #0]
 8006fee:	442b      	add	r3, r5
 8006ff0:	6023      	str	r3, [r4, #0]
 8006ff2:	f8d8 3000 	ldr.w	r3, [r8]
 8006ff6:	685a      	ldr	r2, [r3, #4]
 8006ff8:	bb62      	cbnz	r2, 8007054 <_malloc_r+0xdc>
 8006ffa:	f8c8 7000 	str.w	r7, [r8]
 8006ffe:	e00f      	b.n	8007020 <_malloc_r+0xa8>
 8007000:	6822      	ldr	r2, [r4, #0]
 8007002:	1b52      	subs	r2, r2, r5
 8007004:	d420      	bmi.n	8007048 <_malloc_r+0xd0>
 8007006:	2a0b      	cmp	r2, #11
 8007008:	d917      	bls.n	800703a <_malloc_r+0xc2>
 800700a:	1961      	adds	r1, r4, r5
 800700c:	42a3      	cmp	r3, r4
 800700e:	6025      	str	r5, [r4, #0]
 8007010:	bf18      	it	ne
 8007012:	6059      	strne	r1, [r3, #4]
 8007014:	6863      	ldr	r3, [r4, #4]
 8007016:	bf08      	it	eq
 8007018:	f8c8 1000 	streq.w	r1, [r8]
 800701c:	5162      	str	r2, [r4, r5]
 800701e:	604b      	str	r3, [r1, #4]
 8007020:	4630      	mov	r0, r6
 8007022:	f000 f82f 	bl	8007084 <__malloc_unlock>
 8007026:	f104 000b 	add.w	r0, r4, #11
 800702a:	1d23      	adds	r3, r4, #4
 800702c:	f020 0007 	bic.w	r0, r0, #7
 8007030:	1ac2      	subs	r2, r0, r3
 8007032:	bf1c      	itt	ne
 8007034:	1a1b      	subne	r3, r3, r0
 8007036:	50a3      	strne	r3, [r4, r2]
 8007038:	e7af      	b.n	8006f9a <_malloc_r+0x22>
 800703a:	6862      	ldr	r2, [r4, #4]
 800703c:	42a3      	cmp	r3, r4
 800703e:	bf0c      	ite	eq
 8007040:	f8c8 2000 	streq.w	r2, [r8]
 8007044:	605a      	strne	r2, [r3, #4]
 8007046:	e7eb      	b.n	8007020 <_malloc_r+0xa8>
 8007048:	4623      	mov	r3, r4
 800704a:	6864      	ldr	r4, [r4, #4]
 800704c:	e7ae      	b.n	8006fac <_malloc_r+0x34>
 800704e:	463c      	mov	r4, r7
 8007050:	687f      	ldr	r7, [r7, #4]
 8007052:	e7b6      	b.n	8006fc2 <_malloc_r+0x4a>
 8007054:	461a      	mov	r2, r3
 8007056:	685b      	ldr	r3, [r3, #4]
 8007058:	42a3      	cmp	r3, r4
 800705a:	d1fb      	bne.n	8007054 <_malloc_r+0xdc>
 800705c:	2300      	movs	r3, #0
 800705e:	6053      	str	r3, [r2, #4]
 8007060:	e7de      	b.n	8007020 <_malloc_r+0xa8>
 8007062:	230c      	movs	r3, #12
 8007064:	6033      	str	r3, [r6, #0]
 8007066:	4630      	mov	r0, r6
 8007068:	f000 f80c 	bl	8007084 <__malloc_unlock>
 800706c:	e794      	b.n	8006f98 <_malloc_r+0x20>
 800706e:	6005      	str	r5, [r0, #0]
 8007070:	e7d6      	b.n	8007020 <_malloc_r+0xa8>
 8007072:	bf00      	nop
 8007074:	20002194 	.word	0x20002194

08007078 <__malloc_lock>:
 8007078:	4801      	ldr	r0, [pc, #4]	@ (8007080 <__malloc_lock+0x8>)
 800707a:	f7ff bf01 	b.w	8006e80 <__retarget_lock_acquire_recursive>
 800707e:	bf00      	nop
 8007080:	2000218c 	.word	0x2000218c

08007084 <__malloc_unlock>:
 8007084:	4801      	ldr	r0, [pc, #4]	@ (800708c <__malloc_unlock+0x8>)
 8007086:	f7ff befc 	b.w	8006e82 <__retarget_lock_release_recursive>
 800708a:	bf00      	nop
 800708c:	2000218c 	.word	0x2000218c

08007090 <__ssputs_r>:
 8007090:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007094:	688e      	ldr	r6, [r1, #8]
 8007096:	461f      	mov	r7, r3
 8007098:	42be      	cmp	r6, r7
 800709a:	680b      	ldr	r3, [r1, #0]
 800709c:	4682      	mov	sl, r0
 800709e:	460c      	mov	r4, r1
 80070a0:	4690      	mov	r8, r2
 80070a2:	d82d      	bhi.n	8007100 <__ssputs_r+0x70>
 80070a4:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 80070a8:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 80070ac:	d026      	beq.n	80070fc <__ssputs_r+0x6c>
 80070ae:	6965      	ldr	r5, [r4, #20]
 80070b0:	6909      	ldr	r1, [r1, #16]
 80070b2:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80070b6:	eba3 0901 	sub.w	r9, r3, r1
 80070ba:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 80070be:	1c7b      	adds	r3, r7, #1
 80070c0:	444b      	add	r3, r9
 80070c2:	106d      	asrs	r5, r5, #1
 80070c4:	429d      	cmp	r5, r3
 80070c6:	bf38      	it	cc
 80070c8:	461d      	movcc	r5, r3
 80070ca:	0553      	lsls	r3, r2, #21
 80070cc:	d527      	bpl.n	800711e <__ssputs_r+0x8e>
 80070ce:	4629      	mov	r1, r5
 80070d0:	f7ff ff52 	bl	8006f78 <_malloc_r>
 80070d4:	4606      	mov	r6, r0
 80070d6:	b360      	cbz	r0, 8007132 <__ssputs_r+0xa2>
 80070d8:	6921      	ldr	r1, [r4, #16]
 80070da:	464a      	mov	r2, r9
 80070dc:	f7ff fed2 	bl	8006e84 <memcpy>
 80070e0:	89a3      	ldrh	r3, [r4, #12]
 80070e2:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 80070e6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80070ea:	81a3      	strh	r3, [r4, #12]
 80070ec:	6126      	str	r6, [r4, #16]
 80070ee:	6165      	str	r5, [r4, #20]
 80070f0:	444e      	add	r6, r9
 80070f2:	eba5 0509 	sub.w	r5, r5, r9
 80070f6:	6026      	str	r6, [r4, #0]
 80070f8:	60a5      	str	r5, [r4, #8]
 80070fa:	463e      	mov	r6, r7
 80070fc:	42be      	cmp	r6, r7
 80070fe:	d900      	bls.n	8007102 <__ssputs_r+0x72>
 8007100:	463e      	mov	r6, r7
 8007102:	6820      	ldr	r0, [r4, #0]
 8007104:	4632      	mov	r2, r6
 8007106:	4641      	mov	r1, r8
 8007108:	f000 faa6 	bl	8007658 <memmove>
 800710c:	68a3      	ldr	r3, [r4, #8]
 800710e:	1b9b      	subs	r3, r3, r6
 8007110:	60a3      	str	r3, [r4, #8]
 8007112:	6823      	ldr	r3, [r4, #0]
 8007114:	4433      	add	r3, r6
 8007116:	6023      	str	r3, [r4, #0]
 8007118:	2000      	movs	r0, #0
 800711a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800711e:	462a      	mov	r2, r5
 8007120:	f000 fac4 	bl	80076ac <_realloc_r>
 8007124:	4606      	mov	r6, r0
 8007126:	2800      	cmp	r0, #0
 8007128:	d1e0      	bne.n	80070ec <__ssputs_r+0x5c>
 800712a:	6921      	ldr	r1, [r4, #16]
 800712c:	4650      	mov	r0, sl
 800712e:	f7ff feb7 	bl	8006ea0 <_free_r>
 8007132:	230c      	movs	r3, #12
 8007134:	f8ca 3000 	str.w	r3, [sl]
 8007138:	89a3      	ldrh	r3, [r4, #12]
 800713a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800713e:	81a3      	strh	r3, [r4, #12]
 8007140:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8007144:	e7e9      	b.n	800711a <__ssputs_r+0x8a>
	...

08007148 <_svfiprintf_r>:
 8007148:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800714c:	4698      	mov	r8, r3
 800714e:	898b      	ldrh	r3, [r1, #12]
 8007150:	061b      	lsls	r3, r3, #24
 8007152:	b09d      	sub	sp, #116	@ 0x74
 8007154:	4607      	mov	r7, r0
 8007156:	460d      	mov	r5, r1
 8007158:	4614      	mov	r4, r2
 800715a:	d510      	bpl.n	800717e <_svfiprintf_r+0x36>
 800715c:	690b      	ldr	r3, [r1, #16]
 800715e:	b973      	cbnz	r3, 800717e <_svfiprintf_r+0x36>
 8007160:	2140      	movs	r1, #64	@ 0x40
 8007162:	f7ff ff09 	bl	8006f78 <_malloc_r>
 8007166:	6028      	str	r0, [r5, #0]
 8007168:	6128      	str	r0, [r5, #16]
 800716a:	b930      	cbnz	r0, 800717a <_svfiprintf_r+0x32>
 800716c:	230c      	movs	r3, #12
 800716e:	603b      	str	r3, [r7, #0]
 8007170:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8007174:	b01d      	add	sp, #116	@ 0x74
 8007176:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800717a:	2340      	movs	r3, #64	@ 0x40
 800717c:	616b      	str	r3, [r5, #20]
 800717e:	2300      	movs	r3, #0
 8007180:	9309      	str	r3, [sp, #36]	@ 0x24
 8007182:	2320      	movs	r3, #32
 8007184:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8007188:	f8cd 800c 	str.w	r8, [sp, #12]
 800718c:	2330      	movs	r3, #48	@ 0x30
 800718e:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 800732c <_svfiprintf_r+0x1e4>
 8007192:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8007196:	f04f 0901 	mov.w	r9, #1
 800719a:	4623      	mov	r3, r4
 800719c:	469a      	mov	sl, r3
 800719e:	f813 2b01 	ldrb.w	r2, [r3], #1
 80071a2:	b10a      	cbz	r2, 80071a8 <_svfiprintf_r+0x60>
 80071a4:	2a25      	cmp	r2, #37	@ 0x25
 80071a6:	d1f9      	bne.n	800719c <_svfiprintf_r+0x54>
 80071a8:	ebba 0b04 	subs.w	fp, sl, r4
 80071ac:	d00b      	beq.n	80071c6 <_svfiprintf_r+0x7e>
 80071ae:	465b      	mov	r3, fp
 80071b0:	4622      	mov	r2, r4
 80071b2:	4629      	mov	r1, r5
 80071b4:	4638      	mov	r0, r7
 80071b6:	f7ff ff6b 	bl	8007090 <__ssputs_r>
 80071ba:	3001      	adds	r0, #1
 80071bc:	f000 80a7 	beq.w	800730e <_svfiprintf_r+0x1c6>
 80071c0:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80071c2:	445a      	add	r2, fp
 80071c4:	9209      	str	r2, [sp, #36]	@ 0x24
 80071c6:	f89a 3000 	ldrb.w	r3, [sl]
 80071ca:	2b00      	cmp	r3, #0
 80071cc:	f000 809f 	beq.w	800730e <_svfiprintf_r+0x1c6>
 80071d0:	2300      	movs	r3, #0
 80071d2:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80071d6:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80071da:	f10a 0a01 	add.w	sl, sl, #1
 80071de:	9304      	str	r3, [sp, #16]
 80071e0:	9307      	str	r3, [sp, #28]
 80071e2:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 80071e6:	931a      	str	r3, [sp, #104]	@ 0x68
 80071e8:	4654      	mov	r4, sl
 80071ea:	2205      	movs	r2, #5
 80071ec:	f814 1b01 	ldrb.w	r1, [r4], #1
 80071f0:	484e      	ldr	r0, [pc, #312]	@ (800732c <_svfiprintf_r+0x1e4>)
 80071f2:	f7f9 f815 	bl	8000220 <memchr>
 80071f6:	9a04      	ldr	r2, [sp, #16]
 80071f8:	b9d8      	cbnz	r0, 8007232 <_svfiprintf_r+0xea>
 80071fa:	06d0      	lsls	r0, r2, #27
 80071fc:	bf44      	itt	mi
 80071fe:	2320      	movmi	r3, #32
 8007200:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8007204:	0711      	lsls	r1, r2, #28
 8007206:	bf44      	itt	mi
 8007208:	232b      	movmi	r3, #43	@ 0x2b
 800720a:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800720e:	f89a 3000 	ldrb.w	r3, [sl]
 8007212:	2b2a      	cmp	r3, #42	@ 0x2a
 8007214:	d015      	beq.n	8007242 <_svfiprintf_r+0xfa>
 8007216:	9a07      	ldr	r2, [sp, #28]
 8007218:	4654      	mov	r4, sl
 800721a:	2000      	movs	r0, #0
 800721c:	f04f 0c0a 	mov.w	ip, #10
 8007220:	4621      	mov	r1, r4
 8007222:	f811 3b01 	ldrb.w	r3, [r1], #1
 8007226:	3b30      	subs	r3, #48	@ 0x30
 8007228:	2b09      	cmp	r3, #9
 800722a:	d94b      	bls.n	80072c4 <_svfiprintf_r+0x17c>
 800722c:	b1b0      	cbz	r0, 800725c <_svfiprintf_r+0x114>
 800722e:	9207      	str	r2, [sp, #28]
 8007230:	e014      	b.n	800725c <_svfiprintf_r+0x114>
 8007232:	eba0 0308 	sub.w	r3, r0, r8
 8007236:	fa09 f303 	lsl.w	r3, r9, r3
 800723a:	4313      	orrs	r3, r2
 800723c:	9304      	str	r3, [sp, #16]
 800723e:	46a2      	mov	sl, r4
 8007240:	e7d2      	b.n	80071e8 <_svfiprintf_r+0xa0>
 8007242:	9b03      	ldr	r3, [sp, #12]
 8007244:	1d19      	adds	r1, r3, #4
 8007246:	681b      	ldr	r3, [r3, #0]
 8007248:	9103      	str	r1, [sp, #12]
 800724a:	2b00      	cmp	r3, #0
 800724c:	bfbb      	ittet	lt
 800724e:	425b      	neglt	r3, r3
 8007250:	f042 0202 	orrlt.w	r2, r2, #2
 8007254:	9307      	strge	r3, [sp, #28]
 8007256:	9307      	strlt	r3, [sp, #28]
 8007258:	bfb8      	it	lt
 800725a:	9204      	strlt	r2, [sp, #16]
 800725c:	7823      	ldrb	r3, [r4, #0]
 800725e:	2b2e      	cmp	r3, #46	@ 0x2e
 8007260:	d10a      	bne.n	8007278 <_svfiprintf_r+0x130>
 8007262:	7863      	ldrb	r3, [r4, #1]
 8007264:	2b2a      	cmp	r3, #42	@ 0x2a
 8007266:	d132      	bne.n	80072ce <_svfiprintf_r+0x186>
 8007268:	9b03      	ldr	r3, [sp, #12]
 800726a:	1d1a      	adds	r2, r3, #4
 800726c:	681b      	ldr	r3, [r3, #0]
 800726e:	9203      	str	r2, [sp, #12]
 8007270:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8007274:	3402      	adds	r4, #2
 8007276:	9305      	str	r3, [sp, #20]
 8007278:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 800733c <_svfiprintf_r+0x1f4>
 800727c:	7821      	ldrb	r1, [r4, #0]
 800727e:	2203      	movs	r2, #3
 8007280:	4650      	mov	r0, sl
 8007282:	f7f8 ffcd 	bl	8000220 <memchr>
 8007286:	b138      	cbz	r0, 8007298 <_svfiprintf_r+0x150>
 8007288:	9b04      	ldr	r3, [sp, #16]
 800728a:	eba0 000a 	sub.w	r0, r0, sl
 800728e:	2240      	movs	r2, #64	@ 0x40
 8007290:	4082      	lsls	r2, r0
 8007292:	4313      	orrs	r3, r2
 8007294:	3401      	adds	r4, #1
 8007296:	9304      	str	r3, [sp, #16]
 8007298:	f814 1b01 	ldrb.w	r1, [r4], #1
 800729c:	4824      	ldr	r0, [pc, #144]	@ (8007330 <_svfiprintf_r+0x1e8>)
 800729e:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 80072a2:	2206      	movs	r2, #6
 80072a4:	f7f8 ffbc 	bl	8000220 <memchr>
 80072a8:	2800      	cmp	r0, #0
 80072aa:	d036      	beq.n	800731a <_svfiprintf_r+0x1d2>
 80072ac:	4b21      	ldr	r3, [pc, #132]	@ (8007334 <_svfiprintf_r+0x1ec>)
 80072ae:	bb1b      	cbnz	r3, 80072f8 <_svfiprintf_r+0x1b0>
 80072b0:	9b03      	ldr	r3, [sp, #12]
 80072b2:	3307      	adds	r3, #7
 80072b4:	f023 0307 	bic.w	r3, r3, #7
 80072b8:	3308      	adds	r3, #8
 80072ba:	9303      	str	r3, [sp, #12]
 80072bc:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80072be:	4433      	add	r3, r6
 80072c0:	9309      	str	r3, [sp, #36]	@ 0x24
 80072c2:	e76a      	b.n	800719a <_svfiprintf_r+0x52>
 80072c4:	fb0c 3202 	mla	r2, ip, r2, r3
 80072c8:	460c      	mov	r4, r1
 80072ca:	2001      	movs	r0, #1
 80072cc:	e7a8      	b.n	8007220 <_svfiprintf_r+0xd8>
 80072ce:	2300      	movs	r3, #0
 80072d0:	3401      	adds	r4, #1
 80072d2:	9305      	str	r3, [sp, #20]
 80072d4:	4619      	mov	r1, r3
 80072d6:	f04f 0c0a 	mov.w	ip, #10
 80072da:	4620      	mov	r0, r4
 80072dc:	f810 2b01 	ldrb.w	r2, [r0], #1
 80072e0:	3a30      	subs	r2, #48	@ 0x30
 80072e2:	2a09      	cmp	r2, #9
 80072e4:	d903      	bls.n	80072ee <_svfiprintf_r+0x1a6>
 80072e6:	2b00      	cmp	r3, #0
 80072e8:	d0c6      	beq.n	8007278 <_svfiprintf_r+0x130>
 80072ea:	9105      	str	r1, [sp, #20]
 80072ec:	e7c4      	b.n	8007278 <_svfiprintf_r+0x130>
 80072ee:	fb0c 2101 	mla	r1, ip, r1, r2
 80072f2:	4604      	mov	r4, r0
 80072f4:	2301      	movs	r3, #1
 80072f6:	e7f0      	b.n	80072da <_svfiprintf_r+0x192>
 80072f8:	ab03      	add	r3, sp, #12
 80072fa:	9300      	str	r3, [sp, #0]
 80072fc:	462a      	mov	r2, r5
 80072fe:	4b0e      	ldr	r3, [pc, #56]	@ (8007338 <_svfiprintf_r+0x1f0>)
 8007300:	a904      	add	r1, sp, #16
 8007302:	4638      	mov	r0, r7
 8007304:	f3af 8000 	nop.w
 8007308:	1c42      	adds	r2, r0, #1
 800730a:	4606      	mov	r6, r0
 800730c:	d1d6      	bne.n	80072bc <_svfiprintf_r+0x174>
 800730e:	89ab      	ldrh	r3, [r5, #12]
 8007310:	065b      	lsls	r3, r3, #25
 8007312:	f53f af2d 	bmi.w	8007170 <_svfiprintf_r+0x28>
 8007316:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8007318:	e72c      	b.n	8007174 <_svfiprintf_r+0x2c>
 800731a:	ab03      	add	r3, sp, #12
 800731c:	9300      	str	r3, [sp, #0]
 800731e:	462a      	mov	r2, r5
 8007320:	4b05      	ldr	r3, [pc, #20]	@ (8007338 <_svfiprintf_r+0x1f0>)
 8007322:	a904      	add	r1, sp, #16
 8007324:	4638      	mov	r0, r7
 8007326:	f000 f879 	bl	800741c <_printf_i>
 800732a:	e7ed      	b.n	8007308 <_svfiprintf_r+0x1c0>
 800732c:	080078c8 	.word	0x080078c8
 8007330:	080078d2 	.word	0x080078d2
 8007334:	00000000 	.word	0x00000000
 8007338:	08007091 	.word	0x08007091
 800733c:	080078ce 	.word	0x080078ce

08007340 <_printf_common>:
 8007340:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007344:	4616      	mov	r6, r2
 8007346:	4698      	mov	r8, r3
 8007348:	688a      	ldr	r2, [r1, #8]
 800734a:	690b      	ldr	r3, [r1, #16]
 800734c:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8007350:	4293      	cmp	r3, r2
 8007352:	bfb8      	it	lt
 8007354:	4613      	movlt	r3, r2
 8007356:	6033      	str	r3, [r6, #0]
 8007358:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800735c:	4607      	mov	r7, r0
 800735e:	460c      	mov	r4, r1
 8007360:	b10a      	cbz	r2, 8007366 <_printf_common+0x26>
 8007362:	3301      	adds	r3, #1
 8007364:	6033      	str	r3, [r6, #0]
 8007366:	6823      	ldr	r3, [r4, #0]
 8007368:	0699      	lsls	r1, r3, #26
 800736a:	bf42      	ittt	mi
 800736c:	6833      	ldrmi	r3, [r6, #0]
 800736e:	3302      	addmi	r3, #2
 8007370:	6033      	strmi	r3, [r6, #0]
 8007372:	6825      	ldr	r5, [r4, #0]
 8007374:	f015 0506 	ands.w	r5, r5, #6
 8007378:	d106      	bne.n	8007388 <_printf_common+0x48>
 800737a:	f104 0a19 	add.w	sl, r4, #25
 800737e:	68e3      	ldr	r3, [r4, #12]
 8007380:	6832      	ldr	r2, [r6, #0]
 8007382:	1a9b      	subs	r3, r3, r2
 8007384:	42ab      	cmp	r3, r5
 8007386:	dc26      	bgt.n	80073d6 <_printf_common+0x96>
 8007388:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800738c:	6822      	ldr	r2, [r4, #0]
 800738e:	3b00      	subs	r3, #0
 8007390:	bf18      	it	ne
 8007392:	2301      	movne	r3, #1
 8007394:	0692      	lsls	r2, r2, #26
 8007396:	d42b      	bmi.n	80073f0 <_printf_common+0xb0>
 8007398:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800739c:	4641      	mov	r1, r8
 800739e:	4638      	mov	r0, r7
 80073a0:	47c8      	blx	r9
 80073a2:	3001      	adds	r0, #1
 80073a4:	d01e      	beq.n	80073e4 <_printf_common+0xa4>
 80073a6:	6823      	ldr	r3, [r4, #0]
 80073a8:	6922      	ldr	r2, [r4, #16]
 80073aa:	f003 0306 	and.w	r3, r3, #6
 80073ae:	2b04      	cmp	r3, #4
 80073b0:	bf02      	ittt	eq
 80073b2:	68e5      	ldreq	r5, [r4, #12]
 80073b4:	6833      	ldreq	r3, [r6, #0]
 80073b6:	1aed      	subeq	r5, r5, r3
 80073b8:	68a3      	ldr	r3, [r4, #8]
 80073ba:	bf0c      	ite	eq
 80073bc:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80073c0:	2500      	movne	r5, #0
 80073c2:	4293      	cmp	r3, r2
 80073c4:	bfc4      	itt	gt
 80073c6:	1a9b      	subgt	r3, r3, r2
 80073c8:	18ed      	addgt	r5, r5, r3
 80073ca:	2600      	movs	r6, #0
 80073cc:	341a      	adds	r4, #26
 80073ce:	42b5      	cmp	r5, r6
 80073d0:	d11a      	bne.n	8007408 <_printf_common+0xc8>
 80073d2:	2000      	movs	r0, #0
 80073d4:	e008      	b.n	80073e8 <_printf_common+0xa8>
 80073d6:	2301      	movs	r3, #1
 80073d8:	4652      	mov	r2, sl
 80073da:	4641      	mov	r1, r8
 80073dc:	4638      	mov	r0, r7
 80073de:	47c8      	blx	r9
 80073e0:	3001      	adds	r0, #1
 80073e2:	d103      	bne.n	80073ec <_printf_common+0xac>
 80073e4:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80073e8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80073ec:	3501      	adds	r5, #1
 80073ee:	e7c6      	b.n	800737e <_printf_common+0x3e>
 80073f0:	18e1      	adds	r1, r4, r3
 80073f2:	1c5a      	adds	r2, r3, #1
 80073f4:	2030      	movs	r0, #48	@ 0x30
 80073f6:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 80073fa:	4422      	add	r2, r4
 80073fc:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8007400:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8007404:	3302      	adds	r3, #2
 8007406:	e7c7      	b.n	8007398 <_printf_common+0x58>
 8007408:	2301      	movs	r3, #1
 800740a:	4622      	mov	r2, r4
 800740c:	4641      	mov	r1, r8
 800740e:	4638      	mov	r0, r7
 8007410:	47c8      	blx	r9
 8007412:	3001      	adds	r0, #1
 8007414:	d0e6      	beq.n	80073e4 <_printf_common+0xa4>
 8007416:	3601      	adds	r6, #1
 8007418:	e7d9      	b.n	80073ce <_printf_common+0x8e>
	...

0800741c <_printf_i>:
 800741c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8007420:	7e0f      	ldrb	r7, [r1, #24]
 8007422:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8007424:	2f78      	cmp	r7, #120	@ 0x78
 8007426:	4691      	mov	r9, r2
 8007428:	4680      	mov	r8, r0
 800742a:	460c      	mov	r4, r1
 800742c:	469a      	mov	sl, r3
 800742e:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8007432:	d807      	bhi.n	8007444 <_printf_i+0x28>
 8007434:	2f62      	cmp	r7, #98	@ 0x62
 8007436:	d80a      	bhi.n	800744e <_printf_i+0x32>
 8007438:	2f00      	cmp	r7, #0
 800743a:	f000 80d1 	beq.w	80075e0 <_printf_i+0x1c4>
 800743e:	2f58      	cmp	r7, #88	@ 0x58
 8007440:	f000 80b8 	beq.w	80075b4 <_printf_i+0x198>
 8007444:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8007448:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800744c:	e03a      	b.n	80074c4 <_printf_i+0xa8>
 800744e:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8007452:	2b15      	cmp	r3, #21
 8007454:	d8f6      	bhi.n	8007444 <_printf_i+0x28>
 8007456:	a101      	add	r1, pc, #4	@ (adr r1, 800745c <_printf_i+0x40>)
 8007458:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800745c:	080074b5 	.word	0x080074b5
 8007460:	080074c9 	.word	0x080074c9
 8007464:	08007445 	.word	0x08007445
 8007468:	08007445 	.word	0x08007445
 800746c:	08007445 	.word	0x08007445
 8007470:	08007445 	.word	0x08007445
 8007474:	080074c9 	.word	0x080074c9
 8007478:	08007445 	.word	0x08007445
 800747c:	08007445 	.word	0x08007445
 8007480:	08007445 	.word	0x08007445
 8007484:	08007445 	.word	0x08007445
 8007488:	080075c7 	.word	0x080075c7
 800748c:	080074f3 	.word	0x080074f3
 8007490:	08007581 	.word	0x08007581
 8007494:	08007445 	.word	0x08007445
 8007498:	08007445 	.word	0x08007445
 800749c:	080075e9 	.word	0x080075e9
 80074a0:	08007445 	.word	0x08007445
 80074a4:	080074f3 	.word	0x080074f3
 80074a8:	08007445 	.word	0x08007445
 80074ac:	08007445 	.word	0x08007445
 80074b0:	08007589 	.word	0x08007589
 80074b4:	6833      	ldr	r3, [r6, #0]
 80074b6:	1d1a      	adds	r2, r3, #4
 80074b8:	681b      	ldr	r3, [r3, #0]
 80074ba:	6032      	str	r2, [r6, #0]
 80074bc:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80074c0:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 80074c4:	2301      	movs	r3, #1
 80074c6:	e09c      	b.n	8007602 <_printf_i+0x1e6>
 80074c8:	6833      	ldr	r3, [r6, #0]
 80074ca:	6820      	ldr	r0, [r4, #0]
 80074cc:	1d19      	adds	r1, r3, #4
 80074ce:	6031      	str	r1, [r6, #0]
 80074d0:	0606      	lsls	r6, r0, #24
 80074d2:	d501      	bpl.n	80074d8 <_printf_i+0xbc>
 80074d4:	681d      	ldr	r5, [r3, #0]
 80074d6:	e003      	b.n	80074e0 <_printf_i+0xc4>
 80074d8:	0645      	lsls	r5, r0, #25
 80074da:	d5fb      	bpl.n	80074d4 <_printf_i+0xb8>
 80074dc:	f9b3 5000 	ldrsh.w	r5, [r3]
 80074e0:	2d00      	cmp	r5, #0
 80074e2:	da03      	bge.n	80074ec <_printf_i+0xd0>
 80074e4:	232d      	movs	r3, #45	@ 0x2d
 80074e6:	426d      	negs	r5, r5
 80074e8:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80074ec:	4858      	ldr	r0, [pc, #352]	@ (8007650 <_printf_i+0x234>)
 80074ee:	230a      	movs	r3, #10
 80074f0:	e011      	b.n	8007516 <_printf_i+0xfa>
 80074f2:	6821      	ldr	r1, [r4, #0]
 80074f4:	6833      	ldr	r3, [r6, #0]
 80074f6:	0608      	lsls	r0, r1, #24
 80074f8:	f853 5b04 	ldr.w	r5, [r3], #4
 80074fc:	d402      	bmi.n	8007504 <_printf_i+0xe8>
 80074fe:	0649      	lsls	r1, r1, #25
 8007500:	bf48      	it	mi
 8007502:	b2ad      	uxthmi	r5, r5
 8007504:	2f6f      	cmp	r7, #111	@ 0x6f
 8007506:	4852      	ldr	r0, [pc, #328]	@ (8007650 <_printf_i+0x234>)
 8007508:	6033      	str	r3, [r6, #0]
 800750a:	bf14      	ite	ne
 800750c:	230a      	movne	r3, #10
 800750e:	2308      	moveq	r3, #8
 8007510:	2100      	movs	r1, #0
 8007512:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8007516:	6866      	ldr	r6, [r4, #4]
 8007518:	60a6      	str	r6, [r4, #8]
 800751a:	2e00      	cmp	r6, #0
 800751c:	db05      	blt.n	800752a <_printf_i+0x10e>
 800751e:	6821      	ldr	r1, [r4, #0]
 8007520:	432e      	orrs	r6, r5
 8007522:	f021 0104 	bic.w	r1, r1, #4
 8007526:	6021      	str	r1, [r4, #0]
 8007528:	d04b      	beq.n	80075c2 <_printf_i+0x1a6>
 800752a:	4616      	mov	r6, r2
 800752c:	fbb5 f1f3 	udiv	r1, r5, r3
 8007530:	fb03 5711 	mls	r7, r3, r1, r5
 8007534:	5dc7      	ldrb	r7, [r0, r7]
 8007536:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800753a:	462f      	mov	r7, r5
 800753c:	42bb      	cmp	r3, r7
 800753e:	460d      	mov	r5, r1
 8007540:	d9f4      	bls.n	800752c <_printf_i+0x110>
 8007542:	2b08      	cmp	r3, #8
 8007544:	d10b      	bne.n	800755e <_printf_i+0x142>
 8007546:	6823      	ldr	r3, [r4, #0]
 8007548:	07df      	lsls	r7, r3, #31
 800754a:	d508      	bpl.n	800755e <_printf_i+0x142>
 800754c:	6923      	ldr	r3, [r4, #16]
 800754e:	6861      	ldr	r1, [r4, #4]
 8007550:	4299      	cmp	r1, r3
 8007552:	bfde      	ittt	le
 8007554:	2330      	movle	r3, #48	@ 0x30
 8007556:	f806 3c01 	strble.w	r3, [r6, #-1]
 800755a:	f106 36ff 	addle.w	r6, r6, #4294967295	@ 0xffffffff
 800755e:	1b92      	subs	r2, r2, r6
 8007560:	6122      	str	r2, [r4, #16]
 8007562:	f8cd a000 	str.w	sl, [sp]
 8007566:	464b      	mov	r3, r9
 8007568:	aa03      	add	r2, sp, #12
 800756a:	4621      	mov	r1, r4
 800756c:	4640      	mov	r0, r8
 800756e:	f7ff fee7 	bl	8007340 <_printf_common>
 8007572:	3001      	adds	r0, #1
 8007574:	d14a      	bne.n	800760c <_printf_i+0x1f0>
 8007576:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800757a:	b004      	add	sp, #16
 800757c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007580:	6823      	ldr	r3, [r4, #0]
 8007582:	f043 0320 	orr.w	r3, r3, #32
 8007586:	6023      	str	r3, [r4, #0]
 8007588:	4832      	ldr	r0, [pc, #200]	@ (8007654 <_printf_i+0x238>)
 800758a:	2778      	movs	r7, #120	@ 0x78
 800758c:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8007590:	6823      	ldr	r3, [r4, #0]
 8007592:	6831      	ldr	r1, [r6, #0]
 8007594:	061f      	lsls	r7, r3, #24
 8007596:	f851 5b04 	ldr.w	r5, [r1], #4
 800759a:	d402      	bmi.n	80075a2 <_printf_i+0x186>
 800759c:	065f      	lsls	r7, r3, #25
 800759e:	bf48      	it	mi
 80075a0:	b2ad      	uxthmi	r5, r5
 80075a2:	6031      	str	r1, [r6, #0]
 80075a4:	07d9      	lsls	r1, r3, #31
 80075a6:	bf44      	itt	mi
 80075a8:	f043 0320 	orrmi.w	r3, r3, #32
 80075ac:	6023      	strmi	r3, [r4, #0]
 80075ae:	b11d      	cbz	r5, 80075b8 <_printf_i+0x19c>
 80075b0:	2310      	movs	r3, #16
 80075b2:	e7ad      	b.n	8007510 <_printf_i+0xf4>
 80075b4:	4826      	ldr	r0, [pc, #152]	@ (8007650 <_printf_i+0x234>)
 80075b6:	e7e9      	b.n	800758c <_printf_i+0x170>
 80075b8:	6823      	ldr	r3, [r4, #0]
 80075ba:	f023 0320 	bic.w	r3, r3, #32
 80075be:	6023      	str	r3, [r4, #0]
 80075c0:	e7f6      	b.n	80075b0 <_printf_i+0x194>
 80075c2:	4616      	mov	r6, r2
 80075c4:	e7bd      	b.n	8007542 <_printf_i+0x126>
 80075c6:	6833      	ldr	r3, [r6, #0]
 80075c8:	6825      	ldr	r5, [r4, #0]
 80075ca:	6961      	ldr	r1, [r4, #20]
 80075cc:	1d18      	adds	r0, r3, #4
 80075ce:	6030      	str	r0, [r6, #0]
 80075d0:	062e      	lsls	r6, r5, #24
 80075d2:	681b      	ldr	r3, [r3, #0]
 80075d4:	d501      	bpl.n	80075da <_printf_i+0x1be>
 80075d6:	6019      	str	r1, [r3, #0]
 80075d8:	e002      	b.n	80075e0 <_printf_i+0x1c4>
 80075da:	0668      	lsls	r0, r5, #25
 80075dc:	d5fb      	bpl.n	80075d6 <_printf_i+0x1ba>
 80075de:	8019      	strh	r1, [r3, #0]
 80075e0:	2300      	movs	r3, #0
 80075e2:	6123      	str	r3, [r4, #16]
 80075e4:	4616      	mov	r6, r2
 80075e6:	e7bc      	b.n	8007562 <_printf_i+0x146>
 80075e8:	6833      	ldr	r3, [r6, #0]
 80075ea:	1d1a      	adds	r2, r3, #4
 80075ec:	6032      	str	r2, [r6, #0]
 80075ee:	681e      	ldr	r6, [r3, #0]
 80075f0:	6862      	ldr	r2, [r4, #4]
 80075f2:	2100      	movs	r1, #0
 80075f4:	4630      	mov	r0, r6
 80075f6:	f7f8 fe13 	bl	8000220 <memchr>
 80075fa:	b108      	cbz	r0, 8007600 <_printf_i+0x1e4>
 80075fc:	1b80      	subs	r0, r0, r6
 80075fe:	6060      	str	r0, [r4, #4]
 8007600:	6863      	ldr	r3, [r4, #4]
 8007602:	6123      	str	r3, [r4, #16]
 8007604:	2300      	movs	r3, #0
 8007606:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800760a:	e7aa      	b.n	8007562 <_printf_i+0x146>
 800760c:	6923      	ldr	r3, [r4, #16]
 800760e:	4632      	mov	r2, r6
 8007610:	4649      	mov	r1, r9
 8007612:	4640      	mov	r0, r8
 8007614:	47d0      	blx	sl
 8007616:	3001      	adds	r0, #1
 8007618:	d0ad      	beq.n	8007576 <_printf_i+0x15a>
 800761a:	6823      	ldr	r3, [r4, #0]
 800761c:	079b      	lsls	r3, r3, #30
 800761e:	d413      	bmi.n	8007648 <_printf_i+0x22c>
 8007620:	68e0      	ldr	r0, [r4, #12]
 8007622:	9b03      	ldr	r3, [sp, #12]
 8007624:	4298      	cmp	r0, r3
 8007626:	bfb8      	it	lt
 8007628:	4618      	movlt	r0, r3
 800762a:	e7a6      	b.n	800757a <_printf_i+0x15e>
 800762c:	2301      	movs	r3, #1
 800762e:	4632      	mov	r2, r6
 8007630:	4649      	mov	r1, r9
 8007632:	4640      	mov	r0, r8
 8007634:	47d0      	blx	sl
 8007636:	3001      	adds	r0, #1
 8007638:	d09d      	beq.n	8007576 <_printf_i+0x15a>
 800763a:	3501      	adds	r5, #1
 800763c:	68e3      	ldr	r3, [r4, #12]
 800763e:	9903      	ldr	r1, [sp, #12]
 8007640:	1a5b      	subs	r3, r3, r1
 8007642:	42ab      	cmp	r3, r5
 8007644:	dcf2      	bgt.n	800762c <_printf_i+0x210>
 8007646:	e7eb      	b.n	8007620 <_printf_i+0x204>
 8007648:	2500      	movs	r5, #0
 800764a:	f104 0619 	add.w	r6, r4, #25
 800764e:	e7f5      	b.n	800763c <_printf_i+0x220>
 8007650:	080078d9 	.word	0x080078d9
 8007654:	080078ea 	.word	0x080078ea

08007658 <memmove>:
 8007658:	4288      	cmp	r0, r1
 800765a:	b510      	push	{r4, lr}
 800765c:	eb01 0402 	add.w	r4, r1, r2
 8007660:	d902      	bls.n	8007668 <memmove+0x10>
 8007662:	4284      	cmp	r4, r0
 8007664:	4623      	mov	r3, r4
 8007666:	d807      	bhi.n	8007678 <memmove+0x20>
 8007668:	1e43      	subs	r3, r0, #1
 800766a:	42a1      	cmp	r1, r4
 800766c:	d008      	beq.n	8007680 <memmove+0x28>
 800766e:	f811 2b01 	ldrb.w	r2, [r1], #1
 8007672:	f803 2f01 	strb.w	r2, [r3, #1]!
 8007676:	e7f8      	b.n	800766a <memmove+0x12>
 8007678:	4402      	add	r2, r0
 800767a:	4601      	mov	r1, r0
 800767c:	428a      	cmp	r2, r1
 800767e:	d100      	bne.n	8007682 <memmove+0x2a>
 8007680:	bd10      	pop	{r4, pc}
 8007682:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8007686:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800768a:	e7f7      	b.n	800767c <memmove+0x24>

0800768c <_sbrk_r>:
 800768c:	b538      	push	{r3, r4, r5, lr}
 800768e:	4d06      	ldr	r5, [pc, #24]	@ (80076a8 <_sbrk_r+0x1c>)
 8007690:	2300      	movs	r3, #0
 8007692:	4604      	mov	r4, r0
 8007694:	4608      	mov	r0, r1
 8007696:	602b      	str	r3, [r5, #0]
 8007698:	f7f9 ff62 	bl	8001560 <_sbrk>
 800769c:	1c43      	adds	r3, r0, #1
 800769e:	d102      	bne.n	80076a6 <_sbrk_r+0x1a>
 80076a0:	682b      	ldr	r3, [r5, #0]
 80076a2:	b103      	cbz	r3, 80076a6 <_sbrk_r+0x1a>
 80076a4:	6023      	str	r3, [r4, #0]
 80076a6:	bd38      	pop	{r3, r4, r5, pc}
 80076a8:	20002188 	.word	0x20002188

080076ac <_realloc_r>:
 80076ac:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80076b0:	4607      	mov	r7, r0
 80076b2:	4614      	mov	r4, r2
 80076b4:	460d      	mov	r5, r1
 80076b6:	b921      	cbnz	r1, 80076c2 <_realloc_r+0x16>
 80076b8:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80076bc:	4611      	mov	r1, r2
 80076be:	f7ff bc5b 	b.w	8006f78 <_malloc_r>
 80076c2:	b92a      	cbnz	r2, 80076d0 <_realloc_r+0x24>
 80076c4:	f7ff fbec 	bl	8006ea0 <_free_r>
 80076c8:	4625      	mov	r5, r4
 80076ca:	4628      	mov	r0, r5
 80076cc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80076d0:	f000 f81a 	bl	8007708 <_malloc_usable_size_r>
 80076d4:	4284      	cmp	r4, r0
 80076d6:	4606      	mov	r6, r0
 80076d8:	d802      	bhi.n	80076e0 <_realloc_r+0x34>
 80076da:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 80076de:	d8f4      	bhi.n	80076ca <_realloc_r+0x1e>
 80076e0:	4621      	mov	r1, r4
 80076e2:	4638      	mov	r0, r7
 80076e4:	f7ff fc48 	bl	8006f78 <_malloc_r>
 80076e8:	4680      	mov	r8, r0
 80076ea:	b908      	cbnz	r0, 80076f0 <_realloc_r+0x44>
 80076ec:	4645      	mov	r5, r8
 80076ee:	e7ec      	b.n	80076ca <_realloc_r+0x1e>
 80076f0:	42b4      	cmp	r4, r6
 80076f2:	4622      	mov	r2, r4
 80076f4:	4629      	mov	r1, r5
 80076f6:	bf28      	it	cs
 80076f8:	4632      	movcs	r2, r6
 80076fa:	f7ff fbc3 	bl	8006e84 <memcpy>
 80076fe:	4629      	mov	r1, r5
 8007700:	4638      	mov	r0, r7
 8007702:	f7ff fbcd 	bl	8006ea0 <_free_r>
 8007706:	e7f1      	b.n	80076ec <_realloc_r+0x40>

08007708 <_malloc_usable_size_r>:
 8007708:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800770c:	1f18      	subs	r0, r3, #4
 800770e:	2b00      	cmp	r3, #0
 8007710:	bfbc      	itt	lt
 8007712:	580b      	ldrlt	r3, [r1, r0]
 8007714:	18c0      	addlt	r0, r0, r3
 8007716:	4770      	bx	lr

08007718 <_init>:
 8007718:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800771a:	bf00      	nop
 800771c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800771e:	bc08      	pop	{r3}
 8007720:	469e      	mov	lr, r3
 8007722:	4770      	bx	lr

08007724 <_fini>:
 8007724:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007726:	bf00      	nop
 8007728:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800772a:	bc08      	pop	{r3}
 800772c:	469e      	mov	lr, r3
 800772e:	4770      	bx	lr
