// Seed: 401950689
module module_0;
  bit id_1;
  id_2 :
  assert property (@(posedge "") id_1)
  else $clog2(61);
  ;
  wor id_3;
  assign id_3 = 1'b0;
  tri0 id_4 = 'd0;
  always @(id_1 or negedge 1) begin : LABEL_0
    id_1 = id_4;
  end
  logic id_5 = 1;
  always @(negedge id_1) id_5 = id_3;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22,
    id_23,
    id_24
);
  output wire id_24;
  output wire id_23;
  input wire id_22;
  inout wire id_21;
  inout wire id_20;
  inout wire id_19;
  output wire id_18;
  output wire id_17;
  module_0 modCall_1 ();
  output wire id_16;
  input wire id_15;
  inout wire id_14;
  output wire id_13;
  inout wire id_12;
  output wire id_11;
  inout wire id_10;
  input wire id_9;
  input wire id_8;
  input wire id_7;
  inout wire id_6;
  output wire id_5;
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  logic id_25;
endmodule
