#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Wed Oct 11 16:04:06 2023
# Process ID: 8536
# Current directory: D:/CPU_design/lab/lab2/branch_predict_test
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent26392 D:\CPU_design\lab\lab2\branch_predict_test\branch_predict_test.xpr
# Log file: D:/CPU_design/lab/lab2/branch_predict_test/vivado.log
# Journal file: D:/CPU_design/lab/lab2/branch_predict_test\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/CPU_design/lab/lab2/branch_predict_test/branch_predict_test.xpr
INFO: [Project 1-313] Project file moved from 'C:/Users/ywy_c/Documents/coding/hitcoa_at/branch_predict/branch_predict_test' since last save.
Scanning sources...
Finished scanning sources
INFO: [Project 1-230] Project 'branch_predict_test.xpr' upgraded for this version of Vivado.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/xilinx/Vivado/2020.1/data/ip'.
open_project: Time (s): cpu = 00:00:04 ; elapsed = 00:00:23 . Memory (MB): peak = 915.828 ; gain = 0.000
update_compile_order -fileset sources_1
close [ open D:/CPU_design/lab/lab2/branch_predict_test/branch_predict_test.srcs/sources_1/new/branch_predictor.v w ]
add_files D:/CPU_design/lab/lab2/branch_predict_test/branch_predict_test.srcs/sources_1/new/branch_predictor.v
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/CPU_design/lab/lab2/branch_predict_test/branch_predict_test.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'cpu_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/CPU_design/lab/lab2/branch_predict_test/branch_predict_test.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cpu_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CPU_design/lab/lab2/branch_predict_test/branch_predict_test.srcs/sources_1/new/branch_predictor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_predictor
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CPU_design/lab/lab2/branch_predict_test/branch_predict_test.srcs/sources_1/imports/dcp/cpu_core.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_core
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CPU_design/lab/lab2/branch_predict_test/branch_predict_test.srcs/sources_1/new/cpu_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CPU_design/lab/lab2/branch_predict_test/branch_predict_test.srcs/sources_1/new/test_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CPU_design/lab/lab2/branch_predict_test/branch_predict_test.srcs/sim_1/new/cpu_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CPU_design/lab/lab2/branch_predict_test/branch_predict_test.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
WARNING: [VRFC 10-3609] overwriting previous definition of module 'glbl' [D:/CPU_design/lab/lab2/branch_predict_test/branch_predict_test.sim/sim_1/behav/xsim/glbl.v:6]
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/CPU_design/lab/lab2/branch_predict_test/branch_predict_test.sim/sim_1/behav/xsim'
"xelab -wto 9dedaf7b3ae4441cb47a04084f2bfc37 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 9dedaf7b3ae4441cb47a04084f2bfc37 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.GND
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.FDRE_default
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.LUT5
Compiling module unisims_ver.LUT6
Compiling module unisims_ver.CARRY4
Compiling module unisims_ver.RAM32M
Compiling module xil_defaultlib.cpu_core
Compiling module xil_defaultlib.branch_predictor
Compiling module xil_defaultlib.cpu_top
Compiling module xil_defaultlib.test_top
WARNING: [XSIM 43-3373] "D:/CPU_design/lab/lab2/branch_predict_test/branch_predict_test.srcs/sources_1/new/test_top.v" Line 192. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
Compiling module xil_defaultlib.cpu_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot cpu_tb_behav

****** Webtalk v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source D:/CPU_design/lab/lab2/branch_predict_test/branch_predict_test.sim/sim_1/behav/xsim/xsim.dir/cpu_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Wed Oct 11 16:27:19 2023...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:23 . Memory (MB): peak = 915.828 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '24' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/CPU_design/lab/lab2/branch_predict_test/branch_predict_test.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "cpu_tb_behav -key {Behavioral:sim_1:Functional:cpu_tb} -tclbatch {cpu_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source cpu_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'cpu_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:32 . Memory (MB): peak = 931.223 ; gain = 15.395
run 10 us
==============================================================
Test begin!
run 10 us
Test end!
CPU Total:                   431 insts use       1032 cycles, avg CPI = 2.394432
Branch Predict Total:        199 failures in        200 jump insts, failure rate=99.500000 %
==============================================================
    ----Reject! Your failure rate is too high!
$finish called at time : 12330 ns : File "D:/CPU_design/lab/lab2/branch_predict_test/branch_predict_test.srcs/sources_1/new/test_top.v" Line 178
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Wed Oct 11 16:36:18 2023...
