Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate C:\Users\Administrator\Desktop\github_code\Planof2019_half\Course_Project\FPGA\class16_NIOSII_PIO_IT\module\unsaved.qsys --block-symbol-file --output-directory=C:\Users\Administrator\Desktop\github_code\Planof2019_half\Course_Project\FPGA\class16_NIOSII_PIO_IT\module\module --family="Cyclone IV E" --part=EP4CE10F17C8
Progress: Loading module/unsaved.qsys
Progress: Reading input file
Progress: Adding clk_0 [clock_source 18.1]
Progress: Parameterizing module clk_0
Progress: Adding nios2 [altera_nios2_gen2 18.1]
Progress: Parameterizing module nios2
Progress: Adding pio_0 [altera_avalon_pio 18.1]
Progress: Parameterizing module pio_0
Progress: Adding ram [altera_avalon_onchip_memory2 18.1]
Progress: Parameterizing module ram
Progress: Adding rom [altera_avalon_onchip_memory2 18.1]
Progress: Parameterizing module rom
Progress: Adding sysid [altera_avalon_sysid_qsys 18.1]
Progress: Parameterizing module sysid
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: unsaved.pio_0: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: unsaved.sysid: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: unsaved.sysid: Time stamp will be automatically updated when this component is generated.
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate C:\Users\Administrator\Desktop\github_code\Planof2019_half\Course_Project\FPGA\class16_NIOSII_PIO_IT\module\unsaved.qsys --synthesis=VERILOG --output-directory=C:\Users\Administrator\Desktop\github_code\Planof2019_half\Course_Project\FPGA\class16_NIOSII_PIO_IT\module\module\synthesis --family="Cyclone IV E" --part=EP4CE10F17C8
Progress: Loading module/unsaved.qsys
Progress: Reading input file
Progress: Adding clk_0 [clock_source 18.1]
Progress: Parameterizing module clk_0
Progress: Adding nios2 [altera_nios2_gen2 18.1]
Progress: Parameterizing module nios2
Progress: Adding pio_0 [altera_avalon_pio 18.1]
Progress: Parameterizing module pio_0
Progress: Adding ram [altera_avalon_onchip_memory2 18.1]
Progress: Parameterizing module ram
Progress: Adding rom [altera_avalon_onchip_memory2 18.1]
Progress: Parameterizing module rom
Progress: Adding sysid [altera_avalon_sysid_qsys 18.1]
Progress: Parameterizing module sysid
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: unsaved.pio_0: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: unsaved.sysid: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: unsaved.sysid: Time stamp will be automatically updated when this component is generated.
Info: unsaved: Generating unsaved "unsaved" for QUARTUS_SYNTH
Info: nios2: "unsaved" instantiated altera_nios2_gen2 "nios2"
Info: pio_0: Starting RTL generation for module 'unsaved_pio_0'
Info: pio_0:   Generation command is [exec C:/intelfpga/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/18.1/quartus/bin64/perl/lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=unsaved_pio_0 --dir=C:/Users/ADMINI~1/AppData/Local/Temp/alt7891_6843906183621273600.dir/0002_pio_0_gen/ --quartus_dir=C:/intelfpga/18.1/quartus --verilog --config=C:/Users/ADMINI~1/AppData/Local/Temp/alt7891_6843906183621273600.dir/0002_pio_0_gen//unsaved_pio_0_component_configuration.pl  --do_build_sim=0  ]
Info: pio_0: Done RTL generation for module 'unsaved_pio_0'
Info: pio_0: "unsaved" instantiated altera_avalon_pio "pio_0"
Info: ram: Starting RTL generation for module 'unsaved_ram'
Info: ram:   Generation command is [exec C:/intelfpga/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/18.1/quartus/bin64/perl/lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=unsaved_ram --dir=C:/Users/ADMINI~1/AppData/Local/Temp/alt7891_6843906183621273600.dir/0003_ram_gen/ --quartus_dir=C:/intelfpga/18.1/quartus --verilog --config=C:/Users/ADMINI~1/AppData/Local/Temp/alt7891_6843906183621273600.dir/0003_ram_gen//unsaved_ram_component_configuration.pl  --do_build_sim=0  ]
Info: ram: Done RTL generation for module 'unsaved_ram'
Info: ram: "unsaved" instantiated altera_avalon_onchip_memory2 "ram"
Info: rom: Starting RTL generation for module 'unsaved_rom'
Info: rom:   Generation command is [exec C:/intelfpga/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/18.1/quartus/bin64/perl/lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=unsaved_rom --dir=C:/Users/ADMINI~1/AppData/Local/Temp/alt7891_6843906183621273600.dir/0004_rom_gen/ --quartus_dir=C:/intelfpga/18.1/quartus --verilog --config=C:/Users/ADMINI~1/AppData/Local/Temp/alt7891_6843906183621273600.dir/0004_rom_gen//unsaved_rom_component_configuration.pl  --do_build_sim=0  ]
Info: rom: Done RTL generation for module 'unsaved_rom'
Info: rom: "unsaved" instantiated altera_avalon_onchip_memory2 "rom"
Info: sysid: "unsaved" instantiated altera_avalon_sysid_qsys "sysid"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_0: "unsaved" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: irq_mapper: "unsaved" instantiated altera_irq_mapper "irq_mapper"
Info: rst_controller: "unsaved" instantiated altera_reset_controller "rst_controller"
Info: cpu: Starting RTL generation for module 'unsaved_nios2_cpu'
Info: cpu:   Generation command is [exec C:/intelFPGA/18.1/quartus/bin64//eperlcmd.exe -I C:/intelFPGA/18.1/quartus/bin64//perl/lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin -I C:/intelfpga/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/intelfpga/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/intelfpga/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/intelfpga/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/intelfpga/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=unsaved_nios2_cpu --dir=C:/Users/ADMINI~1/AppData/Local/Temp/alt7891_6843906183621273600.dir/0008_cpu_gen/ --quartus_bindir=C:/intelFPGA/18.1/quartus/bin64/ --verilog --config=C:/Users/ADMINI~1/AppData/Local/Temp/alt7891_6843906183621273600.dir/0008_cpu_gen//unsaved_nios2_cpu_processor_configuration.pl  --do_build_sim=0  ]
Info: cpu: # 2018.12.26 16:44:48 (*) Starting Nios II generation
Info: cpu: # 2018.12.26 16:44:48 (*)   Checking for plaintext license.
Info: cpu: # 2018.12.26 16:44:49 (*)   Plaintext license not found.
Info: cpu: # 2018.12.26 16:44:49 (*)   Checking for encrypted license (non-evaluation).
Info: cpu: # 2018.12.26 16:44:50 (*)   Encrypted license found.  SOF will not be time-limited.
Info: cpu: # 2018.12.26 16:44:50 (*)   Elaborating CPU configuration settings
Info: cpu: # 2018.12.26 16:44:50 (*)   Creating all objects for CPU
Info: cpu: # 2018.12.26 16:44:50 (*)     Testbench
Info: cpu: # 2018.12.26 16:44:51 (*)     Instruction decoding
Info: cpu: # 2018.12.26 16:44:51 (*)       Instruction fields
Info: cpu: # 2018.12.26 16:44:51 (*)       Instruction decodes
Info: cpu: # 2018.12.26 16:44:51 (*)       Signals for RTL simulation waveforms
Info: cpu: # 2018.12.26 16:44:51 (*)       Instruction controls
Info: cpu: # 2018.12.26 16:44:51 (*)     Pipeline frontend
Info: cpu: # 2018.12.26 16:44:51 (*)     Pipeline backend
Info: cpu: # 2018.12.26 16:44:54 (*)   Generating RTL from CPU objects
Info: cpu: # 2018.12.26 16:44:56 (*)   Creating encrypted RTL
Info: cpu: # 2018.12.26 16:44:57 (*) Done Nios II generation
Info: cpu: Done RTL generation for module 'unsaved_nios2_cpu'
Info: cpu: "nios2" instantiated altera_nios2_gen2_unit "cpu"
Info: nios2_data_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "nios2_data_master_translator"
Info: sysid_control_slave_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "sysid_control_slave_translator"
Info: nios2_data_master_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "nios2_data_master_agent"
Info: sysid_control_slave_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "sysid_control_slave_agent"
Info: sysid_control_slave_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "sysid_control_slave_agent_rsp_fifo"
Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: router_001: "mm_interconnect_0" instantiated altera_merlin_router "router_001"
Info: router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info: router_003: "mm_interconnect_0" instantiated altera_merlin_router "router_003"
Info: nios2_data_master_limiter: "mm_interconnect_0" instantiated altera_merlin_traffic_limiter "nios2_data_master_limiter"
Info: Reusing file C:/Users/Administrator/Desktop/github_code/Planof2019_half/Course_Project/FPGA/class16_NIOSII_PIO_IT/module/module/synthesis/submodules/altera_avalon_sc_fifo.v
Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_001"
Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: cmd_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_001"
Info: Reusing file C:/Users/Administrator/Desktop/github_code/Planof2019_half/Course_Project/FPGA/class16_NIOSII_PIO_IT/module/module/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux_001"
Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file C:/Users/Administrator/Desktop/github_code/Planof2019_half/Course_Project/FPGA/class16_NIOSII_PIO_IT/module/module/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux_001"
Info: Reusing file C:/Users/Administrator/Desktop/github_code/Planof2019_half/Course_Project/FPGA/class16_NIOSII_PIO_IT/module/module/synthesis/submodules/altera_merlin_arbitrator.sv
Info: avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: unsaved: Done "unsaved" with 30 modules, 51 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
