# system info disenyo_qsys on 2020.06.02.11:46:13
system_info:
name,value
DEVICE,EP4CE115F29C7
DEVICE_FAMILY,Cyclone IV E
GENERATION_ID,1591091167
#
#
# Files generated for disenyo_qsys on 2020.06.02.11:46:13
files:
filepath,kind,attributes,module,is_top
simulation/disenyo_qsys.vhd,VHDL,,disenyo_qsys,true
simulation/disenyo_qsys_rst_controller.vhd,VHDL,,disenyo_qsys,false
simulation/disenyo_qsys_rst_controller_002.vhd,VHDL,,disenyo_qsys,false
simulation/submodules/constantes.vhd,VHDL,,ensamblado_procesador,false
simulation/submodules/retardos.vhd,VHDL,,ensamblado_procesador,false
simulation/submodules/tipos.vhd,VHDL,,ensamblado_procesador,false
simulation/submodules/mux2_1.vhd,VHDL,,ensamblado_procesador,false
simulation/submodules/mux2_32.vhd,VHDL,,ensamblado_procesador,false
simulation/submodules/mux2_4.vhd,VHDL,,ensamblado_procesador,false
simulation/submodules/mux3_32.vhd,VHDL,,ensamblado_procesador,false
simulation/submodules/mux4_32.vhd,VHDL,,ensamblado_procesador,false
simulation/submodules/reg1.vhd,VHDL,,ensamblado_procesador,false
simulation/submodules/reg1pe.vhd,VHDL,,ensamblado_procesador,false
simulation/submodules/reg32.vhd,VHDL,,ensamblado_procesador,false
simulation/submodules/reg32pe.vhd,VHDL,,ensamblado_procesador,false
simulation/submodules/reg5.vhd,VHDL,,ensamblado_procesador,false
simulation/submodules/reg5pe.vhd,VHDL,,ensamblado_procesador,false
simulation/submodules/regN.vhd,VHDL,,ensamblado_procesador,false
simulation/submodules/regNpe.vhd,VHDL,,ensamblado_procesador,false
simulation/submodules/componentes_procesador.vhd,VHDL,,ensamblado_procesador,false
simulation/submodules/ensamblado_procesador.vhd,VHDL,,ensamblado_procesador,false
simulation/submodules/componentesUP.vhd,VHDL,,ensamblado_procesador,false
simulation/submodules/ensambladoUP.vhd,VHDL,,ensamblado_procesador,false
simulation/submodules/componentes_etapaCP.vhd,VHDL,,ensamblado_procesador,false
simulation/submodules/etapaCP.vhd,VHDL,,ensamblado_procesador,false
simulation/submodules/sumador4.vhd,VHDL,,ensamblado_procesador,false
simulation/submodules/componentes_etapaB.vhd,VHDL,,ensamblado_procesador,false
simulation/submodules/etapaB.vhd,VHDL,,ensamblado_procesador,false
simulation/submodules/fifo.vhd,VHDL,,ensamblado_procesador,false
simulation/submodules/componentes_etapaDL.vhd,VHDL,,ensamblado_procesador,false
simulation/submodules/etapaDL.vhd,VHDL,,ensamblado_procesador,false
simulation/submodules/BR.vhd,VHDL,,ensamblado_procesador,false
simulation/submodules/BR_y_corto.vhd,VHDL,,ensamblado_procesador,false
simulation/submodules/FMTI.vhd,VHDL,,ensamblado_procesador,false
simulation/submodules/control_cortocircuitos.vhd,VHDL,,ensamblado_procesador,false
simulation/submodules/componentes_etapaA.vhd,VHDL,,ensamblado_procesador,false
simulation/submodules/etapaA.vhd,VHDL,,ensamblado_procesador,false
simulation/submodules/ALU.vhd,VHDL,,ensamblado_procesador,false
simulation/submodules/EVAL.vhd,VHDL,,ensamblado_procesador,false
simulation/submodules/FMTE.vhd,VHDL,,ensamblado_procesador,false
simulation/submodules/fuerza_bit_0.vhd,VHDL,,ensamblado_procesador,false
simulation/submodules/componentes_etapaM.vhd,VHDL,,ensamblado_procesador,false
simulation/submodules/etapaM.vhd,VHDL,,ensamblado_procesador,false
simulation/submodules/componentes_etapaF.vhd,VHDL,,ensamblado_procesador,false
simulation/submodules/etapaF.vhd,VHDL,,ensamblado_procesador,false
simulation/submodules/FMTL.vhd,VHDL,,ensamblado_procesador,false
simulation/submodules/componentesUC.vhd,VHDL,,ensamblado_procesador,false
simulation/submodules/ensambladoUC.vhd,VHDL,,ensamblado_procesador,false
simulation/submodules/LIB.vhd,VHDL,,ensamblado_procesador,false
simulation/submodules/bloqueo_A.vhd,VHDL,,ensamblado_procesador,false
simulation/submodules/bloqueo_CP.vhd,VHDL,,ensamblado_procesador,false
simulation/submodules/bloqueo_M.vhd,VHDL,,ensamblado_procesador,false
simulation/submodules/riesgo_datos.vhd,VHDL,,ensamblado_procesador,false
simulation/submodules/componentes_camino_control.vhd,VHDL,,ensamblado_procesador,false
simulation/submodules/camino_control.vhd,VHDL,,ensamblado_procesador,false
simulation/submodules/componentes_decoder_A.vhd,VHDL,,ensamblado_procesador,false
simulation/submodules/decoder_procedimientos_pkg.vhd,VHDL,,ensamblado_procesador,false
simulation/submodules/decoder_A.vhd,VHDL,,ensamblado_procesador,false
simulation/submodules/decoFMT_A.vhd,VHDL,,ensamblado_procesador,false
simulation/submodules/decoMem_A.vhd,VHDL,,ensamblado_procesador,false
simulation/submodules/decoSec.vhd,VHDL,,ensamblado_procesador,false
simulation/submodules/componentes_decoder_DL.vhd,VHDL,,ensamblado_procesador,false
simulation/submodules/decoder_DL.vhd,VHDL,,ensamblado_procesador,false
simulation/submodules/decoFMT_DL.vhd,VHDL,,ensamblado_procesador,false
simulation/submodules/decoMem_DL.vhd,VHDL,,ensamblado_procesador,false
simulation/submodules/decocamino.vhd,VHDL,,ensamblado_procesador,false
simulation/submodules/decoopALU.vhd,VHDL,,ensamblado_procesador,false
simulation/submodules/disenyo_qsys_master_0.vhd,VHDL,,disenyo_qsys_master_0,false
simulation/submodules/disenyo_qsys_new_sdram_controller_0_test_component.vhd,VHDL,,disenyo_qsys_new_sdram_controller_0,false
simulation/submodules/disenyo_qsys_new_sdram_controller_0.vhd,VHDL,,disenyo_qsys_new_sdram_controller_0,false
simulation/submodules/disenyo_qsys_sys_sdram_pll_0.vhd,VHDL,,disenyo_qsys_sys_sdram_pll_0,false
simulation/submodules/disenyo_qsys_mm_interconnect_0.v,VERILOG,,disenyo_qsys_mm_interconnect_0,false
simulation/submodules/altera_reset_controller.v,VERILOG,,altera_reset_controller,false
simulation/submodules/altera_reset_synchronizer.v,VERILOG,,altera_reset_controller,false
simulation/submodules/altera_reset_controller.sdc,SDC,,altera_reset_controller,false
simulation/submodules/altera_avalon_st_jtag_interface.v,VERILOG,,altera_avalon_st_jtag_interface,false
simulation/submodules/altera_jtag_dc_streaming.v,VERILOG,,altera_avalon_st_jtag_interface,false
simulation/submodules/altera_jtag_sld_node.v,VERILOG,,altera_avalon_st_jtag_interface,false
simulation/submodules/altera_jtag_streaming.v,VERILOG,,altera_avalon_st_jtag_interface,false
simulation/submodules/altera_avalon_st_clock_crosser.v,VERILOG,,altera_avalon_st_jtag_interface,false
simulation/submodules/altera_std_synchronizer_nocut.v,VERILOG,,altera_avalon_st_jtag_interface,false
simulation/submodules/altera_avalon_st_pipeline_base.v,VERILOG,,altera_avalon_st_jtag_interface,false
simulation/submodules/altera_avalon_st_idle_remover.v,VERILOG,,altera_avalon_st_jtag_interface,false
simulation/submodules/altera_avalon_st_idle_inserter.v,VERILOG,,altera_avalon_st_jtag_interface,false
simulation/submodules/altera_avalon_st_pipeline_stage.sv,SYSTEM_VERILOG,,altera_avalon_st_jtag_interface,false
simulation/submodules/altera_avalon_st_jtag_interface.sdc,SDC,,altera_avalon_st_jtag_interface,false
simulation/submodules/disenyo_qsys_master_0_timing_adt.sv,SYSTEM_VERILOG,,disenyo_qsys_master_0_timing_adt,false
simulation/submodules/altera_avalon_sc_fifo.v,VERILOG,,altera_avalon_sc_fifo,false
simulation/submodules/altera_avalon_st_bytes_to_packets.v,VERILOG,,altera_avalon_st_bytes_to_packets,false
simulation/submodules/altera_avalon_st_packets_to_bytes.v,VERILOG,,altera_avalon_st_packets_to_bytes,false
simulation/submodules/altera_avalon_packets_to_master.v,VERILOG,,altera_avalon_packets_to_master,false
simulation/submodules/disenyo_qsys_master_0_b2p_adapter.sv,SYSTEM_VERILOG,,disenyo_qsys_master_0_b2p_adapter,false
simulation/submodules/disenyo_qsys_master_0_p2b_adapter.sv,SYSTEM_VERILOG,,disenyo_qsys_master_0_p2b_adapter,false
simulation/submodules/altera_up_altpll.v,VERILOG,,altera_up_altpll,false
simulation/submodules/altera_up_avalon_reset_from_locked_signal.v,VERILOG,,altera_up_avalon_reset_from_locked_signal,false
simulation/submodules/altera_merlin_master_translator.sv,SYSTEM_VERILOG,,altera_merlin_master_translator,false
simulation/submodules/altera_merlin_slave_translator.sv,SYSTEM_VERILOG,,altera_merlin_slave_translator,false
simulation/submodules/altera_merlin_master_agent.sv,SYSTEM_VERILOG,,altera_merlin_master_agent,false
simulation/submodules/altera_merlin_slave_agent.sv,SYSTEM_VERILOG,,altera_merlin_slave_agent,false
simulation/submodules/altera_merlin_burst_uncompressor.sv,SYSTEM_VERILOG,,altera_merlin_slave_agent,false
simulation/submodules/disenyo_qsys_mm_interconnect_0_router.sv,SYSTEM_VERILOG,,disenyo_qsys_mm_interconnect_0_router,false
simulation/submodules/disenyo_qsys_mm_interconnect_0_router_003.sv,SYSTEM_VERILOG,,disenyo_qsys_mm_interconnect_0_router_003,false
simulation/submodules/disenyo_qsys_mm_interconnect_0_cmd_demux.sv,SYSTEM_VERILOG,,disenyo_qsys_mm_interconnect_0_cmd_demux,false
simulation/submodules/disenyo_qsys_mm_interconnect_0_cmd_mux.sv,SYSTEM_VERILOG,,disenyo_qsys_mm_interconnect_0_cmd_mux,false
simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,disenyo_qsys_mm_interconnect_0_cmd_mux,false
simulation/submodules/disenyo_qsys_mm_interconnect_0_rsp_demux.sv,SYSTEM_VERILOG,,disenyo_qsys_mm_interconnect_0_rsp_demux,false
simulation/submodules/disenyo_qsys_mm_interconnect_0_rsp_mux.sv,SYSTEM_VERILOG,,disenyo_qsys_mm_interconnect_0_rsp_mux,false
simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,disenyo_qsys_mm_interconnect_0_rsp_mux,false
simulation/submodules/disenyo_qsys_mm_interconnect_0_avalon_st_adapter.vhd,VHDL,,disenyo_qsys_mm_interconnect_0_avalon_st_adapter,false
simulation/submodules/disenyo_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv,SYSTEM_VERILOG,,disenyo_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0,false
#
# Map from instance-path to kind of module
instances:
instancePath,module
disenyo_qsys.ensamblado_procesador_0,ensamblado_procesador
disenyo_qsys.master_0,disenyo_qsys_master_0
disenyo_qsys.master_0.jtag_phy_embedded_in_jtag_master,altera_avalon_st_jtag_interface
disenyo_qsys.master_0.timing_adt,disenyo_qsys_master_0_timing_adt
disenyo_qsys.master_0.fifo,altera_avalon_sc_fifo
disenyo_qsys.master_0.b2p,altera_avalon_st_bytes_to_packets
disenyo_qsys.master_0.p2b,altera_avalon_st_packets_to_bytes
disenyo_qsys.master_0.transacto,altera_avalon_packets_to_master
disenyo_qsys.master_0.b2p_adapter,disenyo_qsys_master_0_b2p_adapter
disenyo_qsys.master_0.p2b_adapter,disenyo_qsys_master_0_p2b_adapter
disenyo_qsys.master_0.rst_controller,altera_reset_controller
disenyo_qsys.new_sdram_controller_0,disenyo_qsys_new_sdram_controller_0
disenyo_qsys.sys_sdram_pll_0,disenyo_qsys_sys_sdram_pll_0
disenyo_qsys.sys_sdram_pll_0.sys_pll,altera_up_altpll
disenyo_qsys.sys_sdram_pll_0.reset_from_locked,altera_up_avalon_reset_from_locked_signal
disenyo_qsys.mm_interconnect_0,disenyo_qsys_mm_interconnect_0
disenyo_qsys.mm_interconnect_0.ensamblado_procesador_0_avalon_master_B_translator,altera_merlin_master_translator
disenyo_qsys.mm_interconnect_0.ensamblado_procesador_0_avalon_master_M_translator,altera_merlin_master_translator
disenyo_qsys.mm_interconnect_0.master_0_master_translator,altera_merlin_master_translator
disenyo_qsys.mm_interconnect_0.new_sdram_controller_0_s1_translator,altera_merlin_slave_translator
disenyo_qsys.mm_interconnect_0.ensamblado_procesador_0_avalon_master_B_agent,altera_merlin_master_agent
disenyo_qsys.mm_interconnect_0.ensamblado_procesador_0_avalon_master_M_agent,altera_merlin_master_agent
disenyo_qsys.mm_interconnect_0.master_0_master_agent,altera_merlin_master_agent
disenyo_qsys.mm_interconnect_0.new_sdram_controller_0_s1_agent,altera_merlin_slave_agent
disenyo_qsys.mm_interconnect_0.new_sdram_controller_0_s1_agent_rsp_fifo,altera_avalon_sc_fifo
disenyo_qsys.mm_interconnect_0.router,disenyo_qsys_mm_interconnect_0_router
disenyo_qsys.mm_interconnect_0.router_001,disenyo_qsys_mm_interconnect_0_router
disenyo_qsys.mm_interconnect_0.router_002,disenyo_qsys_mm_interconnect_0_router
disenyo_qsys.mm_interconnect_0.router_003,disenyo_qsys_mm_interconnect_0_router_003
disenyo_qsys.mm_interconnect_0.cmd_demux,disenyo_qsys_mm_interconnect_0_cmd_demux
disenyo_qsys.mm_interconnect_0.cmd_demux_001,disenyo_qsys_mm_interconnect_0_cmd_demux
disenyo_qsys.mm_interconnect_0.cmd_demux_002,disenyo_qsys_mm_interconnect_0_cmd_demux
disenyo_qsys.mm_interconnect_0.cmd_mux,disenyo_qsys_mm_interconnect_0_cmd_mux
disenyo_qsys.mm_interconnect_0.rsp_demux,disenyo_qsys_mm_interconnect_0_rsp_demux
disenyo_qsys.mm_interconnect_0.rsp_mux,disenyo_qsys_mm_interconnect_0_rsp_mux
disenyo_qsys.mm_interconnect_0.rsp_mux_001,disenyo_qsys_mm_interconnect_0_rsp_mux
disenyo_qsys.mm_interconnect_0.rsp_mux_002,disenyo_qsys_mm_interconnect_0_rsp_mux
disenyo_qsys.mm_interconnect_0.avalon_st_adapter,disenyo_qsys_mm_interconnect_0_avalon_st_adapter
disenyo_qsys.mm_interconnect_0.avalon_st_adapter.error_adapter_0,disenyo_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0
disenyo_qsys.rst_controller,altera_reset_controller
disenyo_qsys.rst_controller_001,altera_reset_controller
disenyo_qsys.rst_controller_002,altera_reset_controller
disenyo_qsys.rst_controller,altera_reset_controller
disenyo_qsys.rst_controller_002,altera_reset_controller
