Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date              : Sat Sep  2 22:44:59 2023
| Host              : DESKTOP-MCBJ7EB running 64-bit major release  (build 9200)
| Command           : report_timing_summary -max_paths 10 -file RFSoC_Main_blk_wrapper_timing_summary_routed.rpt -pb RFSoC_Main_blk_wrapper_timing_summary_routed.pb -rpx RFSoC_Main_blk_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design            : RFSoC_Main_blk_wrapper
| Device            : xczu28dr-ffvg1517
| Speed File        : -2  PRODUCTION 1.28 07-24-2020
| Temperature Grade : E
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.496     -234.824                   1266                38576        0.005        0.000                      0                38576        3.400        0.000                       0                 10395  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock             Waveform(ns)       Period(ns)      Frequency(MHz)
-----             ------------       ----------      --------------
RFADC0_CLK        {0.000 5.000}      10.000          100.000         
RFADC0_CLK_dummy  {0.000 5.000}      10.000          100.000         
RFADC0_FABCLK0    {0.000 5.000}      10.000          100.000         
RFADC0_FABCLK1    {0.000 5.000}      10.000          100.000         
RFADC0_FABCLK2    {0.000 5.000}      10.000          100.000         
RFADC0_FABCLK3    {0.000 5.000}      10.000          100.000         
RFADC1_CLK        {0.000 5.000}      10.000          100.000         
RFADC1_CLK_dummy  {0.000 5.000}      10.000          100.000         
RFADC1_FABCLK0    {0.000 5.000}      10.000          100.000         
RFADC1_FABCLK1    {0.000 5.000}      10.000          100.000         
RFADC1_FABCLK2    {0.000 5.000}      10.000          100.000         
RFADC1_FABCLK3    {0.000 5.000}      10.000          100.000         
RFADC2_CLK        {0.000 5.000}      10.000          100.000         
RFADC2_CLK_dummy  {0.000 5.000}      10.000          100.000         
RFADC2_FABCLK0    {0.000 5.000}      10.000          100.000         
RFADC2_FABCLK1    {0.000 5.000}      10.000          100.000         
RFADC2_FABCLK2    {0.000 5.000}      10.000          100.000         
RFADC2_FABCLK3    {0.000 5.000}      10.000          100.000         
RFADC3_CLK        {0.000 5.000}      10.000          100.000         
RFADC3_CLK_dummy  {0.000 5.000}      10.000          100.000         
RFADC3_FABCLK0    {0.000 5.000}      10.000          100.000         
RFADC3_FABCLK1    {0.000 5.000}      10.000          100.000         
RFADC3_FABCLK2    {0.000 5.000}      10.000          100.000         
RFADC3_FABCLK3    {0.000 5.000}      10.000          100.000         
RFDAC0_CLK        {0.000 5.000}      10.000          100.000         
RFDAC1_CLK        {0.000 5.000}      10.000          100.000         
clk_pl_0          {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_pl_0           -0.496     -234.824                   1266                38480        0.005        0.000                      0                38480        3.400        0.000                       0                 10395  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_pl_0           clk_pl_0                 8.721        0.000                      0                   96        0.169        0.000                      0                   96  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_pl_0
  To Clock:  clk_pl_0

Setup :         1266  Failing Endpoints,  Worst Slack       -0.496ns,  Total Violation     -234.824ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.005ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.400ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.496ns  (required time - arrival time)
  Source:                 RFSoC_Main_blk_i/TimeController_0/inst/timestamp_counter_0/counter_reg_reg[8]_replica_2/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RFSoC_Main_blk_i/DAC_Controller_3/inst/rfdc_dds/dds_4/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg_0/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        10.026ns  (logic 5.810ns (57.949%)  route 4.216ns (42.051%))
  Logic Levels:           22  (CARRY8=1 DSP_A_B_DATA=1 DSP_ALU=6 DSP_C_DATA=3 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=6 DSP_PREADD_DATA=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.795ns = ( 11.795 - 10.000 ) 
    Source Clock Delay      (SCD):    2.001ns
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.775ns (routing 0.467ns, distribution 1.308ns)
  Clock Net Delay (Destination): 1.613ns (routing 0.423ns, distribution 1.190ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=13259, routed)       1.775     2.001    RFSoC_Main_blk_i/TimeController_0/inst/timestamp_counter_0/s_axi_aclk
    SLICE_X78Y151        FDRE                                         r  RFSoC_Main_blk_i/TimeController_0/inst/timestamp_counter_0/counter_reg_reg[8]_replica_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y151        FDRE (Prop_FFF2_SLICEM_C_Q)
                                                      0.079     2.080 r  RFSoC_Main_blk_i/TimeController_0/inst/timestamp_counter_0/counter_reg_reg[8]_replica_2/Q
                         net (fo=2, routed)           0.238     2.318    RFSoC_Main_blk_i/DAC_Controller_3/inst/rfdc_dds/phase_full_product[15]1/C[8]
    DSP48E2_X14Y60       DSP_C_DATA (Prop_DSP_C_DATA_DSP48E2_C[8]_C_DATA[8])
                                                      0.105     2.423 r  RFSoC_Main_blk_i/DAC_Controller_3/inst/rfdc_dds/phase_full_product[15]1/DSP_C_DATA_INST/C_DATA[8]
                         net (fo=2, routed)           0.000     2.423    RFSoC_Main_blk_i/DAC_Controller_3/inst/rfdc_dds/phase_full_product[15]1/DSP_C_DATA.C_DATA<8>
    DSP48E2_X14Y60       DSP_ALU (Prop_DSP_ALU_DSP48E2_C_DATA[8]_ALU_OUT[8])
                                                      0.585     3.008 f  RFSoC_Main_blk_i/DAC_Controller_3/inst/rfdc_dds/phase_full_product[15]1/DSP_ALU_INST/ALU_OUT[8]
                         net (fo=1, routed)           0.000     3.008    RFSoC_Main_blk_i/DAC_Controller_3/inst/rfdc_dds/phase_full_product[15]1/DSP_ALU.ALU_OUT<8>
    DSP48E2_X14Y60       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[8]_P[8])
                                                      0.109     3.117 r  RFSoC_Main_blk_i/DAC_Controller_3/inst/rfdc_dds/phase_full_product[15]1/DSP_OUTPUT_INST/P[8]
                         net (fo=18, routed)          0.418     3.535    RFSoC_Main_blk_i/DAC_Controller_3/inst/rfdc_dds/phase_full_product[4]0/C[12]
    DSP48E2_X14Y58       DSP_C_DATA (Prop_DSP_C_DATA_DSP48E2_C[12]_C_DATA[12])
                                                      0.105     3.640 r  RFSoC_Main_blk_i/DAC_Controller_3/inst/rfdc_dds/phase_full_product[4]0/DSP_C_DATA_INST/C_DATA[12]
                         net (fo=2, routed)           0.000     3.640    RFSoC_Main_blk_i/DAC_Controller_3/inst/rfdc_dds/phase_full_product[4]0/DSP_C_DATA.C_DATA<12>
    DSP48E2_X14Y58       DSP_ALU (Prop_DSP_ALU_DSP48E2_C_DATA[12]_ALU_OUT[12])
                                                      0.585     4.225 r  RFSoC_Main_blk_i/DAC_Controller_3/inst/rfdc_dds/phase_full_product[4]0/DSP_ALU_INST/ALU_OUT[12]
                         net (fo=1, routed)           0.000     4.225    RFSoC_Main_blk_i/DAC_Controller_3/inst/rfdc_dds/phase_full_product[4]0/DSP_ALU.ALU_OUT<12>
    DSP48E2_X14Y58       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[12]_P[12])
                                                      0.109     4.334 f  RFSoC_Main_blk_i/DAC_Controller_3/inst/rfdc_dds/phase_full_product[4]0/DSP_OUTPUT_INST/P[12]
                         net (fo=3, routed)           0.970     5.304    RFSoC_Main_blk_i/DAC_Controller_3/inst/rfdc_dds/phase_full_product[4]__2/B[12]
    DSP48E2_X18Y55       DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_B[12]_B2_DATA[12])
                                                      0.151     5.455 r  RFSoC_Main_blk_i/DAC_Controller_3/inst/rfdc_dds/phase_full_product[4]__2/DSP_A_B_DATA_INST/B2_DATA[12]
                         net (fo=1, routed)           0.000     5.455    RFSoC_Main_blk_i/DAC_Controller_3/inst/rfdc_dds/phase_full_product[4]__2/DSP_A_B_DATA.B2_DATA<12>
    DSP48E2_X18Y55       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[12]_B2B1[12])
                                                      0.073     5.528 r  RFSoC_Main_blk_i/DAC_Controller_3/inst/rfdc_dds/phase_full_product[4]__2/DSP_PREADD_DATA_INST/B2B1[12]
                         net (fo=1, routed)           0.000     5.528    RFSoC_Main_blk_i/DAC_Controller_3/inst/rfdc_dds/phase_full_product[4]__2/DSP_PREADD_DATA.B2B1<12>
    DSP48E2_X18Y55       DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[12]_V[40])
                                                      0.609     6.137 f  RFSoC_Main_blk_i/DAC_Controller_3/inst/rfdc_dds/phase_full_product[4]__2/DSP_MULTIPLIER_INST/V[40]
                         net (fo=1, routed)           0.000     6.137    RFSoC_Main_blk_i/DAC_Controller_3/inst/rfdc_dds/phase_full_product[4]__2/DSP_MULTIPLIER.V<40>
    DSP48E2_X18Y55       DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_V[40]_V_DATA[40])
                                                      0.046     6.183 r  RFSoC_Main_blk_i/DAC_Controller_3/inst/rfdc_dds/phase_full_product[4]__2/DSP_M_DATA_INST/V_DATA[40]
                         net (fo=1, routed)           0.000     6.183    RFSoC_Main_blk_i/DAC_Controller_3/inst/rfdc_dds/phase_full_product[4]__2/DSP_M_DATA.V_DATA<40>
    DSP48E2_X18Y55       DSP_ALU (Prop_DSP_ALU_DSP48E2_V_DATA[40]_ALU_OUT[47])
                                                      0.571     6.754 f  RFSoC_Main_blk_i/DAC_Controller_3/inst/rfdc_dds/phase_full_product[4]__2/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     6.754    RFSoC_Main_blk_i/DAC_Controller_3/inst/rfdc_dds/phase_full_product[4]__2/DSP_ALU.ALU_OUT<47>
    DSP48E2_X18Y55       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.122     6.876 r  RFSoC_Main_blk_i/DAC_Controller_3/inst/rfdc_dds/phase_full_product[4]__2/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.038     6.914    RFSoC_Main_blk_i/DAC_Controller_3/inst/rfdc_dds/phase_full_product[4]__3/PCIN[47]
    DSP48E2_X18Y56       DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[47])
                                                      0.546     7.460 f  RFSoC_Main_blk_i/DAC_Controller_3/inst/rfdc_dds/phase_full_product[4]__3/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     7.460    RFSoC_Main_blk_i/DAC_Controller_3/inst/rfdc_dds/phase_full_product[4]__3/DSP_ALU.ALU_OUT<47>
    DSP48E2_X18Y56       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.122     7.582 r  RFSoC_Main_blk_i/DAC_Controller_3/inst/rfdc_dds/phase_full_product[4]__3/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.014     7.596    RFSoC_Main_blk_i/DAC_Controller_3/inst/rfdc_dds/phase_full_product[4]__4/PCIN[47]
    DSP48E2_X18Y57       DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[16])
                                                      0.546     8.142 f  RFSoC_Main_blk_i/DAC_Controller_3/inst/rfdc_dds/phase_full_product[4]__4/DSP_ALU_INST/ALU_OUT[16]
                         net (fo=1, routed)           0.000     8.142    RFSoC_Main_blk_i/DAC_Controller_3/inst/rfdc_dds/phase_full_product[4]__4/DSP_ALU.ALU_OUT<16>
    DSP48E2_X18Y57       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[16]_P[16])
                                                      0.109     8.251 r  RFSoC_Main_blk_i/DAC_Controller_3/inst/rfdc_dds/phase_full_product[4]__4/DSP_OUTPUT_INST/P[16]
                         net (fo=1, routed)           0.601     8.852    RFSoC_Main_blk_i/DAC_Controller_3/inst/rfdc_dds/phase_full_product[4]__4_n_89
    SLICE_X81Y147        CARRY8 (Prop_CARRY8_SLICEL_S[0]_O[5])
                                                      0.238     9.090 r  RFSoC_Main_blk_i/DAC_Controller_3/inst/rfdc_dds/phase_input[4]_i_2/O[5]
                         net (fo=1, routed)           1.159    10.249    RFSoC_Main_blk_i/DAC_Controller_3/inst/rfdc_dds/phase_input[4]/C[4]
    DSP48E2_X11Y78       DSP_C_DATA (Prop_DSP_C_DATA_DSP48E2_C[4]_C_DATA[4])
                                                      0.105    10.354 r  RFSoC_Main_blk_i/DAC_Controller_3/inst/rfdc_dds/phase_input[4]/DSP_C_DATA_INST/C_DATA[4]
                         net (fo=2, routed)           0.000    10.354    RFSoC_Main_blk_i/DAC_Controller_3/inst/rfdc_dds/phase_input[4]/DSP_C_DATA.C_DATA<4>
    DSP48E2_X11Y78       DSP_ALU (Prop_DSP_ALU_DSP48E2_C_DATA[4]_ALU_OUT[5])
                                                      0.585    10.939 f  RFSoC_Main_blk_i/DAC_Controller_3/inst/rfdc_dds/phase_input[4]/DSP_ALU_INST/ALU_OUT[5]
                         net (fo=1, routed)           0.000    10.939    RFSoC_Main_blk_i/DAC_Controller_3/inst/rfdc_dds/phase_input[4]/DSP_ALU.ALU_OUT<5>
    DSP48E2_X11Y78       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[5]_P[5])
                                                      0.109    11.048 r  RFSoC_Main_blk_i/DAC_Controller_3/inst/rfdc_dds/phase_input[4]/DSP_OUTPUT_INST/P[5]
                         net (fo=2, routed)           0.323    11.371    RFSoC_Main_blk_i/DAC_Controller_3/inst/rfdc_dds/dds_4/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_phase_or.i_phase_in_zero_del/s_axis_phase_tdata[5]
    SLICE_X67Y195        LUT6 (Prop_A6LUT_SLICEM_I5_O)
                                                      0.053    11.424 r  RFSoC_Main_blk_i/DAC_Controller_3/inst/rfdc_dds/dds_4/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_phase_or.i_phase_in_zero_del/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg_0_i_13/O
                         net (fo=6, routed)           0.078    11.502    RFSoC_Main_blk_i/DAC_Controller_3/inst/rfdc_dds/dds_4/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_phase_or.i_phase_in_zero_del_n_1
    SLICE_X67Y195        LUT5 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.148    11.650 r  RFSoC_Main_blk_i/DAC_Controller_3/inst/rfdc_dds/dds_4/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg_0_i_4/O
                         net (fo=2, routed)           0.377    12.027    RFSoC_Main_blk_i/DAC_Controller_3/inst/rfdc_dds/dds_4/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/phase_in_comp[8]
    RAMB36_X6Y35         RAMB36E2                                     r  RFSoC_Main_blk_i/DAC_Controller_3/inst/rfdc_dds/dds_4/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg_0/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157    10.157    RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.182 r  RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=13259, routed)       1.613    11.795    RFSoC_Main_blk_i/DAC_Controller_3/inst/rfdc_dds/dds_4/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/aclk
    RAMB36_X6Y35         RAMB36E2                                     r  RFSoC_Main_blk_i/DAC_Controller_3/inst/rfdc_dds/dds_4/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg_0/CLKARDCLK
                         clock pessimism              0.159    11.954    
                         clock uncertainty           -0.130    11.825    
    RAMB36_X6Y35         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.294    11.531    RFSoC_Main_blk_i/DAC_Controller_3/inst/rfdc_dds/dds_4/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg_0
  -------------------------------------------------------------------
                         required time                         11.531    
                         arrival time                         -12.027    
  -------------------------------------------------------------------
                         slack                                 -0.496    

Slack (VIOLATED) :        -0.496ns  (required time - arrival time)
  Source:                 RFSoC_Main_blk_i/TimeController_0/inst/timestamp_counter_0/counter_reg_reg[27]_replica_3/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RFSoC_Main_blk_i/DAC_Controller_4/inst/rfdc_dds/dds_6/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg_0/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        10.031ns  (logic 5.956ns (59.376%)  route 4.075ns (40.624%))
  Logic Levels:           23  (CARRY8=1 DSP_A_B_DATA=1 DSP_ALU=6 DSP_C_DATA=3 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=6 DSP_PREADD_DATA=1 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.918ns = ( 11.918 - 10.000 ) 
    Source Clock Delay      (SCD):    2.138ns
    Clock Pessimism Removal (CPR):    0.178ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.912ns (routing 0.467ns, distribution 1.445ns)
  Clock Net Delay (Destination): 1.736ns (routing 0.423ns, distribution 1.313ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=13259, routed)       1.912     2.138    RFSoC_Main_blk_i/TimeController_0/inst/timestamp_counter_0/s_axi_aclk
    SLICE_X82Y118        FDRE                                         r  RFSoC_Main_blk_i/TimeController_0/inst/timestamp_counter_0/counter_reg_reg[27]_replica_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y118        FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.078     2.216 r  RFSoC_Main_blk_i/TimeController_0/inst/timestamp_counter_0/counter_reg_reg[27]_replica_3/Q
                         net (fo=2, routed)           0.385     2.601    RFSoC_Main_blk_i/DAC_Controller_4/inst/rfdc_dds/phase_full_product[15]1/C[27]
    DSP48E2_X15Y40       DSP_C_DATA (Prop_DSP_C_DATA_DSP48E2_C[27]_C_DATA[27])
                                                      0.105     2.706 r  RFSoC_Main_blk_i/DAC_Controller_4/inst/rfdc_dds/phase_full_product[15]1/DSP_C_DATA_INST/C_DATA[27]
                         net (fo=2, routed)           0.000     2.706    RFSoC_Main_blk_i/DAC_Controller_4/inst/rfdc_dds/phase_full_product[15]1/DSP_C_DATA.C_DATA<27>
    DSP48E2_X15Y40       DSP_ALU (Prop_DSP_ALU_DSP48E2_C_DATA[27]_ALU_OUT[29])
                                                      0.585     3.291 f  RFSoC_Main_blk_i/DAC_Controller_4/inst/rfdc_dds/phase_full_product[15]1/DSP_ALU_INST/ALU_OUT[29]
                         net (fo=1, routed)           0.000     3.291    RFSoC_Main_blk_i/DAC_Controller_4/inst/rfdc_dds/phase_full_product[15]1/DSP_ALU.ALU_OUT<29>
    DSP48E2_X15Y40       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[29]_P[29])
                                                      0.109     3.400 r  RFSoC_Main_blk_i/DAC_Controller_4/inst/rfdc_dds/phase_full_product[15]1/DSP_OUTPUT_INST/P[29]
                         net (fo=17, routed)          1.001     4.401    RFSoC_Main_blk_i/DAC_Controller_4/inst/rfdc_dds/phase_full_product[6]0/C[33]
    DSP48E2_X14Y29       DSP_C_DATA (Prop_DSP_C_DATA_DSP48E2_C[33]_C_DATA[33])
                                                      0.105     4.506 r  RFSoC_Main_blk_i/DAC_Controller_4/inst/rfdc_dds/phase_full_product[6]0/DSP_C_DATA_INST/C_DATA[33]
                         net (fo=2, routed)           0.000     4.506    RFSoC_Main_blk_i/DAC_Controller_4/inst/rfdc_dds/phase_full_product[6]0/DSP_C_DATA.C_DATA<33>
    DSP48E2_X14Y29       DSP_ALU (Prop_DSP_ALU_DSP48E2_C_DATA[33]_ALU_OUT[34])
                                                      0.585     5.091 r  RFSoC_Main_blk_i/DAC_Controller_4/inst/rfdc_dds/phase_full_product[6]0/DSP_ALU_INST/ALU_OUT[34]
                         net (fo=1, routed)           0.000     5.091    RFSoC_Main_blk_i/DAC_Controller_4/inst/rfdc_dds/phase_full_product[6]0/DSP_ALU.ALU_OUT<34>
    DSP48E2_X14Y29       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[34]_P[34])
                                                      0.109     5.200 f  RFSoC_Main_blk_i/DAC_Controller_4/inst/rfdc_dds/phase_full_product[6]0/DSP_OUTPUT_INST/P[34]
                         net (fo=1, routed)           0.886     6.086    RFSoC_Main_blk_i/DAC_Controller_4/inst/rfdc_dds/phase_full_product[6]/B[0]
    DSP48E2_X16Y22       DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_B[0]_B2_DATA[0])
                                                      0.151     6.237 r  RFSoC_Main_blk_i/DAC_Controller_4/inst/rfdc_dds/phase_full_product[6]/DSP_A_B_DATA_INST/B2_DATA[0]
                         net (fo=1, routed)           0.000     6.237    RFSoC_Main_blk_i/DAC_Controller_4/inst/rfdc_dds/phase_full_product[6]/DSP_A_B_DATA.B2_DATA<0>
    DSP48E2_X16Y22       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[0]_B2B1[0])
                                                      0.073     6.310 r  RFSoC_Main_blk_i/DAC_Controller_4/inst/rfdc_dds/phase_full_product[6]/DSP_PREADD_DATA_INST/B2B1[0]
                         net (fo=1, routed)           0.000     6.310    RFSoC_Main_blk_i/DAC_Controller_4/inst/rfdc_dds/phase_full_product[6]/DSP_PREADD_DATA.B2B1<0>
    DSP48E2_X16Y22       DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[0]_V[30])
                                                      0.609     6.919 f  RFSoC_Main_blk_i/DAC_Controller_4/inst/rfdc_dds/phase_full_product[6]/DSP_MULTIPLIER_INST/V[30]
                         net (fo=1, routed)           0.000     6.919    RFSoC_Main_blk_i/DAC_Controller_4/inst/rfdc_dds/phase_full_product[6]/DSP_MULTIPLIER.V<30>
    DSP48E2_X16Y22       DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_V[30]_V_DATA[30])
                                                      0.046     6.965 r  RFSoC_Main_blk_i/DAC_Controller_4/inst/rfdc_dds/phase_full_product[6]/DSP_M_DATA_INST/V_DATA[30]
                         net (fo=1, routed)           0.000     6.965    RFSoC_Main_blk_i/DAC_Controller_4/inst/rfdc_dds/phase_full_product[6]/DSP_M_DATA.V_DATA<30>
    DSP48E2_X16Y22       DSP_ALU (Prop_DSP_ALU_DSP48E2_V_DATA[30]_ALU_OUT[47])
                                                      0.571     7.536 f  RFSoC_Main_blk_i/DAC_Controller_4/inst/rfdc_dds/phase_full_product[6]/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     7.536    RFSoC_Main_blk_i/DAC_Controller_4/inst/rfdc_dds/phase_full_product[6]/DSP_ALU.ALU_OUT<47>
    DSP48E2_X16Y22       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.122     7.658 r  RFSoC_Main_blk_i/DAC_Controller_4/inst/rfdc_dds/phase_full_product[6]/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.014     7.672    RFSoC_Main_blk_i/DAC_Controller_4/inst/rfdc_dds/phase_full_product[6]__0/PCIN[47]
    DSP48E2_X16Y23       DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[47])
                                                      0.546     8.218 f  RFSoC_Main_blk_i/DAC_Controller_4/inst/rfdc_dds/phase_full_product[6]__0/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     8.218    RFSoC_Main_blk_i/DAC_Controller_4/inst/rfdc_dds/phase_full_product[6]__0/DSP_ALU.ALU_OUT<47>
    DSP48E2_X16Y23       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.122     8.340 r  RFSoC_Main_blk_i/DAC_Controller_4/inst/rfdc_dds/phase_full_product[6]__0/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.054     8.394    RFSoC_Main_blk_i/DAC_Controller_4/inst/rfdc_dds/phase_full_product[6]__1/PCIN[47]
    DSP48E2_X16Y24       DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[2])
                                                      0.546     8.940 f  RFSoC_Main_blk_i/DAC_Controller_4/inst/rfdc_dds/phase_full_product[6]__1/DSP_ALU_INST/ALU_OUT[2]
                         net (fo=1, routed)           0.000     8.940    RFSoC_Main_blk_i/DAC_Controller_4/inst/rfdc_dds/phase_full_product[6]__1/DSP_ALU.ALU_OUT<2>
    DSP48E2_X16Y24       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[2]_P[2])
                                                      0.109     9.049 r  RFSoC_Main_blk_i/DAC_Controller_4/inst/rfdc_dds/phase_full_product[6]__1/DSP_OUTPUT_INST/P[2]
                         net (fo=1, routed)           0.428     9.477    RFSoC_Main_blk_i/DAC_Controller_4/inst/rfdc_dds/phase_full_product[6]__1_n_103
    SLICE_X82Y65         LUT2 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.088     9.565 r  RFSoC_Main_blk_i/DAC_Controller_4/inst/rfdc_dds/phase_input[6]_i_14/O
                         net (fo=1, routed)           0.025     9.590    RFSoC_Main_blk_i/DAC_Controller_4/inst/rfdc_dds/phase_input[6]_i_14_n_0
    SLICE_X82Y65         CARRY8 (Prop_CARRY8_SLICEM_S[3]_O[5])
                                                      0.184     9.774 r  RFSoC_Main_blk_i/DAC_Controller_4/inst/rfdc_dds/phase_input[6]_i_2/O[5]
                         net (fo=1, routed)           0.510    10.284    RFSoC_Main_blk_i/DAC_Controller_4/inst/rfdc_dds/phase_input[6]/C[4]
    DSP48E2_X17Y27       DSP_C_DATA (Prop_DSP_C_DATA_DSP48E2_C[4]_C_DATA[4])
                                                      0.105    10.389 r  RFSoC_Main_blk_i/DAC_Controller_4/inst/rfdc_dds/phase_input[6]/DSP_C_DATA_INST/C_DATA[4]
                         net (fo=2, routed)           0.000    10.389    RFSoC_Main_blk_i/DAC_Controller_4/inst/rfdc_dds/phase_input[6]/DSP_C_DATA.C_DATA<4>
    DSP48E2_X17Y27       DSP_ALU (Prop_DSP_ALU_DSP48E2_C_DATA[4]_ALU_OUT[5])
                                                      0.585    10.974 f  RFSoC_Main_blk_i/DAC_Controller_4/inst/rfdc_dds/phase_input[6]/DSP_ALU_INST/ALU_OUT[5]
                         net (fo=1, routed)           0.000    10.974    RFSoC_Main_blk_i/DAC_Controller_4/inst/rfdc_dds/phase_input[6]/DSP_ALU.ALU_OUT<5>
    DSP48E2_X17Y27       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[5]_P[5])
                                                      0.109    11.083 r  RFSoC_Main_blk_i/DAC_Controller_4/inst/rfdc_dds/phase_input[6]/DSP_OUTPUT_INST/P[5]
                         net (fo=2, routed)           0.265    11.348    RFSoC_Main_blk_i/DAC_Controller_4/inst/rfdc_dds/dds_6/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_phase_or.i_phase_in_zero_del/s_axis_phase_tdata[5]
    SLICE_X89Y65         LUT6 (Prop_A6LUT_SLICEM_I5_O)
                                                      0.150    11.498 r  RFSoC_Main_blk_i/DAC_Controller_4/inst/rfdc_dds/dds_6/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_phase_or.i_phase_in_zero_del/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg_0_i_13/O
                         net (fo=6, routed)           0.081    11.579    RFSoC_Main_blk_i/DAC_Controller_4/inst/rfdc_dds/dds_6/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_phase_or.i_phase_in_zero_del_n_1
    SLICE_X89Y65         LUT5 (Prop_E5LUT_SLICEM_I2_O)
                                                      0.164    11.743 r  RFSoC_Main_blk_i/DAC_Controller_4/inst/rfdc_dds/dds_6/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg_0_i_4/O
                         net (fo=2, routed)           0.426    12.169    RFSoC_Main_blk_i/DAC_Controller_4/inst/rfdc_dds/dds_6/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/phase_in_comp[8]
    RAMB36_X9Y14         RAMB36E2                                     r  RFSoC_Main_blk_i/DAC_Controller_4/inst/rfdc_dds/dds_6/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg_0/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157    10.157    RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.182 r  RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=13259, routed)       1.736    11.918    RFSoC_Main_blk_i/DAC_Controller_4/inst/rfdc_dds/dds_6/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/aclk
    RAMB36_X9Y14         RAMB36E2                                     r  RFSoC_Main_blk_i/DAC_Controller_4/inst/rfdc_dds/dds_6/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg_0/CLKARDCLK
                         clock pessimism              0.178    12.096    
                         clock uncertainty           -0.130    11.967    
    RAMB36_X9Y14         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.294    11.673    RFSoC_Main_blk_i/DAC_Controller_4/inst/rfdc_dds/dds_6/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg_0
  -------------------------------------------------------------------
                         required time                         11.673    
                         arrival time                         -12.169    
  -------------------------------------------------------------------
                         slack                                 -0.496    

Slack (VIOLATED) :        -0.494ns  (required time - arrival time)
  Source:                 RFSoC_Main_blk_i/TimeController_0/inst/timestamp_counter_0/counter_reg_reg[27]_replica_3/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RFSoC_Main_blk_i/DAC_Controller_4/inst/rfdc_dds/dds_14/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg_1/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        10.029ns  (logic 5.896ns (58.790%)  route 4.133ns (41.210%))
  Logic Levels:           24  (CARRY8=2 DSP_A_B_DATA=1 DSP_ALU=6 DSP_C_DATA=3 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=6 DSP_PREADD_DATA=1 LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.966ns = ( 11.966 - 10.000 ) 
    Source Clock Delay      (SCD):    2.138ns
    Clock Pessimism Removal (CPR):    0.111ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.912ns (routing 0.467ns, distribution 1.445ns)
  Clock Net Delay (Destination): 1.784ns (routing 0.423ns, distribution 1.361ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=13259, routed)       1.912     2.138    RFSoC_Main_blk_i/TimeController_0/inst/timestamp_counter_0/s_axi_aclk
    SLICE_X82Y118        FDRE                                         r  RFSoC_Main_blk_i/TimeController_0/inst/timestamp_counter_0/counter_reg_reg[27]_replica_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y118        FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.078     2.216 r  RFSoC_Main_blk_i/TimeController_0/inst/timestamp_counter_0/counter_reg_reg[27]_replica_3/Q
                         net (fo=2, routed)           0.385     2.601    RFSoC_Main_blk_i/DAC_Controller_4/inst/rfdc_dds/phase_full_product[15]1/C[27]
    DSP48E2_X15Y40       DSP_C_DATA (Prop_DSP_C_DATA_DSP48E2_C[27]_C_DATA[27])
                                                      0.105     2.706 r  RFSoC_Main_blk_i/DAC_Controller_4/inst/rfdc_dds/phase_full_product[15]1/DSP_C_DATA_INST/C_DATA[27]
                         net (fo=2, routed)           0.000     2.706    RFSoC_Main_blk_i/DAC_Controller_4/inst/rfdc_dds/phase_full_product[15]1/DSP_C_DATA.C_DATA<27>
    DSP48E2_X15Y40       DSP_ALU (Prop_DSP_ALU_DSP48E2_C_DATA[27]_ALU_OUT[32])
                                                      0.585     3.291 f  RFSoC_Main_blk_i/DAC_Controller_4/inst/rfdc_dds/phase_full_product[15]1/DSP_ALU_INST/ALU_OUT[32]
                         net (fo=1, routed)           0.000     3.291    RFSoC_Main_blk_i/DAC_Controller_4/inst/rfdc_dds/phase_full_product[15]1/DSP_ALU.ALU_OUT<32>
    DSP48E2_X15Y40       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[32]_P[32])
                                                      0.109     3.400 r  RFSoC_Main_blk_i/DAC_Controller_4/inst/rfdc_dds/phase_full_product[15]1/DSP_OUTPUT_INST/P[32]
                         net (fo=16, routed)          1.009     4.409    RFSoC_Main_blk_i/DAC_Controller_4/inst/rfdc_dds/phase_full_product[14]0/C[36]
    DSP48E2_X15Y9        DSP_C_DATA (Prop_DSP_C_DATA_DSP48E2_C[36]_C_DATA[36])
                                                      0.105     4.514 r  RFSoC_Main_blk_i/DAC_Controller_4/inst/rfdc_dds/phase_full_product[14]0/DSP_C_DATA_INST/C_DATA[36]
                         net (fo=2, routed)           0.000     4.514    RFSoC_Main_blk_i/DAC_Controller_4/inst/rfdc_dds/phase_full_product[14]0/DSP_C_DATA.C_DATA<36>
    DSP48E2_X15Y9        DSP_ALU (Prop_DSP_ALU_DSP48E2_C_DATA[36]_ALU_OUT[45])
                                                      0.585     5.099 r  RFSoC_Main_blk_i/DAC_Controller_4/inst/rfdc_dds/phase_full_product[14]0/DSP_ALU_INST/ALU_OUT[45]
                         net (fo=1, routed)           0.000     5.099    RFSoC_Main_blk_i/DAC_Controller_4/inst/rfdc_dds/phase_full_product[14]0/DSP_ALU.ALU_OUT<45>
    DSP48E2_X15Y9        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[45]_P[45])
                                                      0.109     5.208 f  RFSoC_Main_blk_i/DAC_Controller_4/inst/rfdc_dds/phase_full_product[14]0/DSP_OUTPUT_INST/P[45]
                         net (fo=1, routed)           0.444     5.652    RFSoC_Main_blk_i/DAC_Controller_4/inst/rfdc_dds/phase_full_product[14]/B[11]
    DSP48E2_X15Y15       DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_B[11]_B2_DATA[11])
                                                      0.151     5.803 r  RFSoC_Main_blk_i/DAC_Controller_4/inst/rfdc_dds/phase_full_product[14]/DSP_A_B_DATA_INST/B2_DATA[11]
                         net (fo=1, routed)           0.000     5.803    RFSoC_Main_blk_i/DAC_Controller_4/inst/rfdc_dds/phase_full_product[14]/DSP_A_B_DATA.B2_DATA<11>
    DSP48E2_X15Y15       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[11]_B2B1[11])
                                                      0.073     5.876 r  RFSoC_Main_blk_i/DAC_Controller_4/inst/rfdc_dds/phase_full_product[14]/DSP_PREADD_DATA_INST/B2B1[11]
                         net (fo=1, routed)           0.000     5.876    RFSoC_Main_blk_i/DAC_Controller_4/inst/rfdc_dds/phase_full_product[14]/DSP_PREADD_DATA.B2B1<11>
    DSP48E2_X15Y15       DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[11]_V[40])
                                                      0.609     6.485 f  RFSoC_Main_blk_i/DAC_Controller_4/inst/rfdc_dds/phase_full_product[14]/DSP_MULTIPLIER_INST/V[40]
                         net (fo=1, routed)           0.000     6.485    RFSoC_Main_blk_i/DAC_Controller_4/inst/rfdc_dds/phase_full_product[14]/DSP_MULTIPLIER.V<40>
    DSP48E2_X15Y15       DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_V[40]_V_DATA[40])
                                                      0.046     6.531 r  RFSoC_Main_blk_i/DAC_Controller_4/inst/rfdc_dds/phase_full_product[14]/DSP_M_DATA_INST/V_DATA[40]
                         net (fo=1, routed)           0.000     6.531    RFSoC_Main_blk_i/DAC_Controller_4/inst/rfdc_dds/phase_full_product[14]/DSP_M_DATA.V_DATA<40>
    DSP48E2_X15Y15       DSP_ALU (Prop_DSP_ALU_DSP48E2_V_DATA[40]_ALU_OUT[47])
                                                      0.571     7.102 f  RFSoC_Main_blk_i/DAC_Controller_4/inst/rfdc_dds/phase_full_product[14]/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     7.102    RFSoC_Main_blk_i/DAC_Controller_4/inst/rfdc_dds/phase_full_product[14]/DSP_ALU.ALU_OUT<47>
    DSP48E2_X15Y15       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.122     7.224 r  RFSoC_Main_blk_i/DAC_Controller_4/inst/rfdc_dds/phase_full_product[14]/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.038     7.262    RFSoC_Main_blk_i/DAC_Controller_4/inst/rfdc_dds/phase_full_product[14]__0/PCIN[47]
    DSP48E2_X15Y16       DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[47])
                                                      0.546     7.808 f  RFSoC_Main_blk_i/DAC_Controller_4/inst/rfdc_dds/phase_full_product[14]__0/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     7.808    RFSoC_Main_blk_i/DAC_Controller_4/inst/rfdc_dds/phase_full_product[14]__0/DSP_ALU.ALU_OUT<47>
    DSP48E2_X15Y16       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.122     7.930 r  RFSoC_Main_blk_i/DAC_Controller_4/inst/rfdc_dds/phase_full_product[14]__0/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.014     7.944    RFSoC_Main_blk_i/DAC_Controller_4/inst/rfdc_dds/phase_full_product[14]__1/PCIN[47]
    DSP48E2_X15Y17       DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[4])
                                                      0.546     8.490 f  RFSoC_Main_blk_i/DAC_Controller_4/inst/rfdc_dds/phase_full_product[14]__1/DSP_ALU_INST/ALU_OUT[4]
                         net (fo=1, routed)           0.000     8.490    RFSoC_Main_blk_i/DAC_Controller_4/inst/rfdc_dds/phase_full_product[14]__1/DSP_ALU.ALU_OUT<4>
    DSP48E2_X15Y17       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[4]_P[4])
                                                      0.109     8.599 r  RFSoC_Main_blk_i/DAC_Controller_4/inst/rfdc_dds/phase_full_product[14]__1/DSP_OUTPUT_INST/P[4]
                         net (fo=1, routed)           0.536     9.135    RFSoC_Main_blk_i/DAC_Controller_4/inst/rfdc_dds/phase_full_product[14]__1_n_101
    SLICE_X78Y40         LUT2 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.123     9.258 r  RFSoC_Main_blk_i/DAC_Controller_4/inst/rfdc_dds/phase_input[14]_i_12/O
                         net (fo=1, routed)           0.022     9.280    RFSoC_Main_blk_i/DAC_Controller_4/inst/rfdc_dds/phase_input[14]_i_12_n_0
    SLICE_X78Y40         CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.159     9.439 r  RFSoC_Main_blk_i/DAC_Controller_4/inst/rfdc_dds/phase_input[14]_i_2/CO[7]
                         net (fo=1, routed)           0.026     9.465    RFSoC_Main_blk_i/DAC_Controller_4/inst/rfdc_dds/phase_input[14]_i_2_n_0
    SLICE_X78Y41         CARRY8 (Prop_CARRY8_SLICEM_CI_O[2])
                                                      0.067     9.532 r  RFSoC_Main_blk_i/DAC_Controller_4/inst/rfdc_dds/phase_input[14]_i_1/O[2]
                         net (fo=1, routed)           0.449     9.981    RFSoC_Main_blk_i/DAC_Controller_4/inst/rfdc_dds/phase_input[14]/C[9]
    DSP48E2_X14Y9        DSP_C_DATA (Prop_DSP_C_DATA_DSP48E2_C[9]_C_DATA[9])
                                                      0.105    10.086 r  RFSoC_Main_blk_i/DAC_Controller_4/inst/rfdc_dds/phase_input[14]/DSP_C_DATA_INST/C_DATA[9]
                         net (fo=2, routed)           0.000    10.086    RFSoC_Main_blk_i/DAC_Controller_4/inst/rfdc_dds/phase_input[14]/DSP_C_DATA.C_DATA<9>
    DSP48E2_X14Y9        DSP_ALU (Prop_DSP_ALU_DSP48E2_C_DATA[9]_ALU_OUT[9])
                                                      0.585    10.671 f  RFSoC_Main_blk_i/DAC_Controller_4/inst/rfdc_dds/phase_input[14]/DSP_ALU_INST/ALU_OUT[9]
                         net (fo=1, routed)           0.000    10.671    RFSoC_Main_blk_i/DAC_Controller_4/inst/rfdc_dds/phase_input[14]/DSP_ALU.ALU_OUT<9>
    DSP48E2_X14Y9        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[9]_P[9])
                                                      0.109    10.780 r  RFSoC_Main_blk_i/DAC_Controller_4/inst/rfdc_dds/phase_input[14]/DSP_OUTPUT_INST/P[9]
                         net (fo=3, routed)           0.347    11.127    RFSoC_Main_blk_i/DAC_Controller_4/inst/rfdc_dds/dds_14/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/s_axis_phase_tdata[9]
    SLICE_X79Y26         LUT5 (Prop_A6LUT_SLICEM_I4_O)
                                                      0.125    11.252 r  RFSoC_Main_blk_i/DAC_Controller_4/inst/rfdc_dds/dds_14/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg_0_i_12/O
                         net (fo=1, routed)           0.097    11.349    RFSoC_Main_blk_i/DAC_Controller_4/inst/rfdc_dds/dds_14/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg_0_i_12_n_0
    SLICE_X79Y27         LUT3 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.052    11.401 r  RFSoC_Main_blk_i/DAC_Controller_4/inst/rfdc_dds/dds_14/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg_0_i_2/O
                         net (fo=2, routed)           0.766    12.167    RFSoC_Main_blk_i/DAC_Controller_4/inst/rfdc_dds/dds_14/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/phase_in_comp[10]
    RAMB36_X8Y3          RAMB36E2                                     r  RFSoC_Main_blk_i/DAC_Controller_4/inst/rfdc_dds/dds_14/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg_1/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157    10.157    RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.182 r  RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=13259, routed)       1.784    11.966    RFSoC_Main_blk_i/DAC_Controller_4/inst/rfdc_dds/dds_14/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/aclk
    RAMB36_X8Y3          RAMB36E2                                     r  RFSoC_Main_blk_i/DAC_Controller_4/inst/rfdc_dds/dds_14/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg_1/CLKARDCLK
                         clock pessimism              0.111    12.077    
                         clock uncertainty           -0.130    11.947    
    RAMB36_X8Y3          RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_ADDRARDADDR[13])
                                                     -0.274    11.673    RFSoC_Main_blk_i/DAC_Controller_4/inst/rfdc_dds/dds_14/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg_1
  -------------------------------------------------------------------
                         required time                         11.673    
                         arrival time                         -12.167    
  -------------------------------------------------------------------
                         slack                                 -0.494    

Slack (VIOLATED) :        -0.494ns  (required time - arrival time)
  Source:                 RFSoC_Main_blk_i/TimeController_0/inst/timestamp_counter_0/counter_reg_reg[28]_replica_2/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RFSoC_Main_blk_i/DAC_Controller_3/inst/rfdc_dds/dds_8/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg_0/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        10.001ns  (logic 5.807ns (58.064%)  route 4.194ns (41.936%))
  Logic Levels:           24  (CARRY8=1 DSP_A_B_DATA=1 DSP_ALU=6 DSP_C_DATA=3 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=6 DSP_PREADD_DATA=1 LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.831ns = ( 11.831 - 10.000 ) 
    Source Clock Delay      (SCD):    1.995ns
    Clock Pessimism Removal (CPR):    0.088ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.769ns (routing 0.467ns, distribution 1.302ns)
  Clock Net Delay (Destination): 1.649ns (routing 0.423ns, distribution 1.226ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=13259, routed)       1.769     1.995    RFSoC_Main_blk_i/TimeController_0/inst/timestamp_counter_0/s_axi_aclk
    SLICE_X78Y153        FDRE                                         r  RFSoC_Main_blk_i/TimeController_0/inst/timestamp_counter_0/counter_reg_reg[28]_replica_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y153        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.077     2.072 r  RFSoC_Main_blk_i/TimeController_0/inst/timestamp_counter_0/counter_reg_reg[28]_replica_2/Q
                         net (fo=2, routed)           0.289     2.361    RFSoC_Main_blk_i/DAC_Controller_3/inst/rfdc_dds/phase_full_product[15]1/C[28]
    DSP48E2_X14Y60       DSP_C_DATA (Prop_DSP_C_DATA_DSP48E2_C[28]_C_DATA[28])
                                                      0.105     2.466 r  RFSoC_Main_blk_i/DAC_Controller_3/inst/rfdc_dds/phase_full_product[15]1/DSP_C_DATA_INST/C_DATA[28]
                         net (fo=2, routed)           0.000     2.466    RFSoC_Main_blk_i/DAC_Controller_3/inst/rfdc_dds/phase_full_product[15]1/DSP_C_DATA.C_DATA<28>
    DSP48E2_X14Y60       DSP_ALU (Prop_DSP_ALU_DSP48E2_C_DATA[28]_ALU_OUT[39])
                                                      0.585     3.051 f  RFSoC_Main_blk_i/DAC_Controller_3/inst/rfdc_dds/phase_full_product[15]1/DSP_ALU_INST/ALU_OUT[39]
                         net (fo=1, routed)           0.000     3.051    RFSoC_Main_blk_i/DAC_Controller_3/inst/rfdc_dds/phase_full_product[15]1/DSP_ALU.ALU_OUT<39>
    DSP48E2_X14Y60       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[39]_P[39])
                                                      0.109     3.160 r  RFSoC_Main_blk_i/DAC_Controller_3/inst/rfdc_dds/phase_full_product[15]1/DSP_OUTPUT_INST/P[39]
                         net (fo=16, routed)          0.495     3.655    RFSoC_Main_blk_i/DAC_Controller_3/inst/rfdc_dds/phase_full_product[8]0/C[43]
    DSP48E2_X13Y59       DSP_C_DATA (Prop_DSP_C_DATA_DSP48E2_C[43]_C_DATA[43])
                                                      0.105     3.760 r  RFSoC_Main_blk_i/DAC_Controller_3/inst/rfdc_dds/phase_full_product[8]0/DSP_C_DATA_INST/C_DATA[43]
                         net (fo=2, routed)           0.000     3.760    RFSoC_Main_blk_i/DAC_Controller_3/inst/rfdc_dds/phase_full_product[8]0/DSP_C_DATA.C_DATA<43>
    DSP48E2_X13Y59       DSP_ALU (Prop_DSP_ALU_DSP48E2_C_DATA[43]_ALU_OUT[45])
                                                      0.585     4.345 r  RFSoC_Main_blk_i/DAC_Controller_3/inst/rfdc_dds/phase_full_product[8]0/DSP_ALU_INST/ALU_OUT[45]
                         net (fo=1, routed)           0.000     4.345    RFSoC_Main_blk_i/DAC_Controller_3/inst/rfdc_dds/phase_full_product[8]0/DSP_ALU.ALU_OUT<45>
    DSP48E2_X13Y59       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[45]_P[45])
                                                      0.109     4.454 f  RFSoC_Main_blk_i/DAC_Controller_3/inst/rfdc_dds/phase_full_product[8]0/DSP_OUTPUT_INST/P[45]
                         net (fo=1, routed)           1.004     5.458    RFSoC_Main_blk_i/DAC_Controller_3/inst/rfdc_dds/phase_full_product[8]/B[11]
    DSP48E2_X11Y28       DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_B[11]_B2_DATA[11])
                                                      0.151     5.609 r  RFSoC_Main_blk_i/DAC_Controller_3/inst/rfdc_dds/phase_full_product[8]/DSP_A_B_DATA_INST/B2_DATA[11]
                         net (fo=1, routed)           0.000     5.609    RFSoC_Main_blk_i/DAC_Controller_3/inst/rfdc_dds/phase_full_product[8]/DSP_A_B_DATA.B2_DATA<11>
    DSP48E2_X11Y28       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[11]_B2B1[11])
                                                      0.073     5.682 r  RFSoC_Main_blk_i/DAC_Controller_3/inst/rfdc_dds/phase_full_product[8]/DSP_PREADD_DATA_INST/B2B1[11]
                         net (fo=1, routed)           0.000     5.682    RFSoC_Main_blk_i/DAC_Controller_3/inst/rfdc_dds/phase_full_product[8]/DSP_PREADD_DATA.B2B1<11>
    DSP48E2_X11Y28       DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[11]_V[40])
                                                      0.609     6.291 f  RFSoC_Main_blk_i/DAC_Controller_3/inst/rfdc_dds/phase_full_product[8]/DSP_MULTIPLIER_INST/V[40]
                         net (fo=1, routed)           0.000     6.291    RFSoC_Main_blk_i/DAC_Controller_3/inst/rfdc_dds/phase_full_product[8]/DSP_MULTIPLIER.V<40>
    DSP48E2_X11Y28       DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_V[40]_V_DATA[40])
                                                      0.046     6.337 r  RFSoC_Main_blk_i/DAC_Controller_3/inst/rfdc_dds/phase_full_product[8]/DSP_M_DATA_INST/V_DATA[40]
                         net (fo=1, routed)           0.000     6.337    RFSoC_Main_blk_i/DAC_Controller_3/inst/rfdc_dds/phase_full_product[8]/DSP_M_DATA.V_DATA<40>
    DSP48E2_X11Y28       DSP_ALU (Prop_DSP_ALU_DSP48E2_V_DATA[40]_ALU_OUT[47])
                                                      0.571     6.908 f  RFSoC_Main_blk_i/DAC_Controller_3/inst/rfdc_dds/phase_full_product[8]/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     6.908    RFSoC_Main_blk_i/DAC_Controller_3/inst/rfdc_dds/phase_full_product[8]/DSP_ALU.ALU_OUT<47>
    DSP48E2_X11Y28       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.122     7.030 r  RFSoC_Main_blk_i/DAC_Controller_3/inst/rfdc_dds/phase_full_product[8]/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.014     7.044    RFSoC_Main_blk_i/DAC_Controller_3/inst/rfdc_dds/phase_full_product[8]__0/PCIN[47]
    DSP48E2_X11Y29       DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[47])
                                                      0.546     7.590 f  RFSoC_Main_blk_i/DAC_Controller_3/inst/rfdc_dds/phase_full_product[8]__0/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     7.590    RFSoC_Main_blk_i/DAC_Controller_3/inst/rfdc_dds/phase_full_product[8]__0/DSP_ALU.ALU_OUT<47>
    DSP48E2_X11Y29       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.122     7.712 r  RFSoC_Main_blk_i/DAC_Controller_3/inst/rfdc_dds/phase_full_product[8]__0/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.038     7.750    RFSoC_Main_blk_i/DAC_Controller_3/inst/rfdc_dds/phase_full_product[8]__1/PCIN[47]
    DSP48E2_X11Y30       DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[2])
                                                      0.546     8.296 f  RFSoC_Main_blk_i/DAC_Controller_3/inst/rfdc_dds/phase_full_product[8]__1/DSP_ALU_INST/ALU_OUT[2]
                         net (fo=1, routed)           0.000     8.296    RFSoC_Main_blk_i/DAC_Controller_3/inst/rfdc_dds/phase_full_product[8]__1/DSP_ALU.ALU_OUT<2>
    DSP48E2_X11Y30       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[2]_P[2])
                                                      0.109     8.405 r  RFSoC_Main_blk_i/DAC_Controller_3/inst/rfdc_dds/phase_full_product[8]__1/DSP_OUTPUT_INST/P[2]
                         net (fo=1, routed)           1.080     9.485    RFSoC_Main_blk_i/DAC_Controller_3/inst/rfdc_dds/phase_full_product[8]__1_n_103
    SLICE_X64Y172        LUT2 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.036     9.521 r  RFSoC_Main_blk_i/DAC_Controller_3/inst/rfdc_dds/phase_input[8]_i_14/O
                         net (fo=1, routed)           0.009     9.530    RFSoC_Main_blk_i/DAC_Controller_3/inst/rfdc_dds/phase_input[8]_i_14_n_0
    SLICE_X64Y172        CARRY8 (Prop_CARRY8_SLICEL_S[3]_O[5])
                                                      0.180     9.710 r  RFSoC_Main_blk_i/DAC_Controller_3/inst/rfdc_dds/phase_input[8]_i_2/O[5]
                         net (fo=1, routed)           0.443    10.153    RFSoC_Main_blk_i/DAC_Controller_3/inst/rfdc_dds/phase_input[8]/C[4]
    DSP48E2_X10Y75       DSP_C_DATA (Prop_DSP_C_DATA_DSP48E2_C[4]_C_DATA[4])
                                                      0.105    10.258 r  RFSoC_Main_blk_i/DAC_Controller_3/inst/rfdc_dds/phase_input[8]/DSP_C_DATA_INST/C_DATA[4]
                         net (fo=2, routed)           0.000    10.258    RFSoC_Main_blk_i/DAC_Controller_3/inst/rfdc_dds/phase_input[8]/DSP_C_DATA.C_DATA<4>
    DSP48E2_X10Y75       DSP_ALU (Prop_DSP_ALU_DSP48E2_C_DATA[4]_ALU_OUT[4])
                                                      0.585    10.843 f  RFSoC_Main_blk_i/DAC_Controller_3/inst/rfdc_dds/phase_input[8]/DSP_ALU_INST/ALU_OUT[4]
                         net (fo=1, routed)           0.000    10.843    RFSoC_Main_blk_i/DAC_Controller_3/inst/rfdc_dds/phase_input[8]/DSP_ALU.ALU_OUT<4>
    DSP48E2_X10Y75       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[4]_P[4])
                                                      0.109    10.952 r  RFSoC_Main_blk_i/DAC_Controller_3/inst/rfdc_dds/phase_input[8]/DSP_OUTPUT_INST/P[4]
                         net (fo=3, routed)           0.242    11.194    RFSoC_Main_blk_i/DAC_Controller_3/inst/rfdc_dds/dds_8/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_phase_or.i_phase_in_zero_del/s_axis_phase_tdata[4]
    SLICE_X62Y187        LUT6 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.149    11.343 r  RFSoC_Main_blk_i/DAC_Controller_3/inst/rfdc_dds/dds_8/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_phase_or.i_phase_in_zero_del/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg_0_i_13/O
                         net (fo=6, routed)           0.100    11.443    RFSoC_Main_blk_i/DAC_Controller_3/inst/rfdc_dds/dds_8/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_phase_or.i_phase_in_zero_del/s_axi_aclk_0
    SLICE_X62Y186        LUT6 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.036    11.479 r  RFSoC_Main_blk_i/DAC_Controller_3/inst/rfdc_dds/dds_8/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_phase_or.i_phase_in_zero_del/opt_has_pipe.first_q[1]_i_2/O
                         net (fo=2, routed)           0.095    11.574    RFSoC_Main_blk_i/DAC_Controller_3/inst/rfdc_dds/dds_8/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_phase_or.i_phase_in_zero_del_n_0
    SLICE_X63Y186        LUT3 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.037    11.611 r  RFSoC_Main_blk_i/DAC_Controller_3/inst/rfdc_dds/dds_8/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg_0_i_1/O
                         net (fo=2, routed)           0.385    11.996    RFSoC_Main_blk_i/DAC_Controller_3/inst/rfdc_dds/dds_8/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/phase_in_comp[11]
    RAMB36_X6Y40         RAMB36E2                                     r  RFSoC_Main_blk_i/DAC_Controller_3/inst/rfdc_dds/dds_8/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg_0/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157    10.157    RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.182 r  RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=13259, routed)       1.649    11.831    RFSoC_Main_blk_i/DAC_Controller_3/inst/rfdc_dds/dds_8/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/aclk
    RAMB36_X6Y40         RAMB36E2                                     r  RFSoC_Main_blk_i/DAC_Controller_3/inst/rfdc_dds/dds_8/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg_0/CLKARDCLK
                         clock pessimism              0.088    11.919    
                         clock uncertainty           -0.130    11.789    
    RAMB36_X6Y40         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_ADDRARDADDR[14])
                                                     -0.287    11.502    RFSoC_Main_blk_i/DAC_Controller_3/inst/rfdc_dds/dds_8/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg_0
  -------------------------------------------------------------------
                         required time                         11.502    
                         arrival time                         -11.996    
  -------------------------------------------------------------------
                         slack                                 -0.494    

Slack (VIOLATED) :        -0.493ns  (required time - arrival time)
  Source:                 RFSoC_Main_blk_i/TimeController_0/inst/timestamp_counter_0/counter_reg_reg[27]_replica_3/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RFSoC_Main_blk_i/DAC_Controller_4/inst/rfdc_dds/dds_7/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg_1/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        10.089ns  (logic 5.856ns (58.043%)  route 4.233ns (41.957%))
  Logic Levels:           24  (CARRY8=1 DSP_A_B_DATA=1 DSP_ALU=6 DSP_C_DATA=3 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=6 DSP_PREADD_DATA=1 LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.040ns = ( 12.040 - 10.000 ) 
    Source Clock Delay      (SCD):    2.138ns
    Clock Pessimism Removal (CPR):    0.111ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.912ns (routing 0.467ns, distribution 1.445ns)
  Clock Net Delay (Destination): 1.858ns (routing 0.423ns, distribution 1.435ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=13259, routed)       1.912     2.138    RFSoC_Main_blk_i/TimeController_0/inst/timestamp_counter_0/s_axi_aclk
    SLICE_X82Y118        FDRE                                         r  RFSoC_Main_blk_i/TimeController_0/inst/timestamp_counter_0/counter_reg_reg[27]_replica_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y118        FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.078     2.216 r  RFSoC_Main_blk_i/TimeController_0/inst/timestamp_counter_0/counter_reg_reg[27]_replica_3/Q
                         net (fo=2, routed)           0.385     2.601    RFSoC_Main_blk_i/DAC_Controller_4/inst/rfdc_dds/phase_full_product[15]1/C[27]
    DSP48E2_X15Y40       DSP_C_DATA (Prop_DSP_C_DATA_DSP48E2_C[27]_C_DATA[27])
                                                      0.105     2.706 r  RFSoC_Main_blk_i/DAC_Controller_4/inst/rfdc_dds/phase_full_product[15]1/DSP_C_DATA_INST/C_DATA[27]
                         net (fo=2, routed)           0.000     2.706    RFSoC_Main_blk_i/DAC_Controller_4/inst/rfdc_dds/phase_full_product[15]1/DSP_C_DATA.C_DATA<27>
    DSP48E2_X15Y40       DSP_ALU (Prop_DSP_ALU_DSP48E2_C_DATA[27]_ALU_OUT[32])
                                                      0.585     3.291 f  RFSoC_Main_blk_i/DAC_Controller_4/inst/rfdc_dds/phase_full_product[15]1/DSP_ALU_INST/ALU_OUT[32]
                         net (fo=1, routed)           0.000     3.291    RFSoC_Main_blk_i/DAC_Controller_4/inst/rfdc_dds/phase_full_product[15]1/DSP_ALU.ALU_OUT<32>
    DSP48E2_X15Y40       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[32]_P[32])
                                                      0.109     3.400 r  RFSoC_Main_blk_i/DAC_Controller_4/inst/rfdc_dds/phase_full_product[15]1/DSP_OUTPUT_INST/P[32]
                         net (fo=16, routed)          0.957     4.357    RFSoC_Main_blk_i/DAC_Controller_4/inst/rfdc_dds/phase_full_product[7]0/C[36]
    DSP48E2_X14Y31       DSP_C_DATA (Prop_DSP_C_DATA_DSP48E2_C[36]_C_DATA[36])
                                                      0.105     4.462 r  RFSoC_Main_blk_i/DAC_Controller_4/inst/rfdc_dds/phase_full_product[7]0/DSP_C_DATA_INST/C_DATA[36]
                         net (fo=2, routed)           0.000     4.462    RFSoC_Main_blk_i/DAC_Controller_4/inst/rfdc_dds/phase_full_product[7]0/DSP_C_DATA.C_DATA<36>
    DSP48E2_X14Y31       DSP_ALU (Prop_DSP_ALU_DSP48E2_C_DATA[36]_ALU_OUT[41])
                                                      0.585     5.047 r  RFSoC_Main_blk_i/DAC_Controller_4/inst/rfdc_dds/phase_full_product[7]0/DSP_ALU_INST/ALU_OUT[41]
                         net (fo=1, routed)           0.000     5.047    RFSoC_Main_blk_i/DAC_Controller_4/inst/rfdc_dds/phase_full_product[7]0/DSP_ALU.ALU_OUT<41>
    DSP48E2_X14Y31       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[41]_P[41])
                                                      0.109     5.156 f  RFSoC_Main_blk_i/DAC_Controller_4/inst/rfdc_dds/phase_full_product[7]0/DSP_OUTPUT_INST/P[41]
                         net (fo=1, routed)           0.741     5.897    RFSoC_Main_blk_i/DAC_Controller_4/inst/rfdc_dds/phase_full_product[7]/B[7]
    DSP48E2_X13Y9        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_B[7]_B2_DATA[7])
                                                      0.151     6.048 r  RFSoC_Main_blk_i/DAC_Controller_4/inst/rfdc_dds/phase_full_product[7]/DSP_A_B_DATA_INST/B2_DATA[7]
                         net (fo=1, routed)           0.000     6.048    RFSoC_Main_blk_i/DAC_Controller_4/inst/rfdc_dds/phase_full_product[7]/DSP_A_B_DATA.B2_DATA<7>
    DSP48E2_X13Y9        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[7]_B2B1[7])
                                                      0.073     6.121 r  RFSoC_Main_blk_i/DAC_Controller_4/inst/rfdc_dds/phase_full_product[7]/DSP_PREADD_DATA_INST/B2B1[7]
                         net (fo=1, routed)           0.000     6.121    RFSoC_Main_blk_i/DAC_Controller_4/inst/rfdc_dds/phase_full_product[7]/DSP_PREADD_DATA.B2B1<7>
    DSP48E2_X13Y9        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[7]_V[37])
                                                      0.609     6.730 f  RFSoC_Main_blk_i/DAC_Controller_4/inst/rfdc_dds/phase_full_product[7]/DSP_MULTIPLIER_INST/V[37]
                         net (fo=1, routed)           0.000     6.730    RFSoC_Main_blk_i/DAC_Controller_4/inst/rfdc_dds/phase_full_product[7]/DSP_MULTIPLIER.V<37>
    DSP48E2_X13Y9        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_V[37]_V_DATA[37])
                                                      0.046     6.776 r  RFSoC_Main_blk_i/DAC_Controller_4/inst/rfdc_dds/phase_full_product[7]/DSP_M_DATA_INST/V_DATA[37]
                         net (fo=1, routed)           0.000     6.776    RFSoC_Main_blk_i/DAC_Controller_4/inst/rfdc_dds/phase_full_product[7]/DSP_M_DATA.V_DATA<37>
    DSP48E2_X13Y9        DSP_ALU (Prop_DSP_ALU_DSP48E2_V_DATA[37]_ALU_OUT[47])
                                                      0.571     7.347 f  RFSoC_Main_blk_i/DAC_Controller_4/inst/rfdc_dds/phase_full_product[7]/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     7.347    RFSoC_Main_blk_i/DAC_Controller_4/inst/rfdc_dds/phase_full_product[7]/DSP_ALU.ALU_OUT<47>
    DSP48E2_X13Y9        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.122     7.469 r  RFSoC_Main_blk_i/DAC_Controller_4/inst/rfdc_dds/phase_full_product[7]/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.038     7.507    RFSoC_Main_blk_i/DAC_Controller_4/inst/rfdc_dds/phase_full_product[7]__0/PCIN[47]
    DSP48E2_X13Y10       DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[47])
                                                      0.546     8.053 f  RFSoC_Main_blk_i/DAC_Controller_4/inst/rfdc_dds/phase_full_product[7]__0/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     8.053    RFSoC_Main_blk_i/DAC_Controller_4/inst/rfdc_dds/phase_full_product[7]__0/DSP_ALU.ALU_OUT<47>
    DSP48E2_X13Y10       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.122     8.175 r  RFSoC_Main_blk_i/DAC_Controller_4/inst/rfdc_dds/phase_full_product[7]__0/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.014     8.189    RFSoC_Main_blk_i/DAC_Controller_4/inst/rfdc_dds/phase_full_product[7]__1/PCIN[47]
    DSP48E2_X13Y11       DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[0])
                                                      0.546     8.735 f  RFSoC_Main_blk_i/DAC_Controller_4/inst/rfdc_dds/phase_full_product[7]__1/DSP_ALU_INST/ALU_OUT[0]
                         net (fo=1, routed)           0.000     8.735    RFSoC_Main_blk_i/DAC_Controller_4/inst/rfdc_dds/phase_full_product[7]__1/DSP_ALU.ALU_OUT<0>
    DSP48E2_X13Y11       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[0]_P[0])
                                                      0.109     8.844 r  RFSoC_Main_blk_i/DAC_Controller_4/inst/rfdc_dds/phase_full_product[7]__1/DSP_OUTPUT_INST/P[0]
                         net (fo=1, routed)           0.265     9.109    RFSoC_Main_blk_i/DAC_Controller_4/inst/rfdc_dds/phase_full_product[7]__1_n_105
    SLICE_X76Y27         LUT2 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.037     9.146 r  RFSoC_Main_blk_i/DAC_Controller_4/inst/rfdc_dds/phase_input[7]_i_16/O
                         net (fo=1, routed)           0.016     9.162    RFSoC_Main_blk_i/DAC_Controller_4/inst/rfdc_dds/phase_input[7]_i_16_n_0
    SLICE_X76Y27         CARRY8 (Prop_CARRY8_SLICEM_S[1]_O[5])
                                                      0.237     9.399 r  RFSoC_Main_blk_i/DAC_Controller_4/inst/rfdc_dds/phase_input[7]_i_2/O[5]
                         net (fo=1, routed)           0.899    10.298    RFSoC_Main_blk_i/DAC_Controller_4/inst/rfdc_dds/phase_input[7]/C[4]
    DSP48E2_X16Y17       DSP_C_DATA (Prop_DSP_C_DATA_DSP48E2_C[4]_C_DATA[4])
                                                      0.105    10.403 r  RFSoC_Main_blk_i/DAC_Controller_4/inst/rfdc_dds/phase_input[7]/DSP_C_DATA_INST/C_DATA[4]
                         net (fo=2, routed)           0.000    10.403    RFSoC_Main_blk_i/DAC_Controller_4/inst/rfdc_dds/phase_input[7]/DSP_C_DATA.C_DATA<4>
    DSP48E2_X16Y17       DSP_ALU (Prop_DSP_ALU_DSP48E2_C_DATA[4]_ALU_OUT[4])
                                                      0.585    10.988 f  RFSoC_Main_blk_i/DAC_Controller_4/inst/rfdc_dds/phase_input[7]/DSP_ALU_INST/ALU_OUT[4]
                         net (fo=1, routed)           0.000    10.988    RFSoC_Main_blk_i/DAC_Controller_4/inst/rfdc_dds/phase_input[7]/DSP_ALU.ALU_OUT<4>
    DSP48E2_X16Y17       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[4]_P[4])
                                                      0.109    11.097 r  RFSoC_Main_blk_i/DAC_Controller_4/inst/rfdc_dds/phase_input[7]/DSP_OUTPUT_INST/P[4]
                         net (fo=3, routed)           0.327    11.424    RFSoC_Main_blk_i/DAC_Controller_4/inst/rfdc_dds/dds_7/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_phase_or.i_phase_in_zero_del/s_axis_phase_tdata[4]
    SLICE_X86Y44         LUT6 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.122    11.546 r  RFSoC_Main_blk_i/DAC_Controller_4/inst/rfdc_dds/dds_7/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_phase_or.i_phase_in_zero_del/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg_0_i_13/O
                         net (fo=6, routed)           0.055    11.601    RFSoC_Main_blk_i/DAC_Controller_4/inst/rfdc_dds/dds_7/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_phase_or.i_phase_in_zero_del/s_axi_aclk_0
    SLICE_X86Y44         LUT6 (Prop_A6LUT_SLICEM_I2_O)
                                                      0.053    11.654 r  RFSoC_Main_blk_i/DAC_Controller_4/inst/rfdc_dds/dds_7/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_phase_or.i_phase_in_zero_del/opt_has_pipe.first_q[1]_i_2/O
                         net (fo=2, routed)           0.096    11.750    RFSoC_Main_blk_i/DAC_Controller_4/inst/rfdc_dds/dds_7/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_phase_or.i_phase_in_zero_del_n_0
    SLICE_X86Y45         LUT3 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.037    11.787 r  RFSoC_Main_blk_i/DAC_Controller_4/inst/rfdc_dds/dds_7/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg_0_i_1/O
                         net (fo=2, routed)           0.440    12.227    RFSoC_Main_blk_i/DAC_Controller_4/inst/rfdc_dds/dds_7/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/phase_in_comp[11]
    RAMB36_X9Y9          RAMB36E2                                     r  RFSoC_Main_blk_i/DAC_Controller_4/inst/rfdc_dds/dds_7/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg_1/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157    10.157    RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.182 r  RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=13259, routed)       1.858    12.040    RFSoC_Main_blk_i/DAC_Controller_4/inst/rfdc_dds/dds_7/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/aclk
    RAMB36_X9Y9          RAMB36E2                                     r  RFSoC_Main_blk_i/DAC_Controller_4/inst/rfdc_dds/dds_7/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg_1/CLKARDCLK
                         clock pessimism              0.111    12.151    
                         clock uncertainty           -0.130    12.021    
    RAMB36_X9Y9          RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_ADDRARDADDR[14])
                                                     -0.287    11.734    RFSoC_Main_blk_i/DAC_Controller_4/inst/rfdc_dds/dds_7/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg_1
  -------------------------------------------------------------------
                         required time                         11.734    
                         arrival time                         -12.227    
  -------------------------------------------------------------------
                         slack                                 -0.493    

Slack (VIOLATED) :        -0.492ns  (required time - arrival time)
  Source:                 RFSoC_Main_blk_i/TimeController_0/inst/timestamp_counter_0/counter_reg_reg[4]_replica_2/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RFSoC_Main_blk_i/DAC_Controller_0/inst/rfdc_dds/dds_9/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg_1/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        9.991ns  (logic 5.810ns (58.152%)  route 4.181ns (41.848%))
  Logic Levels:           22  (CARRY8=1 DSP_A_B_DATA=1 DSP_ALU=6 DSP_C_DATA=3 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=6 DSP_PREADD_DATA=1 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.086ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.810ns = ( 11.810 - 10.000 ) 
    Source Clock Delay      (SCD):    1.988ns
    Clock Pessimism Removal (CPR):    0.092ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.762ns (routing 0.467ns, distribution 1.295ns)
  Clock Net Delay (Destination): 1.628ns (routing 0.423ns, distribution 1.205ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=13259, routed)       1.762     1.988    RFSoC_Main_blk_i/TimeController_0/inst/timestamp_counter_0/s_axi_aclk
    SLICE_X78Y150        FDRE                                         r  RFSoC_Main_blk_i/TimeController_0/inst/timestamp_counter_0/counter_reg_reg[4]_replica_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y150        FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.078     2.066 r  RFSoC_Main_blk_i/TimeController_0/inst/timestamp_counter_0/counter_reg_reg[4]_replica_2/Q
                         net (fo=2, routed)           0.523     2.589    RFSoC_Main_blk_i/DAC_Controller_0/inst/rfdc_dds/phase_full_product[15]1/C[4]
    DSP48E2_X14Y48       DSP_C_DATA (Prop_DSP_C_DATA_DSP48E2_C[4]_C_DATA[4])
                                                      0.105     2.694 r  RFSoC_Main_blk_i/DAC_Controller_0/inst/rfdc_dds/phase_full_product[15]1/DSP_C_DATA_INST/C_DATA[4]
                         net (fo=2, routed)           0.000     2.694    RFSoC_Main_blk_i/DAC_Controller_0/inst/rfdc_dds/phase_full_product[15]1/DSP_C_DATA.C_DATA<4>
    DSP48E2_X14Y48       DSP_ALU (Prop_DSP_ALU_DSP48E2_C_DATA[4]_ALU_OUT[33])
                                                      0.585     3.279 f  RFSoC_Main_blk_i/DAC_Controller_0/inst/rfdc_dds/phase_full_product[15]1/DSP_ALU_INST/ALU_OUT[33]
                         net (fo=1, routed)           0.000     3.279    RFSoC_Main_blk_i/DAC_Controller_0/inst/rfdc_dds/phase_full_product[15]1/DSP_ALU.ALU_OUT<33>
    DSP48E2_X14Y48       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[33]_P[33])
                                                      0.109     3.388 r  RFSoC_Main_blk_i/DAC_Controller_0/inst/rfdc_dds/phase_full_product[15]1/DSP_OUTPUT_INST/P[33]
                         net (fo=16, routed)          0.749     4.137    RFSoC_Main_blk_i/DAC_Controller_0/inst/rfdc_dds/phase_full_product[9]0/C[37]
    DSP48E2_X14Y32       DSP_C_DATA (Prop_DSP_C_DATA_DSP48E2_C[37]_C_DATA[37])
                                                      0.105     4.242 r  RFSoC_Main_blk_i/DAC_Controller_0/inst/rfdc_dds/phase_full_product[9]0/DSP_C_DATA_INST/C_DATA[37]
                         net (fo=2, routed)           0.000     4.242    RFSoC_Main_blk_i/DAC_Controller_0/inst/rfdc_dds/phase_full_product[9]0/DSP_C_DATA.C_DATA<37>
    DSP48E2_X14Y32       DSP_ALU (Prop_DSP_ALU_DSP48E2_C_DATA[37]_ALU_OUT[44])
                                                      0.585     4.827 r  RFSoC_Main_blk_i/DAC_Controller_0/inst/rfdc_dds/phase_full_product[9]0/DSP_ALU_INST/ALU_OUT[44]
                         net (fo=1, routed)           0.000     4.827    RFSoC_Main_blk_i/DAC_Controller_0/inst/rfdc_dds/phase_full_product[9]0/DSP_ALU.ALU_OUT<44>
    DSP48E2_X14Y32       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[44]_P[44])
                                                      0.109     4.936 f  RFSoC_Main_blk_i/DAC_Controller_0/inst/rfdc_dds/phase_full_product[9]0/DSP_OUTPUT_INST/P[44]
                         net (fo=1, routed)           0.800     5.736    RFSoC_Main_blk_i/DAC_Controller_0/inst/rfdc_dds/phase_full_product[9]/B[10]
    DSP48E2_X17Y34       DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_B[10]_B2_DATA[10])
                                                      0.151     5.887 r  RFSoC_Main_blk_i/DAC_Controller_0/inst/rfdc_dds/phase_full_product[9]/DSP_A_B_DATA_INST/B2_DATA[10]
                         net (fo=1, routed)           0.000     5.887    RFSoC_Main_blk_i/DAC_Controller_0/inst/rfdc_dds/phase_full_product[9]/DSP_A_B_DATA.B2_DATA<10>
    DSP48E2_X17Y34       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[10]_B2B1[10])
                                                      0.073     5.960 r  RFSoC_Main_blk_i/DAC_Controller_0/inst/rfdc_dds/phase_full_product[9]/DSP_PREADD_DATA_INST/B2B1[10]
                         net (fo=1, routed)           0.000     5.960    RFSoC_Main_blk_i/DAC_Controller_0/inst/rfdc_dds/phase_full_product[9]/DSP_PREADD_DATA.B2B1<10>
    DSP48E2_X17Y34       DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[10]_V[39])
                                                      0.609     6.569 f  RFSoC_Main_blk_i/DAC_Controller_0/inst/rfdc_dds/phase_full_product[9]/DSP_MULTIPLIER_INST/V[39]
                         net (fo=1, routed)           0.000     6.569    RFSoC_Main_blk_i/DAC_Controller_0/inst/rfdc_dds/phase_full_product[9]/DSP_MULTIPLIER.V<39>
    DSP48E2_X17Y34       DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_V[39]_V_DATA[39])
                                                      0.046     6.615 r  RFSoC_Main_blk_i/DAC_Controller_0/inst/rfdc_dds/phase_full_product[9]/DSP_M_DATA_INST/V_DATA[39]
                         net (fo=1, routed)           0.000     6.615    RFSoC_Main_blk_i/DAC_Controller_0/inst/rfdc_dds/phase_full_product[9]/DSP_M_DATA.V_DATA<39>
    DSP48E2_X17Y34       DSP_ALU (Prop_DSP_ALU_DSP48E2_V_DATA[39]_ALU_OUT[47])
                                                      0.571     7.186 f  RFSoC_Main_blk_i/DAC_Controller_0/inst/rfdc_dds/phase_full_product[9]/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     7.186    RFSoC_Main_blk_i/DAC_Controller_0/inst/rfdc_dds/phase_full_product[9]/DSP_ALU.ALU_OUT<47>
    DSP48E2_X17Y34       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.122     7.308 r  RFSoC_Main_blk_i/DAC_Controller_0/inst/rfdc_dds/phase_full_product[9]/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.014     7.322    RFSoC_Main_blk_i/DAC_Controller_0/inst/rfdc_dds/phase_full_product[9]__0/PCIN[47]
    DSP48E2_X17Y35       DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[47])
                                                      0.546     7.868 f  RFSoC_Main_blk_i/DAC_Controller_0/inst/rfdc_dds/phase_full_product[9]__0/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     7.868    RFSoC_Main_blk_i/DAC_Controller_0/inst/rfdc_dds/phase_full_product[9]__0/DSP_ALU.ALU_OUT<47>
    DSP48E2_X17Y35       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.122     7.990 r  RFSoC_Main_blk_i/DAC_Controller_0/inst/rfdc_dds/phase_full_product[9]__0/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.073     8.063    RFSoC_Main_blk_i/DAC_Controller_0/inst/rfdc_dds/phase_full_product[9]__1/PCIN[47]
    DSP48E2_X17Y36       DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[7])
                                                      0.546     8.609 f  RFSoC_Main_blk_i/DAC_Controller_0/inst/rfdc_dds/phase_full_product[9]__1/DSP_ALU_INST/ALU_OUT[7]
                         net (fo=1, routed)           0.000     8.609    RFSoC_Main_blk_i/DAC_Controller_0/inst/rfdc_dds/phase_full_product[9]__1/DSP_ALU.ALU_OUT<7>
    DSP48E2_X17Y36       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[7]_P[7])
                                                      0.109     8.718 r  RFSoC_Main_blk_i/DAC_Controller_0/inst/rfdc_dds/phase_full_product[9]__1/DSP_OUTPUT_INST/P[7]
                         net (fo=1, routed)           0.336     9.054    RFSoC_Main_blk_i/DAC_Controller_0/inst/rfdc_dds/phase_full_product[9]__1_n_98
    SLICE_X86Y91         LUT2 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.100     9.154 r  RFSoC_Main_blk_i/DAC_Controller_0/inst/rfdc_dds/phase_input[9]_i_9/O
                         net (fo=1, routed)           0.013     9.167    RFSoC_Main_blk_i/DAC_Controller_0/inst/rfdc_dds/phase_input[9]_i_9_n_0
    SLICE_X86Y91         CARRY8 (Prop_CARRY8_SLICEM_S[0]_O[5])
                                                      0.240     9.407 r  RFSoC_Main_blk_i/DAC_Controller_0/inst/rfdc_dds/phase_input[9]_i_1/O[5]
                         net (fo=1, routed)           0.582     9.989    RFSoC_Main_blk_i/DAC_Controller_0/inst/rfdc_dds/phase_input[9]/C[12]
    DSP48E2_X15Y28       DSP_C_DATA (Prop_DSP_C_DATA_DSP48E2_C[12]_C_DATA[12])
                                                      0.105    10.094 r  RFSoC_Main_blk_i/DAC_Controller_0/inst/rfdc_dds/phase_input[9]/DSP_C_DATA_INST/C_DATA[12]
                         net (fo=2, routed)           0.000    10.094    RFSoC_Main_blk_i/DAC_Controller_0/inst/rfdc_dds/phase_input[9]/DSP_C_DATA.C_DATA<12>
    DSP48E2_X15Y28       DSP_ALU (Prop_DSP_ALU_DSP48E2_C_DATA[12]_ALU_OUT[12])
                                                      0.585    10.679 f  RFSoC_Main_blk_i/DAC_Controller_0/inst/rfdc_dds/phase_input[9]/DSP_ALU_INST/ALU_OUT[12]
                         net (fo=1, routed)           0.000    10.679    RFSoC_Main_blk_i/DAC_Controller_0/inst/rfdc_dds/phase_input[9]/DSP_ALU.ALU_OUT<12>
    DSP48E2_X15Y28       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[12]_P[12])
                                                      0.109    10.788 r  RFSoC_Main_blk_i/DAC_Controller_0/inst/rfdc_dds/phase_input[9]/DSP_OUTPUT_INST/P[12]
                         net (fo=12, routed)          0.309    11.097    RFSoC_Main_blk_i/DAC_Controller_0/inst/rfdc_dds/dds_9/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/s_axis_phase_tdata[12]
    SLICE_X82Y69         LUT5 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.100    11.197 r  RFSoC_Main_blk_i/DAC_Controller_0/inst/rfdc_dds/dds_9/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg_0_i_9/O
                         net (fo=2, routed)           0.782    11.979    RFSoC_Main_blk_i/DAC_Controller_0/inst/rfdc_dds/dds_9/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/phase_in_comp[3]
    RAMB36_X7Y11         RAMB36E2                                     r  RFSoC_Main_blk_i/DAC_Controller_0/inst/rfdc_dds/dds_9/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg_1/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157    10.157    RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.182 r  RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=13259, routed)       1.628    11.810    RFSoC_Main_blk_i/DAC_Controller_0/inst/rfdc_dds/dds_9/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/aclk
    RAMB36_X7Y11         RAMB36E2                                     r  RFSoC_Main_blk_i/DAC_Controller_0/inst/rfdc_dds/dds_9/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg_1/CLKARDCLK
                         clock pessimism              0.092    11.902    
                         clock uncertainty           -0.130    11.772    
    RAMB36_X7Y11         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_ADDRARDADDR[6])
                                                     -0.285    11.487    RFSoC_Main_blk_i/DAC_Controller_0/inst/rfdc_dds/dds_9/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg_1
  -------------------------------------------------------------------
                         required time                         11.487    
                         arrival time                         -11.979    
  -------------------------------------------------------------------
                         slack                                 -0.492    

Slack (VIOLATED) :        -0.483ns  (required time - arrival time)
  Source:                 RFSoC_Main_blk_i/TimeController_0/inst/timestamp_counter_0/counter_reg_reg[27]_replica_3/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RFSoC_Main_blk_i/DAC_Controller_4/inst/rfdc_dds/dds_6/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg_0/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        10.038ns  (logic 5.868ns (58.458%)  route 4.170ns (41.542%))
  Logic Levels:           24  (CARRY8=1 DSP_A_B_DATA=1 DSP_ALU=6 DSP_C_DATA=3 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=6 DSP_PREADD_DATA=1 LUT2=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.918ns = ( 11.918 - 10.000 ) 
    Source Clock Delay      (SCD):    2.138ns
    Clock Pessimism Removal (CPR):    0.178ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.912ns (routing 0.467ns, distribution 1.445ns)
  Clock Net Delay (Destination): 1.736ns (routing 0.423ns, distribution 1.313ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=13259, routed)       1.912     2.138    RFSoC_Main_blk_i/TimeController_0/inst/timestamp_counter_0/s_axi_aclk
    SLICE_X82Y118        FDRE                                         r  RFSoC_Main_blk_i/TimeController_0/inst/timestamp_counter_0/counter_reg_reg[27]_replica_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y118        FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.078     2.216 r  RFSoC_Main_blk_i/TimeController_0/inst/timestamp_counter_0/counter_reg_reg[27]_replica_3/Q
                         net (fo=2, routed)           0.385     2.601    RFSoC_Main_blk_i/DAC_Controller_4/inst/rfdc_dds/phase_full_product[15]1/C[27]
    DSP48E2_X15Y40       DSP_C_DATA (Prop_DSP_C_DATA_DSP48E2_C[27]_C_DATA[27])
                                                      0.105     2.706 r  RFSoC_Main_blk_i/DAC_Controller_4/inst/rfdc_dds/phase_full_product[15]1/DSP_C_DATA_INST/C_DATA[27]
                         net (fo=2, routed)           0.000     2.706    RFSoC_Main_blk_i/DAC_Controller_4/inst/rfdc_dds/phase_full_product[15]1/DSP_C_DATA.C_DATA<27>
    DSP48E2_X15Y40       DSP_ALU (Prop_DSP_ALU_DSP48E2_C_DATA[27]_ALU_OUT[29])
                                                      0.585     3.291 f  RFSoC_Main_blk_i/DAC_Controller_4/inst/rfdc_dds/phase_full_product[15]1/DSP_ALU_INST/ALU_OUT[29]
                         net (fo=1, routed)           0.000     3.291    RFSoC_Main_blk_i/DAC_Controller_4/inst/rfdc_dds/phase_full_product[15]1/DSP_ALU.ALU_OUT<29>
    DSP48E2_X15Y40       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[29]_P[29])
                                                      0.109     3.400 r  RFSoC_Main_blk_i/DAC_Controller_4/inst/rfdc_dds/phase_full_product[15]1/DSP_OUTPUT_INST/P[29]
                         net (fo=17, routed)          1.001     4.401    RFSoC_Main_blk_i/DAC_Controller_4/inst/rfdc_dds/phase_full_product[6]0/C[33]
    DSP48E2_X14Y29       DSP_C_DATA (Prop_DSP_C_DATA_DSP48E2_C[33]_C_DATA[33])
                                                      0.105     4.506 r  RFSoC_Main_blk_i/DAC_Controller_4/inst/rfdc_dds/phase_full_product[6]0/DSP_C_DATA_INST/C_DATA[33]
                         net (fo=2, routed)           0.000     4.506    RFSoC_Main_blk_i/DAC_Controller_4/inst/rfdc_dds/phase_full_product[6]0/DSP_C_DATA.C_DATA<33>
    DSP48E2_X14Y29       DSP_ALU (Prop_DSP_ALU_DSP48E2_C_DATA[33]_ALU_OUT[34])
                                                      0.585     5.091 r  RFSoC_Main_blk_i/DAC_Controller_4/inst/rfdc_dds/phase_full_product[6]0/DSP_ALU_INST/ALU_OUT[34]
                         net (fo=1, routed)           0.000     5.091    RFSoC_Main_blk_i/DAC_Controller_4/inst/rfdc_dds/phase_full_product[6]0/DSP_ALU.ALU_OUT<34>
    DSP48E2_X14Y29       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[34]_P[34])
                                                      0.109     5.200 f  RFSoC_Main_blk_i/DAC_Controller_4/inst/rfdc_dds/phase_full_product[6]0/DSP_OUTPUT_INST/P[34]
                         net (fo=1, routed)           0.886     6.086    RFSoC_Main_blk_i/DAC_Controller_4/inst/rfdc_dds/phase_full_product[6]/B[0]
    DSP48E2_X16Y22       DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_B[0]_B2_DATA[0])
                                                      0.151     6.237 r  RFSoC_Main_blk_i/DAC_Controller_4/inst/rfdc_dds/phase_full_product[6]/DSP_A_B_DATA_INST/B2_DATA[0]
                         net (fo=1, routed)           0.000     6.237    RFSoC_Main_blk_i/DAC_Controller_4/inst/rfdc_dds/phase_full_product[6]/DSP_A_B_DATA.B2_DATA<0>
    DSP48E2_X16Y22       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[0]_B2B1[0])
                                                      0.073     6.310 r  RFSoC_Main_blk_i/DAC_Controller_4/inst/rfdc_dds/phase_full_product[6]/DSP_PREADD_DATA_INST/B2B1[0]
                         net (fo=1, routed)           0.000     6.310    RFSoC_Main_blk_i/DAC_Controller_4/inst/rfdc_dds/phase_full_product[6]/DSP_PREADD_DATA.B2B1<0>
    DSP48E2_X16Y22       DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[0]_V[30])
                                                      0.609     6.919 f  RFSoC_Main_blk_i/DAC_Controller_4/inst/rfdc_dds/phase_full_product[6]/DSP_MULTIPLIER_INST/V[30]
                         net (fo=1, routed)           0.000     6.919    RFSoC_Main_blk_i/DAC_Controller_4/inst/rfdc_dds/phase_full_product[6]/DSP_MULTIPLIER.V<30>
    DSP48E2_X16Y22       DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_V[30]_V_DATA[30])
                                                      0.046     6.965 r  RFSoC_Main_blk_i/DAC_Controller_4/inst/rfdc_dds/phase_full_product[6]/DSP_M_DATA_INST/V_DATA[30]
                         net (fo=1, routed)           0.000     6.965    RFSoC_Main_blk_i/DAC_Controller_4/inst/rfdc_dds/phase_full_product[6]/DSP_M_DATA.V_DATA<30>
    DSP48E2_X16Y22       DSP_ALU (Prop_DSP_ALU_DSP48E2_V_DATA[30]_ALU_OUT[47])
                                                      0.571     7.536 f  RFSoC_Main_blk_i/DAC_Controller_4/inst/rfdc_dds/phase_full_product[6]/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     7.536    RFSoC_Main_blk_i/DAC_Controller_4/inst/rfdc_dds/phase_full_product[6]/DSP_ALU.ALU_OUT<47>
    DSP48E2_X16Y22       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.122     7.658 r  RFSoC_Main_blk_i/DAC_Controller_4/inst/rfdc_dds/phase_full_product[6]/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.014     7.672    RFSoC_Main_blk_i/DAC_Controller_4/inst/rfdc_dds/phase_full_product[6]__0/PCIN[47]
    DSP48E2_X16Y23       DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[47])
                                                      0.546     8.218 f  RFSoC_Main_blk_i/DAC_Controller_4/inst/rfdc_dds/phase_full_product[6]__0/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     8.218    RFSoC_Main_blk_i/DAC_Controller_4/inst/rfdc_dds/phase_full_product[6]__0/DSP_ALU.ALU_OUT<47>
    DSP48E2_X16Y23       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.122     8.340 r  RFSoC_Main_blk_i/DAC_Controller_4/inst/rfdc_dds/phase_full_product[6]__0/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.054     8.394    RFSoC_Main_blk_i/DAC_Controller_4/inst/rfdc_dds/phase_full_product[6]__1/PCIN[47]
    DSP48E2_X16Y24       DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[2])
                                                      0.546     8.940 f  RFSoC_Main_blk_i/DAC_Controller_4/inst/rfdc_dds/phase_full_product[6]__1/DSP_ALU_INST/ALU_OUT[2]
                         net (fo=1, routed)           0.000     8.940    RFSoC_Main_blk_i/DAC_Controller_4/inst/rfdc_dds/phase_full_product[6]__1/DSP_ALU.ALU_OUT<2>
    DSP48E2_X16Y24       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[2]_P[2])
                                                      0.109     9.049 r  RFSoC_Main_blk_i/DAC_Controller_4/inst/rfdc_dds/phase_full_product[6]__1/DSP_OUTPUT_INST/P[2]
                         net (fo=1, routed)           0.428     9.477    RFSoC_Main_blk_i/DAC_Controller_4/inst/rfdc_dds/phase_full_product[6]__1_n_103
    SLICE_X82Y65         LUT2 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.088     9.565 r  RFSoC_Main_blk_i/DAC_Controller_4/inst/rfdc_dds/phase_input[6]_i_14/O
                         net (fo=1, routed)           0.025     9.590    RFSoC_Main_blk_i/DAC_Controller_4/inst/rfdc_dds/phase_input[6]_i_14_n_0
    SLICE_X82Y65         CARRY8 (Prop_CARRY8_SLICEM_S[3]_O[5])
                                                      0.184     9.774 r  RFSoC_Main_blk_i/DAC_Controller_4/inst/rfdc_dds/phase_input[6]_i_2/O[5]
                         net (fo=1, routed)           0.510    10.284    RFSoC_Main_blk_i/DAC_Controller_4/inst/rfdc_dds/phase_input[6]/C[4]
    DSP48E2_X17Y27       DSP_C_DATA (Prop_DSP_C_DATA_DSP48E2_C[4]_C_DATA[4])
                                                      0.105    10.389 r  RFSoC_Main_blk_i/DAC_Controller_4/inst/rfdc_dds/phase_input[6]/DSP_C_DATA_INST/C_DATA[4]
                         net (fo=2, routed)           0.000    10.389    RFSoC_Main_blk_i/DAC_Controller_4/inst/rfdc_dds/phase_input[6]/DSP_C_DATA.C_DATA<4>
    DSP48E2_X17Y27       DSP_ALU (Prop_DSP_ALU_DSP48E2_C_DATA[4]_ALU_OUT[5])
                                                      0.585    10.974 f  RFSoC_Main_blk_i/DAC_Controller_4/inst/rfdc_dds/phase_input[6]/DSP_ALU_INST/ALU_OUT[5]
                         net (fo=1, routed)           0.000    10.974    RFSoC_Main_blk_i/DAC_Controller_4/inst/rfdc_dds/phase_input[6]/DSP_ALU.ALU_OUT<5>
    DSP48E2_X17Y27       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[5]_P[5])
                                                      0.109    11.083 r  RFSoC_Main_blk_i/DAC_Controller_4/inst/rfdc_dds/phase_input[6]/DSP_OUTPUT_INST/P[5]
                         net (fo=2, routed)           0.265    11.348    RFSoC_Main_blk_i/DAC_Controller_4/inst/rfdc_dds/dds_6/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_phase_or.i_phase_in_zero_del/s_axis_phase_tdata[5]
    SLICE_X89Y65         LUT6 (Prop_A6LUT_SLICEM_I5_O)
                                                      0.150    11.498 r  RFSoC_Main_blk_i/DAC_Controller_4/inst/rfdc_dds/dds_6/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_phase_or.i_phase_in_zero_del/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg_0_i_13/O
                         net (fo=6, routed)           0.152    11.650    RFSoC_Main_blk_i/DAC_Controller_4/inst/rfdc_dds/dds_6/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_phase_or.i_phase_in_zero_del_n_1
    SLICE_X89Y68         LUT5 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.039    11.689 r  RFSoC_Main_blk_i/DAC_Controller_4/inst/rfdc_dds/dds_6/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg_0_i_12/O
                         net (fo=1, routed)           0.042    11.731    RFSoC_Main_blk_i/DAC_Controller_4/inst/rfdc_dds/dds_6/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg_0_i_12_n_0
    SLICE_X89Y68         LUT3 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.037    11.768 r  RFSoC_Main_blk_i/DAC_Controller_4/inst/rfdc_dds/dds_6/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg_0_i_2/O
                         net (fo=2, routed)           0.408    12.176    RFSoC_Main_blk_i/DAC_Controller_4/inst/rfdc_dds/dds_6/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/phase_in_comp[10]
    RAMB36_X9Y14         RAMB36E2                                     r  RFSoC_Main_blk_i/DAC_Controller_4/inst/rfdc_dds/dds_6/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg_0/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157    10.157    RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.182 r  RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=13259, routed)       1.736    11.918    RFSoC_Main_blk_i/DAC_Controller_4/inst/rfdc_dds/dds_6/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/aclk
    RAMB36_X9Y14         RAMB36E2                                     r  RFSoC_Main_blk_i/DAC_Controller_4/inst/rfdc_dds/dds_6/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg_0/CLKARDCLK
                         clock pessimism              0.178    12.096    
                         clock uncertainty           -0.130    11.967    
    RAMB36_X9Y14         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_ADDRARDADDR[13])
                                                     -0.274    11.693    RFSoC_Main_blk_i/DAC_Controller_4/inst/rfdc_dds/dds_6/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg_0
  -------------------------------------------------------------------
                         required time                         11.693    
                         arrival time                         -12.176    
  -------------------------------------------------------------------
                         slack                                 -0.483    

Slack (VIOLATED) :        -0.483ns  (required time - arrival time)
  Source:                 RFSoC_Main_blk_i/TimeController_0/inst/timestamp_counter_0/counter_reg_reg[8]_replica_2/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RFSoC_Main_blk_i/DAC_Controller_3/inst/rfdc_dds/dds_4/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg_1/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        10.002ns  (logic 5.750ns (57.489%)  route 4.252ns (42.512%))
  Logic Levels:           23  (CARRY8=1 DSP_A_B_DATA=1 DSP_ALU=6 DSP_C_DATA=3 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=6 DSP_PREADD_DATA=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.836ns = ( 11.836 - 10.000 ) 
    Source Clock Delay      (SCD):    2.001ns
    Clock Pessimism Removal (CPR):    0.088ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.775ns (routing 0.467ns, distribution 1.308ns)
  Clock Net Delay (Destination): 1.654ns (routing 0.423ns, distribution 1.231ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=13259, routed)       1.775     2.001    RFSoC_Main_blk_i/TimeController_0/inst/timestamp_counter_0/s_axi_aclk
    SLICE_X78Y151        FDRE                                         r  RFSoC_Main_blk_i/TimeController_0/inst/timestamp_counter_0/counter_reg_reg[8]_replica_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y151        FDRE (Prop_FFF2_SLICEM_C_Q)
                                                      0.079     2.080 r  RFSoC_Main_blk_i/TimeController_0/inst/timestamp_counter_0/counter_reg_reg[8]_replica_2/Q
                         net (fo=2, routed)           0.238     2.318    RFSoC_Main_blk_i/DAC_Controller_3/inst/rfdc_dds/phase_full_product[15]1/C[8]
    DSP48E2_X14Y60       DSP_C_DATA (Prop_DSP_C_DATA_DSP48E2_C[8]_C_DATA[8])
                                                      0.105     2.423 r  RFSoC_Main_blk_i/DAC_Controller_3/inst/rfdc_dds/phase_full_product[15]1/DSP_C_DATA_INST/C_DATA[8]
                         net (fo=2, routed)           0.000     2.423    RFSoC_Main_blk_i/DAC_Controller_3/inst/rfdc_dds/phase_full_product[15]1/DSP_C_DATA.C_DATA<8>
    DSP48E2_X14Y60       DSP_ALU (Prop_DSP_ALU_DSP48E2_C_DATA[8]_ALU_OUT[8])
                                                      0.585     3.008 f  RFSoC_Main_blk_i/DAC_Controller_3/inst/rfdc_dds/phase_full_product[15]1/DSP_ALU_INST/ALU_OUT[8]
                         net (fo=1, routed)           0.000     3.008    RFSoC_Main_blk_i/DAC_Controller_3/inst/rfdc_dds/phase_full_product[15]1/DSP_ALU.ALU_OUT<8>
    DSP48E2_X14Y60       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[8]_P[8])
                                                      0.109     3.117 r  RFSoC_Main_blk_i/DAC_Controller_3/inst/rfdc_dds/phase_full_product[15]1/DSP_OUTPUT_INST/P[8]
                         net (fo=18, routed)          0.418     3.535    RFSoC_Main_blk_i/DAC_Controller_3/inst/rfdc_dds/phase_full_product[4]0/C[12]
    DSP48E2_X14Y58       DSP_C_DATA (Prop_DSP_C_DATA_DSP48E2_C[12]_C_DATA[12])
                                                      0.105     3.640 r  RFSoC_Main_blk_i/DAC_Controller_3/inst/rfdc_dds/phase_full_product[4]0/DSP_C_DATA_INST/C_DATA[12]
                         net (fo=2, routed)           0.000     3.640    RFSoC_Main_blk_i/DAC_Controller_3/inst/rfdc_dds/phase_full_product[4]0/DSP_C_DATA.C_DATA<12>
    DSP48E2_X14Y58       DSP_ALU (Prop_DSP_ALU_DSP48E2_C_DATA[12]_ALU_OUT[12])
                                                      0.585     4.225 r  RFSoC_Main_blk_i/DAC_Controller_3/inst/rfdc_dds/phase_full_product[4]0/DSP_ALU_INST/ALU_OUT[12]
                         net (fo=1, routed)           0.000     4.225    RFSoC_Main_blk_i/DAC_Controller_3/inst/rfdc_dds/phase_full_product[4]0/DSP_ALU.ALU_OUT<12>
    DSP48E2_X14Y58       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[12]_P[12])
                                                      0.109     4.334 f  RFSoC_Main_blk_i/DAC_Controller_3/inst/rfdc_dds/phase_full_product[4]0/DSP_OUTPUT_INST/P[12]
                         net (fo=3, routed)           0.970     5.304    RFSoC_Main_blk_i/DAC_Controller_3/inst/rfdc_dds/phase_full_product[4]__2/B[12]
    DSP48E2_X18Y55       DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_B[12]_B2_DATA[12])
                                                      0.151     5.455 r  RFSoC_Main_blk_i/DAC_Controller_3/inst/rfdc_dds/phase_full_product[4]__2/DSP_A_B_DATA_INST/B2_DATA[12]
                         net (fo=1, routed)           0.000     5.455    RFSoC_Main_blk_i/DAC_Controller_3/inst/rfdc_dds/phase_full_product[4]__2/DSP_A_B_DATA.B2_DATA<12>
    DSP48E2_X18Y55       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[12]_B2B1[12])
                                                      0.073     5.528 r  RFSoC_Main_blk_i/DAC_Controller_3/inst/rfdc_dds/phase_full_product[4]__2/DSP_PREADD_DATA_INST/B2B1[12]
                         net (fo=1, routed)           0.000     5.528    RFSoC_Main_blk_i/DAC_Controller_3/inst/rfdc_dds/phase_full_product[4]__2/DSP_PREADD_DATA.B2B1<12>
    DSP48E2_X18Y55       DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[12]_V[40])
                                                      0.609     6.137 f  RFSoC_Main_blk_i/DAC_Controller_3/inst/rfdc_dds/phase_full_product[4]__2/DSP_MULTIPLIER_INST/V[40]
                         net (fo=1, routed)           0.000     6.137    RFSoC_Main_blk_i/DAC_Controller_3/inst/rfdc_dds/phase_full_product[4]__2/DSP_MULTIPLIER.V<40>
    DSP48E2_X18Y55       DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_V[40]_V_DATA[40])
                                                      0.046     6.183 r  RFSoC_Main_blk_i/DAC_Controller_3/inst/rfdc_dds/phase_full_product[4]__2/DSP_M_DATA_INST/V_DATA[40]
                         net (fo=1, routed)           0.000     6.183    RFSoC_Main_blk_i/DAC_Controller_3/inst/rfdc_dds/phase_full_product[4]__2/DSP_M_DATA.V_DATA<40>
    DSP48E2_X18Y55       DSP_ALU (Prop_DSP_ALU_DSP48E2_V_DATA[40]_ALU_OUT[47])
                                                      0.571     6.754 f  RFSoC_Main_blk_i/DAC_Controller_3/inst/rfdc_dds/phase_full_product[4]__2/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     6.754    RFSoC_Main_blk_i/DAC_Controller_3/inst/rfdc_dds/phase_full_product[4]__2/DSP_ALU.ALU_OUT<47>
    DSP48E2_X18Y55       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.122     6.876 r  RFSoC_Main_blk_i/DAC_Controller_3/inst/rfdc_dds/phase_full_product[4]__2/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.038     6.914    RFSoC_Main_blk_i/DAC_Controller_3/inst/rfdc_dds/phase_full_product[4]__3/PCIN[47]
    DSP48E2_X18Y56       DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[47])
                                                      0.546     7.460 f  RFSoC_Main_blk_i/DAC_Controller_3/inst/rfdc_dds/phase_full_product[4]__3/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     7.460    RFSoC_Main_blk_i/DAC_Controller_3/inst/rfdc_dds/phase_full_product[4]__3/DSP_ALU.ALU_OUT<47>
    DSP48E2_X18Y56       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.122     7.582 r  RFSoC_Main_blk_i/DAC_Controller_3/inst/rfdc_dds/phase_full_product[4]__3/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.014     7.596    RFSoC_Main_blk_i/DAC_Controller_3/inst/rfdc_dds/phase_full_product[4]__4/PCIN[47]
    DSP48E2_X18Y57       DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[16])
                                                      0.546     8.142 f  RFSoC_Main_blk_i/DAC_Controller_3/inst/rfdc_dds/phase_full_product[4]__4/DSP_ALU_INST/ALU_OUT[16]
                         net (fo=1, routed)           0.000     8.142    RFSoC_Main_blk_i/DAC_Controller_3/inst/rfdc_dds/phase_full_product[4]__4/DSP_ALU.ALU_OUT<16>
    DSP48E2_X18Y57       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[16]_P[16])
                                                      0.109     8.251 r  RFSoC_Main_blk_i/DAC_Controller_3/inst/rfdc_dds/phase_full_product[4]__4/DSP_OUTPUT_INST/P[16]
                         net (fo=1, routed)           0.601     8.852    RFSoC_Main_blk_i/DAC_Controller_3/inst/rfdc_dds/phase_full_product[4]__4_n_89
    SLICE_X81Y147        CARRY8 (Prop_CARRY8_SLICEL_S[0]_O[5])
                                                      0.238     9.090 r  RFSoC_Main_blk_i/DAC_Controller_3/inst/rfdc_dds/phase_input[4]_i_2/O[5]
                         net (fo=1, routed)           1.159    10.249    RFSoC_Main_blk_i/DAC_Controller_3/inst/rfdc_dds/phase_input[4]/C[4]
    DSP48E2_X11Y78       DSP_C_DATA (Prop_DSP_C_DATA_DSP48E2_C[4]_C_DATA[4])
                                                      0.105    10.354 r  RFSoC_Main_blk_i/DAC_Controller_3/inst/rfdc_dds/phase_input[4]/DSP_C_DATA_INST/C_DATA[4]
                         net (fo=2, routed)           0.000    10.354    RFSoC_Main_blk_i/DAC_Controller_3/inst/rfdc_dds/phase_input[4]/DSP_C_DATA.C_DATA<4>
    DSP48E2_X11Y78       DSP_ALU (Prop_DSP_ALU_DSP48E2_C_DATA[4]_ALU_OUT[5])
                                                      0.585    10.939 f  RFSoC_Main_blk_i/DAC_Controller_3/inst/rfdc_dds/phase_input[4]/DSP_ALU_INST/ALU_OUT[5]
                         net (fo=1, routed)           0.000    10.939    RFSoC_Main_blk_i/DAC_Controller_3/inst/rfdc_dds/phase_input[4]/DSP_ALU.ALU_OUT<5>
    DSP48E2_X11Y78       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[5]_P[5])
                                                      0.109    11.048 r  RFSoC_Main_blk_i/DAC_Controller_3/inst/rfdc_dds/phase_input[4]/DSP_OUTPUT_INST/P[5]
                         net (fo=2, routed)           0.323    11.371    RFSoC_Main_blk_i/DAC_Controller_3/inst/rfdc_dds/dds_4/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_phase_or.i_phase_in_zero_del/s_axis_phase_tdata[5]
    SLICE_X67Y195        LUT6 (Prop_A6LUT_SLICEM_I5_O)
                                                      0.053    11.424 r  RFSoC_Main_blk_i/DAC_Controller_3/inst/rfdc_dds/dds_4/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_phase_or.i_phase_in_zero_del/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg_0_i_13/O
                         net (fo=6, routed)           0.059    11.483    RFSoC_Main_blk_i/DAC_Controller_3/inst/rfdc_dds/dds_4/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_phase_or.i_phase_in_zero_del_n_1
    SLICE_X67Y195        LUT5 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.037    11.520 r  RFSoC_Main_blk_i/DAC_Controller_3/inst/rfdc_dds/dds_4/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg_0_i_12/O
                         net (fo=1, routed)           0.128    11.648    RFSoC_Main_blk_i/DAC_Controller_3/inst/rfdc_dds/dds_4/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg_0_i_12_n_0
    SLICE_X67Y193        LUT3 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.051    11.699 r  RFSoC_Main_blk_i/DAC_Controller_3/inst/rfdc_dds/dds_4/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg_0_i_2/O
                         net (fo=2, routed)           0.304    12.003    RFSoC_Main_blk_i/DAC_Controller_3/inst/rfdc_dds/dds_4/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/phase_in_comp[10]
    RAMB36_X6Y39         RAMB36E2                                     r  RFSoC_Main_blk_i/DAC_Controller_3/inst/rfdc_dds/dds_4/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg_1/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157    10.157    RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.182 r  RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=13259, routed)       1.654    11.836    RFSoC_Main_blk_i/DAC_Controller_3/inst/rfdc_dds/dds_4/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/aclk
    RAMB36_X6Y39         RAMB36E2                                     r  RFSoC_Main_blk_i/DAC_Controller_3/inst/rfdc_dds/dds_4/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg_1/CLKARDCLK
                         clock pessimism              0.088    11.924    
                         clock uncertainty           -0.130    11.794    
    RAMB36_X6Y39         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_ADDRARDADDR[13])
                                                     -0.274    11.520    RFSoC_Main_blk_i/DAC_Controller_3/inst/rfdc_dds/dds_4/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg_1
  -------------------------------------------------------------------
                         required time                         11.520    
                         arrival time                         -12.003    
  -------------------------------------------------------------------
                         slack                                 -0.483    

Slack (VIOLATED) :        -0.483ns  (required time - arrival time)
  Source:                 RFSoC_Main_blk_i/TimeController_0/inst/timestamp_counter_0/counter_reg_reg[27]_replica_3/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RFSoC_Main_blk_i/DAC_Controller_4/inst/rfdc_dds/dds_7/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg_0/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        10.075ns  (logic 5.856ns (58.124%)  route 4.219ns (41.876%))
  Logic Levels:           24  (CARRY8=1 DSP_A_B_DATA=1 DSP_ALU=6 DSP_C_DATA=3 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=6 DSP_PREADD_DATA=1 LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.036ns = ( 12.036 - 10.000 ) 
    Source Clock Delay      (SCD):    2.138ns
    Clock Pessimism Removal (CPR):    0.111ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.912ns (routing 0.467ns, distribution 1.445ns)
  Clock Net Delay (Destination): 1.854ns (routing 0.423ns, distribution 1.431ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=13259, routed)       1.912     2.138    RFSoC_Main_blk_i/TimeController_0/inst/timestamp_counter_0/s_axi_aclk
    SLICE_X82Y118        FDRE                                         r  RFSoC_Main_blk_i/TimeController_0/inst/timestamp_counter_0/counter_reg_reg[27]_replica_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y118        FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.078     2.216 r  RFSoC_Main_blk_i/TimeController_0/inst/timestamp_counter_0/counter_reg_reg[27]_replica_3/Q
                         net (fo=2, routed)           0.385     2.601    RFSoC_Main_blk_i/DAC_Controller_4/inst/rfdc_dds/phase_full_product[15]1/C[27]
    DSP48E2_X15Y40       DSP_C_DATA (Prop_DSP_C_DATA_DSP48E2_C[27]_C_DATA[27])
                                                      0.105     2.706 r  RFSoC_Main_blk_i/DAC_Controller_4/inst/rfdc_dds/phase_full_product[15]1/DSP_C_DATA_INST/C_DATA[27]
                         net (fo=2, routed)           0.000     2.706    RFSoC_Main_blk_i/DAC_Controller_4/inst/rfdc_dds/phase_full_product[15]1/DSP_C_DATA.C_DATA<27>
    DSP48E2_X15Y40       DSP_ALU (Prop_DSP_ALU_DSP48E2_C_DATA[27]_ALU_OUT[32])
                                                      0.585     3.291 f  RFSoC_Main_blk_i/DAC_Controller_4/inst/rfdc_dds/phase_full_product[15]1/DSP_ALU_INST/ALU_OUT[32]
                         net (fo=1, routed)           0.000     3.291    RFSoC_Main_blk_i/DAC_Controller_4/inst/rfdc_dds/phase_full_product[15]1/DSP_ALU.ALU_OUT<32>
    DSP48E2_X15Y40       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[32]_P[32])
                                                      0.109     3.400 r  RFSoC_Main_blk_i/DAC_Controller_4/inst/rfdc_dds/phase_full_product[15]1/DSP_OUTPUT_INST/P[32]
                         net (fo=16, routed)          0.957     4.357    RFSoC_Main_blk_i/DAC_Controller_4/inst/rfdc_dds/phase_full_product[7]0/C[36]
    DSP48E2_X14Y31       DSP_C_DATA (Prop_DSP_C_DATA_DSP48E2_C[36]_C_DATA[36])
                                                      0.105     4.462 r  RFSoC_Main_blk_i/DAC_Controller_4/inst/rfdc_dds/phase_full_product[7]0/DSP_C_DATA_INST/C_DATA[36]
                         net (fo=2, routed)           0.000     4.462    RFSoC_Main_blk_i/DAC_Controller_4/inst/rfdc_dds/phase_full_product[7]0/DSP_C_DATA.C_DATA<36>
    DSP48E2_X14Y31       DSP_ALU (Prop_DSP_ALU_DSP48E2_C_DATA[36]_ALU_OUT[41])
                                                      0.585     5.047 r  RFSoC_Main_blk_i/DAC_Controller_4/inst/rfdc_dds/phase_full_product[7]0/DSP_ALU_INST/ALU_OUT[41]
                         net (fo=1, routed)           0.000     5.047    RFSoC_Main_blk_i/DAC_Controller_4/inst/rfdc_dds/phase_full_product[7]0/DSP_ALU.ALU_OUT<41>
    DSP48E2_X14Y31       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[41]_P[41])
                                                      0.109     5.156 f  RFSoC_Main_blk_i/DAC_Controller_4/inst/rfdc_dds/phase_full_product[7]0/DSP_OUTPUT_INST/P[41]
                         net (fo=1, routed)           0.741     5.897    RFSoC_Main_blk_i/DAC_Controller_4/inst/rfdc_dds/phase_full_product[7]/B[7]
    DSP48E2_X13Y9        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_B[7]_B2_DATA[7])
                                                      0.151     6.048 r  RFSoC_Main_blk_i/DAC_Controller_4/inst/rfdc_dds/phase_full_product[7]/DSP_A_B_DATA_INST/B2_DATA[7]
                         net (fo=1, routed)           0.000     6.048    RFSoC_Main_blk_i/DAC_Controller_4/inst/rfdc_dds/phase_full_product[7]/DSP_A_B_DATA.B2_DATA<7>
    DSP48E2_X13Y9        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[7]_B2B1[7])
                                                      0.073     6.121 r  RFSoC_Main_blk_i/DAC_Controller_4/inst/rfdc_dds/phase_full_product[7]/DSP_PREADD_DATA_INST/B2B1[7]
                         net (fo=1, routed)           0.000     6.121    RFSoC_Main_blk_i/DAC_Controller_4/inst/rfdc_dds/phase_full_product[7]/DSP_PREADD_DATA.B2B1<7>
    DSP48E2_X13Y9        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[7]_V[37])
                                                      0.609     6.730 f  RFSoC_Main_blk_i/DAC_Controller_4/inst/rfdc_dds/phase_full_product[7]/DSP_MULTIPLIER_INST/V[37]
                         net (fo=1, routed)           0.000     6.730    RFSoC_Main_blk_i/DAC_Controller_4/inst/rfdc_dds/phase_full_product[7]/DSP_MULTIPLIER.V<37>
    DSP48E2_X13Y9        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_V[37]_V_DATA[37])
                                                      0.046     6.776 r  RFSoC_Main_blk_i/DAC_Controller_4/inst/rfdc_dds/phase_full_product[7]/DSP_M_DATA_INST/V_DATA[37]
                         net (fo=1, routed)           0.000     6.776    RFSoC_Main_blk_i/DAC_Controller_4/inst/rfdc_dds/phase_full_product[7]/DSP_M_DATA.V_DATA<37>
    DSP48E2_X13Y9        DSP_ALU (Prop_DSP_ALU_DSP48E2_V_DATA[37]_ALU_OUT[47])
                                                      0.571     7.347 f  RFSoC_Main_blk_i/DAC_Controller_4/inst/rfdc_dds/phase_full_product[7]/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     7.347    RFSoC_Main_blk_i/DAC_Controller_4/inst/rfdc_dds/phase_full_product[7]/DSP_ALU.ALU_OUT<47>
    DSP48E2_X13Y9        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.122     7.469 r  RFSoC_Main_blk_i/DAC_Controller_4/inst/rfdc_dds/phase_full_product[7]/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.038     7.507    RFSoC_Main_blk_i/DAC_Controller_4/inst/rfdc_dds/phase_full_product[7]__0/PCIN[47]
    DSP48E2_X13Y10       DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[47])
                                                      0.546     8.053 f  RFSoC_Main_blk_i/DAC_Controller_4/inst/rfdc_dds/phase_full_product[7]__0/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     8.053    RFSoC_Main_blk_i/DAC_Controller_4/inst/rfdc_dds/phase_full_product[7]__0/DSP_ALU.ALU_OUT<47>
    DSP48E2_X13Y10       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.122     8.175 r  RFSoC_Main_blk_i/DAC_Controller_4/inst/rfdc_dds/phase_full_product[7]__0/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.014     8.189    RFSoC_Main_blk_i/DAC_Controller_4/inst/rfdc_dds/phase_full_product[7]__1/PCIN[47]
    DSP48E2_X13Y11       DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[0])
                                                      0.546     8.735 f  RFSoC_Main_blk_i/DAC_Controller_4/inst/rfdc_dds/phase_full_product[7]__1/DSP_ALU_INST/ALU_OUT[0]
                         net (fo=1, routed)           0.000     8.735    RFSoC_Main_blk_i/DAC_Controller_4/inst/rfdc_dds/phase_full_product[7]__1/DSP_ALU.ALU_OUT<0>
    DSP48E2_X13Y11       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[0]_P[0])
                                                      0.109     8.844 r  RFSoC_Main_blk_i/DAC_Controller_4/inst/rfdc_dds/phase_full_product[7]__1/DSP_OUTPUT_INST/P[0]
                         net (fo=1, routed)           0.265     9.109    RFSoC_Main_blk_i/DAC_Controller_4/inst/rfdc_dds/phase_full_product[7]__1_n_105
    SLICE_X76Y27         LUT2 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.037     9.146 r  RFSoC_Main_blk_i/DAC_Controller_4/inst/rfdc_dds/phase_input[7]_i_16/O
                         net (fo=1, routed)           0.016     9.162    RFSoC_Main_blk_i/DAC_Controller_4/inst/rfdc_dds/phase_input[7]_i_16_n_0
    SLICE_X76Y27         CARRY8 (Prop_CARRY8_SLICEM_S[1]_O[5])
                                                      0.237     9.399 r  RFSoC_Main_blk_i/DAC_Controller_4/inst/rfdc_dds/phase_input[7]_i_2/O[5]
                         net (fo=1, routed)           0.899    10.298    RFSoC_Main_blk_i/DAC_Controller_4/inst/rfdc_dds/phase_input[7]/C[4]
    DSP48E2_X16Y17       DSP_C_DATA (Prop_DSP_C_DATA_DSP48E2_C[4]_C_DATA[4])
                                                      0.105    10.403 r  RFSoC_Main_blk_i/DAC_Controller_4/inst/rfdc_dds/phase_input[7]/DSP_C_DATA_INST/C_DATA[4]
                         net (fo=2, routed)           0.000    10.403    RFSoC_Main_blk_i/DAC_Controller_4/inst/rfdc_dds/phase_input[7]/DSP_C_DATA.C_DATA<4>
    DSP48E2_X16Y17       DSP_ALU (Prop_DSP_ALU_DSP48E2_C_DATA[4]_ALU_OUT[4])
                                                      0.585    10.988 f  RFSoC_Main_blk_i/DAC_Controller_4/inst/rfdc_dds/phase_input[7]/DSP_ALU_INST/ALU_OUT[4]
                         net (fo=1, routed)           0.000    10.988    RFSoC_Main_blk_i/DAC_Controller_4/inst/rfdc_dds/phase_input[7]/DSP_ALU.ALU_OUT<4>
    DSP48E2_X16Y17       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[4]_P[4])
                                                      0.109    11.097 r  RFSoC_Main_blk_i/DAC_Controller_4/inst/rfdc_dds/phase_input[7]/DSP_OUTPUT_INST/P[4]
                         net (fo=3, routed)           0.327    11.424    RFSoC_Main_blk_i/DAC_Controller_4/inst/rfdc_dds/dds_7/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_phase_or.i_phase_in_zero_del/s_axis_phase_tdata[4]
    SLICE_X86Y44         LUT6 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.122    11.546 r  RFSoC_Main_blk_i/DAC_Controller_4/inst/rfdc_dds/dds_7/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_phase_or.i_phase_in_zero_del/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg_0_i_13/O
                         net (fo=6, routed)           0.055    11.601    RFSoC_Main_blk_i/DAC_Controller_4/inst/rfdc_dds/dds_7/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_phase_or.i_phase_in_zero_del/s_axi_aclk_0
    SLICE_X86Y44         LUT6 (Prop_A6LUT_SLICEM_I2_O)
                                                      0.053    11.654 r  RFSoC_Main_blk_i/DAC_Controller_4/inst/rfdc_dds/dds_7/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_phase_or.i_phase_in_zero_del/opt_has_pipe.first_q[1]_i_2/O
                         net (fo=2, routed)           0.096    11.750    RFSoC_Main_blk_i/DAC_Controller_4/inst/rfdc_dds/dds_7/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_phase_or.i_phase_in_zero_del_n_0
    SLICE_X86Y45         LUT3 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.037    11.787 r  RFSoC_Main_blk_i/DAC_Controller_4/inst/rfdc_dds/dds_7/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg_0_i_1/O
                         net (fo=2, routed)           0.426    12.213    RFSoC_Main_blk_i/DAC_Controller_4/inst/rfdc_dds/dds_7/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/phase_in_comp[11]
    RAMB36_X9Y8          RAMB36E2                                     r  RFSoC_Main_blk_i/DAC_Controller_4/inst/rfdc_dds/dds_7/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg_0/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157    10.157    RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.182 r  RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=13259, routed)       1.854    12.036    RFSoC_Main_blk_i/DAC_Controller_4/inst/rfdc_dds/dds_7/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/aclk
    RAMB36_X9Y8          RAMB36E2                                     r  RFSoC_Main_blk_i/DAC_Controller_4/inst/rfdc_dds/dds_7/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg_0/CLKARDCLK
                         clock pessimism              0.111    12.147    
                         clock uncertainty           -0.130    12.017    
    RAMB36_X9Y8          RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_ADDRARDADDR[14])
                                                     -0.287    11.730    RFSoC_Main_blk_i/DAC_Controller_4/inst/rfdc_dds/dds_7/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg_0
  -------------------------------------------------------------------
                         required time                         11.730    
                         arrival time                         -12.213    
  -------------------------------------------------------------------
                         slack                                 -0.483    

Slack (VIOLATED) :        -0.481ns  (required time - arrival time)
  Source:                 RFSoC_Main_blk_i/TimeController_0/inst/timestamp_counter_0/counter_reg_reg[27]_replica_3/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RFSoC_Main_blk_i/DAC_Controller_4/inst/rfdc_dds/dds_7/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg_0/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        10.083ns  (logic 5.855ns (58.068%)  route 4.228ns (41.932%))
  Logic Levels:           23  (CARRY8=1 DSP_A_B_DATA=1 DSP_ALU=6 DSP_C_DATA=3 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=6 DSP_PREADD_DATA=1 LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.036ns = ( 12.036 - 10.000 ) 
    Source Clock Delay      (SCD):    2.138ns
    Clock Pessimism Removal (CPR):    0.111ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.912ns (routing 0.467ns, distribution 1.445ns)
  Clock Net Delay (Destination): 1.854ns (routing 0.423ns, distribution 1.431ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=13259, routed)       1.912     2.138    RFSoC_Main_blk_i/TimeController_0/inst/timestamp_counter_0/s_axi_aclk
    SLICE_X82Y118        FDRE                                         r  RFSoC_Main_blk_i/TimeController_0/inst/timestamp_counter_0/counter_reg_reg[27]_replica_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y118        FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.078     2.216 r  RFSoC_Main_blk_i/TimeController_0/inst/timestamp_counter_0/counter_reg_reg[27]_replica_3/Q
                         net (fo=2, routed)           0.385     2.601    RFSoC_Main_blk_i/DAC_Controller_4/inst/rfdc_dds/phase_full_product[15]1/C[27]
    DSP48E2_X15Y40       DSP_C_DATA (Prop_DSP_C_DATA_DSP48E2_C[27]_C_DATA[27])
                                                      0.105     2.706 r  RFSoC_Main_blk_i/DAC_Controller_4/inst/rfdc_dds/phase_full_product[15]1/DSP_C_DATA_INST/C_DATA[27]
                         net (fo=2, routed)           0.000     2.706    RFSoC_Main_blk_i/DAC_Controller_4/inst/rfdc_dds/phase_full_product[15]1/DSP_C_DATA.C_DATA<27>
    DSP48E2_X15Y40       DSP_ALU (Prop_DSP_ALU_DSP48E2_C_DATA[27]_ALU_OUT[32])
                                                      0.585     3.291 f  RFSoC_Main_blk_i/DAC_Controller_4/inst/rfdc_dds/phase_full_product[15]1/DSP_ALU_INST/ALU_OUT[32]
                         net (fo=1, routed)           0.000     3.291    RFSoC_Main_blk_i/DAC_Controller_4/inst/rfdc_dds/phase_full_product[15]1/DSP_ALU.ALU_OUT<32>
    DSP48E2_X15Y40       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[32]_P[32])
                                                      0.109     3.400 r  RFSoC_Main_blk_i/DAC_Controller_4/inst/rfdc_dds/phase_full_product[15]1/DSP_OUTPUT_INST/P[32]
                         net (fo=16, routed)          0.957     4.357    RFSoC_Main_blk_i/DAC_Controller_4/inst/rfdc_dds/phase_full_product[7]0/C[36]
    DSP48E2_X14Y31       DSP_C_DATA (Prop_DSP_C_DATA_DSP48E2_C[36]_C_DATA[36])
                                                      0.105     4.462 r  RFSoC_Main_blk_i/DAC_Controller_4/inst/rfdc_dds/phase_full_product[7]0/DSP_C_DATA_INST/C_DATA[36]
                         net (fo=2, routed)           0.000     4.462    RFSoC_Main_blk_i/DAC_Controller_4/inst/rfdc_dds/phase_full_product[7]0/DSP_C_DATA.C_DATA<36>
    DSP48E2_X14Y31       DSP_ALU (Prop_DSP_ALU_DSP48E2_C_DATA[36]_ALU_OUT[41])
                                                      0.585     5.047 r  RFSoC_Main_blk_i/DAC_Controller_4/inst/rfdc_dds/phase_full_product[7]0/DSP_ALU_INST/ALU_OUT[41]
                         net (fo=1, routed)           0.000     5.047    RFSoC_Main_blk_i/DAC_Controller_4/inst/rfdc_dds/phase_full_product[7]0/DSP_ALU.ALU_OUT<41>
    DSP48E2_X14Y31       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[41]_P[41])
                                                      0.109     5.156 f  RFSoC_Main_blk_i/DAC_Controller_4/inst/rfdc_dds/phase_full_product[7]0/DSP_OUTPUT_INST/P[41]
                         net (fo=1, routed)           0.741     5.897    RFSoC_Main_blk_i/DAC_Controller_4/inst/rfdc_dds/phase_full_product[7]/B[7]
    DSP48E2_X13Y9        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_B[7]_B2_DATA[7])
                                                      0.151     6.048 r  RFSoC_Main_blk_i/DAC_Controller_4/inst/rfdc_dds/phase_full_product[7]/DSP_A_B_DATA_INST/B2_DATA[7]
                         net (fo=1, routed)           0.000     6.048    RFSoC_Main_blk_i/DAC_Controller_4/inst/rfdc_dds/phase_full_product[7]/DSP_A_B_DATA.B2_DATA<7>
    DSP48E2_X13Y9        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[7]_B2B1[7])
                                                      0.073     6.121 r  RFSoC_Main_blk_i/DAC_Controller_4/inst/rfdc_dds/phase_full_product[7]/DSP_PREADD_DATA_INST/B2B1[7]
                         net (fo=1, routed)           0.000     6.121    RFSoC_Main_blk_i/DAC_Controller_4/inst/rfdc_dds/phase_full_product[7]/DSP_PREADD_DATA.B2B1<7>
    DSP48E2_X13Y9        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[7]_V[37])
                                                      0.609     6.730 f  RFSoC_Main_blk_i/DAC_Controller_4/inst/rfdc_dds/phase_full_product[7]/DSP_MULTIPLIER_INST/V[37]
                         net (fo=1, routed)           0.000     6.730    RFSoC_Main_blk_i/DAC_Controller_4/inst/rfdc_dds/phase_full_product[7]/DSP_MULTIPLIER.V<37>
    DSP48E2_X13Y9        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_V[37]_V_DATA[37])
                                                      0.046     6.776 r  RFSoC_Main_blk_i/DAC_Controller_4/inst/rfdc_dds/phase_full_product[7]/DSP_M_DATA_INST/V_DATA[37]
                         net (fo=1, routed)           0.000     6.776    RFSoC_Main_blk_i/DAC_Controller_4/inst/rfdc_dds/phase_full_product[7]/DSP_M_DATA.V_DATA<37>
    DSP48E2_X13Y9        DSP_ALU (Prop_DSP_ALU_DSP48E2_V_DATA[37]_ALU_OUT[47])
                                                      0.571     7.347 f  RFSoC_Main_blk_i/DAC_Controller_4/inst/rfdc_dds/phase_full_product[7]/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     7.347    RFSoC_Main_blk_i/DAC_Controller_4/inst/rfdc_dds/phase_full_product[7]/DSP_ALU.ALU_OUT<47>
    DSP48E2_X13Y9        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.122     7.469 r  RFSoC_Main_blk_i/DAC_Controller_4/inst/rfdc_dds/phase_full_product[7]/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.038     7.507    RFSoC_Main_blk_i/DAC_Controller_4/inst/rfdc_dds/phase_full_product[7]__0/PCIN[47]
    DSP48E2_X13Y10       DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[47])
                                                      0.546     8.053 f  RFSoC_Main_blk_i/DAC_Controller_4/inst/rfdc_dds/phase_full_product[7]__0/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     8.053    RFSoC_Main_blk_i/DAC_Controller_4/inst/rfdc_dds/phase_full_product[7]__0/DSP_ALU.ALU_OUT<47>
    DSP48E2_X13Y10       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.122     8.175 r  RFSoC_Main_blk_i/DAC_Controller_4/inst/rfdc_dds/phase_full_product[7]__0/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.014     8.189    RFSoC_Main_blk_i/DAC_Controller_4/inst/rfdc_dds/phase_full_product[7]__1/PCIN[47]
    DSP48E2_X13Y11       DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[0])
                                                      0.546     8.735 f  RFSoC_Main_blk_i/DAC_Controller_4/inst/rfdc_dds/phase_full_product[7]__1/DSP_ALU_INST/ALU_OUT[0]
                         net (fo=1, routed)           0.000     8.735    RFSoC_Main_blk_i/DAC_Controller_4/inst/rfdc_dds/phase_full_product[7]__1/DSP_ALU.ALU_OUT<0>
    DSP48E2_X13Y11       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[0]_P[0])
                                                      0.109     8.844 r  RFSoC_Main_blk_i/DAC_Controller_4/inst/rfdc_dds/phase_full_product[7]__1/DSP_OUTPUT_INST/P[0]
                         net (fo=1, routed)           0.265     9.109    RFSoC_Main_blk_i/DAC_Controller_4/inst/rfdc_dds/phase_full_product[7]__1_n_105
    SLICE_X76Y27         LUT2 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.037     9.146 r  RFSoC_Main_blk_i/DAC_Controller_4/inst/rfdc_dds/phase_input[7]_i_16/O
                         net (fo=1, routed)           0.016     9.162    RFSoC_Main_blk_i/DAC_Controller_4/inst/rfdc_dds/phase_input[7]_i_16_n_0
    SLICE_X76Y27         CARRY8 (Prop_CARRY8_SLICEM_S[1]_O[5])
                                                      0.237     9.399 r  RFSoC_Main_blk_i/DAC_Controller_4/inst/rfdc_dds/phase_input[7]_i_2/O[5]
                         net (fo=1, routed)           0.899    10.298    RFSoC_Main_blk_i/DAC_Controller_4/inst/rfdc_dds/phase_input[7]/C[4]
    DSP48E2_X16Y17       DSP_C_DATA (Prop_DSP_C_DATA_DSP48E2_C[4]_C_DATA[4])
                                                      0.105    10.403 r  RFSoC_Main_blk_i/DAC_Controller_4/inst/rfdc_dds/phase_input[7]/DSP_C_DATA_INST/C_DATA[4]
                         net (fo=2, routed)           0.000    10.403    RFSoC_Main_blk_i/DAC_Controller_4/inst/rfdc_dds/phase_input[7]/DSP_C_DATA.C_DATA<4>
    DSP48E2_X16Y17       DSP_ALU (Prop_DSP_ALU_DSP48E2_C_DATA[4]_ALU_OUT[4])
                                                      0.585    10.988 f  RFSoC_Main_blk_i/DAC_Controller_4/inst/rfdc_dds/phase_input[7]/DSP_ALU_INST/ALU_OUT[4]
                         net (fo=1, routed)           0.000    10.988    RFSoC_Main_blk_i/DAC_Controller_4/inst/rfdc_dds/phase_input[7]/DSP_ALU.ALU_OUT<4>
    DSP48E2_X16Y17       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[4]_P[4])
                                                      0.109    11.097 r  RFSoC_Main_blk_i/DAC_Controller_4/inst/rfdc_dds/phase_input[7]/DSP_OUTPUT_INST/P[4]
                         net (fo=3, routed)           0.327    11.424    RFSoC_Main_blk_i/DAC_Controller_4/inst/rfdc_dds/dds_7/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_phase_or.i_phase_in_zero_del/s_axis_phase_tdata[4]
    SLICE_X86Y44         LUT6 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.122    11.546 r  RFSoC_Main_blk_i/DAC_Controller_4/inst/rfdc_dds/dds_7/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_phase_or.i_phase_in_zero_del/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg_0_i_13/O
                         net (fo=6, routed)           0.218    11.764    RFSoC_Main_blk_i/DAC_Controller_4/inst/rfdc_dds/dds_7/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_phase_or.i_phase_in_zero_del_n_1
    SLICE_X89Y46         LUT3 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.089    11.853 r  RFSoC_Main_blk_i/DAC_Controller_4/inst/rfdc_dds/dds_7/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg_0_i_6/O
                         net (fo=2, routed)           0.368    12.221    RFSoC_Main_blk_i/DAC_Controller_4/inst/rfdc_dds/dds_7/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/phase_in_comp[6]
    RAMB36_X9Y8          RAMB36E2                                     r  RFSoC_Main_blk_i/DAC_Controller_4/inst/rfdc_dds/dds_7/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg_0/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157    10.157    RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.182 r  RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=13259, routed)       1.854    12.036    RFSoC_Main_blk_i/DAC_Controller_4/inst/rfdc_dds/dds_7/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/aclk
    RAMB36_X9Y8          RAMB36E2                                     r  RFSoC_Main_blk_i/DAC_Controller_4/inst/rfdc_dds/dds_7/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg_0/CLKARDCLK
                         clock pessimism              0.111    12.147    
                         clock uncertainty           -0.130    12.017    
    RAMB36_X9Y8          RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.277    11.740    RFSoC_Main_blk_i/DAC_Controller_4/inst/rfdc_dds/dds_7/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg_0
  -------------------------------------------------------------------
                         required time                         11.740    
                         arrival time                         -12.221    
  -------------------------------------------------------------------
                         slack                                 -0.481    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.005ns  (arrival time - required time)
  Source:                 RFSoC_Main_blk_i/DAC_Controller_3/inst/axi2fifo_0/s_axi_rid_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RFSoC_Main_blk_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[5].reg_slice_mi/r.r_pipe/skid_buffer_reg[133]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.164ns  (logic 0.058ns (35.366%)  route 0.106ns (64.634%))
  Logic Levels:           0  
  Clock Path Skew:        0.097ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.759ns
    Clock Pessimism Removal (CPR):    0.170ns
  Clock Net Delay (Source):      1.577ns (routing 0.423ns, distribution 1.154ns)
  Clock Net Delay (Destination): 1.800ns (routing 0.467ns, distribution 1.333ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     0.157    RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.182 r  RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=13259, routed)       1.577     1.759    RFSoC_Main_blk_i/DAC_Controller_3/inst/axi2fifo_0/s_axi_aclk
    SLICE_X27Y10         FDRE                                         r  RFSoC_Main_blk_i/DAC_Controller_3/inst/axi2fifo_0/s_axi_rid_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y10         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.058     1.817 r  RFSoC_Main_blk_i/DAC_Controller_3/inst/axi2fifo_0/s_axi_rid_reg[2]/Q
                         net (fo=2, routed)           0.106     1.923    RFSoC_Main_blk_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[5].reg_slice_mi/r.r_pipe/m_axi_rid[2]
    SLICE_X26Y11         FDRE                                         r  RFSoC_Main_blk_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[5].reg_slice_mi/r.r_pipe/skid_buffer_reg[133]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=13259, routed)       1.800     2.026    RFSoC_Main_blk_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[5].reg_slice_mi/r.r_pipe/aclk
    SLICE_X26Y11         FDRE                                         r  RFSoC_Main_blk_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[5].reg_slice_mi/r.r_pipe/skid_buffer_reg[133]/C
                         clock pessimism             -0.170     1.856    
    SLICE_X26Y11         FDRE (Hold_CFF2_SLICEL_C_D)
                                                      0.062     1.918    RFSoC_Main_blk_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[5].reg_slice_mi/r.r_pipe/skid_buffer_reg[133]
  -------------------------------------------------------------------
                         required time                         -1.918    
                         arrival time                           1.923    
  -------------------------------------------------------------------
                         slack                                  0.005    

Slack (MET) :             0.007ns  (arrival time - required time)
  Source:                 RFSoC_Main_blk_i/DAC_Controller_2/inst/axi2fifo_0/s_axi_rid_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RFSoC_Main_blk_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/r.r_pipe/skid_buffer_reg[146]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.171ns  (logic 0.059ns (34.503%)  route 0.112ns (65.497%))
  Logic Levels:           0  
  Clock Path Skew:        0.102ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.759ns
    Clock Pessimism Removal (CPR):    0.170ns
  Clock Net Delay (Source):      1.577ns (routing 0.423ns, distribution 1.154ns)
  Clock Net Delay (Destination): 1.805ns (routing 0.467ns, distribution 1.338ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     0.157    RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.182 r  RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=13259, routed)       1.577     1.759    RFSoC_Main_blk_i/DAC_Controller_2/inst/axi2fifo_0/s_axi_aclk
    SLICE_X27Y10         FDRE                                         r  RFSoC_Main_blk_i/DAC_Controller_2/inst/axi2fifo_0/s_axi_rid_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y10         FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.059     1.818 r  RFSoC_Main_blk_i/DAC_Controller_2/inst/axi2fifo_0/s_axi_rid_reg[15]/Q
                         net (fo=2, routed)           0.112     1.930    RFSoC_Main_blk_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/r.r_pipe/m_axi_rid[15]
    SLICE_X26Y11         FDRE                                         r  RFSoC_Main_blk_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/r.r_pipe/skid_buffer_reg[146]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=13259, routed)       1.805     2.031    RFSoC_Main_blk_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/r.r_pipe/aclk
    SLICE_X26Y11         FDRE                                         r  RFSoC_Main_blk_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/r.r_pipe/skid_buffer_reg[146]/C
                         clock pessimism             -0.170     1.861    
    SLICE_X26Y11         FDRE (Hold_FFF2_SLICEL_C_D)
                                                      0.062     1.923    RFSoC_Main_blk_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/r.r_pipe/skid_buffer_reg[146]
  -------------------------------------------------------------------
                         required time                         -1.923    
                         arrival time                           1.930    
  -------------------------------------------------------------------
                         slack                                  0.007    

Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 RFSoC_Main_blk_i/DAC_Controller_2/inst/axi2fifo_0/s_axi_rid_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RFSoC_Main_blk_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/r.r_pipe/skid_buffer_reg[132]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.133ns  (logic 0.059ns (44.361%)  route 0.074ns (55.639%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.752ns
    Clock Pessimism Removal (CPR):    0.219ns
  Clock Net Delay (Source):      1.570ns (routing 0.423ns, distribution 1.147ns)
  Clock Net Delay (Destination): 1.805ns (routing 0.467ns, distribution 1.338ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     0.157    RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.182 r  RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=13259, routed)       1.570     1.752    RFSoC_Main_blk_i/DAC_Controller_2/inst/axi2fifo_0/s_axi_aclk
    SLICE_X26Y12         FDRE                                         r  RFSoC_Main_blk_i/DAC_Controller_2/inst/axi2fifo_0/s_axi_rid_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y12         FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.059     1.811 r  RFSoC_Main_blk_i/DAC_Controller_2/inst/axi2fifo_0/s_axi_rid_reg[1]/Q
                         net (fo=2, routed)           0.074     1.885    RFSoC_Main_blk_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/r.r_pipe/m_axi_rid[1]
    SLICE_X26Y11         FDRE                                         r  RFSoC_Main_blk_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/r.r_pipe/skid_buffer_reg[132]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=13259, routed)       1.805     2.031    RFSoC_Main_blk_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/r.r_pipe/aclk
    SLICE_X26Y11         FDRE                                         r  RFSoC_Main_blk_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/r.r_pipe/skid_buffer_reg[132]/C
                         clock pessimism             -0.219     1.812    
    SLICE_X26Y11         FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.062     1.874    RFSoC_Main_blk_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/r.r_pipe/skid_buffer_reg[132]
  -------------------------------------------------------------------
                         required time                         -1.874    
                         arrival time                           1.885    
  -------------------------------------------------------------------
                         slack                                  0.011    

Slack (MET) :             0.013ns  (arrival time - required time)
  Source:                 RFSoC_Main_blk_i/DAC_Controller_0/inst/axi2fifo_0/rto_core_fifo_din_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RFSoC_Main_blk_i/DAC_Controller_0/inst/rto_core_0/RTO_Core_0_FIFO0/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[7].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2/DIN[3]
                            (rising edge-triggered cell FIFO36E2 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.059ns (21.455%)  route 0.216ns (78.545%))
  Logic Levels:           0  
  Clock Path Skew:        0.290ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.251ns
    Source Clock Delay      (SCD):    1.869ns
    Clock Pessimism Removal (CPR):    0.092ns
  Clock Net Delay (Source):      1.687ns (routing 0.423ns, distribution 1.264ns)
  Clock Net Delay (Destination): 2.025ns (routing 0.467ns, distribution 1.558ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     0.157    RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.182 r  RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=13259, routed)       1.687     1.869    RFSoC_Main_blk_i/DAC_Controller_0/inst/axi2fifo_0/s_axi_aclk
    SLICE_X85Y101        FDRE                                         r  RFSoC_Main_blk_i/DAC_Controller_0/inst/axi2fifo_0/rto_core_fifo_din_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y101        FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.059     1.928 r  RFSoC_Main_blk_i/DAC_Controller_0/inst/axi2fifo_0/rto_core_fifo_din_reg[27]/Q
                         net (fo=1, routed)           0.216     2.144    RFSoC_Main_blk_i/DAC_Controller_0/inst/rto_core_0/RTO_Core_0_FIFO0/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[7].inst_extd/gonep.inst_prim/din[3]
    RAMB36_X8Y24         FIFO36E2                                     r  RFSoC_Main_blk_i/DAC_Controller_0/inst/rto_core_0/RTO_Core_0_FIFO0/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[7].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2/DIN[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=13259, routed)       2.025     2.251    RFSoC_Main_blk_i/DAC_Controller_0/inst/rto_core_0/RTO_Core_0_FIFO0/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[7].inst_extd/gonep.inst_prim/clk
    RAMB36_X8Y24         FIFO36E2                                     r  RFSoC_Main_blk_i/DAC_Controller_0/inst/rto_core_0/RTO_Core_0_FIFO0/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[7].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2/WRCLK
                         clock pessimism             -0.092     2.159    
    RAMB36_X8Y24         FIFO36E2 (Hold_FIFO36E2_FIFO36_WRCLK_DIN[3])
                                                     -0.028     2.131    RFSoC_Main_blk_i/DAC_Controller_0/inst/rto_core_0/RTO_Core_0_FIFO0/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[7].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2
  -------------------------------------------------------------------
                         required time                         -2.131    
                         arrival time                           2.144    
  -------------------------------------------------------------------
                         slack                                  0.013    

Slack (MET) :             0.016ns  (arrival time - required time)
  Source:                 RFSoC_Main_blk_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/gen_axi.s_axi_bid_i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RFSoC_Main_blk_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[10].reg_slice_mi/b.b_pipe/m_payload_i_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.124ns  (logic 0.058ns (46.774%)  route 0.066ns (53.226%))
  Logic Levels:           0  
  Clock Path Skew:        0.046ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    1.745ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Net Delay (Source):      1.563ns (routing 0.423ns, distribution 1.140ns)
  Clock Net Delay (Destination): 1.779ns (routing 0.467ns, distribution 1.312ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     0.157    RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.182 r  RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=13259, routed)       1.563     1.745    RFSoC_Main_blk_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/aclk
    SLICE_X29Y67         FDRE                                         r  RFSoC_Main_blk_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/gen_axi.s_axi_bid_i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y67         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.058     1.803 r  RFSoC_Main_blk_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/gen_axi.s_axi_bid_i_reg[1]/Q
                         net (fo=1, routed)           0.066     1.869    RFSoC_Main_blk_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[10].reg_slice_mi/b.b_pipe/D[1]
    SLICE_X29Y66         FDRE                                         r  RFSoC_Main_blk_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[10].reg_slice_mi/b.b_pipe/m_payload_i_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=13259, routed)       1.779     2.005    RFSoC_Main_blk_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[10].reg_slice_mi/b.b_pipe/aclk
    SLICE_X29Y66         FDRE                                         r  RFSoC_Main_blk_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[10].reg_slice_mi/b.b_pipe/m_payload_i_reg[3]/C
                         clock pessimism             -0.214     1.791    
    SLICE_X29Y66         FDRE (Hold_DFF2_SLICEL_C_D)
                                                      0.062     1.853    RFSoC_Main_blk_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[10].reg_slice_mi/b.b_pipe/m_payload_i_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.853    
                         arrival time                           1.869    
  -------------------------------------------------------------------
                         slack                                  0.016    

Slack (MET) :             0.016ns  (arrival time - required time)
  Source:                 RFSoC_Main_blk_i/TimeController_0/inst/axi2com_0/s_axi_rid_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RFSoC_Main_blk_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/skid_buffer_reg[137]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.058ns (29.592%)  route 0.138ns (70.408%))
  Logic Levels:           0  
  Clock Path Skew:        0.118ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.738ns
    Clock Pessimism Removal (CPR):    0.170ns
  Clock Net Delay (Source):      1.556ns (routing 0.423ns, distribution 1.133ns)
  Clock Net Delay (Destination): 1.800ns (routing 0.467ns, distribution 1.333ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     0.157    RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.182 r  RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=13259, routed)       1.556     1.738    RFSoC_Main_blk_i/TimeController_0/inst/axi2com_0/s_axi_aclk
    SLICE_X33Y5          FDRE                                         r  RFSoC_Main_blk_i/TimeController_0/inst/axi2com_0/s_axi_rid_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y5          FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.058     1.796 r  RFSoC_Main_blk_i/TimeController_0/inst/axi2com_0/s_axi_rid_reg[6]/Q
                         net (fo=2, routed)           0.138     1.934    RFSoC_Main_blk_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/m_axi_rid[6]
    SLICE_X32Y4          FDRE                                         r  RFSoC_Main_blk_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/skid_buffer_reg[137]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=13259, routed)       1.800     2.026    RFSoC_Main_blk_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/aclk
    SLICE_X32Y4          FDRE                                         r  RFSoC_Main_blk_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/skid_buffer_reg[137]/C
                         clock pessimism             -0.170     1.856    
    SLICE_X32Y4          FDRE (Hold_EFF2_SLICEL_C_D)
                                                      0.062     1.918    RFSoC_Main_blk_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/skid_buffer_reg[137]
  -------------------------------------------------------------------
                         required time                         -1.918    
                         arrival time                           1.934    
  -------------------------------------------------------------------
                         slack                                  0.016    

Slack (MET) :             0.016ns  (arrival time - required time)
  Source:                 RFSoC_Main_blk_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/gen_axi.s_axi_rid_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RFSoC_Main_blk_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[10].reg_slice_mi/r.r_pipe/skid_buffer_reg[131]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.129ns  (logic 0.059ns (45.736%)  route 0.070ns (54.264%))
  Logic Levels:           0  
  Clock Path Skew:        0.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.750ns
    Clock Pessimism Removal (CPR):    0.219ns
  Clock Net Delay (Source):      1.568ns (routing 0.423ns, distribution 1.145ns)
  Clock Net Delay (Destination): 1.794ns (routing 0.467ns, distribution 1.327ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     0.157    RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.182 r  RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=13259, routed)       1.568     1.750    RFSoC_Main_blk_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/aclk
    SLICE_X26Y17         FDRE                                         r  RFSoC_Main_blk_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/gen_axi.s_axi_rid_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y17         FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.059     1.809 r  RFSoC_Main_blk_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/gen_axi.s_axi_rid_i_reg[0]/Q
                         net (fo=2, routed)           0.070     1.879    RFSoC_Main_blk_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[10].reg_slice_mi/r.r_pipe/skid_buffer_reg[146]_0[0]
    SLICE_X26Y18         FDRE                                         r  RFSoC_Main_blk_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[10].reg_slice_mi/r.r_pipe/skid_buffer_reg[131]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=13259, routed)       1.794     2.020    RFSoC_Main_blk_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[10].reg_slice_mi/r.r_pipe/aclk
    SLICE_X26Y18         FDRE                                         r  RFSoC_Main_blk_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[10].reg_slice_mi/r.r_pipe/skid_buffer_reg[131]/C
                         clock pessimism             -0.219     1.801    
    SLICE_X26Y18         FDRE (Hold_CFF2_SLICEL_C_D)
                                                      0.062     1.863    RFSoC_Main_blk_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[10].reg_slice_mi/r.r_pipe/skid_buffer_reg[131]
  -------------------------------------------------------------------
                         required time                         -1.863    
                         arrival time                           1.879    
  -------------------------------------------------------------------
                         slack                                  0.016    

Slack (MET) :             0.017ns  (arrival time - required time)
  Source:                 RFSoC_Main_blk_i/usp_rf_data_converter_0/inst/RFSoC_Main_blk_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_disabled_adc1/FSM_onehot_por_sm_state_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RFSoC_Main_blk_i/usp_rf_data_converter_0/inst/RFSoC_Main_blk_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_disabled_adc1/status_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.079ns  (logic 0.039ns (49.367%)  route 0.040ns (50.633%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.404ns
    Source Clock Delay      (SCD):    1.240ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Net Delay (Source):      1.120ns (routing 0.252ns, distribution 0.868ns)
  Clock Net Delay (Destination): 1.257ns (routing 0.282ns, distribution 0.975ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.103     0.103    RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.120 r  RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=13259, routed)       1.120     1.240    RFSoC_Main_blk_i/usp_rf_data_converter_0/inst/RFSoC_Main_blk_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_disabled_adc1/s_axi_aclk
    SLICE_X117Y88        FDRE                                         r  RFSoC_Main_blk_i/usp_rf_data_converter_0/inst/RFSoC_Main_blk_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_disabled_adc1/FSM_onehot_por_sm_state_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X117Y88        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     1.279 r  RFSoC_Main_blk_i/usp_rf_data_converter_0/inst/RFSoC_Main_blk_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_disabled_adc1/FSM_onehot_por_sm_state_reg[11]/Q
                         net (fo=7, routed)           0.040     1.319    RFSoC_Main_blk_i/usp_rf_data_converter_0/inst/RFSoC_Main_blk_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_disabled_adc1/FSM_onehot_por_sm_state_reg_n_0_[11]
    SLICE_X117Y87        FDRE                                         r  RFSoC_Main_blk_i/usp_rf_data_converter_0/inst/RFSoC_Main_blk_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_disabled_adc1/status_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=13259, routed)       1.257     1.404    RFSoC_Main_blk_i/usp_rf_data_converter_0/inst/RFSoC_Main_blk_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_disabled_adc1/s_axi_aclk
    SLICE_X117Y87        FDRE                                         r  RFSoC_Main_blk_i/usp_rf_data_converter_0/inst/RFSoC_Main_blk_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_disabled_adc1/status_reg[3]/C
                         clock pessimism             -0.149     1.255    
    SLICE_X117Y87        FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.047     1.302    RFSoC_Main_blk_i/usp_rf_data_converter_0/inst/RFSoC_Main_blk_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_disabled_adc1/status_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.302    
                         arrival time                           1.319    
  -------------------------------------------------------------------
                         slack                                  0.017    

Slack (MET) :             0.018ns  (arrival time - required time)
  Source:                 RFSoC_Main_blk_i/DAC_Controller_6/inst/axi2fifo_0/s_axi_rid_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RFSoC_Main_blk_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[8].reg_slice_mi/r.r_pipe/skid_buffer_reg[145]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.187ns  (logic 0.058ns (31.016%)  route 0.129ns (68.984%))
  Logic Levels:           0  
  Clock Path Skew:        0.107ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.758ns
    Clock Pessimism Removal (CPR):    0.170ns
  Clock Net Delay (Source):      1.576ns (routing 0.423ns, distribution 1.153ns)
  Clock Net Delay (Destination): 1.809ns (routing 0.467ns, distribution 1.342ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     0.157    RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.182 r  RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=13259, routed)       1.576     1.758    RFSoC_Main_blk_i/DAC_Controller_6/inst/axi2fifo_0/s_axi_aclk
    SLICE_X26Y8          FDRE                                         r  RFSoC_Main_blk_i/DAC_Controller_6/inst/axi2fifo_0/s_axi_rid_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y8          FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.058     1.816 r  RFSoC_Main_blk_i/DAC_Controller_6/inst/axi2fifo_0/s_axi_rid_reg[14]/Q
                         net (fo=2, routed)           0.129     1.945    RFSoC_Main_blk_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[8].reg_slice_mi/r.r_pipe/m_axi_rid[14]
    SLICE_X28Y8          FDRE                                         r  RFSoC_Main_blk_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[8].reg_slice_mi/r.r_pipe/skid_buffer_reg[145]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=13259, routed)       1.809     2.035    RFSoC_Main_blk_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[8].reg_slice_mi/r.r_pipe/aclk
    SLICE_X28Y8          FDRE                                         r  RFSoC_Main_blk_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[8].reg_slice_mi/r.r_pipe/skid_buffer_reg[145]/C
                         clock pessimism             -0.170     1.865    
    SLICE_X28Y8          FDRE (Hold_CFF2_SLICEM_C_D)
                                                      0.062     1.927    RFSoC_Main_blk_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[8].reg_slice_mi/r.r_pipe/skid_buffer_reg[145]
  -------------------------------------------------------------------
                         required time                         -1.927    
                         arrival time                           1.945    
  -------------------------------------------------------------------
                         slack                                  0.018    

Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 RFSoC_Main_blk_i/DAC_Controller_5/inst/rto_core_0/fifo_output_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RFSoC_Main_blk_i/DAC_Controller_5/inst/dds_controller_0/GPO_Core_50/gpo_out_buffer_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.072ns  (logic 0.039ns (54.167%)  route 0.033ns (45.833%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.182ns
    Source Clock Delay      (SCD):    1.036ns
    Clock Pessimism Removal (CPR):    0.140ns
  Clock Net Delay (Source):      0.916ns (routing 0.252ns, distribution 0.664ns)
  Clock Net Delay (Destination): 1.035ns (routing 0.282ns, distribution 0.753ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.103     0.103    RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.120 r  RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=13259, routed)       0.916     1.036    RFSoC_Main_blk_i/DAC_Controller_5/inst/rto_core_0/s_axi_aclk
    SLICE_X44Y98         FDRE                                         r  RFSoC_Main_blk_i/DAC_Controller_5/inst/rto_core_0/fifo_output_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y98         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     1.075 r  RFSoC_Main_blk_i/DAC_Controller_5/inst/rto_core_0/fifo_output_reg[15]/Q
                         net (fo=1, routed)           0.033     1.108    RFSoC_Main_blk_i/DAC_Controller_5/inst/dds_controller_0/GPO_Core_50/Q[15]
    SLICE_X44Y98         FDRE                                         r  RFSoC_Main_blk_i/DAC_Controller_5/inst/dds_controller_0/GPO_Core_50/gpo_out_buffer_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=13259, routed)       1.035     1.182    RFSoC_Main_blk_i/DAC_Controller_5/inst/dds_controller_0/GPO_Core_50/s_axi_aclk
    SLICE_X44Y98         FDRE                                         r  RFSoC_Main_blk_i/DAC_Controller_5/inst/dds_controller_0/GPO_Core_50/gpo_out_buffer_reg[15]/C
                         clock pessimism             -0.140     1.042    
    SLICE_X44Y98         FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.047     1.089    RFSoC_Main_blk_i/DAC_Controller_5/inst/dds_controller_0/GPO_Core_50/gpo_out_buffer_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.089    
                         arrival time                           1.108    
  -------------------------------------------------------------------
                         slack                                  0.019    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_pl_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0] }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location    Pin
Min Period        n/a     HSADC/DCLK        n/a            4.000         10.000      6.000      HSADC_X0Y0  RFSoC_Main_blk_i/usp_rf_data_converter_0/inst/RFSoC_Main_blk_usp_rf_data_converter_0_0_rf_wrapper_i/rx0_u_adc/DCLK
Min Period        n/a     HSADC/DCLK        n/a            4.000         10.000      6.000      HSADC_X0Y1  RFSoC_Main_blk_i/usp_rf_data_converter_0/inst/RFSoC_Main_blk_usp_rf_data_converter_0_0_rf_wrapper_i/rx1_u_adc/DCLK
Min Period        n/a     HSADC/DCLK        n/a            4.000         10.000      6.000      HSADC_X0Y2  RFSoC_Main_blk_i/usp_rf_data_converter_0/inst/RFSoC_Main_blk_usp_rf_data_converter_0_0_rf_wrapper_i/rx2_u_adc/DCLK
Min Period        n/a     HSADC/DCLK        n/a            4.000         10.000      6.000      HSADC_X0Y3  RFSoC_Main_blk_i/usp_rf_data_converter_0/inst/RFSoC_Main_blk_usp_rf_data_converter_0_0_rf_wrapper_i/rx3_u_adc/DCLK
Min Period        n/a     HSDAC/DCLK        n/a            4.000         10.000      6.000      HSDAC_X0Y0  RFSoC_Main_blk_i/usp_rf_data_converter_0/inst/RFSoC_Main_blk_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/DCLK
Min Period        n/a     HSDAC/DCLK        n/a            4.000         10.000      6.000      HSDAC_X0Y1  RFSoC_Main_blk_i/usp_rf_data_converter_0/inst/RFSoC_Main_blk_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/DCLK
Min Period        n/a     PS8/MAXIGP0ACLK   n/a            3.000         10.000      7.000      PS8_X0Y0    RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
Min Period        n/a     HSADC/PLL_MONCLK  n/a            2.500         10.000      7.500      HSADC_X0Y0  RFSoC_Main_blk_i/usp_rf_data_converter_0/inst/RFSoC_Main_blk_usp_rf_data_converter_0_0_rf_wrapper_i/rx0_u_adc/PLL_MONCLK
Min Period        n/a     HSADC/PLL_MONCLK  n/a            2.500         10.000      7.500      HSADC_X0Y1  RFSoC_Main_blk_i/usp_rf_data_converter_0/inst/RFSoC_Main_blk_usp_rf_data_converter_0_0_rf_wrapper_i/rx1_u_adc/PLL_MONCLK
Min Period        n/a     HSADC/PLL_MONCLK  n/a            2.500         10.000      7.500      HSADC_X0Y2  RFSoC_Main_blk_i/usp_rf_data_converter_0/inst/RFSoC_Main_blk_usp_rf_data_converter_0_0_rf_wrapper_i/rx2_u_adc/PLL_MONCLK
Low Pulse Width   Fast    HSADC/DCLK        n/a            1.600         5.000       3.400      HSADC_X0Y0  RFSoC_Main_blk_i/usp_rf_data_converter_0/inst/RFSoC_Main_blk_usp_rf_data_converter_0_0_rf_wrapper_i/rx0_u_adc/DCLK
Low Pulse Width   Fast    HSADC/DCLK        n/a            1.600         5.000       3.400      HSADC_X0Y1  RFSoC_Main_blk_i/usp_rf_data_converter_0/inst/RFSoC_Main_blk_usp_rf_data_converter_0_0_rf_wrapper_i/rx1_u_adc/DCLK
Low Pulse Width   Fast    HSADC/DCLK        n/a            1.600         5.000       3.400      HSADC_X0Y2  RFSoC_Main_blk_i/usp_rf_data_converter_0/inst/RFSoC_Main_blk_usp_rf_data_converter_0_0_rf_wrapper_i/rx2_u_adc/DCLK
Low Pulse Width   Fast    HSDAC/DCLK        n/a            1.600         5.000       3.400      HSDAC_X0Y0  RFSoC_Main_blk_i/usp_rf_data_converter_0/inst/RFSoC_Main_blk_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/DCLK
Low Pulse Width   Slow    HSADC/DCLK        n/a            1.600         5.000       3.400      HSADC_X0Y0  RFSoC_Main_blk_i/usp_rf_data_converter_0/inst/RFSoC_Main_blk_usp_rf_data_converter_0_0_rf_wrapper_i/rx0_u_adc/DCLK
Low Pulse Width   Slow    HSADC/DCLK        n/a            1.600         5.000       3.400      HSADC_X0Y1  RFSoC_Main_blk_i/usp_rf_data_converter_0/inst/RFSoC_Main_blk_usp_rf_data_converter_0_0_rf_wrapper_i/rx1_u_adc/DCLK
Low Pulse Width   Slow    HSADC/DCLK        n/a            1.600         5.000       3.400      HSADC_X0Y2  RFSoC_Main_blk_i/usp_rf_data_converter_0/inst/RFSoC_Main_blk_usp_rf_data_converter_0_0_rf_wrapper_i/rx2_u_adc/DCLK
Low Pulse Width   Slow    HSADC/DCLK        n/a            1.600         5.000       3.400      HSADC_X0Y3  RFSoC_Main_blk_i/usp_rf_data_converter_0/inst/RFSoC_Main_blk_usp_rf_data_converter_0_0_rf_wrapper_i/rx3_u_adc/DCLK
Low Pulse Width   Fast    HSADC/DCLK        n/a            1.600         5.000       3.400      HSADC_X0Y3  RFSoC_Main_blk_i/usp_rf_data_converter_0/inst/RFSoC_Main_blk_usp_rf_data_converter_0_0_rf_wrapper_i/rx3_u_adc/DCLK
Low Pulse Width   Slow    HSDAC/DCLK        n/a            1.600         5.000       3.400      HSDAC_X0Y0  RFSoC_Main_blk_i/usp_rf_data_converter_0/inst/RFSoC_Main_blk_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/DCLK
High Pulse Width  Slow    HSDAC/DCLK        n/a            1.600         5.000       3.400      HSDAC_X0Y1  RFSoC_Main_blk_i/usp_rf_data_converter_0/inst/RFSoC_Main_blk_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/DCLK
High Pulse Width  Slow    HSADC/DCLK        n/a            1.600         5.000       3.400      HSADC_X0Y0  RFSoC_Main_blk_i/usp_rf_data_converter_0/inst/RFSoC_Main_blk_usp_rf_data_converter_0_0_rf_wrapper_i/rx0_u_adc/DCLK
High Pulse Width  Fast    HSADC/DCLK        n/a            1.600         5.000       3.400      HSADC_X0Y0  RFSoC_Main_blk_i/usp_rf_data_converter_0/inst/RFSoC_Main_blk_usp_rf_data_converter_0_0_rf_wrapper_i/rx0_u_adc/DCLK
High Pulse Width  Slow    HSADC/DCLK        n/a            1.600         5.000       3.400      HSADC_X0Y1  RFSoC_Main_blk_i/usp_rf_data_converter_0/inst/RFSoC_Main_blk_usp_rf_data_converter_0_0_rf_wrapper_i/rx1_u_adc/DCLK
High Pulse Width  Fast    HSADC/DCLK        n/a            1.600         5.000       3.400      HSADC_X0Y1  RFSoC_Main_blk_i/usp_rf_data_converter_0/inst/RFSoC_Main_blk_usp_rf_data_converter_0_0_rf_wrapper_i/rx1_u_adc/DCLK
High Pulse Width  Slow    HSADC/DCLK        n/a            1.600         5.000       3.400      HSADC_X0Y2  RFSoC_Main_blk_i/usp_rf_data_converter_0/inst/RFSoC_Main_blk_usp_rf_data_converter_0_0_rf_wrapper_i/rx2_u_adc/DCLK
High Pulse Width  Fast    HSADC/DCLK        n/a            1.600         5.000       3.400      HSADC_X0Y2  RFSoC_Main_blk_i/usp_rf_data_converter_0/inst/RFSoC_Main_blk_usp_rf_data_converter_0_0_rf_wrapper_i/rx2_u_adc/DCLK
High Pulse Width  Slow    HSADC/DCLK        n/a            1.600         5.000       3.400      HSADC_X0Y3  RFSoC_Main_blk_i/usp_rf_data_converter_0/inst/RFSoC_Main_blk_usp_rf_data_converter_0_0_rf_wrapper_i/rx3_u_adc/DCLK
High Pulse Width  Slow    HSDAC/DCLK        n/a            1.600         5.000       3.400      HSDAC_X0Y0  RFSoC_Main_blk_i/usp_rf_data_converter_0/inst/RFSoC_Main_blk_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/DCLK
High Pulse Width  Fast    HSDAC/DCLK        n/a            1.600         5.000       3.400      HSDAC_X0Y0  RFSoC_Main_blk_i/usp_rf_data_converter_0/inst/RFSoC_Main_blk_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/DCLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_pl_0
  To Clock:  clk_pl_0

Setup :            0  Failing Endpoints,  Worst Slack        8.721ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.169ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.721ns  (required time - arrival time)
  Source:                 RFSoC_Main_blk_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RFSoC_Main_blk_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.019ns  (logic 0.231ns (22.669%)  route 0.788ns (77.331%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.740ns = ( 11.740 - 10.000 ) 
    Source Clock Delay      (SCD):    1.975ns
    Clock Pessimism Removal (CPR):    0.171ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.749ns (routing 0.467ns, distribution 1.282ns)
  Clock Net Delay (Destination): 1.558ns (routing 0.423ns, distribution 1.135ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=13259, routed)       1.749     1.975    RFSoC_Main_blk_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X31Y30         FDRE                                         r  RFSoC_Main_blk_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y30         FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079     2.054 f  RFSoC_Main_blk_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.214     2.268    RFSoC_Main_blk_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X31Y30         LUT3 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.152     2.420 f  RFSoC_Main_blk_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.574     2.994    RFSoC_Main_blk_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]_1
    SLICE_X28Y30         FDCE                                         f  RFSoC_Main_blk_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157    10.157    RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.182 r  RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=13259, routed)       1.558    11.740    RFSoC_Main_blk_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X28Y30         FDCE                                         r  RFSoC_Main_blk_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/C
                         clock pessimism              0.171    11.911    
                         clock uncertainty           -0.130    11.781    
    SLICE_X28Y30         FDCE (Recov_DFF_SLICEM_C_CLR)
                                                     -0.066    11.715    RFSoC_Main_blk_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                         11.715    
                         arrival time                          -2.994    
  -------------------------------------------------------------------
                         slack                                  8.721    

Slack (MET) :             8.721ns  (required time - arrival time)
  Source:                 RFSoC_Main_blk_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RFSoC_Main_blk_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.019ns  (logic 0.231ns (22.669%)  route 0.788ns (77.331%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.740ns = ( 11.740 - 10.000 ) 
    Source Clock Delay      (SCD):    1.975ns
    Clock Pessimism Removal (CPR):    0.171ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.749ns (routing 0.467ns, distribution 1.282ns)
  Clock Net Delay (Destination): 1.558ns (routing 0.423ns, distribution 1.135ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=13259, routed)       1.749     1.975    RFSoC_Main_blk_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X31Y30         FDRE                                         r  RFSoC_Main_blk_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y30         FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079     2.054 f  RFSoC_Main_blk_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.214     2.268    RFSoC_Main_blk_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X31Y30         LUT3 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.152     2.420 f  RFSoC_Main_blk_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.574     2.994    RFSoC_Main_blk_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]_1
    SLICE_X28Y30         FDCE                                         f  RFSoC_Main_blk_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157    10.157    RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.182 r  RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=13259, routed)       1.558    11.740    RFSoC_Main_blk_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X28Y30         FDCE                                         r  RFSoC_Main_blk_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/C
                         clock pessimism              0.171    11.911    
                         clock uncertainty           -0.130    11.781    
    SLICE_X28Y30         FDCE (Recov_DFF2_SLICEM_C_CLR)
                                                     -0.066    11.715    RFSoC_Main_blk_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                         11.715    
                         arrival time                          -2.994    
  -------------------------------------------------------------------
                         slack                                  8.721    

Slack (MET) :             8.721ns  (required time - arrival time)
  Source:                 RFSoC_Main_blk_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RFSoC_Main_blk_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.019ns  (logic 0.231ns (22.669%)  route 0.788ns (77.331%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.740ns = ( 11.740 - 10.000 ) 
    Source Clock Delay      (SCD):    1.975ns
    Clock Pessimism Removal (CPR):    0.171ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.749ns (routing 0.467ns, distribution 1.282ns)
  Clock Net Delay (Destination): 1.558ns (routing 0.423ns, distribution 1.135ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=13259, routed)       1.749     1.975    RFSoC_Main_blk_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X31Y30         FDRE                                         r  RFSoC_Main_blk_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y30         FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079     2.054 f  RFSoC_Main_blk_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.214     2.268    RFSoC_Main_blk_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X31Y30         LUT3 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.152     2.420 f  RFSoC_Main_blk_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.574     2.994    RFSoC_Main_blk_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]_1
    SLICE_X28Y30         FDCE                                         f  RFSoC_Main_blk_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157    10.157    RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.182 r  RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=13259, routed)       1.558    11.740    RFSoC_Main_blk_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X28Y30         FDCE                                         r  RFSoC_Main_blk_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/C
                         clock pessimism              0.171    11.911    
                         clock uncertainty           -0.130    11.781    
    SLICE_X28Y30         FDCE (Recov_CFF_SLICEM_C_CLR)
                                                     -0.066    11.715    RFSoC_Main_blk_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                         11.715    
                         arrival time                          -2.994    
  -------------------------------------------------------------------
                         slack                                  8.721    

Slack (MET) :             8.721ns  (required time - arrival time)
  Source:                 RFSoC_Main_blk_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RFSoC_Main_blk_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.019ns  (logic 0.231ns (22.669%)  route 0.788ns (77.331%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.740ns = ( 11.740 - 10.000 ) 
    Source Clock Delay      (SCD):    1.975ns
    Clock Pessimism Removal (CPR):    0.171ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.749ns (routing 0.467ns, distribution 1.282ns)
  Clock Net Delay (Destination): 1.558ns (routing 0.423ns, distribution 1.135ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=13259, routed)       1.749     1.975    RFSoC_Main_blk_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X31Y30         FDRE                                         r  RFSoC_Main_blk_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y30         FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079     2.054 f  RFSoC_Main_blk_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.214     2.268    RFSoC_Main_blk_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X31Y30         LUT3 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.152     2.420 f  RFSoC_Main_blk_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.574     2.994    RFSoC_Main_blk_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]_1
    SLICE_X28Y30         FDCE                                         f  RFSoC_Main_blk_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157    10.157    RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.182 r  RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=13259, routed)       1.558    11.740    RFSoC_Main_blk_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X28Y30         FDCE                                         r  RFSoC_Main_blk_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]/C
                         clock pessimism              0.171    11.911    
                         clock uncertainty           -0.130    11.781    
    SLICE_X28Y30         FDCE (Recov_CFF2_SLICEM_C_CLR)
                                                     -0.066    11.715    RFSoC_Main_blk_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]
  -------------------------------------------------------------------
                         required time                         11.715    
                         arrival time                          -2.994    
  -------------------------------------------------------------------
                         slack                                  8.721    

Slack (MET) :             8.723ns  (required time - arrival time)
  Source:                 RFSoC_Main_blk_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RFSoC_Main_blk_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.016ns  (logic 0.231ns (22.736%)  route 0.785ns (77.264%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.739ns = ( 11.739 - 10.000 ) 
    Source Clock Delay      (SCD):    1.975ns
    Clock Pessimism Removal (CPR):    0.171ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.749ns (routing 0.467ns, distribution 1.282ns)
  Clock Net Delay (Destination): 1.557ns (routing 0.423ns, distribution 1.134ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=13259, routed)       1.749     1.975    RFSoC_Main_blk_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X31Y30         FDRE                                         r  RFSoC_Main_blk_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y30         FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079     2.054 f  RFSoC_Main_blk_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.214     2.268    RFSoC_Main_blk_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X31Y30         LUT3 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.152     2.420 f  RFSoC_Main_blk_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.571     2.991    RFSoC_Main_blk_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]_1
    SLICE_X28Y30         FDCE                                         f  RFSoC_Main_blk_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157    10.157    RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.182 r  RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=13259, routed)       1.557    11.739    RFSoC_Main_blk_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X28Y30         FDCE                                         r  RFSoC_Main_blk_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/C
                         clock pessimism              0.171    11.910    
                         clock uncertainty           -0.130    11.780    
    SLICE_X28Y30         FDCE (Recov_EFF_SLICEM_C_CLR)
                                                     -0.066    11.714    RFSoC_Main_blk_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         11.714    
                         arrival time                          -2.991    
  -------------------------------------------------------------------
                         slack                                  8.723    

Slack (MET) :             8.723ns  (required time - arrival time)
  Source:                 RFSoC_Main_blk_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RFSoC_Main_blk_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.016ns  (logic 0.231ns (22.736%)  route 0.785ns (77.264%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.739ns = ( 11.739 - 10.000 ) 
    Source Clock Delay      (SCD):    1.975ns
    Clock Pessimism Removal (CPR):    0.171ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.749ns (routing 0.467ns, distribution 1.282ns)
  Clock Net Delay (Destination): 1.557ns (routing 0.423ns, distribution 1.134ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=13259, routed)       1.749     1.975    RFSoC_Main_blk_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X31Y30         FDRE                                         r  RFSoC_Main_blk_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y30         FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079     2.054 f  RFSoC_Main_blk_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.214     2.268    RFSoC_Main_blk_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X31Y30         LUT3 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.152     2.420 f  RFSoC_Main_blk_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.571     2.991    RFSoC_Main_blk_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]_1
    SLICE_X28Y30         FDCE                                         f  RFSoC_Main_blk_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157    10.157    RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.182 r  RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=13259, routed)       1.557    11.739    RFSoC_Main_blk_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X28Y30         FDCE                                         r  RFSoC_Main_blk_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/C
                         clock pessimism              0.171    11.910    
                         clock uncertainty           -0.130    11.780    
    SLICE_X28Y30         FDCE (Recov_EFF2_SLICEM_C_CLR)
                                                     -0.066    11.714    RFSoC_Main_blk_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         11.714    
                         arrival time                          -2.991    
  -------------------------------------------------------------------
                         slack                                  8.723    

Slack (MET) :             8.723ns  (required time - arrival time)
  Source:                 RFSoC_Main_blk_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RFSoC_Main_blk_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.016ns  (logic 0.231ns (22.736%)  route 0.785ns (77.264%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.739ns = ( 11.739 - 10.000 ) 
    Source Clock Delay      (SCD):    1.975ns
    Clock Pessimism Removal (CPR):    0.171ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.749ns (routing 0.467ns, distribution 1.282ns)
  Clock Net Delay (Destination): 1.557ns (routing 0.423ns, distribution 1.134ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=13259, routed)       1.749     1.975    RFSoC_Main_blk_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X31Y30         FDRE                                         r  RFSoC_Main_blk_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y30         FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079     2.054 f  RFSoC_Main_blk_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.214     2.268    RFSoC_Main_blk_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X31Y30         LUT3 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.152     2.420 f  RFSoC_Main_blk_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.571     2.991    RFSoC_Main_blk_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]_1
    SLICE_X28Y30         FDCE                                         f  RFSoC_Main_blk_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157    10.157    RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.182 r  RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=13259, routed)       1.557    11.739    RFSoC_Main_blk_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X28Y30         FDCE                                         r  RFSoC_Main_blk_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/C
                         clock pessimism              0.171    11.910    
                         clock uncertainty           -0.130    11.780    
    SLICE_X28Y30         FDCE (Recov_FFF_SLICEM_C_CLR)
                                                     -0.066    11.714    RFSoC_Main_blk_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         11.714    
                         arrival time                          -2.991    
  -------------------------------------------------------------------
                         slack                                  8.723    

Slack (MET) :             8.723ns  (required time - arrival time)
  Source:                 RFSoC_Main_blk_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RFSoC_Main_blk_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.016ns  (logic 0.231ns (22.736%)  route 0.785ns (77.264%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.739ns = ( 11.739 - 10.000 ) 
    Source Clock Delay      (SCD):    1.975ns
    Clock Pessimism Removal (CPR):    0.171ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.749ns (routing 0.467ns, distribution 1.282ns)
  Clock Net Delay (Destination): 1.557ns (routing 0.423ns, distribution 1.134ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=13259, routed)       1.749     1.975    RFSoC_Main_blk_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X31Y30         FDRE                                         r  RFSoC_Main_blk_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y30         FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079     2.054 f  RFSoC_Main_blk_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.214     2.268    RFSoC_Main_blk_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X31Y30         LUT3 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.152     2.420 f  RFSoC_Main_blk_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.571     2.991    RFSoC_Main_blk_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]_1
    SLICE_X28Y30         FDCE                                         f  RFSoC_Main_blk_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157    10.157    RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.182 r  RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=13259, routed)       1.557    11.739    RFSoC_Main_blk_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X28Y30         FDCE                                         r  RFSoC_Main_blk_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/C
                         clock pessimism              0.171    11.910    
                         clock uncertainty           -0.130    11.780    
    SLICE_X28Y30         FDCE (Recov_FFF2_SLICEM_C_CLR)
                                                     -0.066    11.714    RFSoC_Main_blk_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]
  -------------------------------------------------------------------
                         required time                         11.714    
                         arrival time                          -2.991    
  -------------------------------------------------------------------
                         slack                                  8.723    

Slack (MET) :             8.732ns  (required time - arrival time)
  Source:                 RFSoC_Main_blk_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RFSoC_Main_blk_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/PRE
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.004ns  (logic 0.231ns (23.008%)  route 0.773ns (76.992%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.736ns = ( 11.736 - 10.000 ) 
    Source Clock Delay      (SCD):    1.975ns
    Clock Pessimism Removal (CPR):    0.171ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.749ns (routing 0.467ns, distribution 1.282ns)
  Clock Net Delay (Destination): 1.554ns (routing 0.423ns, distribution 1.131ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=13259, routed)       1.749     1.975    RFSoC_Main_blk_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X31Y30         FDRE                                         r  RFSoC_Main_blk_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y30         FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079     2.054 f  RFSoC_Main_blk_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.214     2.268    RFSoC_Main_blk_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X31Y30         LUT3 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.152     2.420 f  RFSoC_Main_blk_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.559     2.979    RFSoC_Main_blk_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X29Y30         FDPE                                         f  RFSoC_Main_blk_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157    10.157    RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.182 r  RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=13259, routed)       1.554    11.736    RFSoC_Main_blk_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X29Y30         FDPE                                         r  RFSoC_Main_blk_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/C
                         clock pessimism              0.171    11.907    
                         clock uncertainty           -0.130    11.777    
    SLICE_X29Y30         FDPE (Recov_CFF2_SLICEL_C_PRE)
                                                     -0.066    11.711    RFSoC_Main_blk_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                         11.711    
                         arrival time                          -2.979    
  -------------------------------------------------------------------
                         slack                                  8.732    

Slack (MET) :             8.732ns  (required time - arrival time)
  Source:                 RFSoC_Main_blk_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RFSoC_Main_blk_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.004ns  (logic 0.231ns (23.008%)  route 0.773ns (76.992%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.736ns = ( 11.736 - 10.000 ) 
    Source Clock Delay      (SCD):    1.975ns
    Clock Pessimism Removal (CPR):    0.171ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.749ns (routing 0.467ns, distribution 1.282ns)
  Clock Net Delay (Destination): 1.554ns (routing 0.423ns, distribution 1.131ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=13259, routed)       1.749     1.975    RFSoC_Main_blk_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X31Y30         FDRE                                         r  RFSoC_Main_blk_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y30         FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079     2.054 f  RFSoC_Main_blk_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.214     2.268    RFSoC_Main_blk_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X31Y30         LUT3 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.152     2.420 f  RFSoC_Main_blk_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.559     2.979    RFSoC_Main_blk_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X29Y30         FDCE                                         f  RFSoC_Main_blk_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157    10.157    RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.182 r  RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=13259, routed)       1.554    11.736    RFSoC_Main_blk_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X29Y30         FDCE                                         r  RFSoC_Main_blk_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/C
                         clock pessimism              0.171    11.907    
                         clock uncertainty           -0.130    11.777    
    SLICE_X29Y30         FDCE (Recov_BFF2_SLICEL_C_CLR)
                                                     -0.066    11.711    RFSoC_Main_blk_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                         11.711    
                         arrival time                          -2.979    
  -------------------------------------------------------------------
                         slack                                  8.732    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 RFSoC_Main_blk_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RFSoC_Main_blk_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.200ns  (logic 0.054ns (27.000%)  route 0.146ns (73.000%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.241ns
    Source Clock Delay      (SCD):    1.085ns
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Net Delay (Source):      0.965ns (routing 0.252ns, distribution 0.713ns)
  Clock Net Delay (Destination): 1.094ns (routing 0.282ns, distribution 0.812ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.103     0.103    RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.120 r  RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=13259, routed)       0.965     1.085    RFSoC_Main_blk_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X33Y35         FDRE                                         r  RFSoC_Main_blk_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y35         FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.040     1.125 f  RFSoC_Main_blk_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.049     1.174    RFSoC_Main_blk_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X33Y36         LUT3 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.014     1.188 f  RFSoC_Main_blk_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.097     1.285    RFSoC_Main_blk_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X34Y36         FDCE                                         f  RFSoC_Main_blk_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=13259, routed)       1.094     1.241    RFSoC_Main_blk_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X34Y36         FDCE                                         r  RFSoC_Main_blk_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/C
                         clock pessimism             -0.105     1.136    
    SLICE_X34Y36         FDCE (Remov_BFF2_SLICEM_C_CLR)
                                                     -0.020     1.116    RFSoC_Main_blk_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg
  -------------------------------------------------------------------
                         required time                         -1.116    
                         arrival time                           1.285    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 RFSoC_Main_blk_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RFSoC_Main_blk_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/PRE
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.062ns (25.833%)  route 0.178ns (74.167%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.253ns
    Source Clock Delay      (SCD):    1.103ns
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Net Delay (Source):      0.983ns (routing 0.252ns, distribution 0.731ns)
  Clock Net Delay (Destination): 1.106ns (routing 0.282ns, distribution 0.824ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.103     0.103    RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.120 r  RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=13259, routed)       0.983     1.103    RFSoC_Main_blk_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X29Y49         FDPE                                         r  RFSoC_Main_blk_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y49         FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     1.143 f  RFSoC_Main_blk_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.068     1.211    RFSoC_Main_blk_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X29Y49         LUT3 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.022     1.233 f  RFSoC_Main_blk_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.110     1.343    RFSoC_Main_blk_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X30Y49         FDPE                                         f  RFSoC_Main_blk_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=13259, routed)       1.106     1.253    RFSoC_Main_blk_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X30Y49         FDPE                                         r  RFSoC_Main_blk_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/C
                         clock pessimism             -0.105     1.148    
    SLICE_X30Y49         FDPE (Remov_AFF_SLICEM_C_PRE)
                                                     -0.020     1.128    RFSoC_Main_blk_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -1.128    
                         arrival time                           1.343    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 RFSoC_Main_blk_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RFSoC_Main_blk_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/PRE
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.062ns (25.833%)  route 0.178ns (74.167%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.253ns
    Source Clock Delay      (SCD):    1.103ns
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Net Delay (Source):      0.983ns (routing 0.252ns, distribution 0.731ns)
  Clock Net Delay (Destination): 1.106ns (routing 0.282ns, distribution 0.824ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.103     0.103    RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.120 r  RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=13259, routed)       0.983     1.103    RFSoC_Main_blk_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X29Y49         FDPE                                         r  RFSoC_Main_blk_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y49         FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     1.143 f  RFSoC_Main_blk_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.068     1.211    RFSoC_Main_blk_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X29Y49         LUT3 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.022     1.233 f  RFSoC_Main_blk_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.110     1.343    RFSoC_Main_blk_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X30Y49         FDPE                                         f  RFSoC_Main_blk_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=13259, routed)       1.106     1.253    RFSoC_Main_blk_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X30Y49         FDPE                                         r  RFSoC_Main_blk_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/C
                         clock pessimism             -0.105     1.148    
    SLICE_X30Y49         FDPE (Remov_AFF2_SLICEM_C_PRE)
                                                     -0.020     1.128    RFSoC_Main_blk_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg
  -------------------------------------------------------------------
                         required time                         -1.128    
                         arrival time                           1.343    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 RFSoC_Main_blk_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RFSoC_Main_blk_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/PRE
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.062ns (25.833%)  route 0.178ns (74.167%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.253ns
    Source Clock Delay      (SCD):    1.103ns
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Net Delay (Source):      0.983ns (routing 0.252ns, distribution 0.731ns)
  Clock Net Delay (Destination): 1.106ns (routing 0.282ns, distribution 0.824ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.103     0.103    RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.120 r  RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=13259, routed)       0.983     1.103    RFSoC_Main_blk_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X29Y49         FDPE                                         r  RFSoC_Main_blk_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y49         FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     1.143 f  RFSoC_Main_blk_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.068     1.211    RFSoC_Main_blk_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X29Y49         LUT3 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.022     1.233 f  RFSoC_Main_blk_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.110     1.343    RFSoC_Main_blk_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg_1
    SLICE_X30Y49         FDPE                                         f  RFSoC_Main_blk_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=13259, routed)       1.106     1.253    RFSoC_Main_blk_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/clk
    SLICE_X30Y49         FDPE                                         r  RFSoC_Main_blk_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/C
                         clock pessimism             -0.105     1.148    
    SLICE_X30Y49         FDPE (Remov_BFF_SLICEM_C_PRE)
                                                     -0.020     1.128    RFSoC_Main_blk_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -1.128    
                         arrival time                           1.343    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 RFSoC_Main_blk_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RFSoC_Main_blk_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/PRE
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.062ns (25.833%)  route 0.178ns (74.167%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.253ns
    Source Clock Delay      (SCD):    1.103ns
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Net Delay (Source):      0.983ns (routing 0.252ns, distribution 0.731ns)
  Clock Net Delay (Destination): 1.106ns (routing 0.282ns, distribution 0.824ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.103     0.103    RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.120 r  RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=13259, routed)       0.983     1.103    RFSoC_Main_blk_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X29Y49         FDPE                                         r  RFSoC_Main_blk_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y49         FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     1.143 f  RFSoC_Main_blk_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.068     1.211    RFSoC_Main_blk_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X29Y49         LUT3 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.022     1.233 f  RFSoC_Main_blk_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.110     1.343    RFSoC_Main_blk_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg_1
    SLICE_X30Y49         FDPE                                         f  RFSoC_Main_blk_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=13259, routed)       1.106     1.253    RFSoC_Main_blk_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/clk
    SLICE_X30Y49         FDPE                                         r  RFSoC_Main_blk_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/C
                         clock pessimism             -0.105     1.148    
    SLICE_X30Y49         FDPE (Remov_BFF2_SLICEM_C_PRE)
                                                     -0.020     1.128    RFSoC_Main_blk_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg
  -------------------------------------------------------------------
                         required time                         -1.128    
                         arrival time                           1.343    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 RFSoC_Main_blk_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RFSoC_Main_blk_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/PRE
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.239ns  (logic 0.062ns (25.941%)  route 0.177ns (74.059%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.251ns
    Source Clock Delay      (SCD):    1.103ns
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Net Delay (Source):      0.983ns (routing 0.252ns, distribution 0.731ns)
  Clock Net Delay (Destination): 1.104ns (routing 0.282ns, distribution 0.822ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.103     0.103    RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.120 r  RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=13259, routed)       0.983     1.103    RFSoC_Main_blk_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X29Y49         FDPE                                         r  RFSoC_Main_blk_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y49         FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     1.143 f  RFSoC_Main_blk_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.068     1.211    RFSoC_Main_blk_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X29Y49         LUT3 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.022     1.233 f  RFSoC_Main_blk_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.109     1.342    RFSoC_Main_blk_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X30Y49         FDPE                                         f  RFSoC_Main_blk_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=13259, routed)       1.104     1.251    RFSoC_Main_blk_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X30Y49         FDPE                                         r  RFSoC_Main_blk_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/C
                         clock pessimism             -0.105     1.146    
    SLICE_X30Y49         FDPE (Remov_EFF_SLICEM_C_PRE)
                                                     -0.020     1.126    RFSoC_Main_blk_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -1.126    
                         arrival time                           1.342    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 RFSoC_Main_blk_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RFSoC_Main_blk_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/PRE
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.239ns  (logic 0.062ns (25.941%)  route 0.177ns (74.059%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.251ns
    Source Clock Delay      (SCD):    1.103ns
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Net Delay (Source):      0.983ns (routing 0.252ns, distribution 0.731ns)
  Clock Net Delay (Destination): 1.104ns (routing 0.282ns, distribution 0.822ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.103     0.103    RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.120 r  RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=13259, routed)       0.983     1.103    RFSoC_Main_blk_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X29Y49         FDPE                                         r  RFSoC_Main_blk_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y49         FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     1.143 f  RFSoC_Main_blk_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.068     1.211    RFSoC_Main_blk_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X29Y49         LUT3 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.022     1.233 f  RFSoC_Main_blk_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.109     1.342    RFSoC_Main_blk_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X30Y49         FDPE                                         f  RFSoC_Main_blk_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=13259, routed)       1.104     1.251    RFSoC_Main_blk_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X30Y49         FDPE                                         r  RFSoC_Main_blk_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/C
                         clock pessimism             -0.105     1.146    
    SLICE_X30Y49         FDPE (Remov_HFF2_SLICEM_C_PRE)
                                                     -0.020     1.126    RFSoC_Main_blk_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg
  -------------------------------------------------------------------
                         required time                         -1.126    
                         arrival time                           1.342    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 RFSoC_Main_blk_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RFSoC_Main_blk_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/PRE
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.239ns  (logic 0.062ns (25.941%)  route 0.177ns (74.059%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.251ns
    Source Clock Delay      (SCD):    1.103ns
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Net Delay (Source):      0.983ns (routing 0.252ns, distribution 0.731ns)
  Clock Net Delay (Destination): 1.104ns (routing 0.282ns, distribution 0.822ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.103     0.103    RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.120 r  RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=13259, routed)       0.983     1.103    RFSoC_Main_blk_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X29Y49         FDPE                                         r  RFSoC_Main_blk_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y49         FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     1.143 f  RFSoC_Main_blk_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.068     1.211    RFSoC_Main_blk_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X29Y49         LUT3 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.022     1.233 f  RFSoC_Main_blk_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.109     1.342    RFSoC_Main_blk_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X30Y49         FDPE                                         f  RFSoC_Main_blk_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=13259, routed)       1.104     1.251    RFSoC_Main_blk_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X30Y49         FDPE                                         r  RFSoC_Main_blk_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/C
                         clock pessimism             -0.105     1.146    
    SLICE_X30Y49         FDPE (Remov_EFF2_SLICEM_C_PRE)
                                                     -0.020     1.126    RFSoC_Main_blk_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg
  -------------------------------------------------------------------
                         required time                         -1.126    
                         arrival time                           1.342    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 RFSoC_Main_blk_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RFSoC_Main_blk_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.239ns  (logic 0.062ns (25.941%)  route 0.177ns (74.059%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.251ns
    Source Clock Delay      (SCD):    1.103ns
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Net Delay (Source):      0.983ns (routing 0.252ns, distribution 0.731ns)
  Clock Net Delay (Destination): 1.104ns (routing 0.282ns, distribution 0.822ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.103     0.103    RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.120 r  RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=13259, routed)       0.983     1.103    RFSoC_Main_blk_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X29Y49         FDPE                                         r  RFSoC_Main_blk_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y49         FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     1.143 f  RFSoC_Main_blk_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.068     1.211    RFSoC_Main_blk_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X29Y49         LUT3 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.022     1.233 f  RFSoC_Main_blk_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.109     1.342    RFSoC_Main_blk_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X30Y49         FDCE                                         f  RFSoC_Main_blk_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=13259, routed)       1.104     1.251    RFSoC_Main_blk_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X30Y49         FDCE                                         r  RFSoC_Main_blk_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/C
                         clock pessimism             -0.105     1.146    
    SLICE_X30Y49         FDCE (Remov_GFF2_SLICEM_C_CLR)
                                                     -0.020     1.126    RFSoC_Main_blk_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg
  -------------------------------------------------------------------
                         required time                         -1.126    
                         arrival time                           1.342    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 RFSoC_Main_blk_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RFSoC_Main_blk_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.232ns  (logic 0.062ns (26.724%)  route 0.170ns (73.276%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.023ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.261ns
    Source Clock Delay      (SCD):    1.103ns
    Clock Pessimism Removal (CPR):    0.135ns
  Clock Net Delay (Source):      0.983ns (routing 0.252ns, distribution 0.731ns)
  Clock Net Delay (Destination): 1.114ns (routing 0.282ns, distribution 0.832ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.103     0.103    RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.120 r  RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=13259, routed)       0.983     1.103    RFSoC_Main_blk_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X29Y49         FDPE                                         r  RFSoC_Main_blk_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y49         FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     1.143 f  RFSoC_Main_blk_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.068     1.211    RFSoC_Main_blk_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X29Y49         LUT3 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.022     1.233 f  RFSoC_Main_blk_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.102     1.335    RFSoC_Main_blk_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]_1
    SLICE_X28Y50         FDCE                                         f  RFSoC_Main_blk_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=13259, routed)       1.114     1.261    RFSoC_Main_blk_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X28Y50         FDCE                                         r  RFSoC_Main_blk_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/C
                         clock pessimism             -0.135     1.126    
    SLICE_X28Y50         FDCE (Remov_EFF_SLICEM_C_CLR)
                                                     -0.020     1.106    RFSoC_Main_blk_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.106    
                         arrival time                           1.335    
  -------------------------------------------------------------------
                         slack                                  0.229    





