---------------------------------------------------------------------------
--
-- Automatically generated VHDL file for VHDL Synthesis.
-- DO NOT EDIT THIS FILE.
--
---------------------------------------------------------------------------


---------------------------------------------------------------------------
--
-- contents from F:/Ben/EEsof/FPGA/M9703/Workspace_201608/M9703/Lib_Subnet/cali_inter_cal_HLS/vhdl/InterFPGA_cali_UpFPGADataFIFO_real_V.vhd--
---------------------------------------------------------------------------

-- ==============================================================
-- File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
-- Version: 2014.4
-- Copyright (C) 2014 Xilinx Inc. All rights reserved.
-- 
-- ==============================================================

--
library ieee; 
use ieee.std_logic_1164.all; 
use ieee.std_logic_unsigned.all;

entity InterFPGA_cali_UpFPGADataFIFO_real_V_ram is 
    generic(
            mem_type    : string := "block"; 
            dwidth     : integer := 18; 
            awidth     : integer := 5; 
            mem_size    : integer := 32
    ); 
    port (
          addr0     : in std_logic_vector(awidth-1 downto 0); 
          ce0       : in std_logic; 
          d0        : in std_logic_vector(dwidth-1 downto 0); 
          we0       : in std_logic; 
          q0        : out std_logic_vector(dwidth-1 downto 0);
          clk        : in std_logic 
    ); 
end entity; 


architecture rtl of InterFPGA_cali_UpFPGADataFIFO_real_V_ram is 

signal addr0_tmp : std_logic_vector(awidth-1 downto 0); 
type mem_array is array (0 to mem_size-1) of std_logic_vector (dwidth-1 downto 0); 
shared variable ram : mem_array;

attribute syn_ramstyle : string; 
attribute syn_ramstyle of ram : variable is "block_ram";
attribute ram_style : string;
attribute ram_style of ram : variable is mem_type;
attribute EQUIVALENT_REGISTER_REMOVAL : string;

begin 


memory_access_guard_0: process (addr0) 
begin
      addr0_tmp <= addr0;
--synthesis translate_off
      if (CONV_INTEGER(addr0) > mem_size-1) then
           addr0_tmp <= (others => '0');
      else 
           addr0_tmp <= addr0;
      end if;
--synthesis translate_on
end process;

p_memory_access_0: process (clk)  
begin 
    if (clk'event and clk = '1') then
        if (ce0 = '1') then 
            if (we0 = '1') then 
                ram(CONV_INTEGER(addr0_tmp)) := d0; 
            end if;
            q0 <= ram(CONV_INTEGER(addr0_tmp)); 
        end if;
    end if;
end process;


end rtl;


Library IEEE;
use IEEE.std_logic_1164.all;

entity InterFPGA_cali_UpFPGADataFIFO_real_V is
    generic (
        DataWidth : INTEGER := 18;
        AddressRange : INTEGER := 32;
        AddressWidth : INTEGER := 5);
    port (
        reset : IN STD_LOGIC;
        clk : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR(AddressWidth - 1 DOWNTO 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR(DataWidth - 1 DOWNTO 0);
        q0 : OUT STD_LOGIC_VECTOR(DataWidth - 1 DOWNTO 0));
end entity;

architecture arch of InterFPGA_cali_UpFPGADataFIFO_real_V is
    component InterFPGA_cali_UpFPGADataFIFO_real_V_ram is
        port (
            clk : IN STD_LOGIC;
            addr0 : IN STD_LOGIC_VECTOR;
            ce0 : IN STD_LOGIC;
            d0 : IN STD_LOGIC_VECTOR;
            we0 : IN STD_LOGIC;
            q0 : OUT STD_LOGIC_VECTOR);
    end component;



begin
    InterFPGA_cali_UpFPGADataFIFO_real_V_ram_U :  component InterFPGA_cali_UpFPGADataFIFO_real_V_ram
    port map (
        clk => clk,
        addr0 => address0,
        ce0 => ce0,
        d0 => d0,
        we0 => we0,
        q0 => q0);

end architecture;




---------------------------------------------------------------------------
--
-- contents from F:/Ben/EEsof/FPGA/M9703/Workspace_201608/M9703/Lib_Subnet/cali_inter_cal_HLS/vhdl/InterFPGA_cali_sdiv_65s_37s_65_69.vhd--
---------------------------------------------------------------------------

-- ==============================================================
-- File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
-- Version: 2014.4
-- Copyright (C) 2014 Xilinx Inc. All rights reserved.
-- 
-- ==============================================================

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity InterFPGA_cali_sdiv_65s_37s_65_69_div_u is
    generic (
        in0_WIDTH   : INTEGER :=32;
        in1_WIDTH   : INTEGER :=32;
        out_WIDTH   : INTEGER :=32);
    port (
        clk         : in  STD_LOGIC;
        reset       : in  STD_LOGIC;
        ce          : in  STD_LOGIC;
        dividend    : in  STD_LOGIC_VECTOR(in0_WIDTH-1 downto 0);
        divisor     : in  STD_LOGIC_VECTOR(in1_WIDTH-1 downto 0);
        sign_i      : in  STD_LOGIC_VECTOR(1 downto 0);
        sign_o      : out STD_LOGIC_VECTOR(1 downto 0);
        quot        : out STD_LOGIC_VECTOR(out_WIDTH-1 downto 0);
        remd        : out STD_LOGIC_VECTOR(out_WIDTH-1 downto 0));

    function max (left, right : INTEGER) return INTEGER is
    begin
        if left > right then return left;
        else return right;
        end if;
    end max;

end entity;

architecture rtl of InterFPGA_cali_sdiv_65s_37s_65_69_div_u is
    constant cal_WIDTH      : INTEGER := max(in0_WIDTH, in1_WIDTH);
    type  in0_vector  is array(INTEGER range <>) of UNSIGNED(in0_WIDTH-1 downto 0);
    type  in1_vector  is array(INTEGER range <>) of UNSIGNED(in1_WIDTH-1 downto 0);
    type  cal_vector  is array(INTEGER range <>) of UNSIGNED(cal_WIDTH downto 0);
    type  sign_vector is array(INTEGER range <>) of UNSIGNED(1 downto 0);

    signal dividend_tmp     : in0_vector(0 to in0_WIDTH);
    signal divisor_tmp      : in1_vector(0 to in0_WIDTH);
    signal remd_tmp         : in0_vector(0 to in0_WIDTH);
    signal comb_tmp         : in0_vector(0 to in0_WIDTH-1);
    signal cal_tmp          : cal_vector(0 to in0_WIDTH-1);
    signal sign_tmp         : sign_vector(0 to in0_WIDTH);
begin
    quot   <= STD_LOGIC_VECTOR(RESIZE(dividend_tmp(in0_WIDTH), out_WIDTH));
    remd   <= STD_LOGIC_VECTOR(RESIZE(remd_tmp(in0_WIDTH), out_WIDTH));
    sign_o <= STD_LOGIC_VECTOR(sign_tmp(in0_WIDTH));

    tran_tmp_proc : process (clk)
    begin
        if (clk'event and clk='1') then
            if (ce = '1') then
                dividend_tmp(0) <= UNSIGNED(dividend);
                divisor_tmp(0)  <= UNSIGNED(divisor);
                sign_tmp(0) <= UNSIGNED(sign_i);
                remd_tmp(0) <= (others => '0');
            end if;
        end if;
    end process tran_tmp_proc;

    run_proc: for i in 0 to in0_WIDTH-1 generate
    begin
        comb_tmp(i) <= remd_tmp(i)(in0_WIDTH-2 downto 0) & dividend_tmp(i)(in0_WIDTH-1);
        cal_tmp(i)  <= ('0' & comb_tmp(i)) - ('0' & divisor_tmp(i));

        process (clk)
        begin
            if (clk'event and clk='1') then
                if (ce = '1') then
                    dividend_tmp(i+1) <= dividend_tmp(i)(in0_WIDTH-2 downto 0) & (not cal_tmp(i)(cal_WIDTH));
                    divisor_tmp(i+1)  <= divisor_tmp(i);
                    sign_tmp(i+1)     <= sign_tmp(i);
                    if cal_tmp(i)(cal_WIDTH) = '1' then
                        remd_tmp(i+1) <= comb_tmp(i);
                    else
                        remd_tmp(i+1) <= cal_tmp(i)(in0_WIDTH-1 downto 0);
                    end if;
                end if;
            end if;
        end process;
    end generate run_proc;

end architecture;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity InterFPGA_cali_sdiv_65s_37s_65_69_div is
    generic (
        in0_WIDTH   : INTEGER :=32;
        in1_WIDTH   : INTEGER :=32;
        out_WIDTH   : INTEGER :=32);
    port (
        clk         : in  STD_LOGIC;
        reset       : in  STD_LOGIC;
        ce          : in  STD_LOGIC;
        dividend    : in  STD_LOGIC_VECTOR(in0_WIDTH-1 downto 0);
        divisor     : in  STD_LOGIC_VECTOR(in1_WIDTH-1 downto 0);
        quot        : out STD_LOGIC_VECTOR(out_WIDTH-1 downto 0);
        remd        : out STD_LOGIC_VECTOR(out_WIDTH-1 downto 0));
end entity;

architecture rtl of InterFPGA_cali_sdiv_65s_37s_65_69_div is
    component InterFPGA_cali_sdiv_65s_37s_65_69_div_u is
        generic (
            in0_WIDTH   : INTEGER :=32;
            in1_WIDTH   : INTEGER :=32;
            out_WIDTH   : INTEGER :=32);
        port (
            reset       : in  STD_LOGIC;
            clk         : in  STD_LOGIC;
            ce          : in  STD_LOGIC;
            dividend    : in  STD_LOGIC_VECTOR(in0_WIDTH-1 downto 0);
            divisor     : in  STD_LOGIC_VECTOR(in1_WIDTH-1 downto 0);
            sign_i      : in  STD_LOGIC_VECTOR(1 downto 0);
            sign_o      : out STD_LOGIC_VECTOR(1 downto 0);
            quot        : out STD_LOGIC_VECTOR(out_WIDTH-1 downto 0);
            remd        : out STD_LOGIC_VECTOR(out_WIDTH-1 downto 0));
    end component;

    signal dividend0  : STD_LOGIC_VECTOR(in0_WIDTH-1 downto 0);
    signal divisor0   : STD_LOGIC_VECTOR(in1_WIDTH-1 downto 0);
    signal dividend_u : STD_LOGIC_VECTOR(in0_WIDTH-1 downto 0);
    signal divisor_u  : STD_LOGIC_VECTOR(in1_WIDTH-1 downto 0);
    signal quot_u     : STD_LOGIC_VECTOR(out_WIDTH-1 downto 0);
    signal remd_u     : STD_LOGIC_VECTOR(out_WIDTH-1 downto 0);
    signal sign_i     : STD_LOGIC_VECTOR(1 downto 0);
    signal sign_o     : STD_LOGIC_VECTOR(1 downto 0);
begin
    InterFPGA_cali_sdiv_65s_37s_65_69_div_u_0 : InterFPGA_cali_sdiv_65s_37s_65_69_div_u
        generic map(
            in0_WIDTH   => in0_WIDTH,
            in1_WIDTH   => in1_WIDTH,
            out_WIDTH   => out_WIDTH)
        port map(
            clk         => clk,
            reset       => reset,
            ce          => ce,
            dividend    => dividend_u,
            divisor     => divisor_u,
            sign_i      => sign_i,
            sign_o      => sign_o,
            quot        => quot_u,
            remd        => remd_u);

    sign_i      <= (dividend0(in0_WIDTH-1) xor divisor0(in1_WIDTH-1)) & dividend0(in0_WIDTH-1);
    dividend_u  <= STD_LOGIC_VECTOR(UNSIGNED(not dividend0) + 1) when dividend0(in0_WIDTH-1) = '1' else dividend0;
    divisor_u   <= STD_LOGIC_VECTOR(UNSIGNED(not divisor0) + 1) when divisor0(in1_WIDTH-1) = '1' else divisor0;

process (clk)
begin
    if (clk'event and clk = '1') then
        if (ce = '1') then
            dividend0 <= dividend;
            divisor0 <= divisor;
        end if;
    end if;
end process;

process (clk)
begin
    if (clk'event and clk = '1') then
        if (ce = '1') then
            if (sign_o(1) = '1') then
                quot <= STD_LOGIC_VECTOR(UNSIGNED(not quot_u) + 1);
            else
                quot <= quot_u;
            end if;
        end if;
    end if;
end process;

process (clk)
begin
    if (clk'event and clk = '1') then
        if (ce = '1') then
            if (sign_o(0) = '1') then
                remd <= STD_LOGIC_VECTOR(UNSIGNED(not remd_u) + 1);
            else
                remd <= remd_u;
            end if;
        end if;
    end if;
end process;

end architecture;



Library IEEE;
use IEEE.std_logic_1164.all;

entity InterFPGA_cali_sdiv_65s_37s_65_69 is
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER);
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        ce : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR(din0_WIDTH - 1 DOWNTO 0);
        din1 : IN STD_LOGIC_VECTOR(din1_WIDTH - 1 DOWNTO 0);
        dout : OUT STD_LOGIC_VECTOR(dout_WIDTH - 1 DOWNTO 0));
end entity;

architecture arch of InterFPGA_cali_sdiv_65s_37s_65_69 is
    component InterFPGA_cali_sdiv_65s_37s_65_69_div is
        generic (
            in0_WIDTH : INTEGER;
            in1_WIDTH : INTEGER;
            out_WIDTH : INTEGER);
        port (
            dividend : IN STD_LOGIC_VECTOR;
            divisor : IN STD_LOGIC_VECTOR;
            quot : OUT STD_LOGIC_VECTOR;
            remd : OUT STD_LOGIC_VECTOR;
            clk : IN STD_LOGIC;
            ce : IN STD_LOGIC;
            reset : IN STD_LOGIC);
    end component;

    signal sig_quot : STD_LOGIC_VECTOR(dout_WIDTH - 1 DOWNTO 0);
    signal sig_remd : STD_LOGIC_VECTOR(dout_WIDTH - 1 DOWNTO 0);


begin
    InterFPGA_cali_sdiv_65s_37s_65_69_div_U :  component InterFPGA_cali_sdiv_65s_37s_65_69_div
    generic map (
        in0_WIDTH => din0_WIDTH,
        in1_WIDTH => din1_WIDTH,
        out_WIDTH => dout_WIDTH)
    port map (
        dividend => din0,
        divisor => din1,
        quot => dout,
        remd => sig_remd,
        clk => clk,
        ce => ce,
        reset => reset);

end architecture;




---------------------------------------------------------------------------
--
-- contents from F:/Ben/EEsof/FPGA/M9703/Workspace_201608/M9703/Lib_Subnet/cali_inter_cal_HLS/vhdl/InterFPGA_cali_sdiv_65ns_37s_65_69.vhd--
---------------------------------------------------------------------------

-- ==============================================================
-- File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
-- Version: 2014.4
-- Copyright (C) 2014 Xilinx Inc. All rights reserved.
-- 
-- ==============================================================

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity InterFPGA_cali_sdiv_65ns_37s_65_69_div_u is
    generic (
        in0_WIDTH   : INTEGER :=32;
        in1_WIDTH   : INTEGER :=32;
        out_WIDTH   : INTEGER :=32);
    port (
        clk         : in  STD_LOGIC;
        reset       : in  STD_LOGIC;
        ce          : in  STD_LOGIC;
        dividend    : in  STD_LOGIC_VECTOR(in0_WIDTH-1 downto 0);
        divisor     : in  STD_LOGIC_VECTOR(in1_WIDTH-1 downto 0);
        sign_i      : in  STD_LOGIC_VECTOR(1 downto 0);
        sign_o      : out STD_LOGIC_VECTOR(1 downto 0);
        quot        : out STD_LOGIC_VECTOR(out_WIDTH-1 downto 0);
        remd        : out STD_LOGIC_VECTOR(out_WIDTH-1 downto 0));

    function max (left, right : INTEGER) return INTEGER is
    begin
        if left > right then return left;
        else return right;
        end if;
    end max;

end entity;

architecture rtl of InterFPGA_cali_sdiv_65ns_37s_65_69_div_u is
    constant cal_WIDTH      : INTEGER := max(in0_WIDTH, in1_WIDTH);
    type  in0_vector  is array(INTEGER range <>) of UNSIGNED(in0_WIDTH-1 downto 0);
    type  in1_vector  is array(INTEGER range <>) of UNSIGNED(in1_WIDTH-1 downto 0);
    type  cal_vector  is array(INTEGER range <>) of UNSIGNED(cal_WIDTH downto 0);
    type  sign_vector is array(INTEGER range <>) of UNSIGNED(1 downto 0);

    signal dividend_tmp     : in0_vector(0 to in0_WIDTH);
    signal divisor_tmp      : in1_vector(0 to in0_WIDTH);
    signal remd_tmp         : in0_vector(0 to in0_WIDTH);
    signal comb_tmp         : in0_vector(0 to in0_WIDTH-1);
    signal cal_tmp          : cal_vector(0 to in0_WIDTH-1);
    signal sign_tmp         : sign_vector(0 to in0_WIDTH);
begin
    quot   <= STD_LOGIC_VECTOR(RESIZE(dividend_tmp(in0_WIDTH), out_WIDTH));
    remd   <= STD_LOGIC_VECTOR(RESIZE(remd_tmp(in0_WIDTH), out_WIDTH));
    sign_o <= STD_LOGIC_VECTOR(sign_tmp(in0_WIDTH));

    tran_tmp_proc : process (clk)
    begin
        if (clk'event and clk='1') then
            if (ce = '1') then
                dividend_tmp(0) <= UNSIGNED(dividend);
                divisor_tmp(0)  <= UNSIGNED(divisor);
                sign_tmp(0) <= UNSIGNED(sign_i);
                remd_tmp(0) <= (others => '0');
            end if;
        end if;
    end process tran_tmp_proc;

    run_proc: for i in 0 to in0_WIDTH-1 generate
    begin
        comb_tmp(i) <= remd_tmp(i)(in0_WIDTH-2 downto 0) & dividend_tmp(i)(in0_WIDTH-1);
        cal_tmp(i)  <= ('0' & comb_tmp(i)) - ('0' & divisor_tmp(i));

        process (clk)
        begin
            if (clk'event and clk='1') then
                if (ce = '1') then
                    dividend_tmp(i+1) <= dividend_tmp(i)(in0_WIDTH-2 downto 0) & (not cal_tmp(i)(cal_WIDTH));
                    divisor_tmp(i+1)  <= divisor_tmp(i);
                    sign_tmp(i+1)     <= sign_tmp(i);
                    if cal_tmp(i)(cal_WIDTH) = '1' then
                        remd_tmp(i+1) <= comb_tmp(i);
                    else
                        remd_tmp(i+1) <= cal_tmp(i)(in0_WIDTH-1 downto 0);
                    end if;
                end if;
            end if;
        end process;
    end generate run_proc;

end architecture;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity InterFPGA_cali_sdiv_65ns_37s_65_69_div is
    generic (
        in0_WIDTH   : INTEGER :=32;
        in1_WIDTH   : INTEGER :=32;
        out_WIDTH   : INTEGER :=32);
    port (
        clk         : in  STD_LOGIC;
        reset       : in  STD_LOGIC;
        ce          : in  STD_LOGIC;
        dividend    : in  STD_LOGIC_VECTOR(in0_WIDTH-1 downto 0);
        divisor     : in  STD_LOGIC_VECTOR(in1_WIDTH-1 downto 0);
        quot        : out STD_LOGIC_VECTOR(out_WIDTH-1 downto 0);
        remd        : out STD_LOGIC_VECTOR(out_WIDTH-1 downto 0));
end entity;

architecture rtl of InterFPGA_cali_sdiv_65ns_37s_65_69_div is
    component InterFPGA_cali_sdiv_65ns_37s_65_69_div_u is
        generic (
            in0_WIDTH   : INTEGER :=32;
            in1_WIDTH   : INTEGER :=32;
            out_WIDTH   : INTEGER :=32);
        port (
            reset       : in  STD_LOGIC;
            clk         : in  STD_LOGIC;
            ce          : in  STD_LOGIC;
            dividend    : in  STD_LOGIC_VECTOR(in0_WIDTH-1 downto 0);
            divisor     : in  STD_LOGIC_VECTOR(in1_WIDTH-1 downto 0);
            sign_i      : in  STD_LOGIC_VECTOR(1 downto 0);
            sign_o      : out STD_LOGIC_VECTOR(1 downto 0);
            quot        : out STD_LOGIC_VECTOR(out_WIDTH-1 downto 0);
            remd        : out STD_LOGIC_VECTOR(out_WIDTH-1 downto 0));
    end component;

    signal dividend0  : STD_LOGIC_VECTOR(in0_WIDTH-1 downto 0);
    signal divisor0   : STD_LOGIC_VECTOR(in1_WIDTH-1 downto 0);
    signal dividend_u : STD_LOGIC_VECTOR(in0_WIDTH-1 downto 0);
    signal divisor_u  : STD_LOGIC_VECTOR(in1_WIDTH-1 downto 0);
    signal quot_u     : STD_LOGIC_VECTOR(out_WIDTH-1 downto 0);
    signal remd_u     : STD_LOGIC_VECTOR(out_WIDTH-1 downto 0);
    signal sign_i     : STD_LOGIC_VECTOR(1 downto 0);
    signal sign_o     : STD_LOGIC_VECTOR(1 downto 0);
begin
    InterFPGA_cali_sdiv_65ns_37s_65_69_div_u_0 : InterFPGA_cali_sdiv_65ns_37s_65_69_div_u
        generic map(
            in0_WIDTH   => in0_WIDTH,
            in1_WIDTH   => in1_WIDTH,
            out_WIDTH   => out_WIDTH)
        port map(
            clk         => clk,
            reset       => reset,
            ce          => ce,
            dividend    => dividend_u,
            divisor     => divisor_u,
            sign_i      => sign_i,
            sign_o      => sign_o,
            quot        => quot_u,
            remd        => remd_u);

    sign_i      <= (dividend0(in0_WIDTH-1) xor divisor0(in1_WIDTH-1)) & dividend0(in0_WIDTH-1);
    dividend_u  <= STD_LOGIC_VECTOR(UNSIGNED(not dividend0) + 1) when dividend0(in0_WIDTH-1) = '1' else dividend0;
    divisor_u   <= STD_LOGIC_VECTOR(UNSIGNED(not divisor0) + 1) when divisor0(in1_WIDTH-1) = '1' else divisor0;

process (clk)
begin
    if (clk'event and clk = '1') then
        if (ce = '1') then
            dividend0 <= dividend;
            divisor0 <= divisor;
        end if;
    end if;
end process;

process (clk)
begin
    if (clk'event and clk = '1') then
        if (ce = '1') then
            if (sign_o(1) = '1') then
                quot <= STD_LOGIC_VECTOR(UNSIGNED(not quot_u) + 1);
            else
                quot <= quot_u;
            end if;
        end if;
    end if;
end process;

process (clk)
begin
    if (clk'event and clk = '1') then
        if (ce = '1') then
            if (sign_o(0) = '1') then
                remd <= STD_LOGIC_VECTOR(UNSIGNED(not remd_u) + 1);
            else
                remd <= remd_u;
            end if;
        end if;
    end if;
end process;

end architecture;



Library IEEE;
use IEEE.std_logic_1164.all;

entity InterFPGA_cali_sdiv_65ns_37s_65_69 is
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER);
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        ce : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR(din0_WIDTH - 1 DOWNTO 0);
        din1 : IN STD_LOGIC_VECTOR(din1_WIDTH - 1 DOWNTO 0);
        dout : OUT STD_LOGIC_VECTOR(dout_WIDTH - 1 DOWNTO 0));
end entity;

architecture arch of InterFPGA_cali_sdiv_65ns_37s_65_69 is
    component InterFPGA_cali_sdiv_65ns_37s_65_69_div is
        generic (
            in0_WIDTH : INTEGER;
            in1_WIDTH : INTEGER;
            out_WIDTH : INTEGER);
        port (
            dividend : IN STD_LOGIC_VECTOR;
            divisor : IN STD_LOGIC_VECTOR;
            quot : OUT STD_LOGIC_VECTOR;
            remd : OUT STD_LOGIC_VECTOR;
            clk : IN STD_LOGIC;
            ce : IN STD_LOGIC;
            reset : IN STD_LOGIC);
    end component;

    signal sig_quot : STD_LOGIC_VECTOR(dout_WIDTH - 1 DOWNTO 0);
    signal sig_remd : STD_LOGIC_VECTOR(dout_WIDTH - 1 DOWNTO 0);


begin
    InterFPGA_cali_sdiv_65ns_37s_65_69_div_U :  component InterFPGA_cali_sdiv_65ns_37s_65_69_div
    generic map (
        in0_WIDTH => din0_WIDTH,
        in1_WIDTH => din1_WIDTH,
        out_WIDTH => dout_WIDTH)
    port map (
        dividend => din0,
        divisor => din1,
        quot => dout,
        remd => sig_remd,
        clk => clk,
        ce => ce,
        reset => reset);

end architecture;




---------------------------------------------------------------------------
--
-- contents from F:/Ben/EEsof/FPGA/M9703/Workspace_201608/M9703/Lib_Subnet/cali_inter_cal_HLS/vhdl/InterFPGA_cali_mul_18s_18s_36_3.vhd--
---------------------------------------------------------------------------

-- ==============================================================
-- File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
-- Version: 2014.4
-- Copyright (C) 2014 Xilinx Inc. All rights reserved.
-- 
-- ==============================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity InterFPGA_cali_mul_18s_18s_36_3_MulnS_0 is
port (
    clk: in std_logic;
    ce: in std_logic;
    a: in std_logic_vector(18 - 1 downto 0);
    b: in std_logic_vector(18 - 1 downto 0);
    p: out std_logic_vector(36 - 1 downto 0));
end entity;

architecture behav of InterFPGA_cali_mul_18s_18s_36_3_MulnS_0 is
    signal tmp_product : std_logic_vector(36 - 1 downto 0);
    signal a_i : std_logic_vector(18 - 1 downto 0);
    signal b_i : std_logic_vector(18 - 1 downto 0);
    signal p_tmp : std_logic_vector(36 - 1 downto 0);
    signal a_reg0 : std_logic_vector(18 - 1 downto 0);
    signal b_reg0 : std_logic_vector(18 - 1 downto 0);

    attribute keep : string; 
    attribute keep of a_i : signal is "true";
    attribute keep of b_i : signal is "true";

    signal buff0 : std_logic_vector(36 - 1 downto 0);
begin
    a_i <= a;
    b_i <= b;
    p <= p_tmp;

    p_tmp <= buff0;
    tmp_product <= std_logic_vector(resize(unsigned(std_logic_vector(signed(a_reg0) * signed(b_reg0))), 36));

    process(clk)
    begin
        if (clk'event and clk = '1') then
            if (ce = '1') then
                a_reg0 <= a_i;
                b_reg0 <= b_i;
                buff0 <= tmp_product;
            end if;
        end if;
    end process;
end architecture;

Library IEEE;
use IEEE.std_logic_1164.all;

entity InterFPGA_cali_mul_18s_18s_36_3 is
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER);
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        ce : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR(din0_WIDTH - 1 DOWNTO 0);
        din1 : IN STD_LOGIC_VECTOR(din1_WIDTH - 1 DOWNTO 0);
        dout : OUT STD_LOGIC_VECTOR(dout_WIDTH - 1 DOWNTO 0));
end entity;

architecture arch of InterFPGA_cali_mul_18s_18s_36_3 is
    component InterFPGA_cali_mul_18s_18s_36_3_MulnS_0 is
        port (
            clk : IN STD_LOGIC;
            ce : IN STD_LOGIC;
            a : IN STD_LOGIC_VECTOR;
            b : IN STD_LOGIC_VECTOR;
            p : OUT STD_LOGIC_VECTOR);
    end component;



begin
    InterFPGA_cali_mul_18s_18s_36_3_MulnS_0_U :  component InterFPGA_cali_mul_18s_18s_36_3_MulnS_0
    port map (
        clk => clk,
        ce => ce,
        a => din0,
        b => din1,
        p => dout);

end architecture;




---------------------------------------------------------------------------
--
-- contents from F:/Ben/EEsof/FPGA/M9703/Workspace_201608/M9703/Lib_Subnet/cali_inter_cal_HLS/vhdl/InterFPGA_cali.vhd--
---------------------------------------------------------------------------

-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
-- Version: 2014.4
-- Copyright (C) 2014 Xilinx Inc. All rights reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity InterFPGA_cali is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst_n : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    InFromUpFPGA_V_real_V_TDATA : IN STD_LOGIC_VECTOR (23 downto 0);
    InFromUpFPGA_V_real_V_TVALID : IN STD_LOGIC;
    InFromUpFPGA_V_real_V_TREADY : OUT STD_LOGIC;
    InFromUpFPGA_V_imag_V_TDATA : IN STD_LOGIC_VECTOR (23 downto 0);
    InFromUpFPGA_V_imag_V_TVALID : IN STD_LOGIC;
    InFromUpFPGA_V_imag_V_TREADY : OUT STD_LOGIC;
    InFromLocalFPGA_V_real_V_TDATA : IN STD_LOGIC_VECTOR (23 downto 0);
    InFromLocalFPGA_V_real_V_TVALID : IN STD_LOGIC;
    InFromLocalFPGA_V_real_V_TREADY : OUT STD_LOGIC;
    InFromLocalFPGA_V_imag_V_TDATA : IN STD_LOGIC_VECTOR (23 downto 0);
    InFromLocalFPGA_V_imag_V_TVALID : IN STD_LOGIC;
    InFromLocalFPGA_V_imag_V_TREADY : OUT STD_LOGIC;
    OutToDownFPGA_V_real_V_TDATA : OUT STD_LOGIC_VECTOR (23 downto 0);
    OutToDownFPGA_V_real_V_TVALID : OUT STD_LOGIC;
    OutToDownFPGA_V_real_V_TREADY : IN STD_LOGIC;
    OutToDownFPGA_V_imag_V_TDATA : OUT STD_LOGIC_VECTOR (23 downto 0);
    OutToDownFPGA_V_imag_V_TVALID : OUT STD_LOGIC;
    OutToDownFPGA_V_imag_V_TREADY : IN STD_LOGIC;
    ImbalanceOut_real_V_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
    ImbalanceOut_real_V_ce0 : OUT STD_LOGIC;
    ImbalanceOut_real_V_we0 : OUT STD_LOGIC;
    ImbalanceOut_real_V_d0 : OUT STD_LOGIC_VECTOR (17 downto 0);
    ImbalanceOut_imag_V_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
    ImbalanceOut_imag_V_ce0 : OUT STD_LOGIC;
    ImbalanceOut_imag_V_we0 : OUT STD_LOGIC;
    ImbalanceOut_imag_V_d0 : OUT STD_LOGIC_VECTOR (17 downto 0);
    IsSourceFPGA_V : IN STD_LOGIC_VECTOR (0 downto 0);
    IsEndFPGA_V : IN STD_LOGIC_VECTOR (0 downto 0) );
end;


architecture behav of InterFPGA_cali is 
    attribute CORE_GENERATION_INFO : STRING;
    attribute CORE_GENERATION_INFO of behav : architecture is
    "InterFPGA_cali,hls_ip_2014_4,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=1,HLS_INPUT_PART=xc7k480tffg1156-1,HLS_INPUT_CLOCK=4.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=3.923500,HLS_SYN_LAT=123,HLS_SYN_TPT=none,HLS_SYN_MEM=4,HLS_SYN_DSP=6,HLS_SYN_FF=14856,HLS_SYN_LUT=14559}";
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_st1_fsm_0 : STD_LOGIC_VECTOR (6 downto 0) := "0000001";
    constant ap_ST_st2_fsm_1 : STD_LOGIC_VECTOR (6 downto 0) := "0000010";
    constant ap_ST_st3_fsm_2 : STD_LOGIC_VECTOR (6 downto 0) := "0000100";
    constant ap_ST_pp0_stg0_fsm_3 : STD_LOGIC_VECTOR (6 downto 0) := "0001000";
    constant ap_ST_st6_fsm_4 : STD_LOGIC_VECTOR (6 downto 0) := "0010000";
    constant ap_ST_pp1_stg0_fsm_5 : STD_LOGIC_VECTOR (6 downto 0) := "0100000";
    constant ap_ST_st83_fsm_6 : STD_LOGIC_VECTOR (6 downto 0) := "1000000";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_true : BOOLEAN := true;
    constant ap_const_lv4_0 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv6_0 : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    constant ap_const_lv23_0 : STD_LOGIC_VECTOR (22 downto 0) := "00000000000000000000000";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv18_0 : STD_LOGIC_VECTOR (17 downto 0) := "000000000000000000";
    constant ap_const_lv6_20 : STD_LOGIC_VECTOR (5 downto 0) := "100000";
    constant ap_const_lv6_1 : STD_LOGIC_VECTOR (5 downto 0) := "000001";
    constant ap_const_lv28_0 : STD_LOGIC_VECTOR (27 downto 0) := "0000000000000000000000000000";
    constant ap_const_lv14_0 : STD_LOGIC_VECTOR (13 downto 0) := "00000000000000";
    constant ap_const_lv32_E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001110";
    constant ap_const_lv32_24 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100100";
    constant ap_const_lv32_16 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010110";
    constant ap_const_lv4_1 : STD_LOGIC_VECTOR (3 downto 0) := "0001";

    signal ap_rst_n_inv : STD_LOGIC;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (6 downto 0) := "0000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_sig_cseq_ST_st1_fsm_0 : STD_LOGIC;
    signal ap_sig_bdd_25 : BOOLEAN;
    signal FreqSampleIndex_V : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    signal i3_reg_332 : STD_LOGIC_VECTOR (5 downto 0);
    signal p_Val2_10_reg_343 : STD_LOGIC_VECTOR (22 downto 0);
    signal p_Val2_5_reg_355 : STD_LOGIC_VECTOR (22 downto 0);
    signal i4_reg_367 : STD_LOGIC_VECTOR (5 downto 0);
    signal IsEndFPGA_V_read_read_fu_130_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal i_1_fu_385_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal ap_sig_cseq_ST_st2_fsm_1 : STD_LOGIC;
    signal ap_sig_bdd_88 : BOOLEAN;
    signal exitcond1_fu_379_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_sig_bdd_95 : BOOLEAN;
    signal exitcond2_fu_415_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_sig_cseq_ST_st3_fsm_2 : STD_LOGIC;
    signal ap_sig_bdd_105 : BOOLEAN;
    signal ap_sig_bdd_112 : BOOLEAN;
    signal i_2_fu_421_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal exitcond3_fu_451_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_sig_cseq_ST_pp0_stg0_fsm_3 : STD_LOGIC;
    signal ap_sig_bdd_125 : BOOLEAN;
    signal ap_reg_ppiten_pp0_it0 : STD_LOGIC := '0';
    signal ap_sig_ioackin_OutToDownFPGA_V_real_V_TREADY : STD_LOGIC;
    signal ap_reg_ppiten_pp0_it1 : STD_LOGIC := '0';
    signal i_3_fu_457_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal FreqSampleIndex_V_load_reg_784 : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_sig_cseq_ST_st6_fsm_4 : STD_LOGIC;
    signal ap_sig_bdd_164 : BOOLEAN;
    signal exitcond_fu_501_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal exitcond_reg_790 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_sig_cseq_ST_pp1_stg0_fsm_5 : STD_LOGIC;
    signal ap_sig_bdd_173 : BOOLEAN;
    signal ap_reg_ppiten_pp1_it0 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp1_it1 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp1_it2 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp1_it3 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp1_it4 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp1_it5 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp1_it6 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp1_it7 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp1_it8 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp1_it9 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp1_it10 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp1_it11 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp1_it12 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp1_it13 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp1_it14 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp1_it15 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp1_it16 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp1_it17 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp1_it18 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp1_it19 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp1_it20 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp1_it21 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp1_it22 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp1_it23 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp1_it24 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp1_it25 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp1_it26 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp1_it27 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp1_it28 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp1_it29 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp1_it30 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp1_it31 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp1_it32 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp1_it33 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp1_it34 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp1_it35 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp1_it36 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp1_it37 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp1_it38 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp1_it39 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp1_it40 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp1_it41 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp1_it42 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp1_it43 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp1_it44 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp1_it45 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp1_it46 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp1_it47 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp1_it48 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp1_it49 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp1_it50 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp1_it51 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp1_it52 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp1_it53 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp1_it54 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp1_it55 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp1_it56 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp1_it57 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp1_it58 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp1_it59 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp1_it60 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp1_it61 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp1_it62 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp1_it63 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp1_it64 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp1_it65 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp1_it66 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp1_it67 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp1_it68 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp1_it69 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp1_it70 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp1_it71 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp1_it72 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp1_it73 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp1_it74 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp1_it75 : STD_LOGIC := '0';
    signal ap_reg_ppstg_exitcond_reg_790_pp1_it1 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_exitcond_reg_790_pp1_it2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_exitcond_reg_790_pp1_it3 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_exitcond_reg_790_pp1_it4 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_exitcond_reg_790_pp1_it5 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_exitcond_reg_790_pp1_it6 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_exitcond_reg_790_pp1_it7 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_exitcond_reg_790_pp1_it8 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_exitcond_reg_790_pp1_it9 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_exitcond_reg_790_pp1_it10 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_exitcond_reg_790_pp1_it11 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_exitcond_reg_790_pp1_it12 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_exitcond_reg_790_pp1_it13 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_exitcond_reg_790_pp1_it14 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_exitcond_reg_790_pp1_it15 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_exitcond_reg_790_pp1_it16 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_exitcond_reg_790_pp1_it17 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_exitcond_reg_790_pp1_it18 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_exitcond_reg_790_pp1_it19 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_exitcond_reg_790_pp1_it20 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_exitcond_reg_790_pp1_it21 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_exitcond_reg_790_pp1_it22 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_exitcond_reg_790_pp1_it23 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_exitcond_reg_790_pp1_it24 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_exitcond_reg_790_pp1_it25 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_exitcond_reg_790_pp1_it26 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_exitcond_reg_790_pp1_it27 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_exitcond_reg_790_pp1_it28 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_exitcond_reg_790_pp1_it29 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_exitcond_reg_790_pp1_it30 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_exitcond_reg_790_pp1_it31 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_exitcond_reg_790_pp1_it32 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_exitcond_reg_790_pp1_it33 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_exitcond_reg_790_pp1_it34 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_exitcond_reg_790_pp1_it35 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_exitcond_reg_790_pp1_it36 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_exitcond_reg_790_pp1_it37 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_exitcond_reg_790_pp1_it38 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_exitcond_reg_790_pp1_it39 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_exitcond_reg_790_pp1_it40 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_exitcond_reg_790_pp1_it41 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_exitcond_reg_790_pp1_it42 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_exitcond_reg_790_pp1_it43 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_exitcond_reg_790_pp1_it44 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_exitcond_reg_790_pp1_it45 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_exitcond_reg_790_pp1_it46 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_exitcond_reg_790_pp1_it47 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_exitcond_reg_790_pp1_it48 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_exitcond_reg_790_pp1_it49 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_exitcond_reg_790_pp1_it50 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_exitcond_reg_790_pp1_it51 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_exitcond_reg_790_pp1_it52 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_exitcond_reg_790_pp1_it53 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_exitcond_reg_790_pp1_it54 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_exitcond_reg_790_pp1_it55 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_exitcond_reg_790_pp1_it56 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_exitcond_reg_790_pp1_it57 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_exitcond_reg_790_pp1_it58 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_exitcond_reg_790_pp1_it59 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_exitcond_reg_790_pp1_it60 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_exitcond_reg_790_pp1_it61 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_exitcond_reg_790_pp1_it62 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_exitcond_reg_790_pp1_it63 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_exitcond_reg_790_pp1_it64 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_exitcond_reg_790_pp1_it65 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_exitcond_reg_790_pp1_it66 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_exitcond_reg_790_pp1_it67 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_exitcond_reg_790_pp1_it68 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_exitcond_reg_790_pp1_it69 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_exitcond_reg_790_pp1_it70 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_exitcond_reg_790_pp1_it71 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_exitcond_reg_790_pp1_it72 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_exitcond_reg_790_pp1_it73 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_exitcond_reg_790_pp1_it74 : STD_LOGIC_VECTOR (0 downto 0);
    signal i_4_fu_507_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal LocalFPGADataFIFO_real_V_q0 : STD_LOGIC_VECTOR (17 downto 0);
    signal LocalFPGADataFIFO_real_V_load_reg_819 : STD_LOGIC_VECTOR (17 downto 0);
    signal LocalFPGADataFIFO_imag_V_q0 : STD_LOGIC_VECTOR (17 downto 0);
    signal LocalFPGADataFIFO_imag_V_load_reg_824 : STD_LOGIC_VECTOR (17 downto 0);
    signal UpFPGADataFIFO_real_V_q0 : STD_LOGIC_VECTOR (17 downto 0);
    signal UpFPGADataFIFO_real_V_load_reg_829 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_UpFPGADataFIFO_real_V_load_reg_829_pp1_it2 : STD_LOGIC_VECTOR (17 downto 0);
    signal UpFPGADataFIFO_imag_V_q0 : STD_LOGIC_VECTOR (17 downto 0);
    signal UpFPGADataFIFO_imag_V_load_reg_834 : STD_LOGIC_VECTOR (17 downto 0);
    signal OP2_V_fu_521_p1 : STD_LOGIC_VECTOR (35 downto 0);
    signal OP2_V_reg_839 : STD_LOGIC_VECTOR (35 downto 0);
    signal OP1_V_1_fu_524_p1 : STD_LOGIC_VECTOR (35 downto 0);
    signal OP2_V_2_fu_527_p1 : STD_LOGIC_VECTOR (35 downto 0);
    signal OP2_V_2_reg_853 : STD_LOGIC_VECTOR (35 downto 0);
    signal OP1_V_fu_554_p1 : STD_LOGIC_VECTOR (35 downto 0);
    signal grp_fu_530_p2 : STD_LOGIC_VECTOR (35 downto 0);
    signal p_Val2_1_reg_867 : STD_LOGIC_VECTOR (35 downto 0);
    signal grp_fu_536_p2 : STD_LOGIC_VECTOR (35 downto 0);
    signal p_Val2_2_reg_872 : STD_LOGIC_VECTOR (35 downto 0);
    signal grp_fu_542_p2 : STD_LOGIC_VECTOR (35 downto 0);
    signal p_Val2_3_reg_877 : STD_LOGIC_VECTOR (35 downto 0);
    signal grp_fu_548_p2 : STD_LOGIC_VECTOR (35 downto 0);
    signal p_Val2_7_reg_882 : STD_LOGIC_VECTOR (35 downto 0);
    signal p_Val2_4_fu_574_p2 : STD_LOGIC_VECTOR (36 downto 0);
    signal p_Val2_4_reg_887 : STD_LOGIC_VECTOR (36 downto 0);
    signal r_V_fu_586_p2 : STD_LOGIC_VECTOR (36 downto 0);
    signal r_V_reg_892 : STD_LOGIC_VECTOR (36 downto 0);
    signal p_Val2_9_fu_592_p2 : STD_LOGIC_VECTOR (35 downto 0);
    signal p_Val2_9_reg_897 : STD_LOGIC_VECTOR (35 downto 0);
    signal tmp_14_fu_604_p1 : STD_LOGIC_VECTOR (64 downto 0);
    signal grp_fu_607_p2 : STD_LOGIC_VECTOR (64 downto 0);
    signal tmp_15_reg_918 : STD_LOGIC_VECTOR (64 downto 0);
    signal grp_fu_624_p2 : STD_LOGIC_VECTOR (64 downto 0);
    signal tmp_18_reg_923 : STD_LOGIC_VECTOR (64 downto 0);
    signal UpFPGADataFIFO_real_V_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal UpFPGADataFIFO_real_V_ce0 : STD_LOGIC;
    signal UpFPGADataFIFO_real_V_we0 : STD_LOGIC;
    signal UpFPGADataFIFO_real_V_d0 : STD_LOGIC_VECTOR (17 downto 0);
    signal UpFPGADataFIFO_imag_V_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal UpFPGADataFIFO_imag_V_ce0 : STD_LOGIC;
    signal UpFPGADataFIFO_imag_V_we0 : STD_LOGIC;
    signal UpFPGADataFIFO_imag_V_d0 : STD_LOGIC_VECTOR (17 downto 0);
    signal LocalFPGADataFIFO_real_V_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal LocalFPGADataFIFO_real_V_ce0 : STD_LOGIC;
    signal LocalFPGADataFIFO_real_V_we0 : STD_LOGIC;
    signal LocalFPGADataFIFO_real_V_d0 : STD_LOGIC_VECTOR (17 downto 0);
    signal LocalFPGADataFIFO_imag_V_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal LocalFPGADataFIFO_imag_V_ce0 : STD_LOGIC;
    signal LocalFPGADataFIFO_imag_V_we0 : STD_LOGIC;
    signal LocalFPGADataFIFO_imag_V_d0 : STD_LOGIC_VECTOR (17 downto 0);
    signal i_reg_310 : STD_LOGIC_VECTOR (5 downto 0);
    signal i2_reg_321 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_fu_409_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_3_fu_445_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_5_fu_463_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_9_fu_495_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_6_fu_513_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_2_fu_692_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_sig_cseq_ST_st83_fsm_6 : STD_LOGIC;
    signal ap_sig_bdd_768 : BOOLEAN;
    signal tmp_20_fu_719_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal cast2_fu_471_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal cast_fu_481_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal cast3_fu_476_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal cast1_fu_486_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal ap_reg_ioackin_OutToDownFPGA_V_real_V_TREADY : STD_LOGIC := '0';
    signal ap_reg_ioackin_OutToDownFPGA_V_imag_V_TREADY : STD_LOGIC := '0';
    signal grp_fu_530_p0 : STD_LOGIC_VECTOR (17 downto 0);
    signal grp_fu_530_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal grp_fu_536_p0 : STD_LOGIC_VECTOR (17 downto 0);
    signal grp_fu_536_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal grp_fu_542_p0 : STD_LOGIC_VECTOR (17 downto 0);
    signal grp_fu_542_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal grp_fu_548_p0 : STD_LOGIC_VECTOR (17 downto 0);
    signal grp_fu_548_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal grp_fu_557_p0 : STD_LOGIC_VECTOR (17 downto 0);
    signal grp_fu_557_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal grp_fu_562_p0 : STD_LOGIC_VECTOR (17 downto 0);
    signal grp_fu_562_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal grp_fu_557_p2 : STD_LOGIC_VECTOR (35 downto 0);
    signal tmp_10_fu_571_p1 : STD_LOGIC_VECTOR (36 downto 0);
    signal tmp_7_fu_567_p1 : STD_LOGIC_VECTOR (36 downto 0);
    signal tmp_12_fu_583_p1 : STD_LOGIC_VECTOR (36 downto 0);
    signal tmp_11_fu_580_p1 : STD_LOGIC_VECTOR (36 downto 0);
    signal grp_fu_562_p2 : STD_LOGIC_VECTOR (35 downto 0);
    signal grp_fu_607_p0 : STD_LOGIC_VECTOR (64 downto 0);
    signal grp_fu_607_p1 : STD_LOGIC_VECTOR (36 downto 0);
    signal tmp_17_fu_613_p3 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_624_p0 : STD_LOGIC_VECTOR (64 downto 0);
    signal grp_fu_624_p1 : STD_LOGIC_VECTOR (36 downto 0);
    signal tmp_16_fu_630_p3 : STD_LOGIC_VECTOR (36 downto 0);
    signal tmp_23_cast_cast_fu_638_p1 : STD_LOGIC_VECTOR (65 downto 0);
    signal tmp_17_cast_fu_642_p1 : STD_LOGIC_VECTOR (65 downto 0);
    signal p_Val2_6_fu_645_p2 : STD_LOGIC_VECTOR (65 downto 0);
    signal tmp_19_fu_661_p3 : STD_LOGIC_VECTOR (36 downto 0);
    signal tmp_32_cast_cast_fu_669_p1 : STD_LOGIC_VECTOR (65 downto 0);
    signal tmp_21_cast_fu_673_p1 : STD_LOGIC_VECTOR (65 downto 0);
    signal p_Val2_11_fu_676_p2 : STD_LOGIC_VECTOR (65 downto 0);
    signal grp_fu_530_ce : STD_LOGIC;
    signal grp_fu_536_ce : STD_LOGIC;
    signal grp_fu_542_ce : STD_LOGIC;
    signal grp_fu_548_ce : STD_LOGIC;
    signal grp_fu_557_ce : STD_LOGIC;
    signal grp_fu_562_ce : STD_LOGIC;
    signal grp_fu_607_ce : STD_LOGIC;
    signal grp_fu_624_ce : STD_LOGIC;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_sig_bdd_782 : BOOLEAN;
    signal ap_sig_bdd_1074 : BOOLEAN;
    signal ap_sig_bdd_1076 : BOOLEAN;

    component InterFPGA_cali_mul_18s_18s_36_3 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (17 downto 0);
        din1 : IN STD_LOGIC_VECTOR (17 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (35 downto 0) );
    end component;


    component InterFPGA_cali_sdiv_65ns_37s_65_69 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (64 downto 0);
        din1 : IN STD_LOGIC_VECTOR (36 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (64 downto 0) );
    end component;


    component InterFPGA_cali_sdiv_65s_37s_65_69 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (64 downto 0);
        din1 : IN STD_LOGIC_VECTOR (36 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (64 downto 0) );
    end component;


    component InterFPGA_cali_UpFPGADataFIFO_real_V IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (4 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (17 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (17 downto 0) );
    end component;



begin
    UpFPGADataFIFO_real_V_U : component InterFPGA_cali_UpFPGADataFIFO_real_V
    generic map (
        DataWidth => 18,
        AddressRange => 32,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => UpFPGADataFIFO_real_V_address0,
        ce0 => UpFPGADataFIFO_real_V_ce0,
        we0 => UpFPGADataFIFO_real_V_we0,
        d0 => UpFPGADataFIFO_real_V_d0,
        q0 => UpFPGADataFIFO_real_V_q0);

    UpFPGADataFIFO_imag_V_U : component InterFPGA_cali_UpFPGADataFIFO_real_V
    generic map (
        DataWidth => 18,
        AddressRange => 32,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => UpFPGADataFIFO_imag_V_address0,
        ce0 => UpFPGADataFIFO_imag_V_ce0,
        we0 => UpFPGADataFIFO_imag_V_we0,
        d0 => UpFPGADataFIFO_imag_V_d0,
        q0 => UpFPGADataFIFO_imag_V_q0);

    LocalFPGADataFIFO_real_V_U : component InterFPGA_cali_UpFPGADataFIFO_real_V
    generic map (
        DataWidth => 18,
        AddressRange => 32,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => LocalFPGADataFIFO_real_V_address0,
        ce0 => LocalFPGADataFIFO_real_V_ce0,
        we0 => LocalFPGADataFIFO_real_V_we0,
        d0 => LocalFPGADataFIFO_real_V_d0,
        q0 => LocalFPGADataFIFO_real_V_q0);

    LocalFPGADataFIFO_imag_V_U : component InterFPGA_cali_UpFPGADataFIFO_real_V
    generic map (
        DataWidth => 18,
        AddressRange => 32,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => LocalFPGADataFIFO_imag_V_address0,
        ce0 => LocalFPGADataFIFO_imag_V_ce0,
        we0 => LocalFPGADataFIFO_imag_V_we0,
        d0 => LocalFPGADataFIFO_imag_V_d0,
        q0 => LocalFPGADataFIFO_imag_V_q0);

    InterFPGA_cali_mul_18s_18s_36_3_U0 : component InterFPGA_cali_mul_18s_18s_36_3
    generic map (
        ID => 1,
        NUM_STAGE => 3,
        din0_WIDTH => 18,
        din1_WIDTH => 18,
        dout_WIDTH => 36)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => grp_fu_530_p0,
        din1 => grp_fu_530_p1,
        ce => grp_fu_530_ce,
        dout => grp_fu_530_p2);

    InterFPGA_cali_mul_18s_18s_36_3_U1 : component InterFPGA_cali_mul_18s_18s_36_3
    generic map (
        ID => 1,
        NUM_STAGE => 3,
        din0_WIDTH => 18,
        din1_WIDTH => 18,
        dout_WIDTH => 36)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => grp_fu_536_p0,
        din1 => grp_fu_536_p1,
        ce => grp_fu_536_ce,
        dout => grp_fu_536_p2);

    InterFPGA_cali_mul_18s_18s_36_3_U2 : component InterFPGA_cali_mul_18s_18s_36_3
    generic map (
        ID => 1,
        NUM_STAGE => 3,
        din0_WIDTH => 18,
        din1_WIDTH => 18,
        dout_WIDTH => 36)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => grp_fu_542_p0,
        din1 => grp_fu_542_p1,
        ce => grp_fu_542_ce,
        dout => grp_fu_542_p2);

    InterFPGA_cali_mul_18s_18s_36_3_U3 : component InterFPGA_cali_mul_18s_18s_36_3
    generic map (
        ID => 1,
        NUM_STAGE => 3,
        din0_WIDTH => 18,
        din1_WIDTH => 18,
        dout_WIDTH => 36)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => grp_fu_548_p0,
        din1 => grp_fu_548_p1,
        ce => grp_fu_548_ce,
        dout => grp_fu_548_p2);

    InterFPGA_cali_mul_18s_18s_36_3_U4 : component InterFPGA_cali_mul_18s_18s_36_3
    generic map (
        ID => 1,
        NUM_STAGE => 3,
        din0_WIDTH => 18,
        din1_WIDTH => 18,
        dout_WIDTH => 36)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => grp_fu_557_p0,
        din1 => grp_fu_557_p1,
        ce => grp_fu_557_ce,
        dout => grp_fu_557_p2);

    InterFPGA_cali_mul_18s_18s_36_3_U5 : component InterFPGA_cali_mul_18s_18s_36_3
    generic map (
        ID => 1,
        NUM_STAGE => 3,
        din0_WIDTH => 18,
        din1_WIDTH => 18,
        dout_WIDTH => 36)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => grp_fu_562_p0,
        din1 => grp_fu_562_p1,
        ce => grp_fu_562_ce,
        dout => grp_fu_562_p2);

    InterFPGA_cali_sdiv_65ns_37s_65_69_U6 : component InterFPGA_cali_sdiv_65ns_37s_65_69
    generic map (
        ID => 1,
        NUM_STAGE => 69,
        din0_WIDTH => 65,
        din1_WIDTH => 37,
        dout_WIDTH => 65)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => grp_fu_607_p0,
        din1 => grp_fu_607_p1,
        ce => grp_fu_607_ce,
        dout => grp_fu_607_p2);

    InterFPGA_cali_sdiv_65s_37s_65_69_U7 : component InterFPGA_cali_sdiv_65s_37s_65_69
    generic map (
        ID => 1,
        NUM_STAGE => 69,
        din0_WIDTH => 65,
        din1_WIDTH => 37,
        dout_WIDTH => 65)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => grp_fu_624_p0,
        din1 => grp_fu_624_p1,
        ce => grp_fu_624_ce,
        dout => grp_fu_624_p2);





    -- FreqSampleIndex_V assign process. --
    FreqSampleIndex_V_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                FreqSampleIndex_V <= ap_const_lv4_0;
            else
                if ((ap_const_logic_1 = ap_sig_cseq_ST_st83_fsm_6)) then 
                    FreqSampleIndex_V <= tmp_20_fu_719_p2;
                end if; 
            end if;
        end if;
    end process;


    -- the current state (ap_CS_fsm) of the state machine. --
    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_CS_fsm <= ap_ST_st1_fsm_0;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    -- ap_reg_ioackin_OutToDownFPGA_V_imag_V_TREADY assign process. --
    ap_reg_ioackin_OutToDownFPGA_V_imag_V_TREADY_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_reg_ioackin_OutToDownFPGA_V_imag_V_TREADY <= ap_const_logic_0;
            else
                if ((((IsSourceFPGA_V = ap_const_lv1_0) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_3) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not(((((IsSourceFPGA_V = ap_const_lv1_0) and (ap_const_logic_0 = ap_sig_ioackin_OutToDownFPGA_V_real_V_TREADY)) or ((ap_const_logic_0 = ap_sig_ioackin_OutToDownFPGA_V_real_V_TREADY) and not((IsSourceFPGA_V = ap_const_lv1_0)))) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_3) and not((IsSourceFPGA_V = ap_const_lv1_0)) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not(((((IsSourceFPGA_V = ap_const_lv1_0) and (ap_const_logic_0 = ap_sig_ioackin_OutToDownFPGA_V_real_V_TREADY)) or ((ap_const_logic_0 = ap_sig_ioackin_OutToDownFPGA_V_real_V_TREADY) and not((IsSourceFPGA_V = ap_const_lv1_0)))) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)))))) then 
                    ap_reg_ioackin_OutToDownFPGA_V_imag_V_TREADY <= ap_const_logic_0;
                elsif ((((IsSourceFPGA_V = ap_const_lv1_0) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_3) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_logic_1 = OutToDownFPGA_V_imag_V_TREADY)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_3) and not((IsSourceFPGA_V = ap_const_lv1_0)) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_logic_1 = OutToDownFPGA_V_imag_V_TREADY)))) then 
                    ap_reg_ioackin_OutToDownFPGA_V_imag_V_TREADY <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    -- ap_reg_ioackin_OutToDownFPGA_V_real_V_TREADY assign process. --
    ap_reg_ioackin_OutToDownFPGA_V_real_V_TREADY_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_reg_ioackin_OutToDownFPGA_V_real_V_TREADY <= ap_const_logic_0;
            else
                if ((((IsSourceFPGA_V = ap_const_lv1_0) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_3) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not(((((IsSourceFPGA_V = ap_const_lv1_0) and (ap_const_logic_0 = ap_sig_ioackin_OutToDownFPGA_V_real_V_TREADY)) or ((ap_const_logic_0 = ap_sig_ioackin_OutToDownFPGA_V_real_V_TREADY) and not((IsSourceFPGA_V = ap_const_lv1_0)))) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_3) and not((IsSourceFPGA_V = ap_const_lv1_0)) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not(((((IsSourceFPGA_V = ap_const_lv1_0) and (ap_const_logic_0 = ap_sig_ioackin_OutToDownFPGA_V_real_V_TREADY)) or ((ap_const_logic_0 = ap_sig_ioackin_OutToDownFPGA_V_real_V_TREADY) and not((IsSourceFPGA_V = ap_const_lv1_0)))) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)))))) then 
                    ap_reg_ioackin_OutToDownFPGA_V_real_V_TREADY <= ap_const_logic_0;
                elsif ((((IsSourceFPGA_V = ap_const_lv1_0) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_3) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_logic_1 = OutToDownFPGA_V_real_V_TREADY)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_3) and not((IsSourceFPGA_V = ap_const_lv1_0)) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_logic_1 = OutToDownFPGA_V_real_V_TREADY)))) then 
                    ap_reg_ioackin_OutToDownFPGA_V_real_V_TREADY <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    -- ap_reg_ppiten_pp0_it0 assign process. --
    ap_reg_ppiten_pp0_it0_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_reg_ppiten_pp0_it0 <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_3) and not(((((IsSourceFPGA_V = ap_const_lv1_0) and (ap_const_logic_0 = ap_sig_ioackin_OutToDownFPGA_V_real_V_TREADY)) or ((ap_const_logic_0 = ap_sig_ioackin_OutToDownFPGA_V_real_V_TREADY) and not((IsSourceFPGA_V = ap_const_lv1_0)))) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1))) and not((ap_const_lv1_0 = exitcond3_fu_451_p2)))) then 
                    ap_reg_ppiten_pp0_it0 <= ap_const_logic_0;
                elsif (((ap_const_logic_1 = ap_sig_cseq_ST_st3_fsm_2) and not(ap_sig_bdd_112) and ((not((IsSourceFPGA_V = ap_const_lv1_0)) and (IsEndFPGA_V_read_read_fu_130_p2 = ap_const_lv1_0)) or ((IsEndFPGA_V_read_read_fu_130_p2 = ap_const_lv1_0) and not((ap_const_lv1_0 = exitcond2_fu_415_p2)))))) then 
                    ap_reg_ppiten_pp0_it0 <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    -- ap_reg_ppiten_pp0_it1 assign process. --
    ap_reg_ppiten_pp0_it1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_reg_ppiten_pp0_it1 <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_3) and not(((((IsSourceFPGA_V = ap_const_lv1_0) and (ap_const_logic_0 = ap_sig_ioackin_OutToDownFPGA_V_real_V_TREADY)) or ((ap_const_logic_0 = ap_sig_ioackin_OutToDownFPGA_V_real_V_TREADY) and not((IsSourceFPGA_V = ap_const_lv1_0)))) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1))) and (ap_const_lv1_0 = exitcond3_fu_451_p2))) then 
                    ap_reg_ppiten_pp0_it1 <= ap_const_logic_1;
                elsif ((((ap_const_logic_1 = ap_sig_cseq_ST_st3_fsm_2) and not(ap_sig_bdd_112) and ((not((IsSourceFPGA_V = ap_const_lv1_0)) and (IsEndFPGA_V_read_read_fu_130_p2 = ap_const_lv1_0)) or ((IsEndFPGA_V_read_read_fu_130_p2 = ap_const_lv1_0) and not((ap_const_lv1_0 = exitcond2_fu_415_p2))))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_3) and not(((((IsSourceFPGA_V = ap_const_lv1_0) and (ap_const_logic_0 = ap_sig_ioackin_OutToDownFPGA_V_real_V_TREADY)) or ((ap_const_logic_0 = ap_sig_ioackin_OutToDownFPGA_V_real_V_TREADY) and not((IsSourceFPGA_V = ap_const_lv1_0)))) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1))) and not((ap_const_lv1_0 = exitcond3_fu_451_p2))))) then 
                    ap_reg_ppiten_pp0_it1 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    -- ap_reg_ppiten_pp1_it0 assign process. --
    ap_reg_ppiten_pp1_it0_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_reg_ppiten_pp1_it0 <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_sig_cseq_ST_pp1_stg0_fsm_5) and not((ap_const_lv1_0 = exitcond_fu_501_p2)))) then 
                    ap_reg_ppiten_pp1_it0 <= ap_const_logic_0;
                elsif (((IsSourceFPGA_V = ap_const_lv1_0) and (ap_const_logic_1 = ap_sig_cseq_ST_st6_fsm_4))) then 
                    ap_reg_ppiten_pp1_it0 <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    -- ap_reg_ppiten_pp1_it1 assign process. --
    ap_reg_ppiten_pp1_it1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_reg_ppiten_pp1_it1 <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_sig_cseq_ST_pp1_stg0_fsm_5) and (ap_const_lv1_0 = exitcond_fu_501_p2))) then 
                    ap_reg_ppiten_pp1_it1 <= ap_const_logic_1;
                elsif ((((IsSourceFPGA_V = ap_const_lv1_0) and (ap_const_logic_1 = ap_sig_cseq_ST_st6_fsm_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp1_stg0_fsm_5) and not((ap_const_lv1_0 = exitcond_fu_501_p2))))) then 
                    ap_reg_ppiten_pp1_it1 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    -- ap_reg_ppiten_pp1_it10 assign process. --
    ap_reg_ppiten_pp1_it10_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_reg_ppiten_pp1_it10 <= ap_const_logic_0;
            else
                ap_reg_ppiten_pp1_it10 <= ap_reg_ppiten_pp1_it9;
            end if;
        end if;
    end process;


    -- ap_reg_ppiten_pp1_it11 assign process. --
    ap_reg_ppiten_pp1_it11_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_reg_ppiten_pp1_it11 <= ap_const_logic_0;
            else
                ap_reg_ppiten_pp1_it11 <= ap_reg_ppiten_pp1_it10;
            end if;
        end if;
    end process;


    -- ap_reg_ppiten_pp1_it12 assign process. --
    ap_reg_ppiten_pp1_it12_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_reg_ppiten_pp1_it12 <= ap_const_logic_0;
            else
                ap_reg_ppiten_pp1_it12 <= ap_reg_ppiten_pp1_it11;
            end if;
        end if;
    end process;


    -- ap_reg_ppiten_pp1_it13 assign process. --
    ap_reg_ppiten_pp1_it13_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_reg_ppiten_pp1_it13 <= ap_const_logic_0;
            else
                ap_reg_ppiten_pp1_it13 <= ap_reg_ppiten_pp1_it12;
            end if;
        end if;
    end process;


    -- ap_reg_ppiten_pp1_it14 assign process. --
    ap_reg_ppiten_pp1_it14_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_reg_ppiten_pp1_it14 <= ap_const_logic_0;
            else
                ap_reg_ppiten_pp1_it14 <= ap_reg_ppiten_pp1_it13;
            end if;
        end if;
    end process;


    -- ap_reg_ppiten_pp1_it15 assign process. --
    ap_reg_ppiten_pp1_it15_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_reg_ppiten_pp1_it15 <= ap_const_logic_0;
            else
                ap_reg_ppiten_pp1_it15 <= ap_reg_ppiten_pp1_it14;
            end if;
        end if;
    end process;


    -- ap_reg_ppiten_pp1_it16 assign process. --
    ap_reg_ppiten_pp1_it16_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_reg_ppiten_pp1_it16 <= ap_const_logic_0;
            else
                ap_reg_ppiten_pp1_it16 <= ap_reg_ppiten_pp1_it15;
            end if;
        end if;
    end process;


    -- ap_reg_ppiten_pp1_it17 assign process. --
    ap_reg_ppiten_pp1_it17_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_reg_ppiten_pp1_it17 <= ap_const_logic_0;
            else
                ap_reg_ppiten_pp1_it17 <= ap_reg_ppiten_pp1_it16;
            end if;
        end if;
    end process;


    -- ap_reg_ppiten_pp1_it18 assign process. --
    ap_reg_ppiten_pp1_it18_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_reg_ppiten_pp1_it18 <= ap_const_logic_0;
            else
                ap_reg_ppiten_pp1_it18 <= ap_reg_ppiten_pp1_it17;
            end if;
        end if;
    end process;


    -- ap_reg_ppiten_pp1_it19 assign process. --
    ap_reg_ppiten_pp1_it19_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_reg_ppiten_pp1_it19 <= ap_const_logic_0;
            else
                ap_reg_ppiten_pp1_it19 <= ap_reg_ppiten_pp1_it18;
            end if;
        end if;
    end process;


    -- ap_reg_ppiten_pp1_it2 assign process. --
    ap_reg_ppiten_pp1_it2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_reg_ppiten_pp1_it2 <= ap_const_logic_0;
            else
                ap_reg_ppiten_pp1_it2 <= ap_reg_ppiten_pp1_it1;
            end if;
        end if;
    end process;


    -- ap_reg_ppiten_pp1_it20 assign process. --
    ap_reg_ppiten_pp1_it20_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_reg_ppiten_pp1_it20 <= ap_const_logic_0;
            else
                ap_reg_ppiten_pp1_it20 <= ap_reg_ppiten_pp1_it19;
            end if;
        end if;
    end process;


    -- ap_reg_ppiten_pp1_it21 assign process. --
    ap_reg_ppiten_pp1_it21_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_reg_ppiten_pp1_it21 <= ap_const_logic_0;
            else
                ap_reg_ppiten_pp1_it21 <= ap_reg_ppiten_pp1_it20;
            end if;
        end if;
    end process;


    -- ap_reg_ppiten_pp1_it22 assign process. --
    ap_reg_ppiten_pp1_it22_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_reg_ppiten_pp1_it22 <= ap_const_logic_0;
            else
                ap_reg_ppiten_pp1_it22 <= ap_reg_ppiten_pp1_it21;
            end if;
        end if;
    end process;


    -- ap_reg_ppiten_pp1_it23 assign process. --
    ap_reg_ppiten_pp1_it23_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_reg_ppiten_pp1_it23 <= ap_const_logic_0;
            else
                ap_reg_ppiten_pp1_it23 <= ap_reg_ppiten_pp1_it22;
            end if;
        end if;
    end process;


    -- ap_reg_ppiten_pp1_it24 assign process. --
    ap_reg_ppiten_pp1_it24_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_reg_ppiten_pp1_it24 <= ap_const_logic_0;
            else
                ap_reg_ppiten_pp1_it24 <= ap_reg_ppiten_pp1_it23;
            end if;
        end if;
    end process;


    -- ap_reg_ppiten_pp1_it25 assign process. --
    ap_reg_ppiten_pp1_it25_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_reg_ppiten_pp1_it25 <= ap_const_logic_0;
            else
                ap_reg_ppiten_pp1_it25 <= ap_reg_ppiten_pp1_it24;
            end if;
        end if;
    end process;


    -- ap_reg_ppiten_pp1_it26 assign process. --
    ap_reg_ppiten_pp1_it26_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_reg_ppiten_pp1_it26 <= ap_const_logic_0;
            else
                ap_reg_ppiten_pp1_it26 <= ap_reg_ppiten_pp1_it25;
            end if;
        end if;
    end process;


    -- ap_reg_ppiten_pp1_it27 assign process. --
    ap_reg_ppiten_pp1_it27_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_reg_ppiten_pp1_it27 <= ap_const_logic_0;
            else
                ap_reg_ppiten_pp1_it27 <= ap_reg_ppiten_pp1_it26;
            end if;
        end if;
    end process;


    -- ap_reg_ppiten_pp1_it28 assign process. --
    ap_reg_ppiten_pp1_it28_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_reg_ppiten_pp1_it28 <= ap_const_logic_0;
            else
                ap_reg_ppiten_pp1_it28 <= ap_reg_ppiten_pp1_it27;
            end if;
        end if;
    end process;


    -- ap_reg_ppiten_pp1_it29 assign process. --
    ap_reg_ppiten_pp1_it29_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_reg_ppiten_pp1_it29 <= ap_const_logic_0;
            else
                ap_reg_ppiten_pp1_it29 <= ap_reg_ppiten_pp1_it28;
            end if;
        end if;
    end process;


    -- ap_reg_ppiten_pp1_it3 assign process. --
    ap_reg_ppiten_pp1_it3_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_reg_ppiten_pp1_it3 <= ap_const_logic_0;
            else
                ap_reg_ppiten_pp1_it3 <= ap_reg_ppiten_pp1_it2;
            end if;
        end if;
    end process;


    -- ap_reg_ppiten_pp1_it30 assign process. --
    ap_reg_ppiten_pp1_it30_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_reg_ppiten_pp1_it30 <= ap_const_logic_0;
            else
                ap_reg_ppiten_pp1_it30 <= ap_reg_ppiten_pp1_it29;
            end if;
        end if;
    end process;


    -- ap_reg_ppiten_pp1_it31 assign process. --
    ap_reg_ppiten_pp1_it31_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_reg_ppiten_pp1_it31 <= ap_const_logic_0;
            else
                ap_reg_ppiten_pp1_it31 <= ap_reg_ppiten_pp1_it30;
            end if;
        end if;
    end process;


    -- ap_reg_ppiten_pp1_it32 assign process. --
    ap_reg_ppiten_pp1_it32_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_reg_ppiten_pp1_it32 <= ap_const_logic_0;
            else
                ap_reg_ppiten_pp1_it32 <= ap_reg_ppiten_pp1_it31;
            end if;
        end if;
    end process;


    -- ap_reg_ppiten_pp1_it33 assign process. --
    ap_reg_ppiten_pp1_it33_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_reg_ppiten_pp1_it33 <= ap_const_logic_0;
            else
                ap_reg_ppiten_pp1_it33 <= ap_reg_ppiten_pp1_it32;
            end if;
        end if;
    end process;


    -- ap_reg_ppiten_pp1_it34 assign process. --
    ap_reg_ppiten_pp1_it34_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_reg_ppiten_pp1_it34 <= ap_const_logic_0;
            else
                ap_reg_ppiten_pp1_it34 <= ap_reg_ppiten_pp1_it33;
            end if;
        end if;
    end process;


    -- ap_reg_ppiten_pp1_it35 assign process. --
    ap_reg_ppiten_pp1_it35_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_reg_ppiten_pp1_it35 <= ap_const_logic_0;
            else
                ap_reg_ppiten_pp1_it35 <= ap_reg_ppiten_pp1_it34;
            end if;
        end if;
    end process;


    -- ap_reg_ppiten_pp1_it36 assign process. --
    ap_reg_ppiten_pp1_it36_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_reg_ppiten_pp1_it36 <= ap_const_logic_0;
            else
                ap_reg_ppiten_pp1_it36 <= ap_reg_ppiten_pp1_it35;
            end if;
        end if;
    end process;


    -- ap_reg_ppiten_pp1_it37 assign process. --
    ap_reg_ppiten_pp1_it37_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_reg_ppiten_pp1_it37 <= ap_const_logic_0;
            else
                ap_reg_ppiten_pp1_it37 <= ap_reg_ppiten_pp1_it36;
            end if;
        end if;
    end process;


    -- ap_reg_ppiten_pp1_it38 assign process. --
    ap_reg_ppiten_pp1_it38_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_reg_ppiten_pp1_it38 <= ap_const_logic_0;
            else
                ap_reg_ppiten_pp1_it38 <= ap_reg_ppiten_pp1_it37;
            end if;
        end if;
    end process;


    -- ap_reg_ppiten_pp1_it39 assign process. --
    ap_reg_ppiten_pp1_it39_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_reg_ppiten_pp1_it39 <= ap_const_logic_0;
            else
                ap_reg_ppiten_pp1_it39 <= ap_reg_ppiten_pp1_it38;
            end if;
        end if;
    end process;


    -- ap_reg_ppiten_pp1_it4 assign process. --
    ap_reg_ppiten_pp1_it4_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_reg_ppiten_pp1_it4 <= ap_const_logic_0;
            else
                ap_reg_ppiten_pp1_it4 <= ap_reg_ppiten_pp1_it3;
            end if;
        end if;
    end process;


    -- ap_reg_ppiten_pp1_it40 assign process. --
    ap_reg_ppiten_pp1_it40_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_reg_ppiten_pp1_it40 <= ap_const_logic_0;
            else
                ap_reg_ppiten_pp1_it40 <= ap_reg_ppiten_pp1_it39;
            end if;
        end if;
    end process;


    -- ap_reg_ppiten_pp1_it41 assign process. --
    ap_reg_ppiten_pp1_it41_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_reg_ppiten_pp1_it41 <= ap_const_logic_0;
            else
                ap_reg_ppiten_pp1_it41 <= ap_reg_ppiten_pp1_it40;
            end if;
        end if;
    end process;


    -- ap_reg_ppiten_pp1_it42 assign process. --
    ap_reg_ppiten_pp1_it42_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_reg_ppiten_pp1_it42 <= ap_const_logic_0;
            else
                ap_reg_ppiten_pp1_it42 <= ap_reg_ppiten_pp1_it41;
            end if;
        end if;
    end process;


    -- ap_reg_ppiten_pp1_it43 assign process. --
    ap_reg_ppiten_pp1_it43_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_reg_ppiten_pp1_it43 <= ap_const_logic_0;
            else
                ap_reg_ppiten_pp1_it43 <= ap_reg_ppiten_pp1_it42;
            end if;
        end if;
    end process;


    -- ap_reg_ppiten_pp1_it44 assign process. --
    ap_reg_ppiten_pp1_it44_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_reg_ppiten_pp1_it44 <= ap_const_logic_0;
            else
                ap_reg_ppiten_pp1_it44 <= ap_reg_ppiten_pp1_it43;
            end if;
        end if;
    end process;


    -- ap_reg_ppiten_pp1_it45 assign process. --
    ap_reg_ppiten_pp1_it45_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_reg_ppiten_pp1_it45 <= ap_const_logic_0;
            else
                ap_reg_ppiten_pp1_it45 <= ap_reg_ppiten_pp1_it44;
            end if;
        end if;
    end process;


    -- ap_reg_ppiten_pp1_it46 assign process. --
    ap_reg_ppiten_pp1_it46_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_reg_ppiten_pp1_it46 <= ap_const_logic_0;
            else
                ap_reg_ppiten_pp1_it46 <= ap_reg_ppiten_pp1_it45;
            end if;
        end if;
    end process;


    -- ap_reg_ppiten_pp1_it47 assign process. --
    ap_reg_ppiten_pp1_it47_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_reg_ppiten_pp1_it47 <= ap_const_logic_0;
            else
                ap_reg_ppiten_pp1_it47 <= ap_reg_ppiten_pp1_it46;
            end if;
        end if;
    end process;


    -- ap_reg_ppiten_pp1_it48 assign process. --
    ap_reg_ppiten_pp1_it48_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_reg_ppiten_pp1_it48 <= ap_const_logic_0;
            else
                ap_reg_ppiten_pp1_it48 <= ap_reg_ppiten_pp1_it47;
            end if;
        end if;
    end process;


    -- ap_reg_ppiten_pp1_it49 assign process. --
    ap_reg_ppiten_pp1_it49_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_reg_ppiten_pp1_it49 <= ap_const_logic_0;
            else
                ap_reg_ppiten_pp1_it49 <= ap_reg_ppiten_pp1_it48;
            end if;
        end if;
    end process;


    -- ap_reg_ppiten_pp1_it5 assign process. --
    ap_reg_ppiten_pp1_it5_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_reg_ppiten_pp1_it5 <= ap_const_logic_0;
            else
                ap_reg_ppiten_pp1_it5 <= ap_reg_ppiten_pp1_it4;
            end if;
        end if;
    end process;


    -- ap_reg_ppiten_pp1_it50 assign process. --
    ap_reg_ppiten_pp1_it50_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_reg_ppiten_pp1_it50 <= ap_const_logic_0;
            else
                ap_reg_ppiten_pp1_it50 <= ap_reg_ppiten_pp1_it49;
            end if;
        end if;
    end process;


    -- ap_reg_ppiten_pp1_it51 assign process. --
    ap_reg_ppiten_pp1_it51_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_reg_ppiten_pp1_it51 <= ap_const_logic_0;
            else
                ap_reg_ppiten_pp1_it51 <= ap_reg_ppiten_pp1_it50;
            end if;
        end if;
    end process;


    -- ap_reg_ppiten_pp1_it52 assign process. --
    ap_reg_ppiten_pp1_it52_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_reg_ppiten_pp1_it52 <= ap_const_logic_0;
            else
                ap_reg_ppiten_pp1_it52 <= ap_reg_ppiten_pp1_it51;
            end if;
        end if;
    end process;


    -- ap_reg_ppiten_pp1_it53 assign process. --
    ap_reg_ppiten_pp1_it53_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_reg_ppiten_pp1_it53 <= ap_const_logic_0;
            else
                ap_reg_ppiten_pp1_it53 <= ap_reg_ppiten_pp1_it52;
            end if;
        end if;
    end process;


    -- ap_reg_ppiten_pp1_it54 assign process. --
    ap_reg_ppiten_pp1_it54_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_reg_ppiten_pp1_it54 <= ap_const_logic_0;
            else
                ap_reg_ppiten_pp1_it54 <= ap_reg_ppiten_pp1_it53;
            end if;
        end if;
    end process;


    -- ap_reg_ppiten_pp1_it55 assign process. --
    ap_reg_ppiten_pp1_it55_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_reg_ppiten_pp1_it55 <= ap_const_logic_0;
            else
                ap_reg_ppiten_pp1_it55 <= ap_reg_ppiten_pp1_it54;
            end if;
        end if;
    end process;


    -- ap_reg_ppiten_pp1_it56 assign process. --
    ap_reg_ppiten_pp1_it56_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_reg_ppiten_pp1_it56 <= ap_const_logic_0;
            else
                ap_reg_ppiten_pp1_it56 <= ap_reg_ppiten_pp1_it55;
            end if;
        end if;
    end process;


    -- ap_reg_ppiten_pp1_it57 assign process. --
    ap_reg_ppiten_pp1_it57_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_reg_ppiten_pp1_it57 <= ap_const_logic_0;
            else
                ap_reg_ppiten_pp1_it57 <= ap_reg_ppiten_pp1_it56;
            end if;
        end if;
    end process;


    -- ap_reg_ppiten_pp1_it58 assign process. --
    ap_reg_ppiten_pp1_it58_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_reg_ppiten_pp1_it58 <= ap_const_logic_0;
            else
                ap_reg_ppiten_pp1_it58 <= ap_reg_ppiten_pp1_it57;
            end if;
        end if;
    end process;


    -- ap_reg_ppiten_pp1_it59 assign process. --
    ap_reg_ppiten_pp1_it59_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_reg_ppiten_pp1_it59 <= ap_const_logic_0;
            else
                ap_reg_ppiten_pp1_it59 <= ap_reg_ppiten_pp1_it58;
            end if;
        end if;
    end process;


    -- ap_reg_ppiten_pp1_it6 assign process. --
    ap_reg_ppiten_pp1_it6_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_reg_ppiten_pp1_it6 <= ap_const_logic_0;
            else
                ap_reg_ppiten_pp1_it6 <= ap_reg_ppiten_pp1_it5;
            end if;
        end if;
    end process;


    -- ap_reg_ppiten_pp1_it60 assign process. --
    ap_reg_ppiten_pp1_it60_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_reg_ppiten_pp1_it60 <= ap_const_logic_0;
            else
                ap_reg_ppiten_pp1_it60 <= ap_reg_ppiten_pp1_it59;
            end if;
        end if;
    end process;


    -- ap_reg_ppiten_pp1_it61 assign process. --
    ap_reg_ppiten_pp1_it61_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_reg_ppiten_pp1_it61 <= ap_const_logic_0;
            else
                ap_reg_ppiten_pp1_it61 <= ap_reg_ppiten_pp1_it60;
            end if;
        end if;
    end process;


    -- ap_reg_ppiten_pp1_it62 assign process. --
    ap_reg_ppiten_pp1_it62_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_reg_ppiten_pp1_it62 <= ap_const_logic_0;
            else
                ap_reg_ppiten_pp1_it62 <= ap_reg_ppiten_pp1_it61;
            end if;
        end if;
    end process;


    -- ap_reg_ppiten_pp1_it63 assign process. --
    ap_reg_ppiten_pp1_it63_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_reg_ppiten_pp1_it63 <= ap_const_logic_0;
            else
                ap_reg_ppiten_pp1_it63 <= ap_reg_ppiten_pp1_it62;
            end if;
        end if;
    end process;


    -- ap_reg_ppiten_pp1_it64 assign process. --
    ap_reg_ppiten_pp1_it64_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_reg_ppiten_pp1_it64 <= ap_const_logic_0;
            else
                ap_reg_ppiten_pp1_it64 <= ap_reg_ppiten_pp1_it63;
            end if;
        end if;
    end process;


    -- ap_reg_ppiten_pp1_it65 assign process. --
    ap_reg_ppiten_pp1_it65_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_reg_ppiten_pp1_it65 <= ap_const_logic_0;
            else
                ap_reg_ppiten_pp1_it65 <= ap_reg_ppiten_pp1_it64;
            end if;
        end if;
    end process;


    -- ap_reg_ppiten_pp1_it66 assign process. --
    ap_reg_ppiten_pp1_it66_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_reg_ppiten_pp1_it66 <= ap_const_logic_0;
            else
                ap_reg_ppiten_pp1_it66 <= ap_reg_ppiten_pp1_it65;
            end if;
        end if;
    end process;


    -- ap_reg_ppiten_pp1_it67 assign process. --
    ap_reg_ppiten_pp1_it67_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_reg_ppiten_pp1_it67 <= ap_const_logic_0;
            else
                ap_reg_ppiten_pp1_it67 <= ap_reg_ppiten_pp1_it66;
            end if;
        end if;
    end process;


    -- ap_reg_ppiten_pp1_it68 assign process. --
    ap_reg_ppiten_pp1_it68_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_reg_ppiten_pp1_it68 <= ap_const_logic_0;
            else
                ap_reg_ppiten_pp1_it68 <= ap_reg_ppiten_pp1_it67;
            end if;
        end if;
    end process;


    -- ap_reg_ppiten_pp1_it69 assign process. --
    ap_reg_ppiten_pp1_it69_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_reg_ppiten_pp1_it69 <= ap_const_logic_0;
            else
                ap_reg_ppiten_pp1_it69 <= ap_reg_ppiten_pp1_it68;
            end if;
        end if;
    end process;


    -- ap_reg_ppiten_pp1_it7 assign process. --
    ap_reg_ppiten_pp1_it7_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_reg_ppiten_pp1_it7 <= ap_const_logic_0;
            else
                ap_reg_ppiten_pp1_it7 <= ap_reg_ppiten_pp1_it6;
            end if;
        end if;
    end process;


    -- ap_reg_ppiten_pp1_it70 assign process. --
    ap_reg_ppiten_pp1_it70_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_reg_ppiten_pp1_it70 <= ap_const_logic_0;
            else
                ap_reg_ppiten_pp1_it70 <= ap_reg_ppiten_pp1_it69;
            end if;
        end if;
    end process;


    -- ap_reg_ppiten_pp1_it71 assign process. --
    ap_reg_ppiten_pp1_it71_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_reg_ppiten_pp1_it71 <= ap_const_logic_0;
            else
                ap_reg_ppiten_pp1_it71 <= ap_reg_ppiten_pp1_it70;
            end if;
        end if;
    end process;


    -- ap_reg_ppiten_pp1_it72 assign process. --
    ap_reg_ppiten_pp1_it72_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_reg_ppiten_pp1_it72 <= ap_const_logic_0;
            else
                ap_reg_ppiten_pp1_it72 <= ap_reg_ppiten_pp1_it71;
            end if;
        end if;
    end process;


    -- ap_reg_ppiten_pp1_it73 assign process. --
    ap_reg_ppiten_pp1_it73_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_reg_ppiten_pp1_it73 <= ap_const_logic_0;
            else
                ap_reg_ppiten_pp1_it73 <= ap_reg_ppiten_pp1_it72;
            end if;
        end if;
    end process;


    -- ap_reg_ppiten_pp1_it74 assign process. --
    ap_reg_ppiten_pp1_it74_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_reg_ppiten_pp1_it74 <= ap_const_logic_0;
            else
                ap_reg_ppiten_pp1_it74 <= ap_reg_ppiten_pp1_it73;
            end if;
        end if;
    end process;


    -- ap_reg_ppiten_pp1_it75 assign process. --
    ap_reg_ppiten_pp1_it75_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_reg_ppiten_pp1_it75 <= ap_const_logic_0;
            else
                ap_reg_ppiten_pp1_it75 <= ap_reg_ppiten_pp1_it74;
            end if;
        end if;
    end process;


    -- ap_reg_ppiten_pp1_it8 assign process. --
    ap_reg_ppiten_pp1_it8_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_reg_ppiten_pp1_it8 <= ap_const_logic_0;
            else
                ap_reg_ppiten_pp1_it8 <= ap_reg_ppiten_pp1_it7;
            end if;
        end if;
    end process;


    -- ap_reg_ppiten_pp1_it9 assign process. --
    ap_reg_ppiten_pp1_it9_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_reg_ppiten_pp1_it9 <= ap_const_logic_0;
            else
                ap_reg_ppiten_pp1_it9 <= ap_reg_ppiten_pp1_it8;
            end if;
        end if;
    end process;


    -- i2_reg_321 assign process. --
    i2_reg_321_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((IsSourceFPGA_V = ap_const_lv1_0)) then
                if (ap_sig_bdd_1076) then 
                    i2_reg_321 <= ap_const_lv6_0;
                elsif (ap_sig_bdd_1074) then 
                    i2_reg_321 <= i_2_fu_421_p2;
                end if;
            end if; 
        end if;
    end process;

    -- i3_reg_332 assign process. --
    i3_reg_332_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_st3_fsm_2) and not(ap_sig_bdd_112) and ((not((IsSourceFPGA_V = ap_const_lv1_0)) and (IsEndFPGA_V_read_read_fu_130_p2 = ap_const_lv1_0)) or ((IsEndFPGA_V_read_read_fu_130_p2 = ap_const_lv1_0) and not((ap_const_lv1_0 = exitcond2_fu_415_p2)))))) then 
                i3_reg_332 <= ap_const_lv6_0;
            elsif (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_3) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and not(((((IsSourceFPGA_V = ap_const_lv1_0) and (ap_const_logic_0 = ap_sig_ioackin_OutToDownFPGA_V_real_V_TREADY)) or ((ap_const_logic_0 = ap_sig_ioackin_OutToDownFPGA_V_real_V_TREADY) and not((IsSourceFPGA_V = ap_const_lv1_0)))) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1))) and (ap_const_lv1_0 = exitcond3_fu_451_p2))) then 
                i3_reg_332 <= i_3_fu_457_p2;
            end if; 
        end if;
    end process;

    -- i4_reg_367 assign process. --
    i4_reg_367_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((IsSourceFPGA_V = ap_const_lv1_0) and (ap_const_logic_1 = ap_sig_cseq_ST_st6_fsm_4))) then 
                i4_reg_367 <= ap_const_lv6_0;
            elsif (((ap_const_logic_1 = ap_sig_cseq_ST_pp1_stg0_fsm_5) and (ap_const_logic_1 = ap_reg_ppiten_pp1_it0) and (ap_const_lv1_0 = exitcond_fu_501_p2))) then 
                i4_reg_367 <= i_4_fu_507_p2;
            end if; 
        end if;
    end process;

    -- i_reg_310 assign process. --
    i_reg_310_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond1_fu_379_p2 = ap_const_lv1_0) and not(ap_sig_bdd_95))) then 
                i_reg_310 <= i_1_fu_385_p2;
            elsif (((ap_const_logic_1 = ap_sig_cseq_ST_st1_fsm_0) and not((ap_start = ap_const_logic_0)))) then 
                i_reg_310 <= ap_const_lv6_0;
            end if; 
        end if;
    end process;

    -- p_Val2_10_reg_343 assign process. --
    p_Val2_10_reg_343_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((IsSourceFPGA_V = ap_const_lv1_0) and (ap_const_logic_1 = ap_sig_cseq_ST_st6_fsm_4))) then 
                p_Val2_10_reg_343 <= ap_const_lv23_0;
            elsif (((ap_const_logic_1 = ap_reg_ppiten_pp1_it75) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond_reg_790_pp1_it74))) then 
                p_Val2_10_reg_343 <= p_Val2_11_fu_676_p2(36 downto 14);
            end if; 
        end if;
    end process;

    -- p_Val2_5_reg_355 assign process. --
    p_Val2_5_reg_355_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((IsSourceFPGA_V = ap_const_lv1_0) and (ap_const_logic_1 = ap_sig_cseq_ST_st6_fsm_4))) then 
                p_Val2_5_reg_355 <= ap_const_lv23_0;
            elsif (((ap_const_logic_1 = ap_reg_ppiten_pp1_it75) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond_reg_790_pp1_it74))) then 
                p_Val2_5_reg_355 <= p_Val2_6_fu_645_p2(36 downto 14);
            end if; 
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_sig_cseq_ST_st6_fsm_4)) then
                FreqSampleIndex_V_load_reg_784 <= FreqSampleIndex_V;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_pp1_stg0_fsm_5) and (ap_const_lv1_0 = exitcond_reg_790))) then
                LocalFPGADataFIFO_imag_V_load_reg_824 <= LocalFPGADataFIFO_imag_V_q0;
                LocalFPGADataFIFO_real_V_load_reg_819 <= LocalFPGADataFIFO_real_V_q0;
                UpFPGADataFIFO_imag_V_load_reg_834 <= UpFPGADataFIFO_imag_V_q0;
                UpFPGADataFIFO_real_V_load_reg_829 <= UpFPGADataFIFO_real_V_q0;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_lv1_0 = ap_reg_ppstg_exitcond_reg_790_pp1_it1)) then
                OP2_V_2_reg_853 <= OP2_V_2_fu_527_p1;
                OP2_V_reg_839 <= OP2_V_fu_521_p1;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_true = ap_true)) then
                ap_reg_ppstg_UpFPGADataFIFO_real_V_load_reg_829_pp1_it2 <= UpFPGADataFIFO_real_V_load_reg_829;
                ap_reg_ppstg_exitcond_reg_790_pp1_it10 <= ap_reg_ppstg_exitcond_reg_790_pp1_it9;
                ap_reg_ppstg_exitcond_reg_790_pp1_it11 <= ap_reg_ppstg_exitcond_reg_790_pp1_it10;
                ap_reg_ppstg_exitcond_reg_790_pp1_it12 <= ap_reg_ppstg_exitcond_reg_790_pp1_it11;
                ap_reg_ppstg_exitcond_reg_790_pp1_it13 <= ap_reg_ppstg_exitcond_reg_790_pp1_it12;
                ap_reg_ppstg_exitcond_reg_790_pp1_it14 <= ap_reg_ppstg_exitcond_reg_790_pp1_it13;
                ap_reg_ppstg_exitcond_reg_790_pp1_it15 <= ap_reg_ppstg_exitcond_reg_790_pp1_it14;
                ap_reg_ppstg_exitcond_reg_790_pp1_it16 <= ap_reg_ppstg_exitcond_reg_790_pp1_it15;
                ap_reg_ppstg_exitcond_reg_790_pp1_it17 <= ap_reg_ppstg_exitcond_reg_790_pp1_it16;
                ap_reg_ppstg_exitcond_reg_790_pp1_it18 <= ap_reg_ppstg_exitcond_reg_790_pp1_it17;
                ap_reg_ppstg_exitcond_reg_790_pp1_it19 <= ap_reg_ppstg_exitcond_reg_790_pp1_it18;
                ap_reg_ppstg_exitcond_reg_790_pp1_it2 <= ap_reg_ppstg_exitcond_reg_790_pp1_it1;
                ap_reg_ppstg_exitcond_reg_790_pp1_it20 <= ap_reg_ppstg_exitcond_reg_790_pp1_it19;
                ap_reg_ppstg_exitcond_reg_790_pp1_it21 <= ap_reg_ppstg_exitcond_reg_790_pp1_it20;
                ap_reg_ppstg_exitcond_reg_790_pp1_it22 <= ap_reg_ppstg_exitcond_reg_790_pp1_it21;
                ap_reg_ppstg_exitcond_reg_790_pp1_it23 <= ap_reg_ppstg_exitcond_reg_790_pp1_it22;
                ap_reg_ppstg_exitcond_reg_790_pp1_it24 <= ap_reg_ppstg_exitcond_reg_790_pp1_it23;
                ap_reg_ppstg_exitcond_reg_790_pp1_it25 <= ap_reg_ppstg_exitcond_reg_790_pp1_it24;
                ap_reg_ppstg_exitcond_reg_790_pp1_it26 <= ap_reg_ppstg_exitcond_reg_790_pp1_it25;
                ap_reg_ppstg_exitcond_reg_790_pp1_it27 <= ap_reg_ppstg_exitcond_reg_790_pp1_it26;
                ap_reg_ppstg_exitcond_reg_790_pp1_it28 <= ap_reg_ppstg_exitcond_reg_790_pp1_it27;
                ap_reg_ppstg_exitcond_reg_790_pp1_it29 <= ap_reg_ppstg_exitcond_reg_790_pp1_it28;
                ap_reg_ppstg_exitcond_reg_790_pp1_it3 <= ap_reg_ppstg_exitcond_reg_790_pp1_it2;
                ap_reg_ppstg_exitcond_reg_790_pp1_it30 <= ap_reg_ppstg_exitcond_reg_790_pp1_it29;
                ap_reg_ppstg_exitcond_reg_790_pp1_it31 <= ap_reg_ppstg_exitcond_reg_790_pp1_it30;
                ap_reg_ppstg_exitcond_reg_790_pp1_it32 <= ap_reg_ppstg_exitcond_reg_790_pp1_it31;
                ap_reg_ppstg_exitcond_reg_790_pp1_it33 <= ap_reg_ppstg_exitcond_reg_790_pp1_it32;
                ap_reg_ppstg_exitcond_reg_790_pp1_it34 <= ap_reg_ppstg_exitcond_reg_790_pp1_it33;
                ap_reg_ppstg_exitcond_reg_790_pp1_it35 <= ap_reg_ppstg_exitcond_reg_790_pp1_it34;
                ap_reg_ppstg_exitcond_reg_790_pp1_it36 <= ap_reg_ppstg_exitcond_reg_790_pp1_it35;
                ap_reg_ppstg_exitcond_reg_790_pp1_it37 <= ap_reg_ppstg_exitcond_reg_790_pp1_it36;
                ap_reg_ppstg_exitcond_reg_790_pp1_it38 <= ap_reg_ppstg_exitcond_reg_790_pp1_it37;
                ap_reg_ppstg_exitcond_reg_790_pp1_it39 <= ap_reg_ppstg_exitcond_reg_790_pp1_it38;
                ap_reg_ppstg_exitcond_reg_790_pp1_it4 <= ap_reg_ppstg_exitcond_reg_790_pp1_it3;
                ap_reg_ppstg_exitcond_reg_790_pp1_it40 <= ap_reg_ppstg_exitcond_reg_790_pp1_it39;
                ap_reg_ppstg_exitcond_reg_790_pp1_it41 <= ap_reg_ppstg_exitcond_reg_790_pp1_it40;
                ap_reg_ppstg_exitcond_reg_790_pp1_it42 <= ap_reg_ppstg_exitcond_reg_790_pp1_it41;
                ap_reg_ppstg_exitcond_reg_790_pp1_it43 <= ap_reg_ppstg_exitcond_reg_790_pp1_it42;
                ap_reg_ppstg_exitcond_reg_790_pp1_it44 <= ap_reg_ppstg_exitcond_reg_790_pp1_it43;
                ap_reg_ppstg_exitcond_reg_790_pp1_it45 <= ap_reg_ppstg_exitcond_reg_790_pp1_it44;
                ap_reg_ppstg_exitcond_reg_790_pp1_it46 <= ap_reg_ppstg_exitcond_reg_790_pp1_it45;
                ap_reg_ppstg_exitcond_reg_790_pp1_it47 <= ap_reg_ppstg_exitcond_reg_790_pp1_it46;
                ap_reg_ppstg_exitcond_reg_790_pp1_it48 <= ap_reg_ppstg_exitcond_reg_790_pp1_it47;
                ap_reg_ppstg_exitcond_reg_790_pp1_it49 <= ap_reg_ppstg_exitcond_reg_790_pp1_it48;
                ap_reg_ppstg_exitcond_reg_790_pp1_it5 <= ap_reg_ppstg_exitcond_reg_790_pp1_it4;
                ap_reg_ppstg_exitcond_reg_790_pp1_it50 <= ap_reg_ppstg_exitcond_reg_790_pp1_it49;
                ap_reg_ppstg_exitcond_reg_790_pp1_it51 <= ap_reg_ppstg_exitcond_reg_790_pp1_it50;
                ap_reg_ppstg_exitcond_reg_790_pp1_it52 <= ap_reg_ppstg_exitcond_reg_790_pp1_it51;
                ap_reg_ppstg_exitcond_reg_790_pp1_it53 <= ap_reg_ppstg_exitcond_reg_790_pp1_it52;
                ap_reg_ppstg_exitcond_reg_790_pp1_it54 <= ap_reg_ppstg_exitcond_reg_790_pp1_it53;
                ap_reg_ppstg_exitcond_reg_790_pp1_it55 <= ap_reg_ppstg_exitcond_reg_790_pp1_it54;
                ap_reg_ppstg_exitcond_reg_790_pp1_it56 <= ap_reg_ppstg_exitcond_reg_790_pp1_it55;
                ap_reg_ppstg_exitcond_reg_790_pp1_it57 <= ap_reg_ppstg_exitcond_reg_790_pp1_it56;
                ap_reg_ppstg_exitcond_reg_790_pp1_it58 <= ap_reg_ppstg_exitcond_reg_790_pp1_it57;
                ap_reg_ppstg_exitcond_reg_790_pp1_it59 <= ap_reg_ppstg_exitcond_reg_790_pp1_it58;
                ap_reg_ppstg_exitcond_reg_790_pp1_it6 <= ap_reg_ppstg_exitcond_reg_790_pp1_it5;
                ap_reg_ppstg_exitcond_reg_790_pp1_it60 <= ap_reg_ppstg_exitcond_reg_790_pp1_it59;
                ap_reg_ppstg_exitcond_reg_790_pp1_it61 <= ap_reg_ppstg_exitcond_reg_790_pp1_it60;
                ap_reg_ppstg_exitcond_reg_790_pp1_it62 <= ap_reg_ppstg_exitcond_reg_790_pp1_it61;
                ap_reg_ppstg_exitcond_reg_790_pp1_it63 <= ap_reg_ppstg_exitcond_reg_790_pp1_it62;
                ap_reg_ppstg_exitcond_reg_790_pp1_it64 <= ap_reg_ppstg_exitcond_reg_790_pp1_it63;
                ap_reg_ppstg_exitcond_reg_790_pp1_it65 <= ap_reg_ppstg_exitcond_reg_790_pp1_it64;
                ap_reg_ppstg_exitcond_reg_790_pp1_it66 <= ap_reg_ppstg_exitcond_reg_790_pp1_it65;
                ap_reg_ppstg_exitcond_reg_790_pp1_it67 <= ap_reg_ppstg_exitcond_reg_790_pp1_it66;
                ap_reg_ppstg_exitcond_reg_790_pp1_it68 <= ap_reg_ppstg_exitcond_reg_790_pp1_it67;
                ap_reg_ppstg_exitcond_reg_790_pp1_it69 <= ap_reg_ppstg_exitcond_reg_790_pp1_it68;
                ap_reg_ppstg_exitcond_reg_790_pp1_it7 <= ap_reg_ppstg_exitcond_reg_790_pp1_it6;
                ap_reg_ppstg_exitcond_reg_790_pp1_it70 <= ap_reg_ppstg_exitcond_reg_790_pp1_it69;
                ap_reg_ppstg_exitcond_reg_790_pp1_it71 <= ap_reg_ppstg_exitcond_reg_790_pp1_it70;
                ap_reg_ppstg_exitcond_reg_790_pp1_it72 <= ap_reg_ppstg_exitcond_reg_790_pp1_it71;
                ap_reg_ppstg_exitcond_reg_790_pp1_it73 <= ap_reg_ppstg_exitcond_reg_790_pp1_it72;
                ap_reg_ppstg_exitcond_reg_790_pp1_it74 <= ap_reg_ppstg_exitcond_reg_790_pp1_it73;
                ap_reg_ppstg_exitcond_reg_790_pp1_it8 <= ap_reg_ppstg_exitcond_reg_790_pp1_it7;
                ap_reg_ppstg_exitcond_reg_790_pp1_it9 <= ap_reg_ppstg_exitcond_reg_790_pp1_it8;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_sig_cseq_ST_pp1_stg0_fsm_5)) then
                ap_reg_ppstg_exitcond_reg_790_pp1_it1 <= exitcond_reg_790;
                exitcond_reg_790 <= exitcond_fu_501_p2;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_lv1_0 = ap_reg_ppstg_exitcond_reg_790_pp1_it3)) then
                p_Val2_1_reg_867 <= grp_fu_530_p2;
                p_Val2_2_reg_872 <= grp_fu_536_p2;
                p_Val2_3_reg_877 <= grp_fu_542_p2;
                p_Val2_7_reg_882 <= grp_fu_548_p2;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_lv1_0 = ap_reg_ppstg_exitcond_reg_790_pp1_it4)) then
                p_Val2_4_reg_887 <= p_Val2_4_fu_574_p2;
                p_Val2_9_reg_897 <= p_Val2_9_fu_592_p2;
                r_V_reg_892 <= r_V_fu_586_p2;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_lv1_0 = ap_reg_ppstg_exitcond_reg_790_pp1_it73)) then
                tmp_15_reg_918 <= grp_fu_607_p2;
                tmp_18_reg_923 <= grp_fu_624_p2;
            end if;
        end if;
    end process;

    -- the next state (ap_NS_fsm) of the state machine. --
    ap_NS_fsm_assign_proc : process (ap_start, ap_CS_fsm, IsSourceFPGA_V, IsEndFPGA_V_read_read_fu_130_p2, exitcond1_fu_379_p2, ap_sig_bdd_95, exitcond2_fu_415_p2, ap_sig_bdd_112, exitcond3_fu_451_p2, ap_reg_ppiten_pp0_it0, ap_sig_ioackin_OutToDownFPGA_V_real_V_TREADY, ap_reg_ppiten_pp0_it1, exitcond_fu_501_p2, ap_reg_ppiten_pp1_it0, ap_reg_ppiten_pp1_it1, ap_reg_ppiten_pp1_it74, ap_reg_ppiten_pp1_it75)
    begin
        case ap_CS_fsm is
            when ap_ST_st1_fsm_0 => 
                if (not((ap_start = ap_const_logic_0))) then
                    ap_NS_fsm <= ap_ST_st2_fsm_1;
                else
                    ap_NS_fsm <= ap_ST_st1_fsm_0;
                end if;
            when ap_ST_st2_fsm_1 => 
                if ((not(ap_sig_bdd_95) and not((exitcond1_fu_379_p2 = ap_const_lv1_0)))) then
                    ap_NS_fsm <= ap_ST_st3_fsm_2;
                elsif (((exitcond1_fu_379_p2 = ap_const_lv1_0) and not(ap_sig_bdd_95))) then
                    ap_NS_fsm <= ap_ST_st2_fsm_1;
                else
                    ap_NS_fsm <= ap_ST_st2_fsm_1;
                end if;
            when ap_ST_st3_fsm_2 => 
                if ((not(ap_sig_bdd_112) and ((not((IsSourceFPGA_V = ap_const_lv1_0)) and not((IsEndFPGA_V_read_read_fu_130_p2 = ap_const_lv1_0))) or (not((ap_const_lv1_0 = exitcond2_fu_415_p2)) and not((IsEndFPGA_V_read_read_fu_130_p2 = ap_const_lv1_0)))))) then
                    ap_NS_fsm <= ap_ST_st6_fsm_4;
                elsif ((not(ap_sig_bdd_112) and ((not((IsSourceFPGA_V = ap_const_lv1_0)) and (IsEndFPGA_V_read_read_fu_130_p2 = ap_const_lv1_0)) or ((IsEndFPGA_V_read_read_fu_130_p2 = ap_const_lv1_0) and not((ap_const_lv1_0 = exitcond2_fu_415_p2)))))) then
                    ap_NS_fsm <= ap_ST_pp0_stg0_fsm_3;
                elsif (((IsSourceFPGA_V = ap_const_lv1_0) and (ap_const_lv1_0 = exitcond2_fu_415_p2) and not(ap_sig_bdd_112))) then
                    ap_NS_fsm <= ap_ST_st3_fsm_2;
                else
                    ap_NS_fsm <= ap_ST_st3_fsm_2;
                end if;
            when ap_ST_pp0_stg0_fsm_3 => 
                if (not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and not(((((IsSourceFPGA_V = ap_const_lv1_0) and (ap_const_logic_0 = ap_sig_ioackin_OutToDownFPGA_V_real_V_TREADY)) or ((ap_const_logic_0 = ap_sig_ioackin_OutToDownFPGA_V_real_V_TREADY) and not((IsSourceFPGA_V = ap_const_lv1_0)))) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1))) and not((ap_const_lv1_0 = exitcond3_fu_451_p2))))) then
                    ap_NS_fsm <= ap_ST_pp0_stg0_fsm_3;
                elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and not(((((IsSourceFPGA_V = ap_const_lv1_0) and (ap_const_logic_0 = ap_sig_ioackin_OutToDownFPGA_V_real_V_TREADY)) or ((ap_const_logic_0 = ap_sig_ioackin_OutToDownFPGA_V_real_V_TREADY) and not((IsSourceFPGA_V = ap_const_lv1_0)))) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1))) and not((ap_const_lv1_0 = exitcond3_fu_451_p2)))) then
                    ap_NS_fsm <= ap_ST_st6_fsm_4;
                else
                    ap_NS_fsm <= ap_ST_pp0_stg0_fsm_3;
                end if;
            when ap_ST_st6_fsm_4 => 
                if (not((IsSourceFPGA_V = ap_const_lv1_0))) then
                    ap_NS_fsm <= ap_ST_st83_fsm_6;
                else
                    ap_NS_fsm <= ap_ST_pp1_stg0_fsm_5;
                end if;
            when ap_ST_pp1_stg0_fsm_5 => 
                if ((not(((ap_const_logic_1 = ap_reg_ppiten_pp1_it75) and not((ap_const_logic_1 = ap_reg_ppiten_pp1_it74)))) and not(((ap_const_logic_1 = ap_reg_ppiten_pp1_it0) and not((ap_const_lv1_0 = exitcond_fu_501_p2)) and not((ap_const_logic_1 = ap_reg_ppiten_pp1_it1)))))) then
                    ap_NS_fsm <= ap_ST_pp1_stg0_fsm_5;
                elsif (((ap_const_logic_1 = ap_reg_ppiten_pp1_it0) and not((ap_const_lv1_0 = exitcond_fu_501_p2)) and not((ap_const_logic_1 = ap_reg_ppiten_pp1_it1)))) then
                    ap_NS_fsm <= ap_ST_st83_fsm_6;
                else
                    ap_NS_fsm <= ap_ST_st83_fsm_6;
                end if;
            when ap_ST_st83_fsm_6 => 
                ap_NS_fsm <= ap_ST_st1_fsm_0;
            when others =>  
                ap_NS_fsm <= "XXXXXXX";
        end case;
    end process;

    -- ImbalanceOut_imag_V_address0 assign process. --
    ImbalanceOut_imag_V_address0_assign_proc : process(ap_sig_cseq_ST_st6_fsm_4, tmp_9_fu_495_p1, tmp_2_fu_692_p1, ap_sig_cseq_ST_st83_fsm_6)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st83_fsm_6)) then 
            ImbalanceOut_imag_V_address0 <= tmp_2_fu_692_p1(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st6_fsm_4)) then 
            ImbalanceOut_imag_V_address0 <= tmp_9_fu_495_p1(4 - 1 downto 0);
        else 
            ImbalanceOut_imag_V_address0 <= "XXXX";
        end if; 
    end process;


    -- ImbalanceOut_imag_V_ce0 assign process. --
    ImbalanceOut_imag_V_ce0_assign_proc : process(ap_sig_cseq_ST_st6_fsm_4, ap_sig_cseq_ST_st83_fsm_6)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st6_fsm_4) or (ap_const_logic_1 = ap_sig_cseq_ST_st83_fsm_6))) then 
            ImbalanceOut_imag_V_ce0 <= ap_const_logic_1;
        else 
            ImbalanceOut_imag_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    -- ImbalanceOut_imag_V_d0 assign process. --
    ImbalanceOut_imag_V_d0_assign_proc : process(p_Val2_10_reg_343, ap_sig_cseq_ST_st6_fsm_4, ap_sig_cseq_ST_st83_fsm_6)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st83_fsm_6)) then 
            ImbalanceOut_imag_V_d0 <= p_Val2_10_reg_343(22 downto 5);
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st6_fsm_4)) then 
            ImbalanceOut_imag_V_d0 <= ap_const_lv18_0;
        else 
            ImbalanceOut_imag_V_d0 <= "XXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    -- ImbalanceOut_imag_V_we0 assign process. --
    ImbalanceOut_imag_V_we0_assign_proc : process(IsSourceFPGA_V, ap_sig_cseq_ST_st6_fsm_4, ap_sig_cseq_ST_st83_fsm_6)
    begin
        if (((not((IsSourceFPGA_V = ap_const_lv1_0)) and (ap_const_logic_1 = ap_sig_cseq_ST_st6_fsm_4)) or ((IsSourceFPGA_V = ap_const_lv1_0) and (ap_const_logic_1 = ap_sig_cseq_ST_st83_fsm_6)))) then 
            ImbalanceOut_imag_V_we0 <= ap_const_logic_1;
        else 
            ImbalanceOut_imag_V_we0 <= ap_const_logic_0;
        end if; 
    end process;


    -- ImbalanceOut_real_V_address0 assign process. --
    ImbalanceOut_real_V_address0_assign_proc : process(ap_sig_cseq_ST_st6_fsm_4, tmp_9_fu_495_p1, tmp_2_fu_692_p1, ap_sig_cseq_ST_st83_fsm_6)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st83_fsm_6)) then 
            ImbalanceOut_real_V_address0 <= tmp_2_fu_692_p1(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st6_fsm_4)) then 
            ImbalanceOut_real_V_address0 <= tmp_9_fu_495_p1(4 - 1 downto 0);
        else 
            ImbalanceOut_real_V_address0 <= "XXXX";
        end if; 
    end process;


    -- ImbalanceOut_real_V_ce0 assign process. --
    ImbalanceOut_real_V_ce0_assign_proc : process(ap_sig_cseq_ST_st6_fsm_4, ap_sig_cseq_ST_st83_fsm_6)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st6_fsm_4) or (ap_const_logic_1 = ap_sig_cseq_ST_st83_fsm_6))) then 
            ImbalanceOut_real_V_ce0 <= ap_const_logic_1;
        else 
            ImbalanceOut_real_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    -- ImbalanceOut_real_V_d0 assign process. --
    ImbalanceOut_real_V_d0_assign_proc : process(p_Val2_5_reg_355, ap_sig_cseq_ST_st6_fsm_4, ap_sig_cseq_ST_st83_fsm_6)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st83_fsm_6)) then 
            ImbalanceOut_real_V_d0 <= p_Val2_5_reg_355(22 downto 5);
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st6_fsm_4)) then 
            ImbalanceOut_real_V_d0 <= ap_const_lv18_0;
        else 
            ImbalanceOut_real_V_d0 <= "XXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    -- ImbalanceOut_real_V_we0 assign process. --
    ImbalanceOut_real_V_we0_assign_proc : process(IsSourceFPGA_V, ap_sig_cseq_ST_st6_fsm_4, ap_sig_cseq_ST_st83_fsm_6)
    begin
        if (((not((IsSourceFPGA_V = ap_const_lv1_0)) and (ap_const_logic_1 = ap_sig_cseq_ST_st6_fsm_4)) or ((IsSourceFPGA_V = ap_const_lv1_0) and (ap_const_logic_1 = ap_sig_cseq_ST_st83_fsm_6)))) then 
            ImbalanceOut_real_V_we0 <= ap_const_logic_1;
        else 
            ImbalanceOut_real_V_we0 <= ap_const_logic_0;
        end if; 
    end process;


    -- InFromLocalFPGA_V_imag_V_TREADY assign process. --
    InFromLocalFPGA_V_imag_V_TREADY_assign_proc : process(ap_sig_cseq_ST_st2_fsm_1, exitcond1_fu_379_p2, ap_sig_bdd_95)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond1_fu_379_p2 = ap_const_lv1_0) and not(ap_sig_bdd_95))) then 
            InFromLocalFPGA_V_imag_V_TREADY <= ap_const_logic_1;
        else 
            InFromLocalFPGA_V_imag_V_TREADY <= ap_const_logic_0;
        end if; 
    end process;


    -- InFromLocalFPGA_V_real_V_TREADY assign process. --
    InFromLocalFPGA_V_real_V_TREADY_assign_proc : process(ap_sig_cseq_ST_st2_fsm_1, exitcond1_fu_379_p2, ap_sig_bdd_95)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond1_fu_379_p2 = ap_const_lv1_0) and not(ap_sig_bdd_95))) then 
            InFromLocalFPGA_V_real_V_TREADY <= ap_const_logic_1;
        else 
            InFromLocalFPGA_V_real_V_TREADY <= ap_const_logic_0;
        end if; 
    end process;


    -- InFromUpFPGA_V_imag_V_TREADY assign process. --
    InFromUpFPGA_V_imag_V_TREADY_assign_proc : process(IsSourceFPGA_V, exitcond2_fu_415_p2, ap_sig_cseq_ST_st3_fsm_2, ap_sig_bdd_112)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st3_fsm_2) and (IsSourceFPGA_V = ap_const_lv1_0) and (ap_const_lv1_0 = exitcond2_fu_415_p2) and not(ap_sig_bdd_112))) then 
            InFromUpFPGA_V_imag_V_TREADY <= ap_const_logic_1;
        else 
            InFromUpFPGA_V_imag_V_TREADY <= ap_const_logic_0;
        end if; 
    end process;


    -- InFromUpFPGA_V_real_V_TREADY assign process. --
    InFromUpFPGA_V_real_V_TREADY_assign_proc : process(IsSourceFPGA_V, exitcond2_fu_415_p2, ap_sig_cseq_ST_st3_fsm_2, ap_sig_bdd_112)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st3_fsm_2) and (IsSourceFPGA_V = ap_const_lv1_0) and (ap_const_lv1_0 = exitcond2_fu_415_p2) and not(ap_sig_bdd_112))) then 
            InFromUpFPGA_V_real_V_TREADY <= ap_const_logic_1;
        else 
            InFromUpFPGA_V_real_V_TREADY <= ap_const_logic_0;
        end if; 
    end process;

    IsEndFPGA_V_read_read_fu_130_p2 <= IsEndFPGA_V;

    -- LocalFPGADataFIFO_imag_V_address0 assign process. --
    LocalFPGADataFIFO_imag_V_address0_assign_proc : process(ap_sig_cseq_ST_st2_fsm_1, ap_sig_cseq_ST_pp0_stg0_fsm_3, ap_reg_ppiten_pp0_it0, ap_sig_cseq_ST_pp1_stg0_fsm_5, ap_reg_ppiten_pp1_it0, tmp_fu_409_p1, tmp_5_fu_463_p1, tmp_6_fu_513_p1)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1)) then 
            LocalFPGADataFIFO_imag_V_address0 <= tmp_fu_409_p1(5 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_sig_cseq_ST_pp1_stg0_fsm_5) and (ap_const_logic_1 = ap_reg_ppiten_pp1_it0))) then 
            LocalFPGADataFIFO_imag_V_address0 <= tmp_6_fu_513_p1(5 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_3) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it0))) then 
            LocalFPGADataFIFO_imag_V_address0 <= tmp_5_fu_463_p1(5 - 1 downto 0);
        else 
            LocalFPGADataFIFO_imag_V_address0 <= "XXXXX";
        end if; 
    end process;


    -- LocalFPGADataFIFO_imag_V_ce0 assign process. --
    LocalFPGADataFIFO_imag_V_ce0_assign_proc : process(IsSourceFPGA_V, ap_sig_cseq_ST_st2_fsm_1, ap_sig_bdd_95, ap_sig_cseq_ST_pp0_stg0_fsm_3, ap_reg_ppiten_pp0_it0, ap_sig_ioackin_OutToDownFPGA_V_real_V_TREADY, ap_reg_ppiten_pp0_it1, ap_sig_cseq_ST_pp1_stg0_fsm_5, ap_reg_ppiten_pp1_it0)
    begin
        if ((((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and not(ap_sig_bdd_95)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_3) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and not(((((IsSourceFPGA_V = ap_const_lv1_0) and (ap_const_logic_0 = ap_sig_ioackin_OutToDownFPGA_V_real_V_TREADY)) or ((ap_const_logic_0 = ap_sig_ioackin_OutToDownFPGA_V_real_V_TREADY) and not((IsSourceFPGA_V = ap_const_lv1_0)))) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp1_stg0_fsm_5) and (ap_const_logic_1 = ap_reg_ppiten_pp1_it0)))) then 
            LocalFPGADataFIFO_imag_V_ce0 <= ap_const_logic_1;
        else 
            LocalFPGADataFIFO_imag_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    LocalFPGADataFIFO_imag_V_d0 <= InFromLocalFPGA_V_imag_V_TDATA(18 - 1 downto 0);

    -- LocalFPGADataFIFO_imag_V_we0 assign process. --
    LocalFPGADataFIFO_imag_V_we0_assign_proc : process(ap_sig_cseq_ST_st2_fsm_1, exitcond1_fu_379_p2, ap_sig_bdd_95)
    begin
        if ((((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond1_fu_379_p2 = ap_const_lv1_0) and not(ap_sig_bdd_95)))) then 
            LocalFPGADataFIFO_imag_V_we0 <= ap_const_logic_1;
        else 
            LocalFPGADataFIFO_imag_V_we0 <= ap_const_logic_0;
        end if; 
    end process;


    -- LocalFPGADataFIFO_real_V_address0 assign process. --
    LocalFPGADataFIFO_real_V_address0_assign_proc : process(ap_sig_cseq_ST_st2_fsm_1, ap_sig_cseq_ST_pp0_stg0_fsm_3, ap_reg_ppiten_pp0_it0, ap_sig_cseq_ST_pp1_stg0_fsm_5, ap_reg_ppiten_pp1_it0, tmp_fu_409_p1, tmp_5_fu_463_p1, tmp_6_fu_513_p1)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1)) then 
            LocalFPGADataFIFO_real_V_address0 <= tmp_fu_409_p1(5 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_sig_cseq_ST_pp1_stg0_fsm_5) and (ap_const_logic_1 = ap_reg_ppiten_pp1_it0))) then 
            LocalFPGADataFIFO_real_V_address0 <= tmp_6_fu_513_p1(5 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_3) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it0))) then 
            LocalFPGADataFIFO_real_V_address0 <= tmp_5_fu_463_p1(5 - 1 downto 0);
        else 
            LocalFPGADataFIFO_real_V_address0 <= "XXXXX";
        end if; 
    end process;


    -- LocalFPGADataFIFO_real_V_ce0 assign process. --
    LocalFPGADataFIFO_real_V_ce0_assign_proc : process(IsSourceFPGA_V, ap_sig_cseq_ST_st2_fsm_1, ap_sig_bdd_95, ap_sig_cseq_ST_pp0_stg0_fsm_3, ap_reg_ppiten_pp0_it0, ap_sig_ioackin_OutToDownFPGA_V_real_V_TREADY, ap_reg_ppiten_pp0_it1, ap_sig_cseq_ST_pp1_stg0_fsm_5, ap_reg_ppiten_pp1_it0)
    begin
        if ((((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and not(ap_sig_bdd_95)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_3) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and not(((((IsSourceFPGA_V = ap_const_lv1_0) and (ap_const_logic_0 = ap_sig_ioackin_OutToDownFPGA_V_real_V_TREADY)) or ((ap_const_logic_0 = ap_sig_ioackin_OutToDownFPGA_V_real_V_TREADY) and not((IsSourceFPGA_V = ap_const_lv1_0)))) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp1_stg0_fsm_5) and (ap_const_logic_1 = ap_reg_ppiten_pp1_it0)))) then 
            LocalFPGADataFIFO_real_V_ce0 <= ap_const_logic_1;
        else 
            LocalFPGADataFIFO_real_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    LocalFPGADataFIFO_real_V_d0 <= InFromLocalFPGA_V_real_V_TDATA(18 - 1 downto 0);

    -- LocalFPGADataFIFO_real_V_we0 assign process. --
    LocalFPGADataFIFO_real_V_we0_assign_proc : process(ap_sig_cseq_ST_st2_fsm_1, exitcond1_fu_379_p2, ap_sig_bdd_95)
    begin
        if ((((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond1_fu_379_p2 = ap_const_lv1_0) and not(ap_sig_bdd_95)))) then 
            LocalFPGADataFIFO_real_V_we0 <= ap_const_logic_1;
        else 
            LocalFPGADataFIFO_real_V_we0 <= ap_const_logic_0;
        end if; 
    end process;

        OP1_V_1_fu_524_p1 <= std_logic_vector(resize(signed(UpFPGADataFIFO_imag_V_load_reg_834),36));

        OP1_V_fu_554_p1 <= std_logic_vector(resize(signed(ap_reg_ppstg_UpFPGADataFIFO_real_V_load_reg_829_pp1_it2),36));

        OP2_V_2_fu_527_p1 <= std_logic_vector(resize(signed(LocalFPGADataFIFO_imag_V_load_reg_824),36));

        OP2_V_fu_521_p1 <= std_logic_vector(resize(signed(LocalFPGADataFIFO_real_V_load_reg_819),36));


    -- OutToDownFPGA_V_imag_V_TDATA assign process. --
    OutToDownFPGA_V_imag_V_TDATA_assign_proc : process(IsSourceFPGA_V, cast3_fu_476_p1, cast1_fu_486_p1, ap_sig_bdd_782)
    begin
        if (ap_sig_bdd_782) then
            if (not((IsSourceFPGA_V = ap_const_lv1_0))) then 
                OutToDownFPGA_V_imag_V_TDATA <= cast1_fu_486_p1;
            elsif ((IsSourceFPGA_V = ap_const_lv1_0)) then 
                OutToDownFPGA_V_imag_V_TDATA <= cast3_fu_476_p1;
            else 
                OutToDownFPGA_V_imag_V_TDATA <= "XXXXXXXXXXXXXXXXXXXXXXXX";
            end if;
        else 
            OutToDownFPGA_V_imag_V_TDATA <= "XXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    -- OutToDownFPGA_V_imag_V_TVALID assign process. --
    OutToDownFPGA_V_imag_V_TVALID_assign_proc : process(IsSourceFPGA_V, ap_sig_cseq_ST_pp0_stg0_fsm_3, ap_reg_ppiten_pp0_it1, ap_reg_ioackin_OutToDownFPGA_V_imag_V_TREADY)
    begin
        if ((((IsSourceFPGA_V = ap_const_lv1_0) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_3) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_logic_0 = ap_reg_ioackin_OutToDownFPGA_V_imag_V_TREADY)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_3) and not((IsSourceFPGA_V = ap_const_lv1_0)) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_logic_0 = ap_reg_ioackin_OutToDownFPGA_V_imag_V_TREADY)))) then 
            OutToDownFPGA_V_imag_V_TVALID <= ap_const_logic_1;
        else 
            OutToDownFPGA_V_imag_V_TVALID <= ap_const_logic_0;
        end if; 
    end process;


    -- OutToDownFPGA_V_real_V_TDATA assign process. --
    OutToDownFPGA_V_real_V_TDATA_assign_proc : process(IsSourceFPGA_V, cast2_fu_471_p1, cast_fu_481_p1, ap_sig_bdd_782)
    begin
        if (ap_sig_bdd_782) then
            if (not((IsSourceFPGA_V = ap_const_lv1_0))) then 
                OutToDownFPGA_V_real_V_TDATA <= cast_fu_481_p1;
            elsif ((IsSourceFPGA_V = ap_const_lv1_0)) then 
                OutToDownFPGA_V_real_V_TDATA <= cast2_fu_471_p1;
            else 
                OutToDownFPGA_V_real_V_TDATA <= "XXXXXXXXXXXXXXXXXXXXXXXX";
            end if;
        else 
            OutToDownFPGA_V_real_V_TDATA <= "XXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    -- OutToDownFPGA_V_real_V_TVALID assign process. --
    OutToDownFPGA_V_real_V_TVALID_assign_proc : process(IsSourceFPGA_V, ap_sig_cseq_ST_pp0_stg0_fsm_3, ap_reg_ppiten_pp0_it1, ap_reg_ioackin_OutToDownFPGA_V_real_V_TREADY)
    begin
        if ((((IsSourceFPGA_V = ap_const_lv1_0) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_3) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_logic_0 = ap_reg_ioackin_OutToDownFPGA_V_real_V_TREADY)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_3) and not((IsSourceFPGA_V = ap_const_lv1_0)) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_logic_0 = ap_reg_ioackin_OutToDownFPGA_V_real_V_TREADY)))) then 
            OutToDownFPGA_V_real_V_TVALID <= ap_const_logic_1;
        else 
            OutToDownFPGA_V_real_V_TVALID <= ap_const_logic_0;
        end if; 
    end process;


    -- UpFPGADataFIFO_imag_V_address0 assign process. --
    UpFPGADataFIFO_imag_V_address0_assign_proc : process(ap_sig_cseq_ST_st3_fsm_2, ap_sig_cseq_ST_pp0_stg0_fsm_3, ap_reg_ppiten_pp0_it0, ap_sig_cseq_ST_pp1_stg0_fsm_5, ap_reg_ppiten_pp1_it0, tmp_3_fu_445_p1, tmp_5_fu_463_p1, tmp_6_fu_513_p1)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st3_fsm_2)) then 
            UpFPGADataFIFO_imag_V_address0 <= tmp_3_fu_445_p1(5 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_sig_cseq_ST_pp1_stg0_fsm_5) and (ap_const_logic_1 = ap_reg_ppiten_pp1_it0))) then 
            UpFPGADataFIFO_imag_V_address0 <= tmp_6_fu_513_p1(5 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_3) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it0))) then 
            UpFPGADataFIFO_imag_V_address0 <= tmp_5_fu_463_p1(5 - 1 downto 0);
        else 
            UpFPGADataFIFO_imag_V_address0 <= "XXXXX";
        end if; 
    end process;


    -- UpFPGADataFIFO_imag_V_ce0 assign process. --
    UpFPGADataFIFO_imag_V_ce0_assign_proc : process(IsSourceFPGA_V, ap_sig_cseq_ST_st3_fsm_2, ap_sig_bdd_112, ap_sig_cseq_ST_pp0_stg0_fsm_3, ap_reg_ppiten_pp0_it0, ap_sig_ioackin_OutToDownFPGA_V_real_V_TREADY, ap_reg_ppiten_pp0_it1, ap_sig_cseq_ST_pp1_stg0_fsm_5, ap_reg_ppiten_pp1_it0)
    begin
        if ((((ap_const_logic_1 = ap_sig_cseq_ST_st3_fsm_2) and not(ap_sig_bdd_112)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_3) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and not(((((IsSourceFPGA_V = ap_const_lv1_0) and (ap_const_logic_0 = ap_sig_ioackin_OutToDownFPGA_V_real_V_TREADY)) or ((ap_const_logic_0 = ap_sig_ioackin_OutToDownFPGA_V_real_V_TREADY) and not((IsSourceFPGA_V = ap_const_lv1_0)))) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp1_stg0_fsm_5) and (ap_const_logic_1 = ap_reg_ppiten_pp1_it0)))) then 
            UpFPGADataFIFO_imag_V_ce0 <= ap_const_logic_1;
        else 
            UpFPGADataFIFO_imag_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    UpFPGADataFIFO_imag_V_d0 <= InFromUpFPGA_V_imag_V_TDATA(18 - 1 downto 0);

    -- UpFPGADataFIFO_imag_V_we0 assign process. --
    UpFPGADataFIFO_imag_V_we0_assign_proc : process(IsSourceFPGA_V, exitcond2_fu_415_p2, ap_sig_cseq_ST_st3_fsm_2, ap_sig_bdd_112)
    begin
        if ((((ap_const_logic_1 = ap_sig_cseq_ST_st3_fsm_2) and (IsSourceFPGA_V = ap_const_lv1_0) and (ap_const_lv1_0 = exitcond2_fu_415_p2) and not(ap_sig_bdd_112)))) then 
            UpFPGADataFIFO_imag_V_we0 <= ap_const_logic_1;
        else 
            UpFPGADataFIFO_imag_V_we0 <= ap_const_logic_0;
        end if; 
    end process;


    -- UpFPGADataFIFO_real_V_address0 assign process. --
    UpFPGADataFIFO_real_V_address0_assign_proc : process(ap_sig_cseq_ST_st3_fsm_2, ap_sig_cseq_ST_pp0_stg0_fsm_3, ap_reg_ppiten_pp0_it0, ap_sig_cseq_ST_pp1_stg0_fsm_5, ap_reg_ppiten_pp1_it0, tmp_3_fu_445_p1, tmp_5_fu_463_p1, tmp_6_fu_513_p1)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st3_fsm_2)) then 
            UpFPGADataFIFO_real_V_address0 <= tmp_3_fu_445_p1(5 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_sig_cseq_ST_pp1_stg0_fsm_5) and (ap_const_logic_1 = ap_reg_ppiten_pp1_it0))) then 
            UpFPGADataFIFO_real_V_address0 <= tmp_6_fu_513_p1(5 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_3) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it0))) then 
            UpFPGADataFIFO_real_V_address0 <= tmp_5_fu_463_p1(5 - 1 downto 0);
        else 
            UpFPGADataFIFO_real_V_address0 <= "XXXXX";
        end if; 
    end process;


    -- UpFPGADataFIFO_real_V_ce0 assign process. --
    UpFPGADataFIFO_real_V_ce0_assign_proc : process(IsSourceFPGA_V, ap_sig_cseq_ST_st3_fsm_2, ap_sig_bdd_112, ap_sig_cseq_ST_pp0_stg0_fsm_3, ap_reg_ppiten_pp0_it0, ap_sig_ioackin_OutToDownFPGA_V_real_V_TREADY, ap_reg_ppiten_pp0_it1, ap_sig_cseq_ST_pp1_stg0_fsm_5, ap_reg_ppiten_pp1_it0)
    begin
        if ((((ap_const_logic_1 = ap_sig_cseq_ST_st3_fsm_2) and not(ap_sig_bdd_112)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_3) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and not(((((IsSourceFPGA_V = ap_const_lv1_0) and (ap_const_logic_0 = ap_sig_ioackin_OutToDownFPGA_V_real_V_TREADY)) or ((ap_const_logic_0 = ap_sig_ioackin_OutToDownFPGA_V_real_V_TREADY) and not((IsSourceFPGA_V = ap_const_lv1_0)))) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp1_stg0_fsm_5) and (ap_const_logic_1 = ap_reg_ppiten_pp1_it0)))) then 
            UpFPGADataFIFO_real_V_ce0 <= ap_const_logic_1;
        else 
            UpFPGADataFIFO_real_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    UpFPGADataFIFO_real_V_d0 <= InFromUpFPGA_V_real_V_TDATA(18 - 1 downto 0);

    -- UpFPGADataFIFO_real_V_we0 assign process. --
    UpFPGADataFIFO_real_V_we0_assign_proc : process(IsSourceFPGA_V, exitcond2_fu_415_p2, ap_sig_cseq_ST_st3_fsm_2, ap_sig_bdd_112)
    begin
        if ((((ap_const_logic_1 = ap_sig_cseq_ST_st3_fsm_2) and (IsSourceFPGA_V = ap_const_lv1_0) and (ap_const_lv1_0 = exitcond2_fu_415_p2) and not(ap_sig_bdd_112)))) then 
            UpFPGADataFIFO_real_V_we0 <= ap_const_logic_1;
        else 
            UpFPGADataFIFO_real_V_we0 <= ap_const_logic_0;
        end if; 
    end process;


    -- ap_done assign process. --
    ap_done_assign_proc : process(ap_sig_cseq_ST_st83_fsm_6)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st83_fsm_6)) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;


    -- ap_idle assign process. --
    ap_idle_assign_proc : process(ap_start, ap_sig_cseq_ST_st1_fsm_0)
    begin
        if ((not((ap_const_logic_1 = ap_start)) and (ap_const_logic_1 = ap_sig_cseq_ST_st1_fsm_0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    -- ap_ready assign process. --
    ap_ready_assign_proc : process(ap_sig_cseq_ST_st83_fsm_6)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st83_fsm_6)) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;


    -- ap_rst_n_inv assign process. --
    ap_rst_n_inv_assign_proc : process(ap_rst_n)
    begin
                ap_rst_n_inv <= not(ap_rst_n);
    end process;


    -- ap_sig_bdd_105 assign process. --
    ap_sig_bdd_105_assign_proc : process(ap_CS_fsm)
    begin
                ap_sig_bdd_105 <= (ap_const_lv1_1 = ap_CS_fsm(2 downto 2));
    end process;


    -- ap_sig_bdd_1074 assign process. --
    ap_sig_bdd_1074_assign_proc : process(exitcond2_fu_415_p2, ap_sig_cseq_ST_st3_fsm_2, ap_sig_bdd_112)
    begin
                ap_sig_bdd_1074 <= ((ap_const_logic_1 = ap_sig_cseq_ST_st3_fsm_2) and (ap_const_lv1_0 = exitcond2_fu_415_p2) and not(ap_sig_bdd_112));
    end process;


    -- ap_sig_bdd_1076 assign process. --
    ap_sig_bdd_1076_assign_proc : process(ap_sig_cseq_ST_st2_fsm_1, exitcond1_fu_379_p2, ap_sig_bdd_95)
    begin
                ap_sig_bdd_1076 <= ((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and not(ap_sig_bdd_95) and not((exitcond1_fu_379_p2 = ap_const_lv1_0)));
    end process;


    -- ap_sig_bdd_112 assign process. --
    ap_sig_bdd_112_assign_proc : process(InFromUpFPGA_V_real_V_TVALID, IsSourceFPGA_V, exitcond2_fu_415_p2)
    begin
                ap_sig_bdd_112 <= ((InFromUpFPGA_V_real_V_TVALID = ap_const_logic_0) and (IsSourceFPGA_V = ap_const_lv1_0) and (ap_const_lv1_0 = exitcond2_fu_415_p2));
    end process;


    -- ap_sig_bdd_125 assign process. --
    ap_sig_bdd_125_assign_proc : process(ap_CS_fsm)
    begin
                ap_sig_bdd_125 <= (ap_const_lv1_1 = ap_CS_fsm(3 downto 3));
    end process;


    -- ap_sig_bdd_164 assign process. --
    ap_sig_bdd_164_assign_proc : process(ap_CS_fsm)
    begin
                ap_sig_bdd_164 <= (ap_const_lv1_1 = ap_CS_fsm(4 downto 4));
    end process;


    -- ap_sig_bdd_173 assign process. --
    ap_sig_bdd_173_assign_proc : process(ap_CS_fsm)
    begin
                ap_sig_bdd_173 <= (ap_const_lv1_1 = ap_CS_fsm(5 downto 5));
    end process;


    -- ap_sig_bdd_25 assign process. --
    ap_sig_bdd_25_assign_proc : process(ap_CS_fsm)
    begin
                ap_sig_bdd_25 <= (ap_CS_fsm(0 downto 0) = ap_const_lv1_1);
    end process;


    -- ap_sig_bdd_768 assign process. --
    ap_sig_bdd_768_assign_proc : process(ap_CS_fsm)
    begin
                ap_sig_bdd_768 <= (ap_const_lv1_1 = ap_CS_fsm(6 downto 6));
    end process;


    -- ap_sig_bdd_782 assign process. --
    ap_sig_bdd_782_assign_proc : process(ap_sig_cseq_ST_pp0_stg0_fsm_3, ap_reg_ppiten_pp0_it1)
    begin
                ap_sig_bdd_782 <= ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_3) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1));
    end process;


    -- ap_sig_bdd_88 assign process. --
    ap_sig_bdd_88_assign_proc : process(ap_CS_fsm)
    begin
                ap_sig_bdd_88 <= (ap_const_lv1_1 = ap_CS_fsm(1 downto 1));
    end process;


    -- ap_sig_bdd_95 assign process. --
    ap_sig_bdd_95_assign_proc : process(InFromLocalFPGA_V_real_V_TVALID, exitcond1_fu_379_p2)
    begin
                ap_sig_bdd_95 <= ((InFromLocalFPGA_V_real_V_TVALID = ap_const_logic_0) and (exitcond1_fu_379_p2 = ap_const_lv1_0));
    end process;


    -- ap_sig_cseq_ST_pp0_stg0_fsm_3 assign process. --
    ap_sig_cseq_ST_pp0_stg0_fsm_3_assign_proc : process(ap_sig_bdd_125)
    begin
        if (ap_sig_bdd_125) then 
            ap_sig_cseq_ST_pp0_stg0_fsm_3 <= ap_const_logic_1;
        else 
            ap_sig_cseq_ST_pp0_stg0_fsm_3 <= ap_const_logic_0;
        end if; 
    end process;


    -- ap_sig_cseq_ST_pp1_stg0_fsm_5 assign process. --
    ap_sig_cseq_ST_pp1_stg0_fsm_5_assign_proc : process(ap_sig_bdd_173)
    begin
        if (ap_sig_bdd_173) then 
            ap_sig_cseq_ST_pp1_stg0_fsm_5 <= ap_const_logic_1;
        else 
            ap_sig_cseq_ST_pp1_stg0_fsm_5 <= ap_const_logic_0;
        end if; 
    end process;


    -- ap_sig_cseq_ST_st1_fsm_0 assign process. --
    ap_sig_cseq_ST_st1_fsm_0_assign_proc : process(ap_sig_bdd_25)
    begin
        if (ap_sig_bdd_25) then 
            ap_sig_cseq_ST_st1_fsm_0 <= ap_const_logic_1;
        else 
            ap_sig_cseq_ST_st1_fsm_0 <= ap_const_logic_0;
        end if; 
    end process;


    -- ap_sig_cseq_ST_st2_fsm_1 assign process. --
    ap_sig_cseq_ST_st2_fsm_1_assign_proc : process(ap_sig_bdd_88)
    begin
        if (ap_sig_bdd_88) then 
            ap_sig_cseq_ST_st2_fsm_1 <= ap_const_logic_1;
        else 
            ap_sig_cseq_ST_st2_fsm_1 <= ap_const_logic_0;
        end if; 
    end process;


    -- ap_sig_cseq_ST_st3_fsm_2 assign process. --
    ap_sig_cseq_ST_st3_fsm_2_assign_proc : process(ap_sig_bdd_105)
    begin
        if (ap_sig_bdd_105) then 
            ap_sig_cseq_ST_st3_fsm_2 <= ap_const_logic_1;
        else 
            ap_sig_cseq_ST_st3_fsm_2 <= ap_const_logic_0;
        end if; 
    end process;


    -- ap_sig_cseq_ST_st6_fsm_4 assign process. --
    ap_sig_cseq_ST_st6_fsm_4_assign_proc : process(ap_sig_bdd_164)
    begin
        if (ap_sig_bdd_164) then 
            ap_sig_cseq_ST_st6_fsm_4 <= ap_const_logic_1;
        else 
            ap_sig_cseq_ST_st6_fsm_4 <= ap_const_logic_0;
        end if; 
    end process;


    -- ap_sig_cseq_ST_st83_fsm_6 assign process. --
    ap_sig_cseq_ST_st83_fsm_6_assign_proc : process(ap_sig_bdd_768)
    begin
        if (ap_sig_bdd_768) then 
            ap_sig_cseq_ST_st83_fsm_6 <= ap_const_logic_1;
        else 
            ap_sig_cseq_ST_st83_fsm_6 <= ap_const_logic_0;
        end if; 
    end process;


    -- ap_sig_ioackin_OutToDownFPGA_V_real_V_TREADY assign process. --
    ap_sig_ioackin_OutToDownFPGA_V_real_V_TREADY_assign_proc : process(OutToDownFPGA_V_real_V_TREADY, ap_reg_ioackin_OutToDownFPGA_V_real_V_TREADY)
    begin
        if ((ap_const_logic_0 = ap_reg_ioackin_OutToDownFPGA_V_real_V_TREADY)) then 
            ap_sig_ioackin_OutToDownFPGA_V_real_V_TREADY <= OutToDownFPGA_V_real_V_TREADY;
        else 
            ap_sig_ioackin_OutToDownFPGA_V_real_V_TREADY <= ap_const_logic_1;
        end if; 
    end process;

        cast1_fu_486_p1 <= std_logic_vector(resize(signed(LocalFPGADataFIFO_imag_V_q0),24));

        cast2_fu_471_p1 <= std_logic_vector(resize(signed(UpFPGADataFIFO_real_V_q0),24));

        cast3_fu_476_p1 <= std_logic_vector(resize(signed(UpFPGADataFIFO_imag_V_q0),24));

        cast_fu_481_p1 <= std_logic_vector(resize(signed(LocalFPGADataFIFO_real_V_q0),24));

    exitcond1_fu_379_p2 <= "1" when (i_reg_310 = ap_const_lv6_20) else "0";
    exitcond2_fu_415_p2 <= "1" when (i2_reg_321 = ap_const_lv6_20) else "0";
    exitcond3_fu_451_p2 <= "1" when (i3_reg_332 = ap_const_lv6_20) else "0";
    exitcond_fu_501_p2 <= "1" when (i4_reg_367 = ap_const_lv6_20) else "0";
    grp_fu_530_ce <= ap_const_logic_1;
    grp_fu_530_p0 <= OP1_V_1_fu_524_p1(18 - 1 downto 0);
    grp_fu_530_p1 <= OP2_V_2_fu_527_p1(18 - 1 downto 0);
    grp_fu_536_ce <= ap_const_logic_1;
    grp_fu_536_p0 <= OP2_V_fu_521_p1(18 - 1 downto 0);
    grp_fu_536_p1 <= OP2_V_fu_521_p1(18 - 1 downto 0);
    grp_fu_542_ce <= ap_const_logic_1;
    grp_fu_542_p0 <= OP2_V_2_fu_527_p1(18 - 1 downto 0);
    grp_fu_542_p1 <= OP2_V_2_fu_527_p1(18 - 1 downto 0);
    grp_fu_548_ce <= ap_const_logic_1;
    grp_fu_548_p0 <= OP1_V_1_fu_524_p1(18 - 1 downto 0);
    grp_fu_548_p1 <= OP2_V_fu_521_p1(18 - 1 downto 0);
    grp_fu_557_ce <= ap_const_logic_1;
    grp_fu_557_p0 <= OP1_V_fu_554_p1(18 - 1 downto 0);
    grp_fu_557_p1 <= OP2_V_reg_839(18 - 1 downto 0);
    grp_fu_562_ce <= ap_const_logic_1;
    grp_fu_562_p0 <= OP1_V_fu_554_p1(18 - 1 downto 0);
    grp_fu_562_p1 <= OP2_V_2_reg_853(18 - 1 downto 0);
    grp_fu_607_ce <= ap_const_logic_1;
    grp_fu_607_p0 <= (p_Val2_4_reg_887 & ap_const_lv28_0);
    grp_fu_607_p1 <= tmp_14_fu_604_p1(37 - 1 downto 0);
    grp_fu_624_ce <= ap_const_logic_1;
        grp_fu_624_p0 <= std_logic_vector(resize(signed(tmp_17_fu_613_p3),65));

    grp_fu_624_p1 <= tmp_14_fu_604_p1(37 - 1 downto 0);
    i_1_fu_385_p2 <= std_logic_vector(unsigned(i_reg_310) + unsigned(ap_const_lv6_1));
    i_2_fu_421_p2 <= std_logic_vector(unsigned(i2_reg_321) + unsigned(ap_const_lv6_1));
    i_3_fu_457_p2 <= std_logic_vector(unsigned(i3_reg_332) + unsigned(ap_const_lv6_1));
    i_4_fu_507_p2 <= std_logic_vector(unsigned(i4_reg_367) + unsigned(ap_const_lv6_1));
    p_Val2_11_fu_676_p2 <= std_logic_vector(unsigned(tmp_32_cast_cast_fu_669_p1) + unsigned(tmp_21_cast_fu_673_p1));
    p_Val2_4_fu_574_p2 <= std_logic_vector(signed(tmp_10_fu_571_p1) + signed(tmp_7_fu_567_p1));
    p_Val2_6_fu_645_p2 <= std_logic_vector(unsigned(tmp_23_cast_cast_fu_638_p1) + unsigned(tmp_17_cast_fu_642_p1));
    p_Val2_9_fu_592_p2 <= std_logic_vector(signed(p_Val2_7_reg_882) - signed(grp_fu_562_p2));
    r_V_fu_586_p2 <= std_logic_vector(unsigned(tmp_12_fu_583_p1) + unsigned(tmp_11_fu_580_p1));
        tmp_10_fu_571_p1 <= std_logic_vector(resize(signed(p_Val2_1_reg_867),37));

    tmp_11_fu_580_p1 <= std_logic_vector(resize(unsigned(p_Val2_2_reg_872),37));
    tmp_12_fu_583_p1 <= std_logic_vector(resize(unsigned(p_Val2_3_reg_877),37));
        tmp_14_fu_604_p1 <= std_logic_vector(resize(signed(r_V_reg_892),65));

    tmp_16_fu_630_p3 <= (p_Val2_5_reg_355 & ap_const_lv14_0);
    tmp_17_cast_fu_642_p1 <= std_logic_vector(resize(unsigned(tmp_15_reg_918),66));
    tmp_17_fu_613_p3 <= (p_Val2_9_reg_897 & ap_const_lv28_0);
    tmp_19_fu_661_p3 <= (p_Val2_10_reg_343 & ap_const_lv14_0);
    tmp_20_fu_719_p2 <= std_logic_vector(unsigned(FreqSampleIndex_V_load_reg_784) + unsigned(ap_const_lv4_1));
    tmp_21_cast_fu_673_p1 <= std_logic_vector(resize(unsigned(tmp_18_reg_923),66));
    tmp_23_cast_cast_fu_638_p1 <= std_logic_vector(resize(unsigned(tmp_16_fu_630_p3),66));
    tmp_2_fu_692_p1 <= std_logic_vector(resize(unsigned(FreqSampleIndex_V_load_reg_784),64));
    tmp_32_cast_cast_fu_669_p1 <= std_logic_vector(resize(unsigned(tmp_19_fu_661_p3),66));
    tmp_3_fu_445_p1 <= std_logic_vector(resize(unsigned(i2_reg_321),64));
    tmp_5_fu_463_p1 <= std_logic_vector(resize(unsigned(i3_reg_332),64));
    tmp_6_fu_513_p1 <= std_logic_vector(resize(unsigned(i4_reg_367),64));
        tmp_7_fu_567_p1 <= std_logic_vector(resize(signed(grp_fu_557_p2),37));

    tmp_9_fu_495_p1 <= std_logic_vector(resize(unsigned(FreqSampleIndex_V),64));
    tmp_fu_409_p1 <= std_logic_vector(resize(unsigned(i_reg_310),64));
end behav;

---------------------------------------------------------------------------
--
-- Automatically generated VHDL top level module for VHDL Synthesis.
--
---------------------------------------------------------------------------

library IEEE; 
library work; 
use ieee.std_logic_1164.all; 
-- synthesis translate_off 
use ieee.NUMERIC_STD.all; 
use ieee.std_logic_1164.all; 
-- synthesis translate_on 

 entity Synth_Design3_Subnetwork3_FPGA0_H2 is 
	 generic (
		ap_rst_nWL : integer :=0;
		ap_rst_nIWL : integer :=0;
		ap_rst_nSGN : natural :=0; 
		ap_startWL : integer :=0;
		ap_startIWL : integer :=0;
		ap_startSGN : natural :=0; 
		ap_doneWL : integer :=0;
		ap_doneIWL : integer :=0;
		ap_doneSGN : natural :=0; 
		ap_idleWL : integer :=0;
		ap_idleIWL : integer :=0;
		ap_idleSGN : natural :=0; 
		ap_readyWL : integer :=0;
		ap_readyIWL : integer :=0;
		ap_readySGN : natural :=0; 
		InFromUpFPGA_V_real_V_TDATAWL : integer :=0;
		InFromUpFPGA_V_real_V_TDATAIWL : integer :=0;
		InFromUpFPGA_V_real_V_TDATASGN : natural :=0; 
		InFromUpFPGA_V_real_V_TVALIDWL : integer :=0;
		InFromUpFPGA_V_real_V_TVALIDIWL : integer :=0;
		InFromUpFPGA_V_real_V_TVALIDSGN : natural :=0; 
		InFromUpFPGA_V_real_V_TREADYWL : integer :=0;
		InFromUpFPGA_V_real_V_TREADYIWL : integer :=0;
		InFromUpFPGA_V_real_V_TREADYSGN : natural :=0; 
		InFromUpFPGA_V_imag_V_TDATAWL : integer :=0;
		InFromUpFPGA_V_imag_V_TDATAIWL : integer :=0;
		InFromUpFPGA_V_imag_V_TDATASGN : natural :=0; 
		InFromUpFPGA_V_imag_V_TVALIDWL : integer :=0;
		InFromUpFPGA_V_imag_V_TVALIDIWL : integer :=0;
		InFromUpFPGA_V_imag_V_TVALIDSGN : natural :=0; 
		InFromUpFPGA_V_imag_V_TREADYWL : integer :=0;
		InFromUpFPGA_V_imag_V_TREADYIWL : integer :=0;
		InFromUpFPGA_V_imag_V_TREADYSGN : natural :=0; 
		InFromLocalFPGA_V_real_V_TDATAWL : integer :=0;
		InFromLocalFPGA_V_real_V_TDATAIWL : integer :=0;
		InFromLocalFPGA_V_real_V_TDATASGN : natural :=0; 
		InFromLocalFPGA_V_real_V_TVALIDWL : integer :=0;
		InFromLocalFPGA_V_real_V_TVALIDIWL : integer :=0;
		InFromLocalFPGA_V_real_V_TVALIDSGN : natural :=0; 
		InFromLocalFPGA_V_real_V_TREADYWL : integer :=0;
		InFromLocalFPGA_V_real_V_TREADYIWL : integer :=0;
		InFromLocalFPGA_V_real_V_TREADYSGN : natural :=0; 
		InFromLocalFPGA_V_imag_V_TDATAWL : integer :=0;
		InFromLocalFPGA_V_imag_V_TDATAIWL : integer :=0;
		InFromLocalFPGA_V_imag_V_TDATASGN : natural :=0; 
		InFromLocalFPGA_V_imag_V_TVALIDWL : integer :=0;
		InFromLocalFPGA_V_imag_V_TVALIDIWL : integer :=0;
		InFromLocalFPGA_V_imag_V_TVALIDSGN : natural :=0; 
		InFromLocalFPGA_V_imag_V_TREADYWL : integer :=0;
		InFromLocalFPGA_V_imag_V_TREADYIWL : integer :=0;
		InFromLocalFPGA_V_imag_V_TREADYSGN : natural :=0; 
		OutToDownFPGA_V_real_V_TDATAWL : integer :=0;
		OutToDownFPGA_V_real_V_TDATAIWL : integer :=0;
		OutToDownFPGA_V_real_V_TDATASGN : natural :=0; 
		OutToDownFPGA_V_real_V_TVALIDWL : integer :=0;
		OutToDownFPGA_V_real_V_TVALIDIWL : integer :=0;
		OutToDownFPGA_V_real_V_TVALIDSGN : natural :=0; 
		OutToDownFPGA_V_real_V_TREADYWL : integer :=0;
		OutToDownFPGA_V_real_V_TREADYIWL : integer :=0;
		OutToDownFPGA_V_real_V_TREADYSGN : natural :=0; 
		OutToDownFPGA_V_imag_V_TDATAWL : integer :=0;
		OutToDownFPGA_V_imag_V_TDATAIWL : integer :=0;
		OutToDownFPGA_V_imag_V_TDATASGN : natural :=0; 
		OutToDownFPGA_V_imag_V_TVALIDWL : integer :=0;
		OutToDownFPGA_V_imag_V_TVALIDIWL : integer :=0;
		OutToDownFPGA_V_imag_V_TVALIDSGN : natural :=0; 
		OutToDownFPGA_V_imag_V_TREADYWL : integer :=0;
		OutToDownFPGA_V_imag_V_TREADYIWL : integer :=0;
		OutToDownFPGA_V_imag_V_TREADYSGN : natural :=0; 
		ImbalanceOut_real_V_address0WL : integer :=0;
		ImbalanceOut_real_V_address0IWL : integer :=0;
		ImbalanceOut_real_V_address0SGN : natural :=0; 
		ImbalanceOut_real_V_ce0WL : integer :=0;
		ImbalanceOut_real_V_ce0IWL : integer :=0;
		ImbalanceOut_real_V_ce0SGN : natural :=0; 
		ImbalanceOut_real_V_we0WL : integer :=0;
		ImbalanceOut_real_V_we0IWL : integer :=0;
		ImbalanceOut_real_V_we0SGN : natural :=0; 
		ImbalanceOut_real_V_d0WL : integer :=0;
		ImbalanceOut_real_V_d0IWL : integer :=0;
		ImbalanceOut_real_V_d0SGN : natural :=0; 
		ImbalanceOut_imag_V_address0WL : integer :=0;
		ImbalanceOut_imag_V_address0IWL : integer :=0;
		ImbalanceOut_imag_V_address0SGN : natural :=0; 
		ImbalanceOut_imag_V_ce0WL : integer :=0;
		ImbalanceOut_imag_V_ce0IWL : integer :=0;
		ImbalanceOut_imag_V_ce0SGN : natural :=0; 
		ImbalanceOut_imag_V_we0WL : integer :=0;
		ImbalanceOut_imag_V_we0IWL : integer :=0;
		ImbalanceOut_imag_V_we0SGN : natural :=0; 
		ImbalanceOut_imag_V_d0WL : integer :=0;
		ImbalanceOut_imag_V_d0IWL : integer :=0;
		ImbalanceOut_imag_V_d0SGN : natural :=0; 
		IsSourceFPGA_VWL : integer :=0;
		IsSourceFPGA_VIWL : integer :=0;
		IsSourceFPGA_VSGN : natural :=0; 
		IsEndFPGA_VWL : integer :=0;
		IsEndFPGA_VIWL : integer :=0;
		IsEndFPGA_VSGN : natural :=0
		); 
	port ( 
		ap_clk : in std_logic; 
		ap_rst_n : in std_logic; 
		ap_start : in std_logic; 
		ap_done : out std_logic; 
		ap_idle : out std_logic; 
		ap_ready : out std_logic; 
		InFromUpFPGA_V_real_V_TDATA : in std_logic_vector (23 downto 0); 
		InFromUpFPGA_V_real_V_TVALID : in std_logic; 
		InFromUpFPGA_V_real_V_TREADY : out std_logic; 
		InFromUpFPGA_V_imag_V_TDATA : in std_logic_vector (23 downto 0); 
		InFromUpFPGA_V_imag_V_TVALID : in std_logic; 
		InFromUpFPGA_V_imag_V_TREADY : out std_logic; 
		InFromLocalFPGA_V_real_V_TDATA : in std_logic_vector (23 downto 0); 
		InFromLocalFPGA_V_real_V_TVALID : in std_logic; 
		InFromLocalFPGA_V_real_V_TREADY : out std_logic; 
		InFromLocalFPGA_V_imag_V_TDATA : in std_logic_vector (23 downto 0); 
		InFromLocalFPGA_V_imag_V_TVALID : in std_logic; 
		InFromLocalFPGA_V_imag_V_TREADY : out std_logic; 
		OutToDownFPGA_V_real_V_TDATA : out std_logic_vector (23 downto 0); 
		OutToDownFPGA_V_real_V_TVALID : out std_logic; 
		OutToDownFPGA_V_real_V_TREADY : in std_logic; 
		OutToDownFPGA_V_imag_V_TDATA : out std_logic_vector (23 downto 0); 
		OutToDownFPGA_V_imag_V_TVALID : out std_logic; 
		OutToDownFPGA_V_imag_V_TREADY : in std_logic; 
		ImbalanceOut_real_V_address0 : out std_logic_vector (3 downto 0); 
		ImbalanceOut_real_V_ce0 : out std_logic; 
		ImbalanceOut_real_V_we0 : out std_logic; 
		ImbalanceOut_real_V_d0 : out std_logic_vector (17 downto 0); 
		ImbalanceOut_imag_V_address0 : out std_logic_vector (3 downto 0); 
		ImbalanceOut_imag_V_ce0 : out std_logic; 
		ImbalanceOut_imag_V_we0 : out std_logic; 
		ImbalanceOut_imag_V_d0 : out std_logic_vector (17 downto 0); 
		IsSourceFPGA_V : in std_logic_vector (0 downto 0); 
		IsEndFPGA_V : in std_logic_vector (0 downto 0)
		); 
end Synth_Design3_Subnetwork3_FPGA0_H2; 

architecture arch of Synth_Design3_Subnetwork3_FPGA0_H2 is 

	component InterFPGA_cali
		 port (
			ap_clk : in STD_LOGIC; 
			ap_rst_n : in STD_LOGIC; 
			ap_start : in STD_LOGIC; 
			ap_done : out STD_LOGIC; 
			ap_idle : out STD_LOGIC; 
			ap_ready : out STD_LOGIC; 
			InFromUpFPGA_V_real_V_TDATA : in std_logic_vector (23 downto 0); 
			InFromUpFPGA_V_real_V_TVALID : in STD_LOGIC; 
			InFromUpFPGA_V_real_V_TREADY : out STD_LOGIC; 
			InFromUpFPGA_V_imag_V_TDATA : in std_logic_vector (23 downto 0); 
			InFromUpFPGA_V_imag_V_TVALID : in STD_LOGIC; 
			InFromUpFPGA_V_imag_V_TREADY : out STD_LOGIC; 
			InFromLocalFPGA_V_real_V_TDATA : in std_logic_vector (23 downto 0); 
			InFromLocalFPGA_V_real_V_TVALID : in STD_LOGIC; 
			InFromLocalFPGA_V_real_V_TREADY : out STD_LOGIC; 
			InFromLocalFPGA_V_imag_V_TDATA : in std_logic_vector (23 downto 0); 
			InFromLocalFPGA_V_imag_V_TVALID : in STD_LOGIC; 
			InFromLocalFPGA_V_imag_V_TREADY : out STD_LOGIC; 
			OutToDownFPGA_V_real_V_TDATA : out std_logic_vector (23 downto 0); 
			OutToDownFPGA_V_real_V_TVALID : out STD_LOGIC; 
			OutToDownFPGA_V_real_V_TREADY : in STD_LOGIC; 
			OutToDownFPGA_V_imag_V_TDATA : out std_logic_vector (23 downto 0); 
			OutToDownFPGA_V_imag_V_TVALID : out STD_LOGIC; 
			OutToDownFPGA_V_imag_V_TREADY : in STD_LOGIC; 
			ImbalanceOut_real_V_address0 : out std_logic_vector (3 downto 0); 
			ImbalanceOut_real_V_ce0 : out STD_LOGIC; 
			ImbalanceOut_real_V_we0 : out STD_LOGIC; 
			ImbalanceOut_real_V_d0 : out std_logic_vector (17 downto 0); 
			ImbalanceOut_imag_V_address0 : out std_logic_vector (3 downto 0); 
			ImbalanceOut_imag_V_ce0 : out STD_LOGIC; 
			ImbalanceOut_imag_V_we0 : out STD_LOGIC; 
			ImbalanceOut_imag_V_d0 : out std_logic_vector (17 downto 0); 
			IsSourceFPGA_V : in std_logic_vector (0 downto 0); 
			IsEndFPGA_V : in std_logic_vector (0 downto 0)
			); 
	end component; 

-- synthesis translate_off 
	for UserModel: InterFPGA_cali
		use entity work.InterFPGA_cali;

-- synthesis translate_on 

begin 
	UserModel: InterFPGA_cali
	port map ( 
		ap_clk => ap_clk, 
		ap_rst_n => ap_rst_n, 
		ap_start => ap_start, 
		ap_done => ap_done, 
		ap_idle => ap_idle, 
		ap_ready => ap_ready, 
		InFromUpFPGA_V_real_V_TDATA => InFromUpFPGA_V_real_V_TDATA, 
		InFromUpFPGA_V_real_V_TVALID => InFromUpFPGA_V_real_V_TVALID, 
		InFromUpFPGA_V_real_V_TREADY => InFromUpFPGA_V_real_V_TREADY, 
		InFromUpFPGA_V_imag_V_TDATA => InFromUpFPGA_V_imag_V_TDATA, 
		InFromUpFPGA_V_imag_V_TVALID => InFromUpFPGA_V_imag_V_TVALID, 
		InFromUpFPGA_V_imag_V_TREADY => InFromUpFPGA_V_imag_V_TREADY, 
		InFromLocalFPGA_V_real_V_TDATA => InFromLocalFPGA_V_real_V_TDATA, 
		InFromLocalFPGA_V_real_V_TVALID => InFromLocalFPGA_V_real_V_TVALID, 
		InFromLocalFPGA_V_real_V_TREADY => InFromLocalFPGA_V_real_V_TREADY, 
		InFromLocalFPGA_V_imag_V_TDATA => InFromLocalFPGA_V_imag_V_TDATA, 
		InFromLocalFPGA_V_imag_V_TVALID => InFromLocalFPGA_V_imag_V_TVALID, 
		InFromLocalFPGA_V_imag_V_TREADY => InFromLocalFPGA_V_imag_V_TREADY, 
		OutToDownFPGA_V_real_V_TDATA => OutToDownFPGA_V_real_V_TDATA, 
		OutToDownFPGA_V_real_V_TVALID => OutToDownFPGA_V_real_V_TVALID, 
		OutToDownFPGA_V_real_V_TREADY => OutToDownFPGA_V_real_V_TREADY, 
		OutToDownFPGA_V_imag_V_TDATA => OutToDownFPGA_V_imag_V_TDATA, 
		OutToDownFPGA_V_imag_V_TVALID => OutToDownFPGA_V_imag_V_TVALID, 
		OutToDownFPGA_V_imag_V_TREADY => OutToDownFPGA_V_imag_V_TREADY, 
		ImbalanceOut_real_V_address0 => ImbalanceOut_real_V_address0, 
		ImbalanceOut_real_V_ce0 => ImbalanceOut_real_V_ce0, 
		ImbalanceOut_real_V_we0 => ImbalanceOut_real_V_we0, 
		ImbalanceOut_real_V_d0 => ImbalanceOut_real_V_d0, 
		ImbalanceOut_imag_V_address0 => ImbalanceOut_imag_V_address0, 
		ImbalanceOut_imag_V_ce0 => ImbalanceOut_imag_V_ce0, 
		ImbalanceOut_imag_V_we0 => ImbalanceOut_imag_V_we0, 
		ImbalanceOut_imag_V_d0 => ImbalanceOut_imag_V_d0, 
		IsSourceFPGA_V => IsSourceFPGA_V, 
		IsEndFPGA_V => IsEndFPGA_V
		);


end;
