ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//ccBj3yz8.s 			page 1


   1              		.cpu cortex-m4
   2              		.arch armv7e-m
   3              		.fpu fpv4-sp-d16
   4              		.eabi_attribute 27, 1
   5              		.eabi_attribute 28, 1
   6              		.eabi_attribute 20, 1
   7              		.eabi_attribute 21, 1
   8              		.eabi_attribute 23, 3
   9              		.eabi_attribute 24, 1
  10              		.eabi_attribute 25, 1
  11              		.eabi_attribute 26, 1
  12              		.eabi_attribute 30, 6
  13              		.eabi_attribute 34, 1
  14              		.eabi_attribute 18, 4
  15              		.file	"stm32f4xx_dma.c"
  16              		.text
  17              	.Ltext0:
  18              		.cfi_sections	.debug_frame
  19              		.section	.text.DMA_DeInit,"ax",%progbits
  20              		.align	1
  21              		.global	DMA_DeInit
  22              		.syntax unified
  23              		.thumb
  24              		.thumb_func
  26              	DMA_DeInit:
  27              	.LFB123:
  28              		.file 1 "./Library/stm32f4xx_dma.c"
   1:./Library/stm32f4xx_dma.c **** /**
   2:./Library/stm32f4xx_dma.c ****   ******************************************************************************
   3:./Library/stm32f4xx_dma.c ****   * @file    stm32f4xx_dma.c
   4:./Library/stm32f4xx_dma.c ****   * @author  MCD Application Team
   5:./Library/stm32f4xx_dma.c ****   * @version V1.8.1
   6:./Library/stm32f4xx_dma.c ****   * @date    27-January-2022
   7:./Library/stm32f4xx_dma.c ****   * @brief   This file provides firmware functions to manage the following 
   8:./Library/stm32f4xx_dma.c ****   *          functionalities of the Direct Memory Access controller (DMA):           
   9:./Library/stm32f4xx_dma.c ****   *           + Initialization and Configuration
  10:./Library/stm32f4xx_dma.c ****   *           + Data Counter
  11:./Library/stm32f4xx_dma.c ****   *           + Double Buffer mode configuration and command  
  12:./Library/stm32f4xx_dma.c ****   *           + Interrupts and flags management
  13:./Library/stm32f4xx_dma.c ****   *           
  14:./Library/stm32f4xx_dma.c ****   @verbatim      
  15:./Library/stm32f4xx_dma.c ****  ===============================================================================      
  16:./Library/stm32f4xx_dma.c ****                        ##### How to use this driver #####
  17:./Library/stm32f4xx_dma.c ****  ===============================================================================
  18:./Library/stm32f4xx_dma.c ****     [..] 
  19:./Library/stm32f4xx_dma.c ****       (#) Enable The DMA controller clock using RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_DMA1, ENABLE)
  20:./Library/stm32f4xx_dma.c ****           function for DMA1 or using RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_DMA2, ENABLE)
  21:./Library/stm32f4xx_dma.c ****           function for DMA2.
  22:./Library/stm32f4xx_dma.c ****   
  23:./Library/stm32f4xx_dma.c ****       (#) Enable and configure the peripheral to be connected to the DMA Stream
  24:./Library/stm32f4xx_dma.c ****           (except for internal SRAM / FLASH memories: no initialization is 
  25:./Library/stm32f4xx_dma.c ****           necessary). 
  26:./Library/stm32f4xx_dma.c ****           
  27:./Library/stm32f4xx_dma.c ****       (#) For a given Stream, program the required configuration through following parameters:   
  28:./Library/stm32f4xx_dma.c ****           Source and Destination addresses, Transfer Direction, Transfer size, Source and Destinati
  29:./Library/stm32f4xx_dma.c ****           data formats, Circular or Normal mode, Stream Priority level, Source and Destination 
  30:./Library/stm32f4xx_dma.c ****           Incrementation mode, FIFO mode and its Threshold (if needed), Burst 
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//ccBj3yz8.s 			page 2


  31:./Library/stm32f4xx_dma.c ****           mode for Source and/or Destination (if needed) using the DMA_Init() function.
  32:./Library/stm32f4xx_dma.c ****           To avoid filling unnecessary fields, you can call DMA_StructInit() function
  33:./Library/stm32f4xx_dma.c ****           to initialize a given structure with default values (reset values), the modify
  34:./Library/stm32f4xx_dma.c ****           only necessary fields 
  35:./Library/stm32f4xx_dma.c ****           (ie. Source and Destination addresses, Transfer size and Data Formats).
  36:./Library/stm32f4xx_dma.c ****   
  37:./Library/stm32f4xx_dma.c ****       (#) Enable the NVIC and the corresponding interrupt(s) using the function 
  38:./Library/stm32f4xx_dma.c ****           DMA_ITConfig() if you need to use DMA interrupts. 
  39:./Library/stm32f4xx_dma.c ****   
  40:./Library/stm32f4xx_dma.c ****       (#) Optionally, if the Circular mode is enabled, you can use the Double buffer mode by config
  41:./Library/stm32f4xx_dma.c ****           the second Memory address and the first Memory to be used through the function 
  42:./Library/stm32f4xx_dma.c ****           DMA_DoubleBufferModeConfig(). Then enable the Double buffer mode through the function
  43:./Library/stm32f4xx_dma.c ****           DMA_DoubleBufferModeCmd(). These operations must be done before step 6.
  44:./Library/stm32f4xx_dma.c ****       
  45:./Library/stm32f4xx_dma.c ****       (#) Enable the DMA stream using the DMA_Cmd() function. 
  46:./Library/stm32f4xx_dma.c ****                   
  47:./Library/stm32f4xx_dma.c ****       (#) Activate the needed Stream Request using PPP_DMACmd() function for
  48:./Library/stm32f4xx_dma.c ****           any PPP peripheral except internal SRAM and FLASH (ie. SPI, USART ...)
  49:./Library/stm32f4xx_dma.c ****           The function allowing this operation is provided in each PPP peripheral
  50:./Library/stm32f4xx_dma.c ****           driver (ie. SPI_DMACmd for SPI peripheral).
  51:./Library/stm32f4xx_dma.c ****           Once the Stream is enabled, it is not possible to modify its configuration
  52:./Library/stm32f4xx_dma.c ****           unless the stream is stopped and disabled.
  53:./Library/stm32f4xx_dma.c ****           After enabling the Stream, it is advised to monitor the EN bit status using
  54:./Library/stm32f4xx_dma.c ****           the function DMA_GetCmdStatus(). In case of configuration errors or bus errors
  55:./Library/stm32f4xx_dma.c ****           this bit will remain reset and all transfers on this Stream will remain on hold.      
  56:./Library/stm32f4xx_dma.c ****   
  57:./Library/stm32f4xx_dma.c ****       (#) Optionally, you can configure the number of data to be transferred
  58:./Library/stm32f4xx_dma.c ****           when the Stream is disabled (ie. after each Transfer Complete event
  59:./Library/stm32f4xx_dma.c ****           or when a Transfer Error occurs) using the function DMA_SetCurrDataCounter().
  60:./Library/stm32f4xx_dma.c ****           And you can get the number of remaining data to be transferred using 
  61:./Library/stm32f4xx_dma.c ****           the function DMA_GetCurrDataCounter() at run time (when the DMA Stream is
  62:./Library/stm32f4xx_dma.c ****           enabled and running).  
  63:./Library/stm32f4xx_dma.c ****                      
  64:./Library/stm32f4xx_dma.c ****       (#) To control DMA events you can use one of the following two methods:
  65:./Library/stm32f4xx_dma.c ****         (##) Check on DMA Stream flags using the function DMA_GetFlagStatus().  
  66:./Library/stm32f4xx_dma.c ****         (##) Use DMA interrupts through the function DMA_ITConfig() at initialization
  67:./Library/stm32f4xx_dma.c ****              phase and DMA_GetITStatus() function into interrupt routines in
  68:./Library/stm32f4xx_dma.c ****              communication phase.
  69:./Library/stm32f4xx_dma.c ****     [..]     
  70:./Library/stm32f4xx_dma.c ****           After checking on a flag you should clear it using DMA_ClearFlag()
  71:./Library/stm32f4xx_dma.c ****           function. And after checking on an interrupt event you should 
  72:./Library/stm32f4xx_dma.c ****           clear it using DMA_ClearITPendingBit() function.    
  73:./Library/stm32f4xx_dma.c ****                 
  74:./Library/stm32f4xx_dma.c ****       (#) Optionally, if Circular mode and Double Buffer mode are enabled, you can modify
  75:./Library/stm32f4xx_dma.c ****           the Memory Addresses using the function DMA_MemoryTargetConfig(). Make sure that
  76:./Library/stm32f4xx_dma.c ****           the Memory Address to be modified is not the one currently in use by DMA Stream.
  77:./Library/stm32f4xx_dma.c ****           This condition can be monitored using the function DMA_GetCurrentMemoryTarget().
  78:./Library/stm32f4xx_dma.c ****                 
  79:./Library/stm32f4xx_dma.c ****       (#) Optionally, Pause-Resume operations may be performed:
  80:./Library/stm32f4xx_dma.c ****           The DMA_Cmd() function may be used to perform Pause-Resume operation. 
  81:./Library/stm32f4xx_dma.c ****           When a transfer is ongoing, calling this function to disable the 
  82:./Library/stm32f4xx_dma.c ****           Stream will cause the transfer to be paused. All configuration registers 
  83:./Library/stm32f4xx_dma.c ****           and the number of remaining data will be preserved. When calling again 
  84:./Library/stm32f4xx_dma.c ****           this function to re-enable the Stream, the transfer will be resumed from 
  85:./Library/stm32f4xx_dma.c ****           the point where it was paused.          
  86:./Library/stm32f4xx_dma.c ****                    
  87:./Library/stm32f4xx_dma.c ****       -@- Memory-to-Memory transfer is possible by setting the address of the memory into
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//ccBj3yz8.s 			page 3


  88:./Library/stm32f4xx_dma.c ****            the Peripheral registers. In this mode, Circular mode and Double Buffer mode
  89:./Library/stm32f4xx_dma.c ****            are not allowed.
  90:./Library/stm32f4xx_dma.c ****     
  91:./Library/stm32f4xx_dma.c ****       -@- The FIFO is used mainly to reduce bus usage and to allow data 
  92:./Library/stm32f4xx_dma.c ****            packing/unpacking: it is possible to set different Data Sizes for 
  93:./Library/stm32f4xx_dma.c ****            the Peripheral and the Memory (ie. you can set Half-Word data size 
  94:./Library/stm32f4xx_dma.c ****            for the peripheral to access its data register and set Word data size
  95:./Library/stm32f4xx_dma.c ****            for the Memory to gain in access time. Each two Half-words will be 
  96:./Library/stm32f4xx_dma.c ****            packed and written in a single access to a Word in the Memory).
  97:./Library/stm32f4xx_dma.c ****       
  98:./Library/stm32f4xx_dma.c ****       -@- When FIFO is disabled, it is not allowed to configure different 
  99:./Library/stm32f4xx_dma.c ****            Data Sizes for Source and Destination. In this case the Peripheral 
 100:./Library/stm32f4xx_dma.c ****            Data Size will be applied to both Source and Destination.               
 101:./Library/stm32f4xx_dma.c ****   
 102:./Library/stm32f4xx_dma.c ****   @endverbatim
 103:./Library/stm32f4xx_dma.c ****   ******************************************************************************
 104:./Library/stm32f4xx_dma.c ****   * @attention
 105:./Library/stm32f4xx_dma.c ****   *
 106:./Library/stm32f4xx_dma.c ****   * Copyright (c) 2016 STMicroelectronics.
 107:./Library/stm32f4xx_dma.c ****   * All rights reserved.
 108:./Library/stm32f4xx_dma.c ****   *
 109:./Library/stm32f4xx_dma.c ****   * This software is licensed under terms that can be found in the LICENSE file
 110:./Library/stm32f4xx_dma.c ****   * in the root directory of this software component.
 111:./Library/stm32f4xx_dma.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
 112:./Library/stm32f4xx_dma.c ****   *
 113:./Library/stm32f4xx_dma.c ****   ******************************************************************************
 114:./Library/stm32f4xx_dma.c ****   */
 115:./Library/stm32f4xx_dma.c **** 
 116:./Library/stm32f4xx_dma.c **** /* Includes ------------------------------------------------------------------*/
 117:./Library/stm32f4xx_dma.c **** #include "stm32f4xx_dma.h"
 118:./Library/stm32f4xx_dma.c **** #include "stm32f4xx_rcc.h"
 119:./Library/stm32f4xx_dma.c **** 
 120:./Library/stm32f4xx_dma.c **** /** @addtogroup STM32F4xx_StdPeriph_Driver
 121:./Library/stm32f4xx_dma.c ****   * @{
 122:./Library/stm32f4xx_dma.c ****   */
 123:./Library/stm32f4xx_dma.c **** 
 124:./Library/stm32f4xx_dma.c **** /** @defgroup DMA 
 125:./Library/stm32f4xx_dma.c ****   * @brief DMA driver modules
 126:./Library/stm32f4xx_dma.c ****   * @{
 127:./Library/stm32f4xx_dma.c ****   */ 
 128:./Library/stm32f4xx_dma.c **** 
 129:./Library/stm32f4xx_dma.c **** /* Private typedef -----------------------------------------------------------*/
 130:./Library/stm32f4xx_dma.c **** /* Private define ------------------------------------------------------------*/
 131:./Library/stm32f4xx_dma.c **** 
 132:./Library/stm32f4xx_dma.c **** /* Masks Definition */
 133:./Library/stm32f4xx_dma.c **** #define TRANSFER_IT_ENABLE_MASK (uint32_t)(DMA_SxCR_TCIE | DMA_SxCR_HTIE | \
 134:./Library/stm32f4xx_dma.c ****                                            DMA_SxCR_TEIE | DMA_SxCR_DMEIE)
 135:./Library/stm32f4xx_dma.c **** 
 136:./Library/stm32f4xx_dma.c **** #define DMA_Stream0_IT_MASK     (uint32_t)(DMA_LISR_FEIF0 | DMA_LISR_DMEIF0 | \
 137:./Library/stm32f4xx_dma.c ****                                            DMA_LISR_TEIF0 | DMA_LISR_HTIF0 | \
 138:./Library/stm32f4xx_dma.c ****                                            DMA_LISR_TCIF0)
 139:./Library/stm32f4xx_dma.c **** 
 140:./Library/stm32f4xx_dma.c **** #define DMA_Stream1_IT_MASK     (uint32_t)(DMA_Stream0_IT_MASK << 6)
 141:./Library/stm32f4xx_dma.c **** #define DMA_Stream2_IT_MASK     (uint32_t)(DMA_Stream0_IT_MASK << 16)
 142:./Library/stm32f4xx_dma.c **** #define DMA_Stream3_IT_MASK     (uint32_t)(DMA_Stream0_IT_MASK << 22)
 143:./Library/stm32f4xx_dma.c **** #define DMA_Stream4_IT_MASK     (uint32_t)(DMA_Stream0_IT_MASK | (uint32_t)0x20000000)
 144:./Library/stm32f4xx_dma.c **** #define DMA_Stream5_IT_MASK     (uint32_t)(DMA_Stream1_IT_MASK | (uint32_t)0x20000000)
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//ccBj3yz8.s 			page 4


 145:./Library/stm32f4xx_dma.c **** #define DMA_Stream6_IT_MASK     (uint32_t)(DMA_Stream2_IT_MASK | (uint32_t)0x20000000)
 146:./Library/stm32f4xx_dma.c **** #define DMA_Stream7_IT_MASK     (uint32_t)(DMA_Stream3_IT_MASK | (uint32_t)0x20000000)
 147:./Library/stm32f4xx_dma.c **** #define TRANSFER_IT_MASK        (uint32_t)0x0F3C0F3C
 148:./Library/stm32f4xx_dma.c **** #define HIGH_ISR_MASK           (uint32_t)0x20000000
 149:./Library/stm32f4xx_dma.c **** #define RESERVED_MASK           (uint32_t)0x0F7D0F7D  
 150:./Library/stm32f4xx_dma.c **** 
 151:./Library/stm32f4xx_dma.c **** /* Private macro -------------------------------------------------------------*/
 152:./Library/stm32f4xx_dma.c **** /* Private variables ---------------------------------------------------------*/
 153:./Library/stm32f4xx_dma.c **** /* Private function prototypes -----------------------------------------------*/
 154:./Library/stm32f4xx_dma.c **** /* Private functions ---------------------------------------------------------*/
 155:./Library/stm32f4xx_dma.c **** 
 156:./Library/stm32f4xx_dma.c **** 
 157:./Library/stm32f4xx_dma.c **** /** @defgroup DMA_Private_Functions
 158:./Library/stm32f4xx_dma.c ****   * @{
 159:./Library/stm32f4xx_dma.c ****   */
 160:./Library/stm32f4xx_dma.c **** 
 161:./Library/stm32f4xx_dma.c **** /** @defgroup DMA_Group1 Initialization and Configuration functions
 162:./Library/stm32f4xx_dma.c ****  *  @brief   Initialization and Configuration functions
 163:./Library/stm32f4xx_dma.c ****  *
 164:./Library/stm32f4xx_dma.c **** @verbatim   
 165:./Library/stm32f4xx_dma.c ****  ===============================================================================
 166:./Library/stm32f4xx_dma.c ****                 ##### Initialization and Configuration functions #####
 167:./Library/stm32f4xx_dma.c ****  ===============================================================================  
 168:./Library/stm32f4xx_dma.c ****     [..]
 169:./Library/stm32f4xx_dma.c ****     This subsection provides functions allowing to initialize the DMA Stream source
 170:./Library/stm32f4xx_dma.c ****     and destination addresses, incrementation and data sizes, transfer direction, 
 171:./Library/stm32f4xx_dma.c ****     buffer size, circular/normal mode selection, memory-to-memory mode selection 
 172:./Library/stm32f4xx_dma.c ****     and Stream priority value.
 173:./Library/stm32f4xx_dma.c ****     [..]
 174:./Library/stm32f4xx_dma.c ****     The DMA_Init() function follows the DMA configuration procedures as described in
 175:./Library/stm32f4xx_dma.c ****     reference manual (RM0090) except the first point: waiting on EN bit to be reset.
 176:./Library/stm32f4xx_dma.c ****     This condition should be checked by user application using the function DMA_GetCmdStatus()
 177:./Library/stm32f4xx_dma.c ****     before calling the DMA_Init() function.
 178:./Library/stm32f4xx_dma.c **** 
 179:./Library/stm32f4xx_dma.c **** @endverbatim
 180:./Library/stm32f4xx_dma.c ****   * @{
 181:./Library/stm32f4xx_dma.c ****   */
 182:./Library/stm32f4xx_dma.c **** 
 183:./Library/stm32f4xx_dma.c **** /**
 184:./Library/stm32f4xx_dma.c ****   * @brief  Deinitialize the DMAy Streamx registers to their default reset values.
 185:./Library/stm32f4xx_dma.c ****   * @param  DMAy_Streamx: where y can be 1 or 2 to select the DMA and x can be 0
 186:./Library/stm32f4xx_dma.c ****   *         to 7 to select the DMA Stream.
 187:./Library/stm32f4xx_dma.c ****   * @retval None
 188:./Library/stm32f4xx_dma.c ****   */
 189:./Library/stm32f4xx_dma.c **** void DMA_DeInit(DMA_Stream_TypeDef* DMAy_Streamx)
 190:./Library/stm32f4xx_dma.c **** {
  29              		.loc 1 190 1
  30              		.cfi_startproc
  31              		@ args = 0, pretend = 0, frame = 8
  32              		@ frame_needed = 1, uses_anonymous_args = 0
  33              		@ link register save eliminated.
  34 0000 80B4     		push	{r7}
  35              	.LCFI0:
  36              		.cfi_def_cfa_offset 4
  37              		.cfi_offset 7, -4
  38 0002 83B0     		sub	sp, sp, #12
  39              	.LCFI1:
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//ccBj3yz8.s 			page 5


  40              		.cfi_def_cfa_offset 16
  41 0004 00AF     		add	r7, sp, #0
  42              	.LCFI2:
  43              		.cfi_def_cfa_register 7
  44 0006 7860     		str	r0, [r7, #4]
 191:./Library/stm32f4xx_dma.c ****   /* Check the parameters */
 192:./Library/stm32f4xx_dma.c ****   assert_param(IS_DMA_ALL_PERIPH(DMAy_Streamx));
 193:./Library/stm32f4xx_dma.c **** 
 194:./Library/stm32f4xx_dma.c ****   /* Disable the selected DMAy Streamx */
 195:./Library/stm32f4xx_dma.c ****   DMAy_Streamx->CR &= ~((uint32_t)DMA_SxCR_EN);
  45              		.loc 1 195 20
  46 0008 7B68     		ldr	r3, [r7, #4]
  47 000a 1B68     		ldr	r3, [r3]
  48 000c 23F00102 		bic	r2, r3, #1
  49 0010 7B68     		ldr	r3, [r7, #4]
  50 0012 1A60     		str	r2, [r3]
 196:./Library/stm32f4xx_dma.c **** 
 197:./Library/stm32f4xx_dma.c ****   /* Reset DMAy Streamx control register */
 198:./Library/stm32f4xx_dma.c ****   DMAy_Streamx->CR  = 0;
  51              		.loc 1 198 21
  52 0014 7B68     		ldr	r3, [r7, #4]
  53 0016 0022     		movs	r2, #0
  54 0018 1A60     		str	r2, [r3]
 199:./Library/stm32f4xx_dma.c ****   
 200:./Library/stm32f4xx_dma.c ****   /* Reset DMAy Streamx Number of Data to Transfer register */
 201:./Library/stm32f4xx_dma.c ****   DMAy_Streamx->NDTR = 0;
  55              		.loc 1 201 22
  56 001a 7B68     		ldr	r3, [r7, #4]
  57 001c 0022     		movs	r2, #0
  58 001e 5A60     		str	r2, [r3, #4]
 202:./Library/stm32f4xx_dma.c ****   
 203:./Library/stm32f4xx_dma.c ****   /* Reset DMAy Streamx peripheral address register */
 204:./Library/stm32f4xx_dma.c ****   DMAy_Streamx->PAR  = 0;
  59              		.loc 1 204 22
  60 0020 7B68     		ldr	r3, [r7, #4]
  61 0022 0022     		movs	r2, #0
  62 0024 9A60     		str	r2, [r3, #8]
 205:./Library/stm32f4xx_dma.c ****   
 206:./Library/stm32f4xx_dma.c ****   /* Reset DMAy Streamx memory 0 address register */
 207:./Library/stm32f4xx_dma.c ****   DMAy_Streamx->M0AR = 0;
  63              		.loc 1 207 22
  64 0026 7B68     		ldr	r3, [r7, #4]
  65 0028 0022     		movs	r2, #0
  66 002a DA60     		str	r2, [r3, #12]
 208:./Library/stm32f4xx_dma.c **** 
 209:./Library/stm32f4xx_dma.c ****   /* Reset DMAy Streamx memory 1 address register */
 210:./Library/stm32f4xx_dma.c ****   DMAy_Streamx->M1AR = 0;
  67              		.loc 1 210 22
  68 002c 7B68     		ldr	r3, [r7, #4]
  69 002e 0022     		movs	r2, #0
  70 0030 1A61     		str	r2, [r3, #16]
 211:./Library/stm32f4xx_dma.c **** 
 212:./Library/stm32f4xx_dma.c ****   /* Reset DMAy Streamx FIFO control register */
 213:./Library/stm32f4xx_dma.c ****   DMAy_Streamx->FCR = (uint32_t)0x00000021; 
  71              		.loc 1 213 21
  72 0032 7B68     		ldr	r3, [r7, #4]
  73 0034 2122     		movs	r2, #33
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//ccBj3yz8.s 			page 6


  74 0036 5A61     		str	r2, [r3, #20]
 214:./Library/stm32f4xx_dma.c **** 
 215:./Library/stm32f4xx_dma.c ****   /* Reset interrupt pending bits for the selected stream */
 216:./Library/stm32f4xx_dma.c ****   if (DMAy_Streamx == DMA1_Stream0)
  75              		.loc 1 216 6
  76 0038 7B68     		ldr	r3, [r7, #4]
  77 003a 464A     		ldr	r2, .L19
  78 003c 9342     		cmp	r3, r2
  79 003e 03D1     		bne	.L2
 217:./Library/stm32f4xx_dma.c ****   {
 218:./Library/stm32f4xx_dma.c ****     /* Reset interrupt pending bits for DMA1 Stream0 */
 219:./Library/stm32f4xx_dma.c ****     DMA1->LIFCR = DMA_Stream0_IT_MASK;
  80              		.loc 1 219 9
  81 0040 454B     		ldr	r3, .L19+4
  82              		.loc 1 219 17
  83 0042 3D22     		movs	r2, #61
  84 0044 9A60     		str	r2, [r3, #8]
 220:./Library/stm32f4xx_dma.c ****   }
 221:./Library/stm32f4xx_dma.c ****   else if (DMAy_Streamx == DMA1_Stream1)
 222:./Library/stm32f4xx_dma.c ****   {
 223:./Library/stm32f4xx_dma.c ****     /* Reset interrupt pending bits for DMA1 Stream1 */
 224:./Library/stm32f4xx_dma.c ****     DMA1->LIFCR = DMA_Stream1_IT_MASK;
 225:./Library/stm32f4xx_dma.c ****   }
 226:./Library/stm32f4xx_dma.c ****   else if (DMAy_Streamx == DMA1_Stream2)
 227:./Library/stm32f4xx_dma.c ****   {
 228:./Library/stm32f4xx_dma.c ****     /* Reset interrupt pending bits for DMA1 Stream2 */
 229:./Library/stm32f4xx_dma.c ****     DMA1->LIFCR = DMA_Stream2_IT_MASK;
 230:./Library/stm32f4xx_dma.c ****   }
 231:./Library/stm32f4xx_dma.c ****   else if (DMAy_Streamx == DMA1_Stream3)
 232:./Library/stm32f4xx_dma.c ****   {
 233:./Library/stm32f4xx_dma.c ****     /* Reset interrupt pending bits for DMA1 Stream3 */
 234:./Library/stm32f4xx_dma.c ****     DMA1->LIFCR = DMA_Stream3_IT_MASK;
 235:./Library/stm32f4xx_dma.c ****   }
 236:./Library/stm32f4xx_dma.c ****   else if (DMAy_Streamx == DMA1_Stream4)
 237:./Library/stm32f4xx_dma.c ****   {
 238:./Library/stm32f4xx_dma.c ****     /* Reset interrupt pending bits for DMA1 Stream4 */
 239:./Library/stm32f4xx_dma.c ****     DMA1->HIFCR = DMA_Stream4_IT_MASK;
 240:./Library/stm32f4xx_dma.c ****   }
 241:./Library/stm32f4xx_dma.c ****   else if (DMAy_Streamx == DMA1_Stream5)
 242:./Library/stm32f4xx_dma.c ****   {
 243:./Library/stm32f4xx_dma.c ****     /* Reset interrupt pending bits for DMA1 Stream5 */
 244:./Library/stm32f4xx_dma.c ****     DMA1->HIFCR = DMA_Stream5_IT_MASK;
 245:./Library/stm32f4xx_dma.c ****   }
 246:./Library/stm32f4xx_dma.c ****   else if (DMAy_Streamx == DMA1_Stream6)
 247:./Library/stm32f4xx_dma.c ****   {
 248:./Library/stm32f4xx_dma.c ****     /* Reset interrupt pending bits for DMA1 Stream6 */
 249:./Library/stm32f4xx_dma.c ****     DMA1->HIFCR = (uint32_t)DMA_Stream6_IT_MASK;
 250:./Library/stm32f4xx_dma.c ****   }
 251:./Library/stm32f4xx_dma.c ****   else if (DMAy_Streamx == DMA1_Stream7)
 252:./Library/stm32f4xx_dma.c ****   {
 253:./Library/stm32f4xx_dma.c ****     /* Reset interrupt pending bits for DMA1 Stream7 */
 254:./Library/stm32f4xx_dma.c ****     DMA1->HIFCR = DMA_Stream7_IT_MASK;
 255:./Library/stm32f4xx_dma.c ****   }
 256:./Library/stm32f4xx_dma.c ****   else if (DMAy_Streamx == DMA2_Stream0)
 257:./Library/stm32f4xx_dma.c ****   {
 258:./Library/stm32f4xx_dma.c ****     /* Reset interrupt pending bits for DMA2 Stream0 */
 259:./Library/stm32f4xx_dma.c ****     DMA2->LIFCR = DMA_Stream0_IT_MASK;
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//ccBj3yz8.s 			page 7


 260:./Library/stm32f4xx_dma.c ****   }
 261:./Library/stm32f4xx_dma.c ****   else if (DMAy_Streamx == DMA2_Stream1)
 262:./Library/stm32f4xx_dma.c ****   {
 263:./Library/stm32f4xx_dma.c ****     /* Reset interrupt pending bits for DMA2 Stream1 */
 264:./Library/stm32f4xx_dma.c ****     DMA2->LIFCR = DMA_Stream1_IT_MASK;
 265:./Library/stm32f4xx_dma.c ****   }
 266:./Library/stm32f4xx_dma.c ****   else if (DMAy_Streamx == DMA2_Stream2)
 267:./Library/stm32f4xx_dma.c ****   {
 268:./Library/stm32f4xx_dma.c ****     /* Reset interrupt pending bits for DMA2 Stream2 */
 269:./Library/stm32f4xx_dma.c ****     DMA2->LIFCR = DMA_Stream2_IT_MASK;
 270:./Library/stm32f4xx_dma.c ****   }
 271:./Library/stm32f4xx_dma.c ****   else if (DMAy_Streamx == DMA2_Stream3)
 272:./Library/stm32f4xx_dma.c ****   {
 273:./Library/stm32f4xx_dma.c ****     /* Reset interrupt pending bits for DMA2 Stream3 */
 274:./Library/stm32f4xx_dma.c ****     DMA2->LIFCR = DMA_Stream3_IT_MASK;
 275:./Library/stm32f4xx_dma.c ****   }
 276:./Library/stm32f4xx_dma.c ****   else if (DMAy_Streamx == DMA2_Stream4)
 277:./Library/stm32f4xx_dma.c ****   {
 278:./Library/stm32f4xx_dma.c ****     /* Reset interrupt pending bits for DMA2 Stream4 */
 279:./Library/stm32f4xx_dma.c ****     DMA2->HIFCR = DMA_Stream4_IT_MASK;
 280:./Library/stm32f4xx_dma.c ****   }
 281:./Library/stm32f4xx_dma.c ****   else if (DMAy_Streamx == DMA2_Stream5)
 282:./Library/stm32f4xx_dma.c ****   {
 283:./Library/stm32f4xx_dma.c ****     /* Reset interrupt pending bits for DMA2 Stream5 */
 284:./Library/stm32f4xx_dma.c ****     DMA2->HIFCR = DMA_Stream5_IT_MASK;
 285:./Library/stm32f4xx_dma.c ****   }
 286:./Library/stm32f4xx_dma.c ****   else if (DMAy_Streamx == DMA2_Stream6)
 287:./Library/stm32f4xx_dma.c ****   {
 288:./Library/stm32f4xx_dma.c ****     /* Reset interrupt pending bits for DMA2 Stream6 */
 289:./Library/stm32f4xx_dma.c ****     DMA2->HIFCR = DMA_Stream6_IT_MASK;
 290:./Library/stm32f4xx_dma.c ****   }
 291:./Library/stm32f4xx_dma.c ****   else 
 292:./Library/stm32f4xx_dma.c ****   {
 293:./Library/stm32f4xx_dma.c ****     if (DMAy_Streamx == DMA2_Stream7)
 294:./Library/stm32f4xx_dma.c ****     {
 295:./Library/stm32f4xx_dma.c ****       /* Reset interrupt pending bits for DMA2 Stream7 */
 296:./Library/stm32f4xx_dma.c ****       DMA2->HIFCR = DMA_Stream7_IT_MASK;
 297:./Library/stm32f4xx_dma.c ****     }
 298:./Library/stm32f4xx_dma.c ****   }
 299:./Library/stm32f4xx_dma.c **** }
  85              		.loc 1 299 1
  86 0046 7EE0     		b	.L18
  87              	.L2:
 221:./Library/stm32f4xx_dma.c ****   {
  88              		.loc 1 221 11
  89 0048 7B68     		ldr	r3, [r7, #4]
  90 004a 444A     		ldr	r2, .L19+8
  91 004c 9342     		cmp	r3, r2
  92 004e 04D1     		bne	.L4
 224:./Library/stm32f4xx_dma.c ****   }
  93              		.loc 1 224 9
  94 0050 414B     		ldr	r3, .L19+4
 224:./Library/stm32f4xx_dma.c ****   }
  95              		.loc 1 224 17
  96 0052 4FF47462 		mov	r2, #3904
  97 0056 9A60     		str	r2, [r3, #8]
  98              		.loc 1 299 1
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//ccBj3yz8.s 			page 8


  99 0058 75E0     		b	.L18
 100              	.L4:
 226:./Library/stm32f4xx_dma.c ****   {
 101              		.loc 1 226 11
 102 005a 7B68     		ldr	r3, [r7, #4]
 103 005c 404A     		ldr	r2, .L19+12
 104 005e 9342     		cmp	r3, r2
 105 0060 04D1     		bne	.L5
 229:./Library/stm32f4xx_dma.c ****   }
 106              		.loc 1 229 9
 107 0062 3D4B     		ldr	r3, .L19+4
 229:./Library/stm32f4xx_dma.c ****   }
 108              		.loc 1 229 17
 109 0064 4FF47412 		mov	r2, #3997696
 110 0068 9A60     		str	r2, [r3, #8]
 111              		.loc 1 299 1
 112 006a 6CE0     		b	.L18
 113              	.L5:
 231:./Library/stm32f4xx_dma.c ****   {
 114              		.loc 1 231 11
 115 006c 7B68     		ldr	r3, [r7, #4]
 116 006e 3D4A     		ldr	r2, .L19+16
 117 0070 9342     		cmp	r3, r2
 118 0072 04D1     		bne	.L6
 234:./Library/stm32f4xx_dma.c ****   }
 119              		.loc 1 234 9
 120 0074 384B     		ldr	r3, .L19+4
 234:./Library/stm32f4xx_dma.c ****   }
 121              		.loc 1 234 17
 122 0076 4FF07462 		mov	r2, #255852544
 123 007a 9A60     		str	r2, [r3, #8]
 124              		.loc 1 299 1
 125 007c 63E0     		b	.L18
 126              	.L6:
 236:./Library/stm32f4xx_dma.c ****   {
 127              		.loc 1 236 11
 128 007e 7B68     		ldr	r3, [r7, #4]
 129 0080 394A     		ldr	r2, .L19+20
 130 0082 9342     		cmp	r3, r2
 131 0084 03D1     		bne	.L7
 239:./Library/stm32f4xx_dma.c ****   }
 132              		.loc 1 239 9
 133 0086 344B     		ldr	r3, .L19+4
 239:./Library/stm32f4xx_dma.c ****   }
 134              		.loc 1 239 17
 135 0088 384A     		ldr	r2, .L19+24
 136 008a DA60     		str	r2, [r3, #12]
 137              		.loc 1 299 1
 138 008c 5BE0     		b	.L18
 139              	.L7:
 241:./Library/stm32f4xx_dma.c ****   {
 140              		.loc 1 241 11
 141 008e 7B68     		ldr	r3, [r7, #4]
 142 0090 374A     		ldr	r2, .L19+28
 143 0092 9342     		cmp	r3, r2
 144 0094 03D1     		bne	.L8
 244:./Library/stm32f4xx_dma.c ****   }
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//ccBj3yz8.s 			page 9


 145              		.loc 1 244 9
 146 0096 304B     		ldr	r3, .L19+4
 244:./Library/stm32f4xx_dma.c ****   }
 147              		.loc 1 244 17
 148 0098 364A     		ldr	r2, .L19+32
 149 009a DA60     		str	r2, [r3, #12]
 150              		.loc 1 299 1
 151 009c 53E0     		b	.L18
 152              	.L8:
 246:./Library/stm32f4xx_dma.c ****   {
 153              		.loc 1 246 11
 154 009e 7B68     		ldr	r3, [r7, #4]
 155 00a0 354A     		ldr	r2, .L19+36
 156 00a2 9342     		cmp	r3, r2
 157 00a4 03D1     		bne	.L9
 249:./Library/stm32f4xx_dma.c ****   }
 158              		.loc 1 249 9
 159 00a6 2C4B     		ldr	r3, .L19+4
 249:./Library/stm32f4xx_dma.c ****   }
 160              		.loc 1 249 17
 161 00a8 344A     		ldr	r2, .L19+40
 162 00aa DA60     		str	r2, [r3, #12]
 163              		.loc 1 299 1
 164 00ac 4BE0     		b	.L18
 165              	.L9:
 251:./Library/stm32f4xx_dma.c ****   {
 166              		.loc 1 251 11
 167 00ae 7B68     		ldr	r3, [r7, #4]
 168 00b0 334A     		ldr	r2, .L19+44
 169 00b2 9342     		cmp	r3, r2
 170 00b4 04D1     		bne	.L10
 254:./Library/stm32f4xx_dma.c ****   }
 171              		.loc 1 254 9
 172 00b6 284B     		ldr	r3, .L19+4
 254:./Library/stm32f4xx_dma.c ****   }
 173              		.loc 1 254 17
 174 00b8 4FF03D52 		mov	r2, #792723456
 175 00bc DA60     		str	r2, [r3, #12]
 176              		.loc 1 299 1
 177 00be 42E0     		b	.L18
 178              	.L10:
 256:./Library/stm32f4xx_dma.c ****   {
 179              		.loc 1 256 11
 180 00c0 7B68     		ldr	r3, [r7, #4]
 181 00c2 304A     		ldr	r2, .L19+48
 182 00c4 9342     		cmp	r3, r2
 183 00c6 03D1     		bne	.L11
 259:./Library/stm32f4xx_dma.c ****   }
 184              		.loc 1 259 9
 185 00c8 2F4B     		ldr	r3, .L19+52
 259:./Library/stm32f4xx_dma.c ****   }
 186              		.loc 1 259 17
 187 00ca 3D22     		movs	r2, #61
 188 00cc 9A60     		str	r2, [r3, #8]
 189              		.loc 1 299 1
 190 00ce 3AE0     		b	.L18
 191              	.L11:
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//ccBj3yz8.s 			page 10


 261:./Library/stm32f4xx_dma.c ****   {
 192              		.loc 1 261 11
 193 00d0 7B68     		ldr	r3, [r7, #4]
 194 00d2 2E4A     		ldr	r2, .L19+56
 195 00d4 9342     		cmp	r3, r2
 196 00d6 04D1     		bne	.L12
 264:./Library/stm32f4xx_dma.c ****   }
 197              		.loc 1 264 9
 198 00d8 2B4B     		ldr	r3, .L19+52
 264:./Library/stm32f4xx_dma.c ****   }
 199              		.loc 1 264 17
 200 00da 4FF47462 		mov	r2, #3904
 201 00de 9A60     		str	r2, [r3, #8]
 202              		.loc 1 299 1
 203 00e0 31E0     		b	.L18
 204              	.L12:
 266:./Library/stm32f4xx_dma.c ****   {
 205              		.loc 1 266 11
 206 00e2 7B68     		ldr	r3, [r7, #4]
 207 00e4 2A4A     		ldr	r2, .L19+60
 208 00e6 9342     		cmp	r3, r2
 209 00e8 04D1     		bne	.L13
 269:./Library/stm32f4xx_dma.c ****   }
 210              		.loc 1 269 9
 211 00ea 274B     		ldr	r3, .L19+52
 269:./Library/stm32f4xx_dma.c ****   }
 212              		.loc 1 269 17
 213 00ec 4FF47412 		mov	r2, #3997696
 214 00f0 9A60     		str	r2, [r3, #8]
 215              		.loc 1 299 1
 216 00f2 28E0     		b	.L18
 217              	.L13:
 271:./Library/stm32f4xx_dma.c ****   {
 218              		.loc 1 271 11
 219 00f4 7B68     		ldr	r3, [r7, #4]
 220 00f6 274A     		ldr	r2, .L19+64
 221 00f8 9342     		cmp	r3, r2
 222 00fa 04D1     		bne	.L14
 274:./Library/stm32f4xx_dma.c ****   }
 223              		.loc 1 274 9
 224 00fc 224B     		ldr	r3, .L19+52
 274:./Library/stm32f4xx_dma.c ****   }
 225              		.loc 1 274 17
 226 00fe 4FF07462 		mov	r2, #255852544
 227 0102 9A60     		str	r2, [r3, #8]
 228              		.loc 1 299 1
 229 0104 1FE0     		b	.L18
 230              	.L14:
 276:./Library/stm32f4xx_dma.c ****   {
 231              		.loc 1 276 11
 232 0106 7B68     		ldr	r3, [r7, #4]
 233 0108 234A     		ldr	r2, .L19+68
 234 010a 9342     		cmp	r3, r2
 235 010c 03D1     		bne	.L15
 279:./Library/stm32f4xx_dma.c ****   }
 236              		.loc 1 279 9
 237 010e 1E4B     		ldr	r3, .L19+52
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//ccBj3yz8.s 			page 11


 279:./Library/stm32f4xx_dma.c ****   }
 238              		.loc 1 279 17
 239 0110 164A     		ldr	r2, .L19+24
 240 0112 DA60     		str	r2, [r3, #12]
 241              		.loc 1 299 1
 242 0114 17E0     		b	.L18
 243              	.L15:
 281:./Library/stm32f4xx_dma.c ****   {
 244              		.loc 1 281 11
 245 0116 7B68     		ldr	r3, [r7, #4]
 246 0118 204A     		ldr	r2, .L19+72
 247 011a 9342     		cmp	r3, r2
 248 011c 03D1     		bne	.L16
 284:./Library/stm32f4xx_dma.c ****   }
 249              		.loc 1 284 9
 250 011e 1A4B     		ldr	r3, .L19+52
 284:./Library/stm32f4xx_dma.c ****   }
 251              		.loc 1 284 17
 252 0120 144A     		ldr	r2, .L19+32
 253 0122 DA60     		str	r2, [r3, #12]
 254              		.loc 1 299 1
 255 0124 0FE0     		b	.L18
 256              	.L16:
 286:./Library/stm32f4xx_dma.c ****   {
 257              		.loc 1 286 11
 258 0126 7B68     		ldr	r3, [r7, #4]
 259 0128 1D4A     		ldr	r2, .L19+76
 260 012a 9342     		cmp	r3, r2
 261 012c 03D1     		bne	.L17
 289:./Library/stm32f4xx_dma.c ****   }
 262              		.loc 1 289 9
 263 012e 164B     		ldr	r3, .L19+52
 289:./Library/stm32f4xx_dma.c ****   }
 264              		.loc 1 289 17
 265 0130 124A     		ldr	r2, .L19+40
 266 0132 DA60     		str	r2, [r3, #12]
 267              		.loc 1 299 1
 268 0134 07E0     		b	.L18
 269              	.L17:
 293:./Library/stm32f4xx_dma.c ****     {
 270              		.loc 1 293 8
 271 0136 7B68     		ldr	r3, [r7, #4]
 272 0138 1A4A     		ldr	r2, .L19+80
 273 013a 9342     		cmp	r3, r2
 274 013c 03D1     		bne	.L18
 296:./Library/stm32f4xx_dma.c ****     }
 275              		.loc 1 296 11
 276 013e 124B     		ldr	r3, .L19+52
 296:./Library/stm32f4xx_dma.c ****     }
 277              		.loc 1 296 19
 278 0140 4FF03D52 		mov	r2, #792723456
 279 0144 DA60     		str	r2, [r3, #12]
 280              	.L18:
 281              		.loc 1 299 1
 282 0146 00BF     		nop
 283 0148 0C37     		adds	r7, r7, #12
 284              	.LCFI3:
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//ccBj3yz8.s 			page 12


 285              		.cfi_def_cfa_offset 4
 286 014a BD46     		mov	sp, r7
 287              	.LCFI4:
 288              		.cfi_def_cfa_register 13
 289              		@ sp needed
 290 014c 5DF8047B 		ldr	r7, [sp], #4
 291              	.LCFI5:
 292              		.cfi_restore 7
 293              		.cfi_def_cfa_offset 0
 294 0150 7047     		bx	lr
 295              	.L20:
 296 0152 00BF     		.align	2
 297              	.L19:
 298 0154 10600240 		.word	1073897488
 299 0158 00600240 		.word	1073897472
 300 015c 28600240 		.word	1073897512
 301 0160 40600240 		.word	1073897536
 302 0164 58600240 		.word	1073897560
 303 0168 70600240 		.word	1073897584
 304 016c 3D000020 		.word	536870973
 305 0170 88600240 		.word	1073897608
 306 0174 400F0020 		.word	536874816
 307 0178 A0600240 		.word	1073897632
 308 017c 00003D20 		.word	540868608
 309 0180 B8600240 		.word	1073897656
 310 0184 10640240 		.word	1073898512
 311 0188 00640240 		.word	1073898496
 312 018c 28640240 		.word	1073898536
 313 0190 40640240 		.word	1073898560
 314 0194 58640240 		.word	1073898584
 315 0198 70640240 		.word	1073898608
 316 019c 88640240 		.word	1073898632
 317 01a0 A0640240 		.word	1073898656
 318 01a4 B8640240 		.word	1073898680
 319              		.cfi_endproc
 320              	.LFE123:
 322              		.section	.text.DMA_Init,"ax",%progbits
 323              		.align	1
 324              		.global	DMA_Init
 325              		.syntax unified
 326              		.thumb
 327              		.thumb_func
 329              	DMA_Init:
 330              	.LFB124:
 300:./Library/stm32f4xx_dma.c **** 
 301:./Library/stm32f4xx_dma.c **** /**
 302:./Library/stm32f4xx_dma.c ****   * @brief  Initializes the DMAy Streamx according to the specified parameters in 
 303:./Library/stm32f4xx_dma.c ****   *         the DMA_InitStruct structure.
 304:./Library/stm32f4xx_dma.c ****   * @note   Before calling this function, it is recommended to check that the Stream 
 305:./Library/stm32f4xx_dma.c ****   *         is actually disabled using the function DMA_GetCmdStatus().  
 306:./Library/stm32f4xx_dma.c ****   * @param  DMAy_Streamx: where y can be 1 or 2 to select the DMA and x can be 0
 307:./Library/stm32f4xx_dma.c ****   *         to 7 to select the DMA Stream.
 308:./Library/stm32f4xx_dma.c ****   * @param  DMA_InitStruct: pointer to a DMA_InitTypeDef structure that contains
 309:./Library/stm32f4xx_dma.c ****   *         the configuration information for the specified DMA Stream.  
 310:./Library/stm32f4xx_dma.c ****   * @retval None
 311:./Library/stm32f4xx_dma.c ****   */
 312:./Library/stm32f4xx_dma.c **** void DMA_Init(DMA_Stream_TypeDef* DMAy_Streamx, DMA_InitTypeDef* DMA_InitStruct)
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//ccBj3yz8.s 			page 13


 313:./Library/stm32f4xx_dma.c **** {
 331              		.loc 1 313 1
 332              		.cfi_startproc
 333              		@ args = 0, pretend = 0, frame = 16
 334              		@ frame_needed = 1, uses_anonymous_args = 0
 335              		@ link register save eliminated.
 336 0000 80B4     		push	{r7}
 337              	.LCFI6:
 338              		.cfi_def_cfa_offset 4
 339              		.cfi_offset 7, -4
 340 0002 85B0     		sub	sp, sp, #20
 341              	.LCFI7:
 342              		.cfi_def_cfa_offset 24
 343 0004 00AF     		add	r7, sp, #0
 344              	.LCFI8:
 345              		.cfi_def_cfa_register 7
 346 0006 7860     		str	r0, [r7, #4]
 347 0008 3960     		str	r1, [r7]
 314:./Library/stm32f4xx_dma.c ****   uint32_t tmpreg = 0;
 348              		.loc 1 314 12
 349 000a 0023     		movs	r3, #0
 350 000c FB60     		str	r3, [r7, #12]
 315:./Library/stm32f4xx_dma.c **** 
 316:./Library/stm32f4xx_dma.c ****   /* Check the parameters */
 317:./Library/stm32f4xx_dma.c ****   assert_param(IS_DMA_ALL_PERIPH(DMAy_Streamx));
 318:./Library/stm32f4xx_dma.c ****   assert_param(IS_DMA_CHANNEL(DMA_InitStruct->DMA_Channel));
 319:./Library/stm32f4xx_dma.c ****   assert_param(IS_DMA_DIRECTION(DMA_InitStruct->DMA_DIR));
 320:./Library/stm32f4xx_dma.c ****   assert_param(IS_DMA_BUFFER_SIZE(DMA_InitStruct->DMA_BufferSize));
 321:./Library/stm32f4xx_dma.c ****   assert_param(IS_DMA_PERIPHERAL_INC_STATE(DMA_InitStruct->DMA_PeripheralInc));
 322:./Library/stm32f4xx_dma.c ****   assert_param(IS_DMA_MEMORY_INC_STATE(DMA_InitStruct->DMA_MemoryInc));
 323:./Library/stm32f4xx_dma.c ****   assert_param(IS_DMA_PERIPHERAL_DATA_SIZE(DMA_InitStruct->DMA_PeripheralDataSize));
 324:./Library/stm32f4xx_dma.c ****   assert_param(IS_DMA_MEMORY_DATA_SIZE(DMA_InitStruct->DMA_MemoryDataSize));
 325:./Library/stm32f4xx_dma.c ****   assert_param(IS_DMA_MODE(DMA_InitStruct->DMA_Mode));
 326:./Library/stm32f4xx_dma.c ****   assert_param(IS_DMA_PRIORITY(DMA_InitStruct->DMA_Priority));
 327:./Library/stm32f4xx_dma.c ****   assert_param(IS_DMA_FIFO_MODE_STATE(DMA_InitStruct->DMA_FIFOMode));
 328:./Library/stm32f4xx_dma.c ****   assert_param(IS_DMA_FIFO_THRESHOLD(DMA_InitStruct->DMA_FIFOThreshold));
 329:./Library/stm32f4xx_dma.c ****   assert_param(IS_DMA_MEMORY_BURST(DMA_InitStruct->DMA_MemoryBurst));
 330:./Library/stm32f4xx_dma.c ****   assert_param(IS_DMA_PERIPHERAL_BURST(DMA_InitStruct->DMA_PeripheralBurst));
 331:./Library/stm32f4xx_dma.c **** 
 332:./Library/stm32f4xx_dma.c ****   /*------------------------- DMAy Streamx CR Configuration ------------------*/
 333:./Library/stm32f4xx_dma.c ****   /* Get the DMAy_Streamx CR value */
 334:./Library/stm32f4xx_dma.c ****   tmpreg = DMAy_Streamx->CR;
 351              		.loc 1 334 10
 352 000e 7B68     		ldr	r3, [r7, #4]
 353 0010 1B68     		ldr	r3, [r3]
 354 0012 FB60     		str	r3, [r7, #12]
 335:./Library/stm32f4xx_dma.c **** 
 336:./Library/stm32f4xx_dma.c ****   /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC and DIR bits */
 337:./Library/stm32f4xx_dma.c ****   tmpreg &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 355              		.loc 1 337 10
 356 0014 FA68     		ldr	r2, [r7, #12]
 357 0016 254B     		ldr	r3, .L22
 358 0018 1340     		ands	r3, r3, r2
 359 001a FB60     		str	r3, [r7, #12]
 338:./Library/stm32f4xx_dma.c ****                          DMA_SxCR_PL | DMA_SxCR_MSIZE | DMA_SxCR_PSIZE | \
 339:./Library/stm32f4xx_dma.c ****                          DMA_SxCR_MINC | DMA_SxCR_PINC | DMA_SxCR_CIRC | \
 340:./Library/stm32f4xx_dma.c ****                          DMA_SxCR_DIR));
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//ccBj3yz8.s 			page 14


 341:./Library/stm32f4xx_dma.c **** 
 342:./Library/stm32f4xx_dma.c ****   /* Configure DMAy Streamx: */
 343:./Library/stm32f4xx_dma.c ****   /* Set CHSEL bits according to DMA_CHSEL value */
 344:./Library/stm32f4xx_dma.c ****   /* Set DIR bits according to DMA_DIR value */
 345:./Library/stm32f4xx_dma.c ****   /* Set PINC bit according to DMA_PeripheralInc value */
 346:./Library/stm32f4xx_dma.c ****   /* Set MINC bit according to DMA_MemoryInc value */
 347:./Library/stm32f4xx_dma.c ****   /* Set PSIZE bits according to DMA_PeripheralDataSize value */
 348:./Library/stm32f4xx_dma.c ****   /* Set MSIZE bits according to DMA_MemoryDataSize value */
 349:./Library/stm32f4xx_dma.c ****   /* Set CIRC bit according to DMA_Mode value */
 350:./Library/stm32f4xx_dma.c ****   /* Set PL bits according to DMA_Priority value */
 351:./Library/stm32f4xx_dma.c ****   /* Set MBURST bits according to DMA_MemoryBurst value */
 352:./Library/stm32f4xx_dma.c ****   /* Set PBURST bits according to DMA_PeripheralBurst value */
 353:./Library/stm32f4xx_dma.c ****   tmpreg |= DMA_InitStruct->DMA_Channel | DMA_InitStruct->DMA_DIR |
 360              		.loc 1 353 27
 361 001c 3B68     		ldr	r3, [r7]
 362 001e 1A68     		ldr	r2, [r3]
 363              		.loc 1 353 57
 364 0020 3B68     		ldr	r3, [r7]
 365 0022 DB68     		ldr	r3, [r3, #12]
 366              		.loc 1 353 41
 367 0024 1A43     		orrs	r2, r2, r3
 354:./Library/stm32f4xx_dma.c ****             DMA_InitStruct->DMA_PeripheralInc | DMA_InitStruct->DMA_MemoryInc |
 368              		.loc 1 354 27
 369 0026 3B68     		ldr	r3, [r7]
 370 0028 5B69     		ldr	r3, [r3, #20]
 353:./Library/stm32f4xx_dma.c ****             DMA_InitStruct->DMA_PeripheralInc | DMA_InitStruct->DMA_MemoryInc |
 371              		.loc 1 353 67
 372 002a 1A43     		orrs	r2, r2, r3
 373              		.loc 1 354 63
 374 002c 3B68     		ldr	r3, [r7]
 375 002e 9B69     		ldr	r3, [r3, #24]
 376              		.loc 1 354 47
 377 0030 1A43     		orrs	r2, r2, r3
 355:./Library/stm32f4xx_dma.c ****             DMA_InitStruct->DMA_PeripheralDataSize | DMA_InitStruct->DMA_MemoryDataSize |
 378              		.loc 1 355 27
 379 0032 3B68     		ldr	r3, [r7]
 380 0034 DB69     		ldr	r3, [r3, #28]
 354:./Library/stm32f4xx_dma.c ****             DMA_InitStruct->DMA_PeripheralInc | DMA_InitStruct->DMA_MemoryInc |
 381              		.loc 1 354 79
 382 0036 1A43     		orrs	r2, r2, r3
 383              		.loc 1 355 68
 384 0038 3B68     		ldr	r3, [r7]
 385 003a 1B6A     		ldr	r3, [r3, #32]
 386              		.loc 1 355 52
 387 003c 1A43     		orrs	r2, r2, r3
 356:./Library/stm32f4xx_dma.c ****             DMA_InitStruct->DMA_Mode | DMA_InitStruct->DMA_Priority |
 388              		.loc 1 356 27
 389 003e 3B68     		ldr	r3, [r7]
 390 0040 5B6A     		ldr	r3, [r3, #36]
 355:./Library/stm32f4xx_dma.c ****             DMA_InitStruct->DMA_PeripheralDataSize | DMA_InitStruct->DMA_MemoryDataSize |
 391              		.loc 1 355 89
 392 0042 1A43     		orrs	r2, r2, r3
 393              		.loc 1 356 54
 394 0044 3B68     		ldr	r3, [r7]
 395 0046 9B6A     		ldr	r3, [r3, #40]
 396              		.loc 1 356 38
 397 0048 1A43     		orrs	r2, r2, r3
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//ccBj3yz8.s 			page 15


 357:./Library/stm32f4xx_dma.c ****             DMA_InitStruct->DMA_MemoryBurst | DMA_InitStruct->DMA_PeripheralBurst;
 398              		.loc 1 357 27
 399 004a 3B68     		ldr	r3, [r7]
 400 004c 5B6B     		ldr	r3, [r3, #52]
 356:./Library/stm32f4xx_dma.c ****             DMA_InitStruct->DMA_Mode | DMA_InitStruct->DMA_Priority |
 401              		.loc 1 356 69
 402 004e 1A43     		orrs	r2, r2, r3
 403              		.loc 1 357 61
 404 0050 3B68     		ldr	r3, [r7]
 405 0052 9B6B     		ldr	r3, [r3, #56]
 406              		.loc 1 357 45
 407 0054 1343     		orrs	r3, r3, r2
 353:./Library/stm32f4xx_dma.c ****             DMA_InitStruct->DMA_PeripheralInc | DMA_InitStruct->DMA_MemoryInc |
 408              		.loc 1 353 10
 409 0056 FA68     		ldr	r2, [r7, #12]
 410 0058 1343     		orrs	r3, r3, r2
 411 005a FB60     		str	r3, [r7, #12]
 358:./Library/stm32f4xx_dma.c **** 
 359:./Library/stm32f4xx_dma.c ****   /* Write to DMAy Streamx CR register */
 360:./Library/stm32f4xx_dma.c ****   DMAy_Streamx->CR = tmpreg;
 412              		.loc 1 360 20
 413 005c 7B68     		ldr	r3, [r7, #4]
 414 005e FA68     		ldr	r2, [r7, #12]
 415 0060 1A60     		str	r2, [r3]
 361:./Library/stm32f4xx_dma.c **** 
 362:./Library/stm32f4xx_dma.c ****   /*------------------------- DMAy Streamx FCR Configuration -----------------*/
 363:./Library/stm32f4xx_dma.c ****   /* Get the DMAy_Streamx FCR value */
 364:./Library/stm32f4xx_dma.c ****   tmpreg = DMAy_Streamx->FCR;
 416              		.loc 1 364 10
 417 0062 7B68     		ldr	r3, [r7, #4]
 418 0064 5B69     		ldr	r3, [r3, #20]
 419 0066 FB60     		str	r3, [r7, #12]
 365:./Library/stm32f4xx_dma.c **** 
 366:./Library/stm32f4xx_dma.c ****   /* Clear DMDIS and FTH bits */
 367:./Library/stm32f4xx_dma.c ****   tmpreg &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 420              		.loc 1 367 10
 421 0068 FB68     		ldr	r3, [r7, #12]
 422 006a 23F00703 		bic	r3, r3, #7
 423 006e FB60     		str	r3, [r7, #12]
 368:./Library/stm32f4xx_dma.c **** 
 369:./Library/stm32f4xx_dma.c ****   /* Configure DMAy Streamx FIFO: 
 370:./Library/stm32f4xx_dma.c ****     Set DMDIS bits according to DMA_FIFOMode value 
 371:./Library/stm32f4xx_dma.c ****     Set FTH bits according to DMA_FIFOThreshold value */
 372:./Library/stm32f4xx_dma.c ****   tmpreg |= DMA_InitStruct->DMA_FIFOMode | DMA_InitStruct->DMA_FIFOThreshold;
 424              		.loc 1 372 27
 425 0070 3B68     		ldr	r3, [r7]
 426 0072 DA6A     		ldr	r2, [r3, #44]
 427              		.loc 1 372 58
 428 0074 3B68     		ldr	r3, [r7]
 429 0076 1B6B     		ldr	r3, [r3, #48]
 430              		.loc 1 372 42
 431 0078 1343     		orrs	r3, r3, r2
 432              		.loc 1 372 10
 433 007a FA68     		ldr	r2, [r7, #12]
 434 007c 1343     		orrs	r3, r3, r2
 435 007e FB60     		str	r3, [r7, #12]
 373:./Library/stm32f4xx_dma.c **** 
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//ccBj3yz8.s 			page 16


 374:./Library/stm32f4xx_dma.c ****   /* Write to DMAy Streamx CR */
 375:./Library/stm32f4xx_dma.c ****   DMAy_Streamx->FCR = tmpreg;
 436              		.loc 1 375 21
 437 0080 7B68     		ldr	r3, [r7, #4]
 438 0082 FA68     		ldr	r2, [r7, #12]
 439 0084 5A61     		str	r2, [r3, #20]
 376:./Library/stm32f4xx_dma.c **** 
 377:./Library/stm32f4xx_dma.c ****   /*------------------------- DMAy Streamx NDTR Configuration ----------------*/
 378:./Library/stm32f4xx_dma.c ****   /* Write to DMAy Streamx NDTR register */
 379:./Library/stm32f4xx_dma.c ****   DMAy_Streamx->NDTR = DMA_InitStruct->DMA_BufferSize;
 440              		.loc 1 379 38
 441 0086 3B68     		ldr	r3, [r7]
 442 0088 1A69     		ldr	r2, [r3, #16]
 443              		.loc 1 379 22
 444 008a 7B68     		ldr	r3, [r7, #4]
 445 008c 5A60     		str	r2, [r3, #4]
 380:./Library/stm32f4xx_dma.c **** 
 381:./Library/stm32f4xx_dma.c ****   /*------------------------- DMAy Streamx PAR Configuration -----------------*/
 382:./Library/stm32f4xx_dma.c ****   /* Write to DMAy Streamx PAR */
 383:./Library/stm32f4xx_dma.c ****   DMAy_Streamx->PAR = DMA_InitStruct->DMA_PeripheralBaseAddr;
 446              		.loc 1 383 37
 447 008e 3B68     		ldr	r3, [r7]
 448 0090 5A68     		ldr	r2, [r3, #4]
 449              		.loc 1 383 21
 450 0092 7B68     		ldr	r3, [r7, #4]
 451 0094 9A60     		str	r2, [r3, #8]
 384:./Library/stm32f4xx_dma.c **** 
 385:./Library/stm32f4xx_dma.c ****   /*------------------------- DMAy Streamx M0AR Configuration ----------------*/
 386:./Library/stm32f4xx_dma.c ****   /* Write to DMAy Streamx M0AR */
 387:./Library/stm32f4xx_dma.c ****   DMAy_Streamx->M0AR = DMA_InitStruct->DMA_Memory0BaseAddr;
 452              		.loc 1 387 38
 453 0096 3B68     		ldr	r3, [r7]
 454 0098 9A68     		ldr	r2, [r3, #8]
 455              		.loc 1 387 22
 456 009a 7B68     		ldr	r3, [r7, #4]
 457 009c DA60     		str	r2, [r3, #12]
 388:./Library/stm32f4xx_dma.c **** }
 458              		.loc 1 388 1
 459 009e 00BF     		nop
 460 00a0 1437     		adds	r7, r7, #20
 461              	.LCFI9:
 462              		.cfi_def_cfa_offset 4
 463 00a2 BD46     		mov	sp, r7
 464              	.LCFI10:
 465              		.cfi_def_cfa_register 13
 466              		@ sp needed
 467 00a4 5DF8047B 		ldr	r7, [sp], #4
 468              	.LCFI11:
 469              		.cfi_restore 7
 470              		.cfi_def_cfa_offset 0
 471 00a8 7047     		bx	lr
 472              	.L23:
 473 00aa 00BF     		.align	2
 474              	.L22:
 475 00ac 3F801CF0 		.word	-266567617
 476              		.cfi_endproc
 477              	.LFE124:
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//ccBj3yz8.s 			page 17


 479              		.section	.text.DMA_StructInit,"ax",%progbits
 480              		.align	1
 481              		.global	DMA_StructInit
 482              		.syntax unified
 483              		.thumb
 484              		.thumb_func
 486              	DMA_StructInit:
 487              	.LFB125:
 389:./Library/stm32f4xx_dma.c **** 
 390:./Library/stm32f4xx_dma.c **** /**
 391:./Library/stm32f4xx_dma.c ****   * @brief  Fills each DMA_InitStruct member with its default value.
 392:./Library/stm32f4xx_dma.c ****   * @param  DMA_InitStruct : pointer to a DMA_InitTypeDef structure which will 
 393:./Library/stm32f4xx_dma.c ****   *         be initialized.
 394:./Library/stm32f4xx_dma.c ****   * @retval None
 395:./Library/stm32f4xx_dma.c ****   */
 396:./Library/stm32f4xx_dma.c **** void DMA_StructInit(DMA_InitTypeDef* DMA_InitStruct)
 397:./Library/stm32f4xx_dma.c **** {
 488              		.loc 1 397 1
 489              		.cfi_startproc
 490              		@ args = 0, pretend = 0, frame = 8
 491              		@ frame_needed = 1, uses_anonymous_args = 0
 492              		@ link register save eliminated.
 493 0000 80B4     		push	{r7}
 494              	.LCFI12:
 495              		.cfi_def_cfa_offset 4
 496              		.cfi_offset 7, -4
 497 0002 83B0     		sub	sp, sp, #12
 498              	.LCFI13:
 499              		.cfi_def_cfa_offset 16
 500 0004 00AF     		add	r7, sp, #0
 501              	.LCFI14:
 502              		.cfi_def_cfa_register 7
 503 0006 7860     		str	r0, [r7, #4]
 398:./Library/stm32f4xx_dma.c ****   /*-------------- Reset DMA init structure parameters values ----------------*/
 399:./Library/stm32f4xx_dma.c ****   /* Initialize the DMA_Channel member */
 400:./Library/stm32f4xx_dma.c ****   DMA_InitStruct->DMA_Channel = 0;
 504              		.loc 1 400 31
 505 0008 7B68     		ldr	r3, [r7, #4]
 506 000a 0022     		movs	r2, #0
 507 000c 1A60     		str	r2, [r3]
 401:./Library/stm32f4xx_dma.c **** 
 402:./Library/stm32f4xx_dma.c ****   /* Initialize the DMA_PeripheralBaseAddr member */
 403:./Library/stm32f4xx_dma.c ****   DMA_InitStruct->DMA_PeripheralBaseAddr = 0;
 508              		.loc 1 403 42
 509 000e 7B68     		ldr	r3, [r7, #4]
 510 0010 0022     		movs	r2, #0
 511 0012 5A60     		str	r2, [r3, #4]
 404:./Library/stm32f4xx_dma.c **** 
 405:./Library/stm32f4xx_dma.c ****   /* Initialize the DMA_Memory0BaseAddr member */
 406:./Library/stm32f4xx_dma.c ****   DMA_InitStruct->DMA_Memory0BaseAddr = 0;
 512              		.loc 1 406 39
 513 0014 7B68     		ldr	r3, [r7, #4]
 514 0016 0022     		movs	r2, #0
 515 0018 9A60     		str	r2, [r3, #8]
 407:./Library/stm32f4xx_dma.c **** 
 408:./Library/stm32f4xx_dma.c ****   /* Initialize the DMA_DIR member */
 409:./Library/stm32f4xx_dma.c ****   DMA_InitStruct->DMA_DIR = DMA_DIR_PeripheralToMemory;
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//ccBj3yz8.s 			page 18


 516              		.loc 1 409 27
 517 001a 7B68     		ldr	r3, [r7, #4]
 518 001c 0022     		movs	r2, #0
 519 001e DA60     		str	r2, [r3, #12]
 410:./Library/stm32f4xx_dma.c **** 
 411:./Library/stm32f4xx_dma.c ****   /* Initialize the DMA_BufferSize member */
 412:./Library/stm32f4xx_dma.c ****   DMA_InitStruct->DMA_BufferSize = 0;
 520              		.loc 1 412 34
 521 0020 7B68     		ldr	r3, [r7, #4]
 522 0022 0022     		movs	r2, #0
 523 0024 1A61     		str	r2, [r3, #16]
 413:./Library/stm32f4xx_dma.c **** 
 414:./Library/stm32f4xx_dma.c ****   /* Initialize the DMA_PeripheralInc member */
 415:./Library/stm32f4xx_dma.c ****   DMA_InitStruct->DMA_PeripheralInc = DMA_PeripheralInc_Disable;
 524              		.loc 1 415 37
 525 0026 7B68     		ldr	r3, [r7, #4]
 526 0028 0022     		movs	r2, #0
 527 002a 5A61     		str	r2, [r3, #20]
 416:./Library/stm32f4xx_dma.c **** 
 417:./Library/stm32f4xx_dma.c ****   /* Initialize the DMA_MemoryInc member */
 418:./Library/stm32f4xx_dma.c ****   DMA_InitStruct->DMA_MemoryInc = DMA_MemoryInc_Disable;
 528              		.loc 1 418 33
 529 002c 7B68     		ldr	r3, [r7, #4]
 530 002e 0022     		movs	r2, #0
 531 0030 9A61     		str	r2, [r3, #24]
 419:./Library/stm32f4xx_dma.c **** 
 420:./Library/stm32f4xx_dma.c ****   /* Initialize the DMA_PeripheralDataSize member */
 421:./Library/stm32f4xx_dma.c ****   DMA_InitStruct->DMA_PeripheralDataSize = DMA_PeripheralDataSize_Byte;
 532              		.loc 1 421 42
 533 0032 7B68     		ldr	r3, [r7, #4]
 534 0034 0022     		movs	r2, #0
 535 0036 DA61     		str	r2, [r3, #28]
 422:./Library/stm32f4xx_dma.c **** 
 423:./Library/stm32f4xx_dma.c ****   /* Initialize the DMA_MemoryDataSize member */
 424:./Library/stm32f4xx_dma.c ****   DMA_InitStruct->DMA_MemoryDataSize = DMA_MemoryDataSize_Byte;
 536              		.loc 1 424 38
 537 0038 7B68     		ldr	r3, [r7, #4]
 538 003a 0022     		movs	r2, #0
 539 003c 1A62     		str	r2, [r3, #32]
 425:./Library/stm32f4xx_dma.c **** 
 426:./Library/stm32f4xx_dma.c ****   /* Initialize the DMA_Mode member */
 427:./Library/stm32f4xx_dma.c ****   DMA_InitStruct->DMA_Mode = DMA_Mode_Normal;
 540              		.loc 1 427 28
 541 003e 7B68     		ldr	r3, [r7, #4]
 542 0040 0022     		movs	r2, #0
 543 0042 5A62     		str	r2, [r3, #36]
 428:./Library/stm32f4xx_dma.c **** 
 429:./Library/stm32f4xx_dma.c ****   /* Initialize the DMA_Priority member */
 430:./Library/stm32f4xx_dma.c ****   DMA_InitStruct->DMA_Priority = DMA_Priority_Low;
 544              		.loc 1 430 32
 545 0044 7B68     		ldr	r3, [r7, #4]
 546 0046 0022     		movs	r2, #0
 547 0048 9A62     		str	r2, [r3, #40]
 431:./Library/stm32f4xx_dma.c **** 
 432:./Library/stm32f4xx_dma.c ****   /* Initialize the DMA_FIFOMode member */
 433:./Library/stm32f4xx_dma.c ****   DMA_InitStruct->DMA_FIFOMode = DMA_FIFOMode_Disable;
 548              		.loc 1 433 32
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//ccBj3yz8.s 			page 19


 549 004a 7B68     		ldr	r3, [r7, #4]
 550 004c 0022     		movs	r2, #0
 551 004e DA62     		str	r2, [r3, #44]
 434:./Library/stm32f4xx_dma.c **** 
 435:./Library/stm32f4xx_dma.c ****   /* Initialize the DMA_FIFOThreshold member */
 436:./Library/stm32f4xx_dma.c ****   DMA_InitStruct->DMA_FIFOThreshold = DMA_FIFOThreshold_1QuarterFull;
 552              		.loc 1 436 37
 553 0050 7B68     		ldr	r3, [r7, #4]
 554 0052 0022     		movs	r2, #0
 555 0054 1A63     		str	r2, [r3, #48]
 437:./Library/stm32f4xx_dma.c **** 
 438:./Library/stm32f4xx_dma.c ****   /* Initialize the DMA_MemoryBurst member */
 439:./Library/stm32f4xx_dma.c ****   DMA_InitStruct->DMA_MemoryBurst = DMA_MemoryBurst_Single;
 556              		.loc 1 439 35
 557 0056 7B68     		ldr	r3, [r7, #4]
 558 0058 0022     		movs	r2, #0
 559 005a 5A63     		str	r2, [r3, #52]
 440:./Library/stm32f4xx_dma.c **** 
 441:./Library/stm32f4xx_dma.c ****   /* Initialize the DMA_PeripheralBurst member */
 442:./Library/stm32f4xx_dma.c ****   DMA_InitStruct->DMA_PeripheralBurst = DMA_PeripheralBurst_Single;
 560              		.loc 1 442 39
 561 005c 7B68     		ldr	r3, [r7, #4]
 562 005e 0022     		movs	r2, #0
 563 0060 9A63     		str	r2, [r3, #56]
 443:./Library/stm32f4xx_dma.c **** }
 564              		.loc 1 443 1
 565 0062 00BF     		nop
 566 0064 0C37     		adds	r7, r7, #12
 567              	.LCFI15:
 568              		.cfi_def_cfa_offset 4
 569 0066 BD46     		mov	sp, r7
 570              	.LCFI16:
 571              		.cfi_def_cfa_register 13
 572              		@ sp needed
 573 0068 5DF8047B 		ldr	r7, [sp], #4
 574              	.LCFI17:
 575              		.cfi_restore 7
 576              		.cfi_def_cfa_offset 0
 577 006c 7047     		bx	lr
 578              		.cfi_endproc
 579              	.LFE125:
 581              		.section	.text.DMA_Cmd,"ax",%progbits
 582              		.align	1
 583              		.global	DMA_Cmd
 584              		.syntax unified
 585              		.thumb
 586              		.thumb_func
 588              	DMA_Cmd:
 589              	.LFB126:
 444:./Library/stm32f4xx_dma.c **** 
 445:./Library/stm32f4xx_dma.c **** /**
 446:./Library/stm32f4xx_dma.c ****   * @brief  Enables or disables the specified DMAy Streamx.
 447:./Library/stm32f4xx_dma.c ****   * @param  DMAy_Streamx: where y can be 1 or 2 to select the DMA and x can be 0
 448:./Library/stm32f4xx_dma.c ****   *         to 7 to select the DMA Stream.
 449:./Library/stm32f4xx_dma.c ****   * @param  NewState: new state of the DMAy Streamx. 
 450:./Library/stm32f4xx_dma.c ****   *          This parameter can be: ENABLE or DISABLE.
 451:./Library/stm32f4xx_dma.c ****   *
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//ccBj3yz8.s 			page 20


 452:./Library/stm32f4xx_dma.c ****   * @note  This function may be used to perform Pause-Resume operation. When a
 453:./Library/stm32f4xx_dma.c ****   *        transfer is ongoing, calling this function to disable the Stream will
 454:./Library/stm32f4xx_dma.c ****   *        cause the transfer to be paused. All configuration registers and the
 455:./Library/stm32f4xx_dma.c ****   *        number of remaining data will be preserved. When calling again this
 456:./Library/stm32f4xx_dma.c ****   *        function to re-enable the Stream, the transfer will be resumed from
 457:./Library/stm32f4xx_dma.c ****   *        the point where it was paused.          
 458:./Library/stm32f4xx_dma.c ****   *    
 459:./Library/stm32f4xx_dma.c ****   * @note  After configuring the DMA Stream (DMA_Init() function) and enabling the
 460:./Library/stm32f4xx_dma.c ****   *        stream, it is recommended to check (or wait until) the DMA Stream is
 461:./Library/stm32f4xx_dma.c ****   *        effectively enabled. A Stream may remain disabled if a configuration 
 462:./Library/stm32f4xx_dma.c ****   *        parameter is wrong.
 463:./Library/stm32f4xx_dma.c ****   *        After disabling a DMA Stream, it is also recommended to check (or wait
 464:./Library/stm32f4xx_dma.c ****   *        until) the DMA Stream is effectively disabled. If a Stream is disabled 
 465:./Library/stm32f4xx_dma.c ****   *        while a data transfer is ongoing, the current data will be transferred
 466:./Library/stm32f4xx_dma.c ****   *        and the Stream will be effectively disabled only after the transfer of
 467:./Library/stm32f4xx_dma.c ****   *        this single data is finished.            
 468:./Library/stm32f4xx_dma.c ****   *    
 469:./Library/stm32f4xx_dma.c ****   * @retval None
 470:./Library/stm32f4xx_dma.c ****   */
 471:./Library/stm32f4xx_dma.c **** void DMA_Cmd(DMA_Stream_TypeDef* DMAy_Streamx, FunctionalState NewState)
 472:./Library/stm32f4xx_dma.c **** {
 590              		.loc 1 472 1
 591              		.cfi_startproc
 592              		@ args = 0, pretend = 0, frame = 8
 593              		@ frame_needed = 1, uses_anonymous_args = 0
 594              		@ link register save eliminated.
 595 0000 80B4     		push	{r7}
 596              	.LCFI18:
 597              		.cfi_def_cfa_offset 4
 598              		.cfi_offset 7, -4
 599 0002 83B0     		sub	sp, sp, #12
 600              	.LCFI19:
 601              		.cfi_def_cfa_offset 16
 602 0004 00AF     		add	r7, sp, #0
 603              	.LCFI20:
 604              		.cfi_def_cfa_register 7
 605 0006 7860     		str	r0, [r7, #4]
 606 0008 0B46     		mov	r3, r1
 607 000a FB70     		strb	r3, [r7, #3]
 473:./Library/stm32f4xx_dma.c ****   /* Check the parameters */
 474:./Library/stm32f4xx_dma.c ****   assert_param(IS_DMA_ALL_PERIPH(DMAy_Streamx));
 475:./Library/stm32f4xx_dma.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
 476:./Library/stm32f4xx_dma.c **** 
 477:./Library/stm32f4xx_dma.c ****   if (NewState != DISABLE)
 608              		.loc 1 477 6
 609 000c FB78     		ldrb	r3, [r7, #3]	@ zero_extendqisi2
 610 000e 002B     		cmp	r3, #0
 611 0010 06D0     		beq	.L26
 478:./Library/stm32f4xx_dma.c ****   {
 479:./Library/stm32f4xx_dma.c ****     /* Enable the selected DMAy Streamx by setting EN bit */
 480:./Library/stm32f4xx_dma.c ****     DMAy_Streamx->CR |= (uint32_t)DMA_SxCR_EN;
 612              		.loc 1 480 22
 613 0012 7B68     		ldr	r3, [r7, #4]
 614 0014 1B68     		ldr	r3, [r3]
 615 0016 43F00102 		orr	r2, r3, #1
 616 001a 7B68     		ldr	r3, [r7, #4]
 617 001c 1A60     		str	r2, [r3]
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//ccBj3yz8.s 			page 21


 481:./Library/stm32f4xx_dma.c ****   }
 482:./Library/stm32f4xx_dma.c ****   else
 483:./Library/stm32f4xx_dma.c ****   {
 484:./Library/stm32f4xx_dma.c ****     /* Disable the selected DMAy Streamx by clearing EN bit */
 485:./Library/stm32f4xx_dma.c ****     DMAy_Streamx->CR &= ~(uint32_t)DMA_SxCR_EN;
 486:./Library/stm32f4xx_dma.c ****   }
 487:./Library/stm32f4xx_dma.c **** }
 618              		.loc 1 487 1
 619 001e 05E0     		b	.L28
 620              	.L26:
 485:./Library/stm32f4xx_dma.c ****   }
 621              		.loc 1 485 22
 622 0020 7B68     		ldr	r3, [r7, #4]
 623 0022 1B68     		ldr	r3, [r3]
 624 0024 23F00102 		bic	r2, r3, #1
 625 0028 7B68     		ldr	r3, [r7, #4]
 626 002a 1A60     		str	r2, [r3]
 627              	.L28:
 628              		.loc 1 487 1
 629 002c 00BF     		nop
 630 002e 0C37     		adds	r7, r7, #12
 631              	.LCFI21:
 632              		.cfi_def_cfa_offset 4
 633 0030 BD46     		mov	sp, r7
 634              	.LCFI22:
 635              		.cfi_def_cfa_register 13
 636              		@ sp needed
 637 0032 5DF8047B 		ldr	r7, [sp], #4
 638              	.LCFI23:
 639              		.cfi_restore 7
 640              		.cfi_def_cfa_offset 0
 641 0036 7047     		bx	lr
 642              		.cfi_endproc
 643              	.LFE126:
 645              		.section	.text.DMA_PeriphIncOffsetSizeConfig,"ax",%progbits
 646              		.align	1
 647              		.global	DMA_PeriphIncOffsetSizeConfig
 648              		.syntax unified
 649              		.thumb
 650              		.thumb_func
 652              	DMA_PeriphIncOffsetSizeConfig:
 653              	.LFB127:
 488:./Library/stm32f4xx_dma.c **** 
 489:./Library/stm32f4xx_dma.c **** /**
 490:./Library/stm32f4xx_dma.c ****   * @brief  Configures, when the PINC (Peripheral Increment address mode) bit is
 491:./Library/stm32f4xx_dma.c ****   *         set, if the peripheral address should be incremented with the data 
 492:./Library/stm32f4xx_dma.c ****   *         size (configured with PSIZE bits) or by a fixed offset equal to 4
 493:./Library/stm32f4xx_dma.c ****   *         (32-bit aligned addresses).
 494:./Library/stm32f4xx_dma.c ****   *   
 495:./Library/stm32f4xx_dma.c ****   * @note   This function has no effect if the Peripheral Increment mode is disabled.
 496:./Library/stm32f4xx_dma.c ****   *     
 497:./Library/stm32f4xx_dma.c ****   * @param  DMAy_Streamx: where y can be 1 or 2 to select the DMA and x can be 0
 498:./Library/stm32f4xx_dma.c ****   *          to 7 to select the DMA Stream.
 499:./Library/stm32f4xx_dma.c ****   * @param  DMA_Pincos: specifies the Peripheral increment offset size.
 500:./Library/stm32f4xx_dma.c ****   *          This parameter can be one of the following values:
 501:./Library/stm32f4xx_dma.c ****   *            @arg DMA_PINCOS_Psize: Peripheral address increment is done  
 502:./Library/stm32f4xx_dma.c ****   *                                   accordingly to PSIZE parameter.
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//ccBj3yz8.s 			page 22


 503:./Library/stm32f4xx_dma.c ****   *            @arg DMA_PINCOS_WordAligned: Peripheral address increment offset is 
 504:./Library/stm32f4xx_dma.c ****   *                                         fixed to 4 (32-bit aligned addresses). 
 505:./Library/stm32f4xx_dma.c ****   * @retval None
 506:./Library/stm32f4xx_dma.c ****   */
 507:./Library/stm32f4xx_dma.c **** void DMA_PeriphIncOffsetSizeConfig(DMA_Stream_TypeDef* DMAy_Streamx, uint32_t DMA_Pincos)
 508:./Library/stm32f4xx_dma.c **** {
 654              		.loc 1 508 1
 655              		.cfi_startproc
 656              		@ args = 0, pretend = 0, frame = 8
 657              		@ frame_needed = 1, uses_anonymous_args = 0
 658              		@ link register save eliminated.
 659 0000 80B4     		push	{r7}
 660              	.LCFI24:
 661              		.cfi_def_cfa_offset 4
 662              		.cfi_offset 7, -4
 663 0002 83B0     		sub	sp, sp, #12
 664              	.LCFI25:
 665              		.cfi_def_cfa_offset 16
 666 0004 00AF     		add	r7, sp, #0
 667              	.LCFI26:
 668              		.cfi_def_cfa_register 7
 669 0006 7860     		str	r0, [r7, #4]
 670 0008 3960     		str	r1, [r7]
 509:./Library/stm32f4xx_dma.c ****   /* Check the parameters */
 510:./Library/stm32f4xx_dma.c ****   assert_param(IS_DMA_ALL_PERIPH(DMAy_Streamx));
 511:./Library/stm32f4xx_dma.c ****   assert_param(IS_DMA_PINCOS_SIZE(DMA_Pincos));
 512:./Library/stm32f4xx_dma.c **** 
 513:./Library/stm32f4xx_dma.c ****   /* Check the needed Peripheral increment offset */
 514:./Library/stm32f4xx_dma.c ****   if(DMA_Pincos != DMA_PINCOS_Psize)
 671              		.loc 1 514 5
 672 000a 3B68     		ldr	r3, [r7]
 673 000c 002B     		cmp	r3, #0
 674 000e 06D0     		beq	.L30
 515:./Library/stm32f4xx_dma.c ****   {
 516:./Library/stm32f4xx_dma.c ****     /* Configure DMA_SxCR_PINCOS bit with the input parameter */
 517:./Library/stm32f4xx_dma.c ****     DMAy_Streamx->CR |= (uint32_t)DMA_SxCR_PINCOS;     
 675              		.loc 1 517 22
 676 0010 7B68     		ldr	r3, [r7, #4]
 677 0012 1B68     		ldr	r3, [r3]
 678 0014 43F40042 		orr	r2, r3, #32768
 679 0018 7B68     		ldr	r3, [r7, #4]
 680 001a 1A60     		str	r2, [r3]
 518:./Library/stm32f4xx_dma.c ****   }
 519:./Library/stm32f4xx_dma.c ****   else
 520:./Library/stm32f4xx_dma.c ****   {
 521:./Library/stm32f4xx_dma.c ****     /* Clear the PINCOS bit: Peripheral address incremented according to PSIZE */
 522:./Library/stm32f4xx_dma.c ****     DMAy_Streamx->CR &= ~(uint32_t)DMA_SxCR_PINCOS;    
 523:./Library/stm32f4xx_dma.c ****   }
 524:./Library/stm32f4xx_dma.c **** }
 681              		.loc 1 524 1
 682 001c 05E0     		b	.L32
 683              	.L30:
 522:./Library/stm32f4xx_dma.c ****   }
 684              		.loc 1 522 22
 685 001e 7B68     		ldr	r3, [r7, #4]
 686 0020 1B68     		ldr	r3, [r3]
 687 0022 23F40042 		bic	r2, r3, #32768
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//ccBj3yz8.s 			page 23


 688 0026 7B68     		ldr	r3, [r7, #4]
 689 0028 1A60     		str	r2, [r3]
 690              	.L32:
 691              		.loc 1 524 1
 692 002a 00BF     		nop
 693 002c 0C37     		adds	r7, r7, #12
 694              	.LCFI27:
 695              		.cfi_def_cfa_offset 4
 696 002e BD46     		mov	sp, r7
 697              	.LCFI28:
 698              		.cfi_def_cfa_register 13
 699              		@ sp needed
 700 0030 5DF8047B 		ldr	r7, [sp], #4
 701              	.LCFI29:
 702              		.cfi_restore 7
 703              		.cfi_def_cfa_offset 0
 704 0034 7047     		bx	lr
 705              		.cfi_endproc
 706              	.LFE127:
 708              		.section	.text.DMA_FlowControllerConfig,"ax",%progbits
 709              		.align	1
 710              		.global	DMA_FlowControllerConfig
 711              		.syntax unified
 712              		.thumb
 713              		.thumb_func
 715              	DMA_FlowControllerConfig:
 716              	.LFB128:
 525:./Library/stm32f4xx_dma.c **** 
 526:./Library/stm32f4xx_dma.c **** /**
 527:./Library/stm32f4xx_dma.c ****   * @brief  Configures, when the DMAy Streamx is disabled, the flow controller for
 528:./Library/stm32f4xx_dma.c ****   *         the next transactions (Peripheral or Memory).
 529:./Library/stm32f4xx_dma.c ****   *       
 530:./Library/stm32f4xx_dma.c ****   * @note   Before enabling this feature, check if the used peripheral supports 
 531:./Library/stm32f4xx_dma.c ****   *         the Flow Controller mode or not.    
 532:./Library/stm32f4xx_dma.c ****   *  
 533:./Library/stm32f4xx_dma.c ****   * @param  DMAy_Streamx: where y can be 1 or 2 to select the DMA and x can be 0
 534:./Library/stm32f4xx_dma.c ****   *          to 7 to select the DMA Stream.
 535:./Library/stm32f4xx_dma.c ****   * @param  DMA_FlowCtrl: specifies the DMA flow controller.
 536:./Library/stm32f4xx_dma.c ****   *          This parameter can be one of the following values:
 537:./Library/stm32f4xx_dma.c ****   *            @arg DMA_FlowCtrl_Memory: DMAy_Streamx transactions flow controller is 
 538:./Library/stm32f4xx_dma.c ****   *                                      the DMA controller.
 539:./Library/stm32f4xx_dma.c ****   *            @arg DMA_FlowCtrl_Peripheral: DMAy_Streamx transactions flow controller 
 540:./Library/stm32f4xx_dma.c ****   *                                          is the peripheral.    
 541:./Library/stm32f4xx_dma.c ****   * @retval None
 542:./Library/stm32f4xx_dma.c ****   */
 543:./Library/stm32f4xx_dma.c **** void DMA_FlowControllerConfig(DMA_Stream_TypeDef* DMAy_Streamx, uint32_t DMA_FlowCtrl)
 544:./Library/stm32f4xx_dma.c **** {
 717              		.loc 1 544 1
 718              		.cfi_startproc
 719              		@ args = 0, pretend = 0, frame = 8
 720              		@ frame_needed = 1, uses_anonymous_args = 0
 721              		@ link register save eliminated.
 722 0000 80B4     		push	{r7}
 723              	.LCFI30:
 724              		.cfi_def_cfa_offset 4
 725              		.cfi_offset 7, -4
 726 0002 83B0     		sub	sp, sp, #12
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//ccBj3yz8.s 			page 24


 727              	.LCFI31:
 728              		.cfi_def_cfa_offset 16
 729 0004 00AF     		add	r7, sp, #0
 730              	.LCFI32:
 731              		.cfi_def_cfa_register 7
 732 0006 7860     		str	r0, [r7, #4]
 733 0008 3960     		str	r1, [r7]
 545:./Library/stm32f4xx_dma.c ****   /* Check the parameters */
 546:./Library/stm32f4xx_dma.c ****   assert_param(IS_DMA_ALL_PERIPH(DMAy_Streamx));
 547:./Library/stm32f4xx_dma.c ****   assert_param(IS_DMA_FLOW_CTRL(DMA_FlowCtrl));
 548:./Library/stm32f4xx_dma.c **** 
 549:./Library/stm32f4xx_dma.c ****   /* Check the needed flow controller  */
 550:./Library/stm32f4xx_dma.c ****   if(DMA_FlowCtrl != DMA_FlowCtrl_Memory)
 734              		.loc 1 550 5
 735 000a 3B68     		ldr	r3, [r7]
 736 000c 002B     		cmp	r3, #0
 737 000e 06D0     		beq	.L34
 551:./Library/stm32f4xx_dma.c ****   {
 552:./Library/stm32f4xx_dma.c ****     /* Configure DMA_SxCR_PFCTRL bit with the input parameter */
 553:./Library/stm32f4xx_dma.c ****     DMAy_Streamx->CR |= (uint32_t)DMA_SxCR_PFCTRL;   
 738              		.loc 1 553 22
 739 0010 7B68     		ldr	r3, [r7, #4]
 740 0012 1B68     		ldr	r3, [r3]
 741 0014 43F02002 		orr	r2, r3, #32
 742 0018 7B68     		ldr	r3, [r7, #4]
 743 001a 1A60     		str	r2, [r3]
 554:./Library/stm32f4xx_dma.c ****   }
 555:./Library/stm32f4xx_dma.c ****   else
 556:./Library/stm32f4xx_dma.c ****   {
 557:./Library/stm32f4xx_dma.c ****     /* Clear the PFCTRL bit: Memory is the flow controller */
 558:./Library/stm32f4xx_dma.c ****     DMAy_Streamx->CR &= ~(uint32_t)DMA_SxCR_PFCTRL;    
 559:./Library/stm32f4xx_dma.c ****   }
 560:./Library/stm32f4xx_dma.c **** }
 744              		.loc 1 560 1
 745 001c 05E0     		b	.L36
 746              	.L34:
 558:./Library/stm32f4xx_dma.c ****   }
 747              		.loc 1 558 22
 748 001e 7B68     		ldr	r3, [r7, #4]
 749 0020 1B68     		ldr	r3, [r3]
 750 0022 23F02002 		bic	r2, r3, #32
 751 0026 7B68     		ldr	r3, [r7, #4]
 752 0028 1A60     		str	r2, [r3]
 753              	.L36:
 754              		.loc 1 560 1
 755 002a 00BF     		nop
 756 002c 0C37     		adds	r7, r7, #12
 757              	.LCFI33:
 758              		.cfi_def_cfa_offset 4
 759 002e BD46     		mov	sp, r7
 760              	.LCFI34:
 761              		.cfi_def_cfa_register 13
 762              		@ sp needed
 763 0030 5DF8047B 		ldr	r7, [sp], #4
 764              	.LCFI35:
 765              		.cfi_restore 7
 766              		.cfi_def_cfa_offset 0
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//ccBj3yz8.s 			page 25


 767 0034 7047     		bx	lr
 768              		.cfi_endproc
 769              	.LFE128:
 771              		.section	.text.DMA_SetCurrDataCounter,"ax",%progbits
 772              		.align	1
 773              		.global	DMA_SetCurrDataCounter
 774              		.syntax unified
 775              		.thumb
 776              		.thumb_func
 778              	DMA_SetCurrDataCounter:
 779              	.LFB129:
 561:./Library/stm32f4xx_dma.c **** /**
 562:./Library/stm32f4xx_dma.c ****   * @}
 563:./Library/stm32f4xx_dma.c ****   */
 564:./Library/stm32f4xx_dma.c **** 
 565:./Library/stm32f4xx_dma.c **** /** @defgroup DMA_Group2 Data Counter functions
 566:./Library/stm32f4xx_dma.c ****  *  @brief   Data Counter functions 
 567:./Library/stm32f4xx_dma.c ****  *
 568:./Library/stm32f4xx_dma.c **** @verbatim   
 569:./Library/stm32f4xx_dma.c ****  ===============================================================================
 570:./Library/stm32f4xx_dma.c ****                       ##### Data Counter functions #####
 571:./Library/stm32f4xx_dma.c ****  ===============================================================================  
 572:./Library/stm32f4xx_dma.c ****     [..]
 573:./Library/stm32f4xx_dma.c ****     This subsection provides function allowing to configure and read the buffer size
 574:./Library/stm32f4xx_dma.c ****     (number of data to be transferred). 
 575:./Library/stm32f4xx_dma.c ****     [..]
 576:./Library/stm32f4xx_dma.c ****     The DMA data counter can be written only when the DMA Stream is disabled 
 577:./Library/stm32f4xx_dma.c ****     (ie. after transfer complete event).
 578:./Library/stm32f4xx_dma.c ****     [..]
 579:./Library/stm32f4xx_dma.c ****     The following function can be used to write the Stream data counter value:
 580:./Library/stm32f4xx_dma.c ****       (+) void DMA_SetCurrDataCounter(DMA_Stream_TypeDef* DMAy_Streamx, uint16_t Counter);
 581:./Library/stm32f4xx_dma.c ****       -@- It is advised to use this function rather than DMA_Init() in situations 
 582:./Library/stm32f4xx_dma.c ****           where only the Data buffer needs to be reloaded.
 583:./Library/stm32f4xx_dma.c ****       -@- If the Source and Destination Data Sizes are different, then the value 
 584:./Library/stm32f4xx_dma.c ****           written in data counter, expressing the number of transfers, is relative 
 585:./Library/stm32f4xx_dma.c ****           to the number of transfers from the Peripheral point of view.
 586:./Library/stm32f4xx_dma.c ****           ie. If Memory data size is Word, Peripheral data size is Half-Words, 
 587:./Library/stm32f4xx_dma.c ****           then the value to be configured in the data counter is the number 
 588:./Library/stm32f4xx_dma.c ****           of Half-Words to be transferred from/to the peripheral.
 589:./Library/stm32f4xx_dma.c ****     [..]
 590:./Library/stm32f4xx_dma.c ****     The DMA data counter can be read to indicate the number of remaining transfers for
 591:./Library/stm32f4xx_dma.c ****     the relative DMA Stream. This counter is decremented at the end of each data 
 592:./Library/stm32f4xx_dma.c ****     transfer and when the transfer is complete: 
 593:./Library/stm32f4xx_dma.c ****       (+) If Normal mode is selected: the counter is set to 0.
 594:./Library/stm32f4xx_dma.c ****       (+) If Circular mode is selected: the counter is reloaded with the initial value
 595:./Library/stm32f4xx_dma.c ****           (configured before enabling the DMA Stream)
 596:./Library/stm32f4xx_dma.c ****      [..]
 597:./Library/stm32f4xx_dma.c ****      The following function can be used to read the Stream data counter value:
 598:./Library/stm32f4xx_dma.c ****        (+) uint16_t DMA_GetCurrDataCounter(DMA_Stream_TypeDef* DMAy_Streamx);
 599:./Library/stm32f4xx_dma.c **** 
 600:./Library/stm32f4xx_dma.c **** @endverbatim
 601:./Library/stm32f4xx_dma.c ****   * @{
 602:./Library/stm32f4xx_dma.c ****   */
 603:./Library/stm32f4xx_dma.c **** 
 604:./Library/stm32f4xx_dma.c **** /**
 605:./Library/stm32f4xx_dma.c ****   * @brief  Writes the number of data units to be transferred on the DMAy Streamx.
 606:./Library/stm32f4xx_dma.c ****   * @param  DMAy_Streamx: where y can be 1 or 2 to select the DMA and x can be 0
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//ccBj3yz8.s 			page 26


 607:./Library/stm32f4xx_dma.c ****   *          to 7 to select the DMA Stream.
 608:./Library/stm32f4xx_dma.c ****   * @param  Counter: Number of data units to be transferred (from 0 to 65535) 
 609:./Library/stm32f4xx_dma.c ****   *          Number of data items depends only on the Peripheral data format.
 610:./Library/stm32f4xx_dma.c ****   *            
 611:./Library/stm32f4xx_dma.c ****   * @note   If Peripheral data format is Bytes: number of data units is equal 
 612:./Library/stm32f4xx_dma.c ****   *         to total number of bytes to be transferred.
 613:./Library/stm32f4xx_dma.c ****   *           
 614:./Library/stm32f4xx_dma.c ****   * @note   If Peripheral data format is Half-Word: number of data units is  
 615:./Library/stm32f4xx_dma.c ****   *         equal to total number of bytes to be transferred / 2.
 616:./Library/stm32f4xx_dma.c ****   *           
 617:./Library/stm32f4xx_dma.c ****   * @note   If Peripheral data format is Word: number of data units is equal 
 618:./Library/stm32f4xx_dma.c ****   *         to total  number of bytes to be transferred / 4.
 619:./Library/stm32f4xx_dma.c ****   *      
 620:./Library/stm32f4xx_dma.c ****   * @note   In Memory-to-Memory transfer mode, the memory buffer pointed by 
 621:./Library/stm32f4xx_dma.c ****   *         DMAy_SxPAR register is considered as Peripheral.
 622:./Library/stm32f4xx_dma.c ****   *      
 623:./Library/stm32f4xx_dma.c ****   * @retval The number of remaining data units in the current DMAy Streamx transfer.
 624:./Library/stm32f4xx_dma.c ****   */
 625:./Library/stm32f4xx_dma.c **** void DMA_SetCurrDataCounter(DMA_Stream_TypeDef* DMAy_Streamx, uint16_t Counter)
 626:./Library/stm32f4xx_dma.c **** {
 780              		.loc 1 626 1
 781              		.cfi_startproc
 782              		@ args = 0, pretend = 0, frame = 8
 783              		@ frame_needed = 1, uses_anonymous_args = 0
 784              		@ link register save eliminated.
 785 0000 80B4     		push	{r7}
 786              	.LCFI36:
 787              		.cfi_def_cfa_offset 4
 788              		.cfi_offset 7, -4
 789 0002 83B0     		sub	sp, sp, #12
 790              	.LCFI37:
 791              		.cfi_def_cfa_offset 16
 792 0004 00AF     		add	r7, sp, #0
 793              	.LCFI38:
 794              		.cfi_def_cfa_register 7
 795 0006 7860     		str	r0, [r7, #4]
 796 0008 0B46     		mov	r3, r1
 797 000a 7B80     		strh	r3, [r7, #2]	@ movhi
 627:./Library/stm32f4xx_dma.c ****   /* Check the parameters */
 628:./Library/stm32f4xx_dma.c ****   assert_param(IS_DMA_ALL_PERIPH(DMAy_Streamx));
 629:./Library/stm32f4xx_dma.c **** 
 630:./Library/stm32f4xx_dma.c ****   /* Write the number of data units to be transferred */
 631:./Library/stm32f4xx_dma.c ****   DMAy_Streamx->NDTR = (uint16_t)Counter;
 798              		.loc 1 631 24
 799 000c 7A88     		ldrh	r2, [r7, #2]
 800              		.loc 1 631 22
 801 000e 7B68     		ldr	r3, [r7, #4]
 802 0010 5A60     		str	r2, [r3, #4]
 632:./Library/stm32f4xx_dma.c **** }
 803              		.loc 1 632 1
 804 0012 00BF     		nop
 805 0014 0C37     		adds	r7, r7, #12
 806              	.LCFI39:
 807              		.cfi_def_cfa_offset 4
 808 0016 BD46     		mov	sp, r7
 809              	.LCFI40:
 810              		.cfi_def_cfa_register 13
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//ccBj3yz8.s 			page 27


 811              		@ sp needed
 812 0018 5DF8047B 		ldr	r7, [sp], #4
 813              	.LCFI41:
 814              		.cfi_restore 7
 815              		.cfi_def_cfa_offset 0
 816 001c 7047     		bx	lr
 817              		.cfi_endproc
 818              	.LFE129:
 820              		.section	.text.DMA_GetCurrDataCounter,"ax",%progbits
 821              		.align	1
 822              		.global	DMA_GetCurrDataCounter
 823              		.syntax unified
 824              		.thumb
 825              		.thumb_func
 827              	DMA_GetCurrDataCounter:
 828              	.LFB130:
 633:./Library/stm32f4xx_dma.c **** 
 634:./Library/stm32f4xx_dma.c **** /**
 635:./Library/stm32f4xx_dma.c ****   * @brief  Returns the number of remaining data units in the current DMAy Streamx transfer.
 636:./Library/stm32f4xx_dma.c ****   * @param  DMAy_Streamx: where y can be 1 or 2 to select the DMA and x can be 0
 637:./Library/stm32f4xx_dma.c ****   *          to 7 to select the DMA Stream.
 638:./Library/stm32f4xx_dma.c ****   * @retval The number of remaining data units in the current DMAy Streamx transfer.
 639:./Library/stm32f4xx_dma.c ****   */
 640:./Library/stm32f4xx_dma.c **** uint16_t DMA_GetCurrDataCounter(DMA_Stream_TypeDef* DMAy_Streamx)
 641:./Library/stm32f4xx_dma.c **** {
 829              		.loc 1 641 1
 830              		.cfi_startproc
 831              		@ args = 0, pretend = 0, frame = 8
 832              		@ frame_needed = 1, uses_anonymous_args = 0
 833              		@ link register save eliminated.
 834 0000 80B4     		push	{r7}
 835              	.LCFI42:
 836              		.cfi_def_cfa_offset 4
 837              		.cfi_offset 7, -4
 838 0002 83B0     		sub	sp, sp, #12
 839              	.LCFI43:
 840              		.cfi_def_cfa_offset 16
 841 0004 00AF     		add	r7, sp, #0
 842              	.LCFI44:
 843              		.cfi_def_cfa_register 7
 844 0006 7860     		str	r0, [r7, #4]
 642:./Library/stm32f4xx_dma.c ****   /* Check the parameters */
 643:./Library/stm32f4xx_dma.c ****   assert_param(IS_DMA_ALL_PERIPH(DMAy_Streamx));
 644:./Library/stm32f4xx_dma.c **** 
 645:./Library/stm32f4xx_dma.c ****   /* Return the number of remaining data units for DMAy Streamx */
 646:./Library/stm32f4xx_dma.c ****   return ((uint16_t)(DMAy_Streamx->NDTR));
 845              		.loc 1 646 34
 846 0008 7B68     		ldr	r3, [r7, #4]
 847 000a 5B68     		ldr	r3, [r3, #4]
 848              		.loc 1 646 11
 849 000c 9BB2     		uxth	r3, r3
 647:./Library/stm32f4xx_dma.c **** }
 850              		.loc 1 647 1
 851 000e 1846     		mov	r0, r3
 852 0010 0C37     		adds	r7, r7, #12
 853              	.LCFI45:
 854              		.cfi_def_cfa_offset 4
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//ccBj3yz8.s 			page 28


 855 0012 BD46     		mov	sp, r7
 856              	.LCFI46:
 857              		.cfi_def_cfa_register 13
 858              		@ sp needed
 859 0014 5DF8047B 		ldr	r7, [sp], #4
 860              	.LCFI47:
 861              		.cfi_restore 7
 862              		.cfi_def_cfa_offset 0
 863 0018 7047     		bx	lr
 864              		.cfi_endproc
 865              	.LFE130:
 867              		.section	.text.DMA_DoubleBufferModeConfig,"ax",%progbits
 868              		.align	1
 869              		.global	DMA_DoubleBufferModeConfig
 870              		.syntax unified
 871              		.thumb
 872              		.thumb_func
 874              	DMA_DoubleBufferModeConfig:
 875              	.LFB131:
 648:./Library/stm32f4xx_dma.c **** /**
 649:./Library/stm32f4xx_dma.c ****   * @}
 650:./Library/stm32f4xx_dma.c ****   */
 651:./Library/stm32f4xx_dma.c **** 
 652:./Library/stm32f4xx_dma.c **** /** @defgroup DMA_Group3 Double Buffer mode functions
 653:./Library/stm32f4xx_dma.c ****  *  @brief   Double Buffer mode functions 
 654:./Library/stm32f4xx_dma.c ****  *
 655:./Library/stm32f4xx_dma.c **** @verbatim   
 656:./Library/stm32f4xx_dma.c ****  ===============================================================================
 657:./Library/stm32f4xx_dma.c ****                     ##### Double Buffer mode functions #####
 658:./Library/stm32f4xx_dma.c ****  ===============================================================================  
 659:./Library/stm32f4xx_dma.c ****     [..]
 660:./Library/stm32f4xx_dma.c ****     This subsection provides function allowing to configure and control the double 
 661:./Library/stm32f4xx_dma.c ****     buffer mode parameters.
 662:./Library/stm32f4xx_dma.c ****     
 663:./Library/stm32f4xx_dma.c ****     [..]
 664:./Library/stm32f4xx_dma.c ****     The Double Buffer mode can be used only when Circular mode is enabled.
 665:./Library/stm32f4xx_dma.c ****     The Double Buffer mode cannot be used when transferring data from Memory to Memory.
 666:./Library/stm32f4xx_dma.c ****     
 667:./Library/stm32f4xx_dma.c ****     [..]
 668:./Library/stm32f4xx_dma.c ****     The Double Buffer mode allows to set two different Memory addresses from/to which
 669:./Library/stm32f4xx_dma.c ****     the DMA controller will access alternatively (after completing transfer to/from 
 670:./Library/stm32f4xx_dma.c ****     target memory 0, it will start transfer to/from target memory 1).
 671:./Library/stm32f4xx_dma.c ****     This allows to reduce software overhead for double buffering and reduce the CPU
 672:./Library/stm32f4xx_dma.c ****     access time.
 673:./Library/stm32f4xx_dma.c ****     
 674:./Library/stm32f4xx_dma.c ****     [..]
 675:./Library/stm32f4xx_dma.c ****     Two functions must be called before calling the DMA_Init() function:
 676:./Library/stm32f4xx_dma.c ****       (+) void DMA_DoubleBufferModeConfig(DMA_Stream_TypeDef* DMAy_Streamx, 
 677:./Library/stm32f4xx_dma.c ****           uint32_t Memory1BaseAddr, uint32_t DMA_CurrentMemory);
 678:./Library/stm32f4xx_dma.c ****       (+) void DMA_DoubleBufferModeCmd(DMA_Stream_TypeDef* DMAy_Streamx, FunctionalState NewState);
 679:./Library/stm32f4xx_dma.c ****       
 680:./Library/stm32f4xx_dma.c ****     [..]
 681:./Library/stm32f4xx_dma.c ****     DMA_DoubleBufferModeConfig() is called to configure the Memory 1 base address 
 682:./Library/stm32f4xx_dma.c ****     and the first Memory target from/to which the transfer will start after 
 683:./Library/stm32f4xx_dma.c ****     enabling the DMA Stream. Then DMA_DoubleBufferModeCmd() must be called 
 684:./Library/stm32f4xx_dma.c ****     to enable the Double Buffer mode (or disable it when it should not be used).
 685:./Library/stm32f4xx_dma.c ****   
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//ccBj3yz8.s 			page 29


 686:./Library/stm32f4xx_dma.c ****     [..]
 687:./Library/stm32f4xx_dma.c ****     Two functions can be called dynamically when the transfer is ongoing (or when the DMA Stream is
 688:./Library/stm32f4xx_dma.c ****     stopped) to modify on of the target Memories addresses or to check which Memory target is curre
 689:./Library/stm32f4xx_dma.c ****     used:
 690:./Library/stm32f4xx_dma.c ****       (+) void DMA_MemoryTargetConfig(DMA_Stream_TypeDef* DMAy_Streamx, 
 691:./Library/stm32f4xx_dma.c ****                 uint32_t MemoryBaseAddr, uint32_t DMA_MemoryTarget);
 692:./Library/stm32f4xx_dma.c ****       (+) uint32_t DMA_GetCurrentMemoryTarget(DMA_Stream_TypeDef* DMAy_Streamx);
 693:./Library/stm32f4xx_dma.c ****       
 694:./Library/stm32f4xx_dma.c ****     [..]
 695:./Library/stm32f4xx_dma.c ****     DMA_MemoryTargetConfig() can be called to modify the base address of one of 
 696:./Library/stm32f4xx_dma.c ****     the two target Memories.
 697:./Library/stm32f4xx_dma.c ****     The Memory of which the base address will be modified must not be currently 
 698:./Library/stm32f4xx_dma.c ****     be used by the DMA Stream (ie. if the DMA Stream is currently transferring 
 699:./Library/stm32f4xx_dma.c ****     from Memory 1 then you can only modify base address of target Memory 0 and vice versa).
 700:./Library/stm32f4xx_dma.c ****     To check this condition, it is recommended to use the function DMA_GetCurrentMemoryTarget() whi
 701:./Library/stm32f4xx_dma.c ****     returns the index of the Memory target currently in use by the DMA Stream.
 702:./Library/stm32f4xx_dma.c **** 
 703:./Library/stm32f4xx_dma.c **** @endverbatim
 704:./Library/stm32f4xx_dma.c ****   * @{
 705:./Library/stm32f4xx_dma.c ****   */
 706:./Library/stm32f4xx_dma.c ****   
 707:./Library/stm32f4xx_dma.c **** /**
 708:./Library/stm32f4xx_dma.c ****   * @brief  Configures, when the DMAy Streamx is disabled, the double buffer mode 
 709:./Library/stm32f4xx_dma.c ****   *         and the current memory target.
 710:./Library/stm32f4xx_dma.c ****   * @param  DMAy_Streamx: where y can be 1 or 2 to select the DMA and x can be 0
 711:./Library/stm32f4xx_dma.c ****   *          to 7 to select the DMA Stream.
 712:./Library/stm32f4xx_dma.c ****   * @param  Memory1BaseAddr: the base address of the second buffer (Memory 1)  
 713:./Library/stm32f4xx_dma.c ****   * @param  DMA_CurrentMemory: specifies which memory will be first buffer for
 714:./Library/stm32f4xx_dma.c ****   *         the transactions when the Stream will be enabled. 
 715:./Library/stm32f4xx_dma.c ****   *          This parameter can be one of the following values:
 716:./Library/stm32f4xx_dma.c ****   *            @arg DMA_Memory_0: Memory 0 is the current buffer.
 717:./Library/stm32f4xx_dma.c ****   *            @arg DMA_Memory_1: Memory 1 is the current buffer.  
 718:./Library/stm32f4xx_dma.c ****   *       
 719:./Library/stm32f4xx_dma.c ****   * @note   Memory0BaseAddr is set by the DMA structure configuration in DMA_Init().
 720:./Library/stm32f4xx_dma.c ****   *   
 721:./Library/stm32f4xx_dma.c ****   * @retval None
 722:./Library/stm32f4xx_dma.c ****   */
 723:./Library/stm32f4xx_dma.c **** void DMA_DoubleBufferModeConfig(DMA_Stream_TypeDef* DMAy_Streamx, uint32_t Memory1BaseAddr,
 724:./Library/stm32f4xx_dma.c ****                                 uint32_t DMA_CurrentMemory)
 725:./Library/stm32f4xx_dma.c **** {  
 876              		.loc 1 725 1
 877              		.cfi_startproc
 878              		@ args = 0, pretend = 0, frame = 16
 879              		@ frame_needed = 1, uses_anonymous_args = 0
 880              		@ link register save eliminated.
 881 0000 80B4     		push	{r7}
 882              	.LCFI48:
 883              		.cfi_def_cfa_offset 4
 884              		.cfi_offset 7, -4
 885 0002 85B0     		sub	sp, sp, #20
 886              	.LCFI49:
 887              		.cfi_def_cfa_offset 24
 888 0004 00AF     		add	r7, sp, #0
 889              	.LCFI50:
 890              		.cfi_def_cfa_register 7
 891 0006 F860     		str	r0, [r7, #12]
 892 0008 B960     		str	r1, [r7, #8]
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//ccBj3yz8.s 			page 30


 893 000a 7A60     		str	r2, [r7, #4]
 726:./Library/stm32f4xx_dma.c ****   /* Check the parameters */
 727:./Library/stm32f4xx_dma.c ****   assert_param(IS_DMA_ALL_PERIPH(DMAy_Streamx));
 728:./Library/stm32f4xx_dma.c ****   assert_param(IS_DMA_CURRENT_MEM(DMA_CurrentMemory));
 729:./Library/stm32f4xx_dma.c **** 
 730:./Library/stm32f4xx_dma.c ****   if (DMA_CurrentMemory != DMA_Memory_0)
 894              		.loc 1 730 6
 895 000c 7B68     		ldr	r3, [r7, #4]
 896 000e 002B     		cmp	r3, #0
 897 0010 06D0     		beq	.L41
 731:./Library/stm32f4xx_dma.c ****   {
 732:./Library/stm32f4xx_dma.c ****     /* Set Memory 1 as current memory address */
 733:./Library/stm32f4xx_dma.c ****     DMAy_Streamx->CR |= (uint32_t)(DMA_SxCR_CT);    
 898              		.loc 1 733 22
 899 0012 FB68     		ldr	r3, [r7, #12]
 900 0014 1B68     		ldr	r3, [r3]
 901 0016 43F40022 		orr	r2, r3, #524288
 902 001a FB68     		ldr	r3, [r7, #12]
 903 001c 1A60     		str	r2, [r3]
 904 001e 05E0     		b	.L42
 905              	.L41:
 734:./Library/stm32f4xx_dma.c ****   }
 735:./Library/stm32f4xx_dma.c ****   else
 736:./Library/stm32f4xx_dma.c ****   {
 737:./Library/stm32f4xx_dma.c ****     /* Set Memory 0 as current memory address */
 738:./Library/stm32f4xx_dma.c ****     DMAy_Streamx->CR &= ~(uint32_t)(DMA_SxCR_CT);    
 906              		.loc 1 738 22
 907 0020 FB68     		ldr	r3, [r7, #12]
 908 0022 1B68     		ldr	r3, [r3]
 909 0024 23F40022 		bic	r2, r3, #524288
 910 0028 FB68     		ldr	r3, [r7, #12]
 911 002a 1A60     		str	r2, [r3]
 912              	.L42:
 739:./Library/stm32f4xx_dma.c ****   }
 740:./Library/stm32f4xx_dma.c **** 
 741:./Library/stm32f4xx_dma.c ****   /* Write to DMAy Streamx M1AR */
 742:./Library/stm32f4xx_dma.c ****   DMAy_Streamx->M1AR = Memory1BaseAddr;
 913              		.loc 1 742 22
 914 002c FB68     		ldr	r3, [r7, #12]
 915 002e BA68     		ldr	r2, [r7, #8]
 916 0030 1A61     		str	r2, [r3, #16]
 743:./Library/stm32f4xx_dma.c **** }
 917              		.loc 1 743 1
 918 0032 00BF     		nop
 919 0034 1437     		adds	r7, r7, #20
 920              	.LCFI51:
 921              		.cfi_def_cfa_offset 4
 922 0036 BD46     		mov	sp, r7
 923              	.LCFI52:
 924              		.cfi_def_cfa_register 13
 925              		@ sp needed
 926 0038 5DF8047B 		ldr	r7, [sp], #4
 927              	.LCFI53:
 928              		.cfi_restore 7
 929              		.cfi_def_cfa_offset 0
 930 003c 7047     		bx	lr
 931              		.cfi_endproc
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//ccBj3yz8.s 			page 31


 932              	.LFE131:
 934              		.section	.text.DMA_DoubleBufferModeCmd,"ax",%progbits
 935              		.align	1
 936              		.global	DMA_DoubleBufferModeCmd
 937              		.syntax unified
 938              		.thumb
 939              		.thumb_func
 941              	DMA_DoubleBufferModeCmd:
 942              	.LFB132:
 744:./Library/stm32f4xx_dma.c **** 
 745:./Library/stm32f4xx_dma.c **** /**
 746:./Library/stm32f4xx_dma.c ****   * @brief  Enables or disables the double buffer mode for the selected DMA stream.
 747:./Library/stm32f4xx_dma.c ****   * @note   This function can be called only when the DMA Stream is disabled.  
 748:./Library/stm32f4xx_dma.c ****   * @param  DMAy_Streamx: where y can be 1 or 2 to select the DMA and x can be 0
 749:./Library/stm32f4xx_dma.c ****   *          to 7 to select the DMA Stream.
 750:./Library/stm32f4xx_dma.c ****   * @param  NewState: new state of the DMAy Streamx double buffer mode. 
 751:./Library/stm32f4xx_dma.c ****   *          This parameter can be: ENABLE or DISABLE.
 752:./Library/stm32f4xx_dma.c ****   * @retval None
 753:./Library/stm32f4xx_dma.c ****   */
 754:./Library/stm32f4xx_dma.c **** void DMA_DoubleBufferModeCmd(DMA_Stream_TypeDef* DMAy_Streamx, FunctionalState NewState)
 755:./Library/stm32f4xx_dma.c **** {  
 943              		.loc 1 755 1
 944              		.cfi_startproc
 945              		@ args = 0, pretend = 0, frame = 8
 946              		@ frame_needed = 1, uses_anonymous_args = 0
 947              		@ link register save eliminated.
 948 0000 80B4     		push	{r7}
 949              	.LCFI54:
 950              		.cfi_def_cfa_offset 4
 951              		.cfi_offset 7, -4
 952 0002 83B0     		sub	sp, sp, #12
 953              	.LCFI55:
 954              		.cfi_def_cfa_offset 16
 955 0004 00AF     		add	r7, sp, #0
 956              	.LCFI56:
 957              		.cfi_def_cfa_register 7
 958 0006 7860     		str	r0, [r7, #4]
 959 0008 0B46     		mov	r3, r1
 960 000a FB70     		strb	r3, [r7, #3]
 756:./Library/stm32f4xx_dma.c ****   /* Check the parameters */
 757:./Library/stm32f4xx_dma.c ****   assert_param(IS_DMA_ALL_PERIPH(DMAy_Streamx));
 758:./Library/stm32f4xx_dma.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
 759:./Library/stm32f4xx_dma.c **** 
 760:./Library/stm32f4xx_dma.c ****   /* Configure the Double Buffer mode */
 761:./Library/stm32f4xx_dma.c ****   if (NewState != DISABLE)
 961              		.loc 1 761 6
 962 000c FB78     		ldrb	r3, [r7, #3]	@ zero_extendqisi2
 963 000e 002B     		cmp	r3, #0
 964 0010 06D0     		beq	.L44
 762:./Library/stm32f4xx_dma.c ****   {
 763:./Library/stm32f4xx_dma.c ****     /* Enable the Double buffer mode */
 764:./Library/stm32f4xx_dma.c ****     DMAy_Streamx->CR |= (uint32_t)DMA_SxCR_DBM;
 965              		.loc 1 764 22
 966 0012 7B68     		ldr	r3, [r7, #4]
 967 0014 1B68     		ldr	r3, [r3]
 968 0016 43F48022 		orr	r2, r3, #262144
 969 001a 7B68     		ldr	r3, [r7, #4]
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//ccBj3yz8.s 			page 32


 970 001c 1A60     		str	r2, [r3]
 765:./Library/stm32f4xx_dma.c ****   }
 766:./Library/stm32f4xx_dma.c ****   else
 767:./Library/stm32f4xx_dma.c ****   {
 768:./Library/stm32f4xx_dma.c ****     /* Disable the Double buffer mode */
 769:./Library/stm32f4xx_dma.c ****     DMAy_Streamx->CR &= ~(uint32_t)DMA_SxCR_DBM;
 770:./Library/stm32f4xx_dma.c ****   }
 771:./Library/stm32f4xx_dma.c **** }
 971              		.loc 1 771 1
 972 001e 05E0     		b	.L46
 973              	.L44:
 769:./Library/stm32f4xx_dma.c ****   }
 974              		.loc 1 769 22
 975 0020 7B68     		ldr	r3, [r7, #4]
 976 0022 1B68     		ldr	r3, [r3]
 977 0024 23F48022 		bic	r2, r3, #262144
 978 0028 7B68     		ldr	r3, [r7, #4]
 979 002a 1A60     		str	r2, [r3]
 980              	.L46:
 981              		.loc 1 771 1
 982 002c 00BF     		nop
 983 002e 0C37     		adds	r7, r7, #12
 984              	.LCFI57:
 985              		.cfi_def_cfa_offset 4
 986 0030 BD46     		mov	sp, r7
 987              	.LCFI58:
 988              		.cfi_def_cfa_register 13
 989              		@ sp needed
 990 0032 5DF8047B 		ldr	r7, [sp], #4
 991              	.LCFI59:
 992              		.cfi_restore 7
 993              		.cfi_def_cfa_offset 0
 994 0036 7047     		bx	lr
 995              		.cfi_endproc
 996              	.LFE132:
 998              		.section	.text.DMA_MemoryTargetConfig,"ax",%progbits
 999              		.align	1
 1000              		.global	DMA_MemoryTargetConfig
 1001              		.syntax unified
 1002              		.thumb
 1003              		.thumb_func
 1005              	DMA_MemoryTargetConfig:
 1006              	.LFB133:
 772:./Library/stm32f4xx_dma.c **** 
 773:./Library/stm32f4xx_dma.c **** /**
 774:./Library/stm32f4xx_dma.c ****   * @brief  Configures the Memory address for the next buffer transfer in double
 775:./Library/stm32f4xx_dma.c ****   *         buffer mode (for dynamic use). This function can be called when the
 776:./Library/stm32f4xx_dma.c ****   *         DMA Stream is enabled and when the transfer is ongoing.  
 777:./Library/stm32f4xx_dma.c ****   * @param  DMAy_Streamx: where y can be 1 or 2 to select the DMA and x can be 0
 778:./Library/stm32f4xx_dma.c ****   *          to 7 to select the DMA Stream.
 779:./Library/stm32f4xx_dma.c ****   * @param  MemoryBaseAddr: The base address of the target memory buffer
 780:./Library/stm32f4xx_dma.c ****   * @param  DMA_MemoryTarget: Next memory target to be used. 
 781:./Library/stm32f4xx_dma.c ****   *         This parameter can be one of the following values:
 782:./Library/stm32f4xx_dma.c ****   *            @arg DMA_Memory_0: To use the memory address 0
 783:./Library/stm32f4xx_dma.c ****   *            @arg DMA_Memory_1: To use the memory address 1
 784:./Library/stm32f4xx_dma.c ****   * 
 785:./Library/stm32f4xx_dma.c ****   * @note    It is not allowed to modify the Base Address of a target Memory when
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//ccBj3yz8.s 			page 33


 786:./Library/stm32f4xx_dma.c ****   *          this target is involved in the current transfer. ie. If the DMA Stream
 787:./Library/stm32f4xx_dma.c ****   *          is currently transferring to/from Memory 1, then it not possible to
 788:./Library/stm32f4xx_dma.c ****   *          modify Base address of Memory 1, but it is possible to modify Base
 789:./Library/stm32f4xx_dma.c ****   *          address of Memory 0.
 790:./Library/stm32f4xx_dma.c ****   *          To know which Memory is currently used, you can use the function
 791:./Library/stm32f4xx_dma.c ****   *          DMA_GetCurrentMemoryTarget().             
 792:./Library/stm32f4xx_dma.c ****   *  
 793:./Library/stm32f4xx_dma.c ****   * @retval None
 794:./Library/stm32f4xx_dma.c ****   */
 795:./Library/stm32f4xx_dma.c **** void DMA_MemoryTargetConfig(DMA_Stream_TypeDef* DMAy_Streamx, uint32_t MemoryBaseAddr,
 796:./Library/stm32f4xx_dma.c ****                            uint32_t DMA_MemoryTarget)
 797:./Library/stm32f4xx_dma.c **** {
 1007              		.loc 1 797 1
 1008              		.cfi_startproc
 1009              		@ args = 0, pretend = 0, frame = 16
 1010              		@ frame_needed = 1, uses_anonymous_args = 0
 1011              		@ link register save eliminated.
 1012 0000 80B4     		push	{r7}
 1013              	.LCFI60:
 1014              		.cfi_def_cfa_offset 4
 1015              		.cfi_offset 7, -4
 1016 0002 85B0     		sub	sp, sp, #20
 1017              	.LCFI61:
 1018              		.cfi_def_cfa_offset 24
 1019 0004 00AF     		add	r7, sp, #0
 1020              	.LCFI62:
 1021              		.cfi_def_cfa_register 7
 1022 0006 F860     		str	r0, [r7, #12]
 1023 0008 B960     		str	r1, [r7, #8]
 1024 000a 7A60     		str	r2, [r7, #4]
 798:./Library/stm32f4xx_dma.c ****   /* Check the parameters */
 799:./Library/stm32f4xx_dma.c ****   assert_param(IS_DMA_ALL_PERIPH(DMAy_Streamx));
 800:./Library/stm32f4xx_dma.c ****   assert_param(IS_DMA_CURRENT_MEM(DMA_MemoryTarget));
 801:./Library/stm32f4xx_dma.c ****     
 802:./Library/stm32f4xx_dma.c ****   /* Check the Memory target to be configured */
 803:./Library/stm32f4xx_dma.c ****   if (DMA_MemoryTarget != DMA_Memory_0)
 1025              		.loc 1 803 6
 1026 000c 7B68     		ldr	r3, [r7, #4]
 1027 000e 002B     		cmp	r3, #0
 1028 0010 03D0     		beq	.L48
 804:./Library/stm32f4xx_dma.c ****   {
 805:./Library/stm32f4xx_dma.c ****     /* Write to DMAy Streamx M1AR */
 806:./Library/stm32f4xx_dma.c ****     DMAy_Streamx->M1AR = MemoryBaseAddr;    
 1029              		.loc 1 806 24
 1030 0012 FB68     		ldr	r3, [r7, #12]
 1031 0014 BA68     		ldr	r2, [r7, #8]
 1032 0016 1A61     		str	r2, [r3, #16]
 807:./Library/stm32f4xx_dma.c ****   }  
 808:./Library/stm32f4xx_dma.c ****   else
 809:./Library/stm32f4xx_dma.c ****   {
 810:./Library/stm32f4xx_dma.c ****     /* Write to DMAy Streamx M0AR */
 811:./Library/stm32f4xx_dma.c ****     DMAy_Streamx->M0AR = MemoryBaseAddr;  
 812:./Library/stm32f4xx_dma.c ****   }
 813:./Library/stm32f4xx_dma.c **** }
 1033              		.loc 1 813 1
 1034 0018 02E0     		b	.L50
 1035              	.L48:
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//ccBj3yz8.s 			page 34


 811:./Library/stm32f4xx_dma.c ****   }
 1036              		.loc 1 811 24
 1037 001a FB68     		ldr	r3, [r7, #12]
 1038 001c BA68     		ldr	r2, [r7, #8]
 1039 001e DA60     		str	r2, [r3, #12]
 1040              	.L50:
 1041              		.loc 1 813 1
 1042 0020 00BF     		nop
 1043 0022 1437     		adds	r7, r7, #20
 1044              	.LCFI63:
 1045              		.cfi_def_cfa_offset 4
 1046 0024 BD46     		mov	sp, r7
 1047              	.LCFI64:
 1048              		.cfi_def_cfa_register 13
 1049              		@ sp needed
 1050 0026 5DF8047B 		ldr	r7, [sp], #4
 1051              	.LCFI65:
 1052              		.cfi_restore 7
 1053              		.cfi_def_cfa_offset 0
 1054 002a 7047     		bx	lr
 1055              		.cfi_endproc
 1056              	.LFE133:
 1058              		.section	.text.DMA_GetCurrentMemoryTarget,"ax",%progbits
 1059              		.align	1
 1060              		.global	DMA_GetCurrentMemoryTarget
 1061              		.syntax unified
 1062              		.thumb
 1063              		.thumb_func
 1065              	DMA_GetCurrentMemoryTarget:
 1066              	.LFB134:
 814:./Library/stm32f4xx_dma.c **** 
 815:./Library/stm32f4xx_dma.c **** /**
 816:./Library/stm32f4xx_dma.c ****   * @brief  Returns the current memory target used by double buffer transfer.
 817:./Library/stm32f4xx_dma.c ****   * @param  DMAy_Streamx: where y can be 1 or 2 to select the DMA and x can be 0
 818:./Library/stm32f4xx_dma.c ****   *          to 7 to select the DMA Stream.
 819:./Library/stm32f4xx_dma.c ****   * @retval The memory target number: 0 for Memory0 or 1 for Memory1. 
 820:./Library/stm32f4xx_dma.c ****   */
 821:./Library/stm32f4xx_dma.c **** uint32_t DMA_GetCurrentMemoryTarget(DMA_Stream_TypeDef* DMAy_Streamx)
 822:./Library/stm32f4xx_dma.c **** {
 1067              		.loc 1 822 1
 1068              		.cfi_startproc
 1069              		@ args = 0, pretend = 0, frame = 16
 1070              		@ frame_needed = 1, uses_anonymous_args = 0
 1071              		@ link register save eliminated.
 1072 0000 80B4     		push	{r7}
 1073              	.LCFI66:
 1074              		.cfi_def_cfa_offset 4
 1075              		.cfi_offset 7, -4
 1076 0002 85B0     		sub	sp, sp, #20
 1077              	.LCFI67:
 1078              		.cfi_def_cfa_offset 24
 1079 0004 00AF     		add	r7, sp, #0
 1080              	.LCFI68:
 1081              		.cfi_def_cfa_register 7
 1082 0006 7860     		str	r0, [r7, #4]
 823:./Library/stm32f4xx_dma.c ****   uint32_t tmp = 0;
 1083              		.loc 1 823 12
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//ccBj3yz8.s 			page 35


 1084 0008 0023     		movs	r3, #0
 1085 000a FB60     		str	r3, [r7, #12]
 824:./Library/stm32f4xx_dma.c ****   
 825:./Library/stm32f4xx_dma.c ****   /* Check the parameters */
 826:./Library/stm32f4xx_dma.c ****   assert_param(IS_DMA_ALL_PERIPH(DMAy_Streamx));
 827:./Library/stm32f4xx_dma.c **** 
 828:./Library/stm32f4xx_dma.c ****   /* Get the current memory target */
 829:./Library/stm32f4xx_dma.c ****   if ((DMAy_Streamx->CR & DMA_SxCR_CT) != 0)
 1086              		.loc 1 829 20
 1087 000c 7B68     		ldr	r3, [r7, #4]
 1088 000e 1B68     		ldr	r3, [r3]
 1089              		.loc 1 829 25
 1090 0010 03F40023 		and	r3, r3, #524288
 1091              		.loc 1 829 6
 1092 0014 002B     		cmp	r3, #0
 1093 0016 02D0     		beq	.L52
 830:./Library/stm32f4xx_dma.c ****   {
 831:./Library/stm32f4xx_dma.c ****     /* Current memory buffer used is Memory 1 */
 832:./Library/stm32f4xx_dma.c ****     tmp = 1;
 1094              		.loc 1 832 9
 1095 0018 0123     		movs	r3, #1
 1096 001a FB60     		str	r3, [r7, #12]
 1097 001c 01E0     		b	.L53
 1098              	.L52:
 833:./Library/stm32f4xx_dma.c ****   }  
 834:./Library/stm32f4xx_dma.c ****   else
 835:./Library/stm32f4xx_dma.c ****   {
 836:./Library/stm32f4xx_dma.c ****     /* Current memory buffer used is Memory 0 */
 837:./Library/stm32f4xx_dma.c ****     tmp = 0;    
 1099              		.loc 1 837 9
 1100 001e 0023     		movs	r3, #0
 1101 0020 FB60     		str	r3, [r7, #12]
 1102              	.L53:
 838:./Library/stm32f4xx_dma.c ****   }
 839:./Library/stm32f4xx_dma.c ****   return tmp;
 1103              		.loc 1 839 10
 1104 0022 FB68     		ldr	r3, [r7, #12]
 840:./Library/stm32f4xx_dma.c **** }
 1105              		.loc 1 840 1
 1106 0024 1846     		mov	r0, r3
 1107 0026 1437     		adds	r7, r7, #20
 1108              	.LCFI69:
 1109              		.cfi_def_cfa_offset 4
 1110 0028 BD46     		mov	sp, r7
 1111              	.LCFI70:
 1112              		.cfi_def_cfa_register 13
 1113              		@ sp needed
 1114 002a 5DF8047B 		ldr	r7, [sp], #4
 1115              	.LCFI71:
 1116              		.cfi_restore 7
 1117              		.cfi_def_cfa_offset 0
 1118 002e 7047     		bx	lr
 1119              		.cfi_endproc
 1120              	.LFE134:
 1122              		.section	.text.DMA_GetCmdStatus,"ax",%progbits
 1123              		.align	1
 1124              		.global	DMA_GetCmdStatus
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//ccBj3yz8.s 			page 36


 1125              		.syntax unified
 1126              		.thumb
 1127              		.thumb_func
 1129              	DMA_GetCmdStatus:
 1130              	.LFB135:
 841:./Library/stm32f4xx_dma.c **** /**
 842:./Library/stm32f4xx_dma.c ****   * @}
 843:./Library/stm32f4xx_dma.c ****   */
 844:./Library/stm32f4xx_dma.c **** 
 845:./Library/stm32f4xx_dma.c **** /** @defgroup DMA_Group4 Interrupts and flags management functions
 846:./Library/stm32f4xx_dma.c ****  *  @brief   Interrupts and flags management functions 
 847:./Library/stm32f4xx_dma.c ****  *
 848:./Library/stm32f4xx_dma.c **** @verbatim   
 849:./Library/stm32f4xx_dma.c ****  ===============================================================================
 850:./Library/stm32f4xx_dma.c ****               ##### Interrupts and flags management functions #####
 851:./Library/stm32f4xx_dma.c ****  ===============================================================================  
 852:./Library/stm32f4xx_dma.c ****     [..]
 853:./Library/stm32f4xx_dma.c ****     This subsection provides functions allowing to
 854:./Library/stm32f4xx_dma.c ****       (+) Check the DMA enable status
 855:./Library/stm32f4xx_dma.c ****       (+) Check the FIFO status 
 856:./Library/stm32f4xx_dma.c ****       (+) Configure the DMA Interrupts sources and check or clear the flags or 
 857:./Library/stm32f4xx_dma.c ****           pending bits status.  
 858:./Library/stm32f4xx_dma.c ****            
 859:./Library/stm32f4xx_dma.c ****     [..]
 860:./Library/stm32f4xx_dma.c ****       (#) DMA Enable status:
 861:./Library/stm32f4xx_dma.c ****           After configuring the DMA Stream (DMA_Init() function) and enabling 
 862:./Library/stm32f4xx_dma.c ****           the stream, it is recommended to check (or wait until) the DMA Stream 
 863:./Library/stm32f4xx_dma.c ****           is effectively enabled. A Stream may remain disabled if a configuration 
 864:./Library/stm32f4xx_dma.c ****           parameter is wrong. After disabling a DMA Stream, it is also recommended 
 865:./Library/stm32f4xx_dma.c ****           to check (or wait until) the DMA Stream is effectively disabled. 
 866:./Library/stm32f4xx_dma.c ****           If a Stream is disabled while a data transfer is ongoing, the current 
 867:./Library/stm32f4xx_dma.c ****           data will be transferred and the Stream will be effectively disabled 
 868:./Library/stm32f4xx_dma.c ****           only after this data transfer completion.
 869:./Library/stm32f4xx_dma.c ****           To monitor this state it is possible to use the following function:
 870:./Library/stm32f4xx_dma.c ****         (++) FunctionalState DMA_GetCmdStatus(DMA_Stream_TypeDef* DMAy_Streamx); 
 871:./Library/stm32f4xx_dma.c ****  
 872:./Library/stm32f4xx_dma.c ****       (#) FIFO Status:
 873:./Library/stm32f4xx_dma.c ****           It is possible to monitor the FIFO status when a transfer is ongoing 
 874:./Library/stm32f4xx_dma.c ****           using the following function:
 875:./Library/stm32f4xx_dma.c ****         (++) uint32_t DMA_GetFIFOStatus(DMA_Stream_TypeDef* DMAy_Streamx); 
 876:./Library/stm32f4xx_dma.c ****  
 877:./Library/stm32f4xx_dma.c ****       (#) DMA Interrupts and Flags:
 878:./Library/stm32f4xx_dma.c ****           The user should identify which mode will be used in his application 
 879:./Library/stm32f4xx_dma.c ****           to manage the DMA controller events: Polling mode or Interrupt mode. 
 880:./Library/stm32f4xx_dma.c ****     
 881:./Library/stm32f4xx_dma.c ****     *** Polling Mode ***
 882:./Library/stm32f4xx_dma.c ****     ====================
 883:./Library/stm32f4xx_dma.c ****     [..]
 884:./Library/stm32f4xx_dma.c ****     Each DMA stream can be managed through 4 event Flags:
 885:./Library/stm32f4xx_dma.c ****     (x : DMA Stream number )
 886:./Library/stm32f4xx_dma.c ****       (#) DMA_FLAG_FEIFx  : to indicate that a FIFO Mode Transfer Error event occurred.
 887:./Library/stm32f4xx_dma.c ****       (#) DMA_FLAG_DMEIFx : to indicate that a Direct Mode Transfer Error event occurred.
 888:./Library/stm32f4xx_dma.c ****       (#) DMA_FLAG_TEIFx  : to indicate that a Transfer Error event occurred.
 889:./Library/stm32f4xx_dma.c ****       (#) DMA_FLAG_HTIFx  : to indicate that a Half-Transfer Complete event occurred.
 890:./Library/stm32f4xx_dma.c ****       (#) DMA_FLAG_TCIFx  : to indicate that a Transfer Complete event occurred .       
 891:./Library/stm32f4xx_dma.c ****     [..]
 892:./Library/stm32f4xx_dma.c ****     In this Mode it is advised to use the following functions:
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//ccBj3yz8.s 			page 37


 893:./Library/stm32f4xx_dma.c ****       (+) FlagStatus DMA_GetFlagStatus(DMA_Stream_TypeDef* DMAy_Streamx, uint32_t DMA_FLAG);
 894:./Library/stm32f4xx_dma.c ****       (+) void DMA_ClearFlag(DMA_Stream_TypeDef* DMAy_Streamx, uint32_t DMA_FLAG);
 895:./Library/stm32f4xx_dma.c **** 
 896:./Library/stm32f4xx_dma.c ****     *** Interrupt Mode ***
 897:./Library/stm32f4xx_dma.c ****     ======================
 898:./Library/stm32f4xx_dma.c ****     [..]
 899:./Library/stm32f4xx_dma.c ****     Each DMA Stream can be managed through 4 Interrupts:
 900:./Library/stm32f4xx_dma.c **** 
 901:./Library/stm32f4xx_dma.c ****     *** Interrupt Source ***
 902:./Library/stm32f4xx_dma.c ****     ========================
 903:./Library/stm32f4xx_dma.c ****     [..]
 904:./Library/stm32f4xx_dma.c ****       (#) DMA_IT_FEIFx  : specifies the interrupt source for the  FIFO Mode Transfer Error event.
 905:./Library/stm32f4xx_dma.c ****       (#) DMA_IT_DMEIFx : specifies the interrupt source for the Direct Mode Transfer Error event.
 906:./Library/stm32f4xx_dma.c ****       (#) DMA_IT_TEIFx  : specifies the interrupt source for the Transfer Error event.
 907:./Library/stm32f4xx_dma.c ****       (#) DMA_IT_HTIFx  : specifies the interrupt source for the Half-Transfer Complete event.
 908:./Library/stm32f4xx_dma.c ****       (#) DMA_IT_TCIFx  : specifies the interrupt source for the a Transfer Complete event. 
 909:./Library/stm32f4xx_dma.c ****     [..]
 910:./Library/stm32f4xx_dma.c ****     In this Mode it is advised to use the following functions:
 911:./Library/stm32f4xx_dma.c ****       (+) void DMA_ITConfig(DMA_Stream_TypeDef* DMAy_Streamx, uint32_t DMA_IT, FunctionalState NewS
 912:./Library/stm32f4xx_dma.c ****       (+) ITStatus DMA_GetITStatus(DMA_Stream_TypeDef* DMAy_Streamx, uint32_t DMA_IT);
 913:./Library/stm32f4xx_dma.c ****       (+) void DMA_ClearITPendingBit(DMA_Stream_TypeDef* DMAy_Streamx, uint32_t DMA_IT);
 914:./Library/stm32f4xx_dma.c **** 
 915:./Library/stm32f4xx_dma.c **** @endverbatim
 916:./Library/stm32f4xx_dma.c ****   * @{
 917:./Library/stm32f4xx_dma.c ****   */
 918:./Library/stm32f4xx_dma.c **** 
 919:./Library/stm32f4xx_dma.c **** /**
 920:./Library/stm32f4xx_dma.c ****   * @brief  Returns the status of EN bit for the specified DMAy Streamx.
 921:./Library/stm32f4xx_dma.c ****   * @param  DMAy_Streamx: where y can be 1 or 2 to select the DMA and x can be 0
 922:./Library/stm32f4xx_dma.c ****   *          to 7 to select the DMA Stream.
 923:./Library/stm32f4xx_dma.c ****   *   
 924:./Library/stm32f4xx_dma.c ****   * @note    After configuring the DMA Stream (DMA_Init() function) and enabling
 925:./Library/stm32f4xx_dma.c ****   *          the stream, it is recommended to check (or wait until) the DMA Stream
 926:./Library/stm32f4xx_dma.c ****   *          is effectively enabled. A Stream may remain disabled if a configuration
 927:./Library/stm32f4xx_dma.c ****   *          parameter is wrong.
 928:./Library/stm32f4xx_dma.c ****   *          After disabling a DMA Stream, it is also recommended to check (or wait 
 929:./Library/stm32f4xx_dma.c ****   *          until) the DMA Stream is effectively disabled. If a Stream is disabled
 930:./Library/stm32f4xx_dma.c ****   *          while a data transfer is ongoing, the current data will be transferred
 931:./Library/stm32f4xx_dma.c ****   *          and the Stream will be effectively disabled only after the transfer
 932:./Library/stm32f4xx_dma.c ****   *          of this single data is finished.  
 933:./Library/stm32f4xx_dma.c ****   *      
 934:./Library/stm32f4xx_dma.c ****   * @retval Current state of the DMAy Streamx (ENABLE or DISABLE).
 935:./Library/stm32f4xx_dma.c ****   */
 936:./Library/stm32f4xx_dma.c **** FunctionalState DMA_GetCmdStatus(DMA_Stream_TypeDef* DMAy_Streamx)
 937:./Library/stm32f4xx_dma.c **** {
 1131              		.loc 1 937 1
 1132              		.cfi_startproc
 1133              		@ args = 0, pretend = 0, frame = 16
 1134              		@ frame_needed = 1, uses_anonymous_args = 0
 1135              		@ link register save eliminated.
 1136 0000 80B4     		push	{r7}
 1137              	.LCFI72:
 1138              		.cfi_def_cfa_offset 4
 1139              		.cfi_offset 7, -4
 1140 0002 85B0     		sub	sp, sp, #20
 1141              	.LCFI73:
 1142              		.cfi_def_cfa_offset 24
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//ccBj3yz8.s 			page 38


 1143 0004 00AF     		add	r7, sp, #0
 1144              	.LCFI74:
 1145              		.cfi_def_cfa_register 7
 1146 0006 7860     		str	r0, [r7, #4]
 938:./Library/stm32f4xx_dma.c ****   FunctionalState state = DISABLE;
 1147              		.loc 1 938 19
 1148 0008 0023     		movs	r3, #0
 1149 000a FB73     		strb	r3, [r7, #15]
 939:./Library/stm32f4xx_dma.c **** 
 940:./Library/stm32f4xx_dma.c ****   /* Check the parameters */
 941:./Library/stm32f4xx_dma.c ****   assert_param(IS_DMA_ALL_PERIPH(DMAy_Streamx));
 942:./Library/stm32f4xx_dma.c **** 
 943:./Library/stm32f4xx_dma.c ****   if ((DMAy_Streamx->CR & (uint32_t)DMA_SxCR_EN) != 0)
 1150              		.loc 1 943 20
 1151 000c 7B68     		ldr	r3, [r7, #4]
 1152 000e 1B68     		ldr	r3, [r3]
 1153              		.loc 1 943 25
 1154 0010 03F00103 		and	r3, r3, #1
 1155              		.loc 1 943 6
 1156 0014 002B     		cmp	r3, #0
 1157 0016 02D0     		beq	.L56
 944:./Library/stm32f4xx_dma.c ****   {
 945:./Library/stm32f4xx_dma.c ****     /* The selected DMAy Streamx EN bit is set (DMA is still transferring) */
 946:./Library/stm32f4xx_dma.c ****     state = ENABLE;
 1158              		.loc 1 946 11
 1159 0018 0123     		movs	r3, #1
 1160 001a FB73     		strb	r3, [r7, #15]
 1161 001c 01E0     		b	.L57
 1162              	.L56:
 947:./Library/stm32f4xx_dma.c ****   }
 948:./Library/stm32f4xx_dma.c ****   else
 949:./Library/stm32f4xx_dma.c ****   {
 950:./Library/stm32f4xx_dma.c ****     /* The selected DMAy Streamx EN bit is cleared (DMA is disabled and 
 951:./Library/stm32f4xx_dma.c ****         all transfers are complete) */
 952:./Library/stm32f4xx_dma.c ****     state = DISABLE;
 1163              		.loc 1 952 11
 1164 001e 0023     		movs	r3, #0
 1165 0020 FB73     		strb	r3, [r7, #15]
 1166              	.L57:
 953:./Library/stm32f4xx_dma.c ****   }
 954:./Library/stm32f4xx_dma.c ****   return state;
 1167              		.loc 1 954 10
 1168 0022 FB7B     		ldrb	r3, [r7, #15]	@ zero_extendqisi2
 955:./Library/stm32f4xx_dma.c **** }
 1169              		.loc 1 955 1
 1170 0024 1846     		mov	r0, r3
 1171 0026 1437     		adds	r7, r7, #20
 1172              	.LCFI75:
 1173              		.cfi_def_cfa_offset 4
 1174 0028 BD46     		mov	sp, r7
 1175              	.LCFI76:
 1176              		.cfi_def_cfa_register 13
 1177              		@ sp needed
 1178 002a 5DF8047B 		ldr	r7, [sp], #4
 1179              	.LCFI77:
 1180              		.cfi_restore 7
 1181              		.cfi_def_cfa_offset 0
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//ccBj3yz8.s 			page 39


 1182 002e 7047     		bx	lr
 1183              		.cfi_endproc
 1184              	.LFE135:
 1186              		.section	.text.DMA_GetFIFOStatus,"ax",%progbits
 1187              		.align	1
 1188              		.global	DMA_GetFIFOStatus
 1189              		.syntax unified
 1190              		.thumb
 1191              		.thumb_func
 1193              	DMA_GetFIFOStatus:
 1194              	.LFB136:
 956:./Library/stm32f4xx_dma.c **** 
 957:./Library/stm32f4xx_dma.c **** /**
 958:./Library/stm32f4xx_dma.c ****   * @brief  Returns the current DMAy Streamx FIFO filled level.
 959:./Library/stm32f4xx_dma.c ****   * @param  DMAy_Streamx: where y can be 1 or 2 to select the DMA and x can be 0 
 960:./Library/stm32f4xx_dma.c ****   *         to 7 to select the DMA Stream.
 961:./Library/stm32f4xx_dma.c ****   * @retval The FIFO filling state.
 962:./Library/stm32f4xx_dma.c ****   *           - DMA_FIFOStatus_Less1QuarterFull: when FIFO is less than 1 quarter-full 
 963:./Library/stm32f4xx_dma.c ****   *                                               and not empty.
 964:./Library/stm32f4xx_dma.c ****   *           - DMA_FIFOStatus_1QuarterFull: if more than 1 quarter-full.
 965:./Library/stm32f4xx_dma.c ****   *           - DMA_FIFOStatus_HalfFull: if more than 1 half-full.
 966:./Library/stm32f4xx_dma.c ****   *           - DMA_FIFOStatus_3QuartersFull: if more than 3 quarters-full.
 967:./Library/stm32f4xx_dma.c ****   *           - DMA_FIFOStatus_Empty: when FIFO is empty
 968:./Library/stm32f4xx_dma.c ****   *           - DMA_FIFOStatus_Full: when FIFO is full
 969:./Library/stm32f4xx_dma.c ****   */
 970:./Library/stm32f4xx_dma.c **** uint32_t DMA_GetFIFOStatus(DMA_Stream_TypeDef* DMAy_Streamx)
 971:./Library/stm32f4xx_dma.c **** {
 1195              		.loc 1 971 1
 1196              		.cfi_startproc
 1197              		@ args = 0, pretend = 0, frame = 16
 1198              		@ frame_needed = 1, uses_anonymous_args = 0
 1199              		@ link register save eliminated.
 1200 0000 80B4     		push	{r7}
 1201              	.LCFI78:
 1202              		.cfi_def_cfa_offset 4
 1203              		.cfi_offset 7, -4
 1204 0002 85B0     		sub	sp, sp, #20
 1205              	.LCFI79:
 1206              		.cfi_def_cfa_offset 24
 1207 0004 00AF     		add	r7, sp, #0
 1208              	.LCFI80:
 1209              		.cfi_def_cfa_register 7
 1210 0006 7860     		str	r0, [r7, #4]
 972:./Library/stm32f4xx_dma.c ****   uint32_t tmpreg = 0;
 1211              		.loc 1 972 12
 1212 0008 0023     		movs	r3, #0
 1213 000a FB60     		str	r3, [r7, #12]
 973:./Library/stm32f4xx_dma.c ****  
 974:./Library/stm32f4xx_dma.c ****   /* Check the parameters */
 975:./Library/stm32f4xx_dma.c ****   assert_param(IS_DMA_ALL_PERIPH(DMAy_Streamx));
 976:./Library/stm32f4xx_dma.c ****   
 977:./Library/stm32f4xx_dma.c ****   /* Get the FIFO level bits */
 978:./Library/stm32f4xx_dma.c ****   tmpreg = (uint32_t)((DMAy_Streamx->FCR & DMA_SxFCR_FS));
 1214              		.loc 1 978 36
 1215 000c 7B68     		ldr	r3, [r7, #4]
 1216 000e 5B69     		ldr	r3, [r3, #20]
 1217              		.loc 1 978 10
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//ccBj3yz8.s 			page 40


 1218 0010 03F03803 		and	r3, r3, #56
 1219 0014 FB60     		str	r3, [r7, #12]
 979:./Library/stm32f4xx_dma.c ****   
 980:./Library/stm32f4xx_dma.c ****   return tmpreg;
 1220              		.loc 1 980 10
 1221 0016 FB68     		ldr	r3, [r7, #12]
 981:./Library/stm32f4xx_dma.c **** }
 1222              		.loc 1 981 1
 1223 0018 1846     		mov	r0, r3
 1224 001a 1437     		adds	r7, r7, #20
 1225              	.LCFI81:
 1226              		.cfi_def_cfa_offset 4
 1227 001c BD46     		mov	sp, r7
 1228              	.LCFI82:
 1229              		.cfi_def_cfa_register 13
 1230              		@ sp needed
 1231 001e 5DF8047B 		ldr	r7, [sp], #4
 1232              	.LCFI83:
 1233              		.cfi_restore 7
 1234              		.cfi_def_cfa_offset 0
 1235 0022 7047     		bx	lr
 1236              		.cfi_endproc
 1237              	.LFE136:
 1239              		.section	.text.DMA_GetFlagStatus,"ax",%progbits
 1240              		.align	1
 1241              		.global	DMA_GetFlagStatus
 1242              		.syntax unified
 1243              		.thumb
 1244              		.thumb_func
 1246              	DMA_GetFlagStatus:
 1247              	.LFB137:
 982:./Library/stm32f4xx_dma.c **** 
 983:./Library/stm32f4xx_dma.c **** /**
 984:./Library/stm32f4xx_dma.c ****   * @brief  Checks whether the specified DMAy Streamx flag is set or not.
 985:./Library/stm32f4xx_dma.c ****   * @param  DMAy_Streamx: where y can be 1 or 2 to select the DMA and x can be 0
 986:./Library/stm32f4xx_dma.c ****   *          to 7 to select the DMA Stream.
 987:./Library/stm32f4xx_dma.c ****   * @param  DMA_FLAG: specifies the flag to check.
 988:./Library/stm32f4xx_dma.c ****   *          This parameter can be one of the following values:
 989:./Library/stm32f4xx_dma.c ****   *            @arg DMA_FLAG_TCIFx:  Streamx transfer complete flag
 990:./Library/stm32f4xx_dma.c ****   *            @arg DMA_FLAG_HTIFx:  Streamx half transfer complete flag
 991:./Library/stm32f4xx_dma.c ****   *            @arg DMA_FLAG_TEIFx:  Streamx transfer error flag
 992:./Library/stm32f4xx_dma.c ****   *            @arg DMA_FLAG_DMEIFx: Streamx direct mode error flag
 993:./Library/stm32f4xx_dma.c ****   *            @arg DMA_FLAG_FEIFx:  Streamx FIFO error flag
 994:./Library/stm32f4xx_dma.c ****   *         Where x can be 0 to 7 to select the DMA Stream.
 995:./Library/stm32f4xx_dma.c ****   * @retval The new state of DMA_FLAG (SET or RESET).
 996:./Library/stm32f4xx_dma.c ****   */
 997:./Library/stm32f4xx_dma.c **** FlagStatus DMA_GetFlagStatus(DMA_Stream_TypeDef* DMAy_Streamx, uint32_t DMA_FLAG)
 998:./Library/stm32f4xx_dma.c **** {
 1248              		.loc 1 998 1
 1249              		.cfi_startproc
 1250              		@ args = 0, pretend = 0, frame = 24
 1251              		@ frame_needed = 1, uses_anonymous_args = 0
 1252              		@ link register save eliminated.
 1253 0000 80B4     		push	{r7}
 1254              	.LCFI84:
 1255              		.cfi_def_cfa_offset 4
 1256              		.cfi_offset 7, -4
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//ccBj3yz8.s 			page 41


 1257 0002 87B0     		sub	sp, sp, #28
 1258              	.LCFI85:
 1259              		.cfi_def_cfa_offset 32
 1260 0004 00AF     		add	r7, sp, #0
 1261              	.LCFI86:
 1262              		.cfi_def_cfa_register 7
 1263 0006 7860     		str	r0, [r7, #4]
 1264 0008 3960     		str	r1, [r7]
 999:./Library/stm32f4xx_dma.c ****   FlagStatus bitstatus = RESET;
 1265              		.loc 1 999 14
 1266 000a 0023     		movs	r3, #0
 1267 000c FB75     		strb	r3, [r7, #23]
1000:./Library/stm32f4xx_dma.c ****   DMA_TypeDef* DMAy;
1001:./Library/stm32f4xx_dma.c ****   uint32_t tmpreg = 0;
 1268              		.loc 1 1001 12
 1269 000e 0023     		movs	r3, #0
 1270 0010 FB60     		str	r3, [r7, #12]
1002:./Library/stm32f4xx_dma.c **** 
1003:./Library/stm32f4xx_dma.c ****   /* Check the parameters */
1004:./Library/stm32f4xx_dma.c ****   assert_param(IS_DMA_ALL_PERIPH(DMAy_Streamx));
1005:./Library/stm32f4xx_dma.c ****   assert_param(IS_DMA_GET_FLAG(DMA_FLAG));
1006:./Library/stm32f4xx_dma.c **** 
1007:./Library/stm32f4xx_dma.c ****   /* Determine the DMA to which belongs the stream */
1008:./Library/stm32f4xx_dma.c ****   if (DMAy_Streamx < DMA2_Stream0)
 1271              		.loc 1 1008 6
 1272 0012 7B68     		ldr	r3, [r7, #4]
 1273 0014 154A     		ldr	r2, .L69
 1274 0016 9342     		cmp	r3, r2
 1275 0018 02D8     		bhi	.L62
1009:./Library/stm32f4xx_dma.c ****   {
1010:./Library/stm32f4xx_dma.c ****     /* DMAy_Streamx belongs to DMA1 */
1011:./Library/stm32f4xx_dma.c ****     DMAy = DMA1; 
 1276              		.loc 1 1011 10
 1277 001a 154B     		ldr	r3, .L69+4
 1278 001c 3B61     		str	r3, [r7, #16]
 1279 001e 01E0     		b	.L63
 1280              	.L62:
1012:./Library/stm32f4xx_dma.c ****   } 
1013:./Library/stm32f4xx_dma.c ****   else 
1014:./Library/stm32f4xx_dma.c ****   {
1015:./Library/stm32f4xx_dma.c ****     /* DMAy_Streamx belongs to DMA2 */
1016:./Library/stm32f4xx_dma.c ****     DMAy = DMA2; 
 1281              		.loc 1 1016 10
 1282 0020 144B     		ldr	r3, .L69+8
 1283 0022 3B61     		str	r3, [r7, #16]
 1284              	.L63:
1017:./Library/stm32f4xx_dma.c ****   }
1018:./Library/stm32f4xx_dma.c **** 
1019:./Library/stm32f4xx_dma.c ****   /* Check if the flag is in HISR or LISR */
1020:./Library/stm32f4xx_dma.c ****   if ((DMA_FLAG & HIGH_ISR_MASK) != (uint32_t)RESET)
 1285              		.loc 1 1020 17
 1286 0024 3B68     		ldr	r3, [r7]
 1287 0026 03F00053 		and	r3, r3, #536870912
 1288              		.loc 1 1020 6
 1289 002a 002B     		cmp	r3, #0
 1290 002c 03D0     		beq	.L64
1021:./Library/stm32f4xx_dma.c ****   {
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//ccBj3yz8.s 			page 42


1022:./Library/stm32f4xx_dma.c ****     /* Get DMAy HISR register value */
1023:./Library/stm32f4xx_dma.c ****     tmpreg = DMAy->HISR;
 1291              		.loc 1 1023 12
 1292 002e 3B69     		ldr	r3, [r7, #16]
 1293 0030 5B68     		ldr	r3, [r3, #4]
 1294 0032 FB60     		str	r3, [r7, #12]
 1295 0034 02E0     		b	.L65
 1296              	.L64:
1024:./Library/stm32f4xx_dma.c ****   }
1025:./Library/stm32f4xx_dma.c ****   else
1026:./Library/stm32f4xx_dma.c ****   {
1027:./Library/stm32f4xx_dma.c ****     /* Get DMAy LISR register value */
1028:./Library/stm32f4xx_dma.c ****     tmpreg = DMAy->LISR;
 1297              		.loc 1 1028 12
 1298 0036 3B69     		ldr	r3, [r7, #16]
 1299 0038 1B68     		ldr	r3, [r3]
 1300 003a FB60     		str	r3, [r7, #12]
 1301              	.L65:
1029:./Library/stm32f4xx_dma.c ****   }   
1030:./Library/stm32f4xx_dma.c ****  
1031:./Library/stm32f4xx_dma.c ****   /* Mask the reserved bits */
1032:./Library/stm32f4xx_dma.c ****   tmpreg &= (uint32_t)RESERVED_MASK;
 1302              		.loc 1 1032 10
 1303 003c FB68     		ldr	r3, [r7, #12]
 1304 003e 23F0F023 		bic	r3, r3, #-268374016
 1305 0042 23F08213 		bic	r3, r3, #8519810
 1306 0046 FB60     		str	r3, [r7, #12]
1033:./Library/stm32f4xx_dma.c **** 
1034:./Library/stm32f4xx_dma.c ****   /* Check the status of the specified DMA flag */
1035:./Library/stm32f4xx_dma.c ****   if ((tmpreg & DMA_FLAG) != (uint32_t)RESET)
 1307              		.loc 1 1035 15
 1308 0048 FA68     		ldr	r2, [r7, #12]
 1309 004a 3B68     		ldr	r3, [r7]
 1310 004c 1340     		ands	r3, r3, r2
 1311              		.loc 1 1035 6
 1312 004e 002B     		cmp	r3, #0
 1313 0050 02D0     		beq	.L66
1036:./Library/stm32f4xx_dma.c ****   {
1037:./Library/stm32f4xx_dma.c ****     /* DMA_FLAG is set */
1038:./Library/stm32f4xx_dma.c ****     bitstatus = SET;
 1314              		.loc 1 1038 15
 1315 0052 0123     		movs	r3, #1
 1316 0054 FB75     		strb	r3, [r7, #23]
 1317 0056 01E0     		b	.L67
 1318              	.L66:
1039:./Library/stm32f4xx_dma.c ****   }
1040:./Library/stm32f4xx_dma.c ****   else
1041:./Library/stm32f4xx_dma.c ****   {
1042:./Library/stm32f4xx_dma.c ****     /* DMA_FLAG is reset */
1043:./Library/stm32f4xx_dma.c ****     bitstatus = RESET;
 1319              		.loc 1 1043 15
 1320 0058 0023     		movs	r3, #0
 1321 005a FB75     		strb	r3, [r7, #23]
 1322              	.L67:
1044:./Library/stm32f4xx_dma.c ****   }
1045:./Library/stm32f4xx_dma.c **** 
1046:./Library/stm32f4xx_dma.c ****   /* Return the DMA_FLAG status */
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//ccBj3yz8.s 			page 43


1047:./Library/stm32f4xx_dma.c ****   return  bitstatus;
 1323              		.loc 1 1047 11
 1324 005c FB7D     		ldrb	r3, [r7, #23]	@ zero_extendqisi2
1048:./Library/stm32f4xx_dma.c **** }
 1325              		.loc 1 1048 1
 1326 005e 1846     		mov	r0, r3
 1327 0060 1C37     		adds	r7, r7, #28
 1328              	.LCFI87:
 1329              		.cfi_def_cfa_offset 4
 1330 0062 BD46     		mov	sp, r7
 1331              	.LCFI88:
 1332              		.cfi_def_cfa_register 13
 1333              		@ sp needed
 1334 0064 5DF8047B 		ldr	r7, [sp], #4
 1335              	.LCFI89:
 1336              		.cfi_restore 7
 1337              		.cfi_def_cfa_offset 0
 1338 0068 7047     		bx	lr
 1339              	.L70:
 1340 006a 00BF     		.align	2
 1341              	.L69:
 1342 006c 0F640240 		.word	1073898511
 1343 0070 00600240 		.word	1073897472
 1344 0074 00640240 		.word	1073898496
 1345              		.cfi_endproc
 1346              	.LFE137:
 1348              		.section	.text.DMA_ClearFlag,"ax",%progbits
 1349              		.align	1
 1350              		.global	DMA_ClearFlag
 1351              		.syntax unified
 1352              		.thumb
 1353              		.thumb_func
 1355              	DMA_ClearFlag:
 1356              	.LFB138:
1049:./Library/stm32f4xx_dma.c **** 
1050:./Library/stm32f4xx_dma.c **** /**
1051:./Library/stm32f4xx_dma.c ****   * @brief  Clears the DMAy Streamx's pending flags.
1052:./Library/stm32f4xx_dma.c ****   * @param  DMAy_Streamx: where y can be 1 or 2 to select the DMA and x can be 0
1053:./Library/stm32f4xx_dma.c ****   *          to 7 to select the DMA Stream.
1054:./Library/stm32f4xx_dma.c ****   * @param  DMA_FLAG: specifies the flag to clear.
1055:./Library/stm32f4xx_dma.c ****   *          This parameter can be any combination of the following values:
1056:./Library/stm32f4xx_dma.c ****   *            @arg DMA_FLAG_TCIFx:  Streamx transfer complete flag
1057:./Library/stm32f4xx_dma.c ****   *            @arg DMA_FLAG_HTIFx:  Streamx half transfer complete flag
1058:./Library/stm32f4xx_dma.c ****   *            @arg DMA_FLAG_TEIFx:  Streamx transfer error flag
1059:./Library/stm32f4xx_dma.c ****   *            @arg DMA_FLAG_DMEIFx: Streamx direct mode error flag
1060:./Library/stm32f4xx_dma.c ****   *            @arg DMA_FLAG_FEIFx:  Streamx FIFO error flag
1061:./Library/stm32f4xx_dma.c ****   *         Where x can be 0 to 7 to select the DMA Stream.   
1062:./Library/stm32f4xx_dma.c ****   * @retval None
1063:./Library/stm32f4xx_dma.c ****   */
1064:./Library/stm32f4xx_dma.c **** void DMA_ClearFlag(DMA_Stream_TypeDef* DMAy_Streamx, uint32_t DMA_FLAG)
1065:./Library/stm32f4xx_dma.c **** {
 1357              		.loc 1 1065 1
 1358              		.cfi_startproc
 1359              		@ args = 0, pretend = 0, frame = 16
 1360              		@ frame_needed = 1, uses_anonymous_args = 0
 1361              		@ link register save eliminated.
 1362 0000 80B4     		push	{r7}
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//ccBj3yz8.s 			page 44


 1363              	.LCFI90:
 1364              		.cfi_def_cfa_offset 4
 1365              		.cfi_offset 7, -4
 1366 0002 85B0     		sub	sp, sp, #20
 1367              	.LCFI91:
 1368              		.cfi_def_cfa_offset 24
 1369 0004 00AF     		add	r7, sp, #0
 1370              	.LCFI92:
 1371              		.cfi_def_cfa_register 7
 1372 0006 7860     		str	r0, [r7, #4]
 1373 0008 3960     		str	r1, [r7]
1066:./Library/stm32f4xx_dma.c ****   DMA_TypeDef* DMAy;
1067:./Library/stm32f4xx_dma.c **** 
1068:./Library/stm32f4xx_dma.c ****   /* Check the parameters */
1069:./Library/stm32f4xx_dma.c ****   assert_param(IS_DMA_ALL_PERIPH(DMAy_Streamx));
1070:./Library/stm32f4xx_dma.c ****   assert_param(IS_DMA_CLEAR_FLAG(DMA_FLAG));
1071:./Library/stm32f4xx_dma.c **** 
1072:./Library/stm32f4xx_dma.c ****   /* Determine the DMA to which belongs the stream */
1073:./Library/stm32f4xx_dma.c ****   if (DMAy_Streamx < DMA2_Stream0)
 1374              		.loc 1 1073 6
 1375 000a 7B68     		ldr	r3, [r7, #4]
 1376 000c 104A     		ldr	r2, .L77
 1377 000e 9342     		cmp	r3, r2
 1378 0010 02D8     		bhi	.L72
1074:./Library/stm32f4xx_dma.c ****   {
1075:./Library/stm32f4xx_dma.c ****     /* DMAy_Streamx belongs to DMA1 */
1076:./Library/stm32f4xx_dma.c ****     DMAy = DMA1; 
 1379              		.loc 1 1076 10
 1380 0012 104B     		ldr	r3, .L77+4
 1381 0014 FB60     		str	r3, [r7, #12]
 1382 0016 01E0     		b	.L73
 1383              	.L72:
1077:./Library/stm32f4xx_dma.c ****   } 
1078:./Library/stm32f4xx_dma.c ****   else 
1079:./Library/stm32f4xx_dma.c ****   {
1080:./Library/stm32f4xx_dma.c ****     /* DMAy_Streamx belongs to DMA2 */
1081:./Library/stm32f4xx_dma.c ****     DMAy = DMA2; 
 1384              		.loc 1 1081 10
 1385 0018 0F4B     		ldr	r3, .L77+8
 1386 001a FB60     		str	r3, [r7, #12]
 1387              	.L73:
1082:./Library/stm32f4xx_dma.c ****   }
1083:./Library/stm32f4xx_dma.c **** 
1084:./Library/stm32f4xx_dma.c ****   /* Check if LIFCR or HIFCR register is targeted */
1085:./Library/stm32f4xx_dma.c ****   if ((DMA_FLAG & HIGH_ISR_MASK) != (uint32_t)RESET)
 1388              		.loc 1 1085 17
 1389 001c 3B68     		ldr	r3, [r7]
 1390 001e 03F00053 		and	r3, r3, #536870912
 1391              		.loc 1 1085 6
 1392 0022 002B     		cmp	r3, #0
 1393 0024 07D0     		beq	.L74
1086:./Library/stm32f4xx_dma.c ****   {
1087:./Library/stm32f4xx_dma.c ****     /* Set DMAy HIFCR register clear flag bits */
1088:./Library/stm32f4xx_dma.c ****     DMAy->HIFCR = (uint32_t)(DMA_FLAG & RESERVED_MASK);
 1394              		.loc 1 1088 19
 1395 0026 3B68     		ldr	r3, [r7]
 1396 0028 23F0F023 		bic	r3, r3, #-268374016
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//ccBj3yz8.s 			page 45


 1397 002c 23F08213 		bic	r3, r3, #8519810
 1398              		.loc 1 1088 17
 1399 0030 FA68     		ldr	r2, [r7, #12]
 1400 0032 D360     		str	r3, [r2, #12]
1089:./Library/stm32f4xx_dma.c ****   }
1090:./Library/stm32f4xx_dma.c ****   else 
1091:./Library/stm32f4xx_dma.c ****   {
1092:./Library/stm32f4xx_dma.c ****     /* Set DMAy LIFCR register clear flag bits */
1093:./Library/stm32f4xx_dma.c ****     DMAy->LIFCR = (uint32_t)(DMA_FLAG & RESERVED_MASK);
1094:./Library/stm32f4xx_dma.c ****   }    
1095:./Library/stm32f4xx_dma.c **** }
 1401              		.loc 1 1095 1
 1402 0034 06E0     		b	.L76
 1403              	.L74:
1093:./Library/stm32f4xx_dma.c ****   }    
 1404              		.loc 1 1093 19
 1405 0036 3B68     		ldr	r3, [r7]
 1406 0038 23F0F023 		bic	r3, r3, #-268374016
 1407 003c 23F08213 		bic	r3, r3, #8519810
1093:./Library/stm32f4xx_dma.c ****   }    
 1408              		.loc 1 1093 17
 1409 0040 FA68     		ldr	r2, [r7, #12]
 1410 0042 9360     		str	r3, [r2, #8]
 1411              	.L76:
 1412              		.loc 1 1095 1
 1413 0044 00BF     		nop
 1414 0046 1437     		adds	r7, r7, #20
 1415              	.LCFI93:
 1416              		.cfi_def_cfa_offset 4
 1417 0048 BD46     		mov	sp, r7
 1418              	.LCFI94:
 1419              		.cfi_def_cfa_register 13
 1420              		@ sp needed
 1421 004a 5DF8047B 		ldr	r7, [sp], #4
 1422              	.LCFI95:
 1423              		.cfi_restore 7
 1424              		.cfi_def_cfa_offset 0
 1425 004e 7047     		bx	lr
 1426              	.L78:
 1427              		.align	2
 1428              	.L77:
 1429 0050 0F640240 		.word	1073898511
 1430 0054 00600240 		.word	1073897472
 1431 0058 00640240 		.word	1073898496
 1432              		.cfi_endproc
 1433              	.LFE138:
 1435              		.section	.text.DMA_ITConfig,"ax",%progbits
 1436              		.align	1
 1437              		.global	DMA_ITConfig
 1438              		.syntax unified
 1439              		.thumb
 1440              		.thumb_func
 1442              	DMA_ITConfig:
 1443              	.LFB139:
1096:./Library/stm32f4xx_dma.c **** 
1097:./Library/stm32f4xx_dma.c **** /**
1098:./Library/stm32f4xx_dma.c ****   * @brief  Enables or disables the specified DMAy Streamx interrupts.
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//ccBj3yz8.s 			page 46


1099:./Library/stm32f4xx_dma.c ****   * @param  DMAy_Streamx: where y can be 1 or 2 to select the DMA and x can be 0
1100:./Library/stm32f4xx_dma.c ****   *          to 7 to select the DMA Stream.
1101:./Library/stm32f4xx_dma.c ****   * @param DMA_IT: specifies the DMA interrupt sources to be enabled or disabled. 
1102:./Library/stm32f4xx_dma.c ****   *          This parameter can be any combination of the following values:
1103:./Library/stm32f4xx_dma.c ****   *            @arg DMA_IT_TC:  Transfer complete interrupt mask
1104:./Library/stm32f4xx_dma.c ****   *            @arg DMA_IT_HT:  Half transfer complete interrupt mask
1105:./Library/stm32f4xx_dma.c ****   *            @arg DMA_IT_TE:  Transfer error interrupt mask
1106:./Library/stm32f4xx_dma.c ****   *            @arg DMA_IT_FE:  FIFO error interrupt mask
1107:./Library/stm32f4xx_dma.c ****   * @param  NewState: new state of the specified DMA interrupts.
1108:./Library/stm32f4xx_dma.c ****   *          This parameter can be: ENABLE or DISABLE.
1109:./Library/stm32f4xx_dma.c ****   * @retval None
1110:./Library/stm32f4xx_dma.c ****   */
1111:./Library/stm32f4xx_dma.c **** void DMA_ITConfig(DMA_Stream_TypeDef* DMAy_Streamx, uint32_t DMA_IT, FunctionalState NewState)
1112:./Library/stm32f4xx_dma.c **** {
 1444              		.loc 1 1112 1
 1445              		.cfi_startproc
 1446              		@ args = 0, pretend = 0, frame = 16
 1447              		@ frame_needed = 1, uses_anonymous_args = 0
 1448              		@ link register save eliminated.
 1449 0000 80B4     		push	{r7}
 1450              	.LCFI96:
 1451              		.cfi_def_cfa_offset 4
 1452              		.cfi_offset 7, -4
 1453 0002 85B0     		sub	sp, sp, #20
 1454              	.LCFI97:
 1455              		.cfi_def_cfa_offset 24
 1456 0004 00AF     		add	r7, sp, #0
 1457              	.LCFI98:
 1458              		.cfi_def_cfa_register 7
 1459 0006 F860     		str	r0, [r7, #12]
 1460 0008 B960     		str	r1, [r7, #8]
 1461 000a 1346     		mov	r3, r2
 1462 000c FB71     		strb	r3, [r7, #7]
1113:./Library/stm32f4xx_dma.c ****   /* Check the parameters */
1114:./Library/stm32f4xx_dma.c ****   assert_param(IS_DMA_ALL_PERIPH(DMAy_Streamx));
1115:./Library/stm32f4xx_dma.c ****   assert_param(IS_DMA_CONFIG_IT(DMA_IT));
1116:./Library/stm32f4xx_dma.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
1117:./Library/stm32f4xx_dma.c **** 
1118:./Library/stm32f4xx_dma.c ****   /* Check if the DMA_IT parameter contains a FIFO interrupt */
1119:./Library/stm32f4xx_dma.c ****   if ((DMA_IT & DMA_IT_FE) != 0)
 1463              		.loc 1 1119 15
 1464 000e BB68     		ldr	r3, [r7, #8]
 1465 0010 03F08003 		and	r3, r3, #128
 1466              		.loc 1 1119 6
 1467 0014 002B     		cmp	r3, #0
 1468 0016 0FD0     		beq	.L80
1120:./Library/stm32f4xx_dma.c ****   {
1121:./Library/stm32f4xx_dma.c ****     if (NewState != DISABLE)
 1469              		.loc 1 1121 8
 1470 0018 FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 1471 001a 002B     		cmp	r3, #0
 1472 001c 06D0     		beq	.L81
1122:./Library/stm32f4xx_dma.c ****     {
1123:./Library/stm32f4xx_dma.c ****       /* Enable the selected DMA FIFO interrupts */
1124:./Library/stm32f4xx_dma.c ****       DMAy_Streamx->FCR |= (uint32_t)DMA_IT_FE;
 1473              		.loc 1 1124 25
 1474 001e FB68     		ldr	r3, [r7, #12]
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//ccBj3yz8.s 			page 47


 1475 0020 5B69     		ldr	r3, [r3, #20]
 1476 0022 43F08002 		orr	r2, r3, #128
 1477 0026 FB68     		ldr	r3, [r7, #12]
 1478 0028 5A61     		str	r2, [r3, #20]
 1479 002a 05E0     		b	.L80
 1480              	.L81:
1125:./Library/stm32f4xx_dma.c ****     }    
1126:./Library/stm32f4xx_dma.c ****     else 
1127:./Library/stm32f4xx_dma.c ****     {
1128:./Library/stm32f4xx_dma.c ****       /* Disable the selected DMA FIFO interrupts */
1129:./Library/stm32f4xx_dma.c ****       DMAy_Streamx->FCR &= ~(uint32_t)DMA_IT_FE;  
 1481              		.loc 1 1129 25
 1482 002c FB68     		ldr	r3, [r7, #12]
 1483 002e 5B69     		ldr	r3, [r3, #20]
 1484 0030 23F08002 		bic	r2, r3, #128
 1485 0034 FB68     		ldr	r3, [r7, #12]
 1486 0036 5A61     		str	r2, [r3, #20]
 1487              	.L80:
1130:./Library/stm32f4xx_dma.c ****     }
1131:./Library/stm32f4xx_dma.c ****   }
1132:./Library/stm32f4xx_dma.c **** 
1133:./Library/stm32f4xx_dma.c ****   /* Check if the DMA_IT parameter contains a Transfer interrupt */
1134:./Library/stm32f4xx_dma.c ****   if (DMA_IT != DMA_IT_FE)
 1488              		.loc 1 1134 6
 1489 0038 BB68     		ldr	r3, [r7, #8]
 1490 003a 802B     		cmp	r3, #128
 1491 003c 14D0     		beq	.L84
1135:./Library/stm32f4xx_dma.c ****   {
1136:./Library/stm32f4xx_dma.c ****     if (NewState != DISABLE)
 1492              		.loc 1 1136 8
 1493 003e FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 1494 0040 002B     		cmp	r3, #0
 1495 0042 08D0     		beq	.L83
1137:./Library/stm32f4xx_dma.c ****     {
1138:./Library/stm32f4xx_dma.c ****       /* Enable the selected DMA transfer interrupts */
1139:./Library/stm32f4xx_dma.c ****       DMAy_Streamx->CR |= (uint32_t)(DMA_IT  & TRANSFER_IT_ENABLE_MASK);
 1496              		.loc 1 1139 24
 1497 0044 FB68     		ldr	r3, [r7, #12]
 1498 0046 1A68     		ldr	r2, [r3]
 1499              		.loc 1 1139 27
 1500 0048 BB68     		ldr	r3, [r7, #8]
 1501 004a 03F01E03 		and	r3, r3, #30
 1502              		.loc 1 1139 24
 1503 004e 1A43     		orrs	r2, r2, r3
 1504 0050 FB68     		ldr	r3, [r7, #12]
 1505 0052 1A60     		str	r2, [r3]
1140:./Library/stm32f4xx_dma.c ****     }
1141:./Library/stm32f4xx_dma.c ****     else
1142:./Library/stm32f4xx_dma.c ****     {
1143:./Library/stm32f4xx_dma.c ****       /* Disable the selected DMA transfer interrupts */
1144:./Library/stm32f4xx_dma.c ****       DMAy_Streamx->CR &= ~(uint32_t)(DMA_IT & TRANSFER_IT_ENABLE_MASK);
1145:./Library/stm32f4xx_dma.c ****     }    
1146:./Library/stm32f4xx_dma.c ****   }
1147:./Library/stm32f4xx_dma.c **** }
 1506              		.loc 1 1147 1
 1507 0054 08E0     		b	.L84
 1508              	.L83:
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//ccBj3yz8.s 			page 48


1144:./Library/stm32f4xx_dma.c ****     }    
 1509              		.loc 1 1144 24
 1510 0056 FB68     		ldr	r3, [r7, #12]
 1511 0058 1A68     		ldr	r2, [r3]
1144:./Library/stm32f4xx_dma.c ****     }    
 1512              		.loc 1 1144 28
 1513 005a BB68     		ldr	r3, [r7, #8]
 1514 005c 03F01E03 		and	r3, r3, #30
1144:./Library/stm32f4xx_dma.c ****     }    
 1515              		.loc 1 1144 27
 1516 0060 DB43     		mvns	r3, r3
1144:./Library/stm32f4xx_dma.c ****     }    
 1517              		.loc 1 1144 24
 1518 0062 1A40     		ands	r2, r2, r3
 1519 0064 FB68     		ldr	r3, [r7, #12]
 1520 0066 1A60     		str	r2, [r3]
 1521              	.L84:
 1522              		.loc 1 1147 1
 1523 0068 00BF     		nop
 1524 006a 1437     		adds	r7, r7, #20
 1525              	.LCFI99:
 1526              		.cfi_def_cfa_offset 4
 1527 006c BD46     		mov	sp, r7
 1528              	.LCFI100:
 1529              		.cfi_def_cfa_register 13
 1530              		@ sp needed
 1531 006e 5DF8047B 		ldr	r7, [sp], #4
 1532              	.LCFI101:
 1533              		.cfi_restore 7
 1534              		.cfi_def_cfa_offset 0
 1535 0072 7047     		bx	lr
 1536              		.cfi_endproc
 1537              	.LFE139:
 1539              		.section	.text.DMA_GetITStatus,"ax",%progbits
 1540              		.align	1
 1541              		.global	DMA_GetITStatus
 1542              		.syntax unified
 1543              		.thumb
 1544              		.thumb_func
 1546              	DMA_GetITStatus:
 1547              	.LFB140:
1148:./Library/stm32f4xx_dma.c **** 
1149:./Library/stm32f4xx_dma.c **** /**
1150:./Library/stm32f4xx_dma.c ****   * @brief  Checks whether the specified DMAy Streamx interrupt has occurred or not.
1151:./Library/stm32f4xx_dma.c ****   * @param  DMAy_Streamx: where y can be 1 or 2 to select the DMA and x can be 0
1152:./Library/stm32f4xx_dma.c ****   *          to 7 to select the DMA Stream.
1153:./Library/stm32f4xx_dma.c ****   * @param  DMA_IT: specifies the DMA interrupt source to check.
1154:./Library/stm32f4xx_dma.c ****   *          This parameter can be one of the following values:
1155:./Library/stm32f4xx_dma.c ****   *            @arg DMA_IT_TCIFx:  Streamx transfer complete interrupt
1156:./Library/stm32f4xx_dma.c ****   *            @arg DMA_IT_HTIFx:  Streamx half transfer complete interrupt
1157:./Library/stm32f4xx_dma.c ****   *            @arg DMA_IT_TEIFx:  Streamx transfer error interrupt
1158:./Library/stm32f4xx_dma.c ****   *            @arg DMA_IT_DMEIFx: Streamx direct mode error interrupt
1159:./Library/stm32f4xx_dma.c ****   *            @arg DMA_IT_FEIFx:  Streamx FIFO error interrupt
1160:./Library/stm32f4xx_dma.c ****   *         Where x can be 0 to 7 to select the DMA Stream.
1161:./Library/stm32f4xx_dma.c ****   * @retval The new state of DMA_IT (SET or RESET).
1162:./Library/stm32f4xx_dma.c ****   */
1163:./Library/stm32f4xx_dma.c **** ITStatus DMA_GetITStatus(DMA_Stream_TypeDef* DMAy_Streamx, uint32_t DMA_IT)
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//ccBj3yz8.s 			page 49


1164:./Library/stm32f4xx_dma.c **** {
 1548              		.loc 1 1164 1
 1549              		.cfi_startproc
 1550              		@ args = 0, pretend = 0, frame = 24
 1551              		@ frame_needed = 1, uses_anonymous_args = 0
 1552              		@ link register save eliminated.
 1553 0000 80B4     		push	{r7}
 1554              	.LCFI102:
 1555              		.cfi_def_cfa_offset 4
 1556              		.cfi_offset 7, -4
 1557 0002 87B0     		sub	sp, sp, #28
 1558              	.LCFI103:
 1559              		.cfi_def_cfa_offset 32
 1560 0004 00AF     		add	r7, sp, #0
 1561              	.LCFI104:
 1562              		.cfi_def_cfa_register 7
 1563 0006 7860     		str	r0, [r7, #4]
 1564 0008 3960     		str	r1, [r7]
1165:./Library/stm32f4xx_dma.c ****   ITStatus bitstatus = RESET;
 1565              		.loc 1 1165 12
 1566 000a 0023     		movs	r3, #0
 1567 000c FB75     		strb	r3, [r7, #23]
1166:./Library/stm32f4xx_dma.c ****   DMA_TypeDef* DMAy;
1167:./Library/stm32f4xx_dma.c ****   uint32_t tmpreg = 0, enablestatus = 0;
 1568              		.loc 1 1167 12
 1569 000e 0023     		movs	r3, #0
 1570 0010 FB60     		str	r3, [r7, #12]
 1571              		.loc 1 1167 24
 1572 0012 0023     		movs	r3, #0
 1573 0014 BB60     		str	r3, [r7, #8]
1168:./Library/stm32f4xx_dma.c **** 
1169:./Library/stm32f4xx_dma.c ****   /* Check the parameters */
1170:./Library/stm32f4xx_dma.c ****   assert_param(IS_DMA_ALL_PERIPH(DMAy_Streamx));
1171:./Library/stm32f4xx_dma.c ****   assert_param(IS_DMA_GET_IT(DMA_IT));
1172:./Library/stm32f4xx_dma.c ****  
1173:./Library/stm32f4xx_dma.c ****   /* Determine the DMA to which belongs the stream */
1174:./Library/stm32f4xx_dma.c ****   if (DMAy_Streamx < DMA2_Stream0)
 1574              		.loc 1 1174 6
 1575 0016 7B68     		ldr	r3, [r7, #4]
 1576 0018 224A     		ldr	r2, .L95
 1577 001a 9342     		cmp	r3, r2
 1578 001c 02D8     		bhi	.L86
1175:./Library/stm32f4xx_dma.c ****   {
1176:./Library/stm32f4xx_dma.c ****     /* DMAy_Streamx belongs to DMA1 */
1177:./Library/stm32f4xx_dma.c ****     DMAy = DMA1; 
 1579              		.loc 1 1177 10
 1580 001e 224B     		ldr	r3, .L95+4
 1581 0020 3B61     		str	r3, [r7, #16]
 1582 0022 01E0     		b	.L87
 1583              	.L86:
1178:./Library/stm32f4xx_dma.c ****   } 
1179:./Library/stm32f4xx_dma.c ****   else 
1180:./Library/stm32f4xx_dma.c ****   {
1181:./Library/stm32f4xx_dma.c ****     /* DMAy_Streamx belongs to DMA2 */
1182:./Library/stm32f4xx_dma.c ****     DMAy = DMA2; 
 1584              		.loc 1 1182 10
 1585 0024 214B     		ldr	r3, .L95+8
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//ccBj3yz8.s 			page 50


 1586 0026 3B61     		str	r3, [r7, #16]
 1587              	.L87:
1183:./Library/stm32f4xx_dma.c ****   }
1184:./Library/stm32f4xx_dma.c **** 
1185:./Library/stm32f4xx_dma.c ****   /* Check if the interrupt enable bit is in the CR or FCR register */
1186:./Library/stm32f4xx_dma.c ****   if ((DMA_IT & TRANSFER_IT_MASK) != (uint32_t)RESET)
 1588              		.loc 1 1186 15
 1589 0028 3B68     		ldr	r3, [r7]
 1590 002a 23F0F023 		bic	r3, r3, #-268374016
 1591 002e 23F0C313 		bic	r3, r3, #12779715
 1592              		.loc 1 1186 6
 1593 0032 002B     		cmp	r3, #0
 1594 0034 0AD0     		beq	.L88
1187:./Library/stm32f4xx_dma.c ****   {
1188:./Library/stm32f4xx_dma.c ****     /* Get the interrupt enable position mask in CR register */
1189:./Library/stm32f4xx_dma.c ****     tmpreg = (uint32_t)((DMA_IT >> 11) & TRANSFER_IT_ENABLE_MASK);   
 1595              		.loc 1 1189 33
 1596 0036 3B68     		ldr	r3, [r7]
 1597 0038 DB0A     		lsrs	r3, r3, #11
 1598              		.loc 1 1189 12
 1599 003a 03F01E03 		and	r3, r3, #30
 1600 003e FB60     		str	r3, [r7, #12]
1190:./Library/stm32f4xx_dma.c ****     
1191:./Library/stm32f4xx_dma.c ****     /* Check the enable bit in CR register */
1192:./Library/stm32f4xx_dma.c ****     enablestatus = (uint32_t)(DMAy_Streamx->CR & tmpreg);
 1601              		.loc 1 1192 43
 1602 0040 7B68     		ldr	r3, [r7, #4]
 1603 0042 1B68     		ldr	r3, [r3]
 1604              		.loc 1 1192 18
 1605 0044 FA68     		ldr	r2, [r7, #12]
 1606 0046 1340     		ands	r3, r3, r2
 1607 0048 BB60     		str	r3, [r7, #8]
 1608 004a 04E0     		b	.L89
 1609              	.L88:
1193:./Library/stm32f4xx_dma.c ****   }
1194:./Library/stm32f4xx_dma.c ****   else 
1195:./Library/stm32f4xx_dma.c ****   {
1196:./Library/stm32f4xx_dma.c ****     /* Check the enable bit in FCR register */
1197:./Library/stm32f4xx_dma.c ****     enablestatus = (uint32_t)(DMAy_Streamx->FCR & DMA_IT_FE); 
 1610              		.loc 1 1197 43
 1611 004c 7B68     		ldr	r3, [r7, #4]
 1612 004e 5B69     		ldr	r3, [r3, #20]
 1613              		.loc 1 1197 18
 1614 0050 03F08003 		and	r3, r3, #128
 1615 0054 BB60     		str	r3, [r7, #8]
 1616              	.L89:
1198:./Library/stm32f4xx_dma.c ****   }
1199:./Library/stm32f4xx_dma.c ****  
1200:./Library/stm32f4xx_dma.c ****   /* Check if the interrupt pending flag is in LISR or HISR */
1201:./Library/stm32f4xx_dma.c ****   if ((DMA_IT & HIGH_ISR_MASK) != (uint32_t)RESET)
 1617              		.loc 1 1201 15
 1618 0056 3B68     		ldr	r3, [r7]
 1619 0058 03F00053 		and	r3, r3, #536870912
 1620              		.loc 1 1201 6
 1621 005c 002B     		cmp	r3, #0
 1622 005e 03D0     		beq	.L90
1202:./Library/stm32f4xx_dma.c ****   {
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//ccBj3yz8.s 			page 51


1203:./Library/stm32f4xx_dma.c ****     /* Get DMAy HISR register value */
1204:./Library/stm32f4xx_dma.c ****     tmpreg = DMAy->HISR ;
 1623              		.loc 1 1204 12
 1624 0060 3B69     		ldr	r3, [r7, #16]
 1625 0062 5B68     		ldr	r3, [r3, #4]
 1626 0064 FB60     		str	r3, [r7, #12]
 1627 0066 02E0     		b	.L91
 1628              	.L90:
1205:./Library/stm32f4xx_dma.c ****   }
1206:./Library/stm32f4xx_dma.c ****   else
1207:./Library/stm32f4xx_dma.c ****   {
1208:./Library/stm32f4xx_dma.c ****     /* Get DMAy LISR register value */
1209:./Library/stm32f4xx_dma.c ****     tmpreg = DMAy->LISR ;
 1629              		.loc 1 1209 12
 1630 0068 3B69     		ldr	r3, [r7, #16]
 1631 006a 1B68     		ldr	r3, [r3]
 1632 006c FB60     		str	r3, [r7, #12]
 1633              	.L91:
1210:./Library/stm32f4xx_dma.c ****   } 
1211:./Library/stm32f4xx_dma.c **** 
1212:./Library/stm32f4xx_dma.c ****   /* mask all reserved bits */
1213:./Library/stm32f4xx_dma.c ****   tmpreg &= (uint32_t)RESERVED_MASK;
 1634              		.loc 1 1213 10
 1635 006e FB68     		ldr	r3, [r7, #12]
 1636 0070 23F0F023 		bic	r3, r3, #-268374016
 1637 0074 23F08213 		bic	r3, r3, #8519810
 1638 0078 FB60     		str	r3, [r7, #12]
1214:./Library/stm32f4xx_dma.c **** 
1215:./Library/stm32f4xx_dma.c ****   /* Check the status of the specified DMA interrupt */
1216:./Library/stm32f4xx_dma.c ****   if (((tmpreg & DMA_IT) != (uint32_t)RESET) && (enablestatus != (uint32_t)RESET))
 1639              		.loc 1 1216 16
 1640 007a FA68     		ldr	r2, [r7, #12]
 1641 007c 3B68     		ldr	r3, [r7]
 1642 007e 1340     		ands	r3, r3, r2
 1643              		.loc 1 1216 6
 1644 0080 002B     		cmp	r3, #0
 1645 0082 05D0     		beq	.L92
 1646              		.loc 1 1216 46 discriminator 1
 1647 0084 BB68     		ldr	r3, [r7, #8]
 1648 0086 002B     		cmp	r3, #0
 1649 0088 02D0     		beq	.L92
1217:./Library/stm32f4xx_dma.c ****   {
1218:./Library/stm32f4xx_dma.c ****     /* DMA_IT is set */
1219:./Library/stm32f4xx_dma.c ****     bitstatus = SET;
 1650              		.loc 1 1219 15
 1651 008a 0123     		movs	r3, #1
 1652 008c FB75     		strb	r3, [r7, #23]
 1653 008e 01E0     		b	.L93
 1654              	.L92:
1220:./Library/stm32f4xx_dma.c ****   }
1221:./Library/stm32f4xx_dma.c ****   else
1222:./Library/stm32f4xx_dma.c ****   {
1223:./Library/stm32f4xx_dma.c ****     /* DMA_IT is reset */
1224:./Library/stm32f4xx_dma.c ****     bitstatus = RESET;
 1655              		.loc 1 1224 15
 1656 0090 0023     		movs	r3, #0
 1657 0092 FB75     		strb	r3, [r7, #23]
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//ccBj3yz8.s 			page 52


 1658              	.L93:
1225:./Library/stm32f4xx_dma.c ****   }
1226:./Library/stm32f4xx_dma.c **** 
1227:./Library/stm32f4xx_dma.c ****   /* Return the DMA_IT status */
1228:./Library/stm32f4xx_dma.c ****   return  bitstatus;
 1659              		.loc 1 1228 11
 1660 0094 FB7D     		ldrb	r3, [r7, #23]	@ zero_extendqisi2
1229:./Library/stm32f4xx_dma.c **** }
 1661              		.loc 1 1229 1
 1662 0096 1846     		mov	r0, r3
 1663 0098 1C37     		adds	r7, r7, #28
 1664              	.LCFI105:
 1665              		.cfi_def_cfa_offset 4
 1666 009a BD46     		mov	sp, r7
 1667              	.LCFI106:
 1668              		.cfi_def_cfa_register 13
 1669              		@ sp needed
 1670 009c 5DF8047B 		ldr	r7, [sp], #4
 1671              	.LCFI107:
 1672              		.cfi_restore 7
 1673              		.cfi_def_cfa_offset 0
 1674 00a0 7047     		bx	lr
 1675              	.L96:
 1676 00a2 00BF     		.align	2
 1677              	.L95:
 1678 00a4 0F640240 		.word	1073898511
 1679 00a8 00600240 		.word	1073897472
 1680 00ac 00640240 		.word	1073898496
 1681              		.cfi_endproc
 1682              	.LFE140:
 1684              		.section	.text.DMA_ClearITPendingBit,"ax",%progbits
 1685              		.align	1
 1686              		.global	DMA_ClearITPendingBit
 1687              		.syntax unified
 1688              		.thumb
 1689              		.thumb_func
 1691              	DMA_ClearITPendingBit:
 1692              	.LFB141:
1230:./Library/stm32f4xx_dma.c **** 
1231:./Library/stm32f4xx_dma.c **** /**
1232:./Library/stm32f4xx_dma.c ****   * @brief  Clears the DMAy Streamx's interrupt pending bits.
1233:./Library/stm32f4xx_dma.c ****   * @param  DMAy_Streamx: where y can be 1 or 2 to select the DMA and x can be 0
1234:./Library/stm32f4xx_dma.c ****   *          to 7 to select the DMA Stream.
1235:./Library/stm32f4xx_dma.c ****   * @param  DMA_IT: specifies the DMA interrupt pending bit to clear.
1236:./Library/stm32f4xx_dma.c ****   *          This parameter can be any combination of the following values:
1237:./Library/stm32f4xx_dma.c ****   *            @arg DMA_IT_TCIFx:  Streamx transfer complete interrupt
1238:./Library/stm32f4xx_dma.c ****   *            @arg DMA_IT_HTIFx:  Streamx half transfer complete interrupt
1239:./Library/stm32f4xx_dma.c ****   *            @arg DMA_IT_TEIFx:  Streamx transfer error interrupt
1240:./Library/stm32f4xx_dma.c ****   *            @arg DMA_IT_DMEIFx: Streamx direct mode error interrupt
1241:./Library/stm32f4xx_dma.c ****   *            @arg DMA_IT_FEIFx:  Streamx FIFO error interrupt
1242:./Library/stm32f4xx_dma.c ****   *         Where x can be 0 to 7 to select the DMA Stream.
1243:./Library/stm32f4xx_dma.c ****   * @retval None
1244:./Library/stm32f4xx_dma.c ****   */
1245:./Library/stm32f4xx_dma.c **** void DMA_ClearITPendingBit(DMA_Stream_TypeDef* DMAy_Streamx, uint32_t DMA_IT)
1246:./Library/stm32f4xx_dma.c **** {
 1693              		.loc 1 1246 1
 1694              		.cfi_startproc
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//ccBj3yz8.s 			page 53


 1695              		@ args = 0, pretend = 0, frame = 16
 1696              		@ frame_needed = 1, uses_anonymous_args = 0
 1697              		@ link register save eliminated.
 1698 0000 80B4     		push	{r7}
 1699              	.LCFI108:
 1700              		.cfi_def_cfa_offset 4
 1701              		.cfi_offset 7, -4
 1702 0002 85B0     		sub	sp, sp, #20
 1703              	.LCFI109:
 1704              		.cfi_def_cfa_offset 24
 1705 0004 00AF     		add	r7, sp, #0
 1706              	.LCFI110:
 1707              		.cfi_def_cfa_register 7
 1708 0006 7860     		str	r0, [r7, #4]
 1709 0008 3960     		str	r1, [r7]
1247:./Library/stm32f4xx_dma.c ****   DMA_TypeDef* DMAy;
1248:./Library/stm32f4xx_dma.c **** 
1249:./Library/stm32f4xx_dma.c ****   /* Check the parameters */
1250:./Library/stm32f4xx_dma.c ****   assert_param(IS_DMA_ALL_PERIPH(DMAy_Streamx));
1251:./Library/stm32f4xx_dma.c ****   assert_param(IS_DMA_CLEAR_IT(DMA_IT));
1252:./Library/stm32f4xx_dma.c **** 
1253:./Library/stm32f4xx_dma.c ****   /* Determine the DMA to which belongs the stream */
1254:./Library/stm32f4xx_dma.c ****   if (DMAy_Streamx < DMA2_Stream0)
 1710              		.loc 1 1254 6
 1711 000a 7B68     		ldr	r3, [r7, #4]
 1712 000c 104A     		ldr	r2, .L103
 1713 000e 9342     		cmp	r3, r2
 1714 0010 02D8     		bhi	.L98
1255:./Library/stm32f4xx_dma.c ****   {
1256:./Library/stm32f4xx_dma.c ****     /* DMAy_Streamx belongs to DMA1 */
1257:./Library/stm32f4xx_dma.c ****     DMAy = DMA1; 
 1715              		.loc 1 1257 10
 1716 0012 104B     		ldr	r3, .L103+4
 1717 0014 FB60     		str	r3, [r7, #12]
 1718 0016 01E0     		b	.L99
 1719              	.L98:
1258:./Library/stm32f4xx_dma.c ****   } 
1259:./Library/stm32f4xx_dma.c ****   else 
1260:./Library/stm32f4xx_dma.c ****   {
1261:./Library/stm32f4xx_dma.c ****     /* DMAy_Streamx belongs to DMA2 */
1262:./Library/stm32f4xx_dma.c ****     DMAy = DMA2; 
 1720              		.loc 1 1262 10
 1721 0018 0F4B     		ldr	r3, .L103+8
 1722 001a FB60     		str	r3, [r7, #12]
 1723              	.L99:
1263:./Library/stm32f4xx_dma.c ****   }
1264:./Library/stm32f4xx_dma.c **** 
1265:./Library/stm32f4xx_dma.c ****   /* Check if LIFCR or HIFCR register is targeted */
1266:./Library/stm32f4xx_dma.c ****   if ((DMA_IT & HIGH_ISR_MASK) != (uint32_t)RESET)
 1724              		.loc 1 1266 15
 1725 001c 3B68     		ldr	r3, [r7]
 1726 001e 03F00053 		and	r3, r3, #536870912
 1727              		.loc 1 1266 6
 1728 0022 002B     		cmp	r3, #0
 1729 0024 07D0     		beq	.L100
1267:./Library/stm32f4xx_dma.c ****   {
1268:./Library/stm32f4xx_dma.c ****     /* Set DMAy HIFCR register clear interrupt bits */
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//ccBj3yz8.s 			page 54


1269:./Library/stm32f4xx_dma.c ****     DMAy->HIFCR = (uint32_t)(DMA_IT & RESERVED_MASK);
 1730              		.loc 1 1269 19
 1731 0026 3B68     		ldr	r3, [r7]
 1732 0028 23F0F023 		bic	r3, r3, #-268374016
 1733 002c 23F08213 		bic	r3, r3, #8519810
 1734              		.loc 1 1269 17
 1735 0030 FA68     		ldr	r2, [r7, #12]
 1736 0032 D360     		str	r3, [r2, #12]
1270:./Library/stm32f4xx_dma.c ****   }
1271:./Library/stm32f4xx_dma.c ****   else 
1272:./Library/stm32f4xx_dma.c ****   {
1273:./Library/stm32f4xx_dma.c ****     /* Set DMAy LIFCR register clear interrupt bits */
1274:./Library/stm32f4xx_dma.c ****     DMAy->LIFCR = (uint32_t)(DMA_IT & RESERVED_MASK);
1275:./Library/stm32f4xx_dma.c ****   }   
1276:./Library/stm32f4xx_dma.c **** }
 1737              		.loc 1 1276 1
 1738 0034 06E0     		b	.L102
 1739              	.L100:
1274:./Library/stm32f4xx_dma.c ****   }   
 1740              		.loc 1 1274 19
 1741 0036 3B68     		ldr	r3, [r7]
 1742 0038 23F0F023 		bic	r3, r3, #-268374016
 1743 003c 23F08213 		bic	r3, r3, #8519810
1274:./Library/stm32f4xx_dma.c ****   }   
 1744              		.loc 1 1274 17
 1745 0040 FA68     		ldr	r2, [r7, #12]
 1746 0042 9360     		str	r3, [r2, #8]
 1747              	.L102:
 1748              		.loc 1 1276 1
 1749 0044 00BF     		nop
 1750 0046 1437     		adds	r7, r7, #20
 1751              	.LCFI111:
 1752              		.cfi_def_cfa_offset 4
 1753 0048 BD46     		mov	sp, r7
 1754              	.LCFI112:
 1755              		.cfi_def_cfa_register 13
 1756              		@ sp needed
 1757 004a 5DF8047B 		ldr	r7, [sp], #4
 1758              	.LCFI113:
 1759              		.cfi_restore 7
 1760              		.cfi_def_cfa_offset 0
 1761 004e 7047     		bx	lr
 1762              	.L104:
 1763              		.align	2
 1764              	.L103:
 1765 0050 0F640240 		.word	1073898511
 1766 0054 00600240 		.word	1073897472
 1767 0058 00640240 		.word	1073898496
 1768              		.cfi_endproc
 1769              	.LFE141:
 1771              		.text
 1772              	.Letext0:
 1773              		.file 2 "/Applications/ARM/arm-none-eabi/include/machine/_default_types.h"
 1774              		.file 3 "/Applications/ARM/arm-none-eabi/include/sys/_stdint.h"
 1775              		.file 4 "./CORE/stm32f4xx.h"
 1776              		.file 5 "./Library/stm32f4xx_dma.h"
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//ccBj3yz8.s 			page 55


DEFINED SYMBOLS
                            *ABS*:0000000000000000 stm32f4xx_dma.c
/var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//ccBj3yz8.s:20     .text.DMA_DeInit:0000000000000000 $t
/var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//ccBj3yz8.s:26     .text.DMA_DeInit:0000000000000000 DMA_DeInit
/var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//ccBj3yz8.s:298    .text.DMA_DeInit:0000000000000154 $d
/var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//ccBj3yz8.s:323    .text.DMA_Init:0000000000000000 $t
/var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//ccBj3yz8.s:329    .text.DMA_Init:0000000000000000 DMA_Init
/var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//ccBj3yz8.s:475    .text.DMA_Init:00000000000000ac $d
/var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//ccBj3yz8.s:480    .text.DMA_StructInit:0000000000000000 $t
/var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//ccBj3yz8.s:486    .text.DMA_StructInit:0000000000000000 DMA_StructInit
/var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//ccBj3yz8.s:582    .text.DMA_Cmd:0000000000000000 $t
/var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//ccBj3yz8.s:588    .text.DMA_Cmd:0000000000000000 DMA_Cmd
/var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//ccBj3yz8.s:646    .text.DMA_PeriphIncOffsetSizeConfig:0000000000000000 $t
/var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//ccBj3yz8.s:652    .text.DMA_PeriphIncOffsetSizeConfig:0000000000000000 DMA_PeriphIncOffsetSizeConfig
/var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//ccBj3yz8.s:709    .text.DMA_FlowControllerConfig:0000000000000000 $t
/var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//ccBj3yz8.s:715    .text.DMA_FlowControllerConfig:0000000000000000 DMA_FlowControllerConfig
/var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//ccBj3yz8.s:772    .text.DMA_SetCurrDataCounter:0000000000000000 $t
/var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//ccBj3yz8.s:778    .text.DMA_SetCurrDataCounter:0000000000000000 DMA_SetCurrDataCounter
/var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//ccBj3yz8.s:821    .text.DMA_GetCurrDataCounter:0000000000000000 $t
/var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//ccBj3yz8.s:827    .text.DMA_GetCurrDataCounter:0000000000000000 DMA_GetCurrDataCounter
/var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//ccBj3yz8.s:868    .text.DMA_DoubleBufferModeConfig:0000000000000000 $t
/var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//ccBj3yz8.s:874    .text.DMA_DoubleBufferModeConfig:0000000000000000 DMA_DoubleBufferModeConfig
/var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//ccBj3yz8.s:935    .text.DMA_DoubleBufferModeCmd:0000000000000000 $t
/var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//ccBj3yz8.s:941    .text.DMA_DoubleBufferModeCmd:0000000000000000 DMA_DoubleBufferModeCmd
/var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//ccBj3yz8.s:999    .text.DMA_MemoryTargetConfig:0000000000000000 $t
/var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//ccBj3yz8.s:1005   .text.DMA_MemoryTargetConfig:0000000000000000 DMA_MemoryTargetConfig
/var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//ccBj3yz8.s:1059   .text.DMA_GetCurrentMemoryTarget:0000000000000000 $t
/var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//ccBj3yz8.s:1065   .text.DMA_GetCurrentMemoryTarget:0000000000000000 DMA_GetCurrentMemoryTarget
/var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//ccBj3yz8.s:1123   .text.DMA_GetCmdStatus:0000000000000000 $t
/var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//ccBj3yz8.s:1129   .text.DMA_GetCmdStatus:0000000000000000 DMA_GetCmdStatus
/var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//ccBj3yz8.s:1187   .text.DMA_GetFIFOStatus:0000000000000000 $t
/var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//ccBj3yz8.s:1193   .text.DMA_GetFIFOStatus:0000000000000000 DMA_GetFIFOStatus
/var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//ccBj3yz8.s:1240   .text.DMA_GetFlagStatus:0000000000000000 $t
/var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//ccBj3yz8.s:1246   .text.DMA_GetFlagStatus:0000000000000000 DMA_GetFlagStatus
/var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//ccBj3yz8.s:1342   .text.DMA_GetFlagStatus:000000000000006c $d
/var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//ccBj3yz8.s:1349   .text.DMA_ClearFlag:0000000000000000 $t
/var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//ccBj3yz8.s:1355   .text.DMA_ClearFlag:0000000000000000 DMA_ClearFlag
/var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//ccBj3yz8.s:1429   .text.DMA_ClearFlag:0000000000000050 $d
/var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//ccBj3yz8.s:1436   .text.DMA_ITConfig:0000000000000000 $t
/var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//ccBj3yz8.s:1442   .text.DMA_ITConfig:0000000000000000 DMA_ITConfig
/var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//ccBj3yz8.s:1540   .text.DMA_GetITStatus:0000000000000000 $t
/var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//ccBj3yz8.s:1546   .text.DMA_GetITStatus:0000000000000000 DMA_GetITStatus
/var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//ccBj3yz8.s:1678   .text.DMA_GetITStatus:00000000000000a4 $d
/var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//ccBj3yz8.s:1685   .text.DMA_ClearITPendingBit:0000000000000000 $t
/var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//ccBj3yz8.s:1691   .text.DMA_ClearITPendingBit:0000000000000000 DMA_ClearITPendingBit
/var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//ccBj3yz8.s:1765   .text.DMA_ClearITPendingBit:0000000000000050 $d

NO UNDEFINED SYMBOLS
