Design -> it is a simple 4-bit combinational adder.<br>
so, output will be 5-bits.<br>

We are creating a UVM TB for this design.

transaction & sequence are dynamic components, meaning they are created at run time.
