#ifndef __MDSSREG_H__
#define __MDSSREG_H__
/*
===========================================================================
*/
/**
  @file mdssreg.h
  @brief Auto-generated HWIO interface include file.

  This file contains HWIO register definitions for the following modules:
    MDSS_HW
    MDP_SSPP_TOP0
    MDP_SMP_TOP0
    MDP_SSPP_TOP1
    MDP_SMP_TOP1
    MDP_DSPP_TOP0
    MDP_PERIPH_TOP0
    MDP_SSPP_TOP2
    MDP_PERIPH_TOP1
    MDP_CTL_0
    MDP_VP_0_CURSOR_0
    MDP_VP_0_CURSOR_0_SSPP
    MDP_SSPP_IGC_LUT
    MDP_VP_0_VIG_0
    MDP_VP_0_VIG_0_CSC_1
    MDP_VP_0_VIG_0_PA_HIST
    MDP_VP_0_VIG_0_HIST_RAM
    MDP_VP_0_VIG_0_LUTV_RAM
    MDP_VP_0_VIG_0_PA_MEMCOL
    MDP_VP_0_VIG_0_PA_SZONE
    MDP_VP_0_VIG_0_PCC
    MDP_VP_0_VIG_0_QSEED3
    MDP_VP_0_VIG_0_QSEED3_COEF_LUT
    MDP_VP_0_VIG_0_SSPP
    MDP_VP_0_DMA_0
    MDP_VP_0_DMA_0_PCC
    MDP_VP_0_DMA_0_SSPP
    MDP_VP_0_LAYER_0
    MDP_VP_0_LAYER_0_PGC
    MDP_VP_0_DSPP_0
    MDP_VP_0_DSPP_0_GAMUT
    MDP_VP_0_DSPP_0_PA_HIST
    MDP_VP_0_DSPP_0_HIST_RAM
    MDP_VP_0_DSPP_0_LUTV_RAM
    MDP_VP_0_DSPP_0_PA_MEMCOL
    MDP_VP_0_DSPP_0_PA_SZONE
    MDP_VP_0_DSPP_0_PCC
    MDP_VP_0_DSPP_0_PGC
    MDP_DEST_SCALER_0
    MDP_DEST_SCALER_0_DEST_SCL0
    MDP_DEST_SCALER_0_DEST_SCL0_COEF_LUT
    MDP_WB_2
    MDP_INTF_0
    MDP_PP_0
    MDP_PPB_0
    MDP_PPB_0_DITHER
    MDP_ENCR_NS_0
    MDP_ENCR_S_0
    MDP_AADC_0
    MDP_CDM_0
    MDP_CDM_0_CSC_10
    MDP_CDM_0_CDWN2
    MDP_CDM_0_HDMI_PACK
    MDP_DSC_0
    MDP_QDSS
    DP
    DSI_0
    DSI_0_DSI
    DSI_0_PHY
    DSI_0_PHY_DSIPHY_CMN_DSI_COMMON
    DSI_0_PHY_DSIPHY_DLN0_DSI_DATALN
    DSI_0_PHY_DSIPHY_DLN1_DSI_DATALN
    DSI_0_PHY_DSIPHY_DLN2_DSI_DATALN
    DSI_0_PHY_DSIPHY_DLN3_DSI_DATALN
    DSI_0_PHY_DSIPHY_CKLN_DSI_DATALN
    DSI_0_PHY_DSIPHY_PLL_DSI_COM_LITE
    HDMI
    HDMI_PHY
    HDMI_PHY_QSERDES_COM_HDMI_COM
    HDMI_PHY_QSERDES_TX_L0_HDMI_TX
    HDMI_PHY_QSERDES_TX_L1_HDMI_TX
    HDMI_PHY_QSERDES_TX_L2_HDMI_TX
    HDMI_PHY_QSERDES_TX_L3_HDMI_TX
    HDMI_PHY_HDMI_PHY
    ROT
    ROT_QDSS
    ROT_REGDMA
    ROT_REGDMA_CSR
    ROT_REGDMA_RAM
    ROT_ROTTOP
    ROT_SSPP
    ROT_WB
    VBIF
    VBIF_SDE
    VBIF_NRT
    VBIF_NRT_VBIF_ROT
    XPU
    MDSS_SEC
    MDSS_SEC_HDCP_SEC_TZ_ONLY
    MDSS_SEC_HDCP_SEC_TZ_HV
    MDSS_SEC_DSI_0_SEC
    MDSS_SEC_DSI_1_SEC
    MDSS_SEC_DP_HDCP_SEC_TZ_HV
    MDSS_SEC_HDCP_SEC_TZ_HV_HLOS
    MDSS_SEC_DP_HDCP_SEC_TZ_HV_HLOS
    MDSS_SEC_HDCP_SEC_DBG
    MDSS_SEC_DP_HDCP_SEC_DBG

  'Include' filters applied: <none>
  'Exclude' filters applied: RESERVED DUMMY 
*/
/*
  ===========================================================================

  Copyright (c) 2015 Qualcomm Technologies Incorporated.
  All Rights Reserved.
  Qualcomm Confidential and Proprietary

  Export of this technology or software is regulated by the U.S. Government.
  Diversion contrary to U.S. law prohibited.

  All ideas, data and information contained in or disclosed by
  this document are confidential and proprietary information of
  Qualcomm Technologies Incorporated and all rights therein are expressly reserved.
  By accepting this material the recipient agrees that this material
  and the information contained therein are held in confidence and in
  trust and will not be used, copied, reproduced in whole or in part,
  nor its contents revealed in any manner to others without the express
  written permission of Qualcomm Technologies Incorporated.

  ===========================================================================

  $Header: //components/rel/boot.xf/1.4/QcomPkg/Library/HALMDSSLib/mdssreg.h#3 $
  $DateTime: 2016/12/23 01:52:26 $
  $Author: pwbldsvc $

  ===========================================================================
*/

/*----------------------------------------------------------------------------
 * MODULE: MMSS_MDSS_HW
 *--------------------------------------------------------------------------*/

#define MMSS_MDSS_HW_REG_BASE                                                                  (MMSS_MDSS_REG_BASE)

#define HWIO_MMSS_MDSS_HW_HW_VERSION_ADDR                                                      (MMSS_MDSS_HW_REG_BASE      + 0x00000000)
#define HWIO_MMSS_MDSS_HW_HW_VERSION_RMSK                                                      0xffffffff
#define HWIO_MMSS_MDSS_HW_HW_VERSION_IN          \
        in_dword_masked(HWIO_MMSS_MDSS_HW_HW_VERSION_ADDR, HWIO_MMSS_MDSS_HW_HW_VERSION_RMSK)
#define HWIO_MMSS_MDSS_HW_HW_VERSION_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDSS_HW_HW_VERSION_ADDR, m)
#define HWIO_MMSS_MDSS_HW_HW_VERSION_MAJOR_BMSK                                                0xf0000000
#define HWIO_MMSS_MDSS_HW_HW_VERSION_MAJOR_SHFT                                                      0x1c
#define HWIO_MMSS_MDSS_HW_HW_VERSION_MINOR_BMSK                                                 0xfff0000
#define HWIO_MMSS_MDSS_HW_HW_VERSION_MINOR_SHFT                                                      0x10
#define HWIO_MMSS_MDSS_HW_HW_VERSION_STEP_BMSK                                                     0xffff
#define HWIO_MMSS_MDSS_HW_HW_VERSION_STEP_SHFT                                                        0x0

#define HWIO_MMSS_MDSS_HW_MDSS_PHY_PLL_SWI_ACCESS_CTL_ADDR                                     (MMSS_MDSS_HW_REG_BASE      + 0x0000000c)
#define HWIO_MMSS_MDSS_HW_MDSS_PHY_PLL_SWI_ACCESS_CTL_RMSK                                          0x116
#define HWIO_MMSS_MDSS_HW_MDSS_PHY_PLL_SWI_ACCESS_CTL_IN          \
        in_dword_masked(HWIO_MMSS_MDSS_HW_MDSS_PHY_PLL_SWI_ACCESS_CTL_ADDR, HWIO_MMSS_MDSS_HW_MDSS_PHY_PLL_SWI_ACCESS_CTL_RMSK)
#define HWIO_MMSS_MDSS_HW_MDSS_PHY_PLL_SWI_ACCESS_CTL_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDSS_HW_MDSS_PHY_PLL_SWI_ACCESS_CTL_ADDR, m)
#define HWIO_MMSS_MDSS_HW_MDSS_PHY_PLL_SWI_ACCESS_CTL_OUT(v)      \
        out_dword(HWIO_MMSS_MDSS_HW_MDSS_PHY_PLL_SWI_ACCESS_CTL_ADDR,v)
#define HWIO_MMSS_MDSS_HW_MDSS_PHY_PLL_SWI_ACCESS_CTL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDSS_HW_MDSS_PHY_PLL_SWI_ACCESS_CTL_ADDR,m,v,HWIO_MMSS_MDSS_HW_MDSS_PHY_PLL_SWI_ACCESS_CTL_IN)
#define HWIO_MMSS_MDSS_HW_MDSS_PHY_PLL_SWI_ACCESS_CTL_DSI1_PLL_SWI_ACCESS_CTL_BMSK                  0x100
#define HWIO_MMSS_MDSS_HW_MDSS_PHY_PLL_SWI_ACCESS_CTL_DSI1_PLL_SWI_ACCESS_CTL_SHFT                    0x8
#define HWIO_MMSS_MDSS_HW_MDSS_PHY_PLL_SWI_ACCESS_CTL_DSI0_PLL_SWI_ACCESS_CTL_BMSK                   0x10
#define HWIO_MMSS_MDSS_HW_MDSS_PHY_PLL_SWI_ACCESS_CTL_DSI0_PLL_SWI_ACCESS_CTL_SHFT                    0x4
#define HWIO_MMSS_MDSS_HW_MDSS_PHY_PLL_SWI_ACCESS_CTL_HDMIMHL_PLL_SWI_ACCESS_CTL_BMSK                 0x4
#define HWIO_MMSS_MDSS_HW_MDSS_PHY_PLL_SWI_ACCESS_CTL_HDMIMHL_PLL_SWI_ACCESS_CTL_SHFT                 0x2
#define HWIO_MMSS_MDSS_HW_MDSS_PHY_PLL_SWI_ACCESS_CTL_EDP_PLL_SWI_ACCESS_CTL_BMSK                     0x2
#define HWIO_MMSS_MDSS_HW_MDSS_PHY_PLL_SWI_ACCESS_CTL_EDP_PLL_SWI_ACCESS_CTL_SHFT                     0x1

#define HWIO_MMSS_MDSS_HW_INTR_STATUS_ADDR                                                     (MMSS_MDSS_HW_REG_BASE      + 0x00000010)
#define HWIO_MMSS_MDSS_HW_INTR_STATUS_RMSK                                                        0x11135
#define HWIO_MMSS_MDSS_HW_INTR_STATUS_IN          \
        in_dword_masked(HWIO_MMSS_MDSS_HW_INTR_STATUS_ADDR, HWIO_MMSS_MDSS_HW_INTR_STATUS_RMSK)
#define HWIO_MMSS_MDSS_HW_INTR_STATUS_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDSS_HW_INTR_STATUS_ADDR, m)
#define HWIO_MMSS_MDSS_HW_INTR_STATUS_MHL_BMSK                                                    0x10000
#define HWIO_MMSS_MDSS_HW_INTR_STATUS_MHL_SHFT                                                       0x10
#define HWIO_MMSS_MDSS_HW_INTR_STATUS_EDP_BMSK                                                     0x1000
#define HWIO_MMSS_MDSS_HW_INTR_STATUS_EDP_SHFT                                                        0xc
#define HWIO_MMSS_MDSS_HW_INTR_STATUS_HDMI_BMSK                                                     0x100
#define HWIO_MMSS_MDSS_HW_INTR_STATUS_HDMI_SHFT                                                       0x8
#define HWIO_MMSS_MDSS_HW_INTR_STATUS_DSI1_BMSK                                                      0x20
#define HWIO_MMSS_MDSS_HW_INTR_STATUS_DSI1_SHFT                                                       0x5
#define HWIO_MMSS_MDSS_HW_INTR_STATUS_DSI0_BMSK                                                      0x10
#define HWIO_MMSS_MDSS_HW_INTR_STATUS_DSI0_SHFT                                                       0x4
#define HWIO_MMSS_MDSS_HW_INTR_STATUS_ROT_BMSK                                                        0x4
#define HWIO_MMSS_MDSS_HW_INTR_STATUS_ROT_SHFT                                                        0x2
#define HWIO_MMSS_MDSS_HW_INTR_STATUS_MDP_BMSK                                                        0x1
#define HWIO_MMSS_MDSS_HW_INTR_STATUS_MDP_SHFT                                                        0x0

#define HWIO_MMSS_MDSS_HW_MDSS_SCRATCH_REGISTER_0_ADDR                                         (MMSS_MDSS_HW_REG_BASE      + 0x00000014)
#define HWIO_MMSS_MDSS_HW_MDSS_SCRATCH_REGISTER_0_RMSK                                         0xffffffff
#define HWIO_MMSS_MDSS_HW_MDSS_SCRATCH_REGISTER_0_IN          \
        in_dword_masked(HWIO_MMSS_MDSS_HW_MDSS_SCRATCH_REGISTER_0_ADDR, HWIO_MMSS_MDSS_HW_MDSS_SCRATCH_REGISTER_0_RMSK)
#define HWIO_MMSS_MDSS_HW_MDSS_SCRATCH_REGISTER_0_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDSS_HW_MDSS_SCRATCH_REGISTER_0_ADDR, m)
#define HWIO_MMSS_MDSS_HW_MDSS_SCRATCH_REGISTER_0_OUT(v)      \
        out_dword(HWIO_MMSS_MDSS_HW_MDSS_SCRATCH_REGISTER_0_ADDR,v)
#define HWIO_MMSS_MDSS_HW_MDSS_SCRATCH_REGISTER_0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDSS_HW_MDSS_SCRATCH_REGISTER_0_ADDR,m,v,HWIO_MMSS_MDSS_HW_MDSS_SCRATCH_REGISTER_0_IN)
#define HWIO_MMSS_MDSS_HW_MDSS_SCRATCH_REGISTER_0_MDSS_SCRATCH_0_BMSK                          0xffffffff
#define HWIO_MMSS_MDSS_HW_MDSS_SCRATCH_REGISTER_0_MDSS_SCRATCH_0_SHFT                                 0x0

#define HWIO_MMSS_MDSS_HW_MDSS_SCRATCH_REGISTER_1_ADDR                                         (MMSS_MDSS_HW_REG_BASE      + 0x00000018)
#define HWIO_MMSS_MDSS_HW_MDSS_SCRATCH_REGISTER_1_RMSK                                         0xffffffff
#define HWIO_MMSS_MDSS_HW_MDSS_SCRATCH_REGISTER_1_IN          \
        in_dword_masked(HWIO_MMSS_MDSS_HW_MDSS_SCRATCH_REGISTER_1_ADDR, HWIO_MMSS_MDSS_HW_MDSS_SCRATCH_REGISTER_1_RMSK)
#define HWIO_MMSS_MDSS_HW_MDSS_SCRATCH_REGISTER_1_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDSS_HW_MDSS_SCRATCH_REGISTER_1_ADDR, m)
#define HWIO_MMSS_MDSS_HW_MDSS_SCRATCH_REGISTER_1_OUT(v)      \
        out_dword(HWIO_MMSS_MDSS_HW_MDSS_SCRATCH_REGISTER_1_ADDR,v)
#define HWIO_MMSS_MDSS_HW_MDSS_SCRATCH_REGISTER_1_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDSS_HW_MDSS_SCRATCH_REGISTER_1_ADDR,m,v,HWIO_MMSS_MDSS_HW_MDSS_SCRATCH_REGISTER_1_IN)
#define HWIO_MMSS_MDSS_HW_MDSS_SCRATCH_REGISTER_1_MDSS_SCRATCH_1_BMSK                          0xffffffff
#define HWIO_MMSS_MDSS_HW_MDSS_SCRATCH_REGISTER_1_MDSS_SCRATCH_1_SHFT                                 0x0

#define HWIO_MMSS_MDSS_HW_MDSS_SCRATCH_REGISTER_2_ADDR                                         (MMSS_MDSS_HW_REG_BASE      + 0x0000001c)
#define HWIO_MMSS_MDSS_HW_MDSS_SCRATCH_REGISTER_2_RMSK                                         0xffffffff
#define HWIO_MMSS_MDSS_HW_MDSS_SCRATCH_REGISTER_2_IN          \
        in_dword_masked(HWIO_MMSS_MDSS_HW_MDSS_SCRATCH_REGISTER_2_ADDR, HWIO_MMSS_MDSS_HW_MDSS_SCRATCH_REGISTER_2_RMSK)
#define HWIO_MMSS_MDSS_HW_MDSS_SCRATCH_REGISTER_2_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDSS_HW_MDSS_SCRATCH_REGISTER_2_ADDR, m)
#define HWIO_MMSS_MDSS_HW_MDSS_SCRATCH_REGISTER_2_OUT(v)      \
        out_dword(HWIO_MMSS_MDSS_HW_MDSS_SCRATCH_REGISTER_2_ADDR,v)
#define HWIO_MMSS_MDSS_HW_MDSS_SCRATCH_REGISTER_2_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDSS_HW_MDSS_SCRATCH_REGISTER_2_ADDR,m,v,HWIO_MMSS_MDSS_HW_MDSS_SCRATCH_REGISTER_2_IN)
#define HWIO_MMSS_MDSS_HW_MDSS_SCRATCH_REGISTER_2_MDSS_SCRATCH_2_BMSK                          0xffffffff
#define HWIO_MMSS_MDSS_HW_MDSS_SCRATCH_REGISTER_2_MDSS_SCRATCH_2_SHFT                                 0x0

#define HWIO_MMSS_MDSS_HW_MDSS_SCRATCH_REGISTER_3_ADDR                                         (MMSS_MDSS_HW_REG_BASE      + 0x00000020)
#define HWIO_MMSS_MDSS_HW_MDSS_SCRATCH_REGISTER_3_RMSK                                         0xffffffff
#define HWIO_MMSS_MDSS_HW_MDSS_SCRATCH_REGISTER_3_IN          \
        in_dword_masked(HWIO_MMSS_MDSS_HW_MDSS_SCRATCH_REGISTER_3_ADDR, HWIO_MMSS_MDSS_HW_MDSS_SCRATCH_REGISTER_3_RMSK)
#define HWIO_MMSS_MDSS_HW_MDSS_SCRATCH_REGISTER_3_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDSS_HW_MDSS_SCRATCH_REGISTER_3_ADDR, m)
#define HWIO_MMSS_MDSS_HW_MDSS_SCRATCH_REGISTER_3_OUT(v)      \
        out_dword(HWIO_MMSS_MDSS_HW_MDSS_SCRATCH_REGISTER_3_ADDR,v)
#define HWIO_MMSS_MDSS_HW_MDSS_SCRATCH_REGISTER_3_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDSS_HW_MDSS_SCRATCH_REGISTER_3_ADDR,m,v,HWIO_MMSS_MDSS_HW_MDSS_SCRATCH_REGISTER_3_IN)
#define HWIO_MMSS_MDSS_HW_MDSS_SCRATCH_REGISTER_3_MDSS_SCRATCH_3_BMSK                          0xffffffff
#define HWIO_MMSS_MDSS_HW_MDSS_SCRATCH_REGISTER_3_MDSS_SCRATCH_3_SHFT                                 0x0

#define HWIO_MMSS_MDSS_HW_MDSS_SCRATCH_REGISTER_4_ADDR                                         (MMSS_MDSS_HW_REG_BASE      + 0x00000024)
#define HWIO_MMSS_MDSS_HW_MDSS_SCRATCH_REGISTER_4_RMSK                                         0xffffffff
#define HWIO_MMSS_MDSS_HW_MDSS_SCRATCH_REGISTER_4_IN          \
        in_dword_masked(HWIO_MMSS_MDSS_HW_MDSS_SCRATCH_REGISTER_4_ADDR, HWIO_MMSS_MDSS_HW_MDSS_SCRATCH_REGISTER_4_RMSK)
#define HWIO_MMSS_MDSS_HW_MDSS_SCRATCH_REGISTER_4_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDSS_HW_MDSS_SCRATCH_REGISTER_4_ADDR, m)
#define HWIO_MMSS_MDSS_HW_MDSS_SCRATCH_REGISTER_4_OUT(v)      \
        out_dword(HWIO_MMSS_MDSS_HW_MDSS_SCRATCH_REGISTER_4_ADDR,v)
#define HWIO_MMSS_MDSS_HW_MDSS_SCRATCH_REGISTER_4_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDSS_HW_MDSS_SCRATCH_REGISTER_4_ADDR,m,v,HWIO_MMSS_MDSS_HW_MDSS_SCRATCH_REGISTER_4_IN)
#define HWIO_MMSS_MDSS_HW_MDSS_SCRATCH_REGISTER_4_MDSS_SCRATCH_4_BMSK                          0xffffffff
#define HWIO_MMSS_MDSS_HW_MDSS_SCRATCH_REGISTER_4_MDSS_SCRATCH_4_SHFT                                 0x0

#define HWIO_MMSS_MDSS_HW_MDSS_SCRATCH_REGISTER_5_ADDR                                         (MMSS_MDSS_HW_REG_BASE      + 0x00000028)
#define HWIO_MMSS_MDSS_HW_MDSS_SCRATCH_REGISTER_5_RMSK                                         0xffffffff
#define HWIO_MMSS_MDSS_HW_MDSS_SCRATCH_REGISTER_5_IN          \
        in_dword_masked(HWIO_MMSS_MDSS_HW_MDSS_SCRATCH_REGISTER_5_ADDR, HWIO_MMSS_MDSS_HW_MDSS_SCRATCH_REGISTER_5_RMSK)
#define HWIO_MMSS_MDSS_HW_MDSS_SCRATCH_REGISTER_5_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDSS_HW_MDSS_SCRATCH_REGISTER_5_ADDR, m)
#define HWIO_MMSS_MDSS_HW_MDSS_SCRATCH_REGISTER_5_OUT(v)      \
        out_dword(HWIO_MMSS_MDSS_HW_MDSS_SCRATCH_REGISTER_5_ADDR,v)
#define HWIO_MMSS_MDSS_HW_MDSS_SCRATCH_REGISTER_5_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDSS_HW_MDSS_SCRATCH_REGISTER_5_ADDR,m,v,HWIO_MMSS_MDSS_HW_MDSS_SCRATCH_REGISTER_5_IN)
#define HWIO_MMSS_MDSS_HW_MDSS_SCRATCH_REGISTER_5_MDSS_SCRATCH_5_BMSK                          0xffffffff
#define HWIO_MMSS_MDSS_HW_MDSS_SCRATCH_REGISTER_5_MDSS_SCRATCH_5_SHFT                                 0x0

#define HWIO_MMSS_MDSS_HW_MDSS_SCRATCH_REGISTER_6_ADDR                                         (MMSS_MDSS_HW_REG_BASE      + 0x0000002c)
#define HWIO_MMSS_MDSS_HW_MDSS_SCRATCH_REGISTER_6_RMSK                                         0xffffffff
#define HWIO_MMSS_MDSS_HW_MDSS_SCRATCH_REGISTER_6_IN          \
        in_dword_masked(HWIO_MMSS_MDSS_HW_MDSS_SCRATCH_REGISTER_6_ADDR, HWIO_MMSS_MDSS_HW_MDSS_SCRATCH_REGISTER_6_RMSK)
#define HWIO_MMSS_MDSS_HW_MDSS_SCRATCH_REGISTER_6_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDSS_HW_MDSS_SCRATCH_REGISTER_6_ADDR, m)
#define HWIO_MMSS_MDSS_HW_MDSS_SCRATCH_REGISTER_6_OUT(v)      \
        out_dword(HWIO_MMSS_MDSS_HW_MDSS_SCRATCH_REGISTER_6_ADDR,v)
#define HWIO_MMSS_MDSS_HW_MDSS_SCRATCH_REGISTER_6_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDSS_HW_MDSS_SCRATCH_REGISTER_6_ADDR,m,v,HWIO_MMSS_MDSS_HW_MDSS_SCRATCH_REGISTER_6_IN)
#define HWIO_MMSS_MDSS_HW_MDSS_SCRATCH_REGISTER_6_MDSS_SCRATCH_6_BMSK                          0xffffffff
#define HWIO_MMSS_MDSS_HW_MDSS_SCRATCH_REGISTER_6_MDSS_SCRATCH_6_SHFT                                 0x0

#define HWIO_MMSS_MDSS_HW_MDSS_SCRATCH_REGISTER_7_ADDR                                         (MMSS_MDSS_HW_REG_BASE      + 0x00000030)
#define HWIO_MMSS_MDSS_HW_MDSS_SCRATCH_REGISTER_7_RMSK                                         0xffffffff
#define HWIO_MMSS_MDSS_HW_MDSS_SCRATCH_REGISTER_7_IN          \
        in_dword_masked(HWIO_MMSS_MDSS_HW_MDSS_SCRATCH_REGISTER_7_ADDR, HWIO_MMSS_MDSS_HW_MDSS_SCRATCH_REGISTER_7_RMSK)
#define HWIO_MMSS_MDSS_HW_MDSS_SCRATCH_REGISTER_7_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDSS_HW_MDSS_SCRATCH_REGISTER_7_ADDR, m)
#define HWIO_MMSS_MDSS_HW_MDSS_SCRATCH_REGISTER_7_OUT(v)      \
        out_dword(HWIO_MMSS_MDSS_HW_MDSS_SCRATCH_REGISTER_7_ADDR,v)
#define HWIO_MMSS_MDSS_HW_MDSS_SCRATCH_REGISTER_7_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDSS_HW_MDSS_SCRATCH_REGISTER_7_ADDR,m,v,HWIO_MMSS_MDSS_HW_MDSS_SCRATCH_REGISTER_7_IN)
#define HWIO_MMSS_MDSS_HW_MDSS_SCRATCH_REGISTER_7_MDSS_SCRATCH_7_BMSK                          0xffffffff
#define HWIO_MMSS_MDSS_HW_MDSS_SCRATCH_REGISTER_7_MDSS_SCRATCH_7_SHFT                                 0x0

#define HWIO_MMSS_MDSS_HW_MDSS_SCRATCH_REGISTER_8_ADDR                                         (MMSS_MDSS_HW_REG_BASE      + 0x00000034)
#define HWIO_MMSS_MDSS_HW_MDSS_SCRATCH_REGISTER_8_RMSK                                         0xffffffff
#define HWIO_MMSS_MDSS_HW_MDSS_SCRATCH_REGISTER_8_IN          \
        in_dword_masked(HWIO_MMSS_MDSS_HW_MDSS_SCRATCH_REGISTER_8_ADDR, HWIO_MMSS_MDSS_HW_MDSS_SCRATCH_REGISTER_8_RMSK)
#define HWIO_MMSS_MDSS_HW_MDSS_SCRATCH_REGISTER_8_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDSS_HW_MDSS_SCRATCH_REGISTER_8_ADDR, m)
#define HWIO_MMSS_MDSS_HW_MDSS_SCRATCH_REGISTER_8_OUT(v)      \
        out_dword(HWIO_MMSS_MDSS_HW_MDSS_SCRATCH_REGISTER_8_ADDR,v)
#define HWIO_MMSS_MDSS_HW_MDSS_SCRATCH_REGISTER_8_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDSS_HW_MDSS_SCRATCH_REGISTER_8_ADDR,m,v,HWIO_MMSS_MDSS_HW_MDSS_SCRATCH_REGISTER_8_IN)
#define HWIO_MMSS_MDSS_HW_MDSS_SCRATCH_REGISTER_8_MDSS_SCRATCH_8_BMSK                          0xffffffff
#define HWIO_MMSS_MDSS_HW_MDSS_SCRATCH_REGISTER_8_MDSS_SCRATCH_8_SHFT                                 0x0

#define HWIO_MMSS_MDSS_HW_MDSS_SCRATCH_REGISTER_9_ADDR                                         (MMSS_MDSS_HW_REG_BASE      + 0x00000038)
#define HWIO_MMSS_MDSS_HW_MDSS_SCRATCH_REGISTER_9_RMSK                                         0xffffffff
#define HWIO_MMSS_MDSS_HW_MDSS_SCRATCH_REGISTER_9_IN          \
        in_dword_masked(HWIO_MMSS_MDSS_HW_MDSS_SCRATCH_REGISTER_9_ADDR, HWIO_MMSS_MDSS_HW_MDSS_SCRATCH_REGISTER_9_RMSK)
#define HWIO_MMSS_MDSS_HW_MDSS_SCRATCH_REGISTER_9_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDSS_HW_MDSS_SCRATCH_REGISTER_9_ADDR, m)
#define HWIO_MMSS_MDSS_HW_MDSS_SCRATCH_REGISTER_9_OUT(v)      \
        out_dword(HWIO_MMSS_MDSS_HW_MDSS_SCRATCH_REGISTER_9_ADDR,v)
#define HWIO_MMSS_MDSS_HW_MDSS_SCRATCH_REGISTER_9_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDSS_HW_MDSS_SCRATCH_REGISTER_9_ADDR,m,v,HWIO_MMSS_MDSS_HW_MDSS_SCRATCH_REGISTER_9_IN)
#define HWIO_MMSS_MDSS_HW_MDSS_SCRATCH_REGISTER_9_MDSS_SCRATCH_9_BMSK                          0xffffffff
#define HWIO_MMSS_MDSS_HW_MDSS_SCRATCH_REGISTER_9_MDSS_SCRATCH_9_SHFT                                 0x0

#define HWIO_MMSS_MDSS_HW_MDSS_SCRATCH_REGISTER_10_ADDR                                        (MMSS_MDSS_HW_REG_BASE      + 0x0000003c)
#define HWIO_MMSS_MDSS_HW_MDSS_SCRATCH_REGISTER_10_RMSK                                        0xffffffff
#define HWIO_MMSS_MDSS_HW_MDSS_SCRATCH_REGISTER_10_IN          \
        in_dword_masked(HWIO_MMSS_MDSS_HW_MDSS_SCRATCH_REGISTER_10_ADDR, HWIO_MMSS_MDSS_HW_MDSS_SCRATCH_REGISTER_10_RMSK)
#define HWIO_MMSS_MDSS_HW_MDSS_SCRATCH_REGISTER_10_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDSS_HW_MDSS_SCRATCH_REGISTER_10_ADDR, m)
#define HWIO_MMSS_MDSS_HW_MDSS_SCRATCH_REGISTER_10_OUT(v)      \
        out_dword(HWIO_MMSS_MDSS_HW_MDSS_SCRATCH_REGISTER_10_ADDR,v)
#define HWIO_MMSS_MDSS_HW_MDSS_SCRATCH_REGISTER_10_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDSS_HW_MDSS_SCRATCH_REGISTER_10_ADDR,m,v,HWIO_MMSS_MDSS_HW_MDSS_SCRATCH_REGISTER_10_IN)
#define HWIO_MMSS_MDSS_HW_MDSS_SCRATCH_REGISTER_10_MDSS_SCRATCH_10_BMSK                        0xffffffff
#define HWIO_MMSS_MDSS_HW_MDSS_SCRATCH_REGISTER_10_MDSS_SCRATCH_10_SHFT                               0x0

#define HWIO_MMSS_MDSS_HW_MDSS_SCRATCH_REGISTER_11_ADDR                                        (MMSS_MDSS_HW_REG_BASE      + 0x00000040)
#define HWIO_MMSS_MDSS_HW_MDSS_SCRATCH_REGISTER_11_RMSK                                        0xffffffff
#define HWIO_MMSS_MDSS_HW_MDSS_SCRATCH_REGISTER_11_IN          \
        in_dword_masked(HWIO_MMSS_MDSS_HW_MDSS_SCRATCH_REGISTER_11_ADDR, HWIO_MMSS_MDSS_HW_MDSS_SCRATCH_REGISTER_11_RMSK)
#define HWIO_MMSS_MDSS_HW_MDSS_SCRATCH_REGISTER_11_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDSS_HW_MDSS_SCRATCH_REGISTER_11_ADDR, m)
#define HWIO_MMSS_MDSS_HW_MDSS_SCRATCH_REGISTER_11_OUT(v)      \
        out_dword(HWIO_MMSS_MDSS_HW_MDSS_SCRATCH_REGISTER_11_ADDR,v)
#define HWIO_MMSS_MDSS_HW_MDSS_SCRATCH_REGISTER_11_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDSS_HW_MDSS_SCRATCH_REGISTER_11_ADDR,m,v,HWIO_MMSS_MDSS_HW_MDSS_SCRATCH_REGISTER_11_IN)
#define HWIO_MMSS_MDSS_HW_MDSS_SCRATCH_REGISTER_11_MDSS_SCRATCH_11_BMSK                        0xffffffff
#define HWIO_MMSS_MDSS_HW_MDSS_SCRATCH_REGISTER_11_MDSS_SCRATCH_11_SHFT                               0x0

#define HWIO_MMSS_MDSS_HW_MDSS_SCRATCH_REGISTER_12_ADDR                                        (MMSS_MDSS_HW_REG_BASE      + 0x00000044)
#define HWIO_MMSS_MDSS_HW_MDSS_SCRATCH_REGISTER_12_RMSK                                        0xffffffff
#define HWIO_MMSS_MDSS_HW_MDSS_SCRATCH_REGISTER_12_IN          \
        in_dword_masked(HWIO_MMSS_MDSS_HW_MDSS_SCRATCH_REGISTER_12_ADDR, HWIO_MMSS_MDSS_HW_MDSS_SCRATCH_REGISTER_12_RMSK)
#define HWIO_MMSS_MDSS_HW_MDSS_SCRATCH_REGISTER_12_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDSS_HW_MDSS_SCRATCH_REGISTER_12_ADDR, m)
#define HWIO_MMSS_MDSS_HW_MDSS_SCRATCH_REGISTER_12_OUT(v)      \
        out_dword(HWIO_MMSS_MDSS_HW_MDSS_SCRATCH_REGISTER_12_ADDR,v)
#define HWIO_MMSS_MDSS_HW_MDSS_SCRATCH_REGISTER_12_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDSS_HW_MDSS_SCRATCH_REGISTER_12_ADDR,m,v,HWIO_MMSS_MDSS_HW_MDSS_SCRATCH_REGISTER_12_IN)
#define HWIO_MMSS_MDSS_HW_MDSS_SCRATCH_REGISTER_12_MDSS_SCRATCH_12_BMSK                        0xffffffff
#define HWIO_MMSS_MDSS_HW_MDSS_SCRATCH_REGISTER_12_MDSS_SCRATCH_12_SHFT                               0x0

#define HWIO_MMSS_MDSS_HW_MDSS_SCRATCH_REGISTER_13_ADDR                                        (MMSS_MDSS_HW_REG_BASE      + 0x00000048)
#define HWIO_MMSS_MDSS_HW_MDSS_SCRATCH_REGISTER_13_RMSK                                        0xffffffff
#define HWIO_MMSS_MDSS_HW_MDSS_SCRATCH_REGISTER_13_IN          \
        in_dword_masked(HWIO_MMSS_MDSS_HW_MDSS_SCRATCH_REGISTER_13_ADDR, HWIO_MMSS_MDSS_HW_MDSS_SCRATCH_REGISTER_13_RMSK)
#define HWIO_MMSS_MDSS_HW_MDSS_SCRATCH_REGISTER_13_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDSS_HW_MDSS_SCRATCH_REGISTER_13_ADDR, m)
#define HWIO_MMSS_MDSS_HW_MDSS_SCRATCH_REGISTER_13_OUT(v)      \
        out_dword(HWIO_MMSS_MDSS_HW_MDSS_SCRATCH_REGISTER_13_ADDR,v)
#define HWIO_MMSS_MDSS_HW_MDSS_SCRATCH_REGISTER_13_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDSS_HW_MDSS_SCRATCH_REGISTER_13_ADDR,m,v,HWIO_MMSS_MDSS_HW_MDSS_SCRATCH_REGISTER_13_IN)
#define HWIO_MMSS_MDSS_HW_MDSS_SCRATCH_REGISTER_13_MDSS_SCRATCH_13_BMSK                        0xffffffff
#define HWIO_MMSS_MDSS_HW_MDSS_SCRATCH_REGISTER_13_MDSS_SCRATCH_13_SHFT                               0x0

#define HWIO_MMSS_MDSS_HW_MDSS_SCRATCH_REGISTER_14_ADDR                                        (MMSS_MDSS_HW_REG_BASE      + 0x0000004c)
#define HWIO_MMSS_MDSS_HW_MDSS_SCRATCH_REGISTER_14_RMSK                                        0xffffffff
#define HWIO_MMSS_MDSS_HW_MDSS_SCRATCH_REGISTER_14_IN          \
        in_dword_masked(HWIO_MMSS_MDSS_HW_MDSS_SCRATCH_REGISTER_14_ADDR, HWIO_MMSS_MDSS_HW_MDSS_SCRATCH_REGISTER_14_RMSK)
#define HWIO_MMSS_MDSS_HW_MDSS_SCRATCH_REGISTER_14_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDSS_HW_MDSS_SCRATCH_REGISTER_14_ADDR, m)
#define HWIO_MMSS_MDSS_HW_MDSS_SCRATCH_REGISTER_14_OUT(v)      \
        out_dword(HWIO_MMSS_MDSS_HW_MDSS_SCRATCH_REGISTER_14_ADDR,v)
#define HWIO_MMSS_MDSS_HW_MDSS_SCRATCH_REGISTER_14_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDSS_HW_MDSS_SCRATCH_REGISTER_14_ADDR,m,v,HWIO_MMSS_MDSS_HW_MDSS_SCRATCH_REGISTER_14_IN)
#define HWIO_MMSS_MDSS_HW_MDSS_SCRATCH_REGISTER_14_MDSS_SCRATCH_14_BMSK                        0xffffffff
#define HWIO_MMSS_MDSS_HW_MDSS_SCRATCH_REGISTER_14_MDSS_SCRATCH_14_SHFT                               0x0

#define HWIO_MMSS_MDSS_HW_MDSS_SCRATCH_REGISTER_15_ADDR                                        (MMSS_MDSS_HW_REG_BASE      + 0x00000050)
#define HWIO_MMSS_MDSS_HW_MDSS_SCRATCH_REGISTER_15_RMSK                                        0xffffffff
#define HWIO_MMSS_MDSS_HW_MDSS_SCRATCH_REGISTER_15_IN          \
        in_dword_masked(HWIO_MMSS_MDSS_HW_MDSS_SCRATCH_REGISTER_15_ADDR, HWIO_MMSS_MDSS_HW_MDSS_SCRATCH_REGISTER_15_RMSK)
#define HWIO_MMSS_MDSS_HW_MDSS_SCRATCH_REGISTER_15_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDSS_HW_MDSS_SCRATCH_REGISTER_15_ADDR, m)
#define HWIO_MMSS_MDSS_HW_MDSS_SCRATCH_REGISTER_15_OUT(v)      \
        out_dword(HWIO_MMSS_MDSS_HW_MDSS_SCRATCH_REGISTER_15_ADDR,v)
#define HWIO_MMSS_MDSS_HW_MDSS_SCRATCH_REGISTER_15_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDSS_HW_MDSS_SCRATCH_REGISTER_15_ADDR,m,v,HWIO_MMSS_MDSS_HW_MDSS_SCRATCH_REGISTER_15_IN)
#define HWIO_MMSS_MDSS_HW_MDSS_SCRATCH_REGISTER_15_MDSS_SCRATCH_15_BMSK                        0xffffffff
#define HWIO_MMSS_MDSS_HW_MDSS_SCRATCH_REGISTER_15_MDSS_SCRATCH_15_SHFT                               0x0

#define HWIO_MMSS_MDSS_HW_UBWC_ENC_HW_VERSION_ADDR                                             (MMSS_MDSS_HW_REG_BASE      + 0x00000054)
#define HWIO_MMSS_MDSS_HW_UBWC_ENC_HW_VERSION_RMSK                                             0xffffffff
#define HWIO_MMSS_MDSS_HW_UBWC_ENC_HW_VERSION_IN          \
        in_dword_masked(HWIO_MMSS_MDSS_HW_UBWC_ENC_HW_VERSION_ADDR, HWIO_MMSS_MDSS_HW_UBWC_ENC_HW_VERSION_RMSK)
#define HWIO_MMSS_MDSS_HW_UBWC_ENC_HW_VERSION_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDSS_HW_UBWC_ENC_HW_VERSION_ADDR, m)
#define HWIO_MMSS_MDSS_HW_UBWC_ENC_HW_VERSION_OUT(v)      \
        out_dword(HWIO_MMSS_MDSS_HW_UBWC_ENC_HW_VERSION_ADDR,v)
#define HWIO_MMSS_MDSS_HW_UBWC_ENC_HW_VERSION_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDSS_HW_UBWC_ENC_HW_VERSION_ADDR,m,v,HWIO_MMSS_MDSS_HW_UBWC_ENC_HW_VERSION_IN)
#define HWIO_MMSS_MDSS_HW_UBWC_ENC_HW_VERSION_MAJOR_BMSK                                       0xf0000000
#define HWIO_MMSS_MDSS_HW_UBWC_ENC_HW_VERSION_MAJOR_SHFT                                             0x1c
#define HWIO_MMSS_MDSS_HW_UBWC_ENC_HW_VERSION_MINOR_BMSK                                        0xfff0000
#define HWIO_MMSS_MDSS_HW_UBWC_ENC_HW_VERSION_MINOR_SHFT                                             0x10
#define HWIO_MMSS_MDSS_HW_UBWC_ENC_HW_VERSION_STEP_BMSK                                            0xffff
#define HWIO_MMSS_MDSS_HW_UBWC_ENC_HW_VERSION_STEP_SHFT                                               0x0

#define HWIO_MMSS_MDSS_HW_UBWC_DEC_HW_VERSION_ADDR                                             (MMSS_MDSS_HW_REG_BASE      + 0x00000058)
#define HWIO_MMSS_MDSS_HW_UBWC_DEC_HW_VERSION_RMSK                                             0xffffffff
#define HWIO_MMSS_MDSS_HW_UBWC_DEC_HW_VERSION_IN          \
        in_dword_masked(HWIO_MMSS_MDSS_HW_UBWC_DEC_HW_VERSION_ADDR, HWIO_MMSS_MDSS_HW_UBWC_DEC_HW_VERSION_RMSK)
#define HWIO_MMSS_MDSS_HW_UBWC_DEC_HW_VERSION_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDSS_HW_UBWC_DEC_HW_VERSION_ADDR, m)
#define HWIO_MMSS_MDSS_HW_UBWC_DEC_HW_VERSION_OUT(v)      \
        out_dword(HWIO_MMSS_MDSS_HW_UBWC_DEC_HW_VERSION_ADDR,v)
#define HWIO_MMSS_MDSS_HW_UBWC_DEC_HW_VERSION_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDSS_HW_UBWC_DEC_HW_VERSION_ADDR,m,v,HWIO_MMSS_MDSS_HW_UBWC_DEC_HW_VERSION_IN)
#define HWIO_MMSS_MDSS_HW_UBWC_DEC_HW_VERSION_MAJOR_BMSK                                       0xf0000000
#define HWIO_MMSS_MDSS_HW_UBWC_DEC_HW_VERSION_MAJOR_SHFT                                             0x1c
#define HWIO_MMSS_MDSS_HW_UBWC_DEC_HW_VERSION_MINOR_BMSK                                        0xfff0000
#define HWIO_MMSS_MDSS_HW_UBWC_DEC_HW_VERSION_MINOR_SHFT                                             0x10
#define HWIO_MMSS_MDSS_HW_UBWC_DEC_HW_VERSION_STEP_BMSK                                            0xffff
#define HWIO_MMSS_MDSS_HW_UBWC_DEC_HW_VERSION_STEP_SHFT                                               0x0

#define HWIO_MMSS_MDSS_HW_MDSS_VBIF_UBWC_CLK_CTRL_ADDR                                         (MMSS_MDSS_HW_REG_BASE      + 0x00000060)
#define HWIO_MMSS_MDSS_HW_MDSS_VBIF_UBWC_CLK_CTRL_RMSK                                                0x1
#define HWIO_MMSS_MDSS_HW_MDSS_VBIF_UBWC_CLK_CTRL_IN          \
        in_dword_masked(HWIO_MMSS_MDSS_HW_MDSS_VBIF_UBWC_CLK_CTRL_ADDR, HWIO_MMSS_MDSS_HW_MDSS_VBIF_UBWC_CLK_CTRL_RMSK)
#define HWIO_MMSS_MDSS_HW_MDSS_VBIF_UBWC_CLK_CTRL_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDSS_HW_MDSS_VBIF_UBWC_CLK_CTRL_ADDR, m)
#define HWIO_MMSS_MDSS_HW_MDSS_VBIF_UBWC_CLK_CTRL_OUT(v)      \
        out_dword(HWIO_MMSS_MDSS_HW_MDSS_VBIF_UBWC_CLK_CTRL_ADDR,v)
#define HWIO_MMSS_MDSS_HW_MDSS_VBIF_UBWC_CLK_CTRL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDSS_HW_MDSS_VBIF_UBWC_CLK_CTRL_ADDR,m,v,HWIO_MMSS_MDSS_HW_MDSS_VBIF_UBWC_CLK_CTRL_IN)
#define HWIO_MMSS_MDSS_HW_MDSS_VBIF_UBWC_CLK_CTRL_UBWC_DISABLE_BMSK                                   0x1
#define HWIO_MMSS_MDSS_HW_MDSS_VBIF_UBWC_CLK_CTRL_UBWC_DISABLE_SHFT                                   0x0

#define HWIO_MMSS_MDSS_HW_MDSS_CLK_CTRL_ADDR                                                   (MMSS_MDSS_HW_REG_BASE      + 0x00000080)
#define HWIO_MMSS_MDSS_HW_MDSS_CLK_CTRL_RMSK                                                          0x1
#define HWIO_MMSS_MDSS_HW_MDSS_CLK_CTRL_IN          \
        in_dword_masked(HWIO_MMSS_MDSS_HW_MDSS_CLK_CTRL_ADDR, HWIO_MMSS_MDSS_HW_MDSS_CLK_CTRL_RMSK)
#define HWIO_MMSS_MDSS_HW_MDSS_CLK_CTRL_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDSS_HW_MDSS_CLK_CTRL_ADDR, m)
#define HWIO_MMSS_MDSS_HW_MDSS_CLK_CTRL_OUT(v)      \
        out_dword(HWIO_MMSS_MDSS_HW_MDSS_CLK_CTRL_ADDR,v)
#define HWIO_MMSS_MDSS_HW_MDSS_CLK_CTRL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDSS_HW_MDSS_CLK_CTRL_ADDR,m,v,HWIO_MMSS_MDSS_HW_MDSS_CLK_CTRL_IN)
#define HWIO_MMSS_MDSS_HW_MDSS_CLK_CTRL_SDE_CLK_FORCE_OFF_BMSK                                        0x1
#define HWIO_MMSS_MDSS_HW_MDSS_CLK_CTRL_SDE_CLK_FORCE_OFF_SHFT                                        0x0

#define HWIO_MMSS_MDSS_HW_MDSS_CLK_STATUS_ADDR                                                 (MMSS_MDSS_HW_REG_BASE      + 0x00000084)
#define HWIO_MMSS_MDSS_HW_MDSS_CLK_STATUS_RMSK                                                        0x1
#define HWIO_MMSS_MDSS_HW_MDSS_CLK_STATUS_IN          \
        in_dword_masked(HWIO_MMSS_MDSS_HW_MDSS_CLK_STATUS_ADDR, HWIO_MMSS_MDSS_HW_MDSS_CLK_STATUS_RMSK)
#define HWIO_MMSS_MDSS_HW_MDSS_CLK_STATUS_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDSS_HW_MDSS_CLK_STATUS_ADDR, m)
#define HWIO_MMSS_MDSS_HW_MDSS_CLK_STATUS_SDE_CLK_STATUS_BMSK                                         0x1
#define HWIO_MMSS_MDSS_HW_MDSS_CLK_STATUS_SDE_CLK_STATUS_SHFT                                         0x0

#define HWIO_MMSS_MDSS_HW_MDSS_EFUSE_STATUS_ADDR                                               (MMSS_MDSS_HW_REG_BASE      + 0x00000068)
#define HWIO_MMSS_MDSS_HW_MDSS_EFUSE_STATUS_RMSK                                               0xffffffff
#define HWIO_MMSS_MDSS_HW_MDSS_EFUSE_STATUS_IN          \
        in_dword_masked(HWIO_MMSS_MDSS_HW_MDSS_EFUSE_STATUS_ADDR, HWIO_MMSS_MDSS_HW_MDSS_EFUSE_STATUS_RMSK)
#define HWIO_MMSS_MDSS_HW_MDSS_EFUSE_STATUS_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDSS_HW_MDSS_EFUSE_STATUS_ADDR, m)
#define HWIO_MMSS_MDSS_HW_MDSS_EFUSE_STATUS_MDSS_EFUSE_STATUS_BMSK                             0xffffffff
#define HWIO_MMSS_MDSS_HW_MDSS_EFUSE_STATUS_MDSS_EFUSE_STATUS_SHFT                                    0x0

#define HWIO_MMSS_MDSS_HW_MDSS_SEMAPHORE_REGISTER_0_ADDR                                       (MMSS_MDSS_HW_REG_BASE      + 0x00000090)
#define HWIO_MMSS_MDSS_HW_MDSS_SEMAPHORE_REGISTER_0_RMSK                                              0x1
#define HWIO_MMSS_MDSS_HW_MDSS_SEMAPHORE_REGISTER_0_IN          \
        in_dword_masked(HWIO_MMSS_MDSS_HW_MDSS_SEMAPHORE_REGISTER_0_ADDR, HWIO_MMSS_MDSS_HW_MDSS_SEMAPHORE_REGISTER_0_RMSK)
#define HWIO_MMSS_MDSS_HW_MDSS_SEMAPHORE_REGISTER_0_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDSS_HW_MDSS_SEMAPHORE_REGISTER_0_ADDR, m)
#define HWIO_MMSS_MDSS_HW_MDSS_SEMAPHORE_REGISTER_0_OUT(v)      \
        out_dword(HWIO_MMSS_MDSS_HW_MDSS_SEMAPHORE_REGISTER_0_ADDR,v)
#define HWIO_MMSS_MDSS_HW_MDSS_SEMAPHORE_REGISTER_0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDSS_HW_MDSS_SEMAPHORE_REGISTER_0_ADDR,m,v,HWIO_MMSS_MDSS_HW_MDSS_SEMAPHORE_REGISTER_0_IN)
#define HWIO_MMSS_MDSS_HW_MDSS_SEMAPHORE_REGISTER_0_MDSS_SEMAPHORE_0_BMSK                             0x1
#define HWIO_MMSS_MDSS_HW_MDSS_SEMAPHORE_REGISTER_0_MDSS_SEMAPHORE_0_SHFT                             0x0

#define HWIO_MMSS_MDSS_HW_MDSS_SEMAPHORE_REGISTER_1_ADDR                                       (MMSS_MDSS_HW_REG_BASE      + 0x00000094)
#define HWIO_MMSS_MDSS_HW_MDSS_SEMAPHORE_REGISTER_1_RMSK                                              0x1
#define HWIO_MMSS_MDSS_HW_MDSS_SEMAPHORE_REGISTER_1_IN          \
        in_dword_masked(HWIO_MMSS_MDSS_HW_MDSS_SEMAPHORE_REGISTER_1_ADDR, HWIO_MMSS_MDSS_HW_MDSS_SEMAPHORE_REGISTER_1_RMSK)
#define HWIO_MMSS_MDSS_HW_MDSS_SEMAPHORE_REGISTER_1_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDSS_HW_MDSS_SEMAPHORE_REGISTER_1_ADDR, m)
#define HWIO_MMSS_MDSS_HW_MDSS_SEMAPHORE_REGISTER_1_OUT(v)      \
        out_dword(HWIO_MMSS_MDSS_HW_MDSS_SEMAPHORE_REGISTER_1_ADDR,v)
#define HWIO_MMSS_MDSS_HW_MDSS_SEMAPHORE_REGISTER_1_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDSS_HW_MDSS_SEMAPHORE_REGISTER_1_ADDR,m,v,HWIO_MMSS_MDSS_HW_MDSS_SEMAPHORE_REGISTER_1_IN)
#define HWIO_MMSS_MDSS_HW_MDSS_SEMAPHORE_REGISTER_1_MDSS_SEMAPHORE_1_BMSK                             0x1
#define HWIO_MMSS_MDSS_HW_MDSS_SEMAPHORE_REGISTER_1_MDSS_SEMAPHORE_1_SHFT                             0x0

#define HWIO_MMSS_MDSS_HW_MDSS_SEMAPHORE_REGISTER_2_ADDR                                       (MMSS_MDSS_HW_REG_BASE      + 0x00000098)
#define HWIO_MMSS_MDSS_HW_MDSS_SEMAPHORE_REGISTER_2_RMSK                                              0x1
#define HWIO_MMSS_MDSS_HW_MDSS_SEMAPHORE_REGISTER_2_IN          \
        in_dword_masked(HWIO_MMSS_MDSS_HW_MDSS_SEMAPHORE_REGISTER_2_ADDR, HWIO_MMSS_MDSS_HW_MDSS_SEMAPHORE_REGISTER_2_RMSK)
#define HWIO_MMSS_MDSS_HW_MDSS_SEMAPHORE_REGISTER_2_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDSS_HW_MDSS_SEMAPHORE_REGISTER_2_ADDR, m)
#define HWIO_MMSS_MDSS_HW_MDSS_SEMAPHORE_REGISTER_2_OUT(v)      \
        out_dword(HWIO_MMSS_MDSS_HW_MDSS_SEMAPHORE_REGISTER_2_ADDR,v)
#define HWIO_MMSS_MDSS_HW_MDSS_SEMAPHORE_REGISTER_2_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDSS_HW_MDSS_SEMAPHORE_REGISTER_2_ADDR,m,v,HWIO_MMSS_MDSS_HW_MDSS_SEMAPHORE_REGISTER_2_IN)
#define HWIO_MMSS_MDSS_HW_MDSS_SEMAPHORE_REGISTER_2_MDSS_SEMAPHORE_2_BMSK                             0x1
#define HWIO_MMSS_MDSS_HW_MDSS_SEMAPHORE_REGISTER_2_MDSS_SEMAPHORE_2_SHFT                             0x0

#define HWIO_MMSS_MDSS_HW_MDSS_SEMAPHORE_REGISTER_3_ADDR                                       (MMSS_MDSS_HW_REG_BASE      + 0x0000009c)
#define HWIO_MMSS_MDSS_HW_MDSS_SEMAPHORE_REGISTER_3_RMSK                                              0x1
#define HWIO_MMSS_MDSS_HW_MDSS_SEMAPHORE_REGISTER_3_IN          \
        in_dword_masked(HWIO_MMSS_MDSS_HW_MDSS_SEMAPHORE_REGISTER_3_ADDR, HWIO_MMSS_MDSS_HW_MDSS_SEMAPHORE_REGISTER_3_RMSK)
#define HWIO_MMSS_MDSS_HW_MDSS_SEMAPHORE_REGISTER_3_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDSS_HW_MDSS_SEMAPHORE_REGISTER_3_ADDR, m)
#define HWIO_MMSS_MDSS_HW_MDSS_SEMAPHORE_REGISTER_3_OUT(v)      \
        out_dword(HWIO_MMSS_MDSS_HW_MDSS_SEMAPHORE_REGISTER_3_ADDR,v)
#define HWIO_MMSS_MDSS_HW_MDSS_SEMAPHORE_REGISTER_3_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDSS_HW_MDSS_SEMAPHORE_REGISTER_3_ADDR,m,v,HWIO_MMSS_MDSS_HW_MDSS_SEMAPHORE_REGISTER_3_IN)
#define HWIO_MMSS_MDSS_HW_MDSS_SEMAPHORE_REGISTER_3_MDSS_SEMAPHORE_3_BMSK                             0x1
#define HWIO_MMSS_MDSS_HW_MDSS_SEMAPHORE_REGISTER_3_MDSS_SEMAPHORE_3_SHFT                             0x0

#define HWIO_MMSS_MDSS_HW_MDSS_SEMAPHORE_REGISTER_4_ADDR                                       (MMSS_MDSS_HW_REG_BASE      + 0x000000a0)
#define HWIO_MMSS_MDSS_HW_MDSS_SEMAPHORE_REGISTER_4_RMSK                                              0x1
#define HWIO_MMSS_MDSS_HW_MDSS_SEMAPHORE_REGISTER_4_IN          \
        in_dword_masked(HWIO_MMSS_MDSS_HW_MDSS_SEMAPHORE_REGISTER_4_ADDR, HWIO_MMSS_MDSS_HW_MDSS_SEMAPHORE_REGISTER_4_RMSK)
#define HWIO_MMSS_MDSS_HW_MDSS_SEMAPHORE_REGISTER_4_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDSS_HW_MDSS_SEMAPHORE_REGISTER_4_ADDR, m)
#define HWIO_MMSS_MDSS_HW_MDSS_SEMAPHORE_REGISTER_4_OUT(v)      \
        out_dword(HWIO_MMSS_MDSS_HW_MDSS_SEMAPHORE_REGISTER_4_ADDR,v)
#define HWIO_MMSS_MDSS_HW_MDSS_SEMAPHORE_REGISTER_4_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDSS_HW_MDSS_SEMAPHORE_REGISTER_4_ADDR,m,v,HWIO_MMSS_MDSS_HW_MDSS_SEMAPHORE_REGISTER_4_IN)
#define HWIO_MMSS_MDSS_HW_MDSS_SEMAPHORE_REGISTER_4_MDSS_SEMAPHORE_4_BMSK                             0x1
#define HWIO_MMSS_MDSS_HW_MDSS_SEMAPHORE_REGISTER_4_MDSS_SEMAPHORE_4_SHFT                             0x0

#define HWIO_MMSS_MDSS_HW_MDSS_SEMAPHORE_REGISTER_5_ADDR                                       (MMSS_MDSS_HW_REG_BASE      + 0x000000a4)
#define HWIO_MMSS_MDSS_HW_MDSS_SEMAPHORE_REGISTER_5_RMSK                                              0x1
#define HWIO_MMSS_MDSS_HW_MDSS_SEMAPHORE_REGISTER_5_IN          \
        in_dword_masked(HWIO_MMSS_MDSS_HW_MDSS_SEMAPHORE_REGISTER_5_ADDR, HWIO_MMSS_MDSS_HW_MDSS_SEMAPHORE_REGISTER_5_RMSK)
#define HWIO_MMSS_MDSS_HW_MDSS_SEMAPHORE_REGISTER_5_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDSS_HW_MDSS_SEMAPHORE_REGISTER_5_ADDR, m)
#define HWIO_MMSS_MDSS_HW_MDSS_SEMAPHORE_REGISTER_5_OUT(v)      \
        out_dword(HWIO_MMSS_MDSS_HW_MDSS_SEMAPHORE_REGISTER_5_ADDR,v)
#define HWIO_MMSS_MDSS_HW_MDSS_SEMAPHORE_REGISTER_5_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDSS_HW_MDSS_SEMAPHORE_REGISTER_5_ADDR,m,v,HWIO_MMSS_MDSS_HW_MDSS_SEMAPHORE_REGISTER_5_IN)
#define HWIO_MMSS_MDSS_HW_MDSS_SEMAPHORE_REGISTER_5_MDSS_SEMAPHORE_5_BMSK                             0x1
#define HWIO_MMSS_MDSS_HW_MDSS_SEMAPHORE_REGISTER_5_MDSS_SEMAPHORE_5_SHFT                             0x0

#define HWIO_MMSS_MDSS_HW_MDSS_SEMAPHORE_REGISTER_6_ADDR                                       (MMSS_MDSS_HW_REG_BASE      + 0x000000a8)
#define HWIO_MMSS_MDSS_HW_MDSS_SEMAPHORE_REGISTER_6_RMSK                                              0x1
#define HWIO_MMSS_MDSS_HW_MDSS_SEMAPHORE_REGISTER_6_IN          \
        in_dword_masked(HWIO_MMSS_MDSS_HW_MDSS_SEMAPHORE_REGISTER_6_ADDR, HWIO_MMSS_MDSS_HW_MDSS_SEMAPHORE_REGISTER_6_RMSK)
#define HWIO_MMSS_MDSS_HW_MDSS_SEMAPHORE_REGISTER_6_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDSS_HW_MDSS_SEMAPHORE_REGISTER_6_ADDR, m)
#define HWIO_MMSS_MDSS_HW_MDSS_SEMAPHORE_REGISTER_6_OUT(v)      \
        out_dword(HWIO_MMSS_MDSS_HW_MDSS_SEMAPHORE_REGISTER_6_ADDR,v)
#define HWIO_MMSS_MDSS_HW_MDSS_SEMAPHORE_REGISTER_6_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDSS_HW_MDSS_SEMAPHORE_REGISTER_6_ADDR,m,v,HWIO_MMSS_MDSS_HW_MDSS_SEMAPHORE_REGISTER_6_IN)
#define HWIO_MMSS_MDSS_HW_MDSS_SEMAPHORE_REGISTER_6_MDSS_SEMAPHORE_6_BMSK                             0x1
#define HWIO_MMSS_MDSS_HW_MDSS_SEMAPHORE_REGISTER_6_MDSS_SEMAPHORE_6_SHFT                             0x0

#define HWIO_MMSS_MDSS_HW_MDSS_SEMAPHORE_REGISTER_7_ADDR                                       (MMSS_MDSS_HW_REG_BASE      + 0x000000ac)
#define HWIO_MMSS_MDSS_HW_MDSS_SEMAPHORE_REGISTER_7_RMSK                                              0x1
#define HWIO_MMSS_MDSS_HW_MDSS_SEMAPHORE_REGISTER_7_IN          \
        in_dword_masked(HWIO_MMSS_MDSS_HW_MDSS_SEMAPHORE_REGISTER_7_ADDR, HWIO_MMSS_MDSS_HW_MDSS_SEMAPHORE_REGISTER_7_RMSK)
#define HWIO_MMSS_MDSS_HW_MDSS_SEMAPHORE_REGISTER_7_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDSS_HW_MDSS_SEMAPHORE_REGISTER_7_ADDR, m)
#define HWIO_MMSS_MDSS_HW_MDSS_SEMAPHORE_REGISTER_7_OUT(v)      \
        out_dword(HWIO_MMSS_MDSS_HW_MDSS_SEMAPHORE_REGISTER_7_ADDR,v)
#define HWIO_MMSS_MDSS_HW_MDSS_SEMAPHORE_REGISTER_7_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDSS_HW_MDSS_SEMAPHORE_REGISTER_7_ADDR,m,v,HWIO_MMSS_MDSS_HW_MDSS_SEMAPHORE_REGISTER_7_IN)
#define HWIO_MMSS_MDSS_HW_MDSS_SEMAPHORE_REGISTER_7_MDSS_SEMAPHORE_7_BMSK                             0x1
#define HWIO_MMSS_MDSS_HW_MDSS_SEMAPHORE_REGISTER_7_MDSS_SEMAPHORE_7_SHFT                             0x0

#define HWIO_MMSS_MDSS_HW_MDSS_SEMAPHORE_REGISTER_8_ADDR                                       (MMSS_MDSS_HW_REG_BASE      + 0x000000b0)
#define HWIO_MMSS_MDSS_HW_MDSS_SEMAPHORE_REGISTER_8_RMSK                                              0x1
#define HWIO_MMSS_MDSS_HW_MDSS_SEMAPHORE_REGISTER_8_IN          \
        in_dword_masked(HWIO_MMSS_MDSS_HW_MDSS_SEMAPHORE_REGISTER_8_ADDR, HWIO_MMSS_MDSS_HW_MDSS_SEMAPHORE_REGISTER_8_RMSK)
#define HWIO_MMSS_MDSS_HW_MDSS_SEMAPHORE_REGISTER_8_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDSS_HW_MDSS_SEMAPHORE_REGISTER_8_ADDR, m)
#define HWIO_MMSS_MDSS_HW_MDSS_SEMAPHORE_REGISTER_8_OUT(v)      \
        out_dword(HWIO_MMSS_MDSS_HW_MDSS_SEMAPHORE_REGISTER_8_ADDR,v)
#define HWIO_MMSS_MDSS_HW_MDSS_SEMAPHORE_REGISTER_8_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDSS_HW_MDSS_SEMAPHORE_REGISTER_8_ADDR,m,v,HWIO_MMSS_MDSS_HW_MDSS_SEMAPHORE_REGISTER_8_IN)
#define HWIO_MMSS_MDSS_HW_MDSS_SEMAPHORE_REGISTER_8_MDSS_SEMAPHORE_8_BMSK                             0x1
#define HWIO_MMSS_MDSS_HW_MDSS_SEMAPHORE_REGISTER_8_MDSS_SEMAPHORE_8_SHFT                             0x0

#define HWIO_MMSS_MDSS_HW_MDSS_SEMAPHORE_REGISTER_9_ADDR                                       (MMSS_MDSS_HW_REG_BASE      + 0x000000b4)
#define HWIO_MMSS_MDSS_HW_MDSS_SEMAPHORE_REGISTER_9_RMSK                                              0x1
#define HWIO_MMSS_MDSS_HW_MDSS_SEMAPHORE_REGISTER_9_IN          \
        in_dword_masked(HWIO_MMSS_MDSS_HW_MDSS_SEMAPHORE_REGISTER_9_ADDR, HWIO_MMSS_MDSS_HW_MDSS_SEMAPHORE_REGISTER_9_RMSK)
#define HWIO_MMSS_MDSS_HW_MDSS_SEMAPHORE_REGISTER_9_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDSS_HW_MDSS_SEMAPHORE_REGISTER_9_ADDR, m)
#define HWIO_MMSS_MDSS_HW_MDSS_SEMAPHORE_REGISTER_9_OUT(v)      \
        out_dword(HWIO_MMSS_MDSS_HW_MDSS_SEMAPHORE_REGISTER_9_ADDR,v)
#define HWIO_MMSS_MDSS_HW_MDSS_SEMAPHORE_REGISTER_9_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDSS_HW_MDSS_SEMAPHORE_REGISTER_9_ADDR,m,v,HWIO_MMSS_MDSS_HW_MDSS_SEMAPHORE_REGISTER_9_IN)
#define HWIO_MMSS_MDSS_HW_MDSS_SEMAPHORE_REGISTER_9_MDSS_SEMAPHORE_9_BMSK                             0x1
#define HWIO_MMSS_MDSS_HW_MDSS_SEMAPHORE_REGISTER_9_MDSS_SEMAPHORE_9_SHFT                             0x0

#define HWIO_MMSS_MDSS_HW_MDSS_SEMAPHORE_REGISTER_10_ADDR                                      (MMSS_MDSS_HW_REG_BASE      + 0x000000b8)
#define HWIO_MMSS_MDSS_HW_MDSS_SEMAPHORE_REGISTER_10_RMSK                                             0x1
#define HWIO_MMSS_MDSS_HW_MDSS_SEMAPHORE_REGISTER_10_IN          \
        in_dword_masked(HWIO_MMSS_MDSS_HW_MDSS_SEMAPHORE_REGISTER_10_ADDR, HWIO_MMSS_MDSS_HW_MDSS_SEMAPHORE_REGISTER_10_RMSK)
#define HWIO_MMSS_MDSS_HW_MDSS_SEMAPHORE_REGISTER_10_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDSS_HW_MDSS_SEMAPHORE_REGISTER_10_ADDR, m)
#define HWIO_MMSS_MDSS_HW_MDSS_SEMAPHORE_REGISTER_10_OUT(v)      \
        out_dword(HWIO_MMSS_MDSS_HW_MDSS_SEMAPHORE_REGISTER_10_ADDR,v)
#define HWIO_MMSS_MDSS_HW_MDSS_SEMAPHORE_REGISTER_10_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDSS_HW_MDSS_SEMAPHORE_REGISTER_10_ADDR,m,v,HWIO_MMSS_MDSS_HW_MDSS_SEMAPHORE_REGISTER_10_IN)
#define HWIO_MMSS_MDSS_HW_MDSS_SEMAPHORE_REGISTER_10_MDSS_SEMAPHORE_10_BMSK                           0x1
#define HWIO_MMSS_MDSS_HW_MDSS_SEMAPHORE_REGISTER_10_MDSS_SEMAPHORE_10_SHFT                           0x0

#define HWIO_MMSS_MDSS_HW_MDSS_SEMAPHORE_REGISTER_11_ADDR                                      (MMSS_MDSS_HW_REG_BASE      + 0x000000bc)
#define HWIO_MMSS_MDSS_HW_MDSS_SEMAPHORE_REGISTER_11_RMSK                                             0x1
#define HWIO_MMSS_MDSS_HW_MDSS_SEMAPHORE_REGISTER_11_IN          \
        in_dword_masked(HWIO_MMSS_MDSS_HW_MDSS_SEMAPHORE_REGISTER_11_ADDR, HWIO_MMSS_MDSS_HW_MDSS_SEMAPHORE_REGISTER_11_RMSK)
#define HWIO_MMSS_MDSS_HW_MDSS_SEMAPHORE_REGISTER_11_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDSS_HW_MDSS_SEMAPHORE_REGISTER_11_ADDR, m)
#define HWIO_MMSS_MDSS_HW_MDSS_SEMAPHORE_REGISTER_11_OUT(v)      \
        out_dword(HWIO_MMSS_MDSS_HW_MDSS_SEMAPHORE_REGISTER_11_ADDR,v)
#define HWIO_MMSS_MDSS_HW_MDSS_SEMAPHORE_REGISTER_11_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDSS_HW_MDSS_SEMAPHORE_REGISTER_11_ADDR,m,v,HWIO_MMSS_MDSS_HW_MDSS_SEMAPHORE_REGISTER_11_IN)
#define HWIO_MMSS_MDSS_HW_MDSS_SEMAPHORE_REGISTER_11_MDSS_SEMAPHORE_11_BMSK                           0x1
#define HWIO_MMSS_MDSS_HW_MDSS_SEMAPHORE_REGISTER_11_MDSS_SEMAPHORE_11_SHFT                           0x0

#define HWIO_MMSS_MDSS_HW_MDSS_SEMAPHORE_REGISTER_12_ADDR                                      (MMSS_MDSS_HW_REG_BASE      + 0x000000c0)
#define HWIO_MMSS_MDSS_HW_MDSS_SEMAPHORE_REGISTER_12_RMSK                                             0x1
#define HWIO_MMSS_MDSS_HW_MDSS_SEMAPHORE_REGISTER_12_IN          \
        in_dword_masked(HWIO_MMSS_MDSS_HW_MDSS_SEMAPHORE_REGISTER_12_ADDR, HWIO_MMSS_MDSS_HW_MDSS_SEMAPHORE_REGISTER_12_RMSK)
#define HWIO_MMSS_MDSS_HW_MDSS_SEMAPHORE_REGISTER_12_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDSS_HW_MDSS_SEMAPHORE_REGISTER_12_ADDR, m)
#define HWIO_MMSS_MDSS_HW_MDSS_SEMAPHORE_REGISTER_12_OUT(v)      \
        out_dword(HWIO_MMSS_MDSS_HW_MDSS_SEMAPHORE_REGISTER_12_ADDR,v)
#define HWIO_MMSS_MDSS_HW_MDSS_SEMAPHORE_REGISTER_12_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDSS_HW_MDSS_SEMAPHORE_REGISTER_12_ADDR,m,v,HWIO_MMSS_MDSS_HW_MDSS_SEMAPHORE_REGISTER_12_IN)
#define HWIO_MMSS_MDSS_HW_MDSS_SEMAPHORE_REGISTER_12_MDSS_SEMAPHORE_12_BMSK                           0x1
#define HWIO_MMSS_MDSS_HW_MDSS_SEMAPHORE_REGISTER_12_MDSS_SEMAPHORE_12_SHFT                           0x0

#define HWIO_MMSS_MDSS_HW_MDSS_SEMAPHORE_REGISTER_13_ADDR                                      (MMSS_MDSS_HW_REG_BASE      + 0x000000c4)
#define HWIO_MMSS_MDSS_HW_MDSS_SEMAPHORE_REGISTER_13_RMSK                                             0x1
#define HWIO_MMSS_MDSS_HW_MDSS_SEMAPHORE_REGISTER_13_IN          \
        in_dword_masked(HWIO_MMSS_MDSS_HW_MDSS_SEMAPHORE_REGISTER_13_ADDR, HWIO_MMSS_MDSS_HW_MDSS_SEMAPHORE_REGISTER_13_RMSK)
#define HWIO_MMSS_MDSS_HW_MDSS_SEMAPHORE_REGISTER_13_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDSS_HW_MDSS_SEMAPHORE_REGISTER_13_ADDR, m)
#define HWIO_MMSS_MDSS_HW_MDSS_SEMAPHORE_REGISTER_13_OUT(v)      \
        out_dword(HWIO_MMSS_MDSS_HW_MDSS_SEMAPHORE_REGISTER_13_ADDR,v)
#define HWIO_MMSS_MDSS_HW_MDSS_SEMAPHORE_REGISTER_13_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDSS_HW_MDSS_SEMAPHORE_REGISTER_13_ADDR,m,v,HWIO_MMSS_MDSS_HW_MDSS_SEMAPHORE_REGISTER_13_IN)
#define HWIO_MMSS_MDSS_HW_MDSS_SEMAPHORE_REGISTER_13_MDSS_SEMAPHORE_13_BMSK                           0x1
#define HWIO_MMSS_MDSS_HW_MDSS_SEMAPHORE_REGISTER_13_MDSS_SEMAPHORE_13_SHFT                           0x0

#define HWIO_MMSS_MDSS_HW_MDSS_SEMAPHORE_REGISTER_14_ADDR                                      (MMSS_MDSS_HW_REG_BASE      + 0x000000c8)
#define HWIO_MMSS_MDSS_HW_MDSS_SEMAPHORE_REGISTER_14_RMSK                                             0x1
#define HWIO_MMSS_MDSS_HW_MDSS_SEMAPHORE_REGISTER_14_IN          \
        in_dword_masked(HWIO_MMSS_MDSS_HW_MDSS_SEMAPHORE_REGISTER_14_ADDR, HWIO_MMSS_MDSS_HW_MDSS_SEMAPHORE_REGISTER_14_RMSK)
#define HWIO_MMSS_MDSS_HW_MDSS_SEMAPHORE_REGISTER_14_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDSS_HW_MDSS_SEMAPHORE_REGISTER_14_ADDR, m)
#define HWIO_MMSS_MDSS_HW_MDSS_SEMAPHORE_REGISTER_14_OUT(v)      \
        out_dword(HWIO_MMSS_MDSS_HW_MDSS_SEMAPHORE_REGISTER_14_ADDR,v)
#define HWIO_MMSS_MDSS_HW_MDSS_SEMAPHORE_REGISTER_14_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDSS_HW_MDSS_SEMAPHORE_REGISTER_14_ADDR,m,v,HWIO_MMSS_MDSS_HW_MDSS_SEMAPHORE_REGISTER_14_IN)
#define HWIO_MMSS_MDSS_HW_MDSS_SEMAPHORE_REGISTER_14_MDSS_SEMAPHORE_14_BMSK                           0x1
#define HWIO_MMSS_MDSS_HW_MDSS_SEMAPHORE_REGISTER_14_MDSS_SEMAPHORE_14_SHFT                           0x0

#define HWIO_MMSS_MDSS_HW_MDSS_SEMAPHORE_REGISTER_15_ADDR                                      (MMSS_MDSS_HW_REG_BASE      + 0x000000cc)
#define HWIO_MMSS_MDSS_HW_MDSS_SEMAPHORE_REGISTER_15_RMSK                                             0x1
#define HWIO_MMSS_MDSS_HW_MDSS_SEMAPHORE_REGISTER_15_IN          \
        in_dword_masked(HWIO_MMSS_MDSS_HW_MDSS_SEMAPHORE_REGISTER_15_ADDR, HWIO_MMSS_MDSS_HW_MDSS_SEMAPHORE_REGISTER_15_RMSK)
#define HWIO_MMSS_MDSS_HW_MDSS_SEMAPHORE_REGISTER_15_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDSS_HW_MDSS_SEMAPHORE_REGISTER_15_ADDR, m)
#define HWIO_MMSS_MDSS_HW_MDSS_SEMAPHORE_REGISTER_15_OUT(v)      \
        out_dword(HWIO_MMSS_MDSS_HW_MDSS_SEMAPHORE_REGISTER_15_ADDR,v)
#define HWIO_MMSS_MDSS_HW_MDSS_SEMAPHORE_REGISTER_15_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDSS_HW_MDSS_SEMAPHORE_REGISTER_15_ADDR,m,v,HWIO_MMSS_MDSS_HW_MDSS_SEMAPHORE_REGISTER_15_IN)
#define HWIO_MMSS_MDSS_HW_MDSS_SEMAPHORE_REGISTER_15_MDSS_SEMAPHORE_15_BMSK                           0x1
#define HWIO_MMSS_MDSS_HW_MDSS_SEMAPHORE_REGISTER_15_MDSS_SEMAPHORE_15_SHFT                           0x0


/*----------------------------------------------------------------------------
 * MODULE: MMSS_MDP_SSPP_TOP0
 *--------------------------------------------------------------------------*/

#define HWIO_MMSS_MDP_HW_VERSION_ADDR                                          (MMSS_MDP_SSPP_TOP0_REG_BASE      + 0x00000000)
#define HWIO_MMSS_MDP_HW_VERSION_RMSK                                          0xffffffff
#define HWIO_MMSS_MDP_HW_VERSION_IN          \
        in_dword_masked(HWIO_MMSS_MDP_HW_VERSION_ADDR, HWIO_MMSS_MDP_HW_VERSION_RMSK)
#define HWIO_MMSS_MDP_HW_VERSION_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_HW_VERSION_ADDR, m)
#define HWIO_MMSS_MDP_HW_VERSION_MAJOR_BMSK                                    0xf0000000
#define HWIO_MMSS_MDP_HW_VERSION_MAJOR_SHFT                                          0x1c
#define HWIO_MMSS_MDP_HW_VERSION_MINOR_BMSK                                     0xfff0000
#define HWIO_MMSS_MDP_HW_VERSION_MINOR_SHFT                                          0x10
#define HWIO_MMSS_MDP_HW_VERSION_STEP_BMSK                                         0xffff
#define HWIO_MMSS_MDP_HW_VERSION_STEP_SHFT                                            0x0

#define HWIO_MMSS_MDP_DISP_INTF_SEL_ADDR                                       (MMSS_MDP_SSPP_TOP0_REG_BASE      + 0x00000004)
#define HWIO_MMSS_MDP_DISP_INTF_SEL_RMSK                                       0xffffffff
#define HWIO_MMSS_MDP_DISP_INTF_SEL_IN          \
        in_dword_masked(HWIO_MMSS_MDP_DISP_INTF_SEL_ADDR, HWIO_MMSS_MDP_DISP_INTF_SEL_RMSK)
#define HWIO_MMSS_MDP_DISP_INTF_SEL_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_DISP_INTF_SEL_ADDR, m)
#define HWIO_MMSS_MDP_DISP_INTF_SEL_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_DISP_INTF_SEL_ADDR,v)
#define HWIO_MMSS_MDP_DISP_INTF_SEL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_DISP_INTF_SEL_ADDR,m,v,HWIO_MMSS_MDP_DISP_INTF_SEL_IN)
#define HWIO_MMSS_MDP_DISP_INTF_SEL_INTF_3_BMSK                                0xff000000
#define HWIO_MMSS_MDP_DISP_INTF_SEL_INTF_3_SHFT                                      0x18
#define HWIO_MMSS_MDP_DISP_INTF_SEL_INTF_2_BMSK                                  0xff0000
#define HWIO_MMSS_MDP_DISP_INTF_SEL_INTF_2_SHFT                                      0x10
#define HWIO_MMSS_MDP_DISP_INTF_SEL_INTF_1_BMSK                                    0xff00
#define HWIO_MMSS_MDP_DISP_INTF_SEL_INTF_1_SHFT                                       0x8
#define HWIO_MMSS_MDP_DISP_INTF_SEL_INTF_0_BMSK                                      0xff
#define HWIO_MMSS_MDP_DISP_INTF_SEL_INTF_0_SHFT                                       0x0

#define HWIO_MMSS_MDP_INTR2_EN_ADDR                                            (MMSS_MDP_SSPP_TOP0_REG_BASE      + 0x00000008)
#define HWIO_MMSS_MDP_INTR2_EN_RMSK                                            0x1f4fc111
#define HWIO_MMSS_MDP_INTR2_EN_IN          \
        in_dword_masked(HWIO_MMSS_MDP_INTR2_EN_ADDR, HWIO_MMSS_MDP_INTR2_EN_RMSK)
#define HWIO_MMSS_MDP_INTR2_EN_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_INTR2_EN_ADDR, m)
#define HWIO_MMSS_MDP_INTR2_EN_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_INTR2_EN_ADDR,v)
#define HWIO_MMSS_MDP_INTR2_EN_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_INTR2_EN_ADDR,m,v,HWIO_MMSS_MDP_INTR2_EN_IN)
#define HWIO_MMSS_MDP_INTR2_EN_PING_PONG_S0_TE_DETECTED_BMSK                   0x10000000
#define HWIO_MMSS_MDP_INTR2_EN_PING_PONG_S0_TE_DETECTED_SHFT                         0x1c
#define HWIO_MMSS_MDP_INTR2_EN_PING_PONG_3_TE_DETECTED_BMSK                     0x8000000
#define HWIO_MMSS_MDP_INTR2_EN_PING_PONG_3_TE_DETECTED_SHFT                          0x1b
#define HWIO_MMSS_MDP_INTR2_EN_PING_PONG_2_TE_DETECTED_BMSK                     0x4000000
#define HWIO_MMSS_MDP_INTR2_EN_PING_PONG_2_TE_DETECTED_SHFT                          0x1a
#define HWIO_MMSS_MDP_INTR2_EN_PING_PONG_1_TE_DETECTED_BMSK                     0x2000000
#define HWIO_MMSS_MDP_INTR2_EN_PING_PONG_1_TE_DETECTED_SHFT                          0x19
#define HWIO_MMSS_MDP_INTR2_EN_PING_PONG_0_TE_DETECTED_BMSK                     0x1000000
#define HWIO_MMSS_MDP_INTR2_EN_PING_PONG_0_TE_DETECTED_SHFT                          0x18
#define HWIO_MMSS_MDP_INTR2_EN_PING_PONG_S0_TEAR_DETECTED_BMSK                   0x400000
#define HWIO_MMSS_MDP_INTR2_EN_PING_PONG_S0_TEAR_DETECTED_SHFT                       0x16
#define HWIO_MMSS_MDP_INTR2_EN_PING_PONG_3_TEAR_DETECTED_BMSK                     0x80000
#define HWIO_MMSS_MDP_INTR2_EN_PING_PONG_3_TEAR_DETECTED_SHFT                        0x13
#define HWIO_MMSS_MDP_INTR2_EN_PING_PONG_2_TEAR_DETECTED_BMSK                     0x40000
#define HWIO_MMSS_MDP_INTR2_EN_PING_PONG_2_TEAR_DETECTED_SHFT                        0x12
#define HWIO_MMSS_MDP_INTR2_EN_PING_PONG_1_TEAR_DETECTED_BMSK                     0x20000
#define HWIO_MMSS_MDP_INTR2_EN_PING_PONG_1_TEAR_DETECTED_SHFT                        0x11
#define HWIO_MMSS_MDP_INTR2_EN_PING_PONG_0_TEAR_DETECTED_BMSK                     0x10000
#define HWIO_MMSS_MDP_INTR2_EN_PING_PONG_0_TEAR_DETECTED_SHFT                        0x10
#define HWIO_MMSS_MDP_INTR2_EN_PING_PONG_3_CWB_OVERFLOW_BMSK                       0x8000
#define HWIO_MMSS_MDP_INTR2_EN_PING_PONG_3_CWB_OVERFLOW_SHFT                          0xf
#define HWIO_MMSS_MDP_INTR2_EN_PING_PONG_2_CWB_OVERFLOW_BMSK                       0x4000
#define HWIO_MMSS_MDP_INTR2_EN_PING_PONG_2_CWB_OVERFLOW_SHFT                          0xe
#define HWIO_MMSS_MDP_INTR2_EN_PING_PONG_S0_RD_PTR_BMSK                             0x100
#define HWIO_MMSS_MDP_INTR2_EN_PING_PONG_S0_RD_PTR_SHFT                               0x8
#define HWIO_MMSS_MDP_INTR2_EN_PING_PONG_S0_WR_PTR_BMSK                              0x10
#define HWIO_MMSS_MDP_INTR2_EN_PING_PONG_S0_WR_PTR_SHFT                               0x4
#define HWIO_MMSS_MDP_INTR2_EN_PING_PONG_S0_AUTOREFRESH_DONE_BMSK                     0x1
#define HWIO_MMSS_MDP_INTR2_EN_PING_PONG_S0_AUTOREFRESH_DONE_SHFT                     0x0

#define HWIO_MMSS_MDP_INTR2_STATUS_ADDR                                        (MMSS_MDP_SSPP_TOP0_REG_BASE      + 0x0000000c)
#define HWIO_MMSS_MDP_INTR2_STATUS_RMSK                                        0x1f4fc111
#define HWIO_MMSS_MDP_INTR2_STATUS_IN          \
        in_dword_masked(HWIO_MMSS_MDP_INTR2_STATUS_ADDR, HWIO_MMSS_MDP_INTR2_STATUS_RMSK)
#define HWIO_MMSS_MDP_INTR2_STATUS_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_INTR2_STATUS_ADDR, m)
#define HWIO_MMSS_MDP_INTR2_STATUS_PING_PONG_S0_TE_DETECTED_BMSK               0x10000000
#define HWIO_MMSS_MDP_INTR2_STATUS_PING_PONG_S0_TE_DETECTED_SHFT                     0x1c
#define HWIO_MMSS_MDP_INTR2_STATUS_PING_PONG_3_TE_DETECTED_BMSK                 0x8000000
#define HWIO_MMSS_MDP_INTR2_STATUS_PING_PONG_3_TE_DETECTED_SHFT                      0x1b
#define HWIO_MMSS_MDP_INTR2_STATUS_PING_PONG_2_TE_DETECTED_BMSK                 0x4000000
#define HWIO_MMSS_MDP_INTR2_STATUS_PING_PONG_2_TE_DETECTED_SHFT                      0x1a
#define HWIO_MMSS_MDP_INTR2_STATUS_PING_PONG_1_TE_DETECTED_BMSK                 0x2000000
#define HWIO_MMSS_MDP_INTR2_STATUS_PING_PONG_1_TE_DETECTED_SHFT                      0x19
#define HWIO_MMSS_MDP_INTR2_STATUS_PING_PONG_0_TE_DETECTED_BMSK                 0x1000000
#define HWIO_MMSS_MDP_INTR2_STATUS_PING_PONG_0_TE_DETECTED_SHFT                      0x18
#define HWIO_MMSS_MDP_INTR2_STATUS_PING_PONG_S0_TEAR_DETECTED_BMSK               0x400000
#define HWIO_MMSS_MDP_INTR2_STATUS_PING_PONG_S0_TEAR_DETECTED_SHFT                   0x16
#define HWIO_MMSS_MDP_INTR2_STATUS_PING_PONG_3_TEAR_DETECTED_BMSK                 0x80000
#define HWIO_MMSS_MDP_INTR2_STATUS_PING_PONG_3_TEAR_DETECTED_SHFT                    0x13
#define HWIO_MMSS_MDP_INTR2_STATUS_PING_PONG_2_TEAR_DETECTED_BMSK                 0x40000
#define HWIO_MMSS_MDP_INTR2_STATUS_PING_PONG_2_TEAR_DETECTED_SHFT                    0x12
#define HWIO_MMSS_MDP_INTR2_STATUS_PING_PONG_1_TEAR_DETECTED_BMSK                 0x20000
#define HWIO_MMSS_MDP_INTR2_STATUS_PING_PONG_1_TEAR_DETECTED_SHFT                    0x11
#define HWIO_MMSS_MDP_INTR2_STATUS_PING_PONG_0_TEAR_DETECTED_BMSK                 0x10000
#define HWIO_MMSS_MDP_INTR2_STATUS_PING_PONG_0_TEAR_DETECTED_SHFT                    0x10
#define HWIO_MMSS_MDP_INTR2_STATUS_PING_PONG_3_CWB_OVERFLOW_BMSK                   0x8000
#define HWIO_MMSS_MDP_INTR2_STATUS_PING_PONG_3_CWB_OVERFLOW_SHFT                      0xf
#define HWIO_MMSS_MDP_INTR2_STATUS_PING_PONG_2_CWB_OVERFLOW_BMSK                   0x4000
#define HWIO_MMSS_MDP_INTR2_STATUS_PING_PONG_2_CWB_OVERFLOW_SHFT                      0xe
#define HWIO_MMSS_MDP_INTR2_STATUS_PING_PONG_S0_RD_PTR_BMSK                         0x100
#define HWIO_MMSS_MDP_INTR2_STATUS_PING_PONG_S0_RD_PTR_SHFT                           0x8
#define HWIO_MMSS_MDP_INTR2_STATUS_PING_PONG_S0_WR_PTR_BMSK                          0x10
#define HWIO_MMSS_MDP_INTR2_STATUS_PING_PONG_S0_WR_PTR_SHFT                           0x4
#define HWIO_MMSS_MDP_INTR2_STATUS_PING_PONG_S0_AUTOREFRESH_DONE_BMSK                 0x1
#define HWIO_MMSS_MDP_INTR2_STATUS_PING_PONG_S0_AUTOREFRESH_DONE_SHFT                 0x0

#define HWIO_MMSS_MDP_INTR_EN_ADDR                                             (MMSS_MDP_SSPP_TOP0_REG_BASE      + 0x00000010)
#define HWIO_MMSS_MDP_INTR_EN_RMSK                                             0xffffffff
#define HWIO_MMSS_MDP_INTR_EN_IN          \
        in_dword_masked(HWIO_MMSS_MDP_INTR_EN_ADDR, HWIO_MMSS_MDP_INTR_EN_RMSK)
#define HWIO_MMSS_MDP_INTR_EN_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_INTR_EN_ADDR, m)
#define HWIO_MMSS_MDP_INTR_EN_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_INTR_EN_ADDR,v)
#define HWIO_MMSS_MDP_INTR_EN_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_INTR_EN_ADDR,m,v,HWIO_MMSS_MDP_INTR_EN_IN)
#define HWIO_MMSS_MDP_INTR_EN_INTF_3_VSYNC_BMSK                                0x80000000
#define HWIO_MMSS_MDP_INTR_EN_INTF_3_VSYNC_SHFT                                      0x1f
#define HWIO_MMSS_MDP_INTR_EN_INTF_3_UNDERRUN_BMSK                             0x40000000
#define HWIO_MMSS_MDP_INTR_EN_INTF_3_UNDERRUN_SHFT                                   0x1e
#define HWIO_MMSS_MDP_INTR_EN_INTF_2_VSYNC_BMSK                                0x20000000
#define HWIO_MMSS_MDP_INTR_EN_INTF_2_VSYNC_SHFT                                      0x1d
#define HWIO_MMSS_MDP_INTR_EN_INTF_2_UNDERRUN_BMSK                             0x10000000
#define HWIO_MMSS_MDP_INTR_EN_INTF_2_UNDERRUN_SHFT                                   0x1c
#define HWIO_MMSS_MDP_INTR_EN_INTF_1_VSYNC_BMSK                                 0x8000000
#define HWIO_MMSS_MDP_INTR_EN_INTF_1_VSYNC_SHFT                                      0x1b
#define HWIO_MMSS_MDP_INTR_EN_INTF_1_UNDERRUN_BMSK                              0x4000000
#define HWIO_MMSS_MDP_INTR_EN_INTF_1_UNDERRUN_SHFT                                   0x1a
#define HWIO_MMSS_MDP_INTR_EN_INTF_0_VSYNC_BMSK                                 0x2000000
#define HWIO_MMSS_MDP_INTR_EN_INTF_0_VSYNC_SHFT                                      0x19
#define HWIO_MMSS_MDP_INTR_EN_INTF_0_UNDERRUN_BMSK                              0x1000000
#define HWIO_MMSS_MDP_INTR_EN_INTF_0_UNDERRUN_SHFT                                   0x18
#define HWIO_MMSS_MDP_INTR_EN_PING_PONG_3_AUTOREFRESH_DONE_BMSK                  0x800000
#define HWIO_MMSS_MDP_INTR_EN_PING_PONG_3_AUTOREFRESH_DONE_SHFT                      0x17
#define HWIO_MMSS_MDP_INTR_EN_PING_PONG_2_AUTOREFRESH_DONE_BMSK                  0x400000
#define HWIO_MMSS_MDP_INTR_EN_PING_PONG_2_AUTOREFRESH_DONE_SHFT                      0x16
#define HWIO_MMSS_MDP_INTR_EN_PING_PONG_1_AUTOREFRESH_DONE_BMSK                  0x200000
#define HWIO_MMSS_MDP_INTR_EN_PING_PONG_1_AUTOREFRESH_DONE_SHFT                      0x15
#define HWIO_MMSS_MDP_INTR_EN_PING_PONG_0_AUTOREFRESH_DONE_BMSK                  0x100000
#define HWIO_MMSS_MDP_INTR_EN_PING_PONG_0_AUTOREFRESH_DONE_SHFT                      0x14
#define HWIO_MMSS_MDP_INTR_EN_PING_PONG_3_WR_PTR_BMSK                             0x80000
#define HWIO_MMSS_MDP_INTR_EN_PING_PONG_3_WR_PTR_SHFT                                0x13
#define HWIO_MMSS_MDP_INTR_EN_PING_PONG_2_WR_PTR_BMSK                             0x40000
#define HWIO_MMSS_MDP_INTR_EN_PING_PONG_2_WR_PTR_SHFT                                0x12
#define HWIO_MMSS_MDP_INTR_EN_PING_PONG_1_WR_PTR_BMSK                             0x20000
#define HWIO_MMSS_MDP_INTR_EN_PING_PONG_1_WR_PTR_SHFT                                0x11
#define HWIO_MMSS_MDP_INTR_EN_PING_PONG_0_WR_PTR_BMSK                             0x10000
#define HWIO_MMSS_MDP_INTR_EN_PING_PONG_0_WR_PTR_SHFT                                0x10
#define HWIO_MMSS_MDP_INTR_EN_PING_PONG_3_RD_PTR_BMSK                              0x8000
#define HWIO_MMSS_MDP_INTR_EN_PING_PONG_3_RD_PTR_SHFT                                 0xf
#define HWIO_MMSS_MDP_INTR_EN_PING_PONG_2_RD_PTR_BMSK                              0x4000
#define HWIO_MMSS_MDP_INTR_EN_PING_PONG_2_RD_PTR_SHFT                                 0xe
#define HWIO_MMSS_MDP_INTR_EN_PING_PONG_1_RD_PTR_BMSK                              0x2000
#define HWIO_MMSS_MDP_INTR_EN_PING_PONG_1_RD_PTR_SHFT                                 0xd
#define HWIO_MMSS_MDP_INTR_EN_PING_PONG_0_RD_PTR_BMSK                              0x1000
#define HWIO_MMSS_MDP_INTR_EN_PING_PONG_0_RD_PTR_SHFT                                 0xc
#define HWIO_MMSS_MDP_INTR_EN_PING_PONG_3_DONE_BMSK                                 0x800
#define HWIO_MMSS_MDP_INTR_EN_PING_PONG_3_DONE_SHFT                                   0xb
#define HWIO_MMSS_MDP_INTR_EN_PING_PONG_2_DONE_BMSK                                 0x400
#define HWIO_MMSS_MDP_INTR_EN_PING_PONG_2_DONE_SHFT                                   0xa
#define HWIO_MMSS_MDP_INTR_EN_PING_PONG_1_DONE_BMSK                                 0x200
#define HWIO_MMSS_MDP_INTR_EN_PING_PONG_1_DONE_SHFT                                   0x9
#define HWIO_MMSS_MDP_INTR_EN_PING_PONG_0_DONE_BMSK                                 0x100
#define HWIO_MMSS_MDP_INTR_EN_PING_PONG_0_DONE_SHFT                                   0x8
#define HWIO_MMSS_MDP_INTR_EN_WD_TIMER_4_DONE_BMSK                                   0x80
#define HWIO_MMSS_MDP_INTR_EN_WD_TIMER_4_DONE_SHFT                                    0x7
#define HWIO_MMSS_MDP_INTR_EN_WD_TIMER_3_DONE_BMSK                                   0x40
#define HWIO_MMSS_MDP_INTR_EN_WD_TIMER_3_DONE_SHFT                                    0x6
#define HWIO_MMSS_MDP_INTR_EN_WD_TIMER_2_DONE_BMSK                                   0x20
#define HWIO_MMSS_MDP_INTR_EN_WD_TIMER_2_DONE_SHFT                                    0x5
#define HWIO_MMSS_MDP_INTR_EN_WB_2_DONE_BMSK                                         0x10
#define HWIO_MMSS_MDP_INTR_EN_WB_2_DONE_SHFT                                          0x4
#define HWIO_MMSS_MDP_INTR_EN_WD_TIMER_1_DONE_BMSK                                    0x8
#define HWIO_MMSS_MDP_INTR_EN_WD_TIMER_1_DONE_SHFT                                    0x3
#define HWIO_MMSS_MDP_INTR_EN_WD_TIMER_0_DONE_BMSK                                    0x4
#define HWIO_MMSS_MDP_INTR_EN_WD_TIMER_0_DONE_SHFT                                    0x2
#define HWIO_MMSS_MDP_INTR_EN_WB_1_DONE_BMSK                                          0x2
#define HWIO_MMSS_MDP_INTR_EN_WB_1_DONE_SHFT                                          0x1
#define HWIO_MMSS_MDP_INTR_EN_WB_0_DONE_BMSK                                          0x1
#define HWIO_MMSS_MDP_INTR_EN_WB_0_DONE_SHFT                                          0x0

#define HWIO_MMSS_MDP_INTR_STATUS_ADDR                                         (MMSS_MDP_SSPP_TOP0_REG_BASE      + 0x00000014)
#define HWIO_MMSS_MDP_INTR_STATUS_RMSK                                         0xffffffff
#define HWIO_MMSS_MDP_INTR_STATUS_IN          \
        in_dword_masked(HWIO_MMSS_MDP_INTR_STATUS_ADDR, HWIO_MMSS_MDP_INTR_STATUS_RMSK)
#define HWIO_MMSS_MDP_INTR_STATUS_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_INTR_STATUS_ADDR, m)
#define HWIO_MMSS_MDP_INTR_STATUS_INTF_3_VSYNC_BMSK                            0x80000000
#define HWIO_MMSS_MDP_INTR_STATUS_INTF_3_VSYNC_SHFT                                  0x1f
#define HWIO_MMSS_MDP_INTR_STATUS_INTF_3_UNDERRUN_BMSK                         0x40000000
#define HWIO_MMSS_MDP_INTR_STATUS_INTF_3_UNDERRUN_SHFT                               0x1e
#define HWIO_MMSS_MDP_INTR_STATUS_INTF_2_VSYNC_BMSK                            0x20000000
#define HWIO_MMSS_MDP_INTR_STATUS_INTF_2_VSYNC_SHFT                                  0x1d
#define HWIO_MMSS_MDP_INTR_STATUS_INTF_2_UNDERRUN_BMSK                         0x10000000
#define HWIO_MMSS_MDP_INTR_STATUS_INTF_2_UNDERRUN_SHFT                               0x1c
#define HWIO_MMSS_MDP_INTR_STATUS_INTF_1_VSYNC_BMSK                             0x8000000
#define HWIO_MMSS_MDP_INTR_STATUS_INTF_1_VSYNC_SHFT                                  0x1b
#define HWIO_MMSS_MDP_INTR_STATUS_INTF_1_UNDERRUN_BMSK                          0x4000000
#define HWIO_MMSS_MDP_INTR_STATUS_INTF_1_UNDERRUN_SHFT                               0x1a
#define HWIO_MMSS_MDP_INTR_STATUS_INTF_0_VSYNC_BMSK                             0x2000000
#define HWIO_MMSS_MDP_INTR_STATUS_INTF_0_VSYNC_SHFT                                  0x19
#define HWIO_MMSS_MDP_INTR_STATUS_INTF_0_UNDERRUN_BMSK                          0x1000000
#define HWIO_MMSS_MDP_INTR_STATUS_INTF_0_UNDERRUN_SHFT                               0x18
#define HWIO_MMSS_MDP_INTR_STATUS_PING_PONG_3_AUTOREFRESH_DONE_BMSK              0x800000
#define HWIO_MMSS_MDP_INTR_STATUS_PING_PONG_3_AUTOREFRESH_DONE_SHFT                  0x17
#define HWIO_MMSS_MDP_INTR_STATUS_PING_PONG_2_AUTOREFRESH_DONE_BMSK              0x400000
#define HWIO_MMSS_MDP_INTR_STATUS_PING_PONG_2_AUTOREFRESH_DONE_SHFT                  0x16
#define HWIO_MMSS_MDP_INTR_STATUS_PING_PONG_1_AUTOREFRESH_DONE_BMSK              0x200000
#define HWIO_MMSS_MDP_INTR_STATUS_PING_PONG_1_AUTOREFRESH_DONE_SHFT                  0x15
#define HWIO_MMSS_MDP_INTR_STATUS_PING_PONG_0_AUTOREFRESH_DONE_BMSK              0x100000
#define HWIO_MMSS_MDP_INTR_STATUS_PING_PONG_0_AUTOREFRESH_DONE_SHFT                  0x14
#define HWIO_MMSS_MDP_INTR_STATUS_PING_PONG_3_WR_PTR_BMSK                         0x80000
#define HWIO_MMSS_MDP_INTR_STATUS_PING_PONG_3_WR_PTR_SHFT                            0x13
#define HWIO_MMSS_MDP_INTR_STATUS_PING_PONG_2_WR_PTR_BMSK                         0x40000
#define HWIO_MMSS_MDP_INTR_STATUS_PING_PONG_2_WR_PTR_SHFT                            0x12
#define HWIO_MMSS_MDP_INTR_STATUS_PING_PONG_1_WR_PTR_BMSK                         0x20000
#define HWIO_MMSS_MDP_INTR_STATUS_PING_PONG_1_WR_PTR_SHFT                            0x11
#define HWIO_MMSS_MDP_INTR_STATUS_PING_PONG_0_WR_PTR_BMSK                         0x10000
#define HWIO_MMSS_MDP_INTR_STATUS_PING_PONG_0_WR_PTR_SHFT                            0x10
#define HWIO_MMSS_MDP_INTR_STATUS_PING_PONG_3_RD_PTR_BMSK                          0x8000
#define HWIO_MMSS_MDP_INTR_STATUS_PING_PONG_3_RD_PTR_SHFT                             0xf
#define HWIO_MMSS_MDP_INTR_STATUS_PING_PONG_2_RD_PTR_BMSK                          0x4000
#define HWIO_MMSS_MDP_INTR_STATUS_PING_PONG_2_RD_PTR_SHFT                             0xe
#define HWIO_MMSS_MDP_INTR_STATUS_PING_PONG_1_RD_PTR_BMSK                          0x2000
#define HWIO_MMSS_MDP_INTR_STATUS_PING_PONG_1_RD_PTR_SHFT                             0xd
#define HWIO_MMSS_MDP_INTR_STATUS_PING_PONG_0_RD_PTR_BMSK                          0x1000
#define HWIO_MMSS_MDP_INTR_STATUS_PING_PONG_0_RD_PTR_SHFT                             0xc
#define HWIO_MMSS_MDP_INTR_STATUS_PING_PONG_3_DONE_BMSK                             0x800
#define HWIO_MMSS_MDP_INTR_STATUS_PING_PONG_3_DONE_SHFT                               0xb
#define HWIO_MMSS_MDP_INTR_STATUS_PING_PONG_2_DONE_BMSK                             0x400
#define HWIO_MMSS_MDP_INTR_STATUS_PING_PONG_2_DONE_SHFT                               0xa
#define HWIO_MMSS_MDP_INTR_STATUS_PING_PONG_1_DONE_BMSK                             0x200
#define HWIO_MMSS_MDP_INTR_STATUS_PING_PONG_1_DONE_SHFT                               0x9
#define HWIO_MMSS_MDP_INTR_STATUS_PING_PONG_0_DONE_BMSK                             0x100
#define HWIO_MMSS_MDP_INTR_STATUS_PING_PONG_0_DONE_SHFT                               0x8
#define HWIO_MMSS_MDP_INTR_STATUS_WD_TIMER_4_DONE_BMSK                               0x80
#define HWIO_MMSS_MDP_INTR_STATUS_WD_TIMER_4_DONE_SHFT                                0x7
#define HWIO_MMSS_MDP_INTR_STATUS_WD_TIMER_3_DONE_BMSK                               0x40
#define HWIO_MMSS_MDP_INTR_STATUS_WD_TIMER_3_DONE_SHFT                                0x6
#define HWIO_MMSS_MDP_INTR_STATUS_WD_TIMER_2_DONE_BMSK                               0x20
#define HWIO_MMSS_MDP_INTR_STATUS_WD_TIMER_2_DONE_SHFT                                0x5
#define HWIO_MMSS_MDP_INTR_STATUS_WB_2_DONE_BMSK                                     0x10
#define HWIO_MMSS_MDP_INTR_STATUS_WB_2_DONE_SHFT                                      0x4
#define HWIO_MMSS_MDP_INTR_STATUS_WD_TIMER_1_DONE_BMSK                                0x8
#define HWIO_MMSS_MDP_INTR_STATUS_WD_TIMER_1_DONE_SHFT                                0x3
#define HWIO_MMSS_MDP_INTR_STATUS_WD_TIMER_0_DONE_BMSK                                0x4
#define HWIO_MMSS_MDP_INTR_STATUS_WD_TIMER_0_DONE_SHFT                                0x2
#define HWIO_MMSS_MDP_INTR_STATUS_WB_1_DONE_BMSK                                      0x2
#define HWIO_MMSS_MDP_INTR_STATUS_WB_1_DONE_SHFT                                      0x1
#define HWIO_MMSS_MDP_INTR_STATUS_WB_0_DONE_BMSK                                      0x1
#define HWIO_MMSS_MDP_INTR_STATUS_WB_0_DONE_SHFT                                      0x0

#define HWIO_MMSS_MDP_INTR_CLEAR_ADDR                                          (MMSS_MDP_SSPP_TOP0_REG_BASE      + 0x00000018)
#define HWIO_MMSS_MDP_INTR_CLEAR_RMSK                                          0xffffffff
#define HWIO_MMSS_MDP_INTR_CLEAR_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_INTR_CLEAR_ADDR,v)
#define HWIO_MMSS_MDP_INTR_CLEAR_INTF_3_VSYNC_BMSK                             0x80000000
#define HWIO_MMSS_MDP_INTR_CLEAR_INTF_3_VSYNC_SHFT                                   0x1f
#define HWIO_MMSS_MDP_INTR_CLEAR_INTF_3_UNDERRUN_BMSK                          0x40000000
#define HWIO_MMSS_MDP_INTR_CLEAR_INTF_3_UNDERRUN_SHFT                                0x1e
#define HWIO_MMSS_MDP_INTR_CLEAR_INTF_2_VSYNC_BMSK                             0x20000000
#define HWIO_MMSS_MDP_INTR_CLEAR_INTF_2_VSYNC_SHFT                                   0x1d
#define HWIO_MMSS_MDP_INTR_CLEAR_INTF_2_UNDERRUN_BMSK                          0x10000000
#define HWIO_MMSS_MDP_INTR_CLEAR_INTF_2_UNDERRUN_SHFT                                0x1c
#define HWIO_MMSS_MDP_INTR_CLEAR_INTF_1_VSYNC_BMSK                              0x8000000
#define HWIO_MMSS_MDP_INTR_CLEAR_INTF_1_VSYNC_SHFT                                   0x1b
#define HWIO_MMSS_MDP_INTR_CLEAR_INTF_1_UNDERRUN_BMSK                           0x4000000
#define HWIO_MMSS_MDP_INTR_CLEAR_INTF_1_UNDERRUN_SHFT                                0x1a
#define HWIO_MMSS_MDP_INTR_CLEAR_INTF_0_VSYNC_BMSK                              0x2000000
#define HWIO_MMSS_MDP_INTR_CLEAR_INTF_0_VSYNC_SHFT                                   0x19
#define HWIO_MMSS_MDP_INTR_CLEAR_INTF_0_UNDERRUN_BMSK                           0x1000000
#define HWIO_MMSS_MDP_INTR_CLEAR_INTF_0_UNDERRUN_SHFT                                0x18
#define HWIO_MMSS_MDP_INTR_CLEAR_PING_PONG_3_AUTOREFRESH_DONE_BMSK               0x800000
#define HWIO_MMSS_MDP_INTR_CLEAR_PING_PONG_3_AUTOREFRESH_DONE_SHFT                   0x17
#define HWIO_MMSS_MDP_INTR_CLEAR_PING_PONG_2_AUTOREFRESH_DONE_BMSK               0x400000
#define HWIO_MMSS_MDP_INTR_CLEAR_PING_PONG_2_AUTOREFRESH_DONE_SHFT                   0x16
#define HWIO_MMSS_MDP_INTR_CLEAR_PING_PONG_1_AUTOREFRESH_DONE_BMSK               0x200000
#define HWIO_MMSS_MDP_INTR_CLEAR_PING_PONG_1_AUTOREFRESH_DONE_SHFT                   0x15
#define HWIO_MMSS_MDP_INTR_CLEAR_PING_PONG_0_AUTOREFRESH_DONE_BMSK               0x100000
#define HWIO_MMSS_MDP_INTR_CLEAR_PING_PONG_0_AUTOREFRESH_DONE_SHFT                   0x14
#define HWIO_MMSS_MDP_INTR_CLEAR_PING_PONG_3_WR_PTR_BMSK                          0x80000
#define HWIO_MMSS_MDP_INTR_CLEAR_PING_PONG_3_WR_PTR_SHFT                             0x13
#define HWIO_MMSS_MDP_INTR_CLEAR_PING_PONG_2_WR_PTR_BMSK                          0x40000
#define HWIO_MMSS_MDP_INTR_CLEAR_PING_PONG_2_WR_PTR_SHFT                             0x12
#define HWIO_MMSS_MDP_INTR_CLEAR_PING_PONG_1_WR_PTR_BMSK                          0x20000
#define HWIO_MMSS_MDP_INTR_CLEAR_PING_PONG_1_WR_PTR_SHFT                             0x11
#define HWIO_MMSS_MDP_INTR_CLEAR_PING_PONG_0_WR_PTR_BMSK                          0x10000
#define HWIO_MMSS_MDP_INTR_CLEAR_PING_PONG_0_WR_PTR_SHFT                             0x10
#define HWIO_MMSS_MDP_INTR_CLEAR_PING_PONG_3_RD_PTR_BMSK                           0x8000
#define HWIO_MMSS_MDP_INTR_CLEAR_PING_PONG_3_RD_PTR_SHFT                              0xf
#define HWIO_MMSS_MDP_INTR_CLEAR_PING_PONG_2_RD_PTR_BMSK                           0x4000
#define HWIO_MMSS_MDP_INTR_CLEAR_PING_PONG_2_RD_PTR_SHFT                              0xe
#define HWIO_MMSS_MDP_INTR_CLEAR_PING_PONG_1_RD_PTR_BMSK                           0x2000
#define HWIO_MMSS_MDP_INTR_CLEAR_PING_PONG_1_RD_PTR_SHFT                              0xd
#define HWIO_MMSS_MDP_INTR_CLEAR_PING_PONG_0_RD_PTR_BMSK                           0x1000
#define HWIO_MMSS_MDP_INTR_CLEAR_PING_PONG_0_RD_PTR_SHFT                              0xc
#define HWIO_MMSS_MDP_INTR_CLEAR_PING_PONG_3_DONE_BMSK                              0x800
#define HWIO_MMSS_MDP_INTR_CLEAR_PING_PONG_3_DONE_SHFT                                0xb
#define HWIO_MMSS_MDP_INTR_CLEAR_PING_PONG_2_DONE_BMSK                              0x400
#define HWIO_MMSS_MDP_INTR_CLEAR_PING_PONG_2_DONE_SHFT                                0xa
#define HWIO_MMSS_MDP_INTR_CLEAR_PING_PONG_1_DONE_BMSK                              0x200
#define HWIO_MMSS_MDP_INTR_CLEAR_PING_PONG_1_DONE_SHFT                                0x9
#define HWIO_MMSS_MDP_INTR_CLEAR_PING_PONG_0_DONE_BMSK                              0x100
#define HWIO_MMSS_MDP_INTR_CLEAR_PING_PONG_0_DONE_SHFT                                0x8
#define HWIO_MMSS_MDP_INTR_CLEAR_WD_TIMER_4_DONE_BMSK                                0x80
#define HWIO_MMSS_MDP_INTR_CLEAR_WD_TIMER_4_DONE_SHFT                                 0x7
#define HWIO_MMSS_MDP_INTR_CLEAR_WD_TIMER_3_DONE_BMSK                                0x40
#define HWIO_MMSS_MDP_INTR_CLEAR_WD_TIMER_3_DONE_SHFT                                 0x6
#define HWIO_MMSS_MDP_INTR_CLEAR_WD_TIMER_2_DONE_BMSK                                0x20
#define HWIO_MMSS_MDP_INTR_CLEAR_WD_TIMER_2_DONE_SHFT                                 0x5
#define HWIO_MMSS_MDP_INTR_CLEAR_WB_2_DONE_BMSK                                      0x10
#define HWIO_MMSS_MDP_INTR_CLEAR_WB_2_DONE_SHFT                                       0x4
#define HWIO_MMSS_MDP_INTR_CLEAR_WD_TIMER_1_DONE_BMSK                                 0x8
#define HWIO_MMSS_MDP_INTR_CLEAR_WD_TIMER_1_DONE_SHFT                                 0x3
#define HWIO_MMSS_MDP_INTR_CLEAR_WD_TIMER_0_DONE_BMSK                                 0x4
#define HWIO_MMSS_MDP_INTR_CLEAR_WD_TIMER_0_DONE_SHFT                                 0x2
#define HWIO_MMSS_MDP_INTR_CLEAR_WB_1_DONE_BMSK                                       0x2
#define HWIO_MMSS_MDP_INTR_CLEAR_WB_1_DONE_SHFT                                       0x1
#define HWIO_MMSS_MDP_INTR_CLEAR_WB_0_DONE_BMSK                                       0x1
#define HWIO_MMSS_MDP_INTR_CLEAR_WB_0_DONE_SHFT                                       0x0

#define HWIO_MMSS_MDP_HIST_INTR_EN_ADDR                                        (MMSS_MDP_SSPP_TOP0_REG_BASE      + 0x0000001c)
#define HWIO_MMSS_MDP_HIST_INTR_EN_RMSK                                          0xf33f33
#define HWIO_MMSS_MDP_HIST_INTR_EN_IN          \
        in_dword_masked(HWIO_MMSS_MDP_HIST_INTR_EN_ADDR, HWIO_MMSS_MDP_HIST_INTR_EN_RMSK)
#define HWIO_MMSS_MDP_HIST_INTR_EN_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_HIST_INTR_EN_ADDR, m)
#define HWIO_MMSS_MDP_HIST_INTR_EN_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_HIST_INTR_EN_ADDR,v)
#define HWIO_MMSS_MDP_HIST_INTR_EN_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_HIST_INTR_EN_ADDR,m,v,HWIO_MMSS_MDP_HIST_INTR_EN_IN)
#define HWIO_MMSS_MDP_HIST_INTR_EN_DSPP_3_RESET_SEQ_DONE_BMSK                    0x800000
#define HWIO_MMSS_MDP_HIST_INTR_EN_DSPP_3_RESET_SEQ_DONE_SHFT                        0x17
#define HWIO_MMSS_MDP_HIST_INTR_EN_DSPP_3_DONE_BMSK                              0x400000
#define HWIO_MMSS_MDP_HIST_INTR_EN_DSPP_3_DONE_SHFT                                  0x16
#define HWIO_MMSS_MDP_HIST_INTR_EN_DSPP_2_RESET_SEQ_DONE_BMSK                    0x200000
#define HWIO_MMSS_MDP_HIST_INTR_EN_DSPP_2_RESET_SEQ_DONE_SHFT                        0x15
#define HWIO_MMSS_MDP_HIST_INTR_EN_DSPP_2_DONE_BMSK                              0x100000
#define HWIO_MMSS_MDP_HIST_INTR_EN_DSPP_2_DONE_SHFT                                  0x14
#define HWIO_MMSS_MDP_HIST_INTR_EN_DSPP_1_RESET_SEQ_DONE_BMSK                     0x20000
#define HWIO_MMSS_MDP_HIST_INTR_EN_DSPP_1_RESET_SEQ_DONE_SHFT                        0x11
#define HWIO_MMSS_MDP_HIST_INTR_EN_DSPP_1_DONE_BMSK                               0x10000
#define HWIO_MMSS_MDP_HIST_INTR_EN_DSPP_1_DONE_SHFT                                  0x10
#define HWIO_MMSS_MDP_HIST_INTR_EN_DSPP_0_RESET_SEQ_DONE_BMSK                      0x2000
#define HWIO_MMSS_MDP_HIST_INTR_EN_DSPP_0_RESET_SEQ_DONE_SHFT                         0xd
#define HWIO_MMSS_MDP_HIST_INTR_EN_DSPP_0_DONE_BMSK                                0x1000
#define HWIO_MMSS_MDP_HIST_INTR_EN_DSPP_0_DONE_SHFT                                   0xc
#define HWIO_MMSS_MDP_HIST_INTR_EN_VIG_3_RESET_SEQ_DONE_BMSK                        0x800
#define HWIO_MMSS_MDP_HIST_INTR_EN_VIG_3_RESET_SEQ_DONE_SHFT                          0xb
#define HWIO_MMSS_MDP_HIST_INTR_EN_VIG_3_DONE_BMSK                                  0x400
#define HWIO_MMSS_MDP_HIST_INTR_EN_VIG_3_DONE_SHFT                                    0xa
#define HWIO_MMSS_MDP_HIST_INTR_EN_VIG_2_RESET_SEQ_DONE_BMSK                        0x200
#define HWIO_MMSS_MDP_HIST_INTR_EN_VIG_2_RESET_SEQ_DONE_SHFT                          0x9
#define HWIO_MMSS_MDP_HIST_INTR_EN_VIG_2_DONE_BMSK                                  0x100
#define HWIO_MMSS_MDP_HIST_INTR_EN_VIG_2_DONE_SHFT                                    0x8
#define HWIO_MMSS_MDP_HIST_INTR_EN_VIG_1_RESET_SEQ_DONE_BMSK                         0x20
#define HWIO_MMSS_MDP_HIST_INTR_EN_VIG_1_RESET_SEQ_DONE_SHFT                          0x5
#define HWIO_MMSS_MDP_HIST_INTR_EN_VIG_1_DONE_BMSK                                   0x10
#define HWIO_MMSS_MDP_HIST_INTR_EN_VIG_1_DONE_SHFT                                    0x4
#define HWIO_MMSS_MDP_HIST_INTR_EN_VIG_0_RESET_SEQ_DONE_BMSK                          0x2
#define HWIO_MMSS_MDP_HIST_INTR_EN_VIG_0_RESET_SEQ_DONE_SHFT                          0x1
#define HWIO_MMSS_MDP_HIST_INTR_EN_VIG_0_DONE_BMSK                                    0x1
#define HWIO_MMSS_MDP_HIST_INTR_EN_VIG_0_DONE_SHFT                                    0x0

#define HWIO_MMSS_MDP_HIST_INTR_STATUS_ADDR                                    (MMSS_MDP_SSPP_TOP0_REG_BASE      + 0x00000020)
#define HWIO_MMSS_MDP_HIST_INTR_STATUS_RMSK                                      0xf33f33
#define HWIO_MMSS_MDP_HIST_INTR_STATUS_IN          \
        in_dword_masked(HWIO_MMSS_MDP_HIST_INTR_STATUS_ADDR, HWIO_MMSS_MDP_HIST_INTR_STATUS_RMSK)
#define HWIO_MMSS_MDP_HIST_INTR_STATUS_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_HIST_INTR_STATUS_ADDR, m)
#define HWIO_MMSS_MDP_HIST_INTR_STATUS_DSPP_3_RESET_SEQ_DONE_BMSK                0x800000
#define HWIO_MMSS_MDP_HIST_INTR_STATUS_DSPP_3_RESET_SEQ_DONE_SHFT                    0x17
#define HWIO_MMSS_MDP_HIST_INTR_STATUS_DSPP_3_DONE_BMSK                          0x400000
#define HWIO_MMSS_MDP_HIST_INTR_STATUS_DSPP_3_DONE_SHFT                              0x16
#define HWIO_MMSS_MDP_HIST_INTR_STATUS_DSPP_2_RESET_SEQ_DONE_BMSK                0x200000
#define HWIO_MMSS_MDP_HIST_INTR_STATUS_DSPP_2_RESET_SEQ_DONE_SHFT                    0x15
#define HWIO_MMSS_MDP_HIST_INTR_STATUS_DSPP_2_DONE_BMSK                          0x100000
#define HWIO_MMSS_MDP_HIST_INTR_STATUS_DSPP_2_DONE_SHFT                              0x14
#define HWIO_MMSS_MDP_HIST_INTR_STATUS_DSPP_1_RESET_SEQ_DONE_BMSK                 0x20000
#define HWIO_MMSS_MDP_HIST_INTR_STATUS_DSPP_1_RESET_SEQ_DONE_SHFT                    0x11
#define HWIO_MMSS_MDP_HIST_INTR_STATUS_DSPP_1_DONE_BMSK                           0x10000
#define HWIO_MMSS_MDP_HIST_INTR_STATUS_DSPP_1_DONE_SHFT                              0x10
#define HWIO_MMSS_MDP_HIST_INTR_STATUS_DSPP_0_RESET_SEQ_DONE_BMSK                  0x2000
#define HWIO_MMSS_MDP_HIST_INTR_STATUS_DSPP_0_RESET_SEQ_DONE_SHFT                     0xd
#define HWIO_MMSS_MDP_HIST_INTR_STATUS_DSPP_0_DONE_BMSK                            0x1000
#define HWIO_MMSS_MDP_HIST_INTR_STATUS_DSPP_0_DONE_SHFT                               0xc
#define HWIO_MMSS_MDP_HIST_INTR_STATUS_VIG_3_RESET_SEQ_DONE_BMSK                    0x800
#define HWIO_MMSS_MDP_HIST_INTR_STATUS_VIG_3_RESET_SEQ_DONE_SHFT                      0xb
#define HWIO_MMSS_MDP_HIST_INTR_STATUS_VIG_3_DONE_BMSK                              0x400
#define HWIO_MMSS_MDP_HIST_INTR_STATUS_VIG_3_DONE_SHFT                                0xa
#define HWIO_MMSS_MDP_HIST_INTR_STATUS_VIG_2_RESET_SEQ_DONE_BMSK                    0x200
#define HWIO_MMSS_MDP_HIST_INTR_STATUS_VIG_2_RESET_SEQ_DONE_SHFT                      0x9
#define HWIO_MMSS_MDP_HIST_INTR_STATUS_VIG_2_DONE_BMSK                              0x100
#define HWIO_MMSS_MDP_HIST_INTR_STATUS_VIG_2_DONE_SHFT                                0x8
#define HWIO_MMSS_MDP_HIST_INTR_STATUS_VIG_1_RESET_SEQ_DONE_BMSK                     0x20
#define HWIO_MMSS_MDP_HIST_INTR_STATUS_VIG_1_RESET_SEQ_DONE_SHFT                      0x5
#define HWIO_MMSS_MDP_HIST_INTR_STATUS_VIG_1_DONE_BMSK                               0x10
#define HWIO_MMSS_MDP_HIST_INTR_STATUS_VIG_1_DONE_SHFT                                0x4
#define HWIO_MMSS_MDP_HIST_INTR_STATUS_VIG_0_RESET_SEQ_DONE_BMSK                      0x2
#define HWIO_MMSS_MDP_HIST_INTR_STATUS_VIG_0_RESET_SEQ_DONE_SHFT                      0x1
#define HWIO_MMSS_MDP_HIST_INTR_STATUS_VIG_0_DONE_BMSK                                0x1
#define HWIO_MMSS_MDP_HIST_INTR_STATUS_VIG_0_DONE_SHFT                                0x0

#define HWIO_MMSS_MDP_HIST_INTR_CLEAR_ADDR                                     (MMSS_MDP_SSPP_TOP0_REG_BASE      + 0x00000024)
#define HWIO_MMSS_MDP_HIST_INTR_CLEAR_RMSK                                       0xf33f33
#define HWIO_MMSS_MDP_HIST_INTR_CLEAR_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_HIST_INTR_CLEAR_ADDR,v)
#define HWIO_MMSS_MDP_HIST_INTR_CLEAR_DSPP_3_RESET_SEQ_DONE_BMSK                 0x800000
#define HWIO_MMSS_MDP_HIST_INTR_CLEAR_DSPP_3_RESET_SEQ_DONE_SHFT                     0x17
#define HWIO_MMSS_MDP_HIST_INTR_CLEAR_DSPP_3_DONE_BMSK                           0x400000
#define HWIO_MMSS_MDP_HIST_INTR_CLEAR_DSPP_3_DONE_SHFT                               0x16
#define HWIO_MMSS_MDP_HIST_INTR_CLEAR_DSPP_2_RESET_SEQ_DONE_BMSK                 0x200000
#define HWIO_MMSS_MDP_HIST_INTR_CLEAR_DSPP_2_RESET_SEQ_DONE_SHFT                     0x15
#define HWIO_MMSS_MDP_HIST_INTR_CLEAR_DSPP_2_DONE_BMSK                           0x100000
#define HWIO_MMSS_MDP_HIST_INTR_CLEAR_DSPP_2_DONE_SHFT                               0x14
#define HWIO_MMSS_MDP_HIST_INTR_CLEAR_DSPP_1_RESET_SEQ_DONE_BMSK                  0x20000
#define HWIO_MMSS_MDP_HIST_INTR_CLEAR_DSPP_1_RESET_SEQ_DONE_SHFT                     0x11
#define HWIO_MMSS_MDP_HIST_INTR_CLEAR_DSPP_1_DONE_BMSK                            0x10000
#define HWIO_MMSS_MDP_HIST_INTR_CLEAR_DSPP_1_DONE_SHFT                               0x10
#define HWIO_MMSS_MDP_HIST_INTR_CLEAR_DSPP_0_RESET_SEQ_DONE_BMSK                   0x2000
#define HWIO_MMSS_MDP_HIST_INTR_CLEAR_DSPP_0_RESET_SEQ_DONE_SHFT                      0xd
#define HWIO_MMSS_MDP_HIST_INTR_CLEAR_DSPP_0_DONE_BMSK                             0x1000
#define HWIO_MMSS_MDP_HIST_INTR_CLEAR_DSPP_0_DONE_SHFT                                0xc
#define HWIO_MMSS_MDP_HIST_INTR_CLEAR_VIG_3_RESET_SEQ_DONE_BMSK                     0x800
#define HWIO_MMSS_MDP_HIST_INTR_CLEAR_VIG_3_RESET_SEQ_DONE_SHFT                       0xb
#define HWIO_MMSS_MDP_HIST_INTR_CLEAR_VIG_3_DONE_BMSK                               0x400
#define HWIO_MMSS_MDP_HIST_INTR_CLEAR_VIG_3_DONE_SHFT                                 0xa
#define HWIO_MMSS_MDP_HIST_INTR_CLEAR_VIG_2_RESET_SEQ_DONE_BMSK                     0x200
#define HWIO_MMSS_MDP_HIST_INTR_CLEAR_VIG_2_RESET_SEQ_DONE_SHFT                       0x9
#define HWIO_MMSS_MDP_HIST_INTR_CLEAR_VIG_2_DONE_BMSK                               0x100
#define HWIO_MMSS_MDP_HIST_INTR_CLEAR_VIG_2_DONE_SHFT                                 0x8
#define HWIO_MMSS_MDP_HIST_INTR_CLEAR_VIG_1_RESET_SEQ_DONE_BMSK                      0x20
#define HWIO_MMSS_MDP_HIST_INTR_CLEAR_VIG_1_RESET_SEQ_DONE_SHFT                       0x5
#define HWIO_MMSS_MDP_HIST_INTR_CLEAR_VIG_1_DONE_BMSK                                0x10
#define HWIO_MMSS_MDP_HIST_INTR_CLEAR_VIG_1_DONE_SHFT                                 0x4
#define HWIO_MMSS_MDP_HIST_INTR_CLEAR_VIG_0_RESET_SEQ_DONE_BMSK                       0x2
#define HWIO_MMSS_MDP_HIST_INTR_CLEAR_VIG_0_RESET_SEQ_DONE_SHFT                       0x1
#define HWIO_MMSS_MDP_HIST_INTR_CLEAR_VIG_0_DONE_BMSK                                 0x1
#define HWIO_MMSS_MDP_HIST_INTR_CLEAR_VIG_0_DONE_SHFT                                 0x0

#define HWIO_MMSS_MDP_MDP_SSPP_SPARE_0_ADDR                                    (MMSS_MDP_SSPP_TOP0_REG_BASE      + 0x00000028)
#define HWIO_MMSS_MDP_MDP_SSPP_SPARE_0_RMSK                                    0xffffffff
#define HWIO_MMSS_MDP_MDP_SSPP_SPARE_0_IN          \
        in_dword_masked(HWIO_MMSS_MDP_MDP_SSPP_SPARE_0_ADDR, HWIO_MMSS_MDP_MDP_SSPP_SPARE_0_RMSK)
#define HWIO_MMSS_MDP_MDP_SSPP_SPARE_0_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_MDP_SSPP_SPARE_0_ADDR, m)
#define HWIO_MMSS_MDP_MDP_SSPP_SPARE_0_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_MDP_SSPP_SPARE_0_ADDR,v)
#define HWIO_MMSS_MDP_MDP_SSPP_SPARE_0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_MDP_SSPP_SPARE_0_ADDR,m,v,HWIO_MMSS_MDP_MDP_SSPP_SPARE_0_IN)
#define HWIO_MMSS_MDP_MDP_SSPP_SPARE_0_MDP_SSPP_SPARE0_BMSK                    0xffffffff
#define HWIO_MMSS_MDP_MDP_SSPP_SPARE_0_MDP_SSPP_SPARE0_SHFT                           0x0

#define HWIO_MMSS_MDP_INTR2_CLEAR_ADDR                                         (MMSS_MDP_SSPP_TOP0_REG_BASE      + 0x0000002c)
#define HWIO_MMSS_MDP_INTR2_CLEAR_RMSK                                         0x1f4fc111
#define HWIO_MMSS_MDP_INTR2_CLEAR_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_INTR2_CLEAR_ADDR,v)
#define HWIO_MMSS_MDP_INTR2_CLEAR_PING_PONG_S0_TE_DETECTED_BMSK                0x10000000
#define HWIO_MMSS_MDP_INTR2_CLEAR_PING_PONG_S0_TE_DETECTED_SHFT                      0x1c
#define HWIO_MMSS_MDP_INTR2_CLEAR_PING_PONG_3_TE_DETECTED_BMSK                  0x8000000
#define HWIO_MMSS_MDP_INTR2_CLEAR_PING_PONG_3_TE_DETECTED_SHFT                       0x1b
#define HWIO_MMSS_MDP_INTR2_CLEAR_PING_PONG_2_TE_DETECTED_BMSK                  0x4000000
#define HWIO_MMSS_MDP_INTR2_CLEAR_PING_PONG_2_TE_DETECTED_SHFT                       0x1a
#define HWIO_MMSS_MDP_INTR2_CLEAR_PING_PONG_1_TE_DETECTED_BMSK                  0x2000000
#define HWIO_MMSS_MDP_INTR2_CLEAR_PING_PONG_1_TE_DETECTED_SHFT                       0x19
#define HWIO_MMSS_MDP_INTR2_CLEAR_PING_PONG_0_TE_DETECTED_BMSK                  0x1000000
#define HWIO_MMSS_MDP_INTR2_CLEAR_PING_PONG_0_TE_DETECTED_SHFT                       0x18
#define HWIO_MMSS_MDP_INTR2_CLEAR_PING_PONG_S0_TEAR_DETECTED_BMSK                0x400000
#define HWIO_MMSS_MDP_INTR2_CLEAR_PING_PONG_S0_TEAR_DETECTED_SHFT                    0x16
#define HWIO_MMSS_MDP_INTR2_CLEAR_PING_PONG_3_TEAR_DETECTED_BMSK                  0x80000
#define HWIO_MMSS_MDP_INTR2_CLEAR_PING_PONG_3_TEAR_DETECTED_SHFT                     0x13
#define HWIO_MMSS_MDP_INTR2_CLEAR_PING_PONG_2_TEAR_DETECTED_BMSK                  0x40000
#define HWIO_MMSS_MDP_INTR2_CLEAR_PING_PONG_2_TEAR_DETECTED_SHFT                     0x12
#define HWIO_MMSS_MDP_INTR2_CLEAR_PING_PONG_1_TEAR_DETECTED_BMSK                  0x20000
#define HWIO_MMSS_MDP_INTR2_CLEAR_PING_PONG_1_TEAR_DETECTED_SHFT                     0x11
#define HWIO_MMSS_MDP_INTR2_CLEAR_PING_PONG_0_TEAR_DETECTED_BMSK                  0x10000
#define HWIO_MMSS_MDP_INTR2_CLEAR_PING_PONG_0_TEAR_DETECTED_SHFT                     0x10
#define HWIO_MMSS_MDP_INTR2_CLEAR_PING_PONG_3_CWB_OVERFLOW_BMSK                    0x8000
#define HWIO_MMSS_MDP_INTR2_CLEAR_PING_PONG_3_CWB_OVERFLOW_SHFT                       0xf
#define HWIO_MMSS_MDP_INTR2_CLEAR_PING_PONG_2_CWB_OVERFLOW_BMSK                    0x4000
#define HWIO_MMSS_MDP_INTR2_CLEAR_PING_PONG_2_CWB_OVERFLOW_SHFT                       0xe
#define HWIO_MMSS_MDP_INTR2_CLEAR_PING_PONG_S0_RD_PTR_BMSK                          0x100
#define HWIO_MMSS_MDP_INTR2_CLEAR_PING_PONG_S0_RD_PTR_SHFT                            0x8
#define HWIO_MMSS_MDP_INTR2_CLEAR_PING_PONG_S0_WR_PTR_BMSK                           0x10
#define HWIO_MMSS_MDP_INTR2_CLEAR_PING_PONG_S0_WR_PTR_SHFT                            0x4
#define HWIO_MMSS_MDP_INTR2_CLEAR_PING_PONG_S0_AUTOREFRESH_DONE_BMSK                  0x1
#define HWIO_MMSS_MDP_INTR2_CLEAR_PING_PONG_S0_AUTOREFRESH_DONE_SHFT                  0x0

/*----------------------------------------------------------------------------
 * MODULE: MMSS_MDP_SMP_TOP0
 *--------------------------------------------------------------------------*/

#define HWIO_MMSS_MDP_TRAFFIC_SHAPER_RD_CLIENT_0_ADDR                           (MMSS_MDP_SMP_TOP0_REG_BASE      + 0x00000000)
#define HWIO_MMSS_MDP_TRAFFIC_SHAPER_RD_CLIENT_0_RMSK                           0x800000ff
#define HWIO_MMSS_MDP_TRAFFIC_SHAPER_RD_CLIENT_0_IN          \
        in_dword_masked(HWIO_MMSS_MDP_TRAFFIC_SHAPER_RD_CLIENT_0_ADDR, HWIO_MMSS_MDP_TRAFFIC_SHAPER_RD_CLIENT_0_RMSK)
#define HWIO_MMSS_MDP_TRAFFIC_SHAPER_RD_CLIENT_0_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_TRAFFIC_SHAPER_RD_CLIENT_0_ADDR, m)
#define HWIO_MMSS_MDP_TRAFFIC_SHAPER_RD_CLIENT_0_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_TRAFFIC_SHAPER_RD_CLIENT_0_ADDR,v)
#define HWIO_MMSS_MDP_TRAFFIC_SHAPER_RD_CLIENT_0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_TRAFFIC_SHAPER_RD_CLIENT_0_ADDR,m,v,HWIO_MMSS_MDP_TRAFFIC_SHAPER_RD_CLIENT_0_IN)
#define HWIO_MMSS_MDP_TRAFFIC_SHAPER_RD_CLIENT_0_EN_BMSK                        0x80000000
#define HWIO_MMSS_MDP_TRAFFIC_SHAPER_RD_CLIENT_0_EN_SHFT                              0x1f
#define HWIO_MMSS_MDP_TRAFFIC_SHAPER_RD_CLIENT_0_BYTES_PER_CLOCK_BMSK                 0xff
#define HWIO_MMSS_MDP_TRAFFIC_SHAPER_RD_CLIENT_0_BYTES_PER_CLOCK_SHFT                  0x0

#define HWIO_MMSS_MDP_TRAFFIC_SHAPER_RD_CLIENT_1_ADDR                           (MMSS_MDP_SMP_TOP0_REG_BASE      + 0x00000004)
#define HWIO_MMSS_MDP_TRAFFIC_SHAPER_RD_CLIENT_1_RMSK                           0x800000ff
#define HWIO_MMSS_MDP_TRAFFIC_SHAPER_RD_CLIENT_1_IN          \
        in_dword_masked(HWIO_MMSS_MDP_TRAFFIC_SHAPER_RD_CLIENT_1_ADDR, HWIO_MMSS_MDP_TRAFFIC_SHAPER_RD_CLIENT_1_RMSK)
#define HWIO_MMSS_MDP_TRAFFIC_SHAPER_RD_CLIENT_1_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_TRAFFIC_SHAPER_RD_CLIENT_1_ADDR, m)
#define HWIO_MMSS_MDP_TRAFFIC_SHAPER_RD_CLIENT_1_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_TRAFFIC_SHAPER_RD_CLIENT_1_ADDR,v)
#define HWIO_MMSS_MDP_TRAFFIC_SHAPER_RD_CLIENT_1_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_TRAFFIC_SHAPER_RD_CLIENT_1_ADDR,m,v,HWIO_MMSS_MDP_TRAFFIC_SHAPER_RD_CLIENT_1_IN)
#define HWIO_MMSS_MDP_TRAFFIC_SHAPER_RD_CLIENT_1_EN_BMSK                        0x80000000
#define HWIO_MMSS_MDP_TRAFFIC_SHAPER_RD_CLIENT_1_EN_SHFT                              0x1f
#define HWIO_MMSS_MDP_TRAFFIC_SHAPER_RD_CLIENT_1_BYTES_PER_CLOCK_BMSK                 0xff
#define HWIO_MMSS_MDP_TRAFFIC_SHAPER_RD_CLIENT_1_BYTES_PER_CLOCK_SHFT                  0x0

#define HWIO_MMSS_MDP_TRAFFIC_SHAPER_RD_CLIENT_2_ADDR                           (MMSS_MDP_SMP_TOP0_REG_BASE      + 0x00000008)
#define HWIO_MMSS_MDP_TRAFFIC_SHAPER_RD_CLIENT_2_RMSK                           0x800000ff
#define HWIO_MMSS_MDP_TRAFFIC_SHAPER_RD_CLIENT_2_IN          \
        in_dword_masked(HWIO_MMSS_MDP_TRAFFIC_SHAPER_RD_CLIENT_2_ADDR, HWIO_MMSS_MDP_TRAFFIC_SHAPER_RD_CLIENT_2_RMSK)
#define HWIO_MMSS_MDP_TRAFFIC_SHAPER_RD_CLIENT_2_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_TRAFFIC_SHAPER_RD_CLIENT_2_ADDR, m)
#define HWIO_MMSS_MDP_TRAFFIC_SHAPER_RD_CLIENT_2_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_TRAFFIC_SHAPER_RD_CLIENT_2_ADDR,v)
#define HWIO_MMSS_MDP_TRAFFIC_SHAPER_RD_CLIENT_2_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_TRAFFIC_SHAPER_RD_CLIENT_2_ADDR,m,v,HWIO_MMSS_MDP_TRAFFIC_SHAPER_RD_CLIENT_2_IN)
#define HWIO_MMSS_MDP_TRAFFIC_SHAPER_RD_CLIENT_2_EN_BMSK                        0x80000000
#define HWIO_MMSS_MDP_TRAFFIC_SHAPER_RD_CLIENT_2_EN_SHFT                              0x1f
#define HWIO_MMSS_MDP_TRAFFIC_SHAPER_RD_CLIENT_2_BYTES_PER_CLOCK_BMSK                 0xff
#define HWIO_MMSS_MDP_TRAFFIC_SHAPER_RD_CLIENT_2_BYTES_PER_CLOCK_SHFT                  0x0

#define HWIO_MMSS_MDP_TRAFFIC_SHAPER_RD_CLIENT_3_ADDR                           (MMSS_MDP_SMP_TOP0_REG_BASE      + 0x0000000c)
#define HWIO_MMSS_MDP_TRAFFIC_SHAPER_RD_CLIENT_3_RMSK                           0x800000ff
#define HWIO_MMSS_MDP_TRAFFIC_SHAPER_RD_CLIENT_3_IN          \
        in_dword_masked(HWIO_MMSS_MDP_TRAFFIC_SHAPER_RD_CLIENT_3_ADDR, HWIO_MMSS_MDP_TRAFFIC_SHAPER_RD_CLIENT_3_RMSK)
#define HWIO_MMSS_MDP_TRAFFIC_SHAPER_RD_CLIENT_3_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_TRAFFIC_SHAPER_RD_CLIENT_3_ADDR, m)
#define HWIO_MMSS_MDP_TRAFFIC_SHAPER_RD_CLIENT_3_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_TRAFFIC_SHAPER_RD_CLIENT_3_ADDR,v)
#define HWIO_MMSS_MDP_TRAFFIC_SHAPER_RD_CLIENT_3_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_TRAFFIC_SHAPER_RD_CLIENT_3_ADDR,m,v,HWIO_MMSS_MDP_TRAFFIC_SHAPER_RD_CLIENT_3_IN)
#define HWIO_MMSS_MDP_TRAFFIC_SHAPER_RD_CLIENT_3_EN_BMSK                        0x80000000
#define HWIO_MMSS_MDP_TRAFFIC_SHAPER_RD_CLIENT_3_EN_SHFT                              0x1f
#define HWIO_MMSS_MDP_TRAFFIC_SHAPER_RD_CLIENT_3_BYTES_PER_CLOCK_BMSK                 0xff
#define HWIO_MMSS_MDP_TRAFFIC_SHAPER_RD_CLIENT_3_BYTES_PER_CLOCK_SHFT                  0x0

#define HWIO_MMSS_MDP_TRAFFIC_SHAPER_RD_CLIENT_4_ADDR                           (MMSS_MDP_SMP_TOP0_REG_BASE      + 0x00000010)
#define HWIO_MMSS_MDP_TRAFFIC_SHAPER_RD_CLIENT_4_RMSK                           0x800000ff
#define HWIO_MMSS_MDP_TRAFFIC_SHAPER_RD_CLIENT_4_IN          \
        in_dword_masked(HWIO_MMSS_MDP_TRAFFIC_SHAPER_RD_CLIENT_4_ADDR, HWIO_MMSS_MDP_TRAFFIC_SHAPER_RD_CLIENT_4_RMSK)
#define HWIO_MMSS_MDP_TRAFFIC_SHAPER_RD_CLIENT_4_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_TRAFFIC_SHAPER_RD_CLIENT_4_ADDR, m)
#define HWIO_MMSS_MDP_TRAFFIC_SHAPER_RD_CLIENT_4_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_TRAFFIC_SHAPER_RD_CLIENT_4_ADDR,v)
#define HWIO_MMSS_MDP_TRAFFIC_SHAPER_RD_CLIENT_4_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_TRAFFIC_SHAPER_RD_CLIENT_4_ADDR,m,v,HWIO_MMSS_MDP_TRAFFIC_SHAPER_RD_CLIENT_4_IN)
#define HWIO_MMSS_MDP_TRAFFIC_SHAPER_RD_CLIENT_4_EN_BMSK                        0x80000000
#define HWIO_MMSS_MDP_TRAFFIC_SHAPER_RD_CLIENT_4_EN_SHFT                              0x1f
#define HWIO_MMSS_MDP_TRAFFIC_SHAPER_RD_CLIENT_4_BYTES_PER_CLOCK_BMSK                 0xff
#define HWIO_MMSS_MDP_TRAFFIC_SHAPER_RD_CLIENT_4_BYTES_PER_CLOCK_SHFT                  0x0

#define HWIO_MMSS_MDP_TRAFFIC_SHAPER_RD_CLIENT_5_ADDR                           (MMSS_MDP_SMP_TOP0_REG_BASE      + 0x00000014)
#define HWIO_MMSS_MDP_TRAFFIC_SHAPER_RD_CLIENT_5_RMSK                           0x800000ff
#define HWIO_MMSS_MDP_TRAFFIC_SHAPER_RD_CLIENT_5_IN          \
        in_dword_masked(HWIO_MMSS_MDP_TRAFFIC_SHAPER_RD_CLIENT_5_ADDR, HWIO_MMSS_MDP_TRAFFIC_SHAPER_RD_CLIENT_5_RMSK)
#define HWIO_MMSS_MDP_TRAFFIC_SHAPER_RD_CLIENT_5_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_TRAFFIC_SHAPER_RD_CLIENT_5_ADDR, m)
#define HWIO_MMSS_MDP_TRAFFIC_SHAPER_RD_CLIENT_5_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_TRAFFIC_SHAPER_RD_CLIENT_5_ADDR,v)
#define HWIO_MMSS_MDP_TRAFFIC_SHAPER_RD_CLIENT_5_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_TRAFFIC_SHAPER_RD_CLIENT_5_ADDR,m,v,HWIO_MMSS_MDP_TRAFFIC_SHAPER_RD_CLIENT_5_IN)
#define HWIO_MMSS_MDP_TRAFFIC_SHAPER_RD_CLIENT_5_EN_BMSK                        0x80000000
#define HWIO_MMSS_MDP_TRAFFIC_SHAPER_RD_CLIENT_5_EN_SHFT                              0x1f
#define HWIO_MMSS_MDP_TRAFFIC_SHAPER_RD_CLIENT_5_BYTES_PER_CLOCK_BMSK                 0xff
#define HWIO_MMSS_MDP_TRAFFIC_SHAPER_RD_CLIENT_5_BYTES_PER_CLOCK_SHFT                  0x0

#define HWIO_MMSS_MDP_TRAFFIC_SHAPER_RD_CLIENT_6_ADDR                           (MMSS_MDP_SMP_TOP0_REG_BASE      + 0x00000018)
#define HWIO_MMSS_MDP_TRAFFIC_SHAPER_RD_CLIENT_6_RMSK                           0x800000ff
#define HWIO_MMSS_MDP_TRAFFIC_SHAPER_RD_CLIENT_6_IN          \
        in_dword_masked(HWIO_MMSS_MDP_TRAFFIC_SHAPER_RD_CLIENT_6_ADDR, HWIO_MMSS_MDP_TRAFFIC_SHAPER_RD_CLIENT_6_RMSK)
#define HWIO_MMSS_MDP_TRAFFIC_SHAPER_RD_CLIENT_6_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_TRAFFIC_SHAPER_RD_CLIENT_6_ADDR, m)
#define HWIO_MMSS_MDP_TRAFFIC_SHAPER_RD_CLIENT_6_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_TRAFFIC_SHAPER_RD_CLIENT_6_ADDR,v)
#define HWIO_MMSS_MDP_TRAFFIC_SHAPER_RD_CLIENT_6_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_TRAFFIC_SHAPER_RD_CLIENT_6_ADDR,m,v,HWIO_MMSS_MDP_TRAFFIC_SHAPER_RD_CLIENT_6_IN)
#define HWIO_MMSS_MDP_TRAFFIC_SHAPER_RD_CLIENT_6_EN_BMSK                        0x80000000
#define HWIO_MMSS_MDP_TRAFFIC_SHAPER_RD_CLIENT_6_EN_SHFT                              0x1f
#define HWIO_MMSS_MDP_TRAFFIC_SHAPER_RD_CLIENT_6_BYTES_PER_CLOCK_BMSK                 0xff
#define HWIO_MMSS_MDP_TRAFFIC_SHAPER_RD_CLIENT_6_BYTES_PER_CLOCK_SHFT                  0x0

#define HWIO_MMSS_MDP_TRAFFIC_SHAPER_RD_CLIENT_7_ADDR                           (MMSS_MDP_SMP_TOP0_REG_BASE      + 0x0000001c)
#define HWIO_MMSS_MDP_TRAFFIC_SHAPER_RD_CLIENT_7_RMSK                           0x800000ff
#define HWIO_MMSS_MDP_TRAFFIC_SHAPER_RD_CLIENT_7_IN          \
        in_dword_masked(HWIO_MMSS_MDP_TRAFFIC_SHAPER_RD_CLIENT_7_ADDR, HWIO_MMSS_MDP_TRAFFIC_SHAPER_RD_CLIENT_7_RMSK)
#define HWIO_MMSS_MDP_TRAFFIC_SHAPER_RD_CLIENT_7_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_TRAFFIC_SHAPER_RD_CLIENT_7_ADDR, m)
#define HWIO_MMSS_MDP_TRAFFIC_SHAPER_RD_CLIENT_7_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_TRAFFIC_SHAPER_RD_CLIENT_7_ADDR,v)
#define HWIO_MMSS_MDP_TRAFFIC_SHAPER_RD_CLIENT_7_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_TRAFFIC_SHAPER_RD_CLIENT_7_ADDR,m,v,HWIO_MMSS_MDP_TRAFFIC_SHAPER_RD_CLIENT_7_IN)
#define HWIO_MMSS_MDP_TRAFFIC_SHAPER_RD_CLIENT_7_EN_BMSK                        0x80000000
#define HWIO_MMSS_MDP_TRAFFIC_SHAPER_RD_CLIENT_7_EN_SHFT                              0x1f
#define HWIO_MMSS_MDP_TRAFFIC_SHAPER_RD_CLIENT_7_BYTES_PER_CLOCK_BMSK                 0xff
#define HWIO_MMSS_MDP_TRAFFIC_SHAPER_RD_CLIENT_7_BYTES_PER_CLOCK_SHFT                  0x0

#define HWIO_MMSS_MDP_TRAFFIC_SHAPER_RD_CLIENT_8_ADDR                           (MMSS_MDP_SMP_TOP0_REG_BASE      + 0x00000020)
#define HWIO_MMSS_MDP_TRAFFIC_SHAPER_RD_CLIENT_8_RMSK                           0x800000ff
#define HWIO_MMSS_MDP_TRAFFIC_SHAPER_RD_CLIENT_8_IN          \
        in_dword_masked(HWIO_MMSS_MDP_TRAFFIC_SHAPER_RD_CLIENT_8_ADDR, HWIO_MMSS_MDP_TRAFFIC_SHAPER_RD_CLIENT_8_RMSK)
#define HWIO_MMSS_MDP_TRAFFIC_SHAPER_RD_CLIENT_8_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_TRAFFIC_SHAPER_RD_CLIENT_8_ADDR, m)
#define HWIO_MMSS_MDP_TRAFFIC_SHAPER_RD_CLIENT_8_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_TRAFFIC_SHAPER_RD_CLIENT_8_ADDR,v)
#define HWIO_MMSS_MDP_TRAFFIC_SHAPER_RD_CLIENT_8_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_TRAFFIC_SHAPER_RD_CLIENT_8_ADDR,m,v,HWIO_MMSS_MDP_TRAFFIC_SHAPER_RD_CLIENT_8_IN)
#define HWIO_MMSS_MDP_TRAFFIC_SHAPER_RD_CLIENT_8_EN_BMSK                        0x80000000
#define HWIO_MMSS_MDP_TRAFFIC_SHAPER_RD_CLIENT_8_EN_SHFT                              0x1f
#define HWIO_MMSS_MDP_TRAFFIC_SHAPER_RD_CLIENT_8_BYTES_PER_CLOCK_BMSK                 0xff
#define HWIO_MMSS_MDP_TRAFFIC_SHAPER_RD_CLIENT_8_BYTES_PER_CLOCK_SHFT                  0x0

#define HWIO_MMSS_MDP_TRAFFIC_SHAPER_RD_CLIENT_9_ADDR                           (MMSS_MDP_SMP_TOP0_REG_BASE      + 0x00000024)
#define HWIO_MMSS_MDP_TRAFFIC_SHAPER_RD_CLIENT_9_RMSK                           0x800000ff
#define HWIO_MMSS_MDP_TRAFFIC_SHAPER_RD_CLIENT_9_IN          \
        in_dword_masked(HWIO_MMSS_MDP_TRAFFIC_SHAPER_RD_CLIENT_9_ADDR, HWIO_MMSS_MDP_TRAFFIC_SHAPER_RD_CLIENT_9_RMSK)
#define HWIO_MMSS_MDP_TRAFFIC_SHAPER_RD_CLIENT_9_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_TRAFFIC_SHAPER_RD_CLIENT_9_ADDR, m)
#define HWIO_MMSS_MDP_TRAFFIC_SHAPER_RD_CLIENT_9_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_TRAFFIC_SHAPER_RD_CLIENT_9_ADDR,v)
#define HWIO_MMSS_MDP_TRAFFIC_SHAPER_RD_CLIENT_9_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_TRAFFIC_SHAPER_RD_CLIENT_9_ADDR,m,v,HWIO_MMSS_MDP_TRAFFIC_SHAPER_RD_CLIENT_9_IN)
#define HWIO_MMSS_MDP_TRAFFIC_SHAPER_RD_CLIENT_9_EN_BMSK                        0x80000000
#define HWIO_MMSS_MDP_TRAFFIC_SHAPER_RD_CLIENT_9_EN_SHFT                              0x1f
#define HWIO_MMSS_MDP_TRAFFIC_SHAPER_RD_CLIENT_9_BYTES_PER_CLOCK_BMSK                 0xff
#define HWIO_MMSS_MDP_TRAFFIC_SHAPER_RD_CLIENT_9_BYTES_PER_CLOCK_SHFT                  0x0

#define HWIO_MMSS_MDP_TRAFFIC_SHAPER_RD_CLIENT_10_ADDR                          (MMSS_MDP_SMP_TOP0_REG_BASE      + 0x00000028)
#define HWIO_MMSS_MDP_TRAFFIC_SHAPER_RD_CLIENT_10_RMSK                          0x800000ff
#define HWIO_MMSS_MDP_TRAFFIC_SHAPER_RD_CLIENT_10_IN          \
        in_dword_masked(HWIO_MMSS_MDP_TRAFFIC_SHAPER_RD_CLIENT_10_ADDR, HWIO_MMSS_MDP_TRAFFIC_SHAPER_RD_CLIENT_10_RMSK)
#define HWIO_MMSS_MDP_TRAFFIC_SHAPER_RD_CLIENT_10_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_TRAFFIC_SHAPER_RD_CLIENT_10_ADDR, m)
#define HWIO_MMSS_MDP_TRAFFIC_SHAPER_RD_CLIENT_10_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_TRAFFIC_SHAPER_RD_CLIENT_10_ADDR,v)
#define HWIO_MMSS_MDP_TRAFFIC_SHAPER_RD_CLIENT_10_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_TRAFFIC_SHAPER_RD_CLIENT_10_ADDR,m,v,HWIO_MMSS_MDP_TRAFFIC_SHAPER_RD_CLIENT_10_IN)
#define HWIO_MMSS_MDP_TRAFFIC_SHAPER_RD_CLIENT_10_EN_BMSK                       0x80000000
#define HWIO_MMSS_MDP_TRAFFIC_SHAPER_RD_CLIENT_10_EN_SHFT                             0x1f
#define HWIO_MMSS_MDP_TRAFFIC_SHAPER_RD_CLIENT_10_BYTES_PER_CLOCK_BMSK                0xff
#define HWIO_MMSS_MDP_TRAFFIC_SHAPER_RD_CLIENT_10_BYTES_PER_CLOCK_SHFT                 0x0

#define HWIO_MMSS_MDP_TRAFFIC_SHAPER_WR_CLIENT_0_ADDR                           (MMSS_MDP_SMP_TOP0_REG_BASE      + 0x00000030)
#define HWIO_MMSS_MDP_TRAFFIC_SHAPER_WR_CLIENT_0_RMSK                           0x800000ff
#define HWIO_MMSS_MDP_TRAFFIC_SHAPER_WR_CLIENT_0_IN          \
        in_dword_masked(HWIO_MMSS_MDP_TRAFFIC_SHAPER_WR_CLIENT_0_ADDR, HWIO_MMSS_MDP_TRAFFIC_SHAPER_WR_CLIENT_0_RMSK)
#define HWIO_MMSS_MDP_TRAFFIC_SHAPER_WR_CLIENT_0_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_TRAFFIC_SHAPER_WR_CLIENT_0_ADDR, m)
#define HWIO_MMSS_MDP_TRAFFIC_SHAPER_WR_CLIENT_0_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_TRAFFIC_SHAPER_WR_CLIENT_0_ADDR,v)
#define HWIO_MMSS_MDP_TRAFFIC_SHAPER_WR_CLIENT_0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_TRAFFIC_SHAPER_WR_CLIENT_0_ADDR,m,v,HWIO_MMSS_MDP_TRAFFIC_SHAPER_WR_CLIENT_0_IN)
#define HWIO_MMSS_MDP_TRAFFIC_SHAPER_WR_CLIENT_0_EN_BMSK                        0x80000000
#define HWIO_MMSS_MDP_TRAFFIC_SHAPER_WR_CLIENT_0_EN_SHFT                              0x1f
#define HWIO_MMSS_MDP_TRAFFIC_SHAPER_WR_CLIENT_0_BYTES_PER_CLOCK_BMSK                 0xff
#define HWIO_MMSS_MDP_TRAFFIC_SHAPER_WR_CLIENT_0_BYTES_PER_CLOCK_SHFT                  0x0

#define HWIO_MMSS_MDP_TRAFFIC_SHAPER_WR_CLIENT_1_ADDR                           (MMSS_MDP_SMP_TOP0_REG_BASE      + 0x00000034)
#define HWIO_MMSS_MDP_TRAFFIC_SHAPER_WR_CLIENT_1_RMSK                           0x800000ff
#define HWIO_MMSS_MDP_TRAFFIC_SHAPER_WR_CLIENT_1_IN          \
        in_dword_masked(HWIO_MMSS_MDP_TRAFFIC_SHAPER_WR_CLIENT_1_ADDR, HWIO_MMSS_MDP_TRAFFIC_SHAPER_WR_CLIENT_1_RMSK)
#define HWIO_MMSS_MDP_TRAFFIC_SHAPER_WR_CLIENT_1_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_TRAFFIC_SHAPER_WR_CLIENT_1_ADDR, m)
#define HWIO_MMSS_MDP_TRAFFIC_SHAPER_WR_CLIENT_1_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_TRAFFIC_SHAPER_WR_CLIENT_1_ADDR,v)
#define HWIO_MMSS_MDP_TRAFFIC_SHAPER_WR_CLIENT_1_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_TRAFFIC_SHAPER_WR_CLIENT_1_ADDR,m,v,HWIO_MMSS_MDP_TRAFFIC_SHAPER_WR_CLIENT_1_IN)
#define HWIO_MMSS_MDP_TRAFFIC_SHAPER_WR_CLIENT_1_EN_BMSK                        0x80000000
#define HWIO_MMSS_MDP_TRAFFIC_SHAPER_WR_CLIENT_1_EN_SHFT                              0x1f
#define HWIO_MMSS_MDP_TRAFFIC_SHAPER_WR_CLIENT_1_BYTES_PER_CLOCK_BMSK                 0xff
#define HWIO_MMSS_MDP_TRAFFIC_SHAPER_WR_CLIENT_1_BYTES_PER_CLOCK_SHFT                  0x0

#define HWIO_MMSS_MDP_TRAFFIC_SHAPER_WR_CLIENT_2_ADDR                           (MMSS_MDP_SMP_TOP0_REG_BASE      + 0x00000038)
#define HWIO_MMSS_MDP_TRAFFIC_SHAPER_WR_CLIENT_2_RMSK                           0x800000ff
#define HWIO_MMSS_MDP_TRAFFIC_SHAPER_WR_CLIENT_2_IN          \
        in_dword_masked(HWIO_MMSS_MDP_TRAFFIC_SHAPER_WR_CLIENT_2_ADDR, HWIO_MMSS_MDP_TRAFFIC_SHAPER_WR_CLIENT_2_RMSK)
#define HWIO_MMSS_MDP_TRAFFIC_SHAPER_WR_CLIENT_2_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_TRAFFIC_SHAPER_WR_CLIENT_2_ADDR, m)
#define HWIO_MMSS_MDP_TRAFFIC_SHAPER_WR_CLIENT_2_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_TRAFFIC_SHAPER_WR_CLIENT_2_ADDR,v)
#define HWIO_MMSS_MDP_TRAFFIC_SHAPER_WR_CLIENT_2_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_TRAFFIC_SHAPER_WR_CLIENT_2_ADDR,m,v,HWIO_MMSS_MDP_TRAFFIC_SHAPER_WR_CLIENT_2_IN)
#define HWIO_MMSS_MDP_TRAFFIC_SHAPER_WR_CLIENT_2_EN_BMSK                        0x80000000
#define HWIO_MMSS_MDP_TRAFFIC_SHAPER_WR_CLIENT_2_EN_SHFT                              0x1f
#define HWIO_MMSS_MDP_TRAFFIC_SHAPER_WR_CLIENT_2_BYTES_PER_CLOCK_BMSK                 0xff
#define HWIO_MMSS_MDP_TRAFFIC_SHAPER_WR_CLIENT_2_BYTES_PER_CLOCK_SHFT                  0x0

#define HWIO_MMSS_MDP_SMP_ALLOC_W_0_ADDR                                        (MMSS_MDP_SMP_TOP0_REG_BASE      + 0x00000050)
#define HWIO_MMSS_MDP_SMP_ALLOC_W_0_RMSK                                          0xffffff
#define HWIO_MMSS_MDP_SMP_ALLOC_W_0_IN          \
        in_dword_masked(HWIO_MMSS_MDP_SMP_ALLOC_W_0_ADDR, HWIO_MMSS_MDP_SMP_ALLOC_W_0_RMSK)
#define HWIO_MMSS_MDP_SMP_ALLOC_W_0_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_SMP_ALLOC_W_0_ADDR, m)
#define HWIO_MMSS_MDP_SMP_ALLOC_W_0_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_SMP_ALLOC_W_0_ADDR,v)
#define HWIO_MMSS_MDP_SMP_ALLOC_W_0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_SMP_ALLOC_W_0_ADDR,m,v,HWIO_MMSS_MDP_SMP_ALLOC_W_0_IN)
#define HWIO_MMSS_MDP_SMP_ALLOC_W_0_MMB_2_CTX_W_BMSK                              0xc00000
#define HWIO_MMSS_MDP_SMP_ALLOC_W_0_MMB_2_CTX_W_SHFT                                  0x16
#define HWIO_MMSS_MDP_SMP_ALLOC_W_0_MMB_2_MUX_W_BMSK                              0x3f0000
#define HWIO_MMSS_MDP_SMP_ALLOC_W_0_MMB_2_MUX_W_SHFT                                  0x10
#define HWIO_MMSS_MDP_SMP_ALLOC_W_0_MMB_1_CTX_W_BMSK                                0xc000
#define HWIO_MMSS_MDP_SMP_ALLOC_W_0_MMB_1_CTX_W_SHFT                                   0xe
#define HWIO_MMSS_MDP_SMP_ALLOC_W_0_MMB_1_MUX_W_BMSK                                0x3f00
#define HWIO_MMSS_MDP_SMP_ALLOC_W_0_MMB_1_MUX_W_SHFT                                   0x8
#define HWIO_MMSS_MDP_SMP_ALLOC_W_0_MMB_0_CTX_W_BMSK                                  0xc0
#define HWIO_MMSS_MDP_SMP_ALLOC_W_0_MMB_0_CTX_W_SHFT                                   0x6
#define HWIO_MMSS_MDP_SMP_ALLOC_W_0_MMB_0_MUX_W_BMSK                                  0x3f
#define HWIO_MMSS_MDP_SMP_ALLOC_W_0_MMB_0_MUX_W_SHFT                                   0x0

#define HWIO_MMSS_MDP_SMP_ALLOC_W_1_ADDR                                        (MMSS_MDP_SMP_TOP0_REG_BASE      + 0x00000054)
#define HWIO_MMSS_MDP_SMP_ALLOC_W_1_RMSK                                          0xffffff
#define HWIO_MMSS_MDP_SMP_ALLOC_W_1_IN          \
        in_dword_masked(HWIO_MMSS_MDP_SMP_ALLOC_W_1_ADDR, HWIO_MMSS_MDP_SMP_ALLOC_W_1_RMSK)
#define HWIO_MMSS_MDP_SMP_ALLOC_W_1_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_SMP_ALLOC_W_1_ADDR, m)
#define HWIO_MMSS_MDP_SMP_ALLOC_W_1_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_SMP_ALLOC_W_1_ADDR,v)
#define HWIO_MMSS_MDP_SMP_ALLOC_W_1_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_SMP_ALLOC_W_1_ADDR,m,v,HWIO_MMSS_MDP_SMP_ALLOC_W_1_IN)
#define HWIO_MMSS_MDP_SMP_ALLOC_W_1_MMB_5_CTX_W_BMSK                              0xc00000
#define HWIO_MMSS_MDP_SMP_ALLOC_W_1_MMB_5_CTX_W_SHFT                                  0x16
#define HWIO_MMSS_MDP_SMP_ALLOC_W_1_MMB_5_MUX_W_BMSK                              0x3f0000
#define HWIO_MMSS_MDP_SMP_ALLOC_W_1_MMB_5_MUX_W_SHFT                                  0x10
#define HWIO_MMSS_MDP_SMP_ALLOC_W_1_MMB_4_CTX_W_BMSK                                0xc000
#define HWIO_MMSS_MDP_SMP_ALLOC_W_1_MMB_4_CTX_W_SHFT                                   0xe
#define HWIO_MMSS_MDP_SMP_ALLOC_W_1_MMB_4_MUX_W_BMSK                                0x3f00
#define HWIO_MMSS_MDP_SMP_ALLOC_W_1_MMB_4_MUX_W_SHFT                                   0x8
#define HWIO_MMSS_MDP_SMP_ALLOC_W_1_MMB_3_CTX_W_BMSK                                  0xc0
#define HWIO_MMSS_MDP_SMP_ALLOC_W_1_MMB_3_CTX_W_SHFT                                   0x6
#define HWIO_MMSS_MDP_SMP_ALLOC_W_1_MMB_3_MUX_W_BMSK                                  0x3f
#define HWIO_MMSS_MDP_SMP_ALLOC_W_1_MMB_3_MUX_W_SHFT                                   0x0

#define HWIO_MMSS_MDP_SMP_ALLOC_W_2_ADDR                                        (MMSS_MDP_SMP_TOP0_REG_BASE      + 0x00000058)
#define HWIO_MMSS_MDP_SMP_ALLOC_W_2_RMSK                                          0xffffff
#define HWIO_MMSS_MDP_SMP_ALLOC_W_2_IN          \
        in_dword_masked(HWIO_MMSS_MDP_SMP_ALLOC_W_2_ADDR, HWIO_MMSS_MDP_SMP_ALLOC_W_2_RMSK)
#define HWIO_MMSS_MDP_SMP_ALLOC_W_2_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_SMP_ALLOC_W_2_ADDR, m)
#define HWIO_MMSS_MDP_SMP_ALLOC_W_2_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_SMP_ALLOC_W_2_ADDR,v)
#define HWIO_MMSS_MDP_SMP_ALLOC_W_2_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_SMP_ALLOC_W_2_ADDR,m,v,HWIO_MMSS_MDP_SMP_ALLOC_W_2_IN)
#define HWIO_MMSS_MDP_SMP_ALLOC_W_2_MMB_8_CTX_W_BMSK                              0xc00000
#define HWIO_MMSS_MDP_SMP_ALLOC_W_2_MMB_8_CTX_W_SHFT                                  0x16
#define HWIO_MMSS_MDP_SMP_ALLOC_W_2_MMB_8_MUX_W_BMSK                              0x3f0000
#define HWIO_MMSS_MDP_SMP_ALLOC_W_2_MMB_8_MUX_W_SHFT                                  0x10
#define HWIO_MMSS_MDP_SMP_ALLOC_W_2_MMB_7_CTX_W_BMSK                                0xc000
#define HWIO_MMSS_MDP_SMP_ALLOC_W_2_MMB_7_CTX_W_SHFT                                   0xe
#define HWIO_MMSS_MDP_SMP_ALLOC_W_2_MMB_7_MUX_W_BMSK                                0x3f00
#define HWIO_MMSS_MDP_SMP_ALLOC_W_2_MMB_7_MUX_W_SHFT                                   0x8
#define HWIO_MMSS_MDP_SMP_ALLOC_W_2_MMB_6_CTX_W_BMSK                                  0xc0
#define HWIO_MMSS_MDP_SMP_ALLOC_W_2_MMB_6_CTX_W_SHFT                                   0x6
#define HWIO_MMSS_MDP_SMP_ALLOC_W_2_MMB_6_MUX_W_BMSK                                  0x3f
#define HWIO_MMSS_MDP_SMP_ALLOC_W_2_MMB_6_MUX_W_SHFT                                   0x0

#define HWIO_MMSS_MDP_SMP_ALLOC_W_3_ADDR                                        (MMSS_MDP_SMP_TOP0_REG_BASE      + 0x0000005c)
#define HWIO_MMSS_MDP_SMP_ALLOC_W_3_RMSK                                          0xffffff
#define HWIO_MMSS_MDP_SMP_ALLOC_W_3_IN          \
        in_dword_masked(HWIO_MMSS_MDP_SMP_ALLOC_W_3_ADDR, HWIO_MMSS_MDP_SMP_ALLOC_W_3_RMSK)
#define HWIO_MMSS_MDP_SMP_ALLOC_W_3_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_SMP_ALLOC_W_3_ADDR, m)
#define HWIO_MMSS_MDP_SMP_ALLOC_W_3_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_SMP_ALLOC_W_3_ADDR,v)
#define HWIO_MMSS_MDP_SMP_ALLOC_W_3_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_SMP_ALLOC_W_3_ADDR,m,v,HWIO_MMSS_MDP_SMP_ALLOC_W_3_IN)
#define HWIO_MMSS_MDP_SMP_ALLOC_W_3_MMB_11_CTX_W_BMSK                             0xc00000
#define HWIO_MMSS_MDP_SMP_ALLOC_W_3_MMB_11_CTX_W_SHFT                                 0x16
#define HWIO_MMSS_MDP_SMP_ALLOC_W_3_MMB_11_MUX_W_BMSK                             0x3f0000
#define HWIO_MMSS_MDP_SMP_ALLOC_W_3_MMB_11_MUX_W_SHFT                                 0x10
#define HWIO_MMSS_MDP_SMP_ALLOC_W_3_MMB_10_CTX_W_BMSK                               0xc000
#define HWIO_MMSS_MDP_SMP_ALLOC_W_3_MMB_10_CTX_W_SHFT                                  0xe
#define HWIO_MMSS_MDP_SMP_ALLOC_W_3_MMB_10_MUX_W_BMSK                               0x3f00
#define HWIO_MMSS_MDP_SMP_ALLOC_W_3_MMB_10_MUX_W_SHFT                                  0x8
#define HWIO_MMSS_MDP_SMP_ALLOC_W_3_MMB_9_CTX_W_BMSK                                  0xc0
#define HWIO_MMSS_MDP_SMP_ALLOC_W_3_MMB_9_CTX_W_SHFT                                   0x6
#define HWIO_MMSS_MDP_SMP_ALLOC_W_3_MMB_9_MUX_W_BMSK                                  0x3f
#define HWIO_MMSS_MDP_SMP_ALLOC_W_3_MMB_9_MUX_W_SHFT                                   0x0

#define HWIO_MMSS_MDP_SMP_ALLOC_W_4_ADDR                                        (MMSS_MDP_SMP_TOP0_REG_BASE      + 0x00000060)
#define HWIO_MMSS_MDP_SMP_ALLOC_W_4_RMSK                                          0xffffff
#define HWIO_MMSS_MDP_SMP_ALLOC_W_4_IN          \
        in_dword_masked(HWIO_MMSS_MDP_SMP_ALLOC_W_4_ADDR, HWIO_MMSS_MDP_SMP_ALLOC_W_4_RMSK)
#define HWIO_MMSS_MDP_SMP_ALLOC_W_4_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_SMP_ALLOC_W_4_ADDR, m)
#define HWIO_MMSS_MDP_SMP_ALLOC_W_4_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_SMP_ALLOC_W_4_ADDR,v)
#define HWIO_MMSS_MDP_SMP_ALLOC_W_4_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_SMP_ALLOC_W_4_ADDR,m,v,HWIO_MMSS_MDP_SMP_ALLOC_W_4_IN)
#define HWIO_MMSS_MDP_SMP_ALLOC_W_4_MMB_14_CTX_W_BMSK                             0xc00000
#define HWIO_MMSS_MDP_SMP_ALLOC_W_4_MMB_14_CTX_W_SHFT                                 0x16
#define HWIO_MMSS_MDP_SMP_ALLOC_W_4_MMB_14_MUX_W_BMSK                             0x3f0000
#define HWIO_MMSS_MDP_SMP_ALLOC_W_4_MMB_14_MUX_W_SHFT                                 0x10
#define HWIO_MMSS_MDP_SMP_ALLOC_W_4_MMB_13_CTX_W_BMSK                               0xc000
#define HWIO_MMSS_MDP_SMP_ALLOC_W_4_MMB_13_CTX_W_SHFT                                  0xe
#define HWIO_MMSS_MDP_SMP_ALLOC_W_4_MMB_13_MUX_W_BMSK                               0x3f00
#define HWIO_MMSS_MDP_SMP_ALLOC_W_4_MMB_13_MUX_W_SHFT                                  0x8
#define HWIO_MMSS_MDP_SMP_ALLOC_W_4_MMB_12_CTX_W_BMSK                                 0xc0
#define HWIO_MMSS_MDP_SMP_ALLOC_W_4_MMB_12_CTX_W_SHFT                                  0x6
#define HWIO_MMSS_MDP_SMP_ALLOC_W_4_MMB_12_MUX_W_BMSK                                 0x3f
#define HWIO_MMSS_MDP_SMP_ALLOC_W_4_MMB_12_MUX_W_SHFT                                  0x0

#define HWIO_MMSS_MDP_SMP_ALLOC_W_5_ADDR                                        (MMSS_MDP_SMP_TOP0_REG_BASE      + 0x00000064)
#define HWIO_MMSS_MDP_SMP_ALLOC_W_5_RMSK                                          0xffffff
#define HWIO_MMSS_MDP_SMP_ALLOC_W_5_IN          \
        in_dword_masked(HWIO_MMSS_MDP_SMP_ALLOC_W_5_ADDR, HWIO_MMSS_MDP_SMP_ALLOC_W_5_RMSK)
#define HWIO_MMSS_MDP_SMP_ALLOC_W_5_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_SMP_ALLOC_W_5_ADDR, m)
#define HWIO_MMSS_MDP_SMP_ALLOC_W_5_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_SMP_ALLOC_W_5_ADDR,v)
#define HWIO_MMSS_MDP_SMP_ALLOC_W_5_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_SMP_ALLOC_W_5_ADDR,m,v,HWIO_MMSS_MDP_SMP_ALLOC_W_5_IN)
#define HWIO_MMSS_MDP_SMP_ALLOC_W_5_MMB_17_CTX_W_BMSK                             0xc00000
#define HWIO_MMSS_MDP_SMP_ALLOC_W_5_MMB_17_CTX_W_SHFT                                 0x16
#define HWIO_MMSS_MDP_SMP_ALLOC_W_5_MMB_17_MUX_W_BMSK                             0x3f0000
#define HWIO_MMSS_MDP_SMP_ALLOC_W_5_MMB_17_MUX_W_SHFT                                 0x10
#define HWIO_MMSS_MDP_SMP_ALLOC_W_5_MMB_16_CTX_W_BMSK                               0xc000
#define HWIO_MMSS_MDP_SMP_ALLOC_W_5_MMB_16_CTX_W_SHFT                                  0xe
#define HWIO_MMSS_MDP_SMP_ALLOC_W_5_MMB_16_MUX_W_BMSK                               0x3f00
#define HWIO_MMSS_MDP_SMP_ALLOC_W_5_MMB_16_MUX_W_SHFT                                  0x8
#define HWIO_MMSS_MDP_SMP_ALLOC_W_5_MMB_15_CTX_W_BMSK                                 0xc0
#define HWIO_MMSS_MDP_SMP_ALLOC_W_5_MMB_15_CTX_W_SHFT                                  0x6
#define HWIO_MMSS_MDP_SMP_ALLOC_W_5_MMB_15_MUX_W_BMSK                                 0x3f
#define HWIO_MMSS_MDP_SMP_ALLOC_W_5_MMB_15_MUX_W_SHFT                                  0x0

#define HWIO_MMSS_MDP_SMP_ALLOC_W_6_ADDR                                        (MMSS_MDP_SMP_TOP0_REG_BASE      + 0x00000068)
#define HWIO_MMSS_MDP_SMP_ALLOC_W_6_RMSK                                          0xffffff
#define HWIO_MMSS_MDP_SMP_ALLOC_W_6_IN          \
        in_dword_masked(HWIO_MMSS_MDP_SMP_ALLOC_W_6_ADDR, HWIO_MMSS_MDP_SMP_ALLOC_W_6_RMSK)
#define HWIO_MMSS_MDP_SMP_ALLOC_W_6_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_SMP_ALLOC_W_6_ADDR, m)
#define HWIO_MMSS_MDP_SMP_ALLOC_W_6_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_SMP_ALLOC_W_6_ADDR,v)
#define HWIO_MMSS_MDP_SMP_ALLOC_W_6_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_SMP_ALLOC_W_6_ADDR,m,v,HWIO_MMSS_MDP_SMP_ALLOC_W_6_IN)
#define HWIO_MMSS_MDP_SMP_ALLOC_W_6_MMB_20_CTX_W_BMSK                             0xc00000
#define HWIO_MMSS_MDP_SMP_ALLOC_W_6_MMB_20_CTX_W_SHFT                                 0x16
#define HWIO_MMSS_MDP_SMP_ALLOC_W_6_MMB_20_MUX_W_BMSK                             0x3f0000
#define HWIO_MMSS_MDP_SMP_ALLOC_W_6_MMB_20_MUX_W_SHFT                                 0x10
#define HWIO_MMSS_MDP_SMP_ALLOC_W_6_MMB_19_CTX_W_BMSK                               0xc000
#define HWIO_MMSS_MDP_SMP_ALLOC_W_6_MMB_19_CTX_W_SHFT                                  0xe
#define HWIO_MMSS_MDP_SMP_ALLOC_W_6_MMB_19_MUX_W_BMSK                               0x3f00
#define HWIO_MMSS_MDP_SMP_ALLOC_W_6_MMB_19_MUX_W_SHFT                                  0x8
#define HWIO_MMSS_MDP_SMP_ALLOC_W_6_MMB_18_CTX_W_BMSK                                 0xc0
#define HWIO_MMSS_MDP_SMP_ALLOC_W_6_MMB_18_CTX_W_SHFT                                  0x6
#define HWIO_MMSS_MDP_SMP_ALLOC_W_6_MMB_18_MUX_W_BMSK                                 0x3f
#define HWIO_MMSS_MDP_SMP_ALLOC_W_6_MMB_18_MUX_W_SHFT                                  0x0

#define HWIO_MMSS_MDP_SMP_ALLOC_W_7_ADDR                                        (MMSS_MDP_SMP_TOP0_REG_BASE      + 0x0000006c)
#define HWIO_MMSS_MDP_SMP_ALLOC_W_7_RMSK                                          0xffffff
#define HWIO_MMSS_MDP_SMP_ALLOC_W_7_IN          \
        in_dword_masked(HWIO_MMSS_MDP_SMP_ALLOC_W_7_ADDR, HWIO_MMSS_MDP_SMP_ALLOC_W_7_RMSK)
#define HWIO_MMSS_MDP_SMP_ALLOC_W_7_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_SMP_ALLOC_W_7_ADDR, m)
#define HWIO_MMSS_MDP_SMP_ALLOC_W_7_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_SMP_ALLOC_W_7_ADDR,v)
#define HWIO_MMSS_MDP_SMP_ALLOC_W_7_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_SMP_ALLOC_W_7_ADDR,m,v,HWIO_MMSS_MDP_SMP_ALLOC_W_7_IN)
#define HWIO_MMSS_MDP_SMP_ALLOC_W_7_MMB_23_CTX_W_BMSK                             0xc00000
#define HWIO_MMSS_MDP_SMP_ALLOC_W_7_MMB_23_CTX_W_SHFT                                 0x16
#define HWIO_MMSS_MDP_SMP_ALLOC_W_7_MMB_23_MUX_W_BMSK                             0x3f0000
#define HWIO_MMSS_MDP_SMP_ALLOC_W_7_MMB_23_MUX_W_SHFT                                 0x10
#define HWIO_MMSS_MDP_SMP_ALLOC_W_7_MMB_22_CTX_W_BMSK                               0xc000
#define HWIO_MMSS_MDP_SMP_ALLOC_W_7_MMB_22_CTX_W_SHFT                                  0xe
#define HWIO_MMSS_MDP_SMP_ALLOC_W_7_MMB_22_MUX_W_BMSK                               0x3f00
#define HWIO_MMSS_MDP_SMP_ALLOC_W_7_MMB_22_MUX_W_SHFT                                  0x8
#define HWIO_MMSS_MDP_SMP_ALLOC_W_7_MMB_21_CTX_W_BMSK                                 0xc0
#define HWIO_MMSS_MDP_SMP_ALLOC_W_7_MMB_21_CTX_W_SHFT                                  0x6
#define HWIO_MMSS_MDP_SMP_ALLOC_W_7_MMB_21_MUX_W_BMSK                                 0x3f
#define HWIO_MMSS_MDP_SMP_ALLOC_W_7_MMB_21_MUX_W_SHFT                                  0x0

#define HWIO_MMSS_MDP_SMP_ALLOC_W_8_ADDR                                        (MMSS_MDP_SMP_TOP0_REG_BASE      + 0x00000070)
#define HWIO_MMSS_MDP_SMP_ALLOC_W_8_RMSK                                          0xffffff
#define HWIO_MMSS_MDP_SMP_ALLOC_W_8_IN          \
        in_dword_masked(HWIO_MMSS_MDP_SMP_ALLOC_W_8_ADDR, HWIO_MMSS_MDP_SMP_ALLOC_W_8_RMSK)
#define HWIO_MMSS_MDP_SMP_ALLOC_W_8_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_SMP_ALLOC_W_8_ADDR, m)
#define HWIO_MMSS_MDP_SMP_ALLOC_W_8_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_SMP_ALLOC_W_8_ADDR,v)
#define HWIO_MMSS_MDP_SMP_ALLOC_W_8_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_SMP_ALLOC_W_8_ADDR,m,v,HWIO_MMSS_MDP_SMP_ALLOC_W_8_IN)
#define HWIO_MMSS_MDP_SMP_ALLOC_W_8_MMB_26_CTX_W_BMSK                             0xc00000
#define HWIO_MMSS_MDP_SMP_ALLOC_W_8_MMB_26_CTX_W_SHFT                                 0x16
#define HWIO_MMSS_MDP_SMP_ALLOC_W_8_MMB_26_MUX_W_BMSK                             0x3f0000
#define HWIO_MMSS_MDP_SMP_ALLOC_W_8_MMB_26_MUX_W_SHFT                                 0x10
#define HWIO_MMSS_MDP_SMP_ALLOC_W_8_MMB_25_CTX_W_BMSK                               0xc000
#define HWIO_MMSS_MDP_SMP_ALLOC_W_8_MMB_25_CTX_W_SHFT                                  0xe
#define HWIO_MMSS_MDP_SMP_ALLOC_W_8_MMB_25_MUX_W_BMSK                               0x3f00
#define HWIO_MMSS_MDP_SMP_ALLOC_W_8_MMB_25_MUX_W_SHFT                                  0x8
#define HWIO_MMSS_MDP_SMP_ALLOC_W_8_MMB_24_CTX_W_BMSK                                 0xc0
#define HWIO_MMSS_MDP_SMP_ALLOC_W_8_MMB_24_CTX_W_SHFT                                  0x6
#define HWIO_MMSS_MDP_SMP_ALLOC_W_8_MMB_24_MUX_W_BMSK                                 0x3f
#define HWIO_MMSS_MDP_SMP_ALLOC_W_8_MMB_24_MUX_W_SHFT                                  0x0

#define HWIO_MMSS_MDP_SMP_ALLOC_W_9_ADDR                                        (MMSS_MDP_SMP_TOP0_REG_BASE      + 0x00000074)
#define HWIO_MMSS_MDP_SMP_ALLOC_W_9_RMSK                                          0xffffff
#define HWIO_MMSS_MDP_SMP_ALLOC_W_9_IN          \
        in_dword_masked(HWIO_MMSS_MDP_SMP_ALLOC_W_9_ADDR, HWIO_MMSS_MDP_SMP_ALLOC_W_9_RMSK)
#define HWIO_MMSS_MDP_SMP_ALLOC_W_9_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_SMP_ALLOC_W_9_ADDR, m)
#define HWIO_MMSS_MDP_SMP_ALLOC_W_9_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_SMP_ALLOC_W_9_ADDR,v)
#define HWIO_MMSS_MDP_SMP_ALLOC_W_9_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_SMP_ALLOC_W_9_ADDR,m,v,HWIO_MMSS_MDP_SMP_ALLOC_W_9_IN)
#define HWIO_MMSS_MDP_SMP_ALLOC_W_9_MMB_29_CTX_W_BMSK                             0xc00000
#define HWIO_MMSS_MDP_SMP_ALLOC_W_9_MMB_29_CTX_W_SHFT                                 0x16
#define HWIO_MMSS_MDP_SMP_ALLOC_W_9_MMB_29_MUX_W_BMSK                             0x3f0000
#define HWIO_MMSS_MDP_SMP_ALLOC_W_9_MMB_29_MUX_W_SHFT                                 0x10
#define HWIO_MMSS_MDP_SMP_ALLOC_W_9_MMB_28_CTX_W_BMSK                               0xc000
#define HWIO_MMSS_MDP_SMP_ALLOC_W_9_MMB_28_CTX_W_SHFT                                  0xe
#define HWIO_MMSS_MDP_SMP_ALLOC_W_9_MMB_28_MUX_W_BMSK                               0x3f00
#define HWIO_MMSS_MDP_SMP_ALLOC_W_9_MMB_28_MUX_W_SHFT                                  0x8
#define HWIO_MMSS_MDP_SMP_ALLOC_W_9_MMB_27_CTX_W_BMSK                                 0xc0
#define HWIO_MMSS_MDP_SMP_ALLOC_W_9_MMB_27_CTX_W_SHFT                                  0x6
#define HWIO_MMSS_MDP_SMP_ALLOC_W_9_MMB_27_MUX_W_BMSK                                 0x3f
#define HWIO_MMSS_MDP_SMP_ALLOC_W_9_MMB_27_MUX_W_SHFT                                  0x0

#define HWIO_MMSS_MDP_SMP_ALLOC_W_10_ADDR                                       (MMSS_MDP_SMP_TOP0_REG_BASE      + 0x00000078)
#define HWIO_MMSS_MDP_SMP_ALLOC_W_10_RMSK                                         0xffffff
#define HWIO_MMSS_MDP_SMP_ALLOC_W_10_IN          \
        in_dword_masked(HWIO_MMSS_MDP_SMP_ALLOC_W_10_ADDR, HWIO_MMSS_MDP_SMP_ALLOC_W_10_RMSK)
#define HWIO_MMSS_MDP_SMP_ALLOC_W_10_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_SMP_ALLOC_W_10_ADDR, m)
#define HWIO_MMSS_MDP_SMP_ALLOC_W_10_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_SMP_ALLOC_W_10_ADDR,v)
#define HWIO_MMSS_MDP_SMP_ALLOC_W_10_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_SMP_ALLOC_W_10_ADDR,m,v,HWIO_MMSS_MDP_SMP_ALLOC_W_10_IN)
#define HWIO_MMSS_MDP_SMP_ALLOC_W_10_MMB_32_CTX_W_BMSK                            0xc00000
#define HWIO_MMSS_MDP_SMP_ALLOC_W_10_MMB_32_CTX_W_SHFT                                0x16
#define HWIO_MMSS_MDP_SMP_ALLOC_W_10_MMB_32_MUX_W_BMSK                            0x3f0000
#define HWIO_MMSS_MDP_SMP_ALLOC_W_10_MMB_32_MUX_W_SHFT                                0x10
#define HWIO_MMSS_MDP_SMP_ALLOC_W_10_MMB_31_CTX_W_BMSK                              0xc000
#define HWIO_MMSS_MDP_SMP_ALLOC_W_10_MMB_31_CTX_W_SHFT                                 0xe
#define HWIO_MMSS_MDP_SMP_ALLOC_W_10_MMB_31_MUX_W_BMSK                              0x3f00
#define HWIO_MMSS_MDP_SMP_ALLOC_W_10_MMB_31_MUX_W_SHFT                                 0x8
#define HWIO_MMSS_MDP_SMP_ALLOC_W_10_MMB_30_CTX_W_BMSK                                0xc0
#define HWIO_MMSS_MDP_SMP_ALLOC_W_10_MMB_30_CTX_W_SHFT                                 0x6
#define HWIO_MMSS_MDP_SMP_ALLOC_W_10_MMB_30_MUX_W_BMSK                                0x3f
#define HWIO_MMSS_MDP_SMP_ALLOC_W_10_MMB_30_MUX_W_SHFT                                 0x0

#define HWIO_MMSS_MDP_SMP_ALLOC_W_11_ADDR                                       (MMSS_MDP_SMP_TOP0_REG_BASE      + 0x0000007c)
#define HWIO_MMSS_MDP_SMP_ALLOC_W_11_RMSK                                         0xffffff
#define HWIO_MMSS_MDP_SMP_ALLOC_W_11_IN          \
        in_dword_masked(HWIO_MMSS_MDP_SMP_ALLOC_W_11_ADDR, HWIO_MMSS_MDP_SMP_ALLOC_W_11_RMSK)
#define HWIO_MMSS_MDP_SMP_ALLOC_W_11_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_SMP_ALLOC_W_11_ADDR, m)
#define HWIO_MMSS_MDP_SMP_ALLOC_W_11_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_SMP_ALLOC_W_11_ADDR,v)
#define HWIO_MMSS_MDP_SMP_ALLOC_W_11_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_SMP_ALLOC_W_11_ADDR,m,v,HWIO_MMSS_MDP_SMP_ALLOC_W_11_IN)
#define HWIO_MMSS_MDP_SMP_ALLOC_W_11_MMB_35_CTX_W_BMSK                            0xc00000
#define HWIO_MMSS_MDP_SMP_ALLOC_W_11_MMB_35_CTX_W_SHFT                                0x16
#define HWIO_MMSS_MDP_SMP_ALLOC_W_11_MMB_35_MUX_W_BMSK                            0x3f0000
#define HWIO_MMSS_MDP_SMP_ALLOC_W_11_MMB_35_MUX_W_SHFT                                0x10
#define HWIO_MMSS_MDP_SMP_ALLOC_W_11_MMB_34_CTX_W_BMSK                              0xc000
#define HWIO_MMSS_MDP_SMP_ALLOC_W_11_MMB_34_CTX_W_SHFT                                 0xe
#define HWIO_MMSS_MDP_SMP_ALLOC_W_11_MMB_34_MUX_W_BMSK                              0x3f00
#define HWIO_MMSS_MDP_SMP_ALLOC_W_11_MMB_34_MUX_W_SHFT                                 0x8
#define HWIO_MMSS_MDP_SMP_ALLOC_W_11_MMB_33_CTX_W_BMSK                                0xc0
#define HWIO_MMSS_MDP_SMP_ALLOC_W_11_MMB_33_CTX_W_SHFT                                 0x6
#define HWIO_MMSS_MDP_SMP_ALLOC_W_11_MMB_33_MUX_W_BMSK                                0x3f
#define HWIO_MMSS_MDP_SMP_ALLOC_W_11_MMB_33_MUX_W_SHFT                                 0x0

#define HWIO_MMSS_MDP_SMP_ALLOC_W_12_ADDR                                       (MMSS_MDP_SMP_TOP0_REG_BASE      + 0x00000080)
#define HWIO_MMSS_MDP_SMP_ALLOC_W_12_RMSK                                         0xffffff
#define HWIO_MMSS_MDP_SMP_ALLOC_W_12_IN          \
        in_dword_masked(HWIO_MMSS_MDP_SMP_ALLOC_W_12_ADDR, HWIO_MMSS_MDP_SMP_ALLOC_W_12_RMSK)
#define HWIO_MMSS_MDP_SMP_ALLOC_W_12_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_SMP_ALLOC_W_12_ADDR, m)
#define HWIO_MMSS_MDP_SMP_ALLOC_W_12_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_SMP_ALLOC_W_12_ADDR,v)
#define HWIO_MMSS_MDP_SMP_ALLOC_W_12_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_SMP_ALLOC_W_12_ADDR,m,v,HWIO_MMSS_MDP_SMP_ALLOC_W_12_IN)
#define HWIO_MMSS_MDP_SMP_ALLOC_W_12_MMB_38_CTX_W_BMSK                            0xc00000
#define HWIO_MMSS_MDP_SMP_ALLOC_W_12_MMB_38_CTX_W_SHFT                                0x16
#define HWIO_MMSS_MDP_SMP_ALLOC_W_12_MMB_38_MUX_W_BMSK                            0x3f0000
#define HWIO_MMSS_MDP_SMP_ALLOC_W_12_MMB_38_MUX_W_SHFT                                0x10
#define HWIO_MMSS_MDP_SMP_ALLOC_W_12_MMB_37_CTX_W_BMSK                              0xc000
#define HWIO_MMSS_MDP_SMP_ALLOC_W_12_MMB_37_CTX_W_SHFT                                 0xe
#define HWIO_MMSS_MDP_SMP_ALLOC_W_12_MMB_37_MUX_W_BMSK                              0x3f00
#define HWIO_MMSS_MDP_SMP_ALLOC_W_12_MMB_37_MUX_W_SHFT                                 0x8
#define HWIO_MMSS_MDP_SMP_ALLOC_W_12_MMB_36_CTX_W_BMSK                                0xc0
#define HWIO_MMSS_MDP_SMP_ALLOC_W_12_MMB_36_CTX_W_SHFT                                 0x6
#define HWIO_MMSS_MDP_SMP_ALLOC_W_12_MMB_36_MUX_W_BMSK                                0x3f
#define HWIO_MMSS_MDP_SMP_ALLOC_W_12_MMB_36_MUX_W_SHFT                                 0x0

#define HWIO_MMSS_MDP_SMP_ALLOC_W_13_ADDR                                       (MMSS_MDP_SMP_TOP0_REG_BASE      + 0x00000084)
#define HWIO_MMSS_MDP_SMP_ALLOC_W_13_RMSK                                         0xffffff
#define HWIO_MMSS_MDP_SMP_ALLOC_W_13_IN          \
        in_dword_masked(HWIO_MMSS_MDP_SMP_ALLOC_W_13_ADDR, HWIO_MMSS_MDP_SMP_ALLOC_W_13_RMSK)
#define HWIO_MMSS_MDP_SMP_ALLOC_W_13_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_SMP_ALLOC_W_13_ADDR, m)
#define HWIO_MMSS_MDP_SMP_ALLOC_W_13_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_SMP_ALLOC_W_13_ADDR,v)
#define HWIO_MMSS_MDP_SMP_ALLOC_W_13_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_SMP_ALLOC_W_13_ADDR,m,v,HWIO_MMSS_MDP_SMP_ALLOC_W_13_IN)
#define HWIO_MMSS_MDP_SMP_ALLOC_W_13_MMB_41_CTX_W_BMSK                            0xc00000
#define HWIO_MMSS_MDP_SMP_ALLOC_W_13_MMB_41_CTX_W_SHFT                                0x16
#define HWIO_MMSS_MDP_SMP_ALLOC_W_13_MMB_41_MUX_W_BMSK                            0x3f0000
#define HWIO_MMSS_MDP_SMP_ALLOC_W_13_MMB_41_MUX_W_SHFT                                0x10
#define HWIO_MMSS_MDP_SMP_ALLOC_W_13_MMB_40_CTX_W_BMSK                              0xc000
#define HWIO_MMSS_MDP_SMP_ALLOC_W_13_MMB_40_CTX_W_SHFT                                 0xe
#define HWIO_MMSS_MDP_SMP_ALLOC_W_13_MMB_40_MUX_W_BMSK                              0x3f00
#define HWIO_MMSS_MDP_SMP_ALLOC_W_13_MMB_40_MUX_W_SHFT                                 0x8
#define HWIO_MMSS_MDP_SMP_ALLOC_W_13_MMB_39_CTX_W_BMSK                                0xc0
#define HWIO_MMSS_MDP_SMP_ALLOC_W_13_MMB_39_CTX_W_SHFT                                 0x6
#define HWIO_MMSS_MDP_SMP_ALLOC_W_13_MMB_39_MUX_W_BMSK                                0x3f
#define HWIO_MMSS_MDP_SMP_ALLOC_W_13_MMB_39_MUX_W_SHFT                                 0x0

#define HWIO_MMSS_MDP_SMP_ALLOC_W_14_ADDR                                       (MMSS_MDP_SMP_TOP0_REG_BASE      + 0x00000088)
#define HWIO_MMSS_MDP_SMP_ALLOC_W_14_RMSK                                         0xffffff
#define HWIO_MMSS_MDP_SMP_ALLOC_W_14_IN          \
        in_dword_masked(HWIO_MMSS_MDP_SMP_ALLOC_W_14_ADDR, HWIO_MMSS_MDP_SMP_ALLOC_W_14_RMSK)
#define HWIO_MMSS_MDP_SMP_ALLOC_W_14_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_SMP_ALLOC_W_14_ADDR, m)
#define HWIO_MMSS_MDP_SMP_ALLOC_W_14_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_SMP_ALLOC_W_14_ADDR,v)
#define HWIO_MMSS_MDP_SMP_ALLOC_W_14_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_SMP_ALLOC_W_14_ADDR,m,v,HWIO_MMSS_MDP_SMP_ALLOC_W_14_IN)
#define HWIO_MMSS_MDP_SMP_ALLOC_W_14_MMB_44_CTX_W_BMSK                            0xc00000
#define HWIO_MMSS_MDP_SMP_ALLOC_W_14_MMB_44_CTX_W_SHFT                                0x16
#define HWIO_MMSS_MDP_SMP_ALLOC_W_14_MMB_44_MUX_W_BMSK                            0x3f0000
#define HWIO_MMSS_MDP_SMP_ALLOC_W_14_MMB_44_MUX_W_SHFT                                0x10
#define HWIO_MMSS_MDP_SMP_ALLOC_W_14_MMB_43_CTX_W_BMSK                              0xc000
#define HWIO_MMSS_MDP_SMP_ALLOC_W_14_MMB_43_CTX_W_SHFT                                 0xe
#define HWIO_MMSS_MDP_SMP_ALLOC_W_14_MMB_43_MUX_W_BMSK                              0x3f00
#define HWIO_MMSS_MDP_SMP_ALLOC_W_14_MMB_43_MUX_W_SHFT                                 0x8
#define HWIO_MMSS_MDP_SMP_ALLOC_W_14_MMB_42_CTX_W_BMSK                                0xc0
#define HWIO_MMSS_MDP_SMP_ALLOC_W_14_MMB_42_CTX_W_SHFT                                 0x6
#define HWIO_MMSS_MDP_SMP_ALLOC_W_14_MMB_42_MUX_W_BMSK                                0x3f
#define HWIO_MMSS_MDP_SMP_ALLOC_W_14_MMB_42_MUX_W_SHFT                                 0x0

#define HWIO_MMSS_MDP_SMP_ALLOC_W_15_ADDR                                       (MMSS_MDP_SMP_TOP0_REG_BASE      + 0x0000008c)
#define HWIO_MMSS_MDP_SMP_ALLOC_W_15_RMSK                                         0xffffff
#define HWIO_MMSS_MDP_SMP_ALLOC_W_15_IN          \
        in_dword_masked(HWIO_MMSS_MDP_SMP_ALLOC_W_15_ADDR, HWIO_MMSS_MDP_SMP_ALLOC_W_15_RMSK)
#define HWIO_MMSS_MDP_SMP_ALLOC_W_15_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_SMP_ALLOC_W_15_ADDR, m)
#define HWIO_MMSS_MDP_SMP_ALLOC_W_15_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_SMP_ALLOC_W_15_ADDR,v)
#define HWIO_MMSS_MDP_SMP_ALLOC_W_15_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_SMP_ALLOC_W_15_ADDR,m,v,HWIO_MMSS_MDP_SMP_ALLOC_W_15_IN)
#define HWIO_MMSS_MDP_SMP_ALLOC_W_15_MMB_47_CTX_W_BMSK                            0xc00000
#define HWIO_MMSS_MDP_SMP_ALLOC_W_15_MMB_47_CTX_W_SHFT                                0x16
#define HWIO_MMSS_MDP_SMP_ALLOC_W_15_MMB_47_MUX_W_BMSK                            0x3f0000
#define HWIO_MMSS_MDP_SMP_ALLOC_W_15_MMB_47_MUX_W_SHFT                                0x10
#define HWIO_MMSS_MDP_SMP_ALLOC_W_15_MMB_46_CTX_W_BMSK                              0xc000
#define HWIO_MMSS_MDP_SMP_ALLOC_W_15_MMB_46_CTX_W_SHFT                                 0xe
#define HWIO_MMSS_MDP_SMP_ALLOC_W_15_MMB_46_MUX_W_BMSK                              0x3f00
#define HWIO_MMSS_MDP_SMP_ALLOC_W_15_MMB_46_MUX_W_SHFT                                 0x8
#define HWIO_MMSS_MDP_SMP_ALLOC_W_15_MMB_45_CTX_W_BMSK                                0xc0
#define HWIO_MMSS_MDP_SMP_ALLOC_W_15_MMB_45_CTX_W_SHFT                                 0x6
#define HWIO_MMSS_MDP_SMP_ALLOC_W_15_MMB_45_MUX_W_BMSK                                0x3f
#define HWIO_MMSS_MDP_SMP_ALLOC_W_15_MMB_45_MUX_W_SHFT                                 0x0

#define HWIO_MMSS_MDP_SMP_ALLOC_W_16_ADDR                                       (MMSS_MDP_SMP_TOP0_REG_BASE      + 0x00000090)
#define HWIO_MMSS_MDP_SMP_ALLOC_W_16_RMSK                                         0xffffff
#define HWIO_MMSS_MDP_SMP_ALLOC_W_16_IN          \
        in_dword_masked(HWIO_MMSS_MDP_SMP_ALLOC_W_16_ADDR, HWIO_MMSS_MDP_SMP_ALLOC_W_16_RMSK)
#define HWIO_MMSS_MDP_SMP_ALLOC_W_16_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_SMP_ALLOC_W_16_ADDR, m)
#define HWIO_MMSS_MDP_SMP_ALLOC_W_16_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_SMP_ALLOC_W_16_ADDR,v)
#define HWIO_MMSS_MDP_SMP_ALLOC_W_16_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_SMP_ALLOC_W_16_ADDR,m,v,HWIO_MMSS_MDP_SMP_ALLOC_W_16_IN)
#define HWIO_MMSS_MDP_SMP_ALLOC_W_16_MMB_50_CTX_W_BMSK                            0xc00000
#define HWIO_MMSS_MDP_SMP_ALLOC_W_16_MMB_50_CTX_W_SHFT                                0x16
#define HWIO_MMSS_MDP_SMP_ALLOC_W_16_MMB_50_MUX_W_BMSK                            0x3f0000
#define HWIO_MMSS_MDP_SMP_ALLOC_W_16_MMB_50_MUX_W_SHFT                                0x10
#define HWIO_MMSS_MDP_SMP_ALLOC_W_16_MMB_49_CTX_W_BMSK                              0xc000
#define HWIO_MMSS_MDP_SMP_ALLOC_W_16_MMB_49_CTX_W_SHFT                                 0xe
#define HWIO_MMSS_MDP_SMP_ALLOC_W_16_MMB_49_MUX_W_BMSK                              0x3f00
#define HWIO_MMSS_MDP_SMP_ALLOC_W_16_MMB_49_MUX_W_SHFT                                 0x8
#define HWIO_MMSS_MDP_SMP_ALLOC_W_16_MMB_48_CTX_W_BMSK                                0xc0
#define HWIO_MMSS_MDP_SMP_ALLOC_W_16_MMB_48_CTX_W_SHFT                                 0x6
#define HWIO_MMSS_MDP_SMP_ALLOC_W_16_MMB_48_MUX_W_BMSK                                0x3f
#define HWIO_MMSS_MDP_SMP_ALLOC_W_16_MMB_48_MUX_W_SHFT                                 0x0

#define HWIO_MMSS_MDP_SMP_ALLOC_W_17_ADDR                                       (MMSS_MDP_SMP_TOP0_REG_BASE      + 0x00000094)
#define HWIO_MMSS_MDP_SMP_ALLOC_W_17_RMSK                                         0xffffff
#define HWIO_MMSS_MDP_SMP_ALLOC_W_17_IN          \
        in_dword_masked(HWIO_MMSS_MDP_SMP_ALLOC_W_17_ADDR, HWIO_MMSS_MDP_SMP_ALLOC_W_17_RMSK)
#define HWIO_MMSS_MDP_SMP_ALLOC_W_17_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_SMP_ALLOC_W_17_ADDR, m)
#define HWIO_MMSS_MDP_SMP_ALLOC_W_17_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_SMP_ALLOC_W_17_ADDR,v)
#define HWIO_MMSS_MDP_SMP_ALLOC_W_17_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_SMP_ALLOC_W_17_ADDR,m,v,HWIO_MMSS_MDP_SMP_ALLOC_W_17_IN)
#define HWIO_MMSS_MDP_SMP_ALLOC_W_17_MMB_53_CTX_W_BMSK                            0xc00000
#define HWIO_MMSS_MDP_SMP_ALLOC_W_17_MMB_53_CTX_W_SHFT                                0x16
#define HWIO_MMSS_MDP_SMP_ALLOC_W_17_MMB_53_MUX_W_BMSK                            0x3f0000
#define HWIO_MMSS_MDP_SMP_ALLOC_W_17_MMB_53_MUX_W_SHFT                                0x10
#define HWIO_MMSS_MDP_SMP_ALLOC_W_17_MMB_52_CTX_W_BMSK                              0xc000
#define HWIO_MMSS_MDP_SMP_ALLOC_W_17_MMB_52_CTX_W_SHFT                                 0xe
#define HWIO_MMSS_MDP_SMP_ALLOC_W_17_MMB_52_MUX_W_BMSK                              0x3f00
#define HWIO_MMSS_MDP_SMP_ALLOC_W_17_MMB_52_MUX_W_SHFT                                 0x8
#define HWIO_MMSS_MDP_SMP_ALLOC_W_17_MMB_51_CTX_W_BMSK                                0xc0
#define HWIO_MMSS_MDP_SMP_ALLOC_W_17_MMB_51_CTX_W_SHFT                                 0x6
#define HWIO_MMSS_MDP_SMP_ALLOC_W_17_MMB_51_MUX_W_BMSK                                0x3f
#define HWIO_MMSS_MDP_SMP_ALLOC_W_17_MMB_51_MUX_W_SHFT                                 0x0

#define HWIO_MMSS_MDP_SMP_ALLOC_W_18_ADDR                                       (MMSS_MDP_SMP_TOP0_REG_BASE      + 0x00000098)
#define HWIO_MMSS_MDP_SMP_ALLOC_W_18_RMSK                                         0xffffff
#define HWIO_MMSS_MDP_SMP_ALLOC_W_18_IN          \
        in_dword_masked(HWIO_MMSS_MDP_SMP_ALLOC_W_18_ADDR, HWIO_MMSS_MDP_SMP_ALLOC_W_18_RMSK)
#define HWIO_MMSS_MDP_SMP_ALLOC_W_18_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_SMP_ALLOC_W_18_ADDR, m)
#define HWIO_MMSS_MDP_SMP_ALLOC_W_18_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_SMP_ALLOC_W_18_ADDR,v)
#define HWIO_MMSS_MDP_SMP_ALLOC_W_18_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_SMP_ALLOC_W_18_ADDR,m,v,HWIO_MMSS_MDP_SMP_ALLOC_W_18_IN)
#define HWIO_MMSS_MDP_SMP_ALLOC_W_18_MMB_56_CTX_W_BMSK                            0xc00000
#define HWIO_MMSS_MDP_SMP_ALLOC_W_18_MMB_56_CTX_W_SHFT                                0x16
#define HWIO_MMSS_MDP_SMP_ALLOC_W_18_MMB_56_MUX_W_BMSK                            0x3f0000
#define HWIO_MMSS_MDP_SMP_ALLOC_W_18_MMB_56_MUX_W_SHFT                                0x10
#define HWIO_MMSS_MDP_SMP_ALLOC_W_18_MMB_55_CTX_W_BMSK                              0xc000
#define HWIO_MMSS_MDP_SMP_ALLOC_W_18_MMB_55_CTX_W_SHFT                                 0xe
#define HWIO_MMSS_MDP_SMP_ALLOC_W_18_MMB_55_MUX_W_BMSK                              0x3f00
#define HWIO_MMSS_MDP_SMP_ALLOC_W_18_MMB_55_MUX_W_SHFT                                 0x8
#define HWIO_MMSS_MDP_SMP_ALLOC_W_18_MMB_54_CTX_W_BMSK                                0xc0
#define HWIO_MMSS_MDP_SMP_ALLOC_W_18_MMB_54_CTX_W_SHFT                                 0x6
#define HWIO_MMSS_MDP_SMP_ALLOC_W_18_MMB_54_MUX_W_BMSK                                0x3f
#define HWIO_MMSS_MDP_SMP_ALLOC_W_18_MMB_54_MUX_W_SHFT                                 0x0

#define HWIO_MMSS_MDP_SMP_ALLOC_W_19_ADDR                                       (MMSS_MDP_SMP_TOP0_REG_BASE      + 0x0000009c)
#define HWIO_MMSS_MDP_SMP_ALLOC_W_19_RMSK                                         0xffffff
#define HWIO_MMSS_MDP_SMP_ALLOC_W_19_IN          \
        in_dword_masked(HWIO_MMSS_MDP_SMP_ALLOC_W_19_ADDR, HWIO_MMSS_MDP_SMP_ALLOC_W_19_RMSK)
#define HWIO_MMSS_MDP_SMP_ALLOC_W_19_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_SMP_ALLOC_W_19_ADDR, m)
#define HWIO_MMSS_MDP_SMP_ALLOC_W_19_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_SMP_ALLOC_W_19_ADDR,v)
#define HWIO_MMSS_MDP_SMP_ALLOC_W_19_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_SMP_ALLOC_W_19_ADDR,m,v,HWIO_MMSS_MDP_SMP_ALLOC_W_19_IN)
#define HWIO_MMSS_MDP_SMP_ALLOC_W_19_MMB_59_CTX_W_BMSK                            0xc00000
#define HWIO_MMSS_MDP_SMP_ALLOC_W_19_MMB_59_CTX_W_SHFT                                0x16
#define HWIO_MMSS_MDP_SMP_ALLOC_W_19_MMB_59_MUX_W_BMSK                            0x3f0000
#define HWIO_MMSS_MDP_SMP_ALLOC_W_19_MMB_59_MUX_W_SHFT                                0x10
#define HWIO_MMSS_MDP_SMP_ALLOC_W_19_MMB_58_CTX_W_BMSK                              0xc000
#define HWIO_MMSS_MDP_SMP_ALLOC_W_19_MMB_58_CTX_W_SHFT                                 0xe
#define HWIO_MMSS_MDP_SMP_ALLOC_W_19_MMB_58_MUX_W_BMSK                              0x3f00
#define HWIO_MMSS_MDP_SMP_ALLOC_W_19_MMB_58_MUX_W_SHFT                                 0x8
#define HWIO_MMSS_MDP_SMP_ALLOC_W_19_MMB_57_CTX_W_BMSK                                0xc0
#define HWIO_MMSS_MDP_SMP_ALLOC_W_19_MMB_57_CTX_W_SHFT                                 0x6
#define HWIO_MMSS_MDP_SMP_ALLOC_W_19_MMB_57_MUX_W_BMSK                                0x3f
#define HWIO_MMSS_MDP_SMP_ALLOC_W_19_MMB_57_MUX_W_SHFT                                 0x0

#define HWIO_MMSS_MDP_SMP_ALLOC_W_20_ADDR                                       (MMSS_MDP_SMP_TOP0_REG_BASE      + 0x000000a0)
#define HWIO_MMSS_MDP_SMP_ALLOC_W_20_RMSK                                         0xffffff
#define HWIO_MMSS_MDP_SMP_ALLOC_W_20_IN          \
        in_dword_masked(HWIO_MMSS_MDP_SMP_ALLOC_W_20_ADDR, HWIO_MMSS_MDP_SMP_ALLOC_W_20_RMSK)
#define HWIO_MMSS_MDP_SMP_ALLOC_W_20_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_SMP_ALLOC_W_20_ADDR, m)
#define HWIO_MMSS_MDP_SMP_ALLOC_W_20_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_SMP_ALLOC_W_20_ADDR,v)
#define HWIO_MMSS_MDP_SMP_ALLOC_W_20_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_SMP_ALLOC_W_20_ADDR,m,v,HWIO_MMSS_MDP_SMP_ALLOC_W_20_IN)
#define HWIO_MMSS_MDP_SMP_ALLOC_W_20_MMB_62_CTX_W_BMSK                            0xc00000
#define HWIO_MMSS_MDP_SMP_ALLOC_W_20_MMB_62_CTX_W_SHFT                                0x16
#define HWIO_MMSS_MDP_SMP_ALLOC_W_20_MMB_62_MUX_W_BMSK                            0x3f0000
#define HWIO_MMSS_MDP_SMP_ALLOC_W_20_MMB_62_MUX_W_SHFT                                0x10
#define HWIO_MMSS_MDP_SMP_ALLOC_W_20_MMB_61_CTX_W_BMSK                              0xc000
#define HWIO_MMSS_MDP_SMP_ALLOC_W_20_MMB_61_CTX_W_SHFT                                 0xe
#define HWIO_MMSS_MDP_SMP_ALLOC_W_20_MMB_61_MUX_W_BMSK                              0x3f00
#define HWIO_MMSS_MDP_SMP_ALLOC_W_20_MMB_61_MUX_W_SHFT                                 0x8
#define HWIO_MMSS_MDP_SMP_ALLOC_W_20_MMB_60_CTX_W_BMSK                                0xc0
#define HWIO_MMSS_MDP_SMP_ALLOC_W_20_MMB_60_CTX_W_SHFT                                 0x6
#define HWIO_MMSS_MDP_SMP_ALLOC_W_20_MMB_60_MUX_W_BMSK                                0x3f
#define HWIO_MMSS_MDP_SMP_ALLOC_W_20_MMB_60_MUX_W_SHFT                                 0x0

#define HWIO_MMSS_MDP_SMP_ALLOC_W_21_ADDR                                       (MMSS_MDP_SMP_TOP0_REG_BASE      + 0x000000a4)
#define HWIO_MMSS_MDP_SMP_ALLOC_W_21_RMSK                                         0xffffff
#define HWIO_MMSS_MDP_SMP_ALLOC_W_21_IN          \
        in_dword_masked(HWIO_MMSS_MDP_SMP_ALLOC_W_21_ADDR, HWIO_MMSS_MDP_SMP_ALLOC_W_21_RMSK)
#define HWIO_MMSS_MDP_SMP_ALLOC_W_21_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_SMP_ALLOC_W_21_ADDR, m)
#define HWIO_MMSS_MDP_SMP_ALLOC_W_21_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_SMP_ALLOC_W_21_ADDR,v)
#define HWIO_MMSS_MDP_SMP_ALLOC_W_21_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_SMP_ALLOC_W_21_ADDR,m,v,HWIO_MMSS_MDP_SMP_ALLOC_W_21_IN)
#define HWIO_MMSS_MDP_SMP_ALLOC_W_21_MMB_65_CTX_W_BMSK                            0xc00000
#define HWIO_MMSS_MDP_SMP_ALLOC_W_21_MMB_65_CTX_W_SHFT                                0x16
#define HWIO_MMSS_MDP_SMP_ALLOC_W_21_MMB_65_MUX_W_BMSK                            0x3f0000
#define HWIO_MMSS_MDP_SMP_ALLOC_W_21_MMB_65_MUX_W_SHFT                                0x10
#define HWIO_MMSS_MDP_SMP_ALLOC_W_21_MMB_64_CTX_W_BMSK                              0xc000
#define HWIO_MMSS_MDP_SMP_ALLOC_W_21_MMB_64_CTX_W_SHFT                                 0xe
#define HWIO_MMSS_MDP_SMP_ALLOC_W_21_MMB_64_MUX_W_BMSK                              0x3f00
#define HWIO_MMSS_MDP_SMP_ALLOC_W_21_MMB_64_MUX_W_SHFT                                 0x8
#define HWIO_MMSS_MDP_SMP_ALLOC_W_21_MMB_63_CTX_W_BMSK                                0xc0
#define HWIO_MMSS_MDP_SMP_ALLOC_W_21_MMB_63_CTX_W_SHFT                                 0x6
#define HWIO_MMSS_MDP_SMP_ALLOC_W_21_MMB_63_MUX_W_BMSK                                0x3f
#define HWIO_MMSS_MDP_SMP_ALLOC_W_21_MMB_63_MUX_W_SHFT                                 0x0

#define HWIO_MMSS_MDP_SMP_ALLOC_R_0_ADDR                                        (MMSS_MDP_SMP_TOP0_REG_BASE      + 0x00000100)
#define HWIO_MMSS_MDP_SMP_ALLOC_R_0_RMSK                                          0xffffff
#define HWIO_MMSS_MDP_SMP_ALLOC_R_0_IN          \
        in_dword_masked(HWIO_MMSS_MDP_SMP_ALLOC_R_0_ADDR, HWIO_MMSS_MDP_SMP_ALLOC_R_0_RMSK)
#define HWIO_MMSS_MDP_SMP_ALLOC_R_0_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_SMP_ALLOC_R_0_ADDR, m)
#define HWIO_MMSS_MDP_SMP_ALLOC_R_0_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_SMP_ALLOC_R_0_ADDR,v)
#define HWIO_MMSS_MDP_SMP_ALLOC_R_0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_SMP_ALLOC_R_0_ADDR,m,v,HWIO_MMSS_MDP_SMP_ALLOC_R_0_IN)
#define HWIO_MMSS_MDP_SMP_ALLOC_R_0_MMB_2_CTX_R_BMSK                              0xc00000
#define HWIO_MMSS_MDP_SMP_ALLOC_R_0_MMB_2_CTX_R_SHFT                                  0x16
#define HWIO_MMSS_MDP_SMP_ALLOC_R_0_MMB_2_MUX_R_BMSK                              0x3f0000
#define HWIO_MMSS_MDP_SMP_ALLOC_R_0_MMB_2_MUX_R_SHFT                                  0x10
#define HWIO_MMSS_MDP_SMP_ALLOC_R_0_MMB_1_CTX_R_BMSK                                0xc000
#define HWIO_MMSS_MDP_SMP_ALLOC_R_0_MMB_1_CTX_R_SHFT                                   0xe
#define HWIO_MMSS_MDP_SMP_ALLOC_R_0_MMB_1_MUX_R_BMSK                                0x3f00
#define HWIO_MMSS_MDP_SMP_ALLOC_R_0_MMB_1_MUX_R_SHFT                                   0x8
#define HWIO_MMSS_MDP_SMP_ALLOC_R_0_MMB_0_CTX_R_BMSK                                  0xc0
#define HWIO_MMSS_MDP_SMP_ALLOC_R_0_MMB_0_CTX_R_SHFT                                   0x6
#define HWIO_MMSS_MDP_SMP_ALLOC_R_0_MMB_0_MUX_R_BMSK                                  0x3f
#define HWIO_MMSS_MDP_SMP_ALLOC_R_0_MMB_0_MUX_R_SHFT                                   0x0

#define HWIO_MMSS_MDP_SMP_ALLOC_R_1_ADDR                                        (MMSS_MDP_SMP_TOP0_REG_BASE      + 0x00000104)
#define HWIO_MMSS_MDP_SMP_ALLOC_R_1_RMSK                                          0xffffff
#define HWIO_MMSS_MDP_SMP_ALLOC_R_1_IN          \
        in_dword_masked(HWIO_MMSS_MDP_SMP_ALLOC_R_1_ADDR, HWIO_MMSS_MDP_SMP_ALLOC_R_1_RMSK)
#define HWIO_MMSS_MDP_SMP_ALLOC_R_1_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_SMP_ALLOC_R_1_ADDR, m)
#define HWIO_MMSS_MDP_SMP_ALLOC_R_1_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_SMP_ALLOC_R_1_ADDR,v)
#define HWIO_MMSS_MDP_SMP_ALLOC_R_1_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_SMP_ALLOC_R_1_ADDR,m,v,HWIO_MMSS_MDP_SMP_ALLOC_R_1_IN)
#define HWIO_MMSS_MDP_SMP_ALLOC_R_1_MMB_5_CTX_R_BMSK                              0xc00000
#define HWIO_MMSS_MDP_SMP_ALLOC_R_1_MMB_5_CTX_R_SHFT                                  0x16
#define HWIO_MMSS_MDP_SMP_ALLOC_R_1_MMB_5_MUX_R_BMSK                              0x3f0000
#define HWIO_MMSS_MDP_SMP_ALLOC_R_1_MMB_5_MUX_R_SHFT                                  0x10
#define HWIO_MMSS_MDP_SMP_ALLOC_R_1_MMB_4_CTX_R_BMSK                                0xc000
#define HWIO_MMSS_MDP_SMP_ALLOC_R_1_MMB_4_CTX_R_SHFT                                   0xe
#define HWIO_MMSS_MDP_SMP_ALLOC_R_1_MMB_4_MUX_R_BMSK                                0x3f00
#define HWIO_MMSS_MDP_SMP_ALLOC_R_1_MMB_4_MUX_R_SHFT                                   0x8
#define HWIO_MMSS_MDP_SMP_ALLOC_R_1_MMB_3_CTX_R_BMSK                                  0xc0
#define HWIO_MMSS_MDP_SMP_ALLOC_R_1_MMB_3_CTX_R_SHFT                                   0x6
#define HWIO_MMSS_MDP_SMP_ALLOC_R_1_MMB_3_MUX_R_BMSK                                  0x3f
#define HWIO_MMSS_MDP_SMP_ALLOC_R_1_MMB_3_MUX_R_SHFT                                   0x0

#define HWIO_MMSS_MDP_SMP_ALLOC_R_2_ADDR                                        (MMSS_MDP_SMP_TOP0_REG_BASE      + 0x00000108)
#define HWIO_MMSS_MDP_SMP_ALLOC_R_2_RMSK                                          0xffffff
#define HWIO_MMSS_MDP_SMP_ALLOC_R_2_IN          \
        in_dword_masked(HWIO_MMSS_MDP_SMP_ALLOC_R_2_ADDR, HWIO_MMSS_MDP_SMP_ALLOC_R_2_RMSK)
#define HWIO_MMSS_MDP_SMP_ALLOC_R_2_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_SMP_ALLOC_R_2_ADDR, m)
#define HWIO_MMSS_MDP_SMP_ALLOC_R_2_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_SMP_ALLOC_R_2_ADDR,v)
#define HWIO_MMSS_MDP_SMP_ALLOC_R_2_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_SMP_ALLOC_R_2_ADDR,m,v,HWIO_MMSS_MDP_SMP_ALLOC_R_2_IN)
#define HWIO_MMSS_MDP_SMP_ALLOC_R_2_MMB_8_CTX_R_BMSK                              0xc00000
#define HWIO_MMSS_MDP_SMP_ALLOC_R_2_MMB_8_CTX_R_SHFT                                  0x16
#define HWIO_MMSS_MDP_SMP_ALLOC_R_2_MMB_8_MUX_R_BMSK                              0x3f0000
#define HWIO_MMSS_MDP_SMP_ALLOC_R_2_MMB_8_MUX_R_SHFT                                  0x10
#define HWIO_MMSS_MDP_SMP_ALLOC_R_2_MMB_7_CTX_R_BMSK                                0xc000
#define HWIO_MMSS_MDP_SMP_ALLOC_R_2_MMB_7_CTX_R_SHFT                                   0xe
#define HWIO_MMSS_MDP_SMP_ALLOC_R_2_MMB_7_MUX_R_BMSK                                0x3f00
#define HWIO_MMSS_MDP_SMP_ALLOC_R_2_MMB_7_MUX_R_SHFT                                   0x8
#define HWIO_MMSS_MDP_SMP_ALLOC_R_2_MMB_6_CTX_R_BMSK                                  0xc0
#define HWIO_MMSS_MDP_SMP_ALLOC_R_2_MMB_6_CTX_R_SHFT                                   0x6
#define HWIO_MMSS_MDP_SMP_ALLOC_R_2_MMB_6_MUX_R_BMSK                                  0x3f
#define HWIO_MMSS_MDP_SMP_ALLOC_R_2_MMB_6_MUX_R_SHFT                                   0x0

#define HWIO_MMSS_MDP_SMP_ALLOC_R_3_ADDR                                        (MMSS_MDP_SMP_TOP0_REG_BASE      + 0x0000010c)
#define HWIO_MMSS_MDP_SMP_ALLOC_R_3_RMSK                                          0xffffff
#define HWIO_MMSS_MDP_SMP_ALLOC_R_3_IN          \
        in_dword_masked(HWIO_MMSS_MDP_SMP_ALLOC_R_3_ADDR, HWIO_MMSS_MDP_SMP_ALLOC_R_3_RMSK)
#define HWIO_MMSS_MDP_SMP_ALLOC_R_3_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_SMP_ALLOC_R_3_ADDR, m)
#define HWIO_MMSS_MDP_SMP_ALLOC_R_3_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_SMP_ALLOC_R_3_ADDR,v)
#define HWIO_MMSS_MDP_SMP_ALLOC_R_3_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_SMP_ALLOC_R_3_ADDR,m,v,HWIO_MMSS_MDP_SMP_ALLOC_R_3_IN)
#define HWIO_MMSS_MDP_SMP_ALLOC_R_3_MMB_11_CTX_R_BMSK                             0xc00000
#define HWIO_MMSS_MDP_SMP_ALLOC_R_3_MMB_11_CTX_R_SHFT                                 0x16
#define HWIO_MMSS_MDP_SMP_ALLOC_R_3_MMB_11_MUX_R_BMSK                             0x3f0000
#define HWIO_MMSS_MDP_SMP_ALLOC_R_3_MMB_11_MUX_R_SHFT                                 0x10
#define HWIO_MMSS_MDP_SMP_ALLOC_R_3_MMB_10_CTX_R_BMSK                               0xc000
#define HWIO_MMSS_MDP_SMP_ALLOC_R_3_MMB_10_CTX_R_SHFT                                  0xe
#define HWIO_MMSS_MDP_SMP_ALLOC_R_3_MMB_10_MUX_R_BMSK                               0x3f00
#define HWIO_MMSS_MDP_SMP_ALLOC_R_3_MMB_10_MUX_R_SHFT                                  0x8
#define HWIO_MMSS_MDP_SMP_ALLOC_R_3_MMB_9_CTX_R_BMSK                                  0xc0
#define HWIO_MMSS_MDP_SMP_ALLOC_R_3_MMB_9_CTX_R_SHFT                                   0x6
#define HWIO_MMSS_MDP_SMP_ALLOC_R_3_MMB_9_MUX_R_BMSK                                  0x3f
#define HWIO_MMSS_MDP_SMP_ALLOC_R_3_MMB_9_MUX_R_SHFT                                   0x0

#define HWIO_MMSS_MDP_SMP_ALLOC_R_4_ADDR                                        (MMSS_MDP_SMP_TOP0_REG_BASE      + 0x00000110)
#define HWIO_MMSS_MDP_SMP_ALLOC_R_4_RMSK                                          0xffffff
#define HWIO_MMSS_MDP_SMP_ALLOC_R_4_IN          \
        in_dword_masked(HWIO_MMSS_MDP_SMP_ALLOC_R_4_ADDR, HWIO_MMSS_MDP_SMP_ALLOC_R_4_RMSK)
#define HWIO_MMSS_MDP_SMP_ALLOC_R_4_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_SMP_ALLOC_R_4_ADDR, m)
#define HWIO_MMSS_MDP_SMP_ALLOC_R_4_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_SMP_ALLOC_R_4_ADDR,v)
#define HWIO_MMSS_MDP_SMP_ALLOC_R_4_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_SMP_ALLOC_R_4_ADDR,m,v,HWIO_MMSS_MDP_SMP_ALLOC_R_4_IN)
#define HWIO_MMSS_MDP_SMP_ALLOC_R_4_MMB_14_CTX_R_BMSK                             0xc00000
#define HWIO_MMSS_MDP_SMP_ALLOC_R_4_MMB_14_CTX_R_SHFT                                 0x16
#define HWIO_MMSS_MDP_SMP_ALLOC_R_4_MMB_14_MUX_R_BMSK                             0x3f0000
#define HWIO_MMSS_MDP_SMP_ALLOC_R_4_MMB_14_MUX_R_SHFT                                 0x10
#define HWIO_MMSS_MDP_SMP_ALLOC_R_4_MMB_13_CTX_R_BMSK                               0xc000
#define HWIO_MMSS_MDP_SMP_ALLOC_R_4_MMB_13_CTX_R_SHFT                                  0xe
#define HWIO_MMSS_MDP_SMP_ALLOC_R_4_MMB_13_MUX_R_BMSK                               0x3f00
#define HWIO_MMSS_MDP_SMP_ALLOC_R_4_MMB_13_MUX_R_SHFT                                  0x8
#define HWIO_MMSS_MDP_SMP_ALLOC_R_4_MMB_12_CTX_R_BMSK                                 0xc0
#define HWIO_MMSS_MDP_SMP_ALLOC_R_4_MMB_12_CTX_R_SHFT                                  0x6
#define HWIO_MMSS_MDP_SMP_ALLOC_R_4_MMB_12_MUX_R_BMSK                                 0x3f
#define HWIO_MMSS_MDP_SMP_ALLOC_R_4_MMB_12_MUX_R_SHFT                                  0x0

#define HWIO_MMSS_MDP_SMP_ALLOC_R_5_ADDR                                        (MMSS_MDP_SMP_TOP0_REG_BASE      + 0x00000114)
#define HWIO_MMSS_MDP_SMP_ALLOC_R_5_RMSK                                          0xffffff
#define HWIO_MMSS_MDP_SMP_ALLOC_R_5_IN          \
        in_dword_masked(HWIO_MMSS_MDP_SMP_ALLOC_R_5_ADDR, HWIO_MMSS_MDP_SMP_ALLOC_R_5_RMSK)
#define HWIO_MMSS_MDP_SMP_ALLOC_R_5_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_SMP_ALLOC_R_5_ADDR, m)
#define HWIO_MMSS_MDP_SMP_ALLOC_R_5_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_SMP_ALLOC_R_5_ADDR,v)
#define HWIO_MMSS_MDP_SMP_ALLOC_R_5_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_SMP_ALLOC_R_5_ADDR,m,v,HWIO_MMSS_MDP_SMP_ALLOC_R_5_IN)
#define HWIO_MMSS_MDP_SMP_ALLOC_R_5_MMB_17_CTX_R_BMSK                             0xc00000
#define HWIO_MMSS_MDP_SMP_ALLOC_R_5_MMB_17_CTX_R_SHFT                                 0x16
#define HWIO_MMSS_MDP_SMP_ALLOC_R_5_MMB_17_MUX_R_BMSK                             0x3f0000
#define HWIO_MMSS_MDP_SMP_ALLOC_R_5_MMB_17_MUX_R_SHFT                                 0x10
#define HWIO_MMSS_MDP_SMP_ALLOC_R_5_MMB_16_CTX_R_BMSK                               0xc000
#define HWIO_MMSS_MDP_SMP_ALLOC_R_5_MMB_16_CTX_R_SHFT                                  0xe
#define HWIO_MMSS_MDP_SMP_ALLOC_R_5_MMB_16_MUX_R_BMSK                               0x3f00
#define HWIO_MMSS_MDP_SMP_ALLOC_R_5_MMB_16_MUX_R_SHFT                                  0x8
#define HWIO_MMSS_MDP_SMP_ALLOC_R_5_MMB_15_CTX_R_BMSK                                 0xc0
#define HWIO_MMSS_MDP_SMP_ALLOC_R_5_MMB_15_CTX_R_SHFT                                  0x6
#define HWIO_MMSS_MDP_SMP_ALLOC_R_5_MMB_15_MUX_R_BMSK                                 0x3f
#define HWIO_MMSS_MDP_SMP_ALLOC_R_5_MMB_15_MUX_R_SHFT                                  0x0

#define HWIO_MMSS_MDP_SMP_ALLOC_R_6_ADDR                                        (MMSS_MDP_SMP_TOP0_REG_BASE      + 0x00000118)
#define HWIO_MMSS_MDP_SMP_ALLOC_R_6_RMSK                                          0xffffff
#define HWIO_MMSS_MDP_SMP_ALLOC_R_6_IN          \
        in_dword_masked(HWIO_MMSS_MDP_SMP_ALLOC_R_6_ADDR, HWIO_MMSS_MDP_SMP_ALLOC_R_6_RMSK)
#define HWIO_MMSS_MDP_SMP_ALLOC_R_6_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_SMP_ALLOC_R_6_ADDR, m)
#define HWIO_MMSS_MDP_SMP_ALLOC_R_6_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_SMP_ALLOC_R_6_ADDR,v)
#define HWIO_MMSS_MDP_SMP_ALLOC_R_6_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_SMP_ALLOC_R_6_ADDR,m,v,HWIO_MMSS_MDP_SMP_ALLOC_R_6_IN)
#define HWIO_MMSS_MDP_SMP_ALLOC_R_6_MMB_20_CTX_R_BMSK                             0xc00000
#define HWIO_MMSS_MDP_SMP_ALLOC_R_6_MMB_20_CTX_R_SHFT                                 0x16
#define HWIO_MMSS_MDP_SMP_ALLOC_R_6_MMB_20_MUX_R_BMSK                             0x3f0000
#define HWIO_MMSS_MDP_SMP_ALLOC_R_6_MMB_20_MUX_R_SHFT                                 0x10
#define HWIO_MMSS_MDP_SMP_ALLOC_R_6_MMB_19_CTX_R_BMSK                               0xc000
#define HWIO_MMSS_MDP_SMP_ALLOC_R_6_MMB_19_CTX_R_SHFT                                  0xe
#define HWIO_MMSS_MDP_SMP_ALLOC_R_6_MMB_19_MUX_R_BMSK                               0x3f00
#define HWIO_MMSS_MDP_SMP_ALLOC_R_6_MMB_19_MUX_R_SHFT                                  0x8
#define HWIO_MMSS_MDP_SMP_ALLOC_R_6_MMB_18_CTX_R_BMSK                                 0xc0
#define HWIO_MMSS_MDP_SMP_ALLOC_R_6_MMB_18_CTX_R_SHFT                                  0x6
#define HWIO_MMSS_MDP_SMP_ALLOC_R_6_MMB_18_MUX_R_BMSK                                 0x3f
#define HWIO_MMSS_MDP_SMP_ALLOC_R_6_MMB_18_MUX_R_SHFT                                  0x0

#define HWIO_MMSS_MDP_SMP_ALLOC_R_7_ADDR                                        (MMSS_MDP_SMP_TOP0_REG_BASE      + 0x0000011c)
#define HWIO_MMSS_MDP_SMP_ALLOC_R_7_RMSK                                          0xffffff
#define HWIO_MMSS_MDP_SMP_ALLOC_R_7_IN          \
        in_dword_masked(HWIO_MMSS_MDP_SMP_ALLOC_R_7_ADDR, HWIO_MMSS_MDP_SMP_ALLOC_R_7_RMSK)
#define HWIO_MMSS_MDP_SMP_ALLOC_R_7_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_SMP_ALLOC_R_7_ADDR, m)
#define HWIO_MMSS_MDP_SMP_ALLOC_R_7_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_SMP_ALLOC_R_7_ADDR,v)
#define HWIO_MMSS_MDP_SMP_ALLOC_R_7_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_SMP_ALLOC_R_7_ADDR,m,v,HWIO_MMSS_MDP_SMP_ALLOC_R_7_IN)
#define HWIO_MMSS_MDP_SMP_ALLOC_R_7_MMB_23_CTX_R_BMSK                             0xc00000
#define HWIO_MMSS_MDP_SMP_ALLOC_R_7_MMB_23_CTX_R_SHFT                                 0x16
#define HWIO_MMSS_MDP_SMP_ALLOC_R_7_MMB_23_MUX_R_BMSK                             0x3f0000
#define HWIO_MMSS_MDP_SMP_ALLOC_R_7_MMB_23_MUX_R_SHFT                                 0x10
#define HWIO_MMSS_MDP_SMP_ALLOC_R_7_MMB_22_CTX_R_BMSK                               0xc000
#define HWIO_MMSS_MDP_SMP_ALLOC_R_7_MMB_22_CTX_R_SHFT                                  0xe
#define HWIO_MMSS_MDP_SMP_ALLOC_R_7_MMB_22_MUX_R_BMSK                               0x3f00
#define HWIO_MMSS_MDP_SMP_ALLOC_R_7_MMB_22_MUX_R_SHFT                                  0x8
#define HWIO_MMSS_MDP_SMP_ALLOC_R_7_MMB_21_CTX_R_BMSK                                 0xc0
#define HWIO_MMSS_MDP_SMP_ALLOC_R_7_MMB_21_CTX_R_SHFT                                  0x6
#define HWIO_MMSS_MDP_SMP_ALLOC_R_7_MMB_21_MUX_R_BMSK                                 0x3f
#define HWIO_MMSS_MDP_SMP_ALLOC_R_7_MMB_21_MUX_R_SHFT                                  0x0

#define HWIO_MMSS_MDP_SMP_ALLOC_R_8_ADDR                                        (MMSS_MDP_SMP_TOP0_REG_BASE      + 0x00000120)
#define HWIO_MMSS_MDP_SMP_ALLOC_R_8_RMSK                                          0xffffff
#define HWIO_MMSS_MDP_SMP_ALLOC_R_8_IN          \
        in_dword_masked(HWIO_MMSS_MDP_SMP_ALLOC_R_8_ADDR, HWIO_MMSS_MDP_SMP_ALLOC_R_8_RMSK)
#define HWIO_MMSS_MDP_SMP_ALLOC_R_8_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_SMP_ALLOC_R_8_ADDR, m)
#define HWIO_MMSS_MDP_SMP_ALLOC_R_8_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_SMP_ALLOC_R_8_ADDR,v)
#define HWIO_MMSS_MDP_SMP_ALLOC_R_8_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_SMP_ALLOC_R_8_ADDR,m,v,HWIO_MMSS_MDP_SMP_ALLOC_R_8_IN)
#define HWIO_MMSS_MDP_SMP_ALLOC_R_8_MMB_26_CTX_R_BMSK                             0xc00000
#define HWIO_MMSS_MDP_SMP_ALLOC_R_8_MMB_26_CTX_R_SHFT                                 0x16
#define HWIO_MMSS_MDP_SMP_ALLOC_R_8_MMB_26_MUX_R_BMSK                             0x3f0000
#define HWIO_MMSS_MDP_SMP_ALLOC_R_8_MMB_26_MUX_R_SHFT                                 0x10
#define HWIO_MMSS_MDP_SMP_ALLOC_R_8_MMB_25_CTX_R_BMSK                               0xc000
#define HWIO_MMSS_MDP_SMP_ALLOC_R_8_MMB_25_CTX_R_SHFT                                  0xe
#define HWIO_MMSS_MDP_SMP_ALLOC_R_8_MMB_25_MUX_R_BMSK                               0x3f00
#define HWIO_MMSS_MDP_SMP_ALLOC_R_8_MMB_25_MUX_R_SHFT                                  0x8
#define HWIO_MMSS_MDP_SMP_ALLOC_R_8_MMB_24_CTX_R_BMSK                                 0xc0
#define HWIO_MMSS_MDP_SMP_ALLOC_R_8_MMB_24_CTX_R_SHFT                                  0x6
#define HWIO_MMSS_MDP_SMP_ALLOC_R_8_MMB_24_MUX_R_BMSK                                 0x3f
#define HWIO_MMSS_MDP_SMP_ALLOC_R_8_MMB_24_MUX_R_SHFT                                  0x0

#define HWIO_MMSS_MDP_SMP_ALLOC_R_9_ADDR                                        (MMSS_MDP_SMP_TOP0_REG_BASE      + 0x00000124)
#define HWIO_MMSS_MDP_SMP_ALLOC_R_9_RMSK                                          0xffffff
#define HWIO_MMSS_MDP_SMP_ALLOC_R_9_IN          \
        in_dword_masked(HWIO_MMSS_MDP_SMP_ALLOC_R_9_ADDR, HWIO_MMSS_MDP_SMP_ALLOC_R_9_RMSK)
#define HWIO_MMSS_MDP_SMP_ALLOC_R_9_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_SMP_ALLOC_R_9_ADDR, m)
#define HWIO_MMSS_MDP_SMP_ALLOC_R_9_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_SMP_ALLOC_R_9_ADDR,v)
#define HWIO_MMSS_MDP_SMP_ALLOC_R_9_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_SMP_ALLOC_R_9_ADDR,m,v,HWIO_MMSS_MDP_SMP_ALLOC_R_9_IN)
#define HWIO_MMSS_MDP_SMP_ALLOC_R_9_MMB_29_CTX_R_BMSK                             0xc00000
#define HWIO_MMSS_MDP_SMP_ALLOC_R_9_MMB_29_CTX_R_SHFT                                 0x16
#define HWIO_MMSS_MDP_SMP_ALLOC_R_9_MMB_29_MUX_R_BMSK                             0x3f0000
#define HWIO_MMSS_MDP_SMP_ALLOC_R_9_MMB_29_MUX_R_SHFT                                 0x10
#define HWIO_MMSS_MDP_SMP_ALLOC_R_9_MMB_28_CTX_R_BMSK                               0xc000
#define HWIO_MMSS_MDP_SMP_ALLOC_R_9_MMB_28_CTX_R_SHFT                                  0xe
#define HWIO_MMSS_MDP_SMP_ALLOC_R_9_MMB_28_MUX_R_BMSK                               0x3f00
#define HWIO_MMSS_MDP_SMP_ALLOC_R_9_MMB_28_MUX_R_SHFT                                  0x8
#define HWIO_MMSS_MDP_SMP_ALLOC_R_9_MMB_27_CTX_R_BMSK                                 0xc0
#define HWIO_MMSS_MDP_SMP_ALLOC_R_9_MMB_27_CTX_R_SHFT                                  0x6
#define HWIO_MMSS_MDP_SMP_ALLOC_R_9_MMB_27_MUX_R_BMSK                                 0x3f
#define HWIO_MMSS_MDP_SMP_ALLOC_R_9_MMB_27_MUX_R_SHFT                                  0x0

#define HWIO_MMSS_MDP_SMP_ALLOC_R_10_ADDR                                       (MMSS_MDP_SMP_TOP0_REG_BASE      + 0x00000128)
#define HWIO_MMSS_MDP_SMP_ALLOC_R_10_RMSK                                         0xffffff
#define HWIO_MMSS_MDP_SMP_ALLOC_R_10_IN          \
        in_dword_masked(HWIO_MMSS_MDP_SMP_ALLOC_R_10_ADDR, HWIO_MMSS_MDP_SMP_ALLOC_R_10_RMSK)
#define HWIO_MMSS_MDP_SMP_ALLOC_R_10_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_SMP_ALLOC_R_10_ADDR, m)
#define HWIO_MMSS_MDP_SMP_ALLOC_R_10_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_SMP_ALLOC_R_10_ADDR,v)
#define HWIO_MMSS_MDP_SMP_ALLOC_R_10_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_SMP_ALLOC_R_10_ADDR,m,v,HWIO_MMSS_MDP_SMP_ALLOC_R_10_IN)
#define HWIO_MMSS_MDP_SMP_ALLOC_R_10_MMB_32_CTX_R_BMSK                            0xc00000
#define HWIO_MMSS_MDP_SMP_ALLOC_R_10_MMB_32_CTX_R_SHFT                                0x16
#define HWIO_MMSS_MDP_SMP_ALLOC_R_10_MMB_32_MUX_R_BMSK                            0x3f0000
#define HWIO_MMSS_MDP_SMP_ALLOC_R_10_MMB_32_MUX_R_SHFT                                0x10
#define HWIO_MMSS_MDP_SMP_ALLOC_R_10_MMB_31_CTX_R_BMSK                              0xc000
#define HWIO_MMSS_MDP_SMP_ALLOC_R_10_MMB_31_CTX_R_SHFT                                 0xe
#define HWIO_MMSS_MDP_SMP_ALLOC_R_10_MMB_31_MUX_R_BMSK                              0x3f00
#define HWIO_MMSS_MDP_SMP_ALLOC_R_10_MMB_31_MUX_R_SHFT                                 0x8
#define HWIO_MMSS_MDP_SMP_ALLOC_R_10_MMB_30_CTX_R_BMSK                                0xc0
#define HWIO_MMSS_MDP_SMP_ALLOC_R_10_MMB_30_CTX_R_SHFT                                 0x6
#define HWIO_MMSS_MDP_SMP_ALLOC_R_10_MMB_30_MUX_R_BMSK                                0x3f
#define HWIO_MMSS_MDP_SMP_ALLOC_R_10_MMB_30_MUX_R_SHFT                                 0x0

#define HWIO_MMSS_MDP_SMP_ALLOC_R_11_ADDR                                       (MMSS_MDP_SMP_TOP0_REG_BASE      + 0x0000012c)
#define HWIO_MMSS_MDP_SMP_ALLOC_R_11_RMSK                                         0xffffff
#define HWIO_MMSS_MDP_SMP_ALLOC_R_11_IN          \
        in_dword_masked(HWIO_MMSS_MDP_SMP_ALLOC_R_11_ADDR, HWIO_MMSS_MDP_SMP_ALLOC_R_11_RMSK)
#define HWIO_MMSS_MDP_SMP_ALLOC_R_11_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_SMP_ALLOC_R_11_ADDR, m)
#define HWIO_MMSS_MDP_SMP_ALLOC_R_11_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_SMP_ALLOC_R_11_ADDR,v)
#define HWIO_MMSS_MDP_SMP_ALLOC_R_11_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_SMP_ALLOC_R_11_ADDR,m,v,HWIO_MMSS_MDP_SMP_ALLOC_R_11_IN)
#define HWIO_MMSS_MDP_SMP_ALLOC_R_11_MMB_35_CTX_R_BMSK                            0xc00000
#define HWIO_MMSS_MDP_SMP_ALLOC_R_11_MMB_35_CTX_R_SHFT                                0x16
#define HWIO_MMSS_MDP_SMP_ALLOC_R_11_MMB_35_MUX_R_BMSK                            0x3f0000
#define HWIO_MMSS_MDP_SMP_ALLOC_R_11_MMB_35_MUX_R_SHFT                                0x10
#define HWIO_MMSS_MDP_SMP_ALLOC_R_11_MMB_34_CTX_R_BMSK                              0xc000
#define HWIO_MMSS_MDP_SMP_ALLOC_R_11_MMB_34_CTX_R_SHFT                                 0xe
#define HWIO_MMSS_MDP_SMP_ALLOC_R_11_MMB_34_MUX_R_BMSK                              0x3f00
#define HWIO_MMSS_MDP_SMP_ALLOC_R_11_MMB_34_MUX_R_SHFT                                 0x8
#define HWIO_MMSS_MDP_SMP_ALLOC_R_11_MMB_33_CTX_R_BMSK                                0xc0
#define HWIO_MMSS_MDP_SMP_ALLOC_R_11_MMB_33_CTX_R_SHFT                                 0x6
#define HWIO_MMSS_MDP_SMP_ALLOC_R_11_MMB_33_MUX_R_BMSK                                0x3f
#define HWIO_MMSS_MDP_SMP_ALLOC_R_11_MMB_33_MUX_R_SHFT                                 0x0

#define HWIO_MMSS_MDP_SMP_ALLOC_R_12_ADDR                                       (MMSS_MDP_SMP_TOP0_REG_BASE      + 0x00000130)
#define HWIO_MMSS_MDP_SMP_ALLOC_R_12_RMSK                                         0xffffff
#define HWIO_MMSS_MDP_SMP_ALLOC_R_12_IN          \
        in_dword_masked(HWIO_MMSS_MDP_SMP_ALLOC_R_12_ADDR, HWIO_MMSS_MDP_SMP_ALLOC_R_12_RMSK)
#define HWIO_MMSS_MDP_SMP_ALLOC_R_12_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_SMP_ALLOC_R_12_ADDR, m)
#define HWIO_MMSS_MDP_SMP_ALLOC_R_12_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_SMP_ALLOC_R_12_ADDR,v)
#define HWIO_MMSS_MDP_SMP_ALLOC_R_12_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_SMP_ALLOC_R_12_ADDR,m,v,HWIO_MMSS_MDP_SMP_ALLOC_R_12_IN)
#define HWIO_MMSS_MDP_SMP_ALLOC_R_12_MMB_38_CTX_R_BMSK                            0xc00000
#define HWIO_MMSS_MDP_SMP_ALLOC_R_12_MMB_38_CTX_R_SHFT                                0x16
#define HWIO_MMSS_MDP_SMP_ALLOC_R_12_MMB_38_MUX_R_BMSK                            0x3f0000
#define HWIO_MMSS_MDP_SMP_ALLOC_R_12_MMB_38_MUX_R_SHFT                                0x10
#define HWIO_MMSS_MDP_SMP_ALLOC_R_12_MMB_37_CTX_R_BMSK                              0xc000
#define HWIO_MMSS_MDP_SMP_ALLOC_R_12_MMB_37_CTX_R_SHFT                                 0xe
#define HWIO_MMSS_MDP_SMP_ALLOC_R_12_MMB_37_MUX_R_BMSK                              0x3f00
#define HWIO_MMSS_MDP_SMP_ALLOC_R_12_MMB_37_MUX_R_SHFT                                 0x8
#define HWIO_MMSS_MDP_SMP_ALLOC_R_12_MMB_36_CTX_R_BMSK                                0xc0
#define HWIO_MMSS_MDP_SMP_ALLOC_R_12_MMB_36_CTX_R_SHFT                                 0x6
#define HWIO_MMSS_MDP_SMP_ALLOC_R_12_MMB_36_MUX_R_BMSK                                0x3f
#define HWIO_MMSS_MDP_SMP_ALLOC_R_12_MMB_36_MUX_R_SHFT                                 0x0

#define HWIO_MMSS_MDP_SMP_ALLOC_R_13_ADDR                                       (MMSS_MDP_SMP_TOP0_REG_BASE      + 0x00000134)
#define HWIO_MMSS_MDP_SMP_ALLOC_R_13_RMSK                                         0xffffff
#define HWIO_MMSS_MDP_SMP_ALLOC_R_13_IN          \
        in_dword_masked(HWIO_MMSS_MDP_SMP_ALLOC_R_13_ADDR, HWIO_MMSS_MDP_SMP_ALLOC_R_13_RMSK)
#define HWIO_MMSS_MDP_SMP_ALLOC_R_13_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_SMP_ALLOC_R_13_ADDR, m)
#define HWIO_MMSS_MDP_SMP_ALLOC_R_13_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_SMP_ALLOC_R_13_ADDR,v)
#define HWIO_MMSS_MDP_SMP_ALLOC_R_13_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_SMP_ALLOC_R_13_ADDR,m,v,HWIO_MMSS_MDP_SMP_ALLOC_R_13_IN)
#define HWIO_MMSS_MDP_SMP_ALLOC_R_13_MMB_41_CTX_R_BMSK                            0xc00000
#define HWIO_MMSS_MDP_SMP_ALLOC_R_13_MMB_41_CTX_R_SHFT                                0x16
#define HWIO_MMSS_MDP_SMP_ALLOC_R_13_MMB_41_MUX_R_BMSK                            0x3f0000
#define HWIO_MMSS_MDP_SMP_ALLOC_R_13_MMB_41_MUX_R_SHFT                                0x10
#define HWIO_MMSS_MDP_SMP_ALLOC_R_13_MMB_40_CTX_R_BMSK                              0xc000
#define HWIO_MMSS_MDP_SMP_ALLOC_R_13_MMB_40_CTX_R_SHFT                                 0xe
#define HWIO_MMSS_MDP_SMP_ALLOC_R_13_MMB_40_MUX_R_BMSK                              0x3f00
#define HWIO_MMSS_MDP_SMP_ALLOC_R_13_MMB_40_MUX_R_SHFT                                 0x8
#define HWIO_MMSS_MDP_SMP_ALLOC_R_13_MMB_39_CTX_R_BMSK                                0xc0
#define HWIO_MMSS_MDP_SMP_ALLOC_R_13_MMB_39_CTX_R_SHFT                                 0x6
#define HWIO_MMSS_MDP_SMP_ALLOC_R_13_MMB_39_MUX_R_BMSK                                0x3f
#define HWIO_MMSS_MDP_SMP_ALLOC_R_13_MMB_39_MUX_R_SHFT                                 0x0

#define HWIO_MMSS_MDP_SMP_ALLOC_R_14_ADDR                                       (MMSS_MDP_SMP_TOP0_REG_BASE      + 0x00000138)
#define HWIO_MMSS_MDP_SMP_ALLOC_R_14_RMSK                                         0xffffff
#define HWIO_MMSS_MDP_SMP_ALLOC_R_14_IN          \
        in_dword_masked(HWIO_MMSS_MDP_SMP_ALLOC_R_14_ADDR, HWIO_MMSS_MDP_SMP_ALLOC_R_14_RMSK)
#define HWIO_MMSS_MDP_SMP_ALLOC_R_14_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_SMP_ALLOC_R_14_ADDR, m)
#define HWIO_MMSS_MDP_SMP_ALLOC_R_14_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_SMP_ALLOC_R_14_ADDR,v)
#define HWIO_MMSS_MDP_SMP_ALLOC_R_14_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_SMP_ALLOC_R_14_ADDR,m,v,HWIO_MMSS_MDP_SMP_ALLOC_R_14_IN)
#define HWIO_MMSS_MDP_SMP_ALLOC_R_14_MMB_44_CTX_R_BMSK                            0xc00000
#define HWIO_MMSS_MDP_SMP_ALLOC_R_14_MMB_44_CTX_R_SHFT                                0x16
#define HWIO_MMSS_MDP_SMP_ALLOC_R_14_MMB_44_MUX_R_BMSK                            0x3f0000
#define HWIO_MMSS_MDP_SMP_ALLOC_R_14_MMB_44_MUX_R_SHFT                                0x10
#define HWIO_MMSS_MDP_SMP_ALLOC_R_14_MMB_43_CTX_R_BMSK                              0xc000
#define HWIO_MMSS_MDP_SMP_ALLOC_R_14_MMB_43_CTX_R_SHFT                                 0xe
#define HWIO_MMSS_MDP_SMP_ALLOC_R_14_MMB_43_MUX_R_BMSK                              0x3f00
#define HWIO_MMSS_MDP_SMP_ALLOC_R_14_MMB_43_MUX_R_SHFT                                 0x8
#define HWIO_MMSS_MDP_SMP_ALLOC_R_14_MMB_42_CTX_R_BMSK                                0xc0
#define HWIO_MMSS_MDP_SMP_ALLOC_R_14_MMB_42_CTX_R_SHFT                                 0x6
#define HWIO_MMSS_MDP_SMP_ALLOC_R_14_MMB_42_MUX_R_BMSK                                0x3f
#define HWIO_MMSS_MDP_SMP_ALLOC_R_14_MMB_42_MUX_R_SHFT                                 0x0

#define HWIO_MMSS_MDP_SMP_ALLOC_R_15_ADDR                                       (MMSS_MDP_SMP_TOP0_REG_BASE      + 0x0000013c)
#define HWIO_MMSS_MDP_SMP_ALLOC_R_15_RMSK                                         0xffffff
#define HWIO_MMSS_MDP_SMP_ALLOC_R_15_IN          \
        in_dword_masked(HWIO_MMSS_MDP_SMP_ALLOC_R_15_ADDR, HWIO_MMSS_MDP_SMP_ALLOC_R_15_RMSK)
#define HWIO_MMSS_MDP_SMP_ALLOC_R_15_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_SMP_ALLOC_R_15_ADDR, m)
#define HWIO_MMSS_MDP_SMP_ALLOC_R_15_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_SMP_ALLOC_R_15_ADDR,v)
#define HWIO_MMSS_MDP_SMP_ALLOC_R_15_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_SMP_ALLOC_R_15_ADDR,m,v,HWIO_MMSS_MDP_SMP_ALLOC_R_15_IN)
#define HWIO_MMSS_MDP_SMP_ALLOC_R_15_MMB_47_CTX_R_BMSK                            0xc00000
#define HWIO_MMSS_MDP_SMP_ALLOC_R_15_MMB_47_CTX_R_SHFT                                0x16
#define HWIO_MMSS_MDP_SMP_ALLOC_R_15_MMB_47_MUX_R_BMSK                            0x3f0000
#define HWIO_MMSS_MDP_SMP_ALLOC_R_15_MMB_47_MUX_R_SHFT                                0x10
#define HWIO_MMSS_MDP_SMP_ALLOC_R_15_MMB_46_CTX_R_BMSK                              0xc000
#define HWIO_MMSS_MDP_SMP_ALLOC_R_15_MMB_46_CTX_R_SHFT                                 0xe
#define HWIO_MMSS_MDP_SMP_ALLOC_R_15_MMB_46_MUX_R_BMSK                              0x3f00
#define HWIO_MMSS_MDP_SMP_ALLOC_R_15_MMB_46_MUX_R_SHFT                                 0x8
#define HWIO_MMSS_MDP_SMP_ALLOC_R_15_MMB_45_CTX_R_BMSK                                0xc0
#define HWIO_MMSS_MDP_SMP_ALLOC_R_15_MMB_45_CTX_R_SHFT                                 0x6
#define HWIO_MMSS_MDP_SMP_ALLOC_R_15_MMB_45_MUX_R_BMSK                                0x3f
#define HWIO_MMSS_MDP_SMP_ALLOC_R_15_MMB_45_MUX_R_SHFT                                 0x0

#define HWIO_MMSS_MDP_SMP_ALLOC_R_16_ADDR                                       (MMSS_MDP_SMP_TOP0_REG_BASE      + 0x00000140)
#define HWIO_MMSS_MDP_SMP_ALLOC_R_16_RMSK                                         0xffffff
#define HWIO_MMSS_MDP_SMP_ALLOC_R_16_IN          \
        in_dword_masked(HWIO_MMSS_MDP_SMP_ALLOC_R_16_ADDR, HWIO_MMSS_MDP_SMP_ALLOC_R_16_RMSK)
#define HWIO_MMSS_MDP_SMP_ALLOC_R_16_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_SMP_ALLOC_R_16_ADDR, m)
#define HWIO_MMSS_MDP_SMP_ALLOC_R_16_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_SMP_ALLOC_R_16_ADDR,v)
#define HWIO_MMSS_MDP_SMP_ALLOC_R_16_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_SMP_ALLOC_R_16_ADDR,m,v,HWIO_MMSS_MDP_SMP_ALLOC_R_16_IN)
#define HWIO_MMSS_MDP_SMP_ALLOC_R_16_MMB_50_CTX_R_BMSK                            0xc00000
#define HWIO_MMSS_MDP_SMP_ALLOC_R_16_MMB_50_CTX_R_SHFT                                0x16
#define HWIO_MMSS_MDP_SMP_ALLOC_R_16_MMB_50_MUX_R_BMSK                            0x3f0000
#define HWIO_MMSS_MDP_SMP_ALLOC_R_16_MMB_50_MUX_R_SHFT                                0x10
#define HWIO_MMSS_MDP_SMP_ALLOC_R_16_MMB_49_CTX_R_BMSK                              0xc000
#define HWIO_MMSS_MDP_SMP_ALLOC_R_16_MMB_49_CTX_R_SHFT                                 0xe
#define HWIO_MMSS_MDP_SMP_ALLOC_R_16_MMB_49_MUX_R_BMSK                              0x3f00
#define HWIO_MMSS_MDP_SMP_ALLOC_R_16_MMB_49_MUX_R_SHFT                                 0x8
#define HWIO_MMSS_MDP_SMP_ALLOC_R_16_MMB_48_CTX_R_BMSK                                0xc0
#define HWIO_MMSS_MDP_SMP_ALLOC_R_16_MMB_48_CTX_R_SHFT                                 0x6
#define HWIO_MMSS_MDP_SMP_ALLOC_R_16_MMB_48_MUX_R_BMSK                                0x3f
#define HWIO_MMSS_MDP_SMP_ALLOC_R_16_MMB_48_MUX_R_SHFT                                 0x0

#define HWIO_MMSS_MDP_SMP_ALLOC_R_17_ADDR                                       (MMSS_MDP_SMP_TOP0_REG_BASE      + 0x00000144)
#define HWIO_MMSS_MDP_SMP_ALLOC_R_17_RMSK                                         0xffffff
#define HWIO_MMSS_MDP_SMP_ALLOC_R_17_IN          \
        in_dword_masked(HWIO_MMSS_MDP_SMP_ALLOC_R_17_ADDR, HWIO_MMSS_MDP_SMP_ALLOC_R_17_RMSK)
#define HWIO_MMSS_MDP_SMP_ALLOC_R_17_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_SMP_ALLOC_R_17_ADDR, m)
#define HWIO_MMSS_MDP_SMP_ALLOC_R_17_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_SMP_ALLOC_R_17_ADDR,v)
#define HWIO_MMSS_MDP_SMP_ALLOC_R_17_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_SMP_ALLOC_R_17_ADDR,m,v,HWIO_MMSS_MDP_SMP_ALLOC_R_17_IN)
#define HWIO_MMSS_MDP_SMP_ALLOC_R_17_MMB_53_CTX_R_BMSK                            0xc00000
#define HWIO_MMSS_MDP_SMP_ALLOC_R_17_MMB_53_CTX_R_SHFT                                0x16
#define HWIO_MMSS_MDP_SMP_ALLOC_R_17_MMB_53_MUX_R_BMSK                            0x3f0000
#define HWIO_MMSS_MDP_SMP_ALLOC_R_17_MMB_53_MUX_R_SHFT                                0x10
#define HWIO_MMSS_MDP_SMP_ALLOC_R_17_MMB_52_CTX_R_BMSK                              0xc000
#define HWIO_MMSS_MDP_SMP_ALLOC_R_17_MMB_52_CTX_R_SHFT                                 0xe
#define HWIO_MMSS_MDP_SMP_ALLOC_R_17_MMB_52_MUX_R_BMSK                              0x3f00
#define HWIO_MMSS_MDP_SMP_ALLOC_R_17_MMB_52_MUX_R_SHFT                                 0x8
#define HWIO_MMSS_MDP_SMP_ALLOC_R_17_MMB_51_CTX_R_BMSK                                0xc0
#define HWIO_MMSS_MDP_SMP_ALLOC_R_17_MMB_51_CTX_R_SHFT                                 0x6
#define HWIO_MMSS_MDP_SMP_ALLOC_R_17_MMB_51_MUX_R_BMSK                                0x3f
#define HWIO_MMSS_MDP_SMP_ALLOC_R_17_MMB_51_MUX_R_SHFT                                 0x0

#define HWIO_MMSS_MDP_SMP_ALLOC_R_18_ADDR                                       (MMSS_MDP_SMP_TOP0_REG_BASE      + 0x00000148)
#define HWIO_MMSS_MDP_SMP_ALLOC_R_18_RMSK                                         0xffffff
#define HWIO_MMSS_MDP_SMP_ALLOC_R_18_IN          \
        in_dword_masked(HWIO_MMSS_MDP_SMP_ALLOC_R_18_ADDR, HWIO_MMSS_MDP_SMP_ALLOC_R_18_RMSK)
#define HWIO_MMSS_MDP_SMP_ALLOC_R_18_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_SMP_ALLOC_R_18_ADDR, m)
#define HWIO_MMSS_MDP_SMP_ALLOC_R_18_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_SMP_ALLOC_R_18_ADDR,v)
#define HWIO_MMSS_MDP_SMP_ALLOC_R_18_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_SMP_ALLOC_R_18_ADDR,m,v,HWIO_MMSS_MDP_SMP_ALLOC_R_18_IN)
#define HWIO_MMSS_MDP_SMP_ALLOC_R_18_MMB_56_CTX_R_BMSK                            0xc00000
#define HWIO_MMSS_MDP_SMP_ALLOC_R_18_MMB_56_CTX_R_SHFT                                0x16
#define HWIO_MMSS_MDP_SMP_ALLOC_R_18_MMB_56_MUX_R_BMSK                            0x3f0000
#define HWIO_MMSS_MDP_SMP_ALLOC_R_18_MMB_56_MUX_R_SHFT                                0x10
#define HWIO_MMSS_MDP_SMP_ALLOC_R_18_MMB_55_CTX_R_BMSK                              0xc000
#define HWIO_MMSS_MDP_SMP_ALLOC_R_18_MMB_55_CTX_R_SHFT                                 0xe
#define HWIO_MMSS_MDP_SMP_ALLOC_R_18_MMB_55_MUX_R_BMSK                              0x3f00
#define HWIO_MMSS_MDP_SMP_ALLOC_R_18_MMB_55_MUX_R_SHFT                                 0x8
#define HWIO_MMSS_MDP_SMP_ALLOC_R_18_MMB_54_CTX_R_BMSK                                0xc0
#define HWIO_MMSS_MDP_SMP_ALLOC_R_18_MMB_54_CTX_R_SHFT                                 0x6
#define HWIO_MMSS_MDP_SMP_ALLOC_R_18_MMB_54_MUX_R_BMSK                                0x3f
#define HWIO_MMSS_MDP_SMP_ALLOC_R_18_MMB_54_MUX_R_SHFT                                 0x0

#define HWIO_MMSS_MDP_SMP_ALLOC_R_19_ADDR                                       (MMSS_MDP_SMP_TOP0_REG_BASE      + 0x0000014c)
#define HWIO_MMSS_MDP_SMP_ALLOC_R_19_RMSK                                         0xffffff
#define HWIO_MMSS_MDP_SMP_ALLOC_R_19_IN          \
        in_dword_masked(HWIO_MMSS_MDP_SMP_ALLOC_R_19_ADDR, HWIO_MMSS_MDP_SMP_ALLOC_R_19_RMSK)
#define HWIO_MMSS_MDP_SMP_ALLOC_R_19_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_SMP_ALLOC_R_19_ADDR, m)
#define HWIO_MMSS_MDP_SMP_ALLOC_R_19_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_SMP_ALLOC_R_19_ADDR,v)
#define HWIO_MMSS_MDP_SMP_ALLOC_R_19_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_SMP_ALLOC_R_19_ADDR,m,v,HWIO_MMSS_MDP_SMP_ALLOC_R_19_IN)
#define HWIO_MMSS_MDP_SMP_ALLOC_R_19_MMB_59_CTX_R_BMSK                            0xc00000
#define HWIO_MMSS_MDP_SMP_ALLOC_R_19_MMB_59_CTX_R_SHFT                                0x16
#define HWIO_MMSS_MDP_SMP_ALLOC_R_19_MMB_59_MUX_R_BMSK                            0x3f0000
#define HWIO_MMSS_MDP_SMP_ALLOC_R_19_MMB_59_MUX_R_SHFT                                0x10
#define HWIO_MMSS_MDP_SMP_ALLOC_R_19_MMB_58_CTX_R_BMSK                              0xc000
#define HWIO_MMSS_MDP_SMP_ALLOC_R_19_MMB_58_CTX_R_SHFT                                 0xe
#define HWIO_MMSS_MDP_SMP_ALLOC_R_19_MMB_58_MUX_R_BMSK                              0x3f00
#define HWIO_MMSS_MDP_SMP_ALLOC_R_19_MMB_58_MUX_R_SHFT                                 0x8
#define HWIO_MMSS_MDP_SMP_ALLOC_R_19_MMB_57_CTX_R_BMSK                                0xc0
#define HWIO_MMSS_MDP_SMP_ALLOC_R_19_MMB_57_CTX_R_SHFT                                 0x6
#define HWIO_MMSS_MDP_SMP_ALLOC_R_19_MMB_57_MUX_R_BMSK                                0x3f
#define HWIO_MMSS_MDP_SMP_ALLOC_R_19_MMB_57_MUX_R_SHFT                                 0x0

#define HWIO_MMSS_MDP_SMP_ALLOC_R_20_ADDR                                       (MMSS_MDP_SMP_TOP0_REG_BASE      + 0x00000150)
#define HWIO_MMSS_MDP_SMP_ALLOC_R_20_RMSK                                         0xffffff
#define HWIO_MMSS_MDP_SMP_ALLOC_R_20_IN          \
        in_dword_masked(HWIO_MMSS_MDP_SMP_ALLOC_R_20_ADDR, HWIO_MMSS_MDP_SMP_ALLOC_R_20_RMSK)
#define HWIO_MMSS_MDP_SMP_ALLOC_R_20_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_SMP_ALLOC_R_20_ADDR, m)
#define HWIO_MMSS_MDP_SMP_ALLOC_R_20_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_SMP_ALLOC_R_20_ADDR,v)
#define HWIO_MMSS_MDP_SMP_ALLOC_R_20_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_SMP_ALLOC_R_20_ADDR,m,v,HWIO_MMSS_MDP_SMP_ALLOC_R_20_IN)
#define HWIO_MMSS_MDP_SMP_ALLOC_R_20_MMB_62_CTX_R_BMSK                            0xc00000
#define HWIO_MMSS_MDP_SMP_ALLOC_R_20_MMB_62_CTX_R_SHFT                                0x16
#define HWIO_MMSS_MDP_SMP_ALLOC_R_20_MMB_62_MUX_R_BMSK                            0x3f0000
#define HWIO_MMSS_MDP_SMP_ALLOC_R_20_MMB_62_MUX_R_SHFT                                0x10
#define HWIO_MMSS_MDP_SMP_ALLOC_R_20_MMB_61_CTX_R_BMSK                              0xc000
#define HWIO_MMSS_MDP_SMP_ALLOC_R_20_MMB_61_CTX_R_SHFT                                 0xe
#define HWIO_MMSS_MDP_SMP_ALLOC_R_20_MMB_61_MUX_R_BMSK                              0x3f00
#define HWIO_MMSS_MDP_SMP_ALLOC_R_20_MMB_61_MUX_R_SHFT                                 0x8
#define HWIO_MMSS_MDP_SMP_ALLOC_R_20_MMB_60_CTX_R_BMSK                                0xc0
#define HWIO_MMSS_MDP_SMP_ALLOC_R_20_MMB_60_CTX_R_SHFT                                 0x6
#define HWIO_MMSS_MDP_SMP_ALLOC_R_20_MMB_60_MUX_R_BMSK                                0x3f
#define HWIO_MMSS_MDP_SMP_ALLOC_R_20_MMB_60_MUX_R_SHFT                                 0x0

#define HWIO_MMSS_MDP_SMP_ALLOC_R_21_ADDR                                       (MMSS_MDP_SMP_TOP0_REG_BASE      + 0x00000154)
#define HWIO_MMSS_MDP_SMP_ALLOC_R_21_RMSK                                         0xffffff
#define HWIO_MMSS_MDP_SMP_ALLOC_R_21_IN          \
        in_dword_masked(HWIO_MMSS_MDP_SMP_ALLOC_R_21_ADDR, HWIO_MMSS_MDP_SMP_ALLOC_R_21_RMSK)
#define HWIO_MMSS_MDP_SMP_ALLOC_R_21_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_SMP_ALLOC_R_21_ADDR, m)
#define HWIO_MMSS_MDP_SMP_ALLOC_R_21_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_SMP_ALLOC_R_21_ADDR,v)
#define HWIO_MMSS_MDP_SMP_ALLOC_R_21_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_SMP_ALLOC_R_21_ADDR,m,v,HWIO_MMSS_MDP_SMP_ALLOC_R_21_IN)
#define HWIO_MMSS_MDP_SMP_ALLOC_R_21_MMB_65_CTX_R_BMSK                            0xc00000
#define HWIO_MMSS_MDP_SMP_ALLOC_R_21_MMB_65_CTX_R_SHFT                                0x16
#define HWIO_MMSS_MDP_SMP_ALLOC_R_21_MMB_65_MUX_R_BMSK                            0x3f0000
#define HWIO_MMSS_MDP_SMP_ALLOC_R_21_MMB_65_MUX_R_SHFT                                0x10
#define HWIO_MMSS_MDP_SMP_ALLOC_R_21_MMB_64_CTX_R_BMSK                              0xc000
#define HWIO_MMSS_MDP_SMP_ALLOC_R_21_MMB_64_CTX_R_SHFT                                 0xe
#define HWIO_MMSS_MDP_SMP_ALLOC_R_21_MMB_64_MUX_R_BMSK                              0x3f00
#define HWIO_MMSS_MDP_SMP_ALLOC_R_21_MMB_64_MUX_R_SHFT                                 0x8
#define HWIO_MMSS_MDP_SMP_ALLOC_R_21_MMB_63_CTX_R_BMSK                                0xc0
#define HWIO_MMSS_MDP_SMP_ALLOC_R_21_MMB_63_CTX_R_SHFT                                 0x6
#define HWIO_MMSS_MDP_SMP_ALLOC_R_21_MMB_63_MUX_R_BMSK                                0x3f
#define HWIO_MMSS_MDP_SMP_ALLOC_R_21_MMB_63_MUX_R_SHFT                                 0x0

#define HWIO_MMSS_MDP_SSPP0_DEBUGBUS_CTRL_ADDR                                  (MMSS_MDP_SMP_TOP0_REG_BASE      + 0x00000158)
#define HWIO_MMSS_MDP_SSPP0_DEBUGBUS_CTRL_RMSK                                     0x3ffff
#define HWIO_MMSS_MDP_SSPP0_DEBUGBUS_CTRL_IN          \
        in_dword_masked(HWIO_MMSS_MDP_SSPP0_DEBUGBUS_CTRL_ADDR, HWIO_MMSS_MDP_SSPP0_DEBUGBUS_CTRL_RMSK)
#define HWIO_MMSS_MDP_SSPP0_DEBUGBUS_CTRL_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_SSPP0_DEBUGBUS_CTRL_ADDR, m)
#define HWIO_MMSS_MDP_SSPP0_DEBUGBUS_CTRL_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_SSPP0_DEBUGBUS_CTRL_ADDR,v)
#define HWIO_MMSS_MDP_SSPP0_DEBUGBUS_CTRL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_SSPP0_DEBUGBUS_CTRL_ADDR,m,v,HWIO_MMSS_MDP_SSPP0_DEBUGBUS_CTRL_IN)
#define HWIO_MMSS_MDP_SSPP0_DEBUGBUS_CTRL_AHB2AHB_DBUS_EN_BMSK                     0x30000
#define HWIO_MMSS_MDP_SSPP0_DEBUGBUS_CTRL_AHB2AHB_DBUS_EN_SHFT                        0x10
#define HWIO_MMSS_MDP_SSPP0_DEBUGBUS_CTRL_BUS_SEL_BMSK                              0xf000
#define HWIO_MMSS_MDP_SSPP0_DEBUGBUS_CTRL_BUS_SEL_SHFT                                 0xc
#define HWIO_MMSS_MDP_SSPP0_DEBUGBUS_CTRL_BLOCK_ID_BMSK                              0xff0
#define HWIO_MMSS_MDP_SSPP0_DEBUGBUS_CTRL_BLOCK_ID_SHFT                                0x4
#define HWIO_MMSS_MDP_SSPP0_DEBUGBUS_CTRL_TEST_GROUP_SEL_BMSK                          0xe
#define HWIO_MMSS_MDP_SSPP0_DEBUGBUS_CTRL_TEST_GROUP_SEL_SHFT                          0x1
#define HWIO_MMSS_MDP_SSPP0_DEBUGBUS_CTRL_ENABLE_BMSK                                  0x1
#define HWIO_MMSS_MDP_SSPP0_DEBUGBUS_CTRL_ENABLE_SHFT                                  0x0

#define HWIO_MMSS_MDP_SSPP0_DEBUGBUS_STATUS_ADDR                                (MMSS_MDP_SMP_TOP0_REG_BASE      + 0x0000015c)
#define HWIO_MMSS_MDP_SSPP0_DEBUGBUS_STATUS_RMSK                                0xffffffff
#define HWIO_MMSS_MDP_SSPP0_DEBUGBUS_STATUS_IN          \
        in_dword_masked(HWIO_MMSS_MDP_SSPP0_DEBUGBUS_STATUS_ADDR, HWIO_MMSS_MDP_SSPP0_DEBUGBUS_STATUS_RMSK)
#define HWIO_MMSS_MDP_SSPP0_DEBUGBUS_STATUS_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_SSPP0_DEBUGBUS_STATUS_ADDR, m)
#define HWIO_MMSS_MDP_SSPP0_DEBUGBUS_STATUS_DEBUG_CAPTURED_BMSK                 0xffffffff
#define HWIO_MMSS_MDP_SSPP0_DEBUGBUS_STATUS_DEBUG_CAPTURED_SHFT                        0x0

#define HWIO_MMSS_MDP_RT_NRT_VBIF_CLIENT_SEL_ADDR                               (MMSS_MDP_SMP_TOP0_REG_BASE      + 0x00000160)
#define HWIO_MMSS_MDP_RT_NRT_VBIF_CLIENT_SEL_RMSK                                      0x3
#define HWIO_MMSS_MDP_RT_NRT_VBIF_CLIENT_SEL_IN          \
        in_dword_masked(HWIO_MMSS_MDP_RT_NRT_VBIF_CLIENT_SEL_ADDR, HWIO_MMSS_MDP_RT_NRT_VBIF_CLIENT_SEL_RMSK)
#define HWIO_MMSS_MDP_RT_NRT_VBIF_CLIENT_SEL_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_RT_NRT_VBIF_CLIENT_SEL_ADDR, m)
#define HWIO_MMSS_MDP_RT_NRT_VBIF_CLIENT_SEL_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_RT_NRT_VBIF_CLIENT_SEL_ADDR,v)
#define HWIO_MMSS_MDP_RT_NRT_VBIF_CLIENT_SEL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_RT_NRT_VBIF_CLIENT_SEL_ADDR,m,v,HWIO_MMSS_MDP_RT_NRT_VBIF_CLIENT_SEL_IN)
#define HWIO_MMSS_MDP_RT_NRT_VBIF_CLIENT_SEL_DMA1_NRT_SEL_BMSK                         0x2
#define HWIO_MMSS_MDP_RT_NRT_VBIF_CLIENT_SEL_DMA1_NRT_SEL_SHFT                         0x1
#define HWIO_MMSS_MDP_RT_NRT_VBIF_CLIENT_SEL_DMA0_NRT_SEL_BMSK                         0x1
#define HWIO_MMSS_MDP_RT_NRT_VBIF_CLIENT_SEL_DMA0_NRT_SEL_SHFT                         0x0

#define HWIO_MMSS_MDP_AXI_INTF_DEBUGBUS_CTRL_ADDR                               (MMSS_MDP_SMP_TOP0_REG_BASE      + 0x00000164)
#define HWIO_MMSS_MDP_AXI_INTF_DEBUGBUS_CTRL_RMSK                                  0x3ffff
#define HWIO_MMSS_MDP_AXI_INTF_DEBUGBUS_CTRL_IN          \
        in_dword_masked(HWIO_MMSS_MDP_AXI_INTF_DEBUGBUS_CTRL_ADDR, HWIO_MMSS_MDP_AXI_INTF_DEBUGBUS_CTRL_RMSK)
#define HWIO_MMSS_MDP_AXI_INTF_DEBUGBUS_CTRL_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_AXI_INTF_DEBUGBUS_CTRL_ADDR, m)
#define HWIO_MMSS_MDP_AXI_INTF_DEBUGBUS_CTRL_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_AXI_INTF_DEBUGBUS_CTRL_ADDR,v)
#define HWIO_MMSS_MDP_AXI_INTF_DEBUGBUS_CTRL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_AXI_INTF_DEBUGBUS_CTRL_ADDR,m,v,HWIO_MMSS_MDP_AXI_INTF_DEBUGBUS_CTRL_IN)
#define HWIO_MMSS_MDP_AXI_INTF_DEBUGBUS_CTRL_AHB2AHB_DBUS_EN_BMSK                  0x30000
#define HWIO_MMSS_MDP_AXI_INTF_DEBUGBUS_CTRL_AHB2AHB_DBUS_EN_SHFT                     0x10
#define HWIO_MMSS_MDP_AXI_INTF_DEBUGBUS_CTRL_BUS_SEL_BMSK                           0xf000
#define HWIO_MMSS_MDP_AXI_INTF_DEBUGBUS_CTRL_BUS_SEL_SHFT                              0xc
#define HWIO_MMSS_MDP_AXI_INTF_DEBUGBUS_CTRL_BLOCK_ID_BMSK                           0xff0
#define HWIO_MMSS_MDP_AXI_INTF_DEBUGBUS_CTRL_BLOCK_ID_SHFT                             0x4
#define HWIO_MMSS_MDP_AXI_INTF_DEBUGBUS_CTRL_TEST_GROUP_SEL_BMSK                       0xe
#define HWIO_MMSS_MDP_AXI_INTF_DEBUGBUS_CTRL_TEST_GROUP_SEL_SHFT                       0x1
#define HWIO_MMSS_MDP_AXI_INTF_DEBUGBUS_CTRL_ENABLE_BMSK                               0x1
#define HWIO_MMSS_MDP_AXI_INTF_DEBUGBUS_CTRL_ENABLE_SHFT                               0x0

#define HWIO_MMSS_MDP_AXI_INTF_DEBUGBUS_STATUS_ADDR                             (MMSS_MDP_SMP_TOP0_REG_BASE      + 0x00000168)
#define HWIO_MMSS_MDP_AXI_INTF_DEBUGBUS_STATUS_RMSK                             0xffffffff
#define HWIO_MMSS_MDP_AXI_INTF_DEBUGBUS_STATUS_IN          \
        in_dword_masked(HWIO_MMSS_MDP_AXI_INTF_DEBUGBUS_STATUS_ADDR, HWIO_MMSS_MDP_AXI_INTF_DEBUGBUS_STATUS_RMSK)
#define HWIO_MMSS_MDP_AXI_INTF_DEBUGBUS_STATUS_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_AXI_INTF_DEBUGBUS_STATUS_ADDR, m)
#define HWIO_MMSS_MDP_AXI_INTF_DEBUGBUS_STATUS_DEBUG_CAPTURED_BMSK              0xffffffff
#define HWIO_MMSS_MDP_AXI_INTF_DEBUGBUS_STATUS_DEBUG_CAPTURED_SHFT                     0x0

#define HWIO_MMSS_MDP_QOS_REMAPPER_CLASS_0_ADDR                                 (MMSS_MDP_SMP_TOP0_REG_BASE      + 0x000001b0)
#define HWIO_MMSS_MDP_QOS_REMAPPER_CLASS_0_RMSK                                       0xff
#define HWIO_MMSS_MDP_QOS_REMAPPER_CLASS_0_IN          \
        in_dword_masked(HWIO_MMSS_MDP_QOS_REMAPPER_CLASS_0_ADDR, HWIO_MMSS_MDP_QOS_REMAPPER_CLASS_0_RMSK)
#define HWIO_MMSS_MDP_QOS_REMAPPER_CLASS_0_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_QOS_REMAPPER_CLASS_0_ADDR, m)
#define HWIO_MMSS_MDP_QOS_REMAPPER_CLASS_0_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_QOS_REMAPPER_CLASS_0_ADDR,v)
#define HWIO_MMSS_MDP_QOS_REMAPPER_CLASS_0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_QOS_REMAPPER_CLASS_0_ADDR,m,v,HWIO_MMSS_MDP_QOS_REMAPPER_CLASS_0_IN)
#define HWIO_MMSS_MDP_QOS_REMAPPER_CLASS_0_REQPRIORITY_3_BMSK                         0xc0
#define HWIO_MMSS_MDP_QOS_REMAPPER_CLASS_0_REQPRIORITY_3_SHFT                          0x6
#define HWIO_MMSS_MDP_QOS_REMAPPER_CLASS_0_REQPRIORITY_2_BMSK                         0x30
#define HWIO_MMSS_MDP_QOS_REMAPPER_CLASS_0_REQPRIORITY_2_SHFT                          0x4
#define HWIO_MMSS_MDP_QOS_REMAPPER_CLASS_0_REQPRIORITY_1_BMSK                          0xc
#define HWIO_MMSS_MDP_QOS_REMAPPER_CLASS_0_REQPRIORITY_1_SHFT                          0x2
#define HWIO_MMSS_MDP_QOS_REMAPPER_CLASS_0_REQPRIORITY_0_BMSK                          0x3
#define HWIO_MMSS_MDP_QOS_REMAPPER_CLASS_0_REQPRIORITY_0_SHFT                          0x0

#define HWIO_MMSS_MDP_QOS_REMAPPER_CLASS_1_ADDR                                 (MMSS_MDP_SMP_TOP0_REG_BASE      + 0x000001b4)
#define HWIO_MMSS_MDP_QOS_REMAPPER_CLASS_1_RMSK                                       0xff
#define HWIO_MMSS_MDP_QOS_REMAPPER_CLASS_1_IN          \
        in_dword_masked(HWIO_MMSS_MDP_QOS_REMAPPER_CLASS_1_ADDR, HWIO_MMSS_MDP_QOS_REMAPPER_CLASS_1_RMSK)
#define HWIO_MMSS_MDP_QOS_REMAPPER_CLASS_1_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_QOS_REMAPPER_CLASS_1_ADDR, m)
#define HWIO_MMSS_MDP_QOS_REMAPPER_CLASS_1_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_QOS_REMAPPER_CLASS_1_ADDR,v)
#define HWIO_MMSS_MDP_QOS_REMAPPER_CLASS_1_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_QOS_REMAPPER_CLASS_1_ADDR,m,v,HWIO_MMSS_MDP_QOS_REMAPPER_CLASS_1_IN)
#define HWIO_MMSS_MDP_QOS_REMAPPER_CLASS_1_REQPRIORITY_3_BMSK                         0xc0
#define HWIO_MMSS_MDP_QOS_REMAPPER_CLASS_1_REQPRIORITY_3_SHFT                          0x6
#define HWIO_MMSS_MDP_QOS_REMAPPER_CLASS_1_REQPRIORITY_2_BMSK                         0x30
#define HWIO_MMSS_MDP_QOS_REMAPPER_CLASS_1_REQPRIORITY_2_SHFT                          0x4
#define HWIO_MMSS_MDP_QOS_REMAPPER_CLASS_1_REQPRIORITY_1_BMSK                          0xc
#define HWIO_MMSS_MDP_QOS_REMAPPER_CLASS_1_REQPRIORITY_1_SHFT                          0x2
#define HWIO_MMSS_MDP_QOS_REMAPPER_CLASS_1_REQPRIORITY_0_BMSK                          0x3
#define HWIO_MMSS_MDP_QOS_REMAPPER_CLASS_1_REQPRIORITY_0_SHFT                          0x0

/*----------------------------------------------------------------------------
 * MODULE: MMSS_MDP_SSPP_TOP1
 *--------------------------------------------------------------------------*/

#define HWIO_MMSS_MDP_SW_RESET_CTRL_ADDR                                               (MMSS_MDP_SSPP_TOP1_REG_BASE      + 0x00000000)
#define HWIO_MMSS_MDP_SW_RESET_CTRL_RMSK                                                     0xff
#define HWIO_MMSS_MDP_SW_RESET_CTRL_IN          \
        in_dword_masked(HWIO_MMSS_MDP_SW_RESET_CTRL_ADDR, HWIO_MMSS_MDP_SW_RESET_CTRL_RMSK)
#define HWIO_MMSS_MDP_SW_RESET_CTRL_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_SW_RESET_CTRL_ADDR, m)
#define HWIO_MMSS_MDP_SW_RESET_CTRL_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_SW_RESET_CTRL_ADDR,v)
#define HWIO_MMSS_MDP_SW_RESET_CTRL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_SW_RESET_CTRL_ADDR,m,v,HWIO_MMSS_MDP_SW_RESET_CTRL_IN)
#define HWIO_MMSS_MDP_SW_RESET_CTRL_HYSTERISIS_CTRL_BMSK                                     0xff
#define HWIO_MMSS_MDP_SW_RESET_CTRL_HYSTERISIS_CTRL_SHFT                                      0x0

#define HWIO_MMSS_MDP_UPPER_NEWROI_PRIOR_TO_START_ADDR                                 (MMSS_MDP_SSPP_TOP1_REG_BASE      + 0x00000004)
#define HWIO_MMSS_MDP_UPPER_NEWROI_PRIOR_TO_START_RMSK                                        0x1
#define HWIO_MMSS_MDP_UPPER_NEWROI_PRIOR_TO_START_IN          \
        in_dword_masked(HWIO_MMSS_MDP_UPPER_NEWROI_PRIOR_TO_START_ADDR, HWIO_MMSS_MDP_UPPER_NEWROI_PRIOR_TO_START_RMSK)
#define HWIO_MMSS_MDP_UPPER_NEWROI_PRIOR_TO_START_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_UPPER_NEWROI_PRIOR_TO_START_ADDR, m)
#define HWIO_MMSS_MDP_UPPER_NEWROI_PRIOR_TO_START_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_UPPER_NEWROI_PRIOR_TO_START_ADDR,v)
#define HWIO_MMSS_MDP_UPPER_NEWROI_PRIOR_TO_START_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_UPPER_NEWROI_PRIOR_TO_START_ADDR,m,v,HWIO_MMSS_MDP_UPPER_NEWROI_PRIOR_TO_START_IN)
#define HWIO_MMSS_MDP_UPPER_NEWROI_PRIOR_TO_START_ENABLE_BMSK                                 0x1
#define HWIO_MMSS_MDP_UPPER_NEWROI_PRIOR_TO_START_ENABLE_SHFT                                 0x0

#define HWIO_MMSS_MDP_VIG_PA_V_ADJUST_C_ROMN_ADDR                                      (MMSS_MDP_SSPP_TOP1_REG_BASE      + 0x000000a8)
#define HWIO_MMSS_MDP_VIG_PA_V_ADJUST_C_ROMN_RMSK                                           0x3ff
#define HWIO_MMSS_MDP_VIG_PA_V_ADJUST_C_ROMN_IN          \
        in_dword_masked(HWIO_MMSS_MDP_VIG_PA_V_ADJUST_C_ROMN_ADDR, HWIO_MMSS_MDP_VIG_PA_V_ADJUST_C_ROMN_RMSK)
#define HWIO_MMSS_MDP_VIG_PA_V_ADJUST_C_ROMN_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_VIG_PA_V_ADJUST_C_ROMN_ADDR, m)
#define HWIO_MMSS_MDP_VIG_PA_V_ADJUST_C_ROMN_VALUE_BMSK                                     0x3ff
#define HWIO_MMSS_MDP_VIG_PA_V_ADJUST_C_ROMN_VALUE_SHFT                                       0x0

#define HWIO_MMSS_MDP_VIG_PA_V_ADJUST_SV_ROMN_ADDR                                     (MMSS_MDP_SSPP_TOP1_REG_BASE      + 0x000000ac)
#define HWIO_MMSS_MDP_VIG_PA_V_ADJUST_SV_ROMN_RMSK                                          0x3ff
#define HWIO_MMSS_MDP_VIG_PA_V_ADJUST_SV_ROMN_IN          \
        in_dword_masked(HWIO_MMSS_MDP_VIG_PA_V_ADJUST_SV_ROMN_ADDR, HWIO_MMSS_MDP_VIG_PA_V_ADJUST_SV_ROMN_RMSK)
#define HWIO_MMSS_MDP_VIG_PA_V_ADJUST_SV_ROMN_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_VIG_PA_V_ADJUST_SV_ROMN_ADDR, m)
#define HWIO_MMSS_MDP_VIG_PA_V_ADJUST_SV_ROMN_VALUE_BMSK                                    0x3ff
#define HWIO_MMSS_MDP_VIG_PA_V_ADJUST_SV_ROMN_VALUE_SHFT                                      0x0

#define HWIO_MMSS_MDP_SSPP1_DEBUGBUS_CTRL_ADDR                                         (MMSS_MDP_SSPP_TOP1_REG_BASE      + 0x000000b0)
#define HWIO_MMSS_MDP_SSPP1_DEBUGBUS_CTRL_RMSK                                            0x3ffff
#define HWIO_MMSS_MDP_SSPP1_DEBUGBUS_CTRL_IN          \
        in_dword_masked(HWIO_MMSS_MDP_SSPP1_DEBUGBUS_CTRL_ADDR, HWIO_MMSS_MDP_SSPP1_DEBUGBUS_CTRL_RMSK)
#define HWIO_MMSS_MDP_SSPP1_DEBUGBUS_CTRL_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_SSPP1_DEBUGBUS_CTRL_ADDR, m)
#define HWIO_MMSS_MDP_SSPP1_DEBUGBUS_CTRL_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_SSPP1_DEBUGBUS_CTRL_ADDR,v)
#define HWIO_MMSS_MDP_SSPP1_DEBUGBUS_CTRL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_SSPP1_DEBUGBUS_CTRL_ADDR,m,v,HWIO_MMSS_MDP_SSPP1_DEBUGBUS_CTRL_IN)
#define HWIO_MMSS_MDP_SSPP1_DEBUGBUS_CTRL_AHB2AHB_DBUS_EN_BMSK                            0x30000
#define HWIO_MMSS_MDP_SSPP1_DEBUGBUS_CTRL_AHB2AHB_DBUS_EN_SHFT                               0x10
#define HWIO_MMSS_MDP_SSPP1_DEBUGBUS_CTRL_BUS_SEL_BMSK                                     0xf000
#define HWIO_MMSS_MDP_SSPP1_DEBUGBUS_CTRL_BUS_SEL_SHFT                                        0xc
#define HWIO_MMSS_MDP_SSPP1_DEBUGBUS_CTRL_BLOCK_ID_BMSK                                     0xff0
#define HWIO_MMSS_MDP_SSPP1_DEBUGBUS_CTRL_BLOCK_ID_SHFT                                       0x4
#define HWIO_MMSS_MDP_SSPP1_DEBUGBUS_CTRL_TEST_GROUP_SEL_BMSK                                 0xe
#define HWIO_MMSS_MDP_SSPP1_DEBUGBUS_CTRL_TEST_GROUP_SEL_SHFT                                 0x1
#define HWIO_MMSS_MDP_SSPP1_DEBUGBUS_CTRL_ENABLE_BMSK                                         0x1
#define HWIO_MMSS_MDP_SSPP1_DEBUGBUS_CTRL_ENABLE_SHFT                                         0x0

#define HWIO_MMSS_MDP_SSPP1_DEBUGBUS_STATUS_ADDR                                       (MMSS_MDP_SSPP_TOP1_REG_BASE      + 0x000000b4)
#define HWIO_MMSS_MDP_SSPP1_DEBUGBUS_STATUS_RMSK                                       0xffffffff
#define HWIO_MMSS_MDP_SSPP1_DEBUGBUS_STATUS_IN          \
        in_dword_masked(HWIO_MMSS_MDP_SSPP1_DEBUGBUS_STATUS_ADDR, HWIO_MMSS_MDP_SSPP1_DEBUGBUS_STATUS_RMSK)
#define HWIO_MMSS_MDP_SSPP1_DEBUGBUS_STATUS_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_SSPP1_DEBUGBUS_STATUS_ADDR, m)
#define HWIO_MMSS_MDP_SSPP1_DEBUGBUS_STATUS_DEBUG_CAPTURED_BMSK                        0xffffffff
#define HWIO_MMSS_MDP_SSPP1_DEBUGBUS_STATUS_DEBUG_CAPTURED_SHFT                               0x0

#define HWIO_MMSS_MDP_UP_MISR_SEL_ADDR                                                 (MMSS_MDP_SSPP_TOP1_REG_BASE      + 0x000000b8)
#define HWIO_MMSS_MDP_UP_MISR_SEL_RMSK                                                       0xff
#define HWIO_MMSS_MDP_UP_MISR_SEL_IN          \
        in_dword_masked(HWIO_MMSS_MDP_UP_MISR_SEL_ADDR, HWIO_MMSS_MDP_UP_MISR_SEL_RMSK)
#define HWIO_MMSS_MDP_UP_MISR_SEL_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_UP_MISR_SEL_ADDR, m)
#define HWIO_MMSS_MDP_UP_MISR_SEL_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_UP_MISR_SEL_ADDR,v)
#define HWIO_MMSS_MDP_UP_MISR_SEL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_UP_MISR_SEL_ADDR,m,v,HWIO_MMSS_MDP_UP_MISR_SEL_IN)
#define HWIO_MMSS_MDP_UP_MISR_SEL_BLOCK_ID_BMSK                                              0xff
#define HWIO_MMSS_MDP_UP_MISR_SEL_BLOCK_ID_SHFT                                               0x0

#define HWIO_MMSS_MDP_UP_MISR_CTRL_ADDR                                                (MMSS_MDP_SSPP_TOP1_REG_BASE      + 0x000000bc)
#define HWIO_MMSS_MDP_UP_MISR_CTRL_RMSK                                                     0x7ff
#define HWIO_MMSS_MDP_UP_MISR_CTRL_IN          \
        in_dword_masked(HWIO_MMSS_MDP_UP_MISR_CTRL_ADDR, HWIO_MMSS_MDP_UP_MISR_CTRL_RMSK)
#define HWIO_MMSS_MDP_UP_MISR_CTRL_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_UP_MISR_CTRL_ADDR, m)
#define HWIO_MMSS_MDP_UP_MISR_CTRL_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_UP_MISR_CTRL_ADDR,v)
#define HWIO_MMSS_MDP_UP_MISR_CTRL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_UP_MISR_CTRL_ADDR,m,v,HWIO_MMSS_MDP_UP_MISR_CTRL_IN)
#define HWIO_MMSS_MDP_UP_MISR_CTRL_MISR_STATUS_CLEAR_BMSK                                   0x400
#define HWIO_MMSS_MDP_UP_MISR_CTRL_MISR_STATUS_CLEAR_SHFT                                     0xa
#define HWIO_MMSS_MDP_UP_MISR_CTRL_MISR_STATUS_BMSK                                         0x200
#define HWIO_MMSS_MDP_UP_MISR_CTRL_MISR_STATUS_SHFT                                           0x9
#define HWIO_MMSS_MDP_UP_MISR_CTRL_MISR_ENABLE_BMSK                                         0x100
#define HWIO_MMSS_MDP_UP_MISR_CTRL_MISR_ENABLE_SHFT                                           0x8
#define HWIO_MMSS_MDP_UP_MISR_CTRL_MISR_FRAME_COUNT_BMSK                                     0xff
#define HWIO_MMSS_MDP_UP_MISR_CTRL_MISR_FRAME_COUNT_SHFT                                      0x0

#define HWIO_MMSS_MDP_UP_MISR_SIGN_MDP_ADDR                                            (MMSS_MDP_SSPP_TOP1_REG_BASE      + 0x000000c0)
#define HWIO_MMSS_MDP_UP_MISR_SIGN_MDP_RMSK                                            0xffffffff
#define HWIO_MMSS_MDP_UP_MISR_SIGN_MDP_IN          \
        in_dword_masked(HWIO_MMSS_MDP_UP_MISR_SIGN_MDP_ADDR, HWIO_MMSS_MDP_UP_MISR_SIGN_MDP_RMSK)
#define HWIO_MMSS_MDP_UP_MISR_SIGN_MDP_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_UP_MISR_SIGN_MDP_ADDR, m)
#define HWIO_MMSS_MDP_UP_MISR_SIGN_MDP_MISR_CAPTURED_BMSK                              0xffffffff
#define HWIO_MMSS_MDP_UP_MISR_SIGN_MDP_MISR_CAPTURED_SHFT                                     0x0

#define HWIO_MMSS_MDP_CLK_CTRL0_ADDR                                                   (MMSS_MDP_SSPP_TOP1_REG_BASE      + 0x000000c4)
#define HWIO_MMSS_MDP_CLK_CTRL0_RMSK                                                   0xf0000fff
#define HWIO_MMSS_MDP_CLK_CTRL0_IN          \
        in_dword_masked(HWIO_MMSS_MDP_CLK_CTRL0_ADDR, HWIO_MMSS_MDP_CLK_CTRL0_RMSK)
#define HWIO_MMSS_MDP_CLK_CTRL0_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_CLK_CTRL0_ADDR, m)
#define HWIO_MMSS_MDP_CLK_CTRL0_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_CLK_CTRL0_ADDR,v)
#define HWIO_MMSS_MDP_CLK_CTRL0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_CLK_CTRL0_ADDR,m,v,HWIO_MMSS_MDP_CLK_CTRL0_IN)
#define HWIO_MMSS_MDP_CLK_CTRL0_SMP_CLK_HYSTERISIS_CTRL_BMSK                           0xc0000000
#define HWIO_MMSS_MDP_CLK_CTRL0_SMP_CLK_HYSTERISIS_CTRL_SHFT                                 0x1e
#define HWIO_MMSS_MDP_CLK_CTRL0_SMP_CLK_FORCE_OFF_BMSK                                 0x20000000
#define HWIO_MMSS_MDP_CLK_CTRL0_SMP_CLK_FORCE_OFF_SHFT                                       0x1d
#define HWIO_MMSS_MDP_CLK_CTRL0_SMP_CLK_FORCE_ON_BMSK                                  0x10000000
#define HWIO_MMSS_MDP_CLK_CTRL0_SMP_CLK_FORCE_ON_SHFT                                        0x1c
#define HWIO_MMSS_MDP_CLK_CTRL0_DMA0_CLK_HYSTERISIS_CTRL_BMSK                               0xc00
#define HWIO_MMSS_MDP_CLK_CTRL0_DMA0_CLK_HYSTERISIS_CTRL_SHFT                                 0xa
#define HWIO_MMSS_MDP_CLK_CTRL0_DMA0_CLK_FORCE_OFF_BMSK                                     0x200
#define HWIO_MMSS_MDP_CLK_CTRL0_DMA0_CLK_FORCE_OFF_SHFT                                       0x9
#define HWIO_MMSS_MDP_CLK_CTRL0_DMA0_CLK_FORCE_ON_BMSK                                      0x100
#define HWIO_MMSS_MDP_CLK_CTRL0_DMA0_CLK_FORCE_ON_SHFT                                        0x8
#define HWIO_MMSS_MDP_CLK_CTRL0_RGB0_CLK_HYSTERISIS_CTRL_BMSK                                0xc0
#define HWIO_MMSS_MDP_CLK_CTRL0_RGB0_CLK_HYSTERISIS_CTRL_SHFT                                 0x6
#define HWIO_MMSS_MDP_CLK_CTRL0_RGB0_CLK_FORCE_OFF_BMSK                                      0x20
#define HWIO_MMSS_MDP_CLK_CTRL0_RGB0_CLK_FORCE_OFF_SHFT                                       0x5
#define HWIO_MMSS_MDP_CLK_CTRL0_RGB0_CLK_FORCE_ON_BMSK                                       0x10
#define HWIO_MMSS_MDP_CLK_CTRL0_RGB0_CLK_FORCE_ON_SHFT                                        0x4
#define HWIO_MMSS_MDP_CLK_CTRL0_VIG0_CLK_HYSTERISIS_CTRL_BMSK                                 0xc
#define HWIO_MMSS_MDP_CLK_CTRL0_VIG0_CLK_HYSTERISIS_CTRL_SHFT                                 0x2
#define HWIO_MMSS_MDP_CLK_CTRL0_VIG0_CLK_FORCE_OFF_BMSK                                       0x2
#define HWIO_MMSS_MDP_CLK_CTRL0_VIG0_CLK_FORCE_OFF_SHFT                                       0x1
#define HWIO_MMSS_MDP_CLK_CTRL0_VIG0_CLK_FORCE_ON_BMSK                                        0x1
#define HWIO_MMSS_MDP_CLK_CTRL0_VIG0_CLK_FORCE_ON_SHFT                                        0x0

#define HWIO_MMSS_MDP_CLK_STATUS0_ADDR                                                 (MMSS_MDP_SSPP_TOP1_REG_BASE      + 0x000000c8)
#define HWIO_MMSS_MDP_CLK_STATUS0_RMSK                                                     0x7f7f
#define HWIO_MMSS_MDP_CLK_STATUS0_IN          \
        in_dword_masked(HWIO_MMSS_MDP_CLK_STATUS0_ADDR, HWIO_MMSS_MDP_CLK_STATUS0_RMSK)
#define HWIO_MMSS_MDP_CLK_STATUS0_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_CLK_STATUS0_ADDR, m)
#define HWIO_MMSS_MDP_CLK_STATUS0_DMA0_IGC_LUT_CLK_ACTIVE_BMSK                             0x4000
#define HWIO_MMSS_MDP_CLK_STATUS0_DMA0_IGC_LUT_CLK_ACTIVE_SHFT                                0xe
#define HWIO_MMSS_MDP_CLK_STATUS0_DMA0_ROTN_CLK_ACTIVE_BMSK                                0x2000
#define HWIO_MMSS_MDP_CLK_STATUS0_DMA0_ROTN_CLK_ACTIVE_SHFT                                   0xd
#define HWIO_MMSS_MDP_CLK_STATUS0_DMA0_CLK_ACTIVE_BMSK                                     0x1000
#define HWIO_MMSS_MDP_CLK_STATUS0_DMA0_CLK_ACTIVE_SHFT                                        0xc
#define HWIO_MMSS_MDP_CLK_STATUS0_RGB0_IGC_LUT_CLK_ACTIVE_BMSK                              0x800
#define HWIO_MMSS_MDP_CLK_STATUS0_RGB0_IGC_LUT_CLK_ACTIVE_SHFT                                0xb
#define HWIO_MMSS_MDP_CLK_STATUS0_RGB0_SCL_LUT_CLK_ACTIVE_BMSK                              0x400
#define HWIO_MMSS_MDP_CLK_STATUS0_RGB0_SCL_LUT_CLK_ACTIVE_SHFT                                0xa
#define HWIO_MMSS_MDP_CLK_STATUS0_RGB0_SCL_CLK_ACTIVE_BMSK                                  0x200
#define HWIO_MMSS_MDP_CLK_STATUS0_RGB0_SCL_CLK_ACTIVE_SHFT                                    0x9
#define HWIO_MMSS_MDP_CLK_STATUS0_RGB0_CLK_ACTIVE_BMSK                                      0x100
#define HWIO_MMSS_MDP_CLK_STATUS0_RGB0_CLK_ACTIVE_SHFT                                        0x8
#define HWIO_MMSS_MDP_CLK_STATUS0_SMP_CLK_ACTIVE_BMSK                                        0x40
#define HWIO_MMSS_MDP_CLK_STATUS0_SMP_CLK_ACTIVE_SHFT                                         0x6
#define HWIO_MMSS_MDP_CLK_STATUS0_VIG0_IGC_LUT_CLK_ACTIVE_BMSK                               0x20
#define HWIO_MMSS_MDP_CLK_STATUS0_VIG0_IGC_LUT_CLK_ACTIVE_SHFT                                0x5
#define HWIO_MMSS_MDP_CLK_STATUS0_VIG0_PA_LUTV_CLK_ACTIVE_BMSK                               0x10
#define HWIO_MMSS_MDP_CLK_STATUS0_VIG0_PA_LUTV_CLK_ACTIVE_SHFT                                0x4
#define HWIO_MMSS_MDP_CLK_STATUS0_VIG0_HIST_LUT_CLK_ACTIVE_BMSK                               0x8
#define HWIO_MMSS_MDP_CLK_STATUS0_VIG0_HIST_LUT_CLK_ACTIVE_SHFT                               0x3
#define HWIO_MMSS_MDP_CLK_STATUS0_VIG0_SCL_LUT_CLK_ACTIVE_BMSK                                0x4
#define HWIO_MMSS_MDP_CLK_STATUS0_VIG0_SCL_LUT_CLK_ACTIVE_SHFT                                0x2
#define HWIO_MMSS_MDP_CLK_STATUS0_VIG0_SCL_CLK_ACTIVE_BMSK                                    0x2
#define HWIO_MMSS_MDP_CLK_STATUS0_VIG0_SCL_CLK_ACTIVE_SHFT                                    0x1
#define HWIO_MMSS_MDP_CLK_STATUS0_VIG0_CLK_ACTIVE_BMSK                                        0x1
#define HWIO_MMSS_MDP_CLK_STATUS0_VIG0_CLK_ACTIVE_SHFT                                        0x0

#define HWIO_MMSS_MDP_CLK_CTRL1_ADDR                                                   (MMSS_MDP_SSPP_TOP1_REG_BASE      + 0x000000cc)
#define HWIO_MMSS_MDP_CLK_CTRL1_RMSK                                                   0xf0000fff
#define HWIO_MMSS_MDP_CLK_CTRL1_IN          \
        in_dword_masked(HWIO_MMSS_MDP_CLK_CTRL1_ADDR, HWIO_MMSS_MDP_CLK_CTRL1_RMSK)
#define HWIO_MMSS_MDP_CLK_CTRL1_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_CLK_CTRL1_ADDR, m)
#define HWIO_MMSS_MDP_CLK_CTRL1_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_CLK_CTRL1_ADDR,v)
#define HWIO_MMSS_MDP_CLK_CTRL1_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_CLK_CTRL1_ADDR,m,v,HWIO_MMSS_MDP_CLK_CTRL1_IN)
#define HWIO_MMSS_MDP_CLK_CTRL1_AHB_CLK_HYSTERISIS_CTRL_BMSK                           0xc0000000
#define HWIO_MMSS_MDP_CLK_CTRL1_AHB_CLK_HYSTERISIS_CTRL_SHFT                                 0x1e
#define HWIO_MMSS_MDP_CLK_CTRL1_AHB_CLK_FORCE_OFF_BMSK                                 0x20000000
#define HWIO_MMSS_MDP_CLK_CTRL1_AHB_CLK_FORCE_OFF_SHFT                                       0x1d
#define HWIO_MMSS_MDP_CLK_CTRL1_AHB_CLK_FORCE_ON_BMSK                                  0x10000000
#define HWIO_MMSS_MDP_CLK_CTRL1_AHB_CLK_FORCE_ON_SHFT                                        0x1c
#define HWIO_MMSS_MDP_CLK_CTRL1_DMA1_CLK_HYSTERISIS_CTRL_BMSK                               0xc00
#define HWIO_MMSS_MDP_CLK_CTRL1_DMA1_CLK_HYSTERISIS_CTRL_SHFT                                 0xa
#define HWIO_MMSS_MDP_CLK_CTRL1_DMA1_CLK_FORCE_OFF_BMSK                                     0x200
#define HWIO_MMSS_MDP_CLK_CTRL1_DMA1_CLK_FORCE_OFF_SHFT                                       0x9
#define HWIO_MMSS_MDP_CLK_CTRL1_DMA1_CLK_FORCE_ON_BMSK                                      0x100
#define HWIO_MMSS_MDP_CLK_CTRL1_DMA1_CLK_FORCE_ON_SHFT                                        0x8
#define HWIO_MMSS_MDP_CLK_CTRL1_RGB1_CLK_HYSTERISIS_CTRL_BMSK                                0xc0
#define HWIO_MMSS_MDP_CLK_CTRL1_RGB1_CLK_HYSTERISIS_CTRL_SHFT                                 0x6
#define HWIO_MMSS_MDP_CLK_CTRL1_RGB1_CLK_FORCE_OFF_BMSK                                      0x20
#define HWIO_MMSS_MDP_CLK_CTRL1_RGB1_CLK_FORCE_OFF_SHFT                                       0x5
#define HWIO_MMSS_MDP_CLK_CTRL1_RGB1_CLK_FORCE_ON_BMSK                                       0x10
#define HWIO_MMSS_MDP_CLK_CTRL1_RGB1_CLK_FORCE_ON_SHFT                                        0x4
#define HWIO_MMSS_MDP_CLK_CTRL1_VIG1_CLK_HYSTERISIS_CTRL_BMSK                                 0xc
#define HWIO_MMSS_MDP_CLK_CTRL1_VIG1_CLK_HYSTERISIS_CTRL_SHFT                                 0x2
#define HWIO_MMSS_MDP_CLK_CTRL1_VIG1_CLK_FORCE_OFF_BMSK                                       0x2
#define HWIO_MMSS_MDP_CLK_CTRL1_VIG1_CLK_FORCE_OFF_SHFT                                       0x1
#define HWIO_MMSS_MDP_CLK_CTRL1_VIG1_CLK_FORCE_ON_BMSK                                        0x1
#define HWIO_MMSS_MDP_CLK_CTRL1_VIG1_CLK_FORCE_ON_SHFT                                        0x0

#define HWIO_MMSS_MDP_CLK_STATUS1_ADDR                                                 (MMSS_MDP_SSPP_TOP1_REG_BASE      + 0x000000d0)
#define HWIO_MMSS_MDP_CLK_STATUS1_RMSK                                                     0x7f7f
#define HWIO_MMSS_MDP_CLK_STATUS1_IN          \
        in_dword_masked(HWIO_MMSS_MDP_CLK_STATUS1_ADDR, HWIO_MMSS_MDP_CLK_STATUS1_RMSK)
#define HWIO_MMSS_MDP_CLK_STATUS1_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_CLK_STATUS1_ADDR, m)
#define HWIO_MMSS_MDP_CLK_STATUS1_DMA1_IGC_LUT_CLK_ACTIVE_BMSK                             0x4000
#define HWIO_MMSS_MDP_CLK_STATUS1_DMA1_IGC_LUT_CLK_ACTIVE_SHFT                                0xe
#define HWIO_MMSS_MDP_CLK_STATUS1_DMA1_ROTN_CLK_ACTIVE_BMSK                                0x2000
#define HWIO_MMSS_MDP_CLK_STATUS1_DMA1_ROTN_CLK_ACTIVE_SHFT                                   0xd
#define HWIO_MMSS_MDP_CLK_STATUS1_DMA1_CLK_ACTIVE_BMSK                                     0x1000
#define HWIO_MMSS_MDP_CLK_STATUS1_DMA1_CLK_ACTIVE_SHFT                                        0xc
#define HWIO_MMSS_MDP_CLK_STATUS1_RGB1_IGC_LUT_CLK_ACTIVE_BMSK                              0x800
#define HWIO_MMSS_MDP_CLK_STATUS1_RGB1_IGC_LUT_CLK_ACTIVE_SHFT                                0xb
#define HWIO_MMSS_MDP_CLK_STATUS1_RGB1_SCL_LUT_CLK_ACTIVE_BMSK                              0x400
#define HWIO_MMSS_MDP_CLK_STATUS1_RGB1_SCL_LUT_CLK_ACTIVE_SHFT                                0xa
#define HWIO_MMSS_MDP_CLK_STATUS1_RGB1_SCL_CLK_ACTIVE_BMSK                                  0x200
#define HWIO_MMSS_MDP_CLK_STATUS1_RGB1_SCL_CLK_ACTIVE_SHFT                                    0x9
#define HWIO_MMSS_MDP_CLK_STATUS1_RGB1_CLK_ACTIVE_BMSK                                      0x100
#define HWIO_MMSS_MDP_CLK_STATUS1_RGB1_CLK_ACTIVE_SHFT                                        0x8
#define HWIO_MMSS_MDP_CLK_STATUS1_AHB_CLK_ACTIVE_BMSK                                        0x40
#define HWIO_MMSS_MDP_CLK_STATUS1_AHB_CLK_ACTIVE_SHFT                                         0x6
#define HWIO_MMSS_MDP_CLK_STATUS1_VIG1_IGC_LUT_CLK_ACTIVE_BMSK                               0x20
#define HWIO_MMSS_MDP_CLK_STATUS1_VIG1_IGC_LUT_CLK_ACTIVE_SHFT                                0x5
#define HWIO_MMSS_MDP_CLK_STATUS1_VIG1_PA_LUTV_CLK_ACTIVE_BMSK                               0x10
#define HWIO_MMSS_MDP_CLK_STATUS1_VIG1_PA_LUTV_CLK_ACTIVE_SHFT                                0x4
#define HWIO_MMSS_MDP_CLK_STATUS1_VIG1_HIST_LUT_CLK_ACTIVE_BMSK                               0x8
#define HWIO_MMSS_MDP_CLK_STATUS1_VIG1_HIST_LUT_CLK_ACTIVE_SHFT                               0x3
#define HWIO_MMSS_MDP_CLK_STATUS1_VIG1_SCL_LUT_CLK_ACTIVE_BMSK                                0x4
#define HWIO_MMSS_MDP_CLK_STATUS1_VIG1_SCL_LUT_CLK_ACTIVE_SHFT                                0x2
#define HWIO_MMSS_MDP_CLK_STATUS1_VIG1_SCL_CLK_ACTIVE_BMSK                                    0x2
#define HWIO_MMSS_MDP_CLK_STATUS1_VIG1_SCL_CLK_ACTIVE_SHFT                                    0x1
#define HWIO_MMSS_MDP_CLK_STATUS1_VIG1_CLK_ACTIVE_BMSK                                        0x1
#define HWIO_MMSS_MDP_CLK_STATUS1_VIG1_CLK_ACTIVE_SHFT                                        0x0

#define HWIO_MMSS_MDP_CLK_CTRL2_ADDR                                                   (MMSS_MDP_SSPP_TOP1_REG_BASE      + 0x000000d4)
#define HWIO_MMSS_MDP_CLK_CTRL2_RMSK                                                   0xffffffff
#define HWIO_MMSS_MDP_CLK_CTRL2_IN          \
        in_dword_masked(HWIO_MMSS_MDP_CLK_CTRL2_ADDR, HWIO_MMSS_MDP_CLK_CTRL2_RMSK)
#define HWIO_MMSS_MDP_CLK_CTRL2_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_CLK_CTRL2_ADDR, m)
#define HWIO_MMSS_MDP_CLK_CTRL2_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_CLK_CTRL2_ADDR,v)
#define HWIO_MMSS_MDP_CLK_CTRL2_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_CLK_CTRL2_ADDR,m,v,HWIO_MMSS_MDP_CLK_CTRL2_IN)
#define HWIO_MMSS_MDP_CLK_CTRL2_VBIF_NRT_CLI_CORE_CLK_HYSTERISIS_CTRL_BMSK             0xc0000000
#define HWIO_MMSS_MDP_CLK_CTRL2_VBIF_NRT_CLI_CORE_CLK_HYSTERISIS_CTRL_SHFT                   0x1e
#define HWIO_MMSS_MDP_CLK_CTRL2_VBIF_NRT_CLI_CORE_CLK_FORCE_OFF_BMSK                   0x20000000
#define HWIO_MMSS_MDP_CLK_CTRL2_VBIF_NRT_CLI_CORE_CLK_FORCE_OFF_SHFT                         0x1d
#define HWIO_MMSS_MDP_CLK_CTRL2_VBIF_NRT_CLI_CORE_CLK_FORCE_ON_BMSK                    0x10000000
#define HWIO_MMSS_MDP_CLK_CTRL2_VBIF_NRT_CLI_CORE_CLK_FORCE_ON_SHFT                          0x1c
#define HWIO_MMSS_MDP_CLK_CTRL2_VBIF_CLI_CORE_CLK_HYSTERISIS_CTRL_BMSK                  0xc000000
#define HWIO_MMSS_MDP_CLK_CTRL2_VBIF_CLI_CORE_CLK_HYSTERISIS_CTRL_SHFT                       0x1a
#define HWIO_MMSS_MDP_CLK_CTRL2_VBIF_CLI_CORE_CLK_FORCE_OFF_BMSK                        0x2000000
#define HWIO_MMSS_MDP_CLK_CTRL2_VBIF_CLI_CORE_CLK_FORCE_OFF_SHFT                             0x19
#define HWIO_MMSS_MDP_CLK_CTRL2_VBIF_CLI_CORE_CLK_FORCE_ON_BMSK                         0x1000000
#define HWIO_MMSS_MDP_CLK_CTRL2_VBIF_CLI_CORE_CLK_FORCE_ON_SHFT                              0x18
#define HWIO_MMSS_MDP_CLK_CTRL2_VBIF_CLI_ARB_CLK_HYSTERISIS_CTRL_BMSK                    0xc00000
#define HWIO_MMSS_MDP_CLK_CTRL2_VBIF_CLI_ARB_CLK_HYSTERISIS_CTRL_SHFT                        0x16
#define HWIO_MMSS_MDP_CLK_CTRL2_VBIF_CLI_ARB_CLK_FORCE_OFF_BMSK                          0x200000
#define HWIO_MMSS_MDP_CLK_CTRL2_VBIF_CLI_ARB_CLK_FORCE_OFF_SHFT                              0x15
#define HWIO_MMSS_MDP_CLK_CTRL2_VBIF_CLI_ARB_CLK_FORCE_ON_BMSK                           0x100000
#define HWIO_MMSS_MDP_CLK_CTRL2_VBIF_CLI_ARB_CLK_FORCE_ON_SHFT                               0x14
#define HWIO_MMSS_MDP_CLK_CTRL2_VBIF_CLI_WB2_CLK_HYSTERISIS_CTRL_BMSK                     0xc0000
#define HWIO_MMSS_MDP_CLK_CTRL2_VBIF_CLI_WB2_CLK_HYSTERISIS_CTRL_SHFT                        0x12
#define HWIO_MMSS_MDP_CLK_CTRL2_VBIF_CLI_WB2_CLK_FORCE_OFF_BMSK                           0x20000
#define HWIO_MMSS_MDP_CLK_CTRL2_VBIF_CLI_WB2_CLK_FORCE_OFF_SHFT                              0x11
#define HWIO_MMSS_MDP_CLK_CTRL2_VBIF_CLI_WB2_CLK_FORCE_ON_BMSK                            0x10000
#define HWIO_MMSS_MDP_CLK_CTRL2_VBIF_CLI_WB2_CLK_FORCE_ON_SHFT                               0x10
#define HWIO_MMSS_MDP_CLK_CTRL2_VBIF_CLI_ROT1_CLK_HYSTERISIS_CTRL_BMSK                     0xc000
#define HWIO_MMSS_MDP_CLK_CTRL2_VBIF_CLI_ROT1_CLK_HYSTERISIS_CTRL_SHFT                        0xe
#define HWIO_MMSS_MDP_CLK_CTRL2_VBIF_CLI_ROT1_CLK_FORCE_OFF_BMSK                           0x2000
#define HWIO_MMSS_MDP_CLK_CTRL2_VBIF_CLI_ROT1_CLK_FORCE_OFF_SHFT                              0xd
#define HWIO_MMSS_MDP_CLK_CTRL2_VBIF_CLI_ROT1_CLK_FORCE_ON_BMSK                            0x1000
#define HWIO_MMSS_MDP_CLK_CTRL2_VBIF_CLI_ROT1_CLK_FORCE_ON_SHFT                               0xc
#define HWIO_MMSS_MDP_CLK_CTRL2_VBIF_CLI_ROT0_CLK_HYSTERISIS_CTRL_BMSK                      0xc00
#define HWIO_MMSS_MDP_CLK_CTRL2_VBIF_CLI_ROT0_CLK_HYSTERISIS_CTRL_SHFT                        0xa
#define HWIO_MMSS_MDP_CLK_CTRL2_VBIF_CLI_ROT0_CLK_FORCE_OFF_BMSK                            0x200
#define HWIO_MMSS_MDP_CLK_CTRL2_VBIF_CLI_ROT0_CLK_FORCE_OFF_SHFT                              0x9
#define HWIO_MMSS_MDP_CLK_CTRL2_VBIF_CLI_ROT0_CLK_FORCE_ON_BMSK                             0x100
#define HWIO_MMSS_MDP_CLK_CTRL2_VBIF_CLI_ROT0_CLK_FORCE_ON_SHFT                               0x8
#define HWIO_MMSS_MDP_CLK_CTRL2_RGB2_CLK_HYSTERISIS_CTRL_BMSK                                0xc0
#define HWIO_MMSS_MDP_CLK_CTRL2_RGB2_CLK_HYSTERISIS_CTRL_SHFT                                 0x6
#define HWIO_MMSS_MDP_CLK_CTRL2_RGB2_CLK_FORCE_OFF_BMSK                                      0x20
#define HWIO_MMSS_MDP_CLK_CTRL2_RGB2_CLK_FORCE_OFF_SHFT                                       0x5
#define HWIO_MMSS_MDP_CLK_CTRL2_RGB2_CLK_FORCE_ON_BMSK                                       0x10
#define HWIO_MMSS_MDP_CLK_CTRL2_RGB2_CLK_FORCE_ON_SHFT                                        0x4
#define HWIO_MMSS_MDP_CLK_CTRL2_VIG2_CLK_HYSTERISIS_CTRL_BMSK                                 0xc
#define HWIO_MMSS_MDP_CLK_CTRL2_VIG2_CLK_HYSTERISIS_CTRL_SHFT                                 0x2
#define HWIO_MMSS_MDP_CLK_CTRL2_VIG2_CLK_FORCE_OFF_BMSK                                       0x2
#define HWIO_MMSS_MDP_CLK_CTRL2_VIG2_CLK_FORCE_OFF_SHFT                                       0x1
#define HWIO_MMSS_MDP_CLK_CTRL2_VIG2_CLK_FORCE_ON_BMSK                                        0x1
#define HWIO_MMSS_MDP_CLK_CTRL2_VIG2_CLK_FORCE_ON_SHFT                                        0x0

#define HWIO_MMSS_MDP_CLK_STATUS2_ADDR                                                 (MMSS_MDP_SSPP_TOP1_REG_BASE      + 0x000000d8)
#define HWIO_MMSS_MDP_CLK_STATUS2_RMSK                                                    0x3ff3f
#define HWIO_MMSS_MDP_CLK_STATUS2_IN          \
        in_dword_masked(HWIO_MMSS_MDP_CLK_STATUS2_ADDR, HWIO_MMSS_MDP_CLK_STATUS2_RMSK)
#define HWIO_MMSS_MDP_CLK_STATUS2_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_CLK_STATUS2_ADDR, m)
#define HWIO_MMSS_MDP_CLK_STATUS2_VBIF_NRT_CLI_CORE_CLK_ACTIVE_BMSK                       0x20000
#define HWIO_MMSS_MDP_CLK_STATUS2_VBIF_NRT_CLI_CORE_CLK_ACTIVE_SHFT                          0x11
#define HWIO_MMSS_MDP_CLK_STATUS2_VBIF_CLI_CORE_CLK_ACTIVE_BMSK                           0x10000
#define HWIO_MMSS_MDP_CLK_STATUS2_VBIF_CLI_CORE_CLK_ACTIVE_SHFT                              0x10
#define HWIO_MMSS_MDP_CLK_STATUS2_VBIF_CLI_ARB_CLK_ACTIVE_BMSK                             0x8000
#define HWIO_MMSS_MDP_CLK_STATUS2_VBIF_CLI_ARB_CLK_ACTIVE_SHFT                                0xf
#define HWIO_MMSS_MDP_CLK_STATUS2_VBIF_CLI_WB2_CLK_ACTIVE_BMSK                             0x4000
#define HWIO_MMSS_MDP_CLK_STATUS2_VBIF_CLI_WB2_CLK_ACTIVE_SHFT                                0xe
#define HWIO_MMSS_MDP_CLK_STATUS2_VBIF_CLI_ROT1_CLK_ACTIVE_BMSK                            0x2000
#define HWIO_MMSS_MDP_CLK_STATUS2_VBIF_CLI_ROT1_CLK_ACTIVE_SHFT                               0xd
#define HWIO_MMSS_MDP_CLK_STATUS2_VBIF_CLI_ROT0_CLK_ACTIVE_BMSK                            0x1000
#define HWIO_MMSS_MDP_CLK_STATUS2_VBIF_CLI_ROT0_CLK_ACTIVE_SHFT                               0xc
#define HWIO_MMSS_MDP_CLK_STATUS2_RGB2_IGC_LUT_CLK_ACTIVE_BMSK                              0x800
#define HWIO_MMSS_MDP_CLK_STATUS2_RGB2_IGC_LUT_CLK_ACTIVE_SHFT                                0xb
#define HWIO_MMSS_MDP_CLK_STATUS2_RGB2_SCL_LUT_CLK_ACTIVE_BMSK                              0x400
#define HWIO_MMSS_MDP_CLK_STATUS2_RGB2_SCL_LUT_CLK_ACTIVE_SHFT                                0xa
#define HWIO_MMSS_MDP_CLK_STATUS2_RGB2_SCL_CLK_ACTIVE_BMSK                                  0x200
#define HWIO_MMSS_MDP_CLK_STATUS2_RGB2_SCL_CLK_ACTIVE_SHFT                                    0x9
#define HWIO_MMSS_MDP_CLK_STATUS2_RGB2_CLK_ACTIVE_BMSK                                      0x100
#define HWIO_MMSS_MDP_CLK_STATUS2_RGB2_CLK_ACTIVE_SHFT                                        0x8
#define HWIO_MMSS_MDP_CLK_STATUS2_VIG2_IGC_LUT_CLK_ACTIVE_BMSK                               0x20
#define HWIO_MMSS_MDP_CLK_STATUS2_VIG2_IGC_LUT_CLK_ACTIVE_SHFT                                0x5
#define HWIO_MMSS_MDP_CLK_STATUS2_VIG2_PA_LUTV_CLK_ACTIVE_BMSK                               0x10
#define HWIO_MMSS_MDP_CLK_STATUS2_VIG2_PA_LUTV_CLK_ACTIVE_SHFT                                0x4
#define HWIO_MMSS_MDP_CLK_STATUS2_VIG2_HIST_LUT_CLK_ACTIVE_BMSK                               0x8
#define HWIO_MMSS_MDP_CLK_STATUS2_VIG2_HIST_LUT_CLK_ACTIVE_SHFT                               0x3
#define HWIO_MMSS_MDP_CLK_STATUS2_VIG2_SCL_LUT_CLK_ACTIVE_BMSK                                0x4
#define HWIO_MMSS_MDP_CLK_STATUS2_VIG2_SCL_LUT_CLK_ACTIVE_SHFT                                0x2
#define HWIO_MMSS_MDP_CLK_STATUS2_VIG2_SCL_CLK_ACTIVE_BMSK                                    0x2
#define HWIO_MMSS_MDP_CLK_STATUS2_VIG2_SCL_CLK_ACTIVE_SHFT                                    0x1
#define HWIO_MMSS_MDP_CLK_STATUS2_VIG2_CLK_ACTIVE_BMSK                                        0x1
#define HWIO_MMSS_MDP_CLK_STATUS2_VIG2_CLK_ACTIVE_SHFT                                        0x0

#define HWIO_MMSS_MDP_CLK_CTRL6_ADDR                                                   (MMSS_MDP_SSPP_TOP1_REG_BASE      + 0x000000dc)
#define HWIO_MMSS_MDP_CLK_CTRL6_RMSK                                                       0xffff
#define HWIO_MMSS_MDP_CLK_CTRL6_IN          \
        in_dword_masked(HWIO_MMSS_MDP_CLK_CTRL6_ADDR, HWIO_MMSS_MDP_CLK_CTRL6_RMSK)
#define HWIO_MMSS_MDP_CLK_CTRL6_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_CLK_CTRL6_ADDR, m)
#define HWIO_MMSS_MDP_CLK_CTRL6_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_CLK_CTRL6_ADDR,v)
#define HWIO_MMSS_MDP_CLK_CTRL6_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_CLK_CTRL6_ADDR,m,v,HWIO_MMSS_MDP_CLK_CTRL6_IN)
#define HWIO_MMSS_MDP_CLK_CTRL6_DMA3_CLK_HYSTERISIS_CTRL_BMSK                              0xc000
#define HWIO_MMSS_MDP_CLK_CTRL6_DMA3_CLK_HYSTERISIS_CTRL_SHFT                                 0xe
#define HWIO_MMSS_MDP_CLK_CTRL6_DMA3_CLK_FORCE_OFF_BMSK                                    0x2000
#define HWIO_MMSS_MDP_CLK_CTRL6_DMA3_CLK_FORCE_OFF_SHFT                                       0xd
#define HWIO_MMSS_MDP_CLK_CTRL6_DMA3_CLK_FORCE_ON_BMSK                                     0x1000
#define HWIO_MMSS_MDP_CLK_CTRL6_DMA3_CLK_FORCE_ON_SHFT                                        0xc
#define HWIO_MMSS_MDP_CLK_CTRL6_DMA2_CLK_HYSTERISIS_CTRL_BMSK                               0xc00
#define HWIO_MMSS_MDP_CLK_CTRL6_DMA2_CLK_HYSTERISIS_CTRL_SHFT                                 0xa
#define HWIO_MMSS_MDP_CLK_CTRL6_DMA2_CLK_FORCE_OFF_BMSK                                     0x200
#define HWIO_MMSS_MDP_CLK_CTRL6_DMA2_CLK_FORCE_OFF_SHFT                                       0x9
#define HWIO_MMSS_MDP_CLK_CTRL6_DMA2_CLK_FORCE_ON_BMSK                                      0x100
#define HWIO_MMSS_MDP_CLK_CTRL6_DMA2_CLK_FORCE_ON_SHFT                                        0x8
#define HWIO_MMSS_MDP_CLK_CTRL6_RGB3_CLK_HYSTERISIS_CTRL_BMSK                                0xc0
#define HWIO_MMSS_MDP_CLK_CTRL6_RGB3_CLK_HYSTERISIS_CTRL_SHFT                                 0x6
#define HWIO_MMSS_MDP_CLK_CTRL6_RGB3_CLK_FORCE_OFF_BMSK                                      0x20
#define HWIO_MMSS_MDP_CLK_CTRL6_RGB3_CLK_FORCE_OFF_SHFT                                       0x5
#define HWIO_MMSS_MDP_CLK_CTRL6_RGB3_CLK_FORCE_ON_BMSK                                       0x10
#define HWIO_MMSS_MDP_CLK_CTRL6_RGB3_CLK_FORCE_ON_SHFT                                        0x4
#define HWIO_MMSS_MDP_CLK_CTRL6_VIG3_CLK_HYSTERISIS_CTRL_BMSK                                 0xc
#define HWIO_MMSS_MDP_CLK_CTRL6_VIG3_CLK_HYSTERISIS_CTRL_SHFT                                 0x2
#define HWIO_MMSS_MDP_CLK_CTRL6_VIG3_CLK_FORCE_OFF_BMSK                                       0x2
#define HWIO_MMSS_MDP_CLK_CTRL6_VIG3_CLK_FORCE_OFF_SHFT                                       0x1
#define HWIO_MMSS_MDP_CLK_CTRL6_VIG3_CLK_FORCE_ON_BMSK                                        0x1
#define HWIO_MMSS_MDP_CLK_CTRL6_VIG3_CLK_FORCE_ON_SHFT                                        0x0

#define HWIO_MMSS_MDP_CLK_STATUS6_ADDR                                                 (MMSS_MDP_SSPP_TOP1_REG_BASE      + 0x000000e0)
#define HWIO_MMSS_MDP_CLK_STATUS6_RMSK                                                     0xff3f
#define HWIO_MMSS_MDP_CLK_STATUS6_IN          \
        in_dword_masked(HWIO_MMSS_MDP_CLK_STATUS6_ADDR, HWIO_MMSS_MDP_CLK_STATUS6_RMSK)
#define HWIO_MMSS_MDP_CLK_STATUS6_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_CLK_STATUS6_ADDR, m)
#define HWIO_MMSS_MDP_CLK_STATUS6_DMA3_IGC_LUT_CLK_ACTIVE_BMSK                             0x8000
#define HWIO_MMSS_MDP_CLK_STATUS6_DMA3_IGC_LUT_CLK_ACTIVE_SHFT                                0xf
#define HWIO_MMSS_MDP_CLK_STATUS6_DMA3_CLK_ACTIVE_BMSK                                     0x4000
#define HWIO_MMSS_MDP_CLK_STATUS6_DMA3_CLK_ACTIVE_SHFT                                        0xe
#define HWIO_MMSS_MDP_CLK_STATUS6_DMA2_IGC_LUT_CLK_ACTIVE_BMSK                             0x2000
#define HWIO_MMSS_MDP_CLK_STATUS6_DMA2_IGC_LUT_CLK_ACTIVE_SHFT                                0xd
#define HWIO_MMSS_MDP_CLK_STATUS6_DMA2_CLK_ACTIVE_BMSK                                     0x1000
#define HWIO_MMSS_MDP_CLK_STATUS6_DMA2_CLK_ACTIVE_SHFT                                        0xc
#define HWIO_MMSS_MDP_CLK_STATUS6_RGB3_IGC_LUT_CLK_ACTIVE_BMSK                              0x800
#define HWIO_MMSS_MDP_CLK_STATUS6_RGB3_IGC_LUT_CLK_ACTIVE_SHFT                                0xb
#define HWIO_MMSS_MDP_CLK_STATUS6_RGB3_SCL_LUT_CLK_ACTIVE_BMSK                              0x400
#define HWIO_MMSS_MDP_CLK_STATUS6_RGB3_SCL_LUT_CLK_ACTIVE_SHFT                                0xa
#define HWIO_MMSS_MDP_CLK_STATUS6_RGB3_SCL_CLK_ACTIVE_BMSK                                  0x200
#define HWIO_MMSS_MDP_CLK_STATUS6_RGB3_SCL_CLK_ACTIVE_SHFT                                    0x9
#define HWIO_MMSS_MDP_CLK_STATUS6_RGB3_CLK_ACTIVE_BMSK                                      0x100
#define HWIO_MMSS_MDP_CLK_STATUS6_RGB3_CLK_ACTIVE_SHFT                                        0x8
#define HWIO_MMSS_MDP_CLK_STATUS6_VIG3_IGC_LUT_CLK_ACTIVE_BMSK                               0x20
#define HWIO_MMSS_MDP_CLK_STATUS6_VIG3_IGC_LUT_CLK_ACTIVE_SHFT                                0x5
#define HWIO_MMSS_MDP_CLK_STATUS6_VIG3_PA_LUTV_CLK_ACTIVE_BMSK                               0x10
#define HWIO_MMSS_MDP_CLK_STATUS6_VIG3_PA_LUTV_CLK_ACTIVE_SHFT                                0x4
#define HWIO_MMSS_MDP_CLK_STATUS6_VIG3_HIST_LUT_CLK_ACTIVE_BMSK                               0x8
#define HWIO_MMSS_MDP_CLK_STATUS6_VIG3_HIST_LUT_CLK_ACTIVE_SHFT                               0x3
#define HWIO_MMSS_MDP_CLK_STATUS6_VIG3_SCL_LUT_CLK_ACTIVE_BMSK                                0x4
#define HWIO_MMSS_MDP_CLK_STATUS6_VIG3_SCL_LUT_CLK_ACTIVE_SHFT                                0x2
#define HWIO_MMSS_MDP_CLK_STATUS6_VIG3_SCL_CLK_ACTIVE_BMSK                                    0x2
#define HWIO_MMSS_MDP_CLK_STATUS6_VIG3_SCL_CLK_ACTIVE_SHFT                                    0x1
#define HWIO_MMSS_MDP_CLK_STATUS6_VIG3_CLK_ACTIVE_BMSK                                        0x1
#define HWIO_MMSS_MDP_CLK_STATUS6_VIG3_CLK_ACTIVE_SHFT                                        0x0

#define HWIO_MMSS_MDP_VIDEO_INTF_UNDERFLOW_CTL_ADDR                                    (MMSS_MDP_SSPP_TOP1_REG_BASE      + 0x000000f8)
#define HWIO_MMSS_MDP_VIDEO_INTF_UNDERFLOW_CTL_RMSK                                       0x11111
#define HWIO_MMSS_MDP_VIDEO_INTF_UNDERFLOW_CTL_IN          \
        in_dword_masked(HWIO_MMSS_MDP_VIDEO_INTF_UNDERFLOW_CTL_ADDR, HWIO_MMSS_MDP_VIDEO_INTF_UNDERFLOW_CTL_RMSK)
#define HWIO_MMSS_MDP_VIDEO_INTF_UNDERFLOW_CTL_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_VIDEO_INTF_UNDERFLOW_CTL_ADDR, m)
#define HWIO_MMSS_MDP_VIDEO_INTF_UNDERFLOW_CTL_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_VIDEO_INTF_UNDERFLOW_CTL_ADDR,v)
#define HWIO_MMSS_MDP_VIDEO_INTF_UNDERFLOW_CTL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_VIDEO_INTF_UNDERFLOW_CTL_ADDR,m,v,HWIO_MMSS_MDP_VIDEO_INTF_UNDERFLOW_CTL_IN)
#define HWIO_MMSS_MDP_VIDEO_INTF_UNDERFLOW_CTL_INTF_4_ERR_RECOVERY_EN_BMSK                0x10000
#define HWIO_MMSS_MDP_VIDEO_INTF_UNDERFLOW_CTL_INTF_4_ERR_RECOVERY_EN_SHFT                   0x10
#define HWIO_MMSS_MDP_VIDEO_INTF_UNDERFLOW_CTL_INTF_3_ERR_RECOVERY_EN_BMSK                 0x1000
#define HWIO_MMSS_MDP_VIDEO_INTF_UNDERFLOW_CTL_INTF_3_ERR_RECOVERY_EN_SHFT                    0xc
#define HWIO_MMSS_MDP_VIDEO_INTF_UNDERFLOW_CTL_INTF_2_ERR_RECOVERY_EN_BMSK                  0x100
#define HWIO_MMSS_MDP_VIDEO_INTF_UNDERFLOW_CTL_INTF_2_ERR_RECOVERY_EN_SHFT                    0x8
#define HWIO_MMSS_MDP_VIDEO_INTF_UNDERFLOW_CTL_INTF_1_ERR_RECOVERY_EN_BMSK                   0x10
#define HWIO_MMSS_MDP_VIDEO_INTF_UNDERFLOW_CTL_INTF_1_ERR_RECOVERY_EN_SHFT                    0x4
#define HWIO_MMSS_MDP_VIDEO_INTF_UNDERFLOW_CTL_INTF_0_ERR_RECOVERY_EN_BMSK                    0x1
#define HWIO_MMSS_MDP_VIDEO_INTF_UNDERFLOW_CTL_INTF_0_ERR_RECOVERY_EN_SHFT                    0x0

#define HWIO_MMSS_MDP_SPLIT_DISPLAY_EN_ADDR                                            (MMSS_MDP_SSPP_TOP1_REG_BASE      + 0x0000010c)
#define HWIO_MMSS_MDP_SPLIT_DISPLAY_EN_RMSK                                                   0x1
#define HWIO_MMSS_MDP_SPLIT_DISPLAY_EN_IN          \
        in_dword_masked(HWIO_MMSS_MDP_SPLIT_DISPLAY_EN_ADDR, HWIO_MMSS_MDP_SPLIT_DISPLAY_EN_RMSK)
#define HWIO_MMSS_MDP_SPLIT_DISPLAY_EN_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_SPLIT_DISPLAY_EN_ADDR, m)
#define HWIO_MMSS_MDP_SPLIT_DISPLAY_EN_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_SPLIT_DISPLAY_EN_ADDR,v)
#define HWIO_MMSS_MDP_SPLIT_DISPLAY_EN_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_SPLIT_DISPLAY_EN_ADDR,m,v,HWIO_MMSS_MDP_SPLIT_DISPLAY_EN_IN)
#define HWIO_MMSS_MDP_SPLIT_DISPLAY_EN_ENABLE_BMSK                                            0x1
#define HWIO_MMSS_MDP_SPLIT_DISPLAY_EN_ENABLE_SHFT                                            0x0

#define HWIO_MMSS_MDP_SPLIT_DISPLAY_UPPER_PIPE_CTRL_ADDR                               (MMSS_MDP_SSPP_TOP1_REG_BASE      + 0x00000110)
#define HWIO_MMSS_MDP_SPLIT_DISPLAY_UPPER_PIPE_CTRL_RMSK                                    0x116
#define HWIO_MMSS_MDP_SPLIT_DISPLAY_UPPER_PIPE_CTRL_IN          \
        in_dword_masked(HWIO_MMSS_MDP_SPLIT_DISPLAY_UPPER_PIPE_CTRL_ADDR, HWIO_MMSS_MDP_SPLIT_DISPLAY_UPPER_PIPE_CTRL_RMSK)
#define HWIO_MMSS_MDP_SPLIT_DISPLAY_UPPER_PIPE_CTRL_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_SPLIT_DISPLAY_UPPER_PIPE_CTRL_ADDR, m)
#define HWIO_MMSS_MDP_SPLIT_DISPLAY_UPPER_PIPE_CTRL_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_SPLIT_DISPLAY_UPPER_PIPE_CTRL_ADDR,v)
#define HWIO_MMSS_MDP_SPLIT_DISPLAY_UPPER_PIPE_CTRL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_SPLIT_DISPLAY_UPPER_PIPE_CTRL_ADDR,m,v,HWIO_MMSS_MDP_SPLIT_DISPLAY_UPPER_PIPE_CTRL_IN)
#define HWIO_MMSS_MDP_SPLIT_DISPLAY_UPPER_PIPE_CTRL_INTF_2_SW_TRG_MUX_BMSK                  0x100
#define HWIO_MMSS_MDP_SPLIT_DISPLAY_UPPER_PIPE_CTRL_INTF_2_SW_TRG_MUX_SHFT                    0x8
#define HWIO_MMSS_MDP_SPLIT_DISPLAY_UPPER_PIPE_CTRL_INTF_1_SW_TRG_MUX_BMSK                   0x10
#define HWIO_MMSS_MDP_SPLIT_DISPLAY_UPPER_PIPE_CTRL_INTF_1_SW_TRG_MUX_SHFT                    0x4
#define HWIO_MMSS_MDP_SPLIT_DISPLAY_UPPER_PIPE_CTRL_SMART_PANEL_FREE_RUN_BMSK                 0x4
#define HWIO_MMSS_MDP_SPLIT_DISPLAY_UPPER_PIPE_CTRL_SMART_PANEL_FREE_RUN_SHFT                 0x2
#define HWIO_MMSS_MDP_SPLIT_DISPLAY_UPPER_PIPE_CTRL_SPLIT_DISPLAY_TYPE_BMSK                   0x2
#define HWIO_MMSS_MDP_SPLIT_DISPLAY_UPPER_PIPE_CTRL_SPLIT_DISPLAY_TYPE_SHFT                   0x1

/*----------------------------------------------------------------------------
 * MODULE: MMSS_MDP_SMP_TOP1
 *--------------------------------------------------------------------------*/

#define HWIO_MMSS_MDP_DEBUGBUS_VBIF_ATB_ADDR               (MMSS_MDP_SMP_TOP1_REG_BASE      + 0x00000000)
#define HWIO_MMSS_MDP_DEBUGBUS_VBIF_ATB_RMSK                     0x7f
#define HWIO_MMSS_MDP_DEBUGBUS_VBIF_ATB_IN          \
        in_dword_masked(HWIO_MMSS_MDP_DEBUGBUS_VBIF_ATB_ADDR, HWIO_MMSS_MDP_DEBUGBUS_VBIF_ATB_RMSK)
#define HWIO_MMSS_MDP_DEBUGBUS_VBIF_ATB_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_DEBUGBUS_VBIF_ATB_ADDR, m)
#define HWIO_MMSS_MDP_DEBUGBUS_VBIF_ATB_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_DEBUGBUS_VBIF_ATB_ADDR,v)
#define HWIO_MMSS_MDP_DEBUGBUS_VBIF_ATB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_DEBUGBUS_VBIF_ATB_ADDR,m,v,HWIO_MMSS_MDP_DEBUGBUS_VBIF_ATB_IN)
#define HWIO_MMSS_MDP_DEBUGBUS_VBIF_ATB_ATID_BMSK                0x7f
#define HWIO_MMSS_MDP_DEBUGBUS_VBIF_ATB_ATID_SHFT                 0x0

/*----------------------------------------------------------------------------
 * MODULE: MMSS_MDP_DSPP_TOP0
 *--------------------------------------------------------------------------*/

#define HWIO_MMSS_MDP_DSPP_IGC_COLOR0_RAM_LUTN_ADDR                        (MMSS_MDP_DSPP_TOP0_REG_BASE      + 0x00000000)
#define HWIO_MMSS_MDP_DSPP_IGC_COLOR0_RAM_LUTN_RMSK                        0xf3ff0fff
#define HWIO_MMSS_MDP_DSPP_IGC_COLOR0_RAM_LUTN_IN          \
        in_dword_masked(HWIO_MMSS_MDP_DSPP_IGC_COLOR0_RAM_LUTN_ADDR, HWIO_MMSS_MDP_DSPP_IGC_COLOR0_RAM_LUTN_RMSK)
#define HWIO_MMSS_MDP_DSPP_IGC_COLOR0_RAM_LUTN_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_DSPP_IGC_COLOR0_RAM_LUTN_ADDR, m)
#define HWIO_MMSS_MDP_DSPP_IGC_COLOR0_RAM_LUTN_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_DSPP_IGC_COLOR0_RAM_LUTN_ADDR,v)
#define HWIO_MMSS_MDP_DSPP_IGC_COLOR0_RAM_LUTN_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_DSPP_IGC_COLOR0_RAM_LUTN_ADDR,m,v,HWIO_MMSS_MDP_DSPP_IGC_COLOR0_RAM_LUTN_IN)
#define HWIO_MMSS_MDP_DSPP_IGC_COLOR0_RAM_LUTN_DSPP_MASK_BMSK              0xf0000000
#define HWIO_MMSS_MDP_DSPP_IGC_COLOR0_RAM_LUTN_DSPP_MASK_SHFT                    0x1c
#define HWIO_MMSS_MDP_DSPP_IGC_COLOR0_RAM_LUTN_INDEX_UPDATE_BMSK            0x2000000
#define HWIO_MMSS_MDP_DSPP_IGC_COLOR0_RAM_LUTN_INDEX_UPDATE_SHFT                 0x19
#define HWIO_MMSS_MDP_DSPP_IGC_COLOR0_RAM_LUTN_VALUE_UPDATEN_BMSK           0x1000000
#define HWIO_MMSS_MDP_DSPP_IGC_COLOR0_RAM_LUTN_VALUE_UPDATEN_SHFT                0x18
#define HWIO_MMSS_MDP_DSPP_IGC_COLOR0_RAM_LUTN_INDEX_BMSK                    0xff0000
#define HWIO_MMSS_MDP_DSPP_IGC_COLOR0_RAM_LUTN_INDEX_SHFT                        0x10
#define HWIO_MMSS_MDP_DSPP_IGC_COLOR0_RAM_LUTN_VALUE_BMSK                       0xfff
#define HWIO_MMSS_MDP_DSPP_IGC_COLOR0_RAM_LUTN_VALUE_SHFT                         0x0

#define HWIO_MMSS_MDP_DSPP_IGC_COLOR1_RAM_LUTN_ADDR                        (MMSS_MDP_DSPP_TOP0_REG_BASE      + 0x00000004)
#define HWIO_MMSS_MDP_DSPP_IGC_COLOR1_RAM_LUTN_RMSK                        0xf3ff0fff
#define HWIO_MMSS_MDP_DSPP_IGC_COLOR1_RAM_LUTN_IN          \
        in_dword_masked(HWIO_MMSS_MDP_DSPP_IGC_COLOR1_RAM_LUTN_ADDR, HWIO_MMSS_MDP_DSPP_IGC_COLOR1_RAM_LUTN_RMSK)
#define HWIO_MMSS_MDP_DSPP_IGC_COLOR1_RAM_LUTN_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_DSPP_IGC_COLOR1_RAM_LUTN_ADDR, m)
#define HWIO_MMSS_MDP_DSPP_IGC_COLOR1_RAM_LUTN_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_DSPP_IGC_COLOR1_RAM_LUTN_ADDR,v)
#define HWIO_MMSS_MDP_DSPP_IGC_COLOR1_RAM_LUTN_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_DSPP_IGC_COLOR1_RAM_LUTN_ADDR,m,v,HWIO_MMSS_MDP_DSPP_IGC_COLOR1_RAM_LUTN_IN)
#define HWIO_MMSS_MDP_DSPP_IGC_COLOR1_RAM_LUTN_DSPP_MASK_BMSK              0xf0000000
#define HWIO_MMSS_MDP_DSPP_IGC_COLOR1_RAM_LUTN_DSPP_MASK_SHFT                    0x1c
#define HWIO_MMSS_MDP_DSPP_IGC_COLOR1_RAM_LUTN_INDEX_UPDATE_BMSK            0x2000000
#define HWIO_MMSS_MDP_DSPP_IGC_COLOR1_RAM_LUTN_INDEX_UPDATE_SHFT                 0x19
#define HWIO_MMSS_MDP_DSPP_IGC_COLOR1_RAM_LUTN_VALUE_UPDATEN_BMSK           0x1000000
#define HWIO_MMSS_MDP_DSPP_IGC_COLOR1_RAM_LUTN_VALUE_UPDATEN_SHFT                0x18
#define HWIO_MMSS_MDP_DSPP_IGC_COLOR1_RAM_LUTN_INDEX_BMSK                    0xff0000
#define HWIO_MMSS_MDP_DSPP_IGC_COLOR1_RAM_LUTN_INDEX_SHFT                        0x10
#define HWIO_MMSS_MDP_DSPP_IGC_COLOR1_RAM_LUTN_VALUE_BMSK                       0xfff
#define HWIO_MMSS_MDP_DSPP_IGC_COLOR1_RAM_LUTN_VALUE_SHFT                         0x0

#define HWIO_MMSS_MDP_DSPP_IGC_COLOR2_RAM_LUTN_ADDR                        (MMSS_MDP_DSPP_TOP0_REG_BASE      + 0x00000008)
#define HWIO_MMSS_MDP_DSPP_IGC_COLOR2_RAM_LUTN_RMSK                        0xf3ff0fff
#define HWIO_MMSS_MDP_DSPP_IGC_COLOR2_RAM_LUTN_IN          \
        in_dword_masked(HWIO_MMSS_MDP_DSPP_IGC_COLOR2_RAM_LUTN_ADDR, HWIO_MMSS_MDP_DSPP_IGC_COLOR2_RAM_LUTN_RMSK)
#define HWIO_MMSS_MDP_DSPP_IGC_COLOR2_RAM_LUTN_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_DSPP_IGC_COLOR2_RAM_LUTN_ADDR, m)
#define HWIO_MMSS_MDP_DSPP_IGC_COLOR2_RAM_LUTN_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_DSPP_IGC_COLOR2_RAM_LUTN_ADDR,v)
#define HWIO_MMSS_MDP_DSPP_IGC_COLOR2_RAM_LUTN_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_DSPP_IGC_COLOR2_RAM_LUTN_ADDR,m,v,HWIO_MMSS_MDP_DSPP_IGC_COLOR2_RAM_LUTN_IN)
#define HWIO_MMSS_MDP_DSPP_IGC_COLOR2_RAM_LUTN_DSPP_MASK_BMSK              0xf0000000
#define HWIO_MMSS_MDP_DSPP_IGC_COLOR2_RAM_LUTN_DSPP_MASK_SHFT                    0x1c
#define HWIO_MMSS_MDP_DSPP_IGC_COLOR2_RAM_LUTN_INDEX_UPDATE_BMSK            0x2000000
#define HWIO_MMSS_MDP_DSPP_IGC_COLOR2_RAM_LUTN_INDEX_UPDATE_SHFT                 0x19
#define HWIO_MMSS_MDP_DSPP_IGC_COLOR2_RAM_LUTN_VALUE_UPDATEN_BMSK           0x1000000
#define HWIO_MMSS_MDP_DSPP_IGC_COLOR2_RAM_LUTN_VALUE_UPDATEN_SHFT                0x18
#define HWIO_MMSS_MDP_DSPP_IGC_COLOR2_RAM_LUTN_INDEX_BMSK                    0xff0000
#define HWIO_MMSS_MDP_DSPP_IGC_COLOR2_RAM_LUTN_INDEX_SHFT                        0x10
#define HWIO_MMSS_MDP_DSPP_IGC_COLOR2_RAM_LUTN_VALUE_BMSK                       0xfff
#define HWIO_MMSS_MDP_DSPP_IGC_COLOR2_RAM_LUTN_VALUE_SHFT                         0x0

#define HWIO_MMSS_MDP_DSPP_IGC_COLOR0_ROM0_LUTN_ADDR                       (MMSS_MDP_DSPP_TOP0_REG_BASE      + 0x00000010)
#define HWIO_MMSS_MDP_DSPP_IGC_COLOR0_ROM0_LUTN_RMSK                         0xff0fff
#define HWIO_MMSS_MDP_DSPP_IGC_COLOR0_ROM0_LUTN_IN          \
        in_dword_masked(HWIO_MMSS_MDP_DSPP_IGC_COLOR0_ROM0_LUTN_ADDR, HWIO_MMSS_MDP_DSPP_IGC_COLOR0_ROM0_LUTN_RMSK)
#define HWIO_MMSS_MDP_DSPP_IGC_COLOR0_ROM0_LUTN_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_DSPP_IGC_COLOR0_ROM0_LUTN_ADDR, m)
#define HWIO_MMSS_MDP_DSPP_IGC_COLOR0_ROM0_LUTN_INDEX_BMSK                   0xff0000
#define HWIO_MMSS_MDP_DSPP_IGC_COLOR0_ROM0_LUTN_INDEX_SHFT                       0x10
#define HWIO_MMSS_MDP_DSPP_IGC_COLOR0_ROM0_LUTN_VALUE_BMSK                      0xfff
#define HWIO_MMSS_MDP_DSPP_IGC_COLOR0_ROM0_LUTN_VALUE_SHFT                        0x0

#define HWIO_MMSS_MDP_DSPP_IGC_COLOR1_ROM0_LUTN_ADDR                       (MMSS_MDP_DSPP_TOP0_REG_BASE      + 0x00000014)
#define HWIO_MMSS_MDP_DSPP_IGC_COLOR1_ROM0_LUTN_RMSK                         0xff0fff
#define HWIO_MMSS_MDP_DSPP_IGC_COLOR1_ROM0_LUTN_IN          \
        in_dword_masked(HWIO_MMSS_MDP_DSPP_IGC_COLOR1_ROM0_LUTN_ADDR, HWIO_MMSS_MDP_DSPP_IGC_COLOR1_ROM0_LUTN_RMSK)
#define HWIO_MMSS_MDP_DSPP_IGC_COLOR1_ROM0_LUTN_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_DSPP_IGC_COLOR1_ROM0_LUTN_ADDR, m)
#define HWIO_MMSS_MDP_DSPP_IGC_COLOR1_ROM0_LUTN_INDEX_BMSK                   0xff0000
#define HWIO_MMSS_MDP_DSPP_IGC_COLOR1_ROM0_LUTN_INDEX_SHFT                       0x10
#define HWIO_MMSS_MDP_DSPP_IGC_COLOR1_ROM0_LUTN_VALUE_BMSK                      0xfff
#define HWIO_MMSS_MDP_DSPP_IGC_COLOR1_ROM0_LUTN_VALUE_SHFT                        0x0

#define HWIO_MMSS_MDP_DSPP_IGC_COLOR2_ROM0_LUTN_ADDR                       (MMSS_MDP_DSPP_TOP0_REG_BASE      + 0x00000018)
#define HWIO_MMSS_MDP_DSPP_IGC_COLOR2_ROM0_LUTN_RMSK                         0xff0fff
#define HWIO_MMSS_MDP_DSPP_IGC_COLOR2_ROM0_LUTN_IN          \
        in_dword_masked(HWIO_MMSS_MDP_DSPP_IGC_COLOR2_ROM0_LUTN_ADDR, HWIO_MMSS_MDP_DSPP_IGC_COLOR2_ROM0_LUTN_RMSK)
#define HWIO_MMSS_MDP_DSPP_IGC_COLOR2_ROM0_LUTN_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_DSPP_IGC_COLOR2_ROM0_LUTN_ADDR, m)
#define HWIO_MMSS_MDP_DSPP_IGC_COLOR2_ROM0_LUTN_INDEX_BMSK                   0xff0000
#define HWIO_MMSS_MDP_DSPP_IGC_COLOR2_ROM0_LUTN_INDEX_SHFT                       0x10
#define HWIO_MMSS_MDP_DSPP_IGC_COLOR2_ROM0_LUTN_VALUE_BMSK                      0xfff
#define HWIO_MMSS_MDP_DSPP_IGC_COLOR2_ROM0_LUTN_VALUE_SHFT                        0x0

#define HWIO_MMSS_MDP_DSPP_IGC_COLOR0_ROM1_LUTN_ADDR                       (MMSS_MDP_DSPP_TOP0_REG_BASE      + 0x00000020)
#define HWIO_MMSS_MDP_DSPP_IGC_COLOR0_ROM1_LUTN_RMSK                         0xff0fff
#define HWIO_MMSS_MDP_DSPP_IGC_COLOR0_ROM1_LUTN_IN          \
        in_dword_masked(HWIO_MMSS_MDP_DSPP_IGC_COLOR0_ROM1_LUTN_ADDR, HWIO_MMSS_MDP_DSPP_IGC_COLOR0_ROM1_LUTN_RMSK)
#define HWIO_MMSS_MDP_DSPP_IGC_COLOR0_ROM1_LUTN_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_DSPP_IGC_COLOR0_ROM1_LUTN_ADDR, m)
#define HWIO_MMSS_MDP_DSPP_IGC_COLOR0_ROM1_LUTN_INDEX_BMSK                   0xff0000
#define HWIO_MMSS_MDP_DSPP_IGC_COLOR0_ROM1_LUTN_INDEX_SHFT                       0x10
#define HWIO_MMSS_MDP_DSPP_IGC_COLOR0_ROM1_LUTN_VALUE_BMSK                      0xfff
#define HWIO_MMSS_MDP_DSPP_IGC_COLOR0_ROM1_LUTN_VALUE_SHFT                        0x0

#define HWIO_MMSS_MDP_DSPP_IGC_COLOR1_ROM1_LUTN_ADDR                       (MMSS_MDP_DSPP_TOP0_REG_BASE      + 0x00000024)
#define HWIO_MMSS_MDP_DSPP_IGC_COLOR1_ROM1_LUTN_RMSK                         0xff0fff
#define HWIO_MMSS_MDP_DSPP_IGC_COLOR1_ROM1_LUTN_IN          \
        in_dword_masked(HWIO_MMSS_MDP_DSPP_IGC_COLOR1_ROM1_LUTN_ADDR, HWIO_MMSS_MDP_DSPP_IGC_COLOR1_ROM1_LUTN_RMSK)
#define HWIO_MMSS_MDP_DSPP_IGC_COLOR1_ROM1_LUTN_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_DSPP_IGC_COLOR1_ROM1_LUTN_ADDR, m)
#define HWIO_MMSS_MDP_DSPP_IGC_COLOR1_ROM1_LUTN_INDEX_BMSK                   0xff0000
#define HWIO_MMSS_MDP_DSPP_IGC_COLOR1_ROM1_LUTN_INDEX_SHFT                       0x10
#define HWIO_MMSS_MDP_DSPP_IGC_COLOR1_ROM1_LUTN_VALUE_BMSK                      0xfff
#define HWIO_MMSS_MDP_DSPP_IGC_COLOR1_ROM1_LUTN_VALUE_SHFT                        0x0

#define HWIO_MMSS_MDP_DSPP_IGC_COLOR2_ROM1_LUTN_ADDR                       (MMSS_MDP_DSPP_TOP0_REG_BASE      + 0x00000028)
#define HWIO_MMSS_MDP_DSPP_IGC_COLOR2_ROM1_LUTN_RMSK                         0xff0fff
#define HWIO_MMSS_MDP_DSPP_IGC_COLOR2_ROM1_LUTN_IN          \
        in_dword_masked(HWIO_MMSS_MDP_DSPP_IGC_COLOR2_ROM1_LUTN_ADDR, HWIO_MMSS_MDP_DSPP_IGC_COLOR2_ROM1_LUTN_RMSK)
#define HWIO_MMSS_MDP_DSPP_IGC_COLOR2_ROM1_LUTN_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_DSPP_IGC_COLOR2_ROM1_LUTN_ADDR, m)
#define HWIO_MMSS_MDP_DSPP_IGC_COLOR2_ROM1_LUTN_INDEX_BMSK                   0xff0000
#define HWIO_MMSS_MDP_DSPP_IGC_COLOR2_ROM1_LUTN_INDEX_SHFT                       0x10
#define HWIO_MMSS_MDP_DSPP_IGC_COLOR2_ROM1_LUTN_VALUE_BMSK                      0xfff
#define HWIO_MMSS_MDP_DSPP_IGC_COLOR2_ROM1_LUTN_VALUE_SHFT                        0x0

#define HWIO_MMSS_MDP_MDP_DSPP_SPARE_0_ADDR                                (MMSS_MDP_DSPP_TOP0_REG_BASE      + 0x0000002c)
#define HWIO_MMSS_MDP_MDP_DSPP_SPARE_0_RMSK                                0xffffffff
#define HWIO_MMSS_MDP_MDP_DSPP_SPARE_0_IN          \
        in_dword_masked(HWIO_MMSS_MDP_MDP_DSPP_SPARE_0_ADDR, HWIO_MMSS_MDP_MDP_DSPP_SPARE_0_RMSK)
#define HWIO_MMSS_MDP_MDP_DSPP_SPARE_0_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_MDP_DSPP_SPARE_0_ADDR, m)
#define HWIO_MMSS_MDP_MDP_DSPP_SPARE_0_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_MDP_DSPP_SPARE_0_ADDR,v)
#define HWIO_MMSS_MDP_MDP_DSPP_SPARE_0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_MDP_DSPP_SPARE_0_ADDR,m,v,HWIO_MMSS_MDP_MDP_DSPP_SPARE_0_IN)
#define HWIO_MMSS_MDP_MDP_DSPP_SPARE_0_MDP_DSPP_SPARE0_BMSK                0xffffffff
#define HWIO_MMSS_MDP_MDP_DSPP_SPARE_0_MDP_DSPP_SPARE0_SHFT                       0x0

#define HWIO_MMSS_MDP_PPB0_CNTL_ADDR                                       (MMSS_MDP_DSPP_TOP0_REG_BASE      + 0x00000030)
#define HWIO_MMSS_MDP_PPB0_CNTL_RMSK                                             0x70
#define HWIO_MMSS_MDP_PPB0_CNTL_IN          \
        in_dword_masked(HWIO_MMSS_MDP_PPB0_CNTL_ADDR, HWIO_MMSS_MDP_PPB0_CNTL_RMSK)
#define HWIO_MMSS_MDP_PPB0_CNTL_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_PPB0_CNTL_ADDR, m)
#define HWIO_MMSS_MDP_PPB0_CNTL_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_PPB0_CNTL_ADDR,v)
#define HWIO_MMSS_MDP_PPB0_CNTL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_PPB0_CNTL_ADDR,m,v,HWIO_MMSS_MDP_PPB0_CNTL_IN)
#define HWIO_MMSS_MDP_PPB0_CNTL_PPB0_MODE_BMSK                                   0x70
#define HWIO_MMSS_MDP_PPB0_CNTL_PPB0_MODE_SHFT                                    0x4

#define HWIO_MMSS_MDP_PPB0_CONFIG_ADDR                                     (MMSS_MDP_DSPP_TOP0_REG_BASE      + 0x00000034)
#define HWIO_MMSS_MDP_PPB0_CONFIG_RMSK                                     0x1ff30000
#define HWIO_MMSS_MDP_PPB0_CONFIG_IN          \
        in_dword_masked(HWIO_MMSS_MDP_PPB0_CONFIG_ADDR, HWIO_MMSS_MDP_PPB0_CONFIG_RMSK)
#define HWIO_MMSS_MDP_PPB0_CONFIG_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_PPB0_CONFIG_ADDR, m)
#define HWIO_MMSS_MDP_PPB0_CONFIG_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_PPB0_CONFIG_ADDR,v)
#define HWIO_MMSS_MDP_PPB0_CONFIG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_PPB0_CONFIG_ADDR,m,v,HWIO_MMSS_MDP_PPB0_CONFIG_IN)
#define HWIO_MMSS_MDP_PPB0_CONFIG_PPB0_SPLIT_OVERLAP_WIDTH_BMSK            0x1f000000
#define HWIO_MMSS_MDP_PPB0_CONFIG_PPB0_SPLIT_OVERLAP_WIDTH_SHFT                  0x18
#define HWIO_MMSS_MDP_PPB0_CONFIG_PPB0_INTF_SPLIT_SEL_BMSK                   0xf00000
#define HWIO_MMSS_MDP_PPB0_CONFIG_PPB0_INTF_SPLIT_SEL_SHFT                       0x14
#define HWIO_MMSS_MDP_PPB0_CONFIG_PPB0_INTF_SPLIT_SWAP_BMSK                   0x20000
#define HWIO_MMSS_MDP_PPB0_CONFIG_PPB0_INTF_SPLIT_SWAP_SHFT                      0x11
#define HWIO_MMSS_MDP_PPB0_CONFIG_PPB0_INTF_SPLIT_EN_BMSK                     0x10000
#define HWIO_MMSS_MDP_PPB0_CONFIG_PPB0_INTF_SPLIT_EN_SHFT                        0x10

#define HWIO_MMSS_MDP_PPB1_CNTL_ADDR                                       (MMSS_MDP_DSPP_TOP0_REG_BASE      + 0x00000038)
#define HWIO_MMSS_MDP_PPB1_CNTL_RMSK                                             0x70
#define HWIO_MMSS_MDP_PPB1_CNTL_IN          \
        in_dword_masked(HWIO_MMSS_MDP_PPB1_CNTL_ADDR, HWIO_MMSS_MDP_PPB1_CNTL_RMSK)
#define HWIO_MMSS_MDP_PPB1_CNTL_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_PPB1_CNTL_ADDR, m)
#define HWIO_MMSS_MDP_PPB1_CNTL_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_PPB1_CNTL_ADDR,v)
#define HWIO_MMSS_MDP_PPB1_CNTL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_PPB1_CNTL_ADDR,m,v,HWIO_MMSS_MDP_PPB1_CNTL_IN)
#define HWIO_MMSS_MDP_PPB1_CNTL_PPB1_MODE_BMSK                                   0x70
#define HWIO_MMSS_MDP_PPB1_CNTL_PPB1_MODE_SHFT                                    0x4

#define HWIO_MMSS_MDP_PPB1_CONFIG_ADDR                                     (MMSS_MDP_DSPP_TOP0_REG_BASE      + 0x0000003c)
#define HWIO_MMSS_MDP_PPB1_CONFIG_RMSK                                     0x1ff30000
#define HWIO_MMSS_MDP_PPB1_CONFIG_IN          \
        in_dword_masked(HWIO_MMSS_MDP_PPB1_CONFIG_ADDR, HWIO_MMSS_MDP_PPB1_CONFIG_RMSK)
#define HWIO_MMSS_MDP_PPB1_CONFIG_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_PPB1_CONFIG_ADDR, m)
#define HWIO_MMSS_MDP_PPB1_CONFIG_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_PPB1_CONFIG_ADDR,v)
#define HWIO_MMSS_MDP_PPB1_CONFIG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_PPB1_CONFIG_ADDR,m,v,HWIO_MMSS_MDP_PPB1_CONFIG_IN)
#define HWIO_MMSS_MDP_PPB1_CONFIG_PPB1_SPLIT_OVERLAP_WIDTH_BMSK            0x1f000000
#define HWIO_MMSS_MDP_PPB1_CONFIG_PPB1_SPLIT_OVERLAP_WIDTH_SHFT                  0x18
#define HWIO_MMSS_MDP_PPB1_CONFIG_PPB1_INTF_SPLIT_SEL_BMSK                   0xf00000
#define HWIO_MMSS_MDP_PPB1_CONFIG_PPB1_INTF_SPLIT_SEL_SHFT                       0x14
#define HWIO_MMSS_MDP_PPB1_CONFIG_PPB1_INTF_SPLIT_SWAP_BMSK                   0x20000
#define HWIO_MMSS_MDP_PPB1_CONFIG_PPB1_INTF_SPLIT_SWAP_SHFT                      0x11
#define HWIO_MMSS_MDP_PPB1_CONFIG_PPB1_INTF_SPLIT_EN_BMSK                     0x10000
#define HWIO_MMSS_MDP_PPB1_CONFIG_PPB1_INTF_SPLIT_EN_SHFT                        0x10

#define HWIO_MMSS_MDP_DSPP_PA_V_ADJUST_C_ROMN_ADDR                         (MMSS_MDP_DSPP_TOP0_REG_BASE      + 0x00000040)
#define HWIO_MMSS_MDP_DSPP_PA_V_ADJUST_C_ROMN_RMSK                              0x3ff
#define HWIO_MMSS_MDP_DSPP_PA_V_ADJUST_C_ROMN_IN          \
        in_dword_masked(HWIO_MMSS_MDP_DSPP_PA_V_ADJUST_C_ROMN_ADDR, HWIO_MMSS_MDP_DSPP_PA_V_ADJUST_C_ROMN_RMSK)
#define HWIO_MMSS_MDP_DSPP_PA_V_ADJUST_C_ROMN_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_DSPP_PA_V_ADJUST_C_ROMN_ADDR, m)
#define HWIO_MMSS_MDP_DSPP_PA_V_ADJUST_C_ROMN_VALUE_BMSK                        0x3ff
#define HWIO_MMSS_MDP_DSPP_PA_V_ADJUST_C_ROMN_VALUE_SHFT                          0x0

#define HWIO_MMSS_MDP_DSPP_PA_V_ADJUST_SV_ROMN_ADDR                        (MMSS_MDP_DSPP_TOP0_REG_BASE      + 0x00000044)
#define HWIO_MMSS_MDP_DSPP_PA_V_ADJUST_SV_ROMN_RMSK                             0x3ff
#define HWIO_MMSS_MDP_DSPP_PA_V_ADJUST_SV_ROMN_IN          \
        in_dword_masked(HWIO_MMSS_MDP_DSPP_PA_V_ADJUST_SV_ROMN_ADDR, HWIO_MMSS_MDP_DSPP_PA_V_ADJUST_SV_ROMN_RMSK)
#define HWIO_MMSS_MDP_DSPP_PA_V_ADJUST_SV_ROMN_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_DSPP_PA_V_ADJUST_SV_ROMN_ADDR, m)
#define HWIO_MMSS_MDP_DSPP_PA_V_ADJUST_SV_ROMN_VALUE_BMSK                       0x3ff
#define HWIO_MMSS_MDP_DSPP_PA_V_ADJUST_SV_ROMN_VALUE_SHFT                         0x0

#define HWIO_MMSS_MDP_DSPP_DEBUGBUS_CTRL_ADDR                              (MMSS_MDP_DSPP_TOP0_REG_BASE      + 0x00000048)
#define HWIO_MMSS_MDP_DSPP_DEBUGBUS_CTRL_RMSK                                 0x3ffff
#define HWIO_MMSS_MDP_DSPP_DEBUGBUS_CTRL_IN          \
        in_dword_masked(HWIO_MMSS_MDP_DSPP_DEBUGBUS_CTRL_ADDR, HWIO_MMSS_MDP_DSPP_DEBUGBUS_CTRL_RMSK)
#define HWIO_MMSS_MDP_DSPP_DEBUGBUS_CTRL_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_DSPP_DEBUGBUS_CTRL_ADDR, m)
#define HWIO_MMSS_MDP_DSPP_DEBUGBUS_CTRL_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_DSPP_DEBUGBUS_CTRL_ADDR,v)
#define HWIO_MMSS_MDP_DSPP_DEBUGBUS_CTRL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_DSPP_DEBUGBUS_CTRL_ADDR,m,v,HWIO_MMSS_MDP_DSPP_DEBUGBUS_CTRL_IN)
#define HWIO_MMSS_MDP_DSPP_DEBUGBUS_CTRL_AHB2AHB_DBUS_EN_BMSK                 0x30000
#define HWIO_MMSS_MDP_DSPP_DEBUGBUS_CTRL_AHB2AHB_DBUS_EN_SHFT                    0x10
#define HWIO_MMSS_MDP_DSPP_DEBUGBUS_CTRL_BUS_SEL_BMSK                          0xf000
#define HWIO_MMSS_MDP_DSPP_DEBUGBUS_CTRL_BUS_SEL_SHFT                             0xc
#define HWIO_MMSS_MDP_DSPP_DEBUGBUS_CTRL_BLOCK_ID_BMSK                          0xff0
#define HWIO_MMSS_MDP_DSPP_DEBUGBUS_CTRL_BLOCK_ID_SHFT                            0x4
#define HWIO_MMSS_MDP_DSPP_DEBUGBUS_CTRL_TEST_GROUP_SEL_BMSK                      0xe
#define HWIO_MMSS_MDP_DSPP_DEBUGBUS_CTRL_TEST_GROUP_SEL_SHFT                      0x1
#define HWIO_MMSS_MDP_DSPP_DEBUGBUS_CTRL_ENABLE_BMSK                              0x1
#define HWIO_MMSS_MDP_DSPP_DEBUGBUS_CTRL_ENABLE_SHFT                              0x0

#define HWIO_MMSS_MDP_DSPP_DEBUGBUS_STATUS_ADDR                            (MMSS_MDP_DSPP_TOP0_REG_BASE      + 0x0000004c)
#define HWIO_MMSS_MDP_DSPP_DEBUGBUS_STATUS_RMSK                            0xffffffff
#define HWIO_MMSS_MDP_DSPP_DEBUGBUS_STATUS_IN          \
        in_dword_masked(HWIO_MMSS_MDP_DSPP_DEBUGBUS_STATUS_ADDR, HWIO_MMSS_MDP_DSPP_DEBUGBUS_STATUS_RMSK)
#define HWIO_MMSS_MDP_DSPP_DEBUGBUS_STATUS_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_DSPP_DEBUGBUS_STATUS_ADDR, m)
#define HWIO_MMSS_MDP_DSPP_DEBUGBUS_STATUS_DEBUG_CAPTURED_BMSK             0xffffffff
#define HWIO_MMSS_MDP_DSPP_DEBUGBUS_STATUS_DEBUG_CAPTURED_SHFT                    0x0

#define HWIO_MMSS_MDP_LP_MISR_SEL_ADDR                                     (MMSS_MDP_DSPP_TOP0_REG_BASE      + 0x00000050)
#define HWIO_MMSS_MDP_LP_MISR_SEL_RMSK                                           0xff
#define HWIO_MMSS_MDP_LP_MISR_SEL_IN          \
        in_dword_masked(HWIO_MMSS_MDP_LP_MISR_SEL_ADDR, HWIO_MMSS_MDP_LP_MISR_SEL_RMSK)
#define HWIO_MMSS_MDP_LP_MISR_SEL_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_LP_MISR_SEL_ADDR, m)
#define HWIO_MMSS_MDP_LP_MISR_SEL_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_LP_MISR_SEL_ADDR,v)
#define HWIO_MMSS_MDP_LP_MISR_SEL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_LP_MISR_SEL_ADDR,m,v,HWIO_MMSS_MDP_LP_MISR_SEL_IN)
#define HWIO_MMSS_MDP_LP_MISR_SEL_BLOCK_ID_BMSK                                  0xff
#define HWIO_MMSS_MDP_LP_MISR_SEL_BLOCK_ID_SHFT                                   0x0

#define HWIO_MMSS_MDP_LP_MISR_CTRL_ADDR                                    (MMSS_MDP_DSPP_TOP0_REG_BASE      + 0x00000054)
#define HWIO_MMSS_MDP_LP_MISR_CTRL_RMSK                                         0x7ff
#define HWIO_MMSS_MDP_LP_MISR_CTRL_IN          \
        in_dword_masked(HWIO_MMSS_MDP_LP_MISR_CTRL_ADDR, HWIO_MMSS_MDP_LP_MISR_CTRL_RMSK)
#define HWIO_MMSS_MDP_LP_MISR_CTRL_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_LP_MISR_CTRL_ADDR, m)
#define HWIO_MMSS_MDP_LP_MISR_CTRL_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_LP_MISR_CTRL_ADDR,v)
#define HWIO_MMSS_MDP_LP_MISR_CTRL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_LP_MISR_CTRL_ADDR,m,v,HWIO_MMSS_MDP_LP_MISR_CTRL_IN)
#define HWIO_MMSS_MDP_LP_MISR_CTRL_MISR_STATUS_CLEAR_BMSK                       0x400
#define HWIO_MMSS_MDP_LP_MISR_CTRL_MISR_STATUS_CLEAR_SHFT                         0xa
#define HWIO_MMSS_MDP_LP_MISR_CTRL_MISR_STATUS_BMSK                             0x200
#define HWIO_MMSS_MDP_LP_MISR_CTRL_MISR_STATUS_SHFT                               0x9
#define HWIO_MMSS_MDP_LP_MISR_CTRL_MISR_ENABLE_BMSK                             0x100
#define HWIO_MMSS_MDP_LP_MISR_CTRL_MISR_ENABLE_SHFT                               0x8
#define HWIO_MMSS_MDP_LP_MISR_CTRL_MISR_FRAME_COUNT_BMSK                         0xff
#define HWIO_MMSS_MDP_LP_MISR_CTRL_MISR_FRAME_COUNT_SHFT                          0x0

#define HWIO_MMSS_MDP_LP_MISR_SIGN_MDP_ADDR                                (MMSS_MDP_DSPP_TOP0_REG_BASE      + 0x00000068)
#define HWIO_MMSS_MDP_LP_MISR_SIGN_MDP_RMSK                                0xffffffff
#define HWIO_MMSS_MDP_LP_MISR_SIGN_MDP_IN          \
        in_dword_masked(HWIO_MMSS_MDP_LP_MISR_SIGN_MDP_ADDR, HWIO_MMSS_MDP_LP_MISR_SIGN_MDP_RMSK)
#define HWIO_MMSS_MDP_LP_MISR_SIGN_MDP_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_LP_MISR_SIGN_MDP_ADDR, m)
#define HWIO_MMSS_MDP_LP_MISR_SIGN_MDP_MISR_CAPTURED_BMSK                  0xffffffff
#define HWIO_MMSS_MDP_LP_MISR_SIGN_MDP_MISR_CAPTURED_SHFT                         0x0

#define HWIO_MMSS_MDP_HW_EVENTS_CTL_ADDR                                   (MMSS_MDP_DSPP_TOP0_REG_BASE      + 0x0000007c)
#define HWIO_MMSS_MDP_HW_EVENTS_CTL_RMSK                                         0xf1
#define HWIO_MMSS_MDP_HW_EVENTS_CTL_IN          \
        in_dword_masked(HWIO_MMSS_MDP_HW_EVENTS_CTL_ADDR, HWIO_MMSS_MDP_HW_EVENTS_CTL_RMSK)
#define HWIO_MMSS_MDP_HW_EVENTS_CTL_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_HW_EVENTS_CTL_ADDR, m)
#define HWIO_MMSS_MDP_HW_EVENTS_CTL_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_HW_EVENTS_CTL_ADDR,v)
#define HWIO_MMSS_MDP_HW_EVENTS_CTL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_HW_EVENTS_CTL_ADDR,m,v,HWIO_MMSS_MDP_HW_EVENTS_CTL_IN)
#define HWIO_MMSS_MDP_HW_EVENTS_CTL_SEL_BMSK                                     0xf0
#define HWIO_MMSS_MDP_HW_EVENTS_CTL_SEL_SHFT                                      0x4
#define HWIO_MMSS_MDP_HW_EVENTS_CTL_ENABLE_BMSK                                   0x1
#define HWIO_MMSS_MDP_HW_EVENTS_CTL_ENABLE_SHFT                                   0x0

#define HWIO_MMSS_MDP_DANGER_STATUS_ADDR                                   (MMSS_MDP_DSPP_TOP0_REG_BASE      + 0x00000060)
#define HWIO_MMSS_MDP_DANGER_STATUS_RMSK                                   0xffffffff
#define HWIO_MMSS_MDP_DANGER_STATUS_IN          \
        in_dword_masked(HWIO_MMSS_MDP_DANGER_STATUS_ADDR, HWIO_MMSS_MDP_DANGER_STATUS_RMSK)
#define HWIO_MMSS_MDP_DANGER_STATUS_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_DANGER_STATUS_ADDR, m)
#define HWIO_MMSS_MDP_DANGER_STATUS_DMA3_BMSK                              0xc0000000
#define HWIO_MMSS_MDP_DANGER_STATUS_DMA3_SHFT                                    0x1e
#define HWIO_MMSS_MDP_DANGER_STATUS_DMA2_BMSK                              0x30000000
#define HWIO_MMSS_MDP_DANGER_STATUS_DMA2_SHFT                                    0x1c
#define HWIO_MMSS_MDP_DANGER_STATUS_CURSOR1_BMSK                            0xc000000
#define HWIO_MMSS_MDP_DANGER_STATUS_CURSOR1_SHFT                                 0x1a
#define HWIO_MMSS_MDP_DANGER_STATUS_CURSOR0_BMSK                            0x3000000
#define HWIO_MMSS_MDP_DANGER_STATUS_CURSOR0_SHFT                                 0x18
#define HWIO_MMSS_MDP_DANGER_STATUS_DMA1_BMSK                                0xc00000
#define HWIO_MMSS_MDP_DANGER_STATUS_DMA1_SHFT                                    0x16
#define HWIO_MMSS_MDP_DANGER_STATUS_DMA0_BMSK                                0x300000
#define HWIO_MMSS_MDP_DANGER_STATUS_DMA0_SHFT                                    0x14
#define HWIO_MMSS_MDP_DANGER_STATUS_RGB3_BMSK                                 0xc0000
#define HWIO_MMSS_MDP_DANGER_STATUS_RGB3_SHFT                                    0x12
#define HWIO_MMSS_MDP_DANGER_STATUS_RGB2_BMSK                                 0x30000
#define HWIO_MMSS_MDP_DANGER_STATUS_RGB2_SHFT                                    0x10
#define HWIO_MMSS_MDP_DANGER_STATUS_RGB1_BMSK                                  0xc000
#define HWIO_MMSS_MDP_DANGER_STATUS_RGB1_SHFT                                     0xe
#define HWIO_MMSS_MDP_DANGER_STATUS_RGB0_BMSK                                  0x3000
#define HWIO_MMSS_MDP_DANGER_STATUS_RGB0_SHFT                                     0xc
#define HWIO_MMSS_MDP_DANGER_STATUS_VIG3_BMSK                                   0xc00
#define HWIO_MMSS_MDP_DANGER_STATUS_VIG3_SHFT                                     0xa
#define HWIO_MMSS_MDP_DANGER_STATUS_VIG2_BMSK                                   0x300
#define HWIO_MMSS_MDP_DANGER_STATUS_VIG2_SHFT                                     0x8
#define HWIO_MMSS_MDP_DANGER_STATUS_VIG1_BMSK                                    0xc0
#define HWIO_MMSS_MDP_DANGER_STATUS_VIG1_SHFT                                     0x6
#define HWIO_MMSS_MDP_DANGER_STATUS_VIG0_BMSK                                    0x30
#define HWIO_MMSS_MDP_DANGER_STATUS_VIG0_SHFT                                     0x4
#define HWIO_MMSS_MDP_DANGER_STATUS_WB2_BMSK                                      0xc
#define HWIO_MMSS_MDP_DANGER_STATUS_WB2_SHFT                                      0x2
#define HWIO_MMSS_MDP_DANGER_STATUS_MDP_BMSK                                      0x3
#define HWIO_MMSS_MDP_DANGER_STATUS_MDP_SHFT                                      0x0

#define HWIO_MMSS_MDP_SAFE_STATUS_ADDR                                     (MMSS_MDP_DSPP_TOP0_REG_BASE      + 0x00000064)
#define HWIO_MMSS_MDP_SAFE_STATUS_RMSK                                     0x55555555
#define HWIO_MMSS_MDP_SAFE_STATUS_IN          \
        in_dword_masked(HWIO_MMSS_MDP_SAFE_STATUS_ADDR, HWIO_MMSS_MDP_SAFE_STATUS_RMSK)
#define HWIO_MMSS_MDP_SAFE_STATUS_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_SAFE_STATUS_ADDR, m)
#define HWIO_MMSS_MDP_SAFE_STATUS_DMA3_BMSK                                0x40000000
#define HWIO_MMSS_MDP_SAFE_STATUS_DMA3_SHFT                                      0x1e
#define HWIO_MMSS_MDP_SAFE_STATUS_DMA2_BMSK                                0x10000000
#define HWIO_MMSS_MDP_SAFE_STATUS_DMA2_SHFT                                      0x1c
#define HWIO_MMSS_MDP_SAFE_STATUS_CURSOR1_BMSK                              0x4000000
#define HWIO_MMSS_MDP_SAFE_STATUS_CURSOR1_SHFT                                   0x1a
#define HWIO_MMSS_MDP_SAFE_STATUS_CURSOR0_BMSK                              0x1000000
#define HWIO_MMSS_MDP_SAFE_STATUS_CURSOR0_SHFT                                   0x18
#define HWIO_MMSS_MDP_SAFE_STATUS_DMA1_BMSK                                  0x400000
#define HWIO_MMSS_MDP_SAFE_STATUS_DMA1_SHFT                                      0x16
#define HWIO_MMSS_MDP_SAFE_STATUS_DMA0_BMSK                                  0x100000
#define HWIO_MMSS_MDP_SAFE_STATUS_DMA0_SHFT                                      0x14
#define HWIO_MMSS_MDP_SAFE_STATUS_RGB3_BMSK                                   0x40000
#define HWIO_MMSS_MDP_SAFE_STATUS_RGB3_SHFT                                      0x12
#define HWIO_MMSS_MDP_SAFE_STATUS_RGB2_BMSK                                   0x10000
#define HWIO_MMSS_MDP_SAFE_STATUS_RGB2_SHFT                                      0x10
#define HWIO_MMSS_MDP_SAFE_STATUS_RGB1_BMSK                                    0x4000
#define HWIO_MMSS_MDP_SAFE_STATUS_RGB1_SHFT                                       0xe
#define HWIO_MMSS_MDP_SAFE_STATUS_RGB0_BMSK                                    0x1000
#define HWIO_MMSS_MDP_SAFE_STATUS_RGB0_SHFT                                       0xc
#define HWIO_MMSS_MDP_SAFE_STATUS_VIG3_BMSK                                     0x400
#define HWIO_MMSS_MDP_SAFE_STATUS_VIG3_SHFT                                       0xa
#define HWIO_MMSS_MDP_SAFE_STATUS_VIG2_BMSK                                     0x100
#define HWIO_MMSS_MDP_SAFE_STATUS_VIG2_SHFT                                       0x8
#define HWIO_MMSS_MDP_SAFE_STATUS_VIG1_BMSK                                      0x40
#define HWIO_MMSS_MDP_SAFE_STATUS_VIG1_SHFT                                       0x6
#define HWIO_MMSS_MDP_SAFE_STATUS_VIG0_BMSK                                      0x10
#define HWIO_MMSS_MDP_SAFE_STATUS_VIG0_SHFT                                       0x4
#define HWIO_MMSS_MDP_SAFE_STATUS_WB2_BMSK                                        0x4
#define HWIO_MMSS_MDP_SAFE_STATUS_WB2_SHFT                                        0x2
#define HWIO_MMSS_MDP_SAFE_STATUS_MDP_BMSK                                        0x1
#define HWIO_MMSS_MDP_SAFE_STATUS_MDP_SHFT                                        0x0

#define HWIO_MMSS_MDP_PPB2_CNTL_ADDR                                       (MMSS_MDP_DSPP_TOP0_REG_BASE      + 0x00000070)
#define HWIO_MMSS_MDP_PPB2_CNTL_RMSK                                              0xf
#define HWIO_MMSS_MDP_PPB2_CNTL_IN          \
        in_dword_masked(HWIO_MMSS_MDP_PPB2_CNTL_ADDR, HWIO_MMSS_MDP_PPB2_CNTL_RMSK)
#define HWIO_MMSS_MDP_PPB2_CNTL_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_PPB2_CNTL_ADDR, m)
#define HWIO_MMSS_MDP_PPB2_CNTL_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_PPB2_CNTL_ADDR,v)
#define HWIO_MMSS_MDP_PPB2_CNTL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_PPB2_CNTL_ADDR,m,v,HWIO_MMSS_MDP_PPB2_CNTL_IN)
#define HWIO_MMSS_MDP_PPB2_CNTL_CWB_MUX_SEL_BMSK                                  0xf
#define HWIO_MMSS_MDP_PPB2_CNTL_CWB_MUX_SEL_SHFT                                  0x0

#define HWIO_MMSS_MDP_PPB3_CNTL_ADDR                                       (MMSS_MDP_DSPP_TOP0_REG_BASE      + 0x00000074)
#define HWIO_MMSS_MDP_PPB3_CNTL_RMSK                                              0xf
#define HWIO_MMSS_MDP_PPB3_CNTL_IN          \
        in_dword_masked(HWIO_MMSS_MDP_PPB3_CNTL_ADDR, HWIO_MMSS_MDP_PPB3_CNTL_RMSK)
#define HWIO_MMSS_MDP_PPB3_CNTL_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_PPB3_CNTL_ADDR, m)
#define HWIO_MMSS_MDP_PPB3_CNTL_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_PPB3_CNTL_ADDR,v)
#define HWIO_MMSS_MDP_PPB3_CNTL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_PPB3_CNTL_ADDR,m,v,HWIO_MMSS_MDP_PPB3_CNTL_IN)
#define HWIO_MMSS_MDP_PPB3_CNTL_CWB_MUX_SEL_BMSK                                  0xf
#define HWIO_MMSS_MDP_PPB3_CNTL_CWB_MUX_SEL_SHFT                                  0x0

/*----------------------------------------------------------------------------
 * MODULE: MMSS_MDP_PERIPH_TOP0
 *--------------------------------------------------------------------------*/

#define HWIO_MMSS_MDP_WD_TIMER_0_CTL_ADDR                                           (MMSS_MDP_PERIPH_TOP0_REG_BASE      + 0x00000000)
#define HWIO_MMSS_MDP_WD_TIMER_0_CTL_RMSK                                                  0x1
#define HWIO_MMSS_MDP_WD_TIMER_0_CTL_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_WD_TIMER_0_CTL_ADDR,v)
#define HWIO_MMSS_MDP_WD_TIMER_0_CTL_WD_TIMER_0_CLEAR_BMSK                                 0x1
#define HWIO_MMSS_MDP_WD_TIMER_0_CTL_WD_TIMER_0_CLEAR_SHFT                                 0x0

#define HWIO_MMSS_MDP_WD_TIMER_0_CTL2_ADDR                                          (MMSS_MDP_PERIPH_TOP0_REG_BASE      + 0x00000004)
#define HWIO_MMSS_MDP_WD_TIMER_0_CTL2_RMSK                                               0x11f
#define HWIO_MMSS_MDP_WD_TIMER_0_CTL2_IN          \
        in_dword_masked(HWIO_MMSS_MDP_WD_TIMER_0_CTL2_ADDR, HWIO_MMSS_MDP_WD_TIMER_0_CTL2_RMSK)
#define HWIO_MMSS_MDP_WD_TIMER_0_CTL2_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_WD_TIMER_0_CTL2_ADDR, m)
#define HWIO_MMSS_MDP_WD_TIMER_0_CTL2_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_WD_TIMER_0_CTL2_ADDR,v)
#define HWIO_MMSS_MDP_WD_TIMER_0_CTL2_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_WD_TIMER_0_CTL2_ADDR,m,v,HWIO_MMSS_MDP_WD_TIMER_0_CTL2_IN)
#define HWIO_MMSS_MDP_WD_TIMER_0_CTL2_WD_TIMER_0_HEARTBEAT_ENABLE_BMSK                   0x100
#define HWIO_MMSS_MDP_WD_TIMER_0_CTL2_WD_TIMER_0_HEARTBEAT_ENABLE_SHFT                     0x8
#define HWIO_MMSS_MDP_WD_TIMER_0_CTL2_WD_TIMER_0_GRANULARITY_BMSK                         0x1e
#define HWIO_MMSS_MDP_WD_TIMER_0_CTL2_WD_TIMER_0_GRANULARITY_SHFT                          0x1
#define HWIO_MMSS_MDP_WD_TIMER_0_CTL2_WD_TIMER_0_ENABLE_BMSK                               0x1
#define HWIO_MMSS_MDP_WD_TIMER_0_CTL2_WD_TIMER_0_ENABLE_SHFT                               0x0

#define HWIO_MMSS_MDP_WD_TIMER_0_LOAD_VALUE_ADDR                                    (MMSS_MDP_PERIPH_TOP0_REG_BASE      + 0x00000008)
#define HWIO_MMSS_MDP_WD_TIMER_0_LOAD_VALUE_RMSK                                    0xffffffff
#define HWIO_MMSS_MDP_WD_TIMER_0_LOAD_VALUE_IN          \
        in_dword_masked(HWIO_MMSS_MDP_WD_TIMER_0_LOAD_VALUE_ADDR, HWIO_MMSS_MDP_WD_TIMER_0_LOAD_VALUE_RMSK)
#define HWIO_MMSS_MDP_WD_TIMER_0_LOAD_VALUE_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_WD_TIMER_0_LOAD_VALUE_ADDR, m)
#define HWIO_MMSS_MDP_WD_TIMER_0_LOAD_VALUE_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_WD_TIMER_0_LOAD_VALUE_ADDR,v)
#define HWIO_MMSS_MDP_WD_TIMER_0_LOAD_VALUE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_WD_TIMER_0_LOAD_VALUE_ADDR,m,v,HWIO_MMSS_MDP_WD_TIMER_0_LOAD_VALUE_IN)
#define HWIO_MMSS_MDP_WD_TIMER_0_LOAD_VALUE_WD_TIMER_0_LOAD_VALUE_BMSK              0xffffffff
#define HWIO_MMSS_MDP_WD_TIMER_0_LOAD_VALUE_WD_TIMER_0_LOAD_VALUE_SHFT                     0x0

#define HWIO_MMSS_MDP_WD_TIMER_0_STATUS_VALUE_ADDR                                  (MMSS_MDP_PERIPH_TOP0_REG_BASE      + 0x0000000c)
#define HWIO_MMSS_MDP_WD_TIMER_0_STATUS_VALUE_RMSK                                  0xffffffff
#define HWIO_MMSS_MDP_WD_TIMER_0_STATUS_VALUE_IN          \
        in_dword_masked(HWIO_MMSS_MDP_WD_TIMER_0_STATUS_VALUE_ADDR, HWIO_MMSS_MDP_WD_TIMER_0_STATUS_VALUE_RMSK)
#define HWIO_MMSS_MDP_WD_TIMER_0_STATUS_VALUE_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_WD_TIMER_0_STATUS_VALUE_ADDR, m)
#define HWIO_MMSS_MDP_WD_TIMER_0_STATUS_VALUE_WD_TIMER_0_STATUS_VALUE_BMSK          0xffffffff
#define HWIO_MMSS_MDP_WD_TIMER_0_STATUS_VALUE_WD_TIMER_0_STATUS_VALUE_SHFT                 0x0

#define HWIO_MMSS_MDP_WD_TIMER_1_CTL_ADDR                                           (MMSS_MDP_PERIPH_TOP0_REG_BASE      + 0x00000010)
#define HWIO_MMSS_MDP_WD_TIMER_1_CTL_RMSK                                                  0x1
#define HWIO_MMSS_MDP_WD_TIMER_1_CTL_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_WD_TIMER_1_CTL_ADDR,v)
#define HWIO_MMSS_MDP_WD_TIMER_1_CTL_WD_TIMER_1_CLEAR_BMSK                                 0x1
#define HWIO_MMSS_MDP_WD_TIMER_1_CTL_WD_TIMER_1_CLEAR_SHFT                                 0x0

#define HWIO_MMSS_MDP_WD_TIMER_1_CTL2_ADDR                                          (MMSS_MDP_PERIPH_TOP0_REG_BASE      + 0x00000014)
#define HWIO_MMSS_MDP_WD_TIMER_1_CTL2_RMSK                                               0x11f
#define HWIO_MMSS_MDP_WD_TIMER_1_CTL2_IN          \
        in_dword_masked(HWIO_MMSS_MDP_WD_TIMER_1_CTL2_ADDR, HWIO_MMSS_MDP_WD_TIMER_1_CTL2_RMSK)
#define HWIO_MMSS_MDP_WD_TIMER_1_CTL2_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_WD_TIMER_1_CTL2_ADDR, m)
#define HWIO_MMSS_MDP_WD_TIMER_1_CTL2_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_WD_TIMER_1_CTL2_ADDR,v)
#define HWIO_MMSS_MDP_WD_TIMER_1_CTL2_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_WD_TIMER_1_CTL2_ADDR,m,v,HWIO_MMSS_MDP_WD_TIMER_1_CTL2_IN)
#define HWIO_MMSS_MDP_WD_TIMER_1_CTL2_WD_TIMER_1_HEARTBEAT_ENABLE_BMSK                   0x100
#define HWIO_MMSS_MDP_WD_TIMER_1_CTL2_WD_TIMER_1_HEARTBEAT_ENABLE_SHFT                     0x8
#define HWIO_MMSS_MDP_WD_TIMER_1_CTL2_WD_TIMER_1_GRANULARITY_BMSK                         0x1e
#define HWIO_MMSS_MDP_WD_TIMER_1_CTL2_WD_TIMER_1_GRANULARITY_SHFT                          0x1
#define HWIO_MMSS_MDP_WD_TIMER_1_CTL2_WD_TIMER_1_ENABLE_BMSK                               0x1
#define HWIO_MMSS_MDP_WD_TIMER_1_CTL2_WD_TIMER_1_ENABLE_SHFT                               0x0

#define HWIO_MMSS_MDP_WD_TIMER_1_LOAD_VALUE_ADDR                                    (MMSS_MDP_PERIPH_TOP0_REG_BASE      + 0x00000018)
#define HWIO_MMSS_MDP_WD_TIMER_1_LOAD_VALUE_RMSK                                    0xffffffff
#define HWIO_MMSS_MDP_WD_TIMER_1_LOAD_VALUE_IN          \
        in_dword_masked(HWIO_MMSS_MDP_WD_TIMER_1_LOAD_VALUE_ADDR, HWIO_MMSS_MDP_WD_TIMER_1_LOAD_VALUE_RMSK)
#define HWIO_MMSS_MDP_WD_TIMER_1_LOAD_VALUE_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_WD_TIMER_1_LOAD_VALUE_ADDR, m)
#define HWIO_MMSS_MDP_WD_TIMER_1_LOAD_VALUE_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_WD_TIMER_1_LOAD_VALUE_ADDR,v)
#define HWIO_MMSS_MDP_WD_TIMER_1_LOAD_VALUE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_WD_TIMER_1_LOAD_VALUE_ADDR,m,v,HWIO_MMSS_MDP_WD_TIMER_1_LOAD_VALUE_IN)
#define HWIO_MMSS_MDP_WD_TIMER_1_LOAD_VALUE_WD_TIMER_1_LOAD_VALUE_BMSK              0xffffffff
#define HWIO_MMSS_MDP_WD_TIMER_1_LOAD_VALUE_WD_TIMER_1_LOAD_VALUE_SHFT                     0x0

#define HWIO_MMSS_MDP_WD_TIMER_1_STATUS_VALUE_ADDR                                  (MMSS_MDP_PERIPH_TOP0_REG_BASE      + 0x0000001c)
#define HWIO_MMSS_MDP_WD_TIMER_1_STATUS_VALUE_RMSK                                  0xffffffff
#define HWIO_MMSS_MDP_WD_TIMER_1_STATUS_VALUE_IN          \
        in_dword_masked(HWIO_MMSS_MDP_WD_TIMER_1_STATUS_VALUE_ADDR, HWIO_MMSS_MDP_WD_TIMER_1_STATUS_VALUE_RMSK)
#define HWIO_MMSS_MDP_WD_TIMER_1_STATUS_VALUE_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_WD_TIMER_1_STATUS_VALUE_ADDR, m)
#define HWIO_MMSS_MDP_WD_TIMER_1_STATUS_VALUE_WD_TIMER_1_STATUS_VALUE_BMSK          0xffffffff
#define HWIO_MMSS_MDP_WD_TIMER_1_STATUS_VALUE_WD_TIMER_1_STATUS_VALUE_SHFT                 0x0

#define HWIO_MMSS_MDP_LP_MISR_CTRL_MHL_ADDR                                         (MMSS_MDP_PERIPH_TOP0_REG_BASE      + 0x00000020)
#define HWIO_MMSS_MDP_LP_MISR_CTRL_MHL_RMSK                                              0x7ff
#define HWIO_MMSS_MDP_LP_MISR_CTRL_MHL_IN          \
        in_dword_masked(HWIO_MMSS_MDP_LP_MISR_CTRL_MHL_ADDR, HWIO_MMSS_MDP_LP_MISR_CTRL_MHL_RMSK)
#define HWIO_MMSS_MDP_LP_MISR_CTRL_MHL_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_LP_MISR_CTRL_MHL_ADDR, m)
#define HWIO_MMSS_MDP_LP_MISR_CTRL_MHL_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_LP_MISR_CTRL_MHL_ADDR,v)
#define HWIO_MMSS_MDP_LP_MISR_CTRL_MHL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_LP_MISR_CTRL_MHL_ADDR,m,v,HWIO_MMSS_MDP_LP_MISR_CTRL_MHL_IN)
#define HWIO_MMSS_MDP_LP_MISR_CTRL_MHL_MISR_STATUS_CLEAR_BMSK                            0x400
#define HWIO_MMSS_MDP_LP_MISR_CTRL_MHL_MISR_STATUS_CLEAR_SHFT                              0xa
#define HWIO_MMSS_MDP_LP_MISR_CTRL_MHL_MISR_STATUS_BMSK                                  0x200
#define HWIO_MMSS_MDP_LP_MISR_CTRL_MHL_MISR_STATUS_SHFT                                    0x9
#define HWIO_MMSS_MDP_LP_MISR_CTRL_MHL_MISR_ENABLE_BMSK                                  0x100
#define HWIO_MMSS_MDP_LP_MISR_CTRL_MHL_MISR_ENABLE_SHFT                                    0x8
#define HWIO_MMSS_MDP_LP_MISR_CTRL_MHL_MISR_FRAME_COUNT_BMSK                              0xff
#define HWIO_MMSS_MDP_LP_MISR_CTRL_MHL_MISR_FRAME_COUNT_SHFT                               0x0

#define HWIO_MMSS_MDP_LP_MISR_SIGN_MHL_ADDR                                         (MMSS_MDP_PERIPH_TOP0_REG_BASE      + 0x00000024)
#define HWIO_MMSS_MDP_LP_MISR_SIGN_MHL_RMSK                                         0xffffffff
#define HWIO_MMSS_MDP_LP_MISR_SIGN_MHL_IN          \
        in_dword_masked(HWIO_MMSS_MDP_LP_MISR_SIGN_MHL_ADDR, HWIO_MMSS_MDP_LP_MISR_SIGN_MHL_RMSK)
#define HWIO_MMSS_MDP_LP_MISR_SIGN_MHL_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_LP_MISR_SIGN_MHL_ADDR, m)
#define HWIO_MMSS_MDP_LP_MISR_SIGN_MHL_MISR_CAPTURED_BMSK                           0xffffffff
#define HWIO_MMSS_MDP_LP_MISR_SIGN_MHL_MISR_CAPTURED_SHFT                                  0x0

/*----------------------------------------------------------------------------
 * MODULE: MMSS_MDP_SSPP_TOP2
 *--------------------------------------------------------------------------*/

#define HWIO_MMSS_MDP_CLK_CTRL3_ADDR                                          (MMSS_MDP_SSPP_TOP2_REG_BASE      + 0x00000000)
#define HWIO_MMSS_MDP_CLK_CTRL3_RMSK                                          0xfffff0ff
#define HWIO_MMSS_MDP_CLK_CTRL3_IN          \
        in_dword_masked(HWIO_MMSS_MDP_CLK_CTRL3_ADDR, HWIO_MMSS_MDP_CLK_CTRL3_RMSK)
#define HWIO_MMSS_MDP_CLK_CTRL3_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_CLK_CTRL3_ADDR, m)
#define HWIO_MMSS_MDP_CLK_CTRL3_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_CLK_CTRL3_ADDR,v)
#define HWIO_MMSS_MDP_CLK_CTRL3_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_CLK_CTRL3_ADDR,m,v,HWIO_MMSS_MDP_CLK_CTRL3_IN)
#define HWIO_MMSS_MDP_CLK_CTRL3_ENCR_CLK_HYSTERISIS_CTRL_BMSK                 0xc0000000
#define HWIO_MMSS_MDP_CLK_CTRL3_ENCR_CLK_HYSTERISIS_CTRL_SHFT                       0x1e
#define HWIO_MMSS_MDP_CLK_CTRL3_ENCR_CLK_FORCE_OFF_BMSK                       0x20000000
#define HWIO_MMSS_MDP_CLK_CTRL3_ENCR_CLK_FORCE_OFF_SHFT                             0x1d
#define HWIO_MMSS_MDP_CLK_CTRL3_ENCR_CLK_FORCE_ON_BMSK                        0x10000000
#define HWIO_MMSS_MDP_CLK_CTRL3_ENCR_CLK_FORCE_ON_SHFT                              0x1c
#define HWIO_MMSS_MDP_CLK_CTRL3_ROT0_CLK_HYSTERISIS_CTRL_BMSK                  0xc000000
#define HWIO_MMSS_MDP_CLK_CTRL3_ROT0_CLK_HYSTERISIS_CTRL_SHFT                       0x1a
#define HWIO_MMSS_MDP_CLK_CTRL3_ROT0_CLK_FORCE_OFF_BMSK                        0x2000000
#define HWIO_MMSS_MDP_CLK_CTRL3_ROT0_CLK_FORCE_OFF_SHFT                             0x19
#define HWIO_MMSS_MDP_CLK_CTRL3_ROT0_CLK_FORCE_ON_BMSK                         0x1000000
#define HWIO_MMSS_MDP_CLK_CTRL3_ROT0_CLK_FORCE_ON_SHFT                              0x18
#define HWIO_MMSS_MDP_CLK_CTRL3_PP0_CLK_HYSTERISIS_CTRL_BMSK                    0xc00000
#define HWIO_MMSS_MDP_CLK_CTRL3_PP0_CLK_HYSTERISIS_CTRL_SHFT                        0x16
#define HWIO_MMSS_MDP_CLK_CTRL3_PP0_CLK_FORCE_OFF_BMSK                          0x200000
#define HWIO_MMSS_MDP_CLK_CTRL3_PP0_CLK_FORCE_OFF_SHFT                              0x15
#define HWIO_MMSS_MDP_CLK_CTRL3_PP0_CLK_FORCE_ON_BMSK                           0x100000
#define HWIO_MMSS_MDP_CLK_CTRL3_PP0_CLK_FORCE_ON_SHFT                               0x14
#define HWIO_MMSS_MDP_CLK_CTRL3_CURSOR0_CLK_HYSTERISIS_CTRL_BMSK                 0xc0000
#define HWIO_MMSS_MDP_CLK_CTRL3_CURSOR0_CLK_HYSTERISIS_CTRL_SHFT                    0x12
#define HWIO_MMSS_MDP_CLK_CTRL3_CURSOR0_CLK_FORCE_OFF_BMSK                       0x20000
#define HWIO_MMSS_MDP_CLK_CTRL3_CURSOR0_CLK_FORCE_OFF_SHFT                          0x11
#define HWIO_MMSS_MDP_CLK_CTRL3_CURSOR0_CLK_FORCE_ON_BMSK                        0x10000
#define HWIO_MMSS_MDP_CLK_CTRL3_CURSOR0_CLK_FORCE_ON_SHFT                           0x10
#define HWIO_MMSS_MDP_CLK_CTRL3_LM_DSPP0_CLK_HYSTERISIS_CTRL_BMSK                 0xc000
#define HWIO_MMSS_MDP_CLK_CTRL3_LM_DSPP0_CLK_HYSTERISIS_CTRL_SHFT                    0xe
#define HWIO_MMSS_MDP_CLK_CTRL3_LM_DSPP0_CLK_FORCE_OFF_BMSK                       0x2000
#define HWIO_MMSS_MDP_CLK_CTRL3_LM_DSPP0_CLK_FORCE_OFF_SHFT                          0xd
#define HWIO_MMSS_MDP_CLK_CTRL3_LM_DSPP0_CLK_FORCE_ON_BMSK                        0x1000
#define HWIO_MMSS_MDP_CLK_CTRL3_LM_DSPP0_CLK_FORCE_ON_SHFT                           0xc
#define HWIO_MMSS_MDP_CLK_CTRL3_APICAL0_CLK_HYSTERISIS_CTRL_BMSK                    0xc0
#define HWIO_MMSS_MDP_CLK_CTRL3_APICAL0_CLK_HYSTERISIS_CTRL_SHFT                     0x6
#define HWIO_MMSS_MDP_CLK_CTRL3_APICAL0_CLK_FORCE_OFF_BMSK                          0x20
#define HWIO_MMSS_MDP_CLK_CTRL3_APICAL0_CLK_FORCE_OFF_SHFT                           0x5
#define HWIO_MMSS_MDP_CLK_CTRL3_APICAL0_CLK_FORCE_ON_BMSK                           0x10
#define HWIO_MMSS_MDP_CLK_CTRL3_APICAL0_CLK_FORCE_ON_SHFT                            0x4
#define HWIO_MMSS_MDP_CLK_CTRL3_FBC0_CLK_HYSTERISIS_CTRL_BMSK                        0xc
#define HWIO_MMSS_MDP_CLK_CTRL3_FBC0_CLK_HYSTERISIS_CTRL_SHFT                        0x2
#define HWIO_MMSS_MDP_CLK_CTRL3_FBC0_CLK_FORCE_OFF_BMSK                              0x2
#define HWIO_MMSS_MDP_CLK_CTRL3_FBC0_CLK_FORCE_OFF_SHFT                              0x1
#define HWIO_MMSS_MDP_CLK_CTRL3_FBC0_CLK_FORCE_ON_BMSK                               0x1
#define HWIO_MMSS_MDP_CLK_CTRL3_FBC0_CLK_FORCE_ON_SHFT                               0x0

#define HWIO_MMSS_MDP_CLK_STATUS3_ADDR                                        (MMSS_MDP_SSPP_TOP2_REG_BASE      + 0x00000004)
#define HWIO_MMSS_MDP_CLK_STATUS3_RMSK                                         0x1ffc087
#define HWIO_MMSS_MDP_CLK_STATUS3_IN          \
        in_dword_masked(HWIO_MMSS_MDP_CLK_STATUS3_ADDR, HWIO_MMSS_MDP_CLK_STATUS3_RMSK)
#define HWIO_MMSS_MDP_CLK_STATUS3_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_CLK_STATUS3_ADDR, m)
#define HWIO_MMSS_MDP_CLK_STATUS3_ENCR_CLK_ACTIVE_BMSK                         0x1000000
#define HWIO_MMSS_MDP_CLK_STATUS3_ENCR_CLK_ACTIVE_SHFT                              0x18
#define HWIO_MMSS_MDP_CLK_STATUS3_LM3_GC_CLK_ACTIVE_BMSK                        0x800000
#define HWIO_MMSS_MDP_CLK_STATUS3_LM3_GC_CLK_ACTIVE_SHFT                            0x17
#define HWIO_MMSS_MDP_CLK_STATUS3_ROT0_BLK_CLK_ACTIVE_BMSK                      0x400000
#define HWIO_MMSS_MDP_CLK_STATUS3_ROT0_BLK_CLK_ACTIVE_SHFT                          0x16
#define HWIO_MMSS_MDP_CLK_STATUS3_ROT0_LINE_CLK_ACTIVE_BMSK                     0x200000
#define HWIO_MMSS_MDP_CLK_STATUS3_ROT0_LINE_CLK_ACTIVE_SHFT                         0x15
#define HWIO_MMSS_MDP_CLK_STATUS3_ROT0_CLK_ACTIVE_BMSK                          0x100000
#define HWIO_MMSS_MDP_CLK_STATUS3_ROT0_CLK_ACTIVE_SHFT                              0x14
#define HWIO_MMSS_MDP_CLK_STATUS3_LM_DSPP0_IGC_LUT_CLK_ACTIVE_BMSK               0x80000
#define HWIO_MMSS_MDP_CLK_STATUS3_LM_DSPP0_IGC_LUT_CLK_ACTIVE_SHFT                  0x13
#define HWIO_MMSS_MDP_CLK_STATUS3_LM_DSPP0_PA_LUTV_CLK_ACTIVE_BMSK               0x40000
#define HWIO_MMSS_MDP_CLK_STATUS3_LM_DSPP0_PA_LUTV_CLK_ACTIVE_SHFT                  0x12
#define HWIO_MMSS_MDP_CLK_STATUS3_LM_DSPP0_HIST_LUT_CLK_ACTIVE_BMSK              0x20000
#define HWIO_MMSS_MDP_CLK_STATUS3_LM_DSPP0_HIST_LUT_CLK_ACTIVE_SHFT                 0x11
#define HWIO_MMSS_MDP_CLK_STATUS3_LM_DSPP0_CLK_ACTIVE_BMSK                       0x10000
#define HWIO_MMSS_MDP_CLK_STATUS3_LM_DSPP0_CLK_ACTIVE_SHFT                          0x10
#define HWIO_MMSS_MDP_CLK_STATUS3_CURSOR0_CLK_ACTIVE_BMSK                         0x8000
#define HWIO_MMSS_MDP_CLK_STATUS3_CURSOR0_CLK_ACTIVE_SHFT                            0xf
#define HWIO_MMSS_MDP_CLK_STATUS3_LM_DSPP0_GAMUT_LUT_CLK_ACTIVE_BMSK              0x4000
#define HWIO_MMSS_MDP_CLK_STATUS3_LM_DSPP0_GAMUT_LUT_CLK_ACTIVE_SHFT                 0xe
#define HWIO_MMSS_MDP_CLK_STATUS3_PP0_CLK_ACTIVE_BMSK                               0x80
#define HWIO_MMSS_MDP_CLK_STATUS3_PP0_CLK_ACTIVE_SHFT                                0x7
#define HWIO_MMSS_MDP_CLK_STATUS3_LM0_GC_CLK_ACTIVE_BMSK                             0x4
#define HWIO_MMSS_MDP_CLK_STATUS3_LM0_GC_CLK_ACTIVE_SHFT                             0x2
#define HWIO_MMSS_MDP_CLK_STATUS3_APICAL0_CLK_ACTIVE_BMSK                            0x2
#define HWIO_MMSS_MDP_CLK_STATUS3_APICAL0_CLK_ACTIVE_SHFT                            0x1
#define HWIO_MMSS_MDP_CLK_STATUS3_FBC0_CLK_ACTIVE_BMSK                               0x1
#define HWIO_MMSS_MDP_CLK_STATUS3_FBC0_CLK_ACTIVE_SHFT                               0x0

#define HWIO_MMSS_MDP_CLK_CTRL4_ADDR                                          (MMSS_MDP_SSPP_TOP2_REG_BASE      + 0x00000008)
#define HWIO_MMSS_MDP_CLK_CTRL4_RMSK                                          0xfffff0ff
#define HWIO_MMSS_MDP_CLK_CTRL4_IN          \
        in_dword_masked(HWIO_MMSS_MDP_CLK_CTRL4_ADDR, HWIO_MMSS_MDP_CLK_CTRL4_RMSK)
#define HWIO_MMSS_MDP_CLK_CTRL4_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_CLK_CTRL4_ADDR, m)
#define HWIO_MMSS_MDP_CLK_CTRL4_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_CLK_CTRL4_ADDR,v)
#define HWIO_MMSS_MDP_CLK_CTRL4_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_CLK_CTRL4_ADDR,m,v,HWIO_MMSS_MDP_CLK_CTRL4_IN)
#define HWIO_MMSS_MDP_CLK_CTRL4_AHB_CLK_HYSTERISIS_CTRL_BMSK                  0xc0000000
#define HWIO_MMSS_MDP_CLK_CTRL4_AHB_CLK_HYSTERISIS_CTRL_SHFT                        0x1e
#define HWIO_MMSS_MDP_CLK_CTRL4_AHB_CLK_FORCE_OFF_BMSK                        0x20000000
#define HWIO_MMSS_MDP_CLK_CTRL4_AHB_CLK_FORCE_OFF_SHFT                              0x1d
#define HWIO_MMSS_MDP_CLK_CTRL4_AHB_CLK_FORCE_ON_BMSK                         0x10000000
#define HWIO_MMSS_MDP_CLK_CTRL4_AHB_CLK_FORCE_ON_SHFT                               0x1c
#define HWIO_MMSS_MDP_CLK_CTRL4_ROT1_CLK_HYSTERISIS_CTRL_BMSK                  0xc000000
#define HWIO_MMSS_MDP_CLK_CTRL4_ROT1_CLK_HYSTERISIS_CTRL_SHFT                       0x1a
#define HWIO_MMSS_MDP_CLK_CTRL4_ROT1_CLK_FORCE_OFF_BMSK                        0x2000000
#define HWIO_MMSS_MDP_CLK_CTRL4_ROT1_CLK_FORCE_OFF_SHFT                             0x19
#define HWIO_MMSS_MDP_CLK_CTRL4_ROT1_CLK_FORCE_ON_BMSK                         0x1000000
#define HWIO_MMSS_MDP_CLK_CTRL4_ROT1_CLK_FORCE_ON_SHFT                              0x18
#define HWIO_MMSS_MDP_CLK_CTRL4_PP1_CLK_HYSTERISIS_CTRL_BMSK                    0xc00000
#define HWIO_MMSS_MDP_CLK_CTRL4_PP1_CLK_HYSTERISIS_CTRL_SHFT                        0x16
#define HWIO_MMSS_MDP_CLK_CTRL4_PP1_CLK_FORCE_OFF_BMSK                          0x200000
#define HWIO_MMSS_MDP_CLK_CTRL4_PP1_CLK_FORCE_OFF_SHFT                              0x15
#define HWIO_MMSS_MDP_CLK_CTRL4_PP1_CLK_FORCE_ON_BMSK                           0x100000
#define HWIO_MMSS_MDP_CLK_CTRL4_PP1_CLK_FORCE_ON_SHFT                               0x14
#define HWIO_MMSS_MDP_CLK_CTRL4_CURSOR1_CLK_HYSTERISIS_CTRL_BMSK                 0xc0000
#define HWIO_MMSS_MDP_CLK_CTRL4_CURSOR1_CLK_HYSTERISIS_CTRL_SHFT                    0x12
#define HWIO_MMSS_MDP_CLK_CTRL4_CURSOR1_CLK_FORCE_OFF_BMSK                       0x20000
#define HWIO_MMSS_MDP_CLK_CTRL4_CURSOR1_CLK_FORCE_OFF_SHFT                          0x11
#define HWIO_MMSS_MDP_CLK_CTRL4_CURSOR1_CLK_FORCE_ON_BMSK                        0x10000
#define HWIO_MMSS_MDP_CLK_CTRL4_CURSOR1_CLK_FORCE_ON_SHFT                           0x10
#define HWIO_MMSS_MDP_CLK_CTRL4_LM_DSPP1_CLK_HYSTERISIS_CTRL_BMSK                 0xc000
#define HWIO_MMSS_MDP_CLK_CTRL4_LM_DSPP1_CLK_HYSTERISIS_CTRL_SHFT                    0xe
#define HWIO_MMSS_MDP_CLK_CTRL4_LM_DSPP1_CLK_FORCE_OFF_BMSK                       0x2000
#define HWIO_MMSS_MDP_CLK_CTRL4_LM_DSPP1_CLK_FORCE_OFF_SHFT                          0xd
#define HWIO_MMSS_MDP_CLK_CTRL4_LM_DSPP1_CLK_FORCE_ON_BMSK                        0x1000
#define HWIO_MMSS_MDP_CLK_CTRL4_LM_DSPP1_CLK_FORCE_ON_SHFT                           0xc
#define HWIO_MMSS_MDP_CLK_CTRL4_APICAL1_CLK_HYSTERISIS_CTRL_BMSK                    0xc0
#define HWIO_MMSS_MDP_CLK_CTRL4_APICAL1_CLK_HYSTERISIS_CTRL_SHFT                     0x6
#define HWIO_MMSS_MDP_CLK_CTRL4_APICAL1_CLK_FORCE_OFF_BMSK                          0x20
#define HWIO_MMSS_MDP_CLK_CTRL4_APICAL1_CLK_FORCE_OFF_SHFT                           0x5
#define HWIO_MMSS_MDP_CLK_CTRL4_APICAL1_CLK_FORCE_ON_BMSK                           0x10
#define HWIO_MMSS_MDP_CLK_CTRL4_APICAL1_CLK_FORCE_ON_SHFT                            0x4
#define HWIO_MMSS_MDP_CLK_CTRL4_FBC1_CLK_HYSTERISIS_CTRL_BMSK                        0xc
#define HWIO_MMSS_MDP_CLK_CTRL4_FBC1_CLK_HYSTERISIS_CTRL_SHFT                        0x2
#define HWIO_MMSS_MDP_CLK_CTRL4_FBC1_CLK_FORCE_OFF_BMSK                              0x2
#define HWIO_MMSS_MDP_CLK_CTRL4_FBC1_CLK_FORCE_OFF_SHFT                              0x1
#define HWIO_MMSS_MDP_CLK_CTRL4_FBC1_CLK_FORCE_ON_BMSK                               0x1
#define HWIO_MMSS_MDP_CLK_CTRL4_FBC1_CLK_FORCE_ON_SHFT                               0x0

#define HWIO_MMSS_MDP_CLK_STATUS4_ADDR                                        (MMSS_MDP_SSPP_TOP2_REG_BASE      + 0x0000000c)
#define HWIO_MMSS_MDP_CLK_STATUS4_RMSK                                          0xffc0c7
#define HWIO_MMSS_MDP_CLK_STATUS4_IN          \
        in_dword_masked(HWIO_MMSS_MDP_CLK_STATUS4_ADDR, HWIO_MMSS_MDP_CLK_STATUS4_RMSK)
#define HWIO_MMSS_MDP_CLK_STATUS4_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_CLK_STATUS4_ADDR, m)
#define HWIO_MMSS_MDP_CLK_STATUS4_LM4_GC_CLK_ACTIVE_BMSK                        0x800000
#define HWIO_MMSS_MDP_CLK_STATUS4_LM4_GC_CLK_ACTIVE_SHFT                            0x17
#define HWIO_MMSS_MDP_CLK_STATUS4_ROT1_BLK_CLK_ACTIVE_BMSK                      0x400000
#define HWIO_MMSS_MDP_CLK_STATUS4_ROT1_BLK_CLK_ACTIVE_SHFT                          0x16
#define HWIO_MMSS_MDP_CLK_STATUS4_ROT1_LINE_CLK_ACTIVE_BMSK                     0x200000
#define HWIO_MMSS_MDP_CLK_STATUS4_ROT1_LINE_CLK_ACTIVE_SHFT                         0x15
#define HWIO_MMSS_MDP_CLK_STATUS4_ROT1_CLK_ACTIVE_BMSK                          0x100000
#define HWIO_MMSS_MDP_CLK_STATUS4_ROT1_CLK_ACTIVE_SHFT                              0x14
#define HWIO_MMSS_MDP_CLK_STATUS4_LM_DSPP1_IGC_LUT_CLK_ACTIVE_BMSK               0x80000
#define HWIO_MMSS_MDP_CLK_STATUS4_LM_DSPP1_IGC_LUT_CLK_ACTIVE_SHFT                  0x13
#define HWIO_MMSS_MDP_CLK_STATUS4_LM_DSPP1_PA_LUTV_CLK_ACTIVE_BMSK               0x40000
#define HWIO_MMSS_MDP_CLK_STATUS4_LM_DSPP1_PA_LUTV_CLK_ACTIVE_SHFT                  0x12
#define HWIO_MMSS_MDP_CLK_STATUS4_LM_DSPP1_HIST_LUT_CLK_ACTIVE_BMSK              0x20000
#define HWIO_MMSS_MDP_CLK_STATUS4_LM_DSPP1_HIST_LUT_CLK_ACTIVE_SHFT                 0x11
#define HWIO_MMSS_MDP_CLK_STATUS4_LM_DSPP1_CLK_ACTIVE_BMSK                       0x10000
#define HWIO_MMSS_MDP_CLK_STATUS4_LM_DSPP1_CLK_ACTIVE_SHFT                          0x10
#define HWIO_MMSS_MDP_CLK_STATUS4_CURSOR1_CLK_ACTIVE_BMSK                         0x8000
#define HWIO_MMSS_MDP_CLK_STATUS4_CURSOR1_CLK_ACTIVE_SHFT                            0xf
#define HWIO_MMSS_MDP_CLK_STATUS4_LM_DSPP1_GAMUT_LUT_CLK_ACTIVE_BMSK              0x4000
#define HWIO_MMSS_MDP_CLK_STATUS4_LM_DSPP1_GAMUT_LUT_CLK_ACTIVE_SHFT                 0xe
#define HWIO_MMSS_MDP_CLK_STATUS4_PP1_CLK_ACTIVE_BMSK                               0x80
#define HWIO_MMSS_MDP_CLK_STATUS4_PP1_CLK_ACTIVE_SHFT                                0x7
#define HWIO_MMSS_MDP_CLK_STATUS4_AHB_CLK_ACTIVE_BMSK                               0x40
#define HWIO_MMSS_MDP_CLK_STATUS4_AHB_CLK_ACTIVE_SHFT                                0x6
#define HWIO_MMSS_MDP_CLK_STATUS4_LM1_GC_CLK_ACTIVE_BMSK                             0x4
#define HWIO_MMSS_MDP_CLK_STATUS4_LM1_GC_CLK_ACTIVE_SHFT                             0x2
#define HWIO_MMSS_MDP_CLK_STATUS4_APICAL1_CLK_ACTIVE_BMSK                            0x2
#define HWIO_MMSS_MDP_CLK_STATUS4_APICAL1_CLK_ACTIVE_SHFT                            0x1
#define HWIO_MMSS_MDP_CLK_STATUS4_FBC1_CLK_ACTIVE_BMSK                               0x1
#define HWIO_MMSS_MDP_CLK_STATUS4_FBC1_CLK_ACTIVE_SHFT                               0x0

#define HWIO_MMSS_MDP_CLK_CTRL5_ADDR                                          (MMSS_MDP_SSPP_TOP2_REG_BASE      + 0x00000010)
#define HWIO_MMSS_MDP_CLK_CTRL5_RMSK                                          0xfffff0f0
#define HWIO_MMSS_MDP_CLK_CTRL5_IN          \
        in_dword_masked(HWIO_MMSS_MDP_CLK_CTRL5_ADDR, HWIO_MMSS_MDP_CLK_CTRL5_RMSK)
#define HWIO_MMSS_MDP_CLK_CTRL5_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_CLK_CTRL5_ADDR, m)
#define HWIO_MMSS_MDP_CLK_CTRL5_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_CLK_CTRL5_ADDR,v)
#define HWIO_MMSS_MDP_CLK_CTRL5_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_CLK_CTRL5_ADDR,m,v,HWIO_MMSS_MDP_CLK_CTRL5_IN)
#define HWIO_MMSS_MDP_CLK_CTRL5_VBIF_ARB_CLK_HYSTERISIS_CTRL_BMSK             0xc0000000
#define HWIO_MMSS_MDP_CLK_CTRL5_VBIF_ARB_CLK_HYSTERISIS_CTRL_SHFT                   0x1e
#define HWIO_MMSS_MDP_CLK_CTRL5_VBIF_ARB_CLK_FORCE_OFF_BMSK                   0x20000000
#define HWIO_MMSS_MDP_CLK_CTRL5_VBIF_ARB_CLK_FORCE_OFF_SHFT                         0x1d
#define HWIO_MMSS_MDP_CLK_CTRL5_VBIF_ARB_CLK_FORCE_ON_BMSK                    0x10000000
#define HWIO_MMSS_MDP_CLK_CTRL5_VBIF_ARB_CLK_FORCE_ON_SHFT                          0x1c
#define HWIO_MMSS_MDP_CLK_CTRL5_WB2_CLK_HYSTERISIS_CTRL_BMSK                   0xc000000
#define HWIO_MMSS_MDP_CLK_CTRL5_WB2_CLK_HYSTERISIS_CTRL_SHFT                        0x1a
#define HWIO_MMSS_MDP_CLK_CTRL5_WB2_CLK_FORCE_OFF_BMSK                         0x2000000
#define HWIO_MMSS_MDP_CLK_CTRL5_WB2_CLK_FORCE_OFF_SHFT                              0x19
#define HWIO_MMSS_MDP_CLK_CTRL5_WB2_CLK_FORCE_ON_BMSK                          0x1000000
#define HWIO_MMSS_MDP_CLK_CTRL5_WB2_CLK_FORCE_ON_SHFT                               0x18
#define HWIO_MMSS_MDP_CLK_CTRL5_PP2_CLK_HYSTERISIS_CTRL_BMSK                    0xc00000
#define HWIO_MMSS_MDP_CLK_CTRL5_PP2_CLK_HYSTERISIS_CTRL_SHFT                        0x16
#define HWIO_MMSS_MDP_CLK_CTRL5_PP2_CLK_FORCE_OFF_BMSK                          0x200000
#define HWIO_MMSS_MDP_CLK_CTRL5_PP2_CLK_FORCE_OFF_SHFT                              0x15
#define HWIO_MMSS_MDP_CLK_CTRL5_PP2_CLK_FORCE_ON_BMSK                           0x100000
#define HWIO_MMSS_MDP_CLK_CTRL5_PP2_CLK_FORCE_ON_SHFT                               0x14
#define HWIO_MMSS_MDP_CLK_CTRL5_CURSOR2_CLK_HYSTERISIS_CTRL_BMSK                 0xc0000
#define HWIO_MMSS_MDP_CLK_CTRL5_CURSOR2_CLK_HYSTERISIS_CTRL_SHFT                    0x12
#define HWIO_MMSS_MDP_CLK_CTRL5_CURSOR2_CLK_FORCE_OFF_BMSK                       0x20000
#define HWIO_MMSS_MDP_CLK_CTRL5_CURSOR2_CLK_FORCE_OFF_SHFT                          0x11
#define HWIO_MMSS_MDP_CLK_CTRL5_CURSOR2_CLK_FORCE_ON_BMSK                        0x10000
#define HWIO_MMSS_MDP_CLK_CTRL5_CURSOR2_CLK_FORCE_ON_SHFT                           0x10
#define HWIO_MMSS_MDP_CLK_CTRL5_LM_DSPP2_CLK_HYSTERISIS_CTRL_BMSK                 0xc000
#define HWIO_MMSS_MDP_CLK_CTRL5_LM_DSPP2_CLK_HYSTERISIS_CTRL_SHFT                    0xe
#define HWIO_MMSS_MDP_CLK_CTRL5_LM_DSPP2_CLK_FORCE_OFF_BMSK                       0x2000
#define HWIO_MMSS_MDP_CLK_CTRL5_LM_DSPP2_CLK_FORCE_OFF_SHFT                          0xd
#define HWIO_MMSS_MDP_CLK_CTRL5_LM_DSPP2_CLK_FORCE_ON_BMSK                        0x1000
#define HWIO_MMSS_MDP_CLK_CTRL5_LM_DSPP2_CLK_FORCE_ON_SHFT                           0xc
#define HWIO_MMSS_MDP_CLK_CTRL5_APICAL2_CLK_HYSTERISIS_CTRL_BMSK                    0xc0
#define HWIO_MMSS_MDP_CLK_CTRL5_APICAL2_CLK_HYSTERISIS_CTRL_SHFT                     0x6
#define HWIO_MMSS_MDP_CLK_CTRL5_APICAL2_CLK_FORCE_OFF_BMSK                          0x20
#define HWIO_MMSS_MDP_CLK_CTRL5_APICAL2_CLK_FORCE_OFF_SHFT                           0x5
#define HWIO_MMSS_MDP_CLK_CTRL5_APICAL2_CLK_FORCE_ON_BMSK                           0x10
#define HWIO_MMSS_MDP_CLK_CTRL5_APICAL2_CLK_FORCE_ON_SHFT                            0x4

#define HWIO_MMSS_MDP_CLK_STATUS5_ADDR                                        (MMSS_MDP_SSPP_TOP2_REG_BASE      + 0x00000014)
#define HWIO_MMSS_MDP_CLK_STATUS5_RMSK                                          0xffc086
#define HWIO_MMSS_MDP_CLK_STATUS5_IN          \
        in_dword_masked(HWIO_MMSS_MDP_CLK_STATUS5_ADDR, HWIO_MMSS_MDP_CLK_STATUS5_RMSK)
#define HWIO_MMSS_MDP_CLK_STATUS5_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_CLK_STATUS5_ADDR, m)
#define HWIO_MMSS_MDP_CLK_STATUS5_VBIF_ARB_CLK_ACTIVE_BMSK                      0x800000
#define HWIO_MMSS_MDP_CLK_STATUS5_VBIF_ARB_CLK_ACTIVE_SHFT                          0x17
#define HWIO_MMSS_MDP_CLK_STATUS5_WB2_BLK_CLK_ACTIVE_BMSK                       0x400000
#define HWIO_MMSS_MDP_CLK_STATUS5_WB2_BLK_CLK_ACTIVE_SHFT                           0x16
#define HWIO_MMSS_MDP_CLK_STATUS5_WB2_LINE_CLK_ACTIVE_BMSK                      0x200000
#define HWIO_MMSS_MDP_CLK_STATUS5_WB2_LINE_CLK_ACTIVE_SHFT                          0x15
#define HWIO_MMSS_MDP_CLK_STATUS5_WB2_CLK_ACTIVE_BMSK                           0x100000
#define HWIO_MMSS_MDP_CLK_STATUS5_WB2_CLK_ACTIVE_SHFT                               0x14
#define HWIO_MMSS_MDP_CLK_STATUS5_LM_DSPP2_IGC_LUT_CLK_ACTIVE_BMSK               0x80000
#define HWIO_MMSS_MDP_CLK_STATUS5_LM_DSPP2_IGC_LUT_CLK_ACTIVE_SHFT                  0x13
#define HWIO_MMSS_MDP_CLK_STATUS5_LM_DSPP2_PA_LUTV_CLK_ACTIVE_BMSK               0x40000
#define HWIO_MMSS_MDP_CLK_STATUS5_LM_DSPP2_PA_LUTV_CLK_ACTIVE_SHFT                  0x12
#define HWIO_MMSS_MDP_CLK_STATUS5_LM_DSPP2_HIST_LUT_CLK_ACTIVE_BMSK              0x20000
#define HWIO_MMSS_MDP_CLK_STATUS5_LM_DSPP2_HIST_LUT_CLK_ACTIVE_SHFT                 0x11
#define HWIO_MMSS_MDP_CLK_STATUS5_LM_DSPP2_CLK_ACTIVE_BMSK                       0x10000
#define HWIO_MMSS_MDP_CLK_STATUS5_LM_DSPP2_CLK_ACTIVE_SHFT                          0x10
#define HWIO_MMSS_MDP_CLK_STATUS5_CURSOR2_CLK_ACTIVE_BMSK                         0x8000
#define HWIO_MMSS_MDP_CLK_STATUS5_CURSOR2_CLK_ACTIVE_SHFT                            0xf
#define HWIO_MMSS_MDP_CLK_STATUS5_LM_DSPP2_GAMUT_LUT_CLK_ACTIVE_BMSK              0x4000
#define HWIO_MMSS_MDP_CLK_STATUS5_LM_DSPP2_GAMUT_LUT_CLK_ACTIVE_SHFT                 0xe
#define HWIO_MMSS_MDP_CLK_STATUS5_PP2_CLK_ACTIVE_BMSK                               0x80
#define HWIO_MMSS_MDP_CLK_STATUS5_PP2_CLK_ACTIVE_SHFT                                0x7
#define HWIO_MMSS_MDP_CLK_STATUS5_LM2_GC_CLK_ACTIVE_BMSK                             0x4
#define HWIO_MMSS_MDP_CLK_STATUS5_LM2_GC_CLK_ACTIVE_SHFT                             0x2
#define HWIO_MMSS_MDP_CLK_STATUS5_APICAL2_CLK_ACTIVE_BMSK                            0x2
#define HWIO_MMSS_MDP_CLK_STATUS5_APICAL2_CLK_ACTIVE_SHFT                            0x1

#define HWIO_MMSS_MDP_CLK_CTRL7_ADDR                                          (MMSS_MDP_SSPP_TOP2_REG_BASE      + 0x00000028)
#define HWIO_MMSS_MDP_CLK_CTRL7_RMSK                                            0xfff000
#define HWIO_MMSS_MDP_CLK_CTRL7_IN          \
        in_dword_masked(HWIO_MMSS_MDP_CLK_CTRL7_ADDR, HWIO_MMSS_MDP_CLK_CTRL7_RMSK)
#define HWIO_MMSS_MDP_CLK_CTRL7_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_CLK_CTRL7_ADDR, m)
#define HWIO_MMSS_MDP_CLK_CTRL7_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_CLK_CTRL7_ADDR,v)
#define HWIO_MMSS_MDP_CLK_CTRL7_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_CLK_CTRL7_ADDR,m,v,HWIO_MMSS_MDP_CLK_CTRL7_IN)
#define HWIO_MMSS_MDP_CLK_CTRL7_PP3_CLK_HYSTERISIS_CTRL_BMSK                    0xc00000
#define HWIO_MMSS_MDP_CLK_CTRL7_PP3_CLK_HYSTERISIS_CTRL_SHFT                        0x16
#define HWIO_MMSS_MDP_CLK_CTRL7_PP3_CLK_FORCE_OFF_BMSK                          0x200000
#define HWIO_MMSS_MDP_CLK_CTRL7_PP3_CLK_FORCE_OFF_SHFT                              0x15
#define HWIO_MMSS_MDP_CLK_CTRL7_PP3_CLK_FORCE_ON_BMSK                           0x100000
#define HWIO_MMSS_MDP_CLK_CTRL7_PP3_CLK_FORCE_ON_SHFT                               0x14
#define HWIO_MMSS_MDP_CLK_CTRL7_CURSOR3_CLK_HYSTERISIS_CTRL_BMSK                 0xc0000
#define HWIO_MMSS_MDP_CLK_CTRL7_CURSOR3_CLK_HYSTERISIS_CTRL_SHFT                    0x12
#define HWIO_MMSS_MDP_CLK_CTRL7_CURSOR3_CLK_FORCE_OFF_BMSK                       0x20000
#define HWIO_MMSS_MDP_CLK_CTRL7_CURSOR3_CLK_FORCE_OFF_SHFT                          0x11
#define HWIO_MMSS_MDP_CLK_CTRL7_CURSOR3_CLK_FORCE_ON_BMSK                        0x10000
#define HWIO_MMSS_MDP_CLK_CTRL7_CURSOR3_CLK_FORCE_ON_SHFT                           0x10
#define HWIO_MMSS_MDP_CLK_CTRL7_LM_DSPP3_CLK_HYSTERISIS_CTRL_BMSK                 0xc000
#define HWIO_MMSS_MDP_CLK_CTRL7_LM_DSPP3_CLK_HYSTERISIS_CTRL_SHFT                    0xe
#define HWIO_MMSS_MDP_CLK_CTRL7_LM_DSPP3_CLK_FORCE_OFF_BMSK                       0x2000
#define HWIO_MMSS_MDP_CLK_CTRL7_LM_DSPP3_CLK_FORCE_OFF_SHFT                          0xd
#define HWIO_MMSS_MDP_CLK_CTRL7_LM_DSPP3_CLK_FORCE_ON_BMSK                        0x1000
#define HWIO_MMSS_MDP_CLK_CTRL7_LM_DSPP3_CLK_FORCE_ON_SHFT                           0xc

#define HWIO_MMSS_MDP_CLK_STATUS7_ADDR                                        (MMSS_MDP_SSPP_TOP2_REG_BASE      + 0x0000002c)
#define HWIO_MMSS_MDP_CLK_STATUS7_RMSK                                           0xfc084
#define HWIO_MMSS_MDP_CLK_STATUS7_IN          \
        in_dword_masked(HWIO_MMSS_MDP_CLK_STATUS7_ADDR, HWIO_MMSS_MDP_CLK_STATUS7_RMSK)
#define HWIO_MMSS_MDP_CLK_STATUS7_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_CLK_STATUS7_ADDR, m)
#define HWIO_MMSS_MDP_CLK_STATUS7_LM_DSPP3_IGC_LUT_CLK_ACTIVE_BMSK               0x80000
#define HWIO_MMSS_MDP_CLK_STATUS7_LM_DSPP3_IGC_LUT_CLK_ACTIVE_SHFT                  0x13
#define HWIO_MMSS_MDP_CLK_STATUS7_LM_DSPP3_PA_LUTV_CLK_ACTIVE_BMSK               0x40000
#define HWIO_MMSS_MDP_CLK_STATUS7_LM_DSPP3_PA_LUTV_CLK_ACTIVE_SHFT                  0x12
#define HWIO_MMSS_MDP_CLK_STATUS7_LM_DSPP3_HIST_LUT_CLK_ACTIVE_BMSK              0x20000
#define HWIO_MMSS_MDP_CLK_STATUS7_LM_DSPP3_HIST_LUT_CLK_ACTIVE_SHFT                 0x11
#define HWIO_MMSS_MDP_CLK_STATUS7_LM_DSPP3_CLK_ACTIVE_BMSK                       0x10000
#define HWIO_MMSS_MDP_CLK_STATUS7_LM_DSPP3_CLK_ACTIVE_SHFT                          0x10
#define HWIO_MMSS_MDP_CLK_STATUS7_CURSOR3_CLK_ACTIVE_BMSK                         0x8000
#define HWIO_MMSS_MDP_CLK_STATUS7_CURSOR3_CLK_ACTIVE_SHFT                            0xf
#define HWIO_MMSS_MDP_CLK_STATUS7_LM_DSPP3_GAMUT_LUT_CLK_ACTIVE_BMSK              0x4000
#define HWIO_MMSS_MDP_CLK_STATUS7_LM_DSPP3_GAMUT_LUT_CLK_ACTIVE_SHFT                 0xe
#define HWIO_MMSS_MDP_CLK_STATUS7_PP3_CLK_ACTIVE_BMSK                               0x80
#define HWIO_MMSS_MDP_CLK_STATUS7_PP3_CLK_ACTIVE_SHFT                                0x7
#define HWIO_MMSS_MDP_CLK_STATUS7_LM5_GC_CLK_ACTIVE_BMSK                             0x4
#define HWIO_MMSS_MDP_CLK_STATUS7_LM5_GC_CLK_ACTIVE_SHFT                             0x2

#define HWIO_MMSS_MDP_QOS_REMAPPER_LOWER_CLASS_0_ADDR                         (MMSS_MDP_SSPP_TOP2_REG_BASE      + 0x00000030)
#define HWIO_MMSS_MDP_QOS_REMAPPER_LOWER_CLASS_0_RMSK                               0xff
#define HWIO_MMSS_MDP_QOS_REMAPPER_LOWER_CLASS_0_IN          \
        in_dword_masked(HWIO_MMSS_MDP_QOS_REMAPPER_LOWER_CLASS_0_ADDR, HWIO_MMSS_MDP_QOS_REMAPPER_LOWER_CLASS_0_RMSK)
#define HWIO_MMSS_MDP_QOS_REMAPPER_LOWER_CLASS_0_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_QOS_REMAPPER_LOWER_CLASS_0_ADDR, m)
#define HWIO_MMSS_MDP_QOS_REMAPPER_LOWER_CLASS_0_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_QOS_REMAPPER_LOWER_CLASS_0_ADDR,v)
#define HWIO_MMSS_MDP_QOS_REMAPPER_LOWER_CLASS_0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_QOS_REMAPPER_LOWER_CLASS_0_ADDR,m,v,HWIO_MMSS_MDP_QOS_REMAPPER_LOWER_CLASS_0_IN)
#define HWIO_MMSS_MDP_QOS_REMAPPER_LOWER_CLASS_0_REQPRIORITY_3_BMSK                 0xc0
#define HWIO_MMSS_MDP_QOS_REMAPPER_LOWER_CLASS_0_REQPRIORITY_3_SHFT                  0x6
#define HWIO_MMSS_MDP_QOS_REMAPPER_LOWER_CLASS_0_REQPRIORITY_2_BMSK                 0x30
#define HWIO_MMSS_MDP_QOS_REMAPPER_LOWER_CLASS_0_REQPRIORITY_2_SHFT                  0x4
#define HWIO_MMSS_MDP_QOS_REMAPPER_LOWER_CLASS_0_REQPRIORITY_1_BMSK                  0xc
#define HWIO_MMSS_MDP_QOS_REMAPPER_LOWER_CLASS_0_REQPRIORITY_1_SHFT                  0x2
#define HWIO_MMSS_MDP_QOS_REMAPPER_LOWER_CLASS_0_REQPRIORITY_0_BMSK                  0x3
#define HWIO_MMSS_MDP_QOS_REMAPPER_LOWER_CLASS_0_REQPRIORITY_0_SHFT                  0x0

#define HWIO_MMSS_MDP_QOS_REMAPPER_LOWER_CLASS_1_ADDR                         (MMSS_MDP_SSPP_TOP2_REG_BASE      + 0x00000034)
#define HWIO_MMSS_MDP_QOS_REMAPPER_LOWER_CLASS_1_RMSK                               0xff
#define HWIO_MMSS_MDP_QOS_REMAPPER_LOWER_CLASS_1_IN          \
        in_dword_masked(HWIO_MMSS_MDP_QOS_REMAPPER_LOWER_CLASS_1_ADDR, HWIO_MMSS_MDP_QOS_REMAPPER_LOWER_CLASS_1_RMSK)
#define HWIO_MMSS_MDP_QOS_REMAPPER_LOWER_CLASS_1_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_QOS_REMAPPER_LOWER_CLASS_1_ADDR, m)
#define HWIO_MMSS_MDP_QOS_REMAPPER_LOWER_CLASS_1_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_QOS_REMAPPER_LOWER_CLASS_1_ADDR,v)
#define HWIO_MMSS_MDP_QOS_REMAPPER_LOWER_CLASS_1_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_QOS_REMAPPER_LOWER_CLASS_1_ADDR,m,v,HWIO_MMSS_MDP_QOS_REMAPPER_LOWER_CLASS_1_IN)
#define HWIO_MMSS_MDP_QOS_REMAPPER_LOWER_CLASS_1_REQPRIORITY_3_BMSK                 0xc0
#define HWIO_MMSS_MDP_QOS_REMAPPER_LOWER_CLASS_1_REQPRIORITY_3_SHFT                  0x6
#define HWIO_MMSS_MDP_QOS_REMAPPER_LOWER_CLASS_1_REQPRIORITY_2_BMSK                 0x30
#define HWIO_MMSS_MDP_QOS_REMAPPER_LOWER_CLASS_1_REQPRIORITY_2_SHFT                  0x4
#define HWIO_MMSS_MDP_QOS_REMAPPER_LOWER_CLASS_1_REQPRIORITY_1_BMSK                  0xc
#define HWIO_MMSS_MDP_QOS_REMAPPER_LOWER_CLASS_1_REQPRIORITY_1_SHFT                  0x2
#define HWIO_MMSS_MDP_QOS_REMAPPER_LOWER_CLASS_1_REQPRIORITY_0_BMSK                  0x3
#define HWIO_MMSS_MDP_QOS_REMAPPER_LOWER_CLASS_1_REQPRIORITY_0_SHFT                  0x0

/*----------------------------------------------------------------------------
 * MODULE: MMSS_MDP_PERIPH_TOP1
 *--------------------------------------------------------------------------*/

#define HWIO_MMSS_MDP_SPLIT_DISPLAY_LOWER_PIPE_CTRL_ADDR                                     (MMSS_MDP_PERIPH_TOP1_REG_BASE      + 0x00000000)
#define HWIO_MMSS_MDP_SPLIT_DISPLAY_LOWER_PIPE_CTRL_RMSK                                     0xffffb116
#define HWIO_MMSS_MDP_SPLIT_DISPLAY_LOWER_PIPE_CTRL_IN          \
        in_dword_masked(HWIO_MMSS_MDP_SPLIT_DISPLAY_LOWER_PIPE_CTRL_ADDR, HWIO_MMSS_MDP_SPLIT_DISPLAY_LOWER_PIPE_CTRL_RMSK)
#define HWIO_MMSS_MDP_SPLIT_DISPLAY_LOWER_PIPE_CTRL_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_SPLIT_DISPLAY_LOWER_PIPE_CTRL_ADDR, m)
#define HWIO_MMSS_MDP_SPLIT_DISPLAY_LOWER_PIPE_CTRL_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_SPLIT_DISPLAY_LOWER_PIPE_CTRL_ADDR,v)
#define HWIO_MMSS_MDP_SPLIT_DISPLAY_LOWER_PIPE_CTRL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_SPLIT_DISPLAY_LOWER_PIPE_CTRL_ADDR,m,v,HWIO_MMSS_MDP_SPLIT_DISPLAY_LOWER_PIPE_CTRL_IN)
#define HWIO_MMSS_MDP_SPLIT_DISPLAY_LOWER_PIPE_CTRL_TE_LINE_INTERVAL_WATERMARK_BMSK          0xffff0000
#define HWIO_MMSS_MDP_SPLIT_DISPLAY_LOWER_PIPE_CTRL_TE_LINE_INTERVAL_WATERMARK_SHFT                0x10
#define HWIO_MMSS_MDP_SPLIT_DISPLAY_LOWER_PIPE_CTRL_SKEW_EXTEND_BMSK                             0x8000
#define HWIO_MMSS_MDP_SPLIT_DISPLAY_LOWER_PIPE_CTRL_SKEW_EXTEND_SHFT                                0xf
#define HWIO_MMSS_MDP_SPLIT_DISPLAY_LOWER_PIPE_CTRL_SMART_PANEL_ALIGN_MODE_BMSK                  0x3000
#define HWIO_MMSS_MDP_SPLIT_DISPLAY_LOWER_PIPE_CTRL_SMART_PANEL_ALIGN_MODE_SHFT                     0xc
#define HWIO_MMSS_MDP_SPLIT_DISPLAY_LOWER_PIPE_CTRL_INTF_2_TIM_GEN_SYNC_MODE_BMSK                 0x100
#define HWIO_MMSS_MDP_SPLIT_DISPLAY_LOWER_PIPE_CTRL_INTF_2_TIM_GEN_SYNC_MODE_SHFT                   0x8
#define HWIO_MMSS_MDP_SPLIT_DISPLAY_LOWER_PIPE_CTRL_INTF_1_TIM_GEN_SYNC_MODE_BMSK                  0x10
#define HWIO_MMSS_MDP_SPLIT_DISPLAY_LOWER_PIPE_CTRL_INTF_1_TIM_GEN_SYNC_MODE_SHFT                   0x4
#define HWIO_MMSS_MDP_SPLIT_DISPLAY_LOWER_PIPE_CTRL_SMART_PANEL_FREE_RUN_BMSK                       0x4
#define HWIO_MMSS_MDP_SPLIT_DISPLAY_LOWER_PIPE_CTRL_SMART_PANEL_FREE_RUN_SHFT                       0x2
#define HWIO_MMSS_MDP_SPLIT_DISPLAY_LOWER_PIPE_CTRL_SPLIT_DISPLAY_TYPE_BMSK                         0x2
#define HWIO_MMSS_MDP_SPLIT_DISPLAY_LOWER_PIPE_CTRL_SPLIT_DISPLAY_TYPE_SHFT                         0x1

#define HWIO_MMSS_MDP_SPLIT_DISPLAY_TE_LINE_INTERVAL_ADDR                                    (MMSS_MDP_PERIPH_TOP1_REG_BASE      + 0x00000004)
#define HWIO_MMSS_MDP_SPLIT_DISPLAY_TE_LINE_INTERVAL_RMSK                                        0xffff
#define HWIO_MMSS_MDP_SPLIT_DISPLAY_TE_LINE_INTERVAL_IN          \
        in_dword_masked(HWIO_MMSS_MDP_SPLIT_DISPLAY_TE_LINE_INTERVAL_ADDR, HWIO_MMSS_MDP_SPLIT_DISPLAY_TE_LINE_INTERVAL_RMSK)
#define HWIO_MMSS_MDP_SPLIT_DISPLAY_TE_LINE_INTERVAL_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_SPLIT_DISPLAY_TE_LINE_INTERVAL_ADDR, m)
#define HWIO_MMSS_MDP_SPLIT_DISPLAY_TE_LINE_INTERVAL_VALUE_BMSK                                  0xffff
#define HWIO_MMSS_MDP_SPLIT_DISPLAY_TE_LINE_INTERVAL_VALUE_SHFT                                     0x0

#define HWIO_MMSS_MDP_LOWER_NEWROI_PRIOR_TO_START_ADDR                                       (MMSS_MDP_PERIPH_TOP1_REG_BASE      + 0x00000008)
#define HWIO_MMSS_MDP_LOWER_NEWROI_PRIOR_TO_START_RMSK                                              0x1
#define HWIO_MMSS_MDP_LOWER_NEWROI_PRIOR_TO_START_IN          \
        in_dword_masked(HWIO_MMSS_MDP_LOWER_NEWROI_PRIOR_TO_START_ADDR, HWIO_MMSS_MDP_LOWER_NEWROI_PRIOR_TO_START_RMSK)
#define HWIO_MMSS_MDP_LOWER_NEWROI_PRIOR_TO_START_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_LOWER_NEWROI_PRIOR_TO_START_ADDR, m)
#define HWIO_MMSS_MDP_LOWER_NEWROI_PRIOR_TO_START_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_LOWER_NEWROI_PRIOR_TO_START_ADDR,v)
#define HWIO_MMSS_MDP_LOWER_NEWROI_PRIOR_TO_START_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_LOWER_NEWROI_PRIOR_TO_START_ADDR,m,v,HWIO_MMSS_MDP_LOWER_NEWROI_PRIOR_TO_START_IN)
#define HWIO_MMSS_MDP_LOWER_NEWROI_PRIOR_TO_START_ENABLE_BMSK                                       0x1
#define HWIO_MMSS_MDP_LOWER_NEWROI_PRIOR_TO_START_ENABLE_SHFT                                       0x0

#define HWIO_MMSS_MDP_INTF_SW_RESET_MASK_ADDR                                                (MMSS_MDP_PERIPH_TOP1_REG_BASE      + 0x0000000c)
#define HWIO_MMSS_MDP_INTF_SW_RESET_MASK_RMSK                                                       0xf
#define HWIO_MMSS_MDP_INTF_SW_RESET_MASK_IN          \
        in_dword_masked(HWIO_MMSS_MDP_INTF_SW_RESET_MASK_ADDR, HWIO_MMSS_MDP_INTF_SW_RESET_MASK_RMSK)
#define HWIO_MMSS_MDP_INTF_SW_RESET_MASK_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_INTF_SW_RESET_MASK_ADDR, m)
#define HWIO_MMSS_MDP_INTF_SW_RESET_MASK_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_INTF_SW_RESET_MASK_ADDR,v)
#define HWIO_MMSS_MDP_INTF_SW_RESET_MASK_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_INTF_SW_RESET_MASK_ADDR,m,v,HWIO_MMSS_MDP_INTF_SW_RESET_MASK_IN)
#define HWIO_MMSS_MDP_INTF_SW_RESET_MASK_INTF_2_SW_RESET_MASK_BMSK                                  0xc
#define HWIO_MMSS_MDP_INTF_SW_RESET_MASK_INTF_2_SW_RESET_MASK_SHFT                                  0x2
#define HWIO_MMSS_MDP_INTF_SW_RESET_MASK_INTF_1_SW_RESET_MASK_BMSK                                  0x3
#define HWIO_MMSS_MDP_INTF_SW_RESET_MASK_INTF_1_SW_RESET_MASK_SHFT                                  0x0

#define HWIO_MMSS_MDP_HDMI_MHL_SELECT_ADDR                                                   (MMSS_MDP_PERIPH_TOP1_REG_BASE      + 0x00000010)
#define HWIO_MMSS_MDP_HDMI_MHL_SELECT_RMSK                                                          0x1
#define HWIO_MMSS_MDP_HDMI_MHL_SELECT_IN          \
        in_dword_masked(HWIO_MMSS_MDP_HDMI_MHL_SELECT_ADDR, HWIO_MMSS_MDP_HDMI_MHL_SELECT_RMSK)
#define HWIO_MMSS_MDP_HDMI_MHL_SELECT_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_HDMI_MHL_SELECT_ADDR, m)
#define HWIO_MMSS_MDP_HDMI_MHL_SELECT_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_HDMI_MHL_SELECT_ADDR,v)
#define HWIO_MMSS_MDP_HDMI_MHL_SELECT_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_HDMI_MHL_SELECT_ADDR,m,v,HWIO_MMSS_MDP_HDMI_MHL_SELECT_IN)
#define HWIO_MMSS_MDP_HDMI_MHL_SELECT_HDMI_MHL_SELECT_BMSK                                          0x1
#define HWIO_MMSS_MDP_HDMI_MHL_SELECT_HDMI_MHL_SELECT_SHFT                                          0x0

#define HWIO_MMSS_MDP_MDP_PERIPH_SPARE_0_ADDR                                                (MMSS_MDP_PERIPH_TOP1_REG_BASE      + 0x00000014)
#define HWIO_MMSS_MDP_MDP_PERIPH_SPARE_0_RMSK                                                0xffffffff
#define HWIO_MMSS_MDP_MDP_PERIPH_SPARE_0_IN          \
        in_dword_masked(HWIO_MMSS_MDP_MDP_PERIPH_SPARE_0_ADDR, HWIO_MMSS_MDP_MDP_PERIPH_SPARE_0_RMSK)
#define HWIO_MMSS_MDP_MDP_PERIPH_SPARE_0_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_MDP_PERIPH_SPARE_0_ADDR, m)
#define HWIO_MMSS_MDP_MDP_PERIPH_SPARE_0_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_MDP_PERIPH_SPARE_0_ADDR,v)
#define HWIO_MMSS_MDP_MDP_PERIPH_SPARE_0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_MDP_PERIPH_SPARE_0_ADDR,m,v,HWIO_MMSS_MDP_MDP_PERIPH_SPARE_0_IN)
#define HWIO_MMSS_MDP_MDP_PERIPH_SPARE_0_MDP_PERIPH_SPARE0_BMSK                              0xffffffff
#define HWIO_MMSS_MDP_MDP_PERIPH_SPARE_0_MDP_PERIPH_SPARE0_SHFT                                     0x0

#define HWIO_MMSS_MDP_MDP_OUT_CTL_0_ADDR                                                     (MMSS_MDP_PERIPH_TOP1_REG_BASE      + 0x00000020)
#define HWIO_MMSS_MDP_MDP_OUT_CTL_0_RMSK                                                      0x1080000
#define HWIO_MMSS_MDP_MDP_OUT_CTL_0_IN          \
        in_dword_masked(HWIO_MMSS_MDP_MDP_OUT_CTL_0_ADDR, HWIO_MMSS_MDP_MDP_OUT_CTL_0_RMSK)
#define HWIO_MMSS_MDP_MDP_OUT_CTL_0_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_MDP_OUT_CTL_0_ADDR, m)
#define HWIO_MMSS_MDP_MDP_OUT_CTL_0_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_MDP_OUT_CTL_0_ADDR,v)
#define HWIO_MMSS_MDP_MDP_OUT_CTL_0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_MDP_OUT_CTL_0_ADDR,m,v,HWIO_MMSS_MDP_MDP_OUT_CTL_0_IN)
#define HWIO_MMSS_MDP_MDP_OUT_CTL_0_WB_2_CDWN_EN_BMSK                                         0x1000000
#define HWIO_MMSS_MDP_MDP_OUT_CTL_0_WB_2_CDWN_EN_SHFT                                              0x18
#define HWIO_MMSS_MDP_MDP_OUT_CTL_0_INTF_3_CDWN_EN_BMSK                                         0x80000
#define HWIO_MMSS_MDP_MDP_OUT_CTL_0_INTF_3_CDWN_EN_SHFT                                            0x13

#define HWIO_MMSS_MDP_MDP_VSYNC_SEL_ADDR                                                     (MMSS_MDP_PERIPH_TOP1_REG_BASE      + 0x00000024)
#define HWIO_MMSS_MDP_MDP_VSYNC_SEL_RMSK                                                     0x1ffffff0
#define HWIO_MMSS_MDP_MDP_VSYNC_SEL_IN          \
        in_dword_masked(HWIO_MMSS_MDP_MDP_VSYNC_SEL_ADDR, HWIO_MMSS_MDP_MDP_VSYNC_SEL_RMSK)
#define HWIO_MMSS_MDP_MDP_VSYNC_SEL_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_MDP_VSYNC_SEL_ADDR, m)
#define HWIO_MMSS_MDP_MDP_VSYNC_SEL_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_MDP_VSYNC_SEL_ADDR,v)
#define HWIO_MMSS_MDP_MDP_VSYNC_SEL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_MDP_VSYNC_SEL_ADDR,m,v,HWIO_MMSS_MDP_MDP_VSYNC_SEL_IN)
#define HWIO_MMSS_MDP_MDP_VSYNC_SEL_VSYNC_INVERT_SPLIT_BMSK                                  0x10000000
#define HWIO_MMSS_MDP_MDP_VSYNC_SEL_VSYNC_INVERT_SPLIT_SHFT                                        0x1c
#define HWIO_MMSS_MDP_MDP_VSYNC_SEL_PING_PONG_SPLIT_BMSK                                      0xf000000
#define HWIO_MMSS_MDP_MDP_VSYNC_SEL_PING_PONG_SPLIT_SHFT                                           0x18
#define HWIO_MMSS_MDP_MDP_VSYNC_SEL_VSYNC_INVERT_3_BMSK                                        0x800000
#define HWIO_MMSS_MDP_MDP_VSYNC_SEL_VSYNC_INVERT_3_SHFT                                            0x17
#define HWIO_MMSS_MDP_MDP_VSYNC_SEL_PING_PONG_3_BMSK                                           0x780000
#define HWIO_MMSS_MDP_MDP_VSYNC_SEL_PING_PONG_3_SHFT                                               0x13
#define HWIO_MMSS_MDP_MDP_VSYNC_SEL_VSYNC_INVERT_0_BMSK                                         0x40000
#define HWIO_MMSS_MDP_MDP_VSYNC_SEL_VSYNC_INVERT_0_SHFT                                            0x12
#define HWIO_MMSS_MDP_MDP_VSYNC_SEL_VSYNC_INVERT_1_BMSK                                         0x20000
#define HWIO_MMSS_MDP_MDP_VSYNC_SEL_VSYNC_INVERT_1_SHFT                                            0x11
#define HWIO_MMSS_MDP_MDP_VSYNC_SEL_VSYNC_INVERT_2_BMSK                                         0x10000
#define HWIO_MMSS_MDP_MDP_VSYNC_SEL_VSYNC_INVERT_2_SHFT                                            0x10
#define HWIO_MMSS_MDP_MDP_VSYNC_SEL_PING_PONG_0_BMSK                                             0xf000
#define HWIO_MMSS_MDP_MDP_VSYNC_SEL_PING_PONG_0_SHFT                                                0xc
#define HWIO_MMSS_MDP_MDP_VSYNC_SEL_PING_PONG_1_BMSK                                              0xf00
#define HWIO_MMSS_MDP_MDP_VSYNC_SEL_PING_PONG_1_SHFT                                                0x8
#define HWIO_MMSS_MDP_MDP_VSYNC_SEL_PING_PONG_2_BMSK                                               0xf0
#define HWIO_MMSS_MDP_MDP_VSYNC_SEL_PING_PONG_2_SHFT                                                0x4

#define HWIO_MMSS_MDP_PERIPH_DEBUGBUS_CTRL_ADDR                                              (MMSS_MDP_PERIPH_TOP1_REG_BASE      + 0x00000028)
#define HWIO_MMSS_MDP_PERIPH_DEBUGBUS_CTRL_RMSK                                                 0x3ffff
#define HWIO_MMSS_MDP_PERIPH_DEBUGBUS_CTRL_IN          \
        in_dword_masked(HWIO_MMSS_MDP_PERIPH_DEBUGBUS_CTRL_ADDR, HWIO_MMSS_MDP_PERIPH_DEBUGBUS_CTRL_RMSK)
#define HWIO_MMSS_MDP_PERIPH_DEBUGBUS_CTRL_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_PERIPH_DEBUGBUS_CTRL_ADDR, m)
#define HWIO_MMSS_MDP_PERIPH_DEBUGBUS_CTRL_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_PERIPH_DEBUGBUS_CTRL_ADDR,v)
#define HWIO_MMSS_MDP_PERIPH_DEBUGBUS_CTRL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_PERIPH_DEBUGBUS_CTRL_ADDR,m,v,HWIO_MMSS_MDP_PERIPH_DEBUGBUS_CTRL_IN)
#define HWIO_MMSS_MDP_PERIPH_DEBUGBUS_CTRL_AHB2AHB_DBUS_EN_BMSK                                 0x30000
#define HWIO_MMSS_MDP_PERIPH_DEBUGBUS_CTRL_AHB2AHB_DBUS_EN_SHFT                                    0x10
#define HWIO_MMSS_MDP_PERIPH_DEBUGBUS_CTRL_BUS_SEL_BMSK                                          0xf000
#define HWIO_MMSS_MDP_PERIPH_DEBUGBUS_CTRL_BUS_SEL_SHFT                                             0xc
#define HWIO_MMSS_MDP_PERIPH_DEBUGBUS_CTRL_BLOCK_ID_BMSK                                          0xff0
#define HWIO_MMSS_MDP_PERIPH_DEBUGBUS_CTRL_BLOCK_ID_SHFT                                            0x4
#define HWIO_MMSS_MDP_PERIPH_DEBUGBUS_CTRL_TEST_GROUP_SEL_BMSK                                      0xe
#define HWIO_MMSS_MDP_PERIPH_DEBUGBUS_CTRL_TEST_GROUP_SEL_SHFT                                      0x1
#define HWIO_MMSS_MDP_PERIPH_DEBUGBUS_CTRL_ENABLE_BMSK                                              0x1
#define HWIO_MMSS_MDP_PERIPH_DEBUGBUS_CTRL_ENABLE_SHFT                                              0x0

#define HWIO_MMSS_MDP_PERIPH_DEBUGBUS_STATUS_ADDR                                            (MMSS_MDP_PERIPH_TOP1_REG_BASE      + 0x0000002c)
#define HWIO_MMSS_MDP_PERIPH_DEBUGBUS_STATUS_RMSK                                            0xffffffff
#define HWIO_MMSS_MDP_PERIPH_DEBUGBUS_STATUS_IN          \
        in_dword_masked(HWIO_MMSS_MDP_PERIPH_DEBUGBUS_STATUS_ADDR, HWIO_MMSS_MDP_PERIPH_DEBUGBUS_STATUS_RMSK)
#define HWIO_MMSS_MDP_PERIPH_DEBUGBUS_STATUS_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_PERIPH_DEBUGBUS_STATUS_ADDR, m)
#define HWIO_MMSS_MDP_PERIPH_DEBUGBUS_STATUS_DEBUG_CAPTURED_BMSK                             0xffffffff
#define HWIO_MMSS_MDP_PERIPH_DEBUGBUS_STATUS_DEBUG_CAPTURED_SHFT                                    0x0

#define HWIO_MMSS_MDP_WD_TIMER_2_CTL_ADDR                                                    (MMSS_MDP_PERIPH_TOP1_REG_BASE      + 0x00000030)
#define HWIO_MMSS_MDP_WD_TIMER_2_CTL_RMSK                                                           0x1
#define HWIO_MMSS_MDP_WD_TIMER_2_CTL_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_WD_TIMER_2_CTL_ADDR,v)
#define HWIO_MMSS_MDP_WD_TIMER_2_CTL_WD_TIMER_2_CLEAR_BMSK                                          0x1
#define HWIO_MMSS_MDP_WD_TIMER_2_CTL_WD_TIMER_2_CLEAR_SHFT                                          0x0

#define HWIO_MMSS_MDP_WD_TIMER_2_CTL2_ADDR                                                   (MMSS_MDP_PERIPH_TOP1_REG_BASE      + 0x00000034)
#define HWIO_MMSS_MDP_WD_TIMER_2_CTL2_RMSK                                                        0x11f
#define HWIO_MMSS_MDP_WD_TIMER_2_CTL2_IN          \
        in_dword_masked(HWIO_MMSS_MDP_WD_TIMER_2_CTL2_ADDR, HWIO_MMSS_MDP_WD_TIMER_2_CTL2_RMSK)
#define HWIO_MMSS_MDP_WD_TIMER_2_CTL2_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_WD_TIMER_2_CTL2_ADDR, m)
#define HWIO_MMSS_MDP_WD_TIMER_2_CTL2_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_WD_TIMER_2_CTL2_ADDR,v)
#define HWIO_MMSS_MDP_WD_TIMER_2_CTL2_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_WD_TIMER_2_CTL2_ADDR,m,v,HWIO_MMSS_MDP_WD_TIMER_2_CTL2_IN)
#define HWIO_MMSS_MDP_WD_TIMER_2_CTL2_WD_TIMER_2_HEARTBEAT_ENABLE_BMSK                            0x100
#define HWIO_MMSS_MDP_WD_TIMER_2_CTL2_WD_TIMER_2_HEARTBEAT_ENABLE_SHFT                              0x8
#define HWIO_MMSS_MDP_WD_TIMER_2_CTL2_WD_TIMER_2_GRANULARITY_BMSK                                  0x1e
#define HWIO_MMSS_MDP_WD_TIMER_2_CTL2_WD_TIMER_2_GRANULARITY_SHFT                                   0x1
#define HWIO_MMSS_MDP_WD_TIMER_2_CTL2_WD_TIMER_2_ENABLE_BMSK                                        0x1
#define HWIO_MMSS_MDP_WD_TIMER_2_CTL2_WD_TIMER_2_ENABLE_SHFT                                        0x0

#define HWIO_MMSS_MDP_WD_TIMER_2_LOAD_VALUE_ADDR                                             (MMSS_MDP_PERIPH_TOP1_REG_BASE      + 0x00000038)
#define HWIO_MMSS_MDP_WD_TIMER_2_LOAD_VALUE_RMSK                                             0xffffffff
#define HWIO_MMSS_MDP_WD_TIMER_2_LOAD_VALUE_IN          \
        in_dword_masked(HWIO_MMSS_MDP_WD_TIMER_2_LOAD_VALUE_ADDR, HWIO_MMSS_MDP_WD_TIMER_2_LOAD_VALUE_RMSK)
#define HWIO_MMSS_MDP_WD_TIMER_2_LOAD_VALUE_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_WD_TIMER_2_LOAD_VALUE_ADDR, m)
#define HWIO_MMSS_MDP_WD_TIMER_2_LOAD_VALUE_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_WD_TIMER_2_LOAD_VALUE_ADDR,v)
#define HWIO_MMSS_MDP_WD_TIMER_2_LOAD_VALUE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_WD_TIMER_2_LOAD_VALUE_ADDR,m,v,HWIO_MMSS_MDP_WD_TIMER_2_LOAD_VALUE_IN)
#define HWIO_MMSS_MDP_WD_TIMER_2_LOAD_VALUE_WD_TIMER_2_LOAD_VALUE_BMSK                       0xffffffff
#define HWIO_MMSS_MDP_WD_TIMER_2_LOAD_VALUE_WD_TIMER_2_LOAD_VALUE_SHFT                              0x0

#define HWIO_MMSS_MDP_WD_TIMER_2_STATUS_VALUE_ADDR                                           (MMSS_MDP_PERIPH_TOP1_REG_BASE      + 0x0000003c)
#define HWIO_MMSS_MDP_WD_TIMER_2_STATUS_VALUE_RMSK                                           0xffffffff
#define HWIO_MMSS_MDP_WD_TIMER_2_STATUS_VALUE_IN          \
        in_dword_masked(HWIO_MMSS_MDP_WD_TIMER_2_STATUS_VALUE_ADDR, HWIO_MMSS_MDP_WD_TIMER_2_STATUS_VALUE_RMSK)
#define HWIO_MMSS_MDP_WD_TIMER_2_STATUS_VALUE_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_WD_TIMER_2_STATUS_VALUE_ADDR, m)
#define HWIO_MMSS_MDP_WD_TIMER_2_STATUS_VALUE_WD_TIMER_2_STATUS_VALUE_BMSK                   0xffffffff
#define HWIO_MMSS_MDP_WD_TIMER_2_STATUS_VALUE_WD_TIMER_2_STATUS_VALUE_SHFT                          0x0

#define HWIO_MMSS_MDP_WD_TIMER_3_CTL_ADDR                                                    (MMSS_MDP_PERIPH_TOP1_REG_BASE      + 0x00000040)
#define HWIO_MMSS_MDP_WD_TIMER_3_CTL_RMSK                                                           0x1
#define HWIO_MMSS_MDP_WD_TIMER_3_CTL_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_WD_TIMER_3_CTL_ADDR,v)
#define HWIO_MMSS_MDP_WD_TIMER_3_CTL_WD_TIMER_3_CLEAR_BMSK                                          0x1
#define HWIO_MMSS_MDP_WD_TIMER_3_CTL_WD_TIMER_3_CLEAR_SHFT                                          0x0

#define HWIO_MMSS_MDP_WD_TIMER_3_CTL2_ADDR                                                   (MMSS_MDP_PERIPH_TOP1_REG_BASE      + 0x00000044)
#define HWIO_MMSS_MDP_WD_TIMER_3_CTL2_RMSK                                                        0x11f
#define HWIO_MMSS_MDP_WD_TIMER_3_CTL2_IN          \
        in_dword_masked(HWIO_MMSS_MDP_WD_TIMER_3_CTL2_ADDR, HWIO_MMSS_MDP_WD_TIMER_3_CTL2_RMSK)
#define HWIO_MMSS_MDP_WD_TIMER_3_CTL2_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_WD_TIMER_3_CTL2_ADDR, m)
#define HWIO_MMSS_MDP_WD_TIMER_3_CTL2_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_WD_TIMER_3_CTL2_ADDR,v)
#define HWIO_MMSS_MDP_WD_TIMER_3_CTL2_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_WD_TIMER_3_CTL2_ADDR,m,v,HWIO_MMSS_MDP_WD_TIMER_3_CTL2_IN)
#define HWIO_MMSS_MDP_WD_TIMER_3_CTL2_WD_TIMER_3_HEARTBEAT_ENABLE_BMSK                            0x100
#define HWIO_MMSS_MDP_WD_TIMER_3_CTL2_WD_TIMER_3_HEARTBEAT_ENABLE_SHFT                              0x8
#define HWIO_MMSS_MDP_WD_TIMER_3_CTL2_WD_TIMER_3_GRANULARITY_BMSK                                  0x1e
#define HWIO_MMSS_MDP_WD_TIMER_3_CTL2_WD_TIMER_3_GRANULARITY_SHFT                                   0x1
#define HWIO_MMSS_MDP_WD_TIMER_3_CTL2_WD_TIMER_3_ENABLE_BMSK                                        0x1
#define HWIO_MMSS_MDP_WD_TIMER_3_CTL2_WD_TIMER_3_ENABLE_SHFT                                        0x0

#define HWIO_MMSS_MDP_WD_TIMER_3_LOAD_VALUE_ADDR                                             (MMSS_MDP_PERIPH_TOP1_REG_BASE      + 0x00000048)
#define HWIO_MMSS_MDP_WD_TIMER_3_LOAD_VALUE_RMSK                                             0xffffffff
#define HWIO_MMSS_MDP_WD_TIMER_3_LOAD_VALUE_IN          \
        in_dword_masked(HWIO_MMSS_MDP_WD_TIMER_3_LOAD_VALUE_ADDR, HWIO_MMSS_MDP_WD_TIMER_3_LOAD_VALUE_RMSK)
#define HWIO_MMSS_MDP_WD_TIMER_3_LOAD_VALUE_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_WD_TIMER_3_LOAD_VALUE_ADDR, m)
#define HWIO_MMSS_MDP_WD_TIMER_3_LOAD_VALUE_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_WD_TIMER_3_LOAD_VALUE_ADDR,v)
#define HWIO_MMSS_MDP_WD_TIMER_3_LOAD_VALUE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_WD_TIMER_3_LOAD_VALUE_ADDR,m,v,HWIO_MMSS_MDP_WD_TIMER_3_LOAD_VALUE_IN)
#define HWIO_MMSS_MDP_WD_TIMER_3_LOAD_VALUE_WD_TIMER_3_LOAD_VALUE_BMSK                       0xffffffff
#define HWIO_MMSS_MDP_WD_TIMER_3_LOAD_VALUE_WD_TIMER_3_LOAD_VALUE_SHFT                              0x0

#define HWIO_MMSS_MDP_WD_TIMER_3_STATUS_VALUE_ADDR                                           (MMSS_MDP_PERIPH_TOP1_REG_BASE      + 0x0000004c)
#define HWIO_MMSS_MDP_WD_TIMER_3_STATUS_VALUE_RMSK                                           0xffffffff
#define HWIO_MMSS_MDP_WD_TIMER_3_STATUS_VALUE_IN          \
        in_dword_masked(HWIO_MMSS_MDP_WD_TIMER_3_STATUS_VALUE_ADDR, HWIO_MMSS_MDP_WD_TIMER_3_STATUS_VALUE_RMSK)
#define HWIO_MMSS_MDP_WD_TIMER_3_STATUS_VALUE_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_WD_TIMER_3_STATUS_VALUE_ADDR, m)
#define HWIO_MMSS_MDP_WD_TIMER_3_STATUS_VALUE_WD_TIMER_3_STATUS_VALUE_BMSK                   0xffffffff
#define HWIO_MMSS_MDP_WD_TIMER_3_STATUS_VALUE_WD_TIMER_3_STATUS_VALUE_SHFT                          0x0

#define HWIO_MMSS_MDP_WD_TIMER_4_CTL_ADDR                                                    (MMSS_MDP_PERIPH_TOP1_REG_BASE      + 0x00000050)
#define HWIO_MMSS_MDP_WD_TIMER_4_CTL_RMSK                                                           0x1
#define HWIO_MMSS_MDP_WD_TIMER_4_CTL_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_WD_TIMER_4_CTL_ADDR,v)
#define HWIO_MMSS_MDP_WD_TIMER_4_CTL_WD_TIMER_4_CLEAR_BMSK                                          0x1
#define HWIO_MMSS_MDP_WD_TIMER_4_CTL_WD_TIMER_4_CLEAR_SHFT                                          0x0

#define HWIO_MMSS_MDP_WD_TIMER_4_CTL2_ADDR                                                   (MMSS_MDP_PERIPH_TOP1_REG_BASE      + 0x00000054)
#define HWIO_MMSS_MDP_WD_TIMER_4_CTL2_RMSK                                                        0x11f
#define HWIO_MMSS_MDP_WD_TIMER_4_CTL2_IN          \
        in_dword_masked(HWIO_MMSS_MDP_WD_TIMER_4_CTL2_ADDR, HWIO_MMSS_MDP_WD_TIMER_4_CTL2_RMSK)
#define HWIO_MMSS_MDP_WD_TIMER_4_CTL2_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_WD_TIMER_4_CTL2_ADDR, m)
#define HWIO_MMSS_MDP_WD_TIMER_4_CTL2_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_WD_TIMER_4_CTL2_ADDR,v)
#define HWIO_MMSS_MDP_WD_TIMER_4_CTL2_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_WD_TIMER_4_CTL2_ADDR,m,v,HWIO_MMSS_MDP_WD_TIMER_4_CTL2_IN)
#define HWIO_MMSS_MDP_WD_TIMER_4_CTL2_WD_TIMER_4_HEARTBEAT_ENABLE_BMSK                            0x100
#define HWIO_MMSS_MDP_WD_TIMER_4_CTL2_WD_TIMER_4_HEARTBEAT_ENABLE_SHFT                              0x8
#define HWIO_MMSS_MDP_WD_TIMER_4_CTL2_WD_TIMER_4_GRANULARITY_BMSK                                  0x1e
#define HWIO_MMSS_MDP_WD_TIMER_4_CTL2_WD_TIMER_4_GRANULARITY_SHFT                                   0x1
#define HWIO_MMSS_MDP_WD_TIMER_4_CTL2_WD_TIMER_4_ENABLE_BMSK                                        0x1
#define HWIO_MMSS_MDP_WD_TIMER_4_CTL2_WD_TIMER_4_ENABLE_SHFT                                        0x0

#define HWIO_MMSS_MDP_WD_TIMER_4_LOAD_VALUE_ADDR                                             (MMSS_MDP_PERIPH_TOP1_REG_BASE      + 0x00000058)
#define HWIO_MMSS_MDP_WD_TIMER_4_LOAD_VALUE_RMSK                                             0xffffffff
#define HWIO_MMSS_MDP_WD_TIMER_4_LOAD_VALUE_IN          \
        in_dword_masked(HWIO_MMSS_MDP_WD_TIMER_4_LOAD_VALUE_ADDR, HWIO_MMSS_MDP_WD_TIMER_4_LOAD_VALUE_RMSK)
#define HWIO_MMSS_MDP_WD_TIMER_4_LOAD_VALUE_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_WD_TIMER_4_LOAD_VALUE_ADDR, m)
#define HWIO_MMSS_MDP_WD_TIMER_4_LOAD_VALUE_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_WD_TIMER_4_LOAD_VALUE_ADDR,v)
#define HWIO_MMSS_MDP_WD_TIMER_4_LOAD_VALUE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_WD_TIMER_4_LOAD_VALUE_ADDR,m,v,HWIO_MMSS_MDP_WD_TIMER_4_LOAD_VALUE_IN)
#define HWIO_MMSS_MDP_WD_TIMER_4_LOAD_VALUE_WD_TIMER_4_LOAD_VALUE_BMSK                       0xffffffff
#define HWIO_MMSS_MDP_WD_TIMER_4_LOAD_VALUE_WD_TIMER_4_LOAD_VALUE_SHFT                              0x0

#define HWIO_MMSS_MDP_WD_TIMER_4_STATUS_VALUE_ADDR                                           (MMSS_MDP_PERIPH_TOP1_REG_BASE      + 0x0000005c)
#define HWIO_MMSS_MDP_WD_TIMER_4_STATUS_VALUE_RMSK                                           0xffffffff
#define HWIO_MMSS_MDP_WD_TIMER_4_STATUS_VALUE_IN          \
        in_dword_masked(HWIO_MMSS_MDP_WD_TIMER_4_STATUS_VALUE_ADDR, HWIO_MMSS_MDP_WD_TIMER_4_STATUS_VALUE_RMSK)
#define HWIO_MMSS_MDP_WD_TIMER_4_STATUS_VALUE_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_WD_TIMER_4_STATUS_VALUE_ADDR, m)
#define HWIO_MMSS_MDP_WD_TIMER_4_STATUS_VALUE_WD_TIMER_4_STATUS_VALUE_BMSK                   0xffffffff
#define HWIO_MMSS_MDP_WD_TIMER_4_STATUS_VALUE_WD_TIMER_4_STATUS_VALUE_SHFT                          0x0

#define HWIO_MMSS_MDP_DCE_SEL_ADDR                                                           (MMSS_MDP_PERIPH_TOP1_REG_BASE      + 0x00000060)
#define HWIO_MMSS_MDP_DCE_SEL_RMSK                                                              0xf0007
#define HWIO_MMSS_MDP_DCE_SEL_IN          \
        in_dword_masked(HWIO_MMSS_MDP_DCE_SEL_ADDR, HWIO_MMSS_MDP_DCE_SEL_RMSK)
#define HWIO_MMSS_MDP_DCE_SEL_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_DCE_SEL_ADDR, m)
#define HWIO_MMSS_MDP_DCE_SEL_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_DCE_SEL_ADDR,v)
#define HWIO_MMSS_MDP_DCE_SEL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_DCE_SEL_ADDR,m,v,HWIO_MMSS_MDP_DCE_SEL_IN)
#define HWIO_MMSS_MDP_DCE_SEL_DCE0_SPLIT_INTF_SEL_BMSK                                          0xf0000
#define HWIO_MMSS_MDP_DCE_SEL_DCE0_SPLIT_INTF_SEL_SHFT                                             0x10
#define HWIO_MMSS_MDP_DCE_SEL_DCE1_SEL_BMSK                                                         0x4
#define HWIO_MMSS_MDP_DCE_SEL_DCE1_SEL_SHFT                                                         0x2
#define HWIO_MMSS_MDP_DCE_SEL_DCE0_SEL_BMSK                                                         0x2
#define HWIO_MMSS_MDP_DCE_SEL_DCE0_SEL_SHFT                                                         0x1
#define HWIO_MMSS_MDP_DCE_SEL_PP0_SPLIT_DCE_EN_BMSK                                                 0x1
#define HWIO_MMSS_MDP_DCE_SEL_PP0_SPLIT_DCE_EN_SHFT                                                 0x0

#define HWIO_MMSS_MDP_DSI_ULPS_CLAMP_ENABLE_ADDR                                             (MMSS_MDP_PERIPH_TOP1_REG_BASE      + 0x00000064)
#define HWIO_MMSS_MDP_DSI_ULPS_CLAMP_ENABLE_RMSK                                                    0x3
#define HWIO_MMSS_MDP_DSI_ULPS_CLAMP_ENABLE_IN          \
        in_dword_masked(HWIO_MMSS_MDP_DSI_ULPS_CLAMP_ENABLE_ADDR, HWIO_MMSS_MDP_DSI_ULPS_CLAMP_ENABLE_RMSK)
#define HWIO_MMSS_MDP_DSI_ULPS_CLAMP_ENABLE_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_DSI_ULPS_CLAMP_ENABLE_ADDR, m)
#define HWIO_MMSS_MDP_DSI_ULPS_CLAMP_ENABLE_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_DSI_ULPS_CLAMP_ENABLE_ADDR,v)
#define HWIO_MMSS_MDP_DSI_ULPS_CLAMP_ENABLE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_DSI_ULPS_CLAMP_ENABLE_ADDR,m,v,HWIO_MMSS_MDP_DSI_ULPS_CLAMP_ENABLE_IN)
#define HWIO_MMSS_MDP_DSI_ULPS_CLAMP_ENABLE_DSI1_ULPS_CLAMP_ENABLE_BMSK                             0x2
#define HWIO_MMSS_MDP_DSI_ULPS_CLAMP_ENABLE_DSI1_ULPS_CLAMP_ENABLE_SHFT                             0x1
#define HWIO_MMSS_MDP_DSI_ULPS_CLAMP_ENABLE_DSI0_ULPS_CLAMP_ENABLE_BMSK                             0x1
#define HWIO_MMSS_MDP_DSI_ULPS_CLAMP_ENABLE_DSI0_ULPS_CLAMP_ENABLE_SHFT                             0x0

/*----------------------------------------------------------------------------
 * MODULE: MMSS_MDP_CTL_0
 *--------------------------------------------------------------------------*/

#define HWIO_MMSS_MDP_CTL_0_LAYER_0_ADDR                              (MMSS_MDP_CTL_0_REG_BASE      + 0x00000000)
#define HWIO_MMSS_MDP_CTL_0_LAYER_0_RMSK                              0xffffffff
#define HWIO_MMSS_MDP_CTL_0_LAYER_0_IN          \
        in_dword_masked(HWIO_MMSS_MDP_CTL_0_LAYER_0_ADDR, HWIO_MMSS_MDP_CTL_0_LAYER_0_RMSK)
#define HWIO_MMSS_MDP_CTL_0_LAYER_0_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_CTL_0_LAYER_0_ADDR, m)
#define HWIO_MMSS_MDP_CTL_0_LAYER_0_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_CTL_0_LAYER_0_ADDR,v)
#define HWIO_MMSS_MDP_CTL_0_LAYER_0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_CTL_0_LAYER_0_ADDR,m,v,HWIO_MMSS_MDP_CTL_0_LAYER_0_IN)
#define HWIO_MMSS_MDP_CTL_0_LAYER_0_RGB_3_OUT_BMSK                    0xe0000000
#define HWIO_MMSS_MDP_CTL_0_LAYER_0_RGB_3_OUT_SHFT                          0x1d
#define HWIO_MMSS_MDP_CTL_0_LAYER_0_VIG_3_OUT_BMSK                    0x1c000000
#define HWIO_MMSS_MDP_CTL_0_LAYER_0_VIG_3_OUT_SHFT                          0x1a
#define HWIO_MMSS_MDP_CTL_0_LAYER_0_CURSOR_OUT_BMSK                    0x2000000
#define HWIO_MMSS_MDP_CTL_0_LAYER_0_CURSOR_OUT_SHFT                         0x19
#define HWIO_MMSS_MDP_CTL_0_LAYER_0_BORDER_OUT_BMSK                    0x1000000
#define HWIO_MMSS_MDP_CTL_0_LAYER_0_BORDER_OUT_SHFT                         0x18
#define HWIO_MMSS_MDP_CTL_0_LAYER_0_DMA_1_OUT_BMSK                      0xe00000
#define HWIO_MMSS_MDP_CTL_0_LAYER_0_DMA_1_OUT_SHFT                          0x15
#define HWIO_MMSS_MDP_CTL_0_LAYER_0_DMA_0_OUT_BMSK                      0x1c0000
#define HWIO_MMSS_MDP_CTL_0_LAYER_0_DMA_0_OUT_SHFT                          0x12
#define HWIO_MMSS_MDP_CTL_0_LAYER_0_RGB_2_OUT_BMSK                       0x38000
#define HWIO_MMSS_MDP_CTL_0_LAYER_0_RGB_2_OUT_SHFT                           0xf
#define HWIO_MMSS_MDP_CTL_0_LAYER_0_RGB_1_OUT_BMSK                        0x7000
#define HWIO_MMSS_MDP_CTL_0_LAYER_0_RGB_1_OUT_SHFT                           0xc
#define HWIO_MMSS_MDP_CTL_0_LAYER_0_RGB_0_OUT_BMSK                         0xe00
#define HWIO_MMSS_MDP_CTL_0_LAYER_0_RGB_0_OUT_SHFT                           0x9
#define HWIO_MMSS_MDP_CTL_0_LAYER_0_VIG_2_OUT_BMSK                         0x1c0
#define HWIO_MMSS_MDP_CTL_0_LAYER_0_VIG_2_OUT_SHFT                           0x6
#define HWIO_MMSS_MDP_CTL_0_LAYER_0_VIG_1_OUT_BMSK                          0x38
#define HWIO_MMSS_MDP_CTL_0_LAYER_0_VIG_1_OUT_SHFT                           0x3
#define HWIO_MMSS_MDP_CTL_0_LAYER_0_VIG_0_OUT_BMSK                           0x7
#define HWIO_MMSS_MDP_CTL_0_LAYER_0_VIG_0_OUT_SHFT                           0x0

#define HWIO_MMSS_MDP_CTL_0_LAYER_1_ADDR                              (MMSS_MDP_CTL_0_REG_BASE      + 0x00000004)
#define HWIO_MMSS_MDP_CTL_0_LAYER_1_RMSK                              0xffffffff
#define HWIO_MMSS_MDP_CTL_0_LAYER_1_IN          \
        in_dword_masked(HWIO_MMSS_MDP_CTL_0_LAYER_1_ADDR, HWIO_MMSS_MDP_CTL_0_LAYER_1_RMSK)
#define HWIO_MMSS_MDP_CTL_0_LAYER_1_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_CTL_0_LAYER_1_ADDR, m)
#define HWIO_MMSS_MDP_CTL_0_LAYER_1_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_CTL_0_LAYER_1_ADDR,v)
#define HWIO_MMSS_MDP_CTL_0_LAYER_1_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_CTL_0_LAYER_1_ADDR,m,v,HWIO_MMSS_MDP_CTL_0_LAYER_1_IN)
#define HWIO_MMSS_MDP_CTL_0_LAYER_1_RGB_3_OUT_BMSK                    0xe0000000
#define HWIO_MMSS_MDP_CTL_0_LAYER_1_RGB_3_OUT_SHFT                          0x1d
#define HWIO_MMSS_MDP_CTL_0_LAYER_1_VIG_3_OUT_BMSK                    0x1c000000
#define HWIO_MMSS_MDP_CTL_0_LAYER_1_VIG_3_OUT_SHFT                          0x1a
#define HWIO_MMSS_MDP_CTL_0_LAYER_1_CURSOR_OUT_BMSK                    0x2000000
#define HWIO_MMSS_MDP_CTL_0_LAYER_1_CURSOR_OUT_SHFT                         0x19
#define HWIO_MMSS_MDP_CTL_0_LAYER_1_BORDER_OUT_BMSK                    0x1000000
#define HWIO_MMSS_MDP_CTL_0_LAYER_1_BORDER_OUT_SHFT                         0x18
#define HWIO_MMSS_MDP_CTL_0_LAYER_1_DMA_1_OUT_BMSK                      0xe00000
#define HWIO_MMSS_MDP_CTL_0_LAYER_1_DMA_1_OUT_SHFT                          0x15
#define HWIO_MMSS_MDP_CTL_0_LAYER_1_DMA_0_OUT_BMSK                      0x1c0000
#define HWIO_MMSS_MDP_CTL_0_LAYER_1_DMA_0_OUT_SHFT                          0x12
#define HWIO_MMSS_MDP_CTL_0_LAYER_1_RGB_2_OUT_BMSK                       0x38000
#define HWIO_MMSS_MDP_CTL_0_LAYER_1_RGB_2_OUT_SHFT                           0xf
#define HWIO_MMSS_MDP_CTL_0_LAYER_1_RGB_1_OUT_BMSK                        0x7000
#define HWIO_MMSS_MDP_CTL_0_LAYER_1_RGB_1_OUT_SHFT                           0xc
#define HWIO_MMSS_MDP_CTL_0_LAYER_1_RGB_0_OUT_BMSK                         0xe00
#define HWIO_MMSS_MDP_CTL_0_LAYER_1_RGB_0_OUT_SHFT                           0x9
#define HWIO_MMSS_MDP_CTL_0_LAYER_1_VIG_2_OUT_BMSK                         0x1c0
#define HWIO_MMSS_MDP_CTL_0_LAYER_1_VIG_2_OUT_SHFT                           0x6
#define HWIO_MMSS_MDP_CTL_0_LAYER_1_VIG_1_OUT_BMSK                          0x38
#define HWIO_MMSS_MDP_CTL_0_LAYER_1_VIG_1_OUT_SHFT                           0x3
#define HWIO_MMSS_MDP_CTL_0_LAYER_1_VIG_0_OUT_BMSK                           0x7
#define HWIO_MMSS_MDP_CTL_0_LAYER_1_VIG_0_OUT_SHFT                           0x0

#define HWIO_MMSS_MDP_CTL_0_LAYER_2_ADDR                              (MMSS_MDP_CTL_0_REG_BASE      + 0x00000008)
#define HWIO_MMSS_MDP_CTL_0_LAYER_2_RMSK                              0xffffffff
#define HWIO_MMSS_MDP_CTL_0_LAYER_2_IN          \
        in_dword_masked(HWIO_MMSS_MDP_CTL_0_LAYER_2_ADDR, HWIO_MMSS_MDP_CTL_0_LAYER_2_RMSK)
#define HWIO_MMSS_MDP_CTL_0_LAYER_2_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_CTL_0_LAYER_2_ADDR, m)
#define HWIO_MMSS_MDP_CTL_0_LAYER_2_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_CTL_0_LAYER_2_ADDR,v)
#define HWIO_MMSS_MDP_CTL_0_LAYER_2_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_CTL_0_LAYER_2_ADDR,m,v,HWIO_MMSS_MDP_CTL_0_LAYER_2_IN)
#define HWIO_MMSS_MDP_CTL_0_LAYER_2_RGB_3_OUT_BMSK                    0xe0000000
#define HWIO_MMSS_MDP_CTL_0_LAYER_2_RGB_3_OUT_SHFT                          0x1d
#define HWIO_MMSS_MDP_CTL_0_LAYER_2_VIG_3_OUT_BMSK                    0x1c000000
#define HWIO_MMSS_MDP_CTL_0_LAYER_2_VIG_3_OUT_SHFT                          0x1a
#define HWIO_MMSS_MDP_CTL_0_LAYER_2_CURSOR_OUT_BMSK                    0x2000000
#define HWIO_MMSS_MDP_CTL_0_LAYER_2_CURSOR_OUT_SHFT                         0x19
#define HWIO_MMSS_MDP_CTL_0_LAYER_2_BORDER_OUT_BMSK                    0x1000000
#define HWIO_MMSS_MDP_CTL_0_LAYER_2_BORDER_OUT_SHFT                         0x18
#define HWIO_MMSS_MDP_CTL_0_LAYER_2_DMA_1_OUT_BMSK                      0xe00000
#define HWIO_MMSS_MDP_CTL_0_LAYER_2_DMA_1_OUT_SHFT                          0x15
#define HWIO_MMSS_MDP_CTL_0_LAYER_2_DMA_0_OUT_BMSK                      0x1c0000
#define HWIO_MMSS_MDP_CTL_0_LAYER_2_DMA_0_OUT_SHFT                          0x12
#define HWIO_MMSS_MDP_CTL_0_LAYER_2_RGB_2_OUT_BMSK                       0x38000
#define HWIO_MMSS_MDP_CTL_0_LAYER_2_RGB_2_OUT_SHFT                           0xf
#define HWIO_MMSS_MDP_CTL_0_LAYER_2_RGB_1_OUT_BMSK                        0x7000
#define HWIO_MMSS_MDP_CTL_0_LAYER_2_RGB_1_OUT_SHFT                           0xc
#define HWIO_MMSS_MDP_CTL_0_LAYER_2_RGB_0_OUT_BMSK                         0xe00
#define HWIO_MMSS_MDP_CTL_0_LAYER_2_RGB_0_OUT_SHFT                           0x9
#define HWIO_MMSS_MDP_CTL_0_LAYER_2_VIG_2_OUT_BMSK                         0x1c0
#define HWIO_MMSS_MDP_CTL_0_LAYER_2_VIG_2_OUT_SHFT                           0x6
#define HWIO_MMSS_MDP_CTL_0_LAYER_2_VIG_1_OUT_BMSK                          0x38
#define HWIO_MMSS_MDP_CTL_0_LAYER_2_VIG_1_OUT_SHFT                           0x3
#define HWIO_MMSS_MDP_CTL_0_LAYER_2_VIG_0_OUT_BMSK                           0x7
#define HWIO_MMSS_MDP_CTL_0_LAYER_2_VIG_0_OUT_SHFT                           0x0

#define HWIO_MMSS_MDP_CTL_0_LAYER_3_ADDR                              (MMSS_MDP_CTL_0_REG_BASE      + 0x0000000c)
#define HWIO_MMSS_MDP_CTL_0_LAYER_3_RMSK                              0xffffffff
#define HWIO_MMSS_MDP_CTL_0_LAYER_3_IN          \
        in_dword_masked(HWIO_MMSS_MDP_CTL_0_LAYER_3_ADDR, HWIO_MMSS_MDP_CTL_0_LAYER_3_RMSK)
#define HWIO_MMSS_MDP_CTL_0_LAYER_3_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_CTL_0_LAYER_3_ADDR, m)
#define HWIO_MMSS_MDP_CTL_0_LAYER_3_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_CTL_0_LAYER_3_ADDR,v)
#define HWIO_MMSS_MDP_CTL_0_LAYER_3_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_CTL_0_LAYER_3_ADDR,m,v,HWIO_MMSS_MDP_CTL_0_LAYER_3_IN)
#define HWIO_MMSS_MDP_CTL_0_LAYER_3_RGB_3_OUT_BMSK                    0xe0000000
#define HWIO_MMSS_MDP_CTL_0_LAYER_3_RGB_3_OUT_SHFT                          0x1d
#define HWIO_MMSS_MDP_CTL_0_LAYER_3_VIG_3_OUT_BMSK                    0x1c000000
#define HWIO_MMSS_MDP_CTL_0_LAYER_3_VIG_3_OUT_SHFT                          0x1a
#define HWIO_MMSS_MDP_CTL_0_LAYER_3_CURSOR_OUT_BMSK                    0x2000000
#define HWIO_MMSS_MDP_CTL_0_LAYER_3_CURSOR_OUT_SHFT                         0x19
#define HWIO_MMSS_MDP_CTL_0_LAYER_3_BORDER_OUT_BMSK                    0x1000000
#define HWIO_MMSS_MDP_CTL_0_LAYER_3_BORDER_OUT_SHFT                         0x18
#define HWIO_MMSS_MDP_CTL_0_LAYER_3_DMA_1_OUT_BMSK                      0xe00000
#define HWIO_MMSS_MDP_CTL_0_LAYER_3_DMA_1_OUT_SHFT                          0x15
#define HWIO_MMSS_MDP_CTL_0_LAYER_3_DMA_0_OUT_BMSK                      0x1c0000
#define HWIO_MMSS_MDP_CTL_0_LAYER_3_DMA_0_OUT_SHFT                          0x12
#define HWIO_MMSS_MDP_CTL_0_LAYER_3_RGB_2_OUT_BMSK                       0x38000
#define HWIO_MMSS_MDP_CTL_0_LAYER_3_RGB_2_OUT_SHFT                           0xf
#define HWIO_MMSS_MDP_CTL_0_LAYER_3_RGB_1_OUT_BMSK                        0x7000
#define HWIO_MMSS_MDP_CTL_0_LAYER_3_RGB_1_OUT_SHFT                           0xc
#define HWIO_MMSS_MDP_CTL_0_LAYER_3_RGB_0_OUT_BMSK                         0xe00
#define HWIO_MMSS_MDP_CTL_0_LAYER_3_RGB_0_OUT_SHFT                           0x9
#define HWIO_MMSS_MDP_CTL_0_LAYER_3_VIG_2_OUT_BMSK                         0x1c0
#define HWIO_MMSS_MDP_CTL_0_LAYER_3_VIG_2_OUT_SHFT                           0x6
#define HWIO_MMSS_MDP_CTL_0_LAYER_3_VIG_1_OUT_BMSK                          0x38
#define HWIO_MMSS_MDP_CTL_0_LAYER_3_VIG_1_OUT_SHFT                           0x3
#define HWIO_MMSS_MDP_CTL_0_LAYER_3_VIG_0_OUT_BMSK                           0x7
#define HWIO_MMSS_MDP_CTL_0_LAYER_3_VIG_0_OUT_SHFT                           0x0

#define HWIO_MMSS_MDP_CTL_0_LAYER_4_ADDR                              (MMSS_MDP_CTL_0_REG_BASE      + 0x00000010)
#define HWIO_MMSS_MDP_CTL_0_LAYER_4_RMSK                              0xffffffff
#define HWIO_MMSS_MDP_CTL_0_LAYER_4_IN          \
        in_dword_masked(HWIO_MMSS_MDP_CTL_0_LAYER_4_ADDR, HWIO_MMSS_MDP_CTL_0_LAYER_4_RMSK)
#define HWIO_MMSS_MDP_CTL_0_LAYER_4_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_CTL_0_LAYER_4_ADDR, m)
#define HWIO_MMSS_MDP_CTL_0_LAYER_4_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_CTL_0_LAYER_4_ADDR,v)
#define HWIO_MMSS_MDP_CTL_0_LAYER_4_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_CTL_0_LAYER_4_ADDR,m,v,HWIO_MMSS_MDP_CTL_0_LAYER_4_IN)
#define HWIO_MMSS_MDP_CTL_0_LAYER_4_RGB_3_OUT_BMSK                    0xe0000000
#define HWIO_MMSS_MDP_CTL_0_LAYER_4_RGB_3_OUT_SHFT                          0x1d
#define HWIO_MMSS_MDP_CTL_0_LAYER_4_VIG_3_OUT_BMSK                    0x1c000000
#define HWIO_MMSS_MDP_CTL_0_LAYER_4_VIG_3_OUT_SHFT                          0x1a
#define HWIO_MMSS_MDP_CTL_0_LAYER_4_CURSOR_OUT_BMSK                    0x2000000
#define HWIO_MMSS_MDP_CTL_0_LAYER_4_CURSOR_OUT_SHFT                         0x19
#define HWIO_MMSS_MDP_CTL_0_LAYER_4_BORDER_OUT_BMSK                    0x1000000
#define HWIO_MMSS_MDP_CTL_0_LAYER_4_BORDER_OUT_SHFT                         0x18
#define HWIO_MMSS_MDP_CTL_0_LAYER_4_DMA_1_OUT_BMSK                      0xe00000
#define HWIO_MMSS_MDP_CTL_0_LAYER_4_DMA_1_OUT_SHFT                          0x15
#define HWIO_MMSS_MDP_CTL_0_LAYER_4_DMA_0_OUT_BMSK                      0x1c0000
#define HWIO_MMSS_MDP_CTL_0_LAYER_4_DMA_0_OUT_SHFT                          0x12
#define HWIO_MMSS_MDP_CTL_0_LAYER_4_RGB_2_OUT_BMSK                       0x38000
#define HWIO_MMSS_MDP_CTL_0_LAYER_4_RGB_2_OUT_SHFT                           0xf
#define HWIO_MMSS_MDP_CTL_0_LAYER_4_RGB_1_OUT_BMSK                        0x7000
#define HWIO_MMSS_MDP_CTL_0_LAYER_4_RGB_1_OUT_SHFT                           0xc
#define HWIO_MMSS_MDP_CTL_0_LAYER_4_RGB_0_OUT_BMSK                         0xe00
#define HWIO_MMSS_MDP_CTL_0_LAYER_4_RGB_0_OUT_SHFT                           0x9
#define HWIO_MMSS_MDP_CTL_0_LAYER_4_VIG_2_OUT_BMSK                         0x1c0
#define HWIO_MMSS_MDP_CTL_0_LAYER_4_VIG_2_OUT_SHFT                           0x6
#define HWIO_MMSS_MDP_CTL_0_LAYER_4_VIG_1_OUT_BMSK                          0x38
#define HWIO_MMSS_MDP_CTL_0_LAYER_4_VIG_1_OUT_SHFT                           0x3
#define HWIO_MMSS_MDP_CTL_0_LAYER_4_VIG_0_OUT_BMSK                           0x7
#define HWIO_MMSS_MDP_CTL_0_LAYER_4_VIG_0_OUT_SHFT                           0x0

#define HWIO_MMSS_MDP_CTL_0_LAYER_5_ADDR                              (MMSS_MDP_CTL_0_REG_BASE      + 0x00000024)
#define HWIO_MMSS_MDP_CTL_0_LAYER_5_RMSK                              0xffffffff
#define HWIO_MMSS_MDP_CTL_0_LAYER_5_IN          \
        in_dword_masked(HWIO_MMSS_MDP_CTL_0_LAYER_5_ADDR, HWIO_MMSS_MDP_CTL_0_LAYER_5_RMSK)
#define HWIO_MMSS_MDP_CTL_0_LAYER_5_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_CTL_0_LAYER_5_ADDR, m)
#define HWIO_MMSS_MDP_CTL_0_LAYER_5_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_CTL_0_LAYER_5_ADDR,v)
#define HWIO_MMSS_MDP_CTL_0_LAYER_5_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_CTL_0_LAYER_5_ADDR,m,v,HWIO_MMSS_MDP_CTL_0_LAYER_5_IN)
#define HWIO_MMSS_MDP_CTL_0_LAYER_5_RGB_3_OUT_BMSK                    0xe0000000
#define HWIO_MMSS_MDP_CTL_0_LAYER_5_RGB_3_OUT_SHFT                          0x1d
#define HWIO_MMSS_MDP_CTL_0_LAYER_5_VIG_3_OUT_BMSK                    0x1c000000
#define HWIO_MMSS_MDP_CTL_0_LAYER_5_VIG_3_OUT_SHFT                          0x1a
#define HWIO_MMSS_MDP_CTL_0_LAYER_5_CURSOR_OUT_BMSK                    0x2000000
#define HWIO_MMSS_MDP_CTL_0_LAYER_5_CURSOR_OUT_SHFT                         0x19
#define HWIO_MMSS_MDP_CTL_0_LAYER_5_BORDER_OUT_BMSK                    0x1000000
#define HWIO_MMSS_MDP_CTL_0_LAYER_5_BORDER_OUT_SHFT                         0x18
#define HWIO_MMSS_MDP_CTL_0_LAYER_5_DMA_1_OUT_BMSK                      0xe00000
#define HWIO_MMSS_MDP_CTL_0_LAYER_5_DMA_1_OUT_SHFT                          0x15
#define HWIO_MMSS_MDP_CTL_0_LAYER_5_DMA_0_OUT_BMSK                      0x1c0000
#define HWIO_MMSS_MDP_CTL_0_LAYER_5_DMA_0_OUT_SHFT                          0x12
#define HWIO_MMSS_MDP_CTL_0_LAYER_5_RGB_2_OUT_BMSK                       0x38000
#define HWIO_MMSS_MDP_CTL_0_LAYER_5_RGB_2_OUT_SHFT                           0xf
#define HWIO_MMSS_MDP_CTL_0_LAYER_5_RGB_1_OUT_BMSK                        0x7000
#define HWIO_MMSS_MDP_CTL_0_LAYER_5_RGB_1_OUT_SHFT                           0xc
#define HWIO_MMSS_MDP_CTL_0_LAYER_5_RGB_0_OUT_BMSK                         0xe00
#define HWIO_MMSS_MDP_CTL_0_LAYER_5_RGB_0_OUT_SHFT                           0x9
#define HWIO_MMSS_MDP_CTL_0_LAYER_5_VIG_2_OUT_BMSK                         0x1c0
#define HWIO_MMSS_MDP_CTL_0_LAYER_5_VIG_2_OUT_SHFT                           0x6
#define HWIO_MMSS_MDP_CTL_0_LAYER_5_VIG_1_OUT_BMSK                          0x38
#define HWIO_MMSS_MDP_CTL_0_LAYER_5_VIG_1_OUT_SHFT                           0x3
#define HWIO_MMSS_MDP_CTL_0_LAYER_5_VIG_0_OUT_BMSK                           0x7
#define HWIO_MMSS_MDP_CTL_0_LAYER_5_VIG_0_OUT_SHFT                           0x0

#define HWIO_MMSS_MDP_CTL_0_TOP_ADDR                                  (MMSS_MDP_CTL_0_REG_BASE      + 0x00000014)
#define HWIO_MMSS_MDP_CTL_0_TOP_RMSK                                  0xf07bffff
#define HWIO_MMSS_MDP_CTL_0_TOP_IN          \
        in_dword_masked(HWIO_MMSS_MDP_CTL_0_TOP_ADDR, HWIO_MMSS_MDP_CTL_0_TOP_RMSK)
#define HWIO_MMSS_MDP_CTL_0_TOP_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_CTL_0_TOP_ADDR, m)
#define HWIO_MMSS_MDP_CTL_0_TOP_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_CTL_0_TOP_ADDR,v)
#define HWIO_MMSS_MDP_CTL_0_TOP_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_CTL_0_TOP_ADDR,m,v,HWIO_MMSS_MDP_CTL_0_TOP_IN)
#define HWIO_MMSS_MDP_CTL_0_TOP_VP_SEL_BMSK                           0xf0000000
#define HWIO_MMSS_MDP_CTL_0_TOP_VP_SEL_SHFT                                 0x1c
#define HWIO_MMSS_MDP_CTL_0_TOP_PACK_3D_MODE_BMSK                       0x700000
#define HWIO_MMSS_MDP_CTL_0_TOP_PACK_3D_MODE_SHFT                           0x14
#define HWIO_MMSS_MDP_CTL_0_TOP_PACK_3D_OUT_BMSK                         0x80000
#define HWIO_MMSS_MDP_CTL_0_TOP_PACK_3D_OUT_SHFT                            0x13
#define HWIO_MMSS_MDP_CTL_0_TOP_MODE_SEL_BMSK                            0x20000
#define HWIO_MMSS_MDP_CTL_0_TOP_MODE_SEL_SHFT                               0x11
#define HWIO_MMSS_MDP_CTL_0_TOP_STREAM_SEL_BMSK                          0x18000
#define HWIO_MMSS_MDP_CTL_0_TOP_STREAM_SEL_SHFT                              0xf
#define HWIO_MMSS_MDP_CTL_0_TOP_CORE_SEL_BMSK                             0x6000
#define HWIO_MMSS_MDP_CTL_0_TOP_CORE_SEL_SHFT                                0xd
#define HWIO_MMSS_MDP_CTL_0_TOP_DSPP_SEL_BMSK                             0x1800
#define HWIO_MMSS_MDP_CTL_0_TOP_DSPP_SEL_SHFT                                0xb
#define HWIO_MMSS_MDP_CTL_0_TOP_PING_PONG_SEL_BMSK                         0x700
#define HWIO_MMSS_MDP_CTL_0_TOP_PING_PONG_SEL_SHFT                           0x8
#define HWIO_MMSS_MDP_CTL_0_TOP_OUT_SEL_BMSK                                0xf0
#define HWIO_MMSS_MDP_CTL_0_TOP_OUT_SEL_SHFT                                 0x4
#define HWIO_MMSS_MDP_CTL_0_TOP_MEM_SEL_BMSK                                 0xf
#define HWIO_MMSS_MDP_CTL_0_TOP_MEM_SEL_SHFT                                 0x0

#define HWIO_MMSS_MDP_CTL_0_FLUSH_ADDR                                (MMSS_MDP_CTL_0_REG_BASE      + 0x00000018)
#define HWIO_MMSS_MDP_CTL_0_FLUSH_RMSK                                0xf7ffffff
#define HWIO_MMSS_MDP_CTL_0_FLUSH_IN          \
        in_dword_masked(HWIO_MMSS_MDP_CTL_0_FLUSH_ADDR, HWIO_MMSS_MDP_CTL_0_FLUSH_RMSK)
#define HWIO_MMSS_MDP_CTL_0_FLUSH_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_CTL_0_FLUSH_ADDR, m)
#define HWIO_MMSS_MDP_CTL_0_FLUSH_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_CTL_0_FLUSH_ADDR,v)
#define HWIO_MMSS_MDP_CTL_0_FLUSH_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_CTL_0_FLUSH_ADDR,m,v,HWIO_MMSS_MDP_CTL_0_FLUSH_IN)
#define HWIO_MMSS_MDP_CTL_0_FLUSH_TIMING_0_BMSK                       0x80000000
#define HWIO_MMSS_MDP_CTL_0_FLUSH_TIMING_0_SHFT                             0x1f
#define HWIO_MMSS_MDP_CTL_0_FLUSH_TIMING_1_BMSK                       0x40000000
#define HWIO_MMSS_MDP_CTL_0_FLUSH_TIMING_1_SHFT                             0x1e
#define HWIO_MMSS_MDP_CTL_0_FLUSH_TIMING_2_BMSK                       0x20000000
#define HWIO_MMSS_MDP_CTL_0_FLUSH_TIMING_2_SHFT                             0x1d
#define HWIO_MMSS_MDP_CTL_0_FLUSH_TIMING_3_BMSK                       0x10000000
#define HWIO_MMSS_MDP_CTL_0_FLUSH_TIMING_3_SHFT                             0x1c
#define HWIO_MMSS_MDP_CTL_0_FLUSH_CDM_0_BMSK                           0x4000000
#define HWIO_MMSS_MDP_CTL_0_FLUSH_CDM_0_SHFT                                0x1a
#define HWIO_MMSS_MDP_CTL_0_FLUSH_DMA_3_BMSK                           0x2000000
#define HWIO_MMSS_MDP_CTL_0_FLUSH_DMA_3_SHFT                                0x19
#define HWIO_MMSS_MDP_CTL_0_FLUSH_DMA_2_BMSK                           0x1000000
#define HWIO_MMSS_MDP_CTL_0_FLUSH_DMA_2_SHFT                                0x18
#define HWIO_MMSS_MDP_CTL_0_FLUSH_CURSOR_1_BMSK                         0x800000
#define HWIO_MMSS_MDP_CTL_0_FLUSH_CURSOR_1_SHFT                             0x17
#define HWIO_MMSS_MDP_CTL_0_FLUSH_CURSOR_0_BMSK                         0x400000
#define HWIO_MMSS_MDP_CTL_0_FLUSH_CURSOR_0_SHFT                             0x16
#define HWIO_MMSS_MDP_CTL_0_FLUSH_DSPP_3_BMSK                           0x200000
#define HWIO_MMSS_MDP_CTL_0_FLUSH_DSPP_3_SHFT                               0x15
#define HWIO_MMSS_MDP_CTL_0_FLUSH_LAYER_MIXER_5_BMSK                    0x100000
#define HWIO_MMSS_MDP_CTL_0_FLUSH_LAYER_MIXER_5_SHFT                        0x14
#define HWIO_MMSS_MDP_CTL_0_FLUSH_RGB_3_BMSK                             0x80000
#define HWIO_MMSS_MDP_CTL_0_FLUSH_RGB_3_SHFT                                0x13
#define HWIO_MMSS_MDP_CTL_0_FLUSH_VIG_3_BMSK                             0x40000
#define HWIO_MMSS_MDP_CTL_0_FLUSH_VIG_3_SHFT                                0x12
#define HWIO_MMSS_MDP_CTL_0_FLUSH_CTL_BMSK                               0x20000
#define HWIO_MMSS_MDP_CTL_0_FLUSH_CTL_SHFT                                  0x11
#define HWIO_MMSS_MDP_CTL_0_FLUSH_WB_BMSK                                0x10000
#define HWIO_MMSS_MDP_CTL_0_FLUSH_WB_SHFT                                   0x10
#define HWIO_MMSS_MDP_CTL_0_FLUSH_DSPP_2_BMSK                             0x8000
#define HWIO_MMSS_MDP_CTL_0_FLUSH_DSPP_2_SHFT                                0xf
#define HWIO_MMSS_MDP_CTL_0_FLUSH_DSPP_1_BMSK                             0x4000
#define HWIO_MMSS_MDP_CTL_0_FLUSH_DSPP_1_SHFT                                0xe
#define HWIO_MMSS_MDP_CTL_0_FLUSH_DSPP_0_BMSK                             0x2000
#define HWIO_MMSS_MDP_CTL_0_FLUSH_DSPP_0_SHFT                                0xd
#define HWIO_MMSS_MDP_CTL_0_FLUSH_DMA_1_BMSK                              0x1000
#define HWIO_MMSS_MDP_CTL_0_FLUSH_DMA_1_SHFT                                 0xc
#define HWIO_MMSS_MDP_CTL_0_FLUSH_DMA_0_BMSK                               0x800
#define HWIO_MMSS_MDP_CTL_0_FLUSH_DMA_0_SHFT                                 0xb
#define HWIO_MMSS_MDP_CTL_0_FLUSH_LAYER_MIXER_4_BMSK                       0x400
#define HWIO_MMSS_MDP_CTL_0_FLUSH_LAYER_MIXER_4_SHFT                         0xa
#define HWIO_MMSS_MDP_CTL_0_FLUSH_LAYER_MIXER_3_BMSK                       0x200
#define HWIO_MMSS_MDP_CTL_0_FLUSH_LAYER_MIXER_3_SHFT                         0x9
#define HWIO_MMSS_MDP_CTL_0_FLUSH_LAYER_MIXER_2_BMSK                       0x100
#define HWIO_MMSS_MDP_CTL_0_FLUSH_LAYER_MIXER_2_SHFT                         0x8
#define HWIO_MMSS_MDP_CTL_0_FLUSH_LAYER_MIXER_1_BMSK                        0x80
#define HWIO_MMSS_MDP_CTL_0_FLUSH_LAYER_MIXER_1_SHFT                         0x7
#define HWIO_MMSS_MDP_CTL_0_FLUSH_LAYER_MIXER_0_BMSK                        0x40
#define HWIO_MMSS_MDP_CTL_0_FLUSH_LAYER_MIXER_0_SHFT                         0x6
#define HWIO_MMSS_MDP_CTL_0_FLUSH_RGB_2_BMSK                                0x20
#define HWIO_MMSS_MDP_CTL_0_FLUSH_RGB_2_SHFT                                 0x5
#define HWIO_MMSS_MDP_CTL_0_FLUSH_RGB_1_BMSK                                0x10
#define HWIO_MMSS_MDP_CTL_0_FLUSH_RGB_1_SHFT                                 0x4
#define HWIO_MMSS_MDP_CTL_0_FLUSH_RGB_0_BMSK                                 0x8
#define HWIO_MMSS_MDP_CTL_0_FLUSH_RGB_0_SHFT                                 0x3
#define HWIO_MMSS_MDP_CTL_0_FLUSH_VIG_2_BMSK                                 0x4
#define HWIO_MMSS_MDP_CTL_0_FLUSH_VIG_2_SHFT                                 0x2
#define HWIO_MMSS_MDP_CTL_0_FLUSH_VIG_1_BMSK                                 0x2
#define HWIO_MMSS_MDP_CTL_0_FLUSH_VIG_1_SHFT                                 0x1
#define HWIO_MMSS_MDP_CTL_0_FLUSH_VIG_0_BMSK                                 0x1
#define HWIO_MMSS_MDP_CTL_0_FLUSH_VIG_0_SHFT                                 0x0

#define HWIO_MMSS_MDP_CTL_0_CTL_START_ADDR                            (MMSS_MDP_CTL_0_REG_BASE      + 0x0000001c)
#define HWIO_MMSS_MDP_CTL_0_CTL_START_RMSK                                   0x1
#define HWIO_MMSS_MDP_CTL_0_CTL_START_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_CTL_0_CTL_START_ADDR,v)
#define HWIO_MMSS_MDP_CTL_0_CTL_START_START_BMSK                             0x1
#define HWIO_MMSS_MDP_CTL_0_CTL_START_START_SHFT                             0x0

#define HWIO_MMSS_MDP_CTL_0_PACK_3D_ADDR                              (MMSS_MDP_CTL_0_REG_BASE      + 0x00000020)
#define HWIO_MMSS_MDP_CTL_0_PACK_3D_RMSK                              0xffffffff
#define HWIO_MMSS_MDP_CTL_0_PACK_3D_IN          \
        in_dword_masked(HWIO_MMSS_MDP_CTL_0_PACK_3D_ADDR, HWIO_MMSS_MDP_CTL_0_PACK_3D_RMSK)
#define HWIO_MMSS_MDP_CTL_0_PACK_3D_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_CTL_0_PACK_3D_ADDR, m)
#define HWIO_MMSS_MDP_CTL_0_PACK_3D_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_CTL_0_PACK_3D_ADDR,v)
#define HWIO_MMSS_MDP_CTL_0_PACK_3D_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_CTL_0_PACK_3D_ADDR,m,v,HWIO_MMSS_MDP_CTL_0_PACK_3D_IN)
#define HWIO_MMSS_MDP_CTL_0_PACK_3D_H_INTERVAL_BMSK                   0xffff0000
#define HWIO_MMSS_MDP_CTL_0_PACK_3D_H_INTERVAL_SHFT                         0x10
#define HWIO_MMSS_MDP_CTL_0_PACK_3D_V_INTERVAL_BMSK                       0xffff
#define HWIO_MMSS_MDP_CTL_0_PACK_3D_V_INTERVAL_SHFT                          0x0

#define HWIO_MMSS_MDP_CTL_0_SW_RESET_ADDR                             (MMSS_MDP_CTL_0_REG_BASE      + 0x00000030)
#define HWIO_MMSS_MDP_CTL_0_SW_RESET_RMSK                                    0x1
#define HWIO_MMSS_MDP_CTL_0_SW_RESET_IN          \
        in_dword_masked(HWIO_MMSS_MDP_CTL_0_SW_RESET_ADDR, HWIO_MMSS_MDP_CTL_0_SW_RESET_RMSK)
#define HWIO_MMSS_MDP_CTL_0_SW_RESET_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_CTL_0_SW_RESET_ADDR, m)
#define HWIO_MMSS_MDP_CTL_0_SW_RESET_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_CTL_0_SW_RESET_ADDR,v)
#define HWIO_MMSS_MDP_CTL_0_SW_RESET_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_CTL_0_SW_RESET_ADDR,m,v,HWIO_MMSS_MDP_CTL_0_SW_RESET_IN)
#define HWIO_MMSS_MDP_CTL_0_SW_RESET_RESET_BMSK                              0x1
#define HWIO_MMSS_MDP_CTL_0_SW_RESET_RESET_SHFT                              0x0

#define HWIO_MMSS_MDP_CTL_0_LAYER_0_EXT_ADDR                          (MMSS_MDP_CTL_0_REG_BASE      + 0x00000040)
#define HWIO_MMSS_MDP_CTL_0_LAYER_0_EXT_RMSK                          0x3cf55555
#define HWIO_MMSS_MDP_CTL_0_LAYER_0_EXT_IN          \
        in_dword_masked(HWIO_MMSS_MDP_CTL_0_LAYER_0_EXT_ADDR, HWIO_MMSS_MDP_CTL_0_LAYER_0_EXT_RMSK)
#define HWIO_MMSS_MDP_CTL_0_LAYER_0_EXT_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_CTL_0_LAYER_0_EXT_ADDR, m)
#define HWIO_MMSS_MDP_CTL_0_LAYER_0_EXT_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_CTL_0_LAYER_0_EXT_ADDR,v)
#define HWIO_MMSS_MDP_CTL_0_LAYER_0_EXT_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_CTL_0_LAYER_0_EXT_ADDR,m,v,HWIO_MMSS_MDP_CTL_0_LAYER_0_EXT_IN)
#define HWIO_MMSS_MDP_CTL_0_LAYER_0_EXT_CURSOR_1_OUT_BMSK             0x3c000000
#define HWIO_MMSS_MDP_CTL_0_LAYER_0_EXT_CURSOR_1_OUT_SHFT                   0x1a
#define HWIO_MMSS_MDP_CTL_0_LAYER_0_EXT_CURSOR_0_OUT_BMSK               0xf00000
#define HWIO_MMSS_MDP_CTL_0_LAYER_0_EXT_CURSOR_0_OUT_SHFT                   0x14
#define HWIO_MMSS_MDP_CTL_0_LAYER_0_EXT_DMA_1_OUT_BIT3_BMSK              0x40000
#define HWIO_MMSS_MDP_CTL_0_LAYER_0_EXT_DMA_1_OUT_BIT3_SHFT                 0x12
#define HWIO_MMSS_MDP_CTL_0_LAYER_0_EXT_DMA_0_OUT_BIT3_BMSK              0x10000
#define HWIO_MMSS_MDP_CTL_0_LAYER_0_EXT_DMA_0_OUT_BIT3_SHFT                 0x10
#define HWIO_MMSS_MDP_CTL_0_LAYER_0_EXT_RGB_3_OUT_BIT3_BMSK               0x4000
#define HWIO_MMSS_MDP_CTL_0_LAYER_0_EXT_RGB_3_OUT_BIT3_SHFT                  0xe
#define HWIO_MMSS_MDP_CTL_0_LAYER_0_EXT_RGB_2_OUT_BIT3_BMSK               0x1000
#define HWIO_MMSS_MDP_CTL_0_LAYER_0_EXT_RGB_2_OUT_BIT3_SHFT                  0xc
#define HWIO_MMSS_MDP_CTL_0_LAYER_0_EXT_RGB_1_OUT_BIT3_BMSK                0x400
#define HWIO_MMSS_MDP_CTL_0_LAYER_0_EXT_RGB_1_OUT_BIT3_SHFT                  0xa
#define HWIO_MMSS_MDP_CTL_0_LAYER_0_EXT_RGB_0_OUT_BIT3_BMSK                0x100
#define HWIO_MMSS_MDP_CTL_0_LAYER_0_EXT_RGB_0_OUT_BIT3_SHFT                  0x8
#define HWIO_MMSS_MDP_CTL_0_LAYER_0_EXT_VIG_3_OUT_BIT3_BMSK                 0x40
#define HWIO_MMSS_MDP_CTL_0_LAYER_0_EXT_VIG_3_OUT_BIT3_SHFT                  0x6
#define HWIO_MMSS_MDP_CTL_0_LAYER_0_EXT_VIG_2_OUT_BIT3_BMSK                 0x10
#define HWIO_MMSS_MDP_CTL_0_LAYER_0_EXT_VIG_2_OUT_BIT3_SHFT                  0x4
#define HWIO_MMSS_MDP_CTL_0_LAYER_0_EXT_VIG_1_OUT_BIT3_BMSK                  0x4
#define HWIO_MMSS_MDP_CTL_0_LAYER_0_EXT_VIG_1_OUT_BIT3_SHFT                  0x2
#define HWIO_MMSS_MDP_CTL_0_LAYER_0_EXT_VIG_0_OUT_BIT3_BMSK                  0x1
#define HWIO_MMSS_MDP_CTL_0_LAYER_0_EXT_VIG_0_OUT_BIT3_SHFT                  0x0

#define HWIO_MMSS_MDP_CTL_0_LAYER_1_EXT_ADDR                          (MMSS_MDP_CTL_0_REG_BASE      + 0x00000044)
#define HWIO_MMSS_MDP_CTL_0_LAYER_1_EXT_RMSK                          0x3cf55555
#define HWIO_MMSS_MDP_CTL_0_LAYER_1_EXT_IN          \
        in_dword_masked(HWIO_MMSS_MDP_CTL_0_LAYER_1_EXT_ADDR, HWIO_MMSS_MDP_CTL_0_LAYER_1_EXT_RMSK)
#define HWIO_MMSS_MDP_CTL_0_LAYER_1_EXT_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_CTL_0_LAYER_1_EXT_ADDR, m)
#define HWIO_MMSS_MDP_CTL_0_LAYER_1_EXT_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_CTL_0_LAYER_1_EXT_ADDR,v)
#define HWIO_MMSS_MDP_CTL_0_LAYER_1_EXT_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_CTL_0_LAYER_1_EXT_ADDR,m,v,HWIO_MMSS_MDP_CTL_0_LAYER_1_EXT_IN)
#define HWIO_MMSS_MDP_CTL_0_LAYER_1_EXT_CURSOR_1_OUT_BMSK             0x3c000000
#define HWIO_MMSS_MDP_CTL_0_LAYER_1_EXT_CURSOR_1_OUT_SHFT                   0x1a
#define HWIO_MMSS_MDP_CTL_0_LAYER_1_EXT_CURSOR_0_OUT_BMSK               0xf00000
#define HWIO_MMSS_MDP_CTL_0_LAYER_1_EXT_CURSOR_0_OUT_SHFT                   0x14
#define HWIO_MMSS_MDP_CTL_0_LAYER_1_EXT_DMA_1_OUT_BIT3_BMSK              0x40000
#define HWIO_MMSS_MDP_CTL_0_LAYER_1_EXT_DMA_1_OUT_BIT3_SHFT                 0x12
#define HWIO_MMSS_MDP_CTL_0_LAYER_1_EXT_DMA_0_OUT_BIT3_BMSK              0x10000
#define HWIO_MMSS_MDP_CTL_0_LAYER_1_EXT_DMA_0_OUT_BIT3_SHFT                 0x10
#define HWIO_MMSS_MDP_CTL_0_LAYER_1_EXT_RGB_3_OUT_BIT3_BMSK               0x4000
#define HWIO_MMSS_MDP_CTL_0_LAYER_1_EXT_RGB_3_OUT_BIT3_SHFT                  0xe
#define HWIO_MMSS_MDP_CTL_0_LAYER_1_EXT_RGB_2_OUT_BIT3_BMSK               0x1000
#define HWIO_MMSS_MDP_CTL_0_LAYER_1_EXT_RGB_2_OUT_BIT3_SHFT                  0xc
#define HWIO_MMSS_MDP_CTL_0_LAYER_1_EXT_RGB_1_OUT_BIT3_BMSK                0x400
#define HWIO_MMSS_MDP_CTL_0_LAYER_1_EXT_RGB_1_OUT_BIT3_SHFT                  0xa
#define HWIO_MMSS_MDP_CTL_0_LAYER_1_EXT_RGB_0_OUT_BIT3_BMSK                0x100
#define HWIO_MMSS_MDP_CTL_0_LAYER_1_EXT_RGB_0_OUT_BIT3_SHFT                  0x8
#define HWIO_MMSS_MDP_CTL_0_LAYER_1_EXT_VIG_3_OUT_BIT3_BMSK                 0x40
#define HWIO_MMSS_MDP_CTL_0_LAYER_1_EXT_VIG_3_OUT_BIT3_SHFT                  0x6
#define HWIO_MMSS_MDP_CTL_0_LAYER_1_EXT_VIG_2_OUT_BIT3_BMSK                 0x10
#define HWIO_MMSS_MDP_CTL_0_LAYER_1_EXT_VIG_2_OUT_BIT3_SHFT                  0x4
#define HWIO_MMSS_MDP_CTL_0_LAYER_1_EXT_VIG_1_OUT_BIT3_BMSK                  0x4
#define HWIO_MMSS_MDP_CTL_0_LAYER_1_EXT_VIG_1_OUT_BIT3_SHFT                  0x2
#define HWIO_MMSS_MDP_CTL_0_LAYER_1_EXT_VIG_0_OUT_BIT3_BMSK                  0x1
#define HWIO_MMSS_MDP_CTL_0_LAYER_1_EXT_VIG_0_OUT_BIT3_SHFT                  0x0

#define HWIO_MMSS_MDP_CTL_0_LAYER_2_EXT_ADDR                          (MMSS_MDP_CTL_0_REG_BASE      + 0x00000048)
#define HWIO_MMSS_MDP_CTL_0_LAYER_2_EXT_RMSK                          0x3cf55555
#define HWIO_MMSS_MDP_CTL_0_LAYER_2_EXT_IN          \
        in_dword_masked(HWIO_MMSS_MDP_CTL_0_LAYER_2_EXT_ADDR, HWIO_MMSS_MDP_CTL_0_LAYER_2_EXT_RMSK)
#define HWIO_MMSS_MDP_CTL_0_LAYER_2_EXT_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_CTL_0_LAYER_2_EXT_ADDR, m)
#define HWIO_MMSS_MDP_CTL_0_LAYER_2_EXT_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_CTL_0_LAYER_2_EXT_ADDR,v)
#define HWIO_MMSS_MDP_CTL_0_LAYER_2_EXT_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_CTL_0_LAYER_2_EXT_ADDR,m,v,HWIO_MMSS_MDP_CTL_0_LAYER_2_EXT_IN)
#define HWIO_MMSS_MDP_CTL_0_LAYER_2_EXT_CURSOR_1_OUT_BMSK             0x3c000000
#define HWIO_MMSS_MDP_CTL_0_LAYER_2_EXT_CURSOR_1_OUT_SHFT                   0x1a
#define HWIO_MMSS_MDP_CTL_0_LAYER_2_EXT_CURSOR_0_OUT_BMSK               0xf00000
#define HWIO_MMSS_MDP_CTL_0_LAYER_2_EXT_CURSOR_0_OUT_SHFT                   0x14
#define HWIO_MMSS_MDP_CTL_0_LAYER_2_EXT_DMA_1_OUT_BIT3_BMSK              0x40000
#define HWIO_MMSS_MDP_CTL_0_LAYER_2_EXT_DMA_1_OUT_BIT3_SHFT                 0x12
#define HWIO_MMSS_MDP_CTL_0_LAYER_2_EXT_DMA_0_OUT_BIT3_BMSK              0x10000
#define HWIO_MMSS_MDP_CTL_0_LAYER_2_EXT_DMA_0_OUT_BIT3_SHFT                 0x10
#define HWIO_MMSS_MDP_CTL_0_LAYER_2_EXT_RGB_3_OUT_BIT3_BMSK               0x4000
#define HWIO_MMSS_MDP_CTL_0_LAYER_2_EXT_RGB_3_OUT_BIT3_SHFT                  0xe
#define HWIO_MMSS_MDP_CTL_0_LAYER_2_EXT_RGB_2_OUT_BIT3_BMSK               0x1000
#define HWIO_MMSS_MDP_CTL_0_LAYER_2_EXT_RGB_2_OUT_BIT3_SHFT                  0xc
#define HWIO_MMSS_MDP_CTL_0_LAYER_2_EXT_RGB_1_OUT_BIT3_BMSK                0x400
#define HWIO_MMSS_MDP_CTL_0_LAYER_2_EXT_RGB_1_OUT_BIT3_SHFT                  0xa
#define HWIO_MMSS_MDP_CTL_0_LAYER_2_EXT_RGB_0_OUT_BIT3_BMSK                0x100
#define HWIO_MMSS_MDP_CTL_0_LAYER_2_EXT_RGB_0_OUT_BIT3_SHFT                  0x8
#define HWIO_MMSS_MDP_CTL_0_LAYER_2_EXT_VIG_3_OUT_BIT3_BMSK                 0x40
#define HWIO_MMSS_MDP_CTL_0_LAYER_2_EXT_VIG_3_OUT_BIT3_SHFT                  0x6
#define HWIO_MMSS_MDP_CTL_0_LAYER_2_EXT_VIG_2_OUT_BIT3_BMSK                 0x10
#define HWIO_MMSS_MDP_CTL_0_LAYER_2_EXT_VIG_2_OUT_BIT3_SHFT                  0x4
#define HWIO_MMSS_MDP_CTL_0_LAYER_2_EXT_VIG_1_OUT_BIT3_BMSK                  0x4
#define HWIO_MMSS_MDP_CTL_0_LAYER_2_EXT_VIG_1_OUT_BIT3_SHFT                  0x2
#define HWIO_MMSS_MDP_CTL_0_LAYER_2_EXT_VIG_0_OUT_BIT3_BMSK                  0x1
#define HWIO_MMSS_MDP_CTL_0_LAYER_2_EXT_VIG_0_OUT_BIT3_SHFT                  0x0

#define HWIO_MMSS_MDP_CTL_0_LAYER_3_EXT_ADDR                          (MMSS_MDP_CTL_0_REG_BASE      + 0x0000004c)
#define HWIO_MMSS_MDP_CTL_0_LAYER_3_EXT_RMSK                          0x3cf55555
#define HWIO_MMSS_MDP_CTL_0_LAYER_3_EXT_IN          \
        in_dword_masked(HWIO_MMSS_MDP_CTL_0_LAYER_3_EXT_ADDR, HWIO_MMSS_MDP_CTL_0_LAYER_3_EXT_RMSK)
#define HWIO_MMSS_MDP_CTL_0_LAYER_3_EXT_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_CTL_0_LAYER_3_EXT_ADDR, m)
#define HWIO_MMSS_MDP_CTL_0_LAYER_3_EXT_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_CTL_0_LAYER_3_EXT_ADDR,v)
#define HWIO_MMSS_MDP_CTL_0_LAYER_3_EXT_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_CTL_0_LAYER_3_EXT_ADDR,m,v,HWIO_MMSS_MDP_CTL_0_LAYER_3_EXT_IN)
#define HWIO_MMSS_MDP_CTL_0_LAYER_3_EXT_CURSOR_1_OUT_BMSK             0x3c000000
#define HWIO_MMSS_MDP_CTL_0_LAYER_3_EXT_CURSOR_1_OUT_SHFT                   0x1a
#define HWIO_MMSS_MDP_CTL_0_LAYER_3_EXT_CURSOR_0_OUT_BMSK               0xf00000
#define HWIO_MMSS_MDP_CTL_0_LAYER_3_EXT_CURSOR_0_OUT_SHFT                   0x14
#define HWIO_MMSS_MDP_CTL_0_LAYER_3_EXT_DMA_1_OUT_BIT3_BMSK              0x40000
#define HWIO_MMSS_MDP_CTL_0_LAYER_3_EXT_DMA_1_OUT_BIT3_SHFT                 0x12
#define HWIO_MMSS_MDP_CTL_0_LAYER_3_EXT_DMA_0_OUT_BIT3_BMSK              0x10000
#define HWIO_MMSS_MDP_CTL_0_LAYER_3_EXT_DMA_0_OUT_BIT3_SHFT                 0x10
#define HWIO_MMSS_MDP_CTL_0_LAYER_3_EXT_RGB_3_OUT_BIT3_BMSK               0x4000
#define HWIO_MMSS_MDP_CTL_0_LAYER_3_EXT_RGB_3_OUT_BIT3_SHFT                  0xe
#define HWIO_MMSS_MDP_CTL_0_LAYER_3_EXT_RGB_2_OUT_BIT3_BMSK               0x1000
#define HWIO_MMSS_MDP_CTL_0_LAYER_3_EXT_RGB_2_OUT_BIT3_SHFT                  0xc
#define HWIO_MMSS_MDP_CTL_0_LAYER_3_EXT_RGB_1_OUT_BIT3_BMSK                0x400
#define HWIO_MMSS_MDP_CTL_0_LAYER_3_EXT_RGB_1_OUT_BIT3_SHFT                  0xa
#define HWIO_MMSS_MDP_CTL_0_LAYER_3_EXT_RGB_0_OUT_BIT3_BMSK                0x100
#define HWIO_MMSS_MDP_CTL_0_LAYER_3_EXT_RGB_0_OUT_BIT3_SHFT                  0x8
#define HWIO_MMSS_MDP_CTL_0_LAYER_3_EXT_VIG_3_OUT_BIT3_BMSK                 0x40
#define HWIO_MMSS_MDP_CTL_0_LAYER_3_EXT_VIG_3_OUT_BIT3_SHFT                  0x6
#define HWIO_MMSS_MDP_CTL_0_LAYER_3_EXT_VIG_2_OUT_BIT3_BMSK                 0x10
#define HWIO_MMSS_MDP_CTL_0_LAYER_3_EXT_VIG_2_OUT_BIT3_SHFT                  0x4
#define HWIO_MMSS_MDP_CTL_0_LAYER_3_EXT_VIG_1_OUT_BIT3_BMSK                  0x4
#define HWIO_MMSS_MDP_CTL_0_LAYER_3_EXT_VIG_1_OUT_BIT3_SHFT                  0x2
#define HWIO_MMSS_MDP_CTL_0_LAYER_3_EXT_VIG_0_OUT_BIT3_BMSK                  0x1
#define HWIO_MMSS_MDP_CTL_0_LAYER_3_EXT_VIG_0_OUT_BIT3_SHFT                  0x0

#define HWIO_MMSS_MDP_CTL_0_LAYER_4_EXT_ADDR                          (MMSS_MDP_CTL_0_REG_BASE      + 0x00000050)
#define HWIO_MMSS_MDP_CTL_0_LAYER_4_EXT_RMSK                          0x3cf55555
#define HWIO_MMSS_MDP_CTL_0_LAYER_4_EXT_IN          \
        in_dword_masked(HWIO_MMSS_MDP_CTL_0_LAYER_4_EXT_ADDR, HWIO_MMSS_MDP_CTL_0_LAYER_4_EXT_RMSK)
#define HWIO_MMSS_MDP_CTL_0_LAYER_4_EXT_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_CTL_0_LAYER_4_EXT_ADDR, m)
#define HWIO_MMSS_MDP_CTL_0_LAYER_4_EXT_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_CTL_0_LAYER_4_EXT_ADDR,v)
#define HWIO_MMSS_MDP_CTL_0_LAYER_4_EXT_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_CTL_0_LAYER_4_EXT_ADDR,m,v,HWIO_MMSS_MDP_CTL_0_LAYER_4_EXT_IN)
#define HWIO_MMSS_MDP_CTL_0_LAYER_4_EXT_CURSOR_1_OUT_BMSK             0x3c000000
#define HWIO_MMSS_MDP_CTL_0_LAYER_4_EXT_CURSOR_1_OUT_SHFT                   0x1a
#define HWIO_MMSS_MDP_CTL_0_LAYER_4_EXT_CURSOR_0_OUT_BMSK               0xf00000
#define HWIO_MMSS_MDP_CTL_0_LAYER_4_EXT_CURSOR_0_OUT_SHFT                   0x14
#define HWIO_MMSS_MDP_CTL_0_LAYER_4_EXT_DMA_1_OUT_BIT3_BMSK              0x40000
#define HWIO_MMSS_MDP_CTL_0_LAYER_4_EXT_DMA_1_OUT_BIT3_SHFT                 0x12
#define HWIO_MMSS_MDP_CTL_0_LAYER_4_EXT_DMA_0_OUT_BIT3_BMSK              0x10000
#define HWIO_MMSS_MDP_CTL_0_LAYER_4_EXT_DMA_0_OUT_BIT3_SHFT                 0x10
#define HWIO_MMSS_MDP_CTL_0_LAYER_4_EXT_RGB_3_OUT_BIT3_BMSK               0x4000
#define HWIO_MMSS_MDP_CTL_0_LAYER_4_EXT_RGB_3_OUT_BIT3_SHFT                  0xe
#define HWIO_MMSS_MDP_CTL_0_LAYER_4_EXT_RGB_2_OUT_BIT3_BMSK               0x1000
#define HWIO_MMSS_MDP_CTL_0_LAYER_4_EXT_RGB_2_OUT_BIT3_SHFT                  0xc
#define HWIO_MMSS_MDP_CTL_0_LAYER_4_EXT_RGB_1_OUT_BIT3_BMSK                0x400
#define HWIO_MMSS_MDP_CTL_0_LAYER_4_EXT_RGB_1_OUT_BIT3_SHFT                  0xa
#define HWIO_MMSS_MDP_CTL_0_LAYER_4_EXT_RGB_0_OUT_BIT3_BMSK                0x100
#define HWIO_MMSS_MDP_CTL_0_LAYER_4_EXT_RGB_0_OUT_BIT3_SHFT                  0x8
#define HWIO_MMSS_MDP_CTL_0_LAYER_4_EXT_VIG_3_OUT_BIT3_BMSK                 0x40
#define HWIO_MMSS_MDP_CTL_0_LAYER_4_EXT_VIG_3_OUT_BIT3_SHFT                  0x6
#define HWIO_MMSS_MDP_CTL_0_LAYER_4_EXT_VIG_2_OUT_BIT3_BMSK                 0x10
#define HWIO_MMSS_MDP_CTL_0_LAYER_4_EXT_VIG_2_OUT_BIT3_SHFT                  0x4
#define HWIO_MMSS_MDP_CTL_0_LAYER_4_EXT_VIG_1_OUT_BIT3_BMSK                  0x4
#define HWIO_MMSS_MDP_CTL_0_LAYER_4_EXT_VIG_1_OUT_BIT3_SHFT                  0x2
#define HWIO_MMSS_MDP_CTL_0_LAYER_4_EXT_VIG_0_OUT_BIT3_BMSK                  0x1
#define HWIO_MMSS_MDP_CTL_0_LAYER_4_EXT_VIG_0_OUT_BIT3_SHFT                  0x0

#define HWIO_MMSS_MDP_CTL_0_LAYER_5_EXT_ADDR                          (MMSS_MDP_CTL_0_REG_BASE      + 0x00000054)
#define HWIO_MMSS_MDP_CTL_0_LAYER_5_EXT_RMSK                          0x3cf55555
#define HWIO_MMSS_MDP_CTL_0_LAYER_5_EXT_IN          \
        in_dword_masked(HWIO_MMSS_MDP_CTL_0_LAYER_5_EXT_ADDR, HWIO_MMSS_MDP_CTL_0_LAYER_5_EXT_RMSK)
#define HWIO_MMSS_MDP_CTL_0_LAYER_5_EXT_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_CTL_0_LAYER_5_EXT_ADDR, m)
#define HWIO_MMSS_MDP_CTL_0_LAYER_5_EXT_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_CTL_0_LAYER_5_EXT_ADDR,v)
#define HWIO_MMSS_MDP_CTL_0_LAYER_5_EXT_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_CTL_0_LAYER_5_EXT_ADDR,m,v,HWIO_MMSS_MDP_CTL_0_LAYER_5_EXT_IN)
#define HWIO_MMSS_MDP_CTL_0_LAYER_5_EXT_CURSOR_1_OUT_BMSK             0x3c000000
#define HWIO_MMSS_MDP_CTL_0_LAYER_5_EXT_CURSOR_1_OUT_SHFT                   0x1a
#define HWIO_MMSS_MDP_CTL_0_LAYER_5_EXT_CURSOR_0_OUT_BMSK               0xf00000
#define HWIO_MMSS_MDP_CTL_0_LAYER_5_EXT_CURSOR_0_OUT_SHFT                   0x14
#define HWIO_MMSS_MDP_CTL_0_LAYER_5_EXT_DMA_1_OUT_BIT3_BMSK              0x40000
#define HWIO_MMSS_MDP_CTL_0_LAYER_5_EXT_DMA_1_OUT_BIT3_SHFT                 0x12
#define HWIO_MMSS_MDP_CTL_0_LAYER_5_EXT_DMA_0_OUT_BIT3_BMSK              0x10000
#define HWIO_MMSS_MDP_CTL_0_LAYER_5_EXT_DMA_0_OUT_BIT3_SHFT                 0x10
#define HWIO_MMSS_MDP_CTL_0_LAYER_5_EXT_RGB_3_OUT_BIT3_BMSK               0x4000
#define HWIO_MMSS_MDP_CTL_0_LAYER_5_EXT_RGB_3_OUT_BIT3_SHFT                  0xe
#define HWIO_MMSS_MDP_CTL_0_LAYER_5_EXT_RGB_2_OUT_BIT3_BMSK               0x1000
#define HWIO_MMSS_MDP_CTL_0_LAYER_5_EXT_RGB_2_OUT_BIT3_SHFT                  0xc
#define HWIO_MMSS_MDP_CTL_0_LAYER_5_EXT_RGB_1_OUT_BIT3_BMSK                0x400
#define HWIO_MMSS_MDP_CTL_0_LAYER_5_EXT_RGB_1_OUT_BIT3_SHFT                  0xa
#define HWIO_MMSS_MDP_CTL_0_LAYER_5_EXT_RGB_0_OUT_BIT3_BMSK                0x100
#define HWIO_MMSS_MDP_CTL_0_LAYER_5_EXT_RGB_0_OUT_BIT3_SHFT                  0x8
#define HWIO_MMSS_MDP_CTL_0_LAYER_5_EXT_VIG_3_OUT_BIT3_BMSK                 0x40
#define HWIO_MMSS_MDP_CTL_0_LAYER_5_EXT_VIG_3_OUT_BIT3_SHFT                  0x6
#define HWIO_MMSS_MDP_CTL_0_LAYER_5_EXT_VIG_2_OUT_BIT3_BMSK                 0x10
#define HWIO_MMSS_MDP_CTL_0_LAYER_5_EXT_VIG_2_OUT_BIT3_SHFT                  0x4
#define HWIO_MMSS_MDP_CTL_0_LAYER_5_EXT_VIG_1_OUT_BIT3_BMSK                  0x4
#define HWIO_MMSS_MDP_CTL_0_LAYER_5_EXT_VIG_1_OUT_BIT3_SHFT                  0x2
#define HWIO_MMSS_MDP_CTL_0_LAYER_5_EXT_VIG_0_OUT_BIT3_BMSK                  0x1
#define HWIO_MMSS_MDP_CTL_0_LAYER_5_EXT_VIG_0_OUT_BIT3_SHFT                  0x0

#define HWIO_MMSS_MDP_CTL_0_SW_RESET_OVERRIDE_ADDR                    (MMSS_MDP_CTL_0_REG_BASE      + 0x00000060)
#define HWIO_MMSS_MDP_CTL_0_SW_RESET_OVERRIDE_RMSK                           0x1
#define HWIO_MMSS_MDP_CTL_0_SW_RESET_OVERRIDE_IN          \
        in_dword_masked(HWIO_MMSS_MDP_CTL_0_SW_RESET_OVERRIDE_ADDR, HWIO_MMSS_MDP_CTL_0_SW_RESET_OVERRIDE_RMSK)
#define HWIO_MMSS_MDP_CTL_0_SW_RESET_OVERRIDE_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_CTL_0_SW_RESET_OVERRIDE_ADDR, m)
#define HWIO_MMSS_MDP_CTL_0_SW_RESET_OVERRIDE_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_CTL_0_SW_RESET_OVERRIDE_ADDR,v)
#define HWIO_MMSS_MDP_CTL_0_SW_RESET_OVERRIDE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_CTL_0_SW_RESET_OVERRIDE_ADDR,m,v,HWIO_MMSS_MDP_CTL_0_SW_RESET_OVERRIDE_IN)
#define HWIO_MMSS_MDP_CTL_0_SW_RESET_OVERRIDE_RESET_BMSK                     0x1
#define HWIO_MMSS_MDP_CTL_0_SW_RESET_OVERRIDE_RESET_SHFT                     0x0

#define HWIO_MMSS_MDP_CTL_0_LAYER_0_EXT2_ADDR                         (MMSS_MDP_CTL_0_REG_BASE      + 0x00000070)
#define HWIO_MMSS_MDP_CTL_0_LAYER_0_EXT2_RMSK                           0xffffff
#define HWIO_MMSS_MDP_CTL_0_LAYER_0_EXT2_IN          \
        in_dword_masked(HWIO_MMSS_MDP_CTL_0_LAYER_0_EXT2_ADDR, HWIO_MMSS_MDP_CTL_0_LAYER_0_EXT2_RMSK)
#define HWIO_MMSS_MDP_CTL_0_LAYER_0_EXT2_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_CTL_0_LAYER_0_EXT2_ADDR, m)
#define HWIO_MMSS_MDP_CTL_0_LAYER_0_EXT2_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_CTL_0_LAYER_0_EXT2_ADDR,v)
#define HWIO_MMSS_MDP_CTL_0_LAYER_0_EXT2_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_CTL_0_LAYER_0_EXT2_ADDR,m,v,HWIO_MMSS_MDP_CTL_0_LAYER_0_EXT2_IN)
#define HWIO_MMSS_MDP_CTL_0_LAYER_0_EXT2_DMA_3_REC1_OUT_BMSK            0xf00000
#define HWIO_MMSS_MDP_CTL_0_LAYER_0_EXT2_DMA_3_REC1_OUT_SHFT                0x14
#define HWIO_MMSS_MDP_CTL_0_LAYER_0_EXT2_DMA_2_REC1_OUT_BMSK             0xf0000
#define HWIO_MMSS_MDP_CTL_0_LAYER_0_EXT2_DMA_2_REC1_OUT_SHFT                0x10
#define HWIO_MMSS_MDP_CTL_0_LAYER_0_EXT2_DMA_1_REC1_OUT_BMSK              0xf000
#define HWIO_MMSS_MDP_CTL_0_LAYER_0_EXT2_DMA_1_REC1_OUT_SHFT                 0xc
#define HWIO_MMSS_MDP_CTL_0_LAYER_0_EXT2_DMA_0_REC1_OUT_BMSK               0xf00
#define HWIO_MMSS_MDP_CTL_0_LAYER_0_EXT2_DMA_0_REC1_OUT_SHFT                 0x8
#define HWIO_MMSS_MDP_CTL_0_LAYER_0_EXT2_DMA_3_OUT_BMSK                     0xf0
#define HWIO_MMSS_MDP_CTL_0_LAYER_0_EXT2_DMA_3_OUT_SHFT                      0x4
#define HWIO_MMSS_MDP_CTL_0_LAYER_0_EXT2_DMA_2_OUT_BMSK                      0xf
#define HWIO_MMSS_MDP_CTL_0_LAYER_0_EXT2_DMA_2_OUT_SHFT                      0x0

#define HWIO_MMSS_MDP_CTL_0_LAYER_1_EXT2_ADDR                         (MMSS_MDP_CTL_0_REG_BASE      + 0x00000074)
#define HWIO_MMSS_MDP_CTL_0_LAYER_1_EXT2_RMSK                           0xffffff
#define HWIO_MMSS_MDP_CTL_0_LAYER_1_EXT2_IN          \
        in_dword_masked(HWIO_MMSS_MDP_CTL_0_LAYER_1_EXT2_ADDR, HWIO_MMSS_MDP_CTL_0_LAYER_1_EXT2_RMSK)
#define HWIO_MMSS_MDP_CTL_0_LAYER_1_EXT2_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_CTL_0_LAYER_1_EXT2_ADDR, m)
#define HWIO_MMSS_MDP_CTL_0_LAYER_1_EXT2_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_CTL_0_LAYER_1_EXT2_ADDR,v)
#define HWIO_MMSS_MDP_CTL_0_LAYER_1_EXT2_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_CTL_0_LAYER_1_EXT2_ADDR,m,v,HWIO_MMSS_MDP_CTL_0_LAYER_1_EXT2_IN)
#define HWIO_MMSS_MDP_CTL_0_LAYER_1_EXT2_DMA_3_REC1_OUT_BMSK            0xf00000
#define HWIO_MMSS_MDP_CTL_0_LAYER_1_EXT2_DMA_3_REC1_OUT_SHFT                0x14
#define HWIO_MMSS_MDP_CTL_0_LAYER_1_EXT2_DMA_2_REC1_OUT_BMSK             0xf0000
#define HWIO_MMSS_MDP_CTL_0_LAYER_1_EXT2_DMA_2_REC1_OUT_SHFT                0x10
#define HWIO_MMSS_MDP_CTL_0_LAYER_1_EXT2_DMA_1_REC1_OUT_BMSK              0xf000
#define HWIO_MMSS_MDP_CTL_0_LAYER_1_EXT2_DMA_1_REC1_OUT_SHFT                 0xc
#define HWIO_MMSS_MDP_CTL_0_LAYER_1_EXT2_DMA_0_REC1_OUT_BMSK               0xf00
#define HWIO_MMSS_MDP_CTL_0_LAYER_1_EXT2_DMA_0_REC1_OUT_SHFT                 0x8
#define HWIO_MMSS_MDP_CTL_0_LAYER_1_EXT2_DMA_3_OUT_BMSK                     0xf0
#define HWIO_MMSS_MDP_CTL_0_LAYER_1_EXT2_DMA_3_OUT_SHFT                      0x4
#define HWIO_MMSS_MDP_CTL_0_LAYER_1_EXT2_DMA_2_OUT_BMSK                      0xf
#define HWIO_MMSS_MDP_CTL_0_LAYER_1_EXT2_DMA_2_OUT_SHFT                      0x0

#define HWIO_MMSS_MDP_CTL_0_LAYER_2_EXT2_ADDR                         (MMSS_MDP_CTL_0_REG_BASE      + 0x00000078)
#define HWIO_MMSS_MDP_CTL_0_LAYER_2_EXT2_RMSK                           0xffffff
#define HWIO_MMSS_MDP_CTL_0_LAYER_2_EXT2_IN          \
        in_dword_masked(HWIO_MMSS_MDP_CTL_0_LAYER_2_EXT2_ADDR, HWIO_MMSS_MDP_CTL_0_LAYER_2_EXT2_RMSK)
#define HWIO_MMSS_MDP_CTL_0_LAYER_2_EXT2_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_CTL_0_LAYER_2_EXT2_ADDR, m)
#define HWIO_MMSS_MDP_CTL_0_LAYER_2_EXT2_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_CTL_0_LAYER_2_EXT2_ADDR,v)
#define HWIO_MMSS_MDP_CTL_0_LAYER_2_EXT2_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_CTL_0_LAYER_2_EXT2_ADDR,m,v,HWIO_MMSS_MDP_CTL_0_LAYER_2_EXT2_IN)
#define HWIO_MMSS_MDP_CTL_0_LAYER_2_EXT2_DMA_3_REC1_OUT_BMSK            0xf00000
#define HWIO_MMSS_MDP_CTL_0_LAYER_2_EXT2_DMA_3_REC1_OUT_SHFT                0x14
#define HWIO_MMSS_MDP_CTL_0_LAYER_2_EXT2_DMA_2_REC1_OUT_BMSK             0xf0000
#define HWIO_MMSS_MDP_CTL_0_LAYER_2_EXT2_DMA_2_REC1_OUT_SHFT                0x10
#define HWIO_MMSS_MDP_CTL_0_LAYER_2_EXT2_DMA_1_REC1_OUT_BMSK              0xf000
#define HWIO_MMSS_MDP_CTL_0_LAYER_2_EXT2_DMA_1_REC1_OUT_SHFT                 0xc
#define HWIO_MMSS_MDP_CTL_0_LAYER_2_EXT2_DMA_0_REC1_OUT_BMSK               0xf00
#define HWIO_MMSS_MDP_CTL_0_LAYER_2_EXT2_DMA_0_REC1_OUT_SHFT                 0x8
#define HWIO_MMSS_MDP_CTL_0_LAYER_2_EXT2_DMA_3_OUT_BMSK                     0xf0
#define HWIO_MMSS_MDP_CTL_0_LAYER_2_EXT2_DMA_3_OUT_SHFT                      0x4
#define HWIO_MMSS_MDP_CTL_0_LAYER_2_EXT2_DMA_2_OUT_BMSK                      0xf
#define HWIO_MMSS_MDP_CTL_0_LAYER_2_EXT2_DMA_2_OUT_SHFT                      0x0

#define HWIO_MMSS_MDP_CTL_0_LAYER_3_EXT2_ADDR                         (MMSS_MDP_CTL_0_REG_BASE      + 0x0000007c)
#define HWIO_MMSS_MDP_CTL_0_LAYER_3_EXT2_RMSK                           0xffffff
#define HWIO_MMSS_MDP_CTL_0_LAYER_3_EXT2_IN          \
        in_dword_masked(HWIO_MMSS_MDP_CTL_0_LAYER_3_EXT2_ADDR, HWIO_MMSS_MDP_CTL_0_LAYER_3_EXT2_RMSK)
#define HWIO_MMSS_MDP_CTL_0_LAYER_3_EXT2_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_CTL_0_LAYER_3_EXT2_ADDR, m)
#define HWIO_MMSS_MDP_CTL_0_LAYER_3_EXT2_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_CTL_0_LAYER_3_EXT2_ADDR,v)
#define HWIO_MMSS_MDP_CTL_0_LAYER_3_EXT2_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_CTL_0_LAYER_3_EXT2_ADDR,m,v,HWIO_MMSS_MDP_CTL_0_LAYER_3_EXT2_IN)
#define HWIO_MMSS_MDP_CTL_0_LAYER_3_EXT2_DMA_3_REC1_OUT_BMSK            0xf00000
#define HWIO_MMSS_MDP_CTL_0_LAYER_3_EXT2_DMA_3_REC1_OUT_SHFT                0x14
#define HWIO_MMSS_MDP_CTL_0_LAYER_3_EXT2_DMA_2_REC1_OUT_BMSK             0xf0000
#define HWIO_MMSS_MDP_CTL_0_LAYER_3_EXT2_DMA_2_REC1_OUT_SHFT                0x10
#define HWIO_MMSS_MDP_CTL_0_LAYER_3_EXT2_DMA_1_REC1_OUT_BMSK              0xf000
#define HWIO_MMSS_MDP_CTL_0_LAYER_3_EXT2_DMA_1_REC1_OUT_SHFT                 0xc
#define HWIO_MMSS_MDP_CTL_0_LAYER_3_EXT2_DMA_0_REC1_OUT_BMSK               0xf00
#define HWIO_MMSS_MDP_CTL_0_LAYER_3_EXT2_DMA_0_REC1_OUT_SHFT                 0x8
#define HWIO_MMSS_MDP_CTL_0_LAYER_3_EXT2_DMA_3_OUT_BMSK                     0xf0
#define HWIO_MMSS_MDP_CTL_0_LAYER_3_EXT2_DMA_3_OUT_SHFT                      0x4
#define HWIO_MMSS_MDP_CTL_0_LAYER_3_EXT2_DMA_2_OUT_BMSK                      0xf
#define HWIO_MMSS_MDP_CTL_0_LAYER_3_EXT2_DMA_2_OUT_SHFT                      0x0

#define HWIO_MMSS_MDP_CTL_0_LAYER_4_EXT2_ADDR                         (MMSS_MDP_CTL_0_REG_BASE      + 0x00000080)
#define HWIO_MMSS_MDP_CTL_0_LAYER_4_EXT2_RMSK                           0xffffff
#define HWIO_MMSS_MDP_CTL_0_LAYER_4_EXT2_IN          \
        in_dword_masked(HWIO_MMSS_MDP_CTL_0_LAYER_4_EXT2_ADDR, HWIO_MMSS_MDP_CTL_0_LAYER_4_EXT2_RMSK)
#define HWIO_MMSS_MDP_CTL_0_LAYER_4_EXT2_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_CTL_0_LAYER_4_EXT2_ADDR, m)
#define HWIO_MMSS_MDP_CTL_0_LAYER_4_EXT2_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_CTL_0_LAYER_4_EXT2_ADDR,v)
#define HWIO_MMSS_MDP_CTL_0_LAYER_4_EXT2_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_CTL_0_LAYER_4_EXT2_ADDR,m,v,HWIO_MMSS_MDP_CTL_0_LAYER_4_EXT2_IN)
#define HWIO_MMSS_MDP_CTL_0_LAYER_4_EXT2_DMA_3_REC1_OUT_BMSK            0xf00000
#define HWIO_MMSS_MDP_CTL_0_LAYER_4_EXT2_DMA_3_REC1_OUT_SHFT                0x14
#define HWIO_MMSS_MDP_CTL_0_LAYER_4_EXT2_DMA_2_REC1_OUT_BMSK             0xf0000
#define HWIO_MMSS_MDP_CTL_0_LAYER_4_EXT2_DMA_2_REC1_OUT_SHFT                0x10
#define HWIO_MMSS_MDP_CTL_0_LAYER_4_EXT2_DMA_1_REC1_OUT_BMSK              0xf000
#define HWIO_MMSS_MDP_CTL_0_LAYER_4_EXT2_DMA_1_REC1_OUT_SHFT                 0xc
#define HWIO_MMSS_MDP_CTL_0_LAYER_4_EXT2_DMA_0_REC1_OUT_BMSK               0xf00
#define HWIO_MMSS_MDP_CTL_0_LAYER_4_EXT2_DMA_0_REC1_OUT_SHFT                 0x8
#define HWIO_MMSS_MDP_CTL_0_LAYER_4_EXT2_DMA_3_OUT_BMSK                     0xf0
#define HWIO_MMSS_MDP_CTL_0_LAYER_4_EXT2_DMA_3_OUT_SHFT                      0x4
#define HWIO_MMSS_MDP_CTL_0_LAYER_4_EXT2_DMA_2_OUT_BMSK                      0xf
#define HWIO_MMSS_MDP_CTL_0_LAYER_4_EXT2_DMA_2_OUT_SHFT                      0x0

#define HWIO_MMSS_MDP_CTL_0_LAYER_5_EXT2_ADDR                         (MMSS_MDP_CTL_0_REG_BASE      + 0x00000084)
#define HWIO_MMSS_MDP_CTL_0_LAYER_5_EXT2_RMSK                           0xffffff
#define HWIO_MMSS_MDP_CTL_0_LAYER_5_EXT2_IN          \
        in_dword_masked(HWIO_MMSS_MDP_CTL_0_LAYER_5_EXT2_ADDR, HWIO_MMSS_MDP_CTL_0_LAYER_5_EXT2_RMSK)
#define HWIO_MMSS_MDP_CTL_0_LAYER_5_EXT2_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_CTL_0_LAYER_5_EXT2_ADDR, m)
#define HWIO_MMSS_MDP_CTL_0_LAYER_5_EXT2_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_CTL_0_LAYER_5_EXT2_ADDR,v)
#define HWIO_MMSS_MDP_CTL_0_LAYER_5_EXT2_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_CTL_0_LAYER_5_EXT2_ADDR,m,v,HWIO_MMSS_MDP_CTL_0_LAYER_5_EXT2_IN)
#define HWIO_MMSS_MDP_CTL_0_LAYER_5_EXT2_DMA_3_REC1_OUT_BMSK            0xf00000
#define HWIO_MMSS_MDP_CTL_0_LAYER_5_EXT2_DMA_3_REC1_OUT_SHFT                0x14
#define HWIO_MMSS_MDP_CTL_0_LAYER_5_EXT2_DMA_2_REC1_OUT_BMSK             0xf0000
#define HWIO_MMSS_MDP_CTL_0_LAYER_5_EXT2_DMA_2_REC1_OUT_SHFT                0x10
#define HWIO_MMSS_MDP_CTL_0_LAYER_5_EXT2_DMA_1_REC1_OUT_BMSK              0xf000
#define HWIO_MMSS_MDP_CTL_0_LAYER_5_EXT2_DMA_1_REC1_OUT_SHFT                 0xc
#define HWIO_MMSS_MDP_CTL_0_LAYER_5_EXT2_DMA_0_REC1_OUT_BMSK               0xf00
#define HWIO_MMSS_MDP_CTL_0_LAYER_5_EXT2_DMA_0_REC1_OUT_SHFT                 0x8
#define HWIO_MMSS_MDP_CTL_0_LAYER_5_EXT2_DMA_3_OUT_BMSK                     0xf0
#define HWIO_MMSS_MDP_CTL_0_LAYER_5_EXT2_DMA_3_OUT_SHFT                      0x4
#define HWIO_MMSS_MDP_CTL_0_LAYER_5_EXT2_DMA_2_OUT_BMSK                      0xf
#define HWIO_MMSS_MDP_CTL_0_LAYER_5_EXT2_DMA_2_OUT_SHFT                      0x0

#define HWIO_MMSS_MDP_CTL_0_FLUSH_CANCEL_ADDR                         (MMSS_MDP_CTL_0_REG_BASE      + 0x00000090)
#define HWIO_MMSS_MDP_CTL_0_FLUSH_CANCEL_RMSK                         0xf7ffffff
#define HWIO_MMSS_MDP_CTL_0_FLUSH_CANCEL_IN          \
        in_dword_masked(HWIO_MMSS_MDP_CTL_0_FLUSH_CANCEL_ADDR, HWIO_MMSS_MDP_CTL_0_FLUSH_CANCEL_RMSK)
#define HWIO_MMSS_MDP_CTL_0_FLUSH_CANCEL_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_CTL_0_FLUSH_CANCEL_ADDR, m)
#define HWIO_MMSS_MDP_CTL_0_FLUSH_CANCEL_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_CTL_0_FLUSH_CANCEL_ADDR,v)
#define HWIO_MMSS_MDP_CTL_0_FLUSH_CANCEL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_CTL_0_FLUSH_CANCEL_ADDR,m,v,HWIO_MMSS_MDP_CTL_0_FLUSH_CANCEL_IN)
#define HWIO_MMSS_MDP_CTL_0_FLUSH_CANCEL_TIMING_0_BMSK                0x80000000
#define HWIO_MMSS_MDP_CTL_0_FLUSH_CANCEL_TIMING_0_SHFT                      0x1f
#define HWIO_MMSS_MDP_CTL_0_FLUSH_CANCEL_TIMING_1_BMSK                0x40000000
#define HWIO_MMSS_MDP_CTL_0_FLUSH_CANCEL_TIMING_1_SHFT                      0x1e
#define HWIO_MMSS_MDP_CTL_0_FLUSH_CANCEL_TIMING_2_BMSK                0x20000000
#define HWIO_MMSS_MDP_CTL_0_FLUSH_CANCEL_TIMING_2_SHFT                      0x1d
#define HWIO_MMSS_MDP_CTL_0_FLUSH_CANCEL_TIMING_3_BMSK                0x10000000
#define HWIO_MMSS_MDP_CTL_0_FLUSH_CANCEL_TIMING_3_SHFT                      0x1c
#define HWIO_MMSS_MDP_CTL_0_FLUSH_CANCEL_CDM_0_BMSK                    0x4000000
#define HWIO_MMSS_MDP_CTL_0_FLUSH_CANCEL_CDM_0_SHFT                         0x1a
#define HWIO_MMSS_MDP_CTL_0_FLUSH_CANCEL_DMA_3_BMSK                    0x2000000
#define HWIO_MMSS_MDP_CTL_0_FLUSH_CANCEL_DMA_3_SHFT                         0x19
#define HWIO_MMSS_MDP_CTL_0_FLUSH_CANCEL_DMA_2_BMSK                    0x1000000
#define HWIO_MMSS_MDP_CTL_0_FLUSH_CANCEL_DMA_2_SHFT                         0x18
#define HWIO_MMSS_MDP_CTL_0_FLUSH_CANCEL_CURSOR_1_BMSK                  0x800000
#define HWIO_MMSS_MDP_CTL_0_FLUSH_CANCEL_CURSOR_1_SHFT                      0x17
#define HWIO_MMSS_MDP_CTL_0_FLUSH_CANCEL_CURSOR_0_BMSK                  0x400000
#define HWIO_MMSS_MDP_CTL_0_FLUSH_CANCEL_CURSOR_0_SHFT                      0x16
#define HWIO_MMSS_MDP_CTL_0_FLUSH_CANCEL_DSPP_3_BMSK                    0x200000
#define HWIO_MMSS_MDP_CTL_0_FLUSH_CANCEL_DSPP_3_SHFT                        0x15
#define HWIO_MMSS_MDP_CTL_0_FLUSH_CANCEL_LAYER_MIXER_5_BMSK             0x100000
#define HWIO_MMSS_MDP_CTL_0_FLUSH_CANCEL_LAYER_MIXER_5_SHFT                 0x14
#define HWIO_MMSS_MDP_CTL_0_FLUSH_CANCEL_RGB_3_BMSK                      0x80000
#define HWIO_MMSS_MDP_CTL_0_FLUSH_CANCEL_RGB_3_SHFT                         0x13
#define HWIO_MMSS_MDP_CTL_0_FLUSH_CANCEL_VIG_3_BMSK                      0x40000
#define HWIO_MMSS_MDP_CTL_0_FLUSH_CANCEL_VIG_3_SHFT                         0x12
#define HWIO_MMSS_MDP_CTL_0_FLUSH_CANCEL_CTL_BMSK                        0x20000
#define HWIO_MMSS_MDP_CTL_0_FLUSH_CANCEL_CTL_SHFT                           0x11
#define HWIO_MMSS_MDP_CTL_0_FLUSH_CANCEL_WB_BMSK                         0x10000
#define HWIO_MMSS_MDP_CTL_0_FLUSH_CANCEL_WB_SHFT                            0x10
#define HWIO_MMSS_MDP_CTL_0_FLUSH_CANCEL_DSPP_2_BMSK                      0x8000
#define HWIO_MMSS_MDP_CTL_0_FLUSH_CANCEL_DSPP_2_SHFT                         0xf
#define HWIO_MMSS_MDP_CTL_0_FLUSH_CANCEL_DSPP_1_BMSK                      0x4000
#define HWIO_MMSS_MDP_CTL_0_FLUSH_CANCEL_DSPP_1_SHFT                         0xe
#define HWIO_MMSS_MDP_CTL_0_FLUSH_CANCEL_DSPP_0_BMSK                      0x2000
#define HWIO_MMSS_MDP_CTL_0_FLUSH_CANCEL_DSPP_0_SHFT                         0xd
#define HWIO_MMSS_MDP_CTL_0_FLUSH_CANCEL_DMA_1_BMSK                       0x1000
#define HWIO_MMSS_MDP_CTL_0_FLUSH_CANCEL_DMA_1_SHFT                          0xc
#define HWIO_MMSS_MDP_CTL_0_FLUSH_CANCEL_DMA_0_BMSK                        0x800
#define HWIO_MMSS_MDP_CTL_0_FLUSH_CANCEL_DMA_0_SHFT                          0xb
#define HWIO_MMSS_MDP_CTL_0_FLUSH_CANCEL_LAYER_MIXER_4_BMSK                0x400
#define HWIO_MMSS_MDP_CTL_0_FLUSH_CANCEL_LAYER_MIXER_4_SHFT                  0xa
#define HWIO_MMSS_MDP_CTL_0_FLUSH_CANCEL_LAYER_MIXER_3_BMSK                0x200
#define HWIO_MMSS_MDP_CTL_0_FLUSH_CANCEL_LAYER_MIXER_3_SHFT                  0x9
#define HWIO_MMSS_MDP_CTL_0_FLUSH_CANCEL_LAYER_MIXER_2_BMSK                0x100
#define HWIO_MMSS_MDP_CTL_0_FLUSH_CANCEL_LAYER_MIXER_2_SHFT                  0x8
#define HWIO_MMSS_MDP_CTL_0_FLUSH_CANCEL_LAYER_MIXER_1_BMSK                 0x80
#define HWIO_MMSS_MDP_CTL_0_FLUSH_CANCEL_LAYER_MIXER_1_SHFT                  0x7
#define HWIO_MMSS_MDP_CTL_0_FLUSH_CANCEL_LAYER_MIXER_0_BMSK                 0x40
#define HWIO_MMSS_MDP_CTL_0_FLUSH_CANCEL_LAYER_MIXER_0_SHFT                  0x6
#define HWIO_MMSS_MDP_CTL_0_FLUSH_CANCEL_RGB_2_BMSK                         0x20
#define HWIO_MMSS_MDP_CTL_0_FLUSH_CANCEL_RGB_2_SHFT                          0x5
#define HWIO_MMSS_MDP_CTL_0_FLUSH_CANCEL_RGB_1_BMSK                         0x10
#define HWIO_MMSS_MDP_CTL_0_FLUSH_CANCEL_RGB_1_SHFT                          0x4
#define HWIO_MMSS_MDP_CTL_0_FLUSH_CANCEL_RGB_0_BMSK                          0x8
#define HWIO_MMSS_MDP_CTL_0_FLUSH_CANCEL_RGB_0_SHFT                          0x3
#define HWIO_MMSS_MDP_CTL_0_FLUSH_CANCEL_VIG_2_BMSK                          0x4
#define HWIO_MMSS_MDP_CTL_0_FLUSH_CANCEL_VIG_2_SHFT                          0x2
#define HWIO_MMSS_MDP_CTL_0_FLUSH_CANCEL_VIG_1_BMSK                          0x2
#define HWIO_MMSS_MDP_CTL_0_FLUSH_CANCEL_VIG_1_SHFT                          0x1
#define HWIO_MMSS_MDP_CTL_0_FLUSH_CANCEL_VIG_0_BMSK                          0x1
#define HWIO_MMSS_MDP_CTL_0_FLUSH_CANCEL_VIG_0_SHFT                          0x0

/*----------------------------------------------------------------------------
 * MODULE: MMSS_MDP_SSPP_IGC_LUT
 *--------------------------------------------------------------------------*/

#define HWIO_MMSS_MDP_SSPP_IGC_LUT_VIG_IGC_COLOR0_RAM_LUTN_ADDR                        (MMSS_MDP_SSPP_IGC_LUT_REG_BASE      + 0x00000000)
#define HWIO_MMSS_MDP_SSPP_IGC_LUT_VIG_IGC_COLOR0_RAM_LUTN_RMSK                        0xf3ff0fff
#define HWIO_MMSS_MDP_SSPP_IGC_LUT_VIG_IGC_COLOR0_RAM_LUTN_IN          \
        in_dword_masked(HWIO_MMSS_MDP_SSPP_IGC_LUT_VIG_IGC_COLOR0_RAM_LUTN_ADDR, HWIO_MMSS_MDP_SSPP_IGC_LUT_VIG_IGC_COLOR0_RAM_LUTN_RMSK)
#define HWIO_MMSS_MDP_SSPP_IGC_LUT_VIG_IGC_COLOR0_RAM_LUTN_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_SSPP_IGC_LUT_VIG_IGC_COLOR0_RAM_LUTN_ADDR, m)
#define HWIO_MMSS_MDP_SSPP_IGC_LUT_VIG_IGC_COLOR0_RAM_LUTN_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_SSPP_IGC_LUT_VIG_IGC_COLOR0_RAM_LUTN_ADDR,v)
#define HWIO_MMSS_MDP_SSPP_IGC_LUT_VIG_IGC_COLOR0_RAM_LUTN_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_SSPP_IGC_LUT_VIG_IGC_COLOR0_RAM_LUTN_ADDR,m,v,HWIO_MMSS_MDP_SSPP_IGC_LUT_VIG_IGC_COLOR0_RAM_LUTN_IN)
#define HWIO_MMSS_MDP_SSPP_IGC_LUT_VIG_IGC_COLOR0_RAM_LUTN_VIG_MASK_BMSK               0xf0000000
#define HWIO_MMSS_MDP_SSPP_IGC_LUT_VIG_IGC_COLOR0_RAM_LUTN_VIG_MASK_SHFT                     0x1c
#define HWIO_MMSS_MDP_SSPP_IGC_LUT_VIG_IGC_COLOR0_RAM_LUTN_INDEX_UPDATE_BMSK            0x2000000
#define HWIO_MMSS_MDP_SSPP_IGC_LUT_VIG_IGC_COLOR0_RAM_LUTN_INDEX_UPDATE_SHFT                 0x19
#define HWIO_MMSS_MDP_SSPP_IGC_LUT_VIG_IGC_COLOR0_RAM_LUTN_VALUE_UPDATEN_BMSK           0x1000000
#define HWIO_MMSS_MDP_SSPP_IGC_LUT_VIG_IGC_COLOR0_RAM_LUTN_VALUE_UPDATEN_SHFT                0x18
#define HWIO_MMSS_MDP_SSPP_IGC_LUT_VIG_IGC_COLOR0_RAM_LUTN_INDEX_BMSK                    0xff0000
#define HWIO_MMSS_MDP_SSPP_IGC_LUT_VIG_IGC_COLOR0_RAM_LUTN_INDEX_SHFT                        0x10
#define HWIO_MMSS_MDP_SSPP_IGC_LUT_VIG_IGC_COLOR0_RAM_LUTN_VALUE_BMSK                       0xfff
#define HWIO_MMSS_MDP_SSPP_IGC_LUT_VIG_IGC_COLOR0_RAM_LUTN_VALUE_SHFT                         0x0

#define HWIO_MMSS_MDP_SSPP_IGC_LUT_VIG_IGC_COLOR1_RAM_LUTN_ADDR                        (MMSS_MDP_SSPP_IGC_LUT_REG_BASE      + 0x00000004)
#define HWIO_MMSS_MDP_SSPP_IGC_LUT_VIG_IGC_COLOR1_RAM_LUTN_RMSK                        0xf3ff0fff
#define HWIO_MMSS_MDP_SSPP_IGC_LUT_VIG_IGC_COLOR1_RAM_LUTN_IN          \
        in_dword_masked(HWIO_MMSS_MDP_SSPP_IGC_LUT_VIG_IGC_COLOR1_RAM_LUTN_ADDR, HWIO_MMSS_MDP_SSPP_IGC_LUT_VIG_IGC_COLOR1_RAM_LUTN_RMSK)
#define HWIO_MMSS_MDP_SSPP_IGC_LUT_VIG_IGC_COLOR1_RAM_LUTN_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_SSPP_IGC_LUT_VIG_IGC_COLOR1_RAM_LUTN_ADDR, m)
#define HWIO_MMSS_MDP_SSPP_IGC_LUT_VIG_IGC_COLOR1_RAM_LUTN_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_SSPP_IGC_LUT_VIG_IGC_COLOR1_RAM_LUTN_ADDR,v)
#define HWIO_MMSS_MDP_SSPP_IGC_LUT_VIG_IGC_COLOR1_RAM_LUTN_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_SSPP_IGC_LUT_VIG_IGC_COLOR1_RAM_LUTN_ADDR,m,v,HWIO_MMSS_MDP_SSPP_IGC_LUT_VIG_IGC_COLOR1_RAM_LUTN_IN)
#define HWIO_MMSS_MDP_SSPP_IGC_LUT_VIG_IGC_COLOR1_RAM_LUTN_VIG_MASK_BMSK               0xf0000000
#define HWIO_MMSS_MDP_SSPP_IGC_LUT_VIG_IGC_COLOR1_RAM_LUTN_VIG_MASK_SHFT                     0x1c
#define HWIO_MMSS_MDP_SSPP_IGC_LUT_VIG_IGC_COLOR1_RAM_LUTN_INDEX_UPDATE_BMSK            0x2000000
#define HWIO_MMSS_MDP_SSPP_IGC_LUT_VIG_IGC_COLOR1_RAM_LUTN_INDEX_UPDATE_SHFT                 0x19
#define HWIO_MMSS_MDP_SSPP_IGC_LUT_VIG_IGC_COLOR1_RAM_LUTN_VALUE_UPDATEN_BMSK           0x1000000
#define HWIO_MMSS_MDP_SSPP_IGC_LUT_VIG_IGC_COLOR1_RAM_LUTN_VALUE_UPDATEN_SHFT                0x18
#define HWIO_MMSS_MDP_SSPP_IGC_LUT_VIG_IGC_COLOR1_RAM_LUTN_INDEX_BMSK                    0xff0000
#define HWIO_MMSS_MDP_SSPP_IGC_LUT_VIG_IGC_COLOR1_RAM_LUTN_INDEX_SHFT                        0x10
#define HWIO_MMSS_MDP_SSPP_IGC_LUT_VIG_IGC_COLOR1_RAM_LUTN_VALUE_BMSK                       0xfff
#define HWIO_MMSS_MDP_SSPP_IGC_LUT_VIG_IGC_COLOR1_RAM_LUTN_VALUE_SHFT                         0x0

#define HWIO_MMSS_MDP_SSPP_IGC_LUT_VIG_IGC_COLOR2_RAM_LUTN_ADDR                        (MMSS_MDP_SSPP_IGC_LUT_REG_BASE      + 0x00000008)
#define HWIO_MMSS_MDP_SSPP_IGC_LUT_VIG_IGC_COLOR2_RAM_LUTN_RMSK                        0xf3ff0fff
#define HWIO_MMSS_MDP_SSPP_IGC_LUT_VIG_IGC_COLOR2_RAM_LUTN_IN          \
        in_dword_masked(HWIO_MMSS_MDP_SSPP_IGC_LUT_VIG_IGC_COLOR2_RAM_LUTN_ADDR, HWIO_MMSS_MDP_SSPP_IGC_LUT_VIG_IGC_COLOR2_RAM_LUTN_RMSK)
#define HWIO_MMSS_MDP_SSPP_IGC_LUT_VIG_IGC_COLOR2_RAM_LUTN_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_SSPP_IGC_LUT_VIG_IGC_COLOR2_RAM_LUTN_ADDR, m)
#define HWIO_MMSS_MDP_SSPP_IGC_LUT_VIG_IGC_COLOR2_RAM_LUTN_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_SSPP_IGC_LUT_VIG_IGC_COLOR2_RAM_LUTN_ADDR,v)
#define HWIO_MMSS_MDP_SSPP_IGC_LUT_VIG_IGC_COLOR2_RAM_LUTN_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_SSPP_IGC_LUT_VIG_IGC_COLOR2_RAM_LUTN_ADDR,m,v,HWIO_MMSS_MDP_SSPP_IGC_LUT_VIG_IGC_COLOR2_RAM_LUTN_IN)
#define HWIO_MMSS_MDP_SSPP_IGC_LUT_VIG_IGC_COLOR2_RAM_LUTN_VIG_MASK_BMSK               0xf0000000
#define HWIO_MMSS_MDP_SSPP_IGC_LUT_VIG_IGC_COLOR2_RAM_LUTN_VIG_MASK_SHFT                     0x1c
#define HWIO_MMSS_MDP_SSPP_IGC_LUT_VIG_IGC_COLOR2_RAM_LUTN_INDEX_UPDATE_BMSK            0x2000000
#define HWIO_MMSS_MDP_SSPP_IGC_LUT_VIG_IGC_COLOR2_RAM_LUTN_INDEX_UPDATE_SHFT                 0x19
#define HWIO_MMSS_MDP_SSPP_IGC_LUT_VIG_IGC_COLOR2_RAM_LUTN_VALUE_UPDATEN_BMSK           0x1000000
#define HWIO_MMSS_MDP_SSPP_IGC_LUT_VIG_IGC_COLOR2_RAM_LUTN_VALUE_UPDATEN_SHFT                0x18
#define HWIO_MMSS_MDP_SSPP_IGC_LUT_VIG_IGC_COLOR2_RAM_LUTN_INDEX_BMSK                    0xff0000
#define HWIO_MMSS_MDP_SSPP_IGC_LUT_VIG_IGC_COLOR2_RAM_LUTN_INDEX_SHFT                        0x10
#define HWIO_MMSS_MDP_SSPP_IGC_LUT_VIG_IGC_COLOR2_RAM_LUTN_VALUE_BMSK                       0xfff
#define HWIO_MMSS_MDP_SSPP_IGC_LUT_VIG_IGC_COLOR2_RAM_LUTN_VALUE_SHFT                         0x0

#define HWIO_MMSS_MDP_SSPP_IGC_LUT_RGB_IGC_COLOR0_RAM_LUTN_ADDR                        (MMSS_MDP_SSPP_IGC_LUT_REG_BASE      + 0x0000000c)
#define HWIO_MMSS_MDP_SSPP_IGC_LUT_RGB_IGC_COLOR0_RAM_LUTN_RMSK                        0xf3ff0fff
#define HWIO_MMSS_MDP_SSPP_IGC_LUT_RGB_IGC_COLOR0_RAM_LUTN_IN          \
        in_dword_masked(HWIO_MMSS_MDP_SSPP_IGC_LUT_RGB_IGC_COLOR0_RAM_LUTN_ADDR, HWIO_MMSS_MDP_SSPP_IGC_LUT_RGB_IGC_COLOR0_RAM_LUTN_RMSK)
#define HWIO_MMSS_MDP_SSPP_IGC_LUT_RGB_IGC_COLOR0_RAM_LUTN_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_SSPP_IGC_LUT_RGB_IGC_COLOR0_RAM_LUTN_ADDR, m)
#define HWIO_MMSS_MDP_SSPP_IGC_LUT_RGB_IGC_COLOR0_RAM_LUTN_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_SSPP_IGC_LUT_RGB_IGC_COLOR0_RAM_LUTN_ADDR,v)
#define HWIO_MMSS_MDP_SSPP_IGC_LUT_RGB_IGC_COLOR0_RAM_LUTN_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_SSPP_IGC_LUT_RGB_IGC_COLOR0_RAM_LUTN_ADDR,m,v,HWIO_MMSS_MDP_SSPP_IGC_LUT_RGB_IGC_COLOR0_RAM_LUTN_IN)
#define HWIO_MMSS_MDP_SSPP_IGC_LUT_RGB_IGC_COLOR0_RAM_LUTN_RGB_MASK_BMSK               0xf0000000
#define HWIO_MMSS_MDP_SSPP_IGC_LUT_RGB_IGC_COLOR0_RAM_LUTN_RGB_MASK_SHFT                     0x1c
#define HWIO_MMSS_MDP_SSPP_IGC_LUT_RGB_IGC_COLOR0_RAM_LUTN_INDEX_UPDATE_BMSK            0x2000000
#define HWIO_MMSS_MDP_SSPP_IGC_LUT_RGB_IGC_COLOR0_RAM_LUTN_INDEX_UPDATE_SHFT                 0x19
#define HWIO_MMSS_MDP_SSPP_IGC_LUT_RGB_IGC_COLOR0_RAM_LUTN_VALUE_UPDATEN_BMSK           0x1000000
#define HWIO_MMSS_MDP_SSPP_IGC_LUT_RGB_IGC_COLOR0_RAM_LUTN_VALUE_UPDATEN_SHFT                0x18
#define HWIO_MMSS_MDP_SSPP_IGC_LUT_RGB_IGC_COLOR0_RAM_LUTN_INDEX_BMSK                    0xff0000
#define HWIO_MMSS_MDP_SSPP_IGC_LUT_RGB_IGC_COLOR0_RAM_LUTN_INDEX_SHFT                        0x10
#define HWIO_MMSS_MDP_SSPP_IGC_LUT_RGB_IGC_COLOR0_RAM_LUTN_VALUE_BMSK                       0xfff
#define HWIO_MMSS_MDP_SSPP_IGC_LUT_RGB_IGC_COLOR0_RAM_LUTN_VALUE_SHFT                         0x0

#define HWIO_MMSS_MDP_SSPP_IGC_LUT_RGB_IGC_COLOR1_RAM_LUTN_ADDR                        (MMSS_MDP_SSPP_IGC_LUT_REG_BASE      + 0x00000010)
#define HWIO_MMSS_MDP_SSPP_IGC_LUT_RGB_IGC_COLOR1_RAM_LUTN_RMSK                        0xf3ff0fff
#define HWIO_MMSS_MDP_SSPP_IGC_LUT_RGB_IGC_COLOR1_RAM_LUTN_IN          \
        in_dword_masked(HWIO_MMSS_MDP_SSPP_IGC_LUT_RGB_IGC_COLOR1_RAM_LUTN_ADDR, HWIO_MMSS_MDP_SSPP_IGC_LUT_RGB_IGC_COLOR1_RAM_LUTN_RMSK)
#define HWIO_MMSS_MDP_SSPP_IGC_LUT_RGB_IGC_COLOR1_RAM_LUTN_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_SSPP_IGC_LUT_RGB_IGC_COLOR1_RAM_LUTN_ADDR, m)
#define HWIO_MMSS_MDP_SSPP_IGC_LUT_RGB_IGC_COLOR1_RAM_LUTN_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_SSPP_IGC_LUT_RGB_IGC_COLOR1_RAM_LUTN_ADDR,v)
#define HWIO_MMSS_MDP_SSPP_IGC_LUT_RGB_IGC_COLOR1_RAM_LUTN_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_SSPP_IGC_LUT_RGB_IGC_COLOR1_RAM_LUTN_ADDR,m,v,HWIO_MMSS_MDP_SSPP_IGC_LUT_RGB_IGC_COLOR1_RAM_LUTN_IN)
#define HWIO_MMSS_MDP_SSPP_IGC_LUT_RGB_IGC_COLOR1_RAM_LUTN_RGB_MASK_BMSK               0xf0000000
#define HWIO_MMSS_MDP_SSPP_IGC_LUT_RGB_IGC_COLOR1_RAM_LUTN_RGB_MASK_SHFT                     0x1c
#define HWIO_MMSS_MDP_SSPP_IGC_LUT_RGB_IGC_COLOR1_RAM_LUTN_INDEX_UPDATE_BMSK            0x2000000
#define HWIO_MMSS_MDP_SSPP_IGC_LUT_RGB_IGC_COLOR1_RAM_LUTN_INDEX_UPDATE_SHFT                 0x19
#define HWIO_MMSS_MDP_SSPP_IGC_LUT_RGB_IGC_COLOR1_RAM_LUTN_VALUE_UPDATEN_BMSK           0x1000000
#define HWIO_MMSS_MDP_SSPP_IGC_LUT_RGB_IGC_COLOR1_RAM_LUTN_VALUE_UPDATEN_SHFT                0x18
#define HWIO_MMSS_MDP_SSPP_IGC_LUT_RGB_IGC_COLOR1_RAM_LUTN_INDEX_BMSK                    0xff0000
#define HWIO_MMSS_MDP_SSPP_IGC_LUT_RGB_IGC_COLOR1_RAM_LUTN_INDEX_SHFT                        0x10
#define HWIO_MMSS_MDP_SSPP_IGC_LUT_RGB_IGC_COLOR1_RAM_LUTN_VALUE_BMSK                       0xfff
#define HWIO_MMSS_MDP_SSPP_IGC_LUT_RGB_IGC_COLOR1_RAM_LUTN_VALUE_SHFT                         0x0

#define HWIO_MMSS_MDP_SSPP_IGC_LUT_RGB_IGC_COLOR2_RAM_LUTN_ADDR                        (MMSS_MDP_SSPP_IGC_LUT_REG_BASE      + 0x00000014)
#define HWIO_MMSS_MDP_SSPP_IGC_LUT_RGB_IGC_COLOR2_RAM_LUTN_RMSK                        0xf3ff0fff
#define HWIO_MMSS_MDP_SSPP_IGC_LUT_RGB_IGC_COLOR2_RAM_LUTN_IN          \
        in_dword_masked(HWIO_MMSS_MDP_SSPP_IGC_LUT_RGB_IGC_COLOR2_RAM_LUTN_ADDR, HWIO_MMSS_MDP_SSPP_IGC_LUT_RGB_IGC_COLOR2_RAM_LUTN_RMSK)
#define HWIO_MMSS_MDP_SSPP_IGC_LUT_RGB_IGC_COLOR2_RAM_LUTN_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_SSPP_IGC_LUT_RGB_IGC_COLOR2_RAM_LUTN_ADDR, m)
#define HWIO_MMSS_MDP_SSPP_IGC_LUT_RGB_IGC_COLOR2_RAM_LUTN_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_SSPP_IGC_LUT_RGB_IGC_COLOR2_RAM_LUTN_ADDR,v)
#define HWIO_MMSS_MDP_SSPP_IGC_LUT_RGB_IGC_COLOR2_RAM_LUTN_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_SSPP_IGC_LUT_RGB_IGC_COLOR2_RAM_LUTN_ADDR,m,v,HWIO_MMSS_MDP_SSPP_IGC_LUT_RGB_IGC_COLOR2_RAM_LUTN_IN)
#define HWIO_MMSS_MDP_SSPP_IGC_LUT_RGB_IGC_COLOR2_RAM_LUTN_RGB_MASK_BMSK               0xf0000000
#define HWIO_MMSS_MDP_SSPP_IGC_LUT_RGB_IGC_COLOR2_RAM_LUTN_RGB_MASK_SHFT                     0x1c
#define HWIO_MMSS_MDP_SSPP_IGC_LUT_RGB_IGC_COLOR2_RAM_LUTN_INDEX_UPDATE_BMSK            0x2000000
#define HWIO_MMSS_MDP_SSPP_IGC_LUT_RGB_IGC_COLOR2_RAM_LUTN_INDEX_UPDATE_SHFT                 0x19
#define HWIO_MMSS_MDP_SSPP_IGC_LUT_RGB_IGC_COLOR2_RAM_LUTN_VALUE_UPDATEN_BMSK           0x1000000
#define HWIO_MMSS_MDP_SSPP_IGC_LUT_RGB_IGC_COLOR2_RAM_LUTN_VALUE_UPDATEN_SHFT                0x18
#define HWIO_MMSS_MDP_SSPP_IGC_LUT_RGB_IGC_COLOR2_RAM_LUTN_INDEX_BMSK                    0xff0000
#define HWIO_MMSS_MDP_SSPP_IGC_LUT_RGB_IGC_COLOR2_RAM_LUTN_INDEX_SHFT                        0x10
#define HWIO_MMSS_MDP_SSPP_IGC_LUT_RGB_IGC_COLOR2_RAM_LUTN_VALUE_BMSK                       0xfff
#define HWIO_MMSS_MDP_SSPP_IGC_LUT_RGB_IGC_COLOR2_RAM_LUTN_VALUE_SHFT                         0x0

#define HWIO_MMSS_MDP_SSPP_IGC_LUT_DMA_IGC_COLOR0_RAM_LUTN_ADDR                        (MMSS_MDP_SSPP_IGC_LUT_REG_BASE      + 0x00000018)
#define HWIO_MMSS_MDP_SSPP_IGC_LUT_DMA_IGC_COLOR0_RAM_LUTN_RMSK                        0xf3ff0fff
#define HWIO_MMSS_MDP_SSPP_IGC_LUT_DMA_IGC_COLOR0_RAM_LUTN_IN          \
        in_dword_masked(HWIO_MMSS_MDP_SSPP_IGC_LUT_DMA_IGC_COLOR0_RAM_LUTN_ADDR, HWIO_MMSS_MDP_SSPP_IGC_LUT_DMA_IGC_COLOR0_RAM_LUTN_RMSK)
#define HWIO_MMSS_MDP_SSPP_IGC_LUT_DMA_IGC_COLOR0_RAM_LUTN_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_SSPP_IGC_LUT_DMA_IGC_COLOR0_RAM_LUTN_ADDR, m)
#define HWIO_MMSS_MDP_SSPP_IGC_LUT_DMA_IGC_COLOR0_RAM_LUTN_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_SSPP_IGC_LUT_DMA_IGC_COLOR0_RAM_LUTN_ADDR,v)
#define HWIO_MMSS_MDP_SSPP_IGC_LUT_DMA_IGC_COLOR0_RAM_LUTN_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_SSPP_IGC_LUT_DMA_IGC_COLOR0_RAM_LUTN_ADDR,m,v,HWIO_MMSS_MDP_SSPP_IGC_LUT_DMA_IGC_COLOR0_RAM_LUTN_IN)
#define HWIO_MMSS_MDP_SSPP_IGC_LUT_DMA_IGC_COLOR0_RAM_LUTN_DMA_MASK_BMSK               0xf0000000
#define HWIO_MMSS_MDP_SSPP_IGC_LUT_DMA_IGC_COLOR0_RAM_LUTN_DMA_MASK_SHFT                     0x1c
#define HWIO_MMSS_MDP_SSPP_IGC_LUT_DMA_IGC_COLOR0_RAM_LUTN_INDEX_UPDATE_BMSK            0x2000000
#define HWIO_MMSS_MDP_SSPP_IGC_LUT_DMA_IGC_COLOR0_RAM_LUTN_INDEX_UPDATE_SHFT                 0x19
#define HWIO_MMSS_MDP_SSPP_IGC_LUT_DMA_IGC_COLOR0_RAM_LUTN_VALUE_UPDATEN_BMSK           0x1000000
#define HWIO_MMSS_MDP_SSPP_IGC_LUT_DMA_IGC_COLOR0_RAM_LUTN_VALUE_UPDATEN_SHFT                0x18
#define HWIO_MMSS_MDP_SSPP_IGC_LUT_DMA_IGC_COLOR0_RAM_LUTN_INDEX_BMSK                    0xff0000
#define HWIO_MMSS_MDP_SSPP_IGC_LUT_DMA_IGC_COLOR0_RAM_LUTN_INDEX_SHFT                        0x10
#define HWIO_MMSS_MDP_SSPP_IGC_LUT_DMA_IGC_COLOR0_RAM_LUTN_VALUE_BMSK                       0xfff
#define HWIO_MMSS_MDP_SSPP_IGC_LUT_DMA_IGC_COLOR0_RAM_LUTN_VALUE_SHFT                         0x0

#define HWIO_MMSS_MDP_SSPP_IGC_LUT_DMA_IGC_COLOR1_RAM_LUTN_ADDR                        (MMSS_MDP_SSPP_IGC_LUT_REG_BASE      + 0x0000001c)
#define HWIO_MMSS_MDP_SSPP_IGC_LUT_DMA_IGC_COLOR1_RAM_LUTN_RMSK                        0xf3ff0fff
#define HWIO_MMSS_MDP_SSPP_IGC_LUT_DMA_IGC_COLOR1_RAM_LUTN_IN          \
        in_dword_masked(HWIO_MMSS_MDP_SSPP_IGC_LUT_DMA_IGC_COLOR1_RAM_LUTN_ADDR, HWIO_MMSS_MDP_SSPP_IGC_LUT_DMA_IGC_COLOR1_RAM_LUTN_RMSK)
#define HWIO_MMSS_MDP_SSPP_IGC_LUT_DMA_IGC_COLOR1_RAM_LUTN_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_SSPP_IGC_LUT_DMA_IGC_COLOR1_RAM_LUTN_ADDR, m)
#define HWIO_MMSS_MDP_SSPP_IGC_LUT_DMA_IGC_COLOR1_RAM_LUTN_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_SSPP_IGC_LUT_DMA_IGC_COLOR1_RAM_LUTN_ADDR,v)
#define HWIO_MMSS_MDP_SSPP_IGC_LUT_DMA_IGC_COLOR1_RAM_LUTN_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_SSPP_IGC_LUT_DMA_IGC_COLOR1_RAM_LUTN_ADDR,m,v,HWIO_MMSS_MDP_SSPP_IGC_LUT_DMA_IGC_COLOR1_RAM_LUTN_IN)
#define HWIO_MMSS_MDP_SSPP_IGC_LUT_DMA_IGC_COLOR1_RAM_LUTN_DMA_MASK_BMSK               0xf0000000
#define HWIO_MMSS_MDP_SSPP_IGC_LUT_DMA_IGC_COLOR1_RAM_LUTN_DMA_MASK_SHFT                     0x1c
#define HWIO_MMSS_MDP_SSPP_IGC_LUT_DMA_IGC_COLOR1_RAM_LUTN_INDEX_UPDATE_BMSK            0x2000000
#define HWIO_MMSS_MDP_SSPP_IGC_LUT_DMA_IGC_COLOR1_RAM_LUTN_INDEX_UPDATE_SHFT                 0x19
#define HWIO_MMSS_MDP_SSPP_IGC_LUT_DMA_IGC_COLOR1_RAM_LUTN_VALUE_UPDATEN_BMSK           0x1000000
#define HWIO_MMSS_MDP_SSPP_IGC_LUT_DMA_IGC_COLOR1_RAM_LUTN_VALUE_UPDATEN_SHFT                0x18
#define HWIO_MMSS_MDP_SSPP_IGC_LUT_DMA_IGC_COLOR1_RAM_LUTN_INDEX_BMSK                    0xff0000
#define HWIO_MMSS_MDP_SSPP_IGC_LUT_DMA_IGC_COLOR1_RAM_LUTN_INDEX_SHFT                        0x10
#define HWIO_MMSS_MDP_SSPP_IGC_LUT_DMA_IGC_COLOR1_RAM_LUTN_VALUE_BMSK                       0xfff
#define HWIO_MMSS_MDP_SSPP_IGC_LUT_DMA_IGC_COLOR1_RAM_LUTN_VALUE_SHFT                         0x0

#define HWIO_MMSS_MDP_SSPP_IGC_LUT_DMA_IGC_COLOR2_RAM_LUTN_ADDR                        (MMSS_MDP_SSPP_IGC_LUT_REG_BASE      + 0x00000020)
#define HWIO_MMSS_MDP_SSPP_IGC_LUT_DMA_IGC_COLOR2_RAM_LUTN_RMSK                        0xf3ff0fff
#define HWIO_MMSS_MDP_SSPP_IGC_LUT_DMA_IGC_COLOR2_RAM_LUTN_IN          \
        in_dword_masked(HWIO_MMSS_MDP_SSPP_IGC_LUT_DMA_IGC_COLOR2_RAM_LUTN_ADDR, HWIO_MMSS_MDP_SSPP_IGC_LUT_DMA_IGC_COLOR2_RAM_LUTN_RMSK)
#define HWIO_MMSS_MDP_SSPP_IGC_LUT_DMA_IGC_COLOR2_RAM_LUTN_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_SSPP_IGC_LUT_DMA_IGC_COLOR2_RAM_LUTN_ADDR, m)
#define HWIO_MMSS_MDP_SSPP_IGC_LUT_DMA_IGC_COLOR2_RAM_LUTN_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_SSPP_IGC_LUT_DMA_IGC_COLOR2_RAM_LUTN_ADDR,v)
#define HWIO_MMSS_MDP_SSPP_IGC_LUT_DMA_IGC_COLOR2_RAM_LUTN_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_SSPP_IGC_LUT_DMA_IGC_COLOR2_RAM_LUTN_ADDR,m,v,HWIO_MMSS_MDP_SSPP_IGC_LUT_DMA_IGC_COLOR2_RAM_LUTN_IN)
#define HWIO_MMSS_MDP_SSPP_IGC_LUT_DMA_IGC_COLOR2_RAM_LUTN_DMA_MASK_BMSK               0xf0000000
#define HWIO_MMSS_MDP_SSPP_IGC_LUT_DMA_IGC_COLOR2_RAM_LUTN_DMA_MASK_SHFT                     0x1c
#define HWIO_MMSS_MDP_SSPP_IGC_LUT_DMA_IGC_COLOR2_RAM_LUTN_INDEX_UPDATE_BMSK            0x2000000
#define HWIO_MMSS_MDP_SSPP_IGC_LUT_DMA_IGC_COLOR2_RAM_LUTN_INDEX_UPDATE_SHFT                 0x19
#define HWIO_MMSS_MDP_SSPP_IGC_LUT_DMA_IGC_COLOR2_RAM_LUTN_VALUE_UPDATEN_BMSK           0x1000000
#define HWIO_MMSS_MDP_SSPP_IGC_LUT_DMA_IGC_COLOR2_RAM_LUTN_VALUE_UPDATEN_SHFT                0x18
#define HWIO_MMSS_MDP_SSPP_IGC_LUT_DMA_IGC_COLOR2_RAM_LUTN_INDEX_BMSK                    0xff0000
#define HWIO_MMSS_MDP_SSPP_IGC_LUT_DMA_IGC_COLOR2_RAM_LUTN_INDEX_SHFT                        0x10
#define HWIO_MMSS_MDP_SSPP_IGC_LUT_DMA_IGC_COLOR2_RAM_LUTN_VALUE_BMSK                       0xfff
#define HWIO_MMSS_MDP_SSPP_IGC_LUT_DMA_IGC_COLOR2_RAM_LUTN_VALUE_SHFT                         0x0

#define HWIO_MMSS_MDP_SSPP_IGC_LUT_VIG_IGC_COLOR0_ROM0_LUTN_ADDR                       (MMSS_MDP_SSPP_IGC_LUT_REG_BASE      + 0x00000024)
#define HWIO_MMSS_MDP_SSPP_IGC_LUT_VIG_IGC_COLOR0_ROM0_LUTN_RMSK                         0xff0fff
#define HWIO_MMSS_MDP_SSPP_IGC_LUT_VIG_IGC_COLOR0_ROM0_LUTN_IN          \
        in_dword_masked(HWIO_MMSS_MDP_SSPP_IGC_LUT_VIG_IGC_COLOR0_ROM0_LUTN_ADDR, HWIO_MMSS_MDP_SSPP_IGC_LUT_VIG_IGC_COLOR0_ROM0_LUTN_RMSK)
#define HWIO_MMSS_MDP_SSPP_IGC_LUT_VIG_IGC_COLOR0_ROM0_LUTN_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_SSPP_IGC_LUT_VIG_IGC_COLOR0_ROM0_LUTN_ADDR, m)
#define HWIO_MMSS_MDP_SSPP_IGC_LUT_VIG_IGC_COLOR0_ROM0_LUTN_INDEX_BMSK                   0xff0000
#define HWIO_MMSS_MDP_SSPP_IGC_LUT_VIG_IGC_COLOR0_ROM0_LUTN_INDEX_SHFT                       0x10
#define HWIO_MMSS_MDP_SSPP_IGC_LUT_VIG_IGC_COLOR0_ROM0_LUTN_VALUE_BMSK                      0xfff
#define HWIO_MMSS_MDP_SSPP_IGC_LUT_VIG_IGC_COLOR0_ROM0_LUTN_VALUE_SHFT                        0x0

#define HWIO_MMSS_MDP_SSPP_IGC_LUT_VIG_IGC_COLOR1_ROM0_LUTN_ADDR                       (MMSS_MDP_SSPP_IGC_LUT_REG_BASE      + 0x00000028)
#define HWIO_MMSS_MDP_SSPP_IGC_LUT_VIG_IGC_COLOR1_ROM0_LUTN_RMSK                         0xff0fff
#define HWIO_MMSS_MDP_SSPP_IGC_LUT_VIG_IGC_COLOR1_ROM0_LUTN_IN          \
        in_dword_masked(HWIO_MMSS_MDP_SSPP_IGC_LUT_VIG_IGC_COLOR1_ROM0_LUTN_ADDR, HWIO_MMSS_MDP_SSPP_IGC_LUT_VIG_IGC_COLOR1_ROM0_LUTN_RMSK)
#define HWIO_MMSS_MDP_SSPP_IGC_LUT_VIG_IGC_COLOR1_ROM0_LUTN_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_SSPP_IGC_LUT_VIG_IGC_COLOR1_ROM0_LUTN_ADDR, m)
#define HWIO_MMSS_MDP_SSPP_IGC_LUT_VIG_IGC_COLOR1_ROM0_LUTN_INDEX_BMSK                   0xff0000
#define HWIO_MMSS_MDP_SSPP_IGC_LUT_VIG_IGC_COLOR1_ROM0_LUTN_INDEX_SHFT                       0x10
#define HWIO_MMSS_MDP_SSPP_IGC_LUT_VIG_IGC_COLOR1_ROM0_LUTN_VALUE_BMSK                      0xfff
#define HWIO_MMSS_MDP_SSPP_IGC_LUT_VIG_IGC_COLOR1_ROM0_LUTN_VALUE_SHFT                        0x0

#define HWIO_MMSS_MDP_SSPP_IGC_LUT_VIG_IGC_COLOR2_ROM0_LUTN_ADDR                       (MMSS_MDP_SSPP_IGC_LUT_REG_BASE      + 0x0000002c)
#define HWIO_MMSS_MDP_SSPP_IGC_LUT_VIG_IGC_COLOR2_ROM0_LUTN_RMSK                         0xff0fff
#define HWIO_MMSS_MDP_SSPP_IGC_LUT_VIG_IGC_COLOR2_ROM0_LUTN_IN          \
        in_dword_masked(HWIO_MMSS_MDP_SSPP_IGC_LUT_VIG_IGC_COLOR2_ROM0_LUTN_ADDR, HWIO_MMSS_MDP_SSPP_IGC_LUT_VIG_IGC_COLOR2_ROM0_LUTN_RMSK)
#define HWIO_MMSS_MDP_SSPP_IGC_LUT_VIG_IGC_COLOR2_ROM0_LUTN_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_SSPP_IGC_LUT_VIG_IGC_COLOR2_ROM0_LUTN_ADDR, m)
#define HWIO_MMSS_MDP_SSPP_IGC_LUT_VIG_IGC_COLOR2_ROM0_LUTN_INDEX_BMSK                   0xff0000
#define HWIO_MMSS_MDP_SSPP_IGC_LUT_VIG_IGC_COLOR2_ROM0_LUTN_INDEX_SHFT                       0x10
#define HWIO_MMSS_MDP_SSPP_IGC_LUT_VIG_IGC_COLOR2_ROM0_LUTN_VALUE_BMSK                      0xfff
#define HWIO_MMSS_MDP_SSPP_IGC_LUT_VIG_IGC_COLOR2_ROM0_LUTN_VALUE_SHFT                        0x0

#define HWIO_MMSS_MDP_SSPP_IGC_LUT_RGB_IGC_COLOR0_ROM0_LUTN_ADDR                       (MMSS_MDP_SSPP_IGC_LUT_REG_BASE      + 0x00000030)
#define HWIO_MMSS_MDP_SSPP_IGC_LUT_RGB_IGC_COLOR0_ROM0_LUTN_RMSK                         0xff0fff
#define HWIO_MMSS_MDP_SSPP_IGC_LUT_RGB_IGC_COLOR0_ROM0_LUTN_IN          \
        in_dword_masked(HWIO_MMSS_MDP_SSPP_IGC_LUT_RGB_IGC_COLOR0_ROM0_LUTN_ADDR, HWIO_MMSS_MDP_SSPP_IGC_LUT_RGB_IGC_COLOR0_ROM0_LUTN_RMSK)
#define HWIO_MMSS_MDP_SSPP_IGC_LUT_RGB_IGC_COLOR0_ROM0_LUTN_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_SSPP_IGC_LUT_RGB_IGC_COLOR0_ROM0_LUTN_ADDR, m)
#define HWIO_MMSS_MDP_SSPP_IGC_LUT_RGB_IGC_COLOR0_ROM0_LUTN_INDEX_BMSK                   0xff0000
#define HWIO_MMSS_MDP_SSPP_IGC_LUT_RGB_IGC_COLOR0_ROM0_LUTN_INDEX_SHFT                       0x10
#define HWIO_MMSS_MDP_SSPP_IGC_LUT_RGB_IGC_COLOR0_ROM0_LUTN_VALUE_BMSK                      0xfff
#define HWIO_MMSS_MDP_SSPP_IGC_LUT_RGB_IGC_COLOR0_ROM0_LUTN_VALUE_SHFT                        0x0

#define HWIO_MMSS_MDP_SSPP_IGC_LUT_RGB_IGC_COLOR1_ROM0_LUTN_ADDR                       (MMSS_MDP_SSPP_IGC_LUT_REG_BASE      + 0x00000034)
#define HWIO_MMSS_MDP_SSPP_IGC_LUT_RGB_IGC_COLOR1_ROM0_LUTN_RMSK                         0xff0fff
#define HWIO_MMSS_MDP_SSPP_IGC_LUT_RGB_IGC_COLOR1_ROM0_LUTN_IN          \
        in_dword_masked(HWIO_MMSS_MDP_SSPP_IGC_LUT_RGB_IGC_COLOR1_ROM0_LUTN_ADDR, HWIO_MMSS_MDP_SSPP_IGC_LUT_RGB_IGC_COLOR1_ROM0_LUTN_RMSK)
#define HWIO_MMSS_MDP_SSPP_IGC_LUT_RGB_IGC_COLOR1_ROM0_LUTN_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_SSPP_IGC_LUT_RGB_IGC_COLOR1_ROM0_LUTN_ADDR, m)
#define HWIO_MMSS_MDP_SSPP_IGC_LUT_RGB_IGC_COLOR1_ROM0_LUTN_INDEX_BMSK                   0xff0000
#define HWIO_MMSS_MDP_SSPP_IGC_LUT_RGB_IGC_COLOR1_ROM0_LUTN_INDEX_SHFT                       0x10
#define HWIO_MMSS_MDP_SSPP_IGC_LUT_RGB_IGC_COLOR1_ROM0_LUTN_VALUE_BMSK                      0xfff
#define HWIO_MMSS_MDP_SSPP_IGC_LUT_RGB_IGC_COLOR1_ROM0_LUTN_VALUE_SHFT                        0x0

#define HWIO_MMSS_MDP_SSPP_IGC_LUT_RGB_IGC_COLOR2_ROM0_LUTN_ADDR                       (MMSS_MDP_SSPP_IGC_LUT_REG_BASE      + 0x00000038)
#define HWIO_MMSS_MDP_SSPP_IGC_LUT_RGB_IGC_COLOR2_ROM0_LUTN_RMSK                         0xff0fff
#define HWIO_MMSS_MDP_SSPP_IGC_LUT_RGB_IGC_COLOR2_ROM0_LUTN_IN          \
        in_dword_masked(HWIO_MMSS_MDP_SSPP_IGC_LUT_RGB_IGC_COLOR2_ROM0_LUTN_ADDR, HWIO_MMSS_MDP_SSPP_IGC_LUT_RGB_IGC_COLOR2_ROM0_LUTN_RMSK)
#define HWIO_MMSS_MDP_SSPP_IGC_LUT_RGB_IGC_COLOR2_ROM0_LUTN_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_SSPP_IGC_LUT_RGB_IGC_COLOR2_ROM0_LUTN_ADDR, m)
#define HWIO_MMSS_MDP_SSPP_IGC_LUT_RGB_IGC_COLOR2_ROM0_LUTN_INDEX_BMSK                   0xff0000
#define HWIO_MMSS_MDP_SSPP_IGC_LUT_RGB_IGC_COLOR2_ROM0_LUTN_INDEX_SHFT                       0x10
#define HWIO_MMSS_MDP_SSPP_IGC_LUT_RGB_IGC_COLOR2_ROM0_LUTN_VALUE_BMSK                      0xfff
#define HWIO_MMSS_MDP_SSPP_IGC_LUT_RGB_IGC_COLOR2_ROM0_LUTN_VALUE_SHFT                        0x0

#define HWIO_MMSS_MDP_SSPP_IGC_LUT_DMA_IGC_COLOR0_ROM0_LUTN_ADDR                       (MMSS_MDP_SSPP_IGC_LUT_REG_BASE      + 0x0000003c)
#define HWIO_MMSS_MDP_SSPP_IGC_LUT_DMA_IGC_COLOR0_ROM0_LUTN_RMSK                         0xff0fff
#define HWIO_MMSS_MDP_SSPP_IGC_LUT_DMA_IGC_COLOR0_ROM0_LUTN_IN          \
        in_dword_masked(HWIO_MMSS_MDP_SSPP_IGC_LUT_DMA_IGC_COLOR0_ROM0_LUTN_ADDR, HWIO_MMSS_MDP_SSPP_IGC_LUT_DMA_IGC_COLOR0_ROM0_LUTN_RMSK)
#define HWIO_MMSS_MDP_SSPP_IGC_LUT_DMA_IGC_COLOR0_ROM0_LUTN_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_SSPP_IGC_LUT_DMA_IGC_COLOR0_ROM0_LUTN_ADDR, m)
#define HWIO_MMSS_MDP_SSPP_IGC_LUT_DMA_IGC_COLOR0_ROM0_LUTN_INDEX_BMSK                   0xff0000
#define HWIO_MMSS_MDP_SSPP_IGC_LUT_DMA_IGC_COLOR0_ROM0_LUTN_INDEX_SHFT                       0x10
#define HWIO_MMSS_MDP_SSPP_IGC_LUT_DMA_IGC_COLOR0_ROM0_LUTN_VALUE_BMSK                      0xfff
#define HWIO_MMSS_MDP_SSPP_IGC_LUT_DMA_IGC_COLOR0_ROM0_LUTN_VALUE_SHFT                        0x0

#define HWIO_MMSS_MDP_SSPP_IGC_LUT_DMA_IGC_COLOR1_ROM0_LUTN_ADDR                       (MMSS_MDP_SSPP_IGC_LUT_REG_BASE      + 0x00000040)
#define HWIO_MMSS_MDP_SSPP_IGC_LUT_DMA_IGC_COLOR1_ROM0_LUTN_RMSK                         0xff0fff
#define HWIO_MMSS_MDP_SSPP_IGC_LUT_DMA_IGC_COLOR1_ROM0_LUTN_IN          \
        in_dword_masked(HWIO_MMSS_MDP_SSPP_IGC_LUT_DMA_IGC_COLOR1_ROM0_LUTN_ADDR, HWIO_MMSS_MDP_SSPP_IGC_LUT_DMA_IGC_COLOR1_ROM0_LUTN_RMSK)
#define HWIO_MMSS_MDP_SSPP_IGC_LUT_DMA_IGC_COLOR1_ROM0_LUTN_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_SSPP_IGC_LUT_DMA_IGC_COLOR1_ROM0_LUTN_ADDR, m)
#define HWIO_MMSS_MDP_SSPP_IGC_LUT_DMA_IGC_COLOR1_ROM0_LUTN_INDEX_BMSK                   0xff0000
#define HWIO_MMSS_MDP_SSPP_IGC_LUT_DMA_IGC_COLOR1_ROM0_LUTN_INDEX_SHFT                       0x10
#define HWIO_MMSS_MDP_SSPP_IGC_LUT_DMA_IGC_COLOR1_ROM0_LUTN_VALUE_BMSK                      0xfff
#define HWIO_MMSS_MDP_SSPP_IGC_LUT_DMA_IGC_COLOR1_ROM0_LUTN_VALUE_SHFT                        0x0

#define HWIO_MMSS_MDP_SSPP_IGC_LUT_DMA_IGC_COLOR2_ROM0_LUTN_ADDR                       (MMSS_MDP_SSPP_IGC_LUT_REG_BASE      + 0x00000044)
#define HWIO_MMSS_MDP_SSPP_IGC_LUT_DMA_IGC_COLOR2_ROM0_LUTN_RMSK                         0xff0fff
#define HWIO_MMSS_MDP_SSPP_IGC_LUT_DMA_IGC_COLOR2_ROM0_LUTN_IN          \
        in_dword_masked(HWIO_MMSS_MDP_SSPP_IGC_LUT_DMA_IGC_COLOR2_ROM0_LUTN_ADDR, HWIO_MMSS_MDP_SSPP_IGC_LUT_DMA_IGC_COLOR2_ROM0_LUTN_RMSK)
#define HWIO_MMSS_MDP_SSPP_IGC_LUT_DMA_IGC_COLOR2_ROM0_LUTN_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_SSPP_IGC_LUT_DMA_IGC_COLOR2_ROM0_LUTN_ADDR, m)
#define HWIO_MMSS_MDP_SSPP_IGC_LUT_DMA_IGC_COLOR2_ROM0_LUTN_INDEX_BMSK                   0xff0000
#define HWIO_MMSS_MDP_SSPP_IGC_LUT_DMA_IGC_COLOR2_ROM0_LUTN_INDEX_SHFT                       0x10
#define HWIO_MMSS_MDP_SSPP_IGC_LUT_DMA_IGC_COLOR2_ROM0_LUTN_VALUE_BMSK                      0xfff
#define HWIO_MMSS_MDP_SSPP_IGC_LUT_DMA_IGC_COLOR2_ROM0_LUTN_VALUE_SHFT                        0x0

#define HWIO_MMSS_MDP_SSPP_IGC_LUT_VIG_IGC_COLOR0_ROM1_LUTN_ADDR                       (MMSS_MDP_SSPP_IGC_LUT_REG_BASE      + 0x00000048)
#define HWIO_MMSS_MDP_SSPP_IGC_LUT_VIG_IGC_COLOR0_ROM1_LUTN_RMSK                         0xff0fff
#define HWIO_MMSS_MDP_SSPP_IGC_LUT_VIG_IGC_COLOR0_ROM1_LUTN_IN          \
        in_dword_masked(HWIO_MMSS_MDP_SSPP_IGC_LUT_VIG_IGC_COLOR0_ROM1_LUTN_ADDR, HWIO_MMSS_MDP_SSPP_IGC_LUT_VIG_IGC_COLOR0_ROM1_LUTN_RMSK)
#define HWIO_MMSS_MDP_SSPP_IGC_LUT_VIG_IGC_COLOR0_ROM1_LUTN_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_SSPP_IGC_LUT_VIG_IGC_COLOR0_ROM1_LUTN_ADDR, m)
#define HWIO_MMSS_MDP_SSPP_IGC_LUT_VIG_IGC_COLOR0_ROM1_LUTN_INDEX_BMSK                   0xff0000
#define HWIO_MMSS_MDP_SSPP_IGC_LUT_VIG_IGC_COLOR0_ROM1_LUTN_INDEX_SHFT                       0x10
#define HWIO_MMSS_MDP_SSPP_IGC_LUT_VIG_IGC_COLOR0_ROM1_LUTN_VALUE_BMSK                      0xfff
#define HWIO_MMSS_MDP_SSPP_IGC_LUT_VIG_IGC_COLOR0_ROM1_LUTN_VALUE_SHFT                        0x0

#define HWIO_MMSS_MDP_SSPP_IGC_LUT_VIG_IGC_COLOR1_ROM1_LUTN_ADDR                       (MMSS_MDP_SSPP_IGC_LUT_REG_BASE      + 0x0000004c)
#define HWIO_MMSS_MDP_SSPP_IGC_LUT_VIG_IGC_COLOR1_ROM1_LUTN_RMSK                         0xff0fff
#define HWIO_MMSS_MDP_SSPP_IGC_LUT_VIG_IGC_COLOR1_ROM1_LUTN_IN          \
        in_dword_masked(HWIO_MMSS_MDP_SSPP_IGC_LUT_VIG_IGC_COLOR1_ROM1_LUTN_ADDR, HWIO_MMSS_MDP_SSPP_IGC_LUT_VIG_IGC_COLOR1_ROM1_LUTN_RMSK)
#define HWIO_MMSS_MDP_SSPP_IGC_LUT_VIG_IGC_COLOR1_ROM1_LUTN_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_SSPP_IGC_LUT_VIG_IGC_COLOR1_ROM1_LUTN_ADDR, m)
#define HWIO_MMSS_MDP_SSPP_IGC_LUT_VIG_IGC_COLOR1_ROM1_LUTN_INDEX_BMSK                   0xff0000
#define HWIO_MMSS_MDP_SSPP_IGC_LUT_VIG_IGC_COLOR1_ROM1_LUTN_INDEX_SHFT                       0x10
#define HWIO_MMSS_MDP_SSPP_IGC_LUT_VIG_IGC_COLOR1_ROM1_LUTN_VALUE_BMSK                      0xfff
#define HWIO_MMSS_MDP_SSPP_IGC_LUT_VIG_IGC_COLOR1_ROM1_LUTN_VALUE_SHFT                        0x0

#define HWIO_MMSS_MDP_SSPP_IGC_LUT_VIG_IGC_COLOR2_ROM1_LUTN_ADDR                       (MMSS_MDP_SSPP_IGC_LUT_REG_BASE      + 0x00000050)
#define HWIO_MMSS_MDP_SSPP_IGC_LUT_VIG_IGC_COLOR2_ROM1_LUTN_RMSK                         0xff0fff
#define HWIO_MMSS_MDP_SSPP_IGC_LUT_VIG_IGC_COLOR2_ROM1_LUTN_IN          \
        in_dword_masked(HWIO_MMSS_MDP_SSPP_IGC_LUT_VIG_IGC_COLOR2_ROM1_LUTN_ADDR, HWIO_MMSS_MDP_SSPP_IGC_LUT_VIG_IGC_COLOR2_ROM1_LUTN_RMSK)
#define HWIO_MMSS_MDP_SSPP_IGC_LUT_VIG_IGC_COLOR2_ROM1_LUTN_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_SSPP_IGC_LUT_VIG_IGC_COLOR2_ROM1_LUTN_ADDR, m)
#define HWIO_MMSS_MDP_SSPP_IGC_LUT_VIG_IGC_COLOR2_ROM1_LUTN_INDEX_BMSK                   0xff0000
#define HWIO_MMSS_MDP_SSPP_IGC_LUT_VIG_IGC_COLOR2_ROM1_LUTN_INDEX_SHFT                       0x10
#define HWIO_MMSS_MDP_SSPP_IGC_LUT_VIG_IGC_COLOR2_ROM1_LUTN_VALUE_BMSK                      0xfff
#define HWIO_MMSS_MDP_SSPP_IGC_LUT_VIG_IGC_COLOR2_ROM1_LUTN_VALUE_SHFT                        0x0

#define HWIO_MMSS_MDP_SSPP_IGC_LUT_RGB_IGC_COLOR0_ROM1_LUTN_ADDR                       (MMSS_MDP_SSPP_IGC_LUT_REG_BASE      + 0x00000054)
#define HWIO_MMSS_MDP_SSPP_IGC_LUT_RGB_IGC_COLOR0_ROM1_LUTN_RMSK                         0xff0fff
#define HWIO_MMSS_MDP_SSPP_IGC_LUT_RGB_IGC_COLOR0_ROM1_LUTN_IN          \
        in_dword_masked(HWIO_MMSS_MDP_SSPP_IGC_LUT_RGB_IGC_COLOR0_ROM1_LUTN_ADDR, HWIO_MMSS_MDP_SSPP_IGC_LUT_RGB_IGC_COLOR0_ROM1_LUTN_RMSK)
#define HWIO_MMSS_MDP_SSPP_IGC_LUT_RGB_IGC_COLOR0_ROM1_LUTN_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_SSPP_IGC_LUT_RGB_IGC_COLOR0_ROM1_LUTN_ADDR, m)
#define HWIO_MMSS_MDP_SSPP_IGC_LUT_RGB_IGC_COLOR0_ROM1_LUTN_INDEX_BMSK                   0xff0000
#define HWIO_MMSS_MDP_SSPP_IGC_LUT_RGB_IGC_COLOR0_ROM1_LUTN_INDEX_SHFT                       0x10
#define HWIO_MMSS_MDP_SSPP_IGC_LUT_RGB_IGC_COLOR0_ROM1_LUTN_VALUE_BMSK                      0xfff
#define HWIO_MMSS_MDP_SSPP_IGC_LUT_RGB_IGC_COLOR0_ROM1_LUTN_VALUE_SHFT                        0x0

#define HWIO_MMSS_MDP_SSPP_IGC_LUT_RGB_IGC_COLOR1_ROM1_LUTN_ADDR                       (MMSS_MDP_SSPP_IGC_LUT_REG_BASE      + 0x00000058)
#define HWIO_MMSS_MDP_SSPP_IGC_LUT_RGB_IGC_COLOR1_ROM1_LUTN_RMSK                         0xff0fff
#define HWIO_MMSS_MDP_SSPP_IGC_LUT_RGB_IGC_COLOR1_ROM1_LUTN_IN          \
        in_dword_masked(HWIO_MMSS_MDP_SSPP_IGC_LUT_RGB_IGC_COLOR1_ROM1_LUTN_ADDR, HWIO_MMSS_MDP_SSPP_IGC_LUT_RGB_IGC_COLOR1_ROM1_LUTN_RMSK)
#define HWIO_MMSS_MDP_SSPP_IGC_LUT_RGB_IGC_COLOR1_ROM1_LUTN_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_SSPP_IGC_LUT_RGB_IGC_COLOR1_ROM1_LUTN_ADDR, m)
#define HWIO_MMSS_MDP_SSPP_IGC_LUT_RGB_IGC_COLOR1_ROM1_LUTN_INDEX_BMSK                   0xff0000
#define HWIO_MMSS_MDP_SSPP_IGC_LUT_RGB_IGC_COLOR1_ROM1_LUTN_INDEX_SHFT                       0x10
#define HWIO_MMSS_MDP_SSPP_IGC_LUT_RGB_IGC_COLOR1_ROM1_LUTN_VALUE_BMSK                      0xfff
#define HWIO_MMSS_MDP_SSPP_IGC_LUT_RGB_IGC_COLOR1_ROM1_LUTN_VALUE_SHFT                        0x0

#define HWIO_MMSS_MDP_SSPP_IGC_LUT_RGB_IGC_COLOR2_ROM1_LUTN_ADDR                       (MMSS_MDP_SSPP_IGC_LUT_REG_BASE      + 0x0000006c)
#define HWIO_MMSS_MDP_SSPP_IGC_LUT_RGB_IGC_COLOR2_ROM1_LUTN_RMSK                         0xff0fff
#define HWIO_MMSS_MDP_SSPP_IGC_LUT_RGB_IGC_COLOR2_ROM1_LUTN_IN          \
        in_dword_masked(HWIO_MMSS_MDP_SSPP_IGC_LUT_RGB_IGC_COLOR2_ROM1_LUTN_ADDR, HWIO_MMSS_MDP_SSPP_IGC_LUT_RGB_IGC_COLOR2_ROM1_LUTN_RMSK)
#define HWIO_MMSS_MDP_SSPP_IGC_LUT_RGB_IGC_COLOR2_ROM1_LUTN_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_SSPP_IGC_LUT_RGB_IGC_COLOR2_ROM1_LUTN_ADDR, m)
#define HWIO_MMSS_MDP_SSPP_IGC_LUT_RGB_IGC_COLOR2_ROM1_LUTN_INDEX_BMSK                   0xff0000
#define HWIO_MMSS_MDP_SSPP_IGC_LUT_RGB_IGC_COLOR2_ROM1_LUTN_INDEX_SHFT                       0x10
#define HWIO_MMSS_MDP_SSPP_IGC_LUT_RGB_IGC_COLOR2_ROM1_LUTN_VALUE_BMSK                      0xfff
#define HWIO_MMSS_MDP_SSPP_IGC_LUT_RGB_IGC_COLOR2_ROM1_LUTN_VALUE_SHFT                        0x0

#define HWIO_MMSS_MDP_SSPP_IGC_LUT_DMA_IGC_COLOR0_ROM1_LUTN_ADDR                       (MMSS_MDP_SSPP_IGC_LUT_REG_BASE      + 0x00000070)
#define HWIO_MMSS_MDP_SSPP_IGC_LUT_DMA_IGC_COLOR0_ROM1_LUTN_RMSK                         0xff0fff
#define HWIO_MMSS_MDP_SSPP_IGC_LUT_DMA_IGC_COLOR0_ROM1_LUTN_IN          \
        in_dword_masked(HWIO_MMSS_MDP_SSPP_IGC_LUT_DMA_IGC_COLOR0_ROM1_LUTN_ADDR, HWIO_MMSS_MDP_SSPP_IGC_LUT_DMA_IGC_COLOR0_ROM1_LUTN_RMSK)
#define HWIO_MMSS_MDP_SSPP_IGC_LUT_DMA_IGC_COLOR0_ROM1_LUTN_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_SSPP_IGC_LUT_DMA_IGC_COLOR0_ROM1_LUTN_ADDR, m)
#define HWIO_MMSS_MDP_SSPP_IGC_LUT_DMA_IGC_COLOR0_ROM1_LUTN_INDEX_BMSK                   0xff0000
#define HWIO_MMSS_MDP_SSPP_IGC_LUT_DMA_IGC_COLOR0_ROM1_LUTN_INDEX_SHFT                       0x10
#define HWIO_MMSS_MDP_SSPP_IGC_LUT_DMA_IGC_COLOR0_ROM1_LUTN_VALUE_BMSK                      0xfff
#define HWIO_MMSS_MDP_SSPP_IGC_LUT_DMA_IGC_COLOR0_ROM1_LUTN_VALUE_SHFT                        0x0

#define HWIO_MMSS_MDP_SSPP_IGC_LUT_DMA_IGC_COLOR1_ROM1_LUTN_ADDR                       (MMSS_MDP_SSPP_IGC_LUT_REG_BASE      + 0x00000074)
#define HWIO_MMSS_MDP_SSPP_IGC_LUT_DMA_IGC_COLOR1_ROM1_LUTN_RMSK                         0xff0fff
#define HWIO_MMSS_MDP_SSPP_IGC_LUT_DMA_IGC_COLOR1_ROM1_LUTN_IN          \
        in_dword_masked(HWIO_MMSS_MDP_SSPP_IGC_LUT_DMA_IGC_COLOR1_ROM1_LUTN_ADDR, HWIO_MMSS_MDP_SSPP_IGC_LUT_DMA_IGC_COLOR1_ROM1_LUTN_RMSK)
#define HWIO_MMSS_MDP_SSPP_IGC_LUT_DMA_IGC_COLOR1_ROM1_LUTN_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_SSPP_IGC_LUT_DMA_IGC_COLOR1_ROM1_LUTN_ADDR, m)
#define HWIO_MMSS_MDP_SSPP_IGC_LUT_DMA_IGC_COLOR1_ROM1_LUTN_INDEX_BMSK                   0xff0000
#define HWIO_MMSS_MDP_SSPP_IGC_LUT_DMA_IGC_COLOR1_ROM1_LUTN_INDEX_SHFT                       0x10
#define HWIO_MMSS_MDP_SSPP_IGC_LUT_DMA_IGC_COLOR1_ROM1_LUTN_VALUE_BMSK                      0xfff
#define HWIO_MMSS_MDP_SSPP_IGC_LUT_DMA_IGC_COLOR1_ROM1_LUTN_VALUE_SHFT                        0x0

#define HWIO_MMSS_MDP_SSPP_IGC_LUT_DMA_IGC_COLOR2_ROM1_LUTN_ADDR                       (MMSS_MDP_SSPP_IGC_LUT_REG_BASE      + 0x00000078)
#define HWIO_MMSS_MDP_SSPP_IGC_LUT_DMA_IGC_COLOR2_ROM1_LUTN_RMSK                         0xff0fff
#define HWIO_MMSS_MDP_SSPP_IGC_LUT_DMA_IGC_COLOR2_ROM1_LUTN_IN          \
        in_dword_masked(HWIO_MMSS_MDP_SSPP_IGC_LUT_DMA_IGC_COLOR2_ROM1_LUTN_ADDR, HWIO_MMSS_MDP_SSPP_IGC_LUT_DMA_IGC_COLOR2_ROM1_LUTN_RMSK)
#define HWIO_MMSS_MDP_SSPP_IGC_LUT_DMA_IGC_COLOR2_ROM1_LUTN_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_SSPP_IGC_LUT_DMA_IGC_COLOR2_ROM1_LUTN_ADDR, m)
#define HWIO_MMSS_MDP_SSPP_IGC_LUT_DMA_IGC_COLOR2_ROM1_LUTN_INDEX_BMSK                   0xff0000
#define HWIO_MMSS_MDP_SSPP_IGC_LUT_DMA_IGC_COLOR2_ROM1_LUTN_INDEX_SHFT                       0x10
#define HWIO_MMSS_MDP_SSPP_IGC_LUT_DMA_IGC_COLOR2_ROM1_LUTN_VALUE_BMSK                      0xfff
#define HWIO_MMSS_MDP_SSPP_IGC_LUT_DMA_IGC_COLOR2_ROM1_LUTN_VALUE_SHFT                        0x0

#define HWIO_MMSS_MDP_SSPP_IGC_LUT_MDSS_SSPP_SPARE_ADDR                                (MMSS_MDP_SSPP_IGC_LUT_REG_BASE      + 0x00000080)
#define HWIO_MMSS_MDP_SSPP_IGC_LUT_MDSS_SSPP_SPARE_RMSK                                0xffffffff
#define HWIO_MMSS_MDP_SSPP_IGC_LUT_MDSS_SSPP_SPARE_IN          \
        in_dword_masked(HWIO_MMSS_MDP_SSPP_IGC_LUT_MDSS_SSPP_SPARE_ADDR, HWIO_MMSS_MDP_SSPP_IGC_LUT_MDSS_SSPP_SPARE_RMSK)
#define HWIO_MMSS_MDP_SSPP_IGC_LUT_MDSS_SSPP_SPARE_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_SSPP_IGC_LUT_MDSS_SSPP_SPARE_ADDR, m)
#define HWIO_MMSS_MDP_SSPP_IGC_LUT_MDSS_SSPP_SPARE_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_SSPP_IGC_LUT_MDSS_SSPP_SPARE_ADDR,v)
#define HWIO_MMSS_MDP_SSPP_IGC_LUT_MDSS_SSPP_SPARE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_SSPP_IGC_LUT_MDSS_SSPP_SPARE_ADDR,m,v,HWIO_MMSS_MDP_SSPP_IGC_LUT_MDSS_SSPP_SPARE_IN)
#define HWIO_MMSS_MDP_SSPP_IGC_LUT_MDSS_SSPP_SPARE_MDP_SSPP_SPARE_BMSK                 0xffffffff
#define HWIO_MMSS_MDP_SSPP_IGC_LUT_MDSS_SSPP_SPARE_MDP_SSPP_SPARE_SHFT                        0x0

/*----------------------------------------------------------------------------
 * MODULE: MMSS_MDP_VP_0_VIG_0_SSPP
 *--------------------------------------------------------------------------*/

#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_SRC_SIZE_ADDR                                           (MMSS_MDP_VP_0_VIG_0_SSPP_REG_BASE      + 0x00000000)
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_SRC_SIZE_RMSK                                           0xffffffff
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_SRC_SIZE_IN          \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_SRC_SIZE_ADDR, HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_SRC_SIZE_RMSK)
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_SRC_SIZE_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_SRC_SIZE_ADDR, m)
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_SRC_SIZE_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_SRC_SIZE_ADDR,v)
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_SRC_SIZE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_SRC_SIZE_ADDR,m,v,HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_SRC_SIZE_IN)
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_SRC_SIZE_ROI_H_BMSK                                     0xffff0000
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_SRC_SIZE_ROI_H_SHFT                                           0x10
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_SRC_SIZE_ROI_W_BMSK                                         0xffff
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_SRC_SIZE_ROI_W_SHFT                                            0x0

#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_SRC_IMG_SIZE_ADDR                                       (MMSS_MDP_VP_0_VIG_0_SSPP_REG_BASE      + 0x00000004)
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_SRC_IMG_SIZE_RMSK                                       0xffffffff
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_SRC_IMG_SIZE_IN          \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_SRC_IMG_SIZE_ADDR, HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_SRC_IMG_SIZE_RMSK)
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_SRC_IMG_SIZE_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_SRC_IMG_SIZE_ADDR, m)
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_SRC_IMG_SIZE_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_SRC_IMG_SIZE_ADDR,v)
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_SRC_IMG_SIZE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_SRC_IMG_SIZE_ADDR,m,v,HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_SRC_IMG_SIZE_IN)
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_SRC_IMG_SIZE_SRC_H_BMSK                                 0xffff0000
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_SRC_IMG_SIZE_SRC_H_SHFT                                       0x10
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_SRC_IMG_SIZE_SRC_W_BMSK                                     0xffff
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_SRC_IMG_SIZE_SRC_W_SHFT                                        0x0

#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_SRC_XY_ADDR                                             (MMSS_MDP_VP_0_VIG_0_SSPP_REG_BASE      + 0x00000008)
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_SRC_XY_RMSK                                             0xffffffff
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_SRC_XY_IN          \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_SRC_XY_ADDR, HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_SRC_XY_RMSK)
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_SRC_XY_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_SRC_XY_ADDR, m)
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_SRC_XY_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_SRC_XY_ADDR,v)
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_SRC_XY_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_SRC_XY_ADDR,m,v,HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_SRC_XY_IN)
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_SRC_XY_SRC_Y_BMSK                                       0xffff0000
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_SRC_XY_SRC_Y_SHFT                                             0x10
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_SRC_XY_SRC_X_BMSK                                           0xffff
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_SRC_XY_SRC_X_SHFT                                              0x0

#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_OUT_SIZE_ADDR                                           (MMSS_MDP_VP_0_VIG_0_SSPP_REG_BASE      + 0x0000000c)
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_OUT_SIZE_RMSK                                           0xffffffff
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_OUT_SIZE_IN          \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_OUT_SIZE_ADDR, HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_OUT_SIZE_RMSK)
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_OUT_SIZE_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_OUT_SIZE_ADDR, m)
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_OUT_SIZE_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_OUT_SIZE_ADDR,v)
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_OUT_SIZE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_OUT_SIZE_ADDR,m,v,HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_OUT_SIZE_IN)
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_OUT_SIZE_DST_H_BMSK                                     0xffff0000
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_OUT_SIZE_DST_H_SHFT                                           0x10
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_OUT_SIZE_DST_W_BMSK                                         0xffff
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_OUT_SIZE_DST_W_SHFT                                            0x0

#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_OUT_XY_ADDR                                             (MMSS_MDP_VP_0_VIG_0_SSPP_REG_BASE      + 0x00000010)
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_OUT_XY_RMSK                                             0xffffffff
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_OUT_XY_IN          \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_OUT_XY_ADDR, HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_OUT_XY_RMSK)
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_OUT_XY_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_OUT_XY_ADDR, m)
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_OUT_XY_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_OUT_XY_ADDR,v)
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_OUT_XY_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_OUT_XY_ADDR,m,v,HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_OUT_XY_IN)
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_OUT_XY_DST_Y_BMSK                                       0xffff0000
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_OUT_XY_DST_Y_SHFT                                             0x10
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_OUT_XY_DST_X_BMSK                                           0xffff
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_OUT_XY_DST_X_SHFT                                              0x0

#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_SRC0_ADDR_ADDR                                          (MMSS_MDP_VP_0_VIG_0_SSPP_REG_BASE      + 0x00000014)
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_SRC0_ADDR_RMSK                                          0xffffffff
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_SRC0_ADDR_IN          \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_SRC0_ADDR_ADDR, HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_SRC0_ADDR_RMSK)
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_SRC0_ADDR_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_SRC0_ADDR_ADDR, m)
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_SRC0_ADDR_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_SRC0_ADDR_ADDR,v)
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_SRC0_ADDR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_SRC0_ADDR_ADDR,m,v,HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_SRC0_ADDR_IN)
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_SRC0_ADDR_ADDR_BMSK                                     0xffffffff
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_SRC0_ADDR_ADDR_SHFT                                            0x0

#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_SRC1_ADDR_ADDR                                          (MMSS_MDP_VP_0_VIG_0_SSPP_REG_BASE      + 0x00000018)
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_SRC1_ADDR_RMSK                                          0xffffffff
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_SRC1_ADDR_IN          \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_SRC1_ADDR_ADDR, HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_SRC1_ADDR_RMSK)
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_SRC1_ADDR_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_SRC1_ADDR_ADDR, m)
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_SRC1_ADDR_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_SRC1_ADDR_ADDR,v)
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_SRC1_ADDR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_SRC1_ADDR_ADDR,m,v,HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_SRC1_ADDR_IN)
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_SRC1_ADDR_ADDR_BMSK                                     0xffffffff
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_SRC1_ADDR_ADDR_SHFT                                            0x0

#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_SRC2_ADDR_ADDR                                          (MMSS_MDP_VP_0_VIG_0_SSPP_REG_BASE      + 0x0000001c)
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_SRC2_ADDR_RMSK                                          0xffffffff
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_SRC2_ADDR_IN          \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_SRC2_ADDR_ADDR, HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_SRC2_ADDR_RMSK)
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_SRC2_ADDR_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_SRC2_ADDR_ADDR, m)
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_SRC2_ADDR_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_SRC2_ADDR_ADDR,v)
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_SRC2_ADDR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_SRC2_ADDR_ADDR,m,v,HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_SRC2_ADDR_IN)
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_SRC2_ADDR_ADDR_BMSK                                     0xffffffff
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_SRC2_ADDR_ADDR_SHFT                                            0x0

#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_SRC3_ADDR_ADDR                                          (MMSS_MDP_VP_0_VIG_0_SSPP_REG_BASE      + 0x00000020)
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_SRC3_ADDR_RMSK                                          0xffffffff
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_SRC3_ADDR_IN          \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_SRC3_ADDR_ADDR, HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_SRC3_ADDR_RMSK)
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_SRC3_ADDR_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_SRC3_ADDR_ADDR, m)
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_SRC3_ADDR_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_SRC3_ADDR_ADDR,v)
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_SRC3_ADDR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_SRC3_ADDR_ADDR,m,v,HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_SRC3_ADDR_IN)
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_SRC3_ADDR_ADDR_BMSK                                     0xffffffff
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_SRC3_ADDR_ADDR_SHFT                                            0x0

#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_SRC_YSTRIDE0_ADDR                                       (MMSS_MDP_VP_0_VIG_0_SSPP_REG_BASE      + 0x00000024)
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_SRC_YSTRIDE0_RMSK                                       0xffffffff
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_SRC_YSTRIDE0_IN          \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_SRC_YSTRIDE0_ADDR, HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_SRC_YSTRIDE0_RMSK)
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_SRC_YSTRIDE0_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_SRC_YSTRIDE0_ADDR, m)
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_SRC_YSTRIDE0_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_SRC_YSTRIDE0_ADDR,v)
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_SRC_YSTRIDE0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_SRC_YSTRIDE0_ADDR,m,v,HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_SRC_YSTRIDE0_IN)
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_SRC_YSTRIDE0_SRCP1_YSTRIDE_BMSK                         0xffff0000
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_SRC_YSTRIDE0_SRCP1_YSTRIDE_SHFT                               0x10
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_SRC_YSTRIDE0_SRCP0_YSTRIDE_BMSK                             0xffff
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_SRC_YSTRIDE0_SRCP0_YSTRIDE_SHFT                                0x0

#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_SRC_YSTRIDE1_ADDR                                       (MMSS_MDP_VP_0_VIG_0_SSPP_REG_BASE      + 0x00000028)
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_SRC_YSTRIDE1_RMSK                                       0xffffffff
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_SRC_YSTRIDE1_IN          \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_SRC_YSTRIDE1_ADDR, HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_SRC_YSTRIDE1_RMSK)
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_SRC_YSTRIDE1_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_SRC_YSTRIDE1_ADDR, m)
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_SRC_YSTRIDE1_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_SRC_YSTRIDE1_ADDR,v)
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_SRC_YSTRIDE1_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_SRC_YSTRIDE1_ADDR,m,v,HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_SRC_YSTRIDE1_IN)
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_SRC_YSTRIDE1_SRCP3_YSTRIDE_BMSK                         0xffff0000
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_SRC_YSTRIDE1_SRCP3_YSTRIDE_SHFT                               0x10
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_SRC_YSTRIDE1_SRCP2_YSTRIDE_BMSK                             0xffff
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_SRC_YSTRIDE1_SRCP2_YSTRIDE_SHFT                                0x0

#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_TILE_FRAME_SIZE_ADDR                                    (MMSS_MDP_VP_0_VIG_0_SSPP_REG_BASE      + 0x0000002c)
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_TILE_FRAME_SIZE_RMSK                                    0xffffffff
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_TILE_FRAME_SIZE_IN          \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_TILE_FRAME_SIZE_ADDR, HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_TILE_FRAME_SIZE_RMSK)
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_TILE_FRAME_SIZE_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_TILE_FRAME_SIZE_ADDR, m)
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_TILE_FRAME_SIZE_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_TILE_FRAME_SIZE_ADDR,v)
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_TILE_FRAME_SIZE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_TILE_FRAME_SIZE_ADDR,m,v,HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_TILE_FRAME_SIZE_IN)
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_TILE_FRAME_SIZE_FRAME_H_BMSK                            0xffff0000
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_TILE_FRAME_SIZE_FRAME_H_SHFT                                  0x10
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_TILE_FRAME_SIZE_FRAME_W_BMSK                                0xffff
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_TILE_FRAME_SIZE_FRAME_W_SHFT                                   0x0

#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_SRC_FORMAT_ADDR                                         (MMSS_MDP_VP_0_VIG_0_SSPP_REG_BASE      + 0x00000030)
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_SRC_FORMAT_RMSK                                         0xfffeffff
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_SRC_FORMAT_IN          \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_SRC_FORMAT_ADDR, HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_SRC_FORMAT_RMSK)
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_SRC_FORMAT_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_SRC_FORMAT_ADDR, m)
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_SRC_FORMAT_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_SRC_FORMAT_ADDR,v)
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_SRC_FORMAT_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_SRC_FORMAT_ADDR,m,v,HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_SRC_FORMAT_IN)
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_SRC_FORMAT_FRAME_FORMAT_BMSK                            0xc0000000
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_SRC_FORMAT_FRAME_FORMAT_SHFT                                  0x1e
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_SRC_FORMAT_EXTEND_PIXEL_FORMAT_BMSK                     0x3c000000
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_SRC_FORMAT_EXTEND_PIXEL_FORMAT_SHFT                           0x1a
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_SRC_FORMAT_SRC_CHROMA_SAMP_BMSK                          0x3800000
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_SRC_FORMAT_SRC_CHROMA_SAMP_SHFT                               0x17
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_SRC_FORMAT_SOLID_FILL_BMSK                                0x400000
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_SRC_FORMAT_SOLID_FILL_SHFT                                    0x16
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_SRC_FORMAT_VC1_REDUCE_BMSK                                0x200000
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_SRC_FORMAT_VC1_REDUCE_SHFT                                    0x15
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_SRC_FORMAT_FETCH_PLANES_BMSK                              0x180000
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_SRC_FORMAT_FETCH_PLANES_SHFT                                  0x13
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_SRC_FORMAT_UNPACK_ALIGN_BMSK                               0x40000
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_SRC_FORMAT_UNPACK_ALIGN_SHFT                                  0x12
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_SRC_FORMAT_UNPACK_TIGHT_BMSK                               0x20000
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_SRC_FORMAT_UNPACK_TIGHT_SHFT                                  0x11
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_SRC_FORMAT_SRC_COLOR_SPACE_BMSK                             0x8000
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_SRC_FORMAT_SRC_COLOR_SPACE_SHFT                                0xf
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_SRC_FORMAT_UNPACK_DX_FORMAT_BMSK                            0x4000
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_SRC_FORMAT_UNPACK_DX_FORMAT_SHFT                               0xe
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_SRC_FORMAT_UNPACK_COUNT_BMSK                                0x3000
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_SRC_FORMAT_UNPACK_COUNT_SHFT                                   0xc
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_SRC_FORMAT_ROT90_BMSK                                        0x800
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_SRC_FORMAT_ROT90_SHFT                                          0xb
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_SRC_FORMAT_SRC_BPP_BMSK                                      0x600
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_SRC_FORMAT_SRC_BPP_SHFT                                        0x9
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_SRC_FORMAT_SRCC3_EN_BMSK                                     0x100
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_SRC_FORMAT_SRCC3_EN_SHFT                                       0x8
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_SRC_FORMAT_SRCC3_BMSK                                         0xc0
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_SRC_FORMAT_SRCC3_SHFT                                          0x6
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_SRC_FORMAT_SRCC2_BMSK                                         0x30
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_SRC_FORMAT_SRCC2_SHFT                                          0x4
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_SRC_FORMAT_SRCC1_BMSK                                          0xc
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_SRC_FORMAT_SRCC1_SHFT                                          0x2
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_SRC_FORMAT_SRCC0_BMSK                                          0x3
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_SRC_FORMAT_SRCC0_SHFT                                          0x0

#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_SRC_UNPACK_PATTERN_ADDR                                 (MMSS_MDP_VP_0_VIG_0_SSPP_REG_BASE      + 0x00000034)
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_SRC_UNPACK_PATTERN_RMSK                                  0x3030303
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_SRC_UNPACK_PATTERN_IN          \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_SRC_UNPACK_PATTERN_ADDR, HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_SRC_UNPACK_PATTERN_RMSK)
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_SRC_UNPACK_PATTERN_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_SRC_UNPACK_PATTERN_ADDR, m)
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_SRC_UNPACK_PATTERN_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_SRC_UNPACK_PATTERN_ADDR,v)
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_SRC_UNPACK_PATTERN_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_SRC_UNPACK_PATTERN_ADDR,m,v,HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_SRC_UNPACK_PATTERN_IN)
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_SRC_UNPACK_PATTERN_ELEMENT3_BMSK                         0x3000000
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_SRC_UNPACK_PATTERN_ELEMENT3_SHFT                              0x18
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_SRC_UNPACK_PATTERN_ELEMENT2_BMSK                           0x30000
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_SRC_UNPACK_PATTERN_ELEMENT2_SHFT                              0x10
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_SRC_UNPACK_PATTERN_ELEMENT1_BMSK                             0x300
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_SRC_UNPACK_PATTERN_ELEMENT1_SHFT                               0x8
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_SRC_UNPACK_PATTERN_ELEMENT0_BMSK                               0x3
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_SRC_UNPACK_PATTERN_ELEMENT0_SHFT                               0x0

#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_SRC_OP_MODE_ADDR                                        (MMSS_MDP_VP_0_VIG_0_SSPP_REG_BASE      + 0x00000038)
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_SRC_OP_MODE_RMSK                                        0xc3c76007
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_SRC_OP_MODE_IN          \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_SRC_OP_MODE_ADDR, HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_SRC_OP_MODE_RMSK)
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_SRC_OP_MODE_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_SRC_OP_MODE_ADDR, m)
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_SRC_OP_MODE_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_SRC_OP_MODE_ADDR,v)
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_SRC_OP_MODE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_SRC_OP_MODE_ADDR,m,v,HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_SRC_OP_MODE_IN)
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_SRC_OP_MODE_SW_PIX_EXT_OVERRIDE_BMSK                    0x80000000
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_SRC_OP_MODE_SW_PIX_EXT_OVERRIDE_SHFT                          0x1f
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_SRC_OP_MODE_SW_CROP_OVERRIDE_BMSK                       0x40000000
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_SRC_OP_MODE_SW_CROP_OVERRIDE_SHFT                             0x1e
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_SRC_OP_MODE_SMOOTH_BUF_DISABLE_BMSK                      0x2000000
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_SRC_OP_MODE_SMOOTH_BUF_DISABLE_SHFT                           0x19
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_SRC_OP_MODE_HFLIP_BUF_DISABLE_BMSK                       0x1000000
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_SRC_OP_MODE_HFLIP_BUF_DISABLE_SHFT                            0x18
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_SRC_OP_MODE_INTERLACE_FETCH_BMSK                          0xc00000
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_SRC_OP_MODE_INTERLACE_FETCH_SHFT                              0x16
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_SRC_OP_MODE_IGC_LUT_SEL_BMSK                               0x60000
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_SRC_OP_MODE_IGC_LUT_SEL_SHFT                                  0x11
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_SRC_OP_MODE_IGC_LUT_EN_BMSK                                0x10000
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_SRC_OP_MODE_IGC_LUT_EN_SHFT                                   0x10
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_SRC_OP_MODE_FLIP_MODE_BMSK                                  0x6000
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_SRC_OP_MODE_FLIP_MODE_SHFT                                     0xd
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_SRC_OP_MODE_BWC_DEC_QP_BMSK                                    0x6
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_SRC_OP_MODE_BWC_DEC_QP_SHFT                                    0x1
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_SRC_OP_MODE_BWC_DEC_EN_BMSK                                    0x1
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_SRC_OP_MODE_BWC_DEC_EN_SHFT                                    0x0

#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_SRC_CONSTANT_COLOR_ADDR                                 (MMSS_MDP_VP_0_VIG_0_SSPP_REG_BASE      + 0x0000003c)
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_SRC_CONSTANT_COLOR_RMSK                                 0xffffffff
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_SRC_CONSTANT_COLOR_IN          \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_SRC_CONSTANT_COLOR_ADDR, HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_SRC_CONSTANT_COLOR_RMSK)
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_SRC_CONSTANT_COLOR_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_SRC_CONSTANT_COLOR_ADDR, m)
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_SRC_CONSTANT_COLOR_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_SRC_CONSTANT_COLOR_ADDR,v)
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_SRC_CONSTANT_COLOR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_SRC_CONSTANT_COLOR_ADDR,m,v,HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_SRC_CONSTANT_COLOR_IN)
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_SRC_CONSTANT_COLOR_COLOR3_BMSK                          0xff000000
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_SRC_CONSTANT_COLOR_COLOR3_SHFT                                0x18
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_SRC_CONSTANT_COLOR_COLOR2_BMSK                            0xff0000
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_SRC_CONSTANT_COLOR_COLOR2_SHFT                                0x10
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_SRC_CONSTANT_COLOR_COLOR1_BMSK                              0xff00
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_SRC_CONSTANT_COLOR_COLOR1_SHFT                                 0x8
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_SRC_CONSTANT_COLOR_COLOR0_BMSK                                0xff
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_SRC_CONSTANT_COLOR_COLOR0_SHFT                                 0x0

#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_FETCH_CONFIG_ADDR                                       (MMSS_MDP_VP_0_VIG_0_SSPP_REG_BASE      + 0x00000048)
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_FETCH_CONFIG_RMSK                                       0x807f13ff
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_FETCH_CONFIG_IN          \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_FETCH_CONFIG_ADDR, HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_FETCH_CONFIG_RMSK)
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_FETCH_CONFIG_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_FETCH_CONFIG_ADDR, m)
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_FETCH_CONFIG_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_FETCH_CONFIG_ADDR,v)
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_FETCH_CONFIG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_FETCH_CONFIG_ADDR,m,v,HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_FETCH_CONFIG_IN)
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_FETCH_CONFIG_FETCH_OPT_EN_BMSK                          0x80000000
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_FETCH_CONFIG_FETCH_OPT_EN_SHFT                                0x1f
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_FETCH_CONFIG_PRI_ARB_DIS_BMSK                             0x400000
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_FETCH_CONFIG_PRI_ARB_DIS_SHFT                                 0x16
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_FETCH_CONFIG_PMARK_DIS_BMSK                               0x200000
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_FETCH_CONFIG_PMARK_DIS_SHFT                                   0x15
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_FETCH_CONFIG_ADDR_GEN_MODE_BMSK                           0x100000
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_FETCH_CONFIG_ADDR_GEN_MODE_SHFT                               0x14
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_FETCH_CONFIG_HIGHEST_BANK_BIT_BMSK                         0xc0000
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_FETCH_CONFIG_HIGHEST_BANK_BIT_SHFT                            0x12
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_FETCH_CONFIG_BLOCK_SIZE_BMSK                               0x30000
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_FETCH_CONFIG_BLOCK_SIZE_SHFT                                  0x10
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_FETCH_CONFIG_ADDR_SYNC_MODE_BMSK                            0x1000
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_FETCH_CONFIG_ADDR_SYNC_MODE_SHFT                               0xc
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_FETCH_CONFIG_MAL_BMSK                                        0x300
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_FETCH_CONFIG_MAL_SHFT                                          0x8
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_FETCH_CONFIG_MAX_BURST_SIZE_BMSK                              0xf0
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_FETCH_CONFIG_MAX_BURST_SIZE_SHFT                               0x4
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_FETCH_CONFIG_REQ_DEPTH_LIMIT_BMSK                              0xf
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_FETCH_CONFIG_REQ_DEPTH_LIMIT_SHFT                              0x0

#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_VC1_RANGE_ADDR                                          (MMSS_MDP_VP_0_VIG_0_SSPP_REG_BASE      + 0x0000004c)
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_VC1_RANGE_RMSK                                               0x707
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_VC1_RANGE_IN          \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_VC1_RANGE_ADDR, HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_VC1_RANGE_RMSK)
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_VC1_RANGE_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_VC1_RANGE_ADDR, m)
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_VC1_RANGE_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_VC1_RANGE_ADDR,v)
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_VC1_RANGE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_VC1_RANGE_ADDR,m,v,HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_VC1_RANGE_IN)
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_VC1_RANGE_RANGE_MAPUV_BMSK                                   0x700
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_VC1_RANGE_RANGE_MAPUV_SHFT                                     0x8
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_VC1_RANGE_RANGE_MAPY_BMSK                                      0x7
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_VC1_RANGE_RANGE_MAPY_SHFT                                      0x0

#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_REQPRIORITY_FIFO_WATERMARK_0_ADDR                       (MMSS_MDP_VP_0_VIG_0_SSPP_REG_BASE      + 0x00000050)
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_REQPRIORITY_FIFO_WATERMARK_0_RMSK                           0xffff
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_REQPRIORITY_FIFO_WATERMARK_0_IN          \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_REQPRIORITY_FIFO_WATERMARK_0_ADDR, HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_REQPRIORITY_FIFO_WATERMARK_0_RMSK)
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_REQPRIORITY_FIFO_WATERMARK_0_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_REQPRIORITY_FIFO_WATERMARK_0_ADDR, m)
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_REQPRIORITY_FIFO_WATERMARK_0_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_REQPRIORITY_FIFO_WATERMARK_0_ADDR,v)
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_REQPRIORITY_FIFO_WATERMARK_0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_REQPRIORITY_FIFO_WATERMARK_0_ADDR,m,v,HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_REQPRIORITY_FIFO_WATERMARK_0_IN)
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_REQPRIORITY_FIFO_WATERMARK_0_WATERMARK_BMSK                 0xffff
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_REQPRIORITY_FIFO_WATERMARK_0_WATERMARK_SHFT                    0x0

#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_REQPRIORITY_FIFO_WATERMARK_1_ADDR                       (MMSS_MDP_VP_0_VIG_0_SSPP_REG_BASE      + 0x00000054)
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_REQPRIORITY_FIFO_WATERMARK_1_RMSK                           0xffff
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_REQPRIORITY_FIFO_WATERMARK_1_IN          \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_REQPRIORITY_FIFO_WATERMARK_1_ADDR, HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_REQPRIORITY_FIFO_WATERMARK_1_RMSK)
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_REQPRIORITY_FIFO_WATERMARK_1_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_REQPRIORITY_FIFO_WATERMARK_1_ADDR, m)
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_REQPRIORITY_FIFO_WATERMARK_1_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_REQPRIORITY_FIFO_WATERMARK_1_ADDR,v)
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_REQPRIORITY_FIFO_WATERMARK_1_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_REQPRIORITY_FIFO_WATERMARK_1_ADDR,m,v,HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_REQPRIORITY_FIFO_WATERMARK_1_IN)
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_REQPRIORITY_FIFO_WATERMARK_1_WATERMARK_BMSK                 0xffff
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_REQPRIORITY_FIFO_WATERMARK_1_WATERMARK_SHFT                    0x0

#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_REQPRIORITY_FIFO_WATERMARK_2_ADDR                       (MMSS_MDP_VP_0_VIG_0_SSPP_REG_BASE      + 0x00000058)
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_REQPRIORITY_FIFO_WATERMARK_2_RMSK                           0xffff
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_REQPRIORITY_FIFO_WATERMARK_2_IN          \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_REQPRIORITY_FIFO_WATERMARK_2_ADDR, HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_REQPRIORITY_FIFO_WATERMARK_2_RMSK)
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_REQPRIORITY_FIFO_WATERMARK_2_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_REQPRIORITY_FIFO_WATERMARK_2_ADDR, m)
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_REQPRIORITY_FIFO_WATERMARK_2_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_REQPRIORITY_FIFO_WATERMARK_2_ADDR,v)
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_REQPRIORITY_FIFO_WATERMARK_2_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_REQPRIORITY_FIFO_WATERMARK_2_ADDR,m,v,HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_REQPRIORITY_FIFO_WATERMARK_2_IN)
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_REQPRIORITY_FIFO_WATERMARK_2_WATERMARK_BMSK                 0xffff
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_REQPRIORITY_FIFO_WATERMARK_2_WATERMARK_SHFT                    0x0

#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_DANGER_LUT_ADDR                                         (MMSS_MDP_VP_0_VIG_0_SSPP_REG_BASE      + 0x00000060)
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_DANGER_LUT_RMSK                                         0xffffffff
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_DANGER_LUT_IN          \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_DANGER_LUT_ADDR, HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_DANGER_LUT_RMSK)
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_DANGER_LUT_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_DANGER_LUT_ADDR, m)
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_DANGER_LUT_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_DANGER_LUT_ADDR,v)
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_DANGER_LUT_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_DANGER_LUT_ADDR,m,v,HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_DANGER_LUT_IN)
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_DANGER_LUT_FL_15_BMSK                                   0xc0000000
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_DANGER_LUT_FL_15_SHFT                                         0x1e
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_DANGER_LUT_FL_14_BMSK                                   0x30000000
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_DANGER_LUT_FL_14_SHFT                                         0x1c
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_DANGER_LUT_FL_13_BMSK                                    0xc000000
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_DANGER_LUT_FL_13_SHFT                                         0x1a
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_DANGER_LUT_FL_12_BMSK                                    0x3000000
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_DANGER_LUT_FL_12_SHFT                                         0x18
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_DANGER_LUT_FL_11_BMSK                                     0xc00000
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_DANGER_LUT_FL_11_SHFT                                         0x16
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_DANGER_LUT_FL_10_BMSK                                     0x300000
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_DANGER_LUT_FL_10_SHFT                                         0x14
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_DANGER_LUT_FL_9_BMSK                                       0xc0000
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_DANGER_LUT_FL_9_SHFT                                          0x12
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_DANGER_LUT_FL_8_BMSK                                       0x30000
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_DANGER_LUT_FL_8_SHFT                                          0x10
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_DANGER_LUT_FL_7_BMSK                                        0xc000
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_DANGER_LUT_FL_7_SHFT                                           0xe
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_DANGER_LUT_FL_6_BMSK                                        0x3000
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_DANGER_LUT_FL_6_SHFT                                           0xc
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_DANGER_LUT_FL_5_BMSK                                         0xc00
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_DANGER_LUT_FL_5_SHFT                                           0xa
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_DANGER_LUT_FL_4_BMSK                                         0x300
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_DANGER_LUT_FL_4_SHFT                                           0x8
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_DANGER_LUT_FL_3_BMSK                                          0xc0
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_DANGER_LUT_FL_3_SHFT                                           0x6
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_DANGER_LUT_FL_2_BMSK                                          0x30
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_DANGER_LUT_FL_2_SHFT                                           0x4
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_DANGER_LUT_FL_1_BMSK                                           0xc
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_DANGER_LUT_FL_1_SHFT                                           0x2
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_DANGER_LUT_FL_0_BMSK                                           0x3
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_DANGER_LUT_FL_0_SHFT                                           0x0

#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_SAFE_LUT_ADDR                                           (MMSS_MDP_VP_0_VIG_0_SSPP_REG_BASE      + 0x00000064)
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_SAFE_LUT_RMSK                                               0xffff
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_SAFE_LUT_IN          \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_SAFE_LUT_ADDR, HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_SAFE_LUT_RMSK)
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_SAFE_LUT_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_SAFE_LUT_ADDR, m)
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_SAFE_LUT_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_SAFE_LUT_ADDR,v)
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_SAFE_LUT_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_SAFE_LUT_ADDR,m,v,HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_SAFE_LUT_IN)
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_SAFE_LUT_FL_15_BMSK                                         0x8000
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_SAFE_LUT_FL_15_SHFT                                            0xf
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_SAFE_LUT_FL_14_BMSK                                         0x4000
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_SAFE_LUT_FL_14_SHFT                                            0xe
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_SAFE_LUT_FL_13_BMSK                                         0x2000
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_SAFE_LUT_FL_13_SHFT                                            0xd
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_SAFE_LUT_FL_12_BMSK                                         0x1000
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_SAFE_LUT_FL_12_SHFT                                            0xc
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_SAFE_LUT_FL_11_BMSK                                          0x800
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_SAFE_LUT_FL_11_SHFT                                            0xb
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_SAFE_LUT_FL_10_BMSK                                          0x400
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_SAFE_LUT_FL_10_SHFT                                            0xa
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_SAFE_LUT_FL_9_BMSK                                           0x200
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_SAFE_LUT_FL_9_SHFT                                             0x9
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_SAFE_LUT_FL_8_BMSK                                           0x100
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_SAFE_LUT_FL_8_SHFT                                             0x8
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_SAFE_LUT_FL_7_BMSK                                            0x80
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_SAFE_LUT_FL_7_SHFT                                             0x7
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_SAFE_LUT_FL_6_BMSK                                            0x40
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_SAFE_LUT_FL_6_SHFT                                             0x6
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_SAFE_LUT_FL_5_BMSK                                            0x20
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_SAFE_LUT_FL_5_SHFT                                             0x5
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_SAFE_LUT_FL_4_BMSK                                            0x10
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_SAFE_LUT_FL_4_SHFT                                             0x4
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_SAFE_LUT_FL_3_BMSK                                             0x8
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_SAFE_LUT_FL_3_SHFT                                             0x3
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_SAFE_LUT_FL_2_BMSK                                             0x4
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_SAFE_LUT_FL_2_SHFT                                             0x2
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_SAFE_LUT_FL_1_BMSK                                             0x2
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_SAFE_LUT_FL_1_SHFT                                             0x1
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_SAFE_LUT_FL_0_BMSK                                             0x1
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_SAFE_LUT_FL_0_SHFT                                             0x0

#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_CREQ_LUT_ADDR                                           (MMSS_MDP_VP_0_VIG_0_SSPP_REG_BASE      + 0x00000068)
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_CREQ_LUT_RMSK                                           0xffffffff
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_CREQ_LUT_IN          \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_CREQ_LUT_ADDR, HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_CREQ_LUT_RMSK)
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_CREQ_LUT_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_CREQ_LUT_ADDR, m)
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_CREQ_LUT_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_CREQ_LUT_ADDR,v)
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_CREQ_LUT_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_CREQ_LUT_ADDR,m,v,HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_CREQ_LUT_IN)
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_CREQ_LUT_FL_15_BMSK                                     0xc0000000
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_CREQ_LUT_FL_15_SHFT                                           0x1e
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_CREQ_LUT_FL_14_BMSK                                     0x30000000
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_CREQ_LUT_FL_14_SHFT                                           0x1c
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_CREQ_LUT_FL_13_BMSK                                      0xc000000
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_CREQ_LUT_FL_13_SHFT                                           0x1a
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_CREQ_LUT_FL_12_BMSK                                      0x3000000
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_CREQ_LUT_FL_12_SHFT                                           0x18
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_CREQ_LUT_FL_11_BMSK                                       0xc00000
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_CREQ_LUT_FL_11_SHFT                                           0x16
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_CREQ_LUT_FL_10_BMSK                                       0x300000
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_CREQ_LUT_FL_10_SHFT                                           0x14
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_CREQ_LUT_FL_9_BMSK                                         0xc0000
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_CREQ_LUT_FL_9_SHFT                                            0x12
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_CREQ_LUT_FL_8_BMSK                                         0x30000
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_CREQ_LUT_FL_8_SHFT                                            0x10
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_CREQ_LUT_FL_7_BMSK                                          0xc000
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_CREQ_LUT_FL_7_SHFT                                             0xe
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_CREQ_LUT_FL_6_BMSK                                          0x3000
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_CREQ_LUT_FL_6_SHFT                                             0xc
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_CREQ_LUT_FL_5_BMSK                                           0xc00
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_CREQ_LUT_FL_5_SHFT                                             0xa
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_CREQ_LUT_FL_4_BMSK                                           0x300
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_CREQ_LUT_FL_4_SHFT                                             0x8
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_CREQ_LUT_FL_3_BMSK                                            0xc0
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_CREQ_LUT_FL_3_SHFT                                             0x6
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_CREQ_LUT_FL_2_BMSK                                            0x30
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_CREQ_LUT_FL_2_SHFT                                             0x4
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_CREQ_LUT_FL_1_BMSK                                             0xc
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_CREQ_LUT_FL_1_SHFT                                             0x2
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_CREQ_LUT_FL_0_BMSK                                             0x3
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_CREQ_LUT_FL_0_SHFT                                             0x0

#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_QOS_CTRL_ADDR                                           (MMSS_MDP_VP_0_VIG_0_SSPP_REG_BASE      + 0x0000006c)
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_QOS_CTRL_RMSK                                             0x310031
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_QOS_CTRL_IN          \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_QOS_CTRL_ADDR, HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_QOS_CTRL_RMSK)
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_QOS_CTRL_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_QOS_CTRL_ADDR, m)
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_QOS_CTRL_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_QOS_CTRL_ADDR,v)
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_QOS_CTRL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_QOS_CTRL_ADDR,m,v,HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_QOS_CTRL_IN)
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_QOS_CTRL_CREQ_VBLANK_BMSK                                 0x300000
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_QOS_CTRL_CREQ_VBLANK_SHFT                                     0x14
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_QOS_CTRL_VBLANK_EN_BMSK                                    0x10000
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_QOS_CTRL_VBLANK_EN_SHFT                                       0x10
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_QOS_CTRL_DANGER_VBLANK_BMSK                                   0x30
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_QOS_CTRL_DANGER_VBLANK_SHFT                                    0x4
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_QOS_CTRL_DANGER_SAFE_EN_BMSK                                   0x1
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_QOS_CTRL_DANGER_SAFE_EN_SHFT                                   0x0

#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_SRC_ADDR_SW_STATUS_ADDR                                 (MMSS_MDP_VP_0_VIG_0_SSPP_REG_BASE      + 0x00000070)
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_SRC_ADDR_SW_STATUS_RMSK                                        0xf
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_SRC_ADDR_SW_STATUS_IN          \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_SRC_ADDR_SW_STATUS_ADDR, HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_SRC_ADDR_SW_STATUS_RMSK)
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_SRC_ADDR_SW_STATUS_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_SRC_ADDR_SW_STATUS_ADDR, m)
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_SRC_ADDR_SW_STATUS_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_SRC_ADDR_SW_STATUS_ADDR,v)
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_SRC_ADDR_SW_STATUS_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_SRC_ADDR_SW_STATUS_ADDR,m,v,HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_SRC_ADDR_SW_STATUS_IN)
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_SRC_ADDR_SW_STATUS_SRC3_ADDR_CP_BMSK                           0x8
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_SRC_ADDR_SW_STATUS_SRC3_ADDR_CP_SHFT                           0x3
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_SRC_ADDR_SW_STATUS_SRC2_ADDR_CP_BMSK                           0x4
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_SRC_ADDR_SW_STATUS_SRC2_ADDR_CP_SHFT                           0x2
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_SRC_ADDR_SW_STATUS_SRC1_ADDR_CP_BMSK                           0x2
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_SRC_ADDR_SW_STATUS_SRC1_ADDR_CP_SHFT                           0x1
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_SRC_ADDR_SW_STATUS_SRC0_ADDR_CP_BMSK                           0x1
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_SRC_ADDR_SW_STATUS_SRC0_ADDR_CP_SHFT                           0x0

#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_CURRENT_SRC0_ADDR_ADDR                                  (MMSS_MDP_VP_0_VIG_0_SSPP_REG_BASE      + 0x000000a4)
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_CURRENT_SRC0_ADDR_RMSK                                  0xffffffff
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_CURRENT_SRC0_ADDR_IN          \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_CURRENT_SRC0_ADDR_ADDR, HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_CURRENT_SRC0_ADDR_RMSK)
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_CURRENT_SRC0_ADDR_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_CURRENT_SRC0_ADDR_ADDR, m)
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_CURRENT_SRC0_ADDR_ADDR_BMSK                             0xffffffff
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_CURRENT_SRC0_ADDR_ADDR_SHFT                                    0x0

#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_CURRENT_SRC1_ADDR_ADDR                                  (MMSS_MDP_VP_0_VIG_0_SSPP_REG_BASE      + 0x000000a8)
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_CURRENT_SRC1_ADDR_RMSK                                  0xffffffff
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_CURRENT_SRC1_ADDR_IN          \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_CURRENT_SRC1_ADDR_ADDR, HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_CURRENT_SRC1_ADDR_RMSK)
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_CURRENT_SRC1_ADDR_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_CURRENT_SRC1_ADDR_ADDR, m)
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_CURRENT_SRC1_ADDR_ADDR_BMSK                             0xffffffff
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_CURRENT_SRC1_ADDR_ADDR_SHFT                                    0x0

#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_CURRENT_SRC2_ADDR_ADDR                                  (MMSS_MDP_VP_0_VIG_0_SSPP_REG_BASE      + 0x000000ac)
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_CURRENT_SRC2_ADDR_RMSK                                  0xffffffff
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_CURRENT_SRC2_ADDR_IN          \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_CURRENT_SRC2_ADDR_ADDR, HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_CURRENT_SRC2_ADDR_RMSK)
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_CURRENT_SRC2_ADDR_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_CURRENT_SRC2_ADDR_ADDR, m)
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_CURRENT_SRC2_ADDR_ADDR_BMSK                             0xffffffff
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_CURRENT_SRC2_ADDR_ADDR_SHFT                                    0x0

#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_CURRENT_SRC3_ADDR_ADDR                                  (MMSS_MDP_VP_0_VIG_0_SSPP_REG_BASE      + 0x000000b0)
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_CURRENT_SRC3_ADDR_RMSK                                  0xffffffff
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_CURRENT_SRC3_ADDR_IN          \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_CURRENT_SRC3_ADDR_ADDR, HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_CURRENT_SRC3_ADDR_RMSK)
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_CURRENT_SRC3_ADDR_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_CURRENT_SRC3_ADDR_ADDR, m)
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_CURRENT_SRC3_ADDR_ADDR_BMSK                             0xffffffff
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_CURRENT_SRC3_ADDR_ADDR_SHFT                                    0x0

#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_DECIMATION_CONFIG_ADDR                                  (MMSS_MDP_VP_0_VIG_0_SSPP_REG_BASE      + 0x000000b4)
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_DECIMATION_CONFIG_RMSK                                       0xf0f
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_DECIMATION_CONFIG_IN          \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_DECIMATION_CONFIG_ADDR, HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_DECIMATION_CONFIG_RMSK)
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_DECIMATION_CONFIG_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_DECIMATION_CONFIG_ADDR, m)
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_DECIMATION_CONFIG_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_DECIMATION_CONFIG_ADDR,v)
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_DECIMATION_CONFIG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_DECIMATION_CONFIG_ADDR,m,v,HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_DECIMATION_CONFIG_IN)
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_DECIMATION_CONFIG_HORZ_S_BMSK                                0xf00
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_DECIMATION_CONFIG_HORZ_S_SHFT                                  0x8
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_DECIMATION_CONFIG_VERT_S_BMSK                                  0xf
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_DECIMATION_CONFIG_VERT_S_SHFT                                  0x0

#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_FETCH_SMP_WR_PLANE0_ADDR                                (MMSS_MDP_VP_0_VIG_0_SSPP_REG_BASE      + 0x000000d0)
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_FETCH_SMP_WR_PLANE0_RMSK                                0xffffffff
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_FETCH_SMP_WR_PLANE0_IN          \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_FETCH_SMP_WR_PLANE0_ADDR, HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_FETCH_SMP_WR_PLANE0_RMSK)
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_FETCH_SMP_WR_PLANE0_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_FETCH_SMP_WR_PLANE0_ADDR, m)
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_FETCH_SMP_WR_PLANE0_COUNT_BMSK                          0xffffffff
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_FETCH_SMP_WR_PLANE0_COUNT_SHFT                                 0x0

#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_FETCH_SMP_WR_PLANE1_ADDR                                (MMSS_MDP_VP_0_VIG_0_SSPP_REG_BASE      + 0x000000d4)
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_FETCH_SMP_WR_PLANE1_RMSK                                0xffffffff
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_FETCH_SMP_WR_PLANE1_IN          \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_FETCH_SMP_WR_PLANE1_ADDR, HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_FETCH_SMP_WR_PLANE1_RMSK)
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_FETCH_SMP_WR_PLANE1_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_FETCH_SMP_WR_PLANE1_ADDR, m)
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_FETCH_SMP_WR_PLANE1_COUNT_BMSK                          0xffffffff
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_FETCH_SMP_WR_PLANE1_COUNT_SHFT                                 0x0

#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_FETCH_SMP_WR_PLANE2_ADDR                                (MMSS_MDP_VP_0_VIG_0_SSPP_REG_BASE      + 0x000000d8)
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_FETCH_SMP_WR_PLANE2_RMSK                                0xffffffff
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_FETCH_SMP_WR_PLANE2_IN          \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_FETCH_SMP_WR_PLANE2_ADDR, HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_FETCH_SMP_WR_PLANE2_RMSK)
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_FETCH_SMP_WR_PLANE2_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_FETCH_SMP_WR_PLANE2_ADDR, m)
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_FETCH_SMP_WR_PLANE2_COUNT_BMSK                          0xffffffff
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_FETCH_SMP_WR_PLANE2_COUNT_SHFT                                 0x0

#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_SMP_UNPACK_RD_PLANE0_ADDR                               (MMSS_MDP_VP_0_VIG_0_SSPP_REG_BASE      + 0x000000e0)
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_SMP_UNPACK_RD_PLANE0_RMSK                               0xffffffff
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_SMP_UNPACK_RD_PLANE0_IN          \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_SMP_UNPACK_RD_PLANE0_ADDR, HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_SMP_UNPACK_RD_PLANE0_RMSK)
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_SMP_UNPACK_RD_PLANE0_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_SMP_UNPACK_RD_PLANE0_ADDR, m)
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_SMP_UNPACK_RD_PLANE0_COUNT_BMSK                         0xffffffff
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_SMP_UNPACK_RD_PLANE0_COUNT_SHFT                                0x0

#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_SMP_UNPACK_RD_PLANE1_ADDR                               (MMSS_MDP_VP_0_VIG_0_SSPP_REG_BASE      + 0x000000e4)
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_SMP_UNPACK_RD_PLANE1_RMSK                               0xffffffff
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_SMP_UNPACK_RD_PLANE1_IN          \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_SMP_UNPACK_RD_PLANE1_ADDR, HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_SMP_UNPACK_RD_PLANE1_RMSK)
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_SMP_UNPACK_RD_PLANE1_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_SMP_UNPACK_RD_PLANE1_ADDR, m)
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_SMP_UNPACK_RD_PLANE1_COUNT_BMSK                         0xffffffff
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_SMP_UNPACK_RD_PLANE1_COUNT_SHFT                                0x0

#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_SMP_UNPACK_RD_PLANE2_ADDR                               (MMSS_MDP_VP_0_VIG_0_SSPP_REG_BASE      + 0x000000e8)
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_SMP_UNPACK_RD_PLANE2_RMSK                               0xffffffff
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_SMP_UNPACK_RD_PLANE2_IN          \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_SMP_UNPACK_RD_PLANE2_ADDR, HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_SMP_UNPACK_RD_PLANE2_RMSK)
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_SMP_UNPACK_RD_PLANE2_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_SMP_UNPACK_RD_PLANE2_ADDR, m)
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_SMP_UNPACK_RD_PLANE2_COUNT_BMSK                         0xffffffff
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_SMP_UNPACK_RD_PLANE2_COUNT_SHFT                                0x0

#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_FILL_LEVELS_ADDR                                        (MMSS_MDP_VP_0_VIG_0_SSPP_REG_BASE      + 0x000000f0)
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_FILL_LEVELS_RMSK                                           0xf000f
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_FILL_LEVELS_IN          \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_FILL_LEVELS_ADDR, HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_FILL_LEVELS_RMSK)
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_FILL_LEVELS_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_FILL_LEVELS_ADDR, m)
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_FILL_LEVELS_PLANE1_BMSK                                    0xf0000
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_FILL_LEVELS_PLANE1_SHFT                                       0x10
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_FILL_LEVELS_PLANE0_BMSK                                        0xf
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_FILL_LEVELS_PLANE0_SHFT                                        0x0

#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_STATUS_ADDR                                             (MMSS_MDP_VP_0_VIG_0_SSPP_REG_BASE      + 0x000000f4)
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_STATUS_RMSK                                                0x10003
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_STATUS_IN          \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_STATUS_ADDR, HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_STATUS_RMSK)
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_STATUS_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_STATUS_ADDR, m)
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_STATUS_UBWC_IDLE_BMSK                                      0x10000
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_STATUS_UBWC_IDLE_SHFT                                         0x10
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_STATUS_FETCH_IDLE_BMSK                                         0x2
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_STATUS_FETCH_IDLE_SHFT                                         0x1
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_STATUS_UNPACK_IDLE_BMSK                                        0x1
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_STATUS_UNPACK_IDLE_SHFT                                        0x0

#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_SW_PIX_EXT_C0_LR_ADDR                                   (MMSS_MDP_VP_0_VIG_0_SSPP_REG_BASE      + 0x00000100)
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_SW_PIX_EXT_C0_LR_RMSK                                   0xffffffff
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_SW_PIX_EXT_C0_LR_IN          \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_SW_PIX_EXT_C0_LR_ADDR, HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_SW_PIX_EXT_C0_LR_RMSK)
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_SW_PIX_EXT_C0_LR_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_SW_PIX_EXT_C0_LR_ADDR, m)
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_SW_PIX_EXT_C0_LR_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_SW_PIX_EXT_C0_LR_ADDR,v)
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_SW_PIX_EXT_C0_LR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_SW_PIX_EXT_C0_LR_ADDR,m,v,HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_SW_PIX_EXT_C0_LR_IN)
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_SW_PIX_EXT_C0_LR_RIGHT_OVF_BMSK                         0xff000000
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_SW_PIX_EXT_C0_LR_RIGHT_OVF_SHFT                               0x18
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_SW_PIX_EXT_C0_LR_RIGHT_RPT_BMSK                           0xff0000
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_SW_PIX_EXT_C0_LR_RIGHT_RPT_SHFT                               0x10
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_SW_PIX_EXT_C0_LR_LEFT_OVF_BMSK                              0xff00
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_SW_PIX_EXT_C0_LR_LEFT_OVF_SHFT                                 0x8
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_SW_PIX_EXT_C0_LR_LEFT_RPT_BMSK                                0xff
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_SW_PIX_EXT_C0_LR_LEFT_RPT_SHFT                                 0x0

#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_SW_PIX_EXT_C0_TB_ADDR                                   (MMSS_MDP_VP_0_VIG_0_SSPP_REG_BASE      + 0x00000104)
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_SW_PIX_EXT_C0_TB_RMSK                                   0xffffffff
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_SW_PIX_EXT_C0_TB_IN          \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_SW_PIX_EXT_C0_TB_ADDR, HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_SW_PIX_EXT_C0_TB_RMSK)
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_SW_PIX_EXT_C0_TB_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_SW_PIX_EXT_C0_TB_ADDR, m)
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_SW_PIX_EXT_C0_TB_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_SW_PIX_EXT_C0_TB_ADDR,v)
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_SW_PIX_EXT_C0_TB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_SW_PIX_EXT_C0_TB_ADDR,m,v,HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_SW_PIX_EXT_C0_TB_IN)
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_SW_PIX_EXT_C0_TB_BOTTOM_OVF_BMSK                        0xff000000
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_SW_PIX_EXT_C0_TB_BOTTOM_OVF_SHFT                              0x18
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_SW_PIX_EXT_C0_TB_BOTTOM_RPT_BMSK                          0xff0000
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_SW_PIX_EXT_C0_TB_BOTTOM_RPT_SHFT                              0x10
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_SW_PIX_EXT_C0_TB_TOP_OVF_BMSK                               0xff00
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_SW_PIX_EXT_C0_TB_TOP_OVF_SHFT                                  0x8
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_SW_PIX_EXT_C0_TB_TOP_RPT_BMSK                                 0xff
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_SW_PIX_EXT_C0_TB_TOP_RPT_SHFT                                  0x0

#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_SW_PIX_EXT_C0_REQ_PIXELS_ADDR                           (MMSS_MDP_VP_0_VIG_0_SSPP_REG_BASE      + 0x00000108)
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_SW_PIX_EXT_C0_REQ_PIXELS_RMSK                           0xffffffff
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_SW_PIX_EXT_C0_REQ_PIXELS_IN          \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_SW_PIX_EXT_C0_REQ_PIXELS_ADDR, HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_SW_PIX_EXT_C0_REQ_PIXELS_RMSK)
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_SW_PIX_EXT_C0_REQ_PIXELS_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_SW_PIX_EXT_C0_REQ_PIXELS_ADDR, m)
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_SW_PIX_EXT_C0_REQ_PIXELS_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_SW_PIX_EXT_C0_REQ_PIXELS_ADDR,v)
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_SW_PIX_EXT_C0_REQ_PIXELS_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_SW_PIX_EXT_C0_REQ_PIXELS_ADDR,m,v,HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_SW_PIX_EXT_C0_REQ_PIXELS_IN)
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_SW_PIX_EXT_C0_REQ_PIXELS_TOP_BOTTOM_BMSK                0xffff0000
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_SW_PIX_EXT_C0_REQ_PIXELS_TOP_BOTTOM_SHFT                      0x10
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_SW_PIX_EXT_C0_REQ_PIXELS_LEFT_RIGHT_BMSK                    0xffff
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_SW_PIX_EXT_C0_REQ_PIXELS_LEFT_RIGHT_SHFT                       0x0

#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_SW_PIX_EXT_C1C2_LR_ADDR                                 (MMSS_MDP_VP_0_VIG_0_SSPP_REG_BASE      + 0x00000110)
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_SW_PIX_EXT_C1C2_LR_RMSK                                 0xffffffff
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_SW_PIX_EXT_C1C2_LR_IN          \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_SW_PIX_EXT_C1C2_LR_ADDR, HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_SW_PIX_EXT_C1C2_LR_RMSK)
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_SW_PIX_EXT_C1C2_LR_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_SW_PIX_EXT_C1C2_LR_ADDR, m)
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_SW_PIX_EXT_C1C2_LR_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_SW_PIX_EXT_C1C2_LR_ADDR,v)
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_SW_PIX_EXT_C1C2_LR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_SW_PIX_EXT_C1C2_LR_ADDR,m,v,HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_SW_PIX_EXT_C1C2_LR_IN)
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_SW_PIX_EXT_C1C2_LR_RIGHT_OVF_BMSK                       0xff000000
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_SW_PIX_EXT_C1C2_LR_RIGHT_OVF_SHFT                             0x18
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_SW_PIX_EXT_C1C2_LR_RIGHT_RPT_BMSK                         0xff0000
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_SW_PIX_EXT_C1C2_LR_RIGHT_RPT_SHFT                             0x10
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_SW_PIX_EXT_C1C2_LR_LEFT_OVF_BMSK                            0xff00
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_SW_PIX_EXT_C1C2_LR_LEFT_OVF_SHFT                               0x8
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_SW_PIX_EXT_C1C2_LR_LEFT_RPT_BMSK                              0xff
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_SW_PIX_EXT_C1C2_LR_LEFT_RPT_SHFT                               0x0

#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_SW_PIX_EXT_C1C2_TB_ADDR                                 (MMSS_MDP_VP_0_VIG_0_SSPP_REG_BASE      + 0x00000114)
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_SW_PIX_EXT_C1C2_TB_RMSK                                 0xffffffff
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_SW_PIX_EXT_C1C2_TB_IN          \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_SW_PIX_EXT_C1C2_TB_ADDR, HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_SW_PIX_EXT_C1C2_TB_RMSK)
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_SW_PIX_EXT_C1C2_TB_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_SW_PIX_EXT_C1C2_TB_ADDR, m)
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_SW_PIX_EXT_C1C2_TB_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_SW_PIX_EXT_C1C2_TB_ADDR,v)
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_SW_PIX_EXT_C1C2_TB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_SW_PIX_EXT_C1C2_TB_ADDR,m,v,HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_SW_PIX_EXT_C1C2_TB_IN)
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_SW_PIX_EXT_C1C2_TB_BOTTOM_OVF_BMSK                      0xff000000
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_SW_PIX_EXT_C1C2_TB_BOTTOM_OVF_SHFT                            0x18
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_SW_PIX_EXT_C1C2_TB_BOTTOM_RPT_BMSK                        0xff0000
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_SW_PIX_EXT_C1C2_TB_BOTTOM_RPT_SHFT                            0x10
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_SW_PIX_EXT_C1C2_TB_TOP_OVF_BMSK                             0xff00
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_SW_PIX_EXT_C1C2_TB_TOP_OVF_SHFT                                0x8
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_SW_PIX_EXT_C1C2_TB_TOP_RPT_BMSK                               0xff
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_SW_PIX_EXT_C1C2_TB_TOP_RPT_SHFT                                0x0

#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_SW_PIX_EXT_C1C2_REQ_PIXELS_ADDR                         (MMSS_MDP_VP_0_VIG_0_SSPP_REG_BASE      + 0x00000118)
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_SW_PIX_EXT_C1C2_REQ_PIXELS_RMSK                         0xffffffff
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_SW_PIX_EXT_C1C2_REQ_PIXELS_IN          \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_SW_PIX_EXT_C1C2_REQ_PIXELS_ADDR, HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_SW_PIX_EXT_C1C2_REQ_PIXELS_RMSK)
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_SW_PIX_EXT_C1C2_REQ_PIXELS_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_SW_PIX_EXT_C1C2_REQ_PIXELS_ADDR, m)
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_SW_PIX_EXT_C1C2_REQ_PIXELS_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_SW_PIX_EXT_C1C2_REQ_PIXELS_ADDR,v)
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_SW_PIX_EXT_C1C2_REQ_PIXELS_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_SW_PIX_EXT_C1C2_REQ_PIXELS_ADDR,m,v,HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_SW_PIX_EXT_C1C2_REQ_PIXELS_IN)
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_SW_PIX_EXT_C1C2_REQ_PIXELS_TOP_BOTTOM_BMSK              0xffff0000
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_SW_PIX_EXT_C1C2_REQ_PIXELS_TOP_BOTTOM_SHFT                    0x10
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_SW_PIX_EXT_C1C2_REQ_PIXELS_LEFT_RIGHT_BMSK                  0xffff
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_SW_PIX_EXT_C1C2_REQ_PIXELS_LEFT_RIGHT_SHFT                     0x0

#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_SW_PIX_EXT_C3_LR_ADDR                                   (MMSS_MDP_VP_0_VIG_0_SSPP_REG_BASE      + 0x00000120)
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_SW_PIX_EXT_C3_LR_RMSK                                   0xffffffff
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_SW_PIX_EXT_C3_LR_IN          \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_SW_PIX_EXT_C3_LR_ADDR, HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_SW_PIX_EXT_C3_LR_RMSK)
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_SW_PIX_EXT_C3_LR_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_SW_PIX_EXT_C3_LR_ADDR, m)
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_SW_PIX_EXT_C3_LR_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_SW_PIX_EXT_C3_LR_ADDR,v)
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_SW_PIX_EXT_C3_LR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_SW_PIX_EXT_C3_LR_ADDR,m,v,HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_SW_PIX_EXT_C3_LR_IN)
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_SW_PIX_EXT_C3_LR_RIGHT_OVF_BMSK                         0xff000000
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_SW_PIX_EXT_C3_LR_RIGHT_OVF_SHFT                               0x18
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_SW_PIX_EXT_C3_LR_RIGHT_RPT_BMSK                           0xff0000
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_SW_PIX_EXT_C3_LR_RIGHT_RPT_SHFT                               0x10
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_SW_PIX_EXT_C3_LR_LEFT_OVF_BMSK                              0xff00
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_SW_PIX_EXT_C3_LR_LEFT_OVF_SHFT                                 0x8
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_SW_PIX_EXT_C3_LR_LEFT_RPT_BMSK                                0xff
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_SW_PIX_EXT_C3_LR_LEFT_RPT_SHFT                                 0x0

#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_SW_PIX_EXT_C3_TB_ADDR                                   (MMSS_MDP_VP_0_VIG_0_SSPP_REG_BASE      + 0x00000124)
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_SW_PIX_EXT_C3_TB_RMSK                                   0xffffffff
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_SW_PIX_EXT_C3_TB_IN          \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_SW_PIX_EXT_C3_TB_ADDR, HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_SW_PIX_EXT_C3_TB_RMSK)
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_SW_PIX_EXT_C3_TB_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_SW_PIX_EXT_C3_TB_ADDR, m)
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_SW_PIX_EXT_C3_TB_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_SW_PIX_EXT_C3_TB_ADDR,v)
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_SW_PIX_EXT_C3_TB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_SW_PIX_EXT_C3_TB_ADDR,m,v,HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_SW_PIX_EXT_C3_TB_IN)
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_SW_PIX_EXT_C3_TB_BOTTOM_OVF_BMSK                        0xff000000
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_SW_PIX_EXT_C3_TB_BOTTOM_OVF_SHFT                              0x18
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_SW_PIX_EXT_C3_TB_BOTTOM_RPT_BMSK                          0xff0000
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_SW_PIX_EXT_C3_TB_BOTTOM_RPT_SHFT                              0x10
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_SW_PIX_EXT_C3_TB_TOP_OVF_BMSK                               0xff00
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_SW_PIX_EXT_C3_TB_TOP_OVF_SHFT                                  0x8
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_SW_PIX_EXT_C3_TB_TOP_RPT_BMSK                                 0xff
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_SW_PIX_EXT_C3_TB_TOP_RPT_SHFT                                  0x0

#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_SW_PIX_EXT_C3_REQ_PIXELS_ADDR                           (MMSS_MDP_VP_0_VIG_0_SSPP_REG_BASE      + 0x00000128)
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_SW_PIX_EXT_C3_REQ_PIXELS_RMSK                           0xffffffff
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_SW_PIX_EXT_C3_REQ_PIXELS_IN          \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_SW_PIX_EXT_C3_REQ_PIXELS_ADDR, HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_SW_PIX_EXT_C3_REQ_PIXELS_RMSK)
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_SW_PIX_EXT_C3_REQ_PIXELS_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_SW_PIX_EXT_C3_REQ_PIXELS_ADDR, m)
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_SW_PIX_EXT_C3_REQ_PIXELS_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_SW_PIX_EXT_C3_REQ_PIXELS_ADDR,v)
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_SW_PIX_EXT_C3_REQ_PIXELS_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_SW_PIX_EXT_C3_REQ_PIXELS_ADDR,m,v,HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_SW_PIX_EXT_C3_REQ_PIXELS_IN)
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_SW_PIX_EXT_C3_REQ_PIXELS_TOP_BOTTOM_BMSK                0xffff0000
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_SW_PIX_EXT_C3_REQ_PIXELS_TOP_BOTTOM_SHFT                      0x10
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_SW_PIX_EXT_C3_REQ_PIXELS_LEFT_RIGHT_BMSK                    0xffff
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_SW_PIX_EXT_C3_REQ_PIXELS_LEFT_RIGHT_SHFT                       0x0

#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_TRAFFIC_SHAPER_ADDR                                     (MMSS_MDP_VP_0_VIG_0_SSPP_REG_BASE      + 0x00000130)
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_TRAFFIC_SHAPER_RMSK                                     0x880000ff
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_TRAFFIC_SHAPER_IN          \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_TRAFFIC_SHAPER_ADDR, HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_TRAFFIC_SHAPER_RMSK)
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_TRAFFIC_SHAPER_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_TRAFFIC_SHAPER_ADDR, m)
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_TRAFFIC_SHAPER_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_TRAFFIC_SHAPER_ADDR,v)
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_TRAFFIC_SHAPER_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_TRAFFIC_SHAPER_ADDR,m,v,HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_TRAFFIC_SHAPER_IN)
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_TRAFFIC_SHAPER_EN_BMSK                                  0x80000000
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_TRAFFIC_SHAPER_EN_SHFT                                        0x1f
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_TRAFFIC_SHAPER_PREFILL_MODE_BMSK                         0x8000000
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_TRAFFIC_SHAPER_PREFILL_MODE_SHFT                              0x1b
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_TRAFFIC_SHAPER_BYTES_PER_CLOCK_BMSK                           0xff
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_TRAFFIC_SHAPER_BYTES_PER_CLOCK_SHFT                            0x0

#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_CDP_CNTL_ADDR                                           (MMSS_MDP_VP_0_VIG_0_SSPP_REG_BASE      + 0x00000134)
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_CDP_CNTL_RMSK                                                  0xf
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_CDP_CNTL_IN          \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_CDP_CNTL_ADDR, HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_CDP_CNTL_RMSK)
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_CDP_CNTL_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_CDP_CNTL_ADDR, m)
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_CDP_CNTL_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_CDP_CNTL_ADDR,v)
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_CDP_CNTL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_CDP_CNTL_ADDR,m,v,HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_CDP_CNTL_IN)
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_CDP_CNTL_PRELOAD_ADDR_AHEAD_CNT_BMSK                           0x8
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_CDP_CNTL_PRELOAD_ADDR_AHEAD_CNT_SHFT                           0x3
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_CDP_CNTL_TILE_MODE_AMORTIZE_EN_BMSK                            0x4
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_CDP_CNTL_TILE_MODE_AMORTIZE_EN_SHFT                            0x2
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_CDP_CNTL_UBWC_META_CDP_EN_BMSK                                 0x2
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_CDP_CNTL_UBWC_META_CDP_EN_SHFT                                 0x1
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_CDP_CNTL_CDP_EN_BMSK                                           0x1
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_CDP_CNTL_CDP_EN_SHFT                                           0x0

#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_UBWC_ERROR_STATUS_ADDR                                  (MMSS_MDP_VP_0_VIG_0_SSPP_REG_BASE      + 0x00000138)
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_UBWC_ERROR_STATUS_RMSK                                  0x80ff00ff
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_UBWC_ERROR_STATUS_IN          \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_UBWC_ERROR_STATUS_ADDR, HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_UBWC_ERROR_STATUS_RMSK)
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_UBWC_ERROR_STATUS_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_UBWC_ERROR_STATUS_ADDR, m)
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_UBWC_ERROR_STATUS_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_UBWC_ERROR_STATUS_ADDR,v)
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_UBWC_ERROR_STATUS_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_UBWC_ERROR_STATUS_ADDR,m,v,HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_UBWC_ERROR_STATUS_IN)
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_UBWC_ERROR_STATUS_CODE_CLEAR_BMSK                       0x80000000
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_UBWC_ERROR_STATUS_CODE_CLEAR_SHFT                             0x1f
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_UBWC_ERROR_STATUS_ERROR_COUNT_BMSK                        0xff0000
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_UBWC_ERROR_STATUS_ERROR_COUNT_SHFT                            0x10
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_UBWC_ERROR_STATUS_CODE_BMSK                                   0xff
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_UBWC_ERROR_STATUS_CODE_SHFT                                    0x0

#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_SW_CROP_W_C0C3_ADDR                                     (MMSS_MDP_VP_0_VIG_0_SSPP_REG_BASE      + 0x00000140)
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_SW_CROP_W_C0C3_RMSK                                     0xffffffff
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_SW_CROP_W_C0C3_IN          \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_SW_CROP_W_C0C3_ADDR, HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_SW_CROP_W_C0C3_RMSK)
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_SW_CROP_W_C0C3_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_SW_CROP_W_C0C3_ADDR, m)
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_SW_CROP_W_C0C3_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_SW_CROP_W_C0C3_ADDR,v)
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_SW_CROP_W_C0C3_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_SW_CROP_W_C0C3_ADDR,m,v,HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_SW_CROP_W_C0C3_IN)
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_SW_CROP_W_C0C3_START_X_BMSK                             0xffff0000
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_SW_CROP_W_C0C3_START_X_SHFT                                   0x10
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_SW_CROP_W_C0C3_CROP_WIDTH_BMSK                              0xffff
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_SW_CROP_W_C0C3_CROP_WIDTH_SHFT                                 0x0

#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_SW_CROP_W_C1C2_ADDR                                     (MMSS_MDP_VP_0_VIG_0_SSPP_REG_BASE      + 0x00000144)
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_SW_CROP_W_C1C2_RMSK                                     0xffffffff
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_SW_CROP_W_C1C2_IN          \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_SW_CROP_W_C1C2_ADDR, HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_SW_CROP_W_C1C2_RMSK)
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_SW_CROP_W_C1C2_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_SW_CROP_W_C1C2_ADDR, m)
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_SW_CROP_W_C1C2_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_SW_CROP_W_C1C2_ADDR,v)
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_SW_CROP_W_C1C2_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_SW_CROP_W_C1C2_ADDR,m,v,HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_SW_CROP_W_C1C2_IN)
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_SW_CROP_W_C1C2_START_X_BMSK                             0xffff0000
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_SW_CROP_W_C1C2_START_X_SHFT                                   0x10
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_SW_CROP_W_C1C2_CROP_WIDTH_BMSK                              0xffff
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_SW_CROP_W_C1C2_CROP_WIDTH_SHFT                                 0x0

#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_SW_CROP_H_C0C3_ADDR                                     (MMSS_MDP_VP_0_VIG_0_SSPP_REG_BASE      + 0x00000148)
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_SW_CROP_H_C0C3_RMSK                                     0xffff0000
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_SW_CROP_H_C0C3_IN          \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_SW_CROP_H_C0C3_ADDR, HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_SW_CROP_H_C0C3_RMSK)
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_SW_CROP_H_C0C3_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_SW_CROP_H_C0C3_ADDR, m)
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_SW_CROP_H_C0C3_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_SW_CROP_H_C0C3_ADDR,v)
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_SW_CROP_H_C0C3_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_SW_CROP_H_C0C3_ADDR,m,v,HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_SW_CROP_H_C0C3_IN)
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_SW_CROP_H_C0C3_START_Y_BMSK                             0xffff0000
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_SW_CROP_H_C0C3_START_Y_SHFT                                   0x10

#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_SW_CROP_H_C1C2_ADDR                                     (MMSS_MDP_VP_0_VIG_0_SSPP_REG_BASE      + 0x0000014c)
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_SW_CROP_H_C1C2_RMSK                                     0xffff0000
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_SW_CROP_H_C1C2_IN          \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_SW_CROP_H_C1C2_ADDR, HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_SW_CROP_H_C1C2_RMSK)
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_SW_CROP_H_C1C2_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_SW_CROP_H_C1C2_ADDR, m)
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_SW_CROP_H_C1C2_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_SW_CROP_H_C1C2_ADDR,v)
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_SW_CROP_H_C1C2_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_SW_CROP_H_C1C2_ADDR,m,v,HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_SW_CROP_H_C1C2_IN)
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_SW_CROP_H_C1C2_START_Y_BMSK                             0xffff0000
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_SW_CROP_H_C1C2_START_Y_SHFT                                   0x10

#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_TRAFFIC_SHAPER_PREFILL_ADDR                             (MMSS_MDP_VP_0_VIG_0_SSPP_REG_BASE      + 0x00000150)
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_TRAFFIC_SHAPER_PREFILL_RMSK                             0xffffffff
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_TRAFFIC_SHAPER_PREFILL_IN          \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_TRAFFIC_SHAPER_PREFILL_ADDR, HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_TRAFFIC_SHAPER_PREFILL_RMSK)
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_TRAFFIC_SHAPER_PREFILL_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_TRAFFIC_SHAPER_PREFILL_ADDR, m)
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_TRAFFIC_SHAPER_PREFILL_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_TRAFFIC_SHAPER_PREFILL_ADDR,v)
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_TRAFFIC_SHAPER_PREFILL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_TRAFFIC_SHAPER_PREFILL_ADDR,m,v,HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_TRAFFIC_SHAPER_PREFILL_IN)
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_TRAFFIC_SHAPER_PREFILL_COUNT_BMSK                       0xffffffff
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_TRAFFIC_SHAPER_PREFILL_COUNT_SHFT                              0x0

#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_OUT_SIZE_REC1_ADDR                                      (MMSS_MDP_VP_0_VIG_0_SSPP_REG_BASE      + 0x00000160)
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_OUT_SIZE_REC1_RMSK                                      0xffffffff
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_OUT_SIZE_REC1_IN          \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_OUT_SIZE_REC1_ADDR, HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_OUT_SIZE_REC1_RMSK)
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_OUT_SIZE_REC1_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_OUT_SIZE_REC1_ADDR, m)
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_OUT_SIZE_REC1_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_OUT_SIZE_REC1_ADDR,v)
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_OUT_SIZE_REC1_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_OUT_SIZE_REC1_ADDR,m,v,HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_OUT_SIZE_REC1_IN)
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_OUT_SIZE_REC1_REC1_DST_H_BMSK                           0xffff0000
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_OUT_SIZE_REC1_REC1_DST_H_SHFT                                 0x10
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_OUT_SIZE_REC1_REC1_DST_W_BMSK                               0xffff
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_OUT_SIZE_REC1_REC1_DST_W_SHFT                                  0x0

#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_OUT_XY_REC1_ADDR                                        (MMSS_MDP_VP_0_VIG_0_SSPP_REG_BASE      + 0x00000164)
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_OUT_XY_REC1_RMSK                                        0xffffffff
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_OUT_XY_REC1_IN          \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_OUT_XY_REC1_ADDR, HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_OUT_XY_REC1_RMSK)
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_OUT_XY_REC1_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_OUT_XY_REC1_ADDR, m)
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_OUT_XY_REC1_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_OUT_XY_REC1_ADDR,v)
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_OUT_XY_REC1_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_OUT_XY_REC1_ADDR,m,v,HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_OUT_XY_REC1_IN)
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_OUT_XY_REC1_REC1_DST_Y_BMSK                             0xffff0000
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_OUT_XY_REC1_REC1_DST_Y_SHFT                                   0x10
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_OUT_XY_REC1_REC1_DST_X_BMSK                                 0xffff
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_OUT_XY_REC1_REC1_DST_X_SHFT                                    0x0

#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_SRC_XY_REC1_ADDR                                        (MMSS_MDP_VP_0_VIG_0_SSPP_REG_BASE      + 0x00000168)
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_SRC_XY_REC1_RMSK                                        0xffffffff
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_SRC_XY_REC1_IN          \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_SRC_XY_REC1_ADDR, HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_SRC_XY_REC1_RMSK)
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_SRC_XY_REC1_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_SRC_XY_REC1_ADDR, m)
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_SRC_XY_REC1_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_SRC_XY_REC1_ADDR,v)
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_SRC_XY_REC1_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_SRC_XY_REC1_ADDR,m,v,HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_SRC_XY_REC1_IN)
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_SRC_XY_REC1_REC1_SRC_Y_BMSK                             0xffff0000
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_SRC_XY_REC1_REC1_SRC_Y_SHFT                                   0x10
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_SRC_XY_REC1_REC1_SRC_X_BMSK                                 0xffff
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_SRC_XY_REC1_REC1_SRC_X_SHFT                                    0x0

#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_SRC_SIZE_REC1_ADDR                                      (MMSS_MDP_VP_0_VIG_0_SSPP_REG_BASE      + 0x0000016c)
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_SRC_SIZE_REC1_RMSK                                      0xffffffff
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_SRC_SIZE_REC1_IN          \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_SRC_SIZE_REC1_ADDR, HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_SRC_SIZE_REC1_RMSK)
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_SRC_SIZE_REC1_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_SRC_SIZE_REC1_ADDR, m)
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_SRC_SIZE_REC1_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_SRC_SIZE_REC1_ADDR,v)
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_SRC_SIZE_REC1_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_SRC_SIZE_REC1_ADDR,m,v,HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_SRC_SIZE_REC1_IN)
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_SRC_SIZE_REC1_REC1_ROI_H_BMSK                           0xffff0000
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_SRC_SIZE_REC1_REC1_ROI_H_SHFT                                 0x10
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_SRC_SIZE_REC1_REC1_ROI_W_BMSK                               0xffff
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_SRC_SIZE_REC1_REC1_ROI_W_SHFT                                  0x0

#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_MULTI_REC_OP_MODE_ADDR                                  (MMSS_MDP_VP_0_VIG_0_SSPP_REG_BASE      + 0x00000170)
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_MULTI_REC_OP_MODE_RMSK                                         0x7
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_MULTI_REC_OP_MODE_IN          \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_MULTI_REC_OP_MODE_ADDR, HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_MULTI_REC_OP_MODE_RMSK)
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_MULTI_REC_OP_MODE_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_MULTI_REC_OP_MODE_ADDR, m)
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_MULTI_REC_OP_MODE_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_MULTI_REC_OP_MODE_ADDR,v)
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_MULTI_REC_OP_MODE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_MULTI_REC_OP_MODE_ADDR,m,v,HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_MULTI_REC_OP_MODE_IN)
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_MULTI_REC_OP_MODE_MULTI_REC_MODE_BMSK                          0x4
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_MULTI_REC_OP_MODE_MULTI_REC_MODE_SHFT                          0x2
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_MULTI_REC_OP_MODE_MULTI_REC_ENABLE_BMSK                        0x3
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_MULTI_REC_OP_MODE_MULTI_REC_ENABLE_SHFT                        0x0

#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_SRC_FORMAT_REC1_ADDR                                    (MMSS_MDP_VP_0_VIG_0_SSPP_REG_BASE      + 0x00000174)
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_SRC_FORMAT_REC1_RMSK                                    0xfffeffff
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_SRC_FORMAT_REC1_IN          \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_SRC_FORMAT_REC1_ADDR, HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_SRC_FORMAT_REC1_RMSK)
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_SRC_FORMAT_REC1_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_SRC_FORMAT_REC1_ADDR, m)
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_SRC_FORMAT_REC1_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_SRC_FORMAT_REC1_ADDR,v)
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_SRC_FORMAT_REC1_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_SRC_FORMAT_REC1_ADDR,m,v,HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_SRC_FORMAT_REC1_IN)
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_SRC_FORMAT_REC1_REC1_FRAME_FORMAT_BMSK                  0xc0000000
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_SRC_FORMAT_REC1_REC1_FRAME_FORMAT_SHFT                        0x1e
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_SRC_FORMAT_REC1_REC1_EXTEND_PIXEL_FORMAT_BMSK           0x3c000000
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_SRC_FORMAT_REC1_REC1_EXTEND_PIXEL_FORMAT_SHFT                 0x1a
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_SRC_FORMAT_REC1_REC1_SRC_CHROMA_SAMP_BMSK                0x3800000
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_SRC_FORMAT_REC1_REC1_SRC_CHROMA_SAMP_SHFT                     0x17
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_SRC_FORMAT_REC1_REC1_SOLID_FILL_BMSK                      0x400000
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_SRC_FORMAT_REC1_REC1_SOLID_FILL_SHFT                          0x16
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_SRC_FORMAT_REC1_REC1_VC1_REDUCE_BMSK                      0x200000
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_SRC_FORMAT_REC1_REC1_VC1_REDUCE_SHFT                          0x15
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_SRC_FORMAT_REC1_REC1_FETCH_PLANES_BMSK                    0x180000
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_SRC_FORMAT_REC1_REC1_FETCH_PLANES_SHFT                        0x13
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_SRC_FORMAT_REC1_REC1_UNPACK_ALIGN_BMSK                     0x40000
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_SRC_FORMAT_REC1_REC1_UNPACK_ALIGN_SHFT                        0x12
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_SRC_FORMAT_REC1_REC1_UNPACK_TIGHT_BMSK                     0x20000
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_SRC_FORMAT_REC1_REC1_UNPACK_TIGHT_SHFT                        0x11
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_SRC_FORMAT_REC1_REC1_SRC_COLOR_SPACE_BMSK                   0x8000
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_SRC_FORMAT_REC1_REC1_SRC_COLOR_SPACE_SHFT                      0xf
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_SRC_FORMAT_REC1_REC1_UNPACK_DX_FORMAT_BMSK                  0x4000
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_SRC_FORMAT_REC1_REC1_UNPACK_DX_FORMAT_SHFT                     0xe
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_SRC_FORMAT_REC1_REC1_UNPACK_COUNT_BMSK                      0x3000
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_SRC_FORMAT_REC1_REC1_UNPACK_COUNT_SHFT                         0xc
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_SRC_FORMAT_REC1_REC1_ROT90_BMSK                              0x800
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_SRC_FORMAT_REC1_REC1_ROT90_SHFT                                0xb
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_SRC_FORMAT_REC1_REC1_SRC_BPP_BMSK                            0x600
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_SRC_FORMAT_REC1_REC1_SRC_BPP_SHFT                              0x9
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_SRC_FORMAT_REC1_REC1_SRCC3_EN_BMSK                           0x100
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_SRC_FORMAT_REC1_REC1_SRCC3_EN_SHFT                             0x8
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_SRC_FORMAT_REC1_REC1_SRCC3_BMSK                               0xc0
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_SRC_FORMAT_REC1_REC1_SRCC3_SHFT                                0x6
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_SRC_FORMAT_REC1_REC1_SRCC2_BMSK                               0x30
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_SRC_FORMAT_REC1_REC1_SRCC2_SHFT                                0x4
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_SRC_FORMAT_REC1_REC1_SRCC1_BMSK                                0xc
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_SRC_FORMAT_REC1_REC1_SRCC1_SHFT                                0x2
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_SRC_FORMAT_REC1_REC1_SRCC0_BMSK                                0x3
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_SRC_FORMAT_REC1_REC1_SRCC0_SHFT                                0x0

#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_SRC_UNPACK_PATTERN_REC1_ADDR                            (MMSS_MDP_VP_0_VIG_0_SSPP_REG_BASE      + 0x00000178)
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_SRC_UNPACK_PATTERN_REC1_RMSK                             0x3030303
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_SRC_UNPACK_PATTERN_REC1_IN          \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_SRC_UNPACK_PATTERN_REC1_ADDR, HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_SRC_UNPACK_PATTERN_REC1_RMSK)
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_SRC_UNPACK_PATTERN_REC1_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_SRC_UNPACK_PATTERN_REC1_ADDR, m)
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_SRC_UNPACK_PATTERN_REC1_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_SRC_UNPACK_PATTERN_REC1_ADDR,v)
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_SRC_UNPACK_PATTERN_REC1_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_SRC_UNPACK_PATTERN_REC1_ADDR,m,v,HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_SRC_UNPACK_PATTERN_REC1_IN)
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_SRC_UNPACK_PATTERN_REC1_REC1_ELEMENT3_BMSK               0x3000000
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_SRC_UNPACK_PATTERN_REC1_REC1_ELEMENT3_SHFT                    0x18
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_SRC_UNPACK_PATTERN_REC1_REC1_ELEMENT2_BMSK                 0x30000
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_SRC_UNPACK_PATTERN_REC1_REC1_ELEMENT2_SHFT                    0x10
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_SRC_UNPACK_PATTERN_REC1_REC1_ELEMENT1_BMSK                   0x300
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_SRC_UNPACK_PATTERN_REC1_REC1_ELEMENT1_SHFT                     0x8
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_SRC_UNPACK_PATTERN_REC1_REC1_ELEMENT0_BMSK                     0x3
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_SRC_UNPACK_PATTERN_REC1_REC1_ELEMENT0_SHFT                     0x0

#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_SRC_OP_MODE_REC1_ADDR                                   (MMSS_MDP_VP_0_VIG_0_SSPP_REG_BASE      + 0x0000017c)
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_SRC_OP_MODE_REC1_RMSK                                   0xc3c76007
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_SRC_OP_MODE_REC1_IN          \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_SRC_OP_MODE_REC1_ADDR, HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_SRC_OP_MODE_REC1_RMSK)
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_SRC_OP_MODE_REC1_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_SRC_OP_MODE_REC1_ADDR, m)
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_SRC_OP_MODE_REC1_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_SRC_OP_MODE_REC1_ADDR,v)
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_SRC_OP_MODE_REC1_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_SRC_OP_MODE_REC1_ADDR,m,v,HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_SRC_OP_MODE_REC1_IN)
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_SRC_OP_MODE_REC1_REC1_SW_PIX_EXT_OVERRIDE_BMSK          0x80000000
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_SRC_OP_MODE_REC1_REC1_SW_PIX_EXT_OVERRIDE_SHFT                0x1f
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_SRC_OP_MODE_REC1_REC1_SW_CROP_OVERRIDE_BMSK             0x40000000
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_SRC_OP_MODE_REC1_REC1_SW_CROP_OVERRIDE_SHFT                   0x1e
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_SRC_OP_MODE_REC1_REC1_SMOOTH_BUF_DISABLE_BMSK            0x2000000
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_SRC_OP_MODE_REC1_REC1_SMOOTH_BUF_DISABLE_SHFT                 0x19
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_SRC_OP_MODE_REC1_REC1_HFLIP_BUF_DISABLE_BMSK             0x1000000
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_SRC_OP_MODE_REC1_REC1_HFLIP_BUF_DISABLE_SHFT                  0x18
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_SRC_OP_MODE_REC1_REC1_INTERLACE_FETCH_BMSK                0xc00000
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_SRC_OP_MODE_REC1_REC1_INTERLACE_FETCH_SHFT                    0x16
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_SRC_OP_MODE_REC1_REC1_IGC_LUT_SEL_BMSK                     0x60000
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_SRC_OP_MODE_REC1_REC1_IGC_LUT_SEL_SHFT                        0x11
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_SRC_OP_MODE_REC1_REC1_IGC_LUT_EN_BMSK                      0x10000
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_SRC_OP_MODE_REC1_REC1_IGC_LUT_EN_SHFT                         0x10
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_SRC_OP_MODE_REC1_REC1_FLIP_MODE_BMSK                        0x6000
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_SRC_OP_MODE_REC1_REC1_FLIP_MODE_SHFT                           0xd
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_SRC_OP_MODE_REC1_REC1_BWC_DEC_QP_BMSK                          0x6
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_SRC_OP_MODE_REC1_REC1_BWC_DEC_QP_SHFT                          0x1
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_SRC_OP_MODE_REC1_REC1_BWC_DEC_EN_BMSK                          0x1
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_SRC_OP_MODE_REC1_REC1_BWC_DEC_EN_SHFT                          0x0

#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_SRC_CONSTANT_COLOR_REC1_ADDR                            (MMSS_MDP_VP_0_VIG_0_SSPP_REG_BASE      + 0x00000180)
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_SRC_CONSTANT_COLOR_REC1_RMSK                            0xffffffff
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_SRC_CONSTANT_COLOR_REC1_IN          \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_SRC_CONSTANT_COLOR_REC1_ADDR, HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_SRC_CONSTANT_COLOR_REC1_RMSK)
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_SRC_CONSTANT_COLOR_REC1_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_SRC_CONSTANT_COLOR_REC1_ADDR, m)
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_SRC_CONSTANT_COLOR_REC1_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_SRC_CONSTANT_COLOR_REC1_ADDR,v)
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_SRC_CONSTANT_COLOR_REC1_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_SRC_CONSTANT_COLOR_REC1_ADDR,m,v,HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_SRC_CONSTANT_COLOR_REC1_IN)
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_SRC_CONSTANT_COLOR_REC1_REC1_COLOR3_BMSK                0xff000000
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_SRC_CONSTANT_COLOR_REC1_REC1_COLOR3_SHFT                      0x18
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_SRC_CONSTANT_COLOR_REC1_REC1_COLOR2_BMSK                  0xff0000
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_SRC_CONSTANT_COLOR_REC1_REC1_COLOR2_SHFT                      0x10
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_SRC_CONSTANT_COLOR_REC1_REC1_COLOR1_BMSK                    0xff00
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_SRC_CONSTANT_COLOR_REC1_REC1_COLOR1_SHFT                       0x8
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_SRC_CONSTANT_COLOR_REC1_REC1_COLOR0_BMSK                      0xff
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_SRC_CONSTANT_COLOR_REC1_REC1_COLOR0_SHFT                       0x0

/*----------------------------------------------------------------------------
 * MODULE: MMSS_MDP_VP_0_VIG_0
 *--------------------------------------------------------------------------*/

#define HWIO_MMSS_MDP_VP_0_VIG_0_QSEED2_CONFIG_ADDR                                     (MMSS_MDP_VP_0_VIG_0_REG_BASE      + 0x00000004)
#define HWIO_MMSS_MDP_VP_0_VIG_0_QSEED2_CONFIG_RMSK                                        0xfff03
#define HWIO_MMSS_MDP_VP_0_VIG_0_QSEED2_CONFIG_IN          \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_VIG_0_QSEED2_CONFIG_ADDR, HWIO_MMSS_MDP_VP_0_VIG_0_QSEED2_CONFIG_RMSK)
#define HWIO_MMSS_MDP_VP_0_VIG_0_QSEED2_CONFIG_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_VIG_0_QSEED2_CONFIG_ADDR, m)
#define HWIO_MMSS_MDP_VP_0_VIG_0_QSEED2_CONFIG_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_VP_0_VIG_0_QSEED2_CONFIG_ADDR,v)
#define HWIO_MMSS_MDP_VP_0_VIG_0_QSEED2_CONFIG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_VP_0_VIG_0_QSEED2_CONFIG_ADDR,m,v,HWIO_MMSS_MDP_VP_0_VIG_0_QSEED2_CONFIG_IN)
#define HWIO_MMSS_MDP_VP_0_VIG_0_QSEED2_CONFIG_COMP3_VERT_FILTER_MODE_BMSK                 0xc0000
#define HWIO_MMSS_MDP_VP_0_VIG_0_QSEED2_CONFIG_COMP3_VERT_FILTER_MODE_SHFT                    0x12
#define HWIO_MMSS_MDP_VP_0_VIG_0_QSEED2_CONFIG_COMP3_HORZ_FILTER_MODE_BMSK                 0x30000
#define HWIO_MMSS_MDP_VP_0_VIG_0_QSEED2_CONFIG_COMP3_HORZ_FILTER_MODE_SHFT                    0x10
#define HWIO_MMSS_MDP_VP_0_VIG_0_QSEED2_CONFIG_COMP1_2_VERT_FILTER_MODE_BMSK                0xc000
#define HWIO_MMSS_MDP_VP_0_VIG_0_QSEED2_CONFIG_COMP1_2_VERT_FILTER_MODE_SHFT                   0xe
#define HWIO_MMSS_MDP_VP_0_VIG_0_QSEED2_CONFIG_COMP1_2_HORZ_FILTER_MODE_BMSK                0x3000
#define HWIO_MMSS_MDP_VP_0_VIG_0_QSEED2_CONFIG_COMP1_2_HORZ_FILTER_MODE_SHFT                   0xc
#define HWIO_MMSS_MDP_VP_0_VIG_0_QSEED2_CONFIG_COMP0_VERT_FILTER_MODE_BMSK                   0xc00
#define HWIO_MMSS_MDP_VP_0_VIG_0_QSEED2_CONFIG_COMP0_VERT_FILTER_MODE_SHFT                     0xa
#define HWIO_MMSS_MDP_VP_0_VIG_0_QSEED2_CONFIG_COMP0_HORZ_FILTER_MODE_BMSK                   0x300
#define HWIO_MMSS_MDP_VP_0_VIG_0_QSEED2_CONFIG_COMP0_HORZ_FILTER_MODE_SHFT                     0x8
#define HWIO_MMSS_MDP_VP_0_VIG_0_QSEED2_CONFIG_SCALEY_EN_BMSK                                  0x2
#define HWIO_MMSS_MDP_VP_0_VIG_0_QSEED2_CONFIG_SCALEY_EN_SHFT                                  0x1
#define HWIO_MMSS_MDP_VP_0_VIG_0_QSEED2_CONFIG_SCALEX_EN_BMSK                                  0x1
#define HWIO_MMSS_MDP_VP_0_VIG_0_QSEED2_CONFIG_SCALEX_EN_SHFT                                  0x0

#define HWIO_MMSS_MDP_VP_0_VIG_0_QSEED2_COMP0_3_PHASE_STEP_X_ADDR                       (MMSS_MDP_VP_0_VIG_0_REG_BASE      + 0x00000010)
#define HWIO_MMSS_MDP_VP_0_VIG_0_QSEED2_COMP0_3_PHASE_STEP_X_RMSK                        0x3ffffff
#define HWIO_MMSS_MDP_VP_0_VIG_0_QSEED2_COMP0_3_PHASE_STEP_X_IN          \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_VIG_0_QSEED2_COMP0_3_PHASE_STEP_X_ADDR, HWIO_MMSS_MDP_VP_0_VIG_0_QSEED2_COMP0_3_PHASE_STEP_X_RMSK)
#define HWIO_MMSS_MDP_VP_0_VIG_0_QSEED2_COMP0_3_PHASE_STEP_X_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_VIG_0_QSEED2_COMP0_3_PHASE_STEP_X_ADDR, m)
#define HWIO_MMSS_MDP_VP_0_VIG_0_QSEED2_COMP0_3_PHASE_STEP_X_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_VP_0_VIG_0_QSEED2_COMP0_3_PHASE_STEP_X_ADDR,v)
#define HWIO_MMSS_MDP_VP_0_VIG_0_QSEED2_COMP0_3_PHASE_STEP_X_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_VP_0_VIG_0_QSEED2_COMP0_3_PHASE_STEP_X_ADDR,m,v,HWIO_MMSS_MDP_VP_0_VIG_0_QSEED2_COMP0_3_PHASE_STEP_X_IN)
#define HWIO_MMSS_MDP_VP_0_VIG_0_QSEED2_COMP0_3_PHASE_STEP_X_PHASE_STEP_X_BMSK           0x3ffffff
#define HWIO_MMSS_MDP_VP_0_VIG_0_QSEED2_COMP0_3_PHASE_STEP_X_PHASE_STEP_X_SHFT                 0x0

#define HWIO_MMSS_MDP_VP_0_VIG_0_QSEED2_COMP0_3_PHASE_STEP_Y_ADDR                       (MMSS_MDP_VP_0_VIG_0_REG_BASE      + 0x00000014)
#define HWIO_MMSS_MDP_VP_0_VIG_0_QSEED2_COMP0_3_PHASE_STEP_Y_RMSK                        0x3ffffff
#define HWIO_MMSS_MDP_VP_0_VIG_0_QSEED2_COMP0_3_PHASE_STEP_Y_IN          \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_VIG_0_QSEED2_COMP0_3_PHASE_STEP_Y_ADDR, HWIO_MMSS_MDP_VP_0_VIG_0_QSEED2_COMP0_3_PHASE_STEP_Y_RMSK)
#define HWIO_MMSS_MDP_VP_0_VIG_0_QSEED2_COMP0_3_PHASE_STEP_Y_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_VIG_0_QSEED2_COMP0_3_PHASE_STEP_Y_ADDR, m)
#define HWIO_MMSS_MDP_VP_0_VIG_0_QSEED2_COMP0_3_PHASE_STEP_Y_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_VP_0_VIG_0_QSEED2_COMP0_3_PHASE_STEP_Y_ADDR,v)
#define HWIO_MMSS_MDP_VP_0_VIG_0_QSEED2_COMP0_3_PHASE_STEP_Y_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_VP_0_VIG_0_QSEED2_COMP0_3_PHASE_STEP_Y_ADDR,m,v,HWIO_MMSS_MDP_VP_0_VIG_0_QSEED2_COMP0_3_PHASE_STEP_Y_IN)
#define HWIO_MMSS_MDP_VP_0_VIG_0_QSEED2_COMP0_3_PHASE_STEP_Y_PHASE_STEP_Y_BMSK           0x3ffffff
#define HWIO_MMSS_MDP_VP_0_VIG_0_QSEED2_COMP0_3_PHASE_STEP_Y_PHASE_STEP_Y_SHFT                 0x0

#define HWIO_MMSS_MDP_VP_0_VIG_0_QSEED2_COMP1_2_PHASE_STEP_X_ADDR                       (MMSS_MDP_VP_0_VIG_0_REG_BASE      + 0x00000018)
#define HWIO_MMSS_MDP_VP_0_VIG_0_QSEED2_COMP1_2_PHASE_STEP_X_RMSK                        0x3ffffff
#define HWIO_MMSS_MDP_VP_0_VIG_0_QSEED2_COMP1_2_PHASE_STEP_X_IN          \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_VIG_0_QSEED2_COMP1_2_PHASE_STEP_X_ADDR, HWIO_MMSS_MDP_VP_0_VIG_0_QSEED2_COMP1_2_PHASE_STEP_X_RMSK)
#define HWIO_MMSS_MDP_VP_0_VIG_0_QSEED2_COMP1_2_PHASE_STEP_X_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_VIG_0_QSEED2_COMP1_2_PHASE_STEP_X_ADDR, m)
#define HWIO_MMSS_MDP_VP_0_VIG_0_QSEED2_COMP1_2_PHASE_STEP_X_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_VP_0_VIG_0_QSEED2_COMP1_2_PHASE_STEP_X_ADDR,v)
#define HWIO_MMSS_MDP_VP_0_VIG_0_QSEED2_COMP1_2_PHASE_STEP_X_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_VP_0_VIG_0_QSEED2_COMP1_2_PHASE_STEP_X_ADDR,m,v,HWIO_MMSS_MDP_VP_0_VIG_0_QSEED2_COMP1_2_PHASE_STEP_X_IN)
#define HWIO_MMSS_MDP_VP_0_VIG_0_QSEED2_COMP1_2_PHASE_STEP_X_PHASE_STEP_X_BMSK           0x3ffffff
#define HWIO_MMSS_MDP_VP_0_VIG_0_QSEED2_COMP1_2_PHASE_STEP_X_PHASE_STEP_X_SHFT                 0x0

#define HWIO_MMSS_MDP_VP_0_VIG_0_QSEED2_COMP1_2_PHASE_STEP_Y_ADDR                       (MMSS_MDP_VP_0_VIG_0_REG_BASE      + 0x0000001c)
#define HWIO_MMSS_MDP_VP_0_VIG_0_QSEED2_COMP1_2_PHASE_STEP_Y_RMSK                        0x3ffffff
#define HWIO_MMSS_MDP_VP_0_VIG_0_QSEED2_COMP1_2_PHASE_STEP_Y_IN          \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_VIG_0_QSEED2_COMP1_2_PHASE_STEP_Y_ADDR, HWIO_MMSS_MDP_VP_0_VIG_0_QSEED2_COMP1_2_PHASE_STEP_Y_RMSK)
#define HWIO_MMSS_MDP_VP_0_VIG_0_QSEED2_COMP1_2_PHASE_STEP_Y_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_VIG_0_QSEED2_COMP1_2_PHASE_STEP_Y_ADDR, m)
#define HWIO_MMSS_MDP_VP_0_VIG_0_QSEED2_COMP1_2_PHASE_STEP_Y_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_VP_0_VIG_0_QSEED2_COMP1_2_PHASE_STEP_Y_ADDR,v)
#define HWIO_MMSS_MDP_VP_0_VIG_0_QSEED2_COMP1_2_PHASE_STEP_Y_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_VP_0_VIG_0_QSEED2_COMP1_2_PHASE_STEP_Y_ADDR,m,v,HWIO_MMSS_MDP_VP_0_VIG_0_QSEED2_COMP1_2_PHASE_STEP_Y_IN)
#define HWIO_MMSS_MDP_VP_0_VIG_0_QSEED2_COMP1_2_PHASE_STEP_Y_PHASE_STEP_Y_BMSK           0x3ffffff
#define HWIO_MMSS_MDP_VP_0_VIG_0_QSEED2_COMP1_2_PHASE_STEP_Y_PHASE_STEP_Y_SHFT                 0x0

#define HWIO_MMSS_MDP_VP_0_VIG_0_QSEED2_COMP0_3_INIT_PHASE_X_ADDR                       (MMSS_MDP_VP_0_VIG_0_REG_BASE      + 0x00000020)
#define HWIO_MMSS_MDP_VP_0_VIG_0_QSEED2_COMP0_3_INIT_PHASE_X_RMSK                        0x3ffffff
#define HWIO_MMSS_MDP_VP_0_VIG_0_QSEED2_COMP0_3_INIT_PHASE_X_IN          \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_VIG_0_QSEED2_COMP0_3_INIT_PHASE_X_ADDR, HWIO_MMSS_MDP_VP_0_VIG_0_QSEED2_COMP0_3_INIT_PHASE_X_RMSK)
#define HWIO_MMSS_MDP_VP_0_VIG_0_QSEED2_COMP0_3_INIT_PHASE_X_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_VIG_0_QSEED2_COMP0_3_INIT_PHASE_X_ADDR, m)
#define HWIO_MMSS_MDP_VP_0_VIG_0_QSEED2_COMP0_3_INIT_PHASE_X_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_VP_0_VIG_0_QSEED2_COMP0_3_INIT_PHASE_X_ADDR,v)
#define HWIO_MMSS_MDP_VP_0_VIG_0_QSEED2_COMP0_3_INIT_PHASE_X_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_VP_0_VIG_0_QSEED2_COMP0_3_INIT_PHASE_X_ADDR,m,v,HWIO_MMSS_MDP_VP_0_VIG_0_QSEED2_COMP0_3_INIT_PHASE_X_IN)
#define HWIO_MMSS_MDP_VP_0_VIG_0_QSEED2_COMP0_3_INIT_PHASE_X_INIT_PHASE_X_BMSK           0x3ffffff
#define HWIO_MMSS_MDP_VP_0_VIG_0_QSEED2_COMP0_3_INIT_PHASE_X_INIT_PHASE_X_SHFT                 0x0

#define HWIO_MMSS_MDP_VP_0_VIG_0_QSEED2_COMP0_3_INIT_PHASE_Y_ADDR                       (MMSS_MDP_VP_0_VIG_0_REG_BASE      + 0x00000024)
#define HWIO_MMSS_MDP_VP_0_VIG_0_QSEED2_COMP0_3_INIT_PHASE_Y_RMSK                        0x3ffffff
#define HWIO_MMSS_MDP_VP_0_VIG_0_QSEED2_COMP0_3_INIT_PHASE_Y_IN          \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_VIG_0_QSEED2_COMP0_3_INIT_PHASE_Y_ADDR, HWIO_MMSS_MDP_VP_0_VIG_0_QSEED2_COMP0_3_INIT_PHASE_Y_RMSK)
#define HWIO_MMSS_MDP_VP_0_VIG_0_QSEED2_COMP0_3_INIT_PHASE_Y_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_VIG_0_QSEED2_COMP0_3_INIT_PHASE_Y_ADDR, m)
#define HWIO_MMSS_MDP_VP_0_VIG_0_QSEED2_COMP0_3_INIT_PHASE_Y_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_VP_0_VIG_0_QSEED2_COMP0_3_INIT_PHASE_Y_ADDR,v)
#define HWIO_MMSS_MDP_VP_0_VIG_0_QSEED2_COMP0_3_INIT_PHASE_Y_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_VP_0_VIG_0_QSEED2_COMP0_3_INIT_PHASE_Y_ADDR,m,v,HWIO_MMSS_MDP_VP_0_VIG_0_QSEED2_COMP0_3_INIT_PHASE_Y_IN)
#define HWIO_MMSS_MDP_VP_0_VIG_0_QSEED2_COMP0_3_INIT_PHASE_Y_INIT_PHASE_Y_BMSK           0x3ffffff
#define HWIO_MMSS_MDP_VP_0_VIG_0_QSEED2_COMP0_3_INIT_PHASE_Y_INIT_PHASE_Y_SHFT                 0x0

#define HWIO_MMSS_MDP_VP_0_VIG_0_QSEED2_COMP1_2_INIT_PHASE_X_ADDR                       (MMSS_MDP_VP_0_VIG_0_REG_BASE      + 0x00000028)
#define HWIO_MMSS_MDP_VP_0_VIG_0_QSEED2_COMP1_2_INIT_PHASE_X_RMSK                        0x3ffffff
#define HWIO_MMSS_MDP_VP_0_VIG_0_QSEED2_COMP1_2_INIT_PHASE_X_IN          \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_VIG_0_QSEED2_COMP1_2_INIT_PHASE_X_ADDR, HWIO_MMSS_MDP_VP_0_VIG_0_QSEED2_COMP1_2_INIT_PHASE_X_RMSK)
#define HWIO_MMSS_MDP_VP_0_VIG_0_QSEED2_COMP1_2_INIT_PHASE_X_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_VIG_0_QSEED2_COMP1_2_INIT_PHASE_X_ADDR, m)
#define HWIO_MMSS_MDP_VP_0_VIG_0_QSEED2_COMP1_2_INIT_PHASE_X_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_VP_0_VIG_0_QSEED2_COMP1_2_INIT_PHASE_X_ADDR,v)
#define HWIO_MMSS_MDP_VP_0_VIG_0_QSEED2_COMP1_2_INIT_PHASE_X_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_VP_0_VIG_0_QSEED2_COMP1_2_INIT_PHASE_X_ADDR,m,v,HWIO_MMSS_MDP_VP_0_VIG_0_QSEED2_COMP1_2_INIT_PHASE_X_IN)
#define HWIO_MMSS_MDP_VP_0_VIG_0_QSEED2_COMP1_2_INIT_PHASE_X_INIT_PHASE_X_BMSK           0x3ffffff
#define HWIO_MMSS_MDP_VP_0_VIG_0_QSEED2_COMP1_2_INIT_PHASE_X_INIT_PHASE_X_SHFT                 0x0

#define HWIO_MMSS_MDP_VP_0_VIG_0_QSEED2_COMP1_2_INIT_PHASE_Y_ADDR                       (MMSS_MDP_VP_0_VIG_0_REG_BASE      + 0x0000002c)
#define HWIO_MMSS_MDP_VP_0_VIG_0_QSEED2_COMP1_2_INIT_PHASE_Y_RMSK                        0x3ffffff
#define HWIO_MMSS_MDP_VP_0_VIG_0_QSEED2_COMP1_2_INIT_PHASE_Y_IN          \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_VIG_0_QSEED2_COMP1_2_INIT_PHASE_Y_ADDR, HWIO_MMSS_MDP_VP_0_VIG_0_QSEED2_COMP1_2_INIT_PHASE_Y_RMSK)
#define HWIO_MMSS_MDP_VP_0_VIG_0_QSEED2_COMP1_2_INIT_PHASE_Y_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_VIG_0_QSEED2_COMP1_2_INIT_PHASE_Y_ADDR, m)
#define HWIO_MMSS_MDP_VP_0_VIG_0_QSEED2_COMP1_2_INIT_PHASE_Y_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_VP_0_VIG_0_QSEED2_COMP1_2_INIT_PHASE_Y_ADDR,v)
#define HWIO_MMSS_MDP_VP_0_VIG_0_QSEED2_COMP1_2_INIT_PHASE_Y_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_VP_0_VIG_0_QSEED2_COMP1_2_INIT_PHASE_Y_ADDR,m,v,HWIO_MMSS_MDP_VP_0_VIG_0_QSEED2_COMP1_2_INIT_PHASE_Y_IN)
#define HWIO_MMSS_MDP_VP_0_VIG_0_QSEED2_COMP1_2_INIT_PHASE_Y_INIT_PHASE_Y_BMSK           0x3ffffff
#define HWIO_MMSS_MDP_VP_0_VIG_0_QSEED2_COMP1_2_INIT_PHASE_Y_INIT_PHASE_Y_SHFT                 0x0

#define HWIO_MMSS_MDP_VP_0_VIG_0_QSEED2_SHARP_SMOOTH_STRENGTH_ADDR                      (MMSS_MDP_VP_0_VIG_0_REG_BASE      + 0x00000030)
#define HWIO_MMSS_MDP_VP_0_VIG_0_QSEED2_SHARP_SMOOTH_STRENGTH_RMSK                           0x1ff
#define HWIO_MMSS_MDP_VP_0_VIG_0_QSEED2_SHARP_SMOOTH_STRENGTH_IN          \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_VIG_0_QSEED2_SHARP_SMOOTH_STRENGTH_ADDR, HWIO_MMSS_MDP_VP_0_VIG_0_QSEED2_SHARP_SMOOTH_STRENGTH_RMSK)
#define HWIO_MMSS_MDP_VP_0_VIG_0_QSEED2_SHARP_SMOOTH_STRENGTH_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_VIG_0_QSEED2_SHARP_SMOOTH_STRENGTH_ADDR, m)
#define HWIO_MMSS_MDP_VP_0_VIG_0_QSEED2_SHARP_SMOOTH_STRENGTH_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_VP_0_VIG_0_QSEED2_SHARP_SMOOTH_STRENGTH_ADDR,v)
#define HWIO_MMSS_MDP_VP_0_VIG_0_QSEED2_SHARP_SMOOTH_STRENGTH_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_VP_0_VIG_0_QSEED2_SHARP_SMOOTH_STRENGTH_ADDR,m,v,HWIO_MMSS_MDP_VP_0_VIG_0_QSEED2_SHARP_SMOOTH_STRENGTH_IN)
#define HWIO_MMSS_MDP_VP_0_VIG_0_QSEED2_SHARP_SMOOTH_STRENGTH_STRENGTH_BMSK                  0x1ff
#define HWIO_MMSS_MDP_VP_0_VIG_0_QSEED2_SHARP_SMOOTH_STRENGTH_STRENGTH_SHFT                    0x0

#define HWIO_MMSS_MDP_VP_0_VIG_0_QSEED2_SHARP_THRESHOLD_EDGE_ADDR                       (MMSS_MDP_VP_0_VIG_0_REG_BASE      + 0x00000034)
#define HWIO_MMSS_MDP_VP_0_VIG_0_QSEED2_SHARP_THRESHOLD_EDGE_RMSK                            0x3ff
#define HWIO_MMSS_MDP_VP_0_VIG_0_QSEED2_SHARP_THRESHOLD_EDGE_IN          \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_VIG_0_QSEED2_SHARP_THRESHOLD_EDGE_ADDR, HWIO_MMSS_MDP_VP_0_VIG_0_QSEED2_SHARP_THRESHOLD_EDGE_RMSK)
#define HWIO_MMSS_MDP_VP_0_VIG_0_QSEED2_SHARP_THRESHOLD_EDGE_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_VIG_0_QSEED2_SHARP_THRESHOLD_EDGE_ADDR, m)
#define HWIO_MMSS_MDP_VP_0_VIG_0_QSEED2_SHARP_THRESHOLD_EDGE_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_VP_0_VIG_0_QSEED2_SHARP_THRESHOLD_EDGE_ADDR,v)
#define HWIO_MMSS_MDP_VP_0_VIG_0_QSEED2_SHARP_THRESHOLD_EDGE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_VP_0_VIG_0_QSEED2_SHARP_THRESHOLD_EDGE_ADDR,m,v,HWIO_MMSS_MDP_VP_0_VIG_0_QSEED2_SHARP_THRESHOLD_EDGE_IN)
#define HWIO_MMSS_MDP_VP_0_VIG_0_QSEED2_SHARP_THRESHOLD_EDGE_THRESHOLD_BMSK                  0x3ff
#define HWIO_MMSS_MDP_VP_0_VIG_0_QSEED2_SHARP_THRESHOLD_EDGE_THRESHOLD_SHFT                    0x0

#define HWIO_MMSS_MDP_VP_0_VIG_0_QSEED2_SHARP_THRESHOLD_SMOOTH_ADDR                     (MMSS_MDP_VP_0_VIG_0_REG_BASE      + 0x00000038)
#define HWIO_MMSS_MDP_VP_0_VIG_0_QSEED2_SHARP_THRESHOLD_SMOOTH_RMSK                          0x3ff
#define HWIO_MMSS_MDP_VP_0_VIG_0_QSEED2_SHARP_THRESHOLD_SMOOTH_IN          \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_VIG_0_QSEED2_SHARP_THRESHOLD_SMOOTH_ADDR, HWIO_MMSS_MDP_VP_0_VIG_0_QSEED2_SHARP_THRESHOLD_SMOOTH_RMSK)
#define HWIO_MMSS_MDP_VP_0_VIG_0_QSEED2_SHARP_THRESHOLD_SMOOTH_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_VIG_0_QSEED2_SHARP_THRESHOLD_SMOOTH_ADDR, m)
#define HWIO_MMSS_MDP_VP_0_VIG_0_QSEED2_SHARP_THRESHOLD_SMOOTH_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_VP_0_VIG_0_QSEED2_SHARP_THRESHOLD_SMOOTH_ADDR,v)
#define HWIO_MMSS_MDP_VP_0_VIG_0_QSEED2_SHARP_THRESHOLD_SMOOTH_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_VP_0_VIG_0_QSEED2_SHARP_THRESHOLD_SMOOTH_ADDR,m,v,HWIO_MMSS_MDP_VP_0_VIG_0_QSEED2_SHARP_THRESHOLD_SMOOTH_IN)
#define HWIO_MMSS_MDP_VP_0_VIG_0_QSEED2_SHARP_THRESHOLD_SMOOTH_THRESHOLD_BMSK                0x3ff
#define HWIO_MMSS_MDP_VP_0_VIG_0_QSEED2_SHARP_THRESHOLD_SMOOTH_THRESHOLD_SHFT                  0x0

#define HWIO_MMSS_MDP_VP_0_VIG_0_QSEED2_SHARP_THRESHOLD_NOISE_ADDR                      (MMSS_MDP_VP_0_VIG_0_REG_BASE      + 0x0000003c)
#define HWIO_MMSS_MDP_VP_0_VIG_0_QSEED2_SHARP_THRESHOLD_NOISE_RMSK                            0xff
#define HWIO_MMSS_MDP_VP_0_VIG_0_QSEED2_SHARP_THRESHOLD_NOISE_IN          \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_VIG_0_QSEED2_SHARP_THRESHOLD_NOISE_ADDR, HWIO_MMSS_MDP_VP_0_VIG_0_QSEED2_SHARP_THRESHOLD_NOISE_RMSK)
#define HWIO_MMSS_MDP_VP_0_VIG_0_QSEED2_SHARP_THRESHOLD_NOISE_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_VIG_0_QSEED2_SHARP_THRESHOLD_NOISE_ADDR, m)
#define HWIO_MMSS_MDP_VP_0_VIG_0_QSEED2_SHARP_THRESHOLD_NOISE_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_VP_0_VIG_0_QSEED2_SHARP_THRESHOLD_NOISE_ADDR,v)
#define HWIO_MMSS_MDP_VP_0_VIG_0_QSEED2_SHARP_THRESHOLD_NOISE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_VP_0_VIG_0_QSEED2_SHARP_THRESHOLD_NOISE_ADDR,m,v,HWIO_MMSS_MDP_VP_0_VIG_0_QSEED2_SHARP_THRESHOLD_NOISE_IN)
#define HWIO_MMSS_MDP_VP_0_VIG_0_QSEED2_SHARP_THRESHOLD_NOISE_THRESHOLD_BMSK                  0xff
#define HWIO_MMSS_MDP_VP_0_VIG_0_QSEED2_SHARP_THRESHOLD_NOISE_THRESHOLD_SHFT                   0x0

#define HWIO_MMSS_MDP_VP_0_VIG_0_QSEED2_NORMAL_FILTER_COEFF_N_ADDR                      (MMSS_MDP_VP_0_VIG_0_REG_BASE      + 0x00000050)
#define HWIO_MMSS_MDP_VP_0_VIG_0_QSEED2_NORMAL_FILTER_COEFF_N_RMSK                           0xfff
#define HWIO_MMSS_MDP_VP_0_VIG_0_QSEED2_NORMAL_FILTER_COEFF_N_IN          \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_VIG_0_QSEED2_NORMAL_FILTER_COEFF_N_ADDR, HWIO_MMSS_MDP_VP_0_VIG_0_QSEED2_NORMAL_FILTER_COEFF_N_RMSK)
#define HWIO_MMSS_MDP_VP_0_VIG_0_QSEED2_NORMAL_FILTER_COEFF_N_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_VIG_0_QSEED2_NORMAL_FILTER_COEFF_N_ADDR, m)
#define HWIO_MMSS_MDP_VP_0_VIG_0_QSEED2_NORMAL_FILTER_COEFF_N_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_VP_0_VIG_0_QSEED2_NORMAL_FILTER_COEFF_N_ADDR,v)
#define HWIO_MMSS_MDP_VP_0_VIG_0_QSEED2_NORMAL_FILTER_COEFF_N_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_VP_0_VIG_0_QSEED2_NORMAL_FILTER_COEFF_N_ADDR,m,v,HWIO_MMSS_MDP_VP_0_VIG_0_QSEED2_NORMAL_FILTER_COEFF_N_IN)
#define HWIO_MMSS_MDP_VP_0_VIG_0_QSEED2_NORMAL_FILTER_COEFF_N_VALUE_BMSK                     0xfff
#define HWIO_MMSS_MDP_VP_0_VIG_0_QSEED2_NORMAL_FILTER_COEFF_N_VALUE_SHFT                       0x0

#define HWIO_MMSS_MDP_VP_0_VIG_0_QSEED2_SMOOTH_FILTER_COEFF_N_ADDR                      (MMSS_MDP_VP_0_VIG_0_REG_BASE      + 0x00000060)
#define HWIO_MMSS_MDP_VP_0_VIG_0_QSEED2_SMOOTH_FILTER_COEFF_N_RMSK                           0xfff
#define HWIO_MMSS_MDP_VP_0_VIG_0_QSEED2_SMOOTH_FILTER_COEFF_N_IN          \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_VIG_0_QSEED2_SMOOTH_FILTER_COEFF_N_ADDR, HWIO_MMSS_MDP_VP_0_VIG_0_QSEED2_SMOOTH_FILTER_COEFF_N_RMSK)
#define HWIO_MMSS_MDP_VP_0_VIG_0_QSEED2_SMOOTH_FILTER_COEFF_N_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_VIG_0_QSEED2_SMOOTH_FILTER_COEFF_N_ADDR, m)
#define HWIO_MMSS_MDP_VP_0_VIG_0_QSEED2_SMOOTH_FILTER_COEFF_N_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_VP_0_VIG_0_QSEED2_SMOOTH_FILTER_COEFF_N_ADDR,v)
#define HWIO_MMSS_MDP_VP_0_VIG_0_QSEED2_SMOOTH_FILTER_COEFF_N_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_VP_0_VIG_0_QSEED2_SMOOTH_FILTER_COEFF_N_ADDR,m,v,HWIO_MMSS_MDP_VP_0_VIG_0_QSEED2_SMOOTH_FILTER_COEFF_N_IN)
#define HWIO_MMSS_MDP_VP_0_VIG_0_QSEED2_SMOOTH_FILTER_COEFF_N_VALUE_BMSK                     0xfff
#define HWIO_MMSS_MDP_VP_0_VIG_0_QSEED2_SMOOTH_FILTER_COEFF_N_VALUE_SHFT                       0x0

#define HWIO_MMSS_MDP_VP_0_VIG_0_QSEED2_EDGE_FILTER_COEFF_START_ADDR                    (MMSS_MDP_VP_0_VIG_0_REG_BASE      + 0x00000070)
#define HWIO_MMSS_MDP_VP_0_VIG_0_QSEED2_EDGE_FILTER_COEFF_START_RMSK                           0x1
#define HWIO_MMSS_MDP_VP_0_VIG_0_QSEED2_EDGE_FILTER_COEFF_START_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_VP_0_VIG_0_QSEED2_EDGE_FILTER_COEFF_START_ADDR,v)
#define HWIO_MMSS_MDP_VP_0_VIG_0_QSEED2_EDGE_FILTER_COEFF_START_START_BMSK                     0x1
#define HWIO_MMSS_MDP_VP_0_VIG_0_QSEED2_EDGE_FILTER_COEFF_START_START_SHFT                     0x0

#define HWIO_MMSS_MDP_VP_0_VIG_0_QSEED2_MISR_CTRL_ADDR                                  (MMSS_MDP_VP_0_VIG_0_REG_BASE      + 0x00000170)
#define HWIO_MMSS_MDP_VP_0_VIG_0_QSEED2_MISR_CTRL_RMSK                                  0x8f0007ff
#define HWIO_MMSS_MDP_VP_0_VIG_0_QSEED2_MISR_CTRL_IN          \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_VIG_0_QSEED2_MISR_CTRL_ADDR, HWIO_MMSS_MDP_VP_0_VIG_0_QSEED2_MISR_CTRL_RMSK)
#define HWIO_MMSS_MDP_VP_0_VIG_0_QSEED2_MISR_CTRL_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_VIG_0_QSEED2_MISR_CTRL_ADDR, m)
#define HWIO_MMSS_MDP_VP_0_VIG_0_QSEED2_MISR_CTRL_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_VP_0_VIG_0_QSEED2_MISR_CTRL_ADDR,v)
#define HWIO_MMSS_MDP_VP_0_VIG_0_QSEED2_MISR_CTRL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_VP_0_VIG_0_QSEED2_MISR_CTRL_ADDR,m,v,HWIO_MMSS_MDP_VP_0_VIG_0_QSEED2_MISR_CTRL_IN)
#define HWIO_MMSS_MDP_VP_0_VIG_0_QSEED2_MISR_CTRL_RUN_MODE_BMSK                         0x80000000
#define HWIO_MMSS_MDP_VP_0_VIG_0_QSEED2_MISR_CTRL_RUN_MODE_SHFT                               0x1f
#define HWIO_MMSS_MDP_VP_0_VIG_0_QSEED2_MISR_CTRL_INPUT_SEL_BMSK                         0xf000000
#define HWIO_MMSS_MDP_VP_0_VIG_0_QSEED2_MISR_CTRL_INPUT_SEL_SHFT                              0x18
#define HWIO_MMSS_MDP_VP_0_VIG_0_QSEED2_MISR_CTRL_STATUS_CLEAR_BMSK                          0x400
#define HWIO_MMSS_MDP_VP_0_VIG_0_QSEED2_MISR_CTRL_STATUS_CLEAR_SHFT                            0xa
#define HWIO_MMSS_MDP_VP_0_VIG_0_QSEED2_MISR_CTRL_STATUS_BMSK                                0x200
#define HWIO_MMSS_MDP_VP_0_VIG_0_QSEED2_MISR_CTRL_STATUS_SHFT                                  0x9
#define HWIO_MMSS_MDP_VP_0_VIG_0_QSEED2_MISR_CTRL_ENABLE_BMSK                                0x100
#define HWIO_MMSS_MDP_VP_0_VIG_0_QSEED2_MISR_CTRL_ENABLE_SHFT                                  0x8
#define HWIO_MMSS_MDP_VP_0_VIG_0_QSEED2_MISR_CTRL_FRAME_COUNT_BMSK                            0xff
#define HWIO_MMSS_MDP_VP_0_VIG_0_QSEED2_MISR_CTRL_FRAME_COUNT_SHFT                             0x0

#define HWIO_MMSS_MDP_VP_0_VIG_0_QSEED2_MISR_SIGNATURE_ADDR                             (MMSS_MDP_VP_0_VIG_0_REG_BASE      + 0x00000174)
#define HWIO_MMSS_MDP_VP_0_VIG_0_QSEED2_MISR_SIGNATURE_RMSK                             0xffffffff
#define HWIO_MMSS_MDP_VP_0_VIG_0_QSEED2_MISR_SIGNATURE_IN          \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_VIG_0_QSEED2_MISR_SIGNATURE_ADDR, HWIO_MMSS_MDP_VP_0_VIG_0_QSEED2_MISR_SIGNATURE_RMSK)
#define HWIO_MMSS_MDP_VP_0_VIG_0_QSEED2_MISR_SIGNATURE_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_VIG_0_QSEED2_MISR_SIGNATURE_ADDR, m)
#define HWIO_MMSS_MDP_VP_0_VIG_0_QSEED2_MISR_SIGNATURE_CAPTURED_BMSK                    0xffffffff
#define HWIO_MMSS_MDP_VP_0_VIG_0_QSEED2_MISR_SIGNATURE_CAPTURED_SHFT                           0x0

#define HWIO_MMSS_MDP_VP_0_VIG_0_DITHER_CONFIG_ADDR                                     (MMSS_MDP_VP_0_VIG_0_REG_BASE      + 0x000007e0)
#define HWIO_MMSS_MDP_VP_0_VIG_0_DITHER_CONFIG_RMSK                                            0xf
#define HWIO_MMSS_MDP_VP_0_VIG_0_DITHER_CONFIG_IN          \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_VIG_0_DITHER_CONFIG_ADDR, HWIO_MMSS_MDP_VP_0_VIG_0_DITHER_CONFIG_RMSK)
#define HWIO_MMSS_MDP_VP_0_VIG_0_DITHER_CONFIG_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_VIG_0_DITHER_CONFIG_ADDR, m)
#define HWIO_MMSS_MDP_VP_0_VIG_0_DITHER_CONFIG_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_VP_0_VIG_0_DITHER_CONFIG_ADDR,v)
#define HWIO_MMSS_MDP_VP_0_VIG_0_DITHER_CONFIG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_VP_0_VIG_0_DITHER_CONFIG_ADDR,m,v,HWIO_MMSS_MDP_VP_0_VIG_0_DITHER_CONFIG_IN)
#define HWIO_MMSS_MDP_VP_0_VIG_0_DITHER_CONFIG_DITHER_STRENGTH_BMSK                            0xf
#define HWIO_MMSS_MDP_VP_0_VIG_0_DITHER_CONFIG_DITHER_STRENGTH_SHFT                            0x0

/*----------------------------------------------------------------------------
 * MODULE: MMSS_MDP_VP_0_VIG_0_QSEED3
 *--------------------------------------------------------------------------*/

#define HWIO_MMSS_MDP_VP_0_VIG_0_QSEED3_HW_VERSION_ADDR                                      (MMSS_MDP_VP_0_VIG_0_QSEED3_REG_BASE      + 0x00000000)
#define HWIO_MMSS_MDP_VP_0_VIG_0_QSEED3_HW_VERSION_RMSK                                      0xffffffff
#define HWIO_MMSS_MDP_VP_0_VIG_0_QSEED3_HW_VERSION_IN          \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_VIG_0_QSEED3_HW_VERSION_ADDR, HWIO_MMSS_MDP_VP_0_VIG_0_QSEED3_HW_VERSION_RMSK)
#define HWIO_MMSS_MDP_VP_0_VIG_0_QSEED3_HW_VERSION_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_VIG_0_QSEED3_HW_VERSION_ADDR, m)
#define HWIO_MMSS_MDP_VP_0_VIG_0_QSEED3_HW_VERSION_VERSION_BMSK                              0xffffffff
#define HWIO_MMSS_MDP_VP_0_VIG_0_QSEED3_HW_VERSION_VERSION_SHFT                                     0x0

#define HWIO_MMSS_MDP_VP_0_VIG_0_QSEED3_OP_MODE_ADDR                                         (MMSS_MDP_VP_0_VIG_0_QSEED3_REG_BASE      + 0x00000004)
#define HWIO_MMSS_MDP_VP_0_VIG_0_QSEED3_OP_MODE_RMSK                                         0xc3035511
#define HWIO_MMSS_MDP_VP_0_VIG_0_QSEED3_OP_MODE_IN          \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_VIG_0_QSEED3_OP_MODE_ADDR, HWIO_MMSS_MDP_VP_0_VIG_0_QSEED3_OP_MODE_RMSK)
#define HWIO_MMSS_MDP_VP_0_VIG_0_QSEED3_OP_MODE_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_VIG_0_QSEED3_OP_MODE_ADDR, m)
#define HWIO_MMSS_MDP_VP_0_VIG_0_QSEED3_OP_MODE_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_VP_0_VIG_0_QSEED3_OP_MODE_ADDR,v)
#define HWIO_MMSS_MDP_VP_0_VIG_0_QSEED3_OP_MODE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_VP_0_VIG_0_QSEED3_OP_MODE_ADDR,m,v,HWIO_MMSS_MDP_VP_0_VIG_0_QSEED3_OP_MODE_IN)
#define HWIO_MMSS_MDP_VP_0_VIG_0_QSEED3_OP_MODE_BLEND_CFG_BMSK                               0x80000000
#define HWIO_MMSS_MDP_VP_0_VIG_0_QSEED3_OP_MODE_BLEND_CFG_SHFT                                     0x1f
#define HWIO_MMSS_MDP_VP_0_VIG_0_QSEED3_OP_MODE_A_CFG_BMSK                                   0x40000000
#define HWIO_MMSS_MDP_VP_0_VIG_0_QSEED3_OP_MODE_A_CFG_SHFT                                         0x1e
#define HWIO_MMSS_MDP_VP_0_VIG_0_QSEED3_OP_MODE_UV_CFG_BMSK                                   0x3000000
#define HWIO_MMSS_MDP_VP_0_VIG_0_QSEED3_OP_MODE_UV_CFG_SHFT                                        0x18
#define HWIO_MMSS_MDP_VP_0_VIG_0_QSEED3_OP_MODE_Y_CFG_BMSK                                      0x30000
#define HWIO_MMSS_MDP_VP_0_VIG_0_QSEED3_OP_MODE_Y_CFG_SHFT                                         0x10
#define HWIO_MMSS_MDP_VP_0_VIG_0_QSEED3_OP_MODE_BIT_WIDTH_BMSK                                   0x4000
#define HWIO_MMSS_MDP_VP_0_VIG_0_QSEED3_OP_MODE_BIT_WIDTH_SHFT                                      0xe
#define HWIO_MMSS_MDP_VP_0_VIG_0_QSEED3_OP_MODE_COLOR_SPACE_BMSK                                 0x1000
#define HWIO_MMSS_MDP_VP_0_VIG_0_QSEED3_OP_MODE_COLOR_SPACE_SHFT                                    0xc
#define HWIO_MMSS_MDP_VP_0_VIG_0_QSEED3_OP_MODE_ALPHA_EN_BMSK                                     0x400
#define HWIO_MMSS_MDP_VP_0_VIG_0_QSEED3_OP_MODE_ALPHA_EN_SHFT                                       0xa
#define HWIO_MMSS_MDP_VP_0_VIG_0_QSEED3_OP_MODE_DE_EN_BMSK                                        0x100
#define HWIO_MMSS_MDP_VP_0_VIG_0_QSEED3_OP_MODE_DE_EN_SHFT                                          0x8
#define HWIO_MMSS_MDP_VP_0_VIG_0_QSEED3_OP_MODE_DIR_EN_BMSK                                        0x10
#define HWIO_MMSS_MDP_VP_0_VIG_0_QSEED3_OP_MODE_DIR_EN_SHFT                                         0x4
#define HWIO_MMSS_MDP_VP_0_VIG_0_QSEED3_OP_MODE_EN_BMSK                                             0x1
#define HWIO_MMSS_MDP_VP_0_VIG_0_QSEED3_OP_MODE_EN_SHFT                                             0x0

#define HWIO_MMSS_MDP_VP_0_VIG_0_QSEED3_RGB2Y_COEFF_ADDR                                     (MMSS_MDP_VP_0_VIG_0_QSEED3_REG_BASE      + 0x00000008)
#define HWIO_MMSS_MDP_VP_0_VIG_0_QSEED3_RGB2Y_COEFF_RMSK                                       0xffffff
#define HWIO_MMSS_MDP_VP_0_VIG_0_QSEED3_RGB2Y_COEFF_IN          \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_VIG_0_QSEED3_RGB2Y_COEFF_ADDR, HWIO_MMSS_MDP_VP_0_VIG_0_QSEED3_RGB2Y_COEFF_RMSK)
#define HWIO_MMSS_MDP_VP_0_VIG_0_QSEED3_RGB2Y_COEFF_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_VIG_0_QSEED3_RGB2Y_COEFF_ADDR, m)
#define HWIO_MMSS_MDP_VP_0_VIG_0_QSEED3_RGB2Y_COEFF_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_VP_0_VIG_0_QSEED3_RGB2Y_COEFF_ADDR,v)
#define HWIO_MMSS_MDP_VP_0_VIG_0_QSEED3_RGB2Y_COEFF_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_VP_0_VIG_0_QSEED3_RGB2Y_COEFF_ADDR,m,v,HWIO_MMSS_MDP_VP_0_VIG_0_QSEED3_RGB2Y_COEFF_IN)
#define HWIO_MMSS_MDP_VP_0_VIG_0_QSEED3_RGB2Y_COEFF_B2Y_BMSK                                   0xff0000
#define HWIO_MMSS_MDP_VP_0_VIG_0_QSEED3_RGB2Y_COEFF_B2Y_SHFT                                       0x10
#define HWIO_MMSS_MDP_VP_0_VIG_0_QSEED3_RGB2Y_COEFF_G2Y_BMSK                                     0xff00
#define HWIO_MMSS_MDP_VP_0_VIG_0_QSEED3_RGB2Y_COEFF_G2Y_SHFT                                        0x8
#define HWIO_MMSS_MDP_VP_0_VIG_0_QSEED3_RGB2Y_COEFF_R2Y_BMSK                                       0xff
#define HWIO_MMSS_MDP_VP_0_VIG_0_QSEED3_RGB2Y_COEFF_R2Y_SHFT                                        0x0

#define HWIO_MMSS_MDP_VP_0_VIG_0_QSEED3_PHASE_INIT_ADDR                                      (MMSS_MDP_VP_0_VIG_0_QSEED3_REG_BASE      + 0x0000000c)
#define HWIO_MMSS_MDP_VP_0_VIG_0_QSEED3_PHASE_INIT_RMSK                                      0x3f3f3f3f
#define HWIO_MMSS_MDP_VP_0_VIG_0_QSEED3_PHASE_INIT_IN          \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_VIG_0_QSEED3_PHASE_INIT_ADDR, HWIO_MMSS_MDP_VP_0_VIG_0_QSEED3_PHASE_INIT_RMSK)
#define HWIO_MMSS_MDP_VP_0_VIG_0_QSEED3_PHASE_INIT_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_VIG_0_QSEED3_PHASE_INIT_ADDR, m)
#define HWIO_MMSS_MDP_VP_0_VIG_0_QSEED3_PHASE_INIT_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_VP_0_VIG_0_QSEED3_PHASE_INIT_ADDR,v)
#define HWIO_MMSS_MDP_VP_0_VIG_0_QSEED3_PHASE_INIT_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_VP_0_VIG_0_QSEED3_PHASE_INIT_ADDR,m,v,HWIO_MMSS_MDP_VP_0_VIG_0_QSEED3_PHASE_INIT_IN)
#define HWIO_MMSS_MDP_VP_0_VIG_0_QSEED3_PHASE_INIT_UV_PHASE_INIT_V_BMSK                      0x3f000000
#define HWIO_MMSS_MDP_VP_0_VIG_0_QSEED3_PHASE_INIT_UV_PHASE_INIT_V_SHFT                            0x18
#define HWIO_MMSS_MDP_VP_0_VIG_0_QSEED3_PHASE_INIT_UV_PHASE_INIT_H_BMSK                        0x3f0000
#define HWIO_MMSS_MDP_VP_0_VIG_0_QSEED3_PHASE_INIT_UV_PHASE_INIT_H_SHFT                            0x10
#define HWIO_MMSS_MDP_VP_0_VIG_0_QSEED3_PHASE_INIT_Y_PHASE_INIT_V_BMSK                           0x3f00
#define HWIO_MMSS_MDP_VP_0_VIG_0_QSEED3_PHASE_INIT_Y_PHASE_INIT_V_SHFT                              0x8
#define HWIO_MMSS_MDP_VP_0_VIG_0_QSEED3_PHASE_INIT_Y_PHASE_INIT_H_BMSK                             0x3f
#define HWIO_MMSS_MDP_VP_0_VIG_0_QSEED3_PHASE_INIT_Y_PHASE_INIT_H_SHFT                              0x0

#define HWIO_MMSS_MDP_VP_0_VIG_0_QSEED3_PHASE_STEP_Y_H_ADDR                                  (MMSS_MDP_VP_0_VIG_0_QSEED3_REG_BASE      + 0x00000010)
#define HWIO_MMSS_MDP_VP_0_VIG_0_QSEED3_PHASE_STEP_Y_H_RMSK                                    0xffffff
#define HWIO_MMSS_MDP_VP_0_VIG_0_QSEED3_PHASE_STEP_Y_H_IN          \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_VIG_0_QSEED3_PHASE_STEP_Y_H_ADDR, HWIO_MMSS_MDP_VP_0_VIG_0_QSEED3_PHASE_STEP_Y_H_RMSK)
#define HWIO_MMSS_MDP_VP_0_VIG_0_QSEED3_PHASE_STEP_Y_H_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_VIG_0_QSEED3_PHASE_STEP_Y_H_ADDR, m)
#define HWIO_MMSS_MDP_VP_0_VIG_0_QSEED3_PHASE_STEP_Y_H_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_VP_0_VIG_0_QSEED3_PHASE_STEP_Y_H_ADDR,v)
#define HWIO_MMSS_MDP_VP_0_VIG_0_QSEED3_PHASE_STEP_Y_H_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_VP_0_VIG_0_QSEED3_PHASE_STEP_Y_H_ADDR,m,v,HWIO_MMSS_MDP_VP_0_VIG_0_QSEED3_PHASE_STEP_Y_H_IN)
#define HWIO_MMSS_MDP_VP_0_VIG_0_QSEED3_PHASE_STEP_Y_H_VALUE_BMSK                              0xffffff
#define HWIO_MMSS_MDP_VP_0_VIG_0_QSEED3_PHASE_STEP_Y_H_VALUE_SHFT                                   0x0

#define HWIO_MMSS_MDP_VP_0_VIG_0_QSEED3_PHASE_STEP_Y_V_ADDR                                  (MMSS_MDP_VP_0_VIG_0_QSEED3_REG_BASE      + 0x00000014)
#define HWIO_MMSS_MDP_VP_0_VIG_0_QSEED3_PHASE_STEP_Y_V_RMSK                                    0xffffff
#define HWIO_MMSS_MDP_VP_0_VIG_0_QSEED3_PHASE_STEP_Y_V_IN          \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_VIG_0_QSEED3_PHASE_STEP_Y_V_ADDR, HWIO_MMSS_MDP_VP_0_VIG_0_QSEED3_PHASE_STEP_Y_V_RMSK)
#define HWIO_MMSS_MDP_VP_0_VIG_0_QSEED3_PHASE_STEP_Y_V_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_VIG_0_QSEED3_PHASE_STEP_Y_V_ADDR, m)
#define HWIO_MMSS_MDP_VP_0_VIG_0_QSEED3_PHASE_STEP_Y_V_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_VP_0_VIG_0_QSEED3_PHASE_STEP_Y_V_ADDR,v)
#define HWIO_MMSS_MDP_VP_0_VIG_0_QSEED3_PHASE_STEP_Y_V_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_VP_0_VIG_0_QSEED3_PHASE_STEP_Y_V_ADDR,m,v,HWIO_MMSS_MDP_VP_0_VIG_0_QSEED3_PHASE_STEP_Y_V_IN)
#define HWIO_MMSS_MDP_VP_0_VIG_0_QSEED3_PHASE_STEP_Y_V_VALUE_BMSK                              0xffffff
#define HWIO_MMSS_MDP_VP_0_VIG_0_QSEED3_PHASE_STEP_Y_V_VALUE_SHFT                                   0x0

#define HWIO_MMSS_MDP_VP_0_VIG_0_QSEED3_PHASE_STEP_UV_H_ADDR                                 (MMSS_MDP_VP_0_VIG_0_QSEED3_REG_BASE      + 0x00000018)
#define HWIO_MMSS_MDP_VP_0_VIG_0_QSEED3_PHASE_STEP_UV_H_RMSK                                   0xffffff
#define HWIO_MMSS_MDP_VP_0_VIG_0_QSEED3_PHASE_STEP_UV_H_IN          \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_VIG_0_QSEED3_PHASE_STEP_UV_H_ADDR, HWIO_MMSS_MDP_VP_0_VIG_0_QSEED3_PHASE_STEP_UV_H_RMSK)
#define HWIO_MMSS_MDP_VP_0_VIG_0_QSEED3_PHASE_STEP_UV_H_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_VIG_0_QSEED3_PHASE_STEP_UV_H_ADDR, m)
#define HWIO_MMSS_MDP_VP_0_VIG_0_QSEED3_PHASE_STEP_UV_H_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_VP_0_VIG_0_QSEED3_PHASE_STEP_UV_H_ADDR,v)
#define HWIO_MMSS_MDP_VP_0_VIG_0_QSEED3_PHASE_STEP_UV_H_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_VP_0_VIG_0_QSEED3_PHASE_STEP_UV_H_ADDR,m,v,HWIO_MMSS_MDP_VP_0_VIG_0_QSEED3_PHASE_STEP_UV_H_IN)
#define HWIO_MMSS_MDP_VP_0_VIG_0_QSEED3_PHASE_STEP_UV_H_VALUE_BMSK                             0xffffff
#define HWIO_MMSS_MDP_VP_0_VIG_0_QSEED3_PHASE_STEP_UV_H_VALUE_SHFT                                  0x0

#define HWIO_MMSS_MDP_VP_0_VIG_0_QSEED3_PHASE_STEP_UV_V_ADDR                                 (MMSS_MDP_VP_0_VIG_0_QSEED3_REG_BASE      + 0x0000001c)
#define HWIO_MMSS_MDP_VP_0_VIG_0_QSEED3_PHASE_STEP_UV_V_RMSK                                   0xffffff
#define HWIO_MMSS_MDP_VP_0_VIG_0_QSEED3_PHASE_STEP_UV_V_IN          \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_VIG_0_QSEED3_PHASE_STEP_UV_V_ADDR, HWIO_MMSS_MDP_VP_0_VIG_0_QSEED3_PHASE_STEP_UV_V_RMSK)
#define HWIO_MMSS_MDP_VP_0_VIG_0_QSEED3_PHASE_STEP_UV_V_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_VIG_0_QSEED3_PHASE_STEP_UV_V_ADDR, m)
#define HWIO_MMSS_MDP_VP_0_VIG_0_QSEED3_PHASE_STEP_UV_V_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_VP_0_VIG_0_QSEED3_PHASE_STEP_UV_V_ADDR,v)
#define HWIO_MMSS_MDP_VP_0_VIG_0_QSEED3_PHASE_STEP_UV_V_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_VP_0_VIG_0_QSEED3_PHASE_STEP_UV_V_ADDR,m,v,HWIO_MMSS_MDP_VP_0_VIG_0_QSEED3_PHASE_STEP_UV_V_IN)
#define HWIO_MMSS_MDP_VP_0_VIG_0_QSEED3_PHASE_STEP_UV_V_VALUE_BMSK                             0xffffff
#define HWIO_MMSS_MDP_VP_0_VIG_0_QSEED3_PHASE_STEP_UV_V_VALUE_SHFT                                  0x0

#define HWIO_MMSS_MDP_VP_0_VIG_0_QSEED3_PRELOAD_ADDR                                         (MMSS_MDP_VP_0_VIG_0_QSEED3_REG_BASE      + 0x00000020)
#define HWIO_MMSS_MDP_VP_0_VIG_0_QSEED3_PRELOAD_RMSK                                         0x7f7f7f7f
#define HWIO_MMSS_MDP_VP_0_VIG_0_QSEED3_PRELOAD_IN          \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_VIG_0_QSEED3_PRELOAD_ADDR, HWIO_MMSS_MDP_VP_0_VIG_0_QSEED3_PRELOAD_RMSK)
#define HWIO_MMSS_MDP_VP_0_VIG_0_QSEED3_PRELOAD_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_VIG_0_QSEED3_PRELOAD_ADDR, m)
#define HWIO_MMSS_MDP_VP_0_VIG_0_QSEED3_PRELOAD_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_VP_0_VIG_0_QSEED3_PRELOAD_ADDR,v)
#define HWIO_MMSS_MDP_VP_0_VIG_0_QSEED3_PRELOAD_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_VP_0_VIG_0_QSEED3_PRELOAD_ADDR,m,v,HWIO_MMSS_MDP_VP_0_VIG_0_QSEED3_PRELOAD_IN)
#define HWIO_MMSS_MDP_VP_0_VIG_0_QSEED3_PRELOAD_UV_PRELOAD_V_BMSK                            0x7f000000
#define HWIO_MMSS_MDP_VP_0_VIG_0_QSEED3_PRELOAD_UV_PRELOAD_V_SHFT                                  0x18
#define HWIO_MMSS_MDP_VP_0_VIG_0_QSEED3_PRELOAD_UV_PRELOAD_H_BMSK                              0x7f0000
#define HWIO_MMSS_MDP_VP_0_VIG_0_QSEED3_PRELOAD_UV_PRELOAD_H_SHFT                                  0x10
#define HWIO_MMSS_MDP_VP_0_VIG_0_QSEED3_PRELOAD_Y_PRELOAD_V_BMSK                                 0x7f00
#define HWIO_MMSS_MDP_VP_0_VIG_0_QSEED3_PRELOAD_Y_PRELOAD_V_SHFT                                    0x8
#define HWIO_MMSS_MDP_VP_0_VIG_0_QSEED3_PRELOAD_Y_PRELOAD_H_BMSK                                   0x7f
#define HWIO_MMSS_MDP_VP_0_VIG_0_QSEED3_PRELOAD_Y_PRELOAD_H_SHFT                                    0x0

#define HWIO_MMSS_MDP_VP_0_VIG_0_QSEED3_DE_SHARPEN_ADDR                                      (MMSS_MDP_VP_0_VIG_0_QSEED3_REG_BASE      + 0x00000024)
#define HWIO_MMSS_MDP_VP_0_VIG_0_QSEED3_DE_SHARPEN_RMSK                                       0x1ff01ff
#define HWIO_MMSS_MDP_VP_0_VIG_0_QSEED3_DE_SHARPEN_IN          \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_VIG_0_QSEED3_DE_SHARPEN_ADDR, HWIO_MMSS_MDP_VP_0_VIG_0_QSEED3_DE_SHARPEN_RMSK)
#define HWIO_MMSS_MDP_VP_0_VIG_0_QSEED3_DE_SHARPEN_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_VIG_0_QSEED3_DE_SHARPEN_ADDR, m)
#define HWIO_MMSS_MDP_VP_0_VIG_0_QSEED3_DE_SHARPEN_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_VP_0_VIG_0_QSEED3_DE_SHARPEN_ADDR,v)
#define HWIO_MMSS_MDP_VP_0_VIG_0_QSEED3_DE_SHARPEN_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_VP_0_VIG_0_QSEED3_DE_SHARPEN_ADDR,m,v,HWIO_MMSS_MDP_VP_0_VIG_0_QSEED3_DE_SHARPEN_IN)
#define HWIO_MMSS_MDP_VP_0_VIG_0_QSEED3_DE_SHARPEN_DE_SHARPEN_LEVEL2_BMSK                     0x1ff0000
#define HWIO_MMSS_MDP_VP_0_VIG_0_QSEED3_DE_SHARPEN_DE_SHARPEN_LEVEL2_SHFT                          0x10
#define HWIO_MMSS_MDP_VP_0_VIG_0_QSEED3_DE_SHARPEN_DE_SHARPEN_LEVEL1_BMSK                         0x1ff
#define HWIO_MMSS_MDP_VP_0_VIG_0_QSEED3_DE_SHARPEN_DE_SHARPEN_LEVEL1_SHFT                           0x0

#define HWIO_MMSS_MDP_VP_0_VIG_0_QSEED3_DE_SHARPEN_CTL_ADDR                                  (MMSS_MDP_VP_0_VIG_0_QSEED3_REG_BASE      + 0x00000028)
#define HWIO_MMSS_MDP_VP_0_VIG_0_QSEED3_DE_SHARPEN_CTL_RMSK                                     0x7fe00
#define HWIO_MMSS_MDP_VP_0_VIG_0_QSEED3_DE_SHARPEN_CTL_IN          \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_VIG_0_QSEED3_DE_SHARPEN_CTL_ADDR, HWIO_MMSS_MDP_VP_0_VIG_0_QSEED3_DE_SHARPEN_CTL_RMSK)
#define HWIO_MMSS_MDP_VP_0_VIG_0_QSEED3_DE_SHARPEN_CTL_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_VIG_0_QSEED3_DE_SHARPEN_CTL_ADDR, m)
#define HWIO_MMSS_MDP_VP_0_VIG_0_QSEED3_DE_SHARPEN_CTL_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_VP_0_VIG_0_QSEED3_DE_SHARPEN_CTL_ADDR,v)
#define HWIO_MMSS_MDP_VP_0_VIG_0_QSEED3_DE_SHARPEN_CTL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_VP_0_VIG_0_QSEED3_DE_SHARPEN_CTL_ADDR,m,v,HWIO_MMSS_MDP_VP_0_VIG_0_QSEED3_DE_SHARPEN_CTL_IN)
#define HWIO_MMSS_MDP_VP_0_VIG_0_QSEED3_DE_SHARPEN_CTL_DE_CLIP_BMSK                             0x70000
#define HWIO_MMSS_MDP_VP_0_VIG_0_QSEED3_DE_SHARPEN_CTL_DE_CLIP_SHFT                                0x10
#define HWIO_MMSS_MDP_VP_0_VIG_0_QSEED3_DE_SHARPEN_CTL_DE_PREC_BMSK                              0xe000
#define HWIO_MMSS_MDP_VP_0_VIG_0_QSEED3_DE_SHARPEN_CTL_DE_PREC_SHFT                                 0xd
#define HWIO_MMSS_MDP_VP_0_VIG_0_QSEED3_DE_SHARPEN_CTL_DE_LIMIT_BMSK                             0x1e00
#define HWIO_MMSS_MDP_VP_0_VIG_0_QSEED3_DE_SHARPEN_CTL_DE_LIMIT_SHFT                                0x9

#define HWIO_MMSS_MDP_VP_0_VIG_0_QSEED3_DE_SHAPE_CTL_ADDR                                    (MMSS_MDP_VP_0_VIG_0_QSEED3_REG_BASE      + 0x0000002c)
#define HWIO_MMSS_MDP_VP_0_VIG_0_QSEED3_DE_SHAPE_CTL_RMSK                                     0x3ff00ff
#define HWIO_MMSS_MDP_VP_0_VIG_0_QSEED3_DE_SHAPE_CTL_IN          \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_VIG_0_QSEED3_DE_SHAPE_CTL_ADDR, HWIO_MMSS_MDP_VP_0_VIG_0_QSEED3_DE_SHAPE_CTL_RMSK)
#define HWIO_MMSS_MDP_VP_0_VIG_0_QSEED3_DE_SHAPE_CTL_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_VIG_0_QSEED3_DE_SHAPE_CTL_ADDR, m)
#define HWIO_MMSS_MDP_VP_0_VIG_0_QSEED3_DE_SHAPE_CTL_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_VP_0_VIG_0_QSEED3_DE_SHAPE_CTL_ADDR,v)
#define HWIO_MMSS_MDP_VP_0_VIG_0_QSEED3_DE_SHAPE_CTL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_VP_0_VIG_0_QSEED3_DE_SHAPE_CTL_ADDR,m,v,HWIO_MMSS_MDP_VP_0_VIG_0_QSEED3_DE_SHAPE_CTL_IN)
#define HWIO_MMSS_MDP_VP_0_VIG_0_QSEED3_DE_SHAPE_CTL_THR_DIEOUT_BMSK                          0x3ff0000
#define HWIO_MMSS_MDP_VP_0_VIG_0_QSEED3_DE_SHAPE_CTL_THR_DIEOUT_SHFT                               0x10
#define HWIO_MMSS_MDP_VP_0_VIG_0_QSEED3_DE_SHAPE_CTL_THR_QUIET_BMSK                                0xff
#define HWIO_MMSS_MDP_VP_0_VIG_0_QSEED3_DE_SHAPE_CTL_THR_QUIET_SHFT                                 0x0

#define HWIO_MMSS_MDP_VP_0_VIG_0_QSEED3_DE_THRESHOLD_ADDR                                    (MMSS_MDP_VP_0_VIG_0_QSEED3_REG_BASE      + 0x00000030)
#define HWIO_MMSS_MDP_VP_0_VIG_0_QSEED3_DE_THRESHOLD_RMSK                                     0x3ff03ff
#define HWIO_MMSS_MDP_VP_0_VIG_0_QSEED3_DE_THRESHOLD_IN          \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_VIG_0_QSEED3_DE_THRESHOLD_ADDR, HWIO_MMSS_MDP_VP_0_VIG_0_QSEED3_DE_THRESHOLD_RMSK)
#define HWIO_MMSS_MDP_VP_0_VIG_0_QSEED3_DE_THRESHOLD_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_VIG_0_QSEED3_DE_THRESHOLD_ADDR, m)
#define HWIO_MMSS_MDP_VP_0_VIG_0_QSEED3_DE_THRESHOLD_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_VP_0_VIG_0_QSEED3_DE_THRESHOLD_ADDR,v)
#define HWIO_MMSS_MDP_VP_0_VIG_0_QSEED3_DE_THRESHOLD_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_VP_0_VIG_0_QSEED3_DE_THRESHOLD_ADDR,m,v,HWIO_MMSS_MDP_VP_0_VIG_0_QSEED3_DE_THRESHOLD_IN)
#define HWIO_MMSS_MDP_VP_0_VIG_0_QSEED3_DE_THRESHOLD_THR_HIGH_BMSK                            0x3ff0000
#define HWIO_MMSS_MDP_VP_0_VIG_0_QSEED3_DE_THRESHOLD_THR_HIGH_SHFT                                 0x10
#define HWIO_MMSS_MDP_VP_0_VIG_0_QSEED3_DE_THRESHOLD_THR_LOW_BMSK                                 0x3ff
#define HWIO_MMSS_MDP_VP_0_VIG_0_QSEED3_DE_THRESHOLD_THR_LOW_SHFT                                   0x0

#define HWIO_MMSS_MDP_VP_0_VIG_0_QSEED3_DE_ADJUST_DATA_0_ADDR                                (MMSS_MDP_VP_0_VIG_0_QSEED3_REG_BASE      + 0x00000034)
#define HWIO_MMSS_MDP_VP_0_VIG_0_QSEED3_DE_ADJUST_DATA_0_RMSK                                0x3fffffff
#define HWIO_MMSS_MDP_VP_0_VIG_0_QSEED3_DE_ADJUST_DATA_0_IN          \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_VIG_0_QSEED3_DE_ADJUST_DATA_0_ADDR, HWIO_MMSS_MDP_VP_0_VIG_0_QSEED3_DE_ADJUST_DATA_0_RMSK)
#define HWIO_MMSS_MDP_VP_0_VIG_0_QSEED3_DE_ADJUST_DATA_0_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_VIG_0_QSEED3_DE_ADJUST_DATA_0_ADDR, m)
#define HWIO_MMSS_MDP_VP_0_VIG_0_QSEED3_DE_ADJUST_DATA_0_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_VP_0_VIG_0_QSEED3_DE_ADJUST_DATA_0_ADDR,v)
#define HWIO_MMSS_MDP_VP_0_VIG_0_QSEED3_DE_ADJUST_DATA_0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_VP_0_VIG_0_QSEED3_DE_ADJUST_DATA_0_ADDR,m,v,HWIO_MMSS_MDP_VP_0_VIG_0_QSEED3_DE_ADJUST_DATA_0_IN)
#define HWIO_MMSS_MDP_VP_0_VIG_0_QSEED3_DE_ADJUST_DATA_0_ADJUST_A2_BMSK                      0x3ff00000
#define HWIO_MMSS_MDP_VP_0_VIG_0_QSEED3_DE_ADJUST_DATA_0_ADJUST_A2_SHFT                            0x14
#define HWIO_MMSS_MDP_VP_0_VIG_0_QSEED3_DE_ADJUST_DATA_0_ADJUST_A1_BMSK                         0xffc00
#define HWIO_MMSS_MDP_VP_0_VIG_0_QSEED3_DE_ADJUST_DATA_0_ADJUST_A1_SHFT                             0xa
#define HWIO_MMSS_MDP_VP_0_VIG_0_QSEED3_DE_ADJUST_DATA_0_ADJUST_A0_BMSK                           0x3ff
#define HWIO_MMSS_MDP_VP_0_VIG_0_QSEED3_DE_ADJUST_DATA_0_ADJUST_A0_SHFT                             0x0

#define HWIO_MMSS_MDP_VP_0_VIG_0_QSEED3_DE_ADJUST_DATA_1_ADDR                                (MMSS_MDP_VP_0_VIG_0_QSEED3_REG_BASE      + 0x00000038)
#define HWIO_MMSS_MDP_VP_0_VIG_0_QSEED3_DE_ADJUST_DATA_1_RMSK                                0x3fffffff
#define HWIO_MMSS_MDP_VP_0_VIG_0_QSEED3_DE_ADJUST_DATA_1_IN          \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_VIG_0_QSEED3_DE_ADJUST_DATA_1_ADDR, HWIO_MMSS_MDP_VP_0_VIG_0_QSEED3_DE_ADJUST_DATA_1_RMSK)
#define HWIO_MMSS_MDP_VP_0_VIG_0_QSEED3_DE_ADJUST_DATA_1_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_VIG_0_QSEED3_DE_ADJUST_DATA_1_ADDR, m)
#define HWIO_MMSS_MDP_VP_0_VIG_0_QSEED3_DE_ADJUST_DATA_1_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_VP_0_VIG_0_QSEED3_DE_ADJUST_DATA_1_ADDR,v)
#define HWIO_MMSS_MDP_VP_0_VIG_0_QSEED3_DE_ADJUST_DATA_1_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_VP_0_VIG_0_QSEED3_DE_ADJUST_DATA_1_ADDR,m,v,HWIO_MMSS_MDP_VP_0_VIG_0_QSEED3_DE_ADJUST_DATA_1_IN)
#define HWIO_MMSS_MDP_VP_0_VIG_0_QSEED3_DE_ADJUST_DATA_1_ADJUST_B2_BMSK                      0x3ff00000
#define HWIO_MMSS_MDP_VP_0_VIG_0_QSEED3_DE_ADJUST_DATA_1_ADJUST_B2_SHFT                            0x14
#define HWIO_MMSS_MDP_VP_0_VIG_0_QSEED3_DE_ADJUST_DATA_1_ADJUST_B1_BMSK                         0xffc00
#define HWIO_MMSS_MDP_VP_0_VIG_0_QSEED3_DE_ADJUST_DATA_1_ADJUST_B1_SHFT                             0xa
#define HWIO_MMSS_MDP_VP_0_VIG_0_QSEED3_DE_ADJUST_DATA_1_ADJUST_B0_BMSK                           0x3ff
#define HWIO_MMSS_MDP_VP_0_VIG_0_QSEED3_DE_ADJUST_DATA_1_ADJUST_B0_SHFT                             0x0

#define HWIO_MMSS_MDP_VP_0_VIG_0_QSEED3_DE_ADJUST_DATA_2_ADDR                                (MMSS_MDP_VP_0_VIG_0_QSEED3_REG_BASE      + 0x0000003c)
#define HWIO_MMSS_MDP_VP_0_VIG_0_QSEED3_DE_ADJUST_DATA_2_RMSK                                0x3fffffff
#define HWIO_MMSS_MDP_VP_0_VIG_0_QSEED3_DE_ADJUST_DATA_2_IN          \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_VIG_0_QSEED3_DE_ADJUST_DATA_2_ADDR, HWIO_MMSS_MDP_VP_0_VIG_0_QSEED3_DE_ADJUST_DATA_2_RMSK)
#define HWIO_MMSS_MDP_VP_0_VIG_0_QSEED3_DE_ADJUST_DATA_2_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_VIG_0_QSEED3_DE_ADJUST_DATA_2_ADDR, m)
#define HWIO_MMSS_MDP_VP_0_VIG_0_QSEED3_DE_ADJUST_DATA_2_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_VP_0_VIG_0_QSEED3_DE_ADJUST_DATA_2_ADDR,v)
#define HWIO_MMSS_MDP_VP_0_VIG_0_QSEED3_DE_ADJUST_DATA_2_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_VP_0_VIG_0_QSEED3_DE_ADJUST_DATA_2_ADDR,m,v,HWIO_MMSS_MDP_VP_0_VIG_0_QSEED3_DE_ADJUST_DATA_2_IN)
#define HWIO_MMSS_MDP_VP_0_VIG_0_QSEED3_DE_ADJUST_DATA_2_ADJUST_C2_BMSK                      0x3ff00000
#define HWIO_MMSS_MDP_VP_0_VIG_0_QSEED3_DE_ADJUST_DATA_2_ADJUST_C2_SHFT                            0x14
#define HWIO_MMSS_MDP_VP_0_VIG_0_QSEED3_DE_ADJUST_DATA_2_ADJUST_C1_BMSK                         0xffc00
#define HWIO_MMSS_MDP_VP_0_VIG_0_QSEED3_DE_ADJUST_DATA_2_ADJUST_C1_SHFT                             0xa
#define HWIO_MMSS_MDP_VP_0_VIG_0_QSEED3_DE_ADJUST_DATA_2_ADJUST_C0_BMSK                           0x3ff
#define HWIO_MMSS_MDP_VP_0_VIG_0_QSEED3_DE_ADJUST_DATA_2_ADJUST_C0_SHFT                             0x0

#define HWIO_MMSS_MDP_VP_0_VIG_0_QSEED3_SRC_SIZE_Y_RGB_A_ADDR                                (MMSS_MDP_VP_0_VIG_0_QSEED3_REG_BASE      + 0x00000040)
#define HWIO_MMSS_MDP_VP_0_VIG_0_QSEED3_SRC_SIZE_Y_RGB_A_RMSK                                0xffffffff
#define HWIO_MMSS_MDP_VP_0_VIG_0_QSEED3_SRC_SIZE_Y_RGB_A_IN          \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_VIG_0_QSEED3_SRC_SIZE_Y_RGB_A_ADDR, HWIO_MMSS_MDP_VP_0_VIG_0_QSEED3_SRC_SIZE_Y_RGB_A_RMSK)
#define HWIO_MMSS_MDP_VP_0_VIG_0_QSEED3_SRC_SIZE_Y_RGB_A_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_VIG_0_QSEED3_SRC_SIZE_Y_RGB_A_ADDR, m)
#define HWIO_MMSS_MDP_VP_0_VIG_0_QSEED3_SRC_SIZE_Y_RGB_A_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_VP_0_VIG_0_QSEED3_SRC_SIZE_Y_RGB_A_ADDR,v)
#define HWIO_MMSS_MDP_VP_0_VIG_0_QSEED3_SRC_SIZE_Y_RGB_A_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_VP_0_VIG_0_QSEED3_SRC_SIZE_Y_RGB_A_ADDR,m,v,HWIO_MMSS_MDP_VP_0_VIG_0_QSEED3_SRC_SIZE_Y_RGB_A_IN)
#define HWIO_MMSS_MDP_VP_0_VIG_0_QSEED3_SRC_SIZE_Y_RGB_A_Y_RGB_A_SRC_H_BMSK                  0xffff0000
#define HWIO_MMSS_MDP_VP_0_VIG_0_QSEED3_SRC_SIZE_Y_RGB_A_Y_RGB_A_SRC_H_SHFT                        0x10
#define HWIO_MMSS_MDP_VP_0_VIG_0_QSEED3_SRC_SIZE_Y_RGB_A_Y_RGB_A_SRC_W_BMSK                      0xffff
#define HWIO_MMSS_MDP_VP_0_VIG_0_QSEED3_SRC_SIZE_Y_RGB_A_Y_RGB_A_SRC_W_SHFT                         0x0

#define HWIO_MMSS_MDP_VP_0_VIG_0_QSEED3_SRC_SIZE_UV_ADDR                                     (MMSS_MDP_VP_0_VIG_0_QSEED3_REG_BASE      + 0x00000044)
#define HWIO_MMSS_MDP_VP_0_VIG_0_QSEED3_SRC_SIZE_UV_RMSK                                     0xffffffff
#define HWIO_MMSS_MDP_VP_0_VIG_0_QSEED3_SRC_SIZE_UV_IN          \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_VIG_0_QSEED3_SRC_SIZE_UV_ADDR, HWIO_MMSS_MDP_VP_0_VIG_0_QSEED3_SRC_SIZE_UV_RMSK)
#define HWIO_MMSS_MDP_VP_0_VIG_0_QSEED3_SRC_SIZE_UV_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_VIG_0_QSEED3_SRC_SIZE_UV_ADDR, m)
#define HWIO_MMSS_MDP_VP_0_VIG_0_QSEED3_SRC_SIZE_UV_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_VP_0_VIG_0_QSEED3_SRC_SIZE_UV_ADDR,v)
#define HWIO_MMSS_MDP_VP_0_VIG_0_QSEED3_SRC_SIZE_UV_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_VP_0_VIG_0_QSEED3_SRC_SIZE_UV_ADDR,m,v,HWIO_MMSS_MDP_VP_0_VIG_0_QSEED3_SRC_SIZE_UV_IN)
#define HWIO_MMSS_MDP_VP_0_VIG_0_QSEED3_SRC_SIZE_UV_UV_SRC_H_BMSK                            0xffff0000
#define HWIO_MMSS_MDP_VP_0_VIG_0_QSEED3_SRC_SIZE_UV_UV_SRC_H_SHFT                                  0x10
#define HWIO_MMSS_MDP_VP_0_VIG_0_QSEED3_SRC_SIZE_UV_UV_SRC_W_BMSK                                0xffff
#define HWIO_MMSS_MDP_VP_0_VIG_0_QSEED3_SRC_SIZE_UV_UV_SRC_W_SHFT                                   0x0

#define HWIO_MMSS_MDP_VP_0_VIG_0_QSEED3_DST_SIZE_ADDR                                        (MMSS_MDP_VP_0_VIG_0_QSEED3_REG_BASE      + 0x00000048)
#define HWIO_MMSS_MDP_VP_0_VIG_0_QSEED3_DST_SIZE_RMSK                                        0xffffffff
#define HWIO_MMSS_MDP_VP_0_VIG_0_QSEED3_DST_SIZE_IN          \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_VIG_0_QSEED3_DST_SIZE_ADDR, HWIO_MMSS_MDP_VP_0_VIG_0_QSEED3_DST_SIZE_RMSK)
#define HWIO_MMSS_MDP_VP_0_VIG_0_QSEED3_DST_SIZE_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_VIG_0_QSEED3_DST_SIZE_ADDR, m)
#define HWIO_MMSS_MDP_VP_0_VIG_0_QSEED3_DST_SIZE_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_VP_0_VIG_0_QSEED3_DST_SIZE_ADDR,v)
#define HWIO_MMSS_MDP_VP_0_VIG_0_QSEED3_DST_SIZE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_VP_0_VIG_0_QSEED3_DST_SIZE_ADDR,m,v,HWIO_MMSS_MDP_VP_0_VIG_0_QSEED3_DST_SIZE_IN)
#define HWIO_MMSS_MDP_VP_0_VIG_0_QSEED3_DST_SIZE_DST_H_BMSK                                  0xffff0000
#define HWIO_MMSS_MDP_VP_0_VIG_0_QSEED3_DST_SIZE_DST_H_SHFT                                        0x10
#define HWIO_MMSS_MDP_VP_0_VIG_0_QSEED3_DST_SIZE_DST_W_BMSK                                      0xffff
#define HWIO_MMSS_MDP_VP_0_VIG_0_QSEED3_DST_SIZE_DST_W_SHFT                                         0x0

#define HWIO_MMSS_MDP_VP_0_VIG_0_QSEED3_COEF_LUT_CTRL_ADDR                                   (MMSS_MDP_VP_0_VIG_0_QSEED3_REG_BASE      + 0x0000004c)
#define HWIO_MMSS_MDP_VP_0_VIG_0_QSEED3_COEF_LUT_CTRL_RMSK                                   0x80000001
#define HWIO_MMSS_MDP_VP_0_VIG_0_QSEED3_COEF_LUT_CTRL_IN          \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_VIG_0_QSEED3_COEF_LUT_CTRL_ADDR, HWIO_MMSS_MDP_VP_0_VIG_0_QSEED3_COEF_LUT_CTRL_RMSK)
#define HWIO_MMSS_MDP_VP_0_VIG_0_QSEED3_COEF_LUT_CTRL_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_VIG_0_QSEED3_COEF_LUT_CTRL_ADDR, m)
#define HWIO_MMSS_MDP_VP_0_VIG_0_QSEED3_COEF_LUT_CTRL_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_VP_0_VIG_0_QSEED3_COEF_LUT_CTRL_ADDR,v)
#define HWIO_MMSS_MDP_VP_0_VIG_0_QSEED3_COEF_LUT_CTRL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_VP_0_VIG_0_QSEED3_COEF_LUT_CTRL_ADDR,m,v,HWIO_MMSS_MDP_VP_0_VIG_0_QSEED3_COEF_LUT_CTRL_IN)
#define HWIO_MMSS_MDP_VP_0_VIG_0_QSEED3_COEF_LUT_CTRL_STATUS_BMSK                            0x80000000
#define HWIO_MMSS_MDP_VP_0_VIG_0_QSEED3_COEF_LUT_CTRL_STATUS_SHFT                                  0x1f
#define HWIO_MMSS_MDP_VP_0_VIG_0_QSEED3_COEF_LUT_CTRL_SWAP_BMSK                                     0x1
#define HWIO_MMSS_MDP_VP_0_VIG_0_QSEED3_COEF_LUT_CTRL_SWAP_SHFT                                     0x0

#define HWIO_MMSS_MDP_VP_0_VIG_0_QSEED3_BUFFER_CTRL_ADDR                                     (MMSS_MDP_VP_0_VIG_0_QSEED3_REG_BASE      + 0x00000050)
#define HWIO_MMSS_MDP_VP_0_VIG_0_QSEED3_BUFFER_CTRL_RMSK                                            0x3
#define HWIO_MMSS_MDP_VP_0_VIG_0_QSEED3_BUFFER_CTRL_IN          \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_VIG_0_QSEED3_BUFFER_CTRL_ADDR, HWIO_MMSS_MDP_VP_0_VIG_0_QSEED3_BUFFER_CTRL_RMSK)
#define HWIO_MMSS_MDP_VP_0_VIG_0_QSEED3_BUFFER_CTRL_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_VIG_0_QSEED3_BUFFER_CTRL_ADDR, m)
#define HWIO_MMSS_MDP_VP_0_VIG_0_QSEED3_BUFFER_CTRL_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_VP_0_VIG_0_QSEED3_BUFFER_CTRL_ADDR,v)
#define HWIO_MMSS_MDP_VP_0_VIG_0_QSEED3_BUFFER_CTRL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_VP_0_VIG_0_QSEED3_BUFFER_CTRL_ADDR,m,v,HWIO_MMSS_MDP_VP_0_VIG_0_QSEED3_BUFFER_CTRL_IN)
#define HWIO_MMSS_MDP_VP_0_VIG_0_QSEED3_BUFFER_CTRL_MODE_BMSK                                       0x3
#define HWIO_MMSS_MDP_VP_0_VIG_0_QSEED3_BUFFER_CTRL_MODE_SHFT                                       0x0

#define HWIO_MMSS_MDP_VP_0_VIG_0_QSEED3_CLK_CTRL0_ADDR                                       (MMSS_MDP_VP_0_VIG_0_QSEED3_REG_BASE      + 0x00000054)
#define HWIO_MMSS_MDP_VP_0_VIG_0_QSEED3_CLK_CTRL0_RMSK                                          0xfffff
#define HWIO_MMSS_MDP_VP_0_VIG_0_QSEED3_CLK_CTRL0_IN          \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_VIG_0_QSEED3_CLK_CTRL0_ADDR, HWIO_MMSS_MDP_VP_0_VIG_0_QSEED3_CLK_CTRL0_RMSK)
#define HWIO_MMSS_MDP_VP_0_VIG_0_QSEED3_CLK_CTRL0_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_VIG_0_QSEED3_CLK_CTRL0_ADDR, m)
#define HWIO_MMSS_MDP_VP_0_VIG_0_QSEED3_CLK_CTRL0_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_VP_0_VIG_0_QSEED3_CLK_CTRL0_ADDR,v)
#define HWIO_MMSS_MDP_VP_0_VIG_0_QSEED3_CLK_CTRL0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_VP_0_VIG_0_QSEED3_CLK_CTRL0_ADDR,m,v,HWIO_MMSS_MDP_VP_0_VIG_0_QSEED3_CLK_CTRL0_IN)
#define HWIO_MMSS_MDP_VP_0_VIG_0_QSEED3_CLK_CTRL0_SB_CLK_HYSTERISIS_CTRL_BMSK                   0xc0000
#define HWIO_MMSS_MDP_VP_0_VIG_0_QSEED3_CLK_CTRL0_SB_CLK_HYSTERISIS_CTRL_SHFT                      0x12
#define HWIO_MMSS_MDP_VP_0_VIG_0_QSEED3_CLK_CTRL0_SB_CLK_FORCE_OFF_BMSK                         0x20000
#define HWIO_MMSS_MDP_VP_0_VIG_0_QSEED3_CLK_CTRL0_SB_CLK_FORCE_OFF_SHFT                            0x11
#define HWIO_MMSS_MDP_VP_0_VIG_0_QSEED3_CLK_CTRL0_SB_CLK_FORCE_ON_BMSK                          0x10000
#define HWIO_MMSS_MDP_VP_0_VIG_0_QSEED3_CLK_CTRL0_SB_CLK_FORCE_ON_SHFT                             0x10
#define HWIO_MMSS_MDP_VP_0_VIG_0_QSEED3_CLK_CTRL0_BP_CLK_HYSTERISIS_CTRL_BMSK                    0xc000
#define HWIO_MMSS_MDP_VP_0_VIG_0_QSEED3_CLK_CTRL0_BP_CLK_HYSTERISIS_CTRL_SHFT                       0xe
#define HWIO_MMSS_MDP_VP_0_VIG_0_QSEED3_CLK_CTRL0_BP_CLK_FORCE_OFF_BMSK                          0x2000
#define HWIO_MMSS_MDP_VP_0_VIG_0_QSEED3_CLK_CTRL0_BP_CLK_FORCE_OFF_SHFT                             0xd
#define HWIO_MMSS_MDP_VP_0_VIG_0_QSEED3_CLK_CTRL0_BP_CLK_FORCE_ON_BMSK                           0x1000
#define HWIO_MMSS_MDP_VP_0_VIG_0_QSEED3_CLK_CTRL0_BP_CLK_FORCE_ON_SHFT                              0xc
#define HWIO_MMSS_MDP_VP_0_VIG_0_QSEED3_CLK_CTRL0_DD_ALPHA_CLK_HYSTERISIS_CTRL_BMSK               0xc00
#define HWIO_MMSS_MDP_VP_0_VIG_0_QSEED3_CLK_CTRL0_DD_ALPHA_CLK_HYSTERISIS_CTRL_SHFT                 0xa
#define HWIO_MMSS_MDP_VP_0_VIG_0_QSEED3_CLK_CTRL0_DD_ALPHA_CLK_FORCE_OFF_BMSK                     0x200
#define HWIO_MMSS_MDP_VP_0_VIG_0_QSEED3_CLK_CTRL0_DD_ALPHA_CLK_FORCE_OFF_SHFT                       0x9
#define HWIO_MMSS_MDP_VP_0_VIG_0_QSEED3_CLK_CTRL0_DD_ALPHA_CLK_FORCE_ON_BMSK                      0x100
#define HWIO_MMSS_MDP_VP_0_VIG_0_QSEED3_CLK_CTRL0_DD_ALPHA_CLK_FORCE_ON_SHFT                        0x8
#define HWIO_MMSS_MDP_VP_0_VIG_0_QSEED3_CLK_CTRL0_DD_CLK_HYSTERISIS_CTRL_BMSK                      0xc0
#define HWIO_MMSS_MDP_VP_0_VIG_0_QSEED3_CLK_CTRL0_DD_CLK_HYSTERISIS_CTRL_SHFT                       0x6
#define HWIO_MMSS_MDP_VP_0_VIG_0_QSEED3_CLK_CTRL0_DD_CLK_FORCE_OFF_BMSK                            0x20
#define HWIO_MMSS_MDP_VP_0_VIG_0_QSEED3_CLK_CTRL0_DD_CLK_FORCE_OFF_SHFT                             0x5
#define HWIO_MMSS_MDP_VP_0_VIG_0_QSEED3_CLK_CTRL0_DD_CLK_FORCE_ON_BMSK                             0x10
#define HWIO_MMSS_MDP_VP_0_VIG_0_QSEED3_CLK_CTRL0_DD_CLK_FORCE_ON_SHFT                              0x4
#define HWIO_MMSS_MDP_VP_0_VIG_0_QSEED3_CLK_CTRL0_LB_CLK_HYSTERISIS_CTRL_BMSK                       0xc
#define HWIO_MMSS_MDP_VP_0_VIG_0_QSEED3_CLK_CTRL0_LB_CLK_HYSTERISIS_CTRL_SHFT                       0x2
#define HWIO_MMSS_MDP_VP_0_VIG_0_QSEED3_CLK_CTRL0_LB_CLK_FORCE_OFF_BMSK                             0x2
#define HWIO_MMSS_MDP_VP_0_VIG_0_QSEED3_CLK_CTRL0_LB_CLK_FORCE_OFF_SHFT                             0x1
#define HWIO_MMSS_MDP_VP_0_VIG_0_QSEED3_CLK_CTRL0_LB_CLK_FORCE_ON_BMSK                              0x1
#define HWIO_MMSS_MDP_VP_0_VIG_0_QSEED3_CLK_CTRL0_LB_CLK_FORCE_ON_SHFT                              0x0

#define HWIO_MMSS_MDP_VP_0_VIG_0_QSEED3_CLK_CTRL1_ADDR                                       (MMSS_MDP_VP_0_VIG_0_QSEED3_REG_BASE      + 0x00000058)
#define HWIO_MMSS_MDP_VP_0_VIG_0_QSEED3_CLK_CTRL1_RMSK                                          0xfffff
#define HWIO_MMSS_MDP_VP_0_VIG_0_QSEED3_CLK_CTRL1_IN          \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_VIG_0_QSEED3_CLK_CTRL1_ADDR, HWIO_MMSS_MDP_VP_0_VIG_0_QSEED3_CLK_CTRL1_RMSK)
#define HWIO_MMSS_MDP_VP_0_VIG_0_QSEED3_CLK_CTRL1_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_VIG_0_QSEED3_CLK_CTRL1_ADDR, m)
#define HWIO_MMSS_MDP_VP_0_VIG_0_QSEED3_CLK_CTRL1_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_VP_0_VIG_0_QSEED3_CLK_CTRL1_ADDR,v)
#define HWIO_MMSS_MDP_VP_0_VIG_0_QSEED3_CLK_CTRL1_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_VP_0_VIG_0_QSEED3_CLK_CTRL1_ADDR,m,v,HWIO_MMSS_MDP_VP_0_VIG_0_QSEED3_CLK_CTRL1_IN)
#define HWIO_MMSS_MDP_VP_0_VIG_0_QSEED3_CLK_CTRL1_FC_LUT_CLK_HYSTERISIS_CTRL_BMSK               0xc0000
#define HWIO_MMSS_MDP_VP_0_VIG_0_QSEED3_CLK_CTRL1_FC_LUT_CLK_HYSTERISIS_CTRL_SHFT                  0x12
#define HWIO_MMSS_MDP_VP_0_VIG_0_QSEED3_CLK_CTRL1_FC_LUT_CLK_FORCE_OFF_BMSK                     0x20000
#define HWIO_MMSS_MDP_VP_0_VIG_0_QSEED3_CLK_CTRL1_FC_LUT_CLK_FORCE_OFF_SHFT                        0x11
#define HWIO_MMSS_MDP_VP_0_VIG_0_QSEED3_CLK_CTRL1_FC_LUT_CLK_FORCE_ON_BMSK                      0x10000
#define HWIO_MMSS_MDP_VP_0_VIG_0_QSEED3_CLK_CTRL1_FC_LUT_CLK_FORCE_ON_SHFT                         0x10
#define HWIO_MMSS_MDP_VP_0_VIG_0_QSEED3_CLK_CTRL1_DE_ALPHA_CLK_HYSTERISIS_CTRL_BMSK              0xc000
#define HWIO_MMSS_MDP_VP_0_VIG_0_QSEED3_CLK_CTRL1_DE_ALPHA_CLK_HYSTERISIS_CTRL_SHFT                 0xe
#define HWIO_MMSS_MDP_VP_0_VIG_0_QSEED3_CLK_CTRL1_DE_ALPHA_CLK_FORCE_OFF_BMSK                    0x2000
#define HWIO_MMSS_MDP_VP_0_VIG_0_QSEED3_CLK_CTRL1_DE_ALPHA_CLK_FORCE_OFF_SHFT                       0xd
#define HWIO_MMSS_MDP_VP_0_VIG_0_QSEED3_CLK_CTRL1_DE_ALPHA_CLK_FORCE_ON_BMSK                     0x1000
#define HWIO_MMSS_MDP_VP_0_VIG_0_QSEED3_CLK_CTRL1_DE_ALPHA_CLK_FORCE_ON_SHFT                        0xc
#define HWIO_MMSS_MDP_VP_0_VIG_0_QSEED3_CLK_CTRL1_DE_CLK_HYSTERISIS_CTRL_BMSK                     0xc00
#define HWIO_MMSS_MDP_VP_0_VIG_0_QSEED3_CLK_CTRL1_DE_CLK_HYSTERISIS_CTRL_SHFT                       0xa
#define HWIO_MMSS_MDP_VP_0_VIG_0_QSEED3_CLK_CTRL1_DE_CLK_FORCE_OFF_BMSK                           0x200
#define HWIO_MMSS_MDP_VP_0_VIG_0_QSEED3_CLK_CTRL1_DE_CLK_FORCE_OFF_SHFT                             0x9
#define HWIO_MMSS_MDP_VP_0_VIG_0_QSEED3_CLK_CTRL1_DE_CLK_FORCE_ON_BMSK                            0x100
#define HWIO_MMSS_MDP_VP_0_VIG_0_QSEED3_CLK_CTRL1_DE_CLK_FORCE_ON_SHFT                              0x8
#define HWIO_MMSS_MDP_VP_0_VIG_0_QSEED3_CLK_CTRL1_FC_ALPHA_CLK_HYSTERISIS_CTRL_BMSK                0xc0
#define HWIO_MMSS_MDP_VP_0_VIG_0_QSEED3_CLK_CTRL1_FC_ALPHA_CLK_HYSTERISIS_CTRL_SHFT                 0x6
#define HWIO_MMSS_MDP_VP_0_VIG_0_QSEED3_CLK_CTRL1_FC_ALPHA_CLK_FORCE_OFF_BMSK                      0x20
#define HWIO_MMSS_MDP_VP_0_VIG_0_QSEED3_CLK_CTRL1_FC_ALPHA_CLK_FORCE_OFF_SHFT                       0x5
#define HWIO_MMSS_MDP_VP_0_VIG_0_QSEED3_CLK_CTRL1_FC_ALPHA_CLK_FORCE_ON_BMSK                       0x10
#define HWIO_MMSS_MDP_VP_0_VIG_0_QSEED3_CLK_CTRL1_FC_ALPHA_CLK_FORCE_ON_SHFT                        0x4
#define HWIO_MMSS_MDP_VP_0_VIG_0_QSEED3_CLK_CTRL1_FC_CLK_HYSTERISIS_CTRL_BMSK                       0xc
#define HWIO_MMSS_MDP_VP_0_VIG_0_QSEED3_CLK_CTRL1_FC_CLK_HYSTERISIS_CTRL_SHFT                       0x2
#define HWIO_MMSS_MDP_VP_0_VIG_0_QSEED3_CLK_CTRL1_FC_CLK_FORCE_OFF_BMSK                             0x2
#define HWIO_MMSS_MDP_VP_0_VIG_0_QSEED3_CLK_CTRL1_FC_CLK_FORCE_OFF_SHFT                             0x1
#define HWIO_MMSS_MDP_VP_0_VIG_0_QSEED3_CLK_CTRL1_FC_CLK_FORCE_ON_BMSK                              0x1
#define HWIO_MMSS_MDP_VP_0_VIG_0_QSEED3_CLK_CTRL1_FC_CLK_FORCE_ON_SHFT                              0x0

#define HWIO_MMSS_MDP_VP_0_VIG_0_QSEED3_CLK_STATUS_ADDR                                      (MMSS_MDP_VP_0_VIG_0_QSEED3_REG_BASE      + 0x0000005c)
#define HWIO_MMSS_MDP_VP_0_VIG_0_QSEED3_CLK_STATUS_RMSK                                          0x1f1f
#define HWIO_MMSS_MDP_VP_0_VIG_0_QSEED3_CLK_STATUS_IN          \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_VIG_0_QSEED3_CLK_STATUS_ADDR, HWIO_MMSS_MDP_VP_0_VIG_0_QSEED3_CLK_STATUS_RMSK)
#define HWIO_MMSS_MDP_VP_0_VIG_0_QSEED3_CLK_STATUS_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_VIG_0_QSEED3_CLK_STATUS_ADDR, m)
#define HWIO_MMSS_MDP_VP_0_VIG_0_QSEED3_CLK_STATUS_FC_LUT_CLK_ACTIVE_BMSK                        0x1000
#define HWIO_MMSS_MDP_VP_0_VIG_0_QSEED3_CLK_STATUS_FC_LUT_CLK_ACTIVE_SHFT                           0xc
#define HWIO_MMSS_MDP_VP_0_VIG_0_QSEED3_CLK_STATUS_DE_ALPHA_CLK_ACTIVE_BMSK                       0x800
#define HWIO_MMSS_MDP_VP_0_VIG_0_QSEED3_CLK_STATUS_DE_ALPHA_CLK_ACTIVE_SHFT                         0xb
#define HWIO_MMSS_MDP_VP_0_VIG_0_QSEED3_CLK_STATUS_DE_CLK_ACTIVE_BMSK                             0x400
#define HWIO_MMSS_MDP_VP_0_VIG_0_QSEED3_CLK_STATUS_DE_CLK_ACTIVE_SHFT                               0xa
#define HWIO_MMSS_MDP_VP_0_VIG_0_QSEED3_CLK_STATUS_FC_ALPHA_CLK_ACTIVE_BMSK                       0x200
#define HWIO_MMSS_MDP_VP_0_VIG_0_QSEED3_CLK_STATUS_FC_ALPHA_CLK_ACTIVE_SHFT                         0x9
#define HWIO_MMSS_MDP_VP_0_VIG_0_QSEED3_CLK_STATUS_FC_CLK_ACTIVE_BMSK                             0x100
#define HWIO_MMSS_MDP_VP_0_VIG_0_QSEED3_CLK_STATUS_FC_CLK_ACTIVE_SHFT                               0x8
#define HWIO_MMSS_MDP_VP_0_VIG_0_QSEED3_CLK_STATUS_SB_CLK_ACTIVE_BMSK                              0x10
#define HWIO_MMSS_MDP_VP_0_VIG_0_QSEED3_CLK_STATUS_SB_CLK_ACTIVE_SHFT                               0x4
#define HWIO_MMSS_MDP_VP_0_VIG_0_QSEED3_CLK_STATUS_BP_CLK_ACTIVE_BMSK                               0x8
#define HWIO_MMSS_MDP_VP_0_VIG_0_QSEED3_CLK_STATUS_BP_CLK_ACTIVE_SHFT                               0x3
#define HWIO_MMSS_MDP_VP_0_VIG_0_QSEED3_CLK_STATUS_DD_ALPHA_CLK_ACTIVE_BMSK                         0x4
#define HWIO_MMSS_MDP_VP_0_VIG_0_QSEED3_CLK_STATUS_DD_ALPHA_CLK_ACTIVE_SHFT                         0x2
#define HWIO_MMSS_MDP_VP_0_VIG_0_QSEED3_CLK_STATUS_DD_CLK_ACTIVE_BMSK                               0x2
#define HWIO_MMSS_MDP_VP_0_VIG_0_QSEED3_CLK_STATUS_DD_CLK_ACTIVE_SHFT                               0x1
#define HWIO_MMSS_MDP_VP_0_VIG_0_QSEED3_CLK_STATUS_LB_CLK_ACTIVE_BMSK                               0x1
#define HWIO_MMSS_MDP_VP_0_VIG_0_QSEED3_CLK_STATUS_LB_CLK_ACTIVE_SHFT                               0x0

/*----------------------------------------------------------------------------
 * MODULE: MMSS_MDP_VP_0_VIG_0_QSEED3_COEF_LUT
 *--------------------------------------------------------------------------*/

#define HWIO_MMSS_MDP_VP_0_VIG_0_QSEED3_COEF_LUT_COEF_Y_DIR_A_IDXi_DATAj_ADDR(i,j)          (MMSS_MDP_VP_0_VIG_0_QSEED3_COEF_LUT_REG_BASE      + 0x00000000 + 0x10 * (i) + 0x4 * (j))
#define HWIO_MMSS_MDP_VP_0_VIG_0_QSEED3_COEF_LUT_COEF_Y_DIR_A_IDXi_DATAj_RMSK               0xffffffff
#define HWIO_MMSS_MDP_VP_0_VIG_0_QSEED3_COEF_LUT_COEF_Y_DIR_A_IDXi_DATAj_MAXi                       17
#define HWIO_MMSS_MDP_VP_0_VIG_0_QSEED3_COEF_LUT_COEF_Y_DIR_A_IDXi_DATAj_MAXj                        3
#define HWIO_MMSS_MDP_VP_0_VIG_0_QSEED3_COEF_LUT_COEF_Y_DIR_A_IDXi_DATAj_INI2(i,j)        \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_VIG_0_QSEED3_COEF_LUT_COEF_Y_DIR_A_IDXi_DATAj_ADDR(i,j), HWIO_MMSS_MDP_VP_0_VIG_0_QSEED3_COEF_LUT_COEF_Y_DIR_A_IDXi_DATAj_RMSK)
#define HWIO_MMSS_MDP_VP_0_VIG_0_QSEED3_COEF_LUT_COEF_Y_DIR_A_IDXi_DATAj_INMI2(i,j,mask)    \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_VIG_0_QSEED3_COEF_LUT_COEF_Y_DIR_A_IDXi_DATAj_ADDR(i,j), mask)
#define HWIO_MMSS_MDP_VP_0_VIG_0_QSEED3_COEF_LUT_COEF_Y_DIR_A_IDXi_DATAj_OUTI2(i,j,val)    \
        out_dword(HWIO_MMSS_MDP_VP_0_VIG_0_QSEED3_COEF_LUT_COEF_Y_DIR_A_IDXi_DATAj_ADDR(i,j),val)
#define HWIO_MMSS_MDP_VP_0_VIG_0_QSEED3_COEF_LUT_COEF_Y_DIR_A_IDXi_DATAj_OUTMI2(i,j,mask,val) \
        out_dword_masked_ns(HWIO_MMSS_MDP_VP_0_VIG_0_QSEED3_COEF_LUT_COEF_Y_DIR_A_IDXi_DATAj_ADDR(i,j),mask,val,HWIO_MMSS_MDP_VP_0_VIG_0_QSEED3_COEF_LUT_COEF_Y_DIR_A_IDXi_DATAj_INI2(i,j))
#define HWIO_MMSS_MDP_VP_0_VIG_0_QSEED3_COEF_LUT_COEF_Y_DIR_A_IDXi_DATAj_VAL_BMSK           0xffffffff
#define HWIO_MMSS_MDP_VP_0_VIG_0_QSEED3_COEF_LUT_COEF_Y_DIR_A_IDXi_DATAj_VAL_SHFT                  0x0

#define HWIO_MMSS_MDP_VP_0_VIG_0_QSEED3_COEF_LUT_COEF_Y_DIR_B_IDXi_DATAj_ADDR(i,j)          (MMSS_MDP_VP_0_VIG_0_QSEED3_COEF_LUT_REG_BASE      + 0x00000120 + 0x10 * (i) + 0x4 * (j))
#define HWIO_MMSS_MDP_VP_0_VIG_0_QSEED3_COEF_LUT_COEF_Y_DIR_B_IDXi_DATAj_RMSK               0xffffffff
#define HWIO_MMSS_MDP_VP_0_VIG_0_QSEED3_COEF_LUT_COEF_Y_DIR_B_IDXi_DATAj_MAXi                       11
#define HWIO_MMSS_MDP_VP_0_VIG_0_QSEED3_COEF_LUT_COEF_Y_DIR_B_IDXi_DATAj_MAXj                        3
#define HWIO_MMSS_MDP_VP_0_VIG_0_QSEED3_COEF_LUT_COEF_Y_DIR_B_IDXi_DATAj_INI2(i,j)        \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_VIG_0_QSEED3_COEF_LUT_COEF_Y_DIR_B_IDXi_DATAj_ADDR(i,j), HWIO_MMSS_MDP_VP_0_VIG_0_QSEED3_COEF_LUT_COEF_Y_DIR_B_IDXi_DATAj_RMSK)
#define HWIO_MMSS_MDP_VP_0_VIG_0_QSEED3_COEF_LUT_COEF_Y_DIR_B_IDXi_DATAj_INMI2(i,j,mask)    \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_VIG_0_QSEED3_COEF_LUT_COEF_Y_DIR_B_IDXi_DATAj_ADDR(i,j), mask)
#define HWIO_MMSS_MDP_VP_0_VIG_0_QSEED3_COEF_LUT_COEF_Y_DIR_B_IDXi_DATAj_OUTI2(i,j,val)    \
        out_dword(HWIO_MMSS_MDP_VP_0_VIG_0_QSEED3_COEF_LUT_COEF_Y_DIR_B_IDXi_DATAj_ADDR(i,j),val)
#define HWIO_MMSS_MDP_VP_0_VIG_0_QSEED3_COEF_LUT_COEF_Y_DIR_B_IDXi_DATAj_OUTMI2(i,j,mask,val) \
        out_dword_masked_ns(HWIO_MMSS_MDP_VP_0_VIG_0_QSEED3_COEF_LUT_COEF_Y_DIR_B_IDXi_DATAj_ADDR(i,j),mask,val,HWIO_MMSS_MDP_VP_0_VIG_0_QSEED3_COEF_LUT_COEF_Y_DIR_B_IDXi_DATAj_INI2(i,j))
#define HWIO_MMSS_MDP_VP_0_VIG_0_QSEED3_COEF_LUT_COEF_Y_DIR_B_IDXi_DATAj_VAL_BMSK           0xffffffff
#define HWIO_MMSS_MDP_VP_0_VIG_0_QSEED3_COEF_LUT_COEF_Y_DIR_B_IDXi_DATAj_VAL_SHFT                  0x0

#define HWIO_MMSS_MDP_VP_0_VIG_0_QSEED3_COEF_LUT_COEF_Y_DIR_C_IDXi_DATAj_ADDR(i,j)          (MMSS_MDP_VP_0_VIG_0_QSEED3_COEF_LUT_REG_BASE      + 0x000001e0 + 0x10 * (i) + 0x4 * (j))
#define HWIO_MMSS_MDP_VP_0_VIG_0_QSEED3_COEF_LUT_COEF_Y_DIR_C_IDXi_DATAj_RMSK               0xffffffff
#define HWIO_MMSS_MDP_VP_0_VIG_0_QSEED3_COEF_LUT_COEF_Y_DIR_C_IDXi_DATAj_MAXi                       11
#define HWIO_MMSS_MDP_VP_0_VIG_0_QSEED3_COEF_LUT_COEF_Y_DIR_C_IDXi_DATAj_MAXj                        3
#define HWIO_MMSS_MDP_VP_0_VIG_0_QSEED3_COEF_LUT_COEF_Y_DIR_C_IDXi_DATAj_INI2(i,j)        \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_VIG_0_QSEED3_COEF_LUT_COEF_Y_DIR_C_IDXi_DATAj_ADDR(i,j), HWIO_MMSS_MDP_VP_0_VIG_0_QSEED3_COEF_LUT_COEF_Y_DIR_C_IDXi_DATAj_RMSK)
#define HWIO_MMSS_MDP_VP_0_VIG_0_QSEED3_COEF_LUT_COEF_Y_DIR_C_IDXi_DATAj_INMI2(i,j,mask)    \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_VIG_0_QSEED3_COEF_LUT_COEF_Y_DIR_C_IDXi_DATAj_ADDR(i,j), mask)
#define HWIO_MMSS_MDP_VP_0_VIG_0_QSEED3_COEF_LUT_COEF_Y_DIR_C_IDXi_DATAj_OUTI2(i,j,val)    \
        out_dword(HWIO_MMSS_MDP_VP_0_VIG_0_QSEED3_COEF_LUT_COEF_Y_DIR_C_IDXi_DATAj_ADDR(i,j),val)
#define HWIO_MMSS_MDP_VP_0_VIG_0_QSEED3_COEF_LUT_COEF_Y_DIR_C_IDXi_DATAj_OUTMI2(i,j,mask,val) \
        out_dword_masked_ns(HWIO_MMSS_MDP_VP_0_VIG_0_QSEED3_COEF_LUT_COEF_Y_DIR_C_IDXi_DATAj_ADDR(i,j),mask,val,HWIO_MMSS_MDP_VP_0_VIG_0_QSEED3_COEF_LUT_COEF_Y_DIR_C_IDXi_DATAj_INI2(i,j))
#define HWIO_MMSS_MDP_VP_0_VIG_0_QSEED3_COEF_LUT_COEF_Y_DIR_C_IDXi_DATAj_VAL_BMSK           0xffffffff
#define HWIO_MMSS_MDP_VP_0_VIG_0_QSEED3_COEF_LUT_COEF_Y_DIR_C_IDXi_DATAj_VAL_SHFT                  0x0

#define HWIO_MMSS_MDP_VP_0_VIG_0_QSEED3_COEF_LUT_COEF_Y_DIR_D_IDXi_DATAj_ADDR(i,j)          (MMSS_MDP_VP_0_VIG_0_QSEED3_COEF_LUT_REG_BASE      + 0x000002a0 + 0x10 * (i) + 0x4 * (j))
#define HWIO_MMSS_MDP_VP_0_VIG_0_QSEED3_COEF_LUT_COEF_Y_DIR_D_IDXi_DATAj_RMSK               0xffffffff
#define HWIO_MMSS_MDP_VP_0_VIG_0_QSEED3_COEF_LUT_COEF_Y_DIR_D_IDXi_DATAj_MAXi                        7
#define HWIO_MMSS_MDP_VP_0_VIG_0_QSEED3_COEF_LUT_COEF_Y_DIR_D_IDXi_DATAj_MAXj                        3
#define HWIO_MMSS_MDP_VP_0_VIG_0_QSEED3_COEF_LUT_COEF_Y_DIR_D_IDXi_DATAj_INI2(i,j)        \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_VIG_0_QSEED3_COEF_LUT_COEF_Y_DIR_D_IDXi_DATAj_ADDR(i,j), HWIO_MMSS_MDP_VP_0_VIG_0_QSEED3_COEF_LUT_COEF_Y_DIR_D_IDXi_DATAj_RMSK)
#define HWIO_MMSS_MDP_VP_0_VIG_0_QSEED3_COEF_LUT_COEF_Y_DIR_D_IDXi_DATAj_INMI2(i,j,mask)    \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_VIG_0_QSEED3_COEF_LUT_COEF_Y_DIR_D_IDXi_DATAj_ADDR(i,j), mask)
#define HWIO_MMSS_MDP_VP_0_VIG_0_QSEED3_COEF_LUT_COEF_Y_DIR_D_IDXi_DATAj_OUTI2(i,j,val)    \
        out_dword(HWIO_MMSS_MDP_VP_0_VIG_0_QSEED3_COEF_LUT_COEF_Y_DIR_D_IDXi_DATAj_ADDR(i,j),val)
#define HWIO_MMSS_MDP_VP_0_VIG_0_QSEED3_COEF_LUT_COEF_Y_DIR_D_IDXi_DATAj_OUTMI2(i,j,mask,val) \
        out_dword_masked_ns(HWIO_MMSS_MDP_VP_0_VIG_0_QSEED3_COEF_LUT_COEF_Y_DIR_D_IDXi_DATAj_ADDR(i,j),mask,val,HWIO_MMSS_MDP_VP_0_VIG_0_QSEED3_COEF_LUT_COEF_Y_DIR_D_IDXi_DATAj_INI2(i,j))
#define HWIO_MMSS_MDP_VP_0_VIG_0_QSEED3_COEF_LUT_COEF_Y_DIR_D_IDXi_DATAj_VAL_BMSK           0xffffffff
#define HWIO_MMSS_MDP_VP_0_VIG_0_QSEED3_COEF_LUT_COEF_Y_DIR_D_IDXi_DATAj_VAL_SHFT                  0x0

#define HWIO_MMSS_MDP_VP_0_VIG_0_QSEED3_COEF_LUT_COEF_Y_CIR_A_IDXi_DATAj_ADDR(i,j)          (MMSS_MDP_VP_0_VIG_0_QSEED3_COEF_LUT_REG_BASE      + 0x00000320 + 0x10 * (i) + 0x4 * (j))
#define HWIO_MMSS_MDP_VP_0_VIG_0_QSEED3_COEF_LUT_COEF_Y_CIR_A_IDXi_DATAj_RMSK               0xffffffff
#define HWIO_MMSS_MDP_VP_0_VIG_0_QSEED3_COEF_LUT_COEF_Y_CIR_A_IDXi_DATAj_MAXi                       11
#define HWIO_MMSS_MDP_VP_0_VIG_0_QSEED3_COEF_LUT_COEF_Y_CIR_A_IDXi_DATAj_MAXj                        3
#define HWIO_MMSS_MDP_VP_0_VIG_0_QSEED3_COEF_LUT_COEF_Y_CIR_A_IDXi_DATAj_INI2(i,j)        \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_VIG_0_QSEED3_COEF_LUT_COEF_Y_CIR_A_IDXi_DATAj_ADDR(i,j), HWIO_MMSS_MDP_VP_0_VIG_0_QSEED3_COEF_LUT_COEF_Y_CIR_A_IDXi_DATAj_RMSK)
#define HWIO_MMSS_MDP_VP_0_VIG_0_QSEED3_COEF_LUT_COEF_Y_CIR_A_IDXi_DATAj_INMI2(i,j,mask)    \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_VIG_0_QSEED3_COEF_LUT_COEF_Y_CIR_A_IDXi_DATAj_ADDR(i,j), mask)
#define HWIO_MMSS_MDP_VP_0_VIG_0_QSEED3_COEF_LUT_COEF_Y_CIR_A_IDXi_DATAj_OUTI2(i,j,val)    \
        out_dword(HWIO_MMSS_MDP_VP_0_VIG_0_QSEED3_COEF_LUT_COEF_Y_CIR_A_IDXi_DATAj_ADDR(i,j),val)
#define HWIO_MMSS_MDP_VP_0_VIG_0_QSEED3_COEF_LUT_COEF_Y_CIR_A_IDXi_DATAj_OUTMI2(i,j,mask,val) \
        out_dword_masked_ns(HWIO_MMSS_MDP_VP_0_VIG_0_QSEED3_COEF_LUT_COEF_Y_CIR_A_IDXi_DATAj_ADDR(i,j),mask,val,HWIO_MMSS_MDP_VP_0_VIG_0_QSEED3_COEF_LUT_COEF_Y_CIR_A_IDXi_DATAj_INI2(i,j))
#define HWIO_MMSS_MDP_VP_0_VIG_0_QSEED3_COEF_LUT_COEF_Y_CIR_A_IDXi_DATAj_VAL_BMSK           0xffffffff
#define HWIO_MMSS_MDP_VP_0_VIG_0_QSEED3_COEF_LUT_COEF_Y_CIR_A_IDXi_DATAj_VAL_SHFT                  0x0

#define HWIO_MMSS_MDP_VP_0_VIG_0_QSEED3_COEF_LUT_COEF_Y_CIR_B_IDXi_DATAj_ADDR(i,j)          (MMSS_MDP_VP_0_VIG_0_QSEED3_COEF_LUT_REG_BASE      + 0x000003e0 + 0x10 * (i) + 0x4 * (j))
#define HWIO_MMSS_MDP_VP_0_VIG_0_QSEED3_COEF_LUT_COEF_Y_CIR_B_IDXi_DATAj_RMSK               0xffffffff
#define HWIO_MMSS_MDP_VP_0_VIG_0_QSEED3_COEF_LUT_COEF_Y_CIR_B_IDXi_DATAj_MAXi                        5
#define HWIO_MMSS_MDP_VP_0_VIG_0_QSEED3_COEF_LUT_COEF_Y_CIR_B_IDXi_DATAj_MAXj                        3
#define HWIO_MMSS_MDP_VP_0_VIG_0_QSEED3_COEF_LUT_COEF_Y_CIR_B_IDXi_DATAj_INI2(i,j)        \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_VIG_0_QSEED3_COEF_LUT_COEF_Y_CIR_B_IDXi_DATAj_ADDR(i,j), HWIO_MMSS_MDP_VP_0_VIG_0_QSEED3_COEF_LUT_COEF_Y_CIR_B_IDXi_DATAj_RMSK)
#define HWIO_MMSS_MDP_VP_0_VIG_0_QSEED3_COEF_LUT_COEF_Y_CIR_B_IDXi_DATAj_INMI2(i,j,mask)    \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_VIG_0_QSEED3_COEF_LUT_COEF_Y_CIR_B_IDXi_DATAj_ADDR(i,j), mask)
#define HWIO_MMSS_MDP_VP_0_VIG_0_QSEED3_COEF_LUT_COEF_Y_CIR_B_IDXi_DATAj_OUTI2(i,j,val)    \
        out_dword(HWIO_MMSS_MDP_VP_0_VIG_0_QSEED3_COEF_LUT_COEF_Y_CIR_B_IDXi_DATAj_ADDR(i,j),val)
#define HWIO_MMSS_MDP_VP_0_VIG_0_QSEED3_COEF_LUT_COEF_Y_CIR_B_IDXi_DATAj_OUTMI2(i,j,mask,val) \
        out_dword_masked_ns(HWIO_MMSS_MDP_VP_0_VIG_0_QSEED3_COEF_LUT_COEF_Y_CIR_B_IDXi_DATAj_ADDR(i,j),mask,val,HWIO_MMSS_MDP_VP_0_VIG_0_QSEED3_COEF_LUT_COEF_Y_CIR_B_IDXi_DATAj_INI2(i,j))
#define HWIO_MMSS_MDP_VP_0_VIG_0_QSEED3_COEF_LUT_COEF_Y_CIR_B_IDXi_DATAj_VAL_BMSK           0xffffffff
#define HWIO_MMSS_MDP_VP_0_VIG_0_QSEED3_COEF_LUT_COEF_Y_CIR_B_IDXi_DATAj_VAL_SHFT                  0x0

#define HWIO_MMSS_MDP_VP_0_VIG_0_QSEED3_COEF_LUT_COEF_Y_CIR_C_IDXi_DATAj_ADDR(i,j)          (MMSS_MDP_VP_0_VIG_0_QSEED3_COEF_LUT_REG_BASE      + 0x00000440 + 0x10 * (i) + 0x4 * (j))
#define HWIO_MMSS_MDP_VP_0_VIG_0_QSEED3_COEF_LUT_COEF_Y_CIR_C_IDXi_DATAj_RMSK               0xffffffff
#define HWIO_MMSS_MDP_VP_0_VIG_0_QSEED3_COEF_LUT_COEF_Y_CIR_C_IDXi_DATAj_MAXi                        5
#define HWIO_MMSS_MDP_VP_0_VIG_0_QSEED3_COEF_LUT_COEF_Y_CIR_C_IDXi_DATAj_MAXj                        3
#define HWIO_MMSS_MDP_VP_0_VIG_0_QSEED3_COEF_LUT_COEF_Y_CIR_C_IDXi_DATAj_INI2(i,j)        \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_VIG_0_QSEED3_COEF_LUT_COEF_Y_CIR_C_IDXi_DATAj_ADDR(i,j), HWIO_MMSS_MDP_VP_0_VIG_0_QSEED3_COEF_LUT_COEF_Y_CIR_C_IDXi_DATAj_RMSK)
#define HWIO_MMSS_MDP_VP_0_VIG_0_QSEED3_COEF_LUT_COEF_Y_CIR_C_IDXi_DATAj_INMI2(i,j,mask)    \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_VIG_0_QSEED3_COEF_LUT_COEF_Y_CIR_C_IDXi_DATAj_ADDR(i,j), mask)
#define HWIO_MMSS_MDP_VP_0_VIG_0_QSEED3_COEF_LUT_COEF_Y_CIR_C_IDXi_DATAj_OUTI2(i,j,val)    \
        out_dword(HWIO_MMSS_MDP_VP_0_VIG_0_QSEED3_COEF_LUT_COEF_Y_CIR_C_IDXi_DATAj_ADDR(i,j),val)
#define HWIO_MMSS_MDP_VP_0_VIG_0_QSEED3_COEF_LUT_COEF_Y_CIR_C_IDXi_DATAj_OUTMI2(i,j,mask,val) \
        out_dword_masked_ns(HWIO_MMSS_MDP_VP_0_VIG_0_QSEED3_COEF_LUT_COEF_Y_CIR_C_IDXi_DATAj_ADDR(i,j),mask,val,HWIO_MMSS_MDP_VP_0_VIG_0_QSEED3_COEF_LUT_COEF_Y_CIR_C_IDXi_DATAj_INI2(i,j))
#define HWIO_MMSS_MDP_VP_0_VIG_0_QSEED3_COEF_LUT_COEF_Y_CIR_C_IDXi_DATAj_VAL_BMSK           0xffffffff
#define HWIO_MMSS_MDP_VP_0_VIG_0_QSEED3_COEF_LUT_COEF_Y_CIR_C_IDXi_DATAj_VAL_SHFT                  0x0

#define HWIO_MMSS_MDP_VP_0_VIG_0_QSEED3_COEF_LUT_COEF_Y_CIR_D_IDXi_DATAj_ADDR(i,j)          (MMSS_MDP_VP_0_VIG_0_QSEED3_COEF_LUT_REG_BASE      + 0x000004a0 + 0x10 * (i) + 0x4 * (j))
#define HWIO_MMSS_MDP_VP_0_VIG_0_QSEED3_COEF_LUT_COEF_Y_CIR_D_IDXi_DATAj_RMSK               0xffffffff
#define HWIO_MMSS_MDP_VP_0_VIG_0_QSEED3_COEF_LUT_COEF_Y_CIR_D_IDXi_DATAj_MAXi                        5
#define HWIO_MMSS_MDP_VP_0_VIG_0_QSEED3_COEF_LUT_COEF_Y_CIR_D_IDXi_DATAj_MAXj                        3
#define HWIO_MMSS_MDP_VP_0_VIG_0_QSEED3_COEF_LUT_COEF_Y_CIR_D_IDXi_DATAj_INI2(i,j)        \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_VIG_0_QSEED3_COEF_LUT_COEF_Y_CIR_D_IDXi_DATAj_ADDR(i,j), HWIO_MMSS_MDP_VP_0_VIG_0_QSEED3_COEF_LUT_COEF_Y_CIR_D_IDXi_DATAj_RMSK)
#define HWIO_MMSS_MDP_VP_0_VIG_0_QSEED3_COEF_LUT_COEF_Y_CIR_D_IDXi_DATAj_INMI2(i,j,mask)    \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_VIG_0_QSEED3_COEF_LUT_COEF_Y_CIR_D_IDXi_DATAj_ADDR(i,j), mask)
#define HWIO_MMSS_MDP_VP_0_VIG_0_QSEED3_COEF_LUT_COEF_Y_CIR_D_IDXi_DATAj_OUTI2(i,j,val)    \
        out_dword(HWIO_MMSS_MDP_VP_0_VIG_0_QSEED3_COEF_LUT_COEF_Y_CIR_D_IDXi_DATAj_ADDR(i,j),val)
#define HWIO_MMSS_MDP_VP_0_VIG_0_QSEED3_COEF_LUT_COEF_Y_CIR_D_IDXi_DATAj_OUTMI2(i,j,mask,val) \
        out_dword_masked_ns(HWIO_MMSS_MDP_VP_0_VIG_0_QSEED3_COEF_LUT_COEF_Y_CIR_D_IDXi_DATAj_ADDR(i,j),mask,val,HWIO_MMSS_MDP_VP_0_VIG_0_QSEED3_COEF_LUT_COEF_Y_CIR_D_IDXi_DATAj_INI2(i,j))
#define HWIO_MMSS_MDP_VP_0_VIG_0_QSEED3_COEF_LUT_COEF_Y_CIR_D_IDXi_DATAj_VAL_BMSK           0xffffffff
#define HWIO_MMSS_MDP_VP_0_VIG_0_QSEED3_COEF_LUT_COEF_Y_CIR_D_IDXi_DATAj_VAL_SHFT                  0x0

#define HWIO_MMSS_MDP_VP_0_VIG_0_QSEED3_COEF_LUT_COEF_UV_CIR_A_IDXi_DATAj_ADDR(i,j)         (MMSS_MDP_VP_0_VIG_0_QSEED3_COEF_LUT_REG_BASE      + 0x00000500 + 0x10 * (i) + 0x4 * (j))
#define HWIO_MMSS_MDP_VP_0_VIG_0_QSEED3_COEF_LUT_COEF_UV_CIR_A_IDXi_DATAj_RMSK              0xffffffff
#define HWIO_MMSS_MDP_VP_0_VIG_0_QSEED3_COEF_LUT_COEF_UV_CIR_A_IDXi_DATAj_MAXi                      11
#define HWIO_MMSS_MDP_VP_0_VIG_0_QSEED3_COEF_LUT_COEF_UV_CIR_A_IDXi_DATAj_MAXj                       3
#define HWIO_MMSS_MDP_VP_0_VIG_0_QSEED3_COEF_LUT_COEF_UV_CIR_A_IDXi_DATAj_INI2(i,j)        \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_VIG_0_QSEED3_COEF_LUT_COEF_UV_CIR_A_IDXi_DATAj_ADDR(i,j), HWIO_MMSS_MDP_VP_0_VIG_0_QSEED3_COEF_LUT_COEF_UV_CIR_A_IDXi_DATAj_RMSK)
#define HWIO_MMSS_MDP_VP_0_VIG_0_QSEED3_COEF_LUT_COEF_UV_CIR_A_IDXi_DATAj_INMI2(i,j,mask)    \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_VIG_0_QSEED3_COEF_LUT_COEF_UV_CIR_A_IDXi_DATAj_ADDR(i,j), mask)
#define HWIO_MMSS_MDP_VP_0_VIG_0_QSEED3_COEF_LUT_COEF_UV_CIR_A_IDXi_DATAj_OUTI2(i,j,val)    \
        out_dword(HWIO_MMSS_MDP_VP_0_VIG_0_QSEED3_COEF_LUT_COEF_UV_CIR_A_IDXi_DATAj_ADDR(i,j),val)
#define HWIO_MMSS_MDP_VP_0_VIG_0_QSEED3_COEF_LUT_COEF_UV_CIR_A_IDXi_DATAj_OUTMI2(i,j,mask,val) \
        out_dword_masked_ns(HWIO_MMSS_MDP_VP_0_VIG_0_QSEED3_COEF_LUT_COEF_UV_CIR_A_IDXi_DATAj_ADDR(i,j),mask,val,HWIO_MMSS_MDP_VP_0_VIG_0_QSEED3_COEF_LUT_COEF_UV_CIR_A_IDXi_DATAj_INI2(i,j))
#define HWIO_MMSS_MDP_VP_0_VIG_0_QSEED3_COEF_LUT_COEF_UV_CIR_A_IDXi_DATAj_VAL_BMSK          0xffffffff
#define HWIO_MMSS_MDP_VP_0_VIG_0_QSEED3_COEF_LUT_COEF_UV_CIR_A_IDXi_DATAj_VAL_SHFT                 0x0

#define HWIO_MMSS_MDP_VP_0_VIG_0_QSEED3_COEF_LUT_COEF_UV_CIR_B_IDXi_DATAj_ADDR(i,j)         (MMSS_MDP_VP_0_VIG_0_QSEED3_COEF_LUT_REG_BASE      + 0x000005c0 + 0x10 * (i) + 0x4 * (j))
#define HWIO_MMSS_MDP_VP_0_VIG_0_QSEED3_COEF_LUT_COEF_UV_CIR_B_IDXi_DATAj_RMSK              0xffffffff
#define HWIO_MMSS_MDP_VP_0_VIG_0_QSEED3_COEF_LUT_COEF_UV_CIR_B_IDXi_DATAj_MAXi                       5
#define HWIO_MMSS_MDP_VP_0_VIG_0_QSEED3_COEF_LUT_COEF_UV_CIR_B_IDXi_DATAj_MAXj                       3
#define HWIO_MMSS_MDP_VP_0_VIG_0_QSEED3_COEF_LUT_COEF_UV_CIR_B_IDXi_DATAj_INI2(i,j)        \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_VIG_0_QSEED3_COEF_LUT_COEF_UV_CIR_B_IDXi_DATAj_ADDR(i,j), HWIO_MMSS_MDP_VP_0_VIG_0_QSEED3_COEF_LUT_COEF_UV_CIR_B_IDXi_DATAj_RMSK)
#define HWIO_MMSS_MDP_VP_0_VIG_0_QSEED3_COEF_LUT_COEF_UV_CIR_B_IDXi_DATAj_INMI2(i,j,mask)    \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_VIG_0_QSEED3_COEF_LUT_COEF_UV_CIR_B_IDXi_DATAj_ADDR(i,j), mask)
#define HWIO_MMSS_MDP_VP_0_VIG_0_QSEED3_COEF_LUT_COEF_UV_CIR_B_IDXi_DATAj_OUTI2(i,j,val)    \
        out_dword(HWIO_MMSS_MDP_VP_0_VIG_0_QSEED3_COEF_LUT_COEF_UV_CIR_B_IDXi_DATAj_ADDR(i,j),val)
#define HWIO_MMSS_MDP_VP_0_VIG_0_QSEED3_COEF_LUT_COEF_UV_CIR_B_IDXi_DATAj_OUTMI2(i,j,mask,val) \
        out_dword_masked_ns(HWIO_MMSS_MDP_VP_0_VIG_0_QSEED3_COEF_LUT_COEF_UV_CIR_B_IDXi_DATAj_ADDR(i,j),mask,val,HWIO_MMSS_MDP_VP_0_VIG_0_QSEED3_COEF_LUT_COEF_UV_CIR_B_IDXi_DATAj_INI2(i,j))
#define HWIO_MMSS_MDP_VP_0_VIG_0_QSEED3_COEF_LUT_COEF_UV_CIR_B_IDXi_DATAj_VAL_BMSK          0xffffffff
#define HWIO_MMSS_MDP_VP_0_VIG_0_QSEED3_COEF_LUT_COEF_UV_CIR_B_IDXi_DATAj_VAL_SHFT                 0x0

#define HWIO_MMSS_MDP_VP_0_VIG_0_QSEED3_COEF_LUT_COEF_UV_CIR_C_IDXi_DATAj_ADDR(i,j)         (MMSS_MDP_VP_0_VIG_0_QSEED3_COEF_LUT_REG_BASE      + 0x00000620 + 0x10 * (i) + 0x4 * (j))
#define HWIO_MMSS_MDP_VP_0_VIG_0_QSEED3_COEF_LUT_COEF_UV_CIR_C_IDXi_DATAj_RMSK              0xffffffff
#define HWIO_MMSS_MDP_VP_0_VIG_0_QSEED3_COEF_LUT_COEF_UV_CIR_C_IDXi_DATAj_MAXi                       5
#define HWIO_MMSS_MDP_VP_0_VIG_0_QSEED3_COEF_LUT_COEF_UV_CIR_C_IDXi_DATAj_MAXj                       3
#define HWIO_MMSS_MDP_VP_0_VIG_0_QSEED3_COEF_LUT_COEF_UV_CIR_C_IDXi_DATAj_INI2(i,j)        \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_VIG_0_QSEED3_COEF_LUT_COEF_UV_CIR_C_IDXi_DATAj_ADDR(i,j), HWIO_MMSS_MDP_VP_0_VIG_0_QSEED3_COEF_LUT_COEF_UV_CIR_C_IDXi_DATAj_RMSK)
#define HWIO_MMSS_MDP_VP_0_VIG_0_QSEED3_COEF_LUT_COEF_UV_CIR_C_IDXi_DATAj_INMI2(i,j,mask)    \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_VIG_0_QSEED3_COEF_LUT_COEF_UV_CIR_C_IDXi_DATAj_ADDR(i,j), mask)
#define HWIO_MMSS_MDP_VP_0_VIG_0_QSEED3_COEF_LUT_COEF_UV_CIR_C_IDXi_DATAj_OUTI2(i,j,val)    \
        out_dword(HWIO_MMSS_MDP_VP_0_VIG_0_QSEED3_COEF_LUT_COEF_UV_CIR_C_IDXi_DATAj_ADDR(i,j),val)
#define HWIO_MMSS_MDP_VP_0_VIG_0_QSEED3_COEF_LUT_COEF_UV_CIR_C_IDXi_DATAj_OUTMI2(i,j,mask,val) \
        out_dword_masked_ns(HWIO_MMSS_MDP_VP_0_VIG_0_QSEED3_COEF_LUT_COEF_UV_CIR_C_IDXi_DATAj_ADDR(i,j),mask,val,HWIO_MMSS_MDP_VP_0_VIG_0_QSEED3_COEF_LUT_COEF_UV_CIR_C_IDXi_DATAj_INI2(i,j))
#define HWIO_MMSS_MDP_VP_0_VIG_0_QSEED3_COEF_LUT_COEF_UV_CIR_C_IDXi_DATAj_VAL_BMSK          0xffffffff
#define HWIO_MMSS_MDP_VP_0_VIG_0_QSEED3_COEF_LUT_COEF_UV_CIR_C_IDXi_DATAj_VAL_SHFT                 0x0

#define HWIO_MMSS_MDP_VP_0_VIG_0_QSEED3_COEF_LUT_COEF_UV_CIR_D_IDXi_DATAj_ADDR(i,j)         (MMSS_MDP_VP_0_VIG_0_QSEED3_COEF_LUT_REG_BASE      + 0x00000680 + 0x10 * (i) + 0x4 * (j))
#define HWIO_MMSS_MDP_VP_0_VIG_0_QSEED3_COEF_LUT_COEF_UV_CIR_D_IDXi_DATAj_RMSK              0xffffffff
#define HWIO_MMSS_MDP_VP_0_VIG_0_QSEED3_COEF_LUT_COEF_UV_CIR_D_IDXi_DATAj_MAXi                       5
#define HWIO_MMSS_MDP_VP_0_VIG_0_QSEED3_COEF_LUT_COEF_UV_CIR_D_IDXi_DATAj_MAXj                       3
#define HWIO_MMSS_MDP_VP_0_VIG_0_QSEED3_COEF_LUT_COEF_UV_CIR_D_IDXi_DATAj_INI2(i,j)        \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_VIG_0_QSEED3_COEF_LUT_COEF_UV_CIR_D_IDXi_DATAj_ADDR(i,j), HWIO_MMSS_MDP_VP_0_VIG_0_QSEED3_COEF_LUT_COEF_UV_CIR_D_IDXi_DATAj_RMSK)
#define HWIO_MMSS_MDP_VP_0_VIG_0_QSEED3_COEF_LUT_COEF_UV_CIR_D_IDXi_DATAj_INMI2(i,j,mask)    \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_VIG_0_QSEED3_COEF_LUT_COEF_UV_CIR_D_IDXi_DATAj_ADDR(i,j), mask)
#define HWIO_MMSS_MDP_VP_0_VIG_0_QSEED3_COEF_LUT_COEF_UV_CIR_D_IDXi_DATAj_OUTI2(i,j,val)    \
        out_dword(HWIO_MMSS_MDP_VP_0_VIG_0_QSEED3_COEF_LUT_COEF_UV_CIR_D_IDXi_DATAj_ADDR(i,j),val)
#define HWIO_MMSS_MDP_VP_0_VIG_0_QSEED3_COEF_LUT_COEF_UV_CIR_D_IDXi_DATAj_OUTMI2(i,j,mask,val) \
        out_dword_masked_ns(HWIO_MMSS_MDP_VP_0_VIG_0_QSEED3_COEF_LUT_COEF_UV_CIR_D_IDXi_DATAj_ADDR(i,j),mask,val,HWIO_MMSS_MDP_VP_0_VIG_0_QSEED3_COEF_LUT_COEF_UV_CIR_D_IDXi_DATAj_INI2(i,j))
#define HWIO_MMSS_MDP_VP_0_VIG_0_QSEED3_COEF_LUT_COEF_UV_CIR_D_IDXi_DATAj_VAL_BMSK          0xffffffff
#define HWIO_MMSS_MDP_VP_0_VIG_0_QSEED3_COEF_LUT_COEF_UV_CIR_D_IDXi_DATAj_VAL_SHFT                 0x0

/*----------------------------------------------------------------------------
 * MODULE: MMSS_MDP_VP_0_VIG_0_PA_HIST
 *--------------------------------------------------------------------------*/

#define HWIO_MMSS_MDP_VP_0_VIG_0_PA_MODE_ADDR                                       (MMSS_MDP_VP_0_VIG_0_PA_HIST_REG_BASE      + 0x00000000)
#define HWIO_MMSS_MDP_VP_0_VIG_0_PA_MODE_RMSK                                       0xffff00ea
#define HWIO_MMSS_MDP_VP_0_VIG_0_PA_MODE_IN          \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_VIG_0_PA_MODE_ADDR, HWIO_MMSS_MDP_VP_0_VIG_0_PA_MODE_RMSK)
#define HWIO_MMSS_MDP_VP_0_VIG_0_PA_MODE_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_VIG_0_PA_MODE_ADDR, m)
#define HWIO_MMSS_MDP_VP_0_VIG_0_PA_MODE_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_VP_0_VIG_0_PA_MODE_ADDR,v)
#define HWIO_MMSS_MDP_VP_0_VIG_0_PA_MODE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_VP_0_VIG_0_PA_MODE_ADDR,m,v,HWIO_MMSS_MDP_VP_0_VIG_0_PA_MODE_IN)
#define HWIO_MMSS_MDP_VP_0_VIG_0_PA_MODE_SIX_ZONE_VAL_MASK_BMSK                     0x80000000
#define HWIO_MMSS_MDP_VP_0_VIG_0_PA_MODE_SIX_ZONE_VAL_MASK_SHFT                           0x1f
#define HWIO_MMSS_MDP_VP_0_VIG_0_PA_MODE_SIX_ZONE_SAT_MASK_BMSK                     0x40000000
#define HWIO_MMSS_MDP_VP_0_VIG_0_PA_MODE_SIX_ZONE_SAT_MASK_SHFT                           0x1e
#define HWIO_MMSS_MDP_VP_0_VIG_0_PA_MODE_SIX_ZONE_HUE_MASK_BMSK                     0x20000000
#define HWIO_MMSS_MDP_VP_0_VIG_0_PA_MODE_SIX_ZONE_HUE_MASK_SHFT                           0x1d
#define HWIO_MMSS_MDP_VP_0_VIG_0_PA_MODE_PA_CONT_MASK_BMSK                          0x10000000
#define HWIO_MMSS_MDP_VP_0_VIG_0_PA_MODE_PA_CONT_MASK_SHFT                                0x1c
#define HWIO_MMSS_MDP_VP_0_VIG_0_PA_MODE_PA_VAL_MASK_BMSK                            0x8000000
#define HWIO_MMSS_MDP_VP_0_VIG_0_PA_MODE_PA_VAL_MASK_SHFT                                 0x1b
#define HWIO_MMSS_MDP_VP_0_VIG_0_PA_MODE_PA_SAT_MASK_BMSK                            0x4000000
#define HWIO_MMSS_MDP_VP_0_VIG_0_PA_MODE_PA_SAT_MASK_SHFT                                 0x1a
#define HWIO_MMSS_MDP_VP_0_VIG_0_PA_MODE_PA_HUE_MASK_BMSK                            0x2000000
#define HWIO_MMSS_MDP_VP_0_VIG_0_PA_MODE_PA_HUE_MASK_SHFT                                 0x19
#define HWIO_MMSS_MDP_VP_0_VIG_0_PA_MODE_PA_MEM_PROT_VAL_EN_BMSK                     0x1000000
#define HWIO_MMSS_MDP_VP_0_VIG_0_PA_MODE_PA_MEM_PROT_VAL_EN_SHFT                          0x18
#define HWIO_MMSS_MDP_VP_0_VIG_0_PA_MODE_PA_MEM_PROT_SAT_EN_BMSK                      0x800000
#define HWIO_MMSS_MDP_VP_0_VIG_0_PA_MODE_PA_MEM_PROT_SAT_EN_SHFT                          0x17
#define HWIO_MMSS_MDP_VP_0_VIG_0_PA_MODE_PA_MEM_PROT_HUE_EN_BMSK                      0x400000
#define HWIO_MMSS_MDP_VP_0_VIG_0_PA_MODE_PA_MEM_PROT_HUE_EN_SHFT                          0x16
#define HWIO_MMSS_MDP_VP_0_VIG_0_PA_MODE_PA_LUTV_FIRST_EN_BMSK                        0x200000
#define HWIO_MMSS_MDP_VP_0_VIG_0_PA_MODE_PA_LUTV_FIRST_EN_SHFT                            0x15
#define HWIO_MMSS_MDP_VP_0_VIG_0_PA_MODE_PA_EN_BMSK                                   0x100000
#define HWIO_MMSS_MDP_VP_0_VIG_0_PA_MODE_PA_EN_SHFT                                       0x14
#define HWIO_MMSS_MDP_VP_0_VIG_0_PA_MODE_PA_LUTV_EN_BMSK                               0x80000
#define HWIO_MMSS_MDP_VP_0_VIG_0_PA_MODE_PA_LUTV_EN_SHFT                                  0x13
#define HWIO_MMSS_MDP_VP_0_VIG_0_PA_MODE_PA_MEM_PROT_CONT_EN_BMSK                      0x40000
#define HWIO_MMSS_MDP_VP_0_VIG_0_PA_MODE_PA_MEM_PROT_CONT_EN_SHFT                         0x12
#define HWIO_MMSS_MDP_VP_0_VIG_0_PA_MODE_PA_MEM_PROT_SIX_EN_BMSK                       0x20000
#define HWIO_MMSS_MDP_VP_0_VIG_0_PA_MODE_PA_MEM_PROT_SIX_EN_SHFT                          0x11
#define HWIO_MMSS_MDP_VP_0_VIG_0_PA_MODE_HIST_EN_BMSK                                  0x10000
#define HWIO_MMSS_MDP_VP_0_VIG_0_PA_MODE_HIST_EN_SHFT                                     0x10
#define HWIO_MMSS_MDP_VP_0_VIG_0_PA_MODE_PA_MEM_COL_SKY_MASK_BMSK                         0x80
#define HWIO_MMSS_MDP_VP_0_VIG_0_PA_MODE_PA_MEM_COL_SKY_MASK_SHFT                          0x7
#define HWIO_MMSS_MDP_VP_0_VIG_0_PA_MODE_PA_MEM_COL_FOL_MASK_BMSK                         0x40
#define HWIO_MMSS_MDP_VP_0_VIG_0_PA_MODE_PA_MEM_COL_FOL_MASK_SHFT                          0x6
#define HWIO_MMSS_MDP_VP_0_VIG_0_PA_MODE_PA_MEM_COL_SKIN_MASK_BMSK                        0x20
#define HWIO_MMSS_MDP_VP_0_VIG_0_PA_MODE_PA_MEM_COL_SKIN_MASK_SHFT                         0x5
#define HWIO_MMSS_MDP_VP_0_VIG_0_PA_MODE_PA_MEM_PROTECT_BLEND_EN_BMSK                      0x8
#define HWIO_MMSS_MDP_VP_0_VIG_0_PA_MODE_PA_MEM_PROTECT_BLEND_EN_SHFT                      0x3
#define HWIO_MMSS_MDP_VP_0_VIG_0_PA_MODE_PA_SAT_ZERO_EXP_ENABLE_BMSK                       0x2
#define HWIO_MMSS_MDP_VP_0_VIG_0_PA_MODE_PA_SAT_ZERO_EXP_ENABLE_SHFT                       0x1

#define HWIO_MMSS_MDP_VP_0_VIG_0_HIST_COLLECT_CTL_ADDR                              (MMSS_MDP_VP_0_VIG_0_PA_HIST_REG_BASE      + 0x00000004)
#define HWIO_MMSS_MDP_VP_0_VIG_0_HIST_COLLECT_CTL_RMSK                                     0x1
#define HWIO_MMSS_MDP_VP_0_VIG_0_HIST_COLLECT_CTL_IN          \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_VIG_0_HIST_COLLECT_CTL_ADDR, HWIO_MMSS_MDP_VP_0_VIG_0_HIST_COLLECT_CTL_RMSK)
#define HWIO_MMSS_MDP_VP_0_VIG_0_HIST_COLLECT_CTL_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_VIG_0_HIST_COLLECT_CTL_ADDR, m)
#define HWIO_MMSS_MDP_VP_0_VIG_0_HIST_COLLECT_CTL_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_VP_0_VIG_0_HIST_COLLECT_CTL_ADDR,v)
#define HWIO_MMSS_MDP_VP_0_VIG_0_HIST_COLLECT_CTL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_VP_0_VIG_0_HIST_COLLECT_CTL_ADDR,m,v,HWIO_MMSS_MDP_VP_0_VIG_0_HIST_COLLECT_CTL_IN)
#define HWIO_MMSS_MDP_VP_0_VIG_0_HIST_COLLECT_CTL_LOCK_BMSK                                0x1
#define HWIO_MMSS_MDP_VP_0_VIG_0_HIST_COLLECT_CTL_LOCK_SHFT                                0x0

#define HWIO_MMSS_MDP_VP_0_VIG_0_HIST_MIN_MAX_ADDR                                  (MMSS_MDP_VP_0_VIG_0_PA_HIST_REG_BASE      + 0x00000008)
#define HWIO_MMSS_MDP_VP_0_VIG_0_HIST_MIN_MAX_RMSK                                    0xff00ff
#define HWIO_MMSS_MDP_VP_0_VIG_0_HIST_MIN_MAX_IN          \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_VIG_0_HIST_MIN_MAX_ADDR, HWIO_MMSS_MDP_VP_0_VIG_0_HIST_MIN_MAX_RMSK)
#define HWIO_MMSS_MDP_VP_0_VIG_0_HIST_MIN_MAX_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_VIG_0_HIST_MIN_MAX_ADDR, m)
#define HWIO_MMSS_MDP_VP_0_VIG_0_HIST_MIN_MAX_MAX_BMSK                                0xff0000
#define HWIO_MMSS_MDP_VP_0_VIG_0_HIST_MIN_MAX_MAX_SHFT                                    0x10
#define HWIO_MMSS_MDP_VP_0_VIG_0_HIST_MIN_MAX_MIN_BMSK                                    0xff
#define HWIO_MMSS_MDP_VP_0_VIG_0_HIST_MIN_MAX_MIN_SHFT                                     0x0

#define HWIO_MMSS_MDP_VP_0_VIG_0_HIST_FRAME_COLLECTED_ADDR                          (MMSS_MDP_VP_0_VIG_0_PA_HIST_REG_BASE      + 0x0000000c)
#define HWIO_MMSS_MDP_VP_0_VIG_0_HIST_FRAME_COLLECTED_RMSK                          0xffffffff
#define HWIO_MMSS_MDP_VP_0_VIG_0_HIST_FRAME_COLLECTED_IN          \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_VIG_0_HIST_FRAME_COLLECTED_ADDR, HWIO_MMSS_MDP_VP_0_VIG_0_HIST_FRAME_COLLECTED_RMSK)
#define HWIO_MMSS_MDP_VP_0_VIG_0_HIST_FRAME_COLLECTED_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_VIG_0_HIST_FRAME_COLLECTED_ADDR, m)
#define HWIO_MMSS_MDP_VP_0_VIG_0_HIST_FRAME_COLLECTED_FRAME_NUM_BMSK                0xffffffff
#define HWIO_MMSS_MDP_VP_0_VIG_0_HIST_FRAME_COLLECTED_FRAME_NUM_SHFT                       0x0

#define HWIO_MMSS_MDP_VP_0_VIG_0_HIST_SEL_ADDR                                      (MMSS_MDP_VP_0_VIG_0_PA_HIST_REG_BASE      + 0x00000010)
#define HWIO_MMSS_MDP_VP_0_VIG_0_HIST_SEL_RMSK                                            0x11
#define HWIO_MMSS_MDP_VP_0_VIG_0_HIST_SEL_IN          \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_VIG_0_HIST_SEL_ADDR, HWIO_MMSS_MDP_VP_0_VIG_0_HIST_SEL_RMSK)
#define HWIO_MMSS_MDP_VP_0_VIG_0_HIST_SEL_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_VIG_0_HIST_SEL_ADDR, m)
#define HWIO_MMSS_MDP_VP_0_VIG_0_HIST_SEL_HIST_SEL_BMSK                                   0x10
#define HWIO_MMSS_MDP_VP_0_VIG_0_HIST_SEL_HIST_SEL_SHFT                                    0x4
#define HWIO_MMSS_MDP_VP_0_VIG_0_HIST_SEL_PA_LUTV_SEL_BMSK                                 0x1
#define HWIO_MMSS_MDP_VP_0_VIG_0_HIST_SEL_PA_LUTV_SEL_SHFT                                 0x0

#define HWIO_MMSS_MDP_VP_0_VIG_0_HIST_SUM_ADDR                                      (MMSS_MDP_VP_0_VIG_0_PA_HIST_REG_BASE      + 0x00000014)
#define HWIO_MMSS_MDP_VP_0_VIG_0_HIST_SUM_RMSK                                      0xffffffff
#define HWIO_MMSS_MDP_VP_0_VIG_0_HIST_SUM_IN          \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_VIG_0_HIST_SUM_ADDR, HWIO_MMSS_MDP_VP_0_VIG_0_HIST_SUM_RMSK)
#define HWIO_MMSS_MDP_VP_0_VIG_0_HIST_SUM_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_VIG_0_HIST_SUM_ADDR, m)
#define HWIO_MMSS_MDP_VP_0_VIG_0_HIST_SUM_HIST_SUM_BMSK                             0xffffffff
#define HWIO_MMSS_MDP_VP_0_VIG_0_HIST_SUM_HIST_SUM_SHFT                                    0x0

#define HWIO_MMSS_MDP_VP_0_VIG_0_PA_LUTV_SWAP_ADDR                                  (MMSS_MDP_VP_0_VIG_0_PA_HIST_REG_BASE      + 0x00000018)
#define HWIO_MMSS_MDP_VP_0_VIG_0_PA_LUTV_SWAP_RMSK                                         0x1
#define HWIO_MMSS_MDP_VP_0_VIG_0_PA_LUTV_SWAP_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_VP_0_VIG_0_PA_LUTV_SWAP_ADDR,v)
#define HWIO_MMSS_MDP_VP_0_VIG_0_PA_LUTV_SWAP_SWAP_BMSK                                    0x1
#define HWIO_MMSS_MDP_VP_0_VIG_0_PA_LUTV_SWAP_SWAP_SHFT                                    0x0

#define HWIO_MMSS_MDP_VP_0_VIG_0_PA_HUE_ADJUST_ADDR                                 (MMSS_MDP_VP_0_VIG_0_PA_HIST_REG_BASE      + 0x0000001c)
#define HWIO_MMSS_MDP_VP_0_VIG_0_PA_HUE_ADJUST_RMSK                                      0xfff
#define HWIO_MMSS_MDP_VP_0_VIG_0_PA_HUE_ADJUST_IN          \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_VIG_0_PA_HUE_ADJUST_ADDR, HWIO_MMSS_MDP_VP_0_VIG_0_PA_HUE_ADJUST_RMSK)
#define HWIO_MMSS_MDP_VP_0_VIG_0_PA_HUE_ADJUST_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_VIG_0_PA_HUE_ADJUST_ADDR, m)
#define HWIO_MMSS_MDP_VP_0_VIG_0_PA_HUE_ADJUST_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_VP_0_VIG_0_PA_HUE_ADJUST_ADDR,v)
#define HWIO_MMSS_MDP_VP_0_VIG_0_PA_HUE_ADJUST_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_VP_0_VIG_0_PA_HUE_ADJUST_ADDR,m,v,HWIO_MMSS_MDP_VP_0_VIG_0_PA_HUE_ADJUST_IN)
#define HWIO_MMSS_MDP_VP_0_VIG_0_PA_HUE_ADJUST_VALUE_BMSK                                0xfff
#define HWIO_MMSS_MDP_VP_0_VIG_0_PA_HUE_ADJUST_VALUE_SHFT                                  0x0

#define HWIO_MMSS_MDP_VP_0_VIG_0_PA_SAT_ADJUST_ADDR                                 (MMSS_MDP_VP_0_VIG_0_PA_HIST_REG_BASE      + 0x00000020)
#define HWIO_MMSS_MDP_VP_0_VIG_0_PA_SAT_ADJUST_RMSK                                     0xffff
#define HWIO_MMSS_MDP_VP_0_VIG_0_PA_SAT_ADJUST_IN          \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_VIG_0_PA_SAT_ADJUST_ADDR, HWIO_MMSS_MDP_VP_0_VIG_0_PA_SAT_ADJUST_RMSK)
#define HWIO_MMSS_MDP_VP_0_VIG_0_PA_SAT_ADJUST_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_VIG_0_PA_SAT_ADJUST_ADDR, m)
#define HWIO_MMSS_MDP_VP_0_VIG_0_PA_SAT_ADJUST_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_VP_0_VIG_0_PA_SAT_ADJUST_ADDR,v)
#define HWIO_MMSS_MDP_VP_0_VIG_0_PA_SAT_ADJUST_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_VP_0_VIG_0_PA_SAT_ADJUST_ADDR,m,v,HWIO_MMSS_MDP_VP_0_VIG_0_PA_SAT_ADJUST_IN)
#define HWIO_MMSS_MDP_VP_0_VIG_0_PA_SAT_ADJUST_THRSHLD_BMSK                             0xff00
#define HWIO_MMSS_MDP_VP_0_VIG_0_PA_SAT_ADJUST_THRSHLD_SHFT                                0x8
#define HWIO_MMSS_MDP_VP_0_VIG_0_PA_SAT_ADJUST_VALUE_BMSK                                 0xff
#define HWIO_MMSS_MDP_VP_0_VIG_0_PA_SAT_ADJUST_VALUE_SHFT                                  0x0

#define HWIO_MMSS_MDP_VP_0_VIG_0_PA_VAL_ADJUST_ADDR                                 (MMSS_MDP_VP_0_VIG_0_PA_HIST_REG_BASE      + 0x00000024)
#define HWIO_MMSS_MDP_VP_0_VIG_0_PA_VAL_ADJUST_RMSK                                       0xff
#define HWIO_MMSS_MDP_VP_0_VIG_0_PA_VAL_ADJUST_IN          \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_VIG_0_PA_VAL_ADJUST_ADDR, HWIO_MMSS_MDP_VP_0_VIG_0_PA_VAL_ADJUST_RMSK)
#define HWIO_MMSS_MDP_VP_0_VIG_0_PA_VAL_ADJUST_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_VIG_0_PA_VAL_ADJUST_ADDR, m)
#define HWIO_MMSS_MDP_VP_0_VIG_0_PA_VAL_ADJUST_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_VP_0_VIG_0_PA_VAL_ADJUST_ADDR,v)
#define HWIO_MMSS_MDP_VP_0_VIG_0_PA_VAL_ADJUST_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_VP_0_VIG_0_PA_VAL_ADJUST_ADDR,m,v,HWIO_MMSS_MDP_VP_0_VIG_0_PA_VAL_ADJUST_IN)
#define HWIO_MMSS_MDP_VP_0_VIG_0_PA_VAL_ADJUST_VALUE_BMSK                                 0xff
#define HWIO_MMSS_MDP_VP_0_VIG_0_PA_VAL_ADJUST_VALUE_SHFT                                  0x0

#define HWIO_MMSS_MDP_VP_0_VIG_0_PA_CONT_ADJUST_ADDR                                (MMSS_MDP_VP_0_VIG_0_PA_HIST_REG_BASE      + 0x00000028)
#define HWIO_MMSS_MDP_VP_0_VIG_0_PA_CONT_ADJUST_RMSK                                      0xff
#define HWIO_MMSS_MDP_VP_0_VIG_0_PA_CONT_ADJUST_IN          \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_VIG_0_PA_CONT_ADJUST_ADDR, HWIO_MMSS_MDP_VP_0_VIG_0_PA_CONT_ADJUST_RMSK)
#define HWIO_MMSS_MDP_VP_0_VIG_0_PA_CONT_ADJUST_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_VIG_0_PA_CONT_ADJUST_ADDR, m)
#define HWIO_MMSS_MDP_VP_0_VIG_0_PA_CONT_ADJUST_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_VP_0_VIG_0_PA_CONT_ADJUST_ADDR,v)
#define HWIO_MMSS_MDP_VP_0_VIG_0_PA_CONT_ADJUST_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_VP_0_VIG_0_PA_CONT_ADJUST_ADDR,m,v,HWIO_MMSS_MDP_VP_0_VIG_0_PA_CONT_ADJUST_IN)
#define HWIO_MMSS_MDP_VP_0_VIG_0_PA_CONT_ADJUST_VALUE_BMSK                                0xff
#define HWIO_MMSS_MDP_VP_0_VIG_0_PA_CONT_ADJUST_VALUE_SHFT                                 0x0

#define HWIO_MMSS_MDP_VP_0_VIG_0_PA_DITHER_CTRL_ADDR                                (MMSS_MDP_VP_0_VIG_0_PA_HIST_REG_BASE      + 0x0000002c)
#define HWIO_MMSS_MDP_VP_0_VIG_0_PA_DITHER_CTRL_RMSK                                      0xf3
#define HWIO_MMSS_MDP_VP_0_VIG_0_PA_DITHER_CTRL_IN          \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_VIG_0_PA_DITHER_CTRL_ADDR, HWIO_MMSS_MDP_VP_0_VIG_0_PA_DITHER_CTRL_RMSK)
#define HWIO_MMSS_MDP_VP_0_VIG_0_PA_DITHER_CTRL_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_VIG_0_PA_DITHER_CTRL_ADDR, m)
#define HWIO_MMSS_MDP_VP_0_VIG_0_PA_DITHER_CTRL_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_VP_0_VIG_0_PA_DITHER_CTRL_ADDR,v)
#define HWIO_MMSS_MDP_VP_0_VIG_0_PA_DITHER_CTRL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_VP_0_VIG_0_PA_DITHER_CTRL_ADDR,m,v,HWIO_MMSS_MDP_VP_0_VIG_0_PA_DITHER_CTRL_IN)
#define HWIO_MMSS_MDP_VP_0_VIG_0_PA_DITHER_CTRL_STRENGTH_BMSK                             0xf0
#define HWIO_MMSS_MDP_VP_0_VIG_0_PA_DITHER_CTRL_STRENGTH_SHFT                              0x4
#define HWIO_MMSS_MDP_VP_0_VIG_0_PA_DITHER_CTRL_OFFSET_EN_BMSK                             0x2
#define HWIO_MMSS_MDP_VP_0_VIG_0_PA_DITHER_CTRL_OFFSET_EN_SHFT                             0x1
#define HWIO_MMSS_MDP_VP_0_VIG_0_PA_DITHER_CTRL_ENABLE_BMSK                                0x1
#define HWIO_MMSS_MDP_VP_0_VIG_0_PA_DITHER_CTRL_ENABLE_SHFT                                0x0

#define HWIO_MMSS_MDP_VP_0_VIG_0_PA_DITHER_MATRIX_ROW0_ADDR                         (MMSS_MDP_VP_0_VIG_0_PA_HIST_REG_BASE      + 0x00000030)
#define HWIO_MMSS_MDP_VP_0_VIG_0_PA_DITHER_MATRIX_ROW0_RMSK                             0xffff
#define HWIO_MMSS_MDP_VP_0_VIG_0_PA_DITHER_MATRIX_ROW0_IN          \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_VIG_0_PA_DITHER_MATRIX_ROW0_ADDR, HWIO_MMSS_MDP_VP_0_VIG_0_PA_DITHER_MATRIX_ROW0_RMSK)
#define HWIO_MMSS_MDP_VP_0_VIG_0_PA_DITHER_MATRIX_ROW0_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_VIG_0_PA_DITHER_MATRIX_ROW0_ADDR, m)
#define HWIO_MMSS_MDP_VP_0_VIG_0_PA_DITHER_MATRIX_ROW0_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_VP_0_VIG_0_PA_DITHER_MATRIX_ROW0_ADDR,v)
#define HWIO_MMSS_MDP_VP_0_VIG_0_PA_DITHER_MATRIX_ROW0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_VP_0_VIG_0_PA_DITHER_MATRIX_ROW0_ADDR,m,v,HWIO_MMSS_MDP_VP_0_VIG_0_PA_DITHER_MATRIX_ROW0_IN)
#define HWIO_MMSS_MDP_VP_0_VIG_0_PA_DITHER_MATRIX_ROW0_ENTRY_3_BMSK                     0xf000
#define HWIO_MMSS_MDP_VP_0_VIG_0_PA_DITHER_MATRIX_ROW0_ENTRY_3_SHFT                        0xc
#define HWIO_MMSS_MDP_VP_0_VIG_0_PA_DITHER_MATRIX_ROW0_ENTRY_2_BMSK                      0xf00
#define HWIO_MMSS_MDP_VP_0_VIG_0_PA_DITHER_MATRIX_ROW0_ENTRY_2_SHFT                        0x8
#define HWIO_MMSS_MDP_VP_0_VIG_0_PA_DITHER_MATRIX_ROW0_ENTRY_1_BMSK                       0xf0
#define HWIO_MMSS_MDP_VP_0_VIG_0_PA_DITHER_MATRIX_ROW0_ENTRY_1_SHFT                        0x4
#define HWIO_MMSS_MDP_VP_0_VIG_0_PA_DITHER_MATRIX_ROW0_ENTRY_0_BMSK                        0xf
#define HWIO_MMSS_MDP_VP_0_VIG_0_PA_DITHER_MATRIX_ROW0_ENTRY_0_SHFT                        0x0

#define HWIO_MMSS_MDP_VP_0_VIG_0_PA_DITHER_MATRIX_ROW1_ADDR                         (MMSS_MDP_VP_0_VIG_0_PA_HIST_REG_BASE      + 0x00000034)
#define HWIO_MMSS_MDP_VP_0_VIG_0_PA_DITHER_MATRIX_ROW1_RMSK                             0xffff
#define HWIO_MMSS_MDP_VP_0_VIG_0_PA_DITHER_MATRIX_ROW1_IN          \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_VIG_0_PA_DITHER_MATRIX_ROW1_ADDR, HWIO_MMSS_MDP_VP_0_VIG_0_PA_DITHER_MATRIX_ROW1_RMSK)
#define HWIO_MMSS_MDP_VP_0_VIG_0_PA_DITHER_MATRIX_ROW1_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_VIG_0_PA_DITHER_MATRIX_ROW1_ADDR, m)
#define HWIO_MMSS_MDP_VP_0_VIG_0_PA_DITHER_MATRIX_ROW1_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_VP_0_VIG_0_PA_DITHER_MATRIX_ROW1_ADDR,v)
#define HWIO_MMSS_MDP_VP_0_VIG_0_PA_DITHER_MATRIX_ROW1_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_VP_0_VIG_0_PA_DITHER_MATRIX_ROW1_ADDR,m,v,HWIO_MMSS_MDP_VP_0_VIG_0_PA_DITHER_MATRIX_ROW1_IN)
#define HWIO_MMSS_MDP_VP_0_VIG_0_PA_DITHER_MATRIX_ROW1_ENTRY_7_BMSK                     0xf000
#define HWIO_MMSS_MDP_VP_0_VIG_0_PA_DITHER_MATRIX_ROW1_ENTRY_7_SHFT                        0xc
#define HWIO_MMSS_MDP_VP_0_VIG_0_PA_DITHER_MATRIX_ROW1_ENTRY_6_BMSK                      0xf00
#define HWIO_MMSS_MDP_VP_0_VIG_0_PA_DITHER_MATRIX_ROW1_ENTRY_6_SHFT                        0x8
#define HWIO_MMSS_MDP_VP_0_VIG_0_PA_DITHER_MATRIX_ROW1_ENTRY_5_BMSK                       0xf0
#define HWIO_MMSS_MDP_VP_0_VIG_0_PA_DITHER_MATRIX_ROW1_ENTRY_5_SHFT                        0x4
#define HWIO_MMSS_MDP_VP_0_VIG_0_PA_DITHER_MATRIX_ROW1_ENTRY_4_BMSK                        0xf
#define HWIO_MMSS_MDP_VP_0_VIG_0_PA_DITHER_MATRIX_ROW1_ENTRY_4_SHFT                        0x0

#define HWIO_MMSS_MDP_VP_0_VIG_0_PA_DITHER_MATRIX_ROW2_ADDR                         (MMSS_MDP_VP_0_VIG_0_PA_HIST_REG_BASE      + 0x00000038)
#define HWIO_MMSS_MDP_VP_0_VIG_0_PA_DITHER_MATRIX_ROW2_RMSK                             0xffff
#define HWIO_MMSS_MDP_VP_0_VIG_0_PA_DITHER_MATRIX_ROW2_IN          \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_VIG_0_PA_DITHER_MATRIX_ROW2_ADDR, HWIO_MMSS_MDP_VP_0_VIG_0_PA_DITHER_MATRIX_ROW2_RMSK)
#define HWIO_MMSS_MDP_VP_0_VIG_0_PA_DITHER_MATRIX_ROW2_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_VIG_0_PA_DITHER_MATRIX_ROW2_ADDR, m)
#define HWIO_MMSS_MDP_VP_0_VIG_0_PA_DITHER_MATRIX_ROW2_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_VP_0_VIG_0_PA_DITHER_MATRIX_ROW2_ADDR,v)
#define HWIO_MMSS_MDP_VP_0_VIG_0_PA_DITHER_MATRIX_ROW2_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_VP_0_VIG_0_PA_DITHER_MATRIX_ROW2_ADDR,m,v,HWIO_MMSS_MDP_VP_0_VIG_0_PA_DITHER_MATRIX_ROW2_IN)
#define HWIO_MMSS_MDP_VP_0_VIG_0_PA_DITHER_MATRIX_ROW2_ENTRY_11_BMSK                    0xf000
#define HWIO_MMSS_MDP_VP_0_VIG_0_PA_DITHER_MATRIX_ROW2_ENTRY_11_SHFT                       0xc
#define HWIO_MMSS_MDP_VP_0_VIG_0_PA_DITHER_MATRIX_ROW2_ENTRY_10_BMSK                     0xf00
#define HWIO_MMSS_MDP_VP_0_VIG_0_PA_DITHER_MATRIX_ROW2_ENTRY_10_SHFT                       0x8
#define HWIO_MMSS_MDP_VP_0_VIG_0_PA_DITHER_MATRIX_ROW2_ENTRY_9_BMSK                       0xf0
#define HWIO_MMSS_MDP_VP_0_VIG_0_PA_DITHER_MATRIX_ROW2_ENTRY_9_SHFT                        0x4
#define HWIO_MMSS_MDP_VP_0_VIG_0_PA_DITHER_MATRIX_ROW2_ENTRY_8_BMSK                        0xf
#define HWIO_MMSS_MDP_VP_0_VIG_0_PA_DITHER_MATRIX_ROW2_ENTRY_8_SHFT                        0x0

#define HWIO_MMSS_MDP_VP_0_VIG_0_PA_DITHER_MATRIX_ROW3_ADDR                         (MMSS_MDP_VP_0_VIG_0_PA_HIST_REG_BASE      + 0x0000003c)
#define HWIO_MMSS_MDP_VP_0_VIG_0_PA_DITHER_MATRIX_ROW3_RMSK                             0xffff
#define HWIO_MMSS_MDP_VP_0_VIG_0_PA_DITHER_MATRIX_ROW3_IN          \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_VIG_0_PA_DITHER_MATRIX_ROW3_ADDR, HWIO_MMSS_MDP_VP_0_VIG_0_PA_DITHER_MATRIX_ROW3_RMSK)
#define HWIO_MMSS_MDP_VP_0_VIG_0_PA_DITHER_MATRIX_ROW3_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_VIG_0_PA_DITHER_MATRIX_ROW3_ADDR, m)
#define HWIO_MMSS_MDP_VP_0_VIG_0_PA_DITHER_MATRIX_ROW3_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_VP_0_VIG_0_PA_DITHER_MATRIX_ROW3_ADDR,v)
#define HWIO_MMSS_MDP_VP_0_VIG_0_PA_DITHER_MATRIX_ROW3_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_VP_0_VIG_0_PA_DITHER_MATRIX_ROW3_ADDR,m,v,HWIO_MMSS_MDP_VP_0_VIG_0_PA_DITHER_MATRIX_ROW3_IN)
#define HWIO_MMSS_MDP_VP_0_VIG_0_PA_DITHER_MATRIX_ROW3_ENTRY_15_BMSK                    0xf000
#define HWIO_MMSS_MDP_VP_0_VIG_0_PA_DITHER_MATRIX_ROW3_ENTRY_15_SHFT                       0xc
#define HWIO_MMSS_MDP_VP_0_VIG_0_PA_DITHER_MATRIX_ROW3_ENTRY_14_BMSK                     0xf00
#define HWIO_MMSS_MDP_VP_0_VIG_0_PA_DITHER_MATRIX_ROW3_ENTRY_14_SHFT                       0x8
#define HWIO_MMSS_MDP_VP_0_VIG_0_PA_DITHER_MATRIX_ROW3_ENTRY_13_BMSK                      0xf0
#define HWIO_MMSS_MDP_VP_0_VIG_0_PA_DITHER_MATRIX_ROW3_ENTRY_13_SHFT                       0x4
#define HWIO_MMSS_MDP_VP_0_VIG_0_PA_DITHER_MATRIX_ROW3_ENTRY_12_BMSK                       0xf
#define HWIO_MMSS_MDP_VP_0_VIG_0_PA_DITHER_MATRIX_ROW3_ENTRY_12_SHFT                       0x0

#define HWIO_MMSS_MDP_VP_0_VIG_0_PA_PWL_HOLD_ADDR                                   (MMSS_MDP_VP_0_VIG_0_PA_HIST_REG_BASE      + 0x00000040)
#define HWIO_MMSS_MDP_VP_0_VIG_0_PA_PWL_HOLD_RMSK                                       0xffff
#define HWIO_MMSS_MDP_VP_0_VIG_0_PA_PWL_HOLD_IN          \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_VIG_0_PA_PWL_HOLD_ADDR, HWIO_MMSS_MDP_VP_0_VIG_0_PA_PWL_HOLD_RMSK)
#define HWIO_MMSS_MDP_VP_0_VIG_0_PA_PWL_HOLD_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_VIG_0_PA_PWL_HOLD_ADDR, m)
#define HWIO_MMSS_MDP_VP_0_VIG_0_PA_PWL_HOLD_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_VP_0_VIG_0_PA_PWL_HOLD_ADDR,v)
#define HWIO_MMSS_MDP_VP_0_VIG_0_PA_PWL_HOLD_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_VP_0_VIG_0_PA_PWL_HOLD_ADDR,m,v,HWIO_MMSS_MDP_VP_0_VIG_0_PA_PWL_HOLD_IN)
#define HWIO_MMSS_MDP_VP_0_VIG_0_PA_PWL_HOLD_SIX_VHOLD_BMSK                             0xc000
#define HWIO_MMSS_MDP_VP_0_VIG_0_PA_PWL_HOLD_SIX_VHOLD_SHFT                                0xe
#define HWIO_MMSS_MDP_VP_0_VIG_0_PA_PWL_HOLD_SIX_SHOLD_BMSK                             0x3000
#define HWIO_MMSS_MDP_VP_0_VIG_0_PA_PWL_HOLD_SIX_SHOLD_SHFT                                0xc
#define HWIO_MMSS_MDP_VP_0_VIG_0_PA_PWL_HOLD_FLG_VHOLD_BMSK                              0xc00
#define HWIO_MMSS_MDP_VP_0_VIG_0_PA_PWL_HOLD_FLG_VHOLD_SHFT                                0xa
#define HWIO_MMSS_MDP_VP_0_VIG_0_PA_PWL_HOLD_FLG_SHOLD_BMSK                              0x300
#define HWIO_MMSS_MDP_VP_0_VIG_0_PA_PWL_HOLD_FLG_SHOLD_SHFT                                0x8
#define HWIO_MMSS_MDP_VP_0_VIG_0_PA_PWL_HOLD_SKY_VHOLD_BMSK                               0xc0
#define HWIO_MMSS_MDP_VP_0_VIG_0_PA_PWL_HOLD_SKY_VHOLD_SHFT                                0x6
#define HWIO_MMSS_MDP_VP_0_VIG_0_PA_PWL_HOLD_SKY_SHOLD_BMSK                               0x30
#define HWIO_MMSS_MDP_VP_0_VIG_0_PA_PWL_HOLD_SKY_SHOLD_SHFT                                0x4
#define HWIO_MMSS_MDP_VP_0_VIG_0_PA_PWL_HOLD_SKIN_VHOLD_BMSK                               0xc
#define HWIO_MMSS_MDP_VP_0_VIG_0_PA_PWL_HOLD_SKIN_VHOLD_SHFT                               0x2
#define HWIO_MMSS_MDP_VP_0_VIG_0_PA_PWL_HOLD_SKIN_SHOLD_BMSK                               0x3
#define HWIO_MMSS_MDP_VP_0_VIG_0_PA_PWL_HOLD_SKIN_SHOLD_SHFT                               0x0

#define HWIO_MMSS_MDP_VP_0_VIG_0_CLK_CTRL_ADDR                                      (MMSS_MDP_VP_0_VIG_0_PA_HIST_REG_BASE      + 0x00000044)
#define HWIO_MMSS_MDP_VP_0_VIG_0_CLK_CTRL_RMSK                                            0xdf
#define HWIO_MMSS_MDP_VP_0_VIG_0_CLK_CTRL_IN          \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_VIG_0_CLK_CTRL_ADDR, HWIO_MMSS_MDP_VP_0_VIG_0_CLK_CTRL_RMSK)
#define HWIO_MMSS_MDP_VP_0_VIG_0_CLK_CTRL_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_VIG_0_CLK_CTRL_ADDR, m)
#define HWIO_MMSS_MDP_VP_0_VIG_0_CLK_CTRL_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_VP_0_VIG_0_CLK_CTRL_ADDR,v)
#define HWIO_MMSS_MDP_VP_0_VIG_0_CLK_CTRL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_VP_0_VIG_0_CLK_CTRL_ADDR,m,v,HWIO_MMSS_MDP_VP_0_VIG_0_CLK_CTRL_IN)
#define HWIO_MMSS_MDP_VP_0_VIG_0_CLK_CTRL_REG_CLK_HYSTERESIS_CTRL_BMSK                    0xc0
#define HWIO_MMSS_MDP_VP_0_VIG_0_CLK_CTRL_REG_CLK_HYSTERESIS_CTRL_SHFT                     0x6
#define HWIO_MMSS_MDP_VP_0_VIG_0_CLK_CTRL_REG_CLK_FORCE_ON_BMSK                           0x10
#define HWIO_MMSS_MDP_VP_0_VIG_0_CLK_CTRL_REG_CLK_FORCE_ON_SHFT                            0x4
#define HWIO_MMSS_MDP_VP_0_VIG_0_CLK_CTRL_CLK_HYSTERESIS_CTRL_BMSK                         0xc
#define HWIO_MMSS_MDP_VP_0_VIG_0_CLK_CTRL_CLK_HYSTERESIS_CTRL_SHFT                         0x2
#define HWIO_MMSS_MDP_VP_0_VIG_0_CLK_CTRL_CLK_FORCE_OFF_BMSK                               0x2
#define HWIO_MMSS_MDP_VP_0_VIG_0_CLK_CTRL_CLK_FORCE_OFF_SHFT                               0x1
#define HWIO_MMSS_MDP_VP_0_VIG_0_CLK_CTRL_CLK_FORCE_ON_BMSK                                0x1
#define HWIO_MMSS_MDP_VP_0_VIG_0_CLK_CTRL_CLK_FORCE_ON_SHFT                                0x0

#define HWIO_MMSS_MDP_VP_0_VIG_0_CLK_STATUS_ADDR                                    (MMSS_MDP_VP_0_VIG_0_PA_HIST_REG_BASE      + 0x00000048)
#define HWIO_MMSS_MDP_VP_0_VIG_0_CLK_STATUS_RMSK                                          0x1f
#define HWIO_MMSS_MDP_VP_0_VIG_0_CLK_STATUS_IN          \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_VIG_0_CLK_STATUS_ADDR, HWIO_MMSS_MDP_VP_0_VIG_0_CLK_STATUS_RMSK)
#define HWIO_MMSS_MDP_VP_0_VIG_0_CLK_STATUS_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_VIG_0_CLK_STATUS_ADDR, m)
#define HWIO_MMSS_MDP_VP_0_VIG_0_CLK_STATUS_REG_GATED_CLK_ACTIVE_BMSK                     0x10
#define HWIO_MMSS_MDP_VP_0_VIG_0_CLK_STATUS_REG_GATED_CLK_ACTIVE_SHFT                      0x4
#define HWIO_MMSS_MDP_VP_0_VIG_0_CLK_STATUS_HIST_GATED_CLK_ACTIVE_BMSK                     0x8
#define HWIO_MMSS_MDP_VP_0_VIG_0_CLK_STATUS_HIST_GATED_CLK_ACTIVE_SHFT                     0x3
#define HWIO_MMSS_MDP_VP_0_VIG_0_CLK_STATUS_PA_SZONE_GATED_CLK_ACTIVE_BMSK                 0x4
#define HWIO_MMSS_MDP_VP_0_VIG_0_CLK_STATUS_PA_SZONE_GATED_CLK_ACTIVE_SHFT                 0x2
#define HWIO_MMSS_MDP_VP_0_VIG_0_CLK_STATUS_PA_LUTV_GATED_CLK_ACTIVE_BMSK                  0x2
#define HWIO_MMSS_MDP_VP_0_VIG_0_CLK_STATUS_PA_LUTV_GATED_CLK_ACTIVE_SHFT                  0x1
#define HWIO_MMSS_MDP_VP_0_VIG_0_CLK_STATUS_GATED_CLK_ACTIVE_BMSK                          0x1
#define HWIO_MMSS_MDP_VP_0_VIG_0_CLK_STATUS_GATED_CLK_ACTIVE_SHFT                          0x0

/*----------------------------------------------------------------------------
 * MODULE: MMSS_MDP_VP_0_VIG_0_PA_MEMCOL
 *--------------------------------------------------------------------------*/

#define HWIO_MMSS_MDP_VP_0_VIG_0_SKIN_ADJUST_PWL0_ADDR                      (MMSS_MDP_VP_0_VIG_0_PA_MEMCOL_REG_BASE      + 0x00000000)
#define HWIO_MMSS_MDP_VP_0_VIG_0_SKIN_ADJUST_PWL0_RMSK                      0xffff07ff
#define HWIO_MMSS_MDP_VP_0_VIG_0_SKIN_ADJUST_PWL0_IN          \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_VIG_0_SKIN_ADJUST_PWL0_ADDR, HWIO_MMSS_MDP_VP_0_VIG_0_SKIN_ADJUST_PWL0_RMSK)
#define HWIO_MMSS_MDP_VP_0_VIG_0_SKIN_ADJUST_PWL0_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_VIG_0_SKIN_ADJUST_PWL0_ADDR, m)
#define HWIO_MMSS_MDP_VP_0_VIG_0_SKIN_ADJUST_PWL0_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_VP_0_VIG_0_SKIN_ADJUST_PWL0_ADDR,v)
#define HWIO_MMSS_MDP_VP_0_VIG_0_SKIN_ADJUST_PWL0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_VP_0_VIG_0_SKIN_ADJUST_PWL0_ADDR,m,v,HWIO_MMSS_MDP_VP_0_VIG_0_SKIN_ADJUST_PWL0_IN)
#define HWIO_MMSS_MDP_VP_0_VIG_0_SKIN_ADJUST_PWL0_HUE_GAIN_BMSK             0xffff0000
#define HWIO_MMSS_MDP_VP_0_VIG_0_SKIN_ADJUST_PWL0_HUE_GAIN_SHFT                   0x10
#define HWIO_MMSS_MDP_VP_0_VIG_0_SKIN_ADJUST_PWL0_HUE_MID_BMSK                   0x7ff
#define HWIO_MMSS_MDP_VP_0_VIG_0_SKIN_ADJUST_PWL0_HUE_MID_SHFT                     0x0

#define HWIO_MMSS_MDP_VP_0_VIG_0_SKIN_ADJUST_PWL1_ADDR                      (MMSS_MDP_VP_0_VIG_0_PA_MEMCOL_REG_BASE      + 0x00000004)
#define HWIO_MMSS_MDP_VP_0_VIG_0_SKIN_ADJUST_PWL1_RMSK                      0xffffffff
#define HWIO_MMSS_MDP_VP_0_VIG_0_SKIN_ADJUST_PWL1_IN          \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_VIG_0_SKIN_ADJUST_PWL1_ADDR, HWIO_MMSS_MDP_VP_0_VIG_0_SKIN_ADJUST_PWL1_RMSK)
#define HWIO_MMSS_MDP_VP_0_VIG_0_SKIN_ADJUST_PWL1_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_VIG_0_SKIN_ADJUST_PWL1_ADDR, m)
#define HWIO_MMSS_MDP_VP_0_VIG_0_SKIN_ADJUST_PWL1_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_VP_0_VIG_0_SKIN_ADJUST_PWL1_ADDR,v)
#define HWIO_MMSS_MDP_VP_0_VIG_0_SKIN_ADJUST_PWL1_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_VP_0_VIG_0_SKIN_ADJUST_PWL1_ADDR,m,v,HWIO_MMSS_MDP_VP_0_VIG_0_SKIN_ADJUST_PWL1_IN)
#define HWIO_MMSS_MDP_VP_0_VIG_0_SKIN_ADJUST_PWL1_VAL_GAIN_BMSK             0xffff0000
#define HWIO_MMSS_MDP_VP_0_VIG_0_SKIN_ADJUST_PWL1_VAL_GAIN_SHFT                   0x10
#define HWIO_MMSS_MDP_VP_0_VIG_0_SKIN_ADJUST_PWL1_SAT_GAIN_BMSK                 0xffff
#define HWIO_MMSS_MDP_VP_0_VIG_0_SKIN_ADJUST_PWL1_SAT_GAIN_SHFT                    0x0

#define HWIO_MMSS_MDP_VP_0_VIG_0_SKIN_REGION_HUE_ADDR                       (MMSS_MDP_VP_0_VIG_0_PA_MEMCOL_REG_BASE      + 0x00000008)
#define HWIO_MMSS_MDP_VP_0_VIG_0_SKIN_REGION_HUE_RMSK                        0x7ff07ff
#define HWIO_MMSS_MDP_VP_0_VIG_0_SKIN_REGION_HUE_IN          \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_VIG_0_SKIN_REGION_HUE_ADDR, HWIO_MMSS_MDP_VP_0_VIG_0_SKIN_REGION_HUE_RMSK)
#define HWIO_MMSS_MDP_VP_0_VIG_0_SKIN_REGION_HUE_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_VIG_0_SKIN_REGION_HUE_ADDR, m)
#define HWIO_MMSS_MDP_VP_0_VIG_0_SKIN_REGION_HUE_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_VP_0_VIG_0_SKIN_REGION_HUE_ADDR,v)
#define HWIO_MMSS_MDP_VP_0_VIG_0_SKIN_REGION_HUE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_VP_0_VIG_0_SKIN_REGION_HUE_ADDR,m,v,HWIO_MMSS_MDP_VP_0_VIG_0_SKIN_REGION_HUE_IN)
#define HWIO_MMSS_MDP_VP_0_VIG_0_SKIN_REGION_HUE_MAX_BMSK                    0x7ff0000
#define HWIO_MMSS_MDP_VP_0_VIG_0_SKIN_REGION_HUE_MAX_SHFT                         0x10
#define HWIO_MMSS_MDP_VP_0_VIG_0_SKIN_REGION_HUE_MIN_BMSK                        0x7ff
#define HWIO_MMSS_MDP_VP_0_VIG_0_SKIN_REGION_HUE_MIN_SHFT                          0x0

#define HWIO_MMSS_MDP_VP_0_VIG_0_SKIN_REGION_SAT_ADDR                       (MMSS_MDP_VP_0_VIG_0_PA_MEMCOL_REG_BASE      + 0x0000000c)
#define HWIO_MMSS_MDP_VP_0_VIG_0_SKIN_REGION_SAT_RMSK                         0xffffff
#define HWIO_MMSS_MDP_VP_0_VIG_0_SKIN_REGION_SAT_IN          \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_VIG_0_SKIN_REGION_SAT_ADDR, HWIO_MMSS_MDP_VP_0_VIG_0_SKIN_REGION_SAT_RMSK)
#define HWIO_MMSS_MDP_VP_0_VIG_0_SKIN_REGION_SAT_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_VIG_0_SKIN_REGION_SAT_ADDR, m)
#define HWIO_MMSS_MDP_VP_0_VIG_0_SKIN_REGION_SAT_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_VP_0_VIG_0_SKIN_REGION_SAT_ADDR,v)
#define HWIO_MMSS_MDP_VP_0_VIG_0_SKIN_REGION_SAT_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_VP_0_VIG_0_SKIN_REGION_SAT_ADDR,m,v,HWIO_MMSS_MDP_VP_0_VIG_0_SKIN_REGION_SAT_IN)
#define HWIO_MMSS_MDP_VP_0_VIG_0_SKIN_REGION_SAT_MID_BMSK                     0xff0000
#define HWIO_MMSS_MDP_VP_0_VIG_0_SKIN_REGION_SAT_MID_SHFT                         0x10
#define HWIO_MMSS_MDP_VP_0_VIG_0_SKIN_REGION_SAT_MAX_BMSK                       0xff00
#define HWIO_MMSS_MDP_VP_0_VIG_0_SKIN_REGION_SAT_MAX_SHFT                          0x8
#define HWIO_MMSS_MDP_VP_0_VIG_0_SKIN_REGION_SAT_MIN_BMSK                         0xff
#define HWIO_MMSS_MDP_VP_0_VIG_0_SKIN_REGION_SAT_MIN_SHFT                          0x0

#define HWIO_MMSS_MDP_VP_0_VIG_0_SKIN_REGION_VAL_ADDR                       (MMSS_MDP_VP_0_VIG_0_PA_MEMCOL_REG_BASE      + 0x00000010)
#define HWIO_MMSS_MDP_VP_0_VIG_0_SKIN_REGION_VAL_RMSK                         0xffffff
#define HWIO_MMSS_MDP_VP_0_VIG_0_SKIN_REGION_VAL_IN          \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_VIG_0_SKIN_REGION_VAL_ADDR, HWIO_MMSS_MDP_VP_0_VIG_0_SKIN_REGION_VAL_RMSK)
#define HWIO_MMSS_MDP_VP_0_VIG_0_SKIN_REGION_VAL_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_VIG_0_SKIN_REGION_VAL_ADDR, m)
#define HWIO_MMSS_MDP_VP_0_VIG_0_SKIN_REGION_VAL_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_VP_0_VIG_0_SKIN_REGION_VAL_ADDR,v)
#define HWIO_MMSS_MDP_VP_0_VIG_0_SKIN_REGION_VAL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_VP_0_VIG_0_SKIN_REGION_VAL_ADDR,m,v,HWIO_MMSS_MDP_VP_0_VIG_0_SKIN_REGION_VAL_IN)
#define HWIO_MMSS_MDP_VP_0_VIG_0_SKIN_REGION_VAL_MID_BMSK                     0xff0000
#define HWIO_MMSS_MDP_VP_0_VIG_0_SKIN_REGION_VAL_MID_SHFT                         0x10
#define HWIO_MMSS_MDP_VP_0_VIG_0_SKIN_REGION_VAL_MAX_BMSK                       0xff00
#define HWIO_MMSS_MDP_VP_0_VIG_0_SKIN_REGION_VAL_MAX_SHFT                          0x8
#define HWIO_MMSS_MDP_VP_0_VIG_0_SKIN_REGION_VAL_MIN_BMSK                         0xff
#define HWIO_MMSS_MDP_VP_0_VIG_0_SKIN_REGION_VAL_MIN_SHFT                          0x0

#define HWIO_MMSS_MDP_VP_0_VIG_0_SKY_ADJUST_PWL0_ADDR                       (MMSS_MDP_VP_0_VIG_0_PA_MEMCOL_REG_BASE      + 0x00000014)
#define HWIO_MMSS_MDP_VP_0_VIG_0_SKY_ADJUST_PWL0_RMSK                       0xffff07ff
#define HWIO_MMSS_MDP_VP_0_VIG_0_SKY_ADJUST_PWL0_IN          \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_VIG_0_SKY_ADJUST_PWL0_ADDR, HWIO_MMSS_MDP_VP_0_VIG_0_SKY_ADJUST_PWL0_RMSK)
#define HWIO_MMSS_MDP_VP_0_VIG_0_SKY_ADJUST_PWL0_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_VIG_0_SKY_ADJUST_PWL0_ADDR, m)
#define HWIO_MMSS_MDP_VP_0_VIG_0_SKY_ADJUST_PWL0_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_VP_0_VIG_0_SKY_ADJUST_PWL0_ADDR,v)
#define HWIO_MMSS_MDP_VP_0_VIG_0_SKY_ADJUST_PWL0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_VP_0_VIG_0_SKY_ADJUST_PWL0_ADDR,m,v,HWIO_MMSS_MDP_VP_0_VIG_0_SKY_ADJUST_PWL0_IN)
#define HWIO_MMSS_MDP_VP_0_VIG_0_SKY_ADJUST_PWL0_HUE_GAIN_BMSK              0xffff0000
#define HWIO_MMSS_MDP_VP_0_VIG_0_SKY_ADJUST_PWL0_HUE_GAIN_SHFT                    0x10
#define HWIO_MMSS_MDP_VP_0_VIG_0_SKY_ADJUST_PWL0_HUE_MID_BMSK                    0x7ff
#define HWIO_MMSS_MDP_VP_0_VIG_0_SKY_ADJUST_PWL0_HUE_MID_SHFT                      0x0

#define HWIO_MMSS_MDP_VP_0_VIG_0_SKY_ADJUST_PWL1_ADDR                       (MMSS_MDP_VP_0_VIG_0_PA_MEMCOL_REG_BASE      + 0x00000018)
#define HWIO_MMSS_MDP_VP_0_VIG_0_SKY_ADJUST_PWL1_RMSK                       0xffffffff
#define HWIO_MMSS_MDP_VP_0_VIG_0_SKY_ADJUST_PWL1_IN          \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_VIG_0_SKY_ADJUST_PWL1_ADDR, HWIO_MMSS_MDP_VP_0_VIG_0_SKY_ADJUST_PWL1_RMSK)
#define HWIO_MMSS_MDP_VP_0_VIG_0_SKY_ADJUST_PWL1_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_VIG_0_SKY_ADJUST_PWL1_ADDR, m)
#define HWIO_MMSS_MDP_VP_0_VIG_0_SKY_ADJUST_PWL1_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_VP_0_VIG_0_SKY_ADJUST_PWL1_ADDR,v)
#define HWIO_MMSS_MDP_VP_0_VIG_0_SKY_ADJUST_PWL1_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_VP_0_VIG_0_SKY_ADJUST_PWL1_ADDR,m,v,HWIO_MMSS_MDP_VP_0_VIG_0_SKY_ADJUST_PWL1_IN)
#define HWIO_MMSS_MDP_VP_0_VIG_0_SKY_ADJUST_PWL1_VAL_GAIN_BMSK              0xffff0000
#define HWIO_MMSS_MDP_VP_0_VIG_0_SKY_ADJUST_PWL1_VAL_GAIN_SHFT                    0x10
#define HWIO_MMSS_MDP_VP_0_VIG_0_SKY_ADJUST_PWL1_SAT_GAIN_BMSK                  0xffff
#define HWIO_MMSS_MDP_VP_0_VIG_0_SKY_ADJUST_PWL1_SAT_GAIN_SHFT                     0x0

#define HWIO_MMSS_MDP_VP_0_VIG_0_SKY_REGION_HUE_ADDR                        (MMSS_MDP_VP_0_VIG_0_PA_MEMCOL_REG_BASE      + 0x0000001c)
#define HWIO_MMSS_MDP_VP_0_VIG_0_SKY_REGION_HUE_RMSK                         0x7ff07ff
#define HWIO_MMSS_MDP_VP_0_VIG_0_SKY_REGION_HUE_IN          \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_VIG_0_SKY_REGION_HUE_ADDR, HWIO_MMSS_MDP_VP_0_VIG_0_SKY_REGION_HUE_RMSK)
#define HWIO_MMSS_MDP_VP_0_VIG_0_SKY_REGION_HUE_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_VIG_0_SKY_REGION_HUE_ADDR, m)
#define HWIO_MMSS_MDP_VP_0_VIG_0_SKY_REGION_HUE_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_VP_0_VIG_0_SKY_REGION_HUE_ADDR,v)
#define HWIO_MMSS_MDP_VP_0_VIG_0_SKY_REGION_HUE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_VP_0_VIG_0_SKY_REGION_HUE_ADDR,m,v,HWIO_MMSS_MDP_VP_0_VIG_0_SKY_REGION_HUE_IN)
#define HWIO_MMSS_MDP_VP_0_VIG_0_SKY_REGION_HUE_MAX_BMSK                     0x7ff0000
#define HWIO_MMSS_MDP_VP_0_VIG_0_SKY_REGION_HUE_MAX_SHFT                          0x10
#define HWIO_MMSS_MDP_VP_0_VIG_0_SKY_REGION_HUE_MIN_BMSK                         0x7ff
#define HWIO_MMSS_MDP_VP_0_VIG_0_SKY_REGION_HUE_MIN_SHFT                           0x0

#define HWIO_MMSS_MDP_VP_0_VIG_0_SKY_REGION_SAT_ADDR                        (MMSS_MDP_VP_0_VIG_0_PA_MEMCOL_REG_BASE      + 0x00000020)
#define HWIO_MMSS_MDP_VP_0_VIG_0_SKY_REGION_SAT_RMSK                          0xffffff
#define HWIO_MMSS_MDP_VP_0_VIG_0_SKY_REGION_SAT_IN          \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_VIG_0_SKY_REGION_SAT_ADDR, HWIO_MMSS_MDP_VP_0_VIG_0_SKY_REGION_SAT_RMSK)
#define HWIO_MMSS_MDP_VP_0_VIG_0_SKY_REGION_SAT_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_VIG_0_SKY_REGION_SAT_ADDR, m)
#define HWIO_MMSS_MDP_VP_0_VIG_0_SKY_REGION_SAT_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_VP_0_VIG_0_SKY_REGION_SAT_ADDR,v)
#define HWIO_MMSS_MDP_VP_0_VIG_0_SKY_REGION_SAT_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_VP_0_VIG_0_SKY_REGION_SAT_ADDR,m,v,HWIO_MMSS_MDP_VP_0_VIG_0_SKY_REGION_SAT_IN)
#define HWIO_MMSS_MDP_VP_0_VIG_0_SKY_REGION_SAT_MID_BMSK                      0xff0000
#define HWIO_MMSS_MDP_VP_0_VIG_0_SKY_REGION_SAT_MID_SHFT                          0x10
#define HWIO_MMSS_MDP_VP_0_VIG_0_SKY_REGION_SAT_MAX_BMSK                        0xff00
#define HWIO_MMSS_MDP_VP_0_VIG_0_SKY_REGION_SAT_MAX_SHFT                           0x8
#define HWIO_MMSS_MDP_VP_0_VIG_0_SKY_REGION_SAT_MIN_BMSK                          0xff
#define HWIO_MMSS_MDP_VP_0_VIG_0_SKY_REGION_SAT_MIN_SHFT                           0x0

#define HWIO_MMSS_MDP_VP_0_VIG_0_SKY_REGION_VAL_ADDR                        (MMSS_MDP_VP_0_VIG_0_PA_MEMCOL_REG_BASE      + 0x00000024)
#define HWIO_MMSS_MDP_VP_0_VIG_0_SKY_REGION_VAL_RMSK                          0xffffff
#define HWIO_MMSS_MDP_VP_0_VIG_0_SKY_REGION_VAL_IN          \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_VIG_0_SKY_REGION_VAL_ADDR, HWIO_MMSS_MDP_VP_0_VIG_0_SKY_REGION_VAL_RMSK)
#define HWIO_MMSS_MDP_VP_0_VIG_0_SKY_REGION_VAL_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_VIG_0_SKY_REGION_VAL_ADDR, m)
#define HWIO_MMSS_MDP_VP_0_VIG_0_SKY_REGION_VAL_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_VP_0_VIG_0_SKY_REGION_VAL_ADDR,v)
#define HWIO_MMSS_MDP_VP_0_VIG_0_SKY_REGION_VAL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_VP_0_VIG_0_SKY_REGION_VAL_ADDR,m,v,HWIO_MMSS_MDP_VP_0_VIG_0_SKY_REGION_VAL_IN)
#define HWIO_MMSS_MDP_VP_0_VIG_0_SKY_REGION_VAL_MID_BMSK                      0xff0000
#define HWIO_MMSS_MDP_VP_0_VIG_0_SKY_REGION_VAL_MID_SHFT                          0x10
#define HWIO_MMSS_MDP_VP_0_VIG_0_SKY_REGION_VAL_MAX_BMSK                        0xff00
#define HWIO_MMSS_MDP_VP_0_VIG_0_SKY_REGION_VAL_MAX_SHFT                           0x8
#define HWIO_MMSS_MDP_VP_0_VIG_0_SKY_REGION_VAL_MIN_BMSK                          0xff
#define HWIO_MMSS_MDP_VP_0_VIG_0_SKY_REGION_VAL_MIN_SHFT                           0x0

#define HWIO_MMSS_MDP_VP_0_VIG_0_FOLIAGE_ADJUST_PWL0_ADDR                   (MMSS_MDP_VP_0_VIG_0_PA_MEMCOL_REG_BASE      + 0x00000028)
#define HWIO_MMSS_MDP_VP_0_VIG_0_FOLIAGE_ADJUST_PWL0_RMSK                   0xffff07ff
#define HWIO_MMSS_MDP_VP_0_VIG_0_FOLIAGE_ADJUST_PWL0_IN          \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_VIG_0_FOLIAGE_ADJUST_PWL0_ADDR, HWIO_MMSS_MDP_VP_0_VIG_0_FOLIAGE_ADJUST_PWL0_RMSK)
#define HWIO_MMSS_MDP_VP_0_VIG_0_FOLIAGE_ADJUST_PWL0_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_VIG_0_FOLIAGE_ADJUST_PWL0_ADDR, m)
#define HWIO_MMSS_MDP_VP_0_VIG_0_FOLIAGE_ADJUST_PWL0_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_VP_0_VIG_0_FOLIAGE_ADJUST_PWL0_ADDR,v)
#define HWIO_MMSS_MDP_VP_0_VIG_0_FOLIAGE_ADJUST_PWL0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_VP_0_VIG_0_FOLIAGE_ADJUST_PWL0_ADDR,m,v,HWIO_MMSS_MDP_VP_0_VIG_0_FOLIAGE_ADJUST_PWL0_IN)
#define HWIO_MMSS_MDP_VP_0_VIG_0_FOLIAGE_ADJUST_PWL0_HUE_GAIN_BMSK          0xffff0000
#define HWIO_MMSS_MDP_VP_0_VIG_0_FOLIAGE_ADJUST_PWL0_HUE_GAIN_SHFT                0x10
#define HWIO_MMSS_MDP_VP_0_VIG_0_FOLIAGE_ADJUST_PWL0_HUE_MID_BMSK                0x7ff
#define HWIO_MMSS_MDP_VP_0_VIG_0_FOLIAGE_ADJUST_PWL0_HUE_MID_SHFT                  0x0

#define HWIO_MMSS_MDP_VP_0_VIG_0_FOLIAGE_ADJUST_PWL1_ADDR                   (MMSS_MDP_VP_0_VIG_0_PA_MEMCOL_REG_BASE      + 0x0000002c)
#define HWIO_MMSS_MDP_VP_0_VIG_0_FOLIAGE_ADJUST_PWL1_RMSK                   0xffffffff
#define HWIO_MMSS_MDP_VP_0_VIG_0_FOLIAGE_ADJUST_PWL1_IN          \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_VIG_0_FOLIAGE_ADJUST_PWL1_ADDR, HWIO_MMSS_MDP_VP_0_VIG_0_FOLIAGE_ADJUST_PWL1_RMSK)
#define HWIO_MMSS_MDP_VP_0_VIG_0_FOLIAGE_ADJUST_PWL1_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_VIG_0_FOLIAGE_ADJUST_PWL1_ADDR, m)
#define HWIO_MMSS_MDP_VP_0_VIG_0_FOLIAGE_ADJUST_PWL1_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_VP_0_VIG_0_FOLIAGE_ADJUST_PWL1_ADDR,v)
#define HWIO_MMSS_MDP_VP_0_VIG_0_FOLIAGE_ADJUST_PWL1_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_VP_0_VIG_0_FOLIAGE_ADJUST_PWL1_ADDR,m,v,HWIO_MMSS_MDP_VP_0_VIG_0_FOLIAGE_ADJUST_PWL1_IN)
#define HWIO_MMSS_MDP_VP_0_VIG_0_FOLIAGE_ADJUST_PWL1_VAL_GAIN_BMSK          0xffff0000
#define HWIO_MMSS_MDP_VP_0_VIG_0_FOLIAGE_ADJUST_PWL1_VAL_GAIN_SHFT                0x10
#define HWIO_MMSS_MDP_VP_0_VIG_0_FOLIAGE_ADJUST_PWL1_SAT_GAIN_BMSK              0xffff
#define HWIO_MMSS_MDP_VP_0_VIG_0_FOLIAGE_ADJUST_PWL1_SAT_GAIN_SHFT                 0x0

#define HWIO_MMSS_MDP_VP_0_VIG_0_FOLIAGE_REGION_HUE_ADDR                    (MMSS_MDP_VP_0_VIG_0_PA_MEMCOL_REG_BASE      + 0x00000030)
#define HWIO_MMSS_MDP_VP_0_VIG_0_FOLIAGE_REGION_HUE_RMSK                     0x7ff07ff
#define HWIO_MMSS_MDP_VP_0_VIG_0_FOLIAGE_REGION_HUE_IN          \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_VIG_0_FOLIAGE_REGION_HUE_ADDR, HWIO_MMSS_MDP_VP_0_VIG_0_FOLIAGE_REGION_HUE_RMSK)
#define HWIO_MMSS_MDP_VP_0_VIG_0_FOLIAGE_REGION_HUE_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_VIG_0_FOLIAGE_REGION_HUE_ADDR, m)
#define HWIO_MMSS_MDP_VP_0_VIG_0_FOLIAGE_REGION_HUE_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_VP_0_VIG_0_FOLIAGE_REGION_HUE_ADDR,v)
#define HWIO_MMSS_MDP_VP_0_VIG_0_FOLIAGE_REGION_HUE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_VP_0_VIG_0_FOLIAGE_REGION_HUE_ADDR,m,v,HWIO_MMSS_MDP_VP_0_VIG_0_FOLIAGE_REGION_HUE_IN)
#define HWIO_MMSS_MDP_VP_0_VIG_0_FOLIAGE_REGION_HUE_MAX_BMSK                 0x7ff0000
#define HWIO_MMSS_MDP_VP_0_VIG_0_FOLIAGE_REGION_HUE_MAX_SHFT                      0x10
#define HWIO_MMSS_MDP_VP_0_VIG_0_FOLIAGE_REGION_HUE_MIN_BMSK                     0x7ff
#define HWIO_MMSS_MDP_VP_0_VIG_0_FOLIAGE_REGION_HUE_MIN_SHFT                       0x0

#define HWIO_MMSS_MDP_VP_0_VIG_0_FOLIAGE_REGION_SAT_ADDR                    (MMSS_MDP_VP_0_VIG_0_PA_MEMCOL_REG_BASE      + 0x00000034)
#define HWIO_MMSS_MDP_VP_0_VIG_0_FOLIAGE_REGION_SAT_RMSK                      0xffffff
#define HWIO_MMSS_MDP_VP_0_VIG_0_FOLIAGE_REGION_SAT_IN          \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_VIG_0_FOLIAGE_REGION_SAT_ADDR, HWIO_MMSS_MDP_VP_0_VIG_0_FOLIAGE_REGION_SAT_RMSK)
#define HWIO_MMSS_MDP_VP_0_VIG_0_FOLIAGE_REGION_SAT_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_VIG_0_FOLIAGE_REGION_SAT_ADDR, m)
#define HWIO_MMSS_MDP_VP_0_VIG_0_FOLIAGE_REGION_SAT_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_VP_0_VIG_0_FOLIAGE_REGION_SAT_ADDR,v)
#define HWIO_MMSS_MDP_VP_0_VIG_0_FOLIAGE_REGION_SAT_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_VP_0_VIG_0_FOLIAGE_REGION_SAT_ADDR,m,v,HWIO_MMSS_MDP_VP_0_VIG_0_FOLIAGE_REGION_SAT_IN)
#define HWIO_MMSS_MDP_VP_0_VIG_0_FOLIAGE_REGION_SAT_MID_BMSK                  0xff0000
#define HWIO_MMSS_MDP_VP_0_VIG_0_FOLIAGE_REGION_SAT_MID_SHFT                      0x10
#define HWIO_MMSS_MDP_VP_0_VIG_0_FOLIAGE_REGION_SAT_MAX_BMSK                    0xff00
#define HWIO_MMSS_MDP_VP_0_VIG_0_FOLIAGE_REGION_SAT_MAX_SHFT                       0x8
#define HWIO_MMSS_MDP_VP_0_VIG_0_FOLIAGE_REGION_SAT_MIN_BMSK                      0xff
#define HWIO_MMSS_MDP_VP_0_VIG_0_FOLIAGE_REGION_SAT_MIN_SHFT                       0x0

#define HWIO_MMSS_MDP_VP_0_VIG_0_FOLIAGE_REGION_VAL_ADDR                    (MMSS_MDP_VP_0_VIG_0_PA_MEMCOL_REG_BASE      + 0x00000038)
#define HWIO_MMSS_MDP_VP_0_VIG_0_FOLIAGE_REGION_VAL_RMSK                      0xffffff
#define HWIO_MMSS_MDP_VP_0_VIG_0_FOLIAGE_REGION_VAL_IN          \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_VIG_0_FOLIAGE_REGION_VAL_ADDR, HWIO_MMSS_MDP_VP_0_VIG_0_FOLIAGE_REGION_VAL_RMSK)
#define HWIO_MMSS_MDP_VP_0_VIG_0_FOLIAGE_REGION_VAL_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_VIG_0_FOLIAGE_REGION_VAL_ADDR, m)
#define HWIO_MMSS_MDP_VP_0_VIG_0_FOLIAGE_REGION_VAL_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_VP_0_VIG_0_FOLIAGE_REGION_VAL_ADDR,v)
#define HWIO_MMSS_MDP_VP_0_VIG_0_FOLIAGE_REGION_VAL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_VP_0_VIG_0_FOLIAGE_REGION_VAL_ADDR,m,v,HWIO_MMSS_MDP_VP_0_VIG_0_FOLIAGE_REGION_VAL_IN)
#define HWIO_MMSS_MDP_VP_0_VIG_0_FOLIAGE_REGION_VAL_MID_BMSK                  0xff0000
#define HWIO_MMSS_MDP_VP_0_VIG_0_FOLIAGE_REGION_VAL_MID_SHFT                      0x10
#define HWIO_MMSS_MDP_VP_0_VIG_0_FOLIAGE_REGION_VAL_MAX_BMSK                    0xff00
#define HWIO_MMSS_MDP_VP_0_VIG_0_FOLIAGE_REGION_VAL_MAX_SHFT                       0x8
#define HWIO_MMSS_MDP_VP_0_VIG_0_FOLIAGE_REGION_VAL_MIN_BMSK                      0xff
#define HWIO_MMSS_MDP_VP_0_VIG_0_FOLIAGE_REGION_VAL_MIN_SHFT                       0x0

#define HWIO_MMSS_MDP_VP_0_VIG_0_SKIN_ADJUST_PWL2_ADDR                      (MMSS_MDP_VP_0_VIG_0_PA_MEMCOL_REG_BASE      + 0x0000003c)
#define HWIO_MMSS_MDP_VP_0_VIG_0_SKIN_ADJUST_PWL2_RMSK                      0xffffffff
#define HWIO_MMSS_MDP_VP_0_VIG_0_SKIN_ADJUST_PWL2_IN          \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_VIG_0_SKIN_ADJUST_PWL2_ADDR, HWIO_MMSS_MDP_VP_0_VIG_0_SKIN_ADJUST_PWL2_RMSK)
#define HWIO_MMSS_MDP_VP_0_VIG_0_SKIN_ADJUST_PWL2_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_VIG_0_SKIN_ADJUST_PWL2_ADDR, m)
#define HWIO_MMSS_MDP_VP_0_VIG_0_SKIN_ADJUST_PWL2_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_VP_0_VIG_0_SKIN_ADJUST_PWL2_ADDR,v)
#define HWIO_MMSS_MDP_VP_0_VIG_0_SKIN_ADJUST_PWL2_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_VP_0_VIG_0_SKIN_ADJUST_PWL2_ADDR,m,v,HWIO_MMSS_MDP_VP_0_VIG_0_SKIN_ADJUST_PWL2_IN)
#define HWIO_MMSS_MDP_VP_0_VIG_0_SKIN_ADJUST_PWL2_VAL_ADJ_BMSK              0xffff0000
#define HWIO_MMSS_MDP_VP_0_VIG_0_SKIN_ADJUST_PWL2_VAL_ADJ_SHFT                    0x10
#define HWIO_MMSS_MDP_VP_0_VIG_0_SKIN_ADJUST_PWL2_SAT_ADJ_BMSK                  0xffff
#define HWIO_MMSS_MDP_VP_0_VIG_0_SKIN_ADJUST_PWL2_SAT_ADJ_SHFT                     0x0

#define HWIO_MMSS_MDP_VP_0_VIG_0_SKIN_BLEND_GAIN_ADDR                       (MMSS_MDP_VP_0_VIG_0_PA_MEMCOL_REG_BASE      + 0x00000040)
#define HWIO_MMSS_MDP_VP_0_VIG_0_SKIN_BLEND_GAIN_RMSK                       0xffffffff
#define HWIO_MMSS_MDP_VP_0_VIG_0_SKIN_BLEND_GAIN_IN          \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_VIG_0_SKIN_BLEND_GAIN_ADDR, HWIO_MMSS_MDP_VP_0_VIG_0_SKIN_BLEND_GAIN_RMSK)
#define HWIO_MMSS_MDP_VP_0_VIG_0_SKIN_BLEND_GAIN_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_VIG_0_SKIN_BLEND_GAIN_ADDR, m)
#define HWIO_MMSS_MDP_VP_0_VIG_0_SKIN_BLEND_GAIN_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_VP_0_VIG_0_SKIN_BLEND_GAIN_ADDR,v)
#define HWIO_MMSS_MDP_VP_0_VIG_0_SKIN_BLEND_GAIN_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_VP_0_VIG_0_SKIN_BLEND_GAIN_ADDR,m,v,HWIO_MMSS_MDP_VP_0_VIG_0_SKIN_BLEND_GAIN_IN)
#define HWIO_MMSS_MDP_VP_0_VIG_0_SKIN_BLEND_GAIN_GAIN_BMSK                  0xffffffff
#define HWIO_MMSS_MDP_VP_0_VIG_0_SKIN_BLEND_GAIN_GAIN_SHFT                         0x0

#define HWIO_MMSS_MDP_VP_0_VIG_0_SKY_ADJUST_PWL2_ADDR                       (MMSS_MDP_VP_0_VIG_0_PA_MEMCOL_REG_BASE      + 0x00000044)
#define HWIO_MMSS_MDP_VP_0_VIG_0_SKY_ADJUST_PWL2_RMSK                       0xffffffff
#define HWIO_MMSS_MDP_VP_0_VIG_0_SKY_ADJUST_PWL2_IN          \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_VIG_0_SKY_ADJUST_PWL2_ADDR, HWIO_MMSS_MDP_VP_0_VIG_0_SKY_ADJUST_PWL2_RMSK)
#define HWIO_MMSS_MDP_VP_0_VIG_0_SKY_ADJUST_PWL2_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_VIG_0_SKY_ADJUST_PWL2_ADDR, m)
#define HWIO_MMSS_MDP_VP_0_VIG_0_SKY_ADJUST_PWL2_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_VP_0_VIG_0_SKY_ADJUST_PWL2_ADDR,v)
#define HWIO_MMSS_MDP_VP_0_VIG_0_SKY_ADJUST_PWL2_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_VP_0_VIG_0_SKY_ADJUST_PWL2_ADDR,m,v,HWIO_MMSS_MDP_VP_0_VIG_0_SKY_ADJUST_PWL2_IN)
#define HWIO_MMSS_MDP_VP_0_VIG_0_SKY_ADJUST_PWL2_VAL_ADJ_BMSK               0xffff0000
#define HWIO_MMSS_MDP_VP_0_VIG_0_SKY_ADJUST_PWL2_VAL_ADJ_SHFT                     0x10
#define HWIO_MMSS_MDP_VP_0_VIG_0_SKY_ADJUST_PWL2_SAT_ADJ_BMSK                   0xffff
#define HWIO_MMSS_MDP_VP_0_VIG_0_SKY_ADJUST_PWL2_SAT_ADJ_SHFT                      0x0

#define HWIO_MMSS_MDP_VP_0_VIG_0_SKY_BLEND_GAIN_ADDR                        (MMSS_MDP_VP_0_VIG_0_PA_MEMCOL_REG_BASE      + 0x00000048)
#define HWIO_MMSS_MDP_VP_0_VIG_0_SKY_BLEND_GAIN_RMSK                        0xffffffff
#define HWIO_MMSS_MDP_VP_0_VIG_0_SKY_BLEND_GAIN_IN          \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_VIG_0_SKY_BLEND_GAIN_ADDR, HWIO_MMSS_MDP_VP_0_VIG_0_SKY_BLEND_GAIN_RMSK)
#define HWIO_MMSS_MDP_VP_0_VIG_0_SKY_BLEND_GAIN_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_VIG_0_SKY_BLEND_GAIN_ADDR, m)
#define HWIO_MMSS_MDP_VP_0_VIG_0_SKY_BLEND_GAIN_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_VP_0_VIG_0_SKY_BLEND_GAIN_ADDR,v)
#define HWIO_MMSS_MDP_VP_0_VIG_0_SKY_BLEND_GAIN_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_VP_0_VIG_0_SKY_BLEND_GAIN_ADDR,m,v,HWIO_MMSS_MDP_VP_0_VIG_0_SKY_BLEND_GAIN_IN)
#define HWIO_MMSS_MDP_VP_0_VIG_0_SKY_BLEND_GAIN_GAIN_BMSK                   0xffffffff
#define HWIO_MMSS_MDP_VP_0_VIG_0_SKY_BLEND_GAIN_GAIN_SHFT                          0x0

#define HWIO_MMSS_MDP_VP_0_VIG_0_FOLIAGE_ADJUST_PWL2_ADDR                   (MMSS_MDP_VP_0_VIG_0_PA_MEMCOL_REG_BASE      + 0x0000004c)
#define HWIO_MMSS_MDP_VP_0_VIG_0_FOLIAGE_ADJUST_PWL2_RMSK                   0xffffffff
#define HWIO_MMSS_MDP_VP_0_VIG_0_FOLIAGE_ADJUST_PWL2_IN          \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_VIG_0_FOLIAGE_ADJUST_PWL2_ADDR, HWIO_MMSS_MDP_VP_0_VIG_0_FOLIAGE_ADJUST_PWL2_RMSK)
#define HWIO_MMSS_MDP_VP_0_VIG_0_FOLIAGE_ADJUST_PWL2_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_VIG_0_FOLIAGE_ADJUST_PWL2_ADDR, m)
#define HWIO_MMSS_MDP_VP_0_VIG_0_FOLIAGE_ADJUST_PWL2_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_VP_0_VIG_0_FOLIAGE_ADJUST_PWL2_ADDR,v)
#define HWIO_MMSS_MDP_VP_0_VIG_0_FOLIAGE_ADJUST_PWL2_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_VP_0_VIG_0_FOLIAGE_ADJUST_PWL2_ADDR,m,v,HWIO_MMSS_MDP_VP_0_VIG_0_FOLIAGE_ADJUST_PWL2_IN)
#define HWIO_MMSS_MDP_VP_0_VIG_0_FOLIAGE_ADJUST_PWL2_VAL_ADJ_BMSK           0xffff0000
#define HWIO_MMSS_MDP_VP_0_VIG_0_FOLIAGE_ADJUST_PWL2_VAL_ADJ_SHFT                 0x10
#define HWIO_MMSS_MDP_VP_0_VIG_0_FOLIAGE_ADJUST_PWL2_SAT_ADJ_BMSK               0xffff
#define HWIO_MMSS_MDP_VP_0_VIG_0_FOLIAGE_ADJUST_PWL2_SAT_ADJ_SHFT                  0x0

#define HWIO_MMSS_MDP_VP_0_VIG_0_FOLIAGE_BLEND_GAIN_ADDR                    (MMSS_MDP_VP_0_VIG_0_PA_MEMCOL_REG_BASE      + 0x00000050)
#define HWIO_MMSS_MDP_VP_0_VIG_0_FOLIAGE_BLEND_GAIN_RMSK                    0xffffffff
#define HWIO_MMSS_MDP_VP_0_VIG_0_FOLIAGE_BLEND_GAIN_IN          \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_VIG_0_FOLIAGE_BLEND_GAIN_ADDR, HWIO_MMSS_MDP_VP_0_VIG_0_FOLIAGE_BLEND_GAIN_RMSK)
#define HWIO_MMSS_MDP_VP_0_VIG_0_FOLIAGE_BLEND_GAIN_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_VIG_0_FOLIAGE_BLEND_GAIN_ADDR, m)
#define HWIO_MMSS_MDP_VP_0_VIG_0_FOLIAGE_BLEND_GAIN_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_VP_0_VIG_0_FOLIAGE_BLEND_GAIN_ADDR,v)
#define HWIO_MMSS_MDP_VP_0_VIG_0_FOLIAGE_BLEND_GAIN_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_VP_0_VIG_0_FOLIAGE_BLEND_GAIN_ADDR,m,v,HWIO_MMSS_MDP_VP_0_VIG_0_FOLIAGE_BLEND_GAIN_IN)
#define HWIO_MMSS_MDP_VP_0_VIG_0_FOLIAGE_BLEND_GAIN_GAIN_BMSK               0xffffffff
#define HWIO_MMSS_MDP_VP_0_VIG_0_FOLIAGE_BLEND_GAIN_GAIN_SHFT                      0x0

/*----------------------------------------------------------------------------
 * MODULE: MMSS_MDP_VP_0_VIG_0_PA_SZONE
 *--------------------------------------------------------------------------*/

#define HWIO_MMSS_MDP_VP_0_VIG_0_SIX_ZONE_ADJ_CURVE_P0_ADDR                        (MMSS_MDP_VP_0_VIG_0_PA_SZONE_REG_BASE      + 0x00000000)
#define HWIO_MMSS_MDP_VP_0_VIG_0_SIX_ZONE_ADJ_CURVE_P0_RMSK                         0x7ff0fff
#define HWIO_MMSS_MDP_VP_0_VIG_0_SIX_ZONE_ADJ_CURVE_P0_IN          \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_VIG_0_SIX_ZONE_ADJ_CURVE_P0_ADDR, HWIO_MMSS_MDP_VP_0_VIG_0_SIX_ZONE_ADJ_CURVE_P0_RMSK)
#define HWIO_MMSS_MDP_VP_0_VIG_0_SIX_ZONE_ADJ_CURVE_P0_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_VIG_0_SIX_ZONE_ADJ_CURVE_P0_ADDR, m)
#define HWIO_MMSS_MDP_VP_0_VIG_0_SIX_ZONE_ADJ_CURVE_P0_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_VP_0_VIG_0_SIX_ZONE_ADJ_CURVE_P0_ADDR,v)
#define HWIO_MMSS_MDP_VP_0_VIG_0_SIX_ZONE_ADJ_CURVE_P0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_VP_0_VIG_0_SIX_ZONE_ADJ_CURVE_P0_ADDR,m,v,HWIO_MMSS_MDP_VP_0_VIG_0_SIX_ZONE_ADJ_CURVE_P0_IN)
#define HWIO_MMSS_MDP_VP_0_VIG_0_SIX_ZONE_ADJ_CURVE_P0_INDEX_UPDATE_BMSK            0x4000000
#define HWIO_MMSS_MDP_VP_0_VIG_0_SIX_ZONE_ADJ_CURVE_P0_INDEX_UPDATE_SHFT                 0x1a
#define HWIO_MMSS_MDP_VP_0_VIG_0_SIX_ZONE_ADJ_CURVE_P0_VALUE_UPDATEN_BMSK           0x2000000
#define HWIO_MMSS_MDP_VP_0_VIG_0_SIX_ZONE_ADJ_CURVE_P0_VALUE_UPDATEN_SHFT                0x19
#define HWIO_MMSS_MDP_VP_0_VIG_0_SIX_ZONE_ADJ_CURVE_P0_INDEX_BMSK                   0x1ff0000
#define HWIO_MMSS_MDP_VP_0_VIG_0_SIX_ZONE_ADJ_CURVE_P0_INDEX_SHFT                        0x10
#define HWIO_MMSS_MDP_VP_0_VIG_0_SIX_ZONE_ADJ_CURVE_P0_HUE_BMSK                         0xfff
#define HWIO_MMSS_MDP_VP_0_VIG_0_SIX_ZONE_ADJ_CURVE_P0_HUE_SHFT                           0x0

#define HWIO_MMSS_MDP_VP_0_VIG_0_SIX_ZONE_ADJ_CURVE_P1_ADDR                        (MMSS_MDP_VP_0_VIG_0_PA_SZONE_REG_BASE      + 0x00000004)
#define HWIO_MMSS_MDP_VP_0_VIG_0_SIX_ZONE_ADJ_CURVE_P1_RMSK                         0xfff0fff
#define HWIO_MMSS_MDP_VP_0_VIG_0_SIX_ZONE_ADJ_CURVE_P1_IN          \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_VIG_0_SIX_ZONE_ADJ_CURVE_P1_ADDR, HWIO_MMSS_MDP_VP_0_VIG_0_SIX_ZONE_ADJ_CURVE_P1_RMSK)
#define HWIO_MMSS_MDP_VP_0_VIG_0_SIX_ZONE_ADJ_CURVE_P1_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_VIG_0_SIX_ZONE_ADJ_CURVE_P1_ADDR, m)
#define HWIO_MMSS_MDP_VP_0_VIG_0_SIX_ZONE_ADJ_CURVE_P1_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_VP_0_VIG_0_SIX_ZONE_ADJ_CURVE_P1_ADDR,v)
#define HWIO_MMSS_MDP_VP_0_VIG_0_SIX_ZONE_ADJ_CURVE_P1_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_VP_0_VIG_0_SIX_ZONE_ADJ_CURVE_P1_ADDR,m,v,HWIO_MMSS_MDP_VP_0_VIG_0_SIX_ZONE_ADJ_CURVE_P1_IN)
#define HWIO_MMSS_MDP_VP_0_VIG_0_SIX_ZONE_ADJ_CURVE_P1_SAT_BMSK                     0xfff0000
#define HWIO_MMSS_MDP_VP_0_VIG_0_SIX_ZONE_ADJ_CURVE_P1_SAT_SHFT                          0x10
#define HWIO_MMSS_MDP_VP_0_VIG_0_SIX_ZONE_ADJ_CURVE_P1_VALUE_BMSK                       0xfff
#define HWIO_MMSS_MDP_VP_0_VIG_0_SIX_ZONE_ADJ_CURVE_P1_VALUE_SHFT                         0x0

#define HWIO_MMSS_MDP_VP_0_VIG_0_SIX_ZONE_THRESHOLDS_ADDR                          (MMSS_MDP_VP_0_VIG_0_PA_SZONE_REG_BASE      + 0x00000008)
#define HWIO_MMSS_MDP_VP_0_VIG_0_SIX_ZONE_THRESHOLDS_RMSK                          0xffffffff
#define HWIO_MMSS_MDP_VP_0_VIG_0_SIX_ZONE_THRESHOLDS_IN          \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_VIG_0_SIX_ZONE_THRESHOLDS_ADDR, HWIO_MMSS_MDP_VP_0_VIG_0_SIX_ZONE_THRESHOLDS_RMSK)
#define HWIO_MMSS_MDP_VP_0_VIG_0_SIX_ZONE_THRESHOLDS_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_VIG_0_SIX_ZONE_THRESHOLDS_ADDR, m)
#define HWIO_MMSS_MDP_VP_0_VIG_0_SIX_ZONE_THRESHOLDS_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_VP_0_VIG_0_SIX_ZONE_THRESHOLDS_ADDR,v)
#define HWIO_MMSS_MDP_VP_0_VIG_0_SIX_ZONE_THRESHOLDS_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_VP_0_VIG_0_SIX_ZONE_THRESHOLDS_ADDR,m,v,HWIO_MMSS_MDP_VP_0_VIG_0_SIX_ZONE_THRESHOLDS_IN)
#define HWIO_MMSS_MDP_VP_0_VIG_0_SIX_ZONE_THRESHOLDS_SAT_MAX_BMSK                  0xff000000
#define HWIO_MMSS_MDP_VP_0_VIG_0_SIX_ZONE_THRESHOLDS_SAT_MAX_SHFT                        0x18
#define HWIO_MMSS_MDP_VP_0_VIG_0_SIX_ZONE_THRESHOLDS_VAL_MAX_BMSK                    0xff0000
#define HWIO_MMSS_MDP_VP_0_VIG_0_SIX_ZONE_THRESHOLDS_VAL_MAX_SHFT                        0x10
#define HWIO_MMSS_MDP_VP_0_VIG_0_SIX_ZONE_THRESHOLDS_VAL_MIN_BMSK                      0xff00
#define HWIO_MMSS_MDP_VP_0_VIG_0_SIX_ZONE_THRESHOLDS_VAL_MIN_SHFT                         0x8
#define HWIO_MMSS_MDP_VP_0_VIG_0_SIX_ZONE_THRESHOLDS_SAT_MIN_BMSK                        0xff
#define HWIO_MMSS_MDP_VP_0_VIG_0_SIX_ZONE_THRESHOLDS_SAT_MIN_SHFT                         0x0

#define HWIO_MMSS_MDP_VP_0_VIG_0_SIX_ZONE_ADJUST_PWL0_ADDR                         (MMSS_MDP_VP_0_VIG_0_PA_SZONE_REG_BASE      + 0x0000000c)
#define HWIO_MMSS_MDP_VP_0_VIG_0_SIX_ZONE_ADJUST_PWL0_RMSK                             0xffff
#define HWIO_MMSS_MDP_VP_0_VIG_0_SIX_ZONE_ADJUST_PWL0_IN          \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_VIG_0_SIX_ZONE_ADJUST_PWL0_ADDR, HWIO_MMSS_MDP_VP_0_VIG_0_SIX_ZONE_ADJUST_PWL0_RMSK)
#define HWIO_MMSS_MDP_VP_0_VIG_0_SIX_ZONE_ADJUST_PWL0_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_VIG_0_SIX_ZONE_ADJUST_PWL0_ADDR, m)
#define HWIO_MMSS_MDP_VP_0_VIG_0_SIX_ZONE_ADJUST_PWL0_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_VP_0_VIG_0_SIX_ZONE_ADJUST_PWL0_ADDR,v)
#define HWIO_MMSS_MDP_VP_0_VIG_0_SIX_ZONE_ADJUST_PWL0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_VP_0_VIG_0_SIX_ZONE_ADJUST_PWL0_ADDR,m,v,HWIO_MMSS_MDP_VP_0_VIG_0_SIX_ZONE_ADJUST_PWL0_IN)
#define HWIO_MMSS_MDP_VP_0_VIG_0_SIX_ZONE_ADJUST_PWL0_VAL_MID_BMSK                     0xff00
#define HWIO_MMSS_MDP_VP_0_VIG_0_SIX_ZONE_ADJUST_PWL0_VAL_MID_SHFT                        0x8
#define HWIO_MMSS_MDP_VP_0_VIG_0_SIX_ZONE_ADJUST_PWL0_SAT_MID_BMSK                       0xff
#define HWIO_MMSS_MDP_VP_0_VIG_0_SIX_ZONE_ADJUST_PWL0_SAT_MID_SHFT                        0x0

#define HWIO_MMSS_MDP_VP_0_VIG_0_SIX_ZONE_ADJUST_PWL1_ADDR                         (MMSS_MDP_VP_0_VIG_0_PA_SZONE_REG_BASE      + 0x00000010)
#define HWIO_MMSS_MDP_VP_0_VIG_0_SIX_ZONE_ADJUST_PWL1_RMSK                         0xffffffff
#define HWIO_MMSS_MDP_VP_0_VIG_0_SIX_ZONE_ADJUST_PWL1_IN          \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_VIG_0_SIX_ZONE_ADJUST_PWL1_ADDR, HWIO_MMSS_MDP_VP_0_VIG_0_SIX_ZONE_ADJUST_PWL1_RMSK)
#define HWIO_MMSS_MDP_VP_0_VIG_0_SIX_ZONE_ADJUST_PWL1_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_VIG_0_SIX_ZONE_ADJUST_PWL1_ADDR, m)
#define HWIO_MMSS_MDP_VP_0_VIG_0_SIX_ZONE_ADJUST_PWL1_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_VP_0_VIG_0_SIX_ZONE_ADJUST_PWL1_ADDR,v)
#define HWIO_MMSS_MDP_VP_0_VIG_0_SIX_ZONE_ADJUST_PWL1_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_VP_0_VIG_0_SIX_ZONE_ADJUST_PWL1_ADDR,m,v,HWIO_MMSS_MDP_VP_0_VIG_0_SIX_ZONE_ADJUST_PWL1_IN)
#define HWIO_MMSS_MDP_VP_0_VIG_0_SIX_ZONE_ADJUST_PWL1_VAL_ADJ_BMSK                 0xffff0000
#define HWIO_MMSS_MDP_VP_0_VIG_0_SIX_ZONE_ADJUST_PWL1_VAL_ADJ_SHFT                       0x10
#define HWIO_MMSS_MDP_VP_0_VIG_0_SIX_ZONE_ADJUST_PWL1_SAT_ADJ_BMSK                     0xffff
#define HWIO_MMSS_MDP_VP_0_VIG_0_SIX_ZONE_ADJUST_PWL1_SAT_ADJ_SHFT                        0x0

/*----------------------------------------------------------------------------
 * MODULE: MMSS_MDP_VP_0_VIG_0_LUTV_RAM
 *--------------------------------------------------------------------------*/

#define HWIO_MMSS_MDP_VP_0_VIG_0_PA_LUTV_IDX_i_ADDR(i)                   (MMSS_MDP_VP_0_VIG_0_LUTV_RAM_REG_BASE      + 0x00000000 + 0x4 * (i))
#define HWIO_MMSS_MDP_VP_0_VIG_0_PA_LUTV_IDX_i_RMSK                       0x3ff03ff
#define HWIO_MMSS_MDP_VP_0_VIG_0_PA_LUTV_IDX_i_MAXi                             127
#define HWIO_MMSS_MDP_VP_0_VIG_0_PA_LUTV_IDX_i_INI(i)        \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_VIG_0_PA_LUTV_IDX_i_ADDR(i), HWIO_MMSS_MDP_VP_0_VIG_0_PA_LUTV_IDX_i_RMSK)
#define HWIO_MMSS_MDP_VP_0_VIG_0_PA_LUTV_IDX_i_INMI(i,mask)    \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_VIG_0_PA_LUTV_IDX_i_ADDR(i), mask)
#define HWIO_MMSS_MDP_VP_0_VIG_0_PA_LUTV_IDX_i_OUTI(i,val)    \
        out_dword(HWIO_MMSS_MDP_VP_0_VIG_0_PA_LUTV_IDX_i_ADDR(i),val)
#define HWIO_MMSS_MDP_VP_0_VIG_0_PA_LUTV_IDX_i_OUTMI(i,mask,val) \
        out_dword_masked_ns(HWIO_MMSS_MDP_VP_0_VIG_0_PA_LUTV_IDX_i_ADDR(i),mask,val,HWIO_MMSS_MDP_VP_0_VIG_0_PA_LUTV_IDX_i_INI(i))
#define HWIO_MMSS_MDP_VP_0_VIG_0_PA_LUTV_IDX_i_VALUE_UPPER_BMSK           0x3ff0000
#define HWIO_MMSS_MDP_VP_0_VIG_0_PA_LUTV_IDX_i_VALUE_UPPER_SHFT                0x10
#define HWIO_MMSS_MDP_VP_0_VIG_0_PA_LUTV_IDX_i_VALUE_LOWER_BMSK               0x3ff
#define HWIO_MMSS_MDP_VP_0_VIG_0_PA_LUTV_IDX_i_VALUE_LOWER_SHFT                 0x0

/*----------------------------------------------------------------------------
 * MODULE: MMSS_MDP_VP_0_VIG_0_HIST_RAM
 *--------------------------------------------------------------------------*/

#define HWIO_MMSS_MDP_VP_0_VIG_0_HIST_V_DATAN_BIN_i_ADDR(i)             (MMSS_MDP_VP_0_VIG_0_HIST_RAM_REG_BASE      + 0x00000000 + 0x4 * (i))
#define HWIO_MMSS_MDP_VP_0_VIG_0_HIST_V_DATAN_BIN_i_RMSK                  0xffffff
#define HWIO_MMSS_MDP_VP_0_VIG_0_HIST_V_DATAN_BIN_i_MAXi                       255
#define HWIO_MMSS_MDP_VP_0_VIG_0_HIST_V_DATAN_BIN_i_INI(i)        \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_VIG_0_HIST_V_DATAN_BIN_i_ADDR(i), HWIO_MMSS_MDP_VP_0_VIG_0_HIST_V_DATAN_BIN_i_RMSK)
#define HWIO_MMSS_MDP_VP_0_VIG_0_HIST_V_DATAN_BIN_i_INMI(i,mask)    \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_VIG_0_HIST_V_DATAN_BIN_i_ADDR(i), mask)
#define HWIO_MMSS_MDP_VP_0_VIG_0_HIST_V_DATAN_BIN_i_VALUE_BMSK            0xffffff
#define HWIO_MMSS_MDP_VP_0_VIG_0_HIST_V_DATAN_BIN_i_VALUE_SHFT                 0x0

/*----------------------------------------------------------------------------
 * MODULE: MMSS_MDP_VP_0_VIG_0_CSC_1
 *--------------------------------------------------------------------------*/

#define HWIO_MMSS_MDP_VP_0_VIG_0_CSC_1_OP_MODE_ADDR                                             (MMSS_MDP_VP_0_VIG_0_CSC_1_REG_BASE      + 0x00000000)
#define HWIO_MMSS_MDP_VP_0_VIG_0_CSC_1_OP_MODE_RMSK                                                    0xf
#define HWIO_MMSS_MDP_VP_0_VIG_0_CSC_1_OP_MODE_IN          \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_VIG_0_CSC_1_OP_MODE_ADDR, HWIO_MMSS_MDP_VP_0_VIG_0_CSC_1_OP_MODE_RMSK)
#define HWIO_MMSS_MDP_VP_0_VIG_0_CSC_1_OP_MODE_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_VIG_0_CSC_1_OP_MODE_ADDR, m)
#define HWIO_MMSS_MDP_VP_0_VIG_0_CSC_1_OP_MODE_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_VP_0_VIG_0_CSC_1_OP_MODE_ADDR,v)
#define HWIO_MMSS_MDP_VP_0_VIG_0_CSC_1_OP_MODE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_VP_0_VIG_0_CSC_1_OP_MODE_ADDR,m,v,HWIO_MMSS_MDP_VP_0_VIG_0_CSC_1_OP_MODE_IN)
#define HWIO_MMSS_MDP_VP_0_VIG_0_CSC_1_OP_MODE_LUMAKEY_EN_BMSK                                         0x8
#define HWIO_MMSS_MDP_VP_0_VIG_0_CSC_1_OP_MODE_LUMAKEY_EN_SHFT                                         0x3
#define HWIO_MMSS_MDP_VP_0_VIG_0_CSC_1_OP_MODE_DST_DATA_FORMAT_BMSK                                    0x4
#define HWIO_MMSS_MDP_VP_0_VIG_0_CSC_1_OP_MODE_DST_DATA_FORMAT_SHFT                                    0x2
#define HWIO_MMSS_MDP_VP_0_VIG_0_CSC_1_OP_MODE_SRC_DATA_FORMAT_BMSK                                    0x2
#define HWIO_MMSS_MDP_VP_0_VIG_0_CSC_1_OP_MODE_SRC_DATA_FORMAT_SHFT                                    0x1
#define HWIO_MMSS_MDP_VP_0_VIG_0_CSC_1_OP_MODE_EN_BMSK                                                 0x1
#define HWIO_MMSS_MDP_VP_0_VIG_0_CSC_1_OP_MODE_EN_SHFT                                                 0x0

#define HWIO_MMSS_MDP_VP_0_VIG_0_CSC_1_MATRIX_COEFF_0_ADDR                                      (MMSS_MDP_VP_0_VIG_0_CSC_1_REG_BASE      + 0x00000004)
#define HWIO_MMSS_MDP_VP_0_VIG_0_CSC_1_MATRIX_COEFF_0_RMSK                                      0x1fff1fff
#define HWIO_MMSS_MDP_VP_0_VIG_0_CSC_1_MATRIX_COEFF_0_IN          \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_VIG_0_CSC_1_MATRIX_COEFF_0_ADDR, HWIO_MMSS_MDP_VP_0_VIG_0_CSC_1_MATRIX_COEFF_0_RMSK)
#define HWIO_MMSS_MDP_VP_0_VIG_0_CSC_1_MATRIX_COEFF_0_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_VIG_0_CSC_1_MATRIX_COEFF_0_ADDR, m)
#define HWIO_MMSS_MDP_VP_0_VIG_0_CSC_1_MATRIX_COEFF_0_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_VP_0_VIG_0_CSC_1_MATRIX_COEFF_0_ADDR,v)
#define HWIO_MMSS_MDP_VP_0_VIG_0_CSC_1_MATRIX_COEFF_0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_VP_0_VIG_0_CSC_1_MATRIX_COEFF_0_ADDR,m,v,HWIO_MMSS_MDP_VP_0_VIG_0_CSC_1_MATRIX_COEFF_0_IN)
#define HWIO_MMSS_MDP_VP_0_VIG_0_CSC_1_MATRIX_COEFF_0_COEFF_12_BMSK                             0x1fff0000
#define HWIO_MMSS_MDP_VP_0_VIG_0_CSC_1_MATRIX_COEFF_0_COEFF_12_SHFT                                   0x10
#define HWIO_MMSS_MDP_VP_0_VIG_0_CSC_1_MATRIX_COEFF_0_COEFF_11_BMSK                                 0x1fff
#define HWIO_MMSS_MDP_VP_0_VIG_0_CSC_1_MATRIX_COEFF_0_COEFF_11_SHFT                                    0x0

#define HWIO_MMSS_MDP_VP_0_VIG_0_CSC_1_MATRIX_COEFF_1_ADDR                                      (MMSS_MDP_VP_0_VIG_0_CSC_1_REG_BASE      + 0x00000008)
#define HWIO_MMSS_MDP_VP_0_VIG_0_CSC_1_MATRIX_COEFF_1_RMSK                                      0x1fff1fff
#define HWIO_MMSS_MDP_VP_0_VIG_0_CSC_1_MATRIX_COEFF_1_IN          \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_VIG_0_CSC_1_MATRIX_COEFF_1_ADDR, HWIO_MMSS_MDP_VP_0_VIG_0_CSC_1_MATRIX_COEFF_1_RMSK)
#define HWIO_MMSS_MDP_VP_0_VIG_0_CSC_1_MATRIX_COEFF_1_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_VIG_0_CSC_1_MATRIX_COEFF_1_ADDR, m)
#define HWIO_MMSS_MDP_VP_0_VIG_0_CSC_1_MATRIX_COEFF_1_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_VP_0_VIG_0_CSC_1_MATRIX_COEFF_1_ADDR,v)
#define HWIO_MMSS_MDP_VP_0_VIG_0_CSC_1_MATRIX_COEFF_1_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_VP_0_VIG_0_CSC_1_MATRIX_COEFF_1_ADDR,m,v,HWIO_MMSS_MDP_VP_0_VIG_0_CSC_1_MATRIX_COEFF_1_IN)
#define HWIO_MMSS_MDP_VP_0_VIG_0_CSC_1_MATRIX_COEFF_1_COEFF_21_BMSK                             0x1fff0000
#define HWIO_MMSS_MDP_VP_0_VIG_0_CSC_1_MATRIX_COEFF_1_COEFF_21_SHFT                                   0x10
#define HWIO_MMSS_MDP_VP_0_VIG_0_CSC_1_MATRIX_COEFF_1_COEFF_13_BMSK                                 0x1fff
#define HWIO_MMSS_MDP_VP_0_VIG_0_CSC_1_MATRIX_COEFF_1_COEFF_13_SHFT                                    0x0

#define HWIO_MMSS_MDP_VP_0_VIG_0_CSC_1_MATRIX_COEFF_2_ADDR                                      (MMSS_MDP_VP_0_VIG_0_CSC_1_REG_BASE      + 0x0000000c)
#define HWIO_MMSS_MDP_VP_0_VIG_0_CSC_1_MATRIX_COEFF_2_RMSK                                      0x1fff1fff
#define HWIO_MMSS_MDP_VP_0_VIG_0_CSC_1_MATRIX_COEFF_2_IN          \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_VIG_0_CSC_1_MATRIX_COEFF_2_ADDR, HWIO_MMSS_MDP_VP_0_VIG_0_CSC_1_MATRIX_COEFF_2_RMSK)
#define HWIO_MMSS_MDP_VP_0_VIG_0_CSC_1_MATRIX_COEFF_2_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_VIG_0_CSC_1_MATRIX_COEFF_2_ADDR, m)
#define HWIO_MMSS_MDP_VP_0_VIG_0_CSC_1_MATRIX_COEFF_2_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_VP_0_VIG_0_CSC_1_MATRIX_COEFF_2_ADDR,v)
#define HWIO_MMSS_MDP_VP_0_VIG_0_CSC_1_MATRIX_COEFF_2_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_VP_0_VIG_0_CSC_1_MATRIX_COEFF_2_ADDR,m,v,HWIO_MMSS_MDP_VP_0_VIG_0_CSC_1_MATRIX_COEFF_2_IN)
#define HWIO_MMSS_MDP_VP_0_VIG_0_CSC_1_MATRIX_COEFF_2_COEFF_23_BMSK                             0x1fff0000
#define HWIO_MMSS_MDP_VP_0_VIG_0_CSC_1_MATRIX_COEFF_2_COEFF_23_SHFT                                   0x10
#define HWIO_MMSS_MDP_VP_0_VIG_0_CSC_1_MATRIX_COEFF_2_COEFF_22_BMSK                                 0x1fff
#define HWIO_MMSS_MDP_VP_0_VIG_0_CSC_1_MATRIX_COEFF_2_COEFF_22_SHFT                                    0x0

#define HWIO_MMSS_MDP_VP_0_VIG_0_CSC_1_MATRIX_COEFF_3_ADDR                                      (MMSS_MDP_VP_0_VIG_0_CSC_1_REG_BASE      + 0x00000010)
#define HWIO_MMSS_MDP_VP_0_VIG_0_CSC_1_MATRIX_COEFF_3_RMSK                                      0x1fff1fff
#define HWIO_MMSS_MDP_VP_0_VIG_0_CSC_1_MATRIX_COEFF_3_IN          \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_VIG_0_CSC_1_MATRIX_COEFF_3_ADDR, HWIO_MMSS_MDP_VP_0_VIG_0_CSC_1_MATRIX_COEFF_3_RMSK)
#define HWIO_MMSS_MDP_VP_0_VIG_0_CSC_1_MATRIX_COEFF_3_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_VIG_0_CSC_1_MATRIX_COEFF_3_ADDR, m)
#define HWIO_MMSS_MDP_VP_0_VIG_0_CSC_1_MATRIX_COEFF_3_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_VP_0_VIG_0_CSC_1_MATRIX_COEFF_3_ADDR,v)
#define HWIO_MMSS_MDP_VP_0_VIG_0_CSC_1_MATRIX_COEFF_3_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_VP_0_VIG_0_CSC_1_MATRIX_COEFF_3_ADDR,m,v,HWIO_MMSS_MDP_VP_0_VIG_0_CSC_1_MATRIX_COEFF_3_IN)
#define HWIO_MMSS_MDP_VP_0_VIG_0_CSC_1_MATRIX_COEFF_3_COEFF_32_BMSK                             0x1fff0000
#define HWIO_MMSS_MDP_VP_0_VIG_0_CSC_1_MATRIX_COEFF_3_COEFF_32_SHFT                                   0x10
#define HWIO_MMSS_MDP_VP_0_VIG_0_CSC_1_MATRIX_COEFF_3_COEFF_31_BMSK                                 0x1fff
#define HWIO_MMSS_MDP_VP_0_VIG_0_CSC_1_MATRIX_COEFF_3_COEFF_31_SHFT                                    0x0

#define HWIO_MMSS_MDP_VP_0_VIG_0_CSC_1_MATRIX_COEFF_4_ADDR                                      (MMSS_MDP_VP_0_VIG_0_CSC_1_REG_BASE      + 0x00000014)
#define HWIO_MMSS_MDP_VP_0_VIG_0_CSC_1_MATRIX_COEFF_4_RMSK                                          0x1fff
#define HWIO_MMSS_MDP_VP_0_VIG_0_CSC_1_MATRIX_COEFF_4_IN          \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_VIG_0_CSC_1_MATRIX_COEFF_4_ADDR, HWIO_MMSS_MDP_VP_0_VIG_0_CSC_1_MATRIX_COEFF_4_RMSK)
#define HWIO_MMSS_MDP_VP_0_VIG_0_CSC_1_MATRIX_COEFF_4_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_VIG_0_CSC_1_MATRIX_COEFF_4_ADDR, m)
#define HWIO_MMSS_MDP_VP_0_VIG_0_CSC_1_MATRIX_COEFF_4_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_VP_0_VIG_0_CSC_1_MATRIX_COEFF_4_ADDR,v)
#define HWIO_MMSS_MDP_VP_0_VIG_0_CSC_1_MATRIX_COEFF_4_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_VP_0_VIG_0_CSC_1_MATRIX_COEFF_4_ADDR,m,v,HWIO_MMSS_MDP_VP_0_VIG_0_CSC_1_MATRIX_COEFF_4_IN)
#define HWIO_MMSS_MDP_VP_0_VIG_0_CSC_1_MATRIX_COEFF_4_COEFF_33_BMSK                                 0x1fff
#define HWIO_MMSS_MDP_VP_0_VIG_0_CSC_1_MATRIX_COEFF_4_COEFF_33_SHFT                                    0x0

#define HWIO_MMSS_MDP_VP_0_VIG_0_CSC_1_COMP_0_PRE_CLAMP_ADDR                                    (MMSS_MDP_VP_0_VIG_0_CSC_1_REG_BASE      + 0x00000018)
#define HWIO_MMSS_MDP_VP_0_VIG_0_CSC_1_COMP_0_PRE_CLAMP_RMSK                                     0x3ff03ff
#define HWIO_MMSS_MDP_VP_0_VIG_0_CSC_1_COMP_0_PRE_CLAMP_IN          \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_VIG_0_CSC_1_COMP_0_PRE_CLAMP_ADDR, HWIO_MMSS_MDP_VP_0_VIG_0_CSC_1_COMP_0_PRE_CLAMP_RMSK)
#define HWIO_MMSS_MDP_VP_0_VIG_0_CSC_1_COMP_0_PRE_CLAMP_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_VIG_0_CSC_1_COMP_0_PRE_CLAMP_ADDR, m)
#define HWIO_MMSS_MDP_VP_0_VIG_0_CSC_1_COMP_0_PRE_CLAMP_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_VP_0_VIG_0_CSC_1_COMP_0_PRE_CLAMP_ADDR,v)
#define HWIO_MMSS_MDP_VP_0_VIG_0_CSC_1_COMP_0_PRE_CLAMP_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_VP_0_VIG_0_CSC_1_COMP_0_PRE_CLAMP_ADDR,m,v,HWIO_MMSS_MDP_VP_0_VIG_0_CSC_1_COMP_0_PRE_CLAMP_IN)
#define HWIO_MMSS_MDP_VP_0_VIG_0_CSC_1_COMP_0_PRE_CLAMP_LOW_BMSK                                 0x3ff0000
#define HWIO_MMSS_MDP_VP_0_VIG_0_CSC_1_COMP_0_PRE_CLAMP_LOW_SHFT                                      0x10
#define HWIO_MMSS_MDP_VP_0_VIG_0_CSC_1_COMP_0_PRE_CLAMP_HIGH_BMSK                                    0x3ff
#define HWIO_MMSS_MDP_VP_0_VIG_0_CSC_1_COMP_0_PRE_CLAMP_HIGH_SHFT                                      0x0

#define HWIO_MMSS_MDP_VP_0_VIG_0_CSC_1_COMP_1_PRE_CLAMP_ADDR                                    (MMSS_MDP_VP_0_VIG_0_CSC_1_REG_BASE      + 0x0000001c)
#define HWIO_MMSS_MDP_VP_0_VIG_0_CSC_1_COMP_1_PRE_CLAMP_RMSK                                     0x3ff03ff
#define HWIO_MMSS_MDP_VP_0_VIG_0_CSC_1_COMP_1_PRE_CLAMP_IN          \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_VIG_0_CSC_1_COMP_1_PRE_CLAMP_ADDR, HWIO_MMSS_MDP_VP_0_VIG_0_CSC_1_COMP_1_PRE_CLAMP_RMSK)
#define HWIO_MMSS_MDP_VP_0_VIG_0_CSC_1_COMP_1_PRE_CLAMP_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_VIG_0_CSC_1_COMP_1_PRE_CLAMP_ADDR, m)
#define HWIO_MMSS_MDP_VP_0_VIG_0_CSC_1_COMP_1_PRE_CLAMP_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_VP_0_VIG_0_CSC_1_COMP_1_PRE_CLAMP_ADDR,v)
#define HWIO_MMSS_MDP_VP_0_VIG_0_CSC_1_COMP_1_PRE_CLAMP_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_VP_0_VIG_0_CSC_1_COMP_1_PRE_CLAMP_ADDR,m,v,HWIO_MMSS_MDP_VP_0_VIG_0_CSC_1_COMP_1_PRE_CLAMP_IN)
#define HWIO_MMSS_MDP_VP_0_VIG_0_CSC_1_COMP_1_PRE_CLAMP_LOW_BMSK                                 0x3ff0000
#define HWIO_MMSS_MDP_VP_0_VIG_0_CSC_1_COMP_1_PRE_CLAMP_LOW_SHFT                                      0x10
#define HWIO_MMSS_MDP_VP_0_VIG_0_CSC_1_COMP_1_PRE_CLAMP_HIGH_BMSK                                    0x3ff
#define HWIO_MMSS_MDP_VP_0_VIG_0_CSC_1_COMP_1_PRE_CLAMP_HIGH_SHFT                                      0x0

#define HWIO_MMSS_MDP_VP_0_VIG_0_CSC_1_COMP_2_PRE_CLAMP_ADDR                                    (MMSS_MDP_VP_0_VIG_0_CSC_1_REG_BASE      + 0x00000020)
#define HWIO_MMSS_MDP_VP_0_VIG_0_CSC_1_COMP_2_PRE_CLAMP_RMSK                                     0x3ff03ff
#define HWIO_MMSS_MDP_VP_0_VIG_0_CSC_1_COMP_2_PRE_CLAMP_IN          \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_VIG_0_CSC_1_COMP_2_PRE_CLAMP_ADDR, HWIO_MMSS_MDP_VP_0_VIG_0_CSC_1_COMP_2_PRE_CLAMP_RMSK)
#define HWIO_MMSS_MDP_VP_0_VIG_0_CSC_1_COMP_2_PRE_CLAMP_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_VIG_0_CSC_1_COMP_2_PRE_CLAMP_ADDR, m)
#define HWIO_MMSS_MDP_VP_0_VIG_0_CSC_1_COMP_2_PRE_CLAMP_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_VP_0_VIG_0_CSC_1_COMP_2_PRE_CLAMP_ADDR,v)
#define HWIO_MMSS_MDP_VP_0_VIG_0_CSC_1_COMP_2_PRE_CLAMP_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_VP_0_VIG_0_CSC_1_COMP_2_PRE_CLAMP_ADDR,m,v,HWIO_MMSS_MDP_VP_0_VIG_0_CSC_1_COMP_2_PRE_CLAMP_IN)
#define HWIO_MMSS_MDP_VP_0_VIG_0_CSC_1_COMP_2_PRE_CLAMP_LOW_BMSK                                 0x3ff0000
#define HWIO_MMSS_MDP_VP_0_VIG_0_CSC_1_COMP_2_PRE_CLAMP_LOW_SHFT                                      0x10
#define HWIO_MMSS_MDP_VP_0_VIG_0_CSC_1_COMP_2_PRE_CLAMP_HIGH_BMSK                                    0x3ff
#define HWIO_MMSS_MDP_VP_0_VIG_0_CSC_1_COMP_2_PRE_CLAMP_HIGH_SHFT                                      0x0

#define HWIO_MMSS_MDP_VP_0_VIG_0_CSC_1_COMP_0_POST_CLAMP_ADDR                                   (MMSS_MDP_VP_0_VIG_0_CSC_1_REG_BASE      + 0x00000024)
#define HWIO_MMSS_MDP_VP_0_VIG_0_CSC_1_COMP_0_POST_CLAMP_RMSK                                    0x3ff03ff
#define HWIO_MMSS_MDP_VP_0_VIG_0_CSC_1_COMP_0_POST_CLAMP_IN          \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_VIG_0_CSC_1_COMP_0_POST_CLAMP_ADDR, HWIO_MMSS_MDP_VP_0_VIG_0_CSC_1_COMP_0_POST_CLAMP_RMSK)
#define HWIO_MMSS_MDP_VP_0_VIG_0_CSC_1_COMP_0_POST_CLAMP_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_VIG_0_CSC_1_COMP_0_POST_CLAMP_ADDR, m)
#define HWIO_MMSS_MDP_VP_0_VIG_0_CSC_1_COMP_0_POST_CLAMP_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_VP_0_VIG_0_CSC_1_COMP_0_POST_CLAMP_ADDR,v)
#define HWIO_MMSS_MDP_VP_0_VIG_0_CSC_1_COMP_0_POST_CLAMP_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_VP_0_VIG_0_CSC_1_COMP_0_POST_CLAMP_ADDR,m,v,HWIO_MMSS_MDP_VP_0_VIG_0_CSC_1_COMP_0_POST_CLAMP_IN)
#define HWIO_MMSS_MDP_VP_0_VIG_0_CSC_1_COMP_0_POST_CLAMP_LOW_BMSK                                0x3ff0000
#define HWIO_MMSS_MDP_VP_0_VIG_0_CSC_1_COMP_0_POST_CLAMP_LOW_SHFT                                     0x10
#define HWIO_MMSS_MDP_VP_0_VIG_0_CSC_1_COMP_0_POST_CLAMP_HIGH_BMSK                                   0x3ff
#define HWIO_MMSS_MDP_VP_0_VIG_0_CSC_1_COMP_0_POST_CLAMP_HIGH_SHFT                                     0x0

#define HWIO_MMSS_MDP_VP_0_VIG_0_CSC_1_COMP_1_POST_CLAMP_ADDR                                   (MMSS_MDP_VP_0_VIG_0_CSC_1_REG_BASE      + 0x00000028)
#define HWIO_MMSS_MDP_VP_0_VIG_0_CSC_1_COMP_1_POST_CLAMP_RMSK                                    0x3ff03ff
#define HWIO_MMSS_MDP_VP_0_VIG_0_CSC_1_COMP_1_POST_CLAMP_IN          \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_VIG_0_CSC_1_COMP_1_POST_CLAMP_ADDR, HWIO_MMSS_MDP_VP_0_VIG_0_CSC_1_COMP_1_POST_CLAMP_RMSK)
#define HWIO_MMSS_MDP_VP_0_VIG_0_CSC_1_COMP_1_POST_CLAMP_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_VIG_0_CSC_1_COMP_1_POST_CLAMP_ADDR, m)
#define HWIO_MMSS_MDP_VP_0_VIG_0_CSC_1_COMP_1_POST_CLAMP_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_VP_0_VIG_0_CSC_1_COMP_1_POST_CLAMP_ADDR,v)
#define HWIO_MMSS_MDP_VP_0_VIG_0_CSC_1_COMP_1_POST_CLAMP_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_VP_0_VIG_0_CSC_1_COMP_1_POST_CLAMP_ADDR,m,v,HWIO_MMSS_MDP_VP_0_VIG_0_CSC_1_COMP_1_POST_CLAMP_IN)
#define HWIO_MMSS_MDP_VP_0_VIG_0_CSC_1_COMP_1_POST_CLAMP_LOW_BMSK                                0x3ff0000
#define HWIO_MMSS_MDP_VP_0_VIG_0_CSC_1_COMP_1_POST_CLAMP_LOW_SHFT                                     0x10
#define HWIO_MMSS_MDP_VP_0_VIG_0_CSC_1_COMP_1_POST_CLAMP_HIGH_BMSK                                   0x3ff
#define HWIO_MMSS_MDP_VP_0_VIG_0_CSC_1_COMP_1_POST_CLAMP_HIGH_SHFT                                     0x0

#define HWIO_MMSS_MDP_VP_0_VIG_0_CSC_1_COMP_2_POST_CLAMP_ADDR                                   (MMSS_MDP_VP_0_VIG_0_CSC_1_REG_BASE      + 0x0000002c)
#define HWIO_MMSS_MDP_VP_0_VIG_0_CSC_1_COMP_2_POST_CLAMP_RMSK                                    0x3ff03ff
#define HWIO_MMSS_MDP_VP_0_VIG_0_CSC_1_COMP_2_POST_CLAMP_IN          \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_VIG_0_CSC_1_COMP_2_POST_CLAMP_ADDR, HWIO_MMSS_MDP_VP_0_VIG_0_CSC_1_COMP_2_POST_CLAMP_RMSK)
#define HWIO_MMSS_MDP_VP_0_VIG_0_CSC_1_COMP_2_POST_CLAMP_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_VIG_0_CSC_1_COMP_2_POST_CLAMP_ADDR, m)
#define HWIO_MMSS_MDP_VP_0_VIG_0_CSC_1_COMP_2_POST_CLAMP_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_VP_0_VIG_0_CSC_1_COMP_2_POST_CLAMP_ADDR,v)
#define HWIO_MMSS_MDP_VP_0_VIG_0_CSC_1_COMP_2_POST_CLAMP_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_VP_0_VIG_0_CSC_1_COMP_2_POST_CLAMP_ADDR,m,v,HWIO_MMSS_MDP_VP_0_VIG_0_CSC_1_COMP_2_POST_CLAMP_IN)
#define HWIO_MMSS_MDP_VP_0_VIG_0_CSC_1_COMP_2_POST_CLAMP_LOW_BMSK                                0x3ff0000
#define HWIO_MMSS_MDP_VP_0_VIG_0_CSC_1_COMP_2_POST_CLAMP_LOW_SHFT                                     0x10
#define HWIO_MMSS_MDP_VP_0_VIG_0_CSC_1_COMP_2_POST_CLAMP_HIGH_BMSK                                   0x3ff
#define HWIO_MMSS_MDP_VP_0_VIG_0_CSC_1_COMP_2_POST_CLAMP_HIGH_SHFT                                     0x0

#define HWIO_MMSS_MDP_VP_0_VIG_0_CSC_1_COMP_0_PRE_BIAS_ADDR                                     (MMSS_MDP_VP_0_VIG_0_CSC_1_REG_BASE      + 0x00000030)
#define HWIO_MMSS_MDP_VP_0_VIG_0_CSC_1_COMP_0_PRE_BIAS_RMSK                                       0xff07ff
#define HWIO_MMSS_MDP_VP_0_VIG_0_CSC_1_COMP_0_PRE_BIAS_IN          \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_VIG_0_CSC_1_COMP_0_PRE_BIAS_ADDR, HWIO_MMSS_MDP_VP_0_VIG_0_CSC_1_COMP_0_PRE_BIAS_RMSK)
#define HWIO_MMSS_MDP_VP_0_VIG_0_CSC_1_COMP_0_PRE_BIAS_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_VIG_0_CSC_1_COMP_0_PRE_BIAS_ADDR, m)
#define HWIO_MMSS_MDP_VP_0_VIG_0_CSC_1_COMP_0_PRE_BIAS_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_VP_0_VIG_0_CSC_1_COMP_0_PRE_BIAS_ADDR,v)
#define HWIO_MMSS_MDP_VP_0_VIG_0_CSC_1_COMP_0_PRE_BIAS_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_VP_0_VIG_0_CSC_1_COMP_0_PRE_BIAS_ADDR,m,v,HWIO_MMSS_MDP_VP_0_VIG_0_CSC_1_COMP_0_PRE_BIAS_IN)
#define HWIO_MMSS_MDP_VP_0_VIG_0_CSC_1_COMP_0_PRE_BIAS_LUMAKEY_THR_BMSK                           0xff0000
#define HWIO_MMSS_MDP_VP_0_VIG_0_CSC_1_COMP_0_PRE_BIAS_LUMAKEY_THR_SHFT                               0x10
#define HWIO_MMSS_MDP_VP_0_VIG_0_CSC_1_COMP_0_PRE_BIAS_VALUE_BMSK                                    0x7ff
#define HWIO_MMSS_MDP_VP_0_VIG_0_CSC_1_COMP_0_PRE_BIAS_VALUE_SHFT                                      0x0

#define HWIO_MMSS_MDP_VP_0_VIG_0_CSC_1_COMP_1_PRE_BIAS_ADDR                                     (MMSS_MDP_VP_0_VIG_0_CSC_1_REG_BASE      + 0x00000034)
#define HWIO_MMSS_MDP_VP_0_VIG_0_CSC_1_COMP_1_PRE_BIAS_RMSK                                          0x7ff
#define HWIO_MMSS_MDP_VP_0_VIG_0_CSC_1_COMP_1_PRE_BIAS_IN          \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_VIG_0_CSC_1_COMP_1_PRE_BIAS_ADDR, HWIO_MMSS_MDP_VP_0_VIG_0_CSC_1_COMP_1_PRE_BIAS_RMSK)
#define HWIO_MMSS_MDP_VP_0_VIG_0_CSC_1_COMP_1_PRE_BIAS_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_VIG_0_CSC_1_COMP_1_PRE_BIAS_ADDR, m)
#define HWIO_MMSS_MDP_VP_0_VIG_0_CSC_1_COMP_1_PRE_BIAS_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_VP_0_VIG_0_CSC_1_COMP_1_PRE_BIAS_ADDR,v)
#define HWIO_MMSS_MDP_VP_0_VIG_0_CSC_1_COMP_1_PRE_BIAS_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_VP_0_VIG_0_CSC_1_COMP_1_PRE_BIAS_ADDR,m,v,HWIO_MMSS_MDP_VP_0_VIG_0_CSC_1_COMP_1_PRE_BIAS_IN)
#define HWIO_MMSS_MDP_VP_0_VIG_0_CSC_1_COMP_1_PRE_BIAS_VALUE_BMSK                                    0x7ff
#define HWIO_MMSS_MDP_VP_0_VIG_0_CSC_1_COMP_1_PRE_BIAS_VALUE_SHFT                                      0x0

#define HWIO_MMSS_MDP_VP_0_VIG_0_CSC_1_COMP_2_PRE_BIAS_ADDR                                     (MMSS_MDP_VP_0_VIG_0_CSC_1_REG_BASE      + 0x00000038)
#define HWIO_MMSS_MDP_VP_0_VIG_0_CSC_1_COMP_2_PRE_BIAS_RMSK                                          0x7ff
#define HWIO_MMSS_MDP_VP_0_VIG_0_CSC_1_COMP_2_PRE_BIAS_IN          \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_VIG_0_CSC_1_COMP_2_PRE_BIAS_ADDR, HWIO_MMSS_MDP_VP_0_VIG_0_CSC_1_COMP_2_PRE_BIAS_RMSK)
#define HWIO_MMSS_MDP_VP_0_VIG_0_CSC_1_COMP_2_PRE_BIAS_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_VIG_0_CSC_1_COMP_2_PRE_BIAS_ADDR, m)
#define HWIO_MMSS_MDP_VP_0_VIG_0_CSC_1_COMP_2_PRE_BIAS_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_VP_0_VIG_0_CSC_1_COMP_2_PRE_BIAS_ADDR,v)
#define HWIO_MMSS_MDP_VP_0_VIG_0_CSC_1_COMP_2_PRE_BIAS_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_VP_0_VIG_0_CSC_1_COMP_2_PRE_BIAS_ADDR,m,v,HWIO_MMSS_MDP_VP_0_VIG_0_CSC_1_COMP_2_PRE_BIAS_IN)
#define HWIO_MMSS_MDP_VP_0_VIG_0_CSC_1_COMP_2_PRE_BIAS_VALUE_BMSK                                    0x7ff
#define HWIO_MMSS_MDP_VP_0_VIG_0_CSC_1_COMP_2_PRE_BIAS_VALUE_SHFT                                      0x0

#define HWIO_MMSS_MDP_VP_0_VIG_0_CSC_1_COMP_0_POST_BIAS_ADDR                                    (MMSS_MDP_VP_0_VIG_0_CSC_1_REG_BASE      + 0x0000003c)
#define HWIO_MMSS_MDP_VP_0_VIG_0_CSC_1_COMP_0_POST_BIAS_RMSK                                         0x7ff
#define HWIO_MMSS_MDP_VP_0_VIG_0_CSC_1_COMP_0_POST_BIAS_IN          \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_VIG_0_CSC_1_COMP_0_POST_BIAS_ADDR, HWIO_MMSS_MDP_VP_0_VIG_0_CSC_1_COMP_0_POST_BIAS_RMSK)
#define HWIO_MMSS_MDP_VP_0_VIG_0_CSC_1_COMP_0_POST_BIAS_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_VIG_0_CSC_1_COMP_0_POST_BIAS_ADDR, m)
#define HWIO_MMSS_MDP_VP_0_VIG_0_CSC_1_COMP_0_POST_BIAS_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_VP_0_VIG_0_CSC_1_COMP_0_POST_BIAS_ADDR,v)
#define HWIO_MMSS_MDP_VP_0_VIG_0_CSC_1_COMP_0_POST_BIAS_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_VP_0_VIG_0_CSC_1_COMP_0_POST_BIAS_ADDR,m,v,HWIO_MMSS_MDP_VP_0_VIG_0_CSC_1_COMP_0_POST_BIAS_IN)
#define HWIO_MMSS_MDP_VP_0_VIG_0_CSC_1_COMP_0_POST_BIAS_VALUE_BMSK                                   0x7ff
#define HWIO_MMSS_MDP_VP_0_VIG_0_CSC_1_COMP_0_POST_BIAS_VALUE_SHFT                                     0x0

#define HWIO_MMSS_MDP_VP_0_VIG_0_CSC_1_COMP_1_POST_BIAS_ADDR                                    (MMSS_MDP_VP_0_VIG_0_CSC_1_REG_BASE      + 0x00000040)
#define HWIO_MMSS_MDP_VP_0_VIG_0_CSC_1_COMP_1_POST_BIAS_RMSK                                         0x7ff
#define HWIO_MMSS_MDP_VP_0_VIG_0_CSC_1_COMP_1_POST_BIAS_IN          \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_VIG_0_CSC_1_COMP_1_POST_BIAS_ADDR, HWIO_MMSS_MDP_VP_0_VIG_0_CSC_1_COMP_1_POST_BIAS_RMSK)
#define HWIO_MMSS_MDP_VP_0_VIG_0_CSC_1_COMP_1_POST_BIAS_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_VIG_0_CSC_1_COMP_1_POST_BIAS_ADDR, m)
#define HWIO_MMSS_MDP_VP_0_VIG_0_CSC_1_COMP_1_POST_BIAS_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_VP_0_VIG_0_CSC_1_COMP_1_POST_BIAS_ADDR,v)
#define HWIO_MMSS_MDP_VP_0_VIG_0_CSC_1_COMP_1_POST_BIAS_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_VP_0_VIG_0_CSC_1_COMP_1_POST_BIAS_ADDR,m,v,HWIO_MMSS_MDP_VP_0_VIG_0_CSC_1_COMP_1_POST_BIAS_IN)
#define HWIO_MMSS_MDP_VP_0_VIG_0_CSC_1_COMP_1_POST_BIAS_VALUE_BMSK                                   0x7ff
#define HWIO_MMSS_MDP_VP_0_VIG_0_CSC_1_COMP_1_POST_BIAS_VALUE_SHFT                                     0x0

#define HWIO_MMSS_MDP_VP_0_VIG_0_CSC_1_COMP_2_POST_BIAS_ADDR                                    (MMSS_MDP_VP_0_VIG_0_CSC_1_REG_BASE      + 0x00000044)
#define HWIO_MMSS_MDP_VP_0_VIG_0_CSC_1_COMP_2_POST_BIAS_RMSK                                         0x7ff
#define HWIO_MMSS_MDP_VP_0_VIG_0_CSC_1_COMP_2_POST_BIAS_IN          \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_VIG_0_CSC_1_COMP_2_POST_BIAS_ADDR, HWIO_MMSS_MDP_VP_0_VIG_0_CSC_1_COMP_2_POST_BIAS_RMSK)
#define HWIO_MMSS_MDP_VP_0_VIG_0_CSC_1_COMP_2_POST_BIAS_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_VIG_0_CSC_1_COMP_2_POST_BIAS_ADDR, m)
#define HWIO_MMSS_MDP_VP_0_VIG_0_CSC_1_COMP_2_POST_BIAS_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_VP_0_VIG_0_CSC_1_COMP_2_POST_BIAS_ADDR,v)
#define HWIO_MMSS_MDP_VP_0_VIG_0_CSC_1_COMP_2_POST_BIAS_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_VP_0_VIG_0_CSC_1_COMP_2_POST_BIAS_ADDR,m,v,HWIO_MMSS_MDP_VP_0_VIG_0_CSC_1_COMP_2_POST_BIAS_IN)
#define HWIO_MMSS_MDP_VP_0_VIG_0_CSC_1_COMP_2_POST_BIAS_VALUE_BMSK                                   0x7ff
#define HWIO_MMSS_MDP_VP_0_VIG_0_CSC_1_COMP_2_POST_BIAS_VALUE_SHFT                                     0x0

#define HWIO_MMSS_MDP_VP_0_VIG_0_CSC_1_CSC_10_CLK_CTRL_ADDR                                     (MMSS_MDP_VP_0_VIG_0_CSC_1_REG_BASE      + 0x00000048)
#define HWIO_MMSS_MDP_VP_0_VIG_0_CSC_1_CSC_10_CLK_CTRL_RMSK                                            0xf
#define HWIO_MMSS_MDP_VP_0_VIG_0_CSC_1_CSC_10_CLK_CTRL_IN          \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_VIG_0_CSC_1_CSC_10_CLK_CTRL_ADDR, HWIO_MMSS_MDP_VP_0_VIG_0_CSC_1_CSC_10_CLK_CTRL_RMSK)
#define HWIO_MMSS_MDP_VP_0_VIG_0_CSC_1_CSC_10_CLK_CTRL_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_VIG_0_CSC_1_CSC_10_CLK_CTRL_ADDR, m)
#define HWIO_MMSS_MDP_VP_0_VIG_0_CSC_1_CSC_10_CLK_CTRL_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_VP_0_VIG_0_CSC_1_CSC_10_CLK_CTRL_ADDR,v)
#define HWIO_MMSS_MDP_VP_0_VIG_0_CSC_1_CSC_10_CLK_CTRL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_VP_0_VIG_0_CSC_1_CSC_10_CLK_CTRL_ADDR,m,v,HWIO_MMSS_MDP_VP_0_VIG_0_CSC_1_CSC_10_CLK_CTRL_IN)
#define HWIO_MMSS_MDP_VP_0_VIG_0_CSC_1_CSC_10_CLK_CTRL_CSC_10_CLK_HYSTERISIS_CTRL_BMSK                 0xc
#define HWIO_MMSS_MDP_VP_0_VIG_0_CSC_1_CSC_10_CLK_CTRL_CSC_10_CLK_HYSTERISIS_CTRL_SHFT                 0x2
#define HWIO_MMSS_MDP_VP_0_VIG_0_CSC_1_CSC_10_CLK_CTRL_CSC_10_CLK_FORCE_OFF_BMSK                       0x2
#define HWIO_MMSS_MDP_VP_0_VIG_0_CSC_1_CSC_10_CLK_CTRL_CSC_10_CLK_FORCE_OFF_SHFT                       0x1
#define HWIO_MMSS_MDP_VP_0_VIG_0_CSC_1_CSC_10_CLK_CTRL_CSC_10_CLK_FORCE_ON_BMSK                        0x1
#define HWIO_MMSS_MDP_VP_0_VIG_0_CSC_1_CSC_10_CLK_CTRL_CSC_10_CLK_FORCE_ON_SHFT                        0x0

#define HWIO_MMSS_MDP_VP_0_VIG_0_CSC_1_CSC_10_CLK_STATUS_ADDR                                   (MMSS_MDP_VP_0_VIG_0_CSC_1_REG_BASE      + 0x0000004c)
#define HWIO_MMSS_MDP_VP_0_VIG_0_CSC_1_CSC_10_CLK_STATUS_RMSK                                          0x1
#define HWIO_MMSS_MDP_VP_0_VIG_0_CSC_1_CSC_10_CLK_STATUS_IN          \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_VIG_0_CSC_1_CSC_10_CLK_STATUS_ADDR, HWIO_MMSS_MDP_VP_0_VIG_0_CSC_1_CSC_10_CLK_STATUS_RMSK)
#define HWIO_MMSS_MDP_VP_0_VIG_0_CSC_1_CSC_10_CLK_STATUS_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_VIG_0_CSC_1_CSC_10_CLK_STATUS_ADDR, m)
#define HWIO_MMSS_MDP_VP_0_VIG_0_CSC_1_CSC_10_CLK_STATUS_CSC_10_CLK_ACTIVE_BMSK                        0x1
#define HWIO_MMSS_MDP_VP_0_VIG_0_CSC_1_CSC_10_CLK_STATUS_CSC_10_CLK_ACTIVE_SHFT                        0x0

/*----------------------------------------------------------------------------
 * MODULE: MMSS_MDP_VP_0_VIG_0_PCC
 *--------------------------------------------------------------------------*/

#define HWIO_MMSS_MDP_VP_0_VIG_0_PCC_MODE_ADDR                                (MMSS_MDP_VP_0_VIG_0_PCC_REG_BASE      + 0x00000000)
#define HWIO_MMSS_MDP_VP_0_VIG_0_PCC_MODE_RMSK                                     0x101
#define HWIO_MMSS_MDP_VP_0_VIG_0_PCC_MODE_IN          \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_VIG_0_PCC_MODE_ADDR, HWIO_MMSS_MDP_VP_0_VIG_0_PCC_MODE_RMSK)
#define HWIO_MMSS_MDP_VP_0_VIG_0_PCC_MODE_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_VIG_0_PCC_MODE_ADDR, m)
#define HWIO_MMSS_MDP_VP_0_VIG_0_PCC_MODE_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_VP_0_VIG_0_PCC_MODE_ADDR,v)
#define HWIO_MMSS_MDP_VP_0_VIG_0_PCC_MODE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_VP_0_VIG_0_PCC_MODE_ADDR,m,v,HWIO_MMSS_MDP_VP_0_VIG_0_PCC_MODE_IN)
#define HWIO_MMSS_MDP_VP_0_VIG_0_PCC_MODE_PCC_CLK_FORCE_ON_BMSK                    0x100
#define HWIO_MMSS_MDP_VP_0_VIG_0_PCC_MODE_PCC_CLK_FORCE_ON_SHFT                      0x8
#define HWIO_MMSS_MDP_VP_0_VIG_0_PCC_MODE_PCC_EN_BMSK                                0x1
#define HWIO_MMSS_MDP_VP_0_VIG_0_PCC_MODE_PCC_EN_SHFT                                0x0

#define HWIO_MMSS_MDP_VP_0_VIG_0_PCC_RED_CONSTANT_COEFF_ADDR                  (MMSS_MDP_VP_0_VIG_0_PCC_REG_BASE      + 0x00000004)
#define HWIO_MMSS_MDP_VP_0_VIG_0_PCC_RED_CONSTANT_COEFF_RMSK                      0xffff
#define HWIO_MMSS_MDP_VP_0_VIG_0_PCC_RED_CONSTANT_COEFF_IN          \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_VIG_0_PCC_RED_CONSTANT_COEFF_ADDR, HWIO_MMSS_MDP_VP_0_VIG_0_PCC_RED_CONSTANT_COEFF_RMSK)
#define HWIO_MMSS_MDP_VP_0_VIG_0_PCC_RED_CONSTANT_COEFF_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_VIG_0_PCC_RED_CONSTANT_COEFF_ADDR, m)
#define HWIO_MMSS_MDP_VP_0_VIG_0_PCC_RED_CONSTANT_COEFF_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_VP_0_VIG_0_PCC_RED_CONSTANT_COEFF_ADDR,v)
#define HWIO_MMSS_MDP_VP_0_VIG_0_PCC_RED_CONSTANT_COEFF_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_VP_0_VIG_0_PCC_RED_CONSTANT_COEFF_ADDR,m,v,HWIO_MMSS_MDP_VP_0_VIG_0_PCC_RED_CONSTANT_COEFF_IN)
#define HWIO_MMSS_MDP_VP_0_VIG_0_PCC_RED_CONSTANT_COEFF_COEFF_BMSK                0xffff
#define HWIO_MMSS_MDP_VP_0_VIG_0_PCC_RED_CONSTANT_COEFF_COEFF_SHFT                   0x0

#define HWIO_MMSS_MDP_VP_0_VIG_0_PCC_GREEN_CONSTANT_COEFF_ADDR                (MMSS_MDP_VP_0_VIG_0_PCC_REG_BASE      + 0x00000008)
#define HWIO_MMSS_MDP_VP_0_VIG_0_PCC_GREEN_CONSTANT_COEFF_RMSK                    0xffff
#define HWIO_MMSS_MDP_VP_0_VIG_0_PCC_GREEN_CONSTANT_COEFF_IN          \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_VIG_0_PCC_GREEN_CONSTANT_COEFF_ADDR, HWIO_MMSS_MDP_VP_0_VIG_0_PCC_GREEN_CONSTANT_COEFF_RMSK)
#define HWIO_MMSS_MDP_VP_0_VIG_0_PCC_GREEN_CONSTANT_COEFF_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_VIG_0_PCC_GREEN_CONSTANT_COEFF_ADDR, m)
#define HWIO_MMSS_MDP_VP_0_VIG_0_PCC_GREEN_CONSTANT_COEFF_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_VP_0_VIG_0_PCC_GREEN_CONSTANT_COEFF_ADDR,v)
#define HWIO_MMSS_MDP_VP_0_VIG_0_PCC_GREEN_CONSTANT_COEFF_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_VP_0_VIG_0_PCC_GREEN_CONSTANT_COEFF_ADDR,m,v,HWIO_MMSS_MDP_VP_0_VIG_0_PCC_GREEN_CONSTANT_COEFF_IN)
#define HWIO_MMSS_MDP_VP_0_VIG_0_PCC_GREEN_CONSTANT_COEFF_COEFF_BMSK              0xffff
#define HWIO_MMSS_MDP_VP_0_VIG_0_PCC_GREEN_CONSTANT_COEFF_COEFF_SHFT                 0x0

#define HWIO_MMSS_MDP_VP_0_VIG_0_PCC_BLUE_CONSTANT_COEFF_ADDR                 (MMSS_MDP_VP_0_VIG_0_PCC_REG_BASE      + 0x0000000c)
#define HWIO_MMSS_MDP_VP_0_VIG_0_PCC_BLUE_CONSTANT_COEFF_RMSK                     0xffff
#define HWIO_MMSS_MDP_VP_0_VIG_0_PCC_BLUE_CONSTANT_COEFF_IN          \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_VIG_0_PCC_BLUE_CONSTANT_COEFF_ADDR, HWIO_MMSS_MDP_VP_0_VIG_0_PCC_BLUE_CONSTANT_COEFF_RMSK)
#define HWIO_MMSS_MDP_VP_0_VIG_0_PCC_BLUE_CONSTANT_COEFF_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_VIG_0_PCC_BLUE_CONSTANT_COEFF_ADDR, m)
#define HWIO_MMSS_MDP_VP_0_VIG_0_PCC_BLUE_CONSTANT_COEFF_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_VP_0_VIG_0_PCC_BLUE_CONSTANT_COEFF_ADDR,v)
#define HWIO_MMSS_MDP_VP_0_VIG_0_PCC_BLUE_CONSTANT_COEFF_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_VP_0_VIG_0_PCC_BLUE_CONSTANT_COEFF_ADDR,m,v,HWIO_MMSS_MDP_VP_0_VIG_0_PCC_BLUE_CONSTANT_COEFF_IN)
#define HWIO_MMSS_MDP_VP_0_VIG_0_PCC_BLUE_CONSTANT_COEFF_COEFF_BMSK               0xffff
#define HWIO_MMSS_MDP_VP_0_VIG_0_PCC_BLUE_CONSTANT_COEFF_COEFF_SHFT                  0x0

#define HWIO_MMSS_MDP_VP_0_VIG_0_PCC_RED_R_COEFF_ADDR                         (MMSS_MDP_VP_0_VIG_0_PCC_REG_BASE      + 0x00000010)
#define HWIO_MMSS_MDP_VP_0_VIG_0_PCC_RED_R_COEFF_RMSK                            0x3ffff
#define HWIO_MMSS_MDP_VP_0_VIG_0_PCC_RED_R_COEFF_IN          \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_VIG_0_PCC_RED_R_COEFF_ADDR, HWIO_MMSS_MDP_VP_0_VIG_0_PCC_RED_R_COEFF_RMSK)
#define HWIO_MMSS_MDP_VP_0_VIG_0_PCC_RED_R_COEFF_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_VIG_0_PCC_RED_R_COEFF_ADDR, m)
#define HWIO_MMSS_MDP_VP_0_VIG_0_PCC_RED_R_COEFF_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_VP_0_VIG_0_PCC_RED_R_COEFF_ADDR,v)
#define HWIO_MMSS_MDP_VP_0_VIG_0_PCC_RED_R_COEFF_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_VP_0_VIG_0_PCC_RED_R_COEFF_ADDR,m,v,HWIO_MMSS_MDP_VP_0_VIG_0_PCC_RED_R_COEFF_IN)
#define HWIO_MMSS_MDP_VP_0_VIG_0_PCC_RED_R_COEFF_COEFF_BMSK                      0x3ffff
#define HWIO_MMSS_MDP_VP_0_VIG_0_PCC_RED_R_COEFF_COEFF_SHFT                          0x0

#define HWIO_MMSS_MDP_VP_0_VIG_0_PCC_GREEN_R_COEFF_ADDR                       (MMSS_MDP_VP_0_VIG_0_PCC_REG_BASE      + 0x00000014)
#define HWIO_MMSS_MDP_VP_0_VIG_0_PCC_GREEN_R_COEFF_RMSK                          0x3ffff
#define HWIO_MMSS_MDP_VP_0_VIG_0_PCC_GREEN_R_COEFF_IN          \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_VIG_0_PCC_GREEN_R_COEFF_ADDR, HWIO_MMSS_MDP_VP_0_VIG_0_PCC_GREEN_R_COEFF_RMSK)
#define HWIO_MMSS_MDP_VP_0_VIG_0_PCC_GREEN_R_COEFF_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_VIG_0_PCC_GREEN_R_COEFF_ADDR, m)
#define HWIO_MMSS_MDP_VP_0_VIG_0_PCC_GREEN_R_COEFF_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_VP_0_VIG_0_PCC_GREEN_R_COEFF_ADDR,v)
#define HWIO_MMSS_MDP_VP_0_VIG_0_PCC_GREEN_R_COEFF_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_VP_0_VIG_0_PCC_GREEN_R_COEFF_ADDR,m,v,HWIO_MMSS_MDP_VP_0_VIG_0_PCC_GREEN_R_COEFF_IN)
#define HWIO_MMSS_MDP_VP_0_VIG_0_PCC_GREEN_R_COEFF_COEFF_BMSK                    0x3ffff
#define HWIO_MMSS_MDP_VP_0_VIG_0_PCC_GREEN_R_COEFF_COEFF_SHFT                        0x0

#define HWIO_MMSS_MDP_VP_0_VIG_0_PCC_BLUE_R_COEFF_ADDR                        (MMSS_MDP_VP_0_VIG_0_PCC_REG_BASE      + 0x00000018)
#define HWIO_MMSS_MDP_VP_0_VIG_0_PCC_BLUE_R_COEFF_RMSK                           0x3ffff
#define HWIO_MMSS_MDP_VP_0_VIG_0_PCC_BLUE_R_COEFF_IN          \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_VIG_0_PCC_BLUE_R_COEFF_ADDR, HWIO_MMSS_MDP_VP_0_VIG_0_PCC_BLUE_R_COEFF_RMSK)
#define HWIO_MMSS_MDP_VP_0_VIG_0_PCC_BLUE_R_COEFF_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_VIG_0_PCC_BLUE_R_COEFF_ADDR, m)
#define HWIO_MMSS_MDP_VP_0_VIG_0_PCC_BLUE_R_COEFF_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_VP_0_VIG_0_PCC_BLUE_R_COEFF_ADDR,v)
#define HWIO_MMSS_MDP_VP_0_VIG_0_PCC_BLUE_R_COEFF_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_VP_0_VIG_0_PCC_BLUE_R_COEFF_ADDR,m,v,HWIO_MMSS_MDP_VP_0_VIG_0_PCC_BLUE_R_COEFF_IN)
#define HWIO_MMSS_MDP_VP_0_VIG_0_PCC_BLUE_R_COEFF_COEFF_BMSK                     0x3ffff
#define HWIO_MMSS_MDP_VP_0_VIG_0_PCC_BLUE_R_COEFF_COEFF_SHFT                         0x0

#define HWIO_MMSS_MDP_VP_0_VIG_0_PCC_RED_G_COEFF_ADDR                         (MMSS_MDP_VP_0_VIG_0_PCC_REG_BASE      + 0x0000001c)
#define HWIO_MMSS_MDP_VP_0_VIG_0_PCC_RED_G_COEFF_RMSK                            0x3ffff
#define HWIO_MMSS_MDP_VP_0_VIG_0_PCC_RED_G_COEFF_IN          \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_VIG_0_PCC_RED_G_COEFF_ADDR, HWIO_MMSS_MDP_VP_0_VIG_0_PCC_RED_G_COEFF_RMSK)
#define HWIO_MMSS_MDP_VP_0_VIG_0_PCC_RED_G_COEFF_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_VIG_0_PCC_RED_G_COEFF_ADDR, m)
#define HWIO_MMSS_MDP_VP_0_VIG_0_PCC_RED_G_COEFF_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_VP_0_VIG_0_PCC_RED_G_COEFF_ADDR,v)
#define HWIO_MMSS_MDP_VP_0_VIG_0_PCC_RED_G_COEFF_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_VP_0_VIG_0_PCC_RED_G_COEFF_ADDR,m,v,HWIO_MMSS_MDP_VP_0_VIG_0_PCC_RED_G_COEFF_IN)
#define HWIO_MMSS_MDP_VP_0_VIG_0_PCC_RED_G_COEFF_COEFF_BMSK                      0x3ffff
#define HWIO_MMSS_MDP_VP_0_VIG_0_PCC_RED_G_COEFF_COEFF_SHFT                          0x0

#define HWIO_MMSS_MDP_VP_0_VIG_0_PCC_GREEN_G_COEFF_ADDR                       (MMSS_MDP_VP_0_VIG_0_PCC_REG_BASE      + 0x00000020)
#define HWIO_MMSS_MDP_VP_0_VIG_0_PCC_GREEN_G_COEFF_RMSK                          0x3ffff
#define HWIO_MMSS_MDP_VP_0_VIG_0_PCC_GREEN_G_COEFF_IN          \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_VIG_0_PCC_GREEN_G_COEFF_ADDR, HWIO_MMSS_MDP_VP_0_VIG_0_PCC_GREEN_G_COEFF_RMSK)
#define HWIO_MMSS_MDP_VP_0_VIG_0_PCC_GREEN_G_COEFF_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_VIG_0_PCC_GREEN_G_COEFF_ADDR, m)
#define HWIO_MMSS_MDP_VP_0_VIG_0_PCC_GREEN_G_COEFF_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_VP_0_VIG_0_PCC_GREEN_G_COEFF_ADDR,v)
#define HWIO_MMSS_MDP_VP_0_VIG_0_PCC_GREEN_G_COEFF_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_VP_0_VIG_0_PCC_GREEN_G_COEFF_ADDR,m,v,HWIO_MMSS_MDP_VP_0_VIG_0_PCC_GREEN_G_COEFF_IN)
#define HWIO_MMSS_MDP_VP_0_VIG_0_PCC_GREEN_G_COEFF_COEFF_BMSK                    0x3ffff
#define HWIO_MMSS_MDP_VP_0_VIG_0_PCC_GREEN_G_COEFF_COEFF_SHFT                        0x0

#define HWIO_MMSS_MDP_VP_0_VIG_0_PCC_BLUE_G_COEFF_ADDR                        (MMSS_MDP_VP_0_VIG_0_PCC_REG_BASE      + 0x00000024)
#define HWIO_MMSS_MDP_VP_0_VIG_0_PCC_BLUE_G_COEFF_RMSK                           0x3ffff
#define HWIO_MMSS_MDP_VP_0_VIG_0_PCC_BLUE_G_COEFF_IN          \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_VIG_0_PCC_BLUE_G_COEFF_ADDR, HWIO_MMSS_MDP_VP_0_VIG_0_PCC_BLUE_G_COEFF_RMSK)
#define HWIO_MMSS_MDP_VP_0_VIG_0_PCC_BLUE_G_COEFF_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_VIG_0_PCC_BLUE_G_COEFF_ADDR, m)
#define HWIO_MMSS_MDP_VP_0_VIG_0_PCC_BLUE_G_COEFF_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_VP_0_VIG_0_PCC_BLUE_G_COEFF_ADDR,v)
#define HWIO_MMSS_MDP_VP_0_VIG_0_PCC_BLUE_G_COEFF_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_VP_0_VIG_0_PCC_BLUE_G_COEFF_ADDR,m,v,HWIO_MMSS_MDP_VP_0_VIG_0_PCC_BLUE_G_COEFF_IN)
#define HWIO_MMSS_MDP_VP_0_VIG_0_PCC_BLUE_G_COEFF_COEFF_BMSK                     0x3ffff
#define HWIO_MMSS_MDP_VP_0_VIG_0_PCC_BLUE_G_COEFF_COEFF_SHFT                         0x0

#define HWIO_MMSS_MDP_VP_0_VIG_0_PCC_RED_B_COEFF_ADDR                         (MMSS_MDP_VP_0_VIG_0_PCC_REG_BASE      + 0x00000028)
#define HWIO_MMSS_MDP_VP_0_VIG_0_PCC_RED_B_COEFF_RMSK                            0x3ffff
#define HWIO_MMSS_MDP_VP_0_VIG_0_PCC_RED_B_COEFF_IN          \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_VIG_0_PCC_RED_B_COEFF_ADDR, HWIO_MMSS_MDP_VP_0_VIG_0_PCC_RED_B_COEFF_RMSK)
#define HWIO_MMSS_MDP_VP_0_VIG_0_PCC_RED_B_COEFF_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_VIG_0_PCC_RED_B_COEFF_ADDR, m)
#define HWIO_MMSS_MDP_VP_0_VIG_0_PCC_RED_B_COEFF_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_VP_0_VIG_0_PCC_RED_B_COEFF_ADDR,v)
#define HWIO_MMSS_MDP_VP_0_VIG_0_PCC_RED_B_COEFF_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_VP_0_VIG_0_PCC_RED_B_COEFF_ADDR,m,v,HWIO_MMSS_MDP_VP_0_VIG_0_PCC_RED_B_COEFF_IN)
#define HWIO_MMSS_MDP_VP_0_VIG_0_PCC_RED_B_COEFF_COEFF_BMSK                      0x3ffff
#define HWIO_MMSS_MDP_VP_0_VIG_0_PCC_RED_B_COEFF_COEFF_SHFT                          0x0

#define HWIO_MMSS_MDP_VP_0_VIG_0_PCC_GREEN_B_COEFF_ADDR                       (MMSS_MDP_VP_0_VIG_0_PCC_REG_BASE      + 0x0000002c)
#define HWIO_MMSS_MDP_VP_0_VIG_0_PCC_GREEN_B_COEFF_RMSK                          0x3ffff
#define HWIO_MMSS_MDP_VP_0_VIG_0_PCC_GREEN_B_COEFF_IN          \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_VIG_0_PCC_GREEN_B_COEFF_ADDR, HWIO_MMSS_MDP_VP_0_VIG_0_PCC_GREEN_B_COEFF_RMSK)
#define HWIO_MMSS_MDP_VP_0_VIG_0_PCC_GREEN_B_COEFF_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_VIG_0_PCC_GREEN_B_COEFF_ADDR, m)
#define HWIO_MMSS_MDP_VP_0_VIG_0_PCC_GREEN_B_COEFF_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_VP_0_VIG_0_PCC_GREEN_B_COEFF_ADDR,v)
#define HWIO_MMSS_MDP_VP_0_VIG_0_PCC_GREEN_B_COEFF_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_VP_0_VIG_0_PCC_GREEN_B_COEFF_ADDR,m,v,HWIO_MMSS_MDP_VP_0_VIG_0_PCC_GREEN_B_COEFF_IN)
#define HWIO_MMSS_MDP_VP_0_VIG_0_PCC_GREEN_B_COEFF_COEFF_BMSK                    0x3ffff
#define HWIO_MMSS_MDP_VP_0_VIG_0_PCC_GREEN_B_COEFF_COEFF_SHFT                        0x0

#define HWIO_MMSS_MDP_VP_0_VIG_0_PCC_BLUE_B_COEFF_ADDR                        (MMSS_MDP_VP_0_VIG_0_PCC_REG_BASE      + 0x00000030)
#define HWIO_MMSS_MDP_VP_0_VIG_0_PCC_BLUE_B_COEFF_RMSK                           0x3ffff
#define HWIO_MMSS_MDP_VP_0_VIG_0_PCC_BLUE_B_COEFF_IN          \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_VIG_0_PCC_BLUE_B_COEFF_ADDR, HWIO_MMSS_MDP_VP_0_VIG_0_PCC_BLUE_B_COEFF_RMSK)
#define HWIO_MMSS_MDP_VP_0_VIG_0_PCC_BLUE_B_COEFF_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_VIG_0_PCC_BLUE_B_COEFF_ADDR, m)
#define HWIO_MMSS_MDP_VP_0_VIG_0_PCC_BLUE_B_COEFF_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_VP_0_VIG_0_PCC_BLUE_B_COEFF_ADDR,v)
#define HWIO_MMSS_MDP_VP_0_VIG_0_PCC_BLUE_B_COEFF_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_VP_0_VIG_0_PCC_BLUE_B_COEFF_ADDR,m,v,HWIO_MMSS_MDP_VP_0_VIG_0_PCC_BLUE_B_COEFF_IN)
#define HWIO_MMSS_MDP_VP_0_VIG_0_PCC_BLUE_B_COEFF_COEFF_BMSK                     0x3ffff
#define HWIO_MMSS_MDP_VP_0_VIG_0_PCC_BLUE_B_COEFF_COEFF_SHFT                         0x0

#define HWIO_MMSS_MDP_VP_0_VIG_0_PCC_RED_RG_COEFF_ADDR                        (MMSS_MDP_VP_0_VIG_0_PCC_REG_BASE      + 0x00000034)
#define HWIO_MMSS_MDP_VP_0_VIG_0_PCC_RED_RG_COEFF_RMSK                           0x3ffff
#define HWIO_MMSS_MDP_VP_0_VIG_0_PCC_RED_RG_COEFF_IN          \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_VIG_0_PCC_RED_RG_COEFF_ADDR, HWIO_MMSS_MDP_VP_0_VIG_0_PCC_RED_RG_COEFF_RMSK)
#define HWIO_MMSS_MDP_VP_0_VIG_0_PCC_RED_RG_COEFF_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_VIG_0_PCC_RED_RG_COEFF_ADDR, m)
#define HWIO_MMSS_MDP_VP_0_VIG_0_PCC_RED_RG_COEFF_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_VP_0_VIG_0_PCC_RED_RG_COEFF_ADDR,v)
#define HWIO_MMSS_MDP_VP_0_VIG_0_PCC_RED_RG_COEFF_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_VP_0_VIG_0_PCC_RED_RG_COEFF_ADDR,m,v,HWIO_MMSS_MDP_VP_0_VIG_0_PCC_RED_RG_COEFF_IN)
#define HWIO_MMSS_MDP_VP_0_VIG_0_PCC_RED_RG_COEFF_COEFF_BMSK                     0x3ffff
#define HWIO_MMSS_MDP_VP_0_VIG_0_PCC_RED_RG_COEFF_COEFF_SHFT                         0x0

#define HWIO_MMSS_MDP_VP_0_VIG_0_PCC_GREEN_RG_COEFF_ADDR                      (MMSS_MDP_VP_0_VIG_0_PCC_REG_BASE      + 0x00000038)
#define HWIO_MMSS_MDP_VP_0_VIG_0_PCC_GREEN_RG_COEFF_RMSK                         0x3ffff
#define HWIO_MMSS_MDP_VP_0_VIG_0_PCC_GREEN_RG_COEFF_IN          \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_VIG_0_PCC_GREEN_RG_COEFF_ADDR, HWIO_MMSS_MDP_VP_0_VIG_0_PCC_GREEN_RG_COEFF_RMSK)
#define HWIO_MMSS_MDP_VP_0_VIG_0_PCC_GREEN_RG_COEFF_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_VIG_0_PCC_GREEN_RG_COEFF_ADDR, m)
#define HWIO_MMSS_MDP_VP_0_VIG_0_PCC_GREEN_RG_COEFF_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_VP_0_VIG_0_PCC_GREEN_RG_COEFF_ADDR,v)
#define HWIO_MMSS_MDP_VP_0_VIG_0_PCC_GREEN_RG_COEFF_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_VP_0_VIG_0_PCC_GREEN_RG_COEFF_ADDR,m,v,HWIO_MMSS_MDP_VP_0_VIG_0_PCC_GREEN_RG_COEFF_IN)
#define HWIO_MMSS_MDP_VP_0_VIG_0_PCC_GREEN_RG_COEFF_COEFF_BMSK                   0x3ffff
#define HWIO_MMSS_MDP_VP_0_VIG_0_PCC_GREEN_RG_COEFF_COEFF_SHFT                       0x0

#define HWIO_MMSS_MDP_VP_0_VIG_0_PCC_BLUE_RG_COEFF_ADDR                       (MMSS_MDP_VP_0_VIG_0_PCC_REG_BASE      + 0x0000003c)
#define HWIO_MMSS_MDP_VP_0_VIG_0_PCC_BLUE_RG_COEFF_RMSK                          0x3ffff
#define HWIO_MMSS_MDP_VP_0_VIG_0_PCC_BLUE_RG_COEFF_IN          \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_VIG_0_PCC_BLUE_RG_COEFF_ADDR, HWIO_MMSS_MDP_VP_0_VIG_0_PCC_BLUE_RG_COEFF_RMSK)
#define HWIO_MMSS_MDP_VP_0_VIG_0_PCC_BLUE_RG_COEFF_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_VIG_0_PCC_BLUE_RG_COEFF_ADDR, m)
#define HWIO_MMSS_MDP_VP_0_VIG_0_PCC_BLUE_RG_COEFF_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_VP_0_VIG_0_PCC_BLUE_RG_COEFF_ADDR,v)
#define HWIO_MMSS_MDP_VP_0_VIG_0_PCC_BLUE_RG_COEFF_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_VP_0_VIG_0_PCC_BLUE_RG_COEFF_ADDR,m,v,HWIO_MMSS_MDP_VP_0_VIG_0_PCC_BLUE_RG_COEFF_IN)
#define HWIO_MMSS_MDP_VP_0_VIG_0_PCC_BLUE_RG_COEFF_COEFF_BMSK                    0x3ffff
#define HWIO_MMSS_MDP_VP_0_VIG_0_PCC_BLUE_RG_COEFF_COEFF_SHFT                        0x0

#define HWIO_MMSS_MDP_VP_0_VIG_0_PCC_RED_RB_COEFF_ADDR                        (MMSS_MDP_VP_0_VIG_0_PCC_REG_BASE      + 0x00000040)
#define HWIO_MMSS_MDP_VP_0_VIG_0_PCC_RED_RB_COEFF_RMSK                           0x3ffff
#define HWIO_MMSS_MDP_VP_0_VIG_0_PCC_RED_RB_COEFF_IN          \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_VIG_0_PCC_RED_RB_COEFF_ADDR, HWIO_MMSS_MDP_VP_0_VIG_0_PCC_RED_RB_COEFF_RMSK)
#define HWIO_MMSS_MDP_VP_0_VIG_0_PCC_RED_RB_COEFF_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_VIG_0_PCC_RED_RB_COEFF_ADDR, m)
#define HWIO_MMSS_MDP_VP_0_VIG_0_PCC_RED_RB_COEFF_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_VP_0_VIG_0_PCC_RED_RB_COEFF_ADDR,v)
#define HWIO_MMSS_MDP_VP_0_VIG_0_PCC_RED_RB_COEFF_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_VP_0_VIG_0_PCC_RED_RB_COEFF_ADDR,m,v,HWIO_MMSS_MDP_VP_0_VIG_0_PCC_RED_RB_COEFF_IN)
#define HWIO_MMSS_MDP_VP_0_VIG_0_PCC_RED_RB_COEFF_COEFF_BMSK                     0x3ffff
#define HWIO_MMSS_MDP_VP_0_VIG_0_PCC_RED_RB_COEFF_COEFF_SHFT                         0x0

#define HWIO_MMSS_MDP_VP_0_VIG_0_PCC_GREEN_RB_COEFF_ADDR                      (MMSS_MDP_VP_0_VIG_0_PCC_REG_BASE      + 0x00000044)
#define HWIO_MMSS_MDP_VP_0_VIG_0_PCC_GREEN_RB_COEFF_RMSK                         0x3ffff
#define HWIO_MMSS_MDP_VP_0_VIG_0_PCC_GREEN_RB_COEFF_IN          \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_VIG_0_PCC_GREEN_RB_COEFF_ADDR, HWIO_MMSS_MDP_VP_0_VIG_0_PCC_GREEN_RB_COEFF_RMSK)
#define HWIO_MMSS_MDP_VP_0_VIG_0_PCC_GREEN_RB_COEFF_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_VIG_0_PCC_GREEN_RB_COEFF_ADDR, m)
#define HWIO_MMSS_MDP_VP_0_VIG_0_PCC_GREEN_RB_COEFF_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_VP_0_VIG_0_PCC_GREEN_RB_COEFF_ADDR,v)
#define HWIO_MMSS_MDP_VP_0_VIG_0_PCC_GREEN_RB_COEFF_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_VP_0_VIG_0_PCC_GREEN_RB_COEFF_ADDR,m,v,HWIO_MMSS_MDP_VP_0_VIG_0_PCC_GREEN_RB_COEFF_IN)
#define HWIO_MMSS_MDP_VP_0_VIG_0_PCC_GREEN_RB_COEFF_COEFF_BMSK                   0x3ffff
#define HWIO_MMSS_MDP_VP_0_VIG_0_PCC_GREEN_RB_COEFF_COEFF_SHFT                       0x0

#define HWIO_MMSS_MDP_VP_0_VIG_0_PCC_BLUE_RB_COEFF_ADDR                       (MMSS_MDP_VP_0_VIG_0_PCC_REG_BASE      + 0x00000048)
#define HWIO_MMSS_MDP_VP_0_VIG_0_PCC_BLUE_RB_COEFF_RMSK                          0x3ffff
#define HWIO_MMSS_MDP_VP_0_VIG_0_PCC_BLUE_RB_COEFF_IN          \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_VIG_0_PCC_BLUE_RB_COEFF_ADDR, HWIO_MMSS_MDP_VP_0_VIG_0_PCC_BLUE_RB_COEFF_RMSK)
#define HWIO_MMSS_MDP_VP_0_VIG_0_PCC_BLUE_RB_COEFF_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_VIG_0_PCC_BLUE_RB_COEFF_ADDR, m)
#define HWIO_MMSS_MDP_VP_0_VIG_0_PCC_BLUE_RB_COEFF_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_VP_0_VIG_0_PCC_BLUE_RB_COEFF_ADDR,v)
#define HWIO_MMSS_MDP_VP_0_VIG_0_PCC_BLUE_RB_COEFF_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_VP_0_VIG_0_PCC_BLUE_RB_COEFF_ADDR,m,v,HWIO_MMSS_MDP_VP_0_VIG_0_PCC_BLUE_RB_COEFF_IN)
#define HWIO_MMSS_MDP_VP_0_VIG_0_PCC_BLUE_RB_COEFF_COEFF_BMSK                    0x3ffff
#define HWIO_MMSS_MDP_VP_0_VIG_0_PCC_BLUE_RB_COEFF_COEFF_SHFT                        0x0

#define HWIO_MMSS_MDP_VP_0_VIG_0_PCC_RED_BG_COEFF_ADDR                        (MMSS_MDP_VP_0_VIG_0_PCC_REG_BASE      + 0x0000004c)
#define HWIO_MMSS_MDP_VP_0_VIG_0_PCC_RED_BG_COEFF_RMSK                           0x3ffff
#define HWIO_MMSS_MDP_VP_0_VIG_0_PCC_RED_BG_COEFF_IN          \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_VIG_0_PCC_RED_BG_COEFF_ADDR, HWIO_MMSS_MDP_VP_0_VIG_0_PCC_RED_BG_COEFF_RMSK)
#define HWIO_MMSS_MDP_VP_0_VIG_0_PCC_RED_BG_COEFF_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_VIG_0_PCC_RED_BG_COEFF_ADDR, m)
#define HWIO_MMSS_MDP_VP_0_VIG_0_PCC_RED_BG_COEFF_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_VP_0_VIG_0_PCC_RED_BG_COEFF_ADDR,v)
#define HWIO_MMSS_MDP_VP_0_VIG_0_PCC_RED_BG_COEFF_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_VP_0_VIG_0_PCC_RED_BG_COEFF_ADDR,m,v,HWIO_MMSS_MDP_VP_0_VIG_0_PCC_RED_BG_COEFF_IN)
#define HWIO_MMSS_MDP_VP_0_VIG_0_PCC_RED_BG_COEFF_COEFF_BMSK                     0x3ffff
#define HWIO_MMSS_MDP_VP_0_VIG_0_PCC_RED_BG_COEFF_COEFF_SHFT                         0x0

#define HWIO_MMSS_MDP_VP_0_VIG_0_PCC_GREEN_BG_COEFF_ADDR                      (MMSS_MDP_VP_0_VIG_0_PCC_REG_BASE      + 0x00000050)
#define HWIO_MMSS_MDP_VP_0_VIG_0_PCC_GREEN_BG_COEFF_RMSK                         0x3ffff
#define HWIO_MMSS_MDP_VP_0_VIG_0_PCC_GREEN_BG_COEFF_IN          \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_VIG_0_PCC_GREEN_BG_COEFF_ADDR, HWIO_MMSS_MDP_VP_0_VIG_0_PCC_GREEN_BG_COEFF_RMSK)
#define HWIO_MMSS_MDP_VP_0_VIG_0_PCC_GREEN_BG_COEFF_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_VIG_0_PCC_GREEN_BG_COEFF_ADDR, m)
#define HWIO_MMSS_MDP_VP_0_VIG_0_PCC_GREEN_BG_COEFF_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_VP_0_VIG_0_PCC_GREEN_BG_COEFF_ADDR,v)
#define HWIO_MMSS_MDP_VP_0_VIG_0_PCC_GREEN_BG_COEFF_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_VP_0_VIG_0_PCC_GREEN_BG_COEFF_ADDR,m,v,HWIO_MMSS_MDP_VP_0_VIG_0_PCC_GREEN_BG_COEFF_IN)
#define HWIO_MMSS_MDP_VP_0_VIG_0_PCC_GREEN_BG_COEFF_COEFF_BMSK                   0x3ffff
#define HWIO_MMSS_MDP_VP_0_VIG_0_PCC_GREEN_BG_COEFF_COEFF_SHFT                       0x0

#define HWIO_MMSS_MDP_VP_0_VIG_0_PCC_BLUE_BG_COEFF_ADDR                       (MMSS_MDP_VP_0_VIG_0_PCC_REG_BASE      + 0x00000054)
#define HWIO_MMSS_MDP_VP_0_VIG_0_PCC_BLUE_BG_COEFF_RMSK                          0x3ffff
#define HWIO_MMSS_MDP_VP_0_VIG_0_PCC_BLUE_BG_COEFF_IN          \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_VIG_0_PCC_BLUE_BG_COEFF_ADDR, HWIO_MMSS_MDP_VP_0_VIG_0_PCC_BLUE_BG_COEFF_RMSK)
#define HWIO_MMSS_MDP_VP_0_VIG_0_PCC_BLUE_BG_COEFF_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_VIG_0_PCC_BLUE_BG_COEFF_ADDR, m)
#define HWIO_MMSS_MDP_VP_0_VIG_0_PCC_BLUE_BG_COEFF_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_VP_0_VIG_0_PCC_BLUE_BG_COEFF_ADDR,v)
#define HWIO_MMSS_MDP_VP_0_VIG_0_PCC_BLUE_BG_COEFF_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_VP_0_VIG_0_PCC_BLUE_BG_COEFF_ADDR,m,v,HWIO_MMSS_MDP_VP_0_VIG_0_PCC_BLUE_BG_COEFF_IN)
#define HWIO_MMSS_MDP_VP_0_VIG_0_PCC_BLUE_BG_COEFF_COEFF_BMSK                    0x3ffff
#define HWIO_MMSS_MDP_VP_0_VIG_0_PCC_BLUE_BG_COEFF_COEFF_SHFT                        0x0

#define HWIO_MMSS_MDP_VP_0_VIG_0_PCC_RED_RGB_COEFF_ADDR                       (MMSS_MDP_VP_0_VIG_0_PCC_REG_BASE      + 0x00000058)
#define HWIO_MMSS_MDP_VP_0_VIG_0_PCC_RED_RGB_COEFF_RMSK                          0x3ffff
#define HWIO_MMSS_MDP_VP_0_VIG_0_PCC_RED_RGB_COEFF_IN          \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_VIG_0_PCC_RED_RGB_COEFF_ADDR, HWIO_MMSS_MDP_VP_0_VIG_0_PCC_RED_RGB_COEFF_RMSK)
#define HWIO_MMSS_MDP_VP_0_VIG_0_PCC_RED_RGB_COEFF_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_VIG_0_PCC_RED_RGB_COEFF_ADDR, m)
#define HWIO_MMSS_MDP_VP_0_VIG_0_PCC_RED_RGB_COEFF_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_VP_0_VIG_0_PCC_RED_RGB_COEFF_ADDR,v)
#define HWIO_MMSS_MDP_VP_0_VIG_0_PCC_RED_RGB_COEFF_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_VP_0_VIG_0_PCC_RED_RGB_COEFF_ADDR,m,v,HWIO_MMSS_MDP_VP_0_VIG_0_PCC_RED_RGB_COEFF_IN)
#define HWIO_MMSS_MDP_VP_0_VIG_0_PCC_RED_RGB_COEFF_COEFF_BMSK                    0x3ffff
#define HWIO_MMSS_MDP_VP_0_VIG_0_PCC_RED_RGB_COEFF_COEFF_SHFT                        0x0

#define HWIO_MMSS_MDP_VP_0_VIG_0_PCC_GREEN_RGB_COEFF_ADDR                     (MMSS_MDP_VP_0_VIG_0_PCC_REG_BASE      + 0x0000005c)
#define HWIO_MMSS_MDP_VP_0_VIG_0_PCC_GREEN_RGB_COEFF_RMSK                        0x3ffff
#define HWIO_MMSS_MDP_VP_0_VIG_0_PCC_GREEN_RGB_COEFF_IN          \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_VIG_0_PCC_GREEN_RGB_COEFF_ADDR, HWIO_MMSS_MDP_VP_0_VIG_0_PCC_GREEN_RGB_COEFF_RMSK)
#define HWIO_MMSS_MDP_VP_0_VIG_0_PCC_GREEN_RGB_COEFF_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_VIG_0_PCC_GREEN_RGB_COEFF_ADDR, m)
#define HWIO_MMSS_MDP_VP_0_VIG_0_PCC_GREEN_RGB_COEFF_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_VP_0_VIG_0_PCC_GREEN_RGB_COEFF_ADDR,v)
#define HWIO_MMSS_MDP_VP_0_VIG_0_PCC_GREEN_RGB_COEFF_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_VP_0_VIG_0_PCC_GREEN_RGB_COEFF_ADDR,m,v,HWIO_MMSS_MDP_VP_0_VIG_0_PCC_GREEN_RGB_COEFF_IN)
#define HWIO_MMSS_MDP_VP_0_VIG_0_PCC_GREEN_RGB_COEFF_COEFF_BMSK                  0x3ffff
#define HWIO_MMSS_MDP_VP_0_VIG_0_PCC_GREEN_RGB_COEFF_COEFF_SHFT                      0x0

#define HWIO_MMSS_MDP_VP_0_VIG_0_PCC_BLUE_RGB_COEFF_ADDR                      (MMSS_MDP_VP_0_VIG_0_PCC_REG_BASE      + 0x00000060)
#define HWIO_MMSS_MDP_VP_0_VIG_0_PCC_BLUE_RGB_COEFF_RMSK                         0x3ffff
#define HWIO_MMSS_MDP_VP_0_VIG_0_PCC_BLUE_RGB_COEFF_IN          \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_VIG_0_PCC_BLUE_RGB_COEFF_ADDR, HWIO_MMSS_MDP_VP_0_VIG_0_PCC_BLUE_RGB_COEFF_RMSK)
#define HWIO_MMSS_MDP_VP_0_VIG_0_PCC_BLUE_RGB_COEFF_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_VIG_0_PCC_BLUE_RGB_COEFF_ADDR, m)
#define HWIO_MMSS_MDP_VP_0_VIG_0_PCC_BLUE_RGB_COEFF_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_VP_0_VIG_0_PCC_BLUE_RGB_COEFF_ADDR,v)
#define HWIO_MMSS_MDP_VP_0_VIG_0_PCC_BLUE_RGB_COEFF_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_VP_0_VIG_0_PCC_BLUE_RGB_COEFF_ADDR,m,v,HWIO_MMSS_MDP_VP_0_VIG_0_PCC_BLUE_RGB_COEFF_IN)
#define HWIO_MMSS_MDP_VP_0_VIG_0_PCC_BLUE_RGB_COEFF_COEFF_BMSK                   0x3ffff
#define HWIO_MMSS_MDP_VP_0_VIG_0_PCC_BLUE_RGB_COEFF_COEFF_SHFT                       0x0

/*----------------------------------------------------------------------------
 * MODULE: MMSS_MDP_VP_0_DMA_0_SSPP
 *--------------------------------------------------------------------------*/

#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_SRC_SIZE_ADDR                                           (MMSS_MDP_VP_0_DMA_0_SSPP_REG_BASE      + 0x00000000)
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_SRC_SIZE_RMSK                                           0xffffffff
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_SRC_SIZE_IN          \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_SRC_SIZE_ADDR, HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_SRC_SIZE_RMSK)
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_SRC_SIZE_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_SRC_SIZE_ADDR, m)
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_SRC_SIZE_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_SRC_SIZE_ADDR,v)
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_SRC_SIZE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_SRC_SIZE_ADDR,m,v,HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_SRC_SIZE_IN)
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_SRC_SIZE_ROI_H_BMSK                                     0xffff0000
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_SRC_SIZE_ROI_H_SHFT                                           0x10
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_SRC_SIZE_ROI_W_BMSK                                         0xffff
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_SRC_SIZE_ROI_W_SHFT                                            0x0

#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_SRC_IMG_SIZE_ADDR                                       (MMSS_MDP_VP_0_DMA_0_SSPP_REG_BASE      + 0x00000004)
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_SRC_IMG_SIZE_RMSK                                       0xffffffff
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_SRC_IMG_SIZE_IN          \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_SRC_IMG_SIZE_ADDR, HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_SRC_IMG_SIZE_RMSK)
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_SRC_IMG_SIZE_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_SRC_IMG_SIZE_ADDR, m)
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_SRC_IMG_SIZE_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_SRC_IMG_SIZE_ADDR,v)
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_SRC_IMG_SIZE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_SRC_IMG_SIZE_ADDR,m,v,HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_SRC_IMG_SIZE_IN)
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_SRC_IMG_SIZE_SRC_H_BMSK                                 0xffff0000
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_SRC_IMG_SIZE_SRC_H_SHFT                                       0x10
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_SRC_IMG_SIZE_SRC_W_BMSK                                     0xffff
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_SRC_IMG_SIZE_SRC_W_SHFT                                        0x0

#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_SRC_XY_ADDR                                             (MMSS_MDP_VP_0_DMA_0_SSPP_REG_BASE      + 0x00000008)
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_SRC_XY_RMSK                                             0xffffffff
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_SRC_XY_IN          \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_SRC_XY_ADDR, HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_SRC_XY_RMSK)
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_SRC_XY_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_SRC_XY_ADDR, m)
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_SRC_XY_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_SRC_XY_ADDR,v)
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_SRC_XY_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_SRC_XY_ADDR,m,v,HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_SRC_XY_IN)
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_SRC_XY_SRC_Y_BMSK                                       0xffff0000
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_SRC_XY_SRC_Y_SHFT                                             0x10
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_SRC_XY_SRC_X_BMSK                                           0xffff
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_SRC_XY_SRC_X_SHFT                                              0x0

#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_OUT_SIZE_ADDR                                           (MMSS_MDP_VP_0_DMA_0_SSPP_REG_BASE      + 0x0000000c)
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_OUT_SIZE_RMSK                                           0xffffffff
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_OUT_SIZE_IN          \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_OUT_SIZE_ADDR, HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_OUT_SIZE_RMSK)
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_OUT_SIZE_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_OUT_SIZE_ADDR, m)
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_OUT_SIZE_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_OUT_SIZE_ADDR,v)
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_OUT_SIZE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_OUT_SIZE_ADDR,m,v,HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_OUT_SIZE_IN)
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_OUT_SIZE_DST_H_BMSK                                     0xffff0000
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_OUT_SIZE_DST_H_SHFT                                           0x10
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_OUT_SIZE_DST_W_BMSK                                         0xffff
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_OUT_SIZE_DST_W_SHFT                                            0x0

#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_OUT_XY_ADDR                                             (MMSS_MDP_VP_0_DMA_0_SSPP_REG_BASE      + 0x00000010)
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_OUT_XY_RMSK                                             0xffffffff
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_OUT_XY_IN          \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_OUT_XY_ADDR, HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_OUT_XY_RMSK)
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_OUT_XY_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_OUT_XY_ADDR, m)
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_OUT_XY_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_OUT_XY_ADDR,v)
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_OUT_XY_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_OUT_XY_ADDR,m,v,HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_OUT_XY_IN)
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_OUT_XY_DST_Y_BMSK                                       0xffff0000
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_OUT_XY_DST_Y_SHFT                                             0x10
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_OUT_XY_DST_X_BMSK                                           0xffff
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_OUT_XY_DST_X_SHFT                                              0x0

#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_SRC0_ADDR_ADDR                                          (MMSS_MDP_VP_0_DMA_0_SSPP_REG_BASE      + 0x00000014)
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_SRC0_ADDR_RMSK                                          0xffffffff
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_SRC0_ADDR_IN          \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_SRC0_ADDR_ADDR, HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_SRC0_ADDR_RMSK)
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_SRC0_ADDR_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_SRC0_ADDR_ADDR, m)
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_SRC0_ADDR_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_SRC0_ADDR_ADDR,v)
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_SRC0_ADDR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_SRC0_ADDR_ADDR,m,v,HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_SRC0_ADDR_IN)
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_SRC0_ADDR_ADDR_BMSK                                     0xffffffff
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_SRC0_ADDR_ADDR_SHFT                                            0x0

#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_SRC1_ADDR_ADDR                                          (MMSS_MDP_VP_0_DMA_0_SSPP_REG_BASE      + 0x00000018)
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_SRC1_ADDR_RMSK                                          0xffffffff
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_SRC1_ADDR_IN          \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_SRC1_ADDR_ADDR, HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_SRC1_ADDR_RMSK)
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_SRC1_ADDR_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_SRC1_ADDR_ADDR, m)
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_SRC1_ADDR_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_SRC1_ADDR_ADDR,v)
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_SRC1_ADDR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_SRC1_ADDR_ADDR,m,v,HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_SRC1_ADDR_IN)
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_SRC1_ADDR_ADDR_BMSK                                     0xffffffff
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_SRC1_ADDR_ADDR_SHFT                                            0x0

#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_SRC2_ADDR_ADDR                                          (MMSS_MDP_VP_0_DMA_0_SSPP_REG_BASE      + 0x0000001c)
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_SRC2_ADDR_RMSK                                          0xffffffff
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_SRC2_ADDR_IN          \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_SRC2_ADDR_ADDR, HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_SRC2_ADDR_RMSK)
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_SRC2_ADDR_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_SRC2_ADDR_ADDR, m)
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_SRC2_ADDR_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_SRC2_ADDR_ADDR,v)
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_SRC2_ADDR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_SRC2_ADDR_ADDR,m,v,HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_SRC2_ADDR_IN)
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_SRC2_ADDR_ADDR_BMSK                                     0xffffffff
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_SRC2_ADDR_ADDR_SHFT                                            0x0

#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_SRC3_ADDR_ADDR                                          (MMSS_MDP_VP_0_DMA_0_SSPP_REG_BASE      + 0x00000020)
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_SRC3_ADDR_RMSK                                          0xffffffff
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_SRC3_ADDR_IN          \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_SRC3_ADDR_ADDR, HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_SRC3_ADDR_RMSK)
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_SRC3_ADDR_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_SRC3_ADDR_ADDR, m)
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_SRC3_ADDR_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_SRC3_ADDR_ADDR,v)
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_SRC3_ADDR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_SRC3_ADDR_ADDR,m,v,HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_SRC3_ADDR_IN)
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_SRC3_ADDR_ADDR_BMSK                                     0xffffffff
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_SRC3_ADDR_ADDR_SHFT                                            0x0

#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_SRC_YSTRIDE0_ADDR                                       (MMSS_MDP_VP_0_DMA_0_SSPP_REG_BASE      + 0x00000024)
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_SRC_YSTRIDE0_RMSK                                       0xffffffff
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_SRC_YSTRIDE0_IN          \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_SRC_YSTRIDE0_ADDR, HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_SRC_YSTRIDE0_RMSK)
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_SRC_YSTRIDE0_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_SRC_YSTRIDE0_ADDR, m)
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_SRC_YSTRIDE0_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_SRC_YSTRIDE0_ADDR,v)
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_SRC_YSTRIDE0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_SRC_YSTRIDE0_ADDR,m,v,HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_SRC_YSTRIDE0_IN)
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_SRC_YSTRIDE0_SRCP1_YSTRIDE_BMSK                         0xffff0000
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_SRC_YSTRIDE0_SRCP1_YSTRIDE_SHFT                               0x10
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_SRC_YSTRIDE0_SRCP0_YSTRIDE_BMSK                             0xffff
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_SRC_YSTRIDE0_SRCP0_YSTRIDE_SHFT                                0x0

#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_SRC_YSTRIDE1_ADDR                                       (MMSS_MDP_VP_0_DMA_0_SSPP_REG_BASE      + 0x00000028)
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_SRC_YSTRIDE1_RMSK                                       0xffffffff
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_SRC_YSTRIDE1_IN          \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_SRC_YSTRIDE1_ADDR, HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_SRC_YSTRIDE1_RMSK)
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_SRC_YSTRIDE1_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_SRC_YSTRIDE1_ADDR, m)
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_SRC_YSTRIDE1_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_SRC_YSTRIDE1_ADDR,v)
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_SRC_YSTRIDE1_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_SRC_YSTRIDE1_ADDR,m,v,HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_SRC_YSTRIDE1_IN)
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_SRC_YSTRIDE1_SRCP3_YSTRIDE_BMSK                         0xffff0000
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_SRC_YSTRIDE1_SRCP3_YSTRIDE_SHFT                               0x10
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_SRC_YSTRIDE1_SRCP2_YSTRIDE_BMSK                             0xffff
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_SRC_YSTRIDE1_SRCP2_YSTRIDE_SHFT                                0x0

#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_TILE_FRAME_SIZE_ADDR                                    (MMSS_MDP_VP_0_DMA_0_SSPP_REG_BASE      + 0x0000002c)
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_TILE_FRAME_SIZE_RMSK                                    0xffffffff
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_TILE_FRAME_SIZE_IN          \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_TILE_FRAME_SIZE_ADDR, HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_TILE_FRAME_SIZE_RMSK)
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_TILE_FRAME_SIZE_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_TILE_FRAME_SIZE_ADDR, m)
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_TILE_FRAME_SIZE_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_TILE_FRAME_SIZE_ADDR,v)
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_TILE_FRAME_SIZE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_TILE_FRAME_SIZE_ADDR,m,v,HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_TILE_FRAME_SIZE_IN)
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_TILE_FRAME_SIZE_FRAME_H_BMSK                            0xffff0000
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_TILE_FRAME_SIZE_FRAME_H_SHFT                                  0x10
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_TILE_FRAME_SIZE_FRAME_W_BMSK                                0xffff
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_TILE_FRAME_SIZE_FRAME_W_SHFT                                   0x0

#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_SRC_FORMAT_ADDR                                         (MMSS_MDP_VP_0_DMA_0_SSPP_REG_BASE      + 0x00000030)
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_SRC_FORMAT_RMSK                                         0xfffeffff
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_SRC_FORMAT_IN          \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_SRC_FORMAT_ADDR, HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_SRC_FORMAT_RMSK)
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_SRC_FORMAT_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_SRC_FORMAT_ADDR, m)
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_SRC_FORMAT_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_SRC_FORMAT_ADDR,v)
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_SRC_FORMAT_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_SRC_FORMAT_ADDR,m,v,HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_SRC_FORMAT_IN)
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_SRC_FORMAT_FRAME_FORMAT_BMSK                            0xc0000000
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_SRC_FORMAT_FRAME_FORMAT_SHFT                                  0x1e
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_SRC_FORMAT_EXTEND_PIXEL_FORMAT_BMSK                     0x3c000000
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_SRC_FORMAT_EXTEND_PIXEL_FORMAT_SHFT                           0x1a
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_SRC_FORMAT_SRC_CHROMA_SAMP_BMSK                          0x3800000
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_SRC_FORMAT_SRC_CHROMA_SAMP_SHFT                               0x17
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_SRC_FORMAT_SOLID_FILL_BMSK                                0x400000
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_SRC_FORMAT_SOLID_FILL_SHFT                                    0x16
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_SRC_FORMAT_VC1_REDUCE_BMSK                                0x200000
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_SRC_FORMAT_VC1_REDUCE_SHFT                                    0x15
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_SRC_FORMAT_FETCH_PLANES_BMSK                              0x180000
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_SRC_FORMAT_FETCH_PLANES_SHFT                                  0x13
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_SRC_FORMAT_UNPACK_ALIGN_BMSK                               0x40000
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_SRC_FORMAT_UNPACK_ALIGN_SHFT                                  0x12
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_SRC_FORMAT_UNPACK_TIGHT_BMSK                               0x20000
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_SRC_FORMAT_UNPACK_TIGHT_SHFT                                  0x11
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_SRC_FORMAT_SRC_COLOR_SPACE_BMSK                             0x8000
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_SRC_FORMAT_SRC_COLOR_SPACE_SHFT                                0xf
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_SRC_FORMAT_UNPACK_DX_FORMAT_BMSK                            0x4000
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_SRC_FORMAT_UNPACK_DX_FORMAT_SHFT                               0xe
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_SRC_FORMAT_UNPACK_COUNT_BMSK                                0x3000
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_SRC_FORMAT_UNPACK_COUNT_SHFT                                   0xc
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_SRC_FORMAT_ROT90_BMSK                                        0x800
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_SRC_FORMAT_ROT90_SHFT                                          0xb
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_SRC_FORMAT_SRC_BPP_BMSK                                      0x600
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_SRC_FORMAT_SRC_BPP_SHFT                                        0x9
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_SRC_FORMAT_SRCC3_EN_BMSK                                     0x100
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_SRC_FORMAT_SRCC3_EN_SHFT                                       0x8
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_SRC_FORMAT_SRCC3_BMSK                                         0xc0
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_SRC_FORMAT_SRCC3_SHFT                                          0x6
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_SRC_FORMAT_SRCC2_BMSK                                         0x30
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_SRC_FORMAT_SRCC2_SHFT                                          0x4
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_SRC_FORMAT_SRCC1_BMSK                                          0xc
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_SRC_FORMAT_SRCC1_SHFT                                          0x2
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_SRC_FORMAT_SRCC0_BMSK                                          0x3
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_SRC_FORMAT_SRCC0_SHFT                                          0x0

#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_SRC_UNPACK_PATTERN_ADDR                                 (MMSS_MDP_VP_0_DMA_0_SSPP_REG_BASE      + 0x00000034)
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_SRC_UNPACK_PATTERN_RMSK                                  0x3030303
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_SRC_UNPACK_PATTERN_IN          \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_SRC_UNPACK_PATTERN_ADDR, HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_SRC_UNPACK_PATTERN_RMSK)
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_SRC_UNPACK_PATTERN_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_SRC_UNPACK_PATTERN_ADDR, m)
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_SRC_UNPACK_PATTERN_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_SRC_UNPACK_PATTERN_ADDR,v)
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_SRC_UNPACK_PATTERN_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_SRC_UNPACK_PATTERN_ADDR,m,v,HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_SRC_UNPACK_PATTERN_IN)
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_SRC_UNPACK_PATTERN_ELEMENT3_BMSK                         0x3000000
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_SRC_UNPACK_PATTERN_ELEMENT3_SHFT                              0x18
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_SRC_UNPACK_PATTERN_ELEMENT2_BMSK                           0x30000
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_SRC_UNPACK_PATTERN_ELEMENT2_SHFT                              0x10
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_SRC_UNPACK_PATTERN_ELEMENT1_BMSK                             0x300
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_SRC_UNPACK_PATTERN_ELEMENT1_SHFT                               0x8
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_SRC_UNPACK_PATTERN_ELEMENT0_BMSK                               0x3
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_SRC_UNPACK_PATTERN_ELEMENT0_SHFT                               0x0

#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_SRC_OP_MODE_ADDR                                        (MMSS_MDP_VP_0_DMA_0_SSPP_REG_BASE      + 0x00000038)
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_SRC_OP_MODE_RMSK                                        0xc3c76007
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_SRC_OP_MODE_IN          \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_SRC_OP_MODE_ADDR, HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_SRC_OP_MODE_RMSK)
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_SRC_OP_MODE_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_SRC_OP_MODE_ADDR, m)
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_SRC_OP_MODE_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_SRC_OP_MODE_ADDR,v)
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_SRC_OP_MODE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_SRC_OP_MODE_ADDR,m,v,HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_SRC_OP_MODE_IN)
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_SRC_OP_MODE_SW_PIX_EXT_OVERRIDE_BMSK                    0x80000000
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_SRC_OP_MODE_SW_PIX_EXT_OVERRIDE_SHFT                          0x1f
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_SRC_OP_MODE_SW_CROP_OVERRIDE_BMSK                       0x40000000
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_SRC_OP_MODE_SW_CROP_OVERRIDE_SHFT                             0x1e
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_SRC_OP_MODE_SMOOTH_BUF_DISABLE_BMSK                      0x2000000
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_SRC_OP_MODE_SMOOTH_BUF_DISABLE_SHFT                           0x19
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_SRC_OP_MODE_HFLIP_BUF_DISABLE_BMSK                       0x1000000
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_SRC_OP_MODE_HFLIP_BUF_DISABLE_SHFT                            0x18
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_SRC_OP_MODE_INTERLACE_FETCH_BMSK                          0xc00000
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_SRC_OP_MODE_INTERLACE_FETCH_SHFT                              0x16
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_SRC_OP_MODE_IGC_LUT_SEL_BMSK                               0x60000
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_SRC_OP_MODE_IGC_LUT_SEL_SHFT                                  0x11
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_SRC_OP_MODE_IGC_LUT_EN_BMSK                                0x10000
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_SRC_OP_MODE_IGC_LUT_EN_SHFT                                   0x10
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_SRC_OP_MODE_FLIP_MODE_BMSK                                  0x6000
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_SRC_OP_MODE_FLIP_MODE_SHFT                                     0xd
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_SRC_OP_MODE_BWC_DEC_QP_BMSK                                    0x6
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_SRC_OP_MODE_BWC_DEC_QP_SHFT                                    0x1
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_SRC_OP_MODE_BWC_DEC_EN_BMSK                                    0x1
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_SRC_OP_MODE_BWC_DEC_EN_SHFT                                    0x0

#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_SRC_CONSTANT_COLOR_ADDR                                 (MMSS_MDP_VP_0_DMA_0_SSPP_REG_BASE      + 0x0000003c)
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_SRC_CONSTANT_COLOR_RMSK                                 0xffffffff
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_SRC_CONSTANT_COLOR_IN          \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_SRC_CONSTANT_COLOR_ADDR, HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_SRC_CONSTANT_COLOR_RMSK)
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_SRC_CONSTANT_COLOR_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_SRC_CONSTANT_COLOR_ADDR, m)
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_SRC_CONSTANT_COLOR_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_SRC_CONSTANT_COLOR_ADDR,v)
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_SRC_CONSTANT_COLOR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_SRC_CONSTANT_COLOR_ADDR,m,v,HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_SRC_CONSTANT_COLOR_IN)
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_SRC_CONSTANT_COLOR_COLOR3_BMSK                          0xff000000
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_SRC_CONSTANT_COLOR_COLOR3_SHFT                                0x18
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_SRC_CONSTANT_COLOR_COLOR2_BMSK                            0xff0000
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_SRC_CONSTANT_COLOR_COLOR2_SHFT                                0x10
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_SRC_CONSTANT_COLOR_COLOR1_BMSK                              0xff00
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_SRC_CONSTANT_COLOR_COLOR1_SHFT                                 0x8
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_SRC_CONSTANT_COLOR_COLOR0_BMSK                                0xff
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_SRC_CONSTANT_COLOR_COLOR0_SHFT                                 0x0

#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_FETCH_CONFIG_ADDR                                       (MMSS_MDP_VP_0_DMA_0_SSPP_REG_BASE      + 0x00000048)
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_FETCH_CONFIG_RMSK                                       0x807f13ff
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_FETCH_CONFIG_IN          \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_FETCH_CONFIG_ADDR, HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_FETCH_CONFIG_RMSK)
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_FETCH_CONFIG_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_FETCH_CONFIG_ADDR, m)
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_FETCH_CONFIG_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_FETCH_CONFIG_ADDR,v)
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_FETCH_CONFIG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_FETCH_CONFIG_ADDR,m,v,HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_FETCH_CONFIG_IN)
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_FETCH_CONFIG_FETCH_OPT_EN_BMSK                          0x80000000
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_FETCH_CONFIG_FETCH_OPT_EN_SHFT                                0x1f
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_FETCH_CONFIG_PRI_ARB_DIS_BMSK                             0x400000
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_FETCH_CONFIG_PRI_ARB_DIS_SHFT                                 0x16
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_FETCH_CONFIG_PMARK_DIS_BMSK                               0x200000
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_FETCH_CONFIG_PMARK_DIS_SHFT                                   0x15
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_FETCH_CONFIG_ADDR_GEN_MODE_BMSK                           0x100000
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_FETCH_CONFIG_ADDR_GEN_MODE_SHFT                               0x14
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_FETCH_CONFIG_HIGHEST_BANK_BIT_BMSK                         0xc0000
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_FETCH_CONFIG_HIGHEST_BANK_BIT_SHFT                            0x12
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_FETCH_CONFIG_BLOCK_SIZE_BMSK                               0x30000
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_FETCH_CONFIG_BLOCK_SIZE_SHFT                                  0x10
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_FETCH_CONFIG_ADDR_SYNC_MODE_BMSK                            0x1000
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_FETCH_CONFIG_ADDR_SYNC_MODE_SHFT                               0xc
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_FETCH_CONFIG_MAL_BMSK                                        0x300
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_FETCH_CONFIG_MAL_SHFT                                          0x8
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_FETCH_CONFIG_MAX_BURST_SIZE_BMSK                              0xf0
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_FETCH_CONFIG_MAX_BURST_SIZE_SHFT                               0x4
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_FETCH_CONFIG_REQ_DEPTH_LIMIT_BMSK                              0xf
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_FETCH_CONFIG_REQ_DEPTH_LIMIT_SHFT                              0x0

#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_VC1_RANGE_ADDR                                          (MMSS_MDP_VP_0_DMA_0_SSPP_REG_BASE      + 0x0000004c)
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_VC1_RANGE_RMSK                                               0x707
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_VC1_RANGE_IN          \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_VC1_RANGE_ADDR, HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_VC1_RANGE_RMSK)
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_VC1_RANGE_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_VC1_RANGE_ADDR, m)
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_VC1_RANGE_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_VC1_RANGE_ADDR,v)
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_VC1_RANGE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_VC1_RANGE_ADDR,m,v,HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_VC1_RANGE_IN)
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_VC1_RANGE_RANGE_MAPUV_BMSK                                   0x700
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_VC1_RANGE_RANGE_MAPUV_SHFT                                     0x8
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_VC1_RANGE_RANGE_MAPY_BMSK                                      0x7
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_VC1_RANGE_RANGE_MAPY_SHFT                                      0x0

#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_REQPRIORITY_FIFO_WATERMARK_0_ADDR                       (MMSS_MDP_VP_0_DMA_0_SSPP_REG_BASE      + 0x00000050)
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_REQPRIORITY_FIFO_WATERMARK_0_RMSK                           0xffff
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_REQPRIORITY_FIFO_WATERMARK_0_IN          \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_REQPRIORITY_FIFO_WATERMARK_0_ADDR, HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_REQPRIORITY_FIFO_WATERMARK_0_RMSK)
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_REQPRIORITY_FIFO_WATERMARK_0_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_REQPRIORITY_FIFO_WATERMARK_0_ADDR, m)
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_REQPRIORITY_FIFO_WATERMARK_0_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_REQPRIORITY_FIFO_WATERMARK_0_ADDR,v)
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_REQPRIORITY_FIFO_WATERMARK_0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_REQPRIORITY_FIFO_WATERMARK_0_ADDR,m,v,HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_REQPRIORITY_FIFO_WATERMARK_0_IN)
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_REQPRIORITY_FIFO_WATERMARK_0_WATERMARK_BMSK                 0xffff
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_REQPRIORITY_FIFO_WATERMARK_0_WATERMARK_SHFT                    0x0

#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_REQPRIORITY_FIFO_WATERMARK_1_ADDR                       (MMSS_MDP_VP_0_DMA_0_SSPP_REG_BASE      + 0x00000054)
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_REQPRIORITY_FIFO_WATERMARK_1_RMSK                           0xffff
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_REQPRIORITY_FIFO_WATERMARK_1_IN          \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_REQPRIORITY_FIFO_WATERMARK_1_ADDR, HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_REQPRIORITY_FIFO_WATERMARK_1_RMSK)
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_REQPRIORITY_FIFO_WATERMARK_1_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_REQPRIORITY_FIFO_WATERMARK_1_ADDR, m)
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_REQPRIORITY_FIFO_WATERMARK_1_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_REQPRIORITY_FIFO_WATERMARK_1_ADDR,v)
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_REQPRIORITY_FIFO_WATERMARK_1_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_REQPRIORITY_FIFO_WATERMARK_1_ADDR,m,v,HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_REQPRIORITY_FIFO_WATERMARK_1_IN)
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_REQPRIORITY_FIFO_WATERMARK_1_WATERMARK_BMSK                 0xffff
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_REQPRIORITY_FIFO_WATERMARK_1_WATERMARK_SHFT                    0x0

#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_REQPRIORITY_FIFO_WATERMARK_2_ADDR                       (MMSS_MDP_VP_0_DMA_0_SSPP_REG_BASE      + 0x00000058)
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_REQPRIORITY_FIFO_WATERMARK_2_RMSK                           0xffff
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_REQPRIORITY_FIFO_WATERMARK_2_IN          \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_REQPRIORITY_FIFO_WATERMARK_2_ADDR, HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_REQPRIORITY_FIFO_WATERMARK_2_RMSK)
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_REQPRIORITY_FIFO_WATERMARK_2_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_REQPRIORITY_FIFO_WATERMARK_2_ADDR, m)
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_REQPRIORITY_FIFO_WATERMARK_2_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_REQPRIORITY_FIFO_WATERMARK_2_ADDR,v)
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_REQPRIORITY_FIFO_WATERMARK_2_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_REQPRIORITY_FIFO_WATERMARK_2_ADDR,m,v,HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_REQPRIORITY_FIFO_WATERMARK_2_IN)
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_REQPRIORITY_FIFO_WATERMARK_2_WATERMARK_BMSK                 0xffff
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_REQPRIORITY_FIFO_WATERMARK_2_WATERMARK_SHFT                    0x0

#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_DANGER_LUT_ADDR                                         (MMSS_MDP_VP_0_DMA_0_SSPP_REG_BASE      + 0x00000060)
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_DANGER_LUT_RMSK                                         0xffffffff
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_DANGER_LUT_IN          \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_DANGER_LUT_ADDR, HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_DANGER_LUT_RMSK)
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_DANGER_LUT_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_DANGER_LUT_ADDR, m)
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_DANGER_LUT_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_DANGER_LUT_ADDR,v)
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_DANGER_LUT_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_DANGER_LUT_ADDR,m,v,HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_DANGER_LUT_IN)
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_DANGER_LUT_FL_15_BMSK                                   0xc0000000
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_DANGER_LUT_FL_15_SHFT                                         0x1e
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_DANGER_LUT_FL_14_BMSK                                   0x30000000
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_DANGER_LUT_FL_14_SHFT                                         0x1c
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_DANGER_LUT_FL_13_BMSK                                    0xc000000
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_DANGER_LUT_FL_13_SHFT                                         0x1a
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_DANGER_LUT_FL_12_BMSK                                    0x3000000
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_DANGER_LUT_FL_12_SHFT                                         0x18
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_DANGER_LUT_FL_11_BMSK                                     0xc00000
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_DANGER_LUT_FL_11_SHFT                                         0x16
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_DANGER_LUT_FL_10_BMSK                                     0x300000
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_DANGER_LUT_FL_10_SHFT                                         0x14
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_DANGER_LUT_FL_9_BMSK                                       0xc0000
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_DANGER_LUT_FL_9_SHFT                                          0x12
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_DANGER_LUT_FL_8_BMSK                                       0x30000
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_DANGER_LUT_FL_8_SHFT                                          0x10
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_DANGER_LUT_FL_7_BMSK                                        0xc000
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_DANGER_LUT_FL_7_SHFT                                           0xe
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_DANGER_LUT_FL_6_BMSK                                        0x3000
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_DANGER_LUT_FL_6_SHFT                                           0xc
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_DANGER_LUT_FL_5_BMSK                                         0xc00
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_DANGER_LUT_FL_5_SHFT                                           0xa
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_DANGER_LUT_FL_4_BMSK                                         0x300
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_DANGER_LUT_FL_4_SHFT                                           0x8
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_DANGER_LUT_FL_3_BMSK                                          0xc0
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_DANGER_LUT_FL_3_SHFT                                           0x6
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_DANGER_LUT_FL_2_BMSK                                          0x30
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_DANGER_LUT_FL_2_SHFT                                           0x4
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_DANGER_LUT_FL_1_BMSK                                           0xc
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_DANGER_LUT_FL_1_SHFT                                           0x2
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_DANGER_LUT_FL_0_BMSK                                           0x3
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_DANGER_LUT_FL_0_SHFT                                           0x0

#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_SAFE_LUT_ADDR                                           (MMSS_MDP_VP_0_DMA_0_SSPP_REG_BASE      + 0x00000064)
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_SAFE_LUT_RMSK                                               0xffff
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_SAFE_LUT_IN          \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_SAFE_LUT_ADDR, HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_SAFE_LUT_RMSK)
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_SAFE_LUT_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_SAFE_LUT_ADDR, m)
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_SAFE_LUT_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_SAFE_LUT_ADDR,v)
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_SAFE_LUT_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_SAFE_LUT_ADDR,m,v,HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_SAFE_LUT_IN)
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_SAFE_LUT_FL_15_BMSK                                         0x8000
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_SAFE_LUT_FL_15_SHFT                                            0xf
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_SAFE_LUT_FL_14_BMSK                                         0x4000
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_SAFE_LUT_FL_14_SHFT                                            0xe
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_SAFE_LUT_FL_13_BMSK                                         0x2000
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_SAFE_LUT_FL_13_SHFT                                            0xd
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_SAFE_LUT_FL_12_BMSK                                         0x1000
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_SAFE_LUT_FL_12_SHFT                                            0xc
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_SAFE_LUT_FL_11_BMSK                                          0x800
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_SAFE_LUT_FL_11_SHFT                                            0xb
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_SAFE_LUT_FL_10_BMSK                                          0x400
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_SAFE_LUT_FL_10_SHFT                                            0xa
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_SAFE_LUT_FL_9_BMSK                                           0x200
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_SAFE_LUT_FL_9_SHFT                                             0x9
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_SAFE_LUT_FL_8_BMSK                                           0x100
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_SAFE_LUT_FL_8_SHFT                                             0x8
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_SAFE_LUT_FL_7_BMSK                                            0x80
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_SAFE_LUT_FL_7_SHFT                                             0x7
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_SAFE_LUT_FL_6_BMSK                                            0x40
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_SAFE_LUT_FL_6_SHFT                                             0x6
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_SAFE_LUT_FL_5_BMSK                                            0x20
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_SAFE_LUT_FL_5_SHFT                                             0x5
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_SAFE_LUT_FL_4_BMSK                                            0x10
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_SAFE_LUT_FL_4_SHFT                                             0x4
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_SAFE_LUT_FL_3_BMSK                                             0x8
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_SAFE_LUT_FL_3_SHFT                                             0x3
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_SAFE_LUT_FL_2_BMSK                                             0x4
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_SAFE_LUT_FL_2_SHFT                                             0x2
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_SAFE_LUT_FL_1_BMSK                                             0x2
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_SAFE_LUT_FL_1_SHFT                                             0x1
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_SAFE_LUT_FL_0_BMSK                                             0x1
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_SAFE_LUT_FL_0_SHFT                                             0x0

#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_CREQ_LUT_ADDR                                           (MMSS_MDP_VP_0_DMA_0_SSPP_REG_BASE      + 0x00000068)
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_CREQ_LUT_RMSK                                           0xffffffff
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_CREQ_LUT_IN          \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_CREQ_LUT_ADDR, HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_CREQ_LUT_RMSK)
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_CREQ_LUT_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_CREQ_LUT_ADDR, m)
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_CREQ_LUT_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_CREQ_LUT_ADDR,v)
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_CREQ_LUT_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_CREQ_LUT_ADDR,m,v,HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_CREQ_LUT_IN)
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_CREQ_LUT_FL_15_BMSK                                     0xc0000000
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_CREQ_LUT_FL_15_SHFT                                           0x1e
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_CREQ_LUT_FL_14_BMSK                                     0x30000000
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_CREQ_LUT_FL_14_SHFT                                           0x1c
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_CREQ_LUT_FL_13_BMSK                                      0xc000000
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_CREQ_LUT_FL_13_SHFT                                           0x1a
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_CREQ_LUT_FL_12_BMSK                                      0x3000000
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_CREQ_LUT_FL_12_SHFT                                           0x18
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_CREQ_LUT_FL_11_BMSK                                       0xc00000
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_CREQ_LUT_FL_11_SHFT                                           0x16
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_CREQ_LUT_FL_10_BMSK                                       0x300000
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_CREQ_LUT_FL_10_SHFT                                           0x14
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_CREQ_LUT_FL_9_BMSK                                         0xc0000
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_CREQ_LUT_FL_9_SHFT                                            0x12
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_CREQ_LUT_FL_8_BMSK                                         0x30000
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_CREQ_LUT_FL_8_SHFT                                            0x10
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_CREQ_LUT_FL_7_BMSK                                          0xc000
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_CREQ_LUT_FL_7_SHFT                                             0xe
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_CREQ_LUT_FL_6_BMSK                                          0x3000
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_CREQ_LUT_FL_6_SHFT                                             0xc
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_CREQ_LUT_FL_5_BMSK                                           0xc00
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_CREQ_LUT_FL_5_SHFT                                             0xa
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_CREQ_LUT_FL_4_BMSK                                           0x300
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_CREQ_LUT_FL_4_SHFT                                             0x8
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_CREQ_LUT_FL_3_BMSK                                            0xc0
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_CREQ_LUT_FL_3_SHFT                                             0x6
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_CREQ_LUT_FL_2_BMSK                                            0x30
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_CREQ_LUT_FL_2_SHFT                                             0x4
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_CREQ_LUT_FL_1_BMSK                                             0xc
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_CREQ_LUT_FL_1_SHFT                                             0x2
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_CREQ_LUT_FL_0_BMSK                                             0x3
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_CREQ_LUT_FL_0_SHFT                                             0x0

#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_QOS_CTRL_ADDR                                           (MMSS_MDP_VP_0_DMA_0_SSPP_REG_BASE      + 0x0000006c)
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_QOS_CTRL_RMSK                                             0x310031
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_QOS_CTRL_IN          \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_QOS_CTRL_ADDR, HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_QOS_CTRL_RMSK)
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_QOS_CTRL_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_QOS_CTRL_ADDR, m)
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_QOS_CTRL_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_QOS_CTRL_ADDR,v)
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_QOS_CTRL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_QOS_CTRL_ADDR,m,v,HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_QOS_CTRL_IN)
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_QOS_CTRL_CREQ_VBLANK_BMSK                                 0x300000
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_QOS_CTRL_CREQ_VBLANK_SHFT                                     0x14
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_QOS_CTRL_VBLANK_EN_BMSK                                    0x10000
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_QOS_CTRL_VBLANK_EN_SHFT                                       0x10
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_QOS_CTRL_DANGER_VBLANK_BMSK                                   0x30
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_QOS_CTRL_DANGER_VBLANK_SHFT                                    0x4
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_QOS_CTRL_DANGER_SAFE_EN_BMSK                                   0x1
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_QOS_CTRL_DANGER_SAFE_EN_SHFT                                   0x0

#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_SRC_ADDR_SW_STATUS_ADDR                                 (MMSS_MDP_VP_0_DMA_0_SSPP_REG_BASE      + 0x00000070)
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_SRC_ADDR_SW_STATUS_RMSK                                        0xf
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_SRC_ADDR_SW_STATUS_IN          \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_SRC_ADDR_SW_STATUS_ADDR, HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_SRC_ADDR_SW_STATUS_RMSK)
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_SRC_ADDR_SW_STATUS_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_SRC_ADDR_SW_STATUS_ADDR, m)
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_SRC_ADDR_SW_STATUS_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_SRC_ADDR_SW_STATUS_ADDR,v)
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_SRC_ADDR_SW_STATUS_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_SRC_ADDR_SW_STATUS_ADDR,m,v,HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_SRC_ADDR_SW_STATUS_IN)
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_SRC_ADDR_SW_STATUS_SRC3_ADDR_CP_BMSK                           0x8
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_SRC_ADDR_SW_STATUS_SRC3_ADDR_CP_SHFT                           0x3
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_SRC_ADDR_SW_STATUS_SRC2_ADDR_CP_BMSK                           0x4
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_SRC_ADDR_SW_STATUS_SRC2_ADDR_CP_SHFT                           0x2
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_SRC_ADDR_SW_STATUS_SRC1_ADDR_CP_BMSK                           0x2
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_SRC_ADDR_SW_STATUS_SRC1_ADDR_CP_SHFT                           0x1
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_SRC_ADDR_SW_STATUS_SRC0_ADDR_CP_BMSK                           0x1
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_SRC_ADDR_SW_STATUS_SRC0_ADDR_CP_SHFT                           0x0

#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_CURRENT_SRC0_ADDR_ADDR                                  (MMSS_MDP_VP_0_DMA_0_SSPP_REG_BASE      + 0x000000a4)
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_CURRENT_SRC0_ADDR_RMSK                                  0xffffffff
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_CURRENT_SRC0_ADDR_IN          \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_CURRENT_SRC0_ADDR_ADDR, HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_CURRENT_SRC0_ADDR_RMSK)
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_CURRENT_SRC0_ADDR_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_CURRENT_SRC0_ADDR_ADDR, m)
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_CURRENT_SRC0_ADDR_ADDR_BMSK                             0xffffffff
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_CURRENT_SRC0_ADDR_ADDR_SHFT                                    0x0

#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_CURRENT_SRC1_ADDR_ADDR                                  (MMSS_MDP_VP_0_DMA_0_SSPP_REG_BASE      + 0x000000a8)
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_CURRENT_SRC1_ADDR_RMSK                                  0xffffffff
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_CURRENT_SRC1_ADDR_IN          \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_CURRENT_SRC1_ADDR_ADDR, HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_CURRENT_SRC1_ADDR_RMSK)
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_CURRENT_SRC1_ADDR_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_CURRENT_SRC1_ADDR_ADDR, m)
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_CURRENT_SRC1_ADDR_ADDR_BMSK                             0xffffffff
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_CURRENT_SRC1_ADDR_ADDR_SHFT                                    0x0

#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_CURRENT_SRC2_ADDR_ADDR                                  (MMSS_MDP_VP_0_DMA_0_SSPP_REG_BASE      + 0x000000ac)
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_CURRENT_SRC2_ADDR_RMSK                                  0xffffffff
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_CURRENT_SRC2_ADDR_IN          \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_CURRENT_SRC2_ADDR_ADDR, HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_CURRENT_SRC2_ADDR_RMSK)
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_CURRENT_SRC2_ADDR_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_CURRENT_SRC2_ADDR_ADDR, m)
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_CURRENT_SRC2_ADDR_ADDR_BMSK                             0xffffffff
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_CURRENT_SRC2_ADDR_ADDR_SHFT                                    0x0

#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_CURRENT_SRC3_ADDR_ADDR                                  (MMSS_MDP_VP_0_DMA_0_SSPP_REG_BASE      + 0x000000b0)
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_CURRENT_SRC3_ADDR_RMSK                                  0xffffffff
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_CURRENT_SRC3_ADDR_IN          \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_CURRENT_SRC3_ADDR_ADDR, HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_CURRENT_SRC3_ADDR_RMSK)
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_CURRENT_SRC3_ADDR_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_CURRENT_SRC3_ADDR_ADDR, m)
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_CURRENT_SRC3_ADDR_ADDR_BMSK                             0xffffffff
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_CURRENT_SRC3_ADDR_ADDR_SHFT                                    0x0

#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_DECIMATION_CONFIG_ADDR                                  (MMSS_MDP_VP_0_DMA_0_SSPP_REG_BASE      + 0x000000b4)
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_DECIMATION_CONFIG_RMSK                                       0xf0f
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_DECIMATION_CONFIG_IN          \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_DECIMATION_CONFIG_ADDR, HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_DECIMATION_CONFIG_RMSK)
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_DECIMATION_CONFIG_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_DECIMATION_CONFIG_ADDR, m)
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_DECIMATION_CONFIG_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_DECIMATION_CONFIG_ADDR,v)
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_DECIMATION_CONFIG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_DECIMATION_CONFIG_ADDR,m,v,HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_DECIMATION_CONFIG_IN)
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_DECIMATION_CONFIG_HORZ_S_BMSK                                0xf00
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_DECIMATION_CONFIG_HORZ_S_SHFT                                  0x8
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_DECIMATION_CONFIG_VERT_S_BMSK                                  0xf
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_DECIMATION_CONFIG_VERT_S_SHFT                                  0x0

#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_FETCH_SMP_WR_PLANE0_ADDR                                (MMSS_MDP_VP_0_DMA_0_SSPP_REG_BASE      + 0x000000d0)
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_FETCH_SMP_WR_PLANE0_RMSK                                0xffffffff
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_FETCH_SMP_WR_PLANE0_IN          \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_FETCH_SMP_WR_PLANE0_ADDR, HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_FETCH_SMP_WR_PLANE0_RMSK)
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_FETCH_SMP_WR_PLANE0_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_FETCH_SMP_WR_PLANE0_ADDR, m)
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_FETCH_SMP_WR_PLANE0_COUNT_BMSK                          0xffffffff
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_FETCH_SMP_WR_PLANE0_COUNT_SHFT                                 0x0

#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_FETCH_SMP_WR_PLANE1_ADDR                                (MMSS_MDP_VP_0_DMA_0_SSPP_REG_BASE      + 0x000000d4)
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_FETCH_SMP_WR_PLANE1_RMSK                                0xffffffff
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_FETCH_SMP_WR_PLANE1_IN          \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_FETCH_SMP_WR_PLANE1_ADDR, HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_FETCH_SMP_WR_PLANE1_RMSK)
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_FETCH_SMP_WR_PLANE1_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_FETCH_SMP_WR_PLANE1_ADDR, m)
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_FETCH_SMP_WR_PLANE1_COUNT_BMSK                          0xffffffff
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_FETCH_SMP_WR_PLANE1_COUNT_SHFT                                 0x0

#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_FETCH_SMP_WR_PLANE2_ADDR                                (MMSS_MDP_VP_0_DMA_0_SSPP_REG_BASE      + 0x000000d8)
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_FETCH_SMP_WR_PLANE2_RMSK                                0xffffffff
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_FETCH_SMP_WR_PLANE2_IN          \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_FETCH_SMP_WR_PLANE2_ADDR, HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_FETCH_SMP_WR_PLANE2_RMSK)
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_FETCH_SMP_WR_PLANE2_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_FETCH_SMP_WR_PLANE2_ADDR, m)
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_FETCH_SMP_WR_PLANE2_COUNT_BMSK                          0xffffffff
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_FETCH_SMP_WR_PLANE2_COUNT_SHFT                                 0x0

#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_SMP_UNPACK_RD_PLANE0_ADDR                               (MMSS_MDP_VP_0_DMA_0_SSPP_REG_BASE      + 0x000000e0)
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_SMP_UNPACK_RD_PLANE0_RMSK                               0xffffffff
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_SMP_UNPACK_RD_PLANE0_IN          \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_SMP_UNPACK_RD_PLANE0_ADDR, HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_SMP_UNPACK_RD_PLANE0_RMSK)
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_SMP_UNPACK_RD_PLANE0_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_SMP_UNPACK_RD_PLANE0_ADDR, m)
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_SMP_UNPACK_RD_PLANE0_COUNT_BMSK                         0xffffffff
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_SMP_UNPACK_RD_PLANE0_COUNT_SHFT                                0x0

#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_SMP_UNPACK_RD_PLANE1_ADDR                               (MMSS_MDP_VP_0_DMA_0_SSPP_REG_BASE      + 0x000000e4)
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_SMP_UNPACK_RD_PLANE1_RMSK                               0xffffffff
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_SMP_UNPACK_RD_PLANE1_IN          \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_SMP_UNPACK_RD_PLANE1_ADDR, HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_SMP_UNPACK_RD_PLANE1_RMSK)
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_SMP_UNPACK_RD_PLANE1_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_SMP_UNPACK_RD_PLANE1_ADDR, m)
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_SMP_UNPACK_RD_PLANE1_COUNT_BMSK                         0xffffffff
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_SMP_UNPACK_RD_PLANE1_COUNT_SHFT                                0x0

#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_SMP_UNPACK_RD_PLANE2_ADDR                               (MMSS_MDP_VP_0_DMA_0_SSPP_REG_BASE      + 0x000000e8)
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_SMP_UNPACK_RD_PLANE2_RMSK                               0xffffffff
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_SMP_UNPACK_RD_PLANE2_IN          \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_SMP_UNPACK_RD_PLANE2_ADDR, HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_SMP_UNPACK_RD_PLANE2_RMSK)
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_SMP_UNPACK_RD_PLANE2_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_SMP_UNPACK_RD_PLANE2_ADDR, m)
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_SMP_UNPACK_RD_PLANE2_COUNT_BMSK                         0xffffffff
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_SMP_UNPACK_RD_PLANE2_COUNT_SHFT                                0x0

#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_FILL_LEVELS_ADDR                                        (MMSS_MDP_VP_0_DMA_0_SSPP_REG_BASE      + 0x000000f0)
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_FILL_LEVELS_RMSK                                           0xf000f
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_FILL_LEVELS_IN          \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_FILL_LEVELS_ADDR, HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_FILL_LEVELS_RMSK)
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_FILL_LEVELS_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_FILL_LEVELS_ADDR, m)
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_FILL_LEVELS_PLANE1_BMSK                                    0xf0000
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_FILL_LEVELS_PLANE1_SHFT                                       0x10
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_FILL_LEVELS_PLANE0_BMSK                                        0xf
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_FILL_LEVELS_PLANE0_SHFT                                        0x0

#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_STATUS_ADDR                                             (MMSS_MDP_VP_0_DMA_0_SSPP_REG_BASE      + 0x000000f4)
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_STATUS_RMSK                                                0x10003
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_STATUS_IN          \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_STATUS_ADDR, HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_STATUS_RMSK)
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_STATUS_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_STATUS_ADDR, m)
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_STATUS_UBWC_IDLE_BMSK                                      0x10000
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_STATUS_UBWC_IDLE_SHFT                                         0x10
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_STATUS_FETCH_IDLE_BMSK                                         0x2
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_STATUS_FETCH_IDLE_SHFT                                         0x1
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_STATUS_UNPACK_IDLE_BMSK                                        0x1
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_STATUS_UNPACK_IDLE_SHFT                                        0x0

#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_SW_PIX_EXT_C0_LR_ADDR                                   (MMSS_MDP_VP_0_DMA_0_SSPP_REG_BASE      + 0x00000100)
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_SW_PIX_EXT_C0_LR_RMSK                                   0xffffffff
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_SW_PIX_EXT_C0_LR_IN          \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_SW_PIX_EXT_C0_LR_ADDR, HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_SW_PIX_EXT_C0_LR_RMSK)
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_SW_PIX_EXT_C0_LR_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_SW_PIX_EXT_C0_LR_ADDR, m)
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_SW_PIX_EXT_C0_LR_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_SW_PIX_EXT_C0_LR_ADDR,v)
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_SW_PIX_EXT_C0_LR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_SW_PIX_EXT_C0_LR_ADDR,m,v,HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_SW_PIX_EXT_C0_LR_IN)
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_SW_PIX_EXT_C0_LR_RIGHT_OVF_BMSK                         0xff000000
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_SW_PIX_EXT_C0_LR_RIGHT_OVF_SHFT                               0x18
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_SW_PIX_EXT_C0_LR_RIGHT_RPT_BMSK                           0xff0000
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_SW_PIX_EXT_C0_LR_RIGHT_RPT_SHFT                               0x10
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_SW_PIX_EXT_C0_LR_LEFT_OVF_BMSK                              0xff00
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_SW_PIX_EXT_C0_LR_LEFT_OVF_SHFT                                 0x8
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_SW_PIX_EXT_C0_LR_LEFT_RPT_BMSK                                0xff
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_SW_PIX_EXT_C0_LR_LEFT_RPT_SHFT                                 0x0

#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_SW_PIX_EXT_C0_TB_ADDR                                   (MMSS_MDP_VP_0_DMA_0_SSPP_REG_BASE      + 0x00000104)
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_SW_PIX_EXT_C0_TB_RMSK                                   0xffffffff
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_SW_PIX_EXT_C0_TB_IN          \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_SW_PIX_EXT_C0_TB_ADDR, HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_SW_PIX_EXT_C0_TB_RMSK)
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_SW_PIX_EXT_C0_TB_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_SW_PIX_EXT_C0_TB_ADDR, m)
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_SW_PIX_EXT_C0_TB_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_SW_PIX_EXT_C0_TB_ADDR,v)
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_SW_PIX_EXT_C0_TB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_SW_PIX_EXT_C0_TB_ADDR,m,v,HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_SW_PIX_EXT_C0_TB_IN)
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_SW_PIX_EXT_C0_TB_BOTTOM_OVF_BMSK                        0xff000000
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_SW_PIX_EXT_C0_TB_BOTTOM_OVF_SHFT                              0x18
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_SW_PIX_EXT_C0_TB_BOTTOM_RPT_BMSK                          0xff0000
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_SW_PIX_EXT_C0_TB_BOTTOM_RPT_SHFT                              0x10
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_SW_PIX_EXT_C0_TB_TOP_OVF_BMSK                               0xff00
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_SW_PIX_EXT_C0_TB_TOP_OVF_SHFT                                  0x8
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_SW_PIX_EXT_C0_TB_TOP_RPT_BMSK                                 0xff
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_SW_PIX_EXT_C0_TB_TOP_RPT_SHFT                                  0x0

#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_SW_PIX_EXT_C0_REQ_PIXELS_ADDR                           (MMSS_MDP_VP_0_DMA_0_SSPP_REG_BASE      + 0x00000108)
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_SW_PIX_EXT_C0_REQ_PIXELS_RMSK                           0xffffffff
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_SW_PIX_EXT_C0_REQ_PIXELS_IN          \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_SW_PIX_EXT_C0_REQ_PIXELS_ADDR, HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_SW_PIX_EXT_C0_REQ_PIXELS_RMSK)
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_SW_PIX_EXT_C0_REQ_PIXELS_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_SW_PIX_EXT_C0_REQ_PIXELS_ADDR, m)
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_SW_PIX_EXT_C0_REQ_PIXELS_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_SW_PIX_EXT_C0_REQ_PIXELS_ADDR,v)
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_SW_PIX_EXT_C0_REQ_PIXELS_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_SW_PIX_EXT_C0_REQ_PIXELS_ADDR,m,v,HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_SW_PIX_EXT_C0_REQ_PIXELS_IN)
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_SW_PIX_EXT_C0_REQ_PIXELS_TOP_BOTTOM_BMSK                0xffff0000
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_SW_PIX_EXT_C0_REQ_PIXELS_TOP_BOTTOM_SHFT                      0x10
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_SW_PIX_EXT_C0_REQ_PIXELS_LEFT_RIGHT_BMSK                    0xffff
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_SW_PIX_EXT_C0_REQ_PIXELS_LEFT_RIGHT_SHFT                       0x0

#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_SW_PIX_EXT_C1C2_LR_ADDR                                 (MMSS_MDP_VP_0_DMA_0_SSPP_REG_BASE      + 0x00000110)
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_SW_PIX_EXT_C1C2_LR_RMSK                                 0xffffffff
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_SW_PIX_EXT_C1C2_LR_IN          \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_SW_PIX_EXT_C1C2_LR_ADDR, HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_SW_PIX_EXT_C1C2_LR_RMSK)
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_SW_PIX_EXT_C1C2_LR_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_SW_PIX_EXT_C1C2_LR_ADDR, m)
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_SW_PIX_EXT_C1C2_LR_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_SW_PIX_EXT_C1C2_LR_ADDR,v)
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_SW_PIX_EXT_C1C2_LR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_SW_PIX_EXT_C1C2_LR_ADDR,m,v,HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_SW_PIX_EXT_C1C2_LR_IN)
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_SW_PIX_EXT_C1C2_LR_RIGHT_OVF_BMSK                       0xff000000
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_SW_PIX_EXT_C1C2_LR_RIGHT_OVF_SHFT                             0x18
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_SW_PIX_EXT_C1C2_LR_RIGHT_RPT_BMSK                         0xff0000
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_SW_PIX_EXT_C1C2_LR_RIGHT_RPT_SHFT                             0x10
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_SW_PIX_EXT_C1C2_LR_LEFT_OVF_BMSK                            0xff00
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_SW_PIX_EXT_C1C2_LR_LEFT_OVF_SHFT                               0x8
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_SW_PIX_EXT_C1C2_LR_LEFT_RPT_BMSK                              0xff
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_SW_PIX_EXT_C1C2_LR_LEFT_RPT_SHFT                               0x0

#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_SW_PIX_EXT_C1C2_TB_ADDR                                 (MMSS_MDP_VP_0_DMA_0_SSPP_REG_BASE      + 0x00000114)
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_SW_PIX_EXT_C1C2_TB_RMSK                                 0xffffffff
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_SW_PIX_EXT_C1C2_TB_IN          \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_SW_PIX_EXT_C1C2_TB_ADDR, HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_SW_PIX_EXT_C1C2_TB_RMSK)
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_SW_PIX_EXT_C1C2_TB_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_SW_PIX_EXT_C1C2_TB_ADDR, m)
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_SW_PIX_EXT_C1C2_TB_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_SW_PIX_EXT_C1C2_TB_ADDR,v)
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_SW_PIX_EXT_C1C2_TB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_SW_PIX_EXT_C1C2_TB_ADDR,m,v,HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_SW_PIX_EXT_C1C2_TB_IN)
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_SW_PIX_EXT_C1C2_TB_BOTTOM_OVF_BMSK                      0xff000000
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_SW_PIX_EXT_C1C2_TB_BOTTOM_OVF_SHFT                            0x18
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_SW_PIX_EXT_C1C2_TB_BOTTOM_RPT_BMSK                        0xff0000
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_SW_PIX_EXT_C1C2_TB_BOTTOM_RPT_SHFT                            0x10
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_SW_PIX_EXT_C1C2_TB_TOP_OVF_BMSK                             0xff00
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_SW_PIX_EXT_C1C2_TB_TOP_OVF_SHFT                                0x8
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_SW_PIX_EXT_C1C2_TB_TOP_RPT_BMSK                               0xff
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_SW_PIX_EXT_C1C2_TB_TOP_RPT_SHFT                                0x0

#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_SW_PIX_EXT_C1C2_REQ_PIXELS_ADDR                         (MMSS_MDP_VP_0_DMA_0_SSPP_REG_BASE      + 0x00000118)
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_SW_PIX_EXT_C1C2_REQ_PIXELS_RMSK                         0xffffffff
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_SW_PIX_EXT_C1C2_REQ_PIXELS_IN          \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_SW_PIX_EXT_C1C2_REQ_PIXELS_ADDR, HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_SW_PIX_EXT_C1C2_REQ_PIXELS_RMSK)
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_SW_PIX_EXT_C1C2_REQ_PIXELS_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_SW_PIX_EXT_C1C2_REQ_PIXELS_ADDR, m)
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_SW_PIX_EXT_C1C2_REQ_PIXELS_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_SW_PIX_EXT_C1C2_REQ_PIXELS_ADDR,v)
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_SW_PIX_EXT_C1C2_REQ_PIXELS_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_SW_PIX_EXT_C1C2_REQ_PIXELS_ADDR,m,v,HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_SW_PIX_EXT_C1C2_REQ_PIXELS_IN)
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_SW_PIX_EXT_C1C2_REQ_PIXELS_TOP_BOTTOM_BMSK              0xffff0000
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_SW_PIX_EXT_C1C2_REQ_PIXELS_TOP_BOTTOM_SHFT                    0x10
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_SW_PIX_EXT_C1C2_REQ_PIXELS_LEFT_RIGHT_BMSK                  0xffff
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_SW_PIX_EXT_C1C2_REQ_PIXELS_LEFT_RIGHT_SHFT                     0x0

#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_SW_PIX_EXT_C3_LR_ADDR                                   (MMSS_MDP_VP_0_DMA_0_SSPP_REG_BASE      + 0x00000120)
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_SW_PIX_EXT_C3_LR_RMSK                                   0xffffffff
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_SW_PIX_EXT_C3_LR_IN          \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_SW_PIX_EXT_C3_LR_ADDR, HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_SW_PIX_EXT_C3_LR_RMSK)
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_SW_PIX_EXT_C3_LR_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_SW_PIX_EXT_C3_LR_ADDR, m)
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_SW_PIX_EXT_C3_LR_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_SW_PIX_EXT_C3_LR_ADDR,v)
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_SW_PIX_EXT_C3_LR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_SW_PIX_EXT_C3_LR_ADDR,m,v,HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_SW_PIX_EXT_C3_LR_IN)
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_SW_PIX_EXT_C3_LR_RIGHT_OVF_BMSK                         0xff000000
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_SW_PIX_EXT_C3_LR_RIGHT_OVF_SHFT                               0x18
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_SW_PIX_EXT_C3_LR_RIGHT_RPT_BMSK                           0xff0000
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_SW_PIX_EXT_C3_LR_RIGHT_RPT_SHFT                               0x10
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_SW_PIX_EXT_C3_LR_LEFT_OVF_BMSK                              0xff00
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_SW_PIX_EXT_C3_LR_LEFT_OVF_SHFT                                 0x8
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_SW_PIX_EXT_C3_LR_LEFT_RPT_BMSK                                0xff
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_SW_PIX_EXT_C3_LR_LEFT_RPT_SHFT                                 0x0

#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_SW_PIX_EXT_C3_TB_ADDR                                   (MMSS_MDP_VP_0_DMA_0_SSPP_REG_BASE      + 0x00000124)
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_SW_PIX_EXT_C3_TB_RMSK                                   0xffffffff
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_SW_PIX_EXT_C3_TB_IN          \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_SW_PIX_EXT_C3_TB_ADDR, HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_SW_PIX_EXT_C3_TB_RMSK)
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_SW_PIX_EXT_C3_TB_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_SW_PIX_EXT_C3_TB_ADDR, m)
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_SW_PIX_EXT_C3_TB_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_SW_PIX_EXT_C3_TB_ADDR,v)
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_SW_PIX_EXT_C3_TB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_SW_PIX_EXT_C3_TB_ADDR,m,v,HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_SW_PIX_EXT_C3_TB_IN)
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_SW_PIX_EXT_C3_TB_BOTTOM_OVF_BMSK                        0xff000000
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_SW_PIX_EXT_C3_TB_BOTTOM_OVF_SHFT                              0x18
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_SW_PIX_EXT_C3_TB_BOTTOM_RPT_BMSK                          0xff0000
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_SW_PIX_EXT_C3_TB_BOTTOM_RPT_SHFT                              0x10
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_SW_PIX_EXT_C3_TB_TOP_OVF_BMSK                               0xff00
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_SW_PIX_EXT_C3_TB_TOP_OVF_SHFT                                  0x8
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_SW_PIX_EXT_C3_TB_TOP_RPT_BMSK                                 0xff
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_SW_PIX_EXT_C3_TB_TOP_RPT_SHFT                                  0x0

#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_SW_PIX_EXT_C3_REQ_PIXELS_ADDR                           (MMSS_MDP_VP_0_DMA_0_SSPP_REG_BASE      + 0x00000128)
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_SW_PIX_EXT_C3_REQ_PIXELS_RMSK                           0xffffffff
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_SW_PIX_EXT_C3_REQ_PIXELS_IN          \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_SW_PIX_EXT_C3_REQ_PIXELS_ADDR, HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_SW_PIX_EXT_C3_REQ_PIXELS_RMSK)
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_SW_PIX_EXT_C3_REQ_PIXELS_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_SW_PIX_EXT_C3_REQ_PIXELS_ADDR, m)
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_SW_PIX_EXT_C3_REQ_PIXELS_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_SW_PIX_EXT_C3_REQ_PIXELS_ADDR,v)
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_SW_PIX_EXT_C3_REQ_PIXELS_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_SW_PIX_EXT_C3_REQ_PIXELS_ADDR,m,v,HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_SW_PIX_EXT_C3_REQ_PIXELS_IN)
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_SW_PIX_EXT_C3_REQ_PIXELS_TOP_BOTTOM_BMSK                0xffff0000
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_SW_PIX_EXT_C3_REQ_PIXELS_TOP_BOTTOM_SHFT                      0x10
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_SW_PIX_EXT_C3_REQ_PIXELS_LEFT_RIGHT_BMSK                    0xffff
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_SW_PIX_EXT_C3_REQ_PIXELS_LEFT_RIGHT_SHFT                       0x0

#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_TRAFFIC_SHAPER_ADDR                                     (MMSS_MDP_VP_0_DMA_0_SSPP_REG_BASE      + 0x00000130)
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_TRAFFIC_SHAPER_RMSK                                     0x880000ff
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_TRAFFIC_SHAPER_IN          \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_TRAFFIC_SHAPER_ADDR, HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_TRAFFIC_SHAPER_RMSK)
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_TRAFFIC_SHAPER_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_TRAFFIC_SHAPER_ADDR, m)
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_TRAFFIC_SHAPER_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_TRAFFIC_SHAPER_ADDR,v)
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_TRAFFIC_SHAPER_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_TRAFFIC_SHAPER_ADDR,m,v,HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_TRAFFIC_SHAPER_IN)
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_TRAFFIC_SHAPER_EN_BMSK                                  0x80000000
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_TRAFFIC_SHAPER_EN_SHFT                                        0x1f
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_TRAFFIC_SHAPER_PREFILL_MODE_BMSK                         0x8000000
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_TRAFFIC_SHAPER_PREFILL_MODE_SHFT                              0x1b
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_TRAFFIC_SHAPER_BYTES_PER_CLOCK_BMSK                           0xff
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_TRAFFIC_SHAPER_BYTES_PER_CLOCK_SHFT                            0x0

#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_CDP_CNTL_ADDR                                           (MMSS_MDP_VP_0_DMA_0_SSPP_REG_BASE      + 0x00000134)
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_CDP_CNTL_RMSK                                                  0xf
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_CDP_CNTL_IN          \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_CDP_CNTL_ADDR, HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_CDP_CNTL_RMSK)
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_CDP_CNTL_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_CDP_CNTL_ADDR, m)
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_CDP_CNTL_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_CDP_CNTL_ADDR,v)
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_CDP_CNTL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_CDP_CNTL_ADDR,m,v,HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_CDP_CNTL_IN)
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_CDP_CNTL_PRELOAD_ADDR_AHEAD_CNT_BMSK                           0x8
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_CDP_CNTL_PRELOAD_ADDR_AHEAD_CNT_SHFT                           0x3
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_CDP_CNTL_TILE_MODE_AMORTIZE_EN_BMSK                            0x4
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_CDP_CNTL_TILE_MODE_AMORTIZE_EN_SHFT                            0x2
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_CDP_CNTL_UBWC_META_CDP_EN_BMSK                                 0x2
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_CDP_CNTL_UBWC_META_CDP_EN_SHFT                                 0x1
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_CDP_CNTL_CDP_EN_BMSK                                           0x1
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_CDP_CNTL_CDP_EN_SHFT                                           0x0

#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_UBWC_ERROR_STATUS_ADDR                                  (MMSS_MDP_VP_0_DMA_0_SSPP_REG_BASE      + 0x00000138)
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_UBWC_ERROR_STATUS_RMSK                                  0x80ff00ff
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_UBWC_ERROR_STATUS_IN          \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_UBWC_ERROR_STATUS_ADDR, HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_UBWC_ERROR_STATUS_RMSK)
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_UBWC_ERROR_STATUS_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_UBWC_ERROR_STATUS_ADDR, m)
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_UBWC_ERROR_STATUS_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_UBWC_ERROR_STATUS_ADDR,v)
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_UBWC_ERROR_STATUS_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_UBWC_ERROR_STATUS_ADDR,m,v,HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_UBWC_ERROR_STATUS_IN)
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_UBWC_ERROR_STATUS_CODE_CLEAR_BMSK                       0x80000000
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_UBWC_ERROR_STATUS_CODE_CLEAR_SHFT                             0x1f
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_UBWC_ERROR_STATUS_ERROR_COUNT_BMSK                        0xff0000
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_UBWC_ERROR_STATUS_ERROR_COUNT_SHFT                            0x10
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_UBWC_ERROR_STATUS_CODE_BMSK                                   0xff
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_UBWC_ERROR_STATUS_CODE_SHFT                                    0x0

#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_SW_CROP_W_C0C3_ADDR                                     (MMSS_MDP_VP_0_DMA_0_SSPP_REG_BASE      + 0x00000140)
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_SW_CROP_W_C0C3_RMSK                                     0xffffffff
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_SW_CROP_W_C0C3_IN          \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_SW_CROP_W_C0C3_ADDR, HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_SW_CROP_W_C0C3_RMSK)
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_SW_CROP_W_C0C3_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_SW_CROP_W_C0C3_ADDR, m)
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_SW_CROP_W_C0C3_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_SW_CROP_W_C0C3_ADDR,v)
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_SW_CROP_W_C0C3_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_SW_CROP_W_C0C3_ADDR,m,v,HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_SW_CROP_W_C0C3_IN)
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_SW_CROP_W_C0C3_START_X_BMSK                             0xffff0000
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_SW_CROP_W_C0C3_START_X_SHFT                                   0x10
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_SW_CROP_W_C0C3_CROP_WIDTH_BMSK                              0xffff
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_SW_CROP_W_C0C3_CROP_WIDTH_SHFT                                 0x0

#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_SW_CROP_W_C1C2_ADDR                                     (MMSS_MDP_VP_0_DMA_0_SSPP_REG_BASE      + 0x00000144)
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_SW_CROP_W_C1C2_RMSK                                     0xffffffff
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_SW_CROP_W_C1C2_IN          \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_SW_CROP_W_C1C2_ADDR, HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_SW_CROP_W_C1C2_RMSK)
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_SW_CROP_W_C1C2_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_SW_CROP_W_C1C2_ADDR, m)
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_SW_CROP_W_C1C2_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_SW_CROP_W_C1C2_ADDR,v)
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_SW_CROP_W_C1C2_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_SW_CROP_W_C1C2_ADDR,m,v,HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_SW_CROP_W_C1C2_IN)
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_SW_CROP_W_C1C2_START_X_BMSK                             0xffff0000
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_SW_CROP_W_C1C2_START_X_SHFT                                   0x10
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_SW_CROP_W_C1C2_CROP_WIDTH_BMSK                              0xffff
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_SW_CROP_W_C1C2_CROP_WIDTH_SHFT                                 0x0

#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_SW_CROP_H_C0C3_ADDR                                     (MMSS_MDP_VP_0_DMA_0_SSPP_REG_BASE      + 0x00000148)
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_SW_CROP_H_C0C3_RMSK                                     0xffff0000
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_SW_CROP_H_C0C3_IN          \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_SW_CROP_H_C0C3_ADDR, HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_SW_CROP_H_C0C3_RMSK)
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_SW_CROP_H_C0C3_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_SW_CROP_H_C0C3_ADDR, m)
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_SW_CROP_H_C0C3_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_SW_CROP_H_C0C3_ADDR,v)
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_SW_CROP_H_C0C3_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_SW_CROP_H_C0C3_ADDR,m,v,HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_SW_CROP_H_C0C3_IN)
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_SW_CROP_H_C0C3_START_Y_BMSK                             0xffff0000
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_SW_CROP_H_C0C3_START_Y_SHFT                                   0x10

#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_SW_CROP_H_C1C2_ADDR                                     (MMSS_MDP_VP_0_DMA_0_SSPP_REG_BASE      + 0x0000014c)
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_SW_CROP_H_C1C2_RMSK                                     0xffff0000
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_SW_CROP_H_C1C2_IN          \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_SW_CROP_H_C1C2_ADDR, HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_SW_CROP_H_C1C2_RMSK)
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_SW_CROP_H_C1C2_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_SW_CROP_H_C1C2_ADDR, m)
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_SW_CROP_H_C1C2_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_SW_CROP_H_C1C2_ADDR,v)
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_SW_CROP_H_C1C2_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_SW_CROP_H_C1C2_ADDR,m,v,HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_SW_CROP_H_C1C2_IN)
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_SW_CROP_H_C1C2_START_Y_BMSK                             0xffff0000
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_SW_CROP_H_C1C2_START_Y_SHFT                                   0x10

#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_TRAFFIC_SHAPER_PREFILL_ADDR                             (MMSS_MDP_VP_0_DMA_0_SSPP_REG_BASE      + 0x00000150)
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_TRAFFIC_SHAPER_PREFILL_RMSK                             0xffffffff
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_TRAFFIC_SHAPER_PREFILL_IN          \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_TRAFFIC_SHAPER_PREFILL_ADDR, HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_TRAFFIC_SHAPER_PREFILL_RMSK)
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_TRAFFIC_SHAPER_PREFILL_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_TRAFFIC_SHAPER_PREFILL_ADDR, m)
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_TRAFFIC_SHAPER_PREFILL_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_TRAFFIC_SHAPER_PREFILL_ADDR,v)
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_TRAFFIC_SHAPER_PREFILL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_TRAFFIC_SHAPER_PREFILL_ADDR,m,v,HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_TRAFFIC_SHAPER_PREFILL_IN)
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_TRAFFIC_SHAPER_PREFILL_COUNT_BMSK                       0xffffffff
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_TRAFFIC_SHAPER_PREFILL_COUNT_SHFT                              0x0

#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_OUT_SIZE_REC1_ADDR                                      (MMSS_MDP_VP_0_DMA_0_SSPP_REG_BASE      + 0x00000160)
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_OUT_SIZE_REC1_RMSK                                      0xffffffff
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_OUT_SIZE_REC1_IN          \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_OUT_SIZE_REC1_ADDR, HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_OUT_SIZE_REC1_RMSK)
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_OUT_SIZE_REC1_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_OUT_SIZE_REC1_ADDR, m)
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_OUT_SIZE_REC1_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_OUT_SIZE_REC1_ADDR,v)
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_OUT_SIZE_REC1_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_OUT_SIZE_REC1_ADDR,m,v,HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_OUT_SIZE_REC1_IN)
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_OUT_SIZE_REC1_REC1_DST_H_BMSK                           0xffff0000
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_OUT_SIZE_REC1_REC1_DST_H_SHFT                                 0x10
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_OUT_SIZE_REC1_REC1_DST_W_BMSK                               0xffff
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_OUT_SIZE_REC1_REC1_DST_W_SHFT                                  0x0

#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_OUT_XY_REC1_ADDR                                        (MMSS_MDP_VP_0_DMA_0_SSPP_REG_BASE      + 0x00000164)
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_OUT_XY_REC1_RMSK                                        0xffffffff
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_OUT_XY_REC1_IN          \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_OUT_XY_REC1_ADDR, HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_OUT_XY_REC1_RMSK)
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_OUT_XY_REC1_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_OUT_XY_REC1_ADDR, m)
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_OUT_XY_REC1_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_OUT_XY_REC1_ADDR,v)
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_OUT_XY_REC1_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_OUT_XY_REC1_ADDR,m,v,HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_OUT_XY_REC1_IN)
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_OUT_XY_REC1_REC1_DST_Y_BMSK                             0xffff0000
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_OUT_XY_REC1_REC1_DST_Y_SHFT                                   0x10
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_OUT_XY_REC1_REC1_DST_X_BMSK                                 0xffff
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_OUT_XY_REC1_REC1_DST_X_SHFT                                    0x0

#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_SRC_XY_REC1_ADDR                                        (MMSS_MDP_VP_0_DMA_0_SSPP_REG_BASE      + 0x00000168)
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_SRC_XY_REC1_RMSK                                        0xffffffff
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_SRC_XY_REC1_IN          \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_SRC_XY_REC1_ADDR, HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_SRC_XY_REC1_RMSK)
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_SRC_XY_REC1_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_SRC_XY_REC1_ADDR, m)
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_SRC_XY_REC1_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_SRC_XY_REC1_ADDR,v)
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_SRC_XY_REC1_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_SRC_XY_REC1_ADDR,m,v,HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_SRC_XY_REC1_IN)
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_SRC_XY_REC1_REC1_SRC_Y_BMSK                             0xffff0000
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_SRC_XY_REC1_REC1_SRC_Y_SHFT                                   0x10
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_SRC_XY_REC1_REC1_SRC_X_BMSK                                 0xffff
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_SRC_XY_REC1_REC1_SRC_X_SHFT                                    0x0

#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_SRC_SIZE_REC1_ADDR                                      (MMSS_MDP_VP_0_DMA_0_SSPP_REG_BASE      + 0x0000016c)
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_SRC_SIZE_REC1_RMSK                                      0xffffffff
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_SRC_SIZE_REC1_IN          \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_SRC_SIZE_REC1_ADDR, HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_SRC_SIZE_REC1_RMSK)
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_SRC_SIZE_REC1_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_SRC_SIZE_REC1_ADDR, m)
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_SRC_SIZE_REC1_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_SRC_SIZE_REC1_ADDR,v)
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_SRC_SIZE_REC1_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_SRC_SIZE_REC1_ADDR,m,v,HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_SRC_SIZE_REC1_IN)
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_SRC_SIZE_REC1_REC1_ROI_H_BMSK                           0xffff0000
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_SRC_SIZE_REC1_REC1_ROI_H_SHFT                                 0x10
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_SRC_SIZE_REC1_REC1_ROI_W_BMSK                               0xffff
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_SRC_SIZE_REC1_REC1_ROI_W_SHFT                                  0x0

#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_MULTI_REC_OP_MODE_ADDR                                  (MMSS_MDP_VP_0_DMA_0_SSPP_REG_BASE      + 0x00000170)
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_MULTI_REC_OP_MODE_RMSK                                         0x7
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_MULTI_REC_OP_MODE_IN          \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_MULTI_REC_OP_MODE_ADDR, HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_MULTI_REC_OP_MODE_RMSK)
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_MULTI_REC_OP_MODE_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_MULTI_REC_OP_MODE_ADDR, m)
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_MULTI_REC_OP_MODE_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_MULTI_REC_OP_MODE_ADDR,v)
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_MULTI_REC_OP_MODE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_MULTI_REC_OP_MODE_ADDR,m,v,HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_MULTI_REC_OP_MODE_IN)
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_MULTI_REC_OP_MODE_MULTI_REC_MODE_BMSK                          0x4
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_MULTI_REC_OP_MODE_MULTI_REC_MODE_SHFT                          0x2
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_MULTI_REC_OP_MODE_MULTI_REC_ENABLE_BMSK                        0x3
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_MULTI_REC_OP_MODE_MULTI_REC_ENABLE_SHFT                        0x0

#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_SRC_FORMAT_REC1_ADDR                                    (MMSS_MDP_VP_0_DMA_0_SSPP_REG_BASE      + 0x00000174)
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_SRC_FORMAT_REC1_RMSK                                    0xfffeffff
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_SRC_FORMAT_REC1_IN          \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_SRC_FORMAT_REC1_ADDR, HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_SRC_FORMAT_REC1_RMSK)
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_SRC_FORMAT_REC1_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_SRC_FORMAT_REC1_ADDR, m)
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_SRC_FORMAT_REC1_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_SRC_FORMAT_REC1_ADDR,v)
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_SRC_FORMAT_REC1_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_SRC_FORMAT_REC1_ADDR,m,v,HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_SRC_FORMAT_REC1_IN)
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_SRC_FORMAT_REC1_REC1_FRAME_FORMAT_BMSK                  0xc0000000
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_SRC_FORMAT_REC1_REC1_FRAME_FORMAT_SHFT                        0x1e
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_SRC_FORMAT_REC1_REC1_EXTEND_PIXEL_FORMAT_BMSK           0x3c000000
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_SRC_FORMAT_REC1_REC1_EXTEND_PIXEL_FORMAT_SHFT                 0x1a
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_SRC_FORMAT_REC1_REC1_SRC_CHROMA_SAMP_BMSK                0x3800000
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_SRC_FORMAT_REC1_REC1_SRC_CHROMA_SAMP_SHFT                     0x17
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_SRC_FORMAT_REC1_REC1_SOLID_FILL_BMSK                      0x400000
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_SRC_FORMAT_REC1_REC1_SOLID_FILL_SHFT                          0x16
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_SRC_FORMAT_REC1_REC1_VC1_REDUCE_BMSK                      0x200000
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_SRC_FORMAT_REC1_REC1_VC1_REDUCE_SHFT                          0x15
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_SRC_FORMAT_REC1_REC1_FETCH_PLANES_BMSK                    0x180000
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_SRC_FORMAT_REC1_REC1_FETCH_PLANES_SHFT                        0x13
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_SRC_FORMAT_REC1_REC1_UNPACK_ALIGN_BMSK                     0x40000
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_SRC_FORMAT_REC1_REC1_UNPACK_ALIGN_SHFT                        0x12
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_SRC_FORMAT_REC1_REC1_UNPACK_TIGHT_BMSK                     0x20000
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_SRC_FORMAT_REC1_REC1_UNPACK_TIGHT_SHFT                        0x11
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_SRC_FORMAT_REC1_REC1_SRC_COLOR_SPACE_BMSK                   0x8000
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_SRC_FORMAT_REC1_REC1_SRC_COLOR_SPACE_SHFT                      0xf
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_SRC_FORMAT_REC1_REC1_UNPACK_DX_FORMAT_BMSK                  0x4000
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_SRC_FORMAT_REC1_REC1_UNPACK_DX_FORMAT_SHFT                     0xe
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_SRC_FORMAT_REC1_REC1_UNPACK_COUNT_BMSK                      0x3000
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_SRC_FORMAT_REC1_REC1_UNPACK_COUNT_SHFT                         0xc
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_SRC_FORMAT_REC1_REC1_ROT90_BMSK                              0x800
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_SRC_FORMAT_REC1_REC1_ROT90_SHFT                                0xb
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_SRC_FORMAT_REC1_REC1_SRC_BPP_BMSK                            0x600
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_SRC_FORMAT_REC1_REC1_SRC_BPP_SHFT                              0x9
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_SRC_FORMAT_REC1_REC1_SRCC3_EN_BMSK                           0x100
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_SRC_FORMAT_REC1_REC1_SRCC3_EN_SHFT                             0x8
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_SRC_FORMAT_REC1_REC1_SRCC3_BMSK                               0xc0
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_SRC_FORMAT_REC1_REC1_SRCC3_SHFT                                0x6
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_SRC_FORMAT_REC1_REC1_SRCC2_BMSK                               0x30
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_SRC_FORMAT_REC1_REC1_SRCC2_SHFT                                0x4
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_SRC_FORMAT_REC1_REC1_SRCC1_BMSK                                0xc
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_SRC_FORMAT_REC1_REC1_SRCC1_SHFT                                0x2
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_SRC_FORMAT_REC1_REC1_SRCC0_BMSK                                0x3
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_SRC_FORMAT_REC1_REC1_SRCC0_SHFT                                0x0

#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_SRC_UNPACK_PATTERN_REC1_ADDR                            (MMSS_MDP_VP_0_DMA_0_SSPP_REG_BASE      + 0x00000178)
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_SRC_UNPACK_PATTERN_REC1_RMSK                             0x3030303
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_SRC_UNPACK_PATTERN_REC1_IN          \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_SRC_UNPACK_PATTERN_REC1_ADDR, HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_SRC_UNPACK_PATTERN_REC1_RMSK)
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_SRC_UNPACK_PATTERN_REC1_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_SRC_UNPACK_PATTERN_REC1_ADDR, m)
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_SRC_UNPACK_PATTERN_REC1_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_SRC_UNPACK_PATTERN_REC1_ADDR,v)
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_SRC_UNPACK_PATTERN_REC1_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_SRC_UNPACK_PATTERN_REC1_ADDR,m,v,HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_SRC_UNPACK_PATTERN_REC1_IN)
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_SRC_UNPACK_PATTERN_REC1_REC1_ELEMENT3_BMSK               0x3000000
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_SRC_UNPACK_PATTERN_REC1_REC1_ELEMENT3_SHFT                    0x18
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_SRC_UNPACK_PATTERN_REC1_REC1_ELEMENT2_BMSK                 0x30000
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_SRC_UNPACK_PATTERN_REC1_REC1_ELEMENT2_SHFT                    0x10
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_SRC_UNPACK_PATTERN_REC1_REC1_ELEMENT1_BMSK                   0x300
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_SRC_UNPACK_PATTERN_REC1_REC1_ELEMENT1_SHFT                     0x8
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_SRC_UNPACK_PATTERN_REC1_REC1_ELEMENT0_BMSK                     0x3
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_SRC_UNPACK_PATTERN_REC1_REC1_ELEMENT0_SHFT                     0x0

#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_SRC_OP_MODE_REC1_ADDR                                   (MMSS_MDP_VP_0_DMA_0_SSPP_REG_BASE      + 0x0000017c)
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_SRC_OP_MODE_REC1_RMSK                                   0xc3c76007
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_SRC_OP_MODE_REC1_IN          \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_SRC_OP_MODE_REC1_ADDR, HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_SRC_OP_MODE_REC1_RMSK)
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_SRC_OP_MODE_REC1_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_SRC_OP_MODE_REC1_ADDR, m)
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_SRC_OP_MODE_REC1_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_SRC_OP_MODE_REC1_ADDR,v)
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_SRC_OP_MODE_REC1_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_SRC_OP_MODE_REC1_ADDR,m,v,HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_SRC_OP_MODE_REC1_IN)
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_SRC_OP_MODE_REC1_REC1_SW_PIX_EXT_OVERRIDE_BMSK          0x80000000
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_SRC_OP_MODE_REC1_REC1_SW_PIX_EXT_OVERRIDE_SHFT                0x1f
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_SRC_OP_MODE_REC1_REC1_SW_CROP_OVERRIDE_BMSK             0x40000000
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_SRC_OP_MODE_REC1_REC1_SW_CROP_OVERRIDE_SHFT                   0x1e
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_SRC_OP_MODE_REC1_REC1_SMOOTH_BUF_DISABLE_BMSK            0x2000000
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_SRC_OP_MODE_REC1_REC1_SMOOTH_BUF_DISABLE_SHFT                 0x19
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_SRC_OP_MODE_REC1_REC1_HFLIP_BUF_DISABLE_BMSK             0x1000000
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_SRC_OP_MODE_REC1_REC1_HFLIP_BUF_DISABLE_SHFT                  0x18
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_SRC_OP_MODE_REC1_REC1_INTERLACE_FETCH_BMSK                0xc00000
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_SRC_OP_MODE_REC1_REC1_INTERLACE_FETCH_SHFT                    0x16
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_SRC_OP_MODE_REC1_REC1_IGC_LUT_SEL_BMSK                     0x60000
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_SRC_OP_MODE_REC1_REC1_IGC_LUT_SEL_SHFT                        0x11
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_SRC_OP_MODE_REC1_REC1_IGC_LUT_EN_BMSK                      0x10000
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_SRC_OP_MODE_REC1_REC1_IGC_LUT_EN_SHFT                         0x10
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_SRC_OP_MODE_REC1_REC1_FLIP_MODE_BMSK                        0x6000
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_SRC_OP_MODE_REC1_REC1_FLIP_MODE_SHFT                           0xd
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_SRC_OP_MODE_REC1_REC1_BWC_DEC_QP_BMSK                          0x6
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_SRC_OP_MODE_REC1_REC1_BWC_DEC_QP_SHFT                          0x1
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_SRC_OP_MODE_REC1_REC1_BWC_DEC_EN_BMSK                          0x1
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_SRC_OP_MODE_REC1_REC1_BWC_DEC_EN_SHFT                          0x0

#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_SRC_CONSTANT_COLOR_REC1_ADDR                            (MMSS_MDP_VP_0_DMA_0_SSPP_REG_BASE      + 0x00000180)
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_SRC_CONSTANT_COLOR_REC1_RMSK                            0xffffffff
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_SRC_CONSTANT_COLOR_REC1_IN          \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_SRC_CONSTANT_COLOR_REC1_ADDR, HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_SRC_CONSTANT_COLOR_REC1_RMSK)
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_SRC_CONSTANT_COLOR_REC1_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_SRC_CONSTANT_COLOR_REC1_ADDR, m)
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_SRC_CONSTANT_COLOR_REC1_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_SRC_CONSTANT_COLOR_REC1_ADDR,v)
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_SRC_CONSTANT_COLOR_REC1_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_SRC_CONSTANT_COLOR_REC1_ADDR,m,v,HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_SRC_CONSTANT_COLOR_REC1_IN)
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_SRC_CONSTANT_COLOR_REC1_REC1_COLOR3_BMSK                0xff000000
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_SRC_CONSTANT_COLOR_REC1_REC1_COLOR3_SHFT                      0x18
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_SRC_CONSTANT_COLOR_REC1_REC1_COLOR2_BMSK                  0xff0000
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_SRC_CONSTANT_COLOR_REC1_REC1_COLOR2_SHFT                      0x10
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_SRC_CONSTANT_COLOR_REC1_REC1_COLOR1_BMSK                    0xff00
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_SRC_CONSTANT_COLOR_REC1_REC1_COLOR1_SHFT                       0x8
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_SRC_CONSTANT_COLOR_REC1_REC1_COLOR0_BMSK                      0xff
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_SRC_CONSTANT_COLOR_REC1_REC1_COLOR0_SHFT                       0x0

/*----------------------------------------------------------------------------
 * MODULE: MMSS_MDP_VP_0_DMA_0
 *--------------------------------------------------------------------------*/

#define HWIO_MMSS_MDP_VP_0_DMA_0_DITHER_CONFIG_ADDR                          (MMSS_MDP_VP_0_DMA_0_REG_BASE      + 0x00000160)
#define HWIO_MMSS_MDP_VP_0_DMA_0_DITHER_CONFIG_RMSK                                 0xf
#define HWIO_MMSS_MDP_VP_0_DMA_0_DITHER_CONFIG_IN          \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_DMA_0_DITHER_CONFIG_ADDR, HWIO_MMSS_MDP_VP_0_DMA_0_DITHER_CONFIG_RMSK)
#define HWIO_MMSS_MDP_VP_0_DMA_0_DITHER_CONFIG_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_DMA_0_DITHER_CONFIG_ADDR, m)
#define HWIO_MMSS_MDP_VP_0_DMA_0_DITHER_CONFIG_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_VP_0_DMA_0_DITHER_CONFIG_ADDR,v)
#define HWIO_MMSS_MDP_VP_0_DMA_0_DITHER_CONFIG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_VP_0_DMA_0_DITHER_CONFIG_ADDR,m,v,HWIO_MMSS_MDP_VP_0_DMA_0_DITHER_CONFIG_IN)
#define HWIO_MMSS_MDP_VP_0_DMA_0_DITHER_CONFIG_DITHER_STRENGTH_BMSK                 0xf
#define HWIO_MMSS_MDP_VP_0_DMA_0_DITHER_CONFIG_DITHER_STRENGTH_SHFT                 0x0

/*----------------------------------------------------------------------------
 * MODULE: MMSS_MDP_VP_0_DMA_0_PCC
 *--------------------------------------------------------------------------*/

#define HWIO_MMSS_MDP_VP_0_DMA_0_PCC_MODE_ADDR                                (MMSS_MDP_VP_0_DMA_0_PCC_REG_BASE      + 0x00000000)
#define HWIO_MMSS_MDP_VP_0_DMA_0_PCC_MODE_RMSK                                     0x101
#define HWIO_MMSS_MDP_VP_0_DMA_0_PCC_MODE_IN          \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_DMA_0_PCC_MODE_ADDR, HWIO_MMSS_MDP_VP_0_DMA_0_PCC_MODE_RMSK)
#define HWIO_MMSS_MDP_VP_0_DMA_0_PCC_MODE_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_DMA_0_PCC_MODE_ADDR, m)
#define HWIO_MMSS_MDP_VP_0_DMA_0_PCC_MODE_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_VP_0_DMA_0_PCC_MODE_ADDR,v)
#define HWIO_MMSS_MDP_VP_0_DMA_0_PCC_MODE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_VP_0_DMA_0_PCC_MODE_ADDR,m,v,HWIO_MMSS_MDP_VP_0_DMA_0_PCC_MODE_IN)
#define HWIO_MMSS_MDP_VP_0_DMA_0_PCC_MODE_PCC_CLK_FORCE_ON_BMSK                    0x100
#define HWIO_MMSS_MDP_VP_0_DMA_0_PCC_MODE_PCC_CLK_FORCE_ON_SHFT                      0x8
#define HWIO_MMSS_MDP_VP_0_DMA_0_PCC_MODE_PCC_EN_BMSK                                0x1
#define HWIO_MMSS_MDP_VP_0_DMA_0_PCC_MODE_PCC_EN_SHFT                                0x0

#define HWIO_MMSS_MDP_VP_0_DMA_0_PCC_RED_CONSTANT_COEFF_ADDR                  (MMSS_MDP_VP_0_DMA_0_PCC_REG_BASE      + 0x00000004)
#define HWIO_MMSS_MDP_VP_0_DMA_0_PCC_RED_CONSTANT_COEFF_RMSK                      0xffff
#define HWIO_MMSS_MDP_VP_0_DMA_0_PCC_RED_CONSTANT_COEFF_IN          \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_DMA_0_PCC_RED_CONSTANT_COEFF_ADDR, HWIO_MMSS_MDP_VP_0_DMA_0_PCC_RED_CONSTANT_COEFF_RMSK)
#define HWIO_MMSS_MDP_VP_0_DMA_0_PCC_RED_CONSTANT_COEFF_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_DMA_0_PCC_RED_CONSTANT_COEFF_ADDR, m)
#define HWIO_MMSS_MDP_VP_0_DMA_0_PCC_RED_CONSTANT_COEFF_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_VP_0_DMA_0_PCC_RED_CONSTANT_COEFF_ADDR,v)
#define HWIO_MMSS_MDP_VP_0_DMA_0_PCC_RED_CONSTANT_COEFF_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_VP_0_DMA_0_PCC_RED_CONSTANT_COEFF_ADDR,m,v,HWIO_MMSS_MDP_VP_0_DMA_0_PCC_RED_CONSTANT_COEFF_IN)
#define HWIO_MMSS_MDP_VP_0_DMA_0_PCC_RED_CONSTANT_COEFF_COEFF_BMSK                0xffff
#define HWIO_MMSS_MDP_VP_0_DMA_0_PCC_RED_CONSTANT_COEFF_COEFF_SHFT                   0x0

#define HWIO_MMSS_MDP_VP_0_DMA_0_PCC_GREEN_CONSTANT_COEFF_ADDR                (MMSS_MDP_VP_0_DMA_0_PCC_REG_BASE      + 0x00000008)
#define HWIO_MMSS_MDP_VP_0_DMA_0_PCC_GREEN_CONSTANT_COEFF_RMSK                    0xffff
#define HWIO_MMSS_MDP_VP_0_DMA_0_PCC_GREEN_CONSTANT_COEFF_IN          \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_DMA_0_PCC_GREEN_CONSTANT_COEFF_ADDR, HWIO_MMSS_MDP_VP_0_DMA_0_PCC_GREEN_CONSTANT_COEFF_RMSK)
#define HWIO_MMSS_MDP_VP_0_DMA_0_PCC_GREEN_CONSTANT_COEFF_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_DMA_0_PCC_GREEN_CONSTANT_COEFF_ADDR, m)
#define HWIO_MMSS_MDP_VP_0_DMA_0_PCC_GREEN_CONSTANT_COEFF_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_VP_0_DMA_0_PCC_GREEN_CONSTANT_COEFF_ADDR,v)
#define HWIO_MMSS_MDP_VP_0_DMA_0_PCC_GREEN_CONSTANT_COEFF_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_VP_0_DMA_0_PCC_GREEN_CONSTANT_COEFF_ADDR,m,v,HWIO_MMSS_MDP_VP_0_DMA_0_PCC_GREEN_CONSTANT_COEFF_IN)
#define HWIO_MMSS_MDP_VP_0_DMA_0_PCC_GREEN_CONSTANT_COEFF_COEFF_BMSK              0xffff
#define HWIO_MMSS_MDP_VP_0_DMA_0_PCC_GREEN_CONSTANT_COEFF_COEFF_SHFT                 0x0

#define HWIO_MMSS_MDP_VP_0_DMA_0_PCC_BLUE_CONSTANT_COEFF_ADDR                 (MMSS_MDP_VP_0_DMA_0_PCC_REG_BASE      + 0x0000000c)
#define HWIO_MMSS_MDP_VP_0_DMA_0_PCC_BLUE_CONSTANT_COEFF_RMSK                     0xffff
#define HWIO_MMSS_MDP_VP_0_DMA_0_PCC_BLUE_CONSTANT_COEFF_IN          \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_DMA_0_PCC_BLUE_CONSTANT_COEFF_ADDR, HWIO_MMSS_MDP_VP_0_DMA_0_PCC_BLUE_CONSTANT_COEFF_RMSK)
#define HWIO_MMSS_MDP_VP_0_DMA_0_PCC_BLUE_CONSTANT_COEFF_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_DMA_0_PCC_BLUE_CONSTANT_COEFF_ADDR, m)
#define HWIO_MMSS_MDP_VP_0_DMA_0_PCC_BLUE_CONSTANT_COEFF_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_VP_0_DMA_0_PCC_BLUE_CONSTANT_COEFF_ADDR,v)
#define HWIO_MMSS_MDP_VP_0_DMA_0_PCC_BLUE_CONSTANT_COEFF_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_VP_0_DMA_0_PCC_BLUE_CONSTANT_COEFF_ADDR,m,v,HWIO_MMSS_MDP_VP_0_DMA_0_PCC_BLUE_CONSTANT_COEFF_IN)
#define HWIO_MMSS_MDP_VP_0_DMA_0_PCC_BLUE_CONSTANT_COEFF_COEFF_BMSK               0xffff
#define HWIO_MMSS_MDP_VP_0_DMA_0_PCC_BLUE_CONSTANT_COEFF_COEFF_SHFT                  0x0

#define HWIO_MMSS_MDP_VP_0_DMA_0_PCC_RED_R_COEFF_ADDR                         (MMSS_MDP_VP_0_DMA_0_PCC_REG_BASE      + 0x00000010)
#define HWIO_MMSS_MDP_VP_0_DMA_0_PCC_RED_R_COEFF_RMSK                            0x3ffff
#define HWIO_MMSS_MDP_VP_0_DMA_0_PCC_RED_R_COEFF_IN          \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_DMA_0_PCC_RED_R_COEFF_ADDR, HWIO_MMSS_MDP_VP_0_DMA_0_PCC_RED_R_COEFF_RMSK)
#define HWIO_MMSS_MDP_VP_0_DMA_0_PCC_RED_R_COEFF_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_DMA_0_PCC_RED_R_COEFF_ADDR, m)
#define HWIO_MMSS_MDP_VP_0_DMA_0_PCC_RED_R_COEFF_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_VP_0_DMA_0_PCC_RED_R_COEFF_ADDR,v)
#define HWIO_MMSS_MDP_VP_0_DMA_0_PCC_RED_R_COEFF_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_VP_0_DMA_0_PCC_RED_R_COEFF_ADDR,m,v,HWIO_MMSS_MDP_VP_0_DMA_0_PCC_RED_R_COEFF_IN)
#define HWIO_MMSS_MDP_VP_0_DMA_0_PCC_RED_R_COEFF_COEFF_BMSK                      0x3ffff
#define HWIO_MMSS_MDP_VP_0_DMA_0_PCC_RED_R_COEFF_COEFF_SHFT                          0x0

#define HWIO_MMSS_MDP_VP_0_DMA_0_PCC_GREEN_R_COEFF_ADDR                       (MMSS_MDP_VP_0_DMA_0_PCC_REG_BASE      + 0x00000014)
#define HWIO_MMSS_MDP_VP_0_DMA_0_PCC_GREEN_R_COEFF_RMSK                          0x3ffff
#define HWIO_MMSS_MDP_VP_0_DMA_0_PCC_GREEN_R_COEFF_IN          \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_DMA_0_PCC_GREEN_R_COEFF_ADDR, HWIO_MMSS_MDP_VP_0_DMA_0_PCC_GREEN_R_COEFF_RMSK)
#define HWIO_MMSS_MDP_VP_0_DMA_0_PCC_GREEN_R_COEFF_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_DMA_0_PCC_GREEN_R_COEFF_ADDR, m)
#define HWIO_MMSS_MDP_VP_0_DMA_0_PCC_GREEN_R_COEFF_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_VP_0_DMA_0_PCC_GREEN_R_COEFF_ADDR,v)
#define HWIO_MMSS_MDP_VP_0_DMA_0_PCC_GREEN_R_COEFF_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_VP_0_DMA_0_PCC_GREEN_R_COEFF_ADDR,m,v,HWIO_MMSS_MDP_VP_0_DMA_0_PCC_GREEN_R_COEFF_IN)
#define HWIO_MMSS_MDP_VP_0_DMA_0_PCC_GREEN_R_COEFF_COEFF_BMSK                    0x3ffff
#define HWIO_MMSS_MDP_VP_0_DMA_0_PCC_GREEN_R_COEFF_COEFF_SHFT                        0x0

#define HWIO_MMSS_MDP_VP_0_DMA_0_PCC_BLUE_R_COEFF_ADDR                        (MMSS_MDP_VP_0_DMA_0_PCC_REG_BASE      + 0x00000018)
#define HWIO_MMSS_MDP_VP_0_DMA_0_PCC_BLUE_R_COEFF_RMSK                           0x3ffff
#define HWIO_MMSS_MDP_VP_0_DMA_0_PCC_BLUE_R_COEFF_IN          \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_DMA_0_PCC_BLUE_R_COEFF_ADDR, HWIO_MMSS_MDP_VP_0_DMA_0_PCC_BLUE_R_COEFF_RMSK)
#define HWIO_MMSS_MDP_VP_0_DMA_0_PCC_BLUE_R_COEFF_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_DMA_0_PCC_BLUE_R_COEFF_ADDR, m)
#define HWIO_MMSS_MDP_VP_0_DMA_0_PCC_BLUE_R_COEFF_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_VP_0_DMA_0_PCC_BLUE_R_COEFF_ADDR,v)
#define HWIO_MMSS_MDP_VP_0_DMA_0_PCC_BLUE_R_COEFF_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_VP_0_DMA_0_PCC_BLUE_R_COEFF_ADDR,m,v,HWIO_MMSS_MDP_VP_0_DMA_0_PCC_BLUE_R_COEFF_IN)
#define HWIO_MMSS_MDP_VP_0_DMA_0_PCC_BLUE_R_COEFF_COEFF_BMSK                     0x3ffff
#define HWIO_MMSS_MDP_VP_0_DMA_0_PCC_BLUE_R_COEFF_COEFF_SHFT                         0x0

#define HWIO_MMSS_MDP_VP_0_DMA_0_PCC_RED_G_COEFF_ADDR                         (MMSS_MDP_VP_0_DMA_0_PCC_REG_BASE      + 0x0000001c)
#define HWIO_MMSS_MDP_VP_0_DMA_0_PCC_RED_G_COEFF_RMSK                            0x3ffff
#define HWIO_MMSS_MDP_VP_0_DMA_0_PCC_RED_G_COEFF_IN          \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_DMA_0_PCC_RED_G_COEFF_ADDR, HWIO_MMSS_MDP_VP_0_DMA_0_PCC_RED_G_COEFF_RMSK)
#define HWIO_MMSS_MDP_VP_0_DMA_0_PCC_RED_G_COEFF_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_DMA_0_PCC_RED_G_COEFF_ADDR, m)
#define HWIO_MMSS_MDP_VP_0_DMA_0_PCC_RED_G_COEFF_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_VP_0_DMA_0_PCC_RED_G_COEFF_ADDR,v)
#define HWIO_MMSS_MDP_VP_0_DMA_0_PCC_RED_G_COEFF_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_VP_0_DMA_0_PCC_RED_G_COEFF_ADDR,m,v,HWIO_MMSS_MDP_VP_0_DMA_0_PCC_RED_G_COEFF_IN)
#define HWIO_MMSS_MDP_VP_0_DMA_0_PCC_RED_G_COEFF_COEFF_BMSK                      0x3ffff
#define HWIO_MMSS_MDP_VP_0_DMA_0_PCC_RED_G_COEFF_COEFF_SHFT                          0x0

#define HWIO_MMSS_MDP_VP_0_DMA_0_PCC_GREEN_G_COEFF_ADDR                       (MMSS_MDP_VP_0_DMA_0_PCC_REG_BASE      + 0x00000020)
#define HWIO_MMSS_MDP_VP_0_DMA_0_PCC_GREEN_G_COEFF_RMSK                          0x3ffff
#define HWIO_MMSS_MDP_VP_0_DMA_0_PCC_GREEN_G_COEFF_IN          \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_DMA_0_PCC_GREEN_G_COEFF_ADDR, HWIO_MMSS_MDP_VP_0_DMA_0_PCC_GREEN_G_COEFF_RMSK)
#define HWIO_MMSS_MDP_VP_0_DMA_0_PCC_GREEN_G_COEFF_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_DMA_0_PCC_GREEN_G_COEFF_ADDR, m)
#define HWIO_MMSS_MDP_VP_0_DMA_0_PCC_GREEN_G_COEFF_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_VP_0_DMA_0_PCC_GREEN_G_COEFF_ADDR,v)
#define HWIO_MMSS_MDP_VP_0_DMA_0_PCC_GREEN_G_COEFF_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_VP_0_DMA_0_PCC_GREEN_G_COEFF_ADDR,m,v,HWIO_MMSS_MDP_VP_0_DMA_0_PCC_GREEN_G_COEFF_IN)
#define HWIO_MMSS_MDP_VP_0_DMA_0_PCC_GREEN_G_COEFF_COEFF_BMSK                    0x3ffff
#define HWIO_MMSS_MDP_VP_0_DMA_0_PCC_GREEN_G_COEFF_COEFF_SHFT                        0x0

#define HWIO_MMSS_MDP_VP_0_DMA_0_PCC_BLUE_G_COEFF_ADDR                        (MMSS_MDP_VP_0_DMA_0_PCC_REG_BASE      + 0x00000024)
#define HWIO_MMSS_MDP_VP_0_DMA_0_PCC_BLUE_G_COEFF_RMSK                           0x3ffff
#define HWIO_MMSS_MDP_VP_0_DMA_0_PCC_BLUE_G_COEFF_IN          \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_DMA_0_PCC_BLUE_G_COEFF_ADDR, HWIO_MMSS_MDP_VP_0_DMA_0_PCC_BLUE_G_COEFF_RMSK)
#define HWIO_MMSS_MDP_VP_0_DMA_0_PCC_BLUE_G_COEFF_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_DMA_0_PCC_BLUE_G_COEFF_ADDR, m)
#define HWIO_MMSS_MDP_VP_0_DMA_0_PCC_BLUE_G_COEFF_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_VP_0_DMA_0_PCC_BLUE_G_COEFF_ADDR,v)
#define HWIO_MMSS_MDP_VP_0_DMA_0_PCC_BLUE_G_COEFF_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_VP_0_DMA_0_PCC_BLUE_G_COEFF_ADDR,m,v,HWIO_MMSS_MDP_VP_0_DMA_0_PCC_BLUE_G_COEFF_IN)
#define HWIO_MMSS_MDP_VP_0_DMA_0_PCC_BLUE_G_COEFF_COEFF_BMSK                     0x3ffff
#define HWIO_MMSS_MDP_VP_0_DMA_0_PCC_BLUE_G_COEFF_COEFF_SHFT                         0x0

#define HWIO_MMSS_MDP_VP_0_DMA_0_PCC_RED_B_COEFF_ADDR                         (MMSS_MDP_VP_0_DMA_0_PCC_REG_BASE      + 0x00000028)
#define HWIO_MMSS_MDP_VP_0_DMA_0_PCC_RED_B_COEFF_RMSK                            0x3ffff
#define HWIO_MMSS_MDP_VP_0_DMA_0_PCC_RED_B_COEFF_IN          \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_DMA_0_PCC_RED_B_COEFF_ADDR, HWIO_MMSS_MDP_VP_0_DMA_0_PCC_RED_B_COEFF_RMSK)
#define HWIO_MMSS_MDP_VP_0_DMA_0_PCC_RED_B_COEFF_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_DMA_0_PCC_RED_B_COEFF_ADDR, m)
#define HWIO_MMSS_MDP_VP_0_DMA_0_PCC_RED_B_COEFF_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_VP_0_DMA_0_PCC_RED_B_COEFF_ADDR,v)
#define HWIO_MMSS_MDP_VP_0_DMA_0_PCC_RED_B_COEFF_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_VP_0_DMA_0_PCC_RED_B_COEFF_ADDR,m,v,HWIO_MMSS_MDP_VP_0_DMA_0_PCC_RED_B_COEFF_IN)
#define HWIO_MMSS_MDP_VP_0_DMA_0_PCC_RED_B_COEFF_COEFF_BMSK                      0x3ffff
#define HWIO_MMSS_MDP_VP_0_DMA_0_PCC_RED_B_COEFF_COEFF_SHFT                          0x0

#define HWIO_MMSS_MDP_VP_0_DMA_0_PCC_GREEN_B_COEFF_ADDR                       (MMSS_MDP_VP_0_DMA_0_PCC_REG_BASE      + 0x0000002c)
#define HWIO_MMSS_MDP_VP_0_DMA_0_PCC_GREEN_B_COEFF_RMSK                          0x3ffff
#define HWIO_MMSS_MDP_VP_0_DMA_0_PCC_GREEN_B_COEFF_IN          \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_DMA_0_PCC_GREEN_B_COEFF_ADDR, HWIO_MMSS_MDP_VP_0_DMA_0_PCC_GREEN_B_COEFF_RMSK)
#define HWIO_MMSS_MDP_VP_0_DMA_0_PCC_GREEN_B_COEFF_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_DMA_0_PCC_GREEN_B_COEFF_ADDR, m)
#define HWIO_MMSS_MDP_VP_0_DMA_0_PCC_GREEN_B_COEFF_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_VP_0_DMA_0_PCC_GREEN_B_COEFF_ADDR,v)
#define HWIO_MMSS_MDP_VP_0_DMA_0_PCC_GREEN_B_COEFF_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_VP_0_DMA_0_PCC_GREEN_B_COEFF_ADDR,m,v,HWIO_MMSS_MDP_VP_0_DMA_0_PCC_GREEN_B_COEFF_IN)
#define HWIO_MMSS_MDP_VP_0_DMA_0_PCC_GREEN_B_COEFF_COEFF_BMSK                    0x3ffff
#define HWIO_MMSS_MDP_VP_0_DMA_0_PCC_GREEN_B_COEFF_COEFF_SHFT                        0x0

#define HWIO_MMSS_MDP_VP_0_DMA_0_PCC_BLUE_B_COEFF_ADDR                        (MMSS_MDP_VP_0_DMA_0_PCC_REG_BASE      + 0x00000030)
#define HWIO_MMSS_MDP_VP_0_DMA_0_PCC_BLUE_B_COEFF_RMSK                           0x3ffff
#define HWIO_MMSS_MDP_VP_0_DMA_0_PCC_BLUE_B_COEFF_IN          \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_DMA_0_PCC_BLUE_B_COEFF_ADDR, HWIO_MMSS_MDP_VP_0_DMA_0_PCC_BLUE_B_COEFF_RMSK)
#define HWIO_MMSS_MDP_VP_0_DMA_0_PCC_BLUE_B_COEFF_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_DMA_0_PCC_BLUE_B_COEFF_ADDR, m)
#define HWIO_MMSS_MDP_VP_0_DMA_0_PCC_BLUE_B_COEFF_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_VP_0_DMA_0_PCC_BLUE_B_COEFF_ADDR,v)
#define HWIO_MMSS_MDP_VP_0_DMA_0_PCC_BLUE_B_COEFF_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_VP_0_DMA_0_PCC_BLUE_B_COEFF_ADDR,m,v,HWIO_MMSS_MDP_VP_0_DMA_0_PCC_BLUE_B_COEFF_IN)
#define HWIO_MMSS_MDP_VP_0_DMA_0_PCC_BLUE_B_COEFF_COEFF_BMSK                     0x3ffff
#define HWIO_MMSS_MDP_VP_0_DMA_0_PCC_BLUE_B_COEFF_COEFF_SHFT                         0x0

#define HWIO_MMSS_MDP_VP_0_DMA_0_PCC_RED_RG_COEFF_ADDR                        (MMSS_MDP_VP_0_DMA_0_PCC_REG_BASE      + 0x00000034)
#define HWIO_MMSS_MDP_VP_0_DMA_0_PCC_RED_RG_COEFF_RMSK                           0x3ffff
#define HWIO_MMSS_MDP_VP_0_DMA_0_PCC_RED_RG_COEFF_IN          \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_DMA_0_PCC_RED_RG_COEFF_ADDR, HWIO_MMSS_MDP_VP_0_DMA_0_PCC_RED_RG_COEFF_RMSK)
#define HWIO_MMSS_MDP_VP_0_DMA_0_PCC_RED_RG_COEFF_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_DMA_0_PCC_RED_RG_COEFF_ADDR, m)
#define HWIO_MMSS_MDP_VP_0_DMA_0_PCC_RED_RG_COEFF_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_VP_0_DMA_0_PCC_RED_RG_COEFF_ADDR,v)
#define HWIO_MMSS_MDP_VP_0_DMA_0_PCC_RED_RG_COEFF_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_VP_0_DMA_0_PCC_RED_RG_COEFF_ADDR,m,v,HWIO_MMSS_MDP_VP_0_DMA_0_PCC_RED_RG_COEFF_IN)
#define HWIO_MMSS_MDP_VP_0_DMA_0_PCC_RED_RG_COEFF_COEFF_BMSK                     0x3ffff
#define HWIO_MMSS_MDP_VP_0_DMA_0_PCC_RED_RG_COEFF_COEFF_SHFT                         0x0

#define HWIO_MMSS_MDP_VP_0_DMA_0_PCC_GREEN_RG_COEFF_ADDR                      (MMSS_MDP_VP_0_DMA_0_PCC_REG_BASE      + 0x00000038)
#define HWIO_MMSS_MDP_VP_0_DMA_0_PCC_GREEN_RG_COEFF_RMSK                         0x3ffff
#define HWIO_MMSS_MDP_VP_0_DMA_0_PCC_GREEN_RG_COEFF_IN          \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_DMA_0_PCC_GREEN_RG_COEFF_ADDR, HWIO_MMSS_MDP_VP_0_DMA_0_PCC_GREEN_RG_COEFF_RMSK)
#define HWIO_MMSS_MDP_VP_0_DMA_0_PCC_GREEN_RG_COEFF_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_DMA_0_PCC_GREEN_RG_COEFF_ADDR, m)
#define HWIO_MMSS_MDP_VP_0_DMA_0_PCC_GREEN_RG_COEFF_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_VP_0_DMA_0_PCC_GREEN_RG_COEFF_ADDR,v)
#define HWIO_MMSS_MDP_VP_0_DMA_0_PCC_GREEN_RG_COEFF_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_VP_0_DMA_0_PCC_GREEN_RG_COEFF_ADDR,m,v,HWIO_MMSS_MDP_VP_0_DMA_0_PCC_GREEN_RG_COEFF_IN)
#define HWIO_MMSS_MDP_VP_0_DMA_0_PCC_GREEN_RG_COEFF_COEFF_BMSK                   0x3ffff
#define HWIO_MMSS_MDP_VP_0_DMA_0_PCC_GREEN_RG_COEFF_COEFF_SHFT                       0x0

#define HWIO_MMSS_MDP_VP_0_DMA_0_PCC_BLUE_RG_COEFF_ADDR                       (MMSS_MDP_VP_0_DMA_0_PCC_REG_BASE      + 0x0000003c)
#define HWIO_MMSS_MDP_VP_0_DMA_0_PCC_BLUE_RG_COEFF_RMSK                          0x3ffff
#define HWIO_MMSS_MDP_VP_0_DMA_0_PCC_BLUE_RG_COEFF_IN          \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_DMA_0_PCC_BLUE_RG_COEFF_ADDR, HWIO_MMSS_MDP_VP_0_DMA_0_PCC_BLUE_RG_COEFF_RMSK)
#define HWIO_MMSS_MDP_VP_0_DMA_0_PCC_BLUE_RG_COEFF_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_DMA_0_PCC_BLUE_RG_COEFF_ADDR, m)
#define HWIO_MMSS_MDP_VP_0_DMA_0_PCC_BLUE_RG_COEFF_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_VP_0_DMA_0_PCC_BLUE_RG_COEFF_ADDR,v)
#define HWIO_MMSS_MDP_VP_0_DMA_0_PCC_BLUE_RG_COEFF_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_VP_0_DMA_0_PCC_BLUE_RG_COEFF_ADDR,m,v,HWIO_MMSS_MDP_VP_0_DMA_0_PCC_BLUE_RG_COEFF_IN)
#define HWIO_MMSS_MDP_VP_0_DMA_0_PCC_BLUE_RG_COEFF_COEFF_BMSK                    0x3ffff
#define HWIO_MMSS_MDP_VP_0_DMA_0_PCC_BLUE_RG_COEFF_COEFF_SHFT                        0x0

#define HWIO_MMSS_MDP_VP_0_DMA_0_PCC_RED_RB_COEFF_ADDR                        (MMSS_MDP_VP_0_DMA_0_PCC_REG_BASE      + 0x00000040)
#define HWIO_MMSS_MDP_VP_0_DMA_0_PCC_RED_RB_COEFF_RMSK                           0x3ffff
#define HWIO_MMSS_MDP_VP_0_DMA_0_PCC_RED_RB_COEFF_IN          \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_DMA_0_PCC_RED_RB_COEFF_ADDR, HWIO_MMSS_MDP_VP_0_DMA_0_PCC_RED_RB_COEFF_RMSK)
#define HWIO_MMSS_MDP_VP_0_DMA_0_PCC_RED_RB_COEFF_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_DMA_0_PCC_RED_RB_COEFF_ADDR, m)
#define HWIO_MMSS_MDP_VP_0_DMA_0_PCC_RED_RB_COEFF_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_VP_0_DMA_0_PCC_RED_RB_COEFF_ADDR,v)
#define HWIO_MMSS_MDP_VP_0_DMA_0_PCC_RED_RB_COEFF_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_VP_0_DMA_0_PCC_RED_RB_COEFF_ADDR,m,v,HWIO_MMSS_MDP_VP_0_DMA_0_PCC_RED_RB_COEFF_IN)
#define HWIO_MMSS_MDP_VP_0_DMA_0_PCC_RED_RB_COEFF_COEFF_BMSK                     0x3ffff
#define HWIO_MMSS_MDP_VP_0_DMA_0_PCC_RED_RB_COEFF_COEFF_SHFT                         0x0

#define HWIO_MMSS_MDP_VP_0_DMA_0_PCC_GREEN_RB_COEFF_ADDR                      (MMSS_MDP_VP_0_DMA_0_PCC_REG_BASE      + 0x00000044)
#define HWIO_MMSS_MDP_VP_0_DMA_0_PCC_GREEN_RB_COEFF_RMSK                         0x3ffff
#define HWIO_MMSS_MDP_VP_0_DMA_0_PCC_GREEN_RB_COEFF_IN          \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_DMA_0_PCC_GREEN_RB_COEFF_ADDR, HWIO_MMSS_MDP_VP_0_DMA_0_PCC_GREEN_RB_COEFF_RMSK)
#define HWIO_MMSS_MDP_VP_0_DMA_0_PCC_GREEN_RB_COEFF_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_DMA_0_PCC_GREEN_RB_COEFF_ADDR, m)
#define HWIO_MMSS_MDP_VP_0_DMA_0_PCC_GREEN_RB_COEFF_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_VP_0_DMA_0_PCC_GREEN_RB_COEFF_ADDR,v)
#define HWIO_MMSS_MDP_VP_0_DMA_0_PCC_GREEN_RB_COEFF_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_VP_0_DMA_0_PCC_GREEN_RB_COEFF_ADDR,m,v,HWIO_MMSS_MDP_VP_0_DMA_0_PCC_GREEN_RB_COEFF_IN)
#define HWIO_MMSS_MDP_VP_0_DMA_0_PCC_GREEN_RB_COEFF_COEFF_BMSK                   0x3ffff
#define HWIO_MMSS_MDP_VP_0_DMA_0_PCC_GREEN_RB_COEFF_COEFF_SHFT                       0x0

#define HWIO_MMSS_MDP_VP_0_DMA_0_PCC_BLUE_RB_COEFF_ADDR                       (MMSS_MDP_VP_0_DMA_0_PCC_REG_BASE      + 0x00000048)
#define HWIO_MMSS_MDP_VP_0_DMA_0_PCC_BLUE_RB_COEFF_RMSK                          0x3ffff
#define HWIO_MMSS_MDP_VP_0_DMA_0_PCC_BLUE_RB_COEFF_IN          \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_DMA_0_PCC_BLUE_RB_COEFF_ADDR, HWIO_MMSS_MDP_VP_0_DMA_0_PCC_BLUE_RB_COEFF_RMSK)
#define HWIO_MMSS_MDP_VP_0_DMA_0_PCC_BLUE_RB_COEFF_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_DMA_0_PCC_BLUE_RB_COEFF_ADDR, m)
#define HWIO_MMSS_MDP_VP_0_DMA_0_PCC_BLUE_RB_COEFF_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_VP_0_DMA_0_PCC_BLUE_RB_COEFF_ADDR,v)
#define HWIO_MMSS_MDP_VP_0_DMA_0_PCC_BLUE_RB_COEFF_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_VP_0_DMA_0_PCC_BLUE_RB_COEFF_ADDR,m,v,HWIO_MMSS_MDP_VP_0_DMA_0_PCC_BLUE_RB_COEFF_IN)
#define HWIO_MMSS_MDP_VP_0_DMA_0_PCC_BLUE_RB_COEFF_COEFF_BMSK                    0x3ffff
#define HWIO_MMSS_MDP_VP_0_DMA_0_PCC_BLUE_RB_COEFF_COEFF_SHFT                        0x0

#define HWIO_MMSS_MDP_VP_0_DMA_0_PCC_RED_BG_COEFF_ADDR                        (MMSS_MDP_VP_0_DMA_0_PCC_REG_BASE      + 0x0000004c)
#define HWIO_MMSS_MDP_VP_0_DMA_0_PCC_RED_BG_COEFF_RMSK                           0x3ffff
#define HWIO_MMSS_MDP_VP_0_DMA_0_PCC_RED_BG_COEFF_IN          \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_DMA_0_PCC_RED_BG_COEFF_ADDR, HWIO_MMSS_MDP_VP_0_DMA_0_PCC_RED_BG_COEFF_RMSK)
#define HWIO_MMSS_MDP_VP_0_DMA_0_PCC_RED_BG_COEFF_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_DMA_0_PCC_RED_BG_COEFF_ADDR, m)
#define HWIO_MMSS_MDP_VP_0_DMA_0_PCC_RED_BG_COEFF_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_VP_0_DMA_0_PCC_RED_BG_COEFF_ADDR,v)
#define HWIO_MMSS_MDP_VP_0_DMA_0_PCC_RED_BG_COEFF_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_VP_0_DMA_0_PCC_RED_BG_COEFF_ADDR,m,v,HWIO_MMSS_MDP_VP_0_DMA_0_PCC_RED_BG_COEFF_IN)
#define HWIO_MMSS_MDP_VP_0_DMA_0_PCC_RED_BG_COEFF_COEFF_BMSK                     0x3ffff
#define HWIO_MMSS_MDP_VP_0_DMA_0_PCC_RED_BG_COEFF_COEFF_SHFT                         0x0

#define HWIO_MMSS_MDP_VP_0_DMA_0_PCC_GREEN_BG_COEFF_ADDR                      (MMSS_MDP_VP_0_DMA_0_PCC_REG_BASE      + 0x00000050)
#define HWIO_MMSS_MDP_VP_0_DMA_0_PCC_GREEN_BG_COEFF_RMSK                         0x3ffff
#define HWIO_MMSS_MDP_VP_0_DMA_0_PCC_GREEN_BG_COEFF_IN          \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_DMA_0_PCC_GREEN_BG_COEFF_ADDR, HWIO_MMSS_MDP_VP_0_DMA_0_PCC_GREEN_BG_COEFF_RMSK)
#define HWIO_MMSS_MDP_VP_0_DMA_0_PCC_GREEN_BG_COEFF_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_DMA_0_PCC_GREEN_BG_COEFF_ADDR, m)
#define HWIO_MMSS_MDP_VP_0_DMA_0_PCC_GREEN_BG_COEFF_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_VP_0_DMA_0_PCC_GREEN_BG_COEFF_ADDR,v)
#define HWIO_MMSS_MDP_VP_0_DMA_0_PCC_GREEN_BG_COEFF_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_VP_0_DMA_0_PCC_GREEN_BG_COEFF_ADDR,m,v,HWIO_MMSS_MDP_VP_0_DMA_0_PCC_GREEN_BG_COEFF_IN)
#define HWIO_MMSS_MDP_VP_0_DMA_0_PCC_GREEN_BG_COEFF_COEFF_BMSK                   0x3ffff
#define HWIO_MMSS_MDP_VP_0_DMA_0_PCC_GREEN_BG_COEFF_COEFF_SHFT                       0x0

#define HWIO_MMSS_MDP_VP_0_DMA_0_PCC_BLUE_BG_COEFF_ADDR                       (MMSS_MDP_VP_0_DMA_0_PCC_REG_BASE      + 0x00000054)
#define HWIO_MMSS_MDP_VP_0_DMA_0_PCC_BLUE_BG_COEFF_RMSK                          0x3ffff
#define HWIO_MMSS_MDP_VP_0_DMA_0_PCC_BLUE_BG_COEFF_IN          \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_DMA_0_PCC_BLUE_BG_COEFF_ADDR, HWIO_MMSS_MDP_VP_0_DMA_0_PCC_BLUE_BG_COEFF_RMSK)
#define HWIO_MMSS_MDP_VP_0_DMA_0_PCC_BLUE_BG_COEFF_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_DMA_0_PCC_BLUE_BG_COEFF_ADDR, m)
#define HWIO_MMSS_MDP_VP_0_DMA_0_PCC_BLUE_BG_COEFF_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_VP_0_DMA_0_PCC_BLUE_BG_COEFF_ADDR,v)
#define HWIO_MMSS_MDP_VP_0_DMA_0_PCC_BLUE_BG_COEFF_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_VP_0_DMA_0_PCC_BLUE_BG_COEFF_ADDR,m,v,HWIO_MMSS_MDP_VP_0_DMA_0_PCC_BLUE_BG_COEFF_IN)
#define HWIO_MMSS_MDP_VP_0_DMA_0_PCC_BLUE_BG_COEFF_COEFF_BMSK                    0x3ffff
#define HWIO_MMSS_MDP_VP_0_DMA_0_PCC_BLUE_BG_COEFF_COEFF_SHFT                        0x0

#define HWIO_MMSS_MDP_VP_0_DMA_0_PCC_RED_RGB_COEFF_ADDR                       (MMSS_MDP_VP_0_DMA_0_PCC_REG_BASE      + 0x00000058)
#define HWIO_MMSS_MDP_VP_0_DMA_0_PCC_RED_RGB_COEFF_RMSK                          0x3ffff
#define HWIO_MMSS_MDP_VP_0_DMA_0_PCC_RED_RGB_COEFF_IN          \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_DMA_0_PCC_RED_RGB_COEFF_ADDR, HWIO_MMSS_MDP_VP_0_DMA_0_PCC_RED_RGB_COEFF_RMSK)
#define HWIO_MMSS_MDP_VP_0_DMA_0_PCC_RED_RGB_COEFF_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_DMA_0_PCC_RED_RGB_COEFF_ADDR, m)
#define HWIO_MMSS_MDP_VP_0_DMA_0_PCC_RED_RGB_COEFF_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_VP_0_DMA_0_PCC_RED_RGB_COEFF_ADDR,v)
#define HWIO_MMSS_MDP_VP_0_DMA_0_PCC_RED_RGB_COEFF_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_VP_0_DMA_0_PCC_RED_RGB_COEFF_ADDR,m,v,HWIO_MMSS_MDP_VP_0_DMA_0_PCC_RED_RGB_COEFF_IN)
#define HWIO_MMSS_MDP_VP_0_DMA_0_PCC_RED_RGB_COEFF_COEFF_BMSK                    0x3ffff
#define HWIO_MMSS_MDP_VP_0_DMA_0_PCC_RED_RGB_COEFF_COEFF_SHFT                        0x0

#define HWIO_MMSS_MDP_VP_0_DMA_0_PCC_GREEN_RGB_COEFF_ADDR                     (MMSS_MDP_VP_0_DMA_0_PCC_REG_BASE      + 0x0000005c)
#define HWIO_MMSS_MDP_VP_0_DMA_0_PCC_GREEN_RGB_COEFF_RMSK                        0x3ffff
#define HWIO_MMSS_MDP_VP_0_DMA_0_PCC_GREEN_RGB_COEFF_IN          \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_DMA_0_PCC_GREEN_RGB_COEFF_ADDR, HWIO_MMSS_MDP_VP_0_DMA_0_PCC_GREEN_RGB_COEFF_RMSK)
#define HWIO_MMSS_MDP_VP_0_DMA_0_PCC_GREEN_RGB_COEFF_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_DMA_0_PCC_GREEN_RGB_COEFF_ADDR, m)
#define HWIO_MMSS_MDP_VP_0_DMA_0_PCC_GREEN_RGB_COEFF_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_VP_0_DMA_0_PCC_GREEN_RGB_COEFF_ADDR,v)
#define HWIO_MMSS_MDP_VP_0_DMA_0_PCC_GREEN_RGB_COEFF_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_VP_0_DMA_0_PCC_GREEN_RGB_COEFF_ADDR,m,v,HWIO_MMSS_MDP_VP_0_DMA_0_PCC_GREEN_RGB_COEFF_IN)
#define HWIO_MMSS_MDP_VP_0_DMA_0_PCC_GREEN_RGB_COEFF_COEFF_BMSK                  0x3ffff
#define HWIO_MMSS_MDP_VP_0_DMA_0_PCC_GREEN_RGB_COEFF_COEFF_SHFT                      0x0

#define HWIO_MMSS_MDP_VP_0_DMA_0_PCC_BLUE_RGB_COEFF_ADDR                      (MMSS_MDP_VP_0_DMA_0_PCC_REG_BASE      + 0x00000060)
#define HWIO_MMSS_MDP_VP_0_DMA_0_PCC_BLUE_RGB_COEFF_RMSK                         0x3ffff
#define HWIO_MMSS_MDP_VP_0_DMA_0_PCC_BLUE_RGB_COEFF_IN          \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_DMA_0_PCC_BLUE_RGB_COEFF_ADDR, HWIO_MMSS_MDP_VP_0_DMA_0_PCC_BLUE_RGB_COEFF_RMSK)
#define HWIO_MMSS_MDP_VP_0_DMA_0_PCC_BLUE_RGB_COEFF_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_DMA_0_PCC_BLUE_RGB_COEFF_ADDR, m)
#define HWIO_MMSS_MDP_VP_0_DMA_0_PCC_BLUE_RGB_COEFF_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_VP_0_DMA_0_PCC_BLUE_RGB_COEFF_ADDR,v)
#define HWIO_MMSS_MDP_VP_0_DMA_0_PCC_BLUE_RGB_COEFF_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_VP_0_DMA_0_PCC_BLUE_RGB_COEFF_ADDR,m,v,HWIO_MMSS_MDP_VP_0_DMA_0_PCC_BLUE_RGB_COEFF_IN)
#define HWIO_MMSS_MDP_VP_0_DMA_0_PCC_BLUE_RGB_COEFF_COEFF_BMSK                   0x3ffff
#define HWIO_MMSS_MDP_VP_0_DMA_0_PCC_BLUE_RGB_COEFF_COEFF_SHFT                       0x0

/*----------------------------------------------------------------------------
 * MODULE: MMSS_MDP_VP_0_CURSOR_0
 *--------------------------------------------------------------------------*/

/*----------------------------------------------------------------------------
 * MODULE: MMSS_MDP_VP_0_CURSOR_0_SSPP
 *--------------------------------------------------------------------------*/

#define HWIO_MMSS_MDP_VP_0_CURSOR_0_SRC_SIZE_ADDR                                           (MMSS_MDP_VP_0_CURSOR_0_SSPP_REG_BASE      + 0x00000000)
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_SRC_SIZE_RMSK                                           0xffffffff
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_SRC_SIZE_IN          \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_CURSOR_0_SRC_SIZE_ADDR, HWIO_MMSS_MDP_VP_0_CURSOR_0_SRC_SIZE_RMSK)
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_SRC_SIZE_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_CURSOR_0_SRC_SIZE_ADDR, m)
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_SRC_SIZE_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_VP_0_CURSOR_0_SRC_SIZE_ADDR,v)
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_SRC_SIZE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_VP_0_CURSOR_0_SRC_SIZE_ADDR,m,v,HWIO_MMSS_MDP_VP_0_CURSOR_0_SRC_SIZE_IN)
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_SRC_SIZE_ROI_H_BMSK                                     0xffff0000
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_SRC_SIZE_ROI_H_SHFT                                           0x10
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_SRC_SIZE_ROI_W_BMSK                                         0xffff
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_SRC_SIZE_ROI_W_SHFT                                            0x0

#define HWIO_MMSS_MDP_VP_0_CURSOR_0_SRC_IMG_SIZE_ADDR                                       (MMSS_MDP_VP_0_CURSOR_0_SSPP_REG_BASE      + 0x00000004)
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_SRC_IMG_SIZE_RMSK                                       0xffffffff
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_SRC_IMG_SIZE_IN          \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_CURSOR_0_SRC_IMG_SIZE_ADDR, HWIO_MMSS_MDP_VP_0_CURSOR_0_SRC_IMG_SIZE_RMSK)
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_SRC_IMG_SIZE_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_CURSOR_0_SRC_IMG_SIZE_ADDR, m)
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_SRC_IMG_SIZE_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_VP_0_CURSOR_0_SRC_IMG_SIZE_ADDR,v)
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_SRC_IMG_SIZE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_VP_0_CURSOR_0_SRC_IMG_SIZE_ADDR,m,v,HWIO_MMSS_MDP_VP_0_CURSOR_0_SRC_IMG_SIZE_IN)
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_SRC_IMG_SIZE_SRC_H_BMSK                                 0xffff0000
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_SRC_IMG_SIZE_SRC_H_SHFT                                       0x10
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_SRC_IMG_SIZE_SRC_W_BMSK                                     0xffff
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_SRC_IMG_SIZE_SRC_W_SHFT                                        0x0

#define HWIO_MMSS_MDP_VP_0_CURSOR_0_SRC_XY_ADDR                                             (MMSS_MDP_VP_0_CURSOR_0_SSPP_REG_BASE      + 0x00000008)
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_SRC_XY_RMSK                                             0xffffffff
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_SRC_XY_IN          \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_CURSOR_0_SRC_XY_ADDR, HWIO_MMSS_MDP_VP_0_CURSOR_0_SRC_XY_RMSK)
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_SRC_XY_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_CURSOR_0_SRC_XY_ADDR, m)
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_SRC_XY_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_VP_0_CURSOR_0_SRC_XY_ADDR,v)
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_SRC_XY_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_VP_0_CURSOR_0_SRC_XY_ADDR,m,v,HWIO_MMSS_MDP_VP_0_CURSOR_0_SRC_XY_IN)
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_SRC_XY_SRC_Y_BMSK                                       0xffff0000
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_SRC_XY_SRC_Y_SHFT                                             0x10
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_SRC_XY_SRC_X_BMSK                                           0xffff
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_SRC_XY_SRC_X_SHFT                                              0x0

#define HWIO_MMSS_MDP_VP_0_CURSOR_0_OUT_SIZE_ADDR                                           (MMSS_MDP_VP_0_CURSOR_0_SSPP_REG_BASE      + 0x0000000c)
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_OUT_SIZE_RMSK                                           0xffffffff
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_OUT_SIZE_IN          \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_CURSOR_0_OUT_SIZE_ADDR, HWIO_MMSS_MDP_VP_0_CURSOR_0_OUT_SIZE_RMSK)
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_OUT_SIZE_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_CURSOR_0_OUT_SIZE_ADDR, m)
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_OUT_SIZE_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_VP_0_CURSOR_0_OUT_SIZE_ADDR,v)
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_OUT_SIZE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_VP_0_CURSOR_0_OUT_SIZE_ADDR,m,v,HWIO_MMSS_MDP_VP_0_CURSOR_0_OUT_SIZE_IN)
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_OUT_SIZE_DST_H_BMSK                                     0xffff0000
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_OUT_SIZE_DST_H_SHFT                                           0x10
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_OUT_SIZE_DST_W_BMSK                                         0xffff
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_OUT_SIZE_DST_W_SHFT                                            0x0

#define HWIO_MMSS_MDP_VP_0_CURSOR_0_OUT_XY_ADDR                                             (MMSS_MDP_VP_0_CURSOR_0_SSPP_REG_BASE      + 0x00000010)
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_OUT_XY_RMSK                                             0xffffffff
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_OUT_XY_IN          \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_CURSOR_0_OUT_XY_ADDR, HWIO_MMSS_MDP_VP_0_CURSOR_0_OUT_XY_RMSK)
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_OUT_XY_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_CURSOR_0_OUT_XY_ADDR, m)
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_OUT_XY_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_VP_0_CURSOR_0_OUT_XY_ADDR,v)
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_OUT_XY_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_VP_0_CURSOR_0_OUT_XY_ADDR,m,v,HWIO_MMSS_MDP_VP_0_CURSOR_0_OUT_XY_IN)
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_OUT_XY_DST_Y_BMSK                                       0xffff0000
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_OUT_XY_DST_Y_SHFT                                             0x10
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_OUT_XY_DST_X_BMSK                                           0xffff
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_OUT_XY_DST_X_SHFT                                              0x0

#define HWIO_MMSS_MDP_VP_0_CURSOR_0_SRC0_ADDR_ADDR                                          (MMSS_MDP_VP_0_CURSOR_0_SSPP_REG_BASE      + 0x00000014)
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_SRC0_ADDR_RMSK                                          0xffffffff
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_SRC0_ADDR_IN          \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_CURSOR_0_SRC0_ADDR_ADDR, HWIO_MMSS_MDP_VP_0_CURSOR_0_SRC0_ADDR_RMSK)
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_SRC0_ADDR_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_CURSOR_0_SRC0_ADDR_ADDR, m)
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_SRC0_ADDR_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_VP_0_CURSOR_0_SRC0_ADDR_ADDR,v)
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_SRC0_ADDR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_VP_0_CURSOR_0_SRC0_ADDR_ADDR,m,v,HWIO_MMSS_MDP_VP_0_CURSOR_0_SRC0_ADDR_IN)
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_SRC0_ADDR_ADDR_BMSK                                     0xffffffff
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_SRC0_ADDR_ADDR_SHFT                                            0x0

#define HWIO_MMSS_MDP_VP_0_CURSOR_0_SRC1_ADDR_ADDR                                          (MMSS_MDP_VP_0_CURSOR_0_SSPP_REG_BASE      + 0x00000018)
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_SRC1_ADDR_RMSK                                          0xffffffff
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_SRC1_ADDR_IN          \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_CURSOR_0_SRC1_ADDR_ADDR, HWIO_MMSS_MDP_VP_0_CURSOR_0_SRC1_ADDR_RMSK)
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_SRC1_ADDR_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_CURSOR_0_SRC1_ADDR_ADDR, m)
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_SRC1_ADDR_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_VP_0_CURSOR_0_SRC1_ADDR_ADDR,v)
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_SRC1_ADDR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_VP_0_CURSOR_0_SRC1_ADDR_ADDR,m,v,HWIO_MMSS_MDP_VP_0_CURSOR_0_SRC1_ADDR_IN)
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_SRC1_ADDR_ADDR_BMSK                                     0xffffffff
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_SRC1_ADDR_ADDR_SHFT                                            0x0

#define HWIO_MMSS_MDP_VP_0_CURSOR_0_SRC2_ADDR_ADDR                                          (MMSS_MDP_VP_0_CURSOR_0_SSPP_REG_BASE      + 0x0000001c)
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_SRC2_ADDR_RMSK                                          0xffffffff
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_SRC2_ADDR_IN          \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_CURSOR_0_SRC2_ADDR_ADDR, HWIO_MMSS_MDP_VP_0_CURSOR_0_SRC2_ADDR_RMSK)
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_SRC2_ADDR_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_CURSOR_0_SRC2_ADDR_ADDR, m)
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_SRC2_ADDR_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_VP_0_CURSOR_0_SRC2_ADDR_ADDR,v)
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_SRC2_ADDR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_VP_0_CURSOR_0_SRC2_ADDR_ADDR,m,v,HWIO_MMSS_MDP_VP_0_CURSOR_0_SRC2_ADDR_IN)
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_SRC2_ADDR_ADDR_BMSK                                     0xffffffff
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_SRC2_ADDR_ADDR_SHFT                                            0x0

#define HWIO_MMSS_MDP_VP_0_CURSOR_0_SRC3_ADDR_ADDR                                          (MMSS_MDP_VP_0_CURSOR_0_SSPP_REG_BASE      + 0x00000020)
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_SRC3_ADDR_RMSK                                          0xffffffff
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_SRC3_ADDR_IN          \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_CURSOR_0_SRC3_ADDR_ADDR, HWIO_MMSS_MDP_VP_0_CURSOR_0_SRC3_ADDR_RMSK)
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_SRC3_ADDR_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_CURSOR_0_SRC3_ADDR_ADDR, m)
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_SRC3_ADDR_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_VP_0_CURSOR_0_SRC3_ADDR_ADDR,v)
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_SRC3_ADDR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_VP_0_CURSOR_0_SRC3_ADDR_ADDR,m,v,HWIO_MMSS_MDP_VP_0_CURSOR_0_SRC3_ADDR_IN)
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_SRC3_ADDR_ADDR_BMSK                                     0xffffffff
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_SRC3_ADDR_ADDR_SHFT                                            0x0

#define HWIO_MMSS_MDP_VP_0_CURSOR_0_SRC_YSTRIDE0_ADDR                                       (MMSS_MDP_VP_0_CURSOR_0_SSPP_REG_BASE      + 0x00000024)
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_SRC_YSTRIDE0_RMSK                                       0xffffffff
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_SRC_YSTRIDE0_IN          \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_CURSOR_0_SRC_YSTRIDE0_ADDR, HWIO_MMSS_MDP_VP_0_CURSOR_0_SRC_YSTRIDE0_RMSK)
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_SRC_YSTRIDE0_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_CURSOR_0_SRC_YSTRIDE0_ADDR, m)
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_SRC_YSTRIDE0_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_VP_0_CURSOR_0_SRC_YSTRIDE0_ADDR,v)
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_SRC_YSTRIDE0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_VP_0_CURSOR_0_SRC_YSTRIDE0_ADDR,m,v,HWIO_MMSS_MDP_VP_0_CURSOR_0_SRC_YSTRIDE0_IN)
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_SRC_YSTRIDE0_SRCP1_YSTRIDE_BMSK                         0xffff0000
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_SRC_YSTRIDE0_SRCP1_YSTRIDE_SHFT                               0x10
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_SRC_YSTRIDE0_SRCP0_YSTRIDE_BMSK                             0xffff
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_SRC_YSTRIDE0_SRCP0_YSTRIDE_SHFT                                0x0

#define HWIO_MMSS_MDP_VP_0_CURSOR_0_SRC_YSTRIDE1_ADDR                                       (MMSS_MDP_VP_0_CURSOR_0_SSPP_REG_BASE      + 0x00000028)
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_SRC_YSTRIDE1_RMSK                                       0xffffffff
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_SRC_YSTRIDE1_IN          \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_CURSOR_0_SRC_YSTRIDE1_ADDR, HWIO_MMSS_MDP_VP_0_CURSOR_0_SRC_YSTRIDE1_RMSK)
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_SRC_YSTRIDE1_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_CURSOR_0_SRC_YSTRIDE1_ADDR, m)
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_SRC_YSTRIDE1_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_VP_0_CURSOR_0_SRC_YSTRIDE1_ADDR,v)
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_SRC_YSTRIDE1_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_VP_0_CURSOR_0_SRC_YSTRIDE1_ADDR,m,v,HWIO_MMSS_MDP_VP_0_CURSOR_0_SRC_YSTRIDE1_IN)
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_SRC_YSTRIDE1_SRCP3_YSTRIDE_BMSK                         0xffff0000
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_SRC_YSTRIDE1_SRCP3_YSTRIDE_SHFT                               0x10
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_SRC_YSTRIDE1_SRCP2_YSTRIDE_BMSK                             0xffff
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_SRC_YSTRIDE1_SRCP2_YSTRIDE_SHFT                                0x0

#define HWIO_MMSS_MDP_VP_0_CURSOR_0_TILE_FRAME_SIZE_ADDR                                    (MMSS_MDP_VP_0_CURSOR_0_SSPP_REG_BASE      + 0x0000002c)
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_TILE_FRAME_SIZE_RMSK                                    0xffffffff
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_TILE_FRAME_SIZE_IN          \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_CURSOR_0_TILE_FRAME_SIZE_ADDR, HWIO_MMSS_MDP_VP_0_CURSOR_0_TILE_FRAME_SIZE_RMSK)
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_TILE_FRAME_SIZE_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_CURSOR_0_TILE_FRAME_SIZE_ADDR, m)
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_TILE_FRAME_SIZE_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_VP_0_CURSOR_0_TILE_FRAME_SIZE_ADDR,v)
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_TILE_FRAME_SIZE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_VP_0_CURSOR_0_TILE_FRAME_SIZE_ADDR,m,v,HWIO_MMSS_MDP_VP_0_CURSOR_0_TILE_FRAME_SIZE_IN)
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_TILE_FRAME_SIZE_FRAME_H_BMSK                            0xffff0000
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_TILE_FRAME_SIZE_FRAME_H_SHFT                                  0x10
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_TILE_FRAME_SIZE_FRAME_W_BMSK                                0xffff
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_TILE_FRAME_SIZE_FRAME_W_SHFT                                   0x0

#define HWIO_MMSS_MDP_VP_0_CURSOR_0_SRC_FORMAT_ADDR                                         (MMSS_MDP_VP_0_CURSOR_0_SSPP_REG_BASE      + 0x00000030)
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_SRC_FORMAT_RMSK                                         0xfffeffff
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_SRC_FORMAT_IN          \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_CURSOR_0_SRC_FORMAT_ADDR, HWIO_MMSS_MDP_VP_0_CURSOR_0_SRC_FORMAT_RMSK)
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_SRC_FORMAT_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_CURSOR_0_SRC_FORMAT_ADDR, m)
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_SRC_FORMAT_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_VP_0_CURSOR_0_SRC_FORMAT_ADDR,v)
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_SRC_FORMAT_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_VP_0_CURSOR_0_SRC_FORMAT_ADDR,m,v,HWIO_MMSS_MDP_VP_0_CURSOR_0_SRC_FORMAT_IN)
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_SRC_FORMAT_FRAME_FORMAT_BMSK                            0xc0000000
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_SRC_FORMAT_FRAME_FORMAT_SHFT                                  0x1e
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_SRC_FORMAT_EXTEND_PIXEL_FORMAT_BMSK                     0x3c000000
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_SRC_FORMAT_EXTEND_PIXEL_FORMAT_SHFT                           0x1a
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_SRC_FORMAT_SRC_CHROMA_SAMP_BMSK                          0x3800000
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_SRC_FORMAT_SRC_CHROMA_SAMP_SHFT                               0x17
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_SRC_FORMAT_SOLID_FILL_BMSK                                0x400000
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_SRC_FORMAT_SOLID_FILL_SHFT                                    0x16
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_SRC_FORMAT_VC1_REDUCE_BMSK                                0x200000
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_SRC_FORMAT_VC1_REDUCE_SHFT                                    0x15
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_SRC_FORMAT_FETCH_PLANES_BMSK                              0x180000
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_SRC_FORMAT_FETCH_PLANES_SHFT                                  0x13
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_SRC_FORMAT_UNPACK_ALIGN_BMSK                               0x40000
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_SRC_FORMAT_UNPACK_ALIGN_SHFT                                  0x12
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_SRC_FORMAT_UNPACK_TIGHT_BMSK                               0x20000
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_SRC_FORMAT_UNPACK_TIGHT_SHFT                                  0x11
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_SRC_FORMAT_SRC_COLOR_SPACE_BMSK                             0x8000
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_SRC_FORMAT_SRC_COLOR_SPACE_SHFT                                0xf
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_SRC_FORMAT_UNPACK_DX_FORMAT_BMSK                            0x4000
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_SRC_FORMAT_UNPACK_DX_FORMAT_SHFT                               0xe
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_SRC_FORMAT_UNPACK_COUNT_BMSK                                0x3000
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_SRC_FORMAT_UNPACK_COUNT_SHFT                                   0xc
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_SRC_FORMAT_ROT90_BMSK                                        0x800
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_SRC_FORMAT_ROT90_SHFT                                          0xb
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_SRC_FORMAT_SRC_BPP_BMSK                                      0x600
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_SRC_FORMAT_SRC_BPP_SHFT                                        0x9
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_SRC_FORMAT_SRCC3_EN_BMSK                                     0x100
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_SRC_FORMAT_SRCC3_EN_SHFT                                       0x8
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_SRC_FORMAT_SRCC3_BMSK                                         0xc0
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_SRC_FORMAT_SRCC3_SHFT                                          0x6
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_SRC_FORMAT_SRCC2_BMSK                                         0x30
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_SRC_FORMAT_SRCC2_SHFT                                          0x4
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_SRC_FORMAT_SRCC1_BMSK                                          0xc
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_SRC_FORMAT_SRCC1_SHFT                                          0x2
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_SRC_FORMAT_SRCC0_BMSK                                          0x3
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_SRC_FORMAT_SRCC0_SHFT                                          0x0

#define HWIO_MMSS_MDP_VP_0_CURSOR_0_SRC_UNPACK_PATTERN_ADDR                                 (MMSS_MDP_VP_0_CURSOR_0_SSPP_REG_BASE      + 0x00000034)
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_SRC_UNPACK_PATTERN_RMSK                                  0x3030303
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_SRC_UNPACK_PATTERN_IN          \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_CURSOR_0_SRC_UNPACK_PATTERN_ADDR, HWIO_MMSS_MDP_VP_0_CURSOR_0_SRC_UNPACK_PATTERN_RMSK)
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_SRC_UNPACK_PATTERN_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_CURSOR_0_SRC_UNPACK_PATTERN_ADDR, m)
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_SRC_UNPACK_PATTERN_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_VP_0_CURSOR_0_SRC_UNPACK_PATTERN_ADDR,v)
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_SRC_UNPACK_PATTERN_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_VP_0_CURSOR_0_SRC_UNPACK_PATTERN_ADDR,m,v,HWIO_MMSS_MDP_VP_0_CURSOR_0_SRC_UNPACK_PATTERN_IN)
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_SRC_UNPACK_PATTERN_ELEMENT3_BMSK                         0x3000000
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_SRC_UNPACK_PATTERN_ELEMENT3_SHFT                              0x18
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_SRC_UNPACK_PATTERN_ELEMENT2_BMSK                           0x30000
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_SRC_UNPACK_PATTERN_ELEMENT2_SHFT                              0x10
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_SRC_UNPACK_PATTERN_ELEMENT1_BMSK                             0x300
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_SRC_UNPACK_PATTERN_ELEMENT1_SHFT                               0x8
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_SRC_UNPACK_PATTERN_ELEMENT0_BMSK                               0x3
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_SRC_UNPACK_PATTERN_ELEMENT0_SHFT                               0x0

#define HWIO_MMSS_MDP_VP_0_CURSOR_0_SRC_OP_MODE_ADDR                                        (MMSS_MDP_VP_0_CURSOR_0_SSPP_REG_BASE      + 0x00000038)
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_SRC_OP_MODE_RMSK                                        0xc0c76007
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_SRC_OP_MODE_IN          \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_CURSOR_0_SRC_OP_MODE_ADDR, HWIO_MMSS_MDP_VP_0_CURSOR_0_SRC_OP_MODE_RMSK)
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_SRC_OP_MODE_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_CURSOR_0_SRC_OP_MODE_ADDR, m)
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_SRC_OP_MODE_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_VP_0_CURSOR_0_SRC_OP_MODE_ADDR,v)
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_SRC_OP_MODE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_VP_0_CURSOR_0_SRC_OP_MODE_ADDR,m,v,HWIO_MMSS_MDP_VP_0_CURSOR_0_SRC_OP_MODE_IN)
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_SRC_OP_MODE_SW_PIX_EXT_OVERRIDE_BMSK                    0x80000000
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_SRC_OP_MODE_SW_PIX_EXT_OVERRIDE_SHFT                          0x1f
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_SRC_OP_MODE_SW_CROP_OVERRIDE_BMSK                       0x40000000
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_SRC_OP_MODE_SW_CROP_OVERRIDE_SHFT                             0x1e
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_SRC_OP_MODE_INTERLACE_FETCH_BMSK                          0xc00000
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_SRC_OP_MODE_INTERLACE_FETCH_SHFT                              0x16
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_SRC_OP_MODE_IGC_LUT_SEL_BMSK                               0x60000
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_SRC_OP_MODE_IGC_LUT_SEL_SHFT                                  0x11
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_SRC_OP_MODE_IGC_LUT_EN_BMSK                                0x10000
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_SRC_OP_MODE_IGC_LUT_EN_SHFT                                   0x10
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_SRC_OP_MODE_FLIP_MODE_BMSK                                  0x6000
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_SRC_OP_MODE_FLIP_MODE_SHFT                                     0xd
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_SRC_OP_MODE_BWC_DEC_QP_BMSK                                    0x6
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_SRC_OP_MODE_BWC_DEC_QP_SHFT                                    0x1
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_SRC_OP_MODE_BWC_DEC_EN_BMSK                                    0x1
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_SRC_OP_MODE_BWC_DEC_EN_SHFT                                    0x0

#define HWIO_MMSS_MDP_VP_0_CURSOR_0_SRC_CONSTANT_COLOR_ADDR                                 (MMSS_MDP_VP_0_CURSOR_0_SSPP_REG_BASE      + 0x0000003c)
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_SRC_CONSTANT_COLOR_RMSK                                 0xffffffff
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_SRC_CONSTANT_COLOR_IN          \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_CURSOR_0_SRC_CONSTANT_COLOR_ADDR, HWIO_MMSS_MDP_VP_0_CURSOR_0_SRC_CONSTANT_COLOR_RMSK)
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_SRC_CONSTANT_COLOR_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_CURSOR_0_SRC_CONSTANT_COLOR_ADDR, m)
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_SRC_CONSTANT_COLOR_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_VP_0_CURSOR_0_SRC_CONSTANT_COLOR_ADDR,v)
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_SRC_CONSTANT_COLOR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_VP_0_CURSOR_0_SRC_CONSTANT_COLOR_ADDR,m,v,HWIO_MMSS_MDP_VP_0_CURSOR_0_SRC_CONSTANT_COLOR_IN)
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_SRC_CONSTANT_COLOR_COLOR3_BMSK                          0xff000000
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_SRC_CONSTANT_COLOR_COLOR3_SHFT                                0x18
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_SRC_CONSTANT_COLOR_COLOR2_BMSK                            0xff0000
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_SRC_CONSTANT_COLOR_COLOR2_SHFT                                0x10
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_SRC_CONSTANT_COLOR_COLOR1_BMSK                              0xff00
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_SRC_CONSTANT_COLOR_COLOR1_SHFT                                 0x8
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_SRC_CONSTANT_COLOR_COLOR0_BMSK                                0xff
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_SRC_CONSTANT_COLOR_COLOR0_SHFT                                 0x0

#define HWIO_MMSS_MDP_VP_0_CURSOR_0_FETCH_CONFIG_ADDR                                       (MMSS_MDP_VP_0_CURSOR_0_SSPP_REG_BASE      + 0x00000048)
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_FETCH_CONFIG_RMSK                                       0x807f13ff
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_FETCH_CONFIG_IN          \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_CURSOR_0_FETCH_CONFIG_ADDR, HWIO_MMSS_MDP_VP_0_CURSOR_0_FETCH_CONFIG_RMSK)
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_FETCH_CONFIG_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_CURSOR_0_FETCH_CONFIG_ADDR, m)
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_FETCH_CONFIG_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_VP_0_CURSOR_0_FETCH_CONFIG_ADDR,v)
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_FETCH_CONFIG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_VP_0_CURSOR_0_FETCH_CONFIG_ADDR,m,v,HWIO_MMSS_MDP_VP_0_CURSOR_0_FETCH_CONFIG_IN)
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_FETCH_CONFIG_FETCH_OPT_EN_BMSK                          0x80000000
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_FETCH_CONFIG_FETCH_OPT_EN_SHFT                                0x1f
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_FETCH_CONFIG_PRI_ARB_DIS_BMSK                             0x400000
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_FETCH_CONFIG_PRI_ARB_DIS_SHFT                                 0x16
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_FETCH_CONFIG_PMARK_DIS_BMSK                               0x200000
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_FETCH_CONFIG_PMARK_DIS_SHFT                                   0x15
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_FETCH_CONFIG_ADDR_GEN_MODE_BMSK                           0x100000
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_FETCH_CONFIG_ADDR_GEN_MODE_SHFT                               0x14
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_FETCH_CONFIG_HIGHEST_BANK_BIT_BMSK                         0xc0000
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_FETCH_CONFIG_HIGHEST_BANK_BIT_SHFT                            0x12
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_FETCH_CONFIG_BLOCK_SIZE_BMSK                               0x30000
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_FETCH_CONFIG_BLOCK_SIZE_SHFT                                  0x10
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_FETCH_CONFIG_ADDR_SYNC_MODE_BMSK                            0x1000
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_FETCH_CONFIG_ADDR_SYNC_MODE_SHFT                               0xc
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_FETCH_CONFIG_MAL_BMSK                                        0x300
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_FETCH_CONFIG_MAL_SHFT                                          0x8
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_FETCH_CONFIG_MAX_BURST_SIZE_BMSK                              0xf0
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_FETCH_CONFIG_MAX_BURST_SIZE_SHFT                               0x4
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_FETCH_CONFIG_REQ_DEPTH_LIMIT_BMSK                              0xf
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_FETCH_CONFIG_REQ_DEPTH_LIMIT_SHFT                              0x0

#define HWIO_MMSS_MDP_VP_0_CURSOR_0_VC1_RANGE_ADDR                                          (MMSS_MDP_VP_0_CURSOR_0_SSPP_REG_BASE      + 0x0000004c)
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_VC1_RANGE_RMSK                                               0x707
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_VC1_RANGE_IN          \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_CURSOR_0_VC1_RANGE_ADDR, HWIO_MMSS_MDP_VP_0_CURSOR_0_VC1_RANGE_RMSK)
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_VC1_RANGE_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_CURSOR_0_VC1_RANGE_ADDR, m)
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_VC1_RANGE_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_VP_0_CURSOR_0_VC1_RANGE_ADDR,v)
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_VC1_RANGE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_VP_0_CURSOR_0_VC1_RANGE_ADDR,m,v,HWIO_MMSS_MDP_VP_0_CURSOR_0_VC1_RANGE_IN)
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_VC1_RANGE_RANGE_MAPUV_BMSK                                   0x700
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_VC1_RANGE_RANGE_MAPUV_SHFT                                     0x8
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_VC1_RANGE_RANGE_MAPY_BMSK                                      0x7
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_VC1_RANGE_RANGE_MAPY_SHFT                                      0x0

#define HWIO_MMSS_MDP_VP_0_CURSOR_0_REQPRIORITY_FIFO_WATERMARK_0_ADDR                       (MMSS_MDP_VP_0_CURSOR_0_SSPP_REG_BASE      + 0x00000050)
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_REQPRIORITY_FIFO_WATERMARK_0_RMSK                           0xffff
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_REQPRIORITY_FIFO_WATERMARK_0_IN          \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_CURSOR_0_REQPRIORITY_FIFO_WATERMARK_0_ADDR, HWIO_MMSS_MDP_VP_0_CURSOR_0_REQPRIORITY_FIFO_WATERMARK_0_RMSK)
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_REQPRIORITY_FIFO_WATERMARK_0_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_CURSOR_0_REQPRIORITY_FIFO_WATERMARK_0_ADDR, m)
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_REQPRIORITY_FIFO_WATERMARK_0_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_VP_0_CURSOR_0_REQPRIORITY_FIFO_WATERMARK_0_ADDR,v)
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_REQPRIORITY_FIFO_WATERMARK_0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_VP_0_CURSOR_0_REQPRIORITY_FIFO_WATERMARK_0_ADDR,m,v,HWIO_MMSS_MDP_VP_0_CURSOR_0_REQPRIORITY_FIFO_WATERMARK_0_IN)
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_REQPRIORITY_FIFO_WATERMARK_0_WATERMARK_BMSK                 0xffff
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_REQPRIORITY_FIFO_WATERMARK_0_WATERMARK_SHFT                    0x0

#define HWIO_MMSS_MDP_VP_0_CURSOR_0_REQPRIORITY_FIFO_WATERMARK_1_ADDR                       (MMSS_MDP_VP_0_CURSOR_0_SSPP_REG_BASE      + 0x00000054)
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_REQPRIORITY_FIFO_WATERMARK_1_RMSK                           0xffff
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_REQPRIORITY_FIFO_WATERMARK_1_IN          \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_CURSOR_0_REQPRIORITY_FIFO_WATERMARK_1_ADDR, HWIO_MMSS_MDP_VP_0_CURSOR_0_REQPRIORITY_FIFO_WATERMARK_1_RMSK)
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_REQPRIORITY_FIFO_WATERMARK_1_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_CURSOR_0_REQPRIORITY_FIFO_WATERMARK_1_ADDR, m)
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_REQPRIORITY_FIFO_WATERMARK_1_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_VP_0_CURSOR_0_REQPRIORITY_FIFO_WATERMARK_1_ADDR,v)
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_REQPRIORITY_FIFO_WATERMARK_1_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_VP_0_CURSOR_0_REQPRIORITY_FIFO_WATERMARK_1_ADDR,m,v,HWIO_MMSS_MDP_VP_0_CURSOR_0_REQPRIORITY_FIFO_WATERMARK_1_IN)
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_REQPRIORITY_FIFO_WATERMARK_1_WATERMARK_BMSK                 0xffff
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_REQPRIORITY_FIFO_WATERMARK_1_WATERMARK_SHFT                    0x0

#define HWIO_MMSS_MDP_VP_0_CURSOR_0_REQPRIORITY_FIFO_WATERMARK_2_ADDR                       (MMSS_MDP_VP_0_CURSOR_0_SSPP_REG_BASE      + 0x00000058)
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_REQPRIORITY_FIFO_WATERMARK_2_RMSK                           0xffff
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_REQPRIORITY_FIFO_WATERMARK_2_IN          \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_CURSOR_0_REQPRIORITY_FIFO_WATERMARK_2_ADDR, HWIO_MMSS_MDP_VP_0_CURSOR_0_REQPRIORITY_FIFO_WATERMARK_2_RMSK)
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_REQPRIORITY_FIFO_WATERMARK_2_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_CURSOR_0_REQPRIORITY_FIFO_WATERMARK_2_ADDR, m)
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_REQPRIORITY_FIFO_WATERMARK_2_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_VP_0_CURSOR_0_REQPRIORITY_FIFO_WATERMARK_2_ADDR,v)
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_REQPRIORITY_FIFO_WATERMARK_2_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_VP_0_CURSOR_0_REQPRIORITY_FIFO_WATERMARK_2_ADDR,m,v,HWIO_MMSS_MDP_VP_0_CURSOR_0_REQPRIORITY_FIFO_WATERMARK_2_IN)
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_REQPRIORITY_FIFO_WATERMARK_2_WATERMARK_BMSK                 0xffff
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_REQPRIORITY_FIFO_WATERMARK_2_WATERMARK_SHFT                    0x0

#define HWIO_MMSS_MDP_VP_0_CURSOR_0_DANGER_LUT_ADDR                                         (MMSS_MDP_VP_0_CURSOR_0_SSPP_REG_BASE      + 0x00000060)
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_DANGER_LUT_RMSK                                         0xffffffff
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_DANGER_LUT_IN          \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_CURSOR_0_DANGER_LUT_ADDR, HWIO_MMSS_MDP_VP_0_CURSOR_0_DANGER_LUT_RMSK)
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_DANGER_LUT_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_CURSOR_0_DANGER_LUT_ADDR, m)
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_DANGER_LUT_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_VP_0_CURSOR_0_DANGER_LUT_ADDR,v)
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_DANGER_LUT_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_VP_0_CURSOR_0_DANGER_LUT_ADDR,m,v,HWIO_MMSS_MDP_VP_0_CURSOR_0_DANGER_LUT_IN)
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_DANGER_LUT_FL_15_BMSK                                   0xc0000000
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_DANGER_LUT_FL_15_SHFT                                         0x1e
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_DANGER_LUT_FL_14_BMSK                                   0x30000000
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_DANGER_LUT_FL_14_SHFT                                         0x1c
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_DANGER_LUT_FL_13_BMSK                                    0xc000000
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_DANGER_LUT_FL_13_SHFT                                         0x1a
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_DANGER_LUT_FL_12_BMSK                                    0x3000000
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_DANGER_LUT_FL_12_SHFT                                         0x18
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_DANGER_LUT_FL_11_BMSK                                     0xc00000
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_DANGER_LUT_FL_11_SHFT                                         0x16
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_DANGER_LUT_FL_10_BMSK                                     0x300000
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_DANGER_LUT_FL_10_SHFT                                         0x14
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_DANGER_LUT_FL_9_BMSK                                       0xc0000
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_DANGER_LUT_FL_9_SHFT                                          0x12
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_DANGER_LUT_FL_8_BMSK                                       0x30000
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_DANGER_LUT_FL_8_SHFT                                          0x10
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_DANGER_LUT_FL_7_BMSK                                        0xc000
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_DANGER_LUT_FL_7_SHFT                                           0xe
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_DANGER_LUT_FL_6_BMSK                                        0x3000
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_DANGER_LUT_FL_6_SHFT                                           0xc
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_DANGER_LUT_FL_5_BMSK                                         0xc00
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_DANGER_LUT_FL_5_SHFT                                           0xa
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_DANGER_LUT_FL_4_BMSK                                         0x300
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_DANGER_LUT_FL_4_SHFT                                           0x8
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_DANGER_LUT_FL_3_BMSK                                          0xc0
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_DANGER_LUT_FL_3_SHFT                                           0x6
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_DANGER_LUT_FL_2_BMSK                                          0x30
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_DANGER_LUT_FL_2_SHFT                                           0x4
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_DANGER_LUT_FL_1_BMSK                                           0xc
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_DANGER_LUT_FL_1_SHFT                                           0x2
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_DANGER_LUT_FL_0_BMSK                                           0x3
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_DANGER_LUT_FL_0_SHFT                                           0x0

#define HWIO_MMSS_MDP_VP_0_CURSOR_0_SAFE_LUT_ADDR                                           (MMSS_MDP_VP_0_CURSOR_0_SSPP_REG_BASE      + 0x00000064)
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_SAFE_LUT_RMSK                                               0xffff
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_SAFE_LUT_IN          \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_CURSOR_0_SAFE_LUT_ADDR, HWIO_MMSS_MDP_VP_0_CURSOR_0_SAFE_LUT_RMSK)
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_SAFE_LUT_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_CURSOR_0_SAFE_LUT_ADDR, m)
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_SAFE_LUT_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_VP_0_CURSOR_0_SAFE_LUT_ADDR,v)
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_SAFE_LUT_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_VP_0_CURSOR_0_SAFE_LUT_ADDR,m,v,HWIO_MMSS_MDP_VP_0_CURSOR_0_SAFE_LUT_IN)
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_SAFE_LUT_FL_15_BMSK                                         0x8000
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_SAFE_LUT_FL_15_SHFT                                            0xf
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_SAFE_LUT_FL_14_BMSK                                         0x4000
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_SAFE_LUT_FL_14_SHFT                                            0xe
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_SAFE_LUT_FL_13_BMSK                                         0x2000
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_SAFE_LUT_FL_13_SHFT                                            0xd
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_SAFE_LUT_FL_12_BMSK                                         0x1000
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_SAFE_LUT_FL_12_SHFT                                            0xc
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_SAFE_LUT_FL_11_BMSK                                          0x800
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_SAFE_LUT_FL_11_SHFT                                            0xb
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_SAFE_LUT_FL_10_BMSK                                          0x400
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_SAFE_LUT_FL_10_SHFT                                            0xa
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_SAFE_LUT_FL_9_BMSK                                           0x200
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_SAFE_LUT_FL_9_SHFT                                             0x9
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_SAFE_LUT_FL_8_BMSK                                           0x100
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_SAFE_LUT_FL_8_SHFT                                             0x8
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_SAFE_LUT_FL_7_BMSK                                            0x80
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_SAFE_LUT_FL_7_SHFT                                             0x7
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_SAFE_LUT_FL_6_BMSK                                            0x40
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_SAFE_LUT_FL_6_SHFT                                             0x6
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_SAFE_LUT_FL_5_BMSK                                            0x20
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_SAFE_LUT_FL_5_SHFT                                             0x5
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_SAFE_LUT_FL_4_BMSK                                            0x10
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_SAFE_LUT_FL_4_SHFT                                             0x4
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_SAFE_LUT_FL_3_BMSK                                             0x8
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_SAFE_LUT_FL_3_SHFT                                             0x3
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_SAFE_LUT_FL_2_BMSK                                             0x4
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_SAFE_LUT_FL_2_SHFT                                             0x2
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_SAFE_LUT_FL_1_BMSK                                             0x2
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_SAFE_LUT_FL_1_SHFT                                             0x1
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_SAFE_LUT_FL_0_BMSK                                             0x1
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_SAFE_LUT_FL_0_SHFT                                             0x0

#define HWIO_MMSS_MDP_VP_0_CURSOR_0_CREQ_LUT_ADDR                                           (MMSS_MDP_VP_0_CURSOR_0_SSPP_REG_BASE      + 0x00000068)
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_CREQ_LUT_RMSK                                           0xffffffff
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_CREQ_LUT_IN          \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_CURSOR_0_CREQ_LUT_ADDR, HWIO_MMSS_MDP_VP_0_CURSOR_0_CREQ_LUT_RMSK)
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_CREQ_LUT_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_CURSOR_0_CREQ_LUT_ADDR, m)
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_CREQ_LUT_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_VP_0_CURSOR_0_CREQ_LUT_ADDR,v)
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_CREQ_LUT_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_VP_0_CURSOR_0_CREQ_LUT_ADDR,m,v,HWIO_MMSS_MDP_VP_0_CURSOR_0_CREQ_LUT_IN)
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_CREQ_LUT_FL_15_BMSK                                     0xc0000000
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_CREQ_LUT_FL_15_SHFT                                           0x1e
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_CREQ_LUT_FL_14_BMSK                                     0x30000000
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_CREQ_LUT_FL_14_SHFT                                           0x1c
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_CREQ_LUT_FL_13_BMSK                                      0xc000000
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_CREQ_LUT_FL_13_SHFT                                           0x1a
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_CREQ_LUT_FL_12_BMSK                                      0x3000000
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_CREQ_LUT_FL_12_SHFT                                           0x18
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_CREQ_LUT_FL_11_BMSK                                       0xc00000
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_CREQ_LUT_FL_11_SHFT                                           0x16
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_CREQ_LUT_FL_10_BMSK                                       0x300000
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_CREQ_LUT_FL_10_SHFT                                           0x14
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_CREQ_LUT_FL_9_BMSK                                         0xc0000
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_CREQ_LUT_FL_9_SHFT                                            0x12
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_CREQ_LUT_FL_8_BMSK                                         0x30000
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_CREQ_LUT_FL_8_SHFT                                            0x10
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_CREQ_LUT_FL_7_BMSK                                          0xc000
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_CREQ_LUT_FL_7_SHFT                                             0xe
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_CREQ_LUT_FL_6_BMSK                                          0x3000
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_CREQ_LUT_FL_6_SHFT                                             0xc
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_CREQ_LUT_FL_5_BMSK                                           0xc00
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_CREQ_LUT_FL_5_SHFT                                             0xa
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_CREQ_LUT_FL_4_BMSK                                           0x300
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_CREQ_LUT_FL_4_SHFT                                             0x8
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_CREQ_LUT_FL_3_BMSK                                            0xc0
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_CREQ_LUT_FL_3_SHFT                                             0x6
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_CREQ_LUT_FL_2_BMSK                                            0x30
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_CREQ_LUT_FL_2_SHFT                                             0x4
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_CREQ_LUT_FL_1_BMSK                                             0xc
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_CREQ_LUT_FL_1_SHFT                                             0x2
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_CREQ_LUT_FL_0_BMSK                                             0x3
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_CREQ_LUT_FL_0_SHFT                                             0x0

#define HWIO_MMSS_MDP_VP_0_CURSOR_0_QOS_CTRL_ADDR                                           (MMSS_MDP_VP_0_CURSOR_0_SSPP_REG_BASE      + 0x0000006c)
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_QOS_CTRL_RMSK                                             0x310031
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_QOS_CTRL_IN          \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_CURSOR_0_QOS_CTRL_ADDR, HWIO_MMSS_MDP_VP_0_CURSOR_0_QOS_CTRL_RMSK)
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_QOS_CTRL_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_CURSOR_0_QOS_CTRL_ADDR, m)
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_QOS_CTRL_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_VP_0_CURSOR_0_QOS_CTRL_ADDR,v)
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_QOS_CTRL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_VP_0_CURSOR_0_QOS_CTRL_ADDR,m,v,HWIO_MMSS_MDP_VP_0_CURSOR_0_QOS_CTRL_IN)
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_QOS_CTRL_CREQ_VBLANK_BMSK                                 0x300000
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_QOS_CTRL_CREQ_VBLANK_SHFT                                     0x14
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_QOS_CTRL_VBLANK_EN_BMSK                                    0x10000
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_QOS_CTRL_VBLANK_EN_SHFT                                       0x10
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_QOS_CTRL_DANGER_VBLANK_BMSK                                   0x30
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_QOS_CTRL_DANGER_VBLANK_SHFT                                    0x4
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_QOS_CTRL_DANGER_SAFE_EN_BMSK                                   0x1
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_QOS_CTRL_DANGER_SAFE_EN_SHFT                                   0x0

#define HWIO_MMSS_MDP_VP_0_CURSOR_0_SRC_ADDR_SW_STATUS_ADDR                                 (MMSS_MDP_VP_0_CURSOR_0_SSPP_REG_BASE      + 0x00000070)
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_SRC_ADDR_SW_STATUS_RMSK                                        0xf
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_SRC_ADDR_SW_STATUS_IN          \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_CURSOR_0_SRC_ADDR_SW_STATUS_ADDR, HWIO_MMSS_MDP_VP_0_CURSOR_0_SRC_ADDR_SW_STATUS_RMSK)
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_SRC_ADDR_SW_STATUS_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_CURSOR_0_SRC_ADDR_SW_STATUS_ADDR, m)
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_SRC_ADDR_SW_STATUS_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_VP_0_CURSOR_0_SRC_ADDR_SW_STATUS_ADDR,v)
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_SRC_ADDR_SW_STATUS_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_VP_0_CURSOR_0_SRC_ADDR_SW_STATUS_ADDR,m,v,HWIO_MMSS_MDP_VP_0_CURSOR_0_SRC_ADDR_SW_STATUS_IN)
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_SRC_ADDR_SW_STATUS_SRC3_ADDR_CP_BMSK                           0x8
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_SRC_ADDR_SW_STATUS_SRC3_ADDR_CP_SHFT                           0x3
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_SRC_ADDR_SW_STATUS_SRC2_ADDR_CP_BMSK                           0x4
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_SRC_ADDR_SW_STATUS_SRC2_ADDR_CP_SHFT                           0x2
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_SRC_ADDR_SW_STATUS_SRC1_ADDR_CP_BMSK                           0x2
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_SRC_ADDR_SW_STATUS_SRC1_ADDR_CP_SHFT                           0x1
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_SRC_ADDR_SW_STATUS_SRC0_ADDR_CP_BMSK                           0x1
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_SRC_ADDR_SW_STATUS_SRC0_ADDR_CP_SHFT                           0x0

#define HWIO_MMSS_MDP_VP_0_CURSOR_0_CURRENT_SRC0_ADDR_ADDR                                  (MMSS_MDP_VP_0_CURSOR_0_SSPP_REG_BASE      + 0x000000a4)
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_CURRENT_SRC0_ADDR_RMSK                                  0xffffffff
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_CURRENT_SRC0_ADDR_IN          \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_CURSOR_0_CURRENT_SRC0_ADDR_ADDR, HWIO_MMSS_MDP_VP_0_CURSOR_0_CURRENT_SRC0_ADDR_RMSK)
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_CURRENT_SRC0_ADDR_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_CURSOR_0_CURRENT_SRC0_ADDR_ADDR, m)
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_CURRENT_SRC0_ADDR_ADDR_BMSK                             0xffffffff
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_CURRENT_SRC0_ADDR_ADDR_SHFT                                    0x0

#define HWIO_MMSS_MDP_VP_0_CURSOR_0_CURRENT_SRC1_ADDR_ADDR                                  (MMSS_MDP_VP_0_CURSOR_0_SSPP_REG_BASE      + 0x000000a8)
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_CURRENT_SRC1_ADDR_RMSK                                  0xffffffff
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_CURRENT_SRC1_ADDR_IN          \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_CURSOR_0_CURRENT_SRC1_ADDR_ADDR, HWIO_MMSS_MDP_VP_0_CURSOR_0_CURRENT_SRC1_ADDR_RMSK)
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_CURRENT_SRC1_ADDR_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_CURSOR_0_CURRENT_SRC1_ADDR_ADDR, m)
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_CURRENT_SRC1_ADDR_ADDR_BMSK                             0xffffffff
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_CURRENT_SRC1_ADDR_ADDR_SHFT                                    0x0

#define HWIO_MMSS_MDP_VP_0_CURSOR_0_CURRENT_SRC2_ADDR_ADDR                                  (MMSS_MDP_VP_0_CURSOR_0_SSPP_REG_BASE      + 0x000000ac)
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_CURRENT_SRC2_ADDR_RMSK                                  0xffffffff
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_CURRENT_SRC2_ADDR_IN          \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_CURSOR_0_CURRENT_SRC2_ADDR_ADDR, HWIO_MMSS_MDP_VP_0_CURSOR_0_CURRENT_SRC2_ADDR_RMSK)
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_CURRENT_SRC2_ADDR_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_CURSOR_0_CURRENT_SRC2_ADDR_ADDR, m)
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_CURRENT_SRC2_ADDR_ADDR_BMSK                             0xffffffff
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_CURRENT_SRC2_ADDR_ADDR_SHFT                                    0x0

#define HWIO_MMSS_MDP_VP_0_CURSOR_0_CURRENT_SRC3_ADDR_ADDR                                  (MMSS_MDP_VP_0_CURSOR_0_SSPP_REG_BASE      + 0x000000b0)
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_CURRENT_SRC3_ADDR_RMSK                                  0xffffffff
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_CURRENT_SRC3_ADDR_IN          \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_CURSOR_0_CURRENT_SRC3_ADDR_ADDR, HWIO_MMSS_MDP_VP_0_CURSOR_0_CURRENT_SRC3_ADDR_RMSK)
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_CURRENT_SRC3_ADDR_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_CURSOR_0_CURRENT_SRC3_ADDR_ADDR, m)
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_CURRENT_SRC3_ADDR_ADDR_BMSK                             0xffffffff
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_CURRENT_SRC3_ADDR_ADDR_SHFT                                    0x0

#define HWIO_MMSS_MDP_VP_0_CURSOR_0_DECIMATION_CONFIG_ADDR                                  (MMSS_MDP_VP_0_CURSOR_0_SSPP_REG_BASE      + 0x000000b4)
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_DECIMATION_CONFIG_RMSK                                       0xf0f
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_DECIMATION_CONFIG_IN          \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_CURSOR_0_DECIMATION_CONFIG_ADDR, HWIO_MMSS_MDP_VP_0_CURSOR_0_DECIMATION_CONFIG_RMSK)
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_DECIMATION_CONFIG_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_CURSOR_0_DECIMATION_CONFIG_ADDR, m)
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_DECIMATION_CONFIG_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_VP_0_CURSOR_0_DECIMATION_CONFIG_ADDR,v)
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_DECIMATION_CONFIG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_VP_0_CURSOR_0_DECIMATION_CONFIG_ADDR,m,v,HWIO_MMSS_MDP_VP_0_CURSOR_0_DECIMATION_CONFIG_IN)
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_DECIMATION_CONFIG_HORZ_S_BMSK                                0xf00
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_DECIMATION_CONFIG_HORZ_S_SHFT                                  0x8
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_DECIMATION_CONFIG_VERT_S_BMSK                                  0xf
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_DECIMATION_CONFIG_VERT_S_SHFT                                  0x0

#define HWIO_MMSS_MDP_VP_0_CURSOR_0_FETCH_SMP_WR_PLANE0_ADDR                                (MMSS_MDP_VP_0_CURSOR_0_SSPP_REG_BASE      + 0x000000d0)
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_FETCH_SMP_WR_PLANE0_RMSK                                0xffffffff
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_FETCH_SMP_WR_PLANE0_IN          \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_CURSOR_0_FETCH_SMP_WR_PLANE0_ADDR, HWIO_MMSS_MDP_VP_0_CURSOR_0_FETCH_SMP_WR_PLANE0_RMSK)
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_FETCH_SMP_WR_PLANE0_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_CURSOR_0_FETCH_SMP_WR_PLANE0_ADDR, m)
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_FETCH_SMP_WR_PLANE0_COUNT_BMSK                          0xffffffff
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_FETCH_SMP_WR_PLANE0_COUNT_SHFT                                 0x0

#define HWIO_MMSS_MDP_VP_0_CURSOR_0_FETCH_SMP_WR_PLANE1_ADDR                                (MMSS_MDP_VP_0_CURSOR_0_SSPP_REG_BASE      + 0x000000d4)
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_FETCH_SMP_WR_PLANE1_RMSK                                0xffffffff
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_FETCH_SMP_WR_PLANE1_IN          \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_CURSOR_0_FETCH_SMP_WR_PLANE1_ADDR, HWIO_MMSS_MDP_VP_0_CURSOR_0_FETCH_SMP_WR_PLANE1_RMSK)
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_FETCH_SMP_WR_PLANE1_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_CURSOR_0_FETCH_SMP_WR_PLANE1_ADDR, m)
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_FETCH_SMP_WR_PLANE1_COUNT_BMSK                          0xffffffff
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_FETCH_SMP_WR_PLANE1_COUNT_SHFT                                 0x0

#define HWIO_MMSS_MDP_VP_0_CURSOR_0_FETCH_SMP_WR_PLANE2_ADDR                                (MMSS_MDP_VP_0_CURSOR_0_SSPP_REG_BASE      + 0x000000d8)
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_FETCH_SMP_WR_PLANE2_RMSK                                0xffffffff
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_FETCH_SMP_WR_PLANE2_IN          \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_CURSOR_0_FETCH_SMP_WR_PLANE2_ADDR, HWIO_MMSS_MDP_VP_0_CURSOR_0_FETCH_SMP_WR_PLANE2_RMSK)
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_FETCH_SMP_WR_PLANE2_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_CURSOR_0_FETCH_SMP_WR_PLANE2_ADDR, m)
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_FETCH_SMP_WR_PLANE2_COUNT_BMSK                          0xffffffff
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_FETCH_SMP_WR_PLANE2_COUNT_SHFT                                 0x0

#define HWIO_MMSS_MDP_VP_0_CURSOR_0_SMP_UNPACK_RD_PLANE0_ADDR                               (MMSS_MDP_VP_0_CURSOR_0_SSPP_REG_BASE      + 0x000000e0)
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_SMP_UNPACK_RD_PLANE0_RMSK                               0xffffffff
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_SMP_UNPACK_RD_PLANE0_IN          \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_CURSOR_0_SMP_UNPACK_RD_PLANE0_ADDR, HWIO_MMSS_MDP_VP_0_CURSOR_0_SMP_UNPACK_RD_PLANE0_RMSK)
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_SMP_UNPACK_RD_PLANE0_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_CURSOR_0_SMP_UNPACK_RD_PLANE0_ADDR, m)
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_SMP_UNPACK_RD_PLANE0_COUNT_BMSK                         0xffffffff
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_SMP_UNPACK_RD_PLANE0_COUNT_SHFT                                0x0

#define HWIO_MMSS_MDP_VP_0_CURSOR_0_SMP_UNPACK_RD_PLANE1_ADDR                               (MMSS_MDP_VP_0_CURSOR_0_SSPP_REG_BASE      + 0x000000e4)
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_SMP_UNPACK_RD_PLANE1_RMSK                               0xffffffff
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_SMP_UNPACK_RD_PLANE1_IN          \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_CURSOR_0_SMP_UNPACK_RD_PLANE1_ADDR, HWIO_MMSS_MDP_VP_0_CURSOR_0_SMP_UNPACK_RD_PLANE1_RMSK)
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_SMP_UNPACK_RD_PLANE1_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_CURSOR_0_SMP_UNPACK_RD_PLANE1_ADDR, m)
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_SMP_UNPACK_RD_PLANE1_COUNT_BMSK                         0xffffffff
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_SMP_UNPACK_RD_PLANE1_COUNT_SHFT                                0x0

#define HWIO_MMSS_MDP_VP_0_CURSOR_0_SMP_UNPACK_RD_PLANE2_ADDR                               (MMSS_MDP_VP_0_CURSOR_0_SSPP_REG_BASE      + 0x000000e8)
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_SMP_UNPACK_RD_PLANE2_RMSK                               0xffffffff
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_SMP_UNPACK_RD_PLANE2_IN          \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_CURSOR_0_SMP_UNPACK_RD_PLANE2_ADDR, HWIO_MMSS_MDP_VP_0_CURSOR_0_SMP_UNPACK_RD_PLANE2_RMSK)
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_SMP_UNPACK_RD_PLANE2_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_CURSOR_0_SMP_UNPACK_RD_PLANE2_ADDR, m)
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_SMP_UNPACK_RD_PLANE2_COUNT_BMSK                         0xffffffff
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_SMP_UNPACK_RD_PLANE2_COUNT_SHFT                                0x0

#define HWIO_MMSS_MDP_VP_0_CURSOR_0_FILL_LEVELS_ADDR                                        (MMSS_MDP_VP_0_CURSOR_0_SSPP_REG_BASE      + 0x000000f0)
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_FILL_LEVELS_RMSK                                           0xf000f
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_FILL_LEVELS_IN          \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_CURSOR_0_FILL_LEVELS_ADDR, HWIO_MMSS_MDP_VP_0_CURSOR_0_FILL_LEVELS_RMSK)
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_FILL_LEVELS_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_CURSOR_0_FILL_LEVELS_ADDR, m)
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_FILL_LEVELS_PLANE1_BMSK                                    0xf0000
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_FILL_LEVELS_PLANE1_SHFT                                       0x10
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_FILL_LEVELS_PLANE0_BMSK                                        0xf
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_FILL_LEVELS_PLANE0_SHFT                                        0x0

#define HWIO_MMSS_MDP_VP_0_CURSOR_0_STATUS_ADDR                                             (MMSS_MDP_VP_0_CURSOR_0_SSPP_REG_BASE      + 0x000000f4)
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_STATUS_RMSK                                                0x10003
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_STATUS_IN          \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_CURSOR_0_STATUS_ADDR, HWIO_MMSS_MDP_VP_0_CURSOR_0_STATUS_RMSK)
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_STATUS_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_CURSOR_0_STATUS_ADDR, m)
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_STATUS_UBWC_IDLE_BMSK                                      0x10000
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_STATUS_UBWC_IDLE_SHFT                                         0x10
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_STATUS_FETCH_IDLE_BMSK                                         0x2
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_STATUS_FETCH_IDLE_SHFT                                         0x1
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_STATUS_UNPACK_IDLE_BMSK                                        0x1
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_STATUS_UNPACK_IDLE_SHFT                                        0x0

#define HWIO_MMSS_MDP_VP_0_CURSOR_0_SW_PIX_EXT_C0_LR_ADDR                                   (MMSS_MDP_VP_0_CURSOR_0_SSPP_REG_BASE      + 0x00000100)
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_SW_PIX_EXT_C0_LR_RMSK                                   0xffffffff
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_SW_PIX_EXT_C0_LR_IN          \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_CURSOR_0_SW_PIX_EXT_C0_LR_ADDR, HWIO_MMSS_MDP_VP_0_CURSOR_0_SW_PIX_EXT_C0_LR_RMSK)
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_SW_PIX_EXT_C0_LR_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_CURSOR_0_SW_PIX_EXT_C0_LR_ADDR, m)
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_SW_PIX_EXT_C0_LR_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_VP_0_CURSOR_0_SW_PIX_EXT_C0_LR_ADDR,v)
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_SW_PIX_EXT_C0_LR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_VP_0_CURSOR_0_SW_PIX_EXT_C0_LR_ADDR,m,v,HWIO_MMSS_MDP_VP_0_CURSOR_0_SW_PIX_EXT_C0_LR_IN)
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_SW_PIX_EXT_C0_LR_RIGHT_OVF_BMSK                         0xff000000
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_SW_PIX_EXT_C0_LR_RIGHT_OVF_SHFT                               0x18
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_SW_PIX_EXT_C0_LR_RIGHT_RPT_BMSK                           0xff0000
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_SW_PIX_EXT_C0_LR_RIGHT_RPT_SHFT                               0x10
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_SW_PIX_EXT_C0_LR_LEFT_OVF_BMSK                              0xff00
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_SW_PIX_EXT_C0_LR_LEFT_OVF_SHFT                                 0x8
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_SW_PIX_EXT_C0_LR_LEFT_RPT_BMSK                                0xff
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_SW_PIX_EXT_C0_LR_LEFT_RPT_SHFT                                 0x0

#define HWIO_MMSS_MDP_VP_0_CURSOR_0_SW_PIX_EXT_C0_TB_ADDR                                   (MMSS_MDP_VP_0_CURSOR_0_SSPP_REG_BASE      + 0x00000104)
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_SW_PIX_EXT_C0_TB_RMSK                                   0xffffffff
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_SW_PIX_EXT_C0_TB_IN          \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_CURSOR_0_SW_PIX_EXT_C0_TB_ADDR, HWIO_MMSS_MDP_VP_0_CURSOR_0_SW_PIX_EXT_C0_TB_RMSK)
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_SW_PIX_EXT_C0_TB_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_CURSOR_0_SW_PIX_EXT_C0_TB_ADDR, m)
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_SW_PIX_EXT_C0_TB_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_VP_0_CURSOR_0_SW_PIX_EXT_C0_TB_ADDR,v)
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_SW_PIX_EXT_C0_TB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_VP_0_CURSOR_0_SW_PIX_EXT_C0_TB_ADDR,m,v,HWIO_MMSS_MDP_VP_0_CURSOR_0_SW_PIX_EXT_C0_TB_IN)
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_SW_PIX_EXT_C0_TB_BOTTOM_OVF_BMSK                        0xff000000
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_SW_PIX_EXT_C0_TB_BOTTOM_OVF_SHFT                              0x18
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_SW_PIX_EXT_C0_TB_BOTTOM_RPT_BMSK                          0xff0000
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_SW_PIX_EXT_C0_TB_BOTTOM_RPT_SHFT                              0x10
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_SW_PIX_EXT_C0_TB_TOP_OVF_BMSK                               0xff00
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_SW_PIX_EXT_C0_TB_TOP_OVF_SHFT                                  0x8
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_SW_PIX_EXT_C0_TB_TOP_RPT_BMSK                                 0xff
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_SW_PIX_EXT_C0_TB_TOP_RPT_SHFT                                  0x0

#define HWIO_MMSS_MDP_VP_0_CURSOR_0_SW_PIX_EXT_C0_REQ_PIXELS_ADDR                           (MMSS_MDP_VP_0_CURSOR_0_SSPP_REG_BASE      + 0x00000108)
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_SW_PIX_EXT_C0_REQ_PIXELS_RMSK                           0xffffffff
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_SW_PIX_EXT_C0_REQ_PIXELS_IN          \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_CURSOR_0_SW_PIX_EXT_C0_REQ_PIXELS_ADDR, HWIO_MMSS_MDP_VP_0_CURSOR_0_SW_PIX_EXT_C0_REQ_PIXELS_RMSK)
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_SW_PIX_EXT_C0_REQ_PIXELS_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_CURSOR_0_SW_PIX_EXT_C0_REQ_PIXELS_ADDR, m)
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_SW_PIX_EXT_C0_REQ_PIXELS_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_VP_0_CURSOR_0_SW_PIX_EXT_C0_REQ_PIXELS_ADDR,v)
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_SW_PIX_EXT_C0_REQ_PIXELS_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_VP_0_CURSOR_0_SW_PIX_EXT_C0_REQ_PIXELS_ADDR,m,v,HWIO_MMSS_MDP_VP_0_CURSOR_0_SW_PIX_EXT_C0_REQ_PIXELS_IN)
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_SW_PIX_EXT_C0_REQ_PIXELS_TOP_BOTTOM_BMSK                0xffff0000
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_SW_PIX_EXT_C0_REQ_PIXELS_TOP_BOTTOM_SHFT                      0x10
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_SW_PIX_EXT_C0_REQ_PIXELS_LEFT_RIGHT_BMSK                    0xffff
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_SW_PIX_EXT_C0_REQ_PIXELS_LEFT_RIGHT_SHFT                       0x0

#define HWIO_MMSS_MDP_VP_0_CURSOR_0_SW_PIX_EXT_C1C2_LR_ADDR                                 (MMSS_MDP_VP_0_CURSOR_0_SSPP_REG_BASE      + 0x00000110)
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_SW_PIX_EXT_C1C2_LR_RMSK                                 0xffffffff
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_SW_PIX_EXT_C1C2_LR_IN          \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_CURSOR_0_SW_PIX_EXT_C1C2_LR_ADDR, HWIO_MMSS_MDP_VP_0_CURSOR_0_SW_PIX_EXT_C1C2_LR_RMSK)
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_SW_PIX_EXT_C1C2_LR_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_CURSOR_0_SW_PIX_EXT_C1C2_LR_ADDR, m)
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_SW_PIX_EXT_C1C2_LR_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_VP_0_CURSOR_0_SW_PIX_EXT_C1C2_LR_ADDR,v)
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_SW_PIX_EXT_C1C2_LR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_VP_0_CURSOR_0_SW_PIX_EXT_C1C2_LR_ADDR,m,v,HWIO_MMSS_MDP_VP_0_CURSOR_0_SW_PIX_EXT_C1C2_LR_IN)
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_SW_PIX_EXT_C1C2_LR_RIGHT_OVF_BMSK                       0xff000000
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_SW_PIX_EXT_C1C2_LR_RIGHT_OVF_SHFT                             0x18
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_SW_PIX_EXT_C1C2_LR_RIGHT_RPT_BMSK                         0xff0000
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_SW_PIX_EXT_C1C2_LR_RIGHT_RPT_SHFT                             0x10
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_SW_PIX_EXT_C1C2_LR_LEFT_OVF_BMSK                            0xff00
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_SW_PIX_EXT_C1C2_LR_LEFT_OVF_SHFT                               0x8
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_SW_PIX_EXT_C1C2_LR_LEFT_RPT_BMSK                              0xff
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_SW_PIX_EXT_C1C2_LR_LEFT_RPT_SHFT                               0x0

#define HWIO_MMSS_MDP_VP_0_CURSOR_0_SW_PIX_EXT_C1C2_TB_ADDR                                 (MMSS_MDP_VP_0_CURSOR_0_SSPP_REG_BASE      + 0x00000114)
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_SW_PIX_EXT_C1C2_TB_RMSK                                 0xffffffff
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_SW_PIX_EXT_C1C2_TB_IN          \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_CURSOR_0_SW_PIX_EXT_C1C2_TB_ADDR, HWIO_MMSS_MDP_VP_0_CURSOR_0_SW_PIX_EXT_C1C2_TB_RMSK)
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_SW_PIX_EXT_C1C2_TB_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_CURSOR_0_SW_PIX_EXT_C1C2_TB_ADDR, m)
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_SW_PIX_EXT_C1C2_TB_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_VP_0_CURSOR_0_SW_PIX_EXT_C1C2_TB_ADDR,v)
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_SW_PIX_EXT_C1C2_TB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_VP_0_CURSOR_0_SW_PIX_EXT_C1C2_TB_ADDR,m,v,HWIO_MMSS_MDP_VP_0_CURSOR_0_SW_PIX_EXT_C1C2_TB_IN)
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_SW_PIX_EXT_C1C2_TB_BOTTOM_OVF_BMSK                      0xff000000
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_SW_PIX_EXT_C1C2_TB_BOTTOM_OVF_SHFT                            0x18
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_SW_PIX_EXT_C1C2_TB_BOTTOM_RPT_BMSK                        0xff0000
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_SW_PIX_EXT_C1C2_TB_BOTTOM_RPT_SHFT                            0x10
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_SW_PIX_EXT_C1C2_TB_TOP_OVF_BMSK                             0xff00
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_SW_PIX_EXT_C1C2_TB_TOP_OVF_SHFT                                0x8
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_SW_PIX_EXT_C1C2_TB_TOP_RPT_BMSK                               0xff
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_SW_PIX_EXT_C1C2_TB_TOP_RPT_SHFT                                0x0

#define HWIO_MMSS_MDP_VP_0_CURSOR_0_SW_PIX_EXT_C1C2_REQ_PIXELS_ADDR                         (MMSS_MDP_VP_0_CURSOR_0_SSPP_REG_BASE      + 0x00000118)
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_SW_PIX_EXT_C1C2_REQ_PIXELS_RMSK                         0xffffffff
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_SW_PIX_EXT_C1C2_REQ_PIXELS_IN          \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_CURSOR_0_SW_PIX_EXT_C1C2_REQ_PIXELS_ADDR, HWIO_MMSS_MDP_VP_0_CURSOR_0_SW_PIX_EXT_C1C2_REQ_PIXELS_RMSK)
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_SW_PIX_EXT_C1C2_REQ_PIXELS_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_CURSOR_0_SW_PIX_EXT_C1C2_REQ_PIXELS_ADDR, m)
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_SW_PIX_EXT_C1C2_REQ_PIXELS_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_VP_0_CURSOR_0_SW_PIX_EXT_C1C2_REQ_PIXELS_ADDR,v)
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_SW_PIX_EXT_C1C2_REQ_PIXELS_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_VP_0_CURSOR_0_SW_PIX_EXT_C1C2_REQ_PIXELS_ADDR,m,v,HWIO_MMSS_MDP_VP_0_CURSOR_0_SW_PIX_EXT_C1C2_REQ_PIXELS_IN)
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_SW_PIX_EXT_C1C2_REQ_PIXELS_TOP_BOTTOM_BMSK              0xffff0000
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_SW_PIX_EXT_C1C2_REQ_PIXELS_TOP_BOTTOM_SHFT                    0x10
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_SW_PIX_EXT_C1C2_REQ_PIXELS_LEFT_RIGHT_BMSK                  0xffff
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_SW_PIX_EXT_C1C2_REQ_PIXELS_LEFT_RIGHT_SHFT                     0x0

#define HWIO_MMSS_MDP_VP_0_CURSOR_0_SW_PIX_EXT_C3_LR_ADDR                                   (MMSS_MDP_VP_0_CURSOR_0_SSPP_REG_BASE      + 0x00000120)
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_SW_PIX_EXT_C3_LR_RMSK                                   0xffffffff
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_SW_PIX_EXT_C3_LR_IN          \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_CURSOR_0_SW_PIX_EXT_C3_LR_ADDR, HWIO_MMSS_MDP_VP_0_CURSOR_0_SW_PIX_EXT_C3_LR_RMSK)
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_SW_PIX_EXT_C3_LR_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_CURSOR_0_SW_PIX_EXT_C3_LR_ADDR, m)
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_SW_PIX_EXT_C3_LR_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_VP_0_CURSOR_0_SW_PIX_EXT_C3_LR_ADDR,v)
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_SW_PIX_EXT_C3_LR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_VP_0_CURSOR_0_SW_PIX_EXT_C3_LR_ADDR,m,v,HWIO_MMSS_MDP_VP_0_CURSOR_0_SW_PIX_EXT_C3_LR_IN)
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_SW_PIX_EXT_C3_LR_RIGHT_OVF_BMSK                         0xff000000
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_SW_PIX_EXT_C3_LR_RIGHT_OVF_SHFT                               0x18
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_SW_PIX_EXT_C3_LR_RIGHT_RPT_BMSK                           0xff0000
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_SW_PIX_EXT_C3_LR_RIGHT_RPT_SHFT                               0x10
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_SW_PIX_EXT_C3_LR_LEFT_OVF_BMSK                              0xff00
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_SW_PIX_EXT_C3_LR_LEFT_OVF_SHFT                                 0x8
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_SW_PIX_EXT_C3_LR_LEFT_RPT_BMSK                                0xff
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_SW_PIX_EXT_C3_LR_LEFT_RPT_SHFT                                 0x0

#define HWIO_MMSS_MDP_VP_0_CURSOR_0_SW_PIX_EXT_C3_TB_ADDR                                   (MMSS_MDP_VP_0_CURSOR_0_SSPP_REG_BASE      + 0x00000124)
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_SW_PIX_EXT_C3_TB_RMSK                                   0xffffffff
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_SW_PIX_EXT_C3_TB_IN          \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_CURSOR_0_SW_PIX_EXT_C3_TB_ADDR, HWIO_MMSS_MDP_VP_0_CURSOR_0_SW_PIX_EXT_C3_TB_RMSK)
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_SW_PIX_EXT_C3_TB_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_CURSOR_0_SW_PIX_EXT_C3_TB_ADDR, m)
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_SW_PIX_EXT_C3_TB_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_VP_0_CURSOR_0_SW_PIX_EXT_C3_TB_ADDR,v)
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_SW_PIX_EXT_C3_TB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_VP_0_CURSOR_0_SW_PIX_EXT_C3_TB_ADDR,m,v,HWIO_MMSS_MDP_VP_0_CURSOR_0_SW_PIX_EXT_C3_TB_IN)
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_SW_PIX_EXT_C3_TB_BOTTOM_OVF_BMSK                        0xff000000
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_SW_PIX_EXT_C3_TB_BOTTOM_OVF_SHFT                              0x18
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_SW_PIX_EXT_C3_TB_BOTTOM_RPT_BMSK                          0xff0000
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_SW_PIX_EXT_C3_TB_BOTTOM_RPT_SHFT                              0x10
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_SW_PIX_EXT_C3_TB_TOP_OVF_BMSK                               0xff00
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_SW_PIX_EXT_C3_TB_TOP_OVF_SHFT                                  0x8
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_SW_PIX_EXT_C3_TB_TOP_RPT_BMSK                                 0xff
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_SW_PIX_EXT_C3_TB_TOP_RPT_SHFT                                  0x0

#define HWIO_MMSS_MDP_VP_0_CURSOR_0_SW_PIX_EXT_C3_REQ_PIXELS_ADDR                           (MMSS_MDP_VP_0_CURSOR_0_SSPP_REG_BASE      + 0x00000128)
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_SW_PIX_EXT_C3_REQ_PIXELS_RMSK                           0xffffffff
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_SW_PIX_EXT_C3_REQ_PIXELS_IN          \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_CURSOR_0_SW_PIX_EXT_C3_REQ_PIXELS_ADDR, HWIO_MMSS_MDP_VP_0_CURSOR_0_SW_PIX_EXT_C3_REQ_PIXELS_RMSK)
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_SW_PIX_EXT_C3_REQ_PIXELS_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_CURSOR_0_SW_PIX_EXT_C3_REQ_PIXELS_ADDR, m)
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_SW_PIX_EXT_C3_REQ_PIXELS_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_VP_0_CURSOR_0_SW_PIX_EXT_C3_REQ_PIXELS_ADDR,v)
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_SW_PIX_EXT_C3_REQ_PIXELS_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_VP_0_CURSOR_0_SW_PIX_EXT_C3_REQ_PIXELS_ADDR,m,v,HWIO_MMSS_MDP_VP_0_CURSOR_0_SW_PIX_EXT_C3_REQ_PIXELS_IN)
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_SW_PIX_EXT_C3_REQ_PIXELS_TOP_BOTTOM_BMSK                0xffff0000
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_SW_PIX_EXT_C3_REQ_PIXELS_TOP_BOTTOM_SHFT                      0x10
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_SW_PIX_EXT_C3_REQ_PIXELS_LEFT_RIGHT_BMSK                    0xffff
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_SW_PIX_EXT_C3_REQ_PIXELS_LEFT_RIGHT_SHFT                       0x0

#define HWIO_MMSS_MDP_VP_0_CURSOR_0_TRAFFIC_SHAPER_ADDR                                     (MMSS_MDP_VP_0_CURSOR_0_SSPP_REG_BASE      + 0x00000130)
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_TRAFFIC_SHAPER_RMSK                                     0x880000ff
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_TRAFFIC_SHAPER_IN          \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_CURSOR_0_TRAFFIC_SHAPER_ADDR, HWIO_MMSS_MDP_VP_0_CURSOR_0_TRAFFIC_SHAPER_RMSK)
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_TRAFFIC_SHAPER_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_CURSOR_0_TRAFFIC_SHAPER_ADDR, m)
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_TRAFFIC_SHAPER_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_VP_0_CURSOR_0_TRAFFIC_SHAPER_ADDR,v)
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_TRAFFIC_SHAPER_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_VP_0_CURSOR_0_TRAFFIC_SHAPER_ADDR,m,v,HWIO_MMSS_MDP_VP_0_CURSOR_0_TRAFFIC_SHAPER_IN)
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_TRAFFIC_SHAPER_EN_BMSK                                  0x80000000
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_TRAFFIC_SHAPER_EN_SHFT                                        0x1f
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_TRAFFIC_SHAPER_PREFILL_MODE_BMSK                         0x8000000
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_TRAFFIC_SHAPER_PREFILL_MODE_SHFT                              0x1b
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_TRAFFIC_SHAPER_BYTES_PER_CLOCK_BMSK                           0xff
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_TRAFFIC_SHAPER_BYTES_PER_CLOCK_SHFT                            0x0

#define HWIO_MMSS_MDP_VP_0_CURSOR_0_CDP_CNTL_ADDR                                           (MMSS_MDP_VP_0_CURSOR_0_SSPP_REG_BASE      + 0x00000134)
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_CDP_CNTL_RMSK                                                  0xf
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_CDP_CNTL_IN          \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_CURSOR_0_CDP_CNTL_ADDR, HWIO_MMSS_MDP_VP_0_CURSOR_0_CDP_CNTL_RMSK)
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_CDP_CNTL_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_CURSOR_0_CDP_CNTL_ADDR, m)
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_CDP_CNTL_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_VP_0_CURSOR_0_CDP_CNTL_ADDR,v)
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_CDP_CNTL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_VP_0_CURSOR_0_CDP_CNTL_ADDR,m,v,HWIO_MMSS_MDP_VP_0_CURSOR_0_CDP_CNTL_IN)
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_CDP_CNTL_PRELOAD_ADDR_AHEAD_CNT_BMSK                           0x8
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_CDP_CNTL_PRELOAD_ADDR_AHEAD_CNT_SHFT                           0x3
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_CDP_CNTL_TILE_MODE_AMORTIZE_EN_BMSK                            0x4
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_CDP_CNTL_TILE_MODE_AMORTIZE_EN_SHFT                            0x2
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_CDP_CNTL_UBWC_META_CDP_EN_BMSK                                 0x2
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_CDP_CNTL_UBWC_META_CDP_EN_SHFT                                 0x1
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_CDP_CNTL_CDP_EN_BMSK                                           0x1
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_CDP_CNTL_CDP_EN_SHFT                                           0x0

#define HWIO_MMSS_MDP_VP_0_CURSOR_0_UBWC_ERROR_STATUS_ADDR                                  (MMSS_MDP_VP_0_CURSOR_0_SSPP_REG_BASE      + 0x00000138)
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_UBWC_ERROR_STATUS_RMSK                                  0x80ff00ff
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_UBWC_ERROR_STATUS_IN          \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_CURSOR_0_UBWC_ERROR_STATUS_ADDR, HWIO_MMSS_MDP_VP_0_CURSOR_0_UBWC_ERROR_STATUS_RMSK)
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_UBWC_ERROR_STATUS_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_CURSOR_0_UBWC_ERROR_STATUS_ADDR, m)
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_UBWC_ERROR_STATUS_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_VP_0_CURSOR_0_UBWC_ERROR_STATUS_ADDR,v)
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_UBWC_ERROR_STATUS_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_VP_0_CURSOR_0_UBWC_ERROR_STATUS_ADDR,m,v,HWIO_MMSS_MDP_VP_0_CURSOR_0_UBWC_ERROR_STATUS_IN)
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_UBWC_ERROR_STATUS_CODE_CLEAR_BMSK                       0x80000000
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_UBWC_ERROR_STATUS_CODE_CLEAR_SHFT                             0x1f
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_UBWC_ERROR_STATUS_ERROR_COUNT_BMSK                        0xff0000
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_UBWC_ERROR_STATUS_ERROR_COUNT_SHFT                            0x10
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_UBWC_ERROR_STATUS_CODE_BMSK                                   0xff
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_UBWC_ERROR_STATUS_CODE_SHFT                                    0x0

#define HWIO_MMSS_MDP_VP_0_CURSOR_0_SW_CROP_W_C0C3_ADDR                                     (MMSS_MDP_VP_0_CURSOR_0_SSPP_REG_BASE      + 0x00000140)
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_SW_CROP_W_C0C3_RMSK                                     0xffffffff
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_SW_CROP_W_C0C3_IN          \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_CURSOR_0_SW_CROP_W_C0C3_ADDR, HWIO_MMSS_MDP_VP_0_CURSOR_0_SW_CROP_W_C0C3_RMSK)
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_SW_CROP_W_C0C3_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_CURSOR_0_SW_CROP_W_C0C3_ADDR, m)
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_SW_CROP_W_C0C3_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_VP_0_CURSOR_0_SW_CROP_W_C0C3_ADDR,v)
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_SW_CROP_W_C0C3_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_VP_0_CURSOR_0_SW_CROP_W_C0C3_ADDR,m,v,HWIO_MMSS_MDP_VP_0_CURSOR_0_SW_CROP_W_C0C3_IN)
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_SW_CROP_W_C0C3_START_X_BMSK                             0xffff0000
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_SW_CROP_W_C0C3_START_X_SHFT                                   0x10
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_SW_CROP_W_C0C3_CROP_WIDTH_BMSK                              0xffff
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_SW_CROP_W_C0C3_CROP_WIDTH_SHFT                                 0x0

#define HWIO_MMSS_MDP_VP_0_CURSOR_0_SW_CROP_W_C1C2_ADDR                                     (MMSS_MDP_VP_0_CURSOR_0_SSPP_REG_BASE      + 0x00000144)
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_SW_CROP_W_C1C2_RMSK                                     0xffffffff
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_SW_CROP_W_C1C2_IN          \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_CURSOR_0_SW_CROP_W_C1C2_ADDR, HWIO_MMSS_MDP_VP_0_CURSOR_0_SW_CROP_W_C1C2_RMSK)
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_SW_CROP_W_C1C2_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_CURSOR_0_SW_CROP_W_C1C2_ADDR, m)
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_SW_CROP_W_C1C2_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_VP_0_CURSOR_0_SW_CROP_W_C1C2_ADDR,v)
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_SW_CROP_W_C1C2_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_VP_0_CURSOR_0_SW_CROP_W_C1C2_ADDR,m,v,HWIO_MMSS_MDP_VP_0_CURSOR_0_SW_CROP_W_C1C2_IN)
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_SW_CROP_W_C1C2_START_X_BMSK                             0xffff0000
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_SW_CROP_W_C1C2_START_X_SHFT                                   0x10
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_SW_CROP_W_C1C2_CROP_WIDTH_BMSK                              0xffff
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_SW_CROP_W_C1C2_CROP_WIDTH_SHFT                                 0x0

#define HWIO_MMSS_MDP_VP_0_CURSOR_0_SW_CROP_H_C0C3_ADDR                                     (MMSS_MDP_VP_0_CURSOR_0_SSPP_REG_BASE      + 0x00000148)
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_SW_CROP_H_C0C3_RMSK                                     0xffff0000
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_SW_CROP_H_C0C3_IN          \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_CURSOR_0_SW_CROP_H_C0C3_ADDR, HWIO_MMSS_MDP_VP_0_CURSOR_0_SW_CROP_H_C0C3_RMSK)
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_SW_CROP_H_C0C3_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_CURSOR_0_SW_CROP_H_C0C3_ADDR, m)
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_SW_CROP_H_C0C3_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_VP_0_CURSOR_0_SW_CROP_H_C0C3_ADDR,v)
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_SW_CROP_H_C0C3_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_VP_0_CURSOR_0_SW_CROP_H_C0C3_ADDR,m,v,HWIO_MMSS_MDP_VP_0_CURSOR_0_SW_CROP_H_C0C3_IN)
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_SW_CROP_H_C0C3_START_Y_BMSK                             0xffff0000
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_SW_CROP_H_C0C3_START_Y_SHFT                                   0x10

#define HWIO_MMSS_MDP_VP_0_CURSOR_0_SW_CROP_H_C1C2_ADDR                                     (MMSS_MDP_VP_0_CURSOR_0_SSPP_REG_BASE      + 0x0000014c)
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_SW_CROP_H_C1C2_RMSK                                     0xffff0000
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_SW_CROP_H_C1C2_IN          \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_CURSOR_0_SW_CROP_H_C1C2_ADDR, HWIO_MMSS_MDP_VP_0_CURSOR_0_SW_CROP_H_C1C2_RMSK)
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_SW_CROP_H_C1C2_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_CURSOR_0_SW_CROP_H_C1C2_ADDR, m)
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_SW_CROP_H_C1C2_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_VP_0_CURSOR_0_SW_CROP_H_C1C2_ADDR,v)
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_SW_CROP_H_C1C2_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_VP_0_CURSOR_0_SW_CROP_H_C1C2_ADDR,m,v,HWIO_MMSS_MDP_VP_0_CURSOR_0_SW_CROP_H_C1C2_IN)
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_SW_CROP_H_C1C2_START_Y_BMSK                             0xffff0000
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_SW_CROP_H_C1C2_START_Y_SHFT                                   0x10

#define HWIO_MMSS_MDP_VP_0_CURSOR_0_TRAFFIC_SHAPER_PREFILL_ADDR                             (MMSS_MDP_VP_0_CURSOR_0_SSPP_REG_BASE      + 0x00000150)
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_TRAFFIC_SHAPER_PREFILL_RMSK                             0xffffffff
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_TRAFFIC_SHAPER_PREFILL_IN          \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_CURSOR_0_TRAFFIC_SHAPER_PREFILL_ADDR, HWIO_MMSS_MDP_VP_0_CURSOR_0_TRAFFIC_SHAPER_PREFILL_RMSK)
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_TRAFFIC_SHAPER_PREFILL_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_CURSOR_0_TRAFFIC_SHAPER_PREFILL_ADDR, m)
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_TRAFFIC_SHAPER_PREFILL_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_VP_0_CURSOR_0_TRAFFIC_SHAPER_PREFILL_ADDR,v)
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_TRAFFIC_SHAPER_PREFILL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_VP_0_CURSOR_0_TRAFFIC_SHAPER_PREFILL_ADDR,m,v,HWIO_MMSS_MDP_VP_0_CURSOR_0_TRAFFIC_SHAPER_PREFILL_IN)
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_TRAFFIC_SHAPER_PREFILL_COUNT_BMSK                       0xffffffff
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_TRAFFIC_SHAPER_PREFILL_COUNT_SHFT                              0x0

#define HWIO_MMSS_MDP_VP_0_CURSOR_0_OUT_SIZE_REC1_ADDR                                      (MMSS_MDP_VP_0_CURSOR_0_SSPP_REG_BASE      + 0x00000160)
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_OUT_SIZE_REC1_RMSK                                      0xffffffff
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_OUT_SIZE_REC1_IN          \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_CURSOR_0_OUT_SIZE_REC1_ADDR, HWIO_MMSS_MDP_VP_0_CURSOR_0_OUT_SIZE_REC1_RMSK)
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_OUT_SIZE_REC1_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_CURSOR_0_OUT_SIZE_REC1_ADDR, m)
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_OUT_SIZE_REC1_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_VP_0_CURSOR_0_OUT_SIZE_REC1_ADDR,v)
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_OUT_SIZE_REC1_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_VP_0_CURSOR_0_OUT_SIZE_REC1_ADDR,m,v,HWIO_MMSS_MDP_VP_0_CURSOR_0_OUT_SIZE_REC1_IN)
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_OUT_SIZE_REC1_REC1_DST_H_BMSK                           0xffff0000
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_OUT_SIZE_REC1_REC1_DST_H_SHFT                                 0x10
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_OUT_SIZE_REC1_REC1_DST_W_BMSK                               0xffff
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_OUT_SIZE_REC1_REC1_DST_W_SHFT                                  0x0

#define HWIO_MMSS_MDP_VP_0_CURSOR_0_OUT_XY_REC1_ADDR                                        (MMSS_MDP_VP_0_CURSOR_0_SSPP_REG_BASE      + 0x00000164)
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_OUT_XY_REC1_RMSK                                        0xffffffff
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_OUT_XY_REC1_IN          \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_CURSOR_0_OUT_XY_REC1_ADDR, HWIO_MMSS_MDP_VP_0_CURSOR_0_OUT_XY_REC1_RMSK)
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_OUT_XY_REC1_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_CURSOR_0_OUT_XY_REC1_ADDR, m)
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_OUT_XY_REC1_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_VP_0_CURSOR_0_OUT_XY_REC1_ADDR,v)
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_OUT_XY_REC1_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_VP_0_CURSOR_0_OUT_XY_REC1_ADDR,m,v,HWIO_MMSS_MDP_VP_0_CURSOR_0_OUT_XY_REC1_IN)
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_OUT_XY_REC1_REC1_DST_Y_BMSK                             0xffff0000
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_OUT_XY_REC1_REC1_DST_Y_SHFT                                   0x10
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_OUT_XY_REC1_REC1_DST_X_BMSK                                 0xffff
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_OUT_XY_REC1_REC1_DST_X_SHFT                                    0x0

#define HWIO_MMSS_MDP_VP_0_CURSOR_0_SRC_XY_REC1_ADDR                                        (MMSS_MDP_VP_0_CURSOR_0_SSPP_REG_BASE      + 0x00000168)
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_SRC_XY_REC1_RMSK                                        0xffffffff
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_SRC_XY_REC1_IN          \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_CURSOR_0_SRC_XY_REC1_ADDR, HWIO_MMSS_MDP_VP_0_CURSOR_0_SRC_XY_REC1_RMSK)
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_SRC_XY_REC1_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_CURSOR_0_SRC_XY_REC1_ADDR, m)
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_SRC_XY_REC1_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_VP_0_CURSOR_0_SRC_XY_REC1_ADDR,v)
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_SRC_XY_REC1_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_VP_0_CURSOR_0_SRC_XY_REC1_ADDR,m,v,HWIO_MMSS_MDP_VP_0_CURSOR_0_SRC_XY_REC1_IN)
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_SRC_XY_REC1_REC1_SRC_Y_BMSK                             0xffff0000
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_SRC_XY_REC1_REC1_SRC_Y_SHFT                                   0x10
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_SRC_XY_REC1_REC1_SRC_X_BMSK                                 0xffff
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_SRC_XY_REC1_REC1_SRC_X_SHFT                                    0x0

#define HWIO_MMSS_MDP_VP_0_CURSOR_0_SRC_SIZE_REC1_ADDR                                      (MMSS_MDP_VP_0_CURSOR_0_SSPP_REG_BASE      + 0x0000016c)
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_SRC_SIZE_REC1_RMSK                                      0xffffffff
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_SRC_SIZE_REC1_IN          \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_CURSOR_0_SRC_SIZE_REC1_ADDR, HWIO_MMSS_MDP_VP_0_CURSOR_0_SRC_SIZE_REC1_RMSK)
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_SRC_SIZE_REC1_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_CURSOR_0_SRC_SIZE_REC1_ADDR, m)
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_SRC_SIZE_REC1_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_VP_0_CURSOR_0_SRC_SIZE_REC1_ADDR,v)
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_SRC_SIZE_REC1_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_VP_0_CURSOR_0_SRC_SIZE_REC1_ADDR,m,v,HWIO_MMSS_MDP_VP_0_CURSOR_0_SRC_SIZE_REC1_IN)
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_SRC_SIZE_REC1_REC1_ROI_H_BMSK                           0xffff0000
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_SRC_SIZE_REC1_REC1_ROI_H_SHFT                                 0x10
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_SRC_SIZE_REC1_REC1_ROI_W_BMSK                               0xffff
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_SRC_SIZE_REC1_REC1_ROI_W_SHFT                                  0x0

#define HWIO_MMSS_MDP_VP_0_CURSOR_0_MULTI_REC_OP_MODE_ADDR                                  (MMSS_MDP_VP_0_CURSOR_0_SSPP_REG_BASE      + 0x00000170)
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_MULTI_REC_OP_MODE_RMSK                                         0x7
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_MULTI_REC_OP_MODE_IN          \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_CURSOR_0_MULTI_REC_OP_MODE_ADDR, HWIO_MMSS_MDP_VP_0_CURSOR_0_MULTI_REC_OP_MODE_RMSK)
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_MULTI_REC_OP_MODE_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_CURSOR_0_MULTI_REC_OP_MODE_ADDR, m)
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_MULTI_REC_OP_MODE_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_VP_0_CURSOR_0_MULTI_REC_OP_MODE_ADDR,v)
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_MULTI_REC_OP_MODE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_VP_0_CURSOR_0_MULTI_REC_OP_MODE_ADDR,m,v,HWIO_MMSS_MDP_VP_0_CURSOR_0_MULTI_REC_OP_MODE_IN)
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_MULTI_REC_OP_MODE_MULTI_REC_MODE_BMSK                          0x4
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_MULTI_REC_OP_MODE_MULTI_REC_MODE_SHFT                          0x2
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_MULTI_REC_OP_MODE_MULTI_REC_ENABLE_BMSK                        0x3
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_MULTI_REC_OP_MODE_MULTI_REC_ENABLE_SHFT                        0x0

#define HWIO_MMSS_MDP_VP_0_CURSOR_0_SRC_FORMAT_REC1_ADDR                                    (MMSS_MDP_VP_0_CURSOR_0_SSPP_REG_BASE      + 0x00000174)
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_SRC_FORMAT_REC1_RMSK                                    0xfffeffff
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_SRC_FORMAT_REC1_IN          \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_CURSOR_0_SRC_FORMAT_REC1_ADDR, HWIO_MMSS_MDP_VP_0_CURSOR_0_SRC_FORMAT_REC1_RMSK)
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_SRC_FORMAT_REC1_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_CURSOR_0_SRC_FORMAT_REC1_ADDR, m)
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_SRC_FORMAT_REC1_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_VP_0_CURSOR_0_SRC_FORMAT_REC1_ADDR,v)
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_SRC_FORMAT_REC1_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_VP_0_CURSOR_0_SRC_FORMAT_REC1_ADDR,m,v,HWIO_MMSS_MDP_VP_0_CURSOR_0_SRC_FORMAT_REC1_IN)
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_SRC_FORMAT_REC1_REC1_FRAME_FORMAT_BMSK                  0xc0000000
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_SRC_FORMAT_REC1_REC1_FRAME_FORMAT_SHFT                        0x1e
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_SRC_FORMAT_REC1_REC1_EXTEND_PIXEL_FORMAT_BMSK           0x3c000000
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_SRC_FORMAT_REC1_REC1_EXTEND_PIXEL_FORMAT_SHFT                 0x1a
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_SRC_FORMAT_REC1_REC1_SRC_CHROMA_SAMP_BMSK                0x3800000
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_SRC_FORMAT_REC1_REC1_SRC_CHROMA_SAMP_SHFT                     0x17
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_SRC_FORMAT_REC1_REC1_SOLID_FILL_BMSK                      0x400000
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_SRC_FORMAT_REC1_REC1_SOLID_FILL_SHFT                          0x16
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_SRC_FORMAT_REC1_REC1_VC1_REDUCE_BMSK                      0x200000
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_SRC_FORMAT_REC1_REC1_VC1_REDUCE_SHFT                          0x15
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_SRC_FORMAT_REC1_REC1_FETCH_PLANES_BMSK                    0x180000
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_SRC_FORMAT_REC1_REC1_FETCH_PLANES_SHFT                        0x13
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_SRC_FORMAT_REC1_REC1_UNPACK_ALIGN_BMSK                     0x40000
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_SRC_FORMAT_REC1_REC1_UNPACK_ALIGN_SHFT                        0x12
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_SRC_FORMAT_REC1_REC1_UNPACK_TIGHT_BMSK                     0x20000
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_SRC_FORMAT_REC1_REC1_UNPACK_TIGHT_SHFT                        0x11
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_SRC_FORMAT_REC1_REC1_SRC_COLOR_SPACE_BMSK                   0x8000
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_SRC_FORMAT_REC1_REC1_SRC_COLOR_SPACE_SHFT                      0xf
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_SRC_FORMAT_REC1_REC1_UNPACK_DX_FORMAT_BMSK                  0x4000
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_SRC_FORMAT_REC1_REC1_UNPACK_DX_FORMAT_SHFT                     0xe
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_SRC_FORMAT_REC1_REC1_UNPACK_COUNT_BMSK                      0x3000
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_SRC_FORMAT_REC1_REC1_UNPACK_COUNT_SHFT                         0xc
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_SRC_FORMAT_REC1_REC1_ROT90_BMSK                              0x800
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_SRC_FORMAT_REC1_REC1_ROT90_SHFT                                0xb
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_SRC_FORMAT_REC1_REC1_SRC_BPP_BMSK                            0x600
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_SRC_FORMAT_REC1_REC1_SRC_BPP_SHFT                              0x9
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_SRC_FORMAT_REC1_REC1_SRCC3_EN_BMSK                           0x100
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_SRC_FORMAT_REC1_REC1_SRCC3_EN_SHFT                             0x8
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_SRC_FORMAT_REC1_REC1_SRCC3_BMSK                               0xc0
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_SRC_FORMAT_REC1_REC1_SRCC3_SHFT                                0x6
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_SRC_FORMAT_REC1_REC1_SRCC2_BMSK                               0x30
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_SRC_FORMAT_REC1_REC1_SRCC2_SHFT                                0x4
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_SRC_FORMAT_REC1_REC1_SRCC1_BMSK                                0xc
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_SRC_FORMAT_REC1_REC1_SRCC1_SHFT                                0x2
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_SRC_FORMAT_REC1_REC1_SRCC0_BMSK                                0x3
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_SRC_FORMAT_REC1_REC1_SRCC0_SHFT                                0x0

#define HWIO_MMSS_MDP_VP_0_CURSOR_0_SRC_UNPACK_PATTERN_REC1_ADDR                            (MMSS_MDP_VP_0_CURSOR_0_SSPP_REG_BASE      + 0x00000178)
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_SRC_UNPACK_PATTERN_REC1_RMSK                             0x3030303
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_SRC_UNPACK_PATTERN_REC1_IN          \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_CURSOR_0_SRC_UNPACK_PATTERN_REC1_ADDR, HWIO_MMSS_MDP_VP_0_CURSOR_0_SRC_UNPACK_PATTERN_REC1_RMSK)
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_SRC_UNPACK_PATTERN_REC1_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_CURSOR_0_SRC_UNPACK_PATTERN_REC1_ADDR, m)
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_SRC_UNPACK_PATTERN_REC1_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_VP_0_CURSOR_0_SRC_UNPACK_PATTERN_REC1_ADDR,v)
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_SRC_UNPACK_PATTERN_REC1_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_VP_0_CURSOR_0_SRC_UNPACK_PATTERN_REC1_ADDR,m,v,HWIO_MMSS_MDP_VP_0_CURSOR_0_SRC_UNPACK_PATTERN_REC1_IN)
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_SRC_UNPACK_PATTERN_REC1_REC1_ELEMENT3_BMSK               0x3000000
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_SRC_UNPACK_PATTERN_REC1_REC1_ELEMENT3_SHFT                    0x18
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_SRC_UNPACK_PATTERN_REC1_REC1_ELEMENT2_BMSK                 0x30000
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_SRC_UNPACK_PATTERN_REC1_REC1_ELEMENT2_SHFT                    0x10
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_SRC_UNPACK_PATTERN_REC1_REC1_ELEMENT1_BMSK                   0x300
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_SRC_UNPACK_PATTERN_REC1_REC1_ELEMENT1_SHFT                     0x8
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_SRC_UNPACK_PATTERN_REC1_REC1_ELEMENT0_BMSK                     0x3
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_SRC_UNPACK_PATTERN_REC1_REC1_ELEMENT0_SHFT                     0x0

#define HWIO_MMSS_MDP_VP_0_CURSOR_0_SRC_OP_MODE_REC1_ADDR                                   (MMSS_MDP_VP_0_CURSOR_0_SSPP_REG_BASE      + 0x0000017c)
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_SRC_OP_MODE_REC1_RMSK                                   0xc0c76007
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_SRC_OP_MODE_REC1_IN          \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_CURSOR_0_SRC_OP_MODE_REC1_ADDR, HWIO_MMSS_MDP_VP_0_CURSOR_0_SRC_OP_MODE_REC1_RMSK)
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_SRC_OP_MODE_REC1_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_CURSOR_0_SRC_OP_MODE_REC1_ADDR, m)
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_SRC_OP_MODE_REC1_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_VP_0_CURSOR_0_SRC_OP_MODE_REC1_ADDR,v)
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_SRC_OP_MODE_REC1_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_VP_0_CURSOR_0_SRC_OP_MODE_REC1_ADDR,m,v,HWIO_MMSS_MDP_VP_0_CURSOR_0_SRC_OP_MODE_REC1_IN)
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_SRC_OP_MODE_REC1_REC1_SW_PIX_EXT_OVERRIDE_BMSK          0x80000000
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_SRC_OP_MODE_REC1_REC1_SW_PIX_EXT_OVERRIDE_SHFT                0x1f
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_SRC_OP_MODE_REC1_REC1_SW_CROP_OVERRIDE_BMSK             0x40000000
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_SRC_OP_MODE_REC1_REC1_SW_CROP_OVERRIDE_SHFT                   0x1e
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_SRC_OP_MODE_REC1_REC1_INTERLACE_FETCH_BMSK                0xc00000
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_SRC_OP_MODE_REC1_REC1_INTERLACE_FETCH_SHFT                    0x16
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_SRC_OP_MODE_REC1_REC1_IGC_LUT_SEL_BMSK                     0x60000
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_SRC_OP_MODE_REC1_REC1_IGC_LUT_SEL_SHFT                        0x11
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_SRC_OP_MODE_REC1_REC1_IGC_LUT_EN_BMSK                      0x10000
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_SRC_OP_MODE_REC1_REC1_IGC_LUT_EN_SHFT                         0x10
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_SRC_OP_MODE_REC1_REC1_FLIP_MODE_BMSK                        0x6000
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_SRC_OP_MODE_REC1_REC1_FLIP_MODE_SHFT                           0xd
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_SRC_OP_MODE_REC1_REC1_BWC_DEC_QP_BMSK                          0x6
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_SRC_OP_MODE_REC1_REC1_BWC_DEC_QP_SHFT                          0x1
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_SRC_OP_MODE_REC1_REC1_BWC_DEC_EN_BMSK                          0x1
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_SRC_OP_MODE_REC1_REC1_BWC_DEC_EN_SHFT                          0x0

#define HWIO_MMSS_MDP_VP_0_CURSOR_0_SRC_CONSTANT_COLOR_REC1_ADDR                            (MMSS_MDP_VP_0_CURSOR_0_SSPP_REG_BASE      + 0x00000180)
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_SRC_CONSTANT_COLOR_REC1_RMSK                            0xffffffff
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_SRC_CONSTANT_COLOR_REC1_IN          \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_CURSOR_0_SRC_CONSTANT_COLOR_REC1_ADDR, HWIO_MMSS_MDP_VP_0_CURSOR_0_SRC_CONSTANT_COLOR_REC1_RMSK)
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_SRC_CONSTANT_COLOR_REC1_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_CURSOR_0_SRC_CONSTANT_COLOR_REC1_ADDR, m)
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_SRC_CONSTANT_COLOR_REC1_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_VP_0_CURSOR_0_SRC_CONSTANT_COLOR_REC1_ADDR,v)
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_SRC_CONSTANT_COLOR_REC1_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_VP_0_CURSOR_0_SRC_CONSTANT_COLOR_REC1_ADDR,m,v,HWIO_MMSS_MDP_VP_0_CURSOR_0_SRC_CONSTANT_COLOR_REC1_IN)
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_SRC_CONSTANT_COLOR_REC1_REC1_COLOR3_BMSK                0xff000000
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_SRC_CONSTANT_COLOR_REC1_REC1_COLOR3_SHFT                      0x18
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_SRC_CONSTANT_COLOR_REC1_REC1_COLOR2_BMSK                  0xff0000
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_SRC_CONSTANT_COLOR_REC1_REC1_COLOR2_SHFT                      0x10
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_SRC_CONSTANT_COLOR_REC1_REC1_COLOR1_BMSK                    0xff00
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_SRC_CONSTANT_COLOR_REC1_REC1_COLOR1_SHFT                       0x8
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_SRC_CONSTANT_COLOR_REC1_REC1_COLOR0_BMSK                      0xff
#define HWIO_MMSS_MDP_VP_0_CURSOR_0_SRC_CONSTANT_COLOR_REC1_REC1_COLOR0_SHFT                       0x0

/*----------------------------------------------------------------------------
 * MODULE: MMSS_MDP_VP_0_LAYER_0
 *--------------------------------------------------------------------------*/

#define HWIO_MMSS_MDP_VP_0_LAYER_0_OP_MODE_ADDR                                                (MMSS_MDP_VP_0_LAYER_0_REG_BASE      + 0x00000000)
#define HWIO_MMSS_MDP_VP_0_LAYER_0_OP_MODE_RMSK                                                0xc00000fe
#define HWIO_MMSS_MDP_VP_0_LAYER_0_OP_MODE_IN          \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_LAYER_0_OP_MODE_ADDR, HWIO_MMSS_MDP_VP_0_LAYER_0_OP_MODE_RMSK)
#define HWIO_MMSS_MDP_VP_0_LAYER_0_OP_MODE_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_LAYER_0_OP_MODE_ADDR, m)
#define HWIO_MMSS_MDP_VP_0_LAYER_0_OP_MODE_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_VP_0_LAYER_0_OP_MODE_ADDR,v)
#define HWIO_MMSS_MDP_VP_0_LAYER_0_OP_MODE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_VP_0_LAYER_0_OP_MODE_ADDR,m,v,HWIO_MMSS_MDP_VP_0_LAYER_0_OP_MODE_IN)
#define HWIO_MMSS_MDP_VP_0_LAYER_0_OP_MODE_SPLIT_LEFT_RIGHT_BMSK                               0x80000000
#define HWIO_MMSS_MDP_VP_0_LAYER_0_OP_MODE_SPLIT_LEFT_RIGHT_SHFT                                     0x1f
#define HWIO_MMSS_MDP_VP_0_LAYER_0_OP_MODE_SPLIT_UNEQUAL_LM_WIDTH_BMSK                         0x40000000
#define HWIO_MMSS_MDP_VP_0_LAYER_0_OP_MODE_SPLIT_UNEQUAL_LM_WIDTH_SHFT                               0x1e
#define HWIO_MMSS_MDP_VP_0_LAYER_0_OP_MODE_BLEND6_COLOR3_OUT_BMSK                                    0x80
#define HWIO_MMSS_MDP_VP_0_LAYER_0_OP_MODE_BLEND6_COLOR3_OUT_SHFT                                     0x7
#define HWIO_MMSS_MDP_VP_0_LAYER_0_OP_MODE_BLEND5_COLOR3_OUT_BMSK                                    0x40
#define HWIO_MMSS_MDP_VP_0_LAYER_0_OP_MODE_BLEND5_COLOR3_OUT_SHFT                                     0x6
#define HWIO_MMSS_MDP_VP_0_LAYER_0_OP_MODE_BLEND4_COLOR3_OUT_BMSK                                    0x20
#define HWIO_MMSS_MDP_VP_0_LAYER_0_OP_MODE_BLEND4_COLOR3_OUT_SHFT                                     0x5
#define HWIO_MMSS_MDP_VP_0_LAYER_0_OP_MODE_BLEND3_COLOR3_OUT_BMSK                                    0x10
#define HWIO_MMSS_MDP_VP_0_LAYER_0_OP_MODE_BLEND3_COLOR3_OUT_SHFT                                     0x4
#define HWIO_MMSS_MDP_VP_0_LAYER_0_OP_MODE_BLEND2_COLOR3_OUT_BMSK                                     0x8
#define HWIO_MMSS_MDP_VP_0_LAYER_0_OP_MODE_BLEND2_COLOR3_OUT_SHFT                                     0x3
#define HWIO_MMSS_MDP_VP_0_LAYER_0_OP_MODE_BLEND1_COLOR3_OUT_BMSK                                     0x4
#define HWIO_MMSS_MDP_VP_0_LAYER_0_OP_MODE_BLEND1_COLOR3_OUT_SHFT                                     0x2
#define HWIO_MMSS_MDP_VP_0_LAYER_0_OP_MODE_BLEND0_COLOR3_OUT_BMSK                                     0x2
#define HWIO_MMSS_MDP_VP_0_LAYER_0_OP_MODE_BLEND0_COLOR3_OUT_SHFT                                     0x1

#define HWIO_MMSS_MDP_VP_0_LAYER_0_OUT_SIZE_ADDR                                               (MMSS_MDP_VP_0_LAYER_0_REG_BASE      + 0x00000004)
#define HWIO_MMSS_MDP_VP_0_LAYER_0_OUT_SIZE_RMSK                                               0xffffffff
#define HWIO_MMSS_MDP_VP_0_LAYER_0_OUT_SIZE_IN          \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_LAYER_0_OUT_SIZE_ADDR, HWIO_MMSS_MDP_VP_0_LAYER_0_OUT_SIZE_RMSK)
#define HWIO_MMSS_MDP_VP_0_LAYER_0_OUT_SIZE_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_LAYER_0_OUT_SIZE_ADDR, m)
#define HWIO_MMSS_MDP_VP_0_LAYER_0_OUT_SIZE_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_VP_0_LAYER_0_OUT_SIZE_ADDR,v)
#define HWIO_MMSS_MDP_VP_0_LAYER_0_OUT_SIZE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_VP_0_LAYER_0_OUT_SIZE_ADDR,m,v,HWIO_MMSS_MDP_VP_0_LAYER_0_OUT_SIZE_IN)
#define HWIO_MMSS_MDP_VP_0_LAYER_0_OUT_SIZE_DST_H_BMSK                                         0xffff0000
#define HWIO_MMSS_MDP_VP_0_LAYER_0_OUT_SIZE_DST_H_SHFT                                               0x10
#define HWIO_MMSS_MDP_VP_0_LAYER_0_OUT_SIZE_DST_W_BMSK                                             0xffff
#define HWIO_MMSS_MDP_VP_0_LAYER_0_OUT_SIZE_DST_W_SHFT                                                0x0

#define HWIO_MMSS_MDP_VP_0_LAYER_0_BORDER_COLOR_0_ADDR                                         (MMSS_MDP_VP_0_LAYER_0_REG_BASE      + 0x00000008)
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BORDER_COLOR_0_RMSK                                          0xfff0fff
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BORDER_COLOR_0_IN          \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_LAYER_0_BORDER_COLOR_0_ADDR, HWIO_MMSS_MDP_VP_0_LAYER_0_BORDER_COLOR_0_RMSK)
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BORDER_COLOR_0_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_LAYER_0_BORDER_COLOR_0_ADDR, m)
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BORDER_COLOR_0_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_VP_0_LAYER_0_BORDER_COLOR_0_ADDR,v)
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BORDER_COLOR_0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_VP_0_LAYER_0_BORDER_COLOR_0_ADDR,m,v,HWIO_MMSS_MDP_VP_0_LAYER_0_BORDER_COLOR_0_IN)
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BORDER_COLOR_0_COLOR1_BMSK                                   0xfff0000
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BORDER_COLOR_0_COLOR1_SHFT                                        0x10
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BORDER_COLOR_0_COLOR0_BMSK                                       0xfff
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BORDER_COLOR_0_COLOR0_SHFT                                         0x0

#define HWIO_MMSS_MDP_VP_0_LAYER_0_BORDER_COLOR_1_ADDR                                         (MMSS_MDP_VP_0_LAYER_0_REG_BASE      + 0x00000010)
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BORDER_COLOR_1_RMSK                                          0xfff0fff
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BORDER_COLOR_1_IN          \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_LAYER_0_BORDER_COLOR_1_ADDR, HWIO_MMSS_MDP_VP_0_LAYER_0_BORDER_COLOR_1_RMSK)
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BORDER_COLOR_1_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_LAYER_0_BORDER_COLOR_1_ADDR, m)
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BORDER_COLOR_1_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_VP_0_LAYER_0_BORDER_COLOR_1_ADDR,v)
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BORDER_COLOR_1_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_VP_0_LAYER_0_BORDER_COLOR_1_ADDR,m,v,HWIO_MMSS_MDP_VP_0_LAYER_0_BORDER_COLOR_1_IN)
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BORDER_COLOR_1_COLOR3_BMSK                                   0xfff0000
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BORDER_COLOR_1_COLOR3_SHFT                                        0x10
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BORDER_COLOR_1_COLOR2_BMSK                                       0xfff
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BORDER_COLOR_1_COLOR2_SHFT                                         0x0

#define HWIO_MMSS_MDP_VP_0_LAYER_0_SPLIT_PAIRED_LM_SIZE_ADDR                                   (MMSS_MDP_VP_0_LAYER_0_REG_BASE      + 0x00000014)
#define HWIO_MMSS_MDP_VP_0_LAYER_0_SPLIT_PAIRED_LM_SIZE_RMSK                                       0xffff
#define HWIO_MMSS_MDP_VP_0_LAYER_0_SPLIT_PAIRED_LM_SIZE_IN          \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_LAYER_0_SPLIT_PAIRED_LM_SIZE_ADDR, HWIO_MMSS_MDP_VP_0_LAYER_0_SPLIT_PAIRED_LM_SIZE_RMSK)
#define HWIO_MMSS_MDP_VP_0_LAYER_0_SPLIT_PAIRED_LM_SIZE_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_LAYER_0_SPLIT_PAIRED_LM_SIZE_ADDR, m)
#define HWIO_MMSS_MDP_VP_0_LAYER_0_SPLIT_PAIRED_LM_SIZE_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_VP_0_LAYER_0_SPLIT_PAIRED_LM_SIZE_ADDR,v)
#define HWIO_MMSS_MDP_VP_0_LAYER_0_SPLIT_PAIRED_LM_SIZE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_VP_0_LAYER_0_SPLIT_PAIRED_LM_SIZE_ADDR,m,v,HWIO_MMSS_MDP_VP_0_LAYER_0_SPLIT_PAIRED_LM_SIZE_IN)
#define HWIO_MMSS_MDP_VP_0_LAYER_0_SPLIT_PAIRED_LM_SIZE_WIDTH_BMSK                                 0xffff
#define HWIO_MMSS_MDP_VP_0_LAYER_0_SPLIT_PAIRED_LM_SIZE_WIDTH_SHFT                                    0x0

#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND0_OP_ADDR                                              (MMSS_MDP_VP_0_LAYER_0_REG_BASE      + 0x00000020)
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND0_OP_RMSK                                                  0x3f3f
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND0_OP_IN          \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND0_OP_ADDR, HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND0_OP_RMSK)
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND0_OP_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND0_OP_ADDR, m)
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND0_OP_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND0_OP_ADDR,v)
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND0_OP_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND0_OP_ADDR,m,v,HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND0_OP_IN)
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND0_OP_BG_TRANSP_EN_BMSK                                     0x2000
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND0_OP_BG_TRANSP_EN_SHFT                                        0xd
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND0_OP_BG_INV_MOD_ALPHA_BMSK                                 0x1000
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND0_OP_BG_INV_MOD_ALPHA_SHFT                                    0xc
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND0_OP_BG_MOD_ALPHA_BMSK                                      0x800
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND0_OP_BG_MOD_ALPHA_SHFT                                        0xb
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND0_OP_BG_INV_ALPHA_SEL_BMSK                                  0x400
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND0_OP_BG_INV_ALPHA_SEL_SHFT                                    0xa
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND0_OP_BG_ALPHA_SEL_BMSK                                      0x300
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND0_OP_BG_ALPHA_SEL_SHFT                                        0x8
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND0_OP_FG_TRANSP_EN_BMSK                                       0x20
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND0_OP_FG_TRANSP_EN_SHFT                                        0x5
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND0_OP_FG_INV_MOD_ALPHA_BMSK                                   0x10
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND0_OP_FG_INV_MOD_ALPHA_SHFT                                    0x4
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND0_OP_FG_MOD_ALPHA_BMSK                                        0x8
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND0_OP_FG_MOD_ALPHA_SHFT                                        0x3
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND0_OP_FG_INV_ALPHA_SEL_BMSK                                    0x4
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND0_OP_FG_INV_ALPHA_SEL_SHFT                                    0x2
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND0_OP_FG_ALPHA_SEL_BMSK                                        0x3
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND0_OP_FG_ALPHA_SEL_SHFT                                        0x0

#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND0_FG_ALPHA_ADDR                                        (MMSS_MDP_VP_0_LAYER_0_REG_BASE      + 0x00000024)
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND0_FG_ALPHA_RMSK                                              0xff
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND0_FG_ALPHA_IN          \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND0_FG_ALPHA_ADDR, HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND0_FG_ALPHA_RMSK)
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND0_FG_ALPHA_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND0_FG_ALPHA_ADDR, m)
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND0_FG_ALPHA_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND0_FG_ALPHA_ADDR,v)
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND0_FG_ALPHA_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND0_FG_ALPHA_ADDR,m,v,HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND0_FG_ALPHA_IN)
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND0_FG_ALPHA_CONSTANT_ALPHA_BMSK                               0xff
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND0_FG_ALPHA_CONSTANT_ALPHA_SHFT                                0x0

#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND0_BG_ALPHA_ADDR                                        (MMSS_MDP_VP_0_LAYER_0_REG_BASE      + 0x00000028)
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND0_BG_ALPHA_RMSK                                              0xff
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND0_BG_ALPHA_IN          \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND0_BG_ALPHA_ADDR, HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND0_BG_ALPHA_RMSK)
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND0_BG_ALPHA_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND0_BG_ALPHA_ADDR, m)
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND0_BG_ALPHA_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND0_BG_ALPHA_ADDR,v)
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND0_BG_ALPHA_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND0_BG_ALPHA_ADDR,m,v,HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND0_BG_ALPHA_IN)
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND0_BG_ALPHA_CONSTANT_ALPHA_BMSK                               0xff
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND0_BG_ALPHA_CONSTANT_ALPHA_SHFT                                0x0

#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND0_FG_TRANSP_LOW0_ADDR                                  (MMSS_MDP_VP_0_LAYER_0_REG_BASE      + 0x0000002c)
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND0_FG_TRANSP_LOW0_RMSK                                   0xfff0fff
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND0_FG_TRANSP_LOW0_IN          \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND0_FG_TRANSP_LOW0_ADDR, HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND0_FG_TRANSP_LOW0_RMSK)
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND0_FG_TRANSP_LOW0_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND0_FG_TRANSP_LOW0_ADDR, m)
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND0_FG_TRANSP_LOW0_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND0_FG_TRANSP_LOW0_ADDR,v)
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND0_FG_TRANSP_LOW0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND0_FG_TRANSP_LOW0_ADDR,m,v,HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND0_FG_TRANSP_LOW0_IN)
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND0_FG_TRANSP_LOW0_TRANSPARENCY_C1_BMSK                   0xfff0000
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND0_FG_TRANSP_LOW0_TRANSPARENCY_C1_SHFT                        0x10
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND0_FG_TRANSP_LOW0_TRANSPARENCY_C0_BMSK                       0xfff
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND0_FG_TRANSP_LOW0_TRANSPARENCY_C0_SHFT                         0x0

#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND0_FG_TRANSP_LOW1_ADDR                                  (MMSS_MDP_VP_0_LAYER_0_REG_BASE      + 0x00000030)
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND0_FG_TRANSP_LOW1_RMSK                                       0xfff
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND0_FG_TRANSP_LOW1_IN          \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND0_FG_TRANSP_LOW1_ADDR, HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND0_FG_TRANSP_LOW1_RMSK)
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND0_FG_TRANSP_LOW1_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND0_FG_TRANSP_LOW1_ADDR, m)
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND0_FG_TRANSP_LOW1_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND0_FG_TRANSP_LOW1_ADDR,v)
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND0_FG_TRANSP_LOW1_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND0_FG_TRANSP_LOW1_ADDR,m,v,HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND0_FG_TRANSP_LOW1_IN)
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND0_FG_TRANSP_LOW1_TRANSPARENCY_C2_BMSK                       0xfff
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND0_FG_TRANSP_LOW1_TRANSPARENCY_C2_SHFT                         0x0

#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND0_FG_TRANSP_HIGH0_ADDR                                 (MMSS_MDP_VP_0_LAYER_0_REG_BASE      + 0x00000034)
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND0_FG_TRANSP_HIGH0_RMSK                                  0xfff0fff
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND0_FG_TRANSP_HIGH0_IN          \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND0_FG_TRANSP_HIGH0_ADDR, HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND0_FG_TRANSP_HIGH0_RMSK)
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND0_FG_TRANSP_HIGH0_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND0_FG_TRANSP_HIGH0_ADDR, m)
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND0_FG_TRANSP_HIGH0_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND0_FG_TRANSP_HIGH0_ADDR,v)
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND0_FG_TRANSP_HIGH0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND0_FG_TRANSP_HIGH0_ADDR,m,v,HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND0_FG_TRANSP_HIGH0_IN)
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND0_FG_TRANSP_HIGH0_TRANSPARENCY_C1_BMSK                  0xfff0000
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND0_FG_TRANSP_HIGH0_TRANSPARENCY_C1_SHFT                       0x10
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND0_FG_TRANSP_HIGH0_TRANSPARENCY_C0_BMSK                      0xfff
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND0_FG_TRANSP_HIGH0_TRANSPARENCY_C0_SHFT                        0x0

#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND0_FG_TRANSP_HIGH1_ADDR                                 (MMSS_MDP_VP_0_LAYER_0_REG_BASE      + 0x00000038)
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND0_FG_TRANSP_HIGH1_RMSK                                      0xfff
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND0_FG_TRANSP_HIGH1_IN          \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND0_FG_TRANSP_HIGH1_ADDR, HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND0_FG_TRANSP_HIGH1_RMSK)
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND0_FG_TRANSP_HIGH1_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND0_FG_TRANSP_HIGH1_ADDR, m)
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND0_FG_TRANSP_HIGH1_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND0_FG_TRANSP_HIGH1_ADDR,v)
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND0_FG_TRANSP_HIGH1_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND0_FG_TRANSP_HIGH1_ADDR,m,v,HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND0_FG_TRANSP_HIGH1_IN)
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND0_FG_TRANSP_HIGH1_TRANSPARENCY_C2_BMSK                      0xfff
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND0_FG_TRANSP_HIGH1_TRANSPARENCY_C2_SHFT                        0x0

#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND0_BG_TRANSP_LOW0_ADDR                                  (MMSS_MDP_VP_0_LAYER_0_REG_BASE      + 0x0000003c)
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND0_BG_TRANSP_LOW0_RMSK                                   0xfff0fff
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND0_BG_TRANSP_LOW0_IN          \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND0_BG_TRANSP_LOW0_ADDR, HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND0_BG_TRANSP_LOW0_RMSK)
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND0_BG_TRANSP_LOW0_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND0_BG_TRANSP_LOW0_ADDR, m)
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND0_BG_TRANSP_LOW0_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND0_BG_TRANSP_LOW0_ADDR,v)
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND0_BG_TRANSP_LOW0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND0_BG_TRANSP_LOW0_ADDR,m,v,HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND0_BG_TRANSP_LOW0_IN)
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND0_BG_TRANSP_LOW0_TRANSPARENCY_C1_BMSK                   0xfff0000
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND0_BG_TRANSP_LOW0_TRANSPARENCY_C1_SHFT                        0x10
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND0_BG_TRANSP_LOW0_TRANSPARENCY_C0_BMSK                       0xfff
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND0_BG_TRANSP_LOW0_TRANSPARENCY_C0_SHFT                         0x0

#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND0_BG_TRANSP_LOW1_ADDR                                  (MMSS_MDP_VP_0_LAYER_0_REG_BASE      + 0x00000040)
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND0_BG_TRANSP_LOW1_RMSK                                       0xfff
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND0_BG_TRANSP_LOW1_IN          \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND0_BG_TRANSP_LOW1_ADDR, HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND0_BG_TRANSP_LOW1_RMSK)
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND0_BG_TRANSP_LOW1_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND0_BG_TRANSP_LOW1_ADDR, m)
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND0_BG_TRANSP_LOW1_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND0_BG_TRANSP_LOW1_ADDR,v)
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND0_BG_TRANSP_LOW1_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND0_BG_TRANSP_LOW1_ADDR,m,v,HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND0_BG_TRANSP_LOW1_IN)
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND0_BG_TRANSP_LOW1_TRANSPARENCY_C2_BMSK                       0xfff
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND0_BG_TRANSP_LOW1_TRANSPARENCY_C2_SHFT                         0x0

#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND0_BG_TRANSP_HIGH0_ADDR                                 (MMSS_MDP_VP_0_LAYER_0_REG_BASE      + 0x00000044)
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND0_BG_TRANSP_HIGH0_RMSK                                  0xfff0fff
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND0_BG_TRANSP_HIGH0_IN          \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND0_BG_TRANSP_HIGH0_ADDR, HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND0_BG_TRANSP_HIGH0_RMSK)
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND0_BG_TRANSP_HIGH0_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND0_BG_TRANSP_HIGH0_ADDR, m)
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND0_BG_TRANSP_HIGH0_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND0_BG_TRANSP_HIGH0_ADDR,v)
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND0_BG_TRANSP_HIGH0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND0_BG_TRANSP_HIGH0_ADDR,m,v,HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND0_BG_TRANSP_HIGH0_IN)
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND0_BG_TRANSP_HIGH0_TRANSPARENCY_C1_BMSK                  0xfff0000
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND0_BG_TRANSP_HIGH0_TRANSPARENCY_C1_SHFT                       0x10
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND0_BG_TRANSP_HIGH0_TRANSPARENCY_C0_BMSK                      0xfff
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND0_BG_TRANSP_HIGH0_TRANSPARENCY_C0_SHFT                        0x0

#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND0_BG_TRANSP_HIGH1_ADDR                                 (MMSS_MDP_VP_0_LAYER_0_REG_BASE      + 0x00000048)
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND0_BG_TRANSP_HIGH1_RMSK                                      0xfff
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND0_BG_TRANSP_HIGH1_IN          \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND0_BG_TRANSP_HIGH1_ADDR, HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND0_BG_TRANSP_HIGH1_RMSK)
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND0_BG_TRANSP_HIGH1_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND0_BG_TRANSP_HIGH1_ADDR, m)
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND0_BG_TRANSP_HIGH1_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND0_BG_TRANSP_HIGH1_ADDR,v)
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND0_BG_TRANSP_HIGH1_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND0_BG_TRANSP_HIGH1_ADDR,m,v,HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND0_BG_TRANSP_HIGH1_IN)
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND0_BG_TRANSP_HIGH1_TRANSPARENCY_C2_BMSK                      0xfff
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND0_BG_TRANSP_HIGH1_TRANSPARENCY_C2_SHFT                        0x0

#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND1_OP_ADDR                                              (MMSS_MDP_VP_0_LAYER_0_REG_BASE      + 0x00000050)
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND1_OP_RMSK                                                  0x3f3f
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND1_OP_IN          \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND1_OP_ADDR, HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND1_OP_RMSK)
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND1_OP_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND1_OP_ADDR, m)
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND1_OP_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND1_OP_ADDR,v)
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND1_OP_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND1_OP_ADDR,m,v,HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND1_OP_IN)
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND1_OP_BG_TRANSP_EN_BMSK                                     0x2000
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND1_OP_BG_TRANSP_EN_SHFT                                        0xd
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND1_OP_BG_INV_MOD_ALPHA_BMSK                                 0x1000
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND1_OP_BG_INV_MOD_ALPHA_SHFT                                    0xc
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND1_OP_BG_MOD_ALPHA_BMSK                                      0x800
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND1_OP_BG_MOD_ALPHA_SHFT                                        0xb
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND1_OP_BG_INV_ALPHA_SEL_BMSK                                  0x400
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND1_OP_BG_INV_ALPHA_SEL_SHFT                                    0xa
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND1_OP_BG_ALPHA_SEL_BMSK                                      0x300
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND1_OP_BG_ALPHA_SEL_SHFT                                        0x8
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND1_OP_FG_TRANSP_EN_BMSK                                       0x20
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND1_OP_FG_TRANSP_EN_SHFT                                        0x5
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND1_OP_FG_INV_MOD_ALPHA_BMSK                                   0x10
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND1_OP_FG_INV_MOD_ALPHA_SHFT                                    0x4
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND1_OP_FG_MOD_ALPHA_BMSK                                        0x8
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND1_OP_FG_MOD_ALPHA_SHFT                                        0x3
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND1_OP_FG_INV_ALPHA_SEL_BMSK                                    0x4
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND1_OP_FG_INV_ALPHA_SEL_SHFT                                    0x2
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND1_OP_FG_ALPHA_SEL_BMSK                                        0x3
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND1_OP_FG_ALPHA_SEL_SHFT                                        0x0

#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND1_FG_ALPHA_ADDR                                        (MMSS_MDP_VP_0_LAYER_0_REG_BASE      + 0x00000054)
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND1_FG_ALPHA_RMSK                                              0xff
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND1_FG_ALPHA_IN          \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND1_FG_ALPHA_ADDR, HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND1_FG_ALPHA_RMSK)
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND1_FG_ALPHA_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND1_FG_ALPHA_ADDR, m)
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND1_FG_ALPHA_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND1_FG_ALPHA_ADDR,v)
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND1_FG_ALPHA_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND1_FG_ALPHA_ADDR,m,v,HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND1_FG_ALPHA_IN)
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND1_FG_ALPHA_CONSTANT_ALPHA_BMSK                               0xff
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND1_FG_ALPHA_CONSTANT_ALPHA_SHFT                                0x0

#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND1_BG_ALPHA_ADDR                                        (MMSS_MDP_VP_0_LAYER_0_REG_BASE      + 0x00000058)
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND1_BG_ALPHA_RMSK                                              0xff
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND1_BG_ALPHA_IN          \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND1_BG_ALPHA_ADDR, HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND1_BG_ALPHA_RMSK)
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND1_BG_ALPHA_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND1_BG_ALPHA_ADDR, m)
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND1_BG_ALPHA_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND1_BG_ALPHA_ADDR,v)
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND1_BG_ALPHA_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND1_BG_ALPHA_ADDR,m,v,HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND1_BG_ALPHA_IN)
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND1_BG_ALPHA_CONSTANT_ALPHA_BMSK                               0xff
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND1_BG_ALPHA_CONSTANT_ALPHA_SHFT                                0x0

#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND1_FG_TRANSP_LOW0_ADDR                                  (MMSS_MDP_VP_0_LAYER_0_REG_BASE      + 0x0000005c)
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND1_FG_TRANSP_LOW0_RMSK                                   0xfff0fff
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND1_FG_TRANSP_LOW0_IN          \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND1_FG_TRANSP_LOW0_ADDR, HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND1_FG_TRANSP_LOW0_RMSK)
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND1_FG_TRANSP_LOW0_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND1_FG_TRANSP_LOW0_ADDR, m)
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND1_FG_TRANSP_LOW0_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND1_FG_TRANSP_LOW0_ADDR,v)
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND1_FG_TRANSP_LOW0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND1_FG_TRANSP_LOW0_ADDR,m,v,HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND1_FG_TRANSP_LOW0_IN)
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND1_FG_TRANSP_LOW0_TRANSPARENCY_C1_BMSK                   0xfff0000
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND1_FG_TRANSP_LOW0_TRANSPARENCY_C1_SHFT                        0x10
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND1_FG_TRANSP_LOW0_TRANSPARENCY_C0_BMSK                       0xfff
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND1_FG_TRANSP_LOW0_TRANSPARENCY_C0_SHFT                         0x0

#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND1_FG_TRANSP_LOW1_ADDR                                  (MMSS_MDP_VP_0_LAYER_0_REG_BASE      + 0x00000060)
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND1_FG_TRANSP_LOW1_RMSK                                       0xfff
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND1_FG_TRANSP_LOW1_IN          \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND1_FG_TRANSP_LOW1_ADDR, HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND1_FG_TRANSP_LOW1_RMSK)
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND1_FG_TRANSP_LOW1_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND1_FG_TRANSP_LOW1_ADDR, m)
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND1_FG_TRANSP_LOW1_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND1_FG_TRANSP_LOW1_ADDR,v)
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND1_FG_TRANSP_LOW1_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND1_FG_TRANSP_LOW1_ADDR,m,v,HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND1_FG_TRANSP_LOW1_IN)
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND1_FG_TRANSP_LOW1_TRANSPARENCY_C2_BMSK                       0xfff
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND1_FG_TRANSP_LOW1_TRANSPARENCY_C2_SHFT                         0x0

#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND1_FG_TRANSP_HIGH0_ADDR                                 (MMSS_MDP_VP_0_LAYER_0_REG_BASE      + 0x00000064)
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND1_FG_TRANSP_HIGH0_RMSK                                  0xfff0fff
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND1_FG_TRANSP_HIGH0_IN          \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND1_FG_TRANSP_HIGH0_ADDR, HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND1_FG_TRANSP_HIGH0_RMSK)
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND1_FG_TRANSP_HIGH0_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND1_FG_TRANSP_HIGH0_ADDR, m)
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND1_FG_TRANSP_HIGH0_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND1_FG_TRANSP_HIGH0_ADDR,v)
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND1_FG_TRANSP_HIGH0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND1_FG_TRANSP_HIGH0_ADDR,m,v,HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND1_FG_TRANSP_HIGH0_IN)
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND1_FG_TRANSP_HIGH0_TRANSPARENCY_C1_BMSK                  0xfff0000
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND1_FG_TRANSP_HIGH0_TRANSPARENCY_C1_SHFT                       0x10
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND1_FG_TRANSP_HIGH0_TRANSPARENCY_C0_BMSK                      0xfff
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND1_FG_TRANSP_HIGH0_TRANSPARENCY_C0_SHFT                        0x0

#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND1_FG_TRANSP_HIGH1_ADDR                                 (MMSS_MDP_VP_0_LAYER_0_REG_BASE      + 0x00000068)
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND1_FG_TRANSP_HIGH1_RMSK                                      0xfff
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND1_FG_TRANSP_HIGH1_IN          \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND1_FG_TRANSP_HIGH1_ADDR, HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND1_FG_TRANSP_HIGH1_RMSK)
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND1_FG_TRANSP_HIGH1_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND1_FG_TRANSP_HIGH1_ADDR, m)
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND1_FG_TRANSP_HIGH1_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND1_FG_TRANSP_HIGH1_ADDR,v)
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND1_FG_TRANSP_HIGH1_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND1_FG_TRANSP_HIGH1_ADDR,m,v,HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND1_FG_TRANSP_HIGH1_IN)
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND1_FG_TRANSP_HIGH1_TRANSPARENCY_C2_BMSK                      0xfff
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND1_FG_TRANSP_HIGH1_TRANSPARENCY_C2_SHFT                        0x0

#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND1_BG_TRANSP_LOW0_ADDR                                  (MMSS_MDP_VP_0_LAYER_0_REG_BASE      + 0x0000006c)
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND1_BG_TRANSP_LOW0_RMSK                                   0xfff0fff
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND1_BG_TRANSP_LOW0_IN          \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND1_BG_TRANSP_LOW0_ADDR, HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND1_BG_TRANSP_LOW0_RMSK)
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND1_BG_TRANSP_LOW0_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND1_BG_TRANSP_LOW0_ADDR, m)
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND1_BG_TRANSP_LOW0_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND1_BG_TRANSP_LOW0_ADDR,v)
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND1_BG_TRANSP_LOW0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND1_BG_TRANSP_LOW0_ADDR,m,v,HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND1_BG_TRANSP_LOW0_IN)
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND1_BG_TRANSP_LOW0_TRANSPARENCY_C1_BMSK                   0xfff0000
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND1_BG_TRANSP_LOW0_TRANSPARENCY_C1_SHFT                        0x10
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND1_BG_TRANSP_LOW0_TRANSPARENCY_C0_BMSK                       0xfff
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND1_BG_TRANSP_LOW0_TRANSPARENCY_C0_SHFT                         0x0

#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND1_BG_TRANSP_LOW1_ADDR                                  (MMSS_MDP_VP_0_LAYER_0_REG_BASE      + 0x00000070)
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND1_BG_TRANSP_LOW1_RMSK                                       0xfff
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND1_BG_TRANSP_LOW1_IN          \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND1_BG_TRANSP_LOW1_ADDR, HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND1_BG_TRANSP_LOW1_RMSK)
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND1_BG_TRANSP_LOW1_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND1_BG_TRANSP_LOW1_ADDR, m)
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND1_BG_TRANSP_LOW1_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND1_BG_TRANSP_LOW1_ADDR,v)
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND1_BG_TRANSP_LOW1_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND1_BG_TRANSP_LOW1_ADDR,m,v,HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND1_BG_TRANSP_LOW1_IN)
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND1_BG_TRANSP_LOW1_TRANSPARENCY_C2_BMSK                       0xfff
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND1_BG_TRANSP_LOW1_TRANSPARENCY_C2_SHFT                         0x0

#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND1_BG_TRANSP_HIGH0_ADDR                                 (MMSS_MDP_VP_0_LAYER_0_REG_BASE      + 0x00000074)
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND1_BG_TRANSP_HIGH0_RMSK                                  0xfff0fff
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND1_BG_TRANSP_HIGH0_IN          \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND1_BG_TRANSP_HIGH0_ADDR, HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND1_BG_TRANSP_HIGH0_RMSK)
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND1_BG_TRANSP_HIGH0_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND1_BG_TRANSP_HIGH0_ADDR, m)
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND1_BG_TRANSP_HIGH0_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND1_BG_TRANSP_HIGH0_ADDR,v)
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND1_BG_TRANSP_HIGH0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND1_BG_TRANSP_HIGH0_ADDR,m,v,HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND1_BG_TRANSP_HIGH0_IN)
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND1_BG_TRANSP_HIGH0_TRANSPARENCY_C1_BMSK                  0xfff0000
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND1_BG_TRANSP_HIGH0_TRANSPARENCY_C1_SHFT                       0x10
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND1_BG_TRANSP_HIGH0_TRANSPARENCY_C0_BMSK                      0xfff
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND1_BG_TRANSP_HIGH0_TRANSPARENCY_C0_SHFT                        0x0

#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND1_BG_TRANSP_HIGH1_ADDR                                 (MMSS_MDP_VP_0_LAYER_0_REG_BASE      + 0x00000078)
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND1_BG_TRANSP_HIGH1_RMSK                                      0xfff
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND1_BG_TRANSP_HIGH1_IN          \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND1_BG_TRANSP_HIGH1_ADDR, HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND1_BG_TRANSP_HIGH1_RMSK)
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND1_BG_TRANSP_HIGH1_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND1_BG_TRANSP_HIGH1_ADDR, m)
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND1_BG_TRANSP_HIGH1_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND1_BG_TRANSP_HIGH1_ADDR,v)
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND1_BG_TRANSP_HIGH1_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND1_BG_TRANSP_HIGH1_ADDR,m,v,HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND1_BG_TRANSP_HIGH1_IN)
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND1_BG_TRANSP_HIGH1_TRANSPARENCY_C2_BMSK                      0xfff
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND1_BG_TRANSP_HIGH1_TRANSPARENCY_C2_SHFT                        0x0

#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND2_OP_ADDR                                              (MMSS_MDP_VP_0_LAYER_0_REG_BASE      + 0x00000080)
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND2_OP_RMSK                                                  0x3f3f
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND2_OP_IN          \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND2_OP_ADDR, HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND2_OP_RMSK)
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND2_OP_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND2_OP_ADDR, m)
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND2_OP_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND2_OP_ADDR,v)
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND2_OP_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND2_OP_ADDR,m,v,HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND2_OP_IN)
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND2_OP_BG_TRANSP_EN_BMSK                                     0x2000
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND2_OP_BG_TRANSP_EN_SHFT                                        0xd
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND2_OP_BG_INV_MOD_ALPHA_BMSK                                 0x1000
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND2_OP_BG_INV_MOD_ALPHA_SHFT                                    0xc
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND2_OP_BG_MOD_ALPHA_BMSK                                      0x800
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND2_OP_BG_MOD_ALPHA_SHFT                                        0xb
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND2_OP_BG_INV_ALPHA_SEL_BMSK                                  0x400
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND2_OP_BG_INV_ALPHA_SEL_SHFT                                    0xa
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND2_OP_BG_ALPHA_SEL_BMSK                                      0x300
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND2_OP_BG_ALPHA_SEL_SHFT                                        0x8
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND2_OP_FG_TRANSP_EN_BMSK                                       0x20
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND2_OP_FG_TRANSP_EN_SHFT                                        0x5
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND2_OP_FG_INV_MOD_ALPHA_BMSK                                   0x10
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND2_OP_FG_INV_MOD_ALPHA_SHFT                                    0x4
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND2_OP_FG_MOD_ALPHA_BMSK                                        0x8
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND2_OP_FG_MOD_ALPHA_SHFT                                        0x3
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND2_OP_FG_INV_ALPHA_SEL_BMSK                                    0x4
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND2_OP_FG_INV_ALPHA_SEL_SHFT                                    0x2
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND2_OP_FG_ALPHA_SEL_BMSK                                        0x3
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND2_OP_FG_ALPHA_SEL_SHFT                                        0x0

#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND2_FG_ALPHA_ADDR                                        (MMSS_MDP_VP_0_LAYER_0_REG_BASE      + 0x00000084)
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND2_FG_ALPHA_RMSK                                              0xff
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND2_FG_ALPHA_IN          \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND2_FG_ALPHA_ADDR, HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND2_FG_ALPHA_RMSK)
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND2_FG_ALPHA_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND2_FG_ALPHA_ADDR, m)
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND2_FG_ALPHA_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND2_FG_ALPHA_ADDR,v)
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND2_FG_ALPHA_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND2_FG_ALPHA_ADDR,m,v,HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND2_FG_ALPHA_IN)
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND2_FG_ALPHA_CONSTANT_ALPHA_BMSK                               0xff
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND2_FG_ALPHA_CONSTANT_ALPHA_SHFT                                0x0

#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND2_BG_ALPHA_ADDR                                        (MMSS_MDP_VP_0_LAYER_0_REG_BASE      + 0x00000088)
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND2_BG_ALPHA_RMSK                                              0xff
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND2_BG_ALPHA_IN          \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND2_BG_ALPHA_ADDR, HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND2_BG_ALPHA_RMSK)
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND2_BG_ALPHA_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND2_BG_ALPHA_ADDR, m)
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND2_BG_ALPHA_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND2_BG_ALPHA_ADDR,v)
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND2_BG_ALPHA_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND2_BG_ALPHA_ADDR,m,v,HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND2_BG_ALPHA_IN)
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND2_BG_ALPHA_CONSTANT_ALPHA_BMSK                               0xff
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND2_BG_ALPHA_CONSTANT_ALPHA_SHFT                                0x0

#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND2_FG_TRANSP_LOW0_ADDR                                  (MMSS_MDP_VP_0_LAYER_0_REG_BASE      + 0x0000008c)
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND2_FG_TRANSP_LOW0_RMSK                                   0xfff0fff
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND2_FG_TRANSP_LOW0_IN          \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND2_FG_TRANSP_LOW0_ADDR, HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND2_FG_TRANSP_LOW0_RMSK)
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND2_FG_TRANSP_LOW0_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND2_FG_TRANSP_LOW0_ADDR, m)
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND2_FG_TRANSP_LOW0_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND2_FG_TRANSP_LOW0_ADDR,v)
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND2_FG_TRANSP_LOW0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND2_FG_TRANSP_LOW0_ADDR,m,v,HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND2_FG_TRANSP_LOW0_IN)
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND2_FG_TRANSP_LOW0_TRANSPARENCY_C1_BMSK                   0xfff0000
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND2_FG_TRANSP_LOW0_TRANSPARENCY_C1_SHFT                        0x10
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND2_FG_TRANSP_LOW0_TRANSPARENCY_C0_BMSK                       0xfff
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND2_FG_TRANSP_LOW0_TRANSPARENCY_C0_SHFT                         0x0

#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND2_FG_TRANSP_LOW1_ADDR                                  (MMSS_MDP_VP_0_LAYER_0_REG_BASE      + 0x00000090)
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND2_FG_TRANSP_LOW1_RMSK                                       0xfff
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND2_FG_TRANSP_LOW1_IN          \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND2_FG_TRANSP_LOW1_ADDR, HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND2_FG_TRANSP_LOW1_RMSK)
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND2_FG_TRANSP_LOW1_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND2_FG_TRANSP_LOW1_ADDR, m)
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND2_FG_TRANSP_LOW1_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND2_FG_TRANSP_LOW1_ADDR,v)
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND2_FG_TRANSP_LOW1_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND2_FG_TRANSP_LOW1_ADDR,m,v,HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND2_FG_TRANSP_LOW1_IN)
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND2_FG_TRANSP_LOW1_TRANSPARENCY_C2_BMSK                       0xfff
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND2_FG_TRANSP_LOW1_TRANSPARENCY_C2_SHFT                         0x0

#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND2_FG_TRANSP_HIGH0_ADDR                                 (MMSS_MDP_VP_0_LAYER_0_REG_BASE      + 0x00000094)
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND2_FG_TRANSP_HIGH0_RMSK                                  0xfff0fff
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND2_FG_TRANSP_HIGH0_IN          \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND2_FG_TRANSP_HIGH0_ADDR, HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND2_FG_TRANSP_HIGH0_RMSK)
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND2_FG_TRANSP_HIGH0_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND2_FG_TRANSP_HIGH0_ADDR, m)
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND2_FG_TRANSP_HIGH0_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND2_FG_TRANSP_HIGH0_ADDR,v)
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND2_FG_TRANSP_HIGH0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND2_FG_TRANSP_HIGH0_ADDR,m,v,HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND2_FG_TRANSP_HIGH0_IN)
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND2_FG_TRANSP_HIGH0_TRANSPARENCY_C1_BMSK                  0xfff0000
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND2_FG_TRANSP_HIGH0_TRANSPARENCY_C1_SHFT                       0x10
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND2_FG_TRANSP_HIGH0_TRANSPARENCY_C0_BMSK                      0xfff
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND2_FG_TRANSP_HIGH0_TRANSPARENCY_C0_SHFT                        0x0

#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND2_FG_TRANSP_HIGH1_ADDR                                 (MMSS_MDP_VP_0_LAYER_0_REG_BASE      + 0x00000098)
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND2_FG_TRANSP_HIGH1_RMSK                                      0xfff
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND2_FG_TRANSP_HIGH1_IN          \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND2_FG_TRANSP_HIGH1_ADDR, HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND2_FG_TRANSP_HIGH1_RMSK)
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND2_FG_TRANSP_HIGH1_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND2_FG_TRANSP_HIGH1_ADDR, m)
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND2_FG_TRANSP_HIGH1_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND2_FG_TRANSP_HIGH1_ADDR,v)
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND2_FG_TRANSP_HIGH1_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND2_FG_TRANSP_HIGH1_ADDR,m,v,HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND2_FG_TRANSP_HIGH1_IN)
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND2_FG_TRANSP_HIGH1_TRANSPARENCY_C2_BMSK                      0xfff
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND2_FG_TRANSP_HIGH1_TRANSPARENCY_C2_SHFT                        0x0

#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND2_BG_TRANSP_LOW0_ADDR                                  (MMSS_MDP_VP_0_LAYER_0_REG_BASE      + 0x0000009c)
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND2_BG_TRANSP_LOW0_RMSK                                   0xfff0fff
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND2_BG_TRANSP_LOW0_IN          \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND2_BG_TRANSP_LOW0_ADDR, HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND2_BG_TRANSP_LOW0_RMSK)
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND2_BG_TRANSP_LOW0_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND2_BG_TRANSP_LOW0_ADDR, m)
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND2_BG_TRANSP_LOW0_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND2_BG_TRANSP_LOW0_ADDR,v)
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND2_BG_TRANSP_LOW0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND2_BG_TRANSP_LOW0_ADDR,m,v,HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND2_BG_TRANSP_LOW0_IN)
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND2_BG_TRANSP_LOW0_TRANSPARENCY_C1_BMSK                   0xfff0000
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND2_BG_TRANSP_LOW0_TRANSPARENCY_C1_SHFT                        0x10
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND2_BG_TRANSP_LOW0_TRANSPARENCY_C0_BMSK                       0xfff
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND2_BG_TRANSP_LOW0_TRANSPARENCY_C0_SHFT                         0x0

#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND2_BG_TRANSP_LOW1_ADDR                                  (MMSS_MDP_VP_0_LAYER_0_REG_BASE      + 0x000000a0)
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND2_BG_TRANSP_LOW1_RMSK                                       0xfff
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND2_BG_TRANSP_LOW1_IN          \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND2_BG_TRANSP_LOW1_ADDR, HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND2_BG_TRANSP_LOW1_RMSK)
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND2_BG_TRANSP_LOW1_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND2_BG_TRANSP_LOW1_ADDR, m)
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND2_BG_TRANSP_LOW1_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND2_BG_TRANSP_LOW1_ADDR,v)
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND2_BG_TRANSP_LOW1_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND2_BG_TRANSP_LOW1_ADDR,m,v,HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND2_BG_TRANSP_LOW1_IN)
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND2_BG_TRANSP_LOW1_TRANSPARENCY_C2_BMSK                       0xfff
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND2_BG_TRANSP_LOW1_TRANSPARENCY_C2_SHFT                         0x0

#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND2_BG_TRANSP_HIGH0_ADDR                                 (MMSS_MDP_VP_0_LAYER_0_REG_BASE      + 0x000000a4)
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND2_BG_TRANSP_HIGH0_RMSK                                  0xfff0fff
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND2_BG_TRANSP_HIGH0_IN          \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND2_BG_TRANSP_HIGH0_ADDR, HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND2_BG_TRANSP_HIGH0_RMSK)
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND2_BG_TRANSP_HIGH0_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND2_BG_TRANSP_HIGH0_ADDR, m)
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND2_BG_TRANSP_HIGH0_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND2_BG_TRANSP_HIGH0_ADDR,v)
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND2_BG_TRANSP_HIGH0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND2_BG_TRANSP_HIGH0_ADDR,m,v,HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND2_BG_TRANSP_HIGH0_IN)
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND2_BG_TRANSP_HIGH0_TRANSPARENCY_C1_BMSK                  0xfff0000
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND2_BG_TRANSP_HIGH0_TRANSPARENCY_C1_SHFT                       0x10
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND2_BG_TRANSP_HIGH0_TRANSPARENCY_C0_BMSK                      0xfff
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND2_BG_TRANSP_HIGH0_TRANSPARENCY_C0_SHFT                        0x0

#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND2_BG_TRANSP_HIGH1_ADDR                                 (MMSS_MDP_VP_0_LAYER_0_REG_BASE      + 0x000000a8)
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND2_BG_TRANSP_HIGH1_RMSK                                      0xfff
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND2_BG_TRANSP_HIGH1_IN          \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND2_BG_TRANSP_HIGH1_ADDR, HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND2_BG_TRANSP_HIGH1_RMSK)
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND2_BG_TRANSP_HIGH1_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND2_BG_TRANSP_HIGH1_ADDR, m)
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND2_BG_TRANSP_HIGH1_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND2_BG_TRANSP_HIGH1_ADDR,v)
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND2_BG_TRANSP_HIGH1_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND2_BG_TRANSP_HIGH1_ADDR,m,v,HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND2_BG_TRANSP_HIGH1_IN)
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND2_BG_TRANSP_HIGH1_TRANSPARENCY_C2_BMSK                      0xfff
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND2_BG_TRANSP_HIGH1_TRANSPARENCY_C2_SHFT                        0x0

#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND3_OP_ADDR                                              (MMSS_MDP_VP_0_LAYER_0_REG_BASE      + 0x000000b0)
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND3_OP_RMSK                                                  0x3f3f
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND3_OP_IN          \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND3_OP_ADDR, HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND3_OP_RMSK)
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND3_OP_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND3_OP_ADDR, m)
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND3_OP_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND3_OP_ADDR,v)
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND3_OP_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND3_OP_ADDR,m,v,HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND3_OP_IN)
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND3_OP_BG_TRANSP_EN_BMSK                                     0x2000
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND3_OP_BG_TRANSP_EN_SHFT                                        0xd
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND3_OP_BG_INV_MOD_ALPHA_BMSK                                 0x1000
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND3_OP_BG_INV_MOD_ALPHA_SHFT                                    0xc
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND3_OP_BG_MOD_ALPHA_BMSK                                      0x800
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND3_OP_BG_MOD_ALPHA_SHFT                                        0xb
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND3_OP_BG_INV_ALPHA_SEL_BMSK                                  0x400
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND3_OP_BG_INV_ALPHA_SEL_SHFT                                    0xa
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND3_OP_BG_ALPHA_SEL_BMSK                                      0x300
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND3_OP_BG_ALPHA_SEL_SHFT                                        0x8
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND3_OP_FG_TRANSP_EN_BMSK                                       0x20
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND3_OP_FG_TRANSP_EN_SHFT                                        0x5
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND3_OP_FG_INV_MOD_ALPHA_BMSK                                   0x10
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND3_OP_FG_INV_MOD_ALPHA_SHFT                                    0x4
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND3_OP_FG_MOD_ALPHA_BMSK                                        0x8
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND3_OP_FG_MOD_ALPHA_SHFT                                        0x3
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND3_OP_FG_INV_ALPHA_SEL_BMSK                                    0x4
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND3_OP_FG_INV_ALPHA_SEL_SHFT                                    0x2
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND3_OP_FG_ALPHA_SEL_BMSK                                        0x3
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND3_OP_FG_ALPHA_SEL_SHFT                                        0x0

#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND3_FG_ALPHA_ADDR                                        (MMSS_MDP_VP_0_LAYER_0_REG_BASE      + 0x000000b4)
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND3_FG_ALPHA_RMSK                                              0xff
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND3_FG_ALPHA_IN          \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND3_FG_ALPHA_ADDR, HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND3_FG_ALPHA_RMSK)
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND3_FG_ALPHA_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND3_FG_ALPHA_ADDR, m)
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND3_FG_ALPHA_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND3_FG_ALPHA_ADDR,v)
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND3_FG_ALPHA_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND3_FG_ALPHA_ADDR,m,v,HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND3_FG_ALPHA_IN)
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND3_FG_ALPHA_CONSTANT_ALPHA_BMSK                               0xff
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND3_FG_ALPHA_CONSTANT_ALPHA_SHFT                                0x0

#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND3_BG_ALPHA_ADDR                                        (MMSS_MDP_VP_0_LAYER_0_REG_BASE      + 0x000000b8)
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND3_BG_ALPHA_RMSK                                              0xff
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND3_BG_ALPHA_IN          \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND3_BG_ALPHA_ADDR, HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND3_BG_ALPHA_RMSK)
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND3_BG_ALPHA_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND3_BG_ALPHA_ADDR, m)
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND3_BG_ALPHA_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND3_BG_ALPHA_ADDR,v)
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND3_BG_ALPHA_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND3_BG_ALPHA_ADDR,m,v,HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND3_BG_ALPHA_IN)
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND3_BG_ALPHA_CONSTANT_ALPHA_BMSK                               0xff
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND3_BG_ALPHA_CONSTANT_ALPHA_SHFT                                0x0

#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND3_FG_TRANSP_LOW0_ADDR                                  (MMSS_MDP_VP_0_LAYER_0_REG_BASE      + 0x000000bc)
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND3_FG_TRANSP_LOW0_RMSK                                   0xfff0fff
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND3_FG_TRANSP_LOW0_IN          \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND3_FG_TRANSP_LOW0_ADDR, HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND3_FG_TRANSP_LOW0_RMSK)
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND3_FG_TRANSP_LOW0_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND3_FG_TRANSP_LOW0_ADDR, m)
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND3_FG_TRANSP_LOW0_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND3_FG_TRANSP_LOW0_ADDR,v)
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND3_FG_TRANSP_LOW0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND3_FG_TRANSP_LOW0_ADDR,m,v,HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND3_FG_TRANSP_LOW0_IN)
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND3_FG_TRANSP_LOW0_TRANSPARENCY_C1_BMSK                   0xfff0000
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND3_FG_TRANSP_LOW0_TRANSPARENCY_C1_SHFT                        0x10
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND3_FG_TRANSP_LOW0_TRANSPARENCY_C0_BMSK                       0xfff
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND3_FG_TRANSP_LOW0_TRANSPARENCY_C0_SHFT                         0x0

#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND3_FG_TRANSP_LOW1_ADDR                                  (MMSS_MDP_VP_0_LAYER_0_REG_BASE      + 0x000000c0)
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND3_FG_TRANSP_LOW1_RMSK                                       0xfff
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND3_FG_TRANSP_LOW1_IN          \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND3_FG_TRANSP_LOW1_ADDR, HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND3_FG_TRANSP_LOW1_RMSK)
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND3_FG_TRANSP_LOW1_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND3_FG_TRANSP_LOW1_ADDR, m)
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND3_FG_TRANSP_LOW1_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND3_FG_TRANSP_LOW1_ADDR,v)
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND3_FG_TRANSP_LOW1_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND3_FG_TRANSP_LOW1_ADDR,m,v,HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND3_FG_TRANSP_LOW1_IN)
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND3_FG_TRANSP_LOW1_TRANSPARENCY_C2_BMSK                       0xfff
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND3_FG_TRANSP_LOW1_TRANSPARENCY_C2_SHFT                         0x0

#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND3_FG_TRANSP_HIGH0_ADDR                                 (MMSS_MDP_VP_0_LAYER_0_REG_BASE      + 0x000000c4)
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND3_FG_TRANSP_HIGH0_RMSK                                  0xfff0fff
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND3_FG_TRANSP_HIGH0_IN          \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND3_FG_TRANSP_HIGH0_ADDR, HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND3_FG_TRANSP_HIGH0_RMSK)
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND3_FG_TRANSP_HIGH0_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND3_FG_TRANSP_HIGH0_ADDR, m)
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND3_FG_TRANSP_HIGH0_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND3_FG_TRANSP_HIGH0_ADDR,v)
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND3_FG_TRANSP_HIGH0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND3_FG_TRANSP_HIGH0_ADDR,m,v,HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND3_FG_TRANSP_HIGH0_IN)
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND3_FG_TRANSP_HIGH0_TRANSPARENCY_C1_BMSK                  0xfff0000
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND3_FG_TRANSP_HIGH0_TRANSPARENCY_C1_SHFT                       0x10
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND3_FG_TRANSP_HIGH0_TRANSPARENCY_C0_BMSK                      0xfff
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND3_FG_TRANSP_HIGH0_TRANSPARENCY_C0_SHFT                        0x0

#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND3_FG_TRANSP_HIGH1_ADDR                                 (MMSS_MDP_VP_0_LAYER_0_REG_BASE      + 0x000000c8)
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND3_FG_TRANSP_HIGH1_RMSK                                      0xfff
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND3_FG_TRANSP_HIGH1_IN          \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND3_FG_TRANSP_HIGH1_ADDR, HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND3_FG_TRANSP_HIGH1_RMSK)
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND3_FG_TRANSP_HIGH1_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND3_FG_TRANSP_HIGH1_ADDR, m)
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND3_FG_TRANSP_HIGH1_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND3_FG_TRANSP_HIGH1_ADDR,v)
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND3_FG_TRANSP_HIGH1_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND3_FG_TRANSP_HIGH1_ADDR,m,v,HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND3_FG_TRANSP_HIGH1_IN)
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND3_FG_TRANSP_HIGH1_TRANSPARENCY_C2_BMSK                      0xfff
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND3_FG_TRANSP_HIGH1_TRANSPARENCY_C2_SHFT                        0x0

#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND3_BG_TRANSP_LOW0_ADDR                                  (MMSS_MDP_VP_0_LAYER_0_REG_BASE      + 0x000000cc)
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND3_BG_TRANSP_LOW0_RMSK                                   0xfff0fff
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND3_BG_TRANSP_LOW0_IN          \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND3_BG_TRANSP_LOW0_ADDR, HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND3_BG_TRANSP_LOW0_RMSK)
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND3_BG_TRANSP_LOW0_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND3_BG_TRANSP_LOW0_ADDR, m)
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND3_BG_TRANSP_LOW0_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND3_BG_TRANSP_LOW0_ADDR,v)
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND3_BG_TRANSP_LOW0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND3_BG_TRANSP_LOW0_ADDR,m,v,HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND3_BG_TRANSP_LOW0_IN)
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND3_BG_TRANSP_LOW0_TRANSPARENCY_C1_BMSK                   0xfff0000
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND3_BG_TRANSP_LOW0_TRANSPARENCY_C1_SHFT                        0x10
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND3_BG_TRANSP_LOW0_TRANSPARENCY_C0_BMSK                       0xfff
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND3_BG_TRANSP_LOW0_TRANSPARENCY_C0_SHFT                         0x0

#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND3_BG_TRANSP_LOW1_ADDR                                  (MMSS_MDP_VP_0_LAYER_0_REG_BASE      + 0x000000d0)
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND3_BG_TRANSP_LOW1_RMSK                                       0xfff
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND3_BG_TRANSP_LOW1_IN          \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND3_BG_TRANSP_LOW1_ADDR, HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND3_BG_TRANSP_LOW1_RMSK)
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND3_BG_TRANSP_LOW1_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND3_BG_TRANSP_LOW1_ADDR, m)
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND3_BG_TRANSP_LOW1_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND3_BG_TRANSP_LOW1_ADDR,v)
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND3_BG_TRANSP_LOW1_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND3_BG_TRANSP_LOW1_ADDR,m,v,HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND3_BG_TRANSP_LOW1_IN)
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND3_BG_TRANSP_LOW1_TRANSPARENCY_C2_BMSK                       0xfff
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND3_BG_TRANSP_LOW1_TRANSPARENCY_C2_SHFT                         0x0

#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND3_BG_TRANSP_HIGH0_ADDR                                 (MMSS_MDP_VP_0_LAYER_0_REG_BASE      + 0x000000d4)
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND3_BG_TRANSP_HIGH0_RMSK                                  0xfff0fff
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND3_BG_TRANSP_HIGH0_IN          \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND3_BG_TRANSP_HIGH0_ADDR, HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND3_BG_TRANSP_HIGH0_RMSK)
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND3_BG_TRANSP_HIGH0_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND3_BG_TRANSP_HIGH0_ADDR, m)
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND3_BG_TRANSP_HIGH0_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND3_BG_TRANSP_HIGH0_ADDR,v)
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND3_BG_TRANSP_HIGH0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND3_BG_TRANSP_HIGH0_ADDR,m,v,HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND3_BG_TRANSP_HIGH0_IN)
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND3_BG_TRANSP_HIGH0_TRANSPARENCY_C1_BMSK                  0xfff0000
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND3_BG_TRANSP_HIGH0_TRANSPARENCY_C1_SHFT                       0x10
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND3_BG_TRANSP_HIGH0_TRANSPARENCY_C0_BMSK                      0xfff
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND3_BG_TRANSP_HIGH0_TRANSPARENCY_C0_SHFT                        0x0

#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND3_BG_TRANSP_HIGH1_ADDR                                 (MMSS_MDP_VP_0_LAYER_0_REG_BASE      + 0x000000d8)
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND3_BG_TRANSP_HIGH1_RMSK                                      0xfff
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND3_BG_TRANSP_HIGH1_IN          \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND3_BG_TRANSP_HIGH1_ADDR, HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND3_BG_TRANSP_HIGH1_RMSK)
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND3_BG_TRANSP_HIGH1_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND3_BG_TRANSP_HIGH1_ADDR, m)
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND3_BG_TRANSP_HIGH1_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND3_BG_TRANSP_HIGH1_ADDR,v)
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND3_BG_TRANSP_HIGH1_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND3_BG_TRANSP_HIGH1_ADDR,m,v,HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND3_BG_TRANSP_HIGH1_IN)
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND3_BG_TRANSP_HIGH1_TRANSPARENCY_C2_BMSK                      0xfff
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND3_BG_TRANSP_HIGH1_TRANSPARENCY_C2_SHFT                        0x0

#define HWIO_MMSS_MDP_VP_0_LAYER_0_CURSOR_STRIDE_ADDR                                          (MMSS_MDP_VP_0_LAYER_0_REG_BASE      + 0x000000dc)
#define HWIO_MMSS_MDP_VP_0_LAYER_0_CURSOR_STRIDE_RMSK                                              0xffff
#define HWIO_MMSS_MDP_VP_0_LAYER_0_CURSOR_STRIDE_IN          \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_LAYER_0_CURSOR_STRIDE_ADDR, HWIO_MMSS_MDP_VP_0_LAYER_0_CURSOR_STRIDE_RMSK)
#define HWIO_MMSS_MDP_VP_0_LAYER_0_CURSOR_STRIDE_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_LAYER_0_CURSOR_STRIDE_ADDR, m)
#define HWIO_MMSS_MDP_VP_0_LAYER_0_CURSOR_STRIDE_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_VP_0_LAYER_0_CURSOR_STRIDE_ADDR,v)
#define HWIO_MMSS_MDP_VP_0_LAYER_0_CURSOR_STRIDE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_VP_0_LAYER_0_CURSOR_STRIDE_ADDR,m,v,HWIO_MMSS_MDP_VP_0_LAYER_0_CURSOR_STRIDE_IN)
#define HWIO_MMSS_MDP_VP_0_LAYER_0_CURSOR_STRIDE_STRIDE_BMSK                                       0xffff
#define HWIO_MMSS_MDP_VP_0_LAYER_0_CURSOR_STRIDE_STRIDE_SHFT                                          0x0

#define HWIO_MMSS_MDP_VP_0_LAYER_0_CURSOR_IMG_SIZE_ADDR                                        (MMSS_MDP_VP_0_LAYER_0_REG_BASE      + 0x000000e0)
#define HWIO_MMSS_MDP_VP_0_LAYER_0_CURSOR_IMG_SIZE_RMSK                                        0xffffffff
#define HWIO_MMSS_MDP_VP_0_LAYER_0_CURSOR_IMG_SIZE_IN          \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_LAYER_0_CURSOR_IMG_SIZE_ADDR, HWIO_MMSS_MDP_VP_0_LAYER_0_CURSOR_IMG_SIZE_RMSK)
#define HWIO_MMSS_MDP_VP_0_LAYER_0_CURSOR_IMG_SIZE_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_LAYER_0_CURSOR_IMG_SIZE_ADDR, m)
#define HWIO_MMSS_MDP_VP_0_LAYER_0_CURSOR_IMG_SIZE_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_VP_0_LAYER_0_CURSOR_IMG_SIZE_ADDR,v)
#define HWIO_MMSS_MDP_VP_0_LAYER_0_CURSOR_IMG_SIZE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_VP_0_LAYER_0_CURSOR_IMG_SIZE_ADDR,m,v,HWIO_MMSS_MDP_VP_0_LAYER_0_CURSOR_IMG_SIZE_IN)
#define HWIO_MMSS_MDP_VP_0_LAYER_0_CURSOR_IMG_SIZE_SRC_H_BMSK                                  0xffff0000
#define HWIO_MMSS_MDP_VP_0_LAYER_0_CURSOR_IMG_SIZE_SRC_H_SHFT                                        0x10
#define HWIO_MMSS_MDP_VP_0_LAYER_0_CURSOR_IMG_SIZE_SRC_W_BMSK                                      0xffff
#define HWIO_MMSS_MDP_VP_0_LAYER_0_CURSOR_IMG_SIZE_SRC_W_SHFT                                         0x0

#define HWIO_MMSS_MDP_VP_0_LAYER_0_CURSOR_SIZE_ADDR                                            (MMSS_MDP_VP_0_LAYER_0_REG_BASE      + 0x000000e4)
#define HWIO_MMSS_MDP_VP_0_LAYER_0_CURSOR_SIZE_RMSK                                            0xffffffff
#define HWIO_MMSS_MDP_VP_0_LAYER_0_CURSOR_SIZE_IN          \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_LAYER_0_CURSOR_SIZE_ADDR, HWIO_MMSS_MDP_VP_0_LAYER_0_CURSOR_SIZE_RMSK)
#define HWIO_MMSS_MDP_VP_0_LAYER_0_CURSOR_SIZE_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_LAYER_0_CURSOR_SIZE_ADDR, m)
#define HWIO_MMSS_MDP_VP_0_LAYER_0_CURSOR_SIZE_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_VP_0_LAYER_0_CURSOR_SIZE_ADDR,v)
#define HWIO_MMSS_MDP_VP_0_LAYER_0_CURSOR_SIZE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_VP_0_LAYER_0_CURSOR_SIZE_ADDR,m,v,HWIO_MMSS_MDP_VP_0_LAYER_0_CURSOR_SIZE_IN)
#define HWIO_MMSS_MDP_VP_0_LAYER_0_CURSOR_SIZE_ROI_H_BMSK                                      0xffff0000
#define HWIO_MMSS_MDP_VP_0_LAYER_0_CURSOR_SIZE_ROI_H_SHFT                                            0x10
#define HWIO_MMSS_MDP_VP_0_LAYER_0_CURSOR_SIZE_ROI_W_BMSK                                          0xffff
#define HWIO_MMSS_MDP_VP_0_LAYER_0_CURSOR_SIZE_ROI_W_SHFT                                             0x0

#define HWIO_MMSS_MDP_VP_0_LAYER_0_CURSOR_XY_ADDR                                              (MMSS_MDP_VP_0_LAYER_0_REG_BASE      + 0x000000e8)
#define HWIO_MMSS_MDP_VP_0_LAYER_0_CURSOR_XY_RMSK                                              0xffffffff
#define HWIO_MMSS_MDP_VP_0_LAYER_0_CURSOR_XY_IN          \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_LAYER_0_CURSOR_XY_ADDR, HWIO_MMSS_MDP_VP_0_LAYER_0_CURSOR_XY_RMSK)
#define HWIO_MMSS_MDP_VP_0_LAYER_0_CURSOR_XY_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_LAYER_0_CURSOR_XY_ADDR, m)
#define HWIO_MMSS_MDP_VP_0_LAYER_0_CURSOR_XY_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_VP_0_LAYER_0_CURSOR_XY_ADDR,v)
#define HWIO_MMSS_MDP_VP_0_LAYER_0_CURSOR_XY_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_VP_0_LAYER_0_CURSOR_XY_ADDR,m,v,HWIO_MMSS_MDP_VP_0_LAYER_0_CURSOR_XY_IN)
#define HWIO_MMSS_MDP_VP_0_LAYER_0_CURSOR_XY_SRC_Y_BMSK                                        0xffff0000
#define HWIO_MMSS_MDP_VP_0_LAYER_0_CURSOR_XY_SRC_Y_SHFT                                              0x10
#define HWIO_MMSS_MDP_VP_0_LAYER_0_CURSOR_XY_SRC_X_BMSK                                            0xffff
#define HWIO_MMSS_MDP_VP_0_LAYER_0_CURSOR_XY_SRC_X_SHFT                                               0x0

#define HWIO_MMSS_MDP_VP_0_LAYER_0_CURSOR_FORMAT_ADDR                                          (MMSS_MDP_VP_0_LAYER_0_REG_BASE      + 0x000000ec)
#define HWIO_MMSS_MDP_VP_0_LAYER_0_CURSOR_FORMAT_RMSK                                                 0x7
#define HWIO_MMSS_MDP_VP_0_LAYER_0_CURSOR_FORMAT_IN          \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_LAYER_0_CURSOR_FORMAT_ADDR, HWIO_MMSS_MDP_VP_0_LAYER_0_CURSOR_FORMAT_RMSK)
#define HWIO_MMSS_MDP_VP_0_LAYER_0_CURSOR_FORMAT_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_LAYER_0_CURSOR_FORMAT_ADDR, m)
#define HWIO_MMSS_MDP_VP_0_LAYER_0_CURSOR_FORMAT_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_VP_0_LAYER_0_CURSOR_FORMAT_ADDR,v)
#define HWIO_MMSS_MDP_VP_0_LAYER_0_CURSOR_FORMAT_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_VP_0_LAYER_0_CURSOR_FORMAT_ADDR,m,v,HWIO_MMSS_MDP_VP_0_LAYER_0_CURSOR_FORMAT_IN)
#define HWIO_MMSS_MDP_VP_0_LAYER_0_CURSOR_FORMAT_FORMAT_BMSK                                          0x7
#define HWIO_MMSS_MDP_VP_0_LAYER_0_CURSOR_FORMAT_FORMAT_SHFT                                          0x0

#define HWIO_MMSS_MDP_VP_0_LAYER_0_CURSOR_BASE_ADDR_ADDR                                       (MMSS_MDP_VP_0_LAYER_0_REG_BASE      + 0x000000f0)
#define HWIO_MMSS_MDP_VP_0_LAYER_0_CURSOR_BASE_ADDR_RMSK                                       0xffffffff
#define HWIO_MMSS_MDP_VP_0_LAYER_0_CURSOR_BASE_ADDR_IN          \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_LAYER_0_CURSOR_BASE_ADDR_ADDR, HWIO_MMSS_MDP_VP_0_LAYER_0_CURSOR_BASE_ADDR_RMSK)
#define HWIO_MMSS_MDP_VP_0_LAYER_0_CURSOR_BASE_ADDR_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_LAYER_0_CURSOR_BASE_ADDR_ADDR, m)
#define HWIO_MMSS_MDP_VP_0_LAYER_0_CURSOR_BASE_ADDR_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_VP_0_LAYER_0_CURSOR_BASE_ADDR_ADDR,v)
#define HWIO_MMSS_MDP_VP_0_LAYER_0_CURSOR_BASE_ADDR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_VP_0_LAYER_0_CURSOR_BASE_ADDR_ADDR,m,v,HWIO_MMSS_MDP_VP_0_LAYER_0_CURSOR_BASE_ADDR_IN)
#define HWIO_MMSS_MDP_VP_0_LAYER_0_CURSOR_BASE_ADDR_ADDR_BMSK                                  0xffffffff
#define HWIO_MMSS_MDP_VP_0_LAYER_0_CURSOR_BASE_ADDR_ADDR_SHFT                                         0x0

#define HWIO_MMSS_MDP_VP_0_LAYER_0_CURSOR_START_XY_ADDR                                        (MMSS_MDP_VP_0_LAYER_0_REG_BASE      + 0x000000f4)
#define HWIO_MMSS_MDP_VP_0_LAYER_0_CURSOR_START_XY_RMSK                                        0xffffffff
#define HWIO_MMSS_MDP_VP_0_LAYER_0_CURSOR_START_XY_IN          \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_LAYER_0_CURSOR_START_XY_ADDR, HWIO_MMSS_MDP_VP_0_LAYER_0_CURSOR_START_XY_RMSK)
#define HWIO_MMSS_MDP_VP_0_LAYER_0_CURSOR_START_XY_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_LAYER_0_CURSOR_START_XY_ADDR, m)
#define HWIO_MMSS_MDP_VP_0_LAYER_0_CURSOR_START_XY_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_VP_0_LAYER_0_CURSOR_START_XY_ADDR,v)
#define HWIO_MMSS_MDP_VP_0_LAYER_0_CURSOR_START_XY_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_VP_0_LAYER_0_CURSOR_START_XY_ADDR,m,v,HWIO_MMSS_MDP_VP_0_LAYER_0_CURSOR_START_XY_IN)
#define HWIO_MMSS_MDP_VP_0_LAYER_0_CURSOR_START_XY_Y_START_BMSK                                0xffff0000
#define HWIO_MMSS_MDP_VP_0_LAYER_0_CURSOR_START_XY_Y_START_SHFT                                      0x10
#define HWIO_MMSS_MDP_VP_0_LAYER_0_CURSOR_START_XY_X_START_BMSK                                    0xffff
#define HWIO_MMSS_MDP_VP_0_LAYER_0_CURSOR_START_XY_X_START_SHFT                                       0x0

#define HWIO_MMSS_MDP_VP_0_LAYER_0_CURSOR_BLEND_CONFIG_ADDR                                    (MMSS_MDP_VP_0_LAYER_0_REG_BASE      + 0x000000f8)
#define HWIO_MMSS_MDP_VP_0_LAYER_0_CURSOR_BLEND_CONFIG_RMSK                                           0xf
#define HWIO_MMSS_MDP_VP_0_LAYER_0_CURSOR_BLEND_CONFIG_IN          \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_LAYER_0_CURSOR_BLEND_CONFIG_ADDR, HWIO_MMSS_MDP_VP_0_LAYER_0_CURSOR_BLEND_CONFIG_RMSK)
#define HWIO_MMSS_MDP_VP_0_LAYER_0_CURSOR_BLEND_CONFIG_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_LAYER_0_CURSOR_BLEND_CONFIG_ADDR, m)
#define HWIO_MMSS_MDP_VP_0_LAYER_0_CURSOR_BLEND_CONFIG_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_VP_0_LAYER_0_CURSOR_BLEND_CONFIG_ADDR,v)
#define HWIO_MMSS_MDP_VP_0_LAYER_0_CURSOR_BLEND_CONFIG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_VP_0_LAYER_0_CURSOR_BLEND_CONFIG_ADDR,m,v,HWIO_MMSS_MDP_VP_0_LAYER_0_CURSOR_BLEND_CONFIG_IN)
#define HWIO_MMSS_MDP_VP_0_LAYER_0_CURSOR_BLEND_CONFIG_BLEND_TRANSP_EN_BMSK                           0x8
#define HWIO_MMSS_MDP_VP_0_LAYER_0_CURSOR_BLEND_CONFIG_BLEND_TRANSP_EN_SHFT                           0x3
#define HWIO_MMSS_MDP_VP_0_LAYER_0_CURSOR_BLEND_CONFIG_BLEND_ALPHA_SEL_BMSK                           0x6
#define HWIO_MMSS_MDP_VP_0_LAYER_0_CURSOR_BLEND_CONFIG_BLEND_ALPHA_SEL_SHFT                           0x1
#define HWIO_MMSS_MDP_VP_0_LAYER_0_CURSOR_BLEND_CONFIG_BLEND_EN_BMSK                                  0x1
#define HWIO_MMSS_MDP_VP_0_LAYER_0_CURSOR_BLEND_CONFIG_BLEND_EN_SHFT                                  0x0

#define HWIO_MMSS_MDP_VP_0_LAYER_0_CURSOR_BLEND_PARAM_ADDR                                     (MMSS_MDP_VP_0_LAYER_0_REG_BASE      + 0x000000fc)
#define HWIO_MMSS_MDP_VP_0_LAYER_0_CURSOR_BLEND_PARAM_RMSK                                           0xff
#define HWIO_MMSS_MDP_VP_0_LAYER_0_CURSOR_BLEND_PARAM_IN          \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_LAYER_0_CURSOR_BLEND_PARAM_ADDR, HWIO_MMSS_MDP_VP_0_LAYER_0_CURSOR_BLEND_PARAM_RMSK)
#define HWIO_MMSS_MDP_VP_0_LAYER_0_CURSOR_BLEND_PARAM_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_LAYER_0_CURSOR_BLEND_PARAM_ADDR, m)
#define HWIO_MMSS_MDP_VP_0_LAYER_0_CURSOR_BLEND_PARAM_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_VP_0_LAYER_0_CURSOR_BLEND_PARAM_ADDR,v)
#define HWIO_MMSS_MDP_VP_0_LAYER_0_CURSOR_BLEND_PARAM_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_VP_0_LAYER_0_CURSOR_BLEND_PARAM_ADDR,m,v,HWIO_MMSS_MDP_VP_0_LAYER_0_CURSOR_BLEND_PARAM_IN)
#define HWIO_MMSS_MDP_VP_0_LAYER_0_CURSOR_BLEND_PARAM_CONSTANT_ALPHA_BMSK                            0xff
#define HWIO_MMSS_MDP_VP_0_LAYER_0_CURSOR_BLEND_PARAM_CONSTANT_ALPHA_SHFT                             0x0

#define HWIO_MMSS_MDP_VP_0_LAYER_0_CURSOR_BLEND_TRANSP_LOW0_ADDR                               (MMSS_MDP_VP_0_LAYER_0_REG_BASE      + 0x00000100)
#define HWIO_MMSS_MDP_VP_0_LAYER_0_CURSOR_BLEND_TRANSP_LOW0_RMSK                                0xfff0fff
#define HWIO_MMSS_MDP_VP_0_LAYER_0_CURSOR_BLEND_TRANSP_LOW0_IN          \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_LAYER_0_CURSOR_BLEND_TRANSP_LOW0_ADDR, HWIO_MMSS_MDP_VP_0_LAYER_0_CURSOR_BLEND_TRANSP_LOW0_RMSK)
#define HWIO_MMSS_MDP_VP_0_LAYER_0_CURSOR_BLEND_TRANSP_LOW0_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_LAYER_0_CURSOR_BLEND_TRANSP_LOW0_ADDR, m)
#define HWIO_MMSS_MDP_VP_0_LAYER_0_CURSOR_BLEND_TRANSP_LOW0_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_VP_0_LAYER_0_CURSOR_BLEND_TRANSP_LOW0_ADDR,v)
#define HWIO_MMSS_MDP_VP_0_LAYER_0_CURSOR_BLEND_TRANSP_LOW0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_VP_0_LAYER_0_CURSOR_BLEND_TRANSP_LOW0_ADDR,m,v,HWIO_MMSS_MDP_VP_0_LAYER_0_CURSOR_BLEND_TRANSP_LOW0_IN)
#define HWIO_MMSS_MDP_VP_0_LAYER_0_CURSOR_BLEND_TRANSP_LOW0_TRANSPARENCY_C1_BMSK                0xfff0000
#define HWIO_MMSS_MDP_VP_0_LAYER_0_CURSOR_BLEND_TRANSP_LOW0_TRANSPARENCY_C1_SHFT                     0x10
#define HWIO_MMSS_MDP_VP_0_LAYER_0_CURSOR_BLEND_TRANSP_LOW0_TRANSPARENCY_C0_BMSK                    0xfff
#define HWIO_MMSS_MDP_VP_0_LAYER_0_CURSOR_BLEND_TRANSP_LOW0_TRANSPARENCY_C0_SHFT                      0x0

#define HWIO_MMSS_MDP_VP_0_LAYER_0_CURSOR_BLEND_TRANSP_LOW1_ADDR                               (MMSS_MDP_VP_0_LAYER_0_REG_BASE      + 0x00000104)
#define HWIO_MMSS_MDP_VP_0_LAYER_0_CURSOR_BLEND_TRANSP_LOW1_RMSK                                    0xfff
#define HWIO_MMSS_MDP_VP_0_LAYER_0_CURSOR_BLEND_TRANSP_LOW1_IN          \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_LAYER_0_CURSOR_BLEND_TRANSP_LOW1_ADDR, HWIO_MMSS_MDP_VP_0_LAYER_0_CURSOR_BLEND_TRANSP_LOW1_RMSK)
#define HWIO_MMSS_MDP_VP_0_LAYER_0_CURSOR_BLEND_TRANSP_LOW1_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_LAYER_0_CURSOR_BLEND_TRANSP_LOW1_ADDR, m)
#define HWIO_MMSS_MDP_VP_0_LAYER_0_CURSOR_BLEND_TRANSP_LOW1_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_VP_0_LAYER_0_CURSOR_BLEND_TRANSP_LOW1_ADDR,v)
#define HWIO_MMSS_MDP_VP_0_LAYER_0_CURSOR_BLEND_TRANSP_LOW1_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_VP_0_LAYER_0_CURSOR_BLEND_TRANSP_LOW1_ADDR,m,v,HWIO_MMSS_MDP_VP_0_LAYER_0_CURSOR_BLEND_TRANSP_LOW1_IN)
#define HWIO_MMSS_MDP_VP_0_LAYER_0_CURSOR_BLEND_TRANSP_LOW1_TRANSPARENCY_C2_BMSK                    0xfff
#define HWIO_MMSS_MDP_VP_0_LAYER_0_CURSOR_BLEND_TRANSP_LOW1_TRANSPARENCY_C2_SHFT                      0x0

#define HWIO_MMSS_MDP_VP_0_LAYER_0_CURSOR_BLEND_TRANSP_HIGH0_ADDR                              (MMSS_MDP_VP_0_LAYER_0_REG_BASE      + 0x00000108)
#define HWIO_MMSS_MDP_VP_0_LAYER_0_CURSOR_BLEND_TRANSP_HIGH0_RMSK                               0xfff0fff
#define HWIO_MMSS_MDP_VP_0_LAYER_0_CURSOR_BLEND_TRANSP_HIGH0_IN          \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_LAYER_0_CURSOR_BLEND_TRANSP_HIGH0_ADDR, HWIO_MMSS_MDP_VP_0_LAYER_0_CURSOR_BLEND_TRANSP_HIGH0_RMSK)
#define HWIO_MMSS_MDP_VP_0_LAYER_0_CURSOR_BLEND_TRANSP_HIGH0_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_LAYER_0_CURSOR_BLEND_TRANSP_HIGH0_ADDR, m)
#define HWIO_MMSS_MDP_VP_0_LAYER_0_CURSOR_BLEND_TRANSP_HIGH0_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_VP_0_LAYER_0_CURSOR_BLEND_TRANSP_HIGH0_ADDR,v)
#define HWIO_MMSS_MDP_VP_0_LAYER_0_CURSOR_BLEND_TRANSP_HIGH0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_VP_0_LAYER_0_CURSOR_BLEND_TRANSP_HIGH0_ADDR,m,v,HWIO_MMSS_MDP_VP_0_LAYER_0_CURSOR_BLEND_TRANSP_HIGH0_IN)
#define HWIO_MMSS_MDP_VP_0_LAYER_0_CURSOR_BLEND_TRANSP_HIGH0_TRANSPARENCY_C1_BMSK               0xfff0000
#define HWIO_MMSS_MDP_VP_0_LAYER_0_CURSOR_BLEND_TRANSP_HIGH0_TRANSPARENCY_C1_SHFT                    0x10
#define HWIO_MMSS_MDP_VP_0_LAYER_0_CURSOR_BLEND_TRANSP_HIGH0_TRANSPARENCY_C0_BMSK                   0xfff
#define HWIO_MMSS_MDP_VP_0_LAYER_0_CURSOR_BLEND_TRANSP_HIGH0_TRANSPARENCY_C0_SHFT                     0x0

#define HWIO_MMSS_MDP_VP_0_LAYER_0_CURSOR_BLEND_TRANSP_HIGH1_ADDR                              (MMSS_MDP_VP_0_LAYER_0_REG_BASE      + 0x0000010c)
#define HWIO_MMSS_MDP_VP_0_LAYER_0_CURSOR_BLEND_TRANSP_HIGH1_RMSK                                   0xfff
#define HWIO_MMSS_MDP_VP_0_LAYER_0_CURSOR_BLEND_TRANSP_HIGH1_IN          \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_LAYER_0_CURSOR_BLEND_TRANSP_HIGH1_ADDR, HWIO_MMSS_MDP_VP_0_LAYER_0_CURSOR_BLEND_TRANSP_HIGH1_RMSK)
#define HWIO_MMSS_MDP_VP_0_LAYER_0_CURSOR_BLEND_TRANSP_HIGH1_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_LAYER_0_CURSOR_BLEND_TRANSP_HIGH1_ADDR, m)
#define HWIO_MMSS_MDP_VP_0_LAYER_0_CURSOR_BLEND_TRANSP_HIGH1_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_VP_0_LAYER_0_CURSOR_BLEND_TRANSP_HIGH1_ADDR,v)
#define HWIO_MMSS_MDP_VP_0_LAYER_0_CURSOR_BLEND_TRANSP_HIGH1_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_VP_0_LAYER_0_CURSOR_BLEND_TRANSP_HIGH1_ADDR,m,v,HWIO_MMSS_MDP_VP_0_LAYER_0_CURSOR_BLEND_TRANSP_HIGH1_IN)
#define HWIO_MMSS_MDP_VP_0_LAYER_0_CURSOR_BLEND_TRANSP_HIGH1_TRANSPARENCY_C2_BMSK                   0xfff
#define HWIO_MMSS_MDP_VP_0_LAYER_0_CURSOR_BLEND_TRANSP_HIGH1_TRANSPARENCY_C2_SHFT                     0x0

#define HWIO_MMSS_MDP_VP_0_LAYER_0_CURSOR_BASE_ADDR_SW_STATUS_ADDR                             (MMSS_MDP_VP_0_LAYER_0_REG_BASE      + 0x00000200)
#define HWIO_MMSS_MDP_VP_0_LAYER_0_CURSOR_BASE_ADDR_SW_STATUS_RMSK                                    0x1
#define HWIO_MMSS_MDP_VP_0_LAYER_0_CURSOR_BASE_ADDR_SW_STATUS_IN          \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_LAYER_0_CURSOR_BASE_ADDR_SW_STATUS_ADDR, HWIO_MMSS_MDP_VP_0_LAYER_0_CURSOR_BASE_ADDR_SW_STATUS_RMSK)
#define HWIO_MMSS_MDP_VP_0_LAYER_0_CURSOR_BASE_ADDR_SW_STATUS_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_LAYER_0_CURSOR_BASE_ADDR_SW_STATUS_ADDR, m)
#define HWIO_MMSS_MDP_VP_0_LAYER_0_CURSOR_BASE_ADDR_SW_STATUS_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_VP_0_LAYER_0_CURSOR_BASE_ADDR_SW_STATUS_ADDR,v)
#define HWIO_MMSS_MDP_VP_0_LAYER_0_CURSOR_BASE_ADDR_SW_STATUS_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_VP_0_LAYER_0_CURSOR_BASE_ADDR_SW_STATUS_ADDR,m,v,HWIO_MMSS_MDP_VP_0_LAYER_0_CURSOR_BASE_ADDR_SW_STATUS_IN)
#define HWIO_MMSS_MDP_VP_0_LAYER_0_CURSOR_BASE_ADDR_SW_STATUS_ADDR_CP_BMSK                            0x1
#define HWIO_MMSS_MDP_VP_0_LAYER_0_CURSOR_BASE_ADDR_SW_STATUS_ADDR_CP_SHFT                            0x0

#define HWIO_MMSS_MDP_VP_0_LAYER_0_CURSOR_FETCH_CONFIG_ADDR                                    (MMSS_MDP_VP_0_LAYER_0_REG_BASE      + 0x00000204)
#define HWIO_MMSS_MDP_VP_0_LAYER_0_CURSOR_FETCH_CONFIG_RMSK                                    0x800313ff
#define HWIO_MMSS_MDP_VP_0_LAYER_0_CURSOR_FETCH_CONFIG_IN          \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_LAYER_0_CURSOR_FETCH_CONFIG_ADDR, HWIO_MMSS_MDP_VP_0_LAYER_0_CURSOR_FETCH_CONFIG_RMSK)
#define HWIO_MMSS_MDP_VP_0_LAYER_0_CURSOR_FETCH_CONFIG_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_LAYER_0_CURSOR_FETCH_CONFIG_ADDR, m)
#define HWIO_MMSS_MDP_VP_0_LAYER_0_CURSOR_FETCH_CONFIG_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_VP_0_LAYER_0_CURSOR_FETCH_CONFIG_ADDR,v)
#define HWIO_MMSS_MDP_VP_0_LAYER_0_CURSOR_FETCH_CONFIG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_VP_0_LAYER_0_CURSOR_FETCH_CONFIG_ADDR,m,v,HWIO_MMSS_MDP_VP_0_LAYER_0_CURSOR_FETCH_CONFIG_IN)
#define HWIO_MMSS_MDP_VP_0_LAYER_0_CURSOR_FETCH_CONFIG_FETCH_OPT_EN_BMSK                       0x80000000
#define HWIO_MMSS_MDP_VP_0_LAYER_0_CURSOR_FETCH_CONFIG_FETCH_OPT_EN_SHFT                             0x1f
#define HWIO_MMSS_MDP_VP_0_LAYER_0_CURSOR_FETCH_CONFIG_TILE_SIZE_BMSK                             0x30000
#define HWIO_MMSS_MDP_VP_0_LAYER_0_CURSOR_FETCH_CONFIG_TILE_SIZE_SHFT                                0x10
#define HWIO_MMSS_MDP_VP_0_LAYER_0_CURSOR_FETCH_CONFIG_ADDR_SYNC_MODE_BMSK                         0x1000
#define HWIO_MMSS_MDP_VP_0_LAYER_0_CURSOR_FETCH_CONFIG_ADDR_SYNC_MODE_SHFT                            0xc
#define HWIO_MMSS_MDP_VP_0_LAYER_0_CURSOR_FETCH_CONFIG_MAL_BMSK                                     0x300
#define HWIO_MMSS_MDP_VP_0_LAYER_0_CURSOR_FETCH_CONFIG_MAL_SHFT                                       0x8
#define HWIO_MMSS_MDP_VP_0_LAYER_0_CURSOR_FETCH_CONFIG_MAX_BURST_SIZE_BMSK                           0xf0
#define HWIO_MMSS_MDP_VP_0_LAYER_0_CURSOR_FETCH_CONFIG_MAX_BURST_SIZE_SHFT                            0x4
#define HWIO_MMSS_MDP_VP_0_LAYER_0_CURSOR_FETCH_CONFIG_REQ_DEPTH_LIMIT_BMSK                           0xf
#define HWIO_MMSS_MDP_VP_0_LAYER_0_CURSOR_FETCH_CONFIG_REQ_DEPTH_LIMIT_SHFT                           0x0

#define HWIO_MMSS_MDP_VP_0_LAYER_0_CURSOR_FETCH_SMP_WR_PLANE0_ADDR                             (MMSS_MDP_VP_0_LAYER_0_REG_BASE      + 0x00000210)
#define HWIO_MMSS_MDP_VP_0_LAYER_0_CURSOR_FETCH_SMP_WR_PLANE0_RMSK                                 0xffff
#define HWIO_MMSS_MDP_VP_0_LAYER_0_CURSOR_FETCH_SMP_WR_PLANE0_IN          \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_LAYER_0_CURSOR_FETCH_SMP_WR_PLANE0_ADDR, HWIO_MMSS_MDP_VP_0_LAYER_0_CURSOR_FETCH_SMP_WR_PLANE0_RMSK)
#define HWIO_MMSS_MDP_VP_0_LAYER_0_CURSOR_FETCH_SMP_WR_PLANE0_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_LAYER_0_CURSOR_FETCH_SMP_WR_PLANE0_ADDR, m)
#define HWIO_MMSS_MDP_VP_0_LAYER_0_CURSOR_FETCH_SMP_WR_PLANE0_COUNT_BMSK                           0xffff
#define HWIO_MMSS_MDP_VP_0_LAYER_0_CURSOR_FETCH_SMP_WR_PLANE0_COUNT_SHFT                              0x0

#define HWIO_MMSS_MDP_VP_0_LAYER_0_CURSOR_SMP_UNPACK_RD_PLANE0_ADDR                            (MMSS_MDP_VP_0_LAYER_0_REG_BASE      + 0x00000214)
#define HWIO_MMSS_MDP_VP_0_LAYER_0_CURSOR_SMP_UNPACK_RD_PLANE0_RMSK                                0xffff
#define HWIO_MMSS_MDP_VP_0_LAYER_0_CURSOR_SMP_UNPACK_RD_PLANE0_IN          \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_LAYER_0_CURSOR_SMP_UNPACK_RD_PLANE0_ADDR, HWIO_MMSS_MDP_VP_0_LAYER_0_CURSOR_SMP_UNPACK_RD_PLANE0_RMSK)
#define HWIO_MMSS_MDP_VP_0_LAYER_0_CURSOR_SMP_UNPACK_RD_PLANE0_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_LAYER_0_CURSOR_SMP_UNPACK_RD_PLANE0_ADDR, m)
#define HWIO_MMSS_MDP_VP_0_LAYER_0_CURSOR_SMP_UNPACK_RD_PLANE0_COUNT_BMSK                          0xffff
#define HWIO_MMSS_MDP_VP_0_LAYER_0_CURSOR_SMP_UNPACK_RD_PLANE0_COUNT_SHFT                             0x0

#define HWIO_MMSS_MDP_VP_0_LAYER_0_CURSOR_REQPRIORITY_FIFO_WATERMARK_0_ADDR                    (MMSS_MDP_VP_0_LAYER_0_REG_BASE      + 0x00000220)
#define HWIO_MMSS_MDP_VP_0_LAYER_0_CURSOR_REQPRIORITY_FIFO_WATERMARK_0_RMSK                        0xffff
#define HWIO_MMSS_MDP_VP_0_LAYER_0_CURSOR_REQPRIORITY_FIFO_WATERMARK_0_IN          \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_LAYER_0_CURSOR_REQPRIORITY_FIFO_WATERMARK_0_ADDR, HWIO_MMSS_MDP_VP_0_LAYER_0_CURSOR_REQPRIORITY_FIFO_WATERMARK_0_RMSK)
#define HWIO_MMSS_MDP_VP_0_LAYER_0_CURSOR_REQPRIORITY_FIFO_WATERMARK_0_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_LAYER_0_CURSOR_REQPRIORITY_FIFO_WATERMARK_0_ADDR, m)
#define HWIO_MMSS_MDP_VP_0_LAYER_0_CURSOR_REQPRIORITY_FIFO_WATERMARK_0_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_VP_0_LAYER_0_CURSOR_REQPRIORITY_FIFO_WATERMARK_0_ADDR,v)
#define HWIO_MMSS_MDP_VP_0_LAYER_0_CURSOR_REQPRIORITY_FIFO_WATERMARK_0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_VP_0_LAYER_0_CURSOR_REQPRIORITY_FIFO_WATERMARK_0_ADDR,m,v,HWIO_MMSS_MDP_VP_0_LAYER_0_CURSOR_REQPRIORITY_FIFO_WATERMARK_0_IN)
#define HWIO_MMSS_MDP_VP_0_LAYER_0_CURSOR_REQPRIORITY_FIFO_WATERMARK_0_WATERMARK_BMSK              0xffff
#define HWIO_MMSS_MDP_VP_0_LAYER_0_CURSOR_REQPRIORITY_FIFO_WATERMARK_0_WATERMARK_SHFT                 0x0

#define HWIO_MMSS_MDP_VP_0_LAYER_0_CURSOR_REQPRIORITY_FIFO_WATERMARK_1_ADDR                    (MMSS_MDP_VP_0_LAYER_0_REG_BASE      + 0x00000224)
#define HWIO_MMSS_MDP_VP_0_LAYER_0_CURSOR_REQPRIORITY_FIFO_WATERMARK_1_RMSK                        0xffff
#define HWIO_MMSS_MDP_VP_0_LAYER_0_CURSOR_REQPRIORITY_FIFO_WATERMARK_1_IN          \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_LAYER_0_CURSOR_REQPRIORITY_FIFO_WATERMARK_1_ADDR, HWIO_MMSS_MDP_VP_0_LAYER_0_CURSOR_REQPRIORITY_FIFO_WATERMARK_1_RMSK)
#define HWIO_MMSS_MDP_VP_0_LAYER_0_CURSOR_REQPRIORITY_FIFO_WATERMARK_1_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_LAYER_0_CURSOR_REQPRIORITY_FIFO_WATERMARK_1_ADDR, m)
#define HWIO_MMSS_MDP_VP_0_LAYER_0_CURSOR_REQPRIORITY_FIFO_WATERMARK_1_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_VP_0_LAYER_0_CURSOR_REQPRIORITY_FIFO_WATERMARK_1_ADDR,v)
#define HWIO_MMSS_MDP_VP_0_LAYER_0_CURSOR_REQPRIORITY_FIFO_WATERMARK_1_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_VP_0_LAYER_0_CURSOR_REQPRIORITY_FIFO_WATERMARK_1_ADDR,m,v,HWIO_MMSS_MDP_VP_0_LAYER_0_CURSOR_REQPRIORITY_FIFO_WATERMARK_1_IN)
#define HWIO_MMSS_MDP_VP_0_LAYER_0_CURSOR_REQPRIORITY_FIFO_WATERMARK_1_WATERMARK_BMSK              0xffff
#define HWIO_MMSS_MDP_VP_0_LAYER_0_CURSOR_REQPRIORITY_FIFO_WATERMARK_1_WATERMARK_SHFT                 0x0

#define HWIO_MMSS_MDP_VP_0_LAYER_0_CURSOR_REQPRIORITY_FIFO_WATERMARK_2_ADDR                    (MMSS_MDP_VP_0_LAYER_0_REG_BASE      + 0x00000228)
#define HWIO_MMSS_MDP_VP_0_LAYER_0_CURSOR_REQPRIORITY_FIFO_WATERMARK_2_RMSK                        0xffff
#define HWIO_MMSS_MDP_VP_0_LAYER_0_CURSOR_REQPRIORITY_FIFO_WATERMARK_2_IN          \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_LAYER_0_CURSOR_REQPRIORITY_FIFO_WATERMARK_2_ADDR, HWIO_MMSS_MDP_VP_0_LAYER_0_CURSOR_REQPRIORITY_FIFO_WATERMARK_2_RMSK)
#define HWIO_MMSS_MDP_VP_0_LAYER_0_CURSOR_REQPRIORITY_FIFO_WATERMARK_2_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_LAYER_0_CURSOR_REQPRIORITY_FIFO_WATERMARK_2_ADDR, m)
#define HWIO_MMSS_MDP_VP_0_LAYER_0_CURSOR_REQPRIORITY_FIFO_WATERMARK_2_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_VP_0_LAYER_0_CURSOR_REQPRIORITY_FIFO_WATERMARK_2_ADDR,v)
#define HWIO_MMSS_MDP_VP_0_LAYER_0_CURSOR_REQPRIORITY_FIFO_WATERMARK_2_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_VP_0_LAYER_0_CURSOR_REQPRIORITY_FIFO_WATERMARK_2_ADDR,m,v,HWIO_MMSS_MDP_VP_0_LAYER_0_CURSOR_REQPRIORITY_FIFO_WATERMARK_2_IN)
#define HWIO_MMSS_MDP_VP_0_LAYER_0_CURSOR_REQPRIORITY_FIFO_WATERMARK_2_WATERMARK_BMSK              0xffff
#define HWIO_MMSS_MDP_VP_0_LAYER_0_CURSOR_REQPRIORITY_FIFO_WATERMARK_2_WATERMARK_SHFT                 0x0

#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND4_OP_ADDR                                              (MMSS_MDP_VP_0_LAYER_0_REG_BASE      + 0x00000230)
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND4_OP_RMSK                                                  0x3f3f
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND4_OP_IN          \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND4_OP_ADDR, HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND4_OP_RMSK)
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND4_OP_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND4_OP_ADDR, m)
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND4_OP_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND4_OP_ADDR,v)
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND4_OP_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND4_OP_ADDR,m,v,HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND4_OP_IN)
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND4_OP_BG_TRANSP_EN_BMSK                                     0x2000
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND4_OP_BG_TRANSP_EN_SHFT                                        0xd
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND4_OP_BG_INV_MOD_ALPHA_BMSK                                 0x1000
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND4_OP_BG_INV_MOD_ALPHA_SHFT                                    0xc
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND4_OP_BG_MOD_ALPHA_BMSK                                      0x800
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND4_OP_BG_MOD_ALPHA_SHFT                                        0xb
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND4_OP_BG_INV_ALPHA_SEL_BMSK                                  0x400
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND4_OP_BG_INV_ALPHA_SEL_SHFT                                    0xa
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND4_OP_BG_ALPHA_SEL_BMSK                                      0x300
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND4_OP_BG_ALPHA_SEL_SHFT                                        0x8
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND4_OP_FG_TRANSP_EN_BMSK                                       0x20
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND4_OP_FG_TRANSP_EN_SHFT                                        0x5
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND4_OP_FG_INV_MOD_ALPHA_BMSK                                   0x10
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND4_OP_FG_INV_MOD_ALPHA_SHFT                                    0x4
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND4_OP_FG_MOD_ALPHA_BMSK                                        0x8
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND4_OP_FG_MOD_ALPHA_SHFT                                        0x3
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND4_OP_FG_INV_ALPHA_SEL_BMSK                                    0x4
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND4_OP_FG_INV_ALPHA_SEL_SHFT                                    0x2
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND4_OP_FG_ALPHA_SEL_BMSK                                        0x3
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND4_OP_FG_ALPHA_SEL_SHFT                                        0x0

#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND4_FG_ALPHA_ADDR                                        (MMSS_MDP_VP_0_LAYER_0_REG_BASE      + 0x00000234)
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND4_FG_ALPHA_RMSK                                              0xff
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND4_FG_ALPHA_IN          \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND4_FG_ALPHA_ADDR, HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND4_FG_ALPHA_RMSK)
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND4_FG_ALPHA_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND4_FG_ALPHA_ADDR, m)
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND4_FG_ALPHA_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND4_FG_ALPHA_ADDR,v)
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND4_FG_ALPHA_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND4_FG_ALPHA_ADDR,m,v,HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND4_FG_ALPHA_IN)
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND4_FG_ALPHA_CONSTANT_ALPHA_BMSK                               0xff
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND4_FG_ALPHA_CONSTANT_ALPHA_SHFT                                0x0

#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND4_BG_ALPHA_ADDR                                        (MMSS_MDP_VP_0_LAYER_0_REG_BASE      + 0x00000238)
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND4_BG_ALPHA_RMSK                                              0xff
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND4_BG_ALPHA_IN          \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND4_BG_ALPHA_ADDR, HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND4_BG_ALPHA_RMSK)
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND4_BG_ALPHA_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND4_BG_ALPHA_ADDR, m)
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND4_BG_ALPHA_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND4_BG_ALPHA_ADDR,v)
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND4_BG_ALPHA_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND4_BG_ALPHA_ADDR,m,v,HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND4_BG_ALPHA_IN)
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND4_BG_ALPHA_CONSTANT_ALPHA_BMSK                               0xff
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND4_BG_ALPHA_CONSTANT_ALPHA_SHFT                                0x0

#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND4_FG_TRANSP_LOW0_ADDR                                  (MMSS_MDP_VP_0_LAYER_0_REG_BASE      + 0x0000023c)
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND4_FG_TRANSP_LOW0_RMSK                                   0xfff0fff
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND4_FG_TRANSP_LOW0_IN          \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND4_FG_TRANSP_LOW0_ADDR, HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND4_FG_TRANSP_LOW0_RMSK)
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND4_FG_TRANSP_LOW0_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND4_FG_TRANSP_LOW0_ADDR, m)
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND4_FG_TRANSP_LOW0_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND4_FG_TRANSP_LOW0_ADDR,v)
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND4_FG_TRANSP_LOW0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND4_FG_TRANSP_LOW0_ADDR,m,v,HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND4_FG_TRANSP_LOW0_IN)
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND4_FG_TRANSP_LOW0_TRANSPARENCY_C1_BMSK                   0xfff0000
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND4_FG_TRANSP_LOW0_TRANSPARENCY_C1_SHFT                        0x10
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND4_FG_TRANSP_LOW0_TRANSPARENCY_C0_BMSK                       0xfff
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND4_FG_TRANSP_LOW0_TRANSPARENCY_C0_SHFT                         0x0

#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND4_FG_TRANSP_LOW1_ADDR                                  (MMSS_MDP_VP_0_LAYER_0_REG_BASE      + 0x00000240)
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND4_FG_TRANSP_LOW1_RMSK                                       0xfff
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND4_FG_TRANSP_LOW1_IN          \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND4_FG_TRANSP_LOW1_ADDR, HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND4_FG_TRANSP_LOW1_RMSK)
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND4_FG_TRANSP_LOW1_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND4_FG_TRANSP_LOW1_ADDR, m)
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND4_FG_TRANSP_LOW1_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND4_FG_TRANSP_LOW1_ADDR,v)
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND4_FG_TRANSP_LOW1_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND4_FG_TRANSP_LOW1_ADDR,m,v,HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND4_FG_TRANSP_LOW1_IN)
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND4_FG_TRANSP_LOW1_TRANSPARENCY_C2_BMSK                       0xfff
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND4_FG_TRANSP_LOW1_TRANSPARENCY_C2_SHFT                         0x0

#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND4_FG_TRANSP_HIGH0_ADDR                                 (MMSS_MDP_VP_0_LAYER_0_REG_BASE      + 0x00000244)
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND4_FG_TRANSP_HIGH0_RMSK                                  0xfff0fff
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND4_FG_TRANSP_HIGH0_IN          \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND4_FG_TRANSP_HIGH0_ADDR, HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND4_FG_TRANSP_HIGH0_RMSK)
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND4_FG_TRANSP_HIGH0_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND4_FG_TRANSP_HIGH0_ADDR, m)
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND4_FG_TRANSP_HIGH0_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND4_FG_TRANSP_HIGH0_ADDR,v)
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND4_FG_TRANSP_HIGH0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND4_FG_TRANSP_HIGH0_ADDR,m,v,HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND4_FG_TRANSP_HIGH0_IN)
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND4_FG_TRANSP_HIGH0_TRANSPARENCY_C1_BMSK                  0xfff0000
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND4_FG_TRANSP_HIGH0_TRANSPARENCY_C1_SHFT                       0x10
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND4_FG_TRANSP_HIGH0_TRANSPARENCY_C0_BMSK                      0xfff
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND4_FG_TRANSP_HIGH0_TRANSPARENCY_C0_SHFT                        0x0

#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND4_FG_TRANSP_HIGH1_ADDR                                 (MMSS_MDP_VP_0_LAYER_0_REG_BASE      + 0x00000248)
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND4_FG_TRANSP_HIGH1_RMSK                                      0xfff
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND4_FG_TRANSP_HIGH1_IN          \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND4_FG_TRANSP_HIGH1_ADDR, HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND4_FG_TRANSP_HIGH1_RMSK)
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND4_FG_TRANSP_HIGH1_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND4_FG_TRANSP_HIGH1_ADDR, m)
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND4_FG_TRANSP_HIGH1_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND4_FG_TRANSP_HIGH1_ADDR,v)
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND4_FG_TRANSP_HIGH1_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND4_FG_TRANSP_HIGH1_ADDR,m,v,HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND4_FG_TRANSP_HIGH1_IN)
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND4_FG_TRANSP_HIGH1_TRANSPARENCY_C2_BMSK                      0xfff
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND4_FG_TRANSP_HIGH1_TRANSPARENCY_C2_SHFT                        0x0

#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND4_BG_TRANSP_LOW0_ADDR                                  (MMSS_MDP_VP_0_LAYER_0_REG_BASE      + 0x0000024c)
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND4_BG_TRANSP_LOW0_RMSK                                   0xfff0fff
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND4_BG_TRANSP_LOW0_IN          \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND4_BG_TRANSP_LOW0_ADDR, HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND4_BG_TRANSP_LOW0_RMSK)
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND4_BG_TRANSP_LOW0_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND4_BG_TRANSP_LOW0_ADDR, m)
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND4_BG_TRANSP_LOW0_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND4_BG_TRANSP_LOW0_ADDR,v)
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND4_BG_TRANSP_LOW0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND4_BG_TRANSP_LOW0_ADDR,m,v,HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND4_BG_TRANSP_LOW0_IN)
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND4_BG_TRANSP_LOW0_TRANSPARENCY_C1_BMSK                   0xfff0000
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND4_BG_TRANSP_LOW0_TRANSPARENCY_C1_SHFT                        0x10
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND4_BG_TRANSP_LOW0_TRANSPARENCY_C0_BMSK                       0xfff
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND4_BG_TRANSP_LOW0_TRANSPARENCY_C0_SHFT                         0x0

#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND4_BG_TRANSP_LOW1_ADDR                                  (MMSS_MDP_VP_0_LAYER_0_REG_BASE      + 0x00000250)
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND4_BG_TRANSP_LOW1_RMSK                                       0xfff
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND4_BG_TRANSP_LOW1_IN          \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND4_BG_TRANSP_LOW1_ADDR, HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND4_BG_TRANSP_LOW1_RMSK)
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND4_BG_TRANSP_LOW1_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND4_BG_TRANSP_LOW1_ADDR, m)
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND4_BG_TRANSP_LOW1_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND4_BG_TRANSP_LOW1_ADDR,v)
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND4_BG_TRANSP_LOW1_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND4_BG_TRANSP_LOW1_ADDR,m,v,HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND4_BG_TRANSP_LOW1_IN)
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND4_BG_TRANSP_LOW1_TRANSPARENCY_C2_BMSK                       0xfff
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND4_BG_TRANSP_LOW1_TRANSPARENCY_C2_SHFT                         0x0

#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND4_BG_TRANSP_HIGH0_ADDR                                 (MMSS_MDP_VP_0_LAYER_0_REG_BASE      + 0x00000254)
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND4_BG_TRANSP_HIGH0_RMSK                                  0xfff0fff
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND4_BG_TRANSP_HIGH0_IN          \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND4_BG_TRANSP_HIGH0_ADDR, HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND4_BG_TRANSP_HIGH0_RMSK)
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND4_BG_TRANSP_HIGH0_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND4_BG_TRANSP_HIGH0_ADDR, m)
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND4_BG_TRANSP_HIGH0_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND4_BG_TRANSP_HIGH0_ADDR,v)
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND4_BG_TRANSP_HIGH0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND4_BG_TRANSP_HIGH0_ADDR,m,v,HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND4_BG_TRANSP_HIGH0_IN)
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND4_BG_TRANSP_HIGH0_TRANSPARENCY_C1_BMSK                  0xfff0000
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND4_BG_TRANSP_HIGH0_TRANSPARENCY_C1_SHFT                       0x10
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND4_BG_TRANSP_HIGH0_TRANSPARENCY_C0_BMSK                      0xfff
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND4_BG_TRANSP_HIGH0_TRANSPARENCY_C0_SHFT                        0x0

#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND4_BG_TRANSP_HIGH1_ADDR                                 (MMSS_MDP_VP_0_LAYER_0_REG_BASE      + 0x00000258)
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND4_BG_TRANSP_HIGH1_RMSK                                      0xfff
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND4_BG_TRANSP_HIGH1_IN          \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND4_BG_TRANSP_HIGH1_ADDR, HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND4_BG_TRANSP_HIGH1_RMSK)
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND4_BG_TRANSP_HIGH1_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND4_BG_TRANSP_HIGH1_ADDR, m)
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND4_BG_TRANSP_HIGH1_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND4_BG_TRANSP_HIGH1_ADDR,v)
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND4_BG_TRANSP_HIGH1_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND4_BG_TRANSP_HIGH1_ADDR,m,v,HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND4_BG_TRANSP_HIGH1_IN)
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND4_BG_TRANSP_HIGH1_TRANSPARENCY_C2_BMSK                      0xfff
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND4_BG_TRANSP_HIGH1_TRANSPARENCY_C2_SHFT                        0x0

#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND5_OP_ADDR                                              (MMSS_MDP_VP_0_LAYER_0_REG_BASE      + 0x00000260)
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND5_OP_RMSK                                                  0x3f3f
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND5_OP_IN          \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND5_OP_ADDR, HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND5_OP_RMSK)
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND5_OP_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND5_OP_ADDR, m)
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND5_OP_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND5_OP_ADDR,v)
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND5_OP_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND5_OP_ADDR,m,v,HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND5_OP_IN)
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND5_OP_BG_TRANSP_EN_BMSK                                     0x2000
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND5_OP_BG_TRANSP_EN_SHFT                                        0xd
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND5_OP_BG_INV_MOD_ALPHA_BMSK                                 0x1000
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND5_OP_BG_INV_MOD_ALPHA_SHFT                                    0xc
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND5_OP_BG_MOD_ALPHA_BMSK                                      0x800
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND5_OP_BG_MOD_ALPHA_SHFT                                        0xb
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND5_OP_BG_INV_ALPHA_SEL_BMSK                                  0x400
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND5_OP_BG_INV_ALPHA_SEL_SHFT                                    0xa
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND5_OP_BG_ALPHA_SEL_BMSK                                      0x300
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND5_OP_BG_ALPHA_SEL_SHFT                                        0x8
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND5_OP_FG_TRANSP_EN_BMSK                                       0x20
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND5_OP_FG_TRANSP_EN_SHFT                                        0x5
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND5_OP_FG_INV_MOD_ALPHA_BMSK                                   0x10
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND5_OP_FG_INV_MOD_ALPHA_SHFT                                    0x4
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND5_OP_FG_MOD_ALPHA_BMSK                                        0x8
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND5_OP_FG_MOD_ALPHA_SHFT                                        0x3
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND5_OP_FG_INV_ALPHA_SEL_BMSK                                    0x4
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND5_OP_FG_INV_ALPHA_SEL_SHFT                                    0x2
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND5_OP_FG_ALPHA_SEL_BMSK                                        0x3
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND5_OP_FG_ALPHA_SEL_SHFT                                        0x0

#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND5_FG_ALPHA_ADDR                                        (MMSS_MDP_VP_0_LAYER_0_REG_BASE      + 0x00000264)
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND5_FG_ALPHA_RMSK                                              0xff
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND5_FG_ALPHA_IN          \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND5_FG_ALPHA_ADDR, HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND5_FG_ALPHA_RMSK)
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND5_FG_ALPHA_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND5_FG_ALPHA_ADDR, m)
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND5_FG_ALPHA_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND5_FG_ALPHA_ADDR,v)
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND5_FG_ALPHA_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND5_FG_ALPHA_ADDR,m,v,HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND5_FG_ALPHA_IN)
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND5_FG_ALPHA_CONSTANT_ALPHA_BMSK                               0xff
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND5_FG_ALPHA_CONSTANT_ALPHA_SHFT                                0x0

#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND5_BG_ALPHA_ADDR                                        (MMSS_MDP_VP_0_LAYER_0_REG_BASE      + 0x00000268)
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND5_BG_ALPHA_RMSK                                              0xff
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND5_BG_ALPHA_IN          \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND5_BG_ALPHA_ADDR, HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND5_BG_ALPHA_RMSK)
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND5_BG_ALPHA_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND5_BG_ALPHA_ADDR, m)
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND5_BG_ALPHA_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND5_BG_ALPHA_ADDR,v)
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND5_BG_ALPHA_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND5_BG_ALPHA_ADDR,m,v,HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND5_BG_ALPHA_IN)
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND5_BG_ALPHA_CONSTANT_ALPHA_BMSK                               0xff
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND5_BG_ALPHA_CONSTANT_ALPHA_SHFT                                0x0

#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND5_FG_TRANSP_LOW0_ADDR                                  (MMSS_MDP_VP_0_LAYER_0_REG_BASE      + 0x0000026c)
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND5_FG_TRANSP_LOW0_RMSK                                   0xfff0fff
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND5_FG_TRANSP_LOW0_IN          \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND5_FG_TRANSP_LOW0_ADDR, HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND5_FG_TRANSP_LOW0_RMSK)
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND5_FG_TRANSP_LOW0_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND5_FG_TRANSP_LOW0_ADDR, m)
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND5_FG_TRANSP_LOW0_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND5_FG_TRANSP_LOW0_ADDR,v)
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND5_FG_TRANSP_LOW0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND5_FG_TRANSP_LOW0_ADDR,m,v,HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND5_FG_TRANSP_LOW0_IN)
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND5_FG_TRANSP_LOW0_TRANSPARENCY_C1_BMSK                   0xfff0000
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND5_FG_TRANSP_LOW0_TRANSPARENCY_C1_SHFT                        0x10
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND5_FG_TRANSP_LOW0_TRANSPARENCY_C0_BMSK                       0xfff
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND5_FG_TRANSP_LOW0_TRANSPARENCY_C0_SHFT                         0x0

#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND5_FG_TRANSP_LOW1_ADDR                                  (MMSS_MDP_VP_0_LAYER_0_REG_BASE      + 0x00000270)
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND5_FG_TRANSP_LOW1_RMSK                                       0xfff
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND5_FG_TRANSP_LOW1_IN          \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND5_FG_TRANSP_LOW1_ADDR, HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND5_FG_TRANSP_LOW1_RMSK)
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND5_FG_TRANSP_LOW1_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND5_FG_TRANSP_LOW1_ADDR, m)
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND5_FG_TRANSP_LOW1_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND5_FG_TRANSP_LOW1_ADDR,v)
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND5_FG_TRANSP_LOW1_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND5_FG_TRANSP_LOW1_ADDR,m,v,HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND5_FG_TRANSP_LOW1_IN)
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND5_FG_TRANSP_LOW1_TRANSPARENCY_C2_BMSK                       0xfff
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND5_FG_TRANSP_LOW1_TRANSPARENCY_C2_SHFT                         0x0

#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND5_FG_TRANSP_HIGH0_ADDR                                 (MMSS_MDP_VP_0_LAYER_0_REG_BASE      + 0x00000274)
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND5_FG_TRANSP_HIGH0_RMSK                                  0xfff0fff
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND5_FG_TRANSP_HIGH0_IN          \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND5_FG_TRANSP_HIGH0_ADDR, HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND5_FG_TRANSP_HIGH0_RMSK)
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND5_FG_TRANSP_HIGH0_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND5_FG_TRANSP_HIGH0_ADDR, m)
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND5_FG_TRANSP_HIGH0_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND5_FG_TRANSP_HIGH0_ADDR,v)
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND5_FG_TRANSP_HIGH0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND5_FG_TRANSP_HIGH0_ADDR,m,v,HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND5_FG_TRANSP_HIGH0_IN)
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND5_FG_TRANSP_HIGH0_TRANSPARENCY_C1_BMSK                  0xfff0000
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND5_FG_TRANSP_HIGH0_TRANSPARENCY_C1_SHFT                       0x10
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND5_FG_TRANSP_HIGH0_TRANSPARENCY_C0_BMSK                      0xfff
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND5_FG_TRANSP_HIGH0_TRANSPARENCY_C0_SHFT                        0x0

#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND5_FG_TRANSP_HIGH1_ADDR                                 (MMSS_MDP_VP_0_LAYER_0_REG_BASE      + 0x00000278)
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND5_FG_TRANSP_HIGH1_RMSK                                      0xfff
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND5_FG_TRANSP_HIGH1_IN          \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND5_FG_TRANSP_HIGH1_ADDR, HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND5_FG_TRANSP_HIGH1_RMSK)
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND5_FG_TRANSP_HIGH1_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND5_FG_TRANSP_HIGH1_ADDR, m)
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND5_FG_TRANSP_HIGH1_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND5_FG_TRANSP_HIGH1_ADDR,v)
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND5_FG_TRANSP_HIGH1_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND5_FG_TRANSP_HIGH1_ADDR,m,v,HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND5_FG_TRANSP_HIGH1_IN)
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND5_FG_TRANSP_HIGH1_TRANSPARENCY_C2_BMSK                      0xfff
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND5_FG_TRANSP_HIGH1_TRANSPARENCY_C2_SHFT                        0x0

#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND5_BG_TRANSP_LOW0_ADDR                                  (MMSS_MDP_VP_0_LAYER_0_REG_BASE      + 0x0000027c)
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND5_BG_TRANSP_LOW0_RMSK                                   0xfff0fff
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND5_BG_TRANSP_LOW0_IN          \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND5_BG_TRANSP_LOW0_ADDR, HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND5_BG_TRANSP_LOW0_RMSK)
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND5_BG_TRANSP_LOW0_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND5_BG_TRANSP_LOW0_ADDR, m)
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND5_BG_TRANSP_LOW0_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND5_BG_TRANSP_LOW0_ADDR,v)
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND5_BG_TRANSP_LOW0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND5_BG_TRANSP_LOW0_ADDR,m,v,HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND5_BG_TRANSP_LOW0_IN)
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND5_BG_TRANSP_LOW0_TRANSPARENCY_C1_BMSK                   0xfff0000
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND5_BG_TRANSP_LOW0_TRANSPARENCY_C1_SHFT                        0x10
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND5_BG_TRANSP_LOW0_TRANSPARENCY_C0_BMSK                       0xfff
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND5_BG_TRANSP_LOW0_TRANSPARENCY_C0_SHFT                         0x0

#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND5_BG_TRANSP_LOW1_ADDR                                  (MMSS_MDP_VP_0_LAYER_0_REG_BASE      + 0x00000280)
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND5_BG_TRANSP_LOW1_RMSK                                       0xfff
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND5_BG_TRANSP_LOW1_IN          \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND5_BG_TRANSP_LOW1_ADDR, HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND5_BG_TRANSP_LOW1_RMSK)
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND5_BG_TRANSP_LOW1_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND5_BG_TRANSP_LOW1_ADDR, m)
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND5_BG_TRANSP_LOW1_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND5_BG_TRANSP_LOW1_ADDR,v)
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND5_BG_TRANSP_LOW1_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND5_BG_TRANSP_LOW1_ADDR,m,v,HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND5_BG_TRANSP_LOW1_IN)
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND5_BG_TRANSP_LOW1_TRANSPARENCY_C2_BMSK                       0xfff
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND5_BG_TRANSP_LOW1_TRANSPARENCY_C2_SHFT                         0x0

#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND5_BG_TRANSP_HIGH0_ADDR                                 (MMSS_MDP_VP_0_LAYER_0_REG_BASE      + 0x00000284)
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND5_BG_TRANSP_HIGH0_RMSK                                  0xfff0fff
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND5_BG_TRANSP_HIGH0_IN          \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND5_BG_TRANSP_HIGH0_ADDR, HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND5_BG_TRANSP_HIGH0_RMSK)
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND5_BG_TRANSP_HIGH0_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND5_BG_TRANSP_HIGH0_ADDR, m)
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND5_BG_TRANSP_HIGH0_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND5_BG_TRANSP_HIGH0_ADDR,v)
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND5_BG_TRANSP_HIGH0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND5_BG_TRANSP_HIGH0_ADDR,m,v,HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND5_BG_TRANSP_HIGH0_IN)
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND5_BG_TRANSP_HIGH0_TRANSPARENCY_C1_BMSK                  0xfff0000
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND5_BG_TRANSP_HIGH0_TRANSPARENCY_C1_SHFT                       0x10
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND5_BG_TRANSP_HIGH0_TRANSPARENCY_C0_BMSK                      0xfff
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND5_BG_TRANSP_HIGH0_TRANSPARENCY_C0_SHFT                        0x0

#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND5_BG_TRANSP_HIGH1_ADDR                                 (MMSS_MDP_VP_0_LAYER_0_REG_BASE      + 0x00000288)
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND5_BG_TRANSP_HIGH1_RMSK                                      0xfff
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND5_BG_TRANSP_HIGH1_IN          \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND5_BG_TRANSP_HIGH1_ADDR, HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND5_BG_TRANSP_HIGH1_RMSK)
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND5_BG_TRANSP_HIGH1_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND5_BG_TRANSP_HIGH1_ADDR, m)
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND5_BG_TRANSP_HIGH1_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND5_BG_TRANSP_HIGH1_ADDR,v)
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND5_BG_TRANSP_HIGH1_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND5_BG_TRANSP_HIGH1_ADDR,m,v,HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND5_BG_TRANSP_HIGH1_IN)
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND5_BG_TRANSP_HIGH1_TRANSPARENCY_C2_BMSK                      0xfff
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND5_BG_TRANSP_HIGH1_TRANSPARENCY_C2_SHFT                        0x0

#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND6_OP_ADDR                                              (MMSS_MDP_VP_0_LAYER_0_REG_BASE      + 0x00000290)
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND6_OP_RMSK                                                  0x3f3f
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND6_OP_IN          \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND6_OP_ADDR, HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND6_OP_RMSK)
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND6_OP_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND6_OP_ADDR, m)
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND6_OP_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND6_OP_ADDR,v)
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND6_OP_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND6_OP_ADDR,m,v,HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND6_OP_IN)
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND6_OP_BG_TRANSP_EN_BMSK                                     0x2000
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND6_OP_BG_TRANSP_EN_SHFT                                        0xd
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND6_OP_BG_INV_MOD_ALPHA_BMSK                                 0x1000
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND6_OP_BG_INV_MOD_ALPHA_SHFT                                    0xc
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND6_OP_BG_MOD_ALPHA_BMSK                                      0x800
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND6_OP_BG_MOD_ALPHA_SHFT                                        0xb
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND6_OP_BG_INV_ALPHA_SEL_BMSK                                  0x400
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND6_OP_BG_INV_ALPHA_SEL_SHFT                                    0xa
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND6_OP_BG_ALPHA_SEL_BMSK                                      0x300
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND6_OP_BG_ALPHA_SEL_SHFT                                        0x8
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND6_OP_FG_TRANSP_EN_BMSK                                       0x20
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND6_OP_FG_TRANSP_EN_SHFT                                        0x5
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND6_OP_FG_INV_MOD_ALPHA_BMSK                                   0x10
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND6_OP_FG_INV_MOD_ALPHA_SHFT                                    0x4
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND6_OP_FG_MOD_ALPHA_BMSK                                        0x8
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND6_OP_FG_MOD_ALPHA_SHFT                                        0x3
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND6_OP_FG_INV_ALPHA_SEL_BMSK                                    0x4
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND6_OP_FG_INV_ALPHA_SEL_SHFT                                    0x2
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND6_OP_FG_ALPHA_SEL_BMSK                                        0x3
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND6_OP_FG_ALPHA_SEL_SHFT                                        0x0

#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND6_FG_ALPHA_ADDR                                        (MMSS_MDP_VP_0_LAYER_0_REG_BASE      + 0x00000294)
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND6_FG_ALPHA_RMSK                                              0xff
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND6_FG_ALPHA_IN          \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND6_FG_ALPHA_ADDR, HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND6_FG_ALPHA_RMSK)
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND6_FG_ALPHA_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND6_FG_ALPHA_ADDR, m)
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND6_FG_ALPHA_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND6_FG_ALPHA_ADDR,v)
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND6_FG_ALPHA_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND6_FG_ALPHA_ADDR,m,v,HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND6_FG_ALPHA_IN)
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND6_FG_ALPHA_CONSTANT_ALPHA_BMSK                               0xff
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND6_FG_ALPHA_CONSTANT_ALPHA_SHFT                                0x0

#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND6_BG_ALPHA_ADDR                                        (MMSS_MDP_VP_0_LAYER_0_REG_BASE      + 0x00000298)
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND6_BG_ALPHA_RMSK                                              0xff
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND6_BG_ALPHA_IN          \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND6_BG_ALPHA_ADDR, HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND6_BG_ALPHA_RMSK)
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND6_BG_ALPHA_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND6_BG_ALPHA_ADDR, m)
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND6_BG_ALPHA_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND6_BG_ALPHA_ADDR,v)
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND6_BG_ALPHA_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND6_BG_ALPHA_ADDR,m,v,HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND6_BG_ALPHA_IN)
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND6_BG_ALPHA_CONSTANT_ALPHA_BMSK                               0xff
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND6_BG_ALPHA_CONSTANT_ALPHA_SHFT                                0x0

#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND6_FG_TRANSP_LOW0_ADDR                                  (MMSS_MDP_VP_0_LAYER_0_REG_BASE      + 0x0000029c)
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND6_FG_TRANSP_LOW0_RMSK                                   0xfff0fff
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND6_FG_TRANSP_LOW0_IN          \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND6_FG_TRANSP_LOW0_ADDR, HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND6_FG_TRANSP_LOW0_RMSK)
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND6_FG_TRANSP_LOW0_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND6_FG_TRANSP_LOW0_ADDR, m)
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND6_FG_TRANSP_LOW0_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND6_FG_TRANSP_LOW0_ADDR,v)
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND6_FG_TRANSP_LOW0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND6_FG_TRANSP_LOW0_ADDR,m,v,HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND6_FG_TRANSP_LOW0_IN)
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND6_FG_TRANSP_LOW0_TRANSPARENCY_C1_BMSK                   0xfff0000
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND6_FG_TRANSP_LOW0_TRANSPARENCY_C1_SHFT                        0x10
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND6_FG_TRANSP_LOW0_TRANSPARENCY_C0_BMSK                       0xfff
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND6_FG_TRANSP_LOW0_TRANSPARENCY_C0_SHFT                         0x0

#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND6_FG_TRANSP_LOW1_ADDR                                  (MMSS_MDP_VP_0_LAYER_0_REG_BASE      + 0x000002a0)
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND6_FG_TRANSP_LOW1_RMSK                                       0xfff
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND6_FG_TRANSP_LOW1_IN          \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND6_FG_TRANSP_LOW1_ADDR, HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND6_FG_TRANSP_LOW1_RMSK)
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND6_FG_TRANSP_LOW1_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND6_FG_TRANSP_LOW1_ADDR, m)
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND6_FG_TRANSP_LOW1_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND6_FG_TRANSP_LOW1_ADDR,v)
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND6_FG_TRANSP_LOW1_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND6_FG_TRANSP_LOW1_ADDR,m,v,HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND6_FG_TRANSP_LOW1_IN)
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND6_FG_TRANSP_LOW1_TRANSPARENCY_C2_BMSK                       0xfff
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND6_FG_TRANSP_LOW1_TRANSPARENCY_C2_SHFT                         0x0

#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND6_FG_TRANSP_HIGH0_ADDR                                 (MMSS_MDP_VP_0_LAYER_0_REG_BASE      + 0x000002a4)
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND6_FG_TRANSP_HIGH0_RMSK                                  0xfff0fff
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND6_FG_TRANSP_HIGH0_IN          \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND6_FG_TRANSP_HIGH0_ADDR, HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND6_FG_TRANSP_HIGH0_RMSK)
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND6_FG_TRANSP_HIGH0_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND6_FG_TRANSP_HIGH0_ADDR, m)
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND6_FG_TRANSP_HIGH0_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND6_FG_TRANSP_HIGH0_ADDR,v)
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND6_FG_TRANSP_HIGH0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND6_FG_TRANSP_HIGH0_ADDR,m,v,HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND6_FG_TRANSP_HIGH0_IN)
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND6_FG_TRANSP_HIGH0_TRANSPARENCY_C1_BMSK                  0xfff0000
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND6_FG_TRANSP_HIGH0_TRANSPARENCY_C1_SHFT                       0x10
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND6_FG_TRANSP_HIGH0_TRANSPARENCY_C0_BMSK                      0xfff
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND6_FG_TRANSP_HIGH0_TRANSPARENCY_C0_SHFT                        0x0

#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND6_FG_TRANSP_HIGH1_ADDR                                 (MMSS_MDP_VP_0_LAYER_0_REG_BASE      + 0x000002a8)
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND6_FG_TRANSP_HIGH1_RMSK                                      0xfff
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND6_FG_TRANSP_HIGH1_IN          \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND6_FG_TRANSP_HIGH1_ADDR, HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND6_FG_TRANSP_HIGH1_RMSK)
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND6_FG_TRANSP_HIGH1_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND6_FG_TRANSP_HIGH1_ADDR, m)
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND6_FG_TRANSP_HIGH1_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND6_FG_TRANSP_HIGH1_ADDR,v)
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND6_FG_TRANSP_HIGH1_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND6_FG_TRANSP_HIGH1_ADDR,m,v,HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND6_FG_TRANSP_HIGH1_IN)
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND6_FG_TRANSP_HIGH1_TRANSPARENCY_C2_BMSK                      0xfff
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND6_FG_TRANSP_HIGH1_TRANSPARENCY_C2_SHFT                        0x0

#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND6_BG_TRANSP_LOW0_ADDR                                  (MMSS_MDP_VP_0_LAYER_0_REG_BASE      + 0x000002ac)
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND6_BG_TRANSP_LOW0_RMSK                                   0xfff0fff
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND6_BG_TRANSP_LOW0_IN          \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND6_BG_TRANSP_LOW0_ADDR, HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND6_BG_TRANSP_LOW0_RMSK)
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND6_BG_TRANSP_LOW0_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND6_BG_TRANSP_LOW0_ADDR, m)
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND6_BG_TRANSP_LOW0_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND6_BG_TRANSP_LOW0_ADDR,v)
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND6_BG_TRANSP_LOW0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND6_BG_TRANSP_LOW0_ADDR,m,v,HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND6_BG_TRANSP_LOW0_IN)
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND6_BG_TRANSP_LOW0_TRANSPARENCY_C1_BMSK                   0xfff0000
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND6_BG_TRANSP_LOW0_TRANSPARENCY_C1_SHFT                        0x10
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND6_BG_TRANSP_LOW0_TRANSPARENCY_C0_BMSK                       0xfff
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND6_BG_TRANSP_LOW0_TRANSPARENCY_C0_SHFT                         0x0

#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND6_BG_TRANSP_LOW1_ADDR                                  (MMSS_MDP_VP_0_LAYER_0_REG_BASE      + 0x000002b0)
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND6_BG_TRANSP_LOW1_RMSK                                       0xfff
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND6_BG_TRANSP_LOW1_IN          \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND6_BG_TRANSP_LOW1_ADDR, HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND6_BG_TRANSP_LOW1_RMSK)
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND6_BG_TRANSP_LOW1_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND6_BG_TRANSP_LOW1_ADDR, m)
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND6_BG_TRANSP_LOW1_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND6_BG_TRANSP_LOW1_ADDR,v)
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND6_BG_TRANSP_LOW1_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND6_BG_TRANSP_LOW1_ADDR,m,v,HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND6_BG_TRANSP_LOW1_IN)
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND6_BG_TRANSP_LOW1_TRANSPARENCY_C2_BMSK                       0xfff
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND6_BG_TRANSP_LOW1_TRANSPARENCY_C2_SHFT                         0x0

#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND6_BG_TRANSP_HIGH0_ADDR                                 (MMSS_MDP_VP_0_LAYER_0_REG_BASE      + 0x000002b4)
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND6_BG_TRANSP_HIGH0_RMSK                                  0xfff0fff
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND6_BG_TRANSP_HIGH0_IN          \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND6_BG_TRANSP_HIGH0_ADDR, HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND6_BG_TRANSP_HIGH0_RMSK)
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND6_BG_TRANSP_HIGH0_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND6_BG_TRANSP_HIGH0_ADDR, m)
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND6_BG_TRANSP_HIGH0_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND6_BG_TRANSP_HIGH0_ADDR,v)
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND6_BG_TRANSP_HIGH0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND6_BG_TRANSP_HIGH0_ADDR,m,v,HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND6_BG_TRANSP_HIGH0_IN)
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND6_BG_TRANSP_HIGH0_TRANSPARENCY_C1_BMSK                  0xfff0000
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND6_BG_TRANSP_HIGH0_TRANSPARENCY_C1_SHFT                       0x10
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND6_BG_TRANSP_HIGH0_TRANSPARENCY_C0_BMSK                      0xfff
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND6_BG_TRANSP_HIGH0_TRANSPARENCY_C0_SHFT                        0x0

#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND6_BG_TRANSP_HIGH1_ADDR                                 (MMSS_MDP_VP_0_LAYER_0_REG_BASE      + 0x000002b8)
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND6_BG_TRANSP_HIGH1_RMSK                                      0xfff
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND6_BG_TRANSP_HIGH1_IN          \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND6_BG_TRANSP_HIGH1_ADDR, HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND6_BG_TRANSP_HIGH1_RMSK)
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND6_BG_TRANSP_HIGH1_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND6_BG_TRANSP_HIGH1_ADDR, m)
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND6_BG_TRANSP_HIGH1_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND6_BG_TRANSP_HIGH1_ADDR,v)
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND6_BG_TRANSP_HIGH1_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND6_BG_TRANSP_HIGH1_ADDR,m,v,HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND6_BG_TRANSP_HIGH1_IN)
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND6_BG_TRANSP_HIGH1_TRANSPARENCY_C2_BMSK                      0xfff
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND6_BG_TRANSP_HIGH1_TRANSPARENCY_C2_SHFT                        0x0

#define HWIO_MMSS_MDP_VP_0_LAYER_0_GC_MISR_CTRL_ADDR                                           (MMSS_MDP_VP_0_LAYER_0_REG_BASE      + 0x00000310)
#define HWIO_MMSS_MDP_VP_0_LAYER_0_GC_MISR_CTRL_RMSK                                           0x8f0007ff
#define HWIO_MMSS_MDP_VP_0_LAYER_0_GC_MISR_CTRL_IN          \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_LAYER_0_GC_MISR_CTRL_ADDR, HWIO_MMSS_MDP_VP_0_LAYER_0_GC_MISR_CTRL_RMSK)
#define HWIO_MMSS_MDP_VP_0_LAYER_0_GC_MISR_CTRL_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_LAYER_0_GC_MISR_CTRL_ADDR, m)
#define HWIO_MMSS_MDP_VP_0_LAYER_0_GC_MISR_CTRL_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_VP_0_LAYER_0_GC_MISR_CTRL_ADDR,v)
#define HWIO_MMSS_MDP_VP_0_LAYER_0_GC_MISR_CTRL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_VP_0_LAYER_0_GC_MISR_CTRL_ADDR,m,v,HWIO_MMSS_MDP_VP_0_LAYER_0_GC_MISR_CTRL_IN)
#define HWIO_MMSS_MDP_VP_0_LAYER_0_GC_MISR_CTRL_RUN_MODE_BMSK                                  0x80000000
#define HWIO_MMSS_MDP_VP_0_LAYER_0_GC_MISR_CTRL_RUN_MODE_SHFT                                        0x1f
#define HWIO_MMSS_MDP_VP_0_LAYER_0_GC_MISR_CTRL_INPUT_SEL_BMSK                                  0xf000000
#define HWIO_MMSS_MDP_VP_0_LAYER_0_GC_MISR_CTRL_INPUT_SEL_SHFT                                       0x18
#define HWIO_MMSS_MDP_VP_0_LAYER_0_GC_MISR_CTRL_STATUS_CLEAR_BMSK                                   0x400
#define HWIO_MMSS_MDP_VP_0_LAYER_0_GC_MISR_CTRL_STATUS_CLEAR_SHFT                                     0xa
#define HWIO_MMSS_MDP_VP_0_LAYER_0_GC_MISR_CTRL_STATUS_BMSK                                         0x200
#define HWIO_MMSS_MDP_VP_0_LAYER_0_GC_MISR_CTRL_STATUS_SHFT                                           0x9
#define HWIO_MMSS_MDP_VP_0_LAYER_0_GC_MISR_CTRL_ENABLE_BMSK                                         0x100
#define HWIO_MMSS_MDP_VP_0_LAYER_0_GC_MISR_CTRL_ENABLE_SHFT                                           0x8
#define HWIO_MMSS_MDP_VP_0_LAYER_0_GC_MISR_CTRL_FRAME_COUNT_BMSK                                     0xff
#define HWIO_MMSS_MDP_VP_0_LAYER_0_GC_MISR_CTRL_FRAME_COUNT_SHFT                                      0x0

#define HWIO_MMSS_MDP_VP_0_LAYER_0_GC_MISR_SIGNATURE_ADDR                                      (MMSS_MDP_VP_0_LAYER_0_REG_BASE      + 0x00000314)
#define HWIO_MMSS_MDP_VP_0_LAYER_0_GC_MISR_SIGNATURE_RMSK                                      0xffffffff
#define HWIO_MMSS_MDP_VP_0_LAYER_0_GC_MISR_SIGNATURE_IN          \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_LAYER_0_GC_MISR_SIGNATURE_ADDR, HWIO_MMSS_MDP_VP_0_LAYER_0_GC_MISR_SIGNATURE_RMSK)
#define HWIO_MMSS_MDP_VP_0_LAYER_0_GC_MISR_SIGNATURE_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_LAYER_0_GC_MISR_SIGNATURE_ADDR, m)
#define HWIO_MMSS_MDP_VP_0_LAYER_0_GC_MISR_SIGNATURE_CAPTURED_BMSK                             0xffffffff
#define HWIO_MMSS_MDP_VP_0_LAYER_0_GC_MISR_SIGNATURE_CAPTURED_SHFT                                    0x0

#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND_CLK_CTRL_ADDR                                         (MMSS_MDP_VP_0_LAYER_0_REG_BASE      + 0x00000318)
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND_CLK_CTRL_RMSK                                                0x3
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND_CLK_CTRL_IN          \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND_CLK_CTRL_ADDR, HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND_CLK_CTRL_RMSK)
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND_CLK_CTRL_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND_CLK_CTRL_ADDR, m)
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND_CLK_CTRL_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND_CLK_CTRL_ADDR,v)
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND_CLK_CTRL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND_CLK_CTRL_ADDR,m,v,HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND_CLK_CTRL_IN)
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND_CLK_CTRL_BLEND_CLK_FORCE_OFF_BMSK                            0x2
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND_CLK_CTRL_BLEND_CLK_FORCE_OFF_SHFT                            0x1
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND_CLK_CTRL_BLEND_CLK_FORCE_ON_BMSK                             0x1
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND_CLK_CTRL_BLEND_CLK_FORCE_ON_SHFT                             0x0

/*----------------------------------------------------------------------------
 * MODULE: MMSS_MDP_VP_0_LAYER_0_PGC
 *--------------------------------------------------------------------------*/

#define HWIO_MMSS_MDP_VP_0_LAYER_0_PGC_MODE_ADDR                            (MMSS_MDP_VP_0_LAYER_0_PGC_REG_BASE      + 0x00000000)
#define HWIO_MMSS_MDP_VP_0_LAYER_0_PGC_MODE_RMSK                                   0x3
#define HWIO_MMSS_MDP_VP_0_LAYER_0_PGC_MODE_IN          \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_LAYER_0_PGC_MODE_ADDR, HWIO_MMSS_MDP_VP_0_LAYER_0_PGC_MODE_RMSK)
#define HWIO_MMSS_MDP_VP_0_LAYER_0_PGC_MODE_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_LAYER_0_PGC_MODE_ADDR, m)
#define HWIO_MMSS_MDP_VP_0_LAYER_0_PGC_MODE_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_VP_0_LAYER_0_PGC_MODE_ADDR,v)
#define HWIO_MMSS_MDP_VP_0_LAYER_0_PGC_MODE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_VP_0_LAYER_0_PGC_MODE_ADDR,m,v,HWIO_MMSS_MDP_VP_0_LAYER_0_PGC_MODE_IN)
#define HWIO_MMSS_MDP_VP_0_LAYER_0_PGC_MODE_PGC_8B_ROUND_BMSK                      0x2
#define HWIO_MMSS_MDP_VP_0_LAYER_0_PGC_MODE_PGC_8B_ROUND_SHFT                      0x1
#define HWIO_MMSS_MDP_VP_0_LAYER_0_PGC_MODE_PGC_EN_BMSK                            0x1
#define HWIO_MMSS_MDP_VP_0_LAYER_0_PGC_MODE_PGC_EN_SHFT                            0x0

#define HWIO_MMSS_MDP_VP_0_LAYER_0_PGC_COLOR0_LUT_ADDR                      (MMSS_MDP_VP_0_LAYER_0_PGC_REG_BASE      + 0x00000004)
#define HWIO_MMSS_MDP_VP_0_LAYER_0_PGC_COLOR0_LUT_RMSK                       0x3ff03ff
#define HWIO_MMSS_MDP_VP_0_LAYER_0_PGC_COLOR0_LUT_IN          \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_LAYER_0_PGC_COLOR0_LUT_ADDR, HWIO_MMSS_MDP_VP_0_LAYER_0_PGC_COLOR0_LUT_RMSK)
#define HWIO_MMSS_MDP_VP_0_LAYER_0_PGC_COLOR0_LUT_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_LAYER_0_PGC_COLOR0_LUT_ADDR, m)
#define HWIO_MMSS_MDP_VP_0_LAYER_0_PGC_COLOR0_LUT_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_VP_0_LAYER_0_PGC_COLOR0_LUT_ADDR,v)
#define HWIO_MMSS_MDP_VP_0_LAYER_0_PGC_COLOR0_LUT_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_VP_0_LAYER_0_PGC_COLOR0_LUT_ADDR,m,v,HWIO_MMSS_MDP_VP_0_LAYER_0_PGC_COLOR0_LUT_IN)
#define HWIO_MMSS_MDP_VP_0_LAYER_0_PGC_COLOR0_LUT_UPPER_VALUE_BMSK           0x3ff0000
#define HWIO_MMSS_MDP_VP_0_LAYER_0_PGC_COLOR0_LUT_UPPER_VALUE_SHFT                0x10
#define HWIO_MMSS_MDP_VP_0_LAYER_0_PGC_COLOR0_LUT_LOWER_VALUE_BMSK               0x3ff
#define HWIO_MMSS_MDP_VP_0_LAYER_0_PGC_COLOR0_LUT_LOWER_VALUE_SHFT                 0x0

#define HWIO_MMSS_MDP_VP_0_LAYER_0_PGC_COLOR0_LUT_INDEX_ADDR                (MMSS_MDP_VP_0_LAYER_0_PGC_REG_BASE      + 0x00000008)
#define HWIO_MMSS_MDP_VP_0_LAYER_0_PGC_COLOR0_LUT_INDEX_RMSK                     0x1ff
#define HWIO_MMSS_MDP_VP_0_LAYER_0_PGC_COLOR0_LUT_INDEX_IN          \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_LAYER_0_PGC_COLOR0_LUT_INDEX_ADDR, HWIO_MMSS_MDP_VP_0_LAYER_0_PGC_COLOR0_LUT_INDEX_RMSK)
#define HWIO_MMSS_MDP_VP_0_LAYER_0_PGC_COLOR0_LUT_INDEX_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_LAYER_0_PGC_COLOR0_LUT_INDEX_ADDR, m)
#define HWIO_MMSS_MDP_VP_0_LAYER_0_PGC_COLOR0_LUT_INDEX_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_VP_0_LAYER_0_PGC_COLOR0_LUT_INDEX_ADDR,v)
#define HWIO_MMSS_MDP_VP_0_LAYER_0_PGC_COLOR0_LUT_INDEX_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_VP_0_LAYER_0_PGC_COLOR0_LUT_INDEX_ADDR,m,v,HWIO_MMSS_MDP_VP_0_LAYER_0_PGC_COLOR0_LUT_INDEX_IN)
#define HWIO_MMSS_MDP_VP_0_LAYER_0_PGC_COLOR0_LUT_INDEX_INDEX_BMSK               0x1ff
#define HWIO_MMSS_MDP_VP_0_LAYER_0_PGC_COLOR0_LUT_INDEX_INDEX_SHFT                 0x0

#define HWIO_MMSS_MDP_VP_0_LAYER_0_PGC_COLOR1_LUT_ADDR                      (MMSS_MDP_VP_0_LAYER_0_PGC_REG_BASE      + 0x0000000c)
#define HWIO_MMSS_MDP_VP_0_LAYER_0_PGC_COLOR1_LUT_RMSK                       0x3ff03ff
#define HWIO_MMSS_MDP_VP_0_LAYER_0_PGC_COLOR1_LUT_IN          \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_LAYER_0_PGC_COLOR1_LUT_ADDR, HWIO_MMSS_MDP_VP_0_LAYER_0_PGC_COLOR1_LUT_RMSK)
#define HWIO_MMSS_MDP_VP_0_LAYER_0_PGC_COLOR1_LUT_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_LAYER_0_PGC_COLOR1_LUT_ADDR, m)
#define HWIO_MMSS_MDP_VP_0_LAYER_0_PGC_COLOR1_LUT_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_VP_0_LAYER_0_PGC_COLOR1_LUT_ADDR,v)
#define HWIO_MMSS_MDP_VP_0_LAYER_0_PGC_COLOR1_LUT_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_VP_0_LAYER_0_PGC_COLOR1_LUT_ADDR,m,v,HWIO_MMSS_MDP_VP_0_LAYER_0_PGC_COLOR1_LUT_IN)
#define HWIO_MMSS_MDP_VP_0_LAYER_0_PGC_COLOR1_LUT_UPPER_VALUE_BMSK           0x3ff0000
#define HWIO_MMSS_MDP_VP_0_LAYER_0_PGC_COLOR1_LUT_UPPER_VALUE_SHFT                0x10
#define HWIO_MMSS_MDP_VP_0_LAYER_0_PGC_COLOR1_LUT_LOWER_VALUE_BMSK               0x3ff
#define HWIO_MMSS_MDP_VP_0_LAYER_0_PGC_COLOR1_LUT_LOWER_VALUE_SHFT                 0x0

#define HWIO_MMSS_MDP_VP_0_LAYER_0_PGC_COLOR1_LUT_INDEX_ADDR                (MMSS_MDP_VP_0_LAYER_0_PGC_REG_BASE      + 0x00000010)
#define HWIO_MMSS_MDP_VP_0_LAYER_0_PGC_COLOR1_LUT_INDEX_RMSK                     0x1ff
#define HWIO_MMSS_MDP_VP_0_LAYER_0_PGC_COLOR1_LUT_INDEX_IN          \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_LAYER_0_PGC_COLOR1_LUT_INDEX_ADDR, HWIO_MMSS_MDP_VP_0_LAYER_0_PGC_COLOR1_LUT_INDEX_RMSK)
#define HWIO_MMSS_MDP_VP_0_LAYER_0_PGC_COLOR1_LUT_INDEX_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_LAYER_0_PGC_COLOR1_LUT_INDEX_ADDR, m)
#define HWIO_MMSS_MDP_VP_0_LAYER_0_PGC_COLOR1_LUT_INDEX_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_VP_0_LAYER_0_PGC_COLOR1_LUT_INDEX_ADDR,v)
#define HWIO_MMSS_MDP_VP_0_LAYER_0_PGC_COLOR1_LUT_INDEX_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_VP_0_LAYER_0_PGC_COLOR1_LUT_INDEX_ADDR,m,v,HWIO_MMSS_MDP_VP_0_LAYER_0_PGC_COLOR1_LUT_INDEX_IN)
#define HWIO_MMSS_MDP_VP_0_LAYER_0_PGC_COLOR1_LUT_INDEX_INDEX_BMSK               0x1ff
#define HWIO_MMSS_MDP_VP_0_LAYER_0_PGC_COLOR1_LUT_INDEX_INDEX_SHFT                 0x0

#define HWIO_MMSS_MDP_VP_0_LAYER_0_PGC_COLOR2_LUT_ADDR                      (MMSS_MDP_VP_0_LAYER_0_PGC_REG_BASE      + 0x00000014)
#define HWIO_MMSS_MDP_VP_0_LAYER_0_PGC_COLOR2_LUT_RMSK                       0x3ff03ff
#define HWIO_MMSS_MDP_VP_0_LAYER_0_PGC_COLOR2_LUT_IN          \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_LAYER_0_PGC_COLOR2_LUT_ADDR, HWIO_MMSS_MDP_VP_0_LAYER_0_PGC_COLOR2_LUT_RMSK)
#define HWIO_MMSS_MDP_VP_0_LAYER_0_PGC_COLOR2_LUT_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_LAYER_0_PGC_COLOR2_LUT_ADDR, m)
#define HWIO_MMSS_MDP_VP_0_LAYER_0_PGC_COLOR2_LUT_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_VP_0_LAYER_0_PGC_COLOR2_LUT_ADDR,v)
#define HWIO_MMSS_MDP_VP_0_LAYER_0_PGC_COLOR2_LUT_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_VP_0_LAYER_0_PGC_COLOR2_LUT_ADDR,m,v,HWIO_MMSS_MDP_VP_0_LAYER_0_PGC_COLOR2_LUT_IN)
#define HWIO_MMSS_MDP_VP_0_LAYER_0_PGC_COLOR2_LUT_UPPER_VALUE_BMSK           0x3ff0000
#define HWIO_MMSS_MDP_VP_0_LAYER_0_PGC_COLOR2_LUT_UPPER_VALUE_SHFT                0x10
#define HWIO_MMSS_MDP_VP_0_LAYER_0_PGC_COLOR2_LUT_LOWER_VALUE_BMSK               0x3ff
#define HWIO_MMSS_MDP_VP_0_LAYER_0_PGC_COLOR2_LUT_LOWER_VALUE_SHFT                 0x0

#define HWIO_MMSS_MDP_VP_0_LAYER_0_PGC_COLOR2_LUT_INDEX_ADDR                (MMSS_MDP_VP_0_LAYER_0_PGC_REG_BASE      + 0x00000018)
#define HWIO_MMSS_MDP_VP_0_LAYER_0_PGC_COLOR2_LUT_INDEX_RMSK                     0x1ff
#define HWIO_MMSS_MDP_VP_0_LAYER_0_PGC_COLOR2_LUT_INDEX_IN          \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_LAYER_0_PGC_COLOR2_LUT_INDEX_ADDR, HWIO_MMSS_MDP_VP_0_LAYER_0_PGC_COLOR2_LUT_INDEX_RMSK)
#define HWIO_MMSS_MDP_VP_0_LAYER_0_PGC_COLOR2_LUT_INDEX_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_LAYER_0_PGC_COLOR2_LUT_INDEX_ADDR, m)
#define HWIO_MMSS_MDP_VP_0_LAYER_0_PGC_COLOR2_LUT_INDEX_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_VP_0_LAYER_0_PGC_COLOR2_LUT_INDEX_ADDR,v)
#define HWIO_MMSS_MDP_VP_0_LAYER_0_PGC_COLOR2_LUT_INDEX_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_VP_0_LAYER_0_PGC_COLOR2_LUT_INDEX_ADDR,m,v,HWIO_MMSS_MDP_VP_0_LAYER_0_PGC_COLOR2_LUT_INDEX_IN)
#define HWIO_MMSS_MDP_VP_0_LAYER_0_PGC_COLOR2_LUT_INDEX_INDEX_BMSK               0x1ff
#define HWIO_MMSS_MDP_VP_0_LAYER_0_PGC_COLOR2_LUT_INDEX_INDEX_SHFT                 0x0

#define HWIO_MMSS_MDP_VP_0_LAYER_0_PGC_LUT_SWAP_ADDR                        (MMSS_MDP_VP_0_LAYER_0_PGC_REG_BASE      + 0x0000001c)
#define HWIO_MMSS_MDP_VP_0_LAYER_0_PGC_LUT_SWAP_RMSK                               0x1
#define HWIO_MMSS_MDP_VP_0_LAYER_0_PGC_LUT_SWAP_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_VP_0_LAYER_0_PGC_LUT_SWAP_ADDR,v)
#define HWIO_MMSS_MDP_VP_0_LAYER_0_PGC_LUT_SWAP_SWAP_BMSK                          0x1
#define HWIO_MMSS_MDP_VP_0_LAYER_0_PGC_LUT_SWAP_SWAP_SHFT                          0x0

#define HWIO_MMSS_MDP_VP_0_LAYER_0_PGC_LUT_SEL_ADDR                         (MMSS_MDP_VP_0_LAYER_0_PGC_REG_BASE      + 0x00000020)
#define HWIO_MMSS_MDP_VP_0_LAYER_0_PGC_LUT_SEL_RMSK                                0x1
#define HWIO_MMSS_MDP_VP_0_LAYER_0_PGC_LUT_SEL_IN          \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_LAYER_0_PGC_LUT_SEL_ADDR, HWIO_MMSS_MDP_VP_0_LAYER_0_PGC_LUT_SEL_RMSK)
#define HWIO_MMSS_MDP_VP_0_LAYER_0_PGC_LUT_SEL_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_LAYER_0_PGC_LUT_SEL_ADDR, m)
#define HWIO_MMSS_MDP_VP_0_LAYER_0_PGC_LUT_SEL_SEL_BMSK                            0x1
#define HWIO_MMSS_MDP_VP_0_LAYER_0_PGC_LUT_SEL_SEL_SHFT                            0x0

/*----------------------------------------------------------------------------
 * MODULE: MMSS_MDP_VP_0_DSPP_0
 *--------------------------------------------------------------------------*/

#define HWIO_MMSS_MDP_VP_0_DSPP_0_OP_MODE_ADDR                                (MMSS_MDP_VP_0_DSPP_0_REG_BASE      + 0x00000000)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_OP_MODE_RMSK                                     0x201
#define HWIO_MMSS_MDP_VP_0_DSPP_0_OP_MODE_IN          \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_DSPP_0_OP_MODE_ADDR, HWIO_MMSS_MDP_VP_0_DSPP_0_OP_MODE_RMSK)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_OP_MODE_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_DSPP_0_OP_MODE_ADDR, m)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_OP_MODE_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_VP_0_DSPP_0_OP_MODE_ADDR,v)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_OP_MODE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_VP_0_DSPP_0_OP_MODE_ADDR,m,v,HWIO_MMSS_MDP_VP_0_DSPP_0_OP_MODE_IN)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_OP_MODE_GAIN_EN_BMSK                             0x200
#define HWIO_MMSS_MDP_VP_0_DSPP_0_OP_MODE_GAIN_EN_SHFT                               0x9
#define HWIO_MMSS_MDP_VP_0_DSPP_0_OP_MODE_IGC_LUT_EN_BMSK                            0x1
#define HWIO_MMSS_MDP_VP_0_DSPP_0_OP_MODE_IGC_LUT_EN_SHFT                            0x0

#define HWIO_MMSS_MDP_VP_0_DSPP_0_GAIN_COLOR0_ADDR                            (MMSS_MDP_VP_0_DSPP_0_REG_BASE      + 0x00000290)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_GAIN_COLOR0_RMSK                             0x7ff1fff
#define HWIO_MMSS_MDP_VP_0_DSPP_0_GAIN_COLOR0_IN          \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_DSPP_0_GAIN_COLOR0_ADDR, HWIO_MMSS_MDP_VP_0_DSPP_0_GAIN_COLOR0_RMSK)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_GAIN_COLOR0_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_DSPP_0_GAIN_COLOR0_ADDR, m)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_GAIN_COLOR0_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_VP_0_DSPP_0_GAIN_COLOR0_ADDR,v)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_GAIN_COLOR0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_VP_0_DSPP_0_GAIN_COLOR0_ADDR,m,v,HWIO_MMSS_MDP_VP_0_DSPP_0_GAIN_COLOR0_IN)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_GAIN_COLOR0_OFFSET_BMSK                      0x7ff0000
#define HWIO_MMSS_MDP_VP_0_DSPP_0_GAIN_COLOR0_OFFSET_SHFT                           0x10
#define HWIO_MMSS_MDP_VP_0_DSPP_0_GAIN_COLOR0_VAL_BMSK                            0x1fff
#define HWIO_MMSS_MDP_VP_0_DSPP_0_GAIN_COLOR0_VAL_SHFT                               0x0

#define HWIO_MMSS_MDP_VP_0_DSPP_0_GAIN_COLOR1_ADDR                            (MMSS_MDP_VP_0_DSPP_0_REG_BASE      + 0x00000294)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_GAIN_COLOR1_RMSK                             0x7ff1fff
#define HWIO_MMSS_MDP_VP_0_DSPP_0_GAIN_COLOR1_IN          \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_DSPP_0_GAIN_COLOR1_ADDR, HWIO_MMSS_MDP_VP_0_DSPP_0_GAIN_COLOR1_RMSK)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_GAIN_COLOR1_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_DSPP_0_GAIN_COLOR1_ADDR, m)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_GAIN_COLOR1_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_VP_0_DSPP_0_GAIN_COLOR1_ADDR,v)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_GAIN_COLOR1_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_VP_0_DSPP_0_GAIN_COLOR1_ADDR,m,v,HWIO_MMSS_MDP_VP_0_DSPP_0_GAIN_COLOR1_IN)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_GAIN_COLOR1_OFFSET_BMSK                      0x7ff0000
#define HWIO_MMSS_MDP_VP_0_DSPP_0_GAIN_COLOR1_OFFSET_SHFT                           0x10
#define HWIO_MMSS_MDP_VP_0_DSPP_0_GAIN_COLOR1_VAL_BMSK                            0x1fff
#define HWIO_MMSS_MDP_VP_0_DSPP_0_GAIN_COLOR1_VAL_SHFT                               0x0

#define HWIO_MMSS_MDP_VP_0_DSPP_0_GAIN_COLOR2_ADDR                            (MMSS_MDP_VP_0_DSPP_0_REG_BASE      + 0x00000298)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_GAIN_COLOR2_RMSK                             0x7ff1fff
#define HWIO_MMSS_MDP_VP_0_DSPP_0_GAIN_COLOR2_IN          \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_DSPP_0_GAIN_COLOR2_ADDR, HWIO_MMSS_MDP_VP_0_DSPP_0_GAIN_COLOR2_RMSK)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_GAIN_COLOR2_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_DSPP_0_GAIN_COLOR2_ADDR, m)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_GAIN_COLOR2_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_VP_0_DSPP_0_GAIN_COLOR2_ADDR,v)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_GAIN_COLOR2_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_VP_0_DSPP_0_GAIN_COLOR2_ADDR,m,v,HWIO_MMSS_MDP_VP_0_DSPP_0_GAIN_COLOR2_IN)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_GAIN_COLOR2_OFFSET_BMSK                      0x7ff0000
#define HWIO_MMSS_MDP_VP_0_DSPP_0_GAIN_COLOR2_OFFSET_SHFT                           0x10
#define HWIO_MMSS_MDP_VP_0_DSPP_0_GAIN_COLOR2_VAL_BMSK                            0x1fff
#define HWIO_MMSS_MDP_VP_0_DSPP_0_GAIN_COLOR2_VAL_SHFT                               0x0

#define HWIO_MMSS_MDP_VP_0_DSPP_0_DITHER_CONFIG_ADDR                          (MMSS_MDP_VP_0_DSPP_0_REG_BASE      + 0x000007e0)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_DITHER_CONFIG_RMSK                                 0xf
#define HWIO_MMSS_MDP_VP_0_DSPP_0_DITHER_CONFIG_IN          \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_DSPP_0_DITHER_CONFIG_ADDR, HWIO_MMSS_MDP_VP_0_DSPP_0_DITHER_CONFIG_RMSK)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_DITHER_CONFIG_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_DSPP_0_DITHER_CONFIG_ADDR, m)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_DITHER_CONFIG_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_VP_0_DSPP_0_DITHER_CONFIG_ADDR,v)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_DITHER_CONFIG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_VP_0_DSPP_0_DITHER_CONFIG_ADDR,m,v,HWIO_MMSS_MDP_VP_0_DSPP_0_DITHER_CONFIG_IN)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_DITHER_CONFIG_DITHER_STRENGTH_BMSK                 0xf
#define HWIO_MMSS_MDP_VP_0_DSPP_0_DITHER_CONFIG_DITHER_STRENGTH_SHFT                 0x0

/*----------------------------------------------------------------------------
 * MODULE: MMSS_MDP_VP_0_DSPP_0_PA_HIST
 *--------------------------------------------------------------------------*/

#define HWIO_MMSS_MDP_VP_0_DSPP_0_PA_MODE_ADDR                                       (MMSS_MDP_VP_0_DSPP_0_PA_HIST_REG_BASE      + 0x00000000)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_PA_MODE_RMSK                                       0xffff00ea
#define HWIO_MMSS_MDP_VP_0_DSPP_0_PA_MODE_IN          \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_DSPP_0_PA_MODE_ADDR, HWIO_MMSS_MDP_VP_0_DSPP_0_PA_MODE_RMSK)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_PA_MODE_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_DSPP_0_PA_MODE_ADDR, m)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_PA_MODE_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_VP_0_DSPP_0_PA_MODE_ADDR,v)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_PA_MODE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_VP_0_DSPP_0_PA_MODE_ADDR,m,v,HWIO_MMSS_MDP_VP_0_DSPP_0_PA_MODE_IN)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_PA_MODE_SIX_ZONE_VAL_MASK_BMSK                     0x80000000
#define HWIO_MMSS_MDP_VP_0_DSPP_0_PA_MODE_SIX_ZONE_VAL_MASK_SHFT                           0x1f
#define HWIO_MMSS_MDP_VP_0_DSPP_0_PA_MODE_SIX_ZONE_SAT_MASK_BMSK                     0x40000000
#define HWIO_MMSS_MDP_VP_0_DSPP_0_PA_MODE_SIX_ZONE_SAT_MASK_SHFT                           0x1e
#define HWIO_MMSS_MDP_VP_0_DSPP_0_PA_MODE_SIX_ZONE_HUE_MASK_BMSK                     0x20000000
#define HWIO_MMSS_MDP_VP_0_DSPP_0_PA_MODE_SIX_ZONE_HUE_MASK_SHFT                           0x1d
#define HWIO_MMSS_MDP_VP_0_DSPP_0_PA_MODE_PA_CONT_MASK_BMSK                          0x10000000
#define HWIO_MMSS_MDP_VP_0_DSPP_0_PA_MODE_PA_CONT_MASK_SHFT                                0x1c
#define HWIO_MMSS_MDP_VP_0_DSPP_0_PA_MODE_PA_VAL_MASK_BMSK                            0x8000000
#define HWIO_MMSS_MDP_VP_0_DSPP_0_PA_MODE_PA_VAL_MASK_SHFT                                 0x1b
#define HWIO_MMSS_MDP_VP_0_DSPP_0_PA_MODE_PA_SAT_MASK_BMSK                            0x4000000
#define HWIO_MMSS_MDP_VP_0_DSPP_0_PA_MODE_PA_SAT_MASK_SHFT                                 0x1a
#define HWIO_MMSS_MDP_VP_0_DSPP_0_PA_MODE_PA_HUE_MASK_BMSK                            0x2000000
#define HWIO_MMSS_MDP_VP_0_DSPP_0_PA_MODE_PA_HUE_MASK_SHFT                                 0x19
#define HWIO_MMSS_MDP_VP_0_DSPP_0_PA_MODE_PA_MEM_PROT_VAL_EN_BMSK                     0x1000000
#define HWIO_MMSS_MDP_VP_0_DSPP_0_PA_MODE_PA_MEM_PROT_VAL_EN_SHFT                          0x18
#define HWIO_MMSS_MDP_VP_0_DSPP_0_PA_MODE_PA_MEM_PROT_SAT_EN_BMSK                      0x800000
#define HWIO_MMSS_MDP_VP_0_DSPP_0_PA_MODE_PA_MEM_PROT_SAT_EN_SHFT                          0x17
#define HWIO_MMSS_MDP_VP_0_DSPP_0_PA_MODE_PA_MEM_PROT_HUE_EN_BMSK                      0x400000
#define HWIO_MMSS_MDP_VP_0_DSPP_0_PA_MODE_PA_MEM_PROT_HUE_EN_SHFT                          0x16
#define HWIO_MMSS_MDP_VP_0_DSPP_0_PA_MODE_PA_LUTV_FIRST_EN_BMSK                        0x200000
#define HWIO_MMSS_MDP_VP_0_DSPP_0_PA_MODE_PA_LUTV_FIRST_EN_SHFT                            0x15
#define HWIO_MMSS_MDP_VP_0_DSPP_0_PA_MODE_PA_EN_BMSK                                   0x100000
#define HWIO_MMSS_MDP_VP_0_DSPP_0_PA_MODE_PA_EN_SHFT                                       0x14
#define HWIO_MMSS_MDP_VP_0_DSPP_0_PA_MODE_PA_LUTV_EN_BMSK                               0x80000
#define HWIO_MMSS_MDP_VP_0_DSPP_0_PA_MODE_PA_LUTV_EN_SHFT                                  0x13
#define HWIO_MMSS_MDP_VP_0_DSPP_0_PA_MODE_PA_MEM_PROT_CONT_EN_BMSK                      0x40000
#define HWIO_MMSS_MDP_VP_0_DSPP_0_PA_MODE_PA_MEM_PROT_CONT_EN_SHFT                         0x12
#define HWIO_MMSS_MDP_VP_0_DSPP_0_PA_MODE_PA_MEM_PROT_SIX_EN_BMSK                       0x20000
#define HWIO_MMSS_MDP_VP_0_DSPP_0_PA_MODE_PA_MEM_PROT_SIX_EN_SHFT                          0x11
#define HWIO_MMSS_MDP_VP_0_DSPP_0_PA_MODE_HIST_EN_BMSK                                  0x10000
#define HWIO_MMSS_MDP_VP_0_DSPP_0_PA_MODE_HIST_EN_SHFT                                     0x10
#define HWIO_MMSS_MDP_VP_0_DSPP_0_PA_MODE_PA_MEM_COL_SKY_MASK_BMSK                         0x80
#define HWIO_MMSS_MDP_VP_0_DSPP_0_PA_MODE_PA_MEM_COL_SKY_MASK_SHFT                          0x7
#define HWIO_MMSS_MDP_VP_0_DSPP_0_PA_MODE_PA_MEM_COL_FOL_MASK_BMSK                         0x40
#define HWIO_MMSS_MDP_VP_0_DSPP_0_PA_MODE_PA_MEM_COL_FOL_MASK_SHFT                          0x6
#define HWIO_MMSS_MDP_VP_0_DSPP_0_PA_MODE_PA_MEM_COL_SKIN_MASK_BMSK                        0x20
#define HWIO_MMSS_MDP_VP_0_DSPP_0_PA_MODE_PA_MEM_COL_SKIN_MASK_SHFT                         0x5
#define HWIO_MMSS_MDP_VP_0_DSPP_0_PA_MODE_PA_MEM_PROTECT_BLEND_EN_BMSK                      0x8
#define HWIO_MMSS_MDP_VP_0_DSPP_0_PA_MODE_PA_MEM_PROTECT_BLEND_EN_SHFT                      0x3
#define HWIO_MMSS_MDP_VP_0_DSPP_0_PA_MODE_PA_SAT_ZERO_EXP_ENABLE_BMSK                       0x2
#define HWIO_MMSS_MDP_VP_0_DSPP_0_PA_MODE_PA_SAT_ZERO_EXP_ENABLE_SHFT                       0x1

#define HWIO_MMSS_MDP_VP_0_DSPP_0_HIST_COLLECT_CTL_ADDR                              (MMSS_MDP_VP_0_DSPP_0_PA_HIST_REG_BASE      + 0x00000004)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_HIST_COLLECT_CTL_RMSK                                     0x1
#define HWIO_MMSS_MDP_VP_0_DSPP_0_HIST_COLLECT_CTL_IN          \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_DSPP_0_HIST_COLLECT_CTL_ADDR, HWIO_MMSS_MDP_VP_0_DSPP_0_HIST_COLLECT_CTL_RMSK)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_HIST_COLLECT_CTL_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_DSPP_0_HIST_COLLECT_CTL_ADDR, m)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_HIST_COLLECT_CTL_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_VP_0_DSPP_0_HIST_COLLECT_CTL_ADDR,v)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_HIST_COLLECT_CTL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_VP_0_DSPP_0_HIST_COLLECT_CTL_ADDR,m,v,HWIO_MMSS_MDP_VP_0_DSPP_0_HIST_COLLECT_CTL_IN)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_HIST_COLLECT_CTL_LOCK_BMSK                                0x1
#define HWIO_MMSS_MDP_VP_0_DSPP_0_HIST_COLLECT_CTL_LOCK_SHFT                                0x0

#define HWIO_MMSS_MDP_VP_0_DSPP_0_HIST_MIN_MAX_ADDR                                  (MMSS_MDP_VP_0_DSPP_0_PA_HIST_REG_BASE      + 0x00000008)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_HIST_MIN_MAX_RMSK                                    0xff00ff
#define HWIO_MMSS_MDP_VP_0_DSPP_0_HIST_MIN_MAX_IN          \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_DSPP_0_HIST_MIN_MAX_ADDR, HWIO_MMSS_MDP_VP_0_DSPP_0_HIST_MIN_MAX_RMSK)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_HIST_MIN_MAX_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_DSPP_0_HIST_MIN_MAX_ADDR, m)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_HIST_MIN_MAX_MAX_BMSK                                0xff0000
#define HWIO_MMSS_MDP_VP_0_DSPP_0_HIST_MIN_MAX_MAX_SHFT                                    0x10
#define HWIO_MMSS_MDP_VP_0_DSPP_0_HIST_MIN_MAX_MIN_BMSK                                    0xff
#define HWIO_MMSS_MDP_VP_0_DSPP_0_HIST_MIN_MAX_MIN_SHFT                                     0x0

#define HWIO_MMSS_MDP_VP_0_DSPP_0_HIST_FRAME_COLLECTED_ADDR                          (MMSS_MDP_VP_0_DSPP_0_PA_HIST_REG_BASE      + 0x0000000c)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_HIST_FRAME_COLLECTED_RMSK                          0xffffffff
#define HWIO_MMSS_MDP_VP_0_DSPP_0_HIST_FRAME_COLLECTED_IN          \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_DSPP_0_HIST_FRAME_COLLECTED_ADDR, HWIO_MMSS_MDP_VP_0_DSPP_0_HIST_FRAME_COLLECTED_RMSK)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_HIST_FRAME_COLLECTED_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_DSPP_0_HIST_FRAME_COLLECTED_ADDR, m)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_HIST_FRAME_COLLECTED_FRAME_NUM_BMSK                0xffffffff
#define HWIO_MMSS_MDP_VP_0_DSPP_0_HIST_FRAME_COLLECTED_FRAME_NUM_SHFT                       0x0

#define HWIO_MMSS_MDP_VP_0_DSPP_0_HIST_SEL_ADDR                                      (MMSS_MDP_VP_0_DSPP_0_PA_HIST_REG_BASE      + 0x00000010)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_HIST_SEL_RMSK                                            0x11
#define HWIO_MMSS_MDP_VP_0_DSPP_0_HIST_SEL_IN          \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_DSPP_0_HIST_SEL_ADDR, HWIO_MMSS_MDP_VP_0_DSPP_0_HIST_SEL_RMSK)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_HIST_SEL_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_DSPP_0_HIST_SEL_ADDR, m)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_HIST_SEL_HIST_SEL_BMSK                                   0x10
#define HWIO_MMSS_MDP_VP_0_DSPP_0_HIST_SEL_HIST_SEL_SHFT                                    0x4
#define HWIO_MMSS_MDP_VP_0_DSPP_0_HIST_SEL_PA_LUTV_SEL_BMSK                                 0x1
#define HWIO_MMSS_MDP_VP_0_DSPP_0_HIST_SEL_PA_LUTV_SEL_SHFT                                 0x0

#define HWIO_MMSS_MDP_VP_0_DSPP_0_HIST_SUM_ADDR                                      (MMSS_MDP_VP_0_DSPP_0_PA_HIST_REG_BASE      + 0x00000014)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_HIST_SUM_RMSK                                      0xffffffff
#define HWIO_MMSS_MDP_VP_0_DSPP_0_HIST_SUM_IN          \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_DSPP_0_HIST_SUM_ADDR, HWIO_MMSS_MDP_VP_0_DSPP_0_HIST_SUM_RMSK)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_HIST_SUM_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_DSPP_0_HIST_SUM_ADDR, m)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_HIST_SUM_HIST_SUM_BMSK                             0xffffffff
#define HWIO_MMSS_MDP_VP_0_DSPP_0_HIST_SUM_HIST_SUM_SHFT                                    0x0

#define HWIO_MMSS_MDP_VP_0_DSPP_0_PA_LUTV_SWAP_ADDR                                  (MMSS_MDP_VP_0_DSPP_0_PA_HIST_REG_BASE      + 0x00000018)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_PA_LUTV_SWAP_RMSK                                         0x1
#define HWIO_MMSS_MDP_VP_0_DSPP_0_PA_LUTV_SWAP_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_VP_0_DSPP_0_PA_LUTV_SWAP_ADDR,v)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_PA_LUTV_SWAP_SWAP_BMSK                                    0x1
#define HWIO_MMSS_MDP_VP_0_DSPP_0_PA_LUTV_SWAP_SWAP_SHFT                                    0x0

#define HWIO_MMSS_MDP_VP_0_DSPP_0_PA_HUE_ADJUST_ADDR                                 (MMSS_MDP_VP_0_DSPP_0_PA_HIST_REG_BASE      + 0x0000001c)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_PA_HUE_ADJUST_RMSK                                      0xfff
#define HWIO_MMSS_MDP_VP_0_DSPP_0_PA_HUE_ADJUST_IN          \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_DSPP_0_PA_HUE_ADJUST_ADDR, HWIO_MMSS_MDP_VP_0_DSPP_0_PA_HUE_ADJUST_RMSK)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_PA_HUE_ADJUST_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_DSPP_0_PA_HUE_ADJUST_ADDR, m)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_PA_HUE_ADJUST_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_VP_0_DSPP_0_PA_HUE_ADJUST_ADDR,v)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_PA_HUE_ADJUST_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_VP_0_DSPP_0_PA_HUE_ADJUST_ADDR,m,v,HWIO_MMSS_MDP_VP_0_DSPP_0_PA_HUE_ADJUST_IN)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_PA_HUE_ADJUST_VALUE_BMSK                                0xfff
#define HWIO_MMSS_MDP_VP_0_DSPP_0_PA_HUE_ADJUST_VALUE_SHFT                                  0x0

#define HWIO_MMSS_MDP_VP_0_DSPP_0_PA_SAT_ADJUST_ADDR                                 (MMSS_MDP_VP_0_DSPP_0_PA_HIST_REG_BASE      + 0x00000020)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_PA_SAT_ADJUST_RMSK                                     0xffff
#define HWIO_MMSS_MDP_VP_0_DSPP_0_PA_SAT_ADJUST_IN          \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_DSPP_0_PA_SAT_ADJUST_ADDR, HWIO_MMSS_MDP_VP_0_DSPP_0_PA_SAT_ADJUST_RMSK)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_PA_SAT_ADJUST_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_DSPP_0_PA_SAT_ADJUST_ADDR, m)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_PA_SAT_ADJUST_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_VP_0_DSPP_0_PA_SAT_ADJUST_ADDR,v)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_PA_SAT_ADJUST_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_VP_0_DSPP_0_PA_SAT_ADJUST_ADDR,m,v,HWIO_MMSS_MDP_VP_0_DSPP_0_PA_SAT_ADJUST_IN)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_PA_SAT_ADJUST_THRSHLD_BMSK                             0xff00
#define HWIO_MMSS_MDP_VP_0_DSPP_0_PA_SAT_ADJUST_THRSHLD_SHFT                                0x8
#define HWIO_MMSS_MDP_VP_0_DSPP_0_PA_SAT_ADJUST_VALUE_BMSK                                 0xff
#define HWIO_MMSS_MDP_VP_0_DSPP_0_PA_SAT_ADJUST_VALUE_SHFT                                  0x0

#define HWIO_MMSS_MDP_VP_0_DSPP_0_PA_VAL_ADJUST_ADDR                                 (MMSS_MDP_VP_0_DSPP_0_PA_HIST_REG_BASE      + 0x00000024)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_PA_VAL_ADJUST_RMSK                                       0xff
#define HWIO_MMSS_MDP_VP_0_DSPP_0_PA_VAL_ADJUST_IN          \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_DSPP_0_PA_VAL_ADJUST_ADDR, HWIO_MMSS_MDP_VP_0_DSPP_0_PA_VAL_ADJUST_RMSK)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_PA_VAL_ADJUST_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_DSPP_0_PA_VAL_ADJUST_ADDR, m)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_PA_VAL_ADJUST_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_VP_0_DSPP_0_PA_VAL_ADJUST_ADDR,v)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_PA_VAL_ADJUST_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_VP_0_DSPP_0_PA_VAL_ADJUST_ADDR,m,v,HWIO_MMSS_MDP_VP_0_DSPP_0_PA_VAL_ADJUST_IN)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_PA_VAL_ADJUST_VALUE_BMSK                                 0xff
#define HWIO_MMSS_MDP_VP_0_DSPP_0_PA_VAL_ADJUST_VALUE_SHFT                                  0x0

#define HWIO_MMSS_MDP_VP_0_DSPP_0_PA_CONT_ADJUST_ADDR                                (MMSS_MDP_VP_0_DSPP_0_PA_HIST_REG_BASE      + 0x00000028)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_PA_CONT_ADJUST_RMSK                                      0xff
#define HWIO_MMSS_MDP_VP_0_DSPP_0_PA_CONT_ADJUST_IN          \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_DSPP_0_PA_CONT_ADJUST_ADDR, HWIO_MMSS_MDP_VP_0_DSPP_0_PA_CONT_ADJUST_RMSK)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_PA_CONT_ADJUST_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_DSPP_0_PA_CONT_ADJUST_ADDR, m)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_PA_CONT_ADJUST_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_VP_0_DSPP_0_PA_CONT_ADJUST_ADDR,v)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_PA_CONT_ADJUST_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_VP_0_DSPP_0_PA_CONT_ADJUST_ADDR,m,v,HWIO_MMSS_MDP_VP_0_DSPP_0_PA_CONT_ADJUST_IN)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_PA_CONT_ADJUST_VALUE_BMSK                                0xff
#define HWIO_MMSS_MDP_VP_0_DSPP_0_PA_CONT_ADJUST_VALUE_SHFT                                 0x0

#define HWIO_MMSS_MDP_VP_0_DSPP_0_PA_DITHER_CTRL_ADDR                                (MMSS_MDP_VP_0_DSPP_0_PA_HIST_REG_BASE      + 0x0000002c)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_PA_DITHER_CTRL_RMSK                                      0xf3
#define HWIO_MMSS_MDP_VP_0_DSPP_0_PA_DITHER_CTRL_IN          \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_DSPP_0_PA_DITHER_CTRL_ADDR, HWIO_MMSS_MDP_VP_0_DSPP_0_PA_DITHER_CTRL_RMSK)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_PA_DITHER_CTRL_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_DSPP_0_PA_DITHER_CTRL_ADDR, m)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_PA_DITHER_CTRL_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_VP_0_DSPP_0_PA_DITHER_CTRL_ADDR,v)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_PA_DITHER_CTRL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_VP_0_DSPP_0_PA_DITHER_CTRL_ADDR,m,v,HWIO_MMSS_MDP_VP_0_DSPP_0_PA_DITHER_CTRL_IN)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_PA_DITHER_CTRL_STRENGTH_BMSK                             0xf0
#define HWIO_MMSS_MDP_VP_0_DSPP_0_PA_DITHER_CTRL_STRENGTH_SHFT                              0x4
#define HWIO_MMSS_MDP_VP_0_DSPP_0_PA_DITHER_CTRL_OFFSET_EN_BMSK                             0x2
#define HWIO_MMSS_MDP_VP_0_DSPP_0_PA_DITHER_CTRL_OFFSET_EN_SHFT                             0x1
#define HWIO_MMSS_MDP_VP_0_DSPP_0_PA_DITHER_CTRL_ENABLE_BMSK                                0x1
#define HWIO_MMSS_MDP_VP_0_DSPP_0_PA_DITHER_CTRL_ENABLE_SHFT                                0x0

#define HWIO_MMSS_MDP_VP_0_DSPP_0_PA_DITHER_MATRIX_ROW0_ADDR                         (MMSS_MDP_VP_0_DSPP_0_PA_HIST_REG_BASE      + 0x00000030)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_PA_DITHER_MATRIX_ROW0_RMSK                             0xffff
#define HWIO_MMSS_MDP_VP_0_DSPP_0_PA_DITHER_MATRIX_ROW0_IN          \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_DSPP_0_PA_DITHER_MATRIX_ROW0_ADDR, HWIO_MMSS_MDP_VP_0_DSPP_0_PA_DITHER_MATRIX_ROW0_RMSK)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_PA_DITHER_MATRIX_ROW0_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_DSPP_0_PA_DITHER_MATRIX_ROW0_ADDR, m)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_PA_DITHER_MATRIX_ROW0_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_VP_0_DSPP_0_PA_DITHER_MATRIX_ROW0_ADDR,v)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_PA_DITHER_MATRIX_ROW0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_VP_0_DSPP_0_PA_DITHER_MATRIX_ROW0_ADDR,m,v,HWIO_MMSS_MDP_VP_0_DSPP_0_PA_DITHER_MATRIX_ROW0_IN)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_PA_DITHER_MATRIX_ROW0_ENTRY_3_BMSK                     0xf000
#define HWIO_MMSS_MDP_VP_0_DSPP_0_PA_DITHER_MATRIX_ROW0_ENTRY_3_SHFT                        0xc
#define HWIO_MMSS_MDP_VP_0_DSPP_0_PA_DITHER_MATRIX_ROW0_ENTRY_2_BMSK                      0xf00
#define HWIO_MMSS_MDP_VP_0_DSPP_0_PA_DITHER_MATRIX_ROW0_ENTRY_2_SHFT                        0x8
#define HWIO_MMSS_MDP_VP_0_DSPP_0_PA_DITHER_MATRIX_ROW0_ENTRY_1_BMSK                       0xf0
#define HWIO_MMSS_MDP_VP_0_DSPP_0_PA_DITHER_MATRIX_ROW0_ENTRY_1_SHFT                        0x4
#define HWIO_MMSS_MDP_VP_0_DSPP_0_PA_DITHER_MATRIX_ROW0_ENTRY_0_BMSK                        0xf
#define HWIO_MMSS_MDP_VP_0_DSPP_0_PA_DITHER_MATRIX_ROW0_ENTRY_0_SHFT                        0x0

#define HWIO_MMSS_MDP_VP_0_DSPP_0_PA_DITHER_MATRIX_ROW1_ADDR                         (MMSS_MDP_VP_0_DSPP_0_PA_HIST_REG_BASE      + 0x00000034)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_PA_DITHER_MATRIX_ROW1_RMSK                             0xffff
#define HWIO_MMSS_MDP_VP_0_DSPP_0_PA_DITHER_MATRIX_ROW1_IN          \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_DSPP_0_PA_DITHER_MATRIX_ROW1_ADDR, HWIO_MMSS_MDP_VP_0_DSPP_0_PA_DITHER_MATRIX_ROW1_RMSK)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_PA_DITHER_MATRIX_ROW1_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_DSPP_0_PA_DITHER_MATRIX_ROW1_ADDR, m)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_PA_DITHER_MATRIX_ROW1_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_VP_0_DSPP_0_PA_DITHER_MATRIX_ROW1_ADDR,v)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_PA_DITHER_MATRIX_ROW1_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_VP_0_DSPP_0_PA_DITHER_MATRIX_ROW1_ADDR,m,v,HWIO_MMSS_MDP_VP_0_DSPP_0_PA_DITHER_MATRIX_ROW1_IN)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_PA_DITHER_MATRIX_ROW1_ENTRY_7_BMSK                     0xf000
#define HWIO_MMSS_MDP_VP_0_DSPP_0_PA_DITHER_MATRIX_ROW1_ENTRY_7_SHFT                        0xc
#define HWIO_MMSS_MDP_VP_0_DSPP_0_PA_DITHER_MATRIX_ROW1_ENTRY_6_BMSK                      0xf00
#define HWIO_MMSS_MDP_VP_0_DSPP_0_PA_DITHER_MATRIX_ROW1_ENTRY_6_SHFT                        0x8
#define HWIO_MMSS_MDP_VP_0_DSPP_0_PA_DITHER_MATRIX_ROW1_ENTRY_5_BMSK                       0xf0
#define HWIO_MMSS_MDP_VP_0_DSPP_0_PA_DITHER_MATRIX_ROW1_ENTRY_5_SHFT                        0x4
#define HWIO_MMSS_MDP_VP_0_DSPP_0_PA_DITHER_MATRIX_ROW1_ENTRY_4_BMSK                        0xf
#define HWIO_MMSS_MDP_VP_0_DSPP_0_PA_DITHER_MATRIX_ROW1_ENTRY_4_SHFT                        0x0

#define HWIO_MMSS_MDP_VP_0_DSPP_0_PA_DITHER_MATRIX_ROW2_ADDR                         (MMSS_MDP_VP_0_DSPP_0_PA_HIST_REG_BASE      + 0x00000038)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_PA_DITHER_MATRIX_ROW2_RMSK                             0xffff
#define HWIO_MMSS_MDP_VP_0_DSPP_0_PA_DITHER_MATRIX_ROW2_IN          \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_DSPP_0_PA_DITHER_MATRIX_ROW2_ADDR, HWIO_MMSS_MDP_VP_0_DSPP_0_PA_DITHER_MATRIX_ROW2_RMSK)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_PA_DITHER_MATRIX_ROW2_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_DSPP_0_PA_DITHER_MATRIX_ROW2_ADDR, m)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_PA_DITHER_MATRIX_ROW2_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_VP_0_DSPP_0_PA_DITHER_MATRIX_ROW2_ADDR,v)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_PA_DITHER_MATRIX_ROW2_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_VP_0_DSPP_0_PA_DITHER_MATRIX_ROW2_ADDR,m,v,HWIO_MMSS_MDP_VP_0_DSPP_0_PA_DITHER_MATRIX_ROW2_IN)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_PA_DITHER_MATRIX_ROW2_ENTRY_11_BMSK                    0xf000
#define HWIO_MMSS_MDP_VP_0_DSPP_0_PA_DITHER_MATRIX_ROW2_ENTRY_11_SHFT                       0xc
#define HWIO_MMSS_MDP_VP_0_DSPP_0_PA_DITHER_MATRIX_ROW2_ENTRY_10_BMSK                     0xf00
#define HWIO_MMSS_MDP_VP_0_DSPP_0_PA_DITHER_MATRIX_ROW2_ENTRY_10_SHFT                       0x8
#define HWIO_MMSS_MDP_VP_0_DSPP_0_PA_DITHER_MATRIX_ROW2_ENTRY_9_BMSK                       0xf0
#define HWIO_MMSS_MDP_VP_0_DSPP_0_PA_DITHER_MATRIX_ROW2_ENTRY_9_SHFT                        0x4
#define HWIO_MMSS_MDP_VP_0_DSPP_0_PA_DITHER_MATRIX_ROW2_ENTRY_8_BMSK                        0xf
#define HWIO_MMSS_MDP_VP_0_DSPP_0_PA_DITHER_MATRIX_ROW2_ENTRY_8_SHFT                        0x0

#define HWIO_MMSS_MDP_VP_0_DSPP_0_PA_DITHER_MATRIX_ROW3_ADDR                         (MMSS_MDP_VP_0_DSPP_0_PA_HIST_REG_BASE      + 0x0000003c)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_PA_DITHER_MATRIX_ROW3_RMSK                             0xffff
#define HWIO_MMSS_MDP_VP_0_DSPP_0_PA_DITHER_MATRIX_ROW3_IN          \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_DSPP_0_PA_DITHER_MATRIX_ROW3_ADDR, HWIO_MMSS_MDP_VP_0_DSPP_0_PA_DITHER_MATRIX_ROW3_RMSK)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_PA_DITHER_MATRIX_ROW3_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_DSPP_0_PA_DITHER_MATRIX_ROW3_ADDR, m)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_PA_DITHER_MATRIX_ROW3_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_VP_0_DSPP_0_PA_DITHER_MATRIX_ROW3_ADDR,v)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_PA_DITHER_MATRIX_ROW3_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_VP_0_DSPP_0_PA_DITHER_MATRIX_ROW3_ADDR,m,v,HWIO_MMSS_MDP_VP_0_DSPP_0_PA_DITHER_MATRIX_ROW3_IN)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_PA_DITHER_MATRIX_ROW3_ENTRY_15_BMSK                    0xf000
#define HWIO_MMSS_MDP_VP_0_DSPP_0_PA_DITHER_MATRIX_ROW3_ENTRY_15_SHFT                       0xc
#define HWIO_MMSS_MDP_VP_0_DSPP_0_PA_DITHER_MATRIX_ROW3_ENTRY_14_BMSK                     0xf00
#define HWIO_MMSS_MDP_VP_0_DSPP_0_PA_DITHER_MATRIX_ROW3_ENTRY_14_SHFT                       0x8
#define HWIO_MMSS_MDP_VP_0_DSPP_0_PA_DITHER_MATRIX_ROW3_ENTRY_13_BMSK                      0xf0
#define HWIO_MMSS_MDP_VP_0_DSPP_0_PA_DITHER_MATRIX_ROW3_ENTRY_13_SHFT                       0x4
#define HWIO_MMSS_MDP_VP_0_DSPP_0_PA_DITHER_MATRIX_ROW3_ENTRY_12_BMSK                       0xf
#define HWIO_MMSS_MDP_VP_0_DSPP_0_PA_DITHER_MATRIX_ROW3_ENTRY_12_SHFT                       0x0

#define HWIO_MMSS_MDP_VP_0_DSPP_0_PA_PWL_HOLD_ADDR                                   (MMSS_MDP_VP_0_DSPP_0_PA_HIST_REG_BASE      + 0x00000040)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_PA_PWL_HOLD_RMSK                                       0xffff
#define HWIO_MMSS_MDP_VP_0_DSPP_0_PA_PWL_HOLD_IN          \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_DSPP_0_PA_PWL_HOLD_ADDR, HWIO_MMSS_MDP_VP_0_DSPP_0_PA_PWL_HOLD_RMSK)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_PA_PWL_HOLD_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_DSPP_0_PA_PWL_HOLD_ADDR, m)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_PA_PWL_HOLD_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_VP_0_DSPP_0_PA_PWL_HOLD_ADDR,v)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_PA_PWL_HOLD_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_VP_0_DSPP_0_PA_PWL_HOLD_ADDR,m,v,HWIO_MMSS_MDP_VP_0_DSPP_0_PA_PWL_HOLD_IN)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_PA_PWL_HOLD_SIX_VHOLD_BMSK                             0xc000
#define HWIO_MMSS_MDP_VP_0_DSPP_0_PA_PWL_HOLD_SIX_VHOLD_SHFT                                0xe
#define HWIO_MMSS_MDP_VP_0_DSPP_0_PA_PWL_HOLD_SIX_SHOLD_BMSK                             0x3000
#define HWIO_MMSS_MDP_VP_0_DSPP_0_PA_PWL_HOLD_SIX_SHOLD_SHFT                                0xc
#define HWIO_MMSS_MDP_VP_0_DSPP_0_PA_PWL_HOLD_FLG_VHOLD_BMSK                              0xc00
#define HWIO_MMSS_MDP_VP_0_DSPP_0_PA_PWL_HOLD_FLG_VHOLD_SHFT                                0xa
#define HWIO_MMSS_MDP_VP_0_DSPP_0_PA_PWL_HOLD_FLG_SHOLD_BMSK                              0x300
#define HWIO_MMSS_MDP_VP_0_DSPP_0_PA_PWL_HOLD_FLG_SHOLD_SHFT                                0x8
#define HWIO_MMSS_MDP_VP_0_DSPP_0_PA_PWL_HOLD_SKY_VHOLD_BMSK                               0xc0
#define HWIO_MMSS_MDP_VP_0_DSPP_0_PA_PWL_HOLD_SKY_VHOLD_SHFT                                0x6
#define HWIO_MMSS_MDP_VP_0_DSPP_0_PA_PWL_HOLD_SKY_SHOLD_BMSK                               0x30
#define HWIO_MMSS_MDP_VP_0_DSPP_0_PA_PWL_HOLD_SKY_SHOLD_SHFT                                0x4
#define HWIO_MMSS_MDP_VP_0_DSPP_0_PA_PWL_HOLD_SKIN_VHOLD_BMSK                               0xc
#define HWIO_MMSS_MDP_VP_0_DSPP_0_PA_PWL_HOLD_SKIN_VHOLD_SHFT                               0x2
#define HWIO_MMSS_MDP_VP_0_DSPP_0_PA_PWL_HOLD_SKIN_SHOLD_BMSK                               0x3
#define HWIO_MMSS_MDP_VP_0_DSPP_0_PA_PWL_HOLD_SKIN_SHOLD_SHFT                               0x0

#define HWIO_MMSS_MDP_VP_0_DSPP_0_CLK_CTRL_ADDR                                      (MMSS_MDP_VP_0_DSPP_0_PA_HIST_REG_BASE      + 0x00000044)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_CLK_CTRL_RMSK                                            0xdf
#define HWIO_MMSS_MDP_VP_0_DSPP_0_CLK_CTRL_IN          \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_DSPP_0_CLK_CTRL_ADDR, HWIO_MMSS_MDP_VP_0_DSPP_0_CLK_CTRL_RMSK)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_CLK_CTRL_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_DSPP_0_CLK_CTRL_ADDR, m)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_CLK_CTRL_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_VP_0_DSPP_0_CLK_CTRL_ADDR,v)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_CLK_CTRL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_VP_0_DSPP_0_CLK_CTRL_ADDR,m,v,HWIO_MMSS_MDP_VP_0_DSPP_0_CLK_CTRL_IN)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_CLK_CTRL_REG_CLK_HYSTERESIS_CTRL_BMSK                    0xc0
#define HWIO_MMSS_MDP_VP_0_DSPP_0_CLK_CTRL_REG_CLK_HYSTERESIS_CTRL_SHFT                     0x6
#define HWIO_MMSS_MDP_VP_0_DSPP_0_CLK_CTRL_REG_CLK_FORCE_ON_BMSK                           0x10
#define HWIO_MMSS_MDP_VP_0_DSPP_0_CLK_CTRL_REG_CLK_FORCE_ON_SHFT                            0x4
#define HWIO_MMSS_MDP_VP_0_DSPP_0_CLK_CTRL_CLK_HYSTERESIS_CTRL_BMSK                         0xc
#define HWIO_MMSS_MDP_VP_0_DSPP_0_CLK_CTRL_CLK_HYSTERESIS_CTRL_SHFT                         0x2
#define HWIO_MMSS_MDP_VP_0_DSPP_0_CLK_CTRL_CLK_FORCE_OFF_BMSK                               0x2
#define HWIO_MMSS_MDP_VP_0_DSPP_0_CLK_CTRL_CLK_FORCE_OFF_SHFT                               0x1
#define HWIO_MMSS_MDP_VP_0_DSPP_0_CLK_CTRL_CLK_FORCE_ON_BMSK                                0x1
#define HWIO_MMSS_MDP_VP_0_DSPP_0_CLK_CTRL_CLK_FORCE_ON_SHFT                                0x0

#define HWIO_MMSS_MDP_VP_0_DSPP_0_CLK_STATUS_ADDR                                    (MMSS_MDP_VP_0_DSPP_0_PA_HIST_REG_BASE      + 0x00000048)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_CLK_STATUS_RMSK                                          0x1f
#define HWIO_MMSS_MDP_VP_0_DSPP_0_CLK_STATUS_IN          \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_DSPP_0_CLK_STATUS_ADDR, HWIO_MMSS_MDP_VP_0_DSPP_0_CLK_STATUS_RMSK)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_CLK_STATUS_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_DSPP_0_CLK_STATUS_ADDR, m)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_CLK_STATUS_REG_GATED_CLK_ACTIVE_BMSK                     0x10
#define HWIO_MMSS_MDP_VP_0_DSPP_0_CLK_STATUS_REG_GATED_CLK_ACTIVE_SHFT                      0x4
#define HWIO_MMSS_MDP_VP_0_DSPP_0_CLK_STATUS_HIST_GATED_CLK_ACTIVE_BMSK                     0x8
#define HWIO_MMSS_MDP_VP_0_DSPP_0_CLK_STATUS_HIST_GATED_CLK_ACTIVE_SHFT                     0x3
#define HWIO_MMSS_MDP_VP_0_DSPP_0_CLK_STATUS_PA_SZONE_GATED_CLK_ACTIVE_BMSK                 0x4
#define HWIO_MMSS_MDP_VP_0_DSPP_0_CLK_STATUS_PA_SZONE_GATED_CLK_ACTIVE_SHFT                 0x2
#define HWIO_MMSS_MDP_VP_0_DSPP_0_CLK_STATUS_PA_LUTV_GATED_CLK_ACTIVE_BMSK                  0x2
#define HWIO_MMSS_MDP_VP_0_DSPP_0_CLK_STATUS_PA_LUTV_GATED_CLK_ACTIVE_SHFT                  0x1
#define HWIO_MMSS_MDP_VP_0_DSPP_0_CLK_STATUS_GATED_CLK_ACTIVE_BMSK                          0x1
#define HWIO_MMSS_MDP_VP_0_DSPP_0_CLK_STATUS_GATED_CLK_ACTIVE_SHFT                          0x0

/*----------------------------------------------------------------------------
 * MODULE: MMSS_MDP_VP_0_DSPP_0_PA_MEMCOL
 *--------------------------------------------------------------------------*/

#define HWIO_MMSS_MDP_VP_0_DSPP_0_SKIN_ADJUST_PWL0_ADDR                      (MMSS_MDP_VP_0_DSPP_0_PA_MEMCOL_REG_BASE      + 0x00000000)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_SKIN_ADJUST_PWL0_RMSK                      0xffff07ff
#define HWIO_MMSS_MDP_VP_0_DSPP_0_SKIN_ADJUST_PWL0_IN          \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_DSPP_0_SKIN_ADJUST_PWL0_ADDR, HWIO_MMSS_MDP_VP_0_DSPP_0_SKIN_ADJUST_PWL0_RMSK)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_SKIN_ADJUST_PWL0_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_DSPP_0_SKIN_ADJUST_PWL0_ADDR, m)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_SKIN_ADJUST_PWL0_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_VP_0_DSPP_0_SKIN_ADJUST_PWL0_ADDR,v)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_SKIN_ADJUST_PWL0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_VP_0_DSPP_0_SKIN_ADJUST_PWL0_ADDR,m,v,HWIO_MMSS_MDP_VP_0_DSPP_0_SKIN_ADJUST_PWL0_IN)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_SKIN_ADJUST_PWL0_HUE_GAIN_BMSK             0xffff0000
#define HWIO_MMSS_MDP_VP_0_DSPP_0_SKIN_ADJUST_PWL0_HUE_GAIN_SHFT                   0x10
#define HWIO_MMSS_MDP_VP_0_DSPP_0_SKIN_ADJUST_PWL0_HUE_MID_BMSK                   0x7ff
#define HWIO_MMSS_MDP_VP_0_DSPP_0_SKIN_ADJUST_PWL0_HUE_MID_SHFT                     0x0

#define HWIO_MMSS_MDP_VP_0_DSPP_0_SKIN_ADJUST_PWL1_ADDR                      (MMSS_MDP_VP_0_DSPP_0_PA_MEMCOL_REG_BASE      + 0x00000004)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_SKIN_ADJUST_PWL1_RMSK                      0xffffffff
#define HWIO_MMSS_MDP_VP_0_DSPP_0_SKIN_ADJUST_PWL1_IN          \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_DSPP_0_SKIN_ADJUST_PWL1_ADDR, HWIO_MMSS_MDP_VP_0_DSPP_0_SKIN_ADJUST_PWL1_RMSK)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_SKIN_ADJUST_PWL1_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_DSPP_0_SKIN_ADJUST_PWL1_ADDR, m)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_SKIN_ADJUST_PWL1_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_VP_0_DSPP_0_SKIN_ADJUST_PWL1_ADDR,v)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_SKIN_ADJUST_PWL1_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_VP_0_DSPP_0_SKIN_ADJUST_PWL1_ADDR,m,v,HWIO_MMSS_MDP_VP_0_DSPP_0_SKIN_ADJUST_PWL1_IN)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_SKIN_ADJUST_PWL1_VAL_GAIN_BMSK             0xffff0000
#define HWIO_MMSS_MDP_VP_0_DSPP_0_SKIN_ADJUST_PWL1_VAL_GAIN_SHFT                   0x10
#define HWIO_MMSS_MDP_VP_0_DSPP_0_SKIN_ADJUST_PWL1_SAT_GAIN_BMSK                 0xffff
#define HWIO_MMSS_MDP_VP_0_DSPP_0_SKIN_ADJUST_PWL1_SAT_GAIN_SHFT                    0x0

#define HWIO_MMSS_MDP_VP_0_DSPP_0_SKIN_REGION_HUE_ADDR                       (MMSS_MDP_VP_0_DSPP_0_PA_MEMCOL_REG_BASE      + 0x00000008)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_SKIN_REGION_HUE_RMSK                        0x7ff07ff
#define HWIO_MMSS_MDP_VP_0_DSPP_0_SKIN_REGION_HUE_IN          \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_DSPP_0_SKIN_REGION_HUE_ADDR, HWIO_MMSS_MDP_VP_0_DSPP_0_SKIN_REGION_HUE_RMSK)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_SKIN_REGION_HUE_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_DSPP_0_SKIN_REGION_HUE_ADDR, m)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_SKIN_REGION_HUE_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_VP_0_DSPP_0_SKIN_REGION_HUE_ADDR,v)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_SKIN_REGION_HUE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_VP_0_DSPP_0_SKIN_REGION_HUE_ADDR,m,v,HWIO_MMSS_MDP_VP_0_DSPP_0_SKIN_REGION_HUE_IN)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_SKIN_REGION_HUE_MAX_BMSK                    0x7ff0000
#define HWIO_MMSS_MDP_VP_0_DSPP_0_SKIN_REGION_HUE_MAX_SHFT                         0x10
#define HWIO_MMSS_MDP_VP_0_DSPP_0_SKIN_REGION_HUE_MIN_BMSK                        0x7ff
#define HWIO_MMSS_MDP_VP_0_DSPP_0_SKIN_REGION_HUE_MIN_SHFT                          0x0

#define HWIO_MMSS_MDP_VP_0_DSPP_0_SKIN_REGION_SAT_ADDR                       (MMSS_MDP_VP_0_DSPP_0_PA_MEMCOL_REG_BASE      + 0x0000000c)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_SKIN_REGION_SAT_RMSK                         0xffffff
#define HWIO_MMSS_MDP_VP_0_DSPP_0_SKIN_REGION_SAT_IN          \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_DSPP_0_SKIN_REGION_SAT_ADDR, HWIO_MMSS_MDP_VP_0_DSPP_0_SKIN_REGION_SAT_RMSK)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_SKIN_REGION_SAT_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_DSPP_0_SKIN_REGION_SAT_ADDR, m)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_SKIN_REGION_SAT_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_VP_0_DSPP_0_SKIN_REGION_SAT_ADDR,v)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_SKIN_REGION_SAT_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_VP_0_DSPP_0_SKIN_REGION_SAT_ADDR,m,v,HWIO_MMSS_MDP_VP_0_DSPP_0_SKIN_REGION_SAT_IN)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_SKIN_REGION_SAT_MID_BMSK                     0xff0000
#define HWIO_MMSS_MDP_VP_0_DSPP_0_SKIN_REGION_SAT_MID_SHFT                         0x10
#define HWIO_MMSS_MDP_VP_0_DSPP_0_SKIN_REGION_SAT_MAX_BMSK                       0xff00
#define HWIO_MMSS_MDP_VP_0_DSPP_0_SKIN_REGION_SAT_MAX_SHFT                          0x8
#define HWIO_MMSS_MDP_VP_0_DSPP_0_SKIN_REGION_SAT_MIN_BMSK                         0xff
#define HWIO_MMSS_MDP_VP_0_DSPP_0_SKIN_REGION_SAT_MIN_SHFT                          0x0

#define HWIO_MMSS_MDP_VP_0_DSPP_0_SKIN_REGION_VAL_ADDR                       (MMSS_MDP_VP_0_DSPP_0_PA_MEMCOL_REG_BASE      + 0x00000010)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_SKIN_REGION_VAL_RMSK                         0xffffff
#define HWIO_MMSS_MDP_VP_0_DSPP_0_SKIN_REGION_VAL_IN          \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_DSPP_0_SKIN_REGION_VAL_ADDR, HWIO_MMSS_MDP_VP_0_DSPP_0_SKIN_REGION_VAL_RMSK)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_SKIN_REGION_VAL_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_DSPP_0_SKIN_REGION_VAL_ADDR, m)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_SKIN_REGION_VAL_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_VP_0_DSPP_0_SKIN_REGION_VAL_ADDR,v)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_SKIN_REGION_VAL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_VP_0_DSPP_0_SKIN_REGION_VAL_ADDR,m,v,HWIO_MMSS_MDP_VP_0_DSPP_0_SKIN_REGION_VAL_IN)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_SKIN_REGION_VAL_MID_BMSK                     0xff0000
#define HWIO_MMSS_MDP_VP_0_DSPP_0_SKIN_REGION_VAL_MID_SHFT                         0x10
#define HWIO_MMSS_MDP_VP_0_DSPP_0_SKIN_REGION_VAL_MAX_BMSK                       0xff00
#define HWIO_MMSS_MDP_VP_0_DSPP_0_SKIN_REGION_VAL_MAX_SHFT                          0x8
#define HWIO_MMSS_MDP_VP_0_DSPP_0_SKIN_REGION_VAL_MIN_BMSK                         0xff
#define HWIO_MMSS_MDP_VP_0_DSPP_0_SKIN_REGION_VAL_MIN_SHFT                          0x0

#define HWIO_MMSS_MDP_VP_0_DSPP_0_SKY_ADJUST_PWL0_ADDR                       (MMSS_MDP_VP_0_DSPP_0_PA_MEMCOL_REG_BASE      + 0x00000014)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_SKY_ADJUST_PWL0_RMSK                       0xffff07ff
#define HWIO_MMSS_MDP_VP_0_DSPP_0_SKY_ADJUST_PWL0_IN          \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_DSPP_0_SKY_ADJUST_PWL0_ADDR, HWIO_MMSS_MDP_VP_0_DSPP_0_SKY_ADJUST_PWL0_RMSK)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_SKY_ADJUST_PWL0_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_DSPP_0_SKY_ADJUST_PWL0_ADDR, m)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_SKY_ADJUST_PWL0_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_VP_0_DSPP_0_SKY_ADJUST_PWL0_ADDR,v)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_SKY_ADJUST_PWL0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_VP_0_DSPP_0_SKY_ADJUST_PWL0_ADDR,m,v,HWIO_MMSS_MDP_VP_0_DSPP_0_SKY_ADJUST_PWL0_IN)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_SKY_ADJUST_PWL0_HUE_GAIN_BMSK              0xffff0000
#define HWIO_MMSS_MDP_VP_0_DSPP_0_SKY_ADJUST_PWL0_HUE_GAIN_SHFT                    0x10
#define HWIO_MMSS_MDP_VP_0_DSPP_0_SKY_ADJUST_PWL0_HUE_MID_BMSK                    0x7ff
#define HWIO_MMSS_MDP_VP_0_DSPP_0_SKY_ADJUST_PWL0_HUE_MID_SHFT                      0x0

#define HWIO_MMSS_MDP_VP_0_DSPP_0_SKY_ADJUST_PWL1_ADDR                       (MMSS_MDP_VP_0_DSPP_0_PA_MEMCOL_REG_BASE      + 0x00000018)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_SKY_ADJUST_PWL1_RMSK                       0xffffffff
#define HWIO_MMSS_MDP_VP_0_DSPP_0_SKY_ADJUST_PWL1_IN          \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_DSPP_0_SKY_ADJUST_PWL1_ADDR, HWIO_MMSS_MDP_VP_0_DSPP_0_SKY_ADJUST_PWL1_RMSK)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_SKY_ADJUST_PWL1_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_DSPP_0_SKY_ADJUST_PWL1_ADDR, m)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_SKY_ADJUST_PWL1_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_VP_0_DSPP_0_SKY_ADJUST_PWL1_ADDR,v)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_SKY_ADJUST_PWL1_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_VP_0_DSPP_0_SKY_ADJUST_PWL1_ADDR,m,v,HWIO_MMSS_MDP_VP_0_DSPP_0_SKY_ADJUST_PWL1_IN)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_SKY_ADJUST_PWL1_VAL_GAIN_BMSK              0xffff0000
#define HWIO_MMSS_MDP_VP_0_DSPP_0_SKY_ADJUST_PWL1_VAL_GAIN_SHFT                    0x10
#define HWIO_MMSS_MDP_VP_0_DSPP_0_SKY_ADJUST_PWL1_SAT_GAIN_BMSK                  0xffff
#define HWIO_MMSS_MDP_VP_0_DSPP_0_SKY_ADJUST_PWL1_SAT_GAIN_SHFT                     0x0

#define HWIO_MMSS_MDP_VP_0_DSPP_0_SKY_REGION_HUE_ADDR                        (MMSS_MDP_VP_0_DSPP_0_PA_MEMCOL_REG_BASE      + 0x0000001c)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_SKY_REGION_HUE_RMSK                         0x7ff07ff
#define HWIO_MMSS_MDP_VP_0_DSPP_0_SKY_REGION_HUE_IN          \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_DSPP_0_SKY_REGION_HUE_ADDR, HWIO_MMSS_MDP_VP_0_DSPP_0_SKY_REGION_HUE_RMSK)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_SKY_REGION_HUE_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_DSPP_0_SKY_REGION_HUE_ADDR, m)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_SKY_REGION_HUE_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_VP_0_DSPP_0_SKY_REGION_HUE_ADDR,v)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_SKY_REGION_HUE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_VP_0_DSPP_0_SKY_REGION_HUE_ADDR,m,v,HWIO_MMSS_MDP_VP_0_DSPP_0_SKY_REGION_HUE_IN)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_SKY_REGION_HUE_MAX_BMSK                     0x7ff0000
#define HWIO_MMSS_MDP_VP_0_DSPP_0_SKY_REGION_HUE_MAX_SHFT                          0x10
#define HWIO_MMSS_MDP_VP_0_DSPP_0_SKY_REGION_HUE_MIN_BMSK                         0x7ff
#define HWIO_MMSS_MDP_VP_0_DSPP_0_SKY_REGION_HUE_MIN_SHFT                           0x0

#define HWIO_MMSS_MDP_VP_0_DSPP_0_SKY_REGION_SAT_ADDR                        (MMSS_MDP_VP_0_DSPP_0_PA_MEMCOL_REG_BASE      + 0x00000020)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_SKY_REGION_SAT_RMSK                          0xffffff
#define HWIO_MMSS_MDP_VP_0_DSPP_0_SKY_REGION_SAT_IN          \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_DSPP_0_SKY_REGION_SAT_ADDR, HWIO_MMSS_MDP_VP_0_DSPP_0_SKY_REGION_SAT_RMSK)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_SKY_REGION_SAT_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_DSPP_0_SKY_REGION_SAT_ADDR, m)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_SKY_REGION_SAT_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_VP_0_DSPP_0_SKY_REGION_SAT_ADDR,v)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_SKY_REGION_SAT_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_VP_0_DSPP_0_SKY_REGION_SAT_ADDR,m,v,HWIO_MMSS_MDP_VP_0_DSPP_0_SKY_REGION_SAT_IN)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_SKY_REGION_SAT_MID_BMSK                      0xff0000
#define HWIO_MMSS_MDP_VP_0_DSPP_0_SKY_REGION_SAT_MID_SHFT                          0x10
#define HWIO_MMSS_MDP_VP_0_DSPP_0_SKY_REGION_SAT_MAX_BMSK                        0xff00
#define HWIO_MMSS_MDP_VP_0_DSPP_0_SKY_REGION_SAT_MAX_SHFT                           0x8
#define HWIO_MMSS_MDP_VP_0_DSPP_0_SKY_REGION_SAT_MIN_BMSK                          0xff
#define HWIO_MMSS_MDP_VP_0_DSPP_0_SKY_REGION_SAT_MIN_SHFT                           0x0

#define HWIO_MMSS_MDP_VP_0_DSPP_0_SKY_REGION_VAL_ADDR                        (MMSS_MDP_VP_0_DSPP_0_PA_MEMCOL_REG_BASE      + 0x00000024)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_SKY_REGION_VAL_RMSK                          0xffffff
#define HWIO_MMSS_MDP_VP_0_DSPP_0_SKY_REGION_VAL_IN          \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_DSPP_0_SKY_REGION_VAL_ADDR, HWIO_MMSS_MDP_VP_0_DSPP_0_SKY_REGION_VAL_RMSK)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_SKY_REGION_VAL_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_DSPP_0_SKY_REGION_VAL_ADDR, m)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_SKY_REGION_VAL_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_VP_0_DSPP_0_SKY_REGION_VAL_ADDR,v)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_SKY_REGION_VAL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_VP_0_DSPP_0_SKY_REGION_VAL_ADDR,m,v,HWIO_MMSS_MDP_VP_0_DSPP_0_SKY_REGION_VAL_IN)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_SKY_REGION_VAL_MID_BMSK                      0xff0000
#define HWIO_MMSS_MDP_VP_0_DSPP_0_SKY_REGION_VAL_MID_SHFT                          0x10
#define HWIO_MMSS_MDP_VP_0_DSPP_0_SKY_REGION_VAL_MAX_BMSK                        0xff00
#define HWIO_MMSS_MDP_VP_0_DSPP_0_SKY_REGION_VAL_MAX_SHFT                           0x8
#define HWIO_MMSS_MDP_VP_0_DSPP_0_SKY_REGION_VAL_MIN_BMSK                          0xff
#define HWIO_MMSS_MDP_VP_0_DSPP_0_SKY_REGION_VAL_MIN_SHFT                           0x0

#define HWIO_MMSS_MDP_VP_0_DSPP_0_FOLIAGE_ADJUST_PWL0_ADDR                   (MMSS_MDP_VP_0_DSPP_0_PA_MEMCOL_REG_BASE      + 0x00000028)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_FOLIAGE_ADJUST_PWL0_RMSK                   0xffff07ff
#define HWIO_MMSS_MDP_VP_0_DSPP_0_FOLIAGE_ADJUST_PWL0_IN          \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_DSPP_0_FOLIAGE_ADJUST_PWL0_ADDR, HWIO_MMSS_MDP_VP_0_DSPP_0_FOLIAGE_ADJUST_PWL0_RMSK)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_FOLIAGE_ADJUST_PWL0_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_DSPP_0_FOLIAGE_ADJUST_PWL0_ADDR, m)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_FOLIAGE_ADJUST_PWL0_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_VP_0_DSPP_0_FOLIAGE_ADJUST_PWL0_ADDR,v)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_FOLIAGE_ADJUST_PWL0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_VP_0_DSPP_0_FOLIAGE_ADJUST_PWL0_ADDR,m,v,HWIO_MMSS_MDP_VP_0_DSPP_0_FOLIAGE_ADJUST_PWL0_IN)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_FOLIAGE_ADJUST_PWL0_HUE_GAIN_BMSK          0xffff0000
#define HWIO_MMSS_MDP_VP_0_DSPP_0_FOLIAGE_ADJUST_PWL0_HUE_GAIN_SHFT                0x10
#define HWIO_MMSS_MDP_VP_0_DSPP_0_FOLIAGE_ADJUST_PWL0_HUE_MID_BMSK                0x7ff
#define HWIO_MMSS_MDP_VP_0_DSPP_0_FOLIAGE_ADJUST_PWL0_HUE_MID_SHFT                  0x0

#define HWIO_MMSS_MDP_VP_0_DSPP_0_FOLIAGE_ADJUST_PWL1_ADDR                   (MMSS_MDP_VP_0_DSPP_0_PA_MEMCOL_REG_BASE      + 0x0000002c)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_FOLIAGE_ADJUST_PWL1_RMSK                   0xffffffff
#define HWIO_MMSS_MDP_VP_0_DSPP_0_FOLIAGE_ADJUST_PWL1_IN          \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_DSPP_0_FOLIAGE_ADJUST_PWL1_ADDR, HWIO_MMSS_MDP_VP_0_DSPP_0_FOLIAGE_ADJUST_PWL1_RMSK)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_FOLIAGE_ADJUST_PWL1_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_DSPP_0_FOLIAGE_ADJUST_PWL1_ADDR, m)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_FOLIAGE_ADJUST_PWL1_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_VP_0_DSPP_0_FOLIAGE_ADJUST_PWL1_ADDR,v)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_FOLIAGE_ADJUST_PWL1_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_VP_0_DSPP_0_FOLIAGE_ADJUST_PWL1_ADDR,m,v,HWIO_MMSS_MDP_VP_0_DSPP_0_FOLIAGE_ADJUST_PWL1_IN)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_FOLIAGE_ADJUST_PWL1_VAL_GAIN_BMSK          0xffff0000
#define HWIO_MMSS_MDP_VP_0_DSPP_0_FOLIAGE_ADJUST_PWL1_VAL_GAIN_SHFT                0x10
#define HWIO_MMSS_MDP_VP_0_DSPP_0_FOLIAGE_ADJUST_PWL1_SAT_GAIN_BMSK              0xffff
#define HWIO_MMSS_MDP_VP_0_DSPP_0_FOLIAGE_ADJUST_PWL1_SAT_GAIN_SHFT                 0x0

#define HWIO_MMSS_MDP_VP_0_DSPP_0_FOLIAGE_REGION_HUE_ADDR                    (MMSS_MDP_VP_0_DSPP_0_PA_MEMCOL_REG_BASE      + 0x00000030)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_FOLIAGE_REGION_HUE_RMSK                     0x7ff07ff
#define HWIO_MMSS_MDP_VP_0_DSPP_0_FOLIAGE_REGION_HUE_IN          \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_DSPP_0_FOLIAGE_REGION_HUE_ADDR, HWIO_MMSS_MDP_VP_0_DSPP_0_FOLIAGE_REGION_HUE_RMSK)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_FOLIAGE_REGION_HUE_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_DSPP_0_FOLIAGE_REGION_HUE_ADDR, m)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_FOLIAGE_REGION_HUE_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_VP_0_DSPP_0_FOLIAGE_REGION_HUE_ADDR,v)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_FOLIAGE_REGION_HUE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_VP_0_DSPP_0_FOLIAGE_REGION_HUE_ADDR,m,v,HWIO_MMSS_MDP_VP_0_DSPP_0_FOLIAGE_REGION_HUE_IN)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_FOLIAGE_REGION_HUE_MAX_BMSK                 0x7ff0000
#define HWIO_MMSS_MDP_VP_0_DSPP_0_FOLIAGE_REGION_HUE_MAX_SHFT                      0x10
#define HWIO_MMSS_MDP_VP_0_DSPP_0_FOLIAGE_REGION_HUE_MIN_BMSK                     0x7ff
#define HWIO_MMSS_MDP_VP_0_DSPP_0_FOLIAGE_REGION_HUE_MIN_SHFT                       0x0

#define HWIO_MMSS_MDP_VP_0_DSPP_0_FOLIAGE_REGION_SAT_ADDR                    (MMSS_MDP_VP_0_DSPP_0_PA_MEMCOL_REG_BASE      + 0x00000034)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_FOLIAGE_REGION_SAT_RMSK                      0xffffff
#define HWIO_MMSS_MDP_VP_0_DSPP_0_FOLIAGE_REGION_SAT_IN          \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_DSPP_0_FOLIAGE_REGION_SAT_ADDR, HWIO_MMSS_MDP_VP_0_DSPP_0_FOLIAGE_REGION_SAT_RMSK)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_FOLIAGE_REGION_SAT_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_DSPP_0_FOLIAGE_REGION_SAT_ADDR, m)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_FOLIAGE_REGION_SAT_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_VP_0_DSPP_0_FOLIAGE_REGION_SAT_ADDR,v)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_FOLIAGE_REGION_SAT_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_VP_0_DSPP_0_FOLIAGE_REGION_SAT_ADDR,m,v,HWIO_MMSS_MDP_VP_0_DSPP_0_FOLIAGE_REGION_SAT_IN)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_FOLIAGE_REGION_SAT_MID_BMSK                  0xff0000
#define HWIO_MMSS_MDP_VP_0_DSPP_0_FOLIAGE_REGION_SAT_MID_SHFT                      0x10
#define HWIO_MMSS_MDP_VP_0_DSPP_0_FOLIAGE_REGION_SAT_MAX_BMSK                    0xff00
#define HWIO_MMSS_MDP_VP_0_DSPP_0_FOLIAGE_REGION_SAT_MAX_SHFT                       0x8
#define HWIO_MMSS_MDP_VP_0_DSPP_0_FOLIAGE_REGION_SAT_MIN_BMSK                      0xff
#define HWIO_MMSS_MDP_VP_0_DSPP_0_FOLIAGE_REGION_SAT_MIN_SHFT                       0x0

#define HWIO_MMSS_MDP_VP_0_DSPP_0_FOLIAGE_REGION_VAL_ADDR                    (MMSS_MDP_VP_0_DSPP_0_PA_MEMCOL_REG_BASE      + 0x00000038)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_FOLIAGE_REGION_VAL_RMSK                      0xffffff
#define HWIO_MMSS_MDP_VP_0_DSPP_0_FOLIAGE_REGION_VAL_IN          \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_DSPP_0_FOLIAGE_REGION_VAL_ADDR, HWIO_MMSS_MDP_VP_0_DSPP_0_FOLIAGE_REGION_VAL_RMSK)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_FOLIAGE_REGION_VAL_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_DSPP_0_FOLIAGE_REGION_VAL_ADDR, m)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_FOLIAGE_REGION_VAL_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_VP_0_DSPP_0_FOLIAGE_REGION_VAL_ADDR,v)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_FOLIAGE_REGION_VAL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_VP_0_DSPP_0_FOLIAGE_REGION_VAL_ADDR,m,v,HWIO_MMSS_MDP_VP_0_DSPP_0_FOLIAGE_REGION_VAL_IN)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_FOLIAGE_REGION_VAL_MID_BMSK                  0xff0000
#define HWIO_MMSS_MDP_VP_0_DSPP_0_FOLIAGE_REGION_VAL_MID_SHFT                      0x10
#define HWIO_MMSS_MDP_VP_0_DSPP_0_FOLIAGE_REGION_VAL_MAX_BMSK                    0xff00
#define HWIO_MMSS_MDP_VP_0_DSPP_0_FOLIAGE_REGION_VAL_MAX_SHFT                       0x8
#define HWIO_MMSS_MDP_VP_0_DSPP_0_FOLIAGE_REGION_VAL_MIN_BMSK                      0xff
#define HWIO_MMSS_MDP_VP_0_DSPP_0_FOLIAGE_REGION_VAL_MIN_SHFT                       0x0

#define HWIO_MMSS_MDP_VP_0_DSPP_0_SKIN_ADJUST_PWL2_ADDR                      (MMSS_MDP_VP_0_DSPP_0_PA_MEMCOL_REG_BASE      + 0x0000003c)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_SKIN_ADJUST_PWL2_RMSK                      0xffffffff
#define HWIO_MMSS_MDP_VP_0_DSPP_0_SKIN_ADJUST_PWL2_IN          \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_DSPP_0_SKIN_ADJUST_PWL2_ADDR, HWIO_MMSS_MDP_VP_0_DSPP_0_SKIN_ADJUST_PWL2_RMSK)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_SKIN_ADJUST_PWL2_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_DSPP_0_SKIN_ADJUST_PWL2_ADDR, m)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_SKIN_ADJUST_PWL2_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_VP_0_DSPP_0_SKIN_ADJUST_PWL2_ADDR,v)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_SKIN_ADJUST_PWL2_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_VP_0_DSPP_0_SKIN_ADJUST_PWL2_ADDR,m,v,HWIO_MMSS_MDP_VP_0_DSPP_0_SKIN_ADJUST_PWL2_IN)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_SKIN_ADJUST_PWL2_VAL_ADJ_BMSK              0xffff0000
#define HWIO_MMSS_MDP_VP_0_DSPP_0_SKIN_ADJUST_PWL2_VAL_ADJ_SHFT                    0x10
#define HWIO_MMSS_MDP_VP_0_DSPP_0_SKIN_ADJUST_PWL2_SAT_ADJ_BMSK                  0xffff
#define HWIO_MMSS_MDP_VP_0_DSPP_0_SKIN_ADJUST_PWL2_SAT_ADJ_SHFT                     0x0

#define HWIO_MMSS_MDP_VP_0_DSPP_0_SKIN_BLEND_GAIN_ADDR                       (MMSS_MDP_VP_0_DSPP_0_PA_MEMCOL_REG_BASE      + 0x00000040)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_SKIN_BLEND_GAIN_RMSK                       0xffffffff
#define HWIO_MMSS_MDP_VP_0_DSPP_0_SKIN_BLEND_GAIN_IN          \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_DSPP_0_SKIN_BLEND_GAIN_ADDR, HWIO_MMSS_MDP_VP_0_DSPP_0_SKIN_BLEND_GAIN_RMSK)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_SKIN_BLEND_GAIN_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_DSPP_0_SKIN_BLEND_GAIN_ADDR, m)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_SKIN_BLEND_GAIN_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_VP_0_DSPP_0_SKIN_BLEND_GAIN_ADDR,v)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_SKIN_BLEND_GAIN_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_VP_0_DSPP_0_SKIN_BLEND_GAIN_ADDR,m,v,HWIO_MMSS_MDP_VP_0_DSPP_0_SKIN_BLEND_GAIN_IN)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_SKIN_BLEND_GAIN_GAIN_BMSK                  0xffffffff
#define HWIO_MMSS_MDP_VP_0_DSPP_0_SKIN_BLEND_GAIN_GAIN_SHFT                         0x0

#define HWIO_MMSS_MDP_VP_0_DSPP_0_SKY_ADJUST_PWL2_ADDR                       (MMSS_MDP_VP_0_DSPP_0_PA_MEMCOL_REG_BASE      + 0x00000044)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_SKY_ADJUST_PWL2_RMSK                       0xffffffff
#define HWIO_MMSS_MDP_VP_0_DSPP_0_SKY_ADJUST_PWL2_IN          \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_DSPP_0_SKY_ADJUST_PWL2_ADDR, HWIO_MMSS_MDP_VP_0_DSPP_0_SKY_ADJUST_PWL2_RMSK)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_SKY_ADJUST_PWL2_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_DSPP_0_SKY_ADJUST_PWL2_ADDR, m)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_SKY_ADJUST_PWL2_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_VP_0_DSPP_0_SKY_ADJUST_PWL2_ADDR,v)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_SKY_ADJUST_PWL2_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_VP_0_DSPP_0_SKY_ADJUST_PWL2_ADDR,m,v,HWIO_MMSS_MDP_VP_0_DSPP_0_SKY_ADJUST_PWL2_IN)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_SKY_ADJUST_PWL2_VAL_ADJ_BMSK               0xffff0000
#define HWIO_MMSS_MDP_VP_0_DSPP_0_SKY_ADJUST_PWL2_VAL_ADJ_SHFT                     0x10
#define HWIO_MMSS_MDP_VP_0_DSPP_0_SKY_ADJUST_PWL2_SAT_ADJ_BMSK                   0xffff
#define HWIO_MMSS_MDP_VP_0_DSPP_0_SKY_ADJUST_PWL2_SAT_ADJ_SHFT                      0x0

#define HWIO_MMSS_MDP_VP_0_DSPP_0_SKY_BLEND_GAIN_ADDR                        (MMSS_MDP_VP_0_DSPP_0_PA_MEMCOL_REG_BASE      + 0x00000048)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_SKY_BLEND_GAIN_RMSK                        0xffffffff
#define HWIO_MMSS_MDP_VP_0_DSPP_0_SKY_BLEND_GAIN_IN          \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_DSPP_0_SKY_BLEND_GAIN_ADDR, HWIO_MMSS_MDP_VP_0_DSPP_0_SKY_BLEND_GAIN_RMSK)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_SKY_BLEND_GAIN_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_DSPP_0_SKY_BLEND_GAIN_ADDR, m)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_SKY_BLEND_GAIN_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_VP_0_DSPP_0_SKY_BLEND_GAIN_ADDR,v)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_SKY_BLEND_GAIN_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_VP_0_DSPP_0_SKY_BLEND_GAIN_ADDR,m,v,HWIO_MMSS_MDP_VP_0_DSPP_0_SKY_BLEND_GAIN_IN)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_SKY_BLEND_GAIN_GAIN_BMSK                   0xffffffff
#define HWIO_MMSS_MDP_VP_0_DSPP_0_SKY_BLEND_GAIN_GAIN_SHFT                          0x0

#define HWIO_MMSS_MDP_VP_0_DSPP_0_FOLIAGE_ADJUST_PWL2_ADDR                   (MMSS_MDP_VP_0_DSPP_0_PA_MEMCOL_REG_BASE      + 0x0000004c)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_FOLIAGE_ADJUST_PWL2_RMSK                   0xffffffff
#define HWIO_MMSS_MDP_VP_0_DSPP_0_FOLIAGE_ADJUST_PWL2_IN          \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_DSPP_0_FOLIAGE_ADJUST_PWL2_ADDR, HWIO_MMSS_MDP_VP_0_DSPP_0_FOLIAGE_ADJUST_PWL2_RMSK)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_FOLIAGE_ADJUST_PWL2_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_DSPP_0_FOLIAGE_ADJUST_PWL2_ADDR, m)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_FOLIAGE_ADJUST_PWL2_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_VP_0_DSPP_0_FOLIAGE_ADJUST_PWL2_ADDR,v)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_FOLIAGE_ADJUST_PWL2_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_VP_0_DSPP_0_FOLIAGE_ADJUST_PWL2_ADDR,m,v,HWIO_MMSS_MDP_VP_0_DSPP_0_FOLIAGE_ADJUST_PWL2_IN)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_FOLIAGE_ADJUST_PWL2_VAL_ADJ_BMSK           0xffff0000
#define HWIO_MMSS_MDP_VP_0_DSPP_0_FOLIAGE_ADJUST_PWL2_VAL_ADJ_SHFT                 0x10
#define HWIO_MMSS_MDP_VP_0_DSPP_0_FOLIAGE_ADJUST_PWL2_SAT_ADJ_BMSK               0xffff
#define HWIO_MMSS_MDP_VP_0_DSPP_0_FOLIAGE_ADJUST_PWL2_SAT_ADJ_SHFT                  0x0

#define HWIO_MMSS_MDP_VP_0_DSPP_0_FOLIAGE_BLEND_GAIN_ADDR                    (MMSS_MDP_VP_0_DSPP_0_PA_MEMCOL_REG_BASE      + 0x00000050)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_FOLIAGE_BLEND_GAIN_RMSK                    0xffffffff
#define HWIO_MMSS_MDP_VP_0_DSPP_0_FOLIAGE_BLEND_GAIN_IN          \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_DSPP_0_FOLIAGE_BLEND_GAIN_ADDR, HWIO_MMSS_MDP_VP_0_DSPP_0_FOLIAGE_BLEND_GAIN_RMSK)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_FOLIAGE_BLEND_GAIN_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_DSPP_0_FOLIAGE_BLEND_GAIN_ADDR, m)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_FOLIAGE_BLEND_GAIN_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_VP_0_DSPP_0_FOLIAGE_BLEND_GAIN_ADDR,v)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_FOLIAGE_BLEND_GAIN_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_VP_0_DSPP_0_FOLIAGE_BLEND_GAIN_ADDR,m,v,HWIO_MMSS_MDP_VP_0_DSPP_0_FOLIAGE_BLEND_GAIN_IN)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_FOLIAGE_BLEND_GAIN_GAIN_BMSK               0xffffffff
#define HWIO_MMSS_MDP_VP_0_DSPP_0_FOLIAGE_BLEND_GAIN_GAIN_SHFT                      0x0

/*----------------------------------------------------------------------------
 * MODULE: MMSS_MDP_VP_0_DSPP_0_PA_SZONE
 *--------------------------------------------------------------------------*/

#define HWIO_MMSS_MDP_VP_0_DSPP_0_SIX_ZONE_ADJ_CURVE_P0_ADDR                        (MMSS_MDP_VP_0_DSPP_0_PA_SZONE_REG_BASE      + 0x00000000)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_SIX_ZONE_ADJ_CURVE_P0_RMSK                         0x7ff0fff
#define HWIO_MMSS_MDP_VP_0_DSPP_0_SIX_ZONE_ADJ_CURVE_P0_IN          \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_DSPP_0_SIX_ZONE_ADJ_CURVE_P0_ADDR, HWIO_MMSS_MDP_VP_0_DSPP_0_SIX_ZONE_ADJ_CURVE_P0_RMSK)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_SIX_ZONE_ADJ_CURVE_P0_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_DSPP_0_SIX_ZONE_ADJ_CURVE_P0_ADDR, m)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_SIX_ZONE_ADJ_CURVE_P0_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_VP_0_DSPP_0_SIX_ZONE_ADJ_CURVE_P0_ADDR,v)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_SIX_ZONE_ADJ_CURVE_P0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_VP_0_DSPP_0_SIX_ZONE_ADJ_CURVE_P0_ADDR,m,v,HWIO_MMSS_MDP_VP_0_DSPP_0_SIX_ZONE_ADJ_CURVE_P0_IN)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_SIX_ZONE_ADJ_CURVE_P0_INDEX_UPDATE_BMSK            0x4000000
#define HWIO_MMSS_MDP_VP_0_DSPP_0_SIX_ZONE_ADJ_CURVE_P0_INDEX_UPDATE_SHFT                 0x1a
#define HWIO_MMSS_MDP_VP_0_DSPP_0_SIX_ZONE_ADJ_CURVE_P0_VALUE_UPDATEN_BMSK           0x2000000
#define HWIO_MMSS_MDP_VP_0_DSPP_0_SIX_ZONE_ADJ_CURVE_P0_VALUE_UPDATEN_SHFT                0x19
#define HWIO_MMSS_MDP_VP_0_DSPP_0_SIX_ZONE_ADJ_CURVE_P0_INDEX_BMSK                   0x1ff0000
#define HWIO_MMSS_MDP_VP_0_DSPP_0_SIX_ZONE_ADJ_CURVE_P0_INDEX_SHFT                        0x10
#define HWIO_MMSS_MDP_VP_0_DSPP_0_SIX_ZONE_ADJ_CURVE_P0_HUE_BMSK                         0xfff
#define HWIO_MMSS_MDP_VP_0_DSPP_0_SIX_ZONE_ADJ_CURVE_P0_HUE_SHFT                           0x0

#define HWIO_MMSS_MDP_VP_0_DSPP_0_SIX_ZONE_ADJ_CURVE_P1_ADDR                        (MMSS_MDP_VP_0_DSPP_0_PA_SZONE_REG_BASE      + 0x00000004)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_SIX_ZONE_ADJ_CURVE_P1_RMSK                         0xfff0fff
#define HWIO_MMSS_MDP_VP_0_DSPP_0_SIX_ZONE_ADJ_CURVE_P1_IN          \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_DSPP_0_SIX_ZONE_ADJ_CURVE_P1_ADDR, HWIO_MMSS_MDP_VP_0_DSPP_0_SIX_ZONE_ADJ_CURVE_P1_RMSK)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_SIX_ZONE_ADJ_CURVE_P1_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_DSPP_0_SIX_ZONE_ADJ_CURVE_P1_ADDR, m)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_SIX_ZONE_ADJ_CURVE_P1_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_VP_0_DSPP_0_SIX_ZONE_ADJ_CURVE_P1_ADDR,v)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_SIX_ZONE_ADJ_CURVE_P1_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_VP_0_DSPP_0_SIX_ZONE_ADJ_CURVE_P1_ADDR,m,v,HWIO_MMSS_MDP_VP_0_DSPP_0_SIX_ZONE_ADJ_CURVE_P1_IN)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_SIX_ZONE_ADJ_CURVE_P1_SAT_BMSK                     0xfff0000
#define HWIO_MMSS_MDP_VP_0_DSPP_0_SIX_ZONE_ADJ_CURVE_P1_SAT_SHFT                          0x10
#define HWIO_MMSS_MDP_VP_0_DSPP_0_SIX_ZONE_ADJ_CURVE_P1_VALUE_BMSK                       0xfff
#define HWIO_MMSS_MDP_VP_0_DSPP_0_SIX_ZONE_ADJ_CURVE_P1_VALUE_SHFT                         0x0

#define HWIO_MMSS_MDP_VP_0_DSPP_0_SIX_ZONE_THRESHOLDS_ADDR                          (MMSS_MDP_VP_0_DSPP_0_PA_SZONE_REG_BASE      + 0x00000008)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_SIX_ZONE_THRESHOLDS_RMSK                          0xffffffff
#define HWIO_MMSS_MDP_VP_0_DSPP_0_SIX_ZONE_THRESHOLDS_IN          \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_DSPP_0_SIX_ZONE_THRESHOLDS_ADDR, HWIO_MMSS_MDP_VP_0_DSPP_0_SIX_ZONE_THRESHOLDS_RMSK)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_SIX_ZONE_THRESHOLDS_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_DSPP_0_SIX_ZONE_THRESHOLDS_ADDR, m)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_SIX_ZONE_THRESHOLDS_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_VP_0_DSPP_0_SIX_ZONE_THRESHOLDS_ADDR,v)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_SIX_ZONE_THRESHOLDS_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_VP_0_DSPP_0_SIX_ZONE_THRESHOLDS_ADDR,m,v,HWIO_MMSS_MDP_VP_0_DSPP_0_SIX_ZONE_THRESHOLDS_IN)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_SIX_ZONE_THRESHOLDS_SAT_MAX_BMSK                  0xff000000
#define HWIO_MMSS_MDP_VP_0_DSPP_0_SIX_ZONE_THRESHOLDS_SAT_MAX_SHFT                        0x18
#define HWIO_MMSS_MDP_VP_0_DSPP_0_SIX_ZONE_THRESHOLDS_VAL_MAX_BMSK                    0xff0000
#define HWIO_MMSS_MDP_VP_0_DSPP_0_SIX_ZONE_THRESHOLDS_VAL_MAX_SHFT                        0x10
#define HWIO_MMSS_MDP_VP_0_DSPP_0_SIX_ZONE_THRESHOLDS_VAL_MIN_BMSK                      0xff00
#define HWIO_MMSS_MDP_VP_0_DSPP_0_SIX_ZONE_THRESHOLDS_VAL_MIN_SHFT                         0x8
#define HWIO_MMSS_MDP_VP_0_DSPP_0_SIX_ZONE_THRESHOLDS_SAT_MIN_BMSK                        0xff
#define HWIO_MMSS_MDP_VP_0_DSPP_0_SIX_ZONE_THRESHOLDS_SAT_MIN_SHFT                         0x0

#define HWIO_MMSS_MDP_VP_0_DSPP_0_SIX_ZONE_ADJUST_PWL0_ADDR                         (MMSS_MDP_VP_0_DSPP_0_PA_SZONE_REG_BASE      + 0x0000000c)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_SIX_ZONE_ADJUST_PWL0_RMSK                             0xffff
#define HWIO_MMSS_MDP_VP_0_DSPP_0_SIX_ZONE_ADJUST_PWL0_IN          \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_DSPP_0_SIX_ZONE_ADJUST_PWL0_ADDR, HWIO_MMSS_MDP_VP_0_DSPP_0_SIX_ZONE_ADJUST_PWL0_RMSK)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_SIX_ZONE_ADJUST_PWL0_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_DSPP_0_SIX_ZONE_ADJUST_PWL0_ADDR, m)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_SIX_ZONE_ADJUST_PWL0_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_VP_0_DSPP_0_SIX_ZONE_ADJUST_PWL0_ADDR,v)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_SIX_ZONE_ADJUST_PWL0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_VP_0_DSPP_0_SIX_ZONE_ADJUST_PWL0_ADDR,m,v,HWIO_MMSS_MDP_VP_0_DSPP_0_SIX_ZONE_ADJUST_PWL0_IN)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_SIX_ZONE_ADJUST_PWL0_VAL_MID_BMSK                     0xff00
#define HWIO_MMSS_MDP_VP_0_DSPP_0_SIX_ZONE_ADJUST_PWL0_VAL_MID_SHFT                        0x8
#define HWIO_MMSS_MDP_VP_0_DSPP_0_SIX_ZONE_ADJUST_PWL0_SAT_MID_BMSK                       0xff
#define HWIO_MMSS_MDP_VP_0_DSPP_0_SIX_ZONE_ADJUST_PWL0_SAT_MID_SHFT                        0x0

#define HWIO_MMSS_MDP_VP_0_DSPP_0_SIX_ZONE_ADJUST_PWL1_ADDR                         (MMSS_MDP_VP_0_DSPP_0_PA_SZONE_REG_BASE      + 0x00000010)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_SIX_ZONE_ADJUST_PWL1_RMSK                         0xffffffff
#define HWIO_MMSS_MDP_VP_0_DSPP_0_SIX_ZONE_ADJUST_PWL1_IN          \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_DSPP_0_SIX_ZONE_ADJUST_PWL1_ADDR, HWIO_MMSS_MDP_VP_0_DSPP_0_SIX_ZONE_ADJUST_PWL1_RMSK)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_SIX_ZONE_ADJUST_PWL1_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_DSPP_0_SIX_ZONE_ADJUST_PWL1_ADDR, m)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_SIX_ZONE_ADJUST_PWL1_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_VP_0_DSPP_0_SIX_ZONE_ADJUST_PWL1_ADDR,v)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_SIX_ZONE_ADJUST_PWL1_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_VP_0_DSPP_0_SIX_ZONE_ADJUST_PWL1_ADDR,m,v,HWIO_MMSS_MDP_VP_0_DSPP_0_SIX_ZONE_ADJUST_PWL1_IN)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_SIX_ZONE_ADJUST_PWL1_VAL_ADJ_BMSK                 0xffff0000
#define HWIO_MMSS_MDP_VP_0_DSPP_0_SIX_ZONE_ADJUST_PWL1_VAL_ADJ_SHFT                       0x10
#define HWIO_MMSS_MDP_VP_0_DSPP_0_SIX_ZONE_ADJUST_PWL1_SAT_ADJ_BMSK                     0xffff
#define HWIO_MMSS_MDP_VP_0_DSPP_0_SIX_ZONE_ADJUST_PWL1_SAT_ADJ_SHFT                        0x0

/*----------------------------------------------------------------------------
 * MODULE: MMSS_MDP_VP_0_DSPP_0_LUTV_RAM
 *--------------------------------------------------------------------------*/

#define HWIO_MMSS_MDP_VP_0_DSPP_0_PA_LUTV_IDX_i_ADDR(i)                   (MMSS_MDP_VP_0_DSPP_0_LUTV_RAM_REG_BASE      + 0x00000000 + 0x4 * (i))
#define HWIO_MMSS_MDP_VP_0_DSPP_0_PA_LUTV_IDX_i_RMSK                       0x3ff03ff
#define HWIO_MMSS_MDP_VP_0_DSPP_0_PA_LUTV_IDX_i_MAXi                             127
#define HWIO_MMSS_MDP_VP_0_DSPP_0_PA_LUTV_IDX_i_INI(i)        \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_DSPP_0_PA_LUTV_IDX_i_ADDR(i), HWIO_MMSS_MDP_VP_0_DSPP_0_PA_LUTV_IDX_i_RMSK)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_PA_LUTV_IDX_i_INMI(i,mask)    \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_DSPP_0_PA_LUTV_IDX_i_ADDR(i), mask)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_PA_LUTV_IDX_i_OUTI(i,val)    \
        out_dword(HWIO_MMSS_MDP_VP_0_DSPP_0_PA_LUTV_IDX_i_ADDR(i),val)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_PA_LUTV_IDX_i_OUTMI(i,mask,val) \
        out_dword_masked_ns(HWIO_MMSS_MDP_VP_0_DSPP_0_PA_LUTV_IDX_i_ADDR(i),mask,val,HWIO_MMSS_MDP_VP_0_DSPP_0_PA_LUTV_IDX_i_INI(i))
#define HWIO_MMSS_MDP_VP_0_DSPP_0_PA_LUTV_IDX_i_VALUE_UPPER_BMSK           0x3ff0000
#define HWIO_MMSS_MDP_VP_0_DSPP_0_PA_LUTV_IDX_i_VALUE_UPPER_SHFT                0x10
#define HWIO_MMSS_MDP_VP_0_DSPP_0_PA_LUTV_IDX_i_VALUE_LOWER_BMSK               0x3ff
#define HWIO_MMSS_MDP_VP_0_DSPP_0_PA_LUTV_IDX_i_VALUE_LOWER_SHFT                 0x0

/*----------------------------------------------------------------------------
 * MODULE: MMSS_MDP_VP_0_DSPP_0_HIST_RAM
 *--------------------------------------------------------------------------*/

#define HWIO_MMSS_MDP_VP_0_DSPP_0_HIST_V_DATAN_BIN_i_ADDR(i)             (MMSS_MDP_VP_0_DSPP_0_HIST_RAM_REG_BASE      + 0x00000000 + 0x4 * (i))
#define HWIO_MMSS_MDP_VP_0_DSPP_0_HIST_V_DATAN_BIN_i_RMSK                  0xffffff
#define HWIO_MMSS_MDP_VP_0_DSPP_0_HIST_V_DATAN_BIN_i_MAXi                       255
#define HWIO_MMSS_MDP_VP_0_DSPP_0_HIST_V_DATAN_BIN_i_INI(i)        \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_DSPP_0_HIST_V_DATAN_BIN_i_ADDR(i), HWIO_MMSS_MDP_VP_0_DSPP_0_HIST_V_DATAN_BIN_i_RMSK)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_HIST_V_DATAN_BIN_i_INMI(i,mask)    \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_DSPP_0_HIST_V_DATAN_BIN_i_ADDR(i), mask)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_HIST_V_DATAN_BIN_i_VALUE_BMSK            0xffffff
#define HWIO_MMSS_MDP_VP_0_DSPP_0_HIST_V_DATAN_BIN_i_VALUE_SHFT                 0x0

/*----------------------------------------------------------------------------
 * MODULE: MMSS_MDP_VP_0_DSPP_0_GAMUT
 *--------------------------------------------------------------------------*/

#define HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_OP_MODE_ADDR                                     (MMSS_MDP_VP_0_DSPP_0_GAMUT_REG_BASE      + 0x00000000)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_OP_MODE_RMSK                                            0x7
#define HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_OP_MODE_IN          \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_OP_MODE_ADDR, HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_OP_MODE_RMSK)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_OP_MODE_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_OP_MODE_ADDR, m)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_OP_MODE_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_OP_MODE_ADDR,v)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_OP_MODE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_OP_MODE_ADDR,m,v,HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_OP_MODE_IN)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_OP_MODE_GAMUT_COARSE_EN_BMSK                            0x4
#define HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_OP_MODE_GAMUT_COARSE_EN_SHFT                            0x2
#define HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_OP_MODE_GAMUT_MAP_EN_BMSK                               0x2
#define HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_OP_MODE_GAMUT_MAP_EN_SHFT                               0x1
#define HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_OP_MODE_GAMUT_EN_BMSK                                   0x1
#define HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_OP_MODE_GAMUT_EN_SHFT                                   0x0

#define HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_TABLE_INDEX_ADDR                                 (MMSS_MDP_VP_0_DSPP_0_GAMUT_REG_BASE      + 0x00000004)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_TABLE_INDEX_RMSK                                    0x1f7ff
#define HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_TABLE_INDEX_IN          \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_TABLE_INDEX_ADDR, HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_TABLE_INDEX_RMSK)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_TABLE_INDEX_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_TABLE_INDEX_ADDR, m)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_TABLE_INDEX_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_TABLE_INDEX_ADDR,v)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_TABLE_INDEX_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_TABLE_INDEX_ADDR,m,v,HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_TABLE_INDEX_IN)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_TABLE_INDEX_GAMUT_TABLE_READ_BMSK                   0x10000
#define HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_TABLE_INDEX_GAMUT_TABLE_READ_SHFT                      0x10
#define HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_TABLE_INDEX_GAMUT_TABLE_SEL_BMSK                     0xf000
#define HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_TABLE_INDEX_GAMUT_TABLE_SEL_SHFT                        0xc
#define HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_TABLE_INDEX_GAMUT_TABLE_INDEX_BMSK                    0x7ff
#define HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_TABLE_INDEX_GAMUT_TABLE_INDEX_SHFT                      0x0

#define HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_TABLE_UPPER_R_ADDR                               (MMSS_MDP_VP_0_DSPP_0_GAMUT_REG_BASE      + 0x00000008)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_TABLE_UPPER_R_RMSK                                    0xfff
#define HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_TABLE_UPPER_R_IN          \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_TABLE_UPPER_R_ADDR, HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_TABLE_UPPER_R_RMSK)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_TABLE_UPPER_R_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_TABLE_UPPER_R_ADDR, m)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_TABLE_UPPER_R_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_TABLE_UPPER_R_ADDR,v)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_TABLE_UPPER_R_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_TABLE_UPPER_R_ADDR,m,v,HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_TABLE_UPPER_R_IN)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_TABLE_UPPER_R_GAMUT_TABLE_UPPER_BMSK                  0xfff
#define HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_TABLE_UPPER_R_GAMUT_TABLE_UPPER_SHFT                    0x0

#define HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_TABLE_LOWER_GB_ADDR                              (MMSS_MDP_VP_0_DSPP_0_GAMUT_REG_BASE      + 0x0000000c)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_TABLE_LOWER_GB_RMSK                               0xfff0fff
#define HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_TABLE_LOWER_GB_IN          \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_TABLE_LOWER_GB_ADDR, HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_TABLE_LOWER_GB_RMSK)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_TABLE_LOWER_GB_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_TABLE_LOWER_GB_ADDR, m)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_TABLE_LOWER_GB_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_TABLE_LOWER_GB_ADDR,v)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_TABLE_LOWER_GB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_TABLE_LOWER_GB_ADDR,m,v,HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_TABLE_LOWER_GB_IN)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_TABLE_LOWER_GB_GAMUT_TABLE_LOWER_G_BMSK           0xfff0000
#define HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_TABLE_LOWER_GB_GAMUT_TABLE_LOWER_G_SHFT                0x10
#define HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_TABLE_LOWER_GB_GAMUT_TABLE_LOWER_B_BMSK               0xfff
#define HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_TABLE_LOWER_GB_GAMUT_TABLE_LOWER_B_SHFT                 0x0

#define HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR0_0_ADDR                                    (MMSS_MDP_VP_0_DSPP_0_GAMUT_REG_BASE      + 0x00000010)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR0_0_RMSK                                    0x1fffffff
#define HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR0_0_IN          \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR0_0_ADDR, HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR0_0_RMSK)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR0_0_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR0_0_ADDR, m)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR0_0_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR0_0_ADDR,v)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR0_0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR0_0_ADDR,m,v,HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR0_0_IN)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR0_0_SCALE_BMSK                              0x1ffff000
#define HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR0_0_SCALE_SHFT                                     0xc
#define HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR0_0_OFFSET_BMSK                                  0xfff
#define HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR0_0_OFFSET_SHFT                                    0x0

#define HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR0_1_ADDR                                    (MMSS_MDP_VP_0_DSPP_0_GAMUT_REG_BASE      + 0x00000014)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR0_1_RMSK                                    0x1fffffff
#define HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR0_1_IN          \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR0_1_ADDR, HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR0_1_RMSK)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR0_1_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR0_1_ADDR, m)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR0_1_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR0_1_ADDR,v)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR0_1_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR0_1_ADDR,m,v,HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR0_1_IN)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR0_1_SCALE_BMSK                              0x1ffff000
#define HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR0_1_SCALE_SHFT                                     0xc
#define HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR0_1_OFFSET_BMSK                                  0xfff
#define HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR0_1_OFFSET_SHFT                                    0x0

#define HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR0_2_ADDR                                    (MMSS_MDP_VP_0_DSPP_0_GAMUT_REG_BASE      + 0x00000018)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR0_2_RMSK                                    0x1fffffff
#define HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR0_2_IN          \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR0_2_ADDR, HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR0_2_RMSK)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR0_2_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR0_2_ADDR, m)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR0_2_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR0_2_ADDR,v)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR0_2_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR0_2_ADDR,m,v,HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR0_2_IN)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR0_2_SCALE_BMSK                              0x1ffff000
#define HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR0_2_SCALE_SHFT                                     0xc
#define HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR0_2_OFFSET_BMSK                                  0xfff
#define HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR0_2_OFFSET_SHFT                                    0x0

#define HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR0_3_ADDR                                    (MMSS_MDP_VP_0_DSPP_0_GAMUT_REG_BASE      + 0x0000001c)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR0_3_RMSK                                    0x1fffffff
#define HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR0_3_IN          \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR0_3_ADDR, HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR0_3_RMSK)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR0_3_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR0_3_ADDR, m)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR0_3_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR0_3_ADDR,v)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR0_3_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR0_3_ADDR,m,v,HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR0_3_IN)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR0_3_SCALE_BMSK                              0x1ffff000
#define HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR0_3_SCALE_SHFT                                     0xc
#define HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR0_3_OFFSET_BMSK                                  0xfff
#define HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR0_3_OFFSET_SHFT                                    0x0

#define HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR0_4_ADDR                                    (MMSS_MDP_VP_0_DSPP_0_GAMUT_REG_BASE      + 0x00000020)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR0_4_RMSK                                    0x1fffffff
#define HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR0_4_IN          \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR0_4_ADDR, HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR0_4_RMSK)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR0_4_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR0_4_ADDR, m)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR0_4_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR0_4_ADDR,v)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR0_4_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR0_4_ADDR,m,v,HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR0_4_IN)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR0_4_SCALE_BMSK                              0x1ffff000
#define HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR0_4_SCALE_SHFT                                     0xc
#define HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR0_4_OFFSET_BMSK                                  0xfff
#define HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR0_4_OFFSET_SHFT                                    0x0

#define HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR0_5_ADDR                                    (MMSS_MDP_VP_0_DSPP_0_GAMUT_REG_BASE      + 0x00000024)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR0_5_RMSK                                    0x1fffffff
#define HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR0_5_IN          \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR0_5_ADDR, HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR0_5_RMSK)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR0_5_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR0_5_ADDR, m)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR0_5_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR0_5_ADDR,v)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR0_5_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR0_5_ADDR,m,v,HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR0_5_IN)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR0_5_SCALE_BMSK                              0x1ffff000
#define HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR0_5_SCALE_SHFT                                     0xc
#define HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR0_5_OFFSET_BMSK                                  0xfff
#define HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR0_5_OFFSET_SHFT                                    0x0

#define HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR0_6_ADDR                                    (MMSS_MDP_VP_0_DSPP_0_GAMUT_REG_BASE      + 0x00000028)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR0_6_RMSK                                    0x1fffffff
#define HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR0_6_IN          \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR0_6_ADDR, HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR0_6_RMSK)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR0_6_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR0_6_ADDR, m)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR0_6_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR0_6_ADDR,v)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR0_6_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR0_6_ADDR,m,v,HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR0_6_IN)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR0_6_SCALE_BMSK                              0x1ffff000
#define HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR0_6_SCALE_SHFT                                     0xc
#define HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR0_6_OFFSET_BMSK                                  0xfff
#define HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR0_6_OFFSET_SHFT                                    0x0

#define HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR0_7_ADDR                                    (MMSS_MDP_VP_0_DSPP_0_GAMUT_REG_BASE      + 0x0000002c)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR0_7_RMSK                                    0x1fffffff
#define HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR0_7_IN          \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR0_7_ADDR, HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR0_7_RMSK)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR0_7_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR0_7_ADDR, m)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR0_7_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR0_7_ADDR,v)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR0_7_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR0_7_ADDR,m,v,HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR0_7_IN)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR0_7_SCALE_BMSK                              0x1ffff000
#define HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR0_7_SCALE_SHFT                                     0xc
#define HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR0_7_OFFSET_BMSK                                  0xfff
#define HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR0_7_OFFSET_SHFT                                    0x0

#define HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR0_8_ADDR                                    (MMSS_MDP_VP_0_DSPP_0_GAMUT_REG_BASE      + 0x00000030)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR0_8_RMSK                                    0x1fffffff
#define HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR0_8_IN          \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR0_8_ADDR, HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR0_8_RMSK)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR0_8_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR0_8_ADDR, m)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR0_8_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR0_8_ADDR,v)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR0_8_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR0_8_ADDR,m,v,HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR0_8_IN)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR0_8_SCALE_BMSK                              0x1ffff000
#define HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR0_8_SCALE_SHFT                                     0xc
#define HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR0_8_OFFSET_BMSK                                  0xfff
#define HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR0_8_OFFSET_SHFT                                    0x0

#define HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR0_9_ADDR                                    (MMSS_MDP_VP_0_DSPP_0_GAMUT_REG_BASE      + 0x00000034)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR0_9_RMSK                                    0x1fffffff
#define HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR0_9_IN          \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR0_9_ADDR, HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR0_9_RMSK)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR0_9_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR0_9_ADDR, m)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR0_9_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR0_9_ADDR,v)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR0_9_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR0_9_ADDR,m,v,HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR0_9_IN)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR0_9_SCALE_BMSK                              0x1ffff000
#define HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR0_9_SCALE_SHFT                                     0xc
#define HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR0_9_OFFSET_BMSK                                  0xfff
#define HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR0_9_OFFSET_SHFT                                    0x0

#define HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR0_10_ADDR                                   (MMSS_MDP_VP_0_DSPP_0_GAMUT_REG_BASE      + 0x00000038)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR0_10_RMSK                                   0x1fffffff
#define HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR0_10_IN          \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR0_10_ADDR, HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR0_10_RMSK)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR0_10_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR0_10_ADDR, m)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR0_10_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR0_10_ADDR,v)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR0_10_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR0_10_ADDR,m,v,HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR0_10_IN)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR0_10_SCALE_BMSK                             0x1ffff000
#define HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR0_10_SCALE_SHFT                                    0xc
#define HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR0_10_OFFSET_BMSK                                 0xfff
#define HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR0_10_OFFSET_SHFT                                   0x0

#define HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR0_11_ADDR                                   (MMSS_MDP_VP_0_DSPP_0_GAMUT_REG_BASE      + 0x0000003c)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR0_11_RMSK                                   0x1fffffff
#define HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR0_11_IN          \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR0_11_ADDR, HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR0_11_RMSK)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR0_11_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR0_11_ADDR, m)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR0_11_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR0_11_ADDR,v)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR0_11_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR0_11_ADDR,m,v,HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR0_11_IN)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR0_11_SCALE_BMSK                             0x1ffff000
#define HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR0_11_SCALE_SHFT                                    0xc
#define HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR0_11_OFFSET_BMSK                                 0xfff
#define HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR0_11_OFFSET_SHFT                                   0x0

#define HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR0_12_ADDR                                   (MMSS_MDP_VP_0_DSPP_0_GAMUT_REG_BASE      + 0x00000040)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR0_12_RMSK                                   0x1fffffff
#define HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR0_12_IN          \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR0_12_ADDR, HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR0_12_RMSK)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR0_12_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR0_12_ADDR, m)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR0_12_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR0_12_ADDR,v)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR0_12_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR0_12_ADDR,m,v,HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR0_12_IN)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR0_12_SCALE_BMSK                             0x1ffff000
#define HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR0_12_SCALE_SHFT                                    0xc
#define HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR0_12_OFFSET_BMSK                                 0xfff
#define HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR0_12_OFFSET_SHFT                                   0x0

#define HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR0_13_ADDR                                   (MMSS_MDP_VP_0_DSPP_0_GAMUT_REG_BASE      + 0x00000044)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR0_13_RMSK                                   0x1fffffff
#define HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR0_13_IN          \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR0_13_ADDR, HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR0_13_RMSK)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR0_13_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR0_13_ADDR, m)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR0_13_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR0_13_ADDR,v)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR0_13_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR0_13_ADDR,m,v,HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR0_13_IN)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR0_13_SCALE_BMSK                             0x1ffff000
#define HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR0_13_SCALE_SHFT                                    0xc
#define HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR0_13_OFFSET_BMSK                                 0xfff
#define HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR0_13_OFFSET_SHFT                                   0x0

#define HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR0_14_ADDR                                   (MMSS_MDP_VP_0_DSPP_0_GAMUT_REG_BASE      + 0x00000048)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR0_14_RMSK                                   0x1fffffff
#define HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR0_14_IN          \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR0_14_ADDR, HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR0_14_RMSK)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR0_14_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR0_14_ADDR, m)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR0_14_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR0_14_ADDR,v)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR0_14_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR0_14_ADDR,m,v,HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR0_14_IN)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR0_14_SCALE_BMSK                             0x1ffff000
#define HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR0_14_SCALE_SHFT                                    0xc
#define HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR0_14_OFFSET_BMSK                                 0xfff
#define HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR0_14_OFFSET_SHFT                                   0x0

#define HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR0_15_ADDR                                   (MMSS_MDP_VP_0_DSPP_0_GAMUT_REG_BASE      + 0x0000004c)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR0_15_RMSK                                   0x1fffffff
#define HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR0_15_IN          \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR0_15_ADDR, HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR0_15_RMSK)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR0_15_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR0_15_ADDR, m)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR0_15_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR0_15_ADDR,v)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR0_15_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR0_15_ADDR,m,v,HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR0_15_IN)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR0_15_SCALE_BMSK                             0x1ffff000
#define HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR0_15_SCALE_SHFT                                    0xc
#define HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR0_15_OFFSET_BMSK                                 0xfff
#define HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR0_15_OFFSET_SHFT                                   0x0

#define HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR1_0_ADDR                                    (MMSS_MDP_VP_0_DSPP_0_GAMUT_REG_BASE      + 0x00000050)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR1_0_RMSK                                    0x1fffffff
#define HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR1_0_IN          \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR1_0_ADDR, HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR1_0_RMSK)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR1_0_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR1_0_ADDR, m)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR1_0_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR1_0_ADDR,v)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR1_0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR1_0_ADDR,m,v,HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR1_0_IN)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR1_0_SCALE_BMSK                              0x1ffff000
#define HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR1_0_SCALE_SHFT                                     0xc
#define HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR1_0_OFFSET_BMSK                                  0xfff
#define HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR1_0_OFFSET_SHFT                                    0x0

#define HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR1_1_ADDR                                    (MMSS_MDP_VP_0_DSPP_0_GAMUT_REG_BASE      + 0x00000054)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR1_1_RMSK                                    0x1fffffff
#define HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR1_1_IN          \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR1_1_ADDR, HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR1_1_RMSK)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR1_1_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR1_1_ADDR, m)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR1_1_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR1_1_ADDR,v)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR1_1_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR1_1_ADDR,m,v,HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR1_1_IN)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR1_1_SCALE_BMSK                              0x1ffff000
#define HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR1_1_SCALE_SHFT                                     0xc
#define HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR1_1_OFFSET_BMSK                                  0xfff
#define HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR1_1_OFFSET_SHFT                                    0x0

#define HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR1_2_ADDR                                    (MMSS_MDP_VP_0_DSPP_0_GAMUT_REG_BASE      + 0x00000058)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR1_2_RMSK                                    0x1fffffff
#define HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR1_2_IN          \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR1_2_ADDR, HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR1_2_RMSK)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR1_2_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR1_2_ADDR, m)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR1_2_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR1_2_ADDR,v)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR1_2_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR1_2_ADDR,m,v,HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR1_2_IN)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR1_2_SCALE_BMSK                              0x1ffff000
#define HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR1_2_SCALE_SHFT                                     0xc
#define HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR1_2_OFFSET_BMSK                                  0xfff
#define HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR1_2_OFFSET_SHFT                                    0x0

#define HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR1_3_ADDR                                    (MMSS_MDP_VP_0_DSPP_0_GAMUT_REG_BASE      + 0x0000005c)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR1_3_RMSK                                    0x1fffffff
#define HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR1_3_IN          \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR1_3_ADDR, HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR1_3_RMSK)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR1_3_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR1_3_ADDR, m)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR1_3_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR1_3_ADDR,v)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR1_3_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR1_3_ADDR,m,v,HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR1_3_IN)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR1_3_SCALE_BMSK                              0x1ffff000
#define HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR1_3_SCALE_SHFT                                     0xc
#define HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR1_3_OFFSET_BMSK                                  0xfff
#define HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR1_3_OFFSET_SHFT                                    0x0

#define HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR1_4_ADDR                                    (MMSS_MDP_VP_0_DSPP_0_GAMUT_REG_BASE      + 0x00000060)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR1_4_RMSK                                    0x1fffffff
#define HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR1_4_IN          \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR1_4_ADDR, HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR1_4_RMSK)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR1_4_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR1_4_ADDR, m)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR1_4_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR1_4_ADDR,v)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR1_4_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR1_4_ADDR,m,v,HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR1_4_IN)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR1_4_SCALE_BMSK                              0x1ffff000
#define HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR1_4_SCALE_SHFT                                     0xc
#define HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR1_4_OFFSET_BMSK                                  0xfff
#define HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR1_4_OFFSET_SHFT                                    0x0

#define HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR1_5_ADDR                                    (MMSS_MDP_VP_0_DSPP_0_GAMUT_REG_BASE      + 0x00000064)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR1_5_RMSK                                    0x1fffffff
#define HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR1_5_IN          \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR1_5_ADDR, HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR1_5_RMSK)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR1_5_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR1_5_ADDR, m)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR1_5_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR1_5_ADDR,v)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR1_5_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR1_5_ADDR,m,v,HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR1_5_IN)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR1_5_SCALE_BMSK                              0x1ffff000
#define HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR1_5_SCALE_SHFT                                     0xc
#define HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR1_5_OFFSET_BMSK                                  0xfff
#define HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR1_5_OFFSET_SHFT                                    0x0

#define HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR1_6_ADDR                                    (MMSS_MDP_VP_0_DSPP_0_GAMUT_REG_BASE      + 0x00000068)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR1_6_RMSK                                    0x1fffffff
#define HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR1_6_IN          \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR1_6_ADDR, HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR1_6_RMSK)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR1_6_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR1_6_ADDR, m)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR1_6_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR1_6_ADDR,v)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR1_6_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR1_6_ADDR,m,v,HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR1_6_IN)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR1_6_SCALE_BMSK                              0x1ffff000
#define HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR1_6_SCALE_SHFT                                     0xc
#define HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR1_6_OFFSET_BMSK                                  0xfff
#define HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR1_6_OFFSET_SHFT                                    0x0

#define HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR1_7_ADDR                                    (MMSS_MDP_VP_0_DSPP_0_GAMUT_REG_BASE      + 0x0000006c)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR1_7_RMSK                                    0x1fffffff
#define HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR1_7_IN          \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR1_7_ADDR, HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR1_7_RMSK)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR1_7_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR1_7_ADDR, m)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR1_7_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR1_7_ADDR,v)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR1_7_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR1_7_ADDR,m,v,HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR1_7_IN)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR1_7_SCALE_BMSK                              0x1ffff000
#define HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR1_7_SCALE_SHFT                                     0xc
#define HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR1_7_OFFSET_BMSK                                  0xfff
#define HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR1_7_OFFSET_SHFT                                    0x0

#define HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR1_8_ADDR                                    (MMSS_MDP_VP_0_DSPP_0_GAMUT_REG_BASE      + 0x00000070)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR1_8_RMSK                                    0x1fffffff
#define HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR1_8_IN          \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR1_8_ADDR, HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR1_8_RMSK)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR1_8_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR1_8_ADDR, m)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR1_8_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR1_8_ADDR,v)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR1_8_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR1_8_ADDR,m,v,HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR1_8_IN)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR1_8_SCALE_BMSK                              0x1ffff000
#define HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR1_8_SCALE_SHFT                                     0xc
#define HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR1_8_OFFSET_BMSK                                  0xfff
#define HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR1_8_OFFSET_SHFT                                    0x0

#define HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR1_9_ADDR                                    (MMSS_MDP_VP_0_DSPP_0_GAMUT_REG_BASE      + 0x00000074)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR1_9_RMSK                                    0x1fffffff
#define HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR1_9_IN          \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR1_9_ADDR, HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR1_9_RMSK)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR1_9_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR1_9_ADDR, m)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR1_9_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR1_9_ADDR,v)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR1_9_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR1_9_ADDR,m,v,HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR1_9_IN)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR1_9_SCALE_BMSK                              0x1ffff000
#define HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR1_9_SCALE_SHFT                                     0xc
#define HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR1_9_OFFSET_BMSK                                  0xfff
#define HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR1_9_OFFSET_SHFT                                    0x0

#define HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR1_10_ADDR                                   (MMSS_MDP_VP_0_DSPP_0_GAMUT_REG_BASE      + 0x00000078)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR1_10_RMSK                                   0x1fffffff
#define HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR1_10_IN          \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR1_10_ADDR, HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR1_10_RMSK)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR1_10_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR1_10_ADDR, m)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR1_10_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR1_10_ADDR,v)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR1_10_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR1_10_ADDR,m,v,HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR1_10_IN)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR1_10_SCALE_BMSK                             0x1ffff000
#define HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR1_10_SCALE_SHFT                                    0xc
#define HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR1_10_OFFSET_BMSK                                 0xfff
#define HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR1_10_OFFSET_SHFT                                   0x0

#define HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR1_11_ADDR                                   (MMSS_MDP_VP_0_DSPP_0_GAMUT_REG_BASE      + 0x0000007c)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR1_11_RMSK                                   0x1fffffff
#define HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR1_11_IN          \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR1_11_ADDR, HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR1_11_RMSK)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR1_11_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR1_11_ADDR, m)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR1_11_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR1_11_ADDR,v)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR1_11_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR1_11_ADDR,m,v,HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR1_11_IN)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR1_11_SCALE_BMSK                             0x1ffff000
#define HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR1_11_SCALE_SHFT                                    0xc
#define HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR1_11_OFFSET_BMSK                                 0xfff
#define HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR1_11_OFFSET_SHFT                                   0x0

#define HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR1_12_ADDR                                   (MMSS_MDP_VP_0_DSPP_0_GAMUT_REG_BASE      + 0x00000080)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR1_12_RMSK                                   0x1fffffff
#define HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR1_12_IN          \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR1_12_ADDR, HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR1_12_RMSK)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR1_12_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR1_12_ADDR, m)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR1_12_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR1_12_ADDR,v)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR1_12_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR1_12_ADDR,m,v,HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR1_12_IN)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR1_12_SCALE_BMSK                             0x1ffff000
#define HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR1_12_SCALE_SHFT                                    0xc
#define HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR1_12_OFFSET_BMSK                                 0xfff
#define HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR1_12_OFFSET_SHFT                                   0x0

#define HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR1_13_ADDR                                   (MMSS_MDP_VP_0_DSPP_0_GAMUT_REG_BASE      + 0x00000084)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR1_13_RMSK                                   0x1fffffff
#define HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR1_13_IN          \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR1_13_ADDR, HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR1_13_RMSK)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR1_13_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR1_13_ADDR, m)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR1_13_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR1_13_ADDR,v)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR1_13_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR1_13_ADDR,m,v,HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR1_13_IN)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR1_13_SCALE_BMSK                             0x1ffff000
#define HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR1_13_SCALE_SHFT                                    0xc
#define HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR1_13_OFFSET_BMSK                                 0xfff
#define HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR1_13_OFFSET_SHFT                                   0x0

#define HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR1_14_ADDR                                   (MMSS_MDP_VP_0_DSPP_0_GAMUT_REG_BASE      + 0x00000088)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR1_14_RMSK                                   0x1fffffff
#define HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR1_14_IN          \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR1_14_ADDR, HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR1_14_RMSK)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR1_14_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR1_14_ADDR, m)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR1_14_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR1_14_ADDR,v)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR1_14_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR1_14_ADDR,m,v,HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR1_14_IN)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR1_14_SCALE_BMSK                             0x1ffff000
#define HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR1_14_SCALE_SHFT                                    0xc
#define HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR1_14_OFFSET_BMSK                                 0xfff
#define HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR1_14_OFFSET_SHFT                                   0x0

#define HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR1_15_ADDR                                   (MMSS_MDP_VP_0_DSPP_0_GAMUT_REG_BASE      + 0x0000008c)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR1_15_RMSK                                   0x1fffffff
#define HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR1_15_IN          \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR1_15_ADDR, HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR1_15_RMSK)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR1_15_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR1_15_ADDR, m)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR1_15_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR1_15_ADDR,v)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR1_15_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR1_15_ADDR,m,v,HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR1_15_IN)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR1_15_SCALE_BMSK                             0x1ffff000
#define HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR1_15_SCALE_SHFT                                    0xc
#define HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR1_15_OFFSET_BMSK                                 0xfff
#define HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR1_15_OFFSET_SHFT                                   0x0

#define HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR2_0_ADDR                                    (MMSS_MDP_VP_0_DSPP_0_GAMUT_REG_BASE      + 0x00000090)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR2_0_RMSK                                    0x1fffffff
#define HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR2_0_IN          \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR2_0_ADDR, HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR2_0_RMSK)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR2_0_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR2_0_ADDR, m)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR2_0_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR2_0_ADDR,v)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR2_0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR2_0_ADDR,m,v,HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR2_0_IN)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR2_0_SCALE_BMSK                              0x1ffff000
#define HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR2_0_SCALE_SHFT                                     0xc
#define HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR2_0_OFFSET_BMSK                                  0xfff
#define HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR2_0_OFFSET_SHFT                                    0x0

#define HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR2_1_ADDR                                    (MMSS_MDP_VP_0_DSPP_0_GAMUT_REG_BASE      + 0x00000094)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR2_1_RMSK                                    0x1fffffff
#define HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR2_1_IN          \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR2_1_ADDR, HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR2_1_RMSK)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR2_1_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR2_1_ADDR, m)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR2_1_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR2_1_ADDR,v)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR2_1_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR2_1_ADDR,m,v,HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR2_1_IN)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR2_1_SCALE_BMSK                              0x1ffff000
#define HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR2_1_SCALE_SHFT                                     0xc
#define HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR2_1_OFFSET_BMSK                                  0xfff
#define HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR2_1_OFFSET_SHFT                                    0x0

#define HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR2_2_ADDR                                    (MMSS_MDP_VP_0_DSPP_0_GAMUT_REG_BASE      + 0x00000098)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR2_2_RMSK                                    0x1fffffff
#define HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR2_2_IN          \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR2_2_ADDR, HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR2_2_RMSK)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR2_2_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR2_2_ADDR, m)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR2_2_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR2_2_ADDR,v)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR2_2_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR2_2_ADDR,m,v,HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR2_2_IN)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR2_2_SCALE_BMSK                              0x1ffff000
#define HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR2_2_SCALE_SHFT                                     0xc
#define HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR2_2_OFFSET_BMSK                                  0xfff
#define HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR2_2_OFFSET_SHFT                                    0x0

#define HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR2_3_ADDR                                    (MMSS_MDP_VP_0_DSPP_0_GAMUT_REG_BASE      + 0x0000009c)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR2_3_RMSK                                    0x1fffffff
#define HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR2_3_IN          \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR2_3_ADDR, HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR2_3_RMSK)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR2_3_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR2_3_ADDR, m)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR2_3_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR2_3_ADDR,v)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR2_3_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR2_3_ADDR,m,v,HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR2_3_IN)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR2_3_SCALE_BMSK                              0x1ffff000
#define HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR2_3_SCALE_SHFT                                     0xc
#define HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR2_3_OFFSET_BMSK                                  0xfff
#define HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR2_3_OFFSET_SHFT                                    0x0

#define HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR2_4_ADDR                                    (MMSS_MDP_VP_0_DSPP_0_GAMUT_REG_BASE      + 0x000000a0)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR2_4_RMSK                                    0x1fffffff
#define HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR2_4_IN          \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR2_4_ADDR, HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR2_4_RMSK)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR2_4_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR2_4_ADDR, m)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR2_4_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR2_4_ADDR,v)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR2_4_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR2_4_ADDR,m,v,HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR2_4_IN)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR2_4_SCALE_BMSK                              0x1ffff000
#define HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR2_4_SCALE_SHFT                                     0xc
#define HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR2_4_OFFSET_BMSK                                  0xfff
#define HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR2_4_OFFSET_SHFT                                    0x0

#define HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR2_5_ADDR                                    (MMSS_MDP_VP_0_DSPP_0_GAMUT_REG_BASE      + 0x000000a4)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR2_5_RMSK                                    0x1fffffff
#define HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR2_5_IN          \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR2_5_ADDR, HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR2_5_RMSK)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR2_5_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR2_5_ADDR, m)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR2_5_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR2_5_ADDR,v)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR2_5_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR2_5_ADDR,m,v,HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR2_5_IN)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR2_5_SCALE_BMSK                              0x1ffff000
#define HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR2_5_SCALE_SHFT                                     0xc
#define HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR2_5_OFFSET_BMSK                                  0xfff
#define HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR2_5_OFFSET_SHFT                                    0x0

#define HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR2_6_ADDR                                    (MMSS_MDP_VP_0_DSPP_0_GAMUT_REG_BASE      + 0x000000a8)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR2_6_RMSK                                    0x1fffffff
#define HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR2_6_IN          \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR2_6_ADDR, HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR2_6_RMSK)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR2_6_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR2_6_ADDR, m)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR2_6_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR2_6_ADDR,v)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR2_6_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR2_6_ADDR,m,v,HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR2_6_IN)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR2_6_SCALE_BMSK                              0x1ffff000
#define HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR2_6_SCALE_SHFT                                     0xc
#define HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR2_6_OFFSET_BMSK                                  0xfff
#define HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR2_6_OFFSET_SHFT                                    0x0

#define HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR2_7_ADDR                                    (MMSS_MDP_VP_0_DSPP_0_GAMUT_REG_BASE      + 0x000000ac)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR2_7_RMSK                                    0x1fffffff
#define HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR2_7_IN          \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR2_7_ADDR, HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR2_7_RMSK)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR2_7_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR2_7_ADDR, m)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR2_7_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR2_7_ADDR,v)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR2_7_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR2_7_ADDR,m,v,HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR2_7_IN)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR2_7_SCALE_BMSK                              0x1ffff000
#define HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR2_7_SCALE_SHFT                                     0xc
#define HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR2_7_OFFSET_BMSK                                  0xfff
#define HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR2_7_OFFSET_SHFT                                    0x0

#define HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR2_8_ADDR                                    (MMSS_MDP_VP_0_DSPP_0_GAMUT_REG_BASE      + 0x000000b0)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR2_8_RMSK                                    0x1fffffff
#define HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR2_8_IN          \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR2_8_ADDR, HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR2_8_RMSK)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR2_8_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR2_8_ADDR, m)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR2_8_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR2_8_ADDR,v)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR2_8_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR2_8_ADDR,m,v,HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR2_8_IN)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR2_8_SCALE_BMSK                              0x1ffff000
#define HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR2_8_SCALE_SHFT                                     0xc
#define HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR2_8_OFFSET_BMSK                                  0xfff
#define HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR2_8_OFFSET_SHFT                                    0x0

#define HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR2_9_ADDR                                    (MMSS_MDP_VP_0_DSPP_0_GAMUT_REG_BASE      + 0x000000b4)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR2_9_RMSK                                    0x1fffffff
#define HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR2_9_IN          \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR2_9_ADDR, HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR2_9_RMSK)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR2_9_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR2_9_ADDR, m)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR2_9_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR2_9_ADDR,v)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR2_9_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR2_9_ADDR,m,v,HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR2_9_IN)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR2_9_SCALE_BMSK                              0x1ffff000
#define HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR2_9_SCALE_SHFT                                     0xc
#define HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR2_9_OFFSET_BMSK                                  0xfff
#define HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR2_9_OFFSET_SHFT                                    0x0

#define HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR2_10_ADDR                                   (MMSS_MDP_VP_0_DSPP_0_GAMUT_REG_BASE      + 0x000000b8)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR2_10_RMSK                                   0x1fffffff
#define HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR2_10_IN          \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR2_10_ADDR, HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR2_10_RMSK)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR2_10_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR2_10_ADDR, m)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR2_10_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR2_10_ADDR,v)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR2_10_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR2_10_ADDR,m,v,HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR2_10_IN)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR2_10_SCALE_BMSK                             0x1ffff000
#define HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR2_10_SCALE_SHFT                                    0xc
#define HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR2_10_OFFSET_BMSK                                 0xfff
#define HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR2_10_OFFSET_SHFT                                   0x0

#define HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR2_11_ADDR                                   (MMSS_MDP_VP_0_DSPP_0_GAMUT_REG_BASE      + 0x000000bc)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR2_11_RMSK                                   0x1fffffff
#define HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR2_11_IN          \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR2_11_ADDR, HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR2_11_RMSK)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR2_11_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR2_11_ADDR, m)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR2_11_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR2_11_ADDR,v)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR2_11_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR2_11_ADDR,m,v,HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR2_11_IN)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR2_11_SCALE_BMSK                             0x1ffff000
#define HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR2_11_SCALE_SHFT                                    0xc
#define HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR2_11_OFFSET_BMSK                                 0xfff
#define HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR2_11_OFFSET_SHFT                                   0x0

#define HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR2_12_ADDR                                   (MMSS_MDP_VP_0_DSPP_0_GAMUT_REG_BASE      + 0x000000c0)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR2_12_RMSK                                   0x1fffffff
#define HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR2_12_IN          \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR2_12_ADDR, HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR2_12_RMSK)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR2_12_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR2_12_ADDR, m)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR2_12_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR2_12_ADDR,v)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR2_12_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR2_12_ADDR,m,v,HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR2_12_IN)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR2_12_SCALE_BMSK                             0x1ffff000
#define HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR2_12_SCALE_SHFT                                    0xc
#define HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR2_12_OFFSET_BMSK                                 0xfff
#define HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR2_12_OFFSET_SHFT                                   0x0

#define HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR2_13_ADDR                                   (MMSS_MDP_VP_0_DSPP_0_GAMUT_REG_BASE      + 0x000000c4)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR2_13_RMSK                                   0x1fffffff
#define HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR2_13_IN          \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR2_13_ADDR, HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR2_13_RMSK)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR2_13_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR2_13_ADDR, m)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR2_13_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR2_13_ADDR,v)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR2_13_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR2_13_ADDR,m,v,HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR2_13_IN)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR2_13_SCALE_BMSK                             0x1ffff000
#define HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR2_13_SCALE_SHFT                                    0xc
#define HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR2_13_OFFSET_BMSK                                 0xfff
#define HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR2_13_OFFSET_SHFT                                   0x0

#define HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR2_14_ADDR                                   (MMSS_MDP_VP_0_DSPP_0_GAMUT_REG_BASE      + 0x000000c8)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR2_14_RMSK                                   0x1fffffff
#define HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR2_14_IN          \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR2_14_ADDR, HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR2_14_RMSK)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR2_14_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR2_14_ADDR, m)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR2_14_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR2_14_ADDR,v)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR2_14_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR2_14_ADDR,m,v,HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR2_14_IN)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR2_14_SCALE_BMSK                             0x1ffff000
#define HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR2_14_SCALE_SHFT                                    0xc
#define HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR2_14_OFFSET_BMSK                                 0xfff
#define HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR2_14_OFFSET_SHFT                                   0x0

#define HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR2_15_ADDR                                   (MMSS_MDP_VP_0_DSPP_0_GAMUT_REG_BASE      + 0x000000cc)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR2_15_RMSK                                   0x1fffffff
#define HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR2_15_IN          \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR2_15_ADDR, HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR2_15_RMSK)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR2_15_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR2_15_ADDR, m)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR2_15_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR2_15_ADDR,v)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR2_15_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR2_15_ADDR,m,v,HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR2_15_IN)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR2_15_SCALE_BMSK                             0x1ffff000
#define HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR2_15_SCALE_SHFT                                    0xc
#define HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR2_15_OFFSET_BMSK                                 0xfff
#define HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_COLOR2_15_OFFSET_SHFT                                   0x0

#define HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_CLK_CTRL_ADDR                                    (MMSS_MDP_VP_0_DSPP_0_GAMUT_REG_BASE      + 0x000000d0)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_CLK_CTRL_RMSK                                          0xff
#define HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_CLK_CTRL_IN          \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_CLK_CTRL_ADDR, HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_CLK_CTRL_RMSK)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_CLK_CTRL_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_CLK_CTRL_ADDR, m)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_CLK_CTRL_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_CLK_CTRL_ADDR,v)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_CLK_CTRL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_CLK_CTRL_ADDR,m,v,HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_CLK_CTRL_IN)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_CLK_CTRL_LUT_CLK_HYSTERISIS_CTRL_BMSK                  0xc0
#define HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_CLK_CTRL_LUT_CLK_HYSTERISIS_CTRL_SHFT                   0x6
#define HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_CLK_CTRL_LUT_CLK_FORCE_OFF_BMSK                        0x20
#define HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_CLK_CTRL_LUT_CLK_FORCE_OFF_SHFT                         0x5
#define HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_CLK_CTRL_LUT_CLK_FORCE_ON_BMSK                         0x10
#define HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_CLK_CTRL_LUT_CLK_FORCE_ON_SHFT                          0x4
#define HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_CLK_CTRL_GAMUT_CLK_HYSTERISIS_CTRL_BMSK                 0xc
#define HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_CLK_CTRL_GAMUT_CLK_HYSTERISIS_CTRL_SHFT                 0x2
#define HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_CLK_CTRL_GAMUT_CLK_FORCE_OFF_BMSK                       0x2
#define HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_CLK_CTRL_GAMUT_CLK_FORCE_OFF_SHFT                       0x1
#define HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_CLK_CTRL_GAMUT_CLK_FORCE_ON_BMSK                        0x1
#define HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_CLK_CTRL_GAMUT_CLK_FORCE_ON_SHFT                        0x0

#define HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_CLK_STATUS_ADDR                                  (MMSS_MDP_VP_0_DSPP_0_GAMUT_REG_BASE      + 0x000000d4)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_CLK_STATUS_RMSK                                         0x7
#define HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_CLK_STATUS_IN          \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_CLK_STATUS_ADDR, HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_CLK_STATUS_RMSK)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_CLK_STATUS_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_CLK_STATUS_ADDR, m)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_CLK_STATUS_GAMUT_CORE_CLK_ACTIVE_BMSK                   0x4
#define HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_CLK_STATUS_GAMUT_CORE_CLK_ACTIVE_SHFT                   0x2
#define HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_CLK_STATUS_GAMUT_LUT_CLK_ACTIVE_BMSK                    0x2
#define HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_CLK_STATUS_GAMUT_LUT_CLK_ACTIVE_SHFT                    0x1
#define HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_CLK_STATUS_GAMUT_CLK_ACTIVE_BMSK                        0x1
#define HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_CLK_STATUS_GAMUT_CLK_ACTIVE_SHFT                        0x0

/*----------------------------------------------------------------------------
 * MODULE: MMSS_MDP_VP_0_DSPP_0_PCC
 *--------------------------------------------------------------------------*/

#define HWIO_MMSS_MDP_VP_0_DSPP_0_PCC_MODE_ADDR                                (MMSS_MDP_VP_0_DSPP_0_PCC_REG_BASE      + 0x00000000)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_PCC_MODE_RMSK                                     0x101
#define HWIO_MMSS_MDP_VP_0_DSPP_0_PCC_MODE_IN          \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_DSPP_0_PCC_MODE_ADDR, HWIO_MMSS_MDP_VP_0_DSPP_0_PCC_MODE_RMSK)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_PCC_MODE_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_DSPP_0_PCC_MODE_ADDR, m)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_PCC_MODE_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_VP_0_DSPP_0_PCC_MODE_ADDR,v)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_PCC_MODE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_VP_0_DSPP_0_PCC_MODE_ADDR,m,v,HWIO_MMSS_MDP_VP_0_DSPP_0_PCC_MODE_IN)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_PCC_MODE_PCC_CLK_FORCE_ON_BMSK                    0x100
#define HWIO_MMSS_MDP_VP_0_DSPP_0_PCC_MODE_PCC_CLK_FORCE_ON_SHFT                      0x8
#define HWIO_MMSS_MDP_VP_0_DSPP_0_PCC_MODE_PCC_EN_BMSK                                0x1
#define HWIO_MMSS_MDP_VP_0_DSPP_0_PCC_MODE_PCC_EN_SHFT                                0x0

#define HWIO_MMSS_MDP_VP_0_DSPP_0_PCC_RED_CONSTANT_COEFF_ADDR                  (MMSS_MDP_VP_0_DSPP_0_PCC_REG_BASE      + 0x00000004)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_PCC_RED_CONSTANT_COEFF_RMSK                      0xffff
#define HWIO_MMSS_MDP_VP_0_DSPP_0_PCC_RED_CONSTANT_COEFF_IN          \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_DSPP_0_PCC_RED_CONSTANT_COEFF_ADDR, HWIO_MMSS_MDP_VP_0_DSPP_0_PCC_RED_CONSTANT_COEFF_RMSK)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_PCC_RED_CONSTANT_COEFF_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_DSPP_0_PCC_RED_CONSTANT_COEFF_ADDR, m)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_PCC_RED_CONSTANT_COEFF_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_VP_0_DSPP_0_PCC_RED_CONSTANT_COEFF_ADDR,v)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_PCC_RED_CONSTANT_COEFF_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_VP_0_DSPP_0_PCC_RED_CONSTANT_COEFF_ADDR,m,v,HWIO_MMSS_MDP_VP_0_DSPP_0_PCC_RED_CONSTANT_COEFF_IN)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_PCC_RED_CONSTANT_COEFF_COEFF_BMSK                0xffff
#define HWIO_MMSS_MDP_VP_0_DSPP_0_PCC_RED_CONSTANT_COEFF_COEFF_SHFT                   0x0

#define HWIO_MMSS_MDP_VP_0_DSPP_0_PCC_GREEN_CONSTANT_COEFF_ADDR                (MMSS_MDP_VP_0_DSPP_0_PCC_REG_BASE      + 0x00000008)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_PCC_GREEN_CONSTANT_COEFF_RMSK                    0xffff
#define HWIO_MMSS_MDP_VP_0_DSPP_0_PCC_GREEN_CONSTANT_COEFF_IN          \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_DSPP_0_PCC_GREEN_CONSTANT_COEFF_ADDR, HWIO_MMSS_MDP_VP_0_DSPP_0_PCC_GREEN_CONSTANT_COEFF_RMSK)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_PCC_GREEN_CONSTANT_COEFF_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_DSPP_0_PCC_GREEN_CONSTANT_COEFF_ADDR, m)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_PCC_GREEN_CONSTANT_COEFF_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_VP_0_DSPP_0_PCC_GREEN_CONSTANT_COEFF_ADDR,v)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_PCC_GREEN_CONSTANT_COEFF_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_VP_0_DSPP_0_PCC_GREEN_CONSTANT_COEFF_ADDR,m,v,HWIO_MMSS_MDP_VP_0_DSPP_0_PCC_GREEN_CONSTANT_COEFF_IN)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_PCC_GREEN_CONSTANT_COEFF_COEFF_BMSK              0xffff
#define HWIO_MMSS_MDP_VP_0_DSPP_0_PCC_GREEN_CONSTANT_COEFF_COEFF_SHFT                 0x0

#define HWIO_MMSS_MDP_VP_0_DSPP_0_PCC_BLUE_CONSTANT_COEFF_ADDR                 (MMSS_MDP_VP_0_DSPP_0_PCC_REG_BASE      + 0x0000000c)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_PCC_BLUE_CONSTANT_COEFF_RMSK                     0xffff
#define HWIO_MMSS_MDP_VP_0_DSPP_0_PCC_BLUE_CONSTANT_COEFF_IN          \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_DSPP_0_PCC_BLUE_CONSTANT_COEFF_ADDR, HWIO_MMSS_MDP_VP_0_DSPP_0_PCC_BLUE_CONSTANT_COEFF_RMSK)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_PCC_BLUE_CONSTANT_COEFF_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_DSPP_0_PCC_BLUE_CONSTANT_COEFF_ADDR, m)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_PCC_BLUE_CONSTANT_COEFF_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_VP_0_DSPP_0_PCC_BLUE_CONSTANT_COEFF_ADDR,v)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_PCC_BLUE_CONSTANT_COEFF_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_VP_0_DSPP_0_PCC_BLUE_CONSTANT_COEFF_ADDR,m,v,HWIO_MMSS_MDP_VP_0_DSPP_0_PCC_BLUE_CONSTANT_COEFF_IN)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_PCC_BLUE_CONSTANT_COEFF_COEFF_BMSK               0xffff
#define HWIO_MMSS_MDP_VP_0_DSPP_0_PCC_BLUE_CONSTANT_COEFF_COEFF_SHFT                  0x0

#define HWIO_MMSS_MDP_VP_0_DSPP_0_PCC_RED_R_COEFF_ADDR                         (MMSS_MDP_VP_0_DSPP_0_PCC_REG_BASE      + 0x00000010)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_PCC_RED_R_COEFF_RMSK                            0x3ffff
#define HWIO_MMSS_MDP_VP_0_DSPP_0_PCC_RED_R_COEFF_IN          \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_DSPP_0_PCC_RED_R_COEFF_ADDR, HWIO_MMSS_MDP_VP_0_DSPP_0_PCC_RED_R_COEFF_RMSK)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_PCC_RED_R_COEFF_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_DSPP_0_PCC_RED_R_COEFF_ADDR, m)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_PCC_RED_R_COEFF_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_VP_0_DSPP_0_PCC_RED_R_COEFF_ADDR,v)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_PCC_RED_R_COEFF_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_VP_0_DSPP_0_PCC_RED_R_COEFF_ADDR,m,v,HWIO_MMSS_MDP_VP_0_DSPP_0_PCC_RED_R_COEFF_IN)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_PCC_RED_R_COEFF_COEFF_BMSK                      0x3ffff
#define HWIO_MMSS_MDP_VP_0_DSPP_0_PCC_RED_R_COEFF_COEFF_SHFT                          0x0

#define HWIO_MMSS_MDP_VP_0_DSPP_0_PCC_GREEN_R_COEFF_ADDR                       (MMSS_MDP_VP_0_DSPP_0_PCC_REG_BASE      + 0x00000014)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_PCC_GREEN_R_COEFF_RMSK                          0x3ffff
#define HWIO_MMSS_MDP_VP_0_DSPP_0_PCC_GREEN_R_COEFF_IN          \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_DSPP_0_PCC_GREEN_R_COEFF_ADDR, HWIO_MMSS_MDP_VP_0_DSPP_0_PCC_GREEN_R_COEFF_RMSK)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_PCC_GREEN_R_COEFF_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_DSPP_0_PCC_GREEN_R_COEFF_ADDR, m)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_PCC_GREEN_R_COEFF_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_VP_0_DSPP_0_PCC_GREEN_R_COEFF_ADDR,v)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_PCC_GREEN_R_COEFF_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_VP_0_DSPP_0_PCC_GREEN_R_COEFF_ADDR,m,v,HWIO_MMSS_MDP_VP_0_DSPP_0_PCC_GREEN_R_COEFF_IN)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_PCC_GREEN_R_COEFF_COEFF_BMSK                    0x3ffff
#define HWIO_MMSS_MDP_VP_0_DSPP_0_PCC_GREEN_R_COEFF_COEFF_SHFT                        0x0

#define HWIO_MMSS_MDP_VP_0_DSPP_0_PCC_BLUE_R_COEFF_ADDR                        (MMSS_MDP_VP_0_DSPP_0_PCC_REG_BASE      + 0x00000018)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_PCC_BLUE_R_COEFF_RMSK                           0x3ffff
#define HWIO_MMSS_MDP_VP_0_DSPP_0_PCC_BLUE_R_COEFF_IN          \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_DSPP_0_PCC_BLUE_R_COEFF_ADDR, HWIO_MMSS_MDP_VP_0_DSPP_0_PCC_BLUE_R_COEFF_RMSK)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_PCC_BLUE_R_COEFF_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_DSPP_0_PCC_BLUE_R_COEFF_ADDR, m)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_PCC_BLUE_R_COEFF_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_VP_0_DSPP_0_PCC_BLUE_R_COEFF_ADDR,v)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_PCC_BLUE_R_COEFF_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_VP_0_DSPP_0_PCC_BLUE_R_COEFF_ADDR,m,v,HWIO_MMSS_MDP_VP_0_DSPP_0_PCC_BLUE_R_COEFF_IN)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_PCC_BLUE_R_COEFF_COEFF_BMSK                     0x3ffff
#define HWIO_MMSS_MDP_VP_0_DSPP_0_PCC_BLUE_R_COEFF_COEFF_SHFT                         0x0

#define HWIO_MMSS_MDP_VP_0_DSPP_0_PCC_RED_G_COEFF_ADDR                         (MMSS_MDP_VP_0_DSPP_0_PCC_REG_BASE      + 0x0000001c)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_PCC_RED_G_COEFF_RMSK                            0x3ffff
#define HWIO_MMSS_MDP_VP_0_DSPP_0_PCC_RED_G_COEFF_IN          \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_DSPP_0_PCC_RED_G_COEFF_ADDR, HWIO_MMSS_MDP_VP_0_DSPP_0_PCC_RED_G_COEFF_RMSK)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_PCC_RED_G_COEFF_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_DSPP_0_PCC_RED_G_COEFF_ADDR, m)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_PCC_RED_G_COEFF_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_VP_0_DSPP_0_PCC_RED_G_COEFF_ADDR,v)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_PCC_RED_G_COEFF_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_VP_0_DSPP_0_PCC_RED_G_COEFF_ADDR,m,v,HWIO_MMSS_MDP_VP_0_DSPP_0_PCC_RED_G_COEFF_IN)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_PCC_RED_G_COEFF_COEFF_BMSK                      0x3ffff
#define HWIO_MMSS_MDP_VP_0_DSPP_0_PCC_RED_G_COEFF_COEFF_SHFT                          0x0

#define HWIO_MMSS_MDP_VP_0_DSPP_0_PCC_GREEN_G_COEFF_ADDR                       (MMSS_MDP_VP_0_DSPP_0_PCC_REG_BASE      + 0x00000020)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_PCC_GREEN_G_COEFF_RMSK                          0x3ffff
#define HWIO_MMSS_MDP_VP_0_DSPP_0_PCC_GREEN_G_COEFF_IN          \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_DSPP_0_PCC_GREEN_G_COEFF_ADDR, HWIO_MMSS_MDP_VP_0_DSPP_0_PCC_GREEN_G_COEFF_RMSK)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_PCC_GREEN_G_COEFF_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_DSPP_0_PCC_GREEN_G_COEFF_ADDR, m)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_PCC_GREEN_G_COEFF_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_VP_0_DSPP_0_PCC_GREEN_G_COEFF_ADDR,v)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_PCC_GREEN_G_COEFF_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_VP_0_DSPP_0_PCC_GREEN_G_COEFF_ADDR,m,v,HWIO_MMSS_MDP_VP_0_DSPP_0_PCC_GREEN_G_COEFF_IN)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_PCC_GREEN_G_COEFF_COEFF_BMSK                    0x3ffff
#define HWIO_MMSS_MDP_VP_0_DSPP_0_PCC_GREEN_G_COEFF_COEFF_SHFT                        0x0

#define HWIO_MMSS_MDP_VP_0_DSPP_0_PCC_BLUE_G_COEFF_ADDR                        (MMSS_MDP_VP_0_DSPP_0_PCC_REG_BASE      + 0x00000024)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_PCC_BLUE_G_COEFF_RMSK                           0x3ffff
#define HWIO_MMSS_MDP_VP_0_DSPP_0_PCC_BLUE_G_COEFF_IN          \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_DSPP_0_PCC_BLUE_G_COEFF_ADDR, HWIO_MMSS_MDP_VP_0_DSPP_0_PCC_BLUE_G_COEFF_RMSK)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_PCC_BLUE_G_COEFF_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_DSPP_0_PCC_BLUE_G_COEFF_ADDR, m)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_PCC_BLUE_G_COEFF_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_VP_0_DSPP_0_PCC_BLUE_G_COEFF_ADDR,v)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_PCC_BLUE_G_COEFF_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_VP_0_DSPP_0_PCC_BLUE_G_COEFF_ADDR,m,v,HWIO_MMSS_MDP_VP_0_DSPP_0_PCC_BLUE_G_COEFF_IN)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_PCC_BLUE_G_COEFF_COEFF_BMSK                     0x3ffff
#define HWIO_MMSS_MDP_VP_0_DSPP_0_PCC_BLUE_G_COEFF_COEFF_SHFT                         0x0

#define HWIO_MMSS_MDP_VP_0_DSPP_0_PCC_RED_B_COEFF_ADDR                         (MMSS_MDP_VP_0_DSPP_0_PCC_REG_BASE      + 0x00000028)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_PCC_RED_B_COEFF_RMSK                            0x3ffff
#define HWIO_MMSS_MDP_VP_0_DSPP_0_PCC_RED_B_COEFF_IN          \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_DSPP_0_PCC_RED_B_COEFF_ADDR, HWIO_MMSS_MDP_VP_0_DSPP_0_PCC_RED_B_COEFF_RMSK)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_PCC_RED_B_COEFF_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_DSPP_0_PCC_RED_B_COEFF_ADDR, m)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_PCC_RED_B_COEFF_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_VP_0_DSPP_0_PCC_RED_B_COEFF_ADDR,v)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_PCC_RED_B_COEFF_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_VP_0_DSPP_0_PCC_RED_B_COEFF_ADDR,m,v,HWIO_MMSS_MDP_VP_0_DSPP_0_PCC_RED_B_COEFF_IN)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_PCC_RED_B_COEFF_COEFF_BMSK                      0x3ffff
#define HWIO_MMSS_MDP_VP_0_DSPP_0_PCC_RED_B_COEFF_COEFF_SHFT                          0x0

#define HWIO_MMSS_MDP_VP_0_DSPP_0_PCC_GREEN_B_COEFF_ADDR                       (MMSS_MDP_VP_0_DSPP_0_PCC_REG_BASE      + 0x0000002c)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_PCC_GREEN_B_COEFF_RMSK                          0x3ffff
#define HWIO_MMSS_MDP_VP_0_DSPP_0_PCC_GREEN_B_COEFF_IN          \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_DSPP_0_PCC_GREEN_B_COEFF_ADDR, HWIO_MMSS_MDP_VP_0_DSPP_0_PCC_GREEN_B_COEFF_RMSK)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_PCC_GREEN_B_COEFF_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_DSPP_0_PCC_GREEN_B_COEFF_ADDR, m)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_PCC_GREEN_B_COEFF_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_VP_0_DSPP_0_PCC_GREEN_B_COEFF_ADDR,v)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_PCC_GREEN_B_COEFF_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_VP_0_DSPP_0_PCC_GREEN_B_COEFF_ADDR,m,v,HWIO_MMSS_MDP_VP_0_DSPP_0_PCC_GREEN_B_COEFF_IN)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_PCC_GREEN_B_COEFF_COEFF_BMSK                    0x3ffff
#define HWIO_MMSS_MDP_VP_0_DSPP_0_PCC_GREEN_B_COEFF_COEFF_SHFT                        0x0

#define HWIO_MMSS_MDP_VP_0_DSPP_0_PCC_BLUE_B_COEFF_ADDR                        (MMSS_MDP_VP_0_DSPP_0_PCC_REG_BASE      + 0x00000030)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_PCC_BLUE_B_COEFF_RMSK                           0x3ffff
#define HWIO_MMSS_MDP_VP_0_DSPP_0_PCC_BLUE_B_COEFF_IN          \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_DSPP_0_PCC_BLUE_B_COEFF_ADDR, HWIO_MMSS_MDP_VP_0_DSPP_0_PCC_BLUE_B_COEFF_RMSK)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_PCC_BLUE_B_COEFF_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_DSPP_0_PCC_BLUE_B_COEFF_ADDR, m)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_PCC_BLUE_B_COEFF_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_VP_0_DSPP_0_PCC_BLUE_B_COEFF_ADDR,v)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_PCC_BLUE_B_COEFF_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_VP_0_DSPP_0_PCC_BLUE_B_COEFF_ADDR,m,v,HWIO_MMSS_MDP_VP_0_DSPP_0_PCC_BLUE_B_COEFF_IN)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_PCC_BLUE_B_COEFF_COEFF_BMSK                     0x3ffff
#define HWIO_MMSS_MDP_VP_0_DSPP_0_PCC_BLUE_B_COEFF_COEFF_SHFT                         0x0

#define HWIO_MMSS_MDP_VP_0_DSPP_0_PCC_RED_RG_COEFF_ADDR                        (MMSS_MDP_VP_0_DSPP_0_PCC_REG_BASE      + 0x00000034)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_PCC_RED_RG_COEFF_RMSK                           0x3ffff
#define HWIO_MMSS_MDP_VP_0_DSPP_0_PCC_RED_RG_COEFF_IN          \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_DSPP_0_PCC_RED_RG_COEFF_ADDR, HWIO_MMSS_MDP_VP_0_DSPP_0_PCC_RED_RG_COEFF_RMSK)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_PCC_RED_RG_COEFF_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_DSPP_0_PCC_RED_RG_COEFF_ADDR, m)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_PCC_RED_RG_COEFF_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_VP_0_DSPP_0_PCC_RED_RG_COEFF_ADDR,v)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_PCC_RED_RG_COEFF_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_VP_0_DSPP_0_PCC_RED_RG_COEFF_ADDR,m,v,HWIO_MMSS_MDP_VP_0_DSPP_0_PCC_RED_RG_COEFF_IN)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_PCC_RED_RG_COEFF_COEFF_BMSK                     0x3ffff
#define HWIO_MMSS_MDP_VP_0_DSPP_0_PCC_RED_RG_COEFF_COEFF_SHFT                         0x0

#define HWIO_MMSS_MDP_VP_0_DSPP_0_PCC_GREEN_RG_COEFF_ADDR                      (MMSS_MDP_VP_0_DSPP_0_PCC_REG_BASE      + 0x00000038)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_PCC_GREEN_RG_COEFF_RMSK                         0x3ffff
#define HWIO_MMSS_MDP_VP_0_DSPP_0_PCC_GREEN_RG_COEFF_IN          \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_DSPP_0_PCC_GREEN_RG_COEFF_ADDR, HWIO_MMSS_MDP_VP_0_DSPP_0_PCC_GREEN_RG_COEFF_RMSK)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_PCC_GREEN_RG_COEFF_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_DSPP_0_PCC_GREEN_RG_COEFF_ADDR, m)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_PCC_GREEN_RG_COEFF_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_VP_0_DSPP_0_PCC_GREEN_RG_COEFF_ADDR,v)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_PCC_GREEN_RG_COEFF_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_VP_0_DSPP_0_PCC_GREEN_RG_COEFF_ADDR,m,v,HWIO_MMSS_MDP_VP_0_DSPP_0_PCC_GREEN_RG_COEFF_IN)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_PCC_GREEN_RG_COEFF_COEFF_BMSK                   0x3ffff
#define HWIO_MMSS_MDP_VP_0_DSPP_0_PCC_GREEN_RG_COEFF_COEFF_SHFT                       0x0

#define HWIO_MMSS_MDP_VP_0_DSPP_0_PCC_BLUE_RG_COEFF_ADDR                       (MMSS_MDP_VP_0_DSPP_0_PCC_REG_BASE      + 0x0000003c)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_PCC_BLUE_RG_COEFF_RMSK                          0x3ffff
#define HWIO_MMSS_MDP_VP_0_DSPP_0_PCC_BLUE_RG_COEFF_IN          \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_DSPP_0_PCC_BLUE_RG_COEFF_ADDR, HWIO_MMSS_MDP_VP_0_DSPP_0_PCC_BLUE_RG_COEFF_RMSK)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_PCC_BLUE_RG_COEFF_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_DSPP_0_PCC_BLUE_RG_COEFF_ADDR, m)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_PCC_BLUE_RG_COEFF_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_VP_0_DSPP_0_PCC_BLUE_RG_COEFF_ADDR,v)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_PCC_BLUE_RG_COEFF_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_VP_0_DSPP_0_PCC_BLUE_RG_COEFF_ADDR,m,v,HWIO_MMSS_MDP_VP_0_DSPP_0_PCC_BLUE_RG_COEFF_IN)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_PCC_BLUE_RG_COEFF_COEFF_BMSK                    0x3ffff
#define HWIO_MMSS_MDP_VP_0_DSPP_0_PCC_BLUE_RG_COEFF_COEFF_SHFT                        0x0

#define HWIO_MMSS_MDP_VP_0_DSPP_0_PCC_RED_RB_COEFF_ADDR                        (MMSS_MDP_VP_0_DSPP_0_PCC_REG_BASE      + 0x00000040)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_PCC_RED_RB_COEFF_RMSK                           0x3ffff
#define HWIO_MMSS_MDP_VP_0_DSPP_0_PCC_RED_RB_COEFF_IN          \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_DSPP_0_PCC_RED_RB_COEFF_ADDR, HWIO_MMSS_MDP_VP_0_DSPP_0_PCC_RED_RB_COEFF_RMSK)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_PCC_RED_RB_COEFF_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_DSPP_0_PCC_RED_RB_COEFF_ADDR, m)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_PCC_RED_RB_COEFF_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_VP_0_DSPP_0_PCC_RED_RB_COEFF_ADDR,v)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_PCC_RED_RB_COEFF_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_VP_0_DSPP_0_PCC_RED_RB_COEFF_ADDR,m,v,HWIO_MMSS_MDP_VP_0_DSPP_0_PCC_RED_RB_COEFF_IN)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_PCC_RED_RB_COEFF_COEFF_BMSK                     0x3ffff
#define HWIO_MMSS_MDP_VP_0_DSPP_0_PCC_RED_RB_COEFF_COEFF_SHFT                         0x0

#define HWIO_MMSS_MDP_VP_0_DSPP_0_PCC_GREEN_RB_COEFF_ADDR                      (MMSS_MDP_VP_0_DSPP_0_PCC_REG_BASE      + 0x00000044)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_PCC_GREEN_RB_COEFF_RMSK                         0x3ffff
#define HWIO_MMSS_MDP_VP_0_DSPP_0_PCC_GREEN_RB_COEFF_IN          \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_DSPP_0_PCC_GREEN_RB_COEFF_ADDR, HWIO_MMSS_MDP_VP_0_DSPP_0_PCC_GREEN_RB_COEFF_RMSK)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_PCC_GREEN_RB_COEFF_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_DSPP_0_PCC_GREEN_RB_COEFF_ADDR, m)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_PCC_GREEN_RB_COEFF_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_VP_0_DSPP_0_PCC_GREEN_RB_COEFF_ADDR,v)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_PCC_GREEN_RB_COEFF_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_VP_0_DSPP_0_PCC_GREEN_RB_COEFF_ADDR,m,v,HWIO_MMSS_MDP_VP_0_DSPP_0_PCC_GREEN_RB_COEFF_IN)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_PCC_GREEN_RB_COEFF_COEFF_BMSK                   0x3ffff
#define HWIO_MMSS_MDP_VP_0_DSPP_0_PCC_GREEN_RB_COEFF_COEFF_SHFT                       0x0

#define HWIO_MMSS_MDP_VP_0_DSPP_0_PCC_BLUE_RB_COEFF_ADDR                       (MMSS_MDP_VP_0_DSPP_0_PCC_REG_BASE      + 0x00000048)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_PCC_BLUE_RB_COEFF_RMSK                          0x3ffff
#define HWIO_MMSS_MDP_VP_0_DSPP_0_PCC_BLUE_RB_COEFF_IN          \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_DSPP_0_PCC_BLUE_RB_COEFF_ADDR, HWIO_MMSS_MDP_VP_0_DSPP_0_PCC_BLUE_RB_COEFF_RMSK)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_PCC_BLUE_RB_COEFF_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_DSPP_0_PCC_BLUE_RB_COEFF_ADDR, m)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_PCC_BLUE_RB_COEFF_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_VP_0_DSPP_0_PCC_BLUE_RB_COEFF_ADDR,v)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_PCC_BLUE_RB_COEFF_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_VP_0_DSPP_0_PCC_BLUE_RB_COEFF_ADDR,m,v,HWIO_MMSS_MDP_VP_0_DSPP_0_PCC_BLUE_RB_COEFF_IN)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_PCC_BLUE_RB_COEFF_COEFF_BMSK                    0x3ffff
#define HWIO_MMSS_MDP_VP_0_DSPP_0_PCC_BLUE_RB_COEFF_COEFF_SHFT                        0x0

#define HWIO_MMSS_MDP_VP_0_DSPP_0_PCC_RED_BG_COEFF_ADDR                        (MMSS_MDP_VP_0_DSPP_0_PCC_REG_BASE      + 0x0000004c)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_PCC_RED_BG_COEFF_RMSK                           0x3ffff
#define HWIO_MMSS_MDP_VP_0_DSPP_0_PCC_RED_BG_COEFF_IN          \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_DSPP_0_PCC_RED_BG_COEFF_ADDR, HWIO_MMSS_MDP_VP_0_DSPP_0_PCC_RED_BG_COEFF_RMSK)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_PCC_RED_BG_COEFF_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_DSPP_0_PCC_RED_BG_COEFF_ADDR, m)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_PCC_RED_BG_COEFF_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_VP_0_DSPP_0_PCC_RED_BG_COEFF_ADDR,v)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_PCC_RED_BG_COEFF_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_VP_0_DSPP_0_PCC_RED_BG_COEFF_ADDR,m,v,HWIO_MMSS_MDP_VP_0_DSPP_0_PCC_RED_BG_COEFF_IN)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_PCC_RED_BG_COEFF_COEFF_BMSK                     0x3ffff
#define HWIO_MMSS_MDP_VP_0_DSPP_0_PCC_RED_BG_COEFF_COEFF_SHFT                         0x0

#define HWIO_MMSS_MDP_VP_0_DSPP_0_PCC_GREEN_BG_COEFF_ADDR                      (MMSS_MDP_VP_0_DSPP_0_PCC_REG_BASE      + 0x00000050)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_PCC_GREEN_BG_COEFF_RMSK                         0x3ffff
#define HWIO_MMSS_MDP_VP_0_DSPP_0_PCC_GREEN_BG_COEFF_IN          \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_DSPP_0_PCC_GREEN_BG_COEFF_ADDR, HWIO_MMSS_MDP_VP_0_DSPP_0_PCC_GREEN_BG_COEFF_RMSK)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_PCC_GREEN_BG_COEFF_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_DSPP_0_PCC_GREEN_BG_COEFF_ADDR, m)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_PCC_GREEN_BG_COEFF_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_VP_0_DSPP_0_PCC_GREEN_BG_COEFF_ADDR,v)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_PCC_GREEN_BG_COEFF_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_VP_0_DSPP_0_PCC_GREEN_BG_COEFF_ADDR,m,v,HWIO_MMSS_MDP_VP_0_DSPP_0_PCC_GREEN_BG_COEFF_IN)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_PCC_GREEN_BG_COEFF_COEFF_BMSK                   0x3ffff
#define HWIO_MMSS_MDP_VP_0_DSPP_0_PCC_GREEN_BG_COEFF_COEFF_SHFT                       0x0

#define HWIO_MMSS_MDP_VP_0_DSPP_0_PCC_BLUE_BG_COEFF_ADDR                       (MMSS_MDP_VP_0_DSPP_0_PCC_REG_BASE      + 0x00000054)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_PCC_BLUE_BG_COEFF_RMSK                          0x3ffff
#define HWIO_MMSS_MDP_VP_0_DSPP_0_PCC_BLUE_BG_COEFF_IN          \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_DSPP_0_PCC_BLUE_BG_COEFF_ADDR, HWIO_MMSS_MDP_VP_0_DSPP_0_PCC_BLUE_BG_COEFF_RMSK)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_PCC_BLUE_BG_COEFF_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_DSPP_0_PCC_BLUE_BG_COEFF_ADDR, m)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_PCC_BLUE_BG_COEFF_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_VP_0_DSPP_0_PCC_BLUE_BG_COEFF_ADDR,v)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_PCC_BLUE_BG_COEFF_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_VP_0_DSPP_0_PCC_BLUE_BG_COEFF_ADDR,m,v,HWIO_MMSS_MDP_VP_0_DSPP_0_PCC_BLUE_BG_COEFF_IN)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_PCC_BLUE_BG_COEFF_COEFF_BMSK                    0x3ffff
#define HWIO_MMSS_MDP_VP_0_DSPP_0_PCC_BLUE_BG_COEFF_COEFF_SHFT                        0x0

#define HWIO_MMSS_MDP_VP_0_DSPP_0_PCC_RED_RGB_COEFF_ADDR                       (MMSS_MDP_VP_0_DSPP_0_PCC_REG_BASE      + 0x00000058)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_PCC_RED_RGB_COEFF_RMSK                          0x3ffff
#define HWIO_MMSS_MDP_VP_0_DSPP_0_PCC_RED_RGB_COEFF_IN          \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_DSPP_0_PCC_RED_RGB_COEFF_ADDR, HWIO_MMSS_MDP_VP_0_DSPP_0_PCC_RED_RGB_COEFF_RMSK)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_PCC_RED_RGB_COEFF_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_DSPP_0_PCC_RED_RGB_COEFF_ADDR, m)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_PCC_RED_RGB_COEFF_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_VP_0_DSPP_0_PCC_RED_RGB_COEFF_ADDR,v)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_PCC_RED_RGB_COEFF_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_VP_0_DSPP_0_PCC_RED_RGB_COEFF_ADDR,m,v,HWIO_MMSS_MDP_VP_0_DSPP_0_PCC_RED_RGB_COEFF_IN)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_PCC_RED_RGB_COEFF_COEFF_BMSK                    0x3ffff
#define HWIO_MMSS_MDP_VP_0_DSPP_0_PCC_RED_RGB_COEFF_COEFF_SHFT                        0x0

#define HWIO_MMSS_MDP_VP_0_DSPP_0_PCC_GREEN_RGB_COEFF_ADDR                     (MMSS_MDP_VP_0_DSPP_0_PCC_REG_BASE      + 0x0000005c)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_PCC_GREEN_RGB_COEFF_RMSK                        0x3ffff
#define HWIO_MMSS_MDP_VP_0_DSPP_0_PCC_GREEN_RGB_COEFF_IN          \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_DSPP_0_PCC_GREEN_RGB_COEFF_ADDR, HWIO_MMSS_MDP_VP_0_DSPP_0_PCC_GREEN_RGB_COEFF_RMSK)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_PCC_GREEN_RGB_COEFF_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_DSPP_0_PCC_GREEN_RGB_COEFF_ADDR, m)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_PCC_GREEN_RGB_COEFF_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_VP_0_DSPP_0_PCC_GREEN_RGB_COEFF_ADDR,v)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_PCC_GREEN_RGB_COEFF_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_VP_0_DSPP_0_PCC_GREEN_RGB_COEFF_ADDR,m,v,HWIO_MMSS_MDP_VP_0_DSPP_0_PCC_GREEN_RGB_COEFF_IN)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_PCC_GREEN_RGB_COEFF_COEFF_BMSK                  0x3ffff
#define HWIO_MMSS_MDP_VP_0_DSPP_0_PCC_GREEN_RGB_COEFF_COEFF_SHFT                      0x0

#define HWIO_MMSS_MDP_VP_0_DSPP_0_PCC_BLUE_RGB_COEFF_ADDR                      (MMSS_MDP_VP_0_DSPP_0_PCC_REG_BASE      + 0x00000060)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_PCC_BLUE_RGB_COEFF_RMSK                         0x3ffff
#define HWIO_MMSS_MDP_VP_0_DSPP_0_PCC_BLUE_RGB_COEFF_IN          \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_DSPP_0_PCC_BLUE_RGB_COEFF_ADDR, HWIO_MMSS_MDP_VP_0_DSPP_0_PCC_BLUE_RGB_COEFF_RMSK)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_PCC_BLUE_RGB_COEFF_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_DSPP_0_PCC_BLUE_RGB_COEFF_ADDR, m)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_PCC_BLUE_RGB_COEFF_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_VP_0_DSPP_0_PCC_BLUE_RGB_COEFF_ADDR,v)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_PCC_BLUE_RGB_COEFF_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_VP_0_DSPP_0_PCC_BLUE_RGB_COEFF_ADDR,m,v,HWIO_MMSS_MDP_VP_0_DSPP_0_PCC_BLUE_RGB_COEFF_IN)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_PCC_BLUE_RGB_COEFF_COEFF_BMSK                   0x3ffff
#define HWIO_MMSS_MDP_VP_0_DSPP_0_PCC_BLUE_RGB_COEFF_COEFF_SHFT                       0x0

/*----------------------------------------------------------------------------
 * MODULE: MMSS_MDP_VP_0_DSPP_0_PGC
 *--------------------------------------------------------------------------*/

#define HWIO_MMSS_MDP_VP_0_DSPP_0_PGC_MODE_ADDR                            (MMSS_MDP_VP_0_DSPP_0_PGC_REG_BASE      + 0x00000000)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_PGC_MODE_RMSK                                   0x3
#define HWIO_MMSS_MDP_VP_0_DSPP_0_PGC_MODE_IN          \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_DSPP_0_PGC_MODE_ADDR, HWIO_MMSS_MDP_VP_0_DSPP_0_PGC_MODE_RMSK)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_PGC_MODE_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_DSPP_0_PGC_MODE_ADDR, m)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_PGC_MODE_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_VP_0_DSPP_0_PGC_MODE_ADDR,v)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_PGC_MODE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_VP_0_DSPP_0_PGC_MODE_ADDR,m,v,HWIO_MMSS_MDP_VP_0_DSPP_0_PGC_MODE_IN)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_PGC_MODE_PGC_8B_ROUND_BMSK                      0x2
#define HWIO_MMSS_MDP_VP_0_DSPP_0_PGC_MODE_PGC_8B_ROUND_SHFT                      0x1
#define HWIO_MMSS_MDP_VP_0_DSPP_0_PGC_MODE_PGC_EN_BMSK                            0x1
#define HWIO_MMSS_MDP_VP_0_DSPP_0_PGC_MODE_PGC_EN_SHFT                            0x0

#define HWIO_MMSS_MDP_VP_0_DSPP_0_PGC_COLOR0_LUT_ADDR                      (MMSS_MDP_VP_0_DSPP_0_PGC_REG_BASE      + 0x00000004)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_PGC_COLOR0_LUT_RMSK                       0x3ff03ff
#define HWIO_MMSS_MDP_VP_0_DSPP_0_PGC_COLOR0_LUT_IN          \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_DSPP_0_PGC_COLOR0_LUT_ADDR, HWIO_MMSS_MDP_VP_0_DSPP_0_PGC_COLOR0_LUT_RMSK)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_PGC_COLOR0_LUT_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_DSPP_0_PGC_COLOR0_LUT_ADDR, m)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_PGC_COLOR0_LUT_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_VP_0_DSPP_0_PGC_COLOR0_LUT_ADDR,v)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_PGC_COLOR0_LUT_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_VP_0_DSPP_0_PGC_COLOR0_LUT_ADDR,m,v,HWIO_MMSS_MDP_VP_0_DSPP_0_PGC_COLOR0_LUT_IN)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_PGC_COLOR0_LUT_UPPER_VALUE_BMSK           0x3ff0000
#define HWIO_MMSS_MDP_VP_0_DSPP_0_PGC_COLOR0_LUT_UPPER_VALUE_SHFT                0x10
#define HWIO_MMSS_MDP_VP_0_DSPP_0_PGC_COLOR0_LUT_LOWER_VALUE_BMSK               0x3ff
#define HWIO_MMSS_MDP_VP_0_DSPP_0_PGC_COLOR0_LUT_LOWER_VALUE_SHFT                 0x0

#define HWIO_MMSS_MDP_VP_0_DSPP_0_PGC_COLOR0_LUT_INDEX_ADDR                (MMSS_MDP_VP_0_DSPP_0_PGC_REG_BASE      + 0x00000008)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_PGC_COLOR0_LUT_INDEX_RMSK                     0x1ff
#define HWIO_MMSS_MDP_VP_0_DSPP_0_PGC_COLOR0_LUT_INDEX_IN          \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_DSPP_0_PGC_COLOR0_LUT_INDEX_ADDR, HWIO_MMSS_MDP_VP_0_DSPP_0_PGC_COLOR0_LUT_INDEX_RMSK)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_PGC_COLOR0_LUT_INDEX_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_DSPP_0_PGC_COLOR0_LUT_INDEX_ADDR, m)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_PGC_COLOR0_LUT_INDEX_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_VP_0_DSPP_0_PGC_COLOR0_LUT_INDEX_ADDR,v)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_PGC_COLOR0_LUT_INDEX_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_VP_0_DSPP_0_PGC_COLOR0_LUT_INDEX_ADDR,m,v,HWIO_MMSS_MDP_VP_0_DSPP_0_PGC_COLOR0_LUT_INDEX_IN)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_PGC_COLOR0_LUT_INDEX_INDEX_BMSK               0x1ff
#define HWIO_MMSS_MDP_VP_0_DSPP_0_PGC_COLOR0_LUT_INDEX_INDEX_SHFT                 0x0

#define HWIO_MMSS_MDP_VP_0_DSPP_0_PGC_COLOR1_LUT_ADDR                      (MMSS_MDP_VP_0_DSPP_0_PGC_REG_BASE      + 0x0000000c)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_PGC_COLOR1_LUT_RMSK                       0x3ff03ff
#define HWIO_MMSS_MDP_VP_0_DSPP_0_PGC_COLOR1_LUT_IN          \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_DSPP_0_PGC_COLOR1_LUT_ADDR, HWIO_MMSS_MDP_VP_0_DSPP_0_PGC_COLOR1_LUT_RMSK)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_PGC_COLOR1_LUT_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_DSPP_0_PGC_COLOR1_LUT_ADDR, m)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_PGC_COLOR1_LUT_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_VP_0_DSPP_0_PGC_COLOR1_LUT_ADDR,v)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_PGC_COLOR1_LUT_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_VP_0_DSPP_0_PGC_COLOR1_LUT_ADDR,m,v,HWIO_MMSS_MDP_VP_0_DSPP_0_PGC_COLOR1_LUT_IN)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_PGC_COLOR1_LUT_UPPER_VALUE_BMSK           0x3ff0000
#define HWIO_MMSS_MDP_VP_0_DSPP_0_PGC_COLOR1_LUT_UPPER_VALUE_SHFT                0x10
#define HWIO_MMSS_MDP_VP_0_DSPP_0_PGC_COLOR1_LUT_LOWER_VALUE_BMSK               0x3ff
#define HWIO_MMSS_MDP_VP_0_DSPP_0_PGC_COLOR1_LUT_LOWER_VALUE_SHFT                 0x0

#define HWIO_MMSS_MDP_VP_0_DSPP_0_PGC_COLOR1_LUT_INDEX_ADDR                (MMSS_MDP_VP_0_DSPP_0_PGC_REG_BASE      + 0x00000010)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_PGC_COLOR1_LUT_INDEX_RMSK                     0x1ff
#define HWIO_MMSS_MDP_VP_0_DSPP_0_PGC_COLOR1_LUT_INDEX_IN          \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_DSPP_0_PGC_COLOR1_LUT_INDEX_ADDR, HWIO_MMSS_MDP_VP_0_DSPP_0_PGC_COLOR1_LUT_INDEX_RMSK)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_PGC_COLOR1_LUT_INDEX_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_DSPP_0_PGC_COLOR1_LUT_INDEX_ADDR, m)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_PGC_COLOR1_LUT_INDEX_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_VP_0_DSPP_0_PGC_COLOR1_LUT_INDEX_ADDR,v)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_PGC_COLOR1_LUT_INDEX_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_VP_0_DSPP_0_PGC_COLOR1_LUT_INDEX_ADDR,m,v,HWIO_MMSS_MDP_VP_0_DSPP_0_PGC_COLOR1_LUT_INDEX_IN)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_PGC_COLOR1_LUT_INDEX_INDEX_BMSK               0x1ff
#define HWIO_MMSS_MDP_VP_0_DSPP_0_PGC_COLOR1_LUT_INDEX_INDEX_SHFT                 0x0

#define HWIO_MMSS_MDP_VP_0_DSPP_0_PGC_COLOR2_LUT_ADDR                      (MMSS_MDP_VP_0_DSPP_0_PGC_REG_BASE      + 0x00000014)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_PGC_COLOR2_LUT_RMSK                       0x3ff03ff
#define HWIO_MMSS_MDP_VP_0_DSPP_0_PGC_COLOR2_LUT_IN          \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_DSPP_0_PGC_COLOR2_LUT_ADDR, HWIO_MMSS_MDP_VP_0_DSPP_0_PGC_COLOR2_LUT_RMSK)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_PGC_COLOR2_LUT_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_DSPP_0_PGC_COLOR2_LUT_ADDR, m)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_PGC_COLOR2_LUT_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_VP_0_DSPP_0_PGC_COLOR2_LUT_ADDR,v)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_PGC_COLOR2_LUT_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_VP_0_DSPP_0_PGC_COLOR2_LUT_ADDR,m,v,HWIO_MMSS_MDP_VP_0_DSPP_0_PGC_COLOR2_LUT_IN)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_PGC_COLOR2_LUT_UPPER_VALUE_BMSK           0x3ff0000
#define HWIO_MMSS_MDP_VP_0_DSPP_0_PGC_COLOR2_LUT_UPPER_VALUE_SHFT                0x10
#define HWIO_MMSS_MDP_VP_0_DSPP_0_PGC_COLOR2_LUT_LOWER_VALUE_BMSK               0x3ff
#define HWIO_MMSS_MDP_VP_0_DSPP_0_PGC_COLOR2_LUT_LOWER_VALUE_SHFT                 0x0

#define HWIO_MMSS_MDP_VP_0_DSPP_0_PGC_COLOR2_LUT_INDEX_ADDR                (MMSS_MDP_VP_0_DSPP_0_PGC_REG_BASE      + 0x00000018)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_PGC_COLOR2_LUT_INDEX_RMSK                     0x1ff
#define HWIO_MMSS_MDP_VP_0_DSPP_0_PGC_COLOR2_LUT_INDEX_IN          \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_DSPP_0_PGC_COLOR2_LUT_INDEX_ADDR, HWIO_MMSS_MDP_VP_0_DSPP_0_PGC_COLOR2_LUT_INDEX_RMSK)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_PGC_COLOR2_LUT_INDEX_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_DSPP_0_PGC_COLOR2_LUT_INDEX_ADDR, m)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_PGC_COLOR2_LUT_INDEX_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_VP_0_DSPP_0_PGC_COLOR2_LUT_INDEX_ADDR,v)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_PGC_COLOR2_LUT_INDEX_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_VP_0_DSPP_0_PGC_COLOR2_LUT_INDEX_ADDR,m,v,HWIO_MMSS_MDP_VP_0_DSPP_0_PGC_COLOR2_LUT_INDEX_IN)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_PGC_COLOR2_LUT_INDEX_INDEX_BMSK               0x1ff
#define HWIO_MMSS_MDP_VP_0_DSPP_0_PGC_COLOR2_LUT_INDEX_INDEX_SHFT                 0x0

#define HWIO_MMSS_MDP_VP_0_DSPP_0_PGC_LUT_SWAP_ADDR                        (MMSS_MDP_VP_0_DSPP_0_PGC_REG_BASE      + 0x0000001c)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_PGC_LUT_SWAP_RMSK                               0x1
#define HWIO_MMSS_MDP_VP_0_DSPP_0_PGC_LUT_SWAP_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_VP_0_DSPP_0_PGC_LUT_SWAP_ADDR,v)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_PGC_LUT_SWAP_SWAP_BMSK                          0x1
#define HWIO_MMSS_MDP_VP_0_DSPP_0_PGC_LUT_SWAP_SWAP_SHFT                          0x0

#define HWIO_MMSS_MDP_VP_0_DSPP_0_PGC_LUT_SEL_ADDR                         (MMSS_MDP_VP_0_DSPP_0_PGC_REG_BASE      + 0x00000020)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_PGC_LUT_SEL_RMSK                                0x1
#define HWIO_MMSS_MDP_VP_0_DSPP_0_PGC_LUT_SEL_IN          \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_DSPP_0_PGC_LUT_SEL_ADDR, HWIO_MMSS_MDP_VP_0_DSPP_0_PGC_LUT_SEL_RMSK)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_PGC_LUT_SEL_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_VP_0_DSPP_0_PGC_LUT_SEL_ADDR, m)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_PGC_LUT_SEL_SEL_BMSK                            0x1
#define HWIO_MMSS_MDP_VP_0_DSPP_0_PGC_LUT_SEL_SEL_SHFT                            0x0

/*----------------------------------------------------------------------------
 * MODULE: MMSS_MDP_DEST_SCALER_0
 *--------------------------------------------------------------------------*/

#define HWIO_MMSS_MDP_DEST_SCALER_0_OP_MODE_ADDR                              (MMSS_MDP_DEST_SCALER_0_REG_BASE      + 0x00000000)
#define HWIO_MMSS_MDP_DEST_SCALER_0_OP_MODE_RMSK                                 0x10003
#define HWIO_MMSS_MDP_DEST_SCALER_0_OP_MODE_IN          \
        in_dword_masked(HWIO_MMSS_MDP_DEST_SCALER_0_OP_MODE_ADDR, HWIO_MMSS_MDP_DEST_SCALER_0_OP_MODE_RMSK)
#define HWIO_MMSS_MDP_DEST_SCALER_0_OP_MODE_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_DEST_SCALER_0_OP_MODE_ADDR, m)
#define HWIO_MMSS_MDP_DEST_SCALER_0_OP_MODE_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_DEST_SCALER_0_OP_MODE_ADDR,v)
#define HWIO_MMSS_MDP_DEST_SCALER_0_OP_MODE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_DEST_SCALER_0_OP_MODE_ADDR,m,v,HWIO_MMSS_MDP_DEST_SCALER_0_OP_MODE_IN)
#define HWIO_MMSS_MDP_DEST_SCALER_0_OP_MODE_SCALER_01_DUAL_MODE_BMSK             0x10000
#define HWIO_MMSS_MDP_DEST_SCALER_0_OP_MODE_SCALER_01_DUAL_MODE_SHFT                0x10
#define HWIO_MMSS_MDP_DEST_SCALER_0_OP_MODE_SCALER_1_EN_BMSK                         0x2
#define HWIO_MMSS_MDP_DEST_SCALER_0_OP_MODE_SCALER_1_EN_SHFT                         0x1
#define HWIO_MMSS_MDP_DEST_SCALER_0_OP_MODE_SCALER_0_EN_BMSK                         0x1
#define HWIO_MMSS_MDP_DEST_SCALER_0_OP_MODE_SCALER_0_EN_SHFT                         0x0

#define HWIO_MMSS_MDP_DEST_SCALER_0_HW_VERSION_ADDR                           (MMSS_MDP_DEST_SCALER_0_REG_BASE      + 0x00000010)
#define HWIO_MMSS_MDP_DEST_SCALER_0_HW_VERSION_RMSK                           0xffffffff
#define HWIO_MMSS_MDP_DEST_SCALER_0_HW_VERSION_IN          \
        in_dword_masked(HWIO_MMSS_MDP_DEST_SCALER_0_HW_VERSION_ADDR, HWIO_MMSS_MDP_DEST_SCALER_0_HW_VERSION_RMSK)
#define HWIO_MMSS_MDP_DEST_SCALER_0_HW_VERSION_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_DEST_SCALER_0_HW_VERSION_ADDR, m)
#define HWIO_MMSS_MDP_DEST_SCALER_0_HW_VERSION_MAJOR_BMSK                     0xf0000000
#define HWIO_MMSS_MDP_DEST_SCALER_0_HW_VERSION_MAJOR_SHFT                           0x1c
#define HWIO_MMSS_MDP_DEST_SCALER_0_HW_VERSION_MINOR_BMSK                      0xfff0000
#define HWIO_MMSS_MDP_DEST_SCALER_0_HW_VERSION_MINOR_SHFT                           0x10
#define HWIO_MMSS_MDP_DEST_SCALER_0_HW_VERSION_STEP_BMSK                          0xffff
#define HWIO_MMSS_MDP_DEST_SCALER_0_HW_VERSION_STEP_SHFT                             0x0

/*----------------------------------------------------------------------------
 * MODULE: MMSS_MDP_DEST_SCALER_0_DEST_SCL0
 *--------------------------------------------------------------------------*/

#define HWIO_MMSS_MDP_DEST_SCALER_0_DEST_SCL0_HW_VERSION_ADDR                                      (MMSS_MDP_DEST_SCALER_0_DEST_SCL0_REG_BASE      + 0x00000000)
#define HWIO_MMSS_MDP_DEST_SCALER_0_DEST_SCL0_HW_VERSION_RMSK                                      0xffffffff
#define HWIO_MMSS_MDP_DEST_SCALER_0_DEST_SCL0_HW_VERSION_IN          \
        in_dword_masked(HWIO_MMSS_MDP_DEST_SCALER_0_DEST_SCL0_HW_VERSION_ADDR, HWIO_MMSS_MDP_DEST_SCALER_0_DEST_SCL0_HW_VERSION_RMSK)
#define HWIO_MMSS_MDP_DEST_SCALER_0_DEST_SCL0_HW_VERSION_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_DEST_SCALER_0_DEST_SCL0_HW_VERSION_ADDR, m)
#define HWIO_MMSS_MDP_DEST_SCALER_0_DEST_SCL0_HW_VERSION_VERSION_BMSK                              0xffffffff
#define HWIO_MMSS_MDP_DEST_SCALER_0_DEST_SCL0_HW_VERSION_VERSION_SHFT                                     0x0

#define HWIO_MMSS_MDP_DEST_SCALER_0_DEST_SCL0_OP_MODE_ADDR                                         (MMSS_MDP_DEST_SCALER_0_DEST_SCL0_REG_BASE      + 0x00000004)
#define HWIO_MMSS_MDP_DEST_SCALER_0_DEST_SCL0_OP_MODE_RMSK                                         0xc3035511
#define HWIO_MMSS_MDP_DEST_SCALER_0_DEST_SCL0_OP_MODE_IN          \
        in_dword_masked(HWIO_MMSS_MDP_DEST_SCALER_0_DEST_SCL0_OP_MODE_ADDR, HWIO_MMSS_MDP_DEST_SCALER_0_DEST_SCL0_OP_MODE_RMSK)
#define HWIO_MMSS_MDP_DEST_SCALER_0_DEST_SCL0_OP_MODE_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_DEST_SCALER_0_DEST_SCL0_OP_MODE_ADDR, m)
#define HWIO_MMSS_MDP_DEST_SCALER_0_DEST_SCL0_OP_MODE_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_DEST_SCALER_0_DEST_SCL0_OP_MODE_ADDR,v)
#define HWIO_MMSS_MDP_DEST_SCALER_0_DEST_SCL0_OP_MODE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_DEST_SCALER_0_DEST_SCL0_OP_MODE_ADDR,m,v,HWIO_MMSS_MDP_DEST_SCALER_0_DEST_SCL0_OP_MODE_IN)
#define HWIO_MMSS_MDP_DEST_SCALER_0_DEST_SCL0_OP_MODE_BLEND_CFG_BMSK                               0x80000000
#define HWIO_MMSS_MDP_DEST_SCALER_0_DEST_SCL0_OP_MODE_BLEND_CFG_SHFT                                     0x1f
#define HWIO_MMSS_MDP_DEST_SCALER_0_DEST_SCL0_OP_MODE_A_CFG_BMSK                                   0x40000000
#define HWIO_MMSS_MDP_DEST_SCALER_0_DEST_SCL0_OP_MODE_A_CFG_SHFT                                         0x1e
#define HWIO_MMSS_MDP_DEST_SCALER_0_DEST_SCL0_OP_MODE_UV_CFG_BMSK                                   0x3000000
#define HWIO_MMSS_MDP_DEST_SCALER_0_DEST_SCL0_OP_MODE_UV_CFG_SHFT                                        0x18
#define HWIO_MMSS_MDP_DEST_SCALER_0_DEST_SCL0_OP_MODE_Y_CFG_BMSK                                      0x30000
#define HWIO_MMSS_MDP_DEST_SCALER_0_DEST_SCL0_OP_MODE_Y_CFG_SHFT                                         0x10
#define HWIO_MMSS_MDP_DEST_SCALER_0_DEST_SCL0_OP_MODE_BIT_WIDTH_BMSK                                   0x4000
#define HWIO_MMSS_MDP_DEST_SCALER_0_DEST_SCL0_OP_MODE_BIT_WIDTH_SHFT                                      0xe
#define HWIO_MMSS_MDP_DEST_SCALER_0_DEST_SCL0_OP_MODE_COLOR_SPACE_BMSK                                 0x1000
#define HWIO_MMSS_MDP_DEST_SCALER_0_DEST_SCL0_OP_MODE_COLOR_SPACE_SHFT                                    0xc
#define HWIO_MMSS_MDP_DEST_SCALER_0_DEST_SCL0_OP_MODE_ALPHA_EN_BMSK                                     0x400
#define HWIO_MMSS_MDP_DEST_SCALER_0_DEST_SCL0_OP_MODE_ALPHA_EN_SHFT                                       0xa
#define HWIO_MMSS_MDP_DEST_SCALER_0_DEST_SCL0_OP_MODE_DE_EN_BMSK                                        0x100
#define HWIO_MMSS_MDP_DEST_SCALER_0_DEST_SCL0_OP_MODE_DE_EN_SHFT                                          0x8
#define HWIO_MMSS_MDP_DEST_SCALER_0_DEST_SCL0_OP_MODE_DIR_EN_BMSK                                        0x10
#define HWIO_MMSS_MDP_DEST_SCALER_0_DEST_SCL0_OP_MODE_DIR_EN_SHFT                                         0x4
#define HWIO_MMSS_MDP_DEST_SCALER_0_DEST_SCL0_OP_MODE_EN_BMSK                                             0x1
#define HWIO_MMSS_MDP_DEST_SCALER_0_DEST_SCL0_OP_MODE_EN_SHFT                                             0x0

#define HWIO_MMSS_MDP_DEST_SCALER_0_DEST_SCL0_RGB2Y_COEFF_ADDR                                     (MMSS_MDP_DEST_SCALER_0_DEST_SCL0_REG_BASE      + 0x00000008)
#define HWIO_MMSS_MDP_DEST_SCALER_0_DEST_SCL0_RGB2Y_COEFF_RMSK                                       0xffffff
#define HWIO_MMSS_MDP_DEST_SCALER_0_DEST_SCL0_RGB2Y_COEFF_IN          \
        in_dword_masked(HWIO_MMSS_MDP_DEST_SCALER_0_DEST_SCL0_RGB2Y_COEFF_ADDR, HWIO_MMSS_MDP_DEST_SCALER_0_DEST_SCL0_RGB2Y_COEFF_RMSK)
#define HWIO_MMSS_MDP_DEST_SCALER_0_DEST_SCL0_RGB2Y_COEFF_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_DEST_SCALER_0_DEST_SCL0_RGB2Y_COEFF_ADDR, m)
#define HWIO_MMSS_MDP_DEST_SCALER_0_DEST_SCL0_RGB2Y_COEFF_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_DEST_SCALER_0_DEST_SCL0_RGB2Y_COEFF_ADDR,v)
#define HWIO_MMSS_MDP_DEST_SCALER_0_DEST_SCL0_RGB2Y_COEFF_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_DEST_SCALER_0_DEST_SCL0_RGB2Y_COEFF_ADDR,m,v,HWIO_MMSS_MDP_DEST_SCALER_0_DEST_SCL0_RGB2Y_COEFF_IN)
#define HWIO_MMSS_MDP_DEST_SCALER_0_DEST_SCL0_RGB2Y_COEFF_B2Y_BMSK                                   0xff0000
#define HWIO_MMSS_MDP_DEST_SCALER_0_DEST_SCL0_RGB2Y_COEFF_B2Y_SHFT                                       0x10
#define HWIO_MMSS_MDP_DEST_SCALER_0_DEST_SCL0_RGB2Y_COEFF_G2Y_BMSK                                     0xff00
#define HWIO_MMSS_MDP_DEST_SCALER_0_DEST_SCL0_RGB2Y_COEFF_G2Y_SHFT                                        0x8
#define HWIO_MMSS_MDP_DEST_SCALER_0_DEST_SCL0_RGB2Y_COEFF_R2Y_BMSK                                       0xff
#define HWIO_MMSS_MDP_DEST_SCALER_0_DEST_SCL0_RGB2Y_COEFF_R2Y_SHFT                                        0x0

#define HWIO_MMSS_MDP_DEST_SCALER_0_DEST_SCL0_PHASE_INIT_ADDR                                      (MMSS_MDP_DEST_SCALER_0_DEST_SCL0_REG_BASE      + 0x0000000c)
#define HWIO_MMSS_MDP_DEST_SCALER_0_DEST_SCL0_PHASE_INIT_RMSK                                      0x3f3f3f3f
#define HWIO_MMSS_MDP_DEST_SCALER_0_DEST_SCL0_PHASE_INIT_IN          \
        in_dword_masked(HWIO_MMSS_MDP_DEST_SCALER_0_DEST_SCL0_PHASE_INIT_ADDR, HWIO_MMSS_MDP_DEST_SCALER_0_DEST_SCL0_PHASE_INIT_RMSK)
#define HWIO_MMSS_MDP_DEST_SCALER_0_DEST_SCL0_PHASE_INIT_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_DEST_SCALER_0_DEST_SCL0_PHASE_INIT_ADDR, m)
#define HWIO_MMSS_MDP_DEST_SCALER_0_DEST_SCL0_PHASE_INIT_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_DEST_SCALER_0_DEST_SCL0_PHASE_INIT_ADDR,v)
#define HWIO_MMSS_MDP_DEST_SCALER_0_DEST_SCL0_PHASE_INIT_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_DEST_SCALER_0_DEST_SCL0_PHASE_INIT_ADDR,m,v,HWIO_MMSS_MDP_DEST_SCALER_0_DEST_SCL0_PHASE_INIT_IN)
#define HWIO_MMSS_MDP_DEST_SCALER_0_DEST_SCL0_PHASE_INIT_UV_PHASE_INIT_V_BMSK                      0x3f000000
#define HWIO_MMSS_MDP_DEST_SCALER_0_DEST_SCL0_PHASE_INIT_UV_PHASE_INIT_V_SHFT                            0x18
#define HWIO_MMSS_MDP_DEST_SCALER_0_DEST_SCL0_PHASE_INIT_UV_PHASE_INIT_H_BMSK                        0x3f0000
#define HWIO_MMSS_MDP_DEST_SCALER_0_DEST_SCL0_PHASE_INIT_UV_PHASE_INIT_H_SHFT                            0x10
#define HWIO_MMSS_MDP_DEST_SCALER_0_DEST_SCL0_PHASE_INIT_Y_PHASE_INIT_V_BMSK                           0x3f00
#define HWIO_MMSS_MDP_DEST_SCALER_0_DEST_SCL0_PHASE_INIT_Y_PHASE_INIT_V_SHFT                              0x8
#define HWIO_MMSS_MDP_DEST_SCALER_0_DEST_SCL0_PHASE_INIT_Y_PHASE_INIT_H_BMSK                             0x3f
#define HWIO_MMSS_MDP_DEST_SCALER_0_DEST_SCL0_PHASE_INIT_Y_PHASE_INIT_H_SHFT                              0x0

#define HWIO_MMSS_MDP_DEST_SCALER_0_DEST_SCL0_PHASE_STEP_Y_H_ADDR                                  (MMSS_MDP_DEST_SCALER_0_DEST_SCL0_REG_BASE      + 0x00000010)
#define HWIO_MMSS_MDP_DEST_SCALER_0_DEST_SCL0_PHASE_STEP_Y_H_RMSK                                    0xffffff
#define HWIO_MMSS_MDP_DEST_SCALER_0_DEST_SCL0_PHASE_STEP_Y_H_IN          \
        in_dword_masked(HWIO_MMSS_MDP_DEST_SCALER_0_DEST_SCL0_PHASE_STEP_Y_H_ADDR, HWIO_MMSS_MDP_DEST_SCALER_0_DEST_SCL0_PHASE_STEP_Y_H_RMSK)
#define HWIO_MMSS_MDP_DEST_SCALER_0_DEST_SCL0_PHASE_STEP_Y_H_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_DEST_SCALER_0_DEST_SCL0_PHASE_STEP_Y_H_ADDR, m)
#define HWIO_MMSS_MDP_DEST_SCALER_0_DEST_SCL0_PHASE_STEP_Y_H_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_DEST_SCALER_0_DEST_SCL0_PHASE_STEP_Y_H_ADDR,v)
#define HWIO_MMSS_MDP_DEST_SCALER_0_DEST_SCL0_PHASE_STEP_Y_H_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_DEST_SCALER_0_DEST_SCL0_PHASE_STEP_Y_H_ADDR,m,v,HWIO_MMSS_MDP_DEST_SCALER_0_DEST_SCL0_PHASE_STEP_Y_H_IN)
#define HWIO_MMSS_MDP_DEST_SCALER_0_DEST_SCL0_PHASE_STEP_Y_H_VALUE_BMSK                              0xffffff
#define HWIO_MMSS_MDP_DEST_SCALER_0_DEST_SCL0_PHASE_STEP_Y_H_VALUE_SHFT                                   0x0

#define HWIO_MMSS_MDP_DEST_SCALER_0_DEST_SCL0_PHASE_STEP_Y_V_ADDR                                  (MMSS_MDP_DEST_SCALER_0_DEST_SCL0_REG_BASE      + 0x00000014)
#define HWIO_MMSS_MDP_DEST_SCALER_0_DEST_SCL0_PHASE_STEP_Y_V_RMSK                                    0xffffff
#define HWIO_MMSS_MDP_DEST_SCALER_0_DEST_SCL0_PHASE_STEP_Y_V_IN          \
        in_dword_masked(HWIO_MMSS_MDP_DEST_SCALER_0_DEST_SCL0_PHASE_STEP_Y_V_ADDR, HWIO_MMSS_MDP_DEST_SCALER_0_DEST_SCL0_PHASE_STEP_Y_V_RMSK)
#define HWIO_MMSS_MDP_DEST_SCALER_0_DEST_SCL0_PHASE_STEP_Y_V_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_DEST_SCALER_0_DEST_SCL0_PHASE_STEP_Y_V_ADDR, m)
#define HWIO_MMSS_MDP_DEST_SCALER_0_DEST_SCL0_PHASE_STEP_Y_V_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_DEST_SCALER_0_DEST_SCL0_PHASE_STEP_Y_V_ADDR,v)
#define HWIO_MMSS_MDP_DEST_SCALER_0_DEST_SCL0_PHASE_STEP_Y_V_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_DEST_SCALER_0_DEST_SCL0_PHASE_STEP_Y_V_ADDR,m,v,HWIO_MMSS_MDP_DEST_SCALER_0_DEST_SCL0_PHASE_STEP_Y_V_IN)
#define HWIO_MMSS_MDP_DEST_SCALER_0_DEST_SCL0_PHASE_STEP_Y_V_VALUE_BMSK                              0xffffff
#define HWIO_MMSS_MDP_DEST_SCALER_0_DEST_SCL0_PHASE_STEP_Y_V_VALUE_SHFT                                   0x0

#define HWIO_MMSS_MDP_DEST_SCALER_0_DEST_SCL0_PHASE_STEP_UV_H_ADDR                                 (MMSS_MDP_DEST_SCALER_0_DEST_SCL0_REG_BASE      + 0x00000018)
#define HWIO_MMSS_MDP_DEST_SCALER_0_DEST_SCL0_PHASE_STEP_UV_H_RMSK                                   0xffffff
#define HWIO_MMSS_MDP_DEST_SCALER_0_DEST_SCL0_PHASE_STEP_UV_H_IN          \
        in_dword_masked(HWIO_MMSS_MDP_DEST_SCALER_0_DEST_SCL0_PHASE_STEP_UV_H_ADDR, HWIO_MMSS_MDP_DEST_SCALER_0_DEST_SCL0_PHASE_STEP_UV_H_RMSK)
#define HWIO_MMSS_MDP_DEST_SCALER_0_DEST_SCL0_PHASE_STEP_UV_H_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_DEST_SCALER_0_DEST_SCL0_PHASE_STEP_UV_H_ADDR, m)
#define HWIO_MMSS_MDP_DEST_SCALER_0_DEST_SCL0_PHASE_STEP_UV_H_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_DEST_SCALER_0_DEST_SCL0_PHASE_STEP_UV_H_ADDR,v)
#define HWIO_MMSS_MDP_DEST_SCALER_0_DEST_SCL0_PHASE_STEP_UV_H_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_DEST_SCALER_0_DEST_SCL0_PHASE_STEP_UV_H_ADDR,m,v,HWIO_MMSS_MDP_DEST_SCALER_0_DEST_SCL0_PHASE_STEP_UV_H_IN)
#define HWIO_MMSS_MDP_DEST_SCALER_0_DEST_SCL0_PHASE_STEP_UV_H_VALUE_BMSK                             0xffffff
#define HWIO_MMSS_MDP_DEST_SCALER_0_DEST_SCL0_PHASE_STEP_UV_H_VALUE_SHFT                                  0x0

#define HWIO_MMSS_MDP_DEST_SCALER_0_DEST_SCL0_PHASE_STEP_UV_V_ADDR                                 (MMSS_MDP_DEST_SCALER_0_DEST_SCL0_REG_BASE      + 0x0000001c)
#define HWIO_MMSS_MDP_DEST_SCALER_0_DEST_SCL0_PHASE_STEP_UV_V_RMSK                                   0xffffff
#define HWIO_MMSS_MDP_DEST_SCALER_0_DEST_SCL0_PHASE_STEP_UV_V_IN          \
        in_dword_masked(HWIO_MMSS_MDP_DEST_SCALER_0_DEST_SCL0_PHASE_STEP_UV_V_ADDR, HWIO_MMSS_MDP_DEST_SCALER_0_DEST_SCL0_PHASE_STEP_UV_V_RMSK)
#define HWIO_MMSS_MDP_DEST_SCALER_0_DEST_SCL0_PHASE_STEP_UV_V_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_DEST_SCALER_0_DEST_SCL0_PHASE_STEP_UV_V_ADDR, m)
#define HWIO_MMSS_MDP_DEST_SCALER_0_DEST_SCL0_PHASE_STEP_UV_V_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_DEST_SCALER_0_DEST_SCL0_PHASE_STEP_UV_V_ADDR,v)
#define HWIO_MMSS_MDP_DEST_SCALER_0_DEST_SCL0_PHASE_STEP_UV_V_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_DEST_SCALER_0_DEST_SCL0_PHASE_STEP_UV_V_ADDR,m,v,HWIO_MMSS_MDP_DEST_SCALER_0_DEST_SCL0_PHASE_STEP_UV_V_IN)
#define HWIO_MMSS_MDP_DEST_SCALER_0_DEST_SCL0_PHASE_STEP_UV_V_VALUE_BMSK                             0xffffff
#define HWIO_MMSS_MDP_DEST_SCALER_0_DEST_SCL0_PHASE_STEP_UV_V_VALUE_SHFT                                  0x0

#define HWIO_MMSS_MDP_DEST_SCALER_0_DEST_SCL0_PRELOAD_ADDR                                         (MMSS_MDP_DEST_SCALER_0_DEST_SCL0_REG_BASE      + 0x00000020)
#define HWIO_MMSS_MDP_DEST_SCALER_0_DEST_SCL0_PRELOAD_RMSK                                         0x7f7f7f7f
#define HWIO_MMSS_MDP_DEST_SCALER_0_DEST_SCL0_PRELOAD_IN          \
        in_dword_masked(HWIO_MMSS_MDP_DEST_SCALER_0_DEST_SCL0_PRELOAD_ADDR, HWIO_MMSS_MDP_DEST_SCALER_0_DEST_SCL0_PRELOAD_RMSK)
#define HWIO_MMSS_MDP_DEST_SCALER_0_DEST_SCL0_PRELOAD_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_DEST_SCALER_0_DEST_SCL0_PRELOAD_ADDR, m)
#define HWIO_MMSS_MDP_DEST_SCALER_0_DEST_SCL0_PRELOAD_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_DEST_SCALER_0_DEST_SCL0_PRELOAD_ADDR,v)
#define HWIO_MMSS_MDP_DEST_SCALER_0_DEST_SCL0_PRELOAD_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_DEST_SCALER_0_DEST_SCL0_PRELOAD_ADDR,m,v,HWIO_MMSS_MDP_DEST_SCALER_0_DEST_SCL0_PRELOAD_IN)
#define HWIO_MMSS_MDP_DEST_SCALER_0_DEST_SCL0_PRELOAD_UV_PRELOAD_V_BMSK                            0x7f000000
#define HWIO_MMSS_MDP_DEST_SCALER_0_DEST_SCL0_PRELOAD_UV_PRELOAD_V_SHFT                                  0x18
#define HWIO_MMSS_MDP_DEST_SCALER_0_DEST_SCL0_PRELOAD_UV_PRELOAD_H_BMSK                              0x7f0000
#define HWIO_MMSS_MDP_DEST_SCALER_0_DEST_SCL0_PRELOAD_UV_PRELOAD_H_SHFT                                  0x10
#define HWIO_MMSS_MDP_DEST_SCALER_0_DEST_SCL0_PRELOAD_Y_PRELOAD_V_BMSK                                 0x7f00
#define HWIO_MMSS_MDP_DEST_SCALER_0_DEST_SCL0_PRELOAD_Y_PRELOAD_V_SHFT                                    0x8
#define HWIO_MMSS_MDP_DEST_SCALER_0_DEST_SCL0_PRELOAD_Y_PRELOAD_H_BMSK                                   0x7f
#define HWIO_MMSS_MDP_DEST_SCALER_0_DEST_SCL0_PRELOAD_Y_PRELOAD_H_SHFT                                    0x0

#define HWIO_MMSS_MDP_DEST_SCALER_0_DEST_SCL0_DE_SHARPEN_ADDR                                      (MMSS_MDP_DEST_SCALER_0_DEST_SCL0_REG_BASE      + 0x00000024)
#define HWIO_MMSS_MDP_DEST_SCALER_0_DEST_SCL0_DE_SHARPEN_RMSK                                       0x1ff01ff
#define HWIO_MMSS_MDP_DEST_SCALER_0_DEST_SCL0_DE_SHARPEN_IN          \
        in_dword_masked(HWIO_MMSS_MDP_DEST_SCALER_0_DEST_SCL0_DE_SHARPEN_ADDR, HWIO_MMSS_MDP_DEST_SCALER_0_DEST_SCL0_DE_SHARPEN_RMSK)
#define HWIO_MMSS_MDP_DEST_SCALER_0_DEST_SCL0_DE_SHARPEN_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_DEST_SCALER_0_DEST_SCL0_DE_SHARPEN_ADDR, m)
#define HWIO_MMSS_MDP_DEST_SCALER_0_DEST_SCL0_DE_SHARPEN_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_DEST_SCALER_0_DEST_SCL0_DE_SHARPEN_ADDR,v)
#define HWIO_MMSS_MDP_DEST_SCALER_0_DEST_SCL0_DE_SHARPEN_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_DEST_SCALER_0_DEST_SCL0_DE_SHARPEN_ADDR,m,v,HWIO_MMSS_MDP_DEST_SCALER_0_DEST_SCL0_DE_SHARPEN_IN)
#define HWIO_MMSS_MDP_DEST_SCALER_0_DEST_SCL0_DE_SHARPEN_DE_SHARPEN_LEVEL2_BMSK                     0x1ff0000
#define HWIO_MMSS_MDP_DEST_SCALER_0_DEST_SCL0_DE_SHARPEN_DE_SHARPEN_LEVEL2_SHFT                          0x10
#define HWIO_MMSS_MDP_DEST_SCALER_0_DEST_SCL0_DE_SHARPEN_DE_SHARPEN_LEVEL1_BMSK                         0x1ff
#define HWIO_MMSS_MDP_DEST_SCALER_0_DEST_SCL0_DE_SHARPEN_DE_SHARPEN_LEVEL1_SHFT                           0x0

#define HWIO_MMSS_MDP_DEST_SCALER_0_DEST_SCL0_DE_SHARPEN_CTL_ADDR                                  (MMSS_MDP_DEST_SCALER_0_DEST_SCL0_REG_BASE      + 0x00000028)
#define HWIO_MMSS_MDP_DEST_SCALER_0_DEST_SCL0_DE_SHARPEN_CTL_RMSK                                     0x7fe00
#define HWIO_MMSS_MDP_DEST_SCALER_0_DEST_SCL0_DE_SHARPEN_CTL_IN          \
        in_dword_masked(HWIO_MMSS_MDP_DEST_SCALER_0_DEST_SCL0_DE_SHARPEN_CTL_ADDR, HWIO_MMSS_MDP_DEST_SCALER_0_DEST_SCL0_DE_SHARPEN_CTL_RMSK)
#define HWIO_MMSS_MDP_DEST_SCALER_0_DEST_SCL0_DE_SHARPEN_CTL_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_DEST_SCALER_0_DEST_SCL0_DE_SHARPEN_CTL_ADDR, m)
#define HWIO_MMSS_MDP_DEST_SCALER_0_DEST_SCL0_DE_SHARPEN_CTL_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_DEST_SCALER_0_DEST_SCL0_DE_SHARPEN_CTL_ADDR,v)
#define HWIO_MMSS_MDP_DEST_SCALER_0_DEST_SCL0_DE_SHARPEN_CTL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_DEST_SCALER_0_DEST_SCL0_DE_SHARPEN_CTL_ADDR,m,v,HWIO_MMSS_MDP_DEST_SCALER_0_DEST_SCL0_DE_SHARPEN_CTL_IN)
#define HWIO_MMSS_MDP_DEST_SCALER_0_DEST_SCL0_DE_SHARPEN_CTL_DE_CLIP_BMSK                             0x70000
#define HWIO_MMSS_MDP_DEST_SCALER_0_DEST_SCL0_DE_SHARPEN_CTL_DE_CLIP_SHFT                                0x10
#define HWIO_MMSS_MDP_DEST_SCALER_0_DEST_SCL0_DE_SHARPEN_CTL_DE_PREC_BMSK                              0xe000
#define HWIO_MMSS_MDP_DEST_SCALER_0_DEST_SCL0_DE_SHARPEN_CTL_DE_PREC_SHFT                                 0xd
#define HWIO_MMSS_MDP_DEST_SCALER_0_DEST_SCL0_DE_SHARPEN_CTL_DE_LIMIT_BMSK                             0x1e00
#define HWIO_MMSS_MDP_DEST_SCALER_0_DEST_SCL0_DE_SHARPEN_CTL_DE_LIMIT_SHFT                                0x9

#define HWIO_MMSS_MDP_DEST_SCALER_0_DEST_SCL0_DE_SHAPE_CTL_ADDR                                    (MMSS_MDP_DEST_SCALER_0_DEST_SCL0_REG_BASE      + 0x0000002c)
#define HWIO_MMSS_MDP_DEST_SCALER_0_DEST_SCL0_DE_SHAPE_CTL_RMSK                                     0x3ff00ff
#define HWIO_MMSS_MDP_DEST_SCALER_0_DEST_SCL0_DE_SHAPE_CTL_IN          \
        in_dword_masked(HWIO_MMSS_MDP_DEST_SCALER_0_DEST_SCL0_DE_SHAPE_CTL_ADDR, HWIO_MMSS_MDP_DEST_SCALER_0_DEST_SCL0_DE_SHAPE_CTL_RMSK)
#define HWIO_MMSS_MDP_DEST_SCALER_0_DEST_SCL0_DE_SHAPE_CTL_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_DEST_SCALER_0_DEST_SCL0_DE_SHAPE_CTL_ADDR, m)
#define HWIO_MMSS_MDP_DEST_SCALER_0_DEST_SCL0_DE_SHAPE_CTL_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_DEST_SCALER_0_DEST_SCL0_DE_SHAPE_CTL_ADDR,v)
#define HWIO_MMSS_MDP_DEST_SCALER_0_DEST_SCL0_DE_SHAPE_CTL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_DEST_SCALER_0_DEST_SCL0_DE_SHAPE_CTL_ADDR,m,v,HWIO_MMSS_MDP_DEST_SCALER_0_DEST_SCL0_DE_SHAPE_CTL_IN)
#define HWIO_MMSS_MDP_DEST_SCALER_0_DEST_SCL0_DE_SHAPE_CTL_THR_DIEOUT_BMSK                          0x3ff0000
#define HWIO_MMSS_MDP_DEST_SCALER_0_DEST_SCL0_DE_SHAPE_CTL_THR_DIEOUT_SHFT                               0x10
#define HWIO_MMSS_MDP_DEST_SCALER_0_DEST_SCL0_DE_SHAPE_CTL_THR_QUIET_BMSK                                0xff
#define HWIO_MMSS_MDP_DEST_SCALER_0_DEST_SCL0_DE_SHAPE_CTL_THR_QUIET_SHFT                                 0x0

#define HWIO_MMSS_MDP_DEST_SCALER_0_DEST_SCL0_DE_THRESHOLD_ADDR                                    (MMSS_MDP_DEST_SCALER_0_DEST_SCL0_REG_BASE      + 0x00000030)
#define HWIO_MMSS_MDP_DEST_SCALER_0_DEST_SCL0_DE_THRESHOLD_RMSK                                     0x3ff03ff
#define HWIO_MMSS_MDP_DEST_SCALER_0_DEST_SCL0_DE_THRESHOLD_IN          \
        in_dword_masked(HWIO_MMSS_MDP_DEST_SCALER_0_DEST_SCL0_DE_THRESHOLD_ADDR, HWIO_MMSS_MDP_DEST_SCALER_0_DEST_SCL0_DE_THRESHOLD_RMSK)
#define HWIO_MMSS_MDP_DEST_SCALER_0_DEST_SCL0_DE_THRESHOLD_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_DEST_SCALER_0_DEST_SCL0_DE_THRESHOLD_ADDR, m)
#define HWIO_MMSS_MDP_DEST_SCALER_0_DEST_SCL0_DE_THRESHOLD_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_DEST_SCALER_0_DEST_SCL0_DE_THRESHOLD_ADDR,v)
#define HWIO_MMSS_MDP_DEST_SCALER_0_DEST_SCL0_DE_THRESHOLD_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_DEST_SCALER_0_DEST_SCL0_DE_THRESHOLD_ADDR,m,v,HWIO_MMSS_MDP_DEST_SCALER_0_DEST_SCL0_DE_THRESHOLD_IN)
#define HWIO_MMSS_MDP_DEST_SCALER_0_DEST_SCL0_DE_THRESHOLD_THR_HIGH_BMSK                            0x3ff0000
#define HWIO_MMSS_MDP_DEST_SCALER_0_DEST_SCL0_DE_THRESHOLD_THR_HIGH_SHFT                                 0x10
#define HWIO_MMSS_MDP_DEST_SCALER_0_DEST_SCL0_DE_THRESHOLD_THR_LOW_BMSK                                 0x3ff
#define HWIO_MMSS_MDP_DEST_SCALER_0_DEST_SCL0_DE_THRESHOLD_THR_LOW_SHFT                                   0x0

#define HWIO_MMSS_MDP_DEST_SCALER_0_DEST_SCL0_DE_ADJUST_DATA_0_ADDR                                (MMSS_MDP_DEST_SCALER_0_DEST_SCL0_REG_BASE      + 0x00000034)
#define HWIO_MMSS_MDP_DEST_SCALER_0_DEST_SCL0_DE_ADJUST_DATA_0_RMSK                                0x3fffffff
#define HWIO_MMSS_MDP_DEST_SCALER_0_DEST_SCL0_DE_ADJUST_DATA_0_IN          \
        in_dword_masked(HWIO_MMSS_MDP_DEST_SCALER_0_DEST_SCL0_DE_ADJUST_DATA_0_ADDR, HWIO_MMSS_MDP_DEST_SCALER_0_DEST_SCL0_DE_ADJUST_DATA_0_RMSK)
#define HWIO_MMSS_MDP_DEST_SCALER_0_DEST_SCL0_DE_ADJUST_DATA_0_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_DEST_SCALER_0_DEST_SCL0_DE_ADJUST_DATA_0_ADDR, m)
#define HWIO_MMSS_MDP_DEST_SCALER_0_DEST_SCL0_DE_ADJUST_DATA_0_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_DEST_SCALER_0_DEST_SCL0_DE_ADJUST_DATA_0_ADDR,v)
#define HWIO_MMSS_MDP_DEST_SCALER_0_DEST_SCL0_DE_ADJUST_DATA_0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_DEST_SCALER_0_DEST_SCL0_DE_ADJUST_DATA_0_ADDR,m,v,HWIO_MMSS_MDP_DEST_SCALER_0_DEST_SCL0_DE_ADJUST_DATA_0_IN)
#define HWIO_MMSS_MDP_DEST_SCALER_0_DEST_SCL0_DE_ADJUST_DATA_0_ADJUST_A2_BMSK                      0x3ff00000
#define HWIO_MMSS_MDP_DEST_SCALER_0_DEST_SCL0_DE_ADJUST_DATA_0_ADJUST_A2_SHFT                            0x14
#define HWIO_MMSS_MDP_DEST_SCALER_0_DEST_SCL0_DE_ADJUST_DATA_0_ADJUST_A1_BMSK                         0xffc00
#define HWIO_MMSS_MDP_DEST_SCALER_0_DEST_SCL0_DE_ADJUST_DATA_0_ADJUST_A1_SHFT                             0xa
#define HWIO_MMSS_MDP_DEST_SCALER_0_DEST_SCL0_DE_ADJUST_DATA_0_ADJUST_A0_BMSK                           0x3ff
#define HWIO_MMSS_MDP_DEST_SCALER_0_DEST_SCL0_DE_ADJUST_DATA_0_ADJUST_A0_SHFT                             0x0

#define HWIO_MMSS_MDP_DEST_SCALER_0_DEST_SCL0_DE_ADJUST_DATA_1_ADDR                                (MMSS_MDP_DEST_SCALER_0_DEST_SCL0_REG_BASE      + 0x00000038)
#define HWIO_MMSS_MDP_DEST_SCALER_0_DEST_SCL0_DE_ADJUST_DATA_1_RMSK                                0x3fffffff
#define HWIO_MMSS_MDP_DEST_SCALER_0_DEST_SCL0_DE_ADJUST_DATA_1_IN          \
        in_dword_masked(HWIO_MMSS_MDP_DEST_SCALER_0_DEST_SCL0_DE_ADJUST_DATA_1_ADDR, HWIO_MMSS_MDP_DEST_SCALER_0_DEST_SCL0_DE_ADJUST_DATA_1_RMSK)
#define HWIO_MMSS_MDP_DEST_SCALER_0_DEST_SCL0_DE_ADJUST_DATA_1_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_DEST_SCALER_0_DEST_SCL0_DE_ADJUST_DATA_1_ADDR, m)
#define HWIO_MMSS_MDP_DEST_SCALER_0_DEST_SCL0_DE_ADJUST_DATA_1_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_DEST_SCALER_0_DEST_SCL0_DE_ADJUST_DATA_1_ADDR,v)
#define HWIO_MMSS_MDP_DEST_SCALER_0_DEST_SCL0_DE_ADJUST_DATA_1_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_DEST_SCALER_0_DEST_SCL0_DE_ADJUST_DATA_1_ADDR,m,v,HWIO_MMSS_MDP_DEST_SCALER_0_DEST_SCL0_DE_ADJUST_DATA_1_IN)
#define HWIO_MMSS_MDP_DEST_SCALER_0_DEST_SCL0_DE_ADJUST_DATA_1_ADJUST_B2_BMSK                      0x3ff00000
#define HWIO_MMSS_MDP_DEST_SCALER_0_DEST_SCL0_DE_ADJUST_DATA_1_ADJUST_B2_SHFT                            0x14
#define HWIO_MMSS_MDP_DEST_SCALER_0_DEST_SCL0_DE_ADJUST_DATA_1_ADJUST_B1_BMSK                         0xffc00
#define HWIO_MMSS_MDP_DEST_SCALER_0_DEST_SCL0_DE_ADJUST_DATA_1_ADJUST_B1_SHFT                             0xa
#define HWIO_MMSS_MDP_DEST_SCALER_0_DEST_SCL0_DE_ADJUST_DATA_1_ADJUST_B0_BMSK                           0x3ff
#define HWIO_MMSS_MDP_DEST_SCALER_0_DEST_SCL0_DE_ADJUST_DATA_1_ADJUST_B0_SHFT                             0x0

#define HWIO_MMSS_MDP_DEST_SCALER_0_DEST_SCL0_DE_ADJUST_DATA_2_ADDR                                (MMSS_MDP_DEST_SCALER_0_DEST_SCL0_REG_BASE      + 0x0000003c)
#define HWIO_MMSS_MDP_DEST_SCALER_0_DEST_SCL0_DE_ADJUST_DATA_2_RMSK                                0x3fffffff
#define HWIO_MMSS_MDP_DEST_SCALER_0_DEST_SCL0_DE_ADJUST_DATA_2_IN          \
        in_dword_masked(HWIO_MMSS_MDP_DEST_SCALER_0_DEST_SCL0_DE_ADJUST_DATA_2_ADDR, HWIO_MMSS_MDP_DEST_SCALER_0_DEST_SCL0_DE_ADJUST_DATA_2_RMSK)
#define HWIO_MMSS_MDP_DEST_SCALER_0_DEST_SCL0_DE_ADJUST_DATA_2_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_DEST_SCALER_0_DEST_SCL0_DE_ADJUST_DATA_2_ADDR, m)
#define HWIO_MMSS_MDP_DEST_SCALER_0_DEST_SCL0_DE_ADJUST_DATA_2_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_DEST_SCALER_0_DEST_SCL0_DE_ADJUST_DATA_2_ADDR,v)
#define HWIO_MMSS_MDP_DEST_SCALER_0_DEST_SCL0_DE_ADJUST_DATA_2_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_DEST_SCALER_0_DEST_SCL0_DE_ADJUST_DATA_2_ADDR,m,v,HWIO_MMSS_MDP_DEST_SCALER_0_DEST_SCL0_DE_ADJUST_DATA_2_IN)
#define HWIO_MMSS_MDP_DEST_SCALER_0_DEST_SCL0_DE_ADJUST_DATA_2_ADJUST_C2_BMSK                      0x3ff00000
#define HWIO_MMSS_MDP_DEST_SCALER_0_DEST_SCL0_DE_ADJUST_DATA_2_ADJUST_C2_SHFT                            0x14
#define HWIO_MMSS_MDP_DEST_SCALER_0_DEST_SCL0_DE_ADJUST_DATA_2_ADJUST_C1_BMSK                         0xffc00
#define HWIO_MMSS_MDP_DEST_SCALER_0_DEST_SCL0_DE_ADJUST_DATA_2_ADJUST_C1_SHFT                             0xa
#define HWIO_MMSS_MDP_DEST_SCALER_0_DEST_SCL0_DE_ADJUST_DATA_2_ADJUST_C0_BMSK                           0x3ff
#define HWIO_MMSS_MDP_DEST_SCALER_0_DEST_SCL0_DE_ADJUST_DATA_2_ADJUST_C0_SHFT                             0x0

#define HWIO_MMSS_MDP_DEST_SCALER_0_DEST_SCL0_SRC_SIZE_Y_RGB_A_ADDR                                (MMSS_MDP_DEST_SCALER_0_DEST_SCL0_REG_BASE      + 0x00000040)
#define HWIO_MMSS_MDP_DEST_SCALER_0_DEST_SCL0_SRC_SIZE_Y_RGB_A_RMSK                                0xffffffff
#define HWIO_MMSS_MDP_DEST_SCALER_0_DEST_SCL0_SRC_SIZE_Y_RGB_A_IN          \
        in_dword_masked(HWIO_MMSS_MDP_DEST_SCALER_0_DEST_SCL0_SRC_SIZE_Y_RGB_A_ADDR, HWIO_MMSS_MDP_DEST_SCALER_0_DEST_SCL0_SRC_SIZE_Y_RGB_A_RMSK)
#define HWIO_MMSS_MDP_DEST_SCALER_0_DEST_SCL0_SRC_SIZE_Y_RGB_A_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_DEST_SCALER_0_DEST_SCL0_SRC_SIZE_Y_RGB_A_ADDR, m)
#define HWIO_MMSS_MDP_DEST_SCALER_0_DEST_SCL0_SRC_SIZE_Y_RGB_A_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_DEST_SCALER_0_DEST_SCL0_SRC_SIZE_Y_RGB_A_ADDR,v)
#define HWIO_MMSS_MDP_DEST_SCALER_0_DEST_SCL0_SRC_SIZE_Y_RGB_A_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_DEST_SCALER_0_DEST_SCL0_SRC_SIZE_Y_RGB_A_ADDR,m,v,HWIO_MMSS_MDP_DEST_SCALER_0_DEST_SCL0_SRC_SIZE_Y_RGB_A_IN)
#define HWIO_MMSS_MDP_DEST_SCALER_0_DEST_SCL0_SRC_SIZE_Y_RGB_A_Y_RGB_A_SRC_H_BMSK                  0xffff0000
#define HWIO_MMSS_MDP_DEST_SCALER_0_DEST_SCL0_SRC_SIZE_Y_RGB_A_Y_RGB_A_SRC_H_SHFT                        0x10
#define HWIO_MMSS_MDP_DEST_SCALER_0_DEST_SCL0_SRC_SIZE_Y_RGB_A_Y_RGB_A_SRC_W_BMSK                      0xffff
#define HWIO_MMSS_MDP_DEST_SCALER_0_DEST_SCL0_SRC_SIZE_Y_RGB_A_Y_RGB_A_SRC_W_SHFT                         0x0

#define HWIO_MMSS_MDP_DEST_SCALER_0_DEST_SCL0_SRC_SIZE_UV_ADDR                                     (MMSS_MDP_DEST_SCALER_0_DEST_SCL0_REG_BASE      + 0x00000044)
#define HWIO_MMSS_MDP_DEST_SCALER_0_DEST_SCL0_SRC_SIZE_UV_RMSK                                     0xffffffff
#define HWIO_MMSS_MDP_DEST_SCALER_0_DEST_SCL0_SRC_SIZE_UV_IN          \
        in_dword_masked(HWIO_MMSS_MDP_DEST_SCALER_0_DEST_SCL0_SRC_SIZE_UV_ADDR, HWIO_MMSS_MDP_DEST_SCALER_0_DEST_SCL0_SRC_SIZE_UV_RMSK)
#define HWIO_MMSS_MDP_DEST_SCALER_0_DEST_SCL0_SRC_SIZE_UV_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_DEST_SCALER_0_DEST_SCL0_SRC_SIZE_UV_ADDR, m)
#define HWIO_MMSS_MDP_DEST_SCALER_0_DEST_SCL0_SRC_SIZE_UV_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_DEST_SCALER_0_DEST_SCL0_SRC_SIZE_UV_ADDR,v)
#define HWIO_MMSS_MDP_DEST_SCALER_0_DEST_SCL0_SRC_SIZE_UV_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_DEST_SCALER_0_DEST_SCL0_SRC_SIZE_UV_ADDR,m,v,HWIO_MMSS_MDP_DEST_SCALER_0_DEST_SCL0_SRC_SIZE_UV_IN)
#define HWIO_MMSS_MDP_DEST_SCALER_0_DEST_SCL0_SRC_SIZE_UV_UV_SRC_H_BMSK                            0xffff0000
#define HWIO_MMSS_MDP_DEST_SCALER_0_DEST_SCL0_SRC_SIZE_UV_UV_SRC_H_SHFT                                  0x10
#define HWIO_MMSS_MDP_DEST_SCALER_0_DEST_SCL0_SRC_SIZE_UV_UV_SRC_W_BMSK                                0xffff
#define HWIO_MMSS_MDP_DEST_SCALER_0_DEST_SCL0_SRC_SIZE_UV_UV_SRC_W_SHFT                                   0x0

#define HWIO_MMSS_MDP_DEST_SCALER_0_DEST_SCL0_DST_SIZE_ADDR                                        (MMSS_MDP_DEST_SCALER_0_DEST_SCL0_REG_BASE      + 0x00000048)
#define HWIO_MMSS_MDP_DEST_SCALER_0_DEST_SCL0_DST_SIZE_RMSK                                        0xffffffff
#define HWIO_MMSS_MDP_DEST_SCALER_0_DEST_SCL0_DST_SIZE_IN          \
        in_dword_masked(HWIO_MMSS_MDP_DEST_SCALER_0_DEST_SCL0_DST_SIZE_ADDR, HWIO_MMSS_MDP_DEST_SCALER_0_DEST_SCL0_DST_SIZE_RMSK)
#define HWIO_MMSS_MDP_DEST_SCALER_0_DEST_SCL0_DST_SIZE_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_DEST_SCALER_0_DEST_SCL0_DST_SIZE_ADDR, m)
#define HWIO_MMSS_MDP_DEST_SCALER_0_DEST_SCL0_DST_SIZE_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_DEST_SCALER_0_DEST_SCL0_DST_SIZE_ADDR,v)
#define HWIO_MMSS_MDP_DEST_SCALER_0_DEST_SCL0_DST_SIZE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_DEST_SCALER_0_DEST_SCL0_DST_SIZE_ADDR,m,v,HWIO_MMSS_MDP_DEST_SCALER_0_DEST_SCL0_DST_SIZE_IN)
#define HWIO_MMSS_MDP_DEST_SCALER_0_DEST_SCL0_DST_SIZE_DST_H_BMSK                                  0xffff0000
#define HWIO_MMSS_MDP_DEST_SCALER_0_DEST_SCL0_DST_SIZE_DST_H_SHFT                                        0x10
#define HWIO_MMSS_MDP_DEST_SCALER_0_DEST_SCL0_DST_SIZE_DST_W_BMSK                                      0xffff
#define HWIO_MMSS_MDP_DEST_SCALER_0_DEST_SCL0_DST_SIZE_DST_W_SHFT                                         0x0

#define HWIO_MMSS_MDP_DEST_SCALER_0_DEST_SCL0_COEF_LUT_CTRL_ADDR                                   (MMSS_MDP_DEST_SCALER_0_DEST_SCL0_REG_BASE      + 0x0000004c)
#define HWIO_MMSS_MDP_DEST_SCALER_0_DEST_SCL0_COEF_LUT_CTRL_RMSK                                   0x80000001
#define HWIO_MMSS_MDP_DEST_SCALER_0_DEST_SCL0_COEF_LUT_CTRL_IN          \
        in_dword_masked(HWIO_MMSS_MDP_DEST_SCALER_0_DEST_SCL0_COEF_LUT_CTRL_ADDR, HWIO_MMSS_MDP_DEST_SCALER_0_DEST_SCL0_COEF_LUT_CTRL_RMSK)
#define HWIO_MMSS_MDP_DEST_SCALER_0_DEST_SCL0_COEF_LUT_CTRL_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_DEST_SCALER_0_DEST_SCL0_COEF_LUT_CTRL_ADDR, m)
#define HWIO_MMSS_MDP_DEST_SCALER_0_DEST_SCL0_COEF_LUT_CTRL_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_DEST_SCALER_0_DEST_SCL0_COEF_LUT_CTRL_ADDR,v)
#define HWIO_MMSS_MDP_DEST_SCALER_0_DEST_SCL0_COEF_LUT_CTRL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_DEST_SCALER_0_DEST_SCL0_COEF_LUT_CTRL_ADDR,m,v,HWIO_MMSS_MDP_DEST_SCALER_0_DEST_SCL0_COEF_LUT_CTRL_IN)
#define HWIO_MMSS_MDP_DEST_SCALER_0_DEST_SCL0_COEF_LUT_CTRL_STATUS_BMSK                            0x80000000
#define HWIO_MMSS_MDP_DEST_SCALER_0_DEST_SCL0_COEF_LUT_CTRL_STATUS_SHFT                                  0x1f
#define HWIO_MMSS_MDP_DEST_SCALER_0_DEST_SCL0_COEF_LUT_CTRL_SWAP_BMSK                                     0x1
#define HWIO_MMSS_MDP_DEST_SCALER_0_DEST_SCL0_COEF_LUT_CTRL_SWAP_SHFT                                     0x0

#define HWIO_MMSS_MDP_DEST_SCALER_0_DEST_SCL0_BUFFER_CTRL_ADDR                                     (MMSS_MDP_DEST_SCALER_0_DEST_SCL0_REG_BASE      + 0x00000050)
#define HWIO_MMSS_MDP_DEST_SCALER_0_DEST_SCL0_BUFFER_CTRL_RMSK                                            0x3
#define HWIO_MMSS_MDP_DEST_SCALER_0_DEST_SCL0_BUFFER_CTRL_IN          \
        in_dword_masked(HWIO_MMSS_MDP_DEST_SCALER_0_DEST_SCL0_BUFFER_CTRL_ADDR, HWIO_MMSS_MDP_DEST_SCALER_0_DEST_SCL0_BUFFER_CTRL_RMSK)
#define HWIO_MMSS_MDP_DEST_SCALER_0_DEST_SCL0_BUFFER_CTRL_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_DEST_SCALER_0_DEST_SCL0_BUFFER_CTRL_ADDR, m)
#define HWIO_MMSS_MDP_DEST_SCALER_0_DEST_SCL0_BUFFER_CTRL_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_DEST_SCALER_0_DEST_SCL0_BUFFER_CTRL_ADDR,v)
#define HWIO_MMSS_MDP_DEST_SCALER_0_DEST_SCL0_BUFFER_CTRL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_DEST_SCALER_0_DEST_SCL0_BUFFER_CTRL_ADDR,m,v,HWIO_MMSS_MDP_DEST_SCALER_0_DEST_SCL0_BUFFER_CTRL_IN)
#define HWIO_MMSS_MDP_DEST_SCALER_0_DEST_SCL0_BUFFER_CTRL_MODE_BMSK                                       0x3
#define HWIO_MMSS_MDP_DEST_SCALER_0_DEST_SCL0_BUFFER_CTRL_MODE_SHFT                                       0x0

#define HWIO_MMSS_MDP_DEST_SCALER_0_DEST_SCL0_CLK_CTRL0_ADDR                                       (MMSS_MDP_DEST_SCALER_0_DEST_SCL0_REG_BASE      + 0x00000054)
#define HWIO_MMSS_MDP_DEST_SCALER_0_DEST_SCL0_CLK_CTRL0_RMSK                                          0xfffff
#define HWIO_MMSS_MDP_DEST_SCALER_0_DEST_SCL0_CLK_CTRL0_IN          \
        in_dword_masked(HWIO_MMSS_MDP_DEST_SCALER_0_DEST_SCL0_CLK_CTRL0_ADDR, HWIO_MMSS_MDP_DEST_SCALER_0_DEST_SCL0_CLK_CTRL0_RMSK)
#define HWIO_MMSS_MDP_DEST_SCALER_0_DEST_SCL0_CLK_CTRL0_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_DEST_SCALER_0_DEST_SCL0_CLK_CTRL0_ADDR, m)
#define HWIO_MMSS_MDP_DEST_SCALER_0_DEST_SCL0_CLK_CTRL0_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_DEST_SCALER_0_DEST_SCL0_CLK_CTRL0_ADDR,v)
#define HWIO_MMSS_MDP_DEST_SCALER_0_DEST_SCL0_CLK_CTRL0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_DEST_SCALER_0_DEST_SCL0_CLK_CTRL0_ADDR,m,v,HWIO_MMSS_MDP_DEST_SCALER_0_DEST_SCL0_CLK_CTRL0_IN)
#define HWIO_MMSS_MDP_DEST_SCALER_0_DEST_SCL0_CLK_CTRL0_SB_CLK_HYSTERISIS_CTRL_BMSK                   0xc0000
#define HWIO_MMSS_MDP_DEST_SCALER_0_DEST_SCL0_CLK_CTRL0_SB_CLK_HYSTERISIS_CTRL_SHFT                      0x12
#define HWIO_MMSS_MDP_DEST_SCALER_0_DEST_SCL0_CLK_CTRL0_SB_CLK_FORCE_OFF_BMSK                         0x20000
#define HWIO_MMSS_MDP_DEST_SCALER_0_DEST_SCL0_CLK_CTRL0_SB_CLK_FORCE_OFF_SHFT                            0x11
#define HWIO_MMSS_MDP_DEST_SCALER_0_DEST_SCL0_CLK_CTRL0_SB_CLK_FORCE_ON_BMSK                          0x10000
#define HWIO_MMSS_MDP_DEST_SCALER_0_DEST_SCL0_CLK_CTRL0_SB_CLK_FORCE_ON_SHFT                             0x10
#define HWIO_MMSS_MDP_DEST_SCALER_0_DEST_SCL0_CLK_CTRL0_BP_CLK_HYSTERISIS_CTRL_BMSK                    0xc000
#define HWIO_MMSS_MDP_DEST_SCALER_0_DEST_SCL0_CLK_CTRL0_BP_CLK_HYSTERISIS_CTRL_SHFT                       0xe
#define HWIO_MMSS_MDP_DEST_SCALER_0_DEST_SCL0_CLK_CTRL0_BP_CLK_FORCE_OFF_BMSK                          0x2000
#define HWIO_MMSS_MDP_DEST_SCALER_0_DEST_SCL0_CLK_CTRL0_BP_CLK_FORCE_OFF_SHFT                             0xd
#define HWIO_MMSS_MDP_DEST_SCALER_0_DEST_SCL0_CLK_CTRL0_BP_CLK_FORCE_ON_BMSK                           0x1000
#define HWIO_MMSS_MDP_DEST_SCALER_0_DEST_SCL0_CLK_CTRL0_BP_CLK_FORCE_ON_SHFT                              0xc
#define HWIO_MMSS_MDP_DEST_SCALER_0_DEST_SCL0_CLK_CTRL0_DD_ALPHA_CLK_HYSTERISIS_CTRL_BMSK               0xc00
#define HWIO_MMSS_MDP_DEST_SCALER_0_DEST_SCL0_CLK_CTRL0_DD_ALPHA_CLK_HYSTERISIS_CTRL_SHFT                 0xa
#define HWIO_MMSS_MDP_DEST_SCALER_0_DEST_SCL0_CLK_CTRL0_DD_ALPHA_CLK_FORCE_OFF_BMSK                     0x200
#define HWIO_MMSS_MDP_DEST_SCALER_0_DEST_SCL0_CLK_CTRL0_DD_ALPHA_CLK_FORCE_OFF_SHFT                       0x9
#define HWIO_MMSS_MDP_DEST_SCALER_0_DEST_SCL0_CLK_CTRL0_DD_ALPHA_CLK_FORCE_ON_BMSK                      0x100
#define HWIO_MMSS_MDP_DEST_SCALER_0_DEST_SCL0_CLK_CTRL0_DD_ALPHA_CLK_FORCE_ON_SHFT                        0x8
#define HWIO_MMSS_MDP_DEST_SCALER_0_DEST_SCL0_CLK_CTRL0_DD_CLK_HYSTERISIS_CTRL_BMSK                      0xc0
#define HWIO_MMSS_MDP_DEST_SCALER_0_DEST_SCL0_CLK_CTRL0_DD_CLK_HYSTERISIS_CTRL_SHFT                       0x6
#define HWIO_MMSS_MDP_DEST_SCALER_0_DEST_SCL0_CLK_CTRL0_DD_CLK_FORCE_OFF_BMSK                            0x20
#define HWIO_MMSS_MDP_DEST_SCALER_0_DEST_SCL0_CLK_CTRL0_DD_CLK_FORCE_OFF_SHFT                             0x5
#define HWIO_MMSS_MDP_DEST_SCALER_0_DEST_SCL0_CLK_CTRL0_DD_CLK_FORCE_ON_BMSK                             0x10
#define HWIO_MMSS_MDP_DEST_SCALER_0_DEST_SCL0_CLK_CTRL0_DD_CLK_FORCE_ON_SHFT                              0x4
#define HWIO_MMSS_MDP_DEST_SCALER_0_DEST_SCL0_CLK_CTRL0_LB_CLK_HYSTERISIS_CTRL_BMSK                       0xc
#define HWIO_MMSS_MDP_DEST_SCALER_0_DEST_SCL0_CLK_CTRL0_LB_CLK_HYSTERISIS_CTRL_SHFT                       0x2
#define HWIO_MMSS_MDP_DEST_SCALER_0_DEST_SCL0_CLK_CTRL0_LB_CLK_FORCE_OFF_BMSK                             0x2
#define HWIO_MMSS_MDP_DEST_SCALER_0_DEST_SCL0_CLK_CTRL0_LB_CLK_FORCE_OFF_SHFT                             0x1
#define HWIO_MMSS_MDP_DEST_SCALER_0_DEST_SCL0_CLK_CTRL0_LB_CLK_FORCE_ON_BMSK                              0x1
#define HWIO_MMSS_MDP_DEST_SCALER_0_DEST_SCL0_CLK_CTRL0_LB_CLK_FORCE_ON_SHFT                              0x0

#define HWIO_MMSS_MDP_DEST_SCALER_0_DEST_SCL0_CLK_CTRL1_ADDR                                       (MMSS_MDP_DEST_SCALER_0_DEST_SCL0_REG_BASE      + 0x00000058)
#define HWIO_MMSS_MDP_DEST_SCALER_0_DEST_SCL0_CLK_CTRL1_RMSK                                          0xfffff
#define HWIO_MMSS_MDP_DEST_SCALER_0_DEST_SCL0_CLK_CTRL1_IN          \
        in_dword_masked(HWIO_MMSS_MDP_DEST_SCALER_0_DEST_SCL0_CLK_CTRL1_ADDR, HWIO_MMSS_MDP_DEST_SCALER_0_DEST_SCL0_CLK_CTRL1_RMSK)
#define HWIO_MMSS_MDP_DEST_SCALER_0_DEST_SCL0_CLK_CTRL1_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_DEST_SCALER_0_DEST_SCL0_CLK_CTRL1_ADDR, m)
#define HWIO_MMSS_MDP_DEST_SCALER_0_DEST_SCL0_CLK_CTRL1_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_DEST_SCALER_0_DEST_SCL0_CLK_CTRL1_ADDR,v)
#define HWIO_MMSS_MDP_DEST_SCALER_0_DEST_SCL0_CLK_CTRL1_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_DEST_SCALER_0_DEST_SCL0_CLK_CTRL1_ADDR,m,v,HWIO_MMSS_MDP_DEST_SCALER_0_DEST_SCL0_CLK_CTRL1_IN)
#define HWIO_MMSS_MDP_DEST_SCALER_0_DEST_SCL0_CLK_CTRL1_FC_LUT_CLK_HYSTERISIS_CTRL_BMSK               0xc0000
#define HWIO_MMSS_MDP_DEST_SCALER_0_DEST_SCL0_CLK_CTRL1_FC_LUT_CLK_HYSTERISIS_CTRL_SHFT                  0x12
#define HWIO_MMSS_MDP_DEST_SCALER_0_DEST_SCL0_CLK_CTRL1_FC_LUT_CLK_FORCE_OFF_BMSK                     0x20000
#define HWIO_MMSS_MDP_DEST_SCALER_0_DEST_SCL0_CLK_CTRL1_FC_LUT_CLK_FORCE_OFF_SHFT                        0x11
#define HWIO_MMSS_MDP_DEST_SCALER_0_DEST_SCL0_CLK_CTRL1_FC_LUT_CLK_FORCE_ON_BMSK                      0x10000
#define HWIO_MMSS_MDP_DEST_SCALER_0_DEST_SCL0_CLK_CTRL1_FC_LUT_CLK_FORCE_ON_SHFT                         0x10
#define HWIO_MMSS_MDP_DEST_SCALER_0_DEST_SCL0_CLK_CTRL1_DE_ALPHA_CLK_HYSTERISIS_CTRL_BMSK              0xc000
#define HWIO_MMSS_MDP_DEST_SCALER_0_DEST_SCL0_CLK_CTRL1_DE_ALPHA_CLK_HYSTERISIS_CTRL_SHFT                 0xe
#define HWIO_MMSS_MDP_DEST_SCALER_0_DEST_SCL0_CLK_CTRL1_DE_ALPHA_CLK_FORCE_OFF_BMSK                    0x2000
#define HWIO_MMSS_MDP_DEST_SCALER_0_DEST_SCL0_CLK_CTRL1_DE_ALPHA_CLK_FORCE_OFF_SHFT                       0xd
#define HWIO_MMSS_MDP_DEST_SCALER_0_DEST_SCL0_CLK_CTRL1_DE_ALPHA_CLK_FORCE_ON_BMSK                     0x1000
#define HWIO_MMSS_MDP_DEST_SCALER_0_DEST_SCL0_CLK_CTRL1_DE_ALPHA_CLK_FORCE_ON_SHFT                        0xc
#define HWIO_MMSS_MDP_DEST_SCALER_0_DEST_SCL0_CLK_CTRL1_DE_CLK_HYSTERISIS_CTRL_BMSK                     0xc00
#define HWIO_MMSS_MDP_DEST_SCALER_0_DEST_SCL0_CLK_CTRL1_DE_CLK_HYSTERISIS_CTRL_SHFT                       0xa
#define HWIO_MMSS_MDP_DEST_SCALER_0_DEST_SCL0_CLK_CTRL1_DE_CLK_FORCE_OFF_BMSK                           0x200
#define HWIO_MMSS_MDP_DEST_SCALER_0_DEST_SCL0_CLK_CTRL1_DE_CLK_FORCE_OFF_SHFT                             0x9
#define HWIO_MMSS_MDP_DEST_SCALER_0_DEST_SCL0_CLK_CTRL1_DE_CLK_FORCE_ON_BMSK                            0x100
#define HWIO_MMSS_MDP_DEST_SCALER_0_DEST_SCL0_CLK_CTRL1_DE_CLK_FORCE_ON_SHFT                              0x8
#define HWIO_MMSS_MDP_DEST_SCALER_0_DEST_SCL0_CLK_CTRL1_FC_ALPHA_CLK_HYSTERISIS_CTRL_BMSK                0xc0
#define HWIO_MMSS_MDP_DEST_SCALER_0_DEST_SCL0_CLK_CTRL1_FC_ALPHA_CLK_HYSTERISIS_CTRL_SHFT                 0x6
#define HWIO_MMSS_MDP_DEST_SCALER_0_DEST_SCL0_CLK_CTRL1_FC_ALPHA_CLK_FORCE_OFF_BMSK                      0x20
#define HWIO_MMSS_MDP_DEST_SCALER_0_DEST_SCL0_CLK_CTRL1_FC_ALPHA_CLK_FORCE_OFF_SHFT                       0x5
#define HWIO_MMSS_MDP_DEST_SCALER_0_DEST_SCL0_CLK_CTRL1_FC_ALPHA_CLK_FORCE_ON_BMSK                       0x10
#define HWIO_MMSS_MDP_DEST_SCALER_0_DEST_SCL0_CLK_CTRL1_FC_ALPHA_CLK_FORCE_ON_SHFT                        0x4
#define HWIO_MMSS_MDP_DEST_SCALER_0_DEST_SCL0_CLK_CTRL1_FC_CLK_HYSTERISIS_CTRL_BMSK                       0xc
#define HWIO_MMSS_MDP_DEST_SCALER_0_DEST_SCL0_CLK_CTRL1_FC_CLK_HYSTERISIS_CTRL_SHFT                       0x2
#define HWIO_MMSS_MDP_DEST_SCALER_0_DEST_SCL0_CLK_CTRL1_FC_CLK_FORCE_OFF_BMSK                             0x2
#define HWIO_MMSS_MDP_DEST_SCALER_0_DEST_SCL0_CLK_CTRL1_FC_CLK_FORCE_OFF_SHFT                             0x1
#define HWIO_MMSS_MDP_DEST_SCALER_0_DEST_SCL0_CLK_CTRL1_FC_CLK_FORCE_ON_BMSK                              0x1
#define HWIO_MMSS_MDP_DEST_SCALER_0_DEST_SCL0_CLK_CTRL1_FC_CLK_FORCE_ON_SHFT                              0x0

#define HWIO_MMSS_MDP_DEST_SCALER_0_DEST_SCL0_CLK_STATUS_ADDR                                      (MMSS_MDP_DEST_SCALER_0_DEST_SCL0_REG_BASE      + 0x0000005c)
#define HWIO_MMSS_MDP_DEST_SCALER_0_DEST_SCL0_CLK_STATUS_RMSK                                          0x1f1f
#define HWIO_MMSS_MDP_DEST_SCALER_0_DEST_SCL0_CLK_STATUS_IN          \
        in_dword_masked(HWIO_MMSS_MDP_DEST_SCALER_0_DEST_SCL0_CLK_STATUS_ADDR, HWIO_MMSS_MDP_DEST_SCALER_0_DEST_SCL0_CLK_STATUS_RMSK)
#define HWIO_MMSS_MDP_DEST_SCALER_0_DEST_SCL0_CLK_STATUS_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_DEST_SCALER_0_DEST_SCL0_CLK_STATUS_ADDR, m)
#define HWIO_MMSS_MDP_DEST_SCALER_0_DEST_SCL0_CLK_STATUS_FC_LUT_CLK_ACTIVE_BMSK                        0x1000
#define HWIO_MMSS_MDP_DEST_SCALER_0_DEST_SCL0_CLK_STATUS_FC_LUT_CLK_ACTIVE_SHFT                           0xc
#define HWIO_MMSS_MDP_DEST_SCALER_0_DEST_SCL0_CLK_STATUS_DE_ALPHA_CLK_ACTIVE_BMSK                       0x800
#define HWIO_MMSS_MDP_DEST_SCALER_0_DEST_SCL0_CLK_STATUS_DE_ALPHA_CLK_ACTIVE_SHFT                         0xb
#define HWIO_MMSS_MDP_DEST_SCALER_0_DEST_SCL0_CLK_STATUS_DE_CLK_ACTIVE_BMSK                             0x400
#define HWIO_MMSS_MDP_DEST_SCALER_0_DEST_SCL0_CLK_STATUS_DE_CLK_ACTIVE_SHFT                               0xa
#define HWIO_MMSS_MDP_DEST_SCALER_0_DEST_SCL0_CLK_STATUS_FC_ALPHA_CLK_ACTIVE_BMSK                       0x200
#define HWIO_MMSS_MDP_DEST_SCALER_0_DEST_SCL0_CLK_STATUS_FC_ALPHA_CLK_ACTIVE_SHFT                         0x9
#define HWIO_MMSS_MDP_DEST_SCALER_0_DEST_SCL0_CLK_STATUS_FC_CLK_ACTIVE_BMSK                             0x100
#define HWIO_MMSS_MDP_DEST_SCALER_0_DEST_SCL0_CLK_STATUS_FC_CLK_ACTIVE_SHFT                               0x8
#define HWIO_MMSS_MDP_DEST_SCALER_0_DEST_SCL0_CLK_STATUS_SB_CLK_ACTIVE_BMSK                              0x10
#define HWIO_MMSS_MDP_DEST_SCALER_0_DEST_SCL0_CLK_STATUS_SB_CLK_ACTIVE_SHFT                               0x4
#define HWIO_MMSS_MDP_DEST_SCALER_0_DEST_SCL0_CLK_STATUS_BP_CLK_ACTIVE_BMSK                               0x8
#define HWIO_MMSS_MDP_DEST_SCALER_0_DEST_SCL0_CLK_STATUS_BP_CLK_ACTIVE_SHFT                               0x3
#define HWIO_MMSS_MDP_DEST_SCALER_0_DEST_SCL0_CLK_STATUS_DD_ALPHA_CLK_ACTIVE_BMSK                         0x4
#define HWIO_MMSS_MDP_DEST_SCALER_0_DEST_SCL0_CLK_STATUS_DD_ALPHA_CLK_ACTIVE_SHFT                         0x2
#define HWIO_MMSS_MDP_DEST_SCALER_0_DEST_SCL0_CLK_STATUS_DD_CLK_ACTIVE_BMSK                               0x2
#define HWIO_MMSS_MDP_DEST_SCALER_0_DEST_SCL0_CLK_STATUS_DD_CLK_ACTIVE_SHFT                               0x1
#define HWIO_MMSS_MDP_DEST_SCALER_0_DEST_SCL0_CLK_STATUS_LB_CLK_ACTIVE_BMSK                               0x1
#define HWIO_MMSS_MDP_DEST_SCALER_0_DEST_SCL0_CLK_STATUS_LB_CLK_ACTIVE_SHFT                               0x0

/*----------------------------------------------------------------------------
 * MODULE: MMSS_MDP_DEST_SCALER_0_DEST_SCL0_COEF_LUT
 *--------------------------------------------------------------------------*/

#define HWIO_MMSS_MDP_DEST_SCALER_0_DEST_SCL0_COEF_LUT_COEF_Y_DIR_A_IDXi_DATAj_ADDR(i,j)          (MMSS_MDP_DEST_SCALER_0_DEST_SCL0_COEF_LUT_REG_BASE      + 0x00000000 + 0x10 * (i) + 0x4 * (j))
#define HWIO_MMSS_MDP_DEST_SCALER_0_DEST_SCL0_COEF_LUT_COEF_Y_DIR_A_IDXi_DATAj_RMSK               0xffffffff
#define HWIO_MMSS_MDP_DEST_SCALER_0_DEST_SCL0_COEF_LUT_COEF_Y_DIR_A_IDXi_DATAj_MAXi                       17
#define HWIO_MMSS_MDP_DEST_SCALER_0_DEST_SCL0_COEF_LUT_COEF_Y_DIR_A_IDXi_DATAj_MAXj                        3
#define HWIO_MMSS_MDP_DEST_SCALER_0_DEST_SCL0_COEF_LUT_COEF_Y_DIR_A_IDXi_DATAj_INI2(i,j)        \
        in_dword_masked(HWIO_MMSS_MDP_DEST_SCALER_0_DEST_SCL0_COEF_LUT_COEF_Y_DIR_A_IDXi_DATAj_ADDR(i,j), HWIO_MMSS_MDP_DEST_SCALER_0_DEST_SCL0_COEF_LUT_COEF_Y_DIR_A_IDXi_DATAj_RMSK)
#define HWIO_MMSS_MDP_DEST_SCALER_0_DEST_SCL0_COEF_LUT_COEF_Y_DIR_A_IDXi_DATAj_INMI2(i,j,mask)    \
        in_dword_masked(HWIO_MMSS_MDP_DEST_SCALER_0_DEST_SCL0_COEF_LUT_COEF_Y_DIR_A_IDXi_DATAj_ADDR(i,j), mask)
#define HWIO_MMSS_MDP_DEST_SCALER_0_DEST_SCL0_COEF_LUT_COEF_Y_DIR_A_IDXi_DATAj_OUTI2(i,j,val)    \
        out_dword(HWIO_MMSS_MDP_DEST_SCALER_0_DEST_SCL0_COEF_LUT_COEF_Y_DIR_A_IDXi_DATAj_ADDR(i,j),val)
#define HWIO_MMSS_MDP_DEST_SCALER_0_DEST_SCL0_COEF_LUT_COEF_Y_DIR_A_IDXi_DATAj_OUTMI2(i,j,mask,val) \
        out_dword_masked_ns(HWIO_MMSS_MDP_DEST_SCALER_0_DEST_SCL0_COEF_LUT_COEF_Y_DIR_A_IDXi_DATAj_ADDR(i,j),mask,val,HWIO_MMSS_MDP_DEST_SCALER_0_DEST_SCL0_COEF_LUT_COEF_Y_DIR_A_IDXi_DATAj_INI2(i,j))
#define HWIO_MMSS_MDP_DEST_SCALER_0_DEST_SCL0_COEF_LUT_COEF_Y_DIR_A_IDXi_DATAj_VAL_BMSK           0xffffffff
#define HWIO_MMSS_MDP_DEST_SCALER_0_DEST_SCL0_COEF_LUT_COEF_Y_DIR_A_IDXi_DATAj_VAL_SHFT                  0x0

#define HWIO_MMSS_MDP_DEST_SCALER_0_DEST_SCL0_COEF_LUT_COEF_Y_DIR_B_IDXi_DATAj_ADDR(i,j)          (MMSS_MDP_DEST_SCALER_0_DEST_SCL0_COEF_LUT_REG_BASE      + 0x00000120 + 0x10 * (i) + 0x4 * (j))
#define HWIO_MMSS_MDP_DEST_SCALER_0_DEST_SCL0_COEF_LUT_COEF_Y_DIR_B_IDXi_DATAj_RMSK               0xffffffff
#define HWIO_MMSS_MDP_DEST_SCALER_0_DEST_SCL0_COEF_LUT_COEF_Y_DIR_B_IDXi_DATAj_MAXi                       11
#define HWIO_MMSS_MDP_DEST_SCALER_0_DEST_SCL0_COEF_LUT_COEF_Y_DIR_B_IDXi_DATAj_MAXj                        3
#define HWIO_MMSS_MDP_DEST_SCALER_0_DEST_SCL0_COEF_LUT_COEF_Y_DIR_B_IDXi_DATAj_INI2(i,j)        \
        in_dword_masked(HWIO_MMSS_MDP_DEST_SCALER_0_DEST_SCL0_COEF_LUT_COEF_Y_DIR_B_IDXi_DATAj_ADDR(i,j), HWIO_MMSS_MDP_DEST_SCALER_0_DEST_SCL0_COEF_LUT_COEF_Y_DIR_B_IDXi_DATAj_RMSK)
#define HWIO_MMSS_MDP_DEST_SCALER_0_DEST_SCL0_COEF_LUT_COEF_Y_DIR_B_IDXi_DATAj_INMI2(i,j,mask)    \
        in_dword_masked(HWIO_MMSS_MDP_DEST_SCALER_0_DEST_SCL0_COEF_LUT_COEF_Y_DIR_B_IDXi_DATAj_ADDR(i,j), mask)
#define HWIO_MMSS_MDP_DEST_SCALER_0_DEST_SCL0_COEF_LUT_COEF_Y_DIR_B_IDXi_DATAj_OUTI2(i,j,val)    \
        out_dword(HWIO_MMSS_MDP_DEST_SCALER_0_DEST_SCL0_COEF_LUT_COEF_Y_DIR_B_IDXi_DATAj_ADDR(i,j),val)
#define HWIO_MMSS_MDP_DEST_SCALER_0_DEST_SCL0_COEF_LUT_COEF_Y_DIR_B_IDXi_DATAj_OUTMI2(i,j,mask,val) \
        out_dword_masked_ns(HWIO_MMSS_MDP_DEST_SCALER_0_DEST_SCL0_COEF_LUT_COEF_Y_DIR_B_IDXi_DATAj_ADDR(i,j),mask,val,HWIO_MMSS_MDP_DEST_SCALER_0_DEST_SCL0_COEF_LUT_COEF_Y_DIR_B_IDXi_DATAj_INI2(i,j))
#define HWIO_MMSS_MDP_DEST_SCALER_0_DEST_SCL0_COEF_LUT_COEF_Y_DIR_B_IDXi_DATAj_VAL_BMSK           0xffffffff
#define HWIO_MMSS_MDP_DEST_SCALER_0_DEST_SCL0_COEF_LUT_COEF_Y_DIR_B_IDXi_DATAj_VAL_SHFT                  0x0

#define HWIO_MMSS_MDP_DEST_SCALER_0_DEST_SCL0_COEF_LUT_COEF_Y_DIR_C_IDXi_DATAj_ADDR(i,j)          (MMSS_MDP_DEST_SCALER_0_DEST_SCL0_COEF_LUT_REG_BASE      + 0x000001e0 + 0x10 * (i) + 0x4 * (j))
#define HWIO_MMSS_MDP_DEST_SCALER_0_DEST_SCL0_COEF_LUT_COEF_Y_DIR_C_IDXi_DATAj_RMSK               0xffffffff
#define HWIO_MMSS_MDP_DEST_SCALER_0_DEST_SCL0_COEF_LUT_COEF_Y_DIR_C_IDXi_DATAj_MAXi                       11
#define HWIO_MMSS_MDP_DEST_SCALER_0_DEST_SCL0_COEF_LUT_COEF_Y_DIR_C_IDXi_DATAj_MAXj                        3
#define HWIO_MMSS_MDP_DEST_SCALER_0_DEST_SCL0_COEF_LUT_COEF_Y_DIR_C_IDXi_DATAj_INI2(i,j)        \
        in_dword_masked(HWIO_MMSS_MDP_DEST_SCALER_0_DEST_SCL0_COEF_LUT_COEF_Y_DIR_C_IDXi_DATAj_ADDR(i,j), HWIO_MMSS_MDP_DEST_SCALER_0_DEST_SCL0_COEF_LUT_COEF_Y_DIR_C_IDXi_DATAj_RMSK)
#define HWIO_MMSS_MDP_DEST_SCALER_0_DEST_SCL0_COEF_LUT_COEF_Y_DIR_C_IDXi_DATAj_INMI2(i,j,mask)    \
        in_dword_masked(HWIO_MMSS_MDP_DEST_SCALER_0_DEST_SCL0_COEF_LUT_COEF_Y_DIR_C_IDXi_DATAj_ADDR(i,j), mask)
#define HWIO_MMSS_MDP_DEST_SCALER_0_DEST_SCL0_COEF_LUT_COEF_Y_DIR_C_IDXi_DATAj_OUTI2(i,j,val)    \
        out_dword(HWIO_MMSS_MDP_DEST_SCALER_0_DEST_SCL0_COEF_LUT_COEF_Y_DIR_C_IDXi_DATAj_ADDR(i,j),val)
#define HWIO_MMSS_MDP_DEST_SCALER_0_DEST_SCL0_COEF_LUT_COEF_Y_DIR_C_IDXi_DATAj_OUTMI2(i,j,mask,val) \
        out_dword_masked_ns(HWIO_MMSS_MDP_DEST_SCALER_0_DEST_SCL0_COEF_LUT_COEF_Y_DIR_C_IDXi_DATAj_ADDR(i,j),mask,val,HWIO_MMSS_MDP_DEST_SCALER_0_DEST_SCL0_COEF_LUT_COEF_Y_DIR_C_IDXi_DATAj_INI2(i,j))
#define HWIO_MMSS_MDP_DEST_SCALER_0_DEST_SCL0_COEF_LUT_COEF_Y_DIR_C_IDXi_DATAj_VAL_BMSK           0xffffffff
#define HWIO_MMSS_MDP_DEST_SCALER_0_DEST_SCL0_COEF_LUT_COEF_Y_DIR_C_IDXi_DATAj_VAL_SHFT                  0x0

#define HWIO_MMSS_MDP_DEST_SCALER_0_DEST_SCL0_COEF_LUT_COEF_Y_DIR_D_IDXi_DATAj_ADDR(i,j)          (MMSS_MDP_DEST_SCALER_0_DEST_SCL0_COEF_LUT_REG_BASE      + 0x000002a0 + 0x10 * (i) + 0x4 * (j))
#define HWIO_MMSS_MDP_DEST_SCALER_0_DEST_SCL0_COEF_LUT_COEF_Y_DIR_D_IDXi_DATAj_RMSK               0xffffffff
#define HWIO_MMSS_MDP_DEST_SCALER_0_DEST_SCL0_COEF_LUT_COEF_Y_DIR_D_IDXi_DATAj_MAXi                        7
#define HWIO_MMSS_MDP_DEST_SCALER_0_DEST_SCL0_COEF_LUT_COEF_Y_DIR_D_IDXi_DATAj_MAXj                        3
#define HWIO_MMSS_MDP_DEST_SCALER_0_DEST_SCL0_COEF_LUT_COEF_Y_DIR_D_IDXi_DATAj_INI2(i,j)        \
        in_dword_masked(HWIO_MMSS_MDP_DEST_SCALER_0_DEST_SCL0_COEF_LUT_COEF_Y_DIR_D_IDXi_DATAj_ADDR(i,j), HWIO_MMSS_MDP_DEST_SCALER_0_DEST_SCL0_COEF_LUT_COEF_Y_DIR_D_IDXi_DATAj_RMSK)
#define HWIO_MMSS_MDP_DEST_SCALER_0_DEST_SCL0_COEF_LUT_COEF_Y_DIR_D_IDXi_DATAj_INMI2(i,j,mask)    \
        in_dword_masked(HWIO_MMSS_MDP_DEST_SCALER_0_DEST_SCL0_COEF_LUT_COEF_Y_DIR_D_IDXi_DATAj_ADDR(i,j), mask)
#define HWIO_MMSS_MDP_DEST_SCALER_0_DEST_SCL0_COEF_LUT_COEF_Y_DIR_D_IDXi_DATAj_OUTI2(i,j,val)    \
        out_dword(HWIO_MMSS_MDP_DEST_SCALER_0_DEST_SCL0_COEF_LUT_COEF_Y_DIR_D_IDXi_DATAj_ADDR(i,j),val)
#define HWIO_MMSS_MDP_DEST_SCALER_0_DEST_SCL0_COEF_LUT_COEF_Y_DIR_D_IDXi_DATAj_OUTMI2(i,j,mask,val) \
        out_dword_masked_ns(HWIO_MMSS_MDP_DEST_SCALER_0_DEST_SCL0_COEF_LUT_COEF_Y_DIR_D_IDXi_DATAj_ADDR(i,j),mask,val,HWIO_MMSS_MDP_DEST_SCALER_0_DEST_SCL0_COEF_LUT_COEF_Y_DIR_D_IDXi_DATAj_INI2(i,j))
#define HWIO_MMSS_MDP_DEST_SCALER_0_DEST_SCL0_COEF_LUT_COEF_Y_DIR_D_IDXi_DATAj_VAL_BMSK           0xffffffff
#define HWIO_MMSS_MDP_DEST_SCALER_0_DEST_SCL0_COEF_LUT_COEF_Y_DIR_D_IDXi_DATAj_VAL_SHFT                  0x0

#define HWIO_MMSS_MDP_DEST_SCALER_0_DEST_SCL0_COEF_LUT_COEF_Y_CIR_A_IDXi_DATAj_ADDR(i,j)          (MMSS_MDP_DEST_SCALER_0_DEST_SCL0_COEF_LUT_REG_BASE      + 0x00000320 + 0x10 * (i) + 0x4 * (j))
#define HWIO_MMSS_MDP_DEST_SCALER_0_DEST_SCL0_COEF_LUT_COEF_Y_CIR_A_IDXi_DATAj_RMSK               0xffffffff
#define HWIO_MMSS_MDP_DEST_SCALER_0_DEST_SCL0_COEF_LUT_COEF_Y_CIR_A_IDXi_DATAj_MAXi                       11
#define HWIO_MMSS_MDP_DEST_SCALER_0_DEST_SCL0_COEF_LUT_COEF_Y_CIR_A_IDXi_DATAj_MAXj                        3
#define HWIO_MMSS_MDP_DEST_SCALER_0_DEST_SCL0_COEF_LUT_COEF_Y_CIR_A_IDXi_DATAj_INI2(i,j)        \
        in_dword_masked(HWIO_MMSS_MDP_DEST_SCALER_0_DEST_SCL0_COEF_LUT_COEF_Y_CIR_A_IDXi_DATAj_ADDR(i,j), HWIO_MMSS_MDP_DEST_SCALER_0_DEST_SCL0_COEF_LUT_COEF_Y_CIR_A_IDXi_DATAj_RMSK)
#define HWIO_MMSS_MDP_DEST_SCALER_0_DEST_SCL0_COEF_LUT_COEF_Y_CIR_A_IDXi_DATAj_INMI2(i,j,mask)    \
        in_dword_masked(HWIO_MMSS_MDP_DEST_SCALER_0_DEST_SCL0_COEF_LUT_COEF_Y_CIR_A_IDXi_DATAj_ADDR(i,j), mask)
#define HWIO_MMSS_MDP_DEST_SCALER_0_DEST_SCL0_COEF_LUT_COEF_Y_CIR_A_IDXi_DATAj_OUTI2(i,j,val)    \
        out_dword(HWIO_MMSS_MDP_DEST_SCALER_0_DEST_SCL0_COEF_LUT_COEF_Y_CIR_A_IDXi_DATAj_ADDR(i,j),val)
#define HWIO_MMSS_MDP_DEST_SCALER_0_DEST_SCL0_COEF_LUT_COEF_Y_CIR_A_IDXi_DATAj_OUTMI2(i,j,mask,val) \
        out_dword_masked_ns(HWIO_MMSS_MDP_DEST_SCALER_0_DEST_SCL0_COEF_LUT_COEF_Y_CIR_A_IDXi_DATAj_ADDR(i,j),mask,val,HWIO_MMSS_MDP_DEST_SCALER_0_DEST_SCL0_COEF_LUT_COEF_Y_CIR_A_IDXi_DATAj_INI2(i,j))
#define HWIO_MMSS_MDP_DEST_SCALER_0_DEST_SCL0_COEF_LUT_COEF_Y_CIR_A_IDXi_DATAj_VAL_BMSK           0xffffffff
#define HWIO_MMSS_MDP_DEST_SCALER_0_DEST_SCL0_COEF_LUT_COEF_Y_CIR_A_IDXi_DATAj_VAL_SHFT                  0x0

#define HWIO_MMSS_MDP_DEST_SCALER_0_DEST_SCL0_COEF_LUT_COEF_Y_CIR_B_IDXi_DATAj_ADDR(i,j)          (MMSS_MDP_DEST_SCALER_0_DEST_SCL0_COEF_LUT_REG_BASE      + 0x000003e0 + 0x10 * (i) + 0x4 * (j))
#define HWIO_MMSS_MDP_DEST_SCALER_0_DEST_SCL0_COEF_LUT_COEF_Y_CIR_B_IDXi_DATAj_RMSK               0xffffffff
#define HWIO_MMSS_MDP_DEST_SCALER_0_DEST_SCL0_COEF_LUT_COEF_Y_CIR_B_IDXi_DATAj_MAXi                        5
#define HWIO_MMSS_MDP_DEST_SCALER_0_DEST_SCL0_COEF_LUT_COEF_Y_CIR_B_IDXi_DATAj_MAXj                        3
#define HWIO_MMSS_MDP_DEST_SCALER_0_DEST_SCL0_COEF_LUT_COEF_Y_CIR_B_IDXi_DATAj_INI2(i,j)        \
        in_dword_masked(HWIO_MMSS_MDP_DEST_SCALER_0_DEST_SCL0_COEF_LUT_COEF_Y_CIR_B_IDXi_DATAj_ADDR(i,j), HWIO_MMSS_MDP_DEST_SCALER_0_DEST_SCL0_COEF_LUT_COEF_Y_CIR_B_IDXi_DATAj_RMSK)
#define HWIO_MMSS_MDP_DEST_SCALER_0_DEST_SCL0_COEF_LUT_COEF_Y_CIR_B_IDXi_DATAj_INMI2(i,j,mask)    \
        in_dword_masked(HWIO_MMSS_MDP_DEST_SCALER_0_DEST_SCL0_COEF_LUT_COEF_Y_CIR_B_IDXi_DATAj_ADDR(i,j), mask)
#define HWIO_MMSS_MDP_DEST_SCALER_0_DEST_SCL0_COEF_LUT_COEF_Y_CIR_B_IDXi_DATAj_OUTI2(i,j,val)    \
        out_dword(HWIO_MMSS_MDP_DEST_SCALER_0_DEST_SCL0_COEF_LUT_COEF_Y_CIR_B_IDXi_DATAj_ADDR(i,j),val)
#define HWIO_MMSS_MDP_DEST_SCALER_0_DEST_SCL0_COEF_LUT_COEF_Y_CIR_B_IDXi_DATAj_OUTMI2(i,j,mask,val) \
        out_dword_masked_ns(HWIO_MMSS_MDP_DEST_SCALER_0_DEST_SCL0_COEF_LUT_COEF_Y_CIR_B_IDXi_DATAj_ADDR(i,j),mask,val,HWIO_MMSS_MDP_DEST_SCALER_0_DEST_SCL0_COEF_LUT_COEF_Y_CIR_B_IDXi_DATAj_INI2(i,j))
#define HWIO_MMSS_MDP_DEST_SCALER_0_DEST_SCL0_COEF_LUT_COEF_Y_CIR_B_IDXi_DATAj_VAL_BMSK           0xffffffff
#define HWIO_MMSS_MDP_DEST_SCALER_0_DEST_SCL0_COEF_LUT_COEF_Y_CIR_B_IDXi_DATAj_VAL_SHFT                  0x0

#define HWIO_MMSS_MDP_DEST_SCALER_0_DEST_SCL0_COEF_LUT_COEF_Y_CIR_C_IDXi_DATAj_ADDR(i,j)          (MMSS_MDP_DEST_SCALER_0_DEST_SCL0_COEF_LUT_REG_BASE      + 0x00000440 + 0x10 * (i) + 0x4 * (j))
#define HWIO_MMSS_MDP_DEST_SCALER_0_DEST_SCL0_COEF_LUT_COEF_Y_CIR_C_IDXi_DATAj_RMSK               0xffffffff
#define HWIO_MMSS_MDP_DEST_SCALER_0_DEST_SCL0_COEF_LUT_COEF_Y_CIR_C_IDXi_DATAj_MAXi                        5
#define HWIO_MMSS_MDP_DEST_SCALER_0_DEST_SCL0_COEF_LUT_COEF_Y_CIR_C_IDXi_DATAj_MAXj                        3
#define HWIO_MMSS_MDP_DEST_SCALER_0_DEST_SCL0_COEF_LUT_COEF_Y_CIR_C_IDXi_DATAj_INI2(i,j)        \
        in_dword_masked(HWIO_MMSS_MDP_DEST_SCALER_0_DEST_SCL0_COEF_LUT_COEF_Y_CIR_C_IDXi_DATAj_ADDR(i,j), HWIO_MMSS_MDP_DEST_SCALER_0_DEST_SCL0_COEF_LUT_COEF_Y_CIR_C_IDXi_DATAj_RMSK)
#define HWIO_MMSS_MDP_DEST_SCALER_0_DEST_SCL0_COEF_LUT_COEF_Y_CIR_C_IDXi_DATAj_INMI2(i,j,mask)    \
        in_dword_masked(HWIO_MMSS_MDP_DEST_SCALER_0_DEST_SCL0_COEF_LUT_COEF_Y_CIR_C_IDXi_DATAj_ADDR(i,j), mask)
#define HWIO_MMSS_MDP_DEST_SCALER_0_DEST_SCL0_COEF_LUT_COEF_Y_CIR_C_IDXi_DATAj_OUTI2(i,j,val)    \
        out_dword(HWIO_MMSS_MDP_DEST_SCALER_0_DEST_SCL0_COEF_LUT_COEF_Y_CIR_C_IDXi_DATAj_ADDR(i,j),val)
#define HWIO_MMSS_MDP_DEST_SCALER_0_DEST_SCL0_COEF_LUT_COEF_Y_CIR_C_IDXi_DATAj_OUTMI2(i,j,mask,val) \
        out_dword_masked_ns(HWIO_MMSS_MDP_DEST_SCALER_0_DEST_SCL0_COEF_LUT_COEF_Y_CIR_C_IDXi_DATAj_ADDR(i,j),mask,val,HWIO_MMSS_MDP_DEST_SCALER_0_DEST_SCL0_COEF_LUT_COEF_Y_CIR_C_IDXi_DATAj_INI2(i,j))
#define HWIO_MMSS_MDP_DEST_SCALER_0_DEST_SCL0_COEF_LUT_COEF_Y_CIR_C_IDXi_DATAj_VAL_BMSK           0xffffffff
#define HWIO_MMSS_MDP_DEST_SCALER_0_DEST_SCL0_COEF_LUT_COEF_Y_CIR_C_IDXi_DATAj_VAL_SHFT                  0x0

#define HWIO_MMSS_MDP_DEST_SCALER_0_DEST_SCL0_COEF_LUT_COEF_Y_CIR_D_IDXi_DATAj_ADDR(i,j)          (MMSS_MDP_DEST_SCALER_0_DEST_SCL0_COEF_LUT_REG_BASE      + 0x000004a0 + 0x10 * (i) + 0x4 * (j))
#define HWIO_MMSS_MDP_DEST_SCALER_0_DEST_SCL0_COEF_LUT_COEF_Y_CIR_D_IDXi_DATAj_RMSK               0xffffffff
#define HWIO_MMSS_MDP_DEST_SCALER_0_DEST_SCL0_COEF_LUT_COEF_Y_CIR_D_IDXi_DATAj_MAXi                        5
#define HWIO_MMSS_MDP_DEST_SCALER_0_DEST_SCL0_COEF_LUT_COEF_Y_CIR_D_IDXi_DATAj_MAXj                        3
#define HWIO_MMSS_MDP_DEST_SCALER_0_DEST_SCL0_COEF_LUT_COEF_Y_CIR_D_IDXi_DATAj_INI2(i,j)        \
        in_dword_masked(HWIO_MMSS_MDP_DEST_SCALER_0_DEST_SCL0_COEF_LUT_COEF_Y_CIR_D_IDXi_DATAj_ADDR(i,j), HWIO_MMSS_MDP_DEST_SCALER_0_DEST_SCL0_COEF_LUT_COEF_Y_CIR_D_IDXi_DATAj_RMSK)
#define HWIO_MMSS_MDP_DEST_SCALER_0_DEST_SCL0_COEF_LUT_COEF_Y_CIR_D_IDXi_DATAj_INMI2(i,j,mask)    \
        in_dword_masked(HWIO_MMSS_MDP_DEST_SCALER_0_DEST_SCL0_COEF_LUT_COEF_Y_CIR_D_IDXi_DATAj_ADDR(i,j), mask)
#define HWIO_MMSS_MDP_DEST_SCALER_0_DEST_SCL0_COEF_LUT_COEF_Y_CIR_D_IDXi_DATAj_OUTI2(i,j,val)    \
        out_dword(HWIO_MMSS_MDP_DEST_SCALER_0_DEST_SCL0_COEF_LUT_COEF_Y_CIR_D_IDXi_DATAj_ADDR(i,j),val)
#define HWIO_MMSS_MDP_DEST_SCALER_0_DEST_SCL0_COEF_LUT_COEF_Y_CIR_D_IDXi_DATAj_OUTMI2(i,j,mask,val) \
        out_dword_masked_ns(HWIO_MMSS_MDP_DEST_SCALER_0_DEST_SCL0_COEF_LUT_COEF_Y_CIR_D_IDXi_DATAj_ADDR(i,j),mask,val,HWIO_MMSS_MDP_DEST_SCALER_0_DEST_SCL0_COEF_LUT_COEF_Y_CIR_D_IDXi_DATAj_INI2(i,j))
#define HWIO_MMSS_MDP_DEST_SCALER_0_DEST_SCL0_COEF_LUT_COEF_Y_CIR_D_IDXi_DATAj_VAL_BMSK           0xffffffff
#define HWIO_MMSS_MDP_DEST_SCALER_0_DEST_SCL0_COEF_LUT_COEF_Y_CIR_D_IDXi_DATAj_VAL_SHFT                  0x0

#define HWIO_MMSS_MDP_DEST_SCALER_0_DEST_SCL0_COEF_LUT_COEF_UV_CIR_A_IDXi_DATAj_ADDR(i,j)         (MMSS_MDP_DEST_SCALER_0_DEST_SCL0_COEF_LUT_REG_BASE      + 0x00000500 + 0x10 * (i) + 0x4 * (j))
#define HWIO_MMSS_MDP_DEST_SCALER_0_DEST_SCL0_COEF_LUT_COEF_UV_CIR_A_IDXi_DATAj_RMSK              0xffffffff
#define HWIO_MMSS_MDP_DEST_SCALER_0_DEST_SCL0_COEF_LUT_COEF_UV_CIR_A_IDXi_DATAj_MAXi                      11
#define HWIO_MMSS_MDP_DEST_SCALER_0_DEST_SCL0_COEF_LUT_COEF_UV_CIR_A_IDXi_DATAj_MAXj                       3
#define HWIO_MMSS_MDP_DEST_SCALER_0_DEST_SCL0_COEF_LUT_COEF_UV_CIR_A_IDXi_DATAj_INI2(i,j)        \
        in_dword_masked(HWIO_MMSS_MDP_DEST_SCALER_0_DEST_SCL0_COEF_LUT_COEF_UV_CIR_A_IDXi_DATAj_ADDR(i,j), HWIO_MMSS_MDP_DEST_SCALER_0_DEST_SCL0_COEF_LUT_COEF_UV_CIR_A_IDXi_DATAj_RMSK)
#define HWIO_MMSS_MDP_DEST_SCALER_0_DEST_SCL0_COEF_LUT_COEF_UV_CIR_A_IDXi_DATAj_INMI2(i,j,mask)    \
        in_dword_masked(HWIO_MMSS_MDP_DEST_SCALER_0_DEST_SCL0_COEF_LUT_COEF_UV_CIR_A_IDXi_DATAj_ADDR(i,j), mask)
#define HWIO_MMSS_MDP_DEST_SCALER_0_DEST_SCL0_COEF_LUT_COEF_UV_CIR_A_IDXi_DATAj_OUTI2(i,j,val)    \
        out_dword(HWIO_MMSS_MDP_DEST_SCALER_0_DEST_SCL0_COEF_LUT_COEF_UV_CIR_A_IDXi_DATAj_ADDR(i,j),val)
#define HWIO_MMSS_MDP_DEST_SCALER_0_DEST_SCL0_COEF_LUT_COEF_UV_CIR_A_IDXi_DATAj_OUTMI2(i,j,mask,val) \
        out_dword_masked_ns(HWIO_MMSS_MDP_DEST_SCALER_0_DEST_SCL0_COEF_LUT_COEF_UV_CIR_A_IDXi_DATAj_ADDR(i,j),mask,val,HWIO_MMSS_MDP_DEST_SCALER_0_DEST_SCL0_COEF_LUT_COEF_UV_CIR_A_IDXi_DATAj_INI2(i,j))
#define HWIO_MMSS_MDP_DEST_SCALER_0_DEST_SCL0_COEF_LUT_COEF_UV_CIR_A_IDXi_DATAj_VAL_BMSK          0xffffffff
#define HWIO_MMSS_MDP_DEST_SCALER_0_DEST_SCL0_COEF_LUT_COEF_UV_CIR_A_IDXi_DATAj_VAL_SHFT                 0x0

#define HWIO_MMSS_MDP_DEST_SCALER_0_DEST_SCL0_COEF_LUT_COEF_UV_CIR_B_IDXi_DATAj_ADDR(i,j)         (MMSS_MDP_DEST_SCALER_0_DEST_SCL0_COEF_LUT_REG_BASE      + 0x000005c0 + 0x10 * (i) + 0x4 * (j))
#define HWIO_MMSS_MDP_DEST_SCALER_0_DEST_SCL0_COEF_LUT_COEF_UV_CIR_B_IDXi_DATAj_RMSK              0xffffffff
#define HWIO_MMSS_MDP_DEST_SCALER_0_DEST_SCL0_COEF_LUT_COEF_UV_CIR_B_IDXi_DATAj_MAXi                       5
#define HWIO_MMSS_MDP_DEST_SCALER_0_DEST_SCL0_COEF_LUT_COEF_UV_CIR_B_IDXi_DATAj_MAXj                       3
#define HWIO_MMSS_MDP_DEST_SCALER_0_DEST_SCL0_COEF_LUT_COEF_UV_CIR_B_IDXi_DATAj_INI2(i,j)        \
        in_dword_masked(HWIO_MMSS_MDP_DEST_SCALER_0_DEST_SCL0_COEF_LUT_COEF_UV_CIR_B_IDXi_DATAj_ADDR(i,j), HWIO_MMSS_MDP_DEST_SCALER_0_DEST_SCL0_COEF_LUT_COEF_UV_CIR_B_IDXi_DATAj_RMSK)
#define HWIO_MMSS_MDP_DEST_SCALER_0_DEST_SCL0_COEF_LUT_COEF_UV_CIR_B_IDXi_DATAj_INMI2(i,j,mask)    \
        in_dword_masked(HWIO_MMSS_MDP_DEST_SCALER_0_DEST_SCL0_COEF_LUT_COEF_UV_CIR_B_IDXi_DATAj_ADDR(i,j), mask)
#define HWIO_MMSS_MDP_DEST_SCALER_0_DEST_SCL0_COEF_LUT_COEF_UV_CIR_B_IDXi_DATAj_OUTI2(i,j,val)    \
        out_dword(HWIO_MMSS_MDP_DEST_SCALER_0_DEST_SCL0_COEF_LUT_COEF_UV_CIR_B_IDXi_DATAj_ADDR(i,j),val)
#define HWIO_MMSS_MDP_DEST_SCALER_0_DEST_SCL0_COEF_LUT_COEF_UV_CIR_B_IDXi_DATAj_OUTMI2(i,j,mask,val) \
        out_dword_masked_ns(HWIO_MMSS_MDP_DEST_SCALER_0_DEST_SCL0_COEF_LUT_COEF_UV_CIR_B_IDXi_DATAj_ADDR(i,j),mask,val,HWIO_MMSS_MDP_DEST_SCALER_0_DEST_SCL0_COEF_LUT_COEF_UV_CIR_B_IDXi_DATAj_INI2(i,j))
#define HWIO_MMSS_MDP_DEST_SCALER_0_DEST_SCL0_COEF_LUT_COEF_UV_CIR_B_IDXi_DATAj_VAL_BMSK          0xffffffff
#define HWIO_MMSS_MDP_DEST_SCALER_0_DEST_SCL0_COEF_LUT_COEF_UV_CIR_B_IDXi_DATAj_VAL_SHFT                 0x0

#define HWIO_MMSS_MDP_DEST_SCALER_0_DEST_SCL0_COEF_LUT_COEF_UV_CIR_C_IDXi_DATAj_ADDR(i,j)         (MMSS_MDP_DEST_SCALER_0_DEST_SCL0_COEF_LUT_REG_BASE      + 0x00000620 + 0x10 * (i) + 0x4 * (j))
#define HWIO_MMSS_MDP_DEST_SCALER_0_DEST_SCL0_COEF_LUT_COEF_UV_CIR_C_IDXi_DATAj_RMSK              0xffffffff
#define HWIO_MMSS_MDP_DEST_SCALER_0_DEST_SCL0_COEF_LUT_COEF_UV_CIR_C_IDXi_DATAj_MAXi                       5
#define HWIO_MMSS_MDP_DEST_SCALER_0_DEST_SCL0_COEF_LUT_COEF_UV_CIR_C_IDXi_DATAj_MAXj                       3
#define HWIO_MMSS_MDP_DEST_SCALER_0_DEST_SCL0_COEF_LUT_COEF_UV_CIR_C_IDXi_DATAj_INI2(i,j)        \
        in_dword_masked(HWIO_MMSS_MDP_DEST_SCALER_0_DEST_SCL0_COEF_LUT_COEF_UV_CIR_C_IDXi_DATAj_ADDR(i,j), HWIO_MMSS_MDP_DEST_SCALER_0_DEST_SCL0_COEF_LUT_COEF_UV_CIR_C_IDXi_DATAj_RMSK)
#define HWIO_MMSS_MDP_DEST_SCALER_0_DEST_SCL0_COEF_LUT_COEF_UV_CIR_C_IDXi_DATAj_INMI2(i,j,mask)    \
        in_dword_masked(HWIO_MMSS_MDP_DEST_SCALER_0_DEST_SCL0_COEF_LUT_COEF_UV_CIR_C_IDXi_DATAj_ADDR(i,j), mask)
#define HWIO_MMSS_MDP_DEST_SCALER_0_DEST_SCL0_COEF_LUT_COEF_UV_CIR_C_IDXi_DATAj_OUTI2(i,j,val)    \
        out_dword(HWIO_MMSS_MDP_DEST_SCALER_0_DEST_SCL0_COEF_LUT_COEF_UV_CIR_C_IDXi_DATAj_ADDR(i,j),val)
#define HWIO_MMSS_MDP_DEST_SCALER_0_DEST_SCL0_COEF_LUT_COEF_UV_CIR_C_IDXi_DATAj_OUTMI2(i,j,mask,val) \
        out_dword_masked_ns(HWIO_MMSS_MDP_DEST_SCALER_0_DEST_SCL0_COEF_LUT_COEF_UV_CIR_C_IDXi_DATAj_ADDR(i,j),mask,val,HWIO_MMSS_MDP_DEST_SCALER_0_DEST_SCL0_COEF_LUT_COEF_UV_CIR_C_IDXi_DATAj_INI2(i,j))
#define HWIO_MMSS_MDP_DEST_SCALER_0_DEST_SCL0_COEF_LUT_COEF_UV_CIR_C_IDXi_DATAj_VAL_BMSK          0xffffffff
#define HWIO_MMSS_MDP_DEST_SCALER_0_DEST_SCL0_COEF_LUT_COEF_UV_CIR_C_IDXi_DATAj_VAL_SHFT                 0x0

#define HWIO_MMSS_MDP_DEST_SCALER_0_DEST_SCL0_COEF_LUT_COEF_UV_CIR_D_IDXi_DATAj_ADDR(i,j)         (MMSS_MDP_DEST_SCALER_0_DEST_SCL0_COEF_LUT_REG_BASE      + 0x00000680 + 0x10 * (i) + 0x4 * (j))
#define HWIO_MMSS_MDP_DEST_SCALER_0_DEST_SCL0_COEF_LUT_COEF_UV_CIR_D_IDXi_DATAj_RMSK              0xffffffff
#define HWIO_MMSS_MDP_DEST_SCALER_0_DEST_SCL0_COEF_LUT_COEF_UV_CIR_D_IDXi_DATAj_MAXi                       5
#define HWIO_MMSS_MDP_DEST_SCALER_0_DEST_SCL0_COEF_LUT_COEF_UV_CIR_D_IDXi_DATAj_MAXj                       3
#define HWIO_MMSS_MDP_DEST_SCALER_0_DEST_SCL0_COEF_LUT_COEF_UV_CIR_D_IDXi_DATAj_INI2(i,j)        \
        in_dword_masked(HWIO_MMSS_MDP_DEST_SCALER_0_DEST_SCL0_COEF_LUT_COEF_UV_CIR_D_IDXi_DATAj_ADDR(i,j), HWIO_MMSS_MDP_DEST_SCALER_0_DEST_SCL0_COEF_LUT_COEF_UV_CIR_D_IDXi_DATAj_RMSK)
#define HWIO_MMSS_MDP_DEST_SCALER_0_DEST_SCL0_COEF_LUT_COEF_UV_CIR_D_IDXi_DATAj_INMI2(i,j,mask)    \
        in_dword_masked(HWIO_MMSS_MDP_DEST_SCALER_0_DEST_SCL0_COEF_LUT_COEF_UV_CIR_D_IDXi_DATAj_ADDR(i,j), mask)
#define HWIO_MMSS_MDP_DEST_SCALER_0_DEST_SCL0_COEF_LUT_COEF_UV_CIR_D_IDXi_DATAj_OUTI2(i,j,val)    \
        out_dword(HWIO_MMSS_MDP_DEST_SCALER_0_DEST_SCL0_COEF_LUT_COEF_UV_CIR_D_IDXi_DATAj_ADDR(i,j),val)
#define HWIO_MMSS_MDP_DEST_SCALER_0_DEST_SCL0_COEF_LUT_COEF_UV_CIR_D_IDXi_DATAj_OUTMI2(i,j,mask,val) \
        out_dword_masked_ns(HWIO_MMSS_MDP_DEST_SCALER_0_DEST_SCL0_COEF_LUT_COEF_UV_CIR_D_IDXi_DATAj_ADDR(i,j),mask,val,HWIO_MMSS_MDP_DEST_SCALER_0_DEST_SCL0_COEF_LUT_COEF_UV_CIR_D_IDXi_DATAj_INI2(i,j))
#define HWIO_MMSS_MDP_DEST_SCALER_0_DEST_SCL0_COEF_LUT_COEF_UV_CIR_D_IDXi_DATAj_VAL_BMSK          0xffffffff
#define HWIO_MMSS_MDP_DEST_SCALER_0_DEST_SCL0_COEF_LUT_COEF_UV_CIR_D_IDXi_DATAj_VAL_SHFT                 0x0

/*----------------------------------------------------------------------------
 * MODULE: MMSS_MDP_WB_2
 *--------------------------------------------------------------------------*/

#define HWIO_MMSS_MDP_WB_2_DST_FORMAT_ADDR                                        (MMSS_MDP_WB_2_REG_BASE      + 0x00000000)
#define HWIO_MMSS_MDP_WB_2_DST_FORMAT_RMSK                                        0xc3fef7ff
#define HWIO_MMSS_MDP_WB_2_DST_FORMAT_IN          \
        in_dword_masked(HWIO_MMSS_MDP_WB_2_DST_FORMAT_ADDR, HWIO_MMSS_MDP_WB_2_DST_FORMAT_RMSK)
#define HWIO_MMSS_MDP_WB_2_DST_FORMAT_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_WB_2_DST_FORMAT_ADDR, m)
#define HWIO_MMSS_MDP_WB_2_DST_FORMAT_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_WB_2_DST_FORMAT_ADDR,v)
#define HWIO_MMSS_MDP_WB_2_DST_FORMAT_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_WB_2_DST_FORMAT_ADDR,m,v,HWIO_MMSS_MDP_WB_2_DST_FORMAT_IN)
#define HWIO_MMSS_MDP_WB_2_DST_FORMAT_FRAME_FORMAT_BMSK                           0xc0000000
#define HWIO_MMSS_MDP_WB_2_DST_FORMAT_FRAME_FORMAT_SHFT                                 0x1e
#define HWIO_MMSS_MDP_WB_2_DST_FORMAT_DST_CHROMA_SAMP_BMSK                         0x3800000
#define HWIO_MMSS_MDP_WB_2_DST_FORMAT_DST_CHROMA_SAMP_SHFT                              0x17
#define HWIO_MMSS_MDP_WB_2_DST_FORMAT_DST_DITHER_EN_BMSK                            0x400000
#define HWIO_MMSS_MDP_WB_2_DST_FORMAT_DST_DITHER_EN_SHFT                                0x16
#define HWIO_MMSS_MDP_WB_2_DST_FORMAT_PACK_DX_FORMAT_BMSK                           0x200000
#define HWIO_MMSS_MDP_WB_2_DST_FORMAT_PACK_DX_FORMAT_SHFT                               0x15
#define HWIO_MMSS_MDP_WB_2_DST_FORMAT_WRITE_PLANES_BMSK                             0x180000
#define HWIO_MMSS_MDP_WB_2_DST_FORMAT_WRITE_PLANES_SHFT                                 0x13
#define HWIO_MMSS_MDP_WB_2_DST_FORMAT_PACK_ALIGN_BMSK                                0x40000
#define HWIO_MMSS_MDP_WB_2_DST_FORMAT_PACK_ALIGN_SHFT                                   0x12
#define HWIO_MMSS_MDP_WB_2_DST_FORMAT_PACK_TIGHT_BMSK                                0x20000
#define HWIO_MMSS_MDP_WB_2_DST_FORMAT_PACK_TIGHT_SHFT                                   0x11
#define HWIO_MMSS_MDP_WB_2_DST_FORMAT_DST_COLOR_SPACE_BMSK                            0x8000
#define HWIO_MMSS_MDP_WB_2_DST_FORMAT_DST_COLOR_SPACE_SHFT                               0xf
#define HWIO_MMSS_MDP_WB_2_DST_FORMAT_DST_ALPHA_X_BMSK                                0x4000
#define HWIO_MMSS_MDP_WB_2_DST_FORMAT_DST_ALPHA_X_SHFT                                   0xe
#define HWIO_MMSS_MDP_WB_2_DST_FORMAT_PACK_COUNT_BMSK                                 0x3000
#define HWIO_MMSS_MDP_WB_2_DST_FORMAT_PACK_COUNT_SHFT                                    0xc
#define HWIO_MMSS_MDP_WB_2_DST_FORMAT_DST_BPP_BMSK                                     0x600
#define HWIO_MMSS_MDP_WB_2_DST_FORMAT_DST_BPP_SHFT                                       0x9
#define HWIO_MMSS_MDP_WB_2_DST_FORMAT_DSTC3_EN_BMSK                                    0x100
#define HWIO_MMSS_MDP_WB_2_DST_FORMAT_DSTC3_EN_SHFT                                      0x8
#define HWIO_MMSS_MDP_WB_2_DST_FORMAT_DSTC3_OUT_BMSK                                    0xc0
#define HWIO_MMSS_MDP_WB_2_DST_FORMAT_DSTC3_OUT_SHFT                                     0x6
#define HWIO_MMSS_MDP_WB_2_DST_FORMAT_DSTC2_OUT_BMSK                                    0x30
#define HWIO_MMSS_MDP_WB_2_DST_FORMAT_DSTC2_OUT_SHFT                                     0x4
#define HWIO_MMSS_MDP_WB_2_DST_FORMAT_DSTC1_OUT_BMSK                                     0xc
#define HWIO_MMSS_MDP_WB_2_DST_FORMAT_DSTC1_OUT_SHFT                                     0x2
#define HWIO_MMSS_MDP_WB_2_DST_FORMAT_DSTC0_OUT_BMSK                                     0x3
#define HWIO_MMSS_MDP_WB_2_DST_FORMAT_DSTC0_OUT_SHFT                                     0x0

#define HWIO_MMSS_MDP_WB_2_DST_OP_MODE_ADDR                                       (MMSS_MDP_WB_2_REG_BASE      + 0x00000004)
#define HWIO_MMSS_MDP_WB_2_DST_OP_MODE_RMSK                                           0x7f71
#define HWIO_MMSS_MDP_WB_2_DST_OP_MODE_IN          \
        in_dword_masked(HWIO_MMSS_MDP_WB_2_DST_OP_MODE_ADDR, HWIO_MMSS_MDP_WB_2_DST_OP_MODE_RMSK)
#define HWIO_MMSS_MDP_WB_2_DST_OP_MODE_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_WB_2_DST_OP_MODE_ADDR, m)
#define HWIO_MMSS_MDP_WB_2_DST_OP_MODE_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_WB_2_DST_OP_MODE_ADDR,v)
#define HWIO_MMSS_MDP_WB_2_DST_OP_MODE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_WB_2_DST_OP_MODE_ADDR,m,v,HWIO_MMSS_MDP_WB_2_DST_OP_MODE_IN)
#define HWIO_MMSS_MDP_WB_2_DST_OP_MODE_CHROMA_DWN_SAMPLE_V_MTHD_BMSK                  0x4000
#define HWIO_MMSS_MDP_WB_2_DST_OP_MODE_CHROMA_DWN_SAMPLE_V_MTHD_SHFT                     0xe
#define HWIO_MMSS_MDP_WB_2_DST_OP_MODE_CHROMA_DWN_SAMPLE_H_MTHD_BMSK                  0x2000
#define HWIO_MMSS_MDP_WB_2_DST_OP_MODE_CHROMA_DWN_SAMPLE_H_MTHD_SHFT                     0xd
#define HWIO_MMSS_MDP_WB_2_DST_OP_MODE_CHROMA_DWN_SAMPLE_FORMAT_BMSK                  0x1000
#define HWIO_MMSS_MDP_WB_2_DST_OP_MODE_CHROMA_DWN_SAMPLE_FORMAT_SHFT                     0xc
#define HWIO_MMSS_MDP_WB_2_DST_OP_MODE_CHROMA_DWN_SAMPLE_EN_BMSK                       0x800
#define HWIO_MMSS_MDP_WB_2_DST_OP_MODE_CHROMA_DWN_SAMPLE_EN_SHFT                         0xb
#define HWIO_MMSS_MDP_WB_2_DST_OP_MODE_CSC_DST_DATA_FORMAT_BMSK                        0x400
#define HWIO_MMSS_MDP_WB_2_DST_OP_MODE_CSC_DST_DATA_FORMAT_SHFT                          0xa
#define HWIO_MMSS_MDP_WB_2_DST_OP_MODE_CSC_SRC_DATA_FORMAT_BMSK                        0x200
#define HWIO_MMSS_MDP_WB_2_DST_OP_MODE_CSC_SRC_DATA_FORMAT_SHFT                          0x9
#define HWIO_MMSS_MDP_WB_2_DST_OP_MODE_CSC_EN_BMSK                                     0x100
#define HWIO_MMSS_MDP_WB_2_DST_OP_MODE_CSC_EN_SHFT                                       0x8
#define HWIO_MMSS_MDP_WB_2_DST_OP_MODE_ROT_EN_BMSK                                      0x40
#define HWIO_MMSS_MDP_WB_2_DST_OP_MODE_ROT_EN_SHFT                                       0x6
#define HWIO_MMSS_MDP_WB_2_DST_OP_MODE_ROT_MODE_BMSK                                    0x20
#define HWIO_MMSS_MDP_WB_2_DST_OP_MODE_ROT_MODE_SHFT                                     0x5
#define HWIO_MMSS_MDP_WB_2_DST_OP_MODE_BLOCK_SIZE_BMSK                                  0x10
#define HWIO_MMSS_MDP_WB_2_DST_OP_MODE_BLOCK_SIZE_SHFT                                   0x4
#define HWIO_MMSS_MDP_WB_2_DST_OP_MODE_UBWC_ENC_EN_BMSK                                  0x1
#define HWIO_MMSS_MDP_WB_2_DST_OP_MODE_UBWC_ENC_EN_SHFT                                  0x0

#define HWIO_MMSS_MDP_WB_2_DST_PACK_PATTERN_ADDR                                  (MMSS_MDP_WB_2_REG_BASE      + 0x00000008)
#define HWIO_MMSS_MDP_WB_2_DST_PACK_PATTERN_RMSK                                   0x3030303
#define HWIO_MMSS_MDP_WB_2_DST_PACK_PATTERN_IN          \
        in_dword_masked(HWIO_MMSS_MDP_WB_2_DST_PACK_PATTERN_ADDR, HWIO_MMSS_MDP_WB_2_DST_PACK_PATTERN_RMSK)
#define HWIO_MMSS_MDP_WB_2_DST_PACK_PATTERN_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_WB_2_DST_PACK_PATTERN_ADDR, m)
#define HWIO_MMSS_MDP_WB_2_DST_PACK_PATTERN_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_WB_2_DST_PACK_PATTERN_ADDR,v)
#define HWIO_MMSS_MDP_WB_2_DST_PACK_PATTERN_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_WB_2_DST_PACK_PATTERN_ADDR,m,v,HWIO_MMSS_MDP_WB_2_DST_PACK_PATTERN_IN)
#define HWIO_MMSS_MDP_WB_2_DST_PACK_PATTERN_ELEMENT3_BMSK                          0x3000000
#define HWIO_MMSS_MDP_WB_2_DST_PACK_PATTERN_ELEMENT3_SHFT                               0x18
#define HWIO_MMSS_MDP_WB_2_DST_PACK_PATTERN_ELEMENT2_BMSK                            0x30000
#define HWIO_MMSS_MDP_WB_2_DST_PACK_PATTERN_ELEMENT2_SHFT                               0x10
#define HWIO_MMSS_MDP_WB_2_DST_PACK_PATTERN_ELEMENT1_BMSK                              0x300
#define HWIO_MMSS_MDP_WB_2_DST_PACK_PATTERN_ELEMENT1_SHFT                                0x8
#define HWIO_MMSS_MDP_WB_2_DST_PACK_PATTERN_ELEMENT0_BMSK                                0x3
#define HWIO_MMSS_MDP_WB_2_DST_PACK_PATTERN_ELEMENT0_SHFT                                0x0

#define HWIO_MMSS_MDP_WB_2_DST0_ADDR_ADDR                                         (MMSS_MDP_WB_2_REG_BASE      + 0x0000000c)
#define HWIO_MMSS_MDP_WB_2_DST0_ADDR_RMSK                                         0xffffffff
#define HWIO_MMSS_MDP_WB_2_DST0_ADDR_IN          \
        in_dword_masked(HWIO_MMSS_MDP_WB_2_DST0_ADDR_ADDR, HWIO_MMSS_MDP_WB_2_DST0_ADDR_RMSK)
#define HWIO_MMSS_MDP_WB_2_DST0_ADDR_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_WB_2_DST0_ADDR_ADDR, m)
#define HWIO_MMSS_MDP_WB_2_DST0_ADDR_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_WB_2_DST0_ADDR_ADDR,v)
#define HWIO_MMSS_MDP_WB_2_DST0_ADDR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_WB_2_DST0_ADDR_ADDR,m,v,HWIO_MMSS_MDP_WB_2_DST0_ADDR_IN)
#define HWIO_MMSS_MDP_WB_2_DST0_ADDR_ADDR_BMSK                                    0xffffffff
#define HWIO_MMSS_MDP_WB_2_DST0_ADDR_ADDR_SHFT                                           0x0

#define HWIO_MMSS_MDP_WB_2_DST1_ADDR_ADDR                                         (MMSS_MDP_WB_2_REG_BASE      + 0x00000010)
#define HWIO_MMSS_MDP_WB_2_DST1_ADDR_RMSK                                         0xffffffff
#define HWIO_MMSS_MDP_WB_2_DST1_ADDR_IN          \
        in_dword_masked(HWIO_MMSS_MDP_WB_2_DST1_ADDR_ADDR, HWIO_MMSS_MDP_WB_2_DST1_ADDR_RMSK)
#define HWIO_MMSS_MDP_WB_2_DST1_ADDR_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_WB_2_DST1_ADDR_ADDR, m)
#define HWIO_MMSS_MDP_WB_2_DST1_ADDR_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_WB_2_DST1_ADDR_ADDR,v)
#define HWIO_MMSS_MDP_WB_2_DST1_ADDR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_WB_2_DST1_ADDR_ADDR,m,v,HWIO_MMSS_MDP_WB_2_DST1_ADDR_IN)
#define HWIO_MMSS_MDP_WB_2_DST1_ADDR_ADDR_BMSK                                    0xffffffff
#define HWIO_MMSS_MDP_WB_2_DST1_ADDR_ADDR_SHFT                                           0x0

#define HWIO_MMSS_MDP_WB_2_DST2_ADDR_ADDR                                         (MMSS_MDP_WB_2_REG_BASE      + 0x00000014)
#define HWIO_MMSS_MDP_WB_2_DST2_ADDR_RMSK                                         0xffffffff
#define HWIO_MMSS_MDP_WB_2_DST2_ADDR_IN          \
        in_dword_masked(HWIO_MMSS_MDP_WB_2_DST2_ADDR_ADDR, HWIO_MMSS_MDP_WB_2_DST2_ADDR_RMSK)
#define HWIO_MMSS_MDP_WB_2_DST2_ADDR_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_WB_2_DST2_ADDR_ADDR, m)
#define HWIO_MMSS_MDP_WB_2_DST2_ADDR_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_WB_2_DST2_ADDR_ADDR,v)
#define HWIO_MMSS_MDP_WB_2_DST2_ADDR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_WB_2_DST2_ADDR_ADDR,m,v,HWIO_MMSS_MDP_WB_2_DST2_ADDR_IN)
#define HWIO_MMSS_MDP_WB_2_DST2_ADDR_ADDR_BMSK                                    0xffffffff
#define HWIO_MMSS_MDP_WB_2_DST2_ADDR_ADDR_SHFT                                           0x0

#define HWIO_MMSS_MDP_WB_2_DST3_ADDR_ADDR                                         (MMSS_MDP_WB_2_REG_BASE      + 0x00000018)
#define HWIO_MMSS_MDP_WB_2_DST3_ADDR_RMSK                                         0xffffffff
#define HWIO_MMSS_MDP_WB_2_DST3_ADDR_IN          \
        in_dword_masked(HWIO_MMSS_MDP_WB_2_DST3_ADDR_ADDR, HWIO_MMSS_MDP_WB_2_DST3_ADDR_RMSK)
#define HWIO_MMSS_MDP_WB_2_DST3_ADDR_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_WB_2_DST3_ADDR_ADDR, m)
#define HWIO_MMSS_MDP_WB_2_DST3_ADDR_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_WB_2_DST3_ADDR_ADDR,v)
#define HWIO_MMSS_MDP_WB_2_DST3_ADDR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_WB_2_DST3_ADDR_ADDR,m,v,HWIO_MMSS_MDP_WB_2_DST3_ADDR_IN)
#define HWIO_MMSS_MDP_WB_2_DST3_ADDR_ADDR_BMSK                                    0xffffffff
#define HWIO_MMSS_MDP_WB_2_DST3_ADDR_ADDR_SHFT                                           0x0

#define HWIO_MMSS_MDP_WB_2_DST_YSTRIDE0_ADDR                                      (MMSS_MDP_WB_2_REG_BASE      + 0x0000001c)
#define HWIO_MMSS_MDP_WB_2_DST_YSTRIDE0_RMSK                                      0xffffffff
#define HWIO_MMSS_MDP_WB_2_DST_YSTRIDE0_IN          \
        in_dword_masked(HWIO_MMSS_MDP_WB_2_DST_YSTRIDE0_ADDR, HWIO_MMSS_MDP_WB_2_DST_YSTRIDE0_RMSK)
#define HWIO_MMSS_MDP_WB_2_DST_YSTRIDE0_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_WB_2_DST_YSTRIDE0_ADDR, m)
#define HWIO_MMSS_MDP_WB_2_DST_YSTRIDE0_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_WB_2_DST_YSTRIDE0_ADDR,v)
#define HWIO_MMSS_MDP_WB_2_DST_YSTRIDE0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_WB_2_DST_YSTRIDE0_ADDR,m,v,HWIO_MMSS_MDP_WB_2_DST_YSTRIDE0_IN)
#define HWIO_MMSS_MDP_WB_2_DST_YSTRIDE0_DST1_YSTRIDE_BMSK                         0xffff0000
#define HWIO_MMSS_MDP_WB_2_DST_YSTRIDE0_DST1_YSTRIDE_SHFT                               0x10
#define HWIO_MMSS_MDP_WB_2_DST_YSTRIDE0_DST0_YSTRIDE_BMSK                             0xffff
#define HWIO_MMSS_MDP_WB_2_DST_YSTRIDE0_DST0_YSTRIDE_SHFT                                0x0

#define HWIO_MMSS_MDP_WB_2_DST_YSTRIDE1_ADDR                                      (MMSS_MDP_WB_2_REG_BASE      + 0x00000020)
#define HWIO_MMSS_MDP_WB_2_DST_YSTRIDE1_RMSK                                      0xffffffff
#define HWIO_MMSS_MDP_WB_2_DST_YSTRIDE1_IN          \
        in_dword_masked(HWIO_MMSS_MDP_WB_2_DST_YSTRIDE1_ADDR, HWIO_MMSS_MDP_WB_2_DST_YSTRIDE1_RMSK)
#define HWIO_MMSS_MDP_WB_2_DST_YSTRIDE1_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_WB_2_DST_YSTRIDE1_ADDR, m)
#define HWIO_MMSS_MDP_WB_2_DST_YSTRIDE1_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_WB_2_DST_YSTRIDE1_ADDR,v)
#define HWIO_MMSS_MDP_WB_2_DST_YSTRIDE1_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_WB_2_DST_YSTRIDE1_ADDR,m,v,HWIO_MMSS_MDP_WB_2_DST_YSTRIDE1_IN)
#define HWIO_MMSS_MDP_WB_2_DST_YSTRIDE1_DST3_YSTRIDE_BMSK                         0xffff0000
#define HWIO_MMSS_MDP_WB_2_DST_YSTRIDE1_DST3_YSTRIDE_SHFT                               0x10
#define HWIO_MMSS_MDP_WB_2_DST_YSTRIDE1_DST2_YSTRIDE_BMSK                             0xffff
#define HWIO_MMSS_MDP_WB_2_DST_YSTRIDE1_DST2_YSTRIDE_SHFT                                0x0

#define HWIO_MMSS_MDP_WB_2_DST_DITHER_BITDEPTH_ADDR                               (MMSS_MDP_WB_2_REG_BASE      + 0x00000024)
#define HWIO_MMSS_MDP_WB_2_DST_DITHER_BITDEPTH_RMSK                                     0x3f
#define HWIO_MMSS_MDP_WB_2_DST_DITHER_BITDEPTH_IN          \
        in_dword_masked(HWIO_MMSS_MDP_WB_2_DST_DITHER_BITDEPTH_ADDR, HWIO_MMSS_MDP_WB_2_DST_DITHER_BITDEPTH_RMSK)
#define HWIO_MMSS_MDP_WB_2_DST_DITHER_BITDEPTH_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_WB_2_DST_DITHER_BITDEPTH_ADDR, m)
#define HWIO_MMSS_MDP_WB_2_DST_DITHER_BITDEPTH_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_WB_2_DST_DITHER_BITDEPTH_ADDR,v)
#define HWIO_MMSS_MDP_WB_2_DST_DITHER_BITDEPTH_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_WB_2_DST_DITHER_BITDEPTH_ADDR,m,v,HWIO_MMSS_MDP_WB_2_DST_DITHER_BITDEPTH_IN)
#define HWIO_MMSS_MDP_WB_2_DST_DITHER_BITDEPTH_C2_BITS_BMSK                             0x30
#define HWIO_MMSS_MDP_WB_2_DST_DITHER_BITDEPTH_C2_BITS_SHFT                              0x4
#define HWIO_MMSS_MDP_WB_2_DST_DITHER_BITDEPTH_C1_BITS_BMSK                              0xc
#define HWIO_MMSS_MDP_WB_2_DST_DITHER_BITDEPTH_C1_BITS_SHFT                              0x2
#define HWIO_MMSS_MDP_WB_2_DST_DITHER_BITDEPTH_C0_BITS_BMSK                              0x3
#define HWIO_MMSS_MDP_WB_2_DST_DITHER_BITDEPTH_C0_BITS_SHFT                              0x0

#define HWIO_MMSS_MDP_WB_2_DITHER_MATRIX_ROW0_ADDR                                (MMSS_MDP_WB_2_REG_BASE      + 0x00000030)
#define HWIO_MMSS_MDP_WB_2_DITHER_MATRIX_ROW0_RMSK                                    0xffff
#define HWIO_MMSS_MDP_WB_2_DITHER_MATRIX_ROW0_IN          \
        in_dword_masked(HWIO_MMSS_MDP_WB_2_DITHER_MATRIX_ROW0_ADDR, HWIO_MMSS_MDP_WB_2_DITHER_MATRIX_ROW0_RMSK)
#define HWIO_MMSS_MDP_WB_2_DITHER_MATRIX_ROW0_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_WB_2_DITHER_MATRIX_ROW0_ADDR, m)
#define HWIO_MMSS_MDP_WB_2_DITHER_MATRIX_ROW0_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_WB_2_DITHER_MATRIX_ROW0_ADDR,v)
#define HWIO_MMSS_MDP_WB_2_DITHER_MATRIX_ROW0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_WB_2_DITHER_MATRIX_ROW0_ADDR,m,v,HWIO_MMSS_MDP_WB_2_DITHER_MATRIX_ROW0_IN)
#define HWIO_MMSS_MDP_WB_2_DITHER_MATRIX_ROW0_ENTRY_3_BMSK                            0xf000
#define HWIO_MMSS_MDP_WB_2_DITHER_MATRIX_ROW0_ENTRY_3_SHFT                               0xc
#define HWIO_MMSS_MDP_WB_2_DITHER_MATRIX_ROW0_ENTRY_2_BMSK                             0xf00
#define HWIO_MMSS_MDP_WB_2_DITHER_MATRIX_ROW0_ENTRY_2_SHFT                               0x8
#define HWIO_MMSS_MDP_WB_2_DITHER_MATRIX_ROW0_ENTRY_1_BMSK                              0xf0
#define HWIO_MMSS_MDP_WB_2_DITHER_MATRIX_ROW0_ENTRY_1_SHFT                               0x4
#define HWIO_MMSS_MDP_WB_2_DITHER_MATRIX_ROW0_ENTRY_0_BMSK                               0xf
#define HWIO_MMSS_MDP_WB_2_DITHER_MATRIX_ROW0_ENTRY_0_SHFT                               0x0

#define HWIO_MMSS_MDP_WB_2_DITHER_MATRIX_ROW1_ADDR                                (MMSS_MDP_WB_2_REG_BASE      + 0x00000034)
#define HWIO_MMSS_MDP_WB_2_DITHER_MATRIX_ROW1_RMSK                                    0xffff
#define HWIO_MMSS_MDP_WB_2_DITHER_MATRIX_ROW1_IN          \
        in_dword_masked(HWIO_MMSS_MDP_WB_2_DITHER_MATRIX_ROW1_ADDR, HWIO_MMSS_MDP_WB_2_DITHER_MATRIX_ROW1_RMSK)
#define HWIO_MMSS_MDP_WB_2_DITHER_MATRIX_ROW1_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_WB_2_DITHER_MATRIX_ROW1_ADDR, m)
#define HWIO_MMSS_MDP_WB_2_DITHER_MATRIX_ROW1_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_WB_2_DITHER_MATRIX_ROW1_ADDR,v)
#define HWIO_MMSS_MDP_WB_2_DITHER_MATRIX_ROW1_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_WB_2_DITHER_MATRIX_ROW1_ADDR,m,v,HWIO_MMSS_MDP_WB_2_DITHER_MATRIX_ROW1_IN)
#define HWIO_MMSS_MDP_WB_2_DITHER_MATRIX_ROW1_ENTRY_7_BMSK                            0xf000
#define HWIO_MMSS_MDP_WB_2_DITHER_MATRIX_ROW1_ENTRY_7_SHFT                               0xc
#define HWIO_MMSS_MDP_WB_2_DITHER_MATRIX_ROW1_ENTRY_6_BMSK                             0xf00
#define HWIO_MMSS_MDP_WB_2_DITHER_MATRIX_ROW1_ENTRY_6_SHFT                               0x8
#define HWIO_MMSS_MDP_WB_2_DITHER_MATRIX_ROW1_ENTRY_5_BMSK                              0xf0
#define HWIO_MMSS_MDP_WB_2_DITHER_MATRIX_ROW1_ENTRY_5_SHFT                               0x4
#define HWIO_MMSS_MDP_WB_2_DITHER_MATRIX_ROW1_ENTRY_4_BMSK                               0xf
#define HWIO_MMSS_MDP_WB_2_DITHER_MATRIX_ROW1_ENTRY_4_SHFT                               0x0

#define HWIO_MMSS_MDP_WB_2_DITHER_MATRIX_ROW2_ADDR                                (MMSS_MDP_WB_2_REG_BASE      + 0x00000038)
#define HWIO_MMSS_MDP_WB_2_DITHER_MATRIX_ROW2_RMSK                                    0xffff
#define HWIO_MMSS_MDP_WB_2_DITHER_MATRIX_ROW2_IN          \
        in_dword_masked(HWIO_MMSS_MDP_WB_2_DITHER_MATRIX_ROW2_ADDR, HWIO_MMSS_MDP_WB_2_DITHER_MATRIX_ROW2_RMSK)
#define HWIO_MMSS_MDP_WB_2_DITHER_MATRIX_ROW2_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_WB_2_DITHER_MATRIX_ROW2_ADDR, m)
#define HWIO_MMSS_MDP_WB_2_DITHER_MATRIX_ROW2_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_WB_2_DITHER_MATRIX_ROW2_ADDR,v)
#define HWIO_MMSS_MDP_WB_2_DITHER_MATRIX_ROW2_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_WB_2_DITHER_MATRIX_ROW2_ADDR,m,v,HWIO_MMSS_MDP_WB_2_DITHER_MATRIX_ROW2_IN)
#define HWIO_MMSS_MDP_WB_2_DITHER_MATRIX_ROW2_ENTRY_11_BMSK                           0xf000
#define HWIO_MMSS_MDP_WB_2_DITHER_MATRIX_ROW2_ENTRY_11_SHFT                              0xc
#define HWIO_MMSS_MDP_WB_2_DITHER_MATRIX_ROW2_ENTRY_10_BMSK                            0xf00
#define HWIO_MMSS_MDP_WB_2_DITHER_MATRIX_ROW2_ENTRY_10_SHFT                              0x8
#define HWIO_MMSS_MDP_WB_2_DITHER_MATRIX_ROW2_ENTRY_9_BMSK                              0xf0
#define HWIO_MMSS_MDP_WB_2_DITHER_MATRIX_ROW2_ENTRY_9_SHFT                               0x4
#define HWIO_MMSS_MDP_WB_2_DITHER_MATRIX_ROW2_ENTRY_8_BMSK                               0xf
#define HWIO_MMSS_MDP_WB_2_DITHER_MATRIX_ROW2_ENTRY_8_SHFT                               0x0

#define HWIO_MMSS_MDP_WB_2_DITHER_MATRIX_ROW3_ADDR                                (MMSS_MDP_WB_2_REG_BASE      + 0x0000003c)
#define HWIO_MMSS_MDP_WB_2_DITHER_MATRIX_ROW3_RMSK                                    0xffff
#define HWIO_MMSS_MDP_WB_2_DITHER_MATRIX_ROW3_IN          \
        in_dword_masked(HWIO_MMSS_MDP_WB_2_DITHER_MATRIX_ROW3_ADDR, HWIO_MMSS_MDP_WB_2_DITHER_MATRIX_ROW3_RMSK)
#define HWIO_MMSS_MDP_WB_2_DITHER_MATRIX_ROW3_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_WB_2_DITHER_MATRIX_ROW3_ADDR, m)
#define HWIO_MMSS_MDP_WB_2_DITHER_MATRIX_ROW3_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_WB_2_DITHER_MATRIX_ROW3_ADDR,v)
#define HWIO_MMSS_MDP_WB_2_DITHER_MATRIX_ROW3_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_WB_2_DITHER_MATRIX_ROW3_ADDR,m,v,HWIO_MMSS_MDP_WB_2_DITHER_MATRIX_ROW3_IN)
#define HWIO_MMSS_MDP_WB_2_DITHER_MATRIX_ROW3_ENTRY_15_BMSK                           0xf000
#define HWIO_MMSS_MDP_WB_2_DITHER_MATRIX_ROW3_ENTRY_15_SHFT                              0xc
#define HWIO_MMSS_MDP_WB_2_DITHER_MATRIX_ROW3_ENTRY_14_BMSK                            0xf00
#define HWIO_MMSS_MDP_WB_2_DITHER_MATRIX_ROW3_ENTRY_14_SHFT                              0x8
#define HWIO_MMSS_MDP_WB_2_DITHER_MATRIX_ROW3_ENTRY_13_BMSK                             0xf0
#define HWIO_MMSS_MDP_WB_2_DITHER_MATRIX_ROW3_ENTRY_13_SHFT                              0x4
#define HWIO_MMSS_MDP_WB_2_DITHER_MATRIX_ROW3_ENTRY_12_BMSK                              0xf
#define HWIO_MMSS_MDP_WB_2_DITHER_MATRIX_ROW3_ENTRY_12_SHFT                              0x0

#define HWIO_MMSS_MDP_WB_2_TRAFFIC_SHAPER_WR_CLIENT_ADDR                          (MMSS_MDP_WB_2_REG_BASE      + 0x00000040)
#define HWIO_MMSS_MDP_WB_2_TRAFFIC_SHAPER_WR_CLIENT_RMSK                          0x800000ff
#define HWIO_MMSS_MDP_WB_2_TRAFFIC_SHAPER_WR_CLIENT_IN          \
        in_dword_masked(HWIO_MMSS_MDP_WB_2_TRAFFIC_SHAPER_WR_CLIENT_ADDR, HWIO_MMSS_MDP_WB_2_TRAFFIC_SHAPER_WR_CLIENT_RMSK)
#define HWIO_MMSS_MDP_WB_2_TRAFFIC_SHAPER_WR_CLIENT_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_WB_2_TRAFFIC_SHAPER_WR_CLIENT_ADDR, m)
#define HWIO_MMSS_MDP_WB_2_TRAFFIC_SHAPER_WR_CLIENT_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_WB_2_TRAFFIC_SHAPER_WR_CLIENT_ADDR,v)
#define HWIO_MMSS_MDP_WB_2_TRAFFIC_SHAPER_WR_CLIENT_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_WB_2_TRAFFIC_SHAPER_WR_CLIENT_ADDR,m,v,HWIO_MMSS_MDP_WB_2_TRAFFIC_SHAPER_WR_CLIENT_IN)
#define HWIO_MMSS_MDP_WB_2_TRAFFIC_SHAPER_WR_CLIENT_EN_BMSK                       0x80000000
#define HWIO_MMSS_MDP_WB_2_TRAFFIC_SHAPER_WR_CLIENT_EN_SHFT                             0x1f
#define HWIO_MMSS_MDP_WB_2_TRAFFIC_SHAPER_WR_CLIENT_BYTES_PER_CLOCK_BMSK                0xff
#define HWIO_MMSS_MDP_WB_2_TRAFFIC_SHAPER_WR_CLIENT_BYTES_PER_CLOCK_SHFT                 0x0

#define HWIO_MMSS_MDP_WB_2_DST_WRITE_CONFIG_ADDR                                  (MMSS_MDP_WB_2_REG_BASE      + 0x00000048)
#define HWIO_MMSS_MDP_WB_2_DST_WRITE_CONFIG_RMSK                                       0x7ff
#define HWIO_MMSS_MDP_WB_2_DST_WRITE_CONFIG_IN          \
        in_dword_masked(HWIO_MMSS_MDP_WB_2_DST_WRITE_CONFIG_ADDR, HWIO_MMSS_MDP_WB_2_DST_WRITE_CONFIG_RMSK)
#define HWIO_MMSS_MDP_WB_2_DST_WRITE_CONFIG_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_WB_2_DST_WRITE_CONFIG_ADDR, m)
#define HWIO_MMSS_MDP_WB_2_DST_WRITE_CONFIG_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_WB_2_DST_WRITE_CONFIG_ADDR,v)
#define HWIO_MMSS_MDP_WB_2_DST_WRITE_CONFIG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_WB_2_DST_WRITE_CONFIG_ADDR,m,v,HWIO_MMSS_MDP_WB_2_DST_WRITE_CONFIG_IN)
#define HWIO_MMSS_MDP_WB_2_DST_WRITE_CONFIG_ADDR_GEN_MODE_BMSK                         0x400
#define HWIO_MMSS_MDP_WB_2_DST_WRITE_CONFIG_ADDR_GEN_MODE_SHFT                           0xa
#define HWIO_MMSS_MDP_WB_2_DST_WRITE_CONFIG_HIGHEST_BANK_BIT_BMSK                      0x300
#define HWIO_MMSS_MDP_WB_2_DST_WRITE_CONFIG_HIGHEST_BANK_BIT_SHFT                        0x8
#define HWIO_MMSS_MDP_WB_2_DST_WRITE_CONFIG_PRIORITY_LEVEL_BMSK                         0xc0
#define HWIO_MMSS_MDP_WB_2_DST_WRITE_CONFIG_PRIORITY_LEVEL_SHFT                          0x6
#define HWIO_MMSS_MDP_WB_2_DST_WRITE_CONFIG_REQ_PRIORITY_BMSK                           0x30
#define HWIO_MMSS_MDP_WB_2_DST_WRITE_CONFIG_REQ_PRIORITY_SHFT                            0x4
#define HWIO_MMSS_MDP_WB_2_DST_WRITE_CONFIG_MAX_BURST_SIZE_BMSK                          0xf
#define HWIO_MMSS_MDP_WB_2_DST_WRITE_CONFIG_MAX_BURST_SIZE_SHFT                          0x0

#define HWIO_MMSS_MDP_WB_2_ROTATOR_PIPE_DOWNSCALER_ADDR                           (MMSS_MDP_WB_2_REG_BASE      + 0x00000054)
#define HWIO_MMSS_MDP_WB_2_ROTATOR_PIPE_DOWNSCALER_RMSK                             0xff00ff
#define HWIO_MMSS_MDP_WB_2_ROTATOR_PIPE_DOWNSCALER_IN          \
        in_dword_masked(HWIO_MMSS_MDP_WB_2_ROTATOR_PIPE_DOWNSCALER_ADDR, HWIO_MMSS_MDP_WB_2_ROTATOR_PIPE_DOWNSCALER_RMSK)
#define HWIO_MMSS_MDP_WB_2_ROTATOR_PIPE_DOWNSCALER_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_WB_2_ROTATOR_PIPE_DOWNSCALER_ADDR, m)
#define HWIO_MMSS_MDP_WB_2_ROTATOR_PIPE_DOWNSCALER_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_WB_2_ROTATOR_PIPE_DOWNSCALER_ADDR,v)
#define HWIO_MMSS_MDP_WB_2_ROTATOR_PIPE_DOWNSCALER_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_WB_2_ROTATOR_PIPE_DOWNSCALER_ADDR,m,v,HWIO_MMSS_MDP_WB_2_ROTATOR_PIPE_DOWNSCALER_IN)
#define HWIO_MMSS_MDP_WB_2_ROTATOR_PIPE_DOWNSCALER_DNSC_FACTOR_V_BMSK               0xff0000
#define HWIO_MMSS_MDP_WB_2_ROTATOR_PIPE_DOWNSCALER_DNSC_FACTOR_V_SHFT                   0x10
#define HWIO_MMSS_MDP_WB_2_ROTATOR_PIPE_DOWNSCALER_DNSC_FACTOR_H_BMSK                   0xff
#define HWIO_MMSS_MDP_WB_2_ROTATOR_PIPE_DOWNSCALER_DNSC_FACTOR_H_SHFT                    0x0

#define HWIO_MMSS_MDP_WB_2_OUT_SIZE_ADDR                                          (MMSS_MDP_WB_2_REG_BASE      + 0x00000074)
#define HWIO_MMSS_MDP_WB_2_OUT_SIZE_RMSK                                          0xffffffff
#define HWIO_MMSS_MDP_WB_2_OUT_SIZE_IN          \
        in_dword_masked(HWIO_MMSS_MDP_WB_2_OUT_SIZE_ADDR, HWIO_MMSS_MDP_WB_2_OUT_SIZE_RMSK)
#define HWIO_MMSS_MDP_WB_2_OUT_SIZE_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_WB_2_OUT_SIZE_ADDR, m)
#define HWIO_MMSS_MDP_WB_2_OUT_SIZE_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_WB_2_OUT_SIZE_ADDR,v)
#define HWIO_MMSS_MDP_WB_2_OUT_SIZE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_WB_2_OUT_SIZE_ADDR,m,v,HWIO_MMSS_MDP_WB_2_OUT_SIZE_IN)
#define HWIO_MMSS_MDP_WB_2_OUT_SIZE_DST_H_BMSK                                    0xffff0000
#define HWIO_MMSS_MDP_WB_2_OUT_SIZE_DST_H_SHFT                                          0x10
#define HWIO_MMSS_MDP_WB_2_OUT_SIZE_DST_W_BMSK                                        0xffff
#define HWIO_MMSS_MDP_WB_2_OUT_SIZE_DST_W_SHFT                                           0x0

#define HWIO_MMSS_MDP_WB_2_DST_ALPHA_X_VALUE_ADDR                                 (MMSS_MDP_WB_2_REG_BASE      + 0x00000078)
#define HWIO_MMSS_MDP_WB_2_DST_ALPHA_X_VALUE_RMSK                                       0xff
#define HWIO_MMSS_MDP_WB_2_DST_ALPHA_X_VALUE_IN          \
        in_dword_masked(HWIO_MMSS_MDP_WB_2_DST_ALPHA_X_VALUE_ADDR, HWIO_MMSS_MDP_WB_2_DST_ALPHA_X_VALUE_RMSK)
#define HWIO_MMSS_MDP_WB_2_DST_ALPHA_X_VALUE_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_WB_2_DST_ALPHA_X_VALUE_ADDR, m)
#define HWIO_MMSS_MDP_WB_2_DST_ALPHA_X_VALUE_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_WB_2_DST_ALPHA_X_VALUE_ADDR,v)
#define HWIO_MMSS_MDP_WB_2_DST_ALPHA_X_VALUE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_WB_2_DST_ALPHA_X_VALUE_ADDR,m,v,HWIO_MMSS_MDP_WB_2_DST_ALPHA_X_VALUE_IN)
#define HWIO_MMSS_MDP_WB_2_DST_ALPHA_X_VALUE_VALUE_BMSK                                 0xff
#define HWIO_MMSS_MDP_WB_2_DST_ALPHA_X_VALUE_VALUE_SHFT                                  0x0

#define HWIO_MMSS_MDP_WB_2_HW_VERSION_ADDR                                        (MMSS_MDP_WB_2_REG_BASE      + 0x00000080)
#define HWIO_MMSS_MDP_WB_2_HW_VERSION_RMSK                                        0xffffffff
#define HWIO_MMSS_MDP_WB_2_HW_VERSION_IN          \
        in_dword_masked(HWIO_MMSS_MDP_WB_2_HW_VERSION_ADDR, HWIO_MMSS_MDP_WB_2_HW_VERSION_RMSK)
#define HWIO_MMSS_MDP_WB_2_HW_VERSION_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_WB_2_HW_VERSION_ADDR, m)
#define HWIO_MMSS_MDP_WB_2_HW_VERSION_MAJOR_BMSK                                  0xf0000000
#define HWIO_MMSS_MDP_WB_2_HW_VERSION_MAJOR_SHFT                                        0x1c
#define HWIO_MMSS_MDP_WB_2_HW_VERSION_MINOR_BMSK                                   0xfff0000
#define HWIO_MMSS_MDP_WB_2_HW_VERSION_MINOR_SHFT                                        0x10
#define HWIO_MMSS_MDP_WB_2_HW_VERSION_STEP_BMSK                                       0xffff
#define HWIO_MMSS_MDP_WB_2_HW_VERSION_STEP_SHFT                                          0x0

#define HWIO_MMSS_MDP_WB_2_DANGER_LUT_ADDR                                        (MMSS_MDP_WB_2_REG_BASE      + 0x00000084)
#define HWIO_MMSS_MDP_WB_2_DANGER_LUT_RMSK                                        0xffffffff
#define HWIO_MMSS_MDP_WB_2_DANGER_LUT_IN          \
        in_dword_masked(HWIO_MMSS_MDP_WB_2_DANGER_LUT_ADDR, HWIO_MMSS_MDP_WB_2_DANGER_LUT_RMSK)
#define HWIO_MMSS_MDP_WB_2_DANGER_LUT_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_WB_2_DANGER_LUT_ADDR, m)
#define HWIO_MMSS_MDP_WB_2_DANGER_LUT_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_WB_2_DANGER_LUT_ADDR,v)
#define HWIO_MMSS_MDP_WB_2_DANGER_LUT_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_WB_2_DANGER_LUT_ADDR,m,v,HWIO_MMSS_MDP_WB_2_DANGER_LUT_IN)
#define HWIO_MMSS_MDP_WB_2_DANGER_LUT_FL_15_BMSK                                  0xc0000000
#define HWIO_MMSS_MDP_WB_2_DANGER_LUT_FL_15_SHFT                                        0x1e
#define HWIO_MMSS_MDP_WB_2_DANGER_LUT_FL_14_BMSK                                  0x30000000
#define HWIO_MMSS_MDP_WB_2_DANGER_LUT_FL_14_SHFT                                        0x1c
#define HWIO_MMSS_MDP_WB_2_DANGER_LUT_FL_13_BMSK                                   0xc000000
#define HWIO_MMSS_MDP_WB_2_DANGER_LUT_FL_13_SHFT                                        0x1a
#define HWIO_MMSS_MDP_WB_2_DANGER_LUT_FL_12_BMSK                                   0x3000000
#define HWIO_MMSS_MDP_WB_2_DANGER_LUT_FL_12_SHFT                                        0x18
#define HWIO_MMSS_MDP_WB_2_DANGER_LUT_FL_11_BMSK                                    0xc00000
#define HWIO_MMSS_MDP_WB_2_DANGER_LUT_FL_11_SHFT                                        0x16
#define HWIO_MMSS_MDP_WB_2_DANGER_LUT_FL_10_BMSK                                    0x300000
#define HWIO_MMSS_MDP_WB_2_DANGER_LUT_FL_10_SHFT                                        0x14
#define HWIO_MMSS_MDP_WB_2_DANGER_LUT_FL_9_BMSK                                      0xc0000
#define HWIO_MMSS_MDP_WB_2_DANGER_LUT_FL_9_SHFT                                         0x12
#define HWIO_MMSS_MDP_WB_2_DANGER_LUT_FL_8_BMSK                                      0x30000
#define HWIO_MMSS_MDP_WB_2_DANGER_LUT_FL_8_SHFT                                         0x10
#define HWIO_MMSS_MDP_WB_2_DANGER_LUT_FL_7_BMSK                                       0xc000
#define HWIO_MMSS_MDP_WB_2_DANGER_LUT_FL_7_SHFT                                          0xe
#define HWIO_MMSS_MDP_WB_2_DANGER_LUT_FL_6_BMSK                                       0x3000
#define HWIO_MMSS_MDP_WB_2_DANGER_LUT_FL_6_SHFT                                          0xc
#define HWIO_MMSS_MDP_WB_2_DANGER_LUT_FL_5_BMSK                                        0xc00
#define HWIO_MMSS_MDP_WB_2_DANGER_LUT_FL_5_SHFT                                          0xa
#define HWIO_MMSS_MDP_WB_2_DANGER_LUT_FL_4_BMSK                                        0x300
#define HWIO_MMSS_MDP_WB_2_DANGER_LUT_FL_4_SHFT                                          0x8
#define HWIO_MMSS_MDP_WB_2_DANGER_LUT_FL_3_BMSK                                         0xc0
#define HWIO_MMSS_MDP_WB_2_DANGER_LUT_FL_3_SHFT                                          0x6
#define HWIO_MMSS_MDP_WB_2_DANGER_LUT_FL_2_BMSK                                         0x30
#define HWIO_MMSS_MDP_WB_2_DANGER_LUT_FL_2_SHFT                                          0x4
#define HWIO_MMSS_MDP_WB_2_DANGER_LUT_FL_1_BMSK                                          0xc
#define HWIO_MMSS_MDP_WB_2_DANGER_LUT_FL_1_SHFT                                          0x2
#define HWIO_MMSS_MDP_WB_2_DANGER_LUT_FL_0_BMSK                                          0x3
#define HWIO_MMSS_MDP_WB_2_DANGER_LUT_FL_0_SHFT                                          0x0

#define HWIO_MMSS_MDP_WB_2_SAFE_LUT_ADDR                                          (MMSS_MDP_WB_2_REG_BASE      + 0x00000088)
#define HWIO_MMSS_MDP_WB_2_SAFE_LUT_RMSK                                              0xffff
#define HWIO_MMSS_MDP_WB_2_SAFE_LUT_IN          \
        in_dword_masked(HWIO_MMSS_MDP_WB_2_SAFE_LUT_ADDR, HWIO_MMSS_MDP_WB_2_SAFE_LUT_RMSK)
#define HWIO_MMSS_MDP_WB_2_SAFE_LUT_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_WB_2_SAFE_LUT_ADDR, m)
#define HWIO_MMSS_MDP_WB_2_SAFE_LUT_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_WB_2_SAFE_LUT_ADDR,v)
#define HWIO_MMSS_MDP_WB_2_SAFE_LUT_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_WB_2_SAFE_LUT_ADDR,m,v,HWIO_MMSS_MDP_WB_2_SAFE_LUT_IN)
#define HWIO_MMSS_MDP_WB_2_SAFE_LUT_FL_15_BMSK                                        0x8000
#define HWIO_MMSS_MDP_WB_2_SAFE_LUT_FL_15_SHFT                                           0xf
#define HWIO_MMSS_MDP_WB_2_SAFE_LUT_FL_14_BMSK                                        0x4000
#define HWIO_MMSS_MDP_WB_2_SAFE_LUT_FL_14_SHFT                                           0xe
#define HWIO_MMSS_MDP_WB_2_SAFE_LUT_FL_13_BMSK                                        0x2000
#define HWIO_MMSS_MDP_WB_2_SAFE_LUT_FL_13_SHFT                                           0xd
#define HWIO_MMSS_MDP_WB_2_SAFE_LUT_FL_12_BMSK                                        0x1000
#define HWIO_MMSS_MDP_WB_2_SAFE_LUT_FL_12_SHFT                                           0xc
#define HWIO_MMSS_MDP_WB_2_SAFE_LUT_FL_11_BMSK                                         0x800
#define HWIO_MMSS_MDP_WB_2_SAFE_LUT_FL_11_SHFT                                           0xb
#define HWIO_MMSS_MDP_WB_2_SAFE_LUT_FL_10_BMSK                                         0x400
#define HWIO_MMSS_MDP_WB_2_SAFE_LUT_FL_10_SHFT                                           0xa
#define HWIO_MMSS_MDP_WB_2_SAFE_LUT_FL_9_BMSK                                          0x200
#define HWIO_MMSS_MDP_WB_2_SAFE_LUT_FL_9_SHFT                                            0x9
#define HWIO_MMSS_MDP_WB_2_SAFE_LUT_FL_8_BMSK                                          0x100
#define HWIO_MMSS_MDP_WB_2_SAFE_LUT_FL_8_SHFT                                            0x8
#define HWIO_MMSS_MDP_WB_2_SAFE_LUT_FL_7_BMSK                                           0x80
#define HWIO_MMSS_MDP_WB_2_SAFE_LUT_FL_7_SHFT                                            0x7
#define HWIO_MMSS_MDP_WB_2_SAFE_LUT_FL_6_BMSK                                           0x40
#define HWIO_MMSS_MDP_WB_2_SAFE_LUT_FL_6_SHFT                                            0x6
#define HWIO_MMSS_MDP_WB_2_SAFE_LUT_FL_5_BMSK                                           0x20
#define HWIO_MMSS_MDP_WB_2_SAFE_LUT_FL_5_SHFT                                            0x5
#define HWIO_MMSS_MDP_WB_2_SAFE_LUT_FL_4_BMSK                                           0x10
#define HWIO_MMSS_MDP_WB_2_SAFE_LUT_FL_4_SHFT                                            0x4
#define HWIO_MMSS_MDP_WB_2_SAFE_LUT_FL_3_BMSK                                            0x8
#define HWIO_MMSS_MDP_WB_2_SAFE_LUT_FL_3_SHFT                                            0x3
#define HWIO_MMSS_MDP_WB_2_SAFE_LUT_FL_2_BMSK                                            0x4
#define HWIO_MMSS_MDP_WB_2_SAFE_LUT_FL_2_SHFT                                            0x2
#define HWIO_MMSS_MDP_WB_2_SAFE_LUT_FL_1_BMSK                                            0x2
#define HWIO_MMSS_MDP_WB_2_SAFE_LUT_FL_1_SHFT                                            0x1
#define HWIO_MMSS_MDP_WB_2_SAFE_LUT_FL_0_BMSK                                            0x1
#define HWIO_MMSS_MDP_WB_2_SAFE_LUT_FL_0_SHFT                                            0x0

#define HWIO_MMSS_MDP_WB_2_CREQ_LUT_ADDR                                          (MMSS_MDP_WB_2_REG_BASE      + 0x0000008c)
#define HWIO_MMSS_MDP_WB_2_CREQ_LUT_RMSK                                          0xffffffff
#define HWIO_MMSS_MDP_WB_2_CREQ_LUT_IN          \
        in_dword_masked(HWIO_MMSS_MDP_WB_2_CREQ_LUT_ADDR, HWIO_MMSS_MDP_WB_2_CREQ_LUT_RMSK)
#define HWIO_MMSS_MDP_WB_2_CREQ_LUT_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_WB_2_CREQ_LUT_ADDR, m)
#define HWIO_MMSS_MDP_WB_2_CREQ_LUT_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_WB_2_CREQ_LUT_ADDR,v)
#define HWIO_MMSS_MDP_WB_2_CREQ_LUT_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_WB_2_CREQ_LUT_ADDR,m,v,HWIO_MMSS_MDP_WB_2_CREQ_LUT_IN)
#define HWIO_MMSS_MDP_WB_2_CREQ_LUT_FL_15_BMSK                                    0xc0000000
#define HWIO_MMSS_MDP_WB_2_CREQ_LUT_FL_15_SHFT                                          0x1e
#define HWIO_MMSS_MDP_WB_2_CREQ_LUT_FL_14_BMSK                                    0x30000000
#define HWIO_MMSS_MDP_WB_2_CREQ_LUT_FL_14_SHFT                                          0x1c
#define HWIO_MMSS_MDP_WB_2_CREQ_LUT_FL_13_BMSK                                     0xc000000
#define HWIO_MMSS_MDP_WB_2_CREQ_LUT_FL_13_SHFT                                          0x1a
#define HWIO_MMSS_MDP_WB_2_CREQ_LUT_FL_12_BMSK                                     0x3000000
#define HWIO_MMSS_MDP_WB_2_CREQ_LUT_FL_12_SHFT                                          0x18
#define HWIO_MMSS_MDP_WB_2_CREQ_LUT_FL_11_BMSK                                      0xc00000
#define HWIO_MMSS_MDP_WB_2_CREQ_LUT_FL_11_SHFT                                          0x16
#define HWIO_MMSS_MDP_WB_2_CREQ_LUT_FL_10_BMSK                                      0x300000
#define HWIO_MMSS_MDP_WB_2_CREQ_LUT_FL_10_SHFT                                          0x14
#define HWIO_MMSS_MDP_WB_2_CREQ_LUT_FL_9_BMSK                                        0xc0000
#define HWIO_MMSS_MDP_WB_2_CREQ_LUT_FL_9_SHFT                                           0x12
#define HWIO_MMSS_MDP_WB_2_CREQ_LUT_FL_8_BMSK                                        0x30000
#define HWIO_MMSS_MDP_WB_2_CREQ_LUT_FL_8_SHFT                                           0x10
#define HWIO_MMSS_MDP_WB_2_CREQ_LUT_FL_7_BMSK                                         0xc000
#define HWIO_MMSS_MDP_WB_2_CREQ_LUT_FL_7_SHFT                                            0xe
#define HWIO_MMSS_MDP_WB_2_CREQ_LUT_FL_6_BMSK                                         0x3000
#define HWIO_MMSS_MDP_WB_2_CREQ_LUT_FL_6_SHFT                                            0xc
#define HWIO_MMSS_MDP_WB_2_CREQ_LUT_FL_5_BMSK                                          0xc00
#define HWIO_MMSS_MDP_WB_2_CREQ_LUT_FL_5_SHFT                                            0xa
#define HWIO_MMSS_MDP_WB_2_CREQ_LUT_FL_4_BMSK                                          0x300
#define HWIO_MMSS_MDP_WB_2_CREQ_LUT_FL_4_SHFT                                            0x8
#define HWIO_MMSS_MDP_WB_2_CREQ_LUT_FL_3_BMSK                                           0xc0
#define HWIO_MMSS_MDP_WB_2_CREQ_LUT_FL_3_SHFT                                            0x6
#define HWIO_MMSS_MDP_WB_2_CREQ_LUT_FL_2_BMSK                                           0x30
#define HWIO_MMSS_MDP_WB_2_CREQ_LUT_FL_2_SHFT                                            0x4
#define HWIO_MMSS_MDP_WB_2_CREQ_LUT_FL_1_BMSK                                            0xc
#define HWIO_MMSS_MDP_WB_2_CREQ_LUT_FL_1_SHFT                                            0x2
#define HWIO_MMSS_MDP_WB_2_CREQ_LUT_FL_0_BMSK                                            0x3
#define HWIO_MMSS_MDP_WB_2_CREQ_LUT_FL_0_SHFT                                            0x0

#define HWIO_MMSS_MDP_WB_2_QOS_CTRL_ADDR                                          (MMSS_MDP_WB_2_REG_BASE      + 0x00000090)
#define HWIO_MMSS_MDP_WB_2_QOS_CTRL_RMSK                                                 0x1
#define HWIO_MMSS_MDP_WB_2_QOS_CTRL_IN          \
        in_dword_masked(HWIO_MMSS_MDP_WB_2_QOS_CTRL_ADDR, HWIO_MMSS_MDP_WB_2_QOS_CTRL_RMSK)
#define HWIO_MMSS_MDP_WB_2_QOS_CTRL_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_WB_2_QOS_CTRL_ADDR, m)
#define HWIO_MMSS_MDP_WB_2_QOS_CTRL_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_WB_2_QOS_CTRL_ADDR,v)
#define HWIO_MMSS_MDP_WB_2_QOS_CTRL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_WB_2_QOS_CTRL_ADDR,m,v,HWIO_MMSS_MDP_WB_2_QOS_CTRL_IN)
#define HWIO_MMSS_MDP_WB_2_QOS_CTRL_DANGER_SAFE_EN_BMSK                                  0x1
#define HWIO_MMSS_MDP_WB_2_QOS_CTRL_DANGER_SAFE_EN_SHFT                                  0x0

#define HWIO_MMSS_MDP_WB_2_CSC_MATRIX_COEFF_0_ADDR                                (MMSS_MDP_WB_2_REG_BASE      + 0x00000260)
#define HWIO_MMSS_MDP_WB_2_CSC_MATRIX_COEFF_0_RMSK                                0x1fff1fff
#define HWIO_MMSS_MDP_WB_2_CSC_MATRIX_COEFF_0_IN          \
        in_dword_masked(HWIO_MMSS_MDP_WB_2_CSC_MATRIX_COEFF_0_ADDR, HWIO_MMSS_MDP_WB_2_CSC_MATRIX_COEFF_0_RMSK)
#define HWIO_MMSS_MDP_WB_2_CSC_MATRIX_COEFF_0_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_WB_2_CSC_MATRIX_COEFF_0_ADDR, m)
#define HWIO_MMSS_MDP_WB_2_CSC_MATRIX_COEFF_0_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_WB_2_CSC_MATRIX_COEFF_0_ADDR,v)
#define HWIO_MMSS_MDP_WB_2_CSC_MATRIX_COEFF_0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_WB_2_CSC_MATRIX_COEFF_0_ADDR,m,v,HWIO_MMSS_MDP_WB_2_CSC_MATRIX_COEFF_0_IN)
#define HWIO_MMSS_MDP_WB_2_CSC_MATRIX_COEFF_0_COEFF_12_BMSK                       0x1fff0000
#define HWIO_MMSS_MDP_WB_2_CSC_MATRIX_COEFF_0_COEFF_12_SHFT                             0x10
#define HWIO_MMSS_MDP_WB_2_CSC_MATRIX_COEFF_0_COEFF_11_BMSK                           0x1fff
#define HWIO_MMSS_MDP_WB_2_CSC_MATRIX_COEFF_0_COEFF_11_SHFT                              0x0

#define HWIO_MMSS_MDP_WB_2_CSC_MATRIX_COEFF_1_ADDR                                (MMSS_MDP_WB_2_REG_BASE      + 0x00000264)
#define HWIO_MMSS_MDP_WB_2_CSC_MATRIX_COEFF_1_RMSK                                0x1fff1fff
#define HWIO_MMSS_MDP_WB_2_CSC_MATRIX_COEFF_1_IN          \
        in_dword_masked(HWIO_MMSS_MDP_WB_2_CSC_MATRIX_COEFF_1_ADDR, HWIO_MMSS_MDP_WB_2_CSC_MATRIX_COEFF_1_RMSK)
#define HWIO_MMSS_MDP_WB_2_CSC_MATRIX_COEFF_1_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_WB_2_CSC_MATRIX_COEFF_1_ADDR, m)
#define HWIO_MMSS_MDP_WB_2_CSC_MATRIX_COEFF_1_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_WB_2_CSC_MATRIX_COEFF_1_ADDR,v)
#define HWIO_MMSS_MDP_WB_2_CSC_MATRIX_COEFF_1_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_WB_2_CSC_MATRIX_COEFF_1_ADDR,m,v,HWIO_MMSS_MDP_WB_2_CSC_MATRIX_COEFF_1_IN)
#define HWIO_MMSS_MDP_WB_2_CSC_MATRIX_COEFF_1_COEFF_21_BMSK                       0x1fff0000
#define HWIO_MMSS_MDP_WB_2_CSC_MATRIX_COEFF_1_COEFF_21_SHFT                             0x10
#define HWIO_MMSS_MDP_WB_2_CSC_MATRIX_COEFF_1_COEFF_13_BMSK                           0x1fff
#define HWIO_MMSS_MDP_WB_2_CSC_MATRIX_COEFF_1_COEFF_13_SHFT                              0x0

#define HWIO_MMSS_MDP_WB_2_CSC_MATRIX_COEFF_2_ADDR                                (MMSS_MDP_WB_2_REG_BASE      + 0x00000268)
#define HWIO_MMSS_MDP_WB_2_CSC_MATRIX_COEFF_2_RMSK                                0x1fff1fff
#define HWIO_MMSS_MDP_WB_2_CSC_MATRIX_COEFF_2_IN          \
        in_dword_masked(HWIO_MMSS_MDP_WB_2_CSC_MATRIX_COEFF_2_ADDR, HWIO_MMSS_MDP_WB_2_CSC_MATRIX_COEFF_2_RMSK)
#define HWIO_MMSS_MDP_WB_2_CSC_MATRIX_COEFF_2_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_WB_2_CSC_MATRIX_COEFF_2_ADDR, m)
#define HWIO_MMSS_MDP_WB_2_CSC_MATRIX_COEFF_2_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_WB_2_CSC_MATRIX_COEFF_2_ADDR,v)
#define HWIO_MMSS_MDP_WB_2_CSC_MATRIX_COEFF_2_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_WB_2_CSC_MATRIX_COEFF_2_ADDR,m,v,HWIO_MMSS_MDP_WB_2_CSC_MATRIX_COEFF_2_IN)
#define HWIO_MMSS_MDP_WB_2_CSC_MATRIX_COEFF_2_COEFF_23_BMSK                       0x1fff0000
#define HWIO_MMSS_MDP_WB_2_CSC_MATRIX_COEFF_2_COEFF_23_SHFT                             0x10
#define HWIO_MMSS_MDP_WB_2_CSC_MATRIX_COEFF_2_COEFF_22_BMSK                           0x1fff
#define HWIO_MMSS_MDP_WB_2_CSC_MATRIX_COEFF_2_COEFF_22_SHFT                              0x0

#define HWIO_MMSS_MDP_WB_2_CSC_MATRIX_COEFF_3_ADDR                                (MMSS_MDP_WB_2_REG_BASE      + 0x0000026c)
#define HWIO_MMSS_MDP_WB_2_CSC_MATRIX_COEFF_3_RMSK                                0x1fff1fff
#define HWIO_MMSS_MDP_WB_2_CSC_MATRIX_COEFF_3_IN          \
        in_dword_masked(HWIO_MMSS_MDP_WB_2_CSC_MATRIX_COEFF_3_ADDR, HWIO_MMSS_MDP_WB_2_CSC_MATRIX_COEFF_3_RMSK)
#define HWIO_MMSS_MDP_WB_2_CSC_MATRIX_COEFF_3_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_WB_2_CSC_MATRIX_COEFF_3_ADDR, m)
#define HWIO_MMSS_MDP_WB_2_CSC_MATRIX_COEFF_3_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_WB_2_CSC_MATRIX_COEFF_3_ADDR,v)
#define HWIO_MMSS_MDP_WB_2_CSC_MATRIX_COEFF_3_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_WB_2_CSC_MATRIX_COEFF_3_ADDR,m,v,HWIO_MMSS_MDP_WB_2_CSC_MATRIX_COEFF_3_IN)
#define HWIO_MMSS_MDP_WB_2_CSC_MATRIX_COEFF_3_COEFF_32_BMSK                       0x1fff0000
#define HWIO_MMSS_MDP_WB_2_CSC_MATRIX_COEFF_3_COEFF_32_SHFT                             0x10
#define HWIO_MMSS_MDP_WB_2_CSC_MATRIX_COEFF_3_COEFF_31_BMSK                           0x1fff
#define HWIO_MMSS_MDP_WB_2_CSC_MATRIX_COEFF_3_COEFF_31_SHFT                              0x0

#define HWIO_MMSS_MDP_WB_2_CSC_MATRIX_COEFF_4_ADDR                                (MMSS_MDP_WB_2_REG_BASE      + 0x00000270)
#define HWIO_MMSS_MDP_WB_2_CSC_MATRIX_COEFF_4_RMSK                                    0x1fff
#define HWIO_MMSS_MDP_WB_2_CSC_MATRIX_COEFF_4_IN          \
        in_dword_masked(HWIO_MMSS_MDP_WB_2_CSC_MATRIX_COEFF_4_ADDR, HWIO_MMSS_MDP_WB_2_CSC_MATRIX_COEFF_4_RMSK)
#define HWIO_MMSS_MDP_WB_2_CSC_MATRIX_COEFF_4_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_WB_2_CSC_MATRIX_COEFF_4_ADDR, m)
#define HWIO_MMSS_MDP_WB_2_CSC_MATRIX_COEFF_4_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_WB_2_CSC_MATRIX_COEFF_4_ADDR,v)
#define HWIO_MMSS_MDP_WB_2_CSC_MATRIX_COEFF_4_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_WB_2_CSC_MATRIX_COEFF_4_ADDR,m,v,HWIO_MMSS_MDP_WB_2_CSC_MATRIX_COEFF_4_IN)
#define HWIO_MMSS_MDP_WB_2_CSC_MATRIX_COEFF_4_COEFF_33_BMSK                           0x1fff
#define HWIO_MMSS_MDP_WB_2_CSC_MATRIX_COEFF_4_COEFF_33_SHFT                              0x0

#define HWIO_MMSS_MDP_WB_2_CSC_COMP0_PRECLAMP_ADDR                                (MMSS_MDP_WB_2_REG_BASE      + 0x00000274)
#define HWIO_MMSS_MDP_WB_2_CSC_COMP0_PRECLAMP_RMSK                                    0xffff
#define HWIO_MMSS_MDP_WB_2_CSC_COMP0_PRECLAMP_IN          \
        in_dword_masked(HWIO_MMSS_MDP_WB_2_CSC_COMP0_PRECLAMP_ADDR, HWIO_MMSS_MDP_WB_2_CSC_COMP0_PRECLAMP_RMSK)
#define HWIO_MMSS_MDP_WB_2_CSC_COMP0_PRECLAMP_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_WB_2_CSC_COMP0_PRECLAMP_ADDR, m)
#define HWIO_MMSS_MDP_WB_2_CSC_COMP0_PRECLAMP_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_WB_2_CSC_COMP0_PRECLAMP_ADDR,v)
#define HWIO_MMSS_MDP_WB_2_CSC_COMP0_PRECLAMP_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_WB_2_CSC_COMP0_PRECLAMP_ADDR,m,v,HWIO_MMSS_MDP_WB_2_CSC_COMP0_PRECLAMP_IN)
#define HWIO_MMSS_MDP_WB_2_CSC_COMP0_PRECLAMP_LOW_BMSK                                0xff00
#define HWIO_MMSS_MDP_WB_2_CSC_COMP0_PRECLAMP_LOW_SHFT                                   0x8
#define HWIO_MMSS_MDP_WB_2_CSC_COMP0_PRECLAMP_HIGH_BMSK                                 0xff
#define HWIO_MMSS_MDP_WB_2_CSC_COMP0_PRECLAMP_HIGH_SHFT                                  0x0

#define HWIO_MMSS_MDP_WB_2_CSC_COMP1_PRECLAMP_ADDR                                (MMSS_MDP_WB_2_REG_BASE      + 0x00000278)
#define HWIO_MMSS_MDP_WB_2_CSC_COMP1_PRECLAMP_RMSK                                    0xffff
#define HWIO_MMSS_MDP_WB_2_CSC_COMP1_PRECLAMP_IN          \
        in_dword_masked(HWIO_MMSS_MDP_WB_2_CSC_COMP1_PRECLAMP_ADDR, HWIO_MMSS_MDP_WB_2_CSC_COMP1_PRECLAMP_RMSK)
#define HWIO_MMSS_MDP_WB_2_CSC_COMP1_PRECLAMP_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_WB_2_CSC_COMP1_PRECLAMP_ADDR, m)
#define HWIO_MMSS_MDP_WB_2_CSC_COMP1_PRECLAMP_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_WB_2_CSC_COMP1_PRECLAMP_ADDR,v)
#define HWIO_MMSS_MDP_WB_2_CSC_COMP1_PRECLAMP_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_WB_2_CSC_COMP1_PRECLAMP_ADDR,m,v,HWIO_MMSS_MDP_WB_2_CSC_COMP1_PRECLAMP_IN)
#define HWIO_MMSS_MDP_WB_2_CSC_COMP1_PRECLAMP_LOW_BMSK                                0xff00
#define HWIO_MMSS_MDP_WB_2_CSC_COMP1_PRECLAMP_LOW_SHFT                                   0x8
#define HWIO_MMSS_MDP_WB_2_CSC_COMP1_PRECLAMP_HIGH_BMSK                                 0xff
#define HWIO_MMSS_MDP_WB_2_CSC_COMP1_PRECLAMP_HIGH_SHFT                                  0x0

#define HWIO_MMSS_MDP_WB_2_CSC_COMP2_PRECLAMP_ADDR                                (MMSS_MDP_WB_2_REG_BASE      + 0x0000027c)
#define HWIO_MMSS_MDP_WB_2_CSC_COMP2_PRECLAMP_RMSK                                    0xffff
#define HWIO_MMSS_MDP_WB_2_CSC_COMP2_PRECLAMP_IN          \
        in_dword_masked(HWIO_MMSS_MDP_WB_2_CSC_COMP2_PRECLAMP_ADDR, HWIO_MMSS_MDP_WB_2_CSC_COMP2_PRECLAMP_RMSK)
#define HWIO_MMSS_MDP_WB_2_CSC_COMP2_PRECLAMP_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_WB_2_CSC_COMP2_PRECLAMP_ADDR, m)
#define HWIO_MMSS_MDP_WB_2_CSC_COMP2_PRECLAMP_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_WB_2_CSC_COMP2_PRECLAMP_ADDR,v)
#define HWIO_MMSS_MDP_WB_2_CSC_COMP2_PRECLAMP_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_WB_2_CSC_COMP2_PRECLAMP_ADDR,m,v,HWIO_MMSS_MDP_WB_2_CSC_COMP2_PRECLAMP_IN)
#define HWIO_MMSS_MDP_WB_2_CSC_COMP2_PRECLAMP_LOW_BMSK                                0xff00
#define HWIO_MMSS_MDP_WB_2_CSC_COMP2_PRECLAMP_LOW_SHFT                                   0x8
#define HWIO_MMSS_MDP_WB_2_CSC_COMP2_PRECLAMP_HIGH_BMSK                                 0xff
#define HWIO_MMSS_MDP_WB_2_CSC_COMP2_PRECLAMP_HIGH_SHFT                                  0x0

#define HWIO_MMSS_MDP_WB_2_CSC_COMP0_POSTCLAMP_ADDR                               (MMSS_MDP_WB_2_REG_BASE      + 0x00000280)
#define HWIO_MMSS_MDP_WB_2_CSC_COMP0_POSTCLAMP_RMSK                                   0xffff
#define HWIO_MMSS_MDP_WB_2_CSC_COMP0_POSTCLAMP_IN          \
        in_dword_masked(HWIO_MMSS_MDP_WB_2_CSC_COMP0_POSTCLAMP_ADDR, HWIO_MMSS_MDP_WB_2_CSC_COMP0_POSTCLAMP_RMSK)
#define HWIO_MMSS_MDP_WB_2_CSC_COMP0_POSTCLAMP_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_WB_2_CSC_COMP0_POSTCLAMP_ADDR, m)
#define HWIO_MMSS_MDP_WB_2_CSC_COMP0_POSTCLAMP_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_WB_2_CSC_COMP0_POSTCLAMP_ADDR,v)
#define HWIO_MMSS_MDP_WB_2_CSC_COMP0_POSTCLAMP_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_WB_2_CSC_COMP0_POSTCLAMP_ADDR,m,v,HWIO_MMSS_MDP_WB_2_CSC_COMP0_POSTCLAMP_IN)
#define HWIO_MMSS_MDP_WB_2_CSC_COMP0_POSTCLAMP_LOW_BMSK                               0xff00
#define HWIO_MMSS_MDP_WB_2_CSC_COMP0_POSTCLAMP_LOW_SHFT                                  0x8
#define HWIO_MMSS_MDP_WB_2_CSC_COMP0_POSTCLAMP_HIGH_BMSK                                0xff
#define HWIO_MMSS_MDP_WB_2_CSC_COMP0_POSTCLAMP_HIGH_SHFT                                 0x0

#define HWIO_MMSS_MDP_WB_2_CSC_COMP1_POSTCLAMP_ADDR                               (MMSS_MDP_WB_2_REG_BASE      + 0x00000284)
#define HWIO_MMSS_MDP_WB_2_CSC_COMP1_POSTCLAMP_RMSK                                   0xffff
#define HWIO_MMSS_MDP_WB_2_CSC_COMP1_POSTCLAMP_IN          \
        in_dword_masked(HWIO_MMSS_MDP_WB_2_CSC_COMP1_POSTCLAMP_ADDR, HWIO_MMSS_MDP_WB_2_CSC_COMP1_POSTCLAMP_RMSK)
#define HWIO_MMSS_MDP_WB_2_CSC_COMP1_POSTCLAMP_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_WB_2_CSC_COMP1_POSTCLAMP_ADDR, m)
#define HWIO_MMSS_MDP_WB_2_CSC_COMP1_POSTCLAMP_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_WB_2_CSC_COMP1_POSTCLAMP_ADDR,v)
#define HWIO_MMSS_MDP_WB_2_CSC_COMP1_POSTCLAMP_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_WB_2_CSC_COMP1_POSTCLAMP_ADDR,m,v,HWIO_MMSS_MDP_WB_2_CSC_COMP1_POSTCLAMP_IN)
#define HWIO_MMSS_MDP_WB_2_CSC_COMP1_POSTCLAMP_LOW_BMSK                               0xff00
#define HWIO_MMSS_MDP_WB_2_CSC_COMP1_POSTCLAMP_LOW_SHFT                                  0x8
#define HWIO_MMSS_MDP_WB_2_CSC_COMP1_POSTCLAMP_HIGH_BMSK                                0xff
#define HWIO_MMSS_MDP_WB_2_CSC_COMP1_POSTCLAMP_HIGH_SHFT                                 0x0

#define HWIO_MMSS_MDP_WB_2_CSC_COMP2_POSTCLAMP_ADDR                               (MMSS_MDP_WB_2_REG_BASE      + 0x00000288)
#define HWIO_MMSS_MDP_WB_2_CSC_COMP2_POSTCLAMP_RMSK                                   0xffff
#define HWIO_MMSS_MDP_WB_2_CSC_COMP2_POSTCLAMP_IN          \
        in_dword_masked(HWIO_MMSS_MDP_WB_2_CSC_COMP2_POSTCLAMP_ADDR, HWIO_MMSS_MDP_WB_2_CSC_COMP2_POSTCLAMP_RMSK)
#define HWIO_MMSS_MDP_WB_2_CSC_COMP2_POSTCLAMP_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_WB_2_CSC_COMP2_POSTCLAMP_ADDR, m)
#define HWIO_MMSS_MDP_WB_2_CSC_COMP2_POSTCLAMP_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_WB_2_CSC_COMP2_POSTCLAMP_ADDR,v)
#define HWIO_MMSS_MDP_WB_2_CSC_COMP2_POSTCLAMP_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_WB_2_CSC_COMP2_POSTCLAMP_ADDR,m,v,HWIO_MMSS_MDP_WB_2_CSC_COMP2_POSTCLAMP_IN)
#define HWIO_MMSS_MDP_WB_2_CSC_COMP2_POSTCLAMP_LOW_BMSK                               0xff00
#define HWIO_MMSS_MDP_WB_2_CSC_COMP2_POSTCLAMP_LOW_SHFT                                  0x8
#define HWIO_MMSS_MDP_WB_2_CSC_COMP2_POSTCLAMP_HIGH_BMSK                                0xff
#define HWIO_MMSS_MDP_WB_2_CSC_COMP2_POSTCLAMP_HIGH_SHFT                                 0x0

#define HWIO_MMSS_MDP_WB_2_CSC_COMP0_PREBIAS_ADDR                                 (MMSS_MDP_WB_2_REG_BASE      + 0x0000028c)
#define HWIO_MMSS_MDP_WB_2_CSC_COMP0_PREBIAS_RMSK                                      0x1ff
#define HWIO_MMSS_MDP_WB_2_CSC_COMP0_PREBIAS_IN          \
        in_dword_masked(HWIO_MMSS_MDP_WB_2_CSC_COMP0_PREBIAS_ADDR, HWIO_MMSS_MDP_WB_2_CSC_COMP0_PREBIAS_RMSK)
#define HWIO_MMSS_MDP_WB_2_CSC_COMP0_PREBIAS_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_WB_2_CSC_COMP0_PREBIAS_ADDR, m)
#define HWIO_MMSS_MDP_WB_2_CSC_COMP0_PREBIAS_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_WB_2_CSC_COMP0_PREBIAS_ADDR,v)
#define HWIO_MMSS_MDP_WB_2_CSC_COMP0_PREBIAS_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_WB_2_CSC_COMP0_PREBIAS_ADDR,m,v,HWIO_MMSS_MDP_WB_2_CSC_COMP0_PREBIAS_IN)
#define HWIO_MMSS_MDP_WB_2_CSC_COMP0_PREBIAS_VALUE_BMSK                                0x1ff
#define HWIO_MMSS_MDP_WB_2_CSC_COMP0_PREBIAS_VALUE_SHFT                                  0x0

#define HWIO_MMSS_MDP_WB_2_CSC_COMP1_PREBIAS_ADDR                                 (MMSS_MDP_WB_2_REG_BASE      + 0x00000290)
#define HWIO_MMSS_MDP_WB_2_CSC_COMP1_PREBIAS_RMSK                                      0x1ff
#define HWIO_MMSS_MDP_WB_2_CSC_COMP1_PREBIAS_IN          \
        in_dword_masked(HWIO_MMSS_MDP_WB_2_CSC_COMP1_PREBIAS_ADDR, HWIO_MMSS_MDP_WB_2_CSC_COMP1_PREBIAS_RMSK)
#define HWIO_MMSS_MDP_WB_2_CSC_COMP1_PREBIAS_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_WB_2_CSC_COMP1_PREBIAS_ADDR, m)
#define HWIO_MMSS_MDP_WB_2_CSC_COMP1_PREBIAS_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_WB_2_CSC_COMP1_PREBIAS_ADDR,v)
#define HWIO_MMSS_MDP_WB_2_CSC_COMP1_PREBIAS_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_WB_2_CSC_COMP1_PREBIAS_ADDR,m,v,HWIO_MMSS_MDP_WB_2_CSC_COMP1_PREBIAS_IN)
#define HWIO_MMSS_MDP_WB_2_CSC_COMP1_PREBIAS_VALUE_BMSK                                0x1ff
#define HWIO_MMSS_MDP_WB_2_CSC_COMP1_PREBIAS_VALUE_SHFT                                  0x0

#define HWIO_MMSS_MDP_WB_2_CSC_COMP2_PREBIAS_ADDR                                 (MMSS_MDP_WB_2_REG_BASE      + 0x00000294)
#define HWIO_MMSS_MDP_WB_2_CSC_COMP2_PREBIAS_RMSK                                      0x1ff
#define HWIO_MMSS_MDP_WB_2_CSC_COMP2_PREBIAS_IN          \
        in_dword_masked(HWIO_MMSS_MDP_WB_2_CSC_COMP2_PREBIAS_ADDR, HWIO_MMSS_MDP_WB_2_CSC_COMP2_PREBIAS_RMSK)
#define HWIO_MMSS_MDP_WB_2_CSC_COMP2_PREBIAS_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_WB_2_CSC_COMP2_PREBIAS_ADDR, m)
#define HWIO_MMSS_MDP_WB_2_CSC_COMP2_PREBIAS_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_WB_2_CSC_COMP2_PREBIAS_ADDR,v)
#define HWIO_MMSS_MDP_WB_2_CSC_COMP2_PREBIAS_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_WB_2_CSC_COMP2_PREBIAS_ADDR,m,v,HWIO_MMSS_MDP_WB_2_CSC_COMP2_PREBIAS_IN)
#define HWIO_MMSS_MDP_WB_2_CSC_COMP2_PREBIAS_VALUE_BMSK                                0x1ff
#define HWIO_MMSS_MDP_WB_2_CSC_COMP2_PREBIAS_VALUE_SHFT                                  0x0

#define HWIO_MMSS_MDP_WB_2_CSC_COMP0_POSTBIAS_ADDR                                (MMSS_MDP_WB_2_REG_BASE      + 0x00000298)
#define HWIO_MMSS_MDP_WB_2_CSC_COMP0_POSTBIAS_RMSK                                     0x1ff
#define HWIO_MMSS_MDP_WB_2_CSC_COMP0_POSTBIAS_IN          \
        in_dword_masked(HWIO_MMSS_MDP_WB_2_CSC_COMP0_POSTBIAS_ADDR, HWIO_MMSS_MDP_WB_2_CSC_COMP0_POSTBIAS_RMSK)
#define HWIO_MMSS_MDP_WB_2_CSC_COMP0_POSTBIAS_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_WB_2_CSC_COMP0_POSTBIAS_ADDR, m)
#define HWIO_MMSS_MDP_WB_2_CSC_COMP0_POSTBIAS_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_WB_2_CSC_COMP0_POSTBIAS_ADDR,v)
#define HWIO_MMSS_MDP_WB_2_CSC_COMP0_POSTBIAS_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_WB_2_CSC_COMP0_POSTBIAS_ADDR,m,v,HWIO_MMSS_MDP_WB_2_CSC_COMP0_POSTBIAS_IN)
#define HWIO_MMSS_MDP_WB_2_CSC_COMP0_POSTBIAS_VALUE_BMSK                               0x1ff
#define HWIO_MMSS_MDP_WB_2_CSC_COMP0_POSTBIAS_VALUE_SHFT                                 0x0

#define HWIO_MMSS_MDP_WB_2_CSC_COMP1_POSTBIAS_ADDR                                (MMSS_MDP_WB_2_REG_BASE      + 0x0000029c)
#define HWIO_MMSS_MDP_WB_2_CSC_COMP1_POSTBIAS_RMSK                                     0x1ff
#define HWIO_MMSS_MDP_WB_2_CSC_COMP1_POSTBIAS_IN          \
        in_dword_masked(HWIO_MMSS_MDP_WB_2_CSC_COMP1_POSTBIAS_ADDR, HWIO_MMSS_MDP_WB_2_CSC_COMP1_POSTBIAS_RMSK)
#define HWIO_MMSS_MDP_WB_2_CSC_COMP1_POSTBIAS_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_WB_2_CSC_COMP1_POSTBIAS_ADDR, m)
#define HWIO_MMSS_MDP_WB_2_CSC_COMP1_POSTBIAS_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_WB_2_CSC_COMP1_POSTBIAS_ADDR,v)
#define HWIO_MMSS_MDP_WB_2_CSC_COMP1_POSTBIAS_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_WB_2_CSC_COMP1_POSTBIAS_ADDR,m,v,HWIO_MMSS_MDP_WB_2_CSC_COMP1_POSTBIAS_IN)
#define HWIO_MMSS_MDP_WB_2_CSC_COMP1_POSTBIAS_VALUE_BMSK                               0x1ff
#define HWIO_MMSS_MDP_WB_2_CSC_COMP1_POSTBIAS_VALUE_SHFT                                 0x0

#define HWIO_MMSS_MDP_WB_2_CSC_COMP2_POSTBIAS_ADDR                                (MMSS_MDP_WB_2_REG_BASE      + 0x000002a0)
#define HWIO_MMSS_MDP_WB_2_CSC_COMP2_POSTBIAS_RMSK                                     0x1ff
#define HWIO_MMSS_MDP_WB_2_CSC_COMP2_POSTBIAS_IN          \
        in_dword_masked(HWIO_MMSS_MDP_WB_2_CSC_COMP2_POSTBIAS_ADDR, HWIO_MMSS_MDP_WB_2_CSC_COMP2_POSTBIAS_RMSK)
#define HWIO_MMSS_MDP_WB_2_CSC_COMP2_POSTBIAS_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_WB_2_CSC_COMP2_POSTBIAS_ADDR, m)
#define HWIO_MMSS_MDP_WB_2_CSC_COMP2_POSTBIAS_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_WB_2_CSC_COMP2_POSTBIAS_ADDR,v)
#define HWIO_MMSS_MDP_WB_2_CSC_COMP2_POSTBIAS_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_WB_2_CSC_COMP2_POSTBIAS_ADDR,m,v,HWIO_MMSS_MDP_WB_2_CSC_COMP2_POSTBIAS_IN)
#define HWIO_MMSS_MDP_WB_2_CSC_COMP2_POSTBIAS_VALUE_BMSK                               0x1ff
#define HWIO_MMSS_MDP_WB_2_CSC_COMP2_POSTBIAS_VALUE_SHFT                                 0x0

#define HWIO_MMSS_MDP_WB_2_DST_ADDR_SW_STATUS_ADDR                                (MMSS_MDP_WB_2_REG_BASE      + 0x000002b0)
#define HWIO_MMSS_MDP_WB_2_DST_ADDR_SW_STATUS_RMSK                                       0x1
#define HWIO_MMSS_MDP_WB_2_DST_ADDR_SW_STATUS_IN          \
        in_dword_masked(HWIO_MMSS_MDP_WB_2_DST_ADDR_SW_STATUS_ADDR, HWIO_MMSS_MDP_WB_2_DST_ADDR_SW_STATUS_RMSK)
#define HWIO_MMSS_MDP_WB_2_DST_ADDR_SW_STATUS_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_WB_2_DST_ADDR_SW_STATUS_ADDR, m)
#define HWIO_MMSS_MDP_WB_2_DST_ADDR_SW_STATUS_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_WB_2_DST_ADDR_SW_STATUS_ADDR,v)
#define HWIO_MMSS_MDP_WB_2_DST_ADDR_SW_STATUS_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_WB_2_DST_ADDR_SW_STATUS_ADDR,m,v,HWIO_MMSS_MDP_WB_2_DST_ADDR_SW_STATUS_IN)
#define HWIO_MMSS_MDP_WB_2_DST_ADDR_SW_STATUS_DST_ADDR_CP_BMSK                           0x1
#define HWIO_MMSS_MDP_WB_2_DST_ADDR_SW_STATUS_DST_ADDR_CP_SHFT                           0x0

#define HWIO_MMSS_MDP_WB_2_CDP_CNTL_ADDR                                          (MMSS_MDP_WB_2_REG_BASE      + 0x000002b4)
#define HWIO_MMSS_MDP_WB_2_CDP_CNTL_RMSK                                                 0xb
#define HWIO_MMSS_MDP_WB_2_CDP_CNTL_IN          \
        in_dword_masked(HWIO_MMSS_MDP_WB_2_CDP_CNTL_ADDR, HWIO_MMSS_MDP_WB_2_CDP_CNTL_RMSK)
#define HWIO_MMSS_MDP_WB_2_CDP_CNTL_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_WB_2_CDP_CNTL_ADDR, m)
#define HWIO_MMSS_MDP_WB_2_CDP_CNTL_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_WB_2_CDP_CNTL_ADDR,v)
#define HWIO_MMSS_MDP_WB_2_CDP_CNTL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_WB_2_CDP_CNTL_ADDR,m,v,HWIO_MMSS_MDP_WB_2_CDP_CNTL_IN)
#define HWIO_MMSS_MDP_WB_2_CDP_CNTL_PRELOAD_ADDR_AHEAD_CNT_BMSK                          0x8
#define HWIO_MMSS_MDP_WB_2_CDP_CNTL_PRELOAD_ADDR_AHEAD_CNT_SHFT                          0x3
#define HWIO_MMSS_MDP_WB_2_CDP_CNTL_UBWC_META_CDP_EN_BMSK                                0x2
#define HWIO_MMSS_MDP_WB_2_CDP_CNTL_UBWC_META_CDP_EN_SHFT                                0x1
#define HWIO_MMSS_MDP_WB_2_CDP_CNTL_CDP_EN_BMSK                                          0x1
#define HWIO_MMSS_MDP_WB_2_CDP_CNTL_CDP_EN_SHFT                                          0x0

#define HWIO_MMSS_MDP_WB_2_STATUS_ADDR                                            (MMSS_MDP_WB_2_REG_BASE      + 0x000002b8)
#define HWIO_MMSS_MDP_WB_2_STATUS_RMSK                                                   0x1
#define HWIO_MMSS_MDP_WB_2_STATUS_IN          \
        in_dword_masked(HWIO_MMSS_MDP_WB_2_STATUS_ADDR, HWIO_MMSS_MDP_WB_2_STATUS_RMSK)
#define HWIO_MMSS_MDP_WB_2_STATUS_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_WB_2_STATUS_ADDR, m)
#define HWIO_MMSS_MDP_WB_2_STATUS_UBWC_IDLE_BMSK                                         0x1
#define HWIO_MMSS_MDP_WB_2_STATUS_UBWC_IDLE_SHFT                                         0x0

#define HWIO_MMSS_MDP_WB_2_UBWC_ERROR_STATUS_ADDR                                 (MMSS_MDP_WB_2_REG_BASE      + 0x000002bc)
#define HWIO_MMSS_MDP_WB_2_UBWC_ERROR_STATUS_RMSK                                 0x80ff00ff
#define HWIO_MMSS_MDP_WB_2_UBWC_ERROR_STATUS_IN          \
        in_dword_masked(HWIO_MMSS_MDP_WB_2_UBWC_ERROR_STATUS_ADDR, HWIO_MMSS_MDP_WB_2_UBWC_ERROR_STATUS_RMSK)
#define HWIO_MMSS_MDP_WB_2_UBWC_ERROR_STATUS_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_WB_2_UBWC_ERROR_STATUS_ADDR, m)
#define HWIO_MMSS_MDP_WB_2_UBWC_ERROR_STATUS_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_WB_2_UBWC_ERROR_STATUS_ADDR,v)
#define HWIO_MMSS_MDP_WB_2_UBWC_ERROR_STATUS_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_WB_2_UBWC_ERROR_STATUS_ADDR,m,v,HWIO_MMSS_MDP_WB_2_UBWC_ERROR_STATUS_IN)
#define HWIO_MMSS_MDP_WB_2_UBWC_ERROR_STATUS_CODE_CLEAR_BMSK                      0x80000000
#define HWIO_MMSS_MDP_WB_2_UBWC_ERROR_STATUS_CODE_CLEAR_SHFT                            0x1f
#define HWIO_MMSS_MDP_WB_2_UBWC_ERROR_STATUS_ERROR_COUNT_BMSK                       0xff0000
#define HWIO_MMSS_MDP_WB_2_UBWC_ERROR_STATUS_ERROR_COUNT_SHFT                           0x10
#define HWIO_MMSS_MDP_WB_2_UBWC_ERROR_STATUS_CODE_BMSK                                  0xff
#define HWIO_MMSS_MDP_WB_2_UBWC_ERROR_STATUS_CODE_SHFT                                   0x0

#define HWIO_MMSS_MDP_WB_2_OUT_IMG_SIZE_ADDR                                      (MMSS_MDP_WB_2_REG_BASE      + 0x000002c0)
#define HWIO_MMSS_MDP_WB_2_OUT_IMG_SIZE_RMSK                                      0xffffffff
#define HWIO_MMSS_MDP_WB_2_OUT_IMG_SIZE_IN          \
        in_dword_masked(HWIO_MMSS_MDP_WB_2_OUT_IMG_SIZE_ADDR, HWIO_MMSS_MDP_WB_2_OUT_IMG_SIZE_RMSK)
#define HWIO_MMSS_MDP_WB_2_OUT_IMG_SIZE_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_WB_2_OUT_IMG_SIZE_ADDR, m)
#define HWIO_MMSS_MDP_WB_2_OUT_IMG_SIZE_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_WB_2_OUT_IMG_SIZE_ADDR,v)
#define HWIO_MMSS_MDP_WB_2_OUT_IMG_SIZE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_WB_2_OUT_IMG_SIZE_ADDR,m,v,HWIO_MMSS_MDP_WB_2_OUT_IMG_SIZE_IN)
#define HWIO_MMSS_MDP_WB_2_OUT_IMG_SIZE_IMG_H_BMSK                                0xffff0000
#define HWIO_MMSS_MDP_WB_2_OUT_IMG_SIZE_IMG_H_SHFT                                      0x10
#define HWIO_MMSS_MDP_WB_2_OUT_IMG_SIZE_IMG_W_BMSK                                    0xffff
#define HWIO_MMSS_MDP_WB_2_OUT_IMG_SIZE_IMG_W_SHFT                                       0x0

#define HWIO_MMSS_MDP_WB_2_OUT_XY_ADDR                                            (MMSS_MDP_WB_2_REG_BASE      + 0x000002c4)
#define HWIO_MMSS_MDP_WB_2_OUT_XY_RMSK                                            0xffffffff
#define HWIO_MMSS_MDP_WB_2_OUT_XY_IN          \
        in_dword_masked(HWIO_MMSS_MDP_WB_2_OUT_XY_ADDR, HWIO_MMSS_MDP_WB_2_OUT_XY_RMSK)
#define HWIO_MMSS_MDP_WB_2_OUT_XY_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_WB_2_OUT_XY_ADDR, m)
#define HWIO_MMSS_MDP_WB_2_OUT_XY_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_WB_2_OUT_XY_ADDR,v)
#define HWIO_MMSS_MDP_WB_2_OUT_XY_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_WB_2_OUT_XY_ADDR,m,v,HWIO_MMSS_MDP_WB_2_OUT_XY_IN)
#define HWIO_MMSS_MDP_WB_2_OUT_XY_DST_Y_BMSK                                      0xffff0000
#define HWIO_MMSS_MDP_WB_2_OUT_XY_DST_Y_SHFT                                            0x10
#define HWIO_MMSS_MDP_WB_2_OUT_XY_DST_X_BMSK                                          0xffff
#define HWIO_MMSS_MDP_WB_2_OUT_XY_DST_X_SHFT                                             0x0

/*----------------------------------------------------------------------------
 * MODULE: MMSS_MDP_INTF_0
 *--------------------------------------------------------------------------*/

#define HWIO_MMSS_MDP_INTF_0_TIMING_ENGINE_EN_ADDR                                         (MMSS_MDP_INTF_0_REG_BASE      + 0x00000000)
#define HWIO_MMSS_MDP_INTF_0_TIMING_ENGINE_EN_RMSK                                                0x3
#define HWIO_MMSS_MDP_INTF_0_TIMING_ENGINE_EN_IN          \
        in_dword_masked(HWIO_MMSS_MDP_INTF_0_TIMING_ENGINE_EN_ADDR, HWIO_MMSS_MDP_INTF_0_TIMING_ENGINE_EN_RMSK)
#define HWIO_MMSS_MDP_INTF_0_TIMING_ENGINE_EN_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_INTF_0_TIMING_ENGINE_EN_ADDR, m)
#define HWIO_MMSS_MDP_INTF_0_TIMING_ENGINE_EN_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_INTF_0_TIMING_ENGINE_EN_ADDR,v)
#define HWIO_MMSS_MDP_INTF_0_TIMING_ENGINE_EN_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_INTF_0_TIMING_ENGINE_EN_ADDR,m,v,HWIO_MMSS_MDP_INTF_0_TIMING_ENGINE_EN_IN)
#define HWIO_MMSS_MDP_INTF_0_TIMING_ENGINE_EN_OSYNC_LOCK_BMSK                                     0x2
#define HWIO_MMSS_MDP_INTF_0_TIMING_ENGINE_EN_OSYNC_LOCK_SHFT                                     0x1
#define HWIO_MMSS_MDP_INTF_0_TIMING_ENGINE_EN_EN_BMSK                                             0x1
#define HWIO_MMSS_MDP_INTF_0_TIMING_ENGINE_EN_EN_SHFT                                             0x0

#define HWIO_MMSS_MDP_INTF_0_INTF_CONFIG_ADDR                                              (MMSS_MDP_INTF_0_REG_BASE      + 0x00000004)
#define HWIO_MMSS_MDP_INTF_0_INTF_CONFIG_RMSK                                              0xfff7bfff
#define HWIO_MMSS_MDP_INTF_0_INTF_CONFIG_IN          \
        in_dword_masked(HWIO_MMSS_MDP_INTF_0_INTF_CONFIG_ADDR, HWIO_MMSS_MDP_INTF_0_INTF_CONFIG_RMSK)
#define HWIO_MMSS_MDP_INTF_0_INTF_CONFIG_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_INTF_0_INTF_CONFIG_ADDR, m)
#define HWIO_MMSS_MDP_INTF_0_INTF_CONFIG_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_INTF_0_INTF_CONFIG_ADDR,v)
#define HWIO_MMSS_MDP_INTF_0_INTF_CONFIG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_INTF_0_INTF_CONFIG_ADDR,m,v,HWIO_MMSS_MDP_INTF_0_INTF_CONFIG_IN)
#define HWIO_MMSS_MDP_INTF_0_INTF_CONFIG_PROG_FETCH_START_EN_BMSK                          0x80000000
#define HWIO_MMSS_MDP_INTF_0_INTF_CONFIG_PROG_FETCH_START_EN_SHFT                                0x1f
#define HWIO_MMSS_MDP_INTF_0_INTF_CONFIG_ACTIVE_V_EN_BMSK                                  0x40000000
#define HWIO_MMSS_MDP_INTF_0_INTF_CONFIG_ACTIVE_V_EN_SHFT                                        0x1e
#define HWIO_MMSS_MDP_INTF_0_INTF_CONFIG_ACTIVE_H_EN_BMSK                                  0x20000000
#define HWIO_MMSS_MDP_INTF_0_INTF_CONFIG_ACTIVE_H_EN_SHFT                                        0x1d
#define HWIO_MMSS_MDP_INTF_0_INTF_CONFIG_VSYNC_INTERRUPT_MODE_BMSK                         0x10000000
#define HWIO_MMSS_MDP_INTF_0_INTF_CONFIG_VSYNC_INTERRUPT_MODE_SHFT                               0x1c
#define HWIO_MMSS_MDP_INTF_0_INTF_CONFIG_REPEAT_PIXEL_MODE_BMSK                             0xf000000
#define HWIO_MMSS_MDP_INTF_0_INTF_CONFIG_REPEAT_PIXEL_MODE_SHFT                                  0x18
#define HWIO_MMSS_MDP_INTF_0_INTF_CONFIG_DSI_VIDEO_STOP_MODE_BMSK                            0x800000
#define HWIO_MMSS_MDP_INTF_0_INTF_CONFIG_DSI_VIDEO_STOP_MODE_SHFT                                0x17
#define HWIO_MMSS_MDP_INTF_0_INTF_CONFIG_VBLANK_END_EN_BMSK                                  0x400000
#define HWIO_MMSS_MDP_INTF_0_INTF_CONFIG_VBLANK_END_EN_SHFT                                      0x16
#define HWIO_MMSS_MDP_INTF_0_INTF_CONFIG_CHROMA_DWN_SAMPLE_H_MTHD_BMSK                       0x200000
#define HWIO_MMSS_MDP_INTF_0_INTF_CONFIG_CHROMA_DWN_SAMPLE_H_MTHD_SHFT                           0x15
#define HWIO_MMSS_MDP_INTF_0_INTF_CONFIG_CHROMA_DWN_SAMPLE_EN_BMSK                           0x100000
#define HWIO_MMSS_MDP_INTF_0_INTF_CONFIG_CHROMA_DWN_SAMPLE_EN_SHFT                               0x14
#define HWIO_MMSS_MDP_INTF_0_INTF_CONFIG_CSC_DST_DATA_FORMAT_BMSK                             0x40000
#define HWIO_MMSS_MDP_INTF_0_INTF_CONFIG_CSC_DST_DATA_FORMAT_SHFT                                0x12
#define HWIO_MMSS_MDP_INTF_0_INTF_CONFIG_CSC_SRC_DATA_FORMAT_BMSK                             0x20000
#define HWIO_MMSS_MDP_INTF_0_INTF_CONFIG_CSC_SRC_DATA_FORMAT_SHFT                                0x11
#define HWIO_MMSS_MDP_INTF_0_INTF_CONFIG_CSC_EN_BMSK                                          0x10000
#define HWIO_MMSS_MDP_INTF_0_INTF_CONFIG_CSC_EN_SHFT                                             0x10
#define HWIO_MMSS_MDP_INTF_0_INTF_CONFIG_DEFLICKER_EN_BMSK                                     0x8000
#define HWIO_MMSS_MDP_INTF_0_INTF_CONFIG_DEFLICKER_EN_SHFT                                        0xf
#define HWIO_MMSS_MDP_INTF_0_INTF_CONFIG_NIBBLE_SWAP_EN_BMSK                                   0x3800
#define HWIO_MMSS_MDP_INTF_0_INTF_CONFIG_NIBBLE_SWAP_EN_SHFT                                      0xb
#define HWIO_MMSS_MDP_INTF_0_INTF_CONFIG_PACK_ALIGN_BMSK                                        0x400
#define HWIO_MMSS_MDP_INTF_0_INTF_CONFIG_PACK_ALIGN_SHFT                                          0xa
#define HWIO_MMSS_MDP_INTF_0_INTF_CONFIG_PACK_422_BMSK                                          0x300
#define HWIO_MMSS_MDP_INTF_0_INTF_CONFIG_PACK_422_SHFT                                            0x8
#define HWIO_MMSS_MDP_INTF_0_INTF_CONFIG_EDP_PSR_OVERRIDE_EN_BMSK                                0x80
#define HWIO_MMSS_MDP_INTF_0_INTF_CONFIG_EDP_PSR_OVERRIDE_EN_SHFT                                 0x7
#define HWIO_MMSS_MDP_INTF_0_INTF_CONFIG_OUT_MODE_BMSK                                           0x70
#define HWIO_MMSS_MDP_INTF_0_INTF_CONFIG_OUT_MODE_SHFT                                            0x4
#define HWIO_MMSS_MDP_INTF_0_INTF_CONFIG_BORDER_ENABLE_BMSK                                       0x8
#define HWIO_MMSS_MDP_INTF_0_INTF_CONFIG_BORDER_ENABLE_SHFT                                       0x3
#define HWIO_MMSS_MDP_INTF_0_INTF_CONFIG_INTERLACE_INIT_SEL_BMSK                                  0x4
#define HWIO_MMSS_MDP_INTF_0_INTF_CONFIG_INTERLACE_INIT_SEL_SHFT                                  0x2
#define HWIO_MMSS_MDP_INTF_0_INTF_CONFIG_REPEAT_PIXEL_BMSK                                        0x2
#define HWIO_MMSS_MDP_INTF_0_INTF_CONFIG_REPEAT_PIXEL_SHFT                                        0x1
#define HWIO_MMSS_MDP_INTF_0_INTF_CONFIG_INTERLACE_MODE_BMSK                                      0x1
#define HWIO_MMSS_MDP_INTF_0_INTF_CONFIG_INTERLACE_MODE_SHFT                                      0x0

#define HWIO_MMSS_MDP_INTF_0_HSYNC_CTL_ADDR                                                (MMSS_MDP_INTF_0_REG_BASE      + 0x00000008)
#define HWIO_MMSS_MDP_INTF_0_HSYNC_CTL_RMSK                                                0xffffffff
#define HWIO_MMSS_MDP_INTF_0_HSYNC_CTL_IN          \
        in_dword_masked(HWIO_MMSS_MDP_INTF_0_HSYNC_CTL_ADDR, HWIO_MMSS_MDP_INTF_0_HSYNC_CTL_RMSK)
#define HWIO_MMSS_MDP_INTF_0_HSYNC_CTL_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_INTF_0_HSYNC_CTL_ADDR, m)
#define HWIO_MMSS_MDP_INTF_0_HSYNC_CTL_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_INTF_0_HSYNC_CTL_ADDR,v)
#define HWIO_MMSS_MDP_INTF_0_HSYNC_CTL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_INTF_0_HSYNC_CTL_ADDR,m,v,HWIO_MMSS_MDP_INTF_0_HSYNC_CTL_IN)
#define HWIO_MMSS_MDP_INTF_0_HSYNC_CTL_HSYNC_PERIOD_BMSK                                   0xffff0000
#define HWIO_MMSS_MDP_INTF_0_HSYNC_CTL_HSYNC_PERIOD_SHFT                                         0x10
#define HWIO_MMSS_MDP_INTF_0_HSYNC_CTL_PULSE_WIDTH_BMSK                                        0xffff
#define HWIO_MMSS_MDP_INTF_0_HSYNC_CTL_PULSE_WIDTH_SHFT                                           0x0

#define HWIO_MMSS_MDP_INTF_0_VSYNC_PERIOD_F0_ADDR                                          (MMSS_MDP_INTF_0_REG_BASE      + 0x0000000c)
#define HWIO_MMSS_MDP_INTF_0_VSYNC_PERIOD_F0_RMSK                                          0xffffffff
#define HWIO_MMSS_MDP_INTF_0_VSYNC_PERIOD_F0_IN          \
        in_dword_masked(HWIO_MMSS_MDP_INTF_0_VSYNC_PERIOD_F0_ADDR, HWIO_MMSS_MDP_INTF_0_VSYNC_PERIOD_F0_RMSK)
#define HWIO_MMSS_MDP_INTF_0_VSYNC_PERIOD_F0_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_INTF_0_VSYNC_PERIOD_F0_ADDR, m)
#define HWIO_MMSS_MDP_INTF_0_VSYNC_PERIOD_F0_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_INTF_0_VSYNC_PERIOD_F0_ADDR,v)
#define HWIO_MMSS_MDP_INTF_0_VSYNC_PERIOD_F0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_INTF_0_VSYNC_PERIOD_F0_ADDR,m,v,HWIO_MMSS_MDP_INTF_0_VSYNC_PERIOD_F0_IN)
#define HWIO_MMSS_MDP_INTF_0_VSYNC_PERIOD_F0_VSYNC_PERIOD_BMSK                             0xffffffff
#define HWIO_MMSS_MDP_INTF_0_VSYNC_PERIOD_F0_VSYNC_PERIOD_SHFT                                    0x0

#define HWIO_MMSS_MDP_INTF_0_VSYNC_PERIOD_F1_ADDR                                          (MMSS_MDP_INTF_0_REG_BASE      + 0x00000010)
#define HWIO_MMSS_MDP_INTF_0_VSYNC_PERIOD_F1_RMSK                                          0xffffffff
#define HWIO_MMSS_MDP_INTF_0_VSYNC_PERIOD_F1_IN          \
        in_dword_masked(HWIO_MMSS_MDP_INTF_0_VSYNC_PERIOD_F1_ADDR, HWIO_MMSS_MDP_INTF_0_VSYNC_PERIOD_F1_RMSK)
#define HWIO_MMSS_MDP_INTF_0_VSYNC_PERIOD_F1_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_INTF_0_VSYNC_PERIOD_F1_ADDR, m)
#define HWIO_MMSS_MDP_INTF_0_VSYNC_PERIOD_F1_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_INTF_0_VSYNC_PERIOD_F1_ADDR,v)
#define HWIO_MMSS_MDP_INTF_0_VSYNC_PERIOD_F1_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_INTF_0_VSYNC_PERIOD_F1_ADDR,m,v,HWIO_MMSS_MDP_INTF_0_VSYNC_PERIOD_F1_IN)
#define HWIO_MMSS_MDP_INTF_0_VSYNC_PERIOD_F1_VSYNC_PERIOD_BMSK                             0xffffffff
#define HWIO_MMSS_MDP_INTF_0_VSYNC_PERIOD_F1_VSYNC_PERIOD_SHFT                                    0x0

#define HWIO_MMSS_MDP_INTF_0_VSYNC_PULSE_WIDTH_F0_ADDR                                     (MMSS_MDP_INTF_0_REG_BASE      + 0x00000014)
#define HWIO_MMSS_MDP_INTF_0_VSYNC_PULSE_WIDTH_F0_RMSK                                     0xffffffff
#define HWIO_MMSS_MDP_INTF_0_VSYNC_PULSE_WIDTH_F0_IN          \
        in_dword_masked(HWIO_MMSS_MDP_INTF_0_VSYNC_PULSE_WIDTH_F0_ADDR, HWIO_MMSS_MDP_INTF_0_VSYNC_PULSE_WIDTH_F0_RMSK)
#define HWIO_MMSS_MDP_INTF_0_VSYNC_PULSE_WIDTH_F0_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_INTF_0_VSYNC_PULSE_WIDTH_F0_ADDR, m)
#define HWIO_MMSS_MDP_INTF_0_VSYNC_PULSE_WIDTH_F0_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_INTF_0_VSYNC_PULSE_WIDTH_F0_ADDR,v)
#define HWIO_MMSS_MDP_INTF_0_VSYNC_PULSE_WIDTH_F0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_INTF_0_VSYNC_PULSE_WIDTH_F0_ADDR,m,v,HWIO_MMSS_MDP_INTF_0_VSYNC_PULSE_WIDTH_F0_IN)
#define HWIO_MMSS_MDP_INTF_0_VSYNC_PULSE_WIDTH_F0_VSYNC_PERIOD_BMSK                        0xffffffff
#define HWIO_MMSS_MDP_INTF_0_VSYNC_PULSE_WIDTH_F0_VSYNC_PERIOD_SHFT                               0x0

#define HWIO_MMSS_MDP_INTF_0_VSYNC_PULSE_WIDTH_F1_ADDR                                     (MMSS_MDP_INTF_0_REG_BASE      + 0x00000018)
#define HWIO_MMSS_MDP_INTF_0_VSYNC_PULSE_WIDTH_F1_RMSK                                     0xffffffff
#define HWIO_MMSS_MDP_INTF_0_VSYNC_PULSE_WIDTH_F1_IN          \
        in_dword_masked(HWIO_MMSS_MDP_INTF_0_VSYNC_PULSE_WIDTH_F1_ADDR, HWIO_MMSS_MDP_INTF_0_VSYNC_PULSE_WIDTH_F1_RMSK)
#define HWIO_MMSS_MDP_INTF_0_VSYNC_PULSE_WIDTH_F1_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_INTF_0_VSYNC_PULSE_WIDTH_F1_ADDR, m)
#define HWIO_MMSS_MDP_INTF_0_VSYNC_PULSE_WIDTH_F1_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_INTF_0_VSYNC_PULSE_WIDTH_F1_ADDR,v)
#define HWIO_MMSS_MDP_INTF_0_VSYNC_PULSE_WIDTH_F1_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_INTF_0_VSYNC_PULSE_WIDTH_F1_ADDR,m,v,HWIO_MMSS_MDP_INTF_0_VSYNC_PULSE_WIDTH_F1_IN)
#define HWIO_MMSS_MDP_INTF_0_VSYNC_PULSE_WIDTH_F1_VSYNC_PERIOD_BMSK                        0xffffffff
#define HWIO_MMSS_MDP_INTF_0_VSYNC_PULSE_WIDTH_F1_VSYNC_PERIOD_SHFT                               0x0

#define HWIO_MMSS_MDP_INTF_0_DISPLAY_V_START_F0_ADDR                                       (MMSS_MDP_INTF_0_REG_BASE      + 0x0000001c)
#define HWIO_MMSS_MDP_INTF_0_DISPLAY_V_START_F0_RMSK                                       0xffffffff
#define HWIO_MMSS_MDP_INTF_0_DISPLAY_V_START_F0_IN          \
        in_dword_masked(HWIO_MMSS_MDP_INTF_0_DISPLAY_V_START_F0_ADDR, HWIO_MMSS_MDP_INTF_0_DISPLAY_V_START_F0_RMSK)
#define HWIO_MMSS_MDP_INTF_0_DISPLAY_V_START_F0_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_INTF_0_DISPLAY_V_START_F0_ADDR, m)
#define HWIO_MMSS_MDP_INTF_0_DISPLAY_V_START_F0_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_INTF_0_DISPLAY_V_START_F0_ADDR,v)
#define HWIO_MMSS_MDP_INTF_0_DISPLAY_V_START_F0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_INTF_0_DISPLAY_V_START_F0_ADDR,m,v,HWIO_MMSS_MDP_INTF_0_DISPLAY_V_START_F0_IN)
#define HWIO_MMSS_MDP_INTF_0_DISPLAY_V_START_F0_DISPLAY_START_Y_BMSK                       0xffffffff
#define HWIO_MMSS_MDP_INTF_0_DISPLAY_V_START_F0_DISPLAY_START_Y_SHFT                              0x0

#define HWIO_MMSS_MDP_INTF_0_DISPLAY_V_START_F1_ADDR                                       (MMSS_MDP_INTF_0_REG_BASE      + 0x00000020)
#define HWIO_MMSS_MDP_INTF_0_DISPLAY_V_START_F1_RMSK                                       0xffffffff
#define HWIO_MMSS_MDP_INTF_0_DISPLAY_V_START_F1_IN          \
        in_dword_masked(HWIO_MMSS_MDP_INTF_0_DISPLAY_V_START_F1_ADDR, HWIO_MMSS_MDP_INTF_0_DISPLAY_V_START_F1_RMSK)
#define HWIO_MMSS_MDP_INTF_0_DISPLAY_V_START_F1_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_INTF_0_DISPLAY_V_START_F1_ADDR, m)
#define HWIO_MMSS_MDP_INTF_0_DISPLAY_V_START_F1_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_INTF_0_DISPLAY_V_START_F1_ADDR,v)
#define HWIO_MMSS_MDP_INTF_0_DISPLAY_V_START_F1_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_INTF_0_DISPLAY_V_START_F1_ADDR,m,v,HWIO_MMSS_MDP_INTF_0_DISPLAY_V_START_F1_IN)
#define HWIO_MMSS_MDP_INTF_0_DISPLAY_V_START_F1_DISPLAY_START_Y_BMSK                       0xffffffff
#define HWIO_MMSS_MDP_INTF_0_DISPLAY_V_START_F1_DISPLAY_START_Y_SHFT                              0x0

#define HWIO_MMSS_MDP_INTF_0_DISPLAY_V_END_F0_ADDR                                         (MMSS_MDP_INTF_0_REG_BASE      + 0x00000024)
#define HWIO_MMSS_MDP_INTF_0_DISPLAY_V_END_F0_RMSK                                         0xffffffff
#define HWIO_MMSS_MDP_INTF_0_DISPLAY_V_END_F0_IN          \
        in_dword_masked(HWIO_MMSS_MDP_INTF_0_DISPLAY_V_END_F0_ADDR, HWIO_MMSS_MDP_INTF_0_DISPLAY_V_END_F0_RMSK)
#define HWIO_MMSS_MDP_INTF_0_DISPLAY_V_END_F0_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_INTF_0_DISPLAY_V_END_F0_ADDR, m)
#define HWIO_MMSS_MDP_INTF_0_DISPLAY_V_END_F0_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_INTF_0_DISPLAY_V_END_F0_ADDR,v)
#define HWIO_MMSS_MDP_INTF_0_DISPLAY_V_END_F0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_INTF_0_DISPLAY_V_END_F0_ADDR,m,v,HWIO_MMSS_MDP_INTF_0_DISPLAY_V_END_F0_IN)
#define HWIO_MMSS_MDP_INTF_0_DISPLAY_V_END_F0_DISPLAY_END_Y_BMSK                           0xffffffff
#define HWIO_MMSS_MDP_INTF_0_DISPLAY_V_END_F0_DISPLAY_END_Y_SHFT                                  0x0

#define HWIO_MMSS_MDP_INTF_0_DISPLAY_V_END_F1_ADDR                                         (MMSS_MDP_INTF_0_REG_BASE      + 0x00000028)
#define HWIO_MMSS_MDP_INTF_0_DISPLAY_V_END_F1_RMSK                                         0xffffffff
#define HWIO_MMSS_MDP_INTF_0_DISPLAY_V_END_F1_IN          \
        in_dword_masked(HWIO_MMSS_MDP_INTF_0_DISPLAY_V_END_F1_ADDR, HWIO_MMSS_MDP_INTF_0_DISPLAY_V_END_F1_RMSK)
#define HWIO_MMSS_MDP_INTF_0_DISPLAY_V_END_F1_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_INTF_0_DISPLAY_V_END_F1_ADDR, m)
#define HWIO_MMSS_MDP_INTF_0_DISPLAY_V_END_F1_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_INTF_0_DISPLAY_V_END_F1_ADDR,v)
#define HWIO_MMSS_MDP_INTF_0_DISPLAY_V_END_F1_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_INTF_0_DISPLAY_V_END_F1_ADDR,m,v,HWIO_MMSS_MDP_INTF_0_DISPLAY_V_END_F1_IN)
#define HWIO_MMSS_MDP_INTF_0_DISPLAY_V_END_F1_DISPLAY_END_Y_BMSK                           0xffffffff
#define HWIO_MMSS_MDP_INTF_0_DISPLAY_V_END_F1_DISPLAY_END_Y_SHFT                                  0x0

#define HWIO_MMSS_MDP_INTF_0_ACTIVE_V_START_F0_ADDR                                        (MMSS_MDP_INTF_0_REG_BASE      + 0x0000002c)
#define HWIO_MMSS_MDP_INTF_0_ACTIVE_V_START_F0_RMSK                                        0xffffffff
#define HWIO_MMSS_MDP_INTF_0_ACTIVE_V_START_F0_IN          \
        in_dword_masked(HWIO_MMSS_MDP_INTF_0_ACTIVE_V_START_F0_ADDR, HWIO_MMSS_MDP_INTF_0_ACTIVE_V_START_F0_RMSK)
#define HWIO_MMSS_MDP_INTF_0_ACTIVE_V_START_F0_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_INTF_0_ACTIVE_V_START_F0_ADDR, m)
#define HWIO_MMSS_MDP_INTF_0_ACTIVE_V_START_F0_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_INTF_0_ACTIVE_V_START_F0_ADDR,v)
#define HWIO_MMSS_MDP_INTF_0_ACTIVE_V_START_F0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_INTF_0_ACTIVE_V_START_F0_ADDR,m,v,HWIO_MMSS_MDP_INTF_0_ACTIVE_V_START_F0_IN)
#define HWIO_MMSS_MDP_INTF_0_ACTIVE_V_START_F0_ACTIVE_START_Y_BMSK                         0xffffffff
#define HWIO_MMSS_MDP_INTF_0_ACTIVE_V_START_F0_ACTIVE_START_Y_SHFT                                0x0

#define HWIO_MMSS_MDP_INTF_0_ACTIVE_V_START_F1_ADDR                                        (MMSS_MDP_INTF_0_REG_BASE      + 0x00000030)
#define HWIO_MMSS_MDP_INTF_0_ACTIVE_V_START_F1_RMSK                                        0xffffffff
#define HWIO_MMSS_MDP_INTF_0_ACTIVE_V_START_F1_IN          \
        in_dword_masked(HWIO_MMSS_MDP_INTF_0_ACTIVE_V_START_F1_ADDR, HWIO_MMSS_MDP_INTF_0_ACTIVE_V_START_F1_RMSK)
#define HWIO_MMSS_MDP_INTF_0_ACTIVE_V_START_F1_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_INTF_0_ACTIVE_V_START_F1_ADDR, m)
#define HWIO_MMSS_MDP_INTF_0_ACTIVE_V_START_F1_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_INTF_0_ACTIVE_V_START_F1_ADDR,v)
#define HWIO_MMSS_MDP_INTF_0_ACTIVE_V_START_F1_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_INTF_0_ACTIVE_V_START_F1_ADDR,m,v,HWIO_MMSS_MDP_INTF_0_ACTIVE_V_START_F1_IN)
#define HWIO_MMSS_MDP_INTF_0_ACTIVE_V_START_F1_ACTIVE_START_Y_BMSK                         0xffffffff
#define HWIO_MMSS_MDP_INTF_0_ACTIVE_V_START_F1_ACTIVE_START_Y_SHFT                                0x0

#define HWIO_MMSS_MDP_INTF_0_ACTIVE_V_END_F0_ADDR                                          (MMSS_MDP_INTF_0_REG_BASE      + 0x00000034)
#define HWIO_MMSS_MDP_INTF_0_ACTIVE_V_END_F0_RMSK                                          0xffffffff
#define HWIO_MMSS_MDP_INTF_0_ACTIVE_V_END_F0_IN          \
        in_dword_masked(HWIO_MMSS_MDP_INTF_0_ACTIVE_V_END_F0_ADDR, HWIO_MMSS_MDP_INTF_0_ACTIVE_V_END_F0_RMSK)
#define HWIO_MMSS_MDP_INTF_0_ACTIVE_V_END_F0_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_INTF_0_ACTIVE_V_END_F0_ADDR, m)
#define HWIO_MMSS_MDP_INTF_0_ACTIVE_V_END_F0_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_INTF_0_ACTIVE_V_END_F0_ADDR,v)
#define HWIO_MMSS_MDP_INTF_0_ACTIVE_V_END_F0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_INTF_0_ACTIVE_V_END_F0_ADDR,m,v,HWIO_MMSS_MDP_INTF_0_ACTIVE_V_END_F0_IN)
#define HWIO_MMSS_MDP_INTF_0_ACTIVE_V_END_F0_ACTIVE_END_Y_BMSK                             0xffffffff
#define HWIO_MMSS_MDP_INTF_0_ACTIVE_V_END_F0_ACTIVE_END_Y_SHFT                                    0x0

#define HWIO_MMSS_MDP_INTF_0_ACTIVE_V_END_F1_ADDR                                          (MMSS_MDP_INTF_0_REG_BASE      + 0x00000038)
#define HWIO_MMSS_MDP_INTF_0_ACTIVE_V_END_F1_RMSK                                          0xffffffff
#define HWIO_MMSS_MDP_INTF_0_ACTIVE_V_END_F1_IN          \
        in_dword_masked(HWIO_MMSS_MDP_INTF_0_ACTIVE_V_END_F1_ADDR, HWIO_MMSS_MDP_INTF_0_ACTIVE_V_END_F1_RMSK)
#define HWIO_MMSS_MDP_INTF_0_ACTIVE_V_END_F1_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_INTF_0_ACTIVE_V_END_F1_ADDR, m)
#define HWIO_MMSS_MDP_INTF_0_ACTIVE_V_END_F1_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_INTF_0_ACTIVE_V_END_F1_ADDR,v)
#define HWIO_MMSS_MDP_INTF_0_ACTIVE_V_END_F1_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_INTF_0_ACTIVE_V_END_F1_ADDR,m,v,HWIO_MMSS_MDP_INTF_0_ACTIVE_V_END_F1_IN)
#define HWIO_MMSS_MDP_INTF_0_ACTIVE_V_END_F1_ACTIVE_END_Y_BMSK                             0xffffffff
#define HWIO_MMSS_MDP_INTF_0_ACTIVE_V_END_F1_ACTIVE_END_Y_SHFT                                    0x0

#define HWIO_MMSS_MDP_INTF_0_DISPLAY_HCTL_ADDR                                             (MMSS_MDP_INTF_0_REG_BASE      + 0x0000003c)
#define HWIO_MMSS_MDP_INTF_0_DISPLAY_HCTL_RMSK                                             0xffffffff
#define HWIO_MMSS_MDP_INTF_0_DISPLAY_HCTL_IN          \
        in_dword_masked(HWIO_MMSS_MDP_INTF_0_DISPLAY_HCTL_ADDR, HWIO_MMSS_MDP_INTF_0_DISPLAY_HCTL_RMSK)
#define HWIO_MMSS_MDP_INTF_0_DISPLAY_HCTL_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_INTF_0_DISPLAY_HCTL_ADDR, m)
#define HWIO_MMSS_MDP_INTF_0_DISPLAY_HCTL_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_INTF_0_DISPLAY_HCTL_ADDR,v)
#define HWIO_MMSS_MDP_INTF_0_DISPLAY_HCTL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_INTF_0_DISPLAY_HCTL_ADDR,m,v,HWIO_MMSS_MDP_INTF_0_DISPLAY_HCTL_IN)
#define HWIO_MMSS_MDP_INTF_0_DISPLAY_HCTL_DISPLAY_END_X_BMSK                               0xffff0000
#define HWIO_MMSS_MDP_INTF_0_DISPLAY_HCTL_DISPLAY_END_X_SHFT                                     0x10
#define HWIO_MMSS_MDP_INTF_0_DISPLAY_HCTL_DISPLAY_START_X_BMSK                                 0xffff
#define HWIO_MMSS_MDP_INTF_0_DISPLAY_HCTL_DISPLAY_START_X_SHFT                                    0x0

#define HWIO_MMSS_MDP_INTF_0_ACTIVE_HCTL_ADDR                                              (MMSS_MDP_INTF_0_REG_BASE      + 0x00000040)
#define HWIO_MMSS_MDP_INTF_0_ACTIVE_HCTL_RMSK                                              0xffffffff
#define HWIO_MMSS_MDP_INTF_0_ACTIVE_HCTL_IN          \
        in_dword_masked(HWIO_MMSS_MDP_INTF_0_ACTIVE_HCTL_ADDR, HWIO_MMSS_MDP_INTF_0_ACTIVE_HCTL_RMSK)
#define HWIO_MMSS_MDP_INTF_0_ACTIVE_HCTL_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_INTF_0_ACTIVE_HCTL_ADDR, m)
#define HWIO_MMSS_MDP_INTF_0_ACTIVE_HCTL_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_INTF_0_ACTIVE_HCTL_ADDR,v)
#define HWIO_MMSS_MDP_INTF_0_ACTIVE_HCTL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_INTF_0_ACTIVE_HCTL_ADDR,m,v,HWIO_MMSS_MDP_INTF_0_ACTIVE_HCTL_IN)
#define HWIO_MMSS_MDP_INTF_0_ACTIVE_HCTL_ACTIVE_END_X_BMSK                                 0xffff0000
#define HWIO_MMSS_MDP_INTF_0_ACTIVE_HCTL_ACTIVE_END_X_SHFT                                       0x10
#define HWIO_MMSS_MDP_INTF_0_ACTIVE_HCTL_ACTIVE_START_X_BMSK                                   0xffff
#define HWIO_MMSS_MDP_INTF_0_ACTIVE_HCTL_ACTIVE_START_X_SHFT                                      0x0

#define HWIO_MMSS_MDP_INTF_0_BORDER_COLOR_ADDR                                             (MMSS_MDP_INTF_0_REG_BASE      + 0x00000044)
#define HWIO_MMSS_MDP_INTF_0_BORDER_COLOR_RMSK                                             0x3fffffff
#define HWIO_MMSS_MDP_INTF_0_BORDER_COLOR_IN          \
        in_dword_masked(HWIO_MMSS_MDP_INTF_0_BORDER_COLOR_ADDR, HWIO_MMSS_MDP_INTF_0_BORDER_COLOR_RMSK)
#define HWIO_MMSS_MDP_INTF_0_BORDER_COLOR_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_INTF_0_BORDER_COLOR_ADDR, m)
#define HWIO_MMSS_MDP_INTF_0_BORDER_COLOR_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_INTF_0_BORDER_COLOR_ADDR,v)
#define HWIO_MMSS_MDP_INTF_0_BORDER_COLOR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_INTF_0_BORDER_COLOR_ADDR,m,v,HWIO_MMSS_MDP_INTF_0_BORDER_COLOR_IN)
#define HWIO_MMSS_MDP_INTF_0_BORDER_COLOR_BORDER_COLOR_BMSK                                0x3fffffff
#define HWIO_MMSS_MDP_INTF_0_BORDER_COLOR_BORDER_COLOR_SHFT                                       0x0

#define HWIO_MMSS_MDP_INTF_0_UNDERFLOW_COLOR_ADDR                                          (MMSS_MDP_INTF_0_REG_BASE      + 0x00000048)
#define HWIO_MMSS_MDP_INTF_0_UNDERFLOW_COLOR_RMSK                                          0x3fffffff
#define HWIO_MMSS_MDP_INTF_0_UNDERFLOW_COLOR_IN          \
        in_dword_masked(HWIO_MMSS_MDP_INTF_0_UNDERFLOW_COLOR_ADDR, HWIO_MMSS_MDP_INTF_0_UNDERFLOW_COLOR_RMSK)
#define HWIO_MMSS_MDP_INTF_0_UNDERFLOW_COLOR_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_INTF_0_UNDERFLOW_COLOR_ADDR, m)
#define HWIO_MMSS_MDP_INTF_0_UNDERFLOW_COLOR_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_INTF_0_UNDERFLOW_COLOR_ADDR,v)
#define HWIO_MMSS_MDP_INTF_0_UNDERFLOW_COLOR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_INTF_0_UNDERFLOW_COLOR_ADDR,m,v,HWIO_MMSS_MDP_INTF_0_UNDERFLOW_COLOR_IN)
#define HWIO_MMSS_MDP_INTF_0_UNDERFLOW_COLOR_UNDERFLOW_COLOR_BMSK                          0x3fffffff
#define HWIO_MMSS_MDP_INTF_0_UNDERFLOW_COLOR_UNDERFLOW_COLOR_SHFT                                 0x0

#define HWIO_MMSS_MDP_INTF_0_HSYNC_SKEW_ADDR                                               (MMSS_MDP_INTF_0_REG_BASE      + 0x0000004c)
#define HWIO_MMSS_MDP_INTF_0_HSYNC_SKEW_RMSK                                                   0xffff
#define HWIO_MMSS_MDP_INTF_0_HSYNC_SKEW_IN          \
        in_dword_masked(HWIO_MMSS_MDP_INTF_0_HSYNC_SKEW_ADDR, HWIO_MMSS_MDP_INTF_0_HSYNC_SKEW_RMSK)
#define HWIO_MMSS_MDP_INTF_0_HSYNC_SKEW_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_INTF_0_HSYNC_SKEW_ADDR, m)
#define HWIO_MMSS_MDP_INTF_0_HSYNC_SKEW_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_INTF_0_HSYNC_SKEW_ADDR,v)
#define HWIO_MMSS_MDP_INTF_0_HSYNC_SKEW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_INTF_0_HSYNC_SKEW_ADDR,m,v,HWIO_MMSS_MDP_INTF_0_HSYNC_SKEW_IN)
#define HWIO_MMSS_MDP_INTF_0_HSYNC_SKEW_HSYNC_SKEW_BMSK                                        0xffff
#define HWIO_MMSS_MDP_INTF_0_HSYNC_SKEW_HSYNC_SKEW_SHFT                                           0x0

#define HWIO_MMSS_MDP_INTF_0_POLARITY_CTL_ADDR                                             (MMSS_MDP_INTF_0_REG_BASE      + 0x00000050)
#define HWIO_MMSS_MDP_INTF_0_POLARITY_CTL_RMSK                                                    0x7
#define HWIO_MMSS_MDP_INTF_0_POLARITY_CTL_IN          \
        in_dword_masked(HWIO_MMSS_MDP_INTF_0_POLARITY_CTL_ADDR, HWIO_MMSS_MDP_INTF_0_POLARITY_CTL_RMSK)
#define HWIO_MMSS_MDP_INTF_0_POLARITY_CTL_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_INTF_0_POLARITY_CTL_ADDR, m)
#define HWIO_MMSS_MDP_INTF_0_POLARITY_CTL_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_INTF_0_POLARITY_CTL_ADDR,v)
#define HWIO_MMSS_MDP_INTF_0_POLARITY_CTL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_INTF_0_POLARITY_CTL_ADDR,m,v,HWIO_MMSS_MDP_INTF_0_POLARITY_CTL_IN)
#define HWIO_MMSS_MDP_INTF_0_POLARITY_CTL_DEN_BMSK                                                0x4
#define HWIO_MMSS_MDP_INTF_0_POLARITY_CTL_DEN_SHFT                                                0x2
#define HWIO_MMSS_MDP_INTF_0_POLARITY_CTL_VSYNC_BMSK                                              0x2
#define HWIO_MMSS_MDP_INTF_0_POLARITY_CTL_VSYNC_SHFT                                              0x1
#define HWIO_MMSS_MDP_INTF_0_POLARITY_CTL_HSYNC_BMSK                                              0x1
#define HWIO_MMSS_MDP_INTF_0_POLARITY_CTL_HSYNC_SHFT                                              0x0

#define HWIO_MMSS_MDP_INTF_0_TEST_CTL_ADDR                                                 (MMSS_MDP_INTF_0_REG_BASE      + 0x00000054)
#define HWIO_MMSS_MDP_INTF_0_TEST_CTL_RMSK                                                        0xf
#define HWIO_MMSS_MDP_INTF_0_TEST_CTL_IN          \
        in_dword_masked(HWIO_MMSS_MDP_INTF_0_TEST_CTL_ADDR, HWIO_MMSS_MDP_INTF_0_TEST_CTL_RMSK)
#define HWIO_MMSS_MDP_INTF_0_TEST_CTL_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_INTF_0_TEST_CTL_ADDR, m)
#define HWIO_MMSS_MDP_INTF_0_TEST_CTL_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_INTF_0_TEST_CTL_ADDR,v)
#define HWIO_MMSS_MDP_INTF_0_TEST_CTL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_INTF_0_TEST_CTL_ADDR,m,v,HWIO_MMSS_MDP_INTF_0_TEST_CTL_IN)
#define HWIO_MMSS_MDP_INTF_0_TEST_CTL_TP_EN_BMSK                                                  0x8
#define HWIO_MMSS_MDP_INTF_0_TEST_CTL_TP_EN_SHFT                                                  0x3
#define HWIO_MMSS_MDP_INTF_0_TEST_CTL_TP_SEL_BMSK                                                 0x4
#define HWIO_MMSS_MDP_INTF_0_TEST_CTL_TP_SEL_SHFT                                                 0x2
#define HWIO_MMSS_MDP_INTF_0_TEST_CTL_TPG_VAR1_BMSK                                               0x2
#define HWIO_MMSS_MDP_INTF_0_TEST_CTL_TPG_VAR1_SHFT                                               0x1
#define HWIO_MMSS_MDP_INTF_0_TEST_CTL_TPG_VAR0_BMSK                                               0x1
#define HWIO_MMSS_MDP_INTF_0_TEST_CTL_TPG_VAR0_SHFT                                               0x0

#define HWIO_MMSS_MDP_INTF_0_TP_COLOR0_ADDR                                                (MMSS_MDP_INTF_0_REG_BASE      + 0x00000058)
#define HWIO_MMSS_MDP_INTF_0_TP_COLOR0_RMSK                                                  0xffffff
#define HWIO_MMSS_MDP_INTF_0_TP_COLOR0_IN          \
        in_dword_masked(HWIO_MMSS_MDP_INTF_0_TP_COLOR0_ADDR, HWIO_MMSS_MDP_INTF_0_TP_COLOR0_RMSK)
#define HWIO_MMSS_MDP_INTF_0_TP_COLOR0_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_INTF_0_TP_COLOR0_ADDR, m)
#define HWIO_MMSS_MDP_INTF_0_TP_COLOR0_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_INTF_0_TP_COLOR0_ADDR,v)
#define HWIO_MMSS_MDP_INTF_0_TP_COLOR0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_INTF_0_TP_COLOR0_ADDR,m,v,HWIO_MMSS_MDP_INTF_0_TP_COLOR0_IN)
#define HWIO_MMSS_MDP_INTF_0_TP_COLOR0_COLOR0_BMSK                                           0xffffff
#define HWIO_MMSS_MDP_INTF_0_TP_COLOR0_COLOR0_SHFT                                                0x0

#define HWIO_MMSS_MDP_INTF_0_TP_COLOR1_ADDR                                                (MMSS_MDP_INTF_0_REG_BASE      + 0x0000005c)
#define HWIO_MMSS_MDP_INTF_0_TP_COLOR1_RMSK                                                  0xffffff
#define HWIO_MMSS_MDP_INTF_0_TP_COLOR1_IN          \
        in_dword_masked(HWIO_MMSS_MDP_INTF_0_TP_COLOR1_ADDR, HWIO_MMSS_MDP_INTF_0_TP_COLOR1_RMSK)
#define HWIO_MMSS_MDP_INTF_0_TP_COLOR1_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_INTF_0_TP_COLOR1_ADDR, m)
#define HWIO_MMSS_MDP_INTF_0_TP_COLOR1_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_INTF_0_TP_COLOR1_ADDR,v)
#define HWIO_MMSS_MDP_INTF_0_TP_COLOR1_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_INTF_0_TP_COLOR1_ADDR,m,v,HWIO_MMSS_MDP_INTF_0_TP_COLOR1_IN)
#define HWIO_MMSS_MDP_INTF_0_TP_COLOR1_COLOR1_BMSK                                           0xffffff
#define HWIO_MMSS_MDP_INTF_0_TP_COLOR1_COLOR1_SHFT                                                0x0

#define HWIO_MMSS_MDP_INTF_0_DSI_SPLIT_LINK_ADDR                                           (MMSS_MDP_INTF_0_REG_BASE      + 0x00000060)
#define HWIO_MMSS_MDP_INTF_0_DSI_SPLIT_LINK_RMSK                                                  0x3
#define HWIO_MMSS_MDP_INTF_0_DSI_SPLIT_LINK_IN          \
        in_dword_masked(HWIO_MMSS_MDP_INTF_0_DSI_SPLIT_LINK_ADDR, HWIO_MMSS_MDP_INTF_0_DSI_SPLIT_LINK_RMSK)
#define HWIO_MMSS_MDP_INTF_0_DSI_SPLIT_LINK_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_INTF_0_DSI_SPLIT_LINK_ADDR, m)
#define HWIO_MMSS_MDP_INTF_0_DSI_SPLIT_LINK_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_INTF_0_DSI_SPLIT_LINK_ADDR,v)
#define HWIO_MMSS_MDP_INTF_0_DSI_SPLIT_LINK_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_INTF_0_DSI_SPLIT_LINK_ADDR,m,v,HWIO_MMSS_MDP_INTF_0_DSI_SPLIT_LINK_IN)
#define HWIO_MMSS_MDP_INTF_0_DSI_SPLIT_LINK_SPLIT_LINK_EN_BMSK                                    0x3
#define HWIO_MMSS_MDP_INTF_0_DSI_SPLIT_LINK_SPLIT_LINK_EN_SHFT                                    0x0

#define HWIO_MMSS_MDP_INTF_0_DSI_ULP_CLAMP_VALUE_ADDR                                      (MMSS_MDP_INTF_0_REG_BASE      + 0x00000064)
#define HWIO_MMSS_MDP_INTF_0_DSI_ULP_CLAMP_VALUE_RMSK                                             0x1
#define HWIO_MMSS_MDP_INTF_0_DSI_ULP_CLAMP_VALUE_IN          \
        in_dword_masked(HWIO_MMSS_MDP_INTF_0_DSI_ULP_CLAMP_VALUE_ADDR, HWIO_MMSS_MDP_INTF_0_DSI_ULP_CLAMP_VALUE_RMSK)
#define HWIO_MMSS_MDP_INTF_0_DSI_ULP_CLAMP_VALUE_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_INTF_0_DSI_ULP_CLAMP_VALUE_ADDR, m)
#define HWIO_MMSS_MDP_INTF_0_DSI_ULP_CLAMP_VALUE_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_INTF_0_DSI_ULP_CLAMP_VALUE_ADDR,v)
#define HWIO_MMSS_MDP_INTF_0_DSI_ULP_CLAMP_VALUE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_INTF_0_DSI_ULP_CLAMP_VALUE_ADDR,m,v,HWIO_MMSS_MDP_INTF_0_DSI_ULP_CLAMP_VALUE_IN)
#define HWIO_MMSS_MDP_INTF_0_DSI_ULP_CLAMP_VALUE_DSI_CLAMP_EN_BMSK                                0x1
#define HWIO_MMSS_MDP_INTF_0_DSI_ULP_CLAMP_VALUE_DSI_CLAMP_EN_SHFT                                0x0

#define HWIO_MMSS_MDP_INTF_0_DSI_CMD_MODE_TRIGGER_EN_ADDR                                  (MMSS_MDP_INTF_0_REG_BASE      + 0x00000084)
#define HWIO_MMSS_MDP_INTF_0_DSI_CMD_MODE_TRIGGER_EN_RMSK                                        0x31
#define HWIO_MMSS_MDP_INTF_0_DSI_CMD_MODE_TRIGGER_EN_IN          \
        in_dword_masked(HWIO_MMSS_MDP_INTF_0_DSI_CMD_MODE_TRIGGER_EN_ADDR, HWIO_MMSS_MDP_INTF_0_DSI_CMD_MODE_TRIGGER_EN_RMSK)
#define HWIO_MMSS_MDP_INTF_0_DSI_CMD_MODE_TRIGGER_EN_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_INTF_0_DSI_CMD_MODE_TRIGGER_EN_ADDR, m)
#define HWIO_MMSS_MDP_INTF_0_DSI_CMD_MODE_TRIGGER_EN_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_INTF_0_DSI_CMD_MODE_TRIGGER_EN_ADDR,v)
#define HWIO_MMSS_MDP_INTF_0_DSI_CMD_MODE_TRIGGER_EN_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_INTF_0_DSI_CMD_MODE_TRIGGER_EN_ADDR,m,v,HWIO_MMSS_MDP_INTF_0_DSI_CMD_MODE_TRIGGER_EN_IN)
#define HWIO_MMSS_MDP_INTF_0_DSI_CMD_MODE_TRIGGER_EN_DSI_CMD_TG_INTF_SEL_BMSK                    0x30
#define HWIO_MMSS_MDP_INTF_0_DSI_CMD_MODE_TRIGGER_EN_DSI_CMD_TG_INTF_SEL_SHFT                     0x4
#define HWIO_MMSS_MDP_INTF_0_DSI_CMD_MODE_TRIGGER_EN_DSI_CMD_TG_EN_BMSK                           0x1
#define HWIO_MMSS_MDP_INTF_0_DSI_CMD_MODE_TRIGGER_EN_DSI_CMD_TG_EN_SHFT                           0x0

#define HWIO_MMSS_MDP_INTF_0_PANEL_FORMAT_ADDR                                             (MMSS_MDP_INTF_0_REG_BASE      + 0x00000090)
#define HWIO_MMSS_MDP_INTF_0_PANEL_FORMAT_RMSK                                                0x1ffbf
#define HWIO_MMSS_MDP_INTF_0_PANEL_FORMAT_IN          \
        in_dword_masked(HWIO_MMSS_MDP_INTF_0_PANEL_FORMAT_ADDR, HWIO_MMSS_MDP_INTF_0_PANEL_FORMAT_RMSK)
#define HWIO_MMSS_MDP_INTF_0_PANEL_FORMAT_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_INTF_0_PANEL_FORMAT_ADDR, m)
#define HWIO_MMSS_MDP_INTF_0_PANEL_FORMAT_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_INTF_0_PANEL_FORMAT_ADDR,v)
#define HWIO_MMSS_MDP_INTF_0_PANEL_FORMAT_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_INTF_0_PANEL_FORMAT_ADDR,m,v,HWIO_MMSS_MDP_INTF_0_PANEL_FORMAT_IN)
#define HWIO_MMSS_MDP_INTF_0_PANEL_FORMAT_COMP2_BIT_FLIP_EN_BMSK                              0x10000
#define HWIO_MMSS_MDP_INTF_0_PANEL_FORMAT_COMP2_BIT_FLIP_EN_SHFT                                 0x10
#define HWIO_MMSS_MDP_INTF_0_PANEL_FORMAT_COMP1_BIT_FLIP_EN_BMSK                               0x8000
#define HWIO_MMSS_MDP_INTF_0_PANEL_FORMAT_COMP1_BIT_FLIP_EN_SHFT                                  0xf
#define HWIO_MMSS_MDP_INTF_0_PANEL_FORMAT_COMP0_BIT_FLIP_EN_BMSK                               0x4000
#define HWIO_MMSS_MDP_INTF_0_PANEL_FORMAT_COMP0_BIT_FLIP_EN_SHFT                                  0xe
#define HWIO_MMSS_MDP_INTF_0_PANEL_FORMAT_PACK_PATTERN_BMSK                                    0x3f00
#define HWIO_MMSS_MDP_INTF_0_PANEL_FORMAT_PACK_PATTERN_SHFT                                       0x8
#define HWIO_MMSS_MDP_INTF_0_PANEL_FORMAT_PACK_ALIGN_BMSK                                        0x80
#define HWIO_MMSS_MDP_INTF_0_PANEL_FORMAT_PACK_ALIGN_SHFT                                         0x7
#define HWIO_MMSS_MDP_INTF_0_PANEL_FORMAT_COMP2_OUT_BMSK                                         0x30
#define HWIO_MMSS_MDP_INTF_0_PANEL_FORMAT_COMP2_OUT_SHFT                                          0x4
#define HWIO_MMSS_MDP_INTF_0_PANEL_FORMAT_COMP1_OUT_BMSK                                          0xc
#define HWIO_MMSS_MDP_INTF_0_PANEL_FORMAT_COMP1_OUT_SHFT                                          0x2
#define HWIO_MMSS_MDP_INTF_0_PANEL_FORMAT_COMP0_OUT_BMSK                                          0x3
#define HWIO_MMSS_MDP_INTF_0_PANEL_FORMAT_COMP0_OUT_SHFT                                          0x0

#define HWIO_MMSS_MDP_INTF_0_FRAME_LINE_COUNT_EN_ADDR                                      (MMSS_MDP_INTF_0_REG_BASE      + 0x000000a8)
#define HWIO_MMSS_MDP_INTF_0_FRAME_LINE_COUNT_EN_RMSK                                             0x3
#define HWIO_MMSS_MDP_INTF_0_FRAME_LINE_COUNT_EN_IN          \
        in_dword_masked(HWIO_MMSS_MDP_INTF_0_FRAME_LINE_COUNT_EN_ADDR, HWIO_MMSS_MDP_INTF_0_FRAME_LINE_COUNT_EN_RMSK)
#define HWIO_MMSS_MDP_INTF_0_FRAME_LINE_COUNT_EN_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_INTF_0_FRAME_LINE_COUNT_EN_ADDR, m)
#define HWIO_MMSS_MDP_INTF_0_FRAME_LINE_COUNT_EN_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_INTF_0_FRAME_LINE_COUNT_EN_ADDR,v)
#define HWIO_MMSS_MDP_INTF_0_FRAME_LINE_COUNT_EN_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_INTF_0_FRAME_LINE_COUNT_EN_ADDR,m,v,HWIO_MMSS_MDP_INTF_0_FRAME_LINE_COUNT_EN_IN)
#define HWIO_MMSS_MDP_INTF_0_FRAME_LINE_COUNT_EN_FRAME_COUNT_EN_BMSK                              0x2
#define HWIO_MMSS_MDP_INTF_0_FRAME_LINE_COUNT_EN_FRAME_COUNT_EN_SHFT                              0x1
#define HWIO_MMSS_MDP_INTF_0_FRAME_LINE_COUNT_EN_LINE_COUNT_EN_BMSK                               0x1
#define HWIO_MMSS_MDP_INTF_0_FRAME_LINE_COUNT_EN_LINE_COUNT_EN_SHFT                               0x0

#define HWIO_MMSS_MDP_INTF_0_FRAME_COUNT_ADDR                                              (MMSS_MDP_INTF_0_REG_BASE      + 0x000000ac)
#define HWIO_MMSS_MDP_INTF_0_FRAME_COUNT_RMSK                                              0xffffffff
#define HWIO_MMSS_MDP_INTF_0_FRAME_COUNT_IN          \
        in_dword_masked(HWIO_MMSS_MDP_INTF_0_FRAME_COUNT_ADDR, HWIO_MMSS_MDP_INTF_0_FRAME_COUNT_RMSK)
#define HWIO_MMSS_MDP_INTF_0_FRAME_COUNT_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_INTF_0_FRAME_COUNT_ADDR, m)
#define HWIO_MMSS_MDP_INTF_0_FRAME_COUNT_VALUE_BMSK                                        0xffffffff
#define HWIO_MMSS_MDP_INTF_0_FRAME_COUNT_VALUE_SHFT                                               0x0

#define HWIO_MMSS_MDP_INTF_0_LINE_COUNT_ADDR                                               (MMSS_MDP_INTF_0_REG_BASE      + 0x000000b0)
#define HWIO_MMSS_MDP_INTF_0_LINE_COUNT_RMSK                                                   0xffff
#define HWIO_MMSS_MDP_INTF_0_LINE_COUNT_IN          \
        in_dword_masked(HWIO_MMSS_MDP_INTF_0_LINE_COUNT_ADDR, HWIO_MMSS_MDP_INTF_0_LINE_COUNT_RMSK)
#define HWIO_MMSS_MDP_INTF_0_LINE_COUNT_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_INTF_0_LINE_COUNT_ADDR, m)
#define HWIO_MMSS_MDP_INTF_0_LINE_COUNT_VALUE_BMSK                                             0xffff
#define HWIO_MMSS_MDP_INTF_0_LINE_COUNT_VALUE_SHFT                                                0x0

#define HWIO_MMSS_MDP_INTF_0_DEFLICKER_CONFIG_ADDR                                         (MMSS_MDP_INTF_0_REG_BASE      + 0x000000f0)
#define HWIO_MMSS_MDP_INTF_0_DEFLICKER_CONFIG_RMSK                                              0x1ff
#define HWIO_MMSS_MDP_INTF_0_DEFLICKER_CONFIG_IN          \
        in_dword_masked(HWIO_MMSS_MDP_INTF_0_DEFLICKER_CONFIG_ADDR, HWIO_MMSS_MDP_INTF_0_DEFLICKER_CONFIG_RMSK)
#define HWIO_MMSS_MDP_INTF_0_DEFLICKER_CONFIG_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_INTF_0_DEFLICKER_CONFIG_ADDR, m)
#define HWIO_MMSS_MDP_INTF_0_DEFLICKER_CONFIG_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_INTF_0_DEFLICKER_CONFIG_ADDR,v)
#define HWIO_MMSS_MDP_INTF_0_DEFLICKER_CONFIG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_INTF_0_DEFLICKER_CONFIG_ADDR,m,v,HWIO_MMSS_MDP_INTF_0_DEFLICKER_CONFIG_IN)
#define HWIO_MMSS_MDP_INTF_0_DEFLICKER_CONFIG_SOBEL_THRESHOLD_BMSK                              0x1ff
#define HWIO_MMSS_MDP_INTF_0_DEFLICKER_CONFIG_SOBEL_THRESHOLD_SHFT                                0x0

#define HWIO_MMSS_MDP_INTF_0_DEFLICKER_STRNG_COEFF_ADDR                                    (MMSS_MDP_INTF_0_REG_BASE      + 0x000000f4)
#define HWIO_MMSS_MDP_INTF_0_DEFLICKER_STRNG_COEFF_RMSK                                     0x1ff83ff
#define HWIO_MMSS_MDP_INTF_0_DEFLICKER_STRNG_COEFF_IN          \
        in_dword_masked(HWIO_MMSS_MDP_INTF_0_DEFLICKER_STRNG_COEFF_ADDR, HWIO_MMSS_MDP_INTF_0_DEFLICKER_STRNG_COEFF_RMSK)
#define HWIO_MMSS_MDP_INTF_0_DEFLICKER_STRNG_COEFF_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_INTF_0_DEFLICKER_STRNG_COEFF_ADDR, m)
#define HWIO_MMSS_MDP_INTF_0_DEFLICKER_STRNG_COEFF_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_INTF_0_DEFLICKER_STRNG_COEFF_ADDR,v)
#define HWIO_MMSS_MDP_INTF_0_DEFLICKER_STRNG_COEFF_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_INTF_0_DEFLICKER_STRNG_COEFF_ADDR,m,v,HWIO_MMSS_MDP_INTF_0_DEFLICKER_STRNG_COEFF_IN)
#define HWIO_MMSS_MDP_INTF_0_DEFLICKER_STRNG_COEFF_TOP_BOTTOM_COEFF_BMSK                    0x1ff8000
#define HWIO_MMSS_MDP_INTF_0_DEFLICKER_STRNG_COEFF_TOP_BOTTOM_COEFF_SHFT                          0xf
#define HWIO_MMSS_MDP_INTF_0_DEFLICKER_STRNG_COEFF_CNTR_COEFF_BMSK                              0x3ff
#define HWIO_MMSS_MDP_INTF_0_DEFLICKER_STRNG_COEFF_CNTR_COEFF_SHFT                                0x0

#define HWIO_MMSS_MDP_INTF_0_DEFLICKER_WEAK_COEFF_ADDR                                     (MMSS_MDP_INTF_0_REG_BASE      + 0x000000f8)
#define HWIO_MMSS_MDP_INTF_0_DEFLICKER_WEAK_COEFF_RMSK                                      0x1ff83ff
#define HWIO_MMSS_MDP_INTF_0_DEFLICKER_WEAK_COEFF_IN          \
        in_dword_masked(HWIO_MMSS_MDP_INTF_0_DEFLICKER_WEAK_COEFF_ADDR, HWIO_MMSS_MDP_INTF_0_DEFLICKER_WEAK_COEFF_RMSK)
#define HWIO_MMSS_MDP_INTF_0_DEFLICKER_WEAK_COEFF_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_INTF_0_DEFLICKER_WEAK_COEFF_ADDR, m)
#define HWIO_MMSS_MDP_INTF_0_DEFLICKER_WEAK_COEFF_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_INTF_0_DEFLICKER_WEAK_COEFF_ADDR,v)
#define HWIO_MMSS_MDP_INTF_0_DEFLICKER_WEAK_COEFF_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_INTF_0_DEFLICKER_WEAK_COEFF_ADDR,m,v,HWIO_MMSS_MDP_INTF_0_DEFLICKER_WEAK_COEFF_IN)
#define HWIO_MMSS_MDP_INTF_0_DEFLICKER_WEAK_COEFF_TOP_BOTTOM_COEFF_BMSK                     0x1ff8000
#define HWIO_MMSS_MDP_INTF_0_DEFLICKER_WEAK_COEFF_TOP_BOTTOM_COEFF_SHFT                           0xf
#define HWIO_MMSS_MDP_INTF_0_DEFLICKER_WEAK_COEFF_CNTR_COEFF_BMSK                               0x3ff
#define HWIO_MMSS_MDP_INTF_0_DEFLICKER_WEAK_COEFF_CNTR_COEFF_SHFT                                 0x0

#define HWIO_MMSS_MDP_INTF_0_TPG_ENABLE_ADDR                                               (MMSS_MDP_INTF_0_REG_BASE      + 0x00000100)
#define HWIO_MMSS_MDP_INTF_0_TPG_ENABLE_RMSK                                                      0x1
#define HWIO_MMSS_MDP_INTF_0_TPG_ENABLE_IN          \
        in_dword_masked(HWIO_MMSS_MDP_INTF_0_TPG_ENABLE_ADDR, HWIO_MMSS_MDP_INTF_0_TPG_ENABLE_RMSK)
#define HWIO_MMSS_MDP_INTF_0_TPG_ENABLE_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_INTF_0_TPG_ENABLE_ADDR, m)
#define HWIO_MMSS_MDP_INTF_0_TPG_ENABLE_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_INTF_0_TPG_ENABLE_ADDR,v)
#define HWIO_MMSS_MDP_INTF_0_TPG_ENABLE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_INTF_0_TPG_ENABLE_ADDR,m,v,HWIO_MMSS_MDP_INTF_0_TPG_ENABLE_IN)
#define HWIO_MMSS_MDP_INTF_0_TPG_ENABLE_TPG_EN_BMSK                                               0x1
#define HWIO_MMSS_MDP_INTF_0_TPG_ENABLE_TPG_EN_SHFT                                               0x0

#define HWIO_MMSS_MDP_INTF_0_TPG_MAIN_CONTROL_ADDR                                         (MMSS_MDP_INTF_0_REG_BASE      + 0x00000104)
#define HWIO_MMSS_MDP_INTF_0_TPG_MAIN_CONTROL_RMSK                                              0x3ff
#define HWIO_MMSS_MDP_INTF_0_TPG_MAIN_CONTROL_IN          \
        in_dword_masked(HWIO_MMSS_MDP_INTF_0_TPG_MAIN_CONTROL_ADDR, HWIO_MMSS_MDP_INTF_0_TPG_MAIN_CONTROL_RMSK)
#define HWIO_MMSS_MDP_INTF_0_TPG_MAIN_CONTROL_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_INTF_0_TPG_MAIN_CONTROL_ADDR, m)
#define HWIO_MMSS_MDP_INTF_0_TPG_MAIN_CONTROL_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_INTF_0_TPG_MAIN_CONTROL_ADDR,v)
#define HWIO_MMSS_MDP_INTF_0_TPG_MAIN_CONTROL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_INTF_0_TPG_MAIN_CONTROL_ADDR,m,v,HWIO_MMSS_MDP_INTF_0_TPG_MAIN_CONTROL_IN)
#define HWIO_MMSS_MDP_INTF_0_TPG_MAIN_CONTROL_BASIC_COLOR_CHANGING_PATTERN_BMSK                 0x200
#define HWIO_MMSS_MDP_INTF_0_TPG_MAIN_CONTROL_BASIC_COLOR_CHANGING_PATTERN_SHFT                   0x9
#define HWIO_MMSS_MDP_INTF_0_TPG_MAIN_CONTROL_CHECKERED_RECTANGLE_PATTERN_BMSK                  0x100
#define HWIO_MMSS_MDP_INTF_0_TPG_MAIN_CONTROL_CHECKERED_RECTANGLE_PATTERN_SHFT                    0x8
#define HWIO_MMSS_MDP_INTF_0_TPG_MAIN_CONTROL_COLOR_SQUARE_BMSK                                  0x80
#define HWIO_MMSS_MDP_INTF_0_TPG_MAIN_CONTROL_COLOR_SQUARE_SHFT                                   0x7
#define HWIO_MMSS_MDP_INTF_0_TPG_MAIN_CONTROL_GRAYSCALE_RAMP_BMSK                                0x40
#define HWIO_MMSS_MDP_INTF_0_TPG_MAIN_CONTROL_GRAYSCALE_RAMP_SHFT                                 0x6
#define HWIO_MMSS_MDP_INTF_0_TPG_MAIN_CONTROL_BLACK_WHITE_VERTICAL_LINES_BMSK                    0x20
#define HWIO_MMSS_MDP_INTF_0_TPG_MAIN_CONTROL_BLACK_WHITE_VERTICAL_LINES_SHFT                     0x5
#define HWIO_MMSS_MDP_INTF_0_TPG_MAIN_CONTROL_COLOR_RAMP_64L_256P_BMSK                           0x10
#define HWIO_MMSS_MDP_INTF_0_TPG_MAIN_CONTROL_COLOR_RAMP_64L_256P_SHFT                            0x4
#define HWIO_MMSS_MDP_INTF_0_TPG_MAIN_CONTROL_COLOR_RAMP_64L_64P_BMSK                             0x8
#define HWIO_MMSS_MDP_INTF_0_TPG_MAIN_CONTROL_COLOR_RAMP_64L_64P_SHFT                             0x3
#define HWIO_MMSS_MDP_INTF_0_TPG_MAIN_CONTROL_FIXED_PATTERN_BMSK                                  0x4
#define HWIO_MMSS_MDP_INTF_0_TPG_MAIN_CONTROL_FIXED_PATTERN_SHFT                                  0x2
#define HWIO_MMSS_MDP_INTF_0_TPG_MAIN_CONTROL_COUNTER_PATTERN_BMSK                                0x2
#define HWIO_MMSS_MDP_INTF_0_TPG_MAIN_CONTROL_COUNTER_PATTERN_SHFT                                0x1
#define HWIO_MMSS_MDP_INTF_0_TPG_MAIN_CONTROL_TPG_SW_RESET_BMSK                                   0x1
#define HWIO_MMSS_MDP_INTF_0_TPG_MAIN_CONTROL_TPG_SW_RESET_SHFT                                   0x0

#define HWIO_MMSS_MDP_INTF_0_TPG_VIDEO_CONFIG_ADDR                                         (MMSS_MDP_INTF_0_REG_BASE      + 0x00000108)
#define HWIO_MMSS_MDP_INTF_0_TPG_VIDEO_CONFIG_RMSK                                               0x1f
#define HWIO_MMSS_MDP_INTF_0_TPG_VIDEO_CONFIG_IN          \
        in_dword_masked(HWIO_MMSS_MDP_INTF_0_TPG_VIDEO_CONFIG_ADDR, HWIO_MMSS_MDP_INTF_0_TPG_VIDEO_CONFIG_RMSK)
#define HWIO_MMSS_MDP_INTF_0_TPG_VIDEO_CONFIG_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_INTF_0_TPG_VIDEO_CONFIG_ADDR, m)
#define HWIO_MMSS_MDP_INTF_0_TPG_VIDEO_CONFIG_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_INTF_0_TPG_VIDEO_CONFIG_ADDR,v)
#define HWIO_MMSS_MDP_INTF_0_TPG_VIDEO_CONFIG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_INTF_0_TPG_VIDEO_CONFIG_ADDR,m,v,HWIO_MMSS_MDP_INTF_0_TPG_VIDEO_CONFIG_IN)
#define HWIO_MMSS_MDP_INTF_0_TPG_VIDEO_CONFIG_YCBCR_709_BMSK                                     0x10
#define HWIO_MMSS_MDP_INTF_0_TPG_VIDEO_CONFIG_YCBCR_709_SHFT                                      0x4
#define HWIO_MMSS_MDP_INTF_0_TPG_VIDEO_CONFIG_YCBCR_601_BMSK                                      0x8
#define HWIO_MMSS_MDP_INTF_0_TPG_VIDEO_CONFIG_YCBCR_601_SHFT                                      0x3
#define HWIO_MMSS_MDP_INTF_0_TPG_VIDEO_CONFIG_RGB_BMSK                                            0x4
#define HWIO_MMSS_MDP_INTF_0_TPG_VIDEO_CONFIG_RGB_SHFT                                            0x2
#define HWIO_MMSS_MDP_INTF_0_TPG_VIDEO_CONFIG_BPP_BMSK                                            0x3
#define HWIO_MMSS_MDP_INTF_0_TPG_VIDEO_CONFIG_BPP_SHFT                                            0x0

#define HWIO_MMSS_MDP_INTF_0_TPG_COMPONENT_LIMITS_ADDR                                     (MMSS_MDP_INTF_0_REG_BASE      + 0x0000010c)
#define HWIO_MMSS_MDP_INTF_0_TPG_COMPONENT_LIMITS_RMSK                                       0xff00ff
#define HWIO_MMSS_MDP_INTF_0_TPG_COMPONENT_LIMITS_IN          \
        in_dword_masked(HWIO_MMSS_MDP_INTF_0_TPG_COMPONENT_LIMITS_ADDR, HWIO_MMSS_MDP_INTF_0_TPG_COMPONENT_LIMITS_RMSK)
#define HWIO_MMSS_MDP_INTF_0_TPG_COMPONENT_LIMITS_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_INTF_0_TPG_COMPONENT_LIMITS_ADDR, m)
#define HWIO_MMSS_MDP_INTF_0_TPG_COMPONENT_LIMITS_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_INTF_0_TPG_COMPONENT_LIMITS_ADDR,v)
#define HWIO_MMSS_MDP_INTF_0_TPG_COMPONENT_LIMITS_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_INTF_0_TPG_COMPONENT_LIMITS_ADDR,m,v,HWIO_MMSS_MDP_INTF_0_TPG_COMPONENT_LIMITS_IN)
#define HWIO_MMSS_MDP_INTF_0_TPG_COMPONENT_LIMITS_UPPER_LIMIT_PER_COMPONENT_BMSK             0xff0000
#define HWIO_MMSS_MDP_INTF_0_TPG_COMPONENT_LIMITS_UPPER_LIMIT_PER_COMPONENT_SHFT                 0x10
#define HWIO_MMSS_MDP_INTF_0_TPG_COMPONENT_LIMITS_LOWER_LIMIT_PER_COMPONENT_BMSK                 0xff
#define HWIO_MMSS_MDP_INTF_0_TPG_COMPONENT_LIMITS_LOWER_LIMIT_PER_COMPONENT_SHFT                  0x0

#define HWIO_MMSS_MDP_INTF_0_TPG_RECTANGLE_ADDR                                            (MMSS_MDP_INTF_0_REG_BASE      + 0x00000110)
#define HWIO_MMSS_MDP_INTF_0_TPG_RECTANGLE_RMSK                                              0xff00ff
#define HWIO_MMSS_MDP_INTF_0_TPG_RECTANGLE_IN          \
        in_dword_masked(HWIO_MMSS_MDP_INTF_0_TPG_RECTANGLE_ADDR, HWIO_MMSS_MDP_INTF_0_TPG_RECTANGLE_RMSK)
#define HWIO_MMSS_MDP_INTF_0_TPG_RECTANGLE_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_INTF_0_TPG_RECTANGLE_ADDR, m)
#define HWIO_MMSS_MDP_INTF_0_TPG_RECTANGLE_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_INTF_0_TPG_RECTANGLE_ADDR,v)
#define HWIO_MMSS_MDP_INTF_0_TPG_RECTANGLE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_INTF_0_TPG_RECTANGLE_ADDR,m,v,HWIO_MMSS_MDP_INTF_0_TPG_RECTANGLE_IN)
#define HWIO_MMSS_MDP_INTF_0_TPG_RECTANGLE_RECTANGLE_WIDTH_BMSK                              0xff0000
#define HWIO_MMSS_MDP_INTF_0_TPG_RECTANGLE_RECTANGLE_WIDTH_SHFT                                  0x10
#define HWIO_MMSS_MDP_INTF_0_TPG_RECTANGLE_RECTANGLE_HEIGHT_BMSK                                 0xff
#define HWIO_MMSS_MDP_INTF_0_TPG_RECTANGLE_RECTANGLE_HEIGHT_SHFT                                  0x0

#define HWIO_MMSS_MDP_INTF_0_TPG_INITIAL_VALUE_ADDR                                        (MMSS_MDP_INTF_0_REG_BASE      + 0x00000114)
#define HWIO_MMSS_MDP_INTF_0_TPG_INITIAL_VALUE_RMSK                                          0xffffff
#define HWIO_MMSS_MDP_INTF_0_TPG_INITIAL_VALUE_IN          \
        in_dword_masked(HWIO_MMSS_MDP_INTF_0_TPG_INITIAL_VALUE_ADDR, HWIO_MMSS_MDP_INTF_0_TPG_INITIAL_VALUE_RMSK)
#define HWIO_MMSS_MDP_INTF_0_TPG_INITIAL_VALUE_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_INTF_0_TPG_INITIAL_VALUE_ADDR, m)
#define HWIO_MMSS_MDP_INTF_0_TPG_INITIAL_VALUE_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_INTF_0_TPG_INITIAL_VALUE_ADDR,v)
#define HWIO_MMSS_MDP_INTF_0_TPG_INITIAL_VALUE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_INTF_0_TPG_INITIAL_VALUE_ADDR,m,v,HWIO_MMSS_MDP_INTF_0_TPG_INITIAL_VALUE_IN)
#define HWIO_MMSS_MDP_INTF_0_TPG_INITIAL_VALUE_INIT_VALUE_BMSK                               0xffffff
#define HWIO_MMSS_MDP_INTF_0_TPG_INITIAL_VALUE_INIT_VALUE_SHFT                                    0x0

#define HWIO_MMSS_MDP_INTF_0_TPG_BLACK_WHITE_PATTERN_FRAMES_ADDR                           (MMSS_MDP_INTF_0_REG_BASE      + 0x00000118)
#define HWIO_MMSS_MDP_INTF_0_TPG_BLACK_WHITE_PATTERN_FRAMES_RMSK                               0xffff
#define HWIO_MMSS_MDP_INTF_0_TPG_BLACK_WHITE_PATTERN_FRAMES_IN          \
        in_dword_masked(HWIO_MMSS_MDP_INTF_0_TPG_BLACK_WHITE_PATTERN_FRAMES_ADDR, HWIO_MMSS_MDP_INTF_0_TPG_BLACK_WHITE_PATTERN_FRAMES_RMSK)
#define HWIO_MMSS_MDP_INTF_0_TPG_BLACK_WHITE_PATTERN_FRAMES_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_INTF_0_TPG_BLACK_WHITE_PATTERN_FRAMES_ADDR, m)
#define HWIO_MMSS_MDP_INTF_0_TPG_BLACK_WHITE_PATTERN_FRAMES_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_INTF_0_TPG_BLACK_WHITE_PATTERN_FRAMES_ADDR,v)
#define HWIO_MMSS_MDP_INTF_0_TPG_BLACK_WHITE_PATTERN_FRAMES_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_INTF_0_TPG_BLACK_WHITE_PATTERN_FRAMES_ADDR,m,v,HWIO_MMSS_MDP_INTF_0_TPG_BLACK_WHITE_PATTERN_FRAMES_IN)
#define HWIO_MMSS_MDP_INTF_0_TPG_BLACK_WHITE_PATTERN_FRAMES_NUMBER_OF_FRAMES_BMSK              0xffff
#define HWIO_MMSS_MDP_INTF_0_TPG_BLACK_WHITE_PATTERN_FRAMES_NUMBER_OF_FRAMES_SHFT                 0x0

#define HWIO_MMSS_MDP_INTF_0_TPG_RGB_MAPPING_ADDR                                          (MMSS_MDP_INTF_0_REG_BASE      + 0x0000011c)
#define HWIO_MMSS_MDP_INTF_0_TPG_RGB_MAPPING_RMSK                                                0x3f
#define HWIO_MMSS_MDP_INTF_0_TPG_RGB_MAPPING_IN          \
        in_dword_masked(HWIO_MMSS_MDP_INTF_0_TPG_RGB_MAPPING_ADDR, HWIO_MMSS_MDP_INTF_0_TPG_RGB_MAPPING_RMSK)
#define HWIO_MMSS_MDP_INTF_0_TPG_RGB_MAPPING_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_INTF_0_TPG_RGB_MAPPING_ADDR, m)
#define HWIO_MMSS_MDP_INTF_0_TPG_RGB_MAPPING_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_INTF_0_TPG_RGB_MAPPING_ADDR,v)
#define HWIO_MMSS_MDP_INTF_0_TPG_RGB_MAPPING_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_INTF_0_TPG_RGB_MAPPING_ADDR,m,v,HWIO_MMSS_MDP_INTF_0_TPG_RGB_MAPPING_IN)
#define HWIO_MMSS_MDP_INTF_0_TPG_RGB_MAPPING_TPG_B_MAPPING_BMSK                                  0x30
#define HWIO_MMSS_MDP_INTF_0_TPG_RGB_MAPPING_TPG_B_MAPPING_SHFT                                   0x4
#define HWIO_MMSS_MDP_INTF_0_TPG_RGB_MAPPING_TPG_G_MAPPING_BMSK                                   0xc
#define HWIO_MMSS_MDP_INTF_0_TPG_RGB_MAPPING_TPG_G_MAPPING_SHFT                                   0x2
#define HWIO_MMSS_MDP_INTF_0_TPG_RGB_MAPPING_TPG_R_MAPPING_BMSK                                   0x3
#define HWIO_MMSS_MDP_INTF_0_TPG_RGB_MAPPING_TPG_R_MAPPING_SHFT                                   0x0

#define HWIO_MMSS_MDP_INTF_0_CSC_MATRIX_COEFF_0_ADDR                                       (MMSS_MDP_INTF_0_REG_BASE      + 0x00000120)
#define HWIO_MMSS_MDP_INTF_0_CSC_MATRIX_COEFF_0_RMSK                                       0x1fff1fff
#define HWIO_MMSS_MDP_INTF_0_CSC_MATRIX_COEFF_0_IN          \
        in_dword_masked(HWIO_MMSS_MDP_INTF_0_CSC_MATRIX_COEFF_0_ADDR, HWIO_MMSS_MDP_INTF_0_CSC_MATRIX_COEFF_0_RMSK)
#define HWIO_MMSS_MDP_INTF_0_CSC_MATRIX_COEFF_0_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_INTF_0_CSC_MATRIX_COEFF_0_ADDR, m)
#define HWIO_MMSS_MDP_INTF_0_CSC_MATRIX_COEFF_0_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_INTF_0_CSC_MATRIX_COEFF_0_ADDR,v)
#define HWIO_MMSS_MDP_INTF_0_CSC_MATRIX_COEFF_0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_INTF_0_CSC_MATRIX_COEFF_0_ADDR,m,v,HWIO_MMSS_MDP_INTF_0_CSC_MATRIX_COEFF_0_IN)
#define HWIO_MMSS_MDP_INTF_0_CSC_MATRIX_COEFF_0_COEFF_12_BMSK                              0x1fff0000
#define HWIO_MMSS_MDP_INTF_0_CSC_MATRIX_COEFF_0_COEFF_12_SHFT                                    0x10
#define HWIO_MMSS_MDP_INTF_0_CSC_MATRIX_COEFF_0_COEFF_11_BMSK                                  0x1fff
#define HWIO_MMSS_MDP_INTF_0_CSC_MATRIX_COEFF_0_COEFF_11_SHFT                                     0x0

#define HWIO_MMSS_MDP_INTF_0_CSC_MATRIX_COEFF_1_ADDR                                       (MMSS_MDP_INTF_0_REG_BASE      + 0x00000124)
#define HWIO_MMSS_MDP_INTF_0_CSC_MATRIX_COEFF_1_RMSK                                       0x1fff1fff
#define HWIO_MMSS_MDP_INTF_0_CSC_MATRIX_COEFF_1_IN          \
        in_dword_masked(HWIO_MMSS_MDP_INTF_0_CSC_MATRIX_COEFF_1_ADDR, HWIO_MMSS_MDP_INTF_0_CSC_MATRIX_COEFF_1_RMSK)
#define HWIO_MMSS_MDP_INTF_0_CSC_MATRIX_COEFF_1_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_INTF_0_CSC_MATRIX_COEFF_1_ADDR, m)
#define HWIO_MMSS_MDP_INTF_0_CSC_MATRIX_COEFF_1_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_INTF_0_CSC_MATRIX_COEFF_1_ADDR,v)
#define HWIO_MMSS_MDP_INTF_0_CSC_MATRIX_COEFF_1_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_INTF_0_CSC_MATRIX_COEFF_1_ADDR,m,v,HWIO_MMSS_MDP_INTF_0_CSC_MATRIX_COEFF_1_IN)
#define HWIO_MMSS_MDP_INTF_0_CSC_MATRIX_COEFF_1_COEFF_21_BMSK                              0x1fff0000
#define HWIO_MMSS_MDP_INTF_0_CSC_MATRIX_COEFF_1_COEFF_21_SHFT                                    0x10
#define HWIO_MMSS_MDP_INTF_0_CSC_MATRIX_COEFF_1_COEFF_13_BMSK                                  0x1fff
#define HWIO_MMSS_MDP_INTF_0_CSC_MATRIX_COEFF_1_COEFF_13_SHFT                                     0x0

#define HWIO_MMSS_MDP_INTF_0_CSC_MATRIX_COEFF_2_ADDR                                       (MMSS_MDP_INTF_0_REG_BASE      + 0x00000128)
#define HWIO_MMSS_MDP_INTF_0_CSC_MATRIX_COEFF_2_RMSK                                       0x1fff1fff
#define HWIO_MMSS_MDP_INTF_0_CSC_MATRIX_COEFF_2_IN          \
        in_dword_masked(HWIO_MMSS_MDP_INTF_0_CSC_MATRIX_COEFF_2_ADDR, HWIO_MMSS_MDP_INTF_0_CSC_MATRIX_COEFF_2_RMSK)
#define HWIO_MMSS_MDP_INTF_0_CSC_MATRIX_COEFF_2_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_INTF_0_CSC_MATRIX_COEFF_2_ADDR, m)
#define HWIO_MMSS_MDP_INTF_0_CSC_MATRIX_COEFF_2_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_INTF_0_CSC_MATRIX_COEFF_2_ADDR,v)
#define HWIO_MMSS_MDP_INTF_0_CSC_MATRIX_COEFF_2_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_INTF_0_CSC_MATRIX_COEFF_2_ADDR,m,v,HWIO_MMSS_MDP_INTF_0_CSC_MATRIX_COEFF_2_IN)
#define HWIO_MMSS_MDP_INTF_0_CSC_MATRIX_COEFF_2_COEFF_23_BMSK                              0x1fff0000
#define HWIO_MMSS_MDP_INTF_0_CSC_MATRIX_COEFF_2_COEFF_23_SHFT                                    0x10
#define HWIO_MMSS_MDP_INTF_0_CSC_MATRIX_COEFF_2_COEFF_22_BMSK                                  0x1fff
#define HWIO_MMSS_MDP_INTF_0_CSC_MATRIX_COEFF_2_COEFF_22_SHFT                                     0x0

#define HWIO_MMSS_MDP_INTF_0_CSC_MATRIX_COEFF_3_ADDR                                       (MMSS_MDP_INTF_0_REG_BASE      + 0x0000012c)
#define HWIO_MMSS_MDP_INTF_0_CSC_MATRIX_COEFF_3_RMSK                                       0x1fff1fff
#define HWIO_MMSS_MDP_INTF_0_CSC_MATRIX_COEFF_3_IN          \
        in_dword_masked(HWIO_MMSS_MDP_INTF_0_CSC_MATRIX_COEFF_3_ADDR, HWIO_MMSS_MDP_INTF_0_CSC_MATRIX_COEFF_3_RMSK)
#define HWIO_MMSS_MDP_INTF_0_CSC_MATRIX_COEFF_3_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_INTF_0_CSC_MATRIX_COEFF_3_ADDR, m)
#define HWIO_MMSS_MDP_INTF_0_CSC_MATRIX_COEFF_3_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_INTF_0_CSC_MATRIX_COEFF_3_ADDR,v)
#define HWIO_MMSS_MDP_INTF_0_CSC_MATRIX_COEFF_3_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_INTF_0_CSC_MATRIX_COEFF_3_ADDR,m,v,HWIO_MMSS_MDP_INTF_0_CSC_MATRIX_COEFF_3_IN)
#define HWIO_MMSS_MDP_INTF_0_CSC_MATRIX_COEFF_3_COEFF_32_BMSK                              0x1fff0000
#define HWIO_MMSS_MDP_INTF_0_CSC_MATRIX_COEFF_3_COEFF_32_SHFT                                    0x10
#define HWIO_MMSS_MDP_INTF_0_CSC_MATRIX_COEFF_3_COEFF_31_BMSK                                  0x1fff
#define HWIO_MMSS_MDP_INTF_0_CSC_MATRIX_COEFF_3_COEFF_31_SHFT                                     0x0

#define HWIO_MMSS_MDP_INTF_0_CSC_MATRIX_COEFF_4_ADDR                                       (MMSS_MDP_INTF_0_REG_BASE      + 0x00000130)
#define HWIO_MMSS_MDP_INTF_0_CSC_MATRIX_COEFF_4_RMSK                                           0x1fff
#define HWIO_MMSS_MDP_INTF_0_CSC_MATRIX_COEFF_4_IN          \
        in_dword_masked(HWIO_MMSS_MDP_INTF_0_CSC_MATRIX_COEFF_4_ADDR, HWIO_MMSS_MDP_INTF_0_CSC_MATRIX_COEFF_4_RMSK)
#define HWIO_MMSS_MDP_INTF_0_CSC_MATRIX_COEFF_4_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_INTF_0_CSC_MATRIX_COEFF_4_ADDR, m)
#define HWIO_MMSS_MDP_INTF_0_CSC_MATRIX_COEFF_4_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_INTF_0_CSC_MATRIX_COEFF_4_ADDR,v)
#define HWIO_MMSS_MDP_INTF_0_CSC_MATRIX_COEFF_4_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_INTF_0_CSC_MATRIX_COEFF_4_ADDR,m,v,HWIO_MMSS_MDP_INTF_0_CSC_MATRIX_COEFF_4_IN)
#define HWIO_MMSS_MDP_INTF_0_CSC_MATRIX_COEFF_4_COEFF_33_BMSK                                  0x1fff
#define HWIO_MMSS_MDP_INTF_0_CSC_MATRIX_COEFF_4_COEFF_33_SHFT                                     0x0

#define HWIO_MMSS_MDP_INTF_0_CSC_COMP0_PRECLAMP_ADDR                                       (MMSS_MDP_INTF_0_REG_BASE      + 0x00000134)
#define HWIO_MMSS_MDP_INTF_0_CSC_COMP0_PRECLAMP_RMSK                                           0xffff
#define HWIO_MMSS_MDP_INTF_0_CSC_COMP0_PRECLAMP_IN          \
        in_dword_masked(HWIO_MMSS_MDP_INTF_0_CSC_COMP0_PRECLAMP_ADDR, HWIO_MMSS_MDP_INTF_0_CSC_COMP0_PRECLAMP_RMSK)
#define HWIO_MMSS_MDP_INTF_0_CSC_COMP0_PRECLAMP_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_INTF_0_CSC_COMP0_PRECLAMP_ADDR, m)
#define HWIO_MMSS_MDP_INTF_0_CSC_COMP0_PRECLAMP_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_INTF_0_CSC_COMP0_PRECLAMP_ADDR,v)
#define HWIO_MMSS_MDP_INTF_0_CSC_COMP0_PRECLAMP_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_INTF_0_CSC_COMP0_PRECLAMP_ADDR,m,v,HWIO_MMSS_MDP_INTF_0_CSC_COMP0_PRECLAMP_IN)
#define HWIO_MMSS_MDP_INTF_0_CSC_COMP0_PRECLAMP_LOW_BMSK                                       0xff00
#define HWIO_MMSS_MDP_INTF_0_CSC_COMP0_PRECLAMP_LOW_SHFT                                          0x8
#define HWIO_MMSS_MDP_INTF_0_CSC_COMP0_PRECLAMP_HIGH_BMSK                                        0xff
#define HWIO_MMSS_MDP_INTF_0_CSC_COMP0_PRECLAMP_HIGH_SHFT                                         0x0

#define HWIO_MMSS_MDP_INTF_0_CSC_COMP1_PRECLAMP_ADDR                                       (MMSS_MDP_INTF_0_REG_BASE      + 0x00000138)
#define HWIO_MMSS_MDP_INTF_0_CSC_COMP1_PRECLAMP_RMSK                                           0xffff
#define HWIO_MMSS_MDP_INTF_0_CSC_COMP1_PRECLAMP_IN          \
        in_dword_masked(HWIO_MMSS_MDP_INTF_0_CSC_COMP1_PRECLAMP_ADDR, HWIO_MMSS_MDP_INTF_0_CSC_COMP1_PRECLAMP_RMSK)
#define HWIO_MMSS_MDP_INTF_0_CSC_COMP1_PRECLAMP_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_INTF_0_CSC_COMP1_PRECLAMP_ADDR, m)
#define HWIO_MMSS_MDP_INTF_0_CSC_COMP1_PRECLAMP_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_INTF_0_CSC_COMP1_PRECLAMP_ADDR,v)
#define HWIO_MMSS_MDP_INTF_0_CSC_COMP1_PRECLAMP_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_INTF_0_CSC_COMP1_PRECLAMP_ADDR,m,v,HWIO_MMSS_MDP_INTF_0_CSC_COMP1_PRECLAMP_IN)
#define HWIO_MMSS_MDP_INTF_0_CSC_COMP1_PRECLAMP_LOW_BMSK                                       0xff00
#define HWIO_MMSS_MDP_INTF_0_CSC_COMP1_PRECLAMP_LOW_SHFT                                          0x8
#define HWIO_MMSS_MDP_INTF_0_CSC_COMP1_PRECLAMP_HIGH_BMSK                                        0xff
#define HWIO_MMSS_MDP_INTF_0_CSC_COMP1_PRECLAMP_HIGH_SHFT                                         0x0

#define HWIO_MMSS_MDP_INTF_0_CSC_COMP2_PRECLAMP_ADDR                                       (MMSS_MDP_INTF_0_REG_BASE      + 0x0000013c)
#define HWIO_MMSS_MDP_INTF_0_CSC_COMP2_PRECLAMP_RMSK                                           0xffff
#define HWIO_MMSS_MDP_INTF_0_CSC_COMP2_PRECLAMP_IN          \
        in_dword_masked(HWIO_MMSS_MDP_INTF_0_CSC_COMP2_PRECLAMP_ADDR, HWIO_MMSS_MDP_INTF_0_CSC_COMP2_PRECLAMP_RMSK)
#define HWIO_MMSS_MDP_INTF_0_CSC_COMP2_PRECLAMP_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_INTF_0_CSC_COMP2_PRECLAMP_ADDR, m)
#define HWIO_MMSS_MDP_INTF_0_CSC_COMP2_PRECLAMP_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_INTF_0_CSC_COMP2_PRECLAMP_ADDR,v)
#define HWIO_MMSS_MDP_INTF_0_CSC_COMP2_PRECLAMP_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_INTF_0_CSC_COMP2_PRECLAMP_ADDR,m,v,HWIO_MMSS_MDP_INTF_0_CSC_COMP2_PRECLAMP_IN)
#define HWIO_MMSS_MDP_INTF_0_CSC_COMP2_PRECLAMP_LOW_BMSK                                       0xff00
#define HWIO_MMSS_MDP_INTF_0_CSC_COMP2_PRECLAMP_LOW_SHFT                                          0x8
#define HWIO_MMSS_MDP_INTF_0_CSC_COMP2_PRECLAMP_HIGH_BMSK                                        0xff
#define HWIO_MMSS_MDP_INTF_0_CSC_COMP2_PRECLAMP_HIGH_SHFT                                         0x0

#define HWIO_MMSS_MDP_INTF_0_CSC_COMP0_POSTCLAMP_ADDR                                      (MMSS_MDP_INTF_0_REG_BASE      + 0x00000140)
#define HWIO_MMSS_MDP_INTF_0_CSC_COMP0_POSTCLAMP_RMSK                                          0xffff
#define HWIO_MMSS_MDP_INTF_0_CSC_COMP0_POSTCLAMP_IN          \
        in_dword_masked(HWIO_MMSS_MDP_INTF_0_CSC_COMP0_POSTCLAMP_ADDR, HWIO_MMSS_MDP_INTF_0_CSC_COMP0_POSTCLAMP_RMSK)
#define HWIO_MMSS_MDP_INTF_0_CSC_COMP0_POSTCLAMP_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_INTF_0_CSC_COMP0_POSTCLAMP_ADDR, m)
#define HWIO_MMSS_MDP_INTF_0_CSC_COMP0_POSTCLAMP_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_INTF_0_CSC_COMP0_POSTCLAMP_ADDR,v)
#define HWIO_MMSS_MDP_INTF_0_CSC_COMP0_POSTCLAMP_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_INTF_0_CSC_COMP0_POSTCLAMP_ADDR,m,v,HWIO_MMSS_MDP_INTF_0_CSC_COMP0_POSTCLAMP_IN)
#define HWIO_MMSS_MDP_INTF_0_CSC_COMP0_POSTCLAMP_LOW_BMSK                                      0xff00
#define HWIO_MMSS_MDP_INTF_0_CSC_COMP0_POSTCLAMP_LOW_SHFT                                         0x8
#define HWIO_MMSS_MDP_INTF_0_CSC_COMP0_POSTCLAMP_HIGH_BMSK                                       0xff
#define HWIO_MMSS_MDP_INTF_0_CSC_COMP0_POSTCLAMP_HIGH_SHFT                                        0x0

#define HWIO_MMSS_MDP_INTF_0_CSC_COMP1_POSTCLAMP_ADDR                                      (MMSS_MDP_INTF_0_REG_BASE      + 0x00000144)
#define HWIO_MMSS_MDP_INTF_0_CSC_COMP1_POSTCLAMP_RMSK                                          0xffff
#define HWIO_MMSS_MDP_INTF_0_CSC_COMP1_POSTCLAMP_IN          \
        in_dword_masked(HWIO_MMSS_MDP_INTF_0_CSC_COMP1_POSTCLAMP_ADDR, HWIO_MMSS_MDP_INTF_0_CSC_COMP1_POSTCLAMP_RMSK)
#define HWIO_MMSS_MDP_INTF_0_CSC_COMP1_POSTCLAMP_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_INTF_0_CSC_COMP1_POSTCLAMP_ADDR, m)
#define HWIO_MMSS_MDP_INTF_0_CSC_COMP1_POSTCLAMP_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_INTF_0_CSC_COMP1_POSTCLAMP_ADDR,v)
#define HWIO_MMSS_MDP_INTF_0_CSC_COMP1_POSTCLAMP_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_INTF_0_CSC_COMP1_POSTCLAMP_ADDR,m,v,HWIO_MMSS_MDP_INTF_0_CSC_COMP1_POSTCLAMP_IN)
#define HWIO_MMSS_MDP_INTF_0_CSC_COMP1_POSTCLAMP_LOW_BMSK                                      0xff00
#define HWIO_MMSS_MDP_INTF_0_CSC_COMP1_POSTCLAMP_LOW_SHFT                                         0x8
#define HWIO_MMSS_MDP_INTF_0_CSC_COMP1_POSTCLAMP_HIGH_BMSK                                       0xff
#define HWIO_MMSS_MDP_INTF_0_CSC_COMP1_POSTCLAMP_HIGH_SHFT                                        0x0

#define HWIO_MMSS_MDP_INTF_0_CSC_COMP2_POSTCLAMP_ADDR                                      (MMSS_MDP_INTF_0_REG_BASE      + 0x00000148)
#define HWIO_MMSS_MDP_INTF_0_CSC_COMP2_POSTCLAMP_RMSK                                          0xffff
#define HWIO_MMSS_MDP_INTF_0_CSC_COMP2_POSTCLAMP_IN          \
        in_dword_masked(HWIO_MMSS_MDP_INTF_0_CSC_COMP2_POSTCLAMP_ADDR, HWIO_MMSS_MDP_INTF_0_CSC_COMP2_POSTCLAMP_RMSK)
#define HWIO_MMSS_MDP_INTF_0_CSC_COMP2_POSTCLAMP_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_INTF_0_CSC_COMP2_POSTCLAMP_ADDR, m)
#define HWIO_MMSS_MDP_INTF_0_CSC_COMP2_POSTCLAMP_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_INTF_0_CSC_COMP2_POSTCLAMP_ADDR,v)
#define HWIO_MMSS_MDP_INTF_0_CSC_COMP2_POSTCLAMP_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_INTF_0_CSC_COMP2_POSTCLAMP_ADDR,m,v,HWIO_MMSS_MDP_INTF_0_CSC_COMP2_POSTCLAMP_IN)
#define HWIO_MMSS_MDP_INTF_0_CSC_COMP2_POSTCLAMP_LOW_BMSK                                      0xff00
#define HWIO_MMSS_MDP_INTF_0_CSC_COMP2_POSTCLAMP_LOW_SHFT                                         0x8
#define HWIO_MMSS_MDP_INTF_0_CSC_COMP2_POSTCLAMP_HIGH_BMSK                                       0xff
#define HWIO_MMSS_MDP_INTF_0_CSC_COMP2_POSTCLAMP_HIGH_SHFT                                        0x0

#define HWIO_MMSS_MDP_INTF_0_CSC_COMP0_PREBIAS_ADDR                                        (MMSS_MDP_INTF_0_REG_BASE      + 0x0000014c)
#define HWIO_MMSS_MDP_INTF_0_CSC_COMP0_PREBIAS_RMSK                                             0x1ff
#define HWIO_MMSS_MDP_INTF_0_CSC_COMP0_PREBIAS_IN          \
        in_dword_masked(HWIO_MMSS_MDP_INTF_0_CSC_COMP0_PREBIAS_ADDR, HWIO_MMSS_MDP_INTF_0_CSC_COMP0_PREBIAS_RMSK)
#define HWIO_MMSS_MDP_INTF_0_CSC_COMP0_PREBIAS_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_INTF_0_CSC_COMP0_PREBIAS_ADDR, m)
#define HWIO_MMSS_MDP_INTF_0_CSC_COMP0_PREBIAS_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_INTF_0_CSC_COMP0_PREBIAS_ADDR,v)
#define HWIO_MMSS_MDP_INTF_0_CSC_COMP0_PREBIAS_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_INTF_0_CSC_COMP0_PREBIAS_ADDR,m,v,HWIO_MMSS_MDP_INTF_0_CSC_COMP0_PREBIAS_IN)
#define HWIO_MMSS_MDP_INTF_0_CSC_COMP0_PREBIAS_VALUE_BMSK                                       0x1ff
#define HWIO_MMSS_MDP_INTF_0_CSC_COMP0_PREBIAS_VALUE_SHFT                                         0x0

#define HWIO_MMSS_MDP_INTF_0_CSC_COMP1_PREBIAS_ADDR                                        (MMSS_MDP_INTF_0_REG_BASE      + 0x00000150)
#define HWIO_MMSS_MDP_INTF_0_CSC_COMP1_PREBIAS_RMSK                                             0x1ff
#define HWIO_MMSS_MDP_INTF_0_CSC_COMP1_PREBIAS_IN          \
        in_dword_masked(HWIO_MMSS_MDP_INTF_0_CSC_COMP1_PREBIAS_ADDR, HWIO_MMSS_MDP_INTF_0_CSC_COMP1_PREBIAS_RMSK)
#define HWIO_MMSS_MDP_INTF_0_CSC_COMP1_PREBIAS_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_INTF_0_CSC_COMP1_PREBIAS_ADDR, m)
#define HWIO_MMSS_MDP_INTF_0_CSC_COMP1_PREBIAS_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_INTF_0_CSC_COMP1_PREBIAS_ADDR,v)
#define HWIO_MMSS_MDP_INTF_0_CSC_COMP1_PREBIAS_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_INTF_0_CSC_COMP1_PREBIAS_ADDR,m,v,HWIO_MMSS_MDP_INTF_0_CSC_COMP1_PREBIAS_IN)
#define HWIO_MMSS_MDP_INTF_0_CSC_COMP1_PREBIAS_VALUE_BMSK                                       0x1ff
#define HWIO_MMSS_MDP_INTF_0_CSC_COMP1_PREBIAS_VALUE_SHFT                                         0x0

#define HWIO_MMSS_MDP_INTF_0_CSC_COMP2_PREBIAS_ADDR                                        (MMSS_MDP_INTF_0_REG_BASE      + 0x00000154)
#define HWIO_MMSS_MDP_INTF_0_CSC_COMP2_PREBIAS_RMSK                                             0x1ff
#define HWIO_MMSS_MDP_INTF_0_CSC_COMP2_PREBIAS_IN          \
        in_dword_masked(HWIO_MMSS_MDP_INTF_0_CSC_COMP2_PREBIAS_ADDR, HWIO_MMSS_MDP_INTF_0_CSC_COMP2_PREBIAS_RMSK)
#define HWIO_MMSS_MDP_INTF_0_CSC_COMP2_PREBIAS_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_INTF_0_CSC_COMP2_PREBIAS_ADDR, m)
#define HWIO_MMSS_MDP_INTF_0_CSC_COMP2_PREBIAS_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_INTF_0_CSC_COMP2_PREBIAS_ADDR,v)
#define HWIO_MMSS_MDP_INTF_0_CSC_COMP2_PREBIAS_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_INTF_0_CSC_COMP2_PREBIAS_ADDR,m,v,HWIO_MMSS_MDP_INTF_0_CSC_COMP2_PREBIAS_IN)
#define HWIO_MMSS_MDP_INTF_0_CSC_COMP2_PREBIAS_VALUE_BMSK                                       0x1ff
#define HWIO_MMSS_MDP_INTF_0_CSC_COMP2_PREBIAS_VALUE_SHFT                                         0x0

#define HWIO_MMSS_MDP_INTF_0_CSC_COMP0_POSTBIAS_ADDR                                       (MMSS_MDP_INTF_0_REG_BASE      + 0x00000158)
#define HWIO_MMSS_MDP_INTF_0_CSC_COMP0_POSTBIAS_RMSK                                            0x1ff
#define HWIO_MMSS_MDP_INTF_0_CSC_COMP0_POSTBIAS_IN          \
        in_dword_masked(HWIO_MMSS_MDP_INTF_0_CSC_COMP0_POSTBIAS_ADDR, HWIO_MMSS_MDP_INTF_0_CSC_COMP0_POSTBIAS_RMSK)
#define HWIO_MMSS_MDP_INTF_0_CSC_COMP0_POSTBIAS_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_INTF_0_CSC_COMP0_POSTBIAS_ADDR, m)
#define HWIO_MMSS_MDP_INTF_0_CSC_COMP0_POSTBIAS_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_INTF_0_CSC_COMP0_POSTBIAS_ADDR,v)
#define HWIO_MMSS_MDP_INTF_0_CSC_COMP0_POSTBIAS_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_INTF_0_CSC_COMP0_POSTBIAS_ADDR,m,v,HWIO_MMSS_MDP_INTF_0_CSC_COMP0_POSTBIAS_IN)
#define HWIO_MMSS_MDP_INTF_0_CSC_COMP0_POSTBIAS_VALUE_BMSK                                      0x1ff
#define HWIO_MMSS_MDP_INTF_0_CSC_COMP0_POSTBIAS_VALUE_SHFT                                        0x0

#define HWIO_MMSS_MDP_INTF_0_CSC_COMP1_POSTBIAS_ADDR                                       (MMSS_MDP_INTF_0_REG_BASE      + 0x0000015c)
#define HWIO_MMSS_MDP_INTF_0_CSC_COMP1_POSTBIAS_RMSK                                            0x1ff
#define HWIO_MMSS_MDP_INTF_0_CSC_COMP1_POSTBIAS_IN          \
        in_dword_masked(HWIO_MMSS_MDP_INTF_0_CSC_COMP1_POSTBIAS_ADDR, HWIO_MMSS_MDP_INTF_0_CSC_COMP1_POSTBIAS_RMSK)
#define HWIO_MMSS_MDP_INTF_0_CSC_COMP1_POSTBIAS_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_INTF_0_CSC_COMP1_POSTBIAS_ADDR, m)
#define HWIO_MMSS_MDP_INTF_0_CSC_COMP1_POSTBIAS_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_INTF_0_CSC_COMP1_POSTBIAS_ADDR,v)
#define HWIO_MMSS_MDP_INTF_0_CSC_COMP1_POSTBIAS_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_INTF_0_CSC_COMP1_POSTBIAS_ADDR,m,v,HWIO_MMSS_MDP_INTF_0_CSC_COMP1_POSTBIAS_IN)
#define HWIO_MMSS_MDP_INTF_0_CSC_COMP1_POSTBIAS_VALUE_BMSK                                      0x1ff
#define HWIO_MMSS_MDP_INTF_0_CSC_COMP1_POSTBIAS_VALUE_SHFT                                        0x0

#define HWIO_MMSS_MDP_INTF_0_CSC_COMP2_POSTBIAS_ADDR                                       (MMSS_MDP_INTF_0_REG_BASE      + 0x00000160)
#define HWIO_MMSS_MDP_INTF_0_CSC_COMP2_POSTBIAS_RMSK                                            0x1ff
#define HWIO_MMSS_MDP_INTF_0_CSC_COMP2_POSTBIAS_IN          \
        in_dword_masked(HWIO_MMSS_MDP_INTF_0_CSC_COMP2_POSTBIAS_ADDR, HWIO_MMSS_MDP_INTF_0_CSC_COMP2_POSTBIAS_RMSK)
#define HWIO_MMSS_MDP_INTF_0_CSC_COMP2_POSTBIAS_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_INTF_0_CSC_COMP2_POSTBIAS_ADDR, m)
#define HWIO_MMSS_MDP_INTF_0_CSC_COMP2_POSTBIAS_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_INTF_0_CSC_COMP2_POSTBIAS_ADDR,v)
#define HWIO_MMSS_MDP_INTF_0_CSC_COMP2_POSTBIAS_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_INTF_0_CSC_COMP2_POSTBIAS_ADDR,m,v,HWIO_MMSS_MDP_INTF_0_CSC_COMP2_POSTBIAS_IN)
#define HWIO_MMSS_MDP_INTF_0_CSC_COMP2_POSTBIAS_VALUE_BMSK                                      0x1ff
#define HWIO_MMSS_MDP_INTF_0_CSC_COMP2_POSTBIAS_VALUE_SHFT                                        0x0

#define HWIO_MMSS_MDP_INTF_0_STATUS_ADDR                                                   (MMSS_MDP_INTF_0_REG_BASE      + 0x00000164)
#define HWIO_MMSS_MDP_INTF_0_STATUS_RMSK                                                          0x1
#define HWIO_MMSS_MDP_INTF_0_STATUS_IN          \
        in_dword_masked(HWIO_MMSS_MDP_INTF_0_STATUS_ADDR, HWIO_MMSS_MDP_INTF_0_STATUS_RMSK)
#define HWIO_MMSS_MDP_INTF_0_STATUS_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_INTF_0_STATUS_ADDR, m)
#define HWIO_MMSS_MDP_INTF_0_STATUS_INTERLACE_FIELD_BMSK                                          0x1
#define HWIO_MMSS_MDP_INTF_0_STATUS_INTERLACE_FIELD_SHFT                                          0x0

#define HWIO_MMSS_MDP_INTF_0_PROG_FETCH_START_ADDR                                         (MMSS_MDP_INTF_0_REG_BASE      + 0x00000170)
#define HWIO_MMSS_MDP_INTF_0_PROG_FETCH_START_RMSK                                         0xffffffff
#define HWIO_MMSS_MDP_INTF_0_PROG_FETCH_START_IN          \
        in_dword_masked(HWIO_MMSS_MDP_INTF_0_PROG_FETCH_START_ADDR, HWIO_MMSS_MDP_INTF_0_PROG_FETCH_START_RMSK)
#define HWIO_MMSS_MDP_INTF_0_PROG_FETCH_START_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_INTF_0_PROG_FETCH_START_ADDR, m)
#define HWIO_MMSS_MDP_INTF_0_PROG_FETCH_START_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_INTF_0_PROG_FETCH_START_ADDR,v)
#define HWIO_MMSS_MDP_INTF_0_PROG_FETCH_START_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_INTF_0_PROG_FETCH_START_ADDR,m,v,HWIO_MMSS_MDP_INTF_0_PROG_FETCH_START_IN)
#define HWIO_MMSS_MDP_INTF_0_PROG_FETCH_START_VALUE_BMSK                                   0xffffffff
#define HWIO_MMSS_MDP_INTF_0_PROG_FETCH_START_VALUE_SHFT                                          0x0

#define HWIO_MMSS_MDP_INTF_0_VIDEO_MISR_CTRL_ADDR                                          (MMSS_MDP_INTF_0_REG_BASE      + 0x00000180)
#define HWIO_MMSS_MDP_INTF_0_VIDEO_MISR_CTRL_RMSK                                          0x8f0007ff
#define HWIO_MMSS_MDP_INTF_0_VIDEO_MISR_CTRL_IN          \
        in_dword_masked(HWIO_MMSS_MDP_INTF_0_VIDEO_MISR_CTRL_ADDR, HWIO_MMSS_MDP_INTF_0_VIDEO_MISR_CTRL_RMSK)
#define HWIO_MMSS_MDP_INTF_0_VIDEO_MISR_CTRL_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_INTF_0_VIDEO_MISR_CTRL_ADDR, m)
#define HWIO_MMSS_MDP_INTF_0_VIDEO_MISR_CTRL_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_INTF_0_VIDEO_MISR_CTRL_ADDR,v)
#define HWIO_MMSS_MDP_INTF_0_VIDEO_MISR_CTRL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_INTF_0_VIDEO_MISR_CTRL_ADDR,m,v,HWIO_MMSS_MDP_INTF_0_VIDEO_MISR_CTRL_IN)
#define HWIO_MMSS_MDP_INTF_0_VIDEO_MISR_CTRL_RUN_MODE_BMSK                                 0x80000000
#define HWIO_MMSS_MDP_INTF_0_VIDEO_MISR_CTRL_RUN_MODE_SHFT                                       0x1f
#define HWIO_MMSS_MDP_INTF_0_VIDEO_MISR_CTRL_INPUT_SEL_BMSK                                 0xf000000
#define HWIO_MMSS_MDP_INTF_0_VIDEO_MISR_CTRL_INPUT_SEL_SHFT                                      0x18
#define HWIO_MMSS_MDP_INTF_0_VIDEO_MISR_CTRL_STATUS_CLEAR_BMSK                                  0x400
#define HWIO_MMSS_MDP_INTF_0_VIDEO_MISR_CTRL_STATUS_CLEAR_SHFT                                    0xa
#define HWIO_MMSS_MDP_INTF_0_VIDEO_MISR_CTRL_STATUS_BMSK                                        0x200
#define HWIO_MMSS_MDP_INTF_0_VIDEO_MISR_CTRL_STATUS_SHFT                                          0x9
#define HWIO_MMSS_MDP_INTF_0_VIDEO_MISR_CTRL_ENABLE_BMSK                                        0x100
#define HWIO_MMSS_MDP_INTF_0_VIDEO_MISR_CTRL_ENABLE_SHFT                                          0x8
#define HWIO_MMSS_MDP_INTF_0_VIDEO_MISR_CTRL_FRAME_COUNT_BMSK                                    0xff
#define HWIO_MMSS_MDP_INTF_0_VIDEO_MISR_CTRL_FRAME_COUNT_SHFT                                     0x0

#define HWIO_MMSS_MDP_INTF_0_VIDEO_MISR_SIGNATURE_ADDR                                     (MMSS_MDP_INTF_0_REG_BASE      + 0x00000184)
#define HWIO_MMSS_MDP_INTF_0_VIDEO_MISR_SIGNATURE_RMSK                                     0xffffffff
#define HWIO_MMSS_MDP_INTF_0_VIDEO_MISR_SIGNATURE_IN          \
        in_dword_masked(HWIO_MMSS_MDP_INTF_0_VIDEO_MISR_SIGNATURE_ADDR, HWIO_MMSS_MDP_INTF_0_VIDEO_MISR_SIGNATURE_RMSK)
#define HWIO_MMSS_MDP_INTF_0_VIDEO_MISR_SIGNATURE_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_INTF_0_VIDEO_MISR_SIGNATURE_ADDR, m)
#define HWIO_MMSS_MDP_INTF_0_VIDEO_MISR_SIGNATURE_CAPTURED_BMSK                            0xffffffff
#define HWIO_MMSS_MDP_INTF_0_VIDEO_MISR_SIGNATURE_CAPTURED_SHFT                                   0x0

#define HWIO_MMSS_MDP_INTF_0_VIDEO_SPLIT_MISR_SIGNATURE_ADDR                               (MMSS_MDP_INTF_0_REG_BASE      + 0x00000188)
#define HWIO_MMSS_MDP_INTF_0_VIDEO_SPLIT_MISR_SIGNATURE_RMSK                               0xffffffff
#define HWIO_MMSS_MDP_INTF_0_VIDEO_SPLIT_MISR_SIGNATURE_IN          \
        in_dword_masked(HWIO_MMSS_MDP_INTF_0_VIDEO_SPLIT_MISR_SIGNATURE_ADDR, HWIO_MMSS_MDP_INTF_0_VIDEO_SPLIT_MISR_SIGNATURE_RMSK)
#define HWIO_MMSS_MDP_INTF_0_VIDEO_SPLIT_MISR_SIGNATURE_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_INTF_0_VIDEO_SPLIT_MISR_SIGNATURE_ADDR, m)
#define HWIO_MMSS_MDP_INTF_0_VIDEO_SPLIT_MISR_SIGNATURE_CAPTURED_BMSK                      0xffffffff
#define HWIO_MMSS_MDP_INTF_0_VIDEO_SPLIT_MISR_SIGNATURE_CAPTURED_SHFT                             0x0

#define HWIO_MMSS_MDP_INTF_0_CMD_0_MISR_CTRL_ADDR                                          (MMSS_MDP_INTF_0_REG_BASE      + 0x00000190)
#define HWIO_MMSS_MDP_INTF_0_CMD_0_MISR_CTRL_RMSK                                          0x8f0007ff
#define HWIO_MMSS_MDP_INTF_0_CMD_0_MISR_CTRL_IN          \
        in_dword_masked(HWIO_MMSS_MDP_INTF_0_CMD_0_MISR_CTRL_ADDR, HWIO_MMSS_MDP_INTF_0_CMD_0_MISR_CTRL_RMSK)
#define HWIO_MMSS_MDP_INTF_0_CMD_0_MISR_CTRL_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_INTF_0_CMD_0_MISR_CTRL_ADDR, m)
#define HWIO_MMSS_MDP_INTF_0_CMD_0_MISR_CTRL_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_INTF_0_CMD_0_MISR_CTRL_ADDR,v)
#define HWIO_MMSS_MDP_INTF_0_CMD_0_MISR_CTRL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_INTF_0_CMD_0_MISR_CTRL_ADDR,m,v,HWIO_MMSS_MDP_INTF_0_CMD_0_MISR_CTRL_IN)
#define HWIO_MMSS_MDP_INTF_0_CMD_0_MISR_CTRL_RUN_MODE_BMSK                                 0x80000000
#define HWIO_MMSS_MDP_INTF_0_CMD_0_MISR_CTRL_RUN_MODE_SHFT                                       0x1f
#define HWIO_MMSS_MDP_INTF_0_CMD_0_MISR_CTRL_INPUT_SEL_BMSK                                 0xf000000
#define HWIO_MMSS_MDP_INTF_0_CMD_0_MISR_CTRL_INPUT_SEL_SHFT                                      0x18
#define HWIO_MMSS_MDP_INTF_0_CMD_0_MISR_CTRL_STATUS_CLEAR_BMSK                                  0x400
#define HWIO_MMSS_MDP_INTF_0_CMD_0_MISR_CTRL_STATUS_CLEAR_SHFT                                    0xa
#define HWIO_MMSS_MDP_INTF_0_CMD_0_MISR_CTRL_STATUS_BMSK                                        0x200
#define HWIO_MMSS_MDP_INTF_0_CMD_0_MISR_CTRL_STATUS_SHFT                                          0x9
#define HWIO_MMSS_MDP_INTF_0_CMD_0_MISR_CTRL_ENABLE_BMSK                                        0x100
#define HWIO_MMSS_MDP_INTF_0_CMD_0_MISR_CTRL_ENABLE_SHFT                                          0x8
#define HWIO_MMSS_MDP_INTF_0_CMD_0_MISR_CTRL_FRAME_COUNT_BMSK                                    0xff
#define HWIO_MMSS_MDP_INTF_0_CMD_0_MISR_CTRL_FRAME_COUNT_SHFT                                     0x0

#define HWIO_MMSS_MDP_INTF_0_CMD_0_MISR_SIGNATURE_ADDR                                     (MMSS_MDP_INTF_0_REG_BASE      + 0x00000194)
#define HWIO_MMSS_MDP_INTF_0_CMD_0_MISR_SIGNATURE_RMSK                                     0xffffffff
#define HWIO_MMSS_MDP_INTF_0_CMD_0_MISR_SIGNATURE_IN          \
        in_dword_masked(HWIO_MMSS_MDP_INTF_0_CMD_0_MISR_SIGNATURE_ADDR, HWIO_MMSS_MDP_INTF_0_CMD_0_MISR_SIGNATURE_RMSK)
#define HWIO_MMSS_MDP_INTF_0_CMD_0_MISR_SIGNATURE_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_INTF_0_CMD_0_MISR_SIGNATURE_ADDR, m)
#define HWIO_MMSS_MDP_INTF_0_CMD_0_MISR_SIGNATURE_CAPTURED_BMSK                            0xffffffff
#define HWIO_MMSS_MDP_INTF_0_CMD_0_MISR_SIGNATURE_CAPTURED_SHFT                                   0x0

#define HWIO_MMSS_MDP_INTF_0_CMD_0_SPLIT_MISR_SIGNATURE_ADDR                               (MMSS_MDP_INTF_0_REG_BASE      + 0x00000198)
#define HWIO_MMSS_MDP_INTF_0_CMD_0_SPLIT_MISR_SIGNATURE_RMSK                               0xffffffff
#define HWIO_MMSS_MDP_INTF_0_CMD_0_SPLIT_MISR_SIGNATURE_IN          \
        in_dword_masked(HWIO_MMSS_MDP_INTF_0_CMD_0_SPLIT_MISR_SIGNATURE_ADDR, HWIO_MMSS_MDP_INTF_0_CMD_0_SPLIT_MISR_SIGNATURE_RMSK)
#define HWIO_MMSS_MDP_INTF_0_CMD_0_SPLIT_MISR_SIGNATURE_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_INTF_0_CMD_0_SPLIT_MISR_SIGNATURE_ADDR, m)
#define HWIO_MMSS_MDP_INTF_0_CMD_0_SPLIT_MISR_SIGNATURE_CAPTURED_BMSK                      0xffffffff
#define HWIO_MMSS_MDP_INTF_0_CMD_0_SPLIT_MISR_SIGNATURE_CAPTURED_SHFT                             0x0

#define HWIO_MMSS_MDP_INTF_0_CMD_1_MISR_CTRL_ADDR                                          (MMSS_MDP_INTF_0_REG_BASE      + 0x000001a0)
#define HWIO_MMSS_MDP_INTF_0_CMD_1_MISR_CTRL_RMSK                                          0x8f0007ff
#define HWIO_MMSS_MDP_INTF_0_CMD_1_MISR_CTRL_IN          \
        in_dword_masked(HWIO_MMSS_MDP_INTF_0_CMD_1_MISR_CTRL_ADDR, HWIO_MMSS_MDP_INTF_0_CMD_1_MISR_CTRL_RMSK)
#define HWIO_MMSS_MDP_INTF_0_CMD_1_MISR_CTRL_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_INTF_0_CMD_1_MISR_CTRL_ADDR, m)
#define HWIO_MMSS_MDP_INTF_0_CMD_1_MISR_CTRL_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_INTF_0_CMD_1_MISR_CTRL_ADDR,v)
#define HWIO_MMSS_MDP_INTF_0_CMD_1_MISR_CTRL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_INTF_0_CMD_1_MISR_CTRL_ADDR,m,v,HWIO_MMSS_MDP_INTF_0_CMD_1_MISR_CTRL_IN)
#define HWIO_MMSS_MDP_INTF_0_CMD_1_MISR_CTRL_RUN_MODE_BMSK                                 0x80000000
#define HWIO_MMSS_MDP_INTF_0_CMD_1_MISR_CTRL_RUN_MODE_SHFT                                       0x1f
#define HWIO_MMSS_MDP_INTF_0_CMD_1_MISR_CTRL_INPUT_SEL_BMSK                                 0xf000000
#define HWIO_MMSS_MDP_INTF_0_CMD_1_MISR_CTRL_INPUT_SEL_SHFT                                      0x18
#define HWIO_MMSS_MDP_INTF_0_CMD_1_MISR_CTRL_STATUS_CLEAR_BMSK                                  0x400
#define HWIO_MMSS_MDP_INTF_0_CMD_1_MISR_CTRL_STATUS_CLEAR_SHFT                                    0xa
#define HWIO_MMSS_MDP_INTF_0_CMD_1_MISR_CTRL_STATUS_BMSK                                        0x200
#define HWIO_MMSS_MDP_INTF_0_CMD_1_MISR_CTRL_STATUS_SHFT                                          0x9
#define HWIO_MMSS_MDP_INTF_0_CMD_1_MISR_CTRL_ENABLE_BMSK                                        0x100
#define HWIO_MMSS_MDP_INTF_0_CMD_1_MISR_CTRL_ENABLE_SHFT                                          0x8
#define HWIO_MMSS_MDP_INTF_0_CMD_1_MISR_CTRL_FRAME_COUNT_BMSK                                    0xff
#define HWIO_MMSS_MDP_INTF_0_CMD_1_MISR_CTRL_FRAME_COUNT_SHFT                                     0x0

#define HWIO_MMSS_MDP_INTF_0_CMD_1_MISR_SIGNATURE_ADDR                                     (MMSS_MDP_INTF_0_REG_BASE      + 0x000001a4)
#define HWIO_MMSS_MDP_INTF_0_CMD_1_MISR_SIGNATURE_RMSK                                     0xffffffff
#define HWIO_MMSS_MDP_INTF_0_CMD_1_MISR_SIGNATURE_IN          \
        in_dword_masked(HWIO_MMSS_MDP_INTF_0_CMD_1_MISR_SIGNATURE_ADDR, HWIO_MMSS_MDP_INTF_0_CMD_1_MISR_SIGNATURE_RMSK)
#define HWIO_MMSS_MDP_INTF_0_CMD_1_MISR_SIGNATURE_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_INTF_0_CMD_1_MISR_SIGNATURE_ADDR, m)
#define HWIO_MMSS_MDP_INTF_0_CMD_1_MISR_SIGNATURE_CAPTURED_BMSK                            0xffffffff
#define HWIO_MMSS_MDP_INTF_0_CMD_1_MISR_SIGNATURE_CAPTURED_SHFT                                   0x0

#define HWIO_MMSS_MDP_INTF_0_CMD_1_SPLIT_MISR_SIGNATURE_ADDR                               (MMSS_MDP_INTF_0_REG_BASE      + 0x000001a8)
#define HWIO_MMSS_MDP_INTF_0_CMD_1_SPLIT_MISR_SIGNATURE_RMSK                               0xffffffff
#define HWIO_MMSS_MDP_INTF_0_CMD_1_SPLIT_MISR_SIGNATURE_IN          \
        in_dword_masked(HWIO_MMSS_MDP_INTF_0_CMD_1_SPLIT_MISR_SIGNATURE_ADDR, HWIO_MMSS_MDP_INTF_0_CMD_1_SPLIT_MISR_SIGNATURE_RMSK)
#define HWIO_MMSS_MDP_INTF_0_CMD_1_SPLIT_MISR_SIGNATURE_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_INTF_0_CMD_1_SPLIT_MISR_SIGNATURE_ADDR, m)
#define HWIO_MMSS_MDP_INTF_0_CMD_1_SPLIT_MISR_SIGNATURE_CAPTURED_BMSK                      0xffffffff
#define HWIO_MMSS_MDP_INTF_0_CMD_1_SPLIT_MISR_SIGNATURE_CAPTURED_SHFT                             0x0

#define HWIO_MMSS_MDP_INTF_0_CMD_2_MISR_CTRL_ADDR                                          (MMSS_MDP_INTF_0_REG_BASE      + 0x000001b0)
#define HWIO_MMSS_MDP_INTF_0_CMD_2_MISR_CTRL_RMSK                                          0x8f0007ff
#define HWIO_MMSS_MDP_INTF_0_CMD_2_MISR_CTRL_IN          \
        in_dword_masked(HWIO_MMSS_MDP_INTF_0_CMD_2_MISR_CTRL_ADDR, HWIO_MMSS_MDP_INTF_0_CMD_2_MISR_CTRL_RMSK)
#define HWIO_MMSS_MDP_INTF_0_CMD_2_MISR_CTRL_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_INTF_0_CMD_2_MISR_CTRL_ADDR, m)
#define HWIO_MMSS_MDP_INTF_0_CMD_2_MISR_CTRL_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_INTF_0_CMD_2_MISR_CTRL_ADDR,v)
#define HWIO_MMSS_MDP_INTF_0_CMD_2_MISR_CTRL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_INTF_0_CMD_2_MISR_CTRL_ADDR,m,v,HWIO_MMSS_MDP_INTF_0_CMD_2_MISR_CTRL_IN)
#define HWIO_MMSS_MDP_INTF_0_CMD_2_MISR_CTRL_RUN_MODE_BMSK                                 0x80000000
#define HWIO_MMSS_MDP_INTF_0_CMD_2_MISR_CTRL_RUN_MODE_SHFT                                       0x1f
#define HWIO_MMSS_MDP_INTF_0_CMD_2_MISR_CTRL_INPUT_SEL_BMSK                                 0xf000000
#define HWIO_MMSS_MDP_INTF_0_CMD_2_MISR_CTRL_INPUT_SEL_SHFT                                      0x18
#define HWIO_MMSS_MDP_INTF_0_CMD_2_MISR_CTRL_STATUS_CLEAR_BMSK                                  0x400
#define HWIO_MMSS_MDP_INTF_0_CMD_2_MISR_CTRL_STATUS_CLEAR_SHFT                                    0xa
#define HWIO_MMSS_MDP_INTF_0_CMD_2_MISR_CTRL_STATUS_BMSK                                        0x200
#define HWIO_MMSS_MDP_INTF_0_CMD_2_MISR_CTRL_STATUS_SHFT                                          0x9
#define HWIO_MMSS_MDP_INTF_0_CMD_2_MISR_CTRL_ENABLE_BMSK                                        0x100
#define HWIO_MMSS_MDP_INTF_0_CMD_2_MISR_CTRL_ENABLE_SHFT                                          0x8
#define HWIO_MMSS_MDP_INTF_0_CMD_2_MISR_CTRL_FRAME_COUNT_BMSK                                    0xff
#define HWIO_MMSS_MDP_INTF_0_CMD_2_MISR_CTRL_FRAME_COUNT_SHFT                                     0x0

#define HWIO_MMSS_MDP_INTF_0_CMD_2_MISR_SIGNATURE_ADDR                                     (MMSS_MDP_INTF_0_REG_BASE      + 0x000001b4)
#define HWIO_MMSS_MDP_INTF_0_CMD_2_MISR_SIGNATURE_RMSK                                     0xffffffff
#define HWIO_MMSS_MDP_INTF_0_CMD_2_MISR_SIGNATURE_IN          \
        in_dword_masked(HWIO_MMSS_MDP_INTF_0_CMD_2_MISR_SIGNATURE_ADDR, HWIO_MMSS_MDP_INTF_0_CMD_2_MISR_SIGNATURE_RMSK)
#define HWIO_MMSS_MDP_INTF_0_CMD_2_MISR_SIGNATURE_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_INTF_0_CMD_2_MISR_SIGNATURE_ADDR, m)
#define HWIO_MMSS_MDP_INTF_0_CMD_2_MISR_SIGNATURE_CAPTURED_BMSK                            0xffffffff
#define HWIO_MMSS_MDP_INTF_0_CMD_2_MISR_SIGNATURE_CAPTURED_SHFT                                   0x0

#define HWIO_MMSS_MDP_INTF_0_INTF_INTR_EN_ADDR                                             (MMSS_MDP_INTF_0_REG_BASE      + 0x000001c0)
#define HWIO_MMSS_MDP_INTF_0_INTF_INTR_EN_RMSK                                                  0x1ff
#define HWIO_MMSS_MDP_INTF_0_INTF_INTR_EN_IN          \
        in_dword_masked(HWIO_MMSS_MDP_INTF_0_INTF_INTR_EN_ADDR, HWIO_MMSS_MDP_INTF_0_INTF_INTR_EN_RMSK)
#define HWIO_MMSS_MDP_INTF_0_INTF_INTR_EN_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_INTF_0_INTF_INTR_EN_ADDR, m)
#define HWIO_MMSS_MDP_INTF_0_INTF_INTR_EN_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_INTF_0_INTF_INTR_EN_ADDR,v)
#define HWIO_MMSS_MDP_INTF_0_INTF_INTR_EN_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_INTF_0_INTF_INTR_EN_ADDR,m,v,HWIO_MMSS_MDP_INTF_0_INTF_INTR_EN_IN)
#define HWIO_MMSS_MDP_INTF_0_INTF_INTR_EN_PROG_LINE_BMSK                                        0x100
#define HWIO_MMSS_MDP_INTF_0_INTF_INTR_EN_PROG_LINE_SHFT                                          0x8
#define HWIO_MMSS_MDP_INTF_0_INTF_INTR_EN_SFI_CMD_2_OUT_STATIC_BMSK                              0x80
#define HWIO_MMSS_MDP_INTF_0_INTF_INTR_EN_SFI_CMD_2_OUT_STATIC_SHFT                               0x7
#define HWIO_MMSS_MDP_INTF_0_INTF_INTR_EN_SFI_CMD_2_IN_STATIC_BMSK                               0x40
#define HWIO_MMSS_MDP_INTF_0_INTF_INTR_EN_SFI_CMD_2_IN_STATIC_SHFT                                0x6
#define HWIO_MMSS_MDP_INTF_0_INTF_INTR_EN_SFI_CMD_1_OUT_STATIC_BMSK                              0x20
#define HWIO_MMSS_MDP_INTF_0_INTF_INTR_EN_SFI_CMD_1_OUT_STATIC_SHFT                               0x5
#define HWIO_MMSS_MDP_INTF_0_INTF_INTR_EN_SFI_CMD_1_IN_STATIC_BMSK                               0x10
#define HWIO_MMSS_MDP_INTF_0_INTF_INTR_EN_SFI_CMD_1_IN_STATIC_SHFT                                0x4
#define HWIO_MMSS_MDP_INTF_0_INTF_INTR_EN_SFI_CMD_0_OUT_STATIC_BMSK                               0x8
#define HWIO_MMSS_MDP_INTF_0_INTF_INTR_EN_SFI_CMD_0_OUT_STATIC_SHFT                               0x3
#define HWIO_MMSS_MDP_INTF_0_INTF_INTR_EN_SFI_CMD_0_IN_STATIC_BMSK                                0x4
#define HWIO_MMSS_MDP_INTF_0_INTF_INTR_EN_SFI_CMD_0_IN_STATIC_SHFT                                0x2
#define HWIO_MMSS_MDP_INTF_0_INTF_INTR_EN_SFI_VIDEO_OUT_STATIC_BMSK                               0x2
#define HWIO_MMSS_MDP_INTF_0_INTF_INTR_EN_SFI_VIDEO_OUT_STATIC_SHFT                               0x1
#define HWIO_MMSS_MDP_INTF_0_INTF_INTR_EN_SFI_VIDEO_IN_STATIC_BMSK                                0x1
#define HWIO_MMSS_MDP_INTF_0_INTF_INTR_EN_SFI_VIDEO_IN_STATIC_SHFT                                0x0

#define HWIO_MMSS_MDP_INTF_0_INTF_INTR_STATUS_ADDR                                         (MMSS_MDP_INTF_0_REG_BASE      + 0x000001c4)
#define HWIO_MMSS_MDP_INTF_0_INTF_INTR_STATUS_RMSK                                              0x1ff
#define HWIO_MMSS_MDP_INTF_0_INTF_INTR_STATUS_IN          \
        in_dword_masked(HWIO_MMSS_MDP_INTF_0_INTF_INTR_STATUS_ADDR, HWIO_MMSS_MDP_INTF_0_INTF_INTR_STATUS_RMSK)
#define HWIO_MMSS_MDP_INTF_0_INTF_INTR_STATUS_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_INTF_0_INTF_INTR_STATUS_ADDR, m)
#define HWIO_MMSS_MDP_INTF_0_INTF_INTR_STATUS_PROG_LINE_BMSK                                    0x100
#define HWIO_MMSS_MDP_INTF_0_INTF_INTR_STATUS_PROG_LINE_SHFT                                      0x8
#define HWIO_MMSS_MDP_INTF_0_INTF_INTR_STATUS_SFI_CMD_2_OUT_STATIC_BMSK                          0x80
#define HWIO_MMSS_MDP_INTF_0_INTF_INTR_STATUS_SFI_CMD_2_OUT_STATIC_SHFT                           0x7
#define HWIO_MMSS_MDP_INTF_0_INTF_INTR_STATUS_SFI_CMD_2_IN_STATIC_BMSK                           0x40
#define HWIO_MMSS_MDP_INTF_0_INTF_INTR_STATUS_SFI_CMD_2_IN_STATIC_SHFT                            0x6
#define HWIO_MMSS_MDP_INTF_0_INTF_INTR_STATUS_SFI_CMD_1_OUT_STATIC_BMSK                          0x20
#define HWIO_MMSS_MDP_INTF_0_INTF_INTR_STATUS_SFI_CMD_1_OUT_STATIC_SHFT                           0x5
#define HWIO_MMSS_MDP_INTF_0_INTF_INTR_STATUS_SFI_CMD_1_IN_STATIC_BMSK                           0x10
#define HWIO_MMSS_MDP_INTF_0_INTF_INTR_STATUS_SFI_CMD_1_IN_STATIC_SHFT                            0x4
#define HWIO_MMSS_MDP_INTF_0_INTF_INTR_STATUS_SFI_CMD_0_OUT_STATIC_BMSK                           0x8
#define HWIO_MMSS_MDP_INTF_0_INTF_INTR_STATUS_SFI_CMD_0_OUT_STATIC_SHFT                           0x3
#define HWIO_MMSS_MDP_INTF_0_INTF_INTR_STATUS_SFI_CMD_0_IN_STATIC_BMSK                            0x4
#define HWIO_MMSS_MDP_INTF_0_INTF_INTR_STATUS_SFI_CMD_0_IN_STATIC_SHFT                            0x2
#define HWIO_MMSS_MDP_INTF_0_INTF_INTR_STATUS_SFI_VIDEO_OUT_STATIC_BMSK                           0x2
#define HWIO_MMSS_MDP_INTF_0_INTF_INTR_STATUS_SFI_VIDEO_OUT_STATIC_SHFT                           0x1
#define HWIO_MMSS_MDP_INTF_0_INTF_INTR_STATUS_SFI_VIDEO_IN_STATIC_BMSK                            0x1
#define HWIO_MMSS_MDP_INTF_0_INTF_INTR_STATUS_SFI_VIDEO_IN_STATIC_SHFT                            0x0

#define HWIO_MMSS_MDP_INTF_0_INTF_INTR_CLEAR_ADDR                                          (MMSS_MDP_INTF_0_REG_BASE      + 0x000001c8)
#define HWIO_MMSS_MDP_INTF_0_INTF_INTR_CLEAR_RMSK                                               0x1ff
#define HWIO_MMSS_MDP_INTF_0_INTF_INTR_CLEAR_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_INTF_0_INTF_INTR_CLEAR_ADDR,v)
#define HWIO_MMSS_MDP_INTF_0_INTF_INTR_CLEAR_PROG_LINE_BMSK                                     0x100
#define HWIO_MMSS_MDP_INTF_0_INTF_INTR_CLEAR_PROG_LINE_SHFT                                       0x8
#define HWIO_MMSS_MDP_INTF_0_INTF_INTR_CLEAR_SFI_CMD_2_OUT_STATIC_BMSK                           0x80
#define HWIO_MMSS_MDP_INTF_0_INTF_INTR_CLEAR_SFI_CMD_2_OUT_STATIC_SHFT                            0x7
#define HWIO_MMSS_MDP_INTF_0_INTF_INTR_CLEAR_SFI_CMD_2_IN_STATIC_BMSK                            0x40
#define HWIO_MMSS_MDP_INTF_0_INTF_INTR_CLEAR_SFI_CMD_2_IN_STATIC_SHFT                             0x6
#define HWIO_MMSS_MDP_INTF_0_INTF_INTR_CLEAR_SFI_CMD_1_OUT_STATIC_BMSK                           0x20
#define HWIO_MMSS_MDP_INTF_0_INTF_INTR_CLEAR_SFI_CMD_1_OUT_STATIC_SHFT                            0x5
#define HWIO_MMSS_MDP_INTF_0_INTF_INTR_CLEAR_SFI_CMD_1_IN_STATIC_BMSK                            0x10
#define HWIO_MMSS_MDP_INTF_0_INTF_INTR_CLEAR_SFI_CMD_1_IN_STATIC_SHFT                             0x4
#define HWIO_MMSS_MDP_INTF_0_INTF_INTR_CLEAR_SFI_CMD_0_OUT_STATIC_BMSK                            0x8
#define HWIO_MMSS_MDP_INTF_0_INTF_INTR_CLEAR_SFI_CMD_0_OUT_STATIC_SHFT                            0x3
#define HWIO_MMSS_MDP_INTF_0_INTF_INTR_CLEAR_SFI_CMD_0_IN_STATIC_BMSK                             0x4
#define HWIO_MMSS_MDP_INTF_0_INTF_INTR_CLEAR_SFI_CMD_0_IN_STATIC_SHFT                             0x2
#define HWIO_MMSS_MDP_INTF_0_INTF_INTR_CLEAR_SFI_VIDEO_OUT_STATIC_BMSK                            0x2
#define HWIO_MMSS_MDP_INTF_0_INTF_INTR_CLEAR_SFI_VIDEO_OUT_STATIC_SHFT                            0x1
#define HWIO_MMSS_MDP_INTF_0_INTF_INTR_CLEAR_SFI_VIDEO_IN_STATIC_BMSK                             0x1
#define HWIO_MMSS_MDP_INTF_0_INTF_INTR_CLEAR_SFI_VIDEO_IN_STATIC_SHFT                             0x0

#define HWIO_MMSS_MDP_INTF_0_SFI_VIDEO_CTRL_ADDR                                           (MMSS_MDP_INTF_0_REG_BASE      + 0x000001d0)
#define HWIO_MMSS_MDP_INTF_0_SFI_VIDEO_CTRL_RMSK                                                  0xf
#define HWIO_MMSS_MDP_INTF_0_SFI_VIDEO_CTRL_IN          \
        in_dword_masked(HWIO_MMSS_MDP_INTF_0_SFI_VIDEO_CTRL_ADDR, HWIO_MMSS_MDP_INTF_0_SFI_VIDEO_CTRL_RMSK)
#define HWIO_MMSS_MDP_INTF_0_SFI_VIDEO_CTRL_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_INTF_0_SFI_VIDEO_CTRL_ADDR, m)
#define HWIO_MMSS_MDP_INTF_0_SFI_VIDEO_CTRL_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_INTF_0_SFI_VIDEO_CTRL_ADDR,v)
#define HWIO_MMSS_MDP_INTF_0_SFI_VIDEO_CTRL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_INTF_0_SFI_VIDEO_CTRL_ADDR,m,v,HWIO_MMSS_MDP_INTF_0_SFI_VIDEO_CTRL_IN)
#define HWIO_MMSS_MDP_INTF_0_SFI_VIDEO_CTRL_SFI_MANUAL_MODE_BMSK                                  0x8
#define HWIO_MMSS_MDP_INTF_0_SFI_VIDEO_CTRL_SFI_MANUAL_MODE_SHFT                                  0x3
#define HWIO_MMSS_MDP_INTF_0_SFI_VIDEO_CTRL_SFI_CLEAR_BMSK                                        0x4
#define HWIO_MMSS_MDP_INTF_0_SFI_VIDEO_CTRL_SFI_CLEAR_SHFT                                        0x2
#define HWIO_MMSS_MDP_INTF_0_SFI_VIDEO_CTRL_SFI_OUT_DET_BMSK                                      0x2
#define HWIO_MMSS_MDP_INTF_0_SFI_VIDEO_CTRL_SFI_OUT_DET_SHFT                                      0x1
#define HWIO_MMSS_MDP_INTF_0_SFI_VIDEO_CTRL_SFI_ENABLE_BMSK                                       0x1
#define HWIO_MMSS_MDP_INTF_0_SFI_VIDEO_CTRL_SFI_ENABLE_SHFT                                       0x0

#define HWIO_MMSS_MDP_INTF_0_SFI_VIDEO_DET_STATUS_ADDR                                     (MMSS_MDP_INTF_0_REG_BASE      + 0x000001d4)
#define HWIO_MMSS_MDP_INTF_0_SFI_VIDEO_DET_STATUS_RMSK                                            0x1
#define HWIO_MMSS_MDP_INTF_0_SFI_VIDEO_DET_STATUS_IN          \
        in_dword_masked(HWIO_MMSS_MDP_INTF_0_SFI_VIDEO_DET_STATUS_ADDR, HWIO_MMSS_MDP_INTF_0_SFI_VIDEO_DET_STATUS_RMSK)
#define HWIO_MMSS_MDP_INTF_0_SFI_VIDEO_DET_STATUS_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_INTF_0_SFI_VIDEO_DET_STATUS_ADDR, m)
#define HWIO_MMSS_MDP_INTF_0_SFI_VIDEO_DET_STATUS_SFI_DET_STATUS_BMSK                             0x1
#define HWIO_MMSS_MDP_INTF_0_SFI_VIDEO_DET_STATUS_SFI_DET_STATUS_SHFT                             0x0

#define HWIO_MMSS_MDP_INTF_0_SFI_VIDEO_IN_CONF_ADDR                                        (MMSS_MDP_INTF_0_REG_BASE      + 0x000001d8)
#define HWIO_MMSS_MDP_INTF_0_SFI_VIDEO_IN_CONF_RMSK                                            0xffff
#define HWIO_MMSS_MDP_INTF_0_SFI_VIDEO_IN_CONF_IN          \
        in_dword_masked(HWIO_MMSS_MDP_INTF_0_SFI_VIDEO_IN_CONF_ADDR, HWIO_MMSS_MDP_INTF_0_SFI_VIDEO_IN_CONF_RMSK)
#define HWIO_MMSS_MDP_INTF_0_SFI_VIDEO_IN_CONF_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_INTF_0_SFI_VIDEO_IN_CONF_ADDR, m)
#define HWIO_MMSS_MDP_INTF_0_SFI_VIDEO_IN_CONF_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_INTF_0_SFI_VIDEO_IN_CONF_ADDR,v)
#define HWIO_MMSS_MDP_INTF_0_SFI_VIDEO_IN_CONF_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_INTF_0_SFI_VIDEO_IN_CONF_ADDR,m,v,HWIO_MMSS_MDP_INTF_0_SFI_VIDEO_IN_CONF_IN)
#define HWIO_MMSS_MDP_INTF_0_SFI_VIDEO_IN_CONF_NUM_FRAMES_BMSK                                 0xffff
#define HWIO_MMSS_MDP_INTF_0_SFI_VIDEO_IN_CONF_NUM_FRAMES_SHFT                                    0x0

#define HWIO_MMSS_MDP_INTF_0_SFI_VIDEO_OUT_CONF_ADDR                                       (MMSS_MDP_INTF_0_REG_BASE      + 0x000001dc)
#define HWIO_MMSS_MDP_INTF_0_SFI_VIDEO_OUT_CONF_RMSK                                       0xffffffff
#define HWIO_MMSS_MDP_INTF_0_SFI_VIDEO_OUT_CONF_IN          \
        in_dword_masked(HWIO_MMSS_MDP_INTF_0_SFI_VIDEO_OUT_CONF_ADDR, HWIO_MMSS_MDP_INTF_0_SFI_VIDEO_OUT_CONF_RMSK)
#define HWIO_MMSS_MDP_INTF_0_SFI_VIDEO_OUT_CONF_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_INTF_0_SFI_VIDEO_OUT_CONF_ADDR, m)
#define HWIO_MMSS_MDP_INTF_0_SFI_VIDEO_OUT_CONF_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_INTF_0_SFI_VIDEO_OUT_CONF_ADDR,v)
#define HWIO_MMSS_MDP_INTF_0_SFI_VIDEO_OUT_CONF_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_INTF_0_SFI_VIDEO_OUT_CONF_ADDR,m,v,HWIO_MMSS_MDP_INTF_0_SFI_VIDEO_OUT_CONF_IN)
#define HWIO_MMSS_MDP_INTF_0_SFI_VIDEO_OUT_CONF_FRAME_RANGE_BMSK                           0xffff0000
#define HWIO_MMSS_MDP_INTF_0_SFI_VIDEO_OUT_CONF_FRAME_RANGE_SHFT                                 0x10
#define HWIO_MMSS_MDP_INTF_0_SFI_VIDEO_OUT_CONF_NUM_FRAMES_BMSK                                0xffff
#define HWIO_MMSS_MDP_INTF_0_SFI_VIDEO_OUT_CONF_NUM_FRAMES_SHFT                                   0x0

#define HWIO_MMSS_MDP_INTF_0_SFI_VIDEO_IN_STATUS0_ADDR                                     (MMSS_MDP_INTF_0_REG_BASE      + 0x000001e0)
#define HWIO_MMSS_MDP_INTF_0_SFI_VIDEO_IN_STATUS0_RMSK                                     0xffffffff
#define HWIO_MMSS_MDP_INTF_0_SFI_VIDEO_IN_STATUS0_IN          \
        in_dword_masked(HWIO_MMSS_MDP_INTF_0_SFI_VIDEO_IN_STATUS0_ADDR, HWIO_MMSS_MDP_INTF_0_SFI_VIDEO_IN_STATUS0_RMSK)
#define HWIO_MMSS_MDP_INTF_0_SFI_VIDEO_IN_STATUS0_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_INTF_0_SFI_VIDEO_IN_STATUS0_ADDR, m)
#define HWIO_MMSS_MDP_INTF_0_SFI_VIDEO_IN_STATUS0_FRAME_TOTAL_BMSK                         0xffffffff
#define HWIO_MMSS_MDP_INTF_0_SFI_VIDEO_IN_STATUS0_FRAME_TOTAL_SHFT                                0x0

#define HWIO_MMSS_MDP_INTF_0_SFI_VIDEO_IN_STATUS1_ADDR                                     (MMSS_MDP_INTF_0_REG_BASE      + 0x000001e4)
#define HWIO_MMSS_MDP_INTF_0_SFI_VIDEO_IN_STATUS1_RMSK                                         0xffff
#define HWIO_MMSS_MDP_INTF_0_SFI_VIDEO_IN_STATUS1_IN          \
        in_dword_masked(HWIO_MMSS_MDP_INTF_0_SFI_VIDEO_IN_STATUS1_ADDR, HWIO_MMSS_MDP_INTF_0_SFI_VIDEO_IN_STATUS1_RMSK)
#define HWIO_MMSS_MDP_INTF_0_SFI_VIDEO_IN_STATUS1_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_INTF_0_SFI_VIDEO_IN_STATUS1_ADDR, m)
#define HWIO_MMSS_MDP_INTF_0_SFI_VIDEO_IN_STATUS1_MAX_FRAME_MATCH_BMSK                         0xffff
#define HWIO_MMSS_MDP_INTF_0_SFI_VIDEO_IN_STATUS1_MAX_FRAME_MATCH_SHFT                            0x0

#define HWIO_MMSS_MDP_INTF_0_SFI_VIDEO_OUT_STATUS0_ADDR                                    (MMSS_MDP_INTF_0_REG_BASE      + 0x000001e8)
#define HWIO_MMSS_MDP_INTF_0_SFI_VIDEO_OUT_STATUS0_RMSK                                    0xffffffff
#define HWIO_MMSS_MDP_INTF_0_SFI_VIDEO_OUT_STATUS0_IN          \
        in_dword_masked(HWIO_MMSS_MDP_INTF_0_SFI_VIDEO_OUT_STATUS0_ADDR, HWIO_MMSS_MDP_INTF_0_SFI_VIDEO_OUT_STATUS0_RMSK)
#define HWIO_MMSS_MDP_INTF_0_SFI_VIDEO_OUT_STATUS0_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_INTF_0_SFI_VIDEO_OUT_STATUS0_ADDR, m)
#define HWIO_MMSS_MDP_INTF_0_SFI_VIDEO_OUT_STATUS0_FRAME_TOTAL_BMSK                        0xffffffff
#define HWIO_MMSS_MDP_INTF_0_SFI_VIDEO_OUT_STATUS0_FRAME_TOTAL_SHFT                               0x0

#define HWIO_MMSS_MDP_INTF_0_SFI_VIDEO_OUT_STATUS1_ADDR                                    (MMSS_MDP_INTF_0_REG_BASE      + 0x000001ec)
#define HWIO_MMSS_MDP_INTF_0_SFI_VIDEO_OUT_STATUS1_RMSK                                        0xffff
#define HWIO_MMSS_MDP_INTF_0_SFI_VIDEO_OUT_STATUS1_IN          \
        in_dword_masked(HWIO_MMSS_MDP_INTF_0_SFI_VIDEO_OUT_STATUS1_ADDR, HWIO_MMSS_MDP_INTF_0_SFI_VIDEO_OUT_STATUS1_RMSK)
#define HWIO_MMSS_MDP_INTF_0_SFI_VIDEO_OUT_STATUS1_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_INTF_0_SFI_VIDEO_OUT_STATUS1_ADDR, m)
#define HWIO_MMSS_MDP_INTF_0_SFI_VIDEO_OUT_STATUS1_MAX_FRAME_MISMATCH_BMSK                     0xffff
#define HWIO_MMSS_MDP_INTF_0_SFI_VIDEO_OUT_STATUS1_MAX_FRAME_MISMATCH_SHFT                        0x0

#define HWIO_MMSS_MDP_INTF_0_SFI_CMD_0_CTRL_ADDR                                           (MMSS_MDP_INTF_0_REG_BASE      + 0x000001f0)
#define HWIO_MMSS_MDP_INTF_0_SFI_CMD_0_CTRL_RMSK                                                  0xf
#define HWIO_MMSS_MDP_INTF_0_SFI_CMD_0_CTRL_IN          \
        in_dword_masked(HWIO_MMSS_MDP_INTF_0_SFI_CMD_0_CTRL_ADDR, HWIO_MMSS_MDP_INTF_0_SFI_CMD_0_CTRL_RMSK)
#define HWIO_MMSS_MDP_INTF_0_SFI_CMD_0_CTRL_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_INTF_0_SFI_CMD_0_CTRL_ADDR, m)
#define HWIO_MMSS_MDP_INTF_0_SFI_CMD_0_CTRL_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_INTF_0_SFI_CMD_0_CTRL_ADDR,v)
#define HWIO_MMSS_MDP_INTF_0_SFI_CMD_0_CTRL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_INTF_0_SFI_CMD_0_CTRL_ADDR,m,v,HWIO_MMSS_MDP_INTF_0_SFI_CMD_0_CTRL_IN)
#define HWIO_MMSS_MDP_INTF_0_SFI_CMD_0_CTRL_SFI_MANUAL_MODE_BMSK                                  0x8
#define HWIO_MMSS_MDP_INTF_0_SFI_CMD_0_CTRL_SFI_MANUAL_MODE_SHFT                                  0x3
#define HWIO_MMSS_MDP_INTF_0_SFI_CMD_0_CTRL_SFI_CLEAR_BMSK                                        0x4
#define HWIO_MMSS_MDP_INTF_0_SFI_CMD_0_CTRL_SFI_CLEAR_SHFT                                        0x2
#define HWIO_MMSS_MDP_INTF_0_SFI_CMD_0_CTRL_SFI_OUT_DET_BMSK                                      0x2
#define HWIO_MMSS_MDP_INTF_0_SFI_CMD_0_CTRL_SFI_OUT_DET_SHFT                                      0x1
#define HWIO_MMSS_MDP_INTF_0_SFI_CMD_0_CTRL_SFI_ENABLE_BMSK                                       0x1
#define HWIO_MMSS_MDP_INTF_0_SFI_CMD_0_CTRL_SFI_ENABLE_SHFT                                       0x0

#define HWIO_MMSS_MDP_INTF_0_SFI_CMD_0_DET_STATUS_ADDR                                     (MMSS_MDP_INTF_0_REG_BASE      + 0x000001f4)
#define HWIO_MMSS_MDP_INTF_0_SFI_CMD_0_DET_STATUS_RMSK                                            0x1
#define HWIO_MMSS_MDP_INTF_0_SFI_CMD_0_DET_STATUS_IN          \
        in_dword_masked(HWIO_MMSS_MDP_INTF_0_SFI_CMD_0_DET_STATUS_ADDR, HWIO_MMSS_MDP_INTF_0_SFI_CMD_0_DET_STATUS_RMSK)
#define HWIO_MMSS_MDP_INTF_0_SFI_CMD_0_DET_STATUS_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_INTF_0_SFI_CMD_0_DET_STATUS_ADDR, m)
#define HWIO_MMSS_MDP_INTF_0_SFI_CMD_0_DET_STATUS_SFI_DET_STATUS_BMSK                             0x1
#define HWIO_MMSS_MDP_INTF_0_SFI_CMD_0_DET_STATUS_SFI_DET_STATUS_SHFT                             0x0

#define HWIO_MMSS_MDP_INTF_0_SFI_CMD_0_IN_CONF_ADDR                                        (MMSS_MDP_INTF_0_REG_BASE      + 0x000001f8)
#define HWIO_MMSS_MDP_INTF_0_SFI_CMD_0_IN_CONF_RMSK                                            0xffff
#define HWIO_MMSS_MDP_INTF_0_SFI_CMD_0_IN_CONF_IN          \
        in_dword_masked(HWIO_MMSS_MDP_INTF_0_SFI_CMD_0_IN_CONF_ADDR, HWIO_MMSS_MDP_INTF_0_SFI_CMD_0_IN_CONF_RMSK)
#define HWIO_MMSS_MDP_INTF_0_SFI_CMD_0_IN_CONF_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_INTF_0_SFI_CMD_0_IN_CONF_ADDR, m)
#define HWIO_MMSS_MDP_INTF_0_SFI_CMD_0_IN_CONF_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_INTF_0_SFI_CMD_0_IN_CONF_ADDR,v)
#define HWIO_MMSS_MDP_INTF_0_SFI_CMD_0_IN_CONF_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_INTF_0_SFI_CMD_0_IN_CONF_ADDR,m,v,HWIO_MMSS_MDP_INTF_0_SFI_CMD_0_IN_CONF_IN)
#define HWIO_MMSS_MDP_INTF_0_SFI_CMD_0_IN_CONF_NUM_FRAMES_BMSK                                 0xffff
#define HWIO_MMSS_MDP_INTF_0_SFI_CMD_0_IN_CONF_NUM_FRAMES_SHFT                                    0x0

#define HWIO_MMSS_MDP_INTF_0_SFI_CMD_0_OUT_CONF_ADDR                                       (MMSS_MDP_INTF_0_REG_BASE      + 0x000001fc)
#define HWIO_MMSS_MDP_INTF_0_SFI_CMD_0_OUT_CONF_RMSK                                       0xffffffff
#define HWIO_MMSS_MDP_INTF_0_SFI_CMD_0_OUT_CONF_IN          \
        in_dword_masked(HWIO_MMSS_MDP_INTF_0_SFI_CMD_0_OUT_CONF_ADDR, HWIO_MMSS_MDP_INTF_0_SFI_CMD_0_OUT_CONF_RMSK)
#define HWIO_MMSS_MDP_INTF_0_SFI_CMD_0_OUT_CONF_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_INTF_0_SFI_CMD_0_OUT_CONF_ADDR, m)
#define HWIO_MMSS_MDP_INTF_0_SFI_CMD_0_OUT_CONF_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_INTF_0_SFI_CMD_0_OUT_CONF_ADDR,v)
#define HWIO_MMSS_MDP_INTF_0_SFI_CMD_0_OUT_CONF_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_INTF_0_SFI_CMD_0_OUT_CONF_ADDR,m,v,HWIO_MMSS_MDP_INTF_0_SFI_CMD_0_OUT_CONF_IN)
#define HWIO_MMSS_MDP_INTF_0_SFI_CMD_0_OUT_CONF_FRAME_RANGE_BMSK                           0xffff0000
#define HWIO_MMSS_MDP_INTF_0_SFI_CMD_0_OUT_CONF_FRAME_RANGE_SHFT                                 0x10
#define HWIO_MMSS_MDP_INTF_0_SFI_CMD_0_OUT_CONF_NUM_FRAMES_BMSK                                0xffff
#define HWIO_MMSS_MDP_INTF_0_SFI_CMD_0_OUT_CONF_NUM_FRAMES_SHFT                                   0x0

#define HWIO_MMSS_MDP_INTF_0_SFI_CMD_0_IN_STATUS0_ADDR                                     (MMSS_MDP_INTF_0_REG_BASE      + 0x00000200)
#define HWIO_MMSS_MDP_INTF_0_SFI_CMD_0_IN_STATUS0_RMSK                                     0xffffffff
#define HWIO_MMSS_MDP_INTF_0_SFI_CMD_0_IN_STATUS0_IN          \
        in_dword_masked(HWIO_MMSS_MDP_INTF_0_SFI_CMD_0_IN_STATUS0_ADDR, HWIO_MMSS_MDP_INTF_0_SFI_CMD_0_IN_STATUS0_RMSK)
#define HWIO_MMSS_MDP_INTF_0_SFI_CMD_0_IN_STATUS0_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_INTF_0_SFI_CMD_0_IN_STATUS0_ADDR, m)
#define HWIO_MMSS_MDP_INTF_0_SFI_CMD_0_IN_STATUS0_FRAME_TOTAL_BMSK                         0xffffffff
#define HWIO_MMSS_MDP_INTF_0_SFI_CMD_0_IN_STATUS0_FRAME_TOTAL_SHFT                                0x0

#define HWIO_MMSS_MDP_INTF_0_SFI_CMD_0_IN_STATUS1_ADDR                                     (MMSS_MDP_INTF_0_REG_BASE      + 0x00000204)
#define HWIO_MMSS_MDP_INTF_0_SFI_CMD_0_IN_STATUS1_RMSK                                         0xffff
#define HWIO_MMSS_MDP_INTF_0_SFI_CMD_0_IN_STATUS1_IN          \
        in_dword_masked(HWIO_MMSS_MDP_INTF_0_SFI_CMD_0_IN_STATUS1_ADDR, HWIO_MMSS_MDP_INTF_0_SFI_CMD_0_IN_STATUS1_RMSK)
#define HWIO_MMSS_MDP_INTF_0_SFI_CMD_0_IN_STATUS1_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_INTF_0_SFI_CMD_0_IN_STATUS1_ADDR, m)
#define HWIO_MMSS_MDP_INTF_0_SFI_CMD_0_IN_STATUS1_MAX_FRAME_MATCH_BMSK                         0xffff
#define HWIO_MMSS_MDP_INTF_0_SFI_CMD_0_IN_STATUS1_MAX_FRAME_MATCH_SHFT                            0x0

#define HWIO_MMSS_MDP_INTF_0_SFI_CMD_0_OUT_STATUS0_ADDR                                    (MMSS_MDP_INTF_0_REG_BASE      + 0x00000208)
#define HWIO_MMSS_MDP_INTF_0_SFI_CMD_0_OUT_STATUS0_RMSK                                    0xffffffff
#define HWIO_MMSS_MDP_INTF_0_SFI_CMD_0_OUT_STATUS0_IN          \
        in_dword_masked(HWIO_MMSS_MDP_INTF_0_SFI_CMD_0_OUT_STATUS0_ADDR, HWIO_MMSS_MDP_INTF_0_SFI_CMD_0_OUT_STATUS0_RMSK)
#define HWIO_MMSS_MDP_INTF_0_SFI_CMD_0_OUT_STATUS0_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_INTF_0_SFI_CMD_0_OUT_STATUS0_ADDR, m)
#define HWIO_MMSS_MDP_INTF_0_SFI_CMD_0_OUT_STATUS0_FRAME_TOTAL_BMSK                        0xffffffff
#define HWIO_MMSS_MDP_INTF_0_SFI_CMD_0_OUT_STATUS0_FRAME_TOTAL_SHFT                               0x0

#define HWIO_MMSS_MDP_INTF_0_SFI_CMD_0_OUT_STATUS1_ADDR                                    (MMSS_MDP_INTF_0_REG_BASE      + 0x0000020c)
#define HWIO_MMSS_MDP_INTF_0_SFI_CMD_0_OUT_STATUS1_RMSK                                        0xffff
#define HWIO_MMSS_MDP_INTF_0_SFI_CMD_0_OUT_STATUS1_IN          \
        in_dword_masked(HWIO_MMSS_MDP_INTF_0_SFI_CMD_0_OUT_STATUS1_ADDR, HWIO_MMSS_MDP_INTF_0_SFI_CMD_0_OUT_STATUS1_RMSK)
#define HWIO_MMSS_MDP_INTF_0_SFI_CMD_0_OUT_STATUS1_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_INTF_0_SFI_CMD_0_OUT_STATUS1_ADDR, m)
#define HWIO_MMSS_MDP_INTF_0_SFI_CMD_0_OUT_STATUS1_MAX_FRAME_MISMATCH_BMSK                     0xffff
#define HWIO_MMSS_MDP_INTF_0_SFI_CMD_0_OUT_STATUS1_MAX_FRAME_MISMATCH_SHFT                        0x0

#define HWIO_MMSS_MDP_INTF_0_SFI_CMD_1_CTRL_ADDR                                           (MMSS_MDP_INTF_0_REG_BASE      + 0x00000210)
#define HWIO_MMSS_MDP_INTF_0_SFI_CMD_1_CTRL_RMSK                                                  0xf
#define HWIO_MMSS_MDP_INTF_0_SFI_CMD_1_CTRL_IN          \
        in_dword_masked(HWIO_MMSS_MDP_INTF_0_SFI_CMD_1_CTRL_ADDR, HWIO_MMSS_MDP_INTF_0_SFI_CMD_1_CTRL_RMSK)
#define HWIO_MMSS_MDP_INTF_0_SFI_CMD_1_CTRL_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_INTF_0_SFI_CMD_1_CTRL_ADDR, m)
#define HWIO_MMSS_MDP_INTF_0_SFI_CMD_1_CTRL_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_INTF_0_SFI_CMD_1_CTRL_ADDR,v)
#define HWIO_MMSS_MDP_INTF_0_SFI_CMD_1_CTRL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_INTF_0_SFI_CMD_1_CTRL_ADDR,m,v,HWIO_MMSS_MDP_INTF_0_SFI_CMD_1_CTRL_IN)
#define HWIO_MMSS_MDP_INTF_0_SFI_CMD_1_CTRL_SFI_MANUAL_MODE_BMSK                                  0x8
#define HWIO_MMSS_MDP_INTF_0_SFI_CMD_1_CTRL_SFI_MANUAL_MODE_SHFT                                  0x3
#define HWIO_MMSS_MDP_INTF_0_SFI_CMD_1_CTRL_SFI_CLEAR_BMSK                                        0x4
#define HWIO_MMSS_MDP_INTF_0_SFI_CMD_1_CTRL_SFI_CLEAR_SHFT                                        0x2
#define HWIO_MMSS_MDP_INTF_0_SFI_CMD_1_CTRL_SFI_OUT_DET_BMSK                                      0x2
#define HWIO_MMSS_MDP_INTF_0_SFI_CMD_1_CTRL_SFI_OUT_DET_SHFT                                      0x1
#define HWIO_MMSS_MDP_INTF_0_SFI_CMD_1_CTRL_SFI_ENABLE_BMSK                                       0x1
#define HWIO_MMSS_MDP_INTF_0_SFI_CMD_1_CTRL_SFI_ENABLE_SHFT                                       0x0

#define HWIO_MMSS_MDP_INTF_0_SFI_CMD_1_DET_STATUS_ADDR                                     (MMSS_MDP_INTF_0_REG_BASE      + 0x00000214)
#define HWIO_MMSS_MDP_INTF_0_SFI_CMD_1_DET_STATUS_RMSK                                            0x1
#define HWIO_MMSS_MDP_INTF_0_SFI_CMD_1_DET_STATUS_IN          \
        in_dword_masked(HWIO_MMSS_MDP_INTF_0_SFI_CMD_1_DET_STATUS_ADDR, HWIO_MMSS_MDP_INTF_0_SFI_CMD_1_DET_STATUS_RMSK)
#define HWIO_MMSS_MDP_INTF_0_SFI_CMD_1_DET_STATUS_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_INTF_0_SFI_CMD_1_DET_STATUS_ADDR, m)
#define HWIO_MMSS_MDP_INTF_0_SFI_CMD_1_DET_STATUS_SFI_DET_STATUS_BMSK                             0x1
#define HWIO_MMSS_MDP_INTF_0_SFI_CMD_1_DET_STATUS_SFI_DET_STATUS_SHFT                             0x0

#define HWIO_MMSS_MDP_INTF_0_SFI_CMD_1_IN_CONF_ADDR                                        (MMSS_MDP_INTF_0_REG_BASE      + 0x00000218)
#define HWIO_MMSS_MDP_INTF_0_SFI_CMD_1_IN_CONF_RMSK                                            0xffff
#define HWIO_MMSS_MDP_INTF_0_SFI_CMD_1_IN_CONF_IN          \
        in_dword_masked(HWIO_MMSS_MDP_INTF_0_SFI_CMD_1_IN_CONF_ADDR, HWIO_MMSS_MDP_INTF_0_SFI_CMD_1_IN_CONF_RMSK)
#define HWIO_MMSS_MDP_INTF_0_SFI_CMD_1_IN_CONF_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_INTF_0_SFI_CMD_1_IN_CONF_ADDR, m)
#define HWIO_MMSS_MDP_INTF_0_SFI_CMD_1_IN_CONF_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_INTF_0_SFI_CMD_1_IN_CONF_ADDR,v)
#define HWIO_MMSS_MDP_INTF_0_SFI_CMD_1_IN_CONF_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_INTF_0_SFI_CMD_1_IN_CONF_ADDR,m,v,HWIO_MMSS_MDP_INTF_0_SFI_CMD_1_IN_CONF_IN)
#define HWIO_MMSS_MDP_INTF_0_SFI_CMD_1_IN_CONF_NUM_FRAMES_BMSK                                 0xffff
#define HWIO_MMSS_MDP_INTF_0_SFI_CMD_1_IN_CONF_NUM_FRAMES_SHFT                                    0x0

#define HWIO_MMSS_MDP_INTF_0_SFI_CMD_1_OUT_CONF_ADDR                                       (MMSS_MDP_INTF_0_REG_BASE      + 0x0000021c)
#define HWIO_MMSS_MDP_INTF_0_SFI_CMD_1_OUT_CONF_RMSK                                       0xffffffff
#define HWIO_MMSS_MDP_INTF_0_SFI_CMD_1_OUT_CONF_IN          \
        in_dword_masked(HWIO_MMSS_MDP_INTF_0_SFI_CMD_1_OUT_CONF_ADDR, HWIO_MMSS_MDP_INTF_0_SFI_CMD_1_OUT_CONF_RMSK)
#define HWIO_MMSS_MDP_INTF_0_SFI_CMD_1_OUT_CONF_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_INTF_0_SFI_CMD_1_OUT_CONF_ADDR, m)
#define HWIO_MMSS_MDP_INTF_0_SFI_CMD_1_OUT_CONF_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_INTF_0_SFI_CMD_1_OUT_CONF_ADDR,v)
#define HWIO_MMSS_MDP_INTF_0_SFI_CMD_1_OUT_CONF_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_INTF_0_SFI_CMD_1_OUT_CONF_ADDR,m,v,HWIO_MMSS_MDP_INTF_0_SFI_CMD_1_OUT_CONF_IN)
#define HWIO_MMSS_MDP_INTF_0_SFI_CMD_1_OUT_CONF_FRAME_RANGE_BMSK                           0xffff0000
#define HWIO_MMSS_MDP_INTF_0_SFI_CMD_1_OUT_CONF_FRAME_RANGE_SHFT                                 0x10
#define HWIO_MMSS_MDP_INTF_0_SFI_CMD_1_OUT_CONF_NUM_FRAMES_BMSK                                0xffff
#define HWIO_MMSS_MDP_INTF_0_SFI_CMD_1_OUT_CONF_NUM_FRAMES_SHFT                                   0x0

#define HWIO_MMSS_MDP_INTF_0_SFI_CMD_1_IN_STATUS0_ADDR                                     (MMSS_MDP_INTF_0_REG_BASE      + 0x00000220)
#define HWIO_MMSS_MDP_INTF_0_SFI_CMD_1_IN_STATUS0_RMSK                                     0xffffffff
#define HWIO_MMSS_MDP_INTF_0_SFI_CMD_1_IN_STATUS0_IN          \
        in_dword_masked(HWIO_MMSS_MDP_INTF_0_SFI_CMD_1_IN_STATUS0_ADDR, HWIO_MMSS_MDP_INTF_0_SFI_CMD_1_IN_STATUS0_RMSK)
#define HWIO_MMSS_MDP_INTF_0_SFI_CMD_1_IN_STATUS0_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_INTF_0_SFI_CMD_1_IN_STATUS0_ADDR, m)
#define HWIO_MMSS_MDP_INTF_0_SFI_CMD_1_IN_STATUS0_FRAME_TOTAL_BMSK                         0xffffffff
#define HWIO_MMSS_MDP_INTF_0_SFI_CMD_1_IN_STATUS0_FRAME_TOTAL_SHFT                                0x0

#define HWIO_MMSS_MDP_INTF_0_SFI_CMD_1_IN_STATUS1_ADDR                                     (MMSS_MDP_INTF_0_REG_BASE      + 0x00000224)
#define HWIO_MMSS_MDP_INTF_0_SFI_CMD_1_IN_STATUS1_RMSK                                         0xffff
#define HWIO_MMSS_MDP_INTF_0_SFI_CMD_1_IN_STATUS1_IN          \
        in_dword_masked(HWIO_MMSS_MDP_INTF_0_SFI_CMD_1_IN_STATUS1_ADDR, HWIO_MMSS_MDP_INTF_0_SFI_CMD_1_IN_STATUS1_RMSK)
#define HWIO_MMSS_MDP_INTF_0_SFI_CMD_1_IN_STATUS1_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_INTF_0_SFI_CMD_1_IN_STATUS1_ADDR, m)
#define HWIO_MMSS_MDP_INTF_0_SFI_CMD_1_IN_STATUS1_MAX_FRAME_MATCH_BMSK                         0xffff
#define HWIO_MMSS_MDP_INTF_0_SFI_CMD_1_IN_STATUS1_MAX_FRAME_MATCH_SHFT                            0x0

#define HWIO_MMSS_MDP_INTF_0_SFI_CMD_1_OUT_STATUS0_ADDR                                    (MMSS_MDP_INTF_0_REG_BASE      + 0x00000228)
#define HWIO_MMSS_MDP_INTF_0_SFI_CMD_1_OUT_STATUS0_RMSK                                    0xffffffff
#define HWIO_MMSS_MDP_INTF_0_SFI_CMD_1_OUT_STATUS0_IN          \
        in_dword_masked(HWIO_MMSS_MDP_INTF_0_SFI_CMD_1_OUT_STATUS0_ADDR, HWIO_MMSS_MDP_INTF_0_SFI_CMD_1_OUT_STATUS0_RMSK)
#define HWIO_MMSS_MDP_INTF_0_SFI_CMD_1_OUT_STATUS0_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_INTF_0_SFI_CMD_1_OUT_STATUS0_ADDR, m)
#define HWIO_MMSS_MDP_INTF_0_SFI_CMD_1_OUT_STATUS0_FRAME_TOTAL_BMSK                        0xffffffff
#define HWIO_MMSS_MDP_INTF_0_SFI_CMD_1_OUT_STATUS0_FRAME_TOTAL_SHFT                               0x0

#define HWIO_MMSS_MDP_INTF_0_SFI_CMD_1_OUT_STATUS1_ADDR                                    (MMSS_MDP_INTF_0_REG_BASE      + 0x0000022c)
#define HWIO_MMSS_MDP_INTF_0_SFI_CMD_1_OUT_STATUS1_RMSK                                        0xffff
#define HWIO_MMSS_MDP_INTF_0_SFI_CMD_1_OUT_STATUS1_IN          \
        in_dword_masked(HWIO_MMSS_MDP_INTF_0_SFI_CMD_1_OUT_STATUS1_ADDR, HWIO_MMSS_MDP_INTF_0_SFI_CMD_1_OUT_STATUS1_RMSK)
#define HWIO_MMSS_MDP_INTF_0_SFI_CMD_1_OUT_STATUS1_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_INTF_0_SFI_CMD_1_OUT_STATUS1_ADDR, m)
#define HWIO_MMSS_MDP_INTF_0_SFI_CMD_1_OUT_STATUS1_MAX_FRAME_MISMATCH_BMSK                     0xffff
#define HWIO_MMSS_MDP_INTF_0_SFI_CMD_1_OUT_STATUS1_MAX_FRAME_MISMATCH_SHFT                        0x0

#define HWIO_MMSS_MDP_INTF_0_SFI_CMD_2_CTRL_ADDR                                           (MMSS_MDP_INTF_0_REG_BASE      + 0x00000230)
#define HWIO_MMSS_MDP_INTF_0_SFI_CMD_2_CTRL_RMSK                                                  0xf
#define HWIO_MMSS_MDP_INTF_0_SFI_CMD_2_CTRL_IN          \
        in_dword_masked(HWIO_MMSS_MDP_INTF_0_SFI_CMD_2_CTRL_ADDR, HWIO_MMSS_MDP_INTF_0_SFI_CMD_2_CTRL_RMSK)
#define HWIO_MMSS_MDP_INTF_0_SFI_CMD_2_CTRL_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_INTF_0_SFI_CMD_2_CTRL_ADDR, m)
#define HWIO_MMSS_MDP_INTF_0_SFI_CMD_2_CTRL_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_INTF_0_SFI_CMD_2_CTRL_ADDR,v)
#define HWIO_MMSS_MDP_INTF_0_SFI_CMD_2_CTRL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_INTF_0_SFI_CMD_2_CTRL_ADDR,m,v,HWIO_MMSS_MDP_INTF_0_SFI_CMD_2_CTRL_IN)
#define HWIO_MMSS_MDP_INTF_0_SFI_CMD_2_CTRL_SFI_MANUAL_MODE_BMSK                                  0x8
#define HWIO_MMSS_MDP_INTF_0_SFI_CMD_2_CTRL_SFI_MANUAL_MODE_SHFT                                  0x3
#define HWIO_MMSS_MDP_INTF_0_SFI_CMD_2_CTRL_SFI_CLEAR_BMSK                                        0x4
#define HWIO_MMSS_MDP_INTF_0_SFI_CMD_2_CTRL_SFI_CLEAR_SHFT                                        0x2
#define HWIO_MMSS_MDP_INTF_0_SFI_CMD_2_CTRL_SFI_OUT_DET_BMSK                                      0x2
#define HWIO_MMSS_MDP_INTF_0_SFI_CMD_2_CTRL_SFI_OUT_DET_SHFT                                      0x1
#define HWIO_MMSS_MDP_INTF_0_SFI_CMD_2_CTRL_SFI_ENABLE_BMSK                                       0x1
#define HWIO_MMSS_MDP_INTF_0_SFI_CMD_2_CTRL_SFI_ENABLE_SHFT                                       0x0

#define HWIO_MMSS_MDP_INTF_0_SFI_CMD_2_DET_STATUS_ADDR                                     (MMSS_MDP_INTF_0_REG_BASE      + 0x00000234)
#define HWIO_MMSS_MDP_INTF_0_SFI_CMD_2_DET_STATUS_RMSK                                            0x1
#define HWIO_MMSS_MDP_INTF_0_SFI_CMD_2_DET_STATUS_IN          \
        in_dword_masked(HWIO_MMSS_MDP_INTF_0_SFI_CMD_2_DET_STATUS_ADDR, HWIO_MMSS_MDP_INTF_0_SFI_CMD_2_DET_STATUS_RMSK)
#define HWIO_MMSS_MDP_INTF_0_SFI_CMD_2_DET_STATUS_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_INTF_0_SFI_CMD_2_DET_STATUS_ADDR, m)
#define HWIO_MMSS_MDP_INTF_0_SFI_CMD_2_DET_STATUS_SFI_DET_STATUS_BMSK                             0x1
#define HWIO_MMSS_MDP_INTF_0_SFI_CMD_2_DET_STATUS_SFI_DET_STATUS_SHFT                             0x0

#define HWIO_MMSS_MDP_INTF_0_SFI_CMD_2_IN_CONF_ADDR                                        (MMSS_MDP_INTF_0_REG_BASE      + 0x00000238)
#define HWIO_MMSS_MDP_INTF_0_SFI_CMD_2_IN_CONF_RMSK                                            0xffff
#define HWIO_MMSS_MDP_INTF_0_SFI_CMD_2_IN_CONF_IN          \
        in_dword_masked(HWIO_MMSS_MDP_INTF_0_SFI_CMD_2_IN_CONF_ADDR, HWIO_MMSS_MDP_INTF_0_SFI_CMD_2_IN_CONF_RMSK)
#define HWIO_MMSS_MDP_INTF_0_SFI_CMD_2_IN_CONF_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_INTF_0_SFI_CMD_2_IN_CONF_ADDR, m)
#define HWIO_MMSS_MDP_INTF_0_SFI_CMD_2_IN_CONF_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_INTF_0_SFI_CMD_2_IN_CONF_ADDR,v)
#define HWIO_MMSS_MDP_INTF_0_SFI_CMD_2_IN_CONF_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_INTF_0_SFI_CMD_2_IN_CONF_ADDR,m,v,HWIO_MMSS_MDP_INTF_0_SFI_CMD_2_IN_CONF_IN)
#define HWIO_MMSS_MDP_INTF_0_SFI_CMD_2_IN_CONF_NUM_FRAMES_BMSK                                 0xffff
#define HWIO_MMSS_MDP_INTF_0_SFI_CMD_2_IN_CONF_NUM_FRAMES_SHFT                                    0x0

#define HWIO_MMSS_MDP_INTF_0_SFI_CMD_2_OUT_CONF_ADDR                                       (MMSS_MDP_INTF_0_REG_BASE      + 0x0000023c)
#define HWIO_MMSS_MDP_INTF_0_SFI_CMD_2_OUT_CONF_RMSK                                       0xffffffff
#define HWIO_MMSS_MDP_INTF_0_SFI_CMD_2_OUT_CONF_IN          \
        in_dword_masked(HWIO_MMSS_MDP_INTF_0_SFI_CMD_2_OUT_CONF_ADDR, HWIO_MMSS_MDP_INTF_0_SFI_CMD_2_OUT_CONF_RMSK)
#define HWIO_MMSS_MDP_INTF_0_SFI_CMD_2_OUT_CONF_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_INTF_0_SFI_CMD_2_OUT_CONF_ADDR, m)
#define HWIO_MMSS_MDP_INTF_0_SFI_CMD_2_OUT_CONF_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_INTF_0_SFI_CMD_2_OUT_CONF_ADDR,v)
#define HWIO_MMSS_MDP_INTF_0_SFI_CMD_2_OUT_CONF_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_INTF_0_SFI_CMD_2_OUT_CONF_ADDR,m,v,HWIO_MMSS_MDP_INTF_0_SFI_CMD_2_OUT_CONF_IN)
#define HWIO_MMSS_MDP_INTF_0_SFI_CMD_2_OUT_CONF_FRAME_RANGE_BMSK                           0xffff0000
#define HWIO_MMSS_MDP_INTF_0_SFI_CMD_2_OUT_CONF_FRAME_RANGE_SHFT                                 0x10
#define HWIO_MMSS_MDP_INTF_0_SFI_CMD_2_OUT_CONF_NUM_FRAMES_BMSK                                0xffff
#define HWIO_MMSS_MDP_INTF_0_SFI_CMD_2_OUT_CONF_NUM_FRAMES_SHFT                                   0x0

#define HWIO_MMSS_MDP_INTF_0_SFI_CMD_2_IN_STATUS0_ADDR                                     (MMSS_MDP_INTF_0_REG_BASE      + 0x00000240)
#define HWIO_MMSS_MDP_INTF_0_SFI_CMD_2_IN_STATUS0_RMSK                                     0xffffffff
#define HWIO_MMSS_MDP_INTF_0_SFI_CMD_2_IN_STATUS0_IN          \
        in_dword_masked(HWIO_MMSS_MDP_INTF_0_SFI_CMD_2_IN_STATUS0_ADDR, HWIO_MMSS_MDP_INTF_0_SFI_CMD_2_IN_STATUS0_RMSK)
#define HWIO_MMSS_MDP_INTF_0_SFI_CMD_2_IN_STATUS0_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_INTF_0_SFI_CMD_2_IN_STATUS0_ADDR, m)
#define HWIO_MMSS_MDP_INTF_0_SFI_CMD_2_IN_STATUS0_FRAME_TOTAL_BMSK                         0xffffffff
#define HWIO_MMSS_MDP_INTF_0_SFI_CMD_2_IN_STATUS0_FRAME_TOTAL_SHFT                                0x0

#define HWIO_MMSS_MDP_INTF_0_SFI_CMD_2_IN_STATUS1_ADDR                                     (MMSS_MDP_INTF_0_REG_BASE      + 0x00000244)
#define HWIO_MMSS_MDP_INTF_0_SFI_CMD_2_IN_STATUS1_RMSK                                         0xffff
#define HWIO_MMSS_MDP_INTF_0_SFI_CMD_2_IN_STATUS1_IN          \
        in_dword_masked(HWIO_MMSS_MDP_INTF_0_SFI_CMD_2_IN_STATUS1_ADDR, HWIO_MMSS_MDP_INTF_0_SFI_CMD_2_IN_STATUS1_RMSK)
#define HWIO_MMSS_MDP_INTF_0_SFI_CMD_2_IN_STATUS1_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_INTF_0_SFI_CMD_2_IN_STATUS1_ADDR, m)
#define HWIO_MMSS_MDP_INTF_0_SFI_CMD_2_IN_STATUS1_MAX_FRAME_MATCH_BMSK                         0xffff
#define HWIO_MMSS_MDP_INTF_0_SFI_CMD_2_IN_STATUS1_MAX_FRAME_MATCH_SHFT                            0x0

#define HWIO_MMSS_MDP_INTF_0_SFI_CMD_2_OUT_STATUS0_ADDR                                    (MMSS_MDP_INTF_0_REG_BASE      + 0x00000248)
#define HWIO_MMSS_MDP_INTF_0_SFI_CMD_2_OUT_STATUS0_RMSK                                    0xffffffff
#define HWIO_MMSS_MDP_INTF_0_SFI_CMD_2_OUT_STATUS0_IN          \
        in_dword_masked(HWIO_MMSS_MDP_INTF_0_SFI_CMD_2_OUT_STATUS0_ADDR, HWIO_MMSS_MDP_INTF_0_SFI_CMD_2_OUT_STATUS0_RMSK)
#define HWIO_MMSS_MDP_INTF_0_SFI_CMD_2_OUT_STATUS0_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_INTF_0_SFI_CMD_2_OUT_STATUS0_ADDR, m)
#define HWIO_MMSS_MDP_INTF_0_SFI_CMD_2_OUT_STATUS0_FRAME_TOTAL_BMSK                        0xffffffff
#define HWIO_MMSS_MDP_INTF_0_SFI_CMD_2_OUT_STATUS0_FRAME_TOTAL_SHFT                               0x0

#define HWIO_MMSS_MDP_INTF_0_SFI_CMD_2_OUT_STATUS1_ADDR                                    (MMSS_MDP_INTF_0_REG_BASE      + 0x0000024c)
#define HWIO_MMSS_MDP_INTF_0_SFI_CMD_2_OUT_STATUS1_RMSK                                        0xffff
#define HWIO_MMSS_MDP_INTF_0_SFI_CMD_2_OUT_STATUS1_IN          \
        in_dword_masked(HWIO_MMSS_MDP_INTF_0_SFI_CMD_2_OUT_STATUS1_ADDR, HWIO_MMSS_MDP_INTF_0_SFI_CMD_2_OUT_STATUS1_RMSK)
#define HWIO_MMSS_MDP_INTF_0_SFI_CMD_2_OUT_STATUS1_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_INTF_0_SFI_CMD_2_OUT_STATUS1_ADDR, m)
#define HWIO_MMSS_MDP_INTF_0_SFI_CMD_2_OUT_STATUS1_MAX_FRAME_MISMATCH_BMSK                     0xffff
#define HWIO_MMSS_MDP_INTF_0_SFI_CMD_2_OUT_STATUS1_MAX_FRAME_MISMATCH_SHFT                        0x0

#define HWIO_MMSS_MDP_INTF_0_PROG_LINE_INTR_CONF_ADDR                                      (MMSS_MDP_INTF_0_REG_BASE      + 0x00000250)
#define HWIO_MMSS_MDP_INTF_0_PROG_LINE_INTR_CONF_RMSK                                      0xffffffff
#define HWIO_MMSS_MDP_INTF_0_PROG_LINE_INTR_CONF_IN          \
        in_dword_masked(HWIO_MMSS_MDP_INTF_0_PROG_LINE_INTR_CONF_ADDR, HWIO_MMSS_MDP_INTF_0_PROG_LINE_INTR_CONF_RMSK)
#define HWIO_MMSS_MDP_INTF_0_PROG_LINE_INTR_CONF_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_INTF_0_PROG_LINE_INTR_CONF_ADDR, m)
#define HWIO_MMSS_MDP_INTF_0_PROG_LINE_INTR_CONF_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_INTF_0_PROG_LINE_INTR_CONF_ADDR,v)
#define HWIO_MMSS_MDP_INTF_0_PROG_LINE_INTR_CONF_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_INTF_0_PROG_LINE_INTR_CONF_ADDR,m,v,HWIO_MMSS_MDP_INTF_0_PROG_LINE_INTR_CONF_IN)
#define HWIO_MMSS_MDP_INTF_0_PROG_LINE_INTR_CONF_INTR_CORD_BMSK                            0xffffffff
#define HWIO_MMSS_MDP_INTF_0_PROG_LINE_INTR_CONF_INTR_CORD_SHFT                                   0x0

#define HWIO_MMSS_MDP_INTF_0_EDP_PSR_UPDATE_CTRL_ADDR                                      (MMSS_MDP_INTF_0_REG_BASE      + 0x00000254)
#define HWIO_MMSS_MDP_INTF_0_EDP_PSR_UPDATE_CTRL_RMSK                                             0x1
#define HWIO_MMSS_MDP_INTF_0_EDP_PSR_UPDATE_CTRL_IN          \
        in_dword_masked(HWIO_MMSS_MDP_INTF_0_EDP_PSR_UPDATE_CTRL_ADDR, HWIO_MMSS_MDP_INTF_0_EDP_PSR_UPDATE_CTRL_RMSK)
#define HWIO_MMSS_MDP_INTF_0_EDP_PSR_UPDATE_CTRL_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_INTF_0_EDP_PSR_UPDATE_CTRL_ADDR, m)
#define HWIO_MMSS_MDP_INTF_0_EDP_PSR_UPDATE_CTRL_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_INTF_0_EDP_PSR_UPDATE_CTRL_ADDR,v)
#define HWIO_MMSS_MDP_INTF_0_EDP_PSR_UPDATE_CTRL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_INTF_0_EDP_PSR_UPDATE_CTRL_ADDR,m,v,HWIO_MMSS_MDP_INTF_0_EDP_PSR_UPDATE_CTRL_IN)
#define HWIO_MMSS_MDP_INTF_0_EDP_PSR_UPDATE_CTRL_EDP_PSR_UPDATE_BMSK                              0x1
#define HWIO_MMSS_MDP_INTF_0_EDP_PSR_UPDATE_CTRL_EDP_PSR_UPDATE_SHFT                              0x0

#define HWIO_MMSS_MDP_INTF_0_EDP_PSR_OVERRIDE_ADDR                                         (MMSS_MDP_INTF_0_REG_BASE      + 0x00000258)
#define HWIO_MMSS_MDP_INTF_0_EDP_PSR_OVERRIDE_RMSK                                         0xffffffff
#define HWIO_MMSS_MDP_INTF_0_EDP_PSR_OVERRIDE_IN          \
        in_dword_masked(HWIO_MMSS_MDP_INTF_0_EDP_PSR_OVERRIDE_ADDR, HWIO_MMSS_MDP_INTF_0_EDP_PSR_OVERRIDE_RMSK)
#define HWIO_MMSS_MDP_INTF_0_EDP_PSR_OVERRIDE_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_INTF_0_EDP_PSR_OVERRIDE_ADDR, m)
#define HWIO_MMSS_MDP_INTF_0_EDP_PSR_OVERRIDE_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_INTF_0_EDP_PSR_OVERRIDE_ADDR,v)
#define HWIO_MMSS_MDP_INTF_0_EDP_PSR_OVERRIDE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_INTF_0_EDP_PSR_OVERRIDE_ADDR,m,v,HWIO_MMSS_MDP_INTF_0_EDP_PSR_OVERRIDE_IN)
#define HWIO_MMSS_MDP_INTF_0_EDP_PSR_OVERRIDE_X_COORDINATE_BMSK                            0xffff0000
#define HWIO_MMSS_MDP_INTF_0_EDP_PSR_OVERRIDE_X_COORDINATE_SHFT                                  0x10
#define HWIO_MMSS_MDP_INTF_0_EDP_PSR_OVERRIDE_WIDTH_BMSK                                       0xffff
#define HWIO_MMSS_MDP_INTF_0_EDP_PSR_OVERRIDE_WIDTH_SHFT                                          0x0

#define HWIO_MMSS_MDP_INTF_0_HDMI_DC_MODE_ADDR                                             (MMSS_MDP_INTF_0_REG_BASE      + 0x00000260)
#define HWIO_MMSS_MDP_INTF_0_HDMI_DC_MODE_RMSK                                                    0x1
#define HWIO_MMSS_MDP_INTF_0_HDMI_DC_MODE_IN          \
        in_dword_masked(HWIO_MMSS_MDP_INTF_0_HDMI_DC_MODE_ADDR, HWIO_MMSS_MDP_INTF_0_HDMI_DC_MODE_RMSK)
#define HWIO_MMSS_MDP_INTF_0_HDMI_DC_MODE_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_INTF_0_HDMI_DC_MODE_ADDR, m)
#define HWIO_MMSS_MDP_INTF_0_HDMI_DC_MODE_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_INTF_0_HDMI_DC_MODE_ADDR,v)
#define HWIO_MMSS_MDP_INTF_0_HDMI_DC_MODE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_INTF_0_HDMI_DC_MODE_ADDR,m,v,HWIO_MMSS_MDP_INTF_0_HDMI_DC_MODE_IN)
#define HWIO_MMSS_MDP_INTF_0_HDMI_DC_MODE_DYNAMIC_EXP_BMSK                                        0x1
#define HWIO_MMSS_MDP_INTF_0_HDMI_DC_MODE_DYNAMIC_EXP_SHFT                                        0x0

#define HWIO_MMSS_MDP_INTF_0_VBLANK_END_CONF_ADDR                                          (MMSS_MDP_INTF_0_REG_BASE      + 0x00000264)
#define HWIO_MMSS_MDP_INTF_0_VBLANK_END_CONF_RMSK                                          0xffffffff
#define HWIO_MMSS_MDP_INTF_0_VBLANK_END_CONF_IN          \
        in_dword_masked(HWIO_MMSS_MDP_INTF_0_VBLANK_END_CONF_ADDR, HWIO_MMSS_MDP_INTF_0_VBLANK_END_CONF_RMSK)
#define HWIO_MMSS_MDP_INTF_0_VBLANK_END_CONF_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_INTF_0_VBLANK_END_CONF_ADDR, m)
#define HWIO_MMSS_MDP_INTF_0_VBLANK_END_CONF_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_INTF_0_VBLANK_END_CONF_ADDR,v)
#define HWIO_MMSS_MDP_INTF_0_VBLANK_END_CONF_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_INTF_0_VBLANK_END_CONF_ADDR,m,v,HWIO_MMSS_MDP_INTF_0_VBLANK_END_CONF_IN)
#define HWIO_MMSS_MDP_INTF_0_VBLANK_END_CONF_VBE_VSYNC_COUNT_BMSK                          0xffffffff
#define HWIO_MMSS_MDP_INTF_0_VBLANK_END_CONF_VBE_VSYNC_COUNT_SHFT                                 0x0

/*----------------------------------------------------------------------------
 * MODULE: MMSS_MDP_PP_0
 *--------------------------------------------------------------------------*/

#define HWIO_MMSS_MDP_PP_0_TEAR_CHECK_EN_ADDR                                      (MMSS_MDP_PP_0_REG_BASE      + 0x00000000)
#define HWIO_MMSS_MDP_PP_0_TEAR_CHECK_EN_RMSK                                             0x1
#define HWIO_MMSS_MDP_PP_0_TEAR_CHECK_EN_IN          \
        in_dword_masked(HWIO_MMSS_MDP_PP_0_TEAR_CHECK_EN_ADDR, HWIO_MMSS_MDP_PP_0_TEAR_CHECK_EN_RMSK)
#define HWIO_MMSS_MDP_PP_0_TEAR_CHECK_EN_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_PP_0_TEAR_CHECK_EN_ADDR, m)
#define HWIO_MMSS_MDP_PP_0_TEAR_CHECK_EN_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_PP_0_TEAR_CHECK_EN_ADDR,v)
#define HWIO_MMSS_MDP_PP_0_TEAR_CHECK_EN_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_PP_0_TEAR_CHECK_EN_ADDR,m,v,HWIO_MMSS_MDP_PP_0_TEAR_CHECK_EN_IN)
#define HWIO_MMSS_MDP_PP_0_TEAR_CHECK_EN_EN_BMSK                                          0x1
#define HWIO_MMSS_MDP_PP_0_TEAR_CHECK_EN_EN_SHFT                                          0x0

#define HWIO_MMSS_MDP_PP_0_SYNC_CONFIG_VSYNC_ADDR                                  (MMSS_MDP_PP_0_REG_BASE      + 0x00000004)
#define HWIO_MMSS_MDP_PP_0_SYNC_CONFIG_VSYNC_RMSK                                    0x1fffff
#define HWIO_MMSS_MDP_PP_0_SYNC_CONFIG_VSYNC_IN          \
        in_dword_masked(HWIO_MMSS_MDP_PP_0_SYNC_CONFIG_VSYNC_ADDR, HWIO_MMSS_MDP_PP_0_SYNC_CONFIG_VSYNC_RMSK)
#define HWIO_MMSS_MDP_PP_0_SYNC_CONFIG_VSYNC_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_PP_0_SYNC_CONFIG_VSYNC_ADDR, m)
#define HWIO_MMSS_MDP_PP_0_SYNC_CONFIG_VSYNC_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_PP_0_SYNC_CONFIG_VSYNC_ADDR,v)
#define HWIO_MMSS_MDP_PP_0_SYNC_CONFIG_VSYNC_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_PP_0_SYNC_CONFIG_VSYNC_ADDR,m,v,HWIO_MMSS_MDP_PP_0_SYNC_CONFIG_VSYNC_IN)
#define HWIO_MMSS_MDP_PP_0_SYNC_CONFIG_VSYNC_VSYNC_IN_EN_BMSK                        0x100000
#define HWIO_MMSS_MDP_PP_0_SYNC_CONFIG_VSYNC_VSYNC_IN_EN_SHFT                            0x14
#define HWIO_MMSS_MDP_PP_0_SYNC_CONFIG_VSYNC_VSYNC_COUNTER_EN_BMSK                    0x80000
#define HWIO_MMSS_MDP_PP_0_SYNC_CONFIG_VSYNC_VSYNC_COUNTER_EN_SHFT                       0x13
#define HWIO_MMSS_MDP_PP_0_SYNC_CONFIG_VSYNC_VSYNC_COUNT_BMSK                         0x7ffff
#define HWIO_MMSS_MDP_PP_0_SYNC_CONFIG_VSYNC_VSYNC_COUNT_SHFT                             0x0

#define HWIO_MMSS_MDP_PP_0_SYNC_CONFIG_HEIGHT_ADDR                                 (MMSS_MDP_PP_0_REG_BASE      + 0x00000008)
#define HWIO_MMSS_MDP_PP_0_SYNC_CONFIG_HEIGHT_RMSK                                     0xffff
#define HWIO_MMSS_MDP_PP_0_SYNC_CONFIG_HEIGHT_IN          \
        in_dword_masked(HWIO_MMSS_MDP_PP_0_SYNC_CONFIG_HEIGHT_ADDR, HWIO_MMSS_MDP_PP_0_SYNC_CONFIG_HEIGHT_RMSK)
#define HWIO_MMSS_MDP_PP_0_SYNC_CONFIG_HEIGHT_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_PP_0_SYNC_CONFIG_HEIGHT_ADDR, m)
#define HWIO_MMSS_MDP_PP_0_SYNC_CONFIG_HEIGHT_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_PP_0_SYNC_CONFIG_HEIGHT_ADDR,v)
#define HWIO_MMSS_MDP_PP_0_SYNC_CONFIG_HEIGHT_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_PP_0_SYNC_CONFIG_HEIGHT_ADDR,m,v,HWIO_MMSS_MDP_PP_0_SYNC_CONFIG_HEIGHT_IN)
#define HWIO_MMSS_MDP_PP_0_SYNC_CONFIG_HEIGHT_HEIGHT_BMSK                              0xffff
#define HWIO_MMSS_MDP_PP_0_SYNC_CONFIG_HEIGHT_HEIGHT_SHFT                                 0x0

#define HWIO_MMSS_MDP_PP_0_SYNC_WRCOUNT_ADDR                                       (MMSS_MDP_PP_0_REG_BASE      + 0x0000000c)
#define HWIO_MMSS_MDP_PP_0_SYNC_WRCOUNT_RMSK                                       0xffffffff
#define HWIO_MMSS_MDP_PP_0_SYNC_WRCOUNT_IN          \
        in_dword_masked(HWIO_MMSS_MDP_PP_0_SYNC_WRCOUNT_ADDR, HWIO_MMSS_MDP_PP_0_SYNC_WRCOUNT_RMSK)
#define HWIO_MMSS_MDP_PP_0_SYNC_WRCOUNT_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_PP_0_SYNC_WRCOUNT_ADDR, m)
#define HWIO_MMSS_MDP_PP_0_SYNC_WRCOUNT_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_PP_0_SYNC_WRCOUNT_ADDR,v)
#define HWIO_MMSS_MDP_PP_0_SYNC_WRCOUNT_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_PP_0_SYNC_WRCOUNT_ADDR,m,v,HWIO_MMSS_MDP_PP_0_SYNC_WRCOUNT_IN)
#define HWIO_MMSS_MDP_PP_0_SYNC_WRCOUNT_FRAME_COUNT_BMSK                           0xffff0000
#define HWIO_MMSS_MDP_PP_0_SYNC_WRCOUNT_FRAME_COUNT_SHFT                                 0x10
#define HWIO_MMSS_MDP_PP_0_SYNC_WRCOUNT_LINE_COUNT_BMSK                                0xffff
#define HWIO_MMSS_MDP_PP_0_SYNC_WRCOUNT_LINE_COUNT_SHFT                                   0x0

#define HWIO_MMSS_MDP_PP_0_VSYNC_INIT_VAL_ADDR                                     (MMSS_MDP_PP_0_REG_BASE      + 0x00000010)
#define HWIO_MMSS_MDP_PP_0_VSYNC_INIT_VAL_RMSK                                         0xffff
#define HWIO_MMSS_MDP_PP_0_VSYNC_INIT_VAL_IN          \
        in_dword_masked(HWIO_MMSS_MDP_PP_0_VSYNC_INIT_VAL_ADDR, HWIO_MMSS_MDP_PP_0_VSYNC_INIT_VAL_RMSK)
#define HWIO_MMSS_MDP_PP_0_VSYNC_INIT_VAL_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_PP_0_VSYNC_INIT_VAL_ADDR, m)
#define HWIO_MMSS_MDP_PP_0_VSYNC_INIT_VAL_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_PP_0_VSYNC_INIT_VAL_ADDR,v)
#define HWIO_MMSS_MDP_PP_0_VSYNC_INIT_VAL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_PP_0_VSYNC_INIT_VAL_ADDR,m,v,HWIO_MMSS_MDP_PP_0_VSYNC_INIT_VAL_IN)
#define HWIO_MMSS_MDP_PP_0_VSYNC_INIT_VAL_INIT_VAL_BMSK                                0xffff
#define HWIO_MMSS_MDP_PP_0_VSYNC_INIT_VAL_INIT_VAL_SHFT                                   0x0

#define HWIO_MMSS_MDP_PP_0_INT_COUNT_VAL_ADDR                                      (MMSS_MDP_PP_0_REG_BASE      + 0x00000014)
#define HWIO_MMSS_MDP_PP_0_INT_COUNT_VAL_RMSK                                      0xffffffff
#define HWIO_MMSS_MDP_PP_0_INT_COUNT_VAL_IN          \
        in_dword_masked(HWIO_MMSS_MDP_PP_0_INT_COUNT_VAL_ADDR, HWIO_MMSS_MDP_PP_0_INT_COUNT_VAL_RMSK)
#define HWIO_MMSS_MDP_PP_0_INT_COUNT_VAL_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_PP_0_INT_COUNT_VAL_ADDR, m)
#define HWIO_MMSS_MDP_PP_0_INT_COUNT_VAL_FRAME_COUNT_BMSK                          0xffff0000
#define HWIO_MMSS_MDP_PP_0_INT_COUNT_VAL_FRAME_COUNT_SHFT                                0x10
#define HWIO_MMSS_MDP_PP_0_INT_COUNT_VAL_LINE_COUNT_BMSK                               0xffff
#define HWIO_MMSS_MDP_PP_0_INT_COUNT_VAL_LINE_COUNT_SHFT                                  0x0

#define HWIO_MMSS_MDP_PP_0_SYNC_THRESH_ADDR                                        (MMSS_MDP_PP_0_REG_BASE      + 0x00000018)
#define HWIO_MMSS_MDP_PP_0_SYNC_THRESH_RMSK                                        0xffffffff
#define HWIO_MMSS_MDP_PP_0_SYNC_THRESH_IN          \
        in_dword_masked(HWIO_MMSS_MDP_PP_0_SYNC_THRESH_ADDR, HWIO_MMSS_MDP_PP_0_SYNC_THRESH_RMSK)
#define HWIO_MMSS_MDP_PP_0_SYNC_THRESH_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_PP_0_SYNC_THRESH_ADDR, m)
#define HWIO_MMSS_MDP_PP_0_SYNC_THRESH_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_PP_0_SYNC_THRESH_ADDR,v)
#define HWIO_MMSS_MDP_PP_0_SYNC_THRESH_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_PP_0_SYNC_THRESH_ADDR,m,v,HWIO_MMSS_MDP_PP_0_SYNC_THRESH_IN)
#define HWIO_MMSS_MDP_PP_0_SYNC_THRESH_CONTINUE_THRESHOLD_BMSK                     0xffff0000
#define HWIO_MMSS_MDP_PP_0_SYNC_THRESH_CONTINUE_THRESHOLD_SHFT                           0x10
#define HWIO_MMSS_MDP_PP_0_SYNC_THRESH_START_THRESHOLD_BMSK                            0xffff
#define HWIO_MMSS_MDP_PP_0_SYNC_THRESH_START_THRESHOLD_SHFT                               0x0

#define HWIO_MMSS_MDP_PP_0_START_POS_ADDR                                          (MMSS_MDP_PP_0_REG_BASE      + 0x0000001c)
#define HWIO_MMSS_MDP_PP_0_START_POS_RMSK                                              0xffff
#define HWIO_MMSS_MDP_PP_0_START_POS_IN          \
        in_dword_masked(HWIO_MMSS_MDP_PP_0_START_POS_ADDR, HWIO_MMSS_MDP_PP_0_START_POS_RMSK)
#define HWIO_MMSS_MDP_PP_0_START_POS_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_PP_0_START_POS_ADDR, m)
#define HWIO_MMSS_MDP_PP_0_START_POS_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_PP_0_START_POS_ADDR,v)
#define HWIO_MMSS_MDP_PP_0_START_POS_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_PP_0_START_POS_ADDR,m,v,HWIO_MMSS_MDP_PP_0_START_POS_IN)
#define HWIO_MMSS_MDP_PP_0_START_POS_POS_BMSK                                          0xffff
#define HWIO_MMSS_MDP_PP_0_START_POS_POS_SHFT                                             0x0

#define HWIO_MMSS_MDP_PP_0_RD_PTR_IRQ_ADDR                                         (MMSS_MDP_PP_0_REG_BASE      + 0x00000020)
#define HWIO_MMSS_MDP_PP_0_RD_PTR_IRQ_RMSK                                             0xffff
#define HWIO_MMSS_MDP_PP_0_RD_PTR_IRQ_IN          \
        in_dword_masked(HWIO_MMSS_MDP_PP_0_RD_PTR_IRQ_ADDR, HWIO_MMSS_MDP_PP_0_RD_PTR_IRQ_RMSK)
#define HWIO_MMSS_MDP_PP_0_RD_PTR_IRQ_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_PP_0_RD_PTR_IRQ_ADDR, m)
#define HWIO_MMSS_MDP_PP_0_RD_PTR_IRQ_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_PP_0_RD_PTR_IRQ_ADDR,v)
#define HWIO_MMSS_MDP_PP_0_RD_PTR_IRQ_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_PP_0_RD_PTR_IRQ_ADDR,m,v,HWIO_MMSS_MDP_PP_0_RD_PTR_IRQ_IN)
#define HWIO_MMSS_MDP_PP_0_RD_PTR_IRQ_IRQ_LINE_BMSK                                    0xffff
#define HWIO_MMSS_MDP_PP_0_RD_PTR_IRQ_IRQ_LINE_SHFT                                       0x0

#define HWIO_MMSS_MDP_PP_0_WR_PTR_IRQ_ADDR                                         (MMSS_MDP_PP_0_REG_BASE      + 0x00000024)
#define HWIO_MMSS_MDP_PP_0_WR_PTR_IRQ_RMSK                                             0xffff
#define HWIO_MMSS_MDP_PP_0_WR_PTR_IRQ_IN          \
        in_dword_masked(HWIO_MMSS_MDP_PP_0_WR_PTR_IRQ_ADDR, HWIO_MMSS_MDP_PP_0_WR_PTR_IRQ_RMSK)
#define HWIO_MMSS_MDP_PP_0_WR_PTR_IRQ_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_PP_0_WR_PTR_IRQ_ADDR, m)
#define HWIO_MMSS_MDP_PP_0_WR_PTR_IRQ_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_PP_0_WR_PTR_IRQ_ADDR,v)
#define HWIO_MMSS_MDP_PP_0_WR_PTR_IRQ_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_PP_0_WR_PTR_IRQ_ADDR,m,v,HWIO_MMSS_MDP_PP_0_WR_PTR_IRQ_IN)
#define HWIO_MMSS_MDP_PP_0_WR_PTR_IRQ_IRQ_LINE_BMSK                                    0xffff
#define HWIO_MMSS_MDP_PP_0_WR_PTR_IRQ_IRQ_LINE_SHFT                                       0x0

#define HWIO_MMSS_MDP_PP_0_OUT_LINE_COUNT_ADDR                                     (MMSS_MDP_PP_0_REG_BASE      + 0x00000028)
#define HWIO_MMSS_MDP_PP_0_OUT_LINE_COUNT_RMSK                                         0xffff
#define HWIO_MMSS_MDP_PP_0_OUT_LINE_COUNT_IN          \
        in_dword_masked(HWIO_MMSS_MDP_PP_0_OUT_LINE_COUNT_ADDR, HWIO_MMSS_MDP_PP_0_OUT_LINE_COUNT_RMSK)
#define HWIO_MMSS_MDP_PP_0_OUT_LINE_COUNT_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_PP_0_OUT_LINE_COUNT_ADDR, m)
#define HWIO_MMSS_MDP_PP_0_OUT_LINE_COUNT_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_PP_0_OUT_LINE_COUNT_ADDR,v)
#define HWIO_MMSS_MDP_PP_0_OUT_LINE_COUNT_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_PP_0_OUT_LINE_COUNT_ADDR,m,v,HWIO_MMSS_MDP_PP_0_OUT_LINE_COUNT_IN)
#define HWIO_MMSS_MDP_PP_0_OUT_LINE_COUNT_OUT_Y_BMSK                                   0xffff
#define HWIO_MMSS_MDP_PP_0_OUT_LINE_COUNT_OUT_Y_SHFT                                      0x0

#define HWIO_MMSS_MDP_PP_0_PP_LINE_COUNT_ADDR                                      (MMSS_MDP_PP_0_REG_BASE      + 0x0000002c)
#define HWIO_MMSS_MDP_PP_0_PP_LINE_COUNT_RMSK                                          0xffff
#define HWIO_MMSS_MDP_PP_0_PP_LINE_COUNT_IN          \
        in_dword_masked(HWIO_MMSS_MDP_PP_0_PP_LINE_COUNT_ADDR, HWIO_MMSS_MDP_PP_0_PP_LINE_COUNT_RMSK)
#define HWIO_MMSS_MDP_PP_0_PP_LINE_COUNT_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_PP_0_PP_LINE_COUNT_ADDR, m)
#define HWIO_MMSS_MDP_PP_0_PP_LINE_COUNT_COUNT_BMSK                                    0xffff
#define HWIO_MMSS_MDP_PP_0_PP_LINE_COUNT_COUNT_SHFT                                       0x0

#define HWIO_MMSS_MDP_PP_0_AUTOREFRESH_CONFIG_ADDR                                 (MMSS_MDP_PP_0_REG_BASE      + 0x00000030)
#define HWIO_MMSS_MDP_PP_0_AUTOREFRESH_CONFIG_RMSK                                 0x8000ffff
#define HWIO_MMSS_MDP_PP_0_AUTOREFRESH_CONFIG_IN          \
        in_dword_masked(HWIO_MMSS_MDP_PP_0_AUTOREFRESH_CONFIG_ADDR, HWIO_MMSS_MDP_PP_0_AUTOREFRESH_CONFIG_RMSK)
#define HWIO_MMSS_MDP_PP_0_AUTOREFRESH_CONFIG_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_PP_0_AUTOREFRESH_CONFIG_ADDR, m)
#define HWIO_MMSS_MDP_PP_0_AUTOREFRESH_CONFIG_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_PP_0_AUTOREFRESH_CONFIG_ADDR,v)
#define HWIO_MMSS_MDP_PP_0_AUTOREFRESH_CONFIG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_PP_0_AUTOREFRESH_CONFIG_ADDR,m,v,HWIO_MMSS_MDP_PP_0_AUTOREFRESH_CONFIG_IN)
#define HWIO_MMSS_MDP_PP_0_AUTOREFRESH_CONFIG_ENABLE_BMSK                          0x80000000
#define HWIO_MMSS_MDP_PP_0_AUTOREFRESH_CONFIG_ENABLE_SHFT                                0x1f
#define HWIO_MMSS_MDP_PP_0_AUTOREFRESH_CONFIG_FRAME_COUNT_BMSK                         0xffff
#define HWIO_MMSS_MDP_PP_0_AUTOREFRESH_CONFIG_FRAME_COUNT_SHFT                            0x0

#define HWIO_MMSS_MDP_PP_0_FBC_MODE_ADDR                                           (MMSS_MDP_PP_0_REG_BASE      + 0x00000034)
#define HWIO_MMSS_MDP_PP_0_FBC_MODE_RMSK                                           0x1fffffff
#define HWIO_MMSS_MDP_PP_0_FBC_MODE_IN          \
        in_dword_masked(HWIO_MMSS_MDP_PP_0_FBC_MODE_ADDR, HWIO_MMSS_MDP_PP_0_FBC_MODE_RMSK)
#define HWIO_MMSS_MDP_PP_0_FBC_MODE_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_PP_0_FBC_MODE_ADDR, m)
#define HWIO_MMSS_MDP_PP_0_FBC_MODE_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_PP_0_FBC_MODE_ADDR,v)
#define HWIO_MMSS_MDP_PP_0_FBC_MODE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_PP_0_FBC_MODE_ADDR,m,v,HWIO_MMSS_MDP_PP_0_FBC_MODE_IN)
#define HWIO_MMSS_MDP_PP_0_FBC_MODE_WIDTH_BMSK                                     0x1fff0000
#define HWIO_MMSS_MDP_PP_0_FBC_MODE_WIDTH_SHFT                                           0x10
#define HWIO_MMSS_MDP_PP_0_FBC_MODE_CLK_DIV2_FORCE_OFF_BMSK                            0x8000
#define HWIO_MMSS_MDP_PP_0_FBC_MODE_CLK_DIV2_FORCE_OFF_SHFT                               0xf
#define HWIO_MMSS_MDP_PP_0_FBC_MODE_CLK_DIV2_FORCE_ON_BMSK                             0x4000
#define HWIO_MMSS_MDP_PP_0_FBC_MODE_CLK_DIV2_FORCE_ON_SHFT                                0xe
#define HWIO_MMSS_MDP_PP_0_FBC_MODE_SLICE_HEIGHT_BMSK                                  0x3800
#define HWIO_MMSS_MDP_PP_0_FBC_MODE_SLICE_HEIGHT_SHFT                                     0xb
#define HWIO_MMSS_MDP_PP_0_FBC_MODE_PRED_MODE_BMSK                                      0x400
#define HWIO_MMSS_MDP_PP_0_FBC_MODE_PRED_MODE_SHFT                                        0xa
#define HWIO_MMSS_MDP_PP_0_FBC_MODE_ENC_MODE_BMSK                                       0x200
#define HWIO_MMSS_MDP_PP_0_FBC_MODE_ENC_MODE_SHFT                                         0x9
#define HWIO_MMSS_MDP_PP_0_FBC_MODE_COMP_MODE_BMSK                                      0x100
#define HWIO_MMSS_MDP_PP_0_FBC_MODE_COMP_MODE_SHFT                                        0x8
#define HWIO_MMSS_MDP_PP_0_FBC_MODE_QERR_ENB_BMSK                                        0x80
#define HWIO_MMSS_MDP_PP_0_FBC_MODE_QERR_ENB_SHFT                                         0x7
#define HWIO_MMSS_MDP_PP_0_FBC_MODE_CD_BIAS_BMSK                                         0x70
#define HWIO_MMSS_MDP_PP_0_FBC_MODE_CD_BIAS_SHFT                                          0x4
#define HWIO_MMSS_MDP_PP_0_FBC_MODE_PAT_ENB_BMSK                                          0x8
#define HWIO_MMSS_MDP_PP_0_FBC_MODE_PAT_ENB_SHFT                                          0x3
#define HWIO_MMSS_MDP_PP_0_FBC_MODE_VLC_ENB_BMSK                                          0x4
#define HWIO_MMSS_MDP_PP_0_FBC_MODE_VLC_ENB_SHFT                                          0x2
#define HWIO_MMSS_MDP_PP_0_FBC_MODE_BFLC_ENB_BMSK                                         0x2
#define HWIO_MMSS_MDP_PP_0_FBC_MODE_BFLC_ENB_SHFT                                         0x1
#define HWIO_MMSS_MDP_PP_0_FBC_MODE_FBC_ENB_BMSK                                          0x1
#define HWIO_MMSS_MDP_PP_0_FBC_MODE_FBC_ENB_SHFT                                          0x0

#define HWIO_MMSS_MDP_PP_0_FBC_BUDGET_CTL_ADDR                                     (MMSS_MDP_PP_0_REG_BASE      + 0x00000038)
#define HWIO_MMSS_MDP_PP_0_FBC_BUDGET_CTL_RMSK                                      0x1ffffff
#define HWIO_MMSS_MDP_PP_0_FBC_BUDGET_CTL_IN          \
        in_dword_masked(HWIO_MMSS_MDP_PP_0_FBC_BUDGET_CTL_ADDR, HWIO_MMSS_MDP_PP_0_FBC_BUDGET_CTL_RMSK)
#define HWIO_MMSS_MDP_PP_0_FBC_BUDGET_CTL_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_PP_0_FBC_BUDGET_CTL_ADDR, m)
#define HWIO_MMSS_MDP_PP_0_FBC_BUDGET_CTL_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_PP_0_FBC_BUDGET_CTL_ADDR,v)
#define HWIO_MMSS_MDP_PP_0_FBC_BUDGET_CTL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_PP_0_FBC_BUDGET_CTL_ADDR,m,v,HWIO_MMSS_MDP_PP_0_FBC_BUDGET_CTL_IN)
#define HWIO_MMSS_MDP_PP_0_FBC_BUDGET_CTL_LINE_EXTRA_BUDGET_BMSK                    0x1fff000
#define HWIO_MMSS_MDP_PP_0_FBC_BUDGET_CTL_LINE_EXTRA_BUDGET_SHFT                          0xc
#define HWIO_MMSS_MDP_PP_0_FBC_BUDGET_CTL_BLOCK_EXTRA_BUDGET_BMSK                       0xf00
#define HWIO_MMSS_MDP_PP_0_FBC_BUDGET_CTL_BLOCK_EXTRA_BUDGET_SHFT                         0x8
#define HWIO_MMSS_MDP_PP_0_FBC_BUDGET_CTL_BLOCK_BUDGET_BMSK                              0xff
#define HWIO_MMSS_MDP_PP_0_FBC_BUDGET_CTL_BLOCK_BUDGET_SHFT                               0x0

#define HWIO_MMSS_MDP_PP_0_FBC_LOSSY_MODE_ADDR                                     (MMSS_MDP_PP_0_REG_BASE      + 0x0000003c)
#define HWIO_MMSS_MDP_PP_0_FBC_LOSSY_MODE_RMSK                                     0x73fffff7
#define HWIO_MMSS_MDP_PP_0_FBC_LOSSY_MODE_IN          \
        in_dword_masked(HWIO_MMSS_MDP_PP_0_FBC_LOSSY_MODE_ADDR, HWIO_MMSS_MDP_PP_0_FBC_LOSSY_MODE_RMSK)
#define HWIO_MMSS_MDP_PP_0_FBC_LOSSY_MODE_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_PP_0_FBC_LOSSY_MODE_ADDR, m)
#define HWIO_MMSS_MDP_PP_0_FBC_LOSSY_MODE_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_PP_0_FBC_LOSSY_MODE_ADDR,v)
#define HWIO_MMSS_MDP_PP_0_FBC_LOSSY_MODE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_PP_0_FBC_LOSSY_MODE_ADDR,m,v,HWIO_MMSS_MDP_PP_0_FBC_LOSSY_MODE_IN)
#define HWIO_MMSS_MDP_PP_0_FBC_LOSSY_MODE_QP_PRED_ERR_MAX_BMSK                     0x70000000
#define HWIO_MMSS_MDP_PP_0_FBC_LOSSY_MODE_QP_PRED_ERR_MAX_SHFT                           0x1c
#define HWIO_MMSS_MDP_PP_0_FBC_LOSSY_MODE_LOSSLESS_MODE_THD_BMSK                    0x3ff0000
#define HWIO_MMSS_MDP_PP_0_FBC_LOSSY_MODE_LOSSLESS_MODE_THD_SHFT                         0x10
#define HWIO_MMSS_MDP_PP_0_FBC_LOSSY_MODE_LOSSY_MODE_THD_BMSK                          0xff00
#define HWIO_MMSS_MDP_PP_0_FBC_LOSSY_MODE_LOSSY_MODE_THD_SHFT                             0x8
#define HWIO_MMSS_MDP_PP_0_FBC_LOSSY_MODE_LOSSY_RGB_THD_BMSK                             0xf0
#define HWIO_MMSS_MDP_PP_0_FBC_LOSSY_MODE_LOSSY_RGB_THD_SHFT                              0x4
#define HWIO_MMSS_MDP_PP_0_FBC_LOSSY_MODE_LOSSY_MODE_IDX_BMSK                             0x7
#define HWIO_MMSS_MDP_PP_0_FBC_LOSSY_MODE_LOSSY_MODE_IDX_SHFT                             0x0

#define HWIO_MMSS_MDP_PP_0_TEAR_DETECT_CTRL_ADDR                                   (MMSS_MDP_PP_0_REG_BASE      + 0x00000040)
#define HWIO_MMSS_MDP_PP_0_TEAR_DETECT_CTRL_RMSK                                       0xffff
#define HWIO_MMSS_MDP_PP_0_TEAR_DETECT_CTRL_IN          \
        in_dword_masked(HWIO_MMSS_MDP_PP_0_TEAR_DETECT_CTRL_ADDR, HWIO_MMSS_MDP_PP_0_TEAR_DETECT_CTRL_RMSK)
#define HWIO_MMSS_MDP_PP_0_TEAR_DETECT_CTRL_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_PP_0_TEAR_DETECT_CTRL_ADDR, m)
#define HWIO_MMSS_MDP_PP_0_TEAR_DETECT_CTRL_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_PP_0_TEAR_DETECT_CTRL_ADDR,v)
#define HWIO_MMSS_MDP_PP_0_TEAR_DETECT_CTRL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_PP_0_TEAR_DETECT_CTRL_ADDR,m,v,HWIO_MMSS_MDP_PP_0_TEAR_DETECT_CTRL_IN)
#define HWIO_MMSS_MDP_PP_0_TEAR_DETECT_CTRL_WPTR_OFFSET_BMSK                           0xffff
#define HWIO_MMSS_MDP_PP_0_TEAR_DETECT_CTRL_WPTR_OFFSET_SHFT                              0x0

#define HWIO_MMSS_MDP_PP_0_HW_PROFILE_c_CTRL_ADDR(c)                               (MMSS_MDP_PP_0_REG_BASE      + 0x00000080 + 0x10 * (c))
#define HWIO_MMSS_MDP_PP_0_HW_PROFILE_c_CTRL_RMSK                                  0x8100ffff
#define HWIO_MMSS_MDP_PP_0_HW_PROFILE_c_CTRL_MAXc                                           1
#define HWIO_MMSS_MDP_PP_0_HW_PROFILE_c_CTRL_INI(c)        \
        in_dword_masked(HWIO_MMSS_MDP_PP_0_HW_PROFILE_c_CTRL_ADDR(c), HWIO_MMSS_MDP_PP_0_HW_PROFILE_c_CTRL_RMSK)
#define HWIO_MMSS_MDP_PP_0_HW_PROFILE_c_CTRL_INMI(c,mask)    \
        in_dword_masked(HWIO_MMSS_MDP_PP_0_HW_PROFILE_c_CTRL_ADDR(c), mask)
#define HWIO_MMSS_MDP_PP_0_HW_PROFILE_c_CTRL_OUTI(c,val)    \
        out_dword(HWIO_MMSS_MDP_PP_0_HW_PROFILE_c_CTRL_ADDR(c),val)
#define HWIO_MMSS_MDP_PP_0_HW_PROFILE_c_CTRL_OUTMI(c,mask,val) \
        out_dword_masked_ns(HWIO_MMSS_MDP_PP_0_HW_PROFILE_c_CTRL_ADDR(c),mask,val,HWIO_MMSS_MDP_PP_0_HW_PROFILE_c_CTRL_INI(c))
#define HWIO_MMSS_MDP_PP_0_HW_PROFILE_c_CTRL_ENABLE_BMSK                           0x80000000
#define HWIO_MMSS_MDP_PP_0_HW_PROFILE_c_CTRL_ENABLE_SHFT                                 0x1f
#define HWIO_MMSS_MDP_PP_0_HW_PROFILE_c_CTRL_CLEAR_BMSK                             0x1000000
#define HWIO_MMSS_MDP_PP_0_HW_PROFILE_c_CTRL_CLEAR_SHFT                                  0x18
#define HWIO_MMSS_MDP_PP_0_HW_PROFILE_c_CTRL_SEL_BMSK                                  0xfff0
#define HWIO_MMSS_MDP_PP_0_HW_PROFILE_c_CTRL_SEL_SHFT                                     0x4
#define HWIO_MMSS_MDP_PP_0_HW_PROFILE_c_CTRL_MODE_BMSK                                    0xf
#define HWIO_MMSS_MDP_PP_0_HW_PROFILE_c_CTRL_MODE_SHFT                                    0x0

#define HWIO_MMSS_MDP_PP_0_HW_PROFILE_c_THRESHOLD_ADDR(c)                          (MMSS_MDP_PP_0_REG_BASE      + 0x00000084 + 0x10 * (c))
#define HWIO_MMSS_MDP_PP_0_HW_PROFILE_c_THRESHOLD_RMSK                             0xffffffff
#define HWIO_MMSS_MDP_PP_0_HW_PROFILE_c_THRESHOLD_MAXc                                      1
#define HWIO_MMSS_MDP_PP_0_HW_PROFILE_c_THRESHOLD_INI(c)        \
        in_dword_masked(HWIO_MMSS_MDP_PP_0_HW_PROFILE_c_THRESHOLD_ADDR(c), HWIO_MMSS_MDP_PP_0_HW_PROFILE_c_THRESHOLD_RMSK)
#define HWIO_MMSS_MDP_PP_0_HW_PROFILE_c_THRESHOLD_INMI(c,mask)    \
        in_dword_masked(HWIO_MMSS_MDP_PP_0_HW_PROFILE_c_THRESHOLD_ADDR(c), mask)
#define HWIO_MMSS_MDP_PP_0_HW_PROFILE_c_THRESHOLD_OUTI(c,val)    \
        out_dword(HWIO_MMSS_MDP_PP_0_HW_PROFILE_c_THRESHOLD_ADDR(c),val)
#define HWIO_MMSS_MDP_PP_0_HW_PROFILE_c_THRESHOLD_OUTMI(c,mask,val) \
        out_dword_masked_ns(HWIO_MMSS_MDP_PP_0_HW_PROFILE_c_THRESHOLD_ADDR(c),mask,val,HWIO_MMSS_MDP_PP_0_HW_PROFILE_c_THRESHOLD_INI(c))
#define HWIO_MMSS_MDP_PP_0_HW_PROFILE_c_THRESHOLD_VALUE_BMSK                       0xffffffff
#define HWIO_MMSS_MDP_PP_0_HW_PROFILE_c_THRESHOLD_VALUE_SHFT                              0x0

#define HWIO_MMSS_MDP_PP_0_HW_PROFILE_c_CNTR_ADDR(c)                               (MMSS_MDP_PP_0_REG_BASE      + 0x00000088 + 0x10 * (c))
#define HWIO_MMSS_MDP_PP_0_HW_PROFILE_c_CNTR_RMSK                                  0xffffffff
#define HWIO_MMSS_MDP_PP_0_HW_PROFILE_c_CNTR_MAXc                                           1
#define HWIO_MMSS_MDP_PP_0_HW_PROFILE_c_CNTR_INI(c)        \
        in_dword_masked(HWIO_MMSS_MDP_PP_0_HW_PROFILE_c_CNTR_ADDR(c), HWIO_MMSS_MDP_PP_0_HW_PROFILE_c_CNTR_RMSK)
#define HWIO_MMSS_MDP_PP_0_HW_PROFILE_c_CNTR_INMI(c,mask)    \
        in_dword_masked(HWIO_MMSS_MDP_PP_0_HW_PROFILE_c_CNTR_ADDR(c), mask)
#define HWIO_MMSS_MDP_PP_0_HW_PROFILE_c_CNTR_VALUE_BMSK                            0xffffffff
#define HWIO_MMSS_MDP_PP_0_HW_PROFILE_c_CNTR_VALUE_SHFT                                   0x0

#define HWIO_MMSS_MDP_PP_0_DSC_MODE_ADDR                                           (MMSS_MDP_PP_0_REG_BASE      + 0x000000a0)
#define HWIO_MMSS_MDP_PP_0_DSC_MODE_RMSK                                                  0x1
#define HWIO_MMSS_MDP_PP_0_DSC_MODE_IN          \
        in_dword_masked(HWIO_MMSS_MDP_PP_0_DSC_MODE_ADDR, HWIO_MMSS_MDP_PP_0_DSC_MODE_RMSK)
#define HWIO_MMSS_MDP_PP_0_DSC_MODE_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_PP_0_DSC_MODE_ADDR, m)
#define HWIO_MMSS_MDP_PP_0_DSC_MODE_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_PP_0_DSC_MODE_ADDR,v)
#define HWIO_MMSS_MDP_PP_0_DSC_MODE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_PP_0_DSC_MODE_ADDR,m,v,HWIO_MMSS_MDP_PP_0_DSC_MODE_IN)
#define HWIO_MMSS_MDP_PP_0_DSC_MODE_DSC_ENB_BMSK                                          0x1
#define HWIO_MMSS_MDP_PP_0_DSC_MODE_DSC_ENB_SHFT                                          0x0

#define HWIO_MMSS_MDP_PP_0_MDP_DISP_ENC_CLK_CTRL_ADDR                              (MMSS_MDP_PP_0_REG_BASE      + 0x000000a4)
#define HWIO_MMSS_MDP_PP_0_MDP_DISP_ENC_CLK_CTRL_RMSK                                     0xf
#define HWIO_MMSS_MDP_PP_0_MDP_DISP_ENC_CLK_CTRL_IN          \
        in_dword_masked(HWIO_MMSS_MDP_PP_0_MDP_DISP_ENC_CLK_CTRL_ADDR, HWIO_MMSS_MDP_PP_0_MDP_DISP_ENC_CLK_CTRL_RMSK)
#define HWIO_MMSS_MDP_PP_0_MDP_DISP_ENC_CLK_CTRL_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_PP_0_MDP_DISP_ENC_CLK_CTRL_ADDR, m)
#define HWIO_MMSS_MDP_PP_0_MDP_DISP_ENC_CLK_CTRL_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_PP_0_MDP_DISP_ENC_CLK_CTRL_ADDR,v)
#define HWIO_MMSS_MDP_PP_0_MDP_DISP_ENC_CLK_CTRL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_PP_0_MDP_DISP_ENC_CLK_CTRL_ADDR,m,v,HWIO_MMSS_MDP_PP_0_MDP_DISP_ENC_CLK_CTRL_IN)
#define HWIO_MMSS_MDP_PP_0_MDP_DISP_ENC_CLK_CTRL_CLK_HYSTERISIS_CTRL_BMSK                 0xc
#define HWIO_MMSS_MDP_PP_0_MDP_DISP_ENC_CLK_CTRL_CLK_HYSTERISIS_CTRL_SHFT                 0x2
#define HWIO_MMSS_MDP_PP_0_MDP_DISP_ENC_CLK_CTRL_CLK_FORCE_OFF_BMSK                       0x2
#define HWIO_MMSS_MDP_PP_0_MDP_DISP_ENC_CLK_CTRL_CLK_FORCE_OFF_SHFT                       0x1
#define HWIO_MMSS_MDP_PP_0_MDP_DISP_ENC_CLK_CTRL_CLK_FORCE_ON_BMSK                        0x1
#define HWIO_MMSS_MDP_PP_0_MDP_DISP_ENC_CLK_CTRL_CLK_FORCE_ON_SHFT                        0x0

#define HWIO_MMSS_MDP_PP_0_MDP_DISP_ENC_CLK_STATUS_ADDR                            (MMSS_MDP_PP_0_REG_BASE      + 0x000000a8)
#define HWIO_MMSS_MDP_PP_0_MDP_DISP_ENC_CLK_STATUS_RMSK                                   0x7
#define HWIO_MMSS_MDP_PP_0_MDP_DISP_ENC_CLK_STATUS_IN          \
        in_dword_masked(HWIO_MMSS_MDP_PP_0_MDP_DISP_ENC_CLK_STATUS_ADDR, HWIO_MMSS_MDP_PP_0_MDP_DISP_ENC_CLK_STATUS_RMSK)
#define HWIO_MMSS_MDP_PP_0_MDP_DISP_ENC_CLK_STATUS_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_PP_0_MDP_DISP_ENC_CLK_STATUS_ADDR, m)
#define HWIO_MMSS_MDP_PP_0_MDP_DISP_ENC_CLK_STATUS_SCM_CLK_ACTIVE_BMSK                    0x4
#define HWIO_MMSS_MDP_PP_0_MDP_DISP_ENC_CLK_STATUS_SCM_CLK_ACTIVE_SHFT                    0x2
#define HWIO_MMSS_MDP_PP_0_MDP_DISP_ENC_CLK_STATUS_ENC_CLK_ACTIVE_BMSK                    0x2
#define HWIO_MMSS_MDP_PP_0_MDP_DISP_ENC_CLK_STATUS_ENC_CLK_ACTIVE_SHFT                    0x1
#define HWIO_MMSS_MDP_PP_0_MDP_DISP_ENC_CLK_STATUS_DSC_CLK_ACTIVE_BMSK                    0x1
#define HWIO_MMSS_MDP_PP_0_MDP_DISP_ENC_CLK_STATUS_DSC_CLK_ACTIVE_SHFT                    0x0

#define HWIO_MMSS_MDP_PP_0_DCE_DATA_IN_SWAP_ADDR                                   (MMSS_MDP_PP_0_REG_BASE      + 0x000000ac)
#define HWIO_MMSS_MDP_PP_0_DCE_DATA_IN_SWAP_RMSK                                      0x7ffff
#define HWIO_MMSS_MDP_PP_0_DCE_DATA_IN_SWAP_IN          \
        in_dword_masked(HWIO_MMSS_MDP_PP_0_DCE_DATA_IN_SWAP_ADDR, HWIO_MMSS_MDP_PP_0_DCE_DATA_IN_SWAP_RMSK)
#define HWIO_MMSS_MDP_PP_0_DCE_DATA_IN_SWAP_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_PP_0_DCE_DATA_IN_SWAP_ADDR, m)
#define HWIO_MMSS_MDP_PP_0_DCE_DATA_IN_SWAP_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_PP_0_DCE_DATA_IN_SWAP_ADDR,v)
#define HWIO_MMSS_MDP_PP_0_DCE_DATA_IN_SWAP_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_PP_0_DCE_DATA_IN_SWAP_ADDR,m,v,HWIO_MMSS_MDP_PP_0_DCE_DATA_IN_SWAP_IN)
#define HWIO_MMSS_MDP_PP_0_DCE_DATA_IN_SWAP_ENDIAN_BMSK                               0x40000
#define HWIO_MMSS_MDP_PP_0_DCE_DATA_IN_SWAP_ENDIAN_SHFT                                  0x12
#define HWIO_MMSS_MDP_PP_0_DCE_DATA_IN_SWAP_BYTE5_BMSK                                0x38000
#define HWIO_MMSS_MDP_PP_0_DCE_DATA_IN_SWAP_BYTE5_SHFT                                    0xf
#define HWIO_MMSS_MDP_PP_0_DCE_DATA_IN_SWAP_BYTE4_BMSK                                 0x7000
#define HWIO_MMSS_MDP_PP_0_DCE_DATA_IN_SWAP_BYTE4_SHFT                                    0xc
#define HWIO_MMSS_MDP_PP_0_DCE_DATA_IN_SWAP_BYTE3_BMSK                                  0xe00
#define HWIO_MMSS_MDP_PP_0_DCE_DATA_IN_SWAP_BYTE3_SHFT                                    0x9
#define HWIO_MMSS_MDP_PP_0_DCE_DATA_IN_SWAP_BYTE2_BMSK                                  0x1c0
#define HWIO_MMSS_MDP_PP_0_DCE_DATA_IN_SWAP_BYTE2_SHFT                                    0x6
#define HWIO_MMSS_MDP_PP_0_DCE_DATA_IN_SWAP_BYTE1_BMSK                                   0x38
#define HWIO_MMSS_MDP_PP_0_DCE_DATA_IN_SWAP_BYTE1_SHFT                                    0x3
#define HWIO_MMSS_MDP_PP_0_DCE_DATA_IN_SWAP_BYTE0_BMSK                                    0x7
#define HWIO_MMSS_MDP_PP_0_DCE_DATA_IN_SWAP_BYTE0_SHFT                                    0x0

#define HWIO_MMSS_MDP_PP_0_DCE_DATA_OUT_SWAP_ADDR                                  (MMSS_MDP_PP_0_REG_BASE      + 0x000000c8)
#define HWIO_MMSS_MDP_PP_0_DCE_DATA_OUT_SWAP_RMSK                                     0x7ffff
#define HWIO_MMSS_MDP_PP_0_DCE_DATA_OUT_SWAP_IN          \
        in_dword_masked(HWIO_MMSS_MDP_PP_0_DCE_DATA_OUT_SWAP_ADDR, HWIO_MMSS_MDP_PP_0_DCE_DATA_OUT_SWAP_RMSK)
#define HWIO_MMSS_MDP_PP_0_DCE_DATA_OUT_SWAP_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_PP_0_DCE_DATA_OUT_SWAP_ADDR, m)
#define HWIO_MMSS_MDP_PP_0_DCE_DATA_OUT_SWAP_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_PP_0_DCE_DATA_OUT_SWAP_ADDR,v)
#define HWIO_MMSS_MDP_PP_0_DCE_DATA_OUT_SWAP_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_PP_0_DCE_DATA_OUT_SWAP_ADDR,m,v,HWIO_MMSS_MDP_PP_0_DCE_DATA_OUT_SWAP_IN)
#define HWIO_MMSS_MDP_PP_0_DCE_DATA_OUT_SWAP_ENDIAN_BMSK                              0x40000
#define HWIO_MMSS_MDP_PP_0_DCE_DATA_OUT_SWAP_ENDIAN_SHFT                                 0x12
#define HWIO_MMSS_MDP_PP_0_DCE_DATA_OUT_SWAP_BYTE5_BMSK                               0x38000
#define HWIO_MMSS_MDP_PP_0_DCE_DATA_OUT_SWAP_BYTE5_SHFT                                   0xf
#define HWIO_MMSS_MDP_PP_0_DCE_DATA_OUT_SWAP_BYTE4_BMSK                                0x7000
#define HWIO_MMSS_MDP_PP_0_DCE_DATA_OUT_SWAP_BYTE4_SHFT                                   0xc
#define HWIO_MMSS_MDP_PP_0_DCE_DATA_OUT_SWAP_BYTE3_BMSK                                 0xe00
#define HWIO_MMSS_MDP_PP_0_DCE_DATA_OUT_SWAP_BYTE3_SHFT                                   0x9
#define HWIO_MMSS_MDP_PP_0_DCE_DATA_OUT_SWAP_BYTE2_BMSK                                 0x1c0
#define HWIO_MMSS_MDP_PP_0_DCE_DATA_OUT_SWAP_BYTE2_SHFT                                   0x6
#define HWIO_MMSS_MDP_PP_0_DCE_DATA_OUT_SWAP_BYTE1_BMSK                                  0x38
#define HWIO_MMSS_MDP_PP_0_DCE_DATA_OUT_SWAP_BYTE1_SHFT                                   0x3
#define HWIO_MMSS_MDP_PP_0_DCE_DATA_OUT_SWAP_BYTE0_BMSK                                   0x7
#define HWIO_MMSS_MDP_PP_0_DCE_DATA_OUT_SWAP_BYTE0_SHFT                                   0x0

#define HWIO_MMSS_MDP_PP_0_SCM_MODE_ADDR                                           (MMSS_MDP_PP_0_REG_BASE      + 0x000000d0)
#define HWIO_MMSS_MDP_PP_0_SCM_MODE_RMSK                                                  0x7
#define HWIO_MMSS_MDP_PP_0_SCM_MODE_IN          \
        in_dword_masked(HWIO_MMSS_MDP_PP_0_SCM_MODE_ADDR, HWIO_MMSS_MDP_PP_0_SCM_MODE_RMSK)
#define HWIO_MMSS_MDP_PP_0_SCM_MODE_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_PP_0_SCM_MODE_ADDR, m)
#define HWIO_MMSS_MDP_PP_0_SCM_MODE_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_PP_0_SCM_MODE_ADDR,v)
#define HWIO_MMSS_MDP_PP_0_SCM_MODE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_PP_0_SCM_MODE_ADDR,m,v,HWIO_MMSS_MDP_PP_0_SCM_MODE_IN)
#define HWIO_MMSS_MDP_PP_0_SCM_MODE_CLK_DIV2_FORCE_OFF_BMSK                               0x4
#define HWIO_MMSS_MDP_PP_0_SCM_MODE_CLK_DIV2_FORCE_OFF_SHFT                               0x2
#define HWIO_MMSS_MDP_PP_0_SCM_MODE_CLK_DIV2_FORCE_ON_BMSK                                0x2
#define HWIO_MMSS_MDP_PP_0_SCM_MODE_CLK_DIV2_FORCE_ON_SHFT                                0x1
#define HWIO_MMSS_MDP_PP_0_SCM_MODE_SCM_ENB_BMSK                                          0x1
#define HWIO_MMSS_MDP_PP_0_SCM_MODE_SCM_ENB_SHFT                                          0x0

/*----------------------------------------------------------------------------
 * MODULE: MMSS_MDP_PPB_0
 *--------------------------------------------------------------------------*/

/*----------------------------------------------------------------------------
 * MODULE: MMSS_MDP_PPB_0_DITHER
 *--------------------------------------------------------------------------*/

#define HWIO_MMSS_MDP_PPB_0_DITHER_OP_MODE_ADDR                                      (MMSS_MDP_PPB_0_DITHER_REG_BASE      + 0x00000000)
#define HWIO_MMSS_MDP_PPB_0_DITHER_OP_MODE_RMSK                                             0x1
#define HWIO_MMSS_MDP_PPB_0_DITHER_OP_MODE_IN          \
        in_dword_masked(HWIO_MMSS_MDP_PPB_0_DITHER_OP_MODE_ADDR, HWIO_MMSS_MDP_PPB_0_DITHER_OP_MODE_RMSK)
#define HWIO_MMSS_MDP_PPB_0_DITHER_OP_MODE_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_PPB_0_DITHER_OP_MODE_ADDR, m)
#define HWIO_MMSS_MDP_PPB_0_DITHER_OP_MODE_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_PPB_0_DITHER_OP_MODE_ADDR,v)
#define HWIO_MMSS_MDP_PPB_0_DITHER_OP_MODE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_PPB_0_DITHER_OP_MODE_ADDR,m,v,HWIO_MMSS_MDP_PPB_0_DITHER_OP_MODE_IN)
#define HWIO_MMSS_MDP_PPB_0_DITHER_OP_MODE_DITHER_EN_BMSK                                   0x1
#define HWIO_MMSS_MDP_PPB_0_DITHER_OP_MODE_DITHER_EN_SHFT                                   0x0

#define HWIO_MMSS_MDP_PPB_0_DITHER_BITDEPTH_ADDR                                     (MMSS_MDP_PPB_0_DITHER_REG_BASE      + 0x00000004)
#define HWIO_MMSS_MDP_PPB_0_DITHER_BITDEPTH_RMSK                                          0x1ff
#define HWIO_MMSS_MDP_PPB_0_DITHER_BITDEPTH_IN          \
        in_dword_masked(HWIO_MMSS_MDP_PPB_0_DITHER_BITDEPTH_ADDR, HWIO_MMSS_MDP_PPB_0_DITHER_BITDEPTH_RMSK)
#define HWIO_MMSS_MDP_PPB_0_DITHER_BITDEPTH_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_PPB_0_DITHER_BITDEPTH_ADDR, m)
#define HWIO_MMSS_MDP_PPB_0_DITHER_BITDEPTH_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_PPB_0_DITHER_BITDEPTH_ADDR,v)
#define HWIO_MMSS_MDP_PPB_0_DITHER_BITDEPTH_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_PPB_0_DITHER_BITDEPTH_ADDR,m,v,HWIO_MMSS_MDP_PPB_0_DITHER_BITDEPTH_IN)
#define HWIO_MMSS_MDP_PPB_0_DITHER_BITDEPTH_TEMPORAL_DITHER_EN_BMSK                       0x100
#define HWIO_MMSS_MDP_PPB_0_DITHER_BITDEPTH_TEMPORAL_DITHER_EN_SHFT                         0x8
#define HWIO_MMSS_MDP_PPB_0_DITHER_BITDEPTH_C3_BITS_BMSK                                   0xc0
#define HWIO_MMSS_MDP_PPB_0_DITHER_BITDEPTH_C3_BITS_SHFT                                    0x6
#define HWIO_MMSS_MDP_PPB_0_DITHER_BITDEPTH_C2_BITS_BMSK                                   0x30
#define HWIO_MMSS_MDP_PPB_0_DITHER_BITDEPTH_C2_BITS_SHFT                                    0x4
#define HWIO_MMSS_MDP_PPB_0_DITHER_BITDEPTH_C1_BITS_BMSK                                    0xc
#define HWIO_MMSS_MDP_PPB_0_DITHER_BITDEPTH_C1_BITS_SHFT                                    0x2
#define HWIO_MMSS_MDP_PPB_0_DITHER_BITDEPTH_C0_BITS_BMSK                                    0x3
#define HWIO_MMSS_MDP_PPB_0_DITHER_BITDEPTH_C0_BITS_SHFT                                    0x0

#define HWIO_MMSS_MDP_PPB_0_DITHER_MATRIX_ROW0_ADDR                                  (MMSS_MDP_PPB_0_DITHER_REG_BASE      + 0x00000008)
#define HWIO_MMSS_MDP_PPB_0_DITHER_MATRIX_ROW0_RMSK                                      0xffff
#define HWIO_MMSS_MDP_PPB_0_DITHER_MATRIX_ROW0_IN          \
        in_dword_masked(HWIO_MMSS_MDP_PPB_0_DITHER_MATRIX_ROW0_ADDR, HWIO_MMSS_MDP_PPB_0_DITHER_MATRIX_ROW0_RMSK)
#define HWIO_MMSS_MDP_PPB_0_DITHER_MATRIX_ROW0_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_PPB_0_DITHER_MATRIX_ROW0_ADDR, m)
#define HWIO_MMSS_MDP_PPB_0_DITHER_MATRIX_ROW0_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_PPB_0_DITHER_MATRIX_ROW0_ADDR,v)
#define HWIO_MMSS_MDP_PPB_0_DITHER_MATRIX_ROW0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_PPB_0_DITHER_MATRIX_ROW0_ADDR,m,v,HWIO_MMSS_MDP_PPB_0_DITHER_MATRIX_ROW0_IN)
#define HWIO_MMSS_MDP_PPB_0_DITHER_MATRIX_ROW0_ENTRY_3_BMSK                              0xf000
#define HWIO_MMSS_MDP_PPB_0_DITHER_MATRIX_ROW0_ENTRY_3_SHFT                                 0xc
#define HWIO_MMSS_MDP_PPB_0_DITHER_MATRIX_ROW0_ENTRY_2_BMSK                               0xf00
#define HWIO_MMSS_MDP_PPB_0_DITHER_MATRIX_ROW0_ENTRY_2_SHFT                                 0x8
#define HWIO_MMSS_MDP_PPB_0_DITHER_MATRIX_ROW0_ENTRY_1_BMSK                                0xf0
#define HWIO_MMSS_MDP_PPB_0_DITHER_MATRIX_ROW0_ENTRY_1_SHFT                                 0x4
#define HWIO_MMSS_MDP_PPB_0_DITHER_MATRIX_ROW0_ENTRY_0_BMSK                                 0xf
#define HWIO_MMSS_MDP_PPB_0_DITHER_MATRIX_ROW0_ENTRY_0_SHFT                                 0x0

#define HWIO_MMSS_MDP_PPB_0_DITHER_MATRIX_ROW1_ADDR                                  (MMSS_MDP_PPB_0_DITHER_REG_BASE      + 0x0000000c)
#define HWIO_MMSS_MDP_PPB_0_DITHER_MATRIX_ROW1_RMSK                                      0xffff
#define HWIO_MMSS_MDP_PPB_0_DITHER_MATRIX_ROW1_IN          \
        in_dword_masked(HWIO_MMSS_MDP_PPB_0_DITHER_MATRIX_ROW1_ADDR, HWIO_MMSS_MDP_PPB_0_DITHER_MATRIX_ROW1_RMSK)
#define HWIO_MMSS_MDP_PPB_0_DITHER_MATRIX_ROW1_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_PPB_0_DITHER_MATRIX_ROW1_ADDR, m)
#define HWIO_MMSS_MDP_PPB_0_DITHER_MATRIX_ROW1_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_PPB_0_DITHER_MATRIX_ROW1_ADDR,v)
#define HWIO_MMSS_MDP_PPB_0_DITHER_MATRIX_ROW1_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_PPB_0_DITHER_MATRIX_ROW1_ADDR,m,v,HWIO_MMSS_MDP_PPB_0_DITHER_MATRIX_ROW1_IN)
#define HWIO_MMSS_MDP_PPB_0_DITHER_MATRIX_ROW1_ENTRY_7_BMSK                              0xf000
#define HWIO_MMSS_MDP_PPB_0_DITHER_MATRIX_ROW1_ENTRY_7_SHFT                                 0xc
#define HWIO_MMSS_MDP_PPB_0_DITHER_MATRIX_ROW1_ENTRY_6_BMSK                               0xf00
#define HWIO_MMSS_MDP_PPB_0_DITHER_MATRIX_ROW1_ENTRY_6_SHFT                                 0x8
#define HWIO_MMSS_MDP_PPB_0_DITHER_MATRIX_ROW1_ENTRY_5_BMSK                                0xf0
#define HWIO_MMSS_MDP_PPB_0_DITHER_MATRIX_ROW1_ENTRY_5_SHFT                                 0x4
#define HWIO_MMSS_MDP_PPB_0_DITHER_MATRIX_ROW1_ENTRY_4_BMSK                                 0xf
#define HWIO_MMSS_MDP_PPB_0_DITHER_MATRIX_ROW1_ENTRY_4_SHFT                                 0x0

#define HWIO_MMSS_MDP_PPB_0_DITHER_MATRIX_ROW2_ADDR                                  (MMSS_MDP_PPB_0_DITHER_REG_BASE      + 0x00000010)
#define HWIO_MMSS_MDP_PPB_0_DITHER_MATRIX_ROW2_RMSK                                      0xffff
#define HWIO_MMSS_MDP_PPB_0_DITHER_MATRIX_ROW2_IN          \
        in_dword_masked(HWIO_MMSS_MDP_PPB_0_DITHER_MATRIX_ROW2_ADDR, HWIO_MMSS_MDP_PPB_0_DITHER_MATRIX_ROW2_RMSK)
#define HWIO_MMSS_MDP_PPB_0_DITHER_MATRIX_ROW2_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_PPB_0_DITHER_MATRIX_ROW2_ADDR, m)
#define HWIO_MMSS_MDP_PPB_0_DITHER_MATRIX_ROW2_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_PPB_0_DITHER_MATRIX_ROW2_ADDR,v)
#define HWIO_MMSS_MDP_PPB_0_DITHER_MATRIX_ROW2_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_PPB_0_DITHER_MATRIX_ROW2_ADDR,m,v,HWIO_MMSS_MDP_PPB_0_DITHER_MATRIX_ROW2_IN)
#define HWIO_MMSS_MDP_PPB_0_DITHER_MATRIX_ROW2_ENTRY_11_BMSK                             0xf000
#define HWIO_MMSS_MDP_PPB_0_DITHER_MATRIX_ROW2_ENTRY_11_SHFT                                0xc
#define HWIO_MMSS_MDP_PPB_0_DITHER_MATRIX_ROW2_ENTRY_10_BMSK                              0xf00
#define HWIO_MMSS_MDP_PPB_0_DITHER_MATRIX_ROW2_ENTRY_10_SHFT                                0x8
#define HWIO_MMSS_MDP_PPB_0_DITHER_MATRIX_ROW2_ENTRY_9_BMSK                                0xf0
#define HWIO_MMSS_MDP_PPB_0_DITHER_MATRIX_ROW2_ENTRY_9_SHFT                                 0x4
#define HWIO_MMSS_MDP_PPB_0_DITHER_MATRIX_ROW2_ENTRY_8_BMSK                                 0xf
#define HWIO_MMSS_MDP_PPB_0_DITHER_MATRIX_ROW2_ENTRY_8_SHFT                                 0x0

#define HWIO_MMSS_MDP_PPB_0_DITHER_MATRIX_ROW3_ADDR                                  (MMSS_MDP_PPB_0_DITHER_REG_BASE      + 0x00000014)
#define HWIO_MMSS_MDP_PPB_0_DITHER_MATRIX_ROW3_RMSK                                      0xffff
#define HWIO_MMSS_MDP_PPB_0_DITHER_MATRIX_ROW3_IN          \
        in_dword_masked(HWIO_MMSS_MDP_PPB_0_DITHER_MATRIX_ROW3_ADDR, HWIO_MMSS_MDP_PPB_0_DITHER_MATRIX_ROW3_RMSK)
#define HWIO_MMSS_MDP_PPB_0_DITHER_MATRIX_ROW3_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_PPB_0_DITHER_MATRIX_ROW3_ADDR, m)
#define HWIO_MMSS_MDP_PPB_0_DITHER_MATRIX_ROW3_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_PPB_0_DITHER_MATRIX_ROW3_ADDR,v)
#define HWIO_MMSS_MDP_PPB_0_DITHER_MATRIX_ROW3_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_PPB_0_DITHER_MATRIX_ROW3_ADDR,m,v,HWIO_MMSS_MDP_PPB_0_DITHER_MATRIX_ROW3_IN)
#define HWIO_MMSS_MDP_PPB_0_DITHER_MATRIX_ROW3_ENTRY_15_BMSK                             0xf000
#define HWIO_MMSS_MDP_PPB_0_DITHER_MATRIX_ROW3_ENTRY_15_SHFT                                0xc
#define HWIO_MMSS_MDP_PPB_0_DITHER_MATRIX_ROW3_ENTRY_14_BMSK                              0xf00
#define HWIO_MMSS_MDP_PPB_0_DITHER_MATRIX_ROW3_ENTRY_14_SHFT                                0x8
#define HWIO_MMSS_MDP_PPB_0_DITHER_MATRIX_ROW3_ENTRY_13_BMSK                               0xf0
#define HWIO_MMSS_MDP_PPB_0_DITHER_MATRIX_ROW3_ENTRY_13_SHFT                                0x4
#define HWIO_MMSS_MDP_PPB_0_DITHER_MATRIX_ROW3_ENTRY_12_BMSK                                0xf
#define HWIO_MMSS_MDP_PPB_0_DITHER_MATRIX_ROW3_ENTRY_12_SHFT                                0x0

#define HWIO_MMSS_MDP_PPB_0_DITHER_CLK_CTRL_ADDR                                     (MMSS_MDP_PPB_0_DITHER_REG_BASE      + 0x00000018)
#define HWIO_MMSS_MDP_PPB_0_DITHER_CLK_CTRL_RMSK                                            0xf
#define HWIO_MMSS_MDP_PPB_0_DITHER_CLK_CTRL_IN          \
        in_dword_masked(HWIO_MMSS_MDP_PPB_0_DITHER_CLK_CTRL_ADDR, HWIO_MMSS_MDP_PPB_0_DITHER_CLK_CTRL_RMSK)
#define HWIO_MMSS_MDP_PPB_0_DITHER_CLK_CTRL_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_PPB_0_DITHER_CLK_CTRL_ADDR, m)
#define HWIO_MMSS_MDP_PPB_0_DITHER_CLK_CTRL_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_PPB_0_DITHER_CLK_CTRL_ADDR,v)
#define HWIO_MMSS_MDP_PPB_0_DITHER_CLK_CTRL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_PPB_0_DITHER_CLK_CTRL_ADDR,m,v,HWIO_MMSS_MDP_PPB_0_DITHER_CLK_CTRL_IN)
#define HWIO_MMSS_MDP_PPB_0_DITHER_CLK_CTRL_DITHER_CLK_HYSTERISIS_CTRL_BMSK                 0xc
#define HWIO_MMSS_MDP_PPB_0_DITHER_CLK_CTRL_DITHER_CLK_HYSTERISIS_CTRL_SHFT                 0x2
#define HWIO_MMSS_MDP_PPB_0_DITHER_CLK_CTRL_DITHER_CLK_FORCE_OFF_BMSK                       0x2
#define HWIO_MMSS_MDP_PPB_0_DITHER_CLK_CTRL_DITHER_CLK_FORCE_OFF_SHFT                       0x1
#define HWIO_MMSS_MDP_PPB_0_DITHER_CLK_CTRL_DITHER_CLK_FORCE_ON_BMSK                        0x1
#define HWIO_MMSS_MDP_PPB_0_DITHER_CLK_CTRL_DITHER_CLK_FORCE_ON_SHFT                        0x0

#define HWIO_MMSS_MDP_PPB_0_DITHER_CLK_STATUS_ADDR                                   (MMSS_MDP_PPB_0_DITHER_REG_BASE      + 0x0000001c)
#define HWIO_MMSS_MDP_PPB_0_DITHER_CLK_STATUS_RMSK                                          0x1
#define HWIO_MMSS_MDP_PPB_0_DITHER_CLK_STATUS_IN          \
        in_dword_masked(HWIO_MMSS_MDP_PPB_0_DITHER_CLK_STATUS_ADDR, HWIO_MMSS_MDP_PPB_0_DITHER_CLK_STATUS_RMSK)
#define HWIO_MMSS_MDP_PPB_0_DITHER_CLK_STATUS_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_PPB_0_DITHER_CLK_STATUS_ADDR, m)
#define HWIO_MMSS_MDP_PPB_0_DITHER_CLK_STATUS_DITHER_CLK_ACTIVE_BMSK                        0x1
#define HWIO_MMSS_MDP_PPB_0_DITHER_CLK_STATUS_DITHER_CLK_ACTIVE_SHFT                        0x0

/*----------------------------------------------------------------------------
 * MODULE: MMSS_MDP_ENCR_NS_0
 *--------------------------------------------------------------------------*/

#define HWIO_MMSS_MDP_ENCR_NS_0_CRYPTO_VERSION_ADDR                    (MMSS_MDP_ENCR_NS_0_REG_BASE      + 0x00000000)
#define HWIO_MMSS_MDP_ENCR_NS_0_CRYPTO_VERSION_RMSK                    0xffffffff
#define HWIO_MMSS_MDP_ENCR_NS_0_CRYPTO_VERSION_IN          \
        in_dword_masked(HWIO_MMSS_MDP_ENCR_NS_0_CRYPTO_VERSION_ADDR, HWIO_MMSS_MDP_ENCR_NS_0_CRYPTO_VERSION_RMSK)
#define HWIO_MMSS_MDP_ENCR_NS_0_CRYPTO_VERSION_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_ENCR_NS_0_CRYPTO_VERSION_ADDR, m)
#define HWIO_MMSS_MDP_ENCR_NS_0_CRYPTO_VERSION_MAJ_VER_BMSK            0xff000000
#define HWIO_MMSS_MDP_ENCR_NS_0_CRYPTO_VERSION_MAJ_VER_SHFT                  0x18
#define HWIO_MMSS_MDP_ENCR_NS_0_CRYPTO_VERSION_MIN_VER_BMSK              0xff0000
#define HWIO_MMSS_MDP_ENCR_NS_0_CRYPTO_VERSION_MIN_VER_SHFT                  0x10
#define HWIO_MMSS_MDP_ENCR_NS_0_CRYPTO_VERSION_STEP_VER_BMSK               0xffff
#define HWIO_MMSS_MDP_ENCR_NS_0_CRYPTO_VERSION_STEP_VER_SHFT                  0x0

#define HWIO_MMSS_MDP_ENCR_NS_0_CRYPTO_SEG_SIZE_ADDR                   (MMSS_MDP_ENCR_NS_0_REG_BASE      + 0x00000004)
#define HWIO_MMSS_MDP_ENCR_NS_0_CRYPTO_SEG_SIZE_RMSK                   0xffffffff
#define HWIO_MMSS_MDP_ENCR_NS_0_CRYPTO_SEG_SIZE_IN          \
        in_dword_masked(HWIO_MMSS_MDP_ENCR_NS_0_CRYPTO_SEG_SIZE_ADDR, HWIO_MMSS_MDP_ENCR_NS_0_CRYPTO_SEG_SIZE_RMSK)
#define HWIO_MMSS_MDP_ENCR_NS_0_CRYPTO_SEG_SIZE_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_ENCR_NS_0_CRYPTO_SEG_SIZE_ADDR, m)
#define HWIO_MMSS_MDP_ENCR_NS_0_CRYPTO_SEG_SIZE_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_ENCR_NS_0_CRYPTO_SEG_SIZE_ADDR,v)
#define HWIO_MMSS_MDP_ENCR_NS_0_CRYPTO_SEG_SIZE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_ENCR_NS_0_CRYPTO_SEG_SIZE_ADDR,m,v,HWIO_MMSS_MDP_ENCR_NS_0_CRYPTO_SEG_SIZE_IN)
#define HWIO_MMSS_MDP_ENCR_NS_0_CRYPTO_SEG_SIZE_SEG_SIZE_BMSK          0xffffffff
#define HWIO_MMSS_MDP_ENCR_NS_0_CRYPTO_SEG_SIZE_SEG_SIZE_SHFT                 0x0

/*----------------------------------------------------------------------------
 * MODULE: MMSS_MDP_ENCR_S_0
 *--------------------------------------------------------------------------*/

#define HWIO_MMSS_MDP_ENCR_S_0_CRYPTO_CONFIG_ADDR                                  (MMSS_MDP_ENCR_S_0_REG_BASE      + 0x00000000)
#define HWIO_MMSS_MDP_ENCR_S_0_CRYPTO_CONFIG_RMSK                                         0x1
#define HWIO_MMSS_MDP_ENCR_S_0_CRYPTO_CONFIG_IN          \
        in_dword_masked(HWIO_MMSS_MDP_ENCR_S_0_CRYPTO_CONFIG_ADDR, HWIO_MMSS_MDP_ENCR_S_0_CRYPTO_CONFIG_RMSK)
#define HWIO_MMSS_MDP_ENCR_S_0_CRYPTO_CONFIG_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_ENCR_S_0_CRYPTO_CONFIG_ADDR, m)
#define HWIO_MMSS_MDP_ENCR_S_0_CRYPTO_CONFIG_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_ENCR_S_0_CRYPTO_CONFIG_ADDR,v)
#define HWIO_MMSS_MDP_ENCR_S_0_CRYPTO_CONFIG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_ENCR_S_0_CRYPTO_CONFIG_ADDR,m,v,HWIO_MMSS_MDP_ENCR_S_0_CRYPTO_CONFIG_IN)
#define HWIO_MMSS_MDP_ENCR_S_0_CRYPTO_CONFIG_FRAME_ENCR_EN_BMSK                           0x1
#define HWIO_MMSS_MDP_ENCR_S_0_CRYPTO_CONFIG_FRAME_ENCR_EN_SHFT                           0x0

#define HWIO_MMSS_MDP_ENCR_S_0_CRYPTO_ENCR_KEYn_ADDR(n)                            (MMSS_MDP_ENCR_S_0_REG_BASE      + 0x00000004 + 0x4 * (n))
#define HWIO_MMSS_MDP_ENCR_S_0_CRYPTO_ENCR_KEYn_RMSK                               0xffffffff
#define HWIO_MMSS_MDP_ENCR_S_0_CRYPTO_ENCR_KEYn_MAXn                                        3
#define HWIO_MMSS_MDP_ENCR_S_0_CRYPTO_ENCR_KEYn_OUTI(n,val)    \
        out_dword(HWIO_MMSS_MDP_ENCR_S_0_CRYPTO_ENCR_KEYn_ADDR(n),val)
#define HWIO_MMSS_MDP_ENCR_S_0_CRYPTO_ENCR_KEYn_CRYPTO_ENCR_KEY_BMSK               0xffffffff
#define HWIO_MMSS_MDP_ENCR_S_0_CRYPTO_ENCR_KEYn_CRYPTO_ENCR_KEY_SHFT                      0x0

#define HWIO_MMSS_MDP_ENCR_S_0_CRYPTO_ENCR_RIVn_ADDR(n)                            (MMSS_MDP_ENCR_S_0_REG_BASE      + 0x00000014 + 0x4 * (n))
#define HWIO_MMSS_MDP_ENCR_S_0_CRYPTO_ENCR_RIVn_RMSK                               0xffffffff
#define HWIO_MMSS_MDP_ENCR_S_0_CRYPTO_ENCR_RIVn_MAXn                                        1
#define HWIO_MMSS_MDP_ENCR_S_0_CRYPTO_ENCR_RIVn_OUTI(n,val)    \
        out_dword(HWIO_MMSS_MDP_ENCR_S_0_CRYPTO_ENCR_RIVn_ADDR(n),val)
#define HWIO_MMSS_MDP_ENCR_S_0_CRYPTO_ENCR_RIVn_CRYPTO_ENCR_RIV_BMSK               0xffffffff
#define HWIO_MMSS_MDP_ENCR_S_0_CRYPTO_ENCR_RIVn_CRYPTO_ENCR_RIV_SHFT                      0x0

#define HWIO_MMSS_MDP_ENCR_S_0_CRYPTO_ENCR_STRCTR_ADDR                             (MMSS_MDP_ENCR_S_0_REG_BASE      + 0x0000001c)
#define HWIO_MMSS_MDP_ENCR_S_0_CRYPTO_ENCR_STRCTR_RMSK                             0xffffffff
#define HWIO_MMSS_MDP_ENCR_S_0_CRYPTO_ENCR_STRCTR_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_ENCR_S_0_CRYPTO_ENCR_STRCTR_ADDR,v)
#define HWIO_MMSS_MDP_ENCR_S_0_CRYPTO_ENCR_STRCTR_CRYPTO_ENCR_STRCTR_BMSK          0xffffffff
#define HWIO_MMSS_MDP_ENCR_S_0_CRYPTO_ENCR_STRCTR_CRYPTO_ENCR_STRCTR_SHFT                 0x0

#define HWIO_MMSS_MDP_ENCR_S_0_CRYPTO_DEBUG_ENABLE_ADDR                            (MMSS_MDP_ENCR_S_0_REG_BASE      + 0x00000020)
#define HWIO_MMSS_MDP_ENCR_S_0_CRYPTO_DEBUG_ENABLE_RMSK                                   0x7
#define HWIO_MMSS_MDP_ENCR_S_0_CRYPTO_DEBUG_ENABLE_IN          \
        in_dword_masked(HWIO_MMSS_MDP_ENCR_S_0_CRYPTO_DEBUG_ENABLE_ADDR, HWIO_MMSS_MDP_ENCR_S_0_CRYPTO_DEBUG_ENABLE_RMSK)
#define HWIO_MMSS_MDP_ENCR_S_0_CRYPTO_DEBUG_ENABLE_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_ENCR_S_0_CRYPTO_DEBUG_ENABLE_ADDR, m)
#define HWIO_MMSS_MDP_ENCR_S_0_CRYPTO_DEBUG_ENABLE_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_ENCR_S_0_CRYPTO_DEBUG_ENABLE_ADDR,v)
#define HWIO_MMSS_MDP_ENCR_S_0_CRYPTO_DEBUG_ENABLE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_ENCR_S_0_CRYPTO_DEBUG_ENABLE_ADDR,m,v,HWIO_MMSS_MDP_ENCR_S_0_CRYPTO_DEBUG_ENABLE_IN)
#define HWIO_MMSS_MDP_ENCR_S_0_CRYPTO_DEBUG_ENABLE_DBG_EN_BMSK                            0x4
#define HWIO_MMSS_MDP_ENCR_S_0_CRYPTO_DEBUG_ENABLE_DBG_EN_SHFT                            0x2
#define HWIO_MMSS_MDP_ENCR_S_0_CRYPTO_DEBUG_ENABLE_DBG_SEL_BMSK                           0x3
#define HWIO_MMSS_MDP_ENCR_S_0_CRYPTO_DEBUG_ENABLE_DBG_SEL_SHFT                           0x0

#define HWIO_MMSS_MDP_ENCR_S_0_CRYPTO_DEBUG_ADDR                                   (MMSS_MDP_ENCR_S_0_REG_BASE      + 0x00000024)
#define HWIO_MMSS_MDP_ENCR_S_0_CRYPTO_DEBUG_RMSK                                   0xffffffff
#define HWIO_MMSS_MDP_ENCR_S_0_CRYPTO_DEBUG_IN          \
        in_dword_masked(HWIO_MMSS_MDP_ENCR_S_0_CRYPTO_DEBUG_ADDR, HWIO_MMSS_MDP_ENCR_S_0_CRYPTO_DEBUG_RMSK)
#define HWIO_MMSS_MDP_ENCR_S_0_CRYPTO_DEBUG_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_ENCR_S_0_CRYPTO_DEBUG_ADDR, m)
#define HWIO_MMSS_MDP_ENCR_S_0_CRYPTO_DEBUG_ENCR_AES_SEG_CNTR_BMSK                 0xffffffff
#define HWIO_MMSS_MDP_ENCR_S_0_CRYPTO_DEBUG_ENCR_AES_SEG_CNTR_SHFT                        0x0
#define HWIO_MMSS_MDP_ENCR_S_0_CRYPTO_DEBUG_DEBUG_DISABLED_BMSK                    0xffffffff
#define HWIO_MMSS_MDP_ENCR_S_0_CRYPTO_DEBUG_DEBUG_DISABLED_SHFT                           0x0
#define HWIO_MMSS_MDP_ENCR_S_0_CRYPTO_DEBUG_ENCR_EN_BMSK                                 0x10
#define HWIO_MMSS_MDP_ENCR_S_0_CRYPTO_DEBUG_ENCR_EN_SHFT                                  0x4
#define HWIO_MMSS_MDP_ENCR_S_0_CRYPTO_DEBUG_ENCR_AES_KEYSCH_STATE_BMSK                    0xc
#define HWIO_MMSS_MDP_ENCR_S_0_CRYPTO_DEBUG_ENCR_AES_KEYSCH_STATE_SHFT                    0x2
#define HWIO_MMSS_MDP_ENCR_S_0_CRYPTO_DEBUG_ENCR_AES_BLOCK_STATE_BMSK                     0x3
#define HWIO_MMSS_MDP_ENCR_S_0_CRYPTO_DEBUG_ENCR_AES_BLOCK_STATE_SHFT                     0x0

/*----------------------------------------------------------------------------
 * MODULE: MMSS_MDP_AADC_0
 *--------------------------------------------------------------------------*/

#define HWIO_MMSS_MDP_AADC_0_APICAL_CORE_BYPASS_ADDR                                             (MMSS_MDP_AADC_0_REG_BASE      + 0x00000000)
#define HWIO_MMSS_MDP_AADC_0_APICAL_CORE_BYPASS_RMSK                                               0xff0101
#define HWIO_MMSS_MDP_AADC_0_APICAL_CORE_BYPASS_IN          \
        in_dword_masked(HWIO_MMSS_MDP_AADC_0_APICAL_CORE_BYPASS_ADDR, HWIO_MMSS_MDP_AADC_0_APICAL_CORE_BYPASS_RMSK)
#define HWIO_MMSS_MDP_AADC_0_APICAL_CORE_BYPASS_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_AADC_0_APICAL_CORE_BYPASS_ADDR, m)
#define HWIO_MMSS_MDP_AADC_0_APICAL_CORE_BYPASS_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_AADC_0_APICAL_CORE_BYPASS_ADDR,v)
#define HWIO_MMSS_MDP_AADC_0_APICAL_CORE_BYPASS_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_AADC_0_APICAL_CORE_BYPASS_ADDR,m,v,HWIO_MMSS_MDP_AADC_0_APICAL_CORE_BYPASS_IN)
#define HWIO_MMSS_MDP_AADC_0_APICAL_CORE_BYPASS_APICAL_CORE_SW_RESET_EN_BMSK                          0x100
#define HWIO_MMSS_MDP_AADC_0_APICAL_CORE_BYPASS_APICAL_CORE_SW_RESET_EN_SHFT                            0x8
#define HWIO_MMSS_MDP_AADC_0_APICAL_CORE_BYPASS_APICAL_CORE_BYPASS_BMSK                                 0x1
#define HWIO_MMSS_MDP_AADC_0_APICAL_CORE_BYPASS_APICAL_CORE_BYPASS_SHFT                                 0x0

#define HWIO_MMSS_MDP_AADC_0_APICAL_CONTROL_REG0_ADDR                                            (MMSS_MDP_AADC_0_REG_BASE      + 0x00000004)
#define HWIO_MMSS_MDP_AADC_0_APICAL_CONTROL_REG0_RMSK                                                  0xff
#define HWIO_MMSS_MDP_AADC_0_APICAL_CONTROL_REG0_IN          \
        in_dword_masked(HWIO_MMSS_MDP_AADC_0_APICAL_CONTROL_REG0_ADDR, HWIO_MMSS_MDP_AADC_0_APICAL_CONTROL_REG0_RMSK)
#define HWIO_MMSS_MDP_AADC_0_APICAL_CONTROL_REG0_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_AADC_0_APICAL_CONTROL_REG0_ADDR, m)
#define HWIO_MMSS_MDP_AADC_0_APICAL_CONTROL_REG0_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_AADC_0_APICAL_CONTROL_REG0_ADDR,v)
#define HWIO_MMSS_MDP_AADC_0_APICAL_CONTROL_REG0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_AADC_0_APICAL_CONTROL_REG0_ADDR,m,v,HWIO_MMSS_MDP_AADC_0_APICAL_CONTROL_REG0_IN)
#define HWIO_MMSS_MDP_AADC_0_APICAL_CONTROL_REG0_DATA_FORMAT_BMSK                                       0x3
#define HWIO_MMSS_MDP_AADC_0_APICAL_CONTROL_REG0_DATA_FORMAT_SHFT                                       0x0

#define HWIO_MMSS_MDP_AADC_0_APICAL_CONTROL_REG1_ADDR                                            (MMSS_MDP_AADC_0_REG_BASE      + 0x00000008)
#define HWIO_MMSS_MDP_AADC_0_APICAL_CONTROL_REG1_RMSK                                                  0xff
#define HWIO_MMSS_MDP_AADC_0_APICAL_CONTROL_REG1_IN          \
        in_dword_masked(HWIO_MMSS_MDP_AADC_0_APICAL_CONTROL_REG1_ADDR, HWIO_MMSS_MDP_AADC_0_APICAL_CONTROL_REG1_RMSK)
#define HWIO_MMSS_MDP_AADC_0_APICAL_CONTROL_REG1_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_AADC_0_APICAL_CONTROL_REG1_ADDR, m)
#define HWIO_MMSS_MDP_AADC_0_APICAL_CONTROL_REG1_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_AADC_0_APICAL_CONTROL_REG1_ADDR,v)
#define HWIO_MMSS_MDP_AADC_0_APICAL_CONTROL_REG1_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_AADC_0_APICAL_CONTROL_REG1_ADDR,m,v,HWIO_MMSS_MDP_AADC_0_APICAL_CONTROL_REG1_IN)
#define HWIO_MMSS_MDP_AADC_0_APICAL_CONTROL_REG1_AUTO_SIZE_BMSK                                        0x80
#define HWIO_MMSS_MDP_AADC_0_APICAL_CONTROL_REG1_AUTO_SIZE_SHFT                                         0x7

#define HWIO_MMSS_MDP_AADC_0_APICAL_FRAME_SIZE_ADDR                                              (MMSS_MDP_AADC_0_REG_BASE      + 0x0000000c)
#define HWIO_MMSS_MDP_AADC_0_APICAL_FRAME_SIZE_RMSK                                              0xffffffff
#define HWIO_MMSS_MDP_AADC_0_APICAL_FRAME_SIZE_IN          \
        in_dword_masked(HWIO_MMSS_MDP_AADC_0_APICAL_FRAME_SIZE_ADDR, HWIO_MMSS_MDP_AADC_0_APICAL_FRAME_SIZE_RMSK)
#define HWIO_MMSS_MDP_AADC_0_APICAL_FRAME_SIZE_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_AADC_0_APICAL_FRAME_SIZE_ADDR, m)
#define HWIO_MMSS_MDP_AADC_0_APICAL_FRAME_SIZE_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_AADC_0_APICAL_FRAME_SIZE_ADDR,v)
#define HWIO_MMSS_MDP_AADC_0_APICAL_FRAME_SIZE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_AADC_0_APICAL_FRAME_SIZE_ADDR,m,v,HWIO_MMSS_MDP_AADC_0_APICAL_FRAME_SIZE_IN)
#define HWIO_MMSS_MDP_AADC_0_APICAL_FRAME_SIZE_FRAME_WIDTH_BMSK                                  0xffff0000
#define HWIO_MMSS_MDP_AADC_0_APICAL_FRAME_SIZE_FRAME_WIDTH_SHFT                                        0x10
#define HWIO_MMSS_MDP_AADC_0_APICAL_FRAME_SIZE_FRAME_HEIGHT_BMSK                                     0xffff
#define HWIO_MMSS_MDP_AADC_0_APICAL_FRAME_SIZE_FRAME_HEIGHT_SHFT                                        0x0

#define HWIO_MMSS_MDP_AADC_0_APICAL_IRIDIX_CONTROL_0_ADDR                                        (MMSS_MDP_AADC_0_REG_BASE      + 0x00000010)
#define HWIO_MMSS_MDP_AADC_0_APICAL_IRIDIX_CONTROL_0_RMSK                                              0xff
#define HWIO_MMSS_MDP_AADC_0_APICAL_IRIDIX_CONTROL_0_IN          \
        in_dword_masked(HWIO_MMSS_MDP_AADC_0_APICAL_IRIDIX_CONTROL_0_ADDR, HWIO_MMSS_MDP_AADC_0_APICAL_IRIDIX_CONTROL_0_RMSK)
#define HWIO_MMSS_MDP_AADC_0_APICAL_IRIDIX_CONTROL_0_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_AADC_0_APICAL_IRIDIX_CONTROL_0_ADDR, m)
#define HWIO_MMSS_MDP_AADC_0_APICAL_IRIDIX_CONTROL_0_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_AADC_0_APICAL_IRIDIX_CONTROL_0_ADDR,v)
#define HWIO_MMSS_MDP_AADC_0_APICAL_IRIDIX_CONTROL_0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_AADC_0_APICAL_IRIDIX_CONTROL_0_ADDR,m,v,HWIO_MMSS_MDP_AADC_0_APICAL_IRIDIX_CONTROL_0_IN)
#define HWIO_MMSS_MDP_AADC_0_APICAL_IRIDIX_CONTROL_0_IRIDIX_COLOR_CORRECTION_BMSK                      0x10
#define HWIO_MMSS_MDP_AADC_0_APICAL_IRIDIX_CONTROL_0_IRIDIX_COLOR_CORRECTION_SHFT                       0x4
#define HWIO_MMSS_MDP_AADC_0_APICAL_IRIDIX_CONTROL_0_IRIDIX_LOCAL_CONTRAST_2D_BMSK                      0x8
#define HWIO_MMSS_MDP_AADC_0_APICAL_IRIDIX_CONTROL_0_IRIDIX_LOCAL_CONTRAST_2D_SHFT                      0x3
#define HWIO_MMSS_MDP_AADC_0_APICAL_IRIDIX_CONTROL_0_IRIDIX_LOCAL_CONTRAST_BMSK                         0x6
#define HWIO_MMSS_MDP_AADC_0_APICAL_IRIDIX_CONTROL_0_IRIDIX_LOCAL_CONTRAST_SHFT                         0x1
#define HWIO_MMSS_MDP_AADC_0_APICAL_IRIDIX_CONTROL_0_IRIDIX_ENABLE_BMSK                                 0x1
#define HWIO_MMSS_MDP_AADC_0_APICAL_IRIDIX_CONTROL_0_IRIDIX_ENABLE_SHFT                                 0x0

#define HWIO_MMSS_MDP_AADC_0_APICAL_IRIDIX_CONTROL_1_ADDR                                        (MMSS_MDP_AADC_0_REG_BASE      + 0x00000014)
#define HWIO_MMSS_MDP_AADC_0_APICAL_IRIDIX_CONTROL_1_RMSK                                            0xff00
#define HWIO_MMSS_MDP_AADC_0_APICAL_IRIDIX_CONTROL_1_IN          \
        in_dword_masked(HWIO_MMSS_MDP_AADC_0_APICAL_IRIDIX_CONTROL_1_ADDR, HWIO_MMSS_MDP_AADC_0_APICAL_IRIDIX_CONTROL_1_RMSK)
#define HWIO_MMSS_MDP_AADC_0_APICAL_IRIDIX_CONTROL_1_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_AADC_0_APICAL_IRIDIX_CONTROL_1_ADDR, m)
#define HWIO_MMSS_MDP_AADC_0_APICAL_IRIDIX_CONTROL_1_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_AADC_0_APICAL_IRIDIX_CONTROL_1_ADDR,v)
#define HWIO_MMSS_MDP_AADC_0_APICAL_IRIDIX_CONTROL_1_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_AADC_0_APICAL_IRIDIX_CONTROL_1_ADDR,m,v,HWIO_MMSS_MDP_AADC_0_APICAL_IRIDIX_CONTROL_1_IN)
#define HWIO_MMSS_MDP_AADC_0_APICAL_IRIDIX_CONTROL_1_IRIDIX_CONTROL_1_BMSK                           0xff00
#define HWIO_MMSS_MDP_AADC_0_APICAL_IRIDIX_CONTROL_1_IRIDIX_CONTROL_1_SHFT                              0x8

#define HWIO_MMSS_MDP_AADC_0_APICAL_STRENGTH_MANUAL_ADDR                                         (MMSS_MDP_AADC_0_REG_BASE      + 0x00000018)
#define HWIO_MMSS_MDP_AADC_0_APICAL_STRENGTH_MANUAL_RMSK                                               0xff
#define HWIO_MMSS_MDP_AADC_0_APICAL_STRENGTH_MANUAL_IN          \
        in_dword_masked(HWIO_MMSS_MDP_AADC_0_APICAL_STRENGTH_MANUAL_ADDR, HWIO_MMSS_MDP_AADC_0_APICAL_STRENGTH_MANUAL_RMSK)
#define HWIO_MMSS_MDP_AADC_0_APICAL_STRENGTH_MANUAL_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_AADC_0_APICAL_STRENGTH_MANUAL_ADDR, m)
#define HWIO_MMSS_MDP_AADC_0_APICAL_STRENGTH_MANUAL_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_AADC_0_APICAL_STRENGTH_MANUAL_ADDR,v)
#define HWIO_MMSS_MDP_AADC_0_APICAL_STRENGTH_MANUAL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_AADC_0_APICAL_STRENGTH_MANUAL_ADDR,m,v,HWIO_MMSS_MDP_AADC_0_APICAL_STRENGTH_MANUAL_IN)
#define HWIO_MMSS_MDP_AADC_0_APICAL_STRENGTH_MANUAL_STRENGTH_MANUAL_BMSK                               0xff
#define HWIO_MMSS_MDP_AADC_0_APICAL_STRENGTH_MANUAL_STRENGTH_MANUAL_SHFT                                0x0

#define HWIO_MMSS_MDP_AADC_0_APICAL_VARIANCE_ADDR                                                (MMSS_MDP_AADC_0_REG_BASE      + 0x0000001c)
#define HWIO_MMSS_MDP_AADC_0_APICAL_VARIANCE_RMSK                                                      0xff
#define HWIO_MMSS_MDP_AADC_0_APICAL_VARIANCE_IN          \
        in_dword_masked(HWIO_MMSS_MDP_AADC_0_APICAL_VARIANCE_ADDR, HWIO_MMSS_MDP_AADC_0_APICAL_VARIANCE_RMSK)
#define HWIO_MMSS_MDP_AADC_0_APICAL_VARIANCE_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_AADC_0_APICAL_VARIANCE_ADDR, m)
#define HWIO_MMSS_MDP_AADC_0_APICAL_VARIANCE_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_AADC_0_APICAL_VARIANCE_ADDR,v)
#define HWIO_MMSS_MDP_AADC_0_APICAL_VARIANCE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_AADC_0_APICAL_VARIANCE_ADDR,m,v,HWIO_MMSS_MDP_AADC_0_APICAL_VARIANCE_IN)
#define HWIO_MMSS_MDP_AADC_0_APICAL_VARIANCE_VARIANCE_INTENSITY_BMSK                                   0xf0
#define HWIO_MMSS_MDP_AADC_0_APICAL_VARIANCE_VARIANCE_INTENSITY_SHFT                                    0x4
#define HWIO_MMSS_MDP_AADC_0_APICAL_VARIANCE_VARIANCE_SPACE_BMSK                                        0xf
#define HWIO_MMSS_MDP_AADC_0_APICAL_VARIANCE_VARIANCE_SPACE_SHFT                                        0x0

#define HWIO_MMSS_MDP_AADC_0_APICAL_IRIDIX_DITHER_ADDR                                           (MMSS_MDP_AADC_0_REG_BASE      + 0x00000020)
#define HWIO_MMSS_MDP_AADC_0_APICAL_IRIDIX_DITHER_RMSK                                                 0xff
#define HWIO_MMSS_MDP_AADC_0_APICAL_IRIDIX_DITHER_IN          \
        in_dword_masked(HWIO_MMSS_MDP_AADC_0_APICAL_IRIDIX_DITHER_ADDR, HWIO_MMSS_MDP_AADC_0_APICAL_IRIDIX_DITHER_RMSK)
#define HWIO_MMSS_MDP_AADC_0_APICAL_IRIDIX_DITHER_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_AADC_0_APICAL_IRIDIX_DITHER_ADDR, m)
#define HWIO_MMSS_MDP_AADC_0_APICAL_IRIDIX_DITHER_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_AADC_0_APICAL_IRIDIX_DITHER_ADDR,v)
#define HWIO_MMSS_MDP_AADC_0_APICAL_IRIDIX_DITHER_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_AADC_0_APICAL_IRIDIX_DITHER_ADDR,m,v,HWIO_MMSS_MDP_AADC_0_APICAL_IRIDIX_DITHER_IN)
#define HWIO_MMSS_MDP_AADC_0_APICAL_IRIDIX_DITHER_DITHER_BMSK                                           0x7
#define HWIO_MMSS_MDP_AADC_0_APICAL_IRIDIX_DITHER_DITHER_SHFT                                           0x0

#define HWIO_MMSS_MDP_AADC_0_APICAL_DITEHR_CONTROL_ADDR                                          (MMSS_MDP_AADC_0_REG_BASE      + 0x00000024)
#define HWIO_MMSS_MDP_AADC_0_APICAL_DITEHR_CONTROL_RMSK                                                0xff
#define HWIO_MMSS_MDP_AADC_0_APICAL_DITEHR_CONTROL_IN          \
        in_dword_masked(HWIO_MMSS_MDP_AADC_0_APICAL_DITEHR_CONTROL_ADDR, HWIO_MMSS_MDP_AADC_0_APICAL_DITEHR_CONTROL_RMSK)
#define HWIO_MMSS_MDP_AADC_0_APICAL_DITEHR_CONTROL_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_AADC_0_APICAL_DITEHR_CONTROL_ADDR, m)
#define HWIO_MMSS_MDP_AADC_0_APICAL_DITEHR_CONTROL_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_AADC_0_APICAL_DITEHR_CONTROL_ADDR,v)
#define HWIO_MMSS_MDP_AADC_0_APICAL_DITEHR_CONTROL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_AADC_0_APICAL_DITEHR_CONTROL_ADDR,m,v,HWIO_MMSS_MDP_AADC_0_APICAL_DITEHR_CONTROL_IN)
#define HWIO_MMSS_MDP_AADC_0_APICAL_DITEHR_CONTROL_DITHER_AMOUNT_BMSK                                   0xc
#define HWIO_MMSS_MDP_AADC_0_APICAL_DITEHR_CONTROL_DITHER_AMOUNT_SHFT                                   0x2
#define HWIO_MMSS_MDP_AADC_0_APICAL_DITEHR_CONTROL_DITHER_SHIFT_MODE_BMSK                               0x2
#define HWIO_MMSS_MDP_AADC_0_APICAL_DITEHR_CONTROL_DITHER_SHIFT_MODE_SHFT                               0x1
#define HWIO_MMSS_MDP_AADC_0_APICAL_DITEHR_CONTROL_DITHER_ENABLE_DITHER_BMSK                            0x1
#define HWIO_MMSS_MDP_AADC_0_APICAL_DITEHR_CONTROL_DITHER_ENABLE_DITHER_SHFT                            0x0

#define HWIO_MMSS_MDP_AADC_0_APICAL_LIMIT_AMPL_ADDR                                              (MMSS_MDP_AADC_0_REG_BASE      + 0x00000028)
#define HWIO_MMSS_MDP_AADC_0_APICAL_LIMIT_AMPL_RMSK                                                    0xff
#define HWIO_MMSS_MDP_AADC_0_APICAL_LIMIT_AMPL_IN          \
        in_dword_masked(HWIO_MMSS_MDP_AADC_0_APICAL_LIMIT_AMPL_ADDR, HWIO_MMSS_MDP_AADC_0_APICAL_LIMIT_AMPL_RMSK)
#define HWIO_MMSS_MDP_AADC_0_APICAL_LIMIT_AMPL_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_AADC_0_APICAL_LIMIT_AMPL_ADDR, m)
#define HWIO_MMSS_MDP_AADC_0_APICAL_LIMIT_AMPL_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_AADC_0_APICAL_LIMIT_AMPL_ADDR,v)
#define HWIO_MMSS_MDP_AADC_0_APICAL_LIMIT_AMPL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_AADC_0_APICAL_LIMIT_AMPL_ADDR,m,v,HWIO_MMSS_MDP_AADC_0_APICAL_LIMIT_AMPL_IN)
#define HWIO_MMSS_MDP_AADC_0_APICAL_LIMIT_AMPL_BRIGHT_AMP_LIMIT_BMSK                                   0xf0
#define HWIO_MMSS_MDP_AADC_0_APICAL_LIMIT_AMPL_BRIGHT_AMP_LIMIT_SHFT                                    0x4
#define HWIO_MMSS_MDP_AADC_0_APICAL_LIMIT_AMPL_DARK_AMP_LIMIT_BMSK                                      0xf
#define HWIO_MMSS_MDP_AADC_0_APICAL_LIMIT_AMPL_DARK_AMP_LIMIT_SHFT                                      0x0

#define HWIO_MMSS_MDP_AADC_0_APICAL_SLOPE_ADDR                                                   (MMSS_MDP_AADC_0_REG_BASE      + 0x0000002c)
#define HWIO_MMSS_MDP_AADC_0_APICAL_SLOPE_RMSK                                                       0xffff
#define HWIO_MMSS_MDP_AADC_0_APICAL_SLOPE_IN          \
        in_dword_masked(HWIO_MMSS_MDP_AADC_0_APICAL_SLOPE_ADDR, HWIO_MMSS_MDP_AADC_0_APICAL_SLOPE_RMSK)
#define HWIO_MMSS_MDP_AADC_0_APICAL_SLOPE_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_AADC_0_APICAL_SLOPE_ADDR, m)
#define HWIO_MMSS_MDP_AADC_0_APICAL_SLOPE_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_AADC_0_APICAL_SLOPE_ADDR,v)
#define HWIO_MMSS_MDP_AADC_0_APICAL_SLOPE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_AADC_0_APICAL_SLOPE_ADDR,m,v,HWIO_MMSS_MDP_AADC_0_APICAL_SLOPE_IN)
#define HWIO_MMSS_MDP_AADC_0_APICAL_SLOPE_SLOPE_MAX_BMSK                                             0xff00
#define HWIO_MMSS_MDP_AADC_0_APICAL_SLOPE_SLOPE_MAX_SHFT                                                0x8
#define HWIO_MMSS_MDP_AADC_0_APICAL_SLOPE_SLOPE_MIN_BMSK                                               0xff
#define HWIO_MMSS_MDP_AADC_0_APICAL_SLOPE_SLOPE_MIN_SHFT                                                0x0

#define HWIO_MMSS_MDP_AADC_0_APICAL_BW_LEVEL_ADDR                                                (MMSS_MDP_AADC_0_REG_BASE      + 0x00000030)
#define HWIO_MMSS_MDP_AADC_0_APICAL_BW_LEVEL_RMSK                                                 0x3ff03ff
#define HWIO_MMSS_MDP_AADC_0_APICAL_BW_LEVEL_IN          \
        in_dword_masked(HWIO_MMSS_MDP_AADC_0_APICAL_BW_LEVEL_ADDR, HWIO_MMSS_MDP_AADC_0_APICAL_BW_LEVEL_RMSK)
#define HWIO_MMSS_MDP_AADC_0_APICAL_BW_LEVEL_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_AADC_0_APICAL_BW_LEVEL_ADDR, m)
#define HWIO_MMSS_MDP_AADC_0_APICAL_BW_LEVEL_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_AADC_0_APICAL_BW_LEVEL_ADDR,v)
#define HWIO_MMSS_MDP_AADC_0_APICAL_BW_LEVEL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_AADC_0_APICAL_BW_LEVEL_ADDR,m,v,HWIO_MMSS_MDP_AADC_0_APICAL_BW_LEVEL_IN)
#define HWIO_MMSS_MDP_AADC_0_APICAL_BW_LEVEL_WHITE_LEVEL_BMSK                                     0x3ff0000
#define HWIO_MMSS_MDP_AADC_0_APICAL_BW_LEVEL_WHITE_LEVEL_SHFT                                          0x10
#define HWIO_MMSS_MDP_AADC_0_APICAL_BW_LEVEL_BLACK_LEVEL_BMSK                                         0x3ff
#define HWIO_MMSS_MDP_AADC_0_APICAL_BW_LEVEL_BLACK_LEVEL_SHFT                                           0x0

#define HWIO_MMSS_MDP_AADC_0_APICAL_LOGO_POS_ADDR                                                (MMSS_MDP_AADC_0_REG_BASE      + 0x00000034)
#define HWIO_MMSS_MDP_AADC_0_APICAL_LOGO_POS_RMSK                                                    0xffff
#define HWIO_MMSS_MDP_AADC_0_APICAL_LOGO_POS_IN          \
        in_dword_masked(HWIO_MMSS_MDP_AADC_0_APICAL_LOGO_POS_ADDR, HWIO_MMSS_MDP_AADC_0_APICAL_LOGO_POS_RMSK)
#define HWIO_MMSS_MDP_AADC_0_APICAL_LOGO_POS_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_AADC_0_APICAL_LOGO_POS_ADDR, m)
#define HWIO_MMSS_MDP_AADC_0_APICAL_LOGO_POS_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_AADC_0_APICAL_LOGO_POS_ADDR,v)
#define HWIO_MMSS_MDP_AADC_0_APICAL_LOGO_POS_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_AADC_0_APICAL_LOGO_POS_ADDR,m,v,HWIO_MMSS_MDP_AADC_0_APICAL_LOGO_POS_IN)
#define HWIO_MMSS_MDP_AADC_0_APICAL_LOGO_POS_LOGO_LEFT_BMSK                                          0xff00
#define HWIO_MMSS_MDP_AADC_0_APICAL_LOGO_POS_LOGO_LEFT_SHFT                                             0x8
#define HWIO_MMSS_MDP_AADC_0_APICAL_LOGO_POS_LOGO_TOP_BMSK                                             0xff
#define HWIO_MMSS_MDP_AADC_0_APICAL_LOGO_POS_LOGO_TOP_SHFT                                              0x0

#define HWIO_MMSS_MDP_AADC_0_APICAL_LUT_FI1_0_ADDR                                               (MMSS_MDP_AADC_0_REG_BASE      + 0x00000038)
#define HWIO_MMSS_MDP_AADC_0_APICAL_LUT_FI1_0_RMSK                                               0xffffffff
#define HWIO_MMSS_MDP_AADC_0_APICAL_LUT_FI1_0_IN          \
        in_dword_masked(HWIO_MMSS_MDP_AADC_0_APICAL_LUT_FI1_0_ADDR, HWIO_MMSS_MDP_AADC_0_APICAL_LUT_FI1_0_RMSK)
#define HWIO_MMSS_MDP_AADC_0_APICAL_LUT_FI1_0_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_AADC_0_APICAL_LUT_FI1_0_ADDR, m)
#define HWIO_MMSS_MDP_AADC_0_APICAL_LUT_FI1_0_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_AADC_0_APICAL_LUT_FI1_0_ADDR,v)
#define HWIO_MMSS_MDP_AADC_0_APICAL_LUT_FI1_0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_AADC_0_APICAL_LUT_FI1_0_ADDR,m,v,HWIO_MMSS_MDP_AADC_0_APICAL_LUT_FI1_0_IN)
#define HWIO_MMSS_MDP_AADC_0_APICAL_LUT_FI1_0_LUT_FI1_BMSK                                       0xffff0000
#define HWIO_MMSS_MDP_AADC_0_APICAL_LUT_FI1_0_LUT_FI1_SHFT                                             0x10
#define HWIO_MMSS_MDP_AADC_0_APICAL_LUT_FI1_0_LUT_FI0_BMSK                                           0xffff
#define HWIO_MMSS_MDP_AADC_0_APICAL_LUT_FI1_0_LUT_FI0_SHFT                                              0x0

#define HWIO_MMSS_MDP_AADC_0_APICAL_LUT_FI3_2_ADDR                                               (MMSS_MDP_AADC_0_REG_BASE      + 0x0000003c)
#define HWIO_MMSS_MDP_AADC_0_APICAL_LUT_FI3_2_RMSK                                               0xffffffff
#define HWIO_MMSS_MDP_AADC_0_APICAL_LUT_FI3_2_IN          \
        in_dword_masked(HWIO_MMSS_MDP_AADC_0_APICAL_LUT_FI3_2_ADDR, HWIO_MMSS_MDP_AADC_0_APICAL_LUT_FI3_2_RMSK)
#define HWIO_MMSS_MDP_AADC_0_APICAL_LUT_FI3_2_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_AADC_0_APICAL_LUT_FI3_2_ADDR, m)
#define HWIO_MMSS_MDP_AADC_0_APICAL_LUT_FI3_2_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_AADC_0_APICAL_LUT_FI3_2_ADDR,v)
#define HWIO_MMSS_MDP_AADC_0_APICAL_LUT_FI3_2_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_AADC_0_APICAL_LUT_FI3_2_ADDR,m,v,HWIO_MMSS_MDP_AADC_0_APICAL_LUT_FI3_2_IN)
#define HWIO_MMSS_MDP_AADC_0_APICAL_LUT_FI3_2_LUT_FI3_BMSK                                       0xffff0000
#define HWIO_MMSS_MDP_AADC_0_APICAL_LUT_FI3_2_LUT_FI3_SHFT                                             0x10
#define HWIO_MMSS_MDP_AADC_0_APICAL_LUT_FI3_2_LUT_FI2_BMSK                                           0xffff
#define HWIO_MMSS_MDP_AADC_0_APICAL_LUT_FI3_2_LUT_FI2_SHFT                                              0x0

#define HWIO_MMSS_MDP_AADC_0_APICAL_LUT_FI5_4_ADDR                                               (MMSS_MDP_AADC_0_REG_BASE      + 0x00000040)
#define HWIO_MMSS_MDP_AADC_0_APICAL_LUT_FI5_4_RMSK                                               0xffffffff
#define HWIO_MMSS_MDP_AADC_0_APICAL_LUT_FI5_4_IN          \
        in_dword_masked(HWIO_MMSS_MDP_AADC_0_APICAL_LUT_FI5_4_ADDR, HWIO_MMSS_MDP_AADC_0_APICAL_LUT_FI5_4_RMSK)
#define HWIO_MMSS_MDP_AADC_0_APICAL_LUT_FI5_4_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_AADC_0_APICAL_LUT_FI5_4_ADDR, m)
#define HWIO_MMSS_MDP_AADC_0_APICAL_LUT_FI5_4_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_AADC_0_APICAL_LUT_FI5_4_ADDR,v)
#define HWIO_MMSS_MDP_AADC_0_APICAL_LUT_FI5_4_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_AADC_0_APICAL_LUT_FI5_4_ADDR,m,v,HWIO_MMSS_MDP_AADC_0_APICAL_LUT_FI5_4_IN)
#define HWIO_MMSS_MDP_AADC_0_APICAL_LUT_FI5_4_LUT_FI5_BMSK                                       0xffff0000
#define HWIO_MMSS_MDP_AADC_0_APICAL_LUT_FI5_4_LUT_FI5_SHFT                                             0x10
#define HWIO_MMSS_MDP_AADC_0_APICAL_LUT_FI5_4_LUT_FI4_BMSK                                           0xffff
#define HWIO_MMSS_MDP_AADC_0_APICAL_LUT_FI5_4_LUT_FI4_SHFT                                              0x0

#define HWIO_MMSS_MDP_AADC_0_APICAL_LUT_FI7_6_ADDR                                               (MMSS_MDP_AADC_0_REG_BASE      + 0x00000044)
#define HWIO_MMSS_MDP_AADC_0_APICAL_LUT_FI7_6_RMSK                                               0xffffffff
#define HWIO_MMSS_MDP_AADC_0_APICAL_LUT_FI7_6_IN          \
        in_dword_masked(HWIO_MMSS_MDP_AADC_0_APICAL_LUT_FI7_6_ADDR, HWIO_MMSS_MDP_AADC_0_APICAL_LUT_FI7_6_RMSK)
#define HWIO_MMSS_MDP_AADC_0_APICAL_LUT_FI7_6_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_AADC_0_APICAL_LUT_FI7_6_ADDR, m)
#define HWIO_MMSS_MDP_AADC_0_APICAL_LUT_FI7_6_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_AADC_0_APICAL_LUT_FI7_6_ADDR,v)
#define HWIO_MMSS_MDP_AADC_0_APICAL_LUT_FI7_6_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_AADC_0_APICAL_LUT_FI7_6_ADDR,m,v,HWIO_MMSS_MDP_AADC_0_APICAL_LUT_FI7_6_IN)
#define HWIO_MMSS_MDP_AADC_0_APICAL_LUT_FI7_6_LUT_FI7_BMSK                                       0xffff0000
#define HWIO_MMSS_MDP_AADC_0_APICAL_LUT_FI7_6_LUT_FI7_SHFT                                             0x10
#define HWIO_MMSS_MDP_AADC_0_APICAL_LUT_FI7_6_LUT_FI6_BMSK                                           0xffff
#define HWIO_MMSS_MDP_AADC_0_APICAL_LUT_FI7_6_LUT_FI6_SHFT                                              0x0

#define HWIO_MMSS_MDP_AADC_0_APICAL_LUT_FI9_8_ADDR                                               (MMSS_MDP_AADC_0_REG_BASE      + 0x00000048)
#define HWIO_MMSS_MDP_AADC_0_APICAL_LUT_FI9_8_RMSK                                               0xffffffff
#define HWIO_MMSS_MDP_AADC_0_APICAL_LUT_FI9_8_IN          \
        in_dword_masked(HWIO_MMSS_MDP_AADC_0_APICAL_LUT_FI9_8_ADDR, HWIO_MMSS_MDP_AADC_0_APICAL_LUT_FI9_8_RMSK)
#define HWIO_MMSS_MDP_AADC_0_APICAL_LUT_FI9_8_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_AADC_0_APICAL_LUT_FI9_8_ADDR, m)
#define HWIO_MMSS_MDP_AADC_0_APICAL_LUT_FI9_8_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_AADC_0_APICAL_LUT_FI9_8_ADDR,v)
#define HWIO_MMSS_MDP_AADC_0_APICAL_LUT_FI9_8_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_AADC_0_APICAL_LUT_FI9_8_ADDR,m,v,HWIO_MMSS_MDP_AADC_0_APICAL_LUT_FI9_8_IN)
#define HWIO_MMSS_MDP_AADC_0_APICAL_LUT_FI9_8_LUT_FI9_BMSK                                       0xffff0000
#define HWIO_MMSS_MDP_AADC_0_APICAL_LUT_FI9_8_LUT_FI9_SHFT                                             0x10
#define HWIO_MMSS_MDP_AADC_0_APICAL_LUT_FI9_8_LUT_FI8_BMSK                                           0xffff
#define HWIO_MMSS_MDP_AADC_0_APICAL_LUT_FI9_8_LUT_FI8_SHFT                                              0x0

#define HWIO_MMSS_MDP_AADC_0_APICAL_LUT_FI11_10_ADDR                                             (MMSS_MDP_AADC_0_REG_BASE      + 0x0000004c)
#define HWIO_MMSS_MDP_AADC_0_APICAL_LUT_FI11_10_RMSK                                             0xffffffff
#define HWIO_MMSS_MDP_AADC_0_APICAL_LUT_FI11_10_IN          \
        in_dword_masked(HWIO_MMSS_MDP_AADC_0_APICAL_LUT_FI11_10_ADDR, HWIO_MMSS_MDP_AADC_0_APICAL_LUT_FI11_10_RMSK)
#define HWIO_MMSS_MDP_AADC_0_APICAL_LUT_FI11_10_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_AADC_0_APICAL_LUT_FI11_10_ADDR, m)
#define HWIO_MMSS_MDP_AADC_0_APICAL_LUT_FI11_10_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_AADC_0_APICAL_LUT_FI11_10_ADDR,v)
#define HWIO_MMSS_MDP_AADC_0_APICAL_LUT_FI11_10_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_AADC_0_APICAL_LUT_FI11_10_ADDR,m,v,HWIO_MMSS_MDP_AADC_0_APICAL_LUT_FI11_10_IN)
#define HWIO_MMSS_MDP_AADC_0_APICAL_LUT_FI11_10_LUT_FI11_BMSK                                    0xffff0000
#define HWIO_MMSS_MDP_AADC_0_APICAL_LUT_FI11_10_LUT_FI11_SHFT                                          0x10
#define HWIO_MMSS_MDP_AADC_0_APICAL_LUT_FI11_10_LUT_FI10_BMSK                                        0xffff
#define HWIO_MMSS_MDP_AADC_0_APICAL_LUT_FI11_10_LUT_FI10_SHFT                                           0x0

#define HWIO_MMSS_MDP_AADC_0_APICAL_LUT_FI13_12_ADDR                                             (MMSS_MDP_AADC_0_REG_BASE      + 0x00000050)
#define HWIO_MMSS_MDP_AADC_0_APICAL_LUT_FI13_12_RMSK                                             0xffffffff
#define HWIO_MMSS_MDP_AADC_0_APICAL_LUT_FI13_12_IN          \
        in_dword_masked(HWIO_MMSS_MDP_AADC_0_APICAL_LUT_FI13_12_ADDR, HWIO_MMSS_MDP_AADC_0_APICAL_LUT_FI13_12_RMSK)
#define HWIO_MMSS_MDP_AADC_0_APICAL_LUT_FI13_12_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_AADC_0_APICAL_LUT_FI13_12_ADDR, m)
#define HWIO_MMSS_MDP_AADC_0_APICAL_LUT_FI13_12_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_AADC_0_APICAL_LUT_FI13_12_ADDR,v)
#define HWIO_MMSS_MDP_AADC_0_APICAL_LUT_FI13_12_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_AADC_0_APICAL_LUT_FI13_12_ADDR,m,v,HWIO_MMSS_MDP_AADC_0_APICAL_LUT_FI13_12_IN)
#define HWIO_MMSS_MDP_AADC_0_APICAL_LUT_FI13_12_LUT_FI13_BMSK                                    0xffff0000
#define HWIO_MMSS_MDP_AADC_0_APICAL_LUT_FI13_12_LUT_FI13_SHFT                                          0x10
#define HWIO_MMSS_MDP_AADC_0_APICAL_LUT_FI13_12_LUT_FI12_BMSK                                        0xffff
#define HWIO_MMSS_MDP_AADC_0_APICAL_LUT_FI13_12_LUT_FI12_SHFT                                           0x0

#define HWIO_MMSS_MDP_AADC_0_APICAL_LUT_FI15_14_ADDR                                             (MMSS_MDP_AADC_0_REG_BASE      + 0x00000054)
#define HWIO_MMSS_MDP_AADC_0_APICAL_LUT_FI15_14_RMSK                                             0xffffffff
#define HWIO_MMSS_MDP_AADC_0_APICAL_LUT_FI15_14_IN          \
        in_dword_masked(HWIO_MMSS_MDP_AADC_0_APICAL_LUT_FI15_14_ADDR, HWIO_MMSS_MDP_AADC_0_APICAL_LUT_FI15_14_RMSK)
#define HWIO_MMSS_MDP_AADC_0_APICAL_LUT_FI15_14_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_AADC_0_APICAL_LUT_FI15_14_ADDR, m)
#define HWIO_MMSS_MDP_AADC_0_APICAL_LUT_FI15_14_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_AADC_0_APICAL_LUT_FI15_14_ADDR,v)
#define HWIO_MMSS_MDP_AADC_0_APICAL_LUT_FI15_14_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_AADC_0_APICAL_LUT_FI15_14_ADDR,m,v,HWIO_MMSS_MDP_AADC_0_APICAL_LUT_FI15_14_IN)
#define HWIO_MMSS_MDP_AADC_0_APICAL_LUT_FI15_14_LUT_FI15_BMSK                                    0xffff0000
#define HWIO_MMSS_MDP_AADC_0_APICAL_LUT_FI15_14_LUT_FI15_SHFT                                          0x10
#define HWIO_MMSS_MDP_AADC_0_APICAL_LUT_FI15_14_LUT_FI14_BMSK                                        0xffff
#define HWIO_MMSS_MDP_AADC_0_APICAL_LUT_FI15_14_LUT_FI14_SHFT                                           0x0

#define HWIO_MMSS_MDP_AADC_0_APICAL_LUT_FI17_16_ADDR                                             (MMSS_MDP_AADC_0_REG_BASE      + 0x00000058)
#define HWIO_MMSS_MDP_AADC_0_APICAL_LUT_FI17_16_RMSK                                             0xffffffff
#define HWIO_MMSS_MDP_AADC_0_APICAL_LUT_FI17_16_IN          \
        in_dword_masked(HWIO_MMSS_MDP_AADC_0_APICAL_LUT_FI17_16_ADDR, HWIO_MMSS_MDP_AADC_0_APICAL_LUT_FI17_16_RMSK)
#define HWIO_MMSS_MDP_AADC_0_APICAL_LUT_FI17_16_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_AADC_0_APICAL_LUT_FI17_16_ADDR, m)
#define HWIO_MMSS_MDP_AADC_0_APICAL_LUT_FI17_16_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_AADC_0_APICAL_LUT_FI17_16_ADDR,v)
#define HWIO_MMSS_MDP_AADC_0_APICAL_LUT_FI17_16_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_AADC_0_APICAL_LUT_FI17_16_ADDR,m,v,HWIO_MMSS_MDP_AADC_0_APICAL_LUT_FI17_16_IN)
#define HWIO_MMSS_MDP_AADC_0_APICAL_LUT_FI17_16_LUT_FI17_BMSK                                    0xffff0000
#define HWIO_MMSS_MDP_AADC_0_APICAL_LUT_FI17_16_LUT_FI17_SHFT                                          0x10
#define HWIO_MMSS_MDP_AADC_0_APICAL_LUT_FI17_16_LUT_FI16_BMSK                                        0xffff
#define HWIO_MMSS_MDP_AADC_0_APICAL_LUT_FI17_16_LUT_FI16_SHFT                                           0x0

#define HWIO_MMSS_MDP_AADC_0_APICAL_LUT_FI19_18_ADDR                                             (MMSS_MDP_AADC_0_REG_BASE      + 0x0000005c)
#define HWIO_MMSS_MDP_AADC_0_APICAL_LUT_FI19_18_RMSK                                             0xffffffff
#define HWIO_MMSS_MDP_AADC_0_APICAL_LUT_FI19_18_IN          \
        in_dword_masked(HWIO_MMSS_MDP_AADC_0_APICAL_LUT_FI19_18_ADDR, HWIO_MMSS_MDP_AADC_0_APICAL_LUT_FI19_18_RMSK)
#define HWIO_MMSS_MDP_AADC_0_APICAL_LUT_FI19_18_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_AADC_0_APICAL_LUT_FI19_18_ADDR, m)
#define HWIO_MMSS_MDP_AADC_0_APICAL_LUT_FI19_18_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_AADC_0_APICAL_LUT_FI19_18_ADDR,v)
#define HWIO_MMSS_MDP_AADC_0_APICAL_LUT_FI19_18_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_AADC_0_APICAL_LUT_FI19_18_ADDR,m,v,HWIO_MMSS_MDP_AADC_0_APICAL_LUT_FI19_18_IN)
#define HWIO_MMSS_MDP_AADC_0_APICAL_LUT_FI19_18_LUT_FI19_BMSK                                    0xffff0000
#define HWIO_MMSS_MDP_AADC_0_APICAL_LUT_FI19_18_LUT_FI19_SHFT                                          0x10
#define HWIO_MMSS_MDP_AADC_0_APICAL_LUT_FI19_18_LUT_FI18_BMSK                                        0xffff
#define HWIO_MMSS_MDP_AADC_0_APICAL_LUT_FI19_18_LUT_FI18_SHFT                                           0x0

#define HWIO_MMSS_MDP_AADC_0_APICAL_LUT_FI21_20_ADDR                                             (MMSS_MDP_AADC_0_REG_BASE      + 0x00000060)
#define HWIO_MMSS_MDP_AADC_0_APICAL_LUT_FI21_20_RMSK                                             0xffffffff
#define HWIO_MMSS_MDP_AADC_0_APICAL_LUT_FI21_20_IN          \
        in_dword_masked(HWIO_MMSS_MDP_AADC_0_APICAL_LUT_FI21_20_ADDR, HWIO_MMSS_MDP_AADC_0_APICAL_LUT_FI21_20_RMSK)
#define HWIO_MMSS_MDP_AADC_0_APICAL_LUT_FI21_20_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_AADC_0_APICAL_LUT_FI21_20_ADDR, m)
#define HWIO_MMSS_MDP_AADC_0_APICAL_LUT_FI21_20_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_AADC_0_APICAL_LUT_FI21_20_ADDR,v)
#define HWIO_MMSS_MDP_AADC_0_APICAL_LUT_FI21_20_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_AADC_0_APICAL_LUT_FI21_20_ADDR,m,v,HWIO_MMSS_MDP_AADC_0_APICAL_LUT_FI21_20_IN)
#define HWIO_MMSS_MDP_AADC_0_APICAL_LUT_FI21_20_LUT_FI21_BMSK                                    0xffff0000
#define HWIO_MMSS_MDP_AADC_0_APICAL_LUT_FI21_20_LUT_FI21_SHFT                                          0x10
#define HWIO_MMSS_MDP_AADC_0_APICAL_LUT_FI21_20_LUT_FI20_BMSK                                        0xffff
#define HWIO_MMSS_MDP_AADC_0_APICAL_LUT_FI21_20_LUT_FI20_SHFT                                           0x0

#define HWIO_MMSS_MDP_AADC_0_APICAL_LUT_FI23_22_ADDR                                             (MMSS_MDP_AADC_0_REG_BASE      + 0x00000064)
#define HWIO_MMSS_MDP_AADC_0_APICAL_LUT_FI23_22_RMSK                                             0xffffffff
#define HWIO_MMSS_MDP_AADC_0_APICAL_LUT_FI23_22_IN          \
        in_dword_masked(HWIO_MMSS_MDP_AADC_0_APICAL_LUT_FI23_22_ADDR, HWIO_MMSS_MDP_AADC_0_APICAL_LUT_FI23_22_RMSK)
#define HWIO_MMSS_MDP_AADC_0_APICAL_LUT_FI23_22_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_AADC_0_APICAL_LUT_FI23_22_ADDR, m)
#define HWIO_MMSS_MDP_AADC_0_APICAL_LUT_FI23_22_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_AADC_0_APICAL_LUT_FI23_22_ADDR,v)
#define HWIO_MMSS_MDP_AADC_0_APICAL_LUT_FI23_22_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_AADC_0_APICAL_LUT_FI23_22_ADDR,m,v,HWIO_MMSS_MDP_AADC_0_APICAL_LUT_FI23_22_IN)
#define HWIO_MMSS_MDP_AADC_0_APICAL_LUT_FI23_22_LUT_FI23_BMSK                                    0xffff0000
#define HWIO_MMSS_MDP_AADC_0_APICAL_LUT_FI23_22_LUT_FI23_SHFT                                          0x10
#define HWIO_MMSS_MDP_AADC_0_APICAL_LUT_FI23_22_LUT_FI22_BMSK                                        0xffff
#define HWIO_MMSS_MDP_AADC_0_APICAL_LUT_FI23_22_LUT_FI22_SHFT                                           0x0

#define HWIO_MMSS_MDP_AADC_0_APICAL_LUT_FI25_24_ADDR                                             (MMSS_MDP_AADC_0_REG_BASE      + 0x00000068)
#define HWIO_MMSS_MDP_AADC_0_APICAL_LUT_FI25_24_RMSK                                             0xffffffff
#define HWIO_MMSS_MDP_AADC_0_APICAL_LUT_FI25_24_IN          \
        in_dword_masked(HWIO_MMSS_MDP_AADC_0_APICAL_LUT_FI25_24_ADDR, HWIO_MMSS_MDP_AADC_0_APICAL_LUT_FI25_24_RMSK)
#define HWIO_MMSS_MDP_AADC_0_APICAL_LUT_FI25_24_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_AADC_0_APICAL_LUT_FI25_24_ADDR, m)
#define HWIO_MMSS_MDP_AADC_0_APICAL_LUT_FI25_24_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_AADC_0_APICAL_LUT_FI25_24_ADDR,v)
#define HWIO_MMSS_MDP_AADC_0_APICAL_LUT_FI25_24_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_AADC_0_APICAL_LUT_FI25_24_ADDR,m,v,HWIO_MMSS_MDP_AADC_0_APICAL_LUT_FI25_24_IN)
#define HWIO_MMSS_MDP_AADC_0_APICAL_LUT_FI25_24_LUT_FI25_BMSK                                    0xffff0000
#define HWIO_MMSS_MDP_AADC_0_APICAL_LUT_FI25_24_LUT_FI25_SHFT                                          0x10
#define HWIO_MMSS_MDP_AADC_0_APICAL_LUT_FI25_24_LUT_FI24_BMSK                                        0xffff
#define HWIO_MMSS_MDP_AADC_0_APICAL_LUT_FI25_24_LUT_FI24_SHFT                                           0x0

#define HWIO_MMSS_MDP_AADC_0_APICAL_LUT_FI27_26_ADDR                                             (MMSS_MDP_AADC_0_REG_BASE      + 0x0000006c)
#define HWIO_MMSS_MDP_AADC_0_APICAL_LUT_FI27_26_RMSK                                             0xffffffff
#define HWIO_MMSS_MDP_AADC_0_APICAL_LUT_FI27_26_IN          \
        in_dword_masked(HWIO_MMSS_MDP_AADC_0_APICAL_LUT_FI27_26_ADDR, HWIO_MMSS_MDP_AADC_0_APICAL_LUT_FI27_26_RMSK)
#define HWIO_MMSS_MDP_AADC_0_APICAL_LUT_FI27_26_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_AADC_0_APICAL_LUT_FI27_26_ADDR, m)
#define HWIO_MMSS_MDP_AADC_0_APICAL_LUT_FI27_26_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_AADC_0_APICAL_LUT_FI27_26_ADDR,v)
#define HWIO_MMSS_MDP_AADC_0_APICAL_LUT_FI27_26_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_AADC_0_APICAL_LUT_FI27_26_ADDR,m,v,HWIO_MMSS_MDP_AADC_0_APICAL_LUT_FI27_26_IN)
#define HWIO_MMSS_MDP_AADC_0_APICAL_LUT_FI27_26_LUT_FI27_BMSK                                    0xffff0000
#define HWIO_MMSS_MDP_AADC_0_APICAL_LUT_FI27_26_LUT_FI27_SHFT                                          0x10
#define HWIO_MMSS_MDP_AADC_0_APICAL_LUT_FI27_26_LUT_FI26_BMSK                                        0xffff
#define HWIO_MMSS_MDP_AADC_0_APICAL_LUT_FI27_26_LUT_FI26_SHFT                                           0x0

#define HWIO_MMSS_MDP_AADC_0_APICAL_LUT_FI29_28_ADDR                                             (MMSS_MDP_AADC_0_REG_BASE      + 0x00000070)
#define HWIO_MMSS_MDP_AADC_0_APICAL_LUT_FI29_28_RMSK                                             0xffffffff
#define HWIO_MMSS_MDP_AADC_0_APICAL_LUT_FI29_28_IN          \
        in_dword_masked(HWIO_MMSS_MDP_AADC_0_APICAL_LUT_FI29_28_ADDR, HWIO_MMSS_MDP_AADC_0_APICAL_LUT_FI29_28_RMSK)
#define HWIO_MMSS_MDP_AADC_0_APICAL_LUT_FI29_28_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_AADC_0_APICAL_LUT_FI29_28_ADDR, m)
#define HWIO_MMSS_MDP_AADC_0_APICAL_LUT_FI29_28_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_AADC_0_APICAL_LUT_FI29_28_ADDR,v)
#define HWIO_MMSS_MDP_AADC_0_APICAL_LUT_FI29_28_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_AADC_0_APICAL_LUT_FI29_28_ADDR,m,v,HWIO_MMSS_MDP_AADC_0_APICAL_LUT_FI29_28_IN)
#define HWIO_MMSS_MDP_AADC_0_APICAL_LUT_FI29_28_LUT_FI29_BMSK                                    0xffff0000
#define HWIO_MMSS_MDP_AADC_0_APICAL_LUT_FI29_28_LUT_FI29_SHFT                                          0x10
#define HWIO_MMSS_MDP_AADC_0_APICAL_LUT_FI29_28_LUT_FI28_BMSK                                        0xffff
#define HWIO_MMSS_MDP_AADC_0_APICAL_LUT_FI29_28_LUT_FI28_SHFT                                           0x0

#define HWIO_MMSS_MDP_AADC_0_APICAL_LUT_FI31_30_ADDR                                             (MMSS_MDP_AADC_0_REG_BASE      + 0x00000074)
#define HWIO_MMSS_MDP_AADC_0_APICAL_LUT_FI31_30_RMSK                                             0xffffffff
#define HWIO_MMSS_MDP_AADC_0_APICAL_LUT_FI31_30_IN          \
        in_dword_masked(HWIO_MMSS_MDP_AADC_0_APICAL_LUT_FI31_30_ADDR, HWIO_MMSS_MDP_AADC_0_APICAL_LUT_FI31_30_RMSK)
#define HWIO_MMSS_MDP_AADC_0_APICAL_LUT_FI31_30_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_AADC_0_APICAL_LUT_FI31_30_ADDR, m)
#define HWIO_MMSS_MDP_AADC_0_APICAL_LUT_FI31_30_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_AADC_0_APICAL_LUT_FI31_30_ADDR,v)
#define HWIO_MMSS_MDP_AADC_0_APICAL_LUT_FI31_30_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_AADC_0_APICAL_LUT_FI31_30_ADDR,m,v,HWIO_MMSS_MDP_AADC_0_APICAL_LUT_FI31_30_IN)
#define HWIO_MMSS_MDP_AADC_0_APICAL_LUT_FI31_30_LUT_FI31_BMSK                                    0xffff0000
#define HWIO_MMSS_MDP_AADC_0_APICAL_LUT_FI31_30_LUT_FI31_SHFT                                          0x10
#define HWIO_MMSS_MDP_AADC_0_APICAL_LUT_FI31_30_LUT_FI30_BMSK                                        0xffff
#define HWIO_MMSS_MDP_AADC_0_APICAL_LUT_FI31_30_LUT_FI30_SHFT                                           0x0

#define HWIO_MMSS_MDP_AADC_0_APICAL_LUT_FI32_ADDR                                                (MMSS_MDP_AADC_0_REG_BASE      + 0x00000078)
#define HWIO_MMSS_MDP_AADC_0_APICAL_LUT_FI32_RMSK                                                0xffff0000
#define HWIO_MMSS_MDP_AADC_0_APICAL_LUT_FI32_IN          \
        in_dword_masked(HWIO_MMSS_MDP_AADC_0_APICAL_LUT_FI32_ADDR, HWIO_MMSS_MDP_AADC_0_APICAL_LUT_FI32_RMSK)
#define HWIO_MMSS_MDP_AADC_0_APICAL_LUT_FI32_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_AADC_0_APICAL_LUT_FI32_ADDR, m)
#define HWIO_MMSS_MDP_AADC_0_APICAL_LUT_FI32_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_AADC_0_APICAL_LUT_FI32_ADDR,v)
#define HWIO_MMSS_MDP_AADC_0_APICAL_LUT_FI32_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_AADC_0_APICAL_LUT_FI32_ADDR,m,v,HWIO_MMSS_MDP_AADC_0_APICAL_LUT_FI32_IN)
#define HWIO_MMSS_MDP_AADC_0_APICAL_LUT_FI32_LUT_FI32_BMSK                                       0xffff0000
#define HWIO_MMSS_MDP_AADC_0_APICAL_LUT_FI32_LUT_FI32_SHFT                                             0x10

#define HWIO_MMSS_MDP_AADC_0_APICAL_LUT_CC1_0_ADDR                                               (MMSS_MDP_AADC_0_REG_BASE      + 0x0000007c)
#define HWIO_MMSS_MDP_AADC_0_APICAL_LUT_CC1_0_RMSK                                                0xfff0fff
#define HWIO_MMSS_MDP_AADC_0_APICAL_LUT_CC1_0_IN          \
        in_dword_masked(HWIO_MMSS_MDP_AADC_0_APICAL_LUT_CC1_0_ADDR, HWIO_MMSS_MDP_AADC_0_APICAL_LUT_CC1_0_RMSK)
#define HWIO_MMSS_MDP_AADC_0_APICAL_LUT_CC1_0_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_AADC_0_APICAL_LUT_CC1_0_ADDR, m)
#define HWIO_MMSS_MDP_AADC_0_APICAL_LUT_CC1_0_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_AADC_0_APICAL_LUT_CC1_0_ADDR,v)
#define HWIO_MMSS_MDP_AADC_0_APICAL_LUT_CC1_0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_AADC_0_APICAL_LUT_CC1_0_ADDR,m,v,HWIO_MMSS_MDP_AADC_0_APICAL_LUT_CC1_0_IN)
#define HWIO_MMSS_MDP_AADC_0_APICAL_LUT_CC1_0_LUT_CC1_BMSK                                        0xfff0000
#define HWIO_MMSS_MDP_AADC_0_APICAL_LUT_CC1_0_LUT_CC1_SHFT                                             0x10
#define HWIO_MMSS_MDP_AADC_0_APICAL_LUT_CC1_0_LUT_CC0_BMSK                                            0xfff
#define HWIO_MMSS_MDP_AADC_0_APICAL_LUT_CC1_0_LUT_CC0_SHFT                                              0x0

#define HWIO_MMSS_MDP_AADC_0_APICAL_LUT_CC3_2_ADDR                                               (MMSS_MDP_AADC_0_REG_BASE      + 0x00000080)
#define HWIO_MMSS_MDP_AADC_0_APICAL_LUT_CC3_2_RMSK                                                0xfff0fff
#define HWIO_MMSS_MDP_AADC_0_APICAL_LUT_CC3_2_IN          \
        in_dword_masked(HWIO_MMSS_MDP_AADC_0_APICAL_LUT_CC3_2_ADDR, HWIO_MMSS_MDP_AADC_0_APICAL_LUT_CC3_2_RMSK)
#define HWIO_MMSS_MDP_AADC_0_APICAL_LUT_CC3_2_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_AADC_0_APICAL_LUT_CC3_2_ADDR, m)
#define HWIO_MMSS_MDP_AADC_0_APICAL_LUT_CC3_2_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_AADC_0_APICAL_LUT_CC3_2_ADDR,v)
#define HWIO_MMSS_MDP_AADC_0_APICAL_LUT_CC3_2_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_AADC_0_APICAL_LUT_CC3_2_ADDR,m,v,HWIO_MMSS_MDP_AADC_0_APICAL_LUT_CC3_2_IN)
#define HWIO_MMSS_MDP_AADC_0_APICAL_LUT_CC3_2_LUT_CC3_BMSK                                        0xfff0000
#define HWIO_MMSS_MDP_AADC_0_APICAL_LUT_CC3_2_LUT_CC3_SHFT                                             0x10
#define HWIO_MMSS_MDP_AADC_0_APICAL_LUT_CC3_2_LUT_CC2_BMSK                                            0xfff
#define HWIO_MMSS_MDP_AADC_0_APICAL_LUT_CC3_2_LUT_CC2_SHFT                                              0x0

#define HWIO_MMSS_MDP_AADC_0_APICAL_LUT_CC5_4_ADDR                                               (MMSS_MDP_AADC_0_REG_BASE      + 0x00000084)
#define HWIO_MMSS_MDP_AADC_0_APICAL_LUT_CC5_4_RMSK                                                0xfff0fff
#define HWIO_MMSS_MDP_AADC_0_APICAL_LUT_CC5_4_IN          \
        in_dword_masked(HWIO_MMSS_MDP_AADC_0_APICAL_LUT_CC5_4_ADDR, HWIO_MMSS_MDP_AADC_0_APICAL_LUT_CC5_4_RMSK)
#define HWIO_MMSS_MDP_AADC_0_APICAL_LUT_CC5_4_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_AADC_0_APICAL_LUT_CC5_4_ADDR, m)
#define HWIO_MMSS_MDP_AADC_0_APICAL_LUT_CC5_4_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_AADC_0_APICAL_LUT_CC5_4_ADDR,v)
#define HWIO_MMSS_MDP_AADC_0_APICAL_LUT_CC5_4_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_AADC_0_APICAL_LUT_CC5_4_ADDR,m,v,HWIO_MMSS_MDP_AADC_0_APICAL_LUT_CC5_4_IN)
#define HWIO_MMSS_MDP_AADC_0_APICAL_LUT_CC5_4_LUT_CC5_BMSK                                        0xfff0000
#define HWIO_MMSS_MDP_AADC_0_APICAL_LUT_CC5_4_LUT_CC5_SHFT                                             0x10
#define HWIO_MMSS_MDP_AADC_0_APICAL_LUT_CC5_4_LUT_CC4_BMSK                                            0xfff
#define HWIO_MMSS_MDP_AADC_0_APICAL_LUT_CC5_4_LUT_CC4_SHFT                                              0x0

#define HWIO_MMSS_MDP_AADC_0_APICAL_LUT_CC7_6_ADDR                                               (MMSS_MDP_AADC_0_REG_BASE      + 0x00000088)
#define HWIO_MMSS_MDP_AADC_0_APICAL_LUT_CC7_6_RMSK                                                0xfff0fff
#define HWIO_MMSS_MDP_AADC_0_APICAL_LUT_CC7_6_IN          \
        in_dword_masked(HWIO_MMSS_MDP_AADC_0_APICAL_LUT_CC7_6_ADDR, HWIO_MMSS_MDP_AADC_0_APICAL_LUT_CC7_6_RMSK)
#define HWIO_MMSS_MDP_AADC_0_APICAL_LUT_CC7_6_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_AADC_0_APICAL_LUT_CC7_6_ADDR, m)
#define HWIO_MMSS_MDP_AADC_0_APICAL_LUT_CC7_6_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_AADC_0_APICAL_LUT_CC7_6_ADDR,v)
#define HWIO_MMSS_MDP_AADC_0_APICAL_LUT_CC7_6_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_AADC_0_APICAL_LUT_CC7_6_ADDR,m,v,HWIO_MMSS_MDP_AADC_0_APICAL_LUT_CC7_6_IN)
#define HWIO_MMSS_MDP_AADC_0_APICAL_LUT_CC7_6_LUT_CC7_BMSK                                        0xfff0000
#define HWIO_MMSS_MDP_AADC_0_APICAL_LUT_CC7_6_LUT_CC7_SHFT                                             0x10
#define HWIO_MMSS_MDP_AADC_0_APICAL_LUT_CC7_6_LUT_CC6_BMSK                                            0xfff
#define HWIO_MMSS_MDP_AADC_0_APICAL_LUT_CC7_6_LUT_CC6_SHFT                                              0x0

#define HWIO_MMSS_MDP_AADC_0_APICAL_LUT_CC9_8_ADDR                                               (MMSS_MDP_AADC_0_REG_BASE      + 0x0000008c)
#define HWIO_MMSS_MDP_AADC_0_APICAL_LUT_CC9_8_RMSK                                                0xfff0fff
#define HWIO_MMSS_MDP_AADC_0_APICAL_LUT_CC9_8_IN          \
        in_dword_masked(HWIO_MMSS_MDP_AADC_0_APICAL_LUT_CC9_8_ADDR, HWIO_MMSS_MDP_AADC_0_APICAL_LUT_CC9_8_RMSK)
#define HWIO_MMSS_MDP_AADC_0_APICAL_LUT_CC9_8_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_AADC_0_APICAL_LUT_CC9_8_ADDR, m)
#define HWIO_MMSS_MDP_AADC_0_APICAL_LUT_CC9_8_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_AADC_0_APICAL_LUT_CC9_8_ADDR,v)
#define HWIO_MMSS_MDP_AADC_0_APICAL_LUT_CC9_8_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_AADC_0_APICAL_LUT_CC9_8_ADDR,m,v,HWIO_MMSS_MDP_AADC_0_APICAL_LUT_CC9_8_IN)
#define HWIO_MMSS_MDP_AADC_0_APICAL_LUT_CC9_8_LUT_CC9_BMSK                                        0xfff0000
#define HWIO_MMSS_MDP_AADC_0_APICAL_LUT_CC9_8_LUT_CC9_SHFT                                             0x10
#define HWIO_MMSS_MDP_AADC_0_APICAL_LUT_CC9_8_LUT_CC8_BMSK                                            0xfff
#define HWIO_MMSS_MDP_AADC_0_APICAL_LUT_CC9_8_LUT_CC8_SHFT                                              0x0

#define HWIO_MMSS_MDP_AADC_0_APICAL_LUT_CC11_10_ADDR                                             (MMSS_MDP_AADC_0_REG_BASE      + 0x00000090)
#define HWIO_MMSS_MDP_AADC_0_APICAL_LUT_CC11_10_RMSK                                              0xfff0fff
#define HWIO_MMSS_MDP_AADC_0_APICAL_LUT_CC11_10_IN          \
        in_dword_masked(HWIO_MMSS_MDP_AADC_0_APICAL_LUT_CC11_10_ADDR, HWIO_MMSS_MDP_AADC_0_APICAL_LUT_CC11_10_RMSK)
#define HWIO_MMSS_MDP_AADC_0_APICAL_LUT_CC11_10_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_AADC_0_APICAL_LUT_CC11_10_ADDR, m)
#define HWIO_MMSS_MDP_AADC_0_APICAL_LUT_CC11_10_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_AADC_0_APICAL_LUT_CC11_10_ADDR,v)
#define HWIO_MMSS_MDP_AADC_0_APICAL_LUT_CC11_10_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_AADC_0_APICAL_LUT_CC11_10_ADDR,m,v,HWIO_MMSS_MDP_AADC_0_APICAL_LUT_CC11_10_IN)
#define HWIO_MMSS_MDP_AADC_0_APICAL_LUT_CC11_10_LUT_CC11_BMSK                                     0xfff0000
#define HWIO_MMSS_MDP_AADC_0_APICAL_LUT_CC11_10_LUT_CC11_SHFT                                          0x10
#define HWIO_MMSS_MDP_AADC_0_APICAL_LUT_CC11_10_LUT_CC10_BMSK                                         0xfff
#define HWIO_MMSS_MDP_AADC_0_APICAL_LUT_CC11_10_LUT_CC10_SHFT                                           0x0

#define HWIO_MMSS_MDP_AADC_0_APICAL_LUT_CC13_12_ADDR                                             (MMSS_MDP_AADC_0_REG_BASE      + 0x00000094)
#define HWIO_MMSS_MDP_AADC_0_APICAL_LUT_CC13_12_RMSK                                              0xfff0fff
#define HWIO_MMSS_MDP_AADC_0_APICAL_LUT_CC13_12_IN          \
        in_dword_masked(HWIO_MMSS_MDP_AADC_0_APICAL_LUT_CC13_12_ADDR, HWIO_MMSS_MDP_AADC_0_APICAL_LUT_CC13_12_RMSK)
#define HWIO_MMSS_MDP_AADC_0_APICAL_LUT_CC13_12_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_AADC_0_APICAL_LUT_CC13_12_ADDR, m)
#define HWIO_MMSS_MDP_AADC_0_APICAL_LUT_CC13_12_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_AADC_0_APICAL_LUT_CC13_12_ADDR,v)
#define HWIO_MMSS_MDP_AADC_0_APICAL_LUT_CC13_12_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_AADC_0_APICAL_LUT_CC13_12_ADDR,m,v,HWIO_MMSS_MDP_AADC_0_APICAL_LUT_CC13_12_IN)
#define HWIO_MMSS_MDP_AADC_0_APICAL_LUT_CC13_12_LUT_CC13_BMSK                                     0xfff0000
#define HWIO_MMSS_MDP_AADC_0_APICAL_LUT_CC13_12_LUT_CC13_SHFT                                          0x10
#define HWIO_MMSS_MDP_AADC_0_APICAL_LUT_CC13_12_LUT_CC12_BMSK                                         0xfff
#define HWIO_MMSS_MDP_AADC_0_APICAL_LUT_CC13_12_LUT_CC12_SHFT                                           0x0

#define HWIO_MMSS_MDP_AADC_0_APICAL_LUT_CC15_14_ADDR                                             (MMSS_MDP_AADC_0_REG_BASE      + 0x00000098)
#define HWIO_MMSS_MDP_AADC_0_APICAL_LUT_CC15_14_RMSK                                              0xfff0fff
#define HWIO_MMSS_MDP_AADC_0_APICAL_LUT_CC15_14_IN          \
        in_dword_masked(HWIO_MMSS_MDP_AADC_0_APICAL_LUT_CC15_14_ADDR, HWIO_MMSS_MDP_AADC_0_APICAL_LUT_CC15_14_RMSK)
#define HWIO_MMSS_MDP_AADC_0_APICAL_LUT_CC15_14_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_AADC_0_APICAL_LUT_CC15_14_ADDR, m)
#define HWIO_MMSS_MDP_AADC_0_APICAL_LUT_CC15_14_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_AADC_0_APICAL_LUT_CC15_14_ADDR,v)
#define HWIO_MMSS_MDP_AADC_0_APICAL_LUT_CC15_14_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_AADC_0_APICAL_LUT_CC15_14_ADDR,m,v,HWIO_MMSS_MDP_AADC_0_APICAL_LUT_CC15_14_IN)
#define HWIO_MMSS_MDP_AADC_0_APICAL_LUT_CC15_14_LUT_CC15_BMSK                                     0xfff0000
#define HWIO_MMSS_MDP_AADC_0_APICAL_LUT_CC15_14_LUT_CC15_SHFT                                          0x10
#define HWIO_MMSS_MDP_AADC_0_APICAL_LUT_CC15_14_LUT_CC14_BMSK                                         0xfff
#define HWIO_MMSS_MDP_AADC_0_APICAL_LUT_CC15_14_LUT_CC14_SHFT                                           0x0

#define HWIO_MMSS_MDP_AADC_0_APICAL_LUT_CC17_16_ADDR                                             (MMSS_MDP_AADC_0_REG_BASE      + 0x0000009c)
#define HWIO_MMSS_MDP_AADC_0_APICAL_LUT_CC17_16_RMSK                                              0xfff0fff
#define HWIO_MMSS_MDP_AADC_0_APICAL_LUT_CC17_16_IN          \
        in_dword_masked(HWIO_MMSS_MDP_AADC_0_APICAL_LUT_CC17_16_ADDR, HWIO_MMSS_MDP_AADC_0_APICAL_LUT_CC17_16_RMSK)
#define HWIO_MMSS_MDP_AADC_0_APICAL_LUT_CC17_16_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_AADC_0_APICAL_LUT_CC17_16_ADDR, m)
#define HWIO_MMSS_MDP_AADC_0_APICAL_LUT_CC17_16_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_AADC_0_APICAL_LUT_CC17_16_ADDR,v)
#define HWIO_MMSS_MDP_AADC_0_APICAL_LUT_CC17_16_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_AADC_0_APICAL_LUT_CC17_16_ADDR,m,v,HWIO_MMSS_MDP_AADC_0_APICAL_LUT_CC17_16_IN)
#define HWIO_MMSS_MDP_AADC_0_APICAL_LUT_CC17_16_LUT_CC17_BMSK                                     0xfff0000
#define HWIO_MMSS_MDP_AADC_0_APICAL_LUT_CC17_16_LUT_CC17_SHFT                                          0x10
#define HWIO_MMSS_MDP_AADC_0_APICAL_LUT_CC17_16_LUT_CC16_BMSK                                         0xfff
#define HWIO_MMSS_MDP_AADC_0_APICAL_LUT_CC17_16_LUT_CC16_SHFT                                           0x0

#define HWIO_MMSS_MDP_AADC_0_APICAL_LUT_CC19_18_ADDR                                             (MMSS_MDP_AADC_0_REG_BASE      + 0x000000a0)
#define HWIO_MMSS_MDP_AADC_0_APICAL_LUT_CC19_18_RMSK                                              0xfff0fff
#define HWIO_MMSS_MDP_AADC_0_APICAL_LUT_CC19_18_IN          \
        in_dword_masked(HWIO_MMSS_MDP_AADC_0_APICAL_LUT_CC19_18_ADDR, HWIO_MMSS_MDP_AADC_0_APICAL_LUT_CC19_18_RMSK)
#define HWIO_MMSS_MDP_AADC_0_APICAL_LUT_CC19_18_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_AADC_0_APICAL_LUT_CC19_18_ADDR, m)
#define HWIO_MMSS_MDP_AADC_0_APICAL_LUT_CC19_18_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_AADC_0_APICAL_LUT_CC19_18_ADDR,v)
#define HWIO_MMSS_MDP_AADC_0_APICAL_LUT_CC19_18_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_AADC_0_APICAL_LUT_CC19_18_ADDR,m,v,HWIO_MMSS_MDP_AADC_0_APICAL_LUT_CC19_18_IN)
#define HWIO_MMSS_MDP_AADC_0_APICAL_LUT_CC19_18_LUT_CC19_BMSK                                     0xfff0000
#define HWIO_MMSS_MDP_AADC_0_APICAL_LUT_CC19_18_LUT_CC19_SHFT                                          0x10
#define HWIO_MMSS_MDP_AADC_0_APICAL_LUT_CC19_18_LUT_CC18_BMSK                                         0xfff
#define HWIO_MMSS_MDP_AADC_0_APICAL_LUT_CC19_18_LUT_CC18_SHFT                                           0x0

#define HWIO_MMSS_MDP_AADC_0_APICAL_LUT_CC21_20_ADDR                                             (MMSS_MDP_AADC_0_REG_BASE      + 0x000000a4)
#define HWIO_MMSS_MDP_AADC_0_APICAL_LUT_CC21_20_RMSK                                              0xfff0fff
#define HWIO_MMSS_MDP_AADC_0_APICAL_LUT_CC21_20_IN          \
        in_dword_masked(HWIO_MMSS_MDP_AADC_0_APICAL_LUT_CC21_20_ADDR, HWIO_MMSS_MDP_AADC_0_APICAL_LUT_CC21_20_RMSK)
#define HWIO_MMSS_MDP_AADC_0_APICAL_LUT_CC21_20_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_AADC_0_APICAL_LUT_CC21_20_ADDR, m)
#define HWIO_MMSS_MDP_AADC_0_APICAL_LUT_CC21_20_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_AADC_0_APICAL_LUT_CC21_20_ADDR,v)
#define HWIO_MMSS_MDP_AADC_0_APICAL_LUT_CC21_20_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_AADC_0_APICAL_LUT_CC21_20_ADDR,m,v,HWIO_MMSS_MDP_AADC_0_APICAL_LUT_CC21_20_IN)
#define HWIO_MMSS_MDP_AADC_0_APICAL_LUT_CC21_20_LUT_CC21_BMSK                                     0xfff0000
#define HWIO_MMSS_MDP_AADC_0_APICAL_LUT_CC21_20_LUT_CC21_SHFT                                          0x10
#define HWIO_MMSS_MDP_AADC_0_APICAL_LUT_CC21_20_LUT_CC20_BMSK                                         0xfff
#define HWIO_MMSS_MDP_AADC_0_APICAL_LUT_CC21_20_LUT_CC20_SHFT                                           0x0

#define HWIO_MMSS_MDP_AADC_0_APICAL_LUT_CC23_22_ADDR                                             (MMSS_MDP_AADC_0_REG_BASE      + 0x000000a8)
#define HWIO_MMSS_MDP_AADC_0_APICAL_LUT_CC23_22_RMSK                                              0xfff0fff
#define HWIO_MMSS_MDP_AADC_0_APICAL_LUT_CC23_22_IN          \
        in_dword_masked(HWIO_MMSS_MDP_AADC_0_APICAL_LUT_CC23_22_ADDR, HWIO_MMSS_MDP_AADC_0_APICAL_LUT_CC23_22_RMSK)
#define HWIO_MMSS_MDP_AADC_0_APICAL_LUT_CC23_22_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_AADC_0_APICAL_LUT_CC23_22_ADDR, m)
#define HWIO_MMSS_MDP_AADC_0_APICAL_LUT_CC23_22_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_AADC_0_APICAL_LUT_CC23_22_ADDR,v)
#define HWIO_MMSS_MDP_AADC_0_APICAL_LUT_CC23_22_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_AADC_0_APICAL_LUT_CC23_22_ADDR,m,v,HWIO_MMSS_MDP_AADC_0_APICAL_LUT_CC23_22_IN)
#define HWIO_MMSS_MDP_AADC_0_APICAL_LUT_CC23_22_LUT_CC23_BMSK                                     0xfff0000
#define HWIO_MMSS_MDP_AADC_0_APICAL_LUT_CC23_22_LUT_CC23_SHFT                                          0x10
#define HWIO_MMSS_MDP_AADC_0_APICAL_LUT_CC23_22_LUT_CC22_BMSK                                         0xfff
#define HWIO_MMSS_MDP_AADC_0_APICAL_LUT_CC23_22_LUT_CC22_SHFT                                           0x0

#define HWIO_MMSS_MDP_AADC_0_APICAL_LUT_CC25_24_ADDR                                             (MMSS_MDP_AADC_0_REG_BASE      + 0x000000ac)
#define HWIO_MMSS_MDP_AADC_0_APICAL_LUT_CC25_24_RMSK                                              0xfff0fff
#define HWIO_MMSS_MDP_AADC_0_APICAL_LUT_CC25_24_IN          \
        in_dword_masked(HWIO_MMSS_MDP_AADC_0_APICAL_LUT_CC25_24_ADDR, HWIO_MMSS_MDP_AADC_0_APICAL_LUT_CC25_24_RMSK)
#define HWIO_MMSS_MDP_AADC_0_APICAL_LUT_CC25_24_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_AADC_0_APICAL_LUT_CC25_24_ADDR, m)
#define HWIO_MMSS_MDP_AADC_0_APICAL_LUT_CC25_24_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_AADC_0_APICAL_LUT_CC25_24_ADDR,v)
#define HWIO_MMSS_MDP_AADC_0_APICAL_LUT_CC25_24_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_AADC_0_APICAL_LUT_CC25_24_ADDR,m,v,HWIO_MMSS_MDP_AADC_0_APICAL_LUT_CC25_24_IN)
#define HWIO_MMSS_MDP_AADC_0_APICAL_LUT_CC25_24_LUT_CC25_BMSK                                     0xfff0000
#define HWIO_MMSS_MDP_AADC_0_APICAL_LUT_CC25_24_LUT_CC25_SHFT                                          0x10
#define HWIO_MMSS_MDP_AADC_0_APICAL_LUT_CC25_24_LUT_CC24_BMSK                                         0xfff
#define HWIO_MMSS_MDP_AADC_0_APICAL_LUT_CC25_24_LUT_CC24_SHFT                                           0x0

#define HWIO_MMSS_MDP_AADC_0_APICAL_LUT_CC27_26_ADDR                                             (MMSS_MDP_AADC_0_REG_BASE      + 0x000000b0)
#define HWIO_MMSS_MDP_AADC_0_APICAL_LUT_CC27_26_RMSK                                              0xfff0fff
#define HWIO_MMSS_MDP_AADC_0_APICAL_LUT_CC27_26_IN          \
        in_dword_masked(HWIO_MMSS_MDP_AADC_0_APICAL_LUT_CC27_26_ADDR, HWIO_MMSS_MDP_AADC_0_APICAL_LUT_CC27_26_RMSK)
#define HWIO_MMSS_MDP_AADC_0_APICAL_LUT_CC27_26_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_AADC_0_APICAL_LUT_CC27_26_ADDR, m)
#define HWIO_MMSS_MDP_AADC_0_APICAL_LUT_CC27_26_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_AADC_0_APICAL_LUT_CC27_26_ADDR,v)
#define HWIO_MMSS_MDP_AADC_0_APICAL_LUT_CC27_26_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_AADC_0_APICAL_LUT_CC27_26_ADDR,m,v,HWIO_MMSS_MDP_AADC_0_APICAL_LUT_CC27_26_IN)
#define HWIO_MMSS_MDP_AADC_0_APICAL_LUT_CC27_26_LUT_CC27_BMSK                                     0xfff0000
#define HWIO_MMSS_MDP_AADC_0_APICAL_LUT_CC27_26_LUT_CC27_SHFT                                          0x10
#define HWIO_MMSS_MDP_AADC_0_APICAL_LUT_CC27_26_LUT_CC26_BMSK                                         0xfff
#define HWIO_MMSS_MDP_AADC_0_APICAL_LUT_CC27_26_LUT_CC26_SHFT                                           0x0

#define HWIO_MMSS_MDP_AADC_0_APICAL_LUT_CC29_28_ADDR                                             (MMSS_MDP_AADC_0_REG_BASE      + 0x000000b4)
#define HWIO_MMSS_MDP_AADC_0_APICAL_LUT_CC29_28_RMSK                                              0xfff0fff
#define HWIO_MMSS_MDP_AADC_0_APICAL_LUT_CC29_28_IN          \
        in_dword_masked(HWIO_MMSS_MDP_AADC_0_APICAL_LUT_CC29_28_ADDR, HWIO_MMSS_MDP_AADC_0_APICAL_LUT_CC29_28_RMSK)
#define HWIO_MMSS_MDP_AADC_0_APICAL_LUT_CC29_28_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_AADC_0_APICAL_LUT_CC29_28_ADDR, m)
#define HWIO_MMSS_MDP_AADC_0_APICAL_LUT_CC29_28_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_AADC_0_APICAL_LUT_CC29_28_ADDR,v)
#define HWIO_MMSS_MDP_AADC_0_APICAL_LUT_CC29_28_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_AADC_0_APICAL_LUT_CC29_28_ADDR,m,v,HWIO_MMSS_MDP_AADC_0_APICAL_LUT_CC29_28_IN)
#define HWIO_MMSS_MDP_AADC_0_APICAL_LUT_CC29_28_LUT_CC29_BMSK                                     0xfff0000
#define HWIO_MMSS_MDP_AADC_0_APICAL_LUT_CC29_28_LUT_CC29_SHFT                                          0x10
#define HWIO_MMSS_MDP_AADC_0_APICAL_LUT_CC29_28_LUT_CC28_BMSK                                         0xfff
#define HWIO_MMSS_MDP_AADC_0_APICAL_LUT_CC29_28_LUT_CC28_SHFT                                           0x0

#define HWIO_MMSS_MDP_AADC_0_APICAL_LUT_CC31_30_ADDR                                             (MMSS_MDP_AADC_0_REG_BASE      + 0x000000b8)
#define HWIO_MMSS_MDP_AADC_0_APICAL_LUT_CC31_30_RMSK                                              0xfff0fff
#define HWIO_MMSS_MDP_AADC_0_APICAL_LUT_CC31_30_IN          \
        in_dword_masked(HWIO_MMSS_MDP_AADC_0_APICAL_LUT_CC31_30_ADDR, HWIO_MMSS_MDP_AADC_0_APICAL_LUT_CC31_30_RMSK)
#define HWIO_MMSS_MDP_AADC_0_APICAL_LUT_CC31_30_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_AADC_0_APICAL_LUT_CC31_30_ADDR, m)
#define HWIO_MMSS_MDP_AADC_0_APICAL_LUT_CC31_30_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_AADC_0_APICAL_LUT_CC31_30_ADDR,v)
#define HWIO_MMSS_MDP_AADC_0_APICAL_LUT_CC31_30_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_AADC_0_APICAL_LUT_CC31_30_ADDR,m,v,HWIO_MMSS_MDP_AADC_0_APICAL_LUT_CC31_30_IN)
#define HWIO_MMSS_MDP_AADC_0_APICAL_LUT_CC31_30_LUT_CC31_BMSK                                     0xfff0000
#define HWIO_MMSS_MDP_AADC_0_APICAL_LUT_CC31_30_LUT_CC31_SHFT                                          0x10
#define HWIO_MMSS_MDP_AADC_0_APICAL_LUT_CC31_30_LUT_CC30_BMSK                                         0xfff
#define HWIO_MMSS_MDP_AADC_0_APICAL_LUT_CC31_30_LUT_CC30_SHFT                                           0x0

#define HWIO_MMSS_MDP_AADC_0_APICAL_LUT_CC32_ADDR                                                (MMSS_MDP_AADC_0_REG_BASE      + 0x000000bc)
#define HWIO_MMSS_MDP_AADC_0_APICAL_LUT_CC32_RMSK                                                 0xfff0000
#define HWIO_MMSS_MDP_AADC_0_APICAL_LUT_CC32_IN          \
        in_dword_masked(HWIO_MMSS_MDP_AADC_0_APICAL_LUT_CC32_ADDR, HWIO_MMSS_MDP_AADC_0_APICAL_LUT_CC32_RMSK)
#define HWIO_MMSS_MDP_AADC_0_APICAL_LUT_CC32_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_AADC_0_APICAL_LUT_CC32_ADDR, m)
#define HWIO_MMSS_MDP_AADC_0_APICAL_LUT_CC32_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_AADC_0_APICAL_LUT_CC32_ADDR,v)
#define HWIO_MMSS_MDP_AADC_0_APICAL_LUT_CC32_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_AADC_0_APICAL_LUT_CC32_ADDR,m,v,HWIO_MMSS_MDP_AADC_0_APICAL_LUT_CC32_IN)
#define HWIO_MMSS_MDP_AADC_0_APICAL_LUT_CC32_LUT_CC32_BMSK                                        0xfff0000
#define HWIO_MMSS_MDP_AADC_0_APICAL_LUT_CC32_LUT_CC32_SHFT                                             0x10

#define HWIO_MMSS_MDP_AADC_0_APICAL_STRENGTH_LIMIT_ADDR                                          (MMSS_MDP_AADC_0_REG_BASE      + 0x000000c8)
#define HWIO_MMSS_MDP_AADC_0_APICAL_STRENGTH_LIMIT_RMSK                                                0xff
#define HWIO_MMSS_MDP_AADC_0_APICAL_STRENGTH_LIMIT_IN          \
        in_dword_masked(HWIO_MMSS_MDP_AADC_0_APICAL_STRENGTH_LIMIT_ADDR, HWIO_MMSS_MDP_AADC_0_APICAL_STRENGTH_LIMIT_RMSK)
#define HWIO_MMSS_MDP_AADC_0_APICAL_STRENGTH_LIMIT_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_AADC_0_APICAL_STRENGTH_LIMIT_ADDR, m)
#define HWIO_MMSS_MDP_AADC_0_APICAL_STRENGTH_LIMIT_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_AADC_0_APICAL_STRENGTH_LIMIT_ADDR,v)
#define HWIO_MMSS_MDP_AADC_0_APICAL_STRENGTH_LIMIT_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_AADC_0_APICAL_STRENGTH_LIMIT_ADDR,m,v,HWIO_MMSS_MDP_AADC_0_APICAL_STRENGTH_LIMIT_IN)
#define HWIO_MMSS_MDP_AADC_0_APICAL_STRENGTH_LIMIT_STRENGTH_LIMIT_BMSK                                 0xff
#define HWIO_MMSS_MDP_AADC_0_APICAL_STRENGTH_LIMIT_STRENGTH_LIMIT_SHFT                                  0x0

#define HWIO_MMSS_MDP_AADC_0_APICAL_CALIBRATION_AB_ADDR                                          (MMSS_MDP_AADC_0_REG_BASE      + 0x000000cc)
#define HWIO_MMSS_MDP_AADC_0_APICAL_CALIBRATION_AB_RMSK                                          0xffffffff
#define HWIO_MMSS_MDP_AADC_0_APICAL_CALIBRATION_AB_IN          \
        in_dword_masked(HWIO_MMSS_MDP_AADC_0_APICAL_CALIBRATION_AB_ADDR, HWIO_MMSS_MDP_AADC_0_APICAL_CALIBRATION_AB_RMSK)
#define HWIO_MMSS_MDP_AADC_0_APICAL_CALIBRATION_AB_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_AADC_0_APICAL_CALIBRATION_AB_ADDR, m)
#define HWIO_MMSS_MDP_AADC_0_APICAL_CALIBRATION_AB_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_AADC_0_APICAL_CALIBRATION_AB_ADDR,v)
#define HWIO_MMSS_MDP_AADC_0_APICAL_CALIBRATION_AB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_AADC_0_APICAL_CALIBRATION_AB_ADDR,m,v,HWIO_MMSS_MDP_AADC_0_APICAL_CALIBRATION_AB_IN)
#define HWIO_MMSS_MDP_AADC_0_APICAL_CALIBRATION_AB_CALIBRATION_B_BMSK                            0xffff0000
#define HWIO_MMSS_MDP_AADC_0_APICAL_CALIBRATION_AB_CALIBRATION_B_SHFT                                  0x10
#define HWIO_MMSS_MDP_AADC_0_APICAL_CALIBRATION_AB_CALIBRATION_A_BMSK                                0xffff
#define HWIO_MMSS_MDP_AADC_0_APICAL_CALIBRATION_AB_CALIBRATION_A_SHFT                                   0x0

#define HWIO_MMSS_MDP_AADC_0_APICAL_CALIBRATION_CD_ADDR                                          (MMSS_MDP_AADC_0_REG_BASE      + 0x000000d0)
#define HWIO_MMSS_MDP_AADC_0_APICAL_CALIBRATION_CD_RMSK                                          0xffffffff
#define HWIO_MMSS_MDP_AADC_0_APICAL_CALIBRATION_CD_IN          \
        in_dword_masked(HWIO_MMSS_MDP_AADC_0_APICAL_CALIBRATION_CD_ADDR, HWIO_MMSS_MDP_AADC_0_APICAL_CALIBRATION_CD_RMSK)
#define HWIO_MMSS_MDP_AADC_0_APICAL_CALIBRATION_CD_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_AADC_0_APICAL_CALIBRATION_CD_ADDR, m)
#define HWIO_MMSS_MDP_AADC_0_APICAL_CALIBRATION_CD_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_AADC_0_APICAL_CALIBRATION_CD_ADDR,v)
#define HWIO_MMSS_MDP_AADC_0_APICAL_CALIBRATION_CD_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_AADC_0_APICAL_CALIBRATION_CD_ADDR,m,v,HWIO_MMSS_MDP_AADC_0_APICAL_CALIBRATION_CD_IN)
#define HWIO_MMSS_MDP_AADC_0_APICAL_CALIBRATION_CD_CALIBRATION_D_BMSK                            0xffff0000
#define HWIO_MMSS_MDP_AADC_0_APICAL_CALIBRATION_CD_CALIBRATION_D_SHFT                                  0x10
#define HWIO_MMSS_MDP_AADC_0_APICAL_CALIBRATION_CD_CALIBRATION_C_BMSK                                0xffff
#define HWIO_MMSS_MDP_AADC_0_APICAL_CALIBRATION_CD_CALIBRATION_C_SHFT                                   0x0

#define HWIO_MMSS_MDP_AADC_0_APICAL_OPTION_SELECT_ADDR                                           (MMSS_MDP_AADC_0_REG_BASE      + 0x000000d4)
#define HWIO_MMSS_MDP_AADC_0_APICAL_OPTION_SELECT_RMSK                                                 0xff
#define HWIO_MMSS_MDP_AADC_0_APICAL_OPTION_SELECT_IN          \
        in_dword_masked(HWIO_MMSS_MDP_AADC_0_APICAL_OPTION_SELECT_ADDR, HWIO_MMSS_MDP_AADC_0_APICAL_OPTION_SELECT_RMSK)
#define HWIO_MMSS_MDP_AADC_0_APICAL_OPTION_SELECT_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_AADC_0_APICAL_OPTION_SELECT_ADDR, m)
#define HWIO_MMSS_MDP_AADC_0_APICAL_OPTION_SELECT_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_AADC_0_APICAL_OPTION_SELECT_ADDR,v)
#define HWIO_MMSS_MDP_AADC_0_APICAL_OPTION_SELECT_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_AADC_0_APICAL_OPTION_SELECT_ADDR,m,v,HWIO_MMSS_MDP_AADC_0_APICAL_OPTION_SELECT_IN)
#define HWIO_MMSS_MDP_AADC_0_APICAL_OPTION_SELECT_TRIGGER_MODE_BMSK                                    0xf0
#define HWIO_MMSS_MDP_AADC_0_APICAL_OPTION_SELECT_TRIGGER_MODE_SHFT                                     0x4
#define HWIO_MMSS_MDP_AADC_0_APICAL_OPTION_SELECT_OPTION_SELECT_BMSK                                    0xf
#define HWIO_MMSS_MDP_AADC_0_APICAL_OPTION_SELECT_OPTION_SELECT_SHFT                                    0x0

#define HWIO_MMSS_MDP_AADC_0_APICAL_T_FILTER_CONTROL_ADDR                                        (MMSS_MDP_AADC_0_REG_BASE      + 0x000000d8)
#define HWIO_MMSS_MDP_AADC_0_APICAL_T_FILTER_CONTROL_RMSK                                              0xff
#define HWIO_MMSS_MDP_AADC_0_APICAL_T_FILTER_CONTROL_IN          \
        in_dword_masked(HWIO_MMSS_MDP_AADC_0_APICAL_T_FILTER_CONTROL_ADDR, HWIO_MMSS_MDP_AADC_0_APICAL_T_FILTER_CONTROL_RMSK)
#define HWIO_MMSS_MDP_AADC_0_APICAL_T_FILTER_CONTROL_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_AADC_0_APICAL_T_FILTER_CONTROL_ADDR, m)
#define HWIO_MMSS_MDP_AADC_0_APICAL_T_FILTER_CONTROL_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_AADC_0_APICAL_T_FILTER_CONTROL_ADDR,v)
#define HWIO_MMSS_MDP_AADC_0_APICAL_T_FILTER_CONTROL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_AADC_0_APICAL_T_FILTER_CONTROL_ADDR,m,v,HWIO_MMSS_MDP_AADC_0_APICAL_T_FILTER_CONTROL_IN)
#define HWIO_MMSS_MDP_AADC_0_APICAL_T_FILTER_CONTROL_T_FILTER_CONTROL_BMSK                             0xff
#define HWIO_MMSS_MDP_AADC_0_APICAL_T_FILTER_CONTROL_T_FILTER_CONTROL_SHFT                              0x0

#define HWIO_MMSS_MDP_AADC_0_APICAL_BACKLIGHT_MINMAX_ADDR                                        (MMSS_MDP_AADC_0_REG_BASE      + 0x000000dc)
#define HWIO_MMSS_MDP_AADC_0_APICAL_BACKLIGHT_MINMAX_RMSK                                        0xffffffff
#define HWIO_MMSS_MDP_AADC_0_APICAL_BACKLIGHT_MINMAX_IN          \
        in_dword_masked(HWIO_MMSS_MDP_AADC_0_APICAL_BACKLIGHT_MINMAX_ADDR, HWIO_MMSS_MDP_AADC_0_APICAL_BACKLIGHT_MINMAX_RMSK)
#define HWIO_MMSS_MDP_AADC_0_APICAL_BACKLIGHT_MINMAX_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_AADC_0_APICAL_BACKLIGHT_MINMAX_ADDR, m)
#define HWIO_MMSS_MDP_AADC_0_APICAL_BACKLIGHT_MINMAX_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_AADC_0_APICAL_BACKLIGHT_MINMAX_ADDR,v)
#define HWIO_MMSS_MDP_AADC_0_APICAL_BACKLIGHT_MINMAX_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_AADC_0_APICAL_BACKLIGHT_MINMAX_ADDR,m,v,HWIO_MMSS_MDP_AADC_0_APICAL_BACKLIGHT_MINMAX_IN)
#define HWIO_MMSS_MDP_AADC_0_APICAL_BACKLIGHT_MINMAX_BACKLIGHT_MAX_BMSK                          0xffff0000
#define HWIO_MMSS_MDP_AADC_0_APICAL_BACKLIGHT_MINMAX_BACKLIGHT_MAX_SHFT                                0x10
#define HWIO_MMSS_MDP_AADC_0_APICAL_BACKLIGHT_MINMAX_BACKLIGHT_MIN_BMSK                              0xffff
#define HWIO_MMSS_MDP_AADC_0_APICAL_BACKLIGHT_MINMAX_BACKLIGHT_MIN_SHFT                                 0x0

#define HWIO_MMSS_MDP_AADC_0_APICAL_BACKLIGHT_ADDR                                               (MMSS_MDP_AADC_0_REG_BASE      + 0x000000e0)
#define HWIO_MMSS_MDP_AADC_0_APICAL_BACKLIGHT_RMSK                                                   0xffff
#define HWIO_MMSS_MDP_AADC_0_APICAL_BACKLIGHT_IN          \
        in_dword_masked(HWIO_MMSS_MDP_AADC_0_APICAL_BACKLIGHT_ADDR, HWIO_MMSS_MDP_AADC_0_APICAL_BACKLIGHT_RMSK)
#define HWIO_MMSS_MDP_AADC_0_APICAL_BACKLIGHT_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_AADC_0_APICAL_BACKLIGHT_ADDR, m)
#define HWIO_MMSS_MDP_AADC_0_APICAL_BACKLIGHT_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_AADC_0_APICAL_BACKLIGHT_ADDR,v)
#define HWIO_MMSS_MDP_AADC_0_APICAL_BACKLIGHT_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_AADC_0_APICAL_BACKLIGHT_ADDR,m,v,HWIO_MMSS_MDP_AADC_0_APICAL_BACKLIGHT_IN)
#define HWIO_MMSS_MDP_AADC_0_APICAL_BACKLIGHT_BACKLIGHT_BMSK                                         0xffff
#define HWIO_MMSS_MDP_AADC_0_APICAL_BACKLIGHT_BACKLIGHT_SHFT                                            0x0

#define HWIO_MMSS_MDP_AADC_0_APICAL_BACKLIGHT_SCALE_ADDR                                         (MMSS_MDP_AADC_0_REG_BASE      + 0x000000e8)
#define HWIO_MMSS_MDP_AADC_0_APICAL_BACKLIGHT_SCALE_RMSK                                             0xffff
#define HWIO_MMSS_MDP_AADC_0_APICAL_BACKLIGHT_SCALE_IN          \
        in_dword_masked(HWIO_MMSS_MDP_AADC_0_APICAL_BACKLIGHT_SCALE_ADDR, HWIO_MMSS_MDP_AADC_0_APICAL_BACKLIGHT_SCALE_RMSK)
#define HWIO_MMSS_MDP_AADC_0_APICAL_BACKLIGHT_SCALE_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_AADC_0_APICAL_BACKLIGHT_SCALE_ADDR, m)
#define HWIO_MMSS_MDP_AADC_0_APICAL_BACKLIGHT_SCALE_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_AADC_0_APICAL_BACKLIGHT_SCALE_ADDR,v)
#define HWIO_MMSS_MDP_AADC_0_APICAL_BACKLIGHT_SCALE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_AADC_0_APICAL_BACKLIGHT_SCALE_ADDR,m,v,HWIO_MMSS_MDP_AADC_0_APICAL_BACKLIGHT_SCALE_IN)
#define HWIO_MMSS_MDP_AADC_0_APICAL_BACKLIGHT_SCALE_BACKLIGHT_SCALE_BMSK                             0xffff
#define HWIO_MMSS_MDP_AADC_0_APICAL_BACKLIGHT_SCALE_BACKLIGHT_SCALE_SHFT                                0x0

#define HWIO_MMSS_MDP_AADC_0_APICAL_AMBIENT_LIGHT_ADDR                                           (MMSS_MDP_AADC_0_REG_BASE      + 0x000000ec)
#define HWIO_MMSS_MDP_AADC_0_APICAL_AMBIENT_LIGHT_RMSK                                               0xffff
#define HWIO_MMSS_MDP_AADC_0_APICAL_AMBIENT_LIGHT_IN          \
        in_dword_masked(HWIO_MMSS_MDP_AADC_0_APICAL_AMBIENT_LIGHT_ADDR, HWIO_MMSS_MDP_AADC_0_APICAL_AMBIENT_LIGHT_RMSK)
#define HWIO_MMSS_MDP_AADC_0_APICAL_AMBIENT_LIGHT_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_AADC_0_APICAL_AMBIENT_LIGHT_ADDR, m)
#define HWIO_MMSS_MDP_AADC_0_APICAL_AMBIENT_LIGHT_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_AADC_0_APICAL_AMBIENT_LIGHT_ADDR,v)
#define HWIO_MMSS_MDP_AADC_0_APICAL_AMBIENT_LIGHT_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_AADC_0_APICAL_AMBIENT_LIGHT_ADDR,m,v,HWIO_MMSS_MDP_AADC_0_APICAL_AMBIENT_LIGHT_IN)
#define HWIO_MMSS_MDP_AADC_0_APICAL_AMBIENT_LIGHT_AMBIENT_LIGHT_BMSK                                 0xffff
#define HWIO_MMSS_MDP_AADC_0_APICAL_AMBIENT_LIGHT_AMBIENT_LIGHT_SHFT                                    0x0

#define HWIO_MMSS_MDP_AADC_0_APICAL_AMBIENT_LIGHT_MIN_ADDR                                       (MMSS_MDP_AADC_0_REG_BASE      + 0x000000f0)
#define HWIO_MMSS_MDP_AADC_0_APICAL_AMBIENT_LIGHT_MIN_RMSK                                           0xffff
#define HWIO_MMSS_MDP_AADC_0_APICAL_AMBIENT_LIGHT_MIN_IN          \
        in_dword_masked(HWIO_MMSS_MDP_AADC_0_APICAL_AMBIENT_LIGHT_MIN_ADDR, HWIO_MMSS_MDP_AADC_0_APICAL_AMBIENT_LIGHT_MIN_RMSK)
#define HWIO_MMSS_MDP_AADC_0_APICAL_AMBIENT_LIGHT_MIN_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_AADC_0_APICAL_AMBIENT_LIGHT_MIN_ADDR, m)
#define HWIO_MMSS_MDP_AADC_0_APICAL_AMBIENT_LIGHT_MIN_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_AADC_0_APICAL_AMBIENT_LIGHT_MIN_ADDR,v)
#define HWIO_MMSS_MDP_AADC_0_APICAL_AMBIENT_LIGHT_MIN_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_AADC_0_APICAL_AMBIENT_LIGHT_MIN_ADDR,m,v,HWIO_MMSS_MDP_AADC_0_APICAL_AMBIENT_LIGHT_MIN_IN)
#define HWIO_MMSS_MDP_AADC_0_APICAL_AMBIENT_LIGHT_MIN_AMBIENT_LIGHT_MIN_BMSK                         0xffff
#define HWIO_MMSS_MDP_AADC_0_APICAL_AMBIENT_LIGHT_MIN_AMBIENT_LIGHT_MIN_SHFT                            0x0

#define HWIO_MMSS_MDP_AADC_0_APICAL_FILTER_ADDR                                                  (MMSS_MDP_AADC_0_REG_BASE      + 0x000000f4)
#define HWIO_MMSS_MDP_AADC_0_APICAL_FILTER_RMSK                                                    0xffffff
#define HWIO_MMSS_MDP_AADC_0_APICAL_FILTER_IN          \
        in_dword_masked(HWIO_MMSS_MDP_AADC_0_APICAL_FILTER_ADDR, HWIO_MMSS_MDP_AADC_0_APICAL_FILTER_RMSK)
#define HWIO_MMSS_MDP_AADC_0_APICAL_FILTER_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_AADC_0_APICAL_FILTER_ADDR, m)
#define HWIO_MMSS_MDP_AADC_0_APICAL_FILTER_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_AADC_0_APICAL_FILTER_ADDR,v)
#define HWIO_MMSS_MDP_AADC_0_APICAL_FILTER_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_AADC_0_APICAL_FILTER_ADDR,m,v,HWIO_MMSS_MDP_AADC_0_APICAL_FILTER_IN)
#define HWIO_MMSS_MDP_AADC_0_APICAL_FILTER_FILTER_B_BMSK                                           0xff0000
#define HWIO_MMSS_MDP_AADC_0_APICAL_FILTER_FILTER_B_SHFT                                               0x10
#define HWIO_MMSS_MDP_AADC_0_APICAL_FILTER_FILTER_A_BMSK                                             0xffff
#define HWIO_MMSS_MDP_AADC_0_APICAL_FILTER_FILTER_A_SHFT                                                0x0

#define HWIO_MMSS_MDP_AADC_0_APICAL_CONFIG_BUFFER_ADDR                                           (MMSS_MDP_AADC_0_REG_BASE      + 0x000000f8)
#define HWIO_MMSS_MDP_AADC_0_APICAL_CONFIG_BUFFER_RMSK                                                  0x3
#define HWIO_MMSS_MDP_AADC_0_APICAL_CONFIG_BUFFER_IN          \
        in_dword_masked(HWIO_MMSS_MDP_AADC_0_APICAL_CONFIG_BUFFER_ADDR, HWIO_MMSS_MDP_AADC_0_APICAL_CONFIG_BUFFER_RMSK)
#define HWIO_MMSS_MDP_AADC_0_APICAL_CONFIG_BUFFER_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_AADC_0_APICAL_CONFIG_BUFFER_ADDR, m)
#define HWIO_MMSS_MDP_AADC_0_APICAL_CONFIG_BUFFER_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_AADC_0_APICAL_CONFIG_BUFFER_ADDR,v)
#define HWIO_MMSS_MDP_AADC_0_APICAL_CONFIG_BUFFER_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_AADC_0_APICAL_CONFIG_BUFFER_ADDR,m,v,HWIO_MMSS_MDP_AADC_0_APICAL_CONFIG_BUFFER_IN)
#define HWIO_MMSS_MDP_AADC_0_APICAL_CONFIG_BUFFER_CONFIG_BUFFER_MODE_BMSK                               0x3
#define HWIO_MMSS_MDP_AADC_0_APICAL_CONFIG_BUFFER_CONFIG_BUFFER_MODE_SHFT                               0x0

#define HWIO_MMSS_MDP_AADC_0_APICAL_LUT_AL_CALIB1_0_ADDR                                         (MMSS_MDP_AADC_0_REG_BASE      + 0x00000100)
#define HWIO_MMSS_MDP_AADC_0_APICAL_LUT_AL_CALIB1_0_RMSK                                         0xffffffff
#define HWIO_MMSS_MDP_AADC_0_APICAL_LUT_AL_CALIB1_0_IN          \
        in_dword_masked(HWIO_MMSS_MDP_AADC_0_APICAL_LUT_AL_CALIB1_0_ADDR, HWIO_MMSS_MDP_AADC_0_APICAL_LUT_AL_CALIB1_0_RMSK)
#define HWIO_MMSS_MDP_AADC_0_APICAL_LUT_AL_CALIB1_0_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_AADC_0_APICAL_LUT_AL_CALIB1_0_ADDR, m)
#define HWIO_MMSS_MDP_AADC_0_APICAL_LUT_AL_CALIB1_0_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_AADC_0_APICAL_LUT_AL_CALIB1_0_ADDR,v)
#define HWIO_MMSS_MDP_AADC_0_APICAL_LUT_AL_CALIB1_0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_AADC_0_APICAL_LUT_AL_CALIB1_0_ADDR,m,v,HWIO_MMSS_MDP_AADC_0_APICAL_LUT_AL_CALIB1_0_IN)
#define HWIO_MMSS_MDP_AADC_0_APICAL_LUT_AL_CALIB1_0_LUT_AL_CALIB1_BMSK                           0xffff0000
#define HWIO_MMSS_MDP_AADC_0_APICAL_LUT_AL_CALIB1_0_LUT_AL_CALIB1_SHFT                                 0x10
#define HWIO_MMSS_MDP_AADC_0_APICAL_LUT_AL_CALIB1_0_LUT_AL_CALIB0_BMSK                               0xffff
#define HWIO_MMSS_MDP_AADC_0_APICAL_LUT_AL_CALIB1_0_LUT_AL_CALIB0_SHFT                                  0x0

#define HWIO_MMSS_MDP_AADC_0_APICAL_LUT_AL_CALIB3_2_ADDR                                         (MMSS_MDP_AADC_0_REG_BASE      + 0x00000104)
#define HWIO_MMSS_MDP_AADC_0_APICAL_LUT_AL_CALIB3_2_RMSK                                         0xffffffff
#define HWIO_MMSS_MDP_AADC_0_APICAL_LUT_AL_CALIB3_2_IN          \
        in_dword_masked(HWIO_MMSS_MDP_AADC_0_APICAL_LUT_AL_CALIB3_2_ADDR, HWIO_MMSS_MDP_AADC_0_APICAL_LUT_AL_CALIB3_2_RMSK)
#define HWIO_MMSS_MDP_AADC_0_APICAL_LUT_AL_CALIB3_2_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_AADC_0_APICAL_LUT_AL_CALIB3_2_ADDR, m)
#define HWIO_MMSS_MDP_AADC_0_APICAL_LUT_AL_CALIB3_2_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_AADC_0_APICAL_LUT_AL_CALIB3_2_ADDR,v)
#define HWIO_MMSS_MDP_AADC_0_APICAL_LUT_AL_CALIB3_2_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_AADC_0_APICAL_LUT_AL_CALIB3_2_ADDR,m,v,HWIO_MMSS_MDP_AADC_0_APICAL_LUT_AL_CALIB3_2_IN)
#define HWIO_MMSS_MDP_AADC_0_APICAL_LUT_AL_CALIB3_2_LUT_AL_CALIB3_BMSK                           0xffff0000
#define HWIO_MMSS_MDP_AADC_0_APICAL_LUT_AL_CALIB3_2_LUT_AL_CALIB3_SHFT                                 0x10
#define HWIO_MMSS_MDP_AADC_0_APICAL_LUT_AL_CALIB3_2_LUT_AL_CALIB2_BMSK                               0xffff
#define HWIO_MMSS_MDP_AADC_0_APICAL_LUT_AL_CALIB3_2_LUT_AL_CALIB2_SHFT                                  0x0

#define HWIO_MMSS_MDP_AADC_0_APICAL_LUT_AL_CALIB5_4_ADDR                                         (MMSS_MDP_AADC_0_REG_BASE      + 0x00000108)
#define HWIO_MMSS_MDP_AADC_0_APICAL_LUT_AL_CALIB5_4_RMSK                                         0xffffffff
#define HWIO_MMSS_MDP_AADC_0_APICAL_LUT_AL_CALIB5_4_IN          \
        in_dword_masked(HWIO_MMSS_MDP_AADC_0_APICAL_LUT_AL_CALIB5_4_ADDR, HWIO_MMSS_MDP_AADC_0_APICAL_LUT_AL_CALIB5_4_RMSK)
#define HWIO_MMSS_MDP_AADC_0_APICAL_LUT_AL_CALIB5_4_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_AADC_0_APICAL_LUT_AL_CALIB5_4_ADDR, m)
#define HWIO_MMSS_MDP_AADC_0_APICAL_LUT_AL_CALIB5_4_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_AADC_0_APICAL_LUT_AL_CALIB5_4_ADDR,v)
#define HWIO_MMSS_MDP_AADC_0_APICAL_LUT_AL_CALIB5_4_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_AADC_0_APICAL_LUT_AL_CALIB5_4_ADDR,m,v,HWIO_MMSS_MDP_AADC_0_APICAL_LUT_AL_CALIB5_4_IN)
#define HWIO_MMSS_MDP_AADC_0_APICAL_LUT_AL_CALIB5_4_LUT_AL_CALIB5_BMSK                           0xffff0000
#define HWIO_MMSS_MDP_AADC_0_APICAL_LUT_AL_CALIB5_4_LUT_AL_CALIB5_SHFT                                 0x10
#define HWIO_MMSS_MDP_AADC_0_APICAL_LUT_AL_CALIB5_4_LUT_AL_CALIB4_BMSK                               0xffff
#define HWIO_MMSS_MDP_AADC_0_APICAL_LUT_AL_CALIB5_4_LUT_AL_CALIB4_SHFT                                  0x0

#define HWIO_MMSS_MDP_AADC_0_APICAL_LUT_AL_CALIB7_6_ADDR                                         (MMSS_MDP_AADC_0_REG_BASE      + 0x0000010c)
#define HWIO_MMSS_MDP_AADC_0_APICAL_LUT_AL_CALIB7_6_RMSK                                         0xffffffff
#define HWIO_MMSS_MDP_AADC_0_APICAL_LUT_AL_CALIB7_6_IN          \
        in_dword_masked(HWIO_MMSS_MDP_AADC_0_APICAL_LUT_AL_CALIB7_6_ADDR, HWIO_MMSS_MDP_AADC_0_APICAL_LUT_AL_CALIB7_6_RMSK)
#define HWIO_MMSS_MDP_AADC_0_APICAL_LUT_AL_CALIB7_6_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_AADC_0_APICAL_LUT_AL_CALIB7_6_ADDR, m)
#define HWIO_MMSS_MDP_AADC_0_APICAL_LUT_AL_CALIB7_6_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_AADC_0_APICAL_LUT_AL_CALIB7_6_ADDR,v)
#define HWIO_MMSS_MDP_AADC_0_APICAL_LUT_AL_CALIB7_6_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_AADC_0_APICAL_LUT_AL_CALIB7_6_ADDR,m,v,HWIO_MMSS_MDP_AADC_0_APICAL_LUT_AL_CALIB7_6_IN)
#define HWIO_MMSS_MDP_AADC_0_APICAL_LUT_AL_CALIB7_6_LUT_AL_CALIB7_BMSK                           0xffff0000
#define HWIO_MMSS_MDP_AADC_0_APICAL_LUT_AL_CALIB7_6_LUT_AL_CALIB7_SHFT                                 0x10
#define HWIO_MMSS_MDP_AADC_0_APICAL_LUT_AL_CALIB7_6_LUT_AL_CALIB6_BMSK                               0xffff
#define HWIO_MMSS_MDP_AADC_0_APICAL_LUT_AL_CALIB7_6_LUT_AL_CALIB6_SHFT                                  0x0

#define HWIO_MMSS_MDP_AADC_0_APICAL_LUT_AL_CALIB9_8_ADDR                                         (MMSS_MDP_AADC_0_REG_BASE      + 0x00000110)
#define HWIO_MMSS_MDP_AADC_0_APICAL_LUT_AL_CALIB9_8_RMSK                                         0xffffffff
#define HWIO_MMSS_MDP_AADC_0_APICAL_LUT_AL_CALIB9_8_IN          \
        in_dword_masked(HWIO_MMSS_MDP_AADC_0_APICAL_LUT_AL_CALIB9_8_ADDR, HWIO_MMSS_MDP_AADC_0_APICAL_LUT_AL_CALIB9_8_RMSK)
#define HWIO_MMSS_MDP_AADC_0_APICAL_LUT_AL_CALIB9_8_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_AADC_0_APICAL_LUT_AL_CALIB9_8_ADDR, m)
#define HWIO_MMSS_MDP_AADC_0_APICAL_LUT_AL_CALIB9_8_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_AADC_0_APICAL_LUT_AL_CALIB9_8_ADDR,v)
#define HWIO_MMSS_MDP_AADC_0_APICAL_LUT_AL_CALIB9_8_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_AADC_0_APICAL_LUT_AL_CALIB9_8_ADDR,m,v,HWIO_MMSS_MDP_AADC_0_APICAL_LUT_AL_CALIB9_8_IN)
#define HWIO_MMSS_MDP_AADC_0_APICAL_LUT_AL_CALIB9_8_LUT_AL_CALIB9_BMSK                           0xffff0000
#define HWIO_MMSS_MDP_AADC_0_APICAL_LUT_AL_CALIB9_8_LUT_AL_CALIB9_SHFT                                 0x10
#define HWIO_MMSS_MDP_AADC_0_APICAL_LUT_AL_CALIB9_8_LUT_AL_CALIB8_BMSK                               0xffff
#define HWIO_MMSS_MDP_AADC_0_APICAL_LUT_AL_CALIB9_8_LUT_AL_CALIB8_SHFT                                  0x0

#define HWIO_MMSS_MDP_AADC_0_APICAL_LUT_AL_CALIB11_10_ADDR                                       (MMSS_MDP_AADC_0_REG_BASE      + 0x00000114)
#define HWIO_MMSS_MDP_AADC_0_APICAL_LUT_AL_CALIB11_10_RMSK                                       0xffffffff
#define HWIO_MMSS_MDP_AADC_0_APICAL_LUT_AL_CALIB11_10_IN          \
        in_dword_masked(HWIO_MMSS_MDP_AADC_0_APICAL_LUT_AL_CALIB11_10_ADDR, HWIO_MMSS_MDP_AADC_0_APICAL_LUT_AL_CALIB11_10_RMSK)
#define HWIO_MMSS_MDP_AADC_0_APICAL_LUT_AL_CALIB11_10_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_AADC_0_APICAL_LUT_AL_CALIB11_10_ADDR, m)
#define HWIO_MMSS_MDP_AADC_0_APICAL_LUT_AL_CALIB11_10_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_AADC_0_APICAL_LUT_AL_CALIB11_10_ADDR,v)
#define HWIO_MMSS_MDP_AADC_0_APICAL_LUT_AL_CALIB11_10_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_AADC_0_APICAL_LUT_AL_CALIB11_10_ADDR,m,v,HWIO_MMSS_MDP_AADC_0_APICAL_LUT_AL_CALIB11_10_IN)
#define HWIO_MMSS_MDP_AADC_0_APICAL_LUT_AL_CALIB11_10_LUT_AL_CALIB11_BMSK                        0xffff0000
#define HWIO_MMSS_MDP_AADC_0_APICAL_LUT_AL_CALIB11_10_LUT_AL_CALIB11_SHFT                              0x10
#define HWIO_MMSS_MDP_AADC_0_APICAL_LUT_AL_CALIB11_10_LUT_AL_CALIB10_BMSK                            0xffff
#define HWIO_MMSS_MDP_AADC_0_APICAL_LUT_AL_CALIB11_10_LUT_AL_CALIB10_SHFT                               0x0

#define HWIO_MMSS_MDP_AADC_0_APICAL_LUT_AL_CALIB13_12_ADDR                                       (MMSS_MDP_AADC_0_REG_BASE      + 0x00000118)
#define HWIO_MMSS_MDP_AADC_0_APICAL_LUT_AL_CALIB13_12_RMSK                                       0xffffffff
#define HWIO_MMSS_MDP_AADC_0_APICAL_LUT_AL_CALIB13_12_IN          \
        in_dword_masked(HWIO_MMSS_MDP_AADC_0_APICAL_LUT_AL_CALIB13_12_ADDR, HWIO_MMSS_MDP_AADC_0_APICAL_LUT_AL_CALIB13_12_RMSK)
#define HWIO_MMSS_MDP_AADC_0_APICAL_LUT_AL_CALIB13_12_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_AADC_0_APICAL_LUT_AL_CALIB13_12_ADDR, m)
#define HWIO_MMSS_MDP_AADC_0_APICAL_LUT_AL_CALIB13_12_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_AADC_0_APICAL_LUT_AL_CALIB13_12_ADDR,v)
#define HWIO_MMSS_MDP_AADC_0_APICAL_LUT_AL_CALIB13_12_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_AADC_0_APICAL_LUT_AL_CALIB13_12_ADDR,m,v,HWIO_MMSS_MDP_AADC_0_APICAL_LUT_AL_CALIB13_12_IN)
#define HWIO_MMSS_MDP_AADC_0_APICAL_LUT_AL_CALIB13_12_LUT_AL_CALIB13_BMSK                        0xffff0000
#define HWIO_MMSS_MDP_AADC_0_APICAL_LUT_AL_CALIB13_12_LUT_AL_CALIB13_SHFT                              0x10
#define HWIO_MMSS_MDP_AADC_0_APICAL_LUT_AL_CALIB13_12_LUT_AL_CALIB12_BMSK                            0xffff
#define HWIO_MMSS_MDP_AADC_0_APICAL_LUT_AL_CALIB13_12_LUT_AL_CALIB12_SHFT                               0x0

#define HWIO_MMSS_MDP_AADC_0_APICAL_LUT_AL_CALIB15_14_ADDR                                       (MMSS_MDP_AADC_0_REG_BASE      + 0x0000011c)
#define HWIO_MMSS_MDP_AADC_0_APICAL_LUT_AL_CALIB15_14_RMSK                                       0xffffffff
#define HWIO_MMSS_MDP_AADC_0_APICAL_LUT_AL_CALIB15_14_IN          \
        in_dword_masked(HWIO_MMSS_MDP_AADC_0_APICAL_LUT_AL_CALIB15_14_ADDR, HWIO_MMSS_MDP_AADC_0_APICAL_LUT_AL_CALIB15_14_RMSK)
#define HWIO_MMSS_MDP_AADC_0_APICAL_LUT_AL_CALIB15_14_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_AADC_0_APICAL_LUT_AL_CALIB15_14_ADDR, m)
#define HWIO_MMSS_MDP_AADC_0_APICAL_LUT_AL_CALIB15_14_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_AADC_0_APICAL_LUT_AL_CALIB15_14_ADDR,v)
#define HWIO_MMSS_MDP_AADC_0_APICAL_LUT_AL_CALIB15_14_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_AADC_0_APICAL_LUT_AL_CALIB15_14_ADDR,m,v,HWIO_MMSS_MDP_AADC_0_APICAL_LUT_AL_CALIB15_14_IN)
#define HWIO_MMSS_MDP_AADC_0_APICAL_LUT_AL_CALIB15_14_LUT_AL_CALIB15_BMSK                        0xffff0000
#define HWIO_MMSS_MDP_AADC_0_APICAL_LUT_AL_CALIB15_14_LUT_AL_CALIB15_SHFT                              0x10
#define HWIO_MMSS_MDP_AADC_0_APICAL_LUT_AL_CALIB15_14_LUT_AL_CALIB14_BMSK                            0xffff
#define HWIO_MMSS_MDP_AADC_0_APICAL_LUT_AL_CALIB15_14_LUT_AL_CALIB14_SHFT                               0x0

#define HWIO_MMSS_MDP_AADC_0_APICAL_LUT_AL_CALIB17_16_ADDR                                       (MMSS_MDP_AADC_0_REG_BASE      + 0x00000120)
#define HWIO_MMSS_MDP_AADC_0_APICAL_LUT_AL_CALIB17_16_RMSK                                       0xffffffff
#define HWIO_MMSS_MDP_AADC_0_APICAL_LUT_AL_CALIB17_16_IN          \
        in_dword_masked(HWIO_MMSS_MDP_AADC_0_APICAL_LUT_AL_CALIB17_16_ADDR, HWIO_MMSS_MDP_AADC_0_APICAL_LUT_AL_CALIB17_16_RMSK)
#define HWIO_MMSS_MDP_AADC_0_APICAL_LUT_AL_CALIB17_16_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_AADC_0_APICAL_LUT_AL_CALIB17_16_ADDR, m)
#define HWIO_MMSS_MDP_AADC_0_APICAL_LUT_AL_CALIB17_16_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_AADC_0_APICAL_LUT_AL_CALIB17_16_ADDR,v)
#define HWIO_MMSS_MDP_AADC_0_APICAL_LUT_AL_CALIB17_16_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_AADC_0_APICAL_LUT_AL_CALIB17_16_ADDR,m,v,HWIO_MMSS_MDP_AADC_0_APICAL_LUT_AL_CALIB17_16_IN)
#define HWIO_MMSS_MDP_AADC_0_APICAL_LUT_AL_CALIB17_16_LUT_AL_CALIB17_BMSK                        0xffff0000
#define HWIO_MMSS_MDP_AADC_0_APICAL_LUT_AL_CALIB17_16_LUT_AL_CALIB17_SHFT                              0x10
#define HWIO_MMSS_MDP_AADC_0_APICAL_LUT_AL_CALIB17_16_LUT_AL_CALIB16_BMSK                            0xffff
#define HWIO_MMSS_MDP_AADC_0_APICAL_LUT_AL_CALIB17_16_LUT_AL_CALIB16_SHFT                               0x0

#define HWIO_MMSS_MDP_AADC_0_APICAL_LUT_AL_CALIB19_18_ADDR                                       (MMSS_MDP_AADC_0_REG_BASE      + 0x00000124)
#define HWIO_MMSS_MDP_AADC_0_APICAL_LUT_AL_CALIB19_18_RMSK                                       0xffffffff
#define HWIO_MMSS_MDP_AADC_0_APICAL_LUT_AL_CALIB19_18_IN          \
        in_dword_masked(HWIO_MMSS_MDP_AADC_0_APICAL_LUT_AL_CALIB19_18_ADDR, HWIO_MMSS_MDP_AADC_0_APICAL_LUT_AL_CALIB19_18_RMSK)
#define HWIO_MMSS_MDP_AADC_0_APICAL_LUT_AL_CALIB19_18_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_AADC_0_APICAL_LUT_AL_CALIB19_18_ADDR, m)
#define HWIO_MMSS_MDP_AADC_0_APICAL_LUT_AL_CALIB19_18_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_AADC_0_APICAL_LUT_AL_CALIB19_18_ADDR,v)
#define HWIO_MMSS_MDP_AADC_0_APICAL_LUT_AL_CALIB19_18_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_AADC_0_APICAL_LUT_AL_CALIB19_18_ADDR,m,v,HWIO_MMSS_MDP_AADC_0_APICAL_LUT_AL_CALIB19_18_IN)
#define HWIO_MMSS_MDP_AADC_0_APICAL_LUT_AL_CALIB19_18_LUT_AL_CALIB19_BMSK                        0xffff0000
#define HWIO_MMSS_MDP_AADC_0_APICAL_LUT_AL_CALIB19_18_LUT_AL_CALIB19_SHFT                              0x10
#define HWIO_MMSS_MDP_AADC_0_APICAL_LUT_AL_CALIB19_18_LUT_AL_CALIB18_BMSK                            0xffff
#define HWIO_MMSS_MDP_AADC_0_APICAL_LUT_AL_CALIB19_18_LUT_AL_CALIB18_SHFT                               0x0

#define HWIO_MMSS_MDP_AADC_0_APICAL_LUT_AL_CALIB21_20_ADDR                                       (MMSS_MDP_AADC_0_REG_BASE      + 0x00000128)
#define HWIO_MMSS_MDP_AADC_0_APICAL_LUT_AL_CALIB21_20_RMSK                                       0xffffffff
#define HWIO_MMSS_MDP_AADC_0_APICAL_LUT_AL_CALIB21_20_IN          \
        in_dword_masked(HWIO_MMSS_MDP_AADC_0_APICAL_LUT_AL_CALIB21_20_ADDR, HWIO_MMSS_MDP_AADC_0_APICAL_LUT_AL_CALIB21_20_RMSK)
#define HWIO_MMSS_MDP_AADC_0_APICAL_LUT_AL_CALIB21_20_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_AADC_0_APICAL_LUT_AL_CALIB21_20_ADDR, m)
#define HWIO_MMSS_MDP_AADC_0_APICAL_LUT_AL_CALIB21_20_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_AADC_0_APICAL_LUT_AL_CALIB21_20_ADDR,v)
#define HWIO_MMSS_MDP_AADC_0_APICAL_LUT_AL_CALIB21_20_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_AADC_0_APICAL_LUT_AL_CALIB21_20_ADDR,m,v,HWIO_MMSS_MDP_AADC_0_APICAL_LUT_AL_CALIB21_20_IN)
#define HWIO_MMSS_MDP_AADC_0_APICAL_LUT_AL_CALIB21_20_LUT_AL_CALIB21_BMSK                        0xffff0000
#define HWIO_MMSS_MDP_AADC_0_APICAL_LUT_AL_CALIB21_20_LUT_AL_CALIB21_SHFT                              0x10
#define HWIO_MMSS_MDP_AADC_0_APICAL_LUT_AL_CALIB21_20_LUT_AL_CALIB20_BMSK                            0xffff
#define HWIO_MMSS_MDP_AADC_0_APICAL_LUT_AL_CALIB21_20_LUT_AL_CALIB20_SHFT                               0x0

#define HWIO_MMSS_MDP_AADC_0_APICAL_LUT_AL_CALIB23_22_ADDR                                       (MMSS_MDP_AADC_0_REG_BASE      + 0x0000012c)
#define HWIO_MMSS_MDP_AADC_0_APICAL_LUT_AL_CALIB23_22_RMSK                                       0xffffffff
#define HWIO_MMSS_MDP_AADC_0_APICAL_LUT_AL_CALIB23_22_IN          \
        in_dword_masked(HWIO_MMSS_MDP_AADC_0_APICAL_LUT_AL_CALIB23_22_ADDR, HWIO_MMSS_MDP_AADC_0_APICAL_LUT_AL_CALIB23_22_RMSK)
#define HWIO_MMSS_MDP_AADC_0_APICAL_LUT_AL_CALIB23_22_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_AADC_0_APICAL_LUT_AL_CALIB23_22_ADDR, m)
#define HWIO_MMSS_MDP_AADC_0_APICAL_LUT_AL_CALIB23_22_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_AADC_0_APICAL_LUT_AL_CALIB23_22_ADDR,v)
#define HWIO_MMSS_MDP_AADC_0_APICAL_LUT_AL_CALIB23_22_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_AADC_0_APICAL_LUT_AL_CALIB23_22_ADDR,m,v,HWIO_MMSS_MDP_AADC_0_APICAL_LUT_AL_CALIB23_22_IN)
#define HWIO_MMSS_MDP_AADC_0_APICAL_LUT_AL_CALIB23_22_LUT_AL_CALIB23_BMSK                        0xffff0000
#define HWIO_MMSS_MDP_AADC_0_APICAL_LUT_AL_CALIB23_22_LUT_AL_CALIB23_SHFT                              0x10
#define HWIO_MMSS_MDP_AADC_0_APICAL_LUT_AL_CALIB23_22_LUT_AL_CALIB22_BMSK                            0xffff
#define HWIO_MMSS_MDP_AADC_0_APICAL_LUT_AL_CALIB23_22_LUT_AL_CALIB22_SHFT                               0x0

#define HWIO_MMSS_MDP_AADC_0_APICAL_LUT_AL_CALIB25_24_ADDR                                       (MMSS_MDP_AADC_0_REG_BASE      + 0x00000130)
#define HWIO_MMSS_MDP_AADC_0_APICAL_LUT_AL_CALIB25_24_RMSK                                       0xffffffff
#define HWIO_MMSS_MDP_AADC_0_APICAL_LUT_AL_CALIB25_24_IN          \
        in_dword_masked(HWIO_MMSS_MDP_AADC_0_APICAL_LUT_AL_CALIB25_24_ADDR, HWIO_MMSS_MDP_AADC_0_APICAL_LUT_AL_CALIB25_24_RMSK)
#define HWIO_MMSS_MDP_AADC_0_APICAL_LUT_AL_CALIB25_24_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_AADC_0_APICAL_LUT_AL_CALIB25_24_ADDR, m)
#define HWIO_MMSS_MDP_AADC_0_APICAL_LUT_AL_CALIB25_24_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_AADC_0_APICAL_LUT_AL_CALIB25_24_ADDR,v)
#define HWIO_MMSS_MDP_AADC_0_APICAL_LUT_AL_CALIB25_24_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_AADC_0_APICAL_LUT_AL_CALIB25_24_ADDR,m,v,HWIO_MMSS_MDP_AADC_0_APICAL_LUT_AL_CALIB25_24_IN)
#define HWIO_MMSS_MDP_AADC_0_APICAL_LUT_AL_CALIB25_24_LUT_AL_CALIB25_BMSK                        0xffff0000
#define HWIO_MMSS_MDP_AADC_0_APICAL_LUT_AL_CALIB25_24_LUT_AL_CALIB25_SHFT                              0x10
#define HWIO_MMSS_MDP_AADC_0_APICAL_LUT_AL_CALIB25_24_LUT_AL_CALIB24_BMSK                            0xffff
#define HWIO_MMSS_MDP_AADC_0_APICAL_LUT_AL_CALIB25_24_LUT_AL_CALIB24_SHFT                               0x0

#define HWIO_MMSS_MDP_AADC_0_APICAL_LUT_AL_CALIB27_26_ADDR                                       (MMSS_MDP_AADC_0_REG_BASE      + 0x00000134)
#define HWIO_MMSS_MDP_AADC_0_APICAL_LUT_AL_CALIB27_26_RMSK                                       0xffffffff
#define HWIO_MMSS_MDP_AADC_0_APICAL_LUT_AL_CALIB27_26_IN          \
        in_dword_masked(HWIO_MMSS_MDP_AADC_0_APICAL_LUT_AL_CALIB27_26_ADDR, HWIO_MMSS_MDP_AADC_0_APICAL_LUT_AL_CALIB27_26_RMSK)
#define HWIO_MMSS_MDP_AADC_0_APICAL_LUT_AL_CALIB27_26_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_AADC_0_APICAL_LUT_AL_CALIB27_26_ADDR, m)
#define HWIO_MMSS_MDP_AADC_0_APICAL_LUT_AL_CALIB27_26_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_AADC_0_APICAL_LUT_AL_CALIB27_26_ADDR,v)
#define HWIO_MMSS_MDP_AADC_0_APICAL_LUT_AL_CALIB27_26_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_AADC_0_APICAL_LUT_AL_CALIB27_26_ADDR,m,v,HWIO_MMSS_MDP_AADC_0_APICAL_LUT_AL_CALIB27_26_IN)
#define HWIO_MMSS_MDP_AADC_0_APICAL_LUT_AL_CALIB27_26_LUT_AL_CALIB27_BMSK                        0xffff0000
#define HWIO_MMSS_MDP_AADC_0_APICAL_LUT_AL_CALIB27_26_LUT_AL_CALIB27_SHFT                              0x10
#define HWIO_MMSS_MDP_AADC_0_APICAL_LUT_AL_CALIB27_26_LUT_AL_CALIB26_BMSK                            0xffff
#define HWIO_MMSS_MDP_AADC_0_APICAL_LUT_AL_CALIB27_26_LUT_AL_CALIB26_SHFT                               0x0

#define HWIO_MMSS_MDP_AADC_0_APICAL_LUT_AL_CALIB29_28_ADDR                                       (MMSS_MDP_AADC_0_REG_BASE      + 0x00000138)
#define HWIO_MMSS_MDP_AADC_0_APICAL_LUT_AL_CALIB29_28_RMSK                                       0xffffffff
#define HWIO_MMSS_MDP_AADC_0_APICAL_LUT_AL_CALIB29_28_IN          \
        in_dword_masked(HWIO_MMSS_MDP_AADC_0_APICAL_LUT_AL_CALIB29_28_ADDR, HWIO_MMSS_MDP_AADC_0_APICAL_LUT_AL_CALIB29_28_RMSK)
#define HWIO_MMSS_MDP_AADC_0_APICAL_LUT_AL_CALIB29_28_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_AADC_0_APICAL_LUT_AL_CALIB29_28_ADDR, m)
#define HWIO_MMSS_MDP_AADC_0_APICAL_LUT_AL_CALIB29_28_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_AADC_0_APICAL_LUT_AL_CALIB29_28_ADDR,v)
#define HWIO_MMSS_MDP_AADC_0_APICAL_LUT_AL_CALIB29_28_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_AADC_0_APICAL_LUT_AL_CALIB29_28_ADDR,m,v,HWIO_MMSS_MDP_AADC_0_APICAL_LUT_AL_CALIB29_28_IN)
#define HWIO_MMSS_MDP_AADC_0_APICAL_LUT_AL_CALIB29_28_LUT_AL_CALIB29_BMSK                        0xffff0000
#define HWIO_MMSS_MDP_AADC_0_APICAL_LUT_AL_CALIB29_28_LUT_AL_CALIB29_SHFT                              0x10
#define HWIO_MMSS_MDP_AADC_0_APICAL_LUT_AL_CALIB29_28_LUT_AL_CALIB28_BMSK                            0xffff
#define HWIO_MMSS_MDP_AADC_0_APICAL_LUT_AL_CALIB29_28_LUT_AL_CALIB28_SHFT                               0x0

#define HWIO_MMSS_MDP_AADC_0_APICAL_LUT_AL_CALIB31_30_ADDR                                       (MMSS_MDP_AADC_0_REG_BASE      + 0x0000013c)
#define HWIO_MMSS_MDP_AADC_0_APICAL_LUT_AL_CALIB31_30_RMSK                                       0xffffffff
#define HWIO_MMSS_MDP_AADC_0_APICAL_LUT_AL_CALIB31_30_IN          \
        in_dword_masked(HWIO_MMSS_MDP_AADC_0_APICAL_LUT_AL_CALIB31_30_ADDR, HWIO_MMSS_MDP_AADC_0_APICAL_LUT_AL_CALIB31_30_RMSK)
#define HWIO_MMSS_MDP_AADC_0_APICAL_LUT_AL_CALIB31_30_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_AADC_0_APICAL_LUT_AL_CALIB31_30_ADDR, m)
#define HWIO_MMSS_MDP_AADC_0_APICAL_LUT_AL_CALIB31_30_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_AADC_0_APICAL_LUT_AL_CALIB31_30_ADDR,v)
#define HWIO_MMSS_MDP_AADC_0_APICAL_LUT_AL_CALIB31_30_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_AADC_0_APICAL_LUT_AL_CALIB31_30_ADDR,m,v,HWIO_MMSS_MDP_AADC_0_APICAL_LUT_AL_CALIB31_30_IN)
#define HWIO_MMSS_MDP_AADC_0_APICAL_LUT_AL_CALIB31_30_LUT_AL_CALIB31_BMSK                        0xffff0000
#define HWIO_MMSS_MDP_AADC_0_APICAL_LUT_AL_CALIB31_30_LUT_AL_CALIB31_SHFT                              0x10
#define HWIO_MMSS_MDP_AADC_0_APICAL_LUT_AL_CALIB31_30_LUT_AL_CALIB30_BMSK                            0xffff
#define HWIO_MMSS_MDP_AADC_0_APICAL_LUT_AL_CALIB31_30_LUT_AL_CALIB30_SHFT                               0x0

#define HWIO_MMSS_MDP_AADC_0_APICAL_LUT_AL_CALIB32_ADDR                                          (MMSS_MDP_AADC_0_REG_BASE      + 0x00000140)
#define HWIO_MMSS_MDP_AADC_0_APICAL_LUT_AL_CALIB32_RMSK                                          0xffff0000
#define HWIO_MMSS_MDP_AADC_0_APICAL_LUT_AL_CALIB32_IN          \
        in_dword_masked(HWIO_MMSS_MDP_AADC_0_APICAL_LUT_AL_CALIB32_ADDR, HWIO_MMSS_MDP_AADC_0_APICAL_LUT_AL_CALIB32_RMSK)
#define HWIO_MMSS_MDP_AADC_0_APICAL_LUT_AL_CALIB32_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_AADC_0_APICAL_LUT_AL_CALIB32_ADDR, m)
#define HWIO_MMSS_MDP_AADC_0_APICAL_LUT_AL_CALIB32_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_AADC_0_APICAL_LUT_AL_CALIB32_ADDR,v)
#define HWIO_MMSS_MDP_AADC_0_APICAL_LUT_AL_CALIB32_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_AADC_0_APICAL_LUT_AL_CALIB32_ADDR,m,v,HWIO_MMSS_MDP_AADC_0_APICAL_LUT_AL_CALIB32_IN)
#define HWIO_MMSS_MDP_AADC_0_APICAL_LUT_AL_CALIB32_LUT_AL_CALIB32_BMSK                           0xffff0000
#define HWIO_MMSS_MDP_AADC_0_APICAL_LUT_AL_CALIB32_LUT_AL_CALIB32_SHFT                                 0x10

#define HWIO_MMSS_MDP_AADC_0_APICAL_DRC_IN_ADDR                                                  (MMSS_MDP_AADC_0_REG_BASE      + 0x00000144)
#define HWIO_MMSS_MDP_AADC_0_APICAL_DRC_IN_RMSK                                                      0xffff
#define HWIO_MMSS_MDP_AADC_0_APICAL_DRC_IN_IN          \
        in_dword_masked(HWIO_MMSS_MDP_AADC_0_APICAL_DRC_IN_ADDR, HWIO_MMSS_MDP_AADC_0_APICAL_DRC_IN_RMSK)
#define HWIO_MMSS_MDP_AADC_0_APICAL_DRC_IN_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_AADC_0_APICAL_DRC_IN_ADDR, m)
#define HWIO_MMSS_MDP_AADC_0_APICAL_DRC_IN_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_AADC_0_APICAL_DRC_IN_ADDR,v)
#define HWIO_MMSS_MDP_AADC_0_APICAL_DRC_IN_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_AADC_0_APICAL_DRC_IN_ADDR,m,v,HWIO_MMSS_MDP_AADC_0_APICAL_DRC_IN_IN)
#define HWIO_MMSS_MDP_AADC_0_APICAL_DRC_IN_DRC_IN_BMSK                                               0xffff
#define HWIO_MMSS_MDP_AADC_0_APICAL_DRC_IN_DRC_IN_SHFT                                                  0x0

#define HWIO_MMSS_MDP_AADC_0_APICAL_START_CALC_ADDR                                              (MMSS_MDP_AADC_0_REG_BASE      + 0x00000148)
#define HWIO_MMSS_MDP_AADC_0_APICAL_START_CALC_RMSK                                                     0x1
#define HWIO_MMSS_MDP_AADC_0_APICAL_START_CALC_IN          \
        in_dword_masked(HWIO_MMSS_MDP_AADC_0_APICAL_START_CALC_ADDR, HWIO_MMSS_MDP_AADC_0_APICAL_START_CALC_RMSK)
#define HWIO_MMSS_MDP_AADC_0_APICAL_START_CALC_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_AADC_0_APICAL_START_CALC_ADDR, m)
#define HWIO_MMSS_MDP_AADC_0_APICAL_START_CALC_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_AADC_0_APICAL_START_CALC_ADDR,v)
#define HWIO_MMSS_MDP_AADC_0_APICAL_START_CALC_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_AADC_0_APICAL_START_CALC_ADDR,m,v,HWIO_MMSS_MDP_AADC_0_APICAL_START_CALC_IN)
#define HWIO_MMSS_MDP_AADC_0_APICAL_START_CALC_START_CALC_BMSK                                          0x1
#define HWIO_MMSS_MDP_AADC_0_APICAL_START_CALC_START_CALC_SHFT                                          0x0

#define HWIO_MMSS_MDP_AADC_0_APICAL_STRENGTH_OUT_ADDR                                            (MMSS_MDP_AADC_0_REG_BASE      + 0x0000014c)
#define HWIO_MMSS_MDP_AADC_0_APICAL_STRENGTH_OUT_RMSK                                                  0xff
#define HWIO_MMSS_MDP_AADC_0_APICAL_STRENGTH_OUT_IN          \
        in_dword_masked(HWIO_MMSS_MDP_AADC_0_APICAL_STRENGTH_OUT_ADDR, HWIO_MMSS_MDP_AADC_0_APICAL_STRENGTH_OUT_RMSK)
#define HWIO_MMSS_MDP_AADC_0_APICAL_STRENGTH_OUT_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_AADC_0_APICAL_STRENGTH_OUT_ADDR, m)
#define HWIO_MMSS_MDP_AADC_0_APICAL_STRENGTH_OUT_STRENGTH_OUT_BMSK                                     0xff
#define HWIO_MMSS_MDP_AADC_0_APICAL_STRENGTH_OUT_STRENGTH_OUT_SHFT                                      0x0

#define HWIO_MMSS_MDP_AADC_0_APICAL_DRC_OUT_ADDR                                                 (MMSS_MDP_AADC_0_REG_BASE      + 0x00000150)
#define HWIO_MMSS_MDP_AADC_0_APICAL_DRC_OUT_RMSK                                                     0xffff
#define HWIO_MMSS_MDP_AADC_0_APICAL_DRC_OUT_IN          \
        in_dword_masked(HWIO_MMSS_MDP_AADC_0_APICAL_DRC_OUT_ADDR, HWIO_MMSS_MDP_AADC_0_APICAL_DRC_OUT_RMSK)
#define HWIO_MMSS_MDP_AADC_0_APICAL_DRC_OUT_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_AADC_0_APICAL_DRC_OUT_ADDR, m)
#define HWIO_MMSS_MDP_AADC_0_APICAL_DRC_OUT_DRC_OUT_BMSK                                             0xffff
#define HWIO_MMSS_MDP_AADC_0_APICAL_DRC_OUT_DRC_OUT_SHFT                                                0x0

#define HWIO_MMSS_MDP_AADC_0_APICAL_BACKLIGHT_OUT_ADDR                                           (MMSS_MDP_AADC_0_REG_BASE      + 0x00000154)
#define HWIO_MMSS_MDP_AADC_0_APICAL_BACKLIGHT_OUT_RMSK                                               0xffff
#define HWIO_MMSS_MDP_AADC_0_APICAL_BACKLIGHT_OUT_IN          \
        in_dword_masked(HWIO_MMSS_MDP_AADC_0_APICAL_BACKLIGHT_OUT_ADDR, HWIO_MMSS_MDP_AADC_0_APICAL_BACKLIGHT_OUT_RMSK)
#define HWIO_MMSS_MDP_AADC_0_APICAL_BACKLIGHT_OUT_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_AADC_0_APICAL_BACKLIGHT_OUT_ADDR, m)
#define HWIO_MMSS_MDP_AADC_0_APICAL_BACKLIGHT_OUT_BACKLIGHT_OUT_BMSK                                 0xffff
#define HWIO_MMSS_MDP_AADC_0_APICAL_BACKLIGHT_OUT_BACKLIGHT_OUT_SHFT                                    0x0

#define HWIO_MMSS_MDP_AADC_0_APICAL_CALC_DONE_ADDR                                               (MMSS_MDP_AADC_0_REG_BASE      + 0x00000158)
#define HWIO_MMSS_MDP_AADC_0_APICAL_CALC_DONE_RMSK                                                      0x1
#define HWIO_MMSS_MDP_AADC_0_APICAL_CALC_DONE_IN          \
        in_dword_masked(HWIO_MMSS_MDP_AADC_0_APICAL_CALC_DONE_ADDR, HWIO_MMSS_MDP_AADC_0_APICAL_CALC_DONE_RMSK)
#define HWIO_MMSS_MDP_AADC_0_APICAL_CALC_DONE_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_AADC_0_APICAL_CALC_DONE_ADDR, m)
#define HWIO_MMSS_MDP_AADC_0_APICAL_CALC_DONE_CALC_DONE_BMSK                                            0x1
#define HWIO_MMSS_MDP_AADC_0_APICAL_CALC_DONE_CALC_DONE_SHFT                                            0x0

#define HWIO_MMSS_MDP_AADC_0_APICAL_FRAME_END_ADDR                                               (MMSS_MDP_AADC_0_REG_BASE      + 0x0000015c)
#define HWIO_MMSS_MDP_AADC_0_APICAL_FRAME_END_RMSK                                                   0xffff
#define HWIO_MMSS_MDP_AADC_0_APICAL_FRAME_END_IN          \
        in_dword_masked(HWIO_MMSS_MDP_AADC_0_APICAL_FRAME_END_ADDR, HWIO_MMSS_MDP_AADC_0_APICAL_FRAME_END_RMSK)
#define HWIO_MMSS_MDP_AADC_0_APICAL_FRAME_END_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_AADC_0_APICAL_FRAME_END_ADDR, m)
#define HWIO_MMSS_MDP_AADC_0_APICAL_FRAME_END_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_AADC_0_APICAL_FRAME_END_ADDR,v)
#define HWIO_MMSS_MDP_AADC_0_APICAL_FRAME_END_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_AADC_0_APICAL_FRAME_END_ADDR,m,v,HWIO_MMSS_MDP_AADC_0_APICAL_FRAME_END_IN)
#define HWIO_MMSS_MDP_AADC_0_APICAL_FRAME_END_FRAME_END_BMSK                                         0xffff
#define HWIO_MMSS_MDP_AADC_0_APICAL_FRAME_END_FRAME_END_SHFT                                            0x0

#define HWIO_MMSS_MDP_AADC_0_APICAL_PROCS_END_ADDR                                               (MMSS_MDP_AADC_0_REG_BASE      + 0x00000160)
#define HWIO_MMSS_MDP_AADC_0_APICAL_PROCS_END_RMSK                                                   0xffff
#define HWIO_MMSS_MDP_AADC_0_APICAL_PROCS_END_IN          \
        in_dword_masked(HWIO_MMSS_MDP_AADC_0_APICAL_PROCS_END_ADDR, HWIO_MMSS_MDP_AADC_0_APICAL_PROCS_END_RMSK)
#define HWIO_MMSS_MDP_AADC_0_APICAL_PROCS_END_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_AADC_0_APICAL_PROCS_END_ADDR, m)
#define HWIO_MMSS_MDP_AADC_0_APICAL_PROCS_END_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_AADC_0_APICAL_PROCS_END_ADDR,v)
#define HWIO_MMSS_MDP_AADC_0_APICAL_PROCS_END_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_AADC_0_APICAL_PROCS_END_ADDR,m,v,HWIO_MMSS_MDP_AADC_0_APICAL_PROCS_END_IN)
#define HWIO_MMSS_MDP_AADC_0_APICAL_PROCS_END_PROCS_END_BMSK                                         0xffff
#define HWIO_MMSS_MDP_AADC_0_APICAL_PROCS_END_PROCS_END_SHFT                                            0x0

#define HWIO_MMSS_MDP_AADC_0_APICAL_FRAME_START_ADDR                                             (MMSS_MDP_AADC_0_REG_BASE      + 0x00000164)
#define HWIO_MMSS_MDP_AADC_0_APICAL_FRAME_START_RMSK                                                 0xffff
#define HWIO_MMSS_MDP_AADC_0_APICAL_FRAME_START_IN          \
        in_dword_masked(HWIO_MMSS_MDP_AADC_0_APICAL_FRAME_START_ADDR, HWIO_MMSS_MDP_AADC_0_APICAL_FRAME_START_RMSK)
#define HWIO_MMSS_MDP_AADC_0_APICAL_FRAME_START_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_AADC_0_APICAL_FRAME_START_ADDR, m)
#define HWIO_MMSS_MDP_AADC_0_APICAL_FRAME_START_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_AADC_0_APICAL_FRAME_START_ADDR,v)
#define HWIO_MMSS_MDP_AADC_0_APICAL_FRAME_START_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_AADC_0_APICAL_FRAME_START_ADDR,m,v,HWIO_MMSS_MDP_AADC_0_APICAL_FRAME_START_IN)
#define HWIO_MMSS_MDP_AADC_0_APICAL_FRAME_START_FRAME_START_BMSK                                     0xffff
#define HWIO_MMSS_MDP_AADC_0_APICAL_FRAME_START_FRAME_START_SHFT                                        0x0

#define HWIO_MMSS_MDP_AADC_0_APICAL_PROCS_START_ADDR                                             (MMSS_MDP_AADC_0_REG_BASE      + 0x00000168)
#define HWIO_MMSS_MDP_AADC_0_APICAL_PROCS_START_RMSK                                                 0xffff
#define HWIO_MMSS_MDP_AADC_0_APICAL_PROCS_START_IN          \
        in_dword_masked(HWIO_MMSS_MDP_AADC_0_APICAL_PROCS_START_ADDR, HWIO_MMSS_MDP_AADC_0_APICAL_PROCS_START_RMSK)
#define HWIO_MMSS_MDP_AADC_0_APICAL_PROCS_START_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_AADC_0_APICAL_PROCS_START_ADDR, m)
#define HWIO_MMSS_MDP_AADC_0_APICAL_PROCS_START_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_AADC_0_APICAL_PROCS_START_ADDR,v)
#define HWIO_MMSS_MDP_AADC_0_APICAL_PROCS_START_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_AADC_0_APICAL_PROCS_START_ADDR,m,v,HWIO_MMSS_MDP_AADC_0_APICAL_PROCS_START_IN)
#define HWIO_MMSS_MDP_AADC_0_APICAL_PROCS_START_PROCS_START_BMSK                                     0xffff
#define HWIO_MMSS_MDP_AADC_0_APICAL_PROCS_START_PROCS_START_SHFT                                        0x0

#define HWIO_MMSS_MDP_AADC_0_APICAL_TILE_CONTROL_ADDR                                            (MMSS_MDP_AADC_0_REG_BASE      + 0x0000016c)
#define HWIO_MMSS_MDP_AADC_0_APICAL_TILE_CONTROL_RMSK                                                  0xff
#define HWIO_MMSS_MDP_AADC_0_APICAL_TILE_CONTROL_IN          \
        in_dword_masked(HWIO_MMSS_MDP_AADC_0_APICAL_TILE_CONTROL_ADDR, HWIO_MMSS_MDP_AADC_0_APICAL_TILE_CONTROL_RMSK)
#define HWIO_MMSS_MDP_AADC_0_APICAL_TILE_CONTROL_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_AADC_0_APICAL_TILE_CONTROL_ADDR, m)
#define HWIO_MMSS_MDP_AADC_0_APICAL_TILE_CONTROL_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_AADC_0_APICAL_TILE_CONTROL_ADDR,v)
#define HWIO_MMSS_MDP_AADC_0_APICAL_TILE_CONTROL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_AADC_0_APICAL_TILE_CONTROL_ADDR,m,v,HWIO_MMSS_MDP_AADC_0_APICAL_TILE_CONTROL_IN)
#define HWIO_MMSS_MDP_AADC_0_APICAL_TILE_CONTROL_TILE_CONTROL_BMSK                                     0xff
#define HWIO_MMSS_MDP_AADC_0_APICAL_TILE_CONTROL_TILE_CONTROL_SHFT                                      0x0

#define HWIO_MMSS_MDP_AADC_0_APICAL_INTR_EN_ADDR                                                 (MMSS_MDP_AADC_0_REG_BASE      + 0x00000170)
#define HWIO_MMSS_MDP_AADC_0_APICAL_INTR_EN_RMSK                                                        0x3
#define HWIO_MMSS_MDP_AADC_0_APICAL_INTR_EN_IN          \
        in_dword_masked(HWIO_MMSS_MDP_AADC_0_APICAL_INTR_EN_ADDR, HWIO_MMSS_MDP_AADC_0_APICAL_INTR_EN_RMSK)
#define HWIO_MMSS_MDP_AADC_0_APICAL_INTR_EN_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_AADC_0_APICAL_INTR_EN_ADDR, m)
#define HWIO_MMSS_MDP_AADC_0_APICAL_INTR_EN_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_AADC_0_APICAL_INTR_EN_ADDR,v)
#define HWIO_MMSS_MDP_AADC_0_APICAL_INTR_EN_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_AADC_0_APICAL_INTR_EN_ADDR,m,v,HWIO_MMSS_MDP_AADC_0_APICAL_INTR_EN_IN)
#define HWIO_MMSS_MDP_AADC_0_APICAL_INTR_EN_STRENGTH_UPDATED_BMSK                                       0x2
#define HWIO_MMSS_MDP_AADC_0_APICAL_INTR_EN_STRENGTH_UPDATED_SHFT                                       0x1
#define HWIO_MMSS_MDP_AADC_0_APICAL_INTR_EN_BACKLIGHT_UPDATED_BMSK                                      0x1
#define HWIO_MMSS_MDP_AADC_0_APICAL_INTR_EN_BACKLIGHT_UPDATED_SHFT                                      0x0

#define HWIO_MMSS_MDP_AADC_0_APICAL_INTR_STATUS_ADDR                                             (MMSS_MDP_AADC_0_REG_BASE      + 0x00000174)
#define HWIO_MMSS_MDP_AADC_0_APICAL_INTR_STATUS_RMSK                                                    0x3
#define HWIO_MMSS_MDP_AADC_0_APICAL_INTR_STATUS_IN          \
        in_dword_masked(HWIO_MMSS_MDP_AADC_0_APICAL_INTR_STATUS_ADDR, HWIO_MMSS_MDP_AADC_0_APICAL_INTR_STATUS_RMSK)
#define HWIO_MMSS_MDP_AADC_0_APICAL_INTR_STATUS_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_AADC_0_APICAL_INTR_STATUS_ADDR, m)
#define HWIO_MMSS_MDP_AADC_0_APICAL_INTR_STATUS_STRENGTH_UPDATED_BMSK                                   0x2
#define HWIO_MMSS_MDP_AADC_0_APICAL_INTR_STATUS_STRENGTH_UPDATED_SHFT                                   0x1
#define HWIO_MMSS_MDP_AADC_0_APICAL_INTR_STATUS_BACKLIGHT_UPDATED_BMSK                                  0x1
#define HWIO_MMSS_MDP_AADC_0_APICAL_INTR_STATUS_BACKLIGHT_UPDATED_SHFT                                  0x0

#define HWIO_MMSS_MDP_AADC_0_APICAL_INTR_CLEAR_ADDR                                              (MMSS_MDP_AADC_0_REG_BASE      + 0x00000178)
#define HWIO_MMSS_MDP_AADC_0_APICAL_INTR_CLEAR_RMSK                                                     0x3
#define HWIO_MMSS_MDP_AADC_0_APICAL_INTR_CLEAR_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_AADC_0_APICAL_INTR_CLEAR_ADDR,v)
#define HWIO_MMSS_MDP_AADC_0_APICAL_INTR_CLEAR_STRENGTH_UPDATED_BMSK                                    0x2
#define HWIO_MMSS_MDP_AADC_0_APICAL_INTR_CLEAR_STRENGTH_UPDATED_SHFT                                    0x1
#define HWIO_MMSS_MDP_AADC_0_APICAL_INTR_CLEAR_BACKLIGHT_UPDATED_BMSK                                   0x1
#define HWIO_MMSS_MDP_AADC_0_APICAL_INTR_CLEAR_BACKLIGHT_UPDATED_SHFT                                   0x0

#define HWIO_MMSS_MDP_AADC_0_APICAL_HW_VERSION_ADDR                                              (MMSS_MDP_AADC_0_REG_BASE      + 0x00000180)
#define HWIO_MMSS_MDP_AADC_0_APICAL_HW_VERSION_RMSK                                              0xffffffff
#define HWIO_MMSS_MDP_AADC_0_APICAL_HW_VERSION_IN          \
        in_dword_masked(HWIO_MMSS_MDP_AADC_0_APICAL_HW_VERSION_ADDR, HWIO_MMSS_MDP_AADC_0_APICAL_HW_VERSION_RMSK)
#define HWIO_MMSS_MDP_AADC_0_APICAL_HW_VERSION_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_AADC_0_APICAL_HW_VERSION_ADDR, m)
#define HWIO_MMSS_MDP_AADC_0_APICAL_HW_VERSION_MAJOR_BMSK                                        0xf0000000
#define HWIO_MMSS_MDP_AADC_0_APICAL_HW_VERSION_MAJOR_SHFT                                              0x1c
#define HWIO_MMSS_MDP_AADC_0_APICAL_HW_VERSION_MINOR_BMSK                                         0xfff0000
#define HWIO_MMSS_MDP_AADC_0_APICAL_HW_VERSION_MINOR_SHFT                                              0x10
#define HWIO_MMSS_MDP_AADC_0_APICAL_HW_VERSION_STEP_BMSK                                             0xffff
#define HWIO_MMSS_MDP_AADC_0_APICAL_HW_VERSION_STEP_SHFT                                                0x0

/*----------------------------------------------------------------------------
 * MODULE: MMSS_MDP_CDM_0
 *--------------------------------------------------------------------------*/

#define HWIO_MMSS_MDP_CDM_0_PMU_CTRL_ADDR                              (MMSS_MDP_CDM_0_REG_BASE      + 0x00000210)
#define HWIO_MMSS_MDP_CDM_0_PMU_CTRL_RMSK                              0x8000000f
#define HWIO_MMSS_MDP_CDM_0_PMU_CTRL_IN          \
        in_dword_masked(HWIO_MMSS_MDP_CDM_0_PMU_CTRL_ADDR, HWIO_MMSS_MDP_CDM_0_PMU_CTRL_RMSK)
#define HWIO_MMSS_MDP_CDM_0_PMU_CTRL_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_CDM_0_PMU_CTRL_ADDR, m)
#define HWIO_MMSS_MDP_CDM_0_PMU_CTRL_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_CDM_0_PMU_CTRL_ADDR,v)
#define HWIO_MMSS_MDP_CDM_0_PMU_CTRL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_CDM_0_PMU_CTRL_ADDR,m,v,HWIO_MMSS_MDP_CDM_0_PMU_CTRL_IN)
#define HWIO_MMSS_MDP_CDM_0_PMU_CTRL_CLK_ACTIVE_BMSK                   0x80000000
#define HWIO_MMSS_MDP_CDM_0_PMU_CTRL_CLK_ACTIVE_SHFT                         0x1f
#define HWIO_MMSS_MDP_CDM_0_PMU_CTRL_CLK_HYSTERISIS_CTRL_BMSK                 0xc
#define HWIO_MMSS_MDP_CDM_0_PMU_CTRL_CLK_HYSTERISIS_CTRL_SHFT                 0x2
#define HWIO_MMSS_MDP_CDM_0_PMU_CTRL_CLK_FORCE_OFF_BMSK                       0x2
#define HWIO_MMSS_MDP_CDM_0_PMU_CTRL_CLK_FORCE_OFF_SHFT                       0x1
#define HWIO_MMSS_MDP_CDM_0_PMU_CTRL_CLK_FORCE_ON_BMSK                        0x1
#define HWIO_MMSS_MDP_CDM_0_PMU_CTRL_CLK_FORCE_ON_SHFT                        0x0

#define HWIO_MMSS_MDP_CDM_0_MISR_CTRL_ADDR                             (MMSS_MDP_CDM_0_REG_BASE      + 0x00000214)
#define HWIO_MMSS_MDP_CDM_0_MISR_CTRL_RMSK                             0xc00003ff
#define HWIO_MMSS_MDP_CDM_0_MISR_CTRL_IN          \
        in_dword_masked(HWIO_MMSS_MDP_CDM_0_MISR_CTRL_ADDR, HWIO_MMSS_MDP_CDM_0_MISR_CTRL_RMSK)
#define HWIO_MMSS_MDP_CDM_0_MISR_CTRL_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_CDM_0_MISR_CTRL_ADDR, m)
#define HWIO_MMSS_MDP_CDM_0_MISR_CTRL_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_CDM_0_MISR_CTRL_ADDR,v)
#define HWIO_MMSS_MDP_CDM_0_MISR_CTRL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_CDM_0_MISR_CTRL_ADDR,m,v,HWIO_MMSS_MDP_CDM_0_MISR_CTRL_IN)
#define HWIO_MMSS_MDP_CDM_0_MISR_CTRL_STATUS_BMSK                      0x80000000
#define HWIO_MMSS_MDP_CDM_0_MISR_CTRL_STATUS_SHFT                            0x1f
#define HWIO_MMSS_MDP_CDM_0_MISR_CTRL_STATUS_CLEAR_BMSK                0x40000000
#define HWIO_MMSS_MDP_CDM_0_MISR_CTRL_STATUS_CLEAR_SHFT                      0x1e
#define HWIO_MMSS_MDP_CDM_0_MISR_CTRL_RUN_MODE_BMSK                         0x200
#define HWIO_MMSS_MDP_CDM_0_MISR_CTRL_RUN_MODE_SHFT                           0x9
#define HWIO_MMSS_MDP_CDM_0_MISR_CTRL_ENABLE_BMSK                           0x100
#define HWIO_MMSS_MDP_CDM_0_MISR_CTRL_ENABLE_SHFT                             0x8
#define HWIO_MMSS_MDP_CDM_0_MISR_CTRL_FRAME_COUNT_BMSK                       0xff
#define HWIO_MMSS_MDP_CDM_0_MISR_CTRL_FRAME_COUNT_SHFT                        0x0

#define HWIO_MMSS_MDP_CDM_0_MISR_C0_ADDR                               (MMSS_MDP_CDM_0_REG_BASE      + 0x00000218)
#define HWIO_MMSS_MDP_CDM_0_MISR_C0_RMSK                               0xffffffff
#define HWIO_MMSS_MDP_CDM_0_MISR_C0_IN          \
        in_dword_masked(HWIO_MMSS_MDP_CDM_0_MISR_C0_ADDR, HWIO_MMSS_MDP_CDM_0_MISR_C0_RMSK)
#define HWIO_MMSS_MDP_CDM_0_MISR_C0_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_CDM_0_MISR_C0_ADDR, m)
#define HWIO_MMSS_MDP_CDM_0_MISR_C0_SIGNATURE_BMSK                     0xffffffff
#define HWIO_MMSS_MDP_CDM_0_MISR_C0_SIGNATURE_SHFT                            0x0

#define HWIO_MMSS_MDP_CDM_0_MISR_C1_ADDR                               (MMSS_MDP_CDM_0_REG_BASE      + 0x0000021c)
#define HWIO_MMSS_MDP_CDM_0_MISR_C1_RMSK                               0xffffffff
#define HWIO_MMSS_MDP_CDM_0_MISR_C1_IN          \
        in_dword_masked(HWIO_MMSS_MDP_CDM_0_MISR_C1_ADDR, HWIO_MMSS_MDP_CDM_0_MISR_C1_RMSK)
#define HWIO_MMSS_MDP_CDM_0_MISR_C1_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_CDM_0_MISR_C1_ADDR, m)
#define HWIO_MMSS_MDP_CDM_0_MISR_C1_SIGNATURE_BMSK                     0xffffffff
#define HWIO_MMSS_MDP_CDM_0_MISR_C1_SIGNATURE_SHFT                            0x0

#define HWIO_MMSS_MDP_CDM_0_MISR_C2_ADDR                               (MMSS_MDP_CDM_0_REG_BASE      + 0x00000220)
#define HWIO_MMSS_MDP_CDM_0_MISR_C2_RMSK                               0xffffffff
#define HWIO_MMSS_MDP_CDM_0_MISR_C2_IN          \
        in_dword_masked(HWIO_MMSS_MDP_CDM_0_MISR_C2_ADDR, HWIO_MMSS_MDP_CDM_0_MISR_C2_RMSK)
#define HWIO_MMSS_MDP_CDM_0_MISR_C2_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_CDM_0_MISR_C2_ADDR, m)
#define HWIO_MMSS_MDP_CDM_0_MISR_C2_SIGNATURE_BMSK                     0xffffffff
#define HWIO_MMSS_MDP_CDM_0_MISR_C2_SIGNATURE_SHFT                            0x0

/*----------------------------------------------------------------------------
 * MODULE: MMSS_MDP_CDM_0_CSC_10
 *--------------------------------------------------------------------------*/

#define HWIO_MMSS_MDP_CDM_0_CSC_10_OP_MODE_ADDR                                             (MMSS_MDP_CDM_0_CSC_10_REG_BASE      + 0x00000000)
#define HWIO_MMSS_MDP_CDM_0_CSC_10_OP_MODE_RMSK                                                    0xf
#define HWIO_MMSS_MDP_CDM_0_CSC_10_OP_MODE_IN          \
        in_dword_masked(HWIO_MMSS_MDP_CDM_0_CSC_10_OP_MODE_ADDR, HWIO_MMSS_MDP_CDM_0_CSC_10_OP_MODE_RMSK)
#define HWIO_MMSS_MDP_CDM_0_CSC_10_OP_MODE_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_CDM_0_CSC_10_OP_MODE_ADDR, m)
#define HWIO_MMSS_MDP_CDM_0_CSC_10_OP_MODE_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_CDM_0_CSC_10_OP_MODE_ADDR,v)
#define HWIO_MMSS_MDP_CDM_0_CSC_10_OP_MODE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_CDM_0_CSC_10_OP_MODE_ADDR,m,v,HWIO_MMSS_MDP_CDM_0_CSC_10_OP_MODE_IN)
#define HWIO_MMSS_MDP_CDM_0_CSC_10_OP_MODE_LUMAKEY_EN_BMSK                                         0x8
#define HWIO_MMSS_MDP_CDM_0_CSC_10_OP_MODE_LUMAKEY_EN_SHFT                                         0x3
#define HWIO_MMSS_MDP_CDM_0_CSC_10_OP_MODE_DST_DATA_FORMAT_BMSK                                    0x4
#define HWIO_MMSS_MDP_CDM_0_CSC_10_OP_MODE_DST_DATA_FORMAT_SHFT                                    0x2
#define HWIO_MMSS_MDP_CDM_0_CSC_10_OP_MODE_SRC_DATA_FORMAT_BMSK                                    0x2
#define HWIO_MMSS_MDP_CDM_0_CSC_10_OP_MODE_SRC_DATA_FORMAT_SHFT                                    0x1
#define HWIO_MMSS_MDP_CDM_0_CSC_10_OP_MODE_EN_BMSK                                                 0x1
#define HWIO_MMSS_MDP_CDM_0_CSC_10_OP_MODE_EN_SHFT                                                 0x0

#define HWIO_MMSS_MDP_CDM_0_CSC_10_MATRIX_COEFF_0_ADDR                                      (MMSS_MDP_CDM_0_CSC_10_REG_BASE      + 0x00000004)
#define HWIO_MMSS_MDP_CDM_0_CSC_10_MATRIX_COEFF_0_RMSK                                      0x1fff1fff
#define HWIO_MMSS_MDP_CDM_0_CSC_10_MATRIX_COEFF_0_IN          \
        in_dword_masked(HWIO_MMSS_MDP_CDM_0_CSC_10_MATRIX_COEFF_0_ADDR, HWIO_MMSS_MDP_CDM_0_CSC_10_MATRIX_COEFF_0_RMSK)
#define HWIO_MMSS_MDP_CDM_0_CSC_10_MATRIX_COEFF_0_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_CDM_0_CSC_10_MATRIX_COEFF_0_ADDR, m)
#define HWIO_MMSS_MDP_CDM_0_CSC_10_MATRIX_COEFF_0_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_CDM_0_CSC_10_MATRIX_COEFF_0_ADDR,v)
#define HWIO_MMSS_MDP_CDM_0_CSC_10_MATRIX_COEFF_0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_CDM_0_CSC_10_MATRIX_COEFF_0_ADDR,m,v,HWIO_MMSS_MDP_CDM_0_CSC_10_MATRIX_COEFF_0_IN)
#define HWIO_MMSS_MDP_CDM_0_CSC_10_MATRIX_COEFF_0_COEFF_12_BMSK                             0x1fff0000
#define HWIO_MMSS_MDP_CDM_0_CSC_10_MATRIX_COEFF_0_COEFF_12_SHFT                                   0x10
#define HWIO_MMSS_MDP_CDM_0_CSC_10_MATRIX_COEFF_0_COEFF_11_BMSK                                 0x1fff
#define HWIO_MMSS_MDP_CDM_0_CSC_10_MATRIX_COEFF_0_COEFF_11_SHFT                                    0x0

#define HWIO_MMSS_MDP_CDM_0_CSC_10_MATRIX_COEFF_1_ADDR                                      (MMSS_MDP_CDM_0_CSC_10_REG_BASE      + 0x00000008)
#define HWIO_MMSS_MDP_CDM_0_CSC_10_MATRIX_COEFF_1_RMSK                                      0x1fff1fff
#define HWIO_MMSS_MDP_CDM_0_CSC_10_MATRIX_COEFF_1_IN          \
        in_dword_masked(HWIO_MMSS_MDP_CDM_0_CSC_10_MATRIX_COEFF_1_ADDR, HWIO_MMSS_MDP_CDM_0_CSC_10_MATRIX_COEFF_1_RMSK)
#define HWIO_MMSS_MDP_CDM_0_CSC_10_MATRIX_COEFF_1_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_CDM_0_CSC_10_MATRIX_COEFF_1_ADDR, m)
#define HWIO_MMSS_MDP_CDM_0_CSC_10_MATRIX_COEFF_1_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_CDM_0_CSC_10_MATRIX_COEFF_1_ADDR,v)
#define HWIO_MMSS_MDP_CDM_0_CSC_10_MATRIX_COEFF_1_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_CDM_0_CSC_10_MATRIX_COEFF_1_ADDR,m,v,HWIO_MMSS_MDP_CDM_0_CSC_10_MATRIX_COEFF_1_IN)
#define HWIO_MMSS_MDP_CDM_0_CSC_10_MATRIX_COEFF_1_COEFF_21_BMSK                             0x1fff0000
#define HWIO_MMSS_MDP_CDM_0_CSC_10_MATRIX_COEFF_1_COEFF_21_SHFT                                   0x10
#define HWIO_MMSS_MDP_CDM_0_CSC_10_MATRIX_COEFF_1_COEFF_13_BMSK                                 0x1fff
#define HWIO_MMSS_MDP_CDM_0_CSC_10_MATRIX_COEFF_1_COEFF_13_SHFT                                    0x0

#define HWIO_MMSS_MDP_CDM_0_CSC_10_MATRIX_COEFF_2_ADDR                                      (MMSS_MDP_CDM_0_CSC_10_REG_BASE      + 0x0000000c)
#define HWIO_MMSS_MDP_CDM_0_CSC_10_MATRIX_COEFF_2_RMSK                                      0x1fff1fff
#define HWIO_MMSS_MDP_CDM_0_CSC_10_MATRIX_COEFF_2_IN          \
        in_dword_masked(HWIO_MMSS_MDP_CDM_0_CSC_10_MATRIX_COEFF_2_ADDR, HWIO_MMSS_MDP_CDM_0_CSC_10_MATRIX_COEFF_2_RMSK)
#define HWIO_MMSS_MDP_CDM_0_CSC_10_MATRIX_COEFF_2_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_CDM_0_CSC_10_MATRIX_COEFF_2_ADDR, m)
#define HWIO_MMSS_MDP_CDM_0_CSC_10_MATRIX_COEFF_2_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_CDM_0_CSC_10_MATRIX_COEFF_2_ADDR,v)
#define HWIO_MMSS_MDP_CDM_0_CSC_10_MATRIX_COEFF_2_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_CDM_0_CSC_10_MATRIX_COEFF_2_ADDR,m,v,HWIO_MMSS_MDP_CDM_0_CSC_10_MATRIX_COEFF_2_IN)
#define HWIO_MMSS_MDP_CDM_0_CSC_10_MATRIX_COEFF_2_COEFF_23_BMSK                             0x1fff0000
#define HWIO_MMSS_MDP_CDM_0_CSC_10_MATRIX_COEFF_2_COEFF_23_SHFT                                   0x10
#define HWIO_MMSS_MDP_CDM_0_CSC_10_MATRIX_COEFF_2_COEFF_22_BMSK                                 0x1fff
#define HWIO_MMSS_MDP_CDM_0_CSC_10_MATRIX_COEFF_2_COEFF_22_SHFT                                    0x0

#define HWIO_MMSS_MDP_CDM_0_CSC_10_MATRIX_COEFF_3_ADDR                                      (MMSS_MDP_CDM_0_CSC_10_REG_BASE      + 0x00000010)
#define HWIO_MMSS_MDP_CDM_0_CSC_10_MATRIX_COEFF_3_RMSK                                      0x1fff1fff
#define HWIO_MMSS_MDP_CDM_0_CSC_10_MATRIX_COEFF_3_IN          \
        in_dword_masked(HWIO_MMSS_MDP_CDM_0_CSC_10_MATRIX_COEFF_3_ADDR, HWIO_MMSS_MDP_CDM_0_CSC_10_MATRIX_COEFF_3_RMSK)
#define HWIO_MMSS_MDP_CDM_0_CSC_10_MATRIX_COEFF_3_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_CDM_0_CSC_10_MATRIX_COEFF_3_ADDR, m)
#define HWIO_MMSS_MDP_CDM_0_CSC_10_MATRIX_COEFF_3_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_CDM_0_CSC_10_MATRIX_COEFF_3_ADDR,v)
#define HWIO_MMSS_MDP_CDM_0_CSC_10_MATRIX_COEFF_3_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_CDM_0_CSC_10_MATRIX_COEFF_3_ADDR,m,v,HWIO_MMSS_MDP_CDM_0_CSC_10_MATRIX_COEFF_3_IN)
#define HWIO_MMSS_MDP_CDM_0_CSC_10_MATRIX_COEFF_3_COEFF_32_BMSK                             0x1fff0000
#define HWIO_MMSS_MDP_CDM_0_CSC_10_MATRIX_COEFF_3_COEFF_32_SHFT                                   0x10
#define HWIO_MMSS_MDP_CDM_0_CSC_10_MATRIX_COEFF_3_COEFF_31_BMSK                                 0x1fff
#define HWIO_MMSS_MDP_CDM_0_CSC_10_MATRIX_COEFF_3_COEFF_31_SHFT                                    0x0

#define HWIO_MMSS_MDP_CDM_0_CSC_10_MATRIX_COEFF_4_ADDR                                      (MMSS_MDP_CDM_0_CSC_10_REG_BASE      + 0x00000014)
#define HWIO_MMSS_MDP_CDM_0_CSC_10_MATRIX_COEFF_4_RMSK                                          0x1fff
#define HWIO_MMSS_MDP_CDM_0_CSC_10_MATRIX_COEFF_4_IN          \
        in_dword_masked(HWIO_MMSS_MDP_CDM_0_CSC_10_MATRIX_COEFF_4_ADDR, HWIO_MMSS_MDP_CDM_0_CSC_10_MATRIX_COEFF_4_RMSK)
#define HWIO_MMSS_MDP_CDM_0_CSC_10_MATRIX_COEFF_4_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_CDM_0_CSC_10_MATRIX_COEFF_4_ADDR, m)
#define HWIO_MMSS_MDP_CDM_0_CSC_10_MATRIX_COEFF_4_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_CDM_0_CSC_10_MATRIX_COEFF_4_ADDR,v)
#define HWIO_MMSS_MDP_CDM_0_CSC_10_MATRIX_COEFF_4_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_CDM_0_CSC_10_MATRIX_COEFF_4_ADDR,m,v,HWIO_MMSS_MDP_CDM_0_CSC_10_MATRIX_COEFF_4_IN)
#define HWIO_MMSS_MDP_CDM_0_CSC_10_MATRIX_COEFF_4_COEFF_33_BMSK                                 0x1fff
#define HWIO_MMSS_MDP_CDM_0_CSC_10_MATRIX_COEFF_4_COEFF_33_SHFT                                    0x0

#define HWIO_MMSS_MDP_CDM_0_CSC_10_COMP_0_PRE_CLAMP_ADDR                                    (MMSS_MDP_CDM_0_CSC_10_REG_BASE      + 0x00000018)
#define HWIO_MMSS_MDP_CDM_0_CSC_10_COMP_0_PRE_CLAMP_RMSK                                     0x3ff03ff
#define HWIO_MMSS_MDP_CDM_0_CSC_10_COMP_0_PRE_CLAMP_IN          \
        in_dword_masked(HWIO_MMSS_MDP_CDM_0_CSC_10_COMP_0_PRE_CLAMP_ADDR, HWIO_MMSS_MDP_CDM_0_CSC_10_COMP_0_PRE_CLAMP_RMSK)
#define HWIO_MMSS_MDP_CDM_0_CSC_10_COMP_0_PRE_CLAMP_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_CDM_0_CSC_10_COMP_0_PRE_CLAMP_ADDR, m)
#define HWIO_MMSS_MDP_CDM_0_CSC_10_COMP_0_PRE_CLAMP_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_CDM_0_CSC_10_COMP_0_PRE_CLAMP_ADDR,v)
#define HWIO_MMSS_MDP_CDM_0_CSC_10_COMP_0_PRE_CLAMP_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_CDM_0_CSC_10_COMP_0_PRE_CLAMP_ADDR,m,v,HWIO_MMSS_MDP_CDM_0_CSC_10_COMP_0_PRE_CLAMP_IN)
#define HWIO_MMSS_MDP_CDM_0_CSC_10_COMP_0_PRE_CLAMP_LOW_BMSK                                 0x3ff0000
#define HWIO_MMSS_MDP_CDM_0_CSC_10_COMP_0_PRE_CLAMP_LOW_SHFT                                      0x10
#define HWIO_MMSS_MDP_CDM_0_CSC_10_COMP_0_PRE_CLAMP_HIGH_BMSK                                    0x3ff
#define HWIO_MMSS_MDP_CDM_0_CSC_10_COMP_0_PRE_CLAMP_HIGH_SHFT                                      0x0

#define HWIO_MMSS_MDP_CDM_0_CSC_10_COMP_1_PRE_CLAMP_ADDR                                    (MMSS_MDP_CDM_0_CSC_10_REG_BASE      + 0x0000001c)
#define HWIO_MMSS_MDP_CDM_0_CSC_10_COMP_1_PRE_CLAMP_RMSK                                     0x3ff03ff
#define HWIO_MMSS_MDP_CDM_0_CSC_10_COMP_1_PRE_CLAMP_IN          \
        in_dword_masked(HWIO_MMSS_MDP_CDM_0_CSC_10_COMP_1_PRE_CLAMP_ADDR, HWIO_MMSS_MDP_CDM_0_CSC_10_COMP_1_PRE_CLAMP_RMSK)
#define HWIO_MMSS_MDP_CDM_0_CSC_10_COMP_1_PRE_CLAMP_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_CDM_0_CSC_10_COMP_1_PRE_CLAMP_ADDR, m)
#define HWIO_MMSS_MDP_CDM_0_CSC_10_COMP_1_PRE_CLAMP_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_CDM_0_CSC_10_COMP_1_PRE_CLAMP_ADDR,v)
#define HWIO_MMSS_MDP_CDM_0_CSC_10_COMP_1_PRE_CLAMP_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_CDM_0_CSC_10_COMP_1_PRE_CLAMP_ADDR,m,v,HWIO_MMSS_MDP_CDM_0_CSC_10_COMP_1_PRE_CLAMP_IN)
#define HWIO_MMSS_MDP_CDM_0_CSC_10_COMP_1_PRE_CLAMP_LOW_BMSK                                 0x3ff0000
#define HWIO_MMSS_MDP_CDM_0_CSC_10_COMP_1_PRE_CLAMP_LOW_SHFT                                      0x10
#define HWIO_MMSS_MDP_CDM_0_CSC_10_COMP_1_PRE_CLAMP_HIGH_BMSK                                    0x3ff
#define HWIO_MMSS_MDP_CDM_0_CSC_10_COMP_1_PRE_CLAMP_HIGH_SHFT                                      0x0

#define HWIO_MMSS_MDP_CDM_0_CSC_10_COMP_2_PRE_CLAMP_ADDR                                    (MMSS_MDP_CDM_0_CSC_10_REG_BASE      + 0x00000020)
#define HWIO_MMSS_MDP_CDM_0_CSC_10_COMP_2_PRE_CLAMP_RMSK                                     0x3ff03ff
#define HWIO_MMSS_MDP_CDM_0_CSC_10_COMP_2_PRE_CLAMP_IN          \
        in_dword_masked(HWIO_MMSS_MDP_CDM_0_CSC_10_COMP_2_PRE_CLAMP_ADDR, HWIO_MMSS_MDP_CDM_0_CSC_10_COMP_2_PRE_CLAMP_RMSK)
#define HWIO_MMSS_MDP_CDM_0_CSC_10_COMP_2_PRE_CLAMP_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_CDM_0_CSC_10_COMP_2_PRE_CLAMP_ADDR, m)
#define HWIO_MMSS_MDP_CDM_0_CSC_10_COMP_2_PRE_CLAMP_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_CDM_0_CSC_10_COMP_2_PRE_CLAMP_ADDR,v)
#define HWIO_MMSS_MDP_CDM_0_CSC_10_COMP_2_PRE_CLAMP_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_CDM_0_CSC_10_COMP_2_PRE_CLAMP_ADDR,m,v,HWIO_MMSS_MDP_CDM_0_CSC_10_COMP_2_PRE_CLAMP_IN)
#define HWIO_MMSS_MDP_CDM_0_CSC_10_COMP_2_PRE_CLAMP_LOW_BMSK                                 0x3ff0000
#define HWIO_MMSS_MDP_CDM_0_CSC_10_COMP_2_PRE_CLAMP_LOW_SHFT                                      0x10
#define HWIO_MMSS_MDP_CDM_0_CSC_10_COMP_2_PRE_CLAMP_HIGH_BMSK                                    0x3ff
#define HWIO_MMSS_MDP_CDM_0_CSC_10_COMP_2_PRE_CLAMP_HIGH_SHFT                                      0x0

#define HWIO_MMSS_MDP_CDM_0_CSC_10_COMP_0_POST_CLAMP_ADDR                                   (MMSS_MDP_CDM_0_CSC_10_REG_BASE      + 0x00000024)
#define HWIO_MMSS_MDP_CDM_0_CSC_10_COMP_0_POST_CLAMP_RMSK                                    0x3ff03ff
#define HWIO_MMSS_MDP_CDM_0_CSC_10_COMP_0_POST_CLAMP_IN          \
        in_dword_masked(HWIO_MMSS_MDP_CDM_0_CSC_10_COMP_0_POST_CLAMP_ADDR, HWIO_MMSS_MDP_CDM_0_CSC_10_COMP_0_POST_CLAMP_RMSK)
#define HWIO_MMSS_MDP_CDM_0_CSC_10_COMP_0_POST_CLAMP_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_CDM_0_CSC_10_COMP_0_POST_CLAMP_ADDR, m)
#define HWIO_MMSS_MDP_CDM_0_CSC_10_COMP_0_POST_CLAMP_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_CDM_0_CSC_10_COMP_0_POST_CLAMP_ADDR,v)
#define HWIO_MMSS_MDP_CDM_0_CSC_10_COMP_0_POST_CLAMP_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_CDM_0_CSC_10_COMP_0_POST_CLAMP_ADDR,m,v,HWIO_MMSS_MDP_CDM_0_CSC_10_COMP_0_POST_CLAMP_IN)
#define HWIO_MMSS_MDP_CDM_0_CSC_10_COMP_0_POST_CLAMP_LOW_BMSK                                0x3ff0000
#define HWIO_MMSS_MDP_CDM_0_CSC_10_COMP_0_POST_CLAMP_LOW_SHFT                                     0x10
#define HWIO_MMSS_MDP_CDM_0_CSC_10_COMP_0_POST_CLAMP_HIGH_BMSK                                   0x3ff
#define HWIO_MMSS_MDP_CDM_0_CSC_10_COMP_0_POST_CLAMP_HIGH_SHFT                                     0x0

#define HWIO_MMSS_MDP_CDM_0_CSC_10_COMP_1_POST_CLAMP_ADDR                                   (MMSS_MDP_CDM_0_CSC_10_REG_BASE      + 0x00000028)
#define HWIO_MMSS_MDP_CDM_0_CSC_10_COMP_1_POST_CLAMP_RMSK                                    0x3ff03ff
#define HWIO_MMSS_MDP_CDM_0_CSC_10_COMP_1_POST_CLAMP_IN          \
        in_dword_masked(HWIO_MMSS_MDP_CDM_0_CSC_10_COMP_1_POST_CLAMP_ADDR, HWIO_MMSS_MDP_CDM_0_CSC_10_COMP_1_POST_CLAMP_RMSK)
#define HWIO_MMSS_MDP_CDM_0_CSC_10_COMP_1_POST_CLAMP_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_CDM_0_CSC_10_COMP_1_POST_CLAMP_ADDR, m)
#define HWIO_MMSS_MDP_CDM_0_CSC_10_COMP_1_POST_CLAMP_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_CDM_0_CSC_10_COMP_1_POST_CLAMP_ADDR,v)
#define HWIO_MMSS_MDP_CDM_0_CSC_10_COMP_1_POST_CLAMP_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_CDM_0_CSC_10_COMP_1_POST_CLAMP_ADDR,m,v,HWIO_MMSS_MDP_CDM_0_CSC_10_COMP_1_POST_CLAMP_IN)
#define HWIO_MMSS_MDP_CDM_0_CSC_10_COMP_1_POST_CLAMP_LOW_BMSK                                0x3ff0000
#define HWIO_MMSS_MDP_CDM_0_CSC_10_COMP_1_POST_CLAMP_LOW_SHFT                                     0x10
#define HWIO_MMSS_MDP_CDM_0_CSC_10_COMP_1_POST_CLAMP_HIGH_BMSK                                   0x3ff
#define HWIO_MMSS_MDP_CDM_0_CSC_10_COMP_1_POST_CLAMP_HIGH_SHFT                                     0x0

#define HWIO_MMSS_MDP_CDM_0_CSC_10_COMP_2_POST_CLAMP_ADDR                                   (MMSS_MDP_CDM_0_CSC_10_REG_BASE      + 0x0000002c)
#define HWIO_MMSS_MDP_CDM_0_CSC_10_COMP_2_POST_CLAMP_RMSK                                    0x3ff03ff
#define HWIO_MMSS_MDP_CDM_0_CSC_10_COMP_2_POST_CLAMP_IN          \
        in_dword_masked(HWIO_MMSS_MDP_CDM_0_CSC_10_COMP_2_POST_CLAMP_ADDR, HWIO_MMSS_MDP_CDM_0_CSC_10_COMP_2_POST_CLAMP_RMSK)
#define HWIO_MMSS_MDP_CDM_0_CSC_10_COMP_2_POST_CLAMP_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_CDM_0_CSC_10_COMP_2_POST_CLAMP_ADDR, m)
#define HWIO_MMSS_MDP_CDM_0_CSC_10_COMP_2_POST_CLAMP_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_CDM_0_CSC_10_COMP_2_POST_CLAMP_ADDR,v)
#define HWIO_MMSS_MDP_CDM_0_CSC_10_COMP_2_POST_CLAMP_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_CDM_0_CSC_10_COMP_2_POST_CLAMP_ADDR,m,v,HWIO_MMSS_MDP_CDM_0_CSC_10_COMP_2_POST_CLAMP_IN)
#define HWIO_MMSS_MDP_CDM_0_CSC_10_COMP_2_POST_CLAMP_LOW_BMSK                                0x3ff0000
#define HWIO_MMSS_MDP_CDM_0_CSC_10_COMP_2_POST_CLAMP_LOW_SHFT                                     0x10
#define HWIO_MMSS_MDP_CDM_0_CSC_10_COMP_2_POST_CLAMP_HIGH_BMSK                                   0x3ff
#define HWIO_MMSS_MDP_CDM_0_CSC_10_COMP_2_POST_CLAMP_HIGH_SHFT                                     0x0

#define HWIO_MMSS_MDP_CDM_0_CSC_10_COMP_0_PRE_BIAS_ADDR                                     (MMSS_MDP_CDM_0_CSC_10_REG_BASE      + 0x00000030)
#define HWIO_MMSS_MDP_CDM_0_CSC_10_COMP_0_PRE_BIAS_RMSK                                       0xff07ff
#define HWIO_MMSS_MDP_CDM_0_CSC_10_COMP_0_PRE_BIAS_IN          \
        in_dword_masked(HWIO_MMSS_MDP_CDM_0_CSC_10_COMP_0_PRE_BIAS_ADDR, HWIO_MMSS_MDP_CDM_0_CSC_10_COMP_0_PRE_BIAS_RMSK)
#define HWIO_MMSS_MDP_CDM_0_CSC_10_COMP_0_PRE_BIAS_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_CDM_0_CSC_10_COMP_0_PRE_BIAS_ADDR, m)
#define HWIO_MMSS_MDP_CDM_0_CSC_10_COMP_0_PRE_BIAS_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_CDM_0_CSC_10_COMP_0_PRE_BIAS_ADDR,v)
#define HWIO_MMSS_MDP_CDM_0_CSC_10_COMP_0_PRE_BIAS_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_CDM_0_CSC_10_COMP_0_PRE_BIAS_ADDR,m,v,HWIO_MMSS_MDP_CDM_0_CSC_10_COMP_0_PRE_BIAS_IN)
#define HWIO_MMSS_MDP_CDM_0_CSC_10_COMP_0_PRE_BIAS_LUMAKEY_THR_BMSK                           0xff0000
#define HWIO_MMSS_MDP_CDM_0_CSC_10_COMP_0_PRE_BIAS_LUMAKEY_THR_SHFT                               0x10
#define HWIO_MMSS_MDP_CDM_0_CSC_10_COMP_0_PRE_BIAS_VALUE_BMSK                                    0x7ff
#define HWIO_MMSS_MDP_CDM_0_CSC_10_COMP_0_PRE_BIAS_VALUE_SHFT                                      0x0

#define HWIO_MMSS_MDP_CDM_0_CSC_10_COMP_1_PRE_BIAS_ADDR                                     (MMSS_MDP_CDM_0_CSC_10_REG_BASE      + 0x00000034)
#define HWIO_MMSS_MDP_CDM_0_CSC_10_COMP_1_PRE_BIAS_RMSK                                          0x7ff
#define HWIO_MMSS_MDP_CDM_0_CSC_10_COMP_1_PRE_BIAS_IN          \
        in_dword_masked(HWIO_MMSS_MDP_CDM_0_CSC_10_COMP_1_PRE_BIAS_ADDR, HWIO_MMSS_MDP_CDM_0_CSC_10_COMP_1_PRE_BIAS_RMSK)
#define HWIO_MMSS_MDP_CDM_0_CSC_10_COMP_1_PRE_BIAS_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_CDM_0_CSC_10_COMP_1_PRE_BIAS_ADDR, m)
#define HWIO_MMSS_MDP_CDM_0_CSC_10_COMP_1_PRE_BIAS_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_CDM_0_CSC_10_COMP_1_PRE_BIAS_ADDR,v)
#define HWIO_MMSS_MDP_CDM_0_CSC_10_COMP_1_PRE_BIAS_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_CDM_0_CSC_10_COMP_1_PRE_BIAS_ADDR,m,v,HWIO_MMSS_MDP_CDM_0_CSC_10_COMP_1_PRE_BIAS_IN)
#define HWIO_MMSS_MDP_CDM_0_CSC_10_COMP_1_PRE_BIAS_VALUE_BMSK                                    0x7ff
#define HWIO_MMSS_MDP_CDM_0_CSC_10_COMP_1_PRE_BIAS_VALUE_SHFT                                      0x0

#define HWIO_MMSS_MDP_CDM_0_CSC_10_COMP_2_PRE_BIAS_ADDR                                     (MMSS_MDP_CDM_0_CSC_10_REG_BASE      + 0x00000038)
#define HWIO_MMSS_MDP_CDM_0_CSC_10_COMP_2_PRE_BIAS_RMSK                                          0x7ff
#define HWIO_MMSS_MDP_CDM_0_CSC_10_COMP_2_PRE_BIAS_IN          \
        in_dword_masked(HWIO_MMSS_MDP_CDM_0_CSC_10_COMP_2_PRE_BIAS_ADDR, HWIO_MMSS_MDP_CDM_0_CSC_10_COMP_2_PRE_BIAS_RMSK)
#define HWIO_MMSS_MDP_CDM_0_CSC_10_COMP_2_PRE_BIAS_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_CDM_0_CSC_10_COMP_2_PRE_BIAS_ADDR, m)
#define HWIO_MMSS_MDP_CDM_0_CSC_10_COMP_2_PRE_BIAS_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_CDM_0_CSC_10_COMP_2_PRE_BIAS_ADDR,v)
#define HWIO_MMSS_MDP_CDM_0_CSC_10_COMP_2_PRE_BIAS_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_CDM_0_CSC_10_COMP_2_PRE_BIAS_ADDR,m,v,HWIO_MMSS_MDP_CDM_0_CSC_10_COMP_2_PRE_BIAS_IN)
#define HWIO_MMSS_MDP_CDM_0_CSC_10_COMP_2_PRE_BIAS_VALUE_BMSK                                    0x7ff
#define HWIO_MMSS_MDP_CDM_0_CSC_10_COMP_2_PRE_BIAS_VALUE_SHFT                                      0x0

#define HWIO_MMSS_MDP_CDM_0_CSC_10_COMP_0_POST_BIAS_ADDR                                    (MMSS_MDP_CDM_0_CSC_10_REG_BASE      + 0x0000003c)
#define HWIO_MMSS_MDP_CDM_0_CSC_10_COMP_0_POST_BIAS_RMSK                                         0x7ff
#define HWIO_MMSS_MDP_CDM_0_CSC_10_COMP_0_POST_BIAS_IN          \
        in_dword_masked(HWIO_MMSS_MDP_CDM_0_CSC_10_COMP_0_POST_BIAS_ADDR, HWIO_MMSS_MDP_CDM_0_CSC_10_COMP_0_POST_BIAS_RMSK)
#define HWIO_MMSS_MDP_CDM_0_CSC_10_COMP_0_POST_BIAS_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_CDM_0_CSC_10_COMP_0_POST_BIAS_ADDR, m)
#define HWIO_MMSS_MDP_CDM_0_CSC_10_COMP_0_POST_BIAS_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_CDM_0_CSC_10_COMP_0_POST_BIAS_ADDR,v)
#define HWIO_MMSS_MDP_CDM_0_CSC_10_COMP_0_POST_BIAS_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_CDM_0_CSC_10_COMP_0_POST_BIAS_ADDR,m,v,HWIO_MMSS_MDP_CDM_0_CSC_10_COMP_0_POST_BIAS_IN)
#define HWIO_MMSS_MDP_CDM_0_CSC_10_COMP_0_POST_BIAS_VALUE_BMSK                                   0x7ff
#define HWIO_MMSS_MDP_CDM_0_CSC_10_COMP_0_POST_BIAS_VALUE_SHFT                                     0x0

#define HWIO_MMSS_MDP_CDM_0_CSC_10_COMP_1_POST_BIAS_ADDR                                    (MMSS_MDP_CDM_0_CSC_10_REG_BASE      + 0x00000040)
#define HWIO_MMSS_MDP_CDM_0_CSC_10_COMP_1_POST_BIAS_RMSK                                         0x7ff
#define HWIO_MMSS_MDP_CDM_0_CSC_10_COMP_1_POST_BIAS_IN          \
        in_dword_masked(HWIO_MMSS_MDP_CDM_0_CSC_10_COMP_1_POST_BIAS_ADDR, HWIO_MMSS_MDP_CDM_0_CSC_10_COMP_1_POST_BIAS_RMSK)
#define HWIO_MMSS_MDP_CDM_0_CSC_10_COMP_1_POST_BIAS_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_CDM_0_CSC_10_COMP_1_POST_BIAS_ADDR, m)
#define HWIO_MMSS_MDP_CDM_0_CSC_10_COMP_1_POST_BIAS_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_CDM_0_CSC_10_COMP_1_POST_BIAS_ADDR,v)
#define HWIO_MMSS_MDP_CDM_0_CSC_10_COMP_1_POST_BIAS_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_CDM_0_CSC_10_COMP_1_POST_BIAS_ADDR,m,v,HWIO_MMSS_MDP_CDM_0_CSC_10_COMP_1_POST_BIAS_IN)
#define HWIO_MMSS_MDP_CDM_0_CSC_10_COMP_1_POST_BIAS_VALUE_BMSK                                   0x7ff
#define HWIO_MMSS_MDP_CDM_0_CSC_10_COMP_1_POST_BIAS_VALUE_SHFT                                     0x0

#define HWIO_MMSS_MDP_CDM_0_CSC_10_COMP_2_POST_BIAS_ADDR                                    (MMSS_MDP_CDM_0_CSC_10_REG_BASE      + 0x00000044)
#define HWIO_MMSS_MDP_CDM_0_CSC_10_COMP_2_POST_BIAS_RMSK                                         0x7ff
#define HWIO_MMSS_MDP_CDM_0_CSC_10_COMP_2_POST_BIAS_IN          \
        in_dword_masked(HWIO_MMSS_MDP_CDM_0_CSC_10_COMP_2_POST_BIAS_ADDR, HWIO_MMSS_MDP_CDM_0_CSC_10_COMP_2_POST_BIAS_RMSK)
#define HWIO_MMSS_MDP_CDM_0_CSC_10_COMP_2_POST_BIAS_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_CDM_0_CSC_10_COMP_2_POST_BIAS_ADDR, m)
#define HWIO_MMSS_MDP_CDM_0_CSC_10_COMP_2_POST_BIAS_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_CDM_0_CSC_10_COMP_2_POST_BIAS_ADDR,v)
#define HWIO_MMSS_MDP_CDM_0_CSC_10_COMP_2_POST_BIAS_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_CDM_0_CSC_10_COMP_2_POST_BIAS_ADDR,m,v,HWIO_MMSS_MDP_CDM_0_CSC_10_COMP_2_POST_BIAS_IN)
#define HWIO_MMSS_MDP_CDM_0_CSC_10_COMP_2_POST_BIAS_VALUE_BMSK                                   0x7ff
#define HWIO_MMSS_MDP_CDM_0_CSC_10_COMP_2_POST_BIAS_VALUE_SHFT                                     0x0

#define HWIO_MMSS_MDP_CDM_0_CSC_10_CSC_10_CLK_CTRL_ADDR                                     (MMSS_MDP_CDM_0_CSC_10_REG_BASE      + 0x00000048)
#define HWIO_MMSS_MDP_CDM_0_CSC_10_CSC_10_CLK_CTRL_RMSK                                            0xf
#define HWIO_MMSS_MDP_CDM_0_CSC_10_CSC_10_CLK_CTRL_IN          \
        in_dword_masked(HWIO_MMSS_MDP_CDM_0_CSC_10_CSC_10_CLK_CTRL_ADDR, HWIO_MMSS_MDP_CDM_0_CSC_10_CSC_10_CLK_CTRL_RMSK)
#define HWIO_MMSS_MDP_CDM_0_CSC_10_CSC_10_CLK_CTRL_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_CDM_0_CSC_10_CSC_10_CLK_CTRL_ADDR, m)
#define HWIO_MMSS_MDP_CDM_0_CSC_10_CSC_10_CLK_CTRL_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_CDM_0_CSC_10_CSC_10_CLK_CTRL_ADDR,v)
#define HWIO_MMSS_MDP_CDM_0_CSC_10_CSC_10_CLK_CTRL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_CDM_0_CSC_10_CSC_10_CLK_CTRL_ADDR,m,v,HWIO_MMSS_MDP_CDM_0_CSC_10_CSC_10_CLK_CTRL_IN)
#define HWIO_MMSS_MDP_CDM_0_CSC_10_CSC_10_CLK_CTRL_CSC_10_CLK_HYSTERISIS_CTRL_BMSK                 0xc
#define HWIO_MMSS_MDP_CDM_0_CSC_10_CSC_10_CLK_CTRL_CSC_10_CLK_HYSTERISIS_CTRL_SHFT                 0x2
#define HWIO_MMSS_MDP_CDM_0_CSC_10_CSC_10_CLK_CTRL_CSC_10_CLK_FORCE_OFF_BMSK                       0x2
#define HWIO_MMSS_MDP_CDM_0_CSC_10_CSC_10_CLK_CTRL_CSC_10_CLK_FORCE_OFF_SHFT                       0x1
#define HWIO_MMSS_MDP_CDM_0_CSC_10_CSC_10_CLK_CTRL_CSC_10_CLK_FORCE_ON_BMSK                        0x1
#define HWIO_MMSS_MDP_CDM_0_CSC_10_CSC_10_CLK_CTRL_CSC_10_CLK_FORCE_ON_SHFT                        0x0

#define HWIO_MMSS_MDP_CDM_0_CSC_10_CSC_10_CLK_STATUS_ADDR                                   (MMSS_MDP_CDM_0_CSC_10_REG_BASE      + 0x0000004c)
#define HWIO_MMSS_MDP_CDM_0_CSC_10_CSC_10_CLK_STATUS_RMSK                                          0x1
#define HWIO_MMSS_MDP_CDM_0_CSC_10_CSC_10_CLK_STATUS_IN          \
        in_dword_masked(HWIO_MMSS_MDP_CDM_0_CSC_10_CSC_10_CLK_STATUS_ADDR, HWIO_MMSS_MDP_CDM_0_CSC_10_CSC_10_CLK_STATUS_RMSK)
#define HWIO_MMSS_MDP_CDM_0_CSC_10_CSC_10_CLK_STATUS_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_CDM_0_CSC_10_CSC_10_CLK_STATUS_ADDR, m)
#define HWIO_MMSS_MDP_CDM_0_CSC_10_CSC_10_CLK_STATUS_CSC_10_CLK_ACTIVE_BMSK                        0x1
#define HWIO_MMSS_MDP_CDM_0_CSC_10_CSC_10_CLK_STATUS_CSC_10_CLK_ACTIVE_SHFT                        0x0

/*----------------------------------------------------------------------------
 * MODULE: MMSS_MDP_CDM_0_CDWN2
 *--------------------------------------------------------------------------*/

#define HWIO_MMSS_MDP_CDM_0_CDWN2_OP_MODE_ADDR                              (MMSS_MDP_CDM_0_CDWN2_REG_BASE      + 0x00000000)
#define HWIO_MMSS_MDP_CDM_0_CDWN2_OP_MODE_RMSK                                   0x3ff
#define HWIO_MMSS_MDP_CDM_0_CDWN2_OP_MODE_IN          \
        in_dword_masked(HWIO_MMSS_MDP_CDM_0_CDWN2_OP_MODE_ADDR, HWIO_MMSS_MDP_CDM_0_CDWN2_OP_MODE_RMSK)
#define HWIO_MMSS_MDP_CDM_0_CDWN2_OP_MODE_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_CDM_0_CDWN2_OP_MODE_ADDR, m)
#define HWIO_MMSS_MDP_CDM_0_CDWN2_OP_MODE_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_CDM_0_CDWN2_OP_MODE_ADDR,v)
#define HWIO_MMSS_MDP_CDM_0_CDWN2_OP_MODE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_CDM_0_CDWN2_OP_MODE_ADDR,m,v,HWIO_MMSS_MDP_CDM_0_CDWN2_OP_MODE_IN)
#define HWIO_MMSS_MDP_CDM_0_CDWN2_OP_MODE_MODE_3D_BMSK                           0x300
#define HWIO_MMSS_MDP_CDM_0_CDWN2_OP_MODE_MODE_3D_SHFT                             0x8
#define HWIO_MMSS_MDP_CDM_0_CDWN2_OP_MODE_BITS_OUT_BMSK                           0x80
#define HWIO_MMSS_MDP_CDM_0_CDWN2_OP_MODE_BITS_OUT_SHFT                            0x7
#define HWIO_MMSS_MDP_CDM_0_CDWN2_OP_MODE_METHOD_V_BMSK                           0x60
#define HWIO_MMSS_MDP_CDM_0_CDWN2_OP_MODE_METHOD_V_SHFT                            0x5
#define HWIO_MMSS_MDP_CDM_0_CDWN2_OP_MODE_METHOD_H_BMSK                           0x18
#define HWIO_MMSS_MDP_CDM_0_CDWN2_OP_MODE_METHOD_H_SHFT                            0x3
#define HWIO_MMSS_MDP_CDM_0_CDWN2_OP_MODE_DWNS_V_BMSK                              0x4
#define HWIO_MMSS_MDP_CDM_0_CDWN2_OP_MODE_DWNS_V_SHFT                              0x2
#define HWIO_MMSS_MDP_CDM_0_CDWN2_OP_MODE_DWNS_H_BMSK                              0x2
#define HWIO_MMSS_MDP_CDM_0_CDWN2_OP_MODE_DWNS_H_SHFT                              0x1
#define HWIO_MMSS_MDP_CDM_0_CDWN2_OP_MODE_EN_BMSK                                  0x1
#define HWIO_MMSS_MDP_CDM_0_CDWN2_OP_MODE_EN_SHFT                                  0x0

#define HWIO_MMSS_MDP_CDM_0_CDWN2_CLAMP_OUT_ADDR                            (MMSS_MDP_CDM_0_CDWN2_REG_BASE      + 0x00000004)
#define HWIO_MMSS_MDP_CDM_0_CDWN2_CLAMP_OUT_RMSK                             0x3ff03ff
#define HWIO_MMSS_MDP_CDM_0_CDWN2_CLAMP_OUT_IN          \
        in_dword_masked(HWIO_MMSS_MDP_CDM_0_CDWN2_CLAMP_OUT_ADDR, HWIO_MMSS_MDP_CDM_0_CDWN2_CLAMP_OUT_RMSK)
#define HWIO_MMSS_MDP_CDM_0_CDWN2_CLAMP_OUT_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_CDM_0_CDWN2_CLAMP_OUT_ADDR, m)
#define HWIO_MMSS_MDP_CDM_0_CDWN2_CLAMP_OUT_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_CDM_0_CDWN2_CLAMP_OUT_ADDR,v)
#define HWIO_MMSS_MDP_CDM_0_CDWN2_CLAMP_OUT_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_CDM_0_CDWN2_CLAMP_OUT_ADDR,m,v,HWIO_MMSS_MDP_CDM_0_CDWN2_CLAMP_OUT_IN)
#define HWIO_MMSS_MDP_CDM_0_CDWN2_CLAMP_OUT_MAX_BMSK                         0x3ff0000
#define HWIO_MMSS_MDP_CDM_0_CDWN2_CLAMP_OUT_MAX_SHFT                              0x10
#define HWIO_MMSS_MDP_CDM_0_CDWN2_CLAMP_OUT_MIN_BMSK                             0x3ff
#define HWIO_MMSS_MDP_CDM_0_CDWN2_CLAMP_OUT_MIN_SHFT                               0x0

#define HWIO_MMSS_MDP_CDM_0_CDWN2_PARAMS_3D_0_ADDR                          (MMSS_MDP_CDM_0_CDWN2_REG_BASE      + 0x00000008)
#define HWIO_MMSS_MDP_CDM_0_CDWN2_PARAMS_3D_0_RMSK                           0xfff0fff
#define HWIO_MMSS_MDP_CDM_0_CDWN2_PARAMS_3D_0_IN          \
        in_dword_masked(HWIO_MMSS_MDP_CDM_0_CDWN2_PARAMS_3D_0_ADDR, HWIO_MMSS_MDP_CDM_0_CDWN2_PARAMS_3D_0_RMSK)
#define HWIO_MMSS_MDP_CDM_0_CDWN2_PARAMS_3D_0_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_CDM_0_CDWN2_PARAMS_3D_0_ADDR, m)
#define HWIO_MMSS_MDP_CDM_0_CDWN2_PARAMS_3D_0_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_CDM_0_CDWN2_PARAMS_3D_0_ADDR,v)
#define HWIO_MMSS_MDP_CDM_0_CDWN2_PARAMS_3D_0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_CDM_0_CDWN2_PARAMS_3D_0_ADDR,m,v,HWIO_MMSS_MDP_CDM_0_CDWN2_PARAMS_3D_0_IN)
#define HWIO_MMSS_MDP_CDM_0_CDWN2_PARAMS_3D_0_OFFSET_3D_V_BMSK               0xfff0000
#define HWIO_MMSS_MDP_CDM_0_CDWN2_PARAMS_3D_0_OFFSET_3D_V_SHFT                    0x10
#define HWIO_MMSS_MDP_CDM_0_CDWN2_PARAMS_3D_0_OFFSET_3D_H_BMSK                   0xfff
#define HWIO_MMSS_MDP_CDM_0_CDWN2_PARAMS_3D_0_OFFSET_3D_H_SHFT                     0x0

#define HWIO_MMSS_MDP_CDM_0_CDWN2_PARAMS_3D_1_ADDR                          (MMSS_MDP_CDM_0_CDWN2_REG_BASE      + 0x0000000c)
#define HWIO_MMSS_MDP_CDM_0_CDWN2_PARAMS_3D_1_RMSK                                0x3f
#define HWIO_MMSS_MDP_CDM_0_CDWN2_PARAMS_3D_1_IN          \
        in_dword_masked(HWIO_MMSS_MDP_CDM_0_CDWN2_PARAMS_3D_1_ADDR, HWIO_MMSS_MDP_CDM_0_CDWN2_PARAMS_3D_1_RMSK)
#define HWIO_MMSS_MDP_CDM_0_CDWN2_PARAMS_3D_1_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_CDM_0_CDWN2_PARAMS_3D_1_ADDR, m)
#define HWIO_MMSS_MDP_CDM_0_CDWN2_PARAMS_3D_1_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_CDM_0_CDWN2_PARAMS_3D_1_ADDR,v)
#define HWIO_MMSS_MDP_CDM_0_CDWN2_PARAMS_3D_1_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_CDM_0_CDWN2_PARAMS_3D_1_ADDR,m,v,HWIO_MMSS_MDP_CDM_0_CDWN2_PARAMS_3D_1_IN)
#define HWIO_MMSS_MDP_CDM_0_CDWN2_PARAMS_3D_1_OFFSET_3D_VGAP_BMSK                 0x3f
#define HWIO_MMSS_MDP_CDM_0_CDWN2_PARAMS_3D_1_OFFSET_3D_VGAP_SHFT                  0x0

#define HWIO_MMSS_MDP_CDM_0_CDWN2_COEFF_COSITE_H_0_ADDR                     (MMSS_MDP_CDM_0_CDWN2_REG_BASE      + 0x00000010)
#define HWIO_MMSS_MDP_CDM_0_CDWN2_COEFF_COSITE_H_0_RMSK                      0x1ff01ff
#define HWIO_MMSS_MDP_CDM_0_CDWN2_COEFF_COSITE_H_0_IN          \
        in_dword_masked(HWIO_MMSS_MDP_CDM_0_CDWN2_COEFF_COSITE_H_0_ADDR, HWIO_MMSS_MDP_CDM_0_CDWN2_COEFF_COSITE_H_0_RMSK)
#define HWIO_MMSS_MDP_CDM_0_CDWN2_COEFF_COSITE_H_0_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_CDM_0_CDWN2_COEFF_COSITE_H_0_ADDR, m)
#define HWIO_MMSS_MDP_CDM_0_CDWN2_COEFF_COSITE_H_0_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_CDM_0_CDWN2_COEFF_COSITE_H_0_ADDR,v)
#define HWIO_MMSS_MDP_CDM_0_CDWN2_COEFF_COSITE_H_0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_CDM_0_CDWN2_COEFF_COSITE_H_0_ADDR,m,v,HWIO_MMSS_MDP_CDM_0_CDWN2_COEFF_COSITE_H_0_IN)
#define HWIO_MMSS_MDP_CDM_0_CDWN2_COEFF_COSITE_H_0_HCOEFF_01_BMSK            0x1ff0000
#define HWIO_MMSS_MDP_CDM_0_CDWN2_COEFF_COSITE_H_0_HCOEFF_01_SHFT                 0x10
#define HWIO_MMSS_MDP_CDM_0_CDWN2_COEFF_COSITE_H_0_HCOEFF_00_BMSK                0x1ff
#define HWIO_MMSS_MDP_CDM_0_CDWN2_COEFF_COSITE_H_0_HCOEFF_00_SHFT                  0x0

#define HWIO_MMSS_MDP_CDM_0_CDWN2_COEFF_COSITE_H_1_ADDR                     (MMSS_MDP_CDM_0_CDWN2_REG_BASE      + 0x00000014)
#define HWIO_MMSS_MDP_CDM_0_CDWN2_COEFF_COSITE_H_1_RMSK                      0x1ff01ff
#define HWIO_MMSS_MDP_CDM_0_CDWN2_COEFF_COSITE_H_1_IN          \
        in_dword_masked(HWIO_MMSS_MDP_CDM_0_CDWN2_COEFF_COSITE_H_1_ADDR, HWIO_MMSS_MDP_CDM_0_CDWN2_COEFF_COSITE_H_1_RMSK)
#define HWIO_MMSS_MDP_CDM_0_CDWN2_COEFF_COSITE_H_1_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_CDM_0_CDWN2_COEFF_COSITE_H_1_ADDR, m)
#define HWIO_MMSS_MDP_CDM_0_CDWN2_COEFF_COSITE_H_1_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_CDM_0_CDWN2_COEFF_COSITE_H_1_ADDR,v)
#define HWIO_MMSS_MDP_CDM_0_CDWN2_COEFF_COSITE_H_1_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_CDM_0_CDWN2_COEFF_COSITE_H_1_ADDR,m,v,HWIO_MMSS_MDP_CDM_0_CDWN2_COEFF_COSITE_H_1_IN)
#define HWIO_MMSS_MDP_CDM_0_CDWN2_COEFF_COSITE_H_1_HCOEFF_03_BMSK            0x1ff0000
#define HWIO_MMSS_MDP_CDM_0_CDWN2_COEFF_COSITE_H_1_HCOEFF_03_SHFT                 0x10
#define HWIO_MMSS_MDP_CDM_0_CDWN2_COEFF_COSITE_H_1_HCOEFF_02_BMSK                0x1ff
#define HWIO_MMSS_MDP_CDM_0_CDWN2_COEFF_COSITE_H_1_HCOEFF_02_SHFT                  0x0

#define HWIO_MMSS_MDP_CDM_0_CDWN2_COEFF_COSITE_H_2_ADDR                     (MMSS_MDP_CDM_0_CDWN2_REG_BASE      + 0x00000018)
#define HWIO_MMSS_MDP_CDM_0_CDWN2_COEFF_COSITE_H_2_RMSK                      0x1ff01ff
#define HWIO_MMSS_MDP_CDM_0_CDWN2_COEFF_COSITE_H_2_IN          \
        in_dword_masked(HWIO_MMSS_MDP_CDM_0_CDWN2_COEFF_COSITE_H_2_ADDR, HWIO_MMSS_MDP_CDM_0_CDWN2_COEFF_COSITE_H_2_RMSK)
#define HWIO_MMSS_MDP_CDM_0_CDWN2_COEFF_COSITE_H_2_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_CDM_0_CDWN2_COEFF_COSITE_H_2_ADDR, m)
#define HWIO_MMSS_MDP_CDM_0_CDWN2_COEFF_COSITE_H_2_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_CDM_0_CDWN2_COEFF_COSITE_H_2_ADDR,v)
#define HWIO_MMSS_MDP_CDM_0_CDWN2_COEFF_COSITE_H_2_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_CDM_0_CDWN2_COEFF_COSITE_H_2_ADDR,m,v,HWIO_MMSS_MDP_CDM_0_CDWN2_COEFF_COSITE_H_2_IN)
#define HWIO_MMSS_MDP_CDM_0_CDWN2_COEFF_COSITE_H_2_HCOEFF_05_BMSK            0x1ff0000
#define HWIO_MMSS_MDP_CDM_0_CDWN2_COEFF_COSITE_H_2_HCOEFF_05_SHFT                 0x10
#define HWIO_MMSS_MDP_CDM_0_CDWN2_COEFF_COSITE_H_2_HCOEFF_04_BMSK                0x1ff
#define HWIO_MMSS_MDP_CDM_0_CDWN2_COEFF_COSITE_H_2_HCOEFF_04_SHFT                  0x0

#define HWIO_MMSS_MDP_CDM_0_CDWN2_COEFF_OFFSITE_H_0_ADDR                    (MMSS_MDP_CDM_0_CDWN2_REG_BASE      + 0x0000001c)
#define HWIO_MMSS_MDP_CDM_0_CDWN2_COEFF_OFFSITE_H_0_RMSK                     0x1ff01ff
#define HWIO_MMSS_MDP_CDM_0_CDWN2_COEFF_OFFSITE_H_0_IN          \
        in_dword_masked(HWIO_MMSS_MDP_CDM_0_CDWN2_COEFF_OFFSITE_H_0_ADDR, HWIO_MMSS_MDP_CDM_0_CDWN2_COEFF_OFFSITE_H_0_RMSK)
#define HWIO_MMSS_MDP_CDM_0_CDWN2_COEFF_OFFSITE_H_0_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_CDM_0_CDWN2_COEFF_OFFSITE_H_0_ADDR, m)
#define HWIO_MMSS_MDP_CDM_0_CDWN2_COEFF_OFFSITE_H_0_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_CDM_0_CDWN2_COEFF_OFFSITE_H_0_ADDR,v)
#define HWIO_MMSS_MDP_CDM_0_CDWN2_COEFF_OFFSITE_H_0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_CDM_0_CDWN2_COEFF_OFFSITE_H_0_ADDR,m,v,HWIO_MMSS_MDP_CDM_0_CDWN2_COEFF_OFFSITE_H_0_IN)
#define HWIO_MMSS_MDP_CDM_0_CDWN2_COEFF_OFFSITE_H_0_HCOEFF_11_BMSK           0x1ff0000
#define HWIO_MMSS_MDP_CDM_0_CDWN2_COEFF_OFFSITE_H_0_HCOEFF_11_SHFT                0x10
#define HWIO_MMSS_MDP_CDM_0_CDWN2_COEFF_OFFSITE_H_0_HCOEFF_10_BMSK               0x1ff
#define HWIO_MMSS_MDP_CDM_0_CDWN2_COEFF_OFFSITE_H_0_HCOEFF_10_SHFT                 0x0

#define HWIO_MMSS_MDP_CDM_0_CDWN2_COEFF_OFFSITE_H_1_ADDR                    (MMSS_MDP_CDM_0_CDWN2_REG_BASE      + 0x00000020)
#define HWIO_MMSS_MDP_CDM_0_CDWN2_COEFF_OFFSITE_H_1_RMSK                     0x1ff01ff
#define HWIO_MMSS_MDP_CDM_0_CDWN2_COEFF_OFFSITE_H_1_IN          \
        in_dword_masked(HWIO_MMSS_MDP_CDM_0_CDWN2_COEFF_OFFSITE_H_1_ADDR, HWIO_MMSS_MDP_CDM_0_CDWN2_COEFF_OFFSITE_H_1_RMSK)
#define HWIO_MMSS_MDP_CDM_0_CDWN2_COEFF_OFFSITE_H_1_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_CDM_0_CDWN2_COEFF_OFFSITE_H_1_ADDR, m)
#define HWIO_MMSS_MDP_CDM_0_CDWN2_COEFF_OFFSITE_H_1_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_CDM_0_CDWN2_COEFF_OFFSITE_H_1_ADDR,v)
#define HWIO_MMSS_MDP_CDM_0_CDWN2_COEFF_OFFSITE_H_1_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_CDM_0_CDWN2_COEFF_OFFSITE_H_1_ADDR,m,v,HWIO_MMSS_MDP_CDM_0_CDWN2_COEFF_OFFSITE_H_1_IN)
#define HWIO_MMSS_MDP_CDM_0_CDWN2_COEFF_OFFSITE_H_1_HCOEFF_13_BMSK           0x1ff0000
#define HWIO_MMSS_MDP_CDM_0_CDWN2_COEFF_OFFSITE_H_1_HCOEFF_13_SHFT                0x10
#define HWIO_MMSS_MDP_CDM_0_CDWN2_COEFF_OFFSITE_H_1_HCOEFF_12_BMSK               0x1ff
#define HWIO_MMSS_MDP_CDM_0_CDWN2_COEFF_OFFSITE_H_1_HCOEFF_12_SHFT                 0x0

#define HWIO_MMSS_MDP_CDM_0_CDWN2_COEFF_OFFSITE_H_2_ADDR                    (MMSS_MDP_CDM_0_CDWN2_REG_BASE      + 0x00000024)
#define HWIO_MMSS_MDP_CDM_0_CDWN2_COEFF_OFFSITE_H_2_RMSK                     0x1ff01ff
#define HWIO_MMSS_MDP_CDM_0_CDWN2_COEFF_OFFSITE_H_2_IN          \
        in_dword_masked(HWIO_MMSS_MDP_CDM_0_CDWN2_COEFF_OFFSITE_H_2_ADDR, HWIO_MMSS_MDP_CDM_0_CDWN2_COEFF_OFFSITE_H_2_RMSK)
#define HWIO_MMSS_MDP_CDM_0_CDWN2_COEFF_OFFSITE_H_2_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_CDM_0_CDWN2_COEFF_OFFSITE_H_2_ADDR, m)
#define HWIO_MMSS_MDP_CDM_0_CDWN2_COEFF_OFFSITE_H_2_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_CDM_0_CDWN2_COEFF_OFFSITE_H_2_ADDR,v)
#define HWIO_MMSS_MDP_CDM_0_CDWN2_COEFF_OFFSITE_H_2_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_CDM_0_CDWN2_COEFF_OFFSITE_H_2_ADDR,m,v,HWIO_MMSS_MDP_CDM_0_CDWN2_COEFF_OFFSITE_H_2_IN)
#define HWIO_MMSS_MDP_CDM_0_CDWN2_COEFF_OFFSITE_H_2_HCOEFF_15_BMSK           0x1ff0000
#define HWIO_MMSS_MDP_CDM_0_CDWN2_COEFF_OFFSITE_H_2_HCOEFF_15_SHFT                0x10
#define HWIO_MMSS_MDP_CDM_0_CDWN2_COEFF_OFFSITE_H_2_HCOEFF_14_BMSK               0x1ff
#define HWIO_MMSS_MDP_CDM_0_CDWN2_COEFF_OFFSITE_H_2_HCOEFF_14_SHFT                 0x0

#define HWIO_MMSS_MDP_CDM_0_CDWN2_COEFF_COSITE_V_ADDR                       (MMSS_MDP_CDM_0_CDWN2_REG_BASE      + 0x00000028)
#define HWIO_MMSS_MDP_CDM_0_CDWN2_COEFF_COSITE_V_RMSK                         0x1f000f
#define HWIO_MMSS_MDP_CDM_0_CDWN2_COEFF_COSITE_V_IN          \
        in_dword_masked(HWIO_MMSS_MDP_CDM_0_CDWN2_COEFF_COSITE_V_ADDR, HWIO_MMSS_MDP_CDM_0_CDWN2_COEFF_COSITE_V_RMSK)
#define HWIO_MMSS_MDP_CDM_0_CDWN2_COEFF_COSITE_V_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_CDM_0_CDWN2_COEFF_COSITE_V_ADDR, m)
#define HWIO_MMSS_MDP_CDM_0_CDWN2_COEFF_COSITE_V_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_CDM_0_CDWN2_COEFF_COSITE_V_ADDR,v)
#define HWIO_MMSS_MDP_CDM_0_CDWN2_COEFF_COSITE_V_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_CDM_0_CDWN2_COEFF_COSITE_V_ADDR,m,v,HWIO_MMSS_MDP_CDM_0_CDWN2_COEFF_COSITE_V_IN)
#define HWIO_MMSS_MDP_CDM_0_CDWN2_COEFF_COSITE_V_VCOEFF_01_BMSK               0x1f0000
#define HWIO_MMSS_MDP_CDM_0_CDWN2_COEFF_COSITE_V_VCOEFF_01_SHFT                   0x10
#define HWIO_MMSS_MDP_CDM_0_CDWN2_COEFF_COSITE_V_VCOEFF_00_BMSK                    0xf
#define HWIO_MMSS_MDP_CDM_0_CDWN2_COEFF_COSITE_V_VCOEFF_00_SHFT                    0x0

#define HWIO_MMSS_MDP_CDM_0_CDWN2_COEFF_OFFSITE_V_ADDR                      (MMSS_MDP_CDM_0_CDWN2_REG_BASE      + 0x0000002c)
#define HWIO_MMSS_MDP_CDM_0_CDWN2_COEFF_OFFSITE_V_RMSK                        0x1f000f
#define HWIO_MMSS_MDP_CDM_0_CDWN2_COEFF_OFFSITE_V_IN          \
        in_dword_masked(HWIO_MMSS_MDP_CDM_0_CDWN2_COEFF_OFFSITE_V_ADDR, HWIO_MMSS_MDP_CDM_0_CDWN2_COEFF_OFFSITE_V_RMSK)
#define HWIO_MMSS_MDP_CDM_0_CDWN2_COEFF_OFFSITE_V_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_CDM_0_CDWN2_COEFF_OFFSITE_V_ADDR, m)
#define HWIO_MMSS_MDP_CDM_0_CDWN2_COEFF_OFFSITE_V_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_CDM_0_CDWN2_COEFF_OFFSITE_V_ADDR,v)
#define HWIO_MMSS_MDP_CDM_0_CDWN2_COEFF_OFFSITE_V_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_CDM_0_CDWN2_COEFF_OFFSITE_V_ADDR,m,v,HWIO_MMSS_MDP_CDM_0_CDWN2_COEFF_OFFSITE_V_IN)
#define HWIO_MMSS_MDP_CDM_0_CDWN2_COEFF_OFFSITE_V_VCOEFF_11_BMSK              0x1f0000
#define HWIO_MMSS_MDP_CDM_0_CDWN2_COEFF_OFFSITE_V_VCOEFF_11_SHFT                  0x10
#define HWIO_MMSS_MDP_CDM_0_CDWN2_COEFF_OFFSITE_V_VCOEFF_10_BMSK                   0xf
#define HWIO_MMSS_MDP_CDM_0_CDWN2_COEFF_OFFSITE_V_VCOEFF_10_SHFT                   0x0

#define HWIO_MMSS_MDP_CDM_0_CDWN2_OUT_SIZE_ADDR                             (MMSS_MDP_CDM_0_CDWN2_REG_BASE      + 0x00000030)
#define HWIO_MMSS_MDP_CDM_0_CDWN2_OUT_SIZE_RMSK                             0xffffffff
#define HWIO_MMSS_MDP_CDM_0_CDWN2_OUT_SIZE_IN          \
        in_dword_masked(HWIO_MMSS_MDP_CDM_0_CDWN2_OUT_SIZE_ADDR, HWIO_MMSS_MDP_CDM_0_CDWN2_OUT_SIZE_RMSK)
#define HWIO_MMSS_MDP_CDM_0_CDWN2_OUT_SIZE_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_CDM_0_CDWN2_OUT_SIZE_ADDR, m)
#define HWIO_MMSS_MDP_CDM_0_CDWN2_OUT_SIZE_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_CDM_0_CDWN2_OUT_SIZE_ADDR,v)
#define HWIO_MMSS_MDP_CDM_0_CDWN2_OUT_SIZE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_CDM_0_CDWN2_OUT_SIZE_ADDR,m,v,HWIO_MMSS_MDP_CDM_0_CDWN2_OUT_SIZE_IN)
#define HWIO_MMSS_MDP_CDM_0_CDWN2_OUT_SIZE_HEIGHT_BMSK                      0xffff0000
#define HWIO_MMSS_MDP_CDM_0_CDWN2_OUT_SIZE_HEIGHT_SHFT                            0x10
#define HWIO_MMSS_MDP_CDM_0_CDWN2_OUT_SIZE_WIDTH_BMSK                           0xffff
#define HWIO_MMSS_MDP_CDM_0_CDWN2_OUT_SIZE_WIDTH_SHFT                              0x0

/*----------------------------------------------------------------------------
 * MODULE: MMSS_MDP_CDM_0_HDMI_PACK
 *--------------------------------------------------------------------------*/

#define HWIO_MMSS_MDP_CDM_0_HDMI_PACK_OP_MODE_ADDR                 (MMSS_MDP_CDM_0_HDMI_PACK_REG_BASE      + 0x00000000)
#define HWIO_MMSS_MDP_CDM_0_HDMI_PACK_OP_MODE_RMSK                        0x7
#define HWIO_MMSS_MDP_CDM_0_HDMI_PACK_OP_MODE_IN          \
        in_dword_masked(HWIO_MMSS_MDP_CDM_0_HDMI_PACK_OP_MODE_ADDR, HWIO_MMSS_MDP_CDM_0_HDMI_PACK_OP_MODE_RMSK)
#define HWIO_MMSS_MDP_CDM_0_HDMI_PACK_OP_MODE_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_CDM_0_HDMI_PACK_OP_MODE_ADDR, m)
#define HWIO_MMSS_MDP_CDM_0_HDMI_PACK_OP_MODE_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_CDM_0_HDMI_PACK_OP_MODE_ADDR,v)
#define HWIO_MMSS_MDP_CDM_0_HDMI_PACK_OP_MODE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_CDM_0_HDMI_PACK_OP_MODE_ADDR,m,v,HWIO_MMSS_MDP_CDM_0_HDMI_PACK_OP_MODE_IN)
#define HWIO_MMSS_MDP_CDM_0_HDMI_PACK_OP_MODE_FORMAT_BMSK                 0x6
#define HWIO_MMSS_MDP_CDM_0_HDMI_PACK_OP_MODE_FORMAT_SHFT                 0x1
#define HWIO_MMSS_MDP_CDM_0_HDMI_PACK_OP_MODE_EN_BMSK                     0x1
#define HWIO_MMSS_MDP_CDM_0_HDMI_PACK_OP_MODE_EN_SHFT                     0x0

/*----------------------------------------------------------------------------
 * MODULE: MMSS_MDP_DSC_0
 *--------------------------------------------------------------------------*/

#define HWIO_MMSS_MDP_DSC_0_COMMON_MODE_ADDR                                            (MMSS_MDP_DSC_0_REG_BASE      + 0x00000000)
#define HWIO_MMSS_MDP_DSC_0_COMMON_MODE_RMSK                                                   0x7
#define HWIO_MMSS_MDP_DSC_0_COMMON_MODE_IN          \
        in_dword_masked(HWIO_MMSS_MDP_DSC_0_COMMON_MODE_ADDR, HWIO_MMSS_MDP_DSC_0_COMMON_MODE_RMSK)
#define HWIO_MMSS_MDP_DSC_0_COMMON_MODE_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_DSC_0_COMMON_MODE_ADDR, m)
#define HWIO_MMSS_MDP_DSC_0_COMMON_MODE_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_DSC_0_COMMON_MODE_ADDR,v)
#define HWIO_MMSS_MDP_DSC_0_COMMON_MODE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_DSC_0_COMMON_MODE_ADDR,m,v,HWIO_MMSS_MDP_DSC_0_COMMON_MODE_IN)
#define HWIO_MMSS_MDP_DSC_0_COMMON_MODE_VIDEO_BMSK                                             0x4
#define HWIO_MMSS_MDP_DSC_0_COMMON_MODE_VIDEO_SHFT                                             0x2
#define HWIO_MMSS_MDP_DSC_0_COMMON_MODE_MULTIPLEX_BMSK                                         0x2
#define HWIO_MMSS_MDP_DSC_0_COMMON_MODE_MULTIPLEX_SHFT                                         0x1
#define HWIO_MMSS_MDP_DSC_0_COMMON_MODE_SPLIT_PANEL_BMSK                                       0x1
#define HWIO_MMSS_MDP_DSC_0_COMMON_MODE_SPLIT_PANEL_SHFT                                       0x0

#define HWIO_MMSS_MDP_DSC_0_ENC_ADDR                                                    (MMSS_MDP_DSC_0_REG_BASE      + 0x00000004)
#define HWIO_MMSS_MDP_DSC_0_ENC_RMSK                                                    0x3fffffff
#define HWIO_MMSS_MDP_DSC_0_ENC_IN          \
        in_dword_masked(HWIO_MMSS_MDP_DSC_0_ENC_ADDR, HWIO_MMSS_MDP_DSC_0_ENC_RMSK)
#define HWIO_MMSS_MDP_DSC_0_ENC_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_DSC_0_ENC_ADDR, m)
#define HWIO_MMSS_MDP_DSC_0_ENC_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_DSC_0_ENC_ADDR,v)
#define HWIO_MMSS_MDP_DSC_0_ENC_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_DSC_0_ENC_ADDR,m,v,HWIO_MMSS_MDP_DSC_0_ENC_IN)
#define HWIO_MMSS_MDP_DSC_0_ENC_ICH_RST_MANUAL_VALUE_BMSK                               0x20000000
#define HWIO_MMSS_MDP_DSC_0_ENC_ICH_RST_MANUAL_VALUE_SHFT                                     0x1d
#define HWIO_MMSS_MDP_DSC_0_ENC_ICH_RST_MANUAL_OVERRIDE_BMSK                            0x10000000
#define HWIO_MMSS_MDP_DSC_0_ENC_ICH_RST_MANUAL_OVERRIDE_SHFT                                  0x1c
#define HWIO_MMSS_MDP_DSC_0_ENC_INITIAL_LINES_BMSK                                       0xff00000
#define HWIO_MMSS_MDP_DSC_0_ENC_INITIAL_LINES_SHFT                                            0x14
#define HWIO_MMSS_MDP_DSC_0_ENC_SLICE_LAST_GROUP_SIZE_BMSK                                 0xc0000
#define HWIO_MMSS_MDP_DSC_0_ENC_SLICE_LAST_GROUP_SIZE_SHFT                                    0x12
#define HWIO_MMSS_MDP_DSC_0_ENC_BITS_PER_PIXEL_BMSK                                        0x3ff00
#define HWIO_MMSS_MDP_DSC_0_ENC_BITS_PER_PIXEL_SHFT                                            0x8
#define HWIO_MMSS_MDP_DSC_0_ENC_BLOCK_PRED_ENABLE_BMSK                                        0x80
#define HWIO_MMSS_MDP_DSC_0_ENC_BLOCK_PRED_ENABLE_SHFT                                         0x7
#define HWIO_MMSS_MDP_DSC_0_ENC_LINEBUF_DEPTH_BMSK                                            0x78
#define HWIO_MMSS_MDP_DSC_0_ENC_LINEBUF_DEPTH_SHFT                                             0x3
#define HWIO_MMSS_MDP_DSC_0_ENC_ENABLE_422_BMSK                                                0x4
#define HWIO_MMSS_MDP_DSC_0_ENC_ENABLE_422_SHFT                                                0x2
#define HWIO_MMSS_MDP_DSC_0_ENC_CONVERT_RGB_BMSK                                               0x2
#define HWIO_MMSS_MDP_DSC_0_ENC_CONVERT_RGB_SHFT                                               0x1
#define HWIO_MMSS_MDP_DSC_0_ENC_INPUT_10BITS_BMSK                                              0x1
#define HWIO_MMSS_MDP_DSC_0_ENC_INPUT_10BITS_SHFT                                              0x0

#define HWIO_MMSS_MDP_DSC_0_PICTURE_ADDR                                                (MMSS_MDP_DSC_0_REG_BASE      + 0x00000008)
#define HWIO_MMSS_MDP_DSC_0_PICTURE_RMSK                                                0xffffffff
#define HWIO_MMSS_MDP_DSC_0_PICTURE_IN          \
        in_dword_masked(HWIO_MMSS_MDP_DSC_0_PICTURE_ADDR, HWIO_MMSS_MDP_DSC_0_PICTURE_RMSK)
#define HWIO_MMSS_MDP_DSC_0_PICTURE_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_DSC_0_PICTURE_ADDR, m)
#define HWIO_MMSS_MDP_DSC_0_PICTURE_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_DSC_0_PICTURE_ADDR,v)
#define HWIO_MMSS_MDP_DSC_0_PICTURE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_DSC_0_PICTURE_ADDR,m,v,HWIO_MMSS_MDP_DSC_0_PICTURE_IN)
#define HWIO_MMSS_MDP_DSC_0_PICTURE_WIDTH_BMSK                                          0xffff0000
#define HWIO_MMSS_MDP_DSC_0_PICTURE_WIDTH_SHFT                                                0x10
#define HWIO_MMSS_MDP_DSC_0_PICTURE_HEIGHT_BMSK                                             0xffff
#define HWIO_MMSS_MDP_DSC_0_PICTURE_HEIGHT_SHFT                                                0x0

#define HWIO_MMSS_MDP_DSC_0_SLICE_ADDR                                                  (MMSS_MDP_DSC_0_REG_BASE      + 0x0000000c)
#define HWIO_MMSS_MDP_DSC_0_SLICE_RMSK                                                  0xffffffff
#define HWIO_MMSS_MDP_DSC_0_SLICE_IN          \
        in_dword_masked(HWIO_MMSS_MDP_DSC_0_SLICE_ADDR, HWIO_MMSS_MDP_DSC_0_SLICE_RMSK)
#define HWIO_MMSS_MDP_DSC_0_SLICE_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_DSC_0_SLICE_ADDR, m)
#define HWIO_MMSS_MDP_DSC_0_SLICE_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_DSC_0_SLICE_ADDR,v)
#define HWIO_MMSS_MDP_DSC_0_SLICE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_DSC_0_SLICE_ADDR,m,v,HWIO_MMSS_MDP_DSC_0_SLICE_IN)
#define HWIO_MMSS_MDP_DSC_0_SLICE_WIDTH_BMSK                                            0xffff0000
#define HWIO_MMSS_MDP_DSC_0_SLICE_WIDTH_SHFT                                                  0x10
#define HWIO_MMSS_MDP_DSC_0_SLICE_HEIGHT_BMSK                                               0xffff
#define HWIO_MMSS_MDP_DSC_0_SLICE_HEIGHT_SHFT                                                  0x0

#define HWIO_MMSS_MDP_DSC_0_CHUNK_SIZE_ADDR                                             (MMSS_MDP_DSC_0_REG_BASE      + 0x00000010)
#define HWIO_MMSS_MDP_DSC_0_CHUNK_SIZE_RMSK                                             0xffff0000
#define HWIO_MMSS_MDP_DSC_0_CHUNK_SIZE_IN          \
        in_dword_masked(HWIO_MMSS_MDP_DSC_0_CHUNK_SIZE_ADDR, HWIO_MMSS_MDP_DSC_0_CHUNK_SIZE_RMSK)
#define HWIO_MMSS_MDP_DSC_0_CHUNK_SIZE_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_DSC_0_CHUNK_SIZE_ADDR, m)
#define HWIO_MMSS_MDP_DSC_0_CHUNK_SIZE_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_DSC_0_CHUNK_SIZE_ADDR,v)
#define HWIO_MMSS_MDP_DSC_0_CHUNK_SIZE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_DSC_0_CHUNK_SIZE_ADDR,m,v,HWIO_MMSS_MDP_DSC_0_CHUNK_SIZE_IN)
#define HWIO_MMSS_MDP_DSC_0_CHUNK_SIZE_VALUE_BMSK                                       0xffff0000
#define HWIO_MMSS_MDP_DSC_0_CHUNK_SIZE_VALUE_SHFT                                             0x10

#define HWIO_MMSS_MDP_DSC_0_DELAY_ADDR                                                  (MMSS_MDP_DSC_0_REG_BASE      + 0x00000014)
#define HWIO_MMSS_MDP_DSC_0_DELAY_RMSK                                                  0xffff03ff
#define HWIO_MMSS_MDP_DSC_0_DELAY_IN          \
        in_dword_masked(HWIO_MMSS_MDP_DSC_0_DELAY_ADDR, HWIO_MMSS_MDP_DSC_0_DELAY_RMSK)
#define HWIO_MMSS_MDP_DSC_0_DELAY_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_DSC_0_DELAY_ADDR, m)
#define HWIO_MMSS_MDP_DSC_0_DELAY_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_DSC_0_DELAY_ADDR,v)
#define HWIO_MMSS_MDP_DSC_0_DELAY_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_DSC_0_DELAY_ADDR,m,v,HWIO_MMSS_MDP_DSC_0_DELAY_IN)
#define HWIO_MMSS_MDP_DSC_0_DELAY_INITIAL_DEC_BMSK                                      0xffff0000
#define HWIO_MMSS_MDP_DSC_0_DELAY_INITIAL_DEC_SHFT                                            0x10
#define HWIO_MMSS_MDP_DSC_0_DELAY_INITIAL_XMIT_BMSK                                          0x3ff
#define HWIO_MMSS_MDP_DSC_0_DELAY_INITIAL_XMIT_SHFT                                            0x0

#define HWIO_MMSS_MDP_DSC_0_SCALE_INITIAL_ADDR                                          (MMSS_MDP_DSC_0_REG_BASE      + 0x00000018)
#define HWIO_MMSS_MDP_DSC_0_SCALE_INITIAL_RMSK                                                0x3f
#define HWIO_MMSS_MDP_DSC_0_SCALE_INITIAL_IN          \
        in_dword_masked(HWIO_MMSS_MDP_DSC_0_SCALE_INITIAL_ADDR, HWIO_MMSS_MDP_DSC_0_SCALE_INITIAL_RMSK)
#define HWIO_MMSS_MDP_DSC_0_SCALE_INITIAL_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_DSC_0_SCALE_INITIAL_ADDR, m)
#define HWIO_MMSS_MDP_DSC_0_SCALE_INITIAL_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_DSC_0_SCALE_INITIAL_ADDR,v)
#define HWIO_MMSS_MDP_DSC_0_SCALE_INITIAL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_DSC_0_SCALE_INITIAL_ADDR,m,v,HWIO_MMSS_MDP_DSC_0_SCALE_INITIAL_IN)
#define HWIO_MMSS_MDP_DSC_0_SCALE_INITIAL_VALUE_BMSK                                          0x3f
#define HWIO_MMSS_MDP_DSC_0_SCALE_INITIAL_VALUE_SHFT                                           0x0

#define HWIO_MMSS_MDP_DSC_0_SCALE_DECREMENT_INTERVAL_ADDR                               (MMSS_MDP_DSC_0_REG_BASE      + 0x0000001c)
#define HWIO_MMSS_MDP_DSC_0_SCALE_DECREMENT_INTERVAL_RMSK                                    0xfff
#define HWIO_MMSS_MDP_DSC_0_SCALE_DECREMENT_INTERVAL_IN          \
        in_dword_masked(HWIO_MMSS_MDP_DSC_0_SCALE_DECREMENT_INTERVAL_ADDR, HWIO_MMSS_MDP_DSC_0_SCALE_DECREMENT_INTERVAL_RMSK)
#define HWIO_MMSS_MDP_DSC_0_SCALE_DECREMENT_INTERVAL_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_DSC_0_SCALE_DECREMENT_INTERVAL_ADDR, m)
#define HWIO_MMSS_MDP_DSC_0_SCALE_DECREMENT_INTERVAL_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_DSC_0_SCALE_DECREMENT_INTERVAL_ADDR,v)
#define HWIO_MMSS_MDP_DSC_0_SCALE_DECREMENT_INTERVAL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_DSC_0_SCALE_DECREMENT_INTERVAL_ADDR,m,v,HWIO_MMSS_MDP_DSC_0_SCALE_DECREMENT_INTERVAL_IN)
#define HWIO_MMSS_MDP_DSC_0_SCALE_DECREMENT_INTERVAL_VALUE_BMSK                              0xfff
#define HWIO_MMSS_MDP_DSC_0_SCALE_DECREMENT_INTERVAL_VALUE_SHFT                                0x0

#define HWIO_MMSS_MDP_DSC_0_SCALE_INCREMENT_INTERVAL_ADDR                               (MMSS_MDP_DSC_0_REG_BASE      + 0x00000020)
#define HWIO_MMSS_MDP_DSC_0_SCALE_INCREMENT_INTERVAL_RMSK                                   0xffff
#define HWIO_MMSS_MDP_DSC_0_SCALE_INCREMENT_INTERVAL_IN          \
        in_dword_masked(HWIO_MMSS_MDP_DSC_0_SCALE_INCREMENT_INTERVAL_ADDR, HWIO_MMSS_MDP_DSC_0_SCALE_INCREMENT_INTERVAL_RMSK)
#define HWIO_MMSS_MDP_DSC_0_SCALE_INCREMENT_INTERVAL_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_DSC_0_SCALE_INCREMENT_INTERVAL_ADDR, m)
#define HWIO_MMSS_MDP_DSC_0_SCALE_INCREMENT_INTERVAL_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_DSC_0_SCALE_INCREMENT_INTERVAL_ADDR,v)
#define HWIO_MMSS_MDP_DSC_0_SCALE_INCREMENT_INTERVAL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_DSC_0_SCALE_INCREMENT_INTERVAL_ADDR,m,v,HWIO_MMSS_MDP_DSC_0_SCALE_INCREMENT_INTERVAL_IN)
#define HWIO_MMSS_MDP_DSC_0_SCALE_INCREMENT_INTERVAL_VALUE_BMSK                             0xffff
#define HWIO_MMSS_MDP_DSC_0_SCALE_INCREMENT_INTERVAL_VALUE_SHFT                                0x0

#define HWIO_MMSS_MDP_DSC_0_FIRST_LINE_BPG_OFFSET_ADDR                                  (MMSS_MDP_DSC_0_REG_BASE      + 0x00000024)
#define HWIO_MMSS_MDP_DSC_0_FIRST_LINE_BPG_OFFSET_RMSK                                        0x1f
#define HWIO_MMSS_MDP_DSC_0_FIRST_LINE_BPG_OFFSET_IN          \
        in_dword_masked(HWIO_MMSS_MDP_DSC_0_FIRST_LINE_BPG_OFFSET_ADDR, HWIO_MMSS_MDP_DSC_0_FIRST_LINE_BPG_OFFSET_RMSK)
#define HWIO_MMSS_MDP_DSC_0_FIRST_LINE_BPG_OFFSET_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_DSC_0_FIRST_LINE_BPG_OFFSET_ADDR, m)
#define HWIO_MMSS_MDP_DSC_0_FIRST_LINE_BPG_OFFSET_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_DSC_0_FIRST_LINE_BPG_OFFSET_ADDR,v)
#define HWIO_MMSS_MDP_DSC_0_FIRST_LINE_BPG_OFFSET_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_DSC_0_FIRST_LINE_BPG_OFFSET_ADDR,m,v,HWIO_MMSS_MDP_DSC_0_FIRST_LINE_BPG_OFFSET_IN)
#define HWIO_MMSS_MDP_DSC_0_FIRST_LINE_BPG_OFFSET_VALUE_BMSK                                  0x1f
#define HWIO_MMSS_MDP_DSC_0_FIRST_LINE_BPG_OFFSET_VALUE_SHFT                                   0x0

#define HWIO_MMSS_MDP_DSC_0_BPG_OFFSET_ADDR                                             (MMSS_MDP_DSC_0_REG_BASE      + 0x00000028)
#define HWIO_MMSS_MDP_DSC_0_BPG_OFFSET_RMSK                                             0xffffffff
#define HWIO_MMSS_MDP_DSC_0_BPG_OFFSET_IN          \
        in_dword_masked(HWIO_MMSS_MDP_DSC_0_BPG_OFFSET_ADDR, HWIO_MMSS_MDP_DSC_0_BPG_OFFSET_RMSK)
#define HWIO_MMSS_MDP_DSC_0_BPG_OFFSET_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_DSC_0_BPG_OFFSET_ADDR, m)
#define HWIO_MMSS_MDP_DSC_0_BPG_OFFSET_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_DSC_0_BPG_OFFSET_ADDR,v)
#define HWIO_MMSS_MDP_DSC_0_BPG_OFFSET_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_DSC_0_BPG_OFFSET_ADDR,m,v,HWIO_MMSS_MDP_DSC_0_BPG_OFFSET_IN)
#define HWIO_MMSS_MDP_DSC_0_BPG_OFFSET_NFL_BMSK                                         0xffff0000
#define HWIO_MMSS_MDP_DSC_0_BPG_OFFSET_NFL_SHFT                                               0x10
#define HWIO_MMSS_MDP_DSC_0_BPG_OFFSET_SLICE_BMSK                                           0xffff
#define HWIO_MMSS_MDP_DSC_0_BPG_OFFSET_SLICE_SHFT                                              0x0

#define HWIO_MMSS_MDP_DSC_0_DSC_OFFSET_ADDR                                             (MMSS_MDP_DSC_0_REG_BASE      + 0x0000002c)
#define HWIO_MMSS_MDP_DSC_0_DSC_OFFSET_RMSK                                             0xffffffff
#define HWIO_MMSS_MDP_DSC_0_DSC_OFFSET_IN          \
        in_dword_masked(HWIO_MMSS_MDP_DSC_0_DSC_OFFSET_ADDR, HWIO_MMSS_MDP_DSC_0_DSC_OFFSET_RMSK)
#define HWIO_MMSS_MDP_DSC_0_DSC_OFFSET_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_DSC_0_DSC_OFFSET_ADDR, m)
#define HWIO_MMSS_MDP_DSC_0_DSC_OFFSET_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_DSC_0_DSC_OFFSET_ADDR,v)
#define HWIO_MMSS_MDP_DSC_0_DSC_OFFSET_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_DSC_0_DSC_OFFSET_ADDR,m,v,HWIO_MMSS_MDP_DSC_0_DSC_OFFSET_IN)
#define HWIO_MMSS_MDP_DSC_0_DSC_OFFSET_INITIAL_BMSK                                     0xffff0000
#define HWIO_MMSS_MDP_DSC_0_DSC_OFFSET_INITIAL_SHFT                                           0x10
#define HWIO_MMSS_MDP_DSC_0_DSC_OFFSET_FINAL_BMSK                                           0xffff
#define HWIO_MMSS_MDP_DSC_0_DSC_OFFSET_FINAL_SHFT                                              0x0

#define HWIO_MMSS_MDP_DSC_0_FLATNESS_ADDR                                               (MMSS_MDP_DSC_0_REG_BASE      + 0x00000030)
#define HWIO_MMSS_MDP_DSC_0_FLATNESS_RMSK                                                  0x3ffff
#define HWIO_MMSS_MDP_DSC_0_FLATNESS_IN          \
        in_dword_masked(HWIO_MMSS_MDP_DSC_0_FLATNESS_ADDR, HWIO_MMSS_MDP_DSC_0_FLATNESS_RMSK)
#define HWIO_MMSS_MDP_DSC_0_FLATNESS_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_DSC_0_FLATNESS_ADDR, m)
#define HWIO_MMSS_MDP_DSC_0_FLATNESS_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_DSC_0_FLATNESS_ADDR,v)
#define HWIO_MMSS_MDP_DSC_0_FLATNESS_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_DSC_0_FLATNESS_ADDR,m,v,HWIO_MMSS_MDP_DSC_0_FLATNESS_IN)
#define HWIO_MMSS_MDP_DSC_0_FLATNESS_DET_THRESH_BMSK                                       0x3fc00
#define HWIO_MMSS_MDP_DSC_0_FLATNESS_DET_THRESH_SHFT                                           0xa
#define HWIO_MMSS_MDP_DSC_0_FLATNESS_MAX_QP_BMSK                                             0x3e0
#define HWIO_MMSS_MDP_DSC_0_FLATNESS_MAX_QP_SHFT                                               0x5
#define HWIO_MMSS_MDP_DSC_0_FLATNESS_MIN_QP_BMSK                                              0x1f
#define HWIO_MMSS_MDP_DSC_0_FLATNESS_MIN_QP_SHFT                                               0x0

#define HWIO_MMSS_MDP_DSC_0_RC_MODEL_SIZE_ADDR                                          (MMSS_MDP_DSC_0_REG_BASE      + 0x00000034)
#define HWIO_MMSS_MDP_DSC_0_RC_MODEL_SIZE_RMSK                                              0xffff
#define HWIO_MMSS_MDP_DSC_0_RC_MODEL_SIZE_IN          \
        in_dword_masked(HWIO_MMSS_MDP_DSC_0_RC_MODEL_SIZE_ADDR, HWIO_MMSS_MDP_DSC_0_RC_MODEL_SIZE_RMSK)
#define HWIO_MMSS_MDP_DSC_0_RC_MODEL_SIZE_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_DSC_0_RC_MODEL_SIZE_ADDR, m)
#define HWIO_MMSS_MDP_DSC_0_RC_MODEL_SIZE_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_DSC_0_RC_MODEL_SIZE_ADDR,v)
#define HWIO_MMSS_MDP_DSC_0_RC_MODEL_SIZE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_DSC_0_RC_MODEL_SIZE_ADDR,m,v,HWIO_MMSS_MDP_DSC_0_RC_MODEL_SIZE_IN)
#define HWIO_MMSS_MDP_DSC_0_RC_MODEL_SIZE_VALUE_BMSK                                        0xffff
#define HWIO_MMSS_MDP_DSC_0_RC_MODEL_SIZE_VALUE_SHFT                                           0x0

#define HWIO_MMSS_MDP_DSC_0_RC_ADDR                                                     (MMSS_MDP_DSC_0_REG_BASE      + 0x00000038)
#define HWIO_MMSS_MDP_DSC_0_RC_RMSK                                                       0x3fffff
#define HWIO_MMSS_MDP_DSC_0_RC_IN          \
        in_dword_masked(HWIO_MMSS_MDP_DSC_0_RC_ADDR, HWIO_MMSS_MDP_DSC_0_RC_RMSK)
#define HWIO_MMSS_MDP_DSC_0_RC_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_DSC_0_RC_ADDR, m)
#define HWIO_MMSS_MDP_DSC_0_RC_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_DSC_0_RC_ADDR,v)
#define HWIO_MMSS_MDP_DSC_0_RC_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_DSC_0_RC_ADDR,m,v,HWIO_MMSS_MDP_DSC_0_RC_IN)
#define HWIO_MMSS_MDP_DSC_0_RC_TGT_OFFSET_LO_BMSK                                         0x3c0000
#define HWIO_MMSS_MDP_DSC_0_RC_TGT_OFFSET_LO_SHFT                                             0x12
#define HWIO_MMSS_MDP_DSC_0_RC_TGT_OFFSET_HI_BMSK                                          0x3c000
#define HWIO_MMSS_MDP_DSC_0_RC_TGT_OFFSET_HI_SHFT                                              0xe
#define HWIO_MMSS_MDP_DSC_0_RC_QUANT_INCR_LIMIT1_BMSK                                       0x3e00
#define HWIO_MMSS_MDP_DSC_0_RC_QUANT_INCR_LIMIT1_SHFT                                          0x9
#define HWIO_MMSS_MDP_DSC_0_RC_QUANT_INCR_LIMIT0_BMSK                                        0x1f0
#define HWIO_MMSS_MDP_DSC_0_RC_QUANT_INCR_LIMIT0_SHFT                                          0x4
#define HWIO_MMSS_MDP_DSC_0_RC_EDGE_FACTOR_BMSK                                                0xf
#define HWIO_MMSS_MDP_DSC_0_RC_EDGE_FACTOR_SHFT                                                0x0

#define HWIO_MMSS_MDP_DSC_0_RC_BUF_THRESH_n_ADDR(n)                                     (MMSS_MDP_DSC_0_REG_BASE      + 0x0000003c + 0x4 * (n))
#define HWIO_MMSS_MDP_DSC_0_RC_BUF_THRESH_n_RMSK                                              0xff
#define HWIO_MMSS_MDP_DSC_0_RC_BUF_THRESH_n_MAXn                                                13
#define HWIO_MMSS_MDP_DSC_0_RC_BUF_THRESH_n_INI(n)        \
        in_dword_masked(HWIO_MMSS_MDP_DSC_0_RC_BUF_THRESH_n_ADDR(n), HWIO_MMSS_MDP_DSC_0_RC_BUF_THRESH_n_RMSK)
#define HWIO_MMSS_MDP_DSC_0_RC_BUF_THRESH_n_INMI(n,mask)    \
        in_dword_masked(HWIO_MMSS_MDP_DSC_0_RC_BUF_THRESH_n_ADDR(n), mask)
#define HWIO_MMSS_MDP_DSC_0_RC_BUF_THRESH_n_OUTI(n,val)    \
        out_dword(HWIO_MMSS_MDP_DSC_0_RC_BUF_THRESH_n_ADDR(n),val)
#define HWIO_MMSS_MDP_DSC_0_RC_BUF_THRESH_n_OUTMI(n,mask,val) \
        out_dword_masked_ns(HWIO_MMSS_MDP_DSC_0_RC_BUF_THRESH_n_ADDR(n),mask,val,HWIO_MMSS_MDP_DSC_0_RC_BUF_THRESH_n_INI(n))
#define HWIO_MMSS_MDP_DSC_0_RC_BUF_THRESH_n_VALUE_BMSK                                        0xff
#define HWIO_MMSS_MDP_DSC_0_RC_BUF_THRESH_n_VALUE_SHFT                                         0x0

#define HWIO_MMSS_MDP_DSC_0_RANGE_MIN_QP_n_ADDR(n)                                      (MMSS_MDP_DSC_0_REG_BASE      + 0x00000074 + 0x4 * (n))
#define HWIO_MMSS_MDP_DSC_0_RANGE_MIN_QP_n_RMSK                                               0x1f
#define HWIO_MMSS_MDP_DSC_0_RANGE_MIN_QP_n_MAXn                                                 14
#define HWIO_MMSS_MDP_DSC_0_RANGE_MIN_QP_n_INI(n)        \
        in_dword_masked(HWIO_MMSS_MDP_DSC_0_RANGE_MIN_QP_n_ADDR(n), HWIO_MMSS_MDP_DSC_0_RANGE_MIN_QP_n_RMSK)
#define HWIO_MMSS_MDP_DSC_0_RANGE_MIN_QP_n_INMI(n,mask)    \
        in_dword_masked(HWIO_MMSS_MDP_DSC_0_RANGE_MIN_QP_n_ADDR(n), mask)
#define HWIO_MMSS_MDP_DSC_0_RANGE_MIN_QP_n_OUTI(n,val)    \
        out_dword(HWIO_MMSS_MDP_DSC_0_RANGE_MIN_QP_n_ADDR(n),val)
#define HWIO_MMSS_MDP_DSC_0_RANGE_MIN_QP_n_OUTMI(n,mask,val) \
        out_dword_masked_ns(HWIO_MMSS_MDP_DSC_0_RANGE_MIN_QP_n_ADDR(n),mask,val,HWIO_MMSS_MDP_DSC_0_RANGE_MIN_QP_n_INI(n))
#define HWIO_MMSS_MDP_DSC_0_RANGE_MIN_QP_n_VALUE_BMSK                                         0x1f
#define HWIO_MMSS_MDP_DSC_0_RANGE_MIN_QP_n_VALUE_SHFT                                          0x0

#define HWIO_MMSS_MDP_DSC_0_RANGE_MAX_QP_n_ADDR(n)                                      (MMSS_MDP_DSC_0_REG_BASE      + 0x000000b0 + 0x4 * (n))
#define HWIO_MMSS_MDP_DSC_0_RANGE_MAX_QP_n_RMSK                                               0x1f
#define HWIO_MMSS_MDP_DSC_0_RANGE_MAX_QP_n_MAXn                                                 14
#define HWIO_MMSS_MDP_DSC_0_RANGE_MAX_QP_n_INI(n)        \
        in_dword_masked(HWIO_MMSS_MDP_DSC_0_RANGE_MAX_QP_n_ADDR(n), HWIO_MMSS_MDP_DSC_0_RANGE_MAX_QP_n_RMSK)
#define HWIO_MMSS_MDP_DSC_0_RANGE_MAX_QP_n_INMI(n,mask)    \
        in_dword_masked(HWIO_MMSS_MDP_DSC_0_RANGE_MAX_QP_n_ADDR(n), mask)
#define HWIO_MMSS_MDP_DSC_0_RANGE_MAX_QP_n_OUTI(n,val)    \
        out_dword(HWIO_MMSS_MDP_DSC_0_RANGE_MAX_QP_n_ADDR(n),val)
#define HWIO_MMSS_MDP_DSC_0_RANGE_MAX_QP_n_OUTMI(n,mask,val) \
        out_dword_masked_ns(HWIO_MMSS_MDP_DSC_0_RANGE_MAX_QP_n_ADDR(n),mask,val,HWIO_MMSS_MDP_DSC_0_RANGE_MAX_QP_n_INI(n))
#define HWIO_MMSS_MDP_DSC_0_RANGE_MAX_QP_n_VALUE_BMSK                                         0x1f
#define HWIO_MMSS_MDP_DSC_0_RANGE_MAX_QP_n_VALUE_SHFT                                          0x0

#define HWIO_MMSS_MDP_DSC_0_RANGE_BPG_OFFSET_n_ADDR(n)                                  (MMSS_MDP_DSC_0_REG_BASE      + 0x000000ec + 0x4 * (n))
#define HWIO_MMSS_MDP_DSC_0_RANGE_BPG_OFFSET_n_RMSK                                           0x3f
#define HWIO_MMSS_MDP_DSC_0_RANGE_BPG_OFFSET_n_MAXn                                             14
#define HWIO_MMSS_MDP_DSC_0_RANGE_BPG_OFFSET_n_INI(n)        \
        in_dword_masked(HWIO_MMSS_MDP_DSC_0_RANGE_BPG_OFFSET_n_ADDR(n), HWIO_MMSS_MDP_DSC_0_RANGE_BPG_OFFSET_n_RMSK)
#define HWIO_MMSS_MDP_DSC_0_RANGE_BPG_OFFSET_n_INMI(n,mask)    \
        in_dword_masked(HWIO_MMSS_MDP_DSC_0_RANGE_BPG_OFFSET_n_ADDR(n), mask)
#define HWIO_MMSS_MDP_DSC_0_RANGE_BPG_OFFSET_n_OUTI(n,val)    \
        out_dword(HWIO_MMSS_MDP_DSC_0_RANGE_BPG_OFFSET_n_ADDR(n),val)
#define HWIO_MMSS_MDP_DSC_0_RANGE_BPG_OFFSET_n_OUTMI(n,mask,val) \
        out_dword_masked_ns(HWIO_MMSS_MDP_DSC_0_RANGE_BPG_OFFSET_n_ADDR(n),mask,val,HWIO_MMSS_MDP_DSC_0_RANGE_BPG_OFFSET_n_INI(n))
#define HWIO_MMSS_MDP_DSC_0_RANGE_BPG_OFFSET_n_VALUE_BMSK                                     0x3f
#define HWIO_MMSS_MDP_DSC_0_RANGE_BPG_OFFSET_n_VALUE_SHFT                                      0x0

#define HWIO_MMSS_MDP_DSC_0_GENERAL_STATUS_ADDR                                         (MMSS_MDP_DSC_0_REG_BASE      + 0x00000128)
#define HWIO_MMSS_MDP_DSC_0_GENERAL_STATUS_RMSK                                               0x7f
#define HWIO_MMSS_MDP_DSC_0_GENERAL_STATUS_IN          \
        in_dword_masked(HWIO_MMSS_MDP_DSC_0_GENERAL_STATUS_ADDR, HWIO_MMSS_MDP_DSC_0_GENERAL_STATUS_RMSK)
#define HWIO_MMSS_MDP_DSC_0_GENERAL_STATUS_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_DSC_0_GENERAL_STATUS_ADDR, m)
#define HWIO_MMSS_MDP_DSC_0_GENERAL_STATUS_OUT_BUFF_FULL_CONTEXT_1_BMSK                       0x40
#define HWIO_MMSS_MDP_DSC_0_GENERAL_STATUS_OUT_BUFF_FULL_CONTEXT_1_SHFT                        0x6
#define HWIO_MMSS_MDP_DSC_0_GENERAL_STATUS_OUT_BUFF_FULL_CONTEXT_0_BMSK                       0x20
#define HWIO_MMSS_MDP_DSC_0_GENERAL_STATUS_OUT_BUFF_FULL_CONTEXT_0_SHFT                        0x5
#define HWIO_MMSS_MDP_DSC_0_GENERAL_STATUS_OUT_BUFF_EMPTY_CONTEXT_1_BMSK                      0x10
#define HWIO_MMSS_MDP_DSC_0_GENERAL_STATUS_OUT_BUFF_EMPTY_CONTEXT_1_SHFT                       0x4
#define HWIO_MMSS_MDP_DSC_0_GENERAL_STATUS_OUT_BUFF_EMPTY_CONTEXT_0_BMSK                       0x8
#define HWIO_MMSS_MDP_DSC_0_GENERAL_STATUS_OUT_BUFF_EMPTY_CONTEXT_0_SHFT                       0x3
#define HWIO_MMSS_MDP_DSC_0_GENERAL_STATUS_FRAME_DONE_BMSK                                     0x4
#define HWIO_MMSS_MDP_DSC_0_GENERAL_STATUS_FRAME_DONE_SHFT                                     0x2
#define HWIO_MMSS_MDP_DSC_0_GENERAL_STATUS_FRAME_STARTED_BMSK                                  0x2
#define HWIO_MMSS_MDP_DSC_0_GENERAL_STATUS_FRAME_STARTED_SHFT                                  0x1
#define HWIO_MMSS_MDP_DSC_0_GENERAL_STATUS_CE_BMSK                                             0x1
#define HWIO_MMSS_MDP_DSC_0_GENERAL_STATUS_CE_SHFT                                             0x0

#define HWIO_MMSS_MDP_DSC_0_SLICE_ENCODED_STATUS_ADDR                                   (MMSS_MDP_DSC_0_REG_BASE      + 0x0000012c)
#define HWIO_MMSS_MDP_DSC_0_SLICE_ENCODED_STATUS_RMSK                                   0xffffffff
#define HWIO_MMSS_MDP_DSC_0_SLICE_ENCODED_STATUS_IN          \
        in_dword_masked(HWIO_MMSS_MDP_DSC_0_SLICE_ENCODED_STATUS_ADDR, HWIO_MMSS_MDP_DSC_0_SLICE_ENCODED_STATUS_RMSK)
#define HWIO_MMSS_MDP_DSC_0_SLICE_ENCODED_STATUS_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_DSC_0_SLICE_ENCODED_STATUS_ADDR, m)
#define HWIO_MMSS_MDP_DSC_0_SLICE_ENCODED_STATUS_SLICE_COUNT_ENCODED_BMSK               0xffff0000
#define HWIO_MMSS_MDP_DSC_0_SLICE_ENCODED_STATUS_SLICE_COUNT_ENCODED_SHFT                     0x10
#define HWIO_MMSS_MDP_DSC_0_SLICE_ENCODED_STATUS_SLICE_LINE_COUNT_ENCODED_BMSK              0xffff
#define HWIO_MMSS_MDP_DSC_0_SLICE_ENCODED_STATUS_SLICE_LINE_COUNT_ENCODED_SHFT                 0x0

#define HWIO_MMSS_MDP_DSC_0_SLICE_DSI_STATUS_ADDR                                       (MMSS_MDP_DSC_0_REG_BASE      + 0x00000130)
#define HWIO_MMSS_MDP_DSC_0_SLICE_DSI_STATUS_RMSK                                       0xffffffff
#define HWIO_MMSS_MDP_DSC_0_SLICE_DSI_STATUS_IN          \
        in_dword_masked(HWIO_MMSS_MDP_DSC_0_SLICE_DSI_STATUS_ADDR, HWIO_MMSS_MDP_DSC_0_SLICE_DSI_STATUS_RMSK)
#define HWIO_MMSS_MDP_DSC_0_SLICE_DSI_STATUS_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_DSC_0_SLICE_DSI_STATUS_ADDR, m)
#define HWIO_MMSS_MDP_DSC_0_SLICE_DSI_STATUS_SLICE_COUNT_DSI_BMSK                       0xffff0000
#define HWIO_MMSS_MDP_DSC_0_SLICE_DSI_STATUS_SLICE_COUNT_DSI_SHFT                             0x10
#define HWIO_MMSS_MDP_DSC_0_SLICE_DSI_STATUS_SLICE_LINE_COUNT_DSI_BMSK                      0xffff
#define HWIO_MMSS_MDP_DSC_0_SLICE_DSI_STATUS_SLICE_LINE_COUNT_DSI_SHFT                         0x0

#define HWIO_MMSS_MDP_DSC_0_INT_STAT_ADDR                                               (MMSS_MDP_DSC_0_REG_BASE      + 0x00000134)
#define HWIO_MMSS_MDP_DSC_0_INT_STAT_RMSK                                               0xffffffff
#define HWIO_MMSS_MDP_DSC_0_INT_STAT_IN          \
        in_dword_masked(HWIO_MMSS_MDP_DSC_0_INT_STAT_ADDR, HWIO_MMSS_MDP_DSC_0_INT_STAT_RMSK)
#define HWIO_MMSS_MDP_DSC_0_INT_STAT_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_DSC_0_INT_STAT_ADDR, m)
#define HWIO_MMSS_MDP_DSC_0_INT_STAT_INT_STAT_BMSK                                      0xffffffff
#define HWIO_MMSS_MDP_DSC_0_INT_STAT_INT_STAT_SHFT                                             0x0

#define HWIO_MMSS_MDP_DSC_0_INT_CLR_ADDR                                                (MMSS_MDP_DSC_0_REG_BASE      + 0x00000138)
#define HWIO_MMSS_MDP_DSC_0_INT_CLR_RMSK                                                0xffffffff
#define HWIO_MMSS_MDP_DSC_0_INT_CLR_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_DSC_0_INT_CLR_ADDR,v)
#define HWIO_MMSS_MDP_DSC_0_INT_CLR_INT_CLR_BMSK                                        0xffffffff
#define HWIO_MMSS_MDP_DSC_0_INT_CLR_INT_CLR_SHFT                                               0x0

#define HWIO_MMSS_MDP_DSC_0_INT_MASK_ADDR                                               (MMSS_MDP_DSC_0_REG_BASE      + 0x0000013c)
#define HWIO_MMSS_MDP_DSC_0_INT_MASK_RMSK                                               0xffffffff
#define HWIO_MMSS_MDP_DSC_0_INT_MASK_IN          \
        in_dword_masked(HWIO_MMSS_MDP_DSC_0_INT_MASK_ADDR, HWIO_MMSS_MDP_DSC_0_INT_MASK_RMSK)
#define HWIO_MMSS_MDP_DSC_0_INT_MASK_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_DSC_0_INT_MASK_ADDR, m)
#define HWIO_MMSS_MDP_DSC_0_INT_MASK_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_DSC_0_INT_MASK_ADDR,v)
#define HWIO_MMSS_MDP_DSC_0_INT_MASK_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_DSC_0_INT_MASK_ADDR,m,v,HWIO_MMSS_MDP_DSC_0_INT_MASK_IN)
#define HWIO_MMSS_MDP_DSC_0_INT_MASK_INT_MASK_BMSK                                      0xffffffff
#define HWIO_MMSS_MDP_DSC_0_INT_MASK_INT_MASK_SHFT                                             0x0

/*----------------------------------------------------------------------------
 * MODULE: MMSS_MDP_QDSS
 *--------------------------------------------------------------------------*/

#define HWIO_MMSS_MDP_QDSS_QDSS_CONFIG_ADDR                                     (MMSS_MDP_QDSS_REG_BASE      + 0x00000000)
#define HWIO_MMSS_MDP_QDSS_QDSS_CONFIG_RMSK                                        0x101ff
#define HWIO_MMSS_MDP_QDSS_QDSS_CONFIG_IN          \
        in_dword_masked(HWIO_MMSS_MDP_QDSS_QDSS_CONFIG_ADDR, HWIO_MMSS_MDP_QDSS_QDSS_CONFIG_RMSK)
#define HWIO_MMSS_MDP_QDSS_QDSS_CONFIG_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_QDSS_QDSS_CONFIG_ADDR, m)
#define HWIO_MMSS_MDP_QDSS_QDSS_CONFIG_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_QDSS_QDSS_CONFIG_ADDR,v)
#define HWIO_MMSS_MDP_QDSS_QDSS_CONFIG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_QDSS_QDSS_CONFIG_ADDR,m,v,HWIO_MMSS_MDP_QDSS_QDSS_CONFIG_IN)
#define HWIO_MMSS_MDP_QDSS_QDSS_CONFIG_VBIF_SEL_BMSK                               0x10000
#define HWIO_MMSS_MDP_QDSS_QDSS_CONFIG_VBIF_SEL_SHFT                                  0x10
#define HWIO_MMSS_MDP_QDSS_QDSS_CONFIG_QDSS_EN_BMSK                                  0x100
#define HWIO_MMSS_MDP_QDSS_QDSS_CONFIG_QDSS_EN_SHFT                                    0x8
#define HWIO_MMSS_MDP_QDSS_QDSS_CONFIG_DEBUG_MODE_BMSK                                0x80
#define HWIO_MMSS_MDP_QDSS_QDSS_CONFIG_DEBUG_MODE_SHFT                                 0x7
#define HWIO_MMSS_MDP_QDSS_QDSS_CONFIG_ATID_BMSK                                      0x7f
#define HWIO_MMSS_MDP_QDSS_QDSS_CONFIG_ATID_SHFT                                       0x0

#define HWIO_MMSS_MDP_QDSS_QDSS_ATB_DATA_ENABLE0_ADDR                           (MMSS_MDP_QDSS_REG_BASE      + 0x00000004)
#define HWIO_MMSS_MDP_QDSS_QDSS_ATB_DATA_ENABLE0_RMSK                           0xffffffff
#define HWIO_MMSS_MDP_QDSS_QDSS_ATB_DATA_ENABLE0_IN          \
        in_dword_masked(HWIO_MMSS_MDP_QDSS_QDSS_ATB_DATA_ENABLE0_ADDR, HWIO_MMSS_MDP_QDSS_QDSS_ATB_DATA_ENABLE0_RMSK)
#define HWIO_MMSS_MDP_QDSS_QDSS_ATB_DATA_ENABLE0_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_QDSS_QDSS_ATB_DATA_ENABLE0_ADDR, m)
#define HWIO_MMSS_MDP_QDSS_QDSS_ATB_DATA_ENABLE0_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_QDSS_QDSS_ATB_DATA_ENABLE0_ADDR,v)
#define HWIO_MMSS_MDP_QDSS_QDSS_ATB_DATA_ENABLE0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_QDSS_QDSS_ATB_DATA_ENABLE0_ADDR,m,v,HWIO_MMSS_MDP_QDSS_QDSS_ATB_DATA_ENABLE0_IN)
#define HWIO_MMSS_MDP_QDSS_QDSS_ATB_DATA_ENABLE0_ID_EN_BMSK                     0xffffffff
#define HWIO_MMSS_MDP_QDSS_QDSS_ATB_DATA_ENABLE0_ID_EN_SHFT                            0x0

#define HWIO_MMSS_MDP_QDSS_QDSS_ATB_DATA_ENABLE1_ADDR                           (MMSS_MDP_QDSS_REG_BASE      + 0x00000008)
#define HWIO_MMSS_MDP_QDSS_QDSS_ATB_DATA_ENABLE1_RMSK                           0xffffffff
#define HWIO_MMSS_MDP_QDSS_QDSS_ATB_DATA_ENABLE1_IN          \
        in_dword_masked(HWIO_MMSS_MDP_QDSS_QDSS_ATB_DATA_ENABLE1_ADDR, HWIO_MMSS_MDP_QDSS_QDSS_ATB_DATA_ENABLE1_RMSK)
#define HWIO_MMSS_MDP_QDSS_QDSS_ATB_DATA_ENABLE1_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_QDSS_QDSS_ATB_DATA_ENABLE1_ADDR, m)
#define HWIO_MMSS_MDP_QDSS_QDSS_ATB_DATA_ENABLE1_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_QDSS_QDSS_ATB_DATA_ENABLE1_ADDR,v)
#define HWIO_MMSS_MDP_QDSS_QDSS_ATB_DATA_ENABLE1_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_QDSS_QDSS_ATB_DATA_ENABLE1_ADDR,m,v,HWIO_MMSS_MDP_QDSS_QDSS_ATB_DATA_ENABLE1_IN)
#define HWIO_MMSS_MDP_QDSS_QDSS_ATB_DATA_ENABLE1_ID_EN_BMSK                     0xffffffff
#define HWIO_MMSS_MDP_QDSS_QDSS_ATB_DATA_ENABLE1_ID_EN_SHFT                            0x0

#define HWIO_MMSS_MDP_QDSS_QDSS_ATB_DATA_ENABLE2_ADDR                           (MMSS_MDP_QDSS_REG_BASE      + 0x0000000c)
#define HWIO_MMSS_MDP_QDSS_QDSS_ATB_DATA_ENABLE2_RMSK                           0xffffffff
#define HWIO_MMSS_MDP_QDSS_QDSS_ATB_DATA_ENABLE2_IN          \
        in_dword_masked(HWIO_MMSS_MDP_QDSS_QDSS_ATB_DATA_ENABLE2_ADDR, HWIO_MMSS_MDP_QDSS_QDSS_ATB_DATA_ENABLE2_RMSK)
#define HWIO_MMSS_MDP_QDSS_QDSS_ATB_DATA_ENABLE2_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_QDSS_QDSS_ATB_DATA_ENABLE2_ADDR, m)
#define HWIO_MMSS_MDP_QDSS_QDSS_ATB_DATA_ENABLE2_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_QDSS_QDSS_ATB_DATA_ENABLE2_ADDR,v)
#define HWIO_MMSS_MDP_QDSS_QDSS_ATB_DATA_ENABLE2_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_QDSS_QDSS_ATB_DATA_ENABLE2_ADDR,m,v,HWIO_MMSS_MDP_QDSS_QDSS_ATB_DATA_ENABLE2_IN)
#define HWIO_MMSS_MDP_QDSS_QDSS_ATB_DATA_ENABLE2_ID_EN_BMSK                     0xffffffff
#define HWIO_MMSS_MDP_QDSS_QDSS_ATB_DATA_ENABLE2_ID_EN_SHFT                            0x0

#define HWIO_MMSS_MDP_QDSS_QDSS_ATB_DATA_ENABLE3_ADDR                           (MMSS_MDP_QDSS_REG_BASE      + 0x00000010)
#define HWIO_MMSS_MDP_QDSS_QDSS_ATB_DATA_ENABLE3_RMSK                           0xffffffff
#define HWIO_MMSS_MDP_QDSS_QDSS_ATB_DATA_ENABLE3_IN          \
        in_dword_masked(HWIO_MMSS_MDP_QDSS_QDSS_ATB_DATA_ENABLE3_ADDR, HWIO_MMSS_MDP_QDSS_QDSS_ATB_DATA_ENABLE3_RMSK)
#define HWIO_MMSS_MDP_QDSS_QDSS_ATB_DATA_ENABLE3_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_QDSS_QDSS_ATB_DATA_ENABLE3_ADDR, m)
#define HWIO_MMSS_MDP_QDSS_QDSS_ATB_DATA_ENABLE3_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_QDSS_QDSS_ATB_DATA_ENABLE3_ADDR,v)
#define HWIO_MMSS_MDP_QDSS_QDSS_ATB_DATA_ENABLE3_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_QDSS_QDSS_ATB_DATA_ENABLE3_ADDR,m,v,HWIO_MMSS_MDP_QDSS_QDSS_ATB_DATA_ENABLE3_IN)
#define HWIO_MMSS_MDP_QDSS_QDSS_ATB_DATA_ENABLE3_ID_EN_BMSK                     0xffffffff
#define HWIO_MMSS_MDP_QDSS_QDSS_ATB_DATA_ENABLE3_ID_EN_SHFT                            0x0

#define HWIO_MMSS_MDP_QDSS_QDSS_CLK_CTRL_ADDR                                   (MMSS_MDP_QDSS_REG_BASE      + 0x00000014)
#define HWIO_MMSS_MDP_QDSS_QDSS_CLK_CTRL_RMSK                                          0xf
#define HWIO_MMSS_MDP_QDSS_QDSS_CLK_CTRL_IN          \
        in_dword_masked(HWIO_MMSS_MDP_QDSS_QDSS_CLK_CTRL_ADDR, HWIO_MMSS_MDP_QDSS_QDSS_CLK_CTRL_RMSK)
#define HWIO_MMSS_MDP_QDSS_QDSS_CLK_CTRL_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_QDSS_QDSS_CLK_CTRL_ADDR, m)
#define HWIO_MMSS_MDP_QDSS_QDSS_CLK_CTRL_OUT(v)      \
        out_dword(HWIO_MMSS_MDP_QDSS_QDSS_CLK_CTRL_ADDR,v)
#define HWIO_MMSS_MDP_QDSS_QDSS_CLK_CTRL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_MDP_QDSS_QDSS_CLK_CTRL_ADDR,m,v,HWIO_MMSS_MDP_QDSS_QDSS_CLK_CTRL_IN)
#define HWIO_MMSS_MDP_QDSS_QDSS_CLK_CTRL_QDSS_CLK_HYSTERISIS_CTRL_BMSK                 0xc
#define HWIO_MMSS_MDP_QDSS_QDSS_CLK_CTRL_QDSS_CLK_HYSTERISIS_CTRL_SHFT                 0x2
#define HWIO_MMSS_MDP_QDSS_QDSS_CLK_CTRL_QDSS_CLK_FORCE_OFF_BMSK                       0x2
#define HWIO_MMSS_MDP_QDSS_QDSS_CLK_CTRL_QDSS_CLK_FORCE_OFF_SHFT                       0x1
#define HWIO_MMSS_MDP_QDSS_QDSS_CLK_CTRL_QDSS_CLK_FORCE_ON_BMSK                        0x1
#define HWIO_MMSS_MDP_QDSS_QDSS_CLK_CTRL_QDSS_CLK_FORCE_ON_SHFT                        0x0

#define HWIO_MMSS_MDP_QDSS_QDSS_CLK_STATUS_ADDR                                 (MMSS_MDP_QDSS_REG_BASE      + 0x00000018)
#define HWIO_MMSS_MDP_QDSS_QDSS_CLK_STATUS_RMSK                                        0x1
#define HWIO_MMSS_MDP_QDSS_QDSS_CLK_STATUS_IN          \
        in_dword_masked(HWIO_MMSS_MDP_QDSS_QDSS_CLK_STATUS_ADDR, HWIO_MMSS_MDP_QDSS_QDSS_CLK_STATUS_RMSK)
#define HWIO_MMSS_MDP_QDSS_QDSS_CLK_STATUS_INM(m)      \
        in_dword_masked(HWIO_MMSS_MDP_QDSS_QDSS_CLK_STATUS_ADDR, m)
#define HWIO_MMSS_MDP_QDSS_QDSS_CLK_STATUS_QDSS_CLK_ACTIVE_BMSK                        0x1
#define HWIO_MMSS_MDP_QDSS_QDSS_CLK_STATUS_QDSS_CLK_ACTIVE_SHFT                        0x0

/*----------------------------------------------------------------------------
 * MODULE: MMSS_DP
 *--------------------------------------------------------------------------*/
#define MMSS_DP_AHBCLK_REG_BASE                                                    (0x0)

#define HWIO_MMSS_DP_HW_VERSION_ADDR                                               (MMSS_DP_REG_BASE + MMSS_DP_AHBCLK_REG_BASE      + 0x00000000)
#define HWIO_MMSS_DP_HW_VERSION_RMSK                                               0xffffffff
#define HWIO_MMSS_DP_HW_VERSION_IN          \
        in_dword_masked(HWIO_MMSS_DP_HW_VERSION_ADDR, HWIO_MMSS_DP_HW_VERSION_RMSK)
#define HWIO_MMSS_DP_HW_VERSION_INM(m)      \
        in_dword_masked(HWIO_MMSS_DP_HW_VERSION_ADDR, m)
#define HWIO_MMSS_DP_HW_VERSION_MAJOR_BMSK                                         0xf0000000
#define HWIO_MMSS_DP_HW_VERSION_MAJOR_SHFT                                               0x1c
#define HWIO_MMSS_DP_HW_VERSION_MINOR_BMSK                                          0xfff0000
#define HWIO_MMSS_DP_HW_VERSION_MINOR_SHFT                                               0x10
#define HWIO_MMSS_DP_HW_VERSION_STEP_BMSK                                              0xffff
#define HWIO_MMSS_DP_HW_VERSION_STEP_SHFT                                                 0x0

#define HWIO_MMSS_DP_SW_RESET_ADDR                                                 (MMSS_DP_REG_BASE + MMSS_DP_AHBCLK_REG_BASE      + 0x00000010)
#define HWIO_MMSS_DP_SW_RESET_RMSK                                                        0xf
#define HWIO_MMSS_DP_SW_RESET_IN          \
        in_dword_masked(HWIO_MMSS_DP_SW_RESET_ADDR, HWIO_MMSS_DP_SW_RESET_RMSK)
#define HWIO_MMSS_DP_SW_RESET_INM(m)      \
        in_dword_masked(HWIO_MMSS_DP_SW_RESET_ADDR, m)
#define HWIO_MMSS_DP_SW_RESET_OUT(v)      \
        out_dword(HWIO_MMSS_DP_SW_RESET_ADDR,v)
#define HWIO_MMSS_DP_SW_RESET_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_DP_SW_RESET_ADDR,m,v,HWIO_MMSS_DP_SW_RESET_IN)
#define HWIO_MMSS_DP_SW_RESET_SDP_SW_RESET_BMSK                                           0x8
#define HWIO_MMSS_DP_SW_RESET_SDP_SW_RESET_SHFT                                           0x3
#define HWIO_MMSS_DP_SW_RESET_AUD_SW_RESET_BMSK                                           0x4
#define HWIO_MMSS_DP_SW_RESET_AUD_SW_RESET_SHFT                                           0x2
#define HWIO_MMSS_DP_SW_RESET_HDCP_SW_RESET_BMSK                                          0x2
#define HWIO_MMSS_DP_SW_RESET_HDCP_SW_RESET_SHFT                                          0x1
#define HWIO_MMSS_DP_SW_RESET_DP_SW_RESET_BMSK                                            0x1
#define HWIO_MMSS_DP_SW_RESET_DP_SW_RESET_SHFT                                            0x0

#define HWIO_MMSS_DP_PHY_CTRL_ADDR                                                 (MMSS_DP_REG_BASE + MMSS_DP_AHBCLK_REG_BASE      + 0x00000014)
#define HWIO_MMSS_DP_PHY_CTRL_RMSK                                                        0xf
#define HWIO_MMSS_DP_PHY_CTRL_IN          \
        in_dword_masked(HWIO_MMSS_DP_PHY_CTRL_ADDR, HWIO_MMSS_DP_PHY_CTRL_RMSK)
#define HWIO_MMSS_DP_PHY_CTRL_INM(m)      \
        in_dword_masked(HWIO_MMSS_DP_PHY_CTRL_ADDR, m)
#define HWIO_MMSS_DP_PHY_CTRL_OUT(v)      \
        out_dword(HWIO_MMSS_DP_PHY_CTRL_ADDR,v)
#define HWIO_MMSS_DP_PHY_CTRL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_DP_PHY_CTRL_ADDR,m,v,HWIO_MMSS_DP_PHY_CTRL_IN)
#define HWIO_MMSS_DP_PHY_CTRL_SW_RESET_POL_BMSK                                           0x8
#define HWIO_MMSS_DP_PHY_CTRL_SW_RESET_POL_SHFT                                           0x3
#define HWIO_MMSS_DP_PHY_CTRL_SW_RESET_BMSK                                               0x4
#define HWIO_MMSS_DP_PHY_CTRL_SW_RESET_SHFT                                               0x2
#define HWIO_MMSS_DP_PHY_CTRL_SW_RESET_PLL_POL_BMSK                                       0x2
#define HWIO_MMSS_DP_PHY_CTRL_SW_RESET_PLL_POL_SHFT                                       0x1
#define HWIO_MMSS_DP_PHY_CTRL_SW_RESET_PLL_BMSK                                           0x1
#define HWIO_MMSS_DP_PHY_CTRL_SW_RESET_PLL_SHFT                                           0x0

#define HWIO_MMSS_DP_CLK_CTRL_ADDR                                                 (MMSS_DP_REG_BASE + MMSS_DP_AHBCLK_REG_BASE      + 0x00000018)
#define HWIO_MMSS_DP_CLK_CTRL_RMSK                                                        0xf
#define HWIO_MMSS_DP_CLK_CTRL_IN          \
        in_dword_masked(HWIO_MMSS_DP_CLK_CTRL_ADDR, HWIO_MMSS_DP_CLK_CTRL_RMSK)
#define HWIO_MMSS_DP_CLK_CTRL_INM(m)      \
        in_dword_masked(HWIO_MMSS_DP_CLK_CTRL_ADDR, m)
#define HWIO_MMSS_DP_CLK_CTRL_OUT(v)      \
        out_dword(HWIO_MMSS_DP_CLK_CTRL_ADDR,v)
#define HWIO_MMSS_DP_CLK_CTRL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_DP_CLK_CTRL_ADDR,m,v,HWIO_MMSS_DP_CLK_CTRL_IN)
#define HWIO_MMSS_DP_CLK_CTRL_LINK_CLK_FORCE_ON_BMSK                                      0x8
#define HWIO_MMSS_DP_CLK_CTRL_LINK_CLK_FORCE_ON_SHFT                                      0x3
#define HWIO_MMSS_DP_CLK_CTRL_CRYPTO_CLK_FORCE_ON_BMSK                                    0x4
#define HWIO_MMSS_DP_CLK_CTRL_CRYPTO_CLK_FORCE_ON_SHFT                                    0x2
#define HWIO_MMSS_DP_CLK_CTRL_AUX_CLK_FORCE_ON_BMSK                                       0x2
#define HWIO_MMSS_DP_CLK_CTRL_AUX_CLK_FORCE_ON_SHFT                                       0x1
#define HWIO_MMSS_DP_CLK_CTRL_PIXEL_CLK_FORCE_ON_BMSK                                     0x1
#define HWIO_MMSS_DP_CLK_CTRL_PIXEL_CLK_FORCE_ON_SHFT                                     0x0

#define HWIO_MMSS_DP_CLK_ACTIVE_ADDR                                               (MMSS_DP_REG_BASE + MMSS_DP_AHBCLK_REG_BASE      + 0x0000001c)
#define HWIO_MMSS_DP_CLK_ACTIVE_RMSK                                                   0x7fff
#define HWIO_MMSS_DP_CLK_ACTIVE_IN          \
        in_dword_masked(HWIO_MMSS_DP_CLK_ACTIVE_ADDR, HWIO_MMSS_DP_CLK_ACTIVE_RMSK)
#define HWIO_MMSS_DP_CLK_ACTIVE_INM(m)      \
        in_dword_masked(HWIO_MMSS_DP_CLK_ACTIVE_ADDR, m)
#define HWIO_MMSS_DP_CLK_ACTIVE_CRYPTO_CLK_ACTIVE_BMSK                                 0x4000
#define HWIO_MMSS_DP_CLK_ACTIVE_CRYPTO_CLK_ACTIVE_SHFT                                    0xe
#define HWIO_MMSS_DP_CLK_ACTIVE_HDCP1P3_SCLK_CLK_ACTIVE_BMSK                           0x2000
#define HWIO_MMSS_DP_CLK_ACTIVE_HDCP1P3_SCLK_CLK_ACTIVE_SHFT                              0xd
#define HWIO_MMSS_DP_CLK_ACTIVE_HDCP_SCLK_CLK_ACTIVE_BMSK                              0x1000
#define HWIO_MMSS_DP_CLK_ACTIVE_HDCP_SCLK_CLK_ACTIVE_SHFT                                 0xc
#define HWIO_MMSS_DP_CLK_ACTIVE_AUX_CLK_ACTIVE_BMSK                                     0x800
#define HWIO_MMSS_DP_CLK_ACTIVE_AUX_CLK_ACTIVE_SHFT                                       0xb
#define HWIO_MMSS_DP_CLK_ACTIVE_TPG_PIXEL_CLK_ACTIVE_BMSK                               0x400
#define HWIO_MMSS_DP_CLK_ACTIVE_TPG_PIXEL_CLK_ACTIVE_SHFT                                 0xa
#define HWIO_MMSS_DP_CLK_ACTIVE_PIXEL_CLK_ACTIVE_BMSK                                   0x200
#define HWIO_MMSS_DP_CLK_ACTIVE_PIXEL_CLK_ACTIVE_SHFT                                     0x9
#define HWIO_MMSS_DP_CLK_ACTIVE_PIXEL0_CLK_ACTIVE_BMSK                                  0x100
#define HWIO_MMSS_DP_CLK_ACTIVE_PIXEL0_CLK_ACTIVE_SHFT                                    0x8
#define HWIO_MMSS_DP_CLK_ACTIVE_PIXEL1_CLK_ACTIVE_BMSK                                   0x80
#define HWIO_MMSS_DP_CLK_ACTIVE_PIXEL1_CLK_ACTIVE_SHFT                                    0x7
#define HWIO_MMSS_DP_CLK_ACTIVE_PIXEL23_CLK_ACTIVE_BMSK                                  0x40
#define HWIO_MMSS_DP_CLK_ACTIVE_PIXEL23_CLK_ACTIVE_SHFT                                   0x6
#define HWIO_MMSS_DP_CLK_ACTIVE_AUDIO_LINK_CLK_ACTIVE_BMSK                               0x20
#define HWIO_MMSS_DP_CLK_ACTIVE_AUDIO_LINK_CLK_ACTIVE_SHFT                                0x5
#define HWIO_MMSS_DP_CLK_ACTIVE_SDP_LINK_CLK_ACTIVE_BMSK                                 0x10
#define HWIO_MMSS_DP_CLK_ACTIVE_SDP_LINK_CLK_ACTIVE_SHFT                                  0x4
#define HWIO_MMSS_DP_CLK_ACTIVE_HDCP2P2_LINK_CLK_ACTIVE_BMSK                              0x8
#define HWIO_MMSS_DP_CLK_ACTIVE_HDCP2P2_LINK_CLK_ACTIVE_SHFT                              0x3
#define HWIO_MMSS_DP_CLK_ACTIVE_HDCP1P3_LINK_CLK_ACTIVE_BMSK                              0x4
#define HWIO_MMSS_DP_CLK_ACTIVE_HDCP1P3_LINK_CLK_ACTIVE_SHFT                              0x2
#define HWIO_MMSS_DP_CLK_ACTIVE_IF_LINK_CLK_ACTIVE_BMSK                                   0x2
#define HWIO_MMSS_DP_CLK_ACTIVE_IF_LINK_CLK_ACTIVE_SHFT                                   0x1
#define HWIO_MMSS_DP_CLK_ACTIVE_MAIN_LINK_CLK_ACTIVE_BMSK                                 0x1
#define HWIO_MMSS_DP_CLK_ACTIVE_MAIN_LINK_CLK_ACTIVE_SHFT                                 0x0

#define HWIO_MMSS_DP_INTERRUPT_STATUS_ADDR                                         (MMSS_DP_REG_BASE + MMSS_DP_AHBCLK_REG_BASE      + 0x00000020)
#define HWIO_MMSS_DP_INTERRUPT_STATUS_RMSK                                         0x3ffffff8
#define HWIO_MMSS_DP_INTERRUPT_STATUS_IN          \
        in_dword_masked(HWIO_MMSS_DP_INTERRUPT_STATUS_ADDR, HWIO_MMSS_DP_INTERRUPT_STATUS_RMSK)
#define HWIO_MMSS_DP_INTERRUPT_STATUS_INM(m)      \
        in_dword_masked(HWIO_MMSS_DP_INTERRUPT_STATUS_ADDR, m)
#define HWIO_MMSS_DP_INTERRUPT_STATUS_OUT(v)      \
        out_dword(HWIO_MMSS_DP_INTERRUPT_STATUS_ADDR,v)
#define HWIO_MMSS_DP_INTERRUPT_STATUS_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_DP_INTERRUPT_STATUS_ADDR,m,v,HWIO_MMSS_DP_INTERRUPT_STATUS_IN)
#define HWIO_MMSS_DP_INTERRUPT_STATUS_DPPHY_AUX_ERROR_MASK_BMSK                    0x20000000
#define HWIO_MMSS_DP_INTERRUPT_STATUS_DPPHY_AUX_ERROR_MASK_SHFT                          0x1d
#define HWIO_MMSS_DP_INTERRUPT_STATUS_DPPHY_AUX_ERROR_ACK_BMSK                     0x10000000
#define HWIO_MMSS_DP_INTERRUPT_STATUS_DPPHY_AUX_ERROR_ACK_SHFT                           0x1c
#define HWIO_MMSS_DP_INTERRUPT_STATUS_DPPHY_AUX_ERROR_INT_BMSK                      0x8000000
#define HWIO_MMSS_DP_INTERRUPT_STATUS_DPPHY_AUX_ERROR_INT_SHFT                           0x1b
#define HWIO_MMSS_DP_INTERRUPT_STATUS_PLL_UNLOCK_DET_MASK_BMSK                      0x4000000
#define HWIO_MMSS_DP_INTERRUPT_STATUS_PLL_UNLOCK_DET_MASK_SHFT                           0x1a
#define HWIO_MMSS_DP_INTERRUPT_STATUS_PLL_UNLOCK_DET_ACK_BMSK                       0x2000000
#define HWIO_MMSS_DP_INTERRUPT_STATUS_PLL_UNLOCK_DET_ACK_SHFT                            0x19
#define HWIO_MMSS_DP_INTERRUPT_STATUS_PLL_UNLOCK_DET_INT_BMSK                       0x1000000
#define HWIO_MMSS_DP_INTERRUPT_STATUS_PLL_UNLOCK_DET_INT_SHFT                            0x18
#define HWIO_MMSS_DP_INTERRUPT_STATUS_AUX_DEFER_DURING_I2C_MASK_BMSK                 0x800000
#define HWIO_MMSS_DP_INTERRUPT_STATUS_AUX_DEFER_DURING_I2C_MASK_SHFT                     0x17
#define HWIO_MMSS_DP_INTERRUPT_STATUS_AUX_DEFER_DURING_I2C_ACK_BMSK                  0x400000
#define HWIO_MMSS_DP_INTERRUPT_STATUS_AUX_DEFER_DURING_I2C_ACK_SHFT                      0x16
#define HWIO_MMSS_DP_INTERRUPT_STATUS_AUX_DEFER_DURING_I2C_INT_BMSK                  0x200000
#define HWIO_MMSS_DP_INTERRUPT_STATUS_AUX_DEFER_DURING_I2C_INT_SHFT                      0x15
#define HWIO_MMSS_DP_INTERRUPT_STATUS_AUX_NACK_DURING_I2C_MASK_BMSK                  0x100000
#define HWIO_MMSS_DP_INTERRUPT_STATUS_AUX_NACK_DURING_I2C_MASK_SHFT                      0x14
#define HWIO_MMSS_DP_INTERRUPT_STATUS_AUX_NACK_DURING_I2C_ACK_BMSK                    0x80000
#define HWIO_MMSS_DP_INTERRUPT_STATUS_AUX_NACK_DURING_I2C_ACK_SHFT                       0x13
#define HWIO_MMSS_DP_INTERRUPT_STATUS_AUX_NACK_DURING_I2C_INT_BMSK                    0x40000
#define HWIO_MMSS_DP_INTERRUPT_STATUS_AUX_NACK_DURING_I2C_INT_SHFT                       0x12
#define HWIO_MMSS_DP_INTERRUPT_STATUS_WRONG_READDATA_COUNT_MASK_BMSK                  0x20000
#define HWIO_MMSS_DP_INTERRUPT_STATUS_WRONG_READDATA_COUNT_MASK_SHFT                     0x11
#define HWIO_MMSS_DP_INTERRUPT_STATUS_WRONG_READDATA_COUNT_ACK_BMSK                   0x10000
#define HWIO_MMSS_DP_INTERRUPT_STATUS_WRONG_READDATA_COUNT_ACK_SHFT                      0x10
#define HWIO_MMSS_DP_INTERRUPT_STATUS_WRONG_READDATA_COUNT_INT_BMSK                    0x8000
#define HWIO_MMSS_DP_INTERRUPT_STATUS_WRONG_READDATA_COUNT_INT_SHFT                       0xf
#define HWIO_MMSS_DP_INTERRUPT_STATUS_CONSECUTIVE_NACK_DEFER_MASK_BMSK                 0x4000
#define HWIO_MMSS_DP_INTERRUPT_STATUS_CONSECUTIVE_NACK_DEFER_MASK_SHFT                    0xe
#define HWIO_MMSS_DP_INTERRUPT_STATUS_CONSECUTIVE_NACK_DEFER_ACK_BMSK                  0x2000
#define HWIO_MMSS_DP_INTERRUPT_STATUS_CONSECUTIVE_NACK_DEFER_ACK_SHFT                     0xd
#define HWIO_MMSS_DP_INTERRUPT_STATUS_CONSECUTIVE_NACK_DEFER_INT_BMSK                  0x1000
#define HWIO_MMSS_DP_INTERRUPT_STATUS_CONSECUTIVE_NACK_DEFER_INT_SHFT                     0xc
#define HWIO_MMSS_DP_INTERRUPT_STATUS_CONSECUTIVE_TIMEOUT_MASK_BMSK                     0x800
#define HWIO_MMSS_DP_INTERRUPT_STATUS_CONSECUTIVE_TIMEOUT_MASK_SHFT                       0xb
#define HWIO_MMSS_DP_INTERRUPT_STATUS_CONSECUTIVE_TIMEOUT_ACK_BMSK                      0x400
#define HWIO_MMSS_DP_INTERRUPT_STATUS_CONSECUTIVE_TIMEOUT_ACK_SHFT                        0xa
#define HWIO_MMSS_DP_INTERRUPT_STATUS_CONSECUTIVE_TIMEOUT_INT_BMSK                      0x200
#define HWIO_MMSS_DP_INTERRUPT_STATUS_CONSECUTIVE_TIMEOUT_INT_SHFT                        0x9
#define HWIO_MMSS_DP_INTERRUPT_STATUS_WRONG_ADDRESS_MASK_BMSK                           0x100
#define HWIO_MMSS_DP_INTERRUPT_STATUS_WRONG_ADDRESS_MASK_SHFT                             0x8
#define HWIO_MMSS_DP_INTERRUPT_STATUS_WRONG_ADDRESS_ACK_BMSK                             0x80
#define HWIO_MMSS_DP_INTERRUPT_STATUS_WRONG_ADDRESS_ACK_SHFT                              0x7
#define HWIO_MMSS_DP_INTERRUPT_STATUS_WRONG_ADDRESS_INT_BMSK                             0x40
#define HWIO_MMSS_DP_INTERRUPT_STATUS_WRONG_ADDRESS_INT_SHFT                              0x6
#define HWIO_MMSS_DP_INTERRUPT_STATUS_AUX_I2C_DONE_MASK_BMSK                             0x20
#define HWIO_MMSS_DP_INTERRUPT_STATUS_AUX_I2C_DONE_MASK_SHFT                              0x5
#define HWIO_MMSS_DP_INTERRUPT_STATUS_AUX_I2C_DONE_ACK_BMSK                              0x10
#define HWIO_MMSS_DP_INTERRUPT_STATUS_AUX_I2C_DONE_ACK_SHFT                               0x4
#define HWIO_MMSS_DP_INTERRUPT_STATUS_AUX_I2C_DONE_INT_BMSK                               0x8
#define HWIO_MMSS_DP_INTERRUPT_STATUS_AUX_I2C_DONE_INT_SHFT                               0x3

#define HWIO_MMSS_DP_INTERRUPT_STATUS_2_ADDR                                       (MMSS_DP_REG_BASE + MMSS_DP_AHBCLK_REG_BASE      + 0x00000024)
#define HWIO_MMSS_DP_INTERRUPT_STATUS_2_RMSK                                        0xfff8fff
#define HWIO_MMSS_DP_INTERRUPT_STATUS_2_IN          \
        in_dword_masked(HWIO_MMSS_DP_INTERRUPT_STATUS_2_ADDR, HWIO_MMSS_DP_INTERRUPT_STATUS_2_RMSK)
#define HWIO_MMSS_DP_INTERRUPT_STATUS_2_INM(m)      \
        in_dword_masked(HWIO_MMSS_DP_INTERRUPT_STATUS_2_ADDR, m)
#define HWIO_MMSS_DP_INTERRUPT_STATUS_2_OUT(v)      \
        out_dword(HWIO_MMSS_DP_INTERRUPT_STATUS_2_ADDR,v)
#define HWIO_MMSS_DP_INTERRUPT_STATUS_2_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_DP_INTERRUPT_STATUS_2_ADDR,m,v,HWIO_MMSS_DP_INTERRUPT_STATUS_2_IN)
#define HWIO_MMSS_DP_INTERRUPT_STATUS_2_ENCRYPTION_NOT_READY_MASK_BMSK              0x8000000
#define HWIO_MMSS_DP_INTERRUPT_STATUS_2_ENCRYPTION_NOT_READY_MASK_SHFT                   0x1b
#define HWIO_MMSS_DP_INTERRUPT_STATUS_2_ENCRYPTION_NOT_READY_ACK_BMSK               0x4000000
#define HWIO_MMSS_DP_INTERRUPT_STATUS_2_ENCRYPTION_NOT_READY_ACK_SHFT                    0x1a
#define HWIO_MMSS_DP_INTERRUPT_STATUS_2_ENCRYPTION_NOT_READY_BMSK                   0x2000000
#define HWIO_MMSS_DP_INTERRUPT_STATUS_2_ENCRYPTION_NOT_READY_SHFT                        0x19
#define HWIO_MMSS_DP_INTERRUPT_STATUS_2_ENCRYPTION_READY_MASK_BMSK                  0x1000000
#define HWIO_MMSS_DP_INTERRUPT_STATUS_2_ENCRYPTION_READY_MASK_SHFT                       0x18
#define HWIO_MMSS_DP_INTERRUPT_STATUS_2_ENCRYPTION_READY_ACK_BMSK                    0x800000
#define HWIO_MMSS_DP_INTERRUPT_STATUS_2_ENCRYPTION_READY_ACK_SHFT                        0x17
#define HWIO_MMSS_DP_INTERRUPT_STATUS_2_ENCRYPTION_READY_BMSK                        0x400000
#define HWIO_MMSS_DP_INTERRUPT_STATUS_2_ENCRYPTION_READY_SHFT                            0x16
#define HWIO_MMSS_DP_INTERRUPT_STATUS_2_HDCP_AUTH_FAIL_INFO_ACK_BMSK                 0x200000
#define HWIO_MMSS_DP_INTERRUPT_STATUS_2_HDCP_AUTH_FAIL_INFO_ACK_SHFT                     0x15
#define HWIO_MMSS_DP_INTERRUPT_STATUS_2_HDCP_AUTH_FAIL_MASK_BMSK                     0x100000
#define HWIO_MMSS_DP_INTERRUPT_STATUS_2_HDCP_AUTH_FAIL_MASK_SHFT                         0x14
#define HWIO_MMSS_DP_INTERRUPT_STATUS_2_HDCP_AUTH_FAIL_ACK_BMSK                       0x80000
#define HWIO_MMSS_DP_INTERRUPT_STATUS_2_HDCP_AUTH_FAIL_ACK_SHFT                          0x13
#define HWIO_MMSS_DP_INTERRUPT_STATUS_2_HDCP_AUTH_FAIL_INT_BMSK                       0x40000
#define HWIO_MMSS_DP_INTERRUPT_STATUS_2_HDCP_AUTH_FAIL_INT_SHFT                          0x12
#define HWIO_MMSS_DP_INTERRUPT_STATUS_2_HDCP_AUTH_SUCCESS_MASK_BMSK                   0x20000
#define HWIO_MMSS_DP_INTERRUPT_STATUS_2_HDCP_AUTH_SUCCESS_MASK_SHFT                      0x11
#define HWIO_MMSS_DP_INTERRUPT_STATUS_2_HDCP_AUTH_SUCCESS_ACK_BMSK                    0x10000
#define HWIO_MMSS_DP_INTERRUPT_STATUS_2_HDCP_AUTH_SUCCESS_ACK_SHFT                       0x10
#define HWIO_MMSS_DP_INTERRUPT_STATUS_2_HDCP_AUTH_SUCCESS_INT_BMSK                     0x8000
#define HWIO_MMSS_DP_INTERRUPT_STATUS_2_HDCP_AUTH_SUCCESS_INT_SHFT                        0xf
#define HWIO_MMSS_DP_INTERRUPT_STATUS_2_CRC_UPDATED_MASK_BMSK                           0x800
#define HWIO_MMSS_DP_INTERRUPT_STATUS_2_CRC_UPDATED_MASK_SHFT                             0xb
#define HWIO_MMSS_DP_INTERRUPT_STATUS_2_CRC_UPDATED_ACK_BMSK                            0x400
#define HWIO_MMSS_DP_INTERRUPT_STATUS_2_CRC_UPDATED_ACK_SHFT                              0xa
#define HWIO_MMSS_DP_INTERRUPT_STATUS_2_CRC_UPDATED_INT_BMSK                            0x200
#define HWIO_MMSS_DP_INTERRUPT_STATUS_2_CRC_UPDATED_INT_SHFT                              0x9
#define HWIO_MMSS_DP_INTERRUPT_STATUS_2_FRAME_END_MASK_BMSK                             0x100
#define HWIO_MMSS_DP_INTERRUPT_STATUS_2_FRAME_END_MASK_SHFT                               0x8
#define HWIO_MMSS_DP_INTERRUPT_STATUS_2_FRAME_END_ACK_BMSK                               0x80
#define HWIO_MMSS_DP_INTERRUPT_STATUS_2_FRAME_END_ACK_SHFT                                0x7
#define HWIO_MMSS_DP_INTERRUPT_STATUS_2_FRAME_END_INT_BMSK                               0x40
#define HWIO_MMSS_DP_INTERRUPT_STATUS_2_FRAME_END_INT_SHFT                                0x6
#define HWIO_MMSS_DP_INTERRUPT_STATUS_2_IDLE_PATTERNS_SENT_MASK_BMSK                     0x20
#define HWIO_MMSS_DP_INTERRUPT_STATUS_2_IDLE_PATTERNS_SENT_MASK_SHFT                      0x5
#define HWIO_MMSS_DP_INTERRUPT_STATUS_2_IDLE_PATTERNS_SENT_ACK_BMSK                      0x10
#define HWIO_MMSS_DP_INTERRUPT_STATUS_2_IDLE_PATTERNS_SENT_ACK_SHFT                       0x4
#define HWIO_MMSS_DP_INTERRUPT_STATUS_2_IDLE_PATTERNS_SENT_INT_BMSK                       0x8
#define HWIO_MMSS_DP_INTERRUPT_STATUS_2_IDLE_PATTERNS_SENT_INT_SHFT                       0x3
#define HWIO_MMSS_DP_INTERRUPT_STATUS_2_READY_FOR_VIDEO_MASK_BMSK                         0x4
#define HWIO_MMSS_DP_INTERRUPT_STATUS_2_READY_FOR_VIDEO_MASK_SHFT                         0x2
#define HWIO_MMSS_DP_INTERRUPT_STATUS_2_READY_FOR_VIDEO_ACK_BMSK                          0x2
#define HWIO_MMSS_DP_INTERRUPT_STATUS_2_READY_FOR_VIDEO_ACK_SHFT                          0x1
#define HWIO_MMSS_DP_INTERRUPT_STATUS_2_READY_FOR_VIDEO_INT_BMSK                          0x1
#define HWIO_MMSS_DP_INTERRUPT_STATUS_2_READY_FOR_VIDEO_INT_SHFT                          0x0

#define HWIO_MMSS_DP_INTERRUPT_STATUS_3_ADDR                                       (MMSS_DP_REG_BASE + MMSS_DP_AHBCLK_REG_BASE      + 0x00000028)
#define HWIO_MMSS_DP_INTERRUPT_STATUS_3_RMSK                                            0xfff
#define HWIO_MMSS_DP_INTERRUPT_STATUS_3_IN          \
        in_dword_masked(HWIO_MMSS_DP_INTERRUPT_STATUS_3_ADDR, HWIO_MMSS_DP_INTERRUPT_STATUS_3_RMSK)
#define HWIO_MMSS_DP_INTERRUPT_STATUS_3_INM(m)      \
        in_dword_masked(HWIO_MMSS_DP_INTERRUPT_STATUS_3_ADDR, m)
#define HWIO_MMSS_DP_INTERRUPT_STATUS_3_OUT(v)      \
        out_dword(HWIO_MMSS_DP_INTERRUPT_STATUS_3_ADDR,v)
#define HWIO_MMSS_DP_INTERRUPT_STATUS_3_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_DP_INTERRUPT_STATUS_3_ADDR,m,v,HWIO_MMSS_DP_INTERRUPT_STATUS_3_IN)
#define HWIO_MMSS_DP_INTERRUPT_STATUS_3_AUD_SAM_DROP_MASK_BMSK                          0x800
#define HWIO_MMSS_DP_INTERRUPT_STATUS_3_AUD_SAM_DROP_MASK_SHFT                            0xb
#define HWIO_MMSS_DP_INTERRUPT_STATUS_3_AUD_SAM_DROP_ACK_BMSK                           0x400
#define HWIO_MMSS_DP_INTERRUPT_STATUS_3_AUD_SAM_DROP_ACK_SHFT                             0xa
#define HWIO_MMSS_DP_INTERRUPT_STATUS_3_AUD_SAM_DROP_INT_BMSK                           0x200
#define HWIO_MMSS_DP_INTERRUPT_STATUS_3_AUD_SAM_DROP_INT_SHFT                             0x9
#define HWIO_MMSS_DP_INTERRUPT_STATUS_3_AUD_FIFO_URUN_MASK_BMSK                         0x100
#define HWIO_MMSS_DP_INTERRUPT_STATUS_3_AUD_FIFO_URUN_MASK_SHFT                           0x8
#define HWIO_MMSS_DP_INTERRUPT_STATUS_3_AUD_FIFO_URUN_ACK_BMSK                           0x80
#define HWIO_MMSS_DP_INTERRUPT_STATUS_3_AUD_FIFO_URUN_ACK_SHFT                            0x7
#define HWIO_MMSS_DP_INTERRUPT_STATUS_3_AUD_FIFO_URUN_INT_BMSK                           0x40
#define HWIO_MMSS_DP_INTERRUPT_STATUS_3_AUD_FIFO_URUN_INT_SHFT                            0x6
#define HWIO_MMSS_DP_INTERRUPT_STATUS_3_HDCP2P2_KEY_FIFO_REPEAT_MASK_BMSK                0x20
#define HWIO_MMSS_DP_INTERRUPT_STATUS_3_HDCP2P2_KEY_FIFO_REPEAT_MASK_SHFT                 0x5
#define HWIO_MMSS_DP_INTERRUPT_STATUS_3_HDCP2P2_KEY_FIFO_REPEAT_ACK_BMSK                 0x10
#define HWIO_MMSS_DP_INTERRUPT_STATUS_3_HDCP2P2_KEY_FIFO_REPEAT_ACK_SHFT                  0x4
#define HWIO_MMSS_DP_INTERRUPT_STATUS_3_HDCP2P2_KEY_FIFO_REPEAT_BMSK                      0x8
#define HWIO_MMSS_DP_INTERRUPT_STATUS_3_HDCP2P2_KEY_FIFO_REPEAT_SHFT                      0x3
#define HWIO_MMSS_DP_INTERRUPT_STATUS_3_HDCP2P2_KEY_FIFO_UFLOW_MASK_BMSK                  0x4
#define HWIO_MMSS_DP_INTERRUPT_STATUS_3_HDCP2P2_KEY_FIFO_UFLOW_MASK_SHFT                  0x2
#define HWIO_MMSS_DP_INTERRUPT_STATUS_3_HDCP2P2_KEY_FIFO_UFLOW_ACK_BMSK                   0x2
#define HWIO_MMSS_DP_INTERRUPT_STATUS_3_HDCP2P2_KEY_FIFO_UFLOW_ACK_SHFT                   0x1
#define HWIO_MMSS_DP_INTERRUPT_STATUS_3_HDCP2P2_KEY_FIFO_UFLOW_BMSK                       0x1
#define HWIO_MMSS_DP_INTERRUPT_STATUS_3_HDCP2P2_KEY_FIFO_UFLOW_SHFT                       0x0

#define HWIO_MMSS_DP_INTERRUPT_STATUS_4_ADDR                                       (MMSS_DP_REG_BASE + MMSS_DP_AHBCLK_REG_BASE      + 0x0000002c)
#define HWIO_MMSS_DP_INTERRUPT_STATUS_4_RMSK                                           0xffff
#define HWIO_MMSS_DP_INTERRUPT_STATUS_4_IN          \
        in_dword_masked(HWIO_MMSS_DP_INTERRUPT_STATUS_4_ADDR, HWIO_MMSS_DP_INTERRUPT_STATUS_4_RMSK)
#define HWIO_MMSS_DP_INTERRUPT_STATUS_4_INM(m)      \
        in_dword_masked(HWIO_MMSS_DP_INTERRUPT_STATUS_4_ADDR, m)
#define HWIO_MMSS_DP_INTERRUPT_STATUS_4_OUT(v)      \
        out_dword(HWIO_MMSS_DP_INTERRUPT_STATUS_4_ADDR,v)
#define HWIO_MMSS_DP_INTERRUPT_STATUS_4_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_DP_INTERRUPT_STATUS_4_ADDR,m,v,HWIO_MMSS_DP_INTERRUPT_STATUS_4_IN)
#define HWIO_MMSS_DP_INTERRUPT_STATUS_4_VBE_TIMEOUT_ACK_BMSK                           0x8000
#define HWIO_MMSS_DP_INTERRUPT_STATUS_4_VBE_TIMEOUT_ACK_SHFT                              0xf
#define HWIO_MMSS_DP_INTERRUPT_STATUS_4_VBE_TIMEOUT_INT_BMSK                           0x4000
#define HWIO_MMSS_DP_INTERRUPT_STATUS_4_VBE_TIMEOUT_INT_SHFT                              0xe
#define HWIO_MMSS_DP_INTERRUPT_STATUS_4_GTC_FAIL_ACK_BMSK                              0x2000
#define HWIO_MMSS_DP_INTERRUPT_STATUS_4_GTC_FAIL_ACK_SHFT                                 0xd
#define HWIO_MMSS_DP_INTERRUPT_STATUS_4_GTC_FAIL_INT_BMSK                              0x1000
#define HWIO_MMSS_DP_INTERRUPT_STATUS_4_GTC_FAIL_INT_SHFT                                 0xc
#define HWIO_MMSS_DP_INTERRUPT_STATUS_4_GTC_SUCCESS_ACK_BMSK                            0x800
#define HWIO_MMSS_DP_INTERRUPT_STATUS_4_GTC_SUCCESS_ACK_SHFT                              0xb
#define HWIO_MMSS_DP_INTERRUPT_STATUS_4_GTC_SUCCESS_INT_BMSK                            0x400
#define HWIO_MMSS_DP_INTERRUPT_STATUS_4_GTC_SUCCESS_INT_SHFT                              0xa
#define HWIO_MMSS_DP_INTERRUPT_STATUS_4_PSR_WAKE_ERROR_ACK_BMSK                         0x200
#define HWIO_MMSS_DP_INTERRUPT_STATUS_4_PSR_WAKE_ERROR_ACK_SHFT                           0x9
#define HWIO_MMSS_DP_INTERRUPT_STATUS_4_PSR_WAKE_ERROR_INT_BMSK                         0x100
#define HWIO_MMSS_DP_INTERRUPT_STATUS_4_PSR_WAKE_ERROR_INT_SHFT                           0x8
#define HWIO_MMSS_DP_INTERRUPT_STATUS_4_PSR_UPDATE_ERROR_ACK_BMSK                        0x80
#define HWIO_MMSS_DP_INTERRUPT_STATUS_4_PSR_UPDATE_ERROR_ACK_SHFT                         0x7
#define HWIO_MMSS_DP_INTERRUPT_STATUS_4_PSR_UPDATE_ERROR_INT_BMSK                        0x40
#define HWIO_MMSS_DP_INTERRUPT_STATUS_4_PSR_UPDATE_ERROR_INT_SHFT                         0x6
#define HWIO_MMSS_DP_INTERRUPT_STATUS_4_PSR_EXIT_ACK_BMSK                                0x20
#define HWIO_MMSS_DP_INTERRUPT_STATUS_4_PSR_EXIT_ACK_SHFT                                 0x5
#define HWIO_MMSS_DP_INTERRUPT_STATUS_4_PSR_EXIT_INT_BMSK                                0x10
#define HWIO_MMSS_DP_INTERRUPT_STATUS_4_PSR_EXIT_INT_SHFT                                 0x4
#define HWIO_MMSS_DP_INTERRUPT_STATUS_4_PSR_CAPTURE_ACK_BMSK                              0x8
#define HWIO_MMSS_DP_INTERRUPT_STATUS_4_PSR_CAPTURE_ACK_SHFT                              0x3
#define HWIO_MMSS_DP_INTERRUPT_STATUS_4_PSR_CAPTURE_INT_BMSK                              0x4
#define HWIO_MMSS_DP_INTERRUPT_STATUS_4_PSR_CAPTURE_INT_SHFT                              0x2
#define HWIO_MMSS_DP_INTERRUPT_STATUS_4_PSR_UPDATE_ACK_BMSK                               0x2
#define HWIO_MMSS_DP_INTERRUPT_STATUS_4_PSR_UPDATE_ACK_SHFT                               0x1
#define HWIO_MMSS_DP_INTERRUPT_STATUS_4_PSR_UPDATE_INT_BMSK                               0x1
#define HWIO_MMSS_DP_INTERRUPT_STATUS_4_PSR_UPDATE_INT_SHFT                               0x0

#define HWIO_MMSS_DP_INTERRUPT_MASK_4_ADDR                                         (MMSS_DP_REG_BASE + MMSS_DP_AHBCLK_REG_BASE      + 0x00000030)
#define HWIO_MMSS_DP_INTERRUPT_MASK_4_RMSK                                               0xff
#define HWIO_MMSS_DP_INTERRUPT_MASK_4_IN          \
        in_dword_masked(HWIO_MMSS_DP_INTERRUPT_MASK_4_ADDR, HWIO_MMSS_DP_INTERRUPT_MASK_4_RMSK)
#define HWIO_MMSS_DP_INTERRUPT_MASK_4_INM(m)      \
        in_dword_masked(HWIO_MMSS_DP_INTERRUPT_MASK_4_ADDR, m)
#define HWIO_MMSS_DP_INTERRUPT_MASK_4_OUT(v)      \
        out_dword(HWIO_MMSS_DP_INTERRUPT_MASK_4_ADDR,v)
#define HWIO_MMSS_DP_INTERRUPT_MASK_4_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_DP_INTERRUPT_MASK_4_ADDR,m,v,HWIO_MMSS_DP_INTERRUPT_MASK_4_IN)
#define HWIO_MMSS_DP_INTERRUPT_MASK_4_VBE_TIMEOUT_MASK_BMSK                              0x80
#define HWIO_MMSS_DP_INTERRUPT_MASK_4_VBE_TIMEOUT_MASK_SHFT                               0x7
#define HWIO_MMSS_DP_INTERRUPT_MASK_4_GTC_FAIL_MASK_BMSK                                 0x40
#define HWIO_MMSS_DP_INTERRUPT_MASK_4_GTC_FAIL_MASK_SHFT                                  0x6
#define HWIO_MMSS_DP_INTERRUPT_MASK_4_GTC_SUCCESS_MASK_BMSK                              0x20
#define HWIO_MMSS_DP_INTERRUPT_MASK_4_GTC_SUCCESS_MASK_SHFT                               0x5
#define HWIO_MMSS_DP_INTERRUPT_MASK_4_PSR_WAKE_ERROR_MASK_BMSK                           0x10
#define HWIO_MMSS_DP_INTERRUPT_MASK_4_PSR_WAKE_ERROR_MASK_SHFT                            0x4
#define HWIO_MMSS_DP_INTERRUPT_MASK_4_PSR_UPDATE_ERROR_MASK_BMSK                          0x8
#define HWIO_MMSS_DP_INTERRUPT_MASK_4_PSR_UPDATE_ERROR_MASK_SHFT                          0x3
#define HWIO_MMSS_DP_INTERRUPT_MASK_4_PSR_EXIT_MASK_BMSK                                  0x4
#define HWIO_MMSS_DP_INTERRUPT_MASK_4_PSR_EXIT_MASK_SHFT                                  0x2
#define HWIO_MMSS_DP_INTERRUPT_MASK_4_PSR_CAPTURE_MASK_BMSK                               0x2
#define HWIO_MMSS_DP_INTERRUPT_MASK_4_PSR_CAPTURE_MASK_SHFT                               0x1
#define HWIO_MMSS_DP_INTERRUPT_MASK_4_PSR_UPDATE_MASK_BMSK                                0x1
#define HWIO_MMSS_DP_INTERRUPT_MASK_4_PSR_UPDATE_MASK_SHFT                                0x0

#define HWIO_MMSS_DP_CDC_LATENCY_ADDR                                              (MMSS_DP_REG_BASE + MMSS_DP_AHBCLK_REG_BASE      + 0x00000050)
#define HWIO_MMSS_DP_CDC_LATENCY_RMSK                                                     0x7
#define HWIO_MMSS_DP_CDC_LATENCY_IN          \
        in_dword_masked(HWIO_MMSS_DP_CDC_LATENCY_ADDR, HWIO_MMSS_DP_CDC_LATENCY_RMSK)
#define HWIO_MMSS_DP_CDC_LATENCY_INM(m)      \
        in_dword_masked(HWIO_MMSS_DP_CDC_LATENCY_ADDR, m)
#define HWIO_MMSS_DP_CDC_LATENCY_OUT(v)      \
        out_dword(HWIO_MMSS_DP_CDC_LATENCY_ADDR,v)
#define HWIO_MMSS_DP_CDC_LATENCY_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_DP_CDC_LATENCY_ADDR,m,v,HWIO_MMSS_DP_CDC_LATENCY_IN)
#define HWIO_MMSS_DP_CDC_LATENCY_CDC_NOMINAL_LATENCY_BMSK                                 0x7
#define HWIO_MMSS_DP_CDC_LATENCY_CDC_NOMINAL_LATENCY_SHFT                                 0x0

#define HWIO_MMSS_DP_DEBUG_CTRL_ADDR                                               (MMSS_DP_REG_BASE + MMSS_DP_AHBCLK_REG_BASE      + 0x00000060)
#define HWIO_MMSS_DP_DEBUG_CTRL_RMSK                                                      0x7
#define HWIO_MMSS_DP_DEBUG_CTRL_IN          \
        in_dword_masked(HWIO_MMSS_DP_DEBUG_CTRL_ADDR, HWIO_MMSS_DP_DEBUG_CTRL_RMSK)
#define HWIO_MMSS_DP_DEBUG_CTRL_INM(m)      \
        in_dword_masked(HWIO_MMSS_DP_DEBUG_CTRL_ADDR, m)
#define HWIO_MMSS_DP_DEBUG_CTRL_OUT(v)      \
        out_dword(HWIO_MMSS_DP_DEBUG_CTRL_ADDR,v)
#define HWIO_MMSS_DP_DEBUG_CTRL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_DP_DEBUG_CTRL_ADDR,m,v,HWIO_MMSS_DP_DEBUG_CTRL_IN)
#define HWIO_MMSS_DP_DEBUG_CTRL_SR_INTERVAL_BMSK                                          0x7
#define HWIO_MMSS_DP_DEBUG_CTRL_SR_INTERVAL_SHFT                                          0x0

#define HWIO_MMSS_DP_DEBUG_REG0_ADDR                                               (MMSS_DP_REG_BASE + MMSS_DP_AHBCLK_REG_BASE      + 0x00000064)
#define HWIO_MMSS_DP_DEBUG_REG0_RMSK                                               0xffffffff
#define HWIO_MMSS_DP_DEBUG_REG0_IN          \
        in_dword_masked(HWIO_MMSS_DP_DEBUG_REG0_ADDR, HWIO_MMSS_DP_DEBUG_REG0_RMSK)
#define HWIO_MMSS_DP_DEBUG_REG0_INM(m)      \
        in_dword_masked(HWIO_MMSS_DP_DEBUG_REG0_ADDR, m)
#define HWIO_MMSS_DP_DEBUG_REG0_OUT(v)      \
        out_dword(HWIO_MMSS_DP_DEBUG_REG0_ADDR,v)
#define HWIO_MMSS_DP_DEBUG_REG0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_DP_DEBUG_REG0_ADDR,m,v,HWIO_MMSS_DP_DEBUG_REG0_IN)
#define HWIO_MMSS_DP_DEBUG_REG0_DEBUG_R0_BMSK                                      0xffffffff
#define HWIO_MMSS_DP_DEBUG_REG0_DEBUG_R0_SHFT                                             0x0

#define HWIO_MMSS_DP_DEBUG_REG1_ADDR                                               (MMSS_DP_REG_BASE + MMSS_DP_AHBCLK_REG_BASE      + 0x00000068)
#define HWIO_MMSS_DP_DEBUG_REG1_RMSK                                               0xffffffff
#define HWIO_MMSS_DP_DEBUG_REG1_IN          \
        in_dword_masked(HWIO_MMSS_DP_DEBUG_REG1_ADDR, HWIO_MMSS_DP_DEBUG_REG1_RMSK)
#define HWIO_MMSS_DP_DEBUG_REG1_INM(m)      \
        in_dword_masked(HWIO_MMSS_DP_DEBUG_REG1_ADDR, m)
#define HWIO_MMSS_DP_DEBUG_REG1_OUT(v)      \
        out_dword(HWIO_MMSS_DP_DEBUG_REG1_ADDR,v)
#define HWIO_MMSS_DP_DEBUG_REG1_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_DP_DEBUG_REG1_ADDR,m,v,HWIO_MMSS_DP_DEBUG_REG1_IN)
#define HWIO_MMSS_DP_DEBUG_REG1_DEBUG_R1_BMSK                                      0xffffffff
#define HWIO_MMSS_DP_DEBUG_REG1_DEBUG_R1_SHFT                                             0x0

#define HWIO_MMSS_DP_DEBUG_REG2_ADDR                                               (MMSS_DP_REG_BASE + MMSS_DP_AHBCLK_REG_BASE      + 0x0000006c)
#define HWIO_MMSS_DP_DEBUG_REG2_RMSK                                               0xffffffff
#define HWIO_MMSS_DP_DEBUG_REG2_IN          \
        in_dword_masked(HWIO_MMSS_DP_DEBUG_REG2_ADDR, HWIO_MMSS_DP_DEBUG_REG2_RMSK)
#define HWIO_MMSS_DP_DEBUG_REG2_INM(m)      \
        in_dword_masked(HWIO_MMSS_DP_DEBUG_REG2_ADDR, m)
#define HWIO_MMSS_DP_DEBUG_REG2_OUT(v)      \
        out_dword(HWIO_MMSS_DP_DEBUG_REG2_ADDR,v)
#define HWIO_MMSS_DP_DEBUG_REG2_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_DP_DEBUG_REG2_ADDR,m,v,HWIO_MMSS_DP_DEBUG_REG2_IN)
#define HWIO_MMSS_DP_DEBUG_REG2_DEBUG_R2_BMSK                                      0xffffffff
#define HWIO_MMSS_DP_DEBUG_REG2_DEBUG_R2_SHFT                                             0x0

#define HWIO_MMSS_DP_DEBUG_REG3_ADDR                                               (MMSS_DP_REG_BASE + MMSS_DP_AHBCLK_REG_BASE      + 0x00000070)
#define HWIO_MMSS_DP_DEBUG_REG3_RMSK                                               0xffffffff
#define HWIO_MMSS_DP_DEBUG_REG3_IN          \
        in_dword_masked(HWIO_MMSS_DP_DEBUG_REG3_ADDR, HWIO_MMSS_DP_DEBUG_REG3_RMSK)
#define HWIO_MMSS_DP_DEBUG_REG3_INM(m)      \
        in_dword_masked(HWIO_MMSS_DP_DEBUG_REG3_ADDR, m)
#define HWIO_MMSS_DP_DEBUG_REG3_OUT(v)      \
        out_dword(HWIO_MMSS_DP_DEBUG_REG3_ADDR,v)
#define HWIO_MMSS_DP_DEBUG_REG3_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_DP_DEBUG_REG3_ADDR,m,v,HWIO_MMSS_DP_DEBUG_REG3_IN)
#define HWIO_MMSS_DP_DEBUG_REG3_DEBUG_R3_BMSK                                      0xffffffff
#define HWIO_MMSS_DP_DEBUG_REG3_DEBUG_R3_SHFT                                             0x0

#define HWIO_MMSS_DP_DEBUG_REG4_ADDR                                               (MMSS_DP_REG_BASE + MMSS_DP_AHBCLK_REG_BASE      + 0x00000074)
#define HWIO_MMSS_DP_DEBUG_REG4_RMSK                                               0xffffffff
#define HWIO_MMSS_DP_DEBUG_REG4_IN          \
        in_dword_masked(HWIO_MMSS_DP_DEBUG_REG4_ADDR, HWIO_MMSS_DP_DEBUG_REG4_RMSK)
#define HWIO_MMSS_DP_DEBUG_REG4_INM(m)      \
        in_dword_masked(HWIO_MMSS_DP_DEBUG_REG4_ADDR, m)
#define HWIO_MMSS_DP_DEBUG_REG4_OUT(v)      \
        out_dword(HWIO_MMSS_DP_DEBUG_REG4_ADDR,v)
#define HWIO_MMSS_DP_DEBUG_REG4_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_DP_DEBUG_REG4_ADDR,m,v,HWIO_MMSS_DP_DEBUG_REG4_IN)
#define HWIO_MMSS_DP_DEBUG_REG4_DEBUG_R4_BMSK                                      0xffffffff
#define HWIO_MMSS_DP_DEBUG_REG4_DEBUG_R4_SHFT                                             0x0

#define HWIO_MMSS_DP_DEBUG_REG5_ADDR                                               (MMSS_DP_REG_BASE + MMSS_DP_AHBCLK_REG_BASE      + 0x00000078)
#define HWIO_MMSS_DP_DEBUG_REG5_RMSK                                               0xffffffff
#define HWIO_MMSS_DP_DEBUG_REG5_IN          \
        in_dword_masked(HWIO_MMSS_DP_DEBUG_REG5_ADDR, HWIO_MMSS_DP_DEBUG_REG5_RMSK)
#define HWIO_MMSS_DP_DEBUG_REG5_INM(m)      \
        in_dword_masked(HWIO_MMSS_DP_DEBUG_REG5_ADDR, m)
#define HWIO_MMSS_DP_DEBUG_REG5_OUT(v)      \
        out_dword(HWIO_MMSS_DP_DEBUG_REG5_ADDR,v)
#define HWIO_MMSS_DP_DEBUG_REG5_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_DP_DEBUG_REG5_ADDR,m,v,HWIO_MMSS_DP_DEBUG_REG5_IN)
#define HWIO_MMSS_DP_DEBUG_REG5_DEBUG_R5_BMSK                                      0xffffffff
#define HWIO_MMSS_DP_DEBUG_REG5_DEBUG_R5_SHFT                                             0x0

#define HWIO_MMSS_DP_DEBUG_REG6_ADDR                                               (MMSS_DP_REG_BASE + MMSS_DP_AHBCLK_REG_BASE      + 0x0000007c)
#define HWIO_MMSS_DP_DEBUG_REG6_RMSK                                               0xffffffff
#define HWIO_MMSS_DP_DEBUG_REG6_IN          \
        in_dword_masked(HWIO_MMSS_DP_DEBUG_REG6_ADDR, HWIO_MMSS_DP_DEBUG_REG6_RMSK)
#define HWIO_MMSS_DP_DEBUG_REG6_INM(m)      \
        in_dword_masked(HWIO_MMSS_DP_DEBUG_REG6_ADDR, m)
#define HWIO_MMSS_DP_DEBUG_REG6_OUT(v)      \
        out_dword(HWIO_MMSS_DP_DEBUG_REG6_ADDR,v)
#define HWIO_MMSS_DP_DEBUG_REG6_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_DP_DEBUG_REG6_ADDR,m,v,HWIO_MMSS_DP_DEBUG_REG6_IN)
#define HWIO_MMSS_DP_DEBUG_REG6_DEBUG_R6_BMSK                                      0xffffffff
#define HWIO_MMSS_DP_DEBUG_REG6_DEBUG_R6_SHFT                                             0x0

#define HWIO_MMSS_DP_DEBUG_REG7_ADDR                                               (MMSS_DP_REG_BASE + MMSS_DP_AHBCLK_REG_BASE      + 0x00000080)
#define HWIO_MMSS_DP_DEBUG_REG7_RMSK                                               0xffffffff
#define HWIO_MMSS_DP_DEBUG_REG7_IN          \
        in_dword_masked(HWIO_MMSS_DP_DEBUG_REG7_ADDR, HWIO_MMSS_DP_DEBUG_REG7_RMSK)
#define HWIO_MMSS_DP_DEBUG_REG7_INM(m)      \
        in_dword_masked(HWIO_MMSS_DP_DEBUG_REG7_ADDR, m)
#define HWIO_MMSS_DP_DEBUG_REG7_OUT(v)      \
        out_dword(HWIO_MMSS_DP_DEBUG_REG7_ADDR,v)
#define HWIO_MMSS_DP_DEBUG_REG7_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_DP_DEBUG_REG7_ADDR,m,v,HWIO_MMSS_DP_DEBUG_REG7_IN)
#define HWIO_MMSS_DP_DEBUG_REG7_DEBUG_R7_BMSK                                      0xffffffff
#define HWIO_MMSS_DP_DEBUG_REG7_DEBUG_R7_SHFT                                             0x0

#define HWIO_MMSS_DP_DEBUG_REG8_ADDR                                               (MMSS_DP_REG_BASE + MMSS_DP_AHBCLK_REG_BASE      + 0x00000084)
#define HWIO_MMSS_DP_DEBUG_REG8_RMSK                                               0xffffffff
#define HWIO_MMSS_DP_DEBUG_REG8_IN          \
        in_dword_masked(HWIO_MMSS_DP_DEBUG_REG8_ADDR, HWIO_MMSS_DP_DEBUG_REG8_RMSK)
#define HWIO_MMSS_DP_DEBUG_REG8_INM(m)      \
        in_dword_masked(HWIO_MMSS_DP_DEBUG_REG8_ADDR, m)
#define HWIO_MMSS_DP_DEBUG_REG8_OUT(v)      \
        out_dword(HWIO_MMSS_DP_DEBUG_REG8_ADDR,v)
#define HWIO_MMSS_DP_DEBUG_REG8_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_DP_DEBUG_REG8_ADDR,m,v,HWIO_MMSS_DP_DEBUG_REG8_IN)
#define HWIO_MMSS_DP_DEBUG_REG8_DEBUG_R8_BMSK                                      0xffffffff
#define HWIO_MMSS_DP_DEBUG_REG8_DEBUG_R8_SHFT                                             0x0

#define HWIO_MMSS_DP_DEBUG_BUS_CTRL_ADDR                                           (MMSS_DP_REG_BASE + MMSS_DP_AHBCLK_REG_BASE      + 0x00000088)
#define HWIO_MMSS_DP_DEBUG_BUS_CTRL_RMSK                                                0x7f1
#define HWIO_MMSS_DP_DEBUG_BUS_CTRL_IN          \
        in_dword_masked(HWIO_MMSS_DP_DEBUG_BUS_CTRL_ADDR, HWIO_MMSS_DP_DEBUG_BUS_CTRL_RMSK)
#define HWIO_MMSS_DP_DEBUG_BUS_CTRL_INM(m)      \
        in_dword_masked(HWIO_MMSS_DP_DEBUG_BUS_CTRL_ADDR, m)
#define HWIO_MMSS_DP_DEBUG_BUS_CTRL_OUT(v)      \
        out_dword(HWIO_MMSS_DP_DEBUG_BUS_CTRL_ADDR,v)
#define HWIO_MMSS_DP_DEBUG_BUS_CTRL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_DP_DEBUG_BUS_CTRL_ADDR,m,v,HWIO_MMSS_DP_DEBUG_BUS_CTRL_IN)
#define HWIO_MMSS_DP_DEBUG_BUS_CTRL_DEBUG_SEL_BMSK                                      0x7f0
#define HWIO_MMSS_DP_DEBUG_BUS_CTRL_DEBUG_SEL_SHFT                                        0x4
#define HWIO_MMSS_DP_DEBUG_BUS_CTRL_DEBUG_BUS_EN_BMSK                                     0x1
#define HWIO_MMSS_DP_DEBUG_BUS_CTRL_DEBUG_BUS_EN_SHFT                                     0x0

#define HWIO_MMSS_DP_DEBUG_BUS_OUTPUT_ADDR                                         (MMSS_DP_REG_BASE + MMSS_DP_AHBCLK_REG_BASE      + 0x0000008c)
#define HWIO_MMSS_DP_DEBUG_BUS_OUTPUT_RMSK                                         0xffffffff
#define HWIO_MMSS_DP_DEBUG_BUS_OUTPUT_IN          \
        in_dword_masked(HWIO_MMSS_DP_DEBUG_BUS_OUTPUT_ADDR, HWIO_MMSS_DP_DEBUG_BUS_OUTPUT_RMSK)
#define HWIO_MMSS_DP_DEBUG_BUS_OUTPUT_INM(m)      \
        in_dword_masked(HWIO_MMSS_DP_DEBUG_BUS_OUTPUT_ADDR, m)
#define HWIO_MMSS_DP_DEBUG_BUS_OUTPUT_DEBUG_BUS_BMSK                               0xffffffff
#define HWIO_MMSS_DP_DEBUG_BUS_OUTPUT_DEBUG_BUS_SHFT                                      0x0

#define HWIO_MMSS_DP_HDCP_CTRL_ADDR                                                (MMSS_DP_REG_BASE + MMSS_DP_AHBCLK_REG_BASE      + 0x000000a0)
#define HWIO_MMSS_DP_HDCP_CTRL_RMSK                                                       0x1
#define HWIO_MMSS_DP_HDCP_CTRL_IN          \
        in_dword_masked(HWIO_MMSS_DP_HDCP_CTRL_ADDR, HWIO_MMSS_DP_HDCP_CTRL_RMSK)
#define HWIO_MMSS_DP_HDCP_CTRL_INM(m)      \
        in_dword_masked(HWIO_MMSS_DP_HDCP_CTRL_ADDR, m)
#define HWIO_MMSS_DP_HDCP_CTRL_OUT(v)      \
        out_dword(HWIO_MMSS_DP_HDCP_CTRL_ADDR,v)
#define HWIO_MMSS_DP_HDCP_CTRL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_DP_HDCP_CTRL_ADDR,m,v,HWIO_MMSS_DP_HDCP_CTRL_IN)
#define HWIO_MMSS_DP_HDCP_CTRL_HDCP_ENABLE_BMSK                                           0x1
#define HWIO_MMSS_DP_HDCP_CTRL_HDCP_ENABLE_SHFT                                           0x0

#define HWIO_MMSS_DP_HDCP_STATUS_ADDR                                              (MMSS_DP_REG_BASE + MMSS_DP_AHBCLK_REG_BASE      + 0x000000a4)
#define HWIO_MMSS_DP_HDCP_STATUS_RMSK                                                0x3773f5
#define HWIO_MMSS_DP_HDCP_STATUS_IN          \
        in_dword_masked(HWIO_MMSS_DP_HDCP_STATUS_ADDR, HWIO_MMSS_DP_HDCP_STATUS_RMSK)
#define HWIO_MMSS_DP_HDCP_STATUS_INM(m)      \
        in_dword_masked(HWIO_MMSS_DP_HDCP_STATUS_ADDR, m)
#define HWIO_MMSS_DP_HDCP_STATUS_AUTH_STATUS_BMSK                                    0x300000
#define HWIO_MMSS_DP_HDCP_STATUS_AUTH_STATUS_SHFT                                        0x14
#define HWIO_MMSS_DP_HDCP_STATUS_KEYS_STATE_BMSK                                      0x70000
#define HWIO_MMSS_DP_HDCP_STATUS_KEYS_STATE_SHFT                                         0x10
#define HWIO_MMSS_DP_HDCP_STATUS_R0_COMPUTATION_DONE_BMSK                              0x4000
#define HWIO_MMSS_DP_HDCP_STATUS_R0_COMPUTATION_DONE_SHFT                                 0xe
#define HWIO_MMSS_DP_HDCP_STATUS_V_MATCHES_BMSK                                        0x2000
#define HWIO_MMSS_DP_HDCP_STATUS_V_MATCHES_SHFT                                           0xd
#define HWIO_MMSS_DP_HDCP_STATUS_RI_MATCHES_BMSK                                       0x1000
#define HWIO_MMSS_DP_HDCP_STATUS_RI_MATCHES_SHFT                                          0xc
#define HWIO_MMSS_DP_HDCP_STATUS_AN_1_READY_BMSK                                        0x200
#define HWIO_MMSS_DP_HDCP_STATUS_AN_1_READY_SHFT                                          0x9
#define HWIO_MMSS_DP_HDCP_STATUS_AN_0_READY_BMSK                                        0x100
#define HWIO_MMSS_DP_HDCP_STATUS_AN_0_READY_SHFT                                          0x8
#define HWIO_MMSS_DP_HDCP_STATUS_AUTH_FAIL_INFO_BMSK                                     0xf0
#define HWIO_MMSS_DP_HDCP_STATUS_AUTH_FAIL_INFO_SHFT                                      0x4
#define HWIO_MMSS_DP_HDCP_STATUS_AUTH_FAIL_BMSK                                           0x4
#define HWIO_MMSS_DP_HDCP_STATUS_AUTH_FAIL_SHFT                                           0x2
#define HWIO_MMSS_DP_HDCP_STATUS_AUTH_SUCCESS_BMSK                                        0x1
#define HWIO_MMSS_DP_HDCP_STATUS_AUTH_SUCCESS_SHFT                                        0x0

#define HWIO_MMSS_DP_HDCP_RCVPORT_DATA2_0_ADDR                                     (MMSS_DP_REG_BASE + MMSS_DP_AHBCLK_REG_BASE      + 0x000000b0)
#define HWIO_MMSS_DP_HDCP_RCVPORT_DATA2_0_RMSK                                         0xffff
#define HWIO_MMSS_DP_HDCP_RCVPORT_DATA2_0_IN          \
        in_dword_masked(HWIO_MMSS_DP_HDCP_RCVPORT_DATA2_0_ADDR, HWIO_MMSS_DP_HDCP_RCVPORT_DATA2_0_RMSK)
#define HWIO_MMSS_DP_HDCP_RCVPORT_DATA2_0_INM(m)      \
        in_dword_masked(HWIO_MMSS_DP_HDCP_RCVPORT_DATA2_0_ADDR, m)
#define HWIO_MMSS_DP_HDCP_RCVPORT_DATA2_0_OUT(v)      \
        out_dword(HWIO_MMSS_DP_HDCP_RCVPORT_DATA2_0_ADDR,v)
#define HWIO_MMSS_DP_HDCP_RCVPORT_DATA2_0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_DP_HDCP_RCVPORT_DATA2_0_ADDR,m,v,HWIO_MMSS_DP_HDCP_RCVPORT_DATA2_0_IN)
#define HWIO_MMSS_DP_HDCP_RCVPORT_DATA2_0_LINK0_RI_BMSK                                0xffff
#define HWIO_MMSS_DP_HDCP_RCVPORT_DATA2_0_LINK0_RI_SHFT                                   0x0

#define HWIO_MMSS_DP_HDCP_RCVPORT_DATA2_1_ADDR                                     (MMSS_DP_REG_BASE + MMSS_DP_AHBCLK_REG_BASE      + 0x000000b4)
#define HWIO_MMSS_DP_HDCP_RCVPORT_DATA2_1_RMSK                                           0xff
#define HWIO_MMSS_DP_HDCP_RCVPORT_DATA2_1_IN          \
        in_dword_masked(HWIO_MMSS_DP_HDCP_RCVPORT_DATA2_1_ADDR, HWIO_MMSS_DP_HDCP_RCVPORT_DATA2_1_RMSK)
#define HWIO_MMSS_DP_HDCP_RCVPORT_DATA2_1_INM(m)      \
        in_dword_masked(HWIO_MMSS_DP_HDCP_RCVPORT_DATA2_1_ADDR, m)
#define HWIO_MMSS_DP_HDCP_RCVPORT_DATA2_1_OUT(v)      \
        out_dword(HWIO_MMSS_DP_HDCP_RCVPORT_DATA2_1_ADDR,v)
#define HWIO_MMSS_DP_HDCP_RCVPORT_DATA2_1_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_DP_HDCP_RCVPORT_DATA2_1_ADDR,m,v,HWIO_MMSS_DP_HDCP_RCVPORT_DATA2_1_IN)
#define HWIO_MMSS_DP_HDCP_RCVPORT_DATA2_1_LINK0_PJ_BMSK                                  0xff
#define HWIO_MMSS_DP_HDCP_RCVPORT_DATA2_1_LINK0_PJ_SHFT                                   0x0

#define HWIO_MMSS_DP_HDCP_RCVPORT_DATA5_ADDR                                       (MMSS_DP_REG_BASE + MMSS_DP_AHBCLK_REG_BASE      + 0x000000c0)
#define HWIO_MMSS_DP_HDCP_RCVPORT_DATA5_RMSK                                       0xffffffff
#define HWIO_MMSS_DP_HDCP_RCVPORT_DATA5_IN          \
        in_dword_masked(HWIO_MMSS_DP_HDCP_RCVPORT_DATA5_ADDR, HWIO_MMSS_DP_HDCP_RCVPORT_DATA5_RMSK)
#define HWIO_MMSS_DP_HDCP_RCVPORT_DATA5_INM(m)      \
        in_dword_masked(HWIO_MMSS_DP_HDCP_RCVPORT_DATA5_ADDR, m)
#define HWIO_MMSS_DP_HDCP_RCVPORT_DATA5_OUT(v)      \
        out_dword(HWIO_MMSS_DP_HDCP_RCVPORT_DATA5_ADDR,v)
#define HWIO_MMSS_DP_HDCP_RCVPORT_DATA5_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_DP_HDCP_RCVPORT_DATA5_ADDR,m,v,HWIO_MMSS_DP_HDCP_RCVPORT_DATA5_IN)
#define HWIO_MMSS_DP_HDCP_RCVPORT_DATA5_LINK0_AN_0_BMSK                            0xffffffff
#define HWIO_MMSS_DP_HDCP_RCVPORT_DATA5_LINK0_AN_0_SHFT                                   0x0

#define HWIO_MMSS_DP_HDCP_RCVPORT_DATA6_ADDR                                       (MMSS_DP_REG_BASE + MMSS_DP_AHBCLK_REG_BASE      + 0x000000c4)
#define HWIO_MMSS_DP_HDCP_RCVPORT_DATA6_RMSK                                       0xffffffff
#define HWIO_MMSS_DP_HDCP_RCVPORT_DATA6_IN          \
        in_dword_masked(HWIO_MMSS_DP_HDCP_RCVPORT_DATA6_ADDR, HWIO_MMSS_DP_HDCP_RCVPORT_DATA6_RMSK)
#define HWIO_MMSS_DP_HDCP_RCVPORT_DATA6_INM(m)      \
        in_dword_masked(HWIO_MMSS_DP_HDCP_RCVPORT_DATA6_ADDR, m)
#define HWIO_MMSS_DP_HDCP_RCVPORT_DATA6_OUT(v)      \
        out_dword(HWIO_MMSS_DP_HDCP_RCVPORT_DATA6_ADDR,v)
#define HWIO_MMSS_DP_HDCP_RCVPORT_DATA6_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_DP_HDCP_RCVPORT_DATA6_ADDR,m,v,HWIO_MMSS_DP_HDCP_RCVPORT_DATA6_IN)
#define HWIO_MMSS_DP_HDCP_RCVPORT_DATA6_LINK0_AN_1_BMSK                            0xffffffff
#define HWIO_MMSS_DP_HDCP_RCVPORT_DATA6_LINK0_AN_1_SHFT                                   0x0

#define HWIO_MMSS_DP_HDCP_SHA_STATUS_ADDR                                          (MMSS_DP_REG_BASE + MMSS_DP_AHBCLK_REG_BASE      + 0x000000c8)
#define HWIO_MMSS_DP_HDCP_SHA_STATUS_RMSK                                           0x1111111
#define HWIO_MMSS_DP_HDCP_SHA_STATUS_IN          \
        in_dword_masked(HWIO_MMSS_DP_HDCP_SHA_STATUS_ADDR, HWIO_MMSS_DP_HDCP_SHA_STATUS_RMSK)
#define HWIO_MMSS_DP_HDCP_SHA_STATUS_INM(m)      \
        in_dword_masked(HWIO_MMSS_DP_HDCP_SHA_STATUS_ADDR, m)
#define HWIO_MMSS_DP_HDCP_SHA_STATUS_DBG_V_MATCHES_BMSK                             0x1000000
#define HWIO_MMSS_DP_HDCP_SHA_STATUS_DBG_V_MATCHES_SHFT                                  0x18
#define HWIO_MMSS_DP_HDCP_SHA_STATUS_BUSY_BMSK                                       0x100000
#define HWIO_MMSS_DP_HDCP_SHA_STATUS_BUSY_SHFT                                           0x14
#define HWIO_MMSS_DP_HDCP_SHA_STATUS_M0_INVALID_BMSK                                  0x10000
#define HWIO_MMSS_DP_HDCP_SHA_STATUS_M0_INVALID_SHFT                                     0x10
#define HWIO_MMSS_DP_HDCP_SHA_STATUS_WRITE_ERROR_BMSK                                  0x1000
#define HWIO_MMSS_DP_HDCP_SHA_STATUS_WRITE_ERROR_SHFT                                     0xc
#define HWIO_MMSS_DP_HDCP_SHA_STATUS_BUFFER_OVERFLOW_BMSK                               0x100
#define HWIO_MMSS_DP_HDCP_SHA_STATUS_BUFFER_OVERFLOW_SHFT                                 0x8
#define HWIO_MMSS_DP_HDCP_SHA_STATUS_COMP_DONE_BMSK                                      0x10
#define HWIO_MMSS_DP_HDCP_SHA_STATUS_COMP_DONE_SHFT                                       0x4
#define HWIO_MMSS_DP_HDCP_SHA_STATUS_BLOCK_DONE_BMSK                                      0x1
#define HWIO_MMSS_DP_HDCP_SHA_STATUS_BLOCK_DONE_SHFT                                      0x0

#define HWIO_MMSS_DP_HDCP_SW_UPPER_AN_ADDR                                         (MMSS_DP_REG_BASE + MMSS_DP_AHBCLK_REG_BASE      + 0x000000d4)
#define HWIO_MMSS_DP_HDCP_SW_UPPER_AN_RMSK                                         0xffffffff
#define HWIO_MMSS_DP_HDCP_SW_UPPER_AN_OUT(v)      \
        out_dword(HWIO_MMSS_DP_HDCP_SW_UPPER_AN_ADDR,v)
#define HWIO_MMSS_DP_HDCP_SW_UPPER_AN_UPPER_AN_BMSK                                0xffffffff
#define HWIO_MMSS_DP_HDCP_SW_UPPER_AN_UPPER_AN_SHFT                                       0x0

#define HWIO_MMSS_DP_HDCP_SW_LOWER_AN_ADDR                                         (MMSS_DP_REG_BASE + MMSS_DP_AHBCLK_REG_BASE      + 0x000000d8)
#define HWIO_MMSS_DP_HDCP_SW_LOWER_AN_RMSK                                         0xffffffff
#define HWIO_MMSS_DP_HDCP_SW_LOWER_AN_OUT(v)      \
        out_dword(HWIO_MMSS_DP_HDCP_SW_LOWER_AN_ADDR,v)
#define HWIO_MMSS_DP_HDCP_SW_LOWER_AN_LOWER_AN_BMSK                                0xffffffff
#define HWIO_MMSS_DP_HDCP_SW_LOWER_AN_LOWER_AN_SHFT                                       0x0

#define MMSS_DP_AUXCLK_REG_BASE                                               (0x200)

#define HWIO_MMSS_DP_DP_HPD_CTRL_ADDR                                         (MMSS_DP_REG_BASE + MMSS_DP_AUXCLK_REG_BASE      + 0x00000000)
#define HWIO_MMSS_DP_DP_HPD_CTRL_RMSK                                         0x80000001
#define HWIO_MMSS_DP_DP_HPD_CTRL_IN          \
        in_dword_masked(HWIO_MMSS_DP_DP_HPD_CTRL_ADDR, HWIO_MMSS_DP_DP_HPD_CTRL_RMSK)
#define HWIO_MMSS_DP_DP_HPD_CTRL_INM(m)      \
        in_dword_masked(HWIO_MMSS_DP_DP_HPD_CTRL_ADDR, m)
#define HWIO_MMSS_DP_DP_HPD_CTRL_OUT(v)      \
        out_dword(HWIO_MMSS_DP_DP_HPD_CTRL_ADDR,v)
#define HWIO_MMSS_DP_DP_HPD_CTRL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_DP_DP_HPD_CTRL_ADDR,m,v,HWIO_MMSS_DP_DP_HPD_CTRL_IN)
#define HWIO_MMSS_DP_DP_HPD_CTRL_HPD_PIN_POLARITY_BMSK                        0x80000000
#define HWIO_MMSS_DP_DP_HPD_CTRL_HPD_PIN_POLARITY_SHFT                              0x1f
#define HWIO_MMSS_DP_DP_HPD_CTRL_DP_HPD_EN_BMSK                                      0x1
#define HWIO_MMSS_DP_DP_HPD_CTRL_DP_HPD_EN_SHFT                                      0x0

#define HWIO_MMSS_DP_DP_HPD_INT_STATUS_ADDR                                   (MMSS_DP_REG_BASE + MMSS_DP_AUXCLK_REG_BASE      + 0x00000004)
#define HWIO_MMSS_DP_DP_HPD_INT_STATUS_RMSK                                   0xe000000f
#define HWIO_MMSS_DP_DP_HPD_INT_STATUS_IN          \
        in_dword_masked(HWIO_MMSS_DP_DP_HPD_INT_STATUS_ADDR, HWIO_MMSS_DP_DP_HPD_INT_STATUS_RMSK)
#define HWIO_MMSS_DP_DP_HPD_INT_STATUS_INM(m)      \
        in_dword_masked(HWIO_MMSS_DP_DP_HPD_INT_STATUS_ADDR, m)
#define HWIO_MMSS_DP_DP_HPD_INT_STATUS_DP_HPD_STATE_STATUS_BMSK               0xe0000000
#define HWIO_MMSS_DP_DP_HPD_INT_STATUS_DP_HPD_STATE_STATUS_SHFT                     0x1d
#define HWIO_MMSS_DP_DP_HPD_INT_STATUS_DP_HPD_UNPLUG_INT_STATUS_BMSK                 0x8
#define HWIO_MMSS_DP_DP_HPD_INT_STATUS_DP_HPD_UNPLUG_INT_STATUS_SHFT                 0x3
#define HWIO_MMSS_DP_DP_HPD_INT_STATUS_DP_HPD_REPLUG_INT_STATUS_BMSK                 0x4
#define HWIO_MMSS_DP_DP_HPD_INT_STATUS_DP_HPD_REPLUG_INT_STATUS_SHFT                 0x2
#define HWIO_MMSS_DP_DP_HPD_INT_STATUS_DP_IRQ_HPD_INT_STATUS_BMSK                    0x2
#define HWIO_MMSS_DP_DP_HPD_INT_STATUS_DP_IRQ_HPD_INT_STATUS_SHFT                    0x1
#define HWIO_MMSS_DP_DP_HPD_INT_STATUS_DP_HPD_PLUG_INT_STATUS_BMSK                   0x1
#define HWIO_MMSS_DP_DP_HPD_INT_STATUS_DP_HPD_PLUG_INT_STATUS_SHFT                   0x0

#define HWIO_MMSS_DP_DP_HPD_INT_ACK_ADDR                                      (MMSS_DP_REG_BASE + MMSS_DP_AUXCLK_REG_BASE      + 0x00000008)
#define HWIO_MMSS_DP_DP_HPD_INT_ACK_RMSK                                             0xf
#define HWIO_MMSS_DP_DP_HPD_INT_ACK_OUT(v)      \
        out_dword(HWIO_MMSS_DP_DP_HPD_INT_ACK_ADDR,v)
#define HWIO_MMSS_DP_DP_HPD_INT_ACK_DP_HPD_UNPLUG_INT_ACK_BMSK                       0x8
#define HWIO_MMSS_DP_DP_HPD_INT_ACK_DP_HPD_UNPLUG_INT_ACK_SHFT                       0x3
#define HWIO_MMSS_DP_DP_HPD_INT_ACK_DP_HPD_REPLUG_INT_ACK_BMSK                       0x4
#define HWIO_MMSS_DP_DP_HPD_INT_ACK_DP_HPD_REPLUG_INT_ACK_SHFT                       0x2
#define HWIO_MMSS_DP_DP_HPD_INT_ACK_DP_IRQ_HPD_INT_ACK_BMSK                          0x2
#define HWIO_MMSS_DP_DP_HPD_INT_ACK_DP_IRQ_HPD_INT_ACK_SHFT                          0x1
#define HWIO_MMSS_DP_DP_HPD_INT_ACK_DP_HPD_PLUG_INT_ACK_BMSK                         0x1
#define HWIO_MMSS_DP_DP_HPD_INT_ACK_DP_HPD_PLUG_INT_ACK_SHFT                         0x0

#define HWIO_MMSS_DP_DP_HPD_INT_MASK_ADDR                                     (MMSS_DP_REG_BASE + MMSS_DP_AUXCLK_REG_BASE      + 0x0000000c)
#define HWIO_MMSS_DP_DP_HPD_INT_MASK_RMSK                                            0xf
#define HWIO_MMSS_DP_DP_HPD_INT_MASK_IN          \
        in_dword_masked(HWIO_MMSS_DP_DP_HPD_INT_MASK_ADDR, HWIO_MMSS_DP_DP_HPD_INT_MASK_RMSK)
#define HWIO_MMSS_DP_DP_HPD_INT_MASK_INM(m)      \
        in_dword_masked(HWIO_MMSS_DP_DP_HPD_INT_MASK_ADDR, m)
#define HWIO_MMSS_DP_DP_HPD_INT_MASK_OUT(v)      \
        out_dword(HWIO_MMSS_DP_DP_HPD_INT_MASK_ADDR,v)
#define HWIO_MMSS_DP_DP_HPD_INT_MASK_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_DP_DP_HPD_INT_MASK_ADDR,m,v,HWIO_MMSS_DP_DP_HPD_INT_MASK_IN)
#define HWIO_MMSS_DP_DP_HPD_INT_MASK_DP_HPD_UNPLUG_INT_MASK_BMSK                     0x8
#define HWIO_MMSS_DP_DP_HPD_INT_MASK_DP_HPD_UNPLUG_INT_MASK_SHFT                     0x3
#define HWIO_MMSS_DP_DP_HPD_INT_MASK_DP_HPD_REPLUG_INT_MASK_BMSK                     0x4
#define HWIO_MMSS_DP_DP_HPD_INT_MASK_DP_HPD_REPLUG_INT_MASK_SHFT                     0x2
#define HWIO_MMSS_DP_DP_HPD_INT_MASK_DP_IRQ_HPD_INT_MASK_BMSK                        0x2
#define HWIO_MMSS_DP_DP_HPD_INT_MASK_DP_IRQ_HPD_INT_MASK_SHFT                        0x1
#define HWIO_MMSS_DP_DP_HPD_INT_MASK_DP_HPD_PLUG_INT_MASK_BMSK                       0x1
#define HWIO_MMSS_DP_DP_HPD_INT_MASK_DP_HPD_PLUG_INT_MASK_SHFT                       0x0

#define HWIO_MMSS_DP_DP_HPD_REFTIMER_ADDR                                     (MMSS_DP_REG_BASE + MMSS_DP_AUXCLK_REG_BASE      + 0x00000018)
#define HWIO_MMSS_DP_DP_HPD_REFTIMER_RMSK                                        0x1ffff
#define HWIO_MMSS_DP_DP_HPD_REFTIMER_IN          \
        in_dword_masked(HWIO_MMSS_DP_DP_HPD_REFTIMER_ADDR, HWIO_MMSS_DP_DP_HPD_REFTIMER_RMSK)
#define HWIO_MMSS_DP_DP_HPD_REFTIMER_INM(m)      \
        in_dword_masked(HWIO_MMSS_DP_DP_HPD_REFTIMER_ADDR, m)
#define HWIO_MMSS_DP_DP_HPD_REFTIMER_OUT(v)      \
        out_dword(HWIO_MMSS_DP_DP_HPD_REFTIMER_ADDR,v)
#define HWIO_MMSS_DP_DP_HPD_REFTIMER_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_DP_DP_HPD_REFTIMER_ADDR,m,v,HWIO_MMSS_DP_DP_HPD_REFTIMER_IN)
#define HWIO_MMSS_DP_DP_HPD_REFTIMER_REFTIMER_ENABLE_BMSK                        0x10000
#define HWIO_MMSS_DP_DP_HPD_REFTIMER_REFTIMER_ENABLE_SHFT                           0x10
#define HWIO_MMSS_DP_DP_HPD_REFTIMER_REFTIMER_BMSK                                0xffff
#define HWIO_MMSS_DP_DP_HPD_REFTIMER_REFTIMER_SHFT                                   0x0

#define HWIO_MMSS_DP_DP_HPD_EVENT_TIME_0_ADDR                                 (MMSS_DP_REG_BASE + MMSS_DP_AUXCLK_REG_BASE      + 0x0000001c)
#define HWIO_MMSS_DP_DP_HPD_EVENT_TIME_0_RMSK                                 0xffffffff
#define HWIO_MMSS_DP_DP_HPD_EVENT_TIME_0_IN          \
        in_dword_masked(HWIO_MMSS_DP_DP_HPD_EVENT_TIME_0_ADDR, HWIO_MMSS_DP_DP_HPD_EVENT_TIME_0_RMSK)
#define HWIO_MMSS_DP_DP_HPD_EVENT_TIME_0_INM(m)      \
        in_dword_masked(HWIO_MMSS_DP_DP_HPD_EVENT_TIME_0_ADDR, m)
#define HWIO_MMSS_DP_DP_HPD_EVENT_TIME_0_OUT(v)      \
        out_dword(HWIO_MMSS_DP_DP_HPD_EVENT_TIME_0_ADDR,v)
#define HWIO_MMSS_DP_DP_HPD_EVENT_TIME_0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_DP_DP_HPD_EVENT_TIME_0_ADDR,m,v,HWIO_MMSS_DP_DP_HPD_EVENT_TIME_0_IN)
#define HWIO_MMSS_DP_DP_HPD_EVENT_TIME_0_DP_HPD_GLITCH_TIME_BMSK              0xfffc0000
#define HWIO_MMSS_DP_DP_HPD_EVENT_TIME_0_DP_HPD_GLITCH_TIME_SHFT                    0x12
#define HWIO_MMSS_DP_DP_HPD_EVENT_TIME_0_DP_HPD_CONNECT_TIME_BMSK                0x3ffff
#define HWIO_MMSS_DP_DP_HPD_EVENT_TIME_0_DP_HPD_CONNECT_TIME_SHFT                    0x0

#define HWIO_MMSS_DP_DP_HPD_EVENT_TIME_1_ADDR                                 (MMSS_DP_REG_BASE + MMSS_DP_AUXCLK_REG_BASE      + 0x00000020)
#define HWIO_MMSS_DP_DP_HPD_EVENT_TIME_1_RMSK                                 0xffffffff
#define HWIO_MMSS_DP_DP_HPD_EVENT_TIME_1_IN          \
        in_dword_masked(HWIO_MMSS_DP_DP_HPD_EVENT_TIME_1_ADDR, HWIO_MMSS_DP_DP_HPD_EVENT_TIME_1_RMSK)
#define HWIO_MMSS_DP_DP_HPD_EVENT_TIME_1_INM(m)      \
        in_dword_masked(HWIO_MMSS_DP_DP_HPD_EVENT_TIME_1_ADDR, m)
#define HWIO_MMSS_DP_DP_HPD_EVENT_TIME_1_OUT(v)      \
        out_dword(HWIO_MMSS_DP_DP_HPD_EVENT_TIME_1_ADDR,v)
#define HWIO_MMSS_DP_DP_HPD_EVENT_TIME_1_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_DP_DP_HPD_EVENT_TIME_1_ADDR,m,v,HWIO_MMSS_DP_DP_HPD_EVENT_TIME_1_IN)
#define HWIO_MMSS_DP_DP_HPD_EVENT_TIME_1_DP_HPD_DISCONNECT_TIME_BMSK          0xffffc000
#define HWIO_MMSS_DP_DP_HPD_EVENT_TIME_1_DP_HPD_DISCONNECT_TIME_SHFT                 0xe
#define HWIO_MMSS_DP_DP_HPD_EVENT_TIME_1_DP_IRQ_HPD_MAX_TIME_BMSK                 0x3fff
#define HWIO_MMSS_DP_DP_HPD_EVENT_TIME_1_DP_IRQ_HPD_MAX_TIME_SHFT                    0x0

#define HWIO_MMSS_DP_AUX_CTRL_ADDR                                            (MMSS_DP_REG_BASE + MMSS_DP_AUXCLK_REG_BASE      + 0x00000030)
#define HWIO_MMSS_DP_AUX_CTRL_RMSK                                                  0x1f
#define HWIO_MMSS_DP_AUX_CTRL_IN          \
        in_dword_masked(HWIO_MMSS_DP_AUX_CTRL_ADDR, HWIO_MMSS_DP_AUX_CTRL_RMSK)
#define HWIO_MMSS_DP_AUX_CTRL_INM(m)      \
        in_dword_masked(HWIO_MMSS_DP_AUX_CTRL_ADDR, m)
#define HWIO_MMSS_DP_AUX_CTRL_OUT(v)      \
        out_dword(HWIO_MMSS_DP_AUX_CTRL_ADDR,v)
#define HWIO_MMSS_DP_AUX_CTRL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_DP_AUX_CTRL_ADDR,m,v,HWIO_MMSS_DP_AUX_CTRL_IN)
#define HWIO_MMSS_DP_AUX_CTRL_AUX_DPPHY_ERROR_STOP_TX_BMSK                          0x10
#define HWIO_MMSS_DP_AUX_CTRL_AUX_DPPHY_ERROR_STOP_TX_SHFT                           0x4
#define HWIO_MMSS_DP_AUX_CTRL_AUX_RX_ENDIANNESS_BMSK                                 0x8
#define HWIO_MMSS_DP_AUX_CTRL_AUX_RX_ENDIANNESS_SHFT                                 0x3
#define HWIO_MMSS_DP_AUX_CTRL_AUX_TX_ENDIANNESS_BMSK                                 0x4
#define HWIO_MMSS_DP_AUX_CTRL_AUX_TX_ENDIANNESS_SHFT                                 0x2
#define HWIO_MMSS_DP_AUX_CTRL_SW_AUX_RESET_BMSK                                      0x2
#define HWIO_MMSS_DP_AUX_CTRL_SW_AUX_RESET_SHFT                                      0x1
#define HWIO_MMSS_DP_AUX_CTRL_AUX_ENABLE_BMSK                                        0x1
#define HWIO_MMSS_DP_AUX_CTRL_AUX_ENABLE_SHFT                                        0x0

#define HWIO_MMSS_DP_AUX_DATA_ADDR                                            (MMSS_DP_REG_BASE + MMSS_DP_AUXCLK_REG_BASE      + 0x00000034)
#define HWIO_MMSS_DP_AUX_DATA_RMSK                                            0x80ffff01
#define HWIO_MMSS_DP_AUX_DATA_IN          \
        in_dword_masked(HWIO_MMSS_DP_AUX_DATA_ADDR, HWIO_MMSS_DP_AUX_DATA_RMSK)
#define HWIO_MMSS_DP_AUX_DATA_INM(m)      \
        in_dword_masked(HWIO_MMSS_DP_AUX_DATA_ADDR, m)
#define HWIO_MMSS_DP_AUX_DATA_OUT(v)      \
        out_dword(HWIO_MMSS_DP_AUX_DATA_ADDR,v)
#define HWIO_MMSS_DP_AUX_DATA_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_DP_AUX_DATA_ADDR,m,v,HWIO_MMSS_DP_AUX_DATA_IN)
#define HWIO_MMSS_DP_AUX_DATA_INDEX_WRITE_BMSK                                0x80000000
#define HWIO_MMSS_DP_AUX_DATA_INDEX_WRITE_SHFT                                      0x1f
#define HWIO_MMSS_DP_AUX_DATA_INDEX_BMSK                                        0xff0000
#define HWIO_MMSS_DP_AUX_DATA_INDEX_SHFT                                            0x10
#define HWIO_MMSS_DP_AUX_DATA_DATA_BMSK                                           0xff00
#define HWIO_MMSS_DP_AUX_DATA_DATA_SHFT                                              0x8
#define HWIO_MMSS_DP_AUX_DATA_DATA_RW_BMSK                                           0x1
#define HWIO_MMSS_DP_AUX_DATA_DATA_RW_SHFT                                           0x0

#define HWIO_MMSS_DP_AUX_TRANS_CTRL_ADDR                                      (MMSS_DP_REG_BASE + MMSS_DP_AUXCLK_REG_BASE      + 0x00000038)
#define HWIO_MMSS_DP_AUX_TRANS_CTRL_RMSK                                           0x3ff
#define HWIO_MMSS_DP_AUX_TRANS_CTRL_IN          \
        in_dword_masked(HWIO_MMSS_DP_AUX_TRANS_CTRL_ADDR, HWIO_MMSS_DP_AUX_TRANS_CTRL_RMSK)
#define HWIO_MMSS_DP_AUX_TRANS_CTRL_INM(m)      \
        in_dword_masked(HWIO_MMSS_DP_AUX_TRANS_CTRL_ADDR, m)
#define HWIO_MMSS_DP_AUX_TRANS_CTRL_OUT(v)      \
        out_dword(HWIO_MMSS_DP_AUX_TRANS_CTRL_ADDR,v)
#define HWIO_MMSS_DP_AUX_TRANS_CTRL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_DP_AUX_TRANS_CTRL_ADDR,m,v,HWIO_MMSS_DP_AUX_TRANS_CTRL_IN)
#define HWIO_MMSS_DP_AUX_TRANS_CTRL_GO_BMSK                                        0x200
#define HWIO_MMSS_DP_AUX_TRANS_CTRL_GO_SHFT                                          0x9
#define HWIO_MMSS_DP_AUX_TRANS_CTRL_TR_TYPE_BMSK                                   0x100
#define HWIO_MMSS_DP_AUX_TRANS_CTRL_TR_TYPE_SHFT                                     0x8
#define HWIO_MMSS_DP_AUX_TRANS_CTRL_NUM_TR_BMSK                                     0xff
#define HWIO_MMSS_DP_AUX_TRANS_CTRL_NUM_TR_SHFT                                      0x0

#define HWIO_MMSS_DP_TIMEOUT_COUNT_ADDR                                       (MMSS_DP_REG_BASE + MMSS_DP_AUXCLK_REG_BASE      + 0x0000003c)
#define HWIO_MMSS_DP_TIMEOUT_COUNT_RMSK                                           0xffff
#define HWIO_MMSS_DP_TIMEOUT_COUNT_IN          \
        in_dword_masked(HWIO_MMSS_DP_TIMEOUT_COUNT_ADDR, HWIO_MMSS_DP_TIMEOUT_COUNT_RMSK)
#define HWIO_MMSS_DP_TIMEOUT_COUNT_INM(m)      \
        in_dword_masked(HWIO_MMSS_DP_TIMEOUT_COUNT_ADDR, m)
#define HWIO_MMSS_DP_TIMEOUT_COUNT_OUT(v)      \
        out_dword(HWIO_MMSS_DP_TIMEOUT_COUNT_ADDR,v)
#define HWIO_MMSS_DP_TIMEOUT_COUNT_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_DP_TIMEOUT_COUNT_ADDR,m,v,HWIO_MMSS_DP_TIMEOUT_COUNT_IN)
#define HWIO_MMSS_DP_TIMEOUT_COUNT_TIMEOUT_COUNT_BMSK                             0xffff
#define HWIO_MMSS_DP_TIMEOUT_COUNT_TIMEOUT_COUNT_SHFT                                0x0

#define HWIO_MMSS_DP_AUX_LIMITS_ADDR                                          (MMSS_DP_REG_BASE + MMSS_DP_AUXCLK_REG_BASE      + 0x00000040)
#define HWIO_MMSS_DP_AUX_LIMITS_RMSK                                              0xffff
#define HWIO_MMSS_DP_AUX_LIMITS_IN          \
        in_dword_masked(HWIO_MMSS_DP_AUX_LIMITS_ADDR, HWIO_MMSS_DP_AUX_LIMITS_RMSK)
#define HWIO_MMSS_DP_AUX_LIMITS_INM(m)      \
        in_dword_masked(HWIO_MMSS_DP_AUX_LIMITS_ADDR, m)
#define HWIO_MMSS_DP_AUX_LIMITS_OUT(v)      \
        out_dword(HWIO_MMSS_DP_AUX_LIMITS_ADDR,v)
#define HWIO_MMSS_DP_AUX_LIMITS_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_DP_AUX_LIMITS_ADDR,m,v,HWIO_MMSS_DP_AUX_LIMITS_IN)
#define HWIO_MMSS_DP_AUX_LIMITS_I2C_DEFER_LIMIT_BMSK                              0xf000
#define HWIO_MMSS_DP_AUX_LIMITS_I2C_DEFER_LIMIT_SHFT                                 0xc
#define HWIO_MMSS_DP_AUX_LIMITS_AUX_NACK_DEFER_LIMIT_BMSK                          0xf00
#define HWIO_MMSS_DP_AUX_LIMITS_AUX_NACK_DEFER_LIMIT_SHFT                            0x8
#define HWIO_MMSS_DP_AUX_LIMITS_AUX_READ_ZERO_LIMIT_BMSK                            0xf0
#define HWIO_MMSS_DP_AUX_LIMITS_AUX_READ_ZERO_LIMIT_SHFT                             0x4
#define HWIO_MMSS_DP_AUX_LIMITS_TIMEOUTS_LIMIT_BMSK                                  0xf
#define HWIO_MMSS_DP_AUX_LIMITS_TIMEOUTS_LIMIT_SHFT                                  0x0

#define HWIO_MMSS_DP_AUX_STATUS_ADDR                                          (MMSS_DP_REG_BASE + MMSS_DP_AUXCLK_REG_BASE      + 0x00000044)
#define HWIO_MMSS_DP_AUX_STATUS_RMSK                                                0x7f
#define HWIO_MMSS_DP_AUX_STATUS_IN          \
        in_dword_masked(HWIO_MMSS_DP_AUX_STATUS_ADDR, HWIO_MMSS_DP_AUX_STATUS_RMSK)
#define HWIO_MMSS_DP_AUX_STATUS_INM(m)      \
        in_dword_masked(HWIO_MMSS_DP_AUX_STATUS_ADDR, m)
#define HWIO_MMSS_DP_AUX_STATUS_AUX_DEFER_DURING_I2C_BMSK                           0x40
#define HWIO_MMSS_DP_AUX_STATUS_AUX_DEFER_DURING_I2C_SHFT                            0x6
#define HWIO_MMSS_DP_AUX_STATUS_AUX_NACK_DURING_I2C_BMSK                            0x20
#define HWIO_MMSS_DP_AUX_STATUS_AUX_NACK_DURING_I2C_SHFT                             0x5
#define HWIO_MMSS_DP_AUX_STATUS_WRONG_READDATA_COUNT_BMSK                           0x10
#define HWIO_MMSS_DP_AUX_STATUS_WRONG_READDATA_COUNT_SHFT                            0x4
#define HWIO_MMSS_DP_AUX_STATUS_CONSECUTIVE_NACK_DEFER_BMSK                          0x8
#define HWIO_MMSS_DP_AUX_STATUS_CONSECUTIVE_NACK_DEFER_SHFT                          0x3
#define HWIO_MMSS_DP_AUX_STATUS_CONSECUTIVE_TIMEOUT_BMSK                             0x4
#define HWIO_MMSS_DP_AUX_STATUS_CONSECUTIVE_TIMEOUT_SHFT                             0x2
#define HWIO_MMSS_DP_AUX_STATUS_WRONG_ADDRESS_BMSK                                   0x2
#define HWIO_MMSS_DP_AUX_STATUS_WRONG_ADDRESS_SHFT                                   0x1
#define HWIO_MMSS_DP_AUX_STATUS_AUX_I2C_DONE_BMSK                                    0x1
#define HWIO_MMSS_DP_AUX_STATUS_AUX_I2C_DONE_SHFT                                    0x0

#define HWIO_MMSS_DP_AUX_MISR_CTRL_ADDR                                       (MMSS_DP_REG_BASE + MMSS_DP_AUXCLK_REG_BASE      + 0x00000048)
#define HWIO_MMSS_DP_AUX_MISR_CTRL_RMSK                                              0x1
#define HWIO_MMSS_DP_AUX_MISR_CTRL_IN          \
        in_dword_masked(HWIO_MMSS_DP_AUX_MISR_CTRL_ADDR, HWIO_MMSS_DP_AUX_MISR_CTRL_RMSK)
#define HWIO_MMSS_DP_AUX_MISR_CTRL_INM(m)      \
        in_dword_masked(HWIO_MMSS_DP_AUX_MISR_CTRL_ADDR, m)
#define HWIO_MMSS_DP_AUX_MISR_CTRL_OUT(v)      \
        out_dword(HWIO_MMSS_DP_AUX_MISR_CTRL_ADDR,v)
#define HWIO_MMSS_DP_AUX_MISR_CTRL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_DP_AUX_MISR_CTRL_ADDR,m,v,HWIO_MMSS_DP_AUX_MISR_CTRL_IN)
#define HWIO_MMSS_DP_AUX_MISR_CTRL_AUX_MISR_EN_BMSK                                  0x1
#define HWIO_MMSS_DP_AUX_MISR_CTRL_AUX_MISR_EN_SHFT                                  0x0

#define HWIO_MMSS_DP_AUX_MISR_TX_VALUE_ADDR                                   (MMSS_DP_REG_BASE + MMSS_DP_AUXCLK_REG_BASE      + 0x0000004c)
#define HWIO_MMSS_DP_AUX_MISR_TX_VALUE_RMSK                                   0xffffffff
#define HWIO_MMSS_DP_AUX_MISR_TX_VALUE_IN          \
        in_dword_masked(HWIO_MMSS_DP_AUX_MISR_TX_VALUE_ADDR, HWIO_MMSS_DP_AUX_MISR_TX_VALUE_RMSK)
#define HWIO_MMSS_DP_AUX_MISR_TX_VALUE_INM(m)      \
        in_dword_masked(HWIO_MMSS_DP_AUX_MISR_TX_VALUE_ADDR, m)
#define HWIO_MMSS_DP_AUX_MISR_TX_VALUE_MISR_AUX_TX_BMSK                       0xffffffff
#define HWIO_MMSS_DP_AUX_MISR_TX_VALUE_MISR_AUX_TX_SHFT                              0x0

#define HWIO_MMSS_DP_AUX_MISR_RX_VALUE_ADDR                                   (MMSS_DP_REG_BASE + MMSS_DP_AUXCLK_REG_BASE      + 0x00000050)
#define HWIO_MMSS_DP_AUX_MISR_RX_VALUE_RMSK                                   0xffffffff
#define HWIO_MMSS_DP_AUX_MISR_RX_VALUE_IN          \
        in_dword_masked(HWIO_MMSS_DP_AUX_MISR_RX_VALUE_ADDR, HWIO_MMSS_DP_AUX_MISR_RX_VALUE_RMSK)
#define HWIO_MMSS_DP_AUX_MISR_RX_VALUE_INM(m)      \
        in_dword_masked(HWIO_MMSS_DP_AUX_MISR_RX_VALUE_ADDR, m)
#define HWIO_MMSS_DP_AUX_MISR_RX_VALUE_MISR_AUX_RX_BMSK                       0xffffffff
#define HWIO_MMSS_DP_AUX_MISR_RX_VALUE_MISR_AUX_RX_SHFT                              0x0

#define HWIO_MMSS_DP_AUX_TESTR_CONFIG_ADDR                                    (MMSS_DP_REG_BASE + MMSS_DP_AUXCLK_REG_BASE      + 0x00000054)
#define HWIO_MMSS_DP_AUX_TESTR_CONFIG_RMSK                                      0x3fffff
#define HWIO_MMSS_DP_AUX_TESTR_CONFIG_IN          \
        in_dword_masked(HWIO_MMSS_DP_AUX_TESTR_CONFIG_ADDR, HWIO_MMSS_DP_AUX_TESTR_CONFIG_RMSK)
#define HWIO_MMSS_DP_AUX_TESTR_CONFIG_INM(m)      \
        in_dword_masked(HWIO_MMSS_DP_AUX_TESTR_CONFIG_ADDR, m)
#define HWIO_MMSS_DP_AUX_TESTR_CONFIG_OUT(v)      \
        out_dword(HWIO_MMSS_DP_AUX_TESTR_CONFIG_ADDR,v)
#define HWIO_MMSS_DP_AUX_TESTR_CONFIG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_DP_AUX_TESTR_CONFIG_ADDR,m,v,HWIO_MMSS_DP_AUX_TESTR_CONFIG_IN)
#define HWIO_MMSS_DP_AUX_TESTR_CONFIG_DELAY_STARTING_BMSK                       0x3ff800
#define HWIO_MMSS_DP_AUX_TESTR_CONFIG_DELAY_STARTING_SHFT                            0xb
#define HWIO_MMSS_DP_AUX_TESTR_CONFIG_DELAY_PER_DATA_BMSK                          0x700
#define HWIO_MMSS_DP_AUX_TESTR_CONFIG_DELAY_PER_DATA_SHFT                            0x8
#define HWIO_MMSS_DP_AUX_TESTR_CONFIG_NUM_BYTES_BMSK                                0xf0
#define HWIO_MMSS_DP_AUX_TESTR_CONFIG_NUM_BYTES_SHFT                                 0x4
#define HWIO_MMSS_DP_AUX_TESTR_CONFIG_ADDRESS_RELOAD_BMSK                            0x8
#define HWIO_MMSS_DP_AUX_TESTR_CONFIG_ADDRESS_RELOAD_SHFT                            0x3
#define HWIO_MMSS_DP_AUX_TESTR_CONFIG_MODE_SELECT_BMSK                               0x6
#define HWIO_MMSS_DP_AUX_TESTR_CONFIG_MODE_SELECT_SHFT                               0x1
#define HWIO_MMSS_DP_AUX_TESTR_CONFIG_AUX_TESTER_SW_RESET_BMSK                       0x1
#define HWIO_MMSS_DP_AUX_TESTR_CONFIG_AUX_TESTER_SW_RESET_SHFT                       0x0

#define HWIO_MMSS_DP_AUX_TESTER_DATA_0_ADDR                                   (MMSS_DP_REG_BASE + MMSS_DP_AUXCLK_REG_BASE      + 0x00000058)
#define HWIO_MMSS_DP_AUX_TESTER_DATA_0_RMSK                                   0xffffffff
#define HWIO_MMSS_DP_AUX_TESTER_DATA_0_IN          \
        in_dword_masked(HWIO_MMSS_DP_AUX_TESTER_DATA_0_ADDR, HWIO_MMSS_DP_AUX_TESTER_DATA_0_RMSK)
#define HWIO_MMSS_DP_AUX_TESTER_DATA_0_INM(m)      \
        in_dword_masked(HWIO_MMSS_DP_AUX_TESTER_DATA_0_ADDR, m)
#define HWIO_MMSS_DP_AUX_TESTER_DATA_0_OUT(v)      \
        out_dword(HWIO_MMSS_DP_AUX_TESTER_DATA_0_ADDR,v)
#define HWIO_MMSS_DP_AUX_TESTER_DATA_0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_DP_AUX_TESTER_DATA_0_ADDR,m,v,HWIO_MMSS_DP_AUX_TESTER_DATA_0_IN)
#define HWIO_MMSS_DP_AUX_TESTER_DATA_0_DATA3_BMSK                             0xff000000
#define HWIO_MMSS_DP_AUX_TESTER_DATA_0_DATA3_SHFT                                   0x18
#define HWIO_MMSS_DP_AUX_TESTER_DATA_0_DATA2_BMSK                               0xff0000
#define HWIO_MMSS_DP_AUX_TESTER_DATA_0_DATA2_SHFT                                   0x10
#define HWIO_MMSS_DP_AUX_TESTER_DATA_0_DATA1_BMSK                                 0xff00
#define HWIO_MMSS_DP_AUX_TESTER_DATA_0_DATA1_SHFT                                    0x8
#define HWIO_MMSS_DP_AUX_TESTER_DATA_0_DATA0_BMSK                                   0xff
#define HWIO_MMSS_DP_AUX_TESTER_DATA_0_DATA0_SHFT                                    0x0

#define HWIO_MMSS_DP_AUX_TESTER_DATA_1_ADDR                                   (MMSS_DP_REG_BASE + MMSS_DP_AUXCLK_REG_BASE      + 0x0000005c)
#define HWIO_MMSS_DP_AUX_TESTER_DATA_1_RMSK                                   0xffffffff
#define HWIO_MMSS_DP_AUX_TESTER_DATA_1_IN          \
        in_dword_masked(HWIO_MMSS_DP_AUX_TESTER_DATA_1_ADDR, HWIO_MMSS_DP_AUX_TESTER_DATA_1_RMSK)
#define HWIO_MMSS_DP_AUX_TESTER_DATA_1_INM(m)      \
        in_dword_masked(HWIO_MMSS_DP_AUX_TESTER_DATA_1_ADDR, m)
#define HWIO_MMSS_DP_AUX_TESTER_DATA_1_OUT(v)      \
        out_dword(HWIO_MMSS_DP_AUX_TESTER_DATA_1_ADDR,v)
#define HWIO_MMSS_DP_AUX_TESTER_DATA_1_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_DP_AUX_TESTER_DATA_1_ADDR,m,v,HWIO_MMSS_DP_AUX_TESTER_DATA_1_IN)
#define HWIO_MMSS_DP_AUX_TESTER_DATA_1_DATA7_BMSK                             0xff000000
#define HWIO_MMSS_DP_AUX_TESTER_DATA_1_DATA7_SHFT                                   0x18
#define HWIO_MMSS_DP_AUX_TESTER_DATA_1_DATA6_BMSK                               0xff0000
#define HWIO_MMSS_DP_AUX_TESTER_DATA_1_DATA6_SHFT                                   0x10
#define HWIO_MMSS_DP_AUX_TESTER_DATA_1_DATA5_BMSK                                 0xff00
#define HWIO_MMSS_DP_AUX_TESTER_DATA_1_DATA5_SHFT                                    0x8
#define HWIO_MMSS_DP_AUX_TESTER_DATA_1_DATA4_BMSK                                   0xff
#define HWIO_MMSS_DP_AUX_TESTER_DATA_1_DATA4_SHFT                                    0x0

#define HWIO_MMSS_DP_AUX_TESTER_DATA_2_ADDR                                   (MMSS_DP_REG_BASE + MMSS_DP_AUXCLK_REG_BASE      + 0x00000060)
#define HWIO_MMSS_DP_AUX_TESTER_DATA_2_RMSK                                   0xffffffff
#define HWIO_MMSS_DP_AUX_TESTER_DATA_2_IN          \
        in_dword_masked(HWIO_MMSS_DP_AUX_TESTER_DATA_2_ADDR, HWIO_MMSS_DP_AUX_TESTER_DATA_2_RMSK)
#define HWIO_MMSS_DP_AUX_TESTER_DATA_2_INM(m)      \
        in_dword_masked(HWIO_MMSS_DP_AUX_TESTER_DATA_2_ADDR, m)
#define HWIO_MMSS_DP_AUX_TESTER_DATA_2_OUT(v)      \
        out_dword(HWIO_MMSS_DP_AUX_TESTER_DATA_2_ADDR,v)
#define HWIO_MMSS_DP_AUX_TESTER_DATA_2_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_DP_AUX_TESTER_DATA_2_ADDR,m,v,HWIO_MMSS_DP_AUX_TESTER_DATA_2_IN)
#define HWIO_MMSS_DP_AUX_TESTER_DATA_2_DATA11_BMSK                            0xff000000
#define HWIO_MMSS_DP_AUX_TESTER_DATA_2_DATA11_SHFT                                  0x18
#define HWIO_MMSS_DP_AUX_TESTER_DATA_2_DATA10_BMSK                              0xff0000
#define HWIO_MMSS_DP_AUX_TESTER_DATA_2_DATA10_SHFT                                  0x10
#define HWIO_MMSS_DP_AUX_TESTER_DATA_2_DATA9_BMSK                                 0xff00
#define HWIO_MMSS_DP_AUX_TESTER_DATA_2_DATA9_SHFT                                    0x8
#define HWIO_MMSS_DP_AUX_TESTER_DATA_2_DATA8_BMSK                                   0xff
#define HWIO_MMSS_DP_AUX_TESTER_DATA_2_DATA8_SHFT                                    0x0

#define HWIO_MMSS_DP_GTC_AUX_STATUS_ADDR                                      (MMSS_DP_REG_BASE + MMSS_DP_AUXCLK_REG_BASE      + 0x00000080)
#define HWIO_MMSS_DP_GTC_AUX_STATUS_RMSK                                            0x3f
#define HWIO_MMSS_DP_GTC_AUX_STATUS_IN          \
        in_dword_masked(HWIO_MMSS_DP_GTC_AUX_STATUS_ADDR, HWIO_MMSS_DP_GTC_AUX_STATUS_RMSK)
#define HWIO_MMSS_DP_GTC_AUX_STATUS_INM(m)      \
        in_dword_masked(HWIO_MMSS_DP_GTC_AUX_STATUS_ADDR, m)
#define HWIO_MMSS_DP_GTC_AUX_STATUS_OUT(v)      \
        out_dword(HWIO_MMSS_DP_GTC_AUX_STATUS_ADDR,v)
#define HWIO_MMSS_DP_GTC_AUX_STATUS_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_DP_GTC_AUX_STATUS_ADDR,m,v,HWIO_MMSS_DP_GTC_AUX_STATUS_IN)
#define HWIO_MMSS_DP_GTC_AUX_STATUS_CLEAR_ALL_BMSK                                  0x20
#define HWIO_MMSS_DP_GTC_AUX_STATUS_CLEAR_ALL_SHFT                                   0x5
#define HWIO_MMSS_DP_GTC_AUX_STATUS_WRONG_READDATA_COUNT_BMSK                       0x10
#define HWIO_MMSS_DP_GTC_AUX_STATUS_WRONG_READDATA_COUNT_SHFT                        0x4
#define HWIO_MMSS_DP_GTC_AUX_STATUS_CONSECUTIVE_NACK_DEFER_BMSK                      0x8
#define HWIO_MMSS_DP_GTC_AUX_STATUS_CONSECUTIVE_NACK_DEFER_SHFT                      0x3
#define HWIO_MMSS_DP_GTC_AUX_STATUS_CONSECUTIVE_TIMEOUT_BMSK                         0x4
#define HWIO_MMSS_DP_GTC_AUX_STATUS_CONSECUTIVE_TIMEOUT_SHFT                         0x2
#define HWIO_MMSS_DP_GTC_AUX_STATUS_WRONG_ADDRESS_BMSK                               0x2
#define HWIO_MMSS_DP_GTC_AUX_STATUS_WRONG_ADDRESS_SHFT                               0x1
#define HWIO_MMSS_DP_GTC_AUX_STATUS_AUX_DONE_BMSK                                    0x1
#define HWIO_MMSS_DP_GTC_AUX_STATUS_AUX_DONE_SHFT                                    0x0

#define HWIO_MMSS_DP_HDCP_SHA_DBG_M0_0_ADDR                                   (MMSS_DP_REG_BASE + MMSS_DP_AUXCLK_REG_BASE      + 0x00000090)
#define HWIO_MMSS_DP_HDCP_SHA_DBG_M0_0_RMSK                                   0xffffffff
#define HWIO_MMSS_DP_HDCP_SHA_DBG_M0_0_IN          \
        in_dword_masked(HWIO_MMSS_DP_HDCP_SHA_DBG_M0_0_ADDR, HWIO_MMSS_DP_HDCP_SHA_DBG_M0_0_RMSK)
#define HWIO_MMSS_DP_HDCP_SHA_DBG_M0_0_INM(m)      \
        in_dword_masked(HWIO_MMSS_DP_HDCP_SHA_DBG_M0_0_ADDR, m)
#define HWIO_MMSS_DP_HDCP_SHA_DBG_M0_0_OUT(v)      \
        out_dword(HWIO_MMSS_DP_HDCP_SHA_DBG_M0_0_ADDR,v)
#define HWIO_MMSS_DP_HDCP_SHA_DBG_M0_0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_DP_HDCP_SHA_DBG_M0_0_ADDR,m,v,HWIO_MMSS_DP_HDCP_SHA_DBG_M0_0_IN)
#define HWIO_MMSS_DP_HDCP_SHA_DBG_M0_0_M0_0_BMSK                              0xffffffff
#define HWIO_MMSS_DP_HDCP_SHA_DBG_M0_0_M0_0_SHFT                                     0x0

#define HWIO_MMSS_DP_HDCP_SHA_DBG_M0_1_ADDR                                   (MMSS_DP_REG_BASE + MMSS_DP_AUXCLK_REG_BASE      + 0x00000094)
#define HWIO_MMSS_DP_HDCP_SHA_DBG_M0_1_RMSK                                   0xffffffff
#define HWIO_MMSS_DP_HDCP_SHA_DBG_M0_1_IN          \
        in_dword_masked(HWIO_MMSS_DP_HDCP_SHA_DBG_M0_1_ADDR, HWIO_MMSS_DP_HDCP_SHA_DBG_M0_1_RMSK)
#define HWIO_MMSS_DP_HDCP_SHA_DBG_M0_1_INM(m)      \
        in_dword_masked(HWIO_MMSS_DP_HDCP_SHA_DBG_M0_1_ADDR, m)
#define HWIO_MMSS_DP_HDCP_SHA_DBG_M0_1_OUT(v)      \
        out_dword(HWIO_MMSS_DP_HDCP_SHA_DBG_M0_1_ADDR,v)
#define HWIO_MMSS_DP_HDCP_SHA_DBG_M0_1_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_DP_HDCP_SHA_DBG_M0_1_ADDR,m,v,HWIO_MMSS_DP_HDCP_SHA_DBG_M0_1_IN)
#define HWIO_MMSS_DP_HDCP_SHA_DBG_M0_1_M0_1_BMSK                              0xffffffff
#define HWIO_MMSS_DP_HDCP_SHA_DBG_M0_1_M0_1_SHFT                                     0x0

#define HWIO_MMSS_DP_HDCP_SW_UPPER_AKSV_ADDR                                  (MMSS_DP_REG_BASE + MMSS_DP_AUXCLK_REG_BASE      + 0x00000098)
#define HWIO_MMSS_DP_HDCP_SW_UPPER_AKSV_RMSK                                        0xff
#define HWIO_MMSS_DP_HDCP_SW_UPPER_AKSV_IN          \
        in_dword_masked(HWIO_MMSS_DP_HDCP_SW_UPPER_AKSV_ADDR, HWIO_MMSS_DP_HDCP_SW_UPPER_AKSV_RMSK)
#define HWIO_MMSS_DP_HDCP_SW_UPPER_AKSV_INM(m)      \
        in_dword_masked(HWIO_MMSS_DP_HDCP_SW_UPPER_AKSV_ADDR, m)
#define HWIO_MMSS_DP_HDCP_SW_UPPER_AKSV_OUT(v)      \
        out_dword(HWIO_MMSS_DP_HDCP_SW_UPPER_AKSV_ADDR,v)
#define HWIO_MMSS_DP_HDCP_SW_UPPER_AKSV_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_DP_HDCP_SW_UPPER_AKSV_ADDR,m,v,HWIO_MMSS_DP_HDCP_SW_UPPER_AKSV_IN)
#define HWIO_MMSS_DP_HDCP_SW_UPPER_AKSV_UPPER_AKSV_BMSK                             0xff
#define HWIO_MMSS_DP_HDCP_SW_UPPER_AKSV_UPPER_AKSV_SHFT                              0x0

#define HWIO_MMSS_DP_HDCP_SW_LOWER_AKSV_ADDR                                  (MMSS_DP_REG_BASE + MMSS_DP_AUXCLK_REG_BASE      + 0x0000009c)
#define HWIO_MMSS_DP_HDCP_SW_LOWER_AKSV_RMSK                                  0xffffffff
#define HWIO_MMSS_DP_HDCP_SW_LOWER_AKSV_IN          \
        in_dword_masked(HWIO_MMSS_DP_HDCP_SW_LOWER_AKSV_ADDR, HWIO_MMSS_DP_HDCP_SW_LOWER_AKSV_RMSK)
#define HWIO_MMSS_DP_HDCP_SW_LOWER_AKSV_INM(m)      \
        in_dword_masked(HWIO_MMSS_DP_HDCP_SW_LOWER_AKSV_ADDR, m)
#define HWIO_MMSS_DP_HDCP_SW_LOWER_AKSV_OUT(v)      \
        out_dword(HWIO_MMSS_DP_HDCP_SW_LOWER_AKSV_ADDR,v)
#define HWIO_MMSS_DP_HDCP_SW_LOWER_AKSV_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_DP_HDCP_SW_LOWER_AKSV_ADDR,m,v,HWIO_MMSS_DP_HDCP_SW_LOWER_AKSV_IN)
#define HWIO_MMSS_DP_HDCP_SW_LOWER_AKSV_LOWER_AKSV_BMSK                       0xffffffff
#define HWIO_MMSS_DP_HDCP_SW_LOWER_AKSV_LOWER_AKSV_SHFT                              0x0

#define HWIO_MMSS_DP_INTERRUPT_TRANS_NUM_ADDR                                 (MMSS_DP_REG_BASE + MMSS_DP_AUXCLK_REG_BASE      + 0x000000a0)
#define HWIO_MMSS_DP_INTERRUPT_TRANS_NUM_RMSK                                       0xff
#define HWIO_MMSS_DP_INTERRUPT_TRANS_NUM_IN          \
        in_dword_masked(HWIO_MMSS_DP_INTERRUPT_TRANS_NUM_ADDR, HWIO_MMSS_DP_INTERRUPT_TRANS_NUM_RMSK)
#define HWIO_MMSS_DP_INTERRUPT_TRANS_NUM_INM(m)      \
        in_dword_masked(HWIO_MMSS_DP_INTERRUPT_TRANS_NUM_ADDR, m)
#define HWIO_MMSS_DP_INTERRUPT_TRANS_NUM_TRANSACTION_NUMBER_BMSK                    0xff
#define HWIO_MMSS_DP_INTERRUPT_TRANS_NUM_TRANSACTION_NUMBER_SHFT                     0x0

#define HWIO_MMSS_DP_HDCP_RCVPORT_DATA3_ADDR                                  (MMSS_DP_REG_BASE + MMSS_DP_AUXCLK_REG_BASE      + 0x000000a4)
#define HWIO_MMSS_DP_HDCP_RCVPORT_DATA3_RMSK                                  0xffffffff
#define HWIO_MMSS_DP_HDCP_RCVPORT_DATA3_IN          \
        in_dword_masked(HWIO_MMSS_DP_HDCP_RCVPORT_DATA3_ADDR, HWIO_MMSS_DP_HDCP_RCVPORT_DATA3_RMSK)
#define HWIO_MMSS_DP_HDCP_RCVPORT_DATA3_INM(m)      \
        in_dword_masked(HWIO_MMSS_DP_HDCP_RCVPORT_DATA3_ADDR, m)
#define HWIO_MMSS_DP_HDCP_RCVPORT_DATA3_LINK0_AKSV_0_BMSK                     0xffffffff
#define HWIO_MMSS_DP_HDCP_RCVPORT_DATA3_LINK0_AKSV_0_SHFT                            0x0

#define HWIO_MMSS_DP_HDCP_RCVPORT_DATA4_ADDR                                  (MMSS_DP_REG_BASE + MMSS_DP_AUXCLK_REG_BASE      + 0x000000a8)
#define HWIO_MMSS_DP_HDCP_RCVPORT_DATA4_RMSK                                      0xffff
#define HWIO_MMSS_DP_HDCP_RCVPORT_DATA4_IN          \
        in_dword_masked(HWIO_MMSS_DP_HDCP_RCVPORT_DATA4_ADDR, HWIO_MMSS_DP_HDCP_RCVPORT_DATA4_RMSK)
#define HWIO_MMSS_DP_HDCP_RCVPORT_DATA4_INM(m)      \
        in_dword_masked(HWIO_MMSS_DP_HDCP_RCVPORT_DATA4_ADDR, m)
#define HWIO_MMSS_DP_HDCP_RCVPORT_DATA4_OUT(v)      \
        out_dword(HWIO_MMSS_DP_HDCP_RCVPORT_DATA4_ADDR,v)
#define HWIO_MMSS_DP_HDCP_RCVPORT_DATA4_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_DP_HDCP_RCVPORT_DATA4_ADDR,m,v,HWIO_MMSS_DP_HDCP_RCVPORT_DATA4_IN)
#define HWIO_MMSS_DP_HDCP_RCVPORT_DATA4_LINK0_AINFO_BMSK                          0xff00
#define HWIO_MMSS_DP_HDCP_RCVPORT_DATA4_LINK0_AINFO_SHFT                             0x8
#define HWIO_MMSS_DP_HDCP_RCVPORT_DATA4_LINK0_AKSV_1_BMSK                           0xff
#define HWIO_MMSS_DP_HDCP_RCVPORT_DATA4_LINK0_AKSV_1_SHFT                            0x0

#define HWIO_MMSS_DP_AUXCLK_SPARE_REG0_ADDR                                   (MMSS_DP_REG_BASE + MMSS_DP_AUXCLK_REG_BASE      + 0x000000b8)
#define HWIO_MMSS_DP_AUXCLK_SPARE_REG0_RMSK                                   0xffffffff
#define HWIO_MMSS_DP_AUXCLK_SPARE_REG0_IN          \
        in_dword_masked(HWIO_MMSS_DP_AUXCLK_SPARE_REG0_ADDR, HWIO_MMSS_DP_AUXCLK_SPARE_REG0_RMSK)
#define HWIO_MMSS_DP_AUXCLK_SPARE_REG0_INM(m)      \
        in_dword_masked(HWIO_MMSS_DP_AUXCLK_SPARE_REG0_ADDR, m)
#define HWIO_MMSS_DP_AUXCLK_SPARE_REG0_OUT(v)      \
        out_dword(HWIO_MMSS_DP_AUXCLK_SPARE_REG0_ADDR,v)
#define HWIO_MMSS_DP_AUXCLK_SPARE_REG0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_DP_AUXCLK_SPARE_REG0_ADDR,m,v,HWIO_MMSS_DP_AUXCLK_SPARE_REG0_IN)
#define HWIO_MMSS_DP_AUXCLK_SPARE_REG0_AUXCLK_SPARE_REG0_BMSK                 0xffffffff
#define HWIO_MMSS_DP_AUXCLK_SPARE_REG0_AUXCLK_SPARE_REG0_SHFT                        0x0

#define HWIO_MMSS_DP_AUXCLK_SPARE_REG1_ADDR                                   (MMSS_DP_REG_BASE + MMSS_DP_AUXCLK_REG_BASE      + 0x000000bc)
#define HWIO_MMSS_DP_AUXCLK_SPARE_REG1_RMSK                                   0xffffffff
#define HWIO_MMSS_DP_AUXCLK_SPARE_REG1_IN          \
        in_dword_masked(HWIO_MMSS_DP_AUXCLK_SPARE_REG1_ADDR, HWIO_MMSS_DP_AUXCLK_SPARE_REG1_RMSK)
#define HWIO_MMSS_DP_AUXCLK_SPARE_REG1_INM(m)      \
        in_dword_masked(HWIO_MMSS_DP_AUXCLK_SPARE_REG1_ADDR, m)
#define HWIO_MMSS_DP_AUXCLK_SPARE_REG1_OUT(v)      \
        out_dword(HWIO_MMSS_DP_AUXCLK_SPARE_REG1_ADDR,v)
#define HWIO_MMSS_DP_AUXCLK_SPARE_REG1_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_DP_AUXCLK_SPARE_REG1_ADDR,m,v,HWIO_MMSS_DP_AUXCLK_SPARE_REG1_IN)
#define HWIO_MMSS_DP_AUXCLK_SPARE_REG1_AUXCLK_SPARE_REG1_BMSK                 0xffffffff
#define HWIO_MMSS_DP_AUXCLK_SPARE_REG1_AUXCLK_SPARE_REG1_SHFT                        0x0

#define MMSS_DP_LCLK_REG_BASE                                                                         (0x400)

#define HWIO_MMSS_DP_MAINLINK_CTRL_ADDR                                                               (MMSS_DP_REG_BASE + MMSS_DP_LCLK_REG_BASE      + 0x00000000)
#define HWIO_MMSS_DP_MAINLINK_CTRL_RMSK                                                                     0x7f
#define HWIO_MMSS_DP_MAINLINK_CTRL_IN          \
        in_dword_masked(HWIO_MMSS_DP_MAINLINK_CTRL_ADDR, HWIO_MMSS_DP_MAINLINK_CTRL_RMSK)
#define HWIO_MMSS_DP_MAINLINK_CTRL_INM(m)      \
        in_dword_masked(HWIO_MMSS_DP_MAINLINK_CTRL_ADDR, m)
#define HWIO_MMSS_DP_MAINLINK_CTRL_OUT(v)      \
        out_dword(HWIO_MMSS_DP_MAINLINK_CTRL_ADDR,v)
#define HWIO_MMSS_DP_MAINLINK_CTRL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_DP_MAINLINK_CTRL_ADDR,m,v,HWIO_MMSS_DP_MAINLINK_CTRL_IN)
#define HWIO_MMSS_DP_MAINLINK_CTRL_SW_FORCE_FIFO_PIXEL_CLOCK_ON_BMSK                                        0x40
#define HWIO_MMSS_DP_MAINLINK_CTRL_SW_FORCE_FIFO_PIXEL_CLOCK_ON_SHFT                                         0x6
#define HWIO_MMSS_DP_MAINLINK_CTRL_SW_BYPASS_8B10B_BMSK                                                     0x20
#define HWIO_MMSS_DP_MAINLINK_CTRL_SW_BYPASS_8B10B_SHFT                                                      0x5
#define HWIO_MMSS_DP_MAINLINK_CTRL_SW_BYPASS_SCRAMBLER_BMSK                                                 0x10
#define HWIO_MMSS_DP_MAINLINK_CTRL_SW_BYPASS_SCRAMBLER_SHFT                                                  0x4
#define HWIO_MMSS_DP_MAINLINK_CTRL_SW_BYPASS_INTERLANE_SKEW_BMSK                                             0x8
#define HWIO_MMSS_DP_MAINLINK_CTRL_SW_BYPASS_INTERLANE_SKEW_SHFT                                             0x3
#define HWIO_MMSS_DP_MAINLINK_CTRL_LCD_SELF_TEST_BMSK                                                        0x4
#define HWIO_MMSS_DP_MAINLINK_CTRL_LCD_SELF_TEST_SHFT                                                        0x2
#define HWIO_MMSS_DP_MAINLINK_CTRL_SW_MAINLINK_RESET_BMSK                                                    0x2
#define HWIO_MMSS_DP_MAINLINK_CTRL_SW_MAINLINK_RESET_SHFT                                                    0x1
#define HWIO_MMSS_DP_MAINLINK_CTRL_DP_MAINLINK_ENABLE_BMSK                                                   0x1
#define HWIO_MMSS_DP_MAINLINK_CTRL_DP_MAINLINK_ENABLE_SHFT                                                   0x0

#define HWIO_MMSS_DP_STATE_CTRL_ADDR                                                                  (MMSS_DP_REG_BASE + MMSS_DP_LCLK_REG_BASE      + 0x00000004)
#define HWIO_MMSS_DP_STATE_CTRL_RMSK                                                                       0x1ff
#define HWIO_MMSS_DP_STATE_CTRL_IN          \
        in_dword_masked(HWIO_MMSS_DP_STATE_CTRL_ADDR, HWIO_MMSS_DP_STATE_CTRL_RMSK)
#define HWIO_MMSS_DP_STATE_CTRL_INM(m)      \
        in_dword_masked(HWIO_MMSS_DP_STATE_CTRL_ADDR, m)
#define HWIO_MMSS_DP_STATE_CTRL_OUT(v)      \
        out_dword(HWIO_MMSS_DP_STATE_CTRL_ADDR,v)
#define HWIO_MMSS_DP_STATE_CTRL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_DP_STATE_CTRL_ADDR,m,v,HWIO_MMSS_DP_STATE_CTRL_IN)
#define HWIO_MMSS_DP_STATE_CTRL_SW_PUSH_IDLE_BMSK                                                          0x100
#define HWIO_MMSS_DP_STATE_CTRL_SW_PUSH_IDLE_SHFT                                                            0x8
#define HWIO_MMSS_DP_STATE_CTRL_SW_SEND_VIDEO_BMSK                                                          0x80
#define HWIO_MMSS_DP_STATE_CTRL_SW_SEND_VIDEO_SHFT                                                           0x7
#define HWIO_MMSS_DP_STATE_CTRL_SW_LINK_TEST_CUSTOM_80BIT_PATTERN_BMSK                                      0x40
#define HWIO_MMSS_DP_STATE_CTRL_SW_LINK_TEST_CUSTOM_80BIT_PATTERN_SHFT                                       0x6
#define HWIO_MMSS_DP_STATE_CTRL_SW_LINK_PRBS7_BMSK                                                          0x20
#define HWIO_MMSS_DP_STATE_CTRL_SW_LINK_PRBS7_SHFT                                                           0x5
#define HWIO_MMSS_DP_STATE_CTRL_SW_LINK_SYMBOL_ERROR_RATE_MEASUREMENT_BMSK                                  0x10
#define HWIO_MMSS_DP_STATE_CTRL_SW_LINK_SYMBOL_ERROR_RATE_MEASUREMENT_SHFT                                   0x4
#define HWIO_MMSS_DP_STATE_CTRL_SW_LINK_TRAINING_PATTERN4_BMSK                                               0x8
#define HWIO_MMSS_DP_STATE_CTRL_SW_LINK_TRAINING_PATTERN4_SHFT                                               0x3
#define HWIO_MMSS_DP_STATE_CTRL_SW_LINK_TRAINING_PATTERN3_BMSK                                               0x4
#define HWIO_MMSS_DP_STATE_CTRL_SW_LINK_TRAINING_PATTERN3_SHFT                                               0x2
#define HWIO_MMSS_DP_STATE_CTRL_SW_LINK_TRAINING_PATTERN2_BMSK                                               0x2
#define HWIO_MMSS_DP_STATE_CTRL_SW_LINK_TRAINING_PATTERN2_SHFT                                               0x1
#define HWIO_MMSS_DP_STATE_CTRL_SW_LINK_TRAINING_PATTERN1_BMSK                                               0x1
#define HWIO_MMSS_DP_STATE_CTRL_SW_LINK_TRAINING_PATTERN1_SHFT                                               0x0

#define HWIO_MMSS_DP_CONFIGURATION_CTRL_ADDR                                                          (MMSS_DP_REG_BASE + MMSS_DP_LCLK_REG_BASE      + 0x00000008)
#define HWIO_MMSS_DP_CONFIGURATION_CTRL_RMSK                                                              0x7fff
#define HWIO_MMSS_DP_CONFIGURATION_CTRL_IN          \
        in_dword_masked(HWIO_MMSS_DP_CONFIGURATION_CTRL_ADDR, HWIO_MMSS_DP_CONFIGURATION_CTRL_RMSK)
#define HWIO_MMSS_DP_CONFIGURATION_CTRL_INM(m)      \
        in_dword_masked(HWIO_MMSS_DP_CONFIGURATION_CTRL_ADDR, m)
#define HWIO_MMSS_DP_CONFIGURATION_CTRL_OUT(v)      \
        out_dword(HWIO_MMSS_DP_CONFIGURATION_CTRL_ADDR,v)
#define HWIO_MMSS_DP_CONFIGURATION_CTRL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_DP_CONFIGURATION_CTRL_ADDR,m,v,HWIO_MMSS_DP_CONFIGURATION_CTRL_IN)
#define HWIO_MMSS_DP_CONFIGURATION_CTRL_LSCLK_DIV_BMSK                                                    0x6000
#define HWIO_MMSS_DP_CONFIGURATION_CTRL_LSCLK_DIV_SHFT                                                       0xd
#define HWIO_MMSS_DP_CONFIGURATION_CTRL_RGB_YUV_BMSK                                                      0x1800
#define HWIO_MMSS_DP_CONFIGURATION_CTRL_RGB_YUV_SHFT                                                         0xb
#define HWIO_MMSS_DP_CONFIGURATION_CTRL_ASSR_BMSK                                                          0x400
#define HWIO_MMSS_DP_CONFIGURATION_CTRL_ASSR_SHFT                                                            0xa
#define HWIO_MMSS_DP_CONFIGURATION_CTRL_BPC_BMSK                                                           0x300
#define HWIO_MMSS_DP_CONFIGURATION_CTRL_BPC_SHFT                                                             0x8
#define HWIO_MMSS_DP_CONFIGURATION_CTRL_SEND_VSC_BMSK                                                       0x80
#define HWIO_MMSS_DP_CONFIGURATION_CTRL_SEND_VSC_SHFT                                                        0x7
#define HWIO_MMSS_DP_CONFIGURATION_CTRL_ENHANCED_FRAMING_BMSK                                               0x40
#define HWIO_MMSS_DP_CONFIGURATION_CTRL_ENHANCED_FRAMING_SHFT                                                0x6
#define HWIO_MMSS_DP_CONFIGURATION_CTRL_NUMBER_OF_LANES_BMSK                                                0x30
#define HWIO_MMSS_DP_CONFIGURATION_CTRL_NUMBER_OF_LANES_SHFT                                                 0x4
#define HWIO_MMSS_DP_CONFIGURATION_CTRL_INTERLACED_BOTTOM_TOP_FIRST_BMSK                                     0x8
#define HWIO_MMSS_DP_CONFIGURATION_CTRL_INTERLACED_BOTTOM_TOP_FIRST_SHFT                                     0x3
#define HWIO_MMSS_DP_CONFIGURATION_CTRL_PROGRESSIVE_INTERLACED_BMSK                                          0x4
#define HWIO_MMSS_DP_CONFIGURATION_CTRL_PROGRESSIVE_INTERLACED_SHFT                                          0x2
#define HWIO_MMSS_DP_CONFIGURATION_CTRL_STATIC_DYNAMIC_COUNTER_BMSK                                          0x2
#define HWIO_MMSS_DP_CONFIGURATION_CTRL_STATIC_DYNAMIC_COUNTER_SHFT                                          0x1
#define HWIO_MMSS_DP_CONFIGURATION_CTRL_SYNC_ASYNC_CLOCK_BMSK                                                0x1
#define HWIO_MMSS_DP_CONFIGURATION_CTRL_SYNC_ASYNC_CLOCK_SHFT                                                0x0

#define HWIO_MMSS_DP_TOP_BOTTOM_INTERLACED_NUMBER_OF_LINES_ADDR                                       (MMSS_DP_REG_BASE + MMSS_DP_LCLK_REG_BASE      + 0x0000000c)
#define HWIO_MMSS_DP_TOP_BOTTOM_INTERLACED_NUMBER_OF_LINES_RMSK                                       0xffffffff
#define HWIO_MMSS_DP_TOP_BOTTOM_INTERLACED_NUMBER_OF_LINES_IN          \
        in_dword_masked(HWIO_MMSS_DP_TOP_BOTTOM_INTERLACED_NUMBER_OF_LINES_ADDR, HWIO_MMSS_DP_TOP_BOTTOM_INTERLACED_NUMBER_OF_LINES_RMSK)
#define HWIO_MMSS_DP_TOP_BOTTOM_INTERLACED_NUMBER_OF_LINES_INM(m)      \
        in_dword_masked(HWIO_MMSS_DP_TOP_BOTTOM_INTERLACED_NUMBER_OF_LINES_ADDR, m)
#define HWIO_MMSS_DP_TOP_BOTTOM_INTERLACED_NUMBER_OF_LINES_OUT(v)      \
        out_dword(HWIO_MMSS_DP_TOP_BOTTOM_INTERLACED_NUMBER_OF_LINES_ADDR,v)
#define HWIO_MMSS_DP_TOP_BOTTOM_INTERLACED_NUMBER_OF_LINES_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_DP_TOP_BOTTOM_INTERLACED_NUMBER_OF_LINES_ADDR,m,v,HWIO_MMSS_DP_TOP_BOTTOM_INTERLACED_NUMBER_OF_LINES_IN)
#define HWIO_MMSS_DP_TOP_BOTTOM_INTERLACED_NUMBER_OF_LINES_BOTTOM_FIELD_NUMBER_OF_LINES_BMSK          0xffff0000
#define HWIO_MMSS_DP_TOP_BOTTOM_INTERLACED_NUMBER_OF_LINES_BOTTOM_FIELD_NUMBER_OF_LINES_SHFT                0x10
#define HWIO_MMSS_DP_TOP_BOTTOM_INTERLACED_NUMBER_OF_LINES_TOP_FIELD_NUMBER_OF_LINES_BMSK                 0xffff
#define HWIO_MMSS_DP_TOP_BOTTOM_INTERLACED_NUMBER_OF_LINES_TOP_FIELD_NUMBER_OF_LINES_SHFT                    0x0

#define HWIO_MMSS_DP_SOFTWARE_MVID_ADDR                                                               (MMSS_DP_REG_BASE + MMSS_DP_LCLK_REG_BASE      + 0x00000010)
#define HWIO_MMSS_DP_SOFTWARE_MVID_RMSK                                                                 0xffffff
#define HWIO_MMSS_DP_SOFTWARE_MVID_IN          \
        in_dword_masked(HWIO_MMSS_DP_SOFTWARE_MVID_ADDR, HWIO_MMSS_DP_SOFTWARE_MVID_RMSK)
#define HWIO_MMSS_DP_SOFTWARE_MVID_INM(m)      \
        in_dword_masked(HWIO_MMSS_DP_SOFTWARE_MVID_ADDR, m)
#define HWIO_MMSS_DP_SOFTWARE_MVID_OUT(v)      \
        out_dword(HWIO_MMSS_DP_SOFTWARE_MVID_ADDR,v)
#define HWIO_MMSS_DP_SOFTWARE_MVID_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_DP_SOFTWARE_MVID_ADDR,m,v,HWIO_MMSS_DP_SOFTWARE_MVID_IN)
#define HWIO_MMSS_DP_SOFTWARE_MVID_SW_MVID_BMSK                                                         0xffffff
#define HWIO_MMSS_DP_SOFTWARE_MVID_SW_MVID_SHFT                                                              0x0

#define HWIO_MMSS_DP_SOFTWARE_NVID_ADDR                                                               (MMSS_DP_REG_BASE + MMSS_DP_LCLK_REG_BASE      + 0x00000018)
#define HWIO_MMSS_DP_SOFTWARE_NVID_RMSK                                                                 0xffffff
#define HWIO_MMSS_DP_SOFTWARE_NVID_IN          \
        in_dword_masked(HWIO_MMSS_DP_SOFTWARE_NVID_ADDR, HWIO_MMSS_DP_SOFTWARE_NVID_RMSK)
#define HWIO_MMSS_DP_SOFTWARE_NVID_INM(m)      \
        in_dword_masked(HWIO_MMSS_DP_SOFTWARE_NVID_ADDR, m)
#define HWIO_MMSS_DP_SOFTWARE_NVID_OUT(v)      \
        out_dword(HWIO_MMSS_DP_SOFTWARE_NVID_ADDR,v)
#define HWIO_MMSS_DP_SOFTWARE_NVID_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_DP_SOFTWARE_NVID_ADDR,m,v,HWIO_MMSS_DP_SOFTWARE_NVID_IN)
#define HWIO_MMSS_DP_SOFTWARE_NVID_SW_NVID_BMSK                                                         0xffffff
#define HWIO_MMSS_DP_SOFTWARE_NVID_SW_NVID_SHFT                                                              0x0

#define HWIO_MMSS_DP_TOTAL_HOR_VER_ADDR                                                               (MMSS_DP_REG_BASE + MMSS_DP_LCLK_REG_BASE      + 0x0000001c)
#define HWIO_MMSS_DP_TOTAL_HOR_VER_RMSK                                                               0xffffffff
#define HWIO_MMSS_DP_TOTAL_HOR_VER_IN          \
        in_dword_masked(HWIO_MMSS_DP_TOTAL_HOR_VER_ADDR, HWIO_MMSS_DP_TOTAL_HOR_VER_RMSK)
#define HWIO_MMSS_DP_TOTAL_HOR_VER_INM(m)      \
        in_dword_masked(HWIO_MMSS_DP_TOTAL_HOR_VER_ADDR, m)
#define HWIO_MMSS_DP_TOTAL_HOR_VER_OUT(v)      \
        out_dword(HWIO_MMSS_DP_TOTAL_HOR_VER_ADDR,v)
#define HWIO_MMSS_DP_TOTAL_HOR_VER_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_DP_TOTAL_HOR_VER_ADDR,m,v,HWIO_MMSS_DP_TOTAL_HOR_VER_IN)
#define HWIO_MMSS_DP_TOTAL_HOR_VER_TOTAL_VER_BMSK                                                     0xffff0000
#define HWIO_MMSS_DP_TOTAL_HOR_VER_TOTAL_VER_SHFT                                                           0x10
#define HWIO_MMSS_DP_TOTAL_HOR_VER_TOTAL_HOR_BMSK                                                         0xffff
#define HWIO_MMSS_DP_TOTAL_HOR_VER_TOTAL_HOR_SHFT                                                            0x0

#define HWIO_MMSS_DP_START_HOR_VER_FROM_SYNC_ADDR                                                     (MMSS_DP_REG_BASE + MMSS_DP_LCLK_REG_BASE      + 0x00000020)
#define HWIO_MMSS_DP_START_HOR_VER_FROM_SYNC_RMSK                                                     0xffffffff
#define HWIO_MMSS_DP_START_HOR_VER_FROM_SYNC_IN          \
        in_dword_masked(HWIO_MMSS_DP_START_HOR_VER_FROM_SYNC_ADDR, HWIO_MMSS_DP_START_HOR_VER_FROM_SYNC_RMSK)
#define HWIO_MMSS_DP_START_HOR_VER_FROM_SYNC_INM(m)      \
        in_dword_masked(HWIO_MMSS_DP_START_HOR_VER_FROM_SYNC_ADDR, m)
#define HWIO_MMSS_DP_START_HOR_VER_FROM_SYNC_OUT(v)      \
        out_dword(HWIO_MMSS_DP_START_HOR_VER_FROM_SYNC_ADDR,v)
#define HWIO_MMSS_DP_START_HOR_VER_FROM_SYNC_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_DP_START_HOR_VER_FROM_SYNC_ADDR,m,v,HWIO_MMSS_DP_START_HOR_VER_FROM_SYNC_IN)
#define HWIO_MMSS_DP_START_HOR_VER_FROM_SYNC_START_FROM_VSYNC_BMSK                                    0xffff0000
#define HWIO_MMSS_DP_START_HOR_VER_FROM_SYNC_START_FROM_VSYNC_SHFT                                          0x10
#define HWIO_MMSS_DP_START_HOR_VER_FROM_SYNC_START_FROM_HSYNC_BMSK                                        0xffff
#define HWIO_MMSS_DP_START_HOR_VER_FROM_SYNC_START_FROM_HSYNC_SHFT                                           0x0

#define HWIO_MMSS_DP_HSYNC_VSYNC_WIDTH_POLARITY_ADDR                                                  (MMSS_DP_REG_BASE + MMSS_DP_LCLK_REG_BASE      + 0x00000024)
#define HWIO_MMSS_DP_HSYNC_VSYNC_WIDTH_POLARITY_RMSK                                                  0xffffffff
#define HWIO_MMSS_DP_HSYNC_VSYNC_WIDTH_POLARITY_IN          \
        in_dword_masked(HWIO_MMSS_DP_HSYNC_VSYNC_WIDTH_POLARITY_ADDR, HWIO_MMSS_DP_HSYNC_VSYNC_WIDTH_POLARITY_RMSK)
#define HWIO_MMSS_DP_HSYNC_VSYNC_WIDTH_POLARITY_INM(m)      \
        in_dword_masked(HWIO_MMSS_DP_HSYNC_VSYNC_WIDTH_POLARITY_ADDR, m)
#define HWIO_MMSS_DP_HSYNC_VSYNC_WIDTH_POLARITY_OUT(v)      \
        out_dword(HWIO_MMSS_DP_HSYNC_VSYNC_WIDTH_POLARITY_ADDR,v)
#define HWIO_MMSS_DP_HSYNC_VSYNC_WIDTH_POLARITY_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_DP_HSYNC_VSYNC_WIDTH_POLARITY_ADDR,m,v,HWIO_MMSS_DP_HSYNC_VSYNC_WIDTH_POLARITY_IN)
#define HWIO_MMSS_DP_HSYNC_VSYNC_WIDTH_POLARITY_VSP_BMSK                                              0x80000000
#define HWIO_MMSS_DP_HSYNC_VSYNC_WIDTH_POLARITY_VSP_SHFT                                                    0x1f
#define HWIO_MMSS_DP_HSYNC_VSYNC_WIDTH_POLARITY_VSW_BMSK                                              0x7fff0000
#define HWIO_MMSS_DP_HSYNC_VSYNC_WIDTH_POLARITY_VSW_SHFT                                                    0x10
#define HWIO_MMSS_DP_HSYNC_VSYNC_WIDTH_POLARITY_HSP_BMSK                                                  0x8000
#define HWIO_MMSS_DP_HSYNC_VSYNC_WIDTH_POLARITY_HSP_SHFT                                                     0xf
#define HWIO_MMSS_DP_HSYNC_VSYNC_WIDTH_POLARITY_HSW_BMSK                                                  0x7fff
#define HWIO_MMSS_DP_HSYNC_VSYNC_WIDTH_POLARITY_HSW_SHFT                                                     0x0

#define HWIO_MMSS_DP_ACTIVE_HOR_VER_ADDR                                                              (MMSS_DP_REG_BASE + MMSS_DP_LCLK_REG_BASE      + 0x00000028)
#define HWIO_MMSS_DP_ACTIVE_HOR_VER_RMSK                                                              0xffffffff
#define HWIO_MMSS_DP_ACTIVE_HOR_VER_IN          \
        in_dword_masked(HWIO_MMSS_DP_ACTIVE_HOR_VER_ADDR, HWIO_MMSS_DP_ACTIVE_HOR_VER_RMSK)
#define HWIO_MMSS_DP_ACTIVE_HOR_VER_INM(m)      \
        in_dword_masked(HWIO_MMSS_DP_ACTIVE_HOR_VER_ADDR, m)
#define HWIO_MMSS_DP_ACTIVE_HOR_VER_OUT(v)      \
        out_dword(HWIO_MMSS_DP_ACTIVE_HOR_VER_ADDR,v)
#define HWIO_MMSS_DP_ACTIVE_HOR_VER_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_DP_ACTIVE_HOR_VER_ADDR,m,v,HWIO_MMSS_DP_ACTIVE_HOR_VER_IN)
#define HWIO_MMSS_DP_ACTIVE_HOR_VER_ACTIVE_VER_BMSK                                                   0xffff0000
#define HWIO_MMSS_DP_ACTIVE_HOR_VER_ACTIVE_VER_SHFT                                                         0x10
#define HWIO_MMSS_DP_ACTIVE_HOR_VER_ACTIVE_HOR_BMSK                                                       0xffff
#define HWIO_MMSS_DP_ACTIVE_HOR_VER_ACTIVE_HOR_SHFT                                                          0x0

#define HWIO_MMSS_DP_MISC1_MISC0_ADDR                                                                 (MMSS_DP_REG_BASE + MMSS_DP_LCLK_REG_BASE      + 0x0000002c)
#define HWIO_MMSS_DP_MISC1_MISC0_RMSK                                                                     0xffff
#define HWIO_MMSS_DP_MISC1_MISC0_IN          \
        in_dword_masked(HWIO_MMSS_DP_MISC1_MISC0_ADDR, HWIO_MMSS_DP_MISC1_MISC0_RMSK)
#define HWIO_MMSS_DP_MISC1_MISC0_INM(m)      \
        in_dword_masked(HWIO_MMSS_DP_MISC1_MISC0_ADDR, m)
#define HWIO_MMSS_DP_MISC1_MISC0_OUT(v)      \
        out_dword(HWIO_MMSS_DP_MISC1_MISC0_ADDR,v)
#define HWIO_MMSS_DP_MISC1_MISC0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_DP_MISC1_MISC0_ADDR,m,v,HWIO_MMSS_DP_MISC1_MISC0_IN)
#define HWIO_MMSS_DP_MISC1_MISC0_MISC1_BMSK                                                               0xff00
#define HWIO_MMSS_DP_MISC1_MISC0_MISC1_SHFT                                                                  0x8
#define HWIO_MMSS_DP_MISC1_MISC0_MISC0_BMSK                                                                 0xff
#define HWIO_MMSS_DP_MISC1_MISC0_MISC0_SHFT                                                                  0x0

#define HWIO_MMSS_DP_VALID_BOUNDARY_ADDR                                                              (MMSS_DP_REG_BASE + MMSS_DP_LCLK_REG_BASE      + 0x00000030)
#define HWIO_MMSS_DP_VALID_BOUNDARY_RMSK                                                              0xfbff007f
#define HWIO_MMSS_DP_VALID_BOUNDARY_IN          \
        in_dword_masked(HWIO_MMSS_DP_VALID_BOUNDARY_ADDR, HWIO_MMSS_DP_VALID_BOUNDARY_RMSK)
#define HWIO_MMSS_DP_VALID_BOUNDARY_INM(m)      \
        in_dword_masked(HWIO_MMSS_DP_VALID_BOUNDARY_ADDR, m)
#define HWIO_MMSS_DP_VALID_BOUNDARY_OUT(v)      \
        out_dword(HWIO_MMSS_DP_VALID_BOUNDARY_ADDR,v)
#define HWIO_MMSS_DP_VALID_BOUNDARY_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_DP_VALID_BOUNDARY_ADDR,m,v,HWIO_MMSS_DP_VALID_BOUNDARY_IN)
#define HWIO_MMSS_DP_VALID_BOUNDARY_VALID_BOUNDARY_PIXEL_BMSK                                         0xf8000000
#define HWIO_MMSS_DP_VALID_BOUNDARY_VALID_BOUNDARY_PIXEL_SHFT                                               0x1b
#define HWIO_MMSS_DP_VALID_BOUNDARY_DELAY_START_LINK_BMSK                                              0x3ff0000
#define HWIO_MMSS_DP_VALID_BOUNDARY_DELAY_START_LINK_SHFT                                                   0x10
#define HWIO_MMSS_DP_VALID_BOUNDARY_VALID_BOUNDARY_LINK_BMSK                                                0x7f
#define HWIO_MMSS_DP_VALID_BOUNDARY_VALID_BOUNDARY_LINK_SHFT                                                 0x0

#define HWIO_MMSS_DP_VALID_BOUNDARY_2_ADDR                                                            (MMSS_DP_REG_BASE + MMSS_DP_LCLK_REG_BASE      + 0x00000034)
#define HWIO_MMSS_DP_VALID_BOUNDARY_2_RMSK                                                              0xff00ff
#define HWIO_MMSS_DP_VALID_BOUNDARY_2_IN          \
        in_dword_masked(HWIO_MMSS_DP_VALID_BOUNDARY_2_ADDR, HWIO_MMSS_DP_VALID_BOUNDARY_2_RMSK)
#define HWIO_MMSS_DP_VALID_BOUNDARY_2_INM(m)      \
        in_dword_masked(HWIO_MMSS_DP_VALID_BOUNDARY_2_ADDR, m)
#define HWIO_MMSS_DP_VALID_BOUNDARY_2_OUT(v)      \
        out_dword(HWIO_MMSS_DP_VALID_BOUNDARY_2_ADDR,v)
#define HWIO_MMSS_DP_VALID_BOUNDARY_2_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_DP_VALID_BOUNDARY_2_ADDR,m,v,HWIO_MMSS_DP_VALID_BOUNDARY_2_IN)
#define HWIO_MMSS_DP_VALID_BOUNDARY_2_LOWER_BOUNDARY_COUNT_BMSK                                         0xf00000
#define HWIO_MMSS_DP_VALID_BOUNDARY_2_LOWER_BOUNDARY_COUNT_SHFT                                             0x14
#define HWIO_MMSS_DP_VALID_BOUNDARY_2_UPPER_BOUNDARY_COUNT_BMSK                                          0xf0000
#define HWIO_MMSS_DP_VALID_BOUNDARY_2_UPPER_BOUNDARY_COUNT_SHFT                                             0x10
#define HWIO_MMSS_DP_VALID_BOUNDARY_2_VALID_LOWER_BOUNDARY_LINK_BMSK                                        0xfe
#define HWIO_MMSS_DP_VALID_BOUNDARY_2_VALID_LOWER_BOUNDARY_LINK_SHFT                                         0x1
#define HWIO_MMSS_DP_VALID_BOUNDARY_2_BOUNDARY_MODERATION_EN_BMSK                                            0x1
#define HWIO_MMSS_DP_VALID_BOUNDARY_2_BOUNDARY_MODERATION_EN_SHFT                                            0x0

#define HWIO_MMSS_DP_LOGICAL2PHYSICAL_LANE_MAPPING_ADDR                                               (MMSS_DP_REG_BASE + MMSS_DP_LCLK_REG_BASE      + 0x00000038)
#define HWIO_MMSS_DP_LOGICAL2PHYSICAL_LANE_MAPPING_RMSK                                                    0x3ff
#define HWIO_MMSS_DP_LOGICAL2PHYSICAL_LANE_MAPPING_IN          \
        in_dword_masked(HWIO_MMSS_DP_LOGICAL2PHYSICAL_LANE_MAPPING_ADDR, HWIO_MMSS_DP_LOGICAL2PHYSICAL_LANE_MAPPING_RMSK)
#define HWIO_MMSS_DP_LOGICAL2PHYSICAL_LANE_MAPPING_INM(m)      \
        in_dword_masked(HWIO_MMSS_DP_LOGICAL2PHYSICAL_LANE_MAPPING_ADDR, m)
#define HWIO_MMSS_DP_LOGICAL2PHYSICAL_LANE_MAPPING_OUT(v)      \
        out_dword(HWIO_MMSS_DP_LOGICAL2PHYSICAL_LANE_MAPPING_ADDR,v)
#define HWIO_MMSS_DP_LOGICAL2PHYSICAL_LANE_MAPPING_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_DP_LOGICAL2PHYSICAL_LANE_MAPPING_ADDR,m,v,HWIO_MMSS_DP_LOGICAL2PHYSICAL_LANE_MAPPING_IN)
#define HWIO_MMSS_DP_LOGICAL2PHYSICAL_LANE_MAPPING_PIXEL_ENDIANNESS_BMSK                                   0x200
#define HWIO_MMSS_DP_LOGICAL2PHYSICAL_LANE_MAPPING_PIXEL_ENDIANNESS_SHFT                                     0x9
#define HWIO_MMSS_DP_LOGICAL2PHYSICAL_LANE_MAPPING_MAINLINK_ENDIANNESS_BMSK                                0x100
#define HWIO_MMSS_DP_LOGICAL2PHYSICAL_LANE_MAPPING_MAINLINK_ENDIANNESS_SHFT                                  0x8
#define HWIO_MMSS_DP_LOGICAL2PHYSICAL_LANE_MAPPING_LANE3_MAPPING_BMSK                                       0xc0
#define HWIO_MMSS_DP_LOGICAL2PHYSICAL_LANE_MAPPING_LANE3_MAPPING_SHFT                                        0x6
#define HWIO_MMSS_DP_LOGICAL2PHYSICAL_LANE_MAPPING_LANE2_MAPPING_BMSK                                       0x30
#define HWIO_MMSS_DP_LOGICAL2PHYSICAL_LANE_MAPPING_LANE2_MAPPING_SHFT                                        0x4
#define HWIO_MMSS_DP_LOGICAL2PHYSICAL_LANE_MAPPING_LANE1_MAPPING_BMSK                                        0xc
#define HWIO_MMSS_DP_LOGICAL2PHYSICAL_LANE_MAPPING_LANE1_MAPPING_SHFT                                        0x2
#define HWIO_MMSS_DP_LOGICAL2PHYSICAL_LANE_MAPPING_LANE0_MAPPING_BMSK                                        0x3
#define HWIO_MMSS_DP_LOGICAL2PHYSICAL_LANE_MAPPING_LANE0_MAPPING_SHFT                                        0x0

#define HWIO_MMSS_DP_MAINLINK_READY_ADDR                                                              (MMSS_DP_REG_BASE + MMSS_DP_LCLK_REG_BASE      + 0x00000040)
#define HWIO_MMSS_DP_MAINLINK_READY_RMSK                                                                 0x3ffff
#define HWIO_MMSS_DP_MAINLINK_READY_IN          \
        in_dword_masked(HWIO_MMSS_DP_MAINLINK_READY_ADDR, HWIO_MMSS_DP_MAINLINK_READY_RMSK)
#define HWIO_MMSS_DP_MAINLINK_READY_INM(m)      \
        in_dword_masked(HWIO_MMSS_DP_MAINLINK_READY_ADDR, m)
#define HWIO_MMSS_DP_MAINLINK_READY_SEND_PPS_SDR_BMSK                                                    0x20000
#define HWIO_MMSS_DP_MAINLINK_READY_SEND_PPS_SDR_SHFT                                                       0x11
#define HWIO_MMSS_DP_MAINLINK_READY_SEND_IDLE_PATTERN2_BMSK                                              0x10000
#define HWIO_MMSS_DP_MAINLINK_READY_SEND_IDLE_PATTERN2_SHFT                                                 0x10
#define HWIO_MMSS_DP_MAINLINK_READY_SEND_ACTIVE24BPP_BMSK                                                 0x8000
#define HWIO_MMSS_DP_MAINLINK_READY_SEND_ACTIVE24BPP_SHFT                                                    0xf
#define HWIO_MMSS_DP_MAINLINK_READY_SEND_ACTIVE18BPP_BMSK                                                 0x4000
#define HWIO_MMSS_DP_MAINLINK_READY_SEND_ACTIVE18BPP_SHFT                                                    0xe
#define HWIO_MMSS_DP_MAINLINK_READY_SEND_VSC_BMSK                                                         0x2000
#define HWIO_MMSS_DP_MAINLINK_READY_SEND_VSC_SHFT                                                            0xd
#define HWIO_MMSS_DP_MAINLINK_READY_SEND_MSA_BMSK                                                         0x1000
#define HWIO_MMSS_DP_MAINLINK_READY_SEND_MSA_SHFT                                                            0xc
#define HWIO_MMSS_DP_MAINLINK_READY_SEND_BS_BMSK                                                           0x800
#define HWIO_MMSS_DP_MAINLINK_READY_SEND_BS_SHFT                                                             0xb
#define HWIO_MMSS_DP_MAINLINK_READY_SEND_IDLE_PATTERN_BMSK                                                 0x400
#define HWIO_MMSS_DP_MAINLINK_READY_SEND_IDLE_PATTERN_SHFT                                                   0xa
#define HWIO_MMSS_DP_MAINLINK_READY_LINK_CUSTOM80_BMSK                                                     0x200
#define HWIO_MMSS_DP_MAINLINK_READY_LINK_CUSTOM80_SHFT                                                       0x9
#define HWIO_MMSS_DP_MAINLINK_READY_LINK_PRBS7_BMSK                                                        0x100
#define HWIO_MMSS_DP_MAINLINK_READY_LINK_PRBS7_SHFT                                                          0x8
#define HWIO_MMSS_DP_MAINLINK_READY_LINK_SYMBOL_ERM_BMSK                                                    0x80
#define HWIO_MMSS_DP_MAINLINK_READY_LINK_SYMBOL_ERM_SHFT                                                     0x7
#define HWIO_MMSS_DP_MAINLINK_READY_LINK_TRAINING4_BMSK                                                     0x40
#define HWIO_MMSS_DP_MAINLINK_READY_LINK_TRAINING4_SHFT                                                      0x6
#define HWIO_MMSS_DP_MAINLINK_READY_LINK_TRAINING3_BMSK                                                     0x20
#define HWIO_MMSS_DP_MAINLINK_READY_LINK_TRAINING3_SHFT                                                      0x5
#define HWIO_MMSS_DP_MAINLINK_READY_LINK_TRAINING2_BMSK                                                     0x10
#define HWIO_MMSS_DP_MAINLINK_READY_LINK_TRAINING2_SHFT                                                      0x4
#define HWIO_MMSS_DP_MAINLINK_READY_LINK_TRAINING1_BMSK                                                      0x8
#define HWIO_MMSS_DP_MAINLINK_READY_LINK_TRAINING1_SHFT                                                      0x3
#define HWIO_MMSS_DP_MAINLINK_READY_READY_STATE_BMSK                                                         0x4
#define HWIO_MMSS_DP_MAINLINK_READY_READY_STATE_SHFT                                                         0x2
#define HWIO_MMSS_DP_MAINLINK_READY_IDLE_PATTERNS_SENT_BMSK                                                  0x2
#define HWIO_MMSS_DP_MAINLINK_READY_IDLE_PATTERNS_SENT_SHFT                                                  0x1
#define HWIO_MMSS_DP_MAINLINK_READY_READY_FOR_VIDEO_BMSK                                                     0x1
#define HWIO_MMSS_DP_MAINLINK_READY_READY_FOR_VIDEO_SHFT                                                     0x0

#define HWIO_MMSS_DP_MAINLINK_LEVELS_ADDR                                                             (MMSS_DP_REG_BASE + MMSS_DP_LCLK_REG_BASE      + 0x00000044)
#define HWIO_MMSS_DP_MAINLINK_LEVELS_RMSK                                                               0x1fff1f
#define HWIO_MMSS_DP_MAINLINK_LEVELS_IN          \
        in_dword_masked(HWIO_MMSS_DP_MAINLINK_LEVELS_ADDR, HWIO_MMSS_DP_MAINLINK_LEVELS_RMSK)
#define HWIO_MMSS_DP_MAINLINK_LEVELS_INM(m)      \
        in_dword_masked(HWIO_MMSS_DP_MAINLINK_LEVELS_ADDR, m)
#define HWIO_MMSS_DP_MAINLINK_LEVELS_OUT(v)      \
        out_dword(HWIO_MMSS_DP_MAINLINK_LEVELS_ADDR,v)
#define HWIO_MMSS_DP_MAINLINK_LEVELS_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_DP_MAINLINK_LEVELS_ADDR,m,v,HWIO_MMSS_DP_MAINLINK_LEVELS_IN)
#define HWIO_MMSS_DP_MAINLINK_LEVELS_IDLE_PATTERN_REPETITION_NUMBER_BMSK                                0x1fff00
#define HWIO_MMSS_DP_MAINLINK_LEVELS_IDLE_PATTERN_REPETITION_NUMBER_SHFT                                     0x8
#define HWIO_MMSS_DP_MAINLINK_LEVELS_SAFE_TO_EXIT_LEVEL_BMSK                                                0x1f
#define HWIO_MMSS_DP_MAINLINK_LEVELS_SAFE_TO_EXIT_LEVEL_SHFT                                                 0x0

#define HWIO_MMSS_DP_MAINLINK_LEVELS_2_ADDR                                                           (MMSS_DP_REG_BASE + MMSS_DP_LCLK_REG_BASE      + 0x00000048)
#define HWIO_MMSS_DP_MAINLINK_LEVELS_2_RMSK                                                                0xfff
#define HWIO_MMSS_DP_MAINLINK_LEVELS_2_IN          \
        in_dword_masked(HWIO_MMSS_DP_MAINLINK_LEVELS_2_ADDR, HWIO_MMSS_DP_MAINLINK_LEVELS_2_RMSK)
#define HWIO_MMSS_DP_MAINLINK_LEVELS_2_INM(m)      \
        in_dword_masked(HWIO_MMSS_DP_MAINLINK_LEVELS_2_ADDR, m)
#define HWIO_MMSS_DP_MAINLINK_LEVELS_2_OUT(v)      \
        out_dword(HWIO_MMSS_DP_MAINLINK_LEVELS_2_ADDR,v)
#define HWIO_MMSS_DP_MAINLINK_LEVELS_2_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_DP_MAINLINK_LEVELS_2_ADDR,m,v,HWIO_MMSS_DP_MAINLINK_LEVELS_2_IN)
#define HWIO_MMSS_DP_MAINLINK_LEVELS_2_VSC_REPETITION_NUMBER_BMSK                                          0xf00
#define HWIO_MMSS_DP_MAINLINK_LEVELS_2_VSC_REPETITION_NUMBER_SHFT                                            0x8
#define HWIO_MMSS_DP_MAINLINK_LEVELS_2_MSA_TO_VSC_DELAY_BMSK                                                0xff
#define HWIO_MMSS_DP_MAINLINK_LEVELS_2_MSA_TO_VSC_DELAY_SHFT                                                 0x0

#define HWIO_MMSS_DP_TU_ADDR                                                                          (MMSS_DP_REG_BASE + MMSS_DP_LCLK_REG_BASE      + 0x0000004c)
#define HWIO_MMSS_DP_TU_RMSK                                                                                0x3f
#define HWIO_MMSS_DP_TU_IN          \
        in_dword_masked(HWIO_MMSS_DP_TU_ADDR, HWIO_MMSS_DP_TU_RMSK)
#define HWIO_MMSS_DP_TU_INM(m)      \
        in_dword_masked(HWIO_MMSS_DP_TU_ADDR, m)
#define HWIO_MMSS_DP_TU_OUT(v)      \
        out_dword(HWIO_MMSS_DP_TU_ADDR,v)
#define HWIO_MMSS_DP_TU_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_DP_TU_ADDR,m,v,HWIO_MMSS_DP_TU_IN)
#define HWIO_MMSS_DP_TU_TU_SIZE_MINUS1_BMSK                                                                 0x3f
#define HWIO_MMSS_DP_TU_TU_SIZE_MINUS1_SHFT                                                                  0x0

#define HWIO_MMSS_DP_DB_CTRL_ADDR                                                                     (MMSS_DP_REG_BASE + MMSS_DP_LCLK_REG_BASE      + 0x00000050)
#define HWIO_MMSS_DP_DB_CTRL_RMSK                                                                            0x1
#define HWIO_MMSS_DP_DB_CTRL_IN          \
        in_dword_masked(HWIO_MMSS_DP_DB_CTRL_ADDR, HWIO_MMSS_DP_DB_CTRL_RMSK)
#define HWIO_MMSS_DP_DB_CTRL_INM(m)      \
        in_dword_masked(HWIO_MMSS_DP_DB_CTRL_ADDR, m)
#define HWIO_MMSS_DP_DB_CTRL_OUT(v)      \
        out_dword(HWIO_MMSS_DP_DB_CTRL_ADDR,v)
#define HWIO_MMSS_DP_DB_CTRL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_DP_DB_CTRL_ADDR,m,v,HWIO_MMSS_DP_DB_CTRL_IN)
#define HWIO_MMSS_DP_DB_CTRL_DB_ENABLE_BMSK                                                                  0x1
#define HWIO_MMSS_DP_DB_CTRL_DB_ENABLE_SHFT                                                                  0x0

#define HWIO_MMSS_DP_HBR2_COMPLIANCE_SCRAMBLER_RESET_ADDR                                             (MMSS_DP_REG_BASE + MMSS_DP_LCLK_REG_BASE      + 0x00000054)
#define HWIO_MMSS_DP_HBR2_COMPLIANCE_SCRAMBLER_RESET_RMSK                                                0x1ffff
#define HWIO_MMSS_DP_HBR2_COMPLIANCE_SCRAMBLER_RESET_IN          \
        in_dword_masked(HWIO_MMSS_DP_HBR2_COMPLIANCE_SCRAMBLER_RESET_ADDR, HWIO_MMSS_DP_HBR2_COMPLIANCE_SCRAMBLER_RESET_RMSK)
#define HWIO_MMSS_DP_HBR2_COMPLIANCE_SCRAMBLER_RESET_INM(m)      \
        in_dword_masked(HWIO_MMSS_DP_HBR2_COMPLIANCE_SCRAMBLER_RESET_ADDR, m)
#define HWIO_MMSS_DP_HBR2_COMPLIANCE_SCRAMBLER_RESET_OUT(v)      \
        out_dword(HWIO_MMSS_DP_HBR2_COMPLIANCE_SCRAMBLER_RESET_ADDR,v)
#define HWIO_MMSS_DP_HBR2_COMPLIANCE_SCRAMBLER_RESET_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_DP_HBR2_COMPLIANCE_SCRAMBLER_RESET_ADDR,m,v,HWIO_MMSS_DP_HBR2_COMPLIANCE_SCRAMBLER_RESET_IN)
#define HWIO_MMSS_DP_HBR2_COMPLIANCE_SCRAMBLER_RESET_HBR2_ERM_PATTERN_BMSK                               0x10000
#define HWIO_MMSS_DP_HBR2_COMPLIANCE_SCRAMBLER_RESET_HBR2_ERM_PATTERN_SHFT                                  0x10
#define HWIO_MMSS_DP_HBR2_COMPLIANCE_SCRAMBLER_RESET_SCRAMBLER_RESET_COUNT_BMSK                           0xffff
#define HWIO_MMSS_DP_HBR2_COMPLIANCE_SCRAMBLER_RESET_SCRAMBLER_RESET_COUNT_SHFT                              0x0

#define HWIO_MMSS_DP_DP_PHY_BIST_LANE0_CFG_ADDR                                                       (MMSS_DP_REG_BASE + MMSS_DP_LCLK_REG_BASE      + 0x00000058)
#define HWIO_MMSS_DP_DP_PHY_BIST_LANE0_CFG_RMSK                                                       0xfff3ff3f
#define HWIO_MMSS_DP_DP_PHY_BIST_LANE0_CFG_IN          \
        in_dword_masked(HWIO_MMSS_DP_DP_PHY_BIST_LANE0_CFG_ADDR, HWIO_MMSS_DP_DP_PHY_BIST_LANE0_CFG_RMSK)
#define HWIO_MMSS_DP_DP_PHY_BIST_LANE0_CFG_INM(m)      \
        in_dword_masked(HWIO_MMSS_DP_DP_PHY_BIST_LANE0_CFG_ADDR, m)
#define HWIO_MMSS_DP_DP_PHY_BIST_LANE0_CFG_OUT(v)      \
        out_dword(HWIO_MMSS_DP_DP_PHY_BIST_LANE0_CFG_ADDR,v)
#define HWIO_MMSS_DP_DP_PHY_BIST_LANE0_CFG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_DP_DP_PHY_BIST_LANE0_CFG_ADDR,m,v,HWIO_MMSS_DP_DP_PHY_BIST_LANE0_CFG_IN)
#define HWIO_MMSS_DP_DP_PHY_BIST_LANE0_CFG_BIST_EN_BMSK                                               0x80000000
#define HWIO_MMSS_DP_DP_PHY_BIST_LANE0_CFG_BIST_EN_SHFT                                                     0x1f
#define HWIO_MMSS_DP_DP_PHY_BIST_LANE0_CFG_HEADER_SEL_BMSK                                            0x40000000
#define HWIO_MMSS_DP_DP_PHY_BIST_LANE0_CFG_HEADER_SEL_SHFT                                                  0x1e
#define HWIO_MMSS_DP_DP_PHY_BIST_LANE0_CFG_BIST_PATTERN_BMSK                                          0x3ff00000
#define HWIO_MMSS_DP_DP_PHY_BIST_LANE0_CFG_BIST_PATTERN_SHFT                                                0x14
#define HWIO_MMSS_DP_DP_PHY_BIST_LANE0_CFG_PRBS10_SEED_BMSK                                              0x3ff00
#define HWIO_MMSS_DP_DP_PHY_BIST_LANE0_CFG_PRBS10_SEED_SHFT                                                  0x8
#define HWIO_MMSS_DP_DP_PHY_BIST_LANE0_CFG_BIST_MODE_BMSK                                                   0x3f
#define HWIO_MMSS_DP_DP_PHY_BIST_LANE0_CFG_BIST_MODE_SHFT                                                    0x0

#define HWIO_MMSS_DP_DP_PHY_BIST_LANE1_CFG_ADDR                                                       (MMSS_DP_REG_BASE + MMSS_DP_LCLK_REG_BASE      + 0x0000005c)
#define HWIO_MMSS_DP_DP_PHY_BIST_LANE1_CFG_RMSK                                                       0xfff3ff3f
#define HWIO_MMSS_DP_DP_PHY_BIST_LANE1_CFG_IN          \
        in_dword_masked(HWIO_MMSS_DP_DP_PHY_BIST_LANE1_CFG_ADDR, HWIO_MMSS_DP_DP_PHY_BIST_LANE1_CFG_RMSK)
#define HWIO_MMSS_DP_DP_PHY_BIST_LANE1_CFG_INM(m)      \
        in_dword_masked(HWIO_MMSS_DP_DP_PHY_BIST_LANE1_CFG_ADDR, m)
#define HWIO_MMSS_DP_DP_PHY_BIST_LANE1_CFG_OUT(v)      \
        out_dword(HWIO_MMSS_DP_DP_PHY_BIST_LANE1_CFG_ADDR,v)
#define HWIO_MMSS_DP_DP_PHY_BIST_LANE1_CFG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_DP_DP_PHY_BIST_LANE1_CFG_ADDR,m,v,HWIO_MMSS_DP_DP_PHY_BIST_LANE1_CFG_IN)
#define HWIO_MMSS_DP_DP_PHY_BIST_LANE1_CFG_BIST_EN_BMSK                                               0x80000000
#define HWIO_MMSS_DP_DP_PHY_BIST_LANE1_CFG_BIST_EN_SHFT                                                     0x1f
#define HWIO_MMSS_DP_DP_PHY_BIST_LANE1_CFG_HEADER_SEL_BMSK                                            0x40000000
#define HWIO_MMSS_DP_DP_PHY_BIST_LANE1_CFG_HEADER_SEL_SHFT                                                  0x1e
#define HWIO_MMSS_DP_DP_PHY_BIST_LANE1_CFG_BIST_PATTERN_BMSK                                          0x3ff00000
#define HWIO_MMSS_DP_DP_PHY_BIST_LANE1_CFG_BIST_PATTERN_SHFT                                                0x14
#define HWIO_MMSS_DP_DP_PHY_BIST_LANE1_CFG_PRBS10_SEED_BMSK                                              0x3ff00
#define HWIO_MMSS_DP_DP_PHY_BIST_LANE1_CFG_PRBS10_SEED_SHFT                                                  0x8
#define HWIO_MMSS_DP_DP_PHY_BIST_LANE1_CFG_BIST_MODE_BMSK                                                   0x3f
#define HWIO_MMSS_DP_DP_PHY_BIST_LANE1_CFG_BIST_MODE_SHFT                                                    0x0

#define HWIO_MMSS_DP_DP_PHY_BIST_LANE2_CFG_ADDR                                                       (MMSS_DP_REG_BASE + MMSS_DP_LCLK_REG_BASE      + 0x00000060)
#define HWIO_MMSS_DP_DP_PHY_BIST_LANE2_CFG_RMSK                                                       0xfff3ff3f
#define HWIO_MMSS_DP_DP_PHY_BIST_LANE2_CFG_IN          \
        in_dword_masked(HWIO_MMSS_DP_DP_PHY_BIST_LANE2_CFG_ADDR, HWIO_MMSS_DP_DP_PHY_BIST_LANE2_CFG_RMSK)
#define HWIO_MMSS_DP_DP_PHY_BIST_LANE2_CFG_INM(m)      \
        in_dword_masked(HWIO_MMSS_DP_DP_PHY_BIST_LANE2_CFG_ADDR, m)
#define HWIO_MMSS_DP_DP_PHY_BIST_LANE2_CFG_OUT(v)      \
        out_dword(HWIO_MMSS_DP_DP_PHY_BIST_LANE2_CFG_ADDR,v)
#define HWIO_MMSS_DP_DP_PHY_BIST_LANE2_CFG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_DP_DP_PHY_BIST_LANE2_CFG_ADDR,m,v,HWIO_MMSS_DP_DP_PHY_BIST_LANE2_CFG_IN)
#define HWIO_MMSS_DP_DP_PHY_BIST_LANE2_CFG_BIST_EN_BMSK                                               0x80000000
#define HWIO_MMSS_DP_DP_PHY_BIST_LANE2_CFG_BIST_EN_SHFT                                                     0x1f
#define HWIO_MMSS_DP_DP_PHY_BIST_LANE2_CFG_HEADER_SEL_BMSK                                            0x40000000
#define HWIO_MMSS_DP_DP_PHY_BIST_LANE2_CFG_HEADER_SEL_SHFT                                                  0x1e
#define HWIO_MMSS_DP_DP_PHY_BIST_LANE2_CFG_BIST_PATTERN_BMSK                                          0x3ff00000
#define HWIO_MMSS_DP_DP_PHY_BIST_LANE2_CFG_BIST_PATTERN_SHFT                                                0x14
#define HWIO_MMSS_DP_DP_PHY_BIST_LANE2_CFG_PRBS10_SEED_BMSK                                              0x3ff00
#define HWIO_MMSS_DP_DP_PHY_BIST_LANE2_CFG_PRBS10_SEED_SHFT                                                  0x8
#define HWIO_MMSS_DP_DP_PHY_BIST_LANE2_CFG_BIST_MODE_BMSK                                                   0x3f
#define HWIO_MMSS_DP_DP_PHY_BIST_LANE2_CFG_BIST_MODE_SHFT                                                    0x0

#define HWIO_MMSS_DP_DP_PHY_BIST_LANE3_CFG_ADDR                                                       (MMSS_DP_REG_BASE + MMSS_DP_LCLK_REG_BASE      + 0x00000064)
#define HWIO_MMSS_DP_DP_PHY_BIST_LANE3_CFG_RMSK                                                       0xfff3ff3f
#define HWIO_MMSS_DP_DP_PHY_BIST_LANE3_CFG_IN          \
        in_dword_masked(HWIO_MMSS_DP_DP_PHY_BIST_LANE3_CFG_ADDR, HWIO_MMSS_DP_DP_PHY_BIST_LANE3_CFG_RMSK)
#define HWIO_MMSS_DP_DP_PHY_BIST_LANE3_CFG_INM(m)      \
        in_dword_masked(HWIO_MMSS_DP_DP_PHY_BIST_LANE3_CFG_ADDR, m)
#define HWIO_MMSS_DP_DP_PHY_BIST_LANE3_CFG_OUT(v)      \
        out_dword(HWIO_MMSS_DP_DP_PHY_BIST_LANE3_CFG_ADDR,v)
#define HWIO_MMSS_DP_DP_PHY_BIST_LANE3_CFG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_DP_DP_PHY_BIST_LANE3_CFG_ADDR,m,v,HWIO_MMSS_DP_DP_PHY_BIST_LANE3_CFG_IN)
#define HWIO_MMSS_DP_DP_PHY_BIST_LANE3_CFG_BIST_EN_BMSK                                               0x80000000
#define HWIO_MMSS_DP_DP_PHY_BIST_LANE3_CFG_BIST_EN_SHFT                                                     0x1f
#define HWIO_MMSS_DP_DP_PHY_BIST_LANE3_CFG_HEADER_SEL_BMSK                                            0x40000000
#define HWIO_MMSS_DP_DP_PHY_BIST_LANE3_CFG_HEADER_SEL_SHFT                                                  0x1e
#define HWIO_MMSS_DP_DP_PHY_BIST_LANE3_CFG_BIST_PATTERN_BMSK                                          0x3ff00000
#define HWIO_MMSS_DP_DP_PHY_BIST_LANE3_CFG_BIST_PATTERN_SHFT                                                0x14
#define HWIO_MMSS_DP_DP_PHY_BIST_LANE3_CFG_PRBS10_SEED_BMSK                                              0x3ff00
#define HWIO_MMSS_DP_DP_PHY_BIST_LANE3_CFG_PRBS10_SEED_SHFT                                                  0x8
#define HWIO_MMSS_DP_DP_PHY_BIST_LANE3_CFG_BIST_MODE_BMSK                                                   0x3f
#define HWIO_MMSS_DP_DP_PHY_BIST_LANE3_CFG_BIST_MODE_SHFT                                                    0x0

#define HWIO_MMSS_DP_AUDIO_TIMING_GEN_ADDR                                                            (MMSS_DP_REG_BASE + MMSS_DP_LCLK_REG_BASE      + 0x00000080)
#define HWIO_MMSS_DP_AUDIO_TIMING_GEN_RMSK                                                            0xffffffff
#define HWIO_MMSS_DP_AUDIO_TIMING_GEN_IN          \
        in_dword_masked(HWIO_MMSS_DP_AUDIO_TIMING_GEN_ADDR, HWIO_MMSS_DP_AUDIO_TIMING_GEN_RMSK)
#define HWIO_MMSS_DP_AUDIO_TIMING_GEN_INM(m)      \
        in_dword_masked(HWIO_MMSS_DP_AUDIO_TIMING_GEN_ADDR, m)
#define HWIO_MMSS_DP_AUDIO_TIMING_GEN_OUT(v)      \
        out_dword(HWIO_MMSS_DP_AUDIO_TIMING_GEN_ADDR,v)
#define HWIO_MMSS_DP_AUDIO_TIMING_GEN_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_DP_AUDIO_TIMING_GEN_ADDR,m,v,HWIO_MMSS_DP_AUDIO_TIMING_GEN_IN)
#define HWIO_MMSS_DP_AUDIO_TIMING_GEN_MAUD_GEN_BMSK                                                   0xffff0000
#define HWIO_MMSS_DP_AUDIO_TIMING_GEN_MAUD_GEN_SHFT                                                         0x10
#define HWIO_MMSS_DP_AUDIO_TIMING_GEN_NAUD_GEN_BMSK                                                       0xffff
#define HWIO_MMSS_DP_AUDIO_TIMING_GEN_NAUD_GEN_SHFT                                                          0x0

#define HWIO_MMSS_DP_AUDIO_TIMING_RBR_32_ADDR                                                         (MMSS_DP_REG_BASE + MMSS_DP_LCLK_REG_BASE      + 0x00000084)
#define HWIO_MMSS_DP_AUDIO_TIMING_RBR_32_RMSK                                                         0xffffffff
#define HWIO_MMSS_DP_AUDIO_TIMING_RBR_32_IN          \
        in_dword_masked(HWIO_MMSS_DP_AUDIO_TIMING_RBR_32_ADDR, HWIO_MMSS_DP_AUDIO_TIMING_RBR_32_RMSK)
#define HWIO_MMSS_DP_AUDIO_TIMING_RBR_32_INM(m)      \
        in_dword_masked(HWIO_MMSS_DP_AUDIO_TIMING_RBR_32_ADDR, m)
#define HWIO_MMSS_DP_AUDIO_TIMING_RBR_32_OUT(v)      \
        out_dword(HWIO_MMSS_DP_AUDIO_TIMING_RBR_32_ADDR,v)
#define HWIO_MMSS_DP_AUDIO_TIMING_RBR_32_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_DP_AUDIO_TIMING_RBR_32_ADDR,m,v,HWIO_MMSS_DP_AUDIO_TIMING_RBR_32_IN)
#define HWIO_MMSS_DP_AUDIO_TIMING_RBR_32_MAUD_32_RBR_BMSK                                             0xffff0000
#define HWIO_MMSS_DP_AUDIO_TIMING_RBR_32_MAUD_32_RBR_SHFT                                                   0x10
#define HWIO_MMSS_DP_AUDIO_TIMING_RBR_32_NAUD_32_RBR_BMSK                                                 0xffff
#define HWIO_MMSS_DP_AUDIO_TIMING_RBR_32_NAUD_32_RBR_SHFT                                                    0x0

#define HWIO_MMSS_DP_AUDIO_TIMING_HBR_32_ADDR                                                         (MMSS_DP_REG_BASE + MMSS_DP_LCLK_REG_BASE      + 0x00000088)
#define HWIO_MMSS_DP_AUDIO_TIMING_HBR_32_RMSK                                                         0xffffffff
#define HWIO_MMSS_DP_AUDIO_TIMING_HBR_32_IN          \
        in_dword_masked(HWIO_MMSS_DP_AUDIO_TIMING_HBR_32_ADDR, HWIO_MMSS_DP_AUDIO_TIMING_HBR_32_RMSK)
#define HWIO_MMSS_DP_AUDIO_TIMING_HBR_32_INM(m)      \
        in_dword_masked(HWIO_MMSS_DP_AUDIO_TIMING_HBR_32_ADDR, m)
#define HWIO_MMSS_DP_AUDIO_TIMING_HBR_32_OUT(v)      \
        out_dword(HWIO_MMSS_DP_AUDIO_TIMING_HBR_32_ADDR,v)
#define HWIO_MMSS_DP_AUDIO_TIMING_HBR_32_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_DP_AUDIO_TIMING_HBR_32_ADDR,m,v,HWIO_MMSS_DP_AUDIO_TIMING_HBR_32_IN)
#define HWIO_MMSS_DP_AUDIO_TIMING_HBR_32_MAUD_32_HBR_BMSK                                             0xffff0000
#define HWIO_MMSS_DP_AUDIO_TIMING_HBR_32_MAUD_32_HBR_SHFT                                                   0x10
#define HWIO_MMSS_DP_AUDIO_TIMING_HBR_32_NAUD_32_HBR_BMSK                                                 0xffff
#define HWIO_MMSS_DP_AUDIO_TIMING_HBR_32_NAUD_32_HBR_SHFT                                                    0x0

#define HWIO_MMSS_DP_AUDIO_TIMING_RBR_44_ADDR                                                         (MMSS_DP_REG_BASE + MMSS_DP_LCLK_REG_BASE      + 0x0000008c)
#define HWIO_MMSS_DP_AUDIO_TIMING_RBR_44_RMSK                                                         0xffffffff
#define HWIO_MMSS_DP_AUDIO_TIMING_RBR_44_IN          \
        in_dword_masked(HWIO_MMSS_DP_AUDIO_TIMING_RBR_44_ADDR, HWIO_MMSS_DP_AUDIO_TIMING_RBR_44_RMSK)
#define HWIO_MMSS_DP_AUDIO_TIMING_RBR_44_INM(m)      \
        in_dword_masked(HWIO_MMSS_DP_AUDIO_TIMING_RBR_44_ADDR, m)
#define HWIO_MMSS_DP_AUDIO_TIMING_RBR_44_OUT(v)      \
        out_dword(HWIO_MMSS_DP_AUDIO_TIMING_RBR_44_ADDR,v)
#define HWIO_MMSS_DP_AUDIO_TIMING_RBR_44_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_DP_AUDIO_TIMING_RBR_44_ADDR,m,v,HWIO_MMSS_DP_AUDIO_TIMING_RBR_44_IN)
#define HWIO_MMSS_DP_AUDIO_TIMING_RBR_44_MAUD_44_RBR_BMSK                                             0xffff0000
#define HWIO_MMSS_DP_AUDIO_TIMING_RBR_44_MAUD_44_RBR_SHFT                                                   0x10
#define HWIO_MMSS_DP_AUDIO_TIMING_RBR_44_NAUD_44_RBR_BMSK                                                 0xffff
#define HWIO_MMSS_DP_AUDIO_TIMING_RBR_44_NAUD_44_RBR_SHFT                                                    0x0

#define HWIO_MMSS_DP_AUDIO_TIMING_HBR_44_ADDR                                                         (MMSS_DP_REG_BASE + MMSS_DP_LCLK_REG_BASE      + 0x00000090)
#define HWIO_MMSS_DP_AUDIO_TIMING_HBR_44_RMSK                                                         0xffffffff
#define HWIO_MMSS_DP_AUDIO_TIMING_HBR_44_IN          \
        in_dword_masked(HWIO_MMSS_DP_AUDIO_TIMING_HBR_44_ADDR, HWIO_MMSS_DP_AUDIO_TIMING_HBR_44_RMSK)
#define HWIO_MMSS_DP_AUDIO_TIMING_HBR_44_INM(m)      \
        in_dword_masked(HWIO_MMSS_DP_AUDIO_TIMING_HBR_44_ADDR, m)
#define HWIO_MMSS_DP_AUDIO_TIMING_HBR_44_OUT(v)      \
        out_dword(HWIO_MMSS_DP_AUDIO_TIMING_HBR_44_ADDR,v)
#define HWIO_MMSS_DP_AUDIO_TIMING_HBR_44_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_DP_AUDIO_TIMING_HBR_44_ADDR,m,v,HWIO_MMSS_DP_AUDIO_TIMING_HBR_44_IN)
#define HWIO_MMSS_DP_AUDIO_TIMING_HBR_44_MAUD_44_HBR_BMSK                                             0xffff0000
#define HWIO_MMSS_DP_AUDIO_TIMING_HBR_44_MAUD_44_HBR_SHFT                                                   0x10
#define HWIO_MMSS_DP_AUDIO_TIMING_HBR_44_NAUD_44_HBR_BMSK                                                 0xffff
#define HWIO_MMSS_DP_AUDIO_TIMING_HBR_44_NAUD_44_HBR_SHFT                                                    0x0

#define HWIO_MMSS_DP_AUDIO_TIMING_RBR_48_ADDR                                                         (MMSS_DP_REG_BASE + MMSS_DP_LCLK_REG_BASE      + 0x00000094)
#define HWIO_MMSS_DP_AUDIO_TIMING_RBR_48_RMSK                                                         0xffffffff
#define HWIO_MMSS_DP_AUDIO_TIMING_RBR_48_IN          \
        in_dword_masked(HWIO_MMSS_DP_AUDIO_TIMING_RBR_48_ADDR, HWIO_MMSS_DP_AUDIO_TIMING_RBR_48_RMSK)
#define HWIO_MMSS_DP_AUDIO_TIMING_RBR_48_INM(m)      \
        in_dword_masked(HWIO_MMSS_DP_AUDIO_TIMING_RBR_48_ADDR, m)
#define HWIO_MMSS_DP_AUDIO_TIMING_RBR_48_OUT(v)      \
        out_dword(HWIO_MMSS_DP_AUDIO_TIMING_RBR_48_ADDR,v)
#define HWIO_MMSS_DP_AUDIO_TIMING_RBR_48_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_DP_AUDIO_TIMING_RBR_48_ADDR,m,v,HWIO_MMSS_DP_AUDIO_TIMING_RBR_48_IN)
#define HWIO_MMSS_DP_AUDIO_TIMING_RBR_48_MAUD_48_RBR_BMSK                                             0xffff0000
#define HWIO_MMSS_DP_AUDIO_TIMING_RBR_48_MAUD_48_RBR_SHFT                                                   0x10
#define HWIO_MMSS_DP_AUDIO_TIMING_RBR_48_NAUD_48_RBR_BMSK                                                 0xffff
#define HWIO_MMSS_DP_AUDIO_TIMING_RBR_48_NAUD_48_RBR_SHFT                                                    0x0

#define HWIO_MMSS_DP_AUDIO_TIMING_HBR_48_ADDR                                                         (MMSS_DP_REG_BASE + MMSS_DP_LCLK_REG_BASE      + 0x00000098)
#define HWIO_MMSS_DP_AUDIO_TIMING_HBR_48_RMSK                                                         0xffffffff
#define HWIO_MMSS_DP_AUDIO_TIMING_HBR_48_IN          \
        in_dword_masked(HWIO_MMSS_DP_AUDIO_TIMING_HBR_48_ADDR, HWIO_MMSS_DP_AUDIO_TIMING_HBR_48_RMSK)
#define HWIO_MMSS_DP_AUDIO_TIMING_HBR_48_INM(m)      \
        in_dword_masked(HWIO_MMSS_DP_AUDIO_TIMING_HBR_48_ADDR, m)
#define HWIO_MMSS_DP_AUDIO_TIMING_HBR_48_OUT(v)      \
        out_dword(HWIO_MMSS_DP_AUDIO_TIMING_HBR_48_ADDR,v)
#define HWIO_MMSS_DP_AUDIO_TIMING_HBR_48_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_DP_AUDIO_TIMING_HBR_48_ADDR,m,v,HWIO_MMSS_DP_AUDIO_TIMING_HBR_48_IN)
#define HWIO_MMSS_DP_AUDIO_TIMING_HBR_48_MAUD_48_HBR_BMSK                                             0xffff0000
#define HWIO_MMSS_DP_AUDIO_TIMING_HBR_48_MAUD_48_HBR_SHFT                                                   0x10
#define HWIO_MMSS_DP_AUDIO_TIMING_HBR_48_NAUD_48_HBR_BMSK                                                 0xffff
#define HWIO_MMSS_DP_AUDIO_TIMING_HBR_48_NAUD_48_HBR_SHFT                                                    0x0

#define HWIO_MMSS_DP_MISR_CTRL_ADDR                                                                   (MMSS_DP_REG_BASE + MMSS_DP_LCLK_REG_BASE      + 0x000000a0)
#define HWIO_MMSS_DP_MISR_CTRL_RMSK                                                                      0xfffff
#define HWIO_MMSS_DP_MISR_CTRL_IN          \
        in_dword_masked(HWIO_MMSS_DP_MISR_CTRL_ADDR, HWIO_MMSS_DP_MISR_CTRL_RMSK)
#define HWIO_MMSS_DP_MISR_CTRL_INM(m)      \
        in_dword_masked(HWIO_MMSS_DP_MISR_CTRL_ADDR, m)
#define HWIO_MMSS_DP_MISR_CTRL_OUT(v)      \
        out_dword(HWIO_MMSS_DP_MISR_CTRL_ADDR,v)
#define HWIO_MMSS_DP_MISR_CTRL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_DP_MISR_CTRL_ADDR,m,v,HWIO_MMSS_DP_MISR_CTRL_IN)
#define HWIO_MMSS_DP_MISR_CTRL_MISR_FRAME_COUNT_BMSK                                                     0xffff0
#define HWIO_MMSS_DP_MISR_CTRL_MISR_FRAME_COUNT_SHFT                                                         0x4
#define HWIO_MMSS_DP_MISR_CTRL_MISR_NO_FILLER_BMSK                                                           0x8
#define HWIO_MMSS_DP_MISR_CTRL_MISR_NO_FILLER_SHFT                                                           0x3
#define HWIO_MMSS_DP_MISR_CTRL_MISR_ACTIVE_ONLY_BMSK                                                         0x4
#define HWIO_MMSS_DP_MISR_CTRL_MISR_ACTIVE_ONLY_SHFT                                                         0x2
#define HWIO_MMSS_DP_MISR_CTRL_MISR_SW_RESET_BMSK                                                            0x2
#define HWIO_MMSS_DP_MISR_CTRL_MISR_SW_RESET_SHFT                                                            0x1
#define HWIO_MMSS_DP_MISR_CTRL_MISR_ENABLE_BMSK                                                              0x1
#define HWIO_MMSS_DP_MISR_CTRL_MISR_ENABLE_SHFT                                                              0x0

#define HWIO_MMSS_DP_MISR_VALUE_LANE0_ADDR                                                            (MMSS_DP_REG_BASE + MMSS_DP_LCLK_REG_BASE      + 0x000000a4)
#define HWIO_MMSS_DP_MISR_VALUE_LANE0_RMSK                                                            0xffffffff
#define HWIO_MMSS_DP_MISR_VALUE_LANE0_IN          \
        in_dword_masked(HWIO_MMSS_DP_MISR_VALUE_LANE0_ADDR, HWIO_MMSS_DP_MISR_VALUE_LANE0_RMSK)
#define HWIO_MMSS_DP_MISR_VALUE_LANE0_INM(m)      \
        in_dword_masked(HWIO_MMSS_DP_MISR_VALUE_LANE0_ADDR, m)
#define HWIO_MMSS_DP_MISR_VALUE_LANE0_MISR_LANE0_BMSK                                                 0xffffffff
#define HWIO_MMSS_DP_MISR_VALUE_LANE0_MISR_LANE0_SHFT                                                        0x0

#define HWIO_MMSS_DP_MISR_VALUE_LANE1_ADDR                                                            (MMSS_DP_REG_BASE + MMSS_DP_LCLK_REG_BASE      + 0x000000a8)
#define HWIO_MMSS_DP_MISR_VALUE_LANE1_RMSK                                                            0xffffffff
#define HWIO_MMSS_DP_MISR_VALUE_LANE1_IN          \
        in_dword_masked(HWIO_MMSS_DP_MISR_VALUE_LANE1_ADDR, HWIO_MMSS_DP_MISR_VALUE_LANE1_RMSK)
#define HWIO_MMSS_DP_MISR_VALUE_LANE1_INM(m)      \
        in_dword_masked(HWIO_MMSS_DP_MISR_VALUE_LANE1_ADDR, m)
#define HWIO_MMSS_DP_MISR_VALUE_LANE1_MISR_LANE1_BMSK                                                 0xffffffff
#define HWIO_MMSS_DP_MISR_VALUE_LANE1_MISR_LANE1_SHFT                                                        0x0

#define HWIO_MMSS_DP_MISR_VALUE_LANE2_ADDR                                                            (MMSS_DP_REG_BASE + MMSS_DP_LCLK_REG_BASE      + 0x000000ac)
#define HWIO_MMSS_DP_MISR_VALUE_LANE2_RMSK                                                            0xffffffff
#define HWIO_MMSS_DP_MISR_VALUE_LANE2_IN          \
        in_dword_masked(HWIO_MMSS_DP_MISR_VALUE_LANE2_ADDR, HWIO_MMSS_DP_MISR_VALUE_LANE2_RMSK)
#define HWIO_MMSS_DP_MISR_VALUE_LANE2_INM(m)      \
        in_dword_masked(HWIO_MMSS_DP_MISR_VALUE_LANE2_ADDR, m)
#define HWIO_MMSS_DP_MISR_VALUE_LANE2_MISR_LANE2_BMSK                                                 0xffffffff
#define HWIO_MMSS_DP_MISR_VALUE_LANE2_MISR_LANE2_SHFT                                                        0x0

#define HWIO_MMSS_DP_MISR_VALUE_LANE3_ADDR                                                            (MMSS_DP_REG_BASE + MMSS_DP_LCLK_REG_BASE      + 0x000000b0)
#define HWIO_MMSS_DP_MISR_VALUE_LANE3_RMSK                                                            0xffffffff
#define HWIO_MMSS_DP_MISR_VALUE_LANE3_IN          \
        in_dword_masked(HWIO_MMSS_DP_MISR_VALUE_LANE3_ADDR, HWIO_MMSS_DP_MISR_VALUE_LANE3_RMSK)
#define HWIO_MMSS_DP_MISR_VALUE_LANE3_INM(m)      \
        in_dword_masked(HWIO_MMSS_DP_MISR_VALUE_LANE3_ADDR, m)
#define HWIO_MMSS_DP_MISR_VALUE_LANE3_MISR_LANE3_BMSK                                                 0xffffffff
#define HWIO_MMSS_DP_MISR_VALUE_LANE3_MISR_LANE3_SHFT                                                        0x0

#define HWIO_MMSS_DP_MISR_FILLER_ADDR                                                                 (MMSS_DP_REG_BASE + MMSS_DP_LCLK_REG_BASE      + 0x000000b4)
#define HWIO_MMSS_DP_MISR_FILLER_RMSK                                                                 0xffffffff
#define HWIO_MMSS_DP_MISR_FILLER_IN          \
        in_dword_masked(HWIO_MMSS_DP_MISR_FILLER_ADDR, HWIO_MMSS_DP_MISR_FILLER_RMSK)
#define HWIO_MMSS_DP_MISR_FILLER_INM(m)      \
        in_dword_masked(HWIO_MMSS_DP_MISR_FILLER_ADDR, m)
#define HWIO_MMSS_DP_MISR_FILLER_FILLER_COUNT_BMSK                                                    0xffffffff
#define HWIO_MMSS_DP_MISR_FILLER_FILLER_COUNT_SHFT                                                           0x0

#define HWIO_MMSS_DP_MISR_WRONG_FILLERS_1_ADDR                                                        (MMSS_DP_REG_BASE + MMSS_DP_LCLK_REG_BASE      + 0x000000b8)
#define HWIO_MMSS_DP_MISR_WRONG_FILLERS_1_RMSK                                                        0xffff0001
#define HWIO_MMSS_DP_MISR_WRONG_FILLERS_1_IN          \
        in_dword_masked(HWIO_MMSS_DP_MISR_WRONG_FILLERS_1_ADDR, HWIO_MMSS_DP_MISR_WRONG_FILLERS_1_RMSK)
#define HWIO_MMSS_DP_MISR_WRONG_FILLERS_1_INM(m)      \
        in_dword_masked(HWIO_MMSS_DP_MISR_WRONG_FILLERS_1_ADDR, m)
#define HWIO_MMSS_DP_MISR_WRONG_FILLERS_1_TU_NUMBER_BMSK                                              0xff000000
#define HWIO_MMSS_DP_MISR_WRONG_FILLERS_1_TU_NUMBER_SHFT                                                    0x18
#define HWIO_MMSS_DP_MISR_WRONG_FILLERS_1_WRONG_FILLERS_COUNT_BMSK                                      0xff0000
#define HWIO_MMSS_DP_MISR_WRONG_FILLERS_1_WRONG_FILLERS_COUNT_SHFT                                          0x10
#define HWIO_MMSS_DP_MISR_WRONG_FILLERS_1_WRONG_FILLER_BMSK                                                  0x1
#define HWIO_MMSS_DP_MISR_WRONG_FILLERS_1_WRONG_FILLER_SHFT                                                  0x0

#define HWIO_MMSS_DP_MISR_WRONG_FILLERS_2_ADDR                                                        (MMSS_DP_REG_BASE + MMSS_DP_LCLK_REG_BASE      + 0x000000bc)
#define HWIO_MMSS_DP_MISR_WRONG_FILLERS_2_RMSK                                                        0x1fffffff
#define HWIO_MMSS_DP_MISR_WRONG_FILLERS_2_IN          \
        in_dword_masked(HWIO_MMSS_DP_MISR_WRONG_FILLERS_2_ADDR, HWIO_MMSS_DP_MISR_WRONG_FILLERS_2_RMSK)
#define HWIO_MMSS_DP_MISR_WRONG_FILLERS_2_INM(m)      \
        in_dword_masked(HWIO_MMSS_DP_MISR_WRONG_FILLERS_2_ADDR, m)
#define HWIO_MMSS_DP_MISR_WRONG_FILLERS_2_LINE_NUMBER_BMSK                                            0x1fff0000
#define HWIO_MMSS_DP_MISR_WRONG_FILLERS_2_LINE_NUMBER_SHFT                                                  0x10
#define HWIO_MMSS_DP_MISR_WRONG_FILLERS_2_FRAME_NUMBER_BMSK                                               0xffff
#define HWIO_MMSS_DP_MISR_WRONG_FILLERS_2_FRAME_NUMBER_SHFT                                                  0x0

#define HWIO_MMSS_DP_TEST_80BIT_CUSTOM_PATTERN_REG0_ADDR                                              (MMSS_DP_REG_BASE + MMSS_DP_LCLK_REG_BASE      + 0x000000c0)
#define HWIO_MMSS_DP_TEST_80BIT_CUSTOM_PATTERN_REG0_RMSK                                              0xffffffff
#define HWIO_MMSS_DP_TEST_80BIT_CUSTOM_PATTERN_REG0_IN          \
        in_dword_masked(HWIO_MMSS_DP_TEST_80BIT_CUSTOM_PATTERN_REG0_ADDR, HWIO_MMSS_DP_TEST_80BIT_CUSTOM_PATTERN_REG0_RMSK)
#define HWIO_MMSS_DP_TEST_80BIT_CUSTOM_PATTERN_REG0_INM(m)      \
        in_dword_masked(HWIO_MMSS_DP_TEST_80BIT_CUSTOM_PATTERN_REG0_ADDR, m)
#define HWIO_MMSS_DP_TEST_80BIT_CUSTOM_PATTERN_REG0_OUT(v)      \
        out_dword(HWIO_MMSS_DP_TEST_80BIT_CUSTOM_PATTERN_REG0_ADDR,v)
#define HWIO_MMSS_DP_TEST_80BIT_CUSTOM_PATTERN_REG0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_DP_TEST_80BIT_CUSTOM_PATTERN_REG0_ADDR,m,v,HWIO_MMSS_DP_TEST_80BIT_CUSTOM_PATTERN_REG0_IN)
#define HWIO_MMSS_DP_TEST_80BIT_CUSTOM_PATTERN_REG0_TEST_80BIT_CUSTOM_PATTERN_R0_BMSK                 0xffffffff
#define HWIO_MMSS_DP_TEST_80BIT_CUSTOM_PATTERN_REG0_TEST_80BIT_CUSTOM_PATTERN_R0_SHFT                        0x0

#define HWIO_MMSS_DP_TEST_80BIT_CUSTOM_PATTERN_REG1_ADDR                                              (MMSS_DP_REG_BASE + MMSS_DP_LCLK_REG_BASE      + 0x000000c4)
#define HWIO_MMSS_DP_TEST_80BIT_CUSTOM_PATTERN_REG1_RMSK                                              0xffffffff
#define HWIO_MMSS_DP_TEST_80BIT_CUSTOM_PATTERN_REG1_IN          \
        in_dword_masked(HWIO_MMSS_DP_TEST_80BIT_CUSTOM_PATTERN_REG1_ADDR, HWIO_MMSS_DP_TEST_80BIT_CUSTOM_PATTERN_REG1_RMSK)
#define HWIO_MMSS_DP_TEST_80BIT_CUSTOM_PATTERN_REG1_INM(m)      \
        in_dword_masked(HWIO_MMSS_DP_TEST_80BIT_CUSTOM_PATTERN_REG1_ADDR, m)
#define HWIO_MMSS_DP_TEST_80BIT_CUSTOM_PATTERN_REG1_OUT(v)      \
        out_dword(HWIO_MMSS_DP_TEST_80BIT_CUSTOM_PATTERN_REG1_ADDR,v)
#define HWIO_MMSS_DP_TEST_80BIT_CUSTOM_PATTERN_REG1_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_DP_TEST_80BIT_CUSTOM_PATTERN_REG1_ADDR,m,v,HWIO_MMSS_DP_TEST_80BIT_CUSTOM_PATTERN_REG1_IN)
#define HWIO_MMSS_DP_TEST_80BIT_CUSTOM_PATTERN_REG1_TEST_80BIT_CUSTOM_PATTERN_R1_BMSK                 0xffffffff
#define HWIO_MMSS_DP_TEST_80BIT_CUSTOM_PATTERN_REG1_TEST_80BIT_CUSTOM_PATTERN_R1_SHFT                        0x0

#define HWIO_MMSS_DP_TEST_80BIT_CUSTOM_PATTERN_REG2_ADDR                                              (MMSS_DP_REG_BASE + MMSS_DP_LCLK_REG_BASE      + 0x000000c8)
#define HWIO_MMSS_DP_TEST_80BIT_CUSTOM_PATTERN_REG2_RMSK                                              0xffffffff
#define HWIO_MMSS_DP_TEST_80BIT_CUSTOM_PATTERN_REG2_IN          \
        in_dword_masked(HWIO_MMSS_DP_TEST_80BIT_CUSTOM_PATTERN_REG2_ADDR, HWIO_MMSS_DP_TEST_80BIT_CUSTOM_PATTERN_REG2_RMSK)
#define HWIO_MMSS_DP_TEST_80BIT_CUSTOM_PATTERN_REG2_INM(m)      \
        in_dword_masked(HWIO_MMSS_DP_TEST_80BIT_CUSTOM_PATTERN_REG2_ADDR, m)
#define HWIO_MMSS_DP_TEST_80BIT_CUSTOM_PATTERN_REG2_OUT(v)      \
        out_dword(HWIO_MMSS_DP_TEST_80BIT_CUSTOM_PATTERN_REG2_ADDR,v)
#define HWIO_MMSS_DP_TEST_80BIT_CUSTOM_PATTERN_REG2_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_DP_TEST_80BIT_CUSTOM_PATTERN_REG2_ADDR,m,v,HWIO_MMSS_DP_TEST_80BIT_CUSTOM_PATTERN_REG2_IN)
#define HWIO_MMSS_DP_TEST_80BIT_CUSTOM_PATTERN_REG2_TEST_80BIT_CUSTOM_PATTERN_R2_BMSK                 0xffffffff
#define HWIO_MMSS_DP_TEST_80BIT_CUSTOM_PATTERN_REG2_TEST_80BIT_CUSTOM_PATTERN_R2_SHFT                        0x0

#define HWIO_MMSS_DP_MISR40_CTRL_ADDR                                                                 (MMSS_DP_REG_BASE + MMSS_DP_LCLK_REG_BASE      + 0x000000d0)
#define HWIO_MMSS_DP_MISR40_CTRL_RMSK                                                                      0x7ff
#define HWIO_MMSS_DP_MISR40_CTRL_IN          \
        in_dword_masked(HWIO_MMSS_DP_MISR40_CTRL_ADDR, HWIO_MMSS_DP_MISR40_CTRL_RMSK)
#define HWIO_MMSS_DP_MISR40_CTRL_INM(m)      \
        in_dword_masked(HWIO_MMSS_DP_MISR40_CTRL_ADDR, m)
#define HWIO_MMSS_DP_MISR40_CTRL_OUT(v)      \
        out_dword(HWIO_MMSS_DP_MISR40_CTRL_ADDR,v)
#define HWIO_MMSS_DP_MISR40_CTRL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_DP_MISR40_CTRL_ADDR,m,v,HWIO_MMSS_DP_MISR40_CTRL_IN)
#define HWIO_MMSS_DP_MISR40_CTRL_MISR40_STATUS_CLEAR_BMSK                                                  0x400
#define HWIO_MMSS_DP_MISR40_CTRL_MISR40_STATUS_CLEAR_SHFT                                                    0xa
#define HWIO_MMSS_DP_MISR40_CTRL_MISR40_STATUS_BMSK                                                        0x200
#define HWIO_MMSS_DP_MISR40_CTRL_MISR40_STATUS_SHFT                                                          0x9
#define HWIO_MMSS_DP_MISR40_CTRL_MISR40_ENABLE_BMSK                                                        0x100
#define HWIO_MMSS_DP_MISR40_CTRL_MISR40_ENABLE_SHFT                                                          0x8
#define HWIO_MMSS_DP_MISR40_CTRL_MISR40_FRAME_COUNT_BMSK                                                    0xff
#define HWIO_MMSS_DP_MISR40_CTRL_MISR40_FRAME_COUNT_SHFT                                                     0x0

#define HWIO_MMSS_DP_MISR40_SIG_LANE_00_ADDR                                                          (MMSS_DP_REG_BASE + MMSS_DP_LCLK_REG_BASE      + 0x000000d4)
#define HWIO_MMSS_DP_MISR40_SIG_LANE_00_RMSK                                                          0xffffffff
#define HWIO_MMSS_DP_MISR40_SIG_LANE_00_IN          \
        in_dword_masked(HWIO_MMSS_DP_MISR40_SIG_LANE_00_ADDR, HWIO_MMSS_DP_MISR40_SIG_LANE_00_RMSK)
#define HWIO_MMSS_DP_MISR40_SIG_LANE_00_INM(m)      \
        in_dword_masked(HWIO_MMSS_DP_MISR40_SIG_LANE_00_ADDR, m)
#define HWIO_MMSS_DP_MISR40_SIG_LANE_00_CAPTURED_BMSK                                                 0xffffffff
#define HWIO_MMSS_DP_MISR40_SIG_LANE_00_CAPTURED_SHFT                                                        0x0

#define HWIO_MMSS_DP_MISR40_SIG_LANE_01_ADDR                                                          (MMSS_DP_REG_BASE + MMSS_DP_LCLK_REG_BASE      + 0x000000d8)
#define HWIO_MMSS_DP_MISR40_SIG_LANE_01_RMSK                                                          0xffffffff
#define HWIO_MMSS_DP_MISR40_SIG_LANE_01_IN          \
        in_dword_masked(HWIO_MMSS_DP_MISR40_SIG_LANE_01_ADDR, HWIO_MMSS_DP_MISR40_SIG_LANE_01_RMSK)
#define HWIO_MMSS_DP_MISR40_SIG_LANE_01_INM(m)      \
        in_dword_masked(HWIO_MMSS_DP_MISR40_SIG_LANE_01_ADDR, m)
#define HWIO_MMSS_DP_MISR40_SIG_LANE_01_CAPTURED_BMSK                                                 0xffffffff
#define HWIO_MMSS_DP_MISR40_SIG_LANE_01_CAPTURED_SHFT                                                        0x0

#define HWIO_MMSS_DP_MISR40_SIG_LANE_10_ADDR                                                          (MMSS_DP_REG_BASE + MMSS_DP_LCLK_REG_BASE      + 0x000000dc)
#define HWIO_MMSS_DP_MISR40_SIG_LANE_10_RMSK                                                          0xffffffff
#define HWIO_MMSS_DP_MISR40_SIG_LANE_10_IN          \
        in_dword_masked(HWIO_MMSS_DP_MISR40_SIG_LANE_10_ADDR, HWIO_MMSS_DP_MISR40_SIG_LANE_10_RMSK)
#define HWIO_MMSS_DP_MISR40_SIG_LANE_10_INM(m)      \
        in_dword_masked(HWIO_MMSS_DP_MISR40_SIG_LANE_10_ADDR, m)
#define HWIO_MMSS_DP_MISR40_SIG_LANE_10_CAPTURED_BMSK                                                 0xffffffff
#define HWIO_MMSS_DP_MISR40_SIG_LANE_10_CAPTURED_SHFT                                                        0x0

#define HWIO_MMSS_DP_MISR40_SIG_LANE_11_ADDR                                                          (MMSS_DP_REG_BASE + MMSS_DP_LCLK_REG_BASE      + 0x000000e0)
#define HWIO_MMSS_DP_MISR40_SIG_LANE_11_RMSK                                                          0xffffffff
#define HWIO_MMSS_DP_MISR40_SIG_LANE_11_IN          \
        in_dword_masked(HWIO_MMSS_DP_MISR40_SIG_LANE_11_ADDR, HWIO_MMSS_DP_MISR40_SIG_LANE_11_RMSK)
#define HWIO_MMSS_DP_MISR40_SIG_LANE_11_INM(m)      \
        in_dword_masked(HWIO_MMSS_DP_MISR40_SIG_LANE_11_ADDR, m)
#define HWIO_MMSS_DP_MISR40_SIG_LANE_11_CAPTURED_BMSK                                                 0xffffffff
#define HWIO_MMSS_DP_MISR40_SIG_LANE_11_CAPTURED_SHFT                                                        0x0

#define HWIO_MMSS_DP_MISR40_SIG_LANE_20_ADDR                                                          (MMSS_DP_REG_BASE + MMSS_DP_LCLK_REG_BASE      + 0x000000e4)
#define HWIO_MMSS_DP_MISR40_SIG_LANE_20_RMSK                                                          0xffffffff
#define HWIO_MMSS_DP_MISR40_SIG_LANE_20_IN          \
        in_dword_masked(HWIO_MMSS_DP_MISR40_SIG_LANE_20_ADDR, HWIO_MMSS_DP_MISR40_SIG_LANE_20_RMSK)
#define HWIO_MMSS_DP_MISR40_SIG_LANE_20_INM(m)      \
        in_dword_masked(HWIO_MMSS_DP_MISR40_SIG_LANE_20_ADDR, m)
#define HWIO_MMSS_DP_MISR40_SIG_LANE_20_CAPTURED_BMSK                                                 0xffffffff
#define HWIO_MMSS_DP_MISR40_SIG_LANE_20_CAPTURED_SHFT                                                        0x0

#define HWIO_MMSS_DP_MISR40_SIG_LANE_21_ADDR                                                          (MMSS_DP_REG_BASE + MMSS_DP_LCLK_REG_BASE      + 0x000000e8)
#define HWIO_MMSS_DP_MISR40_SIG_LANE_21_RMSK                                                          0xffffffff
#define HWIO_MMSS_DP_MISR40_SIG_LANE_21_IN          \
        in_dword_masked(HWIO_MMSS_DP_MISR40_SIG_LANE_21_ADDR, HWIO_MMSS_DP_MISR40_SIG_LANE_21_RMSK)
#define HWIO_MMSS_DP_MISR40_SIG_LANE_21_INM(m)      \
        in_dword_masked(HWIO_MMSS_DP_MISR40_SIG_LANE_21_ADDR, m)
#define HWIO_MMSS_DP_MISR40_SIG_LANE_21_CAPTURED_BMSK                                                 0xffffffff
#define HWIO_MMSS_DP_MISR40_SIG_LANE_21_CAPTURED_SHFT                                                        0x0

#define HWIO_MMSS_DP_MISR40_SIG_LANE_30_ADDR                                                          (MMSS_DP_REG_BASE + MMSS_DP_LCLK_REG_BASE      + 0x000000ec)
#define HWIO_MMSS_DP_MISR40_SIG_LANE_30_RMSK                                                          0xffffffff
#define HWIO_MMSS_DP_MISR40_SIG_LANE_30_IN          \
        in_dword_masked(HWIO_MMSS_DP_MISR40_SIG_LANE_30_ADDR, HWIO_MMSS_DP_MISR40_SIG_LANE_30_RMSK)
#define HWIO_MMSS_DP_MISR40_SIG_LANE_30_INM(m)      \
        in_dword_masked(HWIO_MMSS_DP_MISR40_SIG_LANE_30_ADDR, m)
#define HWIO_MMSS_DP_MISR40_SIG_LANE_30_CAPTURED_BMSK                                                 0xffffffff
#define HWIO_MMSS_DP_MISR40_SIG_LANE_30_CAPTURED_SHFT                                                        0x0

#define HWIO_MMSS_DP_MISR40_SIG_LANE_31_ADDR                                                          (MMSS_DP_REG_BASE + MMSS_DP_LCLK_REG_BASE      + 0x000000f0)
#define HWIO_MMSS_DP_MISR40_SIG_LANE_31_RMSK                                                          0xffffffff
#define HWIO_MMSS_DP_MISR40_SIG_LANE_31_IN          \
        in_dword_masked(HWIO_MMSS_DP_MISR40_SIG_LANE_31_ADDR, HWIO_MMSS_DP_MISR40_SIG_LANE_31_RMSK)
#define HWIO_MMSS_DP_MISR40_SIG_LANE_31_INM(m)      \
        in_dword_masked(HWIO_MMSS_DP_MISR40_SIG_LANE_31_ADDR, m)
#define HWIO_MMSS_DP_MISR40_SIG_LANE_31_CAPTURED_BMSK                                                 0xffffffff
#define HWIO_MMSS_DP_MISR40_SIG_LANE_31_CAPTURED_SHFT                                                        0x0

#define HWIO_MMSS_DP_PSR_CONFIG_ADDR                                                                  (MMSS_DP_REG_BASE + MMSS_DP_LCLK_REG_BASE      + 0x00000100)
#define HWIO_MMSS_DP_PSR_CONFIG_RMSK                                                                   0x1ffbfff
#define HWIO_MMSS_DP_PSR_CONFIG_IN          \
        in_dword_masked(HWIO_MMSS_DP_PSR_CONFIG_ADDR, HWIO_MMSS_DP_PSR_CONFIG_RMSK)
#define HWIO_MMSS_DP_PSR_CONFIG_INM(m)      \
        in_dword_masked(HWIO_MMSS_DP_PSR_CONFIG_ADDR, m)
#define HWIO_MMSS_DP_PSR_CONFIG_OUT(v)      \
        out_dword(HWIO_MMSS_DP_PSR_CONFIG_ADDR,v)
#define HWIO_MMSS_DP_PSR_CONFIG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_DP_PSR_CONFIG_ADDR,m,v,HWIO_MMSS_DP_PSR_CONFIG_IN)
#define HWIO_MMSS_DP_PSR_CONFIG_PSR2_X_START_BMSK                                                      0x1000000
#define HWIO_MMSS_DP_PSR_CONFIG_PSR2_X_START_SHFT                                                           0x18
#define HWIO_MMSS_DP_PSR_CONFIG_PSR2_DELAY_SLEEP_BMSK                                                   0x800000
#define HWIO_MMSS_DP_PSR_CONFIG_PSR2_DELAY_SLEEP_SHFT                                                       0x17
#define HWIO_MMSS_DP_PSR_CONFIG_MDP_DELAY_BMSK                                                          0x7f8000
#define HWIO_MMSS_DP_PSR_CONFIG_MDP_DELAY_SHFT                                                               0xf
#define HWIO_MMSS_DP_PSR_CONFIG_DISABLE_WAKE_BMSK                                                         0x2000
#define HWIO_MMSS_DP_PSR_CONFIG_DISABLE_WAKE_SHFT                                                            0xd
#define HWIO_MMSS_DP_PSR_CONFIG_DISABLE_POWERDOWN_BMSK                                                    0x1000
#define HWIO_MMSS_DP_PSR_CONFIG_DISABLE_POWERDOWN_SHFT                                                       0xc
#define HWIO_MMSS_DP_PSR_CONFIG_PSR_INDIRECT_UPDATE_BMSK                                                   0x800
#define HWIO_MMSS_DP_PSR_CONFIG_PSR_INDIRECT_UPDATE_SHFT                                                     0xb
#define HWIO_MMSS_DP_PSR_CONFIG_PSR2_FORCE_SEND_VBE_BMSK                                                   0x400
#define HWIO_MMSS_DP_PSR_CONFIG_PSR2_FORCE_SEND_VBE_SHFT                                                     0xa
#define HWIO_MMSS_DP_PSR_CONFIG_PSR2_ROI_TO_UPDATE_BMSK                                                    0x3c0
#define HWIO_MMSS_DP_PSR_CONFIG_PSR2_ROI_TO_UPDATE_SHFT                                                      0x6
#define HWIO_MMSS_DP_PSR_CONFIG_PSR2_PANEL_POWER_STATE_BMSK                                                 0x20
#define HWIO_MMSS_DP_PSR_CONFIG_PSR2_PANEL_POWER_STATE_SHFT                                                  0x5
#define HWIO_MMSS_DP_PSR_CONFIG_FRAME_CAPTURE_INDICATION_BMSK                                               0x10
#define HWIO_MMSS_DP_PSR_CONFIG_FRAME_CAPTURE_INDICATION_SHFT                                                0x4
#define HWIO_MMSS_DP_PSR_CONFIG_SEND_CRC_BMSK                                                                0x8
#define HWIO_MMSS_DP_PSR_CONFIG_SEND_CRC_SHFT                                                                0x3
#define HWIO_MMSS_DP_PSR_CONFIG_POWER_STATE_BMSK                                                             0x4
#define HWIO_MMSS_DP_PSR_CONFIG_POWER_STATE_SHFT                                                             0x2
#define HWIO_MMSS_DP_PSR_CONFIG_PSR_MODE_BMSK                                                                0x3
#define HWIO_MMSS_DP_PSR_CONFIG_PSR_MODE_SHFT                                                                0x0

#define HWIO_MMSS_DP_PSR2_ML_STATE_ADDR                                                               (MMSS_DP_REG_BASE + MMSS_DP_LCLK_REG_BASE      + 0x00000104)
#define HWIO_MMSS_DP_PSR2_ML_STATE_RMSK                                                                      0x3
#define HWIO_MMSS_DP_PSR2_ML_STATE_IN          \
        in_dword_masked(HWIO_MMSS_DP_PSR2_ML_STATE_ADDR, HWIO_MMSS_DP_PSR2_ML_STATE_RMSK)
#define HWIO_MMSS_DP_PSR2_ML_STATE_INM(m)      \
        in_dword_masked(HWIO_MMSS_DP_PSR2_ML_STATE_ADDR, m)
#define HWIO_MMSS_DP_PSR2_ML_STATE_OUT(v)      \
        out_dword(HWIO_MMSS_DP_PSR2_ML_STATE_ADDR,v)
#define HWIO_MMSS_DP_PSR2_ML_STATE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_DP_PSR2_ML_STATE_ADDR,m,v,HWIO_MMSS_DP_PSR2_ML_STATE_IN)
#define HWIO_MMSS_DP_PSR2_ML_STATE_ACTUAL_ML_STATE_BMSK                                                      0x2
#define HWIO_MMSS_DP_PSR2_ML_STATE_ACTUAL_ML_STATE_SHFT                                                      0x1
#define HWIO_MMSS_DP_PSR2_ML_STATE_TARGET_ML_STATE_BMSK                                                      0x1
#define HWIO_MMSS_DP_PSR2_ML_STATE_TARGET_ML_STATE_SHFT                                                      0x0

#define HWIO_MMSS_DP_PSR2_ML_LATENCY_ADDR                                                             (MMSS_DP_REG_BASE + MMSS_DP_LCLK_REG_BASE      + 0x00000108)
#define HWIO_MMSS_DP_PSR2_ML_LATENCY_RMSK                                                                0x13fff
#define HWIO_MMSS_DP_PSR2_ML_LATENCY_IN          \
        in_dword_masked(HWIO_MMSS_DP_PSR2_ML_LATENCY_ADDR, HWIO_MMSS_DP_PSR2_ML_LATENCY_RMSK)
#define HWIO_MMSS_DP_PSR2_ML_LATENCY_INM(m)      \
        in_dword_masked(HWIO_MMSS_DP_PSR2_ML_LATENCY_ADDR, m)
#define HWIO_MMSS_DP_PSR2_ML_LATENCY_OUT(v)      \
        out_dword(HWIO_MMSS_DP_PSR2_ML_LATENCY_ADDR,v)
#define HWIO_MMSS_DP_PSR2_ML_LATENCY_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_DP_PSR2_ML_LATENCY_ADDR,m,v,HWIO_MMSS_DP_PSR2_ML_LATENCY_IN)
#define HWIO_MMSS_DP_PSR2_ML_LATENCY_PHY_LATENCY_MODE_BMSK                                               0x10000
#define HWIO_MMSS_DP_PSR2_ML_LATENCY_PHY_LATENCY_MODE_SHFT                                                  0x10
#define HWIO_MMSS_DP_PSR2_ML_LATENCY_ML_INTERNAL_LATENCY_BMSK                                             0x3c00
#define HWIO_MMSS_DP_PSR2_ML_LATENCY_ML_INTERNAL_LATENCY_SHFT                                                0xa
#define HWIO_MMSS_DP_PSR2_ML_LATENCY_OFF_LATENCY_MARGIN_BMSK                                               0x3f0
#define HWIO_MMSS_DP_PSR2_ML_LATENCY_OFF_LATENCY_MARGIN_SHFT                                                 0x4
#define HWIO_MMSS_DP_PSR2_ML_LATENCY_PHY_ML_LATENCY_BMSK                                                     0xf
#define HWIO_MMSS_DP_PSR2_ML_LATENCY_PHY_ML_LATENCY_SHFT                                                     0x0

#define HWIO_MMSS_DP_PSR_RESET_ADDR                                                                   (MMSS_DP_REG_BASE + MMSS_DP_LCLK_REG_BASE      + 0x0000010c)
#define HWIO_MMSS_DP_PSR_RESET_RMSK                                                                          0x3
#define HWIO_MMSS_DP_PSR_RESET_IN          \
        in_dword_masked(HWIO_MMSS_DP_PSR_RESET_ADDR, HWIO_MMSS_DP_PSR_RESET_RMSK)
#define HWIO_MMSS_DP_PSR_RESET_INM(m)      \
        in_dword_masked(HWIO_MMSS_DP_PSR_RESET_ADDR, m)
#define HWIO_MMSS_DP_PSR_RESET_OUT(v)      \
        out_dword(HWIO_MMSS_DP_PSR_RESET_ADDR,v)
#define HWIO_MMSS_DP_PSR_RESET_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_DP_PSR_RESET_ADDR,m,v,HWIO_MMSS_DP_PSR_RESET_IN)
#define HWIO_MMSS_DP_PSR_RESET_SW_GTC_RESET_BMSK                                                             0x2
#define HWIO_MMSS_DP_PSR_RESET_SW_GTC_RESET_SHFT                                                             0x1
#define HWIO_MMSS_DP_PSR_RESET_SW_PSR_RESET_BMSK                                                             0x1
#define HWIO_MMSS_DP_PSR_RESET_SW_PSR_RESET_SHFT                                                             0x0

#define HWIO_MMSS_DP_PSR_CMD_ADDR                                                                     (MMSS_DP_REG_BASE + MMSS_DP_LCLK_REG_BASE      + 0x00000110)
#define HWIO_MMSS_DP_PSR_CMD_RMSK                                                                            0xf
#define HWIO_MMSS_DP_PSR_CMD_IN          \
        in_dword_masked(HWIO_MMSS_DP_PSR_CMD_ADDR, HWIO_MMSS_DP_PSR_CMD_RMSK)
#define HWIO_MMSS_DP_PSR_CMD_INM(m)      \
        in_dword_masked(HWIO_MMSS_DP_PSR_CMD_ADDR, m)
#define HWIO_MMSS_DP_PSR_CMD_OUT(v)      \
        out_dword(HWIO_MMSS_DP_PSR_CMD_ADDR,v)
#define HWIO_MMSS_DP_PSR_CMD_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_DP_PSR_CMD_ADDR,m,v,HWIO_MMSS_DP_PSR_CMD_IN)
#define HWIO_MMSS_DP_PSR_CMD_PSR_BURST_UPDATE_BMSK                                                           0x8
#define HWIO_MMSS_DP_PSR_CMD_PSR_BURST_UPDATE_SHFT                                                           0x3
#define HWIO_MMSS_DP_PSR_CMD_PSR_UPDATE_BMSK                                                                 0x4
#define HWIO_MMSS_DP_PSR_CMD_PSR_UPDATE_SHFT                                                                 0x2
#define HWIO_MMSS_DP_PSR_CMD_PSR_EXIT_BMSK                                                                   0x2
#define HWIO_MMSS_DP_PSR_CMD_PSR_EXIT_SHFT                                                                   0x1
#define HWIO_MMSS_DP_PSR_CMD_PSR_ENTER_BMSK                                                                  0x1
#define HWIO_MMSS_DP_PSR_CMD_PSR_ENTER_SHFT                                                                  0x0

#define HWIO_MMSS_DP_EXIT_CONFIG_ADDR                                                                 (MMSS_DP_REG_BASE + MMSS_DP_LCLK_REG_BASE      + 0x00000114)
#define HWIO_MMSS_DP_EXIT_CONFIG_RMSK                                                                  0xfffff07
#define HWIO_MMSS_DP_EXIT_CONFIG_IN          \
        in_dword_masked(HWIO_MMSS_DP_EXIT_CONFIG_ADDR, HWIO_MMSS_DP_EXIT_CONFIG_RMSK)
#define HWIO_MMSS_DP_EXIT_CONFIG_INM(m)      \
        in_dword_masked(HWIO_MMSS_DP_EXIT_CONFIG_ADDR, m)
#define HWIO_MMSS_DP_EXIT_CONFIG_OUT(v)      \
        out_dword(HWIO_MMSS_DP_EXIT_CONFIG_ADDR,v)
#define HWIO_MMSS_DP_EXIT_CONFIG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_DP_EXIT_CONFIG_ADDR,m,v,HWIO_MMSS_DP_EXIT_CONFIG_IN)
#define HWIO_MMSS_DP_EXIT_CONFIG_FAST_TRAIN_CYCLES_BMSK                                                0xfffff00
#define HWIO_MMSS_DP_EXIT_CONFIG_FAST_TRAIN_CYCLES_SHFT                                                      0x8
#define HWIO_MMSS_DP_EXIT_CONFIG_FAST_TRAIN_PATTERNS_BMSK                                                    0x7
#define HWIO_MMSS_DP_EXIT_CONFIG_FAST_TRAIN_PATTERNS_SHFT                                                    0x0

#define HWIO_MMSS_DP_GTC_CMD_ADDR                                                                     (MMSS_DP_REG_BASE + MMSS_DP_LCLK_REG_BASE      + 0x00000118)
#define HWIO_MMSS_DP_GTC_CMD_RMSK                                                                            0x3
#define HWIO_MMSS_DP_GTC_CMD_IN          \
        in_dword_masked(HWIO_MMSS_DP_GTC_CMD_ADDR, HWIO_MMSS_DP_GTC_CMD_RMSK)
#define HWIO_MMSS_DP_GTC_CMD_INM(m)      \
        in_dword_masked(HWIO_MMSS_DP_GTC_CMD_ADDR, m)
#define HWIO_MMSS_DP_GTC_CMD_OUT(v)      \
        out_dword(HWIO_MMSS_DP_GTC_CMD_ADDR,v)
#define HWIO_MMSS_DP_GTC_CMD_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_DP_GTC_CMD_ADDR,m,v,HWIO_MMSS_DP_GTC_CMD_IN)
#define HWIO_MMSS_DP_GTC_CMD_STOP_GTC_BMSK                                                                   0x2
#define HWIO_MMSS_DP_GTC_CMD_STOP_GTC_SHFT                                                                   0x1
#define HWIO_MMSS_DP_GTC_CMD_START_GTC_BMSK                                                                  0x1
#define HWIO_MMSS_DP_GTC_CMD_START_GTC_SHFT                                                                  0x0

#define HWIO_MMSS_DP_GTC_CONFIG_ADDR                                                                  (MMSS_DP_REG_BASE + MMSS_DP_LCLK_REG_BASE      + 0x0000011c)
#define HWIO_MMSS_DP_GTC_CONFIG_RMSK                                                                         0xf
#define HWIO_MMSS_DP_GTC_CONFIG_IN          \
        in_dword_masked(HWIO_MMSS_DP_GTC_CONFIG_ADDR, HWIO_MMSS_DP_GTC_CONFIG_RMSK)
#define HWIO_MMSS_DP_GTC_CONFIG_INM(m)      \
        in_dword_masked(HWIO_MMSS_DP_GTC_CONFIG_ADDR, m)
#define HWIO_MMSS_DP_GTC_CONFIG_OUT(v)      \
        out_dword(HWIO_MMSS_DP_GTC_CONFIG_ADDR,v)
#define HWIO_MMSS_DP_GTC_CONFIG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_DP_GTC_CONFIG_ADDR,m,v,HWIO_MMSS_DP_GTC_CONFIG_IN)
#define HWIO_MMSS_DP_GTC_CONFIG_AUX_PRIORITY_BMSK                                                            0xc
#define HWIO_MMSS_DP_GTC_CONFIG_AUX_PRIORITY_SHFT                                                            0x2
#define HWIO_MMSS_DP_GTC_CONFIG_DISABLE_REPEAT_VBE_BMSK                                                      0x2
#define HWIO_MMSS_DP_GTC_CONFIG_DISABLE_REPEAT_VBE_SHFT                                                      0x1
#define HWIO_MMSS_DP_GTC_CONFIG_REPEAT_GTC_BMSK                                                              0x1
#define HWIO_MMSS_DP_GTC_CONFIG_REPEAT_GTC_SHFT                                                              0x0

#define HWIO_MMSS_DP_GTC_LIMITS_ADDR                                                                  (MMSS_DP_REG_BASE + MMSS_DP_LCLK_REG_BASE      + 0x00000120)
#define HWIO_MMSS_DP_GTC_LIMITS_RMSK                                                                        0x7f
#define HWIO_MMSS_DP_GTC_LIMITS_IN          \
        in_dword_masked(HWIO_MMSS_DP_GTC_LIMITS_ADDR, HWIO_MMSS_DP_GTC_LIMITS_RMSK)
#define HWIO_MMSS_DP_GTC_LIMITS_INM(m)      \
        in_dword_masked(HWIO_MMSS_DP_GTC_LIMITS_ADDR, m)
#define HWIO_MMSS_DP_GTC_LIMITS_OUT(v)      \
        out_dword(HWIO_MMSS_DP_GTC_LIMITS_ADDR,v)
#define HWIO_MMSS_DP_GTC_LIMITS_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_DP_GTC_LIMITS_ADDR,m,v,HWIO_MMSS_DP_GTC_LIMITS_IN)
#define HWIO_MMSS_DP_GTC_LIMITS_LOCK_LIMIT_BMSK                                                             0x78
#define HWIO_MMSS_DP_GTC_LIMITS_LOCK_LIMIT_SHFT                                                              0x3
#define HWIO_MMSS_DP_GTC_LIMITS_PHASE_LIMIT_BMSK                                                             0x7
#define HWIO_MMSS_DP_GTC_LIMITS_PHASE_LIMIT_SHFT                                                             0x0

#define HWIO_MMSS_DP_GTC_AUX_LIMITS_ADDR                                                              (MMSS_DP_REG_BASE + MMSS_DP_LCLK_REG_BASE      + 0x00000124)
#define HWIO_MMSS_DP_GTC_AUX_LIMITS_RMSK                                                                   0xfff
#define HWIO_MMSS_DP_GTC_AUX_LIMITS_IN          \
        in_dword_masked(HWIO_MMSS_DP_GTC_AUX_LIMITS_ADDR, HWIO_MMSS_DP_GTC_AUX_LIMITS_RMSK)
#define HWIO_MMSS_DP_GTC_AUX_LIMITS_INM(m)      \
        in_dword_masked(HWIO_MMSS_DP_GTC_AUX_LIMITS_ADDR, m)
#define HWIO_MMSS_DP_GTC_AUX_LIMITS_OUT(v)      \
        out_dword(HWIO_MMSS_DP_GTC_AUX_LIMITS_ADDR,v)
#define HWIO_MMSS_DP_GTC_AUX_LIMITS_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_DP_GTC_AUX_LIMITS_ADDR,m,v,HWIO_MMSS_DP_GTC_AUX_LIMITS_IN)
#define HWIO_MMSS_DP_GTC_AUX_LIMITS_GTC_AUX_NACK_DEFER_LIMIT_BMSK                                          0xf00
#define HWIO_MMSS_DP_GTC_AUX_LIMITS_GTC_AUX_NACK_DEFER_LIMIT_SHFT                                            0x8
#define HWIO_MMSS_DP_GTC_AUX_LIMITS_GTC_AUX_READ_ZERO_LIMIT_BMSK                                            0xf0
#define HWIO_MMSS_DP_GTC_AUX_LIMITS_GTC_AUX_READ_ZERO_LIMIT_SHFT                                             0x4
#define HWIO_MMSS_DP_GTC_AUX_LIMITS_GTC_AUX_TIMEOUTS_LIMIT_BMSK                                              0xf
#define HWIO_MMSS_DP_GTC_AUX_LIMITS_GTC_AUX_TIMEOUTS_LIMIT_SHFT                                              0x0

#define HWIO_MMSS_DP_GTC_AUX_TIMEOUT_ADDR                                                             (MMSS_DP_REG_BASE + MMSS_DP_LCLK_REG_BASE      + 0x00000128)
#define HWIO_MMSS_DP_GTC_AUX_TIMEOUT_RMSK                                                                 0xffff
#define HWIO_MMSS_DP_GTC_AUX_TIMEOUT_IN          \
        in_dword_masked(HWIO_MMSS_DP_GTC_AUX_TIMEOUT_ADDR, HWIO_MMSS_DP_GTC_AUX_TIMEOUT_RMSK)
#define HWIO_MMSS_DP_GTC_AUX_TIMEOUT_INM(m)      \
        in_dword_masked(HWIO_MMSS_DP_GTC_AUX_TIMEOUT_ADDR, m)
#define HWIO_MMSS_DP_GTC_AUX_TIMEOUT_OUT(v)      \
        out_dword(HWIO_MMSS_DP_GTC_AUX_TIMEOUT_ADDR,v)
#define HWIO_MMSS_DP_GTC_AUX_TIMEOUT_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_DP_GTC_AUX_TIMEOUT_ADDR,m,v,HWIO_MMSS_DP_GTC_AUX_TIMEOUT_IN)
#define HWIO_MMSS_DP_GTC_AUX_TIMEOUT_GTC_AUX_TIMEOUT_COUNT_BMSK                                           0xffff
#define HWIO_MMSS_DP_GTC_AUX_TIMEOUT_GTC_AUX_TIMEOUT_COUNT_SHFT                                              0x0

#define HWIO_MMSS_DP_WAKE_ACK_TIMEOUT_ADDR                                                            (MMSS_DP_REG_BASE + MMSS_DP_LCLK_REG_BASE      + 0x0000012c)
#define HWIO_MMSS_DP_WAKE_ACK_TIMEOUT_RMSK                                                            0xffff03ff
#define HWIO_MMSS_DP_WAKE_ACK_TIMEOUT_IN          \
        in_dword_masked(HWIO_MMSS_DP_WAKE_ACK_TIMEOUT_ADDR, HWIO_MMSS_DP_WAKE_ACK_TIMEOUT_RMSK)
#define HWIO_MMSS_DP_WAKE_ACK_TIMEOUT_INM(m)      \
        in_dword_masked(HWIO_MMSS_DP_WAKE_ACK_TIMEOUT_ADDR, m)
#define HWIO_MMSS_DP_WAKE_ACK_TIMEOUT_OUT(v)      \
        out_dword(HWIO_MMSS_DP_WAKE_ACK_TIMEOUT_ADDR,v)
#define HWIO_MMSS_DP_WAKE_ACK_TIMEOUT_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_DP_WAKE_ACK_TIMEOUT_ADDR,m,v,HWIO_MMSS_DP_WAKE_ACK_TIMEOUT_IN)
#define HWIO_MMSS_DP_WAKE_ACK_TIMEOUT_WAKE_ACK_TIMEOUT_COUNT_PSR_BMSK                                 0xffff0000
#define HWIO_MMSS_DP_WAKE_ACK_TIMEOUT_WAKE_ACK_TIMEOUT_COUNT_PSR_SHFT                                       0x10
#define HWIO_MMSS_DP_WAKE_ACK_TIMEOUT_WAKE_ACK_TIMEOUT_COUNT_PSR2_BMSK                                     0x3ff
#define HWIO_MMSS_DP_WAKE_ACK_TIMEOUT_WAKE_ACK_TIMEOUT_COUNT_PSR2_SHFT                                       0x0

#define HWIO_MMSS_DP_VBE_TIMEOUT_ADDR                                                                 (MMSS_DP_REG_BASE + MMSS_DP_LCLK_REG_BASE      + 0x00000130)
#define HWIO_MMSS_DP_VBE_TIMEOUT_RMSK                                                                    0xfffff
#define HWIO_MMSS_DP_VBE_TIMEOUT_IN          \
        in_dword_masked(HWIO_MMSS_DP_VBE_TIMEOUT_ADDR, HWIO_MMSS_DP_VBE_TIMEOUT_RMSK)
#define HWIO_MMSS_DP_VBE_TIMEOUT_INM(m)      \
        in_dword_masked(HWIO_MMSS_DP_VBE_TIMEOUT_ADDR, m)
#define HWIO_MMSS_DP_VBE_TIMEOUT_OUT(v)      \
        out_dword(HWIO_MMSS_DP_VBE_TIMEOUT_ADDR,v)
#define HWIO_MMSS_DP_VBE_TIMEOUT_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_DP_VBE_TIMEOUT_ADDR,m,v,HWIO_MMSS_DP_VBE_TIMEOUT_IN)
#define HWIO_MMSS_DP_VBE_TIMEOUT_VBE_TIMEOUT_COUNT_BMSK                                                  0xfffff
#define HWIO_MMSS_DP_VBE_TIMEOUT_VBE_TIMEOUT_COUNT_SHFT                                                      0x0

#define HWIO_MMSS_DP_GTC_LOW_COUNTS_ADDR                                                              (MMSS_DP_REG_BASE + MMSS_DP_LCLK_REG_BASE      + 0x00000134)
#define HWIO_MMSS_DP_GTC_LOW_COUNTS_RMSK                                                              0xffffffff
#define HWIO_MMSS_DP_GTC_LOW_COUNTS_IN          \
        in_dword_masked(HWIO_MMSS_DP_GTC_LOW_COUNTS_ADDR, HWIO_MMSS_DP_GTC_LOW_COUNTS_RMSK)
#define HWIO_MMSS_DP_GTC_LOW_COUNTS_INM(m)      \
        in_dword_masked(HWIO_MMSS_DP_GTC_LOW_COUNTS_ADDR, m)
#define HWIO_MMSS_DP_GTC_LOW_COUNTS_OUT(v)      \
        out_dword(HWIO_MMSS_DP_GTC_LOW_COUNTS_ADDR,v)
#define HWIO_MMSS_DP_GTC_LOW_COUNTS_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_DP_GTC_LOW_COUNTS_ADDR,m,v,HWIO_MMSS_DP_GTC_LOW_COUNTS_IN)
#define HWIO_MMSS_DP_GTC_LOW_COUNTS_TO_COUNT_LOW_BMSK                                                 0xffff0000
#define HWIO_MMSS_DP_GTC_LOW_COUNTS_TO_COUNT_LOW_SHFT                                                       0x10
#define HWIO_MMSS_DP_GTC_LOW_COUNTS_TICK_COUNT_LOW_BMSK                                                   0xffff
#define HWIO_MMSS_DP_GTC_LOW_COUNTS_TICK_COUNT_LOW_SHFT                                                      0x0

#define HWIO_MMSS_DP_GTC_HIGH_COUNT_0_ADDR                                                            (MMSS_DP_REG_BASE + MMSS_DP_LCLK_REG_BASE      + 0x00000138)
#define HWIO_MMSS_DP_GTC_HIGH_COUNT_0_RMSK                                                               0xfffff
#define HWIO_MMSS_DP_GTC_HIGH_COUNT_0_IN          \
        in_dword_masked(HWIO_MMSS_DP_GTC_HIGH_COUNT_0_ADDR, HWIO_MMSS_DP_GTC_HIGH_COUNT_0_RMSK)
#define HWIO_MMSS_DP_GTC_HIGH_COUNT_0_INM(m)      \
        in_dword_masked(HWIO_MMSS_DP_GTC_HIGH_COUNT_0_ADDR, m)
#define HWIO_MMSS_DP_GTC_HIGH_COUNT_0_OUT(v)      \
        out_dword(HWIO_MMSS_DP_GTC_HIGH_COUNT_0_ADDR,v)
#define HWIO_MMSS_DP_GTC_HIGH_COUNT_0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_DP_GTC_HIGH_COUNT_0_ADDR,m,v,HWIO_MMSS_DP_GTC_HIGH_COUNT_0_IN)
#define HWIO_MMSS_DP_GTC_HIGH_COUNT_0_TICK_COUNT_HIGH_BMSK                                               0xfffff
#define HWIO_MMSS_DP_GTC_HIGH_COUNT_0_TICK_COUNT_HIGH_SHFT                                                   0x0

#define HWIO_MMSS_DP_GTC_HIGH_COUNT_1_ADDR                                                            (MMSS_DP_REG_BASE + MMSS_DP_LCLK_REG_BASE      + 0x0000013c)
#define HWIO_MMSS_DP_GTC_HIGH_COUNT_1_RMSK                                                               0xfffff
#define HWIO_MMSS_DP_GTC_HIGH_COUNT_1_IN          \
        in_dword_masked(HWIO_MMSS_DP_GTC_HIGH_COUNT_1_ADDR, HWIO_MMSS_DP_GTC_HIGH_COUNT_1_RMSK)
#define HWIO_MMSS_DP_GTC_HIGH_COUNT_1_INM(m)      \
        in_dword_masked(HWIO_MMSS_DP_GTC_HIGH_COUNT_1_ADDR, m)
#define HWIO_MMSS_DP_GTC_HIGH_COUNT_1_OUT(v)      \
        out_dword(HWIO_MMSS_DP_GTC_HIGH_COUNT_1_ADDR,v)
#define HWIO_MMSS_DP_GTC_HIGH_COUNT_1_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_DP_GTC_HIGH_COUNT_1_ADDR,m,v,HWIO_MMSS_DP_GTC_HIGH_COUNT_1_IN)
#define HWIO_MMSS_DP_GTC_HIGH_COUNT_1_TO_COUNT_HIGH_BMSK                                                 0xfffff
#define HWIO_MMSS_DP_GTC_HIGH_COUNT_1_TO_COUNT_HIGH_SHFT                                                     0x0

#define HWIO_MMSS_DP_GTC_ADJUST_ADDR                                                                  (MMSS_DP_REG_BASE + MMSS_DP_LCLK_REG_BASE      + 0x00000140)
#define HWIO_MMSS_DP_GTC_ADJUST_RMSK                                                                   0xfffffff
#define HWIO_MMSS_DP_GTC_ADJUST_IN          \
        in_dword_masked(HWIO_MMSS_DP_GTC_ADJUST_ADDR, HWIO_MMSS_DP_GTC_ADJUST_RMSK)
#define HWIO_MMSS_DP_GTC_ADJUST_INM(m)      \
        in_dword_masked(HWIO_MMSS_DP_GTC_ADJUST_ADDR, m)
#define HWIO_MMSS_DP_GTC_ADJUST_OUT(v)      \
        out_dword(HWIO_MMSS_DP_GTC_ADJUST_ADDR,v)
#define HWIO_MMSS_DP_GTC_ADJUST_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_DP_GTC_ADJUST_ADDR,m,v,HWIO_MMSS_DP_GTC_ADJUST_IN)
#define HWIO_MMSS_DP_GTC_ADJUST_ADJUST_CYCLES_BMSK                                                     0xfffc000
#define HWIO_MMSS_DP_GTC_ADJUST_ADJUST_CYCLES_SHFT                                                           0xe
#define HWIO_MMSS_DP_GTC_ADJUST_ADJUST_OFFSET_BMSK                                                        0x3fff
#define HWIO_MMSS_DP_GTC_ADJUST_ADJUST_OFFSET_SHFT                                                           0x0

#define HWIO_MMSS_DP_GTC_PERIOD_ADDR                                                                  (MMSS_DP_REG_BASE + MMSS_DP_LCLK_REG_BASE      + 0x00000144)
#define HWIO_MMSS_DP_GTC_PERIOD_RMSK                                                                   0x7ffffff
#define HWIO_MMSS_DP_GTC_PERIOD_IN          \
        in_dword_masked(HWIO_MMSS_DP_GTC_PERIOD_ADDR, HWIO_MMSS_DP_GTC_PERIOD_RMSK)
#define HWIO_MMSS_DP_GTC_PERIOD_INM(m)      \
        in_dword_masked(HWIO_MMSS_DP_GTC_PERIOD_ADDR, m)
#define HWIO_MMSS_DP_GTC_PERIOD_OUT(v)      \
        out_dword(HWIO_MMSS_DP_GTC_PERIOD_ADDR,v)
#define HWIO_MMSS_DP_GTC_PERIOD_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_DP_GTC_PERIOD_ADDR,m,v,HWIO_MMSS_DP_GTC_PERIOD_IN)
#define HWIO_MMSS_DP_GTC_PERIOD_ADJUSTED_PERIOD_BMSK                                                   0x7ffffff
#define HWIO_MMSS_DP_GTC_PERIOD_ADJUSTED_PERIOD_SHFT                                                         0x0

#define HWIO_MMSS_DP_GTC_AUX_ADDRESS_ADDR                                                             (MMSS_DP_REG_BASE + MMSS_DP_LCLK_REG_BASE      + 0x00000148)
#define HWIO_MMSS_DP_GTC_AUX_ADDRESS_RMSK                                                             0xffffffff
#define HWIO_MMSS_DP_GTC_AUX_ADDRESS_IN          \
        in_dword_masked(HWIO_MMSS_DP_GTC_AUX_ADDRESS_ADDR, HWIO_MMSS_DP_GTC_AUX_ADDRESS_RMSK)
#define HWIO_MMSS_DP_GTC_AUX_ADDRESS_INM(m)      \
        in_dword_masked(HWIO_MMSS_DP_GTC_AUX_ADDRESS_ADDR, m)
#define HWIO_MMSS_DP_GTC_AUX_ADDRESS_OUT(v)      \
        out_dword(HWIO_MMSS_DP_GTC_AUX_ADDRESS_ADDR,v)
#define HWIO_MMSS_DP_GTC_AUX_ADDRESS_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_DP_GTC_AUX_ADDRESS_ADDR,m,v,HWIO_MMSS_DP_GTC_AUX_ADDRESS_IN)
#define HWIO_MMSS_DP_GTC_AUX_ADDRESS_GTC_RX_ADDRESS_BMSK                                              0xff000000
#define HWIO_MMSS_DP_GTC_AUX_ADDRESS_GTC_RX_ADDRESS_SHFT                                                    0x18
#define HWIO_MMSS_DP_GTC_AUX_ADDRESS_GTC_OFFSET_ADDRESS_BMSK                                            0xfff000
#define HWIO_MMSS_DP_GTC_AUX_ADDRESS_GTC_OFFSET_ADDRESS_SHFT                                                 0xc
#define HWIO_MMSS_DP_GTC_AUX_ADDRESS_GTC_ADDRESS_BMSK                                                      0xfff
#define HWIO_MMSS_DP_GTC_AUX_ADDRESS_GTC_ADDRESS_SHFT                                                        0x0

#define HWIO_MMSS_DP_VBE_ADDRESS_ADDR                                                                 (MMSS_DP_REG_BASE + MMSS_DP_LCLK_REG_BASE      + 0x0000014c)
#define HWIO_MMSS_DP_VBE_ADDRESS_RMSK                                                                      0xfff
#define HWIO_MMSS_DP_VBE_ADDRESS_IN          \
        in_dword_masked(HWIO_MMSS_DP_VBE_ADDRESS_ADDR, HWIO_MMSS_DP_VBE_ADDRESS_RMSK)
#define HWIO_MMSS_DP_VBE_ADDRESS_INM(m)      \
        in_dword_masked(HWIO_MMSS_DP_VBE_ADDRESS_ADDR, m)
#define HWIO_MMSS_DP_VBE_ADDRESS_OUT(v)      \
        out_dword(HWIO_MMSS_DP_VBE_ADDRESS_ADDR,v)
#define HWIO_MMSS_DP_VBE_ADDRESS_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_DP_VBE_ADDRESS_ADDR,m,v,HWIO_MMSS_DP_VBE_ADDRESS_IN)
#define HWIO_MMSS_DP_VBE_ADDRESS_VBE_ADDRESS_BMSK                                                          0xfff
#define HWIO_MMSS_DP_VBE_ADDRESS_VBE_ADDRESS_SHFT                                                            0x0

#define HWIO_MMSS_DP_PSR_CRC_RG_ADDR                                                                  (MMSS_DP_REG_BASE + MMSS_DP_LCLK_REG_BASE      + 0x00000154)
#define HWIO_MMSS_DP_PSR_CRC_RG_RMSK                                                                  0xffffffff
#define HWIO_MMSS_DP_PSR_CRC_RG_IN          \
        in_dword_masked(HWIO_MMSS_DP_PSR_CRC_RG_ADDR, HWIO_MMSS_DP_PSR_CRC_RG_RMSK)
#define HWIO_MMSS_DP_PSR_CRC_RG_INM(m)      \
        in_dword_masked(HWIO_MMSS_DP_PSR_CRC_RG_ADDR, m)
#define HWIO_MMSS_DP_PSR_CRC_RG_CRC_G_BMSK                                                            0xffff0000
#define HWIO_MMSS_DP_PSR_CRC_RG_CRC_G_SHFT                                                                  0x10
#define HWIO_MMSS_DP_PSR_CRC_RG_CRC_R_BMSK                                                                0xffff
#define HWIO_MMSS_DP_PSR_CRC_RG_CRC_R_SHFT                                                                   0x0

#define HWIO_MMSS_DP_PSR_CRC_B_ADDR                                                                   (MMSS_DP_REG_BASE + MMSS_DP_LCLK_REG_BASE      + 0x00000158)
#define HWIO_MMSS_DP_PSR_CRC_B_RMSK                                                                       0xffff
#define HWIO_MMSS_DP_PSR_CRC_B_IN          \
        in_dword_masked(HWIO_MMSS_DP_PSR_CRC_B_ADDR, HWIO_MMSS_DP_PSR_CRC_B_RMSK)
#define HWIO_MMSS_DP_PSR_CRC_B_INM(m)      \
        in_dword_masked(HWIO_MMSS_DP_PSR_CRC_B_ADDR, m)
#define HWIO_MMSS_DP_PSR_CRC_B_CRC_B_BMSK                                                                 0xffff
#define HWIO_MMSS_DP_PSR_CRC_B_CRC_B_SHFT                                                                    0x0

#define HWIO_MMSS_DP_PSR_INFO_ADDR                                                                    (MMSS_DP_REG_BASE + MMSS_DP_LCLK_REG_BASE      + 0x0000015c)
#define HWIO_MMSS_DP_PSR_INFO_RMSK                                                                      0x7fffff
#define HWIO_MMSS_DP_PSR_INFO_IN          \
        in_dword_masked(HWIO_MMSS_DP_PSR_INFO_ADDR, HWIO_MMSS_DP_PSR_INFO_RMSK)
#define HWIO_MMSS_DP_PSR_INFO_INM(m)      \
        in_dword_masked(HWIO_MMSS_DP_PSR_INFO_ADDR, m)
#define HWIO_MMSS_DP_PSR_INFO_GTC_STATE_BMSK                                                            0x780000
#define HWIO_MMSS_DP_PSR_INFO_GTC_STATE_SHFT                                                                0x13
#define HWIO_MMSS_DP_PSR_INFO_PSR2_STATE_BMSK                                                            0x7ff00
#define HWIO_MMSS_DP_PSR_INFO_PSR2_STATE_SHFT                                                                0x8
#define HWIO_MMSS_DP_PSR_INFO_PSR_STATE_BMSK                                                                0xff
#define HWIO_MMSS_DP_PSR_INFO_PSR_STATE_SHFT                                                                 0x0

#define HWIO_MMSS_DP_VBE_CTRL_ADDR                                                                    (MMSS_DP_REG_BASE + MMSS_DP_LCLK_REG_BASE      + 0x00000160)
#define HWIO_MMSS_DP_VBE_CTRL_RMSK                                                                           0x1
#define HWIO_MMSS_DP_VBE_CTRL_IN          \
        in_dword_masked(HWIO_MMSS_DP_VBE_CTRL_ADDR, HWIO_MMSS_DP_VBE_CTRL_RMSK)
#define HWIO_MMSS_DP_VBE_CTRL_INM(m)      \
        in_dword_masked(HWIO_MMSS_DP_VBE_CTRL_ADDR, m)
#define HWIO_MMSS_DP_VBE_CTRL_OUT(v)      \
        out_dword(HWIO_MMSS_DP_VBE_CTRL_ADDR,v)
#define HWIO_MMSS_DP_VBE_CTRL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_DP_VBE_CTRL_ADDR,m,v,HWIO_MMSS_DP_VBE_CTRL_IN)
#define HWIO_MMSS_DP_VBE_CTRL_FORCE_VBE_INVALID_BMSK                                                         0x1
#define HWIO_MMSS_DP_VBE_CTRL_FORCE_VBE_INVALID_SHFT                                                         0x0

#define HWIO_MMSS_DP_VSC_HB0_PB0_HB1_PB1_ADDR                                                         (MMSS_DP_REG_BASE + MMSS_DP_LCLK_REG_BASE      + 0x00000170)
#define HWIO_MMSS_DP_VSC_HB0_PB0_HB1_PB1_RMSK                                                         0xffffffff
#define HWIO_MMSS_DP_VSC_HB0_PB0_HB1_PB1_IN          \
        in_dword_masked(HWIO_MMSS_DP_VSC_HB0_PB0_HB1_PB1_ADDR, HWIO_MMSS_DP_VSC_HB0_PB0_HB1_PB1_RMSK)
#define HWIO_MMSS_DP_VSC_HB0_PB0_HB1_PB1_INM(m)      \
        in_dword_masked(HWIO_MMSS_DP_VSC_HB0_PB0_HB1_PB1_ADDR, m)
#define HWIO_MMSS_DP_VSC_HB0_PB0_HB1_PB1_OUT(v)      \
        out_dword(HWIO_MMSS_DP_VSC_HB0_PB0_HB1_PB1_ADDR,v)
#define HWIO_MMSS_DP_VSC_HB0_PB0_HB1_PB1_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_DP_VSC_HB0_PB0_HB1_PB1_ADDR,m,v,HWIO_MMSS_DP_VSC_HB0_PB0_HB1_PB1_IN)
#define HWIO_MMSS_DP_VSC_HB0_PB0_HB1_PB1_PB1_BMSK                                                     0xff000000
#define HWIO_MMSS_DP_VSC_HB0_PB0_HB1_PB1_PB1_SHFT                                                           0x18
#define HWIO_MMSS_DP_VSC_HB0_PB0_HB1_PB1_HB1_BMSK                                                       0xff0000
#define HWIO_MMSS_DP_VSC_HB0_PB0_HB1_PB1_HB1_SHFT                                                           0x10
#define HWIO_MMSS_DP_VSC_HB0_PB0_HB1_PB1_PB0_BMSK                                                         0xff00
#define HWIO_MMSS_DP_VSC_HB0_PB0_HB1_PB1_PB0_SHFT                                                            0x8
#define HWIO_MMSS_DP_VSC_HB0_PB0_HB1_PB1_HB0_BMSK                                                           0xff
#define HWIO_MMSS_DP_VSC_HB0_PB0_HB1_PB1_HB0_SHFT                                                            0x0

#define HWIO_MMSS_DP_VSC_HB2_PB2_HB3_PB3_ADDR                                                         (MMSS_DP_REG_BASE + MMSS_DP_LCLK_REG_BASE      + 0x00000174)
#define HWIO_MMSS_DP_VSC_HB2_PB2_HB3_PB3_RMSK                                                         0xffffffff
#define HWIO_MMSS_DP_VSC_HB2_PB2_HB3_PB3_IN          \
        in_dword_masked(HWIO_MMSS_DP_VSC_HB2_PB2_HB3_PB3_ADDR, HWIO_MMSS_DP_VSC_HB2_PB2_HB3_PB3_RMSK)
#define HWIO_MMSS_DP_VSC_HB2_PB2_HB3_PB3_INM(m)      \
        in_dword_masked(HWIO_MMSS_DP_VSC_HB2_PB2_HB3_PB3_ADDR, m)
#define HWIO_MMSS_DP_VSC_HB2_PB2_HB3_PB3_OUT(v)      \
        out_dword(HWIO_MMSS_DP_VSC_HB2_PB2_HB3_PB3_ADDR,v)
#define HWIO_MMSS_DP_VSC_HB2_PB2_HB3_PB3_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_DP_VSC_HB2_PB2_HB3_PB3_ADDR,m,v,HWIO_MMSS_DP_VSC_HB2_PB2_HB3_PB3_IN)
#define HWIO_MMSS_DP_VSC_HB2_PB2_HB3_PB3_PB3_BMSK                                                     0xff000000
#define HWIO_MMSS_DP_VSC_HB2_PB2_HB3_PB3_PB3_SHFT                                                           0x18
#define HWIO_MMSS_DP_VSC_HB2_PB2_HB3_PB3_HB3_BMSK                                                       0xff0000
#define HWIO_MMSS_DP_VSC_HB2_PB2_HB3_PB3_HB3_SHFT                                                           0x10
#define HWIO_MMSS_DP_VSC_HB2_PB2_HB3_PB3_PB2_BMSK                                                         0xff00
#define HWIO_MMSS_DP_VSC_HB2_PB2_HB3_PB3_PB2_SHFT                                                            0x8
#define HWIO_MMSS_DP_VSC_HB2_PB2_HB3_PB3_HB2_BMSK                                                           0xff
#define HWIO_MMSS_DP_VSC_HB2_PB2_HB3_PB3_HB2_SHFT                                                            0x0

#define HWIO_MMSS_DP_VSC_DB0_PB4_ADDR                                                                 (MMSS_DP_REG_BASE + MMSS_DP_LCLK_REG_BASE      + 0x00000178)
#define HWIO_MMSS_DP_VSC_DB0_PB4_RMSK                                                                     0xffff
#define HWIO_MMSS_DP_VSC_DB0_PB4_IN          \
        in_dword_masked(HWIO_MMSS_DP_VSC_DB0_PB4_ADDR, HWIO_MMSS_DP_VSC_DB0_PB4_RMSK)
#define HWIO_MMSS_DP_VSC_DB0_PB4_INM(m)      \
        in_dword_masked(HWIO_MMSS_DP_VSC_DB0_PB4_ADDR, m)
#define HWIO_MMSS_DP_VSC_DB0_PB4_OUT(v)      \
        out_dword(HWIO_MMSS_DP_VSC_DB0_PB4_ADDR,v)
#define HWIO_MMSS_DP_VSC_DB0_PB4_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_DP_VSC_DB0_PB4_ADDR,m,v,HWIO_MMSS_DP_VSC_DB0_PB4_IN)
#define HWIO_MMSS_DP_VSC_DB0_PB4_PB4_BMSK                                                                 0xff00
#define HWIO_MMSS_DP_VSC_DB0_PB4_PB4_SHFT                                                                    0x8
#define HWIO_MMSS_DP_VSC_DB0_PB4_DB0_BMSK                                                                   0xff
#define HWIO_MMSS_DP_VSC_DB0_PB4_DB0_SHFT                                                                    0x0

#define HWIO_MMSS_DP_COMPRESSION_MODE_CTRL_ADDR                                                       (MMSS_DP_REG_BASE + MMSS_DP_LCLK_REG_BASE      + 0x00000180)
#define HWIO_MMSS_DP_COMPRESSION_MODE_CTRL_RMSK                                                       0xffffffff
#define HWIO_MMSS_DP_COMPRESSION_MODE_CTRL_IN          \
        in_dword_masked(HWIO_MMSS_DP_COMPRESSION_MODE_CTRL_ADDR, HWIO_MMSS_DP_COMPRESSION_MODE_CTRL_RMSK)
#define HWIO_MMSS_DP_COMPRESSION_MODE_CTRL_INM(m)      \
        in_dword_masked(HWIO_MMSS_DP_COMPRESSION_MODE_CTRL_ADDR, m)
#define HWIO_MMSS_DP_COMPRESSION_MODE_CTRL_OUT(v)      \
        out_dword(HWIO_MMSS_DP_COMPRESSION_MODE_CTRL_ADDR,v)
#define HWIO_MMSS_DP_COMPRESSION_MODE_CTRL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_DP_COMPRESSION_MODE_CTRL_ADDR,m,v,HWIO_MMSS_DP_COMPRESSION_MODE_CTRL_IN)
#define HWIO_MMSS_DP_COMPRESSION_MODE_CTRL_BYTE_COUNT_BMSK                                            0xffff0000
#define HWIO_MMSS_DP_COMPRESSION_MODE_CTRL_BYTE_COUNT_SHFT                                                  0x10
#define HWIO_MMSS_DP_COMPRESSION_MODE_CTRL_PSR_CRC_MODE_BMSK                                              0xc000
#define HWIO_MMSS_DP_COMPRESSION_MODE_CTRL_PSR_CRC_MODE_SHFT                                                 0xe
#define HWIO_MMSS_DP_COMPRESSION_MODE_CTRL_BE_SHIFT_BMSK                                                  0x3e00
#define HWIO_MMSS_DP_COMPRESSION_MODE_CTRL_BE_SHIFT_SHFT                                                     0x9
#define HWIO_MMSS_DP_COMPRESSION_MODE_CTRL_UPDATE_PPS_BMSK                                                 0x100
#define HWIO_MMSS_DP_COMPRESSION_MODE_CTRL_UPDATE_PPS_SHFT                                                   0x8
#define HWIO_MMSS_DP_COMPRESSION_MODE_CTRL_SEND_PPS_BMSK                                                    0x80
#define HWIO_MMSS_DP_COMPRESSION_MODE_CTRL_SEND_PPS_SHFT                                                     0x7
#define HWIO_MMSS_DP_COMPRESSION_MODE_CTRL_SLICES_PER_LINE_BMSK                                             0x60
#define HWIO_MMSS_DP_COMPRESSION_MODE_CTRL_SLICES_PER_LINE_SHFT                                              0x5
#define HWIO_MMSS_DP_COMPRESSION_MODE_CTRL_EOL_BYTE_NUM_BMSK                                                0x18
#define HWIO_MMSS_DP_COMPRESSION_MODE_CTRL_EOL_BYTE_NUM_SHFT                                                 0x3
#define HWIO_MMSS_DP_COMPRESSION_MODE_CTRL_EOC_BYTE_NUM_BMSK                                                 0x6
#define HWIO_MMSS_DP_COMPRESSION_MODE_CTRL_EOC_BYTE_NUM_SHFT                                                 0x1
#define HWIO_MMSS_DP_COMPRESSION_MODE_CTRL_EN_BMSK                                                           0x1
#define HWIO_MMSS_DP_COMPRESSION_MODE_CTRL_EN_SHFT                                                           0x0

#define HWIO_MMSS_DP_PPS_HB_0_3_ADDR                                                                  (MMSS_DP_REG_BASE + MMSS_DP_LCLK_REG_BASE      + 0x00000184)
#define HWIO_MMSS_DP_PPS_HB_0_3_RMSK                                                                  0xffffffff
#define HWIO_MMSS_DP_PPS_HB_0_3_IN          \
        in_dword_masked(HWIO_MMSS_DP_PPS_HB_0_3_ADDR, HWIO_MMSS_DP_PPS_HB_0_3_RMSK)
#define HWIO_MMSS_DP_PPS_HB_0_3_INM(m)      \
        in_dword_masked(HWIO_MMSS_DP_PPS_HB_0_3_ADDR, m)
#define HWIO_MMSS_DP_PPS_HB_0_3_OUT(v)      \
        out_dword(HWIO_MMSS_DP_PPS_HB_0_3_ADDR,v)
#define HWIO_MMSS_DP_PPS_HB_0_3_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_DP_PPS_HB_0_3_ADDR,m,v,HWIO_MMSS_DP_PPS_HB_0_3_IN)
#define HWIO_MMSS_DP_PPS_HB_0_3_PPS_HB3_BMSK                                                          0xff000000
#define HWIO_MMSS_DP_PPS_HB_0_3_PPS_HB3_SHFT                                                                0x18
#define HWIO_MMSS_DP_PPS_HB_0_3_PPS_HB2_BMSK                                                            0xff0000
#define HWIO_MMSS_DP_PPS_HB_0_3_PPS_HB2_SHFT                                                                0x10
#define HWIO_MMSS_DP_PPS_HB_0_3_PPS_HB1_BMSK                                                              0xff00
#define HWIO_MMSS_DP_PPS_HB_0_3_PPS_HB1_SHFT                                                                 0x8
#define HWIO_MMSS_DP_PPS_HB_0_3_PPS_HB0_BMSK                                                                0xff
#define HWIO_MMSS_DP_PPS_HB_0_3_PPS_HB0_SHFT                                                                 0x0

#define HWIO_MMSS_DP_PPS_PB_0_3_ADDR                                                                  (MMSS_DP_REG_BASE + MMSS_DP_LCLK_REG_BASE      + 0x00000188)
#define HWIO_MMSS_DP_PPS_PB_0_3_RMSK                                                                  0xffffffff
#define HWIO_MMSS_DP_PPS_PB_0_3_IN          \
        in_dword_masked(HWIO_MMSS_DP_PPS_PB_0_3_ADDR, HWIO_MMSS_DP_PPS_PB_0_3_RMSK)
#define HWIO_MMSS_DP_PPS_PB_0_3_INM(m)      \
        in_dword_masked(HWIO_MMSS_DP_PPS_PB_0_3_ADDR, m)
#define HWIO_MMSS_DP_PPS_PB_0_3_OUT(v)      \
        out_dword(HWIO_MMSS_DP_PPS_PB_0_3_ADDR,v)
#define HWIO_MMSS_DP_PPS_PB_0_3_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_DP_PPS_PB_0_3_ADDR,m,v,HWIO_MMSS_DP_PPS_PB_0_3_IN)
#define HWIO_MMSS_DP_PPS_PB_0_3_PPS_PB3_BMSK                                                          0xff000000
#define HWIO_MMSS_DP_PPS_PB_0_3_PPS_PB3_SHFT                                                                0x18
#define HWIO_MMSS_DP_PPS_PB_0_3_PPS_PB2_BMSK                                                            0xff0000
#define HWIO_MMSS_DP_PPS_PB_0_3_PPS_PB2_SHFT                                                                0x10
#define HWIO_MMSS_DP_PPS_PB_0_3_PPS_PB1_BMSK                                                              0xff00
#define HWIO_MMSS_DP_PPS_PB_0_3_PPS_PB1_SHFT                                                                 0x8
#define HWIO_MMSS_DP_PPS_PB_0_3_PPS_PB0_BMSK                                                                0xff
#define HWIO_MMSS_DP_PPS_PB_0_3_PPS_PB0_SHFT                                                                 0x0

#define HWIO_MMSS_DP_PPS_PB_4_7_ADDR                                                                  (MMSS_DP_REG_BASE + MMSS_DP_LCLK_REG_BASE      + 0x0000018c)
#define HWIO_MMSS_DP_PPS_PB_4_7_RMSK                                                                  0xffffffff
#define HWIO_MMSS_DP_PPS_PB_4_7_IN          \
        in_dword_masked(HWIO_MMSS_DP_PPS_PB_4_7_ADDR, HWIO_MMSS_DP_PPS_PB_4_7_RMSK)
#define HWIO_MMSS_DP_PPS_PB_4_7_INM(m)      \
        in_dword_masked(HWIO_MMSS_DP_PPS_PB_4_7_ADDR, m)
#define HWIO_MMSS_DP_PPS_PB_4_7_OUT(v)      \
        out_dword(HWIO_MMSS_DP_PPS_PB_4_7_ADDR,v)
#define HWIO_MMSS_DP_PPS_PB_4_7_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_DP_PPS_PB_4_7_ADDR,m,v,HWIO_MMSS_DP_PPS_PB_4_7_IN)
#define HWIO_MMSS_DP_PPS_PB_4_7_PPS_PB7_BMSK                                                          0xff000000
#define HWIO_MMSS_DP_PPS_PB_4_7_PPS_PB7_SHFT                                                                0x18
#define HWIO_MMSS_DP_PPS_PB_4_7_PPS_PB6_BMSK                                                            0xff0000
#define HWIO_MMSS_DP_PPS_PB_4_7_PPS_PB6_SHFT                                                                0x10
#define HWIO_MMSS_DP_PPS_PB_4_7_PPS_PB5_BMSK                                                              0xff00
#define HWIO_MMSS_DP_PPS_PB_4_7_PPS_PB5_SHFT                                                                 0x8
#define HWIO_MMSS_DP_PPS_PB_4_7_PPS_PB4_BMSK                                                                0xff
#define HWIO_MMSS_DP_PPS_PB_4_7_PPS_PB4_SHFT                                                                 0x0

#define HWIO_MMSS_DP_PPS_PB_8_11_ADDR                                                                 (MMSS_DP_REG_BASE + MMSS_DP_LCLK_REG_BASE      + 0x00000190)
#define HWIO_MMSS_DP_PPS_PB_8_11_RMSK                                                                 0xffffffff
#define HWIO_MMSS_DP_PPS_PB_8_11_IN          \
        in_dword_masked(HWIO_MMSS_DP_PPS_PB_8_11_ADDR, HWIO_MMSS_DP_PPS_PB_8_11_RMSK)
#define HWIO_MMSS_DP_PPS_PB_8_11_INM(m)      \
        in_dword_masked(HWIO_MMSS_DP_PPS_PB_8_11_ADDR, m)
#define HWIO_MMSS_DP_PPS_PB_8_11_OUT(v)      \
        out_dword(HWIO_MMSS_DP_PPS_PB_8_11_ADDR,v)
#define HWIO_MMSS_DP_PPS_PB_8_11_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_DP_PPS_PB_8_11_ADDR,m,v,HWIO_MMSS_DP_PPS_PB_8_11_IN)
#define HWIO_MMSS_DP_PPS_PB_8_11_PPS_PB11_BMSK                                                        0xff000000
#define HWIO_MMSS_DP_PPS_PB_8_11_PPS_PB11_SHFT                                                              0x18
#define HWIO_MMSS_DP_PPS_PB_8_11_PPS_PB10_BMSK                                                          0xff0000
#define HWIO_MMSS_DP_PPS_PB_8_11_PPS_PB10_SHFT                                                              0x10
#define HWIO_MMSS_DP_PPS_PB_8_11_PPS_PB9_BMSK                                                             0xff00
#define HWIO_MMSS_DP_PPS_PB_8_11_PPS_PB9_SHFT                                                                0x8
#define HWIO_MMSS_DP_PPS_PB_8_11_PPS_PB8_BMSK                                                               0xff
#define HWIO_MMSS_DP_PPS_PB_8_11_PPS_PB8_SHFT                                                                0x0

#define HWIO_MMSS_DP_PPS_PB_12_15_ADDR                                                                (MMSS_DP_REG_BASE + MMSS_DP_LCLK_REG_BASE      + 0x00000194)
#define HWIO_MMSS_DP_PPS_PB_12_15_RMSK                                                                0xffffffff
#define HWIO_MMSS_DP_PPS_PB_12_15_IN          \
        in_dword_masked(HWIO_MMSS_DP_PPS_PB_12_15_ADDR, HWIO_MMSS_DP_PPS_PB_12_15_RMSK)
#define HWIO_MMSS_DP_PPS_PB_12_15_INM(m)      \
        in_dword_masked(HWIO_MMSS_DP_PPS_PB_12_15_ADDR, m)
#define HWIO_MMSS_DP_PPS_PB_12_15_OUT(v)      \
        out_dword(HWIO_MMSS_DP_PPS_PB_12_15_ADDR,v)
#define HWIO_MMSS_DP_PPS_PB_12_15_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_DP_PPS_PB_12_15_ADDR,m,v,HWIO_MMSS_DP_PPS_PB_12_15_IN)
#define HWIO_MMSS_DP_PPS_PB_12_15_PPS_PB15_BMSK                                                       0xff000000
#define HWIO_MMSS_DP_PPS_PB_12_15_PPS_PB15_SHFT                                                             0x18
#define HWIO_MMSS_DP_PPS_PB_12_15_PPS_PB14_BMSK                                                         0xff0000
#define HWIO_MMSS_DP_PPS_PB_12_15_PPS_PB14_SHFT                                                             0x10
#define HWIO_MMSS_DP_PPS_PB_12_15_PPS_PB13_BMSK                                                           0xff00
#define HWIO_MMSS_DP_PPS_PB_12_15_PPS_PB13_SHFT                                                              0x8
#define HWIO_MMSS_DP_PPS_PB_12_15_PPS_PB12_BMSK                                                             0xff
#define HWIO_MMSS_DP_PPS_PB_12_15_PPS_PB12_SHFT                                                              0x0

#define HWIO_MMSS_DP_PPS_PB_16_19_ADDR                                                                (MMSS_DP_REG_BASE + MMSS_DP_LCLK_REG_BASE      + 0x00000198)
#define HWIO_MMSS_DP_PPS_PB_16_19_RMSK                                                                0xffffffff
#define HWIO_MMSS_DP_PPS_PB_16_19_IN          \
        in_dword_masked(HWIO_MMSS_DP_PPS_PB_16_19_ADDR, HWIO_MMSS_DP_PPS_PB_16_19_RMSK)
#define HWIO_MMSS_DP_PPS_PB_16_19_INM(m)      \
        in_dword_masked(HWIO_MMSS_DP_PPS_PB_16_19_ADDR, m)
#define HWIO_MMSS_DP_PPS_PB_16_19_OUT(v)      \
        out_dword(HWIO_MMSS_DP_PPS_PB_16_19_ADDR,v)
#define HWIO_MMSS_DP_PPS_PB_16_19_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_DP_PPS_PB_16_19_ADDR,m,v,HWIO_MMSS_DP_PPS_PB_16_19_IN)
#define HWIO_MMSS_DP_PPS_PB_16_19_PPS_PB19_BMSK                                                       0xff000000
#define HWIO_MMSS_DP_PPS_PB_16_19_PPS_PB19_SHFT                                                             0x18
#define HWIO_MMSS_DP_PPS_PB_16_19_PPS_PB18_BMSK                                                         0xff0000
#define HWIO_MMSS_DP_PPS_PB_16_19_PPS_PB18_SHFT                                                             0x10
#define HWIO_MMSS_DP_PPS_PB_16_19_PPS_PB17_BMSK                                                           0xff00
#define HWIO_MMSS_DP_PPS_PB_16_19_PPS_PB17_SHFT                                                              0x8
#define HWIO_MMSS_DP_PPS_PB_16_19_PPS_PB16_BMSK                                                             0xff
#define HWIO_MMSS_DP_PPS_PB_16_19_PPS_PB16_SHFT                                                              0x0

#define HWIO_MMSS_DP_PPS_PB_20_23_ADDR                                                                (MMSS_DP_REG_BASE + MMSS_DP_LCLK_REG_BASE      + 0x0000019c)
#define HWIO_MMSS_DP_PPS_PB_20_23_RMSK                                                                0xffffffff
#define HWIO_MMSS_DP_PPS_PB_20_23_IN          \
        in_dword_masked(HWIO_MMSS_DP_PPS_PB_20_23_ADDR, HWIO_MMSS_DP_PPS_PB_20_23_RMSK)
#define HWIO_MMSS_DP_PPS_PB_20_23_INM(m)      \
        in_dword_masked(HWIO_MMSS_DP_PPS_PB_20_23_ADDR, m)
#define HWIO_MMSS_DP_PPS_PB_20_23_OUT(v)      \
        out_dword(HWIO_MMSS_DP_PPS_PB_20_23_ADDR,v)
#define HWIO_MMSS_DP_PPS_PB_20_23_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_DP_PPS_PB_20_23_ADDR,m,v,HWIO_MMSS_DP_PPS_PB_20_23_IN)
#define HWIO_MMSS_DP_PPS_PB_20_23_PPS_PB23_BMSK                                                       0xff000000
#define HWIO_MMSS_DP_PPS_PB_20_23_PPS_PB23_SHFT                                                             0x18
#define HWIO_MMSS_DP_PPS_PB_20_23_PPS_PB22_BMSK                                                         0xff0000
#define HWIO_MMSS_DP_PPS_PB_20_23_PPS_PB22_SHFT                                                             0x10
#define HWIO_MMSS_DP_PPS_PB_20_23_PPS_PB21_BMSK                                                           0xff00
#define HWIO_MMSS_DP_PPS_PB_20_23_PPS_PB21_SHFT                                                              0x8
#define HWIO_MMSS_DP_PPS_PB_20_23_PPS_PB20_BMSK                                                             0xff
#define HWIO_MMSS_DP_PPS_PB_20_23_PPS_PB20_SHFT                                                              0x0

#define HWIO_MMSS_DP_PPS_PB_24_27_ADDR                                                                (MMSS_DP_REG_BASE + MMSS_DP_LCLK_REG_BASE      + 0x000001a0)
#define HWIO_MMSS_DP_PPS_PB_24_27_RMSK                                                                0xffffffff
#define HWIO_MMSS_DP_PPS_PB_24_27_IN          \
        in_dword_masked(HWIO_MMSS_DP_PPS_PB_24_27_ADDR, HWIO_MMSS_DP_PPS_PB_24_27_RMSK)
#define HWIO_MMSS_DP_PPS_PB_24_27_INM(m)      \
        in_dword_masked(HWIO_MMSS_DP_PPS_PB_24_27_ADDR, m)
#define HWIO_MMSS_DP_PPS_PB_24_27_OUT(v)      \
        out_dword(HWIO_MMSS_DP_PPS_PB_24_27_ADDR,v)
#define HWIO_MMSS_DP_PPS_PB_24_27_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_DP_PPS_PB_24_27_ADDR,m,v,HWIO_MMSS_DP_PPS_PB_24_27_IN)
#define HWIO_MMSS_DP_PPS_PB_24_27_PPS_PB27_BMSK                                                       0xff000000
#define HWIO_MMSS_DP_PPS_PB_24_27_PPS_PB27_SHFT                                                             0x18
#define HWIO_MMSS_DP_PPS_PB_24_27_PPS_PB26_BMSK                                                         0xff0000
#define HWIO_MMSS_DP_PPS_PB_24_27_PPS_PB26_SHFT                                                             0x10
#define HWIO_MMSS_DP_PPS_PB_24_27_PPS_PB25_BMSK                                                           0xff00
#define HWIO_MMSS_DP_PPS_PB_24_27_PPS_PB25_SHFT                                                              0x8
#define HWIO_MMSS_DP_PPS_PB_24_27_PPS_PB24_BMSK                                                             0xff
#define HWIO_MMSS_DP_PPS_PB_24_27_PPS_PB24_SHFT                                                              0x0

#define HWIO_MMSS_DP_PPS_PB_28_31_ADDR                                                                (MMSS_DP_REG_BASE + MMSS_DP_LCLK_REG_BASE      + 0x000001a4)
#define HWIO_MMSS_DP_PPS_PB_28_31_RMSK                                                                0xffffffff
#define HWIO_MMSS_DP_PPS_PB_28_31_IN          \
        in_dword_masked(HWIO_MMSS_DP_PPS_PB_28_31_ADDR, HWIO_MMSS_DP_PPS_PB_28_31_RMSK)
#define HWIO_MMSS_DP_PPS_PB_28_31_INM(m)      \
        in_dword_masked(HWIO_MMSS_DP_PPS_PB_28_31_ADDR, m)
#define HWIO_MMSS_DP_PPS_PB_28_31_OUT(v)      \
        out_dword(HWIO_MMSS_DP_PPS_PB_28_31_ADDR,v)
#define HWIO_MMSS_DP_PPS_PB_28_31_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_DP_PPS_PB_28_31_ADDR,m,v,HWIO_MMSS_DP_PPS_PB_28_31_IN)
#define HWIO_MMSS_DP_PPS_PB_28_31_PPS_PB31_BMSK                                                       0xff000000
#define HWIO_MMSS_DP_PPS_PB_28_31_PPS_PB31_SHFT                                                             0x18
#define HWIO_MMSS_DP_PPS_PB_28_31_PPS_PB30_BMSK                                                         0xff0000
#define HWIO_MMSS_DP_PPS_PB_28_31_PPS_PB30_SHFT                                                             0x10
#define HWIO_MMSS_DP_PPS_PB_28_31_PPS_PB29_BMSK                                                           0xff00
#define HWIO_MMSS_DP_PPS_PB_28_31_PPS_PB29_SHFT                                                              0x8
#define HWIO_MMSS_DP_PPS_PB_28_31_PPS_PB28_BMSK                                                             0xff
#define HWIO_MMSS_DP_PPS_PB_28_31_PPS_PB28_SHFT                                                              0x0

#define HWIO_MMSS_DP_PPS_PPS_0_3_ADDR                                                                 (MMSS_DP_REG_BASE + MMSS_DP_LCLK_REG_BASE      + 0x000001a8)
#define HWIO_MMSS_DP_PPS_PPS_0_3_RMSK                                                                 0xffffffff
#define HWIO_MMSS_DP_PPS_PPS_0_3_IN          \
        in_dword_masked(HWIO_MMSS_DP_PPS_PPS_0_3_ADDR, HWIO_MMSS_DP_PPS_PPS_0_3_RMSK)
#define HWIO_MMSS_DP_PPS_PPS_0_3_INM(m)      \
        in_dword_masked(HWIO_MMSS_DP_PPS_PPS_0_3_ADDR, m)
#define HWIO_MMSS_DP_PPS_PPS_0_3_OUT(v)      \
        out_dword(HWIO_MMSS_DP_PPS_PPS_0_3_ADDR,v)
#define HWIO_MMSS_DP_PPS_PPS_0_3_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_DP_PPS_PPS_0_3_ADDR,m,v,HWIO_MMSS_DP_PPS_PPS_0_3_IN)
#define HWIO_MMSS_DP_PPS_PPS_0_3_PPS_PPS3_BMSK                                                        0xff000000
#define HWIO_MMSS_DP_PPS_PPS_0_3_PPS_PPS3_SHFT                                                              0x18
#define HWIO_MMSS_DP_PPS_PPS_0_3_PPS_PPS2_BMSK                                                          0xff0000
#define HWIO_MMSS_DP_PPS_PPS_0_3_PPS_PPS2_SHFT                                                              0x10
#define HWIO_MMSS_DP_PPS_PPS_0_3_PPS_PPS1_BMSK                                                            0xff00
#define HWIO_MMSS_DP_PPS_PPS_0_3_PPS_PPS1_SHFT                                                               0x8
#define HWIO_MMSS_DP_PPS_PPS_0_3_PPS_PPS0_BMSK                                                              0xff
#define HWIO_MMSS_DP_PPS_PPS_0_3_PPS_PPS0_SHFT                                                               0x0

#define HWIO_MMSS_DP_PPS_PPS_4_7_ADDR                                                                 (MMSS_DP_REG_BASE + MMSS_DP_LCLK_REG_BASE      + 0x000001ac)
#define HWIO_MMSS_DP_PPS_PPS_4_7_RMSK                                                                 0xffffffff
#define HWIO_MMSS_DP_PPS_PPS_4_7_IN          \
        in_dword_masked(HWIO_MMSS_DP_PPS_PPS_4_7_ADDR, HWIO_MMSS_DP_PPS_PPS_4_7_RMSK)
#define HWIO_MMSS_DP_PPS_PPS_4_7_INM(m)      \
        in_dword_masked(HWIO_MMSS_DP_PPS_PPS_4_7_ADDR, m)
#define HWIO_MMSS_DP_PPS_PPS_4_7_OUT(v)      \
        out_dword(HWIO_MMSS_DP_PPS_PPS_4_7_ADDR,v)
#define HWIO_MMSS_DP_PPS_PPS_4_7_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_DP_PPS_PPS_4_7_ADDR,m,v,HWIO_MMSS_DP_PPS_PPS_4_7_IN)
#define HWIO_MMSS_DP_PPS_PPS_4_7_PPS_PPS7_BMSK                                                        0xff000000
#define HWIO_MMSS_DP_PPS_PPS_4_7_PPS_PPS7_SHFT                                                              0x18
#define HWIO_MMSS_DP_PPS_PPS_4_7_PPS_PPS6_BMSK                                                          0xff0000
#define HWIO_MMSS_DP_PPS_PPS_4_7_PPS_PPS6_SHFT                                                              0x10
#define HWIO_MMSS_DP_PPS_PPS_4_7_PPS_PPS5_BMSK                                                            0xff00
#define HWIO_MMSS_DP_PPS_PPS_4_7_PPS_PPS5_SHFT                                                               0x8
#define HWIO_MMSS_DP_PPS_PPS_4_7_PPS_PPS4_BMSK                                                              0xff
#define HWIO_MMSS_DP_PPS_PPS_4_7_PPS_PPS4_SHFT                                                               0x0

#define HWIO_MMSS_DP_PPS_PPS_8_11_ADDR                                                                (MMSS_DP_REG_BASE + MMSS_DP_LCLK_REG_BASE      + 0x000001b0)
#define HWIO_MMSS_DP_PPS_PPS_8_11_RMSK                                                                0xffffffff
#define HWIO_MMSS_DP_PPS_PPS_8_11_IN          \
        in_dword_masked(HWIO_MMSS_DP_PPS_PPS_8_11_ADDR, HWIO_MMSS_DP_PPS_PPS_8_11_RMSK)
#define HWIO_MMSS_DP_PPS_PPS_8_11_INM(m)      \
        in_dword_masked(HWIO_MMSS_DP_PPS_PPS_8_11_ADDR, m)
#define HWIO_MMSS_DP_PPS_PPS_8_11_OUT(v)      \
        out_dword(HWIO_MMSS_DP_PPS_PPS_8_11_ADDR,v)
#define HWIO_MMSS_DP_PPS_PPS_8_11_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_DP_PPS_PPS_8_11_ADDR,m,v,HWIO_MMSS_DP_PPS_PPS_8_11_IN)
#define HWIO_MMSS_DP_PPS_PPS_8_11_PPS_PPS11_BMSK                                                      0xff000000
#define HWIO_MMSS_DP_PPS_PPS_8_11_PPS_PPS11_SHFT                                                            0x18
#define HWIO_MMSS_DP_PPS_PPS_8_11_PPS_PPS10_BMSK                                                        0xff0000
#define HWIO_MMSS_DP_PPS_PPS_8_11_PPS_PPS10_SHFT                                                            0x10
#define HWIO_MMSS_DP_PPS_PPS_8_11_PPS_PPS9_BMSK                                                           0xff00
#define HWIO_MMSS_DP_PPS_PPS_8_11_PPS_PPS9_SHFT                                                              0x8
#define HWIO_MMSS_DP_PPS_PPS_8_11_PPS_PPS8_BMSK                                                             0xff
#define HWIO_MMSS_DP_PPS_PPS_8_11_PPS_PPS8_SHFT                                                              0x0

#define HWIO_MMSS_DP_PPS_PPS_12_15_ADDR                                                               (MMSS_DP_REG_BASE + MMSS_DP_LCLK_REG_BASE      + 0x000001b4)
#define HWIO_MMSS_DP_PPS_PPS_12_15_RMSK                                                               0xffffffff
#define HWIO_MMSS_DP_PPS_PPS_12_15_IN          \
        in_dword_masked(HWIO_MMSS_DP_PPS_PPS_12_15_ADDR, HWIO_MMSS_DP_PPS_PPS_12_15_RMSK)
#define HWIO_MMSS_DP_PPS_PPS_12_15_INM(m)      \
        in_dword_masked(HWIO_MMSS_DP_PPS_PPS_12_15_ADDR, m)
#define HWIO_MMSS_DP_PPS_PPS_12_15_OUT(v)      \
        out_dword(HWIO_MMSS_DP_PPS_PPS_12_15_ADDR,v)
#define HWIO_MMSS_DP_PPS_PPS_12_15_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_DP_PPS_PPS_12_15_ADDR,m,v,HWIO_MMSS_DP_PPS_PPS_12_15_IN)
#define HWIO_MMSS_DP_PPS_PPS_12_15_PPS_PPS15_BMSK                                                     0xff000000
#define HWIO_MMSS_DP_PPS_PPS_12_15_PPS_PPS15_SHFT                                                           0x18
#define HWIO_MMSS_DP_PPS_PPS_12_15_PPS_PPS14_BMSK                                                       0xff0000
#define HWIO_MMSS_DP_PPS_PPS_12_15_PPS_PPS14_SHFT                                                           0x10
#define HWIO_MMSS_DP_PPS_PPS_12_15_PPS_PPS13_BMSK                                                         0xff00
#define HWIO_MMSS_DP_PPS_PPS_12_15_PPS_PPS13_SHFT                                                            0x8
#define HWIO_MMSS_DP_PPS_PPS_12_15_PPS_PPS12_BMSK                                                           0xff
#define HWIO_MMSS_DP_PPS_PPS_12_15_PPS_PPS12_SHFT                                                            0x0

#define HWIO_MMSS_DP_PPS_PPS_16_19_ADDR                                                               (MMSS_DP_REG_BASE + MMSS_DP_LCLK_REG_BASE      + 0x000001b8)
#define HWIO_MMSS_DP_PPS_PPS_16_19_RMSK                                                               0xffffffff
#define HWIO_MMSS_DP_PPS_PPS_16_19_IN          \
        in_dword_masked(HWIO_MMSS_DP_PPS_PPS_16_19_ADDR, HWIO_MMSS_DP_PPS_PPS_16_19_RMSK)
#define HWIO_MMSS_DP_PPS_PPS_16_19_INM(m)      \
        in_dword_masked(HWIO_MMSS_DP_PPS_PPS_16_19_ADDR, m)
#define HWIO_MMSS_DP_PPS_PPS_16_19_OUT(v)      \
        out_dword(HWIO_MMSS_DP_PPS_PPS_16_19_ADDR,v)
#define HWIO_MMSS_DP_PPS_PPS_16_19_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_DP_PPS_PPS_16_19_ADDR,m,v,HWIO_MMSS_DP_PPS_PPS_16_19_IN)
#define HWIO_MMSS_DP_PPS_PPS_16_19_PPS_PPS19_BMSK                                                     0xff000000
#define HWIO_MMSS_DP_PPS_PPS_16_19_PPS_PPS19_SHFT                                                           0x18
#define HWIO_MMSS_DP_PPS_PPS_16_19_PPS_PPS18_BMSK                                                       0xff0000
#define HWIO_MMSS_DP_PPS_PPS_16_19_PPS_PPS18_SHFT                                                           0x10
#define HWIO_MMSS_DP_PPS_PPS_16_19_PPS_PPS17_BMSK                                                         0xff00
#define HWIO_MMSS_DP_PPS_PPS_16_19_PPS_PPS17_SHFT                                                            0x8
#define HWIO_MMSS_DP_PPS_PPS_16_19_PPS_PPS16_BMSK                                                           0xff
#define HWIO_MMSS_DP_PPS_PPS_16_19_PPS_PPS16_SHFT                                                            0x0

#define HWIO_MMSS_DP_PPS_PPS_20_23_ADDR                                                               (MMSS_DP_REG_BASE + MMSS_DP_LCLK_REG_BASE      + 0x000001bc)
#define HWIO_MMSS_DP_PPS_PPS_20_23_RMSK                                                               0xffffffff
#define HWIO_MMSS_DP_PPS_PPS_20_23_IN          \
        in_dword_masked(HWIO_MMSS_DP_PPS_PPS_20_23_ADDR, HWIO_MMSS_DP_PPS_PPS_20_23_RMSK)
#define HWIO_MMSS_DP_PPS_PPS_20_23_INM(m)      \
        in_dword_masked(HWIO_MMSS_DP_PPS_PPS_20_23_ADDR, m)
#define HWIO_MMSS_DP_PPS_PPS_20_23_OUT(v)      \
        out_dword(HWIO_MMSS_DP_PPS_PPS_20_23_ADDR,v)
#define HWIO_MMSS_DP_PPS_PPS_20_23_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_DP_PPS_PPS_20_23_ADDR,m,v,HWIO_MMSS_DP_PPS_PPS_20_23_IN)
#define HWIO_MMSS_DP_PPS_PPS_20_23_PPS_PPS23_BMSK                                                     0xff000000
#define HWIO_MMSS_DP_PPS_PPS_20_23_PPS_PPS23_SHFT                                                           0x18
#define HWIO_MMSS_DP_PPS_PPS_20_23_PPS_PPS22_BMSK                                                       0xff0000
#define HWIO_MMSS_DP_PPS_PPS_20_23_PPS_PPS22_SHFT                                                           0x10
#define HWIO_MMSS_DP_PPS_PPS_20_23_PPS_PPS21_BMSK                                                         0xff00
#define HWIO_MMSS_DP_PPS_PPS_20_23_PPS_PPS21_SHFT                                                            0x8
#define HWIO_MMSS_DP_PPS_PPS_20_23_PPS_PPS20_BMSK                                                           0xff
#define HWIO_MMSS_DP_PPS_PPS_20_23_PPS_PPS20_SHFT                                                            0x0

#define HWIO_MMSS_DP_PPS_PPS_24_27_ADDR                                                               (MMSS_DP_REG_BASE + MMSS_DP_LCLK_REG_BASE      + 0x000001c0)
#define HWIO_MMSS_DP_PPS_PPS_24_27_RMSK                                                               0xffffffff
#define HWIO_MMSS_DP_PPS_PPS_24_27_IN          \
        in_dword_masked(HWIO_MMSS_DP_PPS_PPS_24_27_ADDR, HWIO_MMSS_DP_PPS_PPS_24_27_RMSK)
#define HWIO_MMSS_DP_PPS_PPS_24_27_INM(m)      \
        in_dword_masked(HWIO_MMSS_DP_PPS_PPS_24_27_ADDR, m)
#define HWIO_MMSS_DP_PPS_PPS_24_27_OUT(v)      \
        out_dword(HWIO_MMSS_DP_PPS_PPS_24_27_ADDR,v)
#define HWIO_MMSS_DP_PPS_PPS_24_27_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_DP_PPS_PPS_24_27_ADDR,m,v,HWIO_MMSS_DP_PPS_PPS_24_27_IN)
#define HWIO_MMSS_DP_PPS_PPS_24_27_PPS_PPS27_BMSK                                                     0xff000000
#define HWIO_MMSS_DP_PPS_PPS_24_27_PPS_PPS27_SHFT                                                           0x18
#define HWIO_MMSS_DP_PPS_PPS_24_27_PPS_PPS26_BMSK                                                       0xff0000
#define HWIO_MMSS_DP_PPS_PPS_24_27_PPS_PPS26_SHFT                                                           0x10
#define HWIO_MMSS_DP_PPS_PPS_24_27_PPS_PPS25_BMSK                                                         0xff00
#define HWIO_MMSS_DP_PPS_PPS_24_27_PPS_PPS25_SHFT                                                            0x8
#define HWIO_MMSS_DP_PPS_PPS_24_27_PPS_PPS24_BMSK                                                           0xff
#define HWIO_MMSS_DP_PPS_PPS_24_27_PPS_PPS24_SHFT                                                            0x0

#define HWIO_MMSS_DP_PPS_PPS_28_31_ADDR                                                               (MMSS_DP_REG_BASE + MMSS_DP_LCLK_REG_BASE      + 0x000001c4)
#define HWIO_MMSS_DP_PPS_PPS_28_31_RMSK                                                               0xffffffff
#define HWIO_MMSS_DP_PPS_PPS_28_31_IN          \
        in_dword_masked(HWIO_MMSS_DP_PPS_PPS_28_31_ADDR, HWIO_MMSS_DP_PPS_PPS_28_31_RMSK)
#define HWIO_MMSS_DP_PPS_PPS_28_31_INM(m)      \
        in_dword_masked(HWIO_MMSS_DP_PPS_PPS_28_31_ADDR, m)
#define HWIO_MMSS_DP_PPS_PPS_28_31_OUT(v)      \
        out_dword(HWIO_MMSS_DP_PPS_PPS_28_31_ADDR,v)
#define HWIO_MMSS_DP_PPS_PPS_28_31_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_DP_PPS_PPS_28_31_ADDR,m,v,HWIO_MMSS_DP_PPS_PPS_28_31_IN)
#define HWIO_MMSS_DP_PPS_PPS_28_31_PPS_PPS31_BMSK                                                     0xff000000
#define HWIO_MMSS_DP_PPS_PPS_28_31_PPS_PPS31_SHFT                                                           0x18
#define HWIO_MMSS_DP_PPS_PPS_28_31_PPS_PPS30_BMSK                                                       0xff0000
#define HWIO_MMSS_DP_PPS_PPS_28_31_PPS_PPS30_SHFT                                                           0x10
#define HWIO_MMSS_DP_PPS_PPS_28_31_PPS_PPS29_BMSK                                                         0xff00
#define HWIO_MMSS_DP_PPS_PPS_28_31_PPS_PPS29_SHFT                                                            0x8
#define HWIO_MMSS_DP_PPS_PPS_28_31_PPS_PPS28_BMSK                                                           0xff
#define HWIO_MMSS_DP_PPS_PPS_28_31_PPS_PPS28_SHFT                                                            0x0

#define HWIO_MMSS_DP_PPS_PPS_32_35_ADDR                                                               (MMSS_DP_REG_BASE + MMSS_DP_LCLK_REG_BASE      + 0x000001c8)
#define HWIO_MMSS_DP_PPS_PPS_32_35_RMSK                                                               0xffffffff
#define HWIO_MMSS_DP_PPS_PPS_32_35_IN          \
        in_dword_masked(HWIO_MMSS_DP_PPS_PPS_32_35_ADDR, HWIO_MMSS_DP_PPS_PPS_32_35_RMSK)
#define HWIO_MMSS_DP_PPS_PPS_32_35_INM(m)      \
        in_dword_masked(HWIO_MMSS_DP_PPS_PPS_32_35_ADDR, m)
#define HWIO_MMSS_DP_PPS_PPS_32_35_OUT(v)      \
        out_dword(HWIO_MMSS_DP_PPS_PPS_32_35_ADDR,v)
#define HWIO_MMSS_DP_PPS_PPS_32_35_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_DP_PPS_PPS_32_35_ADDR,m,v,HWIO_MMSS_DP_PPS_PPS_32_35_IN)
#define HWIO_MMSS_DP_PPS_PPS_32_35_PPS_PPS35_BMSK                                                     0xff000000
#define HWIO_MMSS_DP_PPS_PPS_32_35_PPS_PPS35_SHFT                                                           0x18
#define HWIO_MMSS_DP_PPS_PPS_32_35_PPS_PPS34_BMSK                                                       0xff0000
#define HWIO_MMSS_DP_PPS_PPS_32_35_PPS_PPS34_SHFT                                                           0x10
#define HWIO_MMSS_DP_PPS_PPS_32_35_PPS_PPS33_BMSK                                                         0xff00
#define HWIO_MMSS_DP_PPS_PPS_32_35_PPS_PPS33_SHFT                                                            0x8
#define HWIO_MMSS_DP_PPS_PPS_32_35_PPS_PPS32_BMSK                                                           0xff
#define HWIO_MMSS_DP_PPS_PPS_32_35_PPS_PPS32_SHFT                                                            0x0

#define HWIO_MMSS_DP_PPS_PPS_36_39_ADDR                                                               (MMSS_DP_REG_BASE + MMSS_DP_LCLK_REG_BASE      + 0x000001cc)
#define HWIO_MMSS_DP_PPS_PPS_36_39_RMSK                                                               0xffffffff
#define HWIO_MMSS_DP_PPS_PPS_36_39_IN          \
        in_dword_masked(HWIO_MMSS_DP_PPS_PPS_36_39_ADDR, HWIO_MMSS_DP_PPS_PPS_36_39_RMSK)
#define HWIO_MMSS_DP_PPS_PPS_36_39_INM(m)      \
        in_dword_masked(HWIO_MMSS_DP_PPS_PPS_36_39_ADDR, m)
#define HWIO_MMSS_DP_PPS_PPS_36_39_OUT(v)      \
        out_dword(HWIO_MMSS_DP_PPS_PPS_36_39_ADDR,v)
#define HWIO_MMSS_DP_PPS_PPS_36_39_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_DP_PPS_PPS_36_39_ADDR,m,v,HWIO_MMSS_DP_PPS_PPS_36_39_IN)
#define HWIO_MMSS_DP_PPS_PPS_36_39_PPS_PPS39_BMSK                                                     0xff000000
#define HWIO_MMSS_DP_PPS_PPS_36_39_PPS_PPS39_SHFT                                                           0x18
#define HWIO_MMSS_DP_PPS_PPS_36_39_PPS_PPS38_BMSK                                                       0xff0000
#define HWIO_MMSS_DP_PPS_PPS_36_39_PPS_PPS38_SHFT                                                           0x10
#define HWIO_MMSS_DP_PPS_PPS_36_39_PPS_PPS37_BMSK                                                         0xff00
#define HWIO_MMSS_DP_PPS_PPS_36_39_PPS_PPS37_SHFT                                                            0x8
#define HWIO_MMSS_DP_PPS_PPS_36_39_PPS_PPS36_BMSK                                                           0xff
#define HWIO_MMSS_DP_PPS_PPS_36_39_PPS_PPS36_SHFT                                                            0x0

#define HWIO_MMSS_DP_PPS_PPS_40_43_ADDR                                                               (MMSS_DP_REG_BASE + MMSS_DP_LCLK_REG_BASE      + 0x000001d0)
#define HWIO_MMSS_DP_PPS_PPS_40_43_RMSK                                                               0xffffffff
#define HWIO_MMSS_DP_PPS_PPS_40_43_IN          \
        in_dword_masked(HWIO_MMSS_DP_PPS_PPS_40_43_ADDR, HWIO_MMSS_DP_PPS_PPS_40_43_RMSK)
#define HWIO_MMSS_DP_PPS_PPS_40_43_INM(m)      \
        in_dword_masked(HWIO_MMSS_DP_PPS_PPS_40_43_ADDR, m)
#define HWIO_MMSS_DP_PPS_PPS_40_43_OUT(v)      \
        out_dword(HWIO_MMSS_DP_PPS_PPS_40_43_ADDR,v)
#define HWIO_MMSS_DP_PPS_PPS_40_43_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_DP_PPS_PPS_40_43_ADDR,m,v,HWIO_MMSS_DP_PPS_PPS_40_43_IN)
#define HWIO_MMSS_DP_PPS_PPS_40_43_PPS_PPS43_BMSK                                                     0xff000000
#define HWIO_MMSS_DP_PPS_PPS_40_43_PPS_PPS43_SHFT                                                           0x18
#define HWIO_MMSS_DP_PPS_PPS_40_43_PPS_PPS42_BMSK                                                       0xff0000
#define HWIO_MMSS_DP_PPS_PPS_40_43_PPS_PPS42_SHFT                                                           0x10
#define HWIO_MMSS_DP_PPS_PPS_40_43_PPS_PPS41_BMSK                                                         0xff00
#define HWIO_MMSS_DP_PPS_PPS_40_43_PPS_PPS41_SHFT                                                            0x8
#define HWIO_MMSS_DP_PPS_PPS_40_43_PPS_PPS40_BMSK                                                           0xff
#define HWIO_MMSS_DP_PPS_PPS_40_43_PPS_PPS40_SHFT                                                            0x0

#define HWIO_MMSS_DP_PPS_PPS_44_47_ADDR                                                               (MMSS_DP_REG_BASE + MMSS_DP_LCLK_REG_BASE      + 0x000001d4)
#define HWIO_MMSS_DP_PPS_PPS_44_47_RMSK                                                               0xffffffff
#define HWIO_MMSS_DP_PPS_PPS_44_47_IN          \
        in_dword_masked(HWIO_MMSS_DP_PPS_PPS_44_47_ADDR, HWIO_MMSS_DP_PPS_PPS_44_47_RMSK)
#define HWIO_MMSS_DP_PPS_PPS_44_47_INM(m)      \
        in_dword_masked(HWIO_MMSS_DP_PPS_PPS_44_47_ADDR, m)
#define HWIO_MMSS_DP_PPS_PPS_44_47_OUT(v)      \
        out_dword(HWIO_MMSS_DP_PPS_PPS_44_47_ADDR,v)
#define HWIO_MMSS_DP_PPS_PPS_44_47_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_DP_PPS_PPS_44_47_ADDR,m,v,HWIO_MMSS_DP_PPS_PPS_44_47_IN)
#define HWIO_MMSS_DP_PPS_PPS_44_47_PPS_PPS47_BMSK                                                     0xff000000
#define HWIO_MMSS_DP_PPS_PPS_44_47_PPS_PPS47_SHFT                                                           0x18
#define HWIO_MMSS_DP_PPS_PPS_44_47_PPS_PPS46_BMSK                                                       0xff0000
#define HWIO_MMSS_DP_PPS_PPS_44_47_PPS_PPS46_SHFT                                                           0x10
#define HWIO_MMSS_DP_PPS_PPS_44_47_PPS_PPS45_BMSK                                                         0xff00
#define HWIO_MMSS_DP_PPS_PPS_44_47_PPS_PPS45_SHFT                                                            0x8
#define HWIO_MMSS_DP_PPS_PPS_44_47_PPS_PPS44_BMSK                                                           0xff
#define HWIO_MMSS_DP_PPS_PPS_44_47_PPS_PPS44_SHFT                                                            0x0

#define HWIO_MMSS_DP_PPS_PPS_48_51_ADDR                                                               (MMSS_DP_REG_BASE + MMSS_DP_LCLK_REG_BASE      + 0x000001d8)
#define HWIO_MMSS_DP_PPS_PPS_48_51_RMSK                                                               0xffffffff
#define HWIO_MMSS_DP_PPS_PPS_48_51_IN          \
        in_dword_masked(HWIO_MMSS_DP_PPS_PPS_48_51_ADDR, HWIO_MMSS_DP_PPS_PPS_48_51_RMSK)
#define HWIO_MMSS_DP_PPS_PPS_48_51_INM(m)      \
        in_dword_masked(HWIO_MMSS_DP_PPS_PPS_48_51_ADDR, m)
#define HWIO_MMSS_DP_PPS_PPS_48_51_OUT(v)      \
        out_dword(HWIO_MMSS_DP_PPS_PPS_48_51_ADDR,v)
#define HWIO_MMSS_DP_PPS_PPS_48_51_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_DP_PPS_PPS_48_51_ADDR,m,v,HWIO_MMSS_DP_PPS_PPS_48_51_IN)
#define HWIO_MMSS_DP_PPS_PPS_48_51_PPS_PPS51_BMSK                                                     0xff000000
#define HWIO_MMSS_DP_PPS_PPS_48_51_PPS_PPS51_SHFT                                                           0x18
#define HWIO_MMSS_DP_PPS_PPS_48_51_PPS_PPS50_BMSK                                                       0xff0000
#define HWIO_MMSS_DP_PPS_PPS_48_51_PPS_PPS50_SHFT                                                           0x10
#define HWIO_MMSS_DP_PPS_PPS_48_51_PPS_PPS49_BMSK                                                         0xff00
#define HWIO_MMSS_DP_PPS_PPS_48_51_PPS_PPS49_SHFT                                                            0x8
#define HWIO_MMSS_DP_PPS_PPS_48_51_PPS_PPS48_BMSK                                                           0xff
#define HWIO_MMSS_DP_PPS_PPS_48_51_PPS_PPS48_SHFT                                                            0x0

#define HWIO_MMSS_DP_PPS_PPS_52_55_ADDR                                                               (MMSS_DP_REG_BASE + MMSS_DP_LCLK_REG_BASE      + 0x000001dc)
#define HWIO_MMSS_DP_PPS_PPS_52_55_RMSK                                                               0xffffffff
#define HWIO_MMSS_DP_PPS_PPS_52_55_IN          \
        in_dword_masked(HWIO_MMSS_DP_PPS_PPS_52_55_ADDR, HWIO_MMSS_DP_PPS_PPS_52_55_RMSK)
#define HWIO_MMSS_DP_PPS_PPS_52_55_INM(m)      \
        in_dword_masked(HWIO_MMSS_DP_PPS_PPS_52_55_ADDR, m)
#define HWIO_MMSS_DP_PPS_PPS_52_55_OUT(v)      \
        out_dword(HWIO_MMSS_DP_PPS_PPS_52_55_ADDR,v)
#define HWIO_MMSS_DP_PPS_PPS_52_55_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_DP_PPS_PPS_52_55_ADDR,m,v,HWIO_MMSS_DP_PPS_PPS_52_55_IN)
#define HWIO_MMSS_DP_PPS_PPS_52_55_PPS_PPS55_BMSK                                                     0xff000000
#define HWIO_MMSS_DP_PPS_PPS_52_55_PPS_PPS55_SHFT                                                           0x18
#define HWIO_MMSS_DP_PPS_PPS_52_55_PPS_PPS54_BMSK                                                       0xff0000
#define HWIO_MMSS_DP_PPS_PPS_52_55_PPS_PPS54_SHFT                                                           0x10
#define HWIO_MMSS_DP_PPS_PPS_52_55_PPS_PPS53_BMSK                                                         0xff00
#define HWIO_MMSS_DP_PPS_PPS_52_55_PPS_PPS53_SHFT                                                            0x8
#define HWIO_MMSS_DP_PPS_PPS_52_55_PPS_PPS52_BMSK                                                           0xff
#define HWIO_MMSS_DP_PPS_PPS_52_55_PPS_PPS52_SHFT                                                            0x0

#define HWIO_MMSS_DP_PPS_PPS_56_59_ADDR                                                               (MMSS_DP_REG_BASE + MMSS_DP_LCLK_REG_BASE      + 0x000001e0)
#define HWIO_MMSS_DP_PPS_PPS_56_59_RMSK                                                               0xffffffff
#define HWIO_MMSS_DP_PPS_PPS_56_59_IN          \
        in_dword_masked(HWIO_MMSS_DP_PPS_PPS_56_59_ADDR, HWIO_MMSS_DP_PPS_PPS_56_59_RMSK)
#define HWIO_MMSS_DP_PPS_PPS_56_59_INM(m)      \
        in_dword_masked(HWIO_MMSS_DP_PPS_PPS_56_59_ADDR, m)
#define HWIO_MMSS_DP_PPS_PPS_56_59_OUT(v)      \
        out_dword(HWIO_MMSS_DP_PPS_PPS_56_59_ADDR,v)
#define HWIO_MMSS_DP_PPS_PPS_56_59_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_DP_PPS_PPS_56_59_ADDR,m,v,HWIO_MMSS_DP_PPS_PPS_56_59_IN)
#define HWIO_MMSS_DP_PPS_PPS_56_59_PPS_PPS59_BMSK                                                     0xff000000
#define HWIO_MMSS_DP_PPS_PPS_56_59_PPS_PPS59_SHFT                                                           0x18
#define HWIO_MMSS_DP_PPS_PPS_56_59_PPS_PPS58_BMSK                                                       0xff0000
#define HWIO_MMSS_DP_PPS_PPS_56_59_PPS_PPS58_SHFT                                                           0x10
#define HWIO_MMSS_DP_PPS_PPS_56_59_PPS_PPS57_BMSK                                                         0xff00
#define HWIO_MMSS_DP_PPS_PPS_56_59_PPS_PPS57_SHFT                                                            0x8
#define HWIO_MMSS_DP_PPS_PPS_56_59_PPS_PPS56_BMSK                                                           0xff
#define HWIO_MMSS_DP_PPS_PPS_56_59_PPS_PPS56_SHFT                                                            0x0

#define HWIO_MMSS_DP_PPS_PPS_60_63_ADDR                                                               (MMSS_DP_REG_BASE + MMSS_DP_LCLK_REG_BASE      + 0x000001e4)
#define HWIO_MMSS_DP_PPS_PPS_60_63_RMSK                                                               0xffffffff
#define HWIO_MMSS_DP_PPS_PPS_60_63_IN          \
        in_dword_masked(HWIO_MMSS_DP_PPS_PPS_60_63_ADDR, HWIO_MMSS_DP_PPS_PPS_60_63_RMSK)
#define HWIO_MMSS_DP_PPS_PPS_60_63_INM(m)      \
        in_dword_masked(HWIO_MMSS_DP_PPS_PPS_60_63_ADDR, m)
#define HWIO_MMSS_DP_PPS_PPS_60_63_OUT(v)      \
        out_dword(HWIO_MMSS_DP_PPS_PPS_60_63_ADDR,v)
#define HWIO_MMSS_DP_PPS_PPS_60_63_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_DP_PPS_PPS_60_63_ADDR,m,v,HWIO_MMSS_DP_PPS_PPS_60_63_IN)
#define HWIO_MMSS_DP_PPS_PPS_60_63_PPS_PPS63_BMSK                                                     0xff000000
#define HWIO_MMSS_DP_PPS_PPS_60_63_PPS_PPS63_SHFT                                                           0x18
#define HWIO_MMSS_DP_PPS_PPS_60_63_PPS_PPS62_BMSK                                                       0xff0000
#define HWIO_MMSS_DP_PPS_PPS_60_63_PPS_PPS62_SHFT                                                           0x10
#define HWIO_MMSS_DP_PPS_PPS_60_63_PPS_PPS61_BMSK                                                         0xff00
#define HWIO_MMSS_DP_PPS_PPS_60_63_PPS_PPS61_SHFT                                                            0x8
#define HWIO_MMSS_DP_PPS_PPS_60_63_PPS_PPS60_BMSK                                                           0xff
#define HWIO_MMSS_DP_PPS_PPS_60_63_PPS_PPS60_SHFT                                                            0x0

#define HWIO_MMSS_DP_PPS_PPS_64_67_ADDR                                                               (MMSS_DP_REG_BASE + MMSS_DP_LCLK_REG_BASE      + 0x000001e8)
#define HWIO_MMSS_DP_PPS_PPS_64_67_RMSK                                                               0xffffffff
#define HWIO_MMSS_DP_PPS_PPS_64_67_IN          \
        in_dword_masked(HWIO_MMSS_DP_PPS_PPS_64_67_ADDR, HWIO_MMSS_DP_PPS_PPS_64_67_RMSK)
#define HWIO_MMSS_DP_PPS_PPS_64_67_INM(m)      \
        in_dword_masked(HWIO_MMSS_DP_PPS_PPS_64_67_ADDR, m)
#define HWIO_MMSS_DP_PPS_PPS_64_67_OUT(v)      \
        out_dword(HWIO_MMSS_DP_PPS_PPS_64_67_ADDR,v)
#define HWIO_MMSS_DP_PPS_PPS_64_67_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_DP_PPS_PPS_64_67_ADDR,m,v,HWIO_MMSS_DP_PPS_PPS_64_67_IN)
#define HWIO_MMSS_DP_PPS_PPS_64_67_PPS_PPS67_BMSK                                                     0xff000000
#define HWIO_MMSS_DP_PPS_PPS_64_67_PPS_PPS67_SHFT                                                           0x18
#define HWIO_MMSS_DP_PPS_PPS_64_67_PPS_PPS66_BMSK                                                       0xff0000
#define HWIO_MMSS_DP_PPS_PPS_64_67_PPS_PPS66_SHFT                                                           0x10
#define HWIO_MMSS_DP_PPS_PPS_64_67_PPS_PPS65_BMSK                                                         0xff00
#define HWIO_MMSS_DP_PPS_PPS_64_67_PPS_PPS65_SHFT                                                            0x8
#define HWIO_MMSS_DP_PPS_PPS_64_67_PPS_PPS64_BMSK                                                           0xff
#define HWIO_MMSS_DP_PPS_PPS_64_67_PPS_PPS64_SHFT                                                            0x0

#define HWIO_MMSS_DP_PPS_PPS_68_71_ADDR                                                               (MMSS_DP_REG_BASE + MMSS_DP_LCLK_REG_BASE      + 0x000001ec)
#define HWIO_MMSS_DP_PPS_PPS_68_71_RMSK                                                               0xffffffff
#define HWIO_MMSS_DP_PPS_PPS_68_71_IN          \
        in_dword_masked(HWIO_MMSS_DP_PPS_PPS_68_71_ADDR, HWIO_MMSS_DP_PPS_PPS_68_71_RMSK)
#define HWIO_MMSS_DP_PPS_PPS_68_71_INM(m)      \
        in_dword_masked(HWIO_MMSS_DP_PPS_PPS_68_71_ADDR, m)
#define HWIO_MMSS_DP_PPS_PPS_68_71_OUT(v)      \
        out_dword(HWIO_MMSS_DP_PPS_PPS_68_71_ADDR,v)
#define HWIO_MMSS_DP_PPS_PPS_68_71_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_DP_PPS_PPS_68_71_ADDR,m,v,HWIO_MMSS_DP_PPS_PPS_68_71_IN)
#define HWIO_MMSS_DP_PPS_PPS_68_71_PPS_PPS71_BMSK                                                     0xff000000
#define HWIO_MMSS_DP_PPS_PPS_68_71_PPS_PPS71_SHFT                                                           0x18
#define HWIO_MMSS_DP_PPS_PPS_68_71_PPS_PPS70_BMSK                                                       0xff0000
#define HWIO_MMSS_DP_PPS_PPS_68_71_PPS_PPS70_SHFT                                                           0x10
#define HWIO_MMSS_DP_PPS_PPS_68_71_PPS_PPS69_BMSK                                                         0xff00
#define HWIO_MMSS_DP_PPS_PPS_68_71_PPS_PPS69_SHFT                                                            0x8
#define HWIO_MMSS_DP_PPS_PPS_68_71_PPS_PPS68_BMSK                                                           0xff
#define HWIO_MMSS_DP_PPS_PPS_68_71_PPS_PPS68_SHFT                                                            0x0

#define HWIO_MMSS_DP_PPS_PPS_72_75_ADDR                                                               (MMSS_DP_REG_BASE + MMSS_DP_LCLK_REG_BASE      + 0x000001f0)
#define HWIO_MMSS_DP_PPS_PPS_72_75_RMSK                                                               0xffffffff
#define HWIO_MMSS_DP_PPS_PPS_72_75_IN          \
        in_dword_masked(HWIO_MMSS_DP_PPS_PPS_72_75_ADDR, HWIO_MMSS_DP_PPS_PPS_72_75_RMSK)
#define HWIO_MMSS_DP_PPS_PPS_72_75_INM(m)      \
        in_dword_masked(HWIO_MMSS_DP_PPS_PPS_72_75_ADDR, m)
#define HWIO_MMSS_DP_PPS_PPS_72_75_OUT(v)      \
        out_dword(HWIO_MMSS_DP_PPS_PPS_72_75_ADDR,v)
#define HWIO_MMSS_DP_PPS_PPS_72_75_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_DP_PPS_PPS_72_75_ADDR,m,v,HWIO_MMSS_DP_PPS_PPS_72_75_IN)
#define HWIO_MMSS_DP_PPS_PPS_72_75_PPS_PPS75_BMSK                                                     0xff000000
#define HWIO_MMSS_DP_PPS_PPS_72_75_PPS_PPS75_SHFT                                                           0x18
#define HWIO_MMSS_DP_PPS_PPS_72_75_PPS_PPS74_BMSK                                                       0xff0000
#define HWIO_MMSS_DP_PPS_PPS_72_75_PPS_PPS74_SHFT                                                           0x10
#define HWIO_MMSS_DP_PPS_PPS_72_75_PPS_PPS73_BMSK                                                         0xff00
#define HWIO_MMSS_DP_PPS_PPS_72_75_PPS_PPS73_SHFT                                                            0x8
#define HWIO_MMSS_DP_PPS_PPS_72_75_PPS_PPS72_BMSK                                                           0xff
#define HWIO_MMSS_DP_PPS_PPS_72_75_PPS_PPS72_SHFT                                                            0x0

#define HWIO_MMSS_DP_PPS_PPS_76_79_ADDR                                                               (MMSS_DP_REG_BASE + MMSS_DP_LCLK_REG_BASE      + 0x000001f4)
#define HWIO_MMSS_DP_PPS_PPS_76_79_RMSK                                                               0xffffffff
#define HWIO_MMSS_DP_PPS_PPS_76_79_IN          \
        in_dword_masked(HWIO_MMSS_DP_PPS_PPS_76_79_ADDR, HWIO_MMSS_DP_PPS_PPS_76_79_RMSK)
#define HWIO_MMSS_DP_PPS_PPS_76_79_INM(m)      \
        in_dword_masked(HWIO_MMSS_DP_PPS_PPS_76_79_ADDR, m)
#define HWIO_MMSS_DP_PPS_PPS_76_79_OUT(v)      \
        out_dword(HWIO_MMSS_DP_PPS_PPS_76_79_ADDR,v)
#define HWIO_MMSS_DP_PPS_PPS_76_79_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_DP_PPS_PPS_76_79_ADDR,m,v,HWIO_MMSS_DP_PPS_PPS_76_79_IN)
#define HWIO_MMSS_DP_PPS_PPS_76_79_PPS_PPS79_BMSK                                                     0xff000000
#define HWIO_MMSS_DP_PPS_PPS_76_79_PPS_PPS79_SHFT                                                           0x18
#define HWIO_MMSS_DP_PPS_PPS_76_79_PPS_PPS78_BMSK                                                       0xff0000
#define HWIO_MMSS_DP_PPS_PPS_76_79_PPS_PPS78_SHFT                                                           0x10
#define HWIO_MMSS_DP_PPS_PPS_76_79_PPS_PPS77_BMSK                                                         0xff00
#define HWIO_MMSS_DP_PPS_PPS_76_79_PPS_PPS77_SHFT                                                            0x8
#define HWIO_MMSS_DP_PPS_PPS_76_79_PPS_PPS76_BMSK                                                           0xff
#define HWIO_MMSS_DP_PPS_PPS_76_79_PPS_PPS76_SHFT                                                            0x0

#define HWIO_MMSS_DP_PPS_PPS_80_83_ADDR                                                               (MMSS_DP_REG_BASE + MMSS_DP_LCLK_REG_BASE      + 0x000001f8)
#define HWIO_MMSS_DP_PPS_PPS_80_83_RMSK                                                               0xffffffff
#define HWIO_MMSS_DP_PPS_PPS_80_83_IN          \
        in_dword_masked(HWIO_MMSS_DP_PPS_PPS_80_83_ADDR, HWIO_MMSS_DP_PPS_PPS_80_83_RMSK)
#define HWIO_MMSS_DP_PPS_PPS_80_83_INM(m)      \
        in_dword_masked(HWIO_MMSS_DP_PPS_PPS_80_83_ADDR, m)
#define HWIO_MMSS_DP_PPS_PPS_80_83_OUT(v)      \
        out_dword(HWIO_MMSS_DP_PPS_PPS_80_83_ADDR,v)
#define HWIO_MMSS_DP_PPS_PPS_80_83_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_DP_PPS_PPS_80_83_ADDR,m,v,HWIO_MMSS_DP_PPS_PPS_80_83_IN)
#define HWIO_MMSS_DP_PPS_PPS_80_83_PPS_PPS83_BMSK                                                     0xff000000
#define HWIO_MMSS_DP_PPS_PPS_80_83_PPS_PPS83_SHFT                                                           0x18
#define HWIO_MMSS_DP_PPS_PPS_80_83_PPS_PPS82_BMSK                                                       0xff0000
#define HWIO_MMSS_DP_PPS_PPS_80_83_PPS_PPS82_SHFT                                                           0x10
#define HWIO_MMSS_DP_PPS_PPS_80_83_PPS_PPS81_BMSK                                                         0xff00
#define HWIO_MMSS_DP_PPS_PPS_80_83_PPS_PPS81_SHFT                                                            0x8
#define HWIO_MMSS_DP_PPS_PPS_80_83_PPS_PPS80_BMSK                                                           0xff
#define HWIO_MMSS_DP_PPS_PPS_80_83_PPS_PPS80_SHFT                                                            0x0

#define HWIO_MMSS_DP_PPS_PPS_84_87_ADDR                                                               (MMSS_DP_REG_BASE + MMSS_DP_LCLK_REG_BASE      + 0x000001fc)
#define HWIO_MMSS_DP_PPS_PPS_84_87_RMSK                                                               0xffffffff
#define HWIO_MMSS_DP_PPS_PPS_84_87_IN          \
        in_dword_masked(HWIO_MMSS_DP_PPS_PPS_84_87_ADDR, HWIO_MMSS_DP_PPS_PPS_84_87_RMSK)
#define HWIO_MMSS_DP_PPS_PPS_84_87_INM(m)      \
        in_dword_masked(HWIO_MMSS_DP_PPS_PPS_84_87_ADDR, m)
#define HWIO_MMSS_DP_PPS_PPS_84_87_OUT(v)      \
        out_dword(HWIO_MMSS_DP_PPS_PPS_84_87_ADDR,v)
#define HWIO_MMSS_DP_PPS_PPS_84_87_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_DP_PPS_PPS_84_87_ADDR,m,v,HWIO_MMSS_DP_PPS_PPS_84_87_IN)
#define HWIO_MMSS_DP_PPS_PPS_84_87_PPS_PPS87_BMSK                                                     0xff000000
#define HWIO_MMSS_DP_PPS_PPS_84_87_PPS_PPS87_SHFT                                                           0x18
#define HWIO_MMSS_DP_PPS_PPS_84_87_PPS_PPS86_BMSK                                                       0xff0000
#define HWIO_MMSS_DP_PPS_PPS_84_87_PPS_PPS86_SHFT                                                           0x10
#define HWIO_MMSS_DP_PPS_PPS_84_87_PPS_PPS85_BMSK                                                         0xff00
#define HWIO_MMSS_DP_PPS_PPS_84_87_PPS_PPS85_SHFT                                                            0x8
#define HWIO_MMSS_DP_PPS_PPS_84_87_PPS_PPS84_BMSK                                                           0xff
#define HWIO_MMSS_DP_PPS_PPS_84_87_PPS_PPS84_SHFT                                                            0x0

#define HWIO_MMSS_DP_AUDIO_CFG_ADDR                                                                   (MMSS_DP_REG_BASE + MMSS_DP_LCLK_REG_BASE      + 0x00000200)
#define HWIO_MMSS_DP_AUDIO_CFG_RMSK                                                                    0x9ffffff
#define HWIO_MMSS_DP_AUDIO_CFG_IN          \
        in_dword_masked(HWIO_MMSS_DP_AUDIO_CFG_ADDR, HWIO_MMSS_DP_AUDIO_CFG_RMSK)
#define HWIO_MMSS_DP_AUDIO_CFG_INM(m)      \
        in_dword_masked(HWIO_MMSS_DP_AUDIO_CFG_ADDR, m)
#define HWIO_MMSS_DP_AUDIO_CFG_OUT(v)      \
        out_dword(HWIO_MMSS_DP_AUDIO_CFG_ADDR,v)
#define HWIO_MMSS_DP_AUDIO_CFG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_DP_AUDIO_CFG_ADDR,m,v,HWIO_MMSS_DP_AUDIO_CFG_IN)
#define HWIO_MMSS_DP_AUDIO_CFG_UNDERRUN_LAST_BMSK                                                      0x8000000
#define HWIO_MMSS_DP_AUDIO_CFG_UNDERRUN_LAST_SHFT                                                           0x1b
#define HWIO_MMSS_DP_AUDIO_CFG_SP_SW_PACK_BMSK                                                         0x1000000
#define HWIO_MMSS_DP_AUDIO_CFG_SP_SW_PACK_SHFT                                                              0x18
#define HWIO_MMSS_DP_AUDIO_CFG_FLAT_SW_PACK_BMSK                                                        0x800000
#define HWIO_MMSS_DP_AUDIO_CFG_FLAT_SW_PACK_SHFT                                                            0x17
#define HWIO_MMSS_DP_AUDIO_CFG_AUDIO_CH_BMSK                                                            0x700000
#define HWIO_MMSS_DP_AUDIO_CFG_AUDIO_CH_SHFT                                                                0x14
#define HWIO_MMSS_DP_AUDIO_CFG_AUDIO_MODE_BMSK                                                           0xe0000
#define HWIO_MMSS_DP_AUDIO_CFG_AUDIO_MODE_SHFT                                                              0x11
#define HWIO_MMSS_DP_AUDIO_CFG_MAX_WATERMARK_BMSK                                                        0x10000
#define HWIO_MMSS_DP_AUDIO_CFG_MAX_WATERMARK_SHFT                                                           0x10
#define HWIO_MMSS_DP_AUDIO_CFG_FIFO_CLR_UNDERRUN_BMSK                                                     0x8000
#define HWIO_MMSS_DP_AUDIO_CFG_FIFO_CLR_UNDERRUN_SHFT                                                        0xf
#define HWIO_MMSS_DP_AUDIO_CFG_FLAT_UNDERRUN_BMSK                                                         0x4000
#define HWIO_MMSS_DP_AUDIO_CFG_FLAT_UNDERRUN_SHFT                                                            0xe
#define HWIO_MMSS_DP_AUDIO_CFG_FLAT_SAMPLES_BMSK                                                          0x2000
#define HWIO_MMSS_DP_AUDIO_CFG_FLAT_SAMPLES_SHFT                                                             0xd
#define HWIO_MMSS_DP_AUDIO_CFG_SAMP_PRE_EN_BMSK                                                           0x1000
#define HWIO_MMSS_DP_AUDIO_CFG_SAMP_PRE_EN_SHFT                                                              0xc
#define HWIO_MMSS_DP_AUDIO_CFG_HBR_EN_BMSK                                                                 0x800
#define HWIO_MMSS_DP_AUDIO_CFG_HBR_EN_SHFT                                                                   0xb
#define HWIO_MMSS_DP_AUDIO_CFG_PAYLOAD_PACK_EN_BMSK                                                        0x400
#define HWIO_MMSS_DP_AUDIO_CFG_PAYLOAD_PACK_EN_SHFT                                                          0xa
#define HWIO_MMSS_DP_AUDIO_CFG_SMPL_DEFER_MODE_BMSK                                                        0x200
#define HWIO_MMSS_DP_AUDIO_CFG_SMPL_DEFER_MODE_SHFT                                                          0x9
#define HWIO_MMSS_DP_AUDIO_CFG_FIFO_WATERMARK_BMSK                                                         0x1f8
#define HWIO_MMSS_DP_AUDIO_CFG_FIFO_WATERMARK_SHFT                                                           0x3
#define HWIO_MMSS_DP_AUDIO_CFG_CHANNEL_NUM_BMSK                                                              0x6
#define HWIO_MMSS_DP_AUDIO_CFG_CHANNEL_NUM_SHFT                                                              0x1
#define HWIO_MMSS_DP_AUDIO_CFG_ENABLE_BMSK                                                                   0x1
#define HWIO_MMSS_DP_AUDIO_CFG_ENABLE_SHFT                                                                   0x0

#define HWIO_MMSS_DP_AUDIO_STATUS_ADDR                                                                (MMSS_DP_REG_BASE + MMSS_DP_LCLK_REG_BASE      + 0x00000204)
#define HWIO_MMSS_DP_AUDIO_STATUS_RMSK                                                                       0x1
#define HWIO_MMSS_DP_AUDIO_STATUS_IN          \
        in_dword_masked(HWIO_MMSS_DP_AUDIO_STATUS_ADDR, HWIO_MMSS_DP_AUDIO_STATUS_RMSK)
#define HWIO_MMSS_DP_AUDIO_STATUS_INM(m)      \
        in_dword_masked(HWIO_MMSS_DP_AUDIO_STATUS_ADDR, m)
#define HWIO_MMSS_DP_AUDIO_STATUS_OUT(v)      \
        out_dword(HWIO_MMSS_DP_AUDIO_STATUS_ADDR,v)
#define HWIO_MMSS_DP_AUDIO_STATUS_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_DP_AUDIO_STATUS_ADDR,m,v,HWIO_MMSS_DP_AUDIO_STATUS_IN)
#define HWIO_MMSS_DP_AUDIO_STATUS_ERROR_BMSK                                                                 0x1
#define HWIO_MMSS_DP_AUDIO_STATUS_ERROR_SHFT                                                                 0x0

#define HWIO_MMSS_DP_AUDIO_PKT_CTRL_ADDR                                                              (MMSS_DP_REG_BASE + MMSS_DP_LCLK_REG_BASE      + 0x00000208)
#define HWIO_MMSS_DP_AUDIO_PKT_CTRL_RMSK                                                              0x8c1f5131
#define HWIO_MMSS_DP_AUDIO_PKT_CTRL_IN          \
        in_dword_masked(HWIO_MMSS_DP_AUDIO_PKT_CTRL_ADDR, HWIO_MMSS_DP_AUDIO_PKT_CTRL_RMSK)
#define HWIO_MMSS_DP_AUDIO_PKT_CTRL_INM(m)      \
        in_dword_masked(HWIO_MMSS_DP_AUDIO_PKT_CTRL_ADDR, m)
#define HWIO_MMSS_DP_AUDIO_PKT_CTRL_OUT(v)      \
        out_dword(HWIO_MMSS_DP_AUDIO_PKT_CTRL_ADDR,v)
#define HWIO_MMSS_DP_AUDIO_PKT_CTRL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_DP_AUDIO_PKT_CTRL_ADDR,m,v,HWIO_MMSS_DP_AUDIO_PKT_CTRL_IN)
#define HWIO_MMSS_DP_AUDIO_PKT_CTRL_BLANK_TEST_DATA_BMSK                                              0x80000000
#define HWIO_MMSS_DP_AUDIO_PKT_CTRL_BLANK_TEST_DATA_SHFT                                                    0x1f
#define HWIO_MMSS_DP_AUDIO_PKT_CTRL_AUDIO_PKT_PULSE_BMSK                                               0x8000000
#define HWIO_MMSS_DP_AUDIO_PKT_CTRL_AUDIO_PKT_PULSE_SHFT                                                    0x1b
#define HWIO_MMSS_DP_AUDIO_PKT_CTRL_CS_60958_UPDATE_BMSK                                               0x4000000
#define HWIO_MMSS_DP_AUDIO_PKT_CTRL_CS_60958_UPDATE_SHFT                                                    0x1a
#define HWIO_MMSS_DP_AUDIO_PKT_CTRL_AUDIO_PKTS_PER_LINE_BMSK                                            0x1f0000
#define HWIO_MMSS_DP_AUDIO_PKT_CTRL_AUDIO_PKTS_PER_LINE_SHFT                                                0x10
#define HWIO_MMSS_DP_AUDIO_PKT_CTRL_AUDIO_TEST_MODE_BMSK                                                  0x4000
#define HWIO_MMSS_DP_AUDIO_PKT_CTRL_AUDIO_TEST_MODE_SHFT                                                     0xe
#define HWIO_MMSS_DP_AUDIO_PKT_CTRL_AUDIO_TEST_EN_BMSK                                                    0x1000
#define HWIO_MMSS_DP_AUDIO_PKT_CTRL_AUDIO_TEST_EN_SHFT                                                       0xc
#define HWIO_MMSS_DP_AUDIO_PKT_CTRL_AUDIO_SEND_MAX_PKTS_BMSK                                               0x100
#define HWIO_MMSS_DP_AUDIO_PKT_CTRL_AUDIO_SEND_MAX_PKTS_SHFT                                                 0x8
#define HWIO_MMSS_DP_AUDIO_PKT_CTRL_AUDIO_DELAY_EN_BMSK                                                     0x30
#define HWIO_MMSS_DP_AUDIO_PKT_CTRL_AUDIO_DELAY_EN_SHFT                                                      0x4
#define HWIO_MMSS_DP_AUDIO_PKT_CTRL_AUDIO_SAMPLE_SEND_BMSK                                                   0x1
#define HWIO_MMSS_DP_AUDIO_PKT_CTRL_AUDIO_SAMPLE_SEND_SHFT                                                   0x0

#define HWIO_MMSS_DP_AUDIO_PKT_CTRL2_ADDR                                                             (MMSS_DP_REG_BASE + MMSS_DP_LCLK_REG_BASE      + 0x0000020c)
#define HWIO_MMSS_DP_AUDIO_PKT_CTRL2_RMSK                                                                 0x3f13
#define HWIO_MMSS_DP_AUDIO_PKT_CTRL2_IN          \
        in_dword_masked(HWIO_MMSS_DP_AUDIO_PKT_CTRL2_ADDR, HWIO_MMSS_DP_AUDIO_PKT_CTRL2_RMSK)
#define HWIO_MMSS_DP_AUDIO_PKT_CTRL2_INM(m)      \
        in_dword_masked(HWIO_MMSS_DP_AUDIO_PKT_CTRL2_ADDR, m)
#define HWIO_MMSS_DP_AUDIO_PKT_CTRL2_OUT(v)      \
        out_dword(HWIO_MMSS_DP_AUDIO_PKT_CTRL2_ADDR,v)
#define HWIO_MMSS_DP_AUDIO_PKT_CTRL2_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_DP_AUDIO_PKT_CTRL2_ADDR,m,v,HWIO_MMSS_DP_AUDIO_PKT_CTRL2_IN)
#define HWIO_MMSS_DP_AUDIO_PKT_CTRL2_HDCP_BLOCK_AUDIO_MODE_BMSK                                           0x3000
#define HWIO_MMSS_DP_AUDIO_PKT_CTRL2_HDCP_BLOCK_AUDIO_MODE_SHFT                                              0xc
#define HWIO_MMSS_DP_AUDIO_PKT_CTRL2_CHANNEL_ENABLE_BMSK                                                   0xf00
#define HWIO_MMSS_DP_AUDIO_PKT_CTRL2_CHANNEL_ENABLE_SHFT                                                     0x8
#define HWIO_MMSS_DP_AUDIO_PKT_CTRL2_CS_60958_SOURCE_BMSK                                                   0x10
#define HWIO_MMSS_DP_AUDIO_PKT_CTRL2_CS_60958_SOURCE_SHFT                                                    0x4
#define HWIO_MMSS_DP_AUDIO_PKT_CTRL2_LAYOUT_SEL_BMSK                                                         0x2
#define HWIO_MMSS_DP_AUDIO_PKT_CTRL2_LAYOUT_SEL_SHFT                                                         0x1
#define HWIO_MMSS_DP_AUDIO_PKT_CTRL2_LAYOUT_OVRD_BMSK                                                        0x1
#define HWIO_MMSS_DP_AUDIO_PKT_CTRL2_LAYOUT_OVRD_SHFT                                                        0x0

#define HWIO_MMSS_DP_AUDIO_ACR_CTRL_ADDR                                                              (MMSS_DP_REG_BASE + MMSS_DP_LCLK_REG_BASE      + 0x00000210)
#define HWIO_MMSS_DP_AUDIO_ACR_CTRL_RMSK                                                              0xc0ffd133
#define HWIO_MMSS_DP_AUDIO_ACR_CTRL_IN          \
        in_dword_masked(HWIO_MMSS_DP_AUDIO_ACR_CTRL_ADDR, HWIO_MMSS_DP_AUDIO_ACR_CTRL_RMSK)
#define HWIO_MMSS_DP_AUDIO_ACR_CTRL_INM(m)      \
        in_dword_masked(HWIO_MMSS_DP_AUDIO_ACR_CTRL_ADDR, m)
#define HWIO_MMSS_DP_AUDIO_ACR_CTRL_OUT(v)      \
        out_dword(HWIO_MMSS_DP_AUDIO_ACR_CTRL_ADDR,v)
#define HWIO_MMSS_DP_AUDIO_ACR_CTRL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_DP_AUDIO_ACR_CTRL_ADDR,m,v,HWIO_MMSS_DP_AUDIO_ACR_CTRL_IN)
#define HWIO_MMSS_DP_AUDIO_ACR_CTRL_AUDIO_PRIORITY_BMSK                                               0x80000000
#define HWIO_MMSS_DP_AUDIO_ACR_CTRL_AUDIO_PRIORITY_SHFT                                                     0x1f
#define HWIO_MMSS_DP_AUDIO_ACR_CTRL_AUDIO_TIMING_OVERRIDE_BMSK                                        0x40000000
#define HWIO_MMSS_DP_AUDIO_ACR_CTRL_AUDIO_TIMING_OVERRIDE_SHFT                                              0x1e
#define HWIO_MMSS_DP_AUDIO_ACR_CTRL_CTS_FRAC_BMSK                                                       0xe00000
#define HWIO_MMSS_DP_AUDIO_ACR_CTRL_CTS_FRAC_SHFT                                                           0x15
#define HWIO_MMSS_DP_AUDIO_ACR_CTRL_CTS_FRAC_OVERRIDE_BMSK                                              0x100000
#define HWIO_MMSS_DP_AUDIO_ACR_CTRL_CTS_FRAC_OVERRIDE_SHFT                                                  0x14
#define HWIO_MMSS_DP_AUDIO_ACR_CTRL_MAUD_MULTIPLE_BMSK                                                   0xfc000
#define HWIO_MMSS_DP_AUDIO_ACR_CTRL_MAUD_MULTIPLE_SHFT                                                       0xe
#define HWIO_MMSS_DP_AUDIO_ACR_CTRL_AUTO_SEND_BMSK                                                        0x1000
#define HWIO_MMSS_DP_AUDIO_ACR_CTRL_AUTO_SEND_SHFT                                                           0xc
#define HWIO_MMSS_DP_AUDIO_ACR_CTRL_SOURCE_BMSK                                                            0x100
#define HWIO_MMSS_DP_AUDIO_ACR_CTRL_SOURCE_SHFT                                                              0x8
#define HWIO_MMSS_DP_AUDIO_ACR_CTRL_SELECT_BMSK                                                             0x30
#define HWIO_MMSS_DP_AUDIO_ACR_CTRL_SELECT_SHFT                                                              0x4
#define HWIO_MMSS_DP_AUDIO_ACR_CTRL_CONT_BMSK                                                                0x2
#define HWIO_MMSS_DP_AUDIO_ACR_CTRL_CONT_SHFT                                                                0x1
#define HWIO_MMSS_DP_AUDIO_ACR_CTRL_SEND_BMSK                                                                0x1
#define HWIO_MMSS_DP_AUDIO_ACR_CTRL_SEND_SHFT                                                                0x0

#define HWIO_MMSS_DP_AUDIO_CTRL_RESET_ADDR                                                            (MMSS_DP_REG_BASE + MMSS_DP_LCLK_REG_BASE      + 0x00000214)
#define HWIO_MMSS_DP_AUDIO_CTRL_RESET_RMSK                                                                   0x1
#define HWIO_MMSS_DP_AUDIO_CTRL_RESET_IN          \
        in_dword_masked(HWIO_MMSS_DP_AUDIO_CTRL_RESET_ADDR, HWIO_MMSS_DP_AUDIO_CTRL_RESET_RMSK)
#define HWIO_MMSS_DP_AUDIO_CTRL_RESET_INM(m)      \
        in_dword_masked(HWIO_MMSS_DP_AUDIO_CTRL_RESET_ADDR, m)
#define HWIO_MMSS_DP_AUDIO_CTRL_RESET_OUT(v)      \
        out_dword(HWIO_MMSS_DP_AUDIO_CTRL_RESET_ADDR,v)
#define HWIO_MMSS_DP_AUDIO_CTRL_RESET_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_DP_AUDIO_CTRL_RESET_ADDR,m,v,HWIO_MMSS_DP_AUDIO_CTRL_RESET_IN)
#define HWIO_MMSS_DP_AUDIO_CTRL_RESET_RESET_FIFO_DP_ENABLE_BMSK                                              0x1
#define HWIO_MMSS_DP_AUDIO_CTRL_RESET_RESET_FIFO_DP_ENABLE_SHFT                                              0x0

#define HWIO_MMSS_DP_CS_60958_0_ADDR                                                                  (MMSS_DP_REG_BASE + MMSS_DP_LCLK_REG_BASE      + 0x00000218)
#define HWIO_MMSS_DP_CS_60958_0_RMSK                                                                  0xffffffff
#define HWIO_MMSS_DP_CS_60958_0_IN          \
        in_dword_masked(HWIO_MMSS_DP_CS_60958_0_ADDR, HWIO_MMSS_DP_CS_60958_0_RMSK)
#define HWIO_MMSS_DP_CS_60958_0_INM(m)      \
        in_dword_masked(HWIO_MMSS_DP_CS_60958_0_ADDR, m)
#define HWIO_MMSS_DP_CS_60958_0_OUT(v)      \
        out_dword(HWIO_MMSS_DP_CS_60958_0_ADDR,v)
#define HWIO_MMSS_DP_CS_60958_0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_DP_CS_60958_0_ADDR,m,v,HWIO_MMSS_DP_CS_60958_0_IN)
#define HWIO_MMSS_DP_CS_60958_0_SAMPLING_FREQUENCY_EXT_BMSK                                           0xc0000000
#define HWIO_MMSS_DP_CS_60958_0_SAMPLING_FREQUENCY_EXT_SHFT                                                 0x1e
#define HWIO_MMSS_DP_CS_60958_0_CLOCK_ACCURACY_BMSK                                                   0x30000000
#define HWIO_MMSS_DP_CS_60958_0_CLOCK_ACCURACY_SHFT                                                         0x1c
#define HWIO_MMSS_DP_CS_60958_0_SAMPLING_FREQUENCY_BMSK                                                0xf000000
#define HWIO_MMSS_DP_CS_60958_0_SAMPLING_FREQUENCY_SHFT                                                     0x18
#define HWIO_MMSS_DP_CS_60958_0_CHANNEL_NUMBER_L_BMSK                                                   0xf00000
#define HWIO_MMSS_DP_CS_60958_0_CHANNEL_NUMBER_L_SHFT                                                       0x14
#define HWIO_MMSS_DP_CS_60958_0_SOURCE_NUMBER_BMSK                                                       0xf0000
#define HWIO_MMSS_DP_CS_60958_0_SOURCE_NUMBER_SHFT                                                          0x10
#define HWIO_MMSS_DP_CS_60958_0_CATEGORY_CODE_BMSK                                                        0xff00
#define HWIO_MMSS_DP_CS_60958_0_CATEGORY_CODE_SHFT                                                           0x8
#define HWIO_MMSS_DP_CS_60958_0_MODE_BMSK                                                                   0xc0
#define HWIO_MMSS_DP_CS_60958_0_MODE_SHFT                                                                    0x6
#define HWIO_MMSS_DP_CS_60958_0_D_BMSK                                                                      0x38
#define HWIO_MMSS_DP_CS_60958_0_D_SHFT                                                                       0x3
#define HWIO_MMSS_DP_CS_60958_0_C_BMSK                                                                       0x4
#define HWIO_MMSS_DP_CS_60958_0_C_SHFT                                                                       0x2
#define HWIO_MMSS_DP_CS_60958_0_B_BMSK                                                                       0x2
#define HWIO_MMSS_DP_CS_60958_0_B_SHFT                                                                       0x1
#define HWIO_MMSS_DP_CS_60958_0_A_BMSK                                                                       0x1
#define HWIO_MMSS_DP_CS_60958_0_A_SHFT                                                                       0x0

#define HWIO_MMSS_DP_CS_60958_1_ADDR                                                                  (MMSS_DP_REG_BASE + MMSS_DP_LCLK_REG_BASE      + 0x0000021c)
#define HWIO_MMSS_DP_CS_60958_1_RMSK                                                                   0x3f500ff
#define HWIO_MMSS_DP_CS_60958_1_IN          \
        in_dword_masked(HWIO_MMSS_DP_CS_60958_1_ADDR, HWIO_MMSS_DP_CS_60958_1_RMSK)
#define HWIO_MMSS_DP_CS_60958_1_INM(m)      \
        in_dword_masked(HWIO_MMSS_DP_CS_60958_1_ADDR, m)
#define HWIO_MMSS_DP_CS_60958_1_OUT(v)      \
        out_dword(HWIO_MMSS_DP_CS_60958_1_ADDR,v)
#define HWIO_MMSS_DP_CS_60958_1_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_DP_CS_60958_1_ADDR,m,v,HWIO_MMSS_DP_CS_60958_1_IN)
#define HWIO_MMSS_DP_CS_60958_1_USER_R_BMSK                                                            0x2000000
#define HWIO_MMSS_DP_CS_60958_1_USER_R_SHFT                                                                 0x19
#define HWIO_MMSS_DP_CS_60958_1_USER_L_BMSK                                                            0x1000000
#define HWIO_MMSS_DP_CS_60958_1_USER_L_SHFT                                                                 0x18
#define HWIO_MMSS_DP_CS_60958_1_CS_CHANNEL_NUMBER_R_BMSK                                                0xf00000
#define HWIO_MMSS_DP_CS_60958_1_CS_CHANNEL_NUMBER_R_SHFT                                                    0x14
#define HWIO_MMSS_DP_CS_60958_1_VALID_R_BMSK                                                             0x40000
#define HWIO_MMSS_DP_CS_60958_1_VALID_R_SHFT                                                                0x12
#define HWIO_MMSS_DP_CS_60958_1_VALID_L_BMSK                                                             0x10000
#define HWIO_MMSS_DP_CS_60958_1_VALID_L_SHFT                                                                0x10
#define HWIO_MMSS_DP_CS_60958_1_CS_ORIG_SAMPLE_FREQ_BMSK                                                    0xf0
#define HWIO_MMSS_DP_CS_60958_1_CS_ORIG_SAMPLE_FREQ_SHFT                                                     0x4
#define HWIO_MMSS_DP_CS_60958_1_CS_WORD_LENGTH_BMSK                                                          0xf
#define HWIO_MMSS_DP_CS_60958_1_CS_WORD_LENGTH_SHFT                                                          0x0

#define HWIO_MMSS_DP_CS_60958_2_ADDR                                                                  (MMSS_DP_REG_BASE + MMSS_DP_LCLK_REG_BASE      + 0x00000220)
#define HWIO_MMSS_DP_CS_60958_2_RMSK                                                                    0xffffff
#define HWIO_MMSS_DP_CS_60958_2_IN          \
        in_dword_masked(HWIO_MMSS_DP_CS_60958_2_ADDR, HWIO_MMSS_DP_CS_60958_2_RMSK)
#define HWIO_MMSS_DP_CS_60958_2_INM(m)      \
        in_dword_masked(HWIO_MMSS_DP_CS_60958_2_ADDR, m)
#define HWIO_MMSS_DP_CS_60958_2_OUT(v)      \
        out_dword(HWIO_MMSS_DP_CS_60958_2_ADDR,v)
#define HWIO_MMSS_DP_CS_60958_2_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_DP_CS_60958_2_ADDR,m,v,HWIO_MMSS_DP_CS_60958_2_IN)
#define HWIO_MMSS_DP_CS_60958_2_CS_CHANNEL_NUM_7_BMSK                                                   0xf00000
#define HWIO_MMSS_DP_CS_60958_2_CS_CHANNEL_NUM_7_SHFT                                                       0x14
#define HWIO_MMSS_DP_CS_60958_2_CS_CHANNEL_NUM_6_BMSK                                                    0xf0000
#define HWIO_MMSS_DP_CS_60958_2_CS_CHANNEL_NUM_6_SHFT                                                       0x10
#define HWIO_MMSS_DP_CS_60958_2_CS_CHANNEL_NUM_5_BMSK                                                     0xf000
#define HWIO_MMSS_DP_CS_60958_2_CS_CHANNEL_NUM_5_SHFT                                                        0xc
#define HWIO_MMSS_DP_CS_60958_2_CS_CHANNEL_NUM_4_BMSK                                                      0xf00
#define HWIO_MMSS_DP_CS_60958_2_CS_CHANNEL_NUM_4_SHFT                                                        0x8
#define HWIO_MMSS_DP_CS_60958_2_CS_CHANNEL_NUM_3_BMSK                                                       0xf0
#define HWIO_MMSS_DP_CS_60958_2_CS_CHANNEL_NUM_3_SHFT                                                        0x4
#define HWIO_MMSS_DP_CS_60958_2_CS_CHANNEL_NUM_2_BMSK                                                        0xf
#define HWIO_MMSS_DP_CS_60958_2_CS_CHANNEL_NUM_2_SHFT                                                        0x0

#define HWIO_MMSS_DP_CS_60958_3_ADDR                                                                  (MMSS_DP_REG_BASE + MMSS_DP_LCLK_REG_BASE      + 0x00000224)
#define HWIO_MMSS_DP_CS_60958_3_RMSK                                                                        0xff
#define HWIO_MMSS_DP_CS_60958_3_IN          \
        in_dword_masked(HWIO_MMSS_DP_CS_60958_3_ADDR, HWIO_MMSS_DP_CS_60958_3_RMSK)
#define HWIO_MMSS_DP_CS_60958_3_INM(m)      \
        in_dword_masked(HWIO_MMSS_DP_CS_60958_3_ADDR, m)
#define HWIO_MMSS_DP_CS_60958_3_OUT(v)      \
        out_dword(HWIO_MMSS_DP_CS_60958_3_ADDR,v)
#define HWIO_MMSS_DP_CS_60958_3_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_DP_CS_60958_3_ADDR,m,v,HWIO_MMSS_DP_CS_60958_3_IN)
#define HWIO_MMSS_DP_CS_60958_3_INFO_HIDDEN_BMSK                                                            0x80
#define HWIO_MMSS_DP_CS_60958_3_INFO_HIDDEN_SHFT                                                             0x7
#define HWIO_MMSS_DP_CS_60958_3_SAMPLE_FREQ_COEFF_BMSK                                                      0x78
#define HWIO_MMSS_DP_CS_60958_3_SAMPLE_FREQ_COEFF_SHFT                                                       0x3
#define HWIO_MMSS_DP_CS_60958_3_CGMS_A_VALIDITY_BMSK                                                         0x4
#define HWIO_MMSS_DP_CS_60958_3_CGMS_A_VALIDITY_SHFT                                                         0x2
#define HWIO_MMSS_DP_CS_60958_3_CGMS_A_BMSK                                                                  0x3
#define HWIO_MMSS_DP_CS_60958_3_CGMS_A_SHFT                                                                  0x0

#define HWIO_MMSS_DP_SDP_CFG_ADDR                                                                     (MMSS_DP_REG_BASE + MMSS_DP_LCLK_REG_BASE      + 0x00000228)
#define HWIO_MMSS_DP_SDP_CFG_RMSK                                                                       0x170076
#define HWIO_MMSS_DP_SDP_CFG_IN          \
        in_dword_masked(HWIO_MMSS_DP_SDP_CFG_ADDR, HWIO_MMSS_DP_SDP_CFG_RMSK)
#define HWIO_MMSS_DP_SDP_CFG_INM(m)      \
        in_dword_masked(HWIO_MMSS_DP_SDP_CFG_ADDR, m)
#define HWIO_MMSS_DP_SDP_CFG_OUT(v)      \
        out_dword(HWIO_MMSS_DP_SDP_CFG_ADDR,v)
#define HWIO_MMSS_DP_SDP_CFG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_DP_SDP_CFG_ADDR,m,v,HWIO_MMSS_DP_SDP_CFG_IN)
#define HWIO_MMSS_DP_SDP_CFG_AUDIO_INFOFRAME_SDP_EN_BMSK                                                0x100000
#define HWIO_MMSS_DP_SDP_CFG_AUDIO_INFOFRAME_SDP_EN_SHFT                                                    0x14
#define HWIO_MMSS_DP_SDP_CFG_GEN1_SDP_EN_BMSK                                                            0x40000
#define HWIO_MMSS_DP_SDP_CFG_GEN1_SDP_EN_SHFT                                                               0x12
#define HWIO_MMSS_DP_SDP_CFG_GEN0_SDP_EN_BMSK                                                            0x20000
#define HWIO_MMSS_DP_SDP_CFG_GEN0_SDP_EN_SHFT                                                               0x11
#define HWIO_MMSS_DP_SDP_CFG_VSCEXT_SDP_EN_BMSK                                                          0x10000
#define HWIO_MMSS_DP_SDP_CFG_VSCEXT_SDP_EN_SHFT                                                             0x10
#define HWIO_MMSS_DP_SDP_CFG_AUDIO_ISRC_SDP_EN_BMSK                                                         0x40
#define HWIO_MMSS_DP_SDP_CFG_AUDIO_ISRC_SDP_EN_SHFT                                                          0x6
#define HWIO_MMSS_DP_SDP_CFG_AUDIO_COPY_MANAGEMENT_SDP_EN_BMSK                                              0x20
#define HWIO_MMSS_DP_SDP_CFG_AUDIO_COPY_MANAGEMENT_SDP_EN_SHFT                                               0x5
#define HWIO_MMSS_DP_SDP_CFG_EXTENSION_SDP_EN_BMSK                                                          0x10
#define HWIO_MMSS_DP_SDP_CFG_EXTENSION_SDP_EN_SHFT                                                           0x4
#define HWIO_MMSS_DP_SDP_CFG_AUDIO_STREAM_SDP_EN_BMSK                                                        0x4
#define HWIO_MMSS_DP_SDP_CFG_AUDIO_STREAM_SDP_EN_SHFT                                                        0x2
#define HWIO_MMSS_DP_SDP_CFG_AUDIO_TIMESTAMP_SDP_EN_BMSK                                                     0x2
#define HWIO_MMSS_DP_SDP_CFG_AUDIO_TIMESTAMP_SDP_EN_SHFT                                                     0x1

#define HWIO_MMSS_DP_SDP_CFG2_ADDR                                                                    (MMSS_DP_REG_BASE + MMSS_DP_LCLK_REG_BASE      + 0x0000022c)
#define HWIO_MMSS_DP_SDP_CFG2_RMSK                                                                       0x38003
#define HWIO_MMSS_DP_SDP_CFG2_IN          \
        in_dword_masked(HWIO_MMSS_DP_SDP_CFG2_ADDR, HWIO_MMSS_DP_SDP_CFG2_RMSK)
#define HWIO_MMSS_DP_SDP_CFG2_INM(m)      \
        in_dword_masked(HWIO_MMSS_DP_SDP_CFG2_ADDR, m)
#define HWIO_MMSS_DP_SDP_CFG2_OUT(v)      \
        out_dword(HWIO_MMSS_DP_SDP_CFG2_ADDR,v)
#define HWIO_MMSS_DP_SDP_CFG2_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_DP_SDP_CFG2_ADDR,m,v,HWIO_MMSS_DP_SDP_CFG2_IN)
#define HWIO_MMSS_DP_SDP_CFG2_GENERIC1_SDPSIZE_BMSK                                                      0x20000
#define HWIO_MMSS_DP_SDP_CFG2_GENERIC1_SDPSIZE_SHFT                                                         0x11
#define HWIO_MMSS_DP_SDP_CFG2_GENERIC0_SDPSIZE_BMSK                                                      0x10000
#define HWIO_MMSS_DP_SDP_CFG2_GENERIC0_SDPSIZE_SHFT                                                         0x10
#define HWIO_MMSS_DP_SDP_CFG2_EXTN_SDPSIZE_BMSK                                                           0x8000
#define HWIO_MMSS_DP_SDP_CFG2_EXTN_SDPSIZE_SHFT                                                              0xf
#define HWIO_MMSS_DP_SDP_CFG2_AUDIO_STREAM_HB3_REGSRC_BMSK                                                   0x2
#define HWIO_MMSS_DP_SDP_CFG2_AUDIO_STREAM_HB3_REGSRC_SHFT                                                   0x1
#define HWIO_MMSS_DP_SDP_CFG2_IFRM_REGSRC_BMSK                                                               0x1
#define HWIO_MMSS_DP_SDP_CFG2_IFRM_REGSRC_SHFT                                                               0x0

#define HWIO_MMSS_DP_AUDIO_TIMESTAMP_0_ADDR                                                           (MMSS_DP_REG_BASE + MMSS_DP_LCLK_REG_BASE      + 0x00000230)
#define HWIO_MMSS_DP_AUDIO_TIMESTAMP_0_RMSK                                                           0xffffffff
#define HWIO_MMSS_DP_AUDIO_TIMESTAMP_0_IN          \
        in_dword_masked(HWIO_MMSS_DP_AUDIO_TIMESTAMP_0_ADDR, HWIO_MMSS_DP_AUDIO_TIMESTAMP_0_RMSK)
#define HWIO_MMSS_DP_AUDIO_TIMESTAMP_0_INM(m)      \
        in_dword_masked(HWIO_MMSS_DP_AUDIO_TIMESTAMP_0_ADDR, m)
#define HWIO_MMSS_DP_AUDIO_TIMESTAMP_0_OUT(v)      \
        out_dword(HWIO_MMSS_DP_AUDIO_TIMESTAMP_0_ADDR,v)
#define HWIO_MMSS_DP_AUDIO_TIMESTAMP_0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_DP_AUDIO_TIMESTAMP_0_ADDR,m,v,HWIO_MMSS_DP_AUDIO_TIMESTAMP_0_IN)
#define HWIO_MMSS_DP_AUDIO_TIMESTAMP_0_PB1_BMSK                                                       0xff000000
#define HWIO_MMSS_DP_AUDIO_TIMESTAMP_0_PB1_SHFT                                                             0x18
#define HWIO_MMSS_DP_AUDIO_TIMESTAMP_0_HB1_BMSK                                                         0xff0000
#define HWIO_MMSS_DP_AUDIO_TIMESTAMP_0_HB1_SHFT                                                             0x10
#define HWIO_MMSS_DP_AUDIO_TIMESTAMP_0_PB0_BMSK                                                           0xff00
#define HWIO_MMSS_DP_AUDIO_TIMESTAMP_0_PB0_SHFT                                                              0x8
#define HWIO_MMSS_DP_AUDIO_TIMESTAMP_0_HB0_BMSK                                                             0xff
#define HWIO_MMSS_DP_AUDIO_TIMESTAMP_0_HB0_SHFT                                                              0x0

#define HWIO_MMSS_DP_AUDIO_TIMESTAMP_1_ADDR                                                           (MMSS_DP_REG_BASE + MMSS_DP_LCLK_REG_BASE      + 0x00000234)
#define HWIO_MMSS_DP_AUDIO_TIMESTAMP_1_RMSK                                                           0xffffffff
#define HWIO_MMSS_DP_AUDIO_TIMESTAMP_1_IN          \
        in_dword_masked(HWIO_MMSS_DP_AUDIO_TIMESTAMP_1_ADDR, HWIO_MMSS_DP_AUDIO_TIMESTAMP_1_RMSK)
#define HWIO_MMSS_DP_AUDIO_TIMESTAMP_1_INM(m)      \
        in_dword_masked(HWIO_MMSS_DP_AUDIO_TIMESTAMP_1_ADDR, m)
#define HWIO_MMSS_DP_AUDIO_TIMESTAMP_1_OUT(v)      \
        out_dword(HWIO_MMSS_DP_AUDIO_TIMESTAMP_1_ADDR,v)
#define HWIO_MMSS_DP_AUDIO_TIMESTAMP_1_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_DP_AUDIO_TIMESTAMP_1_ADDR,m,v,HWIO_MMSS_DP_AUDIO_TIMESTAMP_1_IN)
#define HWIO_MMSS_DP_AUDIO_TIMESTAMP_1_PB3_BMSK                                                       0xff000000
#define HWIO_MMSS_DP_AUDIO_TIMESTAMP_1_PB3_SHFT                                                             0x18
#define HWIO_MMSS_DP_AUDIO_TIMESTAMP_1_HB3_BMSK                                                         0xff0000
#define HWIO_MMSS_DP_AUDIO_TIMESTAMP_1_HB3_SHFT                                                             0x10
#define HWIO_MMSS_DP_AUDIO_TIMESTAMP_1_PB2_BMSK                                                           0xff00
#define HWIO_MMSS_DP_AUDIO_TIMESTAMP_1_PB2_SHFT                                                              0x8
#define HWIO_MMSS_DP_AUDIO_TIMESTAMP_1_HB2_BMSK                                                             0xff
#define HWIO_MMSS_DP_AUDIO_TIMESTAMP_1_HB2_SHFT                                                              0x0

#define HWIO_MMSS_DP_AUDIO_STREAM_0_ADDR                                                              (MMSS_DP_REG_BASE + MMSS_DP_LCLK_REG_BASE      + 0x00000240)
#define HWIO_MMSS_DP_AUDIO_STREAM_0_RMSK                                                              0xffffffff
#define HWIO_MMSS_DP_AUDIO_STREAM_0_IN          \
        in_dword_masked(HWIO_MMSS_DP_AUDIO_STREAM_0_ADDR, HWIO_MMSS_DP_AUDIO_STREAM_0_RMSK)
#define HWIO_MMSS_DP_AUDIO_STREAM_0_INM(m)      \
        in_dword_masked(HWIO_MMSS_DP_AUDIO_STREAM_0_ADDR, m)
#define HWIO_MMSS_DP_AUDIO_STREAM_0_OUT(v)      \
        out_dword(HWIO_MMSS_DP_AUDIO_STREAM_0_ADDR,v)
#define HWIO_MMSS_DP_AUDIO_STREAM_0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_DP_AUDIO_STREAM_0_ADDR,m,v,HWIO_MMSS_DP_AUDIO_STREAM_0_IN)
#define HWIO_MMSS_DP_AUDIO_STREAM_0_PB1_BMSK                                                          0xff000000
#define HWIO_MMSS_DP_AUDIO_STREAM_0_PB1_SHFT                                                                0x18
#define HWIO_MMSS_DP_AUDIO_STREAM_0_HB1_BMSK                                                            0xff0000
#define HWIO_MMSS_DP_AUDIO_STREAM_0_HB1_SHFT                                                                0x10
#define HWIO_MMSS_DP_AUDIO_STREAM_0_PB0_BMSK                                                              0xff00
#define HWIO_MMSS_DP_AUDIO_STREAM_0_PB0_SHFT                                                                 0x8
#define HWIO_MMSS_DP_AUDIO_STREAM_0_HB0_BMSK                                                                0xff
#define HWIO_MMSS_DP_AUDIO_STREAM_0_HB0_SHFT                                                                 0x0

#define HWIO_MMSS_DP_AUDIO_STREAM_1_ADDR                                                              (MMSS_DP_REG_BASE + MMSS_DP_LCLK_REG_BASE      + 0x00000244)
#define HWIO_MMSS_DP_AUDIO_STREAM_1_RMSK                                                              0xffffffff
#define HWIO_MMSS_DP_AUDIO_STREAM_1_IN          \
        in_dword_masked(HWIO_MMSS_DP_AUDIO_STREAM_1_ADDR, HWIO_MMSS_DP_AUDIO_STREAM_1_RMSK)
#define HWIO_MMSS_DP_AUDIO_STREAM_1_INM(m)      \
        in_dword_masked(HWIO_MMSS_DP_AUDIO_STREAM_1_ADDR, m)
#define HWIO_MMSS_DP_AUDIO_STREAM_1_OUT(v)      \
        out_dword(HWIO_MMSS_DP_AUDIO_STREAM_1_ADDR,v)
#define HWIO_MMSS_DP_AUDIO_STREAM_1_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_DP_AUDIO_STREAM_1_ADDR,m,v,HWIO_MMSS_DP_AUDIO_STREAM_1_IN)
#define HWIO_MMSS_DP_AUDIO_STREAM_1_PB3_BMSK                                                          0xff000000
#define HWIO_MMSS_DP_AUDIO_STREAM_1_PB3_SHFT                                                                0x18
#define HWIO_MMSS_DP_AUDIO_STREAM_1_HB3_BMSK                                                            0xff0000
#define HWIO_MMSS_DP_AUDIO_STREAM_1_HB3_SHFT                                                                0x10
#define HWIO_MMSS_DP_AUDIO_STREAM_1_PB2_BMSK                                                              0xff00
#define HWIO_MMSS_DP_AUDIO_STREAM_1_PB2_SHFT                                                                 0x8
#define HWIO_MMSS_DP_AUDIO_STREAM_1_HB2_BMSK                                                                0xff
#define HWIO_MMSS_DP_AUDIO_STREAM_1_HB2_SHFT                                                                 0x0

#define HWIO_MMSS_DP_EXTENSION_0_ADDR                                                                 (MMSS_DP_REG_BASE + MMSS_DP_LCLK_REG_BASE      + 0x00000250)
#define HWIO_MMSS_DP_EXTENSION_0_RMSK                                                                 0xffffffff
#define HWIO_MMSS_DP_EXTENSION_0_IN          \
        in_dword_masked(HWIO_MMSS_DP_EXTENSION_0_ADDR, HWIO_MMSS_DP_EXTENSION_0_RMSK)
#define HWIO_MMSS_DP_EXTENSION_0_INM(m)      \
        in_dword_masked(HWIO_MMSS_DP_EXTENSION_0_ADDR, m)
#define HWIO_MMSS_DP_EXTENSION_0_OUT(v)      \
        out_dword(HWIO_MMSS_DP_EXTENSION_0_ADDR,v)
#define HWIO_MMSS_DP_EXTENSION_0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_DP_EXTENSION_0_ADDR,m,v,HWIO_MMSS_DP_EXTENSION_0_IN)
#define HWIO_MMSS_DP_EXTENSION_0_PB1_BMSK                                                             0xff000000
#define HWIO_MMSS_DP_EXTENSION_0_PB1_SHFT                                                                   0x18
#define HWIO_MMSS_DP_EXTENSION_0_HB1_BMSK                                                               0xff0000
#define HWIO_MMSS_DP_EXTENSION_0_HB1_SHFT                                                                   0x10
#define HWIO_MMSS_DP_EXTENSION_0_PB0_BMSK                                                                 0xff00
#define HWIO_MMSS_DP_EXTENSION_0_PB0_SHFT                                                                    0x8
#define HWIO_MMSS_DP_EXTENSION_0_HB0_BMSK                                                                   0xff
#define HWIO_MMSS_DP_EXTENSION_0_HB0_SHFT                                                                    0x0

#define HWIO_MMSS_DP_EXTENSION_1_ADDR                                                                 (MMSS_DP_REG_BASE + MMSS_DP_LCLK_REG_BASE      + 0x00000254)
#define HWIO_MMSS_DP_EXTENSION_1_RMSK                                                                 0xffffffff
#define HWIO_MMSS_DP_EXTENSION_1_IN          \
        in_dword_masked(HWIO_MMSS_DP_EXTENSION_1_ADDR, HWIO_MMSS_DP_EXTENSION_1_RMSK)
#define HWIO_MMSS_DP_EXTENSION_1_INM(m)      \
        in_dword_masked(HWIO_MMSS_DP_EXTENSION_1_ADDR, m)
#define HWIO_MMSS_DP_EXTENSION_1_OUT(v)      \
        out_dword(HWIO_MMSS_DP_EXTENSION_1_ADDR,v)
#define HWIO_MMSS_DP_EXTENSION_1_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_DP_EXTENSION_1_ADDR,m,v,HWIO_MMSS_DP_EXTENSION_1_IN)
#define HWIO_MMSS_DP_EXTENSION_1_PB3_BMSK                                                             0xff000000
#define HWIO_MMSS_DP_EXTENSION_1_PB3_SHFT                                                                   0x18
#define HWIO_MMSS_DP_EXTENSION_1_HB3_BMSK                                                               0xff0000
#define HWIO_MMSS_DP_EXTENSION_1_HB3_SHFT                                                                   0x10
#define HWIO_MMSS_DP_EXTENSION_1_PB2_BMSK                                                                 0xff00
#define HWIO_MMSS_DP_EXTENSION_1_PB2_SHFT                                                                    0x8
#define HWIO_MMSS_DP_EXTENSION_1_HB2_BMSK                                                                   0xff
#define HWIO_MMSS_DP_EXTENSION_1_HB2_SHFT                                                                    0x0

#define HWIO_MMSS_DP_EXTENSION_2_ADDR                                                                 (MMSS_DP_REG_BASE + MMSS_DP_LCLK_REG_BASE      + 0x00000258)
#define HWIO_MMSS_DP_EXTENSION_2_RMSK                                                                 0xffffffff
#define HWIO_MMSS_DP_EXTENSION_2_IN          \
        in_dword_masked(HWIO_MMSS_DP_EXTENSION_2_ADDR, HWIO_MMSS_DP_EXTENSION_2_RMSK)
#define HWIO_MMSS_DP_EXTENSION_2_INM(m)      \
        in_dword_masked(HWIO_MMSS_DP_EXTENSION_2_ADDR, m)
#define HWIO_MMSS_DP_EXTENSION_2_OUT(v)      \
        out_dword(HWIO_MMSS_DP_EXTENSION_2_ADDR,v)
#define HWIO_MMSS_DP_EXTENSION_2_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_DP_EXTENSION_2_ADDR,m,v,HWIO_MMSS_DP_EXTENSION_2_IN)
#define HWIO_MMSS_DP_EXTENSION_2_BYTE3_BMSK                                                           0xff000000
#define HWIO_MMSS_DP_EXTENSION_2_BYTE3_SHFT                                                                 0x18
#define HWIO_MMSS_DP_EXTENSION_2_BYTE2_BMSK                                                             0xff0000
#define HWIO_MMSS_DP_EXTENSION_2_BYTE2_SHFT                                                                 0x10
#define HWIO_MMSS_DP_EXTENSION_2_BYTE1_BMSK                                                               0xff00
#define HWIO_MMSS_DP_EXTENSION_2_BYTE1_SHFT                                                                  0x8
#define HWIO_MMSS_DP_EXTENSION_2_BYTE0_BMSK                                                                 0xff
#define HWIO_MMSS_DP_EXTENSION_2_BYTE0_SHFT                                                                  0x0

#define HWIO_MMSS_DP_EXTENSION_3_ADDR                                                                 (MMSS_DP_REG_BASE + MMSS_DP_LCLK_REG_BASE      + 0x0000025c)
#define HWIO_MMSS_DP_EXTENSION_3_RMSK                                                                 0xffffffff
#define HWIO_MMSS_DP_EXTENSION_3_IN          \
        in_dword_masked(HWIO_MMSS_DP_EXTENSION_3_ADDR, HWIO_MMSS_DP_EXTENSION_3_RMSK)
#define HWIO_MMSS_DP_EXTENSION_3_INM(m)      \
        in_dword_masked(HWIO_MMSS_DP_EXTENSION_3_ADDR, m)
#define HWIO_MMSS_DP_EXTENSION_3_OUT(v)      \
        out_dword(HWIO_MMSS_DP_EXTENSION_3_ADDR,v)
#define HWIO_MMSS_DP_EXTENSION_3_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_DP_EXTENSION_3_ADDR,m,v,HWIO_MMSS_DP_EXTENSION_3_IN)
#define HWIO_MMSS_DP_EXTENSION_3_BYTE7_BMSK                                                           0xff000000
#define HWIO_MMSS_DP_EXTENSION_3_BYTE7_SHFT                                                                 0x18
#define HWIO_MMSS_DP_EXTENSION_3_BYTE6_BMSK                                                             0xff0000
#define HWIO_MMSS_DP_EXTENSION_3_BYTE6_SHFT                                                                 0x10
#define HWIO_MMSS_DP_EXTENSION_3_BYTE5_BMSK                                                               0xff00
#define HWIO_MMSS_DP_EXTENSION_3_BYTE5_SHFT                                                                  0x8
#define HWIO_MMSS_DP_EXTENSION_3_BYTE4_BMSK                                                                 0xff
#define HWIO_MMSS_DP_EXTENSION_3_BYTE4_SHFT                                                                  0x0

#define HWIO_MMSS_DP_EXTENSION_4_ADDR                                                                 (MMSS_DP_REG_BASE + MMSS_DP_LCLK_REG_BASE      + 0x00000260)
#define HWIO_MMSS_DP_EXTENSION_4_RMSK                                                                 0xffffffff
#define HWIO_MMSS_DP_EXTENSION_4_IN          \
        in_dword_masked(HWIO_MMSS_DP_EXTENSION_4_ADDR, HWIO_MMSS_DP_EXTENSION_4_RMSK)
#define HWIO_MMSS_DP_EXTENSION_4_INM(m)      \
        in_dword_masked(HWIO_MMSS_DP_EXTENSION_4_ADDR, m)
#define HWIO_MMSS_DP_EXTENSION_4_OUT(v)      \
        out_dword(HWIO_MMSS_DP_EXTENSION_4_ADDR,v)
#define HWIO_MMSS_DP_EXTENSION_4_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_DP_EXTENSION_4_ADDR,m,v,HWIO_MMSS_DP_EXTENSION_4_IN)
#define HWIO_MMSS_DP_EXTENSION_4_BYTE11_BMSK                                                          0xff000000
#define HWIO_MMSS_DP_EXTENSION_4_BYTE11_SHFT                                                                0x18
#define HWIO_MMSS_DP_EXTENSION_4_BYTE10_BMSK                                                            0xff0000
#define HWIO_MMSS_DP_EXTENSION_4_BYTE10_SHFT                                                                0x10
#define HWIO_MMSS_DP_EXTENSION_4_BYTE9_BMSK                                                               0xff00
#define HWIO_MMSS_DP_EXTENSION_4_BYTE9_SHFT                                                                  0x8
#define HWIO_MMSS_DP_EXTENSION_4_BYTE8_BMSK                                                                 0xff
#define HWIO_MMSS_DP_EXTENSION_4_BYTE8_SHFT                                                                  0x0

#define HWIO_MMSS_DP_EXTENSION_5_ADDR                                                                 (MMSS_DP_REG_BASE + MMSS_DP_LCLK_REG_BASE      + 0x00000264)
#define HWIO_MMSS_DP_EXTENSION_5_RMSK                                                                 0xffffffff
#define HWIO_MMSS_DP_EXTENSION_5_IN          \
        in_dword_masked(HWIO_MMSS_DP_EXTENSION_5_ADDR, HWIO_MMSS_DP_EXTENSION_5_RMSK)
#define HWIO_MMSS_DP_EXTENSION_5_INM(m)      \
        in_dword_masked(HWIO_MMSS_DP_EXTENSION_5_ADDR, m)
#define HWIO_MMSS_DP_EXTENSION_5_OUT(v)      \
        out_dword(HWIO_MMSS_DP_EXTENSION_5_ADDR,v)
#define HWIO_MMSS_DP_EXTENSION_5_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_DP_EXTENSION_5_ADDR,m,v,HWIO_MMSS_DP_EXTENSION_5_IN)
#define HWIO_MMSS_DP_EXTENSION_5_BYTE15_BMSK                                                          0xff000000
#define HWIO_MMSS_DP_EXTENSION_5_BYTE15_SHFT                                                                0x18
#define HWIO_MMSS_DP_EXTENSION_5_BYTE14_BMSK                                                            0xff0000
#define HWIO_MMSS_DP_EXTENSION_5_BYTE14_SHFT                                                                0x10
#define HWIO_MMSS_DP_EXTENSION_5_BYTE13_BMSK                                                              0xff00
#define HWIO_MMSS_DP_EXTENSION_5_BYTE13_SHFT                                                                 0x8
#define HWIO_MMSS_DP_EXTENSION_5_BYTE12_BMSK                                                                0xff
#define HWIO_MMSS_DP_EXTENSION_5_BYTE12_SHFT                                                                 0x0

#define HWIO_MMSS_DP_EXTENSION_6_ADDR                                                                 (MMSS_DP_REG_BASE + MMSS_DP_LCLK_REG_BASE      + 0x00000268)
#define HWIO_MMSS_DP_EXTENSION_6_RMSK                                                                 0xffffffff
#define HWIO_MMSS_DP_EXTENSION_6_IN          \
        in_dword_masked(HWIO_MMSS_DP_EXTENSION_6_ADDR, HWIO_MMSS_DP_EXTENSION_6_RMSK)
#define HWIO_MMSS_DP_EXTENSION_6_INM(m)      \
        in_dword_masked(HWIO_MMSS_DP_EXTENSION_6_ADDR, m)
#define HWIO_MMSS_DP_EXTENSION_6_OUT(v)      \
        out_dword(HWIO_MMSS_DP_EXTENSION_6_ADDR,v)
#define HWIO_MMSS_DP_EXTENSION_6_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_DP_EXTENSION_6_ADDR,m,v,HWIO_MMSS_DP_EXTENSION_6_IN)
#define HWIO_MMSS_DP_EXTENSION_6_BYTE19_BMSK                                                          0xff000000
#define HWIO_MMSS_DP_EXTENSION_6_BYTE19_SHFT                                                                0x18
#define HWIO_MMSS_DP_EXTENSION_6_BYTE18_BMSK                                                            0xff0000
#define HWIO_MMSS_DP_EXTENSION_6_BYTE18_SHFT                                                                0x10
#define HWIO_MMSS_DP_EXTENSION_6_BYTE17_BMSK                                                              0xff00
#define HWIO_MMSS_DP_EXTENSION_6_BYTE17_SHFT                                                                 0x8
#define HWIO_MMSS_DP_EXTENSION_6_BYTE16_BMSK                                                                0xff
#define HWIO_MMSS_DP_EXTENSION_6_BYTE16_SHFT                                                                 0x0

#define HWIO_MMSS_DP_EXTENSION_7_ADDR                                                                 (MMSS_DP_REG_BASE + MMSS_DP_LCLK_REG_BASE      + 0x0000026c)
#define HWIO_MMSS_DP_EXTENSION_7_RMSK                                                                 0xffffffff
#define HWIO_MMSS_DP_EXTENSION_7_IN          \
        in_dword_masked(HWIO_MMSS_DP_EXTENSION_7_ADDR, HWIO_MMSS_DP_EXTENSION_7_RMSK)
#define HWIO_MMSS_DP_EXTENSION_7_INM(m)      \
        in_dword_masked(HWIO_MMSS_DP_EXTENSION_7_ADDR, m)
#define HWIO_MMSS_DP_EXTENSION_7_OUT(v)      \
        out_dword(HWIO_MMSS_DP_EXTENSION_7_ADDR,v)
#define HWIO_MMSS_DP_EXTENSION_7_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_DP_EXTENSION_7_ADDR,m,v,HWIO_MMSS_DP_EXTENSION_7_IN)
#define HWIO_MMSS_DP_EXTENSION_7_BYTE23_BMSK                                                          0xff000000
#define HWIO_MMSS_DP_EXTENSION_7_BYTE23_SHFT                                                                0x18
#define HWIO_MMSS_DP_EXTENSION_7_BYTE22_BMSK                                                            0xff0000
#define HWIO_MMSS_DP_EXTENSION_7_BYTE22_SHFT                                                                0x10
#define HWIO_MMSS_DP_EXTENSION_7_BYTE21_BMSK                                                              0xff00
#define HWIO_MMSS_DP_EXTENSION_7_BYTE21_SHFT                                                                 0x8
#define HWIO_MMSS_DP_EXTENSION_7_BYTE20_BMSK                                                                0xff
#define HWIO_MMSS_DP_EXTENSION_7_BYTE20_SHFT                                                                 0x0

#define HWIO_MMSS_DP_EXTENSION_8_ADDR                                                                 (MMSS_DP_REG_BASE + MMSS_DP_LCLK_REG_BASE      + 0x00000270)
#define HWIO_MMSS_DP_EXTENSION_8_RMSK                                                                 0xffffffff
#define HWIO_MMSS_DP_EXTENSION_8_IN          \
        in_dword_masked(HWIO_MMSS_DP_EXTENSION_8_ADDR, HWIO_MMSS_DP_EXTENSION_8_RMSK)
#define HWIO_MMSS_DP_EXTENSION_8_INM(m)      \
        in_dword_masked(HWIO_MMSS_DP_EXTENSION_8_ADDR, m)
#define HWIO_MMSS_DP_EXTENSION_8_OUT(v)      \
        out_dword(HWIO_MMSS_DP_EXTENSION_8_ADDR,v)
#define HWIO_MMSS_DP_EXTENSION_8_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_DP_EXTENSION_8_ADDR,m,v,HWIO_MMSS_DP_EXTENSION_8_IN)
#define HWIO_MMSS_DP_EXTENSION_8_BYTE27_BMSK                                                          0xff000000
#define HWIO_MMSS_DP_EXTENSION_8_BYTE27_SHFT                                                                0x18
#define HWIO_MMSS_DP_EXTENSION_8_BYTE26_BMSK                                                            0xff0000
#define HWIO_MMSS_DP_EXTENSION_8_BYTE26_SHFT                                                                0x10
#define HWIO_MMSS_DP_EXTENSION_8_BYTE25_BMSK                                                              0xff00
#define HWIO_MMSS_DP_EXTENSION_8_BYTE25_SHFT                                                                 0x8
#define HWIO_MMSS_DP_EXTENSION_8_BYTE24_BMSK                                                                0xff
#define HWIO_MMSS_DP_EXTENSION_8_BYTE24_SHFT                                                                 0x0

#define HWIO_MMSS_DP_EXTENSION_9_ADDR                                                                 (MMSS_DP_REG_BASE + MMSS_DP_LCLK_REG_BASE      + 0x00000274)
#define HWIO_MMSS_DP_EXTENSION_9_RMSK                                                                 0xffffffff
#define HWIO_MMSS_DP_EXTENSION_9_IN          \
        in_dword_masked(HWIO_MMSS_DP_EXTENSION_9_ADDR, HWIO_MMSS_DP_EXTENSION_9_RMSK)
#define HWIO_MMSS_DP_EXTENSION_9_INM(m)      \
        in_dword_masked(HWIO_MMSS_DP_EXTENSION_9_ADDR, m)
#define HWIO_MMSS_DP_EXTENSION_9_OUT(v)      \
        out_dword(HWIO_MMSS_DP_EXTENSION_9_ADDR,v)
#define HWIO_MMSS_DP_EXTENSION_9_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_DP_EXTENSION_9_ADDR,m,v,HWIO_MMSS_DP_EXTENSION_9_IN)
#define HWIO_MMSS_DP_EXTENSION_9_BYTE31_BMSK                                                          0xff000000
#define HWIO_MMSS_DP_EXTENSION_9_BYTE31_SHFT                                                                0x18
#define HWIO_MMSS_DP_EXTENSION_9_BYTE30_BMSK                                                            0xff0000
#define HWIO_MMSS_DP_EXTENSION_9_BYTE30_SHFT                                                                0x10
#define HWIO_MMSS_DP_EXTENSION_9_BYTE29_BMSK                                                              0xff00
#define HWIO_MMSS_DP_EXTENSION_9_BYTE29_SHFT                                                                 0x8
#define HWIO_MMSS_DP_EXTENSION_9_BYTE28_BMSK                                                                0xff
#define HWIO_MMSS_DP_EXTENSION_9_BYTE28_SHFT                                                                 0x0

#define HWIO_MMSS_DP_AUDIO_COPYMANAGEMENT_0_ADDR                                                      (MMSS_DP_REG_BASE + MMSS_DP_LCLK_REG_BASE      + 0x00000278)
#define HWIO_MMSS_DP_AUDIO_COPYMANAGEMENT_0_RMSK                                                      0xffffffff
#define HWIO_MMSS_DP_AUDIO_COPYMANAGEMENT_0_IN          \
        in_dword_masked(HWIO_MMSS_DP_AUDIO_COPYMANAGEMENT_0_ADDR, HWIO_MMSS_DP_AUDIO_COPYMANAGEMENT_0_RMSK)
#define HWIO_MMSS_DP_AUDIO_COPYMANAGEMENT_0_INM(m)      \
        in_dword_masked(HWIO_MMSS_DP_AUDIO_COPYMANAGEMENT_0_ADDR, m)
#define HWIO_MMSS_DP_AUDIO_COPYMANAGEMENT_0_OUT(v)      \
        out_dword(HWIO_MMSS_DP_AUDIO_COPYMANAGEMENT_0_ADDR,v)
#define HWIO_MMSS_DP_AUDIO_COPYMANAGEMENT_0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_DP_AUDIO_COPYMANAGEMENT_0_ADDR,m,v,HWIO_MMSS_DP_AUDIO_COPYMANAGEMENT_0_IN)
#define HWIO_MMSS_DP_AUDIO_COPYMANAGEMENT_0_PB1_BMSK                                                  0xff000000
#define HWIO_MMSS_DP_AUDIO_COPYMANAGEMENT_0_PB1_SHFT                                                        0x18
#define HWIO_MMSS_DP_AUDIO_COPYMANAGEMENT_0_HB1_BMSK                                                    0xff0000
#define HWIO_MMSS_DP_AUDIO_COPYMANAGEMENT_0_HB1_SHFT                                                        0x10
#define HWIO_MMSS_DP_AUDIO_COPYMANAGEMENT_0_PB0_BMSK                                                      0xff00
#define HWIO_MMSS_DP_AUDIO_COPYMANAGEMENT_0_PB0_SHFT                                                         0x8
#define HWIO_MMSS_DP_AUDIO_COPYMANAGEMENT_0_HB0_BMSK                                                        0xff
#define HWIO_MMSS_DP_AUDIO_COPYMANAGEMENT_0_HB0_SHFT                                                         0x0

#define HWIO_MMSS_DP_AUDIO_COPYMANAGEMENT_1_ADDR                                                      (MMSS_DP_REG_BASE + MMSS_DP_LCLK_REG_BASE      + 0x0000027c)
#define HWIO_MMSS_DP_AUDIO_COPYMANAGEMENT_1_RMSK                                                      0xffffffff
#define HWIO_MMSS_DP_AUDIO_COPYMANAGEMENT_1_IN          \
        in_dword_masked(HWIO_MMSS_DP_AUDIO_COPYMANAGEMENT_1_ADDR, HWIO_MMSS_DP_AUDIO_COPYMANAGEMENT_1_RMSK)
#define HWIO_MMSS_DP_AUDIO_COPYMANAGEMENT_1_INM(m)      \
        in_dword_masked(HWIO_MMSS_DP_AUDIO_COPYMANAGEMENT_1_ADDR, m)
#define HWIO_MMSS_DP_AUDIO_COPYMANAGEMENT_1_OUT(v)      \
        out_dword(HWIO_MMSS_DP_AUDIO_COPYMANAGEMENT_1_ADDR,v)
#define HWIO_MMSS_DP_AUDIO_COPYMANAGEMENT_1_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_DP_AUDIO_COPYMANAGEMENT_1_ADDR,m,v,HWIO_MMSS_DP_AUDIO_COPYMANAGEMENT_1_IN)
#define HWIO_MMSS_DP_AUDIO_COPYMANAGEMENT_1_PB3_BMSK                                                  0xff000000
#define HWIO_MMSS_DP_AUDIO_COPYMANAGEMENT_1_PB3_SHFT                                                        0x18
#define HWIO_MMSS_DP_AUDIO_COPYMANAGEMENT_1_HB3_BMSK                                                    0xff0000
#define HWIO_MMSS_DP_AUDIO_COPYMANAGEMENT_1_HB3_SHFT                                                        0x10
#define HWIO_MMSS_DP_AUDIO_COPYMANAGEMENT_1_PB2_BMSK                                                      0xff00
#define HWIO_MMSS_DP_AUDIO_COPYMANAGEMENT_1_PB2_SHFT                                                         0x8
#define HWIO_MMSS_DP_AUDIO_COPYMANAGEMENT_1_HB2_BMSK                                                        0xff
#define HWIO_MMSS_DP_AUDIO_COPYMANAGEMENT_1_HB2_SHFT                                                         0x0

#define HWIO_MMSS_DP_AUDIO_COPYMANAGEMENT_2_ADDR                                                      (MMSS_DP_REG_BASE + MMSS_DP_LCLK_REG_BASE      + 0x00000280)
#define HWIO_MMSS_DP_AUDIO_COPYMANAGEMENT_2_RMSK                                                      0xffffffff
#define HWIO_MMSS_DP_AUDIO_COPYMANAGEMENT_2_IN          \
        in_dword_masked(HWIO_MMSS_DP_AUDIO_COPYMANAGEMENT_2_ADDR, HWIO_MMSS_DP_AUDIO_COPYMANAGEMENT_2_RMSK)
#define HWIO_MMSS_DP_AUDIO_COPYMANAGEMENT_2_INM(m)      \
        in_dword_masked(HWIO_MMSS_DP_AUDIO_COPYMANAGEMENT_2_ADDR, m)
#define HWIO_MMSS_DP_AUDIO_COPYMANAGEMENT_2_OUT(v)      \
        out_dword(HWIO_MMSS_DP_AUDIO_COPYMANAGEMENT_2_ADDR,v)
#define HWIO_MMSS_DP_AUDIO_COPYMANAGEMENT_2_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_DP_AUDIO_COPYMANAGEMENT_2_ADDR,m,v,HWIO_MMSS_DP_AUDIO_COPYMANAGEMENT_2_IN)
#define HWIO_MMSS_DP_AUDIO_COPYMANAGEMENT_2_BYTE3_BMSK                                                0xff000000
#define HWIO_MMSS_DP_AUDIO_COPYMANAGEMENT_2_BYTE3_SHFT                                                      0x18
#define HWIO_MMSS_DP_AUDIO_COPYMANAGEMENT_2_BYTE2_BMSK                                                  0xff0000
#define HWIO_MMSS_DP_AUDIO_COPYMANAGEMENT_2_BYTE2_SHFT                                                      0x10
#define HWIO_MMSS_DP_AUDIO_COPYMANAGEMENT_2_BYTE1_BMSK                                                    0xff00
#define HWIO_MMSS_DP_AUDIO_COPYMANAGEMENT_2_BYTE1_SHFT                                                       0x8
#define HWIO_MMSS_DP_AUDIO_COPYMANAGEMENT_2_BYTE0_BMSK                                                      0xff
#define HWIO_MMSS_DP_AUDIO_COPYMANAGEMENT_2_BYTE0_SHFT                                                       0x0

#define HWIO_MMSS_DP_AUDIO_COPYMANAGEMENT_3_ADDR                                                      (MMSS_DP_REG_BASE + MMSS_DP_LCLK_REG_BASE      + 0x00000284)
#define HWIO_MMSS_DP_AUDIO_COPYMANAGEMENT_3_RMSK                                                      0xffffffff
#define HWIO_MMSS_DP_AUDIO_COPYMANAGEMENT_3_IN          \
        in_dword_masked(HWIO_MMSS_DP_AUDIO_COPYMANAGEMENT_3_ADDR, HWIO_MMSS_DP_AUDIO_COPYMANAGEMENT_3_RMSK)
#define HWIO_MMSS_DP_AUDIO_COPYMANAGEMENT_3_INM(m)      \
        in_dword_masked(HWIO_MMSS_DP_AUDIO_COPYMANAGEMENT_3_ADDR, m)
#define HWIO_MMSS_DP_AUDIO_COPYMANAGEMENT_3_OUT(v)      \
        out_dword(HWIO_MMSS_DP_AUDIO_COPYMANAGEMENT_3_ADDR,v)
#define HWIO_MMSS_DP_AUDIO_COPYMANAGEMENT_3_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_DP_AUDIO_COPYMANAGEMENT_3_ADDR,m,v,HWIO_MMSS_DP_AUDIO_COPYMANAGEMENT_3_IN)
#define HWIO_MMSS_DP_AUDIO_COPYMANAGEMENT_3_BYTE7_BMSK                                                0xff000000
#define HWIO_MMSS_DP_AUDIO_COPYMANAGEMENT_3_BYTE7_SHFT                                                      0x18
#define HWIO_MMSS_DP_AUDIO_COPYMANAGEMENT_3_BYTE6_BMSK                                                  0xff0000
#define HWIO_MMSS_DP_AUDIO_COPYMANAGEMENT_3_BYTE6_SHFT                                                      0x10
#define HWIO_MMSS_DP_AUDIO_COPYMANAGEMENT_3_BYTE5_BMSK                                                    0xff00
#define HWIO_MMSS_DP_AUDIO_COPYMANAGEMENT_3_BYTE5_SHFT                                                       0x8
#define HWIO_MMSS_DP_AUDIO_COPYMANAGEMENT_3_BYTE4_BMSK                                                      0xff
#define HWIO_MMSS_DP_AUDIO_COPYMANAGEMENT_3_BYTE4_SHFT                                                       0x0

#define HWIO_MMSS_DP_AUDIO_COPYMANAGEMENT_4_ADDR                                                      (MMSS_DP_REG_BASE + MMSS_DP_LCLK_REG_BASE      + 0x00000288)
#define HWIO_MMSS_DP_AUDIO_COPYMANAGEMENT_4_RMSK                                                      0xffffffff
#define HWIO_MMSS_DP_AUDIO_COPYMANAGEMENT_4_IN          \
        in_dword_masked(HWIO_MMSS_DP_AUDIO_COPYMANAGEMENT_4_ADDR, HWIO_MMSS_DP_AUDIO_COPYMANAGEMENT_4_RMSK)
#define HWIO_MMSS_DP_AUDIO_COPYMANAGEMENT_4_INM(m)      \
        in_dword_masked(HWIO_MMSS_DP_AUDIO_COPYMANAGEMENT_4_ADDR, m)
#define HWIO_MMSS_DP_AUDIO_COPYMANAGEMENT_4_OUT(v)      \
        out_dword(HWIO_MMSS_DP_AUDIO_COPYMANAGEMENT_4_ADDR,v)
#define HWIO_MMSS_DP_AUDIO_COPYMANAGEMENT_4_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_DP_AUDIO_COPYMANAGEMENT_4_ADDR,m,v,HWIO_MMSS_DP_AUDIO_COPYMANAGEMENT_4_IN)
#define HWIO_MMSS_DP_AUDIO_COPYMANAGEMENT_4_BYTE11_BMSK                                               0xff000000
#define HWIO_MMSS_DP_AUDIO_COPYMANAGEMENT_4_BYTE11_SHFT                                                     0x18
#define HWIO_MMSS_DP_AUDIO_COPYMANAGEMENT_4_BYTE10_BMSK                                                 0xff0000
#define HWIO_MMSS_DP_AUDIO_COPYMANAGEMENT_4_BYTE10_SHFT                                                     0x10
#define HWIO_MMSS_DP_AUDIO_COPYMANAGEMENT_4_BYTE9_BMSK                                                    0xff00
#define HWIO_MMSS_DP_AUDIO_COPYMANAGEMENT_4_BYTE9_SHFT                                                       0x8
#define HWIO_MMSS_DP_AUDIO_COPYMANAGEMENT_4_BYTE8_BMSK                                                      0xff
#define HWIO_MMSS_DP_AUDIO_COPYMANAGEMENT_4_BYTE8_SHFT                                                       0x0

#define HWIO_MMSS_DP_AUDIO_COPYMANAGEMENT_5_ADDR                                                      (MMSS_DP_REG_BASE + MMSS_DP_LCLK_REG_BASE      + 0x0000028c)
#define HWIO_MMSS_DP_AUDIO_COPYMANAGEMENT_5_RMSK                                                      0xffffffff
#define HWIO_MMSS_DP_AUDIO_COPYMANAGEMENT_5_IN          \
        in_dword_masked(HWIO_MMSS_DP_AUDIO_COPYMANAGEMENT_5_ADDR, HWIO_MMSS_DP_AUDIO_COPYMANAGEMENT_5_RMSK)
#define HWIO_MMSS_DP_AUDIO_COPYMANAGEMENT_5_INM(m)      \
        in_dword_masked(HWIO_MMSS_DP_AUDIO_COPYMANAGEMENT_5_ADDR, m)
#define HWIO_MMSS_DP_AUDIO_COPYMANAGEMENT_5_OUT(v)      \
        out_dword(HWIO_MMSS_DP_AUDIO_COPYMANAGEMENT_5_ADDR,v)
#define HWIO_MMSS_DP_AUDIO_COPYMANAGEMENT_5_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_DP_AUDIO_COPYMANAGEMENT_5_ADDR,m,v,HWIO_MMSS_DP_AUDIO_COPYMANAGEMENT_5_IN)
#define HWIO_MMSS_DP_AUDIO_COPYMANAGEMENT_5_BYTE15_BMSK                                               0xff000000
#define HWIO_MMSS_DP_AUDIO_COPYMANAGEMENT_5_BYTE15_SHFT                                                     0x18
#define HWIO_MMSS_DP_AUDIO_COPYMANAGEMENT_5_BYTE14_BMSK                                                 0xff0000
#define HWIO_MMSS_DP_AUDIO_COPYMANAGEMENT_5_BYTE14_SHFT                                                     0x10
#define HWIO_MMSS_DP_AUDIO_COPYMANAGEMENT_5_BYTE13_BMSK                                                   0xff00
#define HWIO_MMSS_DP_AUDIO_COPYMANAGEMENT_5_BYTE13_SHFT                                                      0x8
#define HWIO_MMSS_DP_AUDIO_COPYMANAGEMENT_5_BYTE12_BMSK                                                     0xff
#define HWIO_MMSS_DP_AUDIO_COPYMANAGEMENT_5_BYTE12_SHFT                                                      0x0

#define HWIO_MMSS_DP_AUDIO_ISRC_0_ADDR                                                                (MMSS_DP_REG_BASE + MMSS_DP_LCLK_REG_BASE      + 0x00000290)
#define HWIO_MMSS_DP_AUDIO_ISRC_0_RMSK                                                                0xffffffff
#define HWIO_MMSS_DP_AUDIO_ISRC_0_IN          \
        in_dword_masked(HWIO_MMSS_DP_AUDIO_ISRC_0_ADDR, HWIO_MMSS_DP_AUDIO_ISRC_0_RMSK)
#define HWIO_MMSS_DP_AUDIO_ISRC_0_INM(m)      \
        in_dword_masked(HWIO_MMSS_DP_AUDIO_ISRC_0_ADDR, m)
#define HWIO_MMSS_DP_AUDIO_ISRC_0_OUT(v)      \
        out_dword(HWIO_MMSS_DP_AUDIO_ISRC_0_ADDR,v)
#define HWIO_MMSS_DP_AUDIO_ISRC_0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_DP_AUDIO_ISRC_0_ADDR,m,v,HWIO_MMSS_DP_AUDIO_ISRC_0_IN)
#define HWIO_MMSS_DP_AUDIO_ISRC_0_PB1_BMSK                                                            0xff000000
#define HWIO_MMSS_DP_AUDIO_ISRC_0_PB1_SHFT                                                                  0x18
#define HWIO_MMSS_DP_AUDIO_ISRC_0_HB1_BMSK                                                              0xff0000
#define HWIO_MMSS_DP_AUDIO_ISRC_0_HB1_SHFT                                                                  0x10
#define HWIO_MMSS_DP_AUDIO_ISRC_0_PB0_BMSK                                                                0xff00
#define HWIO_MMSS_DP_AUDIO_ISRC_0_PB0_SHFT                                                                   0x8
#define HWIO_MMSS_DP_AUDIO_ISRC_0_HB0_BMSK                                                                  0xff
#define HWIO_MMSS_DP_AUDIO_ISRC_0_HB0_SHFT                                                                   0x0

#define HWIO_MMSS_DP_AUDIO_ISRC_1_ADDR                                                                (MMSS_DP_REG_BASE + MMSS_DP_LCLK_REG_BASE      + 0x00000294)
#define HWIO_MMSS_DP_AUDIO_ISRC_1_RMSK                                                                0xffffffff
#define HWIO_MMSS_DP_AUDIO_ISRC_1_IN          \
        in_dword_masked(HWIO_MMSS_DP_AUDIO_ISRC_1_ADDR, HWIO_MMSS_DP_AUDIO_ISRC_1_RMSK)
#define HWIO_MMSS_DP_AUDIO_ISRC_1_INM(m)      \
        in_dword_masked(HWIO_MMSS_DP_AUDIO_ISRC_1_ADDR, m)
#define HWIO_MMSS_DP_AUDIO_ISRC_1_OUT(v)      \
        out_dword(HWIO_MMSS_DP_AUDIO_ISRC_1_ADDR,v)
#define HWIO_MMSS_DP_AUDIO_ISRC_1_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_DP_AUDIO_ISRC_1_ADDR,m,v,HWIO_MMSS_DP_AUDIO_ISRC_1_IN)
#define HWIO_MMSS_DP_AUDIO_ISRC_1_PB3_BMSK                                                            0xff000000
#define HWIO_MMSS_DP_AUDIO_ISRC_1_PB3_SHFT                                                                  0x18
#define HWIO_MMSS_DP_AUDIO_ISRC_1_HB3_BMSK                                                              0xff0000
#define HWIO_MMSS_DP_AUDIO_ISRC_1_HB3_SHFT                                                                  0x10
#define HWIO_MMSS_DP_AUDIO_ISRC_1_PB2_BMSK                                                                0xff00
#define HWIO_MMSS_DP_AUDIO_ISRC_1_PB2_SHFT                                                                   0x8
#define HWIO_MMSS_DP_AUDIO_ISRC_1_HB2_BMSK                                                                  0xff
#define HWIO_MMSS_DP_AUDIO_ISRC_1_HB2_SHFT                                                                   0x0

#define HWIO_MMSS_DP_AUDIO_ISRC_2_ADDR                                                                (MMSS_DP_REG_BASE + MMSS_DP_LCLK_REG_BASE      + 0x00000298)
#define HWIO_MMSS_DP_AUDIO_ISRC_2_RMSK                                                                0xffffffff
#define HWIO_MMSS_DP_AUDIO_ISRC_2_IN          \
        in_dword_masked(HWIO_MMSS_DP_AUDIO_ISRC_2_ADDR, HWIO_MMSS_DP_AUDIO_ISRC_2_RMSK)
#define HWIO_MMSS_DP_AUDIO_ISRC_2_INM(m)      \
        in_dword_masked(HWIO_MMSS_DP_AUDIO_ISRC_2_ADDR, m)
#define HWIO_MMSS_DP_AUDIO_ISRC_2_OUT(v)      \
        out_dword(HWIO_MMSS_DP_AUDIO_ISRC_2_ADDR,v)
#define HWIO_MMSS_DP_AUDIO_ISRC_2_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_DP_AUDIO_ISRC_2_ADDR,m,v,HWIO_MMSS_DP_AUDIO_ISRC_2_IN)
#define HWIO_MMSS_DP_AUDIO_ISRC_2_BYTE3_BMSK                                                          0xff000000
#define HWIO_MMSS_DP_AUDIO_ISRC_2_BYTE3_SHFT                                                                0x18
#define HWIO_MMSS_DP_AUDIO_ISRC_2_BYTE2_BMSK                                                            0xff0000
#define HWIO_MMSS_DP_AUDIO_ISRC_2_BYTE2_SHFT                                                                0x10
#define HWIO_MMSS_DP_AUDIO_ISRC_2_BYTE1_BMSK                                                              0xff00
#define HWIO_MMSS_DP_AUDIO_ISRC_2_BYTE1_SHFT                                                                 0x8
#define HWIO_MMSS_DP_AUDIO_ISRC_2_BYTE0_BMSK                                                                0xff
#define HWIO_MMSS_DP_AUDIO_ISRC_2_BYTE0_SHFT                                                                 0x0

#define HWIO_MMSS_DP_AUDIO_ISRC_3_ADDR                                                                (MMSS_DP_REG_BASE + MMSS_DP_LCLK_REG_BASE      + 0x0000029c)
#define HWIO_MMSS_DP_AUDIO_ISRC_3_RMSK                                                                0xffffffff
#define HWIO_MMSS_DP_AUDIO_ISRC_3_IN          \
        in_dword_masked(HWIO_MMSS_DP_AUDIO_ISRC_3_ADDR, HWIO_MMSS_DP_AUDIO_ISRC_3_RMSK)
#define HWIO_MMSS_DP_AUDIO_ISRC_3_INM(m)      \
        in_dword_masked(HWIO_MMSS_DP_AUDIO_ISRC_3_ADDR, m)
#define HWIO_MMSS_DP_AUDIO_ISRC_3_OUT(v)      \
        out_dword(HWIO_MMSS_DP_AUDIO_ISRC_3_ADDR,v)
#define HWIO_MMSS_DP_AUDIO_ISRC_3_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_DP_AUDIO_ISRC_3_ADDR,m,v,HWIO_MMSS_DP_AUDIO_ISRC_3_IN)
#define HWIO_MMSS_DP_AUDIO_ISRC_3_BYTE7_BMSK                                                          0xff000000
#define HWIO_MMSS_DP_AUDIO_ISRC_3_BYTE7_SHFT                                                                0x18
#define HWIO_MMSS_DP_AUDIO_ISRC_3_BYTE6_BMSK                                                            0xff0000
#define HWIO_MMSS_DP_AUDIO_ISRC_3_BYTE6_SHFT                                                                0x10
#define HWIO_MMSS_DP_AUDIO_ISRC_3_BYTE5_BMSK                                                              0xff00
#define HWIO_MMSS_DP_AUDIO_ISRC_3_BYTE5_SHFT                                                                 0x8
#define HWIO_MMSS_DP_AUDIO_ISRC_3_BYTE4_BMSK                                                                0xff
#define HWIO_MMSS_DP_AUDIO_ISRC_3_BYTE4_SHFT                                                                 0x0

#define HWIO_MMSS_DP_AUDIO_ISRC_4_ADDR                                                                (MMSS_DP_REG_BASE + MMSS_DP_LCLK_REG_BASE      + 0x000002a0)
#define HWIO_MMSS_DP_AUDIO_ISRC_4_RMSK                                                                0xffffffff
#define HWIO_MMSS_DP_AUDIO_ISRC_4_IN          \
        in_dword_masked(HWIO_MMSS_DP_AUDIO_ISRC_4_ADDR, HWIO_MMSS_DP_AUDIO_ISRC_4_RMSK)
#define HWIO_MMSS_DP_AUDIO_ISRC_4_INM(m)      \
        in_dword_masked(HWIO_MMSS_DP_AUDIO_ISRC_4_ADDR, m)
#define HWIO_MMSS_DP_AUDIO_ISRC_4_OUT(v)      \
        out_dword(HWIO_MMSS_DP_AUDIO_ISRC_4_ADDR,v)
#define HWIO_MMSS_DP_AUDIO_ISRC_4_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_DP_AUDIO_ISRC_4_ADDR,m,v,HWIO_MMSS_DP_AUDIO_ISRC_4_IN)
#define HWIO_MMSS_DP_AUDIO_ISRC_4_BYTE11_BMSK                                                         0xff000000
#define HWIO_MMSS_DP_AUDIO_ISRC_4_BYTE11_SHFT                                                               0x18
#define HWIO_MMSS_DP_AUDIO_ISRC_4_BYTE10_BMSK                                                           0xff0000
#define HWIO_MMSS_DP_AUDIO_ISRC_4_BYTE10_SHFT                                                               0x10
#define HWIO_MMSS_DP_AUDIO_ISRC_4_BYTE9_BMSK                                                              0xff00
#define HWIO_MMSS_DP_AUDIO_ISRC_4_BYTE9_SHFT                                                                 0x8
#define HWIO_MMSS_DP_AUDIO_ISRC_4_BYTE8_BMSK                                                                0xff
#define HWIO_MMSS_DP_AUDIO_ISRC_4_BYTE8_SHFT                                                                 0x0

#define HWIO_MMSS_DP_AUDIO_ISRC_5_ADDR                                                                (MMSS_DP_REG_BASE + MMSS_DP_LCLK_REG_BASE      + 0x000002a4)
#define HWIO_MMSS_DP_AUDIO_ISRC_5_RMSK                                                                0xffffffff
#define HWIO_MMSS_DP_AUDIO_ISRC_5_IN          \
        in_dword_masked(HWIO_MMSS_DP_AUDIO_ISRC_5_ADDR, HWIO_MMSS_DP_AUDIO_ISRC_5_RMSK)
#define HWIO_MMSS_DP_AUDIO_ISRC_5_INM(m)      \
        in_dword_masked(HWIO_MMSS_DP_AUDIO_ISRC_5_ADDR, m)
#define HWIO_MMSS_DP_AUDIO_ISRC_5_OUT(v)      \
        out_dword(HWIO_MMSS_DP_AUDIO_ISRC_5_ADDR,v)
#define HWIO_MMSS_DP_AUDIO_ISRC_5_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_DP_AUDIO_ISRC_5_ADDR,m,v,HWIO_MMSS_DP_AUDIO_ISRC_5_IN)
#define HWIO_MMSS_DP_AUDIO_ISRC_5_BYTE15_BMSK                                                         0xff000000
#define HWIO_MMSS_DP_AUDIO_ISRC_5_BYTE15_SHFT                                                               0x18
#define HWIO_MMSS_DP_AUDIO_ISRC_5_BYTE14_BMSK                                                           0xff0000
#define HWIO_MMSS_DP_AUDIO_ISRC_5_BYTE14_SHFT                                                               0x10
#define HWIO_MMSS_DP_AUDIO_ISRC_5_BYTE13_BMSK                                                             0xff00
#define HWIO_MMSS_DP_AUDIO_ISRC_5_BYTE13_SHFT                                                                0x8
#define HWIO_MMSS_DP_AUDIO_ISRC_5_BYTE12_BMSK                                                               0xff
#define HWIO_MMSS_DP_AUDIO_ISRC_5_BYTE12_SHFT                                                                0x0

#define HWIO_MMSS_DP_AUDIO_INFOFRAME_0_ADDR                                                           (MMSS_DP_REG_BASE + MMSS_DP_LCLK_REG_BASE      + 0x000002a8)
#define HWIO_MMSS_DP_AUDIO_INFOFRAME_0_RMSK                                                           0xffffffff
#define HWIO_MMSS_DP_AUDIO_INFOFRAME_0_IN          \
        in_dword_masked(HWIO_MMSS_DP_AUDIO_INFOFRAME_0_ADDR, HWIO_MMSS_DP_AUDIO_INFOFRAME_0_RMSK)
#define HWIO_MMSS_DP_AUDIO_INFOFRAME_0_INM(m)      \
        in_dword_masked(HWIO_MMSS_DP_AUDIO_INFOFRAME_0_ADDR, m)
#define HWIO_MMSS_DP_AUDIO_INFOFRAME_0_OUT(v)      \
        out_dword(HWIO_MMSS_DP_AUDIO_INFOFRAME_0_ADDR,v)
#define HWIO_MMSS_DP_AUDIO_INFOFRAME_0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_DP_AUDIO_INFOFRAME_0_ADDR,m,v,HWIO_MMSS_DP_AUDIO_INFOFRAME_0_IN)
#define HWIO_MMSS_DP_AUDIO_INFOFRAME_0_PB1_BMSK                                                       0xff000000
#define HWIO_MMSS_DP_AUDIO_INFOFRAME_0_PB1_SHFT                                                             0x18
#define HWIO_MMSS_DP_AUDIO_INFOFRAME_0_HB1_BMSK                                                         0xff0000
#define HWIO_MMSS_DP_AUDIO_INFOFRAME_0_HB1_SHFT                                                             0x10
#define HWIO_MMSS_DP_AUDIO_INFOFRAME_0_PB0_BMSK                                                           0xff00
#define HWIO_MMSS_DP_AUDIO_INFOFRAME_0_PB0_SHFT                                                              0x8
#define HWIO_MMSS_DP_AUDIO_INFOFRAME_0_HB0_BMSK                                                             0xff
#define HWIO_MMSS_DP_AUDIO_INFOFRAME_0_HB0_SHFT                                                              0x0

#define HWIO_MMSS_DP_AUDIO_INFOFRAME_1_ADDR                                                           (MMSS_DP_REG_BASE + MMSS_DP_LCLK_REG_BASE      + 0x000002ac)
#define HWIO_MMSS_DP_AUDIO_INFOFRAME_1_RMSK                                                           0xffffffff
#define HWIO_MMSS_DP_AUDIO_INFOFRAME_1_IN          \
        in_dword_masked(HWIO_MMSS_DP_AUDIO_INFOFRAME_1_ADDR, HWIO_MMSS_DP_AUDIO_INFOFRAME_1_RMSK)
#define HWIO_MMSS_DP_AUDIO_INFOFRAME_1_INM(m)      \
        in_dword_masked(HWIO_MMSS_DP_AUDIO_INFOFRAME_1_ADDR, m)
#define HWIO_MMSS_DP_AUDIO_INFOFRAME_1_OUT(v)      \
        out_dword(HWIO_MMSS_DP_AUDIO_INFOFRAME_1_ADDR,v)
#define HWIO_MMSS_DP_AUDIO_INFOFRAME_1_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_DP_AUDIO_INFOFRAME_1_ADDR,m,v,HWIO_MMSS_DP_AUDIO_INFOFRAME_1_IN)
#define HWIO_MMSS_DP_AUDIO_INFOFRAME_1_PB3_BMSK                                                       0xff000000
#define HWIO_MMSS_DP_AUDIO_INFOFRAME_1_PB3_SHFT                                                             0x18
#define HWIO_MMSS_DP_AUDIO_INFOFRAME_1_HB3_BMSK                                                         0xff0000
#define HWIO_MMSS_DP_AUDIO_INFOFRAME_1_HB3_SHFT                                                             0x10
#define HWIO_MMSS_DP_AUDIO_INFOFRAME_1_PB2_BMSK                                                           0xff00
#define HWIO_MMSS_DP_AUDIO_INFOFRAME_1_PB2_SHFT                                                              0x8
#define HWIO_MMSS_DP_AUDIO_INFOFRAME_1_HB2_BMSK                                                             0xff
#define HWIO_MMSS_DP_AUDIO_INFOFRAME_1_HB2_SHFT                                                              0x0

#define HWIO_MMSS_DP_AUDIO_INFOFRAME_2_ADDR                                                           (MMSS_DP_REG_BASE + MMSS_DP_LCLK_REG_BASE      + 0x000002b0)
#define HWIO_MMSS_DP_AUDIO_INFOFRAME_2_RMSK                                                           0xffffffff
#define HWIO_MMSS_DP_AUDIO_INFOFRAME_2_IN          \
        in_dword_masked(HWIO_MMSS_DP_AUDIO_INFOFRAME_2_ADDR, HWIO_MMSS_DP_AUDIO_INFOFRAME_2_RMSK)
#define HWIO_MMSS_DP_AUDIO_INFOFRAME_2_INM(m)      \
        in_dword_masked(HWIO_MMSS_DP_AUDIO_INFOFRAME_2_ADDR, m)
#define HWIO_MMSS_DP_AUDIO_INFOFRAME_2_OUT(v)      \
        out_dword(HWIO_MMSS_DP_AUDIO_INFOFRAME_2_ADDR,v)
#define HWIO_MMSS_DP_AUDIO_INFOFRAME_2_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_DP_AUDIO_INFOFRAME_2_ADDR,m,v,HWIO_MMSS_DP_AUDIO_INFOFRAME_2_IN)
#define HWIO_MMSS_DP_AUDIO_INFOFRAME_2_BYTE3_BMSK                                                     0xff000000
#define HWIO_MMSS_DP_AUDIO_INFOFRAME_2_BYTE3_SHFT                                                           0x18
#define HWIO_MMSS_DP_AUDIO_INFOFRAME_2_BYTE2_BMSK                                                       0xff0000
#define HWIO_MMSS_DP_AUDIO_INFOFRAME_2_BYTE2_SHFT                                                           0x10
#define HWIO_MMSS_DP_AUDIO_INFOFRAME_2_BYTE1_BMSK                                                         0xff00
#define HWIO_MMSS_DP_AUDIO_INFOFRAME_2_BYTE1_SHFT                                                            0x8
#define HWIO_MMSS_DP_AUDIO_INFOFRAME_2_BYTE0_BMSK                                                           0xff
#define HWIO_MMSS_DP_AUDIO_INFOFRAME_2_BYTE0_SHFT                                                            0x0

#define HWIO_MMSS_DP_AUDIO_INFOFRAME_3_ADDR                                                           (MMSS_DP_REG_BASE + MMSS_DP_LCLK_REG_BASE      + 0x000002b4)
#define HWIO_MMSS_DP_AUDIO_INFOFRAME_3_RMSK                                                           0xffffffff
#define HWIO_MMSS_DP_AUDIO_INFOFRAME_3_IN          \
        in_dword_masked(HWIO_MMSS_DP_AUDIO_INFOFRAME_3_ADDR, HWIO_MMSS_DP_AUDIO_INFOFRAME_3_RMSK)
#define HWIO_MMSS_DP_AUDIO_INFOFRAME_3_INM(m)      \
        in_dword_masked(HWIO_MMSS_DP_AUDIO_INFOFRAME_3_ADDR, m)
#define HWIO_MMSS_DP_AUDIO_INFOFRAME_3_OUT(v)      \
        out_dword(HWIO_MMSS_DP_AUDIO_INFOFRAME_3_ADDR,v)
#define HWIO_MMSS_DP_AUDIO_INFOFRAME_3_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_DP_AUDIO_INFOFRAME_3_ADDR,m,v,HWIO_MMSS_DP_AUDIO_INFOFRAME_3_IN)
#define HWIO_MMSS_DP_AUDIO_INFOFRAME_3_BYTE7_BMSK                                                     0xff000000
#define HWIO_MMSS_DP_AUDIO_INFOFRAME_3_BYTE7_SHFT                                                           0x18
#define HWIO_MMSS_DP_AUDIO_INFOFRAME_3_BYTE6_BMSK                                                       0xff0000
#define HWIO_MMSS_DP_AUDIO_INFOFRAME_3_BYTE6_SHFT                                                           0x10
#define HWIO_MMSS_DP_AUDIO_INFOFRAME_3_BYTE5_BMSK                                                         0xff00
#define HWIO_MMSS_DP_AUDIO_INFOFRAME_3_BYTE5_SHFT                                                            0x8
#define HWIO_MMSS_DP_AUDIO_INFOFRAME_3_BYTE4_BMSK                                                           0xff
#define HWIO_MMSS_DP_AUDIO_INFOFRAME_3_BYTE4_SHFT                                                            0x0

#define HWIO_MMSS_DP_AUDIO_INFOFRAME_4_ADDR                                                           (MMSS_DP_REG_BASE + MMSS_DP_LCLK_REG_BASE      + 0x000002b8)
#define HWIO_MMSS_DP_AUDIO_INFOFRAME_4_RMSK                                                           0xffffffff
#define HWIO_MMSS_DP_AUDIO_INFOFRAME_4_IN          \
        in_dword_masked(HWIO_MMSS_DP_AUDIO_INFOFRAME_4_ADDR, HWIO_MMSS_DP_AUDIO_INFOFRAME_4_RMSK)
#define HWIO_MMSS_DP_AUDIO_INFOFRAME_4_INM(m)      \
        in_dword_masked(HWIO_MMSS_DP_AUDIO_INFOFRAME_4_ADDR, m)
#define HWIO_MMSS_DP_AUDIO_INFOFRAME_4_OUT(v)      \
        out_dword(HWIO_MMSS_DP_AUDIO_INFOFRAME_4_ADDR,v)
#define HWIO_MMSS_DP_AUDIO_INFOFRAME_4_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_DP_AUDIO_INFOFRAME_4_ADDR,m,v,HWIO_MMSS_DP_AUDIO_INFOFRAME_4_IN)
#define HWIO_MMSS_DP_AUDIO_INFOFRAME_4_BYTE11_BMSK                                                    0xff000000
#define HWIO_MMSS_DP_AUDIO_INFOFRAME_4_BYTE11_SHFT                                                          0x18
#define HWIO_MMSS_DP_AUDIO_INFOFRAME_4_BYTE10_BMSK                                                      0xff0000
#define HWIO_MMSS_DP_AUDIO_INFOFRAME_4_BYTE10_SHFT                                                          0x10
#define HWIO_MMSS_DP_AUDIO_INFOFRAME_4_BYTE9_BMSK                                                         0xff00
#define HWIO_MMSS_DP_AUDIO_INFOFRAME_4_BYTE9_SHFT                                                            0x8
#define HWIO_MMSS_DP_AUDIO_INFOFRAME_4_BYTE8_BMSK                                                           0xff
#define HWIO_MMSS_DP_AUDIO_INFOFRAME_4_BYTE8_SHFT                                                            0x0

#define HWIO_MMSS_DP_AUDIO_INFOFRAME_5_ADDR                                                           (MMSS_DP_REG_BASE + MMSS_DP_LCLK_REG_BASE      + 0x000002bc)
#define HWIO_MMSS_DP_AUDIO_INFOFRAME_5_RMSK                                                           0xffffffff
#define HWIO_MMSS_DP_AUDIO_INFOFRAME_5_IN          \
        in_dword_masked(HWIO_MMSS_DP_AUDIO_INFOFRAME_5_ADDR, HWIO_MMSS_DP_AUDIO_INFOFRAME_5_RMSK)
#define HWIO_MMSS_DP_AUDIO_INFOFRAME_5_INM(m)      \
        in_dword_masked(HWIO_MMSS_DP_AUDIO_INFOFRAME_5_ADDR, m)
#define HWIO_MMSS_DP_AUDIO_INFOFRAME_5_OUT(v)      \
        out_dword(HWIO_MMSS_DP_AUDIO_INFOFRAME_5_ADDR,v)
#define HWIO_MMSS_DP_AUDIO_INFOFRAME_5_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_DP_AUDIO_INFOFRAME_5_ADDR,m,v,HWIO_MMSS_DP_AUDIO_INFOFRAME_5_IN)
#define HWIO_MMSS_DP_AUDIO_INFOFRAME_5_BYTE15_BMSK                                                    0xff000000
#define HWIO_MMSS_DP_AUDIO_INFOFRAME_5_BYTE15_SHFT                                                          0x18
#define HWIO_MMSS_DP_AUDIO_INFOFRAME_5_BYTE14_BMSK                                                      0xff0000
#define HWIO_MMSS_DP_AUDIO_INFOFRAME_5_BYTE14_SHFT                                                          0x10
#define HWIO_MMSS_DP_AUDIO_INFOFRAME_5_BYTE13_BMSK                                                        0xff00
#define HWIO_MMSS_DP_AUDIO_INFOFRAME_5_BYTE13_SHFT                                                           0x8
#define HWIO_MMSS_DP_AUDIO_INFOFRAME_5_BYTE12_BMSK                                                          0xff
#define HWIO_MMSS_DP_AUDIO_INFOFRAME_5_BYTE12_SHFT                                                           0x0

#define HWIO_MMSS_DP_AUDIO_INFOFRAME_6_ADDR                                                           (MMSS_DP_REG_BASE + MMSS_DP_LCLK_REG_BASE      + 0x000002c0)
#define HWIO_MMSS_DP_AUDIO_INFOFRAME_6_RMSK                                                           0xffffffff
#define HWIO_MMSS_DP_AUDIO_INFOFRAME_6_IN          \
        in_dword_masked(HWIO_MMSS_DP_AUDIO_INFOFRAME_6_ADDR, HWIO_MMSS_DP_AUDIO_INFOFRAME_6_RMSK)
#define HWIO_MMSS_DP_AUDIO_INFOFRAME_6_INM(m)      \
        in_dword_masked(HWIO_MMSS_DP_AUDIO_INFOFRAME_6_ADDR, m)
#define HWIO_MMSS_DP_AUDIO_INFOFRAME_6_OUT(v)      \
        out_dword(HWIO_MMSS_DP_AUDIO_INFOFRAME_6_ADDR,v)
#define HWIO_MMSS_DP_AUDIO_INFOFRAME_6_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_DP_AUDIO_INFOFRAME_6_ADDR,m,v,HWIO_MMSS_DP_AUDIO_INFOFRAME_6_IN)
#define HWIO_MMSS_DP_AUDIO_INFOFRAME_6_BYTE19_BMSK                                                    0xff000000
#define HWIO_MMSS_DP_AUDIO_INFOFRAME_6_BYTE19_SHFT                                                          0x18
#define HWIO_MMSS_DP_AUDIO_INFOFRAME_6_BYTE18_BMSK                                                      0xff0000
#define HWIO_MMSS_DP_AUDIO_INFOFRAME_6_BYTE18_SHFT                                                          0x10
#define HWIO_MMSS_DP_AUDIO_INFOFRAME_6_BYTE17_BMSK                                                        0xff00
#define HWIO_MMSS_DP_AUDIO_INFOFRAME_6_BYTE17_SHFT                                                           0x8
#define HWIO_MMSS_DP_AUDIO_INFOFRAME_6_BYTE16_BMSK                                                          0xff
#define HWIO_MMSS_DP_AUDIO_INFOFRAME_6_BYTE16_SHFT                                                           0x0

#define HWIO_MMSS_DP_AUDIO_INFOFRAME_7_ADDR                                                           (MMSS_DP_REG_BASE + MMSS_DP_LCLK_REG_BASE      + 0x000002c4)
#define HWIO_MMSS_DP_AUDIO_INFOFRAME_7_RMSK                                                           0xffffffff
#define HWIO_MMSS_DP_AUDIO_INFOFRAME_7_IN          \
        in_dword_masked(HWIO_MMSS_DP_AUDIO_INFOFRAME_7_ADDR, HWIO_MMSS_DP_AUDIO_INFOFRAME_7_RMSK)
#define HWIO_MMSS_DP_AUDIO_INFOFRAME_7_INM(m)      \
        in_dword_masked(HWIO_MMSS_DP_AUDIO_INFOFRAME_7_ADDR, m)
#define HWIO_MMSS_DP_AUDIO_INFOFRAME_7_OUT(v)      \
        out_dword(HWIO_MMSS_DP_AUDIO_INFOFRAME_7_ADDR,v)
#define HWIO_MMSS_DP_AUDIO_INFOFRAME_7_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_DP_AUDIO_INFOFRAME_7_ADDR,m,v,HWIO_MMSS_DP_AUDIO_INFOFRAME_7_IN)
#define HWIO_MMSS_DP_AUDIO_INFOFRAME_7_BYTE23_BMSK                                                    0xff000000
#define HWIO_MMSS_DP_AUDIO_INFOFRAME_7_BYTE23_SHFT                                                          0x18
#define HWIO_MMSS_DP_AUDIO_INFOFRAME_7_BYTE22_BMSK                                                      0xff0000
#define HWIO_MMSS_DP_AUDIO_INFOFRAME_7_BYTE22_SHFT                                                          0x10
#define HWIO_MMSS_DP_AUDIO_INFOFRAME_7_BYTE21_BMSK                                                        0xff00
#define HWIO_MMSS_DP_AUDIO_INFOFRAME_7_BYTE21_SHFT                                                           0x8
#define HWIO_MMSS_DP_AUDIO_INFOFRAME_7_BYTE20_BMSK                                                          0xff
#define HWIO_MMSS_DP_AUDIO_INFOFRAME_7_BYTE20_SHFT                                                           0x0

#define HWIO_MMSS_DP_AUDIO_INFOFRAME_8_ADDR                                                           (MMSS_DP_REG_BASE + MMSS_DP_LCLK_REG_BASE      + 0x000002c8)
#define HWIO_MMSS_DP_AUDIO_INFOFRAME_8_RMSK                                                           0xffffffff
#define HWIO_MMSS_DP_AUDIO_INFOFRAME_8_IN          \
        in_dword_masked(HWIO_MMSS_DP_AUDIO_INFOFRAME_8_ADDR, HWIO_MMSS_DP_AUDIO_INFOFRAME_8_RMSK)
#define HWIO_MMSS_DP_AUDIO_INFOFRAME_8_INM(m)      \
        in_dword_masked(HWIO_MMSS_DP_AUDIO_INFOFRAME_8_ADDR, m)
#define HWIO_MMSS_DP_AUDIO_INFOFRAME_8_OUT(v)      \
        out_dword(HWIO_MMSS_DP_AUDIO_INFOFRAME_8_ADDR,v)
#define HWIO_MMSS_DP_AUDIO_INFOFRAME_8_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_DP_AUDIO_INFOFRAME_8_ADDR,m,v,HWIO_MMSS_DP_AUDIO_INFOFRAME_8_IN)
#define HWIO_MMSS_DP_AUDIO_INFOFRAME_8_BYTE27_BMSK                                                    0xff000000
#define HWIO_MMSS_DP_AUDIO_INFOFRAME_8_BYTE27_SHFT                                                          0x18
#define HWIO_MMSS_DP_AUDIO_INFOFRAME_8_BYTE26_BMSK                                                      0xff0000
#define HWIO_MMSS_DP_AUDIO_INFOFRAME_8_BYTE26_SHFT                                                          0x10
#define HWIO_MMSS_DP_AUDIO_INFOFRAME_8_BYTE25_BMSK                                                        0xff00
#define HWIO_MMSS_DP_AUDIO_INFOFRAME_8_BYTE25_SHFT                                                           0x8
#define HWIO_MMSS_DP_AUDIO_INFOFRAME_8_BYTE24_BMSK                                                          0xff
#define HWIO_MMSS_DP_AUDIO_INFOFRAME_8_BYTE24_SHFT                                                           0x0

#define HWIO_MMSS_DP_VSCEXT_0_ADDR                                                                    (MMSS_DP_REG_BASE + MMSS_DP_LCLK_REG_BASE      + 0x000002d0)
#define HWIO_MMSS_DP_VSCEXT_0_RMSK                                                                    0xffffffff
#define HWIO_MMSS_DP_VSCEXT_0_IN          \
        in_dword_masked(HWIO_MMSS_DP_VSCEXT_0_ADDR, HWIO_MMSS_DP_VSCEXT_0_RMSK)
#define HWIO_MMSS_DP_VSCEXT_0_INM(m)      \
        in_dword_masked(HWIO_MMSS_DP_VSCEXT_0_ADDR, m)
#define HWIO_MMSS_DP_VSCEXT_0_OUT(v)      \
        out_dword(HWIO_MMSS_DP_VSCEXT_0_ADDR,v)
#define HWIO_MMSS_DP_VSCEXT_0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_DP_VSCEXT_0_ADDR,m,v,HWIO_MMSS_DP_VSCEXT_0_IN)
#define HWIO_MMSS_DP_VSCEXT_0_PB1_BMSK                                                                0xff000000
#define HWIO_MMSS_DP_VSCEXT_0_PB1_SHFT                                                                      0x18
#define HWIO_MMSS_DP_VSCEXT_0_HB1_BMSK                                                                  0xff0000
#define HWIO_MMSS_DP_VSCEXT_0_HB1_SHFT                                                                      0x10
#define HWIO_MMSS_DP_VSCEXT_0_PB0_BMSK                                                                    0xff00
#define HWIO_MMSS_DP_VSCEXT_0_PB0_SHFT                                                                       0x8
#define HWIO_MMSS_DP_VSCEXT_0_HB0_BMSK                                                                      0xff
#define HWIO_MMSS_DP_VSCEXT_0_HB0_SHFT                                                                       0x0

#define HWIO_MMSS_DP_VSCEXT_1_ADDR                                                                    (MMSS_DP_REG_BASE + MMSS_DP_LCLK_REG_BASE      + 0x000002d4)
#define HWIO_MMSS_DP_VSCEXT_1_RMSK                                                                    0xffffffff
#define HWIO_MMSS_DP_VSCEXT_1_IN          \
        in_dword_masked(HWIO_MMSS_DP_VSCEXT_1_ADDR, HWIO_MMSS_DP_VSCEXT_1_RMSK)
#define HWIO_MMSS_DP_VSCEXT_1_INM(m)      \
        in_dword_masked(HWIO_MMSS_DP_VSCEXT_1_ADDR, m)
#define HWIO_MMSS_DP_VSCEXT_1_OUT(v)      \
        out_dword(HWIO_MMSS_DP_VSCEXT_1_ADDR,v)
#define HWIO_MMSS_DP_VSCEXT_1_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_DP_VSCEXT_1_ADDR,m,v,HWIO_MMSS_DP_VSCEXT_1_IN)
#define HWIO_MMSS_DP_VSCEXT_1_PB3_BMSK                                                                0xff000000
#define HWIO_MMSS_DP_VSCEXT_1_PB3_SHFT                                                                      0x18
#define HWIO_MMSS_DP_VSCEXT_1_HB3_BMSK                                                                  0xff0000
#define HWIO_MMSS_DP_VSCEXT_1_HB3_SHFT                                                                      0x10
#define HWIO_MMSS_DP_VSCEXT_1_PB2_BMSK                                                                    0xff00
#define HWIO_MMSS_DP_VSCEXT_1_PB2_SHFT                                                                       0x8
#define HWIO_MMSS_DP_VSCEXT_1_HB2_BMSK                                                                      0xff
#define HWIO_MMSS_DP_VSCEXT_1_HB2_SHFT                                                                       0x0

#define HWIO_MMSS_DP_VSCEXT_2_ADDR                                                                    (MMSS_DP_REG_BASE + MMSS_DP_LCLK_REG_BASE      + 0x000002d8)
#define HWIO_MMSS_DP_VSCEXT_2_RMSK                                                                    0xffffffff
#define HWIO_MMSS_DP_VSCEXT_2_IN          \
        in_dword_masked(HWIO_MMSS_DP_VSCEXT_2_ADDR, HWIO_MMSS_DP_VSCEXT_2_RMSK)
#define HWIO_MMSS_DP_VSCEXT_2_INM(m)      \
        in_dword_masked(HWIO_MMSS_DP_VSCEXT_2_ADDR, m)
#define HWIO_MMSS_DP_VSCEXT_2_OUT(v)      \
        out_dword(HWIO_MMSS_DP_VSCEXT_2_ADDR,v)
#define HWIO_MMSS_DP_VSCEXT_2_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_DP_VSCEXT_2_ADDR,m,v,HWIO_MMSS_DP_VSCEXT_2_IN)
#define HWIO_MMSS_DP_VSCEXT_2_BYTE3_BMSK                                                              0xff000000
#define HWIO_MMSS_DP_VSCEXT_2_BYTE3_SHFT                                                                    0x18
#define HWIO_MMSS_DP_VSCEXT_2_BYTE2_BMSK                                                                0xff0000
#define HWIO_MMSS_DP_VSCEXT_2_BYTE2_SHFT                                                                    0x10
#define HWIO_MMSS_DP_VSCEXT_2_BYTE1_BMSK                                                                  0xff00
#define HWIO_MMSS_DP_VSCEXT_2_BYTE1_SHFT                                                                     0x8
#define HWIO_MMSS_DP_VSCEXT_2_BYTE0_BMSK                                                                    0xff
#define HWIO_MMSS_DP_VSCEXT_2_BYTE0_SHFT                                                                     0x0

#define HWIO_MMSS_DP_VSCEXT_3_ADDR                                                                    (MMSS_DP_REG_BASE + MMSS_DP_LCLK_REG_BASE      + 0x000002dc)
#define HWIO_MMSS_DP_VSCEXT_3_RMSK                                                                    0xffffffff
#define HWIO_MMSS_DP_VSCEXT_3_IN          \
        in_dword_masked(HWIO_MMSS_DP_VSCEXT_3_ADDR, HWIO_MMSS_DP_VSCEXT_3_RMSK)
#define HWIO_MMSS_DP_VSCEXT_3_INM(m)      \
        in_dword_masked(HWIO_MMSS_DP_VSCEXT_3_ADDR, m)
#define HWIO_MMSS_DP_VSCEXT_3_OUT(v)      \
        out_dword(HWIO_MMSS_DP_VSCEXT_3_ADDR,v)
#define HWIO_MMSS_DP_VSCEXT_3_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_DP_VSCEXT_3_ADDR,m,v,HWIO_MMSS_DP_VSCEXT_3_IN)
#define HWIO_MMSS_DP_VSCEXT_3_BYTE7_BMSK                                                              0xff000000
#define HWIO_MMSS_DP_VSCEXT_3_BYTE7_SHFT                                                                    0x18
#define HWIO_MMSS_DP_VSCEXT_3_BYTE6_BMSK                                                                0xff0000
#define HWIO_MMSS_DP_VSCEXT_3_BYTE6_SHFT                                                                    0x10
#define HWIO_MMSS_DP_VSCEXT_3_BYTE5_BMSK                                                                  0xff00
#define HWIO_MMSS_DP_VSCEXT_3_BYTE5_SHFT                                                                     0x8
#define HWIO_MMSS_DP_VSCEXT_3_BYTE4_BMSK                                                                    0xff
#define HWIO_MMSS_DP_VSCEXT_3_BYTE4_SHFT                                                                     0x0

#define HWIO_MMSS_DP_VSCEXT_4_ADDR                                                                    (MMSS_DP_REG_BASE + MMSS_DP_LCLK_REG_BASE      + 0x000002e0)
#define HWIO_MMSS_DP_VSCEXT_4_RMSK                                                                    0xffffffff
#define HWIO_MMSS_DP_VSCEXT_4_IN          \
        in_dword_masked(HWIO_MMSS_DP_VSCEXT_4_ADDR, HWIO_MMSS_DP_VSCEXT_4_RMSK)
#define HWIO_MMSS_DP_VSCEXT_4_INM(m)      \
        in_dword_masked(HWIO_MMSS_DP_VSCEXT_4_ADDR, m)
#define HWIO_MMSS_DP_VSCEXT_4_OUT(v)      \
        out_dword(HWIO_MMSS_DP_VSCEXT_4_ADDR,v)
#define HWIO_MMSS_DP_VSCEXT_4_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_DP_VSCEXT_4_ADDR,m,v,HWIO_MMSS_DP_VSCEXT_4_IN)
#define HWIO_MMSS_DP_VSCEXT_4_BYTE11_BMSK                                                             0xff000000
#define HWIO_MMSS_DP_VSCEXT_4_BYTE11_SHFT                                                                   0x18
#define HWIO_MMSS_DP_VSCEXT_4_BYTE10_BMSK                                                               0xff0000
#define HWIO_MMSS_DP_VSCEXT_4_BYTE10_SHFT                                                                   0x10
#define HWIO_MMSS_DP_VSCEXT_4_BYTE9_BMSK                                                                  0xff00
#define HWIO_MMSS_DP_VSCEXT_4_BYTE9_SHFT                                                                     0x8
#define HWIO_MMSS_DP_VSCEXT_4_BYTE8_BMSK                                                                    0xff
#define HWIO_MMSS_DP_VSCEXT_4_BYTE8_SHFT                                                                     0x0

#define HWIO_MMSS_DP_VSCEXT_5_ADDR                                                                    (MMSS_DP_REG_BASE + MMSS_DP_LCLK_REG_BASE      + 0x000002e4)
#define HWIO_MMSS_DP_VSCEXT_5_RMSK                                                                    0xffffffff
#define HWIO_MMSS_DP_VSCEXT_5_IN          \
        in_dword_masked(HWIO_MMSS_DP_VSCEXT_5_ADDR, HWIO_MMSS_DP_VSCEXT_5_RMSK)
#define HWIO_MMSS_DP_VSCEXT_5_INM(m)      \
        in_dword_masked(HWIO_MMSS_DP_VSCEXT_5_ADDR, m)
#define HWIO_MMSS_DP_VSCEXT_5_OUT(v)      \
        out_dword(HWIO_MMSS_DP_VSCEXT_5_ADDR,v)
#define HWIO_MMSS_DP_VSCEXT_5_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_DP_VSCEXT_5_ADDR,m,v,HWIO_MMSS_DP_VSCEXT_5_IN)
#define HWIO_MMSS_DP_VSCEXT_5_BYTE15_BMSK                                                             0xff000000
#define HWIO_MMSS_DP_VSCEXT_5_BYTE15_SHFT                                                                   0x18
#define HWIO_MMSS_DP_VSCEXT_5_BYTE14_BMSK                                                               0xff0000
#define HWIO_MMSS_DP_VSCEXT_5_BYTE14_SHFT                                                                   0x10
#define HWIO_MMSS_DP_VSCEXT_5_BYTE13_BMSK                                                                 0xff00
#define HWIO_MMSS_DP_VSCEXT_5_BYTE13_SHFT                                                                    0x8
#define HWIO_MMSS_DP_VSCEXT_5_BYTE12_BMSK                                                                   0xff
#define HWIO_MMSS_DP_VSCEXT_5_BYTE12_SHFT                                                                    0x0

#define HWIO_MMSS_DP_VSCEXT_6_ADDR                                                                    (MMSS_DP_REG_BASE + MMSS_DP_LCLK_REG_BASE      + 0x000002e8)
#define HWIO_MMSS_DP_VSCEXT_6_RMSK                                                                    0xffffffff
#define HWIO_MMSS_DP_VSCEXT_6_IN          \
        in_dword_masked(HWIO_MMSS_DP_VSCEXT_6_ADDR, HWIO_MMSS_DP_VSCEXT_6_RMSK)
#define HWIO_MMSS_DP_VSCEXT_6_INM(m)      \
        in_dword_masked(HWIO_MMSS_DP_VSCEXT_6_ADDR, m)
#define HWIO_MMSS_DP_VSCEXT_6_OUT(v)      \
        out_dword(HWIO_MMSS_DP_VSCEXT_6_ADDR,v)
#define HWIO_MMSS_DP_VSCEXT_6_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_DP_VSCEXT_6_ADDR,m,v,HWIO_MMSS_DP_VSCEXT_6_IN)
#define HWIO_MMSS_DP_VSCEXT_6_BYTE19_BMSK                                                             0xff000000
#define HWIO_MMSS_DP_VSCEXT_6_BYTE19_SHFT                                                                   0x18
#define HWIO_MMSS_DP_VSCEXT_6_BYTE18_BMSK                                                               0xff0000
#define HWIO_MMSS_DP_VSCEXT_6_BYTE18_SHFT                                                                   0x10
#define HWIO_MMSS_DP_VSCEXT_6_BYTE17_BMSK                                                                 0xff00
#define HWIO_MMSS_DP_VSCEXT_6_BYTE17_SHFT                                                                    0x8
#define HWIO_MMSS_DP_VSCEXT_6_BYTE16_BMSK                                                                   0xff
#define HWIO_MMSS_DP_VSCEXT_6_BYTE16_SHFT                                                                    0x0

#define HWIO_MMSS_DP_VSCEXT_7_ADDR                                                                    (MMSS_DP_REG_BASE + MMSS_DP_LCLK_REG_BASE      + 0x000002ec)
#define HWIO_MMSS_DP_VSCEXT_7_RMSK                                                                    0xffffffff
#define HWIO_MMSS_DP_VSCEXT_7_IN          \
        in_dword_masked(HWIO_MMSS_DP_VSCEXT_7_ADDR, HWIO_MMSS_DP_VSCEXT_7_RMSK)
#define HWIO_MMSS_DP_VSCEXT_7_INM(m)      \
        in_dword_masked(HWIO_MMSS_DP_VSCEXT_7_ADDR, m)
#define HWIO_MMSS_DP_VSCEXT_7_OUT(v)      \
        out_dword(HWIO_MMSS_DP_VSCEXT_7_ADDR,v)
#define HWIO_MMSS_DP_VSCEXT_7_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_DP_VSCEXT_7_ADDR,m,v,HWIO_MMSS_DP_VSCEXT_7_IN)
#define HWIO_MMSS_DP_VSCEXT_7_BYTE23_BMSK                                                             0xff000000
#define HWIO_MMSS_DP_VSCEXT_7_BYTE23_SHFT                                                                   0x18
#define HWIO_MMSS_DP_VSCEXT_7_BYTE22_BMSK                                                               0xff0000
#define HWIO_MMSS_DP_VSCEXT_7_BYTE22_SHFT                                                                   0x10
#define HWIO_MMSS_DP_VSCEXT_7_BYTE21_BMSK                                                                 0xff00
#define HWIO_MMSS_DP_VSCEXT_7_BYTE21_SHFT                                                                    0x8
#define HWIO_MMSS_DP_VSCEXT_7_BYTE20_BMSK                                                                   0xff
#define HWIO_MMSS_DP_VSCEXT_7_BYTE20_SHFT                                                                    0x0

#define HWIO_MMSS_DP_VSCEXT_8_ADDR                                                                    (MMSS_DP_REG_BASE + MMSS_DP_LCLK_REG_BASE      + 0x000002f0)
#define HWIO_MMSS_DP_VSCEXT_8_RMSK                                                                    0xffffffff
#define HWIO_MMSS_DP_VSCEXT_8_IN          \
        in_dword_masked(HWIO_MMSS_DP_VSCEXT_8_ADDR, HWIO_MMSS_DP_VSCEXT_8_RMSK)
#define HWIO_MMSS_DP_VSCEXT_8_INM(m)      \
        in_dword_masked(HWIO_MMSS_DP_VSCEXT_8_ADDR, m)
#define HWIO_MMSS_DP_VSCEXT_8_OUT(v)      \
        out_dword(HWIO_MMSS_DP_VSCEXT_8_ADDR,v)
#define HWIO_MMSS_DP_VSCEXT_8_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_DP_VSCEXT_8_ADDR,m,v,HWIO_MMSS_DP_VSCEXT_8_IN)
#define HWIO_MMSS_DP_VSCEXT_8_BYTE27_BMSK                                                             0xff000000
#define HWIO_MMSS_DP_VSCEXT_8_BYTE27_SHFT                                                                   0x18
#define HWIO_MMSS_DP_VSCEXT_8_BYTE26_BMSK                                                               0xff0000
#define HWIO_MMSS_DP_VSCEXT_8_BYTE26_SHFT                                                                   0x10
#define HWIO_MMSS_DP_VSCEXT_8_BYTE25_BMSK                                                                 0xff00
#define HWIO_MMSS_DP_VSCEXT_8_BYTE25_SHFT                                                                    0x8
#define HWIO_MMSS_DP_VSCEXT_8_BYTE24_BMSK                                                                   0xff
#define HWIO_MMSS_DP_VSCEXT_8_BYTE24_SHFT                                                                    0x0

#define HWIO_MMSS_DP_VSCEXT_9_ADDR                                                                    (MMSS_DP_REG_BASE + MMSS_DP_LCLK_REG_BASE      + 0x000002f4)
#define HWIO_MMSS_DP_VSCEXT_9_RMSK                                                                    0xffffffff
#define HWIO_MMSS_DP_VSCEXT_9_IN          \
        in_dword_masked(HWIO_MMSS_DP_VSCEXT_9_ADDR, HWIO_MMSS_DP_VSCEXT_9_RMSK)
#define HWIO_MMSS_DP_VSCEXT_9_INM(m)      \
        in_dword_masked(HWIO_MMSS_DP_VSCEXT_9_ADDR, m)
#define HWIO_MMSS_DP_VSCEXT_9_OUT(v)      \
        out_dword(HWIO_MMSS_DP_VSCEXT_9_ADDR,v)
#define HWIO_MMSS_DP_VSCEXT_9_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_DP_VSCEXT_9_ADDR,m,v,HWIO_MMSS_DP_VSCEXT_9_IN)
#define HWIO_MMSS_DP_VSCEXT_9_BYTE31_BMSK                                                             0xff000000
#define HWIO_MMSS_DP_VSCEXT_9_BYTE31_SHFT                                                                   0x18
#define HWIO_MMSS_DP_VSCEXT_9_BYTE30_BMSK                                                               0xff0000
#define HWIO_MMSS_DP_VSCEXT_9_BYTE30_SHFT                                                                   0x10
#define HWIO_MMSS_DP_VSCEXT_9_BYTE29_BMSK                                                                 0xff00
#define HWIO_MMSS_DP_VSCEXT_9_BYTE29_SHFT                                                                    0x8
#define HWIO_MMSS_DP_VSCEXT_9_BYTE28_BMSK                                                                   0xff
#define HWIO_MMSS_DP_VSCEXT_9_BYTE28_SHFT                                                                    0x0

#define HWIO_MMSS_DP_GENERIC0_0_ADDR                                                                  (MMSS_DP_REG_BASE + MMSS_DP_LCLK_REG_BASE      + 0x00000300)
#define HWIO_MMSS_DP_GENERIC0_0_RMSK                                                                  0xffffffff
#define HWIO_MMSS_DP_GENERIC0_0_IN          \
        in_dword_masked(HWIO_MMSS_DP_GENERIC0_0_ADDR, HWIO_MMSS_DP_GENERIC0_0_RMSK)
#define HWIO_MMSS_DP_GENERIC0_0_INM(m)      \
        in_dword_masked(HWIO_MMSS_DP_GENERIC0_0_ADDR, m)
#define HWIO_MMSS_DP_GENERIC0_0_OUT(v)      \
        out_dword(HWIO_MMSS_DP_GENERIC0_0_ADDR,v)
#define HWIO_MMSS_DP_GENERIC0_0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_DP_GENERIC0_0_ADDR,m,v,HWIO_MMSS_DP_GENERIC0_0_IN)
#define HWIO_MMSS_DP_GENERIC0_0_PB1_BMSK                                                              0xff000000
#define HWIO_MMSS_DP_GENERIC0_0_PB1_SHFT                                                                    0x18
#define HWIO_MMSS_DP_GENERIC0_0_HB1_BMSK                                                                0xff0000
#define HWIO_MMSS_DP_GENERIC0_0_HB1_SHFT                                                                    0x10
#define HWIO_MMSS_DP_GENERIC0_0_PB0_BMSK                                                                  0xff00
#define HWIO_MMSS_DP_GENERIC0_0_PB0_SHFT                                                                     0x8
#define HWIO_MMSS_DP_GENERIC0_0_HB0_BMSK                                                                    0xff
#define HWIO_MMSS_DP_GENERIC0_0_HB0_SHFT                                                                     0x0

#define HWIO_MMSS_DP_GENERIC0_1_ADDR                                                                  (MMSS_DP_REG_BASE + MMSS_DP_LCLK_REG_BASE      + 0x00000304)
#define HWIO_MMSS_DP_GENERIC0_1_RMSK                                                                  0xffffffff
#define HWIO_MMSS_DP_GENERIC0_1_IN          \
        in_dword_masked(HWIO_MMSS_DP_GENERIC0_1_ADDR, HWIO_MMSS_DP_GENERIC0_1_RMSK)
#define HWIO_MMSS_DP_GENERIC0_1_INM(m)      \
        in_dword_masked(HWIO_MMSS_DP_GENERIC0_1_ADDR, m)
#define HWIO_MMSS_DP_GENERIC0_1_OUT(v)      \
        out_dword(HWIO_MMSS_DP_GENERIC0_1_ADDR,v)
#define HWIO_MMSS_DP_GENERIC0_1_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_DP_GENERIC0_1_ADDR,m,v,HWIO_MMSS_DP_GENERIC0_1_IN)
#define HWIO_MMSS_DP_GENERIC0_1_PB3_BMSK                                                              0xff000000
#define HWIO_MMSS_DP_GENERIC0_1_PB3_SHFT                                                                    0x18
#define HWIO_MMSS_DP_GENERIC0_1_HB3_BMSK                                                                0xff0000
#define HWIO_MMSS_DP_GENERIC0_1_HB3_SHFT                                                                    0x10
#define HWIO_MMSS_DP_GENERIC0_1_PB2_BMSK                                                                  0xff00
#define HWIO_MMSS_DP_GENERIC0_1_PB2_SHFT                                                                     0x8
#define HWIO_MMSS_DP_GENERIC0_1_HB2_BMSK                                                                    0xff
#define HWIO_MMSS_DP_GENERIC0_1_HB2_SHFT                                                                     0x0

#define HWIO_MMSS_DP_GENERIC0_2_ADDR                                                                  (MMSS_DP_REG_BASE + MMSS_DP_LCLK_REG_BASE      + 0x00000308)
#define HWIO_MMSS_DP_GENERIC0_2_RMSK                                                                  0xffffffff
#define HWIO_MMSS_DP_GENERIC0_2_IN          \
        in_dword_masked(HWIO_MMSS_DP_GENERIC0_2_ADDR, HWIO_MMSS_DP_GENERIC0_2_RMSK)
#define HWIO_MMSS_DP_GENERIC0_2_INM(m)      \
        in_dword_masked(HWIO_MMSS_DP_GENERIC0_2_ADDR, m)
#define HWIO_MMSS_DP_GENERIC0_2_OUT(v)      \
        out_dword(HWIO_MMSS_DP_GENERIC0_2_ADDR,v)
#define HWIO_MMSS_DP_GENERIC0_2_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_DP_GENERIC0_2_ADDR,m,v,HWIO_MMSS_DP_GENERIC0_2_IN)
#define HWIO_MMSS_DP_GENERIC0_2_BYTE3_BMSK                                                            0xff000000
#define HWIO_MMSS_DP_GENERIC0_2_BYTE3_SHFT                                                                  0x18
#define HWIO_MMSS_DP_GENERIC0_2_BYTE2_BMSK                                                              0xff0000
#define HWIO_MMSS_DP_GENERIC0_2_BYTE2_SHFT                                                                  0x10
#define HWIO_MMSS_DP_GENERIC0_2_BYTE1_BMSK                                                                0xff00
#define HWIO_MMSS_DP_GENERIC0_2_BYTE1_SHFT                                                                   0x8
#define HWIO_MMSS_DP_GENERIC0_2_BYTE0_BMSK                                                                  0xff
#define HWIO_MMSS_DP_GENERIC0_2_BYTE0_SHFT                                                                   0x0

#define HWIO_MMSS_DP_GENERIC0_3_ADDR                                                                  (MMSS_DP_REG_BASE + MMSS_DP_LCLK_REG_BASE      + 0x0000030c)
#define HWIO_MMSS_DP_GENERIC0_3_RMSK                                                                  0xffffffff
#define HWIO_MMSS_DP_GENERIC0_3_IN          \
        in_dword_masked(HWIO_MMSS_DP_GENERIC0_3_ADDR, HWIO_MMSS_DP_GENERIC0_3_RMSK)
#define HWIO_MMSS_DP_GENERIC0_3_INM(m)      \
        in_dword_masked(HWIO_MMSS_DP_GENERIC0_3_ADDR, m)
#define HWIO_MMSS_DP_GENERIC0_3_OUT(v)      \
        out_dword(HWIO_MMSS_DP_GENERIC0_3_ADDR,v)
#define HWIO_MMSS_DP_GENERIC0_3_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_DP_GENERIC0_3_ADDR,m,v,HWIO_MMSS_DP_GENERIC0_3_IN)
#define HWIO_MMSS_DP_GENERIC0_3_BYTE7_BMSK                                                            0xff000000
#define HWIO_MMSS_DP_GENERIC0_3_BYTE7_SHFT                                                                  0x18
#define HWIO_MMSS_DP_GENERIC0_3_BYTE6_BMSK                                                              0xff0000
#define HWIO_MMSS_DP_GENERIC0_3_BYTE6_SHFT                                                                  0x10
#define HWIO_MMSS_DP_GENERIC0_3_BYTE5_BMSK                                                                0xff00
#define HWIO_MMSS_DP_GENERIC0_3_BYTE5_SHFT                                                                   0x8
#define HWIO_MMSS_DP_GENERIC0_3_BYTE4_BMSK                                                                  0xff
#define HWIO_MMSS_DP_GENERIC0_3_BYTE4_SHFT                                                                   0x0

#define HWIO_MMSS_DP_GENERIC0_4_ADDR                                                                  (MMSS_DP_REG_BASE + MMSS_DP_LCLK_REG_BASE      + 0x00000310)
#define HWIO_MMSS_DP_GENERIC0_4_RMSK                                                                  0xffffffff
#define HWIO_MMSS_DP_GENERIC0_4_IN          \
        in_dword_masked(HWIO_MMSS_DP_GENERIC0_4_ADDR, HWIO_MMSS_DP_GENERIC0_4_RMSK)
#define HWIO_MMSS_DP_GENERIC0_4_INM(m)      \
        in_dword_masked(HWIO_MMSS_DP_GENERIC0_4_ADDR, m)
#define HWIO_MMSS_DP_GENERIC0_4_OUT(v)      \
        out_dword(HWIO_MMSS_DP_GENERIC0_4_ADDR,v)
#define HWIO_MMSS_DP_GENERIC0_4_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_DP_GENERIC0_4_ADDR,m,v,HWIO_MMSS_DP_GENERIC0_4_IN)
#define HWIO_MMSS_DP_GENERIC0_4_BYTE11_BMSK                                                           0xff000000
#define HWIO_MMSS_DP_GENERIC0_4_BYTE11_SHFT                                                                 0x18
#define HWIO_MMSS_DP_GENERIC0_4_BYTE10_BMSK                                                             0xff0000
#define HWIO_MMSS_DP_GENERIC0_4_BYTE10_SHFT                                                                 0x10
#define HWIO_MMSS_DP_GENERIC0_4_BYTE9_BMSK                                                                0xff00
#define HWIO_MMSS_DP_GENERIC0_4_BYTE9_SHFT                                                                   0x8
#define HWIO_MMSS_DP_GENERIC0_4_BYTE8_BMSK                                                                  0xff
#define HWIO_MMSS_DP_GENERIC0_4_BYTE8_SHFT                                                                   0x0

#define HWIO_MMSS_DP_GENERIC0_5_ADDR                                                                  (MMSS_DP_REG_BASE + MMSS_DP_LCLK_REG_BASE      + 0x00000314)
#define HWIO_MMSS_DP_GENERIC0_5_RMSK                                                                  0xffffffff
#define HWIO_MMSS_DP_GENERIC0_5_IN          \
        in_dword_masked(HWIO_MMSS_DP_GENERIC0_5_ADDR, HWIO_MMSS_DP_GENERIC0_5_RMSK)
#define HWIO_MMSS_DP_GENERIC0_5_INM(m)      \
        in_dword_masked(HWIO_MMSS_DP_GENERIC0_5_ADDR, m)
#define HWIO_MMSS_DP_GENERIC0_5_OUT(v)      \
        out_dword(HWIO_MMSS_DP_GENERIC0_5_ADDR,v)
#define HWIO_MMSS_DP_GENERIC0_5_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_DP_GENERIC0_5_ADDR,m,v,HWIO_MMSS_DP_GENERIC0_5_IN)
#define HWIO_MMSS_DP_GENERIC0_5_BYTE15_BMSK                                                           0xff000000
#define HWIO_MMSS_DP_GENERIC0_5_BYTE15_SHFT                                                                 0x18
#define HWIO_MMSS_DP_GENERIC0_5_BYTE14_BMSK                                                             0xff0000
#define HWIO_MMSS_DP_GENERIC0_5_BYTE14_SHFT                                                                 0x10
#define HWIO_MMSS_DP_GENERIC0_5_BYTE13_BMSK                                                               0xff00
#define HWIO_MMSS_DP_GENERIC0_5_BYTE13_SHFT                                                                  0x8
#define HWIO_MMSS_DP_GENERIC0_5_BYTE12_BMSK                                                                 0xff
#define HWIO_MMSS_DP_GENERIC0_5_BYTE12_SHFT                                                                  0x0

#define HWIO_MMSS_DP_GENERIC0_6_ADDR                                                                  (MMSS_DP_REG_BASE + MMSS_DP_LCLK_REG_BASE      + 0x00000318)
#define HWIO_MMSS_DP_GENERIC0_6_RMSK                                                                  0xffffffff
#define HWIO_MMSS_DP_GENERIC0_6_IN          \
        in_dword_masked(HWIO_MMSS_DP_GENERIC0_6_ADDR, HWIO_MMSS_DP_GENERIC0_6_RMSK)
#define HWIO_MMSS_DP_GENERIC0_6_INM(m)      \
        in_dword_masked(HWIO_MMSS_DP_GENERIC0_6_ADDR, m)
#define HWIO_MMSS_DP_GENERIC0_6_OUT(v)      \
        out_dword(HWIO_MMSS_DP_GENERIC0_6_ADDR,v)
#define HWIO_MMSS_DP_GENERIC0_6_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_DP_GENERIC0_6_ADDR,m,v,HWIO_MMSS_DP_GENERIC0_6_IN)
#define HWIO_MMSS_DP_GENERIC0_6_BYTE19_BMSK                                                           0xff000000
#define HWIO_MMSS_DP_GENERIC0_6_BYTE19_SHFT                                                                 0x18
#define HWIO_MMSS_DP_GENERIC0_6_BYTE18_BMSK                                                             0xff0000
#define HWIO_MMSS_DP_GENERIC0_6_BYTE18_SHFT                                                                 0x10
#define HWIO_MMSS_DP_GENERIC0_6_BYTE17_BMSK                                                               0xff00
#define HWIO_MMSS_DP_GENERIC0_6_BYTE17_SHFT                                                                  0x8
#define HWIO_MMSS_DP_GENERIC0_6_BYTE16_BMSK                                                                 0xff
#define HWIO_MMSS_DP_GENERIC0_6_BYTE16_SHFT                                                                  0x0

#define HWIO_MMSS_DP_GENERIC0_7_ADDR                                                                  (MMSS_DP_REG_BASE + MMSS_DP_LCLK_REG_BASE      + 0x0000031c)
#define HWIO_MMSS_DP_GENERIC0_7_RMSK                                                                  0xffffffff
#define HWIO_MMSS_DP_GENERIC0_7_IN          \
        in_dword_masked(HWIO_MMSS_DP_GENERIC0_7_ADDR, HWIO_MMSS_DP_GENERIC0_7_RMSK)
#define HWIO_MMSS_DP_GENERIC0_7_INM(m)      \
        in_dword_masked(HWIO_MMSS_DP_GENERIC0_7_ADDR, m)
#define HWIO_MMSS_DP_GENERIC0_7_OUT(v)      \
        out_dword(HWIO_MMSS_DP_GENERIC0_7_ADDR,v)
#define HWIO_MMSS_DP_GENERIC0_7_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_DP_GENERIC0_7_ADDR,m,v,HWIO_MMSS_DP_GENERIC0_7_IN)
#define HWIO_MMSS_DP_GENERIC0_7_BYTE23_BMSK                                                           0xff000000
#define HWIO_MMSS_DP_GENERIC0_7_BYTE23_SHFT                                                                 0x18
#define HWIO_MMSS_DP_GENERIC0_7_BYTE22_BMSK                                                             0xff0000
#define HWIO_MMSS_DP_GENERIC0_7_BYTE22_SHFT                                                                 0x10
#define HWIO_MMSS_DP_GENERIC0_7_BYTE21_BMSK                                                               0xff00
#define HWIO_MMSS_DP_GENERIC0_7_BYTE21_SHFT                                                                  0x8
#define HWIO_MMSS_DP_GENERIC0_7_BYTE20_BMSK                                                                 0xff
#define HWIO_MMSS_DP_GENERIC0_7_BYTE20_SHFT                                                                  0x0

#define HWIO_MMSS_DP_GENERIC0_8_ADDR                                                                  (MMSS_DP_REG_BASE + MMSS_DP_LCLK_REG_BASE      + 0x00000320)
#define HWIO_MMSS_DP_GENERIC0_8_RMSK                                                                  0xffffffff
#define HWIO_MMSS_DP_GENERIC0_8_IN          \
        in_dword_masked(HWIO_MMSS_DP_GENERIC0_8_ADDR, HWIO_MMSS_DP_GENERIC0_8_RMSK)
#define HWIO_MMSS_DP_GENERIC0_8_INM(m)      \
        in_dword_masked(HWIO_MMSS_DP_GENERIC0_8_ADDR, m)
#define HWIO_MMSS_DP_GENERIC0_8_OUT(v)      \
        out_dword(HWIO_MMSS_DP_GENERIC0_8_ADDR,v)
#define HWIO_MMSS_DP_GENERIC0_8_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_DP_GENERIC0_8_ADDR,m,v,HWIO_MMSS_DP_GENERIC0_8_IN)
#define HWIO_MMSS_DP_GENERIC0_8_BYTE27_BMSK                                                           0xff000000
#define HWIO_MMSS_DP_GENERIC0_8_BYTE27_SHFT                                                                 0x18
#define HWIO_MMSS_DP_GENERIC0_8_BYTE26_BMSK                                                             0xff0000
#define HWIO_MMSS_DP_GENERIC0_8_BYTE26_SHFT                                                                 0x10
#define HWIO_MMSS_DP_GENERIC0_8_BYTE25_BMSK                                                               0xff00
#define HWIO_MMSS_DP_GENERIC0_8_BYTE25_SHFT                                                                  0x8
#define HWIO_MMSS_DP_GENERIC0_8_BYTE24_BMSK                                                                 0xff
#define HWIO_MMSS_DP_GENERIC0_8_BYTE24_SHFT                                                                  0x0

#define HWIO_MMSS_DP_GENERIC0_9_ADDR                                                                  (MMSS_DP_REG_BASE + MMSS_DP_LCLK_REG_BASE      + 0x00000324)
#define HWIO_MMSS_DP_GENERIC0_9_RMSK                                                                  0xffffffff
#define HWIO_MMSS_DP_GENERIC0_9_IN          \
        in_dword_masked(HWIO_MMSS_DP_GENERIC0_9_ADDR, HWIO_MMSS_DP_GENERIC0_9_RMSK)
#define HWIO_MMSS_DP_GENERIC0_9_INM(m)      \
        in_dword_masked(HWIO_MMSS_DP_GENERIC0_9_ADDR, m)
#define HWIO_MMSS_DP_GENERIC0_9_OUT(v)      \
        out_dword(HWIO_MMSS_DP_GENERIC0_9_ADDR,v)
#define HWIO_MMSS_DP_GENERIC0_9_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_DP_GENERIC0_9_ADDR,m,v,HWIO_MMSS_DP_GENERIC0_9_IN)
#define HWIO_MMSS_DP_GENERIC0_9_BYTE31_BMSK                                                           0xff000000
#define HWIO_MMSS_DP_GENERIC0_9_BYTE31_SHFT                                                                 0x18
#define HWIO_MMSS_DP_GENERIC0_9_BYTE30_BMSK                                                             0xff0000
#define HWIO_MMSS_DP_GENERIC0_9_BYTE30_SHFT                                                                 0x10
#define HWIO_MMSS_DP_GENERIC0_9_BYTE29_BMSK                                                               0xff00
#define HWIO_MMSS_DP_GENERIC0_9_BYTE29_SHFT                                                                  0x8
#define HWIO_MMSS_DP_GENERIC0_9_BYTE28_BMSK                                                                 0xff
#define HWIO_MMSS_DP_GENERIC0_9_BYTE28_SHFT                                                                  0x0

#define HWIO_MMSS_DP_GENERIC1_0_ADDR                                                                  (MMSS_DP_REG_BASE + MMSS_DP_LCLK_REG_BASE      + 0x00000328)
#define HWIO_MMSS_DP_GENERIC1_0_RMSK                                                                  0xffffffff
#define HWIO_MMSS_DP_GENERIC1_0_IN          \
        in_dword_masked(HWIO_MMSS_DP_GENERIC1_0_ADDR, HWIO_MMSS_DP_GENERIC1_0_RMSK)
#define HWIO_MMSS_DP_GENERIC1_0_INM(m)      \
        in_dword_masked(HWIO_MMSS_DP_GENERIC1_0_ADDR, m)
#define HWIO_MMSS_DP_GENERIC1_0_OUT(v)      \
        out_dword(HWIO_MMSS_DP_GENERIC1_0_ADDR,v)
#define HWIO_MMSS_DP_GENERIC1_0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_DP_GENERIC1_0_ADDR,m,v,HWIO_MMSS_DP_GENERIC1_0_IN)
#define HWIO_MMSS_DP_GENERIC1_0_PB1_BMSK                                                              0xff000000
#define HWIO_MMSS_DP_GENERIC1_0_PB1_SHFT                                                                    0x18
#define HWIO_MMSS_DP_GENERIC1_0_HB1_BMSK                                                                0xff0000
#define HWIO_MMSS_DP_GENERIC1_0_HB1_SHFT                                                                    0x10
#define HWIO_MMSS_DP_GENERIC1_0_PB0_BMSK                                                                  0xff00
#define HWIO_MMSS_DP_GENERIC1_0_PB0_SHFT                                                                     0x8
#define HWIO_MMSS_DP_GENERIC1_0_HB0_BMSK                                                                    0xff
#define HWIO_MMSS_DP_GENERIC1_0_HB0_SHFT                                                                     0x0

#define HWIO_MMSS_DP_GENERIC1_1_ADDR                                                                  (MMSS_DP_REG_BASE + MMSS_DP_LCLK_REG_BASE      + 0x0000032c)
#define HWIO_MMSS_DP_GENERIC1_1_RMSK                                                                  0xffffffff
#define HWIO_MMSS_DP_GENERIC1_1_IN          \
        in_dword_masked(HWIO_MMSS_DP_GENERIC1_1_ADDR, HWIO_MMSS_DP_GENERIC1_1_RMSK)
#define HWIO_MMSS_DP_GENERIC1_1_INM(m)      \
        in_dword_masked(HWIO_MMSS_DP_GENERIC1_1_ADDR, m)
#define HWIO_MMSS_DP_GENERIC1_1_OUT(v)      \
        out_dword(HWIO_MMSS_DP_GENERIC1_1_ADDR,v)
#define HWIO_MMSS_DP_GENERIC1_1_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_DP_GENERIC1_1_ADDR,m,v,HWIO_MMSS_DP_GENERIC1_1_IN)
#define HWIO_MMSS_DP_GENERIC1_1_PB3_BMSK                                                              0xff000000
#define HWIO_MMSS_DP_GENERIC1_1_PB3_SHFT                                                                    0x18
#define HWIO_MMSS_DP_GENERIC1_1_HB3_BMSK                                                                0xff0000
#define HWIO_MMSS_DP_GENERIC1_1_HB3_SHFT                                                                    0x10
#define HWIO_MMSS_DP_GENERIC1_1_PB2_BMSK                                                                  0xff00
#define HWIO_MMSS_DP_GENERIC1_1_PB2_SHFT                                                                     0x8
#define HWIO_MMSS_DP_GENERIC1_1_HB2_BMSK                                                                    0xff
#define HWIO_MMSS_DP_GENERIC1_1_HB2_SHFT                                                                     0x0

#define HWIO_MMSS_DP_GENERIC1_2_ADDR                                                                  (MMSS_DP_REG_BASE + MMSS_DP_LCLK_REG_BASE      + 0x00000330)
#define HWIO_MMSS_DP_GENERIC1_2_RMSK                                                                  0xffffffff
#define HWIO_MMSS_DP_GENERIC1_2_IN          \
        in_dword_masked(HWIO_MMSS_DP_GENERIC1_2_ADDR, HWIO_MMSS_DP_GENERIC1_2_RMSK)
#define HWIO_MMSS_DP_GENERIC1_2_INM(m)      \
        in_dword_masked(HWIO_MMSS_DP_GENERIC1_2_ADDR, m)
#define HWIO_MMSS_DP_GENERIC1_2_OUT(v)      \
        out_dword(HWIO_MMSS_DP_GENERIC1_2_ADDR,v)
#define HWIO_MMSS_DP_GENERIC1_2_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_DP_GENERIC1_2_ADDR,m,v,HWIO_MMSS_DP_GENERIC1_2_IN)
#define HWIO_MMSS_DP_GENERIC1_2_BYTE3_BMSK                                                            0xff000000
#define HWIO_MMSS_DP_GENERIC1_2_BYTE3_SHFT                                                                  0x18
#define HWIO_MMSS_DP_GENERIC1_2_BYTE2_BMSK                                                              0xff0000
#define HWIO_MMSS_DP_GENERIC1_2_BYTE2_SHFT                                                                  0x10
#define HWIO_MMSS_DP_GENERIC1_2_BYTE1_BMSK                                                                0xff00
#define HWIO_MMSS_DP_GENERIC1_2_BYTE1_SHFT                                                                   0x8
#define HWIO_MMSS_DP_GENERIC1_2_BYTE0_BMSK                                                                  0xff
#define HWIO_MMSS_DP_GENERIC1_2_BYTE0_SHFT                                                                   0x0

#define HWIO_MMSS_DP_GENERIC1_3_ADDR                                                                  (MMSS_DP_REG_BASE + MMSS_DP_LCLK_REG_BASE      + 0x00000334)
#define HWIO_MMSS_DP_GENERIC1_3_RMSK                                                                  0xffffffff
#define HWIO_MMSS_DP_GENERIC1_3_IN          \
        in_dword_masked(HWIO_MMSS_DP_GENERIC1_3_ADDR, HWIO_MMSS_DP_GENERIC1_3_RMSK)
#define HWIO_MMSS_DP_GENERIC1_3_INM(m)      \
        in_dword_masked(HWIO_MMSS_DP_GENERIC1_3_ADDR, m)
#define HWIO_MMSS_DP_GENERIC1_3_OUT(v)      \
        out_dword(HWIO_MMSS_DP_GENERIC1_3_ADDR,v)
#define HWIO_MMSS_DP_GENERIC1_3_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_DP_GENERIC1_3_ADDR,m,v,HWIO_MMSS_DP_GENERIC1_3_IN)
#define HWIO_MMSS_DP_GENERIC1_3_BYTE7_BMSK                                                            0xff000000
#define HWIO_MMSS_DP_GENERIC1_3_BYTE7_SHFT                                                                  0x18
#define HWIO_MMSS_DP_GENERIC1_3_BYTE6_BMSK                                                              0xff0000
#define HWIO_MMSS_DP_GENERIC1_3_BYTE6_SHFT                                                                  0x10
#define HWIO_MMSS_DP_GENERIC1_3_BYTE5_BMSK                                                                0xff00
#define HWIO_MMSS_DP_GENERIC1_3_BYTE5_SHFT                                                                   0x8
#define HWIO_MMSS_DP_GENERIC1_3_BYTE4_BMSK                                                                  0xff
#define HWIO_MMSS_DP_GENERIC1_3_BYTE4_SHFT                                                                   0x0

#define HWIO_MMSS_DP_GENERIC1_4_ADDR                                                                  (MMSS_DP_REG_BASE + MMSS_DP_LCLK_REG_BASE      + 0x00000338)
#define HWIO_MMSS_DP_GENERIC1_4_RMSK                                                                  0xffffffff
#define HWIO_MMSS_DP_GENERIC1_4_IN          \
        in_dword_masked(HWIO_MMSS_DP_GENERIC1_4_ADDR, HWIO_MMSS_DP_GENERIC1_4_RMSK)
#define HWIO_MMSS_DP_GENERIC1_4_INM(m)      \
        in_dword_masked(HWIO_MMSS_DP_GENERIC1_4_ADDR, m)
#define HWIO_MMSS_DP_GENERIC1_4_OUT(v)      \
        out_dword(HWIO_MMSS_DP_GENERIC1_4_ADDR,v)
#define HWIO_MMSS_DP_GENERIC1_4_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_DP_GENERIC1_4_ADDR,m,v,HWIO_MMSS_DP_GENERIC1_4_IN)
#define HWIO_MMSS_DP_GENERIC1_4_BYTE11_BMSK                                                           0xff000000
#define HWIO_MMSS_DP_GENERIC1_4_BYTE11_SHFT                                                                 0x18
#define HWIO_MMSS_DP_GENERIC1_4_BYTE10_BMSK                                                             0xff0000
#define HWIO_MMSS_DP_GENERIC1_4_BYTE10_SHFT                                                                 0x10
#define HWIO_MMSS_DP_GENERIC1_4_BYTE9_BMSK                                                                0xff00
#define HWIO_MMSS_DP_GENERIC1_4_BYTE9_SHFT                                                                   0x8
#define HWIO_MMSS_DP_GENERIC1_4_BYTE8_BMSK                                                                  0xff
#define HWIO_MMSS_DP_GENERIC1_4_BYTE8_SHFT                                                                   0x0

#define HWIO_MMSS_DP_GENERIC1_5_ADDR                                                                  (MMSS_DP_REG_BASE + MMSS_DP_LCLK_REG_BASE      + 0x0000033c)
#define HWIO_MMSS_DP_GENERIC1_5_RMSK                                                                  0xffffffff
#define HWIO_MMSS_DP_GENERIC1_5_IN          \
        in_dword_masked(HWIO_MMSS_DP_GENERIC1_5_ADDR, HWIO_MMSS_DP_GENERIC1_5_RMSK)
#define HWIO_MMSS_DP_GENERIC1_5_INM(m)      \
        in_dword_masked(HWIO_MMSS_DP_GENERIC1_5_ADDR, m)
#define HWIO_MMSS_DP_GENERIC1_5_OUT(v)      \
        out_dword(HWIO_MMSS_DP_GENERIC1_5_ADDR,v)
#define HWIO_MMSS_DP_GENERIC1_5_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_DP_GENERIC1_5_ADDR,m,v,HWIO_MMSS_DP_GENERIC1_5_IN)
#define HWIO_MMSS_DP_GENERIC1_5_BYTE15_BMSK                                                           0xff000000
#define HWIO_MMSS_DP_GENERIC1_5_BYTE15_SHFT                                                                 0x18
#define HWIO_MMSS_DP_GENERIC1_5_BYTE14_BMSK                                                             0xff0000
#define HWIO_MMSS_DP_GENERIC1_5_BYTE14_SHFT                                                                 0x10
#define HWIO_MMSS_DP_GENERIC1_5_BYTE13_BMSK                                                               0xff00
#define HWIO_MMSS_DP_GENERIC1_5_BYTE13_SHFT                                                                  0x8
#define HWIO_MMSS_DP_GENERIC1_5_BYTE12_BMSK                                                                 0xff
#define HWIO_MMSS_DP_GENERIC1_5_BYTE12_SHFT                                                                  0x0

#define HWIO_MMSS_DP_GENERIC1_6_ADDR                                                                  (MMSS_DP_REG_BASE + MMSS_DP_LCLK_REG_BASE      + 0x00000340)
#define HWIO_MMSS_DP_GENERIC1_6_RMSK                                                                  0xffffffff
#define HWIO_MMSS_DP_GENERIC1_6_IN          \
        in_dword_masked(HWIO_MMSS_DP_GENERIC1_6_ADDR, HWIO_MMSS_DP_GENERIC1_6_RMSK)
#define HWIO_MMSS_DP_GENERIC1_6_INM(m)      \
        in_dword_masked(HWIO_MMSS_DP_GENERIC1_6_ADDR, m)
#define HWIO_MMSS_DP_GENERIC1_6_OUT(v)      \
        out_dword(HWIO_MMSS_DP_GENERIC1_6_ADDR,v)
#define HWIO_MMSS_DP_GENERIC1_6_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_DP_GENERIC1_6_ADDR,m,v,HWIO_MMSS_DP_GENERIC1_6_IN)
#define HWIO_MMSS_DP_GENERIC1_6_BYTE19_BMSK                                                           0xff000000
#define HWIO_MMSS_DP_GENERIC1_6_BYTE19_SHFT                                                                 0x18
#define HWIO_MMSS_DP_GENERIC1_6_BYTE18_BMSK                                                             0xff0000
#define HWIO_MMSS_DP_GENERIC1_6_BYTE18_SHFT                                                                 0x10
#define HWIO_MMSS_DP_GENERIC1_6_BYTE17_BMSK                                                               0xff00
#define HWIO_MMSS_DP_GENERIC1_6_BYTE17_SHFT                                                                  0x8
#define HWIO_MMSS_DP_GENERIC1_6_BYTE16_BMSK                                                                 0xff
#define HWIO_MMSS_DP_GENERIC1_6_BYTE16_SHFT                                                                  0x0

#define HWIO_MMSS_DP_GENERIC1_7_ADDR                                                                  (MMSS_DP_REG_BASE + MMSS_DP_LCLK_REG_BASE      + 0x00000344)
#define HWIO_MMSS_DP_GENERIC1_7_RMSK                                                                  0xffffffff
#define HWIO_MMSS_DP_GENERIC1_7_IN          \
        in_dword_masked(HWIO_MMSS_DP_GENERIC1_7_ADDR, HWIO_MMSS_DP_GENERIC1_7_RMSK)
#define HWIO_MMSS_DP_GENERIC1_7_INM(m)      \
        in_dword_masked(HWIO_MMSS_DP_GENERIC1_7_ADDR, m)
#define HWIO_MMSS_DP_GENERIC1_7_OUT(v)      \
        out_dword(HWIO_MMSS_DP_GENERIC1_7_ADDR,v)
#define HWIO_MMSS_DP_GENERIC1_7_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_DP_GENERIC1_7_ADDR,m,v,HWIO_MMSS_DP_GENERIC1_7_IN)
#define HWIO_MMSS_DP_GENERIC1_7_BYTE23_BMSK                                                           0xff000000
#define HWIO_MMSS_DP_GENERIC1_7_BYTE23_SHFT                                                                 0x18
#define HWIO_MMSS_DP_GENERIC1_7_BYTE22_BMSK                                                             0xff0000
#define HWIO_MMSS_DP_GENERIC1_7_BYTE22_SHFT                                                                 0x10
#define HWIO_MMSS_DP_GENERIC1_7_BYTE21_BMSK                                                               0xff00
#define HWIO_MMSS_DP_GENERIC1_7_BYTE21_SHFT                                                                  0x8
#define HWIO_MMSS_DP_GENERIC1_7_BYTE20_BMSK                                                                 0xff
#define HWIO_MMSS_DP_GENERIC1_7_BYTE20_SHFT                                                                  0x0

#define HWIO_MMSS_DP_GENERIC1_8_ADDR                                                                  (MMSS_DP_REG_BASE + MMSS_DP_LCLK_REG_BASE      + 0x00000348)
#define HWIO_MMSS_DP_GENERIC1_8_RMSK                                                                  0xffffffff
#define HWIO_MMSS_DP_GENERIC1_8_IN          \
        in_dword_masked(HWIO_MMSS_DP_GENERIC1_8_ADDR, HWIO_MMSS_DP_GENERIC1_8_RMSK)
#define HWIO_MMSS_DP_GENERIC1_8_INM(m)      \
        in_dword_masked(HWIO_MMSS_DP_GENERIC1_8_ADDR, m)
#define HWIO_MMSS_DP_GENERIC1_8_OUT(v)      \
        out_dword(HWIO_MMSS_DP_GENERIC1_8_ADDR,v)
#define HWIO_MMSS_DP_GENERIC1_8_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_DP_GENERIC1_8_ADDR,m,v,HWIO_MMSS_DP_GENERIC1_8_IN)
#define HWIO_MMSS_DP_GENERIC1_8_BYTE27_BMSK                                                           0xff000000
#define HWIO_MMSS_DP_GENERIC1_8_BYTE27_SHFT                                                                 0x18
#define HWIO_MMSS_DP_GENERIC1_8_BYTE26_BMSK                                                             0xff0000
#define HWIO_MMSS_DP_GENERIC1_8_BYTE26_SHFT                                                                 0x10
#define HWIO_MMSS_DP_GENERIC1_8_BYTE25_BMSK                                                               0xff00
#define HWIO_MMSS_DP_GENERIC1_8_BYTE25_SHFT                                                                  0x8
#define HWIO_MMSS_DP_GENERIC1_8_BYTE24_BMSK                                                                 0xff
#define HWIO_MMSS_DP_GENERIC1_8_BYTE24_SHFT                                                                  0x0

#define HWIO_MMSS_DP_GENERIC1_9_ADDR                                                                  (MMSS_DP_REG_BASE + MMSS_DP_LCLK_REG_BASE      + 0x0000034c)
#define HWIO_MMSS_DP_GENERIC1_9_RMSK                                                                  0xffffffff
#define HWIO_MMSS_DP_GENERIC1_9_IN          \
        in_dword_masked(HWIO_MMSS_DP_GENERIC1_9_ADDR, HWIO_MMSS_DP_GENERIC1_9_RMSK)
#define HWIO_MMSS_DP_GENERIC1_9_INM(m)      \
        in_dword_masked(HWIO_MMSS_DP_GENERIC1_9_ADDR, m)
#define HWIO_MMSS_DP_GENERIC1_9_OUT(v)      \
        out_dword(HWIO_MMSS_DP_GENERIC1_9_ADDR,v)
#define HWIO_MMSS_DP_GENERIC1_9_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_DP_GENERIC1_9_ADDR,m,v,HWIO_MMSS_DP_GENERIC1_9_IN)
#define HWIO_MMSS_DP_GENERIC1_9_BYTE31_BMSK                                                           0xff000000
#define HWIO_MMSS_DP_GENERIC1_9_BYTE31_SHFT                                                                 0x18
#define HWIO_MMSS_DP_GENERIC1_9_BYTE30_BMSK                                                             0xff0000
#define HWIO_MMSS_DP_GENERIC1_9_BYTE30_SHFT                                                                 0x10
#define HWIO_MMSS_DP_GENERIC1_9_BYTE29_BMSK                                                               0xff00
#define HWIO_MMSS_DP_GENERIC1_9_BYTE29_SHFT                                                                  0x8
#define HWIO_MMSS_DP_GENERIC1_9_BYTE28_BMSK                                                                 0xff
#define HWIO_MMSS_DP_GENERIC1_9_BYTE28_SHFT                                                                  0x0

#define HWIO_MMSS_DP_HDCP_ENTROPY_CTRL0_ADDR                                                          (MMSS_DP_REG_BASE + MMSS_DP_LCLK_REG_BASE      + 0x00000350)
#define HWIO_MMSS_DP_HDCP_ENTROPY_CTRL0_RMSK                                                          0xffffffff
#define HWIO_MMSS_DP_HDCP_ENTROPY_CTRL0_OUT(v)      \
        out_dword(HWIO_MMSS_DP_HDCP_ENTROPY_CTRL0_ADDR,v)
#define HWIO_MMSS_DP_HDCP_ENTROPY_CTRL0_BITS_OF_INFLUENCE_0_BMSK                                      0xffffffff
#define HWIO_MMSS_DP_HDCP_ENTROPY_CTRL0_BITS_OF_INFLUENCE_0_SHFT                                             0x0

#define HWIO_MMSS_DP_HDCP_ENTROPY_CTRL1_ADDR                                                          (MMSS_DP_REG_BASE + MMSS_DP_LCLK_REG_BASE      + 0x0000035c)
#define HWIO_MMSS_DP_HDCP_ENTROPY_CTRL1_RMSK                                                          0xffffffff
#define HWIO_MMSS_DP_HDCP_ENTROPY_CTRL1_OUT(v)      \
        out_dword(HWIO_MMSS_DP_HDCP_ENTROPY_CTRL1_ADDR,v)
#define HWIO_MMSS_DP_HDCP_ENTROPY_CTRL1_BITS_OF_INFLUENCE_1_BMSK                                      0xffffffff
#define HWIO_MMSS_DP_HDCP_ENTROPY_CTRL1_BITS_OF_INFLUENCE_1_SHFT                                             0x0

#define HWIO_MMSS_DP_LCLK_SPARE_REG0_ADDR                                                             (MMSS_DP_REG_BASE + MMSS_DP_LCLK_REG_BASE      + 0x00000370)
#define HWIO_MMSS_DP_LCLK_SPARE_REG0_RMSK                                                             0xffffffff
#define HWIO_MMSS_DP_LCLK_SPARE_REG0_IN          \
        in_dword_masked(HWIO_MMSS_DP_LCLK_SPARE_REG0_ADDR, HWIO_MMSS_DP_LCLK_SPARE_REG0_RMSK)
#define HWIO_MMSS_DP_LCLK_SPARE_REG0_INM(m)      \
        in_dword_masked(HWIO_MMSS_DP_LCLK_SPARE_REG0_ADDR, m)
#define HWIO_MMSS_DP_LCLK_SPARE_REG0_OUT(v)      \
        out_dword(HWIO_MMSS_DP_LCLK_SPARE_REG0_ADDR,v)
#define HWIO_MMSS_DP_LCLK_SPARE_REG0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_DP_LCLK_SPARE_REG0_ADDR,m,v,HWIO_MMSS_DP_LCLK_SPARE_REG0_IN)
#define HWIO_MMSS_DP_LCLK_SPARE_REG0_LCLK_SPARE_REG0_BMSK                                             0xffffffff
#define HWIO_MMSS_DP_LCLK_SPARE_REG0_LCLK_SPARE_REG0_SHFT                                                    0x0

#define HWIO_MMSS_DP_LCLK_SPARE_REG1_ADDR                                                             (MMSS_DP_REG_BASE + MMSS_DP_LCLK_REG_BASE      + 0x00000374)
#define HWIO_MMSS_DP_LCLK_SPARE_REG1_RMSK                                                             0xffffffff
#define HWIO_MMSS_DP_LCLK_SPARE_REG1_IN          \
        in_dword_masked(HWIO_MMSS_DP_LCLK_SPARE_REG1_ADDR, HWIO_MMSS_DP_LCLK_SPARE_REG1_RMSK)
#define HWIO_MMSS_DP_LCLK_SPARE_REG1_INM(m)      \
        in_dword_masked(HWIO_MMSS_DP_LCLK_SPARE_REG1_ADDR, m)
#define HWIO_MMSS_DP_LCLK_SPARE_REG1_OUT(v)      \
        out_dword(HWIO_MMSS_DP_LCLK_SPARE_REG1_ADDR,v)
#define HWIO_MMSS_DP_LCLK_SPARE_REG1_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_DP_LCLK_SPARE_REG1_ADDR,m,v,HWIO_MMSS_DP_LCLK_SPARE_REG1_IN)
#define HWIO_MMSS_DP_LCLK_SPARE_REG1_LCLK_SPARE_REG1_BMSK                                             0xffffffff
#define HWIO_MMSS_DP_LCLK_SPARE_REG1_LCLK_SPARE_REG1_SHFT                                                    0x0

#define HWIO_MMSS_DP_LCLK_SPARE_REG2_ADDR                                                             (MMSS_DP_REG_BASE + MMSS_DP_LCLK_REG_BASE      + 0x00000378)
#define HWIO_MMSS_DP_LCLK_SPARE_REG2_RMSK                                                             0xffffffff
#define HWIO_MMSS_DP_LCLK_SPARE_REG2_IN          \
        in_dword_masked(HWIO_MMSS_DP_LCLK_SPARE_REG2_ADDR, HWIO_MMSS_DP_LCLK_SPARE_REG2_RMSK)
#define HWIO_MMSS_DP_LCLK_SPARE_REG2_INM(m)      \
        in_dword_masked(HWIO_MMSS_DP_LCLK_SPARE_REG2_ADDR, m)
#define HWIO_MMSS_DP_LCLK_SPARE_REG2_OUT(v)      \
        out_dword(HWIO_MMSS_DP_LCLK_SPARE_REG2_ADDR,v)
#define HWIO_MMSS_DP_LCLK_SPARE_REG2_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_DP_LCLK_SPARE_REG2_ADDR,m,v,HWIO_MMSS_DP_LCLK_SPARE_REG2_IN)
#define HWIO_MMSS_DP_LCLK_SPARE_REG2_LCLK_SPARE_REG2_BMSK                                             0xffffffff
#define HWIO_MMSS_DP_LCLK_SPARE_REG2_LCLK_SPARE_REG2_SHFT                                                    0x0

#define HWIO_MMSS_DP_LCLK_SPARE_REG3_ADDR                                                             (MMSS_DP_REG_BASE + MMSS_DP_LCLK_REG_BASE      + 0x0000037c)
#define HWIO_MMSS_DP_LCLK_SPARE_REG3_RMSK                                                             0xffffffff
#define HWIO_MMSS_DP_LCLK_SPARE_REG3_IN          \
        in_dword_masked(HWIO_MMSS_DP_LCLK_SPARE_REG3_ADDR, HWIO_MMSS_DP_LCLK_SPARE_REG3_RMSK)
#define HWIO_MMSS_DP_LCLK_SPARE_REG3_INM(m)      \
        in_dword_masked(HWIO_MMSS_DP_LCLK_SPARE_REG3_ADDR, m)
#define HWIO_MMSS_DP_LCLK_SPARE_REG3_OUT(v)      \
        out_dword(HWIO_MMSS_DP_LCLK_SPARE_REG3_ADDR,v)
#define HWIO_MMSS_DP_LCLK_SPARE_REG3_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_DP_LCLK_SPARE_REG3_ADDR,m,v,HWIO_MMSS_DP_LCLK_SPARE_REG3_IN)
#define HWIO_MMSS_DP_LCLK_SPARE_REG3_LCLK_SPARE_REG3_BMSK                                             0xffffffff
#define HWIO_MMSS_DP_LCLK_SPARE_REG3_LCLK_SPARE_REG3_SHFT                                                    0x0

#define HWIO_MMSS_DP_LCLK_SPARE_REG4_ADDR                                                             (MMSS_DP_REG_BASE + MMSS_DP_LCLK_REG_BASE      + 0x00000380)
#define HWIO_MMSS_DP_LCLK_SPARE_REG4_RMSK                                                             0xffffffff
#define HWIO_MMSS_DP_LCLK_SPARE_REG4_IN          \
        in_dword_masked(HWIO_MMSS_DP_LCLK_SPARE_REG4_ADDR, HWIO_MMSS_DP_LCLK_SPARE_REG4_RMSK)
#define HWIO_MMSS_DP_LCLK_SPARE_REG4_INM(m)      \
        in_dword_masked(HWIO_MMSS_DP_LCLK_SPARE_REG4_ADDR, m)
#define HWIO_MMSS_DP_LCLK_SPARE_REG4_OUT(v)      \
        out_dword(HWIO_MMSS_DP_LCLK_SPARE_REG4_ADDR,v)
#define HWIO_MMSS_DP_LCLK_SPARE_REG4_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_DP_LCLK_SPARE_REG4_ADDR,m,v,HWIO_MMSS_DP_LCLK_SPARE_REG4_IN)
#define HWIO_MMSS_DP_LCLK_SPARE_REG4_LCLK_SPARE_REG4_BMSK                                             0xffffffff
#define HWIO_MMSS_DP_LCLK_SPARE_REG4_LCLK_SPARE_REG4_SHFT                                                    0x0

#define HWIO_MMSS_DP_LCLK_SPARE_REG5_ADDR                                                             (MMSS_DP_REG_BASE + MMSS_DP_LCLK_REG_BASE      + 0x00000384)
#define HWIO_MMSS_DP_LCLK_SPARE_REG5_RMSK                                                             0xffffffff
#define HWIO_MMSS_DP_LCLK_SPARE_REG5_IN          \
        in_dword_masked(HWIO_MMSS_DP_LCLK_SPARE_REG5_ADDR, HWIO_MMSS_DP_LCLK_SPARE_REG5_RMSK)
#define HWIO_MMSS_DP_LCLK_SPARE_REG5_INM(m)      \
        in_dword_masked(HWIO_MMSS_DP_LCLK_SPARE_REG5_ADDR, m)
#define HWIO_MMSS_DP_LCLK_SPARE_REG5_OUT(v)      \
        out_dword(HWIO_MMSS_DP_LCLK_SPARE_REG5_ADDR,v)
#define HWIO_MMSS_DP_LCLK_SPARE_REG5_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_DP_LCLK_SPARE_REG5_ADDR,m,v,HWIO_MMSS_DP_LCLK_SPARE_REG5_IN)
#define HWIO_MMSS_DP_LCLK_SPARE_REG5_LCLK_SPARE_REG5_BMSK                                             0xffffffff
#define HWIO_MMSS_DP_LCLK_SPARE_REG5_LCLK_SPARE_REG5_SHFT                                                    0x0

#define HWIO_MMSS_DP_LCLK_SPARE_REG6_ADDR                                                             (MMSS_DP_REG_BASE + MMSS_DP_LCLK_REG_BASE      + 0x00000388)
#define HWIO_MMSS_DP_LCLK_SPARE_REG6_RMSK                                                             0xffffffff
#define HWIO_MMSS_DP_LCLK_SPARE_REG6_IN          \
        in_dword_masked(HWIO_MMSS_DP_LCLK_SPARE_REG6_ADDR, HWIO_MMSS_DP_LCLK_SPARE_REG6_RMSK)
#define HWIO_MMSS_DP_LCLK_SPARE_REG6_INM(m)      \
        in_dword_masked(HWIO_MMSS_DP_LCLK_SPARE_REG6_ADDR, m)
#define HWIO_MMSS_DP_LCLK_SPARE_REG6_OUT(v)      \
        out_dword(HWIO_MMSS_DP_LCLK_SPARE_REG6_ADDR,v)
#define HWIO_MMSS_DP_LCLK_SPARE_REG6_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_DP_LCLK_SPARE_REG6_ADDR,m,v,HWIO_MMSS_DP_LCLK_SPARE_REG6_IN)
#define HWIO_MMSS_DP_LCLK_SPARE_REG6_LCLK_SPARE_REG6_BMSK                                             0xffffffff
#define HWIO_MMSS_DP_LCLK_SPARE_REG6_LCLK_SPARE_REG6_SHFT                                                    0x0

#define HWIO_MMSS_DP_LCLK_SPARE_REG7_ADDR                                                             (MMSS_DP_REG_BASE + MMSS_DP_LCLK_REG_BASE      + 0x0000038c)
#define HWIO_MMSS_DP_LCLK_SPARE_REG7_RMSK                                                             0xffffffff
#define HWIO_MMSS_DP_LCLK_SPARE_REG7_IN          \
        in_dword_masked(HWIO_MMSS_DP_LCLK_SPARE_REG7_ADDR, HWIO_MMSS_DP_LCLK_SPARE_REG7_RMSK)
#define HWIO_MMSS_DP_LCLK_SPARE_REG7_INM(m)      \
        in_dword_masked(HWIO_MMSS_DP_LCLK_SPARE_REG7_ADDR, m)
#define HWIO_MMSS_DP_LCLK_SPARE_REG7_OUT(v)      \
        out_dword(HWIO_MMSS_DP_LCLK_SPARE_REG7_ADDR,v)
#define HWIO_MMSS_DP_LCLK_SPARE_REG7_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_DP_LCLK_SPARE_REG7_ADDR,m,v,HWIO_MMSS_DP_LCLK_SPARE_REG7_IN)
#define HWIO_MMSS_DP_LCLK_SPARE_REG7_LCLK_SPARE_REG7_BMSK                                             0xffffffff
#define HWIO_MMSS_DP_LCLK_SPARE_REG7_LCLK_SPARE_REG7_SHFT                                                    0x0

#define MMSS_DP_PCLK_REG_BASE                                                     (0xa00)

#define HWIO_MMSS_DP_BIST_ENABLE_ADDR                                             (MMSS_DP_REG_BASE + MMSS_DP_PCLK_REG_BASE      + 0x00000000)
#define HWIO_MMSS_DP_BIST_ENABLE_RMSK                                                    0x1
#define HWIO_MMSS_DP_BIST_ENABLE_IN          \
        in_dword_masked(HWIO_MMSS_DP_BIST_ENABLE_ADDR, HWIO_MMSS_DP_BIST_ENABLE_RMSK)
#define HWIO_MMSS_DP_BIST_ENABLE_INM(m)      \
        in_dword_masked(HWIO_MMSS_DP_BIST_ENABLE_ADDR, m)
#define HWIO_MMSS_DP_BIST_ENABLE_OUT(v)      \
        out_dword(HWIO_MMSS_DP_BIST_ENABLE_ADDR,v)
#define HWIO_MMSS_DP_BIST_ENABLE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_DP_BIST_ENABLE_ADDR,m,v,HWIO_MMSS_DP_BIST_ENABLE_IN)
#define HWIO_MMSS_DP_BIST_ENABLE_DPBIST_EN_BMSK                                          0x1
#define HWIO_MMSS_DP_BIST_ENABLE_DPBIST_EN_SHFT                                          0x0

#define HWIO_MMSS_DP_TIMING_ENGINE_EN_ADDR                                        (MMSS_DP_REG_BASE + MMSS_DP_PCLK_REG_BASE      + 0x00000010)
#define HWIO_MMSS_DP_TIMING_ENGINE_EN_RMSK                                             0x101
#define HWIO_MMSS_DP_TIMING_ENGINE_EN_IN          \
        in_dword_masked(HWIO_MMSS_DP_TIMING_ENGINE_EN_ADDR, HWIO_MMSS_DP_TIMING_ENGINE_EN_RMSK)
#define HWIO_MMSS_DP_TIMING_ENGINE_EN_INM(m)      \
        in_dword_masked(HWIO_MMSS_DP_TIMING_ENGINE_EN_ADDR, m)
#define HWIO_MMSS_DP_TIMING_ENGINE_EN_OUT(v)      \
        out_dword(HWIO_MMSS_DP_TIMING_ENGINE_EN_ADDR,v)
#define HWIO_MMSS_DP_TIMING_ENGINE_EN_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_DP_TIMING_ENGINE_EN_ADDR,m,v,HWIO_MMSS_DP_TIMING_ENGINE_EN_IN)
#define HWIO_MMSS_DP_TIMING_ENGINE_EN_FRAME_CRC_EN_BMSK                                0x100
#define HWIO_MMSS_DP_TIMING_ENGINE_EN_FRAME_CRC_EN_SHFT                                  0x8
#define HWIO_MMSS_DP_TIMING_ENGINE_EN_TIMING_ENGINE_EN_EN_BMSK                           0x1
#define HWIO_MMSS_DP_TIMING_ENGINE_EN_TIMING_ENGINE_EN_EN_SHFT                           0x0

#define HWIO_MMSS_DP_INTF_CONFIG_ADDR                                             (MMSS_DP_REG_BASE + MMSS_DP_PCLK_REG_BASE      + 0x00000014)
#define HWIO_MMSS_DP_INTF_CONFIG_RMSK                                                    0x7
#define HWIO_MMSS_DP_INTF_CONFIG_IN          \
        in_dword_masked(HWIO_MMSS_DP_INTF_CONFIG_ADDR, HWIO_MMSS_DP_INTF_CONFIG_RMSK)
#define HWIO_MMSS_DP_INTF_CONFIG_INM(m)      \
        in_dword_masked(HWIO_MMSS_DP_INTF_CONFIG_ADDR, m)
#define HWIO_MMSS_DP_INTF_CONFIG_OUT(v)      \
        out_dword(HWIO_MMSS_DP_INTF_CONFIG_ADDR,v)
#define HWIO_MMSS_DP_INTF_CONFIG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_DP_INTF_CONFIG_ADDR,m,v,HWIO_MMSS_DP_INTF_CONFIG_IN)
#define HWIO_MMSS_DP_INTF_CONFIG_ACTIVE_V_EN_BMSK                                        0x4
#define HWIO_MMSS_DP_INTF_CONFIG_ACTIVE_V_EN_SHFT                                        0x2
#define HWIO_MMSS_DP_INTF_CONFIG_ACTIVE_H_EN_BMSK                                        0x2
#define HWIO_MMSS_DP_INTF_CONFIG_ACTIVE_H_EN_SHFT                                        0x1
#define HWIO_MMSS_DP_INTF_CONFIG_INTERLACE_MODE_BMSK                                     0x1
#define HWIO_MMSS_DP_INTF_CONFIG_INTERLACE_MODE_SHFT                                     0x0

#define HWIO_MMSS_DP_HSYNC_CTL_ADDR                                               (MMSS_DP_REG_BASE + MMSS_DP_PCLK_REG_BASE      + 0x00000018)
#define HWIO_MMSS_DP_HSYNC_CTL_RMSK                                               0xffffffff
#define HWIO_MMSS_DP_HSYNC_CTL_IN          \
        in_dword_masked(HWIO_MMSS_DP_HSYNC_CTL_ADDR, HWIO_MMSS_DP_HSYNC_CTL_RMSK)
#define HWIO_MMSS_DP_HSYNC_CTL_INM(m)      \
        in_dword_masked(HWIO_MMSS_DP_HSYNC_CTL_ADDR, m)
#define HWIO_MMSS_DP_HSYNC_CTL_OUT(v)      \
        out_dword(HWIO_MMSS_DP_HSYNC_CTL_ADDR,v)
#define HWIO_MMSS_DP_HSYNC_CTL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_DP_HSYNC_CTL_ADDR,m,v,HWIO_MMSS_DP_HSYNC_CTL_IN)
#define HWIO_MMSS_DP_HSYNC_CTL_HSYNC_PERIOD_BMSK                                  0xffff0000
#define HWIO_MMSS_DP_HSYNC_CTL_HSYNC_PERIOD_SHFT                                        0x10
#define HWIO_MMSS_DP_HSYNC_CTL_PULSE_WIDTH_BMSK                                       0xffff
#define HWIO_MMSS_DP_HSYNC_CTL_PULSE_WIDTH_SHFT                                          0x0

#define HWIO_MMSS_DP_VSYNC_PERIOD_F0_ADDR                                         (MMSS_DP_REG_BASE + MMSS_DP_PCLK_REG_BASE      + 0x0000001c)
#define HWIO_MMSS_DP_VSYNC_PERIOD_F0_RMSK                                         0xffffffff
#define HWIO_MMSS_DP_VSYNC_PERIOD_F0_IN          \
        in_dword_masked(HWIO_MMSS_DP_VSYNC_PERIOD_F0_ADDR, HWIO_MMSS_DP_VSYNC_PERIOD_F0_RMSK)
#define HWIO_MMSS_DP_VSYNC_PERIOD_F0_INM(m)      \
        in_dword_masked(HWIO_MMSS_DP_VSYNC_PERIOD_F0_ADDR, m)
#define HWIO_MMSS_DP_VSYNC_PERIOD_F0_OUT(v)      \
        out_dword(HWIO_MMSS_DP_VSYNC_PERIOD_F0_ADDR,v)
#define HWIO_MMSS_DP_VSYNC_PERIOD_F0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_DP_VSYNC_PERIOD_F0_ADDR,m,v,HWIO_MMSS_DP_VSYNC_PERIOD_F0_IN)
#define HWIO_MMSS_DP_VSYNC_PERIOD_F0_VSYNC_PERIOD_BMSK                            0xffffffff
#define HWIO_MMSS_DP_VSYNC_PERIOD_F0_VSYNC_PERIOD_SHFT                                   0x0

#define HWIO_MMSS_DP_VSYNC_PERIOD_F1_ADDR                                         (MMSS_DP_REG_BASE + MMSS_DP_PCLK_REG_BASE      + 0x00000020)
#define HWIO_MMSS_DP_VSYNC_PERIOD_F1_RMSK                                         0xffffffff
#define HWIO_MMSS_DP_VSYNC_PERIOD_F1_IN          \
        in_dword_masked(HWIO_MMSS_DP_VSYNC_PERIOD_F1_ADDR, HWIO_MMSS_DP_VSYNC_PERIOD_F1_RMSK)
#define HWIO_MMSS_DP_VSYNC_PERIOD_F1_INM(m)      \
        in_dword_masked(HWIO_MMSS_DP_VSYNC_PERIOD_F1_ADDR, m)
#define HWIO_MMSS_DP_VSYNC_PERIOD_F1_OUT(v)      \
        out_dword(HWIO_MMSS_DP_VSYNC_PERIOD_F1_ADDR,v)
#define HWIO_MMSS_DP_VSYNC_PERIOD_F1_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_DP_VSYNC_PERIOD_F1_ADDR,m,v,HWIO_MMSS_DP_VSYNC_PERIOD_F1_IN)
#define HWIO_MMSS_DP_VSYNC_PERIOD_F1_VSYNC_PERIOD_BMSK                            0xffffffff
#define HWIO_MMSS_DP_VSYNC_PERIOD_F1_VSYNC_PERIOD_SHFT                                   0x0

#define HWIO_MMSS_DP_VSYNC_PULSE_WIDTH_F0_ADDR                                    (MMSS_DP_REG_BASE + MMSS_DP_PCLK_REG_BASE      + 0x00000024)
#define HWIO_MMSS_DP_VSYNC_PULSE_WIDTH_F0_RMSK                                    0xffffffff
#define HWIO_MMSS_DP_VSYNC_PULSE_WIDTH_F0_IN          \
        in_dword_masked(HWIO_MMSS_DP_VSYNC_PULSE_WIDTH_F0_ADDR, HWIO_MMSS_DP_VSYNC_PULSE_WIDTH_F0_RMSK)
#define HWIO_MMSS_DP_VSYNC_PULSE_WIDTH_F0_INM(m)      \
        in_dword_masked(HWIO_MMSS_DP_VSYNC_PULSE_WIDTH_F0_ADDR, m)
#define HWIO_MMSS_DP_VSYNC_PULSE_WIDTH_F0_OUT(v)      \
        out_dword(HWIO_MMSS_DP_VSYNC_PULSE_WIDTH_F0_ADDR,v)
#define HWIO_MMSS_DP_VSYNC_PULSE_WIDTH_F0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_DP_VSYNC_PULSE_WIDTH_F0_ADDR,m,v,HWIO_MMSS_DP_VSYNC_PULSE_WIDTH_F0_IN)
#define HWIO_MMSS_DP_VSYNC_PULSE_WIDTH_F0_VSYNC_PERIOD_BMSK                       0xffffffff
#define HWIO_MMSS_DP_VSYNC_PULSE_WIDTH_F0_VSYNC_PERIOD_SHFT                              0x0

#define HWIO_MMSS_DP_VSYNC_PULSE_WIDTH_F1_ADDR                                    (MMSS_DP_REG_BASE + MMSS_DP_PCLK_REG_BASE      + 0x00000028)
#define HWIO_MMSS_DP_VSYNC_PULSE_WIDTH_F1_RMSK                                    0xffffffff
#define HWIO_MMSS_DP_VSYNC_PULSE_WIDTH_F1_IN          \
        in_dword_masked(HWIO_MMSS_DP_VSYNC_PULSE_WIDTH_F1_ADDR, HWIO_MMSS_DP_VSYNC_PULSE_WIDTH_F1_RMSK)
#define HWIO_MMSS_DP_VSYNC_PULSE_WIDTH_F1_INM(m)      \
        in_dword_masked(HWIO_MMSS_DP_VSYNC_PULSE_WIDTH_F1_ADDR, m)
#define HWIO_MMSS_DP_VSYNC_PULSE_WIDTH_F1_OUT(v)      \
        out_dword(HWIO_MMSS_DP_VSYNC_PULSE_WIDTH_F1_ADDR,v)
#define HWIO_MMSS_DP_VSYNC_PULSE_WIDTH_F1_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_DP_VSYNC_PULSE_WIDTH_F1_ADDR,m,v,HWIO_MMSS_DP_VSYNC_PULSE_WIDTH_F1_IN)
#define HWIO_MMSS_DP_VSYNC_PULSE_WIDTH_F1_VSYNC_PERIOD_BMSK                       0xffffffff
#define HWIO_MMSS_DP_VSYNC_PULSE_WIDTH_F1_VSYNC_PERIOD_SHFT                              0x0

#define HWIO_MMSS_DP_DISPLAY_V_START_F0_ADDR                                      (MMSS_DP_REG_BASE + MMSS_DP_PCLK_REG_BASE      + 0x0000002c)
#define HWIO_MMSS_DP_DISPLAY_V_START_F0_RMSK                                      0xffffffff
#define HWIO_MMSS_DP_DISPLAY_V_START_F0_IN          \
        in_dword_masked(HWIO_MMSS_DP_DISPLAY_V_START_F0_ADDR, HWIO_MMSS_DP_DISPLAY_V_START_F0_RMSK)
#define HWIO_MMSS_DP_DISPLAY_V_START_F0_INM(m)      \
        in_dword_masked(HWIO_MMSS_DP_DISPLAY_V_START_F0_ADDR, m)
#define HWIO_MMSS_DP_DISPLAY_V_START_F0_OUT(v)      \
        out_dword(HWIO_MMSS_DP_DISPLAY_V_START_F0_ADDR,v)
#define HWIO_MMSS_DP_DISPLAY_V_START_F0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_DP_DISPLAY_V_START_F0_ADDR,m,v,HWIO_MMSS_DP_DISPLAY_V_START_F0_IN)
#define HWIO_MMSS_DP_DISPLAY_V_START_F0_DISPLAY_START_Y_BMSK                      0xffffffff
#define HWIO_MMSS_DP_DISPLAY_V_START_F0_DISPLAY_START_Y_SHFT                             0x0

#define HWIO_MMSS_DP_DISPLAY_V_START_F1_ADDR                                      (MMSS_DP_REG_BASE + MMSS_DP_PCLK_REG_BASE      + 0x00000030)
#define HWIO_MMSS_DP_DISPLAY_V_START_F1_RMSK                                      0xffffffff
#define HWIO_MMSS_DP_DISPLAY_V_START_F1_IN          \
        in_dword_masked(HWIO_MMSS_DP_DISPLAY_V_START_F1_ADDR, HWIO_MMSS_DP_DISPLAY_V_START_F1_RMSK)
#define HWIO_MMSS_DP_DISPLAY_V_START_F1_INM(m)      \
        in_dword_masked(HWIO_MMSS_DP_DISPLAY_V_START_F1_ADDR, m)
#define HWIO_MMSS_DP_DISPLAY_V_START_F1_OUT(v)      \
        out_dword(HWIO_MMSS_DP_DISPLAY_V_START_F1_ADDR,v)
#define HWIO_MMSS_DP_DISPLAY_V_START_F1_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_DP_DISPLAY_V_START_F1_ADDR,m,v,HWIO_MMSS_DP_DISPLAY_V_START_F1_IN)
#define HWIO_MMSS_DP_DISPLAY_V_START_F1_DISPLAY_START_Y_BMSK                      0xffffffff
#define HWIO_MMSS_DP_DISPLAY_V_START_F1_DISPLAY_START_Y_SHFT                             0x0

#define HWIO_MMSS_DP_DISPLAY_V_END_F0_ADDR                                        (MMSS_DP_REG_BASE + MMSS_DP_PCLK_REG_BASE      + 0x00000034)
#define HWIO_MMSS_DP_DISPLAY_V_END_F0_RMSK                                        0xffffffff
#define HWIO_MMSS_DP_DISPLAY_V_END_F0_IN          \
        in_dword_masked(HWIO_MMSS_DP_DISPLAY_V_END_F0_ADDR, HWIO_MMSS_DP_DISPLAY_V_END_F0_RMSK)
#define HWIO_MMSS_DP_DISPLAY_V_END_F0_INM(m)      \
        in_dword_masked(HWIO_MMSS_DP_DISPLAY_V_END_F0_ADDR, m)
#define HWIO_MMSS_DP_DISPLAY_V_END_F0_OUT(v)      \
        out_dword(HWIO_MMSS_DP_DISPLAY_V_END_F0_ADDR,v)
#define HWIO_MMSS_DP_DISPLAY_V_END_F0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_DP_DISPLAY_V_END_F0_ADDR,m,v,HWIO_MMSS_DP_DISPLAY_V_END_F0_IN)
#define HWIO_MMSS_DP_DISPLAY_V_END_F0_DISPLAY_END_Y_BMSK                          0xffffffff
#define HWIO_MMSS_DP_DISPLAY_V_END_F0_DISPLAY_END_Y_SHFT                                 0x0

#define HWIO_MMSS_DP_DISPLAY_V_END_F1_ADDR                                        (MMSS_DP_REG_BASE + MMSS_DP_PCLK_REG_BASE      + 0x00000038)
#define HWIO_MMSS_DP_DISPLAY_V_END_F1_RMSK                                        0xffffffff
#define HWIO_MMSS_DP_DISPLAY_V_END_F1_IN          \
        in_dword_masked(HWIO_MMSS_DP_DISPLAY_V_END_F1_ADDR, HWIO_MMSS_DP_DISPLAY_V_END_F1_RMSK)
#define HWIO_MMSS_DP_DISPLAY_V_END_F1_INM(m)      \
        in_dword_masked(HWIO_MMSS_DP_DISPLAY_V_END_F1_ADDR, m)
#define HWIO_MMSS_DP_DISPLAY_V_END_F1_OUT(v)      \
        out_dword(HWIO_MMSS_DP_DISPLAY_V_END_F1_ADDR,v)
#define HWIO_MMSS_DP_DISPLAY_V_END_F1_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_DP_DISPLAY_V_END_F1_ADDR,m,v,HWIO_MMSS_DP_DISPLAY_V_END_F1_IN)
#define HWIO_MMSS_DP_DISPLAY_V_END_F1_DISPLAY_END_Y_BMSK                          0xffffffff
#define HWIO_MMSS_DP_DISPLAY_V_END_F1_DISPLAY_END_Y_SHFT                                 0x0

#define HWIO_MMSS_DP_ACTIVE_V_START_F0_ADDR                                       (MMSS_DP_REG_BASE + MMSS_DP_PCLK_REG_BASE      + 0x0000003c)
#define HWIO_MMSS_DP_ACTIVE_V_START_F0_RMSK                                       0xffffffff
#define HWIO_MMSS_DP_ACTIVE_V_START_F0_IN          \
        in_dword_masked(HWIO_MMSS_DP_ACTIVE_V_START_F0_ADDR, HWIO_MMSS_DP_ACTIVE_V_START_F0_RMSK)
#define HWIO_MMSS_DP_ACTIVE_V_START_F0_INM(m)      \
        in_dword_masked(HWIO_MMSS_DP_ACTIVE_V_START_F0_ADDR, m)
#define HWIO_MMSS_DP_ACTIVE_V_START_F0_OUT(v)      \
        out_dword(HWIO_MMSS_DP_ACTIVE_V_START_F0_ADDR,v)
#define HWIO_MMSS_DP_ACTIVE_V_START_F0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_DP_ACTIVE_V_START_F0_ADDR,m,v,HWIO_MMSS_DP_ACTIVE_V_START_F0_IN)
#define HWIO_MMSS_DP_ACTIVE_V_START_F0_ACTIVE_START_Y_BMSK                        0xffffffff
#define HWIO_MMSS_DP_ACTIVE_V_START_F0_ACTIVE_START_Y_SHFT                               0x0

#define HWIO_MMSS_DP_ACTIVE_V_START_F1_ADDR                                       (MMSS_DP_REG_BASE + MMSS_DP_PCLK_REG_BASE      + 0x00000040)
#define HWIO_MMSS_DP_ACTIVE_V_START_F1_RMSK                                       0xffffffff
#define HWIO_MMSS_DP_ACTIVE_V_START_F1_IN          \
        in_dword_masked(HWIO_MMSS_DP_ACTIVE_V_START_F1_ADDR, HWIO_MMSS_DP_ACTIVE_V_START_F1_RMSK)
#define HWIO_MMSS_DP_ACTIVE_V_START_F1_INM(m)      \
        in_dword_masked(HWIO_MMSS_DP_ACTIVE_V_START_F1_ADDR, m)
#define HWIO_MMSS_DP_ACTIVE_V_START_F1_OUT(v)      \
        out_dword(HWIO_MMSS_DP_ACTIVE_V_START_F1_ADDR,v)
#define HWIO_MMSS_DP_ACTIVE_V_START_F1_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_DP_ACTIVE_V_START_F1_ADDR,m,v,HWIO_MMSS_DP_ACTIVE_V_START_F1_IN)
#define HWIO_MMSS_DP_ACTIVE_V_START_F1_ACTIVE_START_Y_BMSK                        0xffffffff
#define HWIO_MMSS_DP_ACTIVE_V_START_F1_ACTIVE_START_Y_SHFT                               0x0

#define HWIO_MMSS_DP_ACTIVE_V_END_F0_ADDR                                         (MMSS_DP_REG_BASE + MMSS_DP_PCLK_REG_BASE      + 0x00000044)
#define HWIO_MMSS_DP_ACTIVE_V_END_F0_RMSK                                         0xffffffff
#define HWIO_MMSS_DP_ACTIVE_V_END_F0_IN          \
        in_dword_masked(HWIO_MMSS_DP_ACTIVE_V_END_F0_ADDR, HWIO_MMSS_DP_ACTIVE_V_END_F0_RMSK)
#define HWIO_MMSS_DP_ACTIVE_V_END_F0_INM(m)      \
        in_dword_masked(HWIO_MMSS_DP_ACTIVE_V_END_F0_ADDR, m)
#define HWIO_MMSS_DP_ACTIVE_V_END_F0_OUT(v)      \
        out_dword(HWIO_MMSS_DP_ACTIVE_V_END_F0_ADDR,v)
#define HWIO_MMSS_DP_ACTIVE_V_END_F0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_DP_ACTIVE_V_END_F0_ADDR,m,v,HWIO_MMSS_DP_ACTIVE_V_END_F0_IN)
#define HWIO_MMSS_DP_ACTIVE_V_END_F0_ACTIVE_END_Y_BMSK                            0xffffffff
#define HWIO_MMSS_DP_ACTIVE_V_END_F0_ACTIVE_END_Y_SHFT                                   0x0

#define HWIO_MMSS_DP_ACTIVE_V_END_F1_ADDR                                         (MMSS_DP_REG_BASE + MMSS_DP_PCLK_REG_BASE      + 0x00000048)
#define HWIO_MMSS_DP_ACTIVE_V_END_F1_RMSK                                         0xffffffff
#define HWIO_MMSS_DP_ACTIVE_V_END_F1_IN          \
        in_dword_masked(HWIO_MMSS_DP_ACTIVE_V_END_F1_ADDR, HWIO_MMSS_DP_ACTIVE_V_END_F1_RMSK)
#define HWIO_MMSS_DP_ACTIVE_V_END_F1_INM(m)      \
        in_dword_masked(HWIO_MMSS_DP_ACTIVE_V_END_F1_ADDR, m)
#define HWIO_MMSS_DP_ACTIVE_V_END_F1_OUT(v)      \
        out_dword(HWIO_MMSS_DP_ACTIVE_V_END_F1_ADDR,v)
#define HWIO_MMSS_DP_ACTIVE_V_END_F1_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_DP_ACTIVE_V_END_F1_ADDR,m,v,HWIO_MMSS_DP_ACTIVE_V_END_F1_IN)
#define HWIO_MMSS_DP_ACTIVE_V_END_F1_ACTIVE_END_Y_BMSK                            0xffffffff
#define HWIO_MMSS_DP_ACTIVE_V_END_F1_ACTIVE_END_Y_SHFT                                   0x0

#define HWIO_MMSS_DP_DISPLAY_HCTL_ADDR                                            (MMSS_DP_REG_BASE + MMSS_DP_PCLK_REG_BASE      + 0x0000004c)
#define HWIO_MMSS_DP_DISPLAY_HCTL_RMSK                                            0xffffffff
#define HWIO_MMSS_DP_DISPLAY_HCTL_IN          \
        in_dword_masked(HWIO_MMSS_DP_DISPLAY_HCTL_ADDR, HWIO_MMSS_DP_DISPLAY_HCTL_RMSK)
#define HWIO_MMSS_DP_DISPLAY_HCTL_INM(m)      \
        in_dword_masked(HWIO_MMSS_DP_DISPLAY_HCTL_ADDR, m)
#define HWIO_MMSS_DP_DISPLAY_HCTL_OUT(v)      \
        out_dword(HWIO_MMSS_DP_DISPLAY_HCTL_ADDR,v)
#define HWIO_MMSS_DP_DISPLAY_HCTL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_DP_DISPLAY_HCTL_ADDR,m,v,HWIO_MMSS_DP_DISPLAY_HCTL_IN)
#define HWIO_MMSS_DP_DISPLAY_HCTL_DISPLAY_END_X_BMSK                              0xffff0000
#define HWIO_MMSS_DP_DISPLAY_HCTL_DISPLAY_END_X_SHFT                                    0x10
#define HWIO_MMSS_DP_DISPLAY_HCTL_DISPLAY_START_X_BMSK                                0xffff
#define HWIO_MMSS_DP_DISPLAY_HCTL_DISPLAY_START_X_SHFT                                   0x0

#define HWIO_MMSS_DP_ACTIVE_HCTL_ADDR                                             (MMSS_DP_REG_BASE + MMSS_DP_PCLK_REG_BASE      + 0x00000050)
#define HWIO_MMSS_DP_ACTIVE_HCTL_RMSK                                             0xffffffff
#define HWIO_MMSS_DP_ACTIVE_HCTL_IN          \
        in_dword_masked(HWIO_MMSS_DP_ACTIVE_HCTL_ADDR, HWIO_MMSS_DP_ACTIVE_HCTL_RMSK)
#define HWIO_MMSS_DP_ACTIVE_HCTL_INM(m)      \
        in_dword_masked(HWIO_MMSS_DP_ACTIVE_HCTL_ADDR, m)
#define HWIO_MMSS_DP_ACTIVE_HCTL_OUT(v)      \
        out_dword(HWIO_MMSS_DP_ACTIVE_HCTL_ADDR,v)
#define HWIO_MMSS_DP_ACTIVE_HCTL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_DP_ACTIVE_HCTL_ADDR,m,v,HWIO_MMSS_DP_ACTIVE_HCTL_IN)
#define HWIO_MMSS_DP_ACTIVE_HCTL_ACTIVE_END_X_BMSK                                0xffff0000
#define HWIO_MMSS_DP_ACTIVE_HCTL_ACTIVE_END_X_SHFT                                      0x10
#define HWIO_MMSS_DP_ACTIVE_HCTL_ACTIVE_START_X_BMSK                                  0xffff
#define HWIO_MMSS_DP_ACTIVE_HCTL_ACTIVE_START_X_SHFT                                     0x0

#define HWIO_MMSS_DP_HSYNC_SKEW_ADDR                                              (MMSS_DP_REG_BASE + MMSS_DP_PCLK_REG_BASE      + 0x00000054)
#define HWIO_MMSS_DP_HSYNC_SKEW_RMSK                                                  0xffff
#define HWIO_MMSS_DP_HSYNC_SKEW_IN          \
        in_dword_masked(HWIO_MMSS_DP_HSYNC_SKEW_ADDR, HWIO_MMSS_DP_HSYNC_SKEW_RMSK)
#define HWIO_MMSS_DP_HSYNC_SKEW_INM(m)      \
        in_dword_masked(HWIO_MMSS_DP_HSYNC_SKEW_ADDR, m)
#define HWIO_MMSS_DP_HSYNC_SKEW_OUT(v)      \
        out_dword(HWIO_MMSS_DP_HSYNC_SKEW_ADDR,v)
#define HWIO_MMSS_DP_HSYNC_SKEW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_DP_HSYNC_SKEW_ADDR,m,v,HWIO_MMSS_DP_HSYNC_SKEW_IN)
#define HWIO_MMSS_DP_HSYNC_SKEW_HSYNC_SKEW_BMSK                                       0xffff
#define HWIO_MMSS_DP_HSYNC_SKEW_HSYNC_SKEW_SHFT                                          0x0

#define HWIO_MMSS_DP_POLARITY_CTL_ADDR                                            (MMSS_DP_REG_BASE + MMSS_DP_PCLK_REG_BASE      + 0x00000058)
#define HWIO_MMSS_DP_POLARITY_CTL_RMSK                                                   0x7
#define HWIO_MMSS_DP_POLARITY_CTL_IN          \
        in_dword_masked(HWIO_MMSS_DP_POLARITY_CTL_ADDR, HWIO_MMSS_DP_POLARITY_CTL_RMSK)
#define HWIO_MMSS_DP_POLARITY_CTL_INM(m)      \
        in_dword_masked(HWIO_MMSS_DP_POLARITY_CTL_ADDR, m)
#define HWIO_MMSS_DP_POLARITY_CTL_OUT(v)      \
        out_dword(HWIO_MMSS_DP_POLARITY_CTL_ADDR,v)
#define HWIO_MMSS_DP_POLARITY_CTL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_DP_POLARITY_CTL_ADDR,m,v,HWIO_MMSS_DP_POLARITY_CTL_IN)
#define HWIO_MMSS_DP_POLARITY_CTL_DEN_BMSK                                               0x4
#define HWIO_MMSS_DP_POLARITY_CTL_DEN_SHFT                                               0x2
#define HWIO_MMSS_DP_POLARITY_CTL_VSYNC_BMSK                                             0x2
#define HWIO_MMSS_DP_POLARITY_CTL_VSYNC_SHFT                                             0x1
#define HWIO_MMSS_DP_POLARITY_CTL_HSYNC_BMSK                                             0x1
#define HWIO_MMSS_DP_POLARITY_CTL_HSYNC_SHFT                                             0x0

#define HWIO_MMSS_DP_TPG_MAIN_CONTROL_ADDR                                        (MMSS_DP_REG_BASE + MMSS_DP_PCLK_REG_BASE      + 0x00000060)
#define HWIO_MMSS_DP_TPG_MAIN_CONTROL_RMSK                                             0x3ff
#define HWIO_MMSS_DP_TPG_MAIN_CONTROL_IN          \
        in_dword_masked(HWIO_MMSS_DP_TPG_MAIN_CONTROL_ADDR, HWIO_MMSS_DP_TPG_MAIN_CONTROL_RMSK)
#define HWIO_MMSS_DP_TPG_MAIN_CONTROL_INM(m)      \
        in_dword_masked(HWIO_MMSS_DP_TPG_MAIN_CONTROL_ADDR, m)
#define HWIO_MMSS_DP_TPG_MAIN_CONTROL_OUT(v)      \
        out_dword(HWIO_MMSS_DP_TPG_MAIN_CONTROL_ADDR,v)
#define HWIO_MMSS_DP_TPG_MAIN_CONTROL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_DP_TPG_MAIN_CONTROL_ADDR,m,v,HWIO_MMSS_DP_TPG_MAIN_CONTROL_IN)
#define HWIO_MMSS_DP_TPG_MAIN_CONTROL_BASIC_COLOR_CHANGING_PATTERN_BMSK                0x200
#define HWIO_MMSS_DP_TPG_MAIN_CONTROL_BASIC_COLOR_CHANGING_PATTERN_SHFT                  0x9
#define HWIO_MMSS_DP_TPG_MAIN_CONTROL_CHECKERED_RECTANGLE_PATTERN_BMSK                 0x100
#define HWIO_MMSS_DP_TPG_MAIN_CONTROL_CHECKERED_RECTANGLE_PATTERN_SHFT                   0x8
#define HWIO_MMSS_DP_TPG_MAIN_CONTROL_COLOR_SQUARE_BMSK                                 0x80
#define HWIO_MMSS_DP_TPG_MAIN_CONTROL_COLOR_SQUARE_SHFT                                  0x7
#define HWIO_MMSS_DP_TPG_MAIN_CONTROL_GRAYSCALE_RAMP_BMSK                               0x40
#define HWIO_MMSS_DP_TPG_MAIN_CONTROL_GRAYSCALE_RAMP_SHFT                                0x6
#define HWIO_MMSS_DP_TPG_MAIN_CONTROL_BLACK_WHITE_VERTICAL_LINES_BMSK                   0x20
#define HWIO_MMSS_DP_TPG_MAIN_CONTROL_BLACK_WHITE_VERTICAL_LINES_SHFT                    0x5
#define HWIO_MMSS_DP_TPG_MAIN_CONTROL_COLOR_RAMP_64L_256P_BMSK                          0x10
#define HWIO_MMSS_DP_TPG_MAIN_CONTROL_COLOR_RAMP_64L_256P_SHFT                           0x4
#define HWIO_MMSS_DP_TPG_MAIN_CONTROL_COLOR_RAMP_64L_64P_BMSK                            0x8
#define HWIO_MMSS_DP_TPG_MAIN_CONTROL_COLOR_RAMP_64L_64P_SHFT                            0x3
#define HWIO_MMSS_DP_TPG_MAIN_CONTROL_FIXED_PATTERN_BMSK                                 0x4
#define HWIO_MMSS_DP_TPG_MAIN_CONTROL_FIXED_PATTERN_SHFT                                 0x2
#define HWIO_MMSS_DP_TPG_MAIN_CONTROL_COUNTER_PATTERN_BMSK                               0x2
#define HWIO_MMSS_DP_TPG_MAIN_CONTROL_COUNTER_PATTERN_SHFT                               0x1
#define HWIO_MMSS_DP_TPG_MAIN_CONTROL_TPG_SW_RESET_BMSK                                  0x1
#define HWIO_MMSS_DP_TPG_MAIN_CONTROL_TPG_SW_RESET_SHFT                                  0x0

#define HWIO_MMSS_DP_TPG_VIDEO_CONFIG_ADDR                                        (MMSS_DP_REG_BASE + MMSS_DP_PCLK_REG_BASE      + 0x00000064)
#define HWIO_MMSS_DP_TPG_VIDEO_CONFIG_RMSK                                              0x1f
#define HWIO_MMSS_DP_TPG_VIDEO_CONFIG_IN          \
        in_dword_masked(HWIO_MMSS_DP_TPG_VIDEO_CONFIG_ADDR, HWIO_MMSS_DP_TPG_VIDEO_CONFIG_RMSK)
#define HWIO_MMSS_DP_TPG_VIDEO_CONFIG_INM(m)      \
        in_dword_masked(HWIO_MMSS_DP_TPG_VIDEO_CONFIG_ADDR, m)
#define HWIO_MMSS_DP_TPG_VIDEO_CONFIG_OUT(v)      \
        out_dword(HWIO_MMSS_DP_TPG_VIDEO_CONFIG_ADDR,v)
#define HWIO_MMSS_DP_TPG_VIDEO_CONFIG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_DP_TPG_VIDEO_CONFIG_ADDR,m,v,HWIO_MMSS_DP_TPG_VIDEO_CONFIG_IN)
#define HWIO_MMSS_DP_TPG_VIDEO_CONFIG_YCBCR_709_BMSK                                    0x10
#define HWIO_MMSS_DP_TPG_VIDEO_CONFIG_YCBCR_709_SHFT                                     0x4
#define HWIO_MMSS_DP_TPG_VIDEO_CONFIG_YCBCR_601_BMSK                                     0x8
#define HWIO_MMSS_DP_TPG_VIDEO_CONFIG_YCBCR_601_SHFT                                     0x3
#define HWIO_MMSS_DP_TPG_VIDEO_CONFIG_RGB_BMSK                                           0x4
#define HWIO_MMSS_DP_TPG_VIDEO_CONFIG_RGB_SHFT                                           0x2
#define HWIO_MMSS_DP_TPG_VIDEO_CONFIG_BPP_BMSK                                           0x3
#define HWIO_MMSS_DP_TPG_VIDEO_CONFIG_BPP_SHFT                                           0x0

#define HWIO_MMSS_DP_TPG_COMPONENT_LIMITS_ADDR                                    (MMSS_DP_REG_BASE + MMSS_DP_PCLK_REG_BASE      + 0x00000068)
#define HWIO_MMSS_DP_TPG_COMPONENT_LIMITS_RMSK                                      0xff00ff
#define HWIO_MMSS_DP_TPG_COMPONENT_LIMITS_IN          \
        in_dword_masked(HWIO_MMSS_DP_TPG_COMPONENT_LIMITS_ADDR, HWIO_MMSS_DP_TPG_COMPONENT_LIMITS_RMSK)
#define HWIO_MMSS_DP_TPG_COMPONENT_LIMITS_INM(m)      \
        in_dword_masked(HWIO_MMSS_DP_TPG_COMPONENT_LIMITS_ADDR, m)
#define HWIO_MMSS_DP_TPG_COMPONENT_LIMITS_OUT(v)      \
        out_dword(HWIO_MMSS_DP_TPG_COMPONENT_LIMITS_ADDR,v)
#define HWIO_MMSS_DP_TPG_COMPONENT_LIMITS_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_DP_TPG_COMPONENT_LIMITS_ADDR,m,v,HWIO_MMSS_DP_TPG_COMPONENT_LIMITS_IN)
#define HWIO_MMSS_DP_TPG_COMPONENT_LIMITS_UPPER_LIMIT_PER_COMPONENT_BMSK            0xff0000
#define HWIO_MMSS_DP_TPG_COMPONENT_LIMITS_UPPER_LIMIT_PER_COMPONENT_SHFT                0x10
#define HWIO_MMSS_DP_TPG_COMPONENT_LIMITS_LOWER_LIMIT_PER_COMPONENT_BMSK                0xff
#define HWIO_MMSS_DP_TPG_COMPONENT_LIMITS_LOWER_LIMIT_PER_COMPONENT_SHFT                 0x0

#define HWIO_MMSS_DP_TPG_RECTANGLE_ADDR                                           (MMSS_DP_REG_BASE + MMSS_DP_PCLK_REG_BASE      + 0x0000006c)
#define HWIO_MMSS_DP_TPG_RECTANGLE_RMSK                                             0xff00ff
#define HWIO_MMSS_DP_TPG_RECTANGLE_IN          \
        in_dword_masked(HWIO_MMSS_DP_TPG_RECTANGLE_ADDR, HWIO_MMSS_DP_TPG_RECTANGLE_RMSK)
#define HWIO_MMSS_DP_TPG_RECTANGLE_INM(m)      \
        in_dword_masked(HWIO_MMSS_DP_TPG_RECTANGLE_ADDR, m)
#define HWIO_MMSS_DP_TPG_RECTANGLE_OUT(v)      \
        out_dword(HWIO_MMSS_DP_TPG_RECTANGLE_ADDR,v)
#define HWIO_MMSS_DP_TPG_RECTANGLE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_DP_TPG_RECTANGLE_ADDR,m,v,HWIO_MMSS_DP_TPG_RECTANGLE_IN)
#define HWIO_MMSS_DP_TPG_RECTANGLE_RECTANGLE_WIDTH_BMSK                             0xff0000
#define HWIO_MMSS_DP_TPG_RECTANGLE_RECTANGLE_WIDTH_SHFT                                 0x10
#define HWIO_MMSS_DP_TPG_RECTANGLE_RECTANGLE_HEIGHT_BMSK                                0xff
#define HWIO_MMSS_DP_TPG_RECTANGLE_RECTANGLE_HEIGHT_SHFT                                 0x0

#define HWIO_MMSS_DP_TPG_INITIAL_VALUE_ADDR                                       (MMSS_DP_REG_BASE + MMSS_DP_PCLK_REG_BASE      + 0x00000070)
#define HWIO_MMSS_DP_TPG_INITIAL_VALUE_RMSK                                         0xffffff
#define HWIO_MMSS_DP_TPG_INITIAL_VALUE_IN          \
        in_dword_masked(HWIO_MMSS_DP_TPG_INITIAL_VALUE_ADDR, HWIO_MMSS_DP_TPG_INITIAL_VALUE_RMSK)
#define HWIO_MMSS_DP_TPG_INITIAL_VALUE_INM(m)      \
        in_dword_masked(HWIO_MMSS_DP_TPG_INITIAL_VALUE_ADDR, m)
#define HWIO_MMSS_DP_TPG_INITIAL_VALUE_OUT(v)      \
        out_dword(HWIO_MMSS_DP_TPG_INITIAL_VALUE_ADDR,v)
#define HWIO_MMSS_DP_TPG_INITIAL_VALUE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_DP_TPG_INITIAL_VALUE_ADDR,m,v,HWIO_MMSS_DP_TPG_INITIAL_VALUE_IN)
#define HWIO_MMSS_DP_TPG_INITIAL_VALUE_INIT_VALUE_BMSK                              0xffffff
#define HWIO_MMSS_DP_TPG_INITIAL_VALUE_INIT_VALUE_SHFT                                   0x0

#define HWIO_MMSS_DP_TPG_COLOR_CHANGING_FRAMES_ADDR                               (MMSS_DP_REG_BASE + MMSS_DP_PCLK_REG_BASE      + 0x00000074)
#define HWIO_MMSS_DP_TPG_COLOR_CHANGING_FRAMES_RMSK                                   0xffff
#define HWIO_MMSS_DP_TPG_COLOR_CHANGING_FRAMES_IN          \
        in_dword_masked(HWIO_MMSS_DP_TPG_COLOR_CHANGING_FRAMES_ADDR, HWIO_MMSS_DP_TPG_COLOR_CHANGING_FRAMES_RMSK)
#define HWIO_MMSS_DP_TPG_COLOR_CHANGING_FRAMES_INM(m)      \
        in_dword_masked(HWIO_MMSS_DP_TPG_COLOR_CHANGING_FRAMES_ADDR, m)
#define HWIO_MMSS_DP_TPG_COLOR_CHANGING_FRAMES_OUT(v)      \
        out_dword(HWIO_MMSS_DP_TPG_COLOR_CHANGING_FRAMES_ADDR,v)
#define HWIO_MMSS_DP_TPG_COLOR_CHANGING_FRAMES_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_DP_TPG_COLOR_CHANGING_FRAMES_ADDR,m,v,HWIO_MMSS_DP_TPG_COLOR_CHANGING_FRAMES_IN)
#define HWIO_MMSS_DP_TPG_COLOR_CHANGING_FRAMES_NUMBER_OF_FRAMES_BMSK                  0xffff
#define HWIO_MMSS_DP_TPG_COLOR_CHANGING_FRAMES_NUMBER_OF_FRAMES_SHFT                     0x0

#define HWIO_MMSS_DP_TPG_RGB_MAPPING_ADDR                                         (MMSS_DP_REG_BASE + MMSS_DP_PCLK_REG_BASE      + 0x00000078)
#define HWIO_MMSS_DP_TPG_RGB_MAPPING_RMSK                                               0x3f
#define HWIO_MMSS_DP_TPG_RGB_MAPPING_IN          \
        in_dword_masked(HWIO_MMSS_DP_TPG_RGB_MAPPING_ADDR, HWIO_MMSS_DP_TPG_RGB_MAPPING_RMSK)
#define HWIO_MMSS_DP_TPG_RGB_MAPPING_INM(m)      \
        in_dword_masked(HWIO_MMSS_DP_TPG_RGB_MAPPING_ADDR, m)
#define HWIO_MMSS_DP_TPG_RGB_MAPPING_OUT(v)      \
        out_dword(HWIO_MMSS_DP_TPG_RGB_MAPPING_ADDR,v)
#define HWIO_MMSS_DP_TPG_RGB_MAPPING_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_DP_TPG_RGB_MAPPING_ADDR,m,v,HWIO_MMSS_DP_TPG_RGB_MAPPING_IN)
#define HWIO_MMSS_DP_TPG_RGB_MAPPING_TPG_B_MAPPING_BMSK                                 0x30
#define HWIO_MMSS_DP_TPG_RGB_MAPPING_TPG_B_MAPPING_SHFT                                  0x4
#define HWIO_MMSS_DP_TPG_RGB_MAPPING_TPG_G_MAPPING_BMSK                                  0xc
#define HWIO_MMSS_DP_TPG_RGB_MAPPING_TPG_G_MAPPING_SHFT                                  0x2
#define HWIO_MMSS_DP_TPG_RGB_MAPPING_TPG_R_MAPPING_BMSK                                  0x3
#define HWIO_MMSS_DP_TPG_RGB_MAPPING_TPG_R_MAPPING_SHFT                                  0x0

#define HWIO_MMSS_DP_RGB_MAPPING_ADDR                                             (MMSS_DP_REG_BASE + MMSS_DP_PCLK_REG_BASE      + 0x00000080)
#define HWIO_MMSS_DP_RGB_MAPPING_RMSK                                                   0x3f
#define HWIO_MMSS_DP_RGB_MAPPING_IN          \
        in_dword_masked(HWIO_MMSS_DP_RGB_MAPPING_ADDR, HWIO_MMSS_DP_RGB_MAPPING_RMSK)
#define HWIO_MMSS_DP_RGB_MAPPING_INM(m)      \
        in_dword_masked(HWIO_MMSS_DP_RGB_MAPPING_ADDR, m)
#define HWIO_MMSS_DP_RGB_MAPPING_OUT(v)      \
        out_dword(HWIO_MMSS_DP_RGB_MAPPING_ADDR,v)
#define HWIO_MMSS_DP_RGB_MAPPING_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_DP_RGB_MAPPING_ADDR,m,v,HWIO_MMSS_DP_RGB_MAPPING_IN)
#define HWIO_MMSS_DP_RGB_MAPPING_B_MAPPING_BMSK                                         0x30
#define HWIO_MMSS_DP_RGB_MAPPING_B_MAPPING_SHFT                                          0x4
#define HWIO_MMSS_DP_RGB_MAPPING_G_MAPPING_BMSK                                          0xc
#define HWIO_MMSS_DP_RGB_MAPPING_G_MAPPING_SHFT                                          0x2
#define HWIO_MMSS_DP_RGB_MAPPING_R_MAPPING_BMSK                                          0x3
#define HWIO_MMSS_DP_RGB_MAPPING_R_MAPPING_SHFT                                          0x0

#define HWIO_MMSS_DP_PCLK_SPARE_REG0_ADDR                                         (MMSS_DP_REG_BASE + MMSS_DP_PCLK_REG_BASE      + 0x00000088)
#define HWIO_MMSS_DP_PCLK_SPARE_REG0_RMSK                                         0xffffffff
#define HWIO_MMSS_DP_PCLK_SPARE_REG0_IN          \
        in_dword_masked(HWIO_MMSS_DP_PCLK_SPARE_REG0_ADDR, HWIO_MMSS_DP_PCLK_SPARE_REG0_RMSK)
#define HWIO_MMSS_DP_PCLK_SPARE_REG0_INM(m)      \
        in_dword_masked(HWIO_MMSS_DP_PCLK_SPARE_REG0_ADDR, m)
#define HWIO_MMSS_DP_PCLK_SPARE_REG0_OUT(v)      \
        out_dword(HWIO_MMSS_DP_PCLK_SPARE_REG0_ADDR,v)
#define HWIO_MMSS_DP_PCLK_SPARE_REG0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_DP_PCLK_SPARE_REG0_ADDR,m,v,HWIO_MMSS_DP_PCLK_SPARE_REG0_IN)
#define HWIO_MMSS_DP_PCLK_SPARE_REG0_PCLK_SPARE_REG0_BMSK                         0xffffffff
#define HWIO_MMSS_DP_PCLK_SPARE_REG0_PCLK_SPARE_REG0_SHFT                                0x0

#define HWIO_MMSS_DP_PCLK_SPARE_REG1_ADDR                                         (MMSS_DP_REG_BASE + MMSS_DP_PCLK_REG_BASE      + 0x0000008c)
#define HWIO_MMSS_DP_PCLK_SPARE_REG1_RMSK                                         0xffffffff
#define HWIO_MMSS_DP_PCLK_SPARE_REG1_IN          \
        in_dword_masked(HWIO_MMSS_DP_PCLK_SPARE_REG1_ADDR, HWIO_MMSS_DP_PCLK_SPARE_REG1_RMSK)
#define HWIO_MMSS_DP_PCLK_SPARE_REG1_INM(m)      \
        in_dword_masked(HWIO_MMSS_DP_PCLK_SPARE_REG1_ADDR, m)
#define HWIO_MMSS_DP_PCLK_SPARE_REG1_OUT(v)      \
        out_dword(HWIO_MMSS_DP_PCLK_SPARE_REG1_ADDR,v)
#define HWIO_MMSS_DP_PCLK_SPARE_REG1_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_DP_PCLK_SPARE_REG1_ADDR,m,v,HWIO_MMSS_DP_PCLK_SPARE_REG1_IN)
#define HWIO_MMSS_DP_PCLK_SPARE_REG1_PCLK_SPARE_REG1_BMSK                         0xffffffff
#define HWIO_MMSS_DP_PCLK_SPARE_REG1_PCLK_SPARE_REG1_SHFT                                0x0


/*----------------------------------------------------------------------------
 * MODULE: MMSS_DSI_0
 *--------------------------------------------------------------------------*/

/*----------------------------------------------------------------------------
 * MODULE: MMSS_DSI_0_DSI
 *--------------------------------------------------------------------------*/

#define HWIO_MMSS_DSI_0_HW_VERSION_ADDR                                                         (DSI_0_DSI_REG_BASE      + 0x00000000)
#define HWIO_MMSS_DSI_0_HW_VERSION_RMSK                                                         0xffffffff
#define HWIO_MMSS_DSI_0_HW_VERSION_IN          \
        in_dword_masked(HWIO_MMSS_DSI_0_HW_VERSION_ADDR, HWIO_MMSS_DSI_0_HW_VERSION_RMSK)
#define HWIO_MMSS_DSI_0_HW_VERSION_INM(m)      \
        in_dword_masked(HWIO_MMSS_DSI_0_HW_VERSION_ADDR, m)
#define HWIO_MMSS_DSI_0_HW_VERSION_MAJOR_BMSK                                                   0xf0000000
#define HWIO_MMSS_DSI_0_HW_VERSION_MAJOR_SHFT                                                         0x1c
#define HWIO_MMSS_DSI_0_HW_VERSION_MINOR_BMSK                                                    0xfff0000
#define HWIO_MMSS_DSI_0_HW_VERSION_MINOR_SHFT                                                         0x10
#define HWIO_MMSS_DSI_0_HW_VERSION_STEP_BMSK                                                        0xffff
#define HWIO_MMSS_DSI_0_HW_VERSION_STEP_SHFT                                                           0x0

#define HWIO_MMSS_DSI_0_CTRL_ADDR                                                               (DSI_0_DSI_REG_BASE      + 0x00000004)
#define HWIO_MMSS_DSI_0_CTRL_RMSK                                                               0x7d1001f7
#define HWIO_MMSS_DSI_0_CTRL_IN          \
        in_dword_masked(HWIO_MMSS_DSI_0_CTRL_ADDR, HWIO_MMSS_DSI_0_CTRL_RMSK)
#define HWIO_MMSS_DSI_0_CTRL_INM(m)      \
        in_dword_masked(HWIO_MMSS_DSI_0_CTRL_ADDR, m)
#define HWIO_MMSS_DSI_0_CTRL_OUT(v)      \
        out_dword(HWIO_MMSS_DSI_0_CTRL_ADDR,v)
#define HWIO_MMSS_DSI_0_CTRL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_DSI_0_CTRL_ADDR,m,v,HWIO_MMSS_DSI_0_CTRL_IN)
#define HWIO_MMSS_DSI_0_CTRL_NEW_INTERLEAVE_MODE_EN_BMSK                                        0x40000000
#define HWIO_MMSS_DSI_0_CTRL_NEW_INTERLEAVE_MODE_EN_SHFT                                              0x1e
#define HWIO_MMSS_DSI_0_CTRL_PACKET_BYTE_MSB_LSB_FLIP_BMSK                                      0x30000000
#define HWIO_MMSS_DSI_0_CTRL_PACKET_BYTE_MSB_LSB_FLIP_SHFT                                            0x1c
#define HWIO_MMSS_DSI_0_CTRL_HDCP_SW_RESET_EN_BMSK                                               0x8000000
#define HWIO_MMSS_DSI_0_CTRL_HDCP_SW_RESET_EN_SHFT                                                    0x1b
#define HWIO_MMSS_DSI_0_CTRL_DEBUG_MODE_EN_BMSK                                                  0x4000000
#define HWIO_MMSS_DSI_0_CTRL_DEBUG_MODE_EN_SHFT                                                       0x1a
#define HWIO_MMSS_DSI_0_CTRL_CRC_CHK_EN_BMSK                                                     0x1000000
#define HWIO_MMSS_DSI_0_CTRL_CRC_CHK_EN_SHFT                                                          0x18
#define HWIO_MMSS_DSI_0_CTRL_ECC_CHK_EN_BMSK                                                      0x100000
#define HWIO_MMSS_DSI_0_CTRL_ECC_CHK_EN_SHFT                                                          0x14
#define HWIO_MMSS_DSI_0_CTRL_CLKLN_EN_BMSK                                                           0x100
#define HWIO_MMSS_DSI_0_CTRL_CLKLN_EN_SHFT                                                             0x8
#define HWIO_MMSS_DSI_0_CTRL_DLN3_EN_BMSK                                                             0x80
#define HWIO_MMSS_DSI_0_CTRL_DLN3_EN_SHFT                                                              0x7
#define HWIO_MMSS_DSI_0_CTRL_DLN2_EN_BMSK                                                             0x40
#define HWIO_MMSS_DSI_0_CTRL_DLN2_EN_SHFT                                                              0x6
#define HWIO_MMSS_DSI_0_CTRL_DLN1_EN_BMSK                                                             0x20
#define HWIO_MMSS_DSI_0_CTRL_DLN1_EN_SHFT                                                              0x5
#define HWIO_MMSS_DSI_0_CTRL_DLN0_EN_BMSK                                                             0x10
#define HWIO_MMSS_DSI_0_CTRL_DLN0_EN_SHFT                                                              0x4
#define HWIO_MMSS_DSI_0_CTRL_CMD_MODE_EN_BMSK                                                          0x4
#define HWIO_MMSS_DSI_0_CTRL_CMD_MODE_EN_SHFT                                                          0x2
#define HWIO_MMSS_DSI_0_CTRL_VIDEO_MODE_EN_BMSK                                                        0x2
#define HWIO_MMSS_DSI_0_CTRL_VIDEO_MODE_EN_SHFT                                                        0x1
#define HWIO_MMSS_DSI_0_CTRL_DSI_EN_BMSK                                                               0x1
#define HWIO_MMSS_DSI_0_CTRL_DSI_EN_SHFT                                                               0x0

#define HWIO_MMSS_DSI_0_STATUS_ADDR                                                             (DSI_0_DSI_REG_BASE      + 0x00000008)
#define HWIO_MMSS_DSI_0_STATUS_RMSK                                                             0x800013ff
#define HWIO_MMSS_DSI_0_STATUS_IN          \
        in_dword_masked(HWIO_MMSS_DSI_0_STATUS_ADDR, HWIO_MMSS_DSI_0_STATUS_RMSK)
#define HWIO_MMSS_DSI_0_STATUS_INM(m)      \
        in_dword_masked(HWIO_MMSS_DSI_0_STATUS_ADDR, m)
#define HWIO_MMSS_DSI_0_STATUS_OUT(v)      \
        out_dword(HWIO_MMSS_DSI_0_STATUS_ADDR,v)
#define HWIO_MMSS_DSI_0_STATUS_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_DSI_0_STATUS_ADDR,m,v,HWIO_MMSS_DSI_0_STATUS_IN)
#define HWIO_MMSS_DSI_0_STATUS_INTERLEAVE_OP_CONTENTION_CLR_BMSK                                0x80000000
#define HWIO_MMSS_DSI_0_STATUS_INTERLEAVE_OP_CONTENTION_CLR_SHFT                                      0x1f
#define HWIO_MMSS_DSI_0_STATUS_INTERLEAVE_OP_CONTENTION_BMSK                                    0x80000000
#define HWIO_MMSS_DSI_0_STATUS_INTERLEAVE_OP_CONTENTION_SHFT                                          0x1f
#define HWIO_MMSS_DSI_0_STATUS_VID_SENT_LATE_CLR_BMSK                                               0x1000
#define HWIO_MMSS_DSI_0_STATUS_VID_SENT_LATE_CLR_SHFT                                                  0xc
#define HWIO_MMSS_DSI_0_STATUS_VID_SENT_LATE_BMSK                                                   0x1000
#define HWIO_MMSS_DSI_0_STATUS_VID_SENT_LATE_SHFT                                                      0xc
#define HWIO_MMSS_DSI_0_STATUS_LANE_LAYER_TG_BUSY_BMSK                                               0x200
#define HWIO_MMSS_DSI_0_STATUS_LANE_LAYER_TG_BUSY_SHFT                                                 0x9
#define HWIO_MMSS_DSI_0_STATUS_DESKEW_BUSY_BMSK                                                      0x100
#define HWIO_MMSS_DSI_0_STATUS_DESKEW_BUSY_SHFT                                                        0x8
#define HWIO_MMSS_DSI_0_STATUS_DYNAMIC_REFRESH_BUSY_BMSK                                              0x80
#define HWIO_MMSS_DSI_0_STATUS_DYNAMIC_REFRESH_BUSY_SHFT                                               0x7
#define HWIO_MMSS_DSI_0_STATUS_PHY_RESET_BUSY_BMSK                                                    0x40
#define HWIO_MMSS_DSI_0_STATUS_PHY_RESET_BUSY_SHFT                                                     0x6
#define HWIO_MMSS_DSI_0_STATUS_GENERIC_TRIGGER_BUSY_BMSK                                              0x20
#define HWIO_MMSS_DSI_0_STATUS_GENERIC_TRIGGER_BUSY_SHFT                                               0x5
#define HWIO_MMSS_DSI_0_STATUS_BTA_BUSY_BMSK                                                          0x10
#define HWIO_MMSS_DSI_0_STATUS_BTA_BUSY_SHFT                                                           0x4
#define HWIO_MMSS_DSI_0_STATUS_VIDEO_MODE_ENGINE_BUSY_BMSK                                             0x8
#define HWIO_MMSS_DSI_0_STATUS_VIDEO_MODE_ENGINE_BUSY_SHFT                                             0x3
#define HWIO_MMSS_DSI_0_STATUS_CMD_MODE_MDP_BUSY_BMSK                                                  0x4
#define HWIO_MMSS_DSI_0_STATUS_CMD_MODE_MDP_BUSY_SHFT                                                  0x2
#define HWIO_MMSS_DSI_0_STATUS_CMD_MODE_DMA_BUSY_BMSK                                                  0x2
#define HWIO_MMSS_DSI_0_STATUS_CMD_MODE_DMA_BUSY_SHFT                                                  0x1
#define HWIO_MMSS_DSI_0_STATUS_CMD_MODE_ENGINE_BUSY_BMSK                                               0x1
#define HWIO_MMSS_DSI_0_STATUS_CMD_MODE_ENGINE_BUSY_SHFT                                               0x0

#define HWIO_MMSS_DSI_0_FIFO_STATUS_ADDR                                                        (DSI_0_DSI_REG_BASE      + 0x0000000c)
#define HWIO_MMSS_DSI_0_FIFO_STATUS_RMSK                                                        0xffff7789
#define HWIO_MMSS_DSI_0_FIFO_STATUS_IN          \
        in_dword_masked(HWIO_MMSS_DSI_0_FIFO_STATUS_ADDR, HWIO_MMSS_DSI_0_FIFO_STATUS_RMSK)
#define HWIO_MMSS_DSI_0_FIFO_STATUS_INM(m)      \
        in_dword_masked(HWIO_MMSS_DSI_0_FIFO_STATUS_ADDR, m)
#define HWIO_MMSS_DSI_0_FIFO_STATUS_OUT(v)      \
        out_dword(HWIO_MMSS_DSI_0_FIFO_STATUS_ADDR,v)
#define HWIO_MMSS_DSI_0_FIFO_STATUS_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_DSI_0_FIFO_STATUS_ADDR,m,v,HWIO_MMSS_DSI_0_FIFO_STATUS_IN)
#define HWIO_MMSS_DSI_0_FIFO_STATUS_DLN3_HS_FIFO_UNDERFLOW_CLR_BMSK                             0x80000000
#define HWIO_MMSS_DSI_0_FIFO_STATUS_DLN3_HS_FIFO_UNDERFLOW_CLR_SHFT                                   0x1f
#define HWIO_MMSS_DSI_0_FIFO_STATUS_DLN3_HS_FIFO_UNDERFLOW_BMSK                                 0x80000000
#define HWIO_MMSS_DSI_0_FIFO_STATUS_DLN3_HS_FIFO_UNDERFLOW_SHFT                                       0x1f
#define HWIO_MMSS_DSI_0_FIFO_STATUS_DLN3_HS_FIFO_OVERFLOW_CLR_BMSK                              0x40000000
#define HWIO_MMSS_DSI_0_FIFO_STATUS_DLN3_HS_FIFO_OVERFLOW_CLR_SHFT                                    0x1e
#define HWIO_MMSS_DSI_0_FIFO_STATUS_DLN3_HS_FIFO_OVERFLOW_BMSK                                  0x40000000
#define HWIO_MMSS_DSI_0_FIFO_STATUS_DLN3_HS_FIFO_OVERFLOW_SHFT                                        0x1e
#define HWIO_MMSS_DSI_0_FIFO_STATUS_DLN3_HS_FIFO_FULL_BMSK                                      0x20000000
#define HWIO_MMSS_DSI_0_FIFO_STATUS_DLN3_HS_FIFO_FULL_SHFT                                            0x1d
#define HWIO_MMSS_DSI_0_FIFO_STATUS_DLN3_HS_FIFO_EMPTY_BMSK                                     0x10000000
#define HWIO_MMSS_DSI_0_FIFO_STATUS_DLN3_HS_FIFO_EMPTY_SHFT                                           0x1c
#define HWIO_MMSS_DSI_0_FIFO_STATUS_DLN2_HS_FIFO_UNDERFLOW_CLR_BMSK                              0x8000000
#define HWIO_MMSS_DSI_0_FIFO_STATUS_DLN2_HS_FIFO_UNDERFLOW_CLR_SHFT                                   0x1b
#define HWIO_MMSS_DSI_0_FIFO_STATUS_DLN2_HS_FIFO_UNDERFLOW_BMSK                                  0x8000000
#define HWIO_MMSS_DSI_0_FIFO_STATUS_DLN2_HS_FIFO_UNDERFLOW_SHFT                                       0x1b
#define HWIO_MMSS_DSI_0_FIFO_STATUS_DLN2_HS_FIFO_OVERFLOW_CLR_BMSK                               0x4000000
#define HWIO_MMSS_DSI_0_FIFO_STATUS_DLN2_HS_FIFO_OVERFLOW_CLR_SHFT                                    0x1a
#define HWIO_MMSS_DSI_0_FIFO_STATUS_DLN2_HS_FIFO_OVERFLOW_BMSK                                   0x4000000
#define HWIO_MMSS_DSI_0_FIFO_STATUS_DLN2_HS_FIFO_OVERFLOW_SHFT                                        0x1a
#define HWIO_MMSS_DSI_0_FIFO_STATUS_DLN2_HS_FIFO_FULL_BMSK                                       0x2000000
#define HWIO_MMSS_DSI_0_FIFO_STATUS_DLN2_HS_FIFO_FULL_SHFT                                            0x19
#define HWIO_MMSS_DSI_0_FIFO_STATUS_DLN2_HS_FIFO_EMPTY_BMSK                                      0x1000000
#define HWIO_MMSS_DSI_0_FIFO_STATUS_DLN2_HS_FIFO_EMPTY_SHFT                                           0x18
#define HWIO_MMSS_DSI_0_FIFO_STATUS_DLN1_HS_FIFO_UNDERFLOW_CLR_BMSK                               0x800000
#define HWIO_MMSS_DSI_0_FIFO_STATUS_DLN1_HS_FIFO_UNDERFLOW_CLR_SHFT                                   0x17
#define HWIO_MMSS_DSI_0_FIFO_STATUS_DLN1_HS_FIFO_UNDERFLOW_BMSK                                   0x800000
#define HWIO_MMSS_DSI_0_FIFO_STATUS_DLN1_HS_FIFO_UNDERFLOW_SHFT                                       0x17
#define HWIO_MMSS_DSI_0_FIFO_STATUS_DLN1_HS_FIFO_OVERFLOW_CLR_BMSK                                0x400000
#define HWIO_MMSS_DSI_0_FIFO_STATUS_DLN1_HS_FIFO_OVERFLOW_CLR_SHFT                                    0x16
#define HWIO_MMSS_DSI_0_FIFO_STATUS_DLN1_HS_FIFO_OVERFLOW_BMSK                                    0x400000
#define HWIO_MMSS_DSI_0_FIFO_STATUS_DLN1_HS_FIFO_OVERFLOW_SHFT                                        0x16
#define HWIO_MMSS_DSI_0_FIFO_STATUS_DLN1_HS_FIFO_FULL_BMSK                                        0x200000
#define HWIO_MMSS_DSI_0_FIFO_STATUS_DLN1_HS_FIFO_FULL_SHFT                                            0x15
#define HWIO_MMSS_DSI_0_FIFO_STATUS_DLN1_HS_FIFO_EMPTY_BMSK                                       0x100000
#define HWIO_MMSS_DSI_0_FIFO_STATUS_DLN1_HS_FIFO_EMPTY_SHFT                                           0x14
#define HWIO_MMSS_DSI_0_FIFO_STATUS_DLN0_HS_FIFO_UNDERFLOW_CLR_BMSK                                0x80000
#define HWIO_MMSS_DSI_0_FIFO_STATUS_DLN0_HS_FIFO_UNDERFLOW_CLR_SHFT                                   0x13
#define HWIO_MMSS_DSI_0_FIFO_STATUS_DLN0_HS_FIFO_UNDERFLOW_BMSK                                    0x80000
#define HWIO_MMSS_DSI_0_FIFO_STATUS_DLN0_HS_FIFO_UNDERFLOW_SHFT                                       0x13
#define HWIO_MMSS_DSI_0_FIFO_STATUS_DLN0_HS_FIFO_OVERFLOW_CLR_BMSK                                 0x40000
#define HWIO_MMSS_DSI_0_FIFO_STATUS_DLN0_HS_FIFO_OVERFLOW_CLR_SHFT                                    0x12
#define HWIO_MMSS_DSI_0_FIFO_STATUS_DLN0_HS_FIFO_OVERFLOW_BMSK                                     0x40000
#define HWIO_MMSS_DSI_0_FIFO_STATUS_DLN0_HS_FIFO_OVERFLOW_SHFT                                        0x12
#define HWIO_MMSS_DSI_0_FIFO_STATUS_DLN0_HS_FIFO_FULL_BMSK                                         0x20000
#define HWIO_MMSS_DSI_0_FIFO_STATUS_DLN0_HS_FIFO_FULL_SHFT                                            0x11
#define HWIO_MMSS_DSI_0_FIFO_STATUS_DLN0_HS_FIFO_EMPTY_BMSK                                        0x10000
#define HWIO_MMSS_DSI_0_FIFO_STATUS_DLN0_HS_FIFO_EMPTY_SHFT                                           0x10
#define HWIO_MMSS_DSI_0_FIFO_STATUS_DLN0_LP_FIFO_OVERFLOW_CLR_BMSK                                  0x4000
#define HWIO_MMSS_DSI_0_FIFO_STATUS_DLN0_LP_FIFO_OVERFLOW_CLR_SHFT                                     0xe
#define HWIO_MMSS_DSI_0_FIFO_STATUS_DLN0_LP_FIFO_OVERFLOW_BMSK                                      0x4000
#define HWIO_MMSS_DSI_0_FIFO_STATUS_DLN0_LP_FIFO_OVERFLOW_SHFT                                         0xe
#define HWIO_MMSS_DSI_0_FIFO_STATUS_DLN0_LP_FIFO_FULL_BMSK                                          0x2000
#define HWIO_MMSS_DSI_0_FIFO_STATUS_DLN0_LP_FIFO_FULL_SHFT                                             0xd
#define HWIO_MMSS_DSI_0_FIFO_STATUS_DLN0_LP_FIFO_EMPTY_BMSK                                         0x1000
#define HWIO_MMSS_DSI_0_FIFO_STATUS_DLN0_LP_FIFO_EMPTY_SHFT                                            0xc
#define HWIO_MMSS_DSI_0_FIFO_STATUS_CMD_DMA_FIFO_UNDERFLOW_CLR_BMSK                                  0x400
#define HWIO_MMSS_DSI_0_FIFO_STATUS_CMD_DMA_FIFO_UNDERFLOW_CLR_SHFT                                    0xa
#define HWIO_MMSS_DSI_0_FIFO_STATUS_CMD_DMA_FIFO_UNDERFLOW_BMSK                                      0x400
#define HWIO_MMSS_DSI_0_FIFO_STATUS_CMD_DMA_FIFO_UNDERFLOW_SHFT                                        0xa
#define HWIO_MMSS_DSI_0_FIFO_STATUS_CMD_DMA_FIFO_WR_WATERMARK_REACH_CLR_BMSK                         0x200
#define HWIO_MMSS_DSI_0_FIFO_STATUS_CMD_DMA_FIFO_WR_WATERMARK_REACH_CLR_SHFT                           0x9
#define HWIO_MMSS_DSI_0_FIFO_STATUS_CMD_DMA_FIFO_WR_WATERMARK_REACH_BMSK                             0x200
#define HWIO_MMSS_DSI_0_FIFO_STATUS_CMD_DMA_FIFO_WR_WATERMARK_REACH_SHFT                               0x9
#define HWIO_MMSS_DSI_0_FIFO_STATUS_CMD_DMA_FIFO_RD_WATERMARK_REACH_CLR_BMSK                         0x100
#define HWIO_MMSS_DSI_0_FIFO_STATUS_CMD_DMA_FIFO_RD_WATERMARK_REACH_CLR_SHFT                           0x8
#define HWIO_MMSS_DSI_0_FIFO_STATUS_CMD_DMA_FIFO_RD_WATERMARK_REACH_BMSK                             0x100
#define HWIO_MMSS_DSI_0_FIFO_STATUS_CMD_DMA_FIFO_RD_WATERMARK_REACH_SHFT                               0x8
#define HWIO_MMSS_DSI_0_FIFO_STATUS_CMD_MDP_FIFO_UNDERFLOW_CLR_BMSK                                   0x80
#define HWIO_MMSS_DSI_0_FIFO_STATUS_CMD_MDP_FIFO_UNDERFLOW_CLR_SHFT                                    0x7
#define HWIO_MMSS_DSI_0_FIFO_STATUS_CMD_MDP_FIFO_UNDERFLOW_BMSK                                       0x80
#define HWIO_MMSS_DSI_0_FIFO_STATUS_CMD_MDP_FIFO_UNDERFLOW_SHFT                                        0x7
#define HWIO_MMSS_DSI_0_FIFO_STATUS_VIDEO_MDP_FIFO_UNDERFLOW_CLR_BMSK                                  0x8
#define HWIO_MMSS_DSI_0_FIFO_STATUS_VIDEO_MDP_FIFO_UNDERFLOW_CLR_SHFT                                  0x3
#define HWIO_MMSS_DSI_0_FIFO_STATUS_VIDEO_MDP_FIFO_UNDERFLOW_BMSK                                      0x8
#define HWIO_MMSS_DSI_0_FIFO_STATUS_VIDEO_MDP_FIFO_UNDERFLOW_SHFT                                      0x3
#define HWIO_MMSS_DSI_0_FIFO_STATUS_VIDEO_MDP_FIFO_OVERFLOW_CLR_BMSK                                   0x1
#define HWIO_MMSS_DSI_0_FIFO_STATUS_VIDEO_MDP_FIFO_OVERFLOW_CLR_SHFT                                   0x0
#define HWIO_MMSS_DSI_0_FIFO_STATUS_VIDEO_MDP_FIFO_OVERFLOW_BMSK                                       0x1
#define HWIO_MMSS_DSI_0_FIFO_STATUS_VIDEO_MDP_FIFO_OVERFLOW_SHFT                                       0x0

#define HWIO_MMSS_DSI_0_VIDEO_MODE_CTRL_ADDR                                                    (DSI_0_DSI_REG_BASE      + 0x00000010)
#define HWIO_MMSS_DSI_0_VIDEO_MODE_CTRL_RMSK                                                    0x91119773
#define HWIO_MMSS_DSI_0_VIDEO_MODE_CTRL_IN          \
        in_dword_masked(HWIO_MMSS_DSI_0_VIDEO_MODE_CTRL_ADDR, HWIO_MMSS_DSI_0_VIDEO_MODE_CTRL_RMSK)
#define HWIO_MMSS_DSI_0_VIDEO_MODE_CTRL_INM(m)      \
        in_dword_masked(HWIO_MMSS_DSI_0_VIDEO_MODE_CTRL_ADDR, m)
#define HWIO_MMSS_DSI_0_VIDEO_MODE_CTRL_OUT(v)      \
        out_dword(HWIO_MMSS_DSI_0_VIDEO_MODE_CTRL_ADDR,v)
#define HWIO_MMSS_DSI_0_VIDEO_MODE_CTRL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_DSI_0_VIDEO_MODE_CTRL_ADDR,m,v,HWIO_MMSS_DSI_0_VIDEO_MODE_CTRL_IN)
#define HWIO_MMSS_DSI_0_VIDEO_MODE_CTRL_LAST_LINE_INTERLEAVE_EN_BMSK                            0x80000000
#define HWIO_MMSS_DSI_0_VIDEO_MODE_CTRL_LAST_LINE_INTERLEAVE_EN_SHFT                                  0x1f
#define HWIO_MMSS_DSI_0_VIDEO_MODE_CTRL_PULSE_MODE_OPT_BMSK                                     0x10000000
#define HWIO_MMSS_DSI_0_VIDEO_MODE_CTRL_PULSE_MODE_OPT_SHFT                                           0x1c
#define HWIO_MMSS_DSI_0_VIDEO_MODE_CTRL_HFP_PWR_MODE_BMSK                                        0x1000000
#define HWIO_MMSS_DSI_0_VIDEO_MODE_CTRL_HFP_PWR_MODE_SHFT                                             0x18
#define HWIO_MMSS_DSI_0_VIDEO_MODE_CTRL_HBP_PWR_MODE_BMSK                                         0x100000
#define HWIO_MMSS_DSI_0_VIDEO_MODE_CTRL_HBP_PWR_MODE_SHFT                                             0x14
#define HWIO_MMSS_DSI_0_VIDEO_MODE_CTRL_HSA_PWR_MODE_BMSK                                          0x10000
#define HWIO_MMSS_DSI_0_VIDEO_MODE_CTRL_HSA_PWR_MODE_SHFT                                             0x10
#define HWIO_MMSS_DSI_0_VIDEO_MODE_CTRL_EOF_BLLP_PWR_MODE_BMSK                                      0x8000
#define HWIO_MMSS_DSI_0_VIDEO_MODE_CTRL_EOF_BLLP_PWR_MODE_SHFT                                         0xf
#define HWIO_MMSS_DSI_0_VIDEO_MODE_CTRL_BLLP_PWR_MODE_BMSK                                          0x1000
#define HWIO_MMSS_DSI_0_VIDEO_MODE_CTRL_BLLP_PWR_MODE_SHFT                                             0xc
#define HWIO_MMSS_DSI_0_VIDEO_MODE_CTRL_TRAFFIC_MODE_BMSK                                            0x300
#define HWIO_MMSS_DSI_0_VIDEO_MODE_CTRL_TRAFFIC_MODE_SHFT                                              0x8
#define HWIO_MMSS_DSI_0_VIDEO_MODE_CTRL_DST_FORMAT_BMSK                                               0x70
#define HWIO_MMSS_DSI_0_VIDEO_MODE_CTRL_DST_FORMAT_SHFT                                                0x4
#define HWIO_MMSS_DSI_0_VIDEO_MODE_CTRL_VC_BMSK                                                        0x3
#define HWIO_MMSS_DSI_0_VIDEO_MODE_CTRL_VC_SHFT                                                        0x0

#define HWIO_MMSS_DSI_0_VIDEO_MODE_SYNC_DATATYPE_ADDR                                           (DSI_0_DSI_REG_BASE      + 0x00000014)
#define HWIO_MMSS_DSI_0_VIDEO_MODE_SYNC_DATATYPE_RMSK                                           0x3f3f3f3f
#define HWIO_MMSS_DSI_0_VIDEO_MODE_SYNC_DATATYPE_IN          \
        in_dword_masked(HWIO_MMSS_DSI_0_VIDEO_MODE_SYNC_DATATYPE_ADDR, HWIO_MMSS_DSI_0_VIDEO_MODE_SYNC_DATATYPE_RMSK)
#define HWIO_MMSS_DSI_0_VIDEO_MODE_SYNC_DATATYPE_INM(m)      \
        in_dword_masked(HWIO_MMSS_DSI_0_VIDEO_MODE_SYNC_DATATYPE_ADDR, m)
#define HWIO_MMSS_DSI_0_VIDEO_MODE_SYNC_DATATYPE_OUT(v)      \
        out_dword(HWIO_MMSS_DSI_0_VIDEO_MODE_SYNC_DATATYPE_ADDR,v)
#define HWIO_MMSS_DSI_0_VIDEO_MODE_SYNC_DATATYPE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_DSI_0_VIDEO_MODE_SYNC_DATATYPE_ADDR,m,v,HWIO_MMSS_DSI_0_VIDEO_MODE_SYNC_DATATYPE_IN)
#define HWIO_MMSS_DSI_0_VIDEO_MODE_SYNC_DATATYPE_HE_BMSK                                        0x3f000000
#define HWIO_MMSS_DSI_0_VIDEO_MODE_SYNC_DATATYPE_HE_SHFT                                              0x18
#define HWIO_MMSS_DSI_0_VIDEO_MODE_SYNC_DATATYPE_HS_BMSK                                          0x3f0000
#define HWIO_MMSS_DSI_0_VIDEO_MODE_SYNC_DATATYPE_HS_SHFT                                              0x10
#define HWIO_MMSS_DSI_0_VIDEO_MODE_SYNC_DATATYPE_VE_BMSK                                            0x3f00
#define HWIO_MMSS_DSI_0_VIDEO_MODE_SYNC_DATATYPE_VE_SHFT                                               0x8
#define HWIO_MMSS_DSI_0_VIDEO_MODE_SYNC_DATATYPE_VS_BMSK                                              0x3f
#define HWIO_MMSS_DSI_0_VIDEO_MODE_SYNC_DATATYPE_VS_SHFT                                               0x0

#define HWIO_MMSS_DSI_0_VIDEO_MODE_PIXEL_DATATYPE_ADDR                                          (DSI_0_DSI_REG_BASE      + 0x00000018)
#define HWIO_MMSS_DSI_0_VIDEO_MODE_PIXEL_DATATYPE_RMSK                                          0x3f3f3f3f
#define HWIO_MMSS_DSI_0_VIDEO_MODE_PIXEL_DATATYPE_IN          \
        in_dword_masked(HWIO_MMSS_DSI_0_VIDEO_MODE_PIXEL_DATATYPE_ADDR, HWIO_MMSS_DSI_0_VIDEO_MODE_PIXEL_DATATYPE_RMSK)
#define HWIO_MMSS_DSI_0_VIDEO_MODE_PIXEL_DATATYPE_INM(m)      \
        in_dword_masked(HWIO_MMSS_DSI_0_VIDEO_MODE_PIXEL_DATATYPE_ADDR, m)
#define HWIO_MMSS_DSI_0_VIDEO_MODE_PIXEL_DATATYPE_OUT(v)      \
        out_dword(HWIO_MMSS_DSI_0_VIDEO_MODE_PIXEL_DATATYPE_ADDR,v)
#define HWIO_MMSS_DSI_0_VIDEO_MODE_PIXEL_DATATYPE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_DSI_0_VIDEO_MODE_PIXEL_DATATYPE_ADDR,m,v,HWIO_MMSS_DSI_0_VIDEO_MODE_PIXEL_DATATYPE_IN)
#define HWIO_MMSS_DSI_0_VIDEO_MODE_PIXEL_DATATYPE_RGB888_BMSK                                   0x3f000000
#define HWIO_MMSS_DSI_0_VIDEO_MODE_PIXEL_DATATYPE_RGB888_SHFT                                         0x18
#define HWIO_MMSS_DSI_0_VIDEO_MODE_PIXEL_DATATYPE_RGB666_BMSK                                     0x3f0000
#define HWIO_MMSS_DSI_0_VIDEO_MODE_PIXEL_DATATYPE_RGB666_SHFT                                         0x10
#define HWIO_MMSS_DSI_0_VIDEO_MODE_PIXEL_DATATYPE_RGB666_PACKED_BMSK                                0x3f00
#define HWIO_MMSS_DSI_0_VIDEO_MODE_PIXEL_DATATYPE_RGB666_PACKED_SHFT                                   0x8
#define HWIO_MMSS_DSI_0_VIDEO_MODE_PIXEL_DATATYPE_RGB565_BMSK                                         0x3f
#define HWIO_MMSS_DSI_0_VIDEO_MODE_PIXEL_DATATYPE_RGB565_SHFT                                          0x0

#define HWIO_MMSS_DSI_0_VIDEO_MODE_BLANKING_DATATYPE_ADDR                                       (DSI_0_DSI_REG_BASE      + 0x0000001c)
#define HWIO_MMSS_DSI_0_VIDEO_MODE_BLANKING_DATATYPE_RMSK                                           0x3fff
#define HWIO_MMSS_DSI_0_VIDEO_MODE_BLANKING_DATATYPE_IN          \
        in_dword_masked(HWIO_MMSS_DSI_0_VIDEO_MODE_BLANKING_DATATYPE_ADDR, HWIO_MMSS_DSI_0_VIDEO_MODE_BLANKING_DATATYPE_RMSK)
#define HWIO_MMSS_DSI_0_VIDEO_MODE_BLANKING_DATATYPE_INM(m)      \
        in_dword_masked(HWIO_MMSS_DSI_0_VIDEO_MODE_BLANKING_DATATYPE_ADDR, m)
#define HWIO_MMSS_DSI_0_VIDEO_MODE_BLANKING_DATATYPE_OUT(v)      \
        out_dword(HWIO_MMSS_DSI_0_VIDEO_MODE_BLANKING_DATATYPE_ADDR,v)
#define HWIO_MMSS_DSI_0_VIDEO_MODE_BLANKING_DATATYPE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_DSI_0_VIDEO_MODE_BLANKING_DATATYPE_ADDR,m,v,HWIO_MMSS_DSI_0_VIDEO_MODE_BLANKING_DATATYPE_IN)
#define HWIO_MMSS_DSI_0_VIDEO_MODE_BLANKING_DATATYPE_BLANK_PKT_DATATYPE_BMSK                        0x3f00
#define HWIO_MMSS_DSI_0_VIDEO_MODE_BLANKING_DATATYPE_BLANK_PKT_DATATYPE_SHFT                           0x8
#define HWIO_MMSS_DSI_0_VIDEO_MODE_BLANKING_DATATYPE_BLANK_PKT_DATA_BMSK                              0xff
#define HWIO_MMSS_DSI_0_VIDEO_MODE_BLANKING_DATATYPE_BLANK_PKT_DATA_SHFT                               0x0

#define HWIO_MMSS_DSI_0_VIDEO_MODE_DATA_CTRL_ADDR                                               (DSI_0_DSI_REG_BASE      + 0x00000020)
#define HWIO_MMSS_DSI_0_VIDEO_MODE_DATA_CTRL_RMSK                                                   0x7111
#define HWIO_MMSS_DSI_0_VIDEO_MODE_DATA_CTRL_IN          \
        in_dword_masked(HWIO_MMSS_DSI_0_VIDEO_MODE_DATA_CTRL_ADDR, HWIO_MMSS_DSI_0_VIDEO_MODE_DATA_CTRL_RMSK)
#define HWIO_MMSS_DSI_0_VIDEO_MODE_DATA_CTRL_INM(m)      \
        in_dword_masked(HWIO_MMSS_DSI_0_VIDEO_MODE_DATA_CTRL_ADDR, m)
#define HWIO_MMSS_DSI_0_VIDEO_MODE_DATA_CTRL_OUT(v)      \
        out_dword(HWIO_MMSS_DSI_0_VIDEO_MODE_DATA_CTRL_ADDR,v)
#define HWIO_MMSS_DSI_0_VIDEO_MODE_DATA_CTRL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_DSI_0_VIDEO_MODE_DATA_CTRL_ADDR,m,v,HWIO_MMSS_DSI_0_VIDEO_MODE_DATA_CTRL_IN)
#define HWIO_MMSS_DSI_0_VIDEO_MODE_DATA_CTRL_RGB_SWAP_BMSK                                          0x7000
#define HWIO_MMSS_DSI_0_VIDEO_MODE_DATA_CTRL_RGB_SWAP_SHFT                                             0xc
#define HWIO_MMSS_DSI_0_VIDEO_MODE_DATA_CTRL_B_SEL_BMSK                                              0x100
#define HWIO_MMSS_DSI_0_VIDEO_MODE_DATA_CTRL_B_SEL_SHFT                                                0x8
#define HWIO_MMSS_DSI_0_VIDEO_MODE_DATA_CTRL_G_SEL_BMSK                                               0x10
#define HWIO_MMSS_DSI_0_VIDEO_MODE_DATA_CTRL_G_SEL_SHFT                                                0x4
#define HWIO_MMSS_DSI_0_VIDEO_MODE_DATA_CTRL_R_SEL_BMSK                                                0x1
#define HWIO_MMSS_DSI_0_VIDEO_MODE_DATA_CTRL_R_SEL_SHFT                                                0x0

#define HWIO_MMSS_DSI_0_VIDEO_MODE_ACTIVE_H_ADDR                                                (DSI_0_DSI_REG_BASE      + 0x00000024)
#define HWIO_MMSS_DSI_0_VIDEO_MODE_ACTIVE_H_RMSK                                                0xffffffff
#define HWIO_MMSS_DSI_0_VIDEO_MODE_ACTIVE_H_IN          \
        in_dword_masked(HWIO_MMSS_DSI_0_VIDEO_MODE_ACTIVE_H_ADDR, HWIO_MMSS_DSI_0_VIDEO_MODE_ACTIVE_H_RMSK)
#define HWIO_MMSS_DSI_0_VIDEO_MODE_ACTIVE_H_INM(m)      \
        in_dword_masked(HWIO_MMSS_DSI_0_VIDEO_MODE_ACTIVE_H_ADDR, m)
#define HWIO_MMSS_DSI_0_VIDEO_MODE_ACTIVE_H_OUT(v)      \
        out_dword(HWIO_MMSS_DSI_0_VIDEO_MODE_ACTIVE_H_ADDR,v)
#define HWIO_MMSS_DSI_0_VIDEO_MODE_ACTIVE_H_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_DSI_0_VIDEO_MODE_ACTIVE_H_ADDR,m,v,HWIO_MMSS_DSI_0_VIDEO_MODE_ACTIVE_H_IN)
#define HWIO_MMSS_DSI_0_VIDEO_MODE_ACTIVE_H_ACTIVE_H_END_BMSK                                   0xffff0000
#define HWIO_MMSS_DSI_0_VIDEO_MODE_ACTIVE_H_ACTIVE_H_END_SHFT                                         0x10
#define HWIO_MMSS_DSI_0_VIDEO_MODE_ACTIVE_H_ACTIVE_H_START_BMSK                                     0xffff
#define HWIO_MMSS_DSI_0_VIDEO_MODE_ACTIVE_H_ACTIVE_H_START_SHFT                                        0x0

#define HWIO_MMSS_DSI_0_VIDEO_MODE_ACTIVE_V_ADDR                                                (DSI_0_DSI_REG_BASE      + 0x00000028)
#define HWIO_MMSS_DSI_0_VIDEO_MODE_ACTIVE_V_RMSK                                                0xffffffff
#define HWIO_MMSS_DSI_0_VIDEO_MODE_ACTIVE_V_IN          \
        in_dword_masked(HWIO_MMSS_DSI_0_VIDEO_MODE_ACTIVE_V_ADDR, HWIO_MMSS_DSI_0_VIDEO_MODE_ACTIVE_V_RMSK)
#define HWIO_MMSS_DSI_0_VIDEO_MODE_ACTIVE_V_INM(m)      \
        in_dword_masked(HWIO_MMSS_DSI_0_VIDEO_MODE_ACTIVE_V_ADDR, m)
#define HWIO_MMSS_DSI_0_VIDEO_MODE_ACTIVE_V_OUT(v)      \
        out_dword(HWIO_MMSS_DSI_0_VIDEO_MODE_ACTIVE_V_ADDR,v)
#define HWIO_MMSS_DSI_0_VIDEO_MODE_ACTIVE_V_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_DSI_0_VIDEO_MODE_ACTIVE_V_ADDR,m,v,HWIO_MMSS_DSI_0_VIDEO_MODE_ACTIVE_V_IN)
#define HWIO_MMSS_DSI_0_VIDEO_MODE_ACTIVE_V_ACTIVE_V_END_BMSK                                   0xffff0000
#define HWIO_MMSS_DSI_0_VIDEO_MODE_ACTIVE_V_ACTIVE_V_END_SHFT                                         0x10
#define HWIO_MMSS_DSI_0_VIDEO_MODE_ACTIVE_V_ACTIVE_V_START_BMSK                                     0xffff
#define HWIO_MMSS_DSI_0_VIDEO_MODE_ACTIVE_V_ACTIVE_V_START_SHFT                                        0x0

#define HWIO_MMSS_DSI_0_VIDEO_MODE_TOTAL_ADDR                                                   (DSI_0_DSI_REG_BASE      + 0x0000002c)
#define HWIO_MMSS_DSI_0_VIDEO_MODE_TOTAL_RMSK                                                   0xffffffff
#define HWIO_MMSS_DSI_0_VIDEO_MODE_TOTAL_IN          \
        in_dword_masked(HWIO_MMSS_DSI_0_VIDEO_MODE_TOTAL_ADDR, HWIO_MMSS_DSI_0_VIDEO_MODE_TOTAL_RMSK)
#define HWIO_MMSS_DSI_0_VIDEO_MODE_TOTAL_INM(m)      \
        in_dword_masked(HWIO_MMSS_DSI_0_VIDEO_MODE_TOTAL_ADDR, m)
#define HWIO_MMSS_DSI_0_VIDEO_MODE_TOTAL_OUT(v)      \
        out_dword(HWIO_MMSS_DSI_0_VIDEO_MODE_TOTAL_ADDR,v)
#define HWIO_MMSS_DSI_0_VIDEO_MODE_TOTAL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_DSI_0_VIDEO_MODE_TOTAL_ADDR,m,v,HWIO_MMSS_DSI_0_VIDEO_MODE_TOTAL_IN)
#define HWIO_MMSS_DSI_0_VIDEO_MODE_TOTAL_VIDEO_V_TOTAL_BMSK                                     0xffff0000
#define HWIO_MMSS_DSI_0_VIDEO_MODE_TOTAL_VIDEO_V_TOTAL_SHFT                                           0x10
#define HWIO_MMSS_DSI_0_VIDEO_MODE_TOTAL_VIDEO_H_TOTAL_BMSK                                         0xffff
#define HWIO_MMSS_DSI_0_VIDEO_MODE_TOTAL_VIDEO_H_TOTAL_SHFT                                            0x0

#define HWIO_MMSS_DSI_0_VIDEO_MODE_HSYNC_ADDR                                                   (DSI_0_DSI_REG_BASE      + 0x00000030)
#define HWIO_MMSS_DSI_0_VIDEO_MODE_HSYNC_RMSK                                                   0xffffffff
#define HWIO_MMSS_DSI_0_VIDEO_MODE_HSYNC_IN          \
        in_dword_masked(HWIO_MMSS_DSI_0_VIDEO_MODE_HSYNC_ADDR, HWIO_MMSS_DSI_0_VIDEO_MODE_HSYNC_RMSK)
#define HWIO_MMSS_DSI_0_VIDEO_MODE_HSYNC_INM(m)      \
        in_dword_masked(HWIO_MMSS_DSI_0_VIDEO_MODE_HSYNC_ADDR, m)
#define HWIO_MMSS_DSI_0_VIDEO_MODE_HSYNC_OUT(v)      \
        out_dword(HWIO_MMSS_DSI_0_VIDEO_MODE_HSYNC_ADDR,v)
#define HWIO_MMSS_DSI_0_VIDEO_MODE_HSYNC_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_DSI_0_VIDEO_MODE_HSYNC_ADDR,m,v,HWIO_MMSS_DSI_0_VIDEO_MODE_HSYNC_IN)
#define HWIO_MMSS_DSI_0_VIDEO_MODE_HSYNC_HS_END_BMSK                                            0xffff0000
#define HWIO_MMSS_DSI_0_VIDEO_MODE_HSYNC_HS_END_SHFT                                                  0x10
#define HWIO_MMSS_DSI_0_VIDEO_MODE_HSYNC_HS_START_BMSK                                              0xffff
#define HWIO_MMSS_DSI_0_VIDEO_MODE_HSYNC_HS_START_SHFT                                                 0x0

#define HWIO_MMSS_DSI_0_VIDEO_MODE_VSYNC_ADDR                                                   (DSI_0_DSI_REG_BASE      + 0x00000034)
#define HWIO_MMSS_DSI_0_VIDEO_MODE_VSYNC_RMSK                                                   0xffffffff
#define HWIO_MMSS_DSI_0_VIDEO_MODE_VSYNC_IN          \
        in_dword_masked(HWIO_MMSS_DSI_0_VIDEO_MODE_VSYNC_ADDR, HWIO_MMSS_DSI_0_VIDEO_MODE_VSYNC_RMSK)
#define HWIO_MMSS_DSI_0_VIDEO_MODE_VSYNC_INM(m)      \
        in_dword_masked(HWIO_MMSS_DSI_0_VIDEO_MODE_VSYNC_ADDR, m)
#define HWIO_MMSS_DSI_0_VIDEO_MODE_VSYNC_OUT(v)      \
        out_dword(HWIO_MMSS_DSI_0_VIDEO_MODE_VSYNC_ADDR,v)
#define HWIO_MMSS_DSI_0_VIDEO_MODE_VSYNC_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_DSI_0_VIDEO_MODE_VSYNC_ADDR,m,v,HWIO_MMSS_DSI_0_VIDEO_MODE_VSYNC_IN)
#define HWIO_MMSS_DSI_0_VIDEO_MODE_VSYNC_VS_END_BMSK                                            0xffff0000
#define HWIO_MMSS_DSI_0_VIDEO_MODE_VSYNC_VS_END_SHFT                                                  0x10
#define HWIO_MMSS_DSI_0_VIDEO_MODE_VSYNC_VS_START_BMSK                                              0xffff
#define HWIO_MMSS_DSI_0_VIDEO_MODE_VSYNC_VS_START_SHFT                                                 0x0

#define HWIO_MMSS_DSI_0_VIDEO_MODE_VSYNC_VPOS_ADDR                                              (DSI_0_DSI_REG_BASE      + 0x00000038)
#define HWIO_MMSS_DSI_0_VIDEO_MODE_VSYNC_VPOS_RMSK                                              0xffffffff
#define HWIO_MMSS_DSI_0_VIDEO_MODE_VSYNC_VPOS_IN          \
        in_dword_masked(HWIO_MMSS_DSI_0_VIDEO_MODE_VSYNC_VPOS_ADDR, HWIO_MMSS_DSI_0_VIDEO_MODE_VSYNC_VPOS_RMSK)
#define HWIO_MMSS_DSI_0_VIDEO_MODE_VSYNC_VPOS_INM(m)      \
        in_dword_masked(HWIO_MMSS_DSI_0_VIDEO_MODE_VSYNC_VPOS_ADDR, m)
#define HWIO_MMSS_DSI_0_VIDEO_MODE_VSYNC_VPOS_OUT(v)      \
        out_dword(HWIO_MMSS_DSI_0_VIDEO_MODE_VSYNC_VPOS_ADDR,v)
#define HWIO_MMSS_DSI_0_VIDEO_MODE_VSYNC_VPOS_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_DSI_0_VIDEO_MODE_VSYNC_VPOS_ADDR,m,v,HWIO_MMSS_DSI_0_VIDEO_MODE_VSYNC_VPOS_IN)
#define HWIO_MMSS_DSI_0_VIDEO_MODE_VSYNC_VPOS_VS_VPOS_END_BMSK                                  0xffff0000
#define HWIO_MMSS_DSI_0_VIDEO_MODE_VSYNC_VPOS_VS_VPOS_END_SHFT                                        0x10
#define HWIO_MMSS_DSI_0_VIDEO_MODE_VSYNC_VPOS_VS_VPOS_START_BMSK                                    0xffff
#define HWIO_MMSS_DSI_0_VIDEO_MODE_VSYNC_VPOS_VS_VPOS_START_SHFT                                       0x0

#define HWIO_MMSS_DSI_0_COMMAND_MODE_DMA_CTRL_ADDR                                              (DSI_0_DSI_REG_BASE      + 0x0000003c)
#define HWIO_MMSS_DSI_0_COMMAND_MODE_DMA_CTRL_RMSK                                              0xd5ffffff
#define HWIO_MMSS_DSI_0_COMMAND_MODE_DMA_CTRL_IN          \
        in_dword_masked(HWIO_MMSS_DSI_0_COMMAND_MODE_DMA_CTRL_ADDR, HWIO_MMSS_DSI_0_COMMAND_MODE_DMA_CTRL_RMSK)
#define HWIO_MMSS_DSI_0_COMMAND_MODE_DMA_CTRL_INM(m)      \
        in_dword_masked(HWIO_MMSS_DSI_0_COMMAND_MODE_DMA_CTRL_ADDR, m)
#define HWIO_MMSS_DSI_0_COMMAND_MODE_DMA_CTRL_OUT(v)      \
        out_dword(HWIO_MMSS_DSI_0_COMMAND_MODE_DMA_CTRL_ADDR,v)
#define HWIO_MMSS_DSI_0_COMMAND_MODE_DMA_CTRL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_DSI_0_COMMAND_MODE_DMA_CTRL_ADDR,m,v,HWIO_MMSS_DSI_0_COMMAND_MODE_DMA_CTRL_IN)
#define HWIO_MMSS_DSI_0_COMMAND_MODE_DMA_CTRL_BROADCAST_EN_BMSK                                 0x80000000
#define HWIO_MMSS_DSI_0_COMMAND_MODE_DMA_CTRL_BROADCAST_EN_SHFT                                       0x1f
#define HWIO_MMSS_DSI_0_COMMAND_MODE_DMA_CTRL_BROADCAST_MASTER_BMSK                             0x40000000
#define HWIO_MMSS_DSI_0_COMMAND_MODE_DMA_CTRL_BROADCAST_MASTER_SHFT                                   0x1e
#define HWIO_MMSS_DSI_0_COMMAND_MODE_DMA_CTRL_EMBEDDED_MODE_BMSK                                0x10000000
#define HWIO_MMSS_DSI_0_COMMAND_MODE_DMA_CTRL_EMBEDDED_MODE_SHFT                                      0x1c
#define HWIO_MMSS_DSI_0_COMMAND_MODE_DMA_CTRL_POWER_MODE_BMSK                                    0x4000000
#define HWIO_MMSS_DSI_0_COMMAND_MODE_DMA_CTRL_POWER_MODE_SHFT                                         0x1a
#define HWIO_MMSS_DSI_0_COMMAND_MODE_DMA_CTRL_PACKET_TYPE_BMSK                                   0x1000000
#define HWIO_MMSS_DSI_0_COMMAND_MODE_DMA_CTRL_PACKET_TYPE_SHFT                                        0x18
#define HWIO_MMSS_DSI_0_COMMAND_MODE_DMA_CTRL_VC_BMSK                                             0xc00000
#define HWIO_MMSS_DSI_0_COMMAND_MODE_DMA_CTRL_VC_SHFT                                                 0x16
#define HWIO_MMSS_DSI_0_COMMAND_MODE_DMA_CTRL_DT_BMSK                                             0x3f0000
#define HWIO_MMSS_DSI_0_COMMAND_MODE_DMA_CTRL_DT_SHFT                                                 0x10
#define HWIO_MMSS_DSI_0_COMMAND_MODE_DMA_CTRL_WC_BMSK                                               0xffff
#define HWIO_MMSS_DSI_0_COMMAND_MODE_DMA_CTRL_WC_SHFT                                                  0x0

#define HWIO_MMSS_DSI_0_COMMAND_MODE_MDP_CTRL_ADDR                                              (DSI_0_DSI_REG_BASE      + 0x00000040)
#define HWIO_MMSS_DSI_0_COMMAND_MODE_MDP_CTRL_RMSK                                              0xfff7b3ff
#define HWIO_MMSS_DSI_0_COMMAND_MODE_MDP_CTRL_IN          \
        in_dword_masked(HWIO_MMSS_DSI_0_COMMAND_MODE_MDP_CTRL_ADDR, HWIO_MMSS_DSI_0_COMMAND_MODE_MDP_CTRL_RMSK)
#define HWIO_MMSS_DSI_0_COMMAND_MODE_MDP_CTRL_INM(m)      \
        in_dword_masked(HWIO_MMSS_DSI_0_COMMAND_MODE_MDP_CTRL_ADDR, m)
#define HWIO_MMSS_DSI_0_COMMAND_MODE_MDP_CTRL_OUT(v)      \
        out_dword(HWIO_MMSS_DSI_0_COMMAND_MODE_MDP_CTRL_ADDR,v)
#define HWIO_MMSS_DSI_0_COMMAND_MODE_MDP_CTRL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_DSI_0_COMMAND_MODE_MDP_CTRL_ADDR,m,v,HWIO_MMSS_DSI_0_COMMAND_MODE_MDP_CTRL_IN)
#define HWIO_MMSS_DSI_0_COMMAND_MODE_MDP_CTRL_LINE_SPLIT_BMSK                                   0x80000000
#define HWIO_MMSS_DSI_0_COMMAND_MODE_MDP_CTRL_LINE_SPLIT_SHFT                                         0x1f
#define HWIO_MMSS_DSI_0_COMMAND_MODE_MDP_CTRL_RGB_SWAP1_BMSK                                    0x70000000
#define HWIO_MMSS_DSI_0_COMMAND_MODE_MDP_CTRL_RGB_SWAP1_SHFT                                          0x1c
#define HWIO_MMSS_DSI_0_COMMAND_MODE_MDP_CTRL_DST_FORMAT1_BMSK                                   0xf000000
#define HWIO_MMSS_DSI_0_COMMAND_MODE_MDP_CTRL_DST_FORMAT1_SHFT                                        0x18
#define HWIO_MMSS_DSI_0_COMMAND_MODE_MDP_CTRL_INTERLEAVE_MAX_BMSK                                 0xf00000
#define HWIO_MMSS_DSI_0_COMMAND_MODE_MDP_CTRL_INTERLEAVE_MAX_SHFT                                     0x14
#define HWIO_MMSS_DSI_0_COMMAND_MODE_MDP_CTRL_RGB_SWAP_BMSK                                        0x70000
#define HWIO_MMSS_DSI_0_COMMAND_MODE_MDP_CTRL_RGB_SWAP_SHFT                                           0x10
#define HWIO_MMSS_DSI_0_COMMAND_MODE_MDP_CTRL_STREAM1_DST_FORMAT_SEL_BMSK                           0x8000
#define HWIO_MMSS_DSI_0_COMMAND_MODE_MDP_CTRL_STREAM1_DST_FORMAT_SEL_SHFT                              0xf
#define HWIO_MMSS_DSI_0_COMMAND_MODE_MDP_CTRL_B_SEL1_BMSK                                           0x2000
#define HWIO_MMSS_DSI_0_COMMAND_MODE_MDP_CTRL_B_SEL1_SHFT                                              0xd
#define HWIO_MMSS_DSI_0_COMMAND_MODE_MDP_CTRL_B_SEL_BMSK                                            0x1000
#define HWIO_MMSS_DSI_0_COMMAND_MODE_MDP_CTRL_B_SEL_SHFT                                               0xc
#define HWIO_MMSS_DSI_0_COMMAND_MODE_MDP_CTRL_G_SEL1_BMSK                                            0x200
#define HWIO_MMSS_DSI_0_COMMAND_MODE_MDP_CTRL_G_SEL1_SHFT                                              0x9
#define HWIO_MMSS_DSI_0_COMMAND_MODE_MDP_CTRL_G_SEL_BMSK                                             0x100
#define HWIO_MMSS_DSI_0_COMMAND_MODE_MDP_CTRL_G_SEL_SHFT                                               0x8
#define HWIO_MMSS_DSI_0_COMMAND_MODE_MDP_CTRL_BYTE_MSB_LSB_FLIP1_BMSK                                 0x80
#define HWIO_MMSS_DSI_0_COMMAND_MODE_MDP_CTRL_BYTE_MSB_LSB_FLIP1_SHFT                                  0x7
#define HWIO_MMSS_DSI_0_COMMAND_MODE_MDP_CTRL_BYTE_MSB_LSB_FLIP_BMSK                                  0x40
#define HWIO_MMSS_DSI_0_COMMAND_MODE_MDP_CTRL_BYTE_MSB_LSB_FLIP_SHFT                                   0x6
#define HWIO_MMSS_DSI_0_COMMAND_MODE_MDP_CTRL_R_SEL1_BMSK                                             0x20
#define HWIO_MMSS_DSI_0_COMMAND_MODE_MDP_CTRL_R_SEL1_SHFT                                              0x5
#define HWIO_MMSS_DSI_0_COMMAND_MODE_MDP_CTRL_R_SEL_BMSK                                              0x10
#define HWIO_MMSS_DSI_0_COMMAND_MODE_MDP_CTRL_R_SEL_SHFT                                               0x4
#define HWIO_MMSS_DSI_0_COMMAND_MODE_MDP_CTRL_DST_FORMAT_BMSK                                          0xf
#define HWIO_MMSS_DSI_0_COMMAND_MODE_MDP_CTRL_DST_FORMAT_SHFT                                          0x0

#define HWIO_MMSS_DSI_0_COMMAND_MODE_MDP_DCS_CMD_CTRL_ADDR                                      (DSI_0_DSI_REG_BASE      + 0x00000044)
#define HWIO_MMSS_DSI_0_COMMAND_MODE_MDP_DCS_CMD_CTRL_RMSK                                         0x7ffff
#define HWIO_MMSS_DSI_0_COMMAND_MODE_MDP_DCS_CMD_CTRL_IN          \
        in_dword_masked(HWIO_MMSS_DSI_0_COMMAND_MODE_MDP_DCS_CMD_CTRL_ADDR, HWIO_MMSS_DSI_0_COMMAND_MODE_MDP_DCS_CMD_CTRL_RMSK)
#define HWIO_MMSS_DSI_0_COMMAND_MODE_MDP_DCS_CMD_CTRL_INM(m)      \
        in_dword_masked(HWIO_MMSS_DSI_0_COMMAND_MODE_MDP_DCS_CMD_CTRL_ADDR, m)
#define HWIO_MMSS_DSI_0_COMMAND_MODE_MDP_DCS_CMD_CTRL_OUT(v)      \
        out_dword(HWIO_MMSS_DSI_0_COMMAND_MODE_MDP_DCS_CMD_CTRL_ADDR,v)
#define HWIO_MMSS_DSI_0_COMMAND_MODE_MDP_DCS_CMD_CTRL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_DSI_0_COMMAND_MODE_MDP_DCS_CMD_CTRL_ADDR,m,v,HWIO_MMSS_DSI_0_COMMAND_MODE_MDP_DCS_CMD_CTRL_IN)
#define HWIO_MMSS_DSI_0_COMMAND_MODE_MDP_DCS_CMD_CTRL_STREAM2_INSERT_DCS_COMMAND_BMSK              0x40000
#define HWIO_MMSS_DSI_0_COMMAND_MODE_MDP_DCS_CMD_CTRL_STREAM2_INSERT_DCS_COMMAND_SHFT                 0x12
#define HWIO_MMSS_DSI_0_COMMAND_MODE_MDP_DCS_CMD_CTRL_INSERT_DCS_COMMAND2_BMSK                     0x20000
#define HWIO_MMSS_DSI_0_COMMAND_MODE_MDP_DCS_CMD_CTRL_INSERT_DCS_COMMAND2_SHFT                        0x11
#define HWIO_MMSS_DSI_0_COMMAND_MODE_MDP_DCS_CMD_CTRL_INSERT_DCS_COMMAND_BMSK                      0x10000
#define HWIO_MMSS_DSI_0_COMMAND_MODE_MDP_DCS_CMD_CTRL_INSERT_DCS_COMMAND_SHFT                         0x10
#define HWIO_MMSS_DSI_0_COMMAND_MODE_MDP_DCS_CMD_CTRL_WR_MEM_CONTINUE_BMSK                          0xff00
#define HWIO_MMSS_DSI_0_COMMAND_MODE_MDP_DCS_CMD_CTRL_WR_MEM_CONTINUE_SHFT                             0x8
#define HWIO_MMSS_DSI_0_COMMAND_MODE_MDP_DCS_CMD_CTRL_WR_MEM_START_BMSK                               0xff
#define HWIO_MMSS_DSI_0_COMMAND_MODE_MDP_DCS_CMD_CTRL_WR_MEM_START_SHFT                                0x0

#define HWIO_MMSS_DSI_0_DMA_CMD_OFFSET_ADDR                                                     (DSI_0_DSI_REG_BASE      + 0x00000048)
#define HWIO_MMSS_DSI_0_DMA_CMD_OFFSET_RMSK                                                     0xffffffff
#define HWIO_MMSS_DSI_0_DMA_CMD_OFFSET_IN          \
        in_dword_masked(HWIO_MMSS_DSI_0_DMA_CMD_OFFSET_ADDR, HWIO_MMSS_DSI_0_DMA_CMD_OFFSET_RMSK)
#define HWIO_MMSS_DSI_0_DMA_CMD_OFFSET_INM(m)      \
        in_dword_masked(HWIO_MMSS_DSI_0_DMA_CMD_OFFSET_ADDR, m)
#define HWIO_MMSS_DSI_0_DMA_CMD_OFFSET_OUT(v)      \
        out_dword(HWIO_MMSS_DSI_0_DMA_CMD_OFFSET_ADDR,v)
#define HWIO_MMSS_DSI_0_DMA_CMD_OFFSET_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_DSI_0_DMA_CMD_OFFSET_ADDR,m,v,HWIO_MMSS_DSI_0_DMA_CMD_OFFSET_IN)
#define HWIO_MMSS_DSI_0_DMA_CMD_OFFSET_CMD_OFFSET_BMSK                                          0xffffffff
#define HWIO_MMSS_DSI_0_DMA_CMD_OFFSET_CMD_OFFSET_SHFT                                                 0x0

#define HWIO_MMSS_DSI_0_DMA_CMD_LENGTH_ADDR                                                     (DSI_0_DSI_REG_BASE      + 0x0000004c)
#define HWIO_MMSS_DSI_0_DMA_CMD_LENGTH_RMSK                                                       0xffffff
#define HWIO_MMSS_DSI_0_DMA_CMD_LENGTH_IN          \
        in_dword_masked(HWIO_MMSS_DSI_0_DMA_CMD_LENGTH_ADDR, HWIO_MMSS_DSI_0_DMA_CMD_LENGTH_RMSK)
#define HWIO_MMSS_DSI_0_DMA_CMD_LENGTH_INM(m)      \
        in_dword_masked(HWIO_MMSS_DSI_0_DMA_CMD_LENGTH_ADDR, m)
#define HWIO_MMSS_DSI_0_DMA_CMD_LENGTH_OUT(v)      \
        out_dword(HWIO_MMSS_DSI_0_DMA_CMD_LENGTH_ADDR,v)
#define HWIO_MMSS_DSI_0_DMA_CMD_LENGTH_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_DSI_0_DMA_CMD_LENGTH_ADDR,m,v,HWIO_MMSS_DSI_0_DMA_CMD_LENGTH_IN)
#define HWIO_MMSS_DSI_0_DMA_CMD_LENGTH_CMD_LENGTH_BMSK                                            0xffffff
#define HWIO_MMSS_DSI_0_DMA_CMD_LENGTH_CMD_LENGTH_SHFT                                                 0x0

#define HWIO_MMSS_DSI_0_DMA_FIFO_CTRL_ADDR                                                      (DSI_0_DSI_REG_BASE      + 0x00000050)
#define HWIO_MMSS_DSI_0_DMA_FIFO_CTRL_RMSK                                                            0x10033
#define HWIO_MMSS_DSI_0_DMA_FIFO_CTRL_IN          \
        in_dword_masked(HWIO_MMSS_DSI_0_DMA_FIFO_CTRL_ADDR, HWIO_MMSS_DSI_0_DMA_FIFO_CTRL_RMSK)
#define HWIO_MMSS_DSI_0_DMA_FIFO_CTRL_INM(m)      \
        in_dword_masked(HWIO_MMSS_DSI_0_DMA_FIFO_CTRL_ADDR, m)
#define HWIO_MMSS_DSI_0_DMA_FIFO_CTRL_OUT(v)      \
        out_dword(HWIO_MMSS_DSI_0_DMA_FIFO_CTRL_ADDR,v)
#define HWIO_MMSS_DSI_0_DMA_FIFO_CTRL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_DSI_0_DMA_FIFO_CTRL_ADDR,m,v,HWIO_MMSS_DSI_0_DMA_FIFO_CTRL_IN)
#define HWIO_MMSS_DSI_0_DMA_FIFO_CTRL_READ_WATERMARK_DISABLE_BMSK                                  0x10000
#define HWIO_MMSS_DSI_0_DMA_FIFO_CTRL_READ_WATERMARK_DISABLE_SHFT                                     0x10
#define HWIO_MMSS_DSI_0_DMA_FIFO_CTRL_READ_WATERMARK_BMSK                                             0x30
#define HWIO_MMSS_DSI_0_DMA_FIFO_CTRL_READ_WATERMARK_SHFT                                              0x4
#define HWIO_MMSS_DSI_0_DMA_FIFO_CTRL_WRITE_WATERMARK_BMSK                                             0x3
#define HWIO_MMSS_DSI_0_DMA_FIFO_CTRL_WRITE_WATERMARK_SHFT                                             0x0

#define HWIO_MMSS_DSI_0_DMA_NULL_PACKET_DATA_ADDR                                               (DSI_0_DSI_REG_BASE      + 0x00000054)
#define HWIO_MMSS_DSI_0_DMA_NULL_PACKET_DATA_RMSK                                                   0x3fff
#define HWIO_MMSS_DSI_0_DMA_NULL_PACKET_DATA_IN          \
        in_dword_masked(HWIO_MMSS_DSI_0_DMA_NULL_PACKET_DATA_ADDR, HWIO_MMSS_DSI_0_DMA_NULL_PACKET_DATA_RMSK)
#define HWIO_MMSS_DSI_0_DMA_NULL_PACKET_DATA_INM(m)      \
        in_dword_masked(HWIO_MMSS_DSI_0_DMA_NULL_PACKET_DATA_ADDR, m)
#define HWIO_MMSS_DSI_0_DMA_NULL_PACKET_DATA_OUT(v)      \
        out_dword(HWIO_MMSS_DSI_0_DMA_NULL_PACKET_DATA_ADDR,v)
#define HWIO_MMSS_DSI_0_DMA_NULL_PACKET_DATA_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_DSI_0_DMA_NULL_PACKET_DATA_ADDR,m,v,HWIO_MMSS_DSI_0_DMA_NULL_PACKET_DATA_IN)
#define HWIO_MMSS_DSI_0_DMA_NULL_PACKET_DATA_NULL_DATATYPE_BMSK                                     0x3f00
#define HWIO_MMSS_DSI_0_DMA_NULL_PACKET_DATA_NULL_DATATYPE_SHFT                                        0x8
#define HWIO_MMSS_DSI_0_DMA_NULL_PACKET_DATA_NULL_DATA_BMSK                                           0xff
#define HWIO_MMSS_DSI_0_DMA_NULL_PACKET_DATA_NULL_DATA_SHFT                                            0x0

#define HWIO_MMSS_DSI_0_COMMAND_MODE_MDP_STREAM0_CTRL_ADDR                                      (DSI_0_DSI_REG_BASE      + 0x00000058)
#define HWIO_MMSS_DSI_0_COMMAND_MODE_MDP_STREAM0_CTRL_RMSK                                      0xffff033f
#define HWIO_MMSS_DSI_0_COMMAND_MODE_MDP_STREAM0_CTRL_IN          \
        in_dword_masked(HWIO_MMSS_DSI_0_COMMAND_MODE_MDP_STREAM0_CTRL_ADDR, HWIO_MMSS_DSI_0_COMMAND_MODE_MDP_STREAM0_CTRL_RMSK)
#define HWIO_MMSS_DSI_0_COMMAND_MODE_MDP_STREAM0_CTRL_INM(m)      \
        in_dword_masked(HWIO_MMSS_DSI_0_COMMAND_MODE_MDP_STREAM0_CTRL_ADDR, m)
#define HWIO_MMSS_DSI_0_COMMAND_MODE_MDP_STREAM0_CTRL_OUT(v)      \
        out_dword(HWIO_MMSS_DSI_0_COMMAND_MODE_MDP_STREAM0_CTRL_ADDR,v)
#define HWIO_MMSS_DSI_0_COMMAND_MODE_MDP_STREAM0_CTRL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_DSI_0_COMMAND_MODE_MDP_STREAM0_CTRL_ADDR,m,v,HWIO_MMSS_DSI_0_COMMAND_MODE_MDP_STREAM0_CTRL_IN)
#define HWIO_MMSS_DSI_0_COMMAND_MODE_MDP_STREAM0_CTRL_MDP0_WC_BMSK                              0xffff0000
#define HWIO_MMSS_DSI_0_COMMAND_MODE_MDP_STREAM0_CTRL_MDP0_WC_SHFT                                    0x10
#define HWIO_MMSS_DSI_0_COMMAND_MODE_MDP_STREAM0_CTRL_MDP0_VC_BMSK                                   0x300
#define HWIO_MMSS_DSI_0_COMMAND_MODE_MDP_STREAM0_CTRL_MDP0_VC_SHFT                                     0x8
#define HWIO_MMSS_DSI_0_COMMAND_MODE_MDP_STREAM0_CTRL_MDP0_DT_BMSK                                    0x3f
#define HWIO_MMSS_DSI_0_COMMAND_MODE_MDP_STREAM0_CTRL_MDP0_DT_SHFT                                     0x0

#define HWIO_MMSS_DSI_0_COMMAND_MODE_MDP_STREAM0_TOTAL_ADDR                                     (DSI_0_DSI_REG_BASE      + 0x0000005c)
#define HWIO_MMSS_DSI_0_COMMAND_MODE_MDP_STREAM0_TOTAL_RMSK                                     0xffffffff
#define HWIO_MMSS_DSI_0_COMMAND_MODE_MDP_STREAM0_TOTAL_IN          \
        in_dword_masked(HWIO_MMSS_DSI_0_COMMAND_MODE_MDP_STREAM0_TOTAL_ADDR, HWIO_MMSS_DSI_0_COMMAND_MODE_MDP_STREAM0_TOTAL_RMSK)
#define HWIO_MMSS_DSI_0_COMMAND_MODE_MDP_STREAM0_TOTAL_INM(m)      \
        in_dword_masked(HWIO_MMSS_DSI_0_COMMAND_MODE_MDP_STREAM0_TOTAL_ADDR, m)
#define HWIO_MMSS_DSI_0_COMMAND_MODE_MDP_STREAM0_TOTAL_OUT(v)      \
        out_dword(HWIO_MMSS_DSI_0_COMMAND_MODE_MDP_STREAM0_TOTAL_ADDR,v)
#define HWIO_MMSS_DSI_0_COMMAND_MODE_MDP_STREAM0_TOTAL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_DSI_0_COMMAND_MODE_MDP_STREAM0_TOTAL_ADDR,m,v,HWIO_MMSS_DSI_0_COMMAND_MODE_MDP_STREAM0_TOTAL_IN)
#define HWIO_MMSS_DSI_0_COMMAND_MODE_MDP_STREAM0_TOTAL_MDP0_V_TOTAL_BMSK                        0xffff0000
#define HWIO_MMSS_DSI_0_COMMAND_MODE_MDP_STREAM0_TOTAL_MDP0_V_TOTAL_SHFT                              0x10
#define HWIO_MMSS_DSI_0_COMMAND_MODE_MDP_STREAM0_TOTAL_MDP0_H_TOTAL_BMSK                            0xffff
#define HWIO_MMSS_DSI_0_COMMAND_MODE_MDP_STREAM0_TOTAL_MDP0_H_TOTAL_SHFT                               0x0

#define HWIO_MMSS_DSI_0_COMMAND_MODE_MDP_STREAM1_CTRL_ADDR                                      (DSI_0_DSI_REG_BASE      + 0x00000060)
#define HWIO_MMSS_DSI_0_COMMAND_MODE_MDP_STREAM1_CTRL_RMSK                                      0xffff033f
#define HWIO_MMSS_DSI_0_COMMAND_MODE_MDP_STREAM1_CTRL_IN          \
        in_dword_masked(HWIO_MMSS_DSI_0_COMMAND_MODE_MDP_STREAM1_CTRL_ADDR, HWIO_MMSS_DSI_0_COMMAND_MODE_MDP_STREAM1_CTRL_RMSK)
#define HWIO_MMSS_DSI_0_COMMAND_MODE_MDP_STREAM1_CTRL_INM(m)      \
        in_dword_masked(HWIO_MMSS_DSI_0_COMMAND_MODE_MDP_STREAM1_CTRL_ADDR, m)
#define HWIO_MMSS_DSI_0_COMMAND_MODE_MDP_STREAM1_CTRL_OUT(v)      \
        out_dword(HWIO_MMSS_DSI_0_COMMAND_MODE_MDP_STREAM1_CTRL_ADDR,v)
#define HWIO_MMSS_DSI_0_COMMAND_MODE_MDP_STREAM1_CTRL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_DSI_0_COMMAND_MODE_MDP_STREAM1_CTRL_ADDR,m,v,HWIO_MMSS_DSI_0_COMMAND_MODE_MDP_STREAM1_CTRL_IN)
#define HWIO_MMSS_DSI_0_COMMAND_MODE_MDP_STREAM1_CTRL_MDP1_WC_BMSK                              0xffff0000
#define HWIO_MMSS_DSI_0_COMMAND_MODE_MDP_STREAM1_CTRL_MDP1_WC_SHFT                                    0x10
#define HWIO_MMSS_DSI_0_COMMAND_MODE_MDP_STREAM1_CTRL_MDP1_VC_BMSK                                   0x300
#define HWIO_MMSS_DSI_0_COMMAND_MODE_MDP_STREAM1_CTRL_MDP1_VC_SHFT                                     0x8
#define HWIO_MMSS_DSI_0_COMMAND_MODE_MDP_STREAM1_CTRL_MDP1_DT_BMSK                                    0x3f
#define HWIO_MMSS_DSI_0_COMMAND_MODE_MDP_STREAM1_CTRL_MDP1_DT_SHFT                                     0x0

#define HWIO_MMSS_DSI_0_COMMAND_MODE_MDP_STREAM1_TOTAL_ADDR                                     (DSI_0_DSI_REG_BASE      + 0x00000064)
#define HWIO_MMSS_DSI_0_COMMAND_MODE_MDP_STREAM1_TOTAL_RMSK                                     0xffffffff
#define HWIO_MMSS_DSI_0_COMMAND_MODE_MDP_STREAM1_TOTAL_IN          \
        in_dword_masked(HWIO_MMSS_DSI_0_COMMAND_MODE_MDP_STREAM1_TOTAL_ADDR, HWIO_MMSS_DSI_0_COMMAND_MODE_MDP_STREAM1_TOTAL_RMSK)
#define HWIO_MMSS_DSI_0_COMMAND_MODE_MDP_STREAM1_TOTAL_INM(m)      \
        in_dword_masked(HWIO_MMSS_DSI_0_COMMAND_MODE_MDP_STREAM1_TOTAL_ADDR, m)
#define HWIO_MMSS_DSI_0_COMMAND_MODE_MDP_STREAM1_TOTAL_OUT(v)      \
        out_dword(HWIO_MMSS_DSI_0_COMMAND_MODE_MDP_STREAM1_TOTAL_ADDR,v)
#define HWIO_MMSS_DSI_0_COMMAND_MODE_MDP_STREAM1_TOTAL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_DSI_0_COMMAND_MODE_MDP_STREAM1_TOTAL_ADDR,m,v,HWIO_MMSS_DSI_0_COMMAND_MODE_MDP_STREAM1_TOTAL_IN)
#define HWIO_MMSS_DSI_0_COMMAND_MODE_MDP_STREAM1_TOTAL_MDP1_V_TOTAL_BMSK                        0xffff0000
#define HWIO_MMSS_DSI_0_COMMAND_MODE_MDP_STREAM1_TOTAL_MDP1_V_TOTAL_SHFT                              0x10
#define HWIO_MMSS_DSI_0_COMMAND_MODE_MDP_STREAM1_TOTAL_MDP1_H_TOTAL_BMSK                            0xffff
#define HWIO_MMSS_DSI_0_COMMAND_MODE_MDP_STREAM1_TOTAL_MDP1_H_TOTAL_SHFT                               0x0

#define HWIO_MMSS_DSI_0_ACK_ERR_STATUS_ADDR                                                     (DSI_0_DSI_REG_BASE      + 0x00000068)
#define HWIO_MMSS_DSI_0_ACK_ERR_STATUS_RMSK                                                     0x1193bfff
#define HWIO_MMSS_DSI_0_ACK_ERR_STATUS_IN          \
        in_dword_masked(HWIO_MMSS_DSI_0_ACK_ERR_STATUS_ADDR, HWIO_MMSS_DSI_0_ACK_ERR_STATUS_RMSK)
#define HWIO_MMSS_DSI_0_ACK_ERR_STATUS_INM(m)      \
        in_dword_masked(HWIO_MMSS_DSI_0_ACK_ERR_STATUS_ADDR, m)
#define HWIO_MMSS_DSI_0_ACK_ERR_STATUS_OUT(v)      \
        out_dword(HWIO_MMSS_DSI_0_ACK_ERR_STATUS_ADDR,v)
#define HWIO_MMSS_DSI_0_ACK_ERR_STATUS_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_DSI_0_ACK_ERR_STATUS_ADDR,m,v,HWIO_MMSS_DSI_0_ACK_ERR_STATUS_IN)
#define HWIO_MMSS_DSI_0_ACK_ERR_STATUS_ACK_CLR_BMSK                                             0x10000000
#define HWIO_MMSS_DSI_0_ACK_ERR_STATUS_ACK_CLR_SHFT                                                   0x1c
#define HWIO_MMSS_DSI_0_ACK_ERR_STATUS_ACK_BMSK                                                 0x10000000
#define HWIO_MMSS_DSI_0_ACK_ERR_STATUS_ACK_SHFT                                                       0x1c
#define HWIO_MMSS_DSI_0_ACK_ERR_STATUS_ERROR_REPORT_DETECTED_CLR_BMSK                            0x1000000
#define HWIO_MMSS_DSI_0_ACK_ERR_STATUS_ERROR_REPORT_DETECTED_CLR_SHFT                                 0x18
#define HWIO_MMSS_DSI_0_ACK_ERR_STATUS_ERROR_REPORT_DETECTED_BMSK                                0x1000000
#define HWIO_MMSS_DSI_0_ACK_ERR_STATUS_ERROR_REPORT_DETECTED_SHFT                                     0x18
#define HWIO_MMSS_DSI_0_ACK_ERR_STATUS_RDBK_INCOMPLETE_PACKET_ERR_CLR_BMSK                        0x800000
#define HWIO_MMSS_DSI_0_ACK_ERR_STATUS_RDBK_INCOMPLETE_PACKET_ERR_CLR_SHFT                            0x17
#define HWIO_MMSS_DSI_0_ACK_ERR_STATUS_RDBK_INCOMPLETE_PACKET_ERR_BMSK                            0x800000
#define HWIO_MMSS_DSI_0_ACK_ERR_STATUS_RDBK_INCOMPLETE_PACKET_ERR_SHFT                                0x17
#define HWIO_MMSS_DSI_0_ACK_ERR_STATUS_RDBK_DATA_CRC_ERR_CLR_BMSK                                 0x100000
#define HWIO_MMSS_DSI_0_ACK_ERR_STATUS_RDBK_DATA_CRC_ERR_CLR_SHFT                                     0x14
#define HWIO_MMSS_DSI_0_ACK_ERR_STATUS_RDBK_DATA_CRC_ERR_BMSK                                     0x100000
#define HWIO_MMSS_DSI_0_ACK_ERR_STATUS_RDBK_DATA_CRC_ERR_SHFT                                         0x14
#define HWIO_MMSS_DSI_0_ACK_ERR_STATUS_RDBK_DATA_MULTI_ECC_ERR_CLR_BMSK                            0x20000
#define HWIO_MMSS_DSI_0_ACK_ERR_STATUS_RDBK_DATA_MULTI_ECC_ERR_CLR_SHFT                               0x11
#define HWIO_MMSS_DSI_0_ACK_ERR_STATUS_RDBK_DATA_MULTI_ECC_ERR_BMSK                                0x20000
#define HWIO_MMSS_DSI_0_ACK_ERR_STATUS_RDBK_DATA_MULTI_ECC_ERR_SHFT                                   0x11
#define HWIO_MMSS_DSI_0_ACK_ERR_STATUS_RDBK_DATA_ECC_ERR_CLR_BMSK                                  0x10000
#define HWIO_MMSS_DSI_0_ACK_ERR_STATUS_RDBK_DATA_ECC_ERR_CLR_SHFT                                     0x10
#define HWIO_MMSS_DSI_0_ACK_ERR_STATUS_RDBK_DATA_ECC_ERR_BMSK                                      0x10000
#define HWIO_MMSS_DSI_0_ACK_ERR_STATUS_RDBK_DATA_ECC_ERR_SHFT                                         0x10
#define HWIO_MMSS_DSI_0_ACK_ERR_STATUS_PANEL_SPECIFIC_ERR_CLR_BMSK                                  0x8000
#define HWIO_MMSS_DSI_0_ACK_ERR_STATUS_PANEL_SPECIFIC_ERR_CLR_SHFT                                     0xf
#define HWIO_MMSS_DSI_0_ACK_ERR_STATUS_PANEL_SPECIFIC_ERR_BMSK                                      0x8000
#define HWIO_MMSS_DSI_0_ACK_ERR_STATUS_PANEL_SPECIFIC_ERR_SHFT                                         0xf
#define HWIO_MMSS_DSI_0_ACK_ERR_STATUS_PROTOCOL_VIOLATION_CLR_BMSK                                  0x2000
#define HWIO_MMSS_DSI_0_ACK_ERR_STATUS_PROTOCOL_VIOLATION_CLR_SHFT                                     0xd
#define HWIO_MMSS_DSI_0_ACK_ERR_STATUS_PROTOCOL_VIOLATION_BMSK                                      0x2000
#define HWIO_MMSS_DSI_0_ACK_ERR_STATUS_PROTOCOL_VIOLATION_SHFT                                         0xd
#define HWIO_MMSS_DSI_0_ACK_ERR_STATUS_VC_ERR_CLR_BMSK                                              0x1000
#define HWIO_MMSS_DSI_0_ACK_ERR_STATUS_VC_ERR_CLR_SHFT                                                 0xc
#define HWIO_MMSS_DSI_0_ACK_ERR_STATUS_VC_ERR_BMSK                                                  0x1000
#define HWIO_MMSS_DSI_0_ACK_ERR_STATUS_VC_ERR_SHFT                                                     0xc
#define HWIO_MMSS_DSI_0_ACK_ERR_STATUS_DT_ERR_CLR_BMSK                                               0x800
#define HWIO_MMSS_DSI_0_ACK_ERR_STATUS_DT_ERR_CLR_SHFT                                                 0xb
#define HWIO_MMSS_DSI_0_ACK_ERR_STATUS_DT_ERR_BMSK                                                   0x800
#define HWIO_MMSS_DSI_0_ACK_ERR_STATUS_DT_ERR_SHFT                                                     0xb
#define HWIO_MMSS_DSI_0_ACK_ERR_STATUS_CRC_ERR_CLR_BMSK                                              0x400
#define HWIO_MMSS_DSI_0_ACK_ERR_STATUS_CRC_ERR_CLR_SHFT                                                0xa
#define HWIO_MMSS_DSI_0_ACK_ERR_STATUS_CRC_ERR_BMSK                                                  0x400
#define HWIO_MMSS_DSI_0_ACK_ERR_STATUS_CRC_ERR_SHFT                                                    0xa
#define HWIO_MMSS_DSI_0_ACK_ERR_STATUS_MULTI_ECC_ERR_CLR_BMSK                                        0x200
#define HWIO_MMSS_DSI_0_ACK_ERR_STATUS_MULTI_ECC_ERR_CLR_SHFT                                          0x9
#define HWIO_MMSS_DSI_0_ACK_ERR_STATUS_MULTI_ECC_ERR_BMSK                                            0x200
#define HWIO_MMSS_DSI_0_ACK_ERR_STATUS_MULTI_ECC_ERR_SHFT                                              0x9
#define HWIO_MMSS_DSI_0_ACK_ERR_STATUS_ECC_ERR_CLR_BMSK                                              0x100
#define HWIO_MMSS_DSI_0_ACK_ERR_STATUS_ECC_ERR_CLR_SHFT                                                0x8
#define HWIO_MMSS_DSI_0_ACK_ERR_STATUS_ECC_ERR_BMSK                                                  0x100
#define HWIO_MMSS_DSI_0_ACK_ERR_STATUS_ECC_ERR_SHFT                                                    0x8
#define HWIO_MMSS_DSI_0_ACK_ERR_STATUS_CONTENTION_CLR_BMSK                                            0x80
#define HWIO_MMSS_DSI_0_ACK_ERR_STATUS_CONTENTION_CLR_SHFT                                             0x7
#define HWIO_MMSS_DSI_0_ACK_ERR_STATUS_CONTENTION_BMSK                                                0x80
#define HWIO_MMSS_DSI_0_ACK_ERR_STATUS_CONTENTION_SHFT                                                 0x7
#define HWIO_MMSS_DSI_0_ACK_ERR_STATUS_FALSE_CTRL_ERR_CLR_BMSK                                        0x40
#define HWIO_MMSS_DSI_0_ACK_ERR_STATUS_FALSE_CTRL_ERR_CLR_SHFT                                         0x6
#define HWIO_MMSS_DSI_0_ACK_ERR_STATUS_FALSE_CTRL_ERR_BMSK                                            0x40
#define HWIO_MMSS_DSI_0_ACK_ERR_STATUS_FALSE_CTRL_ERR_SHFT                                             0x6
#define HWIO_MMSS_DSI_0_ACK_ERR_STATUS_TIMEOUT_CLR_BMSK                                               0x20
#define HWIO_MMSS_DSI_0_ACK_ERR_STATUS_TIMEOUT_CLR_SHFT                                                0x5
#define HWIO_MMSS_DSI_0_ACK_ERR_STATUS_TIMEOUT_BMSK                                                   0x20
#define HWIO_MMSS_DSI_0_ACK_ERR_STATUS_TIMEOUT_SHFT                                                    0x5
#define HWIO_MMSS_DSI_0_ACK_ERR_STATUS_LP_ERR_CLR_BMSK                                                0x10
#define HWIO_MMSS_DSI_0_ACK_ERR_STATUS_LP_ERR_CLR_SHFT                                                 0x4
#define HWIO_MMSS_DSI_0_ACK_ERR_STATUS_LP_ERR_BMSK                                                    0x10
#define HWIO_MMSS_DSI_0_ACK_ERR_STATUS_LP_ERR_SHFT                                                     0x4
#define HWIO_MMSS_DSI_0_ACK_ERR_STATUS_ESC_ERR_CLR_BMSK                                                0x8
#define HWIO_MMSS_DSI_0_ACK_ERR_STATUS_ESC_ERR_CLR_SHFT                                                0x3
#define HWIO_MMSS_DSI_0_ACK_ERR_STATUS_ESC_ERR_BMSK                                                    0x8
#define HWIO_MMSS_DSI_0_ACK_ERR_STATUS_ESC_ERR_SHFT                                                    0x3
#define HWIO_MMSS_DSI_0_ACK_ERR_STATUS_EOT_ERR_CLR_BMSK                                                0x4
#define HWIO_MMSS_DSI_0_ACK_ERR_STATUS_EOT_ERR_CLR_SHFT                                                0x2
#define HWIO_MMSS_DSI_0_ACK_ERR_STATUS_EOT_ERR_BMSK                                                    0x4
#define HWIO_MMSS_DSI_0_ACK_ERR_STATUS_EOT_ERR_SHFT                                                    0x2
#define HWIO_MMSS_DSI_0_ACK_ERR_STATUS_SOT_SYNC_ERR_CLR_BMSK                                           0x2
#define HWIO_MMSS_DSI_0_ACK_ERR_STATUS_SOT_SYNC_ERR_CLR_SHFT                                           0x1
#define HWIO_MMSS_DSI_0_ACK_ERR_STATUS_SOT_SYNC_ERR_BMSK                                               0x2
#define HWIO_MMSS_DSI_0_ACK_ERR_STATUS_SOT_SYNC_ERR_SHFT                                               0x1
#define HWIO_MMSS_DSI_0_ACK_ERR_STATUS_SOT_ERR_CLR_BMSK                                                0x1
#define HWIO_MMSS_DSI_0_ACK_ERR_STATUS_SOT_ERR_CLR_SHFT                                                0x0
#define HWIO_MMSS_DSI_0_ACK_ERR_STATUS_SOT_ERR_BMSK                                                    0x1
#define HWIO_MMSS_DSI_0_ACK_ERR_STATUS_SOT_ERR_SHFT                                                    0x0

#define HWIO_MMSS_DSI_0_RDBK_DATA0_ADDR                                                         (DSI_0_DSI_REG_BASE      + 0x0000006c)
#define HWIO_MMSS_DSI_0_RDBK_DATA0_RMSK                                                         0xffffffff
#define HWIO_MMSS_DSI_0_RDBK_DATA0_IN          \
        in_dword_masked(HWIO_MMSS_DSI_0_RDBK_DATA0_ADDR, HWIO_MMSS_DSI_0_RDBK_DATA0_RMSK)
#define HWIO_MMSS_DSI_0_RDBK_DATA0_INM(m)      \
        in_dword_masked(HWIO_MMSS_DSI_0_RDBK_DATA0_ADDR, m)
#define HWIO_MMSS_DSI_0_RDBK_DATA0_RD_DATA0_BMSK                                                0xffffffff
#define HWIO_MMSS_DSI_0_RDBK_DATA0_RD_DATA0_SHFT                                                       0x0

#define HWIO_MMSS_DSI_0_RDBK_DATA1_ADDR                                                         (DSI_0_DSI_REG_BASE      + 0x00000070)
#define HWIO_MMSS_DSI_0_RDBK_DATA1_RMSK                                                         0xffffffff
#define HWIO_MMSS_DSI_0_RDBK_DATA1_IN          \
        in_dword_masked(HWIO_MMSS_DSI_0_RDBK_DATA1_ADDR, HWIO_MMSS_DSI_0_RDBK_DATA1_RMSK)
#define HWIO_MMSS_DSI_0_RDBK_DATA1_INM(m)      \
        in_dword_masked(HWIO_MMSS_DSI_0_RDBK_DATA1_ADDR, m)
#define HWIO_MMSS_DSI_0_RDBK_DATA1_RD_DATA1_BMSK                                                0xffffffff
#define HWIO_MMSS_DSI_0_RDBK_DATA1_RD_DATA1_SHFT                                                       0x0

#define HWIO_MMSS_DSI_0_RDBK_DATA2_ADDR                                                         (DSI_0_DSI_REG_BASE      + 0x00000074)
#define HWIO_MMSS_DSI_0_RDBK_DATA2_RMSK                                                         0xffffffff
#define HWIO_MMSS_DSI_0_RDBK_DATA2_IN          \
        in_dword_masked(HWIO_MMSS_DSI_0_RDBK_DATA2_ADDR, HWIO_MMSS_DSI_0_RDBK_DATA2_RMSK)
#define HWIO_MMSS_DSI_0_RDBK_DATA2_INM(m)      \
        in_dword_masked(HWIO_MMSS_DSI_0_RDBK_DATA2_ADDR, m)
#define HWIO_MMSS_DSI_0_RDBK_DATA2_RD_DATA2_BMSK                                                0xffffffff
#define HWIO_MMSS_DSI_0_RDBK_DATA2_RD_DATA2_SHFT                                                       0x0

#define HWIO_MMSS_DSI_0_RDBK_DATA3_ADDR                                                         (DSI_0_DSI_REG_BASE      + 0x00000078)
#define HWIO_MMSS_DSI_0_RDBK_DATA3_RMSK                                                         0xffffffff
#define HWIO_MMSS_DSI_0_RDBK_DATA3_IN          \
        in_dword_masked(HWIO_MMSS_DSI_0_RDBK_DATA3_ADDR, HWIO_MMSS_DSI_0_RDBK_DATA3_RMSK)
#define HWIO_MMSS_DSI_0_RDBK_DATA3_INM(m)      \
        in_dword_masked(HWIO_MMSS_DSI_0_RDBK_DATA3_ADDR, m)
#define HWIO_MMSS_DSI_0_RDBK_DATA3_RD_DATA3_BMSK                                                0xffffffff
#define HWIO_MMSS_DSI_0_RDBK_DATA3_RD_DATA3_SHFT                                                       0x0

#define HWIO_MMSS_DSI_0_RDBK_DATATYPE0_ADDR                                                     (DSI_0_DSI_REG_BASE      + 0x0000007c)
#define HWIO_MMSS_DSI_0_RDBK_DATATYPE0_RMSK                                                     0x3f3f3f3f
#define HWIO_MMSS_DSI_0_RDBK_DATATYPE0_IN          \
        in_dword_masked(HWIO_MMSS_DSI_0_RDBK_DATATYPE0_ADDR, HWIO_MMSS_DSI_0_RDBK_DATATYPE0_RMSK)
#define HWIO_MMSS_DSI_0_RDBK_DATATYPE0_INM(m)      \
        in_dword_masked(HWIO_MMSS_DSI_0_RDBK_DATATYPE0_ADDR, m)
#define HWIO_MMSS_DSI_0_RDBK_DATATYPE0_OUT(v)      \
        out_dword(HWIO_MMSS_DSI_0_RDBK_DATATYPE0_ADDR,v)
#define HWIO_MMSS_DSI_0_RDBK_DATATYPE0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_DSI_0_RDBK_DATATYPE0_ADDR,m,v,HWIO_MMSS_DSI_0_RDBK_DATATYPE0_IN)
#define HWIO_MMSS_DSI_0_RDBK_DATATYPE0_DCS_SHORT_RD_2_BYTE_BMSK                                 0x3f000000
#define HWIO_MMSS_DSI_0_RDBK_DATATYPE0_DCS_SHORT_RD_2_BYTE_SHFT                                       0x18
#define HWIO_MMSS_DSI_0_RDBK_DATATYPE0_DCS_SHORT_RD_1_BYTE_BMSK                                   0x3f0000
#define HWIO_MMSS_DSI_0_RDBK_DATATYPE0_DCS_SHORT_RD_1_BYTE_SHFT                                       0x10
#define HWIO_MMSS_DSI_0_RDBK_DATATYPE0_GENERIC_SHORT_RD_2_BYTE_BMSK                                 0x3f00
#define HWIO_MMSS_DSI_0_RDBK_DATATYPE0_GENERIC_SHORT_RD_2_BYTE_SHFT                                    0x8
#define HWIO_MMSS_DSI_0_RDBK_DATATYPE0_GENERIC_SHORT_RD_1_BYTE_BMSK                                   0x3f
#define HWIO_MMSS_DSI_0_RDBK_DATATYPE0_GENERIC_SHORT_RD_1_BYTE_SHFT                                    0x0

#define HWIO_MMSS_DSI_0_RDBK_DATATYPE1_ADDR                                                     (DSI_0_DSI_REG_BASE      + 0x00000080)
#define HWIO_MMSS_DSI_0_RDBK_DATATYPE1_RMSK                                                       0x3f3f3f
#define HWIO_MMSS_DSI_0_RDBK_DATATYPE1_IN          \
        in_dword_masked(HWIO_MMSS_DSI_0_RDBK_DATATYPE1_ADDR, HWIO_MMSS_DSI_0_RDBK_DATATYPE1_RMSK)
#define HWIO_MMSS_DSI_0_RDBK_DATATYPE1_INM(m)      \
        in_dword_masked(HWIO_MMSS_DSI_0_RDBK_DATATYPE1_ADDR, m)
#define HWIO_MMSS_DSI_0_RDBK_DATATYPE1_OUT(v)      \
        out_dword(HWIO_MMSS_DSI_0_RDBK_DATATYPE1_ADDR,v)
#define HWIO_MMSS_DSI_0_RDBK_DATATYPE1_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_DSI_0_RDBK_DATATYPE1_ADDR,m,v,HWIO_MMSS_DSI_0_RDBK_DATATYPE1_IN)
#define HWIO_MMSS_DSI_0_RDBK_DATATYPE1_DCS_LONG_RD_BMSK                                           0x3f0000
#define HWIO_MMSS_DSI_0_RDBK_DATATYPE1_DCS_LONG_RD_SHFT                                               0x10
#define HWIO_MMSS_DSI_0_RDBK_DATATYPE1_GENERIC_LONG_RD_BMSK                                         0x3f00
#define HWIO_MMSS_DSI_0_RDBK_DATATYPE1_GENERIC_LONG_RD_SHFT                                            0x8
#define HWIO_MMSS_DSI_0_RDBK_DATATYPE1_ERROR_REPORT_BMSK                                              0x3f
#define HWIO_MMSS_DSI_0_RDBK_DATATYPE1_ERROR_REPORT_SHFT                                               0x0

#define HWIO_MMSS_DSI_0_TRIG_CTRL_ADDR                                                          (DSI_0_DSI_REG_BASE      + 0x00000084)
#define HWIO_MMSS_DSI_0_TRIG_CTRL_RMSK                                                          0x9111137f
#define HWIO_MMSS_DSI_0_TRIG_CTRL_IN          \
        in_dword_masked(HWIO_MMSS_DSI_0_TRIG_CTRL_ADDR, HWIO_MMSS_DSI_0_TRIG_CTRL_RMSK)
#define HWIO_MMSS_DSI_0_TRIG_CTRL_INM(m)      \
        in_dword_masked(HWIO_MMSS_DSI_0_TRIG_CTRL_ADDR, m)
#define HWIO_MMSS_DSI_0_TRIG_CTRL_OUT(v)      \
        out_dword(HWIO_MMSS_DSI_0_TRIG_CTRL_ADDR,v)
#define HWIO_MMSS_DSI_0_TRIG_CTRL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_DSI_0_TRIG_CTRL_ADDR,m,v,HWIO_MMSS_DSI_0_TRIG_CTRL_IN)
#define HWIO_MMSS_DSI_0_TRIG_CTRL_TE_SEL_BMSK                                                   0x80000000
#define HWIO_MMSS_DSI_0_TRIG_CTRL_TE_SEL_SHFT                                                         0x1f
#define HWIO_MMSS_DSI_0_TRIG_CTRL_COMMAND_MODE_DMA_MDP_ORDER_BMSK                               0x10000000
#define HWIO_MMSS_DSI_0_TRIG_CTRL_COMMAND_MODE_DMA_MDP_ORDER_SHFT                                     0x1c
#define HWIO_MMSS_DSI_0_TRIG_CTRL_COMMAND_MODE_MDP_REQ_ORDER_BMSK                                0x1000000
#define HWIO_MMSS_DSI_0_TRIG_CTRL_COMMAND_MODE_MDP_REQ_ORDER_SHFT                                     0x18
#define HWIO_MMSS_DSI_0_TRIG_CTRL_DYNAMIC_BLANKING_DMA_EN_BMSK                                    0x100000
#define HWIO_MMSS_DSI_0_TRIG_CTRL_DYNAMIC_BLANKING_DMA_EN_SHFT                                        0x14
#define HWIO_MMSS_DSI_0_TRIG_CTRL_COMMAND_MODE_DMA_TRG_MUX_BMSK                                    0x10000
#define HWIO_MMSS_DSI_0_TRIG_CTRL_COMMAND_MODE_DMA_TRG_MUX_SHFT                                       0x10
#define HWIO_MMSS_DSI_0_TRIG_CTRL_BLOCK_DMA_WITHIN_FRAME_BMSK                                       0x1000
#define HWIO_MMSS_DSI_0_TRIG_CTRL_BLOCK_DMA_WITHIN_FRAME_SHFT                                          0xc
#define HWIO_MMSS_DSI_0_TRIG_CTRL_COMMAND_MODE_DMA_STREAM_SEL_BMSK                                   0x300
#define HWIO_MMSS_DSI_0_TRIG_CTRL_COMMAND_MODE_DMA_STREAM_SEL_SHFT                                     0x8
#define HWIO_MMSS_DSI_0_TRIG_CTRL_COMMAND_MODE_MDP_TRIGGER_SEL_BMSK                                   0x70
#define HWIO_MMSS_DSI_0_TRIG_CTRL_COMMAND_MODE_MDP_TRIGGER_SEL_SHFT                                    0x4
#define HWIO_MMSS_DSI_0_TRIG_CTRL_COMMAND_MODE_DMA_TRIGGER_SEL_BMSK                                    0xf
#define HWIO_MMSS_DSI_0_TRIG_CTRL_COMMAND_MODE_DMA_TRIGGER_SEL_SHFT                                    0x0

#define HWIO_MMSS_DSI_0_EXT_MUX_ADDR                                                            (DSI_0_DSI_REG_BASE      + 0x00000088)
#define HWIO_MMSS_DSI_0_EXT_MUX_RMSK                                                            0xffffffbf
#define HWIO_MMSS_DSI_0_EXT_MUX_IN          \
        in_dword_masked(HWIO_MMSS_DSI_0_EXT_MUX_ADDR, HWIO_MMSS_DSI_0_EXT_MUX_RMSK)
#define HWIO_MMSS_DSI_0_EXT_MUX_INM(m)      \
        in_dword_masked(HWIO_MMSS_DSI_0_EXT_MUX_ADDR, m)
#define HWIO_MMSS_DSI_0_EXT_MUX_OUT(v)      \
        out_dword(HWIO_MMSS_DSI_0_EXT_MUX_ADDR,v)
#define HWIO_MMSS_DSI_0_EXT_MUX_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_DSI_0_EXT_MUX_ADDR,m,v,HWIO_MMSS_DSI_0_EXT_MUX_IN)
#define HWIO_MMSS_DSI_0_EXT_MUX_EXT_TE_HSYNC_TOTAL_BMSK                                         0xfff00000
#define HWIO_MMSS_DSI_0_EXT_MUX_EXT_TE_HSYNC_TOTAL_SHFT                                               0x14
#define HWIO_MMSS_DSI_0_EXT_MUX_EXT_TE_HSYNC_TRIG_CNT_BMSK                                         0xfff00
#define HWIO_MMSS_DSI_0_EXT_MUX_EXT_TE_HSYNC_TRIG_CNT_SHFT                                             0x8
#define HWIO_MMSS_DSI_0_EXT_MUX_EXT_TE_POL_BMSK                                                       0x80
#define HWIO_MMSS_DSI_0_EXT_MUX_EXT_TE_POL_SHFT                                                        0x7
#define HWIO_MMSS_DSI_0_EXT_MUX_EXT_TE_MODE_BMSK                                                      0x30
#define HWIO_MMSS_DSI_0_EXT_MUX_EXT_TE_MODE_SHFT                                                       0x4
#define HWIO_MMSS_DSI_0_EXT_MUX_EXT_TE_MUX_BMSK                                                        0xf
#define HWIO_MMSS_DSI_0_EXT_MUX_EXT_TE_MUX_SHFT                                                        0x0

#define HWIO_MMSS_DSI_0_EXT_TE_PULSE_DETECT_CTRL_ADDR                                           (DSI_0_DSI_REG_BASE      + 0x0000008c)
#define HWIO_MMSS_DSI_0_EXT_TE_PULSE_DETECT_CTRL_RMSK                                           0xffffffff
#define HWIO_MMSS_DSI_0_EXT_TE_PULSE_DETECT_CTRL_IN          \
        in_dword_masked(HWIO_MMSS_DSI_0_EXT_TE_PULSE_DETECT_CTRL_ADDR, HWIO_MMSS_DSI_0_EXT_TE_PULSE_DETECT_CTRL_RMSK)
#define HWIO_MMSS_DSI_0_EXT_TE_PULSE_DETECT_CTRL_INM(m)      \
        in_dword_masked(HWIO_MMSS_DSI_0_EXT_TE_PULSE_DETECT_CTRL_ADDR, m)
#define HWIO_MMSS_DSI_0_EXT_TE_PULSE_DETECT_CTRL_OUT(v)      \
        out_dword(HWIO_MMSS_DSI_0_EXT_TE_PULSE_DETECT_CTRL_ADDR,v)
#define HWIO_MMSS_DSI_0_EXT_TE_PULSE_DETECT_CTRL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_DSI_0_EXT_TE_PULSE_DETECT_CTRL_ADDR,m,v,HWIO_MMSS_DSI_0_EXT_TE_PULSE_DETECT_CTRL_IN)
#define HWIO_MMSS_DSI_0_EXT_TE_PULSE_DETECT_CTRL_TE_VSYNC_MIN_WIDTH_BMSK                        0xffff0000
#define HWIO_MMSS_DSI_0_EXT_TE_PULSE_DETECT_CTRL_TE_VSYNC_MIN_WIDTH_SHFT                              0x10
#define HWIO_MMSS_DSI_0_EXT_TE_PULSE_DETECT_CTRL_TE_HSYNC_MAX_WIDTH_BMSK                            0xffff
#define HWIO_MMSS_DSI_0_EXT_TE_PULSE_DETECT_CTRL_TE_HSYNC_MAX_WIDTH_SHFT                               0x0

#define HWIO_MMSS_DSI_0_CMD_MODE_DMA_SW_TRIGGER_ADDR                                            (DSI_0_DSI_REG_BASE      + 0x00000090)
#define HWIO_MMSS_DSI_0_CMD_MODE_DMA_SW_TRIGGER_RMSK                                                   0x1
#define HWIO_MMSS_DSI_0_CMD_MODE_DMA_SW_TRIGGER_IN          \
        in_dword_masked(HWIO_MMSS_DSI_0_CMD_MODE_DMA_SW_TRIGGER_ADDR, HWIO_MMSS_DSI_0_CMD_MODE_DMA_SW_TRIGGER_RMSK)
#define HWIO_MMSS_DSI_0_CMD_MODE_DMA_SW_TRIGGER_INM(m)      \
        in_dword_masked(HWIO_MMSS_DSI_0_CMD_MODE_DMA_SW_TRIGGER_ADDR, m)
#define HWIO_MMSS_DSI_0_CMD_MODE_DMA_SW_TRIGGER_OUT(v)      \
        out_dword(HWIO_MMSS_DSI_0_CMD_MODE_DMA_SW_TRIGGER_ADDR,v)
#define HWIO_MMSS_DSI_0_CMD_MODE_DMA_SW_TRIGGER_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_DSI_0_CMD_MODE_DMA_SW_TRIGGER_ADDR,m,v,HWIO_MMSS_DSI_0_CMD_MODE_DMA_SW_TRIGGER_IN)
#define HWIO_MMSS_DSI_0_CMD_MODE_DMA_SW_TRIGGER_SW_TRIGGER_BMSK                                        0x1
#define HWIO_MMSS_DSI_0_CMD_MODE_DMA_SW_TRIGGER_SW_TRIGGER_SHFT                                        0x0

#define HWIO_MMSS_DSI_0_CMD_MODE_MDP_SW_TRIGGER_ADDR                                            (DSI_0_DSI_REG_BASE      + 0x00000094)
#define HWIO_MMSS_DSI_0_CMD_MODE_MDP_SW_TRIGGER_RMSK                                                   0x1
#define HWIO_MMSS_DSI_0_CMD_MODE_MDP_SW_TRIGGER_IN          \
        in_dword_masked(HWIO_MMSS_DSI_0_CMD_MODE_MDP_SW_TRIGGER_ADDR, HWIO_MMSS_DSI_0_CMD_MODE_MDP_SW_TRIGGER_RMSK)
#define HWIO_MMSS_DSI_0_CMD_MODE_MDP_SW_TRIGGER_INM(m)      \
        in_dword_masked(HWIO_MMSS_DSI_0_CMD_MODE_MDP_SW_TRIGGER_ADDR, m)
#define HWIO_MMSS_DSI_0_CMD_MODE_MDP_SW_TRIGGER_OUT(v)      \
        out_dword(HWIO_MMSS_DSI_0_CMD_MODE_MDP_SW_TRIGGER_ADDR,v)
#define HWIO_MMSS_DSI_0_CMD_MODE_MDP_SW_TRIGGER_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_DSI_0_CMD_MODE_MDP_SW_TRIGGER_ADDR,m,v,HWIO_MMSS_DSI_0_CMD_MODE_MDP_SW_TRIGGER_IN)
#define HWIO_MMSS_DSI_0_CMD_MODE_MDP_SW_TRIGGER_SW_TRIGGER_BMSK                                        0x1
#define HWIO_MMSS_DSI_0_CMD_MODE_MDP_SW_TRIGGER_SW_TRIGGER_SHFT                                        0x0

#define HWIO_MMSS_DSI_0_CMD_MODE_BTA_SW_TRIGGER_ADDR                                            (DSI_0_DSI_REG_BASE      + 0x00000098)
#define HWIO_MMSS_DSI_0_CMD_MODE_BTA_SW_TRIGGER_RMSK                                                   0x1
#define HWIO_MMSS_DSI_0_CMD_MODE_BTA_SW_TRIGGER_IN          \
        in_dword_masked(HWIO_MMSS_DSI_0_CMD_MODE_BTA_SW_TRIGGER_ADDR, HWIO_MMSS_DSI_0_CMD_MODE_BTA_SW_TRIGGER_RMSK)
#define HWIO_MMSS_DSI_0_CMD_MODE_BTA_SW_TRIGGER_INM(m)      \
        in_dword_masked(HWIO_MMSS_DSI_0_CMD_MODE_BTA_SW_TRIGGER_ADDR, m)
#define HWIO_MMSS_DSI_0_CMD_MODE_BTA_SW_TRIGGER_OUT(v)      \
        out_dword(HWIO_MMSS_DSI_0_CMD_MODE_BTA_SW_TRIGGER_ADDR,v)
#define HWIO_MMSS_DSI_0_CMD_MODE_BTA_SW_TRIGGER_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_DSI_0_CMD_MODE_BTA_SW_TRIGGER_ADDR,m,v,HWIO_MMSS_DSI_0_CMD_MODE_BTA_SW_TRIGGER_IN)
#define HWIO_MMSS_DSI_0_CMD_MODE_BTA_SW_TRIGGER_SW_TRIGGER_BMSK                                        0x1
#define HWIO_MMSS_DSI_0_CMD_MODE_BTA_SW_TRIGGER_SW_TRIGGER_SHFT                                        0x0

#define HWIO_MMSS_DSI_0_RESET_SW_TRIGGER_ADDR                                                   (DSI_0_DSI_REG_BASE      + 0x0000009c)
#define HWIO_MMSS_DSI_0_RESET_SW_TRIGGER_RMSK                                                          0x1
#define HWIO_MMSS_DSI_0_RESET_SW_TRIGGER_IN          \
        in_dword_masked(HWIO_MMSS_DSI_0_RESET_SW_TRIGGER_ADDR, HWIO_MMSS_DSI_0_RESET_SW_TRIGGER_RMSK)
#define HWIO_MMSS_DSI_0_RESET_SW_TRIGGER_INM(m)      \
        in_dword_masked(HWIO_MMSS_DSI_0_RESET_SW_TRIGGER_ADDR, m)
#define HWIO_MMSS_DSI_0_RESET_SW_TRIGGER_OUT(v)      \
        out_dword(HWIO_MMSS_DSI_0_RESET_SW_TRIGGER_ADDR,v)
#define HWIO_MMSS_DSI_0_RESET_SW_TRIGGER_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_DSI_0_RESET_SW_TRIGGER_ADDR,m,v,HWIO_MMSS_DSI_0_RESET_SW_TRIGGER_IN)
#define HWIO_MMSS_DSI_0_RESET_SW_TRIGGER_SW_TRIGGER_BMSK                                               0x1
#define HWIO_MMSS_DSI_0_RESET_SW_TRIGGER_SW_TRIGGER_SHFT                                               0x0

#define HWIO_MMSS_DSI_0_MISR_CMD_CTRL_ADDR                                                      (DSI_0_DSI_REG_BASE      + 0x000000a0)
#define HWIO_MMSS_DSI_0_MISR_CMD_CTRL_RMSK                                                      0x11ffffff
#define HWIO_MMSS_DSI_0_MISR_CMD_CTRL_IN          \
        in_dword_masked(HWIO_MMSS_DSI_0_MISR_CMD_CTRL_ADDR, HWIO_MMSS_DSI_0_MISR_CMD_CTRL_RMSK)
#define HWIO_MMSS_DSI_0_MISR_CMD_CTRL_INM(m)      \
        in_dword_masked(HWIO_MMSS_DSI_0_MISR_CMD_CTRL_ADDR, m)
#define HWIO_MMSS_DSI_0_MISR_CMD_CTRL_OUT(v)      \
        out_dword(HWIO_MMSS_DSI_0_MISR_CMD_CTRL_ADDR,v)
#define HWIO_MMSS_DSI_0_MISR_CMD_CTRL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_DSI_0_MISR_CMD_CTRL_ADDR,m,v,HWIO_MMSS_DSI_0_MISR_CMD_CTRL_IN)
#define HWIO_MMSS_DSI_0_MISR_CMD_CTRL_EN_BMSK                                                   0x10000000
#define HWIO_MMSS_DSI_0_MISR_CMD_CTRL_EN_SHFT                                                         0x1c
#define HWIO_MMSS_DSI_0_MISR_CMD_CTRL_WIDTH_SEL_BMSK                                             0x1000000
#define HWIO_MMSS_DSI_0_MISR_CMD_CTRL_WIDTH_SEL_SHFT                                                  0x18
#define HWIO_MMSS_DSI_0_MISR_CMD_CTRL_MDP_STREAM1_MISR_BMSK                                       0xff0000
#define HWIO_MMSS_DSI_0_MISR_CMD_CTRL_MDP_STREAM1_MISR_SHFT                                           0x10
#define HWIO_MMSS_DSI_0_MISR_CMD_CTRL_MDP_STREAM0_MISR_BMSK                                         0xff00
#define HWIO_MMSS_DSI_0_MISR_CMD_CTRL_MDP_STREAM0_MISR_SHFT                                            0x8
#define HWIO_MMSS_DSI_0_MISR_CMD_CTRL_DMA_MISR_BMSK                                                   0xff
#define HWIO_MMSS_DSI_0_MISR_CMD_CTRL_DMA_MISR_SHFT                                                    0x0

#define HWIO_MMSS_DSI_0_MISR_VIDEO_CTRL_ADDR                                                    (DSI_0_DSI_REG_BASE      + 0x000000a4)
#define HWIO_MMSS_DSI_0_MISR_VIDEO_CTRL_RMSK                                                    0x1101ffff
#define HWIO_MMSS_DSI_0_MISR_VIDEO_CTRL_IN          \
        in_dword_masked(HWIO_MMSS_DSI_0_MISR_VIDEO_CTRL_ADDR, HWIO_MMSS_DSI_0_MISR_VIDEO_CTRL_RMSK)
#define HWIO_MMSS_DSI_0_MISR_VIDEO_CTRL_INM(m)      \
        in_dword_masked(HWIO_MMSS_DSI_0_MISR_VIDEO_CTRL_ADDR, m)
#define HWIO_MMSS_DSI_0_MISR_VIDEO_CTRL_OUT(v)      \
        out_dword(HWIO_MMSS_DSI_0_MISR_VIDEO_CTRL_ADDR,v)
#define HWIO_MMSS_DSI_0_MISR_VIDEO_CTRL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_DSI_0_MISR_VIDEO_CTRL_ADDR,m,v,HWIO_MMSS_DSI_0_MISR_VIDEO_CTRL_IN)
#define HWIO_MMSS_DSI_0_MISR_VIDEO_CTRL_STOP_EN_BMSK                                            0x10000000
#define HWIO_MMSS_DSI_0_MISR_VIDEO_CTRL_STOP_EN_SHFT                                                  0x1c
#define HWIO_MMSS_DSI_0_MISR_VIDEO_CTRL_WIDTH_SEL_BMSK                                           0x1000000
#define HWIO_MMSS_DSI_0_MISR_VIDEO_CTRL_WIDTH_SEL_SHFT                                                0x18
#define HWIO_MMSS_DSI_0_MISR_VIDEO_CTRL_EN_BMSK                                                    0x10000
#define HWIO_MMSS_DSI_0_MISR_VIDEO_CTRL_EN_SHFT                                                       0x10
#define HWIO_MMSS_DSI_0_MISR_VIDEO_CTRL_MAX_FRAME_COUNT_BMSK                                        0xff00
#define HWIO_MMSS_DSI_0_MISR_VIDEO_CTRL_MAX_FRAME_COUNT_SHFT                                           0x8
#define HWIO_MMSS_DSI_0_MISR_VIDEO_CTRL_MISR_BMSK                                                     0xff
#define HWIO_MMSS_DSI_0_MISR_VIDEO_CTRL_MISR_SHFT                                                      0x0

#define HWIO_MMSS_DSI_0_LANE_STATUS_ADDR                                                        (DSI_0_DSI_REG_BASE      + 0x000000a8)
#define HWIO_MMSS_DSI_0_LANE_STATUS_RMSK                                                           0x31f1f
#define HWIO_MMSS_DSI_0_LANE_STATUS_IN          \
        in_dword_masked(HWIO_MMSS_DSI_0_LANE_STATUS_ADDR, HWIO_MMSS_DSI_0_LANE_STATUS_RMSK)
#define HWIO_MMSS_DSI_0_LANE_STATUS_INM(m)      \
        in_dword_masked(HWIO_MMSS_DSI_0_LANE_STATUS_ADDR, m)
#define HWIO_MMSS_DSI_0_LANE_STATUS_DLN2_DIRECTION_BMSK                                            0x20000
#define HWIO_MMSS_DSI_0_LANE_STATUS_DLN2_DIRECTION_SHFT                                               0x11
#define HWIO_MMSS_DSI_0_LANE_STATUS_DLN0_DIRECTION_BMSK                                            0x10000
#define HWIO_MMSS_DSI_0_LANE_STATUS_DLN0_DIRECTION_SHFT                                               0x10
#define HWIO_MMSS_DSI_0_LANE_STATUS_CLKLN_ULPS_ACTIVE_NOT_BMSK                                      0x1000
#define HWIO_MMSS_DSI_0_LANE_STATUS_CLKLN_ULPS_ACTIVE_NOT_SHFT                                         0xc
#define HWIO_MMSS_DSI_0_LANE_STATUS_DLN3_ULPS_ACTIVE_NOT_BMSK                                        0x800
#define HWIO_MMSS_DSI_0_LANE_STATUS_DLN3_ULPS_ACTIVE_NOT_SHFT                                          0xb
#define HWIO_MMSS_DSI_0_LANE_STATUS_DLN2_ULPS_ACTIVE_NOT_BMSK                                        0x400
#define HWIO_MMSS_DSI_0_LANE_STATUS_DLN2_ULPS_ACTIVE_NOT_SHFT                                          0xa
#define HWIO_MMSS_DSI_0_LANE_STATUS_DLN1_ULPS_ACTIVE_NOT_BMSK                                        0x200
#define HWIO_MMSS_DSI_0_LANE_STATUS_DLN1_ULPS_ACTIVE_NOT_SHFT                                          0x9
#define HWIO_MMSS_DSI_0_LANE_STATUS_DLN0_ULPS_ACTIVE_NOT_BMSK                                        0x100
#define HWIO_MMSS_DSI_0_LANE_STATUS_DLN0_ULPS_ACTIVE_NOT_SHFT                                          0x8
#define HWIO_MMSS_DSI_0_LANE_STATUS_CLKLN_STOPSTATE_BMSK                                              0x10
#define HWIO_MMSS_DSI_0_LANE_STATUS_CLKLN_STOPSTATE_SHFT                                               0x4
#define HWIO_MMSS_DSI_0_LANE_STATUS_DLN3_STOPSTATE_BMSK                                                0x8
#define HWIO_MMSS_DSI_0_LANE_STATUS_DLN3_STOPSTATE_SHFT                                                0x3
#define HWIO_MMSS_DSI_0_LANE_STATUS_DLN2_STOPSTATE_BMSK                                                0x4
#define HWIO_MMSS_DSI_0_LANE_STATUS_DLN2_STOPSTATE_SHFT                                                0x2
#define HWIO_MMSS_DSI_0_LANE_STATUS_DLN1_STOPSTATE_BMSK                                                0x2
#define HWIO_MMSS_DSI_0_LANE_STATUS_DLN1_STOPSTATE_SHFT                                                0x1
#define HWIO_MMSS_DSI_0_LANE_STATUS_DLN0_STOPSTATE_BMSK                                                0x1
#define HWIO_MMSS_DSI_0_LANE_STATUS_DLN0_STOPSTATE_SHFT                                                0x0

#define HWIO_MMSS_DSI_0_LANE_CTRL_ADDR                                                          (DSI_0_DSI_REG_BASE      + 0x000000ac)
#define HWIO_MMSS_DSI_0_LANE_CTRL_RMSK                                                          0x101f1f1f
#define HWIO_MMSS_DSI_0_LANE_CTRL_IN          \
        in_dword_masked(HWIO_MMSS_DSI_0_LANE_CTRL_ADDR, HWIO_MMSS_DSI_0_LANE_CTRL_RMSK)
#define HWIO_MMSS_DSI_0_LANE_CTRL_INM(m)      \
        in_dword_masked(HWIO_MMSS_DSI_0_LANE_CTRL_ADDR, m)
#define HWIO_MMSS_DSI_0_LANE_CTRL_OUT(v)      \
        out_dword(HWIO_MMSS_DSI_0_LANE_CTRL_ADDR,v)
#define HWIO_MMSS_DSI_0_LANE_CTRL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_DSI_0_LANE_CTRL_ADDR,m,v,HWIO_MMSS_DSI_0_LANE_CTRL_IN)
#define HWIO_MMSS_DSI_0_LANE_CTRL_CLKLN_HS_FORCE_REQUEST_BMSK                                   0x10000000
#define HWIO_MMSS_DSI_0_LANE_CTRL_CLKLN_HS_FORCE_REQUEST_SHFT                                         0x1c
#define HWIO_MMSS_DSI_0_LANE_CTRL_CLKLN_FORCE_TX_STOP_BMSK                                        0x100000
#define HWIO_MMSS_DSI_0_LANE_CTRL_CLKLN_FORCE_TX_STOP_SHFT                                            0x14
#define HWIO_MMSS_DSI_0_LANE_CTRL_DLN3_FORCE_TX_STOP_BMSK                                          0x80000
#define HWIO_MMSS_DSI_0_LANE_CTRL_DLN3_FORCE_TX_STOP_SHFT                                             0x13
#define HWIO_MMSS_DSI_0_LANE_CTRL_DLN2_FORCE_TX_STOP_BMSK                                          0x40000
#define HWIO_MMSS_DSI_0_LANE_CTRL_DLN2_FORCE_TX_STOP_SHFT                                             0x12
#define HWIO_MMSS_DSI_0_LANE_CTRL_DLN1_FORCE_TX_STOP_BMSK                                          0x20000
#define HWIO_MMSS_DSI_0_LANE_CTRL_DLN1_FORCE_TX_STOP_SHFT                                             0x11
#define HWIO_MMSS_DSI_0_LANE_CTRL_DLN0_FORCE_TX_STOP_BMSK                                          0x10000
#define HWIO_MMSS_DSI_0_LANE_CTRL_DLN0_FORCE_TX_STOP_SHFT                                             0x10
#define HWIO_MMSS_DSI_0_LANE_CTRL_CLKLN_ULPS_EXIT_BMSK                                              0x1000
#define HWIO_MMSS_DSI_0_LANE_CTRL_CLKLN_ULPS_EXIT_SHFT                                                 0xc
#define HWIO_MMSS_DSI_0_LANE_CTRL_DLN3_ULPS_EXIT_BMSK                                                0x800
#define HWIO_MMSS_DSI_0_LANE_CTRL_DLN3_ULPS_EXIT_SHFT                                                  0xb
#define HWIO_MMSS_DSI_0_LANE_CTRL_DLN2_ULPS_EXIT_BMSK                                                0x400
#define HWIO_MMSS_DSI_0_LANE_CTRL_DLN2_ULPS_EXIT_SHFT                                                  0xa
#define HWIO_MMSS_DSI_0_LANE_CTRL_DLN1_ULPS_EXIT_BMSK                                                0x200
#define HWIO_MMSS_DSI_0_LANE_CTRL_DLN1_ULPS_EXIT_SHFT                                                  0x9
#define HWIO_MMSS_DSI_0_LANE_CTRL_DLN0_ULPS_EXIT_BMSK                                                0x100
#define HWIO_MMSS_DSI_0_LANE_CTRL_DLN0_ULPS_EXIT_SHFT                                                  0x8
#define HWIO_MMSS_DSI_0_LANE_CTRL_CLKLN_ULPS_REQUEST_BMSK                                             0x10
#define HWIO_MMSS_DSI_0_LANE_CTRL_CLKLN_ULPS_REQUEST_SHFT                                              0x4
#define HWIO_MMSS_DSI_0_LANE_CTRL_DLN3_ULPS_REQUEST_BMSK                                               0x8
#define HWIO_MMSS_DSI_0_LANE_CTRL_DLN3_ULPS_REQUEST_SHFT                                               0x3
#define HWIO_MMSS_DSI_0_LANE_CTRL_DLN2_ULPS_REQUEST_BMSK                                               0x4
#define HWIO_MMSS_DSI_0_LANE_CTRL_DLN2_ULPS_REQUEST_SHFT                                               0x2
#define HWIO_MMSS_DSI_0_LANE_CTRL_DLN1_ULPS_REQUEST_BMSK                                               0x2
#define HWIO_MMSS_DSI_0_LANE_CTRL_DLN1_ULPS_REQUEST_SHFT                                               0x1
#define HWIO_MMSS_DSI_0_LANE_CTRL_DLN0_ULPS_REQUEST_BMSK                                               0x1
#define HWIO_MMSS_DSI_0_LANE_CTRL_DLN0_ULPS_REQUEST_SHFT                                               0x0

#define HWIO_MMSS_DSI_0_LANE_SWAP_CTRL_ADDR                                                     (DSI_0_DSI_REG_BASE      + 0x000000b0)
#define HWIO_MMSS_DSI_0_LANE_SWAP_CTRL_RMSK                                                           0x1f
#define HWIO_MMSS_DSI_0_LANE_SWAP_CTRL_IN          \
        in_dword_masked(HWIO_MMSS_DSI_0_LANE_SWAP_CTRL_ADDR, HWIO_MMSS_DSI_0_LANE_SWAP_CTRL_RMSK)
#define HWIO_MMSS_DSI_0_LANE_SWAP_CTRL_INM(m)      \
        in_dword_masked(HWIO_MMSS_DSI_0_LANE_SWAP_CTRL_ADDR, m)
#define HWIO_MMSS_DSI_0_LANE_SWAP_CTRL_OUT(v)      \
        out_dword(HWIO_MMSS_DSI_0_LANE_SWAP_CTRL_ADDR,v)
#define HWIO_MMSS_DSI_0_LANE_SWAP_CTRL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_DSI_0_LANE_SWAP_CTRL_ADDR,m,v,HWIO_MMSS_DSI_0_LANE_SWAP_CTRL_IN)
#define HWIO_MMSS_DSI_0_LANE_SWAP_CTRL_DLN_SWAP_SEL_BMSK                                              0x1f
#define HWIO_MMSS_DSI_0_LANE_SWAP_CTRL_DLN_SWAP_SEL_SHFT                                               0x0

#define HWIO_MMSS_DSI_0_DLN0_PHY_ERR_ADDR                                                       (DSI_0_DSI_REG_BASE      + 0x000000b4)
#define HWIO_MMSS_DSI_0_DLN0_PHY_ERR_RMSK                                                        0xff99999
#define HWIO_MMSS_DSI_0_DLN0_PHY_ERR_IN          \
        in_dword_masked(HWIO_MMSS_DSI_0_DLN0_PHY_ERR_ADDR, HWIO_MMSS_DSI_0_DLN0_PHY_ERR_RMSK)
#define HWIO_MMSS_DSI_0_DLN0_PHY_ERR_INM(m)      \
        in_dword_masked(HWIO_MMSS_DSI_0_DLN0_PHY_ERR_ADDR, m)
#define HWIO_MMSS_DSI_0_DLN0_PHY_ERR_OUT(v)      \
        out_dword(HWIO_MMSS_DSI_0_DLN0_PHY_ERR_ADDR,v)
#define HWIO_MMSS_DSI_0_DLN0_PHY_ERR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_DSI_0_DLN0_PHY_ERR_ADDR,m,v,HWIO_MMSS_DSI_0_DLN0_PHY_ERR_IN)
#define HWIO_MMSS_DSI_0_DLN0_PHY_ERR_OR_ALL_DLN_CONTENTION_LP1_BMSK                              0x8000000
#define HWIO_MMSS_DSI_0_DLN0_PHY_ERR_OR_ALL_DLN_CONTENTION_LP1_SHFT                                   0x1b
#define HWIO_MMSS_DSI_0_DLN0_PHY_ERR_DLN3_ERR_CONTENTION_LP1_CLR_BMSK                            0x4000000
#define HWIO_MMSS_DSI_0_DLN0_PHY_ERR_DLN3_ERR_CONTENTION_LP1_CLR_SHFT                                 0x1a
#define HWIO_MMSS_DSI_0_DLN0_PHY_ERR_DLN3_ERR_CONTENTION_LP1_BMSK                                0x4000000
#define HWIO_MMSS_DSI_0_DLN0_PHY_ERR_DLN3_ERR_CONTENTION_LP1_SHFT                                     0x1a
#define HWIO_MMSS_DSI_0_DLN0_PHY_ERR_DLN2_ERR_CONTENTION_LP1_CLR_BMSK                            0x2000000
#define HWIO_MMSS_DSI_0_DLN0_PHY_ERR_DLN2_ERR_CONTENTION_LP1_CLR_SHFT                                 0x19
#define HWIO_MMSS_DSI_0_DLN0_PHY_ERR_DLN2_ERR_CONTENTION_LP1_BMSK                                0x2000000
#define HWIO_MMSS_DSI_0_DLN0_PHY_ERR_DLN2_ERR_CONTENTION_LP1_SHFT                                     0x19
#define HWIO_MMSS_DSI_0_DLN0_PHY_ERR_DLN1_ERR_CONTENTION_LP1_CLR_BMSK                            0x1000000
#define HWIO_MMSS_DSI_0_DLN0_PHY_ERR_DLN1_ERR_CONTENTION_LP1_CLR_SHFT                                 0x18
#define HWIO_MMSS_DSI_0_DLN0_PHY_ERR_DLN1_ERR_CONTENTION_LP1_BMSK                                0x1000000
#define HWIO_MMSS_DSI_0_DLN0_PHY_ERR_DLN1_ERR_CONTENTION_LP1_SHFT                                     0x18
#define HWIO_MMSS_DSI_0_DLN0_PHY_ERR_OR_ALL_DLN_CONTENTION_LP0_BMSK                               0x800000
#define HWIO_MMSS_DSI_0_DLN0_PHY_ERR_OR_ALL_DLN_CONTENTION_LP0_SHFT                                   0x17
#define HWIO_MMSS_DSI_0_DLN0_PHY_ERR_DLN3_ERR_CONTENTION_LP0_CLR_BMSK                             0x400000
#define HWIO_MMSS_DSI_0_DLN0_PHY_ERR_DLN3_ERR_CONTENTION_LP0_CLR_SHFT                                 0x16
#define HWIO_MMSS_DSI_0_DLN0_PHY_ERR_DLN3_ERR_CONTENTION_LP0_BMSK                                 0x400000
#define HWIO_MMSS_DSI_0_DLN0_PHY_ERR_DLN3_ERR_CONTENTION_LP0_SHFT                                     0x16
#define HWIO_MMSS_DSI_0_DLN0_PHY_ERR_DLN2_ERR_CONTENTION_LP0_CLR_BMSK                             0x200000
#define HWIO_MMSS_DSI_0_DLN0_PHY_ERR_DLN2_ERR_CONTENTION_LP0_CLR_SHFT                                 0x15
#define HWIO_MMSS_DSI_0_DLN0_PHY_ERR_DLN2_ERR_CONTENTION_LP0_BMSK                                 0x200000
#define HWIO_MMSS_DSI_0_DLN0_PHY_ERR_DLN2_ERR_CONTENTION_LP0_SHFT                                     0x15
#define HWIO_MMSS_DSI_0_DLN0_PHY_ERR_DLN1_ERR_CONTENTION_LP0_CLR_BMSK                             0x100000
#define HWIO_MMSS_DSI_0_DLN0_PHY_ERR_DLN1_ERR_CONTENTION_LP0_CLR_SHFT                                 0x14
#define HWIO_MMSS_DSI_0_DLN0_PHY_ERR_DLN1_ERR_CONTENTION_LP0_BMSK                                 0x100000
#define HWIO_MMSS_DSI_0_DLN0_PHY_ERR_DLN1_ERR_CONTENTION_LP0_SHFT                                     0x14
#define HWIO_MMSS_DSI_0_DLN0_PHY_ERR_DLN0_ERR_CONTENTION_LP1_MASK_BMSK                             0x80000
#define HWIO_MMSS_DSI_0_DLN0_PHY_ERR_DLN0_ERR_CONTENTION_LP1_MASK_SHFT                                0x13
#define HWIO_MMSS_DSI_0_DLN0_PHY_ERR_DLN0_ERR_CONTENTION_LP1_CLR_BMSK                              0x10000
#define HWIO_MMSS_DSI_0_DLN0_PHY_ERR_DLN0_ERR_CONTENTION_LP1_CLR_SHFT                                 0x10
#define HWIO_MMSS_DSI_0_DLN0_PHY_ERR_DLN0_ERR_CONTENTION_LP1_BMSK                                  0x10000
#define HWIO_MMSS_DSI_0_DLN0_PHY_ERR_DLN0_ERR_CONTENTION_LP1_SHFT                                     0x10
#define HWIO_MMSS_DSI_0_DLN0_PHY_ERR_DLN0_ERR_CONTENTION_LP0_MASK_BMSK                              0x8000
#define HWIO_MMSS_DSI_0_DLN0_PHY_ERR_DLN0_ERR_CONTENTION_LP0_MASK_SHFT                                 0xf
#define HWIO_MMSS_DSI_0_DLN0_PHY_ERR_DLN0_ERR_CONTENTION_LP0_CLR_BMSK                               0x1000
#define HWIO_MMSS_DSI_0_DLN0_PHY_ERR_DLN0_ERR_CONTENTION_LP0_CLR_SHFT                                  0xc
#define HWIO_MMSS_DSI_0_DLN0_PHY_ERR_DLN0_ERR_CONTENTION_LP0_BMSK                                   0x1000
#define HWIO_MMSS_DSI_0_DLN0_PHY_ERR_DLN0_ERR_CONTENTION_LP0_SHFT                                      0xc
#define HWIO_MMSS_DSI_0_DLN0_PHY_ERR_DLN0_ERR_CONTROL_MASK_BMSK                                      0x800
#define HWIO_MMSS_DSI_0_DLN0_PHY_ERR_DLN0_ERR_CONTROL_MASK_SHFT                                        0xb
#define HWIO_MMSS_DSI_0_DLN0_PHY_ERR_DLN0_ERR_CONTROL_CLR_BMSK                                       0x100
#define HWIO_MMSS_DSI_0_DLN0_PHY_ERR_DLN0_ERR_CONTROL_CLR_SHFT                                         0x8
#define HWIO_MMSS_DSI_0_DLN0_PHY_ERR_DLN0_ERR_CONTROL_BMSK                                           0x100
#define HWIO_MMSS_DSI_0_DLN0_PHY_ERR_DLN0_ERR_CONTROL_SHFT                                             0x8
#define HWIO_MMSS_DSI_0_DLN0_PHY_ERR_DLN0_ERR_SYNC_ESC_MASK_BMSK                                      0x80
#define HWIO_MMSS_DSI_0_DLN0_PHY_ERR_DLN0_ERR_SYNC_ESC_MASK_SHFT                                       0x7
#define HWIO_MMSS_DSI_0_DLN0_PHY_ERR_DLN0_ERR_SYNC_ESC_CLR_BMSK                                       0x10
#define HWIO_MMSS_DSI_0_DLN0_PHY_ERR_DLN0_ERR_SYNC_ESC_CLR_SHFT                                        0x4
#define HWIO_MMSS_DSI_0_DLN0_PHY_ERR_DLN0_ERR_SYNC_ESC_BMSK                                           0x10
#define HWIO_MMSS_DSI_0_DLN0_PHY_ERR_DLN0_ERR_SYNC_ESC_SHFT                                            0x4
#define HWIO_MMSS_DSI_0_DLN0_PHY_ERR_DLN0_ERR_ESC_MASK_BMSK                                            0x8
#define HWIO_MMSS_DSI_0_DLN0_PHY_ERR_DLN0_ERR_ESC_MASK_SHFT                                            0x3
#define HWIO_MMSS_DSI_0_DLN0_PHY_ERR_DLN0_ERR_ESC_CLR_BMSK                                             0x1
#define HWIO_MMSS_DSI_0_DLN0_PHY_ERR_DLN0_ERR_ESC_CLR_SHFT                                             0x0
#define HWIO_MMSS_DSI_0_DLN0_PHY_ERR_DLN0_ERR_ESC_BMSK                                                 0x1
#define HWIO_MMSS_DSI_0_DLN0_PHY_ERR_DLN0_ERR_ESC_SHFT                                                 0x0

#define HWIO_MMSS_DSI_0_LP_TIMER_CTRL_ADDR                                                      (DSI_0_DSI_REG_BASE      + 0x000000b8)
#define HWIO_MMSS_DSI_0_LP_TIMER_CTRL_RMSK                                                      0xffffffff
#define HWIO_MMSS_DSI_0_LP_TIMER_CTRL_IN          \
        in_dword_masked(HWIO_MMSS_DSI_0_LP_TIMER_CTRL_ADDR, HWIO_MMSS_DSI_0_LP_TIMER_CTRL_RMSK)
#define HWIO_MMSS_DSI_0_LP_TIMER_CTRL_INM(m)      \
        in_dword_masked(HWIO_MMSS_DSI_0_LP_TIMER_CTRL_ADDR, m)
#define HWIO_MMSS_DSI_0_LP_TIMER_CTRL_OUT(v)      \
        out_dword(HWIO_MMSS_DSI_0_LP_TIMER_CTRL_ADDR,v)
#define HWIO_MMSS_DSI_0_LP_TIMER_CTRL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_DSI_0_LP_TIMER_CTRL_ADDR,m,v,HWIO_MMSS_DSI_0_LP_TIMER_CTRL_IN)
#define HWIO_MMSS_DSI_0_LP_TIMER_CTRL_BTA_TO_BMSK                                               0xffff0000
#define HWIO_MMSS_DSI_0_LP_TIMER_CTRL_BTA_TO_SHFT                                                     0x10
#define HWIO_MMSS_DSI_0_LP_TIMER_CTRL_LP_RX_TO_BMSK                                                 0xffff
#define HWIO_MMSS_DSI_0_LP_TIMER_CTRL_LP_RX_TO_SHFT                                                    0x0

#define HWIO_MMSS_DSI_0_HS_TIMER_CTRL_ADDR                                                      (DSI_0_DSI_REG_BASE      + 0x000000bc)
#define HWIO_MMSS_DSI_0_HS_TIMER_CTRL_RMSK                                                      0x100fffff
#define HWIO_MMSS_DSI_0_HS_TIMER_CTRL_IN          \
        in_dword_masked(HWIO_MMSS_DSI_0_HS_TIMER_CTRL_ADDR, HWIO_MMSS_DSI_0_HS_TIMER_CTRL_RMSK)
#define HWIO_MMSS_DSI_0_HS_TIMER_CTRL_INM(m)      \
        in_dword_masked(HWIO_MMSS_DSI_0_HS_TIMER_CTRL_ADDR, m)
#define HWIO_MMSS_DSI_0_HS_TIMER_CTRL_OUT(v)      \
        out_dword(HWIO_MMSS_DSI_0_HS_TIMER_CTRL_ADDR,v)
#define HWIO_MMSS_DSI_0_HS_TIMER_CTRL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_DSI_0_HS_TIMER_CTRL_ADDR,m,v,HWIO_MMSS_DSI_0_HS_TIMER_CTRL_IN)
#define HWIO_MMSS_DSI_0_HS_TIMER_CTRL_HS_TX_TO_STOP_EN_BMSK                                     0x10000000
#define HWIO_MMSS_DSI_0_HS_TIMER_CTRL_HS_TX_TO_STOP_EN_SHFT                                           0x1c
#define HWIO_MMSS_DSI_0_HS_TIMER_CTRL_TIMER_RESOLUTION_BMSK                                        0xf0000
#define HWIO_MMSS_DSI_0_HS_TIMER_CTRL_TIMER_RESOLUTION_SHFT                                           0x10
#define HWIO_MMSS_DSI_0_HS_TIMER_CTRL_HS_TX_TO_BMSK                                                 0xffff
#define HWIO_MMSS_DSI_0_HS_TIMER_CTRL_HS_TX_TO_SHFT                                                    0x0

#define HWIO_MMSS_DSI_0_TIMEOUT_STATUS_ADDR                                                     (DSI_0_DSI_REG_BASE      + 0x000000c0)
#define HWIO_MMSS_DSI_0_TIMEOUT_STATUS_RMSK                                                         0x11111111
#define HWIO_MMSS_DSI_0_TIMEOUT_STATUS_IN          \
        in_dword_masked(HWIO_MMSS_DSI_0_TIMEOUT_STATUS_ADDR, HWIO_MMSS_DSI_0_TIMEOUT_STATUS_RMSK)
#define HWIO_MMSS_DSI_0_TIMEOUT_STATUS_INM(m)      \
        in_dword_masked(HWIO_MMSS_DSI_0_TIMEOUT_STATUS_ADDR, m)
#define HWIO_MMSS_DSI_0_TIMEOUT_STATUS_OUT(v)      \
        out_dword(HWIO_MMSS_DSI_0_TIMEOUT_STATUS_ADDR,v)
#define HWIO_MMSS_DSI_0_TIMEOUT_STATUS_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_DSI_0_TIMEOUT_STATUS_ADDR,m,v,HWIO_MMSS_DSI_0_TIMEOUT_STATUS_IN)
#define HWIO_MMSS_DSI_0_TIMEOUT_STATUS_SUBLINK1_PENDING_HS_TX_TIMEOUT_CLR_BMSK                  0x10000000
#define HWIO_MMSS_DSI_0_TIMEOUT_STATUS_SUBLINK1_PENDING_HS_TX_TIMEOUT_CLR_SHFT                        0x1c
#define HWIO_MMSS_DSI_0_TIMEOUT_STATUS_SUBLINK1_PENDING_HS_TX_TIMEOUT_BMSK                      0x10000000
#define HWIO_MMSS_DSI_0_TIMEOUT_STATUS_SUBLINK1_PENDING_HS_TX_TIMEOUT_SHFT                            0x1c
#define HWIO_MMSS_DSI_0_TIMEOUT_STATUS_SUBLINK1_BTA_TIMEOUT_CLR_BMSK                             0x1000000
#define HWIO_MMSS_DSI_0_TIMEOUT_STATUS_SUBLINK1_BTA_TIMEOUT_CLR_SHFT                                  0x18
#define HWIO_MMSS_DSI_0_TIMEOUT_STATUS_SUBLINK1_BTA_TIMEOUT_BMSK                                 0x1000000
#define HWIO_MMSS_DSI_0_TIMEOUT_STATUS_SUBLINK1_BTA_TIMEOUT_SHFT                                      0x18
#define HWIO_MMSS_DSI_0_TIMEOUT_STATUS_SUBLINK1_LP_RX_TIMEOUT_CLR_BMSK                            0x100000
#define HWIO_MMSS_DSI_0_TIMEOUT_STATUS_SUBLINK1_LP_RX_TIMEOUT_CLR_SHFT                                0x14
#define HWIO_MMSS_DSI_0_TIMEOUT_STATUS_SUBLINK1_LP_RX_TIMEOUT_BMSK                                0x100000
#define HWIO_MMSS_DSI_0_TIMEOUT_STATUS_SUBLINK1_LP_RX_TIMEOUT_SHFT                                    0x14
#define HWIO_MMSS_DSI_0_TIMEOUT_STATUS_SUBLINK1_HS_TX_TIMEOUT_CLR_BMSK                             0x10000
#define HWIO_MMSS_DSI_0_TIMEOUT_STATUS_SUBLINK1_HS_TX_TIMEOUT_CLR_SHFT                                0x10
#define HWIO_MMSS_DSI_0_TIMEOUT_STATUS_SUBLINK1_HS_TX_TIMEOUT_BMSK                                 0x10000
#define HWIO_MMSS_DSI_0_TIMEOUT_STATUS_SUBLINK1_HS_TX_TIMEOUT_SHFT                                    0x10
#define HWIO_MMSS_DSI_0_TIMEOUT_STATUS_PENDING_HS_TX_TIMEOUT_CLR_BMSK                               0x1000
#define HWIO_MMSS_DSI_0_TIMEOUT_STATUS_PENDING_HS_TX_TIMEOUT_CLR_SHFT                                  0xc
#define HWIO_MMSS_DSI_0_TIMEOUT_STATUS_PENDING_HS_TX_TIMEOUT_BMSK                                   0x1000
#define HWIO_MMSS_DSI_0_TIMEOUT_STATUS_PENDING_HS_TX_TIMEOUT_SHFT                                      0xc
#define HWIO_MMSS_DSI_0_TIMEOUT_STATUS_BTA_TIMEOUT_CLR_BMSK                                          0x100
#define HWIO_MMSS_DSI_0_TIMEOUT_STATUS_BTA_TIMEOUT_CLR_SHFT                                            0x8
#define HWIO_MMSS_DSI_0_TIMEOUT_STATUS_BTA_TIMEOUT_BMSK                                              0x100
#define HWIO_MMSS_DSI_0_TIMEOUT_STATUS_BTA_TIMEOUT_SHFT                                                0x8
#define HWIO_MMSS_DSI_0_TIMEOUT_STATUS_LP_RX_TIMEOUT_CLR_BMSK                                         0x10
#define HWIO_MMSS_DSI_0_TIMEOUT_STATUS_LP_RX_TIMEOUT_CLR_SHFT                                          0x4
#define HWIO_MMSS_DSI_0_TIMEOUT_STATUS_LP_RX_TIMEOUT_BMSK                                             0x10
#define HWIO_MMSS_DSI_0_TIMEOUT_STATUS_LP_RX_TIMEOUT_SHFT                                              0x4
#define HWIO_MMSS_DSI_0_TIMEOUT_STATUS_HS_TX_TIMEOUT_CLR_BMSK                                          0x1
#define HWIO_MMSS_DSI_0_TIMEOUT_STATUS_HS_TX_TIMEOUT_CLR_SHFT                                          0x0
#define HWIO_MMSS_DSI_0_TIMEOUT_STATUS_HS_TX_TIMEOUT_BMSK                                              0x1
#define HWIO_MMSS_DSI_0_TIMEOUT_STATUS_HS_TX_TIMEOUT_SHFT                                              0x0

#define HWIO_MMSS_DSI_0_CLKOUT_TIMING_CTRL_ADDR                                                 (DSI_0_DSI_REG_BASE      + 0x000000c4)
#define HWIO_MMSS_DSI_0_CLKOUT_TIMING_CTRL_RMSK                                                     0x3f3f
#define HWIO_MMSS_DSI_0_CLKOUT_TIMING_CTRL_IN          \
        in_dword_masked(HWIO_MMSS_DSI_0_CLKOUT_TIMING_CTRL_ADDR, HWIO_MMSS_DSI_0_CLKOUT_TIMING_CTRL_RMSK)
#define HWIO_MMSS_DSI_0_CLKOUT_TIMING_CTRL_INM(m)      \
        in_dword_masked(HWIO_MMSS_DSI_0_CLKOUT_TIMING_CTRL_ADDR, m)
#define HWIO_MMSS_DSI_0_CLKOUT_TIMING_CTRL_OUT(v)      \
        out_dword(HWIO_MMSS_DSI_0_CLKOUT_TIMING_CTRL_ADDR,v)
#define HWIO_MMSS_DSI_0_CLKOUT_TIMING_CTRL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_DSI_0_CLKOUT_TIMING_CTRL_ADDR,m,v,HWIO_MMSS_DSI_0_CLKOUT_TIMING_CTRL_IN)
#define HWIO_MMSS_DSI_0_CLKOUT_TIMING_CTRL_T_CLK_POST_BMSK                                          0x3f00
#define HWIO_MMSS_DSI_0_CLKOUT_TIMING_CTRL_T_CLK_POST_SHFT                                             0x8
#define HWIO_MMSS_DSI_0_CLKOUT_TIMING_CTRL_T_CLK_PRE_BMSK                                             0x3f
#define HWIO_MMSS_DSI_0_CLKOUT_TIMING_CTRL_T_CLK_PRE_SHFT                                              0x0

#define HWIO_MMSS_DSI_0_EOT_PACKET_ADDR                                                         (DSI_0_DSI_REG_BASE      + 0x000000c8)
#define HWIO_MMSS_DSI_0_EOT_PACKET_RMSK                                                         0xffffffff
#define HWIO_MMSS_DSI_0_EOT_PACKET_IN          \
        in_dword_masked(HWIO_MMSS_DSI_0_EOT_PACKET_ADDR, HWIO_MMSS_DSI_0_EOT_PACKET_RMSK)
#define HWIO_MMSS_DSI_0_EOT_PACKET_INM(m)      \
        in_dword_masked(HWIO_MMSS_DSI_0_EOT_PACKET_ADDR, m)
#define HWIO_MMSS_DSI_0_EOT_PACKET_OUT(v)      \
        out_dword(HWIO_MMSS_DSI_0_EOT_PACKET_ADDR,v)
#define HWIO_MMSS_DSI_0_EOT_PACKET_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_DSI_0_EOT_PACKET_ADDR,m,v,HWIO_MMSS_DSI_0_EOT_PACKET_IN)
#define HWIO_MMSS_DSI_0_EOT_PACKET_ECC_BMSK                                                     0xff000000
#define HWIO_MMSS_DSI_0_EOT_PACKET_ECC_SHFT                                                           0x18
#define HWIO_MMSS_DSI_0_EOT_PACKET_WC_BMSK                                                        0xffff00
#define HWIO_MMSS_DSI_0_EOT_PACKET_WC_SHFT                                                             0x8
#define HWIO_MMSS_DSI_0_EOT_PACKET_DI_BMSK                                                            0xff
#define HWIO_MMSS_DSI_0_EOT_PACKET_DI_SHFT                                                             0x0

#define HWIO_MMSS_DSI_0_EOT_PACKET_CTRL_ADDR                                                    (DSI_0_DSI_REG_BASE      + 0x000000cc)
#define HWIO_MMSS_DSI_0_EOT_PACKET_CTRL_RMSK                                                          0x11
#define HWIO_MMSS_DSI_0_EOT_PACKET_CTRL_IN          \
        in_dword_masked(HWIO_MMSS_DSI_0_EOT_PACKET_CTRL_ADDR, HWIO_MMSS_DSI_0_EOT_PACKET_CTRL_RMSK)
#define HWIO_MMSS_DSI_0_EOT_PACKET_CTRL_INM(m)      \
        in_dword_masked(HWIO_MMSS_DSI_0_EOT_PACKET_CTRL_ADDR, m)
#define HWIO_MMSS_DSI_0_EOT_PACKET_CTRL_OUT(v)      \
        out_dword(HWIO_MMSS_DSI_0_EOT_PACKET_CTRL_ADDR,v)
#define HWIO_MMSS_DSI_0_EOT_PACKET_CTRL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_DSI_0_EOT_PACKET_CTRL_ADDR,m,v,HWIO_MMSS_DSI_0_EOT_PACKET_CTRL_IN)
#define HWIO_MMSS_DSI_0_EOT_PACKET_CTRL_RX_EOT_IGNORE_BMSK                                            0x10
#define HWIO_MMSS_DSI_0_EOT_PACKET_CTRL_RX_EOT_IGNORE_SHFT                                             0x4
#define HWIO_MMSS_DSI_0_EOT_PACKET_CTRL_TX_EOT_APPEND_BMSK                                             0x1
#define HWIO_MMSS_DSI_0_EOT_PACKET_CTRL_TX_EOT_APPEND_SHFT                                             0x0

#define HWIO_MMSS_DSI_0_GENERIC_ESC_TX_TRIGGER_ADDR                                             (DSI_0_DSI_REG_BASE      + 0x000000d0)
#define HWIO_MMSS_DSI_0_GENERIC_ESC_TX_TRIGGER_RMSK                                                    0x1
#define HWIO_MMSS_DSI_0_GENERIC_ESC_TX_TRIGGER_IN          \
        in_dword_masked(HWIO_MMSS_DSI_0_GENERIC_ESC_TX_TRIGGER_ADDR, HWIO_MMSS_DSI_0_GENERIC_ESC_TX_TRIGGER_RMSK)
#define HWIO_MMSS_DSI_0_GENERIC_ESC_TX_TRIGGER_INM(m)      \
        in_dword_masked(HWIO_MMSS_DSI_0_GENERIC_ESC_TX_TRIGGER_ADDR, m)
#define HWIO_MMSS_DSI_0_GENERIC_ESC_TX_TRIGGER_OUT(v)      \
        out_dword(HWIO_MMSS_DSI_0_GENERIC_ESC_TX_TRIGGER_ADDR,v)
#define HWIO_MMSS_DSI_0_GENERIC_ESC_TX_TRIGGER_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_DSI_0_GENERIC_ESC_TX_TRIGGER_ADDR,m,v,HWIO_MMSS_DSI_0_GENERIC_ESC_TX_TRIGGER_IN)
#define HWIO_MMSS_DSI_0_GENERIC_ESC_TX_TRIGGER_SW_TRIGGER_BMSK                                         0x1
#define HWIO_MMSS_DSI_0_GENERIC_ESC_TX_TRIGGER_SW_TRIGGER_SHFT                                         0x0

#define HWIO_MMSS_DSI_0_CAM_BIST_CTRL_ADDR                                                      (DSI_0_DSI_REG_BASE      + 0x000000d4)
#define HWIO_MMSS_DSI_0_CAM_BIST_CTRL_RMSK                                                        0xff0013
#define HWIO_MMSS_DSI_0_CAM_BIST_CTRL_IN          \
        in_dword_masked(HWIO_MMSS_DSI_0_CAM_BIST_CTRL_ADDR, HWIO_MMSS_DSI_0_CAM_BIST_CTRL_RMSK)
#define HWIO_MMSS_DSI_0_CAM_BIST_CTRL_INM(m)      \
        in_dword_masked(HWIO_MMSS_DSI_0_CAM_BIST_CTRL_ADDR, m)
#define HWIO_MMSS_DSI_0_CAM_BIST_CTRL_OUT(v)      \
        out_dword(HWIO_MMSS_DSI_0_CAM_BIST_CTRL_ADDR,v)
#define HWIO_MMSS_DSI_0_CAM_BIST_CTRL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_DSI_0_CAM_BIST_CTRL_ADDR,m,v,HWIO_MMSS_DSI_0_CAM_BIST_CTRL_IN)
#define HWIO_MMSS_DSI_0_CAM_BIST_CTRL_EXT_TE_HSYNC_TOTAL_15_12_BMSK                               0xf00000
#define HWIO_MMSS_DSI_0_CAM_BIST_CTRL_EXT_TE_HSYNC_TOTAL_15_12_SHFT                                   0x14
#define HWIO_MMSS_DSI_0_CAM_BIST_CTRL_EXT_TE_HSYNC_TRIG_CNT_15_12_BMSK                             0xf0000
#define HWIO_MMSS_DSI_0_CAM_BIST_CTRL_EXT_TE_HSYNC_TRIG_CNT_15_12_SHFT                                0x10
#define HWIO_MMSS_DSI_0_CAM_BIST_CTRL_CRC_EN_BMSK                                                     0x10
#define HWIO_MMSS_DSI_0_CAM_BIST_CTRL_CRC_EN_SHFT                                                      0x4
#define HWIO_MMSS_DSI_0_CAM_BIST_CTRL_CAM_BIST_EN_BMSK                                                 0x2
#define HWIO_MMSS_DSI_0_CAM_BIST_CTRL_CAM_BIST_EN_SHFT                                                 0x1
#define HWIO_MMSS_DSI_0_CAM_BIST_CTRL_CAM_BIST_RESET_BMSK                                              0x1
#define HWIO_MMSS_DSI_0_CAM_BIST_CTRL_CAM_BIST_RESET_SHFT                                              0x0

#define HWIO_MMSS_DSI_0_CAM_BIST_FRAME_SIZE_ADDR                                                (DSI_0_DSI_REG_BASE      + 0x000000d8)
#define HWIO_MMSS_DSI_0_CAM_BIST_FRAME_SIZE_RMSK                                                0xffffffff
#define HWIO_MMSS_DSI_0_CAM_BIST_FRAME_SIZE_IN          \
        in_dword_masked(HWIO_MMSS_DSI_0_CAM_BIST_FRAME_SIZE_ADDR, HWIO_MMSS_DSI_0_CAM_BIST_FRAME_SIZE_RMSK)
#define HWIO_MMSS_DSI_0_CAM_BIST_FRAME_SIZE_INM(m)      \
        in_dword_masked(HWIO_MMSS_DSI_0_CAM_BIST_FRAME_SIZE_ADDR, m)
#define HWIO_MMSS_DSI_0_CAM_BIST_FRAME_SIZE_OUT(v)      \
        out_dword(HWIO_MMSS_DSI_0_CAM_BIST_FRAME_SIZE_ADDR,v)
#define HWIO_MMSS_DSI_0_CAM_BIST_FRAME_SIZE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_DSI_0_CAM_BIST_FRAME_SIZE_ADDR,m,v,HWIO_MMSS_DSI_0_CAM_BIST_FRAME_SIZE_IN)
#define HWIO_MMSS_DSI_0_CAM_BIST_FRAME_SIZE_CAM_V_SIZE_BMSK                                     0xffff0000
#define HWIO_MMSS_DSI_0_CAM_BIST_FRAME_SIZE_CAM_V_SIZE_SHFT                                           0x10
#define HWIO_MMSS_DSI_0_CAM_BIST_FRAME_SIZE_CAM_H_SIZE_BMSK                                         0xffff
#define HWIO_MMSS_DSI_0_CAM_BIST_FRAME_SIZE_CAM_H_SIZE_SHFT                                            0x0

#define HWIO_MMSS_DSI_0_CAM_BIST_BLOCK_SIZE_ADDR                                                (DSI_0_DSI_REG_BASE      + 0x000000dc)
#define HWIO_MMSS_DSI_0_CAM_BIST_BLOCK_SIZE_RMSK                                                    0xffff
#define HWIO_MMSS_DSI_0_CAM_BIST_BLOCK_SIZE_IN          \
        in_dword_masked(HWIO_MMSS_DSI_0_CAM_BIST_BLOCK_SIZE_ADDR, HWIO_MMSS_DSI_0_CAM_BIST_BLOCK_SIZE_RMSK)
#define HWIO_MMSS_DSI_0_CAM_BIST_BLOCK_SIZE_INM(m)      \
        in_dword_masked(HWIO_MMSS_DSI_0_CAM_BIST_BLOCK_SIZE_ADDR, m)
#define HWIO_MMSS_DSI_0_CAM_BIST_BLOCK_SIZE_OUT(v)      \
        out_dword(HWIO_MMSS_DSI_0_CAM_BIST_BLOCK_SIZE_ADDR,v)
#define HWIO_MMSS_DSI_0_CAM_BIST_BLOCK_SIZE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_DSI_0_CAM_BIST_BLOCK_SIZE_ADDR,m,v,HWIO_MMSS_DSI_0_CAM_BIST_BLOCK_SIZE_IN)
#define HWIO_MMSS_DSI_0_CAM_BIST_BLOCK_SIZE_CAM_V_SIZE_BMSK                                         0xff00
#define HWIO_MMSS_DSI_0_CAM_BIST_BLOCK_SIZE_CAM_V_SIZE_SHFT                                            0x8
#define HWIO_MMSS_DSI_0_CAM_BIST_BLOCK_SIZE_CAM_H_SIZE_BMSK                                           0xff
#define HWIO_MMSS_DSI_0_CAM_BIST_BLOCK_SIZE_CAM_H_SIZE_SHFT                                            0x0

#define HWIO_MMSS_DSI_0_CAM_BIST_FRAME_CONFIG_ADDR                                              (DSI_0_DSI_REG_BASE      + 0x000000e0)
#define HWIO_MMSS_DSI_0_CAM_BIST_FRAME_CONFIG_RMSK                                               0x1ffffff
#define HWIO_MMSS_DSI_0_CAM_BIST_FRAME_CONFIG_IN          \
        in_dword_masked(HWIO_MMSS_DSI_0_CAM_BIST_FRAME_CONFIG_ADDR, HWIO_MMSS_DSI_0_CAM_BIST_FRAME_CONFIG_RMSK)
#define HWIO_MMSS_DSI_0_CAM_BIST_FRAME_CONFIG_INM(m)      \
        in_dword_masked(HWIO_MMSS_DSI_0_CAM_BIST_FRAME_CONFIG_ADDR, m)
#define HWIO_MMSS_DSI_0_CAM_BIST_FRAME_CONFIG_OUT(v)      \
        out_dword(HWIO_MMSS_DSI_0_CAM_BIST_FRAME_CONFIG_ADDR,v)
#define HWIO_MMSS_DSI_0_CAM_BIST_FRAME_CONFIG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_DSI_0_CAM_BIST_FRAME_CONFIG_ADDR,m,v,HWIO_MMSS_DSI_0_CAM_BIST_FRAME_CONFIG_IN)
#define HWIO_MMSS_DSI_0_CAM_BIST_FRAME_CONFIG_CAM_BIST_VIDEO_FRMT_BMSK                           0x1000000
#define HWIO_MMSS_DSI_0_CAM_BIST_FRAME_CONFIG_CAM_BIST_VIDEO_FRMT_SHFT                                0x18
#define HWIO_MMSS_DSI_0_CAM_BIST_FRAME_CONFIG_CAM_FRAME_REPEAT_BMSK                               0xff0000
#define HWIO_MMSS_DSI_0_CAM_BIST_FRAME_CONFIG_CAM_FRAME_REPEAT_SHFT                                   0x10
#define HWIO_MMSS_DSI_0_CAM_BIST_FRAME_CONFIG_CAM_BLANKING_CYCLES_BMSK                              0xffff
#define HWIO_MMSS_DSI_0_CAM_BIST_FRAME_CONFIG_CAM_BLANKING_CYCLES_SHFT                                 0x0

#define HWIO_MMSS_DSI_0_CAM_BIST_LSFR_CTRL_ADDR                                                 (DSI_0_DSI_REG_BASE      + 0x000000e4)
#define HWIO_MMSS_DSI_0_CAM_BIST_LSFR_CTRL_RMSK                                                  0x7ffffff
#define HWIO_MMSS_DSI_0_CAM_BIST_LSFR_CTRL_IN          \
        in_dword_masked(HWIO_MMSS_DSI_0_CAM_BIST_LSFR_CTRL_ADDR, HWIO_MMSS_DSI_0_CAM_BIST_LSFR_CTRL_RMSK)
#define HWIO_MMSS_DSI_0_CAM_BIST_LSFR_CTRL_INM(m)      \
        in_dword_masked(HWIO_MMSS_DSI_0_CAM_BIST_LSFR_CTRL_ADDR, m)
#define HWIO_MMSS_DSI_0_CAM_BIST_LSFR_CTRL_OUT(v)      \
        out_dword(HWIO_MMSS_DSI_0_CAM_BIST_LSFR_CTRL_ADDR,v)
#define HWIO_MMSS_DSI_0_CAM_BIST_LSFR_CTRL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_DSI_0_CAM_BIST_LSFR_CTRL_ADDR,m,v,HWIO_MMSS_DSI_0_CAM_BIST_LSFR_CTRL_IN)
#define HWIO_MMSS_DSI_0_CAM_BIST_LSFR_CTRL_CAM_V_LSFR_EN_BMSK                                    0x4000000
#define HWIO_MMSS_DSI_0_CAM_BIST_LSFR_CTRL_CAM_V_LSFR_EN_SHFT                                         0x1a
#define HWIO_MMSS_DSI_0_CAM_BIST_LSFR_CTRL_CAM_U_LSFR_EN_BMSK                                    0x2000000
#define HWIO_MMSS_DSI_0_CAM_BIST_LSFR_CTRL_CAM_U_LSFR_EN_SHFT                                         0x19
#define HWIO_MMSS_DSI_0_CAM_BIST_LSFR_CTRL_CAM_Y_LSFR_EN_BMSK                                    0x1000000
#define HWIO_MMSS_DSI_0_CAM_BIST_LSFR_CTRL_CAM_Y_LSFR_EN_SHFT                                         0x18
#define HWIO_MMSS_DSI_0_CAM_BIST_LSFR_CTRL_CAM_V_LSFR_POLYNOMIAL_BMSK                             0xff0000
#define HWIO_MMSS_DSI_0_CAM_BIST_LSFR_CTRL_CAM_V_LSFR_POLYNOMIAL_SHFT                                 0x10
#define HWIO_MMSS_DSI_0_CAM_BIST_LSFR_CTRL_CAM_U_LSFR_POLYNOMIAL_BMSK                               0xff00
#define HWIO_MMSS_DSI_0_CAM_BIST_LSFR_CTRL_CAM_U_LSFR_POLYNOMIAL_SHFT                                  0x8
#define HWIO_MMSS_DSI_0_CAM_BIST_LSFR_CTRL_CAM_Y_LSFR_POLYNOMIAL_BMSK                                 0xff
#define HWIO_MMSS_DSI_0_CAM_BIST_LSFR_CTRL_CAM_Y_LSFR_POLYNOMIAL_SHFT                                  0x0

#define HWIO_MMSS_DSI_0_CAM_BIST_LSFR_INIT_ADDR                                                 (DSI_0_DSI_REG_BASE      + 0x000000e8)
#define HWIO_MMSS_DSI_0_CAM_BIST_LSFR_INIT_RMSK                                                   0xffffff
#define HWIO_MMSS_DSI_0_CAM_BIST_LSFR_INIT_IN          \
        in_dword_masked(HWIO_MMSS_DSI_0_CAM_BIST_LSFR_INIT_ADDR, HWIO_MMSS_DSI_0_CAM_BIST_LSFR_INIT_RMSK)
#define HWIO_MMSS_DSI_0_CAM_BIST_LSFR_INIT_INM(m)      \
        in_dword_masked(HWIO_MMSS_DSI_0_CAM_BIST_LSFR_INIT_ADDR, m)
#define HWIO_MMSS_DSI_0_CAM_BIST_LSFR_INIT_OUT(v)      \
        out_dword(HWIO_MMSS_DSI_0_CAM_BIST_LSFR_INIT_ADDR,v)
#define HWIO_MMSS_DSI_0_CAM_BIST_LSFR_INIT_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_DSI_0_CAM_BIST_LSFR_INIT_ADDR,m,v,HWIO_MMSS_DSI_0_CAM_BIST_LSFR_INIT_IN)
#define HWIO_MMSS_DSI_0_CAM_BIST_LSFR_INIT_CAM_V_INIT_LSFR_VAL_BMSK                               0xff0000
#define HWIO_MMSS_DSI_0_CAM_BIST_LSFR_INIT_CAM_V_INIT_LSFR_VAL_SHFT                                   0x10
#define HWIO_MMSS_DSI_0_CAM_BIST_LSFR_INIT_CAM_U_INIT_LSFR_VAL_BMSK                                 0xff00
#define HWIO_MMSS_DSI_0_CAM_BIST_LSFR_INIT_CAM_U_INIT_LSFR_VAL_SHFT                                    0x8
#define HWIO_MMSS_DSI_0_CAM_BIST_LSFR_INIT_CAM_Y_INIT_LSFR_VAL_BMSK                                   0xff
#define HWIO_MMSS_DSI_0_CAM_BIST_LSFR_INIT_CAM_Y_INIT_LSFR_VAL_SHFT                                    0x0

#define HWIO_MMSS_DSI_0_CAM_BIST_START_ADDR                                                     (DSI_0_DSI_REG_BASE      + 0x000000ec)
#define HWIO_MMSS_DSI_0_CAM_BIST_START_RMSK                                                            0x1
#define HWIO_MMSS_DSI_0_CAM_BIST_START_OUT(v)      \
        out_dword(HWIO_MMSS_DSI_0_CAM_BIST_START_ADDR,v)
#define HWIO_MMSS_DSI_0_CAM_BIST_START_CAM_BIST_START_BMSK                                             0x1
#define HWIO_MMSS_DSI_0_CAM_BIST_START_CAM_BIST_START_SHFT                                             0x0

#define HWIO_MMSS_DSI_0_CAM_BIST_STATUS_ADDR                                                    (DSI_0_DSI_REG_BASE      + 0x000000f0)
#define HWIO_MMSS_DSI_0_CAM_BIST_STATUS_RMSK                                                          0x11
#define HWIO_MMSS_DSI_0_CAM_BIST_STATUS_IN          \
        in_dword_masked(HWIO_MMSS_DSI_0_CAM_BIST_STATUS_ADDR, HWIO_MMSS_DSI_0_CAM_BIST_STATUS_RMSK)
#define HWIO_MMSS_DSI_0_CAM_BIST_STATUS_INM(m)      \
        in_dword_masked(HWIO_MMSS_DSI_0_CAM_BIST_STATUS_ADDR, m)
#define HWIO_MMSS_DSI_0_CAM_BIST_STATUS_OUT(v)      \
        out_dword(HWIO_MMSS_DSI_0_CAM_BIST_STATUS_ADDR,v)
#define HWIO_MMSS_DSI_0_CAM_BIST_STATUS_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_DSI_0_CAM_BIST_STATUS_ADDR,m,v,HWIO_MMSS_DSI_0_CAM_BIST_STATUS_IN)
#define HWIO_MMSS_DSI_0_CAM_BIST_STATUS_CAM_BIST_DONE_CLR_BMSK                                        0x10
#define HWIO_MMSS_DSI_0_CAM_BIST_STATUS_CAM_BIST_DONE_CLR_SHFT                                         0x4
#define HWIO_MMSS_DSI_0_CAM_BIST_STATUS_CAM_BIST_DONE_BMSK                                            0x10
#define HWIO_MMSS_DSI_0_CAM_BIST_STATUS_CAM_BIST_DONE_SHFT                                             0x4
#define HWIO_MMSS_DSI_0_CAM_BIST_STATUS_CAM_BIST_STATUS_BUSY_BMSK                                      0x1
#define HWIO_MMSS_DSI_0_CAM_BIST_STATUS_CAM_BIST_STATUS_BUSY_SHFT                                      0x0

#define HWIO_MMSS_DSI_0_DMA_SCHEDULE_CTRL_ADDR                                                  (MMSS_DSI_0_DSI_REG_BASE      + 0x00000100)
#define HWIO_MMSS_DSI_0_DMA_SCHEDULE_CTRL_RMSK                                                  0x1000ffff
#define HWIO_MMSS_DSI_0_DMA_SCHEDULE_CTRL_IN          \
        in_dword_masked(HWIO_MMSS_DSI_0_DMA_SCHEDULE_CTRL_ADDR, HWIO_MMSS_DSI_0_DMA_SCHEDULE_CTRL_RMSK)
#define HWIO_MMSS_DSI_0_DMA_SCHEDULE_CTRL_INM(m)      \
        in_dword_masked(HWIO_MMSS_DSI_0_DMA_SCHEDULE_CTRL_ADDR, m)
#define HWIO_MMSS_DSI_0_DMA_SCHEDULE_CTRL_OUT(v)      \
        out_dword(HWIO_MMSS_DSI_0_DMA_SCHEDULE_CTRL_ADDR,v)
#define HWIO_MMSS_DSI_0_DMA_SCHEDULE_CTRL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_DSI_0_DMA_SCHEDULE_CTRL_ADDR,m,v,HWIO_MMSS_DSI_0_DMA_SCHEDULE_CTRL_IN)
#define HWIO_MMSS_DSI_0_DMA_SCHEDULE_CTRL_DMA_SCHEDULE_EN_BMSK                                  0x10000000
#define HWIO_MMSS_DSI_0_DMA_SCHEDULE_CTRL_DMA_SCHEDULE_EN_SHFT                                        0x1c
#define HWIO_MMSS_DSI_0_DMA_SCHEDULE_CTRL_DMA_SCHEDULE_LINE_BMSK                                    0xffff
#define HWIO_MMSS_DSI_0_DMA_SCHEDULE_CTRL_DMA_SCHEDULE_LINE_SHFT                                       0x0

#define HWIO_MMSS_DSI_0_DMA_SCHEDULE_CTRL2_ADDR                                                 (MMSS_DSI_0_DSI_REG_BASE      + 0x00000104)
#define HWIO_MMSS_DSI_0_DMA_SCHEDULE_CTRL2_RMSK                                                 0xffffffff
#define HWIO_MMSS_DSI_0_DMA_SCHEDULE_CTRL2_IN          \
        in_dword_masked(HWIO_MMSS_DSI_0_DMA_SCHEDULE_CTRL2_ADDR, HWIO_MMSS_DSI_0_DMA_SCHEDULE_CTRL2_RMSK)
#define HWIO_MMSS_DSI_0_DMA_SCHEDULE_CTRL2_INM(m)      \
        in_dword_masked(HWIO_MMSS_DSI_0_DMA_SCHEDULE_CTRL2_ADDR, m)
#define HWIO_MMSS_DSI_0_DMA_SCHEDULE_CTRL2_OUT(v)      \
        out_dword(HWIO_MMSS_DSI_0_DMA_SCHEDULE_CTRL2_ADDR,v)
#define HWIO_MMSS_DSI_0_DMA_SCHEDULE_CTRL2_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_DSI_0_DMA_SCHEDULE_CTRL2_ADDR,m,v,HWIO_MMSS_DSI_0_DMA_SCHEDULE_CTRL2_IN)
#define HWIO_MMSS_DSI_0_DMA_SCHEDULE_CTRL2_START_THRESHOLD_BMSK                                 0xffff0000
#define HWIO_MMSS_DSI_0_DMA_SCHEDULE_CTRL2_START_THRESHOLD_SHFT                                       0x10
#define HWIO_MMSS_DSI_0_DMA_SCHEDULE_CTRL2_START_POS_BMSK                                           0xffff
#define HWIO_MMSS_DSI_0_DMA_SCHEDULE_CTRL2_START_POS_SHFT                                              0x0

#define HWIO_MMSS_DSI_0_ERR_INT_MASK0_ADDR                                                      (DSI_0_DSI_REG_BASE      + 0x0000010c)
#define HWIO_MMSS_DSI_0_ERR_INT_MASK0_RMSK                                                      0x7ffffbff
#define HWIO_MMSS_DSI_0_ERR_INT_MASK0_IN          \
        in_dword_masked(HWIO_MMSS_DSI_0_ERR_INT_MASK0_ADDR, HWIO_MMSS_DSI_0_ERR_INT_MASK0_RMSK)
#define HWIO_MMSS_DSI_0_ERR_INT_MASK0_INM(m)      \
        in_dword_masked(HWIO_MMSS_DSI_0_ERR_INT_MASK0_ADDR, m)
#define HWIO_MMSS_DSI_0_ERR_INT_MASK0_OUT(v)      \
        out_dword(HWIO_MMSS_DSI_0_ERR_INT_MASK0_ADDR,v)
#define HWIO_MMSS_DSI_0_ERR_INT_MASK0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_DSI_0_ERR_INT_MASK0_ADDR,m,v,HWIO_MMSS_DSI_0_ERR_INT_MASK0_IN)
#define HWIO_MMSS_DSI_0_ERR_INT_MASK0_DLN3_HS_FIFO_UNDERFLOW_MASK_BMSK                          0x40000000
#define HWIO_MMSS_DSI_0_ERR_INT_MASK0_DLN3_HS_FIFO_UNDERFLOW_MASK_SHFT                                0x1e
#define HWIO_MMSS_DSI_0_ERR_INT_MASK0_DLN2_HS_FIFO_UNDERFLOW_MASK_BMSK                          0x20000000
#define HWIO_MMSS_DSI_0_ERR_INT_MASK0_DLN2_HS_FIFO_UNDERFLOW_MASK_SHFT                                0x1d
#define HWIO_MMSS_DSI_0_ERR_INT_MASK0_DPHY_DSIPLL_UNLOCK_MASK_BMSK                              0x10000000
#define HWIO_MMSS_DSI_0_ERR_INT_MASK0_DPHY_DSIPLL_UNLOCK_MASK_SHFT                                    0x1c
#define HWIO_MMSS_DSI_0_ERR_INT_MASK0_DLN1_HS_FIFO_UNDERFLOW_MASK_BMSK                           0x8000000
#define HWIO_MMSS_DSI_0_ERR_INT_MASK0_DLN1_HS_FIFO_UNDERFLOW_MASK_SHFT                                0x1b
#define HWIO_MMSS_DSI_0_ERR_INT_MASK0_DLN0_HS_FIFO_UNDERFLOW_MASK_BMSK                           0x4000000
#define HWIO_MMSS_DSI_0_ERR_INT_MASK0_DLN0_HS_FIFO_UNDERFLOW_MASK_SHFT                                0x1a
#define HWIO_MMSS_DSI_0_ERR_INT_MASK0_DLN0_ERR_CONTENTION_LP1_MASK_BMSK                          0x2000000
#define HWIO_MMSS_DSI_0_ERR_INT_MASK0_DLN0_ERR_CONTENTION_LP1_MASK_SHFT                               0x19
#define HWIO_MMSS_DSI_0_ERR_INT_MASK0_DLN0_ERR_CONTENTION_LP0_MASK_BMSK                          0x1000000
#define HWIO_MMSS_DSI_0_ERR_INT_MASK0_DLN0_ERR_CONTENTION_LP0_MASK_SHFT                               0x18
#define HWIO_MMSS_DSI_0_ERR_INT_MASK0_DLN0_ERR_CONTROL_MASK_BMSK                                  0x800000
#define HWIO_MMSS_DSI_0_ERR_INT_MASK0_DLN0_ERR_CONTROL_MASK_SHFT                                      0x17
#define HWIO_MMSS_DSI_0_ERR_INT_MASK0_DLN0_ERR_SYNC_ESC_MASK_BMSK                                 0x400000
#define HWIO_MMSS_DSI_0_ERR_INT_MASK0_DLN0_ERR_SYNC_ESC_MASK_SHFT                                     0x16
#define HWIO_MMSS_DSI_0_ERR_INT_MASK0_DLN0_ERR_ESC_MASK_BMSK                                      0x200000
#define HWIO_MMSS_DSI_0_ERR_INT_MASK0_DLN0_ERR_ESC_MASK_SHFT                                          0x15
#define HWIO_MMSS_DSI_0_ERR_INT_MASK0_DLN0_LP_FIFO_OVERFLOW_MASK_BMSK                             0x100000
#define HWIO_MMSS_DSI_0_ERR_INT_MASK0_DLN0_LP_FIFO_OVERFLOW_MASK_SHFT                                 0x14
#define HWIO_MMSS_DSI_0_ERR_INT_MASK0_DLN3_HS_FIFO_OVERFLOW_MASK_BMSK                              0x80000
#define HWIO_MMSS_DSI_0_ERR_INT_MASK0_DLN3_HS_FIFO_OVERFLOW_MASK_SHFT                                 0x13
#define HWIO_MMSS_DSI_0_ERR_INT_MASK0_DLN2_HS_FIFO_OVERFLOW_MASK_BMSK                              0x40000
#define HWIO_MMSS_DSI_0_ERR_INT_MASK0_DLN2_HS_FIFO_OVERFLOW_MASK_SHFT                                 0x12
#define HWIO_MMSS_DSI_0_ERR_INT_MASK0_DLN1_HS_FIFO_OVERFLOW_MASK_BMSK                              0x20000
#define HWIO_MMSS_DSI_0_ERR_INT_MASK0_DLN1_HS_FIFO_OVERFLOW_MASK_SHFT                                 0x11
#define HWIO_MMSS_DSI_0_ERR_INT_MASK0_DLN0_HS_FIFO_OVERFLOW_MASK_BMSK                              0x10000
#define HWIO_MMSS_DSI_0_ERR_INT_MASK0_DLN0_HS_FIFO_OVERFLOW_MASK_SHFT                                 0x10
#define HWIO_MMSS_DSI_0_ERR_INT_MASK0_PENDING_HS_TX_TO_MASK_BMSK                                    0x8000
#define HWIO_MMSS_DSI_0_ERR_INT_MASK0_PENDING_HS_TX_TO_MASK_SHFT                                       0xf
#define HWIO_MMSS_DSI_0_ERR_INT_MASK0_VID_SENT_LATE_MASK_BMSK                                       0x4000
#define HWIO_MMSS_DSI_0_ERR_INT_MASK0_VID_SENT_LATE_MASK_SHFT                                          0xe
#define HWIO_MMSS_DSI_0_ERR_INT_MASK0_VID_MDP_FIFO_UNDERFLOW_MASK_BMSK                              0x2000
#define HWIO_MMSS_DSI_0_ERR_INT_MASK0_VID_MDP_FIFO_UNDERFLOW_MASK_SHFT                                 0xd
#define HWIO_MMSS_DSI_0_ERR_INT_MASK0_VID_MDP_FIFO_OVERFLOW_MASK_BMSK                               0x1000
#define HWIO_MMSS_DSI_0_ERR_INT_MASK0_VID_MDP_FIFO_OVERFLOW_MASK_SHFT                                  0xc
#define HWIO_MMSS_DSI_0_ERR_INT_MASK0_CMD_MDP_FIFO_UNDERFLOW_MASK_BMSK                               0x800
#define HWIO_MMSS_DSI_0_ERR_INT_MASK0_CMD_MDP_FIFO_UNDERFLOW_MASK_SHFT                                 0xb
#define HWIO_MMSS_DSI_0_ERR_INT_MASK0_CMD_DMA_FIFO_UNDERFLOW_MASK_BMSK                               0x200
#define HWIO_MMSS_DSI_0_ERR_INT_MASK0_CMD_DMA_FIFO_UNDERFLOW_MASK_SHFT                                 0x9
#define HWIO_MMSS_DSI_0_ERR_INT_MASK0_INTERLEAVE_OP_CONTENTION_MASK_BMSK                             0x100
#define HWIO_MMSS_DSI_0_ERR_INT_MASK0_INTERLEAVE_OP_CONTENTION_MASK_SHFT                               0x8
#define HWIO_MMSS_DSI_0_ERR_INT_MASK0_BTA_TO_MASK_BMSK                                                0x80
#define HWIO_MMSS_DSI_0_ERR_INT_MASK0_BTA_TO_MASK_SHFT                                                 0x7
#define HWIO_MMSS_DSI_0_ERR_INT_MASK0_HS_TX_TO_MASK_BMSK                                              0x40
#define HWIO_MMSS_DSI_0_ERR_INT_MASK0_HS_TX_TO_MASK_SHFT                                               0x6
#define HWIO_MMSS_DSI_0_ERR_INT_MASK0_LP_RX_TO_MASK_BMSK                                              0x20
#define HWIO_MMSS_DSI_0_ERR_INT_MASK0_LP_RX_TO_MASK_SHFT                                               0x5
#define HWIO_MMSS_DSI_0_ERR_INT_MASK0_ERROR_PACKET_MASK_BMSK                                          0x10
#define HWIO_MMSS_DSI_0_ERR_INT_MASK0_ERROR_PACKET_MASK_SHFT                                           0x4
#define HWIO_MMSS_DSI_0_ERR_INT_MASK0_RDBK_INCOMPLETE_PACKET_ERR_MASK_BMSK                             0x8
#define HWIO_MMSS_DSI_0_ERR_INT_MASK0_RDBK_INCOMPLETE_PACKET_ERR_MASK_SHFT                             0x3
#define HWIO_MMSS_DSI_0_ERR_INT_MASK0_RDBK_DATA_CRC_ERR_MASK_BMSK                                      0x4
#define HWIO_MMSS_DSI_0_ERR_INT_MASK0_RDBK_DATA_CRC_ERR_MASK_SHFT                                      0x2
#define HWIO_MMSS_DSI_0_ERR_INT_MASK0_RDBK_DATA_MULTI_ECC_ERR_MASK_BMSK                                0x2
#define HWIO_MMSS_DSI_0_ERR_INT_MASK0_RDBK_DATA_MULTI_ECC_ERR_MASK_SHFT                                0x1
#define HWIO_MMSS_DSI_0_ERR_INT_MASK0_RDBK_DATA_ECC_ERR_MASK_BMSK                                      0x1
#define HWIO_MMSS_DSI_0_ERR_INT_MASK0_RDBK_DATA_ECC_ERR_MASK_SHFT                                      0x0

#define HWIO_MMSS_DSI_0_INT_CTRL_ADDR                                                           (DSI_0_DSI_REG_BASE      + 0x00000110)
#define HWIO_MMSS_DSI_0_INT_CTRL_RMSK                                                           0xf333ff03
#define HWIO_MMSS_DSI_0_INT_CTRL_IN          \
        in_dword_masked(HWIO_MMSS_DSI_0_INT_CTRL_ADDR, HWIO_MMSS_DSI_0_INT_CTRL_RMSK)
#define HWIO_MMSS_DSI_0_INT_CTRL_INM(m)      \
        in_dword_masked(HWIO_MMSS_DSI_0_INT_CTRL_ADDR, m)
#define HWIO_MMSS_DSI_0_INT_CTRL_OUT(v)      \
        out_dword(HWIO_MMSS_DSI_0_INT_CTRL_ADDR,v)
#define HWIO_MMSS_DSI_0_INT_CTRL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_DSI_0_INT_CTRL_ADDR,m,v,HWIO_MMSS_DSI_0_INT_CTRL_IN)
#define HWIO_MMSS_DSI_0_INT_CTRL_DSI_DESKEW_DONE_MASK_BMSK                                      0x80000000
#define HWIO_MMSS_DSI_0_INT_CTRL_DSI_DESKEW_DONE_MASK_SHFT                                            0x1f
#define HWIO_MMSS_DSI_0_INT_CTRL_DSI_DESKEW_DONE_AK_BMSK                                        0x40000000
#define HWIO_MMSS_DSI_0_INT_CTRL_DSI_DESKEW_DONE_AK_SHFT                                              0x1e
#define HWIO_MMSS_DSI_0_INT_CTRL_DSI_DESKEW_DONE_STAT_BMSK                                      0x40000000
#define HWIO_MMSS_DSI_0_INT_CTRL_DSI_DESKEW_DONE_STAT_SHFT                                            0x1e
#define HWIO_MMSS_DSI_0_INT_CTRL_DSI_DYNAMIC_REFRESH_DONE_MASK_BMSK                             0x20000000
#define HWIO_MMSS_DSI_0_INT_CTRL_DSI_DYNAMIC_REFRESH_DONE_MASK_SHFT                                   0x1d
#define HWIO_MMSS_DSI_0_INT_CTRL_DSI_DYNAMIC_REFRESH_DONE_AK_BMSK                               0x10000000
#define HWIO_MMSS_DSI_0_INT_CTRL_DSI_DYNAMIC_REFRESH_DONE_AK_SHFT                                     0x1c
#define HWIO_MMSS_DSI_0_INT_CTRL_DSI_DYNAMIC_REFRESH_DONE_STAT_BMSK                             0x10000000
#define HWIO_MMSS_DSI_0_INT_CTRL_DSI_DYNAMIC_REFRESH_DONE_STAT_SHFT                                   0x1c
#define HWIO_MMSS_DSI_0_INT_CTRL_DSI_ERROR_MASK_BMSK                                             0x2000000
#define HWIO_MMSS_DSI_0_INT_CTRL_DSI_ERROR_MASK_SHFT                                                  0x19
#define HWIO_MMSS_DSI_0_INT_CTRL_DSI_ERROR_AK_BMSK                                               0x1000000
#define HWIO_MMSS_DSI_0_INT_CTRL_DSI_ERROR_AK_SHFT                                                    0x18
#define HWIO_MMSS_DSI_0_INT_CTRL_DSI_ERROR_STAT_BMSK                                             0x1000000
#define HWIO_MMSS_DSI_0_INT_CTRL_DSI_ERROR_STAT_SHFT                                                  0x18
#define HWIO_MMSS_DSI_0_INT_CTRL_DSI_BTA_DONE_MASK_BMSK                                           0x200000
#define HWIO_MMSS_DSI_0_INT_CTRL_DSI_BTA_DONE_MASK_SHFT                                               0x15
#define HWIO_MMSS_DSI_0_INT_CTRL_DSI_BTA_DONE_AK_BMSK                                             0x100000
#define HWIO_MMSS_DSI_0_INT_CTRL_DSI_BTA_DONE_AK_SHFT                                                 0x14
#define HWIO_MMSS_DSI_0_INT_CTRL_DSI_BTA_DONE_STAT_BMSK                                           0x100000
#define HWIO_MMSS_DSI_0_INT_CTRL_DSI_BTA_DONE_STAT_SHFT                                               0x14
#define HWIO_MMSS_DSI_0_INT_CTRL_DSI_VIDEO_MODE_DONE_MASK_BMSK                                     0x20000
#define HWIO_MMSS_DSI_0_INT_CTRL_DSI_VIDEO_MODE_DONE_MASK_SHFT                                        0x11
#define HWIO_MMSS_DSI_0_INT_CTRL_DSI_VIDEO_MODE_DONE_AK_BMSK                                       0x10000
#define HWIO_MMSS_DSI_0_INT_CTRL_DSI_VIDEO_MODE_DONE_AK_SHFT                                          0x10
#define HWIO_MMSS_DSI_0_INT_CTRL_DSI_VIDEO_MODE_DONE_STAT_BMSK                                     0x10000
#define HWIO_MMSS_DSI_0_INT_CTRL_DSI_VIDEO_MODE_DONE_STAT_SHFT                                        0x10
#define HWIO_MMSS_DSI_0_INT_CTRL_DSI_CMD_MDP_STREAM2_DONE_MASK_BMSK                                 0x8000
#define HWIO_MMSS_DSI_0_INT_CTRL_DSI_CMD_MDP_STREAM2_DONE_MASK_SHFT                                    0xf
#define HWIO_MMSS_DSI_0_INT_CTRL_DSI_CMD_MDP_STREAM2_DONE_AK_BMSK                                   0x4000
#define HWIO_MMSS_DSI_0_INT_CTRL_DSI_CMD_MDP_STREAM2_DONE_AK_SHFT                                      0xe
#define HWIO_MMSS_DSI_0_INT_CTRL_DSI_CMD_MDP_STREAM2_DONE_STAT_BMSK                                 0x4000
#define HWIO_MMSS_DSI_0_INT_CTRL_DSI_CMD_MDP_STREAM2_DONE_STAT_SHFT                                    0xe
#define HWIO_MMSS_DSI_0_INT_CTRL_DSI_CMD_MDP_STREAM1_DONE_MASK_BMSK                                 0x2000
#define HWIO_MMSS_DSI_0_INT_CTRL_DSI_CMD_MDP_STREAM1_DONE_MASK_SHFT                                    0xd
#define HWIO_MMSS_DSI_0_INT_CTRL_DSI_CMD_MDP_STREAM1_DONE_AK_BMSK                                   0x1000
#define HWIO_MMSS_DSI_0_INT_CTRL_DSI_CMD_MDP_STREAM1_DONE_AK_SHFT                                      0xc
#define HWIO_MMSS_DSI_0_INT_CTRL_DSI_CMD_MDP_STREAM1_DONE_STAT_BMSK                                 0x1000
#define HWIO_MMSS_DSI_0_INT_CTRL_DSI_CMD_MDP_STREAM1_DONE_STAT_SHFT                                    0xc
#define HWIO_MMSS_DSI_0_INT_CTRL_DSI_CMD_MDP_STREAM0_DONE_MASK_BMSK                                  0x800
#define HWIO_MMSS_DSI_0_INT_CTRL_DSI_CMD_MDP_STREAM0_DONE_MASK_SHFT                                    0xb
#define HWIO_MMSS_DSI_0_INT_CTRL_DSI_CMD_MDP_STREAM0_DONE_AK_BMSK                                    0x400
#define HWIO_MMSS_DSI_0_INT_CTRL_DSI_CMD_MDP_STREAM0_DONE_AK_SHFT                                      0xa
#define HWIO_MMSS_DSI_0_INT_CTRL_DSI_CMD_MDP_STREAM0_DONE_STAT_BMSK                                  0x400
#define HWIO_MMSS_DSI_0_INT_CTRL_DSI_CMD_MDP_STREAM0_DONE_STAT_SHFT                                    0xa
#define HWIO_MMSS_DSI_0_INT_CTRL_DSI_CMD_MODE_MDP_DONE_MASK_BMSK                                     0x200
#define HWIO_MMSS_DSI_0_INT_CTRL_DSI_CMD_MODE_MDP_DONE_MASK_SHFT                                       0x9
#define HWIO_MMSS_DSI_0_INT_CTRL_DSI_CMD_MODE_MDP_DONE_AK_BMSK                                       0x100
#define HWIO_MMSS_DSI_0_INT_CTRL_DSI_CMD_MODE_MDP_DONE_AK_SHFT                                         0x8
#define HWIO_MMSS_DSI_0_INT_CTRL_DSI_CMD_MODE_MDP_DONE_STAT_BMSK                                     0x100
#define HWIO_MMSS_DSI_0_INT_CTRL_DSI_CMD_MODE_MDP_DONE_STAT_SHFT                                       0x8
#define HWIO_MMSS_DSI_0_INT_CTRL_DSI_CMD_MODE_DMA_DONE_MASK_BMSK                                       0x2
#define HWIO_MMSS_DSI_0_INT_CTRL_DSI_CMD_MODE_DMA_DONE_MASK_SHFT                                       0x1
#define HWIO_MMSS_DSI_0_INT_CTRL_DSI_CMD_MODE_DMA_DONE_AK_BMSK                                         0x1
#define HWIO_MMSS_DSI_0_INT_CTRL_DSI_CMD_MODE_DMA_DONE_AK_SHFT                                         0x0
#define HWIO_MMSS_DSI_0_INT_CTRL_DSI_CMD_MODE_DMA_DONE_STAT_BMSK                                       0x1
#define HWIO_MMSS_DSI_0_INT_CTRL_DSI_CMD_MODE_DMA_DONE_STAT_SHFT                                       0x0

#define HWIO_MMSS_DSI_0_IOBIST_CTRL_ADDR                                                        (DSI_0_DSI_REG_BASE      + 0x00000114)
#define HWIO_MMSS_DSI_0_IOBIST_CTRL_RMSK                                                        0xffffffff
#define HWIO_MMSS_DSI_0_IOBIST_CTRL_IN          \
        in_dword_masked(HWIO_MMSS_DSI_0_IOBIST_CTRL_ADDR, HWIO_MMSS_DSI_0_IOBIST_CTRL_RMSK)
#define HWIO_MMSS_DSI_0_IOBIST_CTRL_INM(m)      \
        in_dword_masked(HWIO_MMSS_DSI_0_IOBIST_CTRL_ADDR, m)
#define HWIO_MMSS_DSI_0_IOBIST_CTRL_OUT(v)      \
        out_dword(HWIO_MMSS_DSI_0_IOBIST_CTRL_ADDR,v)
#define HWIO_MMSS_DSI_0_IOBIST_CTRL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_DSI_0_IOBIST_CTRL_ADDR,m,v,HWIO_MMSS_DSI_0_IOBIST_CTRL_IN)
#define HWIO_MMSS_DSI_0_IOBIST_CTRL_DSI_IOBIST_CTRL_BMSK                                        0xffffffff
#define HWIO_MMSS_DSI_0_IOBIST_CTRL_DSI_IOBIST_CTRL_SHFT                                               0x0

#define HWIO_MMSS_DSI_0_SOFT_RESET_ADDR                                                         (DSI_0_DSI_REG_BASE      + 0x00000118)
#define HWIO_MMSS_DSI_0_SOFT_RESET_RMSK                                                                0x1
#define HWIO_MMSS_DSI_0_SOFT_RESET_IN          \
        in_dword_masked(HWIO_MMSS_DSI_0_SOFT_RESET_ADDR, HWIO_MMSS_DSI_0_SOFT_RESET_RMSK)
#define HWIO_MMSS_DSI_0_SOFT_RESET_INM(m)      \
        in_dword_masked(HWIO_MMSS_DSI_0_SOFT_RESET_ADDR, m)
#define HWIO_MMSS_DSI_0_SOFT_RESET_OUT(v)      \
        out_dword(HWIO_MMSS_DSI_0_SOFT_RESET_ADDR,v)
#define HWIO_MMSS_DSI_0_SOFT_RESET_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_DSI_0_SOFT_RESET_ADDR,m,v,HWIO_MMSS_DSI_0_SOFT_RESET_IN)
#define HWIO_MMSS_DSI_0_SOFT_RESET_DSI_SOFT_RESET_BMSK                                                 0x1
#define HWIO_MMSS_DSI_0_SOFT_RESET_DSI_SOFT_RESET_SHFT                                                 0x0

#define HWIO_MMSS_DSI_0_CLK_CTRL_ADDR                                                           (DSI_0_DSI_REG_BASE      + 0x0000011c)
#define HWIO_MMSS_DSI_0_CLK_CTRL_RMSK                                                             0x73ff3f
#define HWIO_MMSS_DSI_0_CLK_CTRL_IN          \
        in_dword_masked(HWIO_MMSS_DSI_0_CLK_CTRL_ADDR, HWIO_MMSS_DSI_0_CLK_CTRL_RMSK)
#define HWIO_MMSS_DSI_0_CLK_CTRL_INM(m)      \
        in_dword_masked(HWIO_MMSS_DSI_0_CLK_CTRL_ADDR, m)
#define HWIO_MMSS_DSI_0_CLK_CTRL_OUT(v)      \
        out_dword(HWIO_MMSS_DSI_0_CLK_CTRL_ADDR,v)
#define HWIO_MMSS_DSI_0_CLK_CTRL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_DSI_0_CLK_CTRL_ADDR,m,v,HWIO_MMSS_DSI_0_CLK_CTRL_IN)
#define HWIO_MMSS_DSI_0_CLK_CTRL_DSI_DMA_CLK_STOP_BMSK                                            0x400000
#define HWIO_MMSS_DSI_0_CLK_CTRL_DSI_DMA_CLK_STOP_SHFT                                                0x16
#define HWIO_MMSS_DSI_0_CLK_CTRL_DSI_FORCE_ON_LANE_LAYER_TG_BYTECLK_BMSK                          0x200000
#define HWIO_MMSS_DSI_0_CLK_CTRL_DSI_FORCE_ON_LANE_LAYER_TG_BYTECLK_SHFT                              0x15
#define HWIO_MMSS_DSI_0_CLK_CTRL_DSI_FORCE_ON_DYN_PCLK_BMSK                                       0x100000
#define HWIO_MMSS_DSI_0_CLK_CTRL_DSI_FORCE_ON_DYN_PCLK_SHFT                                           0x14
#define HWIO_MMSS_DSI_0_CLK_CTRL_DSI_DSICLK_HYSTERISIS1_CTRL_BMSK                                  0x30000
#define HWIO_MMSS_DSI_0_CLK_CTRL_DSI_DSICLK_HYSTERISIS1_CTRL_SHFT                                     0x10
#define HWIO_MMSS_DSI_0_CLK_CTRL_DSI_AHBM_HCLK_HYSTERISIS1_CTRL_BMSK                                0xc000
#define HWIO_MMSS_DSI_0_CLK_CTRL_DSI_AHBM_HCLK_HYSTERISIS1_CTRL_SHFT                                   0xe
#define HWIO_MMSS_DSI_0_CLK_CTRL_DSI_AHBS_HCLK_HYSTERISIS1_CTRL_BMSK                                0x3000
#define HWIO_MMSS_DSI_0_CLK_CTRL_DSI_AHBS_HCLK_HYSTERISIS1_CTRL_SHFT                                   0xc
#define HWIO_MMSS_DSI_0_CLK_CTRL_DSI_FORCE_ON_DYN_BYTECLK_BMSK                                       0x800
#define HWIO_MMSS_DSI_0_CLK_CTRL_DSI_FORCE_ON_DYN_BYTECLK_SHFT                                         0xb
#define HWIO_MMSS_DSI_0_CLK_CTRL_DSI_FORCE_ON_DYN_DSICLK_BMSK                                        0x400
#define HWIO_MMSS_DSI_0_CLK_CTRL_DSI_FORCE_ON_DYN_DSICLK_SHFT                                          0xa
#define HWIO_MMSS_DSI_0_CLK_CTRL_DSI_FORCE_ON_DYN_AHBM_HCLK_BMSK                                     0x200
#define HWIO_MMSS_DSI_0_CLK_CTRL_DSI_FORCE_ON_DYN_AHBM_HCLK_SHFT                                       0x9
#define HWIO_MMSS_DSI_0_CLK_CTRL_DSI_FORCE_ON_DYN_AHBS_HCLK_BMSK                                     0x100
#define HWIO_MMSS_DSI_0_CLK_CTRL_DSI_FORCE_ON_DYN_AHBS_HCLK_SHFT                                       0x8
#define HWIO_MMSS_DSI_0_CLK_CTRL_DSI_ESCCLK_ON_BMSK                                                   0x20
#define HWIO_MMSS_DSI_0_CLK_CTRL_DSI_ESCCLK_ON_SHFT                                                    0x5
#define HWIO_MMSS_DSI_0_CLK_CTRL_DSI_BYTECLK_ON_BMSK                                                  0x10
#define HWIO_MMSS_DSI_0_CLK_CTRL_DSI_BYTECLK_ON_SHFT                                                   0x4
#define HWIO_MMSS_DSI_0_CLK_CTRL_DSI_DSICLK_ON_BMSK                                                    0x8
#define HWIO_MMSS_DSI_0_CLK_CTRL_DSI_DSICLK_ON_SHFT                                                    0x3
#define HWIO_MMSS_DSI_0_CLK_CTRL_DSI_PCLK_ON_BMSK                                                      0x4
#define HWIO_MMSS_DSI_0_CLK_CTRL_DSI_PCLK_ON_SHFT                                                      0x2
#define HWIO_MMSS_DSI_0_CLK_CTRL_DSI_AHBM_SCLK_ON_BMSK                                                 0x2
#define HWIO_MMSS_DSI_0_CLK_CTRL_DSI_AHBM_SCLK_ON_SHFT                                                 0x1
#define HWIO_MMSS_DSI_0_CLK_CTRL_DSI_AHBS_HCLK_ON_BMSK                                                 0x1
#define HWIO_MMSS_DSI_0_CLK_CTRL_DSI_AHBS_HCLK_ON_SHFT                                                 0x0

#define HWIO_MMSS_DSI_0_CLK_STATUS_ADDR                                                         (DSI_0_DSI_REG_BASE      + 0x00000120)
#define HWIO_MMSS_DSI_0_CLK_STATUS_RMSK                                                           0x11f7ff
#define HWIO_MMSS_DSI_0_CLK_STATUS_IN          \
        in_dword_masked(HWIO_MMSS_DSI_0_CLK_STATUS_ADDR, HWIO_MMSS_DSI_0_CLK_STATUS_RMSK)
#define HWIO_MMSS_DSI_0_CLK_STATUS_INM(m)      \
        in_dword_masked(HWIO_MMSS_DSI_0_CLK_STATUS_ADDR, m)
#define HWIO_MMSS_DSI_0_CLK_STATUS_OUT(v)      \
        out_dword(HWIO_MMSS_DSI_0_CLK_STATUS_ADDR,v)
#define HWIO_MMSS_DSI_0_CLK_STATUS_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_DSI_0_CLK_STATUS_ADDR,m,v,HWIO_MMSS_DSI_0_CLK_STATUS_IN)
#define HWIO_MMSS_DSI_0_CLK_STATUS_DSI_LANE_LAYER_TG_BYTECLK_ACTIVE_BMSK                          0x100000
#define HWIO_MMSS_DSI_0_CLK_STATUS_DSI_LANE_LAYER_TG_BYTECLK_ACTIVE_SHFT                              0x14
#define HWIO_MMSS_DSI_0_CLK_STATUS_DSIPLL_UNLOCKED_CLR_BMSK                                        0x10000
#define HWIO_MMSS_DSI_0_CLK_STATUS_DSIPLL_UNLOCKED_CLR_SHFT                                           0x10
#define HWIO_MMSS_DSI_0_CLK_STATUS_DSIPLL_UNLOCKED_BMSK                                            0x10000
#define HWIO_MMSS_DSI_0_CLK_STATUS_DSIPLL_UNLOCKED_SHFT                                               0x10
#define HWIO_MMSS_DSI_0_CLK_STATUS_DSI_CAM_BIST_PCLK_ACTIVE_BMSK                                    0x8000
#define HWIO_MMSS_DSI_0_CLK_STATUS_DSI_CAM_BIST_PCLK_ACTIVE_SHFT                                       0xf
#define HWIO_MMSS_DSI_0_CLK_STATUS_DSI_VID_PCLK_ACTIVE_BMSK                                         0x4000
#define HWIO_MMSS_DSI_0_CLK_STATUS_DSI_VID_PCLK_ACTIVE_SHFT                                            0xe
#define HWIO_MMSS_DSI_0_CLK_STATUS_DSI_CMD_PCLK_ACTIVE_BMSK                                         0x2000
#define HWIO_MMSS_DSI_0_CLK_STATUS_DSI_CMD_PCLK_ACTIVE_SHFT                                            0xd
#define HWIO_MMSS_DSI_0_CLK_STATUS_DSI_DYN_CMD_PCLK_ACTIVE_BMSK                                     0x1000
#define HWIO_MMSS_DSI_0_CLK_STATUS_DSI_DYN_CMD_PCLK_ACTIVE_SHFT                                        0xc
#define HWIO_MMSS_DSI_0_CLK_STATUS_DSI_DYN_PCLK_ACTIVE_BMSK                                          0x400
#define HWIO_MMSS_DSI_0_CLK_STATUS_DSI_DYN_PCLK_ACTIVE_SHFT                                            0xa
#define HWIO_MMSS_DSI_0_CLK_STATUS_DSI_AON_PCLK_ACTIVE_BMSK                                          0x200
#define HWIO_MMSS_DSI_0_CLK_STATUS_DSI_AON_PCLK_ACTIVE_SHFT                                            0x9
#define HWIO_MMSS_DSI_0_CLK_STATUS_DSI_AON_ESCCLK_ACTIVE_BMSK                                        0x100
#define HWIO_MMSS_DSI_0_CLK_STATUS_DSI_AON_ESCCLK_ACTIVE_SHFT                                          0x8
#define HWIO_MMSS_DSI_0_CLK_STATUS_DSI_DYN_BYTECLK_ACTIVE_BMSK                                        0x80
#define HWIO_MMSS_DSI_0_CLK_STATUS_DSI_DYN_BYTECLK_ACTIVE_SHFT                                         0x7
#define HWIO_MMSS_DSI_0_CLK_STATUS_DSI_AON_BYTECLK_ACTIVE_BMSK                                        0x40
#define HWIO_MMSS_DSI_0_CLK_STATUS_DSI_AON_BYTECLK_ACTIVE_SHFT                                         0x6
#define HWIO_MMSS_DSI_0_CLK_STATUS_DSI_DYN_DSICLK_ACTIVE_BMSK                                         0x20
#define HWIO_MMSS_DSI_0_CLK_STATUS_DSI_DYN_DSICLK_ACTIVE_SHFT                                          0x5
#define HWIO_MMSS_DSI_0_CLK_STATUS_DSI_AON_DSICLK_ACTIVE_BMSK                                         0x10
#define HWIO_MMSS_DSI_0_CLK_STATUS_DSI_AON_DSICLK_ACTIVE_SHFT                                          0x4
#define HWIO_MMSS_DSI_0_CLK_STATUS_DSI_DYN_AHBS_HCLK_ACTIVE_BMSK                                       0x8
#define HWIO_MMSS_DSI_0_CLK_STATUS_DSI_DYN_AHBS_HCLK_ACTIVE_SHFT                                       0x3
#define HWIO_MMSS_DSI_0_CLK_STATUS_DSI_AON_AHBS_HCLK_ACTIVE_BMSK                                       0x4
#define HWIO_MMSS_DSI_0_CLK_STATUS_DSI_AON_AHBS_HCLK_ACTIVE_SHFT                                       0x2
#define HWIO_MMSS_DSI_0_CLK_STATUS_DSI_DYN_AHBM_HCLK_ACTIVE_BMSK                                       0x2
#define HWIO_MMSS_DSI_0_CLK_STATUS_DSI_DYN_AHBM_HCLK_ACTIVE_SHFT                                       0x1
#define HWIO_MMSS_DSI_0_CLK_STATUS_DSI_AON_AHBM_HCLK_ACTIVE_BMSK                                       0x1
#define HWIO_MMSS_DSI_0_CLK_STATUS_DSI_AON_AHBM_HCLK_ACTIVE_SHFT                                       0x0

#define HWIO_MMSS_DSI_0_DEBUG_BUS_CTRL_ADDR                                                     (DSI_0_DSI_REG_BASE      + 0x00000124)
#define HWIO_MMSS_DSI_0_DEBUG_BUS_CTRL_RMSK                                                         0x33f1
#define HWIO_MMSS_DSI_0_DEBUG_BUS_CTRL_IN          \
        in_dword_masked(HWIO_MMSS_DSI_0_DEBUG_BUS_CTRL_ADDR, HWIO_MMSS_DSI_0_DEBUG_BUS_CTRL_RMSK)
#define HWIO_MMSS_DSI_0_DEBUG_BUS_CTRL_INM(m)      \
        in_dword_masked(HWIO_MMSS_DSI_0_DEBUG_BUS_CTRL_ADDR, m)
#define HWIO_MMSS_DSI_0_DEBUG_BUS_CTRL_OUT(v)      \
        out_dword(HWIO_MMSS_DSI_0_DEBUG_BUS_CTRL_ADDR,v)
#define HWIO_MMSS_DSI_0_DEBUG_BUS_CTRL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_DSI_0_DEBUG_BUS_CTRL_ADDR,m,v,HWIO_MMSS_DSI_0_DEBUG_BUS_CTRL_IN)
#define HWIO_MMSS_DSI_0_DEBUG_BUS_CTRL_DEBUG_MUX_BMSK                                               0x3000
#define HWIO_MMSS_DSI_0_DEBUG_BUS_CTRL_DEBUG_MUX_SHFT                                                  0xc
#define HWIO_MMSS_DSI_0_DEBUG_BUS_CTRL_DEBUG_SEL_BMSK                                                0x3f0
#define HWIO_MMSS_DSI_0_DEBUG_BUS_CTRL_DEBUG_SEL_SHFT                                                  0x4
#define HWIO_MMSS_DSI_0_DEBUG_BUS_CTRL_DEBUG_BUS_EN_BMSK                                               0x1
#define HWIO_MMSS_DSI_0_DEBUG_BUS_CTRL_DEBUG_BUS_EN_SHFT                                               0x0

#define HWIO_MMSS_DSI_0_DEBUG_BUS_ADDR                                                          (DSI_0_DSI_REG_BASE      + 0x00000128)
#define HWIO_MMSS_DSI_0_DEBUG_BUS_RMSK                                                          0xffffffff
#define HWIO_MMSS_DSI_0_DEBUG_BUS_IN          \
        in_dword_masked(HWIO_MMSS_DSI_0_DEBUG_BUS_ADDR, HWIO_MMSS_DSI_0_DEBUG_BUS_RMSK)
#define HWIO_MMSS_DSI_0_DEBUG_BUS_INM(m)      \
        in_dword_masked(HWIO_MMSS_DSI_0_DEBUG_BUS_ADDR, m)
#define HWIO_MMSS_DSI_0_DEBUG_BUS_DEBUG_BUS_BMSK                                                0xffffffff
#define HWIO_MMSS_DSI_0_DEBUG_BUS_DEBUG_BUS_SHFT                                                       0x0

#define HWIO_MMSS_DSI_0_PHY_SW_RESET_ADDR                                                       (DSI_0_DSI_REG_BASE      + 0x0000012c)
#define HWIO_MMSS_DSI_0_PHY_SW_RESET_RMSK                                                        0x1010111
#define HWIO_MMSS_DSI_0_PHY_SW_RESET_IN          \
        in_dword_masked(HWIO_MMSS_DSI_0_PHY_SW_RESET_ADDR, HWIO_MMSS_DSI_0_PHY_SW_RESET_RMSK)
#define HWIO_MMSS_DSI_0_PHY_SW_RESET_INM(m)      \
        in_dword_masked(HWIO_MMSS_DSI_0_PHY_SW_RESET_ADDR, m)
#define HWIO_MMSS_DSI_0_PHY_SW_RESET_OUT(v)      \
        out_dword(HWIO_MMSS_DSI_0_PHY_SW_RESET_ADDR,v)
#define HWIO_MMSS_DSI_0_PHY_SW_RESET_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_DSI_0_PHY_SW_RESET_ADDR,m,v,HWIO_MMSS_DSI_0_PHY_SW_RESET_IN)
#define HWIO_MMSS_DSI_0_PHY_SW_RESET_PHY_REGULATOR_HW_RESET_BMSK                                 0x1000000
#define HWIO_MMSS_DSI_0_PHY_SW_RESET_PHY_REGULATOR_HW_RESET_SHFT                                      0x18
#define HWIO_MMSS_DSI_0_PHY_SW_RESET_PHY_LN_HW_RESET_BMSK                                          0x10000
#define HWIO_MMSS_DSI_0_PHY_SW_RESET_PHY_LN_HW_RESET_SHFT                                             0x10
#define HWIO_MMSS_DSI_0_PHY_SW_RESET_PHY_PLL_HW_RESET_BMSK                                           0x100
#define HWIO_MMSS_DSI_0_PHY_SW_RESET_PHY_PLL_HW_RESET_SHFT                                             0x8
#define HWIO_MMSS_DSI_0_PHY_SW_RESET_PHY_SW_RESET_POL_BMSK                                            0x10
#define HWIO_MMSS_DSI_0_PHY_SW_RESET_PHY_SW_RESET_POL_SHFT                                             0x4
#define HWIO_MMSS_DSI_0_PHY_SW_RESET_PHY_SW_RESET_BMSK                                                 0x1
#define HWIO_MMSS_DSI_0_PHY_SW_RESET_PHY_SW_RESET_SHFT                                                 0x0

#define HWIO_MMSS_DSI_0_AXI2AHB_CTRL_ADDR                                                       (DSI_0_DSI_REG_BASE      + 0x00000130)
#define HWIO_MMSS_DSI_0_AXI2AHB_CTRL_RMSK                                                              0x1
#define HWIO_MMSS_DSI_0_AXI2AHB_CTRL_IN          \
        in_dword_masked(HWIO_MMSS_DSI_0_AXI2AHB_CTRL_ADDR, HWIO_MMSS_DSI_0_AXI2AHB_CTRL_RMSK)
#define HWIO_MMSS_DSI_0_AXI2AHB_CTRL_INM(m)      \
        in_dword_masked(HWIO_MMSS_DSI_0_AXI2AHB_CTRL_ADDR, m)
#define HWIO_MMSS_DSI_0_AXI2AHB_CTRL_OUT(v)      \
        out_dword(HWIO_MMSS_DSI_0_AXI2AHB_CTRL_ADDR,v)
#define HWIO_MMSS_DSI_0_AXI2AHB_CTRL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_DSI_0_AXI2AHB_CTRL_ADDR,m,v,HWIO_MMSS_DSI_0_AXI2AHB_CTRL_IN)
#define HWIO_MMSS_DSI_0_AXI2AHB_CTRL_MSM_ACCUMULATE_EN_BMSK                                            0x1
#define HWIO_MMSS_DSI_0_AXI2AHB_CTRL_MSM_ACCUMULATE_EN_SHFT                                            0x0

#define HWIO_MMSS_DSI_0_MISR_CMD_MDP0_32BIT_ADDR                                                (DSI_0_DSI_REG_BASE      + 0x00000134)
#define HWIO_MMSS_DSI_0_MISR_CMD_MDP0_32BIT_RMSK                                                0xffffffff
#define HWIO_MMSS_DSI_0_MISR_CMD_MDP0_32BIT_IN          \
        in_dword_masked(HWIO_MMSS_DSI_0_MISR_CMD_MDP0_32BIT_ADDR, HWIO_MMSS_DSI_0_MISR_CMD_MDP0_32BIT_RMSK)
#define HWIO_MMSS_DSI_0_MISR_CMD_MDP0_32BIT_INM(m)      \
        in_dword_masked(HWIO_MMSS_DSI_0_MISR_CMD_MDP0_32BIT_ADDR, m)
#define HWIO_MMSS_DSI_0_MISR_CMD_MDP0_32BIT_MISR_BMSK                                           0xffffffff
#define HWIO_MMSS_DSI_0_MISR_CMD_MDP0_32BIT_MISR_SHFT                                                  0x0

#define HWIO_MMSS_DSI_0_MISR_CMD_MDP1_32BIT_ADDR                                                (DSI_0_DSI_REG_BASE      + 0x00000138)
#define HWIO_MMSS_DSI_0_MISR_CMD_MDP1_32BIT_RMSK                                                0xffffffff
#define HWIO_MMSS_DSI_0_MISR_CMD_MDP1_32BIT_IN          \
        in_dword_masked(HWIO_MMSS_DSI_0_MISR_CMD_MDP1_32BIT_ADDR, HWIO_MMSS_DSI_0_MISR_CMD_MDP1_32BIT_RMSK)
#define HWIO_MMSS_DSI_0_MISR_CMD_MDP1_32BIT_INM(m)      \
        in_dword_masked(HWIO_MMSS_DSI_0_MISR_CMD_MDP1_32BIT_ADDR, m)
#define HWIO_MMSS_DSI_0_MISR_CMD_MDP1_32BIT_MISR_BMSK                                           0xffffffff
#define HWIO_MMSS_DSI_0_MISR_CMD_MDP1_32BIT_MISR_SHFT                                                  0x0

#define HWIO_MMSS_DSI_0_MISR_CMD_DMA_32BIT_ADDR                                                 (DSI_0_DSI_REG_BASE      + 0x0000013c)
#define HWIO_MMSS_DSI_0_MISR_CMD_DMA_32BIT_RMSK                                                 0xffffffff
#define HWIO_MMSS_DSI_0_MISR_CMD_DMA_32BIT_IN          \
        in_dword_masked(HWIO_MMSS_DSI_0_MISR_CMD_DMA_32BIT_ADDR, HWIO_MMSS_DSI_0_MISR_CMD_DMA_32BIT_RMSK)
#define HWIO_MMSS_DSI_0_MISR_CMD_DMA_32BIT_INM(m)      \
        in_dword_masked(HWIO_MMSS_DSI_0_MISR_CMD_DMA_32BIT_ADDR, m)
#define HWIO_MMSS_DSI_0_MISR_CMD_DMA_32BIT_MISR_BMSK                                            0xffffffff
#define HWIO_MMSS_DSI_0_MISR_CMD_DMA_32BIT_MISR_SHFT                                                   0x0

#define HWIO_MMSS_DSI_0_MISR_VIDEO_32BIT_ADDR                                                   (DSI_0_DSI_REG_BASE      + 0x00000140)
#define HWIO_MMSS_DSI_0_MISR_VIDEO_32BIT_RMSK                                                   0xffffffff
#define HWIO_MMSS_DSI_0_MISR_VIDEO_32BIT_IN          \
        in_dword_masked(HWIO_MMSS_DSI_0_MISR_VIDEO_32BIT_ADDR, HWIO_MMSS_DSI_0_MISR_VIDEO_32BIT_RMSK)
#define HWIO_MMSS_DSI_0_MISR_VIDEO_32BIT_INM(m)      \
        in_dword_masked(HWIO_MMSS_DSI_0_MISR_VIDEO_32BIT_ADDR, m)
#define HWIO_MMSS_DSI_0_MISR_VIDEO_32BIT_MISR_BMSK                                              0xffffffff
#define HWIO_MMSS_DSI_0_MISR_VIDEO_32BIT_MISR_SHFT                                                     0x0

#define HWIO_MMSS_DSI_0_LANE_MISR_CTRL_ADDR                                                     (DSI_0_DSI_REG_BASE      + 0x00000144)
#define HWIO_MMSS_DSI_0_LANE_MISR_CTRL_RMSK                                                            0x1
#define HWIO_MMSS_DSI_0_LANE_MISR_CTRL_IN          \
        in_dword_masked(HWIO_MMSS_DSI_0_LANE_MISR_CTRL_ADDR, HWIO_MMSS_DSI_0_LANE_MISR_CTRL_RMSK)
#define HWIO_MMSS_DSI_0_LANE_MISR_CTRL_INM(m)      \
        in_dword_masked(HWIO_MMSS_DSI_0_LANE_MISR_CTRL_ADDR, m)
#define HWIO_MMSS_DSI_0_LANE_MISR_CTRL_OUT(v)      \
        out_dword(HWIO_MMSS_DSI_0_LANE_MISR_CTRL_ADDR,v)
#define HWIO_MMSS_DSI_0_LANE_MISR_CTRL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_DSI_0_LANE_MISR_CTRL_ADDR,m,v,HWIO_MMSS_DSI_0_LANE_MISR_CTRL_IN)
#define HWIO_MMSS_DSI_0_LANE_MISR_CTRL_EN_BMSK                                                         0x1
#define HWIO_MMSS_DSI_0_LANE_MISR_CTRL_EN_SHFT                                                         0x0

#define HWIO_MMSS_DSI_0_LANE0_MISR_ADDR                                                         (DSI_0_DSI_REG_BASE      + 0x00000148)
#define HWIO_MMSS_DSI_0_LANE0_MISR_RMSK                                                             0xffff
#define HWIO_MMSS_DSI_0_LANE0_MISR_IN          \
        in_dword_masked(HWIO_MMSS_DSI_0_LANE0_MISR_ADDR, HWIO_MMSS_DSI_0_LANE0_MISR_RMSK)
#define HWIO_MMSS_DSI_0_LANE0_MISR_INM(m)      \
        in_dword_masked(HWIO_MMSS_DSI_0_LANE0_MISR_ADDR, m)
#define HWIO_MMSS_DSI_0_LANE0_MISR_MISR_BMSK                                                        0xffff
#define HWIO_MMSS_DSI_0_LANE0_MISR_MISR_SHFT                                                           0x0

#define HWIO_MMSS_DSI_0_LANE1_MISR_ADDR                                                         (DSI_0_DSI_REG_BASE      + 0x0000014c)
#define HWIO_MMSS_DSI_0_LANE1_MISR_RMSK                                                             0xffff
#define HWIO_MMSS_DSI_0_LANE1_MISR_IN          \
        in_dword_masked(HWIO_MMSS_DSI_0_LANE1_MISR_ADDR, HWIO_MMSS_DSI_0_LANE1_MISR_RMSK)
#define HWIO_MMSS_DSI_0_LANE1_MISR_INM(m)      \
        in_dword_masked(HWIO_MMSS_DSI_0_LANE1_MISR_ADDR, m)
#define HWIO_MMSS_DSI_0_LANE1_MISR_MISR_BMSK                                                        0xffff
#define HWIO_MMSS_DSI_0_LANE1_MISR_MISR_SHFT                                                           0x0

#define HWIO_MMSS_DSI_0_LANE2_MISR_ADDR                                                         (DSI_0_DSI_REG_BASE      + 0x00000150)
#define HWIO_MMSS_DSI_0_LANE2_MISR_RMSK                                                             0xffff
#define HWIO_MMSS_DSI_0_LANE2_MISR_IN          \
        in_dword_masked(HWIO_MMSS_DSI_0_LANE2_MISR_ADDR, HWIO_MMSS_DSI_0_LANE2_MISR_RMSK)
#define HWIO_MMSS_DSI_0_LANE2_MISR_INM(m)      \
        in_dword_masked(HWIO_MMSS_DSI_0_LANE2_MISR_ADDR, m)
#define HWIO_MMSS_DSI_0_LANE2_MISR_MISR_BMSK                                                        0xffff
#define HWIO_MMSS_DSI_0_LANE2_MISR_MISR_SHFT                                                           0x0

#define HWIO_MMSS_DSI_0_LANE3_MISR_ADDR                                                         (DSI_0_DSI_REG_BASE      + 0x00000154)
#define HWIO_MMSS_DSI_0_LANE3_MISR_RMSK                                                             0xffff
#define HWIO_MMSS_DSI_0_LANE3_MISR_IN          \
        in_dword_masked(HWIO_MMSS_DSI_0_LANE3_MISR_ADDR, HWIO_MMSS_DSI_0_LANE3_MISR_RMSK)
#define HWIO_MMSS_DSI_0_LANE3_MISR_INM(m)      \
        in_dword_masked(HWIO_MMSS_DSI_0_LANE3_MISR_ADDR, m)
#define HWIO_MMSS_DSI_0_LANE3_MISR_MISR_BMSK                                                        0xffff
#define HWIO_MMSS_DSI_0_LANE3_MISR_MISR_SHFT                                                           0x0

#define HWIO_MMSS_DSI_0_TEST_PATTERN_GEN_CTRL_ADDR                                              (DSI_0_DSI_REG_BASE      + 0x0000015c)
#define HWIO_MMSS_DSI_0_TEST_PATTERN_GEN_CTRL_RMSK                                                0x333337
#define HWIO_MMSS_DSI_0_TEST_PATTERN_GEN_CTRL_IN          \
        in_dword_masked(HWIO_MMSS_DSI_0_TEST_PATTERN_GEN_CTRL_ADDR, HWIO_MMSS_DSI_0_TEST_PATTERN_GEN_CTRL_RMSK)
#define HWIO_MMSS_DSI_0_TEST_PATTERN_GEN_CTRL_INM(m)      \
        in_dword_masked(HWIO_MMSS_DSI_0_TEST_PATTERN_GEN_CTRL_ADDR, m)
#define HWIO_MMSS_DSI_0_TEST_PATTERN_GEN_CTRL_OUT(v)      \
        out_dword(HWIO_MMSS_DSI_0_TEST_PATTERN_GEN_CTRL_ADDR,v)
#define HWIO_MMSS_DSI_0_TEST_PATTERN_GEN_CTRL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_DSI_0_TEST_PATTERN_GEN_CTRL_ADDR,m,v,HWIO_MMSS_DSI_0_TEST_PATTERN_GEN_CTRL_IN)
#define HWIO_MMSS_DSI_0_TEST_PATTERN_GEN_CTRL_CMD_MDP_STREAM2_PATTERN_SEL_BMSK                    0x300000
#define HWIO_MMSS_DSI_0_TEST_PATTERN_GEN_CTRL_CMD_MDP_STREAM2_PATTERN_SEL_SHFT                        0x14
#define HWIO_MMSS_DSI_0_TEST_PATTERN_GEN_CTRL_CMD_DMA_PATTERN_SEL_BMSK                             0x30000
#define HWIO_MMSS_DSI_0_TEST_PATTERN_GEN_CTRL_CMD_DMA_PATTERN_SEL_SHFT                                0x10
#define HWIO_MMSS_DSI_0_TEST_PATTERN_GEN_CTRL_CMD_MDP_STREAM1_PATTERN_SEL_BMSK                      0x3000
#define HWIO_MMSS_DSI_0_TEST_PATTERN_GEN_CTRL_CMD_MDP_STREAM1_PATTERN_SEL_SHFT                         0xc
#define HWIO_MMSS_DSI_0_TEST_PATTERN_GEN_CTRL_CMD_MDP_STREAM0_PATTERN_SEL_BMSK                       0x300
#define HWIO_MMSS_DSI_0_TEST_PATTERN_GEN_CTRL_CMD_MDP_STREAM0_PATTERN_SEL_SHFT                         0x8
#define HWIO_MMSS_DSI_0_TEST_PATTERN_GEN_CTRL_VIDEO_PATTERN_SEL_BMSK                                  0x30
#define HWIO_MMSS_DSI_0_TEST_PATTERN_GEN_CTRL_VIDEO_PATTERN_SEL_SHFT                                   0x4
#define HWIO_MMSS_DSI_0_TEST_PATTERN_GEN_CTRL_TPG_DMA_FIFO_MODE_BMSK                                   0x4
#define HWIO_MMSS_DSI_0_TEST_PATTERN_GEN_CTRL_TPG_DMA_FIFO_MODE_SHFT                                   0x2
#define HWIO_MMSS_DSI_0_TEST_PATTERN_GEN_CTRL_CMD_DMA_TPG_EN_BMSK                                      0x2
#define HWIO_MMSS_DSI_0_TEST_PATTERN_GEN_CTRL_CMD_DMA_TPG_EN_SHFT                                      0x1
#define HWIO_MMSS_DSI_0_TEST_PATTERN_GEN_CTRL_EN_BMSK                                                  0x1
#define HWIO_MMSS_DSI_0_TEST_PATTERN_GEN_CTRL_EN_SHFT                                                  0x0

#define HWIO_MMSS_DSI_0_TEST_PATTERN_GEN_VIDEO_POLY_ADDR                                        (DSI_0_DSI_REG_BASE      + 0x00000160)
#define HWIO_MMSS_DSI_0_TEST_PATTERN_GEN_VIDEO_POLY_RMSK                                          0xffffff
#define HWIO_MMSS_DSI_0_TEST_PATTERN_GEN_VIDEO_POLY_IN          \
        in_dword_masked(HWIO_MMSS_DSI_0_TEST_PATTERN_GEN_VIDEO_POLY_ADDR, HWIO_MMSS_DSI_0_TEST_PATTERN_GEN_VIDEO_POLY_RMSK)
#define HWIO_MMSS_DSI_0_TEST_PATTERN_GEN_VIDEO_POLY_INM(m)      \
        in_dword_masked(HWIO_MMSS_DSI_0_TEST_PATTERN_GEN_VIDEO_POLY_ADDR, m)
#define HWIO_MMSS_DSI_0_TEST_PATTERN_GEN_VIDEO_POLY_OUT(v)      \
        out_dword(HWIO_MMSS_DSI_0_TEST_PATTERN_GEN_VIDEO_POLY_ADDR,v)
#define HWIO_MMSS_DSI_0_TEST_PATTERN_GEN_VIDEO_POLY_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_DSI_0_TEST_PATTERN_GEN_VIDEO_POLY_ADDR,m,v,HWIO_MMSS_DSI_0_TEST_PATTERN_GEN_VIDEO_POLY_IN)
#define HWIO_MMSS_DSI_0_TEST_PATTERN_GEN_VIDEO_POLY_POLYNOMIAL_BMSK                               0xffffff
#define HWIO_MMSS_DSI_0_TEST_PATTERN_GEN_VIDEO_POLY_POLYNOMIAL_SHFT                                    0x0

#define HWIO_MMSS_DSI_0_TEST_PATTERN_GEN_VIDEO_INIT_VAL_ADDR                                    (DSI_0_DSI_REG_BASE      + 0x00000164)
#define HWIO_MMSS_DSI_0_TEST_PATTERN_GEN_VIDEO_INIT_VAL_RMSK                                      0xffffff
#define HWIO_MMSS_DSI_0_TEST_PATTERN_GEN_VIDEO_INIT_VAL_IN          \
        in_dword_masked(HWIO_MMSS_DSI_0_TEST_PATTERN_GEN_VIDEO_INIT_VAL_ADDR, HWIO_MMSS_DSI_0_TEST_PATTERN_GEN_VIDEO_INIT_VAL_RMSK)
#define HWIO_MMSS_DSI_0_TEST_PATTERN_GEN_VIDEO_INIT_VAL_INM(m)      \
        in_dword_masked(HWIO_MMSS_DSI_0_TEST_PATTERN_GEN_VIDEO_INIT_VAL_ADDR, m)
#define HWIO_MMSS_DSI_0_TEST_PATTERN_GEN_VIDEO_INIT_VAL_OUT(v)      \
        out_dword(HWIO_MMSS_DSI_0_TEST_PATTERN_GEN_VIDEO_INIT_VAL_ADDR,v)
#define HWIO_MMSS_DSI_0_TEST_PATTERN_GEN_VIDEO_INIT_VAL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_DSI_0_TEST_PATTERN_GEN_VIDEO_INIT_VAL_ADDR,m,v,HWIO_MMSS_DSI_0_TEST_PATTERN_GEN_VIDEO_INIT_VAL_IN)
#define HWIO_MMSS_DSI_0_TEST_PATTERN_GEN_VIDEO_INIT_VAL_INIT_VAL_BMSK                             0xffffff
#define HWIO_MMSS_DSI_0_TEST_PATTERN_GEN_VIDEO_INIT_VAL_INIT_VAL_SHFT                                  0x0

#define HWIO_MMSS_DSI_0_TEST_PATTERN_GEN_CMD_MDP_STREAM0_POLY_ADDR                              (DSI_0_DSI_REG_BASE      + 0x00000168)
#define HWIO_MMSS_DSI_0_TEST_PATTERN_GEN_CMD_MDP_STREAM0_POLY_RMSK                                0xffffff
#define HWIO_MMSS_DSI_0_TEST_PATTERN_GEN_CMD_MDP_STREAM0_POLY_IN          \
        in_dword_masked(HWIO_MMSS_DSI_0_TEST_PATTERN_GEN_CMD_MDP_STREAM0_POLY_ADDR, HWIO_MMSS_DSI_0_TEST_PATTERN_GEN_CMD_MDP_STREAM0_POLY_RMSK)
#define HWIO_MMSS_DSI_0_TEST_PATTERN_GEN_CMD_MDP_STREAM0_POLY_INM(m)      \
        in_dword_masked(HWIO_MMSS_DSI_0_TEST_PATTERN_GEN_CMD_MDP_STREAM0_POLY_ADDR, m)
#define HWIO_MMSS_DSI_0_TEST_PATTERN_GEN_CMD_MDP_STREAM0_POLY_OUT(v)      \
        out_dword(HWIO_MMSS_DSI_0_TEST_PATTERN_GEN_CMD_MDP_STREAM0_POLY_ADDR,v)
#define HWIO_MMSS_DSI_0_TEST_PATTERN_GEN_CMD_MDP_STREAM0_POLY_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_DSI_0_TEST_PATTERN_GEN_CMD_MDP_STREAM0_POLY_ADDR,m,v,HWIO_MMSS_DSI_0_TEST_PATTERN_GEN_CMD_MDP_STREAM0_POLY_IN)
#define HWIO_MMSS_DSI_0_TEST_PATTERN_GEN_CMD_MDP_STREAM0_POLY_POLYNOMIAL_BMSK                     0xffffff
#define HWIO_MMSS_DSI_0_TEST_PATTERN_GEN_CMD_MDP_STREAM0_POLY_POLYNOMIAL_SHFT                          0x0

#define HWIO_MMSS_DSI_0_TEST_PATTERN_GEN_CMD_MDP_INIT_VAL0_ADDR                                 (DSI_0_DSI_REG_BASE      + 0x0000016c)
#define HWIO_MMSS_DSI_0_TEST_PATTERN_GEN_CMD_MDP_INIT_VAL0_RMSK                                   0xffffff
#define HWIO_MMSS_DSI_0_TEST_PATTERN_GEN_CMD_MDP_INIT_VAL0_IN          \
        in_dword_masked(HWIO_MMSS_DSI_0_TEST_PATTERN_GEN_CMD_MDP_INIT_VAL0_ADDR, HWIO_MMSS_DSI_0_TEST_PATTERN_GEN_CMD_MDP_INIT_VAL0_RMSK)
#define HWIO_MMSS_DSI_0_TEST_PATTERN_GEN_CMD_MDP_INIT_VAL0_INM(m)      \
        in_dword_masked(HWIO_MMSS_DSI_0_TEST_PATTERN_GEN_CMD_MDP_INIT_VAL0_ADDR, m)
#define HWIO_MMSS_DSI_0_TEST_PATTERN_GEN_CMD_MDP_INIT_VAL0_OUT(v)      \
        out_dword(HWIO_MMSS_DSI_0_TEST_PATTERN_GEN_CMD_MDP_INIT_VAL0_ADDR,v)
#define HWIO_MMSS_DSI_0_TEST_PATTERN_GEN_CMD_MDP_INIT_VAL0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_DSI_0_TEST_PATTERN_GEN_CMD_MDP_INIT_VAL0_ADDR,m,v,HWIO_MMSS_DSI_0_TEST_PATTERN_GEN_CMD_MDP_INIT_VAL0_IN)
#define HWIO_MMSS_DSI_0_TEST_PATTERN_GEN_CMD_MDP_INIT_VAL0_INIT_VAL_BMSK                          0xffffff
#define HWIO_MMSS_DSI_0_TEST_PATTERN_GEN_CMD_MDP_INIT_VAL0_INIT_VAL_SHFT                               0x0

#define HWIO_MMSS_DSI_0_TEST_PATTERN_GEN_CMD_MDP_STREAM1_POLY_ADDR                              (DSI_0_DSI_REG_BASE      + 0x00000170)
#define HWIO_MMSS_DSI_0_TEST_PATTERN_GEN_CMD_MDP_STREAM1_POLY_RMSK                                0xffffff
#define HWIO_MMSS_DSI_0_TEST_PATTERN_GEN_CMD_MDP_STREAM1_POLY_IN          \
        in_dword_masked(HWIO_MMSS_DSI_0_TEST_PATTERN_GEN_CMD_MDP_STREAM1_POLY_ADDR, HWIO_MMSS_DSI_0_TEST_PATTERN_GEN_CMD_MDP_STREAM1_POLY_RMSK)
#define HWIO_MMSS_DSI_0_TEST_PATTERN_GEN_CMD_MDP_STREAM1_POLY_INM(m)      \
        in_dword_masked(HWIO_MMSS_DSI_0_TEST_PATTERN_GEN_CMD_MDP_STREAM1_POLY_ADDR, m)
#define HWIO_MMSS_DSI_0_TEST_PATTERN_GEN_CMD_MDP_STREAM1_POLY_OUT(v)      \
        out_dword(HWIO_MMSS_DSI_0_TEST_PATTERN_GEN_CMD_MDP_STREAM1_POLY_ADDR,v)
#define HWIO_MMSS_DSI_0_TEST_PATTERN_GEN_CMD_MDP_STREAM1_POLY_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_DSI_0_TEST_PATTERN_GEN_CMD_MDP_STREAM1_POLY_ADDR,m,v,HWIO_MMSS_DSI_0_TEST_PATTERN_GEN_CMD_MDP_STREAM1_POLY_IN)
#define HWIO_MMSS_DSI_0_TEST_PATTERN_GEN_CMD_MDP_STREAM1_POLY_POLYNOMIAL_BMSK                     0xffffff
#define HWIO_MMSS_DSI_0_TEST_PATTERN_GEN_CMD_MDP_STREAM1_POLY_POLYNOMIAL_SHFT                          0x0

#define HWIO_MMSS_DSI_0_TEST_PATTERN_GEN_CMD_MDP_INIT_VAL1_ADDR                                 (DSI_0_DSI_REG_BASE      + 0x00000174)
#define HWIO_MMSS_DSI_0_TEST_PATTERN_GEN_CMD_MDP_INIT_VAL1_RMSK                                   0xffffff
#define HWIO_MMSS_DSI_0_TEST_PATTERN_GEN_CMD_MDP_INIT_VAL1_IN          \
        in_dword_masked(HWIO_MMSS_DSI_0_TEST_PATTERN_GEN_CMD_MDP_INIT_VAL1_ADDR, HWIO_MMSS_DSI_0_TEST_PATTERN_GEN_CMD_MDP_INIT_VAL1_RMSK)
#define HWIO_MMSS_DSI_0_TEST_PATTERN_GEN_CMD_MDP_INIT_VAL1_INM(m)      \
        in_dword_masked(HWIO_MMSS_DSI_0_TEST_PATTERN_GEN_CMD_MDP_INIT_VAL1_ADDR, m)
#define HWIO_MMSS_DSI_0_TEST_PATTERN_GEN_CMD_MDP_INIT_VAL1_OUT(v)      \
        out_dword(HWIO_MMSS_DSI_0_TEST_PATTERN_GEN_CMD_MDP_INIT_VAL1_ADDR,v)
#define HWIO_MMSS_DSI_0_TEST_PATTERN_GEN_CMD_MDP_INIT_VAL1_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_DSI_0_TEST_PATTERN_GEN_CMD_MDP_INIT_VAL1_ADDR,m,v,HWIO_MMSS_DSI_0_TEST_PATTERN_GEN_CMD_MDP_INIT_VAL1_IN)
#define HWIO_MMSS_DSI_0_TEST_PATTERN_GEN_CMD_MDP_INIT_VAL1_INIT_VAL_BMSK                          0xffffff
#define HWIO_MMSS_DSI_0_TEST_PATTERN_GEN_CMD_MDP_INIT_VAL1_INIT_VAL_SHFT                               0x0

#define HWIO_MMSS_DSI_0_TEST_PATTERN_GEN_CMD_DMA_POLY_ADDR                                      (DSI_0_DSI_REG_BASE      + 0x00000178)
#define HWIO_MMSS_DSI_0_TEST_PATTERN_GEN_CMD_DMA_POLY_RMSK                                      0xffffffff
#define HWIO_MMSS_DSI_0_TEST_PATTERN_GEN_CMD_DMA_POLY_IN          \
        in_dword_masked(HWIO_MMSS_DSI_0_TEST_PATTERN_GEN_CMD_DMA_POLY_ADDR, HWIO_MMSS_DSI_0_TEST_PATTERN_GEN_CMD_DMA_POLY_RMSK)
#define HWIO_MMSS_DSI_0_TEST_PATTERN_GEN_CMD_DMA_POLY_INM(m)      \
        in_dword_masked(HWIO_MMSS_DSI_0_TEST_PATTERN_GEN_CMD_DMA_POLY_ADDR, m)
#define HWIO_MMSS_DSI_0_TEST_PATTERN_GEN_CMD_DMA_POLY_OUT(v)      \
        out_dword(HWIO_MMSS_DSI_0_TEST_PATTERN_GEN_CMD_DMA_POLY_ADDR,v)
#define HWIO_MMSS_DSI_0_TEST_PATTERN_GEN_CMD_DMA_POLY_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_DSI_0_TEST_PATTERN_GEN_CMD_DMA_POLY_ADDR,m,v,HWIO_MMSS_DSI_0_TEST_PATTERN_GEN_CMD_DMA_POLY_IN)
#define HWIO_MMSS_DSI_0_TEST_PATTERN_GEN_CMD_DMA_POLY_POLYNOMIAL_BMSK                           0xffffffff
#define HWIO_MMSS_DSI_0_TEST_PATTERN_GEN_CMD_DMA_POLY_POLYNOMIAL_SHFT                                  0x0

#define HWIO_MMSS_DSI_0_TEST_PATTERN_GEN_CMD_DMA_INIT_VAL_ADDR                                  (DSI_0_DSI_REG_BASE      + 0x0000017c)
#define HWIO_MMSS_DSI_0_TEST_PATTERN_GEN_CMD_DMA_INIT_VAL_RMSK                                  0xffffffff
#define HWIO_MMSS_DSI_0_TEST_PATTERN_GEN_CMD_DMA_INIT_VAL_IN          \
        in_dword_masked(HWIO_MMSS_DSI_0_TEST_PATTERN_GEN_CMD_DMA_INIT_VAL_ADDR, HWIO_MMSS_DSI_0_TEST_PATTERN_GEN_CMD_DMA_INIT_VAL_RMSK)
#define HWIO_MMSS_DSI_0_TEST_PATTERN_GEN_CMD_DMA_INIT_VAL_INM(m)      \
        in_dword_masked(HWIO_MMSS_DSI_0_TEST_PATTERN_GEN_CMD_DMA_INIT_VAL_ADDR, m)
#define HWIO_MMSS_DSI_0_TEST_PATTERN_GEN_CMD_DMA_INIT_VAL_OUT(v)      \
        out_dword(HWIO_MMSS_DSI_0_TEST_PATTERN_GEN_CMD_DMA_INIT_VAL_ADDR,v)
#define HWIO_MMSS_DSI_0_TEST_PATTERN_GEN_CMD_DMA_INIT_VAL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_DSI_0_TEST_PATTERN_GEN_CMD_DMA_INIT_VAL_ADDR,m,v,HWIO_MMSS_DSI_0_TEST_PATTERN_GEN_CMD_DMA_INIT_VAL_IN)
#define HWIO_MMSS_DSI_0_TEST_PATTERN_GEN_CMD_DMA_INIT_VAL_INIT_VAL_BMSK                         0xffffffff
#define HWIO_MMSS_DSI_0_TEST_PATTERN_GEN_CMD_DMA_INIT_VAL_INIT_VAL_SHFT                                0x0

#define HWIO_MMSS_DSI_0_TEST_PATTERN_GEN_VIDEO_ENABLE_ADDR                                      (DSI_0_DSI_REG_BASE      + 0x00000180)
#define HWIO_MMSS_DSI_0_TEST_PATTERN_GEN_VIDEO_ENABLE_RMSK                                             0x1
#define HWIO_MMSS_DSI_0_TEST_PATTERN_GEN_VIDEO_ENABLE_IN          \
        in_dword_masked(HWIO_MMSS_DSI_0_TEST_PATTERN_GEN_VIDEO_ENABLE_ADDR, HWIO_MMSS_DSI_0_TEST_PATTERN_GEN_VIDEO_ENABLE_RMSK)
#define HWIO_MMSS_DSI_0_TEST_PATTERN_GEN_VIDEO_ENABLE_INM(m)      \
        in_dword_masked(HWIO_MMSS_DSI_0_TEST_PATTERN_GEN_VIDEO_ENABLE_ADDR, m)
#define HWIO_MMSS_DSI_0_TEST_PATTERN_GEN_VIDEO_ENABLE_OUT(v)      \
        out_dword(HWIO_MMSS_DSI_0_TEST_PATTERN_GEN_VIDEO_ENABLE_ADDR,v)
#define HWIO_MMSS_DSI_0_TEST_PATTERN_GEN_VIDEO_ENABLE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_DSI_0_TEST_PATTERN_GEN_VIDEO_ENABLE_ADDR,m,v,HWIO_MMSS_DSI_0_TEST_PATTERN_GEN_VIDEO_ENABLE_IN)
#define HWIO_MMSS_DSI_0_TEST_PATTERN_GEN_VIDEO_ENABLE_EN_BMSK                                          0x1
#define HWIO_MMSS_DSI_0_TEST_PATTERN_GEN_VIDEO_ENABLE_EN_SHFT                                          0x0

#define HWIO_MMSS_DSI_0_TEST_PATTERN_GEN_CMD_STREAM0_TRIGGER_ADDR                               (DSI_0_DSI_REG_BASE      + 0x00000184)
#define HWIO_MMSS_DSI_0_TEST_PATTERN_GEN_CMD_STREAM0_TRIGGER_RMSK                                      0x1
#define HWIO_MMSS_DSI_0_TEST_PATTERN_GEN_CMD_STREAM0_TRIGGER_IN          \
        in_dword_masked(HWIO_MMSS_DSI_0_TEST_PATTERN_GEN_CMD_STREAM0_TRIGGER_ADDR, HWIO_MMSS_DSI_0_TEST_PATTERN_GEN_CMD_STREAM0_TRIGGER_RMSK)
#define HWIO_MMSS_DSI_0_TEST_PATTERN_GEN_CMD_STREAM0_TRIGGER_INM(m)      \
        in_dword_masked(HWIO_MMSS_DSI_0_TEST_PATTERN_GEN_CMD_STREAM0_TRIGGER_ADDR, m)
#define HWIO_MMSS_DSI_0_TEST_PATTERN_GEN_CMD_STREAM0_TRIGGER_OUT(v)      \
        out_dword(HWIO_MMSS_DSI_0_TEST_PATTERN_GEN_CMD_STREAM0_TRIGGER_ADDR,v)
#define HWIO_MMSS_DSI_0_TEST_PATTERN_GEN_CMD_STREAM0_TRIGGER_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_DSI_0_TEST_PATTERN_GEN_CMD_STREAM0_TRIGGER_ADDR,m,v,HWIO_MMSS_DSI_0_TEST_PATTERN_GEN_CMD_STREAM0_TRIGGER_IN)
#define HWIO_MMSS_DSI_0_TEST_PATTERN_GEN_CMD_STREAM0_TRIGGER_SW_TRIGGER_BMSK                           0x1
#define HWIO_MMSS_DSI_0_TEST_PATTERN_GEN_CMD_STREAM0_TRIGGER_SW_TRIGGER_SHFT                           0x0

#define HWIO_MMSS_DSI_0_TEST_PATTERN_GEN_CMD_STREAM1_TRIGGER_ADDR                               (DSI_0_DSI_REG_BASE      + 0x00000188)
#define HWIO_MMSS_DSI_0_TEST_PATTERN_GEN_CMD_STREAM1_TRIGGER_RMSK                                      0x1
#define HWIO_MMSS_DSI_0_TEST_PATTERN_GEN_CMD_STREAM1_TRIGGER_IN          \
        in_dword_masked(HWIO_MMSS_DSI_0_TEST_PATTERN_GEN_CMD_STREAM1_TRIGGER_ADDR, HWIO_MMSS_DSI_0_TEST_PATTERN_GEN_CMD_STREAM1_TRIGGER_RMSK)
#define HWIO_MMSS_DSI_0_TEST_PATTERN_GEN_CMD_STREAM1_TRIGGER_INM(m)      \
        in_dword_masked(HWIO_MMSS_DSI_0_TEST_PATTERN_GEN_CMD_STREAM1_TRIGGER_ADDR, m)
#define HWIO_MMSS_DSI_0_TEST_PATTERN_GEN_CMD_STREAM1_TRIGGER_OUT(v)      \
        out_dword(HWIO_MMSS_DSI_0_TEST_PATTERN_GEN_CMD_STREAM1_TRIGGER_ADDR,v)
#define HWIO_MMSS_DSI_0_TEST_PATTERN_GEN_CMD_STREAM1_TRIGGER_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_DSI_0_TEST_PATTERN_GEN_CMD_STREAM1_TRIGGER_ADDR,m,v,HWIO_MMSS_DSI_0_TEST_PATTERN_GEN_CMD_STREAM1_TRIGGER_IN)
#define HWIO_MMSS_DSI_0_TEST_PATTERN_GEN_CMD_STREAM1_TRIGGER_SW_TRIGGER_BMSK                           0x1
#define HWIO_MMSS_DSI_0_TEST_PATTERN_GEN_CMD_STREAM1_TRIGGER_SW_TRIGGER_SHFT                           0x0

#define HWIO_MMSS_DSI_0_TEST_PATTERN_GEN_CMD_MDP_INIT_VAL2_ADDR                                 (DSI_0_DSI_REG_BASE      + 0x0000018c)
#define HWIO_MMSS_DSI_0_TEST_PATTERN_GEN_CMD_MDP_INIT_VAL2_RMSK                                   0xffffff
#define HWIO_MMSS_DSI_0_TEST_PATTERN_GEN_CMD_MDP_INIT_VAL2_IN          \
        in_dword_masked(HWIO_MMSS_DSI_0_TEST_PATTERN_GEN_CMD_MDP_INIT_VAL2_ADDR, HWIO_MMSS_DSI_0_TEST_PATTERN_GEN_CMD_MDP_INIT_VAL2_RMSK)
#define HWIO_MMSS_DSI_0_TEST_PATTERN_GEN_CMD_MDP_INIT_VAL2_INM(m)      \
        in_dword_masked(HWIO_MMSS_DSI_0_TEST_PATTERN_GEN_CMD_MDP_INIT_VAL2_ADDR, m)
#define HWIO_MMSS_DSI_0_TEST_PATTERN_GEN_CMD_MDP_INIT_VAL2_OUT(v)      \
        out_dword(HWIO_MMSS_DSI_0_TEST_PATTERN_GEN_CMD_MDP_INIT_VAL2_ADDR,v)
#define HWIO_MMSS_DSI_0_TEST_PATTERN_GEN_CMD_MDP_INIT_VAL2_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_DSI_0_TEST_PATTERN_GEN_CMD_MDP_INIT_VAL2_ADDR,m,v,HWIO_MMSS_DSI_0_TEST_PATTERN_GEN_CMD_MDP_INIT_VAL2_IN)
#define HWIO_MMSS_DSI_0_TEST_PATTERN_GEN_CMD_MDP_INIT_VAL2_INIT_VAL_BMSK                          0xffffff
#define HWIO_MMSS_DSI_0_TEST_PATTERN_GEN_CMD_MDP_INIT_VAL2_INIT_VAL_SHFT                               0x0

#define HWIO_MMSS_DSI_0_TEST_PATTERN_GEN_CMD_MDP_STREAM2_POLY_ADDR                              (DSI_0_DSI_REG_BASE      + 0x00000190)
#define HWIO_MMSS_DSI_0_TEST_PATTERN_GEN_CMD_MDP_STREAM2_POLY_RMSK                                0xffffff
#define HWIO_MMSS_DSI_0_TEST_PATTERN_GEN_CMD_MDP_STREAM2_POLY_IN          \
        in_dword_masked(HWIO_MMSS_DSI_0_TEST_PATTERN_GEN_CMD_MDP_STREAM2_POLY_ADDR, HWIO_MMSS_DSI_0_TEST_PATTERN_GEN_CMD_MDP_STREAM2_POLY_RMSK)
#define HWIO_MMSS_DSI_0_TEST_PATTERN_GEN_CMD_MDP_STREAM2_POLY_INM(m)      \
        in_dword_masked(HWIO_MMSS_DSI_0_TEST_PATTERN_GEN_CMD_MDP_STREAM2_POLY_ADDR, m)
#define HWIO_MMSS_DSI_0_TEST_PATTERN_GEN_CMD_MDP_STREAM2_POLY_OUT(v)      \
        out_dword(HWIO_MMSS_DSI_0_TEST_PATTERN_GEN_CMD_MDP_STREAM2_POLY_ADDR,v)
#define HWIO_MMSS_DSI_0_TEST_PATTERN_GEN_CMD_MDP_STREAM2_POLY_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_DSI_0_TEST_PATTERN_GEN_CMD_MDP_STREAM2_POLY_ADDR,m,v,HWIO_MMSS_DSI_0_TEST_PATTERN_GEN_CMD_MDP_STREAM2_POLY_IN)
#define HWIO_MMSS_DSI_0_TEST_PATTERN_GEN_CMD_MDP_STREAM2_POLY_POLYNOMIAL_BMSK                     0xffffff
#define HWIO_MMSS_DSI_0_TEST_PATTERN_GEN_CMD_MDP_STREAM2_POLY_POLYNOMIAL_SHFT                          0x0

#define HWIO_MMSS_DSI_0_COMMAND_MODE_MDP_IDLE_CTRL_ADDR                                         (DSI_0_DSI_REG_BASE      + 0x00000194)
#define HWIO_MMSS_DSI_0_COMMAND_MODE_MDP_IDLE_CTRL_RMSK                                             0x73ff
#define HWIO_MMSS_DSI_0_COMMAND_MODE_MDP_IDLE_CTRL_IN          \
        in_dword_masked(HWIO_MMSS_DSI_0_COMMAND_MODE_MDP_IDLE_CTRL_ADDR, HWIO_MMSS_DSI_0_COMMAND_MODE_MDP_IDLE_CTRL_RMSK)
#define HWIO_MMSS_DSI_0_COMMAND_MODE_MDP_IDLE_CTRL_INM(m)      \
        in_dword_masked(HWIO_MMSS_DSI_0_COMMAND_MODE_MDP_IDLE_CTRL_ADDR, m)
#define HWIO_MMSS_DSI_0_COMMAND_MODE_MDP_IDLE_CTRL_OUT(v)      \
        out_dword(HWIO_MMSS_DSI_0_COMMAND_MODE_MDP_IDLE_CTRL_ADDR,v)
#define HWIO_MMSS_DSI_0_COMMAND_MODE_MDP_IDLE_CTRL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_DSI_0_COMMAND_MODE_MDP_IDLE_CTRL_ADDR,m,v,HWIO_MMSS_DSI_0_COMMAND_MODE_MDP_IDLE_CTRL_IN)
#define HWIO_MMSS_DSI_0_COMMAND_MODE_MDP_IDLE_CTRL_EN_BMSK                                          0x7000
#define HWIO_MMSS_DSI_0_COMMAND_MODE_MDP_IDLE_CTRL_EN_SHFT                                             0xc
#define HWIO_MMSS_DSI_0_COMMAND_MODE_MDP_IDLE_CTRL_LENGTH_BMSK                                       0x3ff
#define HWIO_MMSS_DSI_0_COMMAND_MODE_MDP_IDLE_CTRL_LENGTH_SHFT                                         0x0

#define HWIO_MMSS_DSI_0_TEST_PATTERN_GEN_CMD_STREAM2_TRIGGER_ADDR                               (DSI_0_DSI_REG_BASE      + 0x00000198)
#define HWIO_MMSS_DSI_0_TEST_PATTERN_GEN_CMD_STREAM2_TRIGGER_RMSK                                      0x1
#define HWIO_MMSS_DSI_0_TEST_PATTERN_GEN_CMD_STREAM2_TRIGGER_IN          \
        in_dword_masked(HWIO_MMSS_DSI_0_TEST_PATTERN_GEN_CMD_STREAM2_TRIGGER_ADDR, HWIO_MMSS_DSI_0_TEST_PATTERN_GEN_CMD_STREAM2_TRIGGER_RMSK)
#define HWIO_MMSS_DSI_0_TEST_PATTERN_GEN_CMD_STREAM2_TRIGGER_INM(m)      \
        in_dword_masked(HWIO_MMSS_DSI_0_TEST_PATTERN_GEN_CMD_STREAM2_TRIGGER_ADDR, m)
#define HWIO_MMSS_DSI_0_TEST_PATTERN_GEN_CMD_STREAM2_TRIGGER_OUT(v)      \
        out_dword(HWIO_MMSS_DSI_0_TEST_PATTERN_GEN_CMD_STREAM2_TRIGGER_ADDR,v)
#define HWIO_MMSS_DSI_0_TEST_PATTERN_GEN_CMD_STREAM2_TRIGGER_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_DSI_0_TEST_PATTERN_GEN_CMD_STREAM2_TRIGGER_ADDR,m,v,HWIO_MMSS_DSI_0_TEST_PATTERN_GEN_CMD_STREAM2_TRIGGER_IN)
#define HWIO_MMSS_DSI_0_TEST_PATTERN_GEN_CMD_STREAM2_TRIGGER_SW_TRIGGER_BMSK                           0x1
#define HWIO_MMSS_DSI_0_TEST_PATTERN_GEN_CMD_STREAM2_TRIGGER_SW_TRIGGER_SHFT                           0x0

#define HWIO_MMSS_DSI_0_TPG_MAIN_CONTROL_ADDR                                                   (DSI_0_DSI_REG_BASE      + 0x0000019c)
#define HWIO_MMSS_DSI_0_TPG_MAIN_CONTROL_RMSK                                                        0x3ff
#define HWIO_MMSS_DSI_0_TPG_MAIN_CONTROL_IN          \
        in_dword_masked(HWIO_MMSS_DSI_0_TPG_MAIN_CONTROL_ADDR, HWIO_MMSS_DSI_0_TPG_MAIN_CONTROL_RMSK)
#define HWIO_MMSS_DSI_0_TPG_MAIN_CONTROL_INM(m)      \
        in_dword_masked(HWIO_MMSS_DSI_0_TPG_MAIN_CONTROL_ADDR, m)
#define HWIO_MMSS_DSI_0_TPG_MAIN_CONTROL_OUT(v)      \
        out_dword(HWIO_MMSS_DSI_0_TPG_MAIN_CONTROL_ADDR,v)
#define HWIO_MMSS_DSI_0_TPG_MAIN_CONTROL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_DSI_0_TPG_MAIN_CONTROL_ADDR,m,v,HWIO_MMSS_DSI_0_TPG_MAIN_CONTROL_IN)
#define HWIO_MMSS_DSI_0_TPG_MAIN_CONTROL_VIDEO_BASIC_COLOR_CHANGING_PATTERN_BMSK                     0x200
#define HWIO_MMSS_DSI_0_TPG_MAIN_CONTROL_VIDEO_BASIC_COLOR_CHANGING_PATTERN_SHFT                       0x9
#define HWIO_MMSS_DSI_0_TPG_MAIN_CONTROL_VIDEO_CHECKERED_RECTANGLE_PATTERN_BMSK                      0x100
#define HWIO_MMSS_DSI_0_TPG_MAIN_CONTROL_VIDEO_CHECKERED_RECTANGLE_PATTERN_SHFT                        0x8
#define HWIO_MMSS_DSI_0_TPG_MAIN_CONTROL_VIDEO_COLOR_SQUARE_BMSK                                      0x80
#define HWIO_MMSS_DSI_0_TPG_MAIN_CONTROL_VIDEO_COLOR_SQUARE_SHFT                                       0x7
#define HWIO_MMSS_DSI_0_TPG_MAIN_CONTROL_VIDEO_GRAYSCALE_RAMP_BMSK                                    0x40
#define HWIO_MMSS_DSI_0_TPG_MAIN_CONTROL_VIDEO_GRAYSCALE_RAMP_SHFT                                     0x6
#define HWIO_MMSS_DSI_0_TPG_MAIN_CONTROL_VIDEO_BLACK_WHITE_VERTICAL_LINES_BMSK                        0x20
#define HWIO_MMSS_DSI_0_TPG_MAIN_CONTROL_VIDEO_BLACK_WHITE_VERTICAL_LINES_SHFT                         0x5
#define HWIO_MMSS_DSI_0_TPG_MAIN_CONTROL_VIDEO_COLOR_RAMP_64L_256P_BMSK                               0x10
#define HWIO_MMSS_DSI_0_TPG_MAIN_CONTROL_VIDEO_COLOR_RAMP_64L_256P_SHFT                                0x4
#define HWIO_MMSS_DSI_0_TPG_MAIN_CONTROL_VIDEO_COLOR_RAMP_64L_64P_BMSK                                 0x8
#define HWIO_MMSS_DSI_0_TPG_MAIN_CONTROL_VIDEO_COLOR_RAMP_64L_64P_SHFT                                 0x3
#define HWIO_MMSS_DSI_0_TPG_MAIN_CONTROL_VIDEO_FIXED_PATTERN_BMSK                                      0x4
#define HWIO_MMSS_DSI_0_TPG_MAIN_CONTROL_VIDEO_FIXED_PATTERN_SHFT                                      0x2
#define HWIO_MMSS_DSI_0_TPG_MAIN_CONTROL_VIDEO_COUNTER_PATTERN_BMSK                                    0x2
#define HWIO_MMSS_DSI_0_TPG_MAIN_CONTROL_VIDEO_COUNTER_PATTERN_SHFT                                    0x1
#define HWIO_MMSS_DSI_0_TPG_MAIN_CONTROL_TPG_SW_RESET_BMSK                                             0x1
#define HWIO_MMSS_DSI_0_TPG_MAIN_CONTROL_TPG_SW_RESET_SHFT                                             0x0

#define HWIO_MMSS_DSI_0_TPG_MAIN_CONTROL2_ADDR                                                  (DSI_0_DSI_REG_BASE      + 0x000001a0)
#define HWIO_MMSS_DSI_0_TPG_MAIN_CONTROL2_RMSK                                                   0x7ffffff
#define HWIO_MMSS_DSI_0_TPG_MAIN_CONTROL2_IN          \
        in_dword_masked(HWIO_MMSS_DSI_0_TPG_MAIN_CONTROL2_ADDR, HWIO_MMSS_DSI_0_TPG_MAIN_CONTROL2_RMSK)
#define HWIO_MMSS_DSI_0_TPG_MAIN_CONTROL2_INM(m)      \
        in_dword_masked(HWIO_MMSS_DSI_0_TPG_MAIN_CONTROL2_ADDR, m)
#define HWIO_MMSS_DSI_0_TPG_MAIN_CONTROL2_OUT(v)      \
        out_dword(HWIO_MMSS_DSI_0_TPG_MAIN_CONTROL2_ADDR,v)
#define HWIO_MMSS_DSI_0_TPG_MAIN_CONTROL2_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_DSI_0_TPG_MAIN_CONTROL2_ADDR,m,v,HWIO_MMSS_DSI_0_TPG_MAIN_CONTROL2_IN)
#define HWIO_MMSS_DSI_0_TPG_MAIN_CONTROL2_CMD_MDP2_BASIC_COLOR_CHANGING_PATTERN_BMSK             0x4000000
#define HWIO_MMSS_DSI_0_TPG_MAIN_CONTROL2_CMD_MDP2_BASIC_COLOR_CHANGING_PATTERN_SHFT                  0x1a
#define HWIO_MMSS_DSI_0_TPG_MAIN_CONTROL2_CMD_MDP2_CHECKERED_RECTANGLE_PATTERN_BMSK              0x2000000
#define HWIO_MMSS_DSI_0_TPG_MAIN_CONTROL2_CMD_MDP2_CHECKERED_RECTANGLE_PATTERN_SHFT                   0x19
#define HWIO_MMSS_DSI_0_TPG_MAIN_CONTROL2_CMD_MDP2_COLOR_SQUARE_BMSK                             0x1000000
#define HWIO_MMSS_DSI_0_TPG_MAIN_CONTROL2_CMD_MDP2_COLOR_SQUARE_SHFT                                  0x18
#define HWIO_MMSS_DSI_0_TPG_MAIN_CONTROL2_CMD_MDP2_GRAYSCALE_RAMP_BMSK                            0x800000
#define HWIO_MMSS_DSI_0_TPG_MAIN_CONTROL2_CMD_MDP2_GRAYSCALE_RAMP_SHFT                                0x17
#define HWIO_MMSS_DSI_0_TPG_MAIN_CONTROL2_CMD_MDP2_BLACK_WHITE_VERTICAL_LINES_BMSK                0x400000
#define HWIO_MMSS_DSI_0_TPG_MAIN_CONTROL2_CMD_MDP2_BLACK_WHITE_VERTICAL_LINES_SHFT                    0x16
#define HWIO_MMSS_DSI_0_TPG_MAIN_CONTROL2_CMD_MDP2_COLOR_RAMP_64L_256P_BMSK                       0x200000
#define HWIO_MMSS_DSI_0_TPG_MAIN_CONTROL2_CMD_MDP2_COLOR_RAMP_64L_256P_SHFT                           0x15
#define HWIO_MMSS_DSI_0_TPG_MAIN_CONTROL2_CMD_MDP2_COLOR_RAMP_64L_64P_BMSK                        0x100000
#define HWIO_MMSS_DSI_0_TPG_MAIN_CONTROL2_CMD_MDP2_COLOR_RAMP_64L_64P_SHFT                            0x14
#define HWIO_MMSS_DSI_0_TPG_MAIN_CONTROL2_CMD_MDP2_FIXED_PATTERN_BMSK                              0x80000
#define HWIO_MMSS_DSI_0_TPG_MAIN_CONTROL2_CMD_MDP2_FIXED_PATTERN_SHFT                                 0x13
#define HWIO_MMSS_DSI_0_TPG_MAIN_CONTROL2_CMD_MDP2_COUNTER_PATTERN_BMSK                            0x40000
#define HWIO_MMSS_DSI_0_TPG_MAIN_CONTROL2_CMD_MDP2_COUNTER_PATTERN_SHFT                               0x12
#define HWIO_MMSS_DSI_0_TPG_MAIN_CONTROL2_CMD_MDP1_BASIC_COLOR_CHANGING_PATTERN_BMSK               0x20000
#define HWIO_MMSS_DSI_0_TPG_MAIN_CONTROL2_CMD_MDP1_BASIC_COLOR_CHANGING_PATTERN_SHFT                  0x11
#define HWIO_MMSS_DSI_0_TPG_MAIN_CONTROL2_CMD_MDP1_CHECKERED_RECTANGLE_PATTERN_BMSK                0x10000
#define HWIO_MMSS_DSI_0_TPG_MAIN_CONTROL2_CMD_MDP1_CHECKERED_RECTANGLE_PATTERN_SHFT                   0x10
#define HWIO_MMSS_DSI_0_TPG_MAIN_CONTROL2_CMD_MDP1_COLOR_SQUARE_BMSK                                0x8000
#define HWIO_MMSS_DSI_0_TPG_MAIN_CONTROL2_CMD_MDP1_COLOR_SQUARE_SHFT                                   0xf
#define HWIO_MMSS_DSI_0_TPG_MAIN_CONTROL2_CMD_MDP1_GRAYSCALE_RAMP_BMSK                              0x4000
#define HWIO_MMSS_DSI_0_TPG_MAIN_CONTROL2_CMD_MDP1_GRAYSCALE_RAMP_SHFT                                 0xe
#define HWIO_MMSS_DSI_0_TPG_MAIN_CONTROL2_CMD_MDP1_BLACK_WHITE_VERTICAL_LINES_BMSK                  0x2000
#define HWIO_MMSS_DSI_0_TPG_MAIN_CONTROL2_CMD_MDP1_BLACK_WHITE_VERTICAL_LINES_SHFT                     0xd
#define HWIO_MMSS_DSI_0_TPG_MAIN_CONTROL2_CMD_MDP1_COLOR_RAMP_64L_256P_BMSK                         0x1000
#define HWIO_MMSS_DSI_0_TPG_MAIN_CONTROL2_CMD_MDP1_COLOR_RAMP_64L_256P_SHFT                            0xc
#define HWIO_MMSS_DSI_0_TPG_MAIN_CONTROL2_CMD_MDP1_COLOR_RAMP_64L_64P_BMSK                           0x800
#define HWIO_MMSS_DSI_0_TPG_MAIN_CONTROL2_CMD_MDP1_COLOR_RAMP_64L_64P_SHFT                             0xb
#define HWIO_MMSS_DSI_0_TPG_MAIN_CONTROL2_CMD_MDP1_FIXED_PATTERN_BMSK                                0x400
#define HWIO_MMSS_DSI_0_TPG_MAIN_CONTROL2_CMD_MDP1_FIXED_PATTERN_SHFT                                  0xa
#define HWIO_MMSS_DSI_0_TPG_MAIN_CONTROL2_CMD_MDP1_COUNTER_PATTERN_BMSK                              0x200
#define HWIO_MMSS_DSI_0_TPG_MAIN_CONTROL2_CMD_MDP1_COUNTER_PATTERN_SHFT                                0x9
#define HWIO_MMSS_DSI_0_TPG_MAIN_CONTROL2_CMD_MDP0_BASIC_COLOR_CHANGING_PATTERN_BMSK                 0x100
#define HWIO_MMSS_DSI_0_TPG_MAIN_CONTROL2_CMD_MDP0_BASIC_COLOR_CHANGING_PATTERN_SHFT                   0x8
#define HWIO_MMSS_DSI_0_TPG_MAIN_CONTROL2_CMD_MDP0_CHECKERED_RECTANGLE_PATTERN_BMSK                   0x80
#define HWIO_MMSS_DSI_0_TPG_MAIN_CONTROL2_CMD_MDP0_CHECKERED_RECTANGLE_PATTERN_SHFT                    0x7
#define HWIO_MMSS_DSI_0_TPG_MAIN_CONTROL2_CMD_MDP0_COLOR_SQUARE_BMSK                                  0x40
#define HWIO_MMSS_DSI_0_TPG_MAIN_CONTROL2_CMD_MDP0_COLOR_SQUARE_SHFT                                   0x6
#define HWIO_MMSS_DSI_0_TPG_MAIN_CONTROL2_CMD_MDP0_GRAYSCALE_RAMP_BMSK                                0x20
#define HWIO_MMSS_DSI_0_TPG_MAIN_CONTROL2_CMD_MDP0_GRAYSCALE_RAMP_SHFT                                 0x5
#define HWIO_MMSS_DSI_0_TPG_MAIN_CONTROL2_CMD_MDP0_BLACK_WHITE_VERTICAL_LINES_BMSK                    0x10
#define HWIO_MMSS_DSI_0_TPG_MAIN_CONTROL2_CMD_MDP0_BLACK_WHITE_VERTICAL_LINES_SHFT                     0x4
#define HWIO_MMSS_DSI_0_TPG_MAIN_CONTROL2_CMD_MDP0_COLOR_RAMP_64L_256P_BMSK                            0x8
#define HWIO_MMSS_DSI_0_TPG_MAIN_CONTROL2_CMD_MDP0_COLOR_RAMP_64L_256P_SHFT                            0x3
#define HWIO_MMSS_DSI_0_TPG_MAIN_CONTROL2_CMD_MDP0_COLOR_RAMP_64L_64P_BMSK                             0x4
#define HWIO_MMSS_DSI_0_TPG_MAIN_CONTROL2_CMD_MDP0_COLOR_RAMP_64L_64P_SHFT                             0x2
#define HWIO_MMSS_DSI_0_TPG_MAIN_CONTROL2_CMD_MDP0_FIXED_PATTERN_BMSK                                  0x2
#define HWIO_MMSS_DSI_0_TPG_MAIN_CONTROL2_CMD_MDP0_FIXED_PATTERN_SHFT                                  0x1
#define HWIO_MMSS_DSI_0_TPG_MAIN_CONTROL2_CMD_MDP0_COUNTER_PATTERN_BMSK                                0x1
#define HWIO_MMSS_DSI_0_TPG_MAIN_CONTROL2_CMD_MDP0_COUNTER_PATTERN_SHFT                                0x0

#define HWIO_MMSS_DSI_0_TPG_VIDEO_CONFIG_ADDR                                                   (DSI_0_DSI_REG_BASE      + 0x000001a4)
#define HWIO_MMSS_DSI_0_TPG_VIDEO_CONFIG_RMSK                                                         0x1f
#define HWIO_MMSS_DSI_0_TPG_VIDEO_CONFIG_IN          \
        in_dword_masked(HWIO_MMSS_DSI_0_TPG_VIDEO_CONFIG_ADDR, HWIO_MMSS_DSI_0_TPG_VIDEO_CONFIG_RMSK)
#define HWIO_MMSS_DSI_0_TPG_VIDEO_CONFIG_INM(m)      \
        in_dword_masked(HWIO_MMSS_DSI_0_TPG_VIDEO_CONFIG_ADDR, m)
#define HWIO_MMSS_DSI_0_TPG_VIDEO_CONFIG_OUT(v)      \
        out_dword(HWIO_MMSS_DSI_0_TPG_VIDEO_CONFIG_ADDR,v)
#define HWIO_MMSS_DSI_0_TPG_VIDEO_CONFIG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_DSI_0_TPG_VIDEO_CONFIG_ADDR,m,v,HWIO_MMSS_DSI_0_TPG_VIDEO_CONFIG_IN)
#define HWIO_MMSS_DSI_0_TPG_VIDEO_CONFIG_YCBCR_709_BMSK                                               0x10
#define HWIO_MMSS_DSI_0_TPG_VIDEO_CONFIG_YCBCR_709_SHFT                                                0x4
#define HWIO_MMSS_DSI_0_TPG_VIDEO_CONFIG_YCBCR_601_BMSK                                                0x8
#define HWIO_MMSS_DSI_0_TPG_VIDEO_CONFIG_YCBCR_601_SHFT                                                0x3
#define HWIO_MMSS_DSI_0_TPG_VIDEO_CONFIG_RGB_BMSK                                                      0x4
#define HWIO_MMSS_DSI_0_TPG_VIDEO_CONFIG_RGB_SHFT                                                      0x2
#define HWIO_MMSS_DSI_0_TPG_VIDEO_CONFIG_BPP_BMSK                                                      0x3
#define HWIO_MMSS_DSI_0_TPG_VIDEO_CONFIG_BPP_SHFT                                                      0x0

#define HWIO_MMSS_DSI_0_TPG_COMPONENT_LIMITS_ADDR                                               (DSI_0_DSI_REG_BASE      + 0x000001a8)
#define HWIO_MMSS_DSI_0_TPG_COMPONENT_LIMITS_RMSK                                                 0xff00ff
#define HWIO_MMSS_DSI_0_TPG_COMPONENT_LIMITS_IN          \
        in_dword_masked(HWIO_MMSS_DSI_0_TPG_COMPONENT_LIMITS_ADDR, HWIO_MMSS_DSI_0_TPG_COMPONENT_LIMITS_RMSK)
#define HWIO_MMSS_DSI_0_TPG_COMPONENT_LIMITS_INM(m)      \
        in_dword_masked(HWIO_MMSS_DSI_0_TPG_COMPONENT_LIMITS_ADDR, m)
#define HWIO_MMSS_DSI_0_TPG_COMPONENT_LIMITS_OUT(v)      \
        out_dword(HWIO_MMSS_DSI_0_TPG_COMPONENT_LIMITS_ADDR,v)
#define HWIO_MMSS_DSI_0_TPG_COMPONENT_LIMITS_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_DSI_0_TPG_COMPONENT_LIMITS_ADDR,m,v,HWIO_MMSS_DSI_0_TPG_COMPONENT_LIMITS_IN)
#define HWIO_MMSS_DSI_0_TPG_COMPONENT_LIMITS_UPPER_LIMIT_PER_COMPONENT_BMSK                       0xff0000
#define HWIO_MMSS_DSI_0_TPG_COMPONENT_LIMITS_UPPER_LIMIT_PER_COMPONENT_SHFT                           0x10
#define HWIO_MMSS_DSI_0_TPG_COMPONENT_LIMITS_LOWER_LIMIT_PER_COMPONENT_BMSK                           0xff
#define HWIO_MMSS_DSI_0_TPG_COMPONENT_LIMITS_LOWER_LIMIT_PER_COMPONENT_SHFT                            0x0

#define HWIO_MMSS_DSI_0_TPG_RECTANGLE_ADDR                                                      (DSI_0_DSI_REG_BASE      + 0x000001ac)
#define HWIO_MMSS_DSI_0_TPG_RECTANGLE_RMSK                                                        0xff00ff
#define HWIO_MMSS_DSI_0_TPG_RECTANGLE_IN          \
        in_dword_masked(HWIO_MMSS_DSI_0_TPG_RECTANGLE_ADDR, HWIO_MMSS_DSI_0_TPG_RECTANGLE_RMSK)
#define HWIO_MMSS_DSI_0_TPG_RECTANGLE_INM(m)      \
        in_dword_masked(HWIO_MMSS_DSI_0_TPG_RECTANGLE_ADDR, m)
#define HWIO_MMSS_DSI_0_TPG_RECTANGLE_OUT(v)      \
        out_dword(HWIO_MMSS_DSI_0_TPG_RECTANGLE_ADDR,v)
#define HWIO_MMSS_DSI_0_TPG_RECTANGLE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_DSI_0_TPG_RECTANGLE_ADDR,m,v,HWIO_MMSS_DSI_0_TPG_RECTANGLE_IN)
#define HWIO_MMSS_DSI_0_TPG_RECTANGLE_RECTANGLE_WIDTH_BMSK                                        0xff0000
#define HWIO_MMSS_DSI_0_TPG_RECTANGLE_RECTANGLE_WIDTH_SHFT                                            0x10
#define HWIO_MMSS_DSI_0_TPG_RECTANGLE_RECTANGLE_HEIGHT_BMSK                                           0xff
#define HWIO_MMSS_DSI_0_TPG_RECTANGLE_RECTANGLE_HEIGHT_SHFT                                            0x0

#define HWIO_MMSS_DSI_0_TPG_BLACK_WHITE_PATTERN_FRAMES_ADDR                                     (DSI_0_DSI_REG_BASE      + 0x000001b0)
#define HWIO_MMSS_DSI_0_TPG_BLACK_WHITE_PATTERN_FRAMES_RMSK                                         0xffff
#define HWIO_MMSS_DSI_0_TPG_BLACK_WHITE_PATTERN_FRAMES_IN          \
        in_dword_masked(HWIO_MMSS_DSI_0_TPG_BLACK_WHITE_PATTERN_FRAMES_ADDR, HWIO_MMSS_DSI_0_TPG_BLACK_WHITE_PATTERN_FRAMES_RMSK)
#define HWIO_MMSS_DSI_0_TPG_BLACK_WHITE_PATTERN_FRAMES_INM(m)      \
        in_dword_masked(HWIO_MMSS_DSI_0_TPG_BLACK_WHITE_PATTERN_FRAMES_ADDR, m)
#define HWIO_MMSS_DSI_0_TPG_BLACK_WHITE_PATTERN_FRAMES_OUT(v)      \
        out_dword(HWIO_MMSS_DSI_0_TPG_BLACK_WHITE_PATTERN_FRAMES_ADDR,v)
#define HWIO_MMSS_DSI_0_TPG_BLACK_WHITE_PATTERN_FRAMES_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_DSI_0_TPG_BLACK_WHITE_PATTERN_FRAMES_ADDR,m,v,HWIO_MMSS_DSI_0_TPG_BLACK_WHITE_PATTERN_FRAMES_IN)
#define HWIO_MMSS_DSI_0_TPG_BLACK_WHITE_PATTERN_FRAMES_NUMBER_OF_FRAMES_BMSK                        0xffff
#define HWIO_MMSS_DSI_0_TPG_BLACK_WHITE_PATTERN_FRAMES_NUMBER_OF_FRAMES_SHFT                           0x0

#define HWIO_MMSS_DSI_0_TPG_RGB_MAPPING_ADDR                                                    (DSI_0_DSI_REG_BASE      + 0x000001b4)
#define HWIO_MMSS_DSI_0_TPG_RGB_MAPPING_RMSK                                                          0x3f
#define HWIO_MMSS_DSI_0_TPG_RGB_MAPPING_IN          \
        in_dword_masked(HWIO_MMSS_DSI_0_TPG_RGB_MAPPING_ADDR, HWIO_MMSS_DSI_0_TPG_RGB_MAPPING_RMSK)
#define HWIO_MMSS_DSI_0_TPG_RGB_MAPPING_INM(m)      \
        in_dword_masked(HWIO_MMSS_DSI_0_TPG_RGB_MAPPING_ADDR, m)
#define HWIO_MMSS_DSI_0_TPG_RGB_MAPPING_OUT(v)      \
        out_dword(HWIO_MMSS_DSI_0_TPG_RGB_MAPPING_ADDR,v)
#define HWIO_MMSS_DSI_0_TPG_RGB_MAPPING_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_DSI_0_TPG_RGB_MAPPING_ADDR,m,v,HWIO_MMSS_DSI_0_TPG_RGB_MAPPING_IN)
#define HWIO_MMSS_DSI_0_TPG_RGB_MAPPING_TPG_B_MAPPING_BMSK                                            0x30
#define HWIO_MMSS_DSI_0_TPG_RGB_MAPPING_TPG_B_MAPPING_SHFT                                             0x4
#define HWIO_MMSS_DSI_0_TPG_RGB_MAPPING_TPG_G_MAPPING_BMSK                                             0xc
#define HWIO_MMSS_DSI_0_TPG_RGB_MAPPING_TPG_G_MAPPING_SHFT                                             0x2
#define HWIO_MMSS_DSI_0_TPG_RGB_MAPPING_TPG_R_MAPPING_BMSK                                             0x3
#define HWIO_MMSS_DSI_0_TPG_RGB_MAPPING_TPG_R_MAPPING_SHFT                                             0x0

#define HWIO_MMSS_DSI_0_COMMAND_MODE_MDP_CTRL2_ADDR                                             (DSI_0_DSI_REG_BASE      + 0x000001b8)
#define HWIO_MMSS_DSI_0_COMMAND_MODE_MDP_CTRL2_RMSK                                                0x177ff
#define HWIO_MMSS_DSI_0_COMMAND_MODE_MDP_CTRL2_IN          \
        in_dword_masked(HWIO_MMSS_DSI_0_COMMAND_MODE_MDP_CTRL2_ADDR, HWIO_MMSS_DSI_0_COMMAND_MODE_MDP_CTRL2_RMSK)
#define HWIO_MMSS_DSI_0_COMMAND_MODE_MDP_CTRL2_INM(m)      \
        in_dword_masked(HWIO_MMSS_DSI_0_COMMAND_MODE_MDP_CTRL2_ADDR, m)
#define HWIO_MMSS_DSI_0_COMMAND_MODE_MDP_CTRL2_OUT(v)      \
        out_dword(HWIO_MMSS_DSI_0_COMMAND_MODE_MDP_CTRL2_ADDR,v)
#define HWIO_MMSS_DSI_0_COMMAND_MODE_MDP_CTRL2_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_DSI_0_COMMAND_MODE_MDP_CTRL2_ADDR,m,v,HWIO_MMSS_DSI_0_COMMAND_MODE_MDP_CTRL2_IN)
#define HWIO_MMSS_DSI_0_COMMAND_MODE_MDP_CTRL2_BURST_MODE_BMSK                                     0x10000
#define HWIO_MMSS_DSI_0_COMMAND_MODE_MDP_CTRL2_BURST_MODE_SHFT                                        0x10
#define HWIO_MMSS_DSI_0_COMMAND_MODE_MDP_CTRL2_INPUT_RGB_SWAP_BMSK                                  0x7000
#define HWIO_MMSS_DSI_0_COMMAND_MODE_MDP_CTRL2_INPUT_RGB_SWAP_SHFT                                     0xc
#define HWIO_MMSS_DSI_0_COMMAND_MODE_MDP_CTRL2_RGB_SWAP2_BMSK                                        0x700
#define HWIO_MMSS_DSI_0_COMMAND_MODE_MDP_CTRL2_RGB_SWAP2_SHFT                                          0x8
#define HWIO_MMSS_DSI_0_COMMAND_MODE_MDP_CTRL2_BYTE_MSB_LSB_FLIP2_BMSK                                0x80
#define HWIO_MMSS_DSI_0_COMMAND_MODE_MDP_CTRL2_BYTE_MSB_LSB_FLIP2_SHFT                                 0x7
#define HWIO_MMSS_DSI_0_COMMAND_MODE_MDP_CTRL2_B_SEL2_BMSK                                            0x40
#define HWIO_MMSS_DSI_0_COMMAND_MODE_MDP_CTRL2_B_SEL2_SHFT                                             0x6
#define HWIO_MMSS_DSI_0_COMMAND_MODE_MDP_CTRL2_G_SEL2_BMSK                                            0x20
#define HWIO_MMSS_DSI_0_COMMAND_MODE_MDP_CTRL2_G_SEL2_SHFT                                             0x5
#define HWIO_MMSS_DSI_0_COMMAND_MODE_MDP_CTRL2_R_SEL2_BMSK                                            0x10
#define HWIO_MMSS_DSI_0_COMMAND_MODE_MDP_CTRL2_R_SEL2_SHFT                                             0x4
#define HWIO_MMSS_DSI_0_COMMAND_MODE_MDP_CTRL2_DST_FORMAT2_BMSK                                        0xf
#define HWIO_MMSS_DSI_0_COMMAND_MODE_MDP_CTRL2_DST_FORMAT2_SHFT                                        0x0

#define HWIO_MMSS_DSI_0_COMMAND_MODE_MDP_STREAM2_CTRL_ADDR                                      (DSI_0_DSI_REG_BASE      + 0x000001bc)
#define HWIO_MMSS_DSI_0_COMMAND_MODE_MDP_STREAM2_CTRL_RMSK                                      0xffff033f
#define HWIO_MMSS_DSI_0_COMMAND_MODE_MDP_STREAM2_CTRL_IN          \
        in_dword_masked(HWIO_MMSS_DSI_0_COMMAND_MODE_MDP_STREAM2_CTRL_ADDR, HWIO_MMSS_DSI_0_COMMAND_MODE_MDP_STREAM2_CTRL_RMSK)
#define HWIO_MMSS_DSI_0_COMMAND_MODE_MDP_STREAM2_CTRL_INM(m)      \
        in_dword_masked(HWIO_MMSS_DSI_0_COMMAND_MODE_MDP_STREAM2_CTRL_ADDR, m)
#define HWIO_MMSS_DSI_0_COMMAND_MODE_MDP_STREAM2_CTRL_OUT(v)      \
        out_dword(HWIO_MMSS_DSI_0_COMMAND_MODE_MDP_STREAM2_CTRL_ADDR,v)
#define HWIO_MMSS_DSI_0_COMMAND_MODE_MDP_STREAM2_CTRL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_DSI_0_COMMAND_MODE_MDP_STREAM2_CTRL_ADDR,m,v,HWIO_MMSS_DSI_0_COMMAND_MODE_MDP_STREAM2_CTRL_IN)
#define HWIO_MMSS_DSI_0_COMMAND_MODE_MDP_STREAM2_CTRL_MDP2_WC_BMSK                              0xffff0000
#define HWIO_MMSS_DSI_0_COMMAND_MODE_MDP_STREAM2_CTRL_MDP2_WC_SHFT                                    0x10
#define HWIO_MMSS_DSI_0_COMMAND_MODE_MDP_STREAM2_CTRL_MDP2_VC_BMSK                                   0x300
#define HWIO_MMSS_DSI_0_COMMAND_MODE_MDP_STREAM2_CTRL_MDP2_VC_SHFT                                     0x8
#define HWIO_MMSS_DSI_0_COMMAND_MODE_MDP_STREAM2_CTRL_MDP2_DT_BMSK                                    0x3f
#define HWIO_MMSS_DSI_0_COMMAND_MODE_MDP_STREAM2_CTRL_MDP2_DT_SHFT                                     0x0

#define HWIO_MMSS_DSI_0_COMMAND_MODE_MDP_STREAM2_TOTAL_ADDR                                     (DSI_0_DSI_REG_BASE      + 0x000001c0)
#define HWIO_MMSS_DSI_0_COMMAND_MODE_MDP_STREAM2_TOTAL_RMSK                                     0xffffffff
#define HWIO_MMSS_DSI_0_COMMAND_MODE_MDP_STREAM2_TOTAL_IN          \
        in_dword_masked(HWIO_MMSS_DSI_0_COMMAND_MODE_MDP_STREAM2_TOTAL_ADDR, HWIO_MMSS_DSI_0_COMMAND_MODE_MDP_STREAM2_TOTAL_RMSK)
#define HWIO_MMSS_DSI_0_COMMAND_MODE_MDP_STREAM2_TOTAL_INM(m)      \
        in_dword_masked(HWIO_MMSS_DSI_0_COMMAND_MODE_MDP_STREAM2_TOTAL_ADDR, m)
#define HWIO_MMSS_DSI_0_COMMAND_MODE_MDP_STREAM2_TOTAL_OUT(v)      \
        out_dword(HWIO_MMSS_DSI_0_COMMAND_MODE_MDP_STREAM2_TOTAL_ADDR,v)
#define HWIO_MMSS_DSI_0_COMMAND_MODE_MDP_STREAM2_TOTAL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_DSI_0_COMMAND_MODE_MDP_STREAM2_TOTAL_ADDR,m,v,HWIO_MMSS_DSI_0_COMMAND_MODE_MDP_STREAM2_TOTAL_IN)
#define HWIO_MMSS_DSI_0_COMMAND_MODE_MDP_STREAM2_TOTAL_MDP2_V_TOTAL_BMSK                        0xffff0000
#define HWIO_MMSS_DSI_0_COMMAND_MODE_MDP_STREAM2_TOTAL_MDP2_V_TOTAL_SHFT                              0x10
#define HWIO_MMSS_DSI_0_COMMAND_MODE_MDP_STREAM2_TOTAL_MDP2_H_TOTAL_BMSK                            0xffff
#define HWIO_MMSS_DSI_0_COMMAND_MODE_MDP_STREAM2_TOTAL_MDP2_H_TOTAL_SHFT                               0x0

#define HWIO_MMSS_DSI_0_MISR_CMD_MDP2_8BIT_ADDR                                                 (DSI_0_DSI_REG_BASE      + 0x000001c4)
#define HWIO_MMSS_DSI_0_MISR_CMD_MDP2_8BIT_RMSK                                                       0xff
#define HWIO_MMSS_DSI_0_MISR_CMD_MDP2_8BIT_IN          \
        in_dword_masked(HWIO_MMSS_DSI_0_MISR_CMD_MDP2_8BIT_ADDR, HWIO_MMSS_DSI_0_MISR_CMD_MDP2_8BIT_RMSK)
#define HWIO_MMSS_DSI_0_MISR_CMD_MDP2_8BIT_INM(m)      \
        in_dword_masked(HWIO_MMSS_DSI_0_MISR_CMD_MDP2_8BIT_ADDR, m)
#define HWIO_MMSS_DSI_0_MISR_CMD_MDP2_8BIT_MISR_BMSK                                                  0xff
#define HWIO_MMSS_DSI_0_MISR_CMD_MDP2_8BIT_MISR_SHFT                                                   0x0

#define HWIO_MMSS_DSI_0_MISR_CMD_MDP2_32BIT_ADDR                                                (DSI_0_DSI_REG_BASE      + 0x000001c8)
#define HWIO_MMSS_DSI_0_MISR_CMD_MDP2_32BIT_RMSK                                                0xffffffff
#define HWIO_MMSS_DSI_0_MISR_CMD_MDP2_32BIT_IN          \
        in_dword_masked(HWIO_MMSS_DSI_0_MISR_CMD_MDP2_32BIT_ADDR, HWIO_MMSS_DSI_0_MISR_CMD_MDP2_32BIT_RMSK)
#define HWIO_MMSS_DSI_0_MISR_CMD_MDP2_32BIT_INM(m)      \
        in_dword_masked(HWIO_MMSS_DSI_0_MISR_CMD_MDP2_32BIT_ADDR, m)
#define HWIO_MMSS_DSI_0_MISR_CMD_MDP2_32BIT_MISR_BMSK                                           0xffffffff
#define HWIO_MMSS_DSI_0_MISR_CMD_MDP2_32BIT_MISR_SHFT                                                  0x0

#define HWIO_MMSS_DSI_0_VBIF_CTRL_ADDR                                                          (DSI_0_DSI_REG_BASE      + 0x000001cc)
#define HWIO_MMSS_DSI_0_VBIF_CTRL_RMSK                                                                0x17
#define HWIO_MMSS_DSI_0_VBIF_CTRL_IN          \
        in_dword_masked(HWIO_MMSS_DSI_0_VBIF_CTRL_ADDR, HWIO_MMSS_DSI_0_VBIF_CTRL_RMSK)
#define HWIO_MMSS_DSI_0_VBIF_CTRL_INM(m)      \
        in_dword_masked(HWIO_MMSS_DSI_0_VBIF_CTRL_ADDR, m)
#define HWIO_MMSS_DSI_0_VBIF_CTRL_OUT(v)      \
        out_dword(HWIO_MMSS_DSI_0_VBIF_CTRL_ADDR,v)
#define HWIO_MMSS_DSI_0_VBIF_CTRL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_DSI_0_VBIF_CTRL_ADDR,m,v,HWIO_MMSS_DSI_0_VBIF_CTRL_IN)
#define HWIO_MMSS_DSI_0_VBIF_CTRL_ADDR_CP_BMSK                                                        0x10
#define HWIO_MMSS_DSI_0_VBIF_CTRL_ADDR_CP_SHFT                                                         0x4
#define HWIO_MMSS_DSI_0_VBIF_CTRL_PRIORITY_BMSK                                                        0x7
#define HWIO_MMSS_DSI_0_VBIF_CTRL_PRIORITY_SHFT                                                        0x0

#define HWIO_MMSS_DSI_0_AES_CTRL_ADDR                                                           (DSI_0_DSI_REG_BASE      + 0x000001d0)
#define HWIO_MMSS_DSI_0_AES_CTRL_RMSK                                                             0x3f0311
#define HWIO_MMSS_DSI_0_AES_CTRL_IN          \
        in_dword_masked(HWIO_MMSS_DSI_0_AES_CTRL_ADDR, HWIO_MMSS_DSI_0_AES_CTRL_RMSK)
#define HWIO_MMSS_DSI_0_AES_CTRL_INM(m)      \
        in_dword_masked(HWIO_MMSS_DSI_0_AES_CTRL_ADDR, m)
#define HWIO_MMSS_DSI_0_AES_CTRL_OUT(v)      \
        out_dword(HWIO_MMSS_DSI_0_AES_CTRL_ADDR,v)
#define HWIO_MMSS_DSI_0_AES_CTRL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_DSI_0_AES_CTRL_ADDR,m,v,HWIO_MMSS_DSI_0_AES_CTRL_IN)
#define HWIO_MMSS_DSI_0_AES_CTRL_AES_DATATYPE_BMSK                                                0x3f0000
#define HWIO_MMSS_DSI_0_AES_CTRL_AES_DATATYPE_SHFT                                                    0x10
#define HWIO_MMSS_DSI_0_AES_CTRL_AES_VC_BMSK                                                         0x300
#define HWIO_MMSS_DSI_0_AES_CTRL_AES_VC_SHFT                                                           0x8
#define HWIO_MMSS_DSI_0_AES_CTRL_AES_SEL_BMSK                                                         0x10
#define HWIO_MMSS_DSI_0_AES_CTRL_AES_SEL_SHFT                                                          0x4
#define HWIO_MMSS_DSI_0_AES_CTRL_AES_EN_BMSK                                                           0x1
#define HWIO_MMSS_DSI_0_AES_CTRL_AES_EN_SHFT                                                           0x0

#define HWIO_MMSS_DSI_0_RDBK_DATA_CTRL_ADDR                                                     (DSI_0_DSI_REG_BASE      + 0x000001d4)
#define HWIO_MMSS_DSI_0_RDBK_DATA_CTRL_RMSK                                                       0xff0001
#define HWIO_MMSS_DSI_0_RDBK_DATA_CTRL_IN          \
        in_dword_masked(HWIO_MMSS_DSI_0_RDBK_DATA_CTRL_ADDR, HWIO_MMSS_DSI_0_RDBK_DATA_CTRL_RMSK)
#define HWIO_MMSS_DSI_0_RDBK_DATA_CTRL_INM(m)      \
        in_dword_masked(HWIO_MMSS_DSI_0_RDBK_DATA_CTRL_ADDR, m)
#define HWIO_MMSS_DSI_0_RDBK_DATA_CTRL_OUT(v)      \
        out_dword(HWIO_MMSS_DSI_0_RDBK_DATA_CTRL_ADDR,v)
#define HWIO_MMSS_DSI_0_RDBK_DATA_CTRL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_DSI_0_RDBK_DATA_CTRL_ADDR,m,v,HWIO_MMSS_DSI_0_RDBK_DATA_CTRL_IN)
#define HWIO_MMSS_DSI_0_RDBK_DATA_CTRL_RDBK_DATA_COUNT_BMSK                                       0xff0000
#define HWIO_MMSS_DSI_0_RDBK_DATA_CTRL_RDBK_DATA_COUNT_SHFT                                           0x10
#define HWIO_MMSS_DSI_0_RDBK_DATA_CTRL_RDBK_DATA_CLR_BMSK                                              0x1
#define HWIO_MMSS_DSI_0_RDBK_DATA_CTRL_RDBK_DATA_CLR_SHFT                                              0x0

#define HWIO_MMSS_DSI_0_TEST_PATTERN_GEN_CMD_DMA_INIT_VAL2_ADDR                                 (DSI_0_DSI_REG_BASE      + 0x000001d8)
#define HWIO_MMSS_DSI_0_TEST_PATTERN_GEN_CMD_DMA_INIT_VAL2_RMSK                                 0xffffffff
#define HWIO_MMSS_DSI_0_TEST_PATTERN_GEN_CMD_DMA_INIT_VAL2_IN          \
        in_dword_masked(HWIO_MMSS_DSI_0_TEST_PATTERN_GEN_CMD_DMA_INIT_VAL2_ADDR, HWIO_MMSS_DSI_0_TEST_PATTERN_GEN_CMD_DMA_INIT_VAL2_RMSK)
#define HWIO_MMSS_DSI_0_TEST_PATTERN_GEN_CMD_DMA_INIT_VAL2_INM(m)      \
        in_dword_masked(HWIO_MMSS_DSI_0_TEST_PATTERN_GEN_CMD_DMA_INIT_VAL2_ADDR, m)
#define HWIO_MMSS_DSI_0_TEST_PATTERN_GEN_CMD_DMA_INIT_VAL2_OUT(v)      \
        out_dword(HWIO_MMSS_DSI_0_TEST_PATTERN_GEN_CMD_DMA_INIT_VAL2_ADDR,v)
#define HWIO_MMSS_DSI_0_TEST_PATTERN_GEN_CMD_DMA_INIT_VAL2_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_DSI_0_TEST_PATTERN_GEN_CMD_DMA_INIT_VAL2_ADDR,m,v,HWIO_MMSS_DSI_0_TEST_PATTERN_GEN_CMD_DMA_INIT_VAL2_IN)
#define HWIO_MMSS_DSI_0_TEST_PATTERN_GEN_CMD_DMA_INIT_VAL2_INIT_VAL_BIT_63_32_BMSK              0xffffffff
#define HWIO_MMSS_DSI_0_TEST_PATTERN_GEN_CMD_DMA_INIT_VAL2_INIT_VAL_BIT_63_32_SHFT                     0x0

#define HWIO_MMSS_DSI_0_TPG_DMA_FIFO_STATUS_ADDR                                                (DSI_0_DSI_REG_BASE      + 0x000001dc)
#define HWIO_MMSS_DSI_0_TPG_DMA_FIFO_STATUS_RMSK                                                       0xf
#define HWIO_MMSS_DSI_0_TPG_DMA_FIFO_STATUS_IN          \
        in_dword_masked(HWIO_MMSS_DSI_0_TPG_DMA_FIFO_STATUS_ADDR, HWIO_MMSS_DSI_0_TPG_DMA_FIFO_STATUS_RMSK)
#define HWIO_MMSS_DSI_0_TPG_DMA_FIFO_STATUS_INM(m)      \
        in_dword_masked(HWIO_MMSS_DSI_0_TPG_DMA_FIFO_STATUS_ADDR, m)
#define HWIO_MMSS_DSI_0_TPG_DMA_FIFO_STATUS_WORD_COUNT_BMSK                                            0xf
#define HWIO_MMSS_DSI_0_TPG_DMA_FIFO_STATUS_WORD_COUNT_SHFT                                            0x0

#define HWIO_MMSS_DSI_0_TPG_DMA_FIFO_WRITE_TRIGGER_ADDR                                         (DSI_0_DSI_REG_BASE      + 0x000001e0)
#define HWIO_MMSS_DSI_0_TPG_DMA_FIFO_WRITE_TRIGGER_RMSK                                                0x1
#define HWIO_MMSS_DSI_0_TPG_DMA_FIFO_WRITE_TRIGGER_IN          \
        in_dword_masked(HWIO_MMSS_DSI_0_TPG_DMA_FIFO_WRITE_TRIGGER_ADDR, HWIO_MMSS_DSI_0_TPG_DMA_FIFO_WRITE_TRIGGER_RMSK)
#define HWIO_MMSS_DSI_0_TPG_DMA_FIFO_WRITE_TRIGGER_INM(m)      \
        in_dword_masked(HWIO_MMSS_DSI_0_TPG_DMA_FIFO_WRITE_TRIGGER_ADDR, m)
#define HWIO_MMSS_DSI_0_TPG_DMA_FIFO_WRITE_TRIGGER_OUT(v)      \
        out_dword(HWIO_MMSS_DSI_0_TPG_DMA_FIFO_WRITE_TRIGGER_ADDR,v)
#define HWIO_MMSS_DSI_0_TPG_DMA_FIFO_WRITE_TRIGGER_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_DSI_0_TPG_DMA_FIFO_WRITE_TRIGGER_ADDR,m,v,HWIO_MMSS_DSI_0_TPG_DMA_FIFO_WRITE_TRIGGER_IN)
#define HWIO_MMSS_DSI_0_TPG_DMA_FIFO_WRITE_TRIGGER_SW_TRIGGER_BMSK                                     0x1
#define HWIO_MMSS_DSI_0_TPG_DMA_FIFO_WRITE_TRIGGER_SW_TRIGGER_SHFT                                     0x0

#define HWIO_MMSS_DSI_0_DSI_TIMING_FLUSH_ADDR                                                   (DSI_0_DSI_REG_BASE      + 0x000001e4)
#define HWIO_MMSS_DSI_0_DSI_TIMING_FLUSH_RMSK                                                          0x1
#define HWIO_MMSS_DSI_0_DSI_TIMING_FLUSH_IN          \
        in_dword_masked(HWIO_MMSS_DSI_0_DSI_TIMING_FLUSH_ADDR, HWIO_MMSS_DSI_0_DSI_TIMING_FLUSH_RMSK)
#define HWIO_MMSS_DSI_0_DSI_TIMING_FLUSH_INM(m)      \
        in_dword_masked(HWIO_MMSS_DSI_0_DSI_TIMING_FLUSH_ADDR, m)
#define HWIO_MMSS_DSI_0_DSI_TIMING_FLUSH_OUT(v)      \
        out_dword(HWIO_MMSS_DSI_0_DSI_TIMING_FLUSH_ADDR,v)
#define HWIO_MMSS_DSI_0_DSI_TIMING_FLUSH_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_DSI_0_DSI_TIMING_FLUSH_ADDR,m,v,HWIO_MMSS_DSI_0_DSI_TIMING_FLUSH_IN)
#define HWIO_MMSS_DSI_0_DSI_TIMING_FLUSH_DSI_TIMING_FLUSH_BMSK                                         0x1
#define HWIO_MMSS_DSI_0_DSI_TIMING_FLUSH_DSI_TIMING_FLUSH_SHFT                                         0x0

#define HWIO_MMSS_DSI_0_DSI_TIMING_DB_MODE_ADDR                                                 (DSI_0_DSI_REG_BASE      + 0x000001e8)
#define HWIO_MMSS_DSI_0_DSI_TIMING_DB_MODE_RMSK                                                        0x1
#define HWIO_MMSS_DSI_0_DSI_TIMING_DB_MODE_IN          \
        in_dword_masked(HWIO_MMSS_DSI_0_DSI_TIMING_DB_MODE_ADDR, HWIO_MMSS_DSI_0_DSI_TIMING_DB_MODE_RMSK)
#define HWIO_MMSS_DSI_0_DSI_TIMING_DB_MODE_INM(m)      \
        in_dword_masked(HWIO_MMSS_DSI_0_DSI_TIMING_DB_MODE_ADDR, m)
#define HWIO_MMSS_DSI_0_DSI_TIMING_DB_MODE_OUT(v)      \
        out_dword(HWIO_MMSS_DSI_0_DSI_TIMING_DB_MODE_ADDR,v)
#define HWIO_MMSS_DSI_0_DSI_TIMING_DB_MODE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_DSI_0_DSI_TIMING_DB_MODE_ADDR,m,v,HWIO_MMSS_DSI_0_DSI_TIMING_DB_MODE_IN)
#define HWIO_MMSS_DSI_0_DSI_TIMING_DB_MODE_DSI_TIMING_DB_MODE_BMSK                                     0x1
#define HWIO_MMSS_DSI_0_DSI_TIMING_DB_MODE_DSI_TIMING_DB_MODE_SHFT                                     0x0

#define HWIO_MMSS_DSI_0_TPG_DMA_FIFO_RESET_ADDR                                                 (DSI_0_DSI_REG_BASE      + 0x000001ec)
#define HWIO_MMSS_DSI_0_TPG_DMA_FIFO_RESET_RMSK                                                        0x1
#define HWIO_MMSS_DSI_0_TPG_DMA_FIFO_RESET_IN          \
        in_dword_masked(HWIO_MMSS_DSI_0_TPG_DMA_FIFO_RESET_ADDR, HWIO_MMSS_DSI_0_TPG_DMA_FIFO_RESET_RMSK)
#define HWIO_MMSS_DSI_0_TPG_DMA_FIFO_RESET_INM(m)      \
        in_dword_masked(HWIO_MMSS_DSI_0_TPG_DMA_FIFO_RESET_ADDR, m)
#define HWIO_MMSS_DSI_0_TPG_DMA_FIFO_RESET_OUT(v)      \
        out_dword(HWIO_MMSS_DSI_0_TPG_DMA_FIFO_RESET_ADDR,v)
#define HWIO_MMSS_DSI_0_TPG_DMA_FIFO_RESET_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_DSI_0_TPG_DMA_FIFO_RESET_ADDR,m,v,HWIO_MMSS_DSI_0_TPG_DMA_FIFO_RESET_IN)
#define HWIO_MMSS_DSI_0_TPG_DMA_FIFO_RESET_FIFO_RESET_BMSK                                             0x1
#define HWIO_MMSS_DSI_0_TPG_DMA_FIFO_RESET_FIFO_RESET_SHFT                                             0x0

#define HWIO_MMSS_DSI_0_SCRATCH_REGISTER_0_ADDR                                                 (DSI_0_DSI_REG_BASE      + 0x000001f0)
#define HWIO_MMSS_DSI_0_SCRATCH_REGISTER_0_RMSK                                                 0xffffffff
#define HWIO_MMSS_DSI_0_SCRATCH_REGISTER_0_IN          \
        in_dword_masked(HWIO_MMSS_DSI_0_SCRATCH_REGISTER_0_ADDR, HWIO_MMSS_DSI_0_SCRATCH_REGISTER_0_RMSK)
#define HWIO_MMSS_DSI_0_SCRATCH_REGISTER_0_INM(m)      \
        in_dword_masked(HWIO_MMSS_DSI_0_SCRATCH_REGISTER_0_ADDR, m)
#define HWIO_MMSS_DSI_0_SCRATCH_REGISTER_0_OUT(v)      \
        out_dword(HWIO_MMSS_DSI_0_SCRATCH_REGISTER_0_ADDR,v)
#define HWIO_MMSS_DSI_0_SCRATCH_REGISTER_0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_DSI_0_SCRATCH_REGISTER_0_ADDR,m,v,HWIO_MMSS_DSI_0_SCRATCH_REGISTER_0_IN)
#define HWIO_MMSS_DSI_0_SCRATCH_REGISTER_0_DSI_SCRATCH_0_BMSK                                   0xffffffff
#define HWIO_MMSS_DSI_0_SCRATCH_REGISTER_0_DSI_SCRATCH_0_SHFT                                          0x0

#define HWIO_MMSS_DSI_0_VERSION_ADDR                                                            (DSI_0_DSI_REG_BASE      + 0x000001f4)
#define HWIO_MMSS_DSI_0_VERSION_RMSK                                                            0xffffff0f
#define HWIO_MMSS_DSI_0_VERSION_IN          \
        in_dword_masked(HWIO_MMSS_DSI_0_VERSION_ADDR, HWIO_MMSS_DSI_0_VERSION_RMSK)
#define HWIO_MMSS_DSI_0_VERSION_INM(m)      \
        in_dword_masked(HWIO_MMSS_DSI_0_VERSION_ADDR, m)
#define HWIO_MMSS_DSI_0_VERSION_MAJOR_VERSION_BMSK                                              0xff000000
#define HWIO_MMSS_DSI_0_VERSION_MAJOR_VERSION_SHFT                                                    0x18
#define HWIO_MMSS_DSI_0_VERSION_MINOR_VERSION_BMSK                                                0xff0000
#define HWIO_MMSS_DSI_0_VERSION_MINOR_VERSION_SHFT                                                    0x10
#define HWIO_MMSS_DSI_0_VERSION_PHY_VERSION_BMSK                                                    0xff00
#define HWIO_MMSS_DSI_0_VERSION_PHY_VERSION_SHFT                                                       0x8
#define HWIO_MMSS_DSI_0_VERSION_CONFIG_BMSK                                                            0xf
#define HWIO_MMSS_DSI_0_VERSION_CONFIG_SHFT                                                            0x0

#define HWIO_MMSS_DSI_0_SCRATCH_REGISTER_1_ADDR                                                 (DSI_0_DSI_REG_BASE      + 0x000001f8)
#define HWIO_MMSS_DSI_0_SCRATCH_REGISTER_1_RMSK                                                 0xffffffff
#define HWIO_MMSS_DSI_0_SCRATCH_REGISTER_1_IN          \
        in_dword_masked(HWIO_MMSS_DSI_0_SCRATCH_REGISTER_1_ADDR, HWIO_MMSS_DSI_0_SCRATCH_REGISTER_1_RMSK)
#define HWIO_MMSS_DSI_0_SCRATCH_REGISTER_1_INM(m)      \
        in_dword_masked(HWIO_MMSS_DSI_0_SCRATCH_REGISTER_1_ADDR, m)
#define HWIO_MMSS_DSI_0_SCRATCH_REGISTER_1_OUT(v)      \
        out_dword(HWIO_MMSS_DSI_0_SCRATCH_REGISTER_1_ADDR,v)
#define HWIO_MMSS_DSI_0_SCRATCH_REGISTER_1_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_DSI_0_SCRATCH_REGISTER_1_ADDR,m,v,HWIO_MMSS_DSI_0_SCRATCH_REGISTER_1_IN)
#define HWIO_MMSS_DSI_0_SCRATCH_REGISTER_1_DSI_SCRATCH_1_BMSK                                   0xffffffff
#define HWIO_MMSS_DSI_0_SCRATCH_REGISTER_1_DSI_SCRATCH_1_SHFT                                          0x0

#define HWIO_MMSS_DSI_0_SCRATCH_REGISTER_2_ADDR                                                 (DSI_0_DSI_REG_BASE      + 0x000001fc)
#define HWIO_MMSS_DSI_0_SCRATCH_REGISTER_2_RMSK                                                 0xffffffff
#define HWIO_MMSS_DSI_0_SCRATCH_REGISTER_2_IN          \
        in_dword_masked(HWIO_MMSS_DSI_0_SCRATCH_REGISTER_2_ADDR, HWIO_MMSS_DSI_0_SCRATCH_REGISTER_2_RMSK)
#define HWIO_MMSS_DSI_0_SCRATCH_REGISTER_2_INM(m)      \
        in_dword_masked(HWIO_MMSS_DSI_0_SCRATCH_REGISTER_2_ADDR, m)
#define HWIO_MMSS_DSI_0_SCRATCH_REGISTER_2_OUT(v)      \
        out_dword(HWIO_MMSS_DSI_0_SCRATCH_REGISTER_2_ADDR,v)
#define HWIO_MMSS_DSI_0_SCRATCH_REGISTER_2_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_DSI_0_SCRATCH_REGISTER_2_ADDR,m,v,HWIO_MMSS_DSI_0_SCRATCH_REGISTER_2_IN)
#define HWIO_MMSS_DSI_0_SCRATCH_REGISTER_2_DSI_SCRATCH_2_BMSK                                   0xffffffff
#define HWIO_MMSS_DSI_0_SCRATCH_REGISTER_2_DSI_SCRATCH_2_SHFT                                          0x0

#define HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_CTRL_ADDR                                               (DSI_0_DSI_REG_BASE      + 0x00000200)
#define HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_CTRL_RMSK                                               0x80003111
#define HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_CTRL_IN          \
        in_dword_masked(HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_CTRL_ADDR, HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_CTRL_RMSK)
#define HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_CTRL_INM(m)      \
        in_dword_masked(HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_CTRL_ADDR, m)
#define HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_CTRL_OUT(v)      \
        out_dword(HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_CTRL_ADDR,v)
#define HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_CTRL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_CTRL_ADDR,m,v,HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_CTRL_IN)
#define HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_CTRL_READY_BMSK                                         0x80000000
#define HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_CTRL_READY_SHFT                                               0x1f
#define HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_CTRL_PLL_SWI_INTF_SEL_BMSK                                  0x2000
#define HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_CTRL_PLL_SWI_INTF_SEL_SHFT                                     0xd
#define HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_CTRL_HW_PLL_SWI_MODE_BMSK                                   0x1000
#define HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_CTRL_HW_PLL_SWI_MODE_SHFT                                      0xc
#define HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_CTRL_SW_TRIGGER_BMSK                                         0x100
#define HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_CTRL_SW_TRIGGER_SHFT                                           0x8
#define HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_CTRL_RESET_BMSK                                               0x10
#define HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_CTRL_RESET_SHFT                                                0x4
#define HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_CTRL_PLL_SWI_CTRL_BMSK                                         0x1
#define HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_CTRL_PLL_SWI_CTRL_SHFT                                         0x0

#define HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_PIPE_DELAY_ADDR                                         (DSI_0_DSI_REG_BASE      + 0x00000204)
#define HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_PIPE_DELAY_RMSK                                         0xffffffff
#define HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_PIPE_DELAY_IN          \
        in_dword_masked(HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_PIPE_DELAY_ADDR, HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_PIPE_DELAY_RMSK)
#define HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_PIPE_DELAY_INM(m)      \
        in_dword_masked(HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_PIPE_DELAY_ADDR, m)
#define HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_PIPE_DELAY_OUT(v)      \
        out_dword(HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_PIPE_DELAY_ADDR,v)
#define HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_PIPE_DELAY_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_PIPE_DELAY_ADDR,m,v,HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_PIPE_DELAY_IN)
#define HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_PIPE_DELAY_PIPE_DELAY_BMSK                              0xffffffff
#define HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_PIPE_DELAY_PIPE_DELAY_SHFT                                     0x0

#define HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_PIPE_DELAY2_ADDR                                        (DSI_0_DSI_REG_BASE      + 0x00000208)
#define HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_PIPE_DELAY2_RMSK                                        0xffffffff
#define HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_PIPE_DELAY2_IN          \
        in_dword_masked(HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_PIPE_DELAY2_ADDR, HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_PIPE_DELAY2_RMSK)
#define HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_PIPE_DELAY2_INM(m)      \
        in_dword_masked(HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_PIPE_DELAY2_ADDR, m)
#define HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_PIPE_DELAY2_OUT(v)      \
        out_dword(HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_PIPE_DELAY2_ADDR,v)
#define HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_PIPE_DELAY2_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_PIPE_DELAY2_ADDR,m,v,HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_PIPE_DELAY2_IN)
#define HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_PIPE_DELAY2_PIPE_DELAY2_BMSK                            0xffffffff
#define HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_PIPE_DELAY2_PIPE_DELAY2_SHFT                                   0x0

#define HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_PLL_DELAY_ADDR                                          (DSI_0_DSI_REG_BASE      + 0x0000020c)
#define HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_PLL_DELAY_RMSK                                          0xffffffff
#define HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_PLL_DELAY_IN          \
        in_dword_masked(HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_PLL_DELAY_ADDR, HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_PLL_DELAY_RMSK)
#define HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_PLL_DELAY_INM(m)      \
        in_dword_masked(HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_PLL_DELAY_ADDR, m)
#define HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_PLL_DELAY_OUT(v)      \
        out_dword(HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_PLL_DELAY_ADDR,v)
#define HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_PLL_DELAY_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_PLL_DELAY_ADDR,m,v,HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_PLL_DELAY_IN)
#define HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_PLL_DELAY_PLL_DELAY_BMSK                                0xffffffff
#define HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_PLL_DELAY_PLL_DELAY_SHFT                                       0x0

#define HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_STATUS_ADDR                                             (DSI_0_DSI_REG_BASE      + 0x00000210)
#define HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_STATUS_RMSK                                                 0x3331
#define HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_STATUS_IN          \
        in_dword_masked(HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_STATUS_ADDR, HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_STATUS_RMSK)
#define HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_STATUS_INM(m)      \
        in_dword_masked(HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_STATUS_ADDR, m)
#define HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_STATUS_PLL_DELAY_DONE_BMSK                                  0x2000
#define HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_STATUS_PLL_DELAY_DONE_SHFT                                     0xd
#define HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_STATUS_PLL_DELAY_BUSY_BMSK                                  0x1000
#define HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_STATUS_PLL_DELAY_BUSY_SHFT                                     0xc
#define HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_STATUS_PIPE_DELAY2_DONE_BMSK                                 0x200
#define HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_STATUS_PIPE_DELAY2_DONE_SHFT                                   0x9
#define HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_STATUS_PIPE_DELAY2_BUSY_BMSK                                 0x100
#define HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_STATUS_PIPE_DELAY2_BUSY_SHFT                                   0x8
#define HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_STATUS_PIPE_DELAY_DONE_BMSK                                   0x20
#define HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_STATUS_PIPE_DELAY_DONE_SHFT                                    0x5
#define HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_STATUS_PIPE_DELAY_BUSY_BMSK                                   0x10
#define HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_STATUS_PIPE_DELAY_BUSY_SHFT                                    0x4
#define HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_STATUS_BUSY_BMSK                                               0x1
#define HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_STATUS_BUSY_SHFT                                               0x0

#define HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_PLL_CTRL0_ADDR                                          (DSI_0_DSI_REG_BASE      + 0x00000214)
#define HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_PLL_CTRL0_RMSK                                          0xffffffff
#define HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_PLL_CTRL0_IN          \
        in_dword_masked(HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_PLL_CTRL0_ADDR, HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_PLL_CTRL0_RMSK)
#define HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_PLL_CTRL0_INM(m)      \
        in_dword_masked(HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_PLL_CTRL0_ADDR, m)
#define HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_PLL_CTRL0_OUT(v)      \
        out_dword(HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_PLL_CTRL0_ADDR,v)
#define HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_PLL_CTRL0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_PLL_CTRL0_ADDR,m,v,HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_PLL_CTRL0_IN)
#define HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_PLL_CTRL0_PLL_DATA1_BMSK                                0xff000000
#define HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_PLL_CTRL0_PLL_DATA1_SHFT                                      0x18
#define HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_PLL_CTRL0_PLL_ADDR1_BMSK                                  0xff0000
#define HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_PLL_CTRL0_PLL_ADDR1_SHFT                                      0x10
#define HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_PLL_CTRL0_PLL_DATA0_BMSK                                    0xff00
#define HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_PLL_CTRL0_PLL_DATA0_SHFT                                       0x8
#define HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_PLL_CTRL0_PLL_ADDR0_BMSK                                      0xff
#define HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_PLL_CTRL0_PLL_ADDR0_SHFT                                       0x0

#define HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_PLL_CTRL1_ADDR                                          (DSI_0_DSI_REG_BASE      + 0x00000218)
#define HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_PLL_CTRL1_RMSK                                          0xffffffff
#define HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_PLL_CTRL1_IN          \
        in_dword_masked(HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_PLL_CTRL1_ADDR, HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_PLL_CTRL1_RMSK)
#define HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_PLL_CTRL1_INM(m)      \
        in_dword_masked(HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_PLL_CTRL1_ADDR, m)
#define HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_PLL_CTRL1_OUT(v)      \
        out_dword(HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_PLL_CTRL1_ADDR,v)
#define HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_PLL_CTRL1_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_PLL_CTRL1_ADDR,m,v,HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_PLL_CTRL1_IN)
#define HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_PLL_CTRL1_PLL_DATA3_BMSK                                0xff000000
#define HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_PLL_CTRL1_PLL_DATA3_SHFT                                      0x18
#define HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_PLL_CTRL1_PLL_ADDR3_BMSK                                  0xff0000
#define HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_PLL_CTRL1_PLL_ADDR3_SHFT                                      0x10
#define HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_PLL_CTRL1_PLL_DATA2_BMSK                                    0xff00
#define HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_PLL_CTRL1_PLL_DATA2_SHFT                                       0x8
#define HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_PLL_CTRL1_PLL_ADDR2_BMSK                                      0xff
#define HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_PLL_CTRL1_PLL_ADDR2_SHFT                                       0x0

#define HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_PLL_CTRL2_ADDR                                          (DSI_0_DSI_REG_BASE      + 0x0000021c)
#define HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_PLL_CTRL2_RMSK                                          0xffffffff
#define HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_PLL_CTRL2_IN          \
        in_dword_masked(HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_PLL_CTRL2_ADDR, HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_PLL_CTRL2_RMSK)
#define HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_PLL_CTRL2_INM(m)      \
        in_dword_masked(HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_PLL_CTRL2_ADDR, m)
#define HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_PLL_CTRL2_OUT(v)      \
        out_dword(HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_PLL_CTRL2_ADDR,v)
#define HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_PLL_CTRL2_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_PLL_CTRL2_ADDR,m,v,HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_PLL_CTRL2_IN)
#define HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_PLL_CTRL2_PLL_DATA5_BMSK                                0xff000000
#define HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_PLL_CTRL2_PLL_DATA5_SHFT                                      0x18
#define HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_PLL_CTRL2_PLL_ADDR5_BMSK                                  0xff0000
#define HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_PLL_CTRL2_PLL_ADDR5_SHFT                                      0x10
#define HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_PLL_CTRL2_PLL_DATA4_BMSK                                    0xff00
#define HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_PLL_CTRL2_PLL_DATA4_SHFT                                       0x8
#define HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_PLL_CTRL2_PLL_ADDR4_BMSK                                      0xff
#define HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_PLL_CTRL2_PLL_ADDR4_SHFT                                       0x0

#define HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_PLL_CTRL3_ADDR                                          (DSI_0_DSI_REG_BASE      + 0x00000220)
#define HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_PLL_CTRL3_RMSK                                          0xffffffff
#define HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_PLL_CTRL3_IN          \
        in_dword_masked(HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_PLL_CTRL3_ADDR, HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_PLL_CTRL3_RMSK)
#define HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_PLL_CTRL3_INM(m)      \
        in_dword_masked(HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_PLL_CTRL3_ADDR, m)
#define HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_PLL_CTRL3_OUT(v)      \
        out_dword(HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_PLL_CTRL3_ADDR,v)
#define HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_PLL_CTRL3_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_PLL_CTRL3_ADDR,m,v,HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_PLL_CTRL3_IN)
#define HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_PLL_CTRL3_PLL_DATA7_BMSK                                0xff000000
#define HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_PLL_CTRL3_PLL_DATA7_SHFT                                      0x18
#define HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_PLL_CTRL3_PLL_ADDR7_BMSK                                  0xff0000
#define HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_PLL_CTRL3_PLL_ADDR7_SHFT                                      0x10
#define HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_PLL_CTRL3_PLL_DATA6_BMSK                                    0xff00
#define HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_PLL_CTRL3_PLL_DATA6_SHFT                                       0x8
#define HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_PLL_CTRL3_PLL_ADDR6_BMSK                                      0xff
#define HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_PLL_CTRL3_PLL_ADDR6_SHFT                                       0x0

#define HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_PLL_CTRL4_ADDR                                          (DSI_0_DSI_REG_BASE      + 0x00000224)
#define HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_PLL_CTRL4_RMSK                                          0xffffffff
#define HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_PLL_CTRL4_IN          \
        in_dword_masked(HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_PLL_CTRL4_ADDR, HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_PLL_CTRL4_RMSK)
#define HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_PLL_CTRL4_INM(m)      \
        in_dword_masked(HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_PLL_CTRL4_ADDR, m)
#define HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_PLL_CTRL4_OUT(v)      \
        out_dword(HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_PLL_CTRL4_ADDR,v)
#define HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_PLL_CTRL4_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_PLL_CTRL4_ADDR,m,v,HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_PLL_CTRL4_IN)
#define HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_PLL_CTRL4_PLL_DATA9_BMSK                                0xff000000
#define HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_PLL_CTRL4_PLL_DATA9_SHFT                                      0x18
#define HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_PLL_CTRL4_PLL_ADDR9_BMSK                                  0xff0000
#define HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_PLL_CTRL4_PLL_ADDR9_SHFT                                      0x10
#define HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_PLL_CTRL4_PLL_DATA8_BMSK                                    0xff00
#define HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_PLL_CTRL4_PLL_DATA8_SHFT                                       0x8
#define HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_PLL_CTRL4_PLL_ADDR8_BMSK                                      0xff
#define HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_PLL_CTRL4_PLL_ADDR8_SHFT                                       0x0

#define HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_PLL_CTRL5_ADDR                                          (DSI_0_DSI_REG_BASE      + 0x00000228)
#define HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_PLL_CTRL5_RMSK                                          0xffffffff
#define HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_PLL_CTRL5_IN          \
        in_dword_masked(HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_PLL_CTRL5_ADDR, HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_PLL_CTRL5_RMSK)
#define HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_PLL_CTRL5_INM(m)      \
        in_dword_masked(HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_PLL_CTRL5_ADDR, m)
#define HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_PLL_CTRL5_OUT(v)      \
        out_dword(HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_PLL_CTRL5_ADDR,v)
#define HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_PLL_CTRL5_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_PLL_CTRL5_ADDR,m,v,HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_PLL_CTRL5_IN)
#define HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_PLL_CTRL5_PLL_DATA11_BMSK                               0xff000000
#define HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_PLL_CTRL5_PLL_DATA11_SHFT                                     0x18
#define HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_PLL_CTRL5_PLL_ADDR11_BMSK                                 0xff0000
#define HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_PLL_CTRL5_PLL_ADDR11_SHFT                                     0x10
#define HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_PLL_CTRL5_PLL_DATA10_BMSK                                   0xff00
#define HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_PLL_CTRL5_PLL_DATA10_SHFT                                      0x8
#define HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_PLL_CTRL5_PLL_ADDR10_BMSK                                     0xff
#define HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_PLL_CTRL5_PLL_ADDR10_SHFT                                      0x0

#define HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_PLL_CTRL6_ADDR                                          (DSI_0_DSI_REG_BASE      + 0x0000022c)
#define HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_PLL_CTRL6_RMSK                                          0xffffffff
#define HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_PLL_CTRL6_IN          \
        in_dword_masked(HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_PLL_CTRL6_ADDR, HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_PLL_CTRL6_RMSK)
#define HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_PLL_CTRL6_INM(m)      \
        in_dword_masked(HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_PLL_CTRL6_ADDR, m)
#define HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_PLL_CTRL6_OUT(v)      \
        out_dword(HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_PLL_CTRL6_ADDR,v)
#define HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_PLL_CTRL6_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_PLL_CTRL6_ADDR,m,v,HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_PLL_CTRL6_IN)
#define HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_PLL_CTRL6_PLL_DATA13_BMSK                               0xff000000
#define HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_PLL_CTRL6_PLL_DATA13_SHFT                                     0x18
#define HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_PLL_CTRL6_PLL_ADDR13_BMSK                                 0xff0000
#define HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_PLL_CTRL6_PLL_ADDR13_SHFT                                     0x10
#define HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_PLL_CTRL6_PLL_DATA12_BMSK                                   0xff00
#define HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_PLL_CTRL6_PLL_DATA12_SHFT                                      0x8
#define HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_PLL_CTRL6_PLL_ADDR12_BMSK                                     0xff
#define HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_PLL_CTRL6_PLL_ADDR12_SHFT                                      0x0

#define HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_PLL_CTRL7_ADDR                                          (DSI_0_DSI_REG_BASE      + 0x00000230)
#define HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_PLL_CTRL7_RMSK                                          0xffffffff
#define HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_PLL_CTRL7_IN          \
        in_dword_masked(HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_PLL_CTRL7_ADDR, HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_PLL_CTRL7_RMSK)
#define HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_PLL_CTRL7_INM(m)      \
        in_dword_masked(HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_PLL_CTRL7_ADDR, m)
#define HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_PLL_CTRL7_OUT(v)      \
        out_dword(HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_PLL_CTRL7_ADDR,v)
#define HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_PLL_CTRL7_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_PLL_CTRL7_ADDR,m,v,HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_PLL_CTRL7_IN)
#define HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_PLL_CTRL7_PLL_DATA15_BMSK                               0xff000000
#define HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_PLL_CTRL7_PLL_DATA15_SHFT                                     0x18
#define HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_PLL_CTRL7_PLL_ADDR15_BMSK                                 0xff0000
#define HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_PLL_CTRL7_PLL_ADDR15_SHFT                                     0x10
#define HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_PLL_CTRL7_PLL_DATA14_BMSK                                   0xff00
#define HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_PLL_CTRL7_PLL_DATA14_SHFT                                      0x8
#define HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_PLL_CTRL7_PLL_ADDR14_BMSK                                     0xff
#define HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_PLL_CTRL7_PLL_ADDR14_SHFT                                      0x0

#define HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_PLL_CTRL8_ADDR                                          (DSI_0_DSI_REG_BASE      + 0x00000234)
#define HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_PLL_CTRL8_RMSK                                          0xffffffff
#define HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_PLL_CTRL8_IN          \
        in_dword_masked(HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_PLL_CTRL8_ADDR, HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_PLL_CTRL8_RMSK)
#define HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_PLL_CTRL8_INM(m)      \
        in_dword_masked(HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_PLL_CTRL8_ADDR, m)
#define HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_PLL_CTRL8_OUT(v)      \
        out_dword(HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_PLL_CTRL8_ADDR,v)
#define HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_PLL_CTRL8_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_PLL_CTRL8_ADDR,m,v,HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_PLL_CTRL8_IN)
#define HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_PLL_CTRL8_PLL_DATA17_BMSK                               0xff000000
#define HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_PLL_CTRL8_PLL_DATA17_SHFT                                     0x18
#define HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_PLL_CTRL8_PLL_ADDR17_BMSK                                 0xff0000
#define HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_PLL_CTRL8_PLL_ADDR17_SHFT                                     0x10
#define HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_PLL_CTRL8_PLL_DATA16_BMSK                                   0xff00
#define HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_PLL_CTRL8_PLL_DATA16_SHFT                                      0x8
#define HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_PLL_CTRL8_PLL_ADDR16_BMSK                                     0xff
#define HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_PLL_CTRL8_PLL_ADDR16_SHFT                                      0x0

#define HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_PLL_CTRL9_ADDR                                          (DSI_0_DSI_REG_BASE      + 0x00000238)
#define HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_PLL_CTRL9_RMSK                                          0xffffffff
#define HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_PLL_CTRL9_IN          \
        in_dword_masked(HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_PLL_CTRL9_ADDR, HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_PLL_CTRL9_RMSK)
#define HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_PLL_CTRL9_INM(m)      \
        in_dword_masked(HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_PLL_CTRL9_ADDR, m)
#define HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_PLL_CTRL9_OUT(v)      \
        out_dword(HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_PLL_CTRL9_ADDR,v)
#define HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_PLL_CTRL9_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_PLL_CTRL9_ADDR,m,v,HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_PLL_CTRL9_IN)
#define HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_PLL_CTRL9_PLL_DATA19_BMSK                               0xff000000
#define HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_PLL_CTRL9_PLL_DATA19_SHFT                                     0x18
#define HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_PLL_CTRL9_PLL_ADDR19_BMSK                                 0xff0000
#define HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_PLL_CTRL9_PLL_ADDR19_SHFT                                     0x10
#define HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_PLL_CTRL9_PLL_DATA18_BMSK                                   0xff00
#define HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_PLL_CTRL9_PLL_DATA18_SHFT                                      0x8
#define HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_PLL_CTRL9_PLL_ADDR18_BMSK                                     0xff
#define HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_PLL_CTRL9_PLL_ADDR18_SHFT                                      0x0

#define HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_PLL_CTRL10_ADDR                                         (DSI_0_DSI_REG_BASE      + 0x0000023c)
#define HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_PLL_CTRL10_RMSK                                         0xffffffff
#define HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_PLL_CTRL10_IN          \
        in_dword_masked(HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_PLL_CTRL10_ADDR, HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_PLL_CTRL10_RMSK)
#define HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_PLL_CTRL10_INM(m)      \
        in_dword_masked(HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_PLL_CTRL10_ADDR, m)
#define HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_PLL_CTRL10_OUT(v)      \
        out_dword(HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_PLL_CTRL10_ADDR,v)
#define HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_PLL_CTRL10_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_PLL_CTRL10_ADDR,m,v,HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_PLL_CTRL10_IN)
#define HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_PLL_CTRL10_PLL_DATA21_BMSK                              0xff000000
#define HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_PLL_CTRL10_PLL_DATA21_SHFT                                    0x18
#define HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_PLL_CTRL10_PLL_ADDR21_BMSK                                0xff0000
#define HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_PLL_CTRL10_PLL_ADDR21_SHFT                                    0x10
#define HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_PLL_CTRL10_PLL_DATA20_BMSK                                  0xff00
#define HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_PLL_CTRL10_PLL_DATA20_SHFT                                     0x8
#define HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_PLL_CTRL10_PLL_ADDR20_BMSK                                    0xff
#define HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_PLL_CTRL10_PLL_ADDR20_SHFT                                     0x0

#define HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_PLL_CTRL11_ADDR                                         (DSI_0_DSI_REG_BASE      + 0x00000240)
#define HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_PLL_CTRL11_RMSK                                         0xffffffff
#define HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_PLL_CTRL11_IN          \
        in_dword_masked(HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_PLL_CTRL11_ADDR, HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_PLL_CTRL11_RMSK)
#define HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_PLL_CTRL11_INM(m)      \
        in_dword_masked(HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_PLL_CTRL11_ADDR, m)
#define HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_PLL_CTRL11_OUT(v)      \
        out_dword(HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_PLL_CTRL11_ADDR,v)
#define HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_PLL_CTRL11_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_PLL_CTRL11_ADDR,m,v,HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_PLL_CTRL11_IN)
#define HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_PLL_CTRL11_PLL_DATA23_BMSK                              0xff000000
#define HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_PLL_CTRL11_PLL_DATA23_SHFT                                    0x18
#define HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_PLL_CTRL11_PLL_ADDR23_BMSK                                0xff0000
#define HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_PLL_CTRL11_PLL_ADDR23_SHFT                                    0x10
#define HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_PLL_CTRL11_PLL_DATA22_BMSK                                  0xff00
#define HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_PLL_CTRL11_PLL_DATA22_SHFT                                     0x8
#define HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_PLL_CTRL11_PLL_ADDR22_BMSK                                    0xff
#define HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_PLL_CTRL11_PLL_ADDR22_SHFT                                     0x0

#define HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_PLL_CTRL12_ADDR                                         (DSI_0_DSI_REG_BASE      + 0x00000244)
#define HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_PLL_CTRL12_RMSK                                         0xffffffff
#define HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_PLL_CTRL12_IN          \
        in_dword_masked(HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_PLL_CTRL12_ADDR, HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_PLL_CTRL12_RMSK)
#define HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_PLL_CTRL12_INM(m)      \
        in_dword_masked(HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_PLL_CTRL12_ADDR, m)
#define HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_PLL_CTRL12_OUT(v)      \
        out_dword(HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_PLL_CTRL12_ADDR,v)
#define HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_PLL_CTRL12_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_PLL_CTRL12_ADDR,m,v,HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_PLL_CTRL12_IN)
#define HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_PLL_CTRL12_PLL_DATA25_BMSK                              0xff000000
#define HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_PLL_CTRL12_PLL_DATA25_SHFT                                    0x18
#define HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_PLL_CTRL12_PLL_ADDR25_BMSK                                0xff0000
#define HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_PLL_CTRL12_PLL_ADDR25_SHFT                                    0x10
#define HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_PLL_CTRL12_PLL_DATA24_BMSK                                  0xff00
#define HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_PLL_CTRL12_PLL_DATA24_SHFT                                     0x8
#define HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_PLL_CTRL12_PLL_ADDR24_BMSK                                    0xff
#define HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_PLL_CTRL12_PLL_ADDR24_SHFT                                     0x0

#define HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_PLL_CTRL13_ADDR                                         (DSI_0_DSI_REG_BASE      + 0x00000248)
#define HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_PLL_CTRL13_RMSK                                         0xffffffff
#define HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_PLL_CTRL13_IN          \
        in_dword_masked(HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_PLL_CTRL13_ADDR, HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_PLL_CTRL13_RMSK)
#define HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_PLL_CTRL13_INM(m)      \
        in_dword_masked(HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_PLL_CTRL13_ADDR, m)
#define HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_PLL_CTRL13_OUT(v)      \
        out_dword(HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_PLL_CTRL13_ADDR,v)
#define HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_PLL_CTRL13_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_PLL_CTRL13_ADDR,m,v,HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_PLL_CTRL13_IN)
#define HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_PLL_CTRL13_PLL_DATA27_BMSK                              0xff000000
#define HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_PLL_CTRL13_PLL_DATA27_SHFT                                    0x18
#define HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_PLL_CTRL13_PLL_ADDR27_BMSK                                0xff0000
#define HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_PLL_CTRL13_PLL_ADDR27_SHFT                                    0x10
#define HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_PLL_CTRL13_PLL_DATA26_BMSK                                  0xff00
#define HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_PLL_CTRL13_PLL_DATA26_SHFT                                     0x8
#define HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_PLL_CTRL13_PLL_ADDR26_BMSK                                    0xff
#define HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_PLL_CTRL13_PLL_ADDR26_SHFT                                     0x0

#define HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_PLL_CTRL14_ADDR                                         (DSI_0_DSI_REG_BASE      + 0x0000024c)
#define HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_PLL_CTRL14_RMSK                                         0xffffffff
#define HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_PLL_CTRL14_IN          \
        in_dword_masked(HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_PLL_CTRL14_ADDR, HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_PLL_CTRL14_RMSK)
#define HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_PLL_CTRL14_INM(m)      \
        in_dword_masked(HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_PLL_CTRL14_ADDR, m)
#define HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_PLL_CTRL14_OUT(v)      \
        out_dword(HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_PLL_CTRL14_ADDR,v)
#define HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_PLL_CTRL14_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_PLL_CTRL14_ADDR,m,v,HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_PLL_CTRL14_IN)
#define HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_PLL_CTRL14_PLL_DATA29_BMSK                              0xff000000
#define HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_PLL_CTRL14_PLL_DATA29_SHFT                                    0x18
#define HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_PLL_CTRL14_PLL_ADDR29_BMSK                                0xff0000
#define HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_PLL_CTRL14_PLL_ADDR29_SHFT                                    0x10
#define HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_PLL_CTRL14_PLL_DATA28_BMSK                                  0xff00
#define HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_PLL_CTRL14_PLL_DATA28_SHFT                                     0x8
#define HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_PLL_CTRL14_PLL_ADDR28_BMSK                                    0xff
#define HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_PLL_CTRL14_PLL_ADDR28_SHFT                                     0x0

#define HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_PLL_CTRL15_ADDR                                         (DSI_0_DSI_REG_BASE      + 0x00000250)
#define HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_PLL_CTRL15_RMSK                                         0xffffffff
#define HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_PLL_CTRL15_IN          \
        in_dword_masked(HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_PLL_CTRL15_ADDR, HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_PLL_CTRL15_RMSK)
#define HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_PLL_CTRL15_INM(m)      \
        in_dword_masked(HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_PLL_CTRL15_ADDR, m)
#define HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_PLL_CTRL15_OUT(v)      \
        out_dword(HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_PLL_CTRL15_ADDR,v)
#define HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_PLL_CTRL15_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_PLL_CTRL15_ADDR,m,v,HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_PLL_CTRL15_IN)
#define HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_PLL_CTRL15_PLL_DATA31_BMSK                              0xff000000
#define HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_PLL_CTRL15_PLL_DATA31_SHFT                                    0x18
#define HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_PLL_CTRL15_PLL_ADDR31_BMSK                                0xff0000
#define HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_PLL_CTRL15_PLL_ADDR31_SHFT                                    0x10
#define HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_PLL_CTRL15_PLL_DATA30_BMSK                                  0xff00
#define HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_PLL_CTRL15_PLL_DATA30_SHFT                                     0x8
#define HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_PLL_CTRL15_PLL_ADDR30_BMSK                                    0xff
#define HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_PLL_CTRL15_PLL_ADDR30_SHFT                                     0x0

#define HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_PLL_CTRL16_ADDR                                         (DSI_0_DSI_REG_BASE      + 0x00000254)
#define HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_PLL_CTRL16_RMSK                                         0xffffffff
#define HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_PLL_CTRL16_IN          \
        in_dword_masked(HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_PLL_CTRL16_ADDR, HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_PLL_CTRL16_RMSK)
#define HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_PLL_CTRL16_INM(m)      \
        in_dword_masked(HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_PLL_CTRL16_ADDR, m)
#define HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_PLL_CTRL16_OUT(v)      \
        out_dword(HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_PLL_CTRL16_ADDR,v)
#define HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_PLL_CTRL16_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_PLL_CTRL16_ADDR,m,v,HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_PLL_CTRL16_IN)
#define HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_PLL_CTRL16_PLL_DATA33_BMSK                              0xff000000
#define HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_PLL_CTRL16_PLL_DATA33_SHFT                                    0x18
#define HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_PLL_CTRL16_PLL_ADDR33_BMSK                                0xff0000
#define HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_PLL_CTRL16_PLL_ADDR33_SHFT                                    0x10
#define HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_PLL_CTRL16_PLL_DATA32_BMSK                                  0xff00
#define HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_PLL_CTRL16_PLL_DATA32_SHFT                                     0x8
#define HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_PLL_CTRL16_PLL_ADDR32_BMSK                                    0xff
#define HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_PLL_CTRL16_PLL_ADDR32_SHFT                                     0x0

#define HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_PLL_CTRL17_ADDR                                         (DSI_0_DSI_REG_BASE      + 0x00000258)
#define HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_PLL_CTRL17_RMSK                                         0xffffffff
#define HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_PLL_CTRL17_IN          \
        in_dword_masked(HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_PLL_CTRL17_ADDR, HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_PLL_CTRL17_RMSK)
#define HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_PLL_CTRL17_INM(m)      \
        in_dword_masked(HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_PLL_CTRL17_ADDR, m)
#define HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_PLL_CTRL17_OUT(v)      \
        out_dword(HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_PLL_CTRL17_ADDR,v)
#define HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_PLL_CTRL17_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_PLL_CTRL17_ADDR,m,v,HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_PLL_CTRL17_IN)
#define HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_PLL_CTRL17_PLL_DATA35_BMSK                              0xff000000
#define HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_PLL_CTRL17_PLL_DATA35_SHFT                                    0x18
#define HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_PLL_CTRL17_PLL_ADDR35_BMSK                                0xff0000
#define HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_PLL_CTRL17_PLL_ADDR35_SHFT                                    0x10
#define HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_PLL_CTRL17_PLL_DATA34_BMSK                                  0xff00
#define HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_PLL_CTRL17_PLL_DATA34_SHFT                                     0x8
#define HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_PLL_CTRL17_PLL_ADDR34_BMSK                                    0xff
#define HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_PLL_CTRL17_PLL_ADDR34_SHFT                                     0x0

#define HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_PLL_CTRL18_ADDR                                         (DSI_0_DSI_REG_BASE      + 0x0000025c)
#define HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_PLL_CTRL18_RMSK                                         0xffffffff
#define HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_PLL_CTRL18_IN          \
        in_dword_masked(HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_PLL_CTRL18_ADDR, HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_PLL_CTRL18_RMSK)
#define HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_PLL_CTRL18_INM(m)      \
        in_dword_masked(HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_PLL_CTRL18_ADDR, m)
#define HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_PLL_CTRL18_OUT(v)      \
        out_dword(HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_PLL_CTRL18_ADDR,v)
#define HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_PLL_CTRL18_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_PLL_CTRL18_ADDR,m,v,HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_PLL_CTRL18_IN)
#define HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_PLL_CTRL18_PLL_DATA37_BMSK                              0xff000000
#define HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_PLL_CTRL18_PLL_DATA37_SHFT                                    0x18
#define HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_PLL_CTRL18_PLL_ADDR37_BMSK                                0xff0000
#define HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_PLL_CTRL18_PLL_ADDR37_SHFT                                    0x10
#define HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_PLL_CTRL18_PLL_DATA36_BMSK                                  0xff00
#define HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_PLL_CTRL18_PLL_DATA36_SHFT                                     0x8
#define HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_PLL_CTRL18_PLL_ADDR36_BMSK                                    0xff
#define HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_PLL_CTRL18_PLL_ADDR36_SHFT                                     0x0

#define HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_PLL_CTRL19_ADDR                                         (DSI_0_DSI_REG_BASE      + 0x00000260)
#define HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_PLL_CTRL19_RMSK                                         0xffffffff
#define HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_PLL_CTRL19_IN          \
        in_dword_masked(HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_PLL_CTRL19_ADDR, HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_PLL_CTRL19_RMSK)
#define HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_PLL_CTRL19_INM(m)      \
        in_dword_masked(HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_PLL_CTRL19_ADDR, m)
#define HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_PLL_CTRL19_OUT(v)      \
        out_dword(HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_PLL_CTRL19_ADDR,v)
#define HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_PLL_CTRL19_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_PLL_CTRL19_ADDR,m,v,HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_PLL_CTRL19_IN)
#define HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_PLL_CTRL19_PLL_DATA39_BMSK                              0xff000000
#define HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_PLL_CTRL19_PLL_DATA39_SHFT                                    0x18
#define HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_PLL_CTRL19_PLL_ADDR39_BMSK                                0xff0000
#define HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_PLL_CTRL19_PLL_ADDR39_SHFT                                    0x10
#define HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_PLL_CTRL19_PLL_DATA38_BMSK                                  0xff00
#define HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_PLL_CTRL19_PLL_DATA38_SHFT                                     0x8
#define HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_PLL_CTRL19_PLL_ADDR38_BMSK                                    0xff
#define HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_PLL_CTRL19_PLL_ADDR38_SHFT                                     0x0

#define HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_PLL_CTRL20_ADDR                                         (DSI_0_DSI_REG_BASE      + 0x00000264)
#define HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_PLL_CTRL20_RMSK                                         0xffffffff
#define HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_PLL_CTRL20_IN          \
        in_dword_masked(HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_PLL_CTRL20_ADDR, HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_PLL_CTRL20_RMSK)
#define HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_PLL_CTRL20_INM(m)      \
        in_dword_masked(HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_PLL_CTRL20_ADDR, m)
#define HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_PLL_CTRL20_OUT(v)      \
        out_dword(HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_PLL_CTRL20_ADDR,v)
#define HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_PLL_CTRL20_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_PLL_CTRL20_ADDR,m,v,HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_PLL_CTRL20_IN)
#define HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_PLL_CTRL20_PLL_DATA41_BMSK                              0xff000000
#define HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_PLL_CTRL20_PLL_DATA41_SHFT                                    0x18
#define HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_PLL_CTRL20_PLL_ADDR41_BMSK                                0xff0000
#define HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_PLL_CTRL20_PLL_ADDR41_SHFT                                    0x10
#define HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_PLL_CTRL20_PLL_DATA40_BMSK                                  0xff00
#define HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_PLL_CTRL20_PLL_DATA40_SHFT                                     0x8
#define HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_PLL_CTRL20_PLL_ADDR40_BMSK                                    0xff
#define HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_PLL_CTRL20_PLL_ADDR40_SHFT                                     0x0

#define HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_PLL_CTRL21_ADDR                                         (DSI_0_DSI_REG_BASE      + 0x00000268)
#define HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_PLL_CTRL21_RMSK                                         0xffffffff
#define HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_PLL_CTRL21_IN          \
        in_dword_masked(HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_PLL_CTRL21_ADDR, HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_PLL_CTRL21_RMSK)
#define HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_PLL_CTRL21_INM(m)      \
        in_dword_masked(HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_PLL_CTRL21_ADDR, m)
#define HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_PLL_CTRL21_OUT(v)      \
        out_dword(HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_PLL_CTRL21_ADDR,v)
#define HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_PLL_CTRL21_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_PLL_CTRL21_ADDR,m,v,HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_PLL_CTRL21_IN)
#define HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_PLL_CTRL21_PLL_DATA43_BMSK                              0xff000000
#define HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_PLL_CTRL21_PLL_DATA43_SHFT                                    0x18
#define HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_PLL_CTRL21_PLL_ADDR43_BMSK                                0xff0000
#define HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_PLL_CTRL21_PLL_ADDR43_SHFT                                    0x10
#define HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_PLL_CTRL21_PLL_DATA42_BMSK                                  0xff00
#define HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_PLL_CTRL21_PLL_DATA42_SHFT                                     0x8
#define HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_PLL_CTRL21_PLL_ADDR42_BMSK                                    0xff
#define HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_PLL_CTRL21_PLL_ADDR42_SHFT                                     0x0

#define HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_PLL_CTRL22_ADDR                                         (DSI_0_DSI_REG_BASE      + 0x0000026c)
#define HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_PLL_CTRL22_RMSK                                         0xffffffff
#define HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_PLL_CTRL22_IN          \
        in_dword_masked(HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_PLL_CTRL22_ADDR, HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_PLL_CTRL22_RMSK)
#define HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_PLL_CTRL22_INM(m)      \
        in_dword_masked(HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_PLL_CTRL22_ADDR, m)
#define HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_PLL_CTRL22_OUT(v)      \
        out_dword(HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_PLL_CTRL22_ADDR,v)
#define HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_PLL_CTRL22_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_PLL_CTRL22_ADDR,m,v,HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_PLL_CTRL22_IN)
#define HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_PLL_CTRL22_PLL_DATA45_BMSK                              0xff000000
#define HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_PLL_CTRL22_PLL_DATA45_SHFT                                    0x18
#define HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_PLL_CTRL22_PLL_ADDR45_BMSK                                0xff0000
#define HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_PLL_CTRL22_PLL_ADDR45_SHFT                                    0x10
#define HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_PLL_CTRL22_PLL_DATA44_BMSK                                  0xff00
#define HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_PLL_CTRL22_PLL_DATA44_SHFT                                     0x8
#define HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_PLL_CTRL22_PLL_ADDR44_BMSK                                    0xff
#define HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_PLL_CTRL22_PLL_ADDR44_SHFT                                     0x0

#define HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_PLL_CTRL23_ADDR                                         (DSI_0_DSI_REG_BASE      + 0x00000270)
#define HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_PLL_CTRL23_RMSK                                         0xffffffff
#define HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_PLL_CTRL23_IN          \
        in_dword_masked(HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_PLL_CTRL23_ADDR, HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_PLL_CTRL23_RMSK)
#define HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_PLL_CTRL23_INM(m)      \
        in_dword_masked(HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_PLL_CTRL23_ADDR, m)
#define HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_PLL_CTRL23_OUT(v)      \
        out_dword(HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_PLL_CTRL23_ADDR,v)
#define HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_PLL_CTRL23_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_PLL_CTRL23_ADDR,m,v,HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_PLL_CTRL23_IN)
#define HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_PLL_CTRL23_PLL_DATA47_BMSK                              0xff000000
#define HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_PLL_CTRL23_PLL_DATA47_SHFT                                    0x18
#define HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_PLL_CTRL23_PLL_ADDR47_BMSK                                0xff0000
#define HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_PLL_CTRL23_PLL_ADDR47_SHFT                                    0x10
#define HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_PLL_CTRL23_PLL_DATA46_BMSK                                  0xff00
#define HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_PLL_CTRL23_PLL_DATA46_SHFT                                     0x8
#define HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_PLL_CTRL23_PLL_ADDR46_BMSK                                    0xff
#define HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_PLL_CTRL23_PLL_ADDR46_SHFT                                     0x0

#define HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_PLL_CTRL24_ADDR                                         (DSI_0_DSI_REG_BASE      + 0x00000274)
#define HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_PLL_CTRL24_RMSK                                         0xffffffff
#define HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_PLL_CTRL24_IN          \
        in_dword_masked(HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_PLL_CTRL24_ADDR, HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_PLL_CTRL24_RMSK)
#define HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_PLL_CTRL24_INM(m)      \
        in_dword_masked(HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_PLL_CTRL24_ADDR, m)
#define HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_PLL_CTRL24_OUT(v)      \
        out_dword(HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_PLL_CTRL24_ADDR,v)
#define HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_PLL_CTRL24_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_PLL_CTRL24_ADDR,m,v,HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_PLL_CTRL24_IN)
#define HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_PLL_CTRL24_PLL_DATA49_BMSK                              0xff000000
#define HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_PLL_CTRL24_PLL_DATA49_SHFT                                    0x18
#define HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_PLL_CTRL24_PLL_ADDR49_BMSK                                0xff0000
#define HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_PLL_CTRL24_PLL_ADDR49_SHFT                                    0x10
#define HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_PLL_CTRL24_PLL_DATA48_BMSK                                  0xff00
#define HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_PLL_CTRL24_PLL_DATA48_SHFT                                     0x8
#define HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_PLL_CTRL24_PLL_ADDR48_BMSK                                    0xff
#define HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_PLL_CTRL24_PLL_ADDR48_SHFT                                     0x0

#define HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_PLL_CTRL25_ADDR                                         (DSI_0_DSI_REG_BASE      + 0x00000278)
#define HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_PLL_CTRL25_RMSK                                         0xffffffff
#define HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_PLL_CTRL25_IN          \
        in_dword_masked(HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_PLL_CTRL25_ADDR, HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_PLL_CTRL25_RMSK)
#define HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_PLL_CTRL25_INM(m)      \
        in_dword_masked(HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_PLL_CTRL25_ADDR, m)
#define HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_PLL_CTRL25_OUT(v)      \
        out_dword(HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_PLL_CTRL25_ADDR,v)
#define HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_PLL_CTRL25_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_PLL_CTRL25_ADDR,m,v,HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_PLL_CTRL25_IN)
#define HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_PLL_CTRL25_PLL_DATA51_BMSK                              0xff000000
#define HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_PLL_CTRL25_PLL_DATA51_SHFT                                    0x18
#define HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_PLL_CTRL25_PLL_ADDR51_BMSK                                0xff0000
#define HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_PLL_CTRL25_PLL_ADDR51_SHFT                                    0x10
#define HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_PLL_CTRL25_PLL_DATA50_BMSK                                  0xff00
#define HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_PLL_CTRL25_PLL_DATA50_SHFT                                     0x8
#define HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_PLL_CTRL25_PLL_ADDR50_BMSK                                    0xff
#define HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_PLL_CTRL25_PLL_ADDR50_SHFT                                     0x0

#define HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_PLL_CTRL26_ADDR                                         (DSI_0_DSI_REG_BASE      + 0x0000027c)
#define HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_PLL_CTRL26_RMSK                                         0xffffffff
#define HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_PLL_CTRL26_IN          \
        in_dword_masked(HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_PLL_CTRL26_ADDR, HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_PLL_CTRL26_RMSK)
#define HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_PLL_CTRL26_INM(m)      \
        in_dword_masked(HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_PLL_CTRL26_ADDR, m)
#define HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_PLL_CTRL26_OUT(v)      \
        out_dword(HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_PLL_CTRL26_ADDR,v)
#define HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_PLL_CTRL26_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_PLL_CTRL26_ADDR,m,v,HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_PLL_CTRL26_IN)
#define HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_PLL_CTRL26_PLL_DATA53_BMSK                              0xff000000
#define HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_PLL_CTRL26_PLL_DATA53_SHFT                                    0x18
#define HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_PLL_CTRL26_PLL_ADDR53_BMSK                                0xff0000
#define HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_PLL_CTRL26_PLL_ADDR53_SHFT                                    0x10
#define HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_PLL_CTRL26_PLL_DATA52_BMSK                                  0xff00
#define HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_PLL_CTRL26_PLL_DATA52_SHFT                                     0x8
#define HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_PLL_CTRL26_PLL_ADDR52_BMSK                                    0xff
#define HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_PLL_CTRL26_PLL_ADDR52_SHFT                                     0x0

#define HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_PLL_CTRL27_ADDR                                         (DSI_0_DSI_REG_BASE      + 0x00000280)
#define HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_PLL_CTRL27_RMSK                                         0xffffffff
#define HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_PLL_CTRL27_IN          \
        in_dword_masked(HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_PLL_CTRL27_ADDR, HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_PLL_CTRL27_RMSK)
#define HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_PLL_CTRL27_INM(m)      \
        in_dword_masked(HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_PLL_CTRL27_ADDR, m)
#define HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_PLL_CTRL27_OUT(v)      \
        out_dword(HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_PLL_CTRL27_ADDR,v)
#define HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_PLL_CTRL27_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_PLL_CTRL27_ADDR,m,v,HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_PLL_CTRL27_IN)
#define HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_PLL_CTRL27_PLL_DATA55_BMSK                              0xff000000
#define HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_PLL_CTRL27_PLL_DATA55_SHFT                                    0x18
#define HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_PLL_CTRL27_PLL_ADDR55_BMSK                                0xff0000
#define HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_PLL_CTRL27_PLL_ADDR55_SHFT                                    0x10
#define HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_PLL_CTRL27_PLL_DATA54_BMSK                                  0xff00
#define HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_PLL_CTRL27_PLL_DATA54_SHFT                                     0x8
#define HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_PLL_CTRL27_PLL_ADDR54_BMSK                                    0xff
#define HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_PLL_CTRL27_PLL_ADDR54_SHFT                                     0x0

#define HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_PLL_CTRL28_ADDR                                         (DSI_0_DSI_REG_BASE      + 0x00000284)
#define HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_PLL_CTRL28_RMSK                                         0xffffffff
#define HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_PLL_CTRL28_IN          \
        in_dword_masked(HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_PLL_CTRL28_ADDR, HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_PLL_CTRL28_RMSK)
#define HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_PLL_CTRL28_INM(m)      \
        in_dword_masked(HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_PLL_CTRL28_ADDR, m)
#define HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_PLL_CTRL28_OUT(v)      \
        out_dword(HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_PLL_CTRL28_ADDR,v)
#define HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_PLL_CTRL28_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_PLL_CTRL28_ADDR,m,v,HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_PLL_CTRL28_IN)
#define HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_PLL_CTRL28_PLL_DATA57_BMSK                              0xff000000
#define HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_PLL_CTRL28_PLL_DATA57_SHFT                                    0x18
#define HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_PLL_CTRL28_PLL_ADDR57_BMSK                                0xff0000
#define HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_PLL_CTRL28_PLL_ADDR57_SHFT                                    0x10
#define HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_PLL_CTRL28_PLL_DATA56_BMSK                                  0xff00
#define HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_PLL_CTRL28_PLL_DATA56_SHFT                                     0x8
#define HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_PLL_CTRL28_PLL_ADDR56_BMSK                                    0xff
#define HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_PLL_CTRL28_PLL_ADDR56_SHFT                                     0x0

#define HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_PLL_CTRL29_ADDR                                         (DSI_0_DSI_REG_BASE      + 0x00000288)
#define HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_PLL_CTRL29_RMSK                                         0xffffffff
#define HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_PLL_CTRL29_IN          \
        in_dword_masked(HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_PLL_CTRL29_ADDR, HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_PLL_CTRL29_RMSK)
#define HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_PLL_CTRL29_INM(m)      \
        in_dword_masked(HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_PLL_CTRL29_ADDR, m)
#define HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_PLL_CTRL29_OUT(v)      \
        out_dword(HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_PLL_CTRL29_ADDR,v)
#define HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_PLL_CTRL29_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_PLL_CTRL29_ADDR,m,v,HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_PLL_CTRL29_IN)
#define HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_PLL_CTRL29_PLL_DATA59_BMSK                              0xff000000
#define HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_PLL_CTRL29_PLL_DATA59_SHFT                                    0x18
#define HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_PLL_CTRL29_PLL_ADDR59_BMSK                                0xff0000
#define HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_PLL_CTRL29_PLL_ADDR59_SHFT                                    0x10
#define HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_PLL_CTRL29_PLL_DATA58_BMSK                                  0xff00
#define HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_PLL_CTRL29_PLL_DATA58_SHFT                                     0x8
#define HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_PLL_CTRL29_PLL_ADDR58_BMSK                                    0xff
#define HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_PLL_CTRL29_PLL_ADDR58_SHFT                                     0x0

#define HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_PLL_CTRL30_ADDR                                         (DSI_0_DSI_REG_BASE      + 0x0000028c)
#define HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_PLL_CTRL30_RMSK                                         0xffffffff
#define HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_PLL_CTRL30_IN          \
        in_dword_masked(HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_PLL_CTRL30_ADDR, HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_PLL_CTRL30_RMSK)
#define HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_PLL_CTRL30_INM(m)      \
        in_dword_masked(HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_PLL_CTRL30_ADDR, m)
#define HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_PLL_CTRL30_OUT(v)      \
        out_dword(HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_PLL_CTRL30_ADDR,v)
#define HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_PLL_CTRL30_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_PLL_CTRL30_ADDR,m,v,HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_PLL_CTRL30_IN)
#define HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_PLL_CTRL30_PLL_DATA61_BMSK                              0xff000000
#define HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_PLL_CTRL30_PLL_DATA61_SHFT                                    0x18
#define HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_PLL_CTRL30_PLL_ADDR61_BMSK                                0xff0000
#define HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_PLL_CTRL30_PLL_ADDR61_SHFT                                    0x10
#define HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_PLL_CTRL30_PLL_DATA60_BMSK                                  0xff00
#define HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_PLL_CTRL30_PLL_DATA60_SHFT                                     0x8
#define HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_PLL_CTRL30_PLL_ADDR60_BMSK                                    0xff
#define HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_PLL_CTRL30_PLL_ADDR60_SHFT                                     0x0

#define HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_PLL_CTRL31_ADDR                                         (DSI_0_DSI_REG_BASE      + 0x00000290)
#define HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_PLL_CTRL31_RMSK                                         0xffffffff
#define HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_PLL_CTRL31_IN          \
        in_dword_masked(HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_PLL_CTRL31_ADDR, HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_PLL_CTRL31_RMSK)
#define HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_PLL_CTRL31_INM(m)      \
        in_dword_masked(HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_PLL_CTRL31_ADDR, m)
#define HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_PLL_CTRL31_OUT(v)      \
        out_dword(HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_PLL_CTRL31_ADDR,v)
#define HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_PLL_CTRL31_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_PLL_CTRL31_ADDR,m,v,HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_PLL_CTRL31_IN)
#define HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_PLL_CTRL31_PLL_DATA63_BMSK                              0xff000000
#define HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_PLL_CTRL31_PLL_DATA63_SHFT                                    0x18
#define HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_PLL_CTRL31_PLL_ADDR63_BMSK                                0xff0000
#define HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_PLL_CTRL31_PLL_ADDR63_SHFT                                    0x10
#define HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_PLL_CTRL31_PLL_DATA62_BMSK                                  0xff00
#define HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_PLL_CTRL31_PLL_DATA62_SHFT                                     0x8
#define HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_PLL_CTRL31_PLL_ADDR62_BMSK                                    0xff
#define HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_PLL_CTRL31_PLL_ADDR62_SHFT                                     0x0

#define HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_PLL_UPPER_ADDR_ADDR                                     (DSI_0_DSI_REG_BASE      + 0x00000294)
#define HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_PLL_UPPER_ADDR_RMSK                                     0xffffffff
#define HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_PLL_UPPER_ADDR_IN          \
        in_dword_masked(HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_PLL_UPPER_ADDR_ADDR, HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_PLL_UPPER_ADDR_RMSK)
#define HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_PLL_UPPER_ADDR_INM(m)      \
        in_dword_masked(HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_PLL_UPPER_ADDR_ADDR, m)
#define HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_PLL_UPPER_ADDR_OUT(v)      \
        out_dword(HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_PLL_UPPER_ADDR_ADDR,v)
#define HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_PLL_UPPER_ADDR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_PLL_UPPER_ADDR_ADDR,m,v,HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_PLL_UPPER_ADDR_IN)
#define HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_PLL_UPPER_ADDR_ADDR_BIT_8_BMSK                          0xffffffff
#define HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_PLL_UPPER_ADDR_ADDR_BIT_8_SHFT                                 0x0

#define HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_PLL_UPPER_ADDR2_ADDR                                    (DSI_0_DSI_REG_BASE      + 0x00000298)
#define HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_PLL_UPPER_ADDR2_RMSK                                    0xffffffff
#define HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_PLL_UPPER_ADDR2_IN          \
        in_dword_masked(HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_PLL_UPPER_ADDR2_ADDR, HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_PLL_UPPER_ADDR2_RMSK)
#define HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_PLL_UPPER_ADDR2_INM(m)      \
        in_dword_masked(HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_PLL_UPPER_ADDR2_ADDR, m)
#define HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_PLL_UPPER_ADDR2_OUT(v)      \
        out_dword(HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_PLL_UPPER_ADDR2_ADDR,v)
#define HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_PLL_UPPER_ADDR2_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_PLL_UPPER_ADDR2_ADDR,m,v,HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_PLL_UPPER_ADDR2_IN)
#define HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_PLL_UPPER_ADDR2_ADDR32_64_BIT_8_BMSK                    0xffffffff
#define HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_PLL_UPPER_ADDR2_ADDR32_64_BIT_8_SHFT                           0x0

#define HWIO_MMSS_DSI_0_VIDEO_COMPRESSION_MODE_CTRL_ADDR                                        (DSI_0_DSI_REG_BASE      + 0x000002a0)
#define HWIO_MMSS_DSI_0_VIDEO_COMPRESSION_MODE_CTRL_RMSK                                        0xffff3ff1
#define HWIO_MMSS_DSI_0_VIDEO_COMPRESSION_MODE_CTRL_IN          \
        in_dword_masked(HWIO_MMSS_DSI_0_VIDEO_COMPRESSION_MODE_CTRL_ADDR, HWIO_MMSS_DSI_0_VIDEO_COMPRESSION_MODE_CTRL_RMSK)
#define HWIO_MMSS_DSI_0_VIDEO_COMPRESSION_MODE_CTRL_INM(m)      \
        in_dword_masked(HWIO_MMSS_DSI_0_VIDEO_COMPRESSION_MODE_CTRL_ADDR, m)
#define HWIO_MMSS_DSI_0_VIDEO_COMPRESSION_MODE_CTRL_OUT(v)      \
        out_dword(HWIO_MMSS_DSI_0_VIDEO_COMPRESSION_MODE_CTRL_ADDR,v)
#define HWIO_MMSS_DSI_0_VIDEO_COMPRESSION_MODE_CTRL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_DSI_0_VIDEO_COMPRESSION_MODE_CTRL_ADDR,m,v,HWIO_MMSS_DSI_0_VIDEO_COMPRESSION_MODE_CTRL_IN)
#define HWIO_MMSS_DSI_0_VIDEO_COMPRESSION_MODE_CTRL_WC_BMSK                                     0xffff0000
#define HWIO_MMSS_DSI_0_VIDEO_COMPRESSION_MODE_CTRL_WC_SHFT                                           0x10
#define HWIO_MMSS_DSI_0_VIDEO_COMPRESSION_MODE_CTRL_DATATYPE_BMSK                                   0x3f00
#define HWIO_MMSS_DSI_0_VIDEO_COMPRESSION_MODE_CTRL_DATATYPE_SHFT                                      0x8
#define HWIO_MMSS_DSI_0_VIDEO_COMPRESSION_MODE_CTRL_PKT_PER_LINE_BMSK                                 0xc0
#define HWIO_MMSS_DSI_0_VIDEO_COMPRESSION_MODE_CTRL_PKT_PER_LINE_SHFT                                  0x6
#define HWIO_MMSS_DSI_0_VIDEO_COMPRESSION_MODE_CTRL_EOL_BYTE_NUM_BMSK                                 0x30
#define HWIO_MMSS_DSI_0_VIDEO_COMPRESSION_MODE_CTRL_EOL_BYTE_NUM_SHFT                                  0x4
#define HWIO_MMSS_DSI_0_VIDEO_COMPRESSION_MODE_CTRL_EN_BMSK                                            0x1
#define HWIO_MMSS_DSI_0_VIDEO_COMPRESSION_MODE_CTRL_EN_SHFT                                            0x0

#define HWIO_MMSS_DSI_0_VIDEO_COMPRESSION_MODE_CTRL2_ADDR                                       (DSI_0_DSI_REG_BASE      + 0x000002a4)
#define HWIO_MMSS_DSI_0_VIDEO_COMPRESSION_MODE_CTRL2_RMSK                                           0x3333
#define HWIO_MMSS_DSI_0_VIDEO_COMPRESSION_MODE_CTRL2_IN          \
        in_dword_masked(HWIO_MMSS_DSI_0_VIDEO_COMPRESSION_MODE_CTRL2_ADDR, HWIO_MMSS_DSI_0_VIDEO_COMPRESSION_MODE_CTRL2_RMSK)
#define HWIO_MMSS_DSI_0_VIDEO_COMPRESSION_MODE_CTRL2_INM(m)      \
        in_dword_masked(HWIO_MMSS_DSI_0_VIDEO_COMPRESSION_MODE_CTRL2_ADDR, m)
#define HWIO_MMSS_DSI_0_VIDEO_COMPRESSION_MODE_CTRL2_OUT(v)      \
        out_dword(HWIO_MMSS_DSI_0_VIDEO_COMPRESSION_MODE_CTRL2_ADDR,v)
#define HWIO_MMSS_DSI_0_VIDEO_COMPRESSION_MODE_CTRL2_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_DSI_0_VIDEO_COMPRESSION_MODE_CTRL2_ADDR,m,v,HWIO_MMSS_DSI_0_VIDEO_COMPRESSION_MODE_CTRL2_IN)
#define HWIO_MMSS_DSI_0_VIDEO_COMPRESSION_MODE_CTRL2_PKT3_VC_BMSK                                   0x3000
#define HWIO_MMSS_DSI_0_VIDEO_COMPRESSION_MODE_CTRL2_PKT3_VC_SHFT                                      0xc
#define HWIO_MMSS_DSI_0_VIDEO_COMPRESSION_MODE_CTRL2_PKT2_VC_BMSK                                    0x300
#define HWIO_MMSS_DSI_0_VIDEO_COMPRESSION_MODE_CTRL2_PKT2_VC_SHFT                                      0x8
#define HWIO_MMSS_DSI_0_VIDEO_COMPRESSION_MODE_CTRL2_PKT1_VC_BMSK                                     0x30
#define HWIO_MMSS_DSI_0_VIDEO_COMPRESSION_MODE_CTRL2_PKT1_VC_SHFT                                      0x4
#define HWIO_MMSS_DSI_0_VIDEO_COMPRESSION_MODE_CTRL2_PKT0_VC_BMSK                                      0x3
#define HWIO_MMSS_DSI_0_VIDEO_COMPRESSION_MODE_CTRL2_PKT0_VC_SHFT                                      0x0

#define HWIO_MMSS_DSI_0_COMMAND_COMPRESSION_MODE_CTRL_ADDR                                      (DSI_0_DSI_REG_BASE      + 0x000002a8)
#define HWIO_MMSS_DSI_0_COMMAND_COMPRESSION_MODE_CTRL_RMSK                                      0x3ff13ff1
#define HWIO_MMSS_DSI_0_COMMAND_COMPRESSION_MODE_CTRL_IN          \
        in_dword_masked(HWIO_MMSS_DSI_0_COMMAND_COMPRESSION_MODE_CTRL_ADDR, HWIO_MMSS_DSI_0_COMMAND_COMPRESSION_MODE_CTRL_RMSK)
#define HWIO_MMSS_DSI_0_COMMAND_COMPRESSION_MODE_CTRL_INM(m)      \
        in_dword_masked(HWIO_MMSS_DSI_0_COMMAND_COMPRESSION_MODE_CTRL_ADDR, m)
#define HWIO_MMSS_DSI_0_COMMAND_COMPRESSION_MODE_CTRL_OUT(v)      \
        out_dword(HWIO_MMSS_DSI_0_COMMAND_COMPRESSION_MODE_CTRL_ADDR,v)
#define HWIO_MMSS_DSI_0_COMMAND_COMPRESSION_MODE_CTRL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_DSI_0_COMMAND_COMPRESSION_MODE_CTRL_ADDR,m,v,HWIO_MMSS_DSI_0_COMMAND_COMPRESSION_MODE_CTRL_IN)
#define HWIO_MMSS_DSI_0_COMMAND_COMPRESSION_MODE_CTRL_STREAM1_DATATYPE_BMSK                     0x3f000000
#define HWIO_MMSS_DSI_0_COMMAND_COMPRESSION_MODE_CTRL_STREAM1_DATATYPE_SHFT                           0x18
#define HWIO_MMSS_DSI_0_COMMAND_COMPRESSION_MODE_CTRL_STREAM1_PKT_PER_LINE_BMSK                   0xc00000
#define HWIO_MMSS_DSI_0_COMMAND_COMPRESSION_MODE_CTRL_STREAM1_PKT_PER_LINE_SHFT                       0x16
#define HWIO_MMSS_DSI_0_COMMAND_COMPRESSION_MODE_CTRL_STREAM1_EOL_BYTE_NUM_BMSK                   0x300000
#define HWIO_MMSS_DSI_0_COMMAND_COMPRESSION_MODE_CTRL_STREAM1_EOL_BYTE_NUM_SHFT                       0x14
#define HWIO_MMSS_DSI_0_COMMAND_COMPRESSION_MODE_CTRL_STREAM1_EN_BMSK                              0x10000
#define HWIO_MMSS_DSI_0_COMMAND_COMPRESSION_MODE_CTRL_STREAM1_EN_SHFT                                 0x10
#define HWIO_MMSS_DSI_0_COMMAND_COMPRESSION_MODE_CTRL_STREAM0_DATATYPE_BMSK                         0x3f00
#define HWIO_MMSS_DSI_0_COMMAND_COMPRESSION_MODE_CTRL_STREAM0_DATATYPE_SHFT                            0x8
#define HWIO_MMSS_DSI_0_COMMAND_COMPRESSION_MODE_CTRL_STREAM0_PKT_PER_LINE_BMSK                       0xc0
#define HWIO_MMSS_DSI_0_COMMAND_COMPRESSION_MODE_CTRL_STREAM0_PKT_PER_LINE_SHFT                        0x6
#define HWIO_MMSS_DSI_0_COMMAND_COMPRESSION_MODE_CTRL_STREAM0_EOL_BYTE_NUM_BMSK                       0x30
#define HWIO_MMSS_DSI_0_COMMAND_COMPRESSION_MODE_CTRL_STREAM0_EOL_BYTE_NUM_SHFT                        0x4
#define HWIO_MMSS_DSI_0_COMMAND_COMPRESSION_MODE_CTRL_STREAM0_EN_BMSK                                  0x1
#define HWIO_MMSS_DSI_0_COMMAND_COMPRESSION_MODE_CTRL_STREAM0_EN_SHFT                                  0x0

#define HWIO_MMSS_DSI_0_COMMAND_COMPRESSION_MODE_CTRL2_ADDR                                     (DSI_0_DSI_REG_BASE      + 0x000002ac)
#define HWIO_MMSS_DSI_0_COMMAND_COMPRESSION_MODE_CTRL2_RMSK                                     0xffffffff
#define HWIO_MMSS_DSI_0_COMMAND_COMPRESSION_MODE_CTRL2_IN          \
        in_dword_masked(HWIO_MMSS_DSI_0_COMMAND_COMPRESSION_MODE_CTRL2_ADDR, HWIO_MMSS_DSI_0_COMMAND_COMPRESSION_MODE_CTRL2_RMSK)
#define HWIO_MMSS_DSI_0_COMMAND_COMPRESSION_MODE_CTRL2_INM(m)      \
        in_dword_masked(HWIO_MMSS_DSI_0_COMMAND_COMPRESSION_MODE_CTRL2_ADDR, m)
#define HWIO_MMSS_DSI_0_COMMAND_COMPRESSION_MODE_CTRL2_OUT(v)      \
        out_dword(HWIO_MMSS_DSI_0_COMMAND_COMPRESSION_MODE_CTRL2_ADDR,v)
#define HWIO_MMSS_DSI_0_COMMAND_COMPRESSION_MODE_CTRL2_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_DSI_0_COMMAND_COMPRESSION_MODE_CTRL2_ADDR,m,v,HWIO_MMSS_DSI_0_COMMAND_COMPRESSION_MODE_CTRL2_IN)
#define HWIO_MMSS_DSI_0_COMMAND_COMPRESSION_MODE_CTRL2_STREAM1_SLICE_WIDTH_BMSK                 0xffff0000
#define HWIO_MMSS_DSI_0_COMMAND_COMPRESSION_MODE_CTRL2_STREAM1_SLICE_WIDTH_SHFT                       0x10
#define HWIO_MMSS_DSI_0_COMMAND_COMPRESSION_MODE_CTRL2_STREAM0_SLICE_WIDTH_BMSK                     0xffff
#define HWIO_MMSS_DSI_0_COMMAND_COMPRESSION_MODE_CTRL2_STREAM0_SLICE_WIDTH_SHFT                        0x0

#define HWIO_MMSS_DSI_0_COMMAND_COMPRESSION_MODE_CTRL3_ADDR                                     (DSI_0_DSI_REG_BASE      + 0x000002b0)
#define HWIO_MMSS_DSI_0_COMMAND_COMPRESSION_MODE_CTRL3_RMSK                                     0x33333333
#define HWIO_MMSS_DSI_0_COMMAND_COMPRESSION_MODE_CTRL3_IN          \
        in_dword_masked(HWIO_MMSS_DSI_0_COMMAND_COMPRESSION_MODE_CTRL3_ADDR, HWIO_MMSS_DSI_0_COMMAND_COMPRESSION_MODE_CTRL3_RMSK)
#define HWIO_MMSS_DSI_0_COMMAND_COMPRESSION_MODE_CTRL3_INM(m)      \
        in_dword_masked(HWIO_MMSS_DSI_0_COMMAND_COMPRESSION_MODE_CTRL3_ADDR, m)
#define HWIO_MMSS_DSI_0_COMMAND_COMPRESSION_MODE_CTRL3_OUT(v)      \
        out_dword(HWIO_MMSS_DSI_0_COMMAND_COMPRESSION_MODE_CTRL3_ADDR,v)
#define HWIO_MMSS_DSI_0_COMMAND_COMPRESSION_MODE_CTRL3_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_DSI_0_COMMAND_COMPRESSION_MODE_CTRL3_ADDR,m,v,HWIO_MMSS_DSI_0_COMMAND_COMPRESSION_MODE_CTRL3_IN)
#define HWIO_MMSS_DSI_0_COMMAND_COMPRESSION_MODE_CTRL3_STREAM1_PKT3_VC_BMSK                     0x30000000
#define HWIO_MMSS_DSI_0_COMMAND_COMPRESSION_MODE_CTRL3_STREAM1_PKT3_VC_SHFT                           0x1c
#define HWIO_MMSS_DSI_0_COMMAND_COMPRESSION_MODE_CTRL3_STREAM1_PKT2_VC_BMSK                      0x3000000
#define HWIO_MMSS_DSI_0_COMMAND_COMPRESSION_MODE_CTRL3_STREAM1_PKT2_VC_SHFT                           0x18
#define HWIO_MMSS_DSI_0_COMMAND_COMPRESSION_MODE_CTRL3_STREAM1_PKT1_VC_BMSK                       0x300000
#define HWIO_MMSS_DSI_0_COMMAND_COMPRESSION_MODE_CTRL3_STREAM1_PKT1_VC_SHFT                           0x14
#define HWIO_MMSS_DSI_0_COMMAND_COMPRESSION_MODE_CTRL3_STREAM1_PKT0_VC_BMSK                        0x30000
#define HWIO_MMSS_DSI_0_COMMAND_COMPRESSION_MODE_CTRL3_STREAM1_PKT0_VC_SHFT                           0x10
#define HWIO_MMSS_DSI_0_COMMAND_COMPRESSION_MODE_CTRL3_STREAM0_PKT3_VC_BMSK                         0x3000
#define HWIO_MMSS_DSI_0_COMMAND_COMPRESSION_MODE_CTRL3_STREAM0_PKT3_VC_SHFT                            0xc
#define HWIO_MMSS_DSI_0_COMMAND_COMPRESSION_MODE_CTRL3_STREAM0_PKT2_VC_BMSK                          0x300
#define HWIO_MMSS_DSI_0_COMMAND_COMPRESSION_MODE_CTRL3_STREAM0_PKT2_VC_SHFT                            0x8
#define HWIO_MMSS_DSI_0_COMMAND_COMPRESSION_MODE_CTRL3_STREAM0_PKT1_VC_BMSK                           0x30
#define HWIO_MMSS_DSI_0_COMMAND_COMPRESSION_MODE_CTRL3_STREAM0_PKT1_VC_SHFT                            0x4
#define HWIO_MMSS_DSI_0_COMMAND_COMPRESSION_MODE_CTRL3_STREAM0_PKT0_VC_BMSK                            0x3
#define HWIO_MMSS_DSI_0_COMMAND_COMPRESSION_MODE_CTRL3_STREAM0_PKT0_VC_SHFT                            0x0

#define HWIO_MMSS_DSI_0_COMMAND_MODE_NULL_INSERTION_CTRL_ADDR                                   (DSI_0_DSI_REG_BASE      + 0x000002b4)
#define HWIO_MMSS_DSI_0_COMMAND_MODE_NULL_INSERTION_CTRL_RMSK                                     0xff0007
#define HWIO_MMSS_DSI_0_COMMAND_MODE_NULL_INSERTION_CTRL_IN          \
        in_dword_masked(HWIO_MMSS_DSI_0_COMMAND_MODE_NULL_INSERTION_CTRL_ADDR, HWIO_MMSS_DSI_0_COMMAND_MODE_NULL_INSERTION_CTRL_RMSK)
#define HWIO_MMSS_DSI_0_COMMAND_MODE_NULL_INSERTION_CTRL_INM(m)      \
        in_dword_masked(HWIO_MMSS_DSI_0_COMMAND_MODE_NULL_INSERTION_CTRL_ADDR, m)
#define HWIO_MMSS_DSI_0_COMMAND_MODE_NULL_INSERTION_CTRL_OUT(v)      \
        out_dword(HWIO_MMSS_DSI_0_COMMAND_MODE_NULL_INSERTION_CTRL_ADDR,v)
#define HWIO_MMSS_DSI_0_COMMAND_MODE_NULL_INSERTION_CTRL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_DSI_0_COMMAND_MODE_NULL_INSERTION_CTRL_ADDR,m,v,HWIO_MMSS_DSI_0_COMMAND_MODE_NULL_INSERTION_CTRL_IN)
#define HWIO_MMSS_DSI_0_COMMAND_MODE_NULL_INSERTION_CTRL_WC_BMSK                                  0xff0000
#define HWIO_MMSS_DSI_0_COMMAND_MODE_NULL_INSERTION_CTRL_WC_SHFT                                      0x10
#define HWIO_MMSS_DSI_0_COMMAND_MODE_NULL_INSERTION_CTRL_VC_BMSK                                       0x6
#define HWIO_MMSS_DSI_0_COMMAND_MODE_NULL_INSERTION_CTRL_VC_SHFT                                       0x1
#define HWIO_MMSS_DSI_0_COMMAND_MODE_NULL_INSERTION_CTRL_EN_BMSK                                       0x1
#define HWIO_MMSS_DSI_0_COMMAND_MODE_NULL_INSERTION_CTRL_EN_SHFT                                       0x0

#define HWIO_MMSS_DSI_0_READ_BACK_DISABLE_STATUS_ADDR                                           (DSI_0_DSI_REG_BASE      + 0x000002b8)
#define HWIO_MMSS_DSI_0_READ_BACK_DISABLE_STATUS_RMSK                                           0xffff3f11
#define HWIO_MMSS_DSI_0_READ_BACK_DISABLE_STATUS_IN          \
        in_dword_masked(HWIO_MMSS_DSI_0_READ_BACK_DISABLE_STATUS_ADDR, HWIO_MMSS_DSI_0_READ_BACK_DISABLE_STATUS_RMSK)
#define HWIO_MMSS_DSI_0_READ_BACK_DISABLE_STATUS_INM(m)      \
        in_dword_masked(HWIO_MMSS_DSI_0_READ_BACK_DISABLE_STATUS_ADDR, m)
#define HWIO_MMSS_DSI_0_READ_BACK_DISABLE_STATUS_COMMAND1_BMSK                                  0xff000000
#define HWIO_MMSS_DSI_0_READ_BACK_DISABLE_STATUS_COMMAND1_SHFT                                        0x18
#define HWIO_MMSS_DSI_0_READ_BACK_DISABLE_STATUS_COMMAND0_BMSK                                    0xff0000
#define HWIO_MMSS_DSI_0_READ_BACK_DISABLE_STATUS_COMMAND0_SHFT                                        0x10
#define HWIO_MMSS_DSI_0_READ_BACK_DISABLE_STATUS_DATATYPE_BMSK                                      0x3f00
#define HWIO_MMSS_DSI_0_READ_BACK_DISABLE_STATUS_DATATYPE_SHFT                                         0x8
#define HWIO_MMSS_DSI_0_READ_BACK_DISABLE_STATUS_READ_COMMAND_DISABLE_BMSK                            0x10
#define HWIO_MMSS_DSI_0_READ_BACK_DISABLE_STATUS_READ_COMMAND_DISABLE_SHFT                             0x4
#define HWIO_MMSS_DSI_0_READ_BACK_DISABLE_STATUS_DISABLE_BMSK                                          0x1
#define HWIO_MMSS_DSI_0_READ_BACK_DISABLE_STATUS_DISABLE_SHFT                                          0x0

#define HWIO_MMSS_DSI_0_DESKEW_CTRL_ADDR                                                        (DSI_0_DSI_REG_BASE      + 0x000002bc)
#define HWIO_MMSS_DSI_0_DESKEW_CTRL_RMSK                                                           0x1f131
#define HWIO_MMSS_DSI_0_DESKEW_CTRL_IN          \
        in_dword_masked(HWIO_MMSS_DSI_0_DESKEW_CTRL_ADDR, HWIO_MMSS_DSI_0_DESKEW_CTRL_RMSK)
#define HWIO_MMSS_DSI_0_DESKEW_CTRL_INM(m)      \
        in_dword_masked(HWIO_MMSS_DSI_0_DESKEW_CTRL_ADDR, m)
#define HWIO_MMSS_DSI_0_DESKEW_CTRL_OUT(v)      \
        out_dword(HWIO_MMSS_DSI_0_DESKEW_CTRL_ADDR,v)
#define HWIO_MMSS_DSI_0_DESKEW_CTRL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_DSI_0_DESKEW_CTRL_ADDR,m,v,HWIO_MMSS_DSI_0_DESKEW_CTRL_IN)
#define HWIO_MMSS_DSI_0_DESKEW_CTRL_DESKEW_CONTINOUS_CLK_EN_BMSK                                   0x10000
#define HWIO_MMSS_DSI_0_DESKEW_CTRL_DESKEW_CONTINOUS_CLK_EN_SHFT                                      0x10
#define HWIO_MMSS_DSI_0_DESKEW_CTRL_DLN3_DESKEW_EN_BMSK                                             0x8000
#define HWIO_MMSS_DSI_0_DESKEW_CTRL_DLN3_DESKEW_EN_SHFT                                                0xf
#define HWIO_MMSS_DSI_0_DESKEW_CTRL_DLN2_DESKEW_EN_BMSK                                             0x4000
#define HWIO_MMSS_DSI_0_DESKEW_CTRL_DLN2_DESKEW_EN_SHFT                                                0xe
#define HWIO_MMSS_DSI_0_DESKEW_CTRL_DLN1_DESKEW_EN_BMSK                                             0x2000
#define HWIO_MMSS_DSI_0_DESKEW_CTRL_DLN1_DESKEW_EN_SHFT                                                0xd
#define HWIO_MMSS_DSI_0_DESKEW_CTRL_DLN0_DESKEW_EN_BMSK                                             0x1000
#define HWIO_MMSS_DSI_0_DESKEW_CTRL_DLN0_DESKEW_EN_SHFT                                                0xc
#define HWIO_MMSS_DSI_0_DESKEW_CTRL_RESET_BMSK                                                       0x100
#define HWIO_MMSS_DSI_0_DESKEW_CTRL_RESET_SHFT                                                         0x8
#define HWIO_MMSS_DSI_0_DESKEW_CTRL_MODE_BMSK                                                         0x30
#define HWIO_MMSS_DSI_0_DESKEW_CTRL_MODE_SHFT                                                          0x4
#define HWIO_MMSS_DSI_0_DESKEW_CTRL_EN_BMSK                                                            0x1
#define HWIO_MMSS_DSI_0_DESKEW_CTRL_EN_SHFT                                                            0x0

#define HWIO_MMSS_DSI_0_DESKEW_DELAY_CTRL_ADDR                                                  (DSI_0_DSI_REG_BASE      + 0x000002c0)
#define HWIO_MMSS_DSI_0_DESKEW_DELAY_CTRL_RMSK                                                  0xffffffff
#define HWIO_MMSS_DSI_0_DESKEW_DELAY_CTRL_IN          \
        in_dword_masked(HWIO_MMSS_DSI_0_DESKEW_DELAY_CTRL_ADDR, HWIO_MMSS_DSI_0_DESKEW_DELAY_CTRL_RMSK)
#define HWIO_MMSS_DSI_0_DESKEW_DELAY_CTRL_INM(m)      \
        in_dword_masked(HWIO_MMSS_DSI_0_DESKEW_DELAY_CTRL_ADDR, m)
#define HWIO_MMSS_DSI_0_DESKEW_DELAY_CTRL_OUT(v)      \
        out_dword(HWIO_MMSS_DSI_0_DESKEW_DELAY_CTRL_ADDR,v)
#define HWIO_MMSS_DSI_0_DESKEW_DELAY_CTRL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_DSI_0_DESKEW_DELAY_CTRL_ADDR,m,v,HWIO_MMSS_DSI_0_DESKEW_DELAY_CTRL_IN)
#define HWIO_MMSS_DSI_0_DESKEW_DELAY_CTRL_DESKEW_DELAY_BMSK                                     0xffff0000
#define HWIO_MMSS_DSI_0_DESKEW_DELAY_CTRL_DESKEW_DELAY_SHFT                                           0x10
#define HWIO_MMSS_DSI_0_DESKEW_DELAY_CTRL_CKLN_EOT_DELAY_BMSK                                       0xff00
#define HWIO_MMSS_DSI_0_DESKEW_DELAY_CTRL_CKLN_EOT_DELAY_SHFT                                          0x8
#define HWIO_MMSS_DSI_0_DESKEW_DELAY_CTRL_DLN_EOT_DELAY_BMSK                                          0xff
#define HWIO_MMSS_DSI_0_DESKEW_DELAY_CTRL_DLN_EOT_DELAY_SHFT                                           0x0

#define HWIO_MMSS_DSI_0_DESKEW_SW_TRIGGER_ADDR                                                  (DSI_0_DSI_REG_BASE      + 0x000002c4)
#define HWIO_MMSS_DSI_0_DESKEW_SW_TRIGGER_RMSK                                                         0x1
#define HWIO_MMSS_DSI_0_DESKEW_SW_TRIGGER_IN          \
        in_dword_masked(HWIO_MMSS_DSI_0_DESKEW_SW_TRIGGER_ADDR, HWIO_MMSS_DSI_0_DESKEW_SW_TRIGGER_RMSK)
#define HWIO_MMSS_DSI_0_DESKEW_SW_TRIGGER_INM(m)      \
        in_dword_masked(HWIO_MMSS_DSI_0_DESKEW_SW_TRIGGER_ADDR, m)
#define HWIO_MMSS_DSI_0_DESKEW_SW_TRIGGER_OUT(v)      \
        out_dword(HWIO_MMSS_DSI_0_DESKEW_SW_TRIGGER_ADDR,v)
#define HWIO_MMSS_DSI_0_DESKEW_SW_TRIGGER_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_DSI_0_DESKEW_SW_TRIGGER_ADDR,m,v,HWIO_MMSS_DSI_0_DESKEW_SW_TRIGGER_IN)
#define HWIO_MMSS_DSI_0_DESKEW_SW_TRIGGER_SW_TRIGGER_BMSK                                              0x1
#define HWIO_MMSS_DSI_0_DESKEW_SW_TRIGGER_SW_TRIGGER_SHFT                                              0x0

#define HWIO_MMSS_DSI_0_DEBUG_CTRL_ADDR                                                         (DSI_0_DSI_REG_BASE      + 0x000002c8)
#define HWIO_MMSS_DSI_0_DEBUG_CTRL_RMSK                                                          0xff11011
#define HWIO_MMSS_DSI_0_DEBUG_CTRL_IN          \
        in_dword_masked(HWIO_MMSS_DSI_0_DEBUG_CTRL_ADDR, HWIO_MMSS_DSI_0_DEBUG_CTRL_RMSK)
#define HWIO_MMSS_DSI_0_DEBUG_CTRL_INM(m)      \
        in_dword_masked(HWIO_MMSS_DSI_0_DEBUG_CTRL_ADDR, m)
#define HWIO_MMSS_DSI_0_DEBUG_CTRL_OUT(v)      \
        out_dword(HWIO_MMSS_DSI_0_DEBUG_CTRL_ADDR,v)
#define HWIO_MMSS_DSI_0_DEBUG_CTRL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_DSI_0_DEBUG_CTRL_ADDR,m,v,HWIO_MMSS_DSI_0_DEBUG_CTRL_IN)
#define HWIO_MMSS_DSI_0_DEBUG_CTRL_RESUME_NXT_HSYNC_BMSK                                         0x8000000
#define HWIO_MMSS_DSI_0_DEBUG_CTRL_RESUME_NXT_HSYNC_SHFT                                              0x1b
#define HWIO_MMSS_DSI_0_DEBUG_CTRL_CPHY_FIFO_FULL_SIZE_BMSK                                      0x7e00000
#define HWIO_MMSS_DSI_0_DEBUG_CTRL_CPHY_FIFO_FULL_SIZE_SHFT                                           0x15
#define HWIO_MMSS_DSI_0_DEBUG_CTRL_CPHY_FIFO_FULL_OVERRIDE_BMSK                                   0x100000
#define HWIO_MMSS_DSI_0_DEBUG_CTRL_CPHY_FIFO_FULL_OVERRIDE_SHFT                                       0x14
#define HWIO_MMSS_DSI_0_DEBUG_CTRL_CMD_DMA_DEBUG_MODE_BMSK                                         0x10000
#define HWIO_MMSS_DSI_0_DEBUG_CTRL_CMD_DMA_DEBUG_MODE_SHFT                                            0x10
#define HWIO_MMSS_DSI_0_DEBUG_CTRL_BTA_DEBUG_MODE_BMSK                                              0x1000
#define HWIO_MMSS_DSI_0_DEBUG_CTRL_BTA_DEBUG_MODE_SHFT                                                 0xc
#define HWIO_MMSS_DSI_0_DEBUG_CTRL_PROTOCOL_LAYER_DEBUG_MODE_BMSK                                     0x10
#define HWIO_MMSS_DSI_0_DEBUG_CTRL_PROTOCOL_LAYER_DEBUG_MODE_SHFT                                      0x4
#define HWIO_MMSS_DSI_0_DEBUG_CTRL_COMMAND_MODE_COMPRSS_SPLIT_OVERRIDE_BMSK                            0x1
#define HWIO_MMSS_DSI_0_DEBUG_CTRL_COMMAND_MODE_COMPRSS_SPLIT_OVERRIDE_SHFT                            0x0

#define HWIO_MMSS_DSI_0_SECURE_DISPLAY_STATUS_ADDR                                              (DSI_0_DSI_REG_BASE      + 0x000002cc)
#define HWIO_MMSS_DSI_0_SECURE_DISPLAY_STATUS_RMSK                                                     0x1
#define HWIO_MMSS_DSI_0_SECURE_DISPLAY_STATUS_IN          \
        in_dword_masked(HWIO_MMSS_DSI_0_SECURE_DISPLAY_STATUS_ADDR, HWIO_MMSS_DSI_0_SECURE_DISPLAY_STATUS_RMSK)
#define HWIO_MMSS_DSI_0_SECURE_DISPLAY_STATUS_INM(m)      \
        in_dword_masked(HWIO_MMSS_DSI_0_SECURE_DISPLAY_STATUS_ADDR, m)
#define HWIO_MMSS_DSI_0_SECURE_DISPLAY_STATUS_SEL_BMSK                                                 0x1
#define HWIO_MMSS_DSI_0_SECURE_DISPLAY_STATUS_SEL_SHFT                                                 0x0

#define HWIO_MMSS_DSI_0_SECURE_DISPLAY_BLOCK_COMMAND_COLOR_ADDR                                 (DSI_0_DSI_REG_BASE      + 0x000002d0)
#define HWIO_MMSS_DSI_0_SECURE_DISPLAY_BLOCK_COMMAND_COLOR_RMSK                                   0xffffff
#define HWIO_MMSS_DSI_0_SECURE_DISPLAY_BLOCK_COMMAND_COLOR_IN          \
        in_dword_masked(HWIO_MMSS_DSI_0_SECURE_DISPLAY_BLOCK_COMMAND_COLOR_ADDR, HWIO_MMSS_DSI_0_SECURE_DISPLAY_BLOCK_COMMAND_COLOR_RMSK)
#define HWIO_MMSS_DSI_0_SECURE_DISPLAY_BLOCK_COMMAND_COLOR_INM(m)      \
        in_dword_masked(HWIO_MMSS_DSI_0_SECURE_DISPLAY_BLOCK_COMMAND_COLOR_ADDR, m)
#define HWIO_MMSS_DSI_0_SECURE_DISPLAY_BLOCK_COMMAND_COLOR_OUT(v)      \
        out_dword(HWIO_MMSS_DSI_0_SECURE_DISPLAY_BLOCK_COMMAND_COLOR_ADDR,v)
#define HWIO_MMSS_DSI_0_SECURE_DISPLAY_BLOCK_COMMAND_COLOR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_DSI_0_SECURE_DISPLAY_BLOCK_COMMAND_COLOR_ADDR,m,v,HWIO_MMSS_DSI_0_SECURE_DISPLAY_BLOCK_COMMAND_COLOR_IN)
#define HWIO_MMSS_DSI_0_SECURE_DISPLAY_BLOCK_COMMAND_COLOR_BLOCK_COMMAND_COLOR_C2_BMSK            0xff0000
#define HWIO_MMSS_DSI_0_SECURE_DISPLAY_BLOCK_COMMAND_COLOR_BLOCK_COMMAND_COLOR_C2_SHFT                0x10
#define HWIO_MMSS_DSI_0_SECURE_DISPLAY_BLOCK_COMMAND_COLOR_BLOCK_COMMAND_COLOR_C1_BMSK              0xff00
#define HWIO_MMSS_DSI_0_SECURE_DISPLAY_BLOCK_COMMAND_COLOR_BLOCK_COMMAND_COLOR_C1_SHFT                 0x8
#define HWIO_MMSS_DSI_0_SECURE_DISPLAY_BLOCK_COMMAND_COLOR_BLOCK_COMMAND_COLOR_C0_BMSK                0xff
#define HWIO_MMSS_DSI_0_SECURE_DISPLAY_BLOCK_COMMAND_COLOR_BLOCK_COMMAND_COLOR_C0_SHFT                 0x0

#define HWIO_MMSS_DSI_0_SECURE_DISPLAY_BLOCK_VIDEO_COLOR_ADDR                                   (DSI_0_DSI_REG_BASE      + 0x000002d4)
#define HWIO_MMSS_DSI_0_SECURE_DISPLAY_BLOCK_VIDEO_COLOR_RMSK                                     0xffffff
#define HWIO_MMSS_DSI_0_SECURE_DISPLAY_BLOCK_VIDEO_COLOR_IN          \
        in_dword_masked(HWIO_MMSS_DSI_0_SECURE_DISPLAY_BLOCK_VIDEO_COLOR_ADDR, HWIO_MMSS_DSI_0_SECURE_DISPLAY_BLOCK_VIDEO_COLOR_RMSK)
#define HWIO_MMSS_DSI_0_SECURE_DISPLAY_BLOCK_VIDEO_COLOR_INM(m)      \
        in_dword_masked(HWIO_MMSS_DSI_0_SECURE_DISPLAY_BLOCK_VIDEO_COLOR_ADDR, m)
#define HWIO_MMSS_DSI_0_SECURE_DISPLAY_BLOCK_VIDEO_COLOR_OUT(v)      \
        out_dword(HWIO_MMSS_DSI_0_SECURE_DISPLAY_BLOCK_VIDEO_COLOR_ADDR,v)
#define HWIO_MMSS_DSI_0_SECURE_DISPLAY_BLOCK_VIDEO_COLOR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_DSI_0_SECURE_DISPLAY_BLOCK_VIDEO_COLOR_ADDR,m,v,HWIO_MMSS_DSI_0_SECURE_DISPLAY_BLOCK_VIDEO_COLOR_IN)
#define HWIO_MMSS_DSI_0_SECURE_DISPLAY_BLOCK_VIDEO_COLOR_BLOCK_VIDEO_COLOR_C2_BMSK                0xff0000
#define HWIO_MMSS_DSI_0_SECURE_DISPLAY_BLOCK_VIDEO_COLOR_BLOCK_VIDEO_COLOR_C2_SHFT                    0x10
#define HWIO_MMSS_DSI_0_SECURE_DISPLAY_BLOCK_VIDEO_COLOR_BLOCK_VIDEO_COLOR_C1_BMSK                  0xff00
#define HWIO_MMSS_DSI_0_SECURE_DISPLAY_BLOCK_VIDEO_COLOR_BLOCK_VIDEO_COLOR_C1_SHFT                     0x8
#define HWIO_MMSS_DSI_0_SECURE_DISPLAY_BLOCK_VIDEO_COLOR_BLOCK_VIDEO_COLOR_C0_BMSK                    0xff
#define HWIO_MMSS_DSI_0_SECURE_DISPLAY_BLOCK_VIDEO_COLOR_BLOCK_VIDEO_COLOR_C0_SHFT                     0x0

#define HWIO_MMSS_DSI_0_CPHY_MODE_CTRL_ADDR                                                     (DSI_0_DSI_REG_BASE      + 0x000002d8)
#define HWIO_MMSS_DSI_0_CPHY_MODE_CTRL_RMSK                                                         0x1111
#define HWIO_MMSS_DSI_0_CPHY_MODE_CTRL_IN          \
        in_dword_masked(HWIO_MMSS_DSI_0_CPHY_MODE_CTRL_ADDR, HWIO_MMSS_DSI_0_CPHY_MODE_CTRL_RMSK)
#define HWIO_MMSS_DSI_0_CPHY_MODE_CTRL_INM(m)      \
        in_dword_masked(HWIO_MMSS_DSI_0_CPHY_MODE_CTRL_ADDR, m)
#define HWIO_MMSS_DSI_0_CPHY_MODE_CTRL_OUT(v)      \
        out_dword(HWIO_MMSS_DSI_0_CPHY_MODE_CTRL_ADDR,v)
#define HWIO_MMSS_DSI_0_CPHY_MODE_CTRL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_DSI_0_CPHY_MODE_CTRL_ADDR,m,v,HWIO_MMSS_DSI_0_CPHY_MODE_CTRL_IN)
#define HWIO_MMSS_DSI_0_CPHY_MODE_CTRL_BYTE_PAIR_SWAP_BMSK                                          0x1000
#define HWIO_MMSS_DSI_0_CPHY_MODE_CTRL_BYTE_PAIR_SWAP_SHFT                                             0xc
#define HWIO_MMSS_DSI_0_CPHY_MODE_CTRL_DLN1_CONTINUOUS_CLK_MODE_EN_BMSK                              0x100
#define HWIO_MMSS_DSI_0_CPHY_MODE_CTRL_DLN1_CONTINUOUS_CLK_MODE_EN_SHFT                                0x8
#define HWIO_MMSS_DSI_0_CPHY_MODE_CTRL_DLN0_CONTINUOUS_CLK_MODE_EN_BMSK                               0x10
#define HWIO_MMSS_DSI_0_CPHY_MODE_CTRL_DLN0_CONTINUOUS_CLK_MODE_EN_SHFT                                0x4
#define HWIO_MMSS_DSI_0_CPHY_MODE_CTRL_EN_BMSK                                                         0x1
#define HWIO_MMSS_DSI_0_CPHY_MODE_CTRL_EN_SHFT                                                         0x0

#define HWIO_MMSS_DSI_0_LANE_LAYER_TG_CTRL_ADDR                                                 (DSI_0_DSI_REG_BASE      + 0x000002dc)
#define HWIO_MMSS_DSI_0_LANE_LAYER_TG_CTRL_RMSK                                                       0x11
#define HWIO_MMSS_DSI_0_LANE_LAYER_TG_CTRL_IN          \
        in_dword_masked(HWIO_MMSS_DSI_0_LANE_LAYER_TG_CTRL_ADDR, HWIO_MMSS_DSI_0_LANE_LAYER_TG_CTRL_RMSK)
#define HWIO_MMSS_DSI_0_LANE_LAYER_TG_CTRL_INM(m)      \
        in_dword_masked(HWIO_MMSS_DSI_0_LANE_LAYER_TG_CTRL_ADDR, m)
#define HWIO_MMSS_DSI_0_LANE_LAYER_TG_CTRL_OUT(v)      \
        out_dword(HWIO_MMSS_DSI_0_LANE_LAYER_TG_CTRL_ADDR,v)
#define HWIO_MMSS_DSI_0_LANE_LAYER_TG_CTRL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_DSI_0_LANE_LAYER_TG_CTRL_ADDR,m,v,HWIO_MMSS_DSI_0_LANE_LAYER_TG_CTRL_IN)
#define HWIO_MMSS_DSI_0_LANE_LAYER_TG_CTRL_TG_SW_RESET_BMSK                                           0x10
#define HWIO_MMSS_DSI_0_LANE_LAYER_TG_CTRL_TG_SW_RESET_SHFT                                            0x4
#define HWIO_MMSS_DSI_0_LANE_LAYER_TG_CTRL_EN_BMSK                                                     0x1
#define HWIO_MMSS_DSI_0_LANE_LAYER_TG_CTRL_EN_SHFT                                                     0x0

#define HWIO_MMSS_DSI_0_LANE_LAYER_TG_ACTIVE_H_START_ADDR                                       (DSI_0_DSI_REG_BASE      + 0x000002e0)
#define HWIO_MMSS_DSI_0_LANE_LAYER_TG_ACTIVE_H_START_RMSK                                          0x3ffff
#define HWIO_MMSS_DSI_0_LANE_LAYER_TG_ACTIVE_H_START_IN          \
        in_dword_masked(HWIO_MMSS_DSI_0_LANE_LAYER_TG_ACTIVE_H_START_ADDR, HWIO_MMSS_DSI_0_LANE_LAYER_TG_ACTIVE_H_START_RMSK)
#define HWIO_MMSS_DSI_0_LANE_LAYER_TG_ACTIVE_H_START_INM(m)      \
        in_dword_masked(HWIO_MMSS_DSI_0_LANE_LAYER_TG_ACTIVE_H_START_ADDR, m)
#define HWIO_MMSS_DSI_0_LANE_LAYER_TG_ACTIVE_H_START_OUT(v)      \
        out_dword(HWIO_MMSS_DSI_0_LANE_LAYER_TG_ACTIVE_H_START_ADDR,v)
#define HWIO_MMSS_DSI_0_LANE_LAYER_TG_ACTIVE_H_START_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_DSI_0_LANE_LAYER_TG_ACTIVE_H_START_ADDR,m,v,HWIO_MMSS_DSI_0_LANE_LAYER_TG_ACTIVE_H_START_IN)
#define HWIO_MMSS_DSI_0_LANE_LAYER_TG_ACTIVE_H_START_ACTIVE_H_START_BMSK                           0x3ffff
#define HWIO_MMSS_DSI_0_LANE_LAYER_TG_ACTIVE_H_START_ACTIVE_H_START_SHFT                               0x0

#define HWIO_MMSS_DSI_0_LANE_LAYER_TG_ACTIVE_H_END_ADDR                                         (DSI_0_DSI_REG_BASE      + 0x000002e4)
#define HWIO_MMSS_DSI_0_LANE_LAYER_TG_ACTIVE_H_END_RMSK                                            0x3ffff
#define HWIO_MMSS_DSI_0_LANE_LAYER_TG_ACTIVE_H_END_IN          \
        in_dword_masked(HWIO_MMSS_DSI_0_LANE_LAYER_TG_ACTIVE_H_END_ADDR, HWIO_MMSS_DSI_0_LANE_LAYER_TG_ACTIVE_H_END_RMSK)
#define HWIO_MMSS_DSI_0_LANE_LAYER_TG_ACTIVE_H_END_INM(m)      \
        in_dword_masked(HWIO_MMSS_DSI_0_LANE_LAYER_TG_ACTIVE_H_END_ADDR, m)
#define HWIO_MMSS_DSI_0_LANE_LAYER_TG_ACTIVE_H_END_OUT(v)      \
        out_dword(HWIO_MMSS_DSI_0_LANE_LAYER_TG_ACTIVE_H_END_ADDR,v)
#define HWIO_MMSS_DSI_0_LANE_LAYER_TG_ACTIVE_H_END_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_DSI_0_LANE_LAYER_TG_ACTIVE_H_END_ADDR,m,v,HWIO_MMSS_DSI_0_LANE_LAYER_TG_ACTIVE_H_END_IN)
#define HWIO_MMSS_DSI_0_LANE_LAYER_TG_ACTIVE_H_END_ACTIVE_H_END_BMSK                               0x3ffff
#define HWIO_MMSS_DSI_0_LANE_LAYER_TG_ACTIVE_H_END_ACTIVE_H_END_SHFT                                   0x0

#define HWIO_MMSS_DSI_0_LANE_LAYER_TG_H_TOTAL_ADDR                                              (DSI_0_DSI_REG_BASE      + 0x000002e8)
#define HWIO_MMSS_DSI_0_LANE_LAYER_TG_H_TOTAL_RMSK                                                 0x3ffff
#define HWIO_MMSS_DSI_0_LANE_LAYER_TG_H_TOTAL_IN          \
        in_dword_masked(HWIO_MMSS_DSI_0_LANE_LAYER_TG_H_TOTAL_ADDR, HWIO_MMSS_DSI_0_LANE_LAYER_TG_H_TOTAL_RMSK)
#define HWIO_MMSS_DSI_0_LANE_LAYER_TG_H_TOTAL_INM(m)      \
        in_dword_masked(HWIO_MMSS_DSI_0_LANE_LAYER_TG_H_TOTAL_ADDR, m)
#define HWIO_MMSS_DSI_0_LANE_LAYER_TG_H_TOTAL_OUT(v)      \
        out_dword(HWIO_MMSS_DSI_0_LANE_LAYER_TG_H_TOTAL_ADDR,v)
#define HWIO_MMSS_DSI_0_LANE_LAYER_TG_H_TOTAL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_DSI_0_LANE_LAYER_TG_H_TOTAL_ADDR,m,v,HWIO_MMSS_DSI_0_LANE_LAYER_TG_H_TOTAL_IN)
#define HWIO_MMSS_DSI_0_LANE_LAYER_TG_H_TOTAL_H_TOTAL_BMSK                                         0x3ffff
#define HWIO_MMSS_DSI_0_LANE_LAYER_TG_H_TOTAL_H_TOTAL_SHFT                                             0x0

#define HWIO_MMSS_DSI_0_LANE_LAYER_TG_HSYNC_START_ADDR                                          (DSI_0_DSI_REG_BASE      + 0x000002ec)
#define HWIO_MMSS_DSI_0_LANE_LAYER_TG_HSYNC_START_RMSK                                             0x3ffff
#define HWIO_MMSS_DSI_0_LANE_LAYER_TG_HSYNC_START_IN          \
        in_dword_masked(HWIO_MMSS_DSI_0_LANE_LAYER_TG_HSYNC_START_ADDR, HWIO_MMSS_DSI_0_LANE_LAYER_TG_HSYNC_START_RMSK)
#define HWIO_MMSS_DSI_0_LANE_LAYER_TG_HSYNC_START_INM(m)      \
        in_dword_masked(HWIO_MMSS_DSI_0_LANE_LAYER_TG_HSYNC_START_ADDR, m)
#define HWIO_MMSS_DSI_0_LANE_LAYER_TG_HSYNC_START_OUT(v)      \
        out_dword(HWIO_MMSS_DSI_0_LANE_LAYER_TG_HSYNC_START_ADDR,v)
#define HWIO_MMSS_DSI_0_LANE_LAYER_TG_HSYNC_START_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_DSI_0_LANE_LAYER_TG_HSYNC_START_ADDR,m,v,HWIO_MMSS_DSI_0_LANE_LAYER_TG_HSYNC_START_IN)
#define HWIO_MMSS_DSI_0_LANE_LAYER_TG_HSYNC_START_HSYNC_START_BMSK                                 0x3ffff
#define HWIO_MMSS_DSI_0_LANE_LAYER_TG_HSYNC_START_HSYNC_START_SHFT                                     0x0

#define HWIO_MMSS_DSI_0_LANE_LAYER_TG_HSYNC_END_ADDR                                            (DSI_0_DSI_REG_BASE      + 0x000002f0)
#define HWIO_MMSS_DSI_0_LANE_LAYER_TG_HSYNC_END_RMSK                                               0x3ffff
#define HWIO_MMSS_DSI_0_LANE_LAYER_TG_HSYNC_END_IN          \
        in_dword_masked(HWIO_MMSS_DSI_0_LANE_LAYER_TG_HSYNC_END_ADDR, HWIO_MMSS_DSI_0_LANE_LAYER_TG_HSYNC_END_RMSK)
#define HWIO_MMSS_DSI_0_LANE_LAYER_TG_HSYNC_END_INM(m)      \
        in_dword_masked(HWIO_MMSS_DSI_0_LANE_LAYER_TG_HSYNC_END_ADDR, m)
#define HWIO_MMSS_DSI_0_LANE_LAYER_TG_HSYNC_END_OUT(v)      \
        out_dword(HWIO_MMSS_DSI_0_LANE_LAYER_TG_HSYNC_END_ADDR,v)
#define HWIO_MMSS_DSI_0_LANE_LAYER_TG_HSYNC_END_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_DSI_0_LANE_LAYER_TG_HSYNC_END_ADDR,m,v,HWIO_MMSS_DSI_0_LANE_LAYER_TG_HSYNC_END_IN)
#define HWIO_MMSS_DSI_0_LANE_LAYER_TG_HSYNC_END_HSYNC_END_BMSK                                     0x3ffff
#define HWIO_MMSS_DSI_0_LANE_LAYER_TG_HSYNC_END_HSYNC_END_SHFT                                         0x0

#define HWIO_MMSS_DSI_0_LANE_LAYER_TG_VSYNC_END_ADDR                                            (DSI_0_DSI_REG_BASE      + 0x000002f4)
#define HWIO_MMSS_DSI_0_LANE_LAYER_TG_VSYNC_END_RMSK                                               0x3ffff
#define HWIO_MMSS_DSI_0_LANE_LAYER_TG_VSYNC_END_IN          \
        in_dword_masked(HWIO_MMSS_DSI_0_LANE_LAYER_TG_VSYNC_END_ADDR, HWIO_MMSS_DSI_0_LANE_LAYER_TG_VSYNC_END_RMSK)
#define HWIO_MMSS_DSI_0_LANE_LAYER_TG_VSYNC_END_INM(m)      \
        in_dword_masked(HWIO_MMSS_DSI_0_LANE_LAYER_TG_VSYNC_END_ADDR, m)
#define HWIO_MMSS_DSI_0_LANE_LAYER_TG_VSYNC_END_OUT(v)      \
        out_dword(HWIO_MMSS_DSI_0_LANE_LAYER_TG_VSYNC_END_ADDR,v)
#define HWIO_MMSS_DSI_0_LANE_LAYER_TG_VSYNC_END_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_DSI_0_LANE_LAYER_TG_VSYNC_END_ADDR,m,v,HWIO_MMSS_DSI_0_LANE_LAYER_TG_VSYNC_END_IN)
#define HWIO_MMSS_DSI_0_LANE_LAYER_TG_VSYNC_END_VSYNC_END_BMSK                                     0x3ffff
#define HWIO_MMSS_DSI_0_LANE_LAYER_TG_VSYNC_END_VSYNC_END_SHFT                                         0x0

#define HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_PLL_UPPER_ADDR3_ADDR                                    (DSI_0_DSI_REG_BASE      + 0x000002f8)
#define HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_PLL_UPPER_ADDR3_RMSK                                    0xffffffff
#define HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_PLL_UPPER_ADDR3_IN          \
        in_dword_masked(HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_PLL_UPPER_ADDR3_ADDR, HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_PLL_UPPER_ADDR3_RMSK)
#define HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_PLL_UPPER_ADDR3_INM(m)      \
        in_dword_masked(HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_PLL_UPPER_ADDR3_ADDR, m)
#define HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_PLL_UPPER_ADDR3_OUT(v)      \
        out_dword(HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_PLL_UPPER_ADDR3_ADDR,v)
#define HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_PLL_UPPER_ADDR3_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_PLL_UPPER_ADDR3_ADDR,m,v,HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_PLL_UPPER_ADDR3_IN)
#define HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_PLL_UPPER_ADDR3_ADDR_BIT_9_BMSK                         0xffffffff
#define HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_PLL_UPPER_ADDR3_ADDR_BIT_9_SHFT                                0x0

#define HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_PLL_UPPER_ADDR4_ADDR                                    (DSI_0_DSI_REG_BASE      + 0x000002fc)
#define HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_PLL_UPPER_ADDR4_RMSK                                    0xffffffff
#define HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_PLL_UPPER_ADDR4_IN          \
        in_dword_masked(HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_PLL_UPPER_ADDR4_ADDR, HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_PLL_UPPER_ADDR4_RMSK)
#define HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_PLL_UPPER_ADDR4_INM(m)      \
        in_dword_masked(HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_PLL_UPPER_ADDR4_ADDR, m)
#define HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_PLL_UPPER_ADDR4_OUT(v)      \
        out_dword(HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_PLL_UPPER_ADDR4_ADDR,v)
#define HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_PLL_UPPER_ADDR4_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_PLL_UPPER_ADDR4_ADDR,m,v,HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_PLL_UPPER_ADDR4_IN)
#define HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_PLL_UPPER_ADDR4_ADDR32_64_BIT_9_BMSK                    0xffffffff
#define HWIO_MMSS_DSI_0_DYNAMIC_REFRESH_PLL_UPPER_ADDR4_ADDR32_64_BIT_9_SHFT                           0x0

#define HWIO_MMSS_DSI_0_HS_TIMER_CTRL2_ADDR                                                     (DSI_0_DSI_REG_BASE      + 0x00000300)
#define HWIO_MMSS_DSI_0_HS_TIMER_CTRL2_RMSK                                                         0xffff
#define HWIO_MMSS_DSI_0_HS_TIMER_CTRL2_IN          \
        in_dword_masked(HWIO_MMSS_DSI_0_HS_TIMER_CTRL2_ADDR, HWIO_MMSS_DSI_0_HS_TIMER_CTRL2_RMSK)
#define HWIO_MMSS_DSI_0_HS_TIMER_CTRL2_INM(m)      \
        in_dword_masked(HWIO_MMSS_DSI_0_HS_TIMER_CTRL2_ADDR, m)
#define HWIO_MMSS_DSI_0_HS_TIMER_CTRL2_OUT(v)      \
        out_dword(HWIO_MMSS_DSI_0_HS_TIMER_CTRL2_ADDR,v)
#define HWIO_MMSS_DSI_0_HS_TIMER_CTRL2_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_DSI_0_HS_TIMER_CTRL2_ADDR,m,v,HWIO_MMSS_DSI_0_HS_TIMER_CTRL2_IN)
#define HWIO_MMSS_DSI_0_HS_TIMER_CTRL2_PENDING_HS_TO_BMSK                                           0xffff
#define HWIO_MMSS_DSI_0_HS_TIMER_CTRL2_PENDING_HS_TO_SHFT                                              0x0

#define HWIO_MMSS_DSI_0_HW_EVENTS_CTRL_ADDR                                                     (DSI_0_DSI_REG_BASE      + 0x00000304)
#define HWIO_MMSS_DSI_0_HW_EVENTS_CTRL_RMSK                                                            0x1
#define HWIO_MMSS_DSI_0_HW_EVENTS_CTRL_IN          \
        in_dword_masked(HWIO_MMSS_DSI_0_HW_EVENTS_CTRL_ADDR, HWIO_MMSS_DSI_0_HW_EVENTS_CTRL_RMSK)
#define HWIO_MMSS_DSI_0_HW_EVENTS_CTRL_INM(m)      \
        in_dword_masked(HWIO_MMSS_DSI_0_HW_EVENTS_CTRL_ADDR, m)
#define HWIO_MMSS_DSI_0_HW_EVENTS_CTRL_OUT(v)      \
        out_dword(HWIO_MMSS_DSI_0_HW_EVENTS_CTRL_ADDR,v)
#define HWIO_MMSS_DSI_0_HW_EVENTS_CTRL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_DSI_0_HW_EVENTS_CTRL_ADDR,m,v,HWIO_MMSS_DSI_0_HW_EVENTS_CTRL_IN)
#define HWIO_MMSS_DSI_0_HW_EVENTS_CTRL_ENABLE_BMSK                                                     0x1
#define HWIO_MMSS_DSI_0_HW_EVENTS_CTRL_ENABLE_SHFT                                                     0x0

#define HWIO_MMSS_DSI_0_QDSS_CTRL_ADDR                                                          (DSI_0_DSI_REG_BASE      + 0x00000308)
#define HWIO_MMSS_DSI_0_QDSS_CTRL_RMSK                                                                 0x1
#define HWIO_MMSS_DSI_0_QDSS_CTRL_IN          \
        in_dword_masked(HWIO_MMSS_DSI_0_QDSS_CTRL_ADDR, HWIO_MMSS_DSI_0_QDSS_CTRL_RMSK)
#define HWIO_MMSS_DSI_0_QDSS_CTRL_INM(m)      \
        in_dword_masked(HWIO_MMSS_DSI_0_QDSS_CTRL_ADDR, m)
#define HWIO_MMSS_DSI_0_QDSS_CTRL_OUT(v)      \
        out_dword(HWIO_MMSS_DSI_0_QDSS_CTRL_ADDR,v)
#define HWIO_MMSS_DSI_0_QDSS_CTRL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_DSI_0_QDSS_CTRL_ADDR,m,v,HWIO_MMSS_DSI_0_QDSS_CTRL_IN)
#define HWIO_MMSS_DSI_0_QDSS_CTRL_ENABLE_BMSK                                                          0x1
#define HWIO_MMSS_DSI_0_QDSS_CTRL_ENABLE_SHFT                                                          0x0

#define HWIO_MMSS_DSI_0_DEBUG_CTRL2_ADDR                                                        (DSI_0_DSI_REG_BASE      + 0x0000030c)
#define HWIO_MMSS_DSI_0_DEBUG_CTRL2_RMSK                                                           0x10711
#define HWIO_MMSS_DSI_0_DEBUG_CTRL2_IN          \
        in_dword_masked(HWIO_MMSS_DSI_0_DEBUG_CTRL2_ADDR, HWIO_MMSS_DSI_0_DEBUG_CTRL2_RMSK)
#define HWIO_MMSS_DSI_0_DEBUG_CTRL2_INM(m)      \
        in_dword_masked(HWIO_MMSS_DSI_0_DEBUG_CTRL2_ADDR, m)
#define HWIO_MMSS_DSI_0_DEBUG_CTRL2_OUT(v)      \
        out_dword(HWIO_MMSS_DSI_0_DEBUG_CTRL2_ADDR,v)
#define HWIO_MMSS_DSI_0_DEBUG_CTRL2_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_DSI_0_DEBUG_CTRL2_ADDR,m,v,HWIO_MMSS_DSI_0_DEBUG_CTRL2_IN)
#define HWIO_MMSS_DSI_0_DEBUG_CTRL2_LANE_LAYER_UNDERFLOW_BLOCK_DISABLE_BMSK                        0x10000
#define HWIO_MMSS_DSI_0_DEBUG_CTRL2_LANE_LAYER_UNDERFLOW_BLOCK_DISABLE_SHFT                           0x10
#define HWIO_MMSS_DSI_0_DEBUG_CTRL2_LANE_FIFO_FULL_SIZE_BMSK                                         0x700
#define HWIO_MMSS_DSI_0_DEBUG_CTRL2_LANE_FIFO_FULL_SIZE_SHFT                                           0x8
#define HWIO_MMSS_DSI_0_DEBUG_CTRL2_LANE_FIFO_FULL_OVERRIDE_BMSK                                      0x10
#define HWIO_MMSS_DSI_0_DEBUG_CTRL2_LANE_FIFO_FULL_OVERRIDE_SHFT                                       0x4
#define HWIO_MMSS_DSI_0_DEBUG_CTRL2_LANE_LAYER_TG_BYPASS_BMSK                                          0x1
#define HWIO_MMSS_DSI_0_DEBUG_CTRL2_LANE_LAYER_TG_BYPASS_SHFT                                          0x0

#define HWIO_MMSS_DSI_0_LOGICAL_LANE_SWAP_CTRL_ADDR                                             (DSI_0_DSI_REG_BASE      + 0x00000310)
#define HWIO_MMSS_DSI_0_LOGICAL_LANE_SWAP_CTRL_RMSK                                                 0xffff
#define HWIO_MMSS_DSI_0_LOGICAL_LANE_SWAP_CTRL_IN          \
        in_dword_masked(HWIO_MMSS_DSI_0_LOGICAL_LANE_SWAP_CTRL_ADDR, HWIO_MMSS_DSI_0_LOGICAL_LANE_SWAP_CTRL_RMSK)
#define HWIO_MMSS_DSI_0_LOGICAL_LANE_SWAP_CTRL_INM(m)      \
        in_dword_masked(HWIO_MMSS_DSI_0_LOGICAL_LANE_SWAP_CTRL_ADDR, m)
#define HWIO_MMSS_DSI_0_LOGICAL_LANE_SWAP_CTRL_OUT(v)      \
        out_dword(HWIO_MMSS_DSI_0_LOGICAL_LANE_SWAP_CTRL_ADDR,v)
#define HWIO_MMSS_DSI_0_LOGICAL_LANE_SWAP_CTRL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_DSI_0_LOGICAL_LANE_SWAP_CTRL_ADDR,m,v,HWIO_MMSS_DSI_0_LOGICAL_LANE_SWAP_CTRL_IN)
#define HWIO_MMSS_DSI_0_LOGICAL_LANE_SWAP_CTRL_LOGICAL_LANE3_SEL_BMSK                               0xf000
#define HWIO_MMSS_DSI_0_LOGICAL_LANE_SWAP_CTRL_LOGICAL_LANE3_SEL_SHFT                                  0xc
#define HWIO_MMSS_DSI_0_LOGICAL_LANE_SWAP_CTRL_LOGICAL_LANE2_SEL_BMSK                                0xf00
#define HWIO_MMSS_DSI_0_LOGICAL_LANE_SWAP_CTRL_LOGICAL_LANE2_SEL_SHFT                                  0x8
#define HWIO_MMSS_DSI_0_LOGICAL_LANE_SWAP_CTRL_LOGICAL_LANE1_SEL_BMSK                                 0xf0
#define HWIO_MMSS_DSI_0_LOGICAL_LANE_SWAP_CTRL_LOGICAL_LANE1_SEL_SHFT                                  0x4
#define HWIO_MMSS_DSI_0_LOGICAL_LANE_SWAP_CTRL_LOGICAL_LANE0_SEL_BMSK                                  0xf
#define HWIO_MMSS_DSI_0_LOGICAL_LANE_SWAP_CTRL_LOGICAL_LANE0_SEL_SHFT                                  0x0

#define HWIO_MMSS_DSI_0_ERR_INT_MASK1_ADDR                                                      (DSI_0_DSI_REG_BASE      + 0x00000314)
#define HWIO_MMSS_DSI_0_ERR_INT_MASK1_RMSK                                                         0x3ffff
#define HWIO_MMSS_DSI_0_ERR_INT_MASK1_IN          \
        in_dword_masked(HWIO_MMSS_DSI_0_ERR_INT_MASK1_ADDR, HWIO_MMSS_DSI_0_ERR_INT_MASK1_RMSK)
#define HWIO_MMSS_DSI_0_ERR_INT_MASK1_INM(m)      \
        in_dword_masked(HWIO_MMSS_DSI_0_ERR_INT_MASK1_ADDR, m)
#define HWIO_MMSS_DSI_0_ERR_INT_MASK1_OUT(v)      \
        out_dword(HWIO_MMSS_DSI_0_ERR_INT_MASK1_ADDR,v)
#define HWIO_MMSS_DSI_0_ERR_INT_MASK1_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_DSI_0_ERR_INT_MASK1_ADDR,m,v,HWIO_MMSS_DSI_0_ERR_INT_MASK1_IN)
#define HWIO_MMSS_DSI_0_ERR_INT_MASK1_SUBLINK1_PENDING_HS_TX_TO_MASK_BMSK                          0x20000
#define HWIO_MMSS_DSI_0_ERR_INT_MASK1_SUBLINK1_PENDING_HS_TX_TO_MASK_SHFT                             0x11
#define HWIO_MMSS_DSI_0_ERR_INT_MASK1_SUBLINK1_BTA_TO_MASK_BMSK                                    0x10000
#define HWIO_MMSS_DSI_0_ERR_INT_MASK1_SUBLINK1_BTA_TO_MASK_SHFT                                       0x10
#define HWIO_MMSS_DSI_0_ERR_INT_MASK1_SUBLINK1_HS_TX_TO_MASK_BMSK                                   0x8000
#define HWIO_MMSS_DSI_0_ERR_INT_MASK1_SUBLINK1_HS_TX_TO_MASK_SHFT                                      0xf
#define HWIO_MMSS_DSI_0_ERR_INT_MASK1_SUBLINK1_LP_RX_TO_MASK_BMSK                                   0x4000
#define HWIO_MMSS_DSI_0_ERR_INT_MASK1_SUBLINK1_LP_RX_TO_MASK_SHFT                                      0xe
#define HWIO_MMSS_DSI_0_ERR_INT_MASK1_SUBLINK1_ERROR_PACKET_MASK_BMSK                               0x2000
#define HWIO_MMSS_DSI_0_ERR_INT_MASK1_SUBLINK1_ERROR_PACKET_MASK_SHFT                                  0xd
#define HWIO_MMSS_DSI_0_ERR_INT_MASK1_SUBLINK1_RDBK_INCOMPLETE_PACKET_ERR_MASK_BMSK                 0x1000
#define HWIO_MMSS_DSI_0_ERR_INT_MASK1_SUBLINK1_RDBK_INCOMPLETE_PACKET_ERR_MASK_SHFT                    0xc
#define HWIO_MMSS_DSI_0_ERR_INT_MASK1_SUBLINK1_RDBK_DATA_CRC_ERR_MASK_BMSK                           0x800
#define HWIO_MMSS_DSI_0_ERR_INT_MASK1_SUBLINK1_RDBK_DATA_CRC_ERR_MASK_SHFT                             0xb
#define HWIO_MMSS_DSI_0_ERR_INT_MASK1_SUBLINK1_RDBK_DATA_MULTI_ECC_ERR_MASK_BMSK                     0x400
#define HWIO_MMSS_DSI_0_ERR_INT_MASK1_SUBLINK1_RDBK_DATA_MULTI_ECC_ERR_MASK_SHFT                       0xa
#define HWIO_MMSS_DSI_0_ERR_INT_MASK1_SUBLINK1_RDBK_DATA_ECC_ERR_MASK_BMSK                           0x200
#define HWIO_MMSS_DSI_0_ERR_INT_MASK1_SUBLINK1_RDBK_DATA_ECC_ERR_MASK_SHFT                             0x9
#define HWIO_MMSS_DSI_0_ERR_INT_MASK1_DLN2_ERR_CONTROL_MASK_BMSK                                     0x100
#define HWIO_MMSS_DSI_0_ERR_INT_MASK1_DLN2_ERR_CONTROL_MASK_SHFT                                       0x8
#define HWIO_MMSS_DSI_0_ERR_INT_MASK1_DLN2_ERR_SYNC_ESC_MASK_BMSK                                     0x80
#define HWIO_MMSS_DSI_0_ERR_INT_MASK1_DLN2_ERR_SYNC_ESC_MASK_SHFT                                      0x7
#define HWIO_MMSS_DSI_0_ERR_INT_MASK1_DLN2_ERR_ESC_MASK_BMSK                                          0x40
#define HWIO_MMSS_DSI_0_ERR_INT_MASK1_DLN2_ERR_ESC_MASK_SHFT                                           0x6
#define HWIO_MMSS_DSI_0_ERR_INT_MASK1_DLN3_ERR_CONTENTION_LP1_MASK_BMSK                               0x20
#define HWIO_MMSS_DSI_0_ERR_INT_MASK1_DLN3_ERR_CONTENTION_LP1_MASK_SHFT                                0x5
#define HWIO_MMSS_DSI_0_ERR_INT_MASK1_DLN3_ERR_CONTENTION_LP0_MASK_BMSK                               0x10
#define HWIO_MMSS_DSI_0_ERR_INT_MASK1_DLN3_ERR_CONTENTION_LP0_MASK_SHFT                                0x4
#define HWIO_MMSS_DSI_0_ERR_INT_MASK1_DLN2_ERR_CONTENTION_LP1_MASK_BMSK                                0x8
#define HWIO_MMSS_DSI_0_ERR_INT_MASK1_DLN2_ERR_CONTENTION_LP1_MASK_SHFT                                0x3
#define HWIO_MMSS_DSI_0_ERR_INT_MASK1_DLN2_ERR_CONTENTION_LP0_MASK_BMSK                                0x4
#define HWIO_MMSS_DSI_0_ERR_INT_MASK1_DLN2_ERR_CONTENTION_LP0_MASK_SHFT                                0x2
#define HWIO_MMSS_DSI_0_ERR_INT_MASK1_DLN1_ERR_CONTENTION_LP1_MASK_BMSK                                0x2
#define HWIO_MMSS_DSI_0_ERR_INT_MASK1_DLN1_ERR_CONTENTION_LP1_MASK_SHFT                                0x1
#define HWIO_MMSS_DSI_0_ERR_INT_MASK1_DLN1_ERR_CONTENTION_LP0_MASK_BMSK                                0x1
#define HWIO_MMSS_DSI_0_ERR_INT_MASK1_DLN1_ERR_CONTENTION_LP0_MASK_SHFT                                0x0

#define HWIO_MMSS_DSI_0_DLN_PHY_ERR_ADDR                                                        (DSI_0_DSI_REG_BASE      + 0x00000318)
#define HWIO_MMSS_DSI_0_DLN_PHY_ERR_RMSK                                                           0x3f377
#define HWIO_MMSS_DSI_0_DLN_PHY_ERR_IN          \
        in_dword_masked(HWIO_MMSS_DSI_0_DLN_PHY_ERR_ADDR, HWIO_MMSS_DSI_0_DLN_PHY_ERR_RMSK)
#define HWIO_MMSS_DSI_0_DLN_PHY_ERR_INM(m)      \
        in_dword_masked(HWIO_MMSS_DSI_0_DLN_PHY_ERR_ADDR, m)
#define HWIO_MMSS_DSI_0_DLN_PHY_ERR_OUT(v)      \
        out_dword(HWIO_MMSS_DSI_0_DLN_PHY_ERR_ADDR,v)
#define HWIO_MMSS_DSI_0_DLN_PHY_ERR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_DSI_0_DLN_PHY_ERR_ADDR,m,v,HWIO_MMSS_DSI_0_DLN_PHY_ERR_IN)
#define HWIO_MMSS_DSI_0_DLN_PHY_ERR_DLN2_ERR_CONTROL_MASK_BMSK                                     0x20000
#define HWIO_MMSS_DSI_0_DLN_PHY_ERR_DLN2_ERR_CONTROL_MASK_SHFT                                        0x11
#define HWIO_MMSS_DSI_0_DLN_PHY_ERR_DLN2_ERR_CONTROL_CLR_BMSK                                      0x10000
#define HWIO_MMSS_DSI_0_DLN_PHY_ERR_DLN2_ERR_CONTROL_CLR_SHFT                                         0x10
#define HWIO_MMSS_DSI_0_DLN_PHY_ERR_DLN2_ERR_CONTROL_BMSK                                          0x10000
#define HWIO_MMSS_DSI_0_DLN_PHY_ERR_DLN2_ERR_CONTROL_SHFT                                             0x10
#define HWIO_MMSS_DSI_0_DLN_PHY_ERR_DLN2_ERR_SYNC_ESC_MASK_BMSK                                     0x8000
#define HWIO_MMSS_DSI_0_DLN_PHY_ERR_DLN2_ERR_SYNC_ESC_MASK_SHFT                                        0xf
#define HWIO_MMSS_DSI_0_DLN_PHY_ERR_DLN2_ERR_SYNC_ESC_CLR_BMSK                                      0x4000
#define HWIO_MMSS_DSI_0_DLN_PHY_ERR_DLN2_ERR_SYNC_ESC_CLR_SHFT                                         0xe
#define HWIO_MMSS_DSI_0_DLN_PHY_ERR_DLN2_ERR_SYNC_ESC_BMSK                                          0x4000
#define HWIO_MMSS_DSI_0_DLN_PHY_ERR_DLN2_ERR_SYNC_ESC_SHFT                                             0xe
#define HWIO_MMSS_DSI_0_DLN_PHY_ERR_DLN2_ERR_ESC_MASK_BMSK                                          0x2000
#define HWIO_MMSS_DSI_0_DLN_PHY_ERR_DLN2_ERR_ESC_MASK_SHFT                                             0xd
#define HWIO_MMSS_DSI_0_DLN_PHY_ERR_DLN2_ERR_ESC_CLR_BMSK                                           0x1000
#define HWIO_MMSS_DSI_0_DLN_PHY_ERR_DLN2_ERR_ESC_CLR_SHFT                                              0xc
#define HWIO_MMSS_DSI_0_DLN_PHY_ERR_DLN2_ERR_ESC_BMSK                                               0x1000
#define HWIO_MMSS_DSI_0_DLN_PHY_ERR_DLN2_ERR_ESC_SHFT                                                  0xc
#define HWIO_MMSS_DSI_0_DLN_PHY_ERR_DLN2_ERR_CONTENTION_LP1_MASK_BMSK                                0x200
#define HWIO_MMSS_DSI_0_DLN_PHY_ERR_DLN2_ERR_CONTENTION_LP1_MASK_SHFT                                  0x9
#define HWIO_MMSS_DSI_0_DLN_PHY_ERR_DLN2_ERR_CONTENTION_LP0_MASK_BMSK                                0x100
#define HWIO_MMSS_DSI_0_DLN_PHY_ERR_DLN2_ERR_CONTENTION_LP0_MASK_SHFT                                  0x8
#define HWIO_MMSS_DSI_0_DLN_PHY_ERR_DLN3_ERR_CONTENTION_LP1_CLR_BMSK                                  0x40
#define HWIO_MMSS_DSI_0_DLN_PHY_ERR_DLN3_ERR_CONTENTION_LP1_CLR_SHFT                                   0x6
#define HWIO_MMSS_DSI_0_DLN_PHY_ERR_DLN3_ERR_CONTENTION_LP1_BMSK                                      0x40
#define HWIO_MMSS_DSI_0_DLN_PHY_ERR_DLN3_ERR_CONTENTION_LP1_SHFT                                       0x6
#define HWIO_MMSS_DSI_0_DLN_PHY_ERR_DLN2_ERR_CONTENTION_LP1_CLR_BMSK                                  0x20
#define HWIO_MMSS_DSI_0_DLN_PHY_ERR_DLN2_ERR_CONTENTION_LP1_CLR_SHFT                                   0x5
#define HWIO_MMSS_DSI_0_DLN_PHY_ERR_DLN2_ERR_CONTENTION_LP1_BMSK                                      0x20
#define HWIO_MMSS_DSI_0_DLN_PHY_ERR_DLN2_ERR_CONTENTION_LP1_SHFT                                       0x5
#define HWIO_MMSS_DSI_0_DLN_PHY_ERR_DLN1_ERR_CONTENTION_LP1_CLR_BMSK                                  0x10
#define HWIO_MMSS_DSI_0_DLN_PHY_ERR_DLN1_ERR_CONTENTION_LP1_CLR_SHFT                                   0x4
#define HWIO_MMSS_DSI_0_DLN_PHY_ERR_DLN1_ERR_CONTENTION_LP1_BMSK                                      0x10
#define HWIO_MMSS_DSI_0_DLN_PHY_ERR_DLN1_ERR_CONTENTION_LP1_SHFT                                       0x4
#define HWIO_MMSS_DSI_0_DLN_PHY_ERR_DLN3_ERR_CONTENTION_LP0_CLR_BMSK                                   0x4
#define HWIO_MMSS_DSI_0_DLN_PHY_ERR_DLN3_ERR_CONTENTION_LP0_CLR_SHFT                                   0x2
#define HWIO_MMSS_DSI_0_DLN_PHY_ERR_DLN3_ERR_CONTENTION_LP0_BMSK                                       0x4
#define HWIO_MMSS_DSI_0_DLN_PHY_ERR_DLN3_ERR_CONTENTION_LP0_SHFT                                       0x2
#define HWIO_MMSS_DSI_0_DLN_PHY_ERR_DLN2_ERR_CONTENTION_LP0_CLR_BMSK                                   0x2
#define HWIO_MMSS_DSI_0_DLN_PHY_ERR_DLN2_ERR_CONTENTION_LP0_CLR_SHFT                                   0x1
#define HWIO_MMSS_DSI_0_DLN_PHY_ERR_DLN2_ERR_CONTENTION_LP0_BMSK                                       0x2
#define HWIO_MMSS_DSI_0_DLN_PHY_ERR_DLN2_ERR_CONTENTION_LP0_SHFT                                       0x1
#define HWIO_MMSS_DSI_0_DLN_PHY_ERR_DLN1_ERR_CONTENTION_LP0_CLR_BMSK                                   0x1
#define HWIO_MMSS_DSI_0_DLN_PHY_ERR_DLN1_ERR_CONTENTION_LP0_CLR_SHFT                                   0x0
#define HWIO_MMSS_DSI_0_DLN_PHY_ERR_DLN1_ERR_CONTENTION_LP0_BMSK                                       0x1
#define HWIO_MMSS_DSI_0_DLN_PHY_ERR_DLN1_ERR_CONTENTION_LP0_SHFT                                       0x0

#define HWIO_MMSS_DSI_0_CONFIG_ADDR                                                             (DSI_0_DSI_REG_BASE      + 0x0000031c)
#define HWIO_MMSS_DSI_0_CONFIG_RMSK                                                                  0x173
#define HWIO_MMSS_DSI_0_CONFIG_IN          \
        in_dword_masked(HWIO_MMSS_DSI_0_CONFIG_ADDR, HWIO_MMSS_DSI_0_CONFIG_RMSK)
#define HWIO_MMSS_DSI_0_CONFIG_INM(m)      \
        in_dword_masked(HWIO_MMSS_DSI_0_CONFIG_ADDR, m)
#define HWIO_MMSS_DSI_0_CONFIG_SPLIT_LINK_SUPPORT_BMSK                                               0x100
#define HWIO_MMSS_DSI_0_CONFIG_SPLIT_LINK_SUPPORT_SHFT                                                 0x8
#define HWIO_MMSS_DSI_0_CONFIG_LANE_CONFIG_BMSK                                                       0x70
#define HWIO_MMSS_DSI_0_CONFIG_LANE_CONFIG_SHFT                                                        0x4
#define HWIO_MMSS_DSI_0_CONFIG_CPHY_SUPPORT_BMSK                                                       0x2
#define HWIO_MMSS_DSI_0_CONFIG_CPHY_SUPPORT_SHFT                                                       0x1
#define HWIO_MMSS_DSI_0_CONFIG_DPHY_SUPPORT_BMSK                                                       0x1
#define HWIO_MMSS_DSI_0_CONFIG_DPHY_SUPPORT_SHFT                                                       0x0

#define HWIO_MMSS_DSI_0_IOBIST_CTRL2_ADDR                                                       (DSI_0_DSI_REG_BASE      + 0x00000320)
#define HWIO_MMSS_DSI_0_IOBIST_CTRL2_RMSK                                                       0xffffffff
#define HWIO_MMSS_DSI_0_IOBIST_CTRL2_IN          \
        in_dword_masked(HWIO_MMSS_DSI_0_IOBIST_CTRL2_ADDR, HWIO_MMSS_DSI_0_IOBIST_CTRL2_RMSK)
#define HWIO_MMSS_DSI_0_IOBIST_CTRL2_INM(m)      \
        in_dword_masked(HWIO_MMSS_DSI_0_IOBIST_CTRL2_ADDR, m)
#define HWIO_MMSS_DSI_0_IOBIST_CTRL2_OUT(v)      \
        out_dword(HWIO_MMSS_DSI_0_IOBIST_CTRL2_ADDR,v)
#define HWIO_MMSS_DSI_0_IOBIST_CTRL2_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_DSI_0_IOBIST_CTRL2_ADDR,m,v,HWIO_MMSS_DSI_0_IOBIST_CTRL2_IN)
#define HWIO_MMSS_DSI_0_IOBIST_CTRL2_BIST_PRBS_POLY_BMSK                                        0xff000000
#define HWIO_MMSS_DSI_0_IOBIST_CTRL2_BIST_PRBS_POLY_SHFT                                              0x18
#define HWIO_MMSS_DSI_0_IOBIST_CTRL2_BIST_PRBS_SEED_BMSK                                          0xffffff
#define HWIO_MMSS_DSI_0_IOBIST_CTRL2_BIST_PRBS_SEED_SHFT                                               0x0

#define HWIO_MMSS_DSI_0_IOBIST_CTRL3_ADDR                                                       (DSI_0_DSI_REG_BASE      + 0x00000324)
#define HWIO_MMSS_DSI_0_IOBIST_CTRL3_RMSK                                                           0xffff
#define HWIO_MMSS_DSI_0_IOBIST_CTRL3_IN          \
        in_dword_masked(HWIO_MMSS_DSI_0_IOBIST_CTRL3_ADDR, HWIO_MMSS_DSI_0_IOBIST_CTRL3_RMSK)
#define HWIO_MMSS_DSI_0_IOBIST_CTRL3_INM(m)      \
        in_dword_masked(HWIO_MMSS_DSI_0_IOBIST_CTRL3_ADDR, m)
#define HWIO_MMSS_DSI_0_IOBIST_CTRL3_OUT(v)      \
        out_dword(HWIO_MMSS_DSI_0_IOBIST_CTRL3_ADDR,v)
#define HWIO_MMSS_DSI_0_IOBIST_CTRL3_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_DSI_0_IOBIST_CTRL3_ADDR,m,v,HWIO_MMSS_DSI_0_IOBIST_CTRL3_IN)
#define HWIO_MMSS_DSI_0_IOBIST_CTRL3_BIST_PRBS_SOT_BMSK                                             0xff00
#define HWIO_MMSS_DSI_0_IOBIST_CTRL3_BIST_PRBS_SOT_SHFT                                                0x8
#define HWIO_MMSS_DSI_0_IOBIST_CTRL3_BIST_PRBS_HEAD_BMSK                                              0xff
#define HWIO_MMSS_DSI_0_IOBIST_CTRL3_BIST_PRBS_HEAD_SHFT                                               0x0

#define HWIO_MMSS_DSI_0_SCRAMBLE_CTRL_ADDR                                                      (DSI_0_DSI_REG_BASE      + 0x00000328)
#define HWIO_MMSS_DSI_0_SCRAMBLE_CTRL_RMSK                                                             0x1
#define HWIO_MMSS_DSI_0_SCRAMBLE_CTRL_IN          \
        in_dword_masked(HWIO_MMSS_DSI_0_SCRAMBLE_CTRL_ADDR, HWIO_MMSS_DSI_0_SCRAMBLE_CTRL_RMSK)
#define HWIO_MMSS_DSI_0_SCRAMBLE_CTRL_INM(m)      \
        in_dword_masked(HWIO_MMSS_DSI_0_SCRAMBLE_CTRL_ADDR, m)
#define HWIO_MMSS_DSI_0_SCRAMBLE_CTRL_OUT(v)      \
        out_dword(HWIO_MMSS_DSI_0_SCRAMBLE_CTRL_ADDR,v)
#define HWIO_MMSS_DSI_0_SCRAMBLE_CTRL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_DSI_0_SCRAMBLE_CTRL_ADDR,m,v,HWIO_MMSS_DSI_0_SCRAMBLE_CTRL_IN)
#define HWIO_MMSS_DSI_0_SCRAMBLE_CTRL_ENABLE_BMSK                                                      0x1
#define HWIO_MMSS_DSI_0_SCRAMBLE_CTRL_ENABLE_SHFT                                                      0x0

#define HWIO_MMSS_DSI_0_VIDEO_MODE_PIXEL_DATATYPE2_ADDR                                         (DSI_0_DSI_REG_BASE      + 0x0000032c)
#define HWIO_MMSS_DSI_0_VIDEO_MODE_PIXEL_DATATYPE2_RMSK                                               0x3f
#define HWIO_MMSS_DSI_0_VIDEO_MODE_PIXEL_DATATYPE2_IN          \
        in_dword_masked(HWIO_MMSS_DSI_0_VIDEO_MODE_PIXEL_DATATYPE2_ADDR, HWIO_MMSS_DSI_0_VIDEO_MODE_PIXEL_DATATYPE2_RMSK)
#define HWIO_MMSS_DSI_0_VIDEO_MODE_PIXEL_DATATYPE2_INM(m)      \
        in_dword_masked(HWIO_MMSS_DSI_0_VIDEO_MODE_PIXEL_DATATYPE2_ADDR, m)
#define HWIO_MMSS_DSI_0_VIDEO_MODE_PIXEL_DATATYPE2_OUT(v)      \
        out_dword(HWIO_MMSS_DSI_0_VIDEO_MODE_PIXEL_DATATYPE2_ADDR,v)
#define HWIO_MMSS_DSI_0_VIDEO_MODE_PIXEL_DATATYPE2_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_DSI_0_VIDEO_MODE_PIXEL_DATATYPE2_ADDR,m,v,HWIO_MMSS_DSI_0_VIDEO_MODE_PIXEL_DATATYPE2_IN)
#define HWIO_MMSS_DSI_0_VIDEO_MODE_PIXEL_DATATYPE2_RGB101010_BMSK                                     0x3f
#define HWIO_MMSS_DSI_0_VIDEO_MODE_PIXEL_DATATYPE2_RGB101010_SHFT                                      0x0

#define HWIO_MMSS_DSI_0_SPLIT_LINK_CTRL_ADDR                                                    (DSI_0_DSI_REG_BASE      + 0x00000330)
#define HWIO_MMSS_DSI_0_SPLIT_LINK_CTRL_RMSK                                                    0x33777111
#define HWIO_MMSS_DSI_0_SPLIT_LINK_CTRL_IN          \
        in_dword_masked(HWIO_MMSS_DSI_0_SPLIT_LINK_CTRL_ADDR, HWIO_MMSS_DSI_0_SPLIT_LINK_CTRL_RMSK)
#define HWIO_MMSS_DSI_0_SPLIT_LINK_CTRL_INM(m)      \
        in_dword_masked(HWIO_MMSS_DSI_0_SPLIT_LINK_CTRL_ADDR, m)
#define HWIO_MMSS_DSI_0_SPLIT_LINK_CTRL_OUT(v)      \
        out_dword(HWIO_MMSS_DSI_0_SPLIT_LINK_CTRL_ADDR,v)
#define HWIO_MMSS_DSI_0_SPLIT_LINK_CTRL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_DSI_0_SPLIT_LINK_CTRL_ADDR,m,v,HWIO_MMSS_DSI_0_SPLIT_LINK_CTRL_IN)
#define HWIO_MMSS_DSI_0_SPLIT_LINK_CTRL_TX_TRIGGER_LINK_SEL_BMSK                                0x30000000
#define HWIO_MMSS_DSI_0_SPLIT_LINK_CTRL_TX_TRIGGER_LINK_SEL_SHFT                                      0x1c
#define HWIO_MMSS_DSI_0_SPLIT_LINK_CTRL_BTA_LINK_SEL_BMSK                                        0x3000000
#define HWIO_MMSS_DSI_0_SPLIT_LINK_CTRL_BTA_LINK_SEL_SHFT                                             0x18
#define HWIO_MMSS_DSI_0_SPLIT_LINK_CTRL_MDP0_LINK_SEL_BMSK                                        0x700000
#define HWIO_MMSS_DSI_0_SPLIT_LINK_CTRL_MDP0_LINK_SEL_SHFT                                            0x14
#define HWIO_MMSS_DSI_0_SPLIT_LINK_CTRL_HDCP_LINK_SEL_BMSK                                         0x70000
#define HWIO_MMSS_DSI_0_SPLIT_LINK_CTRL_HDCP_LINK_SEL_SHFT                                            0x10
#define HWIO_MMSS_DSI_0_SPLIT_LINK_CTRL_DMA_LINK_SEL_BMSK                                           0x7000
#define HWIO_MMSS_DSI_0_SPLIT_LINK_CTRL_DMA_LINK_SEL_SHFT                                              0xc
#define HWIO_MMSS_DSI_0_SPLIT_LINK_CTRL_COMMAND_INPUT_SWAP_BMSK                                      0x100
#define HWIO_MMSS_DSI_0_SPLIT_LINK_CTRL_COMMAND_INPUT_SWAP_SHFT                                        0x8
#define HWIO_MMSS_DSI_0_SPLIT_LINK_CTRL_VIDEO_INPUT_SWAP_BMSK                                         0x10
#define HWIO_MMSS_DSI_0_SPLIT_LINK_CTRL_VIDEO_INPUT_SWAP_SHFT                                          0x4
#define HWIO_MMSS_DSI_0_SPLIT_LINK_CTRL_EN_BMSK                                                        0x1
#define HWIO_MMSS_DSI_0_SPLIT_LINK_CTRL_EN_SHFT                                                        0x0

#define HWIO_MMSS_DSI_0_SUBLINK1_MISR_CMD_MDP0_ADDR                                             (DSI_0_DSI_REG_BASE      + 0x00000334)
#define HWIO_MMSS_DSI_0_SUBLINK1_MISR_CMD_MDP0_RMSK                                             0xffffffff
#define HWIO_MMSS_DSI_0_SUBLINK1_MISR_CMD_MDP0_IN          \
        in_dword_masked(HWIO_MMSS_DSI_0_SUBLINK1_MISR_CMD_MDP0_ADDR, HWIO_MMSS_DSI_0_SUBLINK1_MISR_CMD_MDP0_RMSK)
#define HWIO_MMSS_DSI_0_SUBLINK1_MISR_CMD_MDP0_INM(m)      \
        in_dword_masked(HWIO_MMSS_DSI_0_SUBLINK1_MISR_CMD_MDP0_ADDR, m)
#define HWIO_MMSS_DSI_0_SUBLINK1_MISR_CMD_MDP0_MISR_BMSK                                        0xffffffff
#define HWIO_MMSS_DSI_0_SUBLINK1_MISR_CMD_MDP0_MISR_SHFT                                               0x0

#define HWIO_MMSS_DSI_0_SUBLINK1_MISR_VIDEO_ADDR                                                (DSI_0_DSI_REG_BASE      + 0x00000338)
#define HWIO_MMSS_DSI_0_SUBLINK1_MISR_VIDEO_RMSK                                                0xffffffff
#define HWIO_MMSS_DSI_0_SUBLINK1_MISR_VIDEO_IN          \
        in_dword_masked(HWIO_MMSS_DSI_0_SUBLINK1_MISR_VIDEO_ADDR, HWIO_MMSS_DSI_0_SUBLINK1_MISR_VIDEO_RMSK)
#define HWIO_MMSS_DSI_0_SUBLINK1_MISR_VIDEO_INM(m)      \
        in_dword_masked(HWIO_MMSS_DSI_0_SUBLINK1_MISR_VIDEO_ADDR, m)
#define HWIO_MMSS_DSI_0_SUBLINK1_MISR_VIDEO_MISR_BMSK                                           0xffffffff
#define HWIO_MMSS_DSI_0_SUBLINK1_MISR_VIDEO_MISR_SHFT                                                  0x0

#define HWIO_MMSS_DSI_0_SUBLINK1_MISR_CMD_DMA_ADDR                                              (DSI_0_DSI_REG_BASE      + 0x0000033c)
#define HWIO_MMSS_DSI_0_SUBLINK1_MISR_CMD_DMA_RMSK                                              0xffffffff
#define HWIO_MMSS_DSI_0_SUBLINK1_MISR_CMD_DMA_IN          \
        in_dword_masked(HWIO_MMSS_DSI_0_SUBLINK1_MISR_CMD_DMA_ADDR, HWIO_MMSS_DSI_0_SUBLINK1_MISR_CMD_DMA_RMSK)
#define HWIO_MMSS_DSI_0_SUBLINK1_MISR_CMD_DMA_INM(m)      \
        in_dword_masked(HWIO_MMSS_DSI_0_SUBLINK1_MISR_CMD_DMA_ADDR, m)
#define HWIO_MMSS_DSI_0_SUBLINK1_MISR_CMD_DMA_MISR_BMSK                                         0xffffffff
#define HWIO_MMSS_DSI_0_SUBLINK1_MISR_CMD_DMA_MISR_SHFT                                                0x0

#define HWIO_MMSS_DSI_0_SUBLINK1_ACK_ERR_STATUS_ADDR                                            (DSI_0_DSI_REG_BASE      + 0x00000340)
#define HWIO_MMSS_DSI_0_SUBLINK1_ACK_ERR_STATUS_RMSK                                            0x1193bfff
#define HWIO_MMSS_DSI_0_SUBLINK1_ACK_ERR_STATUS_IN          \
        in_dword_masked(HWIO_MMSS_DSI_0_SUBLINK1_ACK_ERR_STATUS_ADDR, HWIO_MMSS_DSI_0_SUBLINK1_ACK_ERR_STATUS_RMSK)
#define HWIO_MMSS_DSI_0_SUBLINK1_ACK_ERR_STATUS_INM(m)      \
        in_dword_masked(HWIO_MMSS_DSI_0_SUBLINK1_ACK_ERR_STATUS_ADDR, m)
#define HWIO_MMSS_DSI_0_SUBLINK1_ACK_ERR_STATUS_OUT(v)      \
        out_dword(HWIO_MMSS_DSI_0_SUBLINK1_ACK_ERR_STATUS_ADDR,v)
#define HWIO_MMSS_DSI_0_SUBLINK1_ACK_ERR_STATUS_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_DSI_0_SUBLINK1_ACK_ERR_STATUS_ADDR,m,v,HWIO_MMSS_DSI_0_SUBLINK1_ACK_ERR_STATUS_IN)
#define HWIO_MMSS_DSI_0_SUBLINK1_ACK_ERR_STATUS_ACK_CLR_BMSK                                    0x10000000
#define HWIO_MMSS_DSI_0_SUBLINK1_ACK_ERR_STATUS_ACK_CLR_SHFT                                          0x1c
#define HWIO_MMSS_DSI_0_SUBLINK1_ACK_ERR_STATUS_ACK_BMSK                                        0x10000000
#define HWIO_MMSS_DSI_0_SUBLINK1_ACK_ERR_STATUS_ACK_SHFT                                              0x1c
#define HWIO_MMSS_DSI_0_SUBLINK1_ACK_ERR_STATUS_ERROR_REPORT_DETECTED_CLR_BMSK                   0x1000000
#define HWIO_MMSS_DSI_0_SUBLINK1_ACK_ERR_STATUS_ERROR_REPORT_DETECTED_CLR_SHFT                        0x18
#define HWIO_MMSS_DSI_0_SUBLINK1_ACK_ERR_STATUS_ERROR_REPORT_DETECTED_BMSK                       0x1000000
#define HWIO_MMSS_DSI_0_SUBLINK1_ACK_ERR_STATUS_ERROR_REPORT_DETECTED_SHFT                            0x18
#define HWIO_MMSS_DSI_0_SUBLINK1_ACK_ERR_STATUS_RDBK_INCOMPLETE_PACKET_ERR_CLR_BMSK               0x800000
#define HWIO_MMSS_DSI_0_SUBLINK1_ACK_ERR_STATUS_RDBK_INCOMPLETE_PACKET_ERR_CLR_SHFT                   0x17
#define HWIO_MMSS_DSI_0_SUBLINK1_ACK_ERR_STATUS_RDBK_INCOMPLETE_PACKET_ERR_BMSK                   0x800000
#define HWIO_MMSS_DSI_0_SUBLINK1_ACK_ERR_STATUS_RDBK_INCOMPLETE_PACKET_ERR_SHFT                       0x17
#define HWIO_MMSS_DSI_0_SUBLINK1_ACK_ERR_STATUS_RDBK_DATA_CRC_ERR_CLR_BMSK                        0x100000
#define HWIO_MMSS_DSI_0_SUBLINK1_ACK_ERR_STATUS_RDBK_DATA_CRC_ERR_CLR_SHFT                            0x14
#define HWIO_MMSS_DSI_0_SUBLINK1_ACK_ERR_STATUS_RDBK_DATA_CRC_ERR_BMSK                            0x100000
#define HWIO_MMSS_DSI_0_SUBLINK1_ACK_ERR_STATUS_RDBK_DATA_CRC_ERR_SHFT                                0x14
#define HWIO_MMSS_DSI_0_SUBLINK1_ACK_ERR_STATUS_RDBK_DATA_MULTI_ECC_ERR_CLR_BMSK                   0x20000
#define HWIO_MMSS_DSI_0_SUBLINK1_ACK_ERR_STATUS_RDBK_DATA_MULTI_ECC_ERR_CLR_SHFT                      0x11
#define HWIO_MMSS_DSI_0_SUBLINK1_ACK_ERR_STATUS_RDBK_DATA_MULTI_ECC_ERR_BMSK                       0x20000
#define HWIO_MMSS_DSI_0_SUBLINK1_ACK_ERR_STATUS_RDBK_DATA_MULTI_ECC_ERR_SHFT                          0x11
#define HWIO_MMSS_DSI_0_SUBLINK1_ACK_ERR_STATUS_RDBK_DATA_ECC_ERR_CLR_BMSK                         0x10000
#define HWIO_MMSS_DSI_0_SUBLINK1_ACK_ERR_STATUS_RDBK_DATA_ECC_ERR_CLR_SHFT                            0x10
#define HWIO_MMSS_DSI_0_SUBLINK1_ACK_ERR_STATUS_RDBK_DATA_ECC_ERR_BMSK                             0x10000
#define HWIO_MMSS_DSI_0_SUBLINK1_ACK_ERR_STATUS_RDBK_DATA_ECC_ERR_SHFT                                0x10
#define HWIO_MMSS_DSI_0_SUBLINK1_ACK_ERR_STATUS_PANEL_SPECIFIC_ERR_CLR_BMSK                         0x8000
#define HWIO_MMSS_DSI_0_SUBLINK1_ACK_ERR_STATUS_PANEL_SPECIFIC_ERR_CLR_SHFT                            0xf
#define HWIO_MMSS_DSI_0_SUBLINK1_ACK_ERR_STATUS_PANEL_SPECIFIC_ERR_BMSK                             0x8000
#define HWIO_MMSS_DSI_0_SUBLINK1_ACK_ERR_STATUS_PANEL_SPECIFIC_ERR_SHFT                                0xf
#define HWIO_MMSS_DSI_0_SUBLINK1_ACK_ERR_STATUS_PROTOCOL_VIOLATION_CLR_BMSK                         0x2000
#define HWIO_MMSS_DSI_0_SUBLINK1_ACK_ERR_STATUS_PROTOCOL_VIOLATION_CLR_SHFT                            0xd
#define HWIO_MMSS_DSI_0_SUBLINK1_ACK_ERR_STATUS_PROTOCOL_VIOLATION_BMSK                             0x2000
#define HWIO_MMSS_DSI_0_SUBLINK1_ACK_ERR_STATUS_PROTOCOL_VIOLATION_SHFT                                0xd
#define HWIO_MMSS_DSI_0_SUBLINK1_ACK_ERR_STATUS_VC_ERR_CLR_BMSK                                     0x1000
#define HWIO_MMSS_DSI_0_SUBLINK1_ACK_ERR_STATUS_VC_ERR_CLR_SHFT                                        0xc
#define HWIO_MMSS_DSI_0_SUBLINK1_ACK_ERR_STATUS_VC_ERR_BMSK                                         0x1000
#define HWIO_MMSS_DSI_0_SUBLINK1_ACK_ERR_STATUS_VC_ERR_SHFT                                            0xc
#define HWIO_MMSS_DSI_0_SUBLINK1_ACK_ERR_STATUS_DT_ERR_CLR_BMSK                                      0x800
#define HWIO_MMSS_DSI_0_SUBLINK1_ACK_ERR_STATUS_DT_ERR_CLR_SHFT                                        0xb
#define HWIO_MMSS_DSI_0_SUBLINK1_ACK_ERR_STATUS_DT_ERR_BMSK                                          0x800
#define HWIO_MMSS_DSI_0_SUBLINK1_ACK_ERR_STATUS_DT_ERR_SHFT                                            0xb
#define HWIO_MMSS_DSI_0_SUBLINK1_ACK_ERR_STATUS_CRC_ERR_CLR_BMSK                                     0x400
#define HWIO_MMSS_DSI_0_SUBLINK1_ACK_ERR_STATUS_CRC_ERR_CLR_SHFT                                       0xa
#define HWIO_MMSS_DSI_0_SUBLINK1_ACK_ERR_STATUS_CRC_ERR_BMSK                                         0x400
#define HWIO_MMSS_DSI_0_SUBLINK1_ACK_ERR_STATUS_CRC_ERR_SHFT                                           0xa
#define HWIO_MMSS_DSI_0_SUBLINK1_ACK_ERR_STATUS_MULTI_ECC_ERR_CLR_BMSK                               0x200
#define HWIO_MMSS_DSI_0_SUBLINK1_ACK_ERR_STATUS_MULTI_ECC_ERR_CLR_SHFT                                 0x9
#define HWIO_MMSS_DSI_0_SUBLINK1_ACK_ERR_STATUS_MULTI_ECC_ERR_BMSK                                   0x200
#define HWIO_MMSS_DSI_0_SUBLINK1_ACK_ERR_STATUS_MULTI_ECC_ERR_SHFT                                     0x9
#define HWIO_MMSS_DSI_0_SUBLINK1_ACK_ERR_STATUS_ECC_ERR_CLR_BMSK                                     0x100
#define HWIO_MMSS_DSI_0_SUBLINK1_ACK_ERR_STATUS_ECC_ERR_CLR_SHFT                                       0x8
#define HWIO_MMSS_DSI_0_SUBLINK1_ACK_ERR_STATUS_ECC_ERR_BMSK                                         0x100
#define HWIO_MMSS_DSI_0_SUBLINK1_ACK_ERR_STATUS_ECC_ERR_SHFT                                           0x8
#define HWIO_MMSS_DSI_0_SUBLINK1_ACK_ERR_STATUS_CONTENTION_CLR_BMSK                                   0x80
#define HWIO_MMSS_DSI_0_SUBLINK1_ACK_ERR_STATUS_CONTENTION_CLR_SHFT                                    0x7
#define HWIO_MMSS_DSI_0_SUBLINK1_ACK_ERR_STATUS_CONTENTION_BMSK                                       0x80
#define HWIO_MMSS_DSI_0_SUBLINK1_ACK_ERR_STATUS_CONTENTION_SHFT                                        0x7
#define HWIO_MMSS_DSI_0_SUBLINK1_ACK_ERR_STATUS_FALSE_CTRL_ERR_CLR_BMSK                               0x40
#define HWIO_MMSS_DSI_0_SUBLINK1_ACK_ERR_STATUS_FALSE_CTRL_ERR_CLR_SHFT                                0x6
#define HWIO_MMSS_DSI_0_SUBLINK1_ACK_ERR_STATUS_FALSE_CTRL_ERR_BMSK                                   0x40
#define HWIO_MMSS_DSI_0_SUBLINK1_ACK_ERR_STATUS_FALSE_CTRL_ERR_SHFT                                    0x6
#define HWIO_MMSS_DSI_0_SUBLINK1_ACK_ERR_STATUS_TIMEOUT_CLR_BMSK                                      0x20
#define HWIO_MMSS_DSI_0_SUBLINK1_ACK_ERR_STATUS_TIMEOUT_CLR_SHFT                                       0x5
#define HWIO_MMSS_DSI_0_SUBLINK1_ACK_ERR_STATUS_TIMEOUT_BMSK                                          0x20
#define HWIO_MMSS_DSI_0_SUBLINK1_ACK_ERR_STATUS_TIMEOUT_SHFT                                           0x5
#define HWIO_MMSS_DSI_0_SUBLINK1_ACK_ERR_STATUS_LP_ERR_CLR_BMSK                                       0x10
#define HWIO_MMSS_DSI_0_SUBLINK1_ACK_ERR_STATUS_LP_ERR_CLR_SHFT                                        0x4
#define HWIO_MMSS_DSI_0_SUBLINK1_ACK_ERR_STATUS_LP_ERR_BMSK                                           0x10
#define HWIO_MMSS_DSI_0_SUBLINK1_ACK_ERR_STATUS_LP_ERR_SHFT                                            0x4
#define HWIO_MMSS_DSI_0_SUBLINK1_ACK_ERR_STATUS_ESC_ERR_CLR_BMSK                                       0x8
#define HWIO_MMSS_DSI_0_SUBLINK1_ACK_ERR_STATUS_ESC_ERR_CLR_SHFT                                       0x3
#define HWIO_MMSS_DSI_0_SUBLINK1_ACK_ERR_STATUS_ESC_ERR_BMSK                                           0x8
#define HWIO_MMSS_DSI_0_SUBLINK1_ACK_ERR_STATUS_ESC_ERR_SHFT                                           0x3
#define HWIO_MMSS_DSI_0_SUBLINK1_ACK_ERR_STATUS_EOT_ERR_CLR_BMSK                                       0x4
#define HWIO_MMSS_DSI_0_SUBLINK1_ACK_ERR_STATUS_EOT_ERR_CLR_SHFT                                       0x2
#define HWIO_MMSS_DSI_0_SUBLINK1_ACK_ERR_STATUS_EOT_ERR_BMSK                                           0x4
#define HWIO_MMSS_DSI_0_SUBLINK1_ACK_ERR_STATUS_EOT_ERR_SHFT                                           0x2
#define HWIO_MMSS_DSI_0_SUBLINK1_ACK_ERR_STATUS_SOT_SYNC_ERR_CLR_BMSK                                  0x2
#define HWIO_MMSS_DSI_0_SUBLINK1_ACK_ERR_STATUS_SOT_SYNC_ERR_CLR_SHFT                                  0x1
#define HWIO_MMSS_DSI_0_SUBLINK1_ACK_ERR_STATUS_SOT_SYNC_ERR_BMSK                                      0x2
#define HWIO_MMSS_DSI_0_SUBLINK1_ACK_ERR_STATUS_SOT_SYNC_ERR_SHFT                                      0x1
#define HWIO_MMSS_DSI_0_SUBLINK1_ACK_ERR_STATUS_SOT_ERR_CLR_BMSK                                       0x1
#define HWIO_MMSS_DSI_0_SUBLINK1_ACK_ERR_STATUS_SOT_ERR_CLR_SHFT                                       0x0
#define HWIO_MMSS_DSI_0_SUBLINK1_ACK_ERR_STATUS_SOT_ERR_BMSK                                           0x1
#define HWIO_MMSS_DSI_0_SUBLINK1_ACK_ERR_STATUS_SOT_ERR_SHFT                                           0x0

#define HWIO_MMSS_DSI_0_SUBLINK1_RDBK_DATA0_ADDR                                                (DSI_0_DSI_REG_BASE      + 0x00000344)
#define HWIO_MMSS_DSI_0_SUBLINK1_RDBK_DATA0_RMSK                                                0xffffffff
#define HWIO_MMSS_DSI_0_SUBLINK1_RDBK_DATA0_IN          \
        in_dword_masked(HWIO_MMSS_DSI_0_SUBLINK1_RDBK_DATA0_ADDR, HWIO_MMSS_DSI_0_SUBLINK1_RDBK_DATA0_RMSK)
#define HWIO_MMSS_DSI_0_SUBLINK1_RDBK_DATA0_INM(m)      \
        in_dword_masked(HWIO_MMSS_DSI_0_SUBLINK1_RDBK_DATA0_ADDR, m)
#define HWIO_MMSS_DSI_0_SUBLINK1_RDBK_DATA0_RD_DATA0_BMSK                                       0xffffffff
#define HWIO_MMSS_DSI_0_SUBLINK1_RDBK_DATA0_RD_DATA0_SHFT                                              0x0

#define HWIO_MMSS_DSI_0_SUBLINK1_RDBK_DATA1_ADDR                                                (DSI_0_DSI_REG_BASE      + 0x00000348)
#define HWIO_MMSS_DSI_0_SUBLINK1_RDBK_DATA1_RMSK                                                0xffffffff
#define HWIO_MMSS_DSI_0_SUBLINK1_RDBK_DATA1_IN          \
        in_dword_masked(HWIO_MMSS_DSI_0_SUBLINK1_RDBK_DATA1_ADDR, HWIO_MMSS_DSI_0_SUBLINK1_RDBK_DATA1_RMSK)
#define HWIO_MMSS_DSI_0_SUBLINK1_RDBK_DATA1_INM(m)      \
        in_dword_masked(HWIO_MMSS_DSI_0_SUBLINK1_RDBK_DATA1_ADDR, m)
#define HWIO_MMSS_DSI_0_SUBLINK1_RDBK_DATA1_RD_DATA1_BMSK                                       0xffffffff
#define HWIO_MMSS_DSI_0_SUBLINK1_RDBK_DATA1_RD_DATA1_SHFT                                              0x0

#define HWIO_MMSS_DSI_0_SUBLINK1_RDBK_DATA2_ADDR                                                (DSI_0_DSI_REG_BASE      + 0x0000034c)
#define HWIO_MMSS_DSI_0_SUBLINK1_RDBK_DATA2_RMSK                                                0xffffffff
#define HWIO_MMSS_DSI_0_SUBLINK1_RDBK_DATA2_IN          \
        in_dword_masked(HWIO_MMSS_DSI_0_SUBLINK1_RDBK_DATA2_ADDR, HWIO_MMSS_DSI_0_SUBLINK1_RDBK_DATA2_RMSK)
#define HWIO_MMSS_DSI_0_SUBLINK1_RDBK_DATA2_INM(m)      \
        in_dword_masked(HWIO_MMSS_DSI_0_SUBLINK1_RDBK_DATA2_ADDR, m)
#define HWIO_MMSS_DSI_0_SUBLINK1_RDBK_DATA2_RD_DATA2_BMSK                                       0xffffffff
#define HWIO_MMSS_DSI_0_SUBLINK1_RDBK_DATA2_RD_DATA2_SHFT                                              0x0

#define HWIO_MMSS_DSI_0_SUBLINK1_RDBK_DATA3_ADDR                                                (DSI_0_DSI_REG_BASE      + 0x00000350)
#define HWIO_MMSS_DSI_0_SUBLINK1_RDBK_DATA3_RMSK                                                0xffffffff
#define HWIO_MMSS_DSI_0_SUBLINK1_RDBK_DATA3_IN          \
        in_dword_masked(HWIO_MMSS_DSI_0_SUBLINK1_RDBK_DATA3_ADDR, HWIO_MMSS_DSI_0_SUBLINK1_RDBK_DATA3_RMSK)
#define HWIO_MMSS_DSI_0_SUBLINK1_RDBK_DATA3_INM(m)      \
        in_dword_masked(HWIO_MMSS_DSI_0_SUBLINK1_RDBK_DATA3_ADDR, m)
#define HWIO_MMSS_DSI_0_SUBLINK1_RDBK_DATA3_RD_DATA3_BMSK                                       0xffffffff
#define HWIO_MMSS_DSI_0_SUBLINK1_RDBK_DATA3_RD_DATA3_SHFT                                              0x0

#define HWIO_MMSS_DSI_0_SUBLINK1_RDBK_DATA_CTRL_ADDR                                            (DSI_0_DSI_REG_BASE      + 0x00000354)
#define HWIO_MMSS_DSI_0_SUBLINK1_RDBK_DATA_CTRL_RMSK                                              0xff0001
#define HWIO_MMSS_DSI_0_SUBLINK1_RDBK_DATA_CTRL_IN          \
        in_dword_masked(HWIO_MMSS_DSI_0_SUBLINK1_RDBK_DATA_CTRL_ADDR, HWIO_MMSS_DSI_0_SUBLINK1_RDBK_DATA_CTRL_RMSK)
#define HWIO_MMSS_DSI_0_SUBLINK1_RDBK_DATA_CTRL_INM(m)      \
        in_dword_masked(HWIO_MMSS_DSI_0_SUBLINK1_RDBK_DATA_CTRL_ADDR, m)
#define HWIO_MMSS_DSI_0_SUBLINK1_RDBK_DATA_CTRL_OUT(v)      \
        out_dword(HWIO_MMSS_DSI_0_SUBLINK1_RDBK_DATA_CTRL_ADDR,v)
#define HWIO_MMSS_DSI_0_SUBLINK1_RDBK_DATA_CTRL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_DSI_0_SUBLINK1_RDBK_DATA_CTRL_ADDR,m,v,HWIO_MMSS_DSI_0_SUBLINK1_RDBK_DATA_CTRL_IN)
#define HWIO_MMSS_DSI_0_SUBLINK1_RDBK_DATA_CTRL_RDBK_DATA_COUNT_BMSK                              0xff0000
#define HWIO_MMSS_DSI_0_SUBLINK1_RDBK_DATA_CTRL_RDBK_DATA_COUNT_SHFT                                  0x10
#define HWIO_MMSS_DSI_0_SUBLINK1_RDBK_DATA_CTRL_RDBK_DATA_CLR_BMSK                                     0x1
#define HWIO_MMSS_DSI_0_SUBLINK1_RDBK_DATA_CTRL_RDBK_DATA_CLR_SHFT                                     0x0



/*----------------------------------------------------------------------------
 * MODULE: MMSS_DSI_0_PHY
 *--------------------------------------------------------------------------*/

/*----------------------------------------------------------------------------
 * MODULE: MMSS_HDMI
 *--------------------------------------------------------------------------*/

#define HWIO_MMSS_HDMI_CTRL_ADDR                                                          (MMSS_HDMI_REG_BASE      + 0x00000000)
#define HWIO_MMSS_HDMI_CTRL_RMSK                                                          0xff100003
#define HWIO_MMSS_HDMI_CTRL_IN          \
        in_dword_masked(HWIO_MMSS_HDMI_CTRL_ADDR, HWIO_MMSS_HDMI_CTRL_RMSK)
#define HWIO_MMSS_HDMI_CTRL_INM(m)      \
        in_dword_masked(HWIO_MMSS_HDMI_CTRL_ADDR, m)
#define HWIO_MMSS_HDMI_CTRL_OUT(v)      \
        out_dword(HWIO_MMSS_HDMI_CTRL_ADDR,v)
#define HWIO_MMSS_HDMI_CTRL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_HDMI_CTRL_ADDR,m,v,HWIO_MMSS_HDMI_CTRL_IN)
#define HWIO_MMSS_HDMI_CTRL_DATAPATH_MODE_BMSK                                            0x80000000
#define HWIO_MMSS_HDMI_CTRL_DATAPATH_MODE_SHFT                                                  0x1f
#define HWIO_MMSS_HDMI_CTRL_SSCP_LOC_BMSK                                                 0x60000000
#define HWIO_MMSS_HDMI_CTRL_SSCP_LOC_SHFT                                                       0x1d
#define HWIO_MMSS_HDMI_CTRL_SCRAMBLER_EN_BMSK                                             0x10000000
#define HWIO_MMSS_HDMI_CTRL_SCRAMBLER_EN_SHFT                                                   0x1c
#define HWIO_MMSS_HDMI_CTRL_GC_CD_PP_OVERRIDE_BMSK                                         0x8000000
#define HWIO_MMSS_HDMI_CTRL_GC_CD_PP_OVERRIDE_SHFT                                              0x1b
#define HWIO_MMSS_HDMI_CTRL_CD_BMSK                                                        0x7000000
#define HWIO_MMSS_HDMI_CTRL_CD_SHFT                                                             0x18
#define HWIO_MMSS_HDMI_CTRL_RB_SWITCH_EN_BMSK                                               0x100000
#define HWIO_MMSS_HDMI_CTRL_RB_SWITCH_EN_SHFT                                                   0x14
#define HWIO_MMSS_HDMI_CTRL_HDMI_DVI_SEL_BMSK                                                    0x2
#define HWIO_MMSS_HDMI_CTRL_HDMI_DVI_SEL_SHFT                                                    0x1
#define HWIO_MMSS_HDMI_CTRL_ENABLE_BMSK                                                          0x1
#define HWIO_MMSS_HDMI_CTRL_ENABLE_SHFT                                                          0x0

#define HWIO_MMSS_HDMI_LANE_CTRL_ADDR                                                     (MMSS_HDMI_REG_BASE      + 0x00000004)
#define HWIO_MMSS_HDMI_LANE_CTRL_RMSK                                                          0x73f
#define HWIO_MMSS_HDMI_LANE_CTRL_IN          \
        in_dword_masked(HWIO_MMSS_HDMI_LANE_CTRL_ADDR, HWIO_MMSS_HDMI_LANE_CTRL_RMSK)
#define HWIO_MMSS_HDMI_LANE_CTRL_INM(m)      \
        in_dword_masked(HWIO_MMSS_HDMI_LANE_CTRL_ADDR, m)
#define HWIO_MMSS_HDMI_LANE_CTRL_OUT(v)      \
        out_dword(HWIO_MMSS_HDMI_LANE_CTRL_ADDR,v)
#define HWIO_MMSS_HDMI_LANE_CTRL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_HDMI_LANE_CTRL_ADDR,m,v,HWIO_MMSS_HDMI_LANE_CTRL_IN)
#define HWIO_MMSS_HDMI_LANE_CTRL_CH2_INV_BMSK                                                  0x400
#define HWIO_MMSS_HDMI_LANE_CTRL_CH2_INV_SHFT                                                    0xa
#define HWIO_MMSS_HDMI_LANE_CTRL_CH1_INV_BMSK                                                  0x200
#define HWIO_MMSS_HDMI_LANE_CTRL_CH1_INV_SHFT                                                    0x9
#define HWIO_MMSS_HDMI_LANE_CTRL_CH0_INV_BMSK                                                  0x100
#define HWIO_MMSS_HDMI_LANE_CTRL_CH0_INV_SHFT                                                    0x8
#define HWIO_MMSS_HDMI_LANE_CTRL_CH2_MAPPING_BMSK                                               0x30
#define HWIO_MMSS_HDMI_LANE_CTRL_CH2_MAPPING_SHFT                                                0x4
#define HWIO_MMSS_HDMI_LANE_CTRL_CH1_MAPPING_BMSK                                                0xc
#define HWIO_MMSS_HDMI_LANE_CTRL_CH1_MAPPING_SHFT                                                0x2
#define HWIO_MMSS_HDMI_LANE_CTRL_CH0_MAPPING_BMSK                                                0x3
#define HWIO_MMSS_HDMI_LANE_CTRL_CH0_MAPPING_SHFT                                                0x0

#define HWIO_MMSS_HDMI_TEST_PATTERN_ADDR                                                  (MMSS_HDMI_REG_BASE      + 0x00000010)
#define HWIO_MMSS_HDMI_TEST_PATTERN_RMSK                                                   0x3ff0033
#define HWIO_MMSS_HDMI_TEST_PATTERN_IN          \
        in_dword_masked(HWIO_MMSS_HDMI_TEST_PATTERN_ADDR, HWIO_MMSS_HDMI_TEST_PATTERN_RMSK)
#define HWIO_MMSS_HDMI_TEST_PATTERN_INM(m)      \
        in_dword_masked(HWIO_MMSS_HDMI_TEST_PATTERN_ADDR, m)
#define HWIO_MMSS_HDMI_TEST_PATTERN_OUT(v)      \
        out_dword(HWIO_MMSS_HDMI_TEST_PATTERN_ADDR,v)
#define HWIO_MMSS_HDMI_TEST_PATTERN_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_HDMI_TEST_PATTERN_ADDR,m,v,HWIO_MMSS_HDMI_TEST_PATTERN_IN)
#define HWIO_MMSS_HDMI_TEST_PATTERN_STATIC_TEST_PAT_BMSK                                   0x3ff0000
#define HWIO_MMSS_HDMI_TEST_PATTERN_STATIC_TEST_PAT_SHFT                                        0x10
#define HWIO_MMSS_HDMI_TEST_PATTERN_RANDOM_PAT_RESET_BMSK                                       0x20
#define HWIO_MMSS_HDMI_TEST_PATTERN_RANDOM_PAT_RESET_SHFT                                        0x5
#define HWIO_MMSS_HDMI_TEST_PATTERN_RANDOM_PAT_OUT_EN_BMSK                                      0x10
#define HWIO_MMSS_HDMI_TEST_PATTERN_RANDOM_PAT_OUT_EN_SHFT                                       0x4
#define HWIO_MMSS_HDMI_TEST_PATTERN_HALF_CLK_PAT_SEL_BMSK                                        0x2
#define HWIO_MMSS_HDMI_TEST_PATTERN_HALF_CLK_PAT_SEL_SHFT                                        0x1
#define HWIO_MMSS_HDMI_TEST_PATTERN_OUTPUT_ENABLE_BMSK                                           0x1
#define HWIO_MMSS_HDMI_TEST_PATTERN_OUTPUT_ENABLE_SHFT                                           0x0

#define HWIO_MMSS_HDMI_RANDOM_PATTERN_ADDR                                                (MMSS_HDMI_REG_BASE      + 0x00000014)
#define HWIO_MMSS_HDMI_RANDOM_PATTERN_RMSK                                                 0x1ffffff
#define HWIO_MMSS_HDMI_RANDOM_PATTERN_IN          \
        in_dword_masked(HWIO_MMSS_HDMI_RANDOM_PATTERN_ADDR, HWIO_MMSS_HDMI_RANDOM_PATTERN_RMSK)
#define HWIO_MMSS_HDMI_RANDOM_PATTERN_INM(m)      \
        in_dword_masked(HWIO_MMSS_HDMI_RANDOM_PATTERN_ADDR, m)
#define HWIO_MMSS_HDMI_RANDOM_PATTERN_OUT(v)      \
        out_dword(HWIO_MMSS_HDMI_RANDOM_PATTERN_ADDR,v)
#define HWIO_MMSS_HDMI_RANDOM_PATTERN_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_HDMI_RANDOM_PATTERN_ADDR,m,v,HWIO_MMSS_HDMI_RANDOM_PATTERN_IN)
#define HWIO_MMSS_HDMI_RANDOM_PATTERN_DURING_DE_ONLY_BMSK                                  0x1000000
#define HWIO_MMSS_HDMI_RANDOM_PATTERN_DURING_DE_ONLY_SHFT                                       0x18
#define HWIO_MMSS_HDMI_RANDOM_PATTERN_SEED_BMSK                                             0xffffff
#define HWIO_MMSS_HDMI_RANDOM_PATTERN_SEED_SHFT                                                  0x0

#define HWIO_MMSS_HDMI_PKT_BLK_CTRL_ADDR                                                  (MMSS_HDMI_REG_BASE      + 0x00000018)
#define HWIO_MMSS_HDMI_PKT_BLK_CTRL_RMSK                                                  0x3fff1351
#define HWIO_MMSS_HDMI_PKT_BLK_CTRL_IN          \
        in_dword_masked(HWIO_MMSS_HDMI_PKT_BLK_CTRL_ADDR, HWIO_MMSS_HDMI_PKT_BLK_CTRL_RMSK)
#define HWIO_MMSS_HDMI_PKT_BLK_CTRL_INM(m)      \
        in_dword_masked(HWIO_MMSS_HDMI_PKT_BLK_CTRL_ADDR, m)
#define HWIO_MMSS_HDMI_PKT_BLK_CTRL_OUT(v)      \
        out_dword(HWIO_MMSS_HDMI_PKT_BLK_CTRL_ADDR,v)
#define HWIO_MMSS_HDMI_PKT_BLK_CTRL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_HDMI_PKT_BLK_CTRL_ADDR,m,v,HWIO_MMSS_HDMI_PKT_BLK_CTRL_IN)
#define HWIO_MMSS_HDMI_PKT_BLK_CTRL_H_CNT_OVERRIDE_VAL_BMSK                               0x3fff0000
#define HWIO_MMSS_HDMI_PKT_BLK_CTRL_H_CNT_OVERRIDE_VAL_SHFT                                     0x10
#define HWIO_MMSS_HDMI_PKT_BLK_CTRL_PACKET_CONTROL_MODE_BMSK                                  0x1000
#define HWIO_MMSS_HDMI_PKT_BLK_CTRL_PACKET_CONTROL_MODE_SHFT                                     0xc
#define HWIO_MMSS_HDMI_PKT_BLK_CTRL_ERROR_MASK_BMSK                                            0x200
#define HWIO_MMSS_HDMI_PKT_BLK_CTRL_ERROR_MASK_SHFT                                              0x9
#define HWIO_MMSS_HDMI_PKT_BLK_CTRL_ERROR_ACK_BMSK                                             0x100
#define HWIO_MMSS_HDMI_PKT_BLK_CTRL_ERROR_ACK_SHFT                                               0x8
#define HWIO_MMSS_HDMI_PKT_BLK_CTRL_H_CNT_OVERRIDE_EN_BMSK                                      0x40
#define HWIO_MMSS_HDMI_PKT_BLK_CTRL_H_CNT_OVERRIDE_EN_SHFT                                       0x6
#define HWIO_MMSS_HDMI_PKT_BLK_CTRL_PKT_GEN_VERSION_BMSK                                        0x10
#define HWIO_MMSS_HDMI_PKT_BLK_CTRL_PKT_GEN_VERSION_SHFT                                         0x4
#define HWIO_MMSS_HDMI_PKT_BLK_CTRL_KEEPOUT_MODE_BMSK                                            0x1
#define HWIO_MMSS_HDMI_PKT_BLK_CTRL_KEEPOUT_MODE_SHFT                                            0x0

#define HWIO_MMSS_HDMI_STATUS_ADDR                                                        (MMSS_HDMI_REG_BASE      + 0x0000001c)
#define HWIO_MMSS_HDMI_STATUS_RMSK                                                         0x8110001
#define HWIO_MMSS_HDMI_STATUS_IN          \
        in_dword_masked(HWIO_MMSS_HDMI_STATUS_ADDR, HWIO_MMSS_HDMI_STATUS_RMSK)
#define HWIO_MMSS_HDMI_STATUS_INM(m)      \
        in_dword_masked(HWIO_MMSS_HDMI_STATUS_ADDR, m)
#define HWIO_MMSS_HDMI_STATUS_ERROR_INT_BMSK                                               0x8000000
#define HWIO_MMSS_HDMI_STATUS_ERROR_INT_SHFT                                                    0x1b
#define HWIO_MMSS_HDMI_STATUS_VBI_PKT_ERROR_BMSK                                            0x100000
#define HWIO_MMSS_HDMI_STATUS_VBI_PKT_ERROR_SHFT                                                0x14
#define HWIO_MMSS_HDMI_STATUS_AUDIO_PKT_ERROR_BMSK                                           0x10000
#define HWIO_MMSS_HDMI_STATUS_AUDIO_PKT_ERROR_SHFT                                              0x10
#define HWIO_MMSS_HDMI_STATUS_ACTIVE_AVMUTE_BMSK                                                 0x1
#define HWIO_MMSS_HDMI_STATUS_ACTIVE_AVMUTE_SHFT                                                 0x0

#define HWIO_MMSS_HDMI_AUDIO_PKT_CTRL_ADDR                                                (MMSS_HDMI_REG_BASE      + 0x00000020)
#define HWIO_MMSS_HDMI_AUDIO_PKT_CTRL_RMSK                                                0x8c1f5131
#define HWIO_MMSS_HDMI_AUDIO_PKT_CTRL_IN          \
        in_dword_masked(HWIO_MMSS_HDMI_AUDIO_PKT_CTRL_ADDR, HWIO_MMSS_HDMI_AUDIO_PKT_CTRL_RMSK)
#define HWIO_MMSS_HDMI_AUDIO_PKT_CTRL_INM(m)      \
        in_dword_masked(HWIO_MMSS_HDMI_AUDIO_PKT_CTRL_ADDR, m)
#define HWIO_MMSS_HDMI_AUDIO_PKT_CTRL_OUT(v)      \
        out_dword(HWIO_MMSS_HDMI_AUDIO_PKT_CTRL_ADDR,v)
#define HWIO_MMSS_HDMI_AUDIO_PKT_CTRL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_HDMI_AUDIO_PKT_CTRL_ADDR,m,v,HWIO_MMSS_HDMI_AUDIO_PKT_CTRL_IN)
#define HWIO_MMSS_HDMI_AUDIO_PKT_CTRL_BLANK_TEST_DATA_BMSK                                0x80000000
#define HWIO_MMSS_HDMI_AUDIO_PKT_CTRL_BLANK_TEST_DATA_SHFT                                      0x1f
#define HWIO_MMSS_HDMI_AUDIO_PKT_CTRL_AUDIO_PKT_PULSE_BMSK                                 0x8000000
#define HWIO_MMSS_HDMI_AUDIO_PKT_CTRL_AUDIO_PKT_PULSE_SHFT                                      0x1b
#define HWIO_MMSS_HDMI_AUDIO_PKT_CTRL_CS_60958_UPDATE_BMSK                                 0x4000000
#define HWIO_MMSS_HDMI_AUDIO_PKT_CTRL_CS_60958_UPDATE_SHFT                                      0x1a
#define HWIO_MMSS_HDMI_AUDIO_PKT_CTRL_AUDIO_PKTS_PER_LINE_BMSK                              0x1f0000
#define HWIO_MMSS_HDMI_AUDIO_PKT_CTRL_AUDIO_PKTS_PER_LINE_SHFT                                  0x10
#define HWIO_MMSS_HDMI_AUDIO_PKT_CTRL_AUDIO_TEST_MODE_BMSK                                    0x4000
#define HWIO_MMSS_HDMI_AUDIO_PKT_CTRL_AUDIO_TEST_MODE_SHFT                                       0xe
#define HWIO_MMSS_HDMI_AUDIO_PKT_CTRL_AUDIO_TEST_EN_BMSK                                      0x1000
#define HWIO_MMSS_HDMI_AUDIO_PKT_CTRL_AUDIO_TEST_EN_SHFT                                         0xc
#define HWIO_MMSS_HDMI_AUDIO_PKT_CTRL_AUDIO_SEND_MAX_PKTS_BMSK                                 0x100
#define HWIO_MMSS_HDMI_AUDIO_PKT_CTRL_AUDIO_SEND_MAX_PKTS_SHFT                                   0x8
#define HWIO_MMSS_HDMI_AUDIO_PKT_CTRL_AUDIO_DELAY_EN_BMSK                                       0x30
#define HWIO_MMSS_HDMI_AUDIO_PKT_CTRL_AUDIO_DELAY_EN_SHFT                                        0x4
#define HWIO_MMSS_HDMI_AUDIO_PKT_CTRL_AUDIO_SAMPLE_SEND_BMSK                                     0x1
#define HWIO_MMSS_HDMI_AUDIO_PKT_CTRL_AUDIO_SAMPLE_SEND_SHFT                                     0x0

#define HWIO_MMSS_HDMI_AUDIO_PKT_CTRL2_ADDR                                               (MMSS_HDMI_REG_BASE      + 0x00000044)
#define HWIO_MMSS_HDMI_AUDIO_PKT_CTRL2_RMSK                                                    0xf13
#define HWIO_MMSS_HDMI_AUDIO_PKT_CTRL2_IN          \
        in_dword_masked(HWIO_MMSS_HDMI_AUDIO_PKT_CTRL2_ADDR, HWIO_MMSS_HDMI_AUDIO_PKT_CTRL2_RMSK)
#define HWIO_MMSS_HDMI_AUDIO_PKT_CTRL2_INM(m)      \
        in_dword_masked(HWIO_MMSS_HDMI_AUDIO_PKT_CTRL2_ADDR, m)
#define HWIO_MMSS_HDMI_AUDIO_PKT_CTRL2_OUT(v)      \
        out_dword(HWIO_MMSS_HDMI_AUDIO_PKT_CTRL2_ADDR,v)
#define HWIO_MMSS_HDMI_AUDIO_PKT_CTRL2_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_HDMI_AUDIO_PKT_CTRL2_ADDR,m,v,HWIO_MMSS_HDMI_AUDIO_PKT_CTRL2_IN)
#define HWIO_MMSS_HDMI_AUDIO_PKT_CTRL2_CHANNEL_ENABLE_BMSK                                     0xf00
#define HWIO_MMSS_HDMI_AUDIO_PKT_CTRL2_CHANNEL_ENABLE_SHFT                                       0x8
#define HWIO_MMSS_HDMI_AUDIO_PKT_CTRL2_CS_60958_SOURCE_BMSK                                     0x10
#define HWIO_MMSS_HDMI_AUDIO_PKT_CTRL2_CS_60958_SOURCE_SHFT                                      0x4
#define HWIO_MMSS_HDMI_AUDIO_PKT_CTRL2_LAYOUT_SEL_BMSK                                           0x2
#define HWIO_MMSS_HDMI_AUDIO_PKT_CTRL2_LAYOUT_SEL_SHFT                                           0x1
#define HWIO_MMSS_HDMI_AUDIO_PKT_CTRL2_LAYOUT_OVRD_BMSK                                          0x1
#define HWIO_MMSS_HDMI_AUDIO_PKT_CTRL2_LAYOUT_OVRD_SHFT                                          0x0

#define HWIO_MMSS_HDMI_ACR_PKT_CTRL_ADDR                                                  (MMSS_HDMI_REG_BASE      + 0x00000024)
#define HWIO_MMSS_HDMI_ACR_PKT_CTRL_RMSK                                                  0x80ff1133
#define HWIO_MMSS_HDMI_ACR_PKT_CTRL_IN          \
        in_dword_masked(HWIO_MMSS_HDMI_ACR_PKT_CTRL_ADDR, HWIO_MMSS_HDMI_ACR_PKT_CTRL_RMSK)
#define HWIO_MMSS_HDMI_ACR_PKT_CTRL_INM(m)      \
        in_dword_masked(HWIO_MMSS_HDMI_ACR_PKT_CTRL_ADDR, m)
#define HWIO_MMSS_HDMI_ACR_PKT_CTRL_OUT(v)      \
        out_dword(HWIO_MMSS_HDMI_ACR_PKT_CTRL_ADDR,v)
#define HWIO_MMSS_HDMI_ACR_PKT_CTRL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_HDMI_ACR_PKT_CTRL_ADDR,m,v,HWIO_MMSS_HDMI_ACR_PKT_CTRL_IN)
#define HWIO_MMSS_HDMI_ACR_PKT_CTRL_AUDIO_PRIORITY_BMSK                                   0x80000000
#define HWIO_MMSS_HDMI_ACR_PKT_CTRL_AUDIO_PRIORITY_SHFT                                         0x1f
#define HWIO_MMSS_HDMI_ACR_PKT_CTRL_CTS_FRAC_BMSK                                           0xe00000
#define HWIO_MMSS_HDMI_ACR_PKT_CTRL_CTS_FRAC_SHFT                                               0x15
#define HWIO_MMSS_HDMI_ACR_PKT_CTRL_CTS_FRAC_OVERRIDE_BMSK                                  0x100000
#define HWIO_MMSS_HDMI_ACR_PKT_CTRL_CTS_FRAC_OVERRIDE_SHFT                                      0x14
#define HWIO_MMSS_HDMI_ACR_PKT_CTRL_N_MULTIPLE_BMSK                                          0xf0000
#define HWIO_MMSS_HDMI_ACR_PKT_CTRL_N_MULTIPLE_SHFT                                             0x10
#define HWIO_MMSS_HDMI_ACR_PKT_CTRL_AUTO_SEND_BMSK                                            0x1000
#define HWIO_MMSS_HDMI_ACR_PKT_CTRL_AUTO_SEND_SHFT                                               0xc
#define HWIO_MMSS_HDMI_ACR_PKT_CTRL_SOURCE_BMSK                                                0x100
#define HWIO_MMSS_HDMI_ACR_PKT_CTRL_SOURCE_SHFT                                                  0x8
#define HWIO_MMSS_HDMI_ACR_PKT_CTRL_SELECT_BMSK                                                 0x30
#define HWIO_MMSS_HDMI_ACR_PKT_CTRL_SELECT_SHFT                                                  0x4
#define HWIO_MMSS_HDMI_ACR_PKT_CTRL_CONT_BMSK                                                    0x2
#define HWIO_MMSS_HDMI_ACR_PKT_CTRL_CONT_SHFT                                                    0x1
#define HWIO_MMSS_HDMI_ACR_PKT_CTRL_SEND_BMSK                                                    0x1
#define HWIO_MMSS_HDMI_ACR_PKT_CTRL_SEND_SHFT                                                    0x0

#define HWIO_MMSS_HDMI_VBI_PKT_CTRL_ADDR                                                  (MMSS_HDMI_REG_BASE      + 0x00000028)
#define HWIO_MMSS_HDMI_VBI_PKT_CTRL_RMSK                                                  0x3f3f3333
#define HWIO_MMSS_HDMI_VBI_PKT_CTRL_IN          \
        in_dword_masked(HWIO_MMSS_HDMI_VBI_PKT_CTRL_ADDR, HWIO_MMSS_HDMI_VBI_PKT_CTRL_RMSK)
#define HWIO_MMSS_HDMI_VBI_PKT_CTRL_INM(m)      \
        in_dword_masked(HWIO_MMSS_HDMI_VBI_PKT_CTRL_ADDR, m)
#define HWIO_MMSS_HDMI_VBI_PKT_CTRL_OUT(v)      \
        out_dword(HWIO_MMSS_HDMI_VBI_PKT_CTRL_ADDR,v)
#define HWIO_MMSS_HDMI_VBI_PKT_CTRL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_HDMI_VBI_PKT_CTRL_ADDR,m,v,HWIO_MMSS_HDMI_VBI_PKT_CTRL_IN)
#define HWIO_MMSS_HDMI_VBI_PKT_CTRL_ACP_LINE_BMSK                                         0x3f000000
#define HWIO_MMSS_HDMI_VBI_PKT_CTRL_ACP_LINE_SHFT                                               0x18
#define HWIO_MMSS_HDMI_VBI_PKT_CTRL_ISRC_LINE_BMSK                                          0x3f0000
#define HWIO_MMSS_HDMI_VBI_PKT_CTRL_ISRC_LINE_SHFT                                              0x10
#define HWIO_MMSS_HDMI_VBI_PKT_CTRL_ACP_SOURCE_BMSK                                           0x2000
#define HWIO_MMSS_HDMI_VBI_PKT_CTRL_ACP_SOURCE_SHFT                                              0xd
#define HWIO_MMSS_HDMI_VBI_PKT_CTRL_ACP_SEND_BMSK                                             0x1000
#define HWIO_MMSS_HDMI_VBI_PKT_CTRL_ACP_SEND_SHFT                                                0xc
#define HWIO_MMSS_HDMI_VBI_PKT_CTRL_ISRC_CONT_BMSK                                             0x200
#define HWIO_MMSS_HDMI_VBI_PKT_CTRL_ISRC_CONT_SHFT                                               0x9
#define HWIO_MMSS_HDMI_VBI_PKT_CTRL_ISRC_SEND_BMSK                                             0x100
#define HWIO_MMSS_HDMI_VBI_PKT_CTRL_ISRC_SEND_SHFT                                               0x8
#define HWIO_MMSS_HDMI_VBI_PKT_CTRL_GC_CONT_BMSK                                                0x20
#define HWIO_MMSS_HDMI_VBI_PKT_CTRL_GC_CONT_SHFT                                                 0x5
#define HWIO_MMSS_HDMI_VBI_PKT_CTRL_GC_SEND_BMSK                                                0x10
#define HWIO_MMSS_HDMI_VBI_PKT_CTRL_GC_SEND_SHFT                                                 0x4
#define HWIO_MMSS_HDMI_VBI_PKT_CTRL_GC_FIELD_SEND_BMSK                                           0x2
#define HWIO_MMSS_HDMI_VBI_PKT_CTRL_GC_FIELD_SEND_SHFT                                           0x1
#define HWIO_MMSS_HDMI_VBI_PKT_CTRL_NULL_SEND_BMSK                                               0x1
#define HWIO_MMSS_HDMI_VBI_PKT_CTRL_NULL_SEND_SHFT                                               0x0

#define HWIO_MMSS_HDMI_INFOFRAME_CTRL0_ADDR                                               (MMSS_HDMI_REG_BASE      + 0x0000002c)
#define HWIO_MMSS_HDMI_INFOFRAME_CTRL0_RMSK                                                 0x1fb7f3
#define HWIO_MMSS_HDMI_INFOFRAME_CTRL0_IN          \
        in_dword_masked(HWIO_MMSS_HDMI_INFOFRAME_CTRL0_ADDR, HWIO_MMSS_HDMI_INFOFRAME_CTRL0_RMSK)
#define HWIO_MMSS_HDMI_INFOFRAME_CTRL0_INM(m)      \
        in_dword_masked(HWIO_MMSS_HDMI_INFOFRAME_CTRL0_ADDR, m)
#define HWIO_MMSS_HDMI_INFOFRAME_CTRL0_OUT(v)      \
        out_dword(HWIO_MMSS_HDMI_INFOFRAME_CTRL0_ADDR,v)
#define HWIO_MMSS_HDMI_INFOFRAME_CTRL0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_HDMI_INFOFRAME_CTRL0_ADDR,m,v,HWIO_MMSS_HDMI_INFOFRAME_CTRL0_IN)
#define HWIO_MMSS_HDMI_INFOFRAME_CTRL0_AUDIO_METADATA_UPDATE_BMSK                           0x100000
#define HWIO_MMSS_HDMI_INFOFRAME_CTRL0_AUDIO_METADATA_UPDATE_SHFT                               0x14
#define HWIO_MMSS_HDMI_INFOFRAME_CTRL0_AUDIO_METADATA_CONT_BMSK                              0x80000
#define HWIO_MMSS_HDMI_INFOFRAME_CTRL0_AUDIO_METADATA_CONT_SHFT                                 0x13
#define HWIO_MMSS_HDMI_INFOFRAME_CTRL0_AUDIO_METADATA_SEND_BMSK                              0x40000
#define HWIO_MMSS_HDMI_INFOFRAME_CTRL0_AUDIO_METADATA_SEND_SHFT                                 0x12
#define HWIO_MMSS_HDMI_INFOFRAME_CTRL0_HFVS_INFO_UPDATE_BMSK                                 0x20000
#define HWIO_MMSS_HDMI_INFOFRAME_CTRL0_HFVS_INFO_UPDATE_SHFT                                    0x11
#define HWIO_MMSS_HDMI_INFOFRAME_CTRL0_HFVS_INFO_CONT_BMSK                                   0x10000
#define HWIO_MMSS_HDMI_INFOFRAME_CTRL0_HFVS_INFO_CONT_SHFT                                      0x10
#define HWIO_MMSS_HDMI_INFOFRAME_CTRL0_HFVS_INFO_SEND_BMSK                                    0x8000
#define HWIO_MMSS_HDMI_INFOFRAME_CTRL0_HFVS_INFO_SEND_SHFT                                       0xf
#define HWIO_MMSS_HDMI_INFOFRAME_CTRL0_VENSPEC_INFO_CONT_BMSK                                 0x2000
#define HWIO_MMSS_HDMI_INFOFRAME_CTRL0_VENSPEC_INFO_CONT_SHFT                                    0xd
#define HWIO_MMSS_HDMI_INFOFRAME_CTRL0_VENSPEC_INFO_SEND_BMSK                                 0x1000
#define HWIO_MMSS_HDMI_INFOFRAME_CTRL0_VENSPEC_INFO_SEND_SHFT                                    0xc
#define HWIO_MMSS_HDMI_INFOFRAME_CTRL0_MPEG_INFO_UPDATE_BMSK                                   0x400
#define HWIO_MMSS_HDMI_INFOFRAME_CTRL0_MPEG_INFO_UPDATE_SHFT                                     0xa
#define HWIO_MMSS_HDMI_INFOFRAME_CTRL0_MPEG_INFO_CONT_BMSK                                     0x200
#define HWIO_MMSS_HDMI_INFOFRAME_CTRL0_MPEG_INFO_CONT_SHFT                                       0x9
#define HWIO_MMSS_HDMI_INFOFRAME_CTRL0_MPEG_INFO_SEND_BMSK                                     0x100
#define HWIO_MMSS_HDMI_INFOFRAME_CTRL0_MPEG_INFO_SEND_SHFT                                       0x8
#define HWIO_MMSS_HDMI_INFOFRAME_CTRL0_AUDIO_INFO_UPDATE_BMSK                                   0x80
#define HWIO_MMSS_HDMI_INFOFRAME_CTRL0_AUDIO_INFO_UPDATE_SHFT                                    0x7
#define HWIO_MMSS_HDMI_INFOFRAME_CTRL0_AUDIO_INFO_SOURCE_BMSK                                   0x40
#define HWIO_MMSS_HDMI_INFOFRAME_CTRL0_AUDIO_INFO_SOURCE_SHFT                                    0x6
#define HWIO_MMSS_HDMI_INFOFRAME_CTRL0_AUDIO_INFO_CONT_BMSK                                     0x20
#define HWIO_MMSS_HDMI_INFOFRAME_CTRL0_AUDIO_INFO_CONT_SHFT                                      0x5
#define HWIO_MMSS_HDMI_INFOFRAME_CTRL0_AUDIO_INFO_SEND_BMSK                                     0x10
#define HWIO_MMSS_HDMI_INFOFRAME_CTRL0_AUDIO_INFO_SEND_SHFT                                      0x4
#define HWIO_MMSS_HDMI_INFOFRAME_CTRL0_AVI_INFO_CONT_BMSK                                        0x2
#define HWIO_MMSS_HDMI_INFOFRAME_CTRL0_AVI_INFO_CONT_SHFT                                        0x1
#define HWIO_MMSS_HDMI_INFOFRAME_CTRL0_AVI_INFO_SEND_BMSK                                        0x1
#define HWIO_MMSS_HDMI_INFOFRAME_CTRL0_AVI_INFO_SEND_SHFT                                        0x0

#define HWIO_MMSS_HDMI_INFOFRAME_CTRL1_ADDR                                               (MMSS_HDMI_REG_BASE      + 0x00000030)
#define HWIO_MMSS_HDMI_INFOFRAME_CTRL1_RMSK                                               0x3f3f3f3f
#define HWIO_MMSS_HDMI_INFOFRAME_CTRL1_IN          \
        in_dword_masked(HWIO_MMSS_HDMI_INFOFRAME_CTRL1_ADDR, HWIO_MMSS_HDMI_INFOFRAME_CTRL1_RMSK)
#define HWIO_MMSS_HDMI_INFOFRAME_CTRL1_INM(m)      \
        in_dword_masked(HWIO_MMSS_HDMI_INFOFRAME_CTRL1_ADDR, m)
#define HWIO_MMSS_HDMI_INFOFRAME_CTRL1_OUT(v)      \
        out_dword(HWIO_MMSS_HDMI_INFOFRAME_CTRL1_ADDR,v)
#define HWIO_MMSS_HDMI_INFOFRAME_CTRL1_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_HDMI_INFOFRAME_CTRL1_ADDR,m,v,HWIO_MMSS_HDMI_INFOFRAME_CTRL1_IN)
#define HWIO_MMSS_HDMI_INFOFRAME_CTRL1_VENSPEC_INFO_LINE_BMSK                             0x3f000000
#define HWIO_MMSS_HDMI_INFOFRAME_CTRL1_VENSPEC_INFO_LINE_SHFT                                   0x18
#define HWIO_MMSS_HDMI_INFOFRAME_CTRL1_MPEG_INFO_LINE_BMSK                                  0x3f0000
#define HWIO_MMSS_HDMI_INFOFRAME_CTRL1_MPEG_INFO_LINE_SHFT                                      0x10
#define HWIO_MMSS_HDMI_INFOFRAME_CTRL1_AUDIO_INFO_LINE_BMSK                                   0x3f00
#define HWIO_MMSS_HDMI_INFOFRAME_CTRL1_AUDIO_INFO_LINE_SHFT                                      0x8
#define HWIO_MMSS_HDMI_INFOFRAME_CTRL1_AVI_INFO_LINE_BMSK                                       0x3f
#define HWIO_MMSS_HDMI_INFOFRAME_CTRL1_AVI_INFO_LINE_SHFT                                        0x0

#define HWIO_MMSS_HDMI_INFOFRAME_CTRL2_ADDR                                               (MMSS_HDMI_REG_BASE      + 0x000001d4)
#define HWIO_MMSS_HDMI_INFOFRAME_CTRL2_RMSK                                                   0x3f3f
#define HWIO_MMSS_HDMI_INFOFRAME_CTRL2_IN          \
        in_dword_masked(HWIO_MMSS_HDMI_INFOFRAME_CTRL2_ADDR, HWIO_MMSS_HDMI_INFOFRAME_CTRL2_RMSK)
#define HWIO_MMSS_HDMI_INFOFRAME_CTRL2_INM(m)      \
        in_dword_masked(HWIO_MMSS_HDMI_INFOFRAME_CTRL2_ADDR, m)
#define HWIO_MMSS_HDMI_INFOFRAME_CTRL2_OUT(v)      \
        out_dword(HWIO_MMSS_HDMI_INFOFRAME_CTRL2_ADDR,v)
#define HWIO_MMSS_HDMI_INFOFRAME_CTRL2_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_HDMI_INFOFRAME_CTRL2_ADDR,m,v,HWIO_MMSS_HDMI_INFOFRAME_CTRL2_IN)
#define HWIO_MMSS_HDMI_INFOFRAME_CTRL2_AUDIO_METADATA_LINE_BMSK                               0x3f00
#define HWIO_MMSS_HDMI_INFOFRAME_CTRL2_AUDIO_METADATA_LINE_SHFT                                  0x8
#define HWIO_MMSS_HDMI_INFOFRAME_CTRL2_HFVS_INFO_LINE_BMSK                                      0x3f
#define HWIO_MMSS_HDMI_INFOFRAME_CTRL2_HFVS_INFO_LINE_SHFT                                       0x0

#define HWIO_MMSS_HDMI_GEN_PKT_CTRL_ADDR                                                  (MMSS_HDMI_REG_BASE      + 0x00000034)
#define HWIO_MMSS_HDMI_GEN_PKT_CTRL_RMSK                                                  0x3f3f0037
#define HWIO_MMSS_HDMI_GEN_PKT_CTRL_IN          \
        in_dword_masked(HWIO_MMSS_HDMI_GEN_PKT_CTRL_ADDR, HWIO_MMSS_HDMI_GEN_PKT_CTRL_RMSK)
#define HWIO_MMSS_HDMI_GEN_PKT_CTRL_INM(m)      \
        in_dword_masked(HWIO_MMSS_HDMI_GEN_PKT_CTRL_ADDR, m)
#define HWIO_MMSS_HDMI_GEN_PKT_CTRL_OUT(v)      \
        out_dword(HWIO_MMSS_HDMI_GEN_PKT_CTRL_ADDR,v)
#define HWIO_MMSS_HDMI_GEN_PKT_CTRL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_HDMI_GEN_PKT_CTRL_ADDR,m,v,HWIO_MMSS_HDMI_GEN_PKT_CTRL_IN)
#define HWIO_MMSS_HDMI_GEN_PKT_CTRL_GENERIC1_LINE_BMSK                                    0x3f000000
#define HWIO_MMSS_HDMI_GEN_PKT_CTRL_GENERIC1_LINE_SHFT                                          0x18
#define HWIO_MMSS_HDMI_GEN_PKT_CTRL_GENERIC0_LINE_BMSK                                      0x3f0000
#define HWIO_MMSS_HDMI_GEN_PKT_CTRL_GENERIC0_LINE_SHFT                                          0x10
#define HWIO_MMSS_HDMI_GEN_PKT_CTRL_GENERIC1_CONT_BMSK                                          0x20
#define HWIO_MMSS_HDMI_GEN_PKT_CTRL_GENERIC1_CONT_SHFT                                           0x5
#define HWIO_MMSS_HDMI_GEN_PKT_CTRL_GENERIC1_SEND_BMSK                                          0x10
#define HWIO_MMSS_HDMI_GEN_PKT_CTRL_GENERIC1_SEND_SHFT                                           0x4
#define HWIO_MMSS_HDMI_GEN_PKT_CTRL_GENERIC0_UPDATE_BMSK                                         0x4
#define HWIO_MMSS_HDMI_GEN_PKT_CTRL_GENERIC0_UPDATE_SHFT                                         0x2
#define HWIO_MMSS_HDMI_GEN_PKT_CTRL_GENERIC0_CONT_BMSK                                           0x2
#define HWIO_MMSS_HDMI_GEN_PKT_CTRL_GENERIC0_CONT_SHFT                                           0x1
#define HWIO_MMSS_HDMI_GEN_PKT_CTRL_GENERIC0_SEND_BMSK                                           0x1
#define HWIO_MMSS_HDMI_GEN_PKT_CTRL_GENERIC0_SEND_SHFT                                           0x0

#define HWIO_MMSS_HDMI_ACP_ADDR                                                           (MMSS_HDMI_REG_BASE      + 0x0000003c)
#define HWIO_MMSS_HDMI_ACP_RMSK                                                             0xffff03
#define HWIO_MMSS_HDMI_ACP_IN          \
        in_dword_masked(HWIO_MMSS_HDMI_ACP_ADDR, HWIO_MMSS_HDMI_ACP_RMSK)
#define HWIO_MMSS_HDMI_ACP_INM(m)      \
        in_dword_masked(HWIO_MMSS_HDMI_ACP_ADDR, m)
#define HWIO_MMSS_HDMI_ACP_OUT(v)      \
        out_dword(HWIO_MMSS_HDMI_ACP_ADDR,v)
#define HWIO_MMSS_HDMI_ACP_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_HDMI_ACP_ADDR,m,v,HWIO_MMSS_HDMI_ACP_IN)
#define HWIO_MMSS_HDMI_ACP_TYPE_DEPENDENT_BYTE1_BMSK                                        0xff0000
#define HWIO_MMSS_HDMI_ACP_TYPE_DEPENDENT_BYTE1_SHFT                                            0x10
#define HWIO_MMSS_HDMI_ACP_TYPE_DEPENDENT_BYTE0_BMSK                                          0xff00
#define HWIO_MMSS_HDMI_ACP_TYPE_DEPENDENT_BYTE0_SHFT                                             0x8
#define HWIO_MMSS_HDMI_ACP_TYPE_BMSK                                                             0x3
#define HWIO_MMSS_HDMI_ACP_TYPE_SHFT                                                             0x0

#define HWIO_MMSS_HDMI_GC_ADDR                                                            (MMSS_HDMI_REG_BASE      + 0x00000040)
#define HWIO_MMSS_HDMI_GC_RMSK                                                                0x1ff3
#define HWIO_MMSS_HDMI_GC_IN          \
        in_dword_masked(HWIO_MMSS_HDMI_GC_ADDR, HWIO_MMSS_HDMI_GC_RMSK)
#define HWIO_MMSS_HDMI_GC_INM(m)      \
        in_dword_masked(HWIO_MMSS_HDMI_GC_ADDR, m)
#define HWIO_MMSS_HDMI_GC_OUT(v)      \
        out_dword(HWIO_MMSS_HDMI_GC_ADDR,v)
#define HWIO_MMSS_HDMI_GC_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_HDMI_GC_ADDR,m,v,HWIO_MMSS_HDMI_GC_IN)
#define HWIO_MMSS_HDMI_GC_GC_DEFAULT_BMSK                                                     0x1000
#define HWIO_MMSS_HDMI_GC_GC_DEFAULT_SHFT                                                        0xc
#define HWIO_MMSS_HDMI_GC_GC_PP_BMSK                                                           0xf00
#define HWIO_MMSS_HDMI_GC_GC_PP_SHFT                                                             0x8
#define HWIO_MMSS_HDMI_GC_GC_CD_BMSK                                                            0xf0
#define HWIO_MMSS_HDMI_GC_GC_CD_SHFT                                                             0x4
#define HWIO_MMSS_HDMI_GC_AVMUTE_MASK_BMSK                                                       0x2
#define HWIO_MMSS_HDMI_GC_AVMUTE_MASK_SHFT                                                       0x1
#define HWIO_MMSS_HDMI_GC_AVMUTE_BMSK                                                            0x1
#define HWIO_MMSS_HDMI_GC_AVMUTE_SHFT                                                            0x0

#define HWIO_MMSS_HDMI_ISRC1_0_ADDR                                                       (MMSS_HDMI_REG_BASE      + 0x00000048)
#define HWIO_MMSS_HDMI_ISRC1_0_RMSK                                                             0xc7
#define HWIO_MMSS_HDMI_ISRC1_0_IN          \
        in_dword_masked(HWIO_MMSS_HDMI_ISRC1_0_ADDR, HWIO_MMSS_HDMI_ISRC1_0_RMSK)
#define HWIO_MMSS_HDMI_ISRC1_0_INM(m)      \
        in_dword_masked(HWIO_MMSS_HDMI_ISRC1_0_ADDR, m)
#define HWIO_MMSS_HDMI_ISRC1_0_OUT(v)      \
        out_dword(HWIO_MMSS_HDMI_ISRC1_0_ADDR,v)
#define HWIO_MMSS_HDMI_ISRC1_0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_HDMI_ISRC1_0_ADDR,m,v,HWIO_MMSS_HDMI_ISRC1_0_IN)
#define HWIO_MMSS_HDMI_ISRC1_0_ISRC_VALID_BMSK                                                  0x80
#define HWIO_MMSS_HDMI_ISRC1_0_ISRC_VALID_SHFT                                                   0x7
#define HWIO_MMSS_HDMI_ISRC1_0_ISRC_CONTINUE_BMSK                                               0x40
#define HWIO_MMSS_HDMI_ISRC1_0_ISRC_CONTINUE_SHFT                                                0x6
#define HWIO_MMSS_HDMI_ISRC1_0_ISRC_STATUS_BMSK                                                  0x7
#define HWIO_MMSS_HDMI_ISRC1_0_ISRC_STATUS_SHFT                                                  0x0

#define HWIO_MMSS_HDMI_ISRC1_1_ADDR                                                       (MMSS_HDMI_REG_BASE      + 0x0000004c)
#define HWIO_MMSS_HDMI_ISRC1_1_RMSK                                                       0xffffffff
#define HWIO_MMSS_HDMI_ISRC1_1_IN          \
        in_dword_masked(HWIO_MMSS_HDMI_ISRC1_1_ADDR, HWIO_MMSS_HDMI_ISRC1_1_RMSK)
#define HWIO_MMSS_HDMI_ISRC1_1_INM(m)      \
        in_dword_masked(HWIO_MMSS_HDMI_ISRC1_1_ADDR, m)
#define HWIO_MMSS_HDMI_ISRC1_1_OUT(v)      \
        out_dword(HWIO_MMSS_HDMI_ISRC1_1_ADDR,v)
#define HWIO_MMSS_HDMI_ISRC1_1_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_HDMI_ISRC1_1_ADDR,m,v,HWIO_MMSS_HDMI_ISRC1_1_IN)
#define HWIO_MMSS_HDMI_ISRC1_1_UPC_EAN_ISRC3_BMSK                                         0xff000000
#define HWIO_MMSS_HDMI_ISRC1_1_UPC_EAN_ISRC3_SHFT                                               0x18
#define HWIO_MMSS_HDMI_ISRC1_1_UPC_EAN_ISRC2_BMSK                                           0xff0000
#define HWIO_MMSS_HDMI_ISRC1_1_UPC_EAN_ISRC2_SHFT                                               0x10
#define HWIO_MMSS_HDMI_ISRC1_1_UPC_EAN_ISRC1_BMSK                                             0xff00
#define HWIO_MMSS_HDMI_ISRC1_1_UPC_EAN_ISRC1_SHFT                                                0x8
#define HWIO_MMSS_HDMI_ISRC1_1_UPC_EAN_ISRC0_BMSK                                               0xff
#define HWIO_MMSS_HDMI_ISRC1_1_UPC_EAN_ISRC0_SHFT                                                0x0

#define HWIO_MMSS_HDMI_ISRC1_2_ADDR                                                       (MMSS_HDMI_REG_BASE      + 0x00000050)
#define HWIO_MMSS_HDMI_ISRC1_2_RMSK                                                       0xffffffff
#define HWIO_MMSS_HDMI_ISRC1_2_IN          \
        in_dword_masked(HWIO_MMSS_HDMI_ISRC1_2_ADDR, HWIO_MMSS_HDMI_ISRC1_2_RMSK)
#define HWIO_MMSS_HDMI_ISRC1_2_INM(m)      \
        in_dword_masked(HWIO_MMSS_HDMI_ISRC1_2_ADDR, m)
#define HWIO_MMSS_HDMI_ISRC1_2_OUT(v)      \
        out_dword(HWIO_MMSS_HDMI_ISRC1_2_ADDR,v)
#define HWIO_MMSS_HDMI_ISRC1_2_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_HDMI_ISRC1_2_ADDR,m,v,HWIO_MMSS_HDMI_ISRC1_2_IN)
#define HWIO_MMSS_HDMI_ISRC1_2_UPC_EAN_ISRC7_BMSK                                         0xff000000
#define HWIO_MMSS_HDMI_ISRC1_2_UPC_EAN_ISRC7_SHFT                                               0x18
#define HWIO_MMSS_HDMI_ISRC1_2_UPC_EAN_ISRC6_BMSK                                           0xff0000
#define HWIO_MMSS_HDMI_ISRC1_2_UPC_EAN_ISRC6_SHFT                                               0x10
#define HWIO_MMSS_HDMI_ISRC1_2_UPC_EAN_ISRC5_BMSK                                             0xff00
#define HWIO_MMSS_HDMI_ISRC1_2_UPC_EAN_ISRC5_SHFT                                                0x8
#define HWIO_MMSS_HDMI_ISRC1_2_UPC_EAN_ISRC4_BMSK                                               0xff
#define HWIO_MMSS_HDMI_ISRC1_2_UPC_EAN_ISRC4_SHFT                                                0x0

#define HWIO_MMSS_HDMI_ISRC1_3_ADDR                                                       (MMSS_HDMI_REG_BASE      + 0x00000054)
#define HWIO_MMSS_HDMI_ISRC1_3_RMSK                                                       0xffffffff
#define HWIO_MMSS_HDMI_ISRC1_3_IN          \
        in_dword_masked(HWIO_MMSS_HDMI_ISRC1_3_ADDR, HWIO_MMSS_HDMI_ISRC1_3_RMSK)
#define HWIO_MMSS_HDMI_ISRC1_3_INM(m)      \
        in_dword_masked(HWIO_MMSS_HDMI_ISRC1_3_ADDR, m)
#define HWIO_MMSS_HDMI_ISRC1_3_OUT(v)      \
        out_dword(HWIO_MMSS_HDMI_ISRC1_3_ADDR,v)
#define HWIO_MMSS_HDMI_ISRC1_3_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_HDMI_ISRC1_3_ADDR,m,v,HWIO_MMSS_HDMI_ISRC1_3_IN)
#define HWIO_MMSS_HDMI_ISRC1_3_UPC_EAN_ISRC11_BMSK                                        0xff000000
#define HWIO_MMSS_HDMI_ISRC1_3_UPC_EAN_ISRC11_SHFT                                              0x18
#define HWIO_MMSS_HDMI_ISRC1_3_UPC_EAN_ISRC10_BMSK                                          0xff0000
#define HWIO_MMSS_HDMI_ISRC1_3_UPC_EAN_ISRC10_SHFT                                              0x10
#define HWIO_MMSS_HDMI_ISRC1_3_UPC_EAN_ISRC9_BMSK                                             0xff00
#define HWIO_MMSS_HDMI_ISRC1_3_UPC_EAN_ISRC9_SHFT                                                0x8
#define HWIO_MMSS_HDMI_ISRC1_3_UPC_EAN_ISRC8_BMSK                                               0xff
#define HWIO_MMSS_HDMI_ISRC1_3_UPC_EAN_ISRC8_SHFT                                                0x0

#define HWIO_MMSS_HDMI_ISRC1_4_ADDR                                                       (MMSS_HDMI_REG_BASE      + 0x00000058)
#define HWIO_MMSS_HDMI_ISRC1_4_RMSK                                                       0xffffffff
#define HWIO_MMSS_HDMI_ISRC1_4_IN          \
        in_dword_masked(HWIO_MMSS_HDMI_ISRC1_4_ADDR, HWIO_MMSS_HDMI_ISRC1_4_RMSK)
#define HWIO_MMSS_HDMI_ISRC1_4_INM(m)      \
        in_dword_masked(HWIO_MMSS_HDMI_ISRC1_4_ADDR, m)
#define HWIO_MMSS_HDMI_ISRC1_4_OUT(v)      \
        out_dword(HWIO_MMSS_HDMI_ISRC1_4_ADDR,v)
#define HWIO_MMSS_HDMI_ISRC1_4_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_HDMI_ISRC1_4_ADDR,m,v,HWIO_MMSS_HDMI_ISRC1_4_IN)
#define HWIO_MMSS_HDMI_ISRC1_4_UPC_EAN_ISRC15_BMSK                                        0xff000000
#define HWIO_MMSS_HDMI_ISRC1_4_UPC_EAN_ISRC15_SHFT                                              0x18
#define HWIO_MMSS_HDMI_ISRC1_4_UPC_EAN_ISRC14_BMSK                                          0xff0000
#define HWIO_MMSS_HDMI_ISRC1_4_UPC_EAN_ISRC14_SHFT                                              0x10
#define HWIO_MMSS_HDMI_ISRC1_4_UPC_EAN_ISRC13_BMSK                                            0xff00
#define HWIO_MMSS_HDMI_ISRC1_4_UPC_EAN_ISRC13_SHFT                                               0x8
#define HWIO_MMSS_HDMI_ISRC1_4_UPC_EAN_ISRC12_BMSK                                              0xff
#define HWIO_MMSS_HDMI_ISRC1_4_UPC_EAN_ISRC12_SHFT                                               0x0

#define HWIO_MMSS_HDMI_ISRC2_0_ADDR                                                       (MMSS_HDMI_REG_BASE      + 0x0000005c)
#define HWIO_MMSS_HDMI_ISRC2_0_RMSK                                                       0xffffffff
#define HWIO_MMSS_HDMI_ISRC2_0_IN          \
        in_dword_masked(HWIO_MMSS_HDMI_ISRC2_0_ADDR, HWIO_MMSS_HDMI_ISRC2_0_RMSK)
#define HWIO_MMSS_HDMI_ISRC2_0_INM(m)      \
        in_dword_masked(HWIO_MMSS_HDMI_ISRC2_0_ADDR, m)
#define HWIO_MMSS_HDMI_ISRC2_0_OUT(v)      \
        out_dword(HWIO_MMSS_HDMI_ISRC2_0_ADDR,v)
#define HWIO_MMSS_HDMI_ISRC2_0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_HDMI_ISRC2_0_ADDR,m,v,HWIO_MMSS_HDMI_ISRC2_0_IN)
#define HWIO_MMSS_HDMI_ISRC2_0_UPC_EAN_ISRC19_BMSK                                        0xff000000
#define HWIO_MMSS_HDMI_ISRC2_0_UPC_EAN_ISRC19_SHFT                                              0x18
#define HWIO_MMSS_HDMI_ISRC2_0_UPC_EAN_ISRC18_BMSK                                          0xff0000
#define HWIO_MMSS_HDMI_ISRC2_0_UPC_EAN_ISRC18_SHFT                                              0x10
#define HWIO_MMSS_HDMI_ISRC2_0_UPC_EAN_ISRC17_BMSK                                            0xff00
#define HWIO_MMSS_HDMI_ISRC2_0_UPC_EAN_ISRC17_SHFT                                               0x8
#define HWIO_MMSS_HDMI_ISRC2_0_UPC_EAN_ISRC16_BMSK                                              0xff
#define HWIO_MMSS_HDMI_ISRC2_0_UPC_EAN_ISRC16_SHFT                                               0x0

#define HWIO_MMSS_HDMI_ISRC2_1_ADDR                                                       (MMSS_HDMI_REG_BASE      + 0x00000060)
#define HWIO_MMSS_HDMI_ISRC2_1_RMSK                                                       0xffffffff
#define HWIO_MMSS_HDMI_ISRC2_1_IN          \
        in_dword_masked(HWIO_MMSS_HDMI_ISRC2_1_ADDR, HWIO_MMSS_HDMI_ISRC2_1_RMSK)
#define HWIO_MMSS_HDMI_ISRC2_1_INM(m)      \
        in_dword_masked(HWIO_MMSS_HDMI_ISRC2_1_ADDR, m)
#define HWIO_MMSS_HDMI_ISRC2_1_OUT(v)      \
        out_dword(HWIO_MMSS_HDMI_ISRC2_1_ADDR,v)
#define HWIO_MMSS_HDMI_ISRC2_1_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_HDMI_ISRC2_1_ADDR,m,v,HWIO_MMSS_HDMI_ISRC2_1_IN)
#define HWIO_MMSS_HDMI_ISRC2_1_UPC_EAN_ISRC23_BMSK                                        0xff000000
#define HWIO_MMSS_HDMI_ISRC2_1_UPC_EAN_ISRC23_SHFT                                              0x18
#define HWIO_MMSS_HDMI_ISRC2_1_UPC_EAN_ISRC22_BMSK                                          0xff0000
#define HWIO_MMSS_HDMI_ISRC2_1_UPC_EAN_ISRC22_SHFT                                              0x10
#define HWIO_MMSS_HDMI_ISRC2_1_UPC_EAN_ISRC21_BMSK                                            0xff00
#define HWIO_MMSS_HDMI_ISRC2_1_UPC_EAN_ISRC21_SHFT                                               0x8
#define HWIO_MMSS_HDMI_ISRC2_1_UPC_EAN_ISRC20_BMSK                                              0xff
#define HWIO_MMSS_HDMI_ISRC2_1_UPC_EAN_ISRC20_SHFT                                               0x0

#define HWIO_MMSS_HDMI_ISRC2_2_ADDR                                                       (MMSS_HDMI_REG_BASE      + 0x00000064)
#define HWIO_MMSS_HDMI_ISRC2_2_RMSK                                                       0xffffffff
#define HWIO_MMSS_HDMI_ISRC2_2_IN          \
        in_dword_masked(HWIO_MMSS_HDMI_ISRC2_2_ADDR, HWIO_MMSS_HDMI_ISRC2_2_RMSK)
#define HWIO_MMSS_HDMI_ISRC2_2_INM(m)      \
        in_dword_masked(HWIO_MMSS_HDMI_ISRC2_2_ADDR, m)
#define HWIO_MMSS_HDMI_ISRC2_2_OUT(v)      \
        out_dword(HWIO_MMSS_HDMI_ISRC2_2_ADDR,v)
#define HWIO_MMSS_HDMI_ISRC2_2_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_HDMI_ISRC2_2_ADDR,m,v,HWIO_MMSS_HDMI_ISRC2_2_IN)
#define HWIO_MMSS_HDMI_ISRC2_2_UPC_EAN_ISRC27_BMSK                                        0xff000000
#define HWIO_MMSS_HDMI_ISRC2_2_UPC_EAN_ISRC27_SHFT                                              0x18
#define HWIO_MMSS_HDMI_ISRC2_2_UPC_EAN_ISRC26_BMSK                                          0xff0000
#define HWIO_MMSS_HDMI_ISRC2_2_UPC_EAN_ISRC26_SHFT                                              0x10
#define HWIO_MMSS_HDMI_ISRC2_2_UPC_EAN_ISRC25_BMSK                                            0xff00
#define HWIO_MMSS_HDMI_ISRC2_2_UPC_EAN_ISRC25_SHFT                                               0x8
#define HWIO_MMSS_HDMI_ISRC2_2_UPC_EAN_ISRC24_BMSK                                              0xff
#define HWIO_MMSS_HDMI_ISRC2_2_UPC_EAN_ISRC24_SHFT                                               0x0

#define HWIO_MMSS_HDMI_ISRC2_3_ADDR                                                       (MMSS_HDMI_REG_BASE      + 0x00000068)
#define HWIO_MMSS_HDMI_ISRC2_3_RMSK                                                       0xffffffff
#define HWIO_MMSS_HDMI_ISRC2_3_IN          \
        in_dword_masked(HWIO_MMSS_HDMI_ISRC2_3_ADDR, HWIO_MMSS_HDMI_ISRC2_3_RMSK)
#define HWIO_MMSS_HDMI_ISRC2_3_INM(m)      \
        in_dword_masked(HWIO_MMSS_HDMI_ISRC2_3_ADDR, m)
#define HWIO_MMSS_HDMI_ISRC2_3_OUT(v)      \
        out_dword(HWIO_MMSS_HDMI_ISRC2_3_ADDR,v)
#define HWIO_MMSS_HDMI_ISRC2_3_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_HDMI_ISRC2_3_ADDR,m,v,HWIO_MMSS_HDMI_ISRC2_3_IN)
#define HWIO_MMSS_HDMI_ISRC2_3_UPC_EAN_ISRC31_BMSK                                        0xff000000
#define HWIO_MMSS_HDMI_ISRC2_3_UPC_EAN_ISRC31_SHFT                                              0x18
#define HWIO_MMSS_HDMI_ISRC2_3_UPC_EAN_ISRC30_BMSK                                          0xff0000
#define HWIO_MMSS_HDMI_ISRC2_3_UPC_EAN_ISRC30_SHFT                                              0x10
#define HWIO_MMSS_HDMI_ISRC2_3_UPC_EAN_ISRC29_BMSK                                            0xff00
#define HWIO_MMSS_HDMI_ISRC2_3_UPC_EAN_ISRC29_SHFT                                               0x8
#define HWIO_MMSS_HDMI_ISRC2_3_UPC_EAN_ISRC28_BMSK                                              0xff
#define HWIO_MMSS_HDMI_ISRC2_3_UPC_EAN_ISRC28_SHFT                                               0x0

#define HWIO_MMSS_HDMI_AVI_INFO0_ADDR                                                     (MMSS_HDMI_REG_BASE      + 0x0000006c)
#define HWIO_MMSS_HDMI_AVI_INFO0_RMSK                                                     0xffffffff
#define HWIO_MMSS_HDMI_AVI_INFO0_IN          \
        in_dword_masked(HWIO_MMSS_HDMI_AVI_INFO0_ADDR, HWIO_MMSS_HDMI_AVI_INFO0_RMSK)
#define HWIO_MMSS_HDMI_AVI_INFO0_INM(m)      \
        in_dword_masked(HWIO_MMSS_HDMI_AVI_INFO0_ADDR, m)
#define HWIO_MMSS_HDMI_AVI_INFO0_OUT(v)      \
        out_dword(HWIO_MMSS_HDMI_AVI_INFO0_ADDR,v)
#define HWIO_MMSS_HDMI_AVI_INFO0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_HDMI_AVI_INFO0_ADDR,m,v,HWIO_MMSS_HDMI_AVI_INFO0_IN)
#define HWIO_MMSS_HDMI_AVI_INFO0_IT_CONTENT_BMSK                                          0x80000000
#define HWIO_MMSS_HDMI_AVI_INFO0_IT_CONTENT_SHFT                                                0x1f
#define HWIO_MMSS_HDMI_AVI_INFO0_EXTENDED_COLORIMETRY_BMSK                                0x70000000
#define HWIO_MMSS_HDMI_AVI_INFO0_EXTENDED_COLORIMETRY_SHFT                                      0x1c
#define HWIO_MMSS_HDMI_AVI_INFO0_QUANTIZATION_BMSK                                         0xc000000
#define HWIO_MMSS_HDMI_AVI_INFO0_QUANTIZATION_SHFT                                              0x1a
#define HWIO_MMSS_HDMI_AVI_INFO0_NON_UNIFORM_SCALE_BMSK                                    0x3000000
#define HWIO_MMSS_HDMI_AVI_INFO0_NON_UNIFORM_SCALE_SHFT                                         0x18
#define HWIO_MMSS_HDMI_AVI_INFO0_COLORIMETRY_BMSK                                           0xc00000
#define HWIO_MMSS_HDMI_AVI_INFO0_COLORIMETRY_SHFT                                               0x16
#define HWIO_MMSS_HDMI_AVI_INFO0_PICTURE_ASPECT_RATIO_BMSK                                  0x300000
#define HWIO_MMSS_HDMI_AVI_INFO0_PICTURE_ASPECT_RATIO_SHFT                                      0x14
#define HWIO_MMSS_HDMI_AVI_INFO0_ACTIVE_FORMAT_RATIO_BMSK                                    0xf0000
#define HWIO_MMSS_HDMI_AVI_INFO0_ACTIVE_FORMAT_RATIO_SHFT                                       0x10
#define HWIO_MMSS_HDMI_AVI_INFO0_PB1_RSVD_BMSK                                                0x8000
#define HWIO_MMSS_HDMI_AVI_INFO0_PB1_RSVD_SHFT                                                   0xf
#define HWIO_MMSS_HDMI_AVI_INFO0_RGB_OR_YCBCR_BMSK                                            0x6000
#define HWIO_MMSS_HDMI_AVI_INFO0_RGB_OR_YCBCR_SHFT                                               0xd
#define HWIO_MMSS_HDMI_AVI_INFO0_ACTIVE_INFO_PRES_BMSK                                        0x1000
#define HWIO_MMSS_HDMI_AVI_INFO0_ACTIVE_INFO_PRES_SHFT                                           0xc
#define HWIO_MMSS_HDMI_AVI_INFO0_BAR_INFO_BMSK                                                 0xc00
#define HWIO_MMSS_HDMI_AVI_INFO0_BAR_INFO_SHFT                                                   0xa
#define HWIO_MMSS_HDMI_AVI_INFO0_SCAN_INFO_BMSK                                                0x300
#define HWIO_MMSS_HDMI_AVI_INFO0_SCAN_INFO_SHFT                                                  0x8
#define HWIO_MMSS_HDMI_AVI_INFO0_CHECKSUM_BMSK                                                  0xff
#define HWIO_MMSS_HDMI_AVI_INFO0_CHECKSUM_SHFT                                                   0x0

#define HWIO_MMSS_HDMI_AVI_INFO1_ADDR                                                     (MMSS_HDMI_REG_BASE      + 0x00000070)
#define HWIO_MMSS_HDMI_AVI_INFO1_RMSK                                                     0xffffffff
#define HWIO_MMSS_HDMI_AVI_INFO1_IN          \
        in_dword_masked(HWIO_MMSS_HDMI_AVI_INFO1_ADDR, HWIO_MMSS_HDMI_AVI_INFO1_RMSK)
#define HWIO_MMSS_HDMI_AVI_INFO1_INM(m)      \
        in_dword_masked(HWIO_MMSS_HDMI_AVI_INFO1_ADDR, m)
#define HWIO_MMSS_HDMI_AVI_INFO1_OUT(v)      \
        out_dword(HWIO_MMSS_HDMI_AVI_INFO1_ADDR,v)
#define HWIO_MMSS_HDMI_AVI_INFO1_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_HDMI_AVI_INFO1_ADDR,m,v,HWIO_MMSS_HDMI_AVI_INFO1_IN)
#define HWIO_MMSS_HDMI_AVI_INFO1_TOP_BMSK                                                 0xffff0000
#define HWIO_MMSS_HDMI_AVI_INFO1_TOP_SHFT                                                       0x10
#define HWIO_MMSS_HDMI_AVI_INFO1_PB5_RSVD_BMSK                                                0xf000
#define HWIO_MMSS_HDMI_AVI_INFO1_PB5_RSVD_SHFT                                                   0xc
#define HWIO_MMSS_HDMI_AVI_INFO1_PR_BMSK                                                       0xf00
#define HWIO_MMSS_HDMI_AVI_INFO1_PR_SHFT                                                         0x8
#define HWIO_MMSS_HDMI_AVI_INFO1_PB4_RSVD_BMSK                                                  0x80
#define HWIO_MMSS_HDMI_AVI_INFO1_PB4_RSVD_SHFT                                                   0x7
#define HWIO_MMSS_HDMI_AVI_INFO1_VIC_BMSK                                                       0x7f
#define HWIO_MMSS_HDMI_AVI_INFO1_VIC_SHFT                                                        0x0

#define HWIO_MMSS_HDMI_AVI_INFO2_ADDR                                                     (MMSS_HDMI_REG_BASE      + 0x00000074)
#define HWIO_MMSS_HDMI_AVI_INFO2_RMSK                                                     0xffffffff
#define HWIO_MMSS_HDMI_AVI_INFO2_IN          \
        in_dword_masked(HWIO_MMSS_HDMI_AVI_INFO2_ADDR, HWIO_MMSS_HDMI_AVI_INFO2_RMSK)
#define HWIO_MMSS_HDMI_AVI_INFO2_INM(m)      \
        in_dword_masked(HWIO_MMSS_HDMI_AVI_INFO2_ADDR, m)
#define HWIO_MMSS_HDMI_AVI_INFO2_OUT(v)      \
        out_dword(HWIO_MMSS_HDMI_AVI_INFO2_ADDR,v)
#define HWIO_MMSS_HDMI_AVI_INFO2_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_HDMI_AVI_INFO2_ADDR,m,v,HWIO_MMSS_HDMI_AVI_INFO2_IN)
#define HWIO_MMSS_HDMI_AVI_INFO2_LEFT_BMSK                                                0xffff0000
#define HWIO_MMSS_HDMI_AVI_INFO2_LEFT_SHFT                                                      0x10
#define HWIO_MMSS_HDMI_AVI_INFO2_BOTTOM_BMSK                                                  0xffff
#define HWIO_MMSS_HDMI_AVI_INFO2_BOTTOM_SHFT                                                     0x0

#define HWIO_MMSS_HDMI_AVI_INFO3_ADDR                                                     (MMSS_HDMI_REG_BASE      + 0x00000078)
#define HWIO_MMSS_HDMI_AVI_INFO3_RMSK                                                     0xff00ffff
#define HWIO_MMSS_HDMI_AVI_INFO3_IN          \
        in_dword_masked(HWIO_MMSS_HDMI_AVI_INFO3_ADDR, HWIO_MMSS_HDMI_AVI_INFO3_RMSK)
#define HWIO_MMSS_HDMI_AVI_INFO3_INM(m)      \
        in_dword_masked(HWIO_MMSS_HDMI_AVI_INFO3_ADDR, m)
#define HWIO_MMSS_HDMI_AVI_INFO3_OUT(v)      \
        out_dword(HWIO_MMSS_HDMI_AVI_INFO3_ADDR,v)
#define HWIO_MMSS_HDMI_AVI_INFO3_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_HDMI_AVI_INFO3_ADDR,m,v,HWIO_MMSS_HDMI_AVI_INFO3_IN)
#define HWIO_MMSS_HDMI_AVI_INFO3_VERSION_BMSK                                             0xff000000
#define HWIO_MMSS_HDMI_AVI_INFO3_VERSION_SHFT                                                   0x18
#define HWIO_MMSS_HDMI_AVI_INFO3_RIGHT_BMSK                                                   0xffff
#define HWIO_MMSS_HDMI_AVI_INFO3_RIGHT_SHFT                                                      0x0

#define HWIO_MMSS_HDMI_MPEG_INFO0_ADDR                                                    (MMSS_HDMI_REG_BASE      + 0x0000007c)
#define HWIO_MMSS_HDMI_MPEG_INFO0_RMSK                                                    0xffffffff
#define HWIO_MMSS_HDMI_MPEG_INFO0_IN          \
        in_dword_masked(HWIO_MMSS_HDMI_MPEG_INFO0_ADDR, HWIO_MMSS_HDMI_MPEG_INFO0_RMSK)
#define HWIO_MMSS_HDMI_MPEG_INFO0_INM(m)      \
        in_dword_masked(HWIO_MMSS_HDMI_MPEG_INFO0_ADDR, m)
#define HWIO_MMSS_HDMI_MPEG_INFO0_OUT(v)      \
        out_dword(HWIO_MMSS_HDMI_MPEG_INFO0_ADDR,v)
#define HWIO_MMSS_HDMI_MPEG_INFO0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_HDMI_MPEG_INFO0_ADDR,m,v,HWIO_MMSS_HDMI_MPEG_INFO0_IN)
#define HWIO_MMSS_HDMI_MPEG_INFO0_MB2_BMSK                                                0xff000000
#define HWIO_MMSS_HDMI_MPEG_INFO0_MB2_SHFT                                                      0x18
#define HWIO_MMSS_HDMI_MPEG_INFO0_MB1_BMSK                                                  0xff0000
#define HWIO_MMSS_HDMI_MPEG_INFO0_MB1_SHFT                                                      0x10
#define HWIO_MMSS_HDMI_MPEG_INFO0_MB0_BMSK                                                    0xff00
#define HWIO_MMSS_HDMI_MPEG_INFO0_MB0_SHFT                                                       0x8
#define HWIO_MMSS_HDMI_MPEG_INFO0_CHECKSUM_BMSK                                                 0xff
#define HWIO_MMSS_HDMI_MPEG_INFO0_CHECKSUM_SHFT                                                  0x0

#define HWIO_MMSS_HDMI_MPEG_INFO1_ADDR                                                    (MMSS_HDMI_REG_BASE      + 0x00000080)
#define HWIO_MMSS_HDMI_MPEG_INFO1_RMSK                                                        0x13ff
#define HWIO_MMSS_HDMI_MPEG_INFO1_IN          \
        in_dword_masked(HWIO_MMSS_HDMI_MPEG_INFO1_ADDR, HWIO_MMSS_HDMI_MPEG_INFO1_RMSK)
#define HWIO_MMSS_HDMI_MPEG_INFO1_INM(m)      \
        in_dword_masked(HWIO_MMSS_HDMI_MPEG_INFO1_ADDR, m)
#define HWIO_MMSS_HDMI_MPEG_INFO1_OUT(v)      \
        out_dword(HWIO_MMSS_HDMI_MPEG_INFO1_ADDR,v)
#define HWIO_MMSS_HDMI_MPEG_INFO1_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_HDMI_MPEG_INFO1_ADDR,m,v,HWIO_MMSS_HDMI_MPEG_INFO1_IN)
#define HWIO_MMSS_HDMI_MPEG_INFO1_FR_BMSK                                                     0x1000
#define HWIO_MMSS_HDMI_MPEG_INFO1_FR_SHFT                                                        0xc
#define HWIO_MMSS_HDMI_MPEG_INFO1_MF_BMSK                                                      0x300
#define HWIO_MMSS_HDMI_MPEG_INFO1_MF_SHFT                                                        0x8
#define HWIO_MMSS_HDMI_MPEG_INFO1_MB3_BMSK                                                      0xff
#define HWIO_MMSS_HDMI_MPEG_INFO1_MB3_SHFT                                                       0x0

#define HWIO_MMSS_HDMI_GENERIC0_HDR_ADDR                                                  (MMSS_HDMI_REG_BASE      + 0x00000084)
#define HWIO_MMSS_HDMI_GENERIC0_HDR_RMSK                                                    0xffffff
#define HWIO_MMSS_HDMI_GENERIC0_HDR_IN          \
        in_dword_masked(HWIO_MMSS_HDMI_GENERIC0_HDR_ADDR, HWIO_MMSS_HDMI_GENERIC0_HDR_RMSK)
#define HWIO_MMSS_HDMI_GENERIC0_HDR_INM(m)      \
        in_dword_masked(HWIO_MMSS_HDMI_GENERIC0_HDR_ADDR, m)
#define HWIO_MMSS_HDMI_GENERIC0_HDR_OUT(v)      \
        out_dword(HWIO_MMSS_HDMI_GENERIC0_HDR_ADDR,v)
#define HWIO_MMSS_HDMI_GENERIC0_HDR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_HDMI_GENERIC0_HDR_ADDR,m,v,HWIO_MMSS_HDMI_GENERIC0_HDR_IN)
#define HWIO_MMSS_HDMI_GENERIC0_HDR_HB2_BMSK                                                0xff0000
#define HWIO_MMSS_HDMI_GENERIC0_HDR_HB2_SHFT                                                    0x10
#define HWIO_MMSS_HDMI_GENERIC0_HDR_HB1_BMSK                                                  0xff00
#define HWIO_MMSS_HDMI_GENERIC0_HDR_HB1_SHFT                                                     0x8
#define HWIO_MMSS_HDMI_GENERIC0_HDR_HB0_BMSK                                                    0xff
#define HWIO_MMSS_HDMI_GENERIC0_HDR_HB0_SHFT                                                     0x0

#define HWIO_MMSS_HDMI_GENERIC0_0_ADDR                                                    (MMSS_HDMI_REG_BASE      + 0x00000088)
#define HWIO_MMSS_HDMI_GENERIC0_0_RMSK                                                    0xffffffff
#define HWIO_MMSS_HDMI_GENERIC0_0_IN          \
        in_dword_masked(HWIO_MMSS_HDMI_GENERIC0_0_ADDR, HWIO_MMSS_HDMI_GENERIC0_0_RMSK)
#define HWIO_MMSS_HDMI_GENERIC0_0_INM(m)      \
        in_dword_masked(HWIO_MMSS_HDMI_GENERIC0_0_ADDR, m)
#define HWIO_MMSS_HDMI_GENERIC0_0_OUT(v)      \
        out_dword(HWIO_MMSS_HDMI_GENERIC0_0_ADDR,v)
#define HWIO_MMSS_HDMI_GENERIC0_0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_HDMI_GENERIC0_0_ADDR,m,v,HWIO_MMSS_HDMI_GENERIC0_0_IN)
#define HWIO_MMSS_HDMI_GENERIC0_0_BYTE3_BMSK                                              0xff000000
#define HWIO_MMSS_HDMI_GENERIC0_0_BYTE3_SHFT                                                    0x18
#define HWIO_MMSS_HDMI_GENERIC0_0_BYTE2_BMSK                                                0xff0000
#define HWIO_MMSS_HDMI_GENERIC0_0_BYTE2_SHFT                                                    0x10
#define HWIO_MMSS_HDMI_GENERIC0_0_BYTE1_BMSK                                                  0xff00
#define HWIO_MMSS_HDMI_GENERIC0_0_BYTE1_SHFT                                                     0x8
#define HWIO_MMSS_HDMI_GENERIC0_0_BYTE0_BMSK                                                    0xff
#define HWIO_MMSS_HDMI_GENERIC0_0_BYTE0_SHFT                                                     0x0

#define HWIO_MMSS_HDMI_GENERIC0_1_ADDR                                                    (MMSS_HDMI_REG_BASE      + 0x0000008c)
#define HWIO_MMSS_HDMI_GENERIC0_1_RMSK                                                    0xffffffff
#define HWIO_MMSS_HDMI_GENERIC0_1_IN          \
        in_dword_masked(HWIO_MMSS_HDMI_GENERIC0_1_ADDR, HWIO_MMSS_HDMI_GENERIC0_1_RMSK)
#define HWIO_MMSS_HDMI_GENERIC0_1_INM(m)      \
        in_dword_masked(HWIO_MMSS_HDMI_GENERIC0_1_ADDR, m)
#define HWIO_MMSS_HDMI_GENERIC0_1_OUT(v)      \
        out_dword(HWIO_MMSS_HDMI_GENERIC0_1_ADDR,v)
#define HWIO_MMSS_HDMI_GENERIC0_1_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_HDMI_GENERIC0_1_ADDR,m,v,HWIO_MMSS_HDMI_GENERIC0_1_IN)
#define HWIO_MMSS_HDMI_GENERIC0_1_BYTE7_BMSK                                              0xff000000
#define HWIO_MMSS_HDMI_GENERIC0_1_BYTE7_SHFT                                                    0x18
#define HWIO_MMSS_HDMI_GENERIC0_1_BYTE6_BMSK                                                0xff0000
#define HWIO_MMSS_HDMI_GENERIC0_1_BYTE6_SHFT                                                    0x10
#define HWIO_MMSS_HDMI_GENERIC0_1_BYTE5_BMSK                                                  0xff00
#define HWIO_MMSS_HDMI_GENERIC0_1_BYTE5_SHFT                                                     0x8
#define HWIO_MMSS_HDMI_GENERIC0_1_BYTE4_BMSK                                                    0xff
#define HWIO_MMSS_HDMI_GENERIC0_1_BYTE4_SHFT                                                     0x0

#define HWIO_MMSS_HDMI_GENERIC0_2_ADDR                                                    (MMSS_HDMI_REG_BASE      + 0x00000090)
#define HWIO_MMSS_HDMI_GENERIC0_2_RMSK                                                    0xffffffff
#define HWIO_MMSS_HDMI_GENERIC0_2_IN          \
        in_dword_masked(HWIO_MMSS_HDMI_GENERIC0_2_ADDR, HWIO_MMSS_HDMI_GENERIC0_2_RMSK)
#define HWIO_MMSS_HDMI_GENERIC0_2_INM(m)      \
        in_dword_masked(HWIO_MMSS_HDMI_GENERIC0_2_ADDR, m)
#define HWIO_MMSS_HDMI_GENERIC0_2_OUT(v)      \
        out_dword(HWIO_MMSS_HDMI_GENERIC0_2_ADDR,v)
#define HWIO_MMSS_HDMI_GENERIC0_2_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_HDMI_GENERIC0_2_ADDR,m,v,HWIO_MMSS_HDMI_GENERIC0_2_IN)
#define HWIO_MMSS_HDMI_GENERIC0_2_BYTE11_BMSK                                             0xff000000
#define HWIO_MMSS_HDMI_GENERIC0_2_BYTE11_SHFT                                                   0x18
#define HWIO_MMSS_HDMI_GENERIC0_2_BYTE10_BMSK                                               0xff0000
#define HWIO_MMSS_HDMI_GENERIC0_2_BYTE10_SHFT                                                   0x10
#define HWIO_MMSS_HDMI_GENERIC0_2_BYTE9_BMSK                                                  0xff00
#define HWIO_MMSS_HDMI_GENERIC0_2_BYTE9_SHFT                                                     0x8
#define HWIO_MMSS_HDMI_GENERIC0_2_BYTE8_BMSK                                                    0xff
#define HWIO_MMSS_HDMI_GENERIC0_2_BYTE8_SHFT                                                     0x0

#define HWIO_MMSS_HDMI_GENERIC0_3_ADDR                                                    (MMSS_HDMI_REG_BASE      + 0x00000094)
#define HWIO_MMSS_HDMI_GENERIC0_3_RMSK                                                    0xffffffff
#define HWIO_MMSS_HDMI_GENERIC0_3_IN          \
        in_dword_masked(HWIO_MMSS_HDMI_GENERIC0_3_ADDR, HWIO_MMSS_HDMI_GENERIC0_3_RMSK)
#define HWIO_MMSS_HDMI_GENERIC0_3_INM(m)      \
        in_dword_masked(HWIO_MMSS_HDMI_GENERIC0_3_ADDR, m)
#define HWIO_MMSS_HDMI_GENERIC0_3_OUT(v)      \
        out_dword(HWIO_MMSS_HDMI_GENERIC0_3_ADDR,v)
#define HWIO_MMSS_HDMI_GENERIC0_3_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_HDMI_GENERIC0_3_ADDR,m,v,HWIO_MMSS_HDMI_GENERIC0_3_IN)
#define HWIO_MMSS_HDMI_GENERIC0_3_BYTE15_BMSK                                             0xff000000
#define HWIO_MMSS_HDMI_GENERIC0_3_BYTE15_SHFT                                                   0x18
#define HWIO_MMSS_HDMI_GENERIC0_3_BYTE14_BMSK                                               0xff0000
#define HWIO_MMSS_HDMI_GENERIC0_3_BYTE14_SHFT                                                   0x10
#define HWIO_MMSS_HDMI_GENERIC0_3_BYTE13_BMSK                                                 0xff00
#define HWIO_MMSS_HDMI_GENERIC0_3_BYTE13_SHFT                                                    0x8
#define HWIO_MMSS_HDMI_GENERIC0_3_BYTE12_BMSK                                                   0xff
#define HWIO_MMSS_HDMI_GENERIC0_3_BYTE12_SHFT                                                    0x0

#define HWIO_MMSS_HDMI_GENERIC0_4_ADDR                                                    (MMSS_HDMI_REG_BASE      + 0x00000098)
#define HWIO_MMSS_HDMI_GENERIC0_4_RMSK                                                    0xffffffff
#define HWIO_MMSS_HDMI_GENERIC0_4_IN          \
        in_dword_masked(HWIO_MMSS_HDMI_GENERIC0_4_ADDR, HWIO_MMSS_HDMI_GENERIC0_4_RMSK)
#define HWIO_MMSS_HDMI_GENERIC0_4_INM(m)      \
        in_dword_masked(HWIO_MMSS_HDMI_GENERIC0_4_ADDR, m)
#define HWIO_MMSS_HDMI_GENERIC0_4_OUT(v)      \
        out_dword(HWIO_MMSS_HDMI_GENERIC0_4_ADDR,v)
#define HWIO_MMSS_HDMI_GENERIC0_4_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_HDMI_GENERIC0_4_ADDR,m,v,HWIO_MMSS_HDMI_GENERIC0_4_IN)
#define HWIO_MMSS_HDMI_GENERIC0_4_BYTE19_BMSK                                             0xff000000
#define HWIO_MMSS_HDMI_GENERIC0_4_BYTE19_SHFT                                                   0x18
#define HWIO_MMSS_HDMI_GENERIC0_4_BYTE18_BMSK                                               0xff0000
#define HWIO_MMSS_HDMI_GENERIC0_4_BYTE18_SHFT                                                   0x10
#define HWIO_MMSS_HDMI_GENERIC0_4_BYTE17_BMSK                                                 0xff00
#define HWIO_MMSS_HDMI_GENERIC0_4_BYTE17_SHFT                                                    0x8
#define HWIO_MMSS_HDMI_GENERIC0_4_BYTE16_BMSK                                                   0xff
#define HWIO_MMSS_HDMI_GENERIC0_4_BYTE16_SHFT                                                    0x0

#define HWIO_MMSS_HDMI_GENERIC0_5_ADDR                                                    (MMSS_HDMI_REG_BASE      + 0x0000009c)
#define HWIO_MMSS_HDMI_GENERIC0_5_RMSK                                                    0xffffffff
#define HWIO_MMSS_HDMI_GENERIC0_5_IN          \
        in_dword_masked(HWIO_MMSS_HDMI_GENERIC0_5_ADDR, HWIO_MMSS_HDMI_GENERIC0_5_RMSK)
#define HWIO_MMSS_HDMI_GENERIC0_5_INM(m)      \
        in_dword_masked(HWIO_MMSS_HDMI_GENERIC0_5_ADDR, m)
#define HWIO_MMSS_HDMI_GENERIC0_5_OUT(v)      \
        out_dword(HWIO_MMSS_HDMI_GENERIC0_5_ADDR,v)
#define HWIO_MMSS_HDMI_GENERIC0_5_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_HDMI_GENERIC0_5_ADDR,m,v,HWIO_MMSS_HDMI_GENERIC0_5_IN)
#define HWIO_MMSS_HDMI_GENERIC0_5_BYTE23_BMSK                                             0xff000000
#define HWIO_MMSS_HDMI_GENERIC0_5_BYTE23_SHFT                                                   0x18
#define HWIO_MMSS_HDMI_GENERIC0_5_BYTE22_BMSK                                               0xff0000
#define HWIO_MMSS_HDMI_GENERIC0_5_BYTE22_SHFT                                                   0x10
#define HWIO_MMSS_HDMI_GENERIC0_5_BYTE21_BMSK                                                 0xff00
#define HWIO_MMSS_HDMI_GENERIC0_5_BYTE21_SHFT                                                    0x8
#define HWIO_MMSS_HDMI_GENERIC0_5_BYTE20_BMSK                                                   0xff
#define HWIO_MMSS_HDMI_GENERIC0_5_BYTE20_SHFT                                                    0x0

#define HWIO_MMSS_HDMI_GENERIC0_6_ADDR                                                    (MMSS_HDMI_REG_BASE      + 0x000000a0)
#define HWIO_MMSS_HDMI_GENERIC0_6_RMSK                                                    0xffffffff
#define HWIO_MMSS_HDMI_GENERIC0_6_IN          \
        in_dword_masked(HWIO_MMSS_HDMI_GENERIC0_6_ADDR, HWIO_MMSS_HDMI_GENERIC0_6_RMSK)
#define HWIO_MMSS_HDMI_GENERIC0_6_INM(m)      \
        in_dword_masked(HWIO_MMSS_HDMI_GENERIC0_6_ADDR, m)
#define HWIO_MMSS_HDMI_GENERIC0_6_OUT(v)      \
        out_dword(HWIO_MMSS_HDMI_GENERIC0_6_ADDR,v)
#define HWIO_MMSS_HDMI_GENERIC0_6_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_HDMI_GENERIC0_6_ADDR,m,v,HWIO_MMSS_HDMI_GENERIC0_6_IN)
#define HWIO_MMSS_HDMI_GENERIC0_6_BYTE27_BMSK                                             0xff000000
#define HWIO_MMSS_HDMI_GENERIC0_6_BYTE27_SHFT                                                   0x18
#define HWIO_MMSS_HDMI_GENERIC0_6_BYTE26_BMSK                                               0xff0000
#define HWIO_MMSS_HDMI_GENERIC0_6_BYTE26_SHFT                                                   0x10
#define HWIO_MMSS_HDMI_GENERIC0_6_BYTE25_BMSK                                                 0xff00
#define HWIO_MMSS_HDMI_GENERIC0_6_BYTE25_SHFT                                                    0x8
#define HWIO_MMSS_HDMI_GENERIC0_6_BYTE24_BMSK                                                   0xff
#define HWIO_MMSS_HDMI_GENERIC0_6_BYTE24_SHFT                                                    0x0

#define HWIO_MMSS_HDMI_GENERIC1_HDR_ADDR                                                  (MMSS_HDMI_REG_BASE      + 0x000000a4)
#define HWIO_MMSS_HDMI_GENERIC1_HDR_RMSK                                                    0xffffff
#define HWIO_MMSS_HDMI_GENERIC1_HDR_IN          \
        in_dword_masked(HWIO_MMSS_HDMI_GENERIC1_HDR_ADDR, HWIO_MMSS_HDMI_GENERIC1_HDR_RMSK)
#define HWIO_MMSS_HDMI_GENERIC1_HDR_INM(m)      \
        in_dword_masked(HWIO_MMSS_HDMI_GENERIC1_HDR_ADDR, m)
#define HWIO_MMSS_HDMI_GENERIC1_HDR_OUT(v)      \
        out_dword(HWIO_MMSS_HDMI_GENERIC1_HDR_ADDR,v)
#define HWIO_MMSS_HDMI_GENERIC1_HDR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_HDMI_GENERIC1_HDR_ADDR,m,v,HWIO_MMSS_HDMI_GENERIC1_HDR_IN)
#define HWIO_MMSS_HDMI_GENERIC1_HDR_HB2_BMSK                                                0xff0000
#define HWIO_MMSS_HDMI_GENERIC1_HDR_HB2_SHFT                                                    0x10
#define HWIO_MMSS_HDMI_GENERIC1_HDR_HB1_BMSK                                                  0xff00
#define HWIO_MMSS_HDMI_GENERIC1_HDR_HB1_SHFT                                                     0x8
#define HWIO_MMSS_HDMI_GENERIC1_HDR_HB0_BMSK                                                    0xff
#define HWIO_MMSS_HDMI_GENERIC1_HDR_HB0_SHFT                                                     0x0

#define HWIO_MMSS_HDMI_GENERIC1_0_ADDR                                                    (MMSS_HDMI_REG_BASE      + 0x000000a8)
#define HWIO_MMSS_HDMI_GENERIC1_0_RMSK                                                    0xffffffff
#define HWIO_MMSS_HDMI_GENERIC1_0_IN          \
        in_dword_masked(HWIO_MMSS_HDMI_GENERIC1_0_ADDR, HWIO_MMSS_HDMI_GENERIC1_0_RMSK)
#define HWIO_MMSS_HDMI_GENERIC1_0_INM(m)      \
        in_dword_masked(HWIO_MMSS_HDMI_GENERIC1_0_ADDR, m)
#define HWIO_MMSS_HDMI_GENERIC1_0_OUT(v)      \
        out_dword(HWIO_MMSS_HDMI_GENERIC1_0_ADDR,v)
#define HWIO_MMSS_HDMI_GENERIC1_0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_HDMI_GENERIC1_0_ADDR,m,v,HWIO_MMSS_HDMI_GENERIC1_0_IN)
#define HWIO_MMSS_HDMI_GENERIC1_0_BYTE3_BMSK                                              0xff000000
#define HWIO_MMSS_HDMI_GENERIC1_0_BYTE3_SHFT                                                    0x18
#define HWIO_MMSS_HDMI_GENERIC1_0_BYTE2_BMSK                                                0xff0000
#define HWIO_MMSS_HDMI_GENERIC1_0_BYTE2_SHFT                                                    0x10
#define HWIO_MMSS_HDMI_GENERIC1_0_BYTE1_BMSK                                                  0xff00
#define HWIO_MMSS_HDMI_GENERIC1_0_BYTE1_SHFT                                                     0x8
#define HWIO_MMSS_HDMI_GENERIC1_0_BYTE0_BMSK                                                    0xff
#define HWIO_MMSS_HDMI_GENERIC1_0_BYTE0_SHFT                                                     0x0

#define HWIO_MMSS_HDMI_GENERIC1_1_ADDR                                                    (MMSS_HDMI_REG_BASE      + 0x000000ac)
#define HWIO_MMSS_HDMI_GENERIC1_1_RMSK                                                    0xffffffff
#define HWIO_MMSS_HDMI_GENERIC1_1_IN          \
        in_dword_masked(HWIO_MMSS_HDMI_GENERIC1_1_ADDR, HWIO_MMSS_HDMI_GENERIC1_1_RMSK)
#define HWIO_MMSS_HDMI_GENERIC1_1_INM(m)      \
        in_dword_masked(HWIO_MMSS_HDMI_GENERIC1_1_ADDR, m)
#define HWIO_MMSS_HDMI_GENERIC1_1_OUT(v)      \
        out_dword(HWIO_MMSS_HDMI_GENERIC1_1_ADDR,v)
#define HWIO_MMSS_HDMI_GENERIC1_1_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_HDMI_GENERIC1_1_ADDR,m,v,HWIO_MMSS_HDMI_GENERIC1_1_IN)
#define HWIO_MMSS_HDMI_GENERIC1_1_BYTE7_BMSK                                              0xff000000
#define HWIO_MMSS_HDMI_GENERIC1_1_BYTE7_SHFT                                                    0x18
#define HWIO_MMSS_HDMI_GENERIC1_1_BYTE6_BMSK                                                0xff0000
#define HWIO_MMSS_HDMI_GENERIC1_1_BYTE6_SHFT                                                    0x10
#define HWIO_MMSS_HDMI_GENERIC1_1_BYTE5_BMSK                                                  0xff00
#define HWIO_MMSS_HDMI_GENERIC1_1_BYTE5_SHFT                                                     0x8
#define HWIO_MMSS_HDMI_GENERIC1_1_BYTE4_BMSK                                                    0xff
#define HWIO_MMSS_HDMI_GENERIC1_1_BYTE4_SHFT                                                     0x0

#define HWIO_MMSS_HDMI_GENERIC1_2_ADDR                                                    (MMSS_HDMI_REG_BASE      + 0x000000b0)
#define HWIO_MMSS_HDMI_GENERIC1_2_RMSK                                                    0xffffffff
#define HWIO_MMSS_HDMI_GENERIC1_2_IN          \
        in_dword_masked(HWIO_MMSS_HDMI_GENERIC1_2_ADDR, HWIO_MMSS_HDMI_GENERIC1_2_RMSK)
#define HWIO_MMSS_HDMI_GENERIC1_2_INM(m)      \
        in_dword_masked(HWIO_MMSS_HDMI_GENERIC1_2_ADDR, m)
#define HWIO_MMSS_HDMI_GENERIC1_2_OUT(v)      \
        out_dword(HWIO_MMSS_HDMI_GENERIC1_2_ADDR,v)
#define HWIO_MMSS_HDMI_GENERIC1_2_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_HDMI_GENERIC1_2_ADDR,m,v,HWIO_MMSS_HDMI_GENERIC1_2_IN)
#define HWIO_MMSS_HDMI_GENERIC1_2_BYTE11_BMSK                                             0xff000000
#define HWIO_MMSS_HDMI_GENERIC1_2_BYTE11_SHFT                                                   0x18
#define HWIO_MMSS_HDMI_GENERIC1_2_BYTE10_BMSK                                               0xff0000
#define HWIO_MMSS_HDMI_GENERIC1_2_BYTE10_SHFT                                                   0x10
#define HWIO_MMSS_HDMI_GENERIC1_2_BYTE9_BMSK                                                  0xff00
#define HWIO_MMSS_HDMI_GENERIC1_2_BYTE9_SHFT                                                     0x8
#define HWIO_MMSS_HDMI_GENERIC1_2_BYTE8_BMSK                                                    0xff
#define HWIO_MMSS_HDMI_GENERIC1_2_BYTE8_SHFT                                                     0x0

#define HWIO_MMSS_HDMI_GENERIC1_3_ADDR                                                    (MMSS_HDMI_REG_BASE      + 0x000000b4)
#define HWIO_MMSS_HDMI_GENERIC1_3_RMSK                                                    0xffffffff
#define HWIO_MMSS_HDMI_GENERIC1_3_IN          \
        in_dword_masked(HWIO_MMSS_HDMI_GENERIC1_3_ADDR, HWIO_MMSS_HDMI_GENERIC1_3_RMSK)
#define HWIO_MMSS_HDMI_GENERIC1_3_INM(m)      \
        in_dword_masked(HWIO_MMSS_HDMI_GENERIC1_3_ADDR, m)
#define HWIO_MMSS_HDMI_GENERIC1_3_OUT(v)      \
        out_dword(HWIO_MMSS_HDMI_GENERIC1_3_ADDR,v)
#define HWIO_MMSS_HDMI_GENERIC1_3_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_HDMI_GENERIC1_3_ADDR,m,v,HWIO_MMSS_HDMI_GENERIC1_3_IN)
#define HWIO_MMSS_HDMI_GENERIC1_3_BYTE15_BMSK                                             0xff000000
#define HWIO_MMSS_HDMI_GENERIC1_3_BYTE15_SHFT                                                   0x18
#define HWIO_MMSS_HDMI_GENERIC1_3_BYTE14_BMSK                                               0xff0000
#define HWIO_MMSS_HDMI_GENERIC1_3_BYTE14_SHFT                                                   0x10
#define HWIO_MMSS_HDMI_GENERIC1_3_BYTE13_BMSK                                                 0xff00
#define HWIO_MMSS_HDMI_GENERIC1_3_BYTE13_SHFT                                                    0x8
#define HWIO_MMSS_HDMI_GENERIC1_3_BYTE12_BMSK                                                   0xff
#define HWIO_MMSS_HDMI_GENERIC1_3_BYTE12_SHFT                                                    0x0

#define HWIO_MMSS_HDMI_GENERIC1_4_ADDR                                                    (MMSS_HDMI_REG_BASE      + 0x000000b8)
#define HWIO_MMSS_HDMI_GENERIC1_4_RMSK                                                    0xffffffff
#define HWIO_MMSS_HDMI_GENERIC1_4_IN          \
        in_dword_masked(HWIO_MMSS_HDMI_GENERIC1_4_ADDR, HWIO_MMSS_HDMI_GENERIC1_4_RMSK)
#define HWIO_MMSS_HDMI_GENERIC1_4_INM(m)      \
        in_dword_masked(HWIO_MMSS_HDMI_GENERIC1_4_ADDR, m)
#define HWIO_MMSS_HDMI_GENERIC1_4_OUT(v)      \
        out_dword(HWIO_MMSS_HDMI_GENERIC1_4_ADDR,v)
#define HWIO_MMSS_HDMI_GENERIC1_4_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_HDMI_GENERIC1_4_ADDR,m,v,HWIO_MMSS_HDMI_GENERIC1_4_IN)
#define HWIO_MMSS_HDMI_GENERIC1_4_BYTE19_BMSK                                             0xff000000
#define HWIO_MMSS_HDMI_GENERIC1_4_BYTE19_SHFT                                                   0x18
#define HWIO_MMSS_HDMI_GENERIC1_4_BYTE18_BMSK                                               0xff0000
#define HWIO_MMSS_HDMI_GENERIC1_4_BYTE18_SHFT                                                   0x10
#define HWIO_MMSS_HDMI_GENERIC1_4_BYTE17_BMSK                                                 0xff00
#define HWIO_MMSS_HDMI_GENERIC1_4_BYTE17_SHFT                                                    0x8
#define HWIO_MMSS_HDMI_GENERIC1_4_BYTE16_BMSK                                                   0xff
#define HWIO_MMSS_HDMI_GENERIC1_4_BYTE16_SHFT                                                    0x0

#define HWIO_MMSS_HDMI_GENERIC1_5_ADDR                                                    (MMSS_HDMI_REG_BASE      + 0x000000bc)
#define HWIO_MMSS_HDMI_GENERIC1_5_RMSK                                                    0xffffffff
#define HWIO_MMSS_HDMI_GENERIC1_5_IN          \
        in_dword_masked(HWIO_MMSS_HDMI_GENERIC1_5_ADDR, HWIO_MMSS_HDMI_GENERIC1_5_RMSK)
#define HWIO_MMSS_HDMI_GENERIC1_5_INM(m)      \
        in_dword_masked(HWIO_MMSS_HDMI_GENERIC1_5_ADDR, m)
#define HWIO_MMSS_HDMI_GENERIC1_5_OUT(v)      \
        out_dword(HWIO_MMSS_HDMI_GENERIC1_5_ADDR,v)
#define HWIO_MMSS_HDMI_GENERIC1_5_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_HDMI_GENERIC1_5_ADDR,m,v,HWIO_MMSS_HDMI_GENERIC1_5_IN)
#define HWIO_MMSS_HDMI_GENERIC1_5_BYTE23_BMSK                                             0xff000000
#define HWIO_MMSS_HDMI_GENERIC1_5_BYTE23_SHFT                                                   0x18
#define HWIO_MMSS_HDMI_GENERIC1_5_BYTE22_BMSK                                               0xff0000
#define HWIO_MMSS_HDMI_GENERIC1_5_BYTE22_SHFT                                                   0x10
#define HWIO_MMSS_HDMI_GENERIC1_5_BYTE21_BMSK                                                 0xff00
#define HWIO_MMSS_HDMI_GENERIC1_5_BYTE21_SHFT                                                    0x8
#define HWIO_MMSS_HDMI_GENERIC1_5_BYTE20_BMSK                                                   0xff
#define HWIO_MMSS_HDMI_GENERIC1_5_BYTE20_SHFT                                                    0x0

#define HWIO_MMSS_HDMI_GENERIC1_6_ADDR                                                    (MMSS_HDMI_REG_BASE      + 0x000000c0)
#define HWIO_MMSS_HDMI_GENERIC1_6_RMSK                                                    0xffffffff
#define HWIO_MMSS_HDMI_GENERIC1_6_IN          \
        in_dword_masked(HWIO_MMSS_HDMI_GENERIC1_6_ADDR, HWIO_MMSS_HDMI_GENERIC1_6_RMSK)
#define HWIO_MMSS_HDMI_GENERIC1_6_INM(m)      \
        in_dword_masked(HWIO_MMSS_HDMI_GENERIC1_6_ADDR, m)
#define HWIO_MMSS_HDMI_GENERIC1_6_OUT(v)      \
        out_dword(HWIO_MMSS_HDMI_GENERIC1_6_ADDR,v)
#define HWIO_MMSS_HDMI_GENERIC1_6_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_HDMI_GENERIC1_6_ADDR,m,v,HWIO_MMSS_HDMI_GENERIC1_6_IN)
#define HWIO_MMSS_HDMI_GENERIC1_6_BYTE27_BMSK                                             0xff000000
#define HWIO_MMSS_HDMI_GENERIC1_6_BYTE27_SHFT                                                   0x18
#define HWIO_MMSS_HDMI_GENERIC1_6_BYTE26_BMSK                                               0xff0000
#define HWIO_MMSS_HDMI_GENERIC1_6_BYTE26_SHFT                                                   0x10
#define HWIO_MMSS_HDMI_GENERIC1_6_BYTE25_BMSK                                                 0xff00
#define HWIO_MMSS_HDMI_GENERIC1_6_BYTE25_SHFT                                                    0x8
#define HWIO_MMSS_HDMI_GENERIC1_6_BYTE24_BMSK                                                   0xff
#define HWIO_MMSS_HDMI_GENERIC1_6_BYTE24_SHFT                                                    0x0

#define HWIO_MMSS_HDMI_ACR_32_0_ADDR                                                      (MMSS_HDMI_REG_BASE      + 0x000000c4)
#define HWIO_MMSS_HDMI_ACR_32_0_RMSK                                                      0xfffff001
#define HWIO_MMSS_HDMI_ACR_32_0_IN          \
        in_dword_masked(HWIO_MMSS_HDMI_ACR_32_0_ADDR, HWIO_MMSS_HDMI_ACR_32_0_RMSK)
#define HWIO_MMSS_HDMI_ACR_32_0_INM(m)      \
        in_dword_masked(HWIO_MMSS_HDMI_ACR_32_0_ADDR, m)
#define HWIO_MMSS_HDMI_ACR_32_0_OUT(v)      \
        out_dword(HWIO_MMSS_HDMI_ACR_32_0_ADDR,v)
#define HWIO_MMSS_HDMI_ACR_32_0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_HDMI_ACR_32_0_ADDR,m,v,HWIO_MMSS_HDMI_ACR_32_0_IN)
#define HWIO_MMSS_HDMI_ACR_32_0_CTS_32_BMSK                                               0xfffff000
#define HWIO_MMSS_HDMI_ACR_32_0_CTS_32_SHFT                                                      0xc
#define HWIO_MMSS_HDMI_ACR_32_0_CTS_32_FRAC_BMSK                                                 0x1
#define HWIO_MMSS_HDMI_ACR_32_0_CTS_32_FRAC_SHFT                                                 0x0

#define HWIO_MMSS_HDMI_ACR_32_1_ADDR                                                      (MMSS_HDMI_REG_BASE      + 0x000000c8)
#define HWIO_MMSS_HDMI_ACR_32_1_RMSK                                                         0xfffff
#define HWIO_MMSS_HDMI_ACR_32_1_IN          \
        in_dword_masked(HWIO_MMSS_HDMI_ACR_32_1_ADDR, HWIO_MMSS_HDMI_ACR_32_1_RMSK)
#define HWIO_MMSS_HDMI_ACR_32_1_INM(m)      \
        in_dword_masked(HWIO_MMSS_HDMI_ACR_32_1_ADDR, m)
#define HWIO_MMSS_HDMI_ACR_32_1_OUT(v)      \
        out_dword(HWIO_MMSS_HDMI_ACR_32_1_ADDR,v)
#define HWIO_MMSS_HDMI_ACR_32_1_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_HDMI_ACR_32_1_ADDR,m,v,HWIO_MMSS_HDMI_ACR_32_1_IN)
#define HWIO_MMSS_HDMI_ACR_32_1_N_32_BMSK                                                    0xfffff
#define HWIO_MMSS_HDMI_ACR_32_1_N_32_SHFT                                                        0x0

#define HWIO_MMSS_HDMI_ACR_44_0_ADDR                                                      (MMSS_HDMI_REG_BASE      + 0x000000cc)
#define HWIO_MMSS_HDMI_ACR_44_0_RMSK                                                      0xfffff000
#define HWIO_MMSS_HDMI_ACR_44_0_IN          \
        in_dword_masked(HWIO_MMSS_HDMI_ACR_44_0_ADDR, HWIO_MMSS_HDMI_ACR_44_0_RMSK)
#define HWIO_MMSS_HDMI_ACR_44_0_INM(m)      \
        in_dword_masked(HWIO_MMSS_HDMI_ACR_44_0_ADDR, m)
#define HWIO_MMSS_HDMI_ACR_44_0_OUT(v)      \
        out_dword(HWIO_MMSS_HDMI_ACR_44_0_ADDR,v)
#define HWIO_MMSS_HDMI_ACR_44_0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_HDMI_ACR_44_0_ADDR,m,v,HWIO_MMSS_HDMI_ACR_44_0_IN)
#define HWIO_MMSS_HDMI_ACR_44_0_CTS_44_BMSK                                               0xfffff000
#define HWIO_MMSS_HDMI_ACR_44_0_CTS_44_SHFT                                                      0xc

#define HWIO_MMSS_HDMI_ACR_44_1_ADDR                                                      (MMSS_HDMI_REG_BASE      + 0x000000d0)
#define HWIO_MMSS_HDMI_ACR_44_1_RMSK                                                         0xfffff
#define HWIO_MMSS_HDMI_ACR_44_1_IN          \
        in_dword_masked(HWIO_MMSS_HDMI_ACR_44_1_ADDR, HWIO_MMSS_HDMI_ACR_44_1_RMSK)
#define HWIO_MMSS_HDMI_ACR_44_1_INM(m)      \
        in_dword_masked(HWIO_MMSS_HDMI_ACR_44_1_ADDR, m)
#define HWIO_MMSS_HDMI_ACR_44_1_OUT(v)      \
        out_dword(HWIO_MMSS_HDMI_ACR_44_1_ADDR,v)
#define HWIO_MMSS_HDMI_ACR_44_1_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_HDMI_ACR_44_1_ADDR,m,v,HWIO_MMSS_HDMI_ACR_44_1_IN)
#define HWIO_MMSS_HDMI_ACR_44_1_N_44_BMSK                                                    0xfffff
#define HWIO_MMSS_HDMI_ACR_44_1_N_44_SHFT                                                        0x0

#define HWIO_MMSS_HDMI_ACR_48_0_ADDR                                                      (MMSS_HDMI_REG_BASE      + 0x000000d4)
#define HWIO_MMSS_HDMI_ACR_48_0_RMSK                                                      0xfffff000
#define HWIO_MMSS_HDMI_ACR_48_0_IN          \
        in_dword_masked(HWIO_MMSS_HDMI_ACR_48_0_ADDR, HWIO_MMSS_HDMI_ACR_48_0_RMSK)
#define HWIO_MMSS_HDMI_ACR_48_0_INM(m)      \
        in_dword_masked(HWIO_MMSS_HDMI_ACR_48_0_ADDR, m)
#define HWIO_MMSS_HDMI_ACR_48_0_OUT(v)      \
        out_dword(HWIO_MMSS_HDMI_ACR_48_0_ADDR,v)
#define HWIO_MMSS_HDMI_ACR_48_0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_HDMI_ACR_48_0_ADDR,m,v,HWIO_MMSS_HDMI_ACR_48_0_IN)
#define HWIO_MMSS_HDMI_ACR_48_0_CTS_48_BMSK                                               0xfffff000
#define HWIO_MMSS_HDMI_ACR_48_0_CTS_48_SHFT                                                      0xc

#define HWIO_MMSS_HDMI_ACR_48_1_ADDR                                                      (MMSS_HDMI_REG_BASE      + 0x000000d8)
#define HWIO_MMSS_HDMI_ACR_48_1_RMSK                                                         0xfffff
#define HWIO_MMSS_HDMI_ACR_48_1_IN          \
        in_dword_masked(HWIO_MMSS_HDMI_ACR_48_1_ADDR, HWIO_MMSS_HDMI_ACR_48_1_RMSK)
#define HWIO_MMSS_HDMI_ACR_48_1_INM(m)      \
        in_dword_masked(HWIO_MMSS_HDMI_ACR_48_1_ADDR, m)
#define HWIO_MMSS_HDMI_ACR_48_1_OUT(v)      \
        out_dword(HWIO_MMSS_HDMI_ACR_48_1_ADDR,v)
#define HWIO_MMSS_HDMI_ACR_48_1_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_HDMI_ACR_48_1_ADDR,m,v,HWIO_MMSS_HDMI_ACR_48_1_IN)
#define HWIO_MMSS_HDMI_ACR_48_1_N_48_BMSK                                                    0xfffff
#define HWIO_MMSS_HDMI_ACR_48_1_N_48_SHFT                                                        0x0

#define HWIO_MMSS_HDMI_ACR_STATUS_0_ADDR                                                  (MMSS_HDMI_REG_BASE      + 0x000000dc)
#define HWIO_MMSS_HDMI_ACR_STATUS_0_RMSK                                                  0xfffff000
#define HWIO_MMSS_HDMI_ACR_STATUS_0_IN          \
        in_dword_masked(HWIO_MMSS_HDMI_ACR_STATUS_0_ADDR, HWIO_MMSS_HDMI_ACR_STATUS_0_RMSK)
#define HWIO_MMSS_HDMI_ACR_STATUS_0_INM(m)      \
        in_dword_masked(HWIO_MMSS_HDMI_ACR_STATUS_0_ADDR, m)
#define HWIO_MMSS_HDMI_ACR_STATUS_0_ACR_CTS_BMSK                                          0xfffff000
#define HWIO_MMSS_HDMI_ACR_STATUS_0_ACR_CTS_SHFT                                                 0xc

#define HWIO_MMSS_HDMI_ACR_STATUS_1_ADDR                                                  (MMSS_HDMI_REG_BASE      + 0x000000e0)
#define HWIO_MMSS_HDMI_ACR_STATUS_1_RMSK                                                     0xfffff
#define HWIO_MMSS_HDMI_ACR_STATUS_1_IN          \
        in_dword_masked(HWIO_MMSS_HDMI_ACR_STATUS_1_ADDR, HWIO_MMSS_HDMI_ACR_STATUS_1_RMSK)
#define HWIO_MMSS_HDMI_ACR_STATUS_1_INM(m)      \
        in_dword_masked(HWIO_MMSS_HDMI_ACR_STATUS_1_ADDR, m)
#define HWIO_MMSS_HDMI_ACR_STATUS_1_ACR_N_BMSK                                               0xfffff
#define HWIO_MMSS_HDMI_ACR_STATUS_1_ACR_N_SHFT                                                   0x0

#define HWIO_MMSS_HDMI_AUDIO_INFO0_ADDR                                                   (MMSS_HDMI_REG_BASE      + 0x000000e4)
#define HWIO_MMSS_HDMI_AUDIO_INFO0_RMSK                                                     0xff07ff
#define HWIO_MMSS_HDMI_AUDIO_INFO0_IN          \
        in_dword_masked(HWIO_MMSS_HDMI_AUDIO_INFO0_ADDR, HWIO_MMSS_HDMI_AUDIO_INFO0_RMSK)
#define HWIO_MMSS_HDMI_AUDIO_INFO0_INM(m)      \
        in_dword_masked(HWIO_MMSS_HDMI_AUDIO_INFO0_ADDR, m)
#define HWIO_MMSS_HDMI_AUDIO_INFO0_OUT(v)      \
        out_dword(HWIO_MMSS_HDMI_AUDIO_INFO0_ADDR,v)
#define HWIO_MMSS_HDMI_AUDIO_INFO0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_HDMI_AUDIO_INFO0_ADDR,m,v,HWIO_MMSS_HDMI_AUDIO_INFO0_IN)
#define HWIO_MMSS_HDMI_AUDIO_INFO0_CHECKSUM_OFFSET_BMSK                                     0xff0000
#define HWIO_MMSS_HDMI_AUDIO_INFO0_CHECKSUM_OFFSET_SHFT                                         0x10
#define HWIO_MMSS_HDMI_AUDIO_INFO0_CC_BMSK                                                     0x700
#define HWIO_MMSS_HDMI_AUDIO_INFO0_CC_SHFT                                                       0x8
#define HWIO_MMSS_HDMI_AUDIO_INFO0_CHECKSUM_BMSK                                                0xff
#define HWIO_MMSS_HDMI_AUDIO_INFO0_CHECKSUM_SHFT                                                 0x0

#define HWIO_MMSS_HDMI_AUDIO_INFO1_ADDR                                                   (MMSS_HDMI_REG_BASE      + 0x000000e8)
#define HWIO_MMSS_HDMI_AUDIO_INFO1_RMSK                                                       0xf8ff
#define HWIO_MMSS_HDMI_AUDIO_INFO1_IN          \
        in_dword_masked(HWIO_MMSS_HDMI_AUDIO_INFO1_ADDR, HWIO_MMSS_HDMI_AUDIO_INFO1_RMSK)
#define HWIO_MMSS_HDMI_AUDIO_INFO1_INM(m)      \
        in_dword_masked(HWIO_MMSS_HDMI_AUDIO_INFO1_ADDR, m)
#define HWIO_MMSS_HDMI_AUDIO_INFO1_OUT(v)      \
        out_dword(HWIO_MMSS_HDMI_AUDIO_INFO1_ADDR,v)
#define HWIO_MMSS_HDMI_AUDIO_INFO1_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_HDMI_AUDIO_INFO1_ADDR,m,v,HWIO_MMSS_HDMI_AUDIO_INFO1_IN)
#define HWIO_MMSS_HDMI_AUDIO_INFO1_DM_INH_BMSK                                                0x8000
#define HWIO_MMSS_HDMI_AUDIO_INFO1_DM_INH_SHFT                                                   0xf
#define HWIO_MMSS_HDMI_AUDIO_INFO1_LSV_BMSK                                                   0x7800
#define HWIO_MMSS_HDMI_AUDIO_INFO1_LSV_SHFT                                                      0xb
#define HWIO_MMSS_HDMI_AUDIO_INFO1_CA_BMSK                                                      0xff
#define HWIO_MMSS_HDMI_AUDIO_INFO1_CA_SHFT                                                       0x0

#define HWIO_MMSS_HDMI_CS_60958_0_ADDR                                                    (MMSS_HDMI_REG_BASE      + 0x000000ec)
#define HWIO_MMSS_HDMI_CS_60958_0_RMSK                                                    0xffffffff
#define HWIO_MMSS_HDMI_CS_60958_0_IN          \
        in_dword_masked(HWIO_MMSS_HDMI_CS_60958_0_ADDR, HWIO_MMSS_HDMI_CS_60958_0_RMSK)
#define HWIO_MMSS_HDMI_CS_60958_0_INM(m)      \
        in_dword_masked(HWIO_MMSS_HDMI_CS_60958_0_ADDR, m)
#define HWIO_MMSS_HDMI_CS_60958_0_OUT(v)      \
        out_dword(HWIO_MMSS_HDMI_CS_60958_0_ADDR,v)
#define HWIO_MMSS_HDMI_CS_60958_0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_HDMI_CS_60958_0_ADDR,m,v,HWIO_MMSS_HDMI_CS_60958_0_IN)
#define HWIO_MMSS_HDMI_CS_60958_0_SAMPLING_FREQUENCY_EXT_BMSK                             0xc0000000
#define HWIO_MMSS_HDMI_CS_60958_0_SAMPLING_FREQUENCY_EXT_SHFT                                   0x1e
#define HWIO_MMSS_HDMI_CS_60958_0_CLOCK_ACCURACY_BMSK                                     0x30000000
#define HWIO_MMSS_HDMI_CS_60958_0_CLOCK_ACCURACY_SHFT                                           0x1c
#define HWIO_MMSS_HDMI_CS_60958_0_SAMPLING_FREQUENCY_BMSK                                  0xf000000
#define HWIO_MMSS_HDMI_CS_60958_0_SAMPLING_FREQUENCY_SHFT                                       0x18
#define HWIO_MMSS_HDMI_CS_60958_0_CHANNEL_NUMBER_L_BMSK                                     0xf00000
#define HWIO_MMSS_HDMI_CS_60958_0_CHANNEL_NUMBER_L_SHFT                                         0x14
#define HWIO_MMSS_HDMI_CS_60958_0_SOURCE_NUMBER_BMSK                                         0xf0000
#define HWIO_MMSS_HDMI_CS_60958_0_SOURCE_NUMBER_SHFT                                            0x10
#define HWIO_MMSS_HDMI_CS_60958_0_CATEGORY_CODE_BMSK                                          0xff00
#define HWIO_MMSS_HDMI_CS_60958_0_CATEGORY_CODE_SHFT                                             0x8
#define HWIO_MMSS_HDMI_CS_60958_0_MODE_BMSK                                                     0xc0
#define HWIO_MMSS_HDMI_CS_60958_0_MODE_SHFT                                                      0x6
#define HWIO_MMSS_HDMI_CS_60958_0_D_BMSK                                                        0x38
#define HWIO_MMSS_HDMI_CS_60958_0_D_SHFT                                                         0x3
#define HWIO_MMSS_HDMI_CS_60958_0_C_BMSK                                                         0x4
#define HWIO_MMSS_HDMI_CS_60958_0_C_SHFT                                                         0x2
#define HWIO_MMSS_HDMI_CS_60958_0_B_BMSK                                                         0x2
#define HWIO_MMSS_HDMI_CS_60958_0_B_SHFT                                                         0x1
#define HWIO_MMSS_HDMI_CS_60958_0_A_BMSK                                                         0x1
#define HWIO_MMSS_HDMI_CS_60958_0_A_SHFT                                                         0x0

#define HWIO_MMSS_HDMI_CS_60958_1_ADDR                                                    (MMSS_HDMI_REG_BASE      + 0x000000f0)
#define HWIO_MMSS_HDMI_CS_60958_1_RMSK                                                     0x3f500ff
#define HWIO_MMSS_HDMI_CS_60958_1_IN          \
        in_dword_masked(HWIO_MMSS_HDMI_CS_60958_1_ADDR, HWIO_MMSS_HDMI_CS_60958_1_RMSK)
#define HWIO_MMSS_HDMI_CS_60958_1_INM(m)      \
        in_dword_masked(HWIO_MMSS_HDMI_CS_60958_1_ADDR, m)
#define HWIO_MMSS_HDMI_CS_60958_1_OUT(v)      \
        out_dword(HWIO_MMSS_HDMI_CS_60958_1_ADDR,v)
#define HWIO_MMSS_HDMI_CS_60958_1_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_HDMI_CS_60958_1_ADDR,m,v,HWIO_MMSS_HDMI_CS_60958_1_IN)
#define HWIO_MMSS_HDMI_CS_60958_1_USER_R_BMSK                                              0x2000000
#define HWIO_MMSS_HDMI_CS_60958_1_USER_R_SHFT                                                   0x19
#define HWIO_MMSS_HDMI_CS_60958_1_USER_L_BMSK                                              0x1000000
#define HWIO_MMSS_HDMI_CS_60958_1_USER_L_SHFT                                                   0x18
#define HWIO_MMSS_HDMI_CS_60958_1_CS_CHANNEL_NUMBER_R_BMSK                                  0xf00000
#define HWIO_MMSS_HDMI_CS_60958_1_CS_CHANNEL_NUMBER_R_SHFT                                      0x14
#define HWIO_MMSS_HDMI_CS_60958_1_VALID_R_BMSK                                               0x40000
#define HWIO_MMSS_HDMI_CS_60958_1_VALID_R_SHFT                                                  0x12
#define HWIO_MMSS_HDMI_CS_60958_1_VALID_L_BMSK                                               0x10000
#define HWIO_MMSS_HDMI_CS_60958_1_VALID_L_SHFT                                                  0x10
#define HWIO_MMSS_HDMI_CS_60958_1_CS_ORIG_SAMPLE_FREQ_BMSK                                      0xf0
#define HWIO_MMSS_HDMI_CS_60958_1_CS_ORIG_SAMPLE_FREQ_SHFT                                       0x4
#define HWIO_MMSS_HDMI_CS_60958_1_CS_WORD_LENGTH_BMSK                                            0xf
#define HWIO_MMSS_HDMI_CS_60958_1_CS_WORD_LENGTH_SHFT                                            0x0

#define HWIO_MMSS_HDMI_CS_60958_3_ADDR                                                    (MMSS_HDMI_REG_BASE      + 0x000000f4)
#define HWIO_MMSS_HDMI_CS_60958_3_RMSK                                                          0xff
#define HWIO_MMSS_HDMI_CS_60958_3_IN          \
        in_dword_masked(HWIO_MMSS_HDMI_CS_60958_3_ADDR, HWIO_MMSS_HDMI_CS_60958_3_RMSK)
#define HWIO_MMSS_HDMI_CS_60958_3_INM(m)      \
        in_dword_masked(HWIO_MMSS_HDMI_CS_60958_3_ADDR, m)
#define HWIO_MMSS_HDMI_CS_60958_3_OUT(v)      \
        out_dword(HWIO_MMSS_HDMI_CS_60958_3_ADDR,v)
#define HWIO_MMSS_HDMI_CS_60958_3_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_HDMI_CS_60958_3_ADDR,m,v,HWIO_MMSS_HDMI_CS_60958_3_IN)
#define HWIO_MMSS_HDMI_CS_60958_3_INFO_HIDDEN_BMSK                                              0x80
#define HWIO_MMSS_HDMI_CS_60958_3_INFO_HIDDEN_SHFT                                               0x7
#define HWIO_MMSS_HDMI_CS_60958_3_SAMPLE_FREQ_COEFF_BMSK                                        0x78
#define HWIO_MMSS_HDMI_CS_60958_3_SAMPLE_FREQ_COEFF_SHFT                                         0x3
#define HWIO_MMSS_HDMI_CS_60958_3_CGMS_A_VALIDITY_BMSK                                           0x4
#define HWIO_MMSS_HDMI_CS_60958_3_CGMS_A_VALIDITY_SHFT                                           0x2
#define HWIO_MMSS_HDMI_CS_60958_3_CGMS_A_BMSK                                                    0x3
#define HWIO_MMSS_HDMI_CS_60958_3_CGMS_A_SHFT                                                    0x0

#define HWIO_MMSS_HDMI_RAMP_CTRL0_ADDR                                                    (MMSS_HDMI_REG_BASE      + 0x000000f8)
#define HWIO_MMSS_HDMI_RAMP_CTRL0_RMSK                                                    0x80ffffff
#define HWIO_MMSS_HDMI_RAMP_CTRL0_IN          \
        in_dword_masked(HWIO_MMSS_HDMI_RAMP_CTRL0_ADDR, HWIO_MMSS_HDMI_RAMP_CTRL0_RMSK)
#define HWIO_MMSS_HDMI_RAMP_CTRL0_INM(m)      \
        in_dword_masked(HWIO_MMSS_HDMI_RAMP_CTRL0_ADDR, m)
#define HWIO_MMSS_HDMI_RAMP_CTRL0_OUT(v)      \
        out_dword(HWIO_MMSS_HDMI_RAMP_CTRL0_ADDR,v)
#define HWIO_MMSS_HDMI_RAMP_CTRL0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_HDMI_RAMP_CTRL0_ADDR,m,v,HWIO_MMSS_HDMI_RAMP_CTRL0_IN)
#define HWIO_MMSS_HDMI_RAMP_CTRL0_DATA_SIGN_BMSK                                          0x80000000
#define HWIO_MMSS_HDMI_RAMP_CTRL0_DATA_SIGN_SHFT                                                0x1f
#define HWIO_MMSS_HDMI_RAMP_CTRL0_MAX_CNT_BMSK                                              0xffffff
#define HWIO_MMSS_HDMI_RAMP_CTRL0_MAX_CNT_SHFT                                                   0x0

#define HWIO_MMSS_HDMI_RAMP_CTRL1_ADDR                                                    (MMSS_HDMI_REG_BASE      + 0x000000fc)
#define HWIO_MMSS_HDMI_RAMP_CTRL1_RMSK                                                    0xffffffff
#define HWIO_MMSS_HDMI_RAMP_CTRL1_IN          \
        in_dword_masked(HWIO_MMSS_HDMI_RAMP_CTRL1_ADDR, HWIO_MMSS_HDMI_RAMP_CTRL1_RMSK)
#define HWIO_MMSS_HDMI_RAMP_CTRL1_INM(m)      \
        in_dword_masked(HWIO_MMSS_HDMI_RAMP_CTRL1_ADDR, m)
#define HWIO_MMSS_HDMI_RAMP_CTRL1_OUT(v)      \
        out_dword(HWIO_MMSS_HDMI_RAMP_CTRL1_ADDR,v)
#define HWIO_MMSS_HDMI_RAMP_CTRL1_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_HDMI_RAMP_CTRL1_ADDR,m,v,HWIO_MMSS_HDMI_RAMP_CTRL1_IN)
#define HWIO_MMSS_HDMI_RAMP_CTRL1_AUDIO_TEST_CH_DIS_BMSK                                  0xff000000
#define HWIO_MMSS_HDMI_RAMP_CTRL1_AUDIO_TEST_CH_DIS_SHFT                                        0x18
#define HWIO_MMSS_HDMI_RAMP_CTRL1_MIN_CNT_BMSK                                              0xffffff
#define HWIO_MMSS_HDMI_RAMP_CTRL1_MIN_CNT_SHFT                                                   0x0

#define HWIO_MMSS_HDMI_RAMP_CTRL2_ADDR                                                    (MMSS_HDMI_REG_BASE      + 0x00000100)
#define HWIO_MMSS_HDMI_RAMP_CTRL2_RMSK                                                      0xffffff
#define HWIO_MMSS_HDMI_RAMP_CTRL2_IN          \
        in_dword_masked(HWIO_MMSS_HDMI_RAMP_CTRL2_ADDR, HWIO_MMSS_HDMI_RAMP_CTRL2_RMSK)
#define HWIO_MMSS_HDMI_RAMP_CTRL2_INM(m)      \
        in_dword_masked(HWIO_MMSS_HDMI_RAMP_CTRL2_ADDR, m)
#define HWIO_MMSS_HDMI_RAMP_CTRL2_OUT(v)      \
        out_dword(HWIO_MMSS_HDMI_RAMP_CTRL2_ADDR,v)
#define HWIO_MMSS_HDMI_RAMP_CTRL2_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_HDMI_RAMP_CTRL2_ADDR,m,v,HWIO_MMSS_HDMI_RAMP_CTRL2_IN)
#define HWIO_MMSS_HDMI_RAMP_CTRL2_INC_CNT_BMSK                                              0xffffff
#define HWIO_MMSS_HDMI_RAMP_CTRL2_INC_CNT_SHFT                                                   0x0

#define HWIO_MMSS_HDMI_RAMP_CTRL3_ADDR                                                    (MMSS_HDMI_REG_BASE      + 0x00000104)
#define HWIO_MMSS_HDMI_RAMP_CTRL3_RMSK                                                      0xffffff
#define HWIO_MMSS_HDMI_RAMP_CTRL3_IN          \
        in_dword_masked(HWIO_MMSS_HDMI_RAMP_CTRL3_ADDR, HWIO_MMSS_HDMI_RAMP_CTRL3_RMSK)
#define HWIO_MMSS_HDMI_RAMP_CTRL3_INM(m)      \
        in_dword_masked(HWIO_MMSS_HDMI_RAMP_CTRL3_ADDR, m)
#define HWIO_MMSS_HDMI_RAMP_CTRL3_OUT(v)      \
        out_dword(HWIO_MMSS_HDMI_RAMP_CTRL3_ADDR,v)
#define HWIO_MMSS_HDMI_RAMP_CTRL3_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_HDMI_RAMP_CTRL3_ADDR,m,v,HWIO_MMSS_HDMI_RAMP_CTRL3_IN)
#define HWIO_MMSS_HDMI_RAMP_CTRL3_DEC_CNT_BMSK                                              0xffffff
#define HWIO_MMSS_HDMI_RAMP_CTRL3_DEC_CNT_SHFT                                                   0x0

#define HWIO_MMSS_HDMI_CS_60958_2_ADDR                                                    (MMSS_HDMI_REG_BASE      + 0x00000108)
#define HWIO_MMSS_HDMI_CS_60958_2_RMSK                                                      0xffffff
#define HWIO_MMSS_HDMI_CS_60958_2_IN          \
        in_dword_masked(HWIO_MMSS_HDMI_CS_60958_2_ADDR, HWIO_MMSS_HDMI_CS_60958_2_RMSK)
#define HWIO_MMSS_HDMI_CS_60958_2_INM(m)      \
        in_dword_masked(HWIO_MMSS_HDMI_CS_60958_2_ADDR, m)
#define HWIO_MMSS_HDMI_CS_60958_2_OUT(v)      \
        out_dword(HWIO_MMSS_HDMI_CS_60958_2_ADDR,v)
#define HWIO_MMSS_HDMI_CS_60958_2_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_HDMI_CS_60958_2_ADDR,m,v,HWIO_MMSS_HDMI_CS_60958_2_IN)
#define HWIO_MMSS_HDMI_CS_60958_2_CS_CHANNEL_NUM_7_BMSK                                     0xf00000
#define HWIO_MMSS_HDMI_CS_60958_2_CS_CHANNEL_NUM_7_SHFT                                         0x14
#define HWIO_MMSS_HDMI_CS_60958_2_CS_CHANNEL_NUM_6_BMSK                                      0xf0000
#define HWIO_MMSS_HDMI_CS_60958_2_CS_CHANNEL_NUM_6_SHFT                                         0x10
#define HWIO_MMSS_HDMI_CS_60958_2_CS_CHANNEL_NUM_5_BMSK                                       0xf000
#define HWIO_MMSS_HDMI_CS_60958_2_CS_CHANNEL_NUM_5_SHFT                                          0xc
#define HWIO_MMSS_HDMI_CS_60958_2_CS_CHANNEL_NUM_4_BMSK                                        0xf00
#define HWIO_MMSS_HDMI_CS_60958_2_CS_CHANNEL_NUM_4_SHFT                                          0x8
#define HWIO_MMSS_HDMI_CS_60958_2_CS_CHANNEL_NUM_3_BMSK                                         0xf0
#define HWIO_MMSS_HDMI_CS_60958_2_CS_CHANNEL_NUM_3_SHFT                                          0x4
#define HWIO_MMSS_HDMI_CS_60958_2_CS_CHANNEL_NUM_2_BMSK                                          0xf
#define HWIO_MMSS_HDMI_CS_60958_2_CS_CHANNEL_NUM_2_SHFT                                          0x0

#define HWIO_MMSS_HDMI_HDCP_CTRL_ADDR                                                     (MMSS_HDMI_REG_BASE      + 0x00000110)
#define HWIO_MMSS_HDMI_HDCP_CTRL_RMSK                                                        0x10001
#define HWIO_MMSS_HDMI_HDCP_CTRL_IN          \
        in_dword_masked(HWIO_MMSS_HDMI_HDCP_CTRL_ADDR, HWIO_MMSS_HDMI_HDCP_CTRL_RMSK)
#define HWIO_MMSS_HDMI_HDCP_CTRL_INM(m)      \
        in_dword_masked(HWIO_MMSS_HDMI_HDCP_CTRL_ADDR, m)
#define HWIO_MMSS_HDMI_HDCP_CTRL_OUT(v)      \
        out_dword(HWIO_MMSS_HDMI_HDCP_CTRL_ADDR,v)
#define HWIO_MMSS_HDMI_HDCP_CTRL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_HDMI_HDCP_CTRL_ADDR,m,v,HWIO_MMSS_HDMI_HDCP_CTRL_IN)
#define HWIO_MMSS_HDMI_HDCP_CTRL_SHORT_OESS_ON_BMSK                                          0x10000
#define HWIO_MMSS_HDMI_HDCP_CTRL_SHORT_OESS_ON_SHFT                                             0x10
#define HWIO_MMSS_HDMI_HDCP_CTRL_ENABLE_BMSK                                                     0x1
#define HWIO_MMSS_HDMI_HDCP_CTRL_ENABLE_SHFT                                                     0x0

#define HWIO_MMSS_HDMI_HDCP_INT_CTRL_ADDR                                                 (MMSS_HDMI_REG_BASE      + 0x00000118)
#define HWIO_MMSS_HDMI_HDCP_INT_CTRL_RMSK                                                    0x3f7f7
#define HWIO_MMSS_HDMI_HDCP_INT_CTRL_IN          \
        in_dword_masked(HWIO_MMSS_HDMI_HDCP_INT_CTRL_ADDR, HWIO_MMSS_HDMI_HDCP_INT_CTRL_RMSK)
#define HWIO_MMSS_HDMI_HDCP_INT_CTRL_INM(m)      \
        in_dword_masked(HWIO_MMSS_HDMI_HDCP_INT_CTRL_ADDR, m)
#define HWIO_MMSS_HDMI_HDCP_INT_CTRL_OUT(v)      \
        out_dword(HWIO_MMSS_HDMI_HDCP_INT_CTRL_ADDR,v)
#define HWIO_MMSS_HDMI_HDCP_INT_CTRL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_HDMI_HDCP_INT_CTRL_ADDR,m,v,HWIO_MMSS_HDMI_HDCP_INT_CTRL_IN)
#define HWIO_MMSS_HDMI_HDCP_INT_CTRL_DDC_XFER_FAILED_MASK_BMSK                               0x20000
#define HWIO_MMSS_HDMI_HDCP_INT_CTRL_DDC_XFER_FAILED_MASK_SHFT                                  0x11
#define HWIO_MMSS_HDMI_HDCP_INT_CTRL_DDC_XFER_FAILED_ACK_BMSK                                0x10000
#define HWIO_MMSS_HDMI_HDCP_INT_CTRL_DDC_XFER_FAILED_ACK_SHFT                                   0x10
#define HWIO_MMSS_HDMI_HDCP_INT_CTRL_DDC_XFER_FAILED_INT_BMSK                                 0x8000
#define HWIO_MMSS_HDMI_HDCP_INT_CTRL_DDC_XFER_FAILED_INT_SHFT                                    0xf
#define HWIO_MMSS_HDMI_HDCP_INT_CTRL_DDC_XFER_DONE_MASK_BMSK                                  0x4000
#define HWIO_MMSS_HDMI_HDCP_INT_CTRL_DDC_XFER_DONE_MASK_SHFT                                     0xe
#define HWIO_MMSS_HDMI_HDCP_INT_CTRL_DDC_XFER_DONE_ACK_BMSK                                   0x2000
#define HWIO_MMSS_HDMI_HDCP_INT_CTRL_DDC_XFER_DONE_ACK_SHFT                                      0xd
#define HWIO_MMSS_HDMI_HDCP_INT_CTRL_DDC_XFER_DONE_INT_BMSK                                   0x1000
#define HWIO_MMSS_HDMI_HDCP_INT_CTRL_DDC_XFER_DONE_INT_SHFT                                      0xc
#define HWIO_MMSS_HDMI_HDCP_INT_CTRL_DDC_XFER_REQ_MASK_BMSK                                    0x400
#define HWIO_MMSS_HDMI_HDCP_INT_CTRL_DDC_XFER_REQ_MASK_SHFT                                      0xa
#define HWIO_MMSS_HDMI_HDCP_INT_CTRL_DDC_XFER_REQ_ACK_BMSK                                     0x200
#define HWIO_MMSS_HDMI_HDCP_INT_CTRL_DDC_XFER_REQ_ACK_SHFT                                       0x9
#define HWIO_MMSS_HDMI_HDCP_INT_CTRL_DDC_XFER_REQ_INT_BMSK                                     0x100
#define HWIO_MMSS_HDMI_HDCP_INT_CTRL_DDC_XFER_REQ_INT_SHFT                                       0x8
#define HWIO_MMSS_HDMI_HDCP_INT_CTRL_AUTH_FAIL_INFO_ACK_BMSK                                    0x80
#define HWIO_MMSS_HDMI_HDCP_INT_CTRL_AUTH_FAIL_INFO_ACK_SHFT                                     0x7
#define HWIO_MMSS_HDMI_HDCP_INT_CTRL_AUTH_FAIL_MASK_BMSK                                        0x40
#define HWIO_MMSS_HDMI_HDCP_INT_CTRL_AUTH_FAIL_MASK_SHFT                                         0x6
#define HWIO_MMSS_HDMI_HDCP_INT_CTRL_AUTH_FAIL_ACK_BMSK                                         0x20
#define HWIO_MMSS_HDMI_HDCP_INT_CTRL_AUTH_FAIL_ACK_SHFT                                          0x5
#define HWIO_MMSS_HDMI_HDCP_INT_CTRL_AUTH_FAIL_INT_BMSK                                         0x10
#define HWIO_MMSS_HDMI_HDCP_INT_CTRL_AUTH_FAIL_INT_SHFT                                          0x4
#define HWIO_MMSS_HDMI_HDCP_INT_CTRL_AUTH_SUCCESS_MASK_BMSK                                      0x4
#define HWIO_MMSS_HDMI_HDCP_INT_CTRL_AUTH_SUCCESS_MASK_SHFT                                      0x2
#define HWIO_MMSS_HDMI_HDCP_INT_CTRL_AUTH_SUCCESS_ACK_BMSK                                       0x2
#define HWIO_MMSS_HDMI_HDCP_INT_CTRL_AUTH_SUCCESS_ACK_SHFT                                       0x1
#define HWIO_MMSS_HDMI_HDCP_INT_CTRL_AUTH_SUCCESS_INT_BMSK                                       0x1
#define HWIO_MMSS_HDMI_HDCP_INT_CTRL_AUTH_SUCCESS_INT_SHFT                                       0x0

#define HWIO_MMSS_HDMI_HDCP_LINK0_STATUS_ADDR                                             (MMSS_HDMI_REG_BASE      + 0x0000011c)
#define HWIO_MMSS_HDMI_HDCP_LINK0_STATUS_RMSK                                             0x711313f5
#define HWIO_MMSS_HDMI_HDCP_LINK0_STATUS_IN          \
        in_dword_masked(HWIO_MMSS_HDMI_HDCP_LINK0_STATUS_ADDR, HWIO_MMSS_HDMI_HDCP_LINK0_STATUS_RMSK)
#define HWIO_MMSS_HDMI_HDCP_LINK0_STATUS_INM(m)      \
        in_dword_masked(HWIO_MMSS_HDMI_HDCP_LINK0_STATUS_ADDR, m)
#define HWIO_MMSS_HDMI_HDCP_LINK0_STATUS_KEYS_STATE_BMSK                                  0x70000000
#define HWIO_MMSS_HDMI_HDCP_LINK0_STATUS_KEYS_STATE_SHFT                                        0x1c
#define HWIO_MMSS_HDMI_HDCP_LINK0_STATUS_R0_COMPUTATION_DONE_BMSK                          0x1000000
#define HWIO_MMSS_HDMI_HDCP_LINK0_STATUS_R0_COMPUTATION_DONE_SHFT                               0x18
#define HWIO_MMSS_HDMI_HDCP_LINK0_STATUS_V_MATCHES_BMSK                                     0x100000
#define HWIO_MMSS_HDMI_HDCP_LINK0_STATUS_V_MATCHES_SHFT                                         0x14
#define HWIO_MMSS_HDMI_HDCP_LINK0_STATUS_PJ_MISMATCH_CNT_BMSK                                0x30000
#define HWIO_MMSS_HDMI_HDCP_LINK0_STATUS_PJ_MISMATCH_CNT_SHFT                                   0x10
#define HWIO_MMSS_HDMI_HDCP_LINK0_STATUS_RI_MATCHES_BMSK                                      0x1000
#define HWIO_MMSS_HDMI_HDCP_LINK0_STATUS_RI_MATCHES_SHFT                                         0xc
#define HWIO_MMSS_HDMI_HDCP_LINK0_STATUS_AN_1_READY_BMSK                                       0x200
#define HWIO_MMSS_HDMI_HDCP_LINK0_STATUS_AN_1_READY_SHFT                                         0x9
#define HWIO_MMSS_HDMI_HDCP_LINK0_STATUS_AN_0_READY_BMSK                                       0x100
#define HWIO_MMSS_HDMI_HDCP_LINK0_STATUS_AN_0_READY_SHFT                                         0x8
#define HWIO_MMSS_HDMI_HDCP_LINK0_STATUS_AUTH_FAIL_INFO_BMSK                                    0xf0
#define HWIO_MMSS_HDMI_HDCP_LINK0_STATUS_AUTH_FAIL_INFO_SHFT                                     0x4
#define HWIO_MMSS_HDMI_HDCP_LINK0_STATUS_AUTH_FAIL_BMSK                                          0x4
#define HWIO_MMSS_HDMI_HDCP_LINK0_STATUS_AUTH_FAIL_SHFT                                          0x2
#define HWIO_MMSS_HDMI_HDCP_LINK0_STATUS_AUTH_SUCCESS_BMSK                                       0x1
#define HWIO_MMSS_HDMI_HDCP_LINK0_STATUS_AUTH_SUCCESS_SHFT                                       0x0

#define HWIO_MMSS_HDMI_HDCP_DDC_CTRL_0_ADDR                                               (MMSS_HDMI_REG_BASE      + 0x00000120)
#define HWIO_MMSS_HDMI_HDCP_DDC_CTRL_0_RMSK                                                      0x1
#define HWIO_MMSS_HDMI_HDCP_DDC_CTRL_0_IN          \
        in_dword_masked(HWIO_MMSS_HDMI_HDCP_DDC_CTRL_0_ADDR, HWIO_MMSS_HDMI_HDCP_DDC_CTRL_0_RMSK)
#define HWIO_MMSS_HDMI_HDCP_DDC_CTRL_0_INM(m)      \
        in_dword_masked(HWIO_MMSS_HDMI_HDCP_DDC_CTRL_0_ADDR, m)
#define HWIO_MMSS_HDMI_HDCP_DDC_CTRL_0_OUT(v)      \
        out_dword(HWIO_MMSS_HDMI_HDCP_DDC_CTRL_0_ADDR,v)
#define HWIO_MMSS_HDMI_HDCP_DDC_CTRL_0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_HDMI_HDCP_DDC_CTRL_0_ADDR,m,v,HWIO_MMSS_HDMI_HDCP_DDC_CTRL_0_IN)
#define HWIO_MMSS_HDMI_HDCP_DDC_CTRL_0_DDC_DISABLE_BMSK                                          0x1
#define HWIO_MMSS_HDMI_HDCP_DDC_CTRL_0_DDC_DISABLE_SHFT                                          0x0

#define HWIO_MMSS_HDMI_HDCP_DDC_CTRL_1_ADDR                                               (MMSS_HDMI_REG_BASE      + 0x00000124)
#define HWIO_MMSS_HDMI_HDCP_DDC_CTRL_1_RMSK                                               0xfff00103
#define HWIO_MMSS_HDMI_HDCP_DDC_CTRL_1_IN          \
        in_dword_masked(HWIO_MMSS_HDMI_HDCP_DDC_CTRL_1_ADDR, HWIO_MMSS_HDMI_HDCP_DDC_CTRL_1_RMSK)
#define HWIO_MMSS_HDMI_HDCP_DDC_CTRL_1_INM(m)      \
        in_dword_masked(HWIO_MMSS_HDMI_HDCP_DDC_CTRL_1_ADDR, m)
#define HWIO_MMSS_HDMI_HDCP_DDC_CTRL_1_OUT(v)      \
        out_dword(HWIO_MMSS_HDMI_HDCP_DDC_CTRL_1_ADDR,v)
#define HWIO_MMSS_HDMI_HDCP_DDC_CTRL_1_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_HDMI_HDCP_DDC_CTRL_1_ADDR,m,v,HWIO_MMSS_HDMI_HDCP_DDC_CTRL_1_IN)
#define HWIO_MMSS_HDMI_HDCP_DDC_CTRL_1_DDC_RETRY_DELAY_BMSK                               0xff000000
#define HWIO_MMSS_HDMI_HDCP_DDC_CTRL_1_DDC_RETRY_DELAY_SHFT                                     0x18
#define HWIO_MMSS_HDMI_HDCP_DDC_CTRL_1_DDC_RETRY_CNT_BMSK                                   0xf00000
#define HWIO_MMSS_HDMI_HDCP_DDC_CTRL_1_DDC_RETRY_CNT_SHFT                                       0x14
#define HWIO_MMSS_HDMI_HDCP_DDC_CTRL_1_SHORT_READ_DISABLE_BMSK                                 0x100
#define HWIO_MMSS_HDMI_HDCP_DDC_CTRL_1_SHORT_READ_DISABLE_SHFT                                   0x8
#define HWIO_MMSS_HDMI_HDCP_DDC_CTRL_1_DDC_XFER_IN_DE_BMSK                                       0x2
#define HWIO_MMSS_HDMI_HDCP_DDC_CTRL_1_DDC_XFER_IN_DE_SHFT                                       0x1
#define HWIO_MMSS_HDMI_HDCP_DDC_CTRL_1_DDC_FAILED_ACK_BMSK                                       0x1
#define HWIO_MMSS_HDMI_HDCP_DDC_CTRL_1_DDC_FAILED_ACK_SHFT                                       0x0

#define HWIO_MMSS_HDMI_HDCP_DDC_STATUS_ADDR                                               (MMSS_HDMI_REG_BASE      + 0x00000128)
#define HWIO_MMSS_HDMI_HDCP_DDC_STATUS_RMSK                                               0xfff1f7f4
#define HWIO_MMSS_HDMI_HDCP_DDC_STATUS_IN          \
        in_dword_masked(HWIO_MMSS_HDMI_HDCP_DDC_STATUS_ADDR, HWIO_MMSS_HDMI_HDCP_DDC_STATUS_RMSK)
#define HWIO_MMSS_HDMI_HDCP_DDC_STATUS_INM(m)      \
        in_dword_masked(HWIO_MMSS_HDMI_HDCP_DDC_STATUS_ADDR, m)
#define HWIO_MMSS_HDMI_HDCP_DDC_STATUS_FRMS_2NXT_DDCREQ_BMSK                              0xff000000
#define HWIO_MMSS_HDMI_HDCP_DDC_STATUS_FRMS_2NXT_DDCREQ_SHFT                                    0x18
#define HWIO_MMSS_HDMI_HDCP_DDC_STATUS_RETRIES_BMSK                                         0xf00000
#define HWIO_MMSS_HDMI_HDCP_DDC_STATUS_RETRIES_SHFT                                             0x14
#define HWIO_MMSS_HDMI_HDCP_DDC_STATUS_FAILED_BMSK                                           0x10000
#define HWIO_MMSS_HDMI_HDCP_DDC_STATUS_FAILED_SHFT                                              0x10
#define HWIO_MMSS_HDMI_HDCP_DDC_STATUS_NACK1_BMSK                                             0x8000
#define HWIO_MMSS_HDMI_HDCP_DDC_STATUS_NACK1_SHFT                                                0xf
#define HWIO_MMSS_HDMI_HDCP_DDC_STATUS_NACK0_BMSK                                             0x4000
#define HWIO_MMSS_HDMI_HDCP_DDC_STATUS_NACK0_SHFT                                                0xe
#define HWIO_MMSS_HDMI_HDCP_DDC_STATUS_TIMEOUT_BMSK                                           0x2000
#define HWIO_MMSS_HDMI_HDCP_DDC_STATUS_TIMEOUT_SHFT                                              0xd
#define HWIO_MMSS_HDMI_HDCP_DDC_STATUS_ABORTED_BMSK                                           0x1000
#define HWIO_MMSS_HDMI_HDCP_DDC_STATUS_ABORTED_SHFT                                              0xc
#define HWIO_MMSS_HDMI_HDCP_DDC_STATUS_XFER_DONE_BMSK                                          0x400
#define HWIO_MMSS_HDMI_HDCP_DDC_STATUS_XFER_DONE_SHFT                                            0xa
#define HWIO_MMSS_HDMI_HDCP_DDC_STATUS_XFER_REQ_TYPE_BMSK                                      0x3c0
#define HWIO_MMSS_HDMI_HDCP_DDC_STATUS_XFER_REQ_TYPE_SHFT                                        0x6
#define HWIO_MMSS_HDMI_HDCP_DDC_STATUS_XFER_REQ_URG_BMSK                                        0x20
#define HWIO_MMSS_HDMI_HDCP_DDC_STATUS_XFER_REQ_URG_SHFT                                         0x5
#define HWIO_MMSS_HDMI_HDCP_DDC_STATUS_XFER_REQ_BMSK                                            0x10
#define HWIO_MMSS_HDMI_HDCP_DDC_STATUS_XFER_REQ_SHFT                                             0x4
#define HWIO_MMSS_HDMI_HDCP_DDC_STATUS_XFER_REQUIRED_BMSK                                        0x4
#define HWIO_MMSS_HDMI_HDCP_DDC_STATUS_XFER_REQUIRED_SHFT                                        0x2

#define HWIO_MMSS_HDMI_HDCP_ENTROPY_CTRL0_ADDR                                            (MMSS_HDMI_REG_BASE      + 0x0000012c)
#define HWIO_MMSS_HDMI_HDCP_ENTROPY_CTRL0_RMSK                                            0xffffffff
#define HWIO_MMSS_HDMI_HDCP_ENTROPY_CTRL0_OUT(v)      \
        out_dword(HWIO_MMSS_HDMI_HDCP_ENTROPY_CTRL0_ADDR,v)
#define HWIO_MMSS_HDMI_HDCP_ENTROPY_CTRL0_BITS_OF_INFLUENCE_0_BMSK                        0xffffffff
#define HWIO_MMSS_HDMI_HDCP_ENTROPY_CTRL0_BITS_OF_INFLUENCE_0_SHFT                               0x0

#define HWIO_MMSS_HDMI_HDCP_RESET_ADDR                                                    (MMSS_HDMI_REG_BASE      + 0x00000130)
#define HWIO_MMSS_HDMI_HDCP_RESET_RMSK                                                           0x1
#define HWIO_MMSS_HDMI_HDCP_RESET_OUT(v)      \
        out_dword(HWIO_MMSS_HDMI_HDCP_RESET_ADDR,v)
#define HWIO_MMSS_HDMI_HDCP_RESET_LINK0_DEAUTHENTICATE_BMSK                                      0x1
#define HWIO_MMSS_HDMI_HDCP_RESET_LINK0_DEAUTHENTICATE_SHFT                                      0x0

#define HWIO_MMSS_HDMI_HDCP_RCVPORT_DATA2_0_ADDR                                          (MMSS_HDMI_REG_BASE      + 0x0000013c)
#define HWIO_MMSS_HDMI_HDCP_RCVPORT_DATA2_0_RMSK                                              0xffff
#define HWIO_MMSS_HDMI_HDCP_RCVPORT_DATA2_0_IN          \
        in_dword_masked(HWIO_MMSS_HDMI_HDCP_RCVPORT_DATA2_0_ADDR, HWIO_MMSS_HDMI_HDCP_RCVPORT_DATA2_0_RMSK)
#define HWIO_MMSS_HDMI_HDCP_RCVPORT_DATA2_0_INM(m)      \
        in_dword_masked(HWIO_MMSS_HDMI_HDCP_RCVPORT_DATA2_0_ADDR, m)
#define HWIO_MMSS_HDMI_HDCP_RCVPORT_DATA2_0_OUT(v)      \
        out_dword(HWIO_MMSS_HDMI_HDCP_RCVPORT_DATA2_0_ADDR,v)
#define HWIO_MMSS_HDMI_HDCP_RCVPORT_DATA2_0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_HDMI_HDCP_RCVPORT_DATA2_0_ADDR,m,v,HWIO_MMSS_HDMI_HDCP_RCVPORT_DATA2_0_IN)
#define HWIO_MMSS_HDMI_HDCP_RCVPORT_DATA2_0_LINK0_RI_BMSK                                     0xffff
#define HWIO_MMSS_HDMI_HDCP_RCVPORT_DATA2_0_LINK0_RI_SHFT                                        0x0

#define HWIO_MMSS_HDMI_HDCP_RCVPORT_DATA2_1_ADDR                                          (MMSS_HDMI_REG_BASE      + 0x00000140)
#define HWIO_MMSS_HDMI_HDCP_RCVPORT_DATA2_1_RMSK                                                0xff
#define HWIO_MMSS_HDMI_HDCP_RCVPORT_DATA2_1_IN          \
        in_dword_masked(HWIO_MMSS_HDMI_HDCP_RCVPORT_DATA2_1_ADDR, HWIO_MMSS_HDMI_HDCP_RCVPORT_DATA2_1_RMSK)
#define HWIO_MMSS_HDMI_HDCP_RCVPORT_DATA2_1_INM(m)      \
        in_dword_masked(HWIO_MMSS_HDMI_HDCP_RCVPORT_DATA2_1_ADDR, m)
#define HWIO_MMSS_HDMI_HDCP_RCVPORT_DATA2_1_OUT(v)      \
        out_dword(HWIO_MMSS_HDMI_HDCP_RCVPORT_DATA2_1_ADDR,v)
#define HWIO_MMSS_HDMI_HDCP_RCVPORT_DATA2_1_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_HDMI_HDCP_RCVPORT_DATA2_1_ADDR,m,v,HWIO_MMSS_HDMI_HDCP_RCVPORT_DATA2_1_IN)
#define HWIO_MMSS_HDMI_HDCP_RCVPORT_DATA2_1_LINK0_PJ_BMSK                                       0xff
#define HWIO_MMSS_HDMI_HDCP_RCVPORT_DATA2_1_LINK0_PJ_SHFT                                        0x0

#define HWIO_MMSS_HDMI_HDCP_RCVPORT_DATA3_ADDR                                            (MMSS_HDMI_REG_BASE      + 0x00000144)
#define HWIO_MMSS_HDMI_HDCP_RCVPORT_DATA3_RMSK                                            0xffffffff
#define HWIO_MMSS_HDMI_HDCP_RCVPORT_DATA3_IN          \
        in_dword_masked(HWIO_MMSS_HDMI_HDCP_RCVPORT_DATA3_ADDR, HWIO_MMSS_HDMI_HDCP_RCVPORT_DATA3_RMSK)
#define HWIO_MMSS_HDMI_HDCP_RCVPORT_DATA3_INM(m)      \
        in_dword_masked(HWIO_MMSS_HDMI_HDCP_RCVPORT_DATA3_ADDR, m)
#define HWIO_MMSS_HDMI_HDCP_RCVPORT_DATA3_LINK0_AKSV_0_BMSK                               0xffffffff
#define HWIO_MMSS_HDMI_HDCP_RCVPORT_DATA3_LINK0_AKSV_0_SHFT                                      0x0

#define HWIO_MMSS_HDMI_HDCP_RCVPORT_DATA4_ADDR                                            (MMSS_HDMI_REG_BASE      + 0x00000148)
#define HWIO_MMSS_HDMI_HDCP_RCVPORT_DATA4_RMSK                                                0xffff
#define HWIO_MMSS_HDMI_HDCP_RCVPORT_DATA4_IN          \
        in_dword_masked(HWIO_MMSS_HDMI_HDCP_RCVPORT_DATA4_ADDR, HWIO_MMSS_HDMI_HDCP_RCVPORT_DATA4_RMSK)
#define HWIO_MMSS_HDMI_HDCP_RCVPORT_DATA4_INM(m)      \
        in_dword_masked(HWIO_MMSS_HDMI_HDCP_RCVPORT_DATA4_ADDR, m)
#define HWIO_MMSS_HDMI_HDCP_RCVPORT_DATA4_OUT(v)      \
        out_dword(HWIO_MMSS_HDMI_HDCP_RCVPORT_DATA4_ADDR,v)
#define HWIO_MMSS_HDMI_HDCP_RCVPORT_DATA4_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_HDMI_HDCP_RCVPORT_DATA4_ADDR,m,v,HWIO_MMSS_HDMI_HDCP_RCVPORT_DATA4_IN)
#define HWIO_MMSS_HDMI_HDCP_RCVPORT_DATA4_LINK0_AINFO_BMSK                                    0xff00
#define HWIO_MMSS_HDMI_HDCP_RCVPORT_DATA4_LINK0_AINFO_SHFT                                       0x8
#define HWIO_MMSS_HDMI_HDCP_RCVPORT_DATA4_LINK0_AKSV_1_BMSK                                     0xff
#define HWIO_MMSS_HDMI_HDCP_RCVPORT_DATA4_LINK0_AKSV_1_SHFT                                      0x0

#define HWIO_MMSS_HDMI_HDCP_RCVPORT_DATA5_ADDR                                            (MMSS_HDMI_REG_BASE      + 0x0000014c)
#define HWIO_MMSS_HDMI_HDCP_RCVPORT_DATA5_RMSK                                            0xffffffff
#define HWIO_MMSS_HDMI_HDCP_RCVPORT_DATA5_IN          \
        in_dword_masked(HWIO_MMSS_HDMI_HDCP_RCVPORT_DATA5_ADDR, HWIO_MMSS_HDMI_HDCP_RCVPORT_DATA5_RMSK)
#define HWIO_MMSS_HDMI_HDCP_RCVPORT_DATA5_INM(m)      \
        in_dword_masked(HWIO_MMSS_HDMI_HDCP_RCVPORT_DATA5_ADDR, m)
#define HWIO_MMSS_HDMI_HDCP_RCVPORT_DATA5_OUT(v)      \
        out_dword(HWIO_MMSS_HDMI_HDCP_RCVPORT_DATA5_ADDR,v)
#define HWIO_MMSS_HDMI_HDCP_RCVPORT_DATA5_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_HDMI_HDCP_RCVPORT_DATA5_ADDR,m,v,HWIO_MMSS_HDMI_HDCP_RCVPORT_DATA5_IN)
#define HWIO_MMSS_HDMI_HDCP_RCVPORT_DATA5_LINK0_AN_0_BMSK                                 0xffffffff
#define HWIO_MMSS_HDMI_HDCP_RCVPORT_DATA5_LINK0_AN_0_SHFT                                        0x0

#define HWIO_MMSS_HDMI_HDCP_RCVPORT_DATA6_ADDR                                            (MMSS_HDMI_REG_BASE      + 0x00000150)
#define HWIO_MMSS_HDMI_HDCP_RCVPORT_DATA6_RMSK                                            0xffffffff
#define HWIO_MMSS_HDMI_HDCP_RCVPORT_DATA6_IN          \
        in_dword_masked(HWIO_MMSS_HDMI_HDCP_RCVPORT_DATA6_ADDR, HWIO_MMSS_HDMI_HDCP_RCVPORT_DATA6_RMSK)
#define HWIO_MMSS_HDMI_HDCP_RCVPORT_DATA6_INM(m)      \
        in_dword_masked(HWIO_MMSS_HDMI_HDCP_RCVPORT_DATA6_ADDR, m)
#define HWIO_MMSS_HDMI_HDCP_RCVPORT_DATA6_OUT(v)      \
        out_dword(HWIO_MMSS_HDMI_HDCP_RCVPORT_DATA6_ADDR,v)
#define HWIO_MMSS_HDMI_HDCP_RCVPORT_DATA6_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_HDMI_HDCP_RCVPORT_DATA6_ADDR,m,v,HWIO_MMSS_HDMI_HDCP_RCVPORT_DATA6_IN)
#define HWIO_MMSS_HDMI_HDCP_RCVPORT_DATA6_LINK0_AN_1_BMSK                                 0xffffffff
#define HWIO_MMSS_HDMI_HDCP_RCVPORT_DATA6_LINK0_AN_1_SHFT                                        0x0

#define HWIO_MMSS_HDMI_VENSPEC_INFO0_ADDR                                                 (MMSS_HDMI_REG_BASE      + 0x0000016c)
#define HWIO_MMSS_HDMI_VENSPEC_INFO0_RMSK                                                 0x1fffffff
#define HWIO_MMSS_HDMI_VENSPEC_INFO0_IN          \
        in_dword_masked(HWIO_MMSS_HDMI_VENSPEC_INFO0_ADDR, HWIO_MMSS_HDMI_VENSPEC_INFO0_RMSK)
#define HWIO_MMSS_HDMI_VENSPEC_INFO0_INM(m)      \
        in_dword_masked(HWIO_MMSS_HDMI_VENSPEC_INFO0_ADDR, m)
#define HWIO_MMSS_HDMI_VENSPEC_INFO0_OUT(v)      \
        out_dword(HWIO_MMSS_HDMI_VENSPEC_INFO0_ADDR,v)
#define HWIO_MMSS_HDMI_VENSPEC_INFO0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_HDMI_VENSPEC_INFO0_ADDR,m,v,HWIO_MMSS_HDMI_VENSPEC_INFO0_IN)
#define HWIO_MMSS_HDMI_VENSPEC_INFO0_HDMI_3D_MPRESENT_BMSK                                0x10000000
#define HWIO_MMSS_HDMI_VENSPEC_INFO0_HDMI_3D_MPRESENT_SHFT                                      0x1c
#define HWIO_MMSS_HDMI_VENSPEC_INFO0_HDMI_3D_STRUCT_BMSK                                   0xf000000
#define HWIO_MMSS_HDMI_VENSPEC_INFO0_HDMI_3D_STRUCT_SHFT                                        0x18
#define HWIO_MMSS_HDMI_VENSPEC_INFO0_HDMI_VIC_BMSK                                          0xff0000
#define HWIO_MMSS_HDMI_VENSPEC_INFO0_HDMI_VIC_SHFT                                              0x10
#define HWIO_MMSS_HDMI_VENSPEC_INFO0_VENSPEC_CHECKSUM_BMSK                                    0xff00
#define HWIO_MMSS_HDMI_VENSPEC_INFO0_VENSPEC_CHECKSUM_SHFT                                       0x8
#define HWIO_MMSS_HDMI_VENSPEC_INFO0_VID_FORMAT_BMSK                                            0xe0
#define HWIO_MMSS_HDMI_VENSPEC_INFO0_VID_FORMAT_SHFT                                             0x5
#define HWIO_MMSS_HDMI_VENSPEC_INFO0_LENGTH_BMSK                                                0x1f
#define HWIO_MMSS_HDMI_VENSPEC_INFO0_LENGTH_SHFT                                                 0x0

#define HWIO_MMSS_HDMI_VENSPEC_INFO1_ADDR                                                 (MMSS_HDMI_REG_BASE      + 0x00000170)
#define HWIO_MMSS_HDMI_VENSPEC_INFO1_RMSK                                                 0xffff0fff
#define HWIO_MMSS_HDMI_VENSPEC_INFO1_IN          \
        in_dword_masked(HWIO_MMSS_HDMI_VENSPEC_INFO1_ADDR, HWIO_MMSS_HDMI_VENSPEC_INFO1_RMSK)
#define HWIO_MMSS_HDMI_VENSPEC_INFO1_INM(m)      \
        in_dword_masked(HWIO_MMSS_HDMI_VENSPEC_INFO1_ADDR, m)
#define HWIO_MMSS_HDMI_VENSPEC_INFO1_OUT(v)      \
        out_dword(HWIO_MMSS_HDMI_VENSPEC_INFO1_ADDR,v)
#define HWIO_MMSS_HDMI_VENSPEC_INFO1_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_HDMI_VENSPEC_INFO1_ADDR,m,v,HWIO_MMSS_HDMI_VENSPEC_INFO1_IN)
#define HWIO_MMSS_HDMI_VENSPEC_INFO1_VENSPEC_PB9_BMSK                                     0xff000000
#define HWIO_MMSS_HDMI_VENSPEC_INFO1_VENSPEC_PB9_SHFT                                           0x18
#define HWIO_MMSS_HDMI_VENSPEC_INFO1_VENSPEC_PB8_BMSK                                       0xff0000
#define HWIO_MMSS_HDMI_VENSPEC_INFO1_VENSPEC_PB8_SHFT                                           0x10
#define HWIO_MMSS_HDMI_VENSPEC_INFO1_HDMI_3D_MDATA_LEN_BMSK                                    0xf80
#define HWIO_MMSS_HDMI_VENSPEC_INFO1_HDMI_3D_MDATA_LEN_SHFT                                      0x7
#define HWIO_MMSS_HDMI_VENSPEC_INFO1_HDMI_3D_MDATA_TYPE_BMSK                                    0x70
#define HWIO_MMSS_HDMI_VENSPEC_INFO1_HDMI_3D_MDATA_TYPE_SHFT                                     0x4
#define HWIO_MMSS_HDMI_VENSPEC_INFO1_HDMI_3D_EXT_DAT_BMSK                                        0xf
#define HWIO_MMSS_HDMI_VENSPEC_INFO1_HDMI_3D_EXT_DAT_SHFT                                        0x0

#define HWIO_MMSS_HDMI_VENSPEC_INFO2_ADDR                                                 (MMSS_HDMI_REG_BASE      + 0x00000174)
#define HWIO_MMSS_HDMI_VENSPEC_INFO2_RMSK                                                 0xffffffff
#define HWIO_MMSS_HDMI_VENSPEC_INFO2_IN          \
        in_dword_masked(HWIO_MMSS_HDMI_VENSPEC_INFO2_ADDR, HWIO_MMSS_HDMI_VENSPEC_INFO2_RMSK)
#define HWIO_MMSS_HDMI_VENSPEC_INFO2_INM(m)      \
        in_dword_masked(HWIO_MMSS_HDMI_VENSPEC_INFO2_ADDR, m)
#define HWIO_MMSS_HDMI_VENSPEC_INFO2_OUT(v)      \
        out_dword(HWIO_MMSS_HDMI_VENSPEC_INFO2_ADDR,v)
#define HWIO_MMSS_HDMI_VENSPEC_INFO2_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_HDMI_VENSPEC_INFO2_ADDR,m,v,HWIO_MMSS_HDMI_VENSPEC_INFO2_IN)
#define HWIO_MMSS_HDMI_VENSPEC_INFO2_VENSPEC_PB13_BMSK                                    0xff000000
#define HWIO_MMSS_HDMI_VENSPEC_INFO2_VENSPEC_PB13_SHFT                                          0x18
#define HWIO_MMSS_HDMI_VENSPEC_INFO2_VENSPEC_PB12_BMSK                                      0xff0000
#define HWIO_MMSS_HDMI_VENSPEC_INFO2_VENSPEC_PB12_SHFT                                          0x10
#define HWIO_MMSS_HDMI_VENSPEC_INFO2_VENSPEC_PB11_BMSK                                        0xff00
#define HWIO_MMSS_HDMI_VENSPEC_INFO2_VENSPEC_PB11_SHFT                                           0x8
#define HWIO_MMSS_HDMI_VENSPEC_INFO2_VENSPEC_PB10_BMSK                                          0xff
#define HWIO_MMSS_HDMI_VENSPEC_INFO2_VENSPEC_PB10_SHFT                                           0x0

#define HWIO_MMSS_HDMI_VENSPEC_INFO3_ADDR                                                 (MMSS_HDMI_REG_BASE      + 0x00000178)
#define HWIO_MMSS_HDMI_VENSPEC_INFO3_RMSK                                                 0xffffffff
#define HWIO_MMSS_HDMI_VENSPEC_INFO3_IN          \
        in_dword_masked(HWIO_MMSS_HDMI_VENSPEC_INFO3_ADDR, HWIO_MMSS_HDMI_VENSPEC_INFO3_RMSK)
#define HWIO_MMSS_HDMI_VENSPEC_INFO3_INM(m)      \
        in_dword_masked(HWIO_MMSS_HDMI_VENSPEC_INFO3_ADDR, m)
#define HWIO_MMSS_HDMI_VENSPEC_INFO3_OUT(v)      \
        out_dword(HWIO_MMSS_HDMI_VENSPEC_INFO3_ADDR,v)
#define HWIO_MMSS_HDMI_VENSPEC_INFO3_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_HDMI_VENSPEC_INFO3_ADDR,m,v,HWIO_MMSS_HDMI_VENSPEC_INFO3_IN)
#define HWIO_MMSS_HDMI_VENSPEC_INFO3_VENSPEC_PB17_BMSK                                    0xff000000
#define HWIO_MMSS_HDMI_VENSPEC_INFO3_VENSPEC_PB17_SHFT                                          0x18
#define HWIO_MMSS_HDMI_VENSPEC_INFO3_VENSPEC_PB16_BMSK                                      0xff0000
#define HWIO_MMSS_HDMI_VENSPEC_INFO3_VENSPEC_PB16_SHFT                                          0x10
#define HWIO_MMSS_HDMI_VENSPEC_INFO3_VENSPEC_PB15_BMSK                                        0xff00
#define HWIO_MMSS_HDMI_VENSPEC_INFO3_VENSPEC_PB15_SHFT                                           0x8
#define HWIO_MMSS_HDMI_VENSPEC_INFO3_VENSPEC_PB14_BMSK                                          0xff
#define HWIO_MMSS_HDMI_VENSPEC_INFO3_VENSPEC_PB14_SHFT                                           0x0

#define HWIO_MMSS_HDMI_VENSPEC_INFO4_ADDR                                                 (MMSS_HDMI_REG_BASE      + 0x0000017c)
#define HWIO_MMSS_HDMI_VENSPEC_INFO4_RMSK                                                 0xffffffff
#define HWIO_MMSS_HDMI_VENSPEC_INFO4_IN          \
        in_dword_masked(HWIO_MMSS_HDMI_VENSPEC_INFO4_ADDR, HWIO_MMSS_HDMI_VENSPEC_INFO4_RMSK)
#define HWIO_MMSS_HDMI_VENSPEC_INFO4_INM(m)      \
        in_dword_masked(HWIO_MMSS_HDMI_VENSPEC_INFO4_ADDR, m)
#define HWIO_MMSS_HDMI_VENSPEC_INFO4_OUT(v)      \
        out_dword(HWIO_MMSS_HDMI_VENSPEC_INFO4_ADDR,v)
#define HWIO_MMSS_HDMI_VENSPEC_INFO4_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_HDMI_VENSPEC_INFO4_ADDR,m,v,HWIO_MMSS_HDMI_VENSPEC_INFO4_IN)
#define HWIO_MMSS_HDMI_VENSPEC_INFO4_VENSPEC_PB21_BMSK                                    0xff000000
#define HWIO_MMSS_HDMI_VENSPEC_INFO4_VENSPEC_PB21_SHFT                                          0x18
#define HWIO_MMSS_HDMI_VENSPEC_INFO4_VENSPEC_PB20_BMSK                                      0xff0000
#define HWIO_MMSS_HDMI_VENSPEC_INFO4_VENSPEC_PB20_SHFT                                          0x10
#define HWIO_MMSS_HDMI_VENSPEC_INFO4_VENSPEC_PB19_BMSK                                        0xff00
#define HWIO_MMSS_HDMI_VENSPEC_INFO4_VENSPEC_PB19_SHFT                                           0x8
#define HWIO_MMSS_HDMI_VENSPEC_INFO4_VENSPEC_PB18_BMSK                                          0xff
#define HWIO_MMSS_HDMI_VENSPEC_INFO4_VENSPEC_PB18_SHFT                                           0x0

#define HWIO_MMSS_HDMI_VENSPEC_INFO5_ADDR                                                 (MMSS_HDMI_REG_BASE      + 0x00000180)
#define HWIO_MMSS_HDMI_VENSPEC_INFO5_RMSK                                                 0xffffffff
#define HWIO_MMSS_HDMI_VENSPEC_INFO5_IN          \
        in_dword_masked(HWIO_MMSS_HDMI_VENSPEC_INFO5_ADDR, HWIO_MMSS_HDMI_VENSPEC_INFO5_RMSK)
#define HWIO_MMSS_HDMI_VENSPEC_INFO5_INM(m)      \
        in_dword_masked(HWIO_MMSS_HDMI_VENSPEC_INFO5_ADDR, m)
#define HWIO_MMSS_HDMI_VENSPEC_INFO5_OUT(v)      \
        out_dword(HWIO_MMSS_HDMI_VENSPEC_INFO5_ADDR,v)
#define HWIO_MMSS_HDMI_VENSPEC_INFO5_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_HDMI_VENSPEC_INFO5_ADDR,m,v,HWIO_MMSS_HDMI_VENSPEC_INFO5_IN)
#define HWIO_MMSS_HDMI_VENSPEC_INFO5_VENSPEC_PB25_BMSK                                    0xff000000
#define HWIO_MMSS_HDMI_VENSPEC_INFO5_VENSPEC_PB25_SHFT                                          0x18
#define HWIO_MMSS_HDMI_VENSPEC_INFO5_VENSPEC_PB24_BMSK                                      0xff0000
#define HWIO_MMSS_HDMI_VENSPEC_INFO5_VENSPEC_PB24_SHFT                                          0x10
#define HWIO_MMSS_HDMI_VENSPEC_INFO5_VENSPEC_PB23_BMSK                                        0xff00
#define HWIO_MMSS_HDMI_VENSPEC_INFO5_VENSPEC_PB23_SHFT                                           0x8
#define HWIO_MMSS_HDMI_VENSPEC_INFO5_VENSPEC_PB22_BMSK                                          0xff
#define HWIO_MMSS_HDMI_VENSPEC_INFO5_VENSPEC_PB22_SHFT                                           0x0

#define HWIO_MMSS_HDMI_VENSPEC_INFO6_ADDR                                                 (MMSS_HDMI_REG_BASE      + 0x00000184)
#define HWIO_MMSS_HDMI_VENSPEC_INFO6_RMSK                                                     0xffff
#define HWIO_MMSS_HDMI_VENSPEC_INFO6_IN          \
        in_dword_masked(HWIO_MMSS_HDMI_VENSPEC_INFO6_ADDR, HWIO_MMSS_HDMI_VENSPEC_INFO6_RMSK)
#define HWIO_MMSS_HDMI_VENSPEC_INFO6_INM(m)      \
        in_dword_masked(HWIO_MMSS_HDMI_VENSPEC_INFO6_ADDR, m)
#define HWIO_MMSS_HDMI_VENSPEC_INFO6_OUT(v)      \
        out_dword(HWIO_MMSS_HDMI_VENSPEC_INFO6_ADDR,v)
#define HWIO_MMSS_HDMI_VENSPEC_INFO6_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_HDMI_VENSPEC_INFO6_ADDR,m,v,HWIO_MMSS_HDMI_VENSPEC_INFO6_IN)
#define HWIO_MMSS_HDMI_VENSPEC_INFO6_VENSPEC_PB27_BMSK                                        0xff00
#define HWIO_MMSS_HDMI_VENSPEC_INFO6_VENSPEC_PB27_SHFT                                           0x8
#define HWIO_MMSS_HDMI_VENSPEC_INFO6_VENSPEC_PB26_BMSK                                          0xff
#define HWIO_MMSS_HDMI_VENSPEC_INFO6_VENSPEC_PB26_SHFT                                           0x0

#define HWIO_MMSS_HDMI_HDCP_DEBUG_ADDR                                                    (MMSS_HDMI_REG_BASE      + 0x00000194)
#define HWIO_MMSS_HDMI_HDCP_DEBUG_RMSK                                                        0xffff
#define HWIO_MMSS_HDMI_HDCP_DEBUG_IN          \
        in_dword_masked(HWIO_MMSS_HDMI_HDCP_DEBUG_ADDR, HWIO_MMSS_HDMI_HDCP_DEBUG_RMSK)
#define HWIO_MMSS_HDMI_HDCP_DEBUG_INM(m)      \
        in_dword_masked(HWIO_MMSS_HDMI_HDCP_DEBUG_ADDR, m)
#define HWIO_MMSS_HDMI_HDCP_DEBUG_OUT(v)      \
        out_dword(HWIO_MMSS_HDMI_HDCP_DEBUG_ADDR,v)
#define HWIO_MMSS_HDMI_HDCP_DEBUG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_HDMI_HDCP_DEBUG_ADDR,m,v,HWIO_MMSS_HDMI_HDCP_DEBUG_IN)
#define HWIO_MMSS_HDMI_HDCP_DEBUG_DEBUG_BMSK                                                  0xffff
#define HWIO_MMSS_HDMI_HDCP_DEBUG_DEBUG_SHFT                                                     0x0

#define HWIO_MMSS_HDMI_TMDS_CTRL_CHAR_ADDR                                                (MMSS_HDMI_REG_BASE      + 0x0000019c)
#define HWIO_MMSS_HDMI_TMDS_CTRL_CHAR_RMSK                                                       0xf
#define HWIO_MMSS_HDMI_TMDS_CTRL_CHAR_IN          \
        in_dword_masked(HWIO_MMSS_HDMI_TMDS_CTRL_CHAR_ADDR, HWIO_MMSS_HDMI_TMDS_CTRL_CHAR_RMSK)
#define HWIO_MMSS_HDMI_TMDS_CTRL_CHAR_INM(m)      \
        in_dword_masked(HWIO_MMSS_HDMI_TMDS_CTRL_CHAR_ADDR, m)
#define HWIO_MMSS_HDMI_TMDS_CTRL_CHAR_OUT(v)      \
        out_dword(HWIO_MMSS_HDMI_TMDS_CTRL_CHAR_ADDR,v)
#define HWIO_MMSS_HDMI_TMDS_CTRL_CHAR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_HDMI_TMDS_CTRL_CHAR_ADDR,m,v,HWIO_MMSS_HDMI_TMDS_CTRL_CHAR_IN)
#define HWIO_MMSS_HDMI_TMDS_CTRL_CHAR_CHAR3_OUT_EN_BMSK                                          0x8
#define HWIO_MMSS_HDMI_TMDS_CTRL_CHAR_CHAR3_OUT_EN_SHFT                                          0x3
#define HWIO_MMSS_HDMI_TMDS_CTRL_CHAR_CHAR2_OUT_EN_BMSK                                          0x4
#define HWIO_MMSS_HDMI_TMDS_CTRL_CHAR_CHAR2_OUT_EN_SHFT                                          0x2
#define HWIO_MMSS_HDMI_TMDS_CTRL_CHAR_CHAR1_OUT_EN_BMSK                                          0x2
#define HWIO_MMSS_HDMI_TMDS_CTRL_CHAR_CHAR1_OUT_EN_SHFT                                          0x1
#define HWIO_MMSS_HDMI_TMDS_CTRL_CHAR_CHAR0_OUT_EN_BMSK                                          0x1
#define HWIO_MMSS_HDMI_TMDS_CTRL_CHAR_CHAR0_OUT_EN_SHFT                                          0x0

#define HWIO_MMSS_HDMI_TMDS_CTRL_SEL_ADDR                                                 (MMSS_HDMI_REG_BASE      + 0x000001a4)
#define HWIO_MMSS_HDMI_TMDS_CTRL_SEL_RMSK                                                        0x3
#define HWIO_MMSS_HDMI_TMDS_CTRL_SEL_IN          \
        in_dword_masked(HWIO_MMSS_HDMI_TMDS_CTRL_SEL_ADDR, HWIO_MMSS_HDMI_TMDS_CTRL_SEL_RMSK)
#define HWIO_MMSS_HDMI_TMDS_CTRL_SEL_INM(m)      \
        in_dword_masked(HWIO_MMSS_HDMI_TMDS_CTRL_SEL_ADDR, m)
#define HWIO_MMSS_HDMI_TMDS_CTRL_SEL_OUT(v)      \
        out_dword(HWIO_MMSS_HDMI_TMDS_CTRL_SEL_ADDR,v)
#define HWIO_MMSS_HDMI_TMDS_CTRL_SEL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_HDMI_TMDS_CTRL_SEL_ADDR,m,v,HWIO_MMSS_HDMI_TMDS_CTRL_SEL_IN)
#define HWIO_MMSS_HDMI_TMDS_CTRL_SEL_STEREOSYNC_CTL_SEL_BMSK                                     0x3
#define HWIO_MMSS_HDMI_TMDS_CTRL_SEL_STEREOSYNC_CTL_SEL_SHFT                                     0x0

#define HWIO_MMSS_HDMI_TMDS_SYNCCHAR01_ADDR                                               (MMSS_HDMI_REG_BASE      + 0x000001a8)
#define HWIO_MMSS_HDMI_TMDS_SYNCCHAR01_RMSK                                                0x3ff03ff
#define HWIO_MMSS_HDMI_TMDS_SYNCCHAR01_IN          \
        in_dword_masked(HWIO_MMSS_HDMI_TMDS_SYNCCHAR01_ADDR, HWIO_MMSS_HDMI_TMDS_SYNCCHAR01_RMSK)
#define HWIO_MMSS_HDMI_TMDS_SYNCCHAR01_INM(m)      \
        in_dword_masked(HWIO_MMSS_HDMI_TMDS_SYNCCHAR01_ADDR, m)
#define HWIO_MMSS_HDMI_TMDS_SYNCCHAR01_OUT(v)      \
        out_dword(HWIO_MMSS_HDMI_TMDS_SYNCCHAR01_ADDR,v)
#define HWIO_MMSS_HDMI_TMDS_SYNCCHAR01_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_HDMI_TMDS_SYNCCHAR01_ADDR,m,v,HWIO_MMSS_HDMI_TMDS_SYNCCHAR01_IN)
#define HWIO_MMSS_HDMI_TMDS_SYNCCHAR01_PATTERN1_BMSK                                       0x3ff0000
#define HWIO_MMSS_HDMI_TMDS_SYNCCHAR01_PATTERN1_SHFT                                            0x10
#define HWIO_MMSS_HDMI_TMDS_SYNCCHAR01_PATTERN0_BMSK                                           0x3ff
#define HWIO_MMSS_HDMI_TMDS_SYNCCHAR01_PATTERN0_SHFT                                             0x0

#define HWIO_MMSS_HDMI_TMDS_SYNCCHAR23_ADDR                                               (MMSS_HDMI_REG_BASE      + 0x000001ac)
#define HWIO_MMSS_HDMI_TMDS_SYNCCHAR23_RMSK                                                0x3ff03ff
#define HWIO_MMSS_HDMI_TMDS_SYNCCHAR23_IN          \
        in_dword_masked(HWIO_MMSS_HDMI_TMDS_SYNCCHAR23_ADDR, HWIO_MMSS_HDMI_TMDS_SYNCCHAR23_RMSK)
#define HWIO_MMSS_HDMI_TMDS_SYNCCHAR23_INM(m)      \
        in_dword_masked(HWIO_MMSS_HDMI_TMDS_SYNCCHAR23_ADDR, m)
#define HWIO_MMSS_HDMI_TMDS_SYNCCHAR23_OUT(v)      \
        out_dword(HWIO_MMSS_HDMI_TMDS_SYNCCHAR23_ADDR,v)
#define HWIO_MMSS_HDMI_TMDS_SYNCCHAR23_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_HDMI_TMDS_SYNCCHAR23_ADDR,m,v,HWIO_MMSS_HDMI_TMDS_SYNCCHAR23_IN)
#define HWIO_MMSS_HDMI_TMDS_SYNCCHAR23_PATTERN3_BMSK                                       0x3ff0000
#define HWIO_MMSS_HDMI_TMDS_SYNCCHAR23_PATTERN3_SHFT                                            0x10
#define HWIO_MMSS_HDMI_TMDS_SYNCCHAR23_PATTERN2_BMSK                                           0x3ff
#define HWIO_MMSS_HDMI_TMDS_SYNCCHAR23_PATTERN2_SHFT                                             0x0

#define HWIO_MMSS_HDMI_TMDS_DEBUG_ADDR                                                    (MMSS_HDMI_REG_BASE      + 0x000001b4)
#define HWIO_MMSS_HDMI_TMDS_DEBUG_RMSK                                                     0x3030301
#define HWIO_MMSS_HDMI_TMDS_DEBUG_IN          \
        in_dword_masked(HWIO_MMSS_HDMI_TMDS_DEBUG_ADDR, HWIO_MMSS_HDMI_TMDS_DEBUG_RMSK)
#define HWIO_MMSS_HDMI_TMDS_DEBUG_INM(m)      \
        in_dword_masked(HWIO_MMSS_HDMI_TMDS_DEBUG_ADDR, m)
#define HWIO_MMSS_HDMI_TMDS_DEBUG_OUT(v)      \
        out_dword(HWIO_MMSS_HDMI_TMDS_DEBUG_ADDR,v)
#define HWIO_MMSS_HDMI_TMDS_DEBUG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_HDMI_TMDS_DEBUG_ADDR,m,v,HWIO_MMSS_HDMI_TMDS_DEBUG_IN)
#define HWIO_MMSS_HDMI_TMDS_DEBUG_DE_ENABLE_BMSK                                           0x2000000
#define HWIO_MMSS_HDMI_TMDS_DEBUG_DE_ENABLE_SHFT                                                0x19
#define HWIO_MMSS_HDMI_TMDS_DEBUG_DE_BMSK                                                  0x1000000
#define HWIO_MMSS_HDMI_TMDS_DEBUG_DE_SHFT                                                       0x18
#define HWIO_MMSS_HDMI_TMDS_DEBUG_VSYNC_ENABLE_BMSK                                          0x20000
#define HWIO_MMSS_HDMI_TMDS_DEBUG_VSYNC_ENABLE_SHFT                                             0x11
#define HWIO_MMSS_HDMI_TMDS_DEBUG_VSYNC_BMSK                                                 0x10000
#define HWIO_MMSS_HDMI_TMDS_DEBUG_VSYNC_SHFT                                                    0x10
#define HWIO_MMSS_HDMI_TMDS_DEBUG_HSYNC_ENABLE_BMSK                                            0x200
#define HWIO_MMSS_HDMI_TMDS_DEBUG_HSYNC_ENABLE_SHFT                                              0x9
#define HWIO_MMSS_HDMI_TMDS_DEBUG_HSYNC_BMSK                                                   0x100
#define HWIO_MMSS_HDMI_TMDS_DEBUG_HSYNC_SHFT                                                     0x8
#define HWIO_MMSS_HDMI_TMDS_DEBUG_ENABLE_BMSK                                                    0x1
#define HWIO_MMSS_HDMI_TMDS_DEBUG_ENABLE_SHFT                                                    0x0

#define HWIO_MMSS_HDMI_TMDS_CTL_BITS_ADDR                                                 (MMSS_HDMI_REG_BASE      + 0x000001b8)
#define HWIO_MMSS_HDMI_TMDS_CTL_BITS_RMSK                                                  0x1010101
#define HWIO_MMSS_HDMI_TMDS_CTL_BITS_IN          \
        in_dword_masked(HWIO_MMSS_HDMI_TMDS_CTL_BITS_ADDR, HWIO_MMSS_HDMI_TMDS_CTL_BITS_RMSK)
#define HWIO_MMSS_HDMI_TMDS_CTL_BITS_INM(m)      \
        in_dword_masked(HWIO_MMSS_HDMI_TMDS_CTL_BITS_ADDR, m)
#define HWIO_MMSS_HDMI_TMDS_CTL_BITS_OUT(v)      \
        out_dword(HWIO_MMSS_HDMI_TMDS_CTL_BITS_ADDR,v)
#define HWIO_MMSS_HDMI_TMDS_CTL_BITS_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_HDMI_TMDS_CTL_BITS_ADDR,m,v,HWIO_MMSS_HDMI_TMDS_CTL_BITS_IN)
#define HWIO_MMSS_HDMI_TMDS_CTL_BITS_CTL_3_BMSK                                            0x1000000
#define HWIO_MMSS_HDMI_TMDS_CTL_BITS_CTL_3_SHFT                                                 0x18
#define HWIO_MMSS_HDMI_TMDS_CTL_BITS_CTL_2_BMSK                                              0x10000
#define HWIO_MMSS_HDMI_TMDS_CTL_BITS_CTL_2_SHFT                                                 0x10
#define HWIO_MMSS_HDMI_TMDS_CTL_BITS_CTL_1_BMSK                                                0x100
#define HWIO_MMSS_HDMI_TMDS_CTL_BITS_CTL_1_SHFT                                                  0x8
#define HWIO_MMSS_HDMI_TMDS_CTL_BITS_CTL_0_BMSK                                                  0x1
#define HWIO_MMSS_HDMI_TMDS_CTL_BITS_CTL_0_SHFT                                                  0x0

#define HWIO_MMSS_HDMI_TMDS_DCBAL_CTRL_ADDR                                               (MMSS_HDMI_REG_BASE      + 0x000001bc)
#define HWIO_MMSS_HDMI_TMDS_DCBAL_CTRL_RMSK                                                0x10f0101
#define HWIO_MMSS_HDMI_TMDS_DCBAL_CTRL_IN          \
        in_dword_masked(HWIO_MMSS_HDMI_TMDS_DCBAL_CTRL_ADDR, HWIO_MMSS_HDMI_TMDS_DCBAL_CTRL_RMSK)
#define HWIO_MMSS_HDMI_TMDS_DCBAL_CTRL_INM(m)      \
        in_dword_masked(HWIO_MMSS_HDMI_TMDS_DCBAL_CTRL_ADDR, m)
#define HWIO_MMSS_HDMI_TMDS_DCBAL_CTRL_OUT(v)      \
        out_dword(HWIO_MMSS_HDMI_TMDS_DCBAL_CTRL_ADDR,v)
#define HWIO_MMSS_HDMI_TMDS_DCBAL_CTRL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_HDMI_TMDS_DCBAL_CTRL_ADDR,m,v,HWIO_MMSS_HDMI_TMDS_DCBAL_CTRL_IN)
#define HWIO_MMSS_HDMI_TMDS_DCBAL_CTRL_DCBALANCER_FORCE_BMSK                               0x1000000
#define HWIO_MMSS_HDMI_TMDS_DCBAL_CTRL_DCBALANCER_FORCE_SHFT                                    0x18
#define HWIO_MMSS_HDMI_TMDS_DCBAL_CTRL_DCBALANCER_TEST_IN_BMSK                               0xf0000
#define HWIO_MMSS_HDMI_TMDS_DCBAL_CTRL_DCBALANCER_TEST_IN_SHFT                                  0x10
#define HWIO_MMSS_HDMI_TMDS_DCBAL_CTRL_DCBALANCER_TEST_EN_BMSK                                 0x100
#define HWIO_MMSS_HDMI_TMDS_DCBAL_CTRL_DCBALANCER_TEST_EN_SHFT                                   0x8
#define HWIO_MMSS_HDMI_TMDS_DCBAL_CTRL_DCBALANCER_EN_BMSK                                        0x1
#define HWIO_MMSS_HDMI_TMDS_DCBAL_CTRL_DCBALANCER_EN_SHFT                                        0x0

#define HWIO_MMSS_HDMI_TMDS_DCBAL_CHAR_ADDR                                               (MMSS_HDMI_REG_BASE      + 0x000001c0)
#define HWIO_MMSS_HDMI_TMDS_DCBAL_CHAR_RMSK                                                0x3ff03ff
#define HWIO_MMSS_HDMI_TMDS_DCBAL_CHAR_IN          \
        in_dword_masked(HWIO_MMSS_HDMI_TMDS_DCBAL_CHAR_ADDR, HWIO_MMSS_HDMI_TMDS_DCBAL_CHAR_RMSK)
#define HWIO_MMSS_HDMI_TMDS_DCBAL_CHAR_INM(m)      \
        in_dword_masked(HWIO_MMSS_HDMI_TMDS_DCBAL_CHAR_ADDR, m)
#define HWIO_MMSS_HDMI_TMDS_DCBAL_CHAR_OUT(v)      \
        out_dword(HWIO_MMSS_HDMI_TMDS_DCBAL_CHAR_ADDR,v)
#define HWIO_MMSS_HDMI_TMDS_DCBAL_CHAR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_HDMI_TMDS_DCBAL_CHAR_ADDR,m,v,HWIO_MMSS_HDMI_TMDS_DCBAL_CHAR_IN)
#define HWIO_MMSS_HDMI_TMDS_DCBAL_CHAR_SYNC_DCBAL_CHAR11_BMSK                              0x3ff0000
#define HWIO_MMSS_HDMI_TMDS_DCBAL_CHAR_SYNC_DCBAL_CHAR11_SHFT                                   0x10
#define HWIO_MMSS_HDMI_TMDS_DCBAL_CHAR_SYNC_DCBAL_CHAR01_BMSK                                  0x3ff
#define HWIO_MMSS_HDMI_TMDS_DCBAL_CHAR_SYNC_DCBAL_CHAR01_SHFT                                    0x0

#define HWIO_MMSS_HDMI_TMDS_CTL01_GEN_ADDR                                                (MMSS_HDMI_REG_BASE      + 0x000001c8)
#define HWIO_MMSS_HDMI_TMDS_CTL01_GEN_RMSK                                                0x9fff1fff
#define HWIO_MMSS_HDMI_TMDS_CTL01_GEN_IN          \
        in_dword_masked(HWIO_MMSS_HDMI_TMDS_CTL01_GEN_ADDR, HWIO_MMSS_HDMI_TMDS_CTL01_GEN_RMSK)
#define HWIO_MMSS_HDMI_TMDS_CTL01_GEN_INM(m)      \
        in_dword_masked(HWIO_MMSS_HDMI_TMDS_CTL01_GEN_ADDR, m)
#define HWIO_MMSS_HDMI_TMDS_CTL01_GEN_OUT(v)      \
        out_dword(HWIO_MMSS_HDMI_TMDS_CTL01_GEN_ADDR,v)
#define HWIO_MMSS_HDMI_TMDS_CTL01_GEN_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_HDMI_TMDS_CTL01_GEN_ADDR,m,v,HWIO_MMSS_HDMI_TMDS_CTL01_GEN_IN)
#define HWIO_MMSS_HDMI_TMDS_CTL01_GEN_TWO_BIT_CNT_EN_BMSK                                 0x80000000
#define HWIO_MMSS_HDMI_TMDS_CTL01_GEN_TWO_BIT_CNT_EN_SHFT                                       0x1f
#define HWIO_MMSS_HDMI_TMDS_CTL01_GEN_CTL1_PATTERN_OUT_EN_BMSK                            0x10000000
#define HWIO_MMSS_HDMI_TMDS_CTL01_GEN_CTL1_PATTERN_OUT_EN_SHFT                                  0x1c
#define HWIO_MMSS_HDMI_TMDS_CTL01_GEN_CTL1_FB_SYNC_CONT_BMSK                               0x8000000
#define HWIO_MMSS_HDMI_TMDS_CTL01_GEN_CTL1_FB_SYNC_CONT_SHFT                                    0x1b
#define HWIO_MMSS_HDMI_TMDS_CTL01_GEN_CTL1_USE_FEEDBK_PATH_BMSK                            0x4000000
#define HWIO_MMSS_HDMI_TMDS_CTL01_GEN_CTL1_USE_FEEDBK_PATH_SHFT                                 0x1a
#define HWIO_MMSS_HDMI_TMDS_CTL01_GEN_CTL1_DATA_MODULATION_BMSK                            0x3000000
#define HWIO_MMSS_HDMI_TMDS_CTL01_GEN_CTL1_DATA_MODULATION_SHFT                                 0x18
#define HWIO_MMSS_HDMI_TMDS_CTL01_GEN_CTL1_DATA_INVERT_BMSK                                 0x800000
#define HWIO_MMSS_HDMI_TMDS_CTL01_GEN_CTL1_DATA_INVERT_SHFT                                     0x17
#define HWIO_MMSS_HDMI_TMDS_CTL01_GEN_CTL1_DATA_DELAY_BMSK                                  0x700000
#define HWIO_MMSS_HDMI_TMDS_CTL01_GEN_CTL1_DATA_DELAY_SHFT                                      0x14
#define HWIO_MMSS_HDMI_TMDS_CTL01_GEN_CTL1_DATA_SEL_BMSK                                     0xf0000
#define HWIO_MMSS_HDMI_TMDS_CTL01_GEN_CTL1_DATA_SEL_SHFT                                        0x10
#define HWIO_MMSS_HDMI_TMDS_CTL01_GEN_CTL0_PATTERN_OUT_EN_BMSK                                0x1000
#define HWIO_MMSS_HDMI_TMDS_CTL01_GEN_CTL0_PATTERN_OUT_EN_SHFT                                   0xc
#define HWIO_MMSS_HDMI_TMDS_CTL01_GEN_CTL0_FB_SYNC_CONT_BMSK                                   0x800
#define HWIO_MMSS_HDMI_TMDS_CTL01_GEN_CTL0_FB_SYNC_CONT_SHFT                                     0xb
#define HWIO_MMSS_HDMI_TMDS_CTL01_GEN_CTL0_USE_FEEDBK_PATH_BMSK                                0x400
#define HWIO_MMSS_HDMI_TMDS_CTL01_GEN_CTL0_USE_FEEDBK_PATH_SHFT                                  0xa
#define HWIO_MMSS_HDMI_TMDS_CTL01_GEN_CTL0_DATA_MODULATION_BMSK                                0x300
#define HWIO_MMSS_HDMI_TMDS_CTL01_GEN_CTL0_DATA_MODULATION_SHFT                                  0x8
#define HWIO_MMSS_HDMI_TMDS_CTL01_GEN_CTL0_DATA_INVERT_BMSK                                     0x80
#define HWIO_MMSS_HDMI_TMDS_CTL01_GEN_CTL0_DATA_INVERT_SHFT                                      0x7
#define HWIO_MMSS_HDMI_TMDS_CTL01_GEN_CTL0_DATA_DELAY_BMSK                                      0x70
#define HWIO_MMSS_HDMI_TMDS_CTL01_GEN_CTL0_DATA_DELAY_SHFT                                       0x4
#define HWIO_MMSS_HDMI_TMDS_CTL01_GEN_CTL0_DATA_SEL_BMSK                                         0xf
#define HWIO_MMSS_HDMI_TMDS_CTL01_GEN_CTL0_DATA_SEL_SHFT                                         0x0

#define HWIO_MMSS_HDMI_TMDS_CTL23_GEN_ADDR                                                (MMSS_HDMI_REG_BASE      + 0x000001cc)
#define HWIO_MMSS_HDMI_TMDS_CTL23_GEN_RMSK                                                0x1fff1fff
#define HWIO_MMSS_HDMI_TMDS_CTL23_GEN_IN          \
        in_dword_masked(HWIO_MMSS_HDMI_TMDS_CTL23_GEN_ADDR, HWIO_MMSS_HDMI_TMDS_CTL23_GEN_RMSK)
#define HWIO_MMSS_HDMI_TMDS_CTL23_GEN_INM(m)      \
        in_dword_masked(HWIO_MMSS_HDMI_TMDS_CTL23_GEN_ADDR, m)
#define HWIO_MMSS_HDMI_TMDS_CTL23_GEN_OUT(v)      \
        out_dword(HWIO_MMSS_HDMI_TMDS_CTL23_GEN_ADDR,v)
#define HWIO_MMSS_HDMI_TMDS_CTL23_GEN_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_HDMI_TMDS_CTL23_GEN_ADDR,m,v,HWIO_MMSS_HDMI_TMDS_CTL23_GEN_IN)
#define HWIO_MMSS_HDMI_TMDS_CTL23_GEN_CTL3_PATTERN_OUT_EN_BMSK                            0x10000000
#define HWIO_MMSS_HDMI_TMDS_CTL23_GEN_CTL3_PATTERN_OUT_EN_SHFT                                  0x1c
#define HWIO_MMSS_HDMI_TMDS_CTL23_GEN_CTL3_FB_SYNC_CONT_BMSK                               0x8000000
#define HWIO_MMSS_HDMI_TMDS_CTL23_GEN_CTL3_FB_SYNC_CONT_SHFT                                    0x1b
#define HWIO_MMSS_HDMI_TMDS_CTL23_GEN_CTL3_USE_FEEDBK_PATH_BMSK                            0x4000000
#define HWIO_MMSS_HDMI_TMDS_CTL23_GEN_CTL3_USE_FEEDBK_PATH_SHFT                                 0x1a
#define HWIO_MMSS_HDMI_TMDS_CTL23_GEN_CTL3_DATA_MODULATION_BMSK                            0x3000000
#define HWIO_MMSS_HDMI_TMDS_CTL23_GEN_CTL3_DATA_MODULATION_SHFT                                 0x18
#define HWIO_MMSS_HDMI_TMDS_CTL23_GEN_CTL3_DATA_INVERT_BMSK                                 0x800000
#define HWIO_MMSS_HDMI_TMDS_CTL23_GEN_CTL3_DATA_INVERT_SHFT                                     0x17
#define HWIO_MMSS_HDMI_TMDS_CTL23_GEN_CTL3_DATA_DELAY_BMSK                                  0x700000
#define HWIO_MMSS_HDMI_TMDS_CTL23_GEN_CTL3_DATA_DELAY_SHFT                                      0x14
#define HWIO_MMSS_HDMI_TMDS_CTL23_GEN_CTL3_DATA_SEL_BMSK                                     0xf0000
#define HWIO_MMSS_HDMI_TMDS_CTL23_GEN_CTL3_DATA_SEL_SHFT                                        0x10
#define HWIO_MMSS_HDMI_TMDS_CTL23_GEN_CTL2_PATTERN_OUT_EN_BMSK                                0x1000
#define HWIO_MMSS_HDMI_TMDS_CTL23_GEN_CTL2_PATTERN_OUT_EN_SHFT                                   0xc
#define HWIO_MMSS_HDMI_TMDS_CTL23_GEN_CTL2_FB_SYNC_CONT_BMSK                                   0x800
#define HWIO_MMSS_HDMI_TMDS_CTL23_GEN_CTL2_FB_SYNC_CONT_SHFT                                     0xb
#define HWIO_MMSS_HDMI_TMDS_CTL23_GEN_CTL2_USE_FEEDBK_PATH_BMSK                                0x400
#define HWIO_MMSS_HDMI_TMDS_CTL23_GEN_CTL2_USE_FEEDBK_PATH_SHFT                                  0xa
#define HWIO_MMSS_HDMI_TMDS_CTL23_GEN_CTL2_DATA_MODULATION_BMSK                                0x300
#define HWIO_MMSS_HDMI_TMDS_CTL23_GEN_CTL2_DATA_MODULATION_SHFT                                  0x8
#define HWIO_MMSS_HDMI_TMDS_CTL23_GEN_CTL2_DATA_INVERT_BMSK                                     0x80
#define HWIO_MMSS_HDMI_TMDS_CTL23_GEN_CTL2_DATA_INVERT_SHFT                                      0x7
#define HWIO_MMSS_HDMI_TMDS_CTL23_GEN_CTL2_DATA_DELAY_BMSK                                      0x70
#define HWIO_MMSS_HDMI_TMDS_CTL23_GEN_CTL2_DATA_DELAY_SHFT                                       0x4
#define HWIO_MMSS_HDMI_TMDS_CTL23_GEN_CTL2_DATA_SEL_BMSK                                         0xf
#define HWIO_MMSS_HDMI_TMDS_CTL23_GEN_CTL2_DATA_SEL_SHFT                                         0x0

#define HWIO_MMSS_HDMI_AUDIO_CFG_ADDR                                                     (MMSS_HDMI_REG_BASE      + 0x000001d0)
#define HWIO_MMSS_HDMI_AUDIO_CFG_RMSK                                                      0x9f7fffd
#define HWIO_MMSS_HDMI_AUDIO_CFG_IN          \
        in_dword_masked(HWIO_MMSS_HDMI_AUDIO_CFG_ADDR, HWIO_MMSS_HDMI_AUDIO_CFG_RMSK)
#define HWIO_MMSS_HDMI_AUDIO_CFG_INM(m)      \
        in_dword_masked(HWIO_MMSS_HDMI_AUDIO_CFG_ADDR, m)
#define HWIO_MMSS_HDMI_AUDIO_CFG_OUT(v)      \
        out_dword(HWIO_MMSS_HDMI_AUDIO_CFG_ADDR,v)
#define HWIO_MMSS_HDMI_AUDIO_CFG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_HDMI_AUDIO_CFG_ADDR,m,v,HWIO_MMSS_HDMI_AUDIO_CFG_IN)
#define HWIO_MMSS_HDMI_AUDIO_CFG_UNDERRUN_LAST_BMSK                                        0x8000000
#define HWIO_MMSS_HDMI_AUDIO_CFG_UNDERRUN_LAST_SHFT                                             0x1b
#define HWIO_MMSS_HDMI_AUDIO_CFG_SP_SW_PACK_BMSK                                           0x1000000
#define HWIO_MMSS_HDMI_AUDIO_CFG_SP_SW_PACK_SHFT                                                0x18
#define HWIO_MMSS_HDMI_AUDIO_CFG_FLAT_SW_PACK_BMSK                                          0x800000
#define HWIO_MMSS_HDMI_AUDIO_CFG_FLAT_SW_PACK_SHFT                                              0x17
#define HWIO_MMSS_HDMI_AUDIO_CFG_AUDIO_CH_BMSK                                              0x700000
#define HWIO_MMSS_HDMI_AUDIO_CFG_AUDIO_CH_SHFT                                                  0x14
#define HWIO_MMSS_HDMI_AUDIO_CFG_AUDIO_MODE_BMSK                                             0x70000
#define HWIO_MMSS_HDMI_AUDIO_CFG_AUDIO_MODE_SHFT                                                0x10
#define HWIO_MMSS_HDMI_AUDIO_CFG_MAX_WATERMARK_BMSK                                           0x8000
#define HWIO_MMSS_HDMI_AUDIO_CFG_MAX_WATERMARK_SHFT                                              0xf
#define HWIO_MMSS_HDMI_AUDIO_CFG_FIFO_CLR_UNDERRUN_BMSK                                       0x4000
#define HWIO_MMSS_HDMI_AUDIO_CFG_FIFO_CLR_UNDERRUN_SHFT                                          0xe
#define HWIO_MMSS_HDMI_AUDIO_CFG_FLAT_UNDERRUN_BMSK                                           0x2000
#define HWIO_MMSS_HDMI_AUDIO_CFG_FLAT_UNDERRUN_SHFT                                              0xd
#define HWIO_MMSS_HDMI_AUDIO_CFG_FLAT_SAMPLES_BMSK                                            0x1000
#define HWIO_MMSS_HDMI_AUDIO_CFG_FLAT_SAMPLES_SHFT                                               0xc
#define HWIO_MMSS_HDMI_AUDIO_CFG_SAMP_PRE_EN_BMSK                                              0x800
#define HWIO_MMSS_HDMI_AUDIO_CFG_SAMP_PRE_EN_SHFT                                                0xb
#define HWIO_MMSS_HDMI_AUDIO_CFG_HBR_EN_BMSK                                                   0x400
#define HWIO_MMSS_HDMI_AUDIO_CFG_HBR_EN_SHFT                                                     0xa
#define HWIO_MMSS_HDMI_AUDIO_CFG_PAYLOAD_PACK_EN_BMSK                                          0x200
#define HWIO_MMSS_HDMI_AUDIO_CFG_PAYLOAD_PACK_EN_SHFT                                            0x9
#define HWIO_MMSS_HDMI_AUDIO_CFG_SMPL_DEFER_MODE_BMSK                                          0x100
#define HWIO_MMSS_HDMI_AUDIO_CFG_SMPL_DEFER_MODE_SHFT                                            0x8
#define HWIO_MMSS_HDMI_AUDIO_CFG_FIFO_WATERMARK_BMSK                                            0xf0
#define HWIO_MMSS_HDMI_AUDIO_CFG_FIFO_WATERMARK_SHFT                                             0x4
#define HWIO_MMSS_HDMI_AUDIO_CFG_CHANNEL_NUM_BMSK                                                0xc
#define HWIO_MMSS_HDMI_AUDIO_CFG_CHANNEL_NUM_SHFT                                                0x2
#define HWIO_MMSS_HDMI_AUDIO_CFG_ENABLE_BMSK                                                     0x1
#define HWIO_MMSS_HDMI_AUDIO_CFG_ENABLE_SHFT                                                     0x0

#define HWIO_MMSS_HDMI_HFVS_INFO_HDR_ADDR                                                 (MMSS_HDMI_REG_BASE      + 0x000001d8)
#define HWIO_MMSS_HDMI_HFVS_INFO_HDR_RMSK                                                   0xffff00
#define HWIO_MMSS_HDMI_HFVS_INFO_HDR_IN          \
        in_dword_masked(HWIO_MMSS_HDMI_HFVS_INFO_HDR_ADDR, HWIO_MMSS_HDMI_HFVS_INFO_HDR_RMSK)
#define HWIO_MMSS_HDMI_HFVS_INFO_HDR_INM(m)      \
        in_dword_masked(HWIO_MMSS_HDMI_HFVS_INFO_HDR_ADDR, m)
#define HWIO_MMSS_HDMI_HFVS_INFO_HDR_OUT(v)      \
        out_dword(HWIO_MMSS_HDMI_HFVS_INFO_HDR_ADDR,v)
#define HWIO_MMSS_HDMI_HFVS_INFO_HDR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_HDMI_HFVS_INFO_HDR_ADDR,m,v,HWIO_MMSS_HDMI_HFVS_INFO_HDR_IN)
#define HWIO_MMSS_HDMI_HFVS_INFO_HDR_HB2_BMSK                                               0xff0000
#define HWIO_MMSS_HDMI_HFVS_INFO_HDR_HB2_SHFT                                                   0x10
#define HWIO_MMSS_HDMI_HFVS_INFO_HDR_HB1_BMSK                                                 0xff00
#define HWIO_MMSS_HDMI_HFVS_INFO_HDR_HB1_SHFT                                                    0x8

#define HWIO_MMSS_HDMI_HFVS_INFO_0_ADDR                                                   (MMSS_HDMI_REG_BASE      + 0x000001dc)
#define HWIO_MMSS_HDMI_HFVS_INFO_0_RMSK                                                   0xffffffff
#define HWIO_MMSS_HDMI_HFVS_INFO_0_IN          \
        in_dword_masked(HWIO_MMSS_HDMI_HFVS_INFO_0_ADDR, HWIO_MMSS_HDMI_HFVS_INFO_0_RMSK)
#define HWIO_MMSS_HDMI_HFVS_INFO_0_INM(m)      \
        in_dword_masked(HWIO_MMSS_HDMI_HFVS_INFO_0_ADDR, m)
#define HWIO_MMSS_HDMI_HFVS_INFO_0_OUT(v)      \
        out_dword(HWIO_MMSS_HDMI_HFVS_INFO_0_ADDR,v)
#define HWIO_MMSS_HDMI_HFVS_INFO_0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_HDMI_HFVS_INFO_0_ADDR,m,v,HWIO_MMSS_HDMI_HFVS_INFO_0_IN)
#define HWIO_MMSS_HDMI_HFVS_INFO_0_BYTE3_BMSK                                             0xff000000
#define HWIO_MMSS_HDMI_HFVS_INFO_0_BYTE3_SHFT                                                   0x18
#define HWIO_MMSS_HDMI_HFVS_INFO_0_BYTE2_BMSK                                               0xff0000
#define HWIO_MMSS_HDMI_HFVS_INFO_0_BYTE2_SHFT                                                   0x10
#define HWIO_MMSS_HDMI_HFVS_INFO_0_BYTE1_BMSK                                                 0xff00
#define HWIO_MMSS_HDMI_HFVS_INFO_0_BYTE1_SHFT                                                    0x8
#define HWIO_MMSS_HDMI_HFVS_INFO_0_BYTE0_BMSK                                                   0xff
#define HWIO_MMSS_HDMI_HFVS_INFO_0_BYTE0_SHFT                                                    0x0

#define HWIO_MMSS_HDMI_HFVS_INFO_1_ADDR                                                   (MMSS_HDMI_REG_BASE      + 0x000001e0)
#define HWIO_MMSS_HDMI_HFVS_INFO_1_RMSK                                                   0xffffffff
#define HWIO_MMSS_HDMI_HFVS_INFO_1_IN          \
        in_dword_masked(HWIO_MMSS_HDMI_HFVS_INFO_1_ADDR, HWIO_MMSS_HDMI_HFVS_INFO_1_RMSK)
#define HWIO_MMSS_HDMI_HFVS_INFO_1_INM(m)      \
        in_dword_masked(HWIO_MMSS_HDMI_HFVS_INFO_1_ADDR, m)
#define HWIO_MMSS_HDMI_HFVS_INFO_1_OUT(v)      \
        out_dword(HWIO_MMSS_HDMI_HFVS_INFO_1_ADDR,v)
#define HWIO_MMSS_HDMI_HFVS_INFO_1_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_HDMI_HFVS_INFO_1_ADDR,m,v,HWIO_MMSS_HDMI_HFVS_INFO_1_IN)
#define HWIO_MMSS_HDMI_HFVS_INFO_1_BYTE7_BMSK                                             0xff000000
#define HWIO_MMSS_HDMI_HFVS_INFO_1_BYTE7_SHFT                                                   0x18
#define HWIO_MMSS_HDMI_HFVS_INFO_1_BYTE6_BMSK                                               0xff0000
#define HWIO_MMSS_HDMI_HFVS_INFO_1_BYTE6_SHFT                                                   0x10
#define HWIO_MMSS_HDMI_HFVS_INFO_1_BYTE5_BMSK                                                 0xff00
#define HWIO_MMSS_HDMI_HFVS_INFO_1_BYTE5_SHFT                                                    0x8
#define HWIO_MMSS_HDMI_HFVS_INFO_1_BYTE4_BMSK                                                   0xff
#define HWIO_MMSS_HDMI_HFVS_INFO_1_BYTE4_SHFT                                                    0x0

#define HWIO_MMSS_HDMI_HFVS_INFO_2_ADDR                                                   (MMSS_HDMI_REG_BASE      + 0x000001e4)
#define HWIO_MMSS_HDMI_HFVS_INFO_2_RMSK                                                   0xffffffff
#define HWIO_MMSS_HDMI_HFVS_INFO_2_IN          \
        in_dword_masked(HWIO_MMSS_HDMI_HFVS_INFO_2_ADDR, HWIO_MMSS_HDMI_HFVS_INFO_2_RMSK)
#define HWIO_MMSS_HDMI_HFVS_INFO_2_INM(m)      \
        in_dword_masked(HWIO_MMSS_HDMI_HFVS_INFO_2_ADDR, m)
#define HWIO_MMSS_HDMI_HFVS_INFO_2_OUT(v)      \
        out_dword(HWIO_MMSS_HDMI_HFVS_INFO_2_ADDR,v)
#define HWIO_MMSS_HDMI_HFVS_INFO_2_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_HDMI_HFVS_INFO_2_ADDR,m,v,HWIO_MMSS_HDMI_HFVS_INFO_2_IN)
#define HWIO_MMSS_HDMI_HFVS_INFO_2_BYTE11_BMSK                                            0xff000000
#define HWIO_MMSS_HDMI_HFVS_INFO_2_BYTE11_SHFT                                                  0x18
#define HWIO_MMSS_HDMI_HFVS_INFO_2_BYTE10_BMSK                                              0xff0000
#define HWIO_MMSS_HDMI_HFVS_INFO_2_BYTE10_SHFT                                                  0x10
#define HWIO_MMSS_HDMI_HFVS_INFO_2_BYTE9_BMSK                                                 0xff00
#define HWIO_MMSS_HDMI_HFVS_INFO_2_BYTE9_SHFT                                                    0x8
#define HWIO_MMSS_HDMI_HFVS_INFO_2_BYTE8_BMSK                                                   0xff
#define HWIO_MMSS_HDMI_HFVS_INFO_2_BYTE8_SHFT                                                    0x0

#define HWIO_MMSS_HDMI_HFVS_INFO_3_ADDR                                                   (MMSS_HDMI_REG_BASE      + 0x000001e8)
#define HWIO_MMSS_HDMI_HFVS_INFO_3_RMSK                                                   0xffffffff
#define HWIO_MMSS_HDMI_HFVS_INFO_3_IN          \
        in_dword_masked(HWIO_MMSS_HDMI_HFVS_INFO_3_ADDR, HWIO_MMSS_HDMI_HFVS_INFO_3_RMSK)
#define HWIO_MMSS_HDMI_HFVS_INFO_3_INM(m)      \
        in_dword_masked(HWIO_MMSS_HDMI_HFVS_INFO_3_ADDR, m)
#define HWIO_MMSS_HDMI_HFVS_INFO_3_OUT(v)      \
        out_dword(HWIO_MMSS_HDMI_HFVS_INFO_3_ADDR,v)
#define HWIO_MMSS_HDMI_HFVS_INFO_3_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_HDMI_HFVS_INFO_3_ADDR,m,v,HWIO_MMSS_HDMI_HFVS_INFO_3_IN)
#define HWIO_MMSS_HDMI_HFVS_INFO_3_BYTE15_BMSK                                            0xff000000
#define HWIO_MMSS_HDMI_HFVS_INFO_3_BYTE15_SHFT                                                  0x18
#define HWIO_MMSS_HDMI_HFVS_INFO_3_BYTE14_BMSK                                              0xff0000
#define HWIO_MMSS_HDMI_HFVS_INFO_3_BYTE14_SHFT                                                  0x10
#define HWIO_MMSS_HDMI_HFVS_INFO_3_BYTE13_BMSK                                                0xff00
#define HWIO_MMSS_HDMI_HFVS_INFO_3_BYTE13_SHFT                                                   0x8
#define HWIO_MMSS_HDMI_HFVS_INFO_3_BYTE12_BMSK                                                  0xff
#define HWIO_MMSS_HDMI_HFVS_INFO_3_BYTE12_SHFT                                                   0x0

#define HWIO_MMSS_HDMI_HFVS_INFO_4_ADDR                                                   (MMSS_HDMI_REG_BASE      + 0x000001ec)
#define HWIO_MMSS_HDMI_HFVS_INFO_4_RMSK                                                   0xffffffff
#define HWIO_MMSS_HDMI_HFVS_INFO_4_IN          \
        in_dword_masked(HWIO_MMSS_HDMI_HFVS_INFO_4_ADDR, HWIO_MMSS_HDMI_HFVS_INFO_4_RMSK)
#define HWIO_MMSS_HDMI_HFVS_INFO_4_INM(m)      \
        in_dword_masked(HWIO_MMSS_HDMI_HFVS_INFO_4_ADDR, m)
#define HWIO_MMSS_HDMI_HFVS_INFO_4_OUT(v)      \
        out_dword(HWIO_MMSS_HDMI_HFVS_INFO_4_ADDR,v)
#define HWIO_MMSS_HDMI_HFVS_INFO_4_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_HDMI_HFVS_INFO_4_ADDR,m,v,HWIO_MMSS_HDMI_HFVS_INFO_4_IN)
#define HWIO_MMSS_HDMI_HFVS_INFO_4_BYTE19_BMSK                                            0xff000000
#define HWIO_MMSS_HDMI_HFVS_INFO_4_BYTE19_SHFT                                                  0x18
#define HWIO_MMSS_HDMI_HFVS_INFO_4_BYTE18_BMSK                                              0xff0000
#define HWIO_MMSS_HDMI_HFVS_INFO_4_BYTE18_SHFT                                                  0x10
#define HWIO_MMSS_HDMI_HFVS_INFO_4_BYTE17_BMSK                                                0xff00
#define HWIO_MMSS_HDMI_HFVS_INFO_4_BYTE17_SHFT                                                   0x8
#define HWIO_MMSS_HDMI_HFVS_INFO_4_BYTE16_BMSK                                                  0xff
#define HWIO_MMSS_HDMI_HFVS_INFO_4_BYTE16_SHFT                                                   0x0

#define HWIO_MMSS_HDMI_HFVS_INFO_5_ADDR                                                   (MMSS_HDMI_REG_BASE      + 0x000001f0)
#define HWIO_MMSS_HDMI_HFVS_INFO_5_RMSK                                                   0xffffffff
#define HWIO_MMSS_HDMI_HFVS_INFO_5_IN          \
        in_dword_masked(HWIO_MMSS_HDMI_HFVS_INFO_5_ADDR, HWIO_MMSS_HDMI_HFVS_INFO_5_RMSK)
#define HWIO_MMSS_HDMI_HFVS_INFO_5_INM(m)      \
        in_dword_masked(HWIO_MMSS_HDMI_HFVS_INFO_5_ADDR, m)
#define HWIO_MMSS_HDMI_HFVS_INFO_5_OUT(v)      \
        out_dword(HWIO_MMSS_HDMI_HFVS_INFO_5_ADDR,v)
#define HWIO_MMSS_HDMI_HFVS_INFO_5_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_HDMI_HFVS_INFO_5_ADDR,m,v,HWIO_MMSS_HDMI_HFVS_INFO_5_IN)
#define HWIO_MMSS_HDMI_HFVS_INFO_5_BYTE23_BMSK                                            0xff000000
#define HWIO_MMSS_HDMI_HFVS_INFO_5_BYTE23_SHFT                                                  0x18
#define HWIO_MMSS_HDMI_HFVS_INFO_5_BYTE22_BMSK                                              0xff0000
#define HWIO_MMSS_HDMI_HFVS_INFO_5_BYTE22_SHFT                                                  0x10
#define HWIO_MMSS_HDMI_HFVS_INFO_5_BYTE21_BMSK                                                0xff00
#define HWIO_MMSS_HDMI_HFVS_INFO_5_BYTE21_SHFT                                                   0x8
#define HWIO_MMSS_HDMI_HFVS_INFO_5_BYTE20_BMSK                                                  0xff
#define HWIO_MMSS_HDMI_HFVS_INFO_5_BYTE20_SHFT                                                   0x0

#define HWIO_MMSS_HDMI_HFVS_INFO_6_ADDR                                                   (MMSS_HDMI_REG_BASE      + 0x000001f4)
#define HWIO_MMSS_HDMI_HFVS_INFO_6_RMSK                                                   0xffffffff
#define HWIO_MMSS_HDMI_HFVS_INFO_6_IN          \
        in_dword_masked(HWIO_MMSS_HDMI_HFVS_INFO_6_ADDR, HWIO_MMSS_HDMI_HFVS_INFO_6_RMSK)
#define HWIO_MMSS_HDMI_HFVS_INFO_6_INM(m)      \
        in_dword_masked(HWIO_MMSS_HDMI_HFVS_INFO_6_ADDR, m)
#define HWIO_MMSS_HDMI_HFVS_INFO_6_OUT(v)      \
        out_dword(HWIO_MMSS_HDMI_HFVS_INFO_6_ADDR,v)
#define HWIO_MMSS_HDMI_HFVS_INFO_6_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_HDMI_HFVS_INFO_6_ADDR,m,v,HWIO_MMSS_HDMI_HFVS_INFO_6_IN)
#define HWIO_MMSS_HDMI_HFVS_INFO_6_BYTE27_BMSK                                            0xff000000
#define HWIO_MMSS_HDMI_HFVS_INFO_6_BYTE27_SHFT                                                  0x18
#define HWIO_MMSS_HDMI_HFVS_INFO_6_BYTE26_BMSK                                              0xff0000
#define HWIO_MMSS_HDMI_HFVS_INFO_6_BYTE26_SHFT                                                  0x10
#define HWIO_MMSS_HDMI_HFVS_INFO_6_BYTE25_BMSK                                                0xff00
#define HWIO_MMSS_HDMI_HFVS_INFO_6_BYTE25_SHFT                                                   0x8
#define HWIO_MMSS_HDMI_HFVS_INFO_6_BYTE24_BMSK                                                  0xff
#define HWIO_MMSS_HDMI_HFVS_INFO_6_BYTE24_SHFT                                                   0x0

#define HWIO_MMSS_HDMI_DEBUG_ADDR                                                         (MMSS_HDMI_REG_BASE      + 0x00000204)
#define HWIO_MMSS_HDMI_DEBUG_RMSK                                                         0xffffffff
#define HWIO_MMSS_HDMI_DEBUG_IN          \
        in_dword_masked(HWIO_MMSS_HDMI_DEBUG_ADDR, HWIO_MMSS_HDMI_DEBUG_RMSK)
#define HWIO_MMSS_HDMI_DEBUG_INM(m)      \
        in_dword_masked(HWIO_MMSS_HDMI_DEBUG_ADDR, m)
#define HWIO_MMSS_HDMI_DEBUG_OUT(v)      \
        out_dword(HWIO_MMSS_HDMI_DEBUG_ADDR,v)
#define HWIO_MMSS_HDMI_DEBUG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_HDMI_DEBUG_ADDR,m,v,HWIO_MMSS_HDMI_DEBUG_IN)
#define HWIO_MMSS_HDMI_DEBUG_DEBUG_BMSK                                                   0xffffffff
#define HWIO_MMSS_HDMI_DEBUG_DEBUG_SHFT                                                          0x0

#define HWIO_MMSS_HDMI_USEC_REFTIMER_ADDR                                                 (MMSS_HDMI_REG_BASE      + 0x00000208)
#define HWIO_MMSS_HDMI_USEC_REFTIMER_RMSK                                                    0x1ffff
#define HWIO_MMSS_HDMI_USEC_REFTIMER_IN          \
        in_dword_masked(HWIO_MMSS_HDMI_USEC_REFTIMER_ADDR, HWIO_MMSS_HDMI_USEC_REFTIMER_RMSK)
#define HWIO_MMSS_HDMI_USEC_REFTIMER_INM(m)      \
        in_dword_masked(HWIO_MMSS_HDMI_USEC_REFTIMER_ADDR, m)
#define HWIO_MMSS_HDMI_USEC_REFTIMER_OUT(v)      \
        out_dword(HWIO_MMSS_HDMI_USEC_REFTIMER_ADDR,v)
#define HWIO_MMSS_HDMI_USEC_REFTIMER_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_HDMI_USEC_REFTIMER_ADDR,m,v,HWIO_MMSS_HDMI_USEC_REFTIMER_IN)
#define HWIO_MMSS_HDMI_USEC_REFTIMER_REFTIMER_ENABLE_BMSK                                    0x10000
#define HWIO_MMSS_HDMI_USEC_REFTIMER_REFTIMER_ENABLE_SHFT                                       0x10
#define HWIO_MMSS_HDMI_USEC_REFTIMER_REFTIMER_BMSK                                            0xffff
#define HWIO_MMSS_HDMI_USEC_REFTIMER_REFTIMER_SHFT                                               0x0

#define HWIO_MMSS_HDMI_DDC_CTRL_ADDR                                                      (MMSS_HDMI_REG_BASE      + 0x0000020c)
#define HWIO_MMSS_HDMI_DDC_CTRL_RMSK                                                      0x8030005f
#define HWIO_MMSS_HDMI_DDC_CTRL_IN          \
        in_dword_masked(HWIO_MMSS_HDMI_DDC_CTRL_ADDR, HWIO_MMSS_HDMI_DDC_CTRL_RMSK)
#define HWIO_MMSS_HDMI_DDC_CTRL_INM(m)      \
        in_dword_masked(HWIO_MMSS_HDMI_DDC_CTRL_ADDR, m)
#define HWIO_MMSS_HDMI_DDC_CTRL_OUT(v)      \
        out_dword(HWIO_MMSS_HDMI_DDC_CTRL_ADDR,v)
#define HWIO_MMSS_HDMI_DDC_CTRL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_HDMI_DDC_CTRL_ADDR,m,v,HWIO_MMSS_HDMI_DDC_CTRL_IN)
#define HWIO_MMSS_HDMI_DDC_CTRL_DBG_REF_SEL_BMSK                                          0x80000000
#define HWIO_MMSS_HDMI_DDC_CTRL_DBG_REF_SEL_SHFT                                                0x1f
#define HWIO_MMSS_HDMI_DDC_CTRL_TRANSACTION_CNT_BMSK                                        0x300000
#define HWIO_MMSS_HDMI_DDC_CTRL_TRANSACTION_CNT_SHFT                                            0x14
#define HWIO_MMSS_HDMI_DDC_CTRL_SDVO_ADDR_SEL_BMSK                                              0x40
#define HWIO_MMSS_HDMI_DDC_CTRL_SDVO_ADDR_SEL_SHFT                                               0x6
#define HWIO_MMSS_HDMI_DDC_CTRL_SDVO_EN_BMSK                                                    0x10
#define HWIO_MMSS_HDMI_DDC_CTRL_SDVO_EN_SHFT                                                     0x4
#define HWIO_MMSS_HDMI_DDC_CTRL_SW_STATUS_RESET_BMSK                                             0x8
#define HWIO_MMSS_HDMI_DDC_CTRL_SW_STATUS_RESET_SHFT                                             0x3
#define HWIO_MMSS_HDMI_DDC_CTRL_SEND_RESET_BMSK                                                  0x4
#define HWIO_MMSS_HDMI_DDC_CTRL_SEND_RESET_SHFT                                                  0x2
#define HWIO_MMSS_HDMI_DDC_CTRL_SOFT_RESET_BMSK                                                  0x2
#define HWIO_MMSS_HDMI_DDC_CTRL_SOFT_RESET_SHFT                                                  0x1
#define HWIO_MMSS_HDMI_DDC_CTRL_GO_BMSK                                                          0x1
#define HWIO_MMSS_HDMI_DDC_CTRL_GO_SHFT                                                          0x0

#define HWIO_MMSS_HDMI_DDC_ARBITRATION_ADDR                                               (MMSS_HDMI_REG_BASE      + 0x00000210)
#define HWIO_MMSS_HDMI_DDC_ARBITRATION_RMSK                                                   0x1133
#define HWIO_MMSS_HDMI_DDC_ARBITRATION_IN          \
        in_dword_masked(HWIO_MMSS_HDMI_DDC_ARBITRATION_ADDR, HWIO_MMSS_HDMI_DDC_ARBITRATION_RMSK)
#define HWIO_MMSS_HDMI_DDC_ARBITRATION_INM(m)      \
        in_dword_masked(HWIO_MMSS_HDMI_DDC_ARBITRATION_ADDR, m)
#define HWIO_MMSS_HDMI_DDC_ARBITRATION_OUT(v)      \
        out_dword(HWIO_MMSS_HDMI_DDC_ARBITRATION_ADDR,v)
#define HWIO_MMSS_HDMI_DDC_ARBITRATION_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_HDMI_DDC_ARBITRATION_ADDR,m,v,HWIO_MMSS_HDMI_DDC_ARBITRATION_IN)
#define HWIO_MMSS_HDMI_DDC_ARBITRATION_ABORT_SW_XFER_BMSK                                     0x1000
#define HWIO_MMSS_HDMI_DDC_ARBITRATION_ABORT_SW_XFER_SHFT                                        0xc
#define HWIO_MMSS_HDMI_DDC_ARBITRATION_ABORT_HW_XFER_BMSK                                      0x100
#define HWIO_MMSS_HDMI_DDC_ARBITRATION_ABORT_HW_XFER_SHFT                                        0x8
#define HWIO_MMSS_HDMI_DDC_ARBITRATION_NO_RESTART_SW_GO_BMSK                                    0x20
#define HWIO_MMSS_HDMI_DDC_ARBITRATION_NO_RESTART_SW_GO_SHFT                                     0x5
#define HWIO_MMSS_HDMI_DDC_ARBITRATION_NO_QUEUED_SW_GO_BMSK                                     0x10
#define HWIO_MMSS_HDMI_DDC_ARBITRATION_NO_QUEUED_SW_GO_SHFT                                      0x4
#define HWIO_MMSS_HDMI_DDC_ARBITRATION_SW_PRIORITY_BMSK                                          0x3
#define HWIO_MMSS_HDMI_DDC_ARBITRATION_SW_PRIORITY_SHFT                                          0x0

#define HWIO_MMSS_HDMI_DDC_INT_CTRL_ADDR                                                  (MMSS_HDMI_REG_BASE      + 0x00000214)
#define HWIO_MMSS_HDMI_DDC_INT_CTRL_RMSK                                                        0x77
#define HWIO_MMSS_HDMI_DDC_INT_CTRL_IN          \
        in_dword_masked(HWIO_MMSS_HDMI_DDC_INT_CTRL_ADDR, HWIO_MMSS_HDMI_DDC_INT_CTRL_RMSK)
#define HWIO_MMSS_HDMI_DDC_INT_CTRL_INM(m)      \
        in_dword_masked(HWIO_MMSS_HDMI_DDC_INT_CTRL_ADDR, m)
#define HWIO_MMSS_HDMI_DDC_INT_CTRL_OUT(v)      \
        out_dword(HWIO_MMSS_HDMI_DDC_INT_CTRL_ADDR,v)
#define HWIO_MMSS_HDMI_DDC_INT_CTRL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_HDMI_DDC_INT_CTRL_ADDR,m,v,HWIO_MMSS_HDMI_DDC_INT_CTRL_IN)
#define HWIO_MMSS_HDMI_DDC_INT_CTRL_HW_DONE_MASK_BMSK                                           0x40
#define HWIO_MMSS_HDMI_DDC_INT_CTRL_HW_DONE_MASK_SHFT                                            0x6
#define HWIO_MMSS_HDMI_DDC_INT_CTRL_HW_DONE_ACK_BMSK                                            0x20
#define HWIO_MMSS_HDMI_DDC_INT_CTRL_HW_DONE_ACK_SHFT                                             0x5
#define HWIO_MMSS_HDMI_DDC_INT_CTRL_HW_DONE_INT_BMSK                                            0x10
#define HWIO_MMSS_HDMI_DDC_INT_CTRL_HW_DONE_INT_SHFT                                             0x4
#define HWIO_MMSS_HDMI_DDC_INT_CTRL_SW_DONE_MASK_BMSK                                            0x4
#define HWIO_MMSS_HDMI_DDC_INT_CTRL_SW_DONE_MASK_SHFT                                            0x2
#define HWIO_MMSS_HDMI_DDC_INT_CTRL_SW_DONE_ACK_BMSK                                             0x2
#define HWIO_MMSS_HDMI_DDC_INT_CTRL_SW_DONE_ACK_SHFT                                             0x1
#define HWIO_MMSS_HDMI_DDC_INT_CTRL_SW_DONE_INT_BMSK                                             0x1
#define HWIO_MMSS_HDMI_DDC_INT_CTRL_SW_DONE_INT_SHFT                                             0x0

#define HWIO_MMSS_HDMI_DDC_SW_STATUS_ADDR                                                 (MMSS_HDMI_REG_BASE      + 0x00000218)
#define HWIO_MMSS_HDMI_DDC_SW_STATUS_RMSK                                                    0x4f5f7
#define HWIO_MMSS_HDMI_DDC_SW_STATUS_IN          \
        in_dword_masked(HWIO_MMSS_HDMI_DDC_SW_STATUS_ADDR, HWIO_MMSS_HDMI_DDC_SW_STATUS_RMSK)
#define HWIO_MMSS_HDMI_DDC_SW_STATUS_INM(m)      \
        in_dword_masked(HWIO_MMSS_HDMI_DDC_SW_STATUS_ADDR, m)
#define HWIO_MMSS_HDMI_DDC_SW_STATUS_SW_REQ_BMSK                                             0x40000
#define HWIO_MMSS_HDMI_DDC_SW_STATUS_SW_REQ_SHFT                                                0x12
#define HWIO_MMSS_HDMI_DDC_SW_STATUS_SW_NACK3_BMSK                                            0x8000
#define HWIO_MMSS_HDMI_DDC_SW_STATUS_SW_NACK3_SHFT                                               0xf
#define HWIO_MMSS_HDMI_DDC_SW_STATUS_SW_NACK2_BMSK                                            0x4000
#define HWIO_MMSS_HDMI_DDC_SW_STATUS_SW_NACK2_SHFT                                               0xe
#define HWIO_MMSS_HDMI_DDC_SW_STATUS_SW_NACK1_BMSK                                            0x2000
#define HWIO_MMSS_HDMI_DDC_SW_STATUS_SW_NACK1_SHFT                                               0xd
#define HWIO_MMSS_HDMI_DDC_SW_STATUS_SW_NACK0_BMSK                                            0x1000
#define HWIO_MMSS_HDMI_DDC_SW_STATUS_SW_NACK0_SHFT                                               0xc
#define HWIO_MMSS_HDMI_DDC_SW_STATUS_SW_SDVO_NACK_BMSK                                         0x400
#define HWIO_MMSS_HDMI_DDC_SW_STATUS_SW_SDVO_NACK_SHFT                                           0xa
#define HWIO_MMSS_HDMI_DDC_SW_STATUS_SW_STOPPED_ON_NACK_BMSK                                   0x100
#define HWIO_MMSS_HDMI_DDC_SW_STATUS_SW_STOPPED_ON_NACK_SHFT                                     0x8
#define HWIO_MMSS_HDMI_DDC_SW_STATUS_SW_BUFFER_OVERFLOW_BMSK                                    0x80
#define HWIO_MMSS_HDMI_DDC_SW_STATUS_SW_BUFFER_OVERFLOW_SHFT                                     0x7
#define HWIO_MMSS_HDMI_DDC_SW_STATUS_SW_INTERRUPTED_BMSK                                        0x40
#define HWIO_MMSS_HDMI_DDC_SW_STATUS_SW_INTERRUPTED_SHFT                                         0x6
#define HWIO_MMSS_HDMI_DDC_SW_STATUS_SW_TIMEOUT_BMSK                                            0x20
#define HWIO_MMSS_HDMI_DDC_SW_STATUS_SW_TIMEOUT_SHFT                                             0x5
#define HWIO_MMSS_HDMI_DDC_SW_STATUS_SW_ABORTED_BMSK                                            0x10
#define HWIO_MMSS_HDMI_DDC_SW_STATUS_SW_ABORTED_SHFT                                             0x4
#define HWIO_MMSS_HDMI_DDC_SW_STATUS_SW_DONE_BMSK                                                0x4
#define HWIO_MMSS_HDMI_DDC_SW_STATUS_SW_DONE_SHFT                                                0x2
#define HWIO_MMSS_HDMI_DDC_SW_STATUS_SW_STATUS_BMSK                                              0x3
#define HWIO_MMSS_HDMI_DDC_SW_STATUS_SW_STATUS_SHFT                                              0x0

#define HWIO_MMSS_HDMI_DDC_HW_STATUS_ADDR                                                 (MMSS_HDMI_REG_BASE      + 0x0000021c)
#define HWIO_MMSS_HDMI_DDC_HW_STATUS_RMSK                                                    0x3000b
#define HWIO_MMSS_HDMI_DDC_HW_STATUS_IN          \
        in_dword_masked(HWIO_MMSS_HDMI_DDC_HW_STATUS_ADDR, HWIO_MMSS_HDMI_DDC_HW_STATUS_RMSK)
#define HWIO_MMSS_HDMI_DDC_HW_STATUS_INM(m)      \
        in_dword_masked(HWIO_MMSS_HDMI_DDC_HW_STATUS_ADDR, m)
#define HWIO_MMSS_HDMI_DDC_HW_STATUS_HW_URG_BMSK                                             0x20000
#define HWIO_MMSS_HDMI_DDC_HW_STATUS_HW_URG_SHFT                                                0x11
#define HWIO_MMSS_HDMI_DDC_HW_STATUS_HW_REQ_BMSK                                             0x10000
#define HWIO_MMSS_HDMI_DDC_HW_STATUS_HW_REQ_SHFT                                                0x10
#define HWIO_MMSS_HDMI_DDC_HW_STATUS_HW_DONE_BMSK                                                0x8
#define HWIO_MMSS_HDMI_DDC_HW_STATUS_HW_DONE_SHFT                                                0x3
#define HWIO_MMSS_HDMI_DDC_HW_STATUS_HW_STATUS_BMSK                                              0x3
#define HWIO_MMSS_HDMI_DDC_HW_STATUS_HW_STATUS_SHFT                                              0x0

#define HWIO_MMSS_HDMI_DDC_SPEED_ADDR                                                     (MMSS_HDMI_REG_BASE      + 0x00000220)
#define HWIO_MMSS_HDMI_DDC_SPEED_RMSK                                                     0xffff0313
#define HWIO_MMSS_HDMI_DDC_SPEED_IN          \
        in_dword_masked(HWIO_MMSS_HDMI_DDC_SPEED_ADDR, HWIO_MMSS_HDMI_DDC_SPEED_RMSK)
#define HWIO_MMSS_HDMI_DDC_SPEED_INM(m)      \
        in_dword_masked(HWIO_MMSS_HDMI_DDC_SPEED_ADDR, m)
#define HWIO_MMSS_HDMI_DDC_SPEED_OUT(v)      \
        out_dword(HWIO_MMSS_HDMI_DDC_SPEED_ADDR,v)
#define HWIO_MMSS_HDMI_DDC_SPEED_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_HDMI_DDC_SPEED_ADDR,m,v,HWIO_MMSS_HDMI_DDC_SPEED_IN)
#define HWIO_MMSS_HDMI_DDC_SPEED_PRESCALE_BMSK                                            0xffff0000
#define HWIO_MMSS_HDMI_DDC_SPEED_PRESCALE_SHFT                                                  0x10
#define HWIO_MMSS_HDMI_DDC_SPEED_SCL_SHIFT_BMSK                                                0x200
#define HWIO_MMSS_HDMI_DDC_SPEED_SCL_SHIFT_SHFT                                                  0x9
#define HWIO_MMSS_HDMI_DDC_SPEED_SEND_STR_DLY_BMSK                                             0x100
#define HWIO_MMSS_HDMI_DDC_SPEED_SEND_STR_DLY_SHFT                                               0x8
#define HWIO_MMSS_HDMI_DDC_SPEED_DIS_FILTER_IN_STALL_BMSK                                       0x10
#define HWIO_MMSS_HDMI_DDC_SPEED_DIS_FILTER_IN_STALL_SHFT                                        0x4
#define HWIO_MMSS_HDMI_DDC_SPEED_THRESHOLD_BMSK                                                  0x3
#define HWIO_MMSS_HDMI_DDC_SPEED_THRESHOLD_SHFT                                                  0x0

#define HWIO_MMSS_HDMI_DDC_SETUP_ADDR                                                     (MMSS_HDMI_REG_BASE      + 0x00000224)
#define HWIO_MMSS_HDMI_DDC_SETUP_RMSK                                                     0xffffff83
#define HWIO_MMSS_HDMI_DDC_SETUP_IN          \
        in_dword_masked(HWIO_MMSS_HDMI_DDC_SETUP_ADDR, HWIO_MMSS_HDMI_DDC_SETUP_RMSK)
#define HWIO_MMSS_HDMI_DDC_SETUP_INM(m)      \
        in_dword_masked(HWIO_MMSS_HDMI_DDC_SETUP_ADDR, m)
#define HWIO_MMSS_HDMI_DDC_SETUP_OUT(v)      \
        out_dword(HWIO_MMSS_HDMI_DDC_SETUP_ADDR,v)
#define HWIO_MMSS_HDMI_DDC_SETUP_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_HDMI_DDC_SETUP_ADDR,m,v,HWIO_MMSS_HDMI_DDC_SETUP_IN)
#define HWIO_MMSS_HDMI_DDC_SETUP_TIME_LIMIT_BMSK                                          0xff000000
#define HWIO_MMSS_HDMI_DDC_SETUP_TIME_LIMIT_SHFT                                                0x18
#define HWIO_MMSS_HDMI_DDC_SETUP_INTRA_XFER_DELAY_BMSK                                      0xff0000
#define HWIO_MMSS_HDMI_DDC_SETUP_INTRA_XFER_DELAY_SHFT                                          0x10
#define HWIO_MMSS_HDMI_DDC_SETUP_INTRA_BYTE_DELAY_BMSK                                        0xff00
#define HWIO_MMSS_HDMI_DDC_SETUP_INTRA_BYTE_DELAY_SHFT                                           0x8
#define HWIO_MMSS_HDMI_DDC_SETUP_CLK_DRIVE_EN_BMSK                                              0x80
#define HWIO_MMSS_HDMI_DDC_SETUP_CLK_DRIVE_EN_SHFT                                               0x7
#define HWIO_MMSS_HDMI_DDC_SETUP_DATA_DRIVE_SEL_BMSK                                             0x2
#define HWIO_MMSS_HDMI_DDC_SETUP_DATA_DRIVE_SEL_SHFT                                             0x1
#define HWIO_MMSS_HDMI_DDC_SETUP_DATA_DRIVE_EN_BMSK                                              0x1
#define HWIO_MMSS_HDMI_DDC_SETUP_DATA_DRIVE_EN_SHFT                                              0x0

#define HWIO_MMSS_HDMI_DDC_TRANS0_ADDR                                                    (MMSS_HDMI_REG_BASE      + 0x00000228)
#define HWIO_MMSS_HDMI_DDC_TRANS0_RMSK                                                     0x7ff3101
#define HWIO_MMSS_HDMI_DDC_TRANS0_IN          \
        in_dword_masked(HWIO_MMSS_HDMI_DDC_TRANS0_ADDR, HWIO_MMSS_HDMI_DDC_TRANS0_RMSK)
#define HWIO_MMSS_HDMI_DDC_TRANS0_INM(m)      \
        in_dword_masked(HWIO_MMSS_HDMI_DDC_TRANS0_ADDR, m)
#define HWIO_MMSS_HDMI_DDC_TRANS0_OUT(v)      \
        out_dword(HWIO_MMSS_HDMI_DDC_TRANS0_ADDR,v)
#define HWIO_MMSS_HDMI_DDC_TRANS0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_HDMI_DDC_TRANS0_ADDR,m,v,HWIO_MMSS_HDMI_DDC_TRANS0_IN)
#define HWIO_MMSS_HDMI_DDC_TRANS0_CNT0_BMSK                                                0x7ff0000
#define HWIO_MMSS_HDMI_DDC_TRANS0_CNT0_SHFT                                                     0x10
#define HWIO_MMSS_HDMI_DDC_TRANS0_STOP0_BMSK                                                  0x2000
#define HWIO_MMSS_HDMI_DDC_TRANS0_STOP0_SHFT                                                     0xd
#define HWIO_MMSS_HDMI_DDC_TRANS0_START0_BMSK                                                 0x1000
#define HWIO_MMSS_HDMI_DDC_TRANS0_START0_SHFT                                                    0xc
#define HWIO_MMSS_HDMI_DDC_TRANS0_STOP_ON_NACK0_BMSK                                           0x100
#define HWIO_MMSS_HDMI_DDC_TRANS0_STOP_ON_NACK0_SHFT                                             0x8
#define HWIO_MMSS_HDMI_DDC_TRANS0_RW0_BMSK                                                       0x1
#define HWIO_MMSS_HDMI_DDC_TRANS0_RW0_SHFT                                                       0x0

#define HWIO_MMSS_HDMI_DDC_TRANS1_ADDR                                                    (MMSS_HDMI_REG_BASE      + 0x0000022c)
#define HWIO_MMSS_HDMI_DDC_TRANS1_RMSK                                                     0x7ff3101
#define HWIO_MMSS_HDMI_DDC_TRANS1_IN          \
        in_dword_masked(HWIO_MMSS_HDMI_DDC_TRANS1_ADDR, HWIO_MMSS_HDMI_DDC_TRANS1_RMSK)
#define HWIO_MMSS_HDMI_DDC_TRANS1_INM(m)      \
        in_dword_masked(HWIO_MMSS_HDMI_DDC_TRANS1_ADDR, m)
#define HWIO_MMSS_HDMI_DDC_TRANS1_OUT(v)      \
        out_dword(HWIO_MMSS_HDMI_DDC_TRANS1_ADDR,v)
#define HWIO_MMSS_HDMI_DDC_TRANS1_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_HDMI_DDC_TRANS1_ADDR,m,v,HWIO_MMSS_HDMI_DDC_TRANS1_IN)
#define HWIO_MMSS_HDMI_DDC_TRANS1_CNT1_BMSK                                                0x7ff0000
#define HWIO_MMSS_HDMI_DDC_TRANS1_CNT1_SHFT                                                     0x10
#define HWIO_MMSS_HDMI_DDC_TRANS1_STOP1_BMSK                                                  0x2000
#define HWIO_MMSS_HDMI_DDC_TRANS1_STOP1_SHFT                                                     0xd
#define HWIO_MMSS_HDMI_DDC_TRANS1_START1_BMSK                                                 0x1000
#define HWIO_MMSS_HDMI_DDC_TRANS1_START1_SHFT                                                    0xc
#define HWIO_MMSS_HDMI_DDC_TRANS1_STOP_ON_NACK1_BMSK                                           0x100
#define HWIO_MMSS_HDMI_DDC_TRANS1_STOP_ON_NACK1_SHFT                                             0x8
#define HWIO_MMSS_HDMI_DDC_TRANS1_RW1_BMSK                                                       0x1
#define HWIO_MMSS_HDMI_DDC_TRANS1_RW1_SHFT                                                       0x0

#define HWIO_MMSS_HDMI_DDC_TRANS2_ADDR                                                    (MMSS_HDMI_REG_BASE      + 0x00000230)
#define HWIO_MMSS_HDMI_DDC_TRANS2_RMSK                                                     0x7ff3101
#define HWIO_MMSS_HDMI_DDC_TRANS2_IN          \
        in_dword_masked(HWIO_MMSS_HDMI_DDC_TRANS2_ADDR, HWIO_MMSS_HDMI_DDC_TRANS2_RMSK)
#define HWIO_MMSS_HDMI_DDC_TRANS2_INM(m)      \
        in_dword_masked(HWIO_MMSS_HDMI_DDC_TRANS2_ADDR, m)
#define HWIO_MMSS_HDMI_DDC_TRANS2_OUT(v)      \
        out_dword(HWIO_MMSS_HDMI_DDC_TRANS2_ADDR,v)
#define HWIO_MMSS_HDMI_DDC_TRANS2_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_HDMI_DDC_TRANS2_ADDR,m,v,HWIO_MMSS_HDMI_DDC_TRANS2_IN)
#define HWIO_MMSS_HDMI_DDC_TRANS2_CNT2_BMSK                                                0x7ff0000
#define HWIO_MMSS_HDMI_DDC_TRANS2_CNT2_SHFT                                                     0x10
#define HWIO_MMSS_HDMI_DDC_TRANS2_STOP2_BMSK                                                  0x2000
#define HWIO_MMSS_HDMI_DDC_TRANS2_STOP2_SHFT                                                     0xd
#define HWIO_MMSS_HDMI_DDC_TRANS2_START2_BMSK                                                 0x1000
#define HWIO_MMSS_HDMI_DDC_TRANS2_START2_SHFT                                                    0xc
#define HWIO_MMSS_HDMI_DDC_TRANS2_STOP_ON_NACK2_BMSK                                           0x100
#define HWIO_MMSS_HDMI_DDC_TRANS2_STOP_ON_NACK2_SHFT                                             0x8
#define HWIO_MMSS_HDMI_DDC_TRANS2_RW2_BMSK                                                       0x1
#define HWIO_MMSS_HDMI_DDC_TRANS2_RW2_SHFT                                                       0x0

#define HWIO_MMSS_HDMI_DDC_TRANS3_ADDR                                                    (MMSS_HDMI_REG_BASE      + 0x00000234)
#define HWIO_MMSS_HDMI_DDC_TRANS3_RMSK                                                     0x7ff3101
#define HWIO_MMSS_HDMI_DDC_TRANS3_IN          \
        in_dword_masked(HWIO_MMSS_HDMI_DDC_TRANS3_ADDR, HWIO_MMSS_HDMI_DDC_TRANS3_RMSK)
#define HWIO_MMSS_HDMI_DDC_TRANS3_INM(m)      \
        in_dword_masked(HWIO_MMSS_HDMI_DDC_TRANS3_ADDR, m)
#define HWIO_MMSS_HDMI_DDC_TRANS3_OUT(v)      \
        out_dword(HWIO_MMSS_HDMI_DDC_TRANS3_ADDR,v)
#define HWIO_MMSS_HDMI_DDC_TRANS3_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_HDMI_DDC_TRANS3_ADDR,m,v,HWIO_MMSS_HDMI_DDC_TRANS3_IN)
#define HWIO_MMSS_HDMI_DDC_TRANS3_CNT3_BMSK                                                0x7ff0000
#define HWIO_MMSS_HDMI_DDC_TRANS3_CNT3_SHFT                                                     0x10
#define HWIO_MMSS_HDMI_DDC_TRANS3_STOP3_BMSK                                                  0x2000
#define HWIO_MMSS_HDMI_DDC_TRANS3_STOP3_SHFT                                                     0xd
#define HWIO_MMSS_HDMI_DDC_TRANS3_START3_BMSK                                                 0x1000
#define HWIO_MMSS_HDMI_DDC_TRANS3_START3_SHFT                                                    0xc
#define HWIO_MMSS_HDMI_DDC_TRANS3_STOP_ON_NACK3_BMSK                                           0x100
#define HWIO_MMSS_HDMI_DDC_TRANS3_STOP_ON_NACK3_SHFT                                             0x8
#define HWIO_MMSS_HDMI_DDC_TRANS3_RW3_BMSK                                                       0x1
#define HWIO_MMSS_HDMI_DDC_TRANS3_RW3_SHFT                                                       0x0

#define HWIO_MMSS_HDMI_DDC_DATA_ADDR                                                      (MMSS_HDMI_REG_BASE      + 0x00000238)
#define HWIO_MMSS_HDMI_DDC_DATA_RMSK                                                      0x87ffff01
#define HWIO_MMSS_HDMI_DDC_DATA_IN          \
        in_dword_masked(HWIO_MMSS_HDMI_DDC_DATA_ADDR, HWIO_MMSS_HDMI_DDC_DATA_RMSK)
#define HWIO_MMSS_HDMI_DDC_DATA_INM(m)      \
        in_dword_masked(HWIO_MMSS_HDMI_DDC_DATA_ADDR, m)
#define HWIO_MMSS_HDMI_DDC_DATA_OUT(v)      \
        out_dword(HWIO_MMSS_HDMI_DDC_DATA_ADDR,v)
#define HWIO_MMSS_HDMI_DDC_DATA_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_HDMI_DDC_DATA_ADDR,m,v,HWIO_MMSS_HDMI_DDC_DATA_IN)
#define HWIO_MMSS_HDMI_DDC_DATA_INDEX_WRITE_BMSK                                          0x80000000
#define HWIO_MMSS_HDMI_DDC_DATA_INDEX_WRITE_SHFT                                                0x1f
#define HWIO_MMSS_HDMI_DDC_DATA_INDEX_BMSK                                                 0x7ff0000
#define HWIO_MMSS_HDMI_DDC_DATA_INDEX_SHFT                                                      0x10
#define HWIO_MMSS_HDMI_DDC_DATA_DATA_BMSK                                                     0xff00
#define HWIO_MMSS_HDMI_DDC_DATA_DATA_SHFT                                                        0x8
#define HWIO_MMSS_HDMI_DDC_DATA_DATA_RW_BMSK                                                     0x1
#define HWIO_MMSS_HDMI_DDC_DATA_DATA_RW_SHFT                                                     0x0

#define HWIO_MMSS_HDMI_HDCP_SHA_STATUS_ADDR                                               (MMSS_HDMI_REG_BASE      + 0x00000240)
#define HWIO_MMSS_HDMI_HDCP_SHA_STATUS_RMSK                                                0x1111111
#define HWIO_MMSS_HDMI_HDCP_SHA_STATUS_IN          \
        in_dword_masked(HWIO_MMSS_HDMI_HDCP_SHA_STATUS_ADDR, HWIO_MMSS_HDMI_HDCP_SHA_STATUS_RMSK)
#define HWIO_MMSS_HDMI_HDCP_SHA_STATUS_INM(m)      \
        in_dword_masked(HWIO_MMSS_HDMI_HDCP_SHA_STATUS_ADDR, m)
#define HWIO_MMSS_HDMI_HDCP_SHA_STATUS_DBG_V_MATCHES_BMSK                                  0x1000000
#define HWIO_MMSS_HDMI_HDCP_SHA_STATUS_DBG_V_MATCHES_SHFT                                       0x18
#define HWIO_MMSS_HDMI_HDCP_SHA_STATUS_BUSY_BMSK                                            0x100000
#define HWIO_MMSS_HDMI_HDCP_SHA_STATUS_BUSY_SHFT                                                0x14
#define HWIO_MMSS_HDMI_HDCP_SHA_STATUS_M0_INVALID_BMSK                                       0x10000
#define HWIO_MMSS_HDMI_HDCP_SHA_STATUS_M0_INVALID_SHFT                                          0x10
#define HWIO_MMSS_HDMI_HDCP_SHA_STATUS_WRITE_ERROR_BMSK                                       0x1000
#define HWIO_MMSS_HDMI_HDCP_SHA_STATUS_WRITE_ERROR_SHFT                                          0xc
#define HWIO_MMSS_HDMI_HDCP_SHA_STATUS_BUFFER_OVERFLOW_BMSK                                    0x100
#define HWIO_MMSS_HDMI_HDCP_SHA_STATUS_BUFFER_OVERFLOW_SHFT                                      0x8
#define HWIO_MMSS_HDMI_HDCP_SHA_STATUS_COMP_DONE_BMSK                                           0x10
#define HWIO_MMSS_HDMI_HDCP_SHA_STATUS_COMP_DONE_SHFT                                            0x4
#define HWIO_MMSS_HDMI_HDCP_SHA_STATUS_BLOCK_DONE_BMSK                                           0x1
#define HWIO_MMSS_HDMI_HDCP_SHA_STATUS_BLOCK_DONE_SHFT                                           0x0

#define HWIO_MMSS_HDMI_HDCP_SHA_DBG_M0_0_ADDR                                             (MMSS_HDMI_REG_BASE      + 0x00000248)
#define HWIO_MMSS_HDMI_HDCP_SHA_DBG_M0_0_RMSK                                             0xffffffff
#define HWIO_MMSS_HDMI_HDCP_SHA_DBG_M0_0_IN          \
        in_dword_masked(HWIO_MMSS_HDMI_HDCP_SHA_DBG_M0_0_ADDR, HWIO_MMSS_HDMI_HDCP_SHA_DBG_M0_0_RMSK)
#define HWIO_MMSS_HDMI_HDCP_SHA_DBG_M0_0_INM(m)      \
        in_dword_masked(HWIO_MMSS_HDMI_HDCP_SHA_DBG_M0_0_ADDR, m)
#define HWIO_MMSS_HDMI_HDCP_SHA_DBG_M0_0_OUT(v)      \
        out_dword(HWIO_MMSS_HDMI_HDCP_SHA_DBG_M0_0_ADDR,v)
#define HWIO_MMSS_HDMI_HDCP_SHA_DBG_M0_0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_HDMI_HDCP_SHA_DBG_M0_0_ADDR,m,v,HWIO_MMSS_HDMI_HDCP_SHA_DBG_M0_0_IN)
#define HWIO_MMSS_HDMI_HDCP_SHA_DBG_M0_0_M0_0_BMSK                                        0xffffffff
#define HWIO_MMSS_HDMI_HDCP_SHA_DBG_M0_0_M0_0_SHFT                                               0x0

#define HWIO_MMSS_HDMI_HDCP_SHA_DBG_M0_1_ADDR                                             (MMSS_HDMI_REG_BASE      + 0x0000024c)
#define HWIO_MMSS_HDMI_HDCP_SHA_DBG_M0_1_RMSK                                             0xffffffff
#define HWIO_MMSS_HDMI_HDCP_SHA_DBG_M0_1_IN          \
        in_dword_masked(HWIO_MMSS_HDMI_HDCP_SHA_DBG_M0_1_ADDR, HWIO_MMSS_HDMI_HDCP_SHA_DBG_M0_1_RMSK)
#define HWIO_MMSS_HDMI_HDCP_SHA_DBG_M0_1_INM(m)      \
        in_dword_masked(HWIO_MMSS_HDMI_HDCP_SHA_DBG_M0_1_ADDR, m)
#define HWIO_MMSS_HDMI_HDCP_SHA_DBG_M0_1_OUT(v)      \
        out_dword(HWIO_MMSS_HDMI_HDCP_SHA_DBG_M0_1_ADDR,v)
#define HWIO_MMSS_HDMI_HDCP_SHA_DBG_M0_1_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_HDMI_HDCP_SHA_DBG_M0_1_ADDR,m,v,HWIO_MMSS_HDMI_HDCP_SHA_DBG_M0_1_IN)
#define HWIO_MMSS_HDMI_HDCP_SHA_DBG_M0_1_M0_1_BMSK                                        0xffffffff
#define HWIO_MMSS_HDMI_HDCP_SHA_DBG_M0_1_M0_1_SHFT                                               0x0

#define HWIO_MMSS_HDMI_HPD_INT_STATUS_ADDR                                                (MMSS_HDMI_REG_BASE      + 0x00000250)
#define HWIO_MMSS_HDMI_HPD_INT_STATUS_RMSK                                                     0x103
#define HWIO_MMSS_HDMI_HPD_INT_STATUS_IN          \
        in_dword_masked(HWIO_MMSS_HDMI_HPD_INT_STATUS_ADDR, HWIO_MMSS_HDMI_HPD_INT_STATUS_RMSK)
#define HWIO_MMSS_HDMI_HPD_INT_STATUS_INM(m)      \
        in_dword_masked(HWIO_MMSS_HDMI_HPD_INT_STATUS_ADDR, m)
#define HWIO_MMSS_HDMI_HPD_INT_STATUS_RX_INT_STATUS_BMSK                                       0x100
#define HWIO_MMSS_HDMI_HPD_INT_STATUS_RX_INT_STATUS_SHFT                                         0x8
#define HWIO_MMSS_HDMI_HPD_INT_STATUS_SENSE_BMSK                                                 0x2
#define HWIO_MMSS_HDMI_HPD_INT_STATUS_SENSE_SHFT                                                 0x1
#define HWIO_MMSS_HDMI_HPD_INT_STATUS_INT_STATUS_BMSK                                            0x1
#define HWIO_MMSS_HDMI_HPD_INT_STATUS_INT_STATUS_SHFT                                            0x0

#define HWIO_MMSS_HDMI_HPD_INT_CTRL_ADDR                                                  (MMSS_HDMI_REG_BASE      + 0x00000254)
#define HWIO_MMSS_HDMI_HPD_INT_CTRL_RMSK                                                       0x237
#define HWIO_MMSS_HDMI_HPD_INT_CTRL_IN          \
        in_dword_masked(HWIO_MMSS_HDMI_HPD_INT_CTRL_ADDR, HWIO_MMSS_HDMI_HPD_INT_CTRL_RMSK)
#define HWIO_MMSS_HDMI_HPD_INT_CTRL_INM(m)      \
        in_dword_masked(HWIO_MMSS_HDMI_HPD_INT_CTRL_ADDR, m)
#define HWIO_MMSS_HDMI_HPD_INT_CTRL_OUT(v)      \
        out_dword(HWIO_MMSS_HDMI_HPD_INT_CTRL_ADDR,v)
#define HWIO_MMSS_HDMI_HPD_INT_CTRL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_HDMI_HPD_INT_CTRL_ADDR,m,v,HWIO_MMSS_HDMI_HPD_INT_CTRL_IN)
#define HWIO_MMSS_HDMI_HPD_INT_CTRL_RCV_PLUGIN_DET_MASK_BMSK                                   0x200
#define HWIO_MMSS_HDMI_HPD_INT_CTRL_RCV_PLUGIN_DET_MASK_SHFT                                     0x9
#define HWIO_MMSS_HDMI_HPD_INT_CTRL_RX_INT_EN_BMSK                                              0x20
#define HWIO_MMSS_HDMI_HPD_INT_CTRL_RX_INT_EN_SHFT                                               0x5
#define HWIO_MMSS_HDMI_HPD_INT_CTRL_RX_INT_ACK_BMSK                                             0x10
#define HWIO_MMSS_HDMI_HPD_INT_CTRL_RX_INT_ACK_SHFT                                              0x4
#define HWIO_MMSS_HDMI_HPD_INT_CTRL_INT_EN_BMSK                                                  0x4
#define HWIO_MMSS_HDMI_HPD_INT_CTRL_INT_EN_SHFT                                                  0x2
#define HWIO_MMSS_HDMI_HPD_INT_CTRL_INT_POLARITY_BMSK                                            0x2
#define HWIO_MMSS_HDMI_HPD_INT_CTRL_INT_POLARITY_SHFT                                            0x1
#define HWIO_MMSS_HDMI_HPD_INT_CTRL_INT_ACK_BMSK                                                 0x1
#define HWIO_MMSS_HDMI_HPD_INT_CTRL_INT_ACK_SHFT                                                 0x0

#define HWIO_MMSS_HDMI_HPD_CTRL_ADDR                                                      (MMSS_HDMI_REG_BASE      + 0x00000258)
#define HWIO_MMSS_HDMI_HPD_CTRL_RMSK                                                      0x13ff1fff
#define HWIO_MMSS_HDMI_HPD_CTRL_IN          \
        in_dword_masked(HWIO_MMSS_HDMI_HPD_CTRL_ADDR, HWIO_MMSS_HDMI_HPD_CTRL_RMSK)
#define HWIO_MMSS_HDMI_HPD_CTRL_INM(m)      \
        in_dword_masked(HWIO_MMSS_HDMI_HPD_CTRL_ADDR, m)
#define HWIO_MMSS_HDMI_HPD_CTRL_OUT(v)      \
        out_dword(HWIO_MMSS_HDMI_HPD_CTRL_ADDR,v)
#define HWIO_MMSS_HDMI_HPD_CTRL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_HDMI_HPD_CTRL_ADDR,m,v,HWIO_MMSS_HDMI_HPD_CTRL_IN)
#define HWIO_MMSS_HDMI_HPD_CTRL_ENABLE_BMSK                                               0x10000000
#define HWIO_MMSS_HDMI_HPD_CTRL_ENABLE_SHFT                                                     0x1c
#define HWIO_MMSS_HDMI_HPD_CTRL_RX_INT_TIMER_BMSK                                          0x3ff0000
#define HWIO_MMSS_HDMI_HPD_CTRL_RX_INT_TIMER_SHFT                                               0x10
#define HWIO_MMSS_HDMI_HPD_CTRL_CONNECTION_TIMER_BMSK                                         0x1fff
#define HWIO_MMSS_HDMI_HPD_CTRL_CONNECTION_TIMER_SHFT                                            0x0

#define HWIO_MMSS_HDMI_HDCP_ENTROPY_CTRL1_ADDR                                            (MMSS_HDMI_REG_BASE      + 0x0000025c)
#define HWIO_MMSS_HDMI_HDCP_ENTROPY_CTRL1_RMSK                                            0xffffffff
#define HWIO_MMSS_HDMI_HDCP_ENTROPY_CTRL1_OUT(v)      \
        out_dword(HWIO_MMSS_HDMI_HDCP_ENTROPY_CTRL1_ADDR,v)
#define HWIO_MMSS_HDMI_HDCP_ENTROPY_CTRL1_BITS_OF_INFLUENCE_1_BMSK                        0xffffffff
#define HWIO_MMSS_HDMI_HDCP_ENTROPY_CTRL1_BITS_OF_INFLUENCE_1_SHFT                               0x0

#define HWIO_MMSS_HDMI_HDCP_SW_UPPER_AN_ADDR                                              (MMSS_HDMI_REG_BASE      + 0x00000260)
#define HWIO_MMSS_HDMI_HDCP_SW_UPPER_AN_RMSK                                              0xffffffff
#define HWIO_MMSS_HDMI_HDCP_SW_UPPER_AN_OUT(v)      \
        out_dword(HWIO_MMSS_HDMI_HDCP_SW_UPPER_AN_ADDR,v)
#define HWIO_MMSS_HDMI_HDCP_SW_UPPER_AN_UPPER_AN_BMSK                                     0xffffffff
#define HWIO_MMSS_HDMI_HDCP_SW_UPPER_AN_UPPER_AN_SHFT                                            0x0

#define HWIO_MMSS_HDMI_HDCP_SW_LOWER_AN_ADDR                                              (MMSS_HDMI_REG_BASE      + 0x00000264)
#define HWIO_MMSS_HDMI_HDCP_SW_LOWER_AN_RMSK                                              0xffffffff
#define HWIO_MMSS_HDMI_HDCP_SW_LOWER_AN_OUT(v)      \
        out_dword(HWIO_MMSS_HDMI_HDCP_SW_LOWER_AN_ADDR,v)
#define HWIO_MMSS_HDMI_HDCP_SW_LOWER_AN_LOWER_AN_BMSK                                     0xffffffff
#define HWIO_MMSS_HDMI_HDCP_SW_LOWER_AN_LOWER_AN_SHFT                                            0x0

#define HWIO_MMSS_HDMI_CRC_CTRL_ADDR                                                      (MMSS_HDMI_REG_BASE      + 0x00000268)
#define HWIO_MMSS_HDMI_CRC_CTRL_RMSK                                                          0x11f1
#define HWIO_MMSS_HDMI_CRC_CTRL_IN          \
        in_dword_masked(HWIO_MMSS_HDMI_CRC_CTRL_ADDR, HWIO_MMSS_HDMI_CRC_CTRL_RMSK)
#define HWIO_MMSS_HDMI_CRC_CTRL_INM(m)      \
        in_dword_masked(HWIO_MMSS_HDMI_CRC_CTRL_ADDR, m)
#define HWIO_MMSS_HDMI_CRC_CTRL_OUT(v)      \
        out_dword(HWIO_MMSS_HDMI_CRC_CTRL_ADDR,v)
#define HWIO_MMSS_HDMI_CRC_CTRL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_HDMI_CRC_CTRL_ADDR,m,v,HWIO_MMSS_HDMI_CRC_CTRL_IN)
#define HWIO_MMSS_HDMI_CRC_CTRL_CRC_MODE_BMSK                                                 0x1000
#define HWIO_MMSS_HDMI_CRC_CTRL_CRC_MODE_SHFT                                                    0xc
#define HWIO_MMSS_HDMI_CRC_CTRL_USE_PRE_N_GUARD_BAND_BMSK                                      0x100
#define HWIO_MMSS_HDMI_CRC_CTRL_USE_PRE_N_GUARD_BAND_SHFT                                        0x8
#define HWIO_MMSS_HDMI_CRC_CTRL_CRC_FRAMES_BMSK                                                 0xf0
#define HWIO_MMSS_HDMI_CRC_CTRL_CRC_FRAMES_SHFT                                                  0x4
#define HWIO_MMSS_HDMI_CRC_CTRL_CRC_EN_BMSK                                                      0x1
#define HWIO_MMSS_HDMI_CRC_CTRL_CRC_EN_SHFT                                                      0x0

#define HWIO_MMSS_HDMI_VID_CRC_ADDR                                                       (MMSS_HDMI_REG_BASE      + 0x0000026c)
#define HWIO_MMSS_HDMI_VID_CRC_RMSK                                                       0x3fffffff
#define HWIO_MMSS_HDMI_VID_CRC_IN          \
        in_dword_masked(HWIO_MMSS_HDMI_VID_CRC_ADDR, HWIO_MMSS_HDMI_VID_CRC_RMSK)
#define HWIO_MMSS_HDMI_VID_CRC_INM(m)      \
        in_dword_masked(HWIO_MMSS_HDMI_VID_CRC_ADDR, m)
#define HWIO_MMSS_HDMI_VID_CRC_CRC_BMSK                                                   0x3fffffff
#define HWIO_MMSS_HDMI_VID_CRC_CRC_SHFT                                                          0x0

#define HWIO_MMSS_HDMI_AUD_CRC_ADDR                                                       (MMSS_HDMI_REG_BASE      + 0x00000270)
#define HWIO_MMSS_HDMI_AUD_CRC_RMSK                                                       0x7fffffff
#define HWIO_MMSS_HDMI_AUD_CRC_IN          \
        in_dword_masked(HWIO_MMSS_HDMI_AUD_CRC_ADDR, HWIO_MMSS_HDMI_AUD_CRC_RMSK)
#define HWIO_MMSS_HDMI_AUD_CRC_INM(m)      \
        in_dword_masked(HWIO_MMSS_HDMI_AUD_CRC_ADDR, m)
#define HWIO_MMSS_HDMI_AUD_CRC_CRC_BMSK                                                   0x7fffffff
#define HWIO_MMSS_HDMI_AUD_CRC_CRC_SHFT                                                          0x0

#define HWIO_MMSS_HDMI_VBI_CRC_ADDR                                                       (MMSS_HDMI_REG_BASE      + 0x00000274)
#define HWIO_MMSS_HDMI_VBI_CRC_RMSK                                                       0x7fffffff
#define HWIO_MMSS_HDMI_VBI_CRC_IN          \
        in_dword_masked(HWIO_MMSS_HDMI_VBI_CRC_ADDR, HWIO_MMSS_HDMI_VBI_CRC_RMSK)
#define HWIO_MMSS_HDMI_VBI_CRC_INM(m)      \
        in_dword_masked(HWIO_MMSS_HDMI_VBI_CRC_ADDR, m)
#define HWIO_MMSS_HDMI_VBI_CRC_CRC_BMSK                                                   0x7fffffff
#define HWIO_MMSS_HDMI_VBI_CRC_CRC_SHFT                                                          0x0

#define HWIO_MMSS_HDMI_DDC_REF_ADDR                                                       (MMSS_HDMI_REG_BASE      + 0x0000027c)
#define HWIO_MMSS_HDMI_DDC_REF_RMSK                                                          0x1ffff
#define HWIO_MMSS_HDMI_DDC_REF_IN          \
        in_dword_masked(HWIO_MMSS_HDMI_DDC_REF_ADDR, HWIO_MMSS_HDMI_DDC_REF_RMSK)
#define HWIO_MMSS_HDMI_DDC_REF_INM(m)      \
        in_dword_masked(HWIO_MMSS_HDMI_DDC_REF_ADDR, m)
#define HWIO_MMSS_HDMI_DDC_REF_OUT(v)      \
        out_dword(HWIO_MMSS_HDMI_DDC_REF_ADDR,v)
#define HWIO_MMSS_HDMI_DDC_REF_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_HDMI_DDC_REF_ADDR,m,v,HWIO_MMSS_HDMI_DDC_REF_IN)
#define HWIO_MMSS_HDMI_DDC_REF_REFTIMER_ENABLE_BMSK                                          0x10000
#define HWIO_MMSS_HDMI_DDC_REF_REFTIMER_ENABLE_SHFT                                             0x10
#define HWIO_MMSS_HDMI_DDC_REF_REFTIMER_BMSK                                                  0xffff
#define HWIO_MMSS_HDMI_DDC_REF_REFTIMER_SHFT                                                     0x0

#define HWIO_MMSS_HDMI_HDCP_SW_UPPER_AKSV_ADDR                                            (MMSS_HDMI_REG_BASE      + 0x00000284)
#define HWIO_MMSS_HDMI_HDCP_SW_UPPER_AKSV_RMSK                                                  0xff
#define HWIO_MMSS_HDMI_HDCP_SW_UPPER_AKSV_IN          \
        in_dword_masked(HWIO_MMSS_HDMI_HDCP_SW_UPPER_AKSV_ADDR, HWIO_MMSS_HDMI_HDCP_SW_UPPER_AKSV_RMSK)
#define HWIO_MMSS_HDMI_HDCP_SW_UPPER_AKSV_INM(m)      \
        in_dword_masked(HWIO_MMSS_HDMI_HDCP_SW_UPPER_AKSV_ADDR, m)
#define HWIO_MMSS_HDMI_HDCP_SW_UPPER_AKSV_OUT(v)      \
        out_dword(HWIO_MMSS_HDMI_HDCP_SW_UPPER_AKSV_ADDR,v)
#define HWIO_MMSS_HDMI_HDCP_SW_UPPER_AKSV_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_HDMI_HDCP_SW_UPPER_AKSV_ADDR,m,v,HWIO_MMSS_HDMI_HDCP_SW_UPPER_AKSV_IN)
#define HWIO_MMSS_HDMI_HDCP_SW_UPPER_AKSV_UPPER_AKSV_BMSK                                       0xff
#define HWIO_MMSS_HDMI_HDCP_SW_UPPER_AKSV_UPPER_AKSV_SHFT                                        0x0

#define HWIO_MMSS_HDMI_HDCP_SW_LOWER_AKSV_ADDR                                            (MMSS_HDMI_REG_BASE      + 0x00000288)
#define HWIO_MMSS_HDMI_HDCP_SW_LOWER_AKSV_RMSK                                            0xffffffff
#define HWIO_MMSS_HDMI_HDCP_SW_LOWER_AKSV_IN          \
        in_dword_masked(HWIO_MMSS_HDMI_HDCP_SW_LOWER_AKSV_ADDR, HWIO_MMSS_HDMI_HDCP_SW_LOWER_AKSV_RMSK)
#define HWIO_MMSS_HDMI_HDCP_SW_LOWER_AKSV_INM(m)      \
        in_dword_masked(HWIO_MMSS_HDMI_HDCP_SW_LOWER_AKSV_ADDR, m)
#define HWIO_MMSS_HDMI_HDCP_SW_LOWER_AKSV_OUT(v)      \
        out_dword(HWIO_MMSS_HDMI_HDCP_SW_LOWER_AKSV_ADDR,v)
#define HWIO_MMSS_HDMI_HDCP_SW_LOWER_AKSV_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_HDMI_HDCP_SW_LOWER_AKSV_ADDR,m,v,HWIO_MMSS_HDMI_HDCP_SW_LOWER_AKSV_IN)
#define HWIO_MMSS_HDMI_HDCP_SW_LOWER_AKSV_LOWER_AKSV_BMSK                                 0xffffffff
#define HWIO_MMSS_HDMI_HDCP_SW_LOWER_AKSV_LOWER_AKSV_SHFT                                        0x0

#define HWIO_MMSS_HDMI_CEC_CTRL_ADDR                                                      (MMSS_HDMI_REG_BASE      + 0x0000028c)
#define HWIO_MMSS_HDMI_CEC_CTRL_RMSK                                                           0x3f7
#define HWIO_MMSS_HDMI_CEC_CTRL_IN          \
        in_dword_masked(HWIO_MMSS_HDMI_CEC_CTRL_ADDR, HWIO_MMSS_HDMI_CEC_CTRL_RMSK)
#define HWIO_MMSS_HDMI_CEC_CTRL_INM(m)      \
        in_dword_masked(HWIO_MMSS_HDMI_CEC_CTRL_ADDR, m)
#define HWIO_MMSS_HDMI_CEC_CTRL_OUT(v)      \
        out_dword(HWIO_MMSS_HDMI_CEC_CTRL_ADDR,v)
#define HWIO_MMSS_HDMI_CEC_CTRL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_HDMI_CEC_CTRL_ADDR,m,v,HWIO_MMSS_HDMI_CEC_CTRL_IN)
#define HWIO_MMSS_HDMI_CEC_CTRL_LINE_OE_BMSK                                                   0x200
#define HWIO_MMSS_HDMI_CEC_CTRL_LINE_OE_SHFT                                                     0x9
#define HWIO_MMSS_HDMI_CEC_CTRL_FRAME_SIZE_BMSK                                                0x1f0
#define HWIO_MMSS_HDMI_CEC_CTRL_FRAME_SIZE_SHFT                                                  0x4
#define HWIO_MMSS_HDMI_CEC_CTRL_SOFT_RESET_BMSK                                                  0x4
#define HWIO_MMSS_HDMI_CEC_CTRL_SOFT_RESET_SHFT                                                  0x2
#define HWIO_MMSS_HDMI_CEC_CTRL_SEND_TRIG_BMSK                                                   0x2
#define HWIO_MMSS_HDMI_CEC_CTRL_SEND_TRIG_SHFT                                                   0x1
#define HWIO_MMSS_HDMI_CEC_CTRL_ENABLE_BMSK                                                      0x1
#define HWIO_MMSS_HDMI_CEC_CTRL_ENABLE_SHFT                                                      0x0

#define HWIO_MMSS_HDMI_CEC_WR_DATA_ADDR                                                   (MMSS_HDMI_REG_BASE      + 0x00000290)
#define HWIO_MMSS_HDMI_CEC_WR_DATA_RMSK                                                       0xff01
#define HWIO_MMSS_HDMI_CEC_WR_DATA_IN          \
        in_dword_masked(HWIO_MMSS_HDMI_CEC_WR_DATA_ADDR, HWIO_MMSS_HDMI_CEC_WR_DATA_RMSK)
#define HWIO_MMSS_HDMI_CEC_WR_DATA_INM(m)      \
        in_dword_masked(HWIO_MMSS_HDMI_CEC_WR_DATA_ADDR, m)
#define HWIO_MMSS_HDMI_CEC_WR_DATA_OUT(v)      \
        out_dword(HWIO_MMSS_HDMI_CEC_WR_DATA_ADDR,v)
#define HWIO_MMSS_HDMI_CEC_WR_DATA_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_HDMI_CEC_WR_DATA_ADDR,m,v,HWIO_MMSS_HDMI_CEC_WR_DATA_IN)
#define HWIO_MMSS_HDMI_CEC_WR_DATA_DATA_BMSK                                                  0xff00
#define HWIO_MMSS_HDMI_CEC_WR_DATA_DATA_SHFT                                                     0x8
#define HWIO_MMSS_HDMI_CEC_WR_DATA_FRAME_TYPE_BMSK                                               0x1
#define HWIO_MMSS_HDMI_CEC_WR_DATA_FRAME_TYPE_SHFT                                               0x0

#define HWIO_MMSS_HDMI_CEC_RETRANSMIT_ADDR                                                (MMSS_HDMI_REG_BASE      + 0x00000294)
#define HWIO_MMSS_HDMI_CEC_RETRANSMIT_RMSK                                                      0xf1
#define HWIO_MMSS_HDMI_CEC_RETRANSMIT_IN          \
        in_dword_masked(HWIO_MMSS_HDMI_CEC_RETRANSMIT_ADDR, HWIO_MMSS_HDMI_CEC_RETRANSMIT_RMSK)
#define HWIO_MMSS_HDMI_CEC_RETRANSMIT_INM(m)      \
        in_dword_masked(HWIO_MMSS_HDMI_CEC_RETRANSMIT_ADDR, m)
#define HWIO_MMSS_HDMI_CEC_RETRANSMIT_OUT(v)      \
        out_dword(HWIO_MMSS_HDMI_CEC_RETRANSMIT_ADDR,v)
#define HWIO_MMSS_HDMI_CEC_RETRANSMIT_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_HDMI_CEC_RETRANSMIT_ADDR,m,v,HWIO_MMSS_HDMI_CEC_RETRANSMIT_IN)
#define HWIO_MMSS_HDMI_CEC_RETRANSMIT_NUM_BMSK                                                  0xf0
#define HWIO_MMSS_HDMI_CEC_RETRANSMIT_NUM_SHFT                                                   0x4
#define HWIO_MMSS_HDMI_CEC_RETRANSMIT_ENABLE_BMSK                                                0x1
#define HWIO_MMSS_HDMI_CEC_RETRANSMIT_ENABLE_SHFT                                                0x0

#define HWIO_MMSS_HDMI_CEC_STATUS_ADDR                                                    (MMSS_HDMI_REG_BASE      + 0x00000298)
#define HWIO_MMSS_HDMI_CEC_STATUS_RMSK                                                         0xffb
#define HWIO_MMSS_HDMI_CEC_STATUS_IN          \
        in_dword_masked(HWIO_MMSS_HDMI_CEC_STATUS_ADDR, HWIO_MMSS_HDMI_CEC_STATUS_RMSK)
#define HWIO_MMSS_HDMI_CEC_STATUS_INM(m)      \
        in_dword_masked(HWIO_MMSS_HDMI_CEC_STATUS_ADDR, m)
#define HWIO_MMSS_HDMI_CEC_STATUS_FRAME_RETRANSMIT_BMSK                                        0xf00
#define HWIO_MMSS_HDMI_CEC_STATUS_FRAME_RETRANSMIT_SHFT                                          0x8
#define HWIO_MMSS_HDMI_CEC_STATUS_CEC_ERROR_BMSK                                                0xf0
#define HWIO_MMSS_HDMI_CEC_STATUS_CEC_ERROR_SHFT                                                 0x4
#define HWIO_MMSS_HDMI_CEC_STATUS_FRAME_DONE_BMSK                                                0x8
#define HWIO_MMSS_HDMI_CEC_STATUS_FRAME_DONE_SHFT                                                0x3
#define HWIO_MMSS_HDMI_CEC_STATUS_STATUS_BMSK                                                    0x3
#define HWIO_MMSS_HDMI_CEC_STATUS_STATUS_SHFT                                                    0x0

#define HWIO_MMSS_HDMI_CEC_INT_ADDR                                                       (MMSS_HDMI_REG_BASE      + 0x0000029c)
#define HWIO_MMSS_HDMI_CEC_INT_RMSK                                                             0xff
#define HWIO_MMSS_HDMI_CEC_INT_IN          \
        in_dword_masked(HWIO_MMSS_HDMI_CEC_INT_ADDR, HWIO_MMSS_HDMI_CEC_INT_RMSK)
#define HWIO_MMSS_HDMI_CEC_INT_INM(m)      \
        in_dword_masked(HWIO_MMSS_HDMI_CEC_INT_ADDR, m)
#define HWIO_MMSS_HDMI_CEC_INT_OUT(v)      \
        out_dword(HWIO_MMSS_HDMI_CEC_INT_ADDR,v)
#define HWIO_MMSS_HDMI_CEC_INT_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_HDMI_CEC_INT_ADDR,m,v,HWIO_MMSS_HDMI_CEC_INT_IN)
#define HWIO_MMSS_HDMI_CEC_INT_FRAME_RD_DONE_MASK_BMSK                                          0x80
#define HWIO_MMSS_HDMI_CEC_INT_FRAME_RD_DONE_MASK_SHFT                                           0x7
#define HWIO_MMSS_HDMI_CEC_INT_FRAME_RD_DONE_ACK_BMSK                                           0x40
#define HWIO_MMSS_HDMI_CEC_INT_FRAME_RD_DONE_ACK_SHFT                                            0x6
#define HWIO_MMSS_HDMI_CEC_INT_FRAME_RD_DONE_INT_BMSK                                           0x40
#define HWIO_MMSS_HDMI_CEC_INT_FRAME_RD_DONE_INT_SHFT                                            0x6
#define HWIO_MMSS_HDMI_CEC_INT_MONITOR_MASK_BMSK                                                0x20
#define HWIO_MMSS_HDMI_CEC_INT_MONITOR_MASK_SHFT                                                 0x5
#define HWIO_MMSS_HDMI_CEC_INT_MONITOR_ACK_BMSK                                                 0x10
#define HWIO_MMSS_HDMI_CEC_INT_MONITOR_ACK_SHFT                                                  0x4
#define HWIO_MMSS_HDMI_CEC_INT_MONITOR_INT_BMSK                                                 0x10
#define HWIO_MMSS_HDMI_CEC_INT_MONITOR_INT_SHFT                                                  0x4
#define HWIO_MMSS_HDMI_CEC_INT_FRAME_ERROR_MASK_BMSK                                             0x8
#define HWIO_MMSS_HDMI_CEC_INT_FRAME_ERROR_MASK_SHFT                                             0x3
#define HWIO_MMSS_HDMI_CEC_INT_FRAME_ERROR_ACK_BMSK                                              0x4
#define HWIO_MMSS_HDMI_CEC_INT_FRAME_ERROR_ACK_SHFT                                              0x2
#define HWIO_MMSS_HDMI_CEC_INT_FRAME_ERROR_INT_BMSK                                              0x4
#define HWIO_MMSS_HDMI_CEC_INT_FRAME_ERROR_INT_SHFT                                              0x2
#define HWIO_MMSS_HDMI_CEC_INT_FRAME_WR_DONE_MASK_BMSK                                           0x2
#define HWIO_MMSS_HDMI_CEC_INT_FRAME_WR_DONE_MASK_SHFT                                           0x1
#define HWIO_MMSS_HDMI_CEC_INT_FRAME_WR_DONE_ACK_BMSK                                            0x1
#define HWIO_MMSS_HDMI_CEC_INT_FRAME_WR_DONE_ACK_SHFT                                            0x0
#define HWIO_MMSS_HDMI_CEC_INT_FRAME_WR_DONE_INT_BMSK                                            0x1
#define HWIO_MMSS_HDMI_CEC_INT_FRAME_WR_DONE_INT_SHFT                                            0x0

#define HWIO_MMSS_HDMI_CEC_ADDR_ADDR                                                      (MMSS_HDMI_REG_BASE      + 0x000002a0)
#define HWIO_MMSS_HDMI_CEC_ADDR_RMSK                                                            0xff
#define HWIO_MMSS_HDMI_CEC_ADDR_IN          \
        in_dword_masked(HWIO_MMSS_HDMI_CEC_ADDR_ADDR, HWIO_MMSS_HDMI_CEC_ADDR_RMSK)
#define HWIO_MMSS_HDMI_CEC_ADDR_INM(m)      \
        in_dword_masked(HWIO_MMSS_HDMI_CEC_ADDR_ADDR, m)
#define HWIO_MMSS_HDMI_CEC_ADDR_OUT(v)      \
        out_dword(HWIO_MMSS_HDMI_CEC_ADDR_ADDR,v)
#define HWIO_MMSS_HDMI_CEC_ADDR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_HDMI_CEC_ADDR_ADDR,m,v,HWIO_MMSS_HDMI_CEC_ADDR_IN)
#define HWIO_MMSS_HDMI_CEC_ADDR_LOGICAL_ADDR_BMSK                                               0xff
#define HWIO_MMSS_HDMI_CEC_ADDR_LOGICAL_ADDR_SHFT                                                0x0

#define HWIO_MMSS_HDMI_CEC_TIME_ADDR                                                      (MMSS_HDMI_REG_BASE      + 0x000002a4)
#define HWIO_MMSS_HDMI_CEC_TIME_RMSK                                                          0xff81
#define HWIO_MMSS_HDMI_CEC_TIME_IN          \
        in_dword_masked(HWIO_MMSS_HDMI_CEC_TIME_ADDR, HWIO_MMSS_HDMI_CEC_TIME_RMSK)
#define HWIO_MMSS_HDMI_CEC_TIME_INM(m)      \
        in_dword_masked(HWIO_MMSS_HDMI_CEC_TIME_ADDR, m)
#define HWIO_MMSS_HDMI_CEC_TIME_OUT(v)      \
        out_dword(HWIO_MMSS_HDMI_CEC_TIME_ADDR,v)
#define HWIO_MMSS_HDMI_CEC_TIME_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_HDMI_CEC_TIME_ADDR,m,v,HWIO_MMSS_HDMI_CEC_TIME_IN)
#define HWIO_MMSS_HDMI_CEC_TIME_SIGNAL_FREE_TIME_BMSK                                         0xff80
#define HWIO_MMSS_HDMI_CEC_TIME_SIGNAL_FREE_TIME_SHFT                                            0x7
#define HWIO_MMSS_HDMI_CEC_TIME_ENABLE_BMSK                                                      0x1
#define HWIO_MMSS_HDMI_CEC_TIME_ENABLE_SHFT                                                      0x0

#define HWIO_MMSS_HDMI_CEC_REFTIMER_ADDR                                                  (MMSS_HDMI_REG_BASE      + 0x000002a8)
#define HWIO_MMSS_HDMI_CEC_REFTIMER_RMSK                                                     0x1ffff
#define HWIO_MMSS_HDMI_CEC_REFTIMER_IN          \
        in_dword_masked(HWIO_MMSS_HDMI_CEC_REFTIMER_ADDR, HWIO_MMSS_HDMI_CEC_REFTIMER_RMSK)
#define HWIO_MMSS_HDMI_CEC_REFTIMER_INM(m)      \
        in_dword_masked(HWIO_MMSS_HDMI_CEC_REFTIMER_ADDR, m)
#define HWIO_MMSS_HDMI_CEC_REFTIMER_OUT(v)      \
        out_dword(HWIO_MMSS_HDMI_CEC_REFTIMER_ADDR,v)
#define HWIO_MMSS_HDMI_CEC_REFTIMER_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_HDMI_CEC_REFTIMER_ADDR,m,v,HWIO_MMSS_HDMI_CEC_REFTIMER_IN)
#define HWIO_MMSS_HDMI_CEC_REFTIMER_REFTIMER_ENABLE_BMSK                                     0x10000
#define HWIO_MMSS_HDMI_CEC_REFTIMER_REFTIMER_ENABLE_SHFT                                        0x10
#define HWIO_MMSS_HDMI_CEC_REFTIMER_REFTIMER_BMSK                                             0xffff
#define HWIO_MMSS_HDMI_CEC_REFTIMER_REFTIMER_SHFT                                                0x0

#define HWIO_MMSS_HDMI_CEC_RD_DATA_ADDR                                                   (MMSS_HDMI_REG_BASE      + 0x000002ac)
#define HWIO_MMSS_HDMI_CEC_RD_DATA_RMSK                                                       0x1fff
#define HWIO_MMSS_HDMI_CEC_RD_DATA_IN          \
        in_dword_masked(HWIO_MMSS_HDMI_CEC_RD_DATA_ADDR, HWIO_MMSS_HDMI_CEC_RD_DATA_RMSK)
#define HWIO_MMSS_HDMI_CEC_RD_DATA_INM(m)      \
        in_dword_masked(HWIO_MMSS_HDMI_CEC_RD_DATA_ADDR, m)
#define HWIO_MMSS_HDMI_CEC_RD_DATA_FRAME_SIZE_BMSK                                            0x1f00
#define HWIO_MMSS_HDMI_CEC_RD_DATA_FRAME_SIZE_SHFT                                               0x8
#define HWIO_MMSS_HDMI_CEC_RD_DATA_DATA_BMSK                                                    0xff
#define HWIO_MMSS_HDMI_CEC_RD_DATA_DATA_SHFT                                                     0x0

#define HWIO_MMSS_HDMI_CEC_RD_FILTER_ADDR                                                 (MMSS_HDMI_REG_BASE      + 0x000002b0)
#define HWIO_MMSS_HDMI_CEC_RD_FILTER_RMSK                                                     0xfff1
#define HWIO_MMSS_HDMI_CEC_RD_FILTER_IN          \
        in_dword_masked(HWIO_MMSS_HDMI_CEC_RD_FILTER_ADDR, HWIO_MMSS_HDMI_CEC_RD_FILTER_RMSK)
#define HWIO_MMSS_HDMI_CEC_RD_FILTER_INM(m)      \
        in_dword_masked(HWIO_MMSS_HDMI_CEC_RD_FILTER_ADDR, m)
#define HWIO_MMSS_HDMI_CEC_RD_FILTER_OUT(v)      \
        out_dword(HWIO_MMSS_HDMI_CEC_RD_FILTER_ADDR,v)
#define HWIO_MMSS_HDMI_CEC_RD_FILTER_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_HDMI_CEC_RD_FILTER_ADDR,m,v,HWIO_MMSS_HDMI_CEC_RD_FILTER_IN)
#define HWIO_MMSS_HDMI_CEC_RD_FILTER_FILTER_TIME_BMSK                                         0xfff0
#define HWIO_MMSS_HDMI_CEC_RD_FILTER_FILTER_TIME_SHFT                                            0x4
#define HWIO_MMSS_HDMI_CEC_RD_FILTER_FILTER_EN_BMSK                                              0x1
#define HWIO_MMSS_HDMI_CEC_RD_FILTER_FILTER_EN_SHFT                                              0x0

#define HWIO_MMSS_HDMI_ACTIVE_H_ADDR                                                      (MMSS_HDMI_REG_BASE      + 0x000002b4)
#define HWIO_MMSS_HDMI_ACTIVE_H_RMSK                                                      0x1fff1fff
#define HWIO_MMSS_HDMI_ACTIVE_H_IN          \
        in_dword_masked(HWIO_MMSS_HDMI_ACTIVE_H_ADDR, HWIO_MMSS_HDMI_ACTIVE_H_RMSK)
#define HWIO_MMSS_HDMI_ACTIVE_H_INM(m)      \
        in_dword_masked(HWIO_MMSS_HDMI_ACTIVE_H_ADDR, m)
#define HWIO_MMSS_HDMI_ACTIVE_H_OUT(v)      \
        out_dword(HWIO_MMSS_HDMI_ACTIVE_H_ADDR,v)
#define HWIO_MMSS_HDMI_ACTIVE_H_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_HDMI_ACTIVE_H_ADDR,m,v,HWIO_MMSS_HDMI_ACTIVE_H_IN)
#define HWIO_MMSS_HDMI_ACTIVE_H_END_BMSK                                                  0x1fff0000
#define HWIO_MMSS_HDMI_ACTIVE_H_END_SHFT                                                        0x10
#define HWIO_MMSS_HDMI_ACTIVE_H_START_BMSK                                                    0x1fff
#define HWIO_MMSS_HDMI_ACTIVE_H_START_SHFT                                                       0x0

#define HWIO_MMSS_HDMI_ACTIVE_V_ADDR                                                      (MMSS_HDMI_REG_BASE      + 0x000002b8)
#define HWIO_MMSS_HDMI_ACTIVE_V_RMSK                                                      0x1fff1fff
#define HWIO_MMSS_HDMI_ACTIVE_V_IN          \
        in_dword_masked(HWIO_MMSS_HDMI_ACTIVE_V_ADDR, HWIO_MMSS_HDMI_ACTIVE_V_RMSK)
#define HWIO_MMSS_HDMI_ACTIVE_V_INM(m)      \
        in_dword_masked(HWIO_MMSS_HDMI_ACTIVE_V_ADDR, m)
#define HWIO_MMSS_HDMI_ACTIVE_V_OUT(v)      \
        out_dword(HWIO_MMSS_HDMI_ACTIVE_V_ADDR,v)
#define HWIO_MMSS_HDMI_ACTIVE_V_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_HDMI_ACTIVE_V_ADDR,m,v,HWIO_MMSS_HDMI_ACTIVE_V_IN)
#define HWIO_MMSS_HDMI_ACTIVE_V_END_BMSK                                                  0x1fff0000
#define HWIO_MMSS_HDMI_ACTIVE_V_END_SHFT                                                        0x10
#define HWIO_MMSS_HDMI_ACTIVE_V_START_BMSK                                                    0x1fff
#define HWIO_MMSS_HDMI_ACTIVE_V_START_SHFT                                                       0x0

#define HWIO_MMSS_HDMI_ACTIVE_V_F2_ADDR                                                   (MMSS_HDMI_REG_BASE      + 0x000002bc)
#define HWIO_MMSS_HDMI_ACTIVE_V_F2_RMSK                                                   0x1fff1fff
#define HWIO_MMSS_HDMI_ACTIVE_V_F2_IN          \
        in_dword_masked(HWIO_MMSS_HDMI_ACTIVE_V_F2_ADDR, HWIO_MMSS_HDMI_ACTIVE_V_F2_RMSK)
#define HWIO_MMSS_HDMI_ACTIVE_V_F2_INM(m)      \
        in_dword_masked(HWIO_MMSS_HDMI_ACTIVE_V_F2_ADDR, m)
#define HWIO_MMSS_HDMI_ACTIVE_V_F2_OUT(v)      \
        out_dword(HWIO_MMSS_HDMI_ACTIVE_V_F2_ADDR,v)
#define HWIO_MMSS_HDMI_ACTIVE_V_F2_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_HDMI_ACTIVE_V_F2_ADDR,m,v,HWIO_MMSS_HDMI_ACTIVE_V_F2_IN)
#define HWIO_MMSS_HDMI_ACTIVE_V_F2_END_F2_BMSK                                            0x1fff0000
#define HWIO_MMSS_HDMI_ACTIVE_V_F2_END_F2_SHFT                                                  0x10
#define HWIO_MMSS_HDMI_ACTIVE_V_F2_START_F2_BMSK                                              0x1fff
#define HWIO_MMSS_HDMI_ACTIVE_V_F2_START_F2_SHFT                                                 0x0

#define HWIO_MMSS_HDMI_TOTAL_ADDR                                                         (MMSS_HDMI_REG_BASE      + 0x000002c0)
#define HWIO_MMSS_HDMI_TOTAL_RMSK                                                         0x1fff1fff
#define HWIO_MMSS_HDMI_TOTAL_IN          \
        in_dword_masked(HWIO_MMSS_HDMI_TOTAL_ADDR, HWIO_MMSS_HDMI_TOTAL_RMSK)
#define HWIO_MMSS_HDMI_TOTAL_INM(m)      \
        in_dword_masked(HWIO_MMSS_HDMI_TOTAL_ADDR, m)
#define HWIO_MMSS_HDMI_TOTAL_OUT(v)      \
        out_dword(HWIO_MMSS_HDMI_TOTAL_ADDR,v)
#define HWIO_MMSS_HDMI_TOTAL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_HDMI_TOTAL_ADDR,m,v,HWIO_MMSS_HDMI_TOTAL_IN)
#define HWIO_MMSS_HDMI_TOTAL_V_TOTAL_BMSK                                                 0x1fff0000
#define HWIO_MMSS_HDMI_TOTAL_V_TOTAL_SHFT                                                       0x10
#define HWIO_MMSS_HDMI_TOTAL_H_TOTAL_BMSK                                                     0x1fff
#define HWIO_MMSS_HDMI_TOTAL_H_TOTAL_SHFT                                                        0x0

#define HWIO_MMSS_HDMI_V_TOTAL_F2_ADDR                                                    (MMSS_HDMI_REG_BASE      + 0x000002c4)
#define HWIO_MMSS_HDMI_V_TOTAL_F2_RMSK                                                        0x1fff
#define HWIO_MMSS_HDMI_V_TOTAL_F2_IN          \
        in_dword_masked(HWIO_MMSS_HDMI_V_TOTAL_F2_ADDR, HWIO_MMSS_HDMI_V_TOTAL_F2_RMSK)
#define HWIO_MMSS_HDMI_V_TOTAL_F2_INM(m)      \
        in_dword_masked(HWIO_MMSS_HDMI_V_TOTAL_F2_ADDR, m)
#define HWIO_MMSS_HDMI_V_TOTAL_F2_OUT(v)      \
        out_dword(HWIO_MMSS_HDMI_V_TOTAL_F2_ADDR,v)
#define HWIO_MMSS_HDMI_V_TOTAL_F2_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_HDMI_V_TOTAL_F2_ADDR,m,v,HWIO_MMSS_HDMI_V_TOTAL_F2_IN)
#define HWIO_MMSS_HDMI_V_TOTAL_F2_V_TOTAL_F2_BMSK                                             0x1fff
#define HWIO_MMSS_HDMI_V_TOTAL_F2_V_TOTAL_F2_SHFT                                                0x0

#define HWIO_MMSS_HDMI_FRAME_CTRL_ADDR                                                    (MMSS_HDMI_REG_BASE      + 0x000002c8)
#define HWIO_MMSS_HDMI_FRAME_CTRL_RMSK                                                    0xbfffbfff
#define HWIO_MMSS_HDMI_FRAME_CTRL_IN          \
        in_dword_masked(HWIO_MMSS_HDMI_FRAME_CTRL_ADDR, HWIO_MMSS_HDMI_FRAME_CTRL_RMSK)
#define HWIO_MMSS_HDMI_FRAME_CTRL_INM(m)      \
        in_dword_masked(HWIO_MMSS_HDMI_FRAME_CTRL_ADDR, m)
#define HWIO_MMSS_HDMI_FRAME_CTRL_OUT(v)      \
        out_dword(HWIO_MMSS_HDMI_FRAME_CTRL_ADDR,v)
#define HWIO_MMSS_HDMI_FRAME_CTRL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_HDMI_FRAME_CTRL_ADDR,m,v,HWIO_MMSS_HDMI_FRAME_CTRL_IN)
#define HWIO_MMSS_HDMI_FRAME_CTRL_INTERLACED_EN_BMSK                                      0x80000000
#define HWIO_MMSS_HDMI_FRAME_CTRL_INTERLACED_EN_SHFT                                            0x1f
#define HWIO_MMSS_HDMI_FRAME_CTRL_HSYNC_HDMI_POL_BMSK                                     0x20000000
#define HWIO_MMSS_HDMI_FRAME_CTRL_HSYNC_HDMI_POL_SHFT                                           0x1d
#define HWIO_MMSS_HDMI_FRAME_CTRL_VSYNC_HDMI_POL_BMSK                                     0x10000000
#define HWIO_MMSS_HDMI_FRAME_CTRL_VSYNC_HDMI_POL_SHFT                                           0x1c
#define HWIO_MMSS_HDMI_FRAME_CTRL_VCNT_DEF_BMSK                                            0xfff8000
#define HWIO_MMSS_HDMI_FRAME_CTRL_VCNT_DEF_SHFT                                                  0xf
#define HWIO_MMSS_HDMI_FRAME_CTRL_RGB_MUX_SEL_BMSK                                            0x2000
#define HWIO_MMSS_HDMI_FRAME_CTRL_RGB_MUX_SEL_SHFT                                               0xd
#define HWIO_MMSS_HDMI_FRAME_CTRL_HCNT_DEF_BMSK                                               0x1fff
#define HWIO_MMSS_HDMI_FRAME_CTRL_HCNT_DEF_SHFT                                                  0x0

#define HWIO_MMSS_HDMI_AUD_INT_ADDR                                                       (MMSS_HDMI_REG_BASE      + 0x000002cc)
#define HWIO_MMSS_HDMI_AUD_INT_RMSK                                                              0xf
#define HWIO_MMSS_HDMI_AUD_INT_IN          \
        in_dword_masked(HWIO_MMSS_HDMI_AUD_INT_ADDR, HWIO_MMSS_HDMI_AUD_INT_RMSK)
#define HWIO_MMSS_HDMI_AUD_INT_INM(m)      \
        in_dword_masked(HWIO_MMSS_HDMI_AUD_INT_ADDR, m)
#define HWIO_MMSS_HDMI_AUD_INT_OUT(v)      \
        out_dword(HWIO_MMSS_HDMI_AUD_INT_ADDR,v)
#define HWIO_MMSS_HDMI_AUD_INT_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_HDMI_AUD_INT_ADDR,m,v,HWIO_MMSS_HDMI_AUD_INT_IN)
#define HWIO_MMSS_HDMI_AUD_INT_AUD_SAM_DROP_MASK_BMSK                                            0x8
#define HWIO_MMSS_HDMI_AUD_INT_AUD_SAM_DROP_MASK_SHFT                                            0x3
#define HWIO_MMSS_HDMI_AUD_INT_AUD_SAM_DROP_ACK_BMSK                                             0x4
#define HWIO_MMSS_HDMI_AUD_INT_AUD_SAM_DROP_ACK_SHFT                                             0x2
#define HWIO_MMSS_HDMI_AUD_INT_AUD_SAM_DROP_INT_BMSK                                             0x4
#define HWIO_MMSS_HDMI_AUD_INT_AUD_SAM_DROP_INT_SHFT                                             0x2
#define HWIO_MMSS_HDMI_AUD_INT_AUD_FIFO_URUN_MASK_BMSK                                           0x2
#define HWIO_MMSS_HDMI_AUD_INT_AUD_FIFO_URUN_MASK_SHFT                                           0x1
#define HWIO_MMSS_HDMI_AUD_INT_AUD_FIFO_URUN_ACK_BMSK                                            0x1
#define HWIO_MMSS_HDMI_AUD_INT_AUD_FIFO_URUN_ACK_SHFT                                            0x0
#define HWIO_MMSS_HDMI_AUD_INT_AUD_FIFO_URUN_INT_BMSK                                            0x1
#define HWIO_MMSS_HDMI_AUD_INT_AUD_FIFO_URUN_INT_SHFT                                            0x0

#define HWIO_MMSS_HDMI_DEBUG_BUS_CTRL_ADDR                                                (MMSS_HDMI_REG_BASE      + 0x000002d0)
#define HWIO_MMSS_HDMI_DEBUG_BUS_CTRL_RMSK                                                   0xff3f1
#define HWIO_MMSS_HDMI_DEBUG_BUS_CTRL_IN          \
        in_dword_masked(HWIO_MMSS_HDMI_DEBUG_BUS_CTRL_ADDR, HWIO_MMSS_HDMI_DEBUG_BUS_CTRL_RMSK)
#define HWIO_MMSS_HDMI_DEBUG_BUS_CTRL_INM(m)      \
        in_dword_masked(HWIO_MMSS_HDMI_DEBUG_BUS_CTRL_ADDR, m)
#define HWIO_MMSS_HDMI_DEBUG_BUS_CTRL_OUT(v)      \
        out_dword(HWIO_MMSS_HDMI_DEBUG_BUS_CTRL_ADDR,v)
#define HWIO_MMSS_HDMI_DEBUG_BUS_CTRL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_HDMI_DEBUG_BUS_CTRL_ADDR,m,v,HWIO_MMSS_HDMI_DEBUG_BUS_CTRL_IN)
#define HWIO_MMSS_HDMI_DEBUG_BUS_CTRL_TEST_GROUP_SEL_BMSK                                    0xff000
#define HWIO_MMSS_HDMI_DEBUG_BUS_CTRL_TEST_GROUP_SEL_SHFT                                        0xc
#define HWIO_MMSS_HDMI_DEBUG_BUS_CTRL_DEBUG_SEL_BMSK                                           0x3f0
#define HWIO_MMSS_HDMI_DEBUG_BUS_CTRL_DEBUG_SEL_SHFT                                             0x4
#define HWIO_MMSS_HDMI_DEBUG_BUS_CTRL_DEBUG_BUS_EN_BMSK                                          0x1
#define HWIO_MMSS_HDMI_DEBUG_BUS_CTRL_DEBUG_BUS_EN_SHFT                                          0x0

#define HWIO_MMSS_HDMI_PHY_CTRL_ADDR                                                      (MMSS_HDMI_REG_BASE      + 0x000002d4)
#define HWIO_MMSS_HDMI_PHY_CTRL_RMSK                                                         0x3800f
#define HWIO_MMSS_HDMI_PHY_CTRL_IN          \
        in_dword_masked(HWIO_MMSS_HDMI_PHY_CTRL_ADDR, HWIO_MMSS_HDMI_PHY_CTRL_RMSK)
#define HWIO_MMSS_HDMI_PHY_CTRL_INM(m)      \
        in_dword_masked(HWIO_MMSS_HDMI_PHY_CTRL_ADDR, m)
#define HWIO_MMSS_HDMI_PHY_CTRL_OUT(v)      \
        out_dword(HWIO_MMSS_HDMI_PHY_CTRL_ADDR,v)
#define HWIO_MMSS_HDMI_PHY_CTRL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_HDMI_PHY_CTRL_ADDR,m,v,HWIO_MMSS_HDMI_PHY_CTRL_IN)
#define HWIO_MMSS_HDMI_PHY_CTRL_PLL_UNLOCK_DET_MASK_BMSK                                     0x20000
#define HWIO_MMSS_HDMI_PHY_CTRL_PLL_UNLOCK_DET_MASK_SHFT                                        0x11
#define HWIO_MMSS_HDMI_PHY_CTRL_PLL_UNLOCK_DET_ACK_BMSK                                      0x10000
#define HWIO_MMSS_HDMI_PHY_CTRL_PLL_UNLOCK_DET_ACK_SHFT                                         0x10
#define HWIO_MMSS_HDMI_PHY_CTRL_PLL_UNLOCK_DET_INT_BMSK                                       0x8000
#define HWIO_MMSS_HDMI_PHY_CTRL_PLL_UNLOCK_DET_INT_SHFT                                          0xf
#define HWIO_MMSS_HDMI_PHY_CTRL_SW_RESET_POL_BMSK                                                0x8
#define HWIO_MMSS_HDMI_PHY_CTRL_SW_RESET_POL_SHFT                                                0x3
#define HWIO_MMSS_HDMI_PHY_CTRL_SW_RESET_BMSK                                                    0x4
#define HWIO_MMSS_HDMI_PHY_CTRL_SW_RESET_SHFT                                                    0x2
#define HWIO_MMSS_HDMI_PHY_CTRL_SW_RESET_PLL_POL_BMSK                                            0x2
#define HWIO_MMSS_HDMI_PHY_CTRL_SW_RESET_PLL_POL_SHFT                                            0x1
#define HWIO_MMSS_HDMI_PHY_CTRL_SW_RESET_PLL_BMSK                                                0x1
#define HWIO_MMSS_HDMI_PHY_CTRL_SW_RESET_PLL_SHFT                                                0x0

#define HWIO_MMSS_HDMI_CEC_WR_RANGE_ADDR                                                  (MMSS_HDMI_REG_BASE      + 0x000002dc)
#define HWIO_MMSS_HDMI_CEC_WR_RANGE_RMSK                                                  0xffffffff
#define HWIO_MMSS_HDMI_CEC_WR_RANGE_IN          \
        in_dword_masked(HWIO_MMSS_HDMI_CEC_WR_RANGE_ADDR, HWIO_MMSS_HDMI_CEC_WR_RANGE_RMSK)
#define HWIO_MMSS_HDMI_CEC_WR_RANGE_INM(m)      \
        in_dword_masked(HWIO_MMSS_HDMI_CEC_WR_RANGE_ADDR, m)
#define HWIO_MMSS_HDMI_CEC_WR_RANGE_OUT(v)      \
        out_dword(HWIO_MMSS_HDMI_CEC_WR_RANGE_ADDR,v)
#define HWIO_MMSS_HDMI_CEC_WR_RANGE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_HDMI_CEC_WR_RANGE_ADDR,m,v,HWIO_MMSS_HDMI_CEC_WR_RANGE_IN)
#define HWIO_MMSS_HDMI_CEC_WR_RANGE_SF_INIT_NEW_FRAME_BMSK                                0xf0000000
#define HWIO_MMSS_HDMI_CEC_WR_RANGE_SF_INIT_NEW_FRAME_SHFT                                      0x1c
#define HWIO_MMSS_HDMI_CEC_WR_RANGE_SF_INIT_RETRANS_BMSK                                   0xf000000
#define HWIO_MMSS_HDMI_CEC_WR_RANGE_SF_INIT_RETRANS_SHFT                                        0x18
#define HWIO_MMSS_HDMI_CEC_WR_RANGE_SF_NEW_INIT_BMSK                                        0xf00000
#define HWIO_MMSS_HDMI_CEC_WR_RANGE_SF_NEW_INIT_SHFT                                            0x14
#define HWIO_MMSS_HDMI_CEC_WR_RANGE_BIT_1_LO_BMSK                                            0xf0000
#define HWIO_MMSS_HDMI_CEC_WR_RANGE_BIT_1_LO_SHFT                                               0x10
#define HWIO_MMSS_HDMI_CEC_WR_RANGE_BIT_0_LO_BMSK                                             0xf000
#define HWIO_MMSS_HDMI_CEC_WR_RANGE_BIT_0_LO_SHFT                                                0xc
#define HWIO_MMSS_HDMI_CEC_WR_RANGE_BIT_TOTAL_BMSK                                             0xf00
#define HWIO_MMSS_HDMI_CEC_WR_RANGE_BIT_TOTAL_SHFT                                               0x8
#define HWIO_MMSS_HDMI_CEC_WR_RANGE_START_LO_BMSK                                               0xf0
#define HWIO_MMSS_HDMI_CEC_WR_RANGE_START_LO_SHFT                                                0x4
#define HWIO_MMSS_HDMI_CEC_WR_RANGE_START_TOTAL_BMSK                                             0xf
#define HWIO_MMSS_HDMI_CEC_WR_RANGE_START_TOTAL_SHFT                                             0x0

#define HWIO_MMSS_HDMI_CEC_RD_RANGE_ADDR                                                  (MMSS_HDMI_REG_BASE      + 0x000002e0)
#define HWIO_MMSS_HDMI_CEC_RD_RANGE_RMSK                                                  0x7fffffff
#define HWIO_MMSS_HDMI_CEC_RD_RANGE_IN          \
        in_dword_masked(HWIO_MMSS_HDMI_CEC_RD_RANGE_ADDR, HWIO_MMSS_HDMI_CEC_RD_RANGE_RMSK)
#define HWIO_MMSS_HDMI_CEC_RD_RANGE_INM(m)      \
        in_dword_masked(HWIO_MMSS_HDMI_CEC_RD_RANGE_ADDR, m)
#define HWIO_MMSS_HDMI_CEC_RD_RANGE_OUT(v)      \
        out_dword(HWIO_MMSS_HDMI_CEC_RD_RANGE_ADDR,v)
#define HWIO_MMSS_HDMI_CEC_RD_RANGE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_HDMI_CEC_RD_RANGE_ADDR,m,v,HWIO_MMSS_HDMI_CEC_RD_RANGE_IN)
#define HWIO_MMSS_HDMI_CEC_RD_RANGE_READ_ACK_START_BMSK                                   0x7f000000
#define HWIO_MMSS_HDMI_CEC_RD_RANGE_READ_ACK_START_SHFT                                         0x18
#define HWIO_MMSS_HDMI_CEC_RD_RANGE_READ_BIT_RANGE_LO_BMSK                                  0xf00000
#define HWIO_MMSS_HDMI_CEC_RD_RANGE_READ_BIT_RANGE_LO_SHFT                                      0x14
#define HWIO_MMSS_HDMI_CEC_RD_RANGE_READ_BIT_RANGE_HI_BMSK                                   0xf0000
#define HWIO_MMSS_HDMI_CEC_RD_RANGE_READ_BIT_RANGE_HI_SHFT                                      0x10
#define HWIO_MMSS_HDMI_CEC_RD_RANGE_BIT_1_ERR_RANGE_HI_BMSK                                   0xf000
#define HWIO_MMSS_HDMI_CEC_RD_RANGE_BIT_1_ERR_RANGE_HI_SHFT                                      0xc
#define HWIO_MMSS_HDMI_CEC_RD_RANGE_BIT_1_ERR_RANGE_LO_BMSK                                    0xf00
#define HWIO_MMSS_HDMI_CEC_RD_RANGE_BIT_1_ERR_RANGE_LO_SHFT                                      0x8
#define HWIO_MMSS_HDMI_CEC_RD_RANGE_BIT_0_ERR_RANGE_HI_BMSK                                     0xf0
#define HWIO_MMSS_HDMI_CEC_RD_RANGE_BIT_0_ERR_RANGE_HI_SHFT                                      0x4
#define HWIO_MMSS_HDMI_CEC_RD_RANGE_BIT_0_ERR_RANGE_LO_BMSK                                      0xf
#define HWIO_MMSS_HDMI_CEC_RD_RANGE_BIT_0_ERR_RANGE_LO_SHFT                                      0x0

#define HWIO_MMSS_HDMI_VERSION_ADDR                                                       (MMSS_HDMI_REG_BASE      + 0x000002e4)
#define HWIO_MMSS_HDMI_VERSION_RMSK                                                       0xffffffff
#define HWIO_MMSS_HDMI_VERSION_IN          \
        in_dword_masked(HWIO_MMSS_HDMI_VERSION_ADDR, HWIO_MMSS_HDMI_VERSION_RMSK)
#define HWIO_MMSS_HDMI_VERSION_INM(m)      \
        in_dword_masked(HWIO_MMSS_HDMI_VERSION_ADDR, m)
#define HWIO_MMSS_HDMI_VERSION_MAJOR_VERSION_BMSK                                         0xf0000000
#define HWIO_MMSS_HDMI_VERSION_MAJOR_VERSION_SHFT                                               0x1c
#define HWIO_MMSS_HDMI_VERSION_MINOR_VERSION_BMSK                                          0xfff0000
#define HWIO_MMSS_HDMI_VERSION_MINOR_VERSION_SHFT                                               0x10
#define HWIO_MMSS_HDMI_VERSION_STEP_BMSK                                                      0xffff
#define HWIO_MMSS_HDMI_VERSION_STEP_SHFT                                                         0x0

#define HWIO_MMSS_HDMI_PHY_BIST_0_ADDR                                                    (MMSS_HDMI_REG_BASE      + 0x000002e8)
#define HWIO_MMSS_HDMI_PHY_BIST_0_RMSK                                                    0xffffffff
#define HWIO_MMSS_HDMI_PHY_BIST_0_IN          \
        in_dword_masked(HWIO_MMSS_HDMI_PHY_BIST_0_ADDR, HWIO_MMSS_HDMI_PHY_BIST_0_RMSK)
#define HWIO_MMSS_HDMI_PHY_BIST_0_INM(m)      \
        in_dword_masked(HWIO_MMSS_HDMI_PHY_BIST_0_ADDR, m)
#define HWIO_MMSS_HDMI_PHY_BIST_0_OUT(v)      \
        out_dword(HWIO_MMSS_HDMI_PHY_BIST_0_ADDR,v)
#define HWIO_MMSS_HDMI_PHY_BIST_0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_HDMI_PHY_BIST_0_ADDR,m,v,HWIO_MMSS_HDMI_PHY_BIST_0_IN)
#define HWIO_MMSS_HDMI_PHY_BIST_0_ENABLE_BMSK                                             0x80000000
#define HWIO_MMSS_HDMI_PHY_BIST_0_ENABLE_SHFT                                                   0x1f
#define HWIO_MMSS_HDMI_PHY_BIST_0_TX_FIXED_PAT_SEL_BMSK                                   0x7c000000
#define HWIO_MMSS_HDMI_PHY_BIST_0_TX_FIXED_PAT_SEL_SHFT                                         0x1a
#define HWIO_MMSS_HDMI_PHY_BIST_0_TX_PRBS_POLY_BMSK                                        0x3ff0000
#define HWIO_MMSS_HDMI_PHY_BIST_0_TX_PRBS_POLY_SHFT                                             0x10
#define HWIO_MMSS_HDMI_PHY_BIST_0_TX_PSEL_BMSK                                                0xc000
#define HWIO_MMSS_HDMI_PHY_BIST_0_TX_PSEL_SHFT                                                   0xe
#define HWIO_MMSS_HDMI_PHY_BIST_0_TX_PRBS_SEED_BMSK                                           0x3ff0
#define HWIO_MMSS_HDMI_PHY_BIST_0_TX_PRBS_SEED_SHFT                                              0x4
#define HWIO_MMSS_HDMI_PHY_BIST_0_TX_PRBS_SEED_SEL_BMSK                                          0x8
#define HWIO_MMSS_HDMI_PHY_BIST_0_TX_PRBS_SEED_SEL_SHFT                                          0x3
#define HWIO_MMSS_HDMI_PHY_BIST_0_TX_PATGEN_MODE_BMSK                                            0x6
#define HWIO_MMSS_HDMI_PHY_BIST_0_TX_PATGEN_MODE_SHFT                                            0x1
#define HWIO_MMSS_HDMI_PHY_BIST_0_TX_EN_PATGEN_BMSK                                              0x1
#define HWIO_MMSS_HDMI_PHY_BIST_0_TX_EN_PATGEN_SHFT                                              0x0

#define HWIO_MMSS_HDMI_PHY_BIST_1_ADDR                                                    (MMSS_HDMI_REG_BASE      + 0x000002ec)
#define HWIO_MMSS_HDMI_PHY_BIST_1_RMSK                                                     0x7fffff7
#define HWIO_MMSS_HDMI_PHY_BIST_1_IN          \
        in_dword_masked(HWIO_MMSS_HDMI_PHY_BIST_1_ADDR, HWIO_MMSS_HDMI_PHY_BIST_1_RMSK)
#define HWIO_MMSS_HDMI_PHY_BIST_1_INM(m)      \
        in_dword_masked(HWIO_MMSS_HDMI_PHY_BIST_1_ADDR, m)
#define HWIO_MMSS_HDMI_PHY_BIST_1_OUT(v)      \
        out_dword(HWIO_MMSS_HDMI_PHY_BIST_1_ADDR,v)
#define HWIO_MMSS_HDMI_PHY_BIST_1_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_HDMI_PHY_BIST_1_ADDR,m,v,HWIO_MMSS_HDMI_PHY_BIST_1_IN)
#define HWIO_MMSS_HDMI_PHY_BIST_1_RX_PRBS_GEN_SHORT_BMSK                                   0x4000000
#define HWIO_MMSS_HDMI_PHY_BIST_1_RX_PRBS_GEN_SHORT_SHFT                                        0x1a
#define HWIO_MMSS_HDMI_PHY_BIST_1_RX_PRBS_ERR_EN_BMSK                                      0x2000000
#define HWIO_MMSS_HDMI_PHY_BIST_1_RX_PRBS_ERR_EN_SHFT                                           0x19
#define HWIO_MMSS_HDMI_PHY_BIST_1_RX_EN_PRBS_CHK_BMSK                                      0x1000000
#define HWIO_MMSS_HDMI_PHY_BIST_1_RX_EN_PRBS_CHK_SHFT                                           0x18
#define HWIO_MMSS_HDMI_PHY_BIST_1_TX_PROG_PAT_20B_BMSK                                      0xfffff0
#define HWIO_MMSS_HDMI_PHY_BIST_1_TX_PROG_PAT_20B_SHFT                                           0x4
#define HWIO_MMSS_HDMI_PHY_BIST_1_TX_BIST_SEL_BMSK                                               0x7
#define HWIO_MMSS_HDMI_PHY_BIST_1_TX_BIST_SEL_SHFT                                               0x0

#define HWIO_MMSS_HDMI_PHY_BIST_2_ADDR                                                    (MMSS_HDMI_REG_BASE      + 0x000002f0)
#define HWIO_MMSS_HDMI_PHY_BIST_2_RMSK                                                       0x3ffff
#define HWIO_MMSS_HDMI_PHY_BIST_2_IN          \
        in_dword_masked(HWIO_MMSS_HDMI_PHY_BIST_2_ADDR, HWIO_MMSS_HDMI_PHY_BIST_2_RMSK)
#define HWIO_MMSS_HDMI_PHY_BIST_2_INM(m)      \
        in_dword_masked(HWIO_MMSS_HDMI_PHY_BIST_2_ADDR, m)
#define HWIO_MMSS_HDMI_PHY_BIST_2_PRBS_CHK_DONE_BMSK                                         0x20000
#define HWIO_MMSS_HDMI_PHY_BIST_2_PRBS_CHK_DONE_SHFT                                            0x11
#define HWIO_MMSS_HDMI_PHY_BIST_2_PRBS_CHK_ERR_FLAG_BMSK                                     0x10000
#define HWIO_MMSS_HDMI_PHY_BIST_2_PRBS_CHK_ERR_FLAG_SHFT                                        0x10
#define HWIO_MMSS_HDMI_PHY_BIST_2_PRBS_CHK_ERR_BMSK                                           0xffff
#define HWIO_MMSS_HDMI_PHY_BIST_2_PRBS_CHK_ERR_SHFT                                              0x0

#define HWIO_MMSS_HDMI_BIST_ENABLE_ADDR                                                   (MMSS_HDMI_REG_BASE      + 0x000002f4)
#define HWIO_MMSS_HDMI_BIST_ENABLE_RMSK                                                          0x1
#define HWIO_MMSS_HDMI_BIST_ENABLE_IN          \
        in_dword_masked(HWIO_MMSS_HDMI_BIST_ENABLE_ADDR, HWIO_MMSS_HDMI_BIST_ENABLE_RMSK)
#define HWIO_MMSS_HDMI_BIST_ENABLE_INM(m)      \
        in_dword_masked(HWIO_MMSS_HDMI_BIST_ENABLE_ADDR, m)
#define HWIO_MMSS_HDMI_BIST_ENABLE_OUT(v)      \
        out_dword(HWIO_MMSS_HDMI_BIST_ENABLE_ADDR,v)
#define HWIO_MMSS_HDMI_BIST_ENABLE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_HDMI_BIST_ENABLE_ADDR,m,v,HWIO_MMSS_HDMI_BIST_ENABLE_IN)
#define HWIO_MMSS_HDMI_BIST_ENABLE_BIST_EN_BMSK                                                  0x1
#define HWIO_MMSS_HDMI_BIST_ENABLE_BIST_EN_SHFT                                                  0x0

#define HWIO_MMSS_HDMI_TIMING_ENGINE_EN_ADDR                                              (MMSS_HDMI_REG_BASE      + 0x000002f8)
#define HWIO_MMSS_HDMI_TIMING_ENGINE_EN_RMSK                                                     0x1
#define HWIO_MMSS_HDMI_TIMING_ENGINE_EN_IN          \
        in_dword_masked(HWIO_MMSS_HDMI_TIMING_ENGINE_EN_ADDR, HWIO_MMSS_HDMI_TIMING_ENGINE_EN_RMSK)
#define HWIO_MMSS_HDMI_TIMING_ENGINE_EN_INM(m)      \
        in_dword_masked(HWIO_MMSS_HDMI_TIMING_ENGINE_EN_ADDR, m)
#define HWIO_MMSS_HDMI_TIMING_ENGINE_EN_OUT(v)      \
        out_dword(HWIO_MMSS_HDMI_TIMING_ENGINE_EN_ADDR,v)
#define HWIO_MMSS_HDMI_TIMING_ENGINE_EN_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_HDMI_TIMING_ENGINE_EN_ADDR,m,v,HWIO_MMSS_HDMI_TIMING_ENGINE_EN_IN)
#define HWIO_MMSS_HDMI_TIMING_ENGINE_EN_TIMING_ENGINE_EN_EN_BMSK                                 0x1
#define HWIO_MMSS_HDMI_TIMING_ENGINE_EN_TIMING_ENGINE_EN_EN_SHFT                                 0x0

#define HWIO_MMSS_HDMI_INTF_CONFIG_ADDR                                                   (MMSS_HDMI_REG_BASE      + 0x000002fc)
#define HWIO_MMSS_HDMI_INTF_CONFIG_RMSK                                                   0xc0000001
#define HWIO_MMSS_HDMI_INTF_CONFIG_IN          \
        in_dword_masked(HWIO_MMSS_HDMI_INTF_CONFIG_ADDR, HWIO_MMSS_HDMI_INTF_CONFIG_RMSK)
#define HWIO_MMSS_HDMI_INTF_CONFIG_INM(m)      \
        in_dword_masked(HWIO_MMSS_HDMI_INTF_CONFIG_ADDR, m)
#define HWIO_MMSS_HDMI_INTF_CONFIG_OUT(v)      \
        out_dword(HWIO_MMSS_HDMI_INTF_CONFIG_ADDR,v)
#define HWIO_MMSS_HDMI_INTF_CONFIG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_HDMI_INTF_CONFIG_ADDR,m,v,HWIO_MMSS_HDMI_INTF_CONFIG_IN)
#define HWIO_MMSS_HDMI_INTF_CONFIG_ACTIVE_V_EN_BMSK                                       0x80000000
#define HWIO_MMSS_HDMI_INTF_CONFIG_ACTIVE_V_EN_SHFT                                             0x1f
#define HWIO_MMSS_HDMI_INTF_CONFIG_ACTIVE_H_EN_BMSK                                       0x40000000
#define HWIO_MMSS_HDMI_INTF_CONFIG_ACTIVE_H_EN_SHFT                                             0x1e
#define HWIO_MMSS_HDMI_INTF_CONFIG_INTERLACE_MODE_BMSK                                           0x1
#define HWIO_MMSS_HDMI_INTF_CONFIG_INTERLACE_MODE_SHFT                                           0x0

#define HWIO_MMSS_HDMI_HSYNC_CTL_ADDR                                                     (MMSS_HDMI_REG_BASE      + 0x00000300)
#define HWIO_MMSS_HDMI_HSYNC_CTL_RMSK                                                     0xffffffff
#define HWIO_MMSS_HDMI_HSYNC_CTL_IN          \
        in_dword_masked(HWIO_MMSS_HDMI_HSYNC_CTL_ADDR, HWIO_MMSS_HDMI_HSYNC_CTL_RMSK)
#define HWIO_MMSS_HDMI_HSYNC_CTL_INM(m)      \
        in_dword_masked(HWIO_MMSS_HDMI_HSYNC_CTL_ADDR, m)
#define HWIO_MMSS_HDMI_HSYNC_CTL_OUT(v)      \
        out_dword(HWIO_MMSS_HDMI_HSYNC_CTL_ADDR,v)
#define HWIO_MMSS_HDMI_HSYNC_CTL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_HDMI_HSYNC_CTL_ADDR,m,v,HWIO_MMSS_HDMI_HSYNC_CTL_IN)
#define HWIO_MMSS_HDMI_HSYNC_CTL_HSYNC_PERIOD_BMSK                                        0xffff0000
#define HWIO_MMSS_HDMI_HSYNC_CTL_HSYNC_PERIOD_SHFT                                              0x10
#define HWIO_MMSS_HDMI_HSYNC_CTL_PULSE_WIDTH_BMSK                                             0xffff
#define HWIO_MMSS_HDMI_HSYNC_CTL_PULSE_WIDTH_SHFT                                                0x0

#define HWIO_MMSS_HDMI_VSYNC_PERIOD_F0_ADDR                                               (MMSS_HDMI_REG_BASE      + 0x00000304)
#define HWIO_MMSS_HDMI_VSYNC_PERIOD_F0_RMSK                                               0xffffffff
#define HWIO_MMSS_HDMI_VSYNC_PERIOD_F0_IN          \
        in_dword_masked(HWIO_MMSS_HDMI_VSYNC_PERIOD_F0_ADDR, HWIO_MMSS_HDMI_VSYNC_PERIOD_F0_RMSK)
#define HWIO_MMSS_HDMI_VSYNC_PERIOD_F0_INM(m)      \
        in_dword_masked(HWIO_MMSS_HDMI_VSYNC_PERIOD_F0_ADDR, m)
#define HWIO_MMSS_HDMI_VSYNC_PERIOD_F0_OUT(v)      \
        out_dword(HWIO_MMSS_HDMI_VSYNC_PERIOD_F0_ADDR,v)
#define HWIO_MMSS_HDMI_VSYNC_PERIOD_F0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_HDMI_VSYNC_PERIOD_F0_ADDR,m,v,HWIO_MMSS_HDMI_VSYNC_PERIOD_F0_IN)
#define HWIO_MMSS_HDMI_VSYNC_PERIOD_F0_VSYNC_PERIOD_BMSK                                  0xffffffff
#define HWIO_MMSS_HDMI_VSYNC_PERIOD_F0_VSYNC_PERIOD_SHFT                                         0x0

#define HWIO_MMSS_HDMI_VSYNC_PERIOD_F1_ADDR                                               (MMSS_HDMI_REG_BASE      + 0x00000308)
#define HWIO_MMSS_HDMI_VSYNC_PERIOD_F1_RMSK                                               0xffffffff
#define HWIO_MMSS_HDMI_VSYNC_PERIOD_F1_IN          \
        in_dword_masked(HWIO_MMSS_HDMI_VSYNC_PERIOD_F1_ADDR, HWIO_MMSS_HDMI_VSYNC_PERIOD_F1_RMSK)
#define HWIO_MMSS_HDMI_VSYNC_PERIOD_F1_INM(m)      \
        in_dword_masked(HWIO_MMSS_HDMI_VSYNC_PERIOD_F1_ADDR, m)
#define HWIO_MMSS_HDMI_VSYNC_PERIOD_F1_OUT(v)      \
        out_dword(HWIO_MMSS_HDMI_VSYNC_PERIOD_F1_ADDR,v)
#define HWIO_MMSS_HDMI_VSYNC_PERIOD_F1_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_HDMI_VSYNC_PERIOD_F1_ADDR,m,v,HWIO_MMSS_HDMI_VSYNC_PERIOD_F1_IN)
#define HWIO_MMSS_HDMI_VSYNC_PERIOD_F1_VSYNC_PERIOD_BMSK                                  0xffffffff
#define HWIO_MMSS_HDMI_VSYNC_PERIOD_F1_VSYNC_PERIOD_SHFT                                         0x0

#define HWIO_MMSS_HDMI_VSYNC_PULSE_WIDTH_F0_ADDR                                          (MMSS_HDMI_REG_BASE      + 0x0000030c)
#define HWIO_MMSS_HDMI_VSYNC_PULSE_WIDTH_F0_RMSK                                          0xffffffff
#define HWIO_MMSS_HDMI_VSYNC_PULSE_WIDTH_F0_IN          \
        in_dword_masked(HWIO_MMSS_HDMI_VSYNC_PULSE_WIDTH_F0_ADDR, HWIO_MMSS_HDMI_VSYNC_PULSE_WIDTH_F0_RMSK)
#define HWIO_MMSS_HDMI_VSYNC_PULSE_WIDTH_F0_INM(m)      \
        in_dword_masked(HWIO_MMSS_HDMI_VSYNC_PULSE_WIDTH_F0_ADDR, m)
#define HWIO_MMSS_HDMI_VSYNC_PULSE_WIDTH_F0_OUT(v)      \
        out_dword(HWIO_MMSS_HDMI_VSYNC_PULSE_WIDTH_F0_ADDR,v)
#define HWIO_MMSS_HDMI_VSYNC_PULSE_WIDTH_F0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_HDMI_VSYNC_PULSE_WIDTH_F0_ADDR,m,v,HWIO_MMSS_HDMI_VSYNC_PULSE_WIDTH_F0_IN)
#define HWIO_MMSS_HDMI_VSYNC_PULSE_WIDTH_F0_VSYNC_PERIOD_BMSK                             0xffffffff
#define HWIO_MMSS_HDMI_VSYNC_PULSE_WIDTH_F0_VSYNC_PERIOD_SHFT                                    0x0

#define HWIO_MMSS_HDMI_VSYNC_PULSE_WIDTH_F1_ADDR                                          (MMSS_HDMI_REG_BASE      + 0x00000310)
#define HWIO_MMSS_HDMI_VSYNC_PULSE_WIDTH_F1_RMSK                                          0xffffffff
#define HWIO_MMSS_HDMI_VSYNC_PULSE_WIDTH_F1_IN          \
        in_dword_masked(HWIO_MMSS_HDMI_VSYNC_PULSE_WIDTH_F1_ADDR, HWIO_MMSS_HDMI_VSYNC_PULSE_WIDTH_F1_RMSK)
#define HWIO_MMSS_HDMI_VSYNC_PULSE_WIDTH_F1_INM(m)      \
        in_dword_masked(HWIO_MMSS_HDMI_VSYNC_PULSE_WIDTH_F1_ADDR, m)
#define HWIO_MMSS_HDMI_VSYNC_PULSE_WIDTH_F1_OUT(v)      \
        out_dword(HWIO_MMSS_HDMI_VSYNC_PULSE_WIDTH_F1_ADDR,v)
#define HWIO_MMSS_HDMI_VSYNC_PULSE_WIDTH_F1_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_HDMI_VSYNC_PULSE_WIDTH_F1_ADDR,m,v,HWIO_MMSS_HDMI_VSYNC_PULSE_WIDTH_F1_IN)
#define HWIO_MMSS_HDMI_VSYNC_PULSE_WIDTH_F1_VSYNC_PERIOD_BMSK                             0xffffffff
#define HWIO_MMSS_HDMI_VSYNC_PULSE_WIDTH_F1_VSYNC_PERIOD_SHFT                                    0x0

#define HWIO_MMSS_HDMI_DISPLAY_V_START_F0_ADDR                                            (MMSS_HDMI_REG_BASE      + 0x00000314)
#define HWIO_MMSS_HDMI_DISPLAY_V_START_F0_RMSK                                            0xffffffff
#define HWIO_MMSS_HDMI_DISPLAY_V_START_F0_IN          \
        in_dword_masked(HWIO_MMSS_HDMI_DISPLAY_V_START_F0_ADDR, HWIO_MMSS_HDMI_DISPLAY_V_START_F0_RMSK)
#define HWIO_MMSS_HDMI_DISPLAY_V_START_F0_INM(m)      \
        in_dword_masked(HWIO_MMSS_HDMI_DISPLAY_V_START_F0_ADDR, m)
#define HWIO_MMSS_HDMI_DISPLAY_V_START_F0_OUT(v)      \
        out_dword(HWIO_MMSS_HDMI_DISPLAY_V_START_F0_ADDR,v)
#define HWIO_MMSS_HDMI_DISPLAY_V_START_F0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_HDMI_DISPLAY_V_START_F0_ADDR,m,v,HWIO_MMSS_HDMI_DISPLAY_V_START_F0_IN)
#define HWIO_MMSS_HDMI_DISPLAY_V_START_F0_DISPLAY_START_Y_BMSK                            0xffffffff
#define HWIO_MMSS_HDMI_DISPLAY_V_START_F0_DISPLAY_START_Y_SHFT                                   0x0

#define HWIO_MMSS_HDMI_DISPLAY_V_START_F1_ADDR                                            (MMSS_HDMI_REG_BASE      + 0x00000318)
#define HWIO_MMSS_HDMI_DISPLAY_V_START_F1_RMSK                                            0xffffffff
#define HWIO_MMSS_HDMI_DISPLAY_V_START_F1_IN          \
        in_dword_masked(HWIO_MMSS_HDMI_DISPLAY_V_START_F1_ADDR, HWIO_MMSS_HDMI_DISPLAY_V_START_F1_RMSK)
#define HWIO_MMSS_HDMI_DISPLAY_V_START_F1_INM(m)      \
        in_dword_masked(HWIO_MMSS_HDMI_DISPLAY_V_START_F1_ADDR, m)
#define HWIO_MMSS_HDMI_DISPLAY_V_START_F1_OUT(v)      \
        out_dword(HWIO_MMSS_HDMI_DISPLAY_V_START_F1_ADDR,v)
#define HWIO_MMSS_HDMI_DISPLAY_V_START_F1_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_HDMI_DISPLAY_V_START_F1_ADDR,m,v,HWIO_MMSS_HDMI_DISPLAY_V_START_F1_IN)
#define HWIO_MMSS_HDMI_DISPLAY_V_START_F1_DISPLAY_START_Y_BMSK                            0xffffffff
#define HWIO_MMSS_HDMI_DISPLAY_V_START_F1_DISPLAY_START_Y_SHFT                                   0x0

#define HWIO_MMSS_HDMI_DISPLAY_V_END_F0_ADDR                                              (MMSS_HDMI_REG_BASE      + 0x0000031c)
#define HWIO_MMSS_HDMI_DISPLAY_V_END_F0_RMSK                                              0xffffffff
#define HWIO_MMSS_HDMI_DISPLAY_V_END_F0_IN          \
        in_dword_masked(HWIO_MMSS_HDMI_DISPLAY_V_END_F0_ADDR, HWIO_MMSS_HDMI_DISPLAY_V_END_F0_RMSK)
#define HWIO_MMSS_HDMI_DISPLAY_V_END_F0_INM(m)      \
        in_dword_masked(HWIO_MMSS_HDMI_DISPLAY_V_END_F0_ADDR, m)
#define HWIO_MMSS_HDMI_DISPLAY_V_END_F0_OUT(v)      \
        out_dword(HWIO_MMSS_HDMI_DISPLAY_V_END_F0_ADDR,v)
#define HWIO_MMSS_HDMI_DISPLAY_V_END_F0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_HDMI_DISPLAY_V_END_F0_ADDR,m,v,HWIO_MMSS_HDMI_DISPLAY_V_END_F0_IN)
#define HWIO_MMSS_HDMI_DISPLAY_V_END_F0_DISPLAY_END_Y_BMSK                                0xffffffff
#define HWIO_MMSS_HDMI_DISPLAY_V_END_F0_DISPLAY_END_Y_SHFT                                       0x0

#define HWIO_MMSS_HDMI_DISPLAY_V_END_F1_ADDR                                              (MMSS_HDMI_REG_BASE      + 0x00000320)
#define HWIO_MMSS_HDMI_DISPLAY_V_END_F1_RMSK                                              0xffffffff
#define HWIO_MMSS_HDMI_DISPLAY_V_END_F1_IN          \
        in_dword_masked(HWIO_MMSS_HDMI_DISPLAY_V_END_F1_ADDR, HWIO_MMSS_HDMI_DISPLAY_V_END_F1_RMSK)
#define HWIO_MMSS_HDMI_DISPLAY_V_END_F1_INM(m)      \
        in_dword_masked(HWIO_MMSS_HDMI_DISPLAY_V_END_F1_ADDR, m)
#define HWIO_MMSS_HDMI_DISPLAY_V_END_F1_OUT(v)      \
        out_dword(HWIO_MMSS_HDMI_DISPLAY_V_END_F1_ADDR,v)
#define HWIO_MMSS_HDMI_DISPLAY_V_END_F1_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_HDMI_DISPLAY_V_END_F1_ADDR,m,v,HWIO_MMSS_HDMI_DISPLAY_V_END_F1_IN)
#define HWIO_MMSS_HDMI_DISPLAY_V_END_F1_DISPLAY_END_Y_BMSK                                0xffffffff
#define HWIO_MMSS_HDMI_DISPLAY_V_END_F1_DISPLAY_END_Y_SHFT                                       0x0

#define HWIO_MMSS_HDMI_ACTIVE_V_START_F0_ADDR                                             (MMSS_HDMI_REG_BASE      + 0x00000324)
#define HWIO_MMSS_HDMI_ACTIVE_V_START_F0_RMSK                                             0xffffffff
#define HWIO_MMSS_HDMI_ACTIVE_V_START_F0_IN          \
        in_dword_masked(HWIO_MMSS_HDMI_ACTIVE_V_START_F0_ADDR, HWIO_MMSS_HDMI_ACTIVE_V_START_F0_RMSK)
#define HWIO_MMSS_HDMI_ACTIVE_V_START_F0_INM(m)      \
        in_dword_masked(HWIO_MMSS_HDMI_ACTIVE_V_START_F0_ADDR, m)
#define HWIO_MMSS_HDMI_ACTIVE_V_START_F0_OUT(v)      \
        out_dword(HWIO_MMSS_HDMI_ACTIVE_V_START_F0_ADDR,v)
#define HWIO_MMSS_HDMI_ACTIVE_V_START_F0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_HDMI_ACTIVE_V_START_F0_ADDR,m,v,HWIO_MMSS_HDMI_ACTIVE_V_START_F0_IN)
#define HWIO_MMSS_HDMI_ACTIVE_V_START_F0_ACTIVE_START_Y_BMSK                              0xffffffff
#define HWIO_MMSS_HDMI_ACTIVE_V_START_F0_ACTIVE_START_Y_SHFT                                     0x0

#define HWIO_MMSS_HDMI_ACTIVE_V_START_F1_ADDR                                             (MMSS_HDMI_REG_BASE      + 0x00000328)
#define HWIO_MMSS_HDMI_ACTIVE_V_START_F1_RMSK                                             0xffffffff
#define HWIO_MMSS_HDMI_ACTIVE_V_START_F1_IN          \
        in_dword_masked(HWIO_MMSS_HDMI_ACTIVE_V_START_F1_ADDR, HWIO_MMSS_HDMI_ACTIVE_V_START_F1_RMSK)
#define HWIO_MMSS_HDMI_ACTIVE_V_START_F1_INM(m)      \
        in_dword_masked(HWIO_MMSS_HDMI_ACTIVE_V_START_F1_ADDR, m)
#define HWIO_MMSS_HDMI_ACTIVE_V_START_F1_OUT(v)      \
        out_dword(HWIO_MMSS_HDMI_ACTIVE_V_START_F1_ADDR,v)
#define HWIO_MMSS_HDMI_ACTIVE_V_START_F1_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_HDMI_ACTIVE_V_START_F1_ADDR,m,v,HWIO_MMSS_HDMI_ACTIVE_V_START_F1_IN)
#define HWIO_MMSS_HDMI_ACTIVE_V_START_F1_ACTIVE_START_Y_BMSK                              0xffffffff
#define HWIO_MMSS_HDMI_ACTIVE_V_START_F1_ACTIVE_START_Y_SHFT                                     0x0

#define HWIO_MMSS_HDMI_ACTIVE_V_END_F0_ADDR                                               (MMSS_HDMI_REG_BASE      + 0x0000032c)
#define HWIO_MMSS_HDMI_ACTIVE_V_END_F0_RMSK                                               0xffffffff
#define HWIO_MMSS_HDMI_ACTIVE_V_END_F0_IN          \
        in_dword_masked(HWIO_MMSS_HDMI_ACTIVE_V_END_F0_ADDR, HWIO_MMSS_HDMI_ACTIVE_V_END_F0_RMSK)
#define HWIO_MMSS_HDMI_ACTIVE_V_END_F0_INM(m)      \
        in_dword_masked(HWIO_MMSS_HDMI_ACTIVE_V_END_F0_ADDR, m)
#define HWIO_MMSS_HDMI_ACTIVE_V_END_F0_OUT(v)      \
        out_dword(HWIO_MMSS_HDMI_ACTIVE_V_END_F0_ADDR,v)
#define HWIO_MMSS_HDMI_ACTIVE_V_END_F0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_HDMI_ACTIVE_V_END_F0_ADDR,m,v,HWIO_MMSS_HDMI_ACTIVE_V_END_F0_IN)
#define HWIO_MMSS_HDMI_ACTIVE_V_END_F0_ACTIVE_END_Y_BMSK                                  0xffffffff
#define HWIO_MMSS_HDMI_ACTIVE_V_END_F0_ACTIVE_END_Y_SHFT                                         0x0

#define HWIO_MMSS_HDMI_ACTIVE_V_END_F1_ADDR                                               (MMSS_HDMI_REG_BASE      + 0x00000330)
#define HWIO_MMSS_HDMI_ACTIVE_V_END_F1_RMSK                                               0xffffffff
#define HWIO_MMSS_HDMI_ACTIVE_V_END_F1_IN          \
        in_dword_masked(HWIO_MMSS_HDMI_ACTIVE_V_END_F1_ADDR, HWIO_MMSS_HDMI_ACTIVE_V_END_F1_RMSK)
#define HWIO_MMSS_HDMI_ACTIVE_V_END_F1_INM(m)      \
        in_dword_masked(HWIO_MMSS_HDMI_ACTIVE_V_END_F1_ADDR, m)
#define HWIO_MMSS_HDMI_ACTIVE_V_END_F1_OUT(v)      \
        out_dword(HWIO_MMSS_HDMI_ACTIVE_V_END_F1_ADDR,v)
#define HWIO_MMSS_HDMI_ACTIVE_V_END_F1_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_HDMI_ACTIVE_V_END_F1_ADDR,m,v,HWIO_MMSS_HDMI_ACTIVE_V_END_F1_IN)
#define HWIO_MMSS_HDMI_ACTIVE_V_END_F1_ACTIVE_END_Y_BMSK                                  0xffffffff
#define HWIO_MMSS_HDMI_ACTIVE_V_END_F1_ACTIVE_END_Y_SHFT                                         0x0

#define HWIO_MMSS_HDMI_DISPLAY_HCTL_ADDR                                                  (MMSS_HDMI_REG_BASE      + 0x00000334)
#define HWIO_MMSS_HDMI_DISPLAY_HCTL_RMSK                                                  0xffffffff
#define HWIO_MMSS_HDMI_DISPLAY_HCTL_IN          \
        in_dword_masked(HWIO_MMSS_HDMI_DISPLAY_HCTL_ADDR, HWIO_MMSS_HDMI_DISPLAY_HCTL_RMSK)
#define HWIO_MMSS_HDMI_DISPLAY_HCTL_INM(m)      \
        in_dword_masked(HWIO_MMSS_HDMI_DISPLAY_HCTL_ADDR, m)
#define HWIO_MMSS_HDMI_DISPLAY_HCTL_OUT(v)      \
        out_dword(HWIO_MMSS_HDMI_DISPLAY_HCTL_ADDR,v)
#define HWIO_MMSS_HDMI_DISPLAY_HCTL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_HDMI_DISPLAY_HCTL_ADDR,m,v,HWIO_MMSS_HDMI_DISPLAY_HCTL_IN)
#define HWIO_MMSS_HDMI_DISPLAY_HCTL_DISPLAY_END_X_BMSK                                    0xffff0000
#define HWIO_MMSS_HDMI_DISPLAY_HCTL_DISPLAY_END_X_SHFT                                          0x10
#define HWIO_MMSS_HDMI_DISPLAY_HCTL_DISPLAY_START_X_BMSK                                      0xffff
#define HWIO_MMSS_HDMI_DISPLAY_HCTL_DISPLAY_START_X_SHFT                                         0x0

#define HWIO_MMSS_HDMI_ACTIVE_HCTL_ADDR                                                   (MMSS_HDMI_REG_BASE      + 0x00000338)
#define HWIO_MMSS_HDMI_ACTIVE_HCTL_RMSK                                                   0xffffffff
#define HWIO_MMSS_HDMI_ACTIVE_HCTL_IN          \
        in_dword_masked(HWIO_MMSS_HDMI_ACTIVE_HCTL_ADDR, HWIO_MMSS_HDMI_ACTIVE_HCTL_RMSK)
#define HWIO_MMSS_HDMI_ACTIVE_HCTL_INM(m)      \
        in_dword_masked(HWIO_MMSS_HDMI_ACTIVE_HCTL_ADDR, m)
#define HWIO_MMSS_HDMI_ACTIVE_HCTL_OUT(v)      \
        out_dword(HWIO_MMSS_HDMI_ACTIVE_HCTL_ADDR,v)
#define HWIO_MMSS_HDMI_ACTIVE_HCTL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_HDMI_ACTIVE_HCTL_ADDR,m,v,HWIO_MMSS_HDMI_ACTIVE_HCTL_IN)
#define HWIO_MMSS_HDMI_ACTIVE_HCTL_ACTIVE_END_X_BMSK                                      0xffff0000
#define HWIO_MMSS_HDMI_ACTIVE_HCTL_ACTIVE_END_X_SHFT                                            0x10
#define HWIO_MMSS_HDMI_ACTIVE_HCTL_ACTIVE_START_X_BMSK                                        0xffff
#define HWIO_MMSS_HDMI_ACTIVE_HCTL_ACTIVE_START_X_SHFT                                           0x0

#define HWIO_MMSS_HDMI_HSYNC_SKEW_ADDR                                                    (MMSS_HDMI_REG_BASE      + 0x0000033c)
#define HWIO_MMSS_HDMI_HSYNC_SKEW_RMSK                                                        0xffff
#define HWIO_MMSS_HDMI_HSYNC_SKEW_IN          \
        in_dword_masked(HWIO_MMSS_HDMI_HSYNC_SKEW_ADDR, HWIO_MMSS_HDMI_HSYNC_SKEW_RMSK)
#define HWIO_MMSS_HDMI_HSYNC_SKEW_INM(m)      \
        in_dword_masked(HWIO_MMSS_HDMI_HSYNC_SKEW_ADDR, m)
#define HWIO_MMSS_HDMI_HSYNC_SKEW_OUT(v)      \
        out_dword(HWIO_MMSS_HDMI_HSYNC_SKEW_ADDR,v)
#define HWIO_MMSS_HDMI_HSYNC_SKEW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_HDMI_HSYNC_SKEW_ADDR,m,v,HWIO_MMSS_HDMI_HSYNC_SKEW_IN)
#define HWIO_MMSS_HDMI_HSYNC_SKEW_HSYNC_SKEW_BMSK                                             0xffff
#define HWIO_MMSS_HDMI_HSYNC_SKEW_HSYNC_SKEW_SHFT                                                0x0

#define HWIO_MMSS_HDMI_POLARITY_CTL_ADDR                                                  (MMSS_HDMI_REG_BASE      + 0x00000340)
#define HWIO_MMSS_HDMI_POLARITY_CTL_RMSK                                                         0x7
#define HWIO_MMSS_HDMI_POLARITY_CTL_IN          \
        in_dword_masked(HWIO_MMSS_HDMI_POLARITY_CTL_ADDR, HWIO_MMSS_HDMI_POLARITY_CTL_RMSK)
#define HWIO_MMSS_HDMI_POLARITY_CTL_INM(m)      \
        in_dword_masked(HWIO_MMSS_HDMI_POLARITY_CTL_ADDR, m)
#define HWIO_MMSS_HDMI_POLARITY_CTL_OUT(v)      \
        out_dword(HWIO_MMSS_HDMI_POLARITY_CTL_ADDR,v)
#define HWIO_MMSS_HDMI_POLARITY_CTL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_HDMI_POLARITY_CTL_ADDR,m,v,HWIO_MMSS_HDMI_POLARITY_CTL_IN)
#define HWIO_MMSS_HDMI_POLARITY_CTL_DEN_BMSK                                                     0x4
#define HWIO_MMSS_HDMI_POLARITY_CTL_DEN_SHFT                                                     0x2
#define HWIO_MMSS_HDMI_POLARITY_CTL_VSYNC_BMSK                                                   0x2
#define HWIO_MMSS_HDMI_POLARITY_CTL_VSYNC_SHFT                                                   0x1
#define HWIO_MMSS_HDMI_POLARITY_CTL_HSYNC_BMSK                                                   0x1
#define HWIO_MMSS_HDMI_POLARITY_CTL_HSYNC_SHFT                                                   0x0

#define HWIO_MMSS_HDMI_TPG_MAIN_CONTROL_ADDR                                              (MMSS_HDMI_REG_BASE      + 0x00000344)
#define HWIO_MMSS_HDMI_TPG_MAIN_CONTROL_RMSK                                                   0x3ff
#define HWIO_MMSS_HDMI_TPG_MAIN_CONTROL_IN          \
        in_dword_masked(HWIO_MMSS_HDMI_TPG_MAIN_CONTROL_ADDR, HWIO_MMSS_HDMI_TPG_MAIN_CONTROL_RMSK)
#define HWIO_MMSS_HDMI_TPG_MAIN_CONTROL_INM(m)      \
        in_dword_masked(HWIO_MMSS_HDMI_TPG_MAIN_CONTROL_ADDR, m)
#define HWIO_MMSS_HDMI_TPG_MAIN_CONTROL_OUT(v)      \
        out_dword(HWIO_MMSS_HDMI_TPG_MAIN_CONTROL_ADDR,v)
#define HWIO_MMSS_HDMI_TPG_MAIN_CONTROL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_HDMI_TPG_MAIN_CONTROL_ADDR,m,v,HWIO_MMSS_HDMI_TPG_MAIN_CONTROL_IN)
#define HWIO_MMSS_HDMI_TPG_MAIN_CONTROL_BASIC_COLOR_CHANGING_PATTERN_BMSK                      0x200
#define HWIO_MMSS_HDMI_TPG_MAIN_CONTROL_BASIC_COLOR_CHANGING_PATTERN_SHFT                        0x9
#define HWIO_MMSS_HDMI_TPG_MAIN_CONTROL_CHECKERED_RECTANGLE_PATTERN_BMSK                       0x100
#define HWIO_MMSS_HDMI_TPG_MAIN_CONTROL_CHECKERED_RECTANGLE_PATTERN_SHFT                         0x8
#define HWIO_MMSS_HDMI_TPG_MAIN_CONTROL_COLOR_SQUARE_BMSK                                       0x80
#define HWIO_MMSS_HDMI_TPG_MAIN_CONTROL_COLOR_SQUARE_SHFT                                        0x7
#define HWIO_MMSS_HDMI_TPG_MAIN_CONTROL_GRAYSCALE_RAMP_BMSK                                     0x40
#define HWIO_MMSS_HDMI_TPG_MAIN_CONTROL_GRAYSCALE_RAMP_SHFT                                      0x6
#define HWIO_MMSS_HDMI_TPG_MAIN_CONTROL_BLACK_WHITE_VERTICAL_LINES_BMSK                         0x20
#define HWIO_MMSS_HDMI_TPG_MAIN_CONTROL_BLACK_WHITE_VERTICAL_LINES_SHFT                          0x5
#define HWIO_MMSS_HDMI_TPG_MAIN_CONTROL_COLOR_RAMP_64L_256P_BMSK                                0x10
#define HWIO_MMSS_HDMI_TPG_MAIN_CONTROL_COLOR_RAMP_64L_256P_SHFT                                 0x4
#define HWIO_MMSS_HDMI_TPG_MAIN_CONTROL_COLOR_RAMP_64L_64P_BMSK                                  0x8
#define HWIO_MMSS_HDMI_TPG_MAIN_CONTROL_COLOR_RAMP_64L_64P_SHFT                                  0x3
#define HWIO_MMSS_HDMI_TPG_MAIN_CONTROL_FIXED_PATTERN_BMSK                                       0x4
#define HWIO_MMSS_HDMI_TPG_MAIN_CONTROL_FIXED_PATTERN_SHFT                                       0x2
#define HWIO_MMSS_HDMI_TPG_MAIN_CONTROL_COUNTER_PATTERN_BMSK                                     0x2
#define HWIO_MMSS_HDMI_TPG_MAIN_CONTROL_COUNTER_PATTERN_SHFT                                     0x1
#define HWIO_MMSS_HDMI_TPG_MAIN_CONTROL_TPG_SW_RESET_BMSK                                        0x1
#define HWIO_MMSS_HDMI_TPG_MAIN_CONTROL_TPG_SW_RESET_SHFT                                        0x0

#define HWIO_MMSS_HDMI_TPG_VIDEO_CONFIG_ADDR                                              (MMSS_HDMI_REG_BASE      + 0x00000348)
#define HWIO_MMSS_HDMI_TPG_VIDEO_CONFIG_RMSK                                                    0x1f
#define HWIO_MMSS_HDMI_TPG_VIDEO_CONFIG_IN          \
        in_dword_masked(HWIO_MMSS_HDMI_TPG_VIDEO_CONFIG_ADDR, HWIO_MMSS_HDMI_TPG_VIDEO_CONFIG_RMSK)
#define HWIO_MMSS_HDMI_TPG_VIDEO_CONFIG_INM(m)      \
        in_dword_masked(HWIO_MMSS_HDMI_TPG_VIDEO_CONFIG_ADDR, m)
#define HWIO_MMSS_HDMI_TPG_VIDEO_CONFIG_OUT(v)      \
        out_dword(HWIO_MMSS_HDMI_TPG_VIDEO_CONFIG_ADDR,v)
#define HWIO_MMSS_HDMI_TPG_VIDEO_CONFIG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_HDMI_TPG_VIDEO_CONFIG_ADDR,m,v,HWIO_MMSS_HDMI_TPG_VIDEO_CONFIG_IN)
#define HWIO_MMSS_HDMI_TPG_VIDEO_CONFIG_YCBCR_709_BMSK                                          0x10
#define HWIO_MMSS_HDMI_TPG_VIDEO_CONFIG_YCBCR_709_SHFT                                           0x4
#define HWIO_MMSS_HDMI_TPG_VIDEO_CONFIG_YCBCR_601_BMSK                                           0x8
#define HWIO_MMSS_HDMI_TPG_VIDEO_CONFIG_YCBCR_601_SHFT                                           0x3
#define HWIO_MMSS_HDMI_TPG_VIDEO_CONFIG_RGB_BMSK                                                 0x4
#define HWIO_MMSS_HDMI_TPG_VIDEO_CONFIG_RGB_SHFT                                                 0x2
#define HWIO_MMSS_HDMI_TPG_VIDEO_CONFIG_BPP_BMSK                                                 0x3
#define HWIO_MMSS_HDMI_TPG_VIDEO_CONFIG_BPP_SHFT                                                 0x0

#define HWIO_MMSS_HDMI_TPG_COMPONENT_LIMITS_ADDR                                          (MMSS_HDMI_REG_BASE      + 0x0000034c)
#define HWIO_MMSS_HDMI_TPG_COMPONENT_LIMITS_RMSK                                            0xff00ff
#define HWIO_MMSS_HDMI_TPG_COMPONENT_LIMITS_IN          \
        in_dword_masked(HWIO_MMSS_HDMI_TPG_COMPONENT_LIMITS_ADDR, HWIO_MMSS_HDMI_TPG_COMPONENT_LIMITS_RMSK)
#define HWIO_MMSS_HDMI_TPG_COMPONENT_LIMITS_INM(m)      \
        in_dword_masked(HWIO_MMSS_HDMI_TPG_COMPONENT_LIMITS_ADDR, m)
#define HWIO_MMSS_HDMI_TPG_COMPONENT_LIMITS_OUT(v)      \
        out_dword(HWIO_MMSS_HDMI_TPG_COMPONENT_LIMITS_ADDR,v)
#define HWIO_MMSS_HDMI_TPG_COMPONENT_LIMITS_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_HDMI_TPG_COMPONENT_LIMITS_ADDR,m,v,HWIO_MMSS_HDMI_TPG_COMPONENT_LIMITS_IN)
#define HWIO_MMSS_HDMI_TPG_COMPONENT_LIMITS_UPPER_LIMIT_PER_COMPONENT_BMSK                  0xff0000
#define HWIO_MMSS_HDMI_TPG_COMPONENT_LIMITS_UPPER_LIMIT_PER_COMPONENT_SHFT                      0x10
#define HWIO_MMSS_HDMI_TPG_COMPONENT_LIMITS_LOWER_LIMIT_PER_COMPONENT_BMSK                      0xff
#define HWIO_MMSS_HDMI_TPG_COMPONENT_LIMITS_LOWER_LIMIT_PER_COMPONENT_SHFT                       0x0

#define HWIO_MMSS_HDMI_TPG_RECTANGLE_ADDR                                                 (MMSS_HDMI_REG_BASE      + 0x00000350)
#define HWIO_MMSS_HDMI_TPG_RECTANGLE_RMSK                                                   0xff00ff
#define HWIO_MMSS_HDMI_TPG_RECTANGLE_IN          \
        in_dword_masked(HWIO_MMSS_HDMI_TPG_RECTANGLE_ADDR, HWIO_MMSS_HDMI_TPG_RECTANGLE_RMSK)
#define HWIO_MMSS_HDMI_TPG_RECTANGLE_INM(m)      \
        in_dword_masked(HWIO_MMSS_HDMI_TPG_RECTANGLE_ADDR, m)
#define HWIO_MMSS_HDMI_TPG_RECTANGLE_OUT(v)      \
        out_dword(HWIO_MMSS_HDMI_TPG_RECTANGLE_ADDR,v)
#define HWIO_MMSS_HDMI_TPG_RECTANGLE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_HDMI_TPG_RECTANGLE_ADDR,m,v,HWIO_MMSS_HDMI_TPG_RECTANGLE_IN)
#define HWIO_MMSS_HDMI_TPG_RECTANGLE_RECTANGLE_WIDTH_BMSK                                   0xff0000
#define HWIO_MMSS_HDMI_TPG_RECTANGLE_RECTANGLE_WIDTH_SHFT                                       0x10
#define HWIO_MMSS_HDMI_TPG_RECTANGLE_RECTANGLE_HEIGHT_BMSK                                      0xff
#define HWIO_MMSS_HDMI_TPG_RECTANGLE_RECTANGLE_HEIGHT_SHFT                                       0x0

#define HWIO_MMSS_HDMI_TPG_INITIAL_VALUE_ADDR                                             (MMSS_HDMI_REG_BASE      + 0x00000354)
#define HWIO_MMSS_HDMI_TPG_INITIAL_VALUE_RMSK                                               0xffffff
#define HWIO_MMSS_HDMI_TPG_INITIAL_VALUE_IN          \
        in_dword_masked(HWIO_MMSS_HDMI_TPG_INITIAL_VALUE_ADDR, HWIO_MMSS_HDMI_TPG_INITIAL_VALUE_RMSK)
#define HWIO_MMSS_HDMI_TPG_INITIAL_VALUE_INM(m)      \
        in_dword_masked(HWIO_MMSS_HDMI_TPG_INITIAL_VALUE_ADDR, m)
#define HWIO_MMSS_HDMI_TPG_INITIAL_VALUE_OUT(v)      \
        out_dword(HWIO_MMSS_HDMI_TPG_INITIAL_VALUE_ADDR,v)
#define HWIO_MMSS_HDMI_TPG_INITIAL_VALUE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_HDMI_TPG_INITIAL_VALUE_ADDR,m,v,HWIO_MMSS_HDMI_TPG_INITIAL_VALUE_IN)
#define HWIO_MMSS_HDMI_TPG_INITIAL_VALUE_INIT_VALUE_BMSK                                    0xffffff
#define HWIO_MMSS_HDMI_TPG_INITIAL_VALUE_INIT_VALUE_SHFT                                         0x0

#define HWIO_MMSS_HDMI_TPG_BLACK_WHITE_PATTERN_FRAMES_ADDR                                (MMSS_HDMI_REG_BASE      + 0x00000358)
#define HWIO_MMSS_HDMI_TPG_BLACK_WHITE_PATTERN_FRAMES_RMSK                                    0xffff
#define HWIO_MMSS_HDMI_TPG_BLACK_WHITE_PATTERN_FRAMES_IN          \
        in_dword_masked(HWIO_MMSS_HDMI_TPG_BLACK_WHITE_PATTERN_FRAMES_ADDR, HWIO_MMSS_HDMI_TPG_BLACK_WHITE_PATTERN_FRAMES_RMSK)
#define HWIO_MMSS_HDMI_TPG_BLACK_WHITE_PATTERN_FRAMES_INM(m)      \
        in_dword_masked(HWIO_MMSS_HDMI_TPG_BLACK_WHITE_PATTERN_FRAMES_ADDR, m)
#define HWIO_MMSS_HDMI_TPG_BLACK_WHITE_PATTERN_FRAMES_OUT(v)      \
        out_dword(HWIO_MMSS_HDMI_TPG_BLACK_WHITE_PATTERN_FRAMES_ADDR,v)
#define HWIO_MMSS_HDMI_TPG_BLACK_WHITE_PATTERN_FRAMES_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_HDMI_TPG_BLACK_WHITE_PATTERN_FRAMES_ADDR,m,v,HWIO_MMSS_HDMI_TPG_BLACK_WHITE_PATTERN_FRAMES_IN)
#define HWIO_MMSS_HDMI_TPG_BLACK_WHITE_PATTERN_FRAMES_NUMBER_OF_FRAMES_BMSK                   0xffff
#define HWIO_MMSS_HDMI_TPG_BLACK_WHITE_PATTERN_FRAMES_NUMBER_OF_FRAMES_SHFT                      0x0

#define HWIO_MMSS_HDMI_TPG_RGB_MAPPING_ADDR                                               (MMSS_HDMI_REG_BASE      + 0x0000035c)
#define HWIO_MMSS_HDMI_TPG_RGB_MAPPING_RMSK                                                     0x3f
#define HWIO_MMSS_HDMI_TPG_RGB_MAPPING_IN          \
        in_dword_masked(HWIO_MMSS_HDMI_TPG_RGB_MAPPING_ADDR, HWIO_MMSS_HDMI_TPG_RGB_MAPPING_RMSK)
#define HWIO_MMSS_HDMI_TPG_RGB_MAPPING_INM(m)      \
        in_dword_masked(HWIO_MMSS_HDMI_TPG_RGB_MAPPING_ADDR, m)
#define HWIO_MMSS_HDMI_TPG_RGB_MAPPING_OUT(v)      \
        out_dword(HWIO_MMSS_HDMI_TPG_RGB_MAPPING_ADDR,v)
#define HWIO_MMSS_HDMI_TPG_RGB_MAPPING_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_HDMI_TPG_RGB_MAPPING_ADDR,m,v,HWIO_MMSS_HDMI_TPG_RGB_MAPPING_IN)
#define HWIO_MMSS_HDMI_TPG_RGB_MAPPING_TPG_B_MAPPING_BMSK                                       0x30
#define HWIO_MMSS_HDMI_TPG_RGB_MAPPING_TPG_B_MAPPING_SHFT                                        0x4
#define HWIO_MMSS_HDMI_TPG_RGB_MAPPING_TPG_G_MAPPING_BMSK                                        0xc
#define HWIO_MMSS_HDMI_TPG_RGB_MAPPING_TPG_G_MAPPING_SHFT                                        0x2
#define HWIO_MMSS_HDMI_TPG_RGB_MAPPING_TPG_R_MAPPING_BMSK                                        0x3
#define HWIO_MMSS_HDMI_TPG_RGB_MAPPING_TPG_R_MAPPING_SHFT                                        0x0

#define HWIO_MMSS_HDMI_CEC_COMPL_CTL_ADDR                                                 (MMSS_HDMI_REG_BASE      + 0x00000360)
#define HWIO_MMSS_HDMI_CEC_COMPL_CTL_RMSK                                                       0x1f
#define HWIO_MMSS_HDMI_CEC_COMPL_CTL_IN          \
        in_dword_masked(HWIO_MMSS_HDMI_CEC_COMPL_CTL_ADDR, HWIO_MMSS_HDMI_CEC_COMPL_CTL_RMSK)
#define HWIO_MMSS_HDMI_CEC_COMPL_CTL_INM(m)      \
        in_dword_masked(HWIO_MMSS_HDMI_CEC_COMPL_CTL_ADDR, m)
#define HWIO_MMSS_HDMI_CEC_COMPL_CTL_OUT(v)      \
        out_dword(HWIO_MMSS_HDMI_CEC_COMPL_CTL_ADDR,v)
#define HWIO_MMSS_HDMI_CEC_COMPL_CTL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_HDMI_CEC_COMPL_CTL_ADDR,m,v,HWIO_MMSS_HDMI_CEC_COMPL_CTL_IN)
#define HWIO_MMSS_HDMI_CEC_COMPL_CTL_NACK_ENABLE_BMSK                                           0x10
#define HWIO_MMSS_HDMI_CEC_COMPL_CTL_NACK_ENABLE_SHFT                                            0x4
#define HWIO_MMSS_HDMI_CEC_COMPL_CTL_RD_BIT_COUNT_RESET_ENABLE_BMSK                              0x8
#define HWIO_MMSS_HDMI_CEC_COMPL_CTL_RD_BIT_COUNT_RESET_ENABLE_SHFT                              0x3
#define HWIO_MMSS_HDMI_CEC_COMPL_CTL_WR_BIT_COUNT_RESET_ENABLE_BMSK                              0x4
#define HWIO_MMSS_HDMI_CEC_COMPL_CTL_WR_BIT_COUNT_RESET_ENABLE_SHFT                              0x2
#define HWIO_MMSS_HDMI_CEC_COMPL_CTL_WRITE_CHECK_ENABLE_BMSK                                     0x2
#define HWIO_MMSS_HDMI_CEC_COMPL_CTL_WRITE_CHECK_ENABLE_SHFT                                     0x1
#define HWIO_MMSS_HDMI_CEC_COMPL_CTL_BIT_TOTAL_ERR_ENABLE_BMSK                                   0x1
#define HWIO_MMSS_HDMI_CEC_COMPL_CTL_BIT_TOTAL_ERR_ENABLE_SHFT                                   0x0

#define HWIO_MMSS_HDMI_CEC_RD_START_RANGE_ADDR                                            (MMSS_HDMI_REG_BASE      + 0x00000364)
#define HWIO_MMSS_HDMI_CEC_RD_START_RANGE_RMSK                                            0xffffffff
#define HWIO_MMSS_HDMI_CEC_RD_START_RANGE_IN          \
        in_dword_masked(HWIO_MMSS_HDMI_CEC_RD_START_RANGE_ADDR, HWIO_MMSS_HDMI_CEC_RD_START_RANGE_RMSK)
#define HWIO_MMSS_HDMI_CEC_RD_START_RANGE_INM(m)      \
        in_dword_masked(HWIO_MMSS_HDMI_CEC_RD_START_RANGE_ADDR, m)
#define HWIO_MMSS_HDMI_CEC_RD_START_RANGE_OUT(v)      \
        out_dword(HWIO_MMSS_HDMI_CEC_RD_START_RANGE_ADDR,v)
#define HWIO_MMSS_HDMI_CEC_RD_START_RANGE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_HDMI_CEC_RD_START_RANGE_ADDR,m,v,HWIO_MMSS_HDMI_CEC_RD_START_RANGE_IN)
#define HWIO_MMSS_HDMI_CEC_RD_START_RANGE_READ_STR_TOT_ERR_HI_BMSK                        0xf0000000
#define HWIO_MMSS_HDMI_CEC_RD_START_RANGE_READ_STR_TOT_ERR_HI_SHFT                              0x1c
#define HWIO_MMSS_HDMI_CEC_RD_START_RANGE_READ_STR_TOT_ERR_LO_BMSK                         0xf000000
#define HWIO_MMSS_HDMI_CEC_RD_START_RANGE_READ_STR_TOT_ERR_LO_SHFT                              0x18
#define HWIO_MMSS_HDMI_CEC_RD_START_RANGE_READ_STR_0_ERR_HI_BMSK                            0xf00000
#define HWIO_MMSS_HDMI_CEC_RD_START_RANGE_READ_STR_0_ERR_HI_SHFT                                0x14
#define HWIO_MMSS_HDMI_CEC_RD_START_RANGE_READ_STR_0_ERR_LO_BMSK                             0xf0000
#define HWIO_MMSS_HDMI_CEC_RD_START_RANGE_READ_STR_0_ERR_LO_SHFT                                0x10
#define HWIO_MMSS_HDMI_CEC_RD_START_RANGE_READ_STR_TOT_HI_BMSK                                0xf000
#define HWIO_MMSS_HDMI_CEC_RD_START_RANGE_READ_STR_TOT_HI_SHFT                                   0xc
#define HWIO_MMSS_HDMI_CEC_RD_START_RANGE_READ_STR_TOT_LO_BMSK                                 0xf00
#define HWIO_MMSS_HDMI_CEC_RD_START_RANGE_READ_STR_TOT_LO_SHFT                                   0x8
#define HWIO_MMSS_HDMI_CEC_RD_START_RANGE_READ_STR_0_HI_BMSK                                    0xf0
#define HWIO_MMSS_HDMI_CEC_RD_START_RANGE_READ_STR_0_HI_SHFT                                     0x4
#define HWIO_MMSS_HDMI_CEC_RD_START_RANGE_READ_STR_0_LO_BMSK                                     0xf
#define HWIO_MMSS_HDMI_CEC_RD_START_RANGE_READ_STR_0_LO_SHFT                                     0x0

#define HWIO_MMSS_HDMI_CEC_RD_TOTAL_RANGE_ADDR                                            (MMSS_HDMI_REG_BASE      + 0x00000368)
#define HWIO_MMSS_HDMI_CEC_RD_TOTAL_RANGE_RMSK                                                  0xff
#define HWIO_MMSS_HDMI_CEC_RD_TOTAL_RANGE_IN          \
        in_dword_masked(HWIO_MMSS_HDMI_CEC_RD_TOTAL_RANGE_ADDR, HWIO_MMSS_HDMI_CEC_RD_TOTAL_RANGE_RMSK)
#define HWIO_MMSS_HDMI_CEC_RD_TOTAL_RANGE_INM(m)      \
        in_dword_masked(HWIO_MMSS_HDMI_CEC_RD_TOTAL_RANGE_ADDR, m)
#define HWIO_MMSS_HDMI_CEC_RD_TOTAL_RANGE_OUT(v)      \
        out_dword(HWIO_MMSS_HDMI_CEC_RD_TOTAL_RANGE_ADDR,v)
#define HWIO_MMSS_HDMI_CEC_RD_TOTAL_RANGE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_HDMI_CEC_RD_TOTAL_RANGE_ADDR,m,v,HWIO_MMSS_HDMI_CEC_RD_TOTAL_RANGE_IN)
#define HWIO_MMSS_HDMI_CEC_RD_TOTAL_RANGE_READ_TOT_ERR_HI_BMSK                                  0xf0
#define HWIO_MMSS_HDMI_CEC_RD_TOTAL_RANGE_READ_TOT_ERR_HI_SHFT                                   0x4
#define HWIO_MMSS_HDMI_CEC_RD_TOTAL_RANGE_READ_TOT_ERR_LO_BMSK                                   0xf
#define HWIO_MMSS_HDMI_CEC_RD_TOTAL_RANGE_READ_TOT_ERR_LO_SHFT                                   0x0

#define HWIO_MMSS_HDMI_CEC_RD_ERR_RESP_LO_ADDR                                            (MMSS_HDMI_REG_BASE      + 0x0000036c)
#define HWIO_MMSS_HDMI_CEC_RD_ERR_RESP_LO_RMSK                                                  0x7f
#define HWIO_MMSS_HDMI_CEC_RD_ERR_RESP_LO_IN          \
        in_dword_masked(HWIO_MMSS_HDMI_CEC_RD_ERR_RESP_LO_ADDR, HWIO_MMSS_HDMI_CEC_RD_ERR_RESP_LO_RMSK)
#define HWIO_MMSS_HDMI_CEC_RD_ERR_RESP_LO_INM(m)      \
        in_dword_masked(HWIO_MMSS_HDMI_CEC_RD_ERR_RESP_LO_ADDR, m)
#define HWIO_MMSS_HDMI_CEC_RD_ERR_RESP_LO_OUT(v)      \
        out_dword(HWIO_MMSS_HDMI_CEC_RD_ERR_RESP_LO_ADDR,v)
#define HWIO_MMSS_HDMI_CEC_RD_ERR_RESP_LO_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_HDMI_CEC_RD_ERR_RESP_LO_ADDR,m,v,HWIO_MMSS_HDMI_CEC_RD_ERR_RESP_LO_IN)
#define HWIO_MMSS_HDMI_CEC_RD_ERR_RESP_LO_READ_ERR_RESP_LO_BMSK                                 0x7f
#define HWIO_MMSS_HDMI_CEC_RD_ERR_RESP_LO_READ_ERR_RESP_LO_SHFT                                  0x0

#define HWIO_MMSS_HDMI_CEC_WR_CHECK_CONFIG_ADDR                                           (MMSS_HDMI_REG_BASE      + 0x00000370)
#define HWIO_MMSS_HDMI_CEC_WR_CHECK_CONFIG_RMSK                                                  0x7
#define HWIO_MMSS_HDMI_CEC_WR_CHECK_CONFIG_IN          \
        in_dword_masked(HWIO_MMSS_HDMI_CEC_WR_CHECK_CONFIG_ADDR, HWIO_MMSS_HDMI_CEC_WR_CHECK_CONFIG_RMSK)
#define HWIO_MMSS_HDMI_CEC_WR_CHECK_CONFIG_INM(m)      \
        in_dword_masked(HWIO_MMSS_HDMI_CEC_WR_CHECK_CONFIG_ADDR, m)
#define HWIO_MMSS_HDMI_CEC_WR_CHECK_CONFIG_OUT(v)      \
        out_dword(HWIO_MMSS_HDMI_CEC_WR_CHECK_CONFIG_ADDR,v)
#define HWIO_MMSS_HDMI_CEC_WR_CHECK_CONFIG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_HDMI_CEC_WR_CHECK_CONFIG_ADDR,m,v,HWIO_MMSS_HDMI_CEC_WR_CHECK_CONFIG_IN)
#define HWIO_MMSS_HDMI_CEC_WR_CHECK_CONFIG_WRITE_CHECK_COUNT_BMSK                                0x7
#define HWIO_MMSS_HDMI_CEC_WR_CHECK_CONFIG_WRITE_CHECK_COUNT_SHFT                                0x0

#define HWIO_MMSS_HDMI_INTERNAL_TIMING_MODE_ADDR                                          (MMSS_HDMI_REG_BASE      + 0x00000374)
#define HWIO_MMSS_HDMI_INTERNAL_TIMING_MODE_RMSK                                                 0x1
#define HWIO_MMSS_HDMI_INTERNAL_TIMING_MODE_IN          \
        in_dword_masked(HWIO_MMSS_HDMI_INTERNAL_TIMING_MODE_ADDR, HWIO_MMSS_HDMI_INTERNAL_TIMING_MODE_RMSK)
#define HWIO_MMSS_HDMI_INTERNAL_TIMING_MODE_INM(m)      \
        in_dword_masked(HWIO_MMSS_HDMI_INTERNAL_TIMING_MODE_ADDR, m)
#define HWIO_MMSS_HDMI_INTERNAL_TIMING_MODE_OUT(v)      \
        out_dword(HWIO_MMSS_HDMI_INTERNAL_TIMING_MODE_ADDR,v)
#define HWIO_MMSS_HDMI_INTERNAL_TIMING_MODE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_HDMI_INTERNAL_TIMING_MODE_ADDR,m,v,HWIO_MMSS_HDMI_INTERNAL_TIMING_MODE_IN)
#define HWIO_MMSS_HDMI_INTERNAL_TIMING_MODE_HSYNC_SEEN_EN_BMSK                                   0x1
#define HWIO_MMSS_HDMI_INTERNAL_TIMING_MODE_HSYNC_SEEN_EN_SHFT                                   0x0

#define HWIO_MMSS_HDMI_CTRL_SW_RESET_ADDR                                                 (MMSS_HDMI_REG_BASE      + 0x00000378)
#define HWIO_MMSS_HDMI_CTRL_SW_RESET_RMSK                                                      0x3ff
#define HWIO_MMSS_HDMI_CTRL_SW_RESET_IN          \
        in_dword_masked(HWIO_MMSS_HDMI_CTRL_SW_RESET_ADDR, HWIO_MMSS_HDMI_CTRL_SW_RESET_RMSK)
#define HWIO_MMSS_HDMI_CTRL_SW_RESET_INM(m)      \
        in_dword_masked(HWIO_MMSS_HDMI_CTRL_SW_RESET_ADDR, m)
#define HWIO_MMSS_HDMI_CTRL_SW_RESET_OUT(v)      \
        out_dword(HWIO_MMSS_HDMI_CTRL_SW_RESET_ADDR,v)
#define HWIO_MMSS_HDMI_CTRL_SW_RESET_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_HDMI_CTRL_SW_RESET_ADDR,m,v,HWIO_MMSS_HDMI_CTRL_SW_RESET_IN)
#define HWIO_MMSS_HDMI_CTRL_SW_RESET_HDCP2P2_SW_RESET_BMSK                                     0x200
#define HWIO_MMSS_HDMI_CTRL_SW_RESET_HDCP2P2_SW_RESET_SHFT                                       0x9
#define HWIO_MMSS_HDMI_CTRL_SW_RESET_EFUSE_SW_RESET_BMSK                                       0x100
#define HWIO_MMSS_HDMI_CTRL_SW_RESET_EFUSE_SW_RESET_SHFT                                         0x8
#define HWIO_MMSS_HDMI_CTRL_SW_RESET_HPD_SW_RESET_BMSK                                          0x80
#define HWIO_MMSS_HDMI_CTRL_SW_RESET_HPD_SW_RESET_SHFT                                           0x7
#define HWIO_MMSS_HDMI_CTRL_SW_RESET_CEC_SW_RESET_BMSK                                          0x40
#define HWIO_MMSS_HDMI_CTRL_SW_RESET_CEC_SW_RESET_SHFT                                           0x6
#define HWIO_MMSS_HDMI_CTRL_SW_RESET_PLUGIN_SW_RESET_BMSK                                       0x20
#define HWIO_MMSS_HDMI_CTRL_SW_RESET_PLUGIN_SW_RESET_SHFT                                        0x5
#define HWIO_MMSS_HDMI_CTRL_SW_RESET_AUD_SW_RESET_BMSK                                          0x10
#define HWIO_MMSS_HDMI_CTRL_SW_RESET_AUD_SW_RESET_SHFT                                           0x4
#define HWIO_MMSS_HDMI_CTRL_SW_RESET_VBI_SW_RESET_BMSK                                           0x8
#define HWIO_MMSS_HDMI_CTRL_SW_RESET_VBI_SW_RESET_SHFT                                           0x3
#define HWIO_MMSS_HDMI_CTRL_SW_RESET_I2C_SW_RESET_BMSK                                           0x4
#define HWIO_MMSS_HDMI_CTRL_SW_RESET_I2C_SW_RESET_SHFT                                           0x2
#define HWIO_MMSS_HDMI_CTRL_SW_RESET_HDCP_SW_RESET_BMSK                                          0x2
#define HWIO_MMSS_HDMI_CTRL_SW_RESET_HDCP_SW_RESET_SHFT                                          0x1
#define HWIO_MMSS_HDMI_CTRL_SW_RESET_CTRL_SW_RESET_BMSK                                          0x1
#define HWIO_MMSS_HDMI_CTRL_SW_RESET_CTRL_SW_RESET_SHFT                                          0x0

#define HWIO_MMSS_HDMI_CTRL_AUDIO_RESET_ADDR                                              (MMSS_HDMI_REG_BASE      + 0x0000037c)
#define HWIO_MMSS_HDMI_CTRL_AUDIO_RESET_RMSK                                                     0x1
#define HWIO_MMSS_HDMI_CTRL_AUDIO_RESET_IN          \
        in_dword_masked(HWIO_MMSS_HDMI_CTRL_AUDIO_RESET_ADDR, HWIO_MMSS_HDMI_CTRL_AUDIO_RESET_RMSK)
#define HWIO_MMSS_HDMI_CTRL_AUDIO_RESET_INM(m)      \
        in_dword_masked(HWIO_MMSS_HDMI_CTRL_AUDIO_RESET_ADDR, m)
#define HWIO_MMSS_HDMI_CTRL_AUDIO_RESET_OUT(v)      \
        out_dword(HWIO_MMSS_HDMI_CTRL_AUDIO_RESET_ADDR,v)
#define HWIO_MMSS_HDMI_CTRL_AUDIO_RESET_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_HDMI_CTRL_AUDIO_RESET_ADDR,m,v,HWIO_MMSS_HDMI_CTRL_AUDIO_RESET_IN)
#define HWIO_MMSS_HDMI_CTRL_AUDIO_RESET_RESET_FIFO_HDMI_ENABLE_BMSK                              0x1
#define HWIO_MMSS_HDMI_CTRL_AUDIO_RESET_RESET_FIFO_HDMI_ENABLE_SHFT                              0x0

#define HWIO_MMSS_HDMI_SCRATCH_ADDR                                                       (MMSS_HDMI_REG_BASE      + 0x00000380)
#define HWIO_MMSS_HDMI_SCRATCH_RMSK                                                       0xffffffff
#define HWIO_MMSS_HDMI_SCRATCH_IN          \
        in_dword_masked(HWIO_MMSS_HDMI_SCRATCH_ADDR, HWIO_MMSS_HDMI_SCRATCH_RMSK)
#define HWIO_MMSS_HDMI_SCRATCH_INM(m)      \
        in_dword_masked(HWIO_MMSS_HDMI_SCRATCH_ADDR, m)
#define HWIO_MMSS_HDMI_SCRATCH_OUT(v)      \
        out_dword(HWIO_MMSS_HDMI_SCRATCH_ADDR,v)
#define HWIO_MMSS_HDMI_SCRATCH_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_HDMI_SCRATCH_ADDR,m,v,HWIO_MMSS_HDMI_SCRATCH_IN)
#define HWIO_MMSS_HDMI_SCRATCH_SPARE_HDMI_BMSK                                            0xffffffff
#define HWIO_MMSS_HDMI_SCRATCH_SPARE_HDMI_SHFT                                                   0x0

#define HWIO_MMSS_HDMI_CLK_CTRL_ADDR                                                      (MMSS_HDMI_REG_BASE      + 0x00000384)
#define HWIO_MMSS_HDMI_CLK_CTRL_RMSK                                                            0x13
#define HWIO_MMSS_HDMI_CLK_CTRL_IN          \
        in_dword_masked(HWIO_MMSS_HDMI_CLK_CTRL_ADDR, HWIO_MMSS_HDMI_CLK_CTRL_RMSK)
#define HWIO_MMSS_HDMI_CLK_CTRL_INM(m)      \
        in_dword_masked(HWIO_MMSS_HDMI_CLK_CTRL_ADDR, m)
#define HWIO_MMSS_HDMI_CLK_CTRL_OUT(v)      \
        out_dword(HWIO_MMSS_HDMI_CLK_CTRL_ADDR,v)
#define HWIO_MMSS_HDMI_CLK_CTRL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_HDMI_CLK_CTRL_ADDR,m,v,HWIO_MMSS_HDMI_CLK_CTRL_IN)
#define HWIO_MMSS_HDMI_CLK_CTRL_AES_CLK_FORCE_ON_BMSK                                           0x10
#define HWIO_MMSS_HDMI_CLK_CTRL_AES_CLK_FORCE_ON_SHFT                                            0x4
#define HWIO_MMSS_HDMI_CLK_CTRL_APP_CLK_FORCE_ON_BMSK                                            0x2
#define HWIO_MMSS_HDMI_CLK_CTRL_APP_CLK_FORCE_ON_SHFT                                            0x1
#define HWIO_MMSS_HDMI_CLK_CTRL_PIXEL_CLK_FORCE_ON_BMSK                                          0x1
#define HWIO_MMSS_HDMI_CLK_CTRL_PIXEL_CLK_FORCE_ON_SHFT                                          0x0

#define HWIO_MMSS_HDMI_CLK_ACTIVE_ADDR                                                    (MMSS_HDMI_REG_BASE      + 0x00000388)
#define HWIO_MMSS_HDMI_CLK_ACTIVE_RMSK                                                         0x13f
#define HWIO_MMSS_HDMI_CLK_ACTIVE_IN          \
        in_dword_masked(HWIO_MMSS_HDMI_CLK_ACTIVE_ADDR, HWIO_MMSS_HDMI_CLK_ACTIVE_RMSK)
#define HWIO_MMSS_HDMI_CLK_ACTIVE_INM(m)      \
        in_dword_masked(HWIO_MMSS_HDMI_CLK_ACTIVE_ADDR, m)
#define HWIO_MMSS_HDMI_CLK_ACTIVE_AES_CLK_ACTIVE_BMSK                                          0x100
#define HWIO_MMSS_HDMI_CLK_ACTIVE_AES_CLK_ACTIVE_SHFT                                            0x8
#define HWIO_MMSS_HDMI_CLK_ACTIVE_HDMI_TPG_PIXEL_CLK_ACTIVE_BMSK                                0x20
#define HWIO_MMSS_HDMI_CLK_ACTIVE_HDMI_TPG_PIXEL_CLK_ACTIVE_SHFT                                 0x5
#define HWIO_MMSS_HDMI_CLK_ACTIVE_HDMI_APP_CLK_ACTIVE_BMSK                                      0x10
#define HWIO_MMSS_HDMI_CLK_ACTIVE_HDMI_APP_CLK_ACTIVE_SHFT                                       0x4
#define HWIO_MMSS_HDMI_CLK_ACTIVE_HDCP_APP_CLK_ACTIVE_BMSK                                       0x8
#define HWIO_MMSS_HDMI_CLK_ACTIVE_HDCP_APP_CLK_ACTIVE_SHFT                                       0x3
#define HWIO_MMSS_HDMI_CLK_ACTIVE_CEC_APP_CLK_ACTIVE_BMSK                                        0x4
#define HWIO_MMSS_HDMI_CLK_ACTIVE_CEC_APP_CLK_ACTIVE_SHFT                                        0x2
#define HWIO_MMSS_HDMI_CLK_ACTIVE_HDMI_PIXEL_CLK_ACTIVE_BMSK                                     0x2
#define HWIO_MMSS_HDMI_CLK_ACTIVE_HDMI_PIXEL_CLK_ACTIVE_SHFT                                     0x1
#define HWIO_MMSS_HDMI_CLK_ACTIVE_HDCP_PIXEL_CLK_ACTIVE_BMSK                                     0x1
#define HWIO_MMSS_HDMI_CLK_ACTIVE_HDCP_PIXEL_CLK_ACTIVE_SHFT                                     0x0

#define HWIO_MMSS_HDMI_VBI_CFG_ADDR                                                       (MMSS_HDMI_REG_BASE      + 0x0000038c)
#define HWIO_MMSS_HDMI_VBI_CFG_RMSK                                                              0x1
#define HWIO_MMSS_HDMI_VBI_CFG_IN          \
        in_dword_masked(HWIO_MMSS_HDMI_VBI_CFG_ADDR, HWIO_MMSS_HDMI_VBI_CFG_RMSK)
#define HWIO_MMSS_HDMI_VBI_CFG_INM(m)      \
        in_dword_masked(HWIO_MMSS_HDMI_VBI_CFG_ADDR, m)
#define HWIO_MMSS_HDMI_VBI_CFG_OUT(v)      \
        out_dword(HWIO_MMSS_HDMI_VBI_CFG_ADDR,v)
#define HWIO_MMSS_HDMI_VBI_CFG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_HDMI_VBI_CFG_ADDR,m,v,HWIO_MMSS_HDMI_VBI_CFG_IN)
#define HWIO_MMSS_HDMI_VBI_CFG_ENABLE_BMSK                                                       0x1
#define HWIO_MMSS_HDMI_VBI_CFG_ENABLE_SHFT                                                       0x0

#define HWIO_MMSS_HDMI_CRYPTO_VERSION_ADDR                                                (MMSS_HDMI_REG_BASE      + 0x00000400)
#define HWIO_MMSS_HDMI_CRYPTO_VERSION_RMSK                                                0xffffffff
#define HWIO_MMSS_HDMI_CRYPTO_VERSION_IN          \
        in_dword_masked(HWIO_MMSS_HDMI_CRYPTO_VERSION_ADDR, HWIO_MMSS_HDMI_CRYPTO_VERSION_RMSK)
#define HWIO_MMSS_HDMI_CRYPTO_VERSION_INM(m)      \
        in_dword_masked(HWIO_MMSS_HDMI_CRYPTO_VERSION_ADDR, m)
#define HWIO_MMSS_HDMI_CRYPTO_VERSION_MAJ_VER_BMSK                                        0xff000000
#define HWIO_MMSS_HDMI_CRYPTO_VERSION_MAJ_VER_SHFT                                              0x18
#define HWIO_MMSS_HDMI_CRYPTO_VERSION_MIN_VER_BMSK                                          0xff0000
#define HWIO_MMSS_HDMI_CRYPTO_VERSION_MIN_VER_SHFT                                              0x10
#define HWIO_MMSS_HDMI_CRYPTO_VERSION_STEP_VER_BMSK                                           0xffff
#define HWIO_MMSS_HDMI_CRYPTO_VERSION_STEP_VER_SHFT                                              0x0

#define HWIO_MMSS_HDMI_HDCP2P2_CTRL_ADDR                                                  (MMSS_HDMI_REG_BASE      + 0x00000424)
#define HWIO_MMSS_HDMI_HDCP2P2_CTRL_RMSK                                                  0x73fff911
#define HWIO_MMSS_HDMI_HDCP2P2_CTRL_IN          \
        in_dword_masked(HWIO_MMSS_HDMI_HDCP2P2_CTRL_ADDR, HWIO_MMSS_HDMI_HDCP2P2_CTRL_RMSK)
#define HWIO_MMSS_HDMI_HDCP2P2_CTRL_INM(m)      \
        in_dword_masked(HWIO_MMSS_HDMI_HDCP2P2_CTRL_ADDR, m)
#define HWIO_MMSS_HDMI_HDCP2P2_CTRL_OUT(v)      \
        out_dword(HWIO_MMSS_HDMI_HDCP2P2_CTRL_ADDR,v)
#define HWIO_MMSS_HDMI_HDCP2P2_CTRL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_HDMI_HDCP2P2_CTRL_ADDR,m,v,HWIO_MMSS_HDMI_HDCP2P2_CTRL_IN)
#define HWIO_MMSS_HDMI_HDCP2P2_CTRL_EESS_OVERRIDE_BMSK                                    0x40000000
#define HWIO_MMSS_HDMI_HDCP2P2_CTRL_EESS_OVERRIDE_SHFT                                          0x1e
#define HWIO_MMSS_HDMI_HDCP2P2_CTRL_AES_BASE_KEY_LSB_ALIGN_BMSK                           0x20000000
#define HWIO_MMSS_HDMI_HDCP2P2_CTRL_AES_BASE_KEY_LSB_ALIGN_SHFT                                 0x1d
#define HWIO_MMSS_HDMI_HDCP2P2_CTRL_CRYPTO_CGC_OVERRIDE_BMSK                              0x10000000
#define HWIO_MMSS_HDMI_HDCP2P2_CTRL_CRYPTO_CGC_OVERRIDE_SHFT                                    0x1c
#define HWIO_MMSS_HDMI_HDCP2P2_CTRL_CRYPTO_KEY_SWAP_SEL_BMSK                               0x3f00000
#define HWIO_MMSS_HDMI_HDCP2P2_CTRL_CRYPTO_KEY_SWAP_SEL_SHFT                                    0x14
#define HWIO_MMSS_HDMI_HDCP2P2_CTRL_CRYPTO_IV_SWAP_SEL_BMSK                                  0xf0000
#define HWIO_MMSS_HDMI_HDCP2P2_CTRL_CRYPTO_IV_SWAP_SEL_SHFT                                     0x10
#define HWIO_MMSS_HDMI_HDCP2P2_CTRL_CRYPTO_DATA_SWAP_SEL_BMSK                                 0xf000
#define HWIO_MMSS_HDMI_HDCP2P2_CTRL_CRYPTO_DATA_SWAP_SEL_SHFT                                    0xc
#define HWIO_MMSS_HDMI_HDCP2P2_CTRL_HDCP2P2_KEY_STREAM_BRIDGE_MODE_BMSK                        0x800
#define HWIO_MMSS_HDMI_HDCP2P2_CTRL_HDCP2P2_KEY_STREAM_BRIDGE_MODE_SHFT                          0xb
#define HWIO_MMSS_HDMI_HDCP2P2_CTRL_HDCP2P2_BYTE_SWAP_BMSK                                     0x100
#define HWIO_MMSS_HDMI_HDCP2P2_CTRL_HDCP2P2_BYTE_SWAP_SHFT                                       0x8
#define HWIO_MMSS_HDMI_HDCP2P2_CTRL_HDCP2P2_RGB_SWAP_BMSK                                       0x10
#define HWIO_MMSS_HDMI_HDCP2P2_CTRL_HDCP2P2_RGB_SWAP_SHFT                                        0x4
#define HWIO_MMSS_HDMI_HDCP2P2_CTRL_HDCP2P2_PIXEL_SWAP_BMSK                                      0x1
#define HWIO_MMSS_HDMI_HDCP2P2_CTRL_HDCP2P2_PIXEL_SWAP_SHFT                                      0x0

#define HWIO_MMSS_HDMI_DDC_INT_CTRL0_ADDR                                                 (MMSS_HDMI_REG_BASE      + 0x00000430)
#define HWIO_MMSS_HDMI_DDC_INT_CTRL0_RMSK                                                 0xfffff777
#define HWIO_MMSS_HDMI_DDC_INT_CTRL0_IN          \
        in_dword_masked(HWIO_MMSS_HDMI_DDC_INT_CTRL0_ADDR, HWIO_MMSS_HDMI_DDC_INT_CTRL0_RMSK)
#define HWIO_MMSS_HDMI_DDC_INT_CTRL0_INM(m)      \
        in_dword_masked(HWIO_MMSS_HDMI_DDC_INT_CTRL0_ADDR, m)
#define HWIO_MMSS_HDMI_DDC_INT_CTRL0_OUT(v)      \
        out_dword(HWIO_MMSS_HDMI_DDC_INT_CTRL0_ADDR,v)
#define HWIO_MMSS_HDMI_DDC_INT_CTRL0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_HDMI_DDC_INT_CTRL0_ADDR,m,v,HWIO_MMSS_HDMI_DDC_INT_CTRL0_IN)
#define HWIO_MMSS_HDMI_DDC_INT_CTRL0_RXSTATUS_MESSAGE_SIZE_MASK_BMSK                      0x80000000
#define HWIO_MMSS_HDMI_DDC_INT_CTRL0_RXSTATUS_MESSAGE_SIZE_MASK_SHFT                            0x1f
#define HWIO_MMSS_HDMI_DDC_INT_CTRL0_RXSTATUS_MESSAGE_SIZE_ACK_BMSK                       0x40000000
#define HWIO_MMSS_HDMI_DDC_INT_CTRL0_RXSTATUS_MESSAGE_SIZE_ACK_SHFT                             0x1e
#define HWIO_MMSS_HDMI_DDC_INT_CTRL0_RXSTATUS_MESSAGE_SIZE_BMSK                           0x3ff00000
#define HWIO_MMSS_HDMI_DDC_INT_CTRL0_RXSTATUS_MESSAGE_SIZE_SHFT                                 0x14
#define HWIO_MMSS_HDMI_DDC_INT_CTRL0_RXSTATUS_READY_MASK_BMSK                                0xc0000
#define HWIO_MMSS_HDMI_DDC_INT_CTRL0_RXSTATUS_READY_MASK_SHFT                                   0x12
#define HWIO_MMSS_HDMI_DDC_INT_CTRL0_RXSTATUS_READY_ACK_BMSK                                 0x20000
#define HWIO_MMSS_HDMI_DDC_INT_CTRL0_RXSTATUS_READY_ACK_SHFT                                    0x11
#define HWIO_MMSS_HDMI_DDC_INT_CTRL0_RXSTATUS_READY_BMSK                                     0x10000
#define HWIO_MMSS_HDMI_DDC_INT_CTRL0_RXSTATUS_READY_SHFT                                        0x10
#define HWIO_MMSS_HDMI_DDC_INT_CTRL0_RXSTATUS_READY_NOT_BMSK                                  0x8000
#define HWIO_MMSS_HDMI_DDC_INT_CTRL0_RXSTATUS_READY_NOT_SHFT                                     0xf
#define HWIO_MMSS_HDMI_DDC_INT_CTRL0_RXSTATUS_REAUTH_REQ_MASK_BMSK                            0x4000
#define HWIO_MMSS_HDMI_DDC_INT_CTRL0_RXSTATUS_REAUTH_REQ_MASK_SHFT                               0xe
#define HWIO_MMSS_HDMI_DDC_INT_CTRL0_RXSTATUS_REAUTH_REQ_ACK_BMSK                             0x2000
#define HWIO_MMSS_HDMI_DDC_INT_CTRL0_RXSTATUS_REAUTH_REQ_ACK_SHFT                                0xd
#define HWIO_MMSS_HDMI_DDC_INT_CTRL0_RXSTATUS_REAUTH_REQ_BMSK                                 0x1000
#define HWIO_MMSS_HDMI_DDC_INT_CTRL0_RXSTATUS_REAUTH_REQ_SHFT                                    0xc
#define HWIO_MMSS_HDMI_DDC_INT_CTRL0_RXSTATUS_DDC_FAILED_MASK_BMSK                             0x400
#define HWIO_MMSS_HDMI_DDC_INT_CTRL0_RXSTATUS_DDC_FAILED_MASK_SHFT                               0xa
#define HWIO_MMSS_HDMI_DDC_INT_CTRL0_RXSTATUS_DDC_FAILED_ACK_BMSK                              0x200
#define HWIO_MMSS_HDMI_DDC_INT_CTRL0_RXSTATUS_DDC_FAILED_ACK_SHFT                                0x9
#define HWIO_MMSS_HDMI_DDC_INT_CTRL0_RXSTATUS_DDC_FAILED_BMSK                                  0x100
#define HWIO_MMSS_HDMI_DDC_INT_CTRL0_RXSTATUS_DDC_FAILED_SHFT                                    0x8
#define HWIO_MMSS_HDMI_DDC_INT_CTRL0_RXSTATUS_DDC_DONE_MASK_BMSK                                0x40
#define HWIO_MMSS_HDMI_DDC_INT_CTRL0_RXSTATUS_DDC_DONE_MASK_SHFT                                 0x6
#define HWIO_MMSS_HDMI_DDC_INT_CTRL0_RXSTATUS_DDC_DONE_ACK_BMSK                                 0x20
#define HWIO_MMSS_HDMI_DDC_INT_CTRL0_RXSTATUS_DDC_DONE_ACK_SHFT                                  0x5
#define HWIO_MMSS_HDMI_DDC_INT_CTRL0_RXSTATUS_DDC_DONE_BMSK                                     0x10
#define HWIO_MMSS_HDMI_DDC_INT_CTRL0_RXSTATUS_DDC_DONE_SHFT                                      0x4
#define HWIO_MMSS_HDMI_DDC_INT_CTRL0_RXSTATUS_DDC_REQ_MASK_BMSK                                  0x4
#define HWIO_MMSS_HDMI_DDC_INT_CTRL0_RXSTATUS_DDC_REQ_MASK_SHFT                                  0x2
#define HWIO_MMSS_HDMI_DDC_INT_CTRL0_RXSTATUS_DDC_REQ_ACK_BMSK                                   0x2
#define HWIO_MMSS_HDMI_DDC_INT_CTRL0_RXSTATUS_DDC_REQ_ACK_SHFT                                   0x1
#define HWIO_MMSS_HDMI_DDC_INT_CTRL0_RXSTATUS_DDC_REQ_BMSK                                       0x1
#define HWIO_MMSS_HDMI_DDC_INT_CTRL0_RXSTATUS_DDC_REQ_SHFT                                       0x0

#define HWIO_MMSS_HDMI_DDC_INT_CTRL1_ADDR                                                 (MMSS_HDMI_REG_BASE      + 0x00000434)
#define HWIO_MMSS_HDMI_DDC_INT_CTRL1_RMSK                                                    0x77777
#define HWIO_MMSS_HDMI_DDC_INT_CTRL1_IN          \
        in_dword_masked(HWIO_MMSS_HDMI_DDC_INT_CTRL1_ADDR, HWIO_MMSS_HDMI_DDC_INT_CTRL1_RMSK)
#define HWIO_MMSS_HDMI_DDC_INT_CTRL1_INM(m)      \
        in_dword_masked(HWIO_MMSS_HDMI_DDC_INT_CTRL1_ADDR, m)
#define HWIO_MMSS_HDMI_DDC_INT_CTRL1_OUT(v)      \
        out_dword(HWIO_MMSS_HDMI_DDC_INT_CTRL1_ADDR,v)
#define HWIO_MMSS_HDMI_DDC_INT_CTRL1_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_HDMI_DDC_INT_CTRL1_ADDR,m,v,HWIO_MMSS_HDMI_DDC_INT_CTRL1_IN)
#define HWIO_MMSS_HDMI_DDC_INT_CTRL1_UPDATE_FLAGS_CED_UPDATE_MASK_BMSK                       0x40000
#define HWIO_MMSS_HDMI_DDC_INT_CTRL1_UPDATE_FLAGS_CED_UPDATE_MASK_SHFT                          0x12
#define HWIO_MMSS_HDMI_DDC_INT_CTRL1_UPDATE_FLAGS_CED_UPDATE_ACK_BMSK                        0x20000
#define HWIO_MMSS_HDMI_DDC_INT_CTRL1_UPDATE_FLAGS_CED_UPDATE_ACK_SHFT                           0x11
#define HWIO_MMSS_HDMI_DDC_INT_CTRL1_UPDATE_FLAGS_CED_UPDATE_BMSK                            0x10000
#define HWIO_MMSS_HDMI_DDC_INT_CTRL1_UPDATE_FLAGS_CED_UPDATE_SHFT                               0x10
#define HWIO_MMSS_HDMI_DDC_INT_CTRL1_UPDATE_FLAGS_STATUS_UPDATE_MASK_BMSK                     0x4000
#define HWIO_MMSS_HDMI_DDC_INT_CTRL1_UPDATE_FLAGS_STATUS_UPDATE_MASK_SHFT                        0xe
#define HWIO_MMSS_HDMI_DDC_INT_CTRL1_UPDATE_FLAGS_STATUS_UPDATE_ACK_BMSK                      0x2000
#define HWIO_MMSS_HDMI_DDC_INT_CTRL1_UPDATE_FLAGS_STATUS_UPDATE_ACK_SHFT                         0xd
#define HWIO_MMSS_HDMI_DDC_INT_CTRL1_UPDATE_FLAGS_STATUS_UPDATE_BMSK                          0x1000
#define HWIO_MMSS_HDMI_DDC_INT_CTRL1_UPDATE_FLAGS_STATUS_UPDATE_SHFT                             0xc
#define HWIO_MMSS_HDMI_DDC_INT_CTRL1_UPDATE_FLAGS_DDC_FAILED_MASK_BMSK                         0x400
#define HWIO_MMSS_HDMI_DDC_INT_CTRL1_UPDATE_FLAGS_DDC_FAILED_MASK_SHFT                           0xa
#define HWIO_MMSS_HDMI_DDC_INT_CTRL1_UPDATE_FLAGS_DDC_FAILED_ACK_BMSK                          0x200
#define HWIO_MMSS_HDMI_DDC_INT_CTRL1_UPDATE_FLAGS_DDC_FAILED_ACK_SHFT                            0x9
#define HWIO_MMSS_HDMI_DDC_INT_CTRL1_UPDATE_FLAGS_DDC_FAILED_BMSK                              0x100
#define HWIO_MMSS_HDMI_DDC_INT_CTRL1_UPDATE_FLAGS_DDC_FAILED_SHFT                                0x8
#define HWIO_MMSS_HDMI_DDC_INT_CTRL1_UPDATE_FLAGS_DDC_DONE_MASK_BMSK                            0x40
#define HWIO_MMSS_HDMI_DDC_INT_CTRL1_UPDATE_FLAGS_DDC_DONE_MASK_SHFT                             0x6
#define HWIO_MMSS_HDMI_DDC_INT_CTRL1_UPDATE_FLAGS_DDC_DONE_ACK_BMSK                             0x20
#define HWIO_MMSS_HDMI_DDC_INT_CTRL1_UPDATE_FLAGS_DDC_DONE_ACK_SHFT                              0x5
#define HWIO_MMSS_HDMI_DDC_INT_CTRL1_UPDATE_FLAGS_DDC_DONE_BMSK                                 0x10
#define HWIO_MMSS_HDMI_DDC_INT_CTRL1_UPDATE_FLAGS_DDC_DONE_SHFT                                  0x4
#define HWIO_MMSS_HDMI_DDC_INT_CTRL1_UPDATE_FLAGS_DDC_REQ_MASK_BMSK                              0x4
#define HWIO_MMSS_HDMI_DDC_INT_CTRL1_UPDATE_FLAGS_DDC_REQ_MASK_SHFT                              0x2
#define HWIO_MMSS_HDMI_DDC_INT_CTRL1_UPDATE_FLAGS_DDC_REQ_ACK_BMSK                               0x2
#define HWIO_MMSS_HDMI_DDC_INT_CTRL1_UPDATE_FLAGS_DDC_REQ_ACK_SHFT                               0x1
#define HWIO_MMSS_HDMI_DDC_INT_CTRL1_UPDATE_FLAGS_DDC_REQ_BMSK                                   0x1
#define HWIO_MMSS_HDMI_DDC_INT_CTRL1_UPDATE_FLAGS_DDC_REQ_SHFT                                   0x0

#define HWIO_MMSS_HDMI_DDC_INT_CTRL2_ADDR                                                 (MMSS_HDMI_REG_BASE      + 0x00000438)
#define HWIO_MMSS_HDMI_DDC_INT_CTRL2_RMSK                                                    0x1f777
#define HWIO_MMSS_HDMI_DDC_INT_CTRL2_IN          \
        in_dword_masked(HWIO_MMSS_HDMI_DDC_INT_CTRL2_ADDR, HWIO_MMSS_HDMI_DDC_INT_CTRL2_RMSK)
#define HWIO_MMSS_HDMI_DDC_INT_CTRL2_INM(m)      \
        in_dword_masked(HWIO_MMSS_HDMI_DDC_INT_CTRL2_ADDR, m)
#define HWIO_MMSS_HDMI_DDC_INT_CTRL2_OUT(v)      \
        out_dword(HWIO_MMSS_HDMI_DDC_INT_CTRL2_ADDR,v)
#define HWIO_MMSS_HDMI_DDC_INT_CTRL2_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_HDMI_DDC_INT_CTRL2_ADDR,m,v,HWIO_MMSS_HDMI_DDC_INT_CTRL2_IN)
#define HWIO_MMSS_HDMI_DDC_INT_CTRL2_SCRAMBLER_STATUS_MASK_BMSK                              0x18000
#define HWIO_MMSS_HDMI_DDC_INT_CTRL2_SCRAMBLER_STATUS_MASK_SHFT                                  0xf
#define HWIO_MMSS_HDMI_DDC_INT_CTRL2_SCRAMBLER_STATUS_ACK_BMSK                                0x4000
#define HWIO_MMSS_HDMI_DDC_INT_CTRL2_SCRAMBLER_STATUS_ACK_SHFT                                   0xe
#define HWIO_MMSS_HDMI_DDC_INT_CTRL2_SCRAMBLER_STATUS_BMSK                                    0x2000
#define HWIO_MMSS_HDMI_DDC_INT_CTRL2_SCRAMBLER_STATUS_SHFT                                       0xd
#define HWIO_MMSS_HDMI_DDC_INT_CTRL2_SCRAMBLER_STATUS_NOT_BMSK                                0x1000
#define HWIO_MMSS_HDMI_DDC_INT_CTRL2_SCRAMBLER_STATUS_NOT_SHFT                                   0xc
#define HWIO_MMSS_HDMI_DDC_INT_CTRL2_SCRAMBLER_STATUS_DDC_FAILED_MASK_BMSK                     0x400
#define HWIO_MMSS_HDMI_DDC_INT_CTRL2_SCRAMBLER_STATUS_DDC_FAILED_MASK_SHFT                       0xa
#define HWIO_MMSS_HDMI_DDC_INT_CTRL2_SCRAMBLER_STATUS_DDC_FAILED_ACK_BMSK                      0x200
#define HWIO_MMSS_HDMI_DDC_INT_CTRL2_SCRAMBLER_STATUS_DDC_FAILED_ACK_SHFT                        0x9
#define HWIO_MMSS_HDMI_DDC_INT_CTRL2_SCRAMBLER_STATUS_DDC_FAILED_BMSK                          0x100
#define HWIO_MMSS_HDMI_DDC_INT_CTRL2_SCRAMBLER_STATUS_DDC_FAILED_SHFT                            0x8
#define HWIO_MMSS_HDMI_DDC_INT_CTRL2_SCRAMBLER_STATUS_DDC_DONE_MASK_BMSK                        0x40
#define HWIO_MMSS_HDMI_DDC_INT_CTRL2_SCRAMBLER_STATUS_DDC_DONE_MASK_SHFT                         0x6
#define HWIO_MMSS_HDMI_DDC_INT_CTRL2_SCRAMBLER_STATUS_DDC_DONE_ACK_BMSK                         0x20
#define HWIO_MMSS_HDMI_DDC_INT_CTRL2_SCRAMBLER_STATUS_DDC_DONE_ACK_SHFT                          0x5
#define HWIO_MMSS_HDMI_DDC_INT_CTRL2_SCRAMBLER_STATUS_DDC_DONE_BMSK                             0x10
#define HWIO_MMSS_HDMI_DDC_INT_CTRL2_SCRAMBLER_STATUS_DDC_DONE_SHFT                              0x4
#define HWIO_MMSS_HDMI_DDC_INT_CTRL2_SCRAMBLER_STATUS_DDC_REQ_MASK_BMSK                          0x4
#define HWIO_MMSS_HDMI_DDC_INT_CTRL2_SCRAMBLER_STATUS_DDC_REQ_MASK_SHFT                          0x2
#define HWIO_MMSS_HDMI_DDC_INT_CTRL2_SCRAMBLER_STATUS_DDC_REQ_ACK_BMSK                           0x2
#define HWIO_MMSS_HDMI_DDC_INT_CTRL2_SCRAMBLER_STATUS_DDC_REQ_ACK_SHFT                           0x1
#define HWIO_MMSS_HDMI_DDC_INT_CTRL2_SCRAMBLER_STATUS_DDC_REQ_BMSK                               0x1
#define HWIO_MMSS_HDMI_DDC_INT_CTRL2_SCRAMBLER_STATUS_DDC_REQ_SHFT                               0x0

#define HWIO_MMSS_HDMI_DDC_INT_CTRL3_ADDR                                                 (MMSS_HDMI_REG_BASE      + 0x0000043c)
#define HWIO_MMSS_HDMI_DDC_INT_CTRL3_RMSK                                                 0xfffff777
#define HWIO_MMSS_HDMI_DDC_INT_CTRL3_IN          \
        in_dword_masked(HWIO_MMSS_HDMI_DDC_INT_CTRL3_ADDR, HWIO_MMSS_HDMI_DDC_INT_CTRL3_RMSK)
#define HWIO_MMSS_HDMI_DDC_INT_CTRL3_INM(m)      \
        in_dword_masked(HWIO_MMSS_HDMI_DDC_INT_CTRL3_ADDR, m)
#define HWIO_MMSS_HDMI_DDC_INT_CTRL3_OUT(v)      \
        out_dword(HWIO_MMSS_HDMI_DDC_INT_CTRL3_ADDR,v)
#define HWIO_MMSS_HDMI_DDC_INT_CTRL3_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_HDMI_DDC_INT_CTRL3_ADDR,m,v,HWIO_MMSS_HDMI_DDC_INT_CTRL3_IN)
#define HWIO_MMSS_HDMI_DDC_INT_CTRL3_STATUS_FLAGS_CH2_LOCKED_MASK_BMSK                    0xc0000000
#define HWIO_MMSS_HDMI_DDC_INT_CTRL3_STATUS_FLAGS_CH2_LOCKED_MASK_SHFT                          0x1e
#define HWIO_MMSS_HDMI_DDC_INT_CTRL3_STATUS_FLAGS_CH2_LOCKED_ACK_BMSK                     0x20000000
#define HWIO_MMSS_HDMI_DDC_INT_CTRL3_STATUS_FLAGS_CH2_LOCKED_ACK_SHFT                           0x1d
#define HWIO_MMSS_HDMI_DDC_INT_CTRL3_STATUS_FLAGS_CH2_LOCKED_BMSK                         0x10000000
#define HWIO_MMSS_HDMI_DDC_INT_CTRL3_STATUS_FLAGS_CH2_LOCKED_SHFT                               0x1c
#define HWIO_MMSS_HDMI_DDC_INT_CTRL3_STATUS_FLAGS_CH2_LOCKED_NOT_BMSK                      0x8000000
#define HWIO_MMSS_HDMI_DDC_INT_CTRL3_STATUS_FLAGS_CH2_LOCKED_NOT_SHFT                           0x1b
#define HWIO_MMSS_HDMI_DDC_INT_CTRL3_STATUS_FLAGS_CH1_LOCKED_MASK_BMSK                     0x6000000
#define HWIO_MMSS_HDMI_DDC_INT_CTRL3_STATUS_FLAGS_CH1_LOCKED_MASK_SHFT                          0x19
#define HWIO_MMSS_HDMI_DDC_INT_CTRL3_STATUS_FLAGS_CH1_LOCKED_ACK_BMSK                      0x1000000
#define HWIO_MMSS_HDMI_DDC_INT_CTRL3_STATUS_FLAGS_CH1_LOCKED_ACK_SHFT                           0x18
#define HWIO_MMSS_HDMI_DDC_INT_CTRL3_STATUS_FLAGS_CH1_LOCKED_BMSK                           0x800000
#define HWIO_MMSS_HDMI_DDC_INT_CTRL3_STATUS_FLAGS_CH1_LOCKED_SHFT                               0x17
#define HWIO_MMSS_HDMI_DDC_INT_CTRL3_STATUS_FLAGS_CH1_LOCKED_NOT_BMSK                       0x400000
#define HWIO_MMSS_HDMI_DDC_INT_CTRL3_STATUS_FLAGS_CH1_LOCKED_NOT_SHFT                           0x16
#define HWIO_MMSS_HDMI_DDC_INT_CTRL3_STATUS_FLAGS_CH0_LOCKED_MASK_BMSK                      0x300000
#define HWIO_MMSS_HDMI_DDC_INT_CTRL3_STATUS_FLAGS_CH0_LOCKED_MASK_SHFT                          0x14
#define HWIO_MMSS_HDMI_DDC_INT_CTRL3_STATUS_FLAGS_CH0_LOCKED_ACK_BMSK                        0x80000
#define HWIO_MMSS_HDMI_DDC_INT_CTRL3_STATUS_FLAGS_CH0_LOCKED_ACK_SHFT                           0x13
#define HWIO_MMSS_HDMI_DDC_INT_CTRL3_STATUS_FLAGS_CH0_LOCKED_BMSK                            0x40000
#define HWIO_MMSS_HDMI_DDC_INT_CTRL3_STATUS_FLAGS_CH0_LOCKED_SHFT                               0x12
#define HWIO_MMSS_HDMI_DDC_INT_CTRL3_STATUS_FLAGS_CH0_LOCKED_NOT_BMSK                        0x20000
#define HWIO_MMSS_HDMI_DDC_INT_CTRL3_STATUS_FLAGS_CH0_LOCKED_NOT_SHFT                           0x11
#define HWIO_MMSS_HDMI_DDC_INT_CTRL3_STATUS_FLAGS_CLOCK_DETECTED_MASK_BMSK                   0x18000
#define HWIO_MMSS_HDMI_DDC_INT_CTRL3_STATUS_FLAGS_CLOCK_DETECTED_MASK_SHFT                       0xf
#define HWIO_MMSS_HDMI_DDC_INT_CTRL3_STATUS_FLAGS_CLOCK_DETECTED_ACK_BMSK                     0x4000
#define HWIO_MMSS_HDMI_DDC_INT_CTRL3_STATUS_FLAGS_CLOCK_DETECTED_ACK_SHFT                        0xe
#define HWIO_MMSS_HDMI_DDC_INT_CTRL3_STATUS_FLAGS_CLOCK_DETECTED_BMSK                         0x2000
#define HWIO_MMSS_HDMI_DDC_INT_CTRL3_STATUS_FLAGS_CLOCK_DETECTED_SHFT                            0xd
#define HWIO_MMSS_HDMI_DDC_INT_CTRL3_STATUS_FLAGS_CLOCK_DETECTED_NOT_BMSK                     0x1000
#define HWIO_MMSS_HDMI_DDC_INT_CTRL3_STATUS_FLAGS_CLOCK_DETECTED_NOT_SHFT                        0xc
#define HWIO_MMSS_HDMI_DDC_INT_CTRL3_STATUS_FLAGS_DDC_FAILED_MASK_BMSK                         0x400
#define HWIO_MMSS_HDMI_DDC_INT_CTRL3_STATUS_FLAGS_DDC_FAILED_MASK_SHFT                           0xa
#define HWIO_MMSS_HDMI_DDC_INT_CTRL3_STATUS_FLAGS_DDC_FAILED_ACK_BMSK                          0x200
#define HWIO_MMSS_HDMI_DDC_INT_CTRL3_STATUS_FLAGS_DDC_FAILED_ACK_SHFT                            0x9
#define HWIO_MMSS_HDMI_DDC_INT_CTRL3_STATUS_FLAGS_DDC_FAILED_BMSK                              0x100
#define HWIO_MMSS_HDMI_DDC_INT_CTRL3_STATUS_FLAGS_DDC_FAILED_SHFT                                0x8
#define HWIO_MMSS_HDMI_DDC_INT_CTRL3_STATUS_FLAGS_DDC_DONE_MASK_BMSK                            0x40
#define HWIO_MMSS_HDMI_DDC_INT_CTRL3_STATUS_FLAGS_DDC_DONE_MASK_SHFT                             0x6
#define HWIO_MMSS_HDMI_DDC_INT_CTRL3_STATUS_FLAGS_DDC_DONE_ACK_BMSK                             0x20
#define HWIO_MMSS_HDMI_DDC_INT_CTRL3_STATUS_FLAGS_DDC_DONE_ACK_SHFT                              0x5
#define HWIO_MMSS_HDMI_DDC_INT_CTRL3_STATUS_FLAGS_DDC_DONE_BMSK                                 0x10
#define HWIO_MMSS_HDMI_DDC_INT_CTRL3_STATUS_FLAGS_DDC_DONE_SHFT                                  0x4
#define HWIO_MMSS_HDMI_DDC_INT_CTRL3_STATUS_FLAGS_DDC_REQ_MASK_BMSK                              0x4
#define HWIO_MMSS_HDMI_DDC_INT_CTRL3_STATUS_FLAGS_DDC_REQ_MASK_SHFT                              0x2
#define HWIO_MMSS_HDMI_DDC_INT_CTRL3_STATUS_FLAGS_DDC_REQ_ACK_BMSK                               0x2
#define HWIO_MMSS_HDMI_DDC_INT_CTRL3_STATUS_FLAGS_DDC_REQ_ACK_SHFT                               0x1
#define HWIO_MMSS_HDMI_DDC_INT_CTRL3_STATUS_FLAGS_DDC_REQ_BMSK                                   0x1
#define HWIO_MMSS_HDMI_DDC_INT_CTRL3_STATUS_FLAGS_DDC_REQ_SHFT                                   0x0

#define HWIO_MMSS_HDMI_DDC_INT_CTRL4_ADDR                                                 (MMSS_HDMI_REG_BASE      + 0x00000440)
#define HWIO_MMSS_HDMI_DDC_INT_CTRL4_RMSK                                                 0x7fff1ff7
#define HWIO_MMSS_HDMI_DDC_INT_CTRL4_IN          \
        in_dword_masked(HWIO_MMSS_HDMI_DDC_INT_CTRL4_ADDR, HWIO_MMSS_HDMI_DDC_INT_CTRL4_RMSK)
#define HWIO_MMSS_HDMI_DDC_INT_CTRL4_INM(m)      \
        in_dword_masked(HWIO_MMSS_HDMI_DDC_INT_CTRL4_ADDR, m)
#define HWIO_MMSS_HDMI_DDC_INT_CTRL4_OUT(v)      \
        out_dword(HWIO_MMSS_HDMI_DDC_INT_CTRL4_ADDR,v)
#define HWIO_MMSS_HDMI_DDC_INT_CTRL4_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_HDMI_DDC_INT_CTRL4_ADDR,m,v,HWIO_MMSS_HDMI_DDC_INT_CTRL4_IN)
#define HWIO_MMSS_HDMI_DDC_INT_CTRL4_CED_MAX_BMSK                                         0x7fff0000
#define HWIO_MMSS_HDMI_DDC_INT_CTRL4_CED_MAX_SHFT                                               0x10
#define HWIO_MMSS_HDMI_DDC_INT_CTRL4_CED_EXCEED_MAX_MASK_BMSK                                 0x1000
#define HWIO_MMSS_HDMI_DDC_INT_CTRL4_CED_EXCEED_MAX_MASK_SHFT                                    0xc
#define HWIO_MMSS_HDMI_DDC_INT_CTRL4_CED_EXCEED_MAX_ACK_BMSK                                   0x800
#define HWIO_MMSS_HDMI_DDC_INT_CTRL4_CED_EXCEED_MAX_ACK_SHFT                                     0xb
#define HWIO_MMSS_HDMI_DDC_INT_CTRL4_CED_EXCEED_MAX_BMSK                                       0x400
#define HWIO_MMSS_HDMI_DDC_INT_CTRL4_CED_EXCEED_MAX_SHFT                                         0xa
#define HWIO_MMSS_HDMI_DDC_INT_CTRL4_CED_DDC_FAILED_MASK_BMSK                                  0x200
#define HWIO_MMSS_HDMI_DDC_INT_CTRL4_CED_DDC_FAILED_MASK_SHFT                                    0x9
#define HWIO_MMSS_HDMI_DDC_INT_CTRL4_CED_DDC_FAILED_ACK_BMSK                                   0x100
#define HWIO_MMSS_HDMI_DDC_INT_CTRL4_CED_DDC_FAILED_ACK_SHFT                                     0x8
#define HWIO_MMSS_HDMI_DDC_INT_CTRL4_CED_DDC_FAILED_BMSK                                        0x80
#define HWIO_MMSS_HDMI_DDC_INT_CTRL4_CED_DDC_FAILED_SHFT                                         0x7
#define HWIO_MMSS_HDMI_DDC_INT_CTRL4_CED_DDC_DONE_MASK_BMSK                                     0x40
#define HWIO_MMSS_HDMI_DDC_INT_CTRL4_CED_DDC_DONE_MASK_SHFT                                      0x6
#define HWIO_MMSS_HDMI_DDC_INT_CTRL4_CED_DDC_DONE_ACK_BMSK                                      0x20
#define HWIO_MMSS_HDMI_DDC_INT_CTRL4_CED_DDC_DONE_ACK_SHFT                                       0x5
#define HWIO_MMSS_HDMI_DDC_INT_CTRL4_CED_DDC_DONE_BMSK                                          0x10
#define HWIO_MMSS_HDMI_DDC_INT_CTRL4_CED_DDC_DONE_SHFT                                           0x4
#define HWIO_MMSS_HDMI_DDC_INT_CTRL4_CED_DDC_REQ_MASK_BMSK                                       0x4
#define HWIO_MMSS_HDMI_DDC_INT_CTRL4_CED_DDC_REQ_MASK_SHFT                                       0x2
#define HWIO_MMSS_HDMI_DDC_INT_CTRL4_CED_DDC_REQ_ACK_BMSK                                        0x2
#define HWIO_MMSS_HDMI_DDC_INT_CTRL4_CED_DDC_REQ_ACK_SHFT                                        0x1
#define HWIO_MMSS_HDMI_DDC_INT_CTRL4_CED_DDC_REQ_BMSK                                            0x1
#define HWIO_MMSS_HDMI_DDC_INT_CTRL4_CED_DDC_REQ_SHFT                                            0x0

#define HWIO_MMSS_HDMI_DDC_INT_CTRL5_ADDR                                                 (MMSS_HDMI_REG_BASE      + 0x00000444)
#define HWIO_MMSS_HDMI_DDC_INT_CTRL5_RMSK                                                    0x77777
#define HWIO_MMSS_HDMI_DDC_INT_CTRL5_IN          \
        in_dword_masked(HWIO_MMSS_HDMI_DDC_INT_CTRL5_ADDR, HWIO_MMSS_HDMI_DDC_INT_CTRL5_RMSK)
#define HWIO_MMSS_HDMI_DDC_INT_CTRL5_INM(m)      \
        in_dword_masked(HWIO_MMSS_HDMI_DDC_INT_CTRL5_ADDR, m)
#define HWIO_MMSS_HDMI_DDC_INT_CTRL5_OUT(v)      \
        out_dword(HWIO_MMSS_HDMI_DDC_INT_CTRL5_ADDR,v)
#define HWIO_MMSS_HDMI_DDC_INT_CTRL5_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_HDMI_DDC_INT_CTRL5_ADDR,m,v,HWIO_MMSS_HDMI_DDC_INT_CTRL5_IN)
#define HWIO_MMSS_HDMI_DDC_INT_CTRL5_CED_DDC_REQ_TIMEOUT_MASK_BMSK                           0x40000
#define HWIO_MMSS_HDMI_DDC_INT_CTRL5_CED_DDC_REQ_TIMEOUT_MASK_SHFT                              0x12
#define HWIO_MMSS_HDMI_DDC_INT_CTRL5_CED_DDC_REQ_TIMEOUT_ACK_BMSK                            0x20000
#define HWIO_MMSS_HDMI_DDC_INT_CTRL5_CED_DDC_REQ_TIMEOUT_ACK_SHFT                               0x11
#define HWIO_MMSS_HDMI_DDC_INT_CTRL5_CED_DDC_REQ_TIMEOUT_BMSK                                0x10000
#define HWIO_MMSS_HDMI_DDC_INT_CTRL5_CED_DDC_REQ_TIMEOUT_SHFT                                   0x10
#define HWIO_MMSS_HDMI_DDC_INT_CTRL5_STATUS_FLAGS_DDC_REQ_TIMEOUT_MASK_BMSK                   0x4000
#define HWIO_MMSS_HDMI_DDC_INT_CTRL5_STATUS_FLAGS_DDC_REQ_TIMEOUT_MASK_SHFT                      0xe
#define HWIO_MMSS_HDMI_DDC_INT_CTRL5_STATUS_FLAGS_DDC_REQ_TIMEOUT_ACK_BMSK                    0x2000
#define HWIO_MMSS_HDMI_DDC_INT_CTRL5_STATUS_FLAGS_DDC_REQ_TIMEOUT_ACK_SHFT                       0xd
#define HWIO_MMSS_HDMI_DDC_INT_CTRL5_STATUS_FLAGS_DDC_REQ_TIMEOUT_BMSK                        0x1000
#define HWIO_MMSS_HDMI_DDC_INT_CTRL5_STATUS_FLAGS_DDC_REQ_TIMEOUT_SHFT                           0xc
#define HWIO_MMSS_HDMI_DDC_INT_CTRL5_SCRAMBLER_STATUS_DDC_REQ_TIMEOUT_MASK_BMSK                0x400
#define HWIO_MMSS_HDMI_DDC_INT_CTRL5_SCRAMBLER_STATUS_DDC_REQ_TIMEOUT_MASK_SHFT                  0xa
#define HWIO_MMSS_HDMI_DDC_INT_CTRL5_SCRAMBLER_STATUS_DDC_REQ_TIMEOUT_ACK_BMSK                 0x200
#define HWIO_MMSS_HDMI_DDC_INT_CTRL5_SCRAMBLER_STATUS_DDC_REQ_TIMEOUT_ACK_SHFT                   0x9
#define HWIO_MMSS_HDMI_DDC_INT_CTRL5_SCRAMBLER_STATUS_DDC_REQ_TIMEOUT_BMSK                     0x100
#define HWIO_MMSS_HDMI_DDC_INT_CTRL5_SCRAMBLER_STATUS_DDC_REQ_TIMEOUT_SHFT                       0x8
#define HWIO_MMSS_HDMI_DDC_INT_CTRL5_UPDATE_FLAGS_DDC_REQ_TIMEOUT_MASK_BMSK                     0x40
#define HWIO_MMSS_HDMI_DDC_INT_CTRL5_UPDATE_FLAGS_DDC_REQ_TIMEOUT_MASK_SHFT                      0x6
#define HWIO_MMSS_HDMI_DDC_INT_CTRL5_UPDATE_FLAGS_DDC_REQ_TIMEOUT_ACK_BMSK                      0x20
#define HWIO_MMSS_HDMI_DDC_INT_CTRL5_UPDATE_FLAGS_DDC_REQ_TIMEOUT_ACK_SHFT                       0x5
#define HWIO_MMSS_HDMI_DDC_INT_CTRL5_UPDATE_FLAGS_DDC_REQ_TIMEOUT_BMSK                          0x10
#define HWIO_MMSS_HDMI_DDC_INT_CTRL5_UPDATE_FLAGS_DDC_REQ_TIMEOUT_SHFT                           0x4
#define HWIO_MMSS_HDMI_DDC_INT_CTRL5_RXSTATUS_DDC_REQ_TIMEOUT_MASK_BMSK                          0x4
#define HWIO_MMSS_HDMI_DDC_INT_CTRL5_RXSTATUS_DDC_REQ_TIMEOUT_MASK_SHFT                          0x2
#define HWIO_MMSS_HDMI_DDC_INT_CTRL5_RXSTATUS_DDC_REQ_TIMEOUT_ACK_BMSK                           0x2
#define HWIO_MMSS_HDMI_DDC_INT_CTRL5_RXSTATUS_DDC_REQ_TIMEOUT_ACK_SHFT                           0x1
#define HWIO_MMSS_HDMI_DDC_INT_CTRL5_RXSTATUS_DDC_REQ_TIMEOUT_BMSK                               0x1
#define HWIO_MMSS_HDMI_DDC_INT_CTRL5_RXSTATUS_DDC_REQ_TIMEOUT_SHFT                               0x0

#define HWIO_MMSS_HDMI_HDCP2P2_DDC_CTRL_ADDR                                              (MMSS_HDMI_REG_BASE      + 0x0000044c)
#define HWIO_MMSS_HDMI_HDCP2P2_DDC_CTRL_RMSK                                                0xfff111
#define HWIO_MMSS_HDMI_HDCP2P2_DDC_CTRL_IN          \
        in_dword_masked(HWIO_MMSS_HDMI_HDCP2P2_DDC_CTRL_ADDR, HWIO_MMSS_HDMI_HDCP2P2_DDC_CTRL_RMSK)
#define HWIO_MMSS_HDMI_HDCP2P2_DDC_CTRL_INM(m)      \
        in_dword_masked(HWIO_MMSS_HDMI_HDCP2P2_DDC_CTRL_ADDR, m)
#define HWIO_MMSS_HDMI_HDCP2P2_DDC_CTRL_OUT(v)      \
        out_dword(HWIO_MMSS_HDMI_HDCP2P2_DDC_CTRL_ADDR,v)
#define HWIO_MMSS_HDMI_HDCP2P2_DDC_CTRL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_HDMI_HDCP2P2_DDC_CTRL_ADDR,m,v,HWIO_MMSS_HDMI_HDCP2P2_DDC_CTRL_IN)
#define HWIO_MMSS_HDMI_HDCP2P2_DDC_CTRL_DDC_RETRY_DELAY_BMSK                                0xff0000
#define HWIO_MMSS_HDMI_HDCP2P2_DDC_CTRL_DDC_RETRY_DELAY_SHFT                                    0x10
#define HWIO_MMSS_HDMI_HDCP2P2_DDC_CTRL_DDC_RETRY_COUNT_BMSK                                  0xf000
#define HWIO_MMSS_HDMI_HDCP2P2_DDC_CTRL_DDC_RETRY_COUNT_SHFT                                     0xc
#define HWIO_MMSS_HDMI_HDCP2P2_DDC_CTRL_URGENT_DISABLE_BMSK                                    0x100
#define HWIO_MMSS_HDMI_HDCP2P2_DDC_CTRL_URGENT_DISABLE_SHFT                                      0x8
#define HWIO_MMSS_HDMI_HDCP2P2_DDC_CTRL_SHORT_READ_DISABLE_BMSK                                 0x10
#define HWIO_MMSS_HDMI_HDCP2P2_DDC_CTRL_SHORT_READ_DISABLE_SHFT                                  0x4
#define HWIO_MMSS_HDMI_HDCP2P2_DDC_CTRL_TIMER_RESET_BMSK                                         0x1
#define HWIO_MMSS_HDMI_HDCP2P2_DDC_CTRL_TIMER_RESET_SHFT                                         0x0

#define HWIO_MMSS_HDMI_HDCP2P2_DDC_TIMER_CTRL_ADDR                                        (MMSS_HDMI_REG_BASE      + 0x00000450)
#define HWIO_MMSS_HDMI_HDCP2P2_DDC_TIMER_CTRL_RMSK                                          0xffffff
#define HWIO_MMSS_HDMI_HDCP2P2_DDC_TIMER_CTRL_IN          \
        in_dword_masked(HWIO_MMSS_HDMI_HDCP2P2_DDC_TIMER_CTRL_ADDR, HWIO_MMSS_HDMI_HDCP2P2_DDC_TIMER_CTRL_RMSK)
#define HWIO_MMSS_HDMI_HDCP2P2_DDC_TIMER_CTRL_INM(m)      \
        in_dword_masked(HWIO_MMSS_HDMI_HDCP2P2_DDC_TIMER_CTRL_ADDR, m)
#define HWIO_MMSS_HDMI_HDCP2P2_DDC_TIMER_CTRL_OUT(v)      \
        out_dword(HWIO_MMSS_HDMI_HDCP2P2_DDC_TIMER_CTRL_ADDR,v)
#define HWIO_MMSS_HDMI_HDCP2P2_DDC_TIMER_CTRL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_HDMI_HDCP2P2_DDC_TIMER_CTRL_ADDR,m,v,HWIO_MMSS_HDMI_HDCP2P2_DDC_TIMER_CTRL_IN)
#define HWIO_MMSS_HDMI_HDCP2P2_DDC_TIMER_CTRL_DDC_REQUEST_TIMER_BMSK                        0xffffff
#define HWIO_MMSS_HDMI_HDCP2P2_DDC_TIMER_CTRL_DDC_REQUEST_TIMER_SHFT                             0x0

#define HWIO_MMSS_HDMI_HDCP2P2_DDC_TIMER_CTRL2_ADDR                                       (MMSS_HDMI_REG_BASE      + 0x00000454)
#define HWIO_MMSS_HDMI_HDCP2P2_DDC_TIMER_CTRL2_RMSK                                       0xffffffff
#define HWIO_MMSS_HDMI_HDCP2P2_DDC_TIMER_CTRL2_IN          \
        in_dword_masked(HWIO_MMSS_HDMI_HDCP2P2_DDC_TIMER_CTRL2_ADDR, HWIO_MMSS_HDMI_HDCP2P2_DDC_TIMER_CTRL2_RMSK)
#define HWIO_MMSS_HDMI_HDCP2P2_DDC_TIMER_CTRL2_INM(m)      \
        in_dword_masked(HWIO_MMSS_HDMI_HDCP2P2_DDC_TIMER_CTRL2_ADDR, m)
#define HWIO_MMSS_HDMI_HDCP2P2_DDC_TIMER_CTRL2_OUT(v)      \
        out_dword(HWIO_MMSS_HDMI_HDCP2P2_DDC_TIMER_CTRL2_ADDR,v)
#define HWIO_MMSS_HDMI_HDCP2P2_DDC_TIMER_CTRL2_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_HDMI_HDCP2P2_DDC_TIMER_CTRL2_ADDR,m,v,HWIO_MMSS_HDMI_HDCP2P2_DDC_TIMER_CTRL2_IN)
#define HWIO_MMSS_HDMI_HDCP2P2_DDC_TIMER_CTRL2_DDC_URGENT_TIMER_BMSK                      0xffff0000
#define HWIO_MMSS_HDMI_HDCP2P2_DDC_TIMER_CTRL2_DDC_URGENT_TIMER_SHFT                            0x10
#define HWIO_MMSS_HDMI_HDCP2P2_DDC_TIMER_CTRL2_DDC_TIMEOUT_TIMER_BMSK                         0xffff
#define HWIO_MMSS_HDMI_HDCP2P2_DDC_TIMER_CTRL2_DDC_TIMEOUT_TIMER_SHFT                            0x0

#define HWIO_MMSS_HDMI_HDCP2P2_DDC_STATUS_ADDR                                            (MMSS_HDMI_REG_BASE      + 0x00000458)
#define HWIO_MMSS_HDMI_HDCP2P2_DDC_STATUS_RMSK                                                0xf331
#define HWIO_MMSS_HDMI_HDCP2P2_DDC_STATUS_IN          \
        in_dword_masked(HWIO_MMSS_HDMI_HDCP2P2_DDC_STATUS_ADDR, HWIO_MMSS_HDMI_HDCP2P2_DDC_STATUS_RMSK)
#define HWIO_MMSS_HDMI_HDCP2P2_DDC_STATUS_INM(m)      \
        in_dword_masked(HWIO_MMSS_HDMI_HDCP2P2_DDC_STATUS_ADDR, m)
#define HWIO_MMSS_HDMI_HDCP2P2_DDC_STATUS_OUT(v)      \
        out_dword(HWIO_MMSS_HDMI_HDCP2P2_DDC_STATUS_ADDR,v)
#define HWIO_MMSS_HDMI_HDCP2P2_DDC_STATUS_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_HDMI_HDCP2P2_DDC_STATUS_ADDR,m,v,HWIO_MMSS_HDMI_HDCP2P2_DDC_STATUS_IN)
#define HWIO_MMSS_HDMI_HDCP2P2_DDC_STATUS_NACK1_ACK_BMSK                                      0x8000
#define HWIO_MMSS_HDMI_HDCP2P2_DDC_STATUS_NACK1_ACK_SHFT                                         0xf
#define HWIO_MMSS_HDMI_HDCP2P2_DDC_STATUS_NACK1_BMSK                                          0x4000
#define HWIO_MMSS_HDMI_HDCP2P2_DDC_STATUS_NACK1_SHFT                                             0xe
#define HWIO_MMSS_HDMI_HDCP2P2_DDC_STATUS_NACK0_ACK_BMSK                                      0x2000
#define HWIO_MMSS_HDMI_HDCP2P2_DDC_STATUS_NACK0_ACK_SHFT                                         0xd
#define HWIO_MMSS_HDMI_HDCP2P2_DDC_STATUS_NACK0_BMSK                                          0x1000
#define HWIO_MMSS_HDMI_HDCP2P2_DDC_STATUS_NACK0_SHFT                                             0xc
#define HWIO_MMSS_HDMI_HDCP2P2_DDC_STATUS_TIMEOUT_ACK_BMSK                                     0x200
#define HWIO_MMSS_HDMI_HDCP2P2_DDC_STATUS_TIMEOUT_ACK_SHFT                                       0x9
#define HWIO_MMSS_HDMI_HDCP2P2_DDC_STATUS_TIMEOUT_BMSK                                         0x100
#define HWIO_MMSS_HDMI_HDCP2P2_DDC_STATUS_TIMEOUT_SHFT                                           0x8
#define HWIO_MMSS_HDMI_HDCP2P2_DDC_STATUS_ABORTED_ACK_BMSK                                      0x20
#define HWIO_MMSS_HDMI_HDCP2P2_DDC_STATUS_ABORTED_ACK_SHFT                                       0x5
#define HWIO_MMSS_HDMI_HDCP2P2_DDC_STATUS_ABORTED_BMSK                                          0x10
#define HWIO_MMSS_HDMI_HDCP2P2_DDC_STATUS_ABORTED_SHFT                                           0x4
#define HWIO_MMSS_HDMI_HDCP2P2_DDC_STATUS_BUSY_BMSK                                              0x1
#define HWIO_MMSS_HDMI_HDCP2P2_DDC_STATUS_BUSY_SHFT                                              0x0

#define HWIO_MMSS_HDMI_HDCP2P2_DDC_TIMER_STATUS_ADDR                                      (MMSS_HDMI_REG_BASE      + 0x0000045c)
#define HWIO_MMSS_HDMI_HDCP2P2_DDC_TIMER_STATUS_RMSK                                        0xffffff
#define HWIO_MMSS_HDMI_HDCP2P2_DDC_TIMER_STATUS_IN          \
        in_dword_masked(HWIO_MMSS_HDMI_HDCP2P2_DDC_TIMER_STATUS_ADDR, HWIO_MMSS_HDMI_HDCP2P2_DDC_TIMER_STATUS_RMSK)
#define HWIO_MMSS_HDMI_HDCP2P2_DDC_TIMER_STATUS_INM(m)      \
        in_dword_masked(HWIO_MMSS_HDMI_HDCP2P2_DDC_TIMER_STATUS_ADDR, m)
#define HWIO_MMSS_HDMI_HDCP2P2_DDC_TIMER_STATUS_DDC_REQUEST_TIMER_BMSK                      0xffffff
#define HWIO_MMSS_HDMI_HDCP2P2_DDC_TIMER_STATUS_DDC_REQUEST_TIMER_SHFT                           0x0

#define HWIO_MMSS_HDMI_HDCP2P2_DDC_TIMER_STATUS2_ADDR                                     (MMSS_HDMI_REG_BASE      + 0x00000460)
#define HWIO_MMSS_HDMI_HDCP2P2_DDC_TIMER_STATUS2_RMSK                                     0xffffffff
#define HWIO_MMSS_HDMI_HDCP2P2_DDC_TIMER_STATUS2_IN          \
        in_dword_masked(HWIO_MMSS_HDMI_HDCP2P2_DDC_TIMER_STATUS2_ADDR, HWIO_MMSS_HDMI_HDCP2P2_DDC_TIMER_STATUS2_RMSK)
#define HWIO_MMSS_HDMI_HDCP2P2_DDC_TIMER_STATUS2_INM(m)      \
        in_dword_masked(HWIO_MMSS_HDMI_HDCP2P2_DDC_TIMER_STATUS2_ADDR, m)
#define HWIO_MMSS_HDMI_HDCP2P2_DDC_TIMER_STATUS2_DDC_URGENT_TIMER_BMSK                    0xffff0000
#define HWIO_MMSS_HDMI_HDCP2P2_DDC_TIMER_STATUS2_DDC_URGENT_TIMER_SHFT                          0x10
#define HWIO_MMSS_HDMI_HDCP2P2_DDC_TIMER_STATUS2_DDC_TIMEOUT_TIMER_BMSK                       0xffff
#define HWIO_MMSS_HDMI_HDCP2P2_DDC_TIMER_STATUS2_DDC_TIMEOUT_TIMER_SHFT                          0x0

#define HWIO_MMSS_HDMI_SCRAMBLER_STATUS_DDC_CTRL_ADDR                                     (MMSS_HDMI_REG_BASE      + 0x00000464)
#define HWIO_MMSS_HDMI_SCRAMBLER_STATUS_DDC_CTRL_RMSK                                       0xfff011
#define HWIO_MMSS_HDMI_SCRAMBLER_STATUS_DDC_CTRL_IN          \
        in_dword_masked(HWIO_MMSS_HDMI_SCRAMBLER_STATUS_DDC_CTRL_ADDR, HWIO_MMSS_HDMI_SCRAMBLER_STATUS_DDC_CTRL_RMSK)
#define HWIO_MMSS_HDMI_SCRAMBLER_STATUS_DDC_CTRL_INM(m)      \
        in_dword_masked(HWIO_MMSS_HDMI_SCRAMBLER_STATUS_DDC_CTRL_ADDR, m)
#define HWIO_MMSS_HDMI_SCRAMBLER_STATUS_DDC_CTRL_OUT(v)      \
        out_dword(HWIO_MMSS_HDMI_SCRAMBLER_STATUS_DDC_CTRL_ADDR,v)
#define HWIO_MMSS_HDMI_SCRAMBLER_STATUS_DDC_CTRL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_HDMI_SCRAMBLER_STATUS_DDC_CTRL_ADDR,m,v,HWIO_MMSS_HDMI_SCRAMBLER_STATUS_DDC_CTRL_IN)
#define HWIO_MMSS_HDMI_SCRAMBLER_STATUS_DDC_CTRL_DDC_RETRY_DELAY_BMSK                       0xff0000
#define HWIO_MMSS_HDMI_SCRAMBLER_STATUS_DDC_CTRL_DDC_RETRY_DELAY_SHFT                           0x10
#define HWIO_MMSS_HDMI_SCRAMBLER_STATUS_DDC_CTRL_DDC_RETRY_COUNT_BMSK                         0xf000
#define HWIO_MMSS_HDMI_SCRAMBLER_STATUS_DDC_CTRL_DDC_RETRY_COUNT_SHFT                            0xc
#define HWIO_MMSS_HDMI_SCRAMBLER_STATUS_DDC_CTRL_SHORT_READ_DISABLE_BMSK                        0x10
#define HWIO_MMSS_HDMI_SCRAMBLER_STATUS_DDC_CTRL_SHORT_READ_DISABLE_SHFT                         0x4
#define HWIO_MMSS_HDMI_SCRAMBLER_STATUS_DDC_CTRL_TIMER_RESET_BMSK                                0x1
#define HWIO_MMSS_HDMI_SCRAMBLER_STATUS_DDC_CTRL_TIMER_RESET_SHFT                                0x0

#define HWIO_MMSS_HDMI_SCRAMBLER_STATUS_DDC_TIMER_CTRL_ADDR                               (MMSS_HDMI_REG_BASE      + 0x00000468)
#define HWIO_MMSS_HDMI_SCRAMBLER_STATUS_DDC_TIMER_CTRL_RMSK                                 0xffffff
#define HWIO_MMSS_HDMI_SCRAMBLER_STATUS_DDC_TIMER_CTRL_IN          \
        in_dword_masked(HWIO_MMSS_HDMI_SCRAMBLER_STATUS_DDC_TIMER_CTRL_ADDR, HWIO_MMSS_HDMI_SCRAMBLER_STATUS_DDC_TIMER_CTRL_RMSK)
#define HWIO_MMSS_HDMI_SCRAMBLER_STATUS_DDC_TIMER_CTRL_INM(m)      \
        in_dword_masked(HWIO_MMSS_HDMI_SCRAMBLER_STATUS_DDC_TIMER_CTRL_ADDR, m)
#define HWIO_MMSS_HDMI_SCRAMBLER_STATUS_DDC_TIMER_CTRL_OUT(v)      \
        out_dword(HWIO_MMSS_HDMI_SCRAMBLER_STATUS_DDC_TIMER_CTRL_ADDR,v)
#define HWIO_MMSS_HDMI_SCRAMBLER_STATUS_DDC_TIMER_CTRL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_HDMI_SCRAMBLER_STATUS_DDC_TIMER_CTRL_ADDR,m,v,HWIO_MMSS_HDMI_SCRAMBLER_STATUS_DDC_TIMER_CTRL_IN)
#define HWIO_MMSS_HDMI_SCRAMBLER_STATUS_DDC_TIMER_CTRL_DDC_REQUEST_TIMER_BMSK               0xffffff
#define HWIO_MMSS_HDMI_SCRAMBLER_STATUS_DDC_TIMER_CTRL_DDC_REQUEST_TIMER_SHFT                    0x0

#define HWIO_MMSS_HDMI_SCRAMBLER_STATUS_DDC_TIMER_CTRL2_ADDR                              (MMSS_HDMI_REG_BASE      + 0x0000046c)
#define HWIO_MMSS_HDMI_SCRAMBLER_STATUS_DDC_TIMER_CTRL2_RMSK                                  0xffff
#define HWIO_MMSS_HDMI_SCRAMBLER_STATUS_DDC_TIMER_CTRL2_IN          \
        in_dword_masked(HWIO_MMSS_HDMI_SCRAMBLER_STATUS_DDC_TIMER_CTRL2_ADDR, HWIO_MMSS_HDMI_SCRAMBLER_STATUS_DDC_TIMER_CTRL2_RMSK)
#define HWIO_MMSS_HDMI_SCRAMBLER_STATUS_DDC_TIMER_CTRL2_INM(m)      \
        in_dword_masked(HWIO_MMSS_HDMI_SCRAMBLER_STATUS_DDC_TIMER_CTRL2_ADDR, m)
#define HWIO_MMSS_HDMI_SCRAMBLER_STATUS_DDC_TIMER_CTRL2_OUT(v)      \
        out_dword(HWIO_MMSS_HDMI_SCRAMBLER_STATUS_DDC_TIMER_CTRL2_ADDR,v)
#define HWIO_MMSS_HDMI_SCRAMBLER_STATUS_DDC_TIMER_CTRL2_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_HDMI_SCRAMBLER_STATUS_DDC_TIMER_CTRL2_ADDR,m,v,HWIO_MMSS_HDMI_SCRAMBLER_STATUS_DDC_TIMER_CTRL2_IN)
#define HWIO_MMSS_HDMI_SCRAMBLER_STATUS_DDC_TIMER_CTRL2_DDC_TIMEOUT_TIMER_BMSK                0xffff
#define HWIO_MMSS_HDMI_SCRAMBLER_STATUS_DDC_TIMER_CTRL2_DDC_TIMEOUT_TIMER_SHFT                   0x0

#define HWIO_MMSS_HDMI_SCRAMBLER_STATUS_DDC_STATUS_ADDR                                   (MMSS_HDMI_REG_BASE      + 0x00000470)
#define HWIO_MMSS_HDMI_SCRAMBLER_STATUS_DDC_STATUS_RMSK                                       0xf331
#define HWIO_MMSS_HDMI_SCRAMBLER_STATUS_DDC_STATUS_IN          \
        in_dword_masked(HWIO_MMSS_HDMI_SCRAMBLER_STATUS_DDC_STATUS_ADDR, HWIO_MMSS_HDMI_SCRAMBLER_STATUS_DDC_STATUS_RMSK)
#define HWIO_MMSS_HDMI_SCRAMBLER_STATUS_DDC_STATUS_INM(m)      \
        in_dword_masked(HWIO_MMSS_HDMI_SCRAMBLER_STATUS_DDC_STATUS_ADDR, m)
#define HWIO_MMSS_HDMI_SCRAMBLER_STATUS_DDC_STATUS_OUT(v)      \
        out_dword(HWIO_MMSS_HDMI_SCRAMBLER_STATUS_DDC_STATUS_ADDR,v)
#define HWIO_MMSS_HDMI_SCRAMBLER_STATUS_DDC_STATUS_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_HDMI_SCRAMBLER_STATUS_DDC_STATUS_ADDR,m,v,HWIO_MMSS_HDMI_SCRAMBLER_STATUS_DDC_STATUS_IN)
#define HWIO_MMSS_HDMI_SCRAMBLER_STATUS_DDC_STATUS_NACK1_ACK_BMSK                             0x8000
#define HWIO_MMSS_HDMI_SCRAMBLER_STATUS_DDC_STATUS_NACK1_ACK_SHFT                                0xf
#define HWIO_MMSS_HDMI_SCRAMBLER_STATUS_DDC_STATUS_NACK1_BMSK                                 0x4000
#define HWIO_MMSS_HDMI_SCRAMBLER_STATUS_DDC_STATUS_NACK1_SHFT                                    0xe
#define HWIO_MMSS_HDMI_SCRAMBLER_STATUS_DDC_STATUS_NACK0_ACK_BMSK                             0x2000
#define HWIO_MMSS_HDMI_SCRAMBLER_STATUS_DDC_STATUS_NACK0_ACK_SHFT                                0xd
#define HWIO_MMSS_HDMI_SCRAMBLER_STATUS_DDC_STATUS_NACK0_BMSK                                 0x1000
#define HWIO_MMSS_HDMI_SCRAMBLER_STATUS_DDC_STATUS_NACK0_SHFT                                    0xc
#define HWIO_MMSS_HDMI_SCRAMBLER_STATUS_DDC_STATUS_TIMEOUT_ACK_BMSK                            0x200
#define HWIO_MMSS_HDMI_SCRAMBLER_STATUS_DDC_STATUS_TIMEOUT_ACK_SHFT                              0x9
#define HWIO_MMSS_HDMI_SCRAMBLER_STATUS_DDC_STATUS_TIMEOUT_BMSK                                0x100
#define HWIO_MMSS_HDMI_SCRAMBLER_STATUS_DDC_STATUS_TIMEOUT_SHFT                                  0x8
#define HWIO_MMSS_HDMI_SCRAMBLER_STATUS_DDC_STATUS_ABORTED_ACK_BMSK                             0x20
#define HWIO_MMSS_HDMI_SCRAMBLER_STATUS_DDC_STATUS_ABORTED_ACK_SHFT                              0x5
#define HWIO_MMSS_HDMI_SCRAMBLER_STATUS_DDC_STATUS_ABORTED_BMSK                                 0x10
#define HWIO_MMSS_HDMI_SCRAMBLER_STATUS_DDC_STATUS_ABORTED_SHFT                                  0x4
#define HWIO_MMSS_HDMI_SCRAMBLER_STATUS_DDC_STATUS_BUSY_BMSK                                     0x1
#define HWIO_MMSS_HDMI_SCRAMBLER_STATUS_DDC_STATUS_BUSY_SHFT                                     0x0

#define HWIO_MMSS_HDMI_SCRAMBLER_STATUS_DDC_TIMER_STATUS_ADDR                             (MMSS_HDMI_REG_BASE      + 0x00000474)
#define HWIO_MMSS_HDMI_SCRAMBLER_STATUS_DDC_TIMER_STATUS_RMSK                               0xffffff
#define HWIO_MMSS_HDMI_SCRAMBLER_STATUS_DDC_TIMER_STATUS_IN          \
        in_dword_masked(HWIO_MMSS_HDMI_SCRAMBLER_STATUS_DDC_TIMER_STATUS_ADDR, HWIO_MMSS_HDMI_SCRAMBLER_STATUS_DDC_TIMER_STATUS_RMSK)
#define HWIO_MMSS_HDMI_SCRAMBLER_STATUS_DDC_TIMER_STATUS_INM(m)      \
        in_dword_masked(HWIO_MMSS_HDMI_SCRAMBLER_STATUS_DDC_TIMER_STATUS_ADDR, m)
#define HWIO_MMSS_HDMI_SCRAMBLER_STATUS_DDC_TIMER_STATUS_DDC_REQUEST_TIMER_BMSK             0xffffff
#define HWIO_MMSS_HDMI_SCRAMBLER_STATUS_DDC_TIMER_STATUS_DDC_REQUEST_TIMER_SHFT                  0x0

#define HWIO_MMSS_HDMI_SCRAMBLER_STATUS_DDC_TIMER_STATUS2_ADDR                            (MMSS_HDMI_REG_BASE      + 0x00000478)
#define HWIO_MMSS_HDMI_SCRAMBLER_STATUS_DDC_TIMER_STATUS2_RMSK                                0xffff
#define HWIO_MMSS_HDMI_SCRAMBLER_STATUS_DDC_TIMER_STATUS2_IN          \
        in_dword_masked(HWIO_MMSS_HDMI_SCRAMBLER_STATUS_DDC_TIMER_STATUS2_ADDR, HWIO_MMSS_HDMI_SCRAMBLER_STATUS_DDC_TIMER_STATUS2_RMSK)
#define HWIO_MMSS_HDMI_SCRAMBLER_STATUS_DDC_TIMER_STATUS2_INM(m)      \
        in_dword_masked(HWIO_MMSS_HDMI_SCRAMBLER_STATUS_DDC_TIMER_STATUS2_ADDR, m)
#define HWIO_MMSS_HDMI_SCRAMBLER_STATUS_DDC_TIMER_STATUS2_DDC_TIMEOUT_TIMER_BMSK              0xffff
#define HWIO_MMSS_HDMI_SCRAMBLER_STATUS_DDC_TIMER_STATUS2_DDC_TIMEOUT_TIMER_SHFT                 0x0

#define HWIO_MMSS_HDMI_UPDATE_STATUS_DDC_CTRL_ADDR                                        (MMSS_HDMI_REG_BASE      + 0x0000047c)
#define HWIO_MMSS_HDMI_UPDATE_STATUS_DDC_CTRL_RMSK                                          0xfff011
#define HWIO_MMSS_HDMI_UPDATE_STATUS_DDC_CTRL_IN          \
        in_dword_masked(HWIO_MMSS_HDMI_UPDATE_STATUS_DDC_CTRL_ADDR, HWIO_MMSS_HDMI_UPDATE_STATUS_DDC_CTRL_RMSK)
#define HWIO_MMSS_HDMI_UPDATE_STATUS_DDC_CTRL_INM(m)      \
        in_dword_masked(HWIO_MMSS_HDMI_UPDATE_STATUS_DDC_CTRL_ADDR, m)
#define HWIO_MMSS_HDMI_UPDATE_STATUS_DDC_CTRL_OUT(v)      \
        out_dword(HWIO_MMSS_HDMI_UPDATE_STATUS_DDC_CTRL_ADDR,v)
#define HWIO_MMSS_HDMI_UPDATE_STATUS_DDC_CTRL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_HDMI_UPDATE_STATUS_DDC_CTRL_ADDR,m,v,HWIO_MMSS_HDMI_UPDATE_STATUS_DDC_CTRL_IN)
#define HWIO_MMSS_HDMI_UPDATE_STATUS_DDC_CTRL_DDC_RETRY_DELAY_BMSK                          0xff0000
#define HWIO_MMSS_HDMI_UPDATE_STATUS_DDC_CTRL_DDC_RETRY_DELAY_SHFT                              0x10
#define HWIO_MMSS_HDMI_UPDATE_STATUS_DDC_CTRL_DDC_RETRY_COUNT_BMSK                            0xf000
#define HWIO_MMSS_HDMI_UPDATE_STATUS_DDC_CTRL_DDC_RETRY_COUNT_SHFT                               0xc
#define HWIO_MMSS_HDMI_UPDATE_STATUS_DDC_CTRL_SHORT_READ_DISABLE_BMSK                           0x10
#define HWIO_MMSS_HDMI_UPDATE_STATUS_DDC_CTRL_SHORT_READ_DISABLE_SHFT                            0x4
#define HWIO_MMSS_HDMI_UPDATE_STATUS_DDC_CTRL_TIMER_RESET_BMSK                                   0x1
#define HWIO_MMSS_HDMI_UPDATE_STATUS_DDC_CTRL_TIMER_RESET_SHFT                                   0x0

#define HWIO_MMSS_HDMI_UPDATE_STATUS_DDC_TIMER_CTRL_ADDR                                  (MMSS_HDMI_REG_BASE      + 0x00000480)
#define HWIO_MMSS_HDMI_UPDATE_STATUS_DDC_TIMER_CTRL_RMSK                                    0xffffff
#define HWIO_MMSS_HDMI_UPDATE_STATUS_DDC_TIMER_CTRL_IN          \
        in_dword_masked(HWIO_MMSS_HDMI_UPDATE_STATUS_DDC_TIMER_CTRL_ADDR, HWIO_MMSS_HDMI_UPDATE_STATUS_DDC_TIMER_CTRL_RMSK)
#define HWIO_MMSS_HDMI_UPDATE_STATUS_DDC_TIMER_CTRL_INM(m)      \
        in_dword_masked(HWIO_MMSS_HDMI_UPDATE_STATUS_DDC_TIMER_CTRL_ADDR, m)
#define HWIO_MMSS_HDMI_UPDATE_STATUS_DDC_TIMER_CTRL_OUT(v)      \
        out_dword(HWIO_MMSS_HDMI_UPDATE_STATUS_DDC_TIMER_CTRL_ADDR,v)
#define HWIO_MMSS_HDMI_UPDATE_STATUS_DDC_TIMER_CTRL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_HDMI_UPDATE_STATUS_DDC_TIMER_CTRL_ADDR,m,v,HWIO_MMSS_HDMI_UPDATE_STATUS_DDC_TIMER_CTRL_IN)
#define HWIO_MMSS_HDMI_UPDATE_STATUS_DDC_TIMER_CTRL_DDC_REQUEST_TIMER_BMSK                  0xffffff
#define HWIO_MMSS_HDMI_UPDATE_STATUS_DDC_TIMER_CTRL_DDC_REQUEST_TIMER_SHFT                       0x0

#define HWIO_MMSS_HDMI_UPDATE_STATUS_DDC_TIMER_CTRL2_ADDR                                 (MMSS_HDMI_REG_BASE      + 0x00000484)
#define HWIO_MMSS_HDMI_UPDATE_STATUS_DDC_TIMER_CTRL2_RMSK                                     0xffff
#define HWIO_MMSS_HDMI_UPDATE_STATUS_DDC_TIMER_CTRL2_IN          \
        in_dword_masked(HWIO_MMSS_HDMI_UPDATE_STATUS_DDC_TIMER_CTRL2_ADDR, HWIO_MMSS_HDMI_UPDATE_STATUS_DDC_TIMER_CTRL2_RMSK)
#define HWIO_MMSS_HDMI_UPDATE_STATUS_DDC_TIMER_CTRL2_INM(m)      \
        in_dword_masked(HWIO_MMSS_HDMI_UPDATE_STATUS_DDC_TIMER_CTRL2_ADDR, m)
#define HWIO_MMSS_HDMI_UPDATE_STATUS_DDC_TIMER_CTRL2_OUT(v)      \
        out_dword(HWIO_MMSS_HDMI_UPDATE_STATUS_DDC_TIMER_CTRL2_ADDR,v)
#define HWIO_MMSS_HDMI_UPDATE_STATUS_DDC_TIMER_CTRL2_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_HDMI_UPDATE_STATUS_DDC_TIMER_CTRL2_ADDR,m,v,HWIO_MMSS_HDMI_UPDATE_STATUS_DDC_TIMER_CTRL2_IN)
#define HWIO_MMSS_HDMI_UPDATE_STATUS_DDC_TIMER_CTRL2_DDC_TIMEOUT_TIMER_BMSK                   0xffff
#define HWIO_MMSS_HDMI_UPDATE_STATUS_DDC_TIMER_CTRL2_DDC_TIMEOUT_TIMER_SHFT                      0x0

#define HWIO_MMSS_HDMI_UPDATE_STATUS_DDC_STATUS_ADDR                                      (MMSS_HDMI_REG_BASE      + 0x00000488)
#define HWIO_MMSS_HDMI_UPDATE_STATUS_DDC_STATUS_RMSK                                          0xf331
#define HWIO_MMSS_HDMI_UPDATE_STATUS_DDC_STATUS_IN          \
        in_dword_masked(HWIO_MMSS_HDMI_UPDATE_STATUS_DDC_STATUS_ADDR, HWIO_MMSS_HDMI_UPDATE_STATUS_DDC_STATUS_RMSK)
#define HWIO_MMSS_HDMI_UPDATE_STATUS_DDC_STATUS_INM(m)      \
        in_dword_masked(HWIO_MMSS_HDMI_UPDATE_STATUS_DDC_STATUS_ADDR, m)
#define HWIO_MMSS_HDMI_UPDATE_STATUS_DDC_STATUS_OUT(v)      \
        out_dword(HWIO_MMSS_HDMI_UPDATE_STATUS_DDC_STATUS_ADDR,v)
#define HWIO_MMSS_HDMI_UPDATE_STATUS_DDC_STATUS_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_HDMI_UPDATE_STATUS_DDC_STATUS_ADDR,m,v,HWIO_MMSS_HDMI_UPDATE_STATUS_DDC_STATUS_IN)
#define HWIO_MMSS_HDMI_UPDATE_STATUS_DDC_STATUS_NACK1_ACK_BMSK                                0x8000
#define HWIO_MMSS_HDMI_UPDATE_STATUS_DDC_STATUS_NACK1_ACK_SHFT                                   0xf
#define HWIO_MMSS_HDMI_UPDATE_STATUS_DDC_STATUS_NACK1_BMSK                                    0x4000
#define HWIO_MMSS_HDMI_UPDATE_STATUS_DDC_STATUS_NACK1_SHFT                                       0xe
#define HWIO_MMSS_HDMI_UPDATE_STATUS_DDC_STATUS_NACK0_ACK_BMSK                                0x2000
#define HWIO_MMSS_HDMI_UPDATE_STATUS_DDC_STATUS_NACK0_ACK_SHFT                                   0xd
#define HWIO_MMSS_HDMI_UPDATE_STATUS_DDC_STATUS_NACK0_BMSK                                    0x1000
#define HWIO_MMSS_HDMI_UPDATE_STATUS_DDC_STATUS_NACK0_SHFT                                       0xc
#define HWIO_MMSS_HDMI_UPDATE_STATUS_DDC_STATUS_TIMEOUT_ACK_BMSK                               0x200
#define HWIO_MMSS_HDMI_UPDATE_STATUS_DDC_STATUS_TIMEOUT_ACK_SHFT                                 0x9
#define HWIO_MMSS_HDMI_UPDATE_STATUS_DDC_STATUS_TIMEOUT_BMSK                                   0x100
#define HWIO_MMSS_HDMI_UPDATE_STATUS_DDC_STATUS_TIMEOUT_SHFT                                     0x8
#define HWIO_MMSS_HDMI_UPDATE_STATUS_DDC_STATUS_ABORTED_ACK_BMSK                                0x20
#define HWIO_MMSS_HDMI_UPDATE_STATUS_DDC_STATUS_ABORTED_ACK_SHFT                                 0x5
#define HWIO_MMSS_HDMI_UPDATE_STATUS_DDC_STATUS_ABORTED_BMSK                                    0x10
#define HWIO_MMSS_HDMI_UPDATE_STATUS_DDC_STATUS_ABORTED_SHFT                                     0x4
#define HWIO_MMSS_HDMI_UPDATE_STATUS_DDC_STATUS_BUSY_BMSK                                        0x1
#define HWIO_MMSS_HDMI_UPDATE_STATUS_DDC_STATUS_BUSY_SHFT                                        0x0

#define HWIO_MMSS_HDMI_UPDATE_STATUS_DDC_TIMER_STATUS_ADDR                                (MMSS_HDMI_REG_BASE      + 0x0000048c)
#define HWIO_MMSS_HDMI_UPDATE_STATUS_DDC_TIMER_STATUS_RMSK                                  0xffffff
#define HWIO_MMSS_HDMI_UPDATE_STATUS_DDC_TIMER_STATUS_IN          \
        in_dword_masked(HWIO_MMSS_HDMI_UPDATE_STATUS_DDC_TIMER_STATUS_ADDR, HWIO_MMSS_HDMI_UPDATE_STATUS_DDC_TIMER_STATUS_RMSK)
#define HWIO_MMSS_HDMI_UPDATE_STATUS_DDC_TIMER_STATUS_INM(m)      \
        in_dword_masked(HWIO_MMSS_HDMI_UPDATE_STATUS_DDC_TIMER_STATUS_ADDR, m)
#define HWIO_MMSS_HDMI_UPDATE_STATUS_DDC_TIMER_STATUS_DDC_REQUEST_TIMER_BMSK                0xffffff
#define HWIO_MMSS_HDMI_UPDATE_STATUS_DDC_TIMER_STATUS_DDC_REQUEST_TIMER_SHFT                     0x0

#define HWIO_MMSS_HDMI_UPDATE_STATUS_DDC_TIMER_STATUS2_ADDR                               (MMSS_HDMI_REG_BASE      + 0x00000490)
#define HWIO_MMSS_HDMI_UPDATE_STATUS_DDC_TIMER_STATUS2_RMSK                                   0xffff
#define HWIO_MMSS_HDMI_UPDATE_STATUS_DDC_TIMER_STATUS2_IN          \
        in_dword_masked(HWIO_MMSS_HDMI_UPDATE_STATUS_DDC_TIMER_STATUS2_ADDR, HWIO_MMSS_HDMI_UPDATE_STATUS_DDC_TIMER_STATUS2_RMSK)
#define HWIO_MMSS_HDMI_UPDATE_STATUS_DDC_TIMER_STATUS2_INM(m)      \
        in_dword_masked(HWIO_MMSS_HDMI_UPDATE_STATUS_DDC_TIMER_STATUS2_ADDR, m)
#define HWIO_MMSS_HDMI_UPDATE_STATUS_DDC_TIMER_STATUS2_DDC_TIMEOUT_TIMER_BMSK                 0xffff
#define HWIO_MMSS_HDMI_UPDATE_STATUS_DDC_TIMER_STATUS2_DDC_TIMEOUT_TIMER_SHFT                    0x0

#define HWIO_MMSS_HDMI_STATUS_FLAGS_DDC_CTRL_ADDR                                         (MMSS_HDMI_REG_BASE      + 0x00000494)
#define HWIO_MMSS_HDMI_STATUS_FLAGS_DDC_CTRL_RMSK                                           0xfff011
#define HWIO_MMSS_HDMI_STATUS_FLAGS_DDC_CTRL_IN          \
        in_dword_masked(HWIO_MMSS_HDMI_STATUS_FLAGS_DDC_CTRL_ADDR, HWIO_MMSS_HDMI_STATUS_FLAGS_DDC_CTRL_RMSK)
#define HWIO_MMSS_HDMI_STATUS_FLAGS_DDC_CTRL_INM(m)      \
        in_dword_masked(HWIO_MMSS_HDMI_STATUS_FLAGS_DDC_CTRL_ADDR, m)
#define HWIO_MMSS_HDMI_STATUS_FLAGS_DDC_CTRL_OUT(v)      \
        out_dword(HWIO_MMSS_HDMI_STATUS_FLAGS_DDC_CTRL_ADDR,v)
#define HWIO_MMSS_HDMI_STATUS_FLAGS_DDC_CTRL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_HDMI_STATUS_FLAGS_DDC_CTRL_ADDR,m,v,HWIO_MMSS_HDMI_STATUS_FLAGS_DDC_CTRL_IN)
#define HWIO_MMSS_HDMI_STATUS_FLAGS_DDC_CTRL_DDC_RETRY_DELAY_BMSK                           0xff0000
#define HWIO_MMSS_HDMI_STATUS_FLAGS_DDC_CTRL_DDC_RETRY_DELAY_SHFT                               0x10
#define HWIO_MMSS_HDMI_STATUS_FLAGS_DDC_CTRL_DDC_RETRY_COUNT_BMSK                             0xf000
#define HWIO_MMSS_HDMI_STATUS_FLAGS_DDC_CTRL_DDC_RETRY_COUNT_SHFT                                0xc
#define HWIO_MMSS_HDMI_STATUS_FLAGS_DDC_CTRL_SHORT_READ_DISABLE_BMSK                            0x10
#define HWIO_MMSS_HDMI_STATUS_FLAGS_DDC_CTRL_SHORT_READ_DISABLE_SHFT                             0x4
#define HWIO_MMSS_HDMI_STATUS_FLAGS_DDC_CTRL_TIMER_RESET_BMSK                                    0x1
#define HWIO_MMSS_HDMI_STATUS_FLAGS_DDC_CTRL_TIMER_RESET_SHFT                                    0x0

#define HWIO_MMSS_HDMI_STATUS_FLAGS_DDC_TIMER_CTRL_ADDR                                   (MMSS_HDMI_REG_BASE      + 0x00000498)
#define HWIO_MMSS_HDMI_STATUS_FLAGS_DDC_TIMER_CTRL_RMSK                                     0xffffff
#define HWIO_MMSS_HDMI_STATUS_FLAGS_DDC_TIMER_CTRL_IN          \
        in_dword_masked(HWIO_MMSS_HDMI_STATUS_FLAGS_DDC_TIMER_CTRL_ADDR, HWIO_MMSS_HDMI_STATUS_FLAGS_DDC_TIMER_CTRL_RMSK)
#define HWIO_MMSS_HDMI_STATUS_FLAGS_DDC_TIMER_CTRL_INM(m)      \
        in_dword_masked(HWIO_MMSS_HDMI_STATUS_FLAGS_DDC_TIMER_CTRL_ADDR, m)
#define HWIO_MMSS_HDMI_STATUS_FLAGS_DDC_TIMER_CTRL_OUT(v)      \
        out_dword(HWIO_MMSS_HDMI_STATUS_FLAGS_DDC_TIMER_CTRL_ADDR,v)
#define HWIO_MMSS_HDMI_STATUS_FLAGS_DDC_TIMER_CTRL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_HDMI_STATUS_FLAGS_DDC_TIMER_CTRL_ADDR,m,v,HWIO_MMSS_HDMI_STATUS_FLAGS_DDC_TIMER_CTRL_IN)
#define HWIO_MMSS_HDMI_STATUS_FLAGS_DDC_TIMER_CTRL_DDC_REQUEST_TIMER_BMSK                   0xffffff
#define HWIO_MMSS_HDMI_STATUS_FLAGS_DDC_TIMER_CTRL_DDC_REQUEST_TIMER_SHFT                        0x0

#define HWIO_MMSS_HDMI_STATUS_FLAGS_DDC_TIMER_CTRL2_ADDR                                  (MMSS_HDMI_REG_BASE      + 0x0000049c)
#define HWIO_MMSS_HDMI_STATUS_FLAGS_DDC_TIMER_CTRL2_RMSK                                      0xffff
#define HWIO_MMSS_HDMI_STATUS_FLAGS_DDC_TIMER_CTRL2_IN          \
        in_dword_masked(HWIO_MMSS_HDMI_STATUS_FLAGS_DDC_TIMER_CTRL2_ADDR, HWIO_MMSS_HDMI_STATUS_FLAGS_DDC_TIMER_CTRL2_RMSK)
#define HWIO_MMSS_HDMI_STATUS_FLAGS_DDC_TIMER_CTRL2_INM(m)      \
        in_dword_masked(HWIO_MMSS_HDMI_STATUS_FLAGS_DDC_TIMER_CTRL2_ADDR, m)
#define HWIO_MMSS_HDMI_STATUS_FLAGS_DDC_TIMER_CTRL2_OUT(v)      \
        out_dword(HWIO_MMSS_HDMI_STATUS_FLAGS_DDC_TIMER_CTRL2_ADDR,v)
#define HWIO_MMSS_HDMI_STATUS_FLAGS_DDC_TIMER_CTRL2_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_HDMI_STATUS_FLAGS_DDC_TIMER_CTRL2_ADDR,m,v,HWIO_MMSS_HDMI_STATUS_FLAGS_DDC_TIMER_CTRL2_IN)
#define HWIO_MMSS_HDMI_STATUS_FLAGS_DDC_TIMER_CTRL2_DDC_TIMEOUT_TIMER_BMSK                    0xffff
#define HWIO_MMSS_HDMI_STATUS_FLAGS_DDC_TIMER_CTRL2_DDC_TIMEOUT_TIMER_SHFT                       0x0

#define HWIO_MMSS_HDMI_STATUS_FLAGS_DDC_STATUS_ADDR                                       (MMSS_HDMI_REG_BASE      + 0x000004a0)
#define HWIO_MMSS_HDMI_STATUS_FLAGS_DDC_STATUS_RMSK                                           0xf331
#define HWIO_MMSS_HDMI_STATUS_FLAGS_DDC_STATUS_IN          \
        in_dword_masked(HWIO_MMSS_HDMI_STATUS_FLAGS_DDC_STATUS_ADDR, HWIO_MMSS_HDMI_STATUS_FLAGS_DDC_STATUS_RMSK)
#define HWIO_MMSS_HDMI_STATUS_FLAGS_DDC_STATUS_INM(m)      \
        in_dword_masked(HWIO_MMSS_HDMI_STATUS_FLAGS_DDC_STATUS_ADDR, m)
#define HWIO_MMSS_HDMI_STATUS_FLAGS_DDC_STATUS_OUT(v)      \
        out_dword(HWIO_MMSS_HDMI_STATUS_FLAGS_DDC_STATUS_ADDR,v)
#define HWIO_MMSS_HDMI_STATUS_FLAGS_DDC_STATUS_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_HDMI_STATUS_FLAGS_DDC_STATUS_ADDR,m,v,HWIO_MMSS_HDMI_STATUS_FLAGS_DDC_STATUS_IN)
#define HWIO_MMSS_HDMI_STATUS_FLAGS_DDC_STATUS_NACK1_ACK_BMSK                                 0x8000
#define HWIO_MMSS_HDMI_STATUS_FLAGS_DDC_STATUS_NACK1_ACK_SHFT                                    0xf
#define HWIO_MMSS_HDMI_STATUS_FLAGS_DDC_STATUS_NACK1_BMSK                                     0x4000
#define HWIO_MMSS_HDMI_STATUS_FLAGS_DDC_STATUS_NACK1_SHFT                                        0xe
#define HWIO_MMSS_HDMI_STATUS_FLAGS_DDC_STATUS_NACK0_ACK_BMSK                                 0x2000
#define HWIO_MMSS_HDMI_STATUS_FLAGS_DDC_STATUS_NACK0_ACK_SHFT                                    0xd
#define HWIO_MMSS_HDMI_STATUS_FLAGS_DDC_STATUS_NACK0_BMSK                                     0x1000
#define HWIO_MMSS_HDMI_STATUS_FLAGS_DDC_STATUS_NACK0_SHFT                                        0xc
#define HWIO_MMSS_HDMI_STATUS_FLAGS_DDC_STATUS_TIMEOUT_ACK_BMSK                                0x200
#define HWIO_MMSS_HDMI_STATUS_FLAGS_DDC_STATUS_TIMEOUT_ACK_SHFT                                  0x9
#define HWIO_MMSS_HDMI_STATUS_FLAGS_DDC_STATUS_TIMEOUT_BMSK                                    0x100
#define HWIO_MMSS_HDMI_STATUS_FLAGS_DDC_STATUS_TIMEOUT_SHFT                                      0x8
#define HWIO_MMSS_HDMI_STATUS_FLAGS_DDC_STATUS_ABORTED_ACK_BMSK                                 0x20
#define HWIO_MMSS_HDMI_STATUS_FLAGS_DDC_STATUS_ABORTED_ACK_SHFT                                  0x5
#define HWIO_MMSS_HDMI_STATUS_FLAGS_DDC_STATUS_ABORTED_BMSK                                     0x10
#define HWIO_MMSS_HDMI_STATUS_FLAGS_DDC_STATUS_ABORTED_SHFT                                      0x4
#define HWIO_MMSS_HDMI_STATUS_FLAGS_DDC_STATUS_BUSY_BMSK                                         0x1
#define HWIO_MMSS_HDMI_STATUS_FLAGS_DDC_STATUS_BUSY_SHFT                                         0x0

#define HWIO_MMSS_HDMI_STATUS_FLAGS_DDC_TIMER_STATUS_ADDR                                 (MMSS_HDMI_REG_BASE      + 0x000004a4)
#define HWIO_MMSS_HDMI_STATUS_FLAGS_DDC_TIMER_STATUS_RMSK                                   0xffffff
#define HWIO_MMSS_HDMI_STATUS_FLAGS_DDC_TIMER_STATUS_IN          \
        in_dword_masked(HWIO_MMSS_HDMI_STATUS_FLAGS_DDC_TIMER_STATUS_ADDR, HWIO_MMSS_HDMI_STATUS_FLAGS_DDC_TIMER_STATUS_RMSK)
#define HWIO_MMSS_HDMI_STATUS_FLAGS_DDC_TIMER_STATUS_INM(m)      \
        in_dword_masked(HWIO_MMSS_HDMI_STATUS_FLAGS_DDC_TIMER_STATUS_ADDR, m)
#define HWIO_MMSS_HDMI_STATUS_FLAGS_DDC_TIMER_STATUS_DDC_REQUEST_TIMER_BMSK                 0xffffff
#define HWIO_MMSS_HDMI_STATUS_FLAGS_DDC_TIMER_STATUS_DDC_REQUEST_TIMER_SHFT                      0x0

#define HWIO_MMSS_HDMI_STATUS_FLAGS_DDC_TIMER_STATUS2_ADDR                                (MMSS_HDMI_REG_BASE      + 0x000004a8)
#define HWIO_MMSS_HDMI_STATUS_FLAGS_DDC_TIMER_STATUS2_RMSK                                    0xffff
#define HWIO_MMSS_HDMI_STATUS_FLAGS_DDC_TIMER_STATUS2_IN          \
        in_dword_masked(HWIO_MMSS_HDMI_STATUS_FLAGS_DDC_TIMER_STATUS2_ADDR, HWIO_MMSS_HDMI_STATUS_FLAGS_DDC_TIMER_STATUS2_RMSK)
#define HWIO_MMSS_HDMI_STATUS_FLAGS_DDC_TIMER_STATUS2_INM(m)      \
        in_dword_masked(HWIO_MMSS_HDMI_STATUS_FLAGS_DDC_TIMER_STATUS2_ADDR, m)
#define HWIO_MMSS_HDMI_STATUS_FLAGS_DDC_TIMER_STATUS2_DDC_TIMEOUT_TIMER_BMSK                  0xffff
#define HWIO_MMSS_HDMI_STATUS_FLAGS_DDC_TIMER_STATUS2_DDC_TIMEOUT_TIMER_SHFT                     0x0

#define HWIO_MMSS_HDMI_CED_DDC_CTRL_ADDR                                                  (MMSS_HDMI_REG_BASE      + 0x000004ac)
#define HWIO_MMSS_HDMI_CED_DDC_CTRL_RMSK                                                    0xfff011
#define HWIO_MMSS_HDMI_CED_DDC_CTRL_IN          \
        in_dword_masked(HWIO_MMSS_HDMI_CED_DDC_CTRL_ADDR, HWIO_MMSS_HDMI_CED_DDC_CTRL_RMSK)
#define HWIO_MMSS_HDMI_CED_DDC_CTRL_INM(m)      \
        in_dword_masked(HWIO_MMSS_HDMI_CED_DDC_CTRL_ADDR, m)
#define HWIO_MMSS_HDMI_CED_DDC_CTRL_OUT(v)      \
        out_dword(HWIO_MMSS_HDMI_CED_DDC_CTRL_ADDR,v)
#define HWIO_MMSS_HDMI_CED_DDC_CTRL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_HDMI_CED_DDC_CTRL_ADDR,m,v,HWIO_MMSS_HDMI_CED_DDC_CTRL_IN)
#define HWIO_MMSS_HDMI_CED_DDC_CTRL_DDC_RETRY_DELAY_BMSK                                    0xff0000
#define HWIO_MMSS_HDMI_CED_DDC_CTRL_DDC_RETRY_DELAY_SHFT                                        0x10
#define HWIO_MMSS_HDMI_CED_DDC_CTRL_DDC_RETRY_COUNT_BMSK                                      0xf000
#define HWIO_MMSS_HDMI_CED_DDC_CTRL_DDC_RETRY_COUNT_SHFT                                         0xc
#define HWIO_MMSS_HDMI_CED_DDC_CTRL_SHORT_READ_DISABLE_BMSK                                     0x10
#define HWIO_MMSS_HDMI_CED_DDC_CTRL_SHORT_READ_DISABLE_SHFT                                      0x4
#define HWIO_MMSS_HDMI_CED_DDC_CTRL_TIMER_RESET_BMSK                                             0x1
#define HWIO_MMSS_HDMI_CED_DDC_CTRL_TIMER_RESET_SHFT                                             0x0

#define HWIO_MMSS_HDMI_CED_DDC_TIMER_CTRL_ADDR                                            (MMSS_HDMI_REG_BASE      + 0x000004b0)
#define HWIO_MMSS_HDMI_CED_DDC_TIMER_CTRL_RMSK                                              0xffffff
#define HWIO_MMSS_HDMI_CED_DDC_TIMER_CTRL_IN          \
        in_dword_masked(HWIO_MMSS_HDMI_CED_DDC_TIMER_CTRL_ADDR, HWIO_MMSS_HDMI_CED_DDC_TIMER_CTRL_RMSK)
#define HWIO_MMSS_HDMI_CED_DDC_TIMER_CTRL_INM(m)      \
        in_dword_masked(HWIO_MMSS_HDMI_CED_DDC_TIMER_CTRL_ADDR, m)
#define HWIO_MMSS_HDMI_CED_DDC_TIMER_CTRL_OUT(v)      \
        out_dword(HWIO_MMSS_HDMI_CED_DDC_TIMER_CTRL_ADDR,v)
#define HWIO_MMSS_HDMI_CED_DDC_TIMER_CTRL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_HDMI_CED_DDC_TIMER_CTRL_ADDR,m,v,HWIO_MMSS_HDMI_CED_DDC_TIMER_CTRL_IN)
#define HWIO_MMSS_HDMI_CED_DDC_TIMER_CTRL_DDC_REQUEST_TIMER_BMSK                            0xffffff
#define HWIO_MMSS_HDMI_CED_DDC_TIMER_CTRL_DDC_REQUEST_TIMER_SHFT                                 0x0

#define HWIO_MMSS_HDMI_CED_DDC_TIMER_CTRL2_ADDR                                           (MMSS_HDMI_REG_BASE      + 0x000004b4)
#define HWIO_MMSS_HDMI_CED_DDC_TIMER_CTRL2_RMSK                                               0xffff
#define HWIO_MMSS_HDMI_CED_DDC_TIMER_CTRL2_IN          \
        in_dword_masked(HWIO_MMSS_HDMI_CED_DDC_TIMER_CTRL2_ADDR, HWIO_MMSS_HDMI_CED_DDC_TIMER_CTRL2_RMSK)
#define HWIO_MMSS_HDMI_CED_DDC_TIMER_CTRL2_INM(m)      \
        in_dword_masked(HWIO_MMSS_HDMI_CED_DDC_TIMER_CTRL2_ADDR, m)
#define HWIO_MMSS_HDMI_CED_DDC_TIMER_CTRL2_OUT(v)      \
        out_dword(HWIO_MMSS_HDMI_CED_DDC_TIMER_CTRL2_ADDR,v)
#define HWIO_MMSS_HDMI_CED_DDC_TIMER_CTRL2_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_HDMI_CED_DDC_TIMER_CTRL2_ADDR,m,v,HWIO_MMSS_HDMI_CED_DDC_TIMER_CTRL2_IN)
#define HWIO_MMSS_HDMI_CED_DDC_TIMER_CTRL2_DDC_TIMEOUT_TIMER_BMSK                             0xffff
#define HWIO_MMSS_HDMI_CED_DDC_TIMER_CTRL2_DDC_TIMEOUT_TIMER_SHFT                                0x0

#define HWIO_MMSS_HDMI_CED_DDC_STATUS_ADDR                                                (MMSS_HDMI_REG_BASE      + 0x000004b8)
#define HWIO_MMSS_HDMI_CED_DDC_STATUS_RMSK                                                    0xf331
#define HWIO_MMSS_HDMI_CED_DDC_STATUS_IN          \
        in_dword_masked(HWIO_MMSS_HDMI_CED_DDC_STATUS_ADDR, HWIO_MMSS_HDMI_CED_DDC_STATUS_RMSK)
#define HWIO_MMSS_HDMI_CED_DDC_STATUS_INM(m)      \
        in_dword_masked(HWIO_MMSS_HDMI_CED_DDC_STATUS_ADDR, m)
#define HWIO_MMSS_HDMI_CED_DDC_STATUS_OUT(v)      \
        out_dword(HWIO_MMSS_HDMI_CED_DDC_STATUS_ADDR,v)
#define HWIO_MMSS_HDMI_CED_DDC_STATUS_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_HDMI_CED_DDC_STATUS_ADDR,m,v,HWIO_MMSS_HDMI_CED_DDC_STATUS_IN)
#define HWIO_MMSS_HDMI_CED_DDC_STATUS_NACK1_ACK_BMSK                                          0x8000
#define HWIO_MMSS_HDMI_CED_DDC_STATUS_NACK1_ACK_SHFT                                             0xf
#define HWIO_MMSS_HDMI_CED_DDC_STATUS_NACK1_BMSK                                              0x4000
#define HWIO_MMSS_HDMI_CED_DDC_STATUS_NACK1_SHFT                                                 0xe
#define HWIO_MMSS_HDMI_CED_DDC_STATUS_NACK0_ACK_BMSK                                          0x2000
#define HWIO_MMSS_HDMI_CED_DDC_STATUS_NACK0_ACK_SHFT                                             0xd
#define HWIO_MMSS_HDMI_CED_DDC_STATUS_NACK0_BMSK                                              0x1000
#define HWIO_MMSS_HDMI_CED_DDC_STATUS_NACK0_SHFT                                                 0xc
#define HWIO_MMSS_HDMI_CED_DDC_STATUS_TIMEOUT_ACK_BMSK                                         0x200
#define HWIO_MMSS_HDMI_CED_DDC_STATUS_TIMEOUT_ACK_SHFT                                           0x9
#define HWIO_MMSS_HDMI_CED_DDC_STATUS_TIMEOUT_BMSK                                             0x100
#define HWIO_MMSS_HDMI_CED_DDC_STATUS_TIMEOUT_SHFT                                               0x8
#define HWIO_MMSS_HDMI_CED_DDC_STATUS_ABORTED_ACK_BMSK                                          0x20
#define HWIO_MMSS_HDMI_CED_DDC_STATUS_ABORTED_ACK_SHFT                                           0x5
#define HWIO_MMSS_HDMI_CED_DDC_STATUS_ABORTED_BMSK                                              0x10
#define HWIO_MMSS_HDMI_CED_DDC_STATUS_ABORTED_SHFT                                               0x4
#define HWIO_MMSS_HDMI_CED_DDC_STATUS_BUSY_BMSK                                                  0x1
#define HWIO_MMSS_HDMI_CED_DDC_STATUS_BUSY_SHFT                                                  0x0

#define HWIO_MMSS_HDMI_CED_DDC_TIMER_STATUS_ADDR                                          (MMSS_HDMI_REG_BASE      + 0x000004bc)
#define HWIO_MMSS_HDMI_CED_DDC_TIMER_STATUS_RMSK                                            0xffffff
#define HWIO_MMSS_HDMI_CED_DDC_TIMER_STATUS_IN          \
        in_dword_masked(HWIO_MMSS_HDMI_CED_DDC_TIMER_STATUS_ADDR, HWIO_MMSS_HDMI_CED_DDC_TIMER_STATUS_RMSK)
#define HWIO_MMSS_HDMI_CED_DDC_TIMER_STATUS_INM(m)      \
        in_dword_masked(HWIO_MMSS_HDMI_CED_DDC_TIMER_STATUS_ADDR, m)
#define HWIO_MMSS_HDMI_CED_DDC_TIMER_STATUS_DDC_REQUEST_TIMER_BMSK                          0xffffff
#define HWIO_MMSS_HDMI_CED_DDC_TIMER_STATUS_DDC_REQUEST_TIMER_SHFT                               0x0

#define HWIO_MMSS_HDMI_CED_DDC_TIMER_STATUS2_ADDR                                         (MMSS_HDMI_REG_BASE      + 0x000004c0)
#define HWIO_MMSS_HDMI_CED_DDC_TIMER_STATUS2_RMSK                                             0xffff
#define HWIO_MMSS_HDMI_CED_DDC_TIMER_STATUS2_IN          \
        in_dword_masked(HWIO_MMSS_HDMI_CED_DDC_TIMER_STATUS2_ADDR, HWIO_MMSS_HDMI_CED_DDC_TIMER_STATUS2_RMSK)
#define HWIO_MMSS_HDMI_CED_DDC_TIMER_STATUS2_INM(m)      \
        in_dword_masked(HWIO_MMSS_HDMI_CED_DDC_TIMER_STATUS2_ADDR, m)
#define HWIO_MMSS_HDMI_CED_DDC_TIMER_STATUS2_DDC_TIMEOUT_TIMER_BMSK                           0xffff
#define HWIO_MMSS_HDMI_CED_DDC_TIMER_STATUS2_DDC_TIMEOUT_TIMER_SHFT                              0x0

#define HWIO_MMSS_HDMI_CED_ERR_COUNT0_ADDR                                                (MMSS_HDMI_REG_BASE      + 0x000004c4)
#define HWIO_MMSS_HDMI_CED_ERR_COUNT0_RMSK                                                0xffffffff
#define HWIO_MMSS_HDMI_CED_ERR_COUNT0_IN          \
        in_dword_masked(HWIO_MMSS_HDMI_CED_ERR_COUNT0_ADDR, HWIO_MMSS_HDMI_CED_ERR_COUNT0_RMSK)
#define HWIO_MMSS_HDMI_CED_ERR_COUNT0_INM(m)      \
        in_dword_masked(HWIO_MMSS_HDMI_CED_ERR_COUNT0_ADDR, m)
#define HWIO_MMSS_HDMI_CED_ERR_COUNT0_CH1_VALID_BMSK                                      0x80000000
#define HWIO_MMSS_HDMI_CED_ERR_COUNT0_CH1_VALID_SHFT                                            0x1f
#define HWIO_MMSS_HDMI_CED_ERR_COUNT0_CH1_ERR_COUNT_BMSK                                  0x7fff0000
#define HWIO_MMSS_HDMI_CED_ERR_COUNT0_CH1_ERR_COUNT_SHFT                                        0x10
#define HWIO_MMSS_HDMI_CED_ERR_COUNT0_CH0_VALID_BMSK                                          0x8000
#define HWIO_MMSS_HDMI_CED_ERR_COUNT0_CH0_VALID_SHFT                                             0xf
#define HWIO_MMSS_HDMI_CED_ERR_COUNT0_CH0_ERR_COUNT_BMSK                                      0x7fff
#define HWIO_MMSS_HDMI_CED_ERR_COUNT0_CH0_ERR_COUNT_SHFT                                         0x0

#define HWIO_MMSS_HDMI_CED_ERR_COUNT1_ADDR                                                (MMSS_HDMI_REG_BASE      + 0x000004c8)
#define HWIO_MMSS_HDMI_CED_ERR_COUNT1_RMSK                                                  0xffffff
#define HWIO_MMSS_HDMI_CED_ERR_COUNT1_IN          \
        in_dword_masked(HWIO_MMSS_HDMI_CED_ERR_COUNT1_ADDR, HWIO_MMSS_HDMI_CED_ERR_COUNT1_RMSK)
#define HWIO_MMSS_HDMI_CED_ERR_COUNT1_INM(m)      \
        in_dword_masked(HWIO_MMSS_HDMI_CED_ERR_COUNT1_ADDR, m)
#define HWIO_MMSS_HDMI_CED_ERR_COUNT1_CED_CHECKSUM_BMSK                                     0xff0000
#define HWIO_MMSS_HDMI_CED_ERR_COUNT1_CED_CHECKSUM_SHFT                                         0x10
#define HWIO_MMSS_HDMI_CED_ERR_COUNT1_CH2_VALID_BMSK                                          0x8000
#define HWIO_MMSS_HDMI_CED_ERR_COUNT1_CH2_VALID_SHFT                                             0xf
#define HWIO_MMSS_HDMI_CED_ERR_COUNT1_CH2_ERR_COUNT_BMSK                                      0x7fff
#define HWIO_MMSS_HDMI_CED_ERR_COUNT1_CH2_ERR_COUNT_SHFT                                         0x0

#define HWIO_MMSS_HDMI_HW_DDC_CTRL_ADDR                                                   (MMSS_HDMI_REG_BASE      + 0x000004cc)
#define HWIO_MMSS_HDMI_HW_DDC_CTRL_RMSK                                                   0x80033333
#define HWIO_MMSS_HDMI_HW_DDC_CTRL_IN          \
        in_dword_masked(HWIO_MMSS_HDMI_HW_DDC_CTRL_ADDR, HWIO_MMSS_HDMI_HW_DDC_CTRL_RMSK)
#define HWIO_MMSS_HDMI_HW_DDC_CTRL_INM(m)      \
        in_dword_masked(HWIO_MMSS_HDMI_HW_DDC_CTRL_ADDR, m)
#define HWIO_MMSS_HDMI_HW_DDC_CTRL_OUT(v)      \
        out_dword(HWIO_MMSS_HDMI_HW_DDC_CTRL_ADDR,v)
#define HWIO_MMSS_HDMI_HW_DDC_CTRL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_HDMI_HW_DDC_CTRL_ADDR,m,v,HWIO_MMSS_HDMI_HW_DDC_CTRL_IN)
#define HWIO_MMSS_HDMI_HW_DDC_CTRL_HW_DDC_ARBITRATION_BYPASS_BMSK                         0x80000000
#define HWIO_MMSS_HDMI_HW_DDC_CTRL_HW_DDC_ARBITRATION_BYPASS_SHFT                               0x1f
#define HWIO_MMSS_HDMI_HW_DDC_CTRL_CED_DDC_ENABLE_BMSK                                       0x30000
#define HWIO_MMSS_HDMI_HW_DDC_CTRL_CED_DDC_ENABLE_SHFT                                          0x10
#define HWIO_MMSS_HDMI_HW_DDC_CTRL_STATUS_FLAGS_DDC_ENABLE_BMSK                               0x3000
#define HWIO_MMSS_HDMI_HW_DDC_CTRL_STATUS_FLAGS_DDC_ENABLE_SHFT                                  0xc
#define HWIO_MMSS_HDMI_HW_DDC_CTRL_SCRAMBLER_STATUS_DDC_ENABLE_BMSK                            0x300
#define HWIO_MMSS_HDMI_HW_DDC_CTRL_SCRAMBLER_STATUS_DDC_ENABLE_SHFT                              0x8
#define HWIO_MMSS_HDMI_HW_DDC_CTRL_UPDATE_FLAGS_DDC_ENABLE_BMSK                                 0x30
#define HWIO_MMSS_HDMI_HW_DDC_CTRL_UPDATE_FLAGS_DDC_ENABLE_SHFT                                  0x4
#define HWIO_MMSS_HDMI_HW_DDC_CTRL_RXSTATUS_DDC_ENABLE_BMSK                                      0x3
#define HWIO_MMSS_HDMI_HW_DDC_CTRL_RXSTATUS_DDC_ENABLE_SHFT                                      0x0

#define HWIO_MMSS_HDMI_HDCP2P2_DDC_SW_TRIGGER_ADDR                                        (MMSS_HDMI_REG_BASE      + 0x000004d0)
#define HWIO_MMSS_HDMI_HDCP2P2_DDC_SW_TRIGGER_RMSK                                               0x1
#define HWIO_MMSS_HDMI_HDCP2P2_DDC_SW_TRIGGER_IN          \
        in_dword_masked(HWIO_MMSS_HDMI_HDCP2P2_DDC_SW_TRIGGER_ADDR, HWIO_MMSS_HDMI_HDCP2P2_DDC_SW_TRIGGER_RMSK)
#define HWIO_MMSS_HDMI_HDCP2P2_DDC_SW_TRIGGER_INM(m)      \
        in_dword_masked(HWIO_MMSS_HDMI_HDCP2P2_DDC_SW_TRIGGER_ADDR, m)
#define HWIO_MMSS_HDMI_HDCP2P2_DDC_SW_TRIGGER_OUT(v)      \
        out_dword(HWIO_MMSS_HDMI_HDCP2P2_DDC_SW_TRIGGER_ADDR,v)
#define HWIO_MMSS_HDMI_HDCP2P2_DDC_SW_TRIGGER_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_HDMI_HDCP2P2_DDC_SW_TRIGGER_ADDR,m,v,HWIO_MMSS_HDMI_HDCP2P2_DDC_SW_TRIGGER_IN)
#define HWIO_MMSS_HDMI_HDCP2P2_DDC_SW_TRIGGER_SW_TRIGGER_BMSK                                    0x1
#define HWIO_MMSS_HDMI_HDCP2P2_DDC_SW_TRIGGER_SW_TRIGGER_SHFT                                    0x0

#define HWIO_MMSS_HDMI_AUDIO_METADATA_HDR_ADDR                                            (MMSS_HDMI_REG_BASE      + 0x000004d4)
#define HWIO_MMSS_HDMI_AUDIO_METADATA_HDR_RMSK                                              0xffff00
#define HWIO_MMSS_HDMI_AUDIO_METADATA_HDR_IN          \
        in_dword_masked(HWIO_MMSS_HDMI_AUDIO_METADATA_HDR_ADDR, HWIO_MMSS_HDMI_AUDIO_METADATA_HDR_RMSK)
#define HWIO_MMSS_HDMI_AUDIO_METADATA_HDR_INM(m)      \
        in_dword_masked(HWIO_MMSS_HDMI_AUDIO_METADATA_HDR_ADDR, m)
#define HWIO_MMSS_HDMI_AUDIO_METADATA_HDR_OUT(v)      \
        out_dword(HWIO_MMSS_HDMI_AUDIO_METADATA_HDR_ADDR,v)
#define HWIO_MMSS_HDMI_AUDIO_METADATA_HDR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_HDMI_AUDIO_METADATA_HDR_ADDR,m,v,HWIO_MMSS_HDMI_AUDIO_METADATA_HDR_IN)
#define HWIO_MMSS_HDMI_AUDIO_METADATA_HDR_HB2_BMSK                                          0xff0000
#define HWIO_MMSS_HDMI_AUDIO_METADATA_HDR_HB2_SHFT                                              0x10
#define HWIO_MMSS_HDMI_AUDIO_METADATA_HDR_HB1_BMSK                                            0xff00
#define HWIO_MMSS_HDMI_AUDIO_METADATA_HDR_HB1_SHFT                                               0x8

#define HWIO_MMSS_HDMI_AUDIO_METADATA_0_ADDR                                              (MMSS_HDMI_REG_BASE      + 0x000004d8)
#define HWIO_MMSS_HDMI_AUDIO_METADATA_0_RMSK                                              0xffffffff
#define HWIO_MMSS_HDMI_AUDIO_METADATA_0_IN          \
        in_dword_masked(HWIO_MMSS_HDMI_AUDIO_METADATA_0_ADDR, HWIO_MMSS_HDMI_AUDIO_METADATA_0_RMSK)
#define HWIO_MMSS_HDMI_AUDIO_METADATA_0_INM(m)      \
        in_dword_masked(HWIO_MMSS_HDMI_AUDIO_METADATA_0_ADDR, m)
#define HWIO_MMSS_HDMI_AUDIO_METADATA_0_OUT(v)      \
        out_dword(HWIO_MMSS_HDMI_AUDIO_METADATA_0_ADDR,v)
#define HWIO_MMSS_HDMI_AUDIO_METADATA_0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_HDMI_AUDIO_METADATA_0_ADDR,m,v,HWIO_MMSS_HDMI_AUDIO_METADATA_0_IN)
#define HWIO_MMSS_HDMI_AUDIO_METADATA_0_BYTE3_BMSK                                        0xff000000
#define HWIO_MMSS_HDMI_AUDIO_METADATA_0_BYTE3_SHFT                                              0x18
#define HWIO_MMSS_HDMI_AUDIO_METADATA_0_BYTE2_BMSK                                          0xff0000
#define HWIO_MMSS_HDMI_AUDIO_METADATA_0_BYTE2_SHFT                                              0x10
#define HWIO_MMSS_HDMI_AUDIO_METADATA_0_BYTE1_BMSK                                            0xff00
#define HWIO_MMSS_HDMI_AUDIO_METADATA_0_BYTE1_SHFT                                               0x8
#define HWIO_MMSS_HDMI_AUDIO_METADATA_0_BYTE0_BMSK                                              0xff
#define HWIO_MMSS_HDMI_AUDIO_METADATA_0_BYTE0_SHFT                                               0x0

#define HWIO_MMSS_HDMI_AUDIO_METADATA_1_ADDR                                              (MMSS_HDMI_REG_BASE      + 0x000004dc)
#define HWIO_MMSS_HDMI_AUDIO_METADATA_1_RMSK                                              0xffffffff
#define HWIO_MMSS_HDMI_AUDIO_METADATA_1_IN          \
        in_dword_masked(HWIO_MMSS_HDMI_AUDIO_METADATA_1_ADDR, HWIO_MMSS_HDMI_AUDIO_METADATA_1_RMSK)
#define HWIO_MMSS_HDMI_AUDIO_METADATA_1_INM(m)      \
        in_dword_masked(HWIO_MMSS_HDMI_AUDIO_METADATA_1_ADDR, m)
#define HWIO_MMSS_HDMI_AUDIO_METADATA_1_OUT(v)      \
        out_dword(HWIO_MMSS_HDMI_AUDIO_METADATA_1_ADDR,v)
#define HWIO_MMSS_HDMI_AUDIO_METADATA_1_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_HDMI_AUDIO_METADATA_1_ADDR,m,v,HWIO_MMSS_HDMI_AUDIO_METADATA_1_IN)
#define HWIO_MMSS_HDMI_AUDIO_METADATA_1_BYTE7_BMSK                                        0xff000000
#define HWIO_MMSS_HDMI_AUDIO_METADATA_1_BYTE7_SHFT                                              0x18
#define HWIO_MMSS_HDMI_AUDIO_METADATA_1_BYTE6_BMSK                                          0xff0000
#define HWIO_MMSS_HDMI_AUDIO_METADATA_1_BYTE6_SHFT                                              0x10
#define HWIO_MMSS_HDMI_AUDIO_METADATA_1_BYTE5_BMSK                                            0xff00
#define HWIO_MMSS_HDMI_AUDIO_METADATA_1_BYTE5_SHFT                                               0x8
#define HWIO_MMSS_HDMI_AUDIO_METADATA_1_BYTE4_BMSK                                              0xff
#define HWIO_MMSS_HDMI_AUDIO_METADATA_1_BYTE4_SHFT                                               0x0

#define HWIO_MMSS_HDMI_AUDIO_METADATA_2_ADDR                                              (MMSS_HDMI_REG_BASE      + 0x000004e0)
#define HWIO_MMSS_HDMI_AUDIO_METADATA_2_RMSK                                              0xffffffff
#define HWIO_MMSS_HDMI_AUDIO_METADATA_2_IN          \
        in_dword_masked(HWIO_MMSS_HDMI_AUDIO_METADATA_2_ADDR, HWIO_MMSS_HDMI_AUDIO_METADATA_2_RMSK)
#define HWIO_MMSS_HDMI_AUDIO_METADATA_2_INM(m)      \
        in_dword_masked(HWIO_MMSS_HDMI_AUDIO_METADATA_2_ADDR, m)
#define HWIO_MMSS_HDMI_AUDIO_METADATA_2_OUT(v)      \
        out_dword(HWIO_MMSS_HDMI_AUDIO_METADATA_2_ADDR,v)
#define HWIO_MMSS_HDMI_AUDIO_METADATA_2_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_HDMI_AUDIO_METADATA_2_ADDR,m,v,HWIO_MMSS_HDMI_AUDIO_METADATA_2_IN)
#define HWIO_MMSS_HDMI_AUDIO_METADATA_2_BYTE11_BMSK                                       0xff000000
#define HWIO_MMSS_HDMI_AUDIO_METADATA_2_BYTE11_SHFT                                             0x18
#define HWIO_MMSS_HDMI_AUDIO_METADATA_2_BYTE10_BMSK                                         0xff0000
#define HWIO_MMSS_HDMI_AUDIO_METADATA_2_BYTE10_SHFT                                             0x10
#define HWIO_MMSS_HDMI_AUDIO_METADATA_2_BYTE9_BMSK                                            0xff00
#define HWIO_MMSS_HDMI_AUDIO_METADATA_2_BYTE9_SHFT                                               0x8
#define HWIO_MMSS_HDMI_AUDIO_METADATA_2_BYTE8_BMSK                                              0xff
#define HWIO_MMSS_HDMI_AUDIO_METADATA_2_BYTE8_SHFT                                               0x0

#define HWIO_MMSS_HDMI_AUDIO_METADATA_3_ADDR                                              (MMSS_HDMI_REG_BASE      + 0x000004e4)
#define HWIO_MMSS_HDMI_AUDIO_METADATA_3_RMSK                                              0xffffffff
#define HWIO_MMSS_HDMI_AUDIO_METADATA_3_IN          \
        in_dword_masked(HWIO_MMSS_HDMI_AUDIO_METADATA_3_ADDR, HWIO_MMSS_HDMI_AUDIO_METADATA_3_RMSK)
#define HWIO_MMSS_HDMI_AUDIO_METADATA_3_INM(m)      \
        in_dword_masked(HWIO_MMSS_HDMI_AUDIO_METADATA_3_ADDR, m)
#define HWIO_MMSS_HDMI_AUDIO_METADATA_3_OUT(v)      \
        out_dword(HWIO_MMSS_HDMI_AUDIO_METADATA_3_ADDR,v)
#define HWIO_MMSS_HDMI_AUDIO_METADATA_3_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_HDMI_AUDIO_METADATA_3_ADDR,m,v,HWIO_MMSS_HDMI_AUDIO_METADATA_3_IN)
#define HWIO_MMSS_HDMI_AUDIO_METADATA_3_BYTE15_BMSK                                       0xff000000
#define HWIO_MMSS_HDMI_AUDIO_METADATA_3_BYTE15_SHFT                                             0x18
#define HWIO_MMSS_HDMI_AUDIO_METADATA_3_BYTE14_BMSK                                         0xff0000
#define HWIO_MMSS_HDMI_AUDIO_METADATA_3_BYTE14_SHFT                                             0x10
#define HWIO_MMSS_HDMI_AUDIO_METADATA_3_BYTE13_BMSK                                           0xff00
#define HWIO_MMSS_HDMI_AUDIO_METADATA_3_BYTE13_SHFT                                              0x8
#define HWIO_MMSS_HDMI_AUDIO_METADATA_3_BYTE12_BMSK                                             0xff
#define HWIO_MMSS_HDMI_AUDIO_METADATA_3_BYTE12_SHFT                                              0x0

#define HWIO_MMSS_HDMI_AUDIO_METADATA_4_ADDR                                              (MMSS_HDMI_REG_BASE      + 0x000004e8)
#define HWIO_MMSS_HDMI_AUDIO_METADATA_4_RMSK                                              0xffffffff
#define HWIO_MMSS_HDMI_AUDIO_METADATA_4_IN          \
        in_dword_masked(HWIO_MMSS_HDMI_AUDIO_METADATA_4_ADDR, HWIO_MMSS_HDMI_AUDIO_METADATA_4_RMSK)
#define HWIO_MMSS_HDMI_AUDIO_METADATA_4_INM(m)      \
        in_dword_masked(HWIO_MMSS_HDMI_AUDIO_METADATA_4_ADDR, m)
#define HWIO_MMSS_HDMI_AUDIO_METADATA_4_OUT(v)      \
        out_dword(HWIO_MMSS_HDMI_AUDIO_METADATA_4_ADDR,v)
#define HWIO_MMSS_HDMI_AUDIO_METADATA_4_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_HDMI_AUDIO_METADATA_4_ADDR,m,v,HWIO_MMSS_HDMI_AUDIO_METADATA_4_IN)
#define HWIO_MMSS_HDMI_AUDIO_METADATA_4_BYTE19_BMSK                                       0xff000000
#define HWIO_MMSS_HDMI_AUDIO_METADATA_4_BYTE19_SHFT                                             0x18
#define HWIO_MMSS_HDMI_AUDIO_METADATA_4_BYTE18_BMSK                                         0xff0000
#define HWIO_MMSS_HDMI_AUDIO_METADATA_4_BYTE18_SHFT                                             0x10
#define HWIO_MMSS_HDMI_AUDIO_METADATA_4_BYTE17_BMSK                                           0xff00
#define HWIO_MMSS_HDMI_AUDIO_METADATA_4_BYTE17_SHFT                                              0x8
#define HWIO_MMSS_HDMI_AUDIO_METADATA_4_BYTE16_BMSK                                             0xff
#define HWIO_MMSS_HDMI_AUDIO_METADATA_4_BYTE16_SHFT                                              0x0

#define HWIO_MMSS_HDMI_AUDIO_METADATA_5_ADDR                                              (MMSS_HDMI_REG_BASE      + 0x000004ec)
#define HWIO_MMSS_HDMI_AUDIO_METADATA_5_RMSK                                              0xffffffff
#define HWIO_MMSS_HDMI_AUDIO_METADATA_5_IN          \
        in_dword_masked(HWIO_MMSS_HDMI_AUDIO_METADATA_5_ADDR, HWIO_MMSS_HDMI_AUDIO_METADATA_5_RMSK)
#define HWIO_MMSS_HDMI_AUDIO_METADATA_5_INM(m)      \
        in_dword_masked(HWIO_MMSS_HDMI_AUDIO_METADATA_5_ADDR, m)
#define HWIO_MMSS_HDMI_AUDIO_METADATA_5_OUT(v)      \
        out_dword(HWIO_MMSS_HDMI_AUDIO_METADATA_5_ADDR,v)
#define HWIO_MMSS_HDMI_AUDIO_METADATA_5_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_HDMI_AUDIO_METADATA_5_ADDR,m,v,HWIO_MMSS_HDMI_AUDIO_METADATA_5_IN)
#define HWIO_MMSS_HDMI_AUDIO_METADATA_5_BYTE23_BMSK                                       0xff000000
#define HWIO_MMSS_HDMI_AUDIO_METADATA_5_BYTE23_SHFT                                             0x18
#define HWIO_MMSS_HDMI_AUDIO_METADATA_5_BYTE22_BMSK                                         0xff0000
#define HWIO_MMSS_HDMI_AUDIO_METADATA_5_BYTE22_SHFT                                             0x10
#define HWIO_MMSS_HDMI_AUDIO_METADATA_5_BYTE21_BMSK                                           0xff00
#define HWIO_MMSS_HDMI_AUDIO_METADATA_5_BYTE21_SHFT                                              0x8
#define HWIO_MMSS_HDMI_AUDIO_METADATA_5_BYTE20_BMSK                                             0xff
#define HWIO_MMSS_HDMI_AUDIO_METADATA_5_BYTE20_SHFT                                              0x0

#define HWIO_MMSS_HDMI_AUDIO_METADATA_6_ADDR                                              (MMSS_HDMI_REG_BASE      + 0x000004f0)
#define HWIO_MMSS_HDMI_AUDIO_METADATA_6_RMSK                                              0xffffffff
#define HWIO_MMSS_HDMI_AUDIO_METADATA_6_IN          \
        in_dword_masked(HWIO_MMSS_HDMI_AUDIO_METADATA_6_ADDR, HWIO_MMSS_HDMI_AUDIO_METADATA_6_RMSK)
#define HWIO_MMSS_HDMI_AUDIO_METADATA_6_INM(m)      \
        in_dword_masked(HWIO_MMSS_HDMI_AUDIO_METADATA_6_ADDR, m)
#define HWIO_MMSS_HDMI_AUDIO_METADATA_6_OUT(v)      \
        out_dword(HWIO_MMSS_HDMI_AUDIO_METADATA_6_ADDR,v)
#define HWIO_MMSS_HDMI_AUDIO_METADATA_6_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_HDMI_AUDIO_METADATA_6_ADDR,m,v,HWIO_MMSS_HDMI_AUDIO_METADATA_6_IN)
#define HWIO_MMSS_HDMI_AUDIO_METADATA_6_BYTE27_BMSK                                       0xff000000
#define HWIO_MMSS_HDMI_AUDIO_METADATA_6_BYTE27_SHFT                                             0x18
#define HWIO_MMSS_HDMI_AUDIO_METADATA_6_BYTE26_BMSK                                         0xff0000
#define HWIO_MMSS_HDMI_AUDIO_METADATA_6_BYTE26_SHFT                                             0x10
#define HWIO_MMSS_HDMI_AUDIO_METADATA_6_BYTE25_BMSK                                           0xff00
#define HWIO_MMSS_HDMI_AUDIO_METADATA_6_BYTE25_SHFT                                              0x8
#define HWIO_MMSS_HDMI_AUDIO_METADATA_6_BYTE24_BMSK                                             0xff
#define HWIO_MMSS_HDMI_AUDIO_METADATA_6_BYTE24_SHFT                                              0x0

#define HWIO_MMSS_HDMI_HDCP_BLOCK_COLOR0_ADDR                                             (MMSS_HDMI_REG_BASE      + 0x000004f8)
#define HWIO_MMSS_HDMI_HDCP_BLOCK_COLOR0_RMSK                                              0xfff0fff
#define HWIO_MMSS_HDMI_HDCP_BLOCK_COLOR0_IN          \
        in_dword_masked(HWIO_MMSS_HDMI_HDCP_BLOCK_COLOR0_ADDR, HWIO_MMSS_HDMI_HDCP_BLOCK_COLOR0_RMSK)
#define HWIO_MMSS_HDMI_HDCP_BLOCK_COLOR0_INM(m)      \
        in_dword_masked(HWIO_MMSS_HDMI_HDCP_BLOCK_COLOR0_ADDR, m)
#define HWIO_MMSS_HDMI_HDCP_BLOCK_COLOR0_OUT(v)      \
        out_dword(HWIO_MMSS_HDMI_HDCP_BLOCK_COLOR0_ADDR,v)
#define HWIO_MMSS_HDMI_HDCP_BLOCK_COLOR0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_HDMI_HDCP_BLOCK_COLOR0_ADDR,m,v,HWIO_MMSS_HDMI_HDCP_BLOCK_COLOR0_IN)
#define HWIO_MMSS_HDMI_HDCP_BLOCK_COLOR0_HDCP_BLOCK_COLOR_C1_BMSK                          0xfff0000
#define HWIO_MMSS_HDMI_HDCP_BLOCK_COLOR0_HDCP_BLOCK_COLOR_C1_SHFT                               0x10
#define HWIO_MMSS_HDMI_HDCP_BLOCK_COLOR0_HDCP_BLOCK_COLOR_C0_BMSK                              0xfff
#define HWIO_MMSS_HDMI_HDCP_BLOCK_COLOR0_HDCP_BLOCK_COLOR_C0_SHFT                                0x0

#define HWIO_MMSS_HDMI_HDCP_BLOCK_COLOR1_ADDR                                             (MMSS_HDMI_REG_BASE      + 0x000004fc)
#define HWIO_MMSS_HDMI_HDCP_BLOCK_COLOR1_RMSK                                               0x310fff
#define HWIO_MMSS_HDMI_HDCP_BLOCK_COLOR1_IN          \
        in_dword_masked(HWIO_MMSS_HDMI_HDCP_BLOCK_COLOR1_ADDR, HWIO_MMSS_HDMI_HDCP_BLOCK_COLOR1_RMSK)
#define HWIO_MMSS_HDMI_HDCP_BLOCK_COLOR1_INM(m)      \
        in_dword_masked(HWIO_MMSS_HDMI_HDCP_BLOCK_COLOR1_ADDR, m)
#define HWIO_MMSS_HDMI_HDCP_BLOCK_COLOR1_OUT(v)      \
        out_dword(HWIO_MMSS_HDMI_HDCP_BLOCK_COLOR1_ADDR,v)
#define HWIO_MMSS_HDMI_HDCP_BLOCK_COLOR1_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_HDMI_HDCP_BLOCK_COLOR1_ADDR,m,v,HWIO_MMSS_HDMI_HDCP_BLOCK_COLOR1_IN)
#define HWIO_MMSS_HDMI_HDCP_BLOCK_COLOR1_HDCP_BLOCK_AUDIO_MODE_BMSK                         0x300000
#define HWIO_MMSS_HDMI_HDCP_BLOCK_COLOR1_HDCP_BLOCK_AUDIO_MODE_SHFT                             0x14
#define HWIO_MMSS_HDMI_HDCP_BLOCK_COLOR1_YUV420_SEL_BMSK                                     0x10000
#define HWIO_MMSS_HDMI_HDCP_BLOCK_COLOR1_YUV420_SEL_SHFT                                        0x10
#define HWIO_MMSS_HDMI_HDCP_BLOCK_COLOR1_HDCP_BLOCK_COLOR_C2_BMSK                              0xfff
#define HWIO_MMSS_HDMI_HDCP_BLOCK_COLOR1_HDCP_BLOCK_COLOR_C2_SHFT                                0x0

#define HWIO_MMSS_HDMI_HDCP_STATUS_ADDR                                                   (MMSS_HDMI_REG_BASE      + 0x00000500)
#define HWIO_MMSS_HDMI_HDCP_STATUS_RMSK                                                          0x3
#define HWIO_MMSS_HDMI_HDCP_STATUS_IN          \
        in_dword_masked(HWIO_MMSS_HDMI_HDCP_STATUS_ADDR, HWIO_MMSS_HDMI_HDCP_STATUS_RMSK)
#define HWIO_MMSS_HDMI_HDCP_STATUS_INM(m)      \
        in_dword_masked(HWIO_MMSS_HDMI_HDCP_STATUS_ADDR, m)
#define HWIO_MMSS_HDMI_HDCP_STATUS_AUTH_STATUS_BMSK                                              0x3
#define HWIO_MMSS_HDMI_HDCP_STATUS_AUTH_STATUS_SHFT                                              0x0

#define HWIO_MMSS_HDMI_HDCP_INT_CTRL2_ADDR                                                (MMSS_HDMI_REG_BASE      + 0x00000504)
#define HWIO_MMSS_HDMI_HDCP_INT_CTRL2_RMSK                                                      0x77
#define HWIO_MMSS_HDMI_HDCP_INT_CTRL2_IN          \
        in_dword_masked(HWIO_MMSS_HDMI_HDCP_INT_CTRL2_ADDR, HWIO_MMSS_HDMI_HDCP_INT_CTRL2_RMSK)
#define HWIO_MMSS_HDMI_HDCP_INT_CTRL2_INM(m)      \
        in_dword_masked(HWIO_MMSS_HDMI_HDCP_INT_CTRL2_ADDR, m)
#define HWIO_MMSS_HDMI_HDCP_INT_CTRL2_OUT(v)      \
        out_dword(HWIO_MMSS_HDMI_HDCP_INT_CTRL2_ADDR,v)
#define HWIO_MMSS_HDMI_HDCP_INT_CTRL2_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_HDMI_HDCP_INT_CTRL2_ADDR,m,v,HWIO_MMSS_HDMI_HDCP_INT_CTRL2_IN)
#define HWIO_MMSS_HDMI_HDCP_INT_CTRL2_ENCRYPTION_NOT_READY_MASK_BMSK                            0x40
#define HWIO_MMSS_HDMI_HDCP_INT_CTRL2_ENCRYPTION_NOT_READY_MASK_SHFT                             0x6
#define HWIO_MMSS_HDMI_HDCP_INT_CTRL2_ENCRYPTION_NOT_READY_ACK_BMSK                             0x20
#define HWIO_MMSS_HDMI_HDCP_INT_CTRL2_ENCRYPTION_NOT_READY_ACK_SHFT                              0x5
#define HWIO_MMSS_HDMI_HDCP_INT_CTRL2_ENCRYPTION_NOT_READY_BMSK                                 0x10
#define HWIO_MMSS_HDMI_HDCP_INT_CTRL2_ENCRYPTION_NOT_READY_SHFT                                  0x4
#define HWIO_MMSS_HDMI_HDCP_INT_CTRL2_ENCRYPTION_READY_MASK_BMSK                                 0x4
#define HWIO_MMSS_HDMI_HDCP_INT_CTRL2_ENCRYPTION_READY_MASK_SHFT                                 0x2
#define HWIO_MMSS_HDMI_HDCP_INT_CTRL2_ENCRYPTION_READY_ACK_BMSK                                  0x2
#define HWIO_MMSS_HDMI_HDCP_INT_CTRL2_ENCRYPTION_READY_ACK_SHFT                                  0x1
#define HWIO_MMSS_HDMI_HDCP_INT_CTRL2_ENCRYPTION_READY_BMSK                                      0x1
#define HWIO_MMSS_HDMI_HDCP_INT_CTRL2_ENCRYPTION_READY_SHFT                                      0x0

#define HWIO_MMSS_HDMI_DEBUG_BUS_ADDR                                                     (MMSS_HDMI_REG_BASE      + 0x00000508)
#define HWIO_MMSS_HDMI_DEBUG_BUS_RMSK                                                     0xffffffff
#define HWIO_MMSS_HDMI_DEBUG_BUS_IN          \
        in_dword_masked(HWIO_MMSS_HDMI_DEBUG_BUS_ADDR, HWIO_MMSS_HDMI_DEBUG_BUS_RMSK)
#define HWIO_MMSS_HDMI_DEBUG_BUS_INM(m)      \
        in_dword_masked(HWIO_MMSS_HDMI_DEBUG_BUS_ADDR, m)
#define HWIO_MMSS_HDMI_DEBUG_BUS_DEBUG_BUS_BMSK                                           0xffffffff
#define HWIO_MMSS_HDMI_DEBUG_BUS_DEBUG_BUS_SHFT                                                  0x0


/*----------------------------------------------------------------------------
 * MODULE: MMSS_ROT
 *--------------------------------------------------------------------------*/

/*----------------------------------------------------------------------------
 * MODULE: MMSS_ROT_ROTTOP
 *--------------------------------------------------------------------------*/

#define HWIO_MMSS_ROT_ROTTOP_HW_VERSION_ADDR                                (MMSS_ROT_ROTTOP_REG_BASE      + 0x00000000)
#define HWIO_MMSS_ROT_ROTTOP_HW_VERSION_RMSK                                0xffffffff
#define HWIO_MMSS_ROT_ROTTOP_HW_VERSION_IN          \
        in_dword_masked(HWIO_MMSS_ROT_ROTTOP_HW_VERSION_ADDR, HWIO_MMSS_ROT_ROTTOP_HW_VERSION_RMSK)
#define HWIO_MMSS_ROT_ROTTOP_HW_VERSION_INM(m)      \
        in_dword_masked(HWIO_MMSS_ROT_ROTTOP_HW_VERSION_ADDR, m)
#define HWIO_MMSS_ROT_ROTTOP_HW_VERSION_MAJOR_BMSK                          0xf0000000
#define HWIO_MMSS_ROT_ROTTOP_HW_VERSION_MAJOR_SHFT                                0x1c
#define HWIO_MMSS_ROT_ROTTOP_HW_VERSION_MINOR_BMSK                           0xfff0000
#define HWIO_MMSS_ROT_ROTTOP_HW_VERSION_MINOR_SHFT                                0x10
#define HWIO_MMSS_ROT_ROTTOP_HW_VERSION_STEP_BMSK                               0xffff
#define HWIO_MMSS_ROT_ROTTOP_HW_VERSION_STEP_SHFT                                  0x0

#define HWIO_MMSS_ROT_ROTTOP_CLK_CTRL_ADDR                                  (MMSS_ROT_ROTTOP_REG_BASE      + 0x00000010)
#define HWIO_MMSS_ROT_ROTTOP_CLK_CTRL_RMSK                                     0x1010f
#define HWIO_MMSS_ROT_ROTTOP_CLK_CTRL_IN          \
        in_dword_masked(HWIO_MMSS_ROT_ROTTOP_CLK_CTRL_ADDR, HWIO_MMSS_ROT_ROTTOP_CLK_CTRL_RMSK)
#define HWIO_MMSS_ROT_ROTTOP_CLK_CTRL_INM(m)      \
        in_dword_masked(HWIO_MMSS_ROT_ROTTOP_CLK_CTRL_ADDR, m)
#define HWIO_MMSS_ROT_ROTTOP_CLK_CTRL_OUT(v)      \
        out_dword(HWIO_MMSS_ROT_ROTTOP_CLK_CTRL_ADDR,v)
#define HWIO_MMSS_ROT_ROTTOP_CLK_CTRL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_ROT_ROTTOP_CLK_CTRL_ADDR,m,v,HWIO_MMSS_ROT_ROTTOP_CLK_CTRL_IN)
#define HWIO_MMSS_ROT_ROTTOP_CLK_CTRL_ROT_VSYNC_CLK_DISABLE_BMSK               0x10000
#define HWIO_MMSS_ROT_ROTTOP_CLK_CTRL_ROT_VSYNC_CLK_DISABLE_SHFT                  0x10
#define HWIO_MMSS_ROT_ROTTOP_CLK_CTRL_ROT_AXI_CLK_DISABLE_BMSK                   0x100
#define HWIO_MMSS_ROT_ROTTOP_CLK_CTRL_ROT_AXI_CLK_DISABLE_SHFT                     0x8
#define HWIO_MMSS_ROT_ROTTOP_CLK_CTRL_ROT_CLK_HYSTERISIS_CTRL_BMSK                 0xc
#define HWIO_MMSS_ROT_ROTTOP_CLK_CTRL_ROT_CLK_HYSTERISIS_CTRL_SHFT                 0x2
#define HWIO_MMSS_ROT_ROTTOP_CLK_CTRL_ROT_CLK_FORCE_OFF_BMSK                       0x2
#define HWIO_MMSS_ROT_ROTTOP_CLK_CTRL_ROT_CLK_FORCE_OFF_SHFT                       0x1
#define HWIO_MMSS_ROT_ROTTOP_CLK_CTRL_ROT_CLK_FORCE_ON_BMSK                        0x1
#define HWIO_MMSS_ROT_ROTTOP_CLK_CTRL_ROT_CLK_FORCE_ON_SHFT                        0x0

#define HWIO_MMSS_ROT_ROTTOP_CLK_STATUS_ADDR                                (MMSS_ROT_ROTTOP_REG_BASE      + 0x00000014)
#define HWIO_MMSS_ROT_ROTTOP_CLK_STATUS_RMSK                                       0x1
#define HWIO_MMSS_ROT_ROTTOP_CLK_STATUS_IN          \
        in_dword_masked(HWIO_MMSS_ROT_ROTTOP_CLK_STATUS_ADDR, HWIO_MMSS_ROT_ROTTOP_CLK_STATUS_RMSK)
#define HWIO_MMSS_ROT_ROTTOP_CLK_STATUS_INM(m)      \
        in_dword_masked(HWIO_MMSS_ROT_ROTTOP_CLK_STATUS_ADDR, m)
#define HWIO_MMSS_ROT_ROTTOP_CLK_STATUS_ROT_CLK_ACTIVE_BMSK                        0x1
#define HWIO_MMSS_ROT_ROTTOP_CLK_STATUS_ROT_CLK_ACTIVE_SHFT                        0x0

#define HWIO_MMSS_ROT_ROTTOP_ROT_NEWROI_PRIOR_TO_START_ADDR                 (MMSS_ROT_ROTTOP_REG_BASE      + 0x00000018)
#define HWIO_MMSS_ROT_ROTTOP_ROT_NEWROI_PRIOR_TO_START_RMSK                        0x1
#define HWIO_MMSS_ROT_ROTTOP_ROT_NEWROI_PRIOR_TO_START_IN          \
        in_dword_masked(HWIO_MMSS_ROT_ROTTOP_ROT_NEWROI_PRIOR_TO_START_ADDR, HWIO_MMSS_ROT_ROTTOP_ROT_NEWROI_PRIOR_TO_START_RMSK)
#define HWIO_MMSS_ROT_ROTTOP_ROT_NEWROI_PRIOR_TO_START_INM(m)      \
        in_dword_masked(HWIO_MMSS_ROT_ROTTOP_ROT_NEWROI_PRIOR_TO_START_ADDR, m)
#define HWIO_MMSS_ROT_ROTTOP_ROT_NEWROI_PRIOR_TO_START_OUT(v)      \
        out_dword(HWIO_MMSS_ROT_ROTTOP_ROT_NEWROI_PRIOR_TO_START_ADDR,v)
#define HWIO_MMSS_ROT_ROTTOP_ROT_NEWROI_PRIOR_TO_START_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_ROT_ROTTOP_ROT_NEWROI_PRIOR_TO_START_ADDR,m,v,HWIO_MMSS_ROT_ROTTOP_ROT_NEWROI_PRIOR_TO_START_IN)
#define HWIO_MMSS_ROT_ROTTOP_ROT_NEWROI_PRIOR_TO_START_ENABLE_BMSK                 0x1
#define HWIO_MMSS_ROT_ROTTOP_ROT_NEWROI_PRIOR_TO_START_ENABLE_SHFT                 0x0

#define HWIO_MMSS_ROT_ROTTOP_SW_RESET_ADDR                                  (MMSS_ROT_ROTTOP_REG_BASE      + 0x00000020)
#define HWIO_MMSS_ROT_ROTTOP_SW_RESET_RMSK                                         0x1
#define HWIO_MMSS_ROT_ROTTOP_SW_RESET_IN          \
        in_dword_masked(HWIO_MMSS_ROT_ROTTOP_SW_RESET_ADDR, HWIO_MMSS_ROT_ROTTOP_SW_RESET_RMSK)
#define HWIO_MMSS_ROT_ROTTOP_SW_RESET_INM(m)      \
        in_dword_masked(HWIO_MMSS_ROT_ROTTOP_SW_RESET_ADDR, m)
#define HWIO_MMSS_ROT_ROTTOP_SW_RESET_OUT(v)      \
        out_dword(HWIO_MMSS_ROT_ROTTOP_SW_RESET_ADDR,v)
#define HWIO_MMSS_ROT_ROTTOP_SW_RESET_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_ROT_ROTTOP_SW_RESET_ADDR,m,v,HWIO_MMSS_ROT_ROTTOP_SW_RESET_IN)
#define HWIO_MMSS_ROT_ROTTOP_SW_RESET_RESET_BMSK                                   0x1
#define HWIO_MMSS_ROT_ROTTOP_SW_RESET_RESET_SHFT                                   0x0

#define HWIO_MMSS_ROT_ROTTOP_SW_RESET_CTRL_ADDR                             (MMSS_ROT_ROTTOP_REG_BASE      + 0x00000024)
#define HWIO_MMSS_ROT_ROTTOP_SW_RESET_CTRL_RMSK                                   0xff
#define HWIO_MMSS_ROT_ROTTOP_SW_RESET_CTRL_IN          \
        in_dword_masked(HWIO_MMSS_ROT_ROTTOP_SW_RESET_CTRL_ADDR, HWIO_MMSS_ROT_ROTTOP_SW_RESET_CTRL_RMSK)
#define HWIO_MMSS_ROT_ROTTOP_SW_RESET_CTRL_INM(m)      \
        in_dword_masked(HWIO_MMSS_ROT_ROTTOP_SW_RESET_CTRL_ADDR, m)
#define HWIO_MMSS_ROT_ROTTOP_SW_RESET_CTRL_OUT(v)      \
        out_dword(HWIO_MMSS_ROT_ROTTOP_SW_RESET_CTRL_ADDR,v)
#define HWIO_MMSS_ROT_ROTTOP_SW_RESET_CTRL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_ROT_ROTTOP_SW_RESET_CTRL_ADDR,m,v,HWIO_MMSS_ROT_ROTTOP_SW_RESET_CTRL_IN)
#define HWIO_MMSS_ROT_ROTTOP_SW_RESET_CTRL_HYSTERISIS_CTRL_BMSK                   0xff
#define HWIO_MMSS_ROT_ROTTOP_SW_RESET_CTRL_HYSTERISIS_CTRL_SHFT                    0x0

#define HWIO_MMSS_ROT_ROTTOP_SW_RESET_OVERRIDE_ADDR                         (MMSS_ROT_ROTTOP_REG_BASE      + 0x00000028)
#define HWIO_MMSS_ROT_ROTTOP_SW_RESET_OVERRIDE_RMSK                                0x1
#define HWIO_MMSS_ROT_ROTTOP_SW_RESET_OVERRIDE_IN          \
        in_dword_masked(HWIO_MMSS_ROT_ROTTOP_SW_RESET_OVERRIDE_ADDR, HWIO_MMSS_ROT_ROTTOP_SW_RESET_OVERRIDE_RMSK)
#define HWIO_MMSS_ROT_ROTTOP_SW_RESET_OVERRIDE_INM(m)      \
        in_dword_masked(HWIO_MMSS_ROT_ROTTOP_SW_RESET_OVERRIDE_ADDR, m)
#define HWIO_MMSS_ROT_ROTTOP_SW_RESET_OVERRIDE_OUT(v)      \
        out_dword(HWIO_MMSS_ROT_ROTTOP_SW_RESET_OVERRIDE_ADDR,v)
#define HWIO_MMSS_ROT_ROTTOP_SW_RESET_OVERRIDE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_ROT_ROTTOP_SW_RESET_OVERRIDE_ADDR,m,v,HWIO_MMSS_ROT_ROTTOP_SW_RESET_OVERRIDE_IN)
#define HWIO_MMSS_ROT_ROTTOP_SW_RESET_OVERRIDE_RESET_BMSK                          0x1
#define HWIO_MMSS_ROT_ROTTOP_SW_RESET_OVERRIDE_RESET_SHFT                          0x0

#define HWIO_MMSS_ROT_ROTTOP_INTR_EN_ADDR                                   (MMSS_ROT_ROTTOP_REG_BASE      + 0x00000030)
#define HWIO_MMSS_ROT_ROTTOP_INTR_EN_RMSK                                          0x1
#define HWIO_MMSS_ROT_ROTTOP_INTR_EN_IN          \
        in_dword_masked(HWIO_MMSS_ROT_ROTTOP_INTR_EN_ADDR, HWIO_MMSS_ROT_ROTTOP_INTR_EN_RMSK)
#define HWIO_MMSS_ROT_ROTTOP_INTR_EN_INM(m)      \
        in_dword_masked(HWIO_MMSS_ROT_ROTTOP_INTR_EN_ADDR, m)
#define HWIO_MMSS_ROT_ROTTOP_INTR_EN_OUT(v)      \
        out_dword(HWIO_MMSS_ROT_ROTTOP_INTR_EN_ADDR,v)
#define HWIO_MMSS_ROT_ROTTOP_INTR_EN_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_ROT_ROTTOP_INTR_EN_ADDR,m,v,HWIO_MMSS_ROT_ROTTOP_INTR_EN_IN)
#define HWIO_MMSS_ROT_ROTTOP_INTR_EN_ROT_DONE_EN_BMSK                              0x1
#define HWIO_MMSS_ROT_ROTTOP_INTR_EN_ROT_DONE_EN_SHFT                              0x0

#define HWIO_MMSS_ROT_ROTTOP_INTR_STATUS_ADDR                               (MMSS_ROT_ROTTOP_REG_BASE      + 0x00000034)
#define HWIO_MMSS_ROT_ROTTOP_INTR_STATUS_RMSK                                      0x1
#define HWIO_MMSS_ROT_ROTTOP_INTR_STATUS_IN          \
        in_dword_masked(HWIO_MMSS_ROT_ROTTOP_INTR_STATUS_ADDR, HWIO_MMSS_ROT_ROTTOP_INTR_STATUS_RMSK)
#define HWIO_MMSS_ROT_ROTTOP_INTR_STATUS_INM(m)      \
        in_dword_masked(HWIO_MMSS_ROT_ROTTOP_INTR_STATUS_ADDR, m)
#define HWIO_MMSS_ROT_ROTTOP_INTR_STATUS_ROT_DONE_BMSK                             0x1
#define HWIO_MMSS_ROT_ROTTOP_INTR_STATUS_ROT_DONE_SHFT                             0x0

#define HWIO_MMSS_ROT_ROTTOP_INTR_CLEAR_ADDR                                (MMSS_ROT_ROTTOP_REG_BASE      + 0x00000038)
#define HWIO_MMSS_ROT_ROTTOP_INTR_CLEAR_RMSK                                       0x1
#define HWIO_MMSS_ROT_ROTTOP_INTR_CLEAR_OUT(v)      \
        out_dword(HWIO_MMSS_ROT_ROTTOP_INTR_CLEAR_ADDR,v)
#define HWIO_MMSS_ROT_ROTTOP_INTR_CLEAR_ROT_DONE_CLR_BMSK                          0x1
#define HWIO_MMSS_ROT_ROTTOP_INTR_CLEAR_ROT_DONE_CLR_SHFT                          0x0

#define HWIO_MMSS_ROT_ROTTOP_START_CTRL_ADDR                                (MMSS_ROT_ROTTOP_REG_BASE      + 0x00000040)
#define HWIO_MMSS_ROT_ROTTOP_START_CTRL_RMSK                                       0x1
#define HWIO_MMSS_ROT_ROTTOP_START_CTRL_OUT(v)      \
        out_dword(HWIO_MMSS_ROT_ROTTOP_START_CTRL_ADDR,v)
#define HWIO_MMSS_ROT_ROTTOP_START_CTRL_START_CTRL_BMSK                            0x1
#define HWIO_MMSS_ROT_ROTTOP_START_CTRL_START_CTRL_SHFT                            0x0

#define HWIO_MMSS_ROT_ROTTOP_STATUS_ADDR                                    (MMSS_ROT_ROTTOP_REG_BASE      + 0x00000044)
#define HWIO_MMSS_ROT_ROTTOP_STATUS_RMSK                                    0x80000101
#define HWIO_MMSS_ROT_ROTTOP_STATUS_IN          \
        in_dword_masked(HWIO_MMSS_ROT_ROTTOP_STATUS_ADDR, HWIO_MMSS_ROT_ROTTOP_STATUS_RMSK)
#define HWIO_MMSS_ROT_ROTTOP_STATUS_INM(m)      \
        in_dword_masked(HWIO_MMSS_ROT_ROTTOP_STATUS_ADDR, m)
#define HWIO_MMSS_ROT_ROTTOP_STATUS_OUT(v)      \
        out_dword(HWIO_MMSS_ROT_ROTTOP_STATUS_ADDR,v)
#define HWIO_MMSS_ROT_ROTTOP_STATUS_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_ROT_ROTTOP_STATUS_ADDR,m,v,HWIO_MMSS_ROT_ROTTOP_STATUS_IN)
#define HWIO_MMSS_ROT_ROTTOP_STATUS_ERROR_CLEAR_BMSK                        0x80000000
#define HWIO_MMSS_ROT_ROTTOP_STATUS_ERROR_CLEAR_SHFT                              0x1f
#define HWIO_MMSS_ROT_ROTTOP_STATUS_ERROR_BMSK                                   0x100
#define HWIO_MMSS_ROT_ROTTOP_STATUS_ERROR_SHFT                                     0x8
#define HWIO_MMSS_ROT_ROTTOP_STATUS_ROT_BUSY_BMSK                                  0x1
#define HWIO_MMSS_ROT_ROTTOP_STATUS_ROT_BUSY_SHFT                                  0x0

#define HWIO_MMSS_ROT_ROTTOP_OP_MODE_ADDR                                   (MMSS_ROT_ROTTOP_REG_BASE      + 0x00000048)
#define HWIO_MMSS_ROT_ROTTOP_OP_MODE_RMSK                                          0x3
#define HWIO_MMSS_ROT_ROTTOP_OP_MODE_IN          \
        in_dword_masked(HWIO_MMSS_ROT_ROTTOP_OP_MODE_ADDR, HWIO_MMSS_ROT_ROTTOP_OP_MODE_RMSK)
#define HWIO_MMSS_ROT_ROTTOP_OP_MODE_INM(m)      \
        in_dword_masked(HWIO_MMSS_ROT_ROTTOP_OP_MODE_ADDR, m)
#define HWIO_MMSS_ROT_ROTTOP_OP_MODE_OUT(v)      \
        out_dword(HWIO_MMSS_ROT_ROTTOP_OP_MODE_ADDR,v)
#define HWIO_MMSS_ROT_ROTTOP_OP_MODE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_ROT_ROTTOP_OP_MODE_ADDR,m,v,HWIO_MMSS_ROT_ROTTOP_OP_MODE_IN)
#define HWIO_MMSS_ROT_ROTTOP_OP_MODE_ROT_MODE_BMSK                                 0x2
#define HWIO_MMSS_ROT_ROTTOP_OP_MODE_ROT_MODE_SHFT                                 0x1
#define HWIO_MMSS_ROT_ROTTOP_OP_MODE_ROT_EN_BMSK                                   0x1
#define HWIO_MMSS_ROT_ROTTOP_OP_MODE_ROT_EN_SHFT                                   0x0

#define HWIO_MMSS_ROT_ROTTOP_DNSC_ADDR                                      (MMSS_ROT_ROTTOP_REG_BASE      + 0x0000004c)
#define HWIO_MMSS_ROT_ROTTOP_DNSC_RMSK                                        0xff00ff
#define HWIO_MMSS_ROT_ROTTOP_DNSC_IN          \
        in_dword_masked(HWIO_MMSS_ROT_ROTTOP_DNSC_ADDR, HWIO_MMSS_ROT_ROTTOP_DNSC_RMSK)
#define HWIO_MMSS_ROT_ROTTOP_DNSC_INM(m)      \
        in_dword_masked(HWIO_MMSS_ROT_ROTTOP_DNSC_ADDR, m)
#define HWIO_MMSS_ROT_ROTTOP_DNSC_OUT(v)      \
        out_dword(HWIO_MMSS_ROT_ROTTOP_DNSC_ADDR,v)
#define HWIO_MMSS_ROT_ROTTOP_DNSC_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_ROT_ROTTOP_DNSC_ADDR,m,v,HWIO_MMSS_ROT_ROTTOP_DNSC_IN)
#define HWIO_MMSS_ROT_ROTTOP_DNSC_DNSC_FACTOR_V_BMSK                          0xff0000
#define HWIO_MMSS_ROT_ROTTOP_DNSC_DNSC_FACTOR_V_SHFT                              0x10
#define HWIO_MMSS_ROT_ROTTOP_DNSC_DNSC_FACTOR_H_BMSK                              0xff
#define HWIO_MMSS_ROT_ROTTOP_DNSC_DNSC_FACTOR_H_SHFT                               0x0

#define HWIO_MMSS_ROT_ROTTOP_DEBUGBUS_CTRL_ADDR                             (MMSS_ROT_ROTTOP_REG_BASE      + 0x00000050)
#define HWIO_MMSS_ROT_ROTTOP_DEBUGBUS_CTRL_RMSK                                0x3fff0
#define HWIO_MMSS_ROT_ROTTOP_DEBUGBUS_CTRL_IN          \
        in_dword_masked(HWIO_MMSS_ROT_ROTTOP_DEBUGBUS_CTRL_ADDR, HWIO_MMSS_ROT_ROTTOP_DEBUGBUS_CTRL_RMSK)
#define HWIO_MMSS_ROT_ROTTOP_DEBUGBUS_CTRL_INM(m)      \
        in_dword_masked(HWIO_MMSS_ROT_ROTTOP_DEBUGBUS_CTRL_ADDR, m)
#define HWIO_MMSS_ROT_ROTTOP_DEBUGBUS_CTRL_OUT(v)      \
        out_dword(HWIO_MMSS_ROT_ROTTOP_DEBUGBUS_CTRL_ADDR,v)
#define HWIO_MMSS_ROT_ROTTOP_DEBUGBUS_CTRL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_ROT_ROTTOP_DEBUGBUS_CTRL_ADDR,m,v,HWIO_MMSS_ROT_ROTTOP_DEBUGBUS_CTRL_IN)
#define HWIO_MMSS_ROT_ROTTOP_DEBUGBUS_CTRL_AHB2AHB_DBUS_EN_BMSK                0x30000
#define HWIO_MMSS_ROT_ROTTOP_DEBUGBUS_CTRL_AHB2AHB_DBUS_EN_SHFT                   0x10
#define HWIO_MMSS_ROT_ROTTOP_DEBUGBUS_CTRL_BUS_SEL_BMSK                         0xf000
#define HWIO_MMSS_ROT_ROTTOP_DEBUGBUS_CTRL_BUS_SEL_SHFT                            0xc
#define HWIO_MMSS_ROT_ROTTOP_DEBUGBUS_CTRL_BLOCK_ID_BMSK                         0xff0
#define HWIO_MMSS_ROT_ROTTOP_DEBUGBUS_CTRL_BLOCK_ID_SHFT                           0x4

#define HWIO_MMSS_ROT_ROTTOP_DEBUGBUS_STATUS_ADDR                           (MMSS_ROT_ROTTOP_REG_BASE      + 0x00000054)
#define HWIO_MMSS_ROT_ROTTOP_DEBUGBUS_STATUS_RMSK                           0xffffffff
#define HWIO_MMSS_ROT_ROTTOP_DEBUGBUS_STATUS_IN          \
        in_dword_masked(HWIO_MMSS_ROT_ROTTOP_DEBUGBUS_STATUS_ADDR, HWIO_MMSS_ROT_ROTTOP_DEBUGBUS_STATUS_RMSK)
#define HWIO_MMSS_ROT_ROTTOP_DEBUGBUS_STATUS_INM(m)      \
        in_dword_masked(HWIO_MMSS_ROT_ROTTOP_DEBUGBUS_STATUS_ADDR, m)
#define HWIO_MMSS_ROT_ROTTOP_DEBUGBUS_STATUS_DEBUG_CAPTURED_BMSK            0xffffffff
#define HWIO_MMSS_ROT_ROTTOP_DEBUGBUS_STATUS_DEBUG_CAPTURED_SHFT                   0x0

#define HWIO_MMSS_ROT_ROTTOP_MISR_SEL_ADDR                                  (MMSS_ROT_ROTTOP_REG_BASE      + 0x00000060)
#define HWIO_MMSS_ROT_ROTTOP_MISR_SEL_RMSK                                        0xff
#define HWIO_MMSS_ROT_ROTTOP_MISR_SEL_IN          \
        in_dword_masked(HWIO_MMSS_ROT_ROTTOP_MISR_SEL_ADDR, HWIO_MMSS_ROT_ROTTOP_MISR_SEL_RMSK)
#define HWIO_MMSS_ROT_ROTTOP_MISR_SEL_INM(m)      \
        in_dword_masked(HWIO_MMSS_ROT_ROTTOP_MISR_SEL_ADDR, m)
#define HWIO_MMSS_ROT_ROTTOP_MISR_SEL_OUT(v)      \
        out_dword(HWIO_MMSS_ROT_ROTTOP_MISR_SEL_ADDR,v)
#define HWIO_MMSS_ROT_ROTTOP_MISR_SEL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_ROT_ROTTOP_MISR_SEL_ADDR,m,v,HWIO_MMSS_ROT_ROTTOP_MISR_SEL_IN)
#define HWIO_MMSS_ROT_ROTTOP_MISR_SEL_BLOCK_ID_BMSK                               0xff
#define HWIO_MMSS_ROT_ROTTOP_MISR_SEL_BLOCK_ID_SHFT                                0x0

#define HWIO_MMSS_ROT_ROTTOP_MISR_CTRL_ADDR                                 (MMSS_ROT_ROTTOP_REG_BASE      + 0x00000064)
#define HWIO_MMSS_ROT_ROTTOP_MISR_CTRL_RMSK                                      0x7ff
#define HWIO_MMSS_ROT_ROTTOP_MISR_CTRL_IN          \
        in_dword_masked(HWIO_MMSS_ROT_ROTTOP_MISR_CTRL_ADDR, HWIO_MMSS_ROT_ROTTOP_MISR_CTRL_RMSK)
#define HWIO_MMSS_ROT_ROTTOP_MISR_CTRL_INM(m)      \
        in_dword_masked(HWIO_MMSS_ROT_ROTTOP_MISR_CTRL_ADDR, m)
#define HWIO_MMSS_ROT_ROTTOP_MISR_CTRL_OUT(v)      \
        out_dword(HWIO_MMSS_ROT_ROTTOP_MISR_CTRL_ADDR,v)
#define HWIO_MMSS_ROT_ROTTOP_MISR_CTRL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_ROT_ROTTOP_MISR_CTRL_ADDR,m,v,HWIO_MMSS_ROT_ROTTOP_MISR_CTRL_IN)
#define HWIO_MMSS_ROT_ROTTOP_MISR_CTRL_MISR_STATUS_CLEAR_BMSK                    0x400
#define HWIO_MMSS_ROT_ROTTOP_MISR_CTRL_MISR_STATUS_CLEAR_SHFT                      0xa
#define HWIO_MMSS_ROT_ROTTOP_MISR_CTRL_MISR_STATUS_BMSK                          0x200
#define HWIO_MMSS_ROT_ROTTOP_MISR_CTRL_MISR_STATUS_SHFT                            0x9
#define HWIO_MMSS_ROT_ROTTOP_MISR_CTRL_MISR_ENABLE_BMSK                          0x100
#define HWIO_MMSS_ROT_ROTTOP_MISR_CTRL_MISR_ENABLE_SHFT                            0x8
#define HWIO_MMSS_ROT_ROTTOP_MISR_CTRL_MISR_FRAME_COUNT_BMSK                      0xff
#define HWIO_MMSS_ROT_ROTTOP_MISR_CTRL_MISR_FRAME_COUNT_SHFT                       0x0

#define HWIO_MMSS_ROT_ROTTOP_MISR_SIGN_P0_ADDR                              (MMSS_ROT_ROTTOP_REG_BASE      + 0x00000068)
#define HWIO_MMSS_ROT_ROTTOP_MISR_SIGN_P0_RMSK                              0xffffffff
#define HWIO_MMSS_ROT_ROTTOP_MISR_SIGN_P0_IN          \
        in_dword_masked(HWIO_MMSS_ROT_ROTTOP_MISR_SIGN_P0_ADDR, HWIO_MMSS_ROT_ROTTOP_MISR_SIGN_P0_RMSK)
#define HWIO_MMSS_ROT_ROTTOP_MISR_SIGN_P0_INM(m)      \
        in_dword_masked(HWIO_MMSS_ROT_ROTTOP_MISR_SIGN_P0_ADDR, m)
#define HWIO_MMSS_ROT_ROTTOP_MISR_SIGN_P0_SIGNATURE_BMSK                    0xffffffff
#define HWIO_MMSS_ROT_ROTTOP_MISR_SIGN_P0_SIGNATURE_SHFT                           0x0

#define HWIO_MMSS_ROT_ROTTOP_MISR_SIGN_P1_ADDR                              (MMSS_ROT_ROTTOP_REG_BASE      + 0x0000006c)
#define HWIO_MMSS_ROT_ROTTOP_MISR_SIGN_P1_RMSK                              0xffffffff
#define HWIO_MMSS_ROT_ROTTOP_MISR_SIGN_P1_IN          \
        in_dword_masked(HWIO_MMSS_ROT_ROTTOP_MISR_SIGN_P1_ADDR, HWIO_MMSS_ROT_ROTTOP_MISR_SIGN_P1_RMSK)
#define HWIO_MMSS_ROT_ROTTOP_MISR_SIGN_P1_INM(m)      \
        in_dword_masked(HWIO_MMSS_ROT_ROTTOP_MISR_SIGN_P1_ADDR, m)
#define HWIO_MMSS_ROT_ROTTOP_MISR_SIGN_P1_SIGNATURE_BMSK                    0xffffffff
#define HWIO_MMSS_ROT_ROTTOP_MISR_SIGN_P1_SIGNATURE_SHFT                           0x0

/*----------------------------------------------------------------------------
 * MODULE: MMSS_ROT_SSPP
 *--------------------------------------------------------------------------*/

#define HWIO_MMSS_ROT_SSPP_SRC_SIZE_ADDR                                           (MMSS_ROT_SSPP_REG_BASE      + 0x00000000)
#define HWIO_MMSS_ROT_SSPP_SRC_SIZE_RMSK                                           0xffffffff
#define HWIO_MMSS_ROT_SSPP_SRC_SIZE_IN          \
        in_dword_masked(HWIO_MMSS_ROT_SSPP_SRC_SIZE_ADDR, HWIO_MMSS_ROT_SSPP_SRC_SIZE_RMSK)
#define HWIO_MMSS_ROT_SSPP_SRC_SIZE_INM(m)      \
        in_dword_masked(HWIO_MMSS_ROT_SSPP_SRC_SIZE_ADDR, m)
#define HWIO_MMSS_ROT_SSPP_SRC_SIZE_OUT(v)      \
        out_dword(HWIO_MMSS_ROT_SSPP_SRC_SIZE_ADDR,v)
#define HWIO_MMSS_ROT_SSPP_SRC_SIZE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_ROT_SSPP_SRC_SIZE_ADDR,m,v,HWIO_MMSS_ROT_SSPP_SRC_SIZE_IN)
#define HWIO_MMSS_ROT_SSPP_SRC_SIZE_ROI_H_BMSK                                     0xffff0000
#define HWIO_MMSS_ROT_SSPP_SRC_SIZE_ROI_H_SHFT                                           0x10
#define HWIO_MMSS_ROT_SSPP_SRC_SIZE_ROI_W_BMSK                                         0xffff
#define HWIO_MMSS_ROT_SSPP_SRC_SIZE_ROI_W_SHFT                                            0x0

#define HWIO_MMSS_ROT_SSPP_SRC_IMG_SIZE_ADDR                                       (MMSS_ROT_SSPP_REG_BASE      + 0x00000004)
#define HWIO_MMSS_ROT_SSPP_SRC_IMG_SIZE_RMSK                                       0xffffffff
#define HWIO_MMSS_ROT_SSPP_SRC_IMG_SIZE_IN          \
        in_dword_masked(HWIO_MMSS_ROT_SSPP_SRC_IMG_SIZE_ADDR, HWIO_MMSS_ROT_SSPP_SRC_IMG_SIZE_RMSK)
#define HWIO_MMSS_ROT_SSPP_SRC_IMG_SIZE_INM(m)      \
        in_dword_masked(HWIO_MMSS_ROT_SSPP_SRC_IMG_SIZE_ADDR, m)
#define HWIO_MMSS_ROT_SSPP_SRC_IMG_SIZE_OUT(v)      \
        out_dword(HWIO_MMSS_ROT_SSPP_SRC_IMG_SIZE_ADDR,v)
#define HWIO_MMSS_ROT_SSPP_SRC_IMG_SIZE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_ROT_SSPP_SRC_IMG_SIZE_ADDR,m,v,HWIO_MMSS_ROT_SSPP_SRC_IMG_SIZE_IN)
#define HWIO_MMSS_ROT_SSPP_SRC_IMG_SIZE_SRC_H_BMSK                                 0xffff0000
#define HWIO_MMSS_ROT_SSPP_SRC_IMG_SIZE_SRC_H_SHFT                                       0x10
#define HWIO_MMSS_ROT_SSPP_SRC_IMG_SIZE_SRC_W_BMSK                                     0xffff
#define HWIO_MMSS_ROT_SSPP_SRC_IMG_SIZE_SRC_W_SHFT                                        0x0

#define HWIO_MMSS_ROT_SSPP_SRC_XY_ADDR                                             (MMSS_ROT_SSPP_REG_BASE      + 0x00000008)
#define HWIO_MMSS_ROT_SSPP_SRC_XY_RMSK                                             0xffffffff
#define HWIO_MMSS_ROT_SSPP_SRC_XY_IN          \
        in_dword_masked(HWIO_MMSS_ROT_SSPP_SRC_XY_ADDR, HWIO_MMSS_ROT_SSPP_SRC_XY_RMSK)
#define HWIO_MMSS_ROT_SSPP_SRC_XY_INM(m)      \
        in_dword_masked(HWIO_MMSS_ROT_SSPP_SRC_XY_ADDR, m)
#define HWIO_MMSS_ROT_SSPP_SRC_XY_OUT(v)      \
        out_dword(HWIO_MMSS_ROT_SSPP_SRC_XY_ADDR,v)
#define HWIO_MMSS_ROT_SSPP_SRC_XY_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_ROT_SSPP_SRC_XY_ADDR,m,v,HWIO_MMSS_ROT_SSPP_SRC_XY_IN)
#define HWIO_MMSS_ROT_SSPP_SRC_XY_SRC_Y_BMSK                                       0xffff0000
#define HWIO_MMSS_ROT_SSPP_SRC_XY_SRC_Y_SHFT                                             0x10
#define HWIO_MMSS_ROT_SSPP_SRC_XY_SRC_X_BMSK                                           0xffff
#define HWIO_MMSS_ROT_SSPP_SRC_XY_SRC_X_SHFT                                              0x0

#define HWIO_MMSS_ROT_SSPP_OUT_SIZE_ADDR                                           (MMSS_ROT_SSPP_REG_BASE      + 0x0000000c)
#define HWIO_MMSS_ROT_SSPP_OUT_SIZE_RMSK                                           0xffffffff
#define HWIO_MMSS_ROT_SSPP_OUT_SIZE_IN          \
        in_dword_masked(HWIO_MMSS_ROT_SSPP_OUT_SIZE_ADDR, HWIO_MMSS_ROT_SSPP_OUT_SIZE_RMSK)
#define HWIO_MMSS_ROT_SSPP_OUT_SIZE_INM(m)      \
        in_dword_masked(HWIO_MMSS_ROT_SSPP_OUT_SIZE_ADDR, m)
#define HWIO_MMSS_ROT_SSPP_OUT_SIZE_OUT(v)      \
        out_dword(HWIO_MMSS_ROT_SSPP_OUT_SIZE_ADDR,v)
#define HWIO_MMSS_ROT_SSPP_OUT_SIZE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_ROT_SSPP_OUT_SIZE_ADDR,m,v,HWIO_MMSS_ROT_SSPP_OUT_SIZE_IN)
#define HWIO_MMSS_ROT_SSPP_OUT_SIZE_DST_H_BMSK                                     0xffff0000
#define HWIO_MMSS_ROT_SSPP_OUT_SIZE_DST_H_SHFT                                           0x10
#define HWIO_MMSS_ROT_SSPP_OUT_SIZE_DST_W_BMSK                                         0xffff
#define HWIO_MMSS_ROT_SSPP_OUT_SIZE_DST_W_SHFT                                            0x0

#define HWIO_MMSS_ROT_SSPP_OUT_XY_ADDR                                             (MMSS_ROT_SSPP_REG_BASE      + 0x00000010)
#define HWIO_MMSS_ROT_SSPP_OUT_XY_RMSK                                             0xffffffff
#define HWIO_MMSS_ROT_SSPP_OUT_XY_IN          \
        in_dword_masked(HWIO_MMSS_ROT_SSPP_OUT_XY_ADDR, HWIO_MMSS_ROT_SSPP_OUT_XY_RMSK)
#define HWIO_MMSS_ROT_SSPP_OUT_XY_INM(m)      \
        in_dword_masked(HWIO_MMSS_ROT_SSPP_OUT_XY_ADDR, m)
#define HWIO_MMSS_ROT_SSPP_OUT_XY_OUT(v)      \
        out_dword(HWIO_MMSS_ROT_SSPP_OUT_XY_ADDR,v)
#define HWIO_MMSS_ROT_SSPP_OUT_XY_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_ROT_SSPP_OUT_XY_ADDR,m,v,HWIO_MMSS_ROT_SSPP_OUT_XY_IN)
#define HWIO_MMSS_ROT_SSPP_OUT_XY_DST_Y_BMSK                                       0xffff0000
#define HWIO_MMSS_ROT_SSPP_OUT_XY_DST_Y_SHFT                                             0x10
#define HWIO_MMSS_ROT_SSPP_OUT_XY_DST_X_BMSK                                           0xffff
#define HWIO_MMSS_ROT_SSPP_OUT_XY_DST_X_SHFT                                              0x0

#define HWIO_MMSS_ROT_SSPP_SRC0_ADDR_ADDR                                          (MMSS_ROT_SSPP_REG_BASE      + 0x00000014)
#define HWIO_MMSS_ROT_SSPP_SRC0_ADDR_RMSK                                          0xffffffff
#define HWIO_MMSS_ROT_SSPP_SRC0_ADDR_IN          \
        in_dword_masked(HWIO_MMSS_ROT_SSPP_SRC0_ADDR_ADDR, HWIO_MMSS_ROT_SSPP_SRC0_ADDR_RMSK)
#define HWIO_MMSS_ROT_SSPP_SRC0_ADDR_INM(m)      \
        in_dword_masked(HWIO_MMSS_ROT_SSPP_SRC0_ADDR_ADDR, m)
#define HWIO_MMSS_ROT_SSPP_SRC0_ADDR_OUT(v)      \
        out_dword(HWIO_MMSS_ROT_SSPP_SRC0_ADDR_ADDR,v)
#define HWIO_MMSS_ROT_SSPP_SRC0_ADDR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_ROT_SSPP_SRC0_ADDR_ADDR,m,v,HWIO_MMSS_ROT_SSPP_SRC0_ADDR_IN)
#define HWIO_MMSS_ROT_SSPP_SRC0_ADDR_ADDR_BMSK                                     0xffffffff
#define HWIO_MMSS_ROT_SSPP_SRC0_ADDR_ADDR_SHFT                                            0x0

#define HWIO_MMSS_ROT_SSPP_SRC1_ADDR_ADDR                                          (MMSS_ROT_SSPP_REG_BASE      + 0x00000018)
#define HWIO_MMSS_ROT_SSPP_SRC1_ADDR_RMSK                                          0xffffffff
#define HWIO_MMSS_ROT_SSPP_SRC1_ADDR_IN          \
        in_dword_masked(HWIO_MMSS_ROT_SSPP_SRC1_ADDR_ADDR, HWIO_MMSS_ROT_SSPP_SRC1_ADDR_RMSK)
#define HWIO_MMSS_ROT_SSPP_SRC1_ADDR_INM(m)      \
        in_dword_masked(HWIO_MMSS_ROT_SSPP_SRC1_ADDR_ADDR, m)
#define HWIO_MMSS_ROT_SSPP_SRC1_ADDR_OUT(v)      \
        out_dword(HWIO_MMSS_ROT_SSPP_SRC1_ADDR_ADDR,v)
#define HWIO_MMSS_ROT_SSPP_SRC1_ADDR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_ROT_SSPP_SRC1_ADDR_ADDR,m,v,HWIO_MMSS_ROT_SSPP_SRC1_ADDR_IN)
#define HWIO_MMSS_ROT_SSPP_SRC1_ADDR_ADDR_BMSK                                     0xffffffff
#define HWIO_MMSS_ROT_SSPP_SRC1_ADDR_ADDR_SHFT                                            0x0

#define HWIO_MMSS_ROT_SSPP_SRC2_ADDR_ADDR                                          (MMSS_ROT_SSPP_REG_BASE      + 0x0000001c)
#define HWIO_MMSS_ROT_SSPP_SRC2_ADDR_RMSK                                          0xffffffff
#define HWIO_MMSS_ROT_SSPP_SRC2_ADDR_IN          \
        in_dword_masked(HWIO_MMSS_ROT_SSPP_SRC2_ADDR_ADDR, HWIO_MMSS_ROT_SSPP_SRC2_ADDR_RMSK)
#define HWIO_MMSS_ROT_SSPP_SRC2_ADDR_INM(m)      \
        in_dword_masked(HWIO_MMSS_ROT_SSPP_SRC2_ADDR_ADDR, m)
#define HWIO_MMSS_ROT_SSPP_SRC2_ADDR_OUT(v)      \
        out_dword(HWIO_MMSS_ROT_SSPP_SRC2_ADDR_ADDR,v)
#define HWIO_MMSS_ROT_SSPP_SRC2_ADDR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_ROT_SSPP_SRC2_ADDR_ADDR,m,v,HWIO_MMSS_ROT_SSPP_SRC2_ADDR_IN)
#define HWIO_MMSS_ROT_SSPP_SRC2_ADDR_ADDR_BMSK                                     0xffffffff
#define HWIO_MMSS_ROT_SSPP_SRC2_ADDR_ADDR_SHFT                                            0x0

#define HWIO_MMSS_ROT_SSPP_SRC3_ADDR_ADDR                                          (MMSS_ROT_SSPP_REG_BASE      + 0x00000020)
#define HWIO_MMSS_ROT_SSPP_SRC3_ADDR_RMSK                                          0xffffffff
#define HWIO_MMSS_ROT_SSPP_SRC3_ADDR_IN          \
        in_dword_masked(HWIO_MMSS_ROT_SSPP_SRC3_ADDR_ADDR, HWIO_MMSS_ROT_SSPP_SRC3_ADDR_RMSK)
#define HWIO_MMSS_ROT_SSPP_SRC3_ADDR_INM(m)      \
        in_dword_masked(HWIO_MMSS_ROT_SSPP_SRC3_ADDR_ADDR, m)
#define HWIO_MMSS_ROT_SSPP_SRC3_ADDR_OUT(v)      \
        out_dword(HWIO_MMSS_ROT_SSPP_SRC3_ADDR_ADDR,v)
#define HWIO_MMSS_ROT_SSPP_SRC3_ADDR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_ROT_SSPP_SRC3_ADDR_ADDR,m,v,HWIO_MMSS_ROT_SSPP_SRC3_ADDR_IN)
#define HWIO_MMSS_ROT_SSPP_SRC3_ADDR_ADDR_BMSK                                     0xffffffff
#define HWIO_MMSS_ROT_SSPP_SRC3_ADDR_ADDR_SHFT                                            0x0

#define HWIO_MMSS_ROT_SSPP_SRC_YSTRIDE0_ADDR                                       (MMSS_ROT_SSPP_REG_BASE      + 0x00000024)
#define HWIO_MMSS_ROT_SSPP_SRC_YSTRIDE0_RMSK                                       0xffffffff
#define HWIO_MMSS_ROT_SSPP_SRC_YSTRIDE0_IN          \
        in_dword_masked(HWIO_MMSS_ROT_SSPP_SRC_YSTRIDE0_ADDR, HWIO_MMSS_ROT_SSPP_SRC_YSTRIDE0_RMSK)
#define HWIO_MMSS_ROT_SSPP_SRC_YSTRIDE0_INM(m)      \
        in_dword_masked(HWIO_MMSS_ROT_SSPP_SRC_YSTRIDE0_ADDR, m)
#define HWIO_MMSS_ROT_SSPP_SRC_YSTRIDE0_OUT(v)      \
        out_dword(HWIO_MMSS_ROT_SSPP_SRC_YSTRIDE0_ADDR,v)
#define HWIO_MMSS_ROT_SSPP_SRC_YSTRIDE0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_ROT_SSPP_SRC_YSTRIDE0_ADDR,m,v,HWIO_MMSS_ROT_SSPP_SRC_YSTRIDE0_IN)
#define HWIO_MMSS_ROT_SSPP_SRC_YSTRIDE0_SRCP1_YSTRIDE_BMSK                         0xffff0000
#define HWIO_MMSS_ROT_SSPP_SRC_YSTRIDE0_SRCP1_YSTRIDE_SHFT                               0x10
#define HWIO_MMSS_ROT_SSPP_SRC_YSTRIDE0_SRCP0_YSTRIDE_BMSK                             0xffff
#define HWIO_MMSS_ROT_SSPP_SRC_YSTRIDE0_SRCP0_YSTRIDE_SHFT                                0x0

#define HWIO_MMSS_ROT_SSPP_SRC_YSTRIDE1_ADDR                                       (MMSS_ROT_SSPP_REG_BASE      + 0x00000028)
#define HWIO_MMSS_ROT_SSPP_SRC_YSTRIDE1_RMSK                                       0xffffffff
#define HWIO_MMSS_ROT_SSPP_SRC_YSTRIDE1_IN          \
        in_dword_masked(HWIO_MMSS_ROT_SSPP_SRC_YSTRIDE1_ADDR, HWIO_MMSS_ROT_SSPP_SRC_YSTRIDE1_RMSK)
#define HWIO_MMSS_ROT_SSPP_SRC_YSTRIDE1_INM(m)      \
        in_dword_masked(HWIO_MMSS_ROT_SSPP_SRC_YSTRIDE1_ADDR, m)
#define HWIO_MMSS_ROT_SSPP_SRC_YSTRIDE1_OUT(v)      \
        out_dword(HWIO_MMSS_ROT_SSPP_SRC_YSTRIDE1_ADDR,v)
#define HWIO_MMSS_ROT_SSPP_SRC_YSTRIDE1_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_ROT_SSPP_SRC_YSTRIDE1_ADDR,m,v,HWIO_MMSS_ROT_SSPP_SRC_YSTRIDE1_IN)
#define HWIO_MMSS_ROT_SSPP_SRC_YSTRIDE1_SRCP3_YSTRIDE_BMSK                         0xffff0000
#define HWIO_MMSS_ROT_SSPP_SRC_YSTRIDE1_SRCP3_YSTRIDE_SHFT                               0x10
#define HWIO_MMSS_ROT_SSPP_SRC_YSTRIDE1_SRCP2_YSTRIDE_BMSK                             0xffff
#define HWIO_MMSS_ROT_SSPP_SRC_YSTRIDE1_SRCP2_YSTRIDE_SHFT                                0x0

#define HWIO_MMSS_ROT_SSPP_TILE_FRAME_SIZE_ADDR                                    (MMSS_ROT_SSPP_REG_BASE      + 0x0000002c)
#define HWIO_MMSS_ROT_SSPP_TILE_FRAME_SIZE_RMSK                                    0xffffffff
#define HWIO_MMSS_ROT_SSPP_TILE_FRAME_SIZE_IN          \
        in_dword_masked(HWIO_MMSS_ROT_SSPP_TILE_FRAME_SIZE_ADDR, HWIO_MMSS_ROT_SSPP_TILE_FRAME_SIZE_RMSK)
#define HWIO_MMSS_ROT_SSPP_TILE_FRAME_SIZE_INM(m)      \
        in_dword_masked(HWIO_MMSS_ROT_SSPP_TILE_FRAME_SIZE_ADDR, m)
#define HWIO_MMSS_ROT_SSPP_TILE_FRAME_SIZE_OUT(v)      \
        out_dword(HWIO_MMSS_ROT_SSPP_TILE_FRAME_SIZE_ADDR,v)
#define HWIO_MMSS_ROT_SSPP_TILE_FRAME_SIZE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_ROT_SSPP_TILE_FRAME_SIZE_ADDR,m,v,HWIO_MMSS_ROT_SSPP_TILE_FRAME_SIZE_IN)
#define HWIO_MMSS_ROT_SSPP_TILE_FRAME_SIZE_FRAME_H_BMSK                            0xffff0000
#define HWIO_MMSS_ROT_SSPP_TILE_FRAME_SIZE_FRAME_H_SHFT                                  0x10
#define HWIO_MMSS_ROT_SSPP_TILE_FRAME_SIZE_FRAME_W_BMSK                                0xffff
#define HWIO_MMSS_ROT_SSPP_TILE_FRAME_SIZE_FRAME_W_SHFT                                   0x0

#define HWIO_MMSS_ROT_SSPP_SRC_FORMAT_ADDR                                         (MMSS_ROT_SSPP_REG_BASE      + 0x00000030)
#define HWIO_MMSS_ROT_SSPP_SRC_FORMAT_RMSK                                         0xfffeffff
#define HWIO_MMSS_ROT_SSPP_SRC_FORMAT_IN          \
        in_dword_masked(HWIO_MMSS_ROT_SSPP_SRC_FORMAT_ADDR, HWIO_MMSS_ROT_SSPP_SRC_FORMAT_RMSK)
#define HWIO_MMSS_ROT_SSPP_SRC_FORMAT_INM(m)      \
        in_dword_masked(HWIO_MMSS_ROT_SSPP_SRC_FORMAT_ADDR, m)
#define HWIO_MMSS_ROT_SSPP_SRC_FORMAT_OUT(v)      \
        out_dword(HWIO_MMSS_ROT_SSPP_SRC_FORMAT_ADDR,v)
#define HWIO_MMSS_ROT_SSPP_SRC_FORMAT_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_ROT_SSPP_SRC_FORMAT_ADDR,m,v,HWIO_MMSS_ROT_SSPP_SRC_FORMAT_IN)
#define HWIO_MMSS_ROT_SSPP_SRC_FORMAT_FRAME_FORMAT_BMSK                            0xc0000000
#define HWIO_MMSS_ROT_SSPP_SRC_FORMAT_FRAME_FORMAT_SHFT                                  0x1e
#define HWIO_MMSS_ROT_SSPP_SRC_FORMAT_EXTEND_PIXEL_FORMAT_BMSK                     0x3c000000
#define HWIO_MMSS_ROT_SSPP_SRC_FORMAT_EXTEND_PIXEL_FORMAT_SHFT                           0x1a
#define HWIO_MMSS_ROT_SSPP_SRC_FORMAT_SRC_CHROMA_SAMP_BMSK                          0x3800000
#define HWIO_MMSS_ROT_SSPP_SRC_FORMAT_SRC_CHROMA_SAMP_SHFT                               0x17
#define HWIO_MMSS_ROT_SSPP_SRC_FORMAT_SOLID_FILL_BMSK                                0x400000
#define HWIO_MMSS_ROT_SSPP_SRC_FORMAT_SOLID_FILL_SHFT                                    0x16
#define HWIO_MMSS_ROT_SSPP_SRC_FORMAT_VC1_REDUCE_BMSK                                0x200000
#define HWIO_MMSS_ROT_SSPP_SRC_FORMAT_VC1_REDUCE_SHFT                                    0x15
#define HWIO_MMSS_ROT_SSPP_SRC_FORMAT_FETCH_PLANES_BMSK                              0x180000
#define HWIO_MMSS_ROT_SSPP_SRC_FORMAT_FETCH_PLANES_SHFT                                  0x13
#define HWIO_MMSS_ROT_SSPP_SRC_FORMAT_UNPACK_ALIGN_BMSK                               0x40000
#define HWIO_MMSS_ROT_SSPP_SRC_FORMAT_UNPACK_ALIGN_SHFT                                  0x12
#define HWIO_MMSS_ROT_SSPP_SRC_FORMAT_UNPACK_TIGHT_BMSK                               0x20000
#define HWIO_MMSS_ROT_SSPP_SRC_FORMAT_UNPACK_TIGHT_SHFT                                  0x11
#define HWIO_MMSS_ROT_SSPP_SRC_FORMAT_SRC_COLOR_SPACE_BMSK                             0x8000
#define HWIO_MMSS_ROT_SSPP_SRC_FORMAT_SRC_COLOR_SPACE_SHFT                                0xf
#define HWIO_MMSS_ROT_SSPP_SRC_FORMAT_UNPACK_DX_FORMAT_BMSK                            0x4000
#define HWIO_MMSS_ROT_SSPP_SRC_FORMAT_UNPACK_DX_FORMAT_SHFT                               0xe
#define HWIO_MMSS_ROT_SSPP_SRC_FORMAT_UNPACK_COUNT_BMSK                                0x3000
#define HWIO_MMSS_ROT_SSPP_SRC_FORMAT_UNPACK_COUNT_SHFT                                   0xc
#define HWIO_MMSS_ROT_SSPP_SRC_FORMAT_ROT90_BMSK                                        0x800
#define HWIO_MMSS_ROT_SSPP_SRC_FORMAT_ROT90_SHFT                                          0xb
#define HWIO_MMSS_ROT_SSPP_SRC_FORMAT_SRC_BPP_BMSK                                      0x600
#define HWIO_MMSS_ROT_SSPP_SRC_FORMAT_SRC_BPP_SHFT                                        0x9
#define HWIO_MMSS_ROT_SSPP_SRC_FORMAT_SRCC3_EN_BMSK                                     0x100
#define HWIO_MMSS_ROT_SSPP_SRC_FORMAT_SRCC3_EN_SHFT                                       0x8
#define HWIO_MMSS_ROT_SSPP_SRC_FORMAT_SRCC3_BMSK                                         0xc0
#define HWIO_MMSS_ROT_SSPP_SRC_FORMAT_SRCC3_SHFT                                          0x6
#define HWIO_MMSS_ROT_SSPP_SRC_FORMAT_SRCC2_BMSK                                         0x30
#define HWIO_MMSS_ROT_SSPP_SRC_FORMAT_SRCC2_SHFT                                          0x4
#define HWIO_MMSS_ROT_SSPP_SRC_FORMAT_SRCC1_BMSK                                          0xc
#define HWIO_MMSS_ROT_SSPP_SRC_FORMAT_SRCC1_SHFT                                          0x2
#define HWIO_MMSS_ROT_SSPP_SRC_FORMAT_SRCC0_BMSK                                          0x3
#define HWIO_MMSS_ROT_SSPP_SRC_FORMAT_SRCC0_SHFT                                          0x0

#define HWIO_MMSS_ROT_SSPP_SRC_UNPACK_PATTERN_ADDR                                 (MMSS_ROT_SSPP_REG_BASE      + 0x00000034)
#define HWIO_MMSS_ROT_SSPP_SRC_UNPACK_PATTERN_RMSK                                  0x3030303
#define HWIO_MMSS_ROT_SSPP_SRC_UNPACK_PATTERN_IN          \
        in_dword_masked(HWIO_MMSS_ROT_SSPP_SRC_UNPACK_PATTERN_ADDR, HWIO_MMSS_ROT_SSPP_SRC_UNPACK_PATTERN_RMSK)
#define HWIO_MMSS_ROT_SSPP_SRC_UNPACK_PATTERN_INM(m)      \
        in_dword_masked(HWIO_MMSS_ROT_SSPP_SRC_UNPACK_PATTERN_ADDR, m)
#define HWIO_MMSS_ROT_SSPP_SRC_UNPACK_PATTERN_OUT(v)      \
        out_dword(HWIO_MMSS_ROT_SSPP_SRC_UNPACK_PATTERN_ADDR,v)
#define HWIO_MMSS_ROT_SSPP_SRC_UNPACK_PATTERN_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_ROT_SSPP_SRC_UNPACK_PATTERN_ADDR,m,v,HWIO_MMSS_ROT_SSPP_SRC_UNPACK_PATTERN_IN)
#define HWIO_MMSS_ROT_SSPP_SRC_UNPACK_PATTERN_ELEMENT3_BMSK                         0x3000000
#define HWIO_MMSS_ROT_SSPP_SRC_UNPACK_PATTERN_ELEMENT3_SHFT                              0x18
#define HWIO_MMSS_ROT_SSPP_SRC_UNPACK_PATTERN_ELEMENT2_BMSK                           0x30000
#define HWIO_MMSS_ROT_SSPP_SRC_UNPACK_PATTERN_ELEMENT2_SHFT                              0x10
#define HWIO_MMSS_ROT_SSPP_SRC_UNPACK_PATTERN_ELEMENT1_BMSK                             0x300
#define HWIO_MMSS_ROT_SSPP_SRC_UNPACK_PATTERN_ELEMENT1_SHFT                               0x8
#define HWIO_MMSS_ROT_SSPP_SRC_UNPACK_PATTERN_ELEMENT0_BMSK                               0x3
#define HWIO_MMSS_ROT_SSPP_SRC_UNPACK_PATTERN_ELEMENT0_SHFT                               0x0

#define HWIO_MMSS_ROT_SSPP_SRC_OP_MODE_ADDR                                        (MMSS_ROT_SSPP_REG_BASE      + 0x00000038)
#define HWIO_MMSS_ROT_SSPP_SRC_OP_MODE_RMSK                                        0xc3c76007
#define HWIO_MMSS_ROT_SSPP_SRC_OP_MODE_IN          \
        in_dword_masked(HWIO_MMSS_ROT_SSPP_SRC_OP_MODE_ADDR, HWIO_MMSS_ROT_SSPP_SRC_OP_MODE_RMSK)
#define HWIO_MMSS_ROT_SSPP_SRC_OP_MODE_INM(m)      \
        in_dword_masked(HWIO_MMSS_ROT_SSPP_SRC_OP_MODE_ADDR, m)
#define HWIO_MMSS_ROT_SSPP_SRC_OP_MODE_OUT(v)      \
        out_dword(HWIO_MMSS_ROT_SSPP_SRC_OP_MODE_ADDR,v)
#define HWIO_MMSS_ROT_SSPP_SRC_OP_MODE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_ROT_SSPP_SRC_OP_MODE_ADDR,m,v,HWIO_MMSS_ROT_SSPP_SRC_OP_MODE_IN)
#define HWIO_MMSS_ROT_SSPP_SRC_OP_MODE_SW_PIX_EXT_OVERRIDE_BMSK                    0x80000000
#define HWIO_MMSS_ROT_SSPP_SRC_OP_MODE_SW_PIX_EXT_OVERRIDE_SHFT                          0x1f
#define HWIO_MMSS_ROT_SSPP_SRC_OP_MODE_SW_CROP_OVERRIDE_BMSK                       0x40000000
#define HWIO_MMSS_ROT_SSPP_SRC_OP_MODE_SW_CROP_OVERRIDE_SHFT                             0x1e
#define HWIO_MMSS_ROT_SSPP_SRC_OP_MODE_SMOOTH_BUF_DISABLE_BMSK                      0x2000000
#define HWIO_MMSS_ROT_SSPP_SRC_OP_MODE_SMOOTH_BUF_DISABLE_SHFT                           0x19
#define HWIO_MMSS_ROT_SSPP_SRC_OP_MODE_HFLIP_BUF_DISABLE_BMSK                       0x1000000
#define HWIO_MMSS_ROT_SSPP_SRC_OP_MODE_HFLIP_BUF_DISABLE_SHFT                            0x18
#define HWIO_MMSS_ROT_SSPP_SRC_OP_MODE_INTERLACE_FETCH_BMSK                          0xc00000
#define HWIO_MMSS_ROT_SSPP_SRC_OP_MODE_INTERLACE_FETCH_SHFT                              0x16
#define HWIO_MMSS_ROT_SSPP_SRC_OP_MODE_IGC_LUT_SEL_BMSK                               0x60000
#define HWIO_MMSS_ROT_SSPP_SRC_OP_MODE_IGC_LUT_SEL_SHFT                                  0x11
#define HWIO_MMSS_ROT_SSPP_SRC_OP_MODE_IGC_LUT_EN_BMSK                                0x10000
#define HWIO_MMSS_ROT_SSPP_SRC_OP_MODE_IGC_LUT_EN_SHFT                                   0x10
#define HWIO_MMSS_ROT_SSPP_SRC_OP_MODE_FLIP_MODE_BMSK                                  0x6000
#define HWIO_MMSS_ROT_SSPP_SRC_OP_MODE_FLIP_MODE_SHFT                                     0xd
#define HWIO_MMSS_ROT_SSPP_SRC_OP_MODE_BWC_DEC_QP_BMSK                                    0x6
#define HWIO_MMSS_ROT_SSPP_SRC_OP_MODE_BWC_DEC_QP_SHFT                                    0x1
#define HWIO_MMSS_ROT_SSPP_SRC_OP_MODE_BWC_DEC_EN_BMSK                                    0x1
#define HWIO_MMSS_ROT_SSPP_SRC_OP_MODE_BWC_DEC_EN_SHFT                                    0x0

#define HWIO_MMSS_ROT_SSPP_SRC_CONSTANT_COLOR_ADDR                                 (MMSS_ROT_SSPP_REG_BASE      + 0x0000003c)
#define HWIO_MMSS_ROT_SSPP_SRC_CONSTANT_COLOR_RMSK                                 0xffffffff
#define HWIO_MMSS_ROT_SSPP_SRC_CONSTANT_COLOR_IN          \
        in_dword_masked(HWIO_MMSS_ROT_SSPP_SRC_CONSTANT_COLOR_ADDR, HWIO_MMSS_ROT_SSPP_SRC_CONSTANT_COLOR_RMSK)
#define HWIO_MMSS_ROT_SSPP_SRC_CONSTANT_COLOR_INM(m)      \
        in_dword_masked(HWIO_MMSS_ROT_SSPP_SRC_CONSTANT_COLOR_ADDR, m)
#define HWIO_MMSS_ROT_SSPP_SRC_CONSTANT_COLOR_OUT(v)      \
        out_dword(HWIO_MMSS_ROT_SSPP_SRC_CONSTANT_COLOR_ADDR,v)
#define HWIO_MMSS_ROT_SSPP_SRC_CONSTANT_COLOR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_ROT_SSPP_SRC_CONSTANT_COLOR_ADDR,m,v,HWIO_MMSS_ROT_SSPP_SRC_CONSTANT_COLOR_IN)
#define HWIO_MMSS_ROT_SSPP_SRC_CONSTANT_COLOR_COLOR3_BMSK                          0xff000000
#define HWIO_MMSS_ROT_SSPP_SRC_CONSTANT_COLOR_COLOR3_SHFT                                0x18
#define HWIO_MMSS_ROT_SSPP_SRC_CONSTANT_COLOR_COLOR2_BMSK                            0xff0000
#define HWIO_MMSS_ROT_SSPP_SRC_CONSTANT_COLOR_COLOR2_SHFT                                0x10
#define HWIO_MMSS_ROT_SSPP_SRC_CONSTANT_COLOR_COLOR1_BMSK                              0xff00
#define HWIO_MMSS_ROT_SSPP_SRC_CONSTANT_COLOR_COLOR1_SHFT                                 0x8
#define HWIO_MMSS_ROT_SSPP_SRC_CONSTANT_COLOR_COLOR0_BMSK                                0xff
#define HWIO_MMSS_ROT_SSPP_SRC_CONSTANT_COLOR_COLOR0_SHFT                                 0x0

#define HWIO_MMSS_ROT_SSPP_FETCH_CONFIG_ADDR                                       (MMSS_ROT_SSPP_REG_BASE      + 0x00000048)
#define HWIO_MMSS_ROT_SSPP_FETCH_CONFIG_RMSK                                       0x807f13ff
#define HWIO_MMSS_ROT_SSPP_FETCH_CONFIG_IN          \
        in_dword_masked(HWIO_MMSS_ROT_SSPP_FETCH_CONFIG_ADDR, HWIO_MMSS_ROT_SSPP_FETCH_CONFIG_RMSK)
#define HWIO_MMSS_ROT_SSPP_FETCH_CONFIG_INM(m)      \
        in_dword_masked(HWIO_MMSS_ROT_SSPP_FETCH_CONFIG_ADDR, m)
#define HWIO_MMSS_ROT_SSPP_FETCH_CONFIG_OUT(v)      \
        out_dword(HWIO_MMSS_ROT_SSPP_FETCH_CONFIG_ADDR,v)
#define HWIO_MMSS_ROT_SSPP_FETCH_CONFIG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_ROT_SSPP_FETCH_CONFIG_ADDR,m,v,HWIO_MMSS_ROT_SSPP_FETCH_CONFIG_IN)
#define HWIO_MMSS_ROT_SSPP_FETCH_CONFIG_FETCH_OPT_EN_BMSK                          0x80000000
#define HWIO_MMSS_ROT_SSPP_FETCH_CONFIG_FETCH_OPT_EN_SHFT                                0x1f
#define HWIO_MMSS_ROT_SSPP_FETCH_CONFIG_PRI_ARB_DIS_BMSK                             0x400000
#define HWIO_MMSS_ROT_SSPP_FETCH_CONFIG_PRI_ARB_DIS_SHFT                                 0x16
#define HWIO_MMSS_ROT_SSPP_FETCH_CONFIG_PMARK_DIS_BMSK                               0x200000
#define HWIO_MMSS_ROT_SSPP_FETCH_CONFIG_PMARK_DIS_SHFT                                   0x15
#define HWIO_MMSS_ROT_SSPP_FETCH_CONFIG_ADDR_GEN_MODE_BMSK                           0x100000
#define HWIO_MMSS_ROT_SSPP_FETCH_CONFIG_ADDR_GEN_MODE_SHFT                               0x14
#define HWIO_MMSS_ROT_SSPP_FETCH_CONFIG_HIGHEST_BANK_BIT_BMSK                         0xc0000
#define HWIO_MMSS_ROT_SSPP_FETCH_CONFIG_HIGHEST_BANK_BIT_SHFT                            0x12
#define HWIO_MMSS_ROT_SSPP_FETCH_CONFIG_BLOCK_SIZE_BMSK                               0x30000
#define HWIO_MMSS_ROT_SSPP_FETCH_CONFIG_BLOCK_SIZE_SHFT                                  0x10
#define HWIO_MMSS_ROT_SSPP_FETCH_CONFIG_ADDR_SYNC_MODE_BMSK                            0x1000
#define HWIO_MMSS_ROT_SSPP_FETCH_CONFIG_ADDR_SYNC_MODE_SHFT                               0xc
#define HWIO_MMSS_ROT_SSPP_FETCH_CONFIG_MAL_BMSK                                        0x300
#define HWIO_MMSS_ROT_SSPP_FETCH_CONFIG_MAL_SHFT                                          0x8
#define HWIO_MMSS_ROT_SSPP_FETCH_CONFIG_MAX_BURST_SIZE_BMSK                              0xf0
#define HWIO_MMSS_ROT_SSPP_FETCH_CONFIG_MAX_BURST_SIZE_SHFT                               0x4
#define HWIO_MMSS_ROT_SSPP_FETCH_CONFIG_REQ_DEPTH_LIMIT_BMSK                              0xf
#define HWIO_MMSS_ROT_SSPP_FETCH_CONFIG_REQ_DEPTH_LIMIT_SHFT                              0x0

#define HWIO_MMSS_ROT_SSPP_VC1_RANGE_ADDR                                          (MMSS_ROT_SSPP_REG_BASE      + 0x0000004c)
#define HWIO_MMSS_ROT_SSPP_VC1_RANGE_RMSK                                               0x707
#define HWIO_MMSS_ROT_SSPP_VC1_RANGE_IN          \
        in_dword_masked(HWIO_MMSS_ROT_SSPP_VC1_RANGE_ADDR, HWIO_MMSS_ROT_SSPP_VC1_RANGE_RMSK)
#define HWIO_MMSS_ROT_SSPP_VC1_RANGE_INM(m)      \
        in_dword_masked(HWIO_MMSS_ROT_SSPP_VC1_RANGE_ADDR, m)
#define HWIO_MMSS_ROT_SSPP_VC1_RANGE_OUT(v)      \
        out_dword(HWIO_MMSS_ROT_SSPP_VC1_RANGE_ADDR,v)
#define HWIO_MMSS_ROT_SSPP_VC1_RANGE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_ROT_SSPP_VC1_RANGE_ADDR,m,v,HWIO_MMSS_ROT_SSPP_VC1_RANGE_IN)
#define HWIO_MMSS_ROT_SSPP_VC1_RANGE_RANGE_MAPUV_BMSK                                   0x700
#define HWIO_MMSS_ROT_SSPP_VC1_RANGE_RANGE_MAPUV_SHFT                                     0x8
#define HWIO_MMSS_ROT_SSPP_VC1_RANGE_RANGE_MAPY_BMSK                                      0x7
#define HWIO_MMSS_ROT_SSPP_VC1_RANGE_RANGE_MAPY_SHFT                                      0x0

#define HWIO_MMSS_ROT_SSPP_REQPRIORITY_FIFO_WATERMARK_0_ADDR                       (MMSS_ROT_SSPP_REG_BASE      + 0x00000050)
#define HWIO_MMSS_ROT_SSPP_REQPRIORITY_FIFO_WATERMARK_0_RMSK                           0xffff
#define HWIO_MMSS_ROT_SSPP_REQPRIORITY_FIFO_WATERMARK_0_IN          \
        in_dword_masked(HWIO_MMSS_ROT_SSPP_REQPRIORITY_FIFO_WATERMARK_0_ADDR, HWIO_MMSS_ROT_SSPP_REQPRIORITY_FIFO_WATERMARK_0_RMSK)
#define HWIO_MMSS_ROT_SSPP_REQPRIORITY_FIFO_WATERMARK_0_INM(m)      \
        in_dword_masked(HWIO_MMSS_ROT_SSPP_REQPRIORITY_FIFO_WATERMARK_0_ADDR, m)
#define HWIO_MMSS_ROT_SSPP_REQPRIORITY_FIFO_WATERMARK_0_OUT(v)      \
        out_dword(HWIO_MMSS_ROT_SSPP_REQPRIORITY_FIFO_WATERMARK_0_ADDR,v)
#define HWIO_MMSS_ROT_SSPP_REQPRIORITY_FIFO_WATERMARK_0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_ROT_SSPP_REQPRIORITY_FIFO_WATERMARK_0_ADDR,m,v,HWIO_MMSS_ROT_SSPP_REQPRIORITY_FIFO_WATERMARK_0_IN)
#define HWIO_MMSS_ROT_SSPP_REQPRIORITY_FIFO_WATERMARK_0_WATERMARK_BMSK                 0xffff
#define HWIO_MMSS_ROT_SSPP_REQPRIORITY_FIFO_WATERMARK_0_WATERMARK_SHFT                    0x0

#define HWIO_MMSS_ROT_SSPP_REQPRIORITY_FIFO_WATERMARK_1_ADDR                       (MMSS_ROT_SSPP_REG_BASE      + 0x00000054)
#define HWIO_MMSS_ROT_SSPP_REQPRIORITY_FIFO_WATERMARK_1_RMSK                           0xffff
#define HWIO_MMSS_ROT_SSPP_REQPRIORITY_FIFO_WATERMARK_1_IN          \
        in_dword_masked(HWIO_MMSS_ROT_SSPP_REQPRIORITY_FIFO_WATERMARK_1_ADDR, HWIO_MMSS_ROT_SSPP_REQPRIORITY_FIFO_WATERMARK_1_RMSK)
#define HWIO_MMSS_ROT_SSPP_REQPRIORITY_FIFO_WATERMARK_1_INM(m)      \
        in_dword_masked(HWIO_MMSS_ROT_SSPP_REQPRIORITY_FIFO_WATERMARK_1_ADDR, m)
#define HWIO_MMSS_ROT_SSPP_REQPRIORITY_FIFO_WATERMARK_1_OUT(v)      \
        out_dword(HWIO_MMSS_ROT_SSPP_REQPRIORITY_FIFO_WATERMARK_1_ADDR,v)
#define HWIO_MMSS_ROT_SSPP_REQPRIORITY_FIFO_WATERMARK_1_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_ROT_SSPP_REQPRIORITY_FIFO_WATERMARK_1_ADDR,m,v,HWIO_MMSS_ROT_SSPP_REQPRIORITY_FIFO_WATERMARK_1_IN)
#define HWIO_MMSS_ROT_SSPP_REQPRIORITY_FIFO_WATERMARK_1_WATERMARK_BMSK                 0xffff
#define HWIO_MMSS_ROT_SSPP_REQPRIORITY_FIFO_WATERMARK_1_WATERMARK_SHFT                    0x0

#define HWIO_MMSS_ROT_SSPP_REQPRIORITY_FIFO_WATERMARK_2_ADDR                       (MMSS_ROT_SSPP_REG_BASE      + 0x00000058)
#define HWIO_MMSS_ROT_SSPP_REQPRIORITY_FIFO_WATERMARK_2_RMSK                           0xffff
#define HWIO_MMSS_ROT_SSPP_REQPRIORITY_FIFO_WATERMARK_2_IN          \
        in_dword_masked(HWIO_MMSS_ROT_SSPP_REQPRIORITY_FIFO_WATERMARK_2_ADDR, HWIO_MMSS_ROT_SSPP_REQPRIORITY_FIFO_WATERMARK_2_RMSK)
#define HWIO_MMSS_ROT_SSPP_REQPRIORITY_FIFO_WATERMARK_2_INM(m)      \
        in_dword_masked(HWIO_MMSS_ROT_SSPP_REQPRIORITY_FIFO_WATERMARK_2_ADDR, m)
#define HWIO_MMSS_ROT_SSPP_REQPRIORITY_FIFO_WATERMARK_2_OUT(v)      \
        out_dword(HWIO_MMSS_ROT_SSPP_REQPRIORITY_FIFO_WATERMARK_2_ADDR,v)
#define HWIO_MMSS_ROT_SSPP_REQPRIORITY_FIFO_WATERMARK_2_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_ROT_SSPP_REQPRIORITY_FIFO_WATERMARK_2_ADDR,m,v,HWIO_MMSS_ROT_SSPP_REQPRIORITY_FIFO_WATERMARK_2_IN)
#define HWIO_MMSS_ROT_SSPP_REQPRIORITY_FIFO_WATERMARK_2_WATERMARK_BMSK                 0xffff
#define HWIO_MMSS_ROT_SSPP_REQPRIORITY_FIFO_WATERMARK_2_WATERMARK_SHFT                    0x0

#define HWIO_MMSS_ROT_SSPP_DANGER_LUT_ADDR                                         (MMSS_ROT_SSPP_REG_BASE      + 0x00000060)
#define HWIO_MMSS_ROT_SSPP_DANGER_LUT_RMSK                                         0xffffffff
#define HWIO_MMSS_ROT_SSPP_DANGER_LUT_IN          \
        in_dword_masked(HWIO_MMSS_ROT_SSPP_DANGER_LUT_ADDR, HWIO_MMSS_ROT_SSPP_DANGER_LUT_RMSK)
#define HWIO_MMSS_ROT_SSPP_DANGER_LUT_INM(m)      \
        in_dword_masked(HWIO_MMSS_ROT_SSPP_DANGER_LUT_ADDR, m)
#define HWIO_MMSS_ROT_SSPP_DANGER_LUT_OUT(v)      \
        out_dword(HWIO_MMSS_ROT_SSPP_DANGER_LUT_ADDR,v)
#define HWIO_MMSS_ROT_SSPP_DANGER_LUT_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_ROT_SSPP_DANGER_LUT_ADDR,m,v,HWIO_MMSS_ROT_SSPP_DANGER_LUT_IN)
#define HWIO_MMSS_ROT_SSPP_DANGER_LUT_FL_15_BMSK                                   0xc0000000
#define HWIO_MMSS_ROT_SSPP_DANGER_LUT_FL_15_SHFT                                         0x1e
#define HWIO_MMSS_ROT_SSPP_DANGER_LUT_FL_14_BMSK                                   0x30000000
#define HWIO_MMSS_ROT_SSPP_DANGER_LUT_FL_14_SHFT                                         0x1c
#define HWIO_MMSS_ROT_SSPP_DANGER_LUT_FL_13_BMSK                                    0xc000000
#define HWIO_MMSS_ROT_SSPP_DANGER_LUT_FL_13_SHFT                                         0x1a
#define HWIO_MMSS_ROT_SSPP_DANGER_LUT_FL_12_BMSK                                    0x3000000
#define HWIO_MMSS_ROT_SSPP_DANGER_LUT_FL_12_SHFT                                         0x18
#define HWIO_MMSS_ROT_SSPP_DANGER_LUT_FL_11_BMSK                                     0xc00000
#define HWIO_MMSS_ROT_SSPP_DANGER_LUT_FL_11_SHFT                                         0x16
#define HWIO_MMSS_ROT_SSPP_DANGER_LUT_FL_10_BMSK                                     0x300000
#define HWIO_MMSS_ROT_SSPP_DANGER_LUT_FL_10_SHFT                                         0x14
#define HWIO_MMSS_ROT_SSPP_DANGER_LUT_FL_9_BMSK                                       0xc0000
#define HWIO_MMSS_ROT_SSPP_DANGER_LUT_FL_9_SHFT                                          0x12
#define HWIO_MMSS_ROT_SSPP_DANGER_LUT_FL_8_BMSK                                       0x30000
#define HWIO_MMSS_ROT_SSPP_DANGER_LUT_FL_8_SHFT                                          0x10
#define HWIO_MMSS_ROT_SSPP_DANGER_LUT_FL_7_BMSK                                        0xc000
#define HWIO_MMSS_ROT_SSPP_DANGER_LUT_FL_7_SHFT                                           0xe
#define HWIO_MMSS_ROT_SSPP_DANGER_LUT_FL_6_BMSK                                        0x3000
#define HWIO_MMSS_ROT_SSPP_DANGER_LUT_FL_6_SHFT                                           0xc
#define HWIO_MMSS_ROT_SSPP_DANGER_LUT_FL_5_BMSK                                         0xc00
#define HWIO_MMSS_ROT_SSPP_DANGER_LUT_FL_5_SHFT                                           0xa
#define HWIO_MMSS_ROT_SSPP_DANGER_LUT_FL_4_BMSK                                         0x300
#define HWIO_MMSS_ROT_SSPP_DANGER_LUT_FL_4_SHFT                                           0x8
#define HWIO_MMSS_ROT_SSPP_DANGER_LUT_FL_3_BMSK                                          0xc0
#define HWIO_MMSS_ROT_SSPP_DANGER_LUT_FL_3_SHFT                                           0x6
#define HWIO_MMSS_ROT_SSPP_DANGER_LUT_FL_2_BMSK                                          0x30
#define HWIO_MMSS_ROT_SSPP_DANGER_LUT_FL_2_SHFT                                           0x4
#define HWIO_MMSS_ROT_SSPP_DANGER_LUT_FL_1_BMSK                                           0xc
#define HWIO_MMSS_ROT_SSPP_DANGER_LUT_FL_1_SHFT                                           0x2
#define HWIO_MMSS_ROT_SSPP_DANGER_LUT_FL_0_BMSK                                           0x3
#define HWIO_MMSS_ROT_SSPP_DANGER_LUT_FL_0_SHFT                                           0x0

#define HWIO_MMSS_ROT_SSPP_SAFE_LUT_ADDR                                           (MMSS_ROT_SSPP_REG_BASE      + 0x00000064)
#define HWIO_MMSS_ROT_SSPP_SAFE_LUT_RMSK                                               0xffff
#define HWIO_MMSS_ROT_SSPP_SAFE_LUT_IN          \
        in_dword_masked(HWIO_MMSS_ROT_SSPP_SAFE_LUT_ADDR, HWIO_MMSS_ROT_SSPP_SAFE_LUT_RMSK)
#define HWIO_MMSS_ROT_SSPP_SAFE_LUT_INM(m)      \
        in_dword_masked(HWIO_MMSS_ROT_SSPP_SAFE_LUT_ADDR, m)
#define HWIO_MMSS_ROT_SSPP_SAFE_LUT_OUT(v)      \
        out_dword(HWIO_MMSS_ROT_SSPP_SAFE_LUT_ADDR,v)
#define HWIO_MMSS_ROT_SSPP_SAFE_LUT_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_ROT_SSPP_SAFE_LUT_ADDR,m,v,HWIO_MMSS_ROT_SSPP_SAFE_LUT_IN)
#define HWIO_MMSS_ROT_SSPP_SAFE_LUT_FL_15_BMSK                                         0x8000
#define HWIO_MMSS_ROT_SSPP_SAFE_LUT_FL_15_SHFT                                            0xf
#define HWIO_MMSS_ROT_SSPP_SAFE_LUT_FL_14_BMSK                                         0x4000
#define HWIO_MMSS_ROT_SSPP_SAFE_LUT_FL_14_SHFT                                            0xe
#define HWIO_MMSS_ROT_SSPP_SAFE_LUT_FL_13_BMSK                                         0x2000
#define HWIO_MMSS_ROT_SSPP_SAFE_LUT_FL_13_SHFT                                            0xd
#define HWIO_MMSS_ROT_SSPP_SAFE_LUT_FL_12_BMSK                                         0x1000
#define HWIO_MMSS_ROT_SSPP_SAFE_LUT_FL_12_SHFT                                            0xc
#define HWIO_MMSS_ROT_SSPP_SAFE_LUT_FL_11_BMSK                                          0x800
#define HWIO_MMSS_ROT_SSPP_SAFE_LUT_FL_11_SHFT                                            0xb
#define HWIO_MMSS_ROT_SSPP_SAFE_LUT_FL_10_BMSK                                          0x400
#define HWIO_MMSS_ROT_SSPP_SAFE_LUT_FL_10_SHFT                                            0xa
#define HWIO_MMSS_ROT_SSPP_SAFE_LUT_FL_9_BMSK                                           0x200
#define HWIO_MMSS_ROT_SSPP_SAFE_LUT_FL_9_SHFT                                             0x9
#define HWIO_MMSS_ROT_SSPP_SAFE_LUT_FL_8_BMSK                                           0x100
#define HWIO_MMSS_ROT_SSPP_SAFE_LUT_FL_8_SHFT                                             0x8
#define HWIO_MMSS_ROT_SSPP_SAFE_LUT_FL_7_BMSK                                            0x80
#define HWIO_MMSS_ROT_SSPP_SAFE_LUT_FL_7_SHFT                                             0x7
#define HWIO_MMSS_ROT_SSPP_SAFE_LUT_FL_6_BMSK                                            0x40
#define HWIO_MMSS_ROT_SSPP_SAFE_LUT_FL_6_SHFT                                             0x6
#define HWIO_MMSS_ROT_SSPP_SAFE_LUT_FL_5_BMSK                                            0x20
#define HWIO_MMSS_ROT_SSPP_SAFE_LUT_FL_5_SHFT                                             0x5
#define HWIO_MMSS_ROT_SSPP_SAFE_LUT_FL_4_BMSK                                            0x10
#define HWIO_MMSS_ROT_SSPP_SAFE_LUT_FL_4_SHFT                                             0x4
#define HWIO_MMSS_ROT_SSPP_SAFE_LUT_FL_3_BMSK                                             0x8
#define HWIO_MMSS_ROT_SSPP_SAFE_LUT_FL_3_SHFT                                             0x3
#define HWIO_MMSS_ROT_SSPP_SAFE_LUT_FL_2_BMSK                                             0x4
#define HWIO_MMSS_ROT_SSPP_SAFE_LUT_FL_2_SHFT                                             0x2
#define HWIO_MMSS_ROT_SSPP_SAFE_LUT_FL_1_BMSK                                             0x2
#define HWIO_MMSS_ROT_SSPP_SAFE_LUT_FL_1_SHFT                                             0x1
#define HWIO_MMSS_ROT_SSPP_SAFE_LUT_FL_0_BMSK                                             0x1
#define HWIO_MMSS_ROT_SSPP_SAFE_LUT_FL_0_SHFT                                             0x0

#define HWIO_MMSS_ROT_SSPP_CREQ_LUT_ADDR                                           (MMSS_ROT_SSPP_REG_BASE      + 0x00000068)
#define HWIO_MMSS_ROT_SSPP_CREQ_LUT_RMSK                                           0xffffffff
#define HWIO_MMSS_ROT_SSPP_CREQ_LUT_IN          \
        in_dword_masked(HWIO_MMSS_ROT_SSPP_CREQ_LUT_ADDR, HWIO_MMSS_ROT_SSPP_CREQ_LUT_RMSK)
#define HWIO_MMSS_ROT_SSPP_CREQ_LUT_INM(m)      \
        in_dword_masked(HWIO_MMSS_ROT_SSPP_CREQ_LUT_ADDR, m)
#define HWIO_MMSS_ROT_SSPP_CREQ_LUT_OUT(v)      \
        out_dword(HWIO_MMSS_ROT_SSPP_CREQ_LUT_ADDR,v)
#define HWIO_MMSS_ROT_SSPP_CREQ_LUT_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_ROT_SSPP_CREQ_LUT_ADDR,m,v,HWIO_MMSS_ROT_SSPP_CREQ_LUT_IN)
#define HWIO_MMSS_ROT_SSPP_CREQ_LUT_FL_15_BMSK                                     0xc0000000
#define HWIO_MMSS_ROT_SSPP_CREQ_LUT_FL_15_SHFT                                           0x1e
#define HWIO_MMSS_ROT_SSPP_CREQ_LUT_FL_14_BMSK                                     0x30000000
#define HWIO_MMSS_ROT_SSPP_CREQ_LUT_FL_14_SHFT                                           0x1c
#define HWIO_MMSS_ROT_SSPP_CREQ_LUT_FL_13_BMSK                                      0xc000000
#define HWIO_MMSS_ROT_SSPP_CREQ_LUT_FL_13_SHFT                                           0x1a
#define HWIO_MMSS_ROT_SSPP_CREQ_LUT_FL_12_BMSK                                      0x3000000
#define HWIO_MMSS_ROT_SSPP_CREQ_LUT_FL_12_SHFT                                           0x18
#define HWIO_MMSS_ROT_SSPP_CREQ_LUT_FL_11_BMSK                                       0xc00000
#define HWIO_MMSS_ROT_SSPP_CREQ_LUT_FL_11_SHFT                                           0x16
#define HWIO_MMSS_ROT_SSPP_CREQ_LUT_FL_10_BMSK                                       0x300000
#define HWIO_MMSS_ROT_SSPP_CREQ_LUT_FL_10_SHFT                                           0x14
#define HWIO_MMSS_ROT_SSPP_CREQ_LUT_FL_9_BMSK                                         0xc0000
#define HWIO_MMSS_ROT_SSPP_CREQ_LUT_FL_9_SHFT                                            0x12
#define HWIO_MMSS_ROT_SSPP_CREQ_LUT_FL_8_BMSK                                         0x30000
#define HWIO_MMSS_ROT_SSPP_CREQ_LUT_FL_8_SHFT                                            0x10
#define HWIO_MMSS_ROT_SSPP_CREQ_LUT_FL_7_BMSK                                          0xc000
#define HWIO_MMSS_ROT_SSPP_CREQ_LUT_FL_7_SHFT                                             0xe
#define HWIO_MMSS_ROT_SSPP_CREQ_LUT_FL_6_BMSK                                          0x3000
#define HWIO_MMSS_ROT_SSPP_CREQ_LUT_FL_6_SHFT                                             0xc
#define HWIO_MMSS_ROT_SSPP_CREQ_LUT_FL_5_BMSK                                           0xc00
#define HWIO_MMSS_ROT_SSPP_CREQ_LUT_FL_5_SHFT                                             0xa
#define HWIO_MMSS_ROT_SSPP_CREQ_LUT_FL_4_BMSK                                           0x300
#define HWIO_MMSS_ROT_SSPP_CREQ_LUT_FL_4_SHFT                                             0x8
#define HWIO_MMSS_ROT_SSPP_CREQ_LUT_FL_3_BMSK                                            0xc0
#define HWIO_MMSS_ROT_SSPP_CREQ_LUT_FL_3_SHFT                                             0x6
#define HWIO_MMSS_ROT_SSPP_CREQ_LUT_FL_2_BMSK                                            0x30
#define HWIO_MMSS_ROT_SSPP_CREQ_LUT_FL_2_SHFT                                             0x4
#define HWIO_MMSS_ROT_SSPP_CREQ_LUT_FL_1_BMSK                                             0xc
#define HWIO_MMSS_ROT_SSPP_CREQ_LUT_FL_1_SHFT                                             0x2
#define HWIO_MMSS_ROT_SSPP_CREQ_LUT_FL_0_BMSK                                             0x3
#define HWIO_MMSS_ROT_SSPP_CREQ_LUT_FL_0_SHFT                                             0x0

#define HWIO_MMSS_ROT_SSPP_QOS_CTRL_ADDR                                           (MMSS_ROT_SSPP_REG_BASE      + 0x0000006c)
#define HWIO_MMSS_ROT_SSPP_QOS_CTRL_RMSK                                             0x310031
#define HWIO_MMSS_ROT_SSPP_QOS_CTRL_IN          \
        in_dword_masked(HWIO_MMSS_ROT_SSPP_QOS_CTRL_ADDR, HWIO_MMSS_ROT_SSPP_QOS_CTRL_RMSK)
#define HWIO_MMSS_ROT_SSPP_QOS_CTRL_INM(m)      \
        in_dword_masked(HWIO_MMSS_ROT_SSPP_QOS_CTRL_ADDR, m)
#define HWIO_MMSS_ROT_SSPP_QOS_CTRL_OUT(v)      \
        out_dword(HWIO_MMSS_ROT_SSPP_QOS_CTRL_ADDR,v)
#define HWIO_MMSS_ROT_SSPP_QOS_CTRL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_ROT_SSPP_QOS_CTRL_ADDR,m,v,HWIO_MMSS_ROT_SSPP_QOS_CTRL_IN)
#define HWIO_MMSS_ROT_SSPP_QOS_CTRL_CREQ_VBLANK_BMSK                                 0x300000
#define HWIO_MMSS_ROT_SSPP_QOS_CTRL_CREQ_VBLANK_SHFT                                     0x14
#define HWIO_MMSS_ROT_SSPP_QOS_CTRL_VBLANK_EN_BMSK                                    0x10000
#define HWIO_MMSS_ROT_SSPP_QOS_CTRL_VBLANK_EN_SHFT                                       0x10
#define HWIO_MMSS_ROT_SSPP_QOS_CTRL_DANGER_VBLANK_BMSK                                   0x30
#define HWIO_MMSS_ROT_SSPP_QOS_CTRL_DANGER_VBLANK_SHFT                                    0x4
#define HWIO_MMSS_ROT_SSPP_QOS_CTRL_DANGER_SAFE_EN_BMSK                                   0x1
#define HWIO_MMSS_ROT_SSPP_QOS_CTRL_DANGER_SAFE_EN_SHFT                                   0x0

#define HWIO_MMSS_ROT_SSPP_SRC_ADDR_SW_STATUS_ADDR                                 (MMSS_ROT_SSPP_REG_BASE      + 0x00000070)
#define HWIO_MMSS_ROT_SSPP_SRC_ADDR_SW_STATUS_RMSK                                        0xf
#define HWIO_MMSS_ROT_SSPP_SRC_ADDR_SW_STATUS_IN          \
        in_dword_masked(HWIO_MMSS_ROT_SSPP_SRC_ADDR_SW_STATUS_ADDR, HWIO_MMSS_ROT_SSPP_SRC_ADDR_SW_STATUS_RMSK)
#define HWIO_MMSS_ROT_SSPP_SRC_ADDR_SW_STATUS_INM(m)      \
        in_dword_masked(HWIO_MMSS_ROT_SSPP_SRC_ADDR_SW_STATUS_ADDR, m)
#define HWIO_MMSS_ROT_SSPP_SRC_ADDR_SW_STATUS_OUT(v)      \
        out_dword(HWIO_MMSS_ROT_SSPP_SRC_ADDR_SW_STATUS_ADDR,v)
#define HWIO_MMSS_ROT_SSPP_SRC_ADDR_SW_STATUS_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_ROT_SSPP_SRC_ADDR_SW_STATUS_ADDR,m,v,HWIO_MMSS_ROT_SSPP_SRC_ADDR_SW_STATUS_IN)
#define HWIO_MMSS_ROT_SSPP_SRC_ADDR_SW_STATUS_SRC3_ADDR_CP_BMSK                           0x8
#define HWIO_MMSS_ROT_SSPP_SRC_ADDR_SW_STATUS_SRC3_ADDR_CP_SHFT                           0x3
#define HWIO_MMSS_ROT_SSPP_SRC_ADDR_SW_STATUS_SRC2_ADDR_CP_BMSK                           0x4
#define HWIO_MMSS_ROT_SSPP_SRC_ADDR_SW_STATUS_SRC2_ADDR_CP_SHFT                           0x2
#define HWIO_MMSS_ROT_SSPP_SRC_ADDR_SW_STATUS_SRC1_ADDR_CP_BMSK                           0x2
#define HWIO_MMSS_ROT_SSPP_SRC_ADDR_SW_STATUS_SRC1_ADDR_CP_SHFT                           0x1
#define HWIO_MMSS_ROT_SSPP_SRC_ADDR_SW_STATUS_SRC0_ADDR_CP_BMSK                           0x1
#define HWIO_MMSS_ROT_SSPP_SRC_ADDR_SW_STATUS_SRC0_ADDR_CP_SHFT                           0x0

#define HWIO_MMSS_ROT_SSPP_CURRENT_SRC0_ADDR_ADDR                                  (MMSS_ROT_SSPP_REG_BASE      + 0x000000a4)
#define HWIO_MMSS_ROT_SSPP_CURRENT_SRC0_ADDR_RMSK                                  0xffffffff
#define HWIO_MMSS_ROT_SSPP_CURRENT_SRC0_ADDR_IN          \
        in_dword_masked(HWIO_MMSS_ROT_SSPP_CURRENT_SRC0_ADDR_ADDR, HWIO_MMSS_ROT_SSPP_CURRENT_SRC0_ADDR_RMSK)
#define HWIO_MMSS_ROT_SSPP_CURRENT_SRC0_ADDR_INM(m)      \
        in_dword_masked(HWIO_MMSS_ROT_SSPP_CURRENT_SRC0_ADDR_ADDR, m)
#define HWIO_MMSS_ROT_SSPP_CURRENT_SRC0_ADDR_ADDR_BMSK                             0xffffffff
#define HWIO_MMSS_ROT_SSPP_CURRENT_SRC0_ADDR_ADDR_SHFT                                    0x0

#define HWIO_MMSS_ROT_SSPP_CURRENT_SRC1_ADDR_ADDR                                  (MMSS_ROT_SSPP_REG_BASE      + 0x000000a8)
#define HWIO_MMSS_ROT_SSPP_CURRENT_SRC1_ADDR_RMSK                                  0xffffffff
#define HWIO_MMSS_ROT_SSPP_CURRENT_SRC1_ADDR_IN          \
        in_dword_masked(HWIO_MMSS_ROT_SSPP_CURRENT_SRC1_ADDR_ADDR, HWIO_MMSS_ROT_SSPP_CURRENT_SRC1_ADDR_RMSK)
#define HWIO_MMSS_ROT_SSPP_CURRENT_SRC1_ADDR_INM(m)      \
        in_dword_masked(HWIO_MMSS_ROT_SSPP_CURRENT_SRC1_ADDR_ADDR, m)
#define HWIO_MMSS_ROT_SSPP_CURRENT_SRC1_ADDR_ADDR_BMSK                             0xffffffff
#define HWIO_MMSS_ROT_SSPP_CURRENT_SRC1_ADDR_ADDR_SHFT                                    0x0

#define HWIO_MMSS_ROT_SSPP_CURRENT_SRC2_ADDR_ADDR                                  (MMSS_ROT_SSPP_REG_BASE      + 0x000000ac)
#define HWIO_MMSS_ROT_SSPP_CURRENT_SRC2_ADDR_RMSK                                  0xffffffff
#define HWIO_MMSS_ROT_SSPP_CURRENT_SRC2_ADDR_IN          \
        in_dword_masked(HWIO_MMSS_ROT_SSPP_CURRENT_SRC2_ADDR_ADDR, HWIO_MMSS_ROT_SSPP_CURRENT_SRC2_ADDR_RMSK)
#define HWIO_MMSS_ROT_SSPP_CURRENT_SRC2_ADDR_INM(m)      \
        in_dword_masked(HWIO_MMSS_ROT_SSPP_CURRENT_SRC2_ADDR_ADDR, m)
#define HWIO_MMSS_ROT_SSPP_CURRENT_SRC2_ADDR_ADDR_BMSK                             0xffffffff
#define HWIO_MMSS_ROT_SSPP_CURRENT_SRC2_ADDR_ADDR_SHFT                                    0x0

#define HWIO_MMSS_ROT_SSPP_CURRENT_SRC3_ADDR_ADDR                                  (MMSS_ROT_SSPP_REG_BASE      + 0x000000b0)
#define HWIO_MMSS_ROT_SSPP_CURRENT_SRC3_ADDR_RMSK                                  0xffffffff
#define HWIO_MMSS_ROT_SSPP_CURRENT_SRC3_ADDR_IN          \
        in_dword_masked(HWIO_MMSS_ROT_SSPP_CURRENT_SRC3_ADDR_ADDR, HWIO_MMSS_ROT_SSPP_CURRENT_SRC3_ADDR_RMSK)
#define HWIO_MMSS_ROT_SSPP_CURRENT_SRC3_ADDR_INM(m)      \
        in_dword_masked(HWIO_MMSS_ROT_SSPP_CURRENT_SRC3_ADDR_ADDR, m)
#define HWIO_MMSS_ROT_SSPP_CURRENT_SRC3_ADDR_ADDR_BMSK                             0xffffffff
#define HWIO_MMSS_ROT_SSPP_CURRENT_SRC3_ADDR_ADDR_SHFT                                    0x0

#define HWIO_MMSS_ROT_SSPP_DECIMATION_CONFIG_ADDR                                  (MMSS_ROT_SSPP_REG_BASE      + 0x000000b4)
#define HWIO_MMSS_ROT_SSPP_DECIMATION_CONFIG_RMSK                                       0xf0f
#define HWIO_MMSS_ROT_SSPP_DECIMATION_CONFIG_IN          \
        in_dword_masked(HWIO_MMSS_ROT_SSPP_DECIMATION_CONFIG_ADDR, HWIO_MMSS_ROT_SSPP_DECIMATION_CONFIG_RMSK)
#define HWIO_MMSS_ROT_SSPP_DECIMATION_CONFIG_INM(m)      \
        in_dword_masked(HWIO_MMSS_ROT_SSPP_DECIMATION_CONFIG_ADDR, m)
#define HWIO_MMSS_ROT_SSPP_DECIMATION_CONFIG_OUT(v)      \
        out_dword(HWIO_MMSS_ROT_SSPP_DECIMATION_CONFIG_ADDR,v)
#define HWIO_MMSS_ROT_SSPP_DECIMATION_CONFIG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_ROT_SSPP_DECIMATION_CONFIG_ADDR,m,v,HWIO_MMSS_ROT_SSPP_DECIMATION_CONFIG_IN)
#define HWIO_MMSS_ROT_SSPP_DECIMATION_CONFIG_HORZ_S_BMSK                                0xf00
#define HWIO_MMSS_ROT_SSPP_DECIMATION_CONFIG_HORZ_S_SHFT                                  0x8
#define HWIO_MMSS_ROT_SSPP_DECIMATION_CONFIG_VERT_S_BMSK                                  0xf
#define HWIO_MMSS_ROT_SSPP_DECIMATION_CONFIG_VERT_S_SHFT                                  0x0

#define HWIO_MMSS_ROT_SSPP_FETCH_SMP_WR_PLANE0_ADDR                                (MMSS_ROT_SSPP_REG_BASE      + 0x000000d0)
#define HWIO_MMSS_ROT_SSPP_FETCH_SMP_WR_PLANE0_RMSK                                0xffffffff
#define HWIO_MMSS_ROT_SSPP_FETCH_SMP_WR_PLANE0_IN          \
        in_dword_masked(HWIO_MMSS_ROT_SSPP_FETCH_SMP_WR_PLANE0_ADDR, HWIO_MMSS_ROT_SSPP_FETCH_SMP_WR_PLANE0_RMSK)
#define HWIO_MMSS_ROT_SSPP_FETCH_SMP_WR_PLANE0_INM(m)      \
        in_dword_masked(HWIO_MMSS_ROT_SSPP_FETCH_SMP_WR_PLANE0_ADDR, m)
#define HWIO_MMSS_ROT_SSPP_FETCH_SMP_WR_PLANE0_COUNT_BMSK                          0xffffffff
#define HWIO_MMSS_ROT_SSPP_FETCH_SMP_WR_PLANE0_COUNT_SHFT                                 0x0

#define HWIO_MMSS_ROT_SSPP_FETCH_SMP_WR_PLANE1_ADDR                                (MMSS_ROT_SSPP_REG_BASE      + 0x000000d4)
#define HWIO_MMSS_ROT_SSPP_FETCH_SMP_WR_PLANE1_RMSK                                0xffffffff
#define HWIO_MMSS_ROT_SSPP_FETCH_SMP_WR_PLANE1_IN          \
        in_dword_masked(HWIO_MMSS_ROT_SSPP_FETCH_SMP_WR_PLANE1_ADDR, HWIO_MMSS_ROT_SSPP_FETCH_SMP_WR_PLANE1_RMSK)
#define HWIO_MMSS_ROT_SSPP_FETCH_SMP_WR_PLANE1_INM(m)      \
        in_dword_masked(HWIO_MMSS_ROT_SSPP_FETCH_SMP_WR_PLANE1_ADDR, m)
#define HWIO_MMSS_ROT_SSPP_FETCH_SMP_WR_PLANE1_COUNT_BMSK                          0xffffffff
#define HWIO_MMSS_ROT_SSPP_FETCH_SMP_WR_PLANE1_COUNT_SHFT                                 0x0

#define HWIO_MMSS_ROT_SSPP_FETCH_SMP_WR_PLANE2_ADDR                                (MMSS_ROT_SSPP_REG_BASE      + 0x000000d8)
#define HWIO_MMSS_ROT_SSPP_FETCH_SMP_WR_PLANE2_RMSK                                0xffffffff
#define HWIO_MMSS_ROT_SSPP_FETCH_SMP_WR_PLANE2_IN          \
        in_dword_masked(HWIO_MMSS_ROT_SSPP_FETCH_SMP_WR_PLANE2_ADDR, HWIO_MMSS_ROT_SSPP_FETCH_SMP_WR_PLANE2_RMSK)
#define HWIO_MMSS_ROT_SSPP_FETCH_SMP_WR_PLANE2_INM(m)      \
        in_dword_masked(HWIO_MMSS_ROT_SSPP_FETCH_SMP_WR_PLANE2_ADDR, m)
#define HWIO_MMSS_ROT_SSPP_FETCH_SMP_WR_PLANE2_COUNT_BMSK                          0xffffffff
#define HWIO_MMSS_ROT_SSPP_FETCH_SMP_WR_PLANE2_COUNT_SHFT                                 0x0

#define HWIO_MMSS_ROT_SSPP_SMP_UNPACK_RD_PLANE0_ADDR                               (MMSS_ROT_SSPP_REG_BASE      + 0x000000e0)
#define HWIO_MMSS_ROT_SSPP_SMP_UNPACK_RD_PLANE0_RMSK                               0xffffffff
#define HWIO_MMSS_ROT_SSPP_SMP_UNPACK_RD_PLANE0_IN          \
        in_dword_masked(HWIO_MMSS_ROT_SSPP_SMP_UNPACK_RD_PLANE0_ADDR, HWIO_MMSS_ROT_SSPP_SMP_UNPACK_RD_PLANE0_RMSK)
#define HWIO_MMSS_ROT_SSPP_SMP_UNPACK_RD_PLANE0_INM(m)      \
        in_dword_masked(HWIO_MMSS_ROT_SSPP_SMP_UNPACK_RD_PLANE0_ADDR, m)
#define HWIO_MMSS_ROT_SSPP_SMP_UNPACK_RD_PLANE0_COUNT_BMSK                         0xffffffff
#define HWIO_MMSS_ROT_SSPP_SMP_UNPACK_RD_PLANE0_COUNT_SHFT                                0x0

#define HWIO_MMSS_ROT_SSPP_SMP_UNPACK_RD_PLANE1_ADDR                               (MMSS_ROT_SSPP_REG_BASE      + 0x000000e4)
#define HWIO_MMSS_ROT_SSPP_SMP_UNPACK_RD_PLANE1_RMSK                               0xffffffff
#define HWIO_MMSS_ROT_SSPP_SMP_UNPACK_RD_PLANE1_IN          \
        in_dword_masked(HWIO_MMSS_ROT_SSPP_SMP_UNPACK_RD_PLANE1_ADDR, HWIO_MMSS_ROT_SSPP_SMP_UNPACK_RD_PLANE1_RMSK)
#define HWIO_MMSS_ROT_SSPP_SMP_UNPACK_RD_PLANE1_INM(m)      \
        in_dword_masked(HWIO_MMSS_ROT_SSPP_SMP_UNPACK_RD_PLANE1_ADDR, m)
#define HWIO_MMSS_ROT_SSPP_SMP_UNPACK_RD_PLANE1_COUNT_BMSK                         0xffffffff
#define HWIO_MMSS_ROT_SSPP_SMP_UNPACK_RD_PLANE1_COUNT_SHFT                                0x0

#define HWIO_MMSS_ROT_SSPP_SMP_UNPACK_RD_PLANE2_ADDR                               (MMSS_ROT_SSPP_REG_BASE      + 0x000000e8)
#define HWIO_MMSS_ROT_SSPP_SMP_UNPACK_RD_PLANE2_RMSK                               0xffffffff
#define HWIO_MMSS_ROT_SSPP_SMP_UNPACK_RD_PLANE2_IN          \
        in_dword_masked(HWIO_MMSS_ROT_SSPP_SMP_UNPACK_RD_PLANE2_ADDR, HWIO_MMSS_ROT_SSPP_SMP_UNPACK_RD_PLANE2_RMSK)
#define HWIO_MMSS_ROT_SSPP_SMP_UNPACK_RD_PLANE2_INM(m)      \
        in_dword_masked(HWIO_MMSS_ROT_SSPP_SMP_UNPACK_RD_PLANE2_ADDR, m)
#define HWIO_MMSS_ROT_SSPP_SMP_UNPACK_RD_PLANE2_COUNT_BMSK                         0xffffffff
#define HWIO_MMSS_ROT_SSPP_SMP_UNPACK_RD_PLANE2_COUNT_SHFT                                0x0

#define HWIO_MMSS_ROT_SSPP_FILL_LEVELS_ADDR                                        (MMSS_ROT_SSPP_REG_BASE      + 0x000000f0)
#define HWIO_MMSS_ROT_SSPP_FILL_LEVELS_RMSK                                           0xf000f
#define HWIO_MMSS_ROT_SSPP_FILL_LEVELS_IN          \
        in_dword_masked(HWIO_MMSS_ROT_SSPP_FILL_LEVELS_ADDR, HWIO_MMSS_ROT_SSPP_FILL_LEVELS_RMSK)
#define HWIO_MMSS_ROT_SSPP_FILL_LEVELS_INM(m)      \
        in_dword_masked(HWIO_MMSS_ROT_SSPP_FILL_LEVELS_ADDR, m)
#define HWIO_MMSS_ROT_SSPP_FILL_LEVELS_PLANE1_BMSK                                    0xf0000
#define HWIO_MMSS_ROT_SSPP_FILL_LEVELS_PLANE1_SHFT                                       0x10
#define HWIO_MMSS_ROT_SSPP_FILL_LEVELS_PLANE0_BMSK                                        0xf
#define HWIO_MMSS_ROT_SSPP_FILL_LEVELS_PLANE0_SHFT                                        0x0

#define HWIO_MMSS_ROT_SSPP_STATUS_ADDR                                             (MMSS_ROT_SSPP_REG_BASE      + 0x000000f4)
#define HWIO_MMSS_ROT_SSPP_STATUS_RMSK                                                0x10003
#define HWIO_MMSS_ROT_SSPP_STATUS_IN          \
        in_dword_masked(HWIO_MMSS_ROT_SSPP_STATUS_ADDR, HWIO_MMSS_ROT_SSPP_STATUS_RMSK)
#define HWIO_MMSS_ROT_SSPP_STATUS_INM(m)      \
        in_dword_masked(HWIO_MMSS_ROT_SSPP_STATUS_ADDR, m)
#define HWIO_MMSS_ROT_SSPP_STATUS_UBWC_IDLE_BMSK                                      0x10000
#define HWIO_MMSS_ROT_SSPP_STATUS_UBWC_IDLE_SHFT                                         0x10
#define HWIO_MMSS_ROT_SSPP_STATUS_FETCH_IDLE_BMSK                                         0x2
#define HWIO_MMSS_ROT_SSPP_STATUS_FETCH_IDLE_SHFT                                         0x1
#define HWIO_MMSS_ROT_SSPP_STATUS_UNPACK_IDLE_BMSK                                        0x1
#define HWIO_MMSS_ROT_SSPP_STATUS_UNPACK_IDLE_SHFT                                        0x0

#define HWIO_MMSS_ROT_SSPP_SW_PIX_EXT_C0_LR_ADDR                                   (MMSS_ROT_SSPP_REG_BASE      + 0x00000100)
#define HWIO_MMSS_ROT_SSPP_SW_PIX_EXT_C0_LR_RMSK                                   0xffffffff
#define HWIO_MMSS_ROT_SSPP_SW_PIX_EXT_C0_LR_IN          \
        in_dword_masked(HWIO_MMSS_ROT_SSPP_SW_PIX_EXT_C0_LR_ADDR, HWIO_MMSS_ROT_SSPP_SW_PIX_EXT_C0_LR_RMSK)
#define HWIO_MMSS_ROT_SSPP_SW_PIX_EXT_C0_LR_INM(m)      \
        in_dword_masked(HWIO_MMSS_ROT_SSPP_SW_PIX_EXT_C0_LR_ADDR, m)
#define HWIO_MMSS_ROT_SSPP_SW_PIX_EXT_C0_LR_OUT(v)      \
        out_dword(HWIO_MMSS_ROT_SSPP_SW_PIX_EXT_C0_LR_ADDR,v)
#define HWIO_MMSS_ROT_SSPP_SW_PIX_EXT_C0_LR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_ROT_SSPP_SW_PIX_EXT_C0_LR_ADDR,m,v,HWIO_MMSS_ROT_SSPP_SW_PIX_EXT_C0_LR_IN)
#define HWIO_MMSS_ROT_SSPP_SW_PIX_EXT_C0_LR_RIGHT_OVF_BMSK                         0xff000000
#define HWIO_MMSS_ROT_SSPP_SW_PIX_EXT_C0_LR_RIGHT_OVF_SHFT                               0x18
#define HWIO_MMSS_ROT_SSPP_SW_PIX_EXT_C0_LR_RIGHT_RPT_BMSK                           0xff0000
#define HWIO_MMSS_ROT_SSPP_SW_PIX_EXT_C0_LR_RIGHT_RPT_SHFT                               0x10
#define HWIO_MMSS_ROT_SSPP_SW_PIX_EXT_C0_LR_LEFT_OVF_BMSK                              0xff00
#define HWIO_MMSS_ROT_SSPP_SW_PIX_EXT_C0_LR_LEFT_OVF_SHFT                                 0x8
#define HWIO_MMSS_ROT_SSPP_SW_PIX_EXT_C0_LR_LEFT_RPT_BMSK                                0xff
#define HWIO_MMSS_ROT_SSPP_SW_PIX_EXT_C0_LR_LEFT_RPT_SHFT                                 0x0

#define HWIO_MMSS_ROT_SSPP_SW_PIX_EXT_C0_TB_ADDR                                   (MMSS_ROT_SSPP_REG_BASE      + 0x00000104)
#define HWIO_MMSS_ROT_SSPP_SW_PIX_EXT_C0_TB_RMSK                                   0xffffffff
#define HWIO_MMSS_ROT_SSPP_SW_PIX_EXT_C0_TB_IN          \
        in_dword_masked(HWIO_MMSS_ROT_SSPP_SW_PIX_EXT_C0_TB_ADDR, HWIO_MMSS_ROT_SSPP_SW_PIX_EXT_C0_TB_RMSK)
#define HWIO_MMSS_ROT_SSPP_SW_PIX_EXT_C0_TB_INM(m)      \
        in_dword_masked(HWIO_MMSS_ROT_SSPP_SW_PIX_EXT_C0_TB_ADDR, m)
#define HWIO_MMSS_ROT_SSPP_SW_PIX_EXT_C0_TB_OUT(v)      \
        out_dword(HWIO_MMSS_ROT_SSPP_SW_PIX_EXT_C0_TB_ADDR,v)
#define HWIO_MMSS_ROT_SSPP_SW_PIX_EXT_C0_TB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_ROT_SSPP_SW_PIX_EXT_C0_TB_ADDR,m,v,HWIO_MMSS_ROT_SSPP_SW_PIX_EXT_C0_TB_IN)
#define HWIO_MMSS_ROT_SSPP_SW_PIX_EXT_C0_TB_BOTTOM_OVF_BMSK                        0xff000000
#define HWIO_MMSS_ROT_SSPP_SW_PIX_EXT_C0_TB_BOTTOM_OVF_SHFT                              0x18
#define HWIO_MMSS_ROT_SSPP_SW_PIX_EXT_C0_TB_BOTTOM_RPT_BMSK                          0xff0000
#define HWIO_MMSS_ROT_SSPP_SW_PIX_EXT_C0_TB_BOTTOM_RPT_SHFT                              0x10
#define HWIO_MMSS_ROT_SSPP_SW_PIX_EXT_C0_TB_TOP_OVF_BMSK                               0xff00
#define HWIO_MMSS_ROT_SSPP_SW_PIX_EXT_C0_TB_TOP_OVF_SHFT                                  0x8
#define HWIO_MMSS_ROT_SSPP_SW_PIX_EXT_C0_TB_TOP_RPT_BMSK                                 0xff
#define HWIO_MMSS_ROT_SSPP_SW_PIX_EXT_C0_TB_TOP_RPT_SHFT                                  0x0

#define HWIO_MMSS_ROT_SSPP_SW_PIX_EXT_C0_REQ_PIXELS_ADDR                           (MMSS_ROT_SSPP_REG_BASE      + 0x00000108)
#define HWIO_MMSS_ROT_SSPP_SW_PIX_EXT_C0_REQ_PIXELS_RMSK                           0xffffffff
#define HWIO_MMSS_ROT_SSPP_SW_PIX_EXT_C0_REQ_PIXELS_IN          \
        in_dword_masked(HWIO_MMSS_ROT_SSPP_SW_PIX_EXT_C0_REQ_PIXELS_ADDR, HWIO_MMSS_ROT_SSPP_SW_PIX_EXT_C0_REQ_PIXELS_RMSK)
#define HWIO_MMSS_ROT_SSPP_SW_PIX_EXT_C0_REQ_PIXELS_INM(m)      \
        in_dword_masked(HWIO_MMSS_ROT_SSPP_SW_PIX_EXT_C0_REQ_PIXELS_ADDR, m)
#define HWIO_MMSS_ROT_SSPP_SW_PIX_EXT_C0_REQ_PIXELS_OUT(v)      \
        out_dword(HWIO_MMSS_ROT_SSPP_SW_PIX_EXT_C0_REQ_PIXELS_ADDR,v)
#define HWIO_MMSS_ROT_SSPP_SW_PIX_EXT_C0_REQ_PIXELS_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_ROT_SSPP_SW_PIX_EXT_C0_REQ_PIXELS_ADDR,m,v,HWIO_MMSS_ROT_SSPP_SW_PIX_EXT_C0_REQ_PIXELS_IN)
#define HWIO_MMSS_ROT_SSPP_SW_PIX_EXT_C0_REQ_PIXELS_TOP_BOTTOM_BMSK                0xffff0000
#define HWIO_MMSS_ROT_SSPP_SW_PIX_EXT_C0_REQ_PIXELS_TOP_BOTTOM_SHFT                      0x10
#define HWIO_MMSS_ROT_SSPP_SW_PIX_EXT_C0_REQ_PIXELS_LEFT_RIGHT_BMSK                    0xffff
#define HWIO_MMSS_ROT_SSPP_SW_PIX_EXT_C0_REQ_PIXELS_LEFT_RIGHT_SHFT                       0x0

#define HWIO_MMSS_ROT_SSPP_SW_PIX_EXT_C1C2_LR_ADDR                                 (MMSS_ROT_SSPP_REG_BASE      + 0x00000110)
#define HWIO_MMSS_ROT_SSPP_SW_PIX_EXT_C1C2_LR_RMSK                                 0xffffffff
#define HWIO_MMSS_ROT_SSPP_SW_PIX_EXT_C1C2_LR_IN          \
        in_dword_masked(HWIO_MMSS_ROT_SSPP_SW_PIX_EXT_C1C2_LR_ADDR, HWIO_MMSS_ROT_SSPP_SW_PIX_EXT_C1C2_LR_RMSK)
#define HWIO_MMSS_ROT_SSPP_SW_PIX_EXT_C1C2_LR_INM(m)      \
        in_dword_masked(HWIO_MMSS_ROT_SSPP_SW_PIX_EXT_C1C2_LR_ADDR, m)
#define HWIO_MMSS_ROT_SSPP_SW_PIX_EXT_C1C2_LR_OUT(v)      \
        out_dword(HWIO_MMSS_ROT_SSPP_SW_PIX_EXT_C1C2_LR_ADDR,v)
#define HWIO_MMSS_ROT_SSPP_SW_PIX_EXT_C1C2_LR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_ROT_SSPP_SW_PIX_EXT_C1C2_LR_ADDR,m,v,HWIO_MMSS_ROT_SSPP_SW_PIX_EXT_C1C2_LR_IN)
#define HWIO_MMSS_ROT_SSPP_SW_PIX_EXT_C1C2_LR_RIGHT_OVF_BMSK                       0xff000000
#define HWIO_MMSS_ROT_SSPP_SW_PIX_EXT_C1C2_LR_RIGHT_OVF_SHFT                             0x18
#define HWIO_MMSS_ROT_SSPP_SW_PIX_EXT_C1C2_LR_RIGHT_RPT_BMSK                         0xff0000
#define HWIO_MMSS_ROT_SSPP_SW_PIX_EXT_C1C2_LR_RIGHT_RPT_SHFT                             0x10
#define HWIO_MMSS_ROT_SSPP_SW_PIX_EXT_C1C2_LR_LEFT_OVF_BMSK                            0xff00
#define HWIO_MMSS_ROT_SSPP_SW_PIX_EXT_C1C2_LR_LEFT_OVF_SHFT                               0x8
#define HWIO_MMSS_ROT_SSPP_SW_PIX_EXT_C1C2_LR_LEFT_RPT_BMSK                              0xff
#define HWIO_MMSS_ROT_SSPP_SW_PIX_EXT_C1C2_LR_LEFT_RPT_SHFT                               0x0

#define HWIO_MMSS_ROT_SSPP_SW_PIX_EXT_C1C2_TB_ADDR                                 (MMSS_ROT_SSPP_REG_BASE      + 0x00000114)
#define HWIO_MMSS_ROT_SSPP_SW_PIX_EXT_C1C2_TB_RMSK                                 0xffffffff
#define HWIO_MMSS_ROT_SSPP_SW_PIX_EXT_C1C2_TB_IN          \
        in_dword_masked(HWIO_MMSS_ROT_SSPP_SW_PIX_EXT_C1C2_TB_ADDR, HWIO_MMSS_ROT_SSPP_SW_PIX_EXT_C1C2_TB_RMSK)
#define HWIO_MMSS_ROT_SSPP_SW_PIX_EXT_C1C2_TB_INM(m)      \
        in_dword_masked(HWIO_MMSS_ROT_SSPP_SW_PIX_EXT_C1C2_TB_ADDR, m)
#define HWIO_MMSS_ROT_SSPP_SW_PIX_EXT_C1C2_TB_OUT(v)      \
        out_dword(HWIO_MMSS_ROT_SSPP_SW_PIX_EXT_C1C2_TB_ADDR,v)
#define HWIO_MMSS_ROT_SSPP_SW_PIX_EXT_C1C2_TB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_ROT_SSPP_SW_PIX_EXT_C1C2_TB_ADDR,m,v,HWIO_MMSS_ROT_SSPP_SW_PIX_EXT_C1C2_TB_IN)
#define HWIO_MMSS_ROT_SSPP_SW_PIX_EXT_C1C2_TB_BOTTOM_OVF_BMSK                      0xff000000
#define HWIO_MMSS_ROT_SSPP_SW_PIX_EXT_C1C2_TB_BOTTOM_OVF_SHFT                            0x18
#define HWIO_MMSS_ROT_SSPP_SW_PIX_EXT_C1C2_TB_BOTTOM_RPT_BMSK                        0xff0000
#define HWIO_MMSS_ROT_SSPP_SW_PIX_EXT_C1C2_TB_BOTTOM_RPT_SHFT                            0x10
#define HWIO_MMSS_ROT_SSPP_SW_PIX_EXT_C1C2_TB_TOP_OVF_BMSK                             0xff00
#define HWIO_MMSS_ROT_SSPP_SW_PIX_EXT_C1C2_TB_TOP_OVF_SHFT                                0x8
#define HWIO_MMSS_ROT_SSPP_SW_PIX_EXT_C1C2_TB_TOP_RPT_BMSK                               0xff
#define HWIO_MMSS_ROT_SSPP_SW_PIX_EXT_C1C2_TB_TOP_RPT_SHFT                                0x0

#define HWIO_MMSS_ROT_SSPP_SW_PIX_EXT_C1C2_REQ_PIXELS_ADDR                         (MMSS_ROT_SSPP_REG_BASE      + 0x00000118)
#define HWIO_MMSS_ROT_SSPP_SW_PIX_EXT_C1C2_REQ_PIXELS_RMSK                         0xffffffff
#define HWIO_MMSS_ROT_SSPP_SW_PIX_EXT_C1C2_REQ_PIXELS_IN          \
        in_dword_masked(HWIO_MMSS_ROT_SSPP_SW_PIX_EXT_C1C2_REQ_PIXELS_ADDR, HWIO_MMSS_ROT_SSPP_SW_PIX_EXT_C1C2_REQ_PIXELS_RMSK)
#define HWIO_MMSS_ROT_SSPP_SW_PIX_EXT_C1C2_REQ_PIXELS_INM(m)      \
        in_dword_masked(HWIO_MMSS_ROT_SSPP_SW_PIX_EXT_C1C2_REQ_PIXELS_ADDR, m)
#define HWIO_MMSS_ROT_SSPP_SW_PIX_EXT_C1C2_REQ_PIXELS_OUT(v)      \
        out_dword(HWIO_MMSS_ROT_SSPP_SW_PIX_EXT_C1C2_REQ_PIXELS_ADDR,v)
#define HWIO_MMSS_ROT_SSPP_SW_PIX_EXT_C1C2_REQ_PIXELS_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_ROT_SSPP_SW_PIX_EXT_C1C2_REQ_PIXELS_ADDR,m,v,HWIO_MMSS_ROT_SSPP_SW_PIX_EXT_C1C2_REQ_PIXELS_IN)
#define HWIO_MMSS_ROT_SSPP_SW_PIX_EXT_C1C2_REQ_PIXELS_TOP_BOTTOM_BMSK              0xffff0000
#define HWIO_MMSS_ROT_SSPP_SW_PIX_EXT_C1C2_REQ_PIXELS_TOP_BOTTOM_SHFT                    0x10
#define HWIO_MMSS_ROT_SSPP_SW_PIX_EXT_C1C2_REQ_PIXELS_LEFT_RIGHT_BMSK                  0xffff
#define HWIO_MMSS_ROT_SSPP_SW_PIX_EXT_C1C2_REQ_PIXELS_LEFT_RIGHT_SHFT                     0x0

#define HWIO_MMSS_ROT_SSPP_SW_PIX_EXT_C3_LR_ADDR                                   (MMSS_ROT_SSPP_REG_BASE      + 0x00000120)
#define HWIO_MMSS_ROT_SSPP_SW_PIX_EXT_C3_LR_RMSK                                   0xffffffff
#define HWIO_MMSS_ROT_SSPP_SW_PIX_EXT_C3_LR_IN          \
        in_dword_masked(HWIO_MMSS_ROT_SSPP_SW_PIX_EXT_C3_LR_ADDR, HWIO_MMSS_ROT_SSPP_SW_PIX_EXT_C3_LR_RMSK)
#define HWIO_MMSS_ROT_SSPP_SW_PIX_EXT_C3_LR_INM(m)      \
        in_dword_masked(HWIO_MMSS_ROT_SSPP_SW_PIX_EXT_C3_LR_ADDR, m)
#define HWIO_MMSS_ROT_SSPP_SW_PIX_EXT_C3_LR_OUT(v)      \
        out_dword(HWIO_MMSS_ROT_SSPP_SW_PIX_EXT_C3_LR_ADDR,v)
#define HWIO_MMSS_ROT_SSPP_SW_PIX_EXT_C3_LR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_ROT_SSPP_SW_PIX_EXT_C3_LR_ADDR,m,v,HWIO_MMSS_ROT_SSPP_SW_PIX_EXT_C3_LR_IN)
#define HWIO_MMSS_ROT_SSPP_SW_PIX_EXT_C3_LR_RIGHT_OVF_BMSK                         0xff000000
#define HWIO_MMSS_ROT_SSPP_SW_PIX_EXT_C3_LR_RIGHT_OVF_SHFT                               0x18
#define HWIO_MMSS_ROT_SSPP_SW_PIX_EXT_C3_LR_RIGHT_RPT_BMSK                           0xff0000
#define HWIO_MMSS_ROT_SSPP_SW_PIX_EXT_C3_LR_RIGHT_RPT_SHFT                               0x10
#define HWIO_MMSS_ROT_SSPP_SW_PIX_EXT_C3_LR_LEFT_OVF_BMSK                              0xff00
#define HWIO_MMSS_ROT_SSPP_SW_PIX_EXT_C3_LR_LEFT_OVF_SHFT                                 0x8
#define HWIO_MMSS_ROT_SSPP_SW_PIX_EXT_C3_LR_LEFT_RPT_BMSK                                0xff
#define HWIO_MMSS_ROT_SSPP_SW_PIX_EXT_C3_LR_LEFT_RPT_SHFT                                 0x0

#define HWIO_MMSS_ROT_SSPP_SW_PIX_EXT_C3_TB_ADDR                                   (MMSS_ROT_SSPP_REG_BASE      + 0x00000124)
#define HWIO_MMSS_ROT_SSPP_SW_PIX_EXT_C3_TB_RMSK                                   0xffffffff
#define HWIO_MMSS_ROT_SSPP_SW_PIX_EXT_C3_TB_IN          \
        in_dword_masked(HWIO_MMSS_ROT_SSPP_SW_PIX_EXT_C3_TB_ADDR, HWIO_MMSS_ROT_SSPP_SW_PIX_EXT_C3_TB_RMSK)
#define HWIO_MMSS_ROT_SSPP_SW_PIX_EXT_C3_TB_INM(m)      \
        in_dword_masked(HWIO_MMSS_ROT_SSPP_SW_PIX_EXT_C3_TB_ADDR, m)
#define HWIO_MMSS_ROT_SSPP_SW_PIX_EXT_C3_TB_OUT(v)      \
        out_dword(HWIO_MMSS_ROT_SSPP_SW_PIX_EXT_C3_TB_ADDR,v)
#define HWIO_MMSS_ROT_SSPP_SW_PIX_EXT_C3_TB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_ROT_SSPP_SW_PIX_EXT_C3_TB_ADDR,m,v,HWIO_MMSS_ROT_SSPP_SW_PIX_EXT_C3_TB_IN)
#define HWIO_MMSS_ROT_SSPP_SW_PIX_EXT_C3_TB_BOTTOM_OVF_BMSK                        0xff000000
#define HWIO_MMSS_ROT_SSPP_SW_PIX_EXT_C3_TB_BOTTOM_OVF_SHFT                              0x18
#define HWIO_MMSS_ROT_SSPP_SW_PIX_EXT_C3_TB_BOTTOM_RPT_BMSK                          0xff0000
#define HWIO_MMSS_ROT_SSPP_SW_PIX_EXT_C3_TB_BOTTOM_RPT_SHFT                              0x10
#define HWIO_MMSS_ROT_SSPP_SW_PIX_EXT_C3_TB_TOP_OVF_BMSK                               0xff00
#define HWIO_MMSS_ROT_SSPP_SW_PIX_EXT_C3_TB_TOP_OVF_SHFT                                  0x8
#define HWIO_MMSS_ROT_SSPP_SW_PIX_EXT_C3_TB_TOP_RPT_BMSK                                 0xff
#define HWIO_MMSS_ROT_SSPP_SW_PIX_EXT_C3_TB_TOP_RPT_SHFT                                  0x0

#define HWIO_MMSS_ROT_SSPP_SW_PIX_EXT_C3_REQ_PIXELS_ADDR                           (MMSS_ROT_SSPP_REG_BASE      + 0x00000128)
#define HWIO_MMSS_ROT_SSPP_SW_PIX_EXT_C3_REQ_PIXELS_RMSK                           0xffffffff
#define HWIO_MMSS_ROT_SSPP_SW_PIX_EXT_C3_REQ_PIXELS_IN          \
        in_dword_masked(HWIO_MMSS_ROT_SSPP_SW_PIX_EXT_C3_REQ_PIXELS_ADDR, HWIO_MMSS_ROT_SSPP_SW_PIX_EXT_C3_REQ_PIXELS_RMSK)
#define HWIO_MMSS_ROT_SSPP_SW_PIX_EXT_C3_REQ_PIXELS_INM(m)      \
        in_dword_masked(HWIO_MMSS_ROT_SSPP_SW_PIX_EXT_C3_REQ_PIXELS_ADDR, m)
#define HWIO_MMSS_ROT_SSPP_SW_PIX_EXT_C3_REQ_PIXELS_OUT(v)      \
        out_dword(HWIO_MMSS_ROT_SSPP_SW_PIX_EXT_C3_REQ_PIXELS_ADDR,v)
#define HWIO_MMSS_ROT_SSPP_SW_PIX_EXT_C3_REQ_PIXELS_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_ROT_SSPP_SW_PIX_EXT_C3_REQ_PIXELS_ADDR,m,v,HWIO_MMSS_ROT_SSPP_SW_PIX_EXT_C3_REQ_PIXELS_IN)
#define HWIO_MMSS_ROT_SSPP_SW_PIX_EXT_C3_REQ_PIXELS_TOP_BOTTOM_BMSK                0xffff0000
#define HWIO_MMSS_ROT_SSPP_SW_PIX_EXT_C3_REQ_PIXELS_TOP_BOTTOM_SHFT                      0x10
#define HWIO_MMSS_ROT_SSPP_SW_PIX_EXT_C3_REQ_PIXELS_LEFT_RIGHT_BMSK                    0xffff
#define HWIO_MMSS_ROT_SSPP_SW_PIX_EXT_C3_REQ_PIXELS_LEFT_RIGHT_SHFT                       0x0

#define HWIO_MMSS_ROT_SSPP_TRAFFIC_SHAPER_ADDR                                     (MMSS_ROT_SSPP_REG_BASE      + 0x00000130)
#define HWIO_MMSS_ROT_SSPP_TRAFFIC_SHAPER_RMSK                                     0x880000ff
#define HWIO_MMSS_ROT_SSPP_TRAFFIC_SHAPER_IN          \
        in_dword_masked(HWIO_MMSS_ROT_SSPP_TRAFFIC_SHAPER_ADDR, HWIO_MMSS_ROT_SSPP_TRAFFIC_SHAPER_RMSK)
#define HWIO_MMSS_ROT_SSPP_TRAFFIC_SHAPER_INM(m)      \
        in_dword_masked(HWIO_MMSS_ROT_SSPP_TRAFFIC_SHAPER_ADDR, m)
#define HWIO_MMSS_ROT_SSPP_TRAFFIC_SHAPER_OUT(v)      \
        out_dword(HWIO_MMSS_ROT_SSPP_TRAFFIC_SHAPER_ADDR,v)
#define HWIO_MMSS_ROT_SSPP_TRAFFIC_SHAPER_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_ROT_SSPP_TRAFFIC_SHAPER_ADDR,m,v,HWIO_MMSS_ROT_SSPP_TRAFFIC_SHAPER_IN)
#define HWIO_MMSS_ROT_SSPP_TRAFFIC_SHAPER_EN_BMSK                                  0x80000000
#define HWIO_MMSS_ROT_SSPP_TRAFFIC_SHAPER_EN_SHFT                                        0x1f
#define HWIO_MMSS_ROT_SSPP_TRAFFIC_SHAPER_PREFILL_MODE_BMSK                         0x8000000
#define HWIO_MMSS_ROT_SSPP_TRAFFIC_SHAPER_PREFILL_MODE_SHFT                              0x1b
#define HWIO_MMSS_ROT_SSPP_TRAFFIC_SHAPER_BYTES_PER_CLOCK_BMSK                           0xff
#define HWIO_MMSS_ROT_SSPP_TRAFFIC_SHAPER_BYTES_PER_CLOCK_SHFT                            0x0

#define HWIO_MMSS_ROT_SSPP_CDP_CNTL_ADDR                                           (MMSS_ROT_SSPP_REG_BASE      + 0x00000134)
#define HWIO_MMSS_ROT_SSPP_CDP_CNTL_RMSK                                                  0xf
#define HWIO_MMSS_ROT_SSPP_CDP_CNTL_IN          \
        in_dword_masked(HWIO_MMSS_ROT_SSPP_CDP_CNTL_ADDR, HWIO_MMSS_ROT_SSPP_CDP_CNTL_RMSK)
#define HWIO_MMSS_ROT_SSPP_CDP_CNTL_INM(m)      \
        in_dword_masked(HWIO_MMSS_ROT_SSPP_CDP_CNTL_ADDR, m)
#define HWIO_MMSS_ROT_SSPP_CDP_CNTL_OUT(v)      \
        out_dword(HWIO_MMSS_ROT_SSPP_CDP_CNTL_ADDR,v)
#define HWIO_MMSS_ROT_SSPP_CDP_CNTL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_ROT_SSPP_CDP_CNTL_ADDR,m,v,HWIO_MMSS_ROT_SSPP_CDP_CNTL_IN)
#define HWIO_MMSS_ROT_SSPP_CDP_CNTL_PRELOAD_ADDR_AHEAD_CNT_BMSK                           0x8
#define HWIO_MMSS_ROT_SSPP_CDP_CNTL_PRELOAD_ADDR_AHEAD_CNT_SHFT                           0x3
#define HWIO_MMSS_ROT_SSPP_CDP_CNTL_TILE_MODE_AMORTIZE_EN_BMSK                            0x4
#define HWIO_MMSS_ROT_SSPP_CDP_CNTL_TILE_MODE_AMORTIZE_EN_SHFT                            0x2
#define HWIO_MMSS_ROT_SSPP_CDP_CNTL_UBWC_META_CDP_EN_BMSK                                 0x2
#define HWIO_MMSS_ROT_SSPP_CDP_CNTL_UBWC_META_CDP_EN_SHFT                                 0x1
#define HWIO_MMSS_ROT_SSPP_CDP_CNTL_CDP_EN_BMSK                                           0x1
#define HWIO_MMSS_ROT_SSPP_CDP_CNTL_CDP_EN_SHFT                                           0x0

#define HWIO_MMSS_ROT_SSPP_UBWC_ERROR_STATUS_ADDR                                  (MMSS_ROT_SSPP_REG_BASE      + 0x00000138)
#define HWIO_MMSS_ROT_SSPP_UBWC_ERROR_STATUS_RMSK                                  0x80ff00ff
#define HWIO_MMSS_ROT_SSPP_UBWC_ERROR_STATUS_IN          \
        in_dword_masked(HWIO_MMSS_ROT_SSPP_UBWC_ERROR_STATUS_ADDR, HWIO_MMSS_ROT_SSPP_UBWC_ERROR_STATUS_RMSK)
#define HWIO_MMSS_ROT_SSPP_UBWC_ERROR_STATUS_INM(m)      \
        in_dword_masked(HWIO_MMSS_ROT_SSPP_UBWC_ERROR_STATUS_ADDR, m)
#define HWIO_MMSS_ROT_SSPP_UBWC_ERROR_STATUS_OUT(v)      \
        out_dword(HWIO_MMSS_ROT_SSPP_UBWC_ERROR_STATUS_ADDR,v)
#define HWIO_MMSS_ROT_SSPP_UBWC_ERROR_STATUS_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_ROT_SSPP_UBWC_ERROR_STATUS_ADDR,m,v,HWIO_MMSS_ROT_SSPP_UBWC_ERROR_STATUS_IN)
#define HWIO_MMSS_ROT_SSPP_UBWC_ERROR_STATUS_CODE_CLEAR_BMSK                       0x80000000
#define HWIO_MMSS_ROT_SSPP_UBWC_ERROR_STATUS_CODE_CLEAR_SHFT                             0x1f
#define HWIO_MMSS_ROT_SSPP_UBWC_ERROR_STATUS_ERROR_COUNT_BMSK                        0xff0000
#define HWIO_MMSS_ROT_SSPP_UBWC_ERROR_STATUS_ERROR_COUNT_SHFT                            0x10
#define HWIO_MMSS_ROT_SSPP_UBWC_ERROR_STATUS_CODE_BMSK                                   0xff
#define HWIO_MMSS_ROT_SSPP_UBWC_ERROR_STATUS_CODE_SHFT                                    0x0

#define HWIO_MMSS_ROT_SSPP_SW_CROP_W_C0C3_ADDR                                     (MMSS_ROT_SSPP_REG_BASE      + 0x00000140)
#define HWIO_MMSS_ROT_SSPP_SW_CROP_W_C0C3_RMSK                                     0xffffffff
#define HWIO_MMSS_ROT_SSPP_SW_CROP_W_C0C3_IN          \
        in_dword_masked(HWIO_MMSS_ROT_SSPP_SW_CROP_W_C0C3_ADDR, HWIO_MMSS_ROT_SSPP_SW_CROP_W_C0C3_RMSK)
#define HWIO_MMSS_ROT_SSPP_SW_CROP_W_C0C3_INM(m)      \
        in_dword_masked(HWIO_MMSS_ROT_SSPP_SW_CROP_W_C0C3_ADDR, m)
#define HWIO_MMSS_ROT_SSPP_SW_CROP_W_C0C3_OUT(v)      \
        out_dword(HWIO_MMSS_ROT_SSPP_SW_CROP_W_C0C3_ADDR,v)
#define HWIO_MMSS_ROT_SSPP_SW_CROP_W_C0C3_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_ROT_SSPP_SW_CROP_W_C0C3_ADDR,m,v,HWIO_MMSS_ROT_SSPP_SW_CROP_W_C0C3_IN)
#define HWIO_MMSS_ROT_SSPP_SW_CROP_W_C0C3_START_X_BMSK                             0xffff0000
#define HWIO_MMSS_ROT_SSPP_SW_CROP_W_C0C3_START_X_SHFT                                   0x10
#define HWIO_MMSS_ROT_SSPP_SW_CROP_W_C0C3_CROP_WIDTH_BMSK                              0xffff
#define HWIO_MMSS_ROT_SSPP_SW_CROP_W_C0C3_CROP_WIDTH_SHFT                                 0x0

#define HWIO_MMSS_ROT_SSPP_SW_CROP_W_C1C2_ADDR                                     (MMSS_ROT_SSPP_REG_BASE      + 0x00000144)
#define HWIO_MMSS_ROT_SSPP_SW_CROP_W_C1C2_RMSK                                     0xffffffff
#define HWIO_MMSS_ROT_SSPP_SW_CROP_W_C1C2_IN          \
        in_dword_masked(HWIO_MMSS_ROT_SSPP_SW_CROP_W_C1C2_ADDR, HWIO_MMSS_ROT_SSPP_SW_CROP_W_C1C2_RMSK)
#define HWIO_MMSS_ROT_SSPP_SW_CROP_W_C1C2_INM(m)      \
        in_dword_masked(HWIO_MMSS_ROT_SSPP_SW_CROP_W_C1C2_ADDR, m)
#define HWIO_MMSS_ROT_SSPP_SW_CROP_W_C1C2_OUT(v)      \
        out_dword(HWIO_MMSS_ROT_SSPP_SW_CROP_W_C1C2_ADDR,v)
#define HWIO_MMSS_ROT_SSPP_SW_CROP_W_C1C2_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_ROT_SSPP_SW_CROP_W_C1C2_ADDR,m,v,HWIO_MMSS_ROT_SSPP_SW_CROP_W_C1C2_IN)
#define HWIO_MMSS_ROT_SSPP_SW_CROP_W_C1C2_START_X_BMSK                             0xffff0000
#define HWIO_MMSS_ROT_SSPP_SW_CROP_W_C1C2_START_X_SHFT                                   0x10
#define HWIO_MMSS_ROT_SSPP_SW_CROP_W_C1C2_CROP_WIDTH_BMSK                              0xffff
#define HWIO_MMSS_ROT_SSPP_SW_CROP_W_C1C2_CROP_WIDTH_SHFT                                 0x0

#define HWIO_MMSS_ROT_SSPP_SW_CROP_H_C0C3_ADDR                                     (MMSS_ROT_SSPP_REG_BASE      + 0x00000148)
#define HWIO_MMSS_ROT_SSPP_SW_CROP_H_C0C3_RMSK                                     0xffff0000
#define HWIO_MMSS_ROT_SSPP_SW_CROP_H_C0C3_IN          \
        in_dword_masked(HWIO_MMSS_ROT_SSPP_SW_CROP_H_C0C3_ADDR, HWIO_MMSS_ROT_SSPP_SW_CROP_H_C0C3_RMSK)
#define HWIO_MMSS_ROT_SSPP_SW_CROP_H_C0C3_INM(m)      \
        in_dword_masked(HWIO_MMSS_ROT_SSPP_SW_CROP_H_C0C3_ADDR, m)
#define HWIO_MMSS_ROT_SSPP_SW_CROP_H_C0C3_OUT(v)      \
        out_dword(HWIO_MMSS_ROT_SSPP_SW_CROP_H_C0C3_ADDR,v)
#define HWIO_MMSS_ROT_SSPP_SW_CROP_H_C0C3_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_ROT_SSPP_SW_CROP_H_C0C3_ADDR,m,v,HWIO_MMSS_ROT_SSPP_SW_CROP_H_C0C3_IN)
#define HWIO_MMSS_ROT_SSPP_SW_CROP_H_C0C3_START_Y_BMSK                             0xffff0000
#define HWIO_MMSS_ROT_SSPP_SW_CROP_H_C0C3_START_Y_SHFT                                   0x10

#define HWIO_MMSS_ROT_SSPP_SW_CROP_H_C1C2_ADDR                                     (MMSS_ROT_SSPP_REG_BASE      + 0x0000014c)
#define HWIO_MMSS_ROT_SSPP_SW_CROP_H_C1C2_RMSK                                     0xffff0000
#define HWIO_MMSS_ROT_SSPP_SW_CROP_H_C1C2_IN          \
        in_dword_masked(HWIO_MMSS_ROT_SSPP_SW_CROP_H_C1C2_ADDR, HWIO_MMSS_ROT_SSPP_SW_CROP_H_C1C2_RMSK)
#define HWIO_MMSS_ROT_SSPP_SW_CROP_H_C1C2_INM(m)      \
        in_dword_masked(HWIO_MMSS_ROT_SSPP_SW_CROP_H_C1C2_ADDR, m)
#define HWIO_MMSS_ROT_SSPP_SW_CROP_H_C1C2_OUT(v)      \
        out_dword(HWIO_MMSS_ROT_SSPP_SW_CROP_H_C1C2_ADDR,v)
#define HWIO_MMSS_ROT_SSPP_SW_CROP_H_C1C2_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_ROT_SSPP_SW_CROP_H_C1C2_ADDR,m,v,HWIO_MMSS_ROT_SSPP_SW_CROP_H_C1C2_IN)
#define HWIO_MMSS_ROT_SSPP_SW_CROP_H_C1C2_START_Y_BMSK                             0xffff0000
#define HWIO_MMSS_ROT_SSPP_SW_CROP_H_C1C2_START_Y_SHFT                                   0x10

#define HWIO_MMSS_ROT_SSPP_TRAFFIC_SHAPER_PREFILL_ADDR                             (MMSS_ROT_SSPP_REG_BASE      + 0x00000150)
#define HWIO_MMSS_ROT_SSPP_TRAFFIC_SHAPER_PREFILL_RMSK                             0xffffffff
#define HWIO_MMSS_ROT_SSPP_TRAFFIC_SHAPER_PREFILL_IN          \
        in_dword_masked(HWIO_MMSS_ROT_SSPP_TRAFFIC_SHAPER_PREFILL_ADDR, HWIO_MMSS_ROT_SSPP_TRAFFIC_SHAPER_PREFILL_RMSK)
#define HWIO_MMSS_ROT_SSPP_TRAFFIC_SHAPER_PREFILL_INM(m)      \
        in_dword_masked(HWIO_MMSS_ROT_SSPP_TRAFFIC_SHAPER_PREFILL_ADDR, m)
#define HWIO_MMSS_ROT_SSPP_TRAFFIC_SHAPER_PREFILL_OUT(v)      \
        out_dword(HWIO_MMSS_ROT_SSPP_TRAFFIC_SHAPER_PREFILL_ADDR,v)
#define HWIO_MMSS_ROT_SSPP_TRAFFIC_SHAPER_PREFILL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_ROT_SSPP_TRAFFIC_SHAPER_PREFILL_ADDR,m,v,HWIO_MMSS_ROT_SSPP_TRAFFIC_SHAPER_PREFILL_IN)
#define HWIO_MMSS_ROT_SSPP_TRAFFIC_SHAPER_PREFILL_COUNT_BMSK                       0xffffffff
#define HWIO_MMSS_ROT_SSPP_TRAFFIC_SHAPER_PREFILL_COUNT_SHFT                              0x0

#define HWIO_MMSS_ROT_SSPP_OUT_SIZE_REC1_ADDR                                      (MMSS_ROT_SSPP_REG_BASE      + 0x00000160)
#define HWIO_MMSS_ROT_SSPP_OUT_SIZE_REC1_RMSK                                      0xffffffff
#define HWIO_MMSS_ROT_SSPP_OUT_SIZE_REC1_IN          \
        in_dword_masked(HWIO_MMSS_ROT_SSPP_OUT_SIZE_REC1_ADDR, HWIO_MMSS_ROT_SSPP_OUT_SIZE_REC1_RMSK)
#define HWIO_MMSS_ROT_SSPP_OUT_SIZE_REC1_INM(m)      \
        in_dword_masked(HWIO_MMSS_ROT_SSPP_OUT_SIZE_REC1_ADDR, m)
#define HWIO_MMSS_ROT_SSPP_OUT_SIZE_REC1_OUT(v)      \
        out_dword(HWIO_MMSS_ROT_SSPP_OUT_SIZE_REC1_ADDR,v)
#define HWIO_MMSS_ROT_SSPP_OUT_SIZE_REC1_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_ROT_SSPP_OUT_SIZE_REC1_ADDR,m,v,HWIO_MMSS_ROT_SSPP_OUT_SIZE_REC1_IN)
#define HWIO_MMSS_ROT_SSPP_OUT_SIZE_REC1_REC1_DST_H_BMSK                           0xffff0000
#define HWIO_MMSS_ROT_SSPP_OUT_SIZE_REC1_REC1_DST_H_SHFT                                 0x10
#define HWIO_MMSS_ROT_SSPP_OUT_SIZE_REC1_REC1_DST_W_BMSK                               0xffff
#define HWIO_MMSS_ROT_SSPP_OUT_SIZE_REC1_REC1_DST_W_SHFT                                  0x0

#define HWIO_MMSS_ROT_SSPP_OUT_XY_REC1_ADDR                                        (MMSS_ROT_SSPP_REG_BASE      + 0x00000164)
#define HWIO_MMSS_ROT_SSPP_OUT_XY_REC1_RMSK                                        0xffffffff
#define HWIO_MMSS_ROT_SSPP_OUT_XY_REC1_IN          \
        in_dword_masked(HWIO_MMSS_ROT_SSPP_OUT_XY_REC1_ADDR, HWIO_MMSS_ROT_SSPP_OUT_XY_REC1_RMSK)
#define HWIO_MMSS_ROT_SSPP_OUT_XY_REC1_INM(m)      \
        in_dword_masked(HWIO_MMSS_ROT_SSPP_OUT_XY_REC1_ADDR, m)
#define HWIO_MMSS_ROT_SSPP_OUT_XY_REC1_OUT(v)      \
        out_dword(HWIO_MMSS_ROT_SSPP_OUT_XY_REC1_ADDR,v)
#define HWIO_MMSS_ROT_SSPP_OUT_XY_REC1_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_ROT_SSPP_OUT_XY_REC1_ADDR,m,v,HWIO_MMSS_ROT_SSPP_OUT_XY_REC1_IN)
#define HWIO_MMSS_ROT_SSPP_OUT_XY_REC1_REC1_DST_Y_BMSK                             0xffff0000
#define HWIO_MMSS_ROT_SSPP_OUT_XY_REC1_REC1_DST_Y_SHFT                                   0x10
#define HWIO_MMSS_ROT_SSPP_OUT_XY_REC1_REC1_DST_X_BMSK                                 0xffff
#define HWIO_MMSS_ROT_SSPP_OUT_XY_REC1_REC1_DST_X_SHFT                                    0x0

#define HWIO_MMSS_ROT_SSPP_SRC_XY_REC1_ADDR                                        (MMSS_ROT_SSPP_REG_BASE      + 0x00000168)
#define HWIO_MMSS_ROT_SSPP_SRC_XY_REC1_RMSK                                        0xffffffff
#define HWIO_MMSS_ROT_SSPP_SRC_XY_REC1_IN          \
        in_dword_masked(HWIO_MMSS_ROT_SSPP_SRC_XY_REC1_ADDR, HWIO_MMSS_ROT_SSPP_SRC_XY_REC1_RMSK)
#define HWIO_MMSS_ROT_SSPP_SRC_XY_REC1_INM(m)      \
        in_dword_masked(HWIO_MMSS_ROT_SSPP_SRC_XY_REC1_ADDR, m)
#define HWIO_MMSS_ROT_SSPP_SRC_XY_REC1_OUT(v)      \
        out_dword(HWIO_MMSS_ROT_SSPP_SRC_XY_REC1_ADDR,v)
#define HWIO_MMSS_ROT_SSPP_SRC_XY_REC1_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_ROT_SSPP_SRC_XY_REC1_ADDR,m,v,HWIO_MMSS_ROT_SSPP_SRC_XY_REC1_IN)
#define HWIO_MMSS_ROT_SSPP_SRC_XY_REC1_REC1_SRC_Y_BMSK                             0xffff0000
#define HWIO_MMSS_ROT_SSPP_SRC_XY_REC1_REC1_SRC_Y_SHFT                                   0x10
#define HWIO_MMSS_ROT_SSPP_SRC_XY_REC1_REC1_SRC_X_BMSK                                 0xffff
#define HWIO_MMSS_ROT_SSPP_SRC_XY_REC1_REC1_SRC_X_SHFT                                    0x0

#define HWIO_MMSS_ROT_SSPP_SRC_SIZE_REC1_ADDR                                      (MMSS_ROT_SSPP_REG_BASE      + 0x0000016c)
#define HWIO_MMSS_ROT_SSPP_SRC_SIZE_REC1_RMSK                                      0xffffffff
#define HWIO_MMSS_ROT_SSPP_SRC_SIZE_REC1_IN          \
        in_dword_masked(HWIO_MMSS_ROT_SSPP_SRC_SIZE_REC1_ADDR, HWIO_MMSS_ROT_SSPP_SRC_SIZE_REC1_RMSK)
#define HWIO_MMSS_ROT_SSPP_SRC_SIZE_REC1_INM(m)      \
        in_dword_masked(HWIO_MMSS_ROT_SSPP_SRC_SIZE_REC1_ADDR, m)
#define HWIO_MMSS_ROT_SSPP_SRC_SIZE_REC1_OUT(v)      \
        out_dword(HWIO_MMSS_ROT_SSPP_SRC_SIZE_REC1_ADDR,v)
#define HWIO_MMSS_ROT_SSPP_SRC_SIZE_REC1_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_ROT_SSPP_SRC_SIZE_REC1_ADDR,m,v,HWIO_MMSS_ROT_SSPP_SRC_SIZE_REC1_IN)
#define HWIO_MMSS_ROT_SSPP_SRC_SIZE_REC1_REC1_ROI_H_BMSK                           0xffff0000
#define HWIO_MMSS_ROT_SSPP_SRC_SIZE_REC1_REC1_ROI_H_SHFT                                 0x10
#define HWIO_MMSS_ROT_SSPP_SRC_SIZE_REC1_REC1_ROI_W_BMSK                               0xffff
#define HWIO_MMSS_ROT_SSPP_SRC_SIZE_REC1_REC1_ROI_W_SHFT                                  0x0

#define HWIO_MMSS_ROT_SSPP_MULTI_REC_OP_MODE_ADDR                                  (MMSS_ROT_SSPP_REG_BASE      + 0x00000170)
#define HWIO_MMSS_ROT_SSPP_MULTI_REC_OP_MODE_RMSK                                         0x7
#define HWIO_MMSS_ROT_SSPP_MULTI_REC_OP_MODE_IN          \
        in_dword_masked(HWIO_MMSS_ROT_SSPP_MULTI_REC_OP_MODE_ADDR, HWIO_MMSS_ROT_SSPP_MULTI_REC_OP_MODE_RMSK)
#define HWIO_MMSS_ROT_SSPP_MULTI_REC_OP_MODE_INM(m)      \
        in_dword_masked(HWIO_MMSS_ROT_SSPP_MULTI_REC_OP_MODE_ADDR, m)
#define HWIO_MMSS_ROT_SSPP_MULTI_REC_OP_MODE_OUT(v)      \
        out_dword(HWIO_MMSS_ROT_SSPP_MULTI_REC_OP_MODE_ADDR,v)
#define HWIO_MMSS_ROT_SSPP_MULTI_REC_OP_MODE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_ROT_SSPP_MULTI_REC_OP_MODE_ADDR,m,v,HWIO_MMSS_ROT_SSPP_MULTI_REC_OP_MODE_IN)
#define HWIO_MMSS_ROT_SSPP_MULTI_REC_OP_MODE_MULTI_REC_MODE_BMSK                          0x4
#define HWIO_MMSS_ROT_SSPP_MULTI_REC_OP_MODE_MULTI_REC_MODE_SHFT                          0x2
#define HWIO_MMSS_ROT_SSPP_MULTI_REC_OP_MODE_MULTI_REC_ENABLE_BMSK                        0x3
#define HWIO_MMSS_ROT_SSPP_MULTI_REC_OP_MODE_MULTI_REC_ENABLE_SHFT                        0x0

#define HWIO_MMSS_ROT_SSPP_SRC_FORMAT_REC1_ADDR                                    (MMSS_ROT_SSPP_REG_BASE      + 0x00000174)
#define HWIO_MMSS_ROT_SSPP_SRC_FORMAT_REC1_RMSK                                    0xfffeffff
#define HWIO_MMSS_ROT_SSPP_SRC_FORMAT_REC1_IN          \
        in_dword_masked(HWIO_MMSS_ROT_SSPP_SRC_FORMAT_REC1_ADDR, HWIO_MMSS_ROT_SSPP_SRC_FORMAT_REC1_RMSK)
#define HWIO_MMSS_ROT_SSPP_SRC_FORMAT_REC1_INM(m)      \
        in_dword_masked(HWIO_MMSS_ROT_SSPP_SRC_FORMAT_REC1_ADDR, m)
#define HWIO_MMSS_ROT_SSPP_SRC_FORMAT_REC1_OUT(v)      \
        out_dword(HWIO_MMSS_ROT_SSPP_SRC_FORMAT_REC1_ADDR,v)
#define HWIO_MMSS_ROT_SSPP_SRC_FORMAT_REC1_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_ROT_SSPP_SRC_FORMAT_REC1_ADDR,m,v,HWIO_MMSS_ROT_SSPP_SRC_FORMAT_REC1_IN)
#define HWIO_MMSS_ROT_SSPP_SRC_FORMAT_REC1_REC1_FRAME_FORMAT_BMSK                  0xc0000000
#define HWIO_MMSS_ROT_SSPP_SRC_FORMAT_REC1_REC1_FRAME_FORMAT_SHFT                        0x1e
#define HWIO_MMSS_ROT_SSPP_SRC_FORMAT_REC1_REC1_EXTEND_PIXEL_FORMAT_BMSK           0x3c000000
#define HWIO_MMSS_ROT_SSPP_SRC_FORMAT_REC1_REC1_EXTEND_PIXEL_FORMAT_SHFT                 0x1a
#define HWIO_MMSS_ROT_SSPP_SRC_FORMAT_REC1_REC1_SRC_CHROMA_SAMP_BMSK                0x3800000
#define HWIO_MMSS_ROT_SSPP_SRC_FORMAT_REC1_REC1_SRC_CHROMA_SAMP_SHFT                     0x17
#define HWIO_MMSS_ROT_SSPP_SRC_FORMAT_REC1_REC1_SOLID_FILL_BMSK                      0x400000
#define HWIO_MMSS_ROT_SSPP_SRC_FORMAT_REC1_REC1_SOLID_FILL_SHFT                          0x16
#define HWIO_MMSS_ROT_SSPP_SRC_FORMAT_REC1_REC1_VC1_REDUCE_BMSK                      0x200000
#define HWIO_MMSS_ROT_SSPP_SRC_FORMAT_REC1_REC1_VC1_REDUCE_SHFT                          0x15
#define HWIO_MMSS_ROT_SSPP_SRC_FORMAT_REC1_REC1_FETCH_PLANES_BMSK                    0x180000
#define HWIO_MMSS_ROT_SSPP_SRC_FORMAT_REC1_REC1_FETCH_PLANES_SHFT                        0x13
#define HWIO_MMSS_ROT_SSPP_SRC_FORMAT_REC1_REC1_UNPACK_ALIGN_BMSK                     0x40000
#define HWIO_MMSS_ROT_SSPP_SRC_FORMAT_REC1_REC1_UNPACK_ALIGN_SHFT                        0x12
#define HWIO_MMSS_ROT_SSPP_SRC_FORMAT_REC1_REC1_UNPACK_TIGHT_BMSK                     0x20000
#define HWIO_MMSS_ROT_SSPP_SRC_FORMAT_REC1_REC1_UNPACK_TIGHT_SHFT                        0x11
#define HWIO_MMSS_ROT_SSPP_SRC_FORMAT_REC1_REC1_SRC_COLOR_SPACE_BMSK                   0x8000
#define HWIO_MMSS_ROT_SSPP_SRC_FORMAT_REC1_REC1_SRC_COLOR_SPACE_SHFT                      0xf
#define HWIO_MMSS_ROT_SSPP_SRC_FORMAT_REC1_REC1_UNPACK_DX_FORMAT_BMSK                  0x4000
#define HWIO_MMSS_ROT_SSPP_SRC_FORMAT_REC1_REC1_UNPACK_DX_FORMAT_SHFT                     0xe
#define HWIO_MMSS_ROT_SSPP_SRC_FORMAT_REC1_REC1_UNPACK_COUNT_BMSK                      0x3000
#define HWIO_MMSS_ROT_SSPP_SRC_FORMAT_REC1_REC1_UNPACK_COUNT_SHFT                         0xc
#define HWIO_MMSS_ROT_SSPP_SRC_FORMAT_REC1_REC1_ROT90_BMSK                              0x800
#define HWIO_MMSS_ROT_SSPP_SRC_FORMAT_REC1_REC1_ROT90_SHFT                                0xb
#define HWIO_MMSS_ROT_SSPP_SRC_FORMAT_REC1_REC1_SRC_BPP_BMSK                            0x600
#define HWIO_MMSS_ROT_SSPP_SRC_FORMAT_REC1_REC1_SRC_BPP_SHFT                              0x9
#define HWIO_MMSS_ROT_SSPP_SRC_FORMAT_REC1_REC1_SRCC3_EN_BMSK                           0x100
#define HWIO_MMSS_ROT_SSPP_SRC_FORMAT_REC1_REC1_SRCC3_EN_SHFT                             0x8
#define HWIO_MMSS_ROT_SSPP_SRC_FORMAT_REC1_REC1_SRCC3_BMSK                               0xc0
#define HWIO_MMSS_ROT_SSPP_SRC_FORMAT_REC1_REC1_SRCC3_SHFT                                0x6
#define HWIO_MMSS_ROT_SSPP_SRC_FORMAT_REC1_REC1_SRCC2_BMSK                               0x30
#define HWIO_MMSS_ROT_SSPP_SRC_FORMAT_REC1_REC1_SRCC2_SHFT                                0x4
#define HWIO_MMSS_ROT_SSPP_SRC_FORMAT_REC1_REC1_SRCC1_BMSK                                0xc
#define HWIO_MMSS_ROT_SSPP_SRC_FORMAT_REC1_REC1_SRCC1_SHFT                                0x2
#define HWIO_MMSS_ROT_SSPP_SRC_FORMAT_REC1_REC1_SRCC0_BMSK                                0x3
#define HWIO_MMSS_ROT_SSPP_SRC_FORMAT_REC1_REC1_SRCC0_SHFT                                0x0

#define HWIO_MMSS_ROT_SSPP_SRC_UNPACK_PATTERN_REC1_ADDR                            (MMSS_ROT_SSPP_REG_BASE      + 0x00000178)
#define HWIO_MMSS_ROT_SSPP_SRC_UNPACK_PATTERN_REC1_RMSK                             0x3030303
#define HWIO_MMSS_ROT_SSPP_SRC_UNPACK_PATTERN_REC1_IN          \
        in_dword_masked(HWIO_MMSS_ROT_SSPP_SRC_UNPACK_PATTERN_REC1_ADDR, HWIO_MMSS_ROT_SSPP_SRC_UNPACK_PATTERN_REC1_RMSK)
#define HWIO_MMSS_ROT_SSPP_SRC_UNPACK_PATTERN_REC1_INM(m)      \
        in_dword_masked(HWIO_MMSS_ROT_SSPP_SRC_UNPACK_PATTERN_REC1_ADDR, m)
#define HWIO_MMSS_ROT_SSPP_SRC_UNPACK_PATTERN_REC1_OUT(v)      \
        out_dword(HWIO_MMSS_ROT_SSPP_SRC_UNPACK_PATTERN_REC1_ADDR,v)
#define HWIO_MMSS_ROT_SSPP_SRC_UNPACK_PATTERN_REC1_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_ROT_SSPP_SRC_UNPACK_PATTERN_REC1_ADDR,m,v,HWIO_MMSS_ROT_SSPP_SRC_UNPACK_PATTERN_REC1_IN)
#define HWIO_MMSS_ROT_SSPP_SRC_UNPACK_PATTERN_REC1_REC1_ELEMENT3_BMSK               0x3000000
#define HWIO_MMSS_ROT_SSPP_SRC_UNPACK_PATTERN_REC1_REC1_ELEMENT3_SHFT                    0x18
#define HWIO_MMSS_ROT_SSPP_SRC_UNPACK_PATTERN_REC1_REC1_ELEMENT2_BMSK                 0x30000
#define HWIO_MMSS_ROT_SSPP_SRC_UNPACK_PATTERN_REC1_REC1_ELEMENT2_SHFT                    0x10
#define HWIO_MMSS_ROT_SSPP_SRC_UNPACK_PATTERN_REC1_REC1_ELEMENT1_BMSK                   0x300
#define HWIO_MMSS_ROT_SSPP_SRC_UNPACK_PATTERN_REC1_REC1_ELEMENT1_SHFT                     0x8
#define HWIO_MMSS_ROT_SSPP_SRC_UNPACK_PATTERN_REC1_REC1_ELEMENT0_BMSK                     0x3
#define HWIO_MMSS_ROT_SSPP_SRC_UNPACK_PATTERN_REC1_REC1_ELEMENT0_SHFT                     0x0

#define HWIO_MMSS_ROT_SSPP_SRC_OP_MODE_REC1_ADDR                                   (MMSS_ROT_SSPP_REG_BASE      + 0x0000017c)
#define HWIO_MMSS_ROT_SSPP_SRC_OP_MODE_REC1_RMSK                                   0xc3c76007
#define HWIO_MMSS_ROT_SSPP_SRC_OP_MODE_REC1_IN          \
        in_dword_masked(HWIO_MMSS_ROT_SSPP_SRC_OP_MODE_REC1_ADDR, HWIO_MMSS_ROT_SSPP_SRC_OP_MODE_REC1_RMSK)
#define HWIO_MMSS_ROT_SSPP_SRC_OP_MODE_REC1_INM(m)      \
        in_dword_masked(HWIO_MMSS_ROT_SSPP_SRC_OP_MODE_REC1_ADDR, m)
#define HWIO_MMSS_ROT_SSPP_SRC_OP_MODE_REC1_OUT(v)      \
        out_dword(HWIO_MMSS_ROT_SSPP_SRC_OP_MODE_REC1_ADDR,v)
#define HWIO_MMSS_ROT_SSPP_SRC_OP_MODE_REC1_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_ROT_SSPP_SRC_OP_MODE_REC1_ADDR,m,v,HWIO_MMSS_ROT_SSPP_SRC_OP_MODE_REC1_IN)
#define HWIO_MMSS_ROT_SSPP_SRC_OP_MODE_REC1_REC1_SW_PIX_EXT_OVERRIDE_BMSK          0x80000000
#define HWIO_MMSS_ROT_SSPP_SRC_OP_MODE_REC1_REC1_SW_PIX_EXT_OVERRIDE_SHFT                0x1f
#define HWIO_MMSS_ROT_SSPP_SRC_OP_MODE_REC1_REC1_SW_CROP_OVERRIDE_BMSK             0x40000000
#define HWIO_MMSS_ROT_SSPP_SRC_OP_MODE_REC1_REC1_SW_CROP_OVERRIDE_SHFT                   0x1e
#define HWIO_MMSS_ROT_SSPP_SRC_OP_MODE_REC1_REC1_SMOOTH_BUF_DISABLE_BMSK            0x2000000
#define HWIO_MMSS_ROT_SSPP_SRC_OP_MODE_REC1_REC1_SMOOTH_BUF_DISABLE_SHFT                 0x19
#define HWIO_MMSS_ROT_SSPP_SRC_OP_MODE_REC1_REC1_HFLIP_BUF_DISABLE_BMSK             0x1000000
#define HWIO_MMSS_ROT_SSPP_SRC_OP_MODE_REC1_REC1_HFLIP_BUF_DISABLE_SHFT                  0x18
#define HWIO_MMSS_ROT_SSPP_SRC_OP_MODE_REC1_REC1_INTERLACE_FETCH_BMSK                0xc00000
#define HWIO_MMSS_ROT_SSPP_SRC_OP_MODE_REC1_REC1_INTERLACE_FETCH_SHFT                    0x16
#define HWIO_MMSS_ROT_SSPP_SRC_OP_MODE_REC1_REC1_IGC_LUT_SEL_BMSK                     0x60000
#define HWIO_MMSS_ROT_SSPP_SRC_OP_MODE_REC1_REC1_IGC_LUT_SEL_SHFT                        0x11
#define HWIO_MMSS_ROT_SSPP_SRC_OP_MODE_REC1_REC1_IGC_LUT_EN_BMSK                      0x10000
#define HWIO_MMSS_ROT_SSPP_SRC_OP_MODE_REC1_REC1_IGC_LUT_EN_SHFT                         0x10
#define HWIO_MMSS_ROT_SSPP_SRC_OP_MODE_REC1_REC1_FLIP_MODE_BMSK                        0x6000
#define HWIO_MMSS_ROT_SSPP_SRC_OP_MODE_REC1_REC1_FLIP_MODE_SHFT                           0xd
#define HWIO_MMSS_ROT_SSPP_SRC_OP_MODE_REC1_REC1_BWC_DEC_QP_BMSK                          0x6
#define HWIO_MMSS_ROT_SSPP_SRC_OP_MODE_REC1_REC1_BWC_DEC_QP_SHFT                          0x1
#define HWIO_MMSS_ROT_SSPP_SRC_OP_MODE_REC1_REC1_BWC_DEC_EN_BMSK                          0x1
#define HWIO_MMSS_ROT_SSPP_SRC_OP_MODE_REC1_REC1_BWC_DEC_EN_SHFT                          0x0

#define HWIO_MMSS_ROT_SSPP_SRC_CONSTANT_COLOR_REC1_ADDR                            (MMSS_ROT_SSPP_REG_BASE      + 0x00000180)
#define HWIO_MMSS_ROT_SSPP_SRC_CONSTANT_COLOR_REC1_RMSK                            0xffffffff
#define HWIO_MMSS_ROT_SSPP_SRC_CONSTANT_COLOR_REC1_IN          \
        in_dword_masked(HWIO_MMSS_ROT_SSPP_SRC_CONSTANT_COLOR_REC1_ADDR, HWIO_MMSS_ROT_SSPP_SRC_CONSTANT_COLOR_REC1_RMSK)
#define HWIO_MMSS_ROT_SSPP_SRC_CONSTANT_COLOR_REC1_INM(m)      \
        in_dword_masked(HWIO_MMSS_ROT_SSPP_SRC_CONSTANT_COLOR_REC1_ADDR, m)
#define HWIO_MMSS_ROT_SSPP_SRC_CONSTANT_COLOR_REC1_OUT(v)      \
        out_dword(HWIO_MMSS_ROT_SSPP_SRC_CONSTANT_COLOR_REC1_ADDR,v)
#define HWIO_MMSS_ROT_SSPP_SRC_CONSTANT_COLOR_REC1_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_ROT_SSPP_SRC_CONSTANT_COLOR_REC1_ADDR,m,v,HWIO_MMSS_ROT_SSPP_SRC_CONSTANT_COLOR_REC1_IN)
#define HWIO_MMSS_ROT_SSPP_SRC_CONSTANT_COLOR_REC1_REC1_COLOR3_BMSK                0xff000000
#define HWIO_MMSS_ROT_SSPP_SRC_CONSTANT_COLOR_REC1_REC1_COLOR3_SHFT                      0x18
#define HWIO_MMSS_ROT_SSPP_SRC_CONSTANT_COLOR_REC1_REC1_COLOR2_BMSK                  0xff0000
#define HWIO_MMSS_ROT_SSPP_SRC_CONSTANT_COLOR_REC1_REC1_COLOR2_SHFT                      0x10
#define HWIO_MMSS_ROT_SSPP_SRC_CONSTANT_COLOR_REC1_REC1_COLOR1_BMSK                    0xff00
#define HWIO_MMSS_ROT_SSPP_SRC_CONSTANT_COLOR_REC1_REC1_COLOR1_SHFT                       0x8
#define HWIO_MMSS_ROT_SSPP_SRC_CONSTANT_COLOR_REC1_REC1_COLOR0_BMSK                      0xff
#define HWIO_MMSS_ROT_SSPP_SRC_CONSTANT_COLOR_REC1_REC1_COLOR0_SHFT                       0x0

/*----------------------------------------------------------------------------
 * MODULE: MMSS_ROT_WB
 *--------------------------------------------------------------------------*/

#define HWIO_MMSS_ROT_WB_DST_FORMAT_ADDR                                        (MMSS_ROT_WB_REG_BASE      + 0x00000000)
#define HWIO_MMSS_ROT_WB_DST_FORMAT_RMSK                                        0xc3fef7ff
#define HWIO_MMSS_ROT_WB_DST_FORMAT_IN          \
        in_dword_masked(HWIO_MMSS_ROT_WB_DST_FORMAT_ADDR, HWIO_MMSS_ROT_WB_DST_FORMAT_RMSK)
#define HWIO_MMSS_ROT_WB_DST_FORMAT_INM(m)      \
        in_dword_masked(HWIO_MMSS_ROT_WB_DST_FORMAT_ADDR, m)
#define HWIO_MMSS_ROT_WB_DST_FORMAT_OUT(v)      \
        out_dword(HWIO_MMSS_ROT_WB_DST_FORMAT_ADDR,v)
#define HWIO_MMSS_ROT_WB_DST_FORMAT_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_ROT_WB_DST_FORMAT_ADDR,m,v,HWIO_MMSS_ROT_WB_DST_FORMAT_IN)
#define HWIO_MMSS_ROT_WB_DST_FORMAT_FRAME_FORMAT_BMSK                           0xc0000000
#define HWIO_MMSS_ROT_WB_DST_FORMAT_FRAME_FORMAT_SHFT                                 0x1e
#define HWIO_MMSS_ROT_WB_DST_FORMAT_DST_CHROMA_SAMP_BMSK                         0x3800000
#define HWIO_MMSS_ROT_WB_DST_FORMAT_DST_CHROMA_SAMP_SHFT                              0x17
#define HWIO_MMSS_ROT_WB_DST_FORMAT_DST_DITHER_EN_BMSK                            0x400000
#define HWIO_MMSS_ROT_WB_DST_FORMAT_DST_DITHER_EN_SHFT                                0x16
#define HWIO_MMSS_ROT_WB_DST_FORMAT_PACK_DX_FORMAT_BMSK                           0x200000
#define HWIO_MMSS_ROT_WB_DST_FORMAT_PACK_DX_FORMAT_SHFT                               0x15
#define HWIO_MMSS_ROT_WB_DST_FORMAT_WRITE_PLANES_BMSK                             0x180000
#define HWIO_MMSS_ROT_WB_DST_FORMAT_WRITE_PLANES_SHFT                                 0x13
#define HWIO_MMSS_ROT_WB_DST_FORMAT_PACK_ALIGN_BMSK                                0x40000
#define HWIO_MMSS_ROT_WB_DST_FORMAT_PACK_ALIGN_SHFT                                   0x12
#define HWIO_MMSS_ROT_WB_DST_FORMAT_PACK_TIGHT_BMSK                                0x20000
#define HWIO_MMSS_ROT_WB_DST_FORMAT_PACK_TIGHT_SHFT                                   0x11
#define HWIO_MMSS_ROT_WB_DST_FORMAT_DST_COLOR_SPACE_BMSK                            0x8000
#define HWIO_MMSS_ROT_WB_DST_FORMAT_DST_COLOR_SPACE_SHFT                               0xf
#define HWIO_MMSS_ROT_WB_DST_FORMAT_DST_ALPHA_X_BMSK                                0x4000
#define HWIO_MMSS_ROT_WB_DST_FORMAT_DST_ALPHA_X_SHFT                                   0xe
#define HWIO_MMSS_ROT_WB_DST_FORMAT_PACK_COUNT_BMSK                                 0x3000
#define HWIO_MMSS_ROT_WB_DST_FORMAT_PACK_COUNT_SHFT                                    0xc
#define HWIO_MMSS_ROT_WB_DST_FORMAT_DST_BPP_BMSK                                     0x600
#define HWIO_MMSS_ROT_WB_DST_FORMAT_DST_BPP_SHFT                                       0x9
#define HWIO_MMSS_ROT_WB_DST_FORMAT_DSTC3_EN_BMSK                                    0x100
#define HWIO_MMSS_ROT_WB_DST_FORMAT_DSTC3_EN_SHFT                                      0x8
#define HWIO_MMSS_ROT_WB_DST_FORMAT_DSTC3_OUT_BMSK                                    0xc0
#define HWIO_MMSS_ROT_WB_DST_FORMAT_DSTC3_OUT_SHFT                                     0x6
#define HWIO_MMSS_ROT_WB_DST_FORMAT_DSTC2_OUT_BMSK                                    0x30
#define HWIO_MMSS_ROT_WB_DST_FORMAT_DSTC2_OUT_SHFT                                     0x4
#define HWIO_MMSS_ROT_WB_DST_FORMAT_DSTC1_OUT_BMSK                                     0xc
#define HWIO_MMSS_ROT_WB_DST_FORMAT_DSTC1_OUT_SHFT                                     0x2
#define HWIO_MMSS_ROT_WB_DST_FORMAT_DSTC0_OUT_BMSK                                     0x3
#define HWIO_MMSS_ROT_WB_DST_FORMAT_DSTC0_OUT_SHFT                                     0x0

#define HWIO_MMSS_ROT_WB_DST_OP_MODE_ADDR                                       (MMSS_ROT_WB_REG_BASE      + 0x00000004)
#define HWIO_MMSS_ROT_WB_DST_OP_MODE_RMSK                                              0x1
#define HWIO_MMSS_ROT_WB_DST_OP_MODE_IN          \
        in_dword_masked(HWIO_MMSS_ROT_WB_DST_OP_MODE_ADDR, HWIO_MMSS_ROT_WB_DST_OP_MODE_RMSK)
#define HWIO_MMSS_ROT_WB_DST_OP_MODE_INM(m)      \
        in_dword_masked(HWIO_MMSS_ROT_WB_DST_OP_MODE_ADDR, m)
#define HWIO_MMSS_ROT_WB_DST_OP_MODE_OUT(v)      \
        out_dword(HWIO_MMSS_ROT_WB_DST_OP_MODE_ADDR,v)
#define HWIO_MMSS_ROT_WB_DST_OP_MODE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_ROT_WB_DST_OP_MODE_ADDR,m,v,HWIO_MMSS_ROT_WB_DST_OP_MODE_IN)
#define HWIO_MMSS_ROT_WB_DST_OP_MODE_UBWC_ENC_EN_BMSK                                  0x1
#define HWIO_MMSS_ROT_WB_DST_OP_MODE_UBWC_ENC_EN_SHFT                                  0x0

#define HWIO_MMSS_ROT_WB_DST_PACK_PATTERN_ADDR                                  (MMSS_ROT_WB_REG_BASE      + 0x00000008)
#define HWIO_MMSS_ROT_WB_DST_PACK_PATTERN_RMSK                                   0x3030303
#define HWIO_MMSS_ROT_WB_DST_PACK_PATTERN_IN          \
        in_dword_masked(HWIO_MMSS_ROT_WB_DST_PACK_PATTERN_ADDR, HWIO_MMSS_ROT_WB_DST_PACK_PATTERN_RMSK)
#define HWIO_MMSS_ROT_WB_DST_PACK_PATTERN_INM(m)      \
        in_dword_masked(HWIO_MMSS_ROT_WB_DST_PACK_PATTERN_ADDR, m)
#define HWIO_MMSS_ROT_WB_DST_PACK_PATTERN_OUT(v)      \
        out_dword(HWIO_MMSS_ROT_WB_DST_PACK_PATTERN_ADDR,v)
#define HWIO_MMSS_ROT_WB_DST_PACK_PATTERN_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_ROT_WB_DST_PACK_PATTERN_ADDR,m,v,HWIO_MMSS_ROT_WB_DST_PACK_PATTERN_IN)
#define HWIO_MMSS_ROT_WB_DST_PACK_PATTERN_ELEMENT3_BMSK                          0x3000000
#define HWIO_MMSS_ROT_WB_DST_PACK_PATTERN_ELEMENT3_SHFT                               0x18
#define HWIO_MMSS_ROT_WB_DST_PACK_PATTERN_ELEMENT2_BMSK                            0x30000
#define HWIO_MMSS_ROT_WB_DST_PACK_PATTERN_ELEMENT2_SHFT                               0x10
#define HWIO_MMSS_ROT_WB_DST_PACK_PATTERN_ELEMENT1_BMSK                              0x300
#define HWIO_MMSS_ROT_WB_DST_PACK_PATTERN_ELEMENT1_SHFT                                0x8
#define HWIO_MMSS_ROT_WB_DST_PACK_PATTERN_ELEMENT0_BMSK                                0x3
#define HWIO_MMSS_ROT_WB_DST_PACK_PATTERN_ELEMENT0_SHFT                                0x0

#define HWIO_MMSS_ROT_WB_DST0_ADDR_ADDR                                         (MMSS_ROT_WB_REG_BASE      + 0x0000000c)
#define HWIO_MMSS_ROT_WB_DST0_ADDR_RMSK                                         0xffffffff
#define HWIO_MMSS_ROT_WB_DST0_ADDR_IN          \
        in_dword_masked(HWIO_MMSS_ROT_WB_DST0_ADDR_ADDR, HWIO_MMSS_ROT_WB_DST0_ADDR_RMSK)
#define HWIO_MMSS_ROT_WB_DST0_ADDR_INM(m)      \
        in_dword_masked(HWIO_MMSS_ROT_WB_DST0_ADDR_ADDR, m)
#define HWIO_MMSS_ROT_WB_DST0_ADDR_OUT(v)      \
        out_dword(HWIO_MMSS_ROT_WB_DST0_ADDR_ADDR,v)
#define HWIO_MMSS_ROT_WB_DST0_ADDR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_ROT_WB_DST0_ADDR_ADDR,m,v,HWIO_MMSS_ROT_WB_DST0_ADDR_IN)
#define HWIO_MMSS_ROT_WB_DST0_ADDR_ADDR_BMSK                                    0xffffffff
#define HWIO_MMSS_ROT_WB_DST0_ADDR_ADDR_SHFT                                           0x0

#define HWIO_MMSS_ROT_WB_DST1_ADDR_ADDR                                         (MMSS_ROT_WB_REG_BASE      + 0x00000010)
#define HWIO_MMSS_ROT_WB_DST1_ADDR_RMSK                                         0xffffffff
#define HWIO_MMSS_ROT_WB_DST1_ADDR_IN          \
        in_dword_masked(HWIO_MMSS_ROT_WB_DST1_ADDR_ADDR, HWIO_MMSS_ROT_WB_DST1_ADDR_RMSK)
#define HWIO_MMSS_ROT_WB_DST1_ADDR_INM(m)      \
        in_dword_masked(HWIO_MMSS_ROT_WB_DST1_ADDR_ADDR, m)
#define HWIO_MMSS_ROT_WB_DST1_ADDR_OUT(v)      \
        out_dword(HWIO_MMSS_ROT_WB_DST1_ADDR_ADDR,v)
#define HWIO_MMSS_ROT_WB_DST1_ADDR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_ROT_WB_DST1_ADDR_ADDR,m,v,HWIO_MMSS_ROT_WB_DST1_ADDR_IN)
#define HWIO_MMSS_ROT_WB_DST1_ADDR_ADDR_BMSK                                    0xffffffff
#define HWIO_MMSS_ROT_WB_DST1_ADDR_ADDR_SHFT                                           0x0

#define HWIO_MMSS_ROT_WB_DST2_ADDR_ADDR                                         (MMSS_ROT_WB_REG_BASE      + 0x00000014)
#define HWIO_MMSS_ROT_WB_DST2_ADDR_RMSK                                         0xffffffff
#define HWIO_MMSS_ROT_WB_DST2_ADDR_IN          \
        in_dword_masked(HWIO_MMSS_ROT_WB_DST2_ADDR_ADDR, HWIO_MMSS_ROT_WB_DST2_ADDR_RMSK)
#define HWIO_MMSS_ROT_WB_DST2_ADDR_INM(m)      \
        in_dword_masked(HWIO_MMSS_ROT_WB_DST2_ADDR_ADDR, m)
#define HWIO_MMSS_ROT_WB_DST2_ADDR_OUT(v)      \
        out_dword(HWIO_MMSS_ROT_WB_DST2_ADDR_ADDR,v)
#define HWIO_MMSS_ROT_WB_DST2_ADDR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_ROT_WB_DST2_ADDR_ADDR,m,v,HWIO_MMSS_ROT_WB_DST2_ADDR_IN)
#define HWIO_MMSS_ROT_WB_DST2_ADDR_ADDR_BMSK                                    0xffffffff
#define HWIO_MMSS_ROT_WB_DST2_ADDR_ADDR_SHFT                                           0x0

#define HWIO_MMSS_ROT_WB_DST3_ADDR_ADDR                                         (MMSS_ROT_WB_REG_BASE      + 0x00000018)
#define HWIO_MMSS_ROT_WB_DST3_ADDR_RMSK                                         0xffffffff
#define HWIO_MMSS_ROT_WB_DST3_ADDR_IN          \
        in_dword_masked(HWIO_MMSS_ROT_WB_DST3_ADDR_ADDR, HWIO_MMSS_ROT_WB_DST3_ADDR_RMSK)
#define HWIO_MMSS_ROT_WB_DST3_ADDR_INM(m)      \
        in_dword_masked(HWIO_MMSS_ROT_WB_DST3_ADDR_ADDR, m)
#define HWIO_MMSS_ROT_WB_DST3_ADDR_OUT(v)      \
        out_dword(HWIO_MMSS_ROT_WB_DST3_ADDR_ADDR,v)
#define HWIO_MMSS_ROT_WB_DST3_ADDR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_ROT_WB_DST3_ADDR_ADDR,m,v,HWIO_MMSS_ROT_WB_DST3_ADDR_IN)
#define HWIO_MMSS_ROT_WB_DST3_ADDR_ADDR_BMSK                                    0xffffffff
#define HWIO_MMSS_ROT_WB_DST3_ADDR_ADDR_SHFT                                           0x0

#define HWIO_MMSS_ROT_WB_DST_YSTRIDE0_ADDR                                      (MMSS_ROT_WB_REG_BASE      + 0x0000001c)
#define HWIO_MMSS_ROT_WB_DST_YSTRIDE0_RMSK                                      0xffffffff
#define HWIO_MMSS_ROT_WB_DST_YSTRIDE0_IN          \
        in_dword_masked(HWIO_MMSS_ROT_WB_DST_YSTRIDE0_ADDR, HWIO_MMSS_ROT_WB_DST_YSTRIDE0_RMSK)
#define HWIO_MMSS_ROT_WB_DST_YSTRIDE0_INM(m)      \
        in_dword_masked(HWIO_MMSS_ROT_WB_DST_YSTRIDE0_ADDR, m)
#define HWIO_MMSS_ROT_WB_DST_YSTRIDE0_OUT(v)      \
        out_dword(HWIO_MMSS_ROT_WB_DST_YSTRIDE0_ADDR,v)
#define HWIO_MMSS_ROT_WB_DST_YSTRIDE0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_ROT_WB_DST_YSTRIDE0_ADDR,m,v,HWIO_MMSS_ROT_WB_DST_YSTRIDE0_IN)
#define HWIO_MMSS_ROT_WB_DST_YSTRIDE0_DST1_YSTRIDE_BMSK                         0xffff0000
#define HWIO_MMSS_ROT_WB_DST_YSTRIDE0_DST1_YSTRIDE_SHFT                               0x10
#define HWIO_MMSS_ROT_WB_DST_YSTRIDE0_DST0_YSTRIDE_BMSK                             0xffff
#define HWIO_MMSS_ROT_WB_DST_YSTRIDE0_DST0_YSTRIDE_SHFT                                0x0

#define HWIO_MMSS_ROT_WB_DST_YSTRIDE1_ADDR                                      (MMSS_ROT_WB_REG_BASE      + 0x00000020)
#define HWIO_MMSS_ROT_WB_DST_YSTRIDE1_RMSK                                      0xffffffff
#define HWIO_MMSS_ROT_WB_DST_YSTRIDE1_IN          \
        in_dword_masked(HWIO_MMSS_ROT_WB_DST_YSTRIDE1_ADDR, HWIO_MMSS_ROT_WB_DST_YSTRIDE1_RMSK)
#define HWIO_MMSS_ROT_WB_DST_YSTRIDE1_INM(m)      \
        in_dword_masked(HWIO_MMSS_ROT_WB_DST_YSTRIDE1_ADDR, m)
#define HWIO_MMSS_ROT_WB_DST_YSTRIDE1_OUT(v)      \
        out_dword(HWIO_MMSS_ROT_WB_DST_YSTRIDE1_ADDR,v)
#define HWIO_MMSS_ROT_WB_DST_YSTRIDE1_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_ROT_WB_DST_YSTRIDE1_ADDR,m,v,HWIO_MMSS_ROT_WB_DST_YSTRIDE1_IN)
#define HWIO_MMSS_ROT_WB_DST_YSTRIDE1_DST3_YSTRIDE_BMSK                         0xffff0000
#define HWIO_MMSS_ROT_WB_DST_YSTRIDE1_DST3_YSTRIDE_SHFT                               0x10
#define HWIO_MMSS_ROT_WB_DST_YSTRIDE1_DST2_YSTRIDE_BMSK                             0xffff
#define HWIO_MMSS_ROT_WB_DST_YSTRIDE1_DST2_YSTRIDE_SHFT                                0x0

#define HWIO_MMSS_ROT_WB_DST_DITHER_BITDEPTH_ADDR                               (MMSS_ROT_WB_REG_BASE      + 0x00000024)
#define HWIO_MMSS_ROT_WB_DST_DITHER_BITDEPTH_RMSK                                     0x3f
#define HWIO_MMSS_ROT_WB_DST_DITHER_BITDEPTH_IN          \
        in_dword_masked(HWIO_MMSS_ROT_WB_DST_DITHER_BITDEPTH_ADDR, HWIO_MMSS_ROT_WB_DST_DITHER_BITDEPTH_RMSK)
#define HWIO_MMSS_ROT_WB_DST_DITHER_BITDEPTH_INM(m)      \
        in_dword_masked(HWIO_MMSS_ROT_WB_DST_DITHER_BITDEPTH_ADDR, m)
#define HWIO_MMSS_ROT_WB_DST_DITHER_BITDEPTH_OUT(v)      \
        out_dword(HWIO_MMSS_ROT_WB_DST_DITHER_BITDEPTH_ADDR,v)
#define HWIO_MMSS_ROT_WB_DST_DITHER_BITDEPTH_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_ROT_WB_DST_DITHER_BITDEPTH_ADDR,m,v,HWIO_MMSS_ROT_WB_DST_DITHER_BITDEPTH_IN)
#define HWIO_MMSS_ROT_WB_DST_DITHER_BITDEPTH_C2_BITS_BMSK                             0x30
#define HWIO_MMSS_ROT_WB_DST_DITHER_BITDEPTH_C2_BITS_SHFT                              0x4
#define HWIO_MMSS_ROT_WB_DST_DITHER_BITDEPTH_C1_BITS_BMSK                              0xc
#define HWIO_MMSS_ROT_WB_DST_DITHER_BITDEPTH_C1_BITS_SHFT                              0x2
#define HWIO_MMSS_ROT_WB_DST_DITHER_BITDEPTH_C0_BITS_BMSK                              0x3
#define HWIO_MMSS_ROT_WB_DST_DITHER_BITDEPTH_C0_BITS_SHFT                              0x0

#define HWIO_MMSS_ROT_WB_DITHER_MATRIX_ROW0_ADDR                                (MMSS_ROT_WB_REG_BASE      + 0x00000030)
#define HWIO_MMSS_ROT_WB_DITHER_MATRIX_ROW0_RMSK                                    0xffff
#define HWIO_MMSS_ROT_WB_DITHER_MATRIX_ROW0_IN          \
        in_dword_masked(HWIO_MMSS_ROT_WB_DITHER_MATRIX_ROW0_ADDR, HWIO_MMSS_ROT_WB_DITHER_MATRIX_ROW0_RMSK)
#define HWIO_MMSS_ROT_WB_DITHER_MATRIX_ROW0_INM(m)      \
        in_dword_masked(HWIO_MMSS_ROT_WB_DITHER_MATRIX_ROW0_ADDR, m)
#define HWIO_MMSS_ROT_WB_DITHER_MATRIX_ROW0_OUT(v)      \
        out_dword(HWIO_MMSS_ROT_WB_DITHER_MATRIX_ROW0_ADDR,v)
#define HWIO_MMSS_ROT_WB_DITHER_MATRIX_ROW0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_ROT_WB_DITHER_MATRIX_ROW0_ADDR,m,v,HWIO_MMSS_ROT_WB_DITHER_MATRIX_ROW0_IN)
#define HWIO_MMSS_ROT_WB_DITHER_MATRIX_ROW0_ENTRY_3_BMSK                            0xf000
#define HWIO_MMSS_ROT_WB_DITHER_MATRIX_ROW0_ENTRY_3_SHFT                               0xc
#define HWIO_MMSS_ROT_WB_DITHER_MATRIX_ROW0_ENTRY_2_BMSK                             0xf00
#define HWIO_MMSS_ROT_WB_DITHER_MATRIX_ROW0_ENTRY_2_SHFT                               0x8
#define HWIO_MMSS_ROT_WB_DITHER_MATRIX_ROW0_ENTRY_1_BMSK                              0xf0
#define HWIO_MMSS_ROT_WB_DITHER_MATRIX_ROW0_ENTRY_1_SHFT                               0x4
#define HWIO_MMSS_ROT_WB_DITHER_MATRIX_ROW0_ENTRY_0_BMSK                               0xf
#define HWIO_MMSS_ROT_WB_DITHER_MATRIX_ROW0_ENTRY_0_SHFT                               0x0

#define HWIO_MMSS_ROT_WB_DITHER_MATRIX_ROW1_ADDR                                (MMSS_ROT_WB_REG_BASE      + 0x00000034)
#define HWIO_MMSS_ROT_WB_DITHER_MATRIX_ROW1_RMSK                                    0xffff
#define HWIO_MMSS_ROT_WB_DITHER_MATRIX_ROW1_IN          \
        in_dword_masked(HWIO_MMSS_ROT_WB_DITHER_MATRIX_ROW1_ADDR, HWIO_MMSS_ROT_WB_DITHER_MATRIX_ROW1_RMSK)
#define HWIO_MMSS_ROT_WB_DITHER_MATRIX_ROW1_INM(m)      \
        in_dword_masked(HWIO_MMSS_ROT_WB_DITHER_MATRIX_ROW1_ADDR, m)
#define HWIO_MMSS_ROT_WB_DITHER_MATRIX_ROW1_OUT(v)      \
        out_dword(HWIO_MMSS_ROT_WB_DITHER_MATRIX_ROW1_ADDR,v)
#define HWIO_MMSS_ROT_WB_DITHER_MATRIX_ROW1_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_ROT_WB_DITHER_MATRIX_ROW1_ADDR,m,v,HWIO_MMSS_ROT_WB_DITHER_MATRIX_ROW1_IN)
#define HWIO_MMSS_ROT_WB_DITHER_MATRIX_ROW1_ENTRY_7_BMSK                            0xf000
#define HWIO_MMSS_ROT_WB_DITHER_MATRIX_ROW1_ENTRY_7_SHFT                               0xc
#define HWIO_MMSS_ROT_WB_DITHER_MATRIX_ROW1_ENTRY_6_BMSK                             0xf00
#define HWIO_MMSS_ROT_WB_DITHER_MATRIX_ROW1_ENTRY_6_SHFT                               0x8
#define HWIO_MMSS_ROT_WB_DITHER_MATRIX_ROW1_ENTRY_5_BMSK                              0xf0
#define HWIO_MMSS_ROT_WB_DITHER_MATRIX_ROW1_ENTRY_5_SHFT                               0x4
#define HWIO_MMSS_ROT_WB_DITHER_MATRIX_ROW1_ENTRY_4_BMSK                               0xf
#define HWIO_MMSS_ROT_WB_DITHER_MATRIX_ROW1_ENTRY_4_SHFT                               0x0

#define HWIO_MMSS_ROT_WB_DITHER_MATRIX_ROW2_ADDR                                (MMSS_ROT_WB_REG_BASE      + 0x00000038)
#define HWIO_MMSS_ROT_WB_DITHER_MATRIX_ROW2_RMSK                                    0xffff
#define HWIO_MMSS_ROT_WB_DITHER_MATRIX_ROW2_IN          \
        in_dword_masked(HWIO_MMSS_ROT_WB_DITHER_MATRIX_ROW2_ADDR, HWIO_MMSS_ROT_WB_DITHER_MATRIX_ROW2_RMSK)
#define HWIO_MMSS_ROT_WB_DITHER_MATRIX_ROW2_INM(m)      \
        in_dword_masked(HWIO_MMSS_ROT_WB_DITHER_MATRIX_ROW2_ADDR, m)
#define HWIO_MMSS_ROT_WB_DITHER_MATRIX_ROW2_OUT(v)      \
        out_dword(HWIO_MMSS_ROT_WB_DITHER_MATRIX_ROW2_ADDR,v)
#define HWIO_MMSS_ROT_WB_DITHER_MATRIX_ROW2_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_ROT_WB_DITHER_MATRIX_ROW2_ADDR,m,v,HWIO_MMSS_ROT_WB_DITHER_MATRIX_ROW2_IN)
#define HWIO_MMSS_ROT_WB_DITHER_MATRIX_ROW2_ENTRY_11_BMSK                           0xf000
#define HWIO_MMSS_ROT_WB_DITHER_MATRIX_ROW2_ENTRY_11_SHFT                              0xc
#define HWIO_MMSS_ROT_WB_DITHER_MATRIX_ROW2_ENTRY_10_BMSK                            0xf00
#define HWIO_MMSS_ROT_WB_DITHER_MATRIX_ROW2_ENTRY_10_SHFT                              0x8
#define HWIO_MMSS_ROT_WB_DITHER_MATRIX_ROW2_ENTRY_9_BMSK                              0xf0
#define HWIO_MMSS_ROT_WB_DITHER_MATRIX_ROW2_ENTRY_9_SHFT                               0x4
#define HWIO_MMSS_ROT_WB_DITHER_MATRIX_ROW2_ENTRY_8_BMSK                               0xf
#define HWIO_MMSS_ROT_WB_DITHER_MATRIX_ROW2_ENTRY_8_SHFT                               0x0

#define HWIO_MMSS_ROT_WB_DITHER_MATRIX_ROW3_ADDR                                (MMSS_ROT_WB_REG_BASE      + 0x0000003c)
#define HWIO_MMSS_ROT_WB_DITHER_MATRIX_ROW3_RMSK                                    0xffff
#define HWIO_MMSS_ROT_WB_DITHER_MATRIX_ROW3_IN          \
        in_dword_masked(HWIO_MMSS_ROT_WB_DITHER_MATRIX_ROW3_ADDR, HWIO_MMSS_ROT_WB_DITHER_MATRIX_ROW3_RMSK)
#define HWIO_MMSS_ROT_WB_DITHER_MATRIX_ROW3_INM(m)      \
        in_dword_masked(HWIO_MMSS_ROT_WB_DITHER_MATRIX_ROW3_ADDR, m)
#define HWIO_MMSS_ROT_WB_DITHER_MATRIX_ROW3_OUT(v)      \
        out_dword(HWIO_MMSS_ROT_WB_DITHER_MATRIX_ROW3_ADDR,v)
#define HWIO_MMSS_ROT_WB_DITHER_MATRIX_ROW3_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_ROT_WB_DITHER_MATRIX_ROW3_ADDR,m,v,HWIO_MMSS_ROT_WB_DITHER_MATRIX_ROW3_IN)
#define HWIO_MMSS_ROT_WB_DITHER_MATRIX_ROW3_ENTRY_15_BMSK                           0xf000
#define HWIO_MMSS_ROT_WB_DITHER_MATRIX_ROW3_ENTRY_15_SHFT                              0xc
#define HWIO_MMSS_ROT_WB_DITHER_MATRIX_ROW3_ENTRY_14_BMSK                            0xf00
#define HWIO_MMSS_ROT_WB_DITHER_MATRIX_ROW3_ENTRY_14_SHFT                              0x8
#define HWIO_MMSS_ROT_WB_DITHER_MATRIX_ROW3_ENTRY_13_BMSK                             0xf0
#define HWIO_MMSS_ROT_WB_DITHER_MATRIX_ROW3_ENTRY_13_SHFT                              0x4
#define HWIO_MMSS_ROT_WB_DITHER_MATRIX_ROW3_ENTRY_12_BMSK                              0xf
#define HWIO_MMSS_ROT_WB_DITHER_MATRIX_ROW3_ENTRY_12_SHFT                              0x0

#define HWIO_MMSS_ROT_WB_TRAFFIC_SHAPER_WR_CLIENT_ADDR                          (MMSS_ROT_WB_REG_BASE      + 0x00000040)
#define HWIO_MMSS_ROT_WB_TRAFFIC_SHAPER_WR_CLIENT_RMSK                          0x800000ff
#define HWIO_MMSS_ROT_WB_TRAFFIC_SHAPER_WR_CLIENT_IN          \
        in_dword_masked(HWIO_MMSS_ROT_WB_TRAFFIC_SHAPER_WR_CLIENT_ADDR, HWIO_MMSS_ROT_WB_TRAFFIC_SHAPER_WR_CLIENT_RMSK)
#define HWIO_MMSS_ROT_WB_TRAFFIC_SHAPER_WR_CLIENT_INM(m)      \
        in_dword_masked(HWIO_MMSS_ROT_WB_TRAFFIC_SHAPER_WR_CLIENT_ADDR, m)
#define HWIO_MMSS_ROT_WB_TRAFFIC_SHAPER_WR_CLIENT_OUT(v)      \
        out_dword(HWIO_MMSS_ROT_WB_TRAFFIC_SHAPER_WR_CLIENT_ADDR,v)
#define HWIO_MMSS_ROT_WB_TRAFFIC_SHAPER_WR_CLIENT_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_ROT_WB_TRAFFIC_SHAPER_WR_CLIENT_ADDR,m,v,HWIO_MMSS_ROT_WB_TRAFFIC_SHAPER_WR_CLIENT_IN)
#define HWIO_MMSS_ROT_WB_TRAFFIC_SHAPER_WR_CLIENT_EN_BMSK                       0x80000000
#define HWIO_MMSS_ROT_WB_TRAFFIC_SHAPER_WR_CLIENT_EN_SHFT                             0x1f
#define HWIO_MMSS_ROT_WB_TRAFFIC_SHAPER_WR_CLIENT_BYTES_PER_CLOCK_BMSK                0xff
#define HWIO_MMSS_ROT_WB_TRAFFIC_SHAPER_WR_CLIENT_BYTES_PER_CLOCK_SHFT                 0x0

#define HWIO_MMSS_ROT_WB_DST_WRITE_CONFIG_ADDR                                  (MMSS_ROT_WB_REG_BASE      + 0x00000048)
#define HWIO_MMSS_ROT_WB_DST_WRITE_CONFIG_RMSK                                       0x7ff
#define HWIO_MMSS_ROT_WB_DST_WRITE_CONFIG_IN          \
        in_dword_masked(HWIO_MMSS_ROT_WB_DST_WRITE_CONFIG_ADDR, HWIO_MMSS_ROT_WB_DST_WRITE_CONFIG_RMSK)
#define HWIO_MMSS_ROT_WB_DST_WRITE_CONFIG_INM(m)      \
        in_dword_masked(HWIO_MMSS_ROT_WB_DST_WRITE_CONFIG_ADDR, m)
#define HWIO_MMSS_ROT_WB_DST_WRITE_CONFIG_OUT(v)      \
        out_dword(HWIO_MMSS_ROT_WB_DST_WRITE_CONFIG_ADDR,v)
#define HWIO_MMSS_ROT_WB_DST_WRITE_CONFIG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_ROT_WB_DST_WRITE_CONFIG_ADDR,m,v,HWIO_MMSS_ROT_WB_DST_WRITE_CONFIG_IN)
#define HWIO_MMSS_ROT_WB_DST_WRITE_CONFIG_ADDR_GEN_MODE_BMSK                         0x400
#define HWIO_MMSS_ROT_WB_DST_WRITE_CONFIG_ADDR_GEN_MODE_SHFT                           0xa
#define HWIO_MMSS_ROT_WB_DST_WRITE_CONFIG_HIGHEST_BANK_BIT_BMSK                      0x300
#define HWIO_MMSS_ROT_WB_DST_WRITE_CONFIG_HIGHEST_BANK_BIT_SHFT                        0x8
#define HWIO_MMSS_ROT_WB_DST_WRITE_CONFIG_PRIORITY_LEVEL_BMSK                         0xc0
#define HWIO_MMSS_ROT_WB_DST_WRITE_CONFIG_PRIORITY_LEVEL_SHFT                          0x6
#define HWIO_MMSS_ROT_WB_DST_WRITE_CONFIG_REQ_PRIORITY_BMSK                           0x30
#define HWIO_MMSS_ROT_WB_DST_WRITE_CONFIG_REQ_PRIORITY_SHFT                            0x4
#define HWIO_MMSS_ROT_WB_DST_WRITE_CONFIG_MAX_BURST_SIZE_BMSK                          0xf
#define HWIO_MMSS_ROT_WB_DST_WRITE_CONFIG_MAX_BURST_SIZE_SHFT                          0x0

#define HWIO_MMSS_ROT_WB_ROTATOR_PIPE_DOWNSCALER_ADDR                           (MMSS_ROT_WB_REG_BASE      + 0x00000054)
#define HWIO_MMSS_ROT_WB_ROTATOR_PIPE_DOWNSCALER_RMSK                             0xff00ff
#define HWIO_MMSS_ROT_WB_ROTATOR_PIPE_DOWNSCALER_IN          \
        in_dword_masked(HWIO_MMSS_ROT_WB_ROTATOR_PIPE_DOWNSCALER_ADDR, HWIO_MMSS_ROT_WB_ROTATOR_PIPE_DOWNSCALER_RMSK)
#define HWIO_MMSS_ROT_WB_ROTATOR_PIPE_DOWNSCALER_INM(m)      \
        in_dword_masked(HWIO_MMSS_ROT_WB_ROTATOR_PIPE_DOWNSCALER_ADDR, m)
#define HWIO_MMSS_ROT_WB_ROTATOR_PIPE_DOWNSCALER_OUT(v)      \
        out_dword(HWIO_MMSS_ROT_WB_ROTATOR_PIPE_DOWNSCALER_ADDR,v)
#define HWIO_MMSS_ROT_WB_ROTATOR_PIPE_DOWNSCALER_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_ROT_WB_ROTATOR_PIPE_DOWNSCALER_ADDR,m,v,HWIO_MMSS_ROT_WB_ROTATOR_PIPE_DOWNSCALER_IN)
#define HWIO_MMSS_ROT_WB_ROTATOR_PIPE_DOWNSCALER_DNSC_FACTOR_V_BMSK               0xff0000
#define HWIO_MMSS_ROT_WB_ROTATOR_PIPE_DOWNSCALER_DNSC_FACTOR_V_SHFT                   0x10
#define HWIO_MMSS_ROT_WB_ROTATOR_PIPE_DOWNSCALER_DNSC_FACTOR_H_BMSK                   0xff
#define HWIO_MMSS_ROT_WB_ROTATOR_PIPE_DOWNSCALER_DNSC_FACTOR_H_SHFT                    0x0

#define HWIO_MMSS_ROT_WB_OUT_SIZE_ADDR                                          (MMSS_ROT_WB_REG_BASE      + 0x00000074)
#define HWIO_MMSS_ROT_WB_OUT_SIZE_RMSK                                          0xffffffff
#define HWIO_MMSS_ROT_WB_OUT_SIZE_IN          \
        in_dword_masked(HWIO_MMSS_ROT_WB_OUT_SIZE_ADDR, HWIO_MMSS_ROT_WB_OUT_SIZE_RMSK)
#define HWIO_MMSS_ROT_WB_OUT_SIZE_INM(m)      \
        in_dword_masked(HWIO_MMSS_ROT_WB_OUT_SIZE_ADDR, m)
#define HWIO_MMSS_ROT_WB_OUT_SIZE_OUT(v)      \
        out_dword(HWIO_MMSS_ROT_WB_OUT_SIZE_ADDR,v)
#define HWIO_MMSS_ROT_WB_OUT_SIZE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_ROT_WB_OUT_SIZE_ADDR,m,v,HWIO_MMSS_ROT_WB_OUT_SIZE_IN)
#define HWIO_MMSS_ROT_WB_OUT_SIZE_DST_H_BMSK                                    0xffff0000
#define HWIO_MMSS_ROT_WB_OUT_SIZE_DST_H_SHFT                                          0x10
#define HWIO_MMSS_ROT_WB_OUT_SIZE_DST_W_BMSK                                        0xffff
#define HWIO_MMSS_ROT_WB_OUT_SIZE_DST_W_SHFT                                           0x0

#define HWIO_MMSS_ROT_WB_DST_ALPHA_X_VALUE_ADDR                                 (MMSS_ROT_WB_REG_BASE      + 0x00000078)
#define HWIO_MMSS_ROT_WB_DST_ALPHA_X_VALUE_RMSK                                       0xff
#define HWIO_MMSS_ROT_WB_DST_ALPHA_X_VALUE_IN          \
        in_dword_masked(HWIO_MMSS_ROT_WB_DST_ALPHA_X_VALUE_ADDR, HWIO_MMSS_ROT_WB_DST_ALPHA_X_VALUE_RMSK)
#define HWIO_MMSS_ROT_WB_DST_ALPHA_X_VALUE_INM(m)      \
        in_dword_masked(HWIO_MMSS_ROT_WB_DST_ALPHA_X_VALUE_ADDR, m)
#define HWIO_MMSS_ROT_WB_DST_ALPHA_X_VALUE_OUT(v)      \
        out_dword(HWIO_MMSS_ROT_WB_DST_ALPHA_X_VALUE_ADDR,v)
#define HWIO_MMSS_ROT_WB_DST_ALPHA_X_VALUE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_ROT_WB_DST_ALPHA_X_VALUE_ADDR,m,v,HWIO_MMSS_ROT_WB_DST_ALPHA_X_VALUE_IN)
#define HWIO_MMSS_ROT_WB_DST_ALPHA_X_VALUE_VALUE_BMSK                                 0xff
#define HWIO_MMSS_ROT_WB_DST_ALPHA_X_VALUE_VALUE_SHFT                                  0x0

#define HWIO_MMSS_ROT_WB_HW_VERSION_ADDR                                        (MMSS_ROT_WB_REG_BASE      + 0x00000080)
#define HWIO_MMSS_ROT_WB_HW_VERSION_RMSK                                        0xffffffff
#define HWIO_MMSS_ROT_WB_HW_VERSION_IN          \
        in_dword_masked(HWIO_MMSS_ROT_WB_HW_VERSION_ADDR, HWIO_MMSS_ROT_WB_HW_VERSION_RMSK)
#define HWIO_MMSS_ROT_WB_HW_VERSION_INM(m)      \
        in_dword_masked(HWIO_MMSS_ROT_WB_HW_VERSION_ADDR, m)
#define HWIO_MMSS_ROT_WB_HW_VERSION_MAJOR_BMSK                                  0xf0000000
#define HWIO_MMSS_ROT_WB_HW_VERSION_MAJOR_SHFT                                        0x1c
#define HWIO_MMSS_ROT_WB_HW_VERSION_MINOR_BMSK                                   0xfff0000
#define HWIO_MMSS_ROT_WB_HW_VERSION_MINOR_SHFT                                        0x10
#define HWIO_MMSS_ROT_WB_HW_VERSION_STEP_BMSK                                       0xffff
#define HWIO_MMSS_ROT_WB_HW_VERSION_STEP_SHFT                                          0x0

#define HWIO_MMSS_ROT_WB_DANGER_LUT_ADDR                                        (MMSS_ROT_WB_REG_BASE      + 0x00000084)
#define HWIO_MMSS_ROT_WB_DANGER_LUT_RMSK                                        0xffffffff
#define HWIO_MMSS_ROT_WB_DANGER_LUT_IN          \
        in_dword_masked(HWIO_MMSS_ROT_WB_DANGER_LUT_ADDR, HWIO_MMSS_ROT_WB_DANGER_LUT_RMSK)
#define HWIO_MMSS_ROT_WB_DANGER_LUT_INM(m)      \
        in_dword_masked(HWIO_MMSS_ROT_WB_DANGER_LUT_ADDR, m)
#define HWIO_MMSS_ROT_WB_DANGER_LUT_OUT(v)      \
        out_dword(HWIO_MMSS_ROT_WB_DANGER_LUT_ADDR,v)
#define HWIO_MMSS_ROT_WB_DANGER_LUT_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_ROT_WB_DANGER_LUT_ADDR,m,v,HWIO_MMSS_ROT_WB_DANGER_LUT_IN)
#define HWIO_MMSS_ROT_WB_DANGER_LUT_FL_15_BMSK                                  0xc0000000
#define HWIO_MMSS_ROT_WB_DANGER_LUT_FL_15_SHFT                                        0x1e
#define HWIO_MMSS_ROT_WB_DANGER_LUT_FL_14_BMSK                                  0x30000000
#define HWIO_MMSS_ROT_WB_DANGER_LUT_FL_14_SHFT                                        0x1c
#define HWIO_MMSS_ROT_WB_DANGER_LUT_FL_13_BMSK                                   0xc000000
#define HWIO_MMSS_ROT_WB_DANGER_LUT_FL_13_SHFT                                        0x1a
#define HWIO_MMSS_ROT_WB_DANGER_LUT_FL_12_BMSK                                   0x3000000
#define HWIO_MMSS_ROT_WB_DANGER_LUT_FL_12_SHFT                                        0x18
#define HWIO_MMSS_ROT_WB_DANGER_LUT_FL_11_BMSK                                    0xc00000
#define HWIO_MMSS_ROT_WB_DANGER_LUT_FL_11_SHFT                                        0x16
#define HWIO_MMSS_ROT_WB_DANGER_LUT_FL_10_BMSK                                    0x300000
#define HWIO_MMSS_ROT_WB_DANGER_LUT_FL_10_SHFT                                        0x14
#define HWIO_MMSS_ROT_WB_DANGER_LUT_FL_9_BMSK                                      0xc0000
#define HWIO_MMSS_ROT_WB_DANGER_LUT_FL_9_SHFT                                         0x12
#define HWIO_MMSS_ROT_WB_DANGER_LUT_FL_8_BMSK                                      0x30000
#define HWIO_MMSS_ROT_WB_DANGER_LUT_FL_8_SHFT                                         0x10
#define HWIO_MMSS_ROT_WB_DANGER_LUT_FL_7_BMSK                                       0xc000
#define HWIO_MMSS_ROT_WB_DANGER_LUT_FL_7_SHFT                                          0xe
#define HWIO_MMSS_ROT_WB_DANGER_LUT_FL_6_BMSK                                       0x3000
#define HWIO_MMSS_ROT_WB_DANGER_LUT_FL_6_SHFT                                          0xc
#define HWIO_MMSS_ROT_WB_DANGER_LUT_FL_5_BMSK                                        0xc00
#define HWIO_MMSS_ROT_WB_DANGER_LUT_FL_5_SHFT                                          0xa
#define HWIO_MMSS_ROT_WB_DANGER_LUT_FL_4_BMSK                                        0x300
#define HWIO_MMSS_ROT_WB_DANGER_LUT_FL_4_SHFT                                          0x8
#define HWIO_MMSS_ROT_WB_DANGER_LUT_FL_3_BMSK                                         0xc0
#define HWIO_MMSS_ROT_WB_DANGER_LUT_FL_3_SHFT                                          0x6
#define HWIO_MMSS_ROT_WB_DANGER_LUT_FL_2_BMSK                                         0x30
#define HWIO_MMSS_ROT_WB_DANGER_LUT_FL_2_SHFT                                          0x4
#define HWIO_MMSS_ROT_WB_DANGER_LUT_FL_1_BMSK                                          0xc
#define HWIO_MMSS_ROT_WB_DANGER_LUT_FL_1_SHFT                                          0x2
#define HWIO_MMSS_ROT_WB_DANGER_LUT_FL_0_BMSK                                          0x3
#define HWIO_MMSS_ROT_WB_DANGER_LUT_FL_0_SHFT                                          0x0

#define HWIO_MMSS_ROT_WB_SAFE_LUT_ADDR                                          (MMSS_ROT_WB_REG_BASE      + 0x00000088)
#define HWIO_MMSS_ROT_WB_SAFE_LUT_RMSK                                              0xffff
#define HWIO_MMSS_ROT_WB_SAFE_LUT_IN          \
        in_dword_masked(HWIO_MMSS_ROT_WB_SAFE_LUT_ADDR, HWIO_MMSS_ROT_WB_SAFE_LUT_RMSK)
#define HWIO_MMSS_ROT_WB_SAFE_LUT_INM(m)      \
        in_dword_masked(HWIO_MMSS_ROT_WB_SAFE_LUT_ADDR, m)
#define HWIO_MMSS_ROT_WB_SAFE_LUT_OUT(v)      \
        out_dword(HWIO_MMSS_ROT_WB_SAFE_LUT_ADDR,v)
#define HWIO_MMSS_ROT_WB_SAFE_LUT_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_ROT_WB_SAFE_LUT_ADDR,m,v,HWIO_MMSS_ROT_WB_SAFE_LUT_IN)
#define HWIO_MMSS_ROT_WB_SAFE_LUT_FL_15_BMSK                                        0x8000
#define HWIO_MMSS_ROT_WB_SAFE_LUT_FL_15_SHFT                                           0xf
#define HWIO_MMSS_ROT_WB_SAFE_LUT_FL_14_BMSK                                        0x4000
#define HWIO_MMSS_ROT_WB_SAFE_LUT_FL_14_SHFT                                           0xe
#define HWIO_MMSS_ROT_WB_SAFE_LUT_FL_13_BMSK                                        0x2000
#define HWIO_MMSS_ROT_WB_SAFE_LUT_FL_13_SHFT                                           0xd
#define HWIO_MMSS_ROT_WB_SAFE_LUT_FL_12_BMSK                                        0x1000
#define HWIO_MMSS_ROT_WB_SAFE_LUT_FL_12_SHFT                                           0xc
#define HWIO_MMSS_ROT_WB_SAFE_LUT_FL_11_BMSK                                         0x800
#define HWIO_MMSS_ROT_WB_SAFE_LUT_FL_11_SHFT                                           0xb
#define HWIO_MMSS_ROT_WB_SAFE_LUT_FL_10_BMSK                                         0x400
#define HWIO_MMSS_ROT_WB_SAFE_LUT_FL_10_SHFT                                           0xa
#define HWIO_MMSS_ROT_WB_SAFE_LUT_FL_9_BMSK                                          0x200
#define HWIO_MMSS_ROT_WB_SAFE_LUT_FL_9_SHFT                                            0x9
#define HWIO_MMSS_ROT_WB_SAFE_LUT_FL_8_BMSK                                          0x100
#define HWIO_MMSS_ROT_WB_SAFE_LUT_FL_8_SHFT                                            0x8
#define HWIO_MMSS_ROT_WB_SAFE_LUT_FL_7_BMSK                                           0x80
#define HWIO_MMSS_ROT_WB_SAFE_LUT_FL_7_SHFT                                            0x7
#define HWIO_MMSS_ROT_WB_SAFE_LUT_FL_6_BMSK                                           0x40
#define HWIO_MMSS_ROT_WB_SAFE_LUT_FL_6_SHFT                                            0x6
#define HWIO_MMSS_ROT_WB_SAFE_LUT_FL_5_BMSK                                           0x20
#define HWIO_MMSS_ROT_WB_SAFE_LUT_FL_5_SHFT                                            0x5
#define HWIO_MMSS_ROT_WB_SAFE_LUT_FL_4_BMSK                                           0x10
#define HWIO_MMSS_ROT_WB_SAFE_LUT_FL_4_SHFT                                            0x4
#define HWIO_MMSS_ROT_WB_SAFE_LUT_FL_3_BMSK                                            0x8
#define HWIO_MMSS_ROT_WB_SAFE_LUT_FL_3_SHFT                                            0x3
#define HWIO_MMSS_ROT_WB_SAFE_LUT_FL_2_BMSK                                            0x4
#define HWIO_MMSS_ROT_WB_SAFE_LUT_FL_2_SHFT                                            0x2
#define HWIO_MMSS_ROT_WB_SAFE_LUT_FL_1_BMSK                                            0x2
#define HWIO_MMSS_ROT_WB_SAFE_LUT_FL_1_SHFT                                            0x1
#define HWIO_MMSS_ROT_WB_SAFE_LUT_FL_0_BMSK                                            0x1
#define HWIO_MMSS_ROT_WB_SAFE_LUT_FL_0_SHFT                                            0x0

#define HWIO_MMSS_ROT_WB_CREQ_LUT_ADDR                                          (MMSS_ROT_WB_REG_BASE      + 0x0000008c)
#define HWIO_MMSS_ROT_WB_CREQ_LUT_RMSK                                          0xffffffff
#define HWIO_MMSS_ROT_WB_CREQ_LUT_IN          \
        in_dword_masked(HWIO_MMSS_ROT_WB_CREQ_LUT_ADDR, HWIO_MMSS_ROT_WB_CREQ_LUT_RMSK)
#define HWIO_MMSS_ROT_WB_CREQ_LUT_INM(m)      \
        in_dword_masked(HWIO_MMSS_ROT_WB_CREQ_LUT_ADDR, m)
#define HWIO_MMSS_ROT_WB_CREQ_LUT_OUT(v)      \
        out_dword(HWIO_MMSS_ROT_WB_CREQ_LUT_ADDR,v)
#define HWIO_MMSS_ROT_WB_CREQ_LUT_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_ROT_WB_CREQ_LUT_ADDR,m,v,HWIO_MMSS_ROT_WB_CREQ_LUT_IN)
#define HWIO_MMSS_ROT_WB_CREQ_LUT_FL_15_BMSK                                    0xc0000000
#define HWIO_MMSS_ROT_WB_CREQ_LUT_FL_15_SHFT                                          0x1e
#define HWIO_MMSS_ROT_WB_CREQ_LUT_FL_14_BMSK                                    0x30000000
#define HWIO_MMSS_ROT_WB_CREQ_LUT_FL_14_SHFT                                          0x1c
#define HWIO_MMSS_ROT_WB_CREQ_LUT_FL_13_BMSK                                     0xc000000
#define HWIO_MMSS_ROT_WB_CREQ_LUT_FL_13_SHFT                                          0x1a
#define HWIO_MMSS_ROT_WB_CREQ_LUT_FL_12_BMSK                                     0x3000000
#define HWIO_MMSS_ROT_WB_CREQ_LUT_FL_12_SHFT                                          0x18
#define HWIO_MMSS_ROT_WB_CREQ_LUT_FL_11_BMSK                                      0xc00000
#define HWIO_MMSS_ROT_WB_CREQ_LUT_FL_11_SHFT                                          0x16
#define HWIO_MMSS_ROT_WB_CREQ_LUT_FL_10_BMSK                                      0x300000
#define HWIO_MMSS_ROT_WB_CREQ_LUT_FL_10_SHFT                                          0x14
#define HWIO_MMSS_ROT_WB_CREQ_LUT_FL_9_BMSK                                        0xc0000
#define HWIO_MMSS_ROT_WB_CREQ_LUT_FL_9_SHFT                                           0x12
#define HWIO_MMSS_ROT_WB_CREQ_LUT_FL_8_BMSK                                        0x30000
#define HWIO_MMSS_ROT_WB_CREQ_LUT_FL_8_SHFT                                           0x10
#define HWIO_MMSS_ROT_WB_CREQ_LUT_FL_7_BMSK                                         0xc000
#define HWIO_MMSS_ROT_WB_CREQ_LUT_FL_7_SHFT                                            0xe
#define HWIO_MMSS_ROT_WB_CREQ_LUT_FL_6_BMSK                                         0x3000
#define HWIO_MMSS_ROT_WB_CREQ_LUT_FL_6_SHFT                                            0xc
#define HWIO_MMSS_ROT_WB_CREQ_LUT_FL_5_BMSK                                          0xc00
#define HWIO_MMSS_ROT_WB_CREQ_LUT_FL_5_SHFT                                            0xa
#define HWIO_MMSS_ROT_WB_CREQ_LUT_FL_4_BMSK                                          0x300
#define HWIO_MMSS_ROT_WB_CREQ_LUT_FL_4_SHFT                                            0x8
#define HWIO_MMSS_ROT_WB_CREQ_LUT_FL_3_BMSK                                           0xc0
#define HWIO_MMSS_ROT_WB_CREQ_LUT_FL_3_SHFT                                            0x6
#define HWIO_MMSS_ROT_WB_CREQ_LUT_FL_2_BMSK                                           0x30
#define HWIO_MMSS_ROT_WB_CREQ_LUT_FL_2_SHFT                                            0x4
#define HWIO_MMSS_ROT_WB_CREQ_LUT_FL_1_BMSK                                            0xc
#define HWIO_MMSS_ROT_WB_CREQ_LUT_FL_1_SHFT                                            0x2
#define HWIO_MMSS_ROT_WB_CREQ_LUT_FL_0_BMSK                                            0x3
#define HWIO_MMSS_ROT_WB_CREQ_LUT_FL_0_SHFT                                            0x0

#define HWIO_MMSS_ROT_WB_QOS_CTRL_ADDR                                          (MMSS_ROT_WB_REG_BASE      + 0x00000090)
#define HWIO_MMSS_ROT_WB_QOS_CTRL_RMSK                                                 0x1
#define HWIO_MMSS_ROT_WB_QOS_CTRL_IN          \
        in_dword_masked(HWIO_MMSS_ROT_WB_QOS_CTRL_ADDR, HWIO_MMSS_ROT_WB_QOS_CTRL_RMSK)
#define HWIO_MMSS_ROT_WB_QOS_CTRL_INM(m)      \
        in_dword_masked(HWIO_MMSS_ROT_WB_QOS_CTRL_ADDR, m)
#define HWIO_MMSS_ROT_WB_QOS_CTRL_OUT(v)      \
        out_dword(HWIO_MMSS_ROT_WB_QOS_CTRL_ADDR,v)
#define HWIO_MMSS_ROT_WB_QOS_CTRL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_ROT_WB_QOS_CTRL_ADDR,m,v,HWIO_MMSS_ROT_WB_QOS_CTRL_IN)
#define HWIO_MMSS_ROT_WB_QOS_CTRL_DANGER_SAFE_EN_BMSK                                  0x1
#define HWIO_MMSS_ROT_WB_QOS_CTRL_DANGER_SAFE_EN_SHFT                                  0x0

#define HWIO_MMSS_ROT_WB_CSC_MATRIX_COEFF_0_ADDR                                (MMSS_ROT_WB_REG_BASE      + 0x00000260)
#define HWIO_MMSS_ROT_WB_CSC_MATRIX_COEFF_0_RMSK                                0x1fff1fff
#define HWIO_MMSS_ROT_WB_CSC_MATRIX_COEFF_0_IN          \
        in_dword_masked(HWIO_MMSS_ROT_WB_CSC_MATRIX_COEFF_0_ADDR, HWIO_MMSS_ROT_WB_CSC_MATRIX_COEFF_0_RMSK)
#define HWIO_MMSS_ROT_WB_CSC_MATRIX_COEFF_0_INM(m)      \
        in_dword_masked(HWIO_MMSS_ROT_WB_CSC_MATRIX_COEFF_0_ADDR, m)
#define HWIO_MMSS_ROT_WB_CSC_MATRIX_COEFF_0_OUT(v)      \
        out_dword(HWIO_MMSS_ROT_WB_CSC_MATRIX_COEFF_0_ADDR,v)
#define HWIO_MMSS_ROT_WB_CSC_MATRIX_COEFF_0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_ROT_WB_CSC_MATRIX_COEFF_0_ADDR,m,v,HWIO_MMSS_ROT_WB_CSC_MATRIX_COEFF_0_IN)
#define HWIO_MMSS_ROT_WB_CSC_MATRIX_COEFF_0_COEFF_12_BMSK                       0x1fff0000
#define HWIO_MMSS_ROT_WB_CSC_MATRIX_COEFF_0_COEFF_12_SHFT                             0x10
#define HWIO_MMSS_ROT_WB_CSC_MATRIX_COEFF_0_COEFF_11_BMSK                           0x1fff
#define HWIO_MMSS_ROT_WB_CSC_MATRIX_COEFF_0_COEFF_11_SHFT                              0x0

#define HWIO_MMSS_ROT_WB_CSC_MATRIX_COEFF_1_ADDR                                (MMSS_ROT_WB_REG_BASE      + 0x00000264)
#define HWIO_MMSS_ROT_WB_CSC_MATRIX_COEFF_1_RMSK                                0x1fff1fff
#define HWIO_MMSS_ROT_WB_CSC_MATRIX_COEFF_1_IN          \
        in_dword_masked(HWIO_MMSS_ROT_WB_CSC_MATRIX_COEFF_1_ADDR, HWIO_MMSS_ROT_WB_CSC_MATRIX_COEFF_1_RMSK)
#define HWIO_MMSS_ROT_WB_CSC_MATRIX_COEFF_1_INM(m)      \
        in_dword_masked(HWIO_MMSS_ROT_WB_CSC_MATRIX_COEFF_1_ADDR, m)
#define HWIO_MMSS_ROT_WB_CSC_MATRIX_COEFF_1_OUT(v)      \
        out_dword(HWIO_MMSS_ROT_WB_CSC_MATRIX_COEFF_1_ADDR,v)
#define HWIO_MMSS_ROT_WB_CSC_MATRIX_COEFF_1_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_ROT_WB_CSC_MATRIX_COEFF_1_ADDR,m,v,HWIO_MMSS_ROT_WB_CSC_MATRIX_COEFF_1_IN)
#define HWIO_MMSS_ROT_WB_CSC_MATRIX_COEFF_1_COEFF_21_BMSK                       0x1fff0000
#define HWIO_MMSS_ROT_WB_CSC_MATRIX_COEFF_1_COEFF_21_SHFT                             0x10
#define HWIO_MMSS_ROT_WB_CSC_MATRIX_COEFF_1_COEFF_13_BMSK                           0x1fff
#define HWIO_MMSS_ROT_WB_CSC_MATRIX_COEFF_1_COEFF_13_SHFT                              0x0

#define HWIO_MMSS_ROT_WB_CSC_MATRIX_COEFF_2_ADDR                                (MMSS_ROT_WB_REG_BASE      + 0x00000268)
#define HWIO_MMSS_ROT_WB_CSC_MATRIX_COEFF_2_RMSK                                0x1fff1fff
#define HWIO_MMSS_ROT_WB_CSC_MATRIX_COEFF_2_IN          \
        in_dword_masked(HWIO_MMSS_ROT_WB_CSC_MATRIX_COEFF_2_ADDR, HWIO_MMSS_ROT_WB_CSC_MATRIX_COEFF_2_RMSK)
#define HWIO_MMSS_ROT_WB_CSC_MATRIX_COEFF_2_INM(m)      \
        in_dword_masked(HWIO_MMSS_ROT_WB_CSC_MATRIX_COEFF_2_ADDR, m)
#define HWIO_MMSS_ROT_WB_CSC_MATRIX_COEFF_2_OUT(v)      \
        out_dword(HWIO_MMSS_ROT_WB_CSC_MATRIX_COEFF_2_ADDR,v)
#define HWIO_MMSS_ROT_WB_CSC_MATRIX_COEFF_2_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_ROT_WB_CSC_MATRIX_COEFF_2_ADDR,m,v,HWIO_MMSS_ROT_WB_CSC_MATRIX_COEFF_2_IN)
#define HWIO_MMSS_ROT_WB_CSC_MATRIX_COEFF_2_COEFF_23_BMSK                       0x1fff0000
#define HWIO_MMSS_ROT_WB_CSC_MATRIX_COEFF_2_COEFF_23_SHFT                             0x10
#define HWIO_MMSS_ROT_WB_CSC_MATRIX_COEFF_2_COEFF_22_BMSK                           0x1fff
#define HWIO_MMSS_ROT_WB_CSC_MATRIX_COEFF_2_COEFF_22_SHFT                              0x0

#define HWIO_MMSS_ROT_WB_CSC_MATRIX_COEFF_3_ADDR                                (MMSS_ROT_WB_REG_BASE      + 0x0000026c)
#define HWIO_MMSS_ROT_WB_CSC_MATRIX_COEFF_3_RMSK                                0x1fff1fff
#define HWIO_MMSS_ROT_WB_CSC_MATRIX_COEFF_3_IN          \
        in_dword_masked(HWIO_MMSS_ROT_WB_CSC_MATRIX_COEFF_3_ADDR, HWIO_MMSS_ROT_WB_CSC_MATRIX_COEFF_3_RMSK)
#define HWIO_MMSS_ROT_WB_CSC_MATRIX_COEFF_3_INM(m)      \
        in_dword_masked(HWIO_MMSS_ROT_WB_CSC_MATRIX_COEFF_3_ADDR, m)
#define HWIO_MMSS_ROT_WB_CSC_MATRIX_COEFF_3_OUT(v)      \
        out_dword(HWIO_MMSS_ROT_WB_CSC_MATRIX_COEFF_3_ADDR,v)
#define HWIO_MMSS_ROT_WB_CSC_MATRIX_COEFF_3_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_ROT_WB_CSC_MATRIX_COEFF_3_ADDR,m,v,HWIO_MMSS_ROT_WB_CSC_MATRIX_COEFF_3_IN)
#define HWIO_MMSS_ROT_WB_CSC_MATRIX_COEFF_3_COEFF_32_BMSK                       0x1fff0000
#define HWIO_MMSS_ROT_WB_CSC_MATRIX_COEFF_3_COEFF_32_SHFT                             0x10
#define HWIO_MMSS_ROT_WB_CSC_MATRIX_COEFF_3_COEFF_31_BMSK                           0x1fff
#define HWIO_MMSS_ROT_WB_CSC_MATRIX_COEFF_3_COEFF_31_SHFT                              0x0

#define HWIO_MMSS_ROT_WB_CSC_MATRIX_COEFF_4_ADDR                                (MMSS_ROT_WB_REG_BASE      + 0x00000270)
#define HWIO_MMSS_ROT_WB_CSC_MATRIX_COEFF_4_RMSK                                    0x1fff
#define HWIO_MMSS_ROT_WB_CSC_MATRIX_COEFF_4_IN          \
        in_dword_masked(HWIO_MMSS_ROT_WB_CSC_MATRIX_COEFF_4_ADDR, HWIO_MMSS_ROT_WB_CSC_MATRIX_COEFF_4_RMSK)
#define HWIO_MMSS_ROT_WB_CSC_MATRIX_COEFF_4_INM(m)      \
        in_dword_masked(HWIO_MMSS_ROT_WB_CSC_MATRIX_COEFF_4_ADDR, m)
#define HWIO_MMSS_ROT_WB_CSC_MATRIX_COEFF_4_OUT(v)      \
        out_dword(HWIO_MMSS_ROT_WB_CSC_MATRIX_COEFF_4_ADDR,v)
#define HWIO_MMSS_ROT_WB_CSC_MATRIX_COEFF_4_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_ROT_WB_CSC_MATRIX_COEFF_4_ADDR,m,v,HWIO_MMSS_ROT_WB_CSC_MATRIX_COEFF_4_IN)
#define HWIO_MMSS_ROT_WB_CSC_MATRIX_COEFF_4_COEFF_33_BMSK                           0x1fff
#define HWIO_MMSS_ROT_WB_CSC_MATRIX_COEFF_4_COEFF_33_SHFT                              0x0

#define HWIO_MMSS_ROT_WB_CSC_COMP0_PRECLAMP_ADDR                                (MMSS_ROT_WB_REG_BASE      + 0x00000274)
#define HWIO_MMSS_ROT_WB_CSC_COMP0_PRECLAMP_RMSK                                    0xffff
#define HWIO_MMSS_ROT_WB_CSC_COMP0_PRECLAMP_IN          \
        in_dword_masked(HWIO_MMSS_ROT_WB_CSC_COMP0_PRECLAMP_ADDR, HWIO_MMSS_ROT_WB_CSC_COMP0_PRECLAMP_RMSK)
#define HWIO_MMSS_ROT_WB_CSC_COMP0_PRECLAMP_INM(m)      \
        in_dword_masked(HWIO_MMSS_ROT_WB_CSC_COMP0_PRECLAMP_ADDR, m)
#define HWIO_MMSS_ROT_WB_CSC_COMP0_PRECLAMP_OUT(v)      \
        out_dword(HWIO_MMSS_ROT_WB_CSC_COMP0_PRECLAMP_ADDR,v)
#define HWIO_MMSS_ROT_WB_CSC_COMP0_PRECLAMP_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_ROT_WB_CSC_COMP0_PRECLAMP_ADDR,m,v,HWIO_MMSS_ROT_WB_CSC_COMP0_PRECLAMP_IN)
#define HWIO_MMSS_ROT_WB_CSC_COMP0_PRECLAMP_LOW_BMSK                                0xff00
#define HWIO_MMSS_ROT_WB_CSC_COMP0_PRECLAMP_LOW_SHFT                                   0x8
#define HWIO_MMSS_ROT_WB_CSC_COMP0_PRECLAMP_HIGH_BMSK                                 0xff
#define HWIO_MMSS_ROT_WB_CSC_COMP0_PRECLAMP_HIGH_SHFT                                  0x0

#define HWIO_MMSS_ROT_WB_CSC_COMP1_PRECLAMP_ADDR                                (MMSS_ROT_WB_REG_BASE      + 0x00000278)
#define HWIO_MMSS_ROT_WB_CSC_COMP1_PRECLAMP_RMSK                                    0xffff
#define HWIO_MMSS_ROT_WB_CSC_COMP1_PRECLAMP_IN          \
        in_dword_masked(HWIO_MMSS_ROT_WB_CSC_COMP1_PRECLAMP_ADDR, HWIO_MMSS_ROT_WB_CSC_COMP1_PRECLAMP_RMSK)
#define HWIO_MMSS_ROT_WB_CSC_COMP1_PRECLAMP_INM(m)      \
        in_dword_masked(HWIO_MMSS_ROT_WB_CSC_COMP1_PRECLAMP_ADDR, m)
#define HWIO_MMSS_ROT_WB_CSC_COMP1_PRECLAMP_OUT(v)      \
        out_dword(HWIO_MMSS_ROT_WB_CSC_COMP1_PRECLAMP_ADDR,v)
#define HWIO_MMSS_ROT_WB_CSC_COMP1_PRECLAMP_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_ROT_WB_CSC_COMP1_PRECLAMP_ADDR,m,v,HWIO_MMSS_ROT_WB_CSC_COMP1_PRECLAMP_IN)
#define HWIO_MMSS_ROT_WB_CSC_COMP1_PRECLAMP_LOW_BMSK                                0xff00
#define HWIO_MMSS_ROT_WB_CSC_COMP1_PRECLAMP_LOW_SHFT                                   0x8
#define HWIO_MMSS_ROT_WB_CSC_COMP1_PRECLAMP_HIGH_BMSK                                 0xff
#define HWIO_MMSS_ROT_WB_CSC_COMP1_PRECLAMP_HIGH_SHFT                                  0x0

#define HWIO_MMSS_ROT_WB_CSC_COMP2_PRECLAMP_ADDR                                (MMSS_ROT_WB_REG_BASE      + 0x0000027c)
#define HWIO_MMSS_ROT_WB_CSC_COMP2_PRECLAMP_RMSK                                    0xffff
#define HWIO_MMSS_ROT_WB_CSC_COMP2_PRECLAMP_IN          \
        in_dword_masked(HWIO_MMSS_ROT_WB_CSC_COMP2_PRECLAMP_ADDR, HWIO_MMSS_ROT_WB_CSC_COMP2_PRECLAMP_RMSK)
#define HWIO_MMSS_ROT_WB_CSC_COMP2_PRECLAMP_INM(m)      \
        in_dword_masked(HWIO_MMSS_ROT_WB_CSC_COMP2_PRECLAMP_ADDR, m)
#define HWIO_MMSS_ROT_WB_CSC_COMP2_PRECLAMP_OUT(v)      \
        out_dword(HWIO_MMSS_ROT_WB_CSC_COMP2_PRECLAMP_ADDR,v)
#define HWIO_MMSS_ROT_WB_CSC_COMP2_PRECLAMP_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_ROT_WB_CSC_COMP2_PRECLAMP_ADDR,m,v,HWIO_MMSS_ROT_WB_CSC_COMP2_PRECLAMP_IN)
#define HWIO_MMSS_ROT_WB_CSC_COMP2_PRECLAMP_LOW_BMSK                                0xff00
#define HWIO_MMSS_ROT_WB_CSC_COMP2_PRECLAMP_LOW_SHFT                                   0x8
#define HWIO_MMSS_ROT_WB_CSC_COMP2_PRECLAMP_HIGH_BMSK                                 0xff
#define HWIO_MMSS_ROT_WB_CSC_COMP2_PRECLAMP_HIGH_SHFT                                  0x0

#define HWIO_MMSS_ROT_WB_CSC_COMP0_POSTCLAMP_ADDR                               (MMSS_ROT_WB_REG_BASE      + 0x00000280)
#define HWIO_MMSS_ROT_WB_CSC_COMP0_POSTCLAMP_RMSK                                   0xffff
#define HWIO_MMSS_ROT_WB_CSC_COMP0_POSTCLAMP_IN          \
        in_dword_masked(HWIO_MMSS_ROT_WB_CSC_COMP0_POSTCLAMP_ADDR, HWIO_MMSS_ROT_WB_CSC_COMP0_POSTCLAMP_RMSK)
#define HWIO_MMSS_ROT_WB_CSC_COMP0_POSTCLAMP_INM(m)      \
        in_dword_masked(HWIO_MMSS_ROT_WB_CSC_COMP0_POSTCLAMP_ADDR, m)
#define HWIO_MMSS_ROT_WB_CSC_COMP0_POSTCLAMP_OUT(v)      \
        out_dword(HWIO_MMSS_ROT_WB_CSC_COMP0_POSTCLAMP_ADDR,v)
#define HWIO_MMSS_ROT_WB_CSC_COMP0_POSTCLAMP_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_ROT_WB_CSC_COMP0_POSTCLAMP_ADDR,m,v,HWIO_MMSS_ROT_WB_CSC_COMP0_POSTCLAMP_IN)
#define HWIO_MMSS_ROT_WB_CSC_COMP0_POSTCLAMP_LOW_BMSK                               0xff00
#define HWIO_MMSS_ROT_WB_CSC_COMP0_POSTCLAMP_LOW_SHFT                                  0x8
#define HWIO_MMSS_ROT_WB_CSC_COMP0_POSTCLAMP_HIGH_BMSK                                0xff
#define HWIO_MMSS_ROT_WB_CSC_COMP0_POSTCLAMP_HIGH_SHFT                                 0x0

#define HWIO_MMSS_ROT_WB_CSC_COMP1_POSTCLAMP_ADDR                               (MMSS_ROT_WB_REG_BASE      + 0x00000284)
#define HWIO_MMSS_ROT_WB_CSC_COMP1_POSTCLAMP_RMSK                                   0xffff
#define HWIO_MMSS_ROT_WB_CSC_COMP1_POSTCLAMP_IN          \
        in_dword_masked(HWIO_MMSS_ROT_WB_CSC_COMP1_POSTCLAMP_ADDR, HWIO_MMSS_ROT_WB_CSC_COMP1_POSTCLAMP_RMSK)
#define HWIO_MMSS_ROT_WB_CSC_COMP1_POSTCLAMP_INM(m)      \
        in_dword_masked(HWIO_MMSS_ROT_WB_CSC_COMP1_POSTCLAMP_ADDR, m)
#define HWIO_MMSS_ROT_WB_CSC_COMP1_POSTCLAMP_OUT(v)      \
        out_dword(HWIO_MMSS_ROT_WB_CSC_COMP1_POSTCLAMP_ADDR,v)
#define HWIO_MMSS_ROT_WB_CSC_COMP1_POSTCLAMP_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_ROT_WB_CSC_COMP1_POSTCLAMP_ADDR,m,v,HWIO_MMSS_ROT_WB_CSC_COMP1_POSTCLAMP_IN)
#define HWIO_MMSS_ROT_WB_CSC_COMP1_POSTCLAMP_LOW_BMSK                               0xff00
#define HWIO_MMSS_ROT_WB_CSC_COMP1_POSTCLAMP_LOW_SHFT                                  0x8
#define HWIO_MMSS_ROT_WB_CSC_COMP1_POSTCLAMP_HIGH_BMSK                                0xff
#define HWIO_MMSS_ROT_WB_CSC_COMP1_POSTCLAMP_HIGH_SHFT                                 0x0

#define HWIO_MMSS_ROT_WB_CSC_COMP2_POSTCLAMP_ADDR                               (MMSS_ROT_WB_REG_BASE      + 0x00000288)
#define HWIO_MMSS_ROT_WB_CSC_COMP2_POSTCLAMP_RMSK                                   0xffff
#define HWIO_MMSS_ROT_WB_CSC_COMP2_POSTCLAMP_IN          \
        in_dword_masked(HWIO_MMSS_ROT_WB_CSC_COMP2_POSTCLAMP_ADDR, HWIO_MMSS_ROT_WB_CSC_COMP2_POSTCLAMP_RMSK)
#define HWIO_MMSS_ROT_WB_CSC_COMP2_POSTCLAMP_INM(m)      \
        in_dword_masked(HWIO_MMSS_ROT_WB_CSC_COMP2_POSTCLAMP_ADDR, m)
#define HWIO_MMSS_ROT_WB_CSC_COMP2_POSTCLAMP_OUT(v)      \
        out_dword(HWIO_MMSS_ROT_WB_CSC_COMP2_POSTCLAMP_ADDR,v)
#define HWIO_MMSS_ROT_WB_CSC_COMP2_POSTCLAMP_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_ROT_WB_CSC_COMP2_POSTCLAMP_ADDR,m,v,HWIO_MMSS_ROT_WB_CSC_COMP2_POSTCLAMP_IN)
#define HWIO_MMSS_ROT_WB_CSC_COMP2_POSTCLAMP_LOW_BMSK                               0xff00
#define HWIO_MMSS_ROT_WB_CSC_COMP2_POSTCLAMP_LOW_SHFT                                  0x8
#define HWIO_MMSS_ROT_WB_CSC_COMP2_POSTCLAMP_HIGH_BMSK                                0xff
#define HWIO_MMSS_ROT_WB_CSC_COMP2_POSTCLAMP_HIGH_SHFT                                 0x0

#define HWIO_MMSS_ROT_WB_CSC_COMP0_PREBIAS_ADDR                                 (MMSS_ROT_WB_REG_BASE      + 0x0000028c)
#define HWIO_MMSS_ROT_WB_CSC_COMP0_PREBIAS_RMSK                                      0x1ff
#define HWIO_MMSS_ROT_WB_CSC_COMP0_PREBIAS_IN          \
        in_dword_masked(HWIO_MMSS_ROT_WB_CSC_COMP0_PREBIAS_ADDR, HWIO_MMSS_ROT_WB_CSC_COMP0_PREBIAS_RMSK)
#define HWIO_MMSS_ROT_WB_CSC_COMP0_PREBIAS_INM(m)      \
        in_dword_masked(HWIO_MMSS_ROT_WB_CSC_COMP0_PREBIAS_ADDR, m)
#define HWIO_MMSS_ROT_WB_CSC_COMP0_PREBIAS_OUT(v)      \
        out_dword(HWIO_MMSS_ROT_WB_CSC_COMP0_PREBIAS_ADDR,v)
#define HWIO_MMSS_ROT_WB_CSC_COMP0_PREBIAS_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_ROT_WB_CSC_COMP0_PREBIAS_ADDR,m,v,HWIO_MMSS_ROT_WB_CSC_COMP0_PREBIAS_IN)
#define HWIO_MMSS_ROT_WB_CSC_COMP0_PREBIAS_VALUE_BMSK                                0x1ff
#define HWIO_MMSS_ROT_WB_CSC_COMP0_PREBIAS_VALUE_SHFT                                  0x0

#define HWIO_MMSS_ROT_WB_CSC_COMP1_PREBIAS_ADDR                                 (MMSS_ROT_WB_REG_BASE      + 0x00000290)
#define HWIO_MMSS_ROT_WB_CSC_COMP1_PREBIAS_RMSK                                      0x1ff
#define HWIO_MMSS_ROT_WB_CSC_COMP1_PREBIAS_IN          \
        in_dword_masked(HWIO_MMSS_ROT_WB_CSC_COMP1_PREBIAS_ADDR, HWIO_MMSS_ROT_WB_CSC_COMP1_PREBIAS_RMSK)
#define HWIO_MMSS_ROT_WB_CSC_COMP1_PREBIAS_INM(m)      \
        in_dword_masked(HWIO_MMSS_ROT_WB_CSC_COMP1_PREBIAS_ADDR, m)
#define HWIO_MMSS_ROT_WB_CSC_COMP1_PREBIAS_OUT(v)      \
        out_dword(HWIO_MMSS_ROT_WB_CSC_COMP1_PREBIAS_ADDR,v)
#define HWIO_MMSS_ROT_WB_CSC_COMP1_PREBIAS_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_ROT_WB_CSC_COMP1_PREBIAS_ADDR,m,v,HWIO_MMSS_ROT_WB_CSC_COMP1_PREBIAS_IN)
#define HWIO_MMSS_ROT_WB_CSC_COMP1_PREBIAS_VALUE_BMSK                                0x1ff
#define HWIO_MMSS_ROT_WB_CSC_COMP1_PREBIAS_VALUE_SHFT                                  0x0

#define HWIO_MMSS_ROT_WB_CSC_COMP2_PREBIAS_ADDR                                 (MMSS_ROT_WB_REG_BASE      + 0x00000294)
#define HWIO_MMSS_ROT_WB_CSC_COMP2_PREBIAS_RMSK                                      0x1ff
#define HWIO_MMSS_ROT_WB_CSC_COMP2_PREBIAS_IN          \
        in_dword_masked(HWIO_MMSS_ROT_WB_CSC_COMP2_PREBIAS_ADDR, HWIO_MMSS_ROT_WB_CSC_COMP2_PREBIAS_RMSK)
#define HWIO_MMSS_ROT_WB_CSC_COMP2_PREBIAS_INM(m)      \
        in_dword_masked(HWIO_MMSS_ROT_WB_CSC_COMP2_PREBIAS_ADDR, m)
#define HWIO_MMSS_ROT_WB_CSC_COMP2_PREBIAS_OUT(v)      \
        out_dword(HWIO_MMSS_ROT_WB_CSC_COMP2_PREBIAS_ADDR,v)
#define HWIO_MMSS_ROT_WB_CSC_COMP2_PREBIAS_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_ROT_WB_CSC_COMP2_PREBIAS_ADDR,m,v,HWIO_MMSS_ROT_WB_CSC_COMP2_PREBIAS_IN)
#define HWIO_MMSS_ROT_WB_CSC_COMP2_PREBIAS_VALUE_BMSK                                0x1ff
#define HWIO_MMSS_ROT_WB_CSC_COMP2_PREBIAS_VALUE_SHFT                                  0x0

#define HWIO_MMSS_ROT_WB_CSC_COMP0_POSTBIAS_ADDR                                (MMSS_ROT_WB_REG_BASE      + 0x00000298)
#define HWIO_MMSS_ROT_WB_CSC_COMP0_POSTBIAS_RMSK                                     0x1ff
#define HWIO_MMSS_ROT_WB_CSC_COMP0_POSTBIAS_IN          \
        in_dword_masked(HWIO_MMSS_ROT_WB_CSC_COMP0_POSTBIAS_ADDR, HWIO_MMSS_ROT_WB_CSC_COMP0_POSTBIAS_RMSK)
#define HWIO_MMSS_ROT_WB_CSC_COMP0_POSTBIAS_INM(m)      \
        in_dword_masked(HWIO_MMSS_ROT_WB_CSC_COMP0_POSTBIAS_ADDR, m)
#define HWIO_MMSS_ROT_WB_CSC_COMP0_POSTBIAS_OUT(v)      \
        out_dword(HWIO_MMSS_ROT_WB_CSC_COMP0_POSTBIAS_ADDR,v)
#define HWIO_MMSS_ROT_WB_CSC_COMP0_POSTBIAS_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_ROT_WB_CSC_COMP0_POSTBIAS_ADDR,m,v,HWIO_MMSS_ROT_WB_CSC_COMP0_POSTBIAS_IN)
#define HWIO_MMSS_ROT_WB_CSC_COMP0_POSTBIAS_VALUE_BMSK                               0x1ff
#define HWIO_MMSS_ROT_WB_CSC_COMP0_POSTBIAS_VALUE_SHFT                                 0x0

#define HWIO_MMSS_ROT_WB_CSC_COMP1_POSTBIAS_ADDR                                (MMSS_ROT_WB_REG_BASE      + 0x0000029c)
#define HWIO_MMSS_ROT_WB_CSC_COMP1_POSTBIAS_RMSK                                     0x1ff
#define HWIO_MMSS_ROT_WB_CSC_COMP1_POSTBIAS_IN          \
        in_dword_masked(HWIO_MMSS_ROT_WB_CSC_COMP1_POSTBIAS_ADDR, HWIO_MMSS_ROT_WB_CSC_COMP1_POSTBIAS_RMSK)
#define HWIO_MMSS_ROT_WB_CSC_COMP1_POSTBIAS_INM(m)      \
        in_dword_masked(HWIO_MMSS_ROT_WB_CSC_COMP1_POSTBIAS_ADDR, m)
#define HWIO_MMSS_ROT_WB_CSC_COMP1_POSTBIAS_OUT(v)      \
        out_dword(HWIO_MMSS_ROT_WB_CSC_COMP1_POSTBIAS_ADDR,v)
#define HWIO_MMSS_ROT_WB_CSC_COMP1_POSTBIAS_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_ROT_WB_CSC_COMP1_POSTBIAS_ADDR,m,v,HWIO_MMSS_ROT_WB_CSC_COMP1_POSTBIAS_IN)
#define HWIO_MMSS_ROT_WB_CSC_COMP1_POSTBIAS_VALUE_BMSK                               0x1ff
#define HWIO_MMSS_ROT_WB_CSC_COMP1_POSTBIAS_VALUE_SHFT                                 0x0

#define HWIO_MMSS_ROT_WB_CSC_COMP2_POSTBIAS_ADDR                                (MMSS_ROT_WB_REG_BASE      + 0x000002a0)
#define HWIO_MMSS_ROT_WB_CSC_COMP2_POSTBIAS_RMSK                                     0x1ff
#define HWIO_MMSS_ROT_WB_CSC_COMP2_POSTBIAS_IN          \
        in_dword_masked(HWIO_MMSS_ROT_WB_CSC_COMP2_POSTBIAS_ADDR, HWIO_MMSS_ROT_WB_CSC_COMP2_POSTBIAS_RMSK)
#define HWIO_MMSS_ROT_WB_CSC_COMP2_POSTBIAS_INM(m)      \
        in_dword_masked(HWIO_MMSS_ROT_WB_CSC_COMP2_POSTBIAS_ADDR, m)
#define HWIO_MMSS_ROT_WB_CSC_COMP2_POSTBIAS_OUT(v)      \
        out_dword(HWIO_MMSS_ROT_WB_CSC_COMP2_POSTBIAS_ADDR,v)
#define HWIO_MMSS_ROT_WB_CSC_COMP2_POSTBIAS_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_ROT_WB_CSC_COMP2_POSTBIAS_ADDR,m,v,HWIO_MMSS_ROT_WB_CSC_COMP2_POSTBIAS_IN)
#define HWIO_MMSS_ROT_WB_CSC_COMP2_POSTBIAS_VALUE_BMSK                               0x1ff
#define HWIO_MMSS_ROT_WB_CSC_COMP2_POSTBIAS_VALUE_SHFT                                 0x0

#define HWIO_MMSS_ROT_WB_DST_ADDR_SW_STATUS_ADDR                                (MMSS_ROT_WB_REG_BASE      + 0x000002b0)
#define HWIO_MMSS_ROT_WB_DST_ADDR_SW_STATUS_RMSK                                       0x1
#define HWIO_MMSS_ROT_WB_DST_ADDR_SW_STATUS_IN          \
        in_dword_masked(HWIO_MMSS_ROT_WB_DST_ADDR_SW_STATUS_ADDR, HWIO_MMSS_ROT_WB_DST_ADDR_SW_STATUS_RMSK)
#define HWIO_MMSS_ROT_WB_DST_ADDR_SW_STATUS_INM(m)      \
        in_dword_masked(HWIO_MMSS_ROT_WB_DST_ADDR_SW_STATUS_ADDR, m)
#define HWIO_MMSS_ROT_WB_DST_ADDR_SW_STATUS_OUT(v)      \
        out_dword(HWIO_MMSS_ROT_WB_DST_ADDR_SW_STATUS_ADDR,v)
#define HWIO_MMSS_ROT_WB_DST_ADDR_SW_STATUS_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_ROT_WB_DST_ADDR_SW_STATUS_ADDR,m,v,HWIO_MMSS_ROT_WB_DST_ADDR_SW_STATUS_IN)
#define HWIO_MMSS_ROT_WB_DST_ADDR_SW_STATUS_DST_ADDR_CP_BMSK                           0x1
#define HWIO_MMSS_ROT_WB_DST_ADDR_SW_STATUS_DST_ADDR_CP_SHFT                           0x0

#define HWIO_MMSS_ROT_WB_CDP_CNTL_ADDR                                          (MMSS_ROT_WB_REG_BASE      + 0x000002b4)
#define HWIO_MMSS_ROT_WB_CDP_CNTL_RMSK                                                 0xb
#define HWIO_MMSS_ROT_WB_CDP_CNTL_IN          \
        in_dword_masked(HWIO_MMSS_ROT_WB_CDP_CNTL_ADDR, HWIO_MMSS_ROT_WB_CDP_CNTL_RMSK)
#define HWIO_MMSS_ROT_WB_CDP_CNTL_INM(m)      \
        in_dword_masked(HWIO_MMSS_ROT_WB_CDP_CNTL_ADDR, m)
#define HWIO_MMSS_ROT_WB_CDP_CNTL_OUT(v)      \
        out_dword(HWIO_MMSS_ROT_WB_CDP_CNTL_ADDR,v)
#define HWIO_MMSS_ROT_WB_CDP_CNTL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_ROT_WB_CDP_CNTL_ADDR,m,v,HWIO_MMSS_ROT_WB_CDP_CNTL_IN)
#define HWIO_MMSS_ROT_WB_CDP_CNTL_PRELOAD_ADDR_AHEAD_CNT_BMSK                          0x8
#define HWIO_MMSS_ROT_WB_CDP_CNTL_PRELOAD_ADDR_AHEAD_CNT_SHFT                          0x3
#define HWIO_MMSS_ROT_WB_CDP_CNTL_UBWC_META_CDP_EN_BMSK                                0x2
#define HWIO_MMSS_ROT_WB_CDP_CNTL_UBWC_META_CDP_EN_SHFT                                0x1
#define HWIO_MMSS_ROT_WB_CDP_CNTL_CDP_EN_BMSK                                          0x1
#define HWIO_MMSS_ROT_WB_CDP_CNTL_CDP_EN_SHFT                                          0x0

#define HWIO_MMSS_ROT_WB_STATUS_ADDR                                            (MMSS_ROT_WB_REG_BASE      + 0x000002b8)
#define HWIO_MMSS_ROT_WB_STATUS_RMSK                                                   0x1
#define HWIO_MMSS_ROT_WB_STATUS_IN          \
        in_dword_masked(HWIO_MMSS_ROT_WB_STATUS_ADDR, HWIO_MMSS_ROT_WB_STATUS_RMSK)
#define HWIO_MMSS_ROT_WB_STATUS_INM(m)      \
        in_dword_masked(HWIO_MMSS_ROT_WB_STATUS_ADDR, m)
#define HWIO_MMSS_ROT_WB_STATUS_UBWC_IDLE_BMSK                                         0x1
#define HWIO_MMSS_ROT_WB_STATUS_UBWC_IDLE_SHFT                                         0x0

#define HWIO_MMSS_ROT_WB_UBWC_ERROR_STATUS_ADDR                                 (MMSS_ROT_WB_REG_BASE      + 0x000002bc)
#define HWIO_MMSS_ROT_WB_UBWC_ERROR_STATUS_RMSK                                 0x80ff00ff
#define HWIO_MMSS_ROT_WB_UBWC_ERROR_STATUS_IN          \
        in_dword_masked(HWIO_MMSS_ROT_WB_UBWC_ERROR_STATUS_ADDR, HWIO_MMSS_ROT_WB_UBWC_ERROR_STATUS_RMSK)
#define HWIO_MMSS_ROT_WB_UBWC_ERROR_STATUS_INM(m)      \
        in_dword_masked(HWIO_MMSS_ROT_WB_UBWC_ERROR_STATUS_ADDR, m)
#define HWIO_MMSS_ROT_WB_UBWC_ERROR_STATUS_OUT(v)      \
        out_dword(HWIO_MMSS_ROT_WB_UBWC_ERROR_STATUS_ADDR,v)
#define HWIO_MMSS_ROT_WB_UBWC_ERROR_STATUS_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_ROT_WB_UBWC_ERROR_STATUS_ADDR,m,v,HWIO_MMSS_ROT_WB_UBWC_ERROR_STATUS_IN)
#define HWIO_MMSS_ROT_WB_UBWC_ERROR_STATUS_CODE_CLEAR_BMSK                      0x80000000
#define HWIO_MMSS_ROT_WB_UBWC_ERROR_STATUS_CODE_CLEAR_SHFT                            0x1f
#define HWIO_MMSS_ROT_WB_UBWC_ERROR_STATUS_ERROR_COUNT_BMSK                       0xff0000
#define HWIO_MMSS_ROT_WB_UBWC_ERROR_STATUS_ERROR_COUNT_SHFT                           0x10
#define HWIO_MMSS_ROT_WB_UBWC_ERROR_STATUS_CODE_BMSK                                  0xff
#define HWIO_MMSS_ROT_WB_UBWC_ERROR_STATUS_CODE_SHFT                                   0x0

#define HWIO_MMSS_ROT_WB_OUT_IMG_SIZE_ADDR                                      (MMSS_ROT_WB_REG_BASE      + 0x000002c0)
#define HWIO_MMSS_ROT_WB_OUT_IMG_SIZE_RMSK                                      0xffffffff
#define HWIO_MMSS_ROT_WB_OUT_IMG_SIZE_IN          \
        in_dword_masked(HWIO_MMSS_ROT_WB_OUT_IMG_SIZE_ADDR, HWIO_MMSS_ROT_WB_OUT_IMG_SIZE_RMSK)
#define HWIO_MMSS_ROT_WB_OUT_IMG_SIZE_INM(m)      \
        in_dword_masked(HWIO_MMSS_ROT_WB_OUT_IMG_SIZE_ADDR, m)
#define HWIO_MMSS_ROT_WB_OUT_IMG_SIZE_OUT(v)      \
        out_dword(HWIO_MMSS_ROT_WB_OUT_IMG_SIZE_ADDR,v)
#define HWIO_MMSS_ROT_WB_OUT_IMG_SIZE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_ROT_WB_OUT_IMG_SIZE_ADDR,m,v,HWIO_MMSS_ROT_WB_OUT_IMG_SIZE_IN)
#define HWIO_MMSS_ROT_WB_OUT_IMG_SIZE_IMG_H_BMSK                                0xffff0000
#define HWIO_MMSS_ROT_WB_OUT_IMG_SIZE_IMG_H_SHFT                                      0x10
#define HWIO_MMSS_ROT_WB_OUT_IMG_SIZE_IMG_W_BMSK                                    0xffff
#define HWIO_MMSS_ROT_WB_OUT_IMG_SIZE_IMG_W_SHFT                                       0x0

#define HWIO_MMSS_ROT_WB_OUT_XY_ADDR                                            (MMSS_ROT_WB_REG_BASE      + 0x000002c4)
#define HWIO_MMSS_ROT_WB_OUT_XY_RMSK                                            0xffffffff
#define HWIO_MMSS_ROT_WB_OUT_XY_IN          \
        in_dword_masked(HWIO_MMSS_ROT_WB_OUT_XY_ADDR, HWIO_MMSS_ROT_WB_OUT_XY_RMSK)
#define HWIO_MMSS_ROT_WB_OUT_XY_INM(m)      \
        in_dword_masked(HWIO_MMSS_ROT_WB_OUT_XY_ADDR, m)
#define HWIO_MMSS_ROT_WB_OUT_XY_OUT(v)      \
        out_dword(HWIO_MMSS_ROT_WB_OUT_XY_ADDR,v)
#define HWIO_MMSS_ROT_WB_OUT_XY_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_ROT_WB_OUT_XY_ADDR,m,v,HWIO_MMSS_ROT_WB_OUT_XY_IN)
#define HWIO_MMSS_ROT_WB_OUT_XY_DST_Y_BMSK                                      0xffff0000
#define HWIO_MMSS_ROT_WB_OUT_XY_DST_Y_SHFT                                            0x10
#define HWIO_MMSS_ROT_WB_OUT_XY_DST_X_BMSK                                          0xffff
#define HWIO_MMSS_ROT_WB_OUT_XY_DST_X_SHFT                                             0x0

/*----------------------------------------------------------------------------
 * MODULE: MMSS_ROT_REGDMA
 *--------------------------------------------------------------------------*/

/*----------------------------------------------------------------------------
 * MODULE: MMSS_ROT_REGDMA_RAM
 *--------------------------------------------------------------------------*/

#define HWIO_MMSS_ROT_REGDMA_RAM_REGDMA_CMD_RAM_i_ADDR(i)                       (MMSS_ROT_REGDMA_RAM_REG_BASE      + 0x00000000 + 0x4 * (i))
#define HWIO_MMSS_ROT_REGDMA_RAM_REGDMA_CMD_RAM_i_RMSK                          0xffffffff
#define HWIO_MMSS_ROT_REGDMA_RAM_REGDMA_CMD_RAM_i_MAXi                                2047
#define HWIO_MMSS_ROT_REGDMA_RAM_REGDMA_CMD_RAM_i_INI(i)        \
        in_dword_masked(HWIO_MMSS_ROT_REGDMA_RAM_REGDMA_CMD_RAM_i_ADDR(i), HWIO_MMSS_ROT_REGDMA_RAM_REGDMA_CMD_RAM_i_RMSK)
#define HWIO_MMSS_ROT_REGDMA_RAM_REGDMA_CMD_RAM_i_INMI(i,mask)    \
        in_dword_masked(HWIO_MMSS_ROT_REGDMA_RAM_REGDMA_CMD_RAM_i_ADDR(i), mask)
#define HWIO_MMSS_ROT_REGDMA_RAM_REGDMA_CMD_RAM_i_OUTI(i,val)    \
        out_dword(HWIO_MMSS_ROT_REGDMA_RAM_REGDMA_CMD_RAM_i_ADDR(i),val)
#define HWIO_MMSS_ROT_REGDMA_RAM_REGDMA_CMD_RAM_i_OUTMI(i,mask,val) \
        out_dword_masked_ns(HWIO_MMSS_ROT_REGDMA_RAM_REGDMA_CMD_RAM_i_ADDR(i),mask,val,HWIO_MMSS_ROT_REGDMA_RAM_REGDMA_CMD_RAM_i_INI(i))
#define HWIO_MMSS_ROT_REGDMA_RAM_REGDMA_CMD_RAM_i_REGDMA_CMD_DATA_BMSK          0xffffffff
#define HWIO_MMSS_ROT_REGDMA_RAM_REGDMA_CMD_RAM_i_REGDMA_CMD_DATA_SHFT                 0x0

/*----------------------------------------------------------------------------
 * MODULE: MMSS_ROT_REGDMA_CSR
 *--------------------------------------------------------------------------*/

#define HWIO_MMSS_ROT_REGDMA_CSR_REGDMA_OP_MODE_ADDR                                                     (MMSS_ROT_REGDMA_CSR_REG_BASE      + 0x00000000)
#define HWIO_MMSS_ROT_REGDMA_CSR_REGDMA_OP_MODE_RMSK                                                        0x10101
#define HWIO_MMSS_ROT_REGDMA_CSR_REGDMA_OP_MODE_IN          \
        in_dword_masked(HWIO_MMSS_ROT_REGDMA_CSR_REGDMA_OP_MODE_ADDR, HWIO_MMSS_ROT_REGDMA_CSR_REGDMA_OP_MODE_RMSK)
#define HWIO_MMSS_ROT_REGDMA_CSR_REGDMA_OP_MODE_INM(m)      \
        in_dword_masked(HWIO_MMSS_ROT_REGDMA_CSR_REGDMA_OP_MODE_ADDR, m)
#define HWIO_MMSS_ROT_REGDMA_CSR_REGDMA_OP_MODE_OUT(v)      \
        out_dword(HWIO_MMSS_ROT_REGDMA_CSR_REGDMA_OP_MODE_ADDR,v)
#define HWIO_MMSS_ROT_REGDMA_CSR_REGDMA_OP_MODE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_ROT_REGDMA_CSR_REGDMA_OP_MODE_ADDR,m,v,HWIO_MMSS_ROT_REGDMA_CSR_REGDMA_OP_MODE_IN)
#define HWIO_MMSS_ROT_REGDMA_CSR_REGDMA_OP_MODE_HALT_EN_BMSK                                                0x10000
#define HWIO_MMSS_ROT_REGDMA_CSR_REGDMA_OP_MODE_HALT_EN_SHFT                                                   0x10
#define HWIO_MMSS_ROT_REGDMA_CSR_REGDMA_OP_MODE_SECURE_EN_BMSK                                                0x100
#define HWIO_MMSS_ROT_REGDMA_CSR_REGDMA_OP_MODE_SECURE_EN_SHFT                                                  0x8
#define HWIO_MMSS_ROT_REGDMA_CSR_REGDMA_OP_MODE_REGDMA_EN_BMSK                                                  0x1
#define HWIO_MMSS_ROT_REGDMA_CSR_REGDMA_OP_MODE_REGDMA_EN_SHFT                                                  0x0

#define HWIO_MMSS_ROT_REGDMA_CSR_REGDMA_VERSION_ADDR                                                     (MMSS_ROT_REGDMA_CSR_REG_BASE      + 0x00000004)
#define HWIO_MMSS_ROT_REGDMA_CSR_REGDMA_VERSION_RMSK                                                     0xffffffff
#define HWIO_MMSS_ROT_REGDMA_CSR_REGDMA_VERSION_IN          \
        in_dword_masked(HWIO_MMSS_ROT_REGDMA_CSR_REGDMA_VERSION_ADDR, HWIO_MMSS_ROT_REGDMA_CSR_REGDMA_VERSION_RMSK)
#define HWIO_MMSS_ROT_REGDMA_CSR_REGDMA_VERSION_INM(m)      \
        in_dword_masked(HWIO_MMSS_ROT_REGDMA_CSR_REGDMA_VERSION_ADDR, m)
#define HWIO_MMSS_ROT_REGDMA_CSR_REGDMA_VERSION_VERSION_BMSK                                             0xffffffff
#define HWIO_MMSS_ROT_REGDMA_CSR_REGDMA_VERSION_VERSION_SHFT                                                    0x0

#define HWIO_MMSS_ROT_REGDMA_CSR_REGDMA_QUEUE_0_SUBMIT_ADDR                                              (MMSS_ROT_REGDMA_CSR_REG_BASE      + 0x00000010)
#define HWIO_MMSS_ROT_REGDMA_CSR_REGDMA_QUEUE_0_SUBMIT_RMSK                                              0xf8ffffff
#define HWIO_MMSS_ROT_REGDMA_CSR_REGDMA_QUEUE_0_SUBMIT_IN          \
        in_dword_masked(HWIO_MMSS_ROT_REGDMA_CSR_REGDMA_QUEUE_0_SUBMIT_ADDR, HWIO_MMSS_ROT_REGDMA_CSR_REGDMA_QUEUE_0_SUBMIT_RMSK)
#define HWIO_MMSS_ROT_REGDMA_CSR_REGDMA_QUEUE_0_SUBMIT_INM(m)      \
        in_dword_masked(HWIO_MMSS_ROT_REGDMA_CSR_REGDMA_QUEUE_0_SUBMIT_ADDR, m)
#define HWIO_MMSS_ROT_REGDMA_CSR_REGDMA_QUEUE_0_SUBMIT_OUT(v)      \
        out_dword(HWIO_MMSS_ROT_REGDMA_CSR_REGDMA_QUEUE_0_SUBMIT_ADDR,v)
#define HWIO_MMSS_ROT_REGDMA_CSR_REGDMA_QUEUE_0_SUBMIT_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_ROT_REGDMA_CSR_REGDMA_QUEUE_0_SUBMIT_ADDR,m,v,HWIO_MMSS_ROT_REGDMA_CSR_REGDMA_QUEUE_0_SUBMIT_IN)
#define HWIO_MMSS_ROT_REGDMA_CSR_REGDMA_QUEUE_0_SUBMIT_INT_EN_BMSK                                       0xc0000000
#define HWIO_MMSS_ROT_REGDMA_CSR_REGDMA_QUEUE_0_SUBMIT_INT_EN_SHFT                                             0x1e
#define HWIO_MMSS_ROT_REGDMA_CSR_REGDMA_QUEUE_0_SUBMIT_TRIG_SEL_BMSK                                     0x38000000
#define HWIO_MMSS_ROT_REGDMA_CSR_REGDMA_QUEUE_0_SUBMIT_TRIG_SEL_SHFT                                           0x1b
#define HWIO_MMSS_ROT_REGDMA_CSR_REGDMA_QUEUE_0_SUBMIT_CMD_LENGTH_BMSK                                     0xffc000
#define HWIO_MMSS_ROT_REGDMA_CSR_REGDMA_QUEUE_0_SUBMIT_CMD_LENGTH_SHFT                                          0xe
#define HWIO_MMSS_ROT_REGDMA_CSR_REGDMA_QUEUE_0_SUBMIT_CMD_OFFSET_BMSK                                       0x3fff
#define HWIO_MMSS_ROT_REGDMA_CSR_REGDMA_QUEUE_0_SUBMIT_CMD_OFFSET_SHFT                                          0x0

#define HWIO_MMSS_ROT_REGDMA_CSR_REGDMA_QUEUE_0_STATUS_ADDR                                              (MMSS_ROT_REGDMA_CSR_REG_BASE      + 0x00000014)
#define HWIO_MMSS_ROT_REGDMA_CSR_REGDMA_QUEUE_0_STATUS_RMSK                                                   0xf3f
#define HWIO_MMSS_ROT_REGDMA_CSR_REGDMA_QUEUE_0_STATUS_IN          \
        in_dword_masked(HWIO_MMSS_ROT_REGDMA_CSR_REGDMA_QUEUE_0_STATUS_ADDR, HWIO_MMSS_ROT_REGDMA_CSR_REGDMA_QUEUE_0_STATUS_RMSK)
#define HWIO_MMSS_ROT_REGDMA_CSR_REGDMA_QUEUE_0_STATUS_INM(m)      \
        in_dword_masked(HWIO_MMSS_ROT_REGDMA_CSR_REGDMA_QUEUE_0_STATUS_ADDR, m)
#define HWIO_MMSS_ROT_REGDMA_CSR_REGDMA_QUEUE_0_STATUS_STATUS_BMSK                                            0xf00
#define HWIO_MMSS_ROT_REGDMA_CSR_REGDMA_QUEUE_0_STATUS_STATUS_SHFT                                              0x8
#define HWIO_MMSS_ROT_REGDMA_CSR_REGDMA_QUEUE_0_STATUS_FULLNESS_BMSK                                           0x3f
#define HWIO_MMSS_ROT_REGDMA_CSR_REGDMA_QUEUE_0_STATUS_FULLNESS_SHFT                                            0x0

#define HWIO_MMSS_ROT_REGDMA_CSR_REGDMA_QUEUE_1_SUBMIT_ADDR                                              (MMSS_ROT_REGDMA_CSR_REG_BASE      + 0x00000018)
#define HWIO_MMSS_ROT_REGDMA_CSR_REGDMA_QUEUE_1_SUBMIT_RMSK                                              0xf8ffffff
#define HWIO_MMSS_ROT_REGDMA_CSR_REGDMA_QUEUE_1_SUBMIT_IN          \
        in_dword_masked(HWIO_MMSS_ROT_REGDMA_CSR_REGDMA_QUEUE_1_SUBMIT_ADDR, HWIO_MMSS_ROT_REGDMA_CSR_REGDMA_QUEUE_1_SUBMIT_RMSK)
#define HWIO_MMSS_ROT_REGDMA_CSR_REGDMA_QUEUE_1_SUBMIT_INM(m)      \
        in_dword_masked(HWIO_MMSS_ROT_REGDMA_CSR_REGDMA_QUEUE_1_SUBMIT_ADDR, m)
#define HWIO_MMSS_ROT_REGDMA_CSR_REGDMA_QUEUE_1_SUBMIT_OUT(v)      \
        out_dword(HWIO_MMSS_ROT_REGDMA_CSR_REGDMA_QUEUE_1_SUBMIT_ADDR,v)
#define HWIO_MMSS_ROT_REGDMA_CSR_REGDMA_QUEUE_1_SUBMIT_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_ROT_REGDMA_CSR_REGDMA_QUEUE_1_SUBMIT_ADDR,m,v,HWIO_MMSS_ROT_REGDMA_CSR_REGDMA_QUEUE_1_SUBMIT_IN)
#define HWIO_MMSS_ROT_REGDMA_CSR_REGDMA_QUEUE_1_SUBMIT_INT_EN_BMSK                                       0xc0000000
#define HWIO_MMSS_ROT_REGDMA_CSR_REGDMA_QUEUE_1_SUBMIT_INT_EN_SHFT                                             0x1e
#define HWIO_MMSS_ROT_REGDMA_CSR_REGDMA_QUEUE_1_SUBMIT_TRIG_SEL_BMSK                                     0x38000000
#define HWIO_MMSS_ROT_REGDMA_CSR_REGDMA_QUEUE_1_SUBMIT_TRIG_SEL_SHFT                                           0x1b
#define HWIO_MMSS_ROT_REGDMA_CSR_REGDMA_QUEUE_1_SUBMIT_CMD_LENGTH_BMSK                                     0xffc000
#define HWIO_MMSS_ROT_REGDMA_CSR_REGDMA_QUEUE_1_SUBMIT_CMD_LENGTH_SHFT                                          0xe
#define HWIO_MMSS_ROT_REGDMA_CSR_REGDMA_QUEUE_1_SUBMIT_CMD_OFFSET_BMSK                                       0x3fff
#define HWIO_MMSS_ROT_REGDMA_CSR_REGDMA_QUEUE_1_SUBMIT_CMD_OFFSET_SHFT                                          0x0

#define HWIO_MMSS_ROT_REGDMA_CSR_REGDMA_QUEUE_1_STATUS_ADDR                                              (MMSS_ROT_REGDMA_CSR_REG_BASE      + 0x0000001c)
#define HWIO_MMSS_ROT_REGDMA_CSR_REGDMA_QUEUE_1_STATUS_RMSK                                                   0xf3f
#define HWIO_MMSS_ROT_REGDMA_CSR_REGDMA_QUEUE_1_STATUS_IN          \
        in_dword_masked(HWIO_MMSS_ROT_REGDMA_CSR_REGDMA_QUEUE_1_STATUS_ADDR, HWIO_MMSS_ROT_REGDMA_CSR_REGDMA_QUEUE_1_STATUS_RMSK)
#define HWIO_MMSS_ROT_REGDMA_CSR_REGDMA_QUEUE_1_STATUS_INM(m)      \
        in_dword_masked(HWIO_MMSS_ROT_REGDMA_CSR_REGDMA_QUEUE_1_STATUS_ADDR, m)
#define HWIO_MMSS_ROT_REGDMA_CSR_REGDMA_QUEUE_1_STATUS_STATUS_BMSK                                            0xf00
#define HWIO_MMSS_ROT_REGDMA_CSR_REGDMA_QUEUE_1_STATUS_STATUS_SHFT                                              0x8
#define HWIO_MMSS_ROT_REGDMA_CSR_REGDMA_QUEUE_1_STATUS_FULLNESS_BMSK                                           0x3f
#define HWIO_MMSS_ROT_REGDMA_CSR_REGDMA_QUEUE_1_STATUS_FULLNESS_SHFT                                            0x0

#define HWIO_MMSS_ROT_REGDMA_CSR_REGDMA_BLOCK_LO_0_ADDR                                                  (MMSS_ROT_REGDMA_CSR_REG_BASE      + 0x00000020)
#define HWIO_MMSS_ROT_REGDMA_CSR_REGDMA_BLOCK_LO_0_RMSK                                                     0xfffff
#define HWIO_MMSS_ROT_REGDMA_CSR_REGDMA_BLOCK_LO_0_IN          \
        in_dword_masked(HWIO_MMSS_ROT_REGDMA_CSR_REGDMA_BLOCK_LO_0_ADDR, HWIO_MMSS_ROT_REGDMA_CSR_REGDMA_BLOCK_LO_0_RMSK)
#define HWIO_MMSS_ROT_REGDMA_CSR_REGDMA_BLOCK_LO_0_INM(m)      \
        in_dword_masked(HWIO_MMSS_ROT_REGDMA_CSR_REGDMA_BLOCK_LO_0_ADDR, m)
#define HWIO_MMSS_ROT_REGDMA_CSR_REGDMA_BLOCK_LO_0_OUT(v)      \
        out_dword(HWIO_MMSS_ROT_REGDMA_CSR_REGDMA_BLOCK_LO_0_ADDR,v)
#define HWIO_MMSS_ROT_REGDMA_CSR_REGDMA_BLOCK_LO_0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_ROT_REGDMA_CSR_REGDMA_BLOCK_LO_0_ADDR,m,v,HWIO_MMSS_ROT_REGDMA_CSR_REGDMA_BLOCK_LO_0_IN)
#define HWIO_MMSS_ROT_REGDMA_CSR_REGDMA_BLOCK_LO_0_BLOCK_ADDRESS_LO_BMSK                                    0xfffff
#define HWIO_MMSS_ROT_REGDMA_CSR_REGDMA_BLOCK_LO_0_BLOCK_ADDRESS_LO_SHFT                                        0x0

#define HWIO_MMSS_ROT_REGDMA_CSR_REGDMA_BLOCK_HI_0_ADDR                                                  (MMSS_ROT_REGDMA_CSR_REG_BASE      + 0x00000024)
#define HWIO_MMSS_ROT_REGDMA_CSR_REGDMA_BLOCK_HI_0_RMSK                                                     0xfffff
#define HWIO_MMSS_ROT_REGDMA_CSR_REGDMA_BLOCK_HI_0_IN          \
        in_dword_masked(HWIO_MMSS_ROT_REGDMA_CSR_REGDMA_BLOCK_HI_0_ADDR, HWIO_MMSS_ROT_REGDMA_CSR_REGDMA_BLOCK_HI_0_RMSK)
#define HWIO_MMSS_ROT_REGDMA_CSR_REGDMA_BLOCK_HI_0_INM(m)      \
        in_dword_masked(HWIO_MMSS_ROT_REGDMA_CSR_REGDMA_BLOCK_HI_0_ADDR, m)
#define HWIO_MMSS_ROT_REGDMA_CSR_REGDMA_BLOCK_HI_0_OUT(v)      \
        out_dword(HWIO_MMSS_ROT_REGDMA_CSR_REGDMA_BLOCK_HI_0_ADDR,v)
#define HWIO_MMSS_ROT_REGDMA_CSR_REGDMA_BLOCK_HI_0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_ROT_REGDMA_CSR_REGDMA_BLOCK_HI_0_ADDR,m,v,HWIO_MMSS_ROT_REGDMA_CSR_REGDMA_BLOCK_HI_0_IN)
#define HWIO_MMSS_ROT_REGDMA_CSR_REGDMA_BLOCK_HI_0_BLOCK_ADDRESS_HI_BMSK                                    0xfffff
#define HWIO_MMSS_ROT_REGDMA_CSR_REGDMA_BLOCK_HI_0_BLOCK_ADDRESS_HI_SHFT                                        0x0

#define HWIO_MMSS_ROT_REGDMA_CSR_REGDMA_BLOCK_LO_1_ADDR                                                  (MMSS_ROT_REGDMA_CSR_REG_BASE      + 0x00000028)
#define HWIO_MMSS_ROT_REGDMA_CSR_REGDMA_BLOCK_LO_1_RMSK                                                     0xfffff
#define HWIO_MMSS_ROT_REGDMA_CSR_REGDMA_BLOCK_LO_1_IN          \
        in_dword_masked(HWIO_MMSS_ROT_REGDMA_CSR_REGDMA_BLOCK_LO_1_ADDR, HWIO_MMSS_ROT_REGDMA_CSR_REGDMA_BLOCK_LO_1_RMSK)
#define HWIO_MMSS_ROT_REGDMA_CSR_REGDMA_BLOCK_LO_1_INM(m)      \
        in_dword_masked(HWIO_MMSS_ROT_REGDMA_CSR_REGDMA_BLOCK_LO_1_ADDR, m)
#define HWIO_MMSS_ROT_REGDMA_CSR_REGDMA_BLOCK_LO_1_OUT(v)      \
        out_dword(HWIO_MMSS_ROT_REGDMA_CSR_REGDMA_BLOCK_LO_1_ADDR,v)
#define HWIO_MMSS_ROT_REGDMA_CSR_REGDMA_BLOCK_LO_1_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_ROT_REGDMA_CSR_REGDMA_BLOCK_LO_1_ADDR,m,v,HWIO_MMSS_ROT_REGDMA_CSR_REGDMA_BLOCK_LO_1_IN)
#define HWIO_MMSS_ROT_REGDMA_CSR_REGDMA_BLOCK_LO_1_BLOCK_ADDRESS_LO_BMSK                                    0xfffff
#define HWIO_MMSS_ROT_REGDMA_CSR_REGDMA_BLOCK_LO_1_BLOCK_ADDRESS_LO_SHFT                                        0x0

#define HWIO_MMSS_ROT_REGDMA_CSR_REGDMA_BLOCK_HI_1_ADDR                                                  (MMSS_ROT_REGDMA_CSR_REG_BASE      + 0x0000002c)
#define HWIO_MMSS_ROT_REGDMA_CSR_REGDMA_BLOCK_HI_1_RMSK                                                     0xfffff
#define HWIO_MMSS_ROT_REGDMA_CSR_REGDMA_BLOCK_HI_1_IN          \
        in_dword_masked(HWIO_MMSS_ROT_REGDMA_CSR_REGDMA_BLOCK_HI_1_ADDR, HWIO_MMSS_ROT_REGDMA_CSR_REGDMA_BLOCK_HI_1_RMSK)
#define HWIO_MMSS_ROT_REGDMA_CSR_REGDMA_BLOCK_HI_1_INM(m)      \
        in_dword_masked(HWIO_MMSS_ROT_REGDMA_CSR_REGDMA_BLOCK_HI_1_ADDR, m)
#define HWIO_MMSS_ROT_REGDMA_CSR_REGDMA_BLOCK_HI_1_OUT(v)      \
        out_dword(HWIO_MMSS_ROT_REGDMA_CSR_REGDMA_BLOCK_HI_1_ADDR,v)
#define HWIO_MMSS_ROT_REGDMA_CSR_REGDMA_BLOCK_HI_1_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_ROT_REGDMA_CSR_REGDMA_BLOCK_HI_1_ADDR,m,v,HWIO_MMSS_ROT_REGDMA_CSR_REGDMA_BLOCK_HI_1_IN)
#define HWIO_MMSS_ROT_REGDMA_CSR_REGDMA_BLOCK_HI_1_BLOCK_ADDRESS_HI_BMSK                                    0xfffff
#define HWIO_MMSS_ROT_REGDMA_CSR_REGDMA_BLOCK_HI_1_BLOCK_ADDRESS_HI_SHFT                                        0x0

#define HWIO_MMSS_ROT_REGDMA_CSR_REGDMA_BLOCK_LO_2_ADDR                                                  (MMSS_ROT_REGDMA_CSR_REG_BASE      + 0x00000030)
#define HWIO_MMSS_ROT_REGDMA_CSR_REGDMA_BLOCK_LO_2_RMSK                                                     0xfffff
#define HWIO_MMSS_ROT_REGDMA_CSR_REGDMA_BLOCK_LO_2_IN          \
        in_dword_masked(HWIO_MMSS_ROT_REGDMA_CSR_REGDMA_BLOCK_LO_2_ADDR, HWIO_MMSS_ROT_REGDMA_CSR_REGDMA_BLOCK_LO_2_RMSK)
#define HWIO_MMSS_ROT_REGDMA_CSR_REGDMA_BLOCK_LO_2_INM(m)      \
        in_dword_masked(HWIO_MMSS_ROT_REGDMA_CSR_REGDMA_BLOCK_LO_2_ADDR, m)
#define HWIO_MMSS_ROT_REGDMA_CSR_REGDMA_BLOCK_LO_2_OUT(v)      \
        out_dword(HWIO_MMSS_ROT_REGDMA_CSR_REGDMA_BLOCK_LO_2_ADDR,v)
#define HWIO_MMSS_ROT_REGDMA_CSR_REGDMA_BLOCK_LO_2_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_ROT_REGDMA_CSR_REGDMA_BLOCK_LO_2_ADDR,m,v,HWIO_MMSS_ROT_REGDMA_CSR_REGDMA_BLOCK_LO_2_IN)
#define HWIO_MMSS_ROT_REGDMA_CSR_REGDMA_BLOCK_LO_2_BLOCK_ADDRESS_LO_BMSK                                    0xfffff
#define HWIO_MMSS_ROT_REGDMA_CSR_REGDMA_BLOCK_LO_2_BLOCK_ADDRESS_LO_SHFT                                        0x0

#define HWIO_MMSS_ROT_REGDMA_CSR_REGDMA_BLOCK_HI_2_ADDR                                                  (MMSS_ROT_REGDMA_CSR_REG_BASE      + 0x00000034)
#define HWIO_MMSS_ROT_REGDMA_CSR_REGDMA_BLOCK_HI_2_RMSK                                                     0xfffff
#define HWIO_MMSS_ROT_REGDMA_CSR_REGDMA_BLOCK_HI_2_IN          \
        in_dword_masked(HWIO_MMSS_ROT_REGDMA_CSR_REGDMA_BLOCK_HI_2_ADDR, HWIO_MMSS_ROT_REGDMA_CSR_REGDMA_BLOCK_HI_2_RMSK)
#define HWIO_MMSS_ROT_REGDMA_CSR_REGDMA_BLOCK_HI_2_INM(m)      \
        in_dword_masked(HWIO_MMSS_ROT_REGDMA_CSR_REGDMA_BLOCK_HI_2_ADDR, m)
#define HWIO_MMSS_ROT_REGDMA_CSR_REGDMA_BLOCK_HI_2_OUT(v)      \
        out_dword(HWIO_MMSS_ROT_REGDMA_CSR_REGDMA_BLOCK_HI_2_ADDR,v)
#define HWIO_MMSS_ROT_REGDMA_CSR_REGDMA_BLOCK_HI_2_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_ROT_REGDMA_CSR_REGDMA_BLOCK_HI_2_ADDR,m,v,HWIO_MMSS_ROT_REGDMA_CSR_REGDMA_BLOCK_HI_2_IN)
#define HWIO_MMSS_ROT_REGDMA_CSR_REGDMA_BLOCK_HI_2_BLOCK_ADDRESS_HI_BMSK                                    0xfffff
#define HWIO_MMSS_ROT_REGDMA_CSR_REGDMA_BLOCK_HI_2_BLOCK_ADDRESS_HI_SHFT                                        0x0

#define HWIO_MMSS_ROT_REGDMA_CSR_REGDMA_BLOCK_LO_3_ADDR                                                  (MMSS_ROT_REGDMA_CSR_REG_BASE      + 0x00000038)
#define HWIO_MMSS_ROT_REGDMA_CSR_REGDMA_BLOCK_LO_3_RMSK                                                     0xfffff
#define HWIO_MMSS_ROT_REGDMA_CSR_REGDMA_BLOCK_LO_3_IN          \
        in_dword_masked(HWIO_MMSS_ROT_REGDMA_CSR_REGDMA_BLOCK_LO_3_ADDR, HWIO_MMSS_ROT_REGDMA_CSR_REGDMA_BLOCK_LO_3_RMSK)
#define HWIO_MMSS_ROT_REGDMA_CSR_REGDMA_BLOCK_LO_3_INM(m)      \
        in_dword_masked(HWIO_MMSS_ROT_REGDMA_CSR_REGDMA_BLOCK_LO_3_ADDR, m)
#define HWIO_MMSS_ROT_REGDMA_CSR_REGDMA_BLOCK_LO_3_OUT(v)      \
        out_dword(HWIO_MMSS_ROT_REGDMA_CSR_REGDMA_BLOCK_LO_3_ADDR,v)
#define HWIO_MMSS_ROT_REGDMA_CSR_REGDMA_BLOCK_LO_3_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_ROT_REGDMA_CSR_REGDMA_BLOCK_LO_3_ADDR,m,v,HWIO_MMSS_ROT_REGDMA_CSR_REGDMA_BLOCK_LO_3_IN)
#define HWIO_MMSS_ROT_REGDMA_CSR_REGDMA_BLOCK_LO_3_BLOCK_ADDRESS_LO_BMSK                                    0xfffff
#define HWIO_MMSS_ROT_REGDMA_CSR_REGDMA_BLOCK_LO_3_BLOCK_ADDRESS_LO_SHFT                                        0x0

#define HWIO_MMSS_ROT_REGDMA_CSR_REGDMA_BLOCK_HI_3_ADDR                                                  (MMSS_ROT_REGDMA_CSR_REG_BASE      + 0x0000003c)
#define HWIO_MMSS_ROT_REGDMA_CSR_REGDMA_BLOCK_HI_3_RMSK                                                     0xfffff
#define HWIO_MMSS_ROT_REGDMA_CSR_REGDMA_BLOCK_HI_3_IN          \
        in_dword_masked(HWIO_MMSS_ROT_REGDMA_CSR_REGDMA_BLOCK_HI_3_ADDR, HWIO_MMSS_ROT_REGDMA_CSR_REGDMA_BLOCK_HI_3_RMSK)
#define HWIO_MMSS_ROT_REGDMA_CSR_REGDMA_BLOCK_HI_3_INM(m)      \
        in_dword_masked(HWIO_MMSS_ROT_REGDMA_CSR_REGDMA_BLOCK_HI_3_ADDR, m)
#define HWIO_MMSS_ROT_REGDMA_CSR_REGDMA_BLOCK_HI_3_OUT(v)      \
        out_dword(HWIO_MMSS_ROT_REGDMA_CSR_REGDMA_BLOCK_HI_3_ADDR,v)
#define HWIO_MMSS_ROT_REGDMA_CSR_REGDMA_BLOCK_HI_3_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_ROT_REGDMA_CSR_REGDMA_BLOCK_HI_3_ADDR,m,v,HWIO_MMSS_ROT_REGDMA_CSR_REGDMA_BLOCK_HI_3_IN)
#define HWIO_MMSS_ROT_REGDMA_CSR_REGDMA_BLOCK_HI_3_BLOCK_ADDRESS_HI_BMSK                                    0xfffff
#define HWIO_MMSS_ROT_REGDMA_CSR_REGDMA_BLOCK_HI_3_BLOCK_ADDRESS_HI_SHFT                                        0x0

#define HWIO_MMSS_ROT_REGDMA_CSR_REGDMA_WD_TIMER_CTL_ADDR                                                (MMSS_ROT_REGDMA_CSR_REG_BASE      + 0x00000040)
#define HWIO_MMSS_ROT_REGDMA_CSR_REGDMA_WD_TIMER_CTL_RMSK                                                       0x1
#define HWIO_MMSS_ROT_REGDMA_CSR_REGDMA_WD_TIMER_CTL_OUT(v)      \
        out_dword(HWIO_MMSS_ROT_REGDMA_CSR_REGDMA_WD_TIMER_CTL_ADDR,v)
#define HWIO_MMSS_ROT_REGDMA_CSR_REGDMA_WD_TIMER_CTL_REGDMA_WD_TIMER_CLEAR_BMSK                                 0x1
#define HWIO_MMSS_ROT_REGDMA_CSR_REGDMA_WD_TIMER_CTL_REGDMA_WD_TIMER_CLEAR_SHFT                                 0x0

#define HWIO_MMSS_ROT_REGDMA_CSR_REGDMA_WD_TIMER_CTL2_ADDR                                               (MMSS_ROT_REGDMA_CSR_REG_BASE      + 0x00000044)
#define HWIO_MMSS_ROT_REGDMA_CSR_REGDMA_WD_TIMER_CTL2_RMSK                                                    0x11f
#define HWIO_MMSS_ROT_REGDMA_CSR_REGDMA_WD_TIMER_CTL2_IN          \
        in_dword_masked(HWIO_MMSS_ROT_REGDMA_CSR_REGDMA_WD_TIMER_CTL2_ADDR, HWIO_MMSS_ROT_REGDMA_CSR_REGDMA_WD_TIMER_CTL2_RMSK)
#define HWIO_MMSS_ROT_REGDMA_CSR_REGDMA_WD_TIMER_CTL2_INM(m)      \
        in_dword_masked(HWIO_MMSS_ROT_REGDMA_CSR_REGDMA_WD_TIMER_CTL2_ADDR, m)
#define HWIO_MMSS_ROT_REGDMA_CSR_REGDMA_WD_TIMER_CTL2_OUT(v)      \
        out_dword(HWIO_MMSS_ROT_REGDMA_CSR_REGDMA_WD_TIMER_CTL2_ADDR,v)
#define HWIO_MMSS_ROT_REGDMA_CSR_REGDMA_WD_TIMER_CTL2_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_ROT_REGDMA_CSR_REGDMA_WD_TIMER_CTL2_ADDR,m,v,HWIO_MMSS_ROT_REGDMA_CSR_REGDMA_WD_TIMER_CTL2_IN)
#define HWIO_MMSS_ROT_REGDMA_CSR_REGDMA_WD_TIMER_CTL2_WD_TIMER_HEARTBEAT_ENABLE_BMSK                          0x100
#define HWIO_MMSS_ROT_REGDMA_CSR_REGDMA_WD_TIMER_CTL2_WD_TIMER_HEARTBEAT_ENABLE_SHFT                            0x8
#define HWIO_MMSS_ROT_REGDMA_CSR_REGDMA_WD_TIMER_CTL2_WD_TIMER_GRANULARITY_BMSK                                0x1e
#define HWIO_MMSS_ROT_REGDMA_CSR_REGDMA_WD_TIMER_CTL2_WD_TIMER_GRANULARITY_SHFT                                 0x1
#define HWIO_MMSS_ROT_REGDMA_CSR_REGDMA_WD_TIMER_CTL2_WD_TIMER_ENABLE_BMSK                                      0x1
#define HWIO_MMSS_ROT_REGDMA_CSR_REGDMA_WD_TIMER_CTL2_WD_TIMER_ENABLE_SHFT                                      0x0

#define HWIO_MMSS_ROT_REGDMA_CSR_REGDMA_WD_TIMER_LOAD_VALUE_ADDR                                         (MMSS_ROT_REGDMA_CSR_REG_BASE      + 0x00000048)
#define HWIO_MMSS_ROT_REGDMA_CSR_REGDMA_WD_TIMER_LOAD_VALUE_RMSK                                         0xffffffff
#define HWIO_MMSS_ROT_REGDMA_CSR_REGDMA_WD_TIMER_LOAD_VALUE_IN          \
        in_dword_masked(HWIO_MMSS_ROT_REGDMA_CSR_REGDMA_WD_TIMER_LOAD_VALUE_ADDR, HWIO_MMSS_ROT_REGDMA_CSR_REGDMA_WD_TIMER_LOAD_VALUE_RMSK)
#define HWIO_MMSS_ROT_REGDMA_CSR_REGDMA_WD_TIMER_LOAD_VALUE_INM(m)      \
        in_dword_masked(HWIO_MMSS_ROT_REGDMA_CSR_REGDMA_WD_TIMER_LOAD_VALUE_ADDR, m)
#define HWIO_MMSS_ROT_REGDMA_CSR_REGDMA_WD_TIMER_LOAD_VALUE_OUT(v)      \
        out_dword(HWIO_MMSS_ROT_REGDMA_CSR_REGDMA_WD_TIMER_LOAD_VALUE_ADDR,v)
#define HWIO_MMSS_ROT_REGDMA_CSR_REGDMA_WD_TIMER_LOAD_VALUE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_ROT_REGDMA_CSR_REGDMA_WD_TIMER_LOAD_VALUE_ADDR,m,v,HWIO_MMSS_ROT_REGDMA_CSR_REGDMA_WD_TIMER_LOAD_VALUE_IN)
#define HWIO_MMSS_ROT_REGDMA_CSR_REGDMA_WD_TIMER_LOAD_VALUE_REGDMA_WD_TIMER_LOAD_VALUE_BMSK              0xffffffff
#define HWIO_MMSS_ROT_REGDMA_CSR_REGDMA_WD_TIMER_LOAD_VALUE_REGDMA_WD_TIMER_LOAD_VALUE_SHFT                     0x0

#define HWIO_MMSS_ROT_REGDMA_CSR_REGDMA_WD_TIMER_STATUS_VALUE_ADDR                                       (MMSS_ROT_REGDMA_CSR_REG_BASE      + 0x0000004c)
#define HWIO_MMSS_ROT_REGDMA_CSR_REGDMA_WD_TIMER_STATUS_VALUE_RMSK                                       0xffffffff
#define HWIO_MMSS_ROT_REGDMA_CSR_REGDMA_WD_TIMER_STATUS_VALUE_IN          \
        in_dword_masked(HWIO_MMSS_ROT_REGDMA_CSR_REGDMA_WD_TIMER_STATUS_VALUE_ADDR, HWIO_MMSS_ROT_REGDMA_CSR_REGDMA_WD_TIMER_STATUS_VALUE_RMSK)
#define HWIO_MMSS_ROT_REGDMA_CSR_REGDMA_WD_TIMER_STATUS_VALUE_INM(m)      \
        in_dword_masked(HWIO_MMSS_ROT_REGDMA_CSR_REGDMA_WD_TIMER_STATUS_VALUE_ADDR, m)
#define HWIO_MMSS_ROT_REGDMA_CSR_REGDMA_WD_TIMER_STATUS_VALUE_REGDMA_WD_TIMER_STATUS_VALUE_BMSK          0xffffffff
#define HWIO_MMSS_ROT_REGDMA_CSR_REGDMA_WD_TIMER_STATUS_VALUE_REGDMA_WD_TIMER_STATUS_VALUE_SHFT                 0x0

#define HWIO_MMSS_ROT_REGDMA_CSR_REGDMA_INT_STATUS_ADDR                                                  (MMSS_ROT_REGDMA_CSR_REG_BASE      + 0x00000050)
#define HWIO_MMSS_ROT_REGDMA_CSR_REGDMA_INT_STATUS_RMSK                                                     0xf0707
#define HWIO_MMSS_ROT_REGDMA_CSR_REGDMA_INT_STATUS_IN          \
        in_dword_masked(HWIO_MMSS_ROT_REGDMA_CSR_REGDMA_INT_STATUS_ADDR, HWIO_MMSS_ROT_REGDMA_CSR_REGDMA_INT_STATUS_RMSK)
#define HWIO_MMSS_ROT_REGDMA_CSR_REGDMA_INT_STATUS_INM(m)      \
        in_dword_masked(HWIO_MMSS_ROT_REGDMA_CSR_REGDMA_INT_STATUS_ADDR, m)
#define HWIO_MMSS_ROT_REGDMA_CSR_REGDMA_INT_STATUS_REGDMA_WATCHDOG_INT_BMSK                                 0x80000
#define HWIO_MMSS_ROT_REGDMA_CSR_REGDMA_INT_STATUS_REGDMA_WATCHDOG_INT_SHFT                                    0x13
#define HWIO_MMSS_ROT_REGDMA_CSR_REGDMA_INT_STATUS_REGDMA_INVALID_DESCRIPTOR_BMSK                           0x40000
#define HWIO_MMSS_ROT_REGDMA_CSR_REGDMA_INT_STATUS_REGDMA_INVALID_DESCRIPTOR_SHFT                              0x12
#define HWIO_MMSS_ROT_REGDMA_CSR_REGDMA_INT_STATUS_REGDMA_INCOMPLETE_CMD_BMSK                               0x20000
#define HWIO_MMSS_ROT_REGDMA_CSR_REGDMA_INT_STATUS_REGDMA_INCOMPLETE_CMD_SHFT                                  0x11
#define HWIO_MMSS_ROT_REGDMA_CSR_REGDMA_INT_STATUS_REGDMA_INVALID_CMD_BMSK                                  0x10000
#define HWIO_MMSS_ROT_REGDMA_CSR_REGDMA_INT_STATUS_REGDMA_INVALID_CMD_SHFT                                     0x10
#define HWIO_MMSS_ROT_REGDMA_CSR_REGDMA_INT_STATUS_REGDMA_DONE_QUEUE_1_INT2_BMSK                              0x400
#define HWIO_MMSS_ROT_REGDMA_CSR_REGDMA_INT_STATUS_REGDMA_DONE_QUEUE_1_INT2_SHFT                                0xa
#define HWIO_MMSS_ROT_REGDMA_CSR_REGDMA_INT_STATUS_REGDMA_DONE_QUEUE_1_INT1_BMSK                              0x200
#define HWIO_MMSS_ROT_REGDMA_CSR_REGDMA_INT_STATUS_REGDMA_DONE_QUEUE_1_INT1_SHFT                                0x9
#define HWIO_MMSS_ROT_REGDMA_CSR_REGDMA_INT_STATUS_REGDMA_DONE_QUEUE_1_INT0_BMSK                              0x100
#define HWIO_MMSS_ROT_REGDMA_CSR_REGDMA_INT_STATUS_REGDMA_DONE_QUEUE_1_INT0_SHFT                                0x8
#define HWIO_MMSS_ROT_REGDMA_CSR_REGDMA_INT_STATUS_REGDMA_DONE_QUEUE_0_INT2_BMSK                                0x4
#define HWIO_MMSS_ROT_REGDMA_CSR_REGDMA_INT_STATUS_REGDMA_DONE_QUEUE_0_INT2_SHFT                                0x2
#define HWIO_MMSS_ROT_REGDMA_CSR_REGDMA_INT_STATUS_REGDMA_DONE_QUEUE_0_INT1_BMSK                                0x2
#define HWIO_MMSS_ROT_REGDMA_CSR_REGDMA_INT_STATUS_REGDMA_DONE_QUEUE_0_INT1_SHFT                                0x1
#define HWIO_MMSS_ROT_REGDMA_CSR_REGDMA_INT_STATUS_REGDMA_DONE_QUEUE_0_INT0_BMSK                                0x1
#define HWIO_MMSS_ROT_REGDMA_CSR_REGDMA_INT_STATUS_REGDMA_DONE_QUEUE_0_INT0_SHFT                                0x0

#define HWIO_MMSS_ROT_REGDMA_CSR_REGDMA_INT_EN_ADDR                                                      (MMSS_ROT_REGDMA_CSR_REG_BASE      + 0x00000054)
#define HWIO_MMSS_ROT_REGDMA_CSR_REGDMA_INT_EN_RMSK                                                         0xf0707
#define HWIO_MMSS_ROT_REGDMA_CSR_REGDMA_INT_EN_IN          \
        in_dword_masked(HWIO_MMSS_ROT_REGDMA_CSR_REGDMA_INT_EN_ADDR, HWIO_MMSS_ROT_REGDMA_CSR_REGDMA_INT_EN_RMSK)
#define HWIO_MMSS_ROT_REGDMA_CSR_REGDMA_INT_EN_INM(m)      \
        in_dword_masked(HWIO_MMSS_ROT_REGDMA_CSR_REGDMA_INT_EN_ADDR, m)
#define HWIO_MMSS_ROT_REGDMA_CSR_REGDMA_INT_EN_OUT(v)      \
        out_dword(HWIO_MMSS_ROT_REGDMA_CSR_REGDMA_INT_EN_ADDR,v)
#define HWIO_MMSS_ROT_REGDMA_CSR_REGDMA_INT_EN_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_ROT_REGDMA_CSR_REGDMA_INT_EN_ADDR,m,v,HWIO_MMSS_ROT_REGDMA_CSR_REGDMA_INT_EN_IN)
#define HWIO_MMSS_ROT_REGDMA_CSR_REGDMA_INT_EN_REGDMA_WATCHDOG_INT_EN_BMSK                                  0x80000
#define HWIO_MMSS_ROT_REGDMA_CSR_REGDMA_INT_EN_REGDMA_WATCHDOG_INT_EN_SHFT                                     0x13
#define HWIO_MMSS_ROT_REGDMA_CSR_REGDMA_INT_EN_REGDMA_INVALID_DESCRIPTOR_EN_BMSK                            0x40000
#define HWIO_MMSS_ROT_REGDMA_CSR_REGDMA_INT_EN_REGDMA_INVALID_DESCRIPTOR_EN_SHFT                               0x12
#define HWIO_MMSS_ROT_REGDMA_CSR_REGDMA_INT_EN_REGDMA_INCOMPLETE_CMD_EN_BMSK                                0x20000
#define HWIO_MMSS_ROT_REGDMA_CSR_REGDMA_INT_EN_REGDMA_INCOMPLETE_CMD_EN_SHFT                                   0x11
#define HWIO_MMSS_ROT_REGDMA_CSR_REGDMA_INT_EN_REGDMA_INVALID_CMD_EN_BMSK                                   0x10000
#define HWIO_MMSS_ROT_REGDMA_CSR_REGDMA_INT_EN_REGDMA_INVALID_CMD_EN_SHFT                                      0x10
#define HWIO_MMSS_ROT_REGDMA_CSR_REGDMA_INT_EN_REGDMA_DONE_QUEUE_1_INT2_EN_BMSK                               0x400
#define HWIO_MMSS_ROT_REGDMA_CSR_REGDMA_INT_EN_REGDMA_DONE_QUEUE_1_INT2_EN_SHFT                                 0xa
#define HWIO_MMSS_ROT_REGDMA_CSR_REGDMA_INT_EN_REGDMA_DONE_QUEUE_1_INT1_EN_BMSK                               0x200
#define HWIO_MMSS_ROT_REGDMA_CSR_REGDMA_INT_EN_REGDMA_DONE_QUEUE_1_INT1_EN_SHFT                                 0x9
#define HWIO_MMSS_ROT_REGDMA_CSR_REGDMA_INT_EN_REGDMA_DONE_QUEUE_1_INT0_EN_BMSK                               0x100
#define HWIO_MMSS_ROT_REGDMA_CSR_REGDMA_INT_EN_REGDMA_DONE_QUEUE_1_INT0_EN_SHFT                                 0x8
#define HWIO_MMSS_ROT_REGDMA_CSR_REGDMA_INT_EN_REGDMA_DONE_QUEUE_0_INT2_EN_BMSK                                 0x4
#define HWIO_MMSS_ROT_REGDMA_CSR_REGDMA_INT_EN_REGDMA_DONE_QUEUE_0_INT2_EN_SHFT                                 0x2
#define HWIO_MMSS_ROT_REGDMA_CSR_REGDMA_INT_EN_REGDMA_DONE_QUEUE_0_INT1_EN_BMSK                                 0x2
#define HWIO_MMSS_ROT_REGDMA_CSR_REGDMA_INT_EN_REGDMA_DONE_QUEUE_0_INT1_EN_SHFT                                 0x1
#define HWIO_MMSS_ROT_REGDMA_CSR_REGDMA_INT_EN_REGDMA_DONE_QUEUE_0_INT0_EN_BMSK                                 0x1
#define HWIO_MMSS_ROT_REGDMA_CSR_REGDMA_INT_EN_REGDMA_DONE_QUEUE_0_INT0_EN_SHFT                                 0x0

#define HWIO_MMSS_ROT_REGDMA_CSR_REGDMA_INT_CLEAR_ADDR                                                   (MMSS_ROT_REGDMA_CSR_REG_BASE      + 0x00000058)
#define HWIO_MMSS_ROT_REGDMA_CSR_REGDMA_INT_CLEAR_RMSK                                                      0xf0707
#define HWIO_MMSS_ROT_REGDMA_CSR_REGDMA_INT_CLEAR_OUT(v)      \
        out_dword(HWIO_MMSS_ROT_REGDMA_CSR_REGDMA_INT_CLEAR_ADDR,v)
#define HWIO_MMSS_ROT_REGDMA_CSR_REGDMA_INT_CLEAR_REGDMA_WATCHDOG_INT_CLEAR_BMSK                            0x80000
#define HWIO_MMSS_ROT_REGDMA_CSR_REGDMA_INT_CLEAR_REGDMA_WATCHDOG_INT_CLEAR_SHFT                               0x13
#define HWIO_MMSS_ROT_REGDMA_CSR_REGDMA_INT_CLEAR_REGDMA_INVALID_DESCRIPTOR_CLEAR_BMSK                      0x40000
#define HWIO_MMSS_ROT_REGDMA_CSR_REGDMA_INT_CLEAR_REGDMA_INVALID_DESCRIPTOR_CLEAR_SHFT                         0x12
#define HWIO_MMSS_ROT_REGDMA_CSR_REGDMA_INT_CLEAR_REGDMA_INCOMPLETE_CMD_CLEAR_BMSK                          0x20000
#define HWIO_MMSS_ROT_REGDMA_CSR_REGDMA_INT_CLEAR_REGDMA_INCOMPLETE_CMD_CLEAR_SHFT                             0x11
#define HWIO_MMSS_ROT_REGDMA_CSR_REGDMA_INT_CLEAR_REGDMA_INVALID_CMD_CLEAR_BMSK                             0x10000
#define HWIO_MMSS_ROT_REGDMA_CSR_REGDMA_INT_CLEAR_REGDMA_INVALID_CMD_CLEAR_SHFT                                0x10
#define HWIO_MMSS_ROT_REGDMA_CSR_REGDMA_INT_CLEAR_REGDMA_DONE_QUEUE_1_INT2_CLEAR_BMSK                         0x400
#define HWIO_MMSS_ROT_REGDMA_CSR_REGDMA_INT_CLEAR_REGDMA_DONE_QUEUE_1_INT2_CLEAR_SHFT                           0xa
#define HWIO_MMSS_ROT_REGDMA_CSR_REGDMA_INT_CLEAR_REGDMA_DONE_QUEUE_1_INT1_CLEAR_BMSK                         0x200
#define HWIO_MMSS_ROT_REGDMA_CSR_REGDMA_INT_CLEAR_REGDMA_DONE_QUEUE_1_INT1_CLEAR_SHFT                           0x9
#define HWIO_MMSS_ROT_REGDMA_CSR_REGDMA_INT_CLEAR_REGDMA_DONE_QUEUE_1_INT0_CLEAR_BMSK                         0x100
#define HWIO_MMSS_ROT_REGDMA_CSR_REGDMA_INT_CLEAR_REGDMA_DONE_QUEUE_1_INT0_CLEAR_SHFT                           0x8
#define HWIO_MMSS_ROT_REGDMA_CSR_REGDMA_INT_CLEAR_REGDMA_DONE_QUEUE_0_INT2_CLEAR_BMSK                           0x4
#define HWIO_MMSS_ROT_REGDMA_CSR_REGDMA_INT_CLEAR_REGDMA_DONE_QUEUE_0_INT2_CLEAR_SHFT                           0x2
#define HWIO_MMSS_ROT_REGDMA_CSR_REGDMA_INT_CLEAR_REGDMA_DONE_QUEUE_0_INT1_CLEAR_BMSK                           0x2
#define HWIO_MMSS_ROT_REGDMA_CSR_REGDMA_INT_CLEAR_REGDMA_DONE_QUEUE_0_INT1_CLEAR_SHFT                           0x1
#define HWIO_MMSS_ROT_REGDMA_CSR_REGDMA_INT_CLEAR_REGDMA_DONE_QUEUE_0_INT0_CLEAR_BMSK                           0x1
#define HWIO_MMSS_ROT_REGDMA_CSR_REGDMA_INT_CLEAR_REGDMA_DONE_QUEUE_0_INT0_CLEAR_SHFT                           0x0

#define HWIO_MMSS_ROT_REGDMA_CSR_REGDMA_BLOCK_STATUS_ADDR                                                (MMSS_ROT_REGDMA_CSR_REG_BASE      + 0x0000005c)
#define HWIO_MMSS_ROT_REGDMA_CSR_REGDMA_BLOCK_STATUS_RMSK                                                       0x1
#define HWIO_MMSS_ROT_REGDMA_CSR_REGDMA_BLOCK_STATUS_IN          \
        in_dword_masked(HWIO_MMSS_ROT_REGDMA_CSR_REGDMA_BLOCK_STATUS_ADDR, HWIO_MMSS_ROT_REGDMA_CSR_REGDMA_BLOCK_STATUS_RMSK)
#define HWIO_MMSS_ROT_REGDMA_CSR_REGDMA_BLOCK_STATUS_INM(m)      \
        in_dword_masked(HWIO_MMSS_ROT_REGDMA_CSR_REGDMA_BLOCK_STATUS_ADDR, m)
#define HWIO_MMSS_ROT_REGDMA_CSR_REGDMA_BLOCK_STATUS_REGDMA_BUSY_BMSK                                           0x1
#define HWIO_MMSS_ROT_REGDMA_CSR_REGDMA_BLOCK_STATUS_REGDMA_BUSY_SHFT                                           0x0

#define HWIO_MMSS_ROT_REGDMA_CSR_REGDMA_INVALID_CMD_RAM_OFFSET_ADDR                                      (MMSS_ROT_REGDMA_CSR_REG_BASE      + 0x00000060)
#define HWIO_MMSS_ROT_REGDMA_CSR_REGDMA_INVALID_CMD_RAM_OFFSET_RMSK                                           0xfff
#define HWIO_MMSS_ROT_REGDMA_CSR_REGDMA_INVALID_CMD_RAM_OFFSET_IN          \
        in_dword_masked(HWIO_MMSS_ROT_REGDMA_CSR_REGDMA_INVALID_CMD_RAM_OFFSET_ADDR, HWIO_MMSS_ROT_REGDMA_CSR_REGDMA_INVALID_CMD_RAM_OFFSET_RMSK)
#define HWIO_MMSS_ROT_REGDMA_CSR_REGDMA_INVALID_CMD_RAM_OFFSET_INM(m)      \
        in_dword_masked(HWIO_MMSS_ROT_REGDMA_CSR_REGDMA_INVALID_CMD_RAM_OFFSET_ADDR, m)
#define HWIO_MMSS_ROT_REGDMA_CSR_REGDMA_INVALID_CMD_RAM_OFFSET_INVALID_CMD_RAM_OFFSET_BMSK                    0xfff
#define HWIO_MMSS_ROT_REGDMA_CSR_REGDMA_INVALID_CMD_RAM_OFFSET_INVALID_CMD_RAM_OFFSET_SHFT                      0x0

#define HWIO_MMSS_ROT_REGDMA_CSR_REGDMA_FSM_STATE_ADDR                                                   (MMSS_ROT_REGDMA_CSR_REG_BASE      + 0x00000064)
#define HWIO_MMSS_ROT_REGDMA_CSR_REGDMA_FSM_STATE_RMSK                                                    0xf070f07
#define HWIO_MMSS_ROT_REGDMA_CSR_REGDMA_FSM_STATE_IN          \
        in_dword_masked(HWIO_MMSS_ROT_REGDMA_CSR_REGDMA_FSM_STATE_ADDR, HWIO_MMSS_ROT_REGDMA_CSR_REGDMA_FSM_STATE_RMSK)
#define HWIO_MMSS_ROT_REGDMA_CSR_REGDMA_FSM_STATE_INM(m)      \
        in_dword_masked(HWIO_MMSS_ROT_REGDMA_CSR_REGDMA_FSM_STATE_ADDR, m)
#define HWIO_MMSS_ROT_REGDMA_CSR_REGDMA_FSM_STATE_REGDMA_CSR_ARBITER_STATE_BMSK                           0xf000000
#define HWIO_MMSS_ROT_REGDMA_CSR_REGDMA_FSM_STATE_REGDMA_CSR_ARBITER_STATE_SHFT                                0x18
#define HWIO_MMSS_ROT_REGDMA_CSR_REGDMA_FSM_STATE_REGDMA_COMMAND_EXECUTION_STATE_BMSK                       0x70000
#define HWIO_MMSS_ROT_REGDMA_CSR_REGDMA_FSM_STATE_REGDMA_COMMAND_EXECUTION_STATE_SHFT                          0x10
#define HWIO_MMSS_ROT_REGDMA_CSR_REGDMA_FSM_STATE_REGDMA_COMMAND_DECODE_STATE_BMSK                            0xf00
#define HWIO_MMSS_ROT_REGDMA_CSR_REGDMA_FSM_STATE_REGDMA_COMMAND_DECODE_STATE_SHFT                              0x8
#define HWIO_MMSS_ROT_REGDMA_CSR_REGDMA_FSM_STATE_REGDMA_DESCRIPTOR_ARBITER_STATE_BMSK                          0x7
#define HWIO_MMSS_ROT_REGDMA_CSR_REGDMA_FSM_STATE_REGDMA_DESCRIPTOR_ARBITER_STATE_SHFT                          0x0

#define HWIO_MMSS_ROT_REGDMA_CSR_REGDMA_DEBUG_SEL_ADDR                                                   (MMSS_ROT_REGDMA_CSR_REG_BASE      + 0x00000068)
#define HWIO_MMSS_ROT_REGDMA_CSR_REGDMA_DEBUG_SEL_RMSK                                                          0x7
#define HWIO_MMSS_ROT_REGDMA_CSR_REGDMA_DEBUG_SEL_IN          \
        in_dword_masked(HWIO_MMSS_ROT_REGDMA_CSR_REGDMA_DEBUG_SEL_ADDR, HWIO_MMSS_ROT_REGDMA_CSR_REGDMA_DEBUG_SEL_RMSK)
#define HWIO_MMSS_ROT_REGDMA_CSR_REGDMA_DEBUG_SEL_INM(m)      \
        in_dword_masked(HWIO_MMSS_ROT_REGDMA_CSR_REGDMA_DEBUG_SEL_ADDR, m)
#define HWIO_MMSS_ROT_REGDMA_CSR_REGDMA_DEBUG_SEL_OUT(v)      \
        out_dword(HWIO_MMSS_ROT_REGDMA_CSR_REGDMA_DEBUG_SEL_ADDR,v)
#define HWIO_MMSS_ROT_REGDMA_CSR_REGDMA_DEBUG_SEL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_ROT_REGDMA_CSR_REGDMA_DEBUG_SEL_ADDR,m,v,HWIO_MMSS_ROT_REGDMA_CSR_REGDMA_DEBUG_SEL_IN)
#define HWIO_MMSS_ROT_REGDMA_CSR_REGDMA_DEBUG_SEL_DEBUG_SEL_BMSK                                                0x7
#define HWIO_MMSS_ROT_REGDMA_CSR_REGDMA_DEBUG_SEL_DEBUG_SEL_SHFT                                                0x0

/*----------------------------------------------------------------------------
 * MODULE: MMSS_ROT_QDSS
 *--------------------------------------------------------------------------*/

#define HWIO_MMSS_ROT_QDSS_QDSS_CONFIG_ADDR                                     (MMSS_ROT_QDSS_REG_BASE      + 0x00000000)
#define HWIO_MMSS_ROT_QDSS_QDSS_CONFIG_RMSK                                        0x101ff
#define HWIO_MMSS_ROT_QDSS_QDSS_CONFIG_IN          \
        in_dword_masked(HWIO_MMSS_ROT_QDSS_QDSS_CONFIG_ADDR, HWIO_MMSS_ROT_QDSS_QDSS_CONFIG_RMSK)
#define HWIO_MMSS_ROT_QDSS_QDSS_CONFIG_INM(m)      \
        in_dword_masked(HWIO_MMSS_ROT_QDSS_QDSS_CONFIG_ADDR, m)
#define HWIO_MMSS_ROT_QDSS_QDSS_CONFIG_OUT(v)      \
        out_dword(HWIO_MMSS_ROT_QDSS_QDSS_CONFIG_ADDR,v)
#define HWIO_MMSS_ROT_QDSS_QDSS_CONFIG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_ROT_QDSS_QDSS_CONFIG_ADDR,m,v,HWIO_MMSS_ROT_QDSS_QDSS_CONFIG_IN)
#define HWIO_MMSS_ROT_QDSS_QDSS_CONFIG_VBIF_SEL_BMSK                               0x10000
#define HWIO_MMSS_ROT_QDSS_QDSS_CONFIG_VBIF_SEL_SHFT                                  0x10
#define HWIO_MMSS_ROT_QDSS_QDSS_CONFIG_QDSS_EN_BMSK                                  0x100
#define HWIO_MMSS_ROT_QDSS_QDSS_CONFIG_QDSS_EN_SHFT                                    0x8
#define HWIO_MMSS_ROT_QDSS_QDSS_CONFIG_DEBUG_MODE_BMSK                                0x80
#define HWIO_MMSS_ROT_QDSS_QDSS_CONFIG_DEBUG_MODE_SHFT                                 0x7
#define HWIO_MMSS_ROT_QDSS_QDSS_CONFIG_ATID_BMSK                                      0x7f
#define HWIO_MMSS_ROT_QDSS_QDSS_CONFIG_ATID_SHFT                                       0x0

#define HWIO_MMSS_ROT_QDSS_QDSS_ATB_DATA_ENABLE0_ADDR                           (MMSS_ROT_QDSS_REG_BASE      + 0x00000004)
#define HWIO_MMSS_ROT_QDSS_QDSS_ATB_DATA_ENABLE0_RMSK                           0xffffffff
#define HWIO_MMSS_ROT_QDSS_QDSS_ATB_DATA_ENABLE0_IN          \
        in_dword_masked(HWIO_MMSS_ROT_QDSS_QDSS_ATB_DATA_ENABLE0_ADDR, HWIO_MMSS_ROT_QDSS_QDSS_ATB_DATA_ENABLE0_RMSK)
#define HWIO_MMSS_ROT_QDSS_QDSS_ATB_DATA_ENABLE0_INM(m)      \
        in_dword_masked(HWIO_MMSS_ROT_QDSS_QDSS_ATB_DATA_ENABLE0_ADDR, m)
#define HWIO_MMSS_ROT_QDSS_QDSS_ATB_DATA_ENABLE0_OUT(v)      \
        out_dword(HWIO_MMSS_ROT_QDSS_QDSS_ATB_DATA_ENABLE0_ADDR,v)
#define HWIO_MMSS_ROT_QDSS_QDSS_ATB_DATA_ENABLE0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_ROT_QDSS_QDSS_ATB_DATA_ENABLE0_ADDR,m,v,HWIO_MMSS_ROT_QDSS_QDSS_ATB_DATA_ENABLE0_IN)
#define HWIO_MMSS_ROT_QDSS_QDSS_ATB_DATA_ENABLE0_ID_EN_BMSK                     0xffffffff
#define HWIO_MMSS_ROT_QDSS_QDSS_ATB_DATA_ENABLE0_ID_EN_SHFT                            0x0

#define HWIO_MMSS_ROT_QDSS_QDSS_ATB_DATA_ENABLE1_ADDR                           (MMSS_ROT_QDSS_REG_BASE      + 0x00000008)
#define HWIO_MMSS_ROT_QDSS_QDSS_ATB_DATA_ENABLE1_RMSK                           0xffffffff
#define HWIO_MMSS_ROT_QDSS_QDSS_ATB_DATA_ENABLE1_IN          \
        in_dword_masked(HWIO_MMSS_ROT_QDSS_QDSS_ATB_DATA_ENABLE1_ADDR, HWIO_MMSS_ROT_QDSS_QDSS_ATB_DATA_ENABLE1_RMSK)
#define HWIO_MMSS_ROT_QDSS_QDSS_ATB_DATA_ENABLE1_INM(m)      \
        in_dword_masked(HWIO_MMSS_ROT_QDSS_QDSS_ATB_DATA_ENABLE1_ADDR, m)
#define HWIO_MMSS_ROT_QDSS_QDSS_ATB_DATA_ENABLE1_OUT(v)      \
        out_dword(HWIO_MMSS_ROT_QDSS_QDSS_ATB_DATA_ENABLE1_ADDR,v)
#define HWIO_MMSS_ROT_QDSS_QDSS_ATB_DATA_ENABLE1_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_ROT_QDSS_QDSS_ATB_DATA_ENABLE1_ADDR,m,v,HWIO_MMSS_ROT_QDSS_QDSS_ATB_DATA_ENABLE1_IN)
#define HWIO_MMSS_ROT_QDSS_QDSS_ATB_DATA_ENABLE1_ID_EN_BMSK                     0xffffffff
#define HWIO_MMSS_ROT_QDSS_QDSS_ATB_DATA_ENABLE1_ID_EN_SHFT                            0x0

#define HWIO_MMSS_ROT_QDSS_QDSS_ATB_DATA_ENABLE2_ADDR                           (MMSS_ROT_QDSS_REG_BASE      + 0x0000000c)
#define HWIO_MMSS_ROT_QDSS_QDSS_ATB_DATA_ENABLE2_RMSK                           0xffffffff
#define HWIO_MMSS_ROT_QDSS_QDSS_ATB_DATA_ENABLE2_IN          \
        in_dword_masked(HWIO_MMSS_ROT_QDSS_QDSS_ATB_DATA_ENABLE2_ADDR, HWIO_MMSS_ROT_QDSS_QDSS_ATB_DATA_ENABLE2_RMSK)
#define HWIO_MMSS_ROT_QDSS_QDSS_ATB_DATA_ENABLE2_INM(m)      \
        in_dword_masked(HWIO_MMSS_ROT_QDSS_QDSS_ATB_DATA_ENABLE2_ADDR, m)
#define HWIO_MMSS_ROT_QDSS_QDSS_ATB_DATA_ENABLE2_OUT(v)      \
        out_dword(HWIO_MMSS_ROT_QDSS_QDSS_ATB_DATA_ENABLE2_ADDR,v)
#define HWIO_MMSS_ROT_QDSS_QDSS_ATB_DATA_ENABLE2_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_ROT_QDSS_QDSS_ATB_DATA_ENABLE2_ADDR,m,v,HWIO_MMSS_ROT_QDSS_QDSS_ATB_DATA_ENABLE2_IN)
#define HWIO_MMSS_ROT_QDSS_QDSS_ATB_DATA_ENABLE2_ID_EN_BMSK                     0xffffffff
#define HWIO_MMSS_ROT_QDSS_QDSS_ATB_DATA_ENABLE2_ID_EN_SHFT                            0x0

#define HWIO_MMSS_ROT_QDSS_QDSS_ATB_DATA_ENABLE3_ADDR                           (MMSS_ROT_QDSS_REG_BASE      + 0x00000010)
#define HWIO_MMSS_ROT_QDSS_QDSS_ATB_DATA_ENABLE3_RMSK                           0xffffffff
#define HWIO_MMSS_ROT_QDSS_QDSS_ATB_DATA_ENABLE3_IN          \
        in_dword_masked(HWIO_MMSS_ROT_QDSS_QDSS_ATB_DATA_ENABLE3_ADDR, HWIO_MMSS_ROT_QDSS_QDSS_ATB_DATA_ENABLE3_RMSK)
#define HWIO_MMSS_ROT_QDSS_QDSS_ATB_DATA_ENABLE3_INM(m)      \
        in_dword_masked(HWIO_MMSS_ROT_QDSS_QDSS_ATB_DATA_ENABLE3_ADDR, m)
#define HWIO_MMSS_ROT_QDSS_QDSS_ATB_DATA_ENABLE3_OUT(v)      \
        out_dword(HWIO_MMSS_ROT_QDSS_QDSS_ATB_DATA_ENABLE3_ADDR,v)
#define HWIO_MMSS_ROT_QDSS_QDSS_ATB_DATA_ENABLE3_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_ROT_QDSS_QDSS_ATB_DATA_ENABLE3_ADDR,m,v,HWIO_MMSS_ROT_QDSS_QDSS_ATB_DATA_ENABLE3_IN)
#define HWIO_MMSS_ROT_QDSS_QDSS_ATB_DATA_ENABLE3_ID_EN_BMSK                     0xffffffff
#define HWIO_MMSS_ROT_QDSS_QDSS_ATB_DATA_ENABLE3_ID_EN_SHFT                            0x0

#define HWIO_MMSS_ROT_QDSS_QDSS_CLK_CTRL_ADDR                                   (MMSS_ROT_QDSS_REG_BASE      + 0x00000014)
#define HWIO_MMSS_ROT_QDSS_QDSS_CLK_CTRL_RMSK                                          0xf
#define HWIO_MMSS_ROT_QDSS_QDSS_CLK_CTRL_IN          \
        in_dword_masked(HWIO_MMSS_ROT_QDSS_QDSS_CLK_CTRL_ADDR, HWIO_MMSS_ROT_QDSS_QDSS_CLK_CTRL_RMSK)
#define HWIO_MMSS_ROT_QDSS_QDSS_CLK_CTRL_INM(m)      \
        in_dword_masked(HWIO_MMSS_ROT_QDSS_QDSS_CLK_CTRL_ADDR, m)
#define HWIO_MMSS_ROT_QDSS_QDSS_CLK_CTRL_OUT(v)      \
        out_dword(HWIO_MMSS_ROT_QDSS_QDSS_CLK_CTRL_ADDR,v)
#define HWIO_MMSS_ROT_QDSS_QDSS_CLK_CTRL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_ROT_QDSS_QDSS_CLK_CTRL_ADDR,m,v,HWIO_MMSS_ROT_QDSS_QDSS_CLK_CTRL_IN)
#define HWIO_MMSS_ROT_QDSS_QDSS_CLK_CTRL_QDSS_CLK_HYSTERISIS_CTRL_BMSK                 0xc
#define HWIO_MMSS_ROT_QDSS_QDSS_CLK_CTRL_QDSS_CLK_HYSTERISIS_CTRL_SHFT                 0x2
#define HWIO_MMSS_ROT_QDSS_QDSS_CLK_CTRL_QDSS_CLK_FORCE_OFF_BMSK                       0x2
#define HWIO_MMSS_ROT_QDSS_QDSS_CLK_CTRL_QDSS_CLK_FORCE_OFF_SHFT                       0x1
#define HWIO_MMSS_ROT_QDSS_QDSS_CLK_CTRL_QDSS_CLK_FORCE_ON_BMSK                        0x1
#define HWIO_MMSS_ROT_QDSS_QDSS_CLK_CTRL_QDSS_CLK_FORCE_ON_SHFT                        0x0

#define HWIO_MMSS_ROT_QDSS_QDSS_CLK_STATUS_ADDR                                 (MMSS_ROT_QDSS_REG_BASE      + 0x00000018)
#define HWIO_MMSS_ROT_QDSS_QDSS_CLK_STATUS_RMSK                                        0x1
#define HWIO_MMSS_ROT_QDSS_QDSS_CLK_STATUS_IN          \
        in_dword_masked(HWIO_MMSS_ROT_QDSS_QDSS_CLK_STATUS_ADDR, HWIO_MMSS_ROT_QDSS_QDSS_CLK_STATUS_RMSK)
#define HWIO_MMSS_ROT_QDSS_QDSS_CLK_STATUS_INM(m)      \
        in_dword_masked(HWIO_MMSS_ROT_QDSS_QDSS_CLK_STATUS_ADDR, m)
#define HWIO_MMSS_ROT_QDSS_QDSS_CLK_STATUS_QDSS_CLK_ACTIVE_BMSK                        0x1
#define HWIO_MMSS_ROT_QDSS_QDSS_CLK_STATUS_QDSS_CLK_ACTIVE_SHFT                        0x0

/*----------------------------------------------------------------------------
 * MODULE: MMSS_VBIF
 *--------------------------------------------------------------------------*/

/*----------------------------------------------------------------------------
 * MODULE: MMSS_VBIF_SDE
 *--------------------------------------------------------------------------*/

#define HWIO_MMSS_VBIF_VBIF_VERSION_ADDR                                                                    (VBIF_SDE_REG_BASE      + 0x00000000)
#define HWIO_MMSS_VBIF_VBIF_VERSION_RMSK                                                                    0xffffffff
#define HWIO_MMSS_VBIF_VBIF_VERSION_IN          \
        in_dword_masked(HWIO_MMSS_VBIF_VBIF_VERSION_ADDR, HWIO_MMSS_VBIF_VBIF_VERSION_RMSK)
#define HWIO_MMSS_VBIF_VBIF_VERSION_INM(m)      \
        in_dword_masked(HWIO_MMSS_VBIF_VBIF_VERSION_ADDR, m)
#define HWIO_MMSS_VBIF_VBIF_VERSION_VBIF_VERSION_BMSK                                                       0xffffffff
#define HWIO_MMSS_VBIF_VBIF_VERSION_VBIF_VERSION_SHFT                                                              0x0

#define HWIO_MMSS_VBIF_VBIF_CLKON_ADDR                                                                      (VBIF_SDE_REG_BASE      + 0x00000004)
#define HWIO_MMSS_VBIF_VBIF_CLKON_RMSK                                                                          0xff03
#define HWIO_MMSS_VBIF_VBIF_CLKON_IN          \
        in_dword_masked(HWIO_MMSS_VBIF_VBIF_CLKON_ADDR, HWIO_MMSS_VBIF_VBIF_CLKON_RMSK)
#define HWIO_MMSS_VBIF_VBIF_CLKON_INM(m)      \
        in_dword_masked(HWIO_MMSS_VBIF_VBIF_CLKON_ADDR, m)
#define HWIO_MMSS_VBIF_VBIF_CLKON_OUT(v)      \
        out_dword(HWIO_MMSS_VBIF_VBIF_CLKON_ADDR,v)
#define HWIO_MMSS_VBIF_VBIF_CLKON_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_VBIF_VBIF_CLKON_ADDR,m,v,HWIO_MMSS_VBIF_VBIF_CLKON_IN)
#define HWIO_MMSS_VBIF_VBIF_CLKON_HYSTERESIS_VALUE_BMSK                                                         0xff00
#define HWIO_MMSS_VBIF_VBIF_CLKON_HYSTERESIS_VALUE_SHFT                                                            0x8
#define HWIO_MMSS_VBIF_VBIF_CLKON_FORCE_ON_TESTBUS_BMSK                                                            0x2
#define HWIO_MMSS_VBIF_VBIF_CLKON_FORCE_ON_TESTBUS_SHFT                                                            0x1
#define HWIO_MMSS_VBIF_VBIF_CLKON_FORCE_ON_BMSK                                                                    0x1
#define HWIO_MMSS_VBIF_VBIF_CLKON_FORCE_ON_SHFT                                                                    0x0

#define HWIO_MMSS_VBIF_VBIF_CLK_FORCE_CTRL0_ADDR                                                            (VBIF_SDE_REG_BASE      + 0x00000008)
#define HWIO_MMSS_VBIF_VBIF_CLK_FORCE_CTRL0_RMSK                                                                0xffff
#define HWIO_MMSS_VBIF_VBIF_CLK_FORCE_CTRL0_IN          \
        in_dword_masked(HWIO_MMSS_VBIF_VBIF_CLK_FORCE_CTRL0_ADDR, HWIO_MMSS_VBIF_VBIF_CLK_FORCE_CTRL0_RMSK)
#define HWIO_MMSS_VBIF_VBIF_CLK_FORCE_CTRL0_INM(m)      \
        in_dword_masked(HWIO_MMSS_VBIF_VBIF_CLK_FORCE_CTRL0_ADDR, m)
#define HWIO_MMSS_VBIF_VBIF_CLK_FORCE_CTRL0_OUT(v)      \
        out_dword(HWIO_MMSS_VBIF_VBIF_CLK_FORCE_CTRL0_ADDR,v)
#define HWIO_MMSS_VBIF_VBIF_CLK_FORCE_CTRL0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_VBIF_VBIF_CLK_FORCE_CTRL0_ADDR,m,v,HWIO_MMSS_VBIF_VBIF_CLK_FORCE_CTRL0_IN)
#define HWIO_MMSS_VBIF_VBIF_CLK_FORCE_CTRL0_FORCE_ON_C15_BMSK                                                   0x8000
#define HWIO_MMSS_VBIF_VBIF_CLK_FORCE_CTRL0_FORCE_ON_C15_SHFT                                                      0xf
#define HWIO_MMSS_VBIF_VBIF_CLK_FORCE_CTRL0_FORCE_ON_C14_BMSK                                                   0x4000
#define HWIO_MMSS_VBIF_VBIF_CLK_FORCE_CTRL0_FORCE_ON_C14_SHFT                                                      0xe
#define HWIO_MMSS_VBIF_VBIF_CLK_FORCE_CTRL0_FORCE_ON_C13_BMSK                                                   0x2000
#define HWIO_MMSS_VBIF_VBIF_CLK_FORCE_CTRL0_FORCE_ON_C13_SHFT                                                      0xd
#define HWIO_MMSS_VBIF_VBIF_CLK_FORCE_CTRL0_FORCE_ON_C12_BMSK                                                   0x1000
#define HWIO_MMSS_VBIF_VBIF_CLK_FORCE_CTRL0_FORCE_ON_C12_SHFT                                                      0xc
#define HWIO_MMSS_VBIF_VBIF_CLK_FORCE_CTRL0_FORCE_ON_C11_BMSK                                                    0x800
#define HWIO_MMSS_VBIF_VBIF_CLK_FORCE_CTRL0_FORCE_ON_C11_SHFT                                                      0xb
#define HWIO_MMSS_VBIF_VBIF_CLK_FORCE_CTRL0_FORCE_ON_C10_BMSK                                                    0x400
#define HWIO_MMSS_VBIF_VBIF_CLK_FORCE_CTRL0_FORCE_ON_C10_SHFT                                                      0xa
#define HWIO_MMSS_VBIF_VBIF_CLK_FORCE_CTRL0_FORCE_ON_C9_BMSK                                                     0x200
#define HWIO_MMSS_VBIF_VBIF_CLK_FORCE_CTRL0_FORCE_ON_C9_SHFT                                                       0x9
#define HWIO_MMSS_VBIF_VBIF_CLK_FORCE_CTRL0_FORCE_ON_C8_BMSK                                                     0x100
#define HWIO_MMSS_VBIF_VBIF_CLK_FORCE_CTRL0_FORCE_ON_C8_SHFT                                                       0x8
#define HWIO_MMSS_VBIF_VBIF_CLK_FORCE_CTRL0_FORCE_ON_C7_BMSK                                                      0x80
#define HWIO_MMSS_VBIF_VBIF_CLK_FORCE_CTRL0_FORCE_ON_C7_SHFT                                                       0x7
#define HWIO_MMSS_VBIF_VBIF_CLK_FORCE_CTRL0_FORCE_ON_C6_BMSK                                                      0x40
#define HWIO_MMSS_VBIF_VBIF_CLK_FORCE_CTRL0_FORCE_ON_C6_SHFT                                                       0x6
#define HWIO_MMSS_VBIF_VBIF_CLK_FORCE_CTRL0_FORCE_ON_C5_BMSK                                                      0x20
#define HWIO_MMSS_VBIF_VBIF_CLK_FORCE_CTRL0_FORCE_ON_C5_SHFT                                                       0x5
#define HWIO_MMSS_VBIF_VBIF_CLK_FORCE_CTRL0_FORCE_ON_C4_BMSK                                                      0x10
#define HWIO_MMSS_VBIF_VBIF_CLK_FORCE_CTRL0_FORCE_ON_C4_SHFT                                                       0x4
#define HWIO_MMSS_VBIF_VBIF_CLK_FORCE_CTRL0_FORCE_ON_C3_BMSK                                                       0x8
#define HWIO_MMSS_VBIF_VBIF_CLK_FORCE_CTRL0_FORCE_ON_C3_SHFT                                                       0x3
#define HWIO_MMSS_VBIF_VBIF_CLK_FORCE_CTRL0_FORCE_ON_C2_BMSK                                                       0x4
#define HWIO_MMSS_VBIF_VBIF_CLK_FORCE_CTRL0_FORCE_ON_C2_SHFT                                                       0x2
#define HWIO_MMSS_VBIF_VBIF_CLK_FORCE_CTRL0_FORCE_ON_C1_BMSK                                                       0x2
#define HWIO_MMSS_VBIF_VBIF_CLK_FORCE_CTRL0_FORCE_ON_C1_SHFT                                                       0x1
#define HWIO_MMSS_VBIF_VBIF_CLK_FORCE_CTRL0_FORCE_ON_C0_BMSK                                                       0x1
#define HWIO_MMSS_VBIF_VBIF_CLK_FORCE_CTRL0_FORCE_ON_C0_SHFT                                                       0x0

#define HWIO_MMSS_VBIF_VBIF_CLK_FORCE_CTRL1_ADDR                                                            (VBIF_SDE_REG_BASE      + 0x0000000c)
#define HWIO_MMSS_VBIF_VBIF_CLK_FORCE_CTRL1_RMSK                                                                0x83bd
#define HWIO_MMSS_VBIF_VBIF_CLK_FORCE_CTRL1_IN          \
        in_dword_masked(HWIO_MMSS_VBIF_VBIF_CLK_FORCE_CTRL1_ADDR, HWIO_MMSS_VBIF_VBIF_CLK_FORCE_CTRL1_RMSK)
#define HWIO_MMSS_VBIF_VBIF_CLK_FORCE_CTRL1_INM(m)      \
        in_dword_masked(HWIO_MMSS_VBIF_VBIF_CLK_FORCE_CTRL1_ADDR, m)
#define HWIO_MMSS_VBIF_VBIF_CLK_FORCE_CTRL1_OUT(v)      \
        out_dword(HWIO_MMSS_VBIF_VBIF_CLK_FORCE_CTRL1_ADDR,v)
#define HWIO_MMSS_VBIF_VBIF_CLK_FORCE_CTRL1_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_VBIF_VBIF_CLK_FORCE_CTRL1_ADDR,m,v,HWIO_MMSS_VBIF_VBIF_CLK_FORCE_CTRL1_IN)
#define HWIO_MMSS_VBIF_VBIF_CLK_FORCE_CTRL1_FORCE_ON_DCD_BMSK                                                   0x8000
#define HWIO_MMSS_VBIF_VBIF_CLK_FORCE_CTRL1_FORCE_ON_DCD_SHFT                                                      0xf
#define HWIO_MMSS_VBIF_VBIF_CLK_FORCE_CTRL1_FORCE_ON_QOS_BMSK                                                    0x200
#define HWIO_MMSS_VBIF_VBIF_CLK_FORCE_CTRL1_FORCE_ON_QOS_SHFT                                                      0x9
#define HWIO_MMSS_VBIF_VBIF_CLK_FORCE_CTRL1_FORCE_ON_PERF_BMSK                                                   0x100
#define HWIO_MMSS_VBIF_VBIF_CLK_FORCE_CTRL1_FORCE_ON_PERF_SHFT                                                     0x8
#define HWIO_MMSS_VBIF_VBIF_CLK_FORCE_CTRL1_FORCE_ON_STM_BMSK                                                     0x80
#define HWIO_MMSS_VBIF_VBIF_CLK_FORCE_CTRL1_FORCE_ON_STM_SHFT                                                      0x7
#define HWIO_MMSS_VBIF_VBIF_CLK_FORCE_CTRL1_FORCE_ON_XPU_BMSK                                                     0x20
#define HWIO_MMSS_VBIF_VBIF_CLK_FORCE_CTRL1_FORCE_ON_XPU_SHFT                                                      0x5
#define HWIO_MMSS_VBIF_VBIF_CLK_FORCE_CTRL1_FORCE_ON_ATB_BMSK                                                     0x10
#define HWIO_MMSS_VBIF_VBIF_CLK_FORCE_CTRL1_FORCE_ON_ATB_SHFT                                                      0x4
#define HWIO_MMSS_VBIF_VBIF_CLK_FORCE_CTRL1_FORCE_ON_MM_MMU_BMSK                                                   0x8
#define HWIO_MMSS_VBIF_VBIF_CLK_FORCE_CTRL1_FORCE_ON_MM_MMU_SHFT                                                   0x3
#define HWIO_MMSS_VBIF_VBIF_CLK_FORCE_CTRL1_FORCE_ON_AHB2AHB_BMSK                                                  0x4
#define HWIO_MMSS_VBIF_VBIF_CLK_FORCE_CTRL1_FORCE_ON_AHB2AHB_SHFT                                                  0x2
#define HWIO_MMSS_VBIF_VBIF_CLK_FORCE_CTRL1_FORCE_ON_ARB_BMSK                                                      0x1
#define HWIO_MMSS_VBIF_VBIF_CLK_FORCE_CTRL1_FORCE_ON_ARB_SHFT                                                      0x0

#define HWIO_MMSS_VBIF_VBIF_QOS_OVERRIDE_EN_ADDR                                                            (VBIF_SDE_REG_BASE      + 0x00000010)
#define HWIO_MMSS_VBIF_VBIF_QOS_OVERRIDE_EN_RMSK                                                            0xffffffff
#define HWIO_MMSS_VBIF_VBIF_QOS_OVERRIDE_EN_IN          \
        in_dword_masked(HWIO_MMSS_VBIF_VBIF_QOS_OVERRIDE_EN_ADDR, HWIO_MMSS_VBIF_VBIF_QOS_OVERRIDE_EN_RMSK)
#define HWIO_MMSS_VBIF_VBIF_QOS_OVERRIDE_EN_INM(m)      \
        in_dword_masked(HWIO_MMSS_VBIF_VBIF_QOS_OVERRIDE_EN_ADDR, m)
#define HWIO_MMSS_VBIF_VBIF_QOS_OVERRIDE_EN_OUT(v)      \
        out_dword(HWIO_MMSS_VBIF_VBIF_QOS_OVERRIDE_EN_ADDR,v)
#define HWIO_MMSS_VBIF_VBIF_QOS_OVERRIDE_EN_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_VBIF_VBIF_QOS_OVERRIDE_EN_ADDR,m,v,HWIO_MMSS_VBIF_VBIF_QOS_OVERRIDE_EN_IN)
#define HWIO_MMSS_VBIF_VBIF_QOS_OVERRIDE_EN_OVERRIDE_PRILVL_EN_C15_BMSK                                     0x80000000
#define HWIO_MMSS_VBIF_VBIF_QOS_OVERRIDE_EN_OVERRIDE_PRILVL_EN_C15_SHFT                                           0x1f
#define HWIO_MMSS_VBIF_VBIF_QOS_OVERRIDE_EN_OVERRIDE_PRILVL_EN_C14_BMSK                                     0x40000000
#define HWIO_MMSS_VBIF_VBIF_QOS_OVERRIDE_EN_OVERRIDE_PRILVL_EN_C14_SHFT                                           0x1e
#define HWIO_MMSS_VBIF_VBIF_QOS_OVERRIDE_EN_OVERRIDE_PRILVL_EN_C13_BMSK                                     0x20000000
#define HWIO_MMSS_VBIF_VBIF_QOS_OVERRIDE_EN_OVERRIDE_PRILVL_EN_C13_SHFT                                           0x1d
#define HWIO_MMSS_VBIF_VBIF_QOS_OVERRIDE_EN_OVERRIDE_PRILVL_EN_C12_BMSK                                     0x10000000
#define HWIO_MMSS_VBIF_VBIF_QOS_OVERRIDE_EN_OVERRIDE_PRILVL_EN_C12_SHFT                                           0x1c
#define HWIO_MMSS_VBIF_VBIF_QOS_OVERRIDE_EN_OVERRIDE_PRILVL_EN_C11_BMSK                                      0x8000000
#define HWIO_MMSS_VBIF_VBIF_QOS_OVERRIDE_EN_OVERRIDE_PRILVL_EN_C11_SHFT                                           0x1b
#define HWIO_MMSS_VBIF_VBIF_QOS_OVERRIDE_EN_OVERRIDE_PRILVL_EN_C10_BMSK                                      0x4000000
#define HWIO_MMSS_VBIF_VBIF_QOS_OVERRIDE_EN_OVERRIDE_PRILVL_EN_C10_SHFT                                           0x1a
#define HWIO_MMSS_VBIF_VBIF_QOS_OVERRIDE_EN_OVERRIDE_PRILVL_EN_C9_BMSK                                       0x2000000
#define HWIO_MMSS_VBIF_VBIF_QOS_OVERRIDE_EN_OVERRIDE_PRILVL_EN_C9_SHFT                                            0x19
#define HWIO_MMSS_VBIF_VBIF_QOS_OVERRIDE_EN_OVERRIDE_PRILVL_EN_C8_BMSK                                       0x1000000
#define HWIO_MMSS_VBIF_VBIF_QOS_OVERRIDE_EN_OVERRIDE_PRILVL_EN_C8_SHFT                                            0x18
#define HWIO_MMSS_VBIF_VBIF_QOS_OVERRIDE_EN_OVERRIDE_PRILVL_EN_C7_BMSK                                        0x800000
#define HWIO_MMSS_VBIF_VBIF_QOS_OVERRIDE_EN_OVERRIDE_PRILVL_EN_C7_SHFT                                            0x17
#define HWIO_MMSS_VBIF_VBIF_QOS_OVERRIDE_EN_OVERRIDE_PRILVL_EN_C6_BMSK                                        0x400000
#define HWIO_MMSS_VBIF_VBIF_QOS_OVERRIDE_EN_OVERRIDE_PRILVL_EN_C6_SHFT                                            0x16
#define HWIO_MMSS_VBIF_VBIF_QOS_OVERRIDE_EN_OVERRIDE_PRILVL_EN_C5_BMSK                                        0x200000
#define HWIO_MMSS_VBIF_VBIF_QOS_OVERRIDE_EN_OVERRIDE_PRILVL_EN_C5_SHFT                                            0x15
#define HWIO_MMSS_VBIF_VBIF_QOS_OVERRIDE_EN_OVERRIDE_PRILVL_EN_C4_BMSK                                        0x100000
#define HWIO_MMSS_VBIF_VBIF_QOS_OVERRIDE_EN_OVERRIDE_PRILVL_EN_C4_SHFT                                            0x14
#define HWIO_MMSS_VBIF_VBIF_QOS_OVERRIDE_EN_OVERRIDE_PRILVL_EN_C3_BMSK                                         0x80000
#define HWIO_MMSS_VBIF_VBIF_QOS_OVERRIDE_EN_OVERRIDE_PRILVL_EN_C3_SHFT                                            0x13
#define HWIO_MMSS_VBIF_VBIF_QOS_OVERRIDE_EN_OVERRIDE_PRILVL_EN_C2_BMSK                                         0x40000
#define HWIO_MMSS_VBIF_VBIF_QOS_OVERRIDE_EN_OVERRIDE_PRILVL_EN_C2_SHFT                                            0x12
#define HWIO_MMSS_VBIF_VBIF_QOS_OVERRIDE_EN_OVERRIDE_PRILVL_EN_C1_BMSK                                         0x20000
#define HWIO_MMSS_VBIF_VBIF_QOS_OVERRIDE_EN_OVERRIDE_PRILVL_EN_C1_SHFT                                            0x11
#define HWIO_MMSS_VBIF_VBIF_QOS_OVERRIDE_EN_OVERRIDE_PRILVL_EN_C0_BMSK                                         0x10000
#define HWIO_MMSS_VBIF_VBIF_QOS_OVERRIDE_EN_OVERRIDE_PRILVL_EN_C0_SHFT                                            0x10
#define HWIO_MMSS_VBIF_VBIF_QOS_OVERRIDE_EN_OVERRIDE_REQPRI_EN_C15_BMSK                                         0x8000
#define HWIO_MMSS_VBIF_VBIF_QOS_OVERRIDE_EN_OVERRIDE_REQPRI_EN_C15_SHFT                                            0xf
#define HWIO_MMSS_VBIF_VBIF_QOS_OVERRIDE_EN_OVERRIDE_REQPRI_EN_C14_BMSK                                         0x4000
#define HWIO_MMSS_VBIF_VBIF_QOS_OVERRIDE_EN_OVERRIDE_REQPRI_EN_C14_SHFT                                            0xe
#define HWIO_MMSS_VBIF_VBIF_QOS_OVERRIDE_EN_OVERRIDE_REQPRI_EN_C13_BMSK                                         0x2000
#define HWIO_MMSS_VBIF_VBIF_QOS_OVERRIDE_EN_OVERRIDE_REQPRI_EN_C13_SHFT                                            0xd
#define HWIO_MMSS_VBIF_VBIF_QOS_OVERRIDE_EN_OVERRIDE_REQPRI_EN_C12_BMSK                                         0x1000
#define HWIO_MMSS_VBIF_VBIF_QOS_OVERRIDE_EN_OVERRIDE_REQPRI_EN_C12_SHFT                                            0xc
#define HWIO_MMSS_VBIF_VBIF_QOS_OVERRIDE_EN_OVERRIDE_REQPRI_EN_C11_BMSK                                          0x800
#define HWIO_MMSS_VBIF_VBIF_QOS_OVERRIDE_EN_OVERRIDE_REQPRI_EN_C11_SHFT                                            0xb
#define HWIO_MMSS_VBIF_VBIF_QOS_OVERRIDE_EN_OVERRIDE_REQPRI_EN_C10_BMSK                                          0x400
#define HWIO_MMSS_VBIF_VBIF_QOS_OVERRIDE_EN_OVERRIDE_REQPRI_EN_C10_SHFT                                            0xa
#define HWIO_MMSS_VBIF_VBIF_QOS_OVERRIDE_EN_OVERRIDE_REQPRI_EN_C9_BMSK                                           0x200
#define HWIO_MMSS_VBIF_VBIF_QOS_OVERRIDE_EN_OVERRIDE_REQPRI_EN_C9_SHFT                                             0x9
#define HWIO_MMSS_VBIF_VBIF_QOS_OVERRIDE_EN_OVERRIDE_REQPRI_EN_C8_BMSK                                           0x100
#define HWIO_MMSS_VBIF_VBIF_QOS_OVERRIDE_EN_OVERRIDE_REQPRI_EN_C8_SHFT                                             0x8
#define HWIO_MMSS_VBIF_VBIF_QOS_OVERRIDE_EN_OVERRIDE_REQPRI_EN_C7_BMSK                                            0x80
#define HWIO_MMSS_VBIF_VBIF_QOS_OVERRIDE_EN_OVERRIDE_REQPRI_EN_C7_SHFT                                             0x7
#define HWIO_MMSS_VBIF_VBIF_QOS_OVERRIDE_EN_OVERRIDE_REQPRI_EN_C6_BMSK                                            0x40
#define HWIO_MMSS_VBIF_VBIF_QOS_OVERRIDE_EN_OVERRIDE_REQPRI_EN_C6_SHFT                                             0x6
#define HWIO_MMSS_VBIF_VBIF_QOS_OVERRIDE_EN_OVERRIDE_REQPRI_EN_C5_BMSK                                            0x20
#define HWIO_MMSS_VBIF_VBIF_QOS_OVERRIDE_EN_OVERRIDE_REQPRI_EN_C5_SHFT                                             0x5
#define HWIO_MMSS_VBIF_VBIF_QOS_OVERRIDE_EN_OVERRIDE_REQPRI_EN_C4_BMSK                                            0x10
#define HWIO_MMSS_VBIF_VBIF_QOS_OVERRIDE_EN_OVERRIDE_REQPRI_EN_C4_SHFT                                             0x4
#define HWIO_MMSS_VBIF_VBIF_QOS_OVERRIDE_EN_OVERRIDE_REQPRI_EN_C3_BMSK                                             0x8
#define HWIO_MMSS_VBIF_VBIF_QOS_OVERRIDE_EN_OVERRIDE_REQPRI_EN_C3_SHFT                                             0x3
#define HWIO_MMSS_VBIF_VBIF_QOS_OVERRIDE_EN_OVERRIDE_REQPRI_EN_C2_BMSK                                             0x4
#define HWIO_MMSS_VBIF_VBIF_QOS_OVERRIDE_EN_OVERRIDE_REQPRI_EN_C2_SHFT                                             0x2
#define HWIO_MMSS_VBIF_VBIF_QOS_OVERRIDE_EN_OVERRIDE_REQPRI_EN_C1_BMSK                                             0x2
#define HWIO_MMSS_VBIF_VBIF_QOS_OVERRIDE_EN_OVERRIDE_REQPRI_EN_C1_SHFT                                             0x1
#define HWIO_MMSS_VBIF_VBIF_QOS_OVERRIDE_EN_OVERRIDE_REQPRI_EN_C0_BMSK                                             0x1
#define HWIO_MMSS_VBIF_VBIF_QOS_OVERRIDE_EN_OVERRIDE_REQPRI_EN_C0_SHFT                                             0x0

#define HWIO_MMSS_VBIF_VBIF_PRILVL_ACT_PROP_EN_ADDR                                                         (VBIF_SDE_REG_BASE      + 0x00000014)
#define HWIO_MMSS_VBIF_VBIF_PRILVL_ACT_PROP_EN_RMSK                                                             0xffff
#define HWIO_MMSS_VBIF_VBIF_PRILVL_ACT_PROP_EN_IN          \
        in_dword_masked(HWIO_MMSS_VBIF_VBIF_PRILVL_ACT_PROP_EN_ADDR, HWIO_MMSS_VBIF_VBIF_PRILVL_ACT_PROP_EN_RMSK)
#define HWIO_MMSS_VBIF_VBIF_PRILVL_ACT_PROP_EN_INM(m)      \
        in_dword_masked(HWIO_MMSS_VBIF_VBIF_PRILVL_ACT_PROP_EN_ADDR, m)
#define HWIO_MMSS_VBIF_VBIF_PRILVL_ACT_PROP_EN_OUT(v)      \
        out_dword(HWIO_MMSS_VBIF_VBIF_PRILVL_ACT_PROP_EN_ADDR,v)
#define HWIO_MMSS_VBIF_VBIF_PRILVL_ACT_PROP_EN_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_VBIF_VBIF_PRILVL_ACT_PROP_EN_ADDR,m,v,HWIO_MMSS_VBIF_VBIF_PRILVL_ACT_PROP_EN_IN)
#define HWIO_MMSS_VBIF_VBIF_PRILVL_ACT_PROP_EN_PRILVL_ACT_PROP_EN_C15_BMSK                                      0x8000
#define HWIO_MMSS_VBIF_VBIF_PRILVL_ACT_PROP_EN_PRILVL_ACT_PROP_EN_C15_SHFT                                         0xf
#define HWIO_MMSS_VBIF_VBIF_PRILVL_ACT_PROP_EN_PRILVL_ACT_PROP_EN_C14_BMSK                                      0x4000
#define HWIO_MMSS_VBIF_VBIF_PRILVL_ACT_PROP_EN_PRILVL_ACT_PROP_EN_C14_SHFT                                         0xe
#define HWIO_MMSS_VBIF_VBIF_PRILVL_ACT_PROP_EN_PRILVL_ACT_PROP_EN_C13_BMSK                                      0x2000
#define HWIO_MMSS_VBIF_VBIF_PRILVL_ACT_PROP_EN_PRILVL_ACT_PROP_EN_C13_SHFT                                         0xd
#define HWIO_MMSS_VBIF_VBIF_PRILVL_ACT_PROP_EN_PRILVL_ACT_PROP_EN_C12_BMSK                                      0x1000
#define HWIO_MMSS_VBIF_VBIF_PRILVL_ACT_PROP_EN_PRILVL_ACT_PROP_EN_C12_SHFT                                         0xc
#define HWIO_MMSS_VBIF_VBIF_PRILVL_ACT_PROP_EN_PRILVL_ACT_PROP_EN_C11_BMSK                                       0x800
#define HWIO_MMSS_VBIF_VBIF_PRILVL_ACT_PROP_EN_PRILVL_ACT_PROP_EN_C11_SHFT                                         0xb
#define HWIO_MMSS_VBIF_VBIF_PRILVL_ACT_PROP_EN_PRILVL_ACT_PROP_EN_C10_BMSK                                       0x400
#define HWIO_MMSS_VBIF_VBIF_PRILVL_ACT_PROP_EN_PRILVL_ACT_PROP_EN_C10_SHFT                                         0xa
#define HWIO_MMSS_VBIF_VBIF_PRILVL_ACT_PROP_EN_PRILVL_ACT_PROP_EN_C9_BMSK                                        0x200
#define HWIO_MMSS_VBIF_VBIF_PRILVL_ACT_PROP_EN_PRILVL_ACT_PROP_EN_C9_SHFT                                          0x9
#define HWIO_MMSS_VBIF_VBIF_PRILVL_ACT_PROP_EN_PRILVL_ACT_PROP_EN_C8_BMSK                                        0x100
#define HWIO_MMSS_VBIF_VBIF_PRILVL_ACT_PROP_EN_PRILVL_ACT_PROP_EN_C8_SHFT                                          0x8
#define HWIO_MMSS_VBIF_VBIF_PRILVL_ACT_PROP_EN_PRILVL_ACT_PROP_EN_C7_BMSK                                         0x80
#define HWIO_MMSS_VBIF_VBIF_PRILVL_ACT_PROP_EN_PRILVL_ACT_PROP_EN_C7_SHFT                                          0x7
#define HWIO_MMSS_VBIF_VBIF_PRILVL_ACT_PROP_EN_PRILVL_ACT_PROP_EN_C6_BMSK                                         0x40
#define HWIO_MMSS_VBIF_VBIF_PRILVL_ACT_PROP_EN_PRILVL_ACT_PROP_EN_C6_SHFT                                          0x6
#define HWIO_MMSS_VBIF_VBIF_PRILVL_ACT_PROP_EN_PRILVL_ACT_PROP_EN_C5_BMSK                                         0x20
#define HWIO_MMSS_VBIF_VBIF_PRILVL_ACT_PROP_EN_PRILVL_ACT_PROP_EN_C5_SHFT                                          0x5
#define HWIO_MMSS_VBIF_VBIF_PRILVL_ACT_PROP_EN_PRILVL_ACT_PROP_EN_C4_BMSK                                         0x10
#define HWIO_MMSS_VBIF_VBIF_PRILVL_ACT_PROP_EN_PRILVL_ACT_PROP_EN_C4_SHFT                                          0x4
#define HWIO_MMSS_VBIF_VBIF_PRILVL_ACT_PROP_EN_PRILVL_ACT_PROP_EN_C3_BMSK                                          0x8
#define HWIO_MMSS_VBIF_VBIF_PRILVL_ACT_PROP_EN_PRILVL_ACT_PROP_EN_C3_SHFT                                          0x3
#define HWIO_MMSS_VBIF_VBIF_PRILVL_ACT_PROP_EN_PRILVL_ACT_PROP_EN_C2_BMSK                                          0x4
#define HWIO_MMSS_VBIF_VBIF_PRILVL_ACT_PROP_EN_PRILVL_ACT_PROP_EN_C2_SHFT                                          0x2
#define HWIO_MMSS_VBIF_VBIF_PRILVL_ACT_PROP_EN_PRILVL_ACT_PROP_EN_C1_BMSK                                          0x2
#define HWIO_MMSS_VBIF_VBIF_PRILVL_ACT_PROP_EN_PRILVL_ACT_PROP_EN_C1_SHFT                                          0x1
#define HWIO_MMSS_VBIF_VBIF_PRILVL_ACT_PROP_EN_PRILVL_ACT_PROP_EN_C0_BMSK                                          0x1
#define HWIO_MMSS_VBIF_VBIF_PRILVL_ACT_PROP_EN_PRILVL_ACT_PROP_EN_C0_SHFT                                          0x0

#define HWIO_MMSS_VBIF_VBIF_QOS_OVERRIDE_REQPRI_ADDR                                                        (VBIF_SDE_REG_BASE      + 0x00000018)
#define HWIO_MMSS_VBIF_VBIF_QOS_OVERRIDE_REQPRI_RMSK                                                         0xffffffff
#define HWIO_MMSS_VBIF_VBIF_QOS_OVERRIDE_REQPRI_IN          \
        in_dword_masked(HWIO_MMSS_VBIF_VBIF_QOS_OVERRIDE_REQPRI_ADDR, HWIO_MMSS_VBIF_VBIF_QOS_OVERRIDE_REQPRI_RMSK)
#define HWIO_MMSS_VBIF_VBIF_QOS_OVERRIDE_REQPRI_INM(m)      \
        in_dword_masked(HWIO_MMSS_VBIF_VBIF_QOS_OVERRIDE_REQPRI_ADDR, m)
#define HWIO_MMSS_VBIF_VBIF_QOS_OVERRIDE_REQPRI_OUT(v)      \
        out_dword(HWIO_MMSS_VBIF_VBIF_QOS_OVERRIDE_REQPRI_ADDR,v)
#define HWIO_MMSS_VBIF_VBIF_QOS_OVERRIDE_REQPRI_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_VBIF_VBIF_QOS_OVERRIDE_REQPRI_ADDR,m,v,HWIO_MMSS_VBIF_VBIF_QOS_OVERRIDE_REQPRI_IN)
#define HWIO_MMSS_VBIF_VBIF_QOS_OVERRIDE_REQPRI_OVERRIDE_REQPRI_C15_BMSK                                    0xc0000000
#define HWIO_MMSS_VBIF_VBIF_QOS_OVERRIDE_REQPRI_OVERRIDE_REQPRI_C15_SHFT                                          0x1e
#define HWIO_MMSS_VBIF_VBIF_QOS_OVERRIDE_REQPRI_OVERRIDE_REQPRI_C14_BMSK                                    0x30000000
#define HWIO_MMSS_VBIF_VBIF_QOS_OVERRIDE_REQPRI_OVERRIDE_REQPRI_C14_SHFT                                          0x1c
#define HWIO_MMSS_VBIF_VBIF_QOS_OVERRIDE_REQPRI_OVERRIDE_REQPRI_C13_BMSK                                     0xc000000
#define HWIO_MMSS_VBIF_VBIF_QOS_OVERRIDE_REQPRI_OVERRIDE_REQPRI_C13_SHFT                                          0x1a
#define HWIO_MMSS_VBIF_VBIF_QOS_OVERRIDE_REQPRI_OVERRIDE_REQPRI_C12_BMSK                                     0x3000000
#define HWIO_MMSS_VBIF_VBIF_QOS_OVERRIDE_REQPRI_OVERRIDE_REQPRI_C12_SHFT                                          0x18
#define HWIO_MMSS_VBIF_VBIF_QOS_OVERRIDE_REQPRI_OVERRIDE_REQPRI_C11_BMSK                                      0xc00000
#define HWIO_MMSS_VBIF_VBIF_QOS_OVERRIDE_REQPRI_OVERRIDE_REQPRI_C11_SHFT                                          0x16
#define HWIO_MMSS_VBIF_VBIF_QOS_OVERRIDE_REQPRI_OVERRIDE_REQPRI_C10_BMSK                                      0x300000
#define HWIO_MMSS_VBIF_VBIF_QOS_OVERRIDE_REQPRI_OVERRIDE_REQPRI_C10_SHFT                                          0x14
#define HWIO_MMSS_VBIF_VBIF_QOS_OVERRIDE_REQPRI_OVERRIDE_REQPRI_C9_BMSK                                        0xc0000
#define HWIO_MMSS_VBIF_VBIF_QOS_OVERRIDE_REQPRI_OVERRIDE_REQPRI_C9_SHFT                                           0x12
#define HWIO_MMSS_VBIF_VBIF_QOS_OVERRIDE_REQPRI_OVERRIDE_REQPRI_C8_BMSK                                        0x30000
#define HWIO_MMSS_VBIF_VBIF_QOS_OVERRIDE_REQPRI_OVERRIDE_REQPRI_C8_SHFT                                           0x10
#define HWIO_MMSS_VBIF_VBIF_QOS_OVERRIDE_REQPRI_OVERRIDE_REQPRI_C7_BMSK                                         0xc000
#define HWIO_MMSS_VBIF_VBIF_QOS_OVERRIDE_REQPRI_OVERRIDE_REQPRI_C7_SHFT                                            0xe
#define HWIO_MMSS_VBIF_VBIF_QOS_OVERRIDE_REQPRI_OVERRIDE_REQPRI_C6_BMSK                                         0x3000
#define HWIO_MMSS_VBIF_VBIF_QOS_OVERRIDE_REQPRI_OVERRIDE_REQPRI_C6_SHFT                                            0xc
#define HWIO_MMSS_VBIF_VBIF_QOS_OVERRIDE_REQPRI_OVERRIDE_REQPRI_C5_BMSK                                          0xc00
#define HWIO_MMSS_VBIF_VBIF_QOS_OVERRIDE_REQPRI_OVERRIDE_REQPRI_C5_SHFT                                            0xa
#define HWIO_MMSS_VBIF_VBIF_QOS_OVERRIDE_REQPRI_OVERRIDE_REQPRI_C4_BMSK                                          0x300
#define HWIO_MMSS_VBIF_VBIF_QOS_OVERRIDE_REQPRI_OVERRIDE_REQPRI_C4_SHFT                                            0x8
#define HWIO_MMSS_VBIF_VBIF_QOS_OVERRIDE_REQPRI_OVERRIDE_REQPRI_C3_BMSK                                           0xc0
#define HWIO_MMSS_VBIF_VBIF_QOS_OVERRIDE_REQPRI_OVERRIDE_REQPRI_C3_SHFT                                            0x6
#define HWIO_MMSS_VBIF_VBIF_QOS_OVERRIDE_REQPRI_OVERRIDE_REQPRI_C2_BMSK                                           0x30
#define HWIO_MMSS_VBIF_VBIF_QOS_OVERRIDE_REQPRI_OVERRIDE_REQPRI_C2_SHFT                                            0x4
#define HWIO_MMSS_VBIF_VBIF_QOS_OVERRIDE_REQPRI_OVERRIDE_REQPRI_C1_BMSK                                            0xc
#define HWIO_MMSS_VBIF_VBIF_QOS_OVERRIDE_REQPRI_OVERRIDE_REQPRI_C1_SHFT                                            0x2
#define HWIO_MMSS_VBIF_VBIF_QOS_OVERRIDE_REQPRI_OVERRIDE_REQPRI_C0_BMSK                                            0x3
#define HWIO_MMSS_VBIF_VBIF_QOS_OVERRIDE_REQPRI_OVERRIDE_REQPRI_C0_SHFT                                            0x0

#define HWIO_MMSS_VBIF_VBIF_QOS_OVERRIDE_PRILVL_ADDR                                                        (VBIF_SDE_REG_BASE      + 0x0000001c)
#define HWIO_MMSS_VBIF_VBIF_QOS_OVERRIDE_PRILVL_RMSK                                                         0xffffffff
#define HWIO_MMSS_VBIF_VBIF_QOS_OVERRIDE_PRILVL_IN          \
        in_dword_masked(HWIO_MMSS_VBIF_VBIF_QOS_OVERRIDE_PRILVL_ADDR, HWIO_MMSS_VBIF_VBIF_QOS_OVERRIDE_PRILVL_RMSK)
#define HWIO_MMSS_VBIF_VBIF_QOS_OVERRIDE_PRILVL_INM(m)      \
        in_dword_masked(HWIO_MMSS_VBIF_VBIF_QOS_OVERRIDE_PRILVL_ADDR, m)
#define HWIO_MMSS_VBIF_VBIF_QOS_OVERRIDE_PRILVL_OUT(v)      \
        out_dword(HWIO_MMSS_VBIF_VBIF_QOS_OVERRIDE_PRILVL_ADDR,v)
#define HWIO_MMSS_VBIF_VBIF_QOS_OVERRIDE_PRILVL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_VBIF_VBIF_QOS_OVERRIDE_PRILVL_ADDR,m,v,HWIO_MMSS_VBIF_VBIF_QOS_OVERRIDE_PRILVL_IN)
#define HWIO_MMSS_VBIF_VBIF_QOS_OVERRIDE_PRILVL_OVERRIDE_PRILVL_C15_BMSK                                    0xc0000000
#define HWIO_MMSS_VBIF_VBIF_QOS_OVERRIDE_PRILVL_OVERRIDE_PRILVL_C15_SHFT                                          0x1e
#define HWIO_MMSS_VBIF_VBIF_QOS_OVERRIDE_PRILVL_OVERRIDE_PRILVL_C14_BMSK                                    0x30000000
#define HWIO_MMSS_VBIF_VBIF_QOS_OVERRIDE_PRILVL_OVERRIDE_PRILVL_C14_SHFT                                          0x1c
#define HWIO_MMSS_VBIF_VBIF_QOS_OVERRIDE_PRILVL_OVERRIDE_PRILVL_C13_BMSK                                     0xc000000
#define HWIO_MMSS_VBIF_VBIF_QOS_OVERRIDE_PRILVL_OVERRIDE_PRILVL_C13_SHFT                                          0x1a
#define HWIO_MMSS_VBIF_VBIF_QOS_OVERRIDE_PRILVL_OVERRIDE_PRILVL_C12_BMSK                                     0x3000000
#define HWIO_MMSS_VBIF_VBIF_QOS_OVERRIDE_PRILVL_OVERRIDE_PRILVL_C12_SHFT                                          0x18
#define HWIO_MMSS_VBIF_VBIF_QOS_OVERRIDE_PRILVL_OVERRIDE_PRILVL_C11_BMSK                                      0xc00000
#define HWIO_MMSS_VBIF_VBIF_QOS_OVERRIDE_PRILVL_OVERRIDE_PRILVL_C11_SHFT                                          0x16
#define HWIO_MMSS_VBIF_VBIF_QOS_OVERRIDE_PRILVL_OVERRIDE_PRILVL_C10_BMSK                                      0x300000
#define HWIO_MMSS_VBIF_VBIF_QOS_OVERRIDE_PRILVL_OVERRIDE_PRILVL_C10_SHFT                                          0x14
#define HWIO_MMSS_VBIF_VBIF_QOS_OVERRIDE_PRILVL_OVERRIDE_PRILVL_C9_BMSK                                        0xc0000
#define HWIO_MMSS_VBIF_VBIF_QOS_OVERRIDE_PRILVL_OVERRIDE_PRILVL_C9_SHFT                                           0x12
#define HWIO_MMSS_VBIF_VBIF_QOS_OVERRIDE_PRILVL_OVERRIDE_PRILVL_C8_BMSK                                        0x30000
#define HWIO_MMSS_VBIF_VBIF_QOS_OVERRIDE_PRILVL_OVERRIDE_PRILVL_C8_SHFT                                           0x10
#define HWIO_MMSS_VBIF_VBIF_QOS_OVERRIDE_PRILVL_OVERRIDE_PRILVL_C7_BMSK                                         0xc000
#define HWIO_MMSS_VBIF_VBIF_QOS_OVERRIDE_PRILVL_OVERRIDE_PRILVL_C7_SHFT                                            0xe
#define HWIO_MMSS_VBIF_VBIF_QOS_OVERRIDE_PRILVL_OVERRIDE_PRILVL_C6_BMSK                                         0x3000
#define HWIO_MMSS_VBIF_VBIF_QOS_OVERRIDE_PRILVL_OVERRIDE_PRILVL_C6_SHFT                                            0xc
#define HWIO_MMSS_VBIF_VBIF_QOS_OVERRIDE_PRILVL_OVERRIDE_PRILVL_C5_BMSK                                          0xc00
#define HWIO_MMSS_VBIF_VBIF_QOS_OVERRIDE_PRILVL_OVERRIDE_PRILVL_C5_SHFT                                            0xa
#define HWIO_MMSS_VBIF_VBIF_QOS_OVERRIDE_PRILVL_OVERRIDE_PRILVL_C4_BMSK                                          0x300
#define HWIO_MMSS_VBIF_VBIF_QOS_OVERRIDE_PRILVL_OVERRIDE_PRILVL_C4_SHFT                                            0x8
#define HWIO_MMSS_VBIF_VBIF_QOS_OVERRIDE_PRILVL_OVERRIDE_PRILVL_C3_BMSK                                           0xc0
#define HWIO_MMSS_VBIF_VBIF_QOS_OVERRIDE_PRILVL_OVERRIDE_PRILVL_C3_SHFT                                            0x6
#define HWIO_MMSS_VBIF_VBIF_QOS_OVERRIDE_PRILVL_OVERRIDE_PRILVL_C2_BMSK                                           0x30
#define HWIO_MMSS_VBIF_VBIF_QOS_OVERRIDE_PRILVL_OVERRIDE_PRILVL_C2_SHFT                                            0x4
#define HWIO_MMSS_VBIF_VBIF_QOS_OVERRIDE_PRILVL_OVERRIDE_PRILVL_C1_BMSK                                            0xc
#define HWIO_MMSS_VBIF_VBIF_QOS_OVERRIDE_PRILVL_OVERRIDE_PRILVL_C1_SHFT                                            0x2
#define HWIO_MMSS_VBIF_VBIF_QOS_OVERRIDE_PRILVL_OVERRIDE_PRILVL_C0_BMSK                                            0x3
#define HWIO_MMSS_VBIF_VBIF_QOS_OVERRIDE_PRILVL_OVERRIDE_PRILVL_C0_SHFT                                            0x0

#define HWIO_MMSS_VBIF_VBIF_FIXED_SORT_EN_ADDR                                                              (VBIF_SDE_REG_BASE      + 0x00000030)
#define HWIO_MMSS_VBIF_VBIF_FIXED_SORT_EN_RMSK                                                                 0x1ffff
#define HWIO_MMSS_VBIF_VBIF_FIXED_SORT_EN_IN          \
        in_dword_masked(HWIO_MMSS_VBIF_VBIF_FIXED_SORT_EN_ADDR, HWIO_MMSS_VBIF_VBIF_FIXED_SORT_EN_RMSK)
#define HWIO_MMSS_VBIF_VBIF_FIXED_SORT_EN_INM(m)      \
        in_dword_masked(HWIO_MMSS_VBIF_VBIF_FIXED_SORT_EN_ADDR, m)
#define HWIO_MMSS_VBIF_VBIF_FIXED_SORT_EN_OUT(v)      \
        out_dword(HWIO_MMSS_VBIF_VBIF_FIXED_SORT_EN_ADDR,v)
#define HWIO_MMSS_VBIF_VBIF_FIXED_SORT_EN_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_VBIF_VBIF_FIXED_SORT_EN_ADDR,m,v,HWIO_MMSS_VBIF_VBIF_FIXED_SORT_EN_IN)
#define HWIO_MMSS_VBIF_VBIF_FIXED_SORT_EN_FIXED_SORT_EN_MMU_BMSK                                               0x10000
#define HWIO_MMSS_VBIF_VBIF_FIXED_SORT_EN_FIXED_SORT_EN_MMU_SHFT                                                  0x10
#define HWIO_MMSS_VBIF_VBIF_FIXED_SORT_EN_FIXED_SORT_EN_C15_BMSK                                                0x8000
#define HWIO_MMSS_VBIF_VBIF_FIXED_SORT_EN_FIXED_SORT_EN_C15_SHFT                                                   0xf
#define HWIO_MMSS_VBIF_VBIF_FIXED_SORT_EN_FIXED_SORT_EN_C14_BMSK                                                0x4000
#define HWIO_MMSS_VBIF_VBIF_FIXED_SORT_EN_FIXED_SORT_EN_C14_SHFT                                                   0xe
#define HWIO_MMSS_VBIF_VBIF_FIXED_SORT_EN_FIXED_SORT_EN_C13_BMSK                                                0x2000
#define HWIO_MMSS_VBIF_VBIF_FIXED_SORT_EN_FIXED_SORT_EN_C13_SHFT                                                   0xd
#define HWIO_MMSS_VBIF_VBIF_FIXED_SORT_EN_FIXED_SORT_EN_C12_BMSK                                                0x1000
#define HWIO_MMSS_VBIF_VBIF_FIXED_SORT_EN_FIXED_SORT_EN_C12_SHFT                                                   0xc
#define HWIO_MMSS_VBIF_VBIF_FIXED_SORT_EN_FIXED_SORT_EN_C11_BMSK                                                 0x800
#define HWIO_MMSS_VBIF_VBIF_FIXED_SORT_EN_FIXED_SORT_EN_C11_SHFT                                                   0xb
#define HWIO_MMSS_VBIF_VBIF_FIXED_SORT_EN_FIXED_SORT_EN_C10_BMSK                                                 0x400
#define HWIO_MMSS_VBIF_VBIF_FIXED_SORT_EN_FIXED_SORT_EN_C10_SHFT                                                   0xa
#define HWIO_MMSS_VBIF_VBIF_FIXED_SORT_EN_FIXED_SORT_EN_C9_BMSK                                                  0x200
#define HWIO_MMSS_VBIF_VBIF_FIXED_SORT_EN_FIXED_SORT_EN_C9_SHFT                                                    0x9
#define HWIO_MMSS_VBIF_VBIF_FIXED_SORT_EN_FIXED_SORT_EN_C8_BMSK                                                  0x100
#define HWIO_MMSS_VBIF_VBIF_FIXED_SORT_EN_FIXED_SORT_EN_C8_SHFT                                                    0x8
#define HWIO_MMSS_VBIF_VBIF_FIXED_SORT_EN_FIXED_SORT_EN_C7_BMSK                                                   0x80
#define HWIO_MMSS_VBIF_VBIF_FIXED_SORT_EN_FIXED_SORT_EN_C7_SHFT                                                    0x7
#define HWIO_MMSS_VBIF_VBIF_FIXED_SORT_EN_FIXED_SORT_EN_C6_BMSK                                                   0x40
#define HWIO_MMSS_VBIF_VBIF_FIXED_SORT_EN_FIXED_SORT_EN_C6_SHFT                                                    0x6
#define HWIO_MMSS_VBIF_VBIF_FIXED_SORT_EN_FIXED_SORT_EN_C5_BMSK                                                   0x20
#define HWIO_MMSS_VBIF_VBIF_FIXED_SORT_EN_FIXED_SORT_EN_C5_SHFT                                                    0x5
#define HWIO_MMSS_VBIF_VBIF_FIXED_SORT_EN_FIXED_SORT_EN_C4_BMSK                                                   0x10
#define HWIO_MMSS_VBIF_VBIF_FIXED_SORT_EN_FIXED_SORT_EN_C4_SHFT                                                    0x4
#define HWIO_MMSS_VBIF_VBIF_FIXED_SORT_EN_FIXED_SORT_EN_C3_BMSK                                                    0x8
#define HWIO_MMSS_VBIF_VBIF_FIXED_SORT_EN_FIXED_SORT_EN_C3_SHFT                                                    0x3
#define HWIO_MMSS_VBIF_VBIF_FIXED_SORT_EN_FIXED_SORT_EN_C2_BMSK                                                    0x4
#define HWIO_MMSS_VBIF_VBIF_FIXED_SORT_EN_FIXED_SORT_EN_C2_SHFT                                                    0x2
#define HWIO_MMSS_VBIF_VBIF_FIXED_SORT_EN_FIXED_SORT_EN_C1_BMSK                                                    0x2
#define HWIO_MMSS_VBIF_VBIF_FIXED_SORT_EN_FIXED_SORT_EN_C1_SHFT                                                    0x1
#define HWIO_MMSS_VBIF_VBIF_FIXED_SORT_EN_FIXED_SORT_EN_C0_BMSK                                                    0x1
#define HWIO_MMSS_VBIF_VBIF_FIXED_SORT_EN_FIXED_SORT_EN_C0_SHFT                                                    0x0

#define HWIO_MMSS_VBIF_VBIF_FIXED_SORT_SEL0_ADDR                                                            (VBIF_SDE_REG_BASE      + 0x00000034)
#define HWIO_MMSS_VBIF_VBIF_FIXED_SORT_SEL0_RMSK                                                             0xffffffff
#define HWIO_MMSS_VBIF_VBIF_FIXED_SORT_SEL0_IN          \
        in_dword_masked(HWIO_MMSS_VBIF_VBIF_FIXED_SORT_SEL0_ADDR, HWIO_MMSS_VBIF_VBIF_FIXED_SORT_SEL0_RMSK)
#define HWIO_MMSS_VBIF_VBIF_FIXED_SORT_SEL0_INM(m)      \
        in_dword_masked(HWIO_MMSS_VBIF_VBIF_FIXED_SORT_SEL0_ADDR, m)
#define HWIO_MMSS_VBIF_VBIF_FIXED_SORT_SEL0_OUT(v)      \
        out_dword(HWIO_MMSS_VBIF_VBIF_FIXED_SORT_SEL0_ADDR,v)
#define HWIO_MMSS_VBIF_VBIF_FIXED_SORT_SEL0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_VBIF_VBIF_FIXED_SORT_SEL0_ADDR,m,v,HWIO_MMSS_VBIF_VBIF_FIXED_SORT_SEL0_IN)
#define HWIO_MMSS_VBIF_VBIF_FIXED_SORT_SEL0_FIXED_SORT_SEL_C15_BMSK                                         0xc0000000
#define HWIO_MMSS_VBIF_VBIF_FIXED_SORT_SEL0_FIXED_SORT_SEL_C15_SHFT                                               0x1e
#define HWIO_MMSS_VBIF_VBIF_FIXED_SORT_SEL0_FIXED_SORT_SEL_C14_BMSK                                         0x30000000
#define HWIO_MMSS_VBIF_VBIF_FIXED_SORT_SEL0_FIXED_SORT_SEL_C14_SHFT                                               0x1c
#define HWIO_MMSS_VBIF_VBIF_FIXED_SORT_SEL0_FIXED_SORT_SEL_C13_BMSK                                          0xc000000
#define HWIO_MMSS_VBIF_VBIF_FIXED_SORT_SEL0_FIXED_SORT_SEL_C13_SHFT                                               0x1a
#define HWIO_MMSS_VBIF_VBIF_FIXED_SORT_SEL0_FIXED_SORT_SEL_C12_BMSK                                          0x3000000
#define HWIO_MMSS_VBIF_VBIF_FIXED_SORT_SEL0_FIXED_SORT_SEL_C12_SHFT                                               0x18
#define HWIO_MMSS_VBIF_VBIF_FIXED_SORT_SEL0_FIXED_SORT_SEL_C11_BMSK                                           0xc00000
#define HWIO_MMSS_VBIF_VBIF_FIXED_SORT_SEL0_FIXED_SORT_SEL_C11_SHFT                                               0x16
#define HWIO_MMSS_VBIF_VBIF_FIXED_SORT_SEL0_FIXED_SORT_SEL_C10_BMSK                                           0x300000
#define HWIO_MMSS_VBIF_VBIF_FIXED_SORT_SEL0_FIXED_SORT_SEL_C10_SHFT                                               0x14
#define HWIO_MMSS_VBIF_VBIF_FIXED_SORT_SEL0_FIXED_SORT_SEL_C9_BMSK                                             0xc0000
#define HWIO_MMSS_VBIF_VBIF_FIXED_SORT_SEL0_FIXED_SORT_SEL_C9_SHFT                                                0x12
#define HWIO_MMSS_VBIF_VBIF_FIXED_SORT_SEL0_FIXED_SORT_SEL_C8_BMSK                                             0x30000
#define HWIO_MMSS_VBIF_VBIF_FIXED_SORT_SEL0_FIXED_SORT_SEL_C8_SHFT                                                0x10
#define HWIO_MMSS_VBIF_VBIF_FIXED_SORT_SEL0_FIXED_SORT_SEL_C7_BMSK                                              0xc000
#define HWIO_MMSS_VBIF_VBIF_FIXED_SORT_SEL0_FIXED_SORT_SEL_C7_SHFT                                                 0xe
#define HWIO_MMSS_VBIF_VBIF_FIXED_SORT_SEL0_FIXED_SORT_SEL_C6_BMSK                                              0x3000
#define HWIO_MMSS_VBIF_VBIF_FIXED_SORT_SEL0_FIXED_SORT_SEL_C6_SHFT                                                 0xc
#define HWIO_MMSS_VBIF_VBIF_FIXED_SORT_SEL0_FIXED_SORT_SEL_C5_BMSK                                               0xc00
#define HWIO_MMSS_VBIF_VBIF_FIXED_SORT_SEL0_FIXED_SORT_SEL_C5_SHFT                                                 0xa
#define HWIO_MMSS_VBIF_VBIF_FIXED_SORT_SEL0_FIXED_SORT_SEL_C4_BMSK                                               0x300
#define HWIO_MMSS_VBIF_VBIF_FIXED_SORT_SEL0_FIXED_SORT_SEL_C4_SHFT                                                 0x8
#define HWIO_MMSS_VBIF_VBIF_FIXED_SORT_SEL0_FIXED_SORT_SEL_C3_BMSK                                                0xc0
#define HWIO_MMSS_VBIF_VBIF_FIXED_SORT_SEL0_FIXED_SORT_SEL_C3_SHFT                                                 0x6
#define HWIO_MMSS_VBIF_VBIF_FIXED_SORT_SEL0_FIXED_SORT_SEL_C2_BMSK                                                0x30
#define HWIO_MMSS_VBIF_VBIF_FIXED_SORT_SEL0_FIXED_SORT_SEL_C2_SHFT                                                 0x4
#define HWIO_MMSS_VBIF_VBIF_FIXED_SORT_SEL0_FIXED_SORT_SEL_C1_BMSK                                                 0xc
#define HWIO_MMSS_VBIF_VBIF_FIXED_SORT_SEL0_FIXED_SORT_SEL_C1_SHFT                                                 0x2
#define HWIO_MMSS_VBIF_VBIF_FIXED_SORT_SEL0_FIXED_SORT_SEL_C0_BMSK                                                 0x3
#define HWIO_MMSS_VBIF_VBIF_FIXED_SORT_SEL0_FIXED_SORT_SEL_C0_SHFT                                                 0x0

#define HWIO_MMSS_VBIF_VBIF_FIXED_SORT_SEL1_ADDR                                                            (VBIF_SDE_REG_BASE      + 0x00000038)
#define HWIO_MMSS_VBIF_VBIF_FIXED_SORT_SEL1_RMSK                                                                   0x3
#define HWIO_MMSS_VBIF_VBIF_FIXED_SORT_SEL1_IN          \
        in_dword_masked(HWIO_MMSS_VBIF_VBIF_FIXED_SORT_SEL1_ADDR, HWIO_MMSS_VBIF_VBIF_FIXED_SORT_SEL1_RMSK)
#define HWIO_MMSS_VBIF_VBIF_FIXED_SORT_SEL1_INM(m)      \
        in_dword_masked(HWIO_MMSS_VBIF_VBIF_FIXED_SORT_SEL1_ADDR, m)
#define HWIO_MMSS_VBIF_VBIF_FIXED_SORT_SEL1_OUT(v)      \
        out_dword(HWIO_MMSS_VBIF_VBIF_FIXED_SORT_SEL1_ADDR,v)
#define HWIO_MMSS_VBIF_VBIF_FIXED_SORT_SEL1_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_VBIF_VBIF_FIXED_SORT_SEL1_ADDR,m,v,HWIO_MMSS_VBIF_VBIF_FIXED_SORT_SEL1_IN)
#define HWIO_MMSS_VBIF_VBIF_FIXED_SORT_SEL1_FIXED_SORT_SEL_MMU_BMSK                                                0x3
#define HWIO_MMSS_VBIF_VBIF_FIXED_SORT_SEL1_FIXED_SORT_SEL_MMU_SHFT                                                0x0

#define HWIO_MMSS_VBIF_VBIF_ARANGE1_SORT_ADDR                                                               (VBIF_SDE_REG_BASE      + 0x0000003c)
#define HWIO_MMSS_VBIF_VBIF_ARANGE1_SORT_RMSK                                                                  0x7ffff
#define HWIO_MMSS_VBIF_VBIF_ARANGE1_SORT_IN          \
        in_dword_masked(HWIO_MMSS_VBIF_VBIF_ARANGE1_SORT_ADDR, HWIO_MMSS_VBIF_VBIF_ARANGE1_SORT_RMSK)
#define HWIO_MMSS_VBIF_VBIF_ARANGE1_SORT_INM(m)      \
        in_dword_masked(HWIO_MMSS_VBIF_VBIF_ARANGE1_SORT_ADDR, m)
#define HWIO_MMSS_VBIF_VBIF_ARANGE1_SORT_OUT(v)      \
        out_dword(HWIO_MMSS_VBIF_VBIF_ARANGE1_SORT_ADDR,v)
#define HWIO_MMSS_VBIF_VBIF_ARANGE1_SORT_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_VBIF_VBIF_ARANGE1_SORT_ADDR,m,v,HWIO_MMSS_VBIF_VBIF_ARANGE1_SORT_IN)
#define HWIO_MMSS_VBIF_VBIF_ARANGE1_SORT_ARANGE1_SORT_SEL_BMSK                                                 0x60000
#define HWIO_MMSS_VBIF_VBIF_ARANGE1_SORT_ARANGE1_SORT_SEL_SHFT                                                    0x11
#define HWIO_MMSS_VBIF_VBIF_ARANGE1_SORT_ARANGE1_SORT_EN_MMU_BMSK                                              0x10000
#define HWIO_MMSS_VBIF_VBIF_ARANGE1_SORT_ARANGE1_SORT_EN_MMU_SHFT                                                 0x10
#define HWIO_MMSS_VBIF_VBIF_ARANGE1_SORT_ARANGE1_SORT_EN_C15_BMSK                                               0x8000
#define HWIO_MMSS_VBIF_VBIF_ARANGE1_SORT_ARANGE1_SORT_EN_C15_SHFT                                                  0xf
#define HWIO_MMSS_VBIF_VBIF_ARANGE1_SORT_ARANGE1_SORT_EN_C14_BMSK                                               0x4000
#define HWIO_MMSS_VBIF_VBIF_ARANGE1_SORT_ARANGE1_SORT_EN_C14_SHFT                                                  0xe
#define HWIO_MMSS_VBIF_VBIF_ARANGE1_SORT_ARANGE1_SORT_EN_C13_BMSK                                               0x2000
#define HWIO_MMSS_VBIF_VBIF_ARANGE1_SORT_ARANGE1_SORT_EN_C13_SHFT                                                  0xd
#define HWIO_MMSS_VBIF_VBIF_ARANGE1_SORT_ARANGE1_SORT_EN_C12_BMSK                                               0x1000
#define HWIO_MMSS_VBIF_VBIF_ARANGE1_SORT_ARANGE1_SORT_EN_C12_SHFT                                                  0xc
#define HWIO_MMSS_VBIF_VBIF_ARANGE1_SORT_ARANGE1_SORT_EN_C11_BMSK                                                0x800
#define HWIO_MMSS_VBIF_VBIF_ARANGE1_SORT_ARANGE1_SORT_EN_C11_SHFT                                                  0xb
#define HWIO_MMSS_VBIF_VBIF_ARANGE1_SORT_ARANGE1_SORT_EN_C10_BMSK                                                0x400
#define HWIO_MMSS_VBIF_VBIF_ARANGE1_SORT_ARANGE1_SORT_EN_C10_SHFT                                                  0xa
#define HWIO_MMSS_VBIF_VBIF_ARANGE1_SORT_ARANGE1_SORT_EN_C9_BMSK                                                 0x200
#define HWIO_MMSS_VBIF_VBIF_ARANGE1_SORT_ARANGE1_SORT_EN_C9_SHFT                                                   0x9
#define HWIO_MMSS_VBIF_VBIF_ARANGE1_SORT_ARANGE1_SORT_EN_C8_BMSK                                                 0x100
#define HWIO_MMSS_VBIF_VBIF_ARANGE1_SORT_ARANGE1_SORT_EN_C8_SHFT                                                   0x8
#define HWIO_MMSS_VBIF_VBIF_ARANGE1_SORT_ARANGE1_SORT_EN_C7_BMSK                                                  0x80
#define HWIO_MMSS_VBIF_VBIF_ARANGE1_SORT_ARANGE1_SORT_EN_C7_SHFT                                                   0x7
#define HWIO_MMSS_VBIF_VBIF_ARANGE1_SORT_ARANGE1_SORT_EN_C6_BMSK                                                  0x40
#define HWIO_MMSS_VBIF_VBIF_ARANGE1_SORT_ARANGE1_SORT_EN_C6_SHFT                                                   0x6
#define HWIO_MMSS_VBIF_VBIF_ARANGE1_SORT_ARANGE1_SORT_EN_C5_BMSK                                                  0x20
#define HWIO_MMSS_VBIF_VBIF_ARANGE1_SORT_ARANGE1_SORT_EN_C5_SHFT                                                   0x5
#define HWIO_MMSS_VBIF_VBIF_ARANGE1_SORT_ARANGE1_SORT_EN_C4_BMSK                                                  0x10
#define HWIO_MMSS_VBIF_VBIF_ARANGE1_SORT_ARANGE1_SORT_EN_C4_SHFT                                                   0x4
#define HWIO_MMSS_VBIF_VBIF_ARANGE1_SORT_ARANGE1_SORT_EN_C3_BMSK                                                   0x8
#define HWIO_MMSS_VBIF_VBIF_ARANGE1_SORT_ARANGE1_SORT_EN_C3_SHFT                                                   0x3
#define HWIO_MMSS_VBIF_VBIF_ARANGE1_SORT_ARANGE1_SORT_EN_C2_BMSK                                                   0x4
#define HWIO_MMSS_VBIF_VBIF_ARANGE1_SORT_ARANGE1_SORT_EN_C2_SHFT                                                   0x2
#define HWIO_MMSS_VBIF_VBIF_ARANGE1_SORT_ARANGE1_SORT_EN_C1_BMSK                                                   0x2
#define HWIO_MMSS_VBIF_VBIF_ARANGE1_SORT_ARANGE1_SORT_EN_C1_SHFT                                                   0x1
#define HWIO_MMSS_VBIF_VBIF_ARANGE1_SORT_ARANGE1_SORT_EN_C0_BMSK                                                   0x1
#define HWIO_MMSS_VBIF_VBIF_ARANGE1_SORT_ARANGE1_SORT_EN_C0_SHFT                                                   0x0

#define HWIO_MMSS_VBIF_VBIF_ARANGE1_BASE_L_ADDR                                                             (VBIF_SDE_REG_BASE      + 0x00000040)
#define HWIO_MMSS_VBIF_VBIF_ARANGE1_BASE_L_RMSK                                                             0xffffffff
#define HWIO_MMSS_VBIF_VBIF_ARANGE1_BASE_L_IN          \
        in_dword_masked(HWIO_MMSS_VBIF_VBIF_ARANGE1_BASE_L_ADDR, HWIO_MMSS_VBIF_VBIF_ARANGE1_BASE_L_RMSK)
#define HWIO_MMSS_VBIF_VBIF_ARANGE1_BASE_L_INM(m)      \
        in_dword_masked(HWIO_MMSS_VBIF_VBIF_ARANGE1_BASE_L_ADDR, m)
#define HWIO_MMSS_VBIF_VBIF_ARANGE1_BASE_L_OUT(v)      \
        out_dword(HWIO_MMSS_VBIF_VBIF_ARANGE1_BASE_L_ADDR,v)
#define HWIO_MMSS_VBIF_VBIF_ARANGE1_BASE_L_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_VBIF_VBIF_ARANGE1_BASE_L_ADDR,m,v,HWIO_MMSS_VBIF_VBIF_ARANGE1_BASE_L_IN)
#define HWIO_MMSS_VBIF_VBIF_ARANGE1_BASE_L_ARANGE1_BASE_L_BMSK                                              0xffffffff
#define HWIO_MMSS_VBIF_VBIF_ARANGE1_BASE_L_ARANGE1_BASE_L_SHFT                                                     0x0

#define HWIO_MMSS_VBIF_VBIF_ARANGE1_BASE_H_ADDR                                                             (VBIF_SDE_REG_BASE      + 0x00000044)
#define HWIO_MMSS_VBIF_VBIF_ARANGE1_BASE_H_RMSK                                                             0xffffffff
#define HWIO_MMSS_VBIF_VBIF_ARANGE1_BASE_H_IN          \
        in_dword_masked(HWIO_MMSS_VBIF_VBIF_ARANGE1_BASE_H_ADDR, HWIO_MMSS_VBIF_VBIF_ARANGE1_BASE_H_RMSK)
#define HWIO_MMSS_VBIF_VBIF_ARANGE1_BASE_H_INM(m)      \
        in_dword_masked(HWIO_MMSS_VBIF_VBIF_ARANGE1_BASE_H_ADDR, m)
#define HWIO_MMSS_VBIF_VBIF_ARANGE1_BASE_H_OUT(v)      \
        out_dword(HWIO_MMSS_VBIF_VBIF_ARANGE1_BASE_H_ADDR,v)
#define HWIO_MMSS_VBIF_VBIF_ARANGE1_BASE_H_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_VBIF_VBIF_ARANGE1_BASE_H_ADDR,m,v,HWIO_MMSS_VBIF_VBIF_ARANGE1_BASE_H_IN)
#define HWIO_MMSS_VBIF_VBIF_ARANGE1_BASE_H_ARANGE1_BASE_H_BMSK                                              0xffffffff
#define HWIO_MMSS_VBIF_VBIF_ARANGE1_BASE_H_ARANGE1_BASE_H_SHFT                                                     0x0

#define HWIO_MMSS_VBIF_VBIF_ARANGE1_HIGH_L_ADDR                                                             (VBIF_SDE_REG_BASE      + 0x00000048)
#define HWIO_MMSS_VBIF_VBIF_ARANGE1_HIGH_L_RMSK                                                             0xffffffff
#define HWIO_MMSS_VBIF_VBIF_ARANGE1_HIGH_L_IN          \
        in_dword_masked(HWIO_MMSS_VBIF_VBIF_ARANGE1_HIGH_L_ADDR, HWIO_MMSS_VBIF_VBIF_ARANGE1_HIGH_L_RMSK)
#define HWIO_MMSS_VBIF_VBIF_ARANGE1_HIGH_L_INM(m)      \
        in_dword_masked(HWIO_MMSS_VBIF_VBIF_ARANGE1_HIGH_L_ADDR, m)
#define HWIO_MMSS_VBIF_VBIF_ARANGE1_HIGH_L_OUT(v)      \
        out_dword(HWIO_MMSS_VBIF_VBIF_ARANGE1_HIGH_L_ADDR,v)
#define HWIO_MMSS_VBIF_VBIF_ARANGE1_HIGH_L_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_VBIF_VBIF_ARANGE1_HIGH_L_ADDR,m,v,HWIO_MMSS_VBIF_VBIF_ARANGE1_HIGH_L_IN)
#define HWIO_MMSS_VBIF_VBIF_ARANGE1_HIGH_L_ARANGE1_HIGH_L_BMSK                                              0xffffffff
#define HWIO_MMSS_VBIF_VBIF_ARANGE1_HIGH_L_ARANGE1_HIGH_L_SHFT                                                     0x0

#define HWIO_MMSS_VBIF_VBIF_ARANGE1_HIGH_H_ADDR                                                             (VBIF_SDE_REG_BASE      + 0x0000004c)
#define HWIO_MMSS_VBIF_VBIF_ARANGE1_HIGH_H_RMSK                                                             0xffffffff
#define HWIO_MMSS_VBIF_VBIF_ARANGE1_HIGH_H_IN          \
        in_dword_masked(HWIO_MMSS_VBIF_VBIF_ARANGE1_HIGH_H_ADDR, HWIO_MMSS_VBIF_VBIF_ARANGE1_HIGH_H_RMSK)
#define HWIO_MMSS_VBIF_VBIF_ARANGE1_HIGH_H_INM(m)      \
        in_dword_masked(HWIO_MMSS_VBIF_VBIF_ARANGE1_HIGH_H_ADDR, m)
#define HWIO_MMSS_VBIF_VBIF_ARANGE1_HIGH_H_OUT(v)      \
        out_dword(HWIO_MMSS_VBIF_VBIF_ARANGE1_HIGH_H_ADDR,v)
#define HWIO_MMSS_VBIF_VBIF_ARANGE1_HIGH_H_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_VBIF_VBIF_ARANGE1_HIGH_H_ADDR,m,v,HWIO_MMSS_VBIF_VBIF_ARANGE1_HIGH_H_IN)
#define HWIO_MMSS_VBIF_VBIF_ARANGE1_HIGH_H_ARANGE1_HIGH_H_BMSK                                              0xffffffff
#define HWIO_MMSS_VBIF_VBIF_ARANGE1_HIGH_H_ARANGE1_HIGH_H_SHFT                                                     0x0

#define HWIO_MMSS_VBIF_VBIF_ARANGE2_SORT_ADDR                                                               (VBIF_SDE_REG_BASE      + 0x00000050)
#define HWIO_MMSS_VBIF_VBIF_ARANGE2_SORT_RMSK                                                                  0x7ffff
#define HWIO_MMSS_VBIF_VBIF_ARANGE2_SORT_IN          \
        in_dword_masked(HWIO_MMSS_VBIF_VBIF_ARANGE2_SORT_ADDR, HWIO_MMSS_VBIF_VBIF_ARANGE2_SORT_RMSK)
#define HWIO_MMSS_VBIF_VBIF_ARANGE2_SORT_INM(m)      \
        in_dword_masked(HWIO_MMSS_VBIF_VBIF_ARANGE2_SORT_ADDR, m)
#define HWIO_MMSS_VBIF_VBIF_ARANGE2_SORT_OUT(v)      \
        out_dword(HWIO_MMSS_VBIF_VBIF_ARANGE2_SORT_ADDR,v)
#define HWIO_MMSS_VBIF_VBIF_ARANGE2_SORT_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_VBIF_VBIF_ARANGE2_SORT_ADDR,m,v,HWIO_MMSS_VBIF_VBIF_ARANGE2_SORT_IN)
#define HWIO_MMSS_VBIF_VBIF_ARANGE2_SORT_ARANGE2_SORT_SEL_BMSK                                                 0x60000
#define HWIO_MMSS_VBIF_VBIF_ARANGE2_SORT_ARANGE2_SORT_SEL_SHFT                                                    0x11
#define HWIO_MMSS_VBIF_VBIF_ARANGE2_SORT_ARANGE2_SORT_EN_MMU_BMSK                                              0x10000
#define HWIO_MMSS_VBIF_VBIF_ARANGE2_SORT_ARANGE2_SORT_EN_MMU_SHFT                                                 0x10
#define HWIO_MMSS_VBIF_VBIF_ARANGE2_SORT_ARANGE2_SORT_EN_C15_BMSK                                               0x8000
#define HWIO_MMSS_VBIF_VBIF_ARANGE2_SORT_ARANGE2_SORT_EN_C15_SHFT                                                  0xf
#define HWIO_MMSS_VBIF_VBIF_ARANGE2_SORT_ARANGE2_SORT_EN_C14_BMSK                                               0x4000
#define HWIO_MMSS_VBIF_VBIF_ARANGE2_SORT_ARANGE2_SORT_EN_C14_SHFT                                                  0xe
#define HWIO_MMSS_VBIF_VBIF_ARANGE2_SORT_ARANGE2_SORT_EN_C13_BMSK                                               0x2000
#define HWIO_MMSS_VBIF_VBIF_ARANGE2_SORT_ARANGE2_SORT_EN_C13_SHFT                                                  0xd
#define HWIO_MMSS_VBIF_VBIF_ARANGE2_SORT_ARANGE2_SORT_EN_C12_BMSK                                               0x1000
#define HWIO_MMSS_VBIF_VBIF_ARANGE2_SORT_ARANGE2_SORT_EN_C12_SHFT                                                  0xc
#define HWIO_MMSS_VBIF_VBIF_ARANGE2_SORT_ARANGE2_SORT_EN_C11_BMSK                                                0x800
#define HWIO_MMSS_VBIF_VBIF_ARANGE2_SORT_ARANGE2_SORT_EN_C11_SHFT                                                  0xb
#define HWIO_MMSS_VBIF_VBIF_ARANGE2_SORT_ARANGE2_SORT_EN_C10_BMSK                                                0x400
#define HWIO_MMSS_VBIF_VBIF_ARANGE2_SORT_ARANGE2_SORT_EN_C10_SHFT                                                  0xa
#define HWIO_MMSS_VBIF_VBIF_ARANGE2_SORT_ARANGE2_SORT_EN_C9_BMSK                                                 0x200
#define HWIO_MMSS_VBIF_VBIF_ARANGE2_SORT_ARANGE2_SORT_EN_C9_SHFT                                                   0x9
#define HWIO_MMSS_VBIF_VBIF_ARANGE2_SORT_ARANGE2_SORT_EN_C8_BMSK                                                 0x100
#define HWIO_MMSS_VBIF_VBIF_ARANGE2_SORT_ARANGE2_SORT_EN_C8_SHFT                                                   0x8
#define HWIO_MMSS_VBIF_VBIF_ARANGE2_SORT_ARANGE2_SORT_EN_C7_BMSK                                                  0x80
#define HWIO_MMSS_VBIF_VBIF_ARANGE2_SORT_ARANGE2_SORT_EN_C7_SHFT                                                   0x7
#define HWIO_MMSS_VBIF_VBIF_ARANGE2_SORT_ARANGE2_SORT_EN_C6_BMSK                                                  0x40
#define HWIO_MMSS_VBIF_VBIF_ARANGE2_SORT_ARANGE2_SORT_EN_C6_SHFT                                                   0x6
#define HWIO_MMSS_VBIF_VBIF_ARANGE2_SORT_ARANGE2_SORT_EN_C5_BMSK                                                  0x20
#define HWIO_MMSS_VBIF_VBIF_ARANGE2_SORT_ARANGE2_SORT_EN_C5_SHFT                                                   0x5
#define HWIO_MMSS_VBIF_VBIF_ARANGE2_SORT_ARANGE2_SORT_EN_C4_BMSK                                                  0x10
#define HWIO_MMSS_VBIF_VBIF_ARANGE2_SORT_ARANGE2_SORT_EN_C4_SHFT                                                   0x4
#define HWIO_MMSS_VBIF_VBIF_ARANGE2_SORT_ARANGE2_SORT_EN_C3_BMSK                                                   0x8
#define HWIO_MMSS_VBIF_VBIF_ARANGE2_SORT_ARANGE2_SORT_EN_C3_SHFT                                                   0x3
#define HWIO_MMSS_VBIF_VBIF_ARANGE2_SORT_ARANGE2_SORT_EN_C2_BMSK                                                   0x4
#define HWIO_MMSS_VBIF_VBIF_ARANGE2_SORT_ARANGE2_SORT_EN_C2_SHFT                                                   0x2
#define HWIO_MMSS_VBIF_VBIF_ARANGE2_SORT_ARANGE2_SORT_EN_C1_BMSK                                                   0x2
#define HWIO_MMSS_VBIF_VBIF_ARANGE2_SORT_ARANGE2_SORT_EN_C1_SHFT                                                   0x1
#define HWIO_MMSS_VBIF_VBIF_ARANGE2_SORT_ARANGE2_SORT_EN_C0_BMSK                                                   0x1
#define HWIO_MMSS_VBIF_VBIF_ARANGE2_SORT_ARANGE2_SORT_EN_C0_SHFT                                                   0x0

#define HWIO_MMSS_VBIF_VBIF_ARANGE2_BASE_L_ADDR                                                             (VBIF_SDE_REG_BASE      + 0x00000060)
#define HWIO_MMSS_VBIF_VBIF_ARANGE2_BASE_L_RMSK                                                             0xffffffff
#define HWIO_MMSS_VBIF_VBIF_ARANGE2_BASE_L_IN          \
        in_dword_masked(HWIO_MMSS_VBIF_VBIF_ARANGE2_BASE_L_ADDR, HWIO_MMSS_VBIF_VBIF_ARANGE2_BASE_L_RMSK)
#define HWIO_MMSS_VBIF_VBIF_ARANGE2_BASE_L_INM(m)      \
        in_dword_masked(HWIO_MMSS_VBIF_VBIF_ARANGE2_BASE_L_ADDR, m)
#define HWIO_MMSS_VBIF_VBIF_ARANGE2_BASE_L_OUT(v)      \
        out_dword(HWIO_MMSS_VBIF_VBIF_ARANGE2_BASE_L_ADDR,v)
#define HWIO_MMSS_VBIF_VBIF_ARANGE2_BASE_L_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_VBIF_VBIF_ARANGE2_BASE_L_ADDR,m,v,HWIO_MMSS_VBIF_VBIF_ARANGE2_BASE_L_IN)
#define HWIO_MMSS_VBIF_VBIF_ARANGE2_BASE_L_ARANGE2_BASE_L_BMSK                                              0xffffffff
#define HWIO_MMSS_VBIF_VBIF_ARANGE2_BASE_L_ARANGE2_BASE_L_SHFT                                                     0x0

#define HWIO_MMSS_VBIF_VBIF_ARANGE2_BASE_H_ADDR                                                             (VBIF_SDE_REG_BASE      + 0x00000064)
#define HWIO_MMSS_VBIF_VBIF_ARANGE2_BASE_H_RMSK                                                             0xffffffff
#define HWIO_MMSS_VBIF_VBIF_ARANGE2_BASE_H_IN          \
        in_dword_masked(HWIO_MMSS_VBIF_VBIF_ARANGE2_BASE_H_ADDR, HWIO_MMSS_VBIF_VBIF_ARANGE2_BASE_H_RMSK)
#define HWIO_MMSS_VBIF_VBIF_ARANGE2_BASE_H_INM(m)      \
        in_dword_masked(HWIO_MMSS_VBIF_VBIF_ARANGE2_BASE_H_ADDR, m)
#define HWIO_MMSS_VBIF_VBIF_ARANGE2_BASE_H_OUT(v)      \
        out_dword(HWIO_MMSS_VBIF_VBIF_ARANGE2_BASE_H_ADDR,v)
#define HWIO_MMSS_VBIF_VBIF_ARANGE2_BASE_H_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_VBIF_VBIF_ARANGE2_BASE_H_ADDR,m,v,HWIO_MMSS_VBIF_VBIF_ARANGE2_BASE_H_IN)
#define HWIO_MMSS_VBIF_VBIF_ARANGE2_BASE_H_ARANGE2_BASE_H_BMSK                                              0xffffffff
#define HWIO_MMSS_VBIF_VBIF_ARANGE2_BASE_H_ARANGE2_BASE_H_SHFT                                                     0x0

#define HWIO_MMSS_VBIF_VBIF_ARANGE2_HIGH_L_ADDR                                                             (VBIF_SDE_REG_BASE      + 0x00000068)
#define HWIO_MMSS_VBIF_VBIF_ARANGE2_HIGH_L_RMSK                                                             0xffffffff
#define HWIO_MMSS_VBIF_VBIF_ARANGE2_HIGH_L_IN          \
        in_dword_masked(HWIO_MMSS_VBIF_VBIF_ARANGE2_HIGH_L_ADDR, HWIO_MMSS_VBIF_VBIF_ARANGE2_HIGH_L_RMSK)
#define HWIO_MMSS_VBIF_VBIF_ARANGE2_HIGH_L_INM(m)      \
        in_dword_masked(HWIO_MMSS_VBIF_VBIF_ARANGE2_HIGH_L_ADDR, m)
#define HWIO_MMSS_VBIF_VBIF_ARANGE2_HIGH_L_OUT(v)      \
        out_dword(HWIO_MMSS_VBIF_VBIF_ARANGE2_HIGH_L_ADDR,v)
#define HWIO_MMSS_VBIF_VBIF_ARANGE2_HIGH_L_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_VBIF_VBIF_ARANGE2_HIGH_L_ADDR,m,v,HWIO_MMSS_VBIF_VBIF_ARANGE2_HIGH_L_IN)
#define HWIO_MMSS_VBIF_VBIF_ARANGE2_HIGH_L_ARANGE2_HIGH_L_BMSK                                              0xffffffff
#define HWIO_MMSS_VBIF_VBIF_ARANGE2_HIGH_L_ARANGE2_HIGH_L_SHFT                                                     0x0

#define HWIO_MMSS_VBIF_VBIF_ARANGE2_HIGH_H_ADDR                                                             (VBIF_SDE_REG_BASE      + 0x0000006c)
#define HWIO_MMSS_VBIF_VBIF_ARANGE2_HIGH_H_RMSK                                                             0xffffffff
#define HWIO_MMSS_VBIF_VBIF_ARANGE2_HIGH_H_IN          \
        in_dword_masked(HWIO_MMSS_VBIF_VBIF_ARANGE2_HIGH_H_ADDR, HWIO_MMSS_VBIF_VBIF_ARANGE2_HIGH_H_RMSK)
#define HWIO_MMSS_VBIF_VBIF_ARANGE2_HIGH_H_INM(m)      \
        in_dword_masked(HWIO_MMSS_VBIF_VBIF_ARANGE2_HIGH_H_ADDR, m)
#define HWIO_MMSS_VBIF_VBIF_ARANGE2_HIGH_H_OUT(v)      \
        out_dword(HWIO_MMSS_VBIF_VBIF_ARANGE2_HIGH_H_ADDR,v)
#define HWIO_MMSS_VBIF_VBIF_ARANGE2_HIGH_H_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_VBIF_VBIF_ARANGE2_HIGH_H_ADDR,m,v,HWIO_MMSS_VBIF_VBIF_ARANGE2_HIGH_H_IN)
#define HWIO_MMSS_VBIF_VBIF_ARANGE2_HIGH_H_ARANGE2_HIGH_H_BMSK                                              0xffffffff
#define HWIO_MMSS_VBIF_VBIF_ARANGE2_HIGH_H_ARANGE2_HIGH_H_SHFT                                                     0x0

#define HWIO_MMSS_VBIF_VBIF_ABIT_SORT_ADDR                                                                  (VBIF_SDE_REG_BASE      + 0x00000070)
#define HWIO_MMSS_VBIF_VBIF_ABIT_SORT_RMSK                                                                     0x1ffff
#define HWIO_MMSS_VBIF_VBIF_ABIT_SORT_IN          \
        in_dword_masked(HWIO_MMSS_VBIF_VBIF_ABIT_SORT_ADDR, HWIO_MMSS_VBIF_VBIF_ABIT_SORT_RMSK)
#define HWIO_MMSS_VBIF_VBIF_ABIT_SORT_INM(m)      \
        in_dword_masked(HWIO_MMSS_VBIF_VBIF_ABIT_SORT_ADDR, m)
#define HWIO_MMSS_VBIF_VBIF_ABIT_SORT_OUT(v)      \
        out_dword(HWIO_MMSS_VBIF_VBIF_ABIT_SORT_ADDR,v)
#define HWIO_MMSS_VBIF_VBIF_ABIT_SORT_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_VBIF_VBIF_ABIT_SORT_ADDR,m,v,HWIO_MMSS_VBIF_VBIF_ABIT_SORT_IN)
#define HWIO_MMSS_VBIF_VBIF_ABIT_SORT_ABIT_SORT_EN_MMU_BMSK                                                    0x10000
#define HWIO_MMSS_VBIF_VBIF_ABIT_SORT_ABIT_SORT_EN_MMU_SHFT                                                       0x10
#define HWIO_MMSS_VBIF_VBIF_ABIT_SORT_ABIT_SORT_EN_C15_BMSK                                                     0x8000
#define HWIO_MMSS_VBIF_VBIF_ABIT_SORT_ABIT_SORT_EN_C15_SHFT                                                        0xf
#define HWIO_MMSS_VBIF_VBIF_ABIT_SORT_ABIT_SORT_EN_C14_BMSK                                                     0x4000
#define HWIO_MMSS_VBIF_VBIF_ABIT_SORT_ABIT_SORT_EN_C14_SHFT                                                        0xe
#define HWIO_MMSS_VBIF_VBIF_ABIT_SORT_ABIT_SORT_EN_C13_BMSK                                                     0x2000
#define HWIO_MMSS_VBIF_VBIF_ABIT_SORT_ABIT_SORT_EN_C13_SHFT                                                        0xd
#define HWIO_MMSS_VBIF_VBIF_ABIT_SORT_ABIT_SORT_EN_C12_BMSK                                                     0x1000
#define HWIO_MMSS_VBIF_VBIF_ABIT_SORT_ABIT_SORT_EN_C12_SHFT                                                        0xc
#define HWIO_MMSS_VBIF_VBIF_ABIT_SORT_ABIT_SORT_EN_C11_BMSK                                                      0x800
#define HWIO_MMSS_VBIF_VBIF_ABIT_SORT_ABIT_SORT_EN_C11_SHFT                                                        0xb
#define HWIO_MMSS_VBIF_VBIF_ABIT_SORT_ABIT_SORT_EN_C10_BMSK                                                      0x400
#define HWIO_MMSS_VBIF_VBIF_ABIT_SORT_ABIT_SORT_EN_C10_SHFT                                                        0xa
#define HWIO_MMSS_VBIF_VBIF_ABIT_SORT_ABIT_SORT_EN_C9_BMSK                                                       0x200
#define HWIO_MMSS_VBIF_VBIF_ABIT_SORT_ABIT_SORT_EN_C9_SHFT                                                         0x9
#define HWIO_MMSS_VBIF_VBIF_ABIT_SORT_ABIT_SORT_EN_C8_BMSK                                                       0x100
#define HWIO_MMSS_VBIF_VBIF_ABIT_SORT_ABIT_SORT_EN_C8_SHFT                                                         0x8
#define HWIO_MMSS_VBIF_VBIF_ABIT_SORT_ABIT_SORT_EN_C7_BMSK                                                        0x80
#define HWIO_MMSS_VBIF_VBIF_ABIT_SORT_ABIT_SORT_EN_C7_SHFT                                                         0x7
#define HWIO_MMSS_VBIF_VBIF_ABIT_SORT_ABIT_SORT_EN_C6_BMSK                                                        0x40
#define HWIO_MMSS_VBIF_VBIF_ABIT_SORT_ABIT_SORT_EN_C6_SHFT                                                         0x6
#define HWIO_MMSS_VBIF_VBIF_ABIT_SORT_ABIT_SORT_EN_C5_BMSK                                                        0x20
#define HWIO_MMSS_VBIF_VBIF_ABIT_SORT_ABIT_SORT_EN_C5_SHFT                                                         0x5
#define HWIO_MMSS_VBIF_VBIF_ABIT_SORT_ABIT_SORT_EN_C4_BMSK                                                        0x10
#define HWIO_MMSS_VBIF_VBIF_ABIT_SORT_ABIT_SORT_EN_C4_SHFT                                                         0x4
#define HWIO_MMSS_VBIF_VBIF_ABIT_SORT_ABIT_SORT_EN_C3_BMSK                                                         0x8
#define HWIO_MMSS_VBIF_VBIF_ABIT_SORT_ABIT_SORT_EN_C3_SHFT                                                         0x3
#define HWIO_MMSS_VBIF_VBIF_ABIT_SORT_ABIT_SORT_EN_C2_BMSK                                                         0x4
#define HWIO_MMSS_VBIF_VBIF_ABIT_SORT_ABIT_SORT_EN_C2_SHFT                                                         0x2
#define HWIO_MMSS_VBIF_VBIF_ABIT_SORT_ABIT_SORT_EN_C1_BMSK                                                         0x2
#define HWIO_MMSS_VBIF_VBIF_ABIT_SORT_ABIT_SORT_EN_C1_SHFT                                                         0x1
#define HWIO_MMSS_VBIF_VBIF_ABIT_SORT_ABIT_SORT_EN_C0_BMSK                                                         0x1
#define HWIO_MMSS_VBIF_VBIF_ABIT_SORT_ABIT_SORT_EN_C0_SHFT                                                         0x0

#define HWIO_MMSS_VBIF_VBIF_ABIT_SORT_CONF_ADDR                                                             (VBIF_SDE_REG_BASE      + 0x00000074)
#define HWIO_MMSS_VBIF_VBIF_ABIT_SORT_CONF_RMSK                                                                  0x3ff
#define HWIO_MMSS_VBIF_VBIF_ABIT_SORT_CONF_IN          \
        in_dword_masked(HWIO_MMSS_VBIF_VBIF_ABIT_SORT_CONF_ADDR, HWIO_MMSS_VBIF_VBIF_ABIT_SORT_CONF_RMSK)
#define HWIO_MMSS_VBIF_VBIF_ABIT_SORT_CONF_INM(m)      \
        in_dword_masked(HWIO_MMSS_VBIF_VBIF_ABIT_SORT_CONF_ADDR, m)
#define HWIO_MMSS_VBIF_VBIF_ABIT_SORT_CONF_OUT(v)      \
        out_dword(HWIO_MMSS_VBIF_VBIF_ABIT_SORT_CONF_ADDR,v)
#define HWIO_MMSS_VBIF_VBIF_ABIT_SORT_CONF_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_VBIF_VBIF_ABIT_SORT_CONF_ADDR,m,v,HWIO_MMSS_VBIF_VBIF_ABIT_SORT_CONF_IN)
#define HWIO_MMSS_VBIF_VBIF_ABIT_SORT_CONF_ABIT_ADDR_BITNUM_BMSK                                                 0x3f0
#define HWIO_MMSS_VBIF_VBIF_ABIT_SORT_CONF_ABIT_ADDR_BITNUM_SHFT                                                   0x4
#define HWIO_MMSS_VBIF_VBIF_ABIT_SORT_CONF_ABIT_SORT1_SEL_BMSK                                                     0xc
#define HWIO_MMSS_VBIF_VBIF_ABIT_SORT_CONF_ABIT_SORT1_SEL_SHFT                                                     0x2
#define HWIO_MMSS_VBIF_VBIF_ABIT_SORT_CONF_ABIT_SORT0_SEL_BMSK                                                     0x3
#define HWIO_MMSS_VBIF_VBIF_ABIT_SORT_CONF_ABIT_SORT0_SEL_SHFT                                                     0x0

#define HWIO_MMSS_VBIF_VBIF_VA_ARANGE1_SORT_ADDR                                                            (VBIF_SDE_REG_BASE      + 0x00000078)
#define HWIO_MMSS_VBIF_VBIF_VA_ARANGE1_SORT_RMSK                                                               0x3ffff
#define HWIO_MMSS_VBIF_VBIF_VA_ARANGE1_SORT_IN          \
        in_dword_masked(HWIO_MMSS_VBIF_VBIF_VA_ARANGE1_SORT_ADDR, HWIO_MMSS_VBIF_VBIF_VA_ARANGE1_SORT_RMSK)
#define HWIO_MMSS_VBIF_VBIF_VA_ARANGE1_SORT_INM(m)      \
        in_dword_masked(HWIO_MMSS_VBIF_VBIF_VA_ARANGE1_SORT_ADDR, m)
#define HWIO_MMSS_VBIF_VBIF_VA_ARANGE1_SORT_OUT(v)      \
        out_dword(HWIO_MMSS_VBIF_VBIF_VA_ARANGE1_SORT_ADDR,v)
#define HWIO_MMSS_VBIF_VBIF_VA_ARANGE1_SORT_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_VBIF_VBIF_VA_ARANGE1_SORT_ADDR,m,v,HWIO_MMSS_VBIF_VBIF_VA_ARANGE1_SORT_IN)
#define HWIO_MMSS_VBIF_VBIF_VA_ARANGE1_SORT_VA_ARANGE1_SORT_SEL_BMSK                                           0x30000
#define HWIO_MMSS_VBIF_VBIF_VA_ARANGE1_SORT_VA_ARANGE1_SORT_SEL_SHFT                                              0x10
#define HWIO_MMSS_VBIF_VBIF_VA_ARANGE1_SORT_VA_ARANGE1_SORT_EN_C15_BMSK                                         0x8000
#define HWIO_MMSS_VBIF_VBIF_VA_ARANGE1_SORT_VA_ARANGE1_SORT_EN_C15_SHFT                                            0xf
#define HWIO_MMSS_VBIF_VBIF_VA_ARANGE1_SORT_VA_ARANGE1_SORT_EN_C14_BMSK                                         0x4000
#define HWIO_MMSS_VBIF_VBIF_VA_ARANGE1_SORT_VA_ARANGE1_SORT_EN_C14_SHFT                                            0xe
#define HWIO_MMSS_VBIF_VBIF_VA_ARANGE1_SORT_VA_ARANGE1_SORT_EN_C13_BMSK                                         0x2000
#define HWIO_MMSS_VBIF_VBIF_VA_ARANGE1_SORT_VA_ARANGE1_SORT_EN_C13_SHFT                                            0xd
#define HWIO_MMSS_VBIF_VBIF_VA_ARANGE1_SORT_VA_ARANGE1_SORT_EN_C12_BMSK                                         0x1000
#define HWIO_MMSS_VBIF_VBIF_VA_ARANGE1_SORT_VA_ARANGE1_SORT_EN_C12_SHFT                                            0xc
#define HWIO_MMSS_VBIF_VBIF_VA_ARANGE1_SORT_VA_ARANGE1_SORT_EN_C11_BMSK                                          0x800
#define HWIO_MMSS_VBIF_VBIF_VA_ARANGE1_SORT_VA_ARANGE1_SORT_EN_C11_SHFT                                            0xb
#define HWIO_MMSS_VBIF_VBIF_VA_ARANGE1_SORT_VA_ARANGE1_SORT_EN_C10_BMSK                                          0x400
#define HWIO_MMSS_VBIF_VBIF_VA_ARANGE1_SORT_VA_ARANGE1_SORT_EN_C10_SHFT                                            0xa
#define HWIO_MMSS_VBIF_VBIF_VA_ARANGE1_SORT_VA_ARANGE1_SORT_EN_C9_BMSK                                           0x200
#define HWIO_MMSS_VBIF_VBIF_VA_ARANGE1_SORT_VA_ARANGE1_SORT_EN_C9_SHFT                                             0x9
#define HWIO_MMSS_VBIF_VBIF_VA_ARANGE1_SORT_VA_ARANGE1_SORT_EN_C8_BMSK                                           0x100
#define HWIO_MMSS_VBIF_VBIF_VA_ARANGE1_SORT_VA_ARANGE1_SORT_EN_C8_SHFT                                             0x8
#define HWIO_MMSS_VBIF_VBIF_VA_ARANGE1_SORT_VA_ARANGE1_SORT_EN_C7_BMSK                                            0x80
#define HWIO_MMSS_VBIF_VBIF_VA_ARANGE1_SORT_VA_ARANGE1_SORT_EN_C7_SHFT                                             0x7
#define HWIO_MMSS_VBIF_VBIF_VA_ARANGE1_SORT_VA_ARANGE1_SORT_EN_C6_BMSK                                            0x40
#define HWIO_MMSS_VBIF_VBIF_VA_ARANGE1_SORT_VA_ARANGE1_SORT_EN_C6_SHFT                                             0x6
#define HWIO_MMSS_VBIF_VBIF_VA_ARANGE1_SORT_VA_ARANGE1_SORT_EN_C5_BMSK                                            0x20
#define HWIO_MMSS_VBIF_VBIF_VA_ARANGE1_SORT_VA_ARANGE1_SORT_EN_C5_SHFT                                             0x5
#define HWIO_MMSS_VBIF_VBIF_VA_ARANGE1_SORT_VA_ARANGE1_SORT_EN_C4_BMSK                                            0x10
#define HWIO_MMSS_VBIF_VBIF_VA_ARANGE1_SORT_VA_ARANGE1_SORT_EN_C4_SHFT                                             0x4
#define HWIO_MMSS_VBIF_VBIF_VA_ARANGE1_SORT_VA_ARANGE1_SORT_EN_C3_BMSK                                             0x8
#define HWIO_MMSS_VBIF_VBIF_VA_ARANGE1_SORT_VA_ARANGE1_SORT_EN_C3_SHFT                                             0x3
#define HWIO_MMSS_VBIF_VBIF_VA_ARANGE1_SORT_VA_ARANGE1_SORT_EN_C2_BMSK                                             0x4
#define HWIO_MMSS_VBIF_VBIF_VA_ARANGE1_SORT_VA_ARANGE1_SORT_EN_C2_SHFT                                             0x2
#define HWIO_MMSS_VBIF_VBIF_VA_ARANGE1_SORT_VA_ARANGE1_SORT_EN_C1_BMSK                                             0x2
#define HWIO_MMSS_VBIF_VBIF_VA_ARANGE1_SORT_VA_ARANGE1_SORT_EN_C1_SHFT                                             0x1
#define HWIO_MMSS_VBIF_VBIF_VA_ARANGE1_SORT_VA_ARANGE1_SORT_EN_C0_BMSK                                             0x1
#define HWIO_MMSS_VBIF_VBIF_VA_ARANGE1_SORT_VA_ARANGE1_SORT_EN_C0_SHFT                                             0x0

#define HWIO_MMSS_VBIF_VBIF_VA_ARANGE1_BASE_ADDR                                                            (VBIF_SDE_REG_BASE      + 0x0000007c)
#define HWIO_MMSS_VBIF_VBIF_VA_ARANGE1_BASE_RMSK                                                            0xffffffff
#define HWIO_MMSS_VBIF_VBIF_VA_ARANGE1_BASE_IN          \
        in_dword_masked(HWIO_MMSS_VBIF_VBIF_VA_ARANGE1_BASE_ADDR, HWIO_MMSS_VBIF_VBIF_VA_ARANGE1_BASE_RMSK)
#define HWIO_MMSS_VBIF_VBIF_VA_ARANGE1_BASE_INM(m)      \
        in_dword_masked(HWIO_MMSS_VBIF_VBIF_VA_ARANGE1_BASE_ADDR, m)
#define HWIO_MMSS_VBIF_VBIF_VA_ARANGE1_BASE_OUT(v)      \
        out_dword(HWIO_MMSS_VBIF_VBIF_VA_ARANGE1_BASE_ADDR,v)
#define HWIO_MMSS_VBIF_VBIF_VA_ARANGE1_BASE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_VBIF_VBIF_VA_ARANGE1_BASE_ADDR,m,v,HWIO_MMSS_VBIF_VBIF_VA_ARANGE1_BASE_IN)
#define HWIO_MMSS_VBIF_VBIF_VA_ARANGE1_BASE_VA_ARANGE1_BASE_BMSK                                            0xffffffff
#define HWIO_MMSS_VBIF_VBIF_VA_ARANGE1_BASE_VA_ARANGE1_BASE_SHFT                                                   0x0

#define HWIO_MMSS_VBIF_VBIF_VA_ARANGE1_BASE_H_ADDR                                                          (VBIF_SDE_REG_BASE      + 0x00000080)
#define HWIO_MMSS_VBIF_VBIF_VA_ARANGE1_BASE_H_RMSK                                                          0xffffffff
#define HWIO_MMSS_VBIF_VBIF_VA_ARANGE1_BASE_H_IN          \
        in_dword_masked(HWIO_MMSS_VBIF_VBIF_VA_ARANGE1_BASE_H_ADDR, HWIO_MMSS_VBIF_VBIF_VA_ARANGE1_BASE_H_RMSK)
#define HWIO_MMSS_VBIF_VBIF_VA_ARANGE1_BASE_H_INM(m)      \
        in_dword_masked(HWIO_MMSS_VBIF_VBIF_VA_ARANGE1_BASE_H_ADDR, m)
#define HWIO_MMSS_VBIF_VBIF_VA_ARANGE1_BASE_H_OUT(v)      \
        out_dword(HWIO_MMSS_VBIF_VBIF_VA_ARANGE1_BASE_H_ADDR,v)
#define HWIO_MMSS_VBIF_VBIF_VA_ARANGE1_BASE_H_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_VBIF_VBIF_VA_ARANGE1_BASE_H_ADDR,m,v,HWIO_MMSS_VBIF_VBIF_VA_ARANGE1_BASE_H_IN)
#define HWIO_MMSS_VBIF_VBIF_VA_ARANGE1_BASE_H_VA_ARANGE1_BASE_H_BMSK                                        0xffffffff
#define HWIO_MMSS_VBIF_VBIF_VA_ARANGE1_BASE_H_VA_ARANGE1_BASE_H_SHFT                                               0x0

#define HWIO_MMSS_VBIF_VBIF_VA_ARANGE1_HIGH_ADDR                                                            (VBIF_SDE_REG_BASE      + 0x00000084)
#define HWIO_MMSS_VBIF_VBIF_VA_ARANGE1_HIGH_RMSK                                                            0xffffffff
#define HWIO_MMSS_VBIF_VBIF_VA_ARANGE1_HIGH_IN          \
        in_dword_masked(HWIO_MMSS_VBIF_VBIF_VA_ARANGE1_HIGH_ADDR, HWIO_MMSS_VBIF_VBIF_VA_ARANGE1_HIGH_RMSK)
#define HWIO_MMSS_VBIF_VBIF_VA_ARANGE1_HIGH_INM(m)      \
        in_dword_masked(HWIO_MMSS_VBIF_VBIF_VA_ARANGE1_HIGH_ADDR, m)
#define HWIO_MMSS_VBIF_VBIF_VA_ARANGE1_HIGH_OUT(v)      \
        out_dword(HWIO_MMSS_VBIF_VBIF_VA_ARANGE1_HIGH_ADDR,v)
#define HWIO_MMSS_VBIF_VBIF_VA_ARANGE1_HIGH_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_VBIF_VBIF_VA_ARANGE1_HIGH_ADDR,m,v,HWIO_MMSS_VBIF_VBIF_VA_ARANGE1_HIGH_IN)
#define HWIO_MMSS_VBIF_VBIF_VA_ARANGE1_HIGH_VA_ARANGE1_HIGH_BMSK                                            0xffffffff
#define HWIO_MMSS_VBIF_VBIF_VA_ARANGE1_HIGH_VA_ARANGE1_HIGH_SHFT                                                   0x0

#define HWIO_MMSS_VBIF_VBIF_VA_ARANGE1_HIGH_H_ADDR                                                          (VBIF_SDE_REG_BASE      + 0x00000088)
#define HWIO_MMSS_VBIF_VBIF_VA_ARANGE1_HIGH_H_RMSK                                                          0xffffffff
#define HWIO_MMSS_VBIF_VBIF_VA_ARANGE1_HIGH_H_IN          \
        in_dword_masked(HWIO_MMSS_VBIF_VBIF_VA_ARANGE1_HIGH_H_ADDR, HWIO_MMSS_VBIF_VBIF_VA_ARANGE1_HIGH_H_RMSK)
#define HWIO_MMSS_VBIF_VBIF_VA_ARANGE1_HIGH_H_INM(m)      \
        in_dword_masked(HWIO_MMSS_VBIF_VBIF_VA_ARANGE1_HIGH_H_ADDR, m)
#define HWIO_MMSS_VBIF_VBIF_VA_ARANGE1_HIGH_H_OUT(v)      \
        out_dword(HWIO_MMSS_VBIF_VBIF_VA_ARANGE1_HIGH_H_ADDR,v)
#define HWIO_MMSS_VBIF_VBIF_VA_ARANGE1_HIGH_H_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_VBIF_VBIF_VA_ARANGE1_HIGH_H_ADDR,m,v,HWIO_MMSS_VBIF_VBIF_VA_ARANGE1_HIGH_H_IN)
#define HWIO_MMSS_VBIF_VBIF_VA_ARANGE1_HIGH_H_VA_ARANGE1_HIGH_H_BMSK                                        0xffffffff
#define HWIO_MMSS_VBIF_VBIF_VA_ARANGE1_HIGH_H_VA_ARANGE1_HIGH_H_SHFT                                               0x0

#define HWIO_MMSS_VBIF_VBIF_VA_ARANGE2_SORT_ADDR                                                            (VBIF_SDE_REG_BASE      + 0x0000008c)
#define HWIO_MMSS_VBIF_VBIF_VA_ARANGE2_SORT_RMSK                                                               0x3ffff
#define HWIO_MMSS_VBIF_VBIF_VA_ARANGE2_SORT_IN          \
        in_dword_masked(HWIO_MMSS_VBIF_VBIF_VA_ARANGE2_SORT_ADDR, HWIO_MMSS_VBIF_VBIF_VA_ARANGE2_SORT_RMSK)
#define HWIO_MMSS_VBIF_VBIF_VA_ARANGE2_SORT_INM(m)      \
        in_dword_masked(HWIO_MMSS_VBIF_VBIF_VA_ARANGE2_SORT_ADDR, m)
#define HWIO_MMSS_VBIF_VBIF_VA_ARANGE2_SORT_OUT(v)      \
        out_dword(HWIO_MMSS_VBIF_VBIF_VA_ARANGE2_SORT_ADDR,v)
#define HWIO_MMSS_VBIF_VBIF_VA_ARANGE2_SORT_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_VBIF_VBIF_VA_ARANGE2_SORT_ADDR,m,v,HWIO_MMSS_VBIF_VBIF_VA_ARANGE2_SORT_IN)
#define HWIO_MMSS_VBIF_VBIF_VA_ARANGE2_SORT_VA_ARANGE2_SORT_SEL_BMSK                                           0x30000
#define HWIO_MMSS_VBIF_VBIF_VA_ARANGE2_SORT_VA_ARANGE2_SORT_SEL_SHFT                                              0x10
#define HWIO_MMSS_VBIF_VBIF_VA_ARANGE2_SORT_VA_ARANGE2_SORT_EN_C15_BMSK                                         0x8000
#define HWIO_MMSS_VBIF_VBIF_VA_ARANGE2_SORT_VA_ARANGE2_SORT_EN_C15_SHFT                                            0xf
#define HWIO_MMSS_VBIF_VBIF_VA_ARANGE2_SORT_VA_ARANGE2_SORT_EN_C14_BMSK                                         0x4000
#define HWIO_MMSS_VBIF_VBIF_VA_ARANGE2_SORT_VA_ARANGE2_SORT_EN_C14_SHFT                                            0xe
#define HWIO_MMSS_VBIF_VBIF_VA_ARANGE2_SORT_VA_ARANGE2_SORT_EN_C13_BMSK                                         0x2000
#define HWIO_MMSS_VBIF_VBIF_VA_ARANGE2_SORT_VA_ARANGE2_SORT_EN_C13_SHFT                                            0xd
#define HWIO_MMSS_VBIF_VBIF_VA_ARANGE2_SORT_VA_ARANGE2_SORT_EN_C12_BMSK                                         0x1000
#define HWIO_MMSS_VBIF_VBIF_VA_ARANGE2_SORT_VA_ARANGE2_SORT_EN_C12_SHFT                                            0xc
#define HWIO_MMSS_VBIF_VBIF_VA_ARANGE2_SORT_VA_ARANGE2_SORT_EN_C11_BMSK                                          0x800
#define HWIO_MMSS_VBIF_VBIF_VA_ARANGE2_SORT_VA_ARANGE2_SORT_EN_C11_SHFT                                            0xb
#define HWIO_MMSS_VBIF_VBIF_VA_ARANGE2_SORT_VA_ARANGE2_SORT_EN_C10_BMSK                                          0x400
#define HWIO_MMSS_VBIF_VBIF_VA_ARANGE2_SORT_VA_ARANGE2_SORT_EN_C10_SHFT                                            0xa
#define HWIO_MMSS_VBIF_VBIF_VA_ARANGE2_SORT_VA_ARANGE2_SORT_EN_C9_BMSK                                           0x200
#define HWIO_MMSS_VBIF_VBIF_VA_ARANGE2_SORT_VA_ARANGE2_SORT_EN_C9_SHFT                                             0x9
#define HWIO_MMSS_VBIF_VBIF_VA_ARANGE2_SORT_VA_ARANGE2_SORT_EN_C8_BMSK                                           0x100
#define HWIO_MMSS_VBIF_VBIF_VA_ARANGE2_SORT_VA_ARANGE2_SORT_EN_C8_SHFT                                             0x8
#define HWIO_MMSS_VBIF_VBIF_VA_ARANGE2_SORT_VA_ARANGE2_SORT_EN_C7_BMSK                                            0x80
#define HWIO_MMSS_VBIF_VBIF_VA_ARANGE2_SORT_VA_ARANGE2_SORT_EN_C7_SHFT                                             0x7
#define HWIO_MMSS_VBIF_VBIF_VA_ARANGE2_SORT_VA_ARANGE2_SORT_EN_C6_BMSK                                            0x40
#define HWIO_MMSS_VBIF_VBIF_VA_ARANGE2_SORT_VA_ARANGE2_SORT_EN_C6_SHFT                                             0x6
#define HWIO_MMSS_VBIF_VBIF_VA_ARANGE2_SORT_VA_ARANGE2_SORT_EN_C5_BMSK                                            0x20
#define HWIO_MMSS_VBIF_VBIF_VA_ARANGE2_SORT_VA_ARANGE2_SORT_EN_C5_SHFT                                             0x5
#define HWIO_MMSS_VBIF_VBIF_VA_ARANGE2_SORT_VA_ARANGE2_SORT_EN_C4_BMSK                                            0x10
#define HWIO_MMSS_VBIF_VBIF_VA_ARANGE2_SORT_VA_ARANGE2_SORT_EN_C4_SHFT                                             0x4
#define HWIO_MMSS_VBIF_VBIF_VA_ARANGE2_SORT_VA_ARANGE2_SORT_EN_C3_BMSK                                             0x8
#define HWIO_MMSS_VBIF_VBIF_VA_ARANGE2_SORT_VA_ARANGE2_SORT_EN_C3_SHFT                                             0x3
#define HWIO_MMSS_VBIF_VBIF_VA_ARANGE2_SORT_VA_ARANGE2_SORT_EN_C2_BMSK                                             0x4
#define HWIO_MMSS_VBIF_VBIF_VA_ARANGE2_SORT_VA_ARANGE2_SORT_EN_C2_SHFT                                             0x2
#define HWIO_MMSS_VBIF_VBIF_VA_ARANGE2_SORT_VA_ARANGE2_SORT_EN_C1_BMSK                                             0x2
#define HWIO_MMSS_VBIF_VBIF_VA_ARANGE2_SORT_VA_ARANGE2_SORT_EN_C1_SHFT                                             0x1
#define HWIO_MMSS_VBIF_VBIF_VA_ARANGE2_SORT_VA_ARANGE2_SORT_EN_C0_BMSK                                             0x1
#define HWIO_MMSS_VBIF_VBIF_VA_ARANGE2_SORT_VA_ARANGE2_SORT_EN_C0_SHFT                                             0x0

#define HWIO_MMSS_VBIF_VBIF_VA_ARANGE2_BASE_ADDR                                                            (VBIF_SDE_REG_BASE      + 0x00000090)
#define HWIO_MMSS_VBIF_VBIF_VA_ARANGE2_BASE_RMSK                                                            0xffffffff
#define HWIO_MMSS_VBIF_VBIF_VA_ARANGE2_BASE_IN          \
        in_dword_masked(HWIO_MMSS_VBIF_VBIF_VA_ARANGE2_BASE_ADDR, HWIO_MMSS_VBIF_VBIF_VA_ARANGE2_BASE_RMSK)
#define HWIO_MMSS_VBIF_VBIF_VA_ARANGE2_BASE_INM(m)      \
        in_dword_masked(HWIO_MMSS_VBIF_VBIF_VA_ARANGE2_BASE_ADDR, m)
#define HWIO_MMSS_VBIF_VBIF_VA_ARANGE2_BASE_OUT(v)      \
        out_dword(HWIO_MMSS_VBIF_VBIF_VA_ARANGE2_BASE_ADDR,v)
#define HWIO_MMSS_VBIF_VBIF_VA_ARANGE2_BASE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_VBIF_VBIF_VA_ARANGE2_BASE_ADDR,m,v,HWIO_MMSS_VBIF_VBIF_VA_ARANGE2_BASE_IN)
#define HWIO_MMSS_VBIF_VBIF_VA_ARANGE2_BASE_VA_ARANGE2_BASE_BMSK                                            0xffffffff
#define HWIO_MMSS_VBIF_VBIF_VA_ARANGE2_BASE_VA_ARANGE2_BASE_SHFT                                                   0x0

#define HWIO_MMSS_VBIF_VBIF_VA_ARANGE2_BASE_H_ADDR                                                          (VBIF_SDE_REG_BASE      + 0x00000094)
#define HWIO_MMSS_VBIF_VBIF_VA_ARANGE2_BASE_H_RMSK                                                          0xffffffff
#define HWIO_MMSS_VBIF_VBIF_VA_ARANGE2_BASE_H_IN          \
        in_dword_masked(HWIO_MMSS_VBIF_VBIF_VA_ARANGE2_BASE_H_ADDR, HWIO_MMSS_VBIF_VBIF_VA_ARANGE2_BASE_H_RMSK)
#define HWIO_MMSS_VBIF_VBIF_VA_ARANGE2_BASE_H_INM(m)      \
        in_dword_masked(HWIO_MMSS_VBIF_VBIF_VA_ARANGE2_BASE_H_ADDR, m)
#define HWIO_MMSS_VBIF_VBIF_VA_ARANGE2_BASE_H_OUT(v)      \
        out_dword(HWIO_MMSS_VBIF_VBIF_VA_ARANGE2_BASE_H_ADDR,v)
#define HWIO_MMSS_VBIF_VBIF_VA_ARANGE2_BASE_H_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_VBIF_VBIF_VA_ARANGE2_BASE_H_ADDR,m,v,HWIO_MMSS_VBIF_VBIF_VA_ARANGE2_BASE_H_IN)
#define HWIO_MMSS_VBIF_VBIF_VA_ARANGE2_BASE_H_VA_ARANGE2_BASE_H_BMSK                                        0xffffffff
#define HWIO_MMSS_VBIF_VBIF_VA_ARANGE2_BASE_H_VA_ARANGE2_BASE_H_SHFT                                               0x0

#define HWIO_MMSS_VBIF_VBIF_VA_ARANGE2_HIGH_ADDR                                                            (VBIF_SDE_REG_BASE      + 0x00000098)
#define HWIO_MMSS_VBIF_VBIF_VA_ARANGE2_HIGH_RMSK                                                            0xffffffff
#define HWIO_MMSS_VBIF_VBIF_VA_ARANGE2_HIGH_IN          \
        in_dword_masked(HWIO_MMSS_VBIF_VBIF_VA_ARANGE2_HIGH_ADDR, HWIO_MMSS_VBIF_VBIF_VA_ARANGE2_HIGH_RMSK)
#define HWIO_MMSS_VBIF_VBIF_VA_ARANGE2_HIGH_INM(m)      \
        in_dword_masked(HWIO_MMSS_VBIF_VBIF_VA_ARANGE2_HIGH_ADDR, m)
#define HWIO_MMSS_VBIF_VBIF_VA_ARANGE2_HIGH_OUT(v)      \
        out_dword(HWIO_MMSS_VBIF_VBIF_VA_ARANGE2_HIGH_ADDR,v)
#define HWIO_MMSS_VBIF_VBIF_VA_ARANGE2_HIGH_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_VBIF_VBIF_VA_ARANGE2_HIGH_ADDR,m,v,HWIO_MMSS_VBIF_VBIF_VA_ARANGE2_HIGH_IN)
#define HWIO_MMSS_VBIF_VBIF_VA_ARANGE2_HIGH_VA_ARANGE2_HIGH_BMSK                                            0xffffffff
#define HWIO_MMSS_VBIF_VBIF_VA_ARANGE2_HIGH_VA_ARANGE2_HIGH_SHFT                                                   0x0

#define HWIO_MMSS_VBIF_VBIF_VA_ARANGE2_HIGH_H_ADDR                                                          (VBIF_SDE_REG_BASE      + 0x0000009c)
#define HWIO_MMSS_VBIF_VBIF_VA_ARANGE2_HIGH_H_RMSK                                                          0xffffffff
#define HWIO_MMSS_VBIF_VBIF_VA_ARANGE2_HIGH_H_IN          \
        in_dword_masked(HWIO_MMSS_VBIF_VBIF_VA_ARANGE2_HIGH_H_ADDR, HWIO_MMSS_VBIF_VBIF_VA_ARANGE2_HIGH_H_RMSK)
#define HWIO_MMSS_VBIF_VBIF_VA_ARANGE2_HIGH_H_INM(m)      \
        in_dword_masked(HWIO_MMSS_VBIF_VBIF_VA_ARANGE2_HIGH_H_ADDR, m)
#define HWIO_MMSS_VBIF_VBIF_VA_ARANGE2_HIGH_H_OUT(v)      \
        out_dword(HWIO_MMSS_VBIF_VBIF_VA_ARANGE2_HIGH_H_ADDR,v)
#define HWIO_MMSS_VBIF_VBIF_VA_ARANGE2_HIGH_H_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_VBIF_VBIF_VA_ARANGE2_HIGH_H_ADDR,m,v,HWIO_MMSS_VBIF_VBIF_VA_ARANGE2_HIGH_H_IN)
#define HWIO_MMSS_VBIF_VBIF_VA_ARANGE2_HIGH_H_VA_ARANGE2_HIGH_H_BMSK                                        0xffffffff
#define HWIO_MMSS_VBIF_VBIF_VA_ARANGE2_HIGH_H_VA_ARANGE2_HIGH_H_SHFT                                               0x0

#define HWIO_MMSS_VBIF_VBIF_VA_ABIT_SORT_ADDR                                                               (VBIF_SDE_REG_BASE      + 0x000000a0)
#define HWIO_MMSS_VBIF_VBIF_VA_ABIT_SORT_RMSK                                                                   0xffff
#define HWIO_MMSS_VBIF_VBIF_VA_ABIT_SORT_IN          \
        in_dword_masked(HWIO_MMSS_VBIF_VBIF_VA_ABIT_SORT_ADDR, HWIO_MMSS_VBIF_VBIF_VA_ABIT_SORT_RMSK)
#define HWIO_MMSS_VBIF_VBIF_VA_ABIT_SORT_INM(m)      \
        in_dword_masked(HWIO_MMSS_VBIF_VBIF_VA_ABIT_SORT_ADDR, m)
#define HWIO_MMSS_VBIF_VBIF_VA_ABIT_SORT_OUT(v)      \
        out_dword(HWIO_MMSS_VBIF_VBIF_VA_ABIT_SORT_ADDR,v)
#define HWIO_MMSS_VBIF_VBIF_VA_ABIT_SORT_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_VBIF_VBIF_VA_ABIT_SORT_ADDR,m,v,HWIO_MMSS_VBIF_VBIF_VA_ABIT_SORT_IN)
#define HWIO_MMSS_VBIF_VBIF_VA_ABIT_SORT_VA_ABIT_SORT_EN_C15_BMSK                                               0x8000
#define HWIO_MMSS_VBIF_VBIF_VA_ABIT_SORT_VA_ABIT_SORT_EN_C15_SHFT                                                  0xf
#define HWIO_MMSS_VBIF_VBIF_VA_ABIT_SORT_VA_ABIT_SORT_EN_C14_BMSK                                               0x4000
#define HWIO_MMSS_VBIF_VBIF_VA_ABIT_SORT_VA_ABIT_SORT_EN_C14_SHFT                                                  0xe
#define HWIO_MMSS_VBIF_VBIF_VA_ABIT_SORT_VA_ABIT_SORT_EN_C13_BMSK                                               0x2000
#define HWIO_MMSS_VBIF_VBIF_VA_ABIT_SORT_VA_ABIT_SORT_EN_C13_SHFT                                                  0xd
#define HWIO_MMSS_VBIF_VBIF_VA_ABIT_SORT_VA_ABIT_SORT_EN_C12_BMSK                                               0x1000
#define HWIO_MMSS_VBIF_VBIF_VA_ABIT_SORT_VA_ABIT_SORT_EN_C12_SHFT                                                  0xc
#define HWIO_MMSS_VBIF_VBIF_VA_ABIT_SORT_VA_ABIT_SORT_EN_C11_BMSK                                                0x800
#define HWIO_MMSS_VBIF_VBIF_VA_ABIT_SORT_VA_ABIT_SORT_EN_C11_SHFT                                                  0xb
#define HWIO_MMSS_VBIF_VBIF_VA_ABIT_SORT_VA_ABIT_SORT_EN_C10_BMSK                                                0x400
#define HWIO_MMSS_VBIF_VBIF_VA_ABIT_SORT_VA_ABIT_SORT_EN_C10_SHFT                                                  0xa
#define HWIO_MMSS_VBIF_VBIF_VA_ABIT_SORT_VA_ABIT_SORT_EN_C9_BMSK                                                 0x200
#define HWIO_MMSS_VBIF_VBIF_VA_ABIT_SORT_VA_ABIT_SORT_EN_C9_SHFT                                                   0x9
#define HWIO_MMSS_VBIF_VBIF_VA_ABIT_SORT_VA_ABIT_SORT_EN_C8_BMSK                                                 0x100
#define HWIO_MMSS_VBIF_VBIF_VA_ABIT_SORT_VA_ABIT_SORT_EN_C8_SHFT                                                   0x8
#define HWIO_MMSS_VBIF_VBIF_VA_ABIT_SORT_VA_ABIT_SORT_EN_C7_BMSK                                                  0x80
#define HWIO_MMSS_VBIF_VBIF_VA_ABIT_SORT_VA_ABIT_SORT_EN_C7_SHFT                                                   0x7
#define HWIO_MMSS_VBIF_VBIF_VA_ABIT_SORT_VA_ABIT_SORT_EN_C6_BMSK                                                  0x40
#define HWIO_MMSS_VBIF_VBIF_VA_ABIT_SORT_VA_ABIT_SORT_EN_C6_SHFT                                                   0x6
#define HWIO_MMSS_VBIF_VBIF_VA_ABIT_SORT_VA_ABIT_SORT_EN_C5_BMSK                                                  0x20
#define HWIO_MMSS_VBIF_VBIF_VA_ABIT_SORT_VA_ABIT_SORT_EN_C5_SHFT                                                   0x5
#define HWIO_MMSS_VBIF_VBIF_VA_ABIT_SORT_VA_ABIT_SORT_EN_C4_BMSK                                                  0x10
#define HWIO_MMSS_VBIF_VBIF_VA_ABIT_SORT_VA_ABIT_SORT_EN_C4_SHFT                                                   0x4
#define HWIO_MMSS_VBIF_VBIF_VA_ABIT_SORT_VA_ABIT_SORT_EN_C3_BMSK                                                   0x8
#define HWIO_MMSS_VBIF_VBIF_VA_ABIT_SORT_VA_ABIT_SORT_EN_C3_SHFT                                                   0x3
#define HWIO_MMSS_VBIF_VBIF_VA_ABIT_SORT_VA_ABIT_SORT_EN_C2_BMSK                                                   0x4
#define HWIO_MMSS_VBIF_VBIF_VA_ABIT_SORT_VA_ABIT_SORT_EN_C2_SHFT                                                   0x2
#define HWIO_MMSS_VBIF_VBIF_VA_ABIT_SORT_VA_ABIT_SORT_EN_C1_BMSK                                                   0x2
#define HWIO_MMSS_VBIF_VBIF_VA_ABIT_SORT_VA_ABIT_SORT_EN_C1_SHFT                                                   0x1
#define HWIO_MMSS_VBIF_VBIF_VA_ABIT_SORT_VA_ABIT_SORT_EN_C0_BMSK                                                   0x1
#define HWIO_MMSS_VBIF_VBIF_VA_ABIT_SORT_VA_ABIT_SORT_EN_C0_SHFT                                                   0x0

#define HWIO_MMSS_VBIF_VBIF_VA_ABIT_SORT_CONF_ADDR                                                          (VBIF_SDE_REG_BASE      + 0x000000a4)
#define HWIO_MMSS_VBIF_VBIF_VA_ABIT_SORT_CONF_RMSK                                                               0x3ff
#define HWIO_MMSS_VBIF_VBIF_VA_ABIT_SORT_CONF_IN          \
        in_dword_masked(HWIO_MMSS_VBIF_VBIF_VA_ABIT_SORT_CONF_ADDR, HWIO_MMSS_VBIF_VBIF_VA_ABIT_SORT_CONF_RMSK)
#define HWIO_MMSS_VBIF_VBIF_VA_ABIT_SORT_CONF_INM(m)      \
        in_dword_masked(HWIO_MMSS_VBIF_VBIF_VA_ABIT_SORT_CONF_ADDR, m)
#define HWIO_MMSS_VBIF_VBIF_VA_ABIT_SORT_CONF_OUT(v)      \
        out_dword(HWIO_MMSS_VBIF_VBIF_VA_ABIT_SORT_CONF_ADDR,v)
#define HWIO_MMSS_VBIF_VBIF_VA_ABIT_SORT_CONF_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_VBIF_VBIF_VA_ABIT_SORT_CONF_ADDR,m,v,HWIO_MMSS_VBIF_VBIF_VA_ABIT_SORT_CONF_IN)
#define HWIO_MMSS_VBIF_VBIF_VA_ABIT_SORT_CONF_VA_ABIT_ADDR_BITNUM_BMSK                                           0x3f0
#define HWIO_MMSS_VBIF_VBIF_VA_ABIT_SORT_CONF_VA_ABIT_ADDR_BITNUM_SHFT                                             0x4
#define HWIO_MMSS_VBIF_VBIF_VA_ABIT_SORT_CONF_VA_ABIT_SORT1_SEL_BMSK                                               0xc
#define HWIO_MMSS_VBIF_VBIF_VA_ABIT_SORT_CONF_VA_ABIT_SORT1_SEL_SHFT                                               0x2
#define HWIO_MMSS_VBIF_VBIF_VA_ABIT_SORT_CONF_VA_ABIT_SORT0_SEL_BMSK                                               0x3
#define HWIO_MMSS_VBIF_VBIF_VA_ABIT_SORT_CONF_VA_ABIT_SORT0_SEL_SHFT                                               0x0

#define HWIO_MMSS_VBIF_VBIF_GATE_OFF_WRREQ_EN_ADDR                                                          (VBIF_SDE_REG_BASE      + 0x000000a8)
#define HWIO_MMSS_VBIF_VBIF_GATE_OFF_WRREQ_EN_RMSK                                                              0xf fff
#define HWIO_MMSS_VBIF_VBIF_GATE_OFF_WRREQ_EN_IN          \
        in_dword_masked(HWIO_MMSS_VBIF_VBIF_GATE_OFF_WRREQ_EN_ADDR, HWIO_MMSS_VBIF_VBIF_GATE_OFF_WRREQ_EN_RMSK)
#define HWIO_MMSS_VBIF_VBIF_GATE_OFF_WRREQ_EN_INM(m)      \
        in_dword_masked(HWIO_MMSS_VBIF_VBIF_GATE_OFF_WRREQ_EN_ADDR, m)
#define HWIO_MMSS_VBIF_VBIF_GATE_OFF_WRREQ_EN_OUT(v)      \
        out_dword(HWIO_MMSS_VBIF_VBIF_GATE_OFF_WRREQ_EN_ADDR,v)
#define HWIO_MMSS_VBIF_VBIF_GATE_OFF_WRREQ_EN_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_VBIF_VBIF_GATE_OFF_WRREQ_EN_ADDR,m,v,HWIO_MMSS_VBIF_VBIF_GATE_OFF_WRREQ_EN_IN)
#define HWIO_MMSS_VBIF_VBIF_GATE_OFF_WRREQ_EN_GATE_OFF_WRREQ_EN_C15_BMSK                                        0x8000
#define HWIO_MMSS_VBIF_VBIF_GATE_OFF_WRREQ_EN_GATE_OFF_WRREQ_EN_C15_SHFT                                           0xf
#define HWIO_MMSS_VBIF_VBIF_GATE_OFF_WRREQ_EN_GATE_OFF_WRREQ_EN_C14_BMSK                                        0x4000
#define HWIO_MMSS_VBIF_VBIF_GATE_OFF_WRREQ_EN_GATE_OFF_WRREQ_EN_C14_SHFT                                           0xe
#define HWIO_MMSS_VBIF_VBIF_GATE_OFF_WRREQ_EN_GATE_OFF_WRREQ_EN_C13_BMSK                                        0x2000
#define HWIO_MMSS_VBIF_VBIF_GATE_OFF_WRREQ_EN_GATE_OFF_WRREQ_EN_C13_SHFT                                           0xd
#define HWIO_MMSS_VBIF_VBIF_GATE_OFF_WRREQ_EN_GATE_OFF_WRREQ_EN_C12_BMSK                                        0x1000
#define HWIO_MMSS_VBIF_VBIF_GATE_OFF_WRREQ_EN_GATE_OFF_WRREQ_EN_C12_SHFT                                           0xc
#define HWIO_MMSS_VBIF_VBIF_GATE_OFF_WRREQ_EN_GATE_OFF_WRREQ_EN_C11_BMSK                                         0x800
#define HWIO_MMSS_VBIF_VBIF_GATE_OFF_WRREQ_EN_GATE_OFF_WRREQ_EN_C11_SHFT                                           0xb
#define HWIO_MMSS_VBIF_VBIF_GATE_OFF_WRREQ_EN_GATE_OFF_WRREQ_EN_C10_BMSK                                         0x400
#define HWIO_MMSS_VBIF_VBIF_GATE_OFF_WRREQ_EN_GATE_OFF_WRREQ_EN_C10_SHFT                                           0xa
#define HWIO_MMSS_VBIF_VBIF_GATE_OFF_WRREQ_EN_GATE_OFF_WRREQ_EN_C9_BMSK                                          0x200
#define HWIO_MMSS_VBIF_VBIF_GATE_OFF_WRREQ_EN_GATE_OFF_WRREQ_EN_C9_SHFT                                            0x9
#define HWIO_MMSS_VBIF_VBIF_GATE_OFF_WRREQ_EN_GATE_OFF_WRREQ_EN_C8_BMSK                                          0x100
#define HWIO_MMSS_VBIF_VBIF_GATE_OFF_WRREQ_EN_GATE_OFF_WRREQ_EN_C8_SHFT                                            0x8
#define HWIO_MMSS_VBIF_VBIF_GATE_OFF_WRREQ_EN_GATE_OFF_WRREQ_EN_C7_BMSK                                           0x80
#define HWIO_MMSS_VBIF_VBIF_GATE_OFF_WRREQ_EN_GATE_OFF_WRREQ_EN_C7_SHFT                                            0x7
#define HWIO_MMSS_VBIF_VBIF_GATE_OFF_WRREQ_EN_GATE_OFF_WRREQ_EN_C6_BMSK                                           0x40
#define HWIO_MMSS_VBIF_VBIF_GATE_OFF_WRREQ_EN_GATE_OFF_WRREQ_EN_C6_SHFT                                            0x6
#define HWIO_MMSS_VBIF_VBIF_GATE_OFF_WRREQ_EN_GATE_OFF_WRREQ_EN_C5_BMSK                                           0x20
#define HWIO_MMSS_VBIF_VBIF_GATE_OFF_WRREQ_EN_GATE_OFF_WRREQ_EN_C5_SHFT                                            0x5
#define HWIO_MMSS_VBIF_VBIF_GATE_OFF_WRREQ_EN_GATE_OFF_WRREQ_EN_C4_BMSK                                           0x10
#define HWIO_MMSS_VBIF_VBIF_GATE_OFF_WRREQ_EN_GATE_OFF_WRREQ_EN_C4_SHFT                                            0x4
#define HWIO_MMSS_VBIF_VBIF_GATE_OFF_WRREQ_EN_GATE_OFF_WRREQ_EN_C3_BMSK                                            0x8
#define HWIO_MMSS_VBIF_VBIF_GATE_OFF_WRREQ_EN_GATE_OFF_WRREQ_EN_C3_SHFT                                            0x3
#define HWIO_MMSS_VBIF_VBIF_GATE_OFF_WRREQ_EN_GATE_OFF_WRREQ_EN_C2_BMSK                                            0x4
#define HWIO_MMSS_VBIF_VBIF_GATE_OFF_WRREQ_EN_GATE_OFF_WRREQ_EN_C2_SHFT                                            0x2
#define HWIO_MMSS_VBIF_VBIF_GATE_OFF_WRREQ_EN_GATE_OFF_WRREQ_EN_C1_BMSK                                            0x2
#define HWIO_MMSS_VBIF_VBIF_GATE_OFF_WRREQ_EN_GATE_OFF_WRREQ_EN_C1_SHFT                                            0x1
#define HWIO_MMSS_VBIF_VBIF_GATE_OFF_WRREQ_EN_GATE_OFF_WRREQ_EN_C0_BMSK                                            0x1
#define HWIO_MMSS_VBIF_VBIF_GATE_OFF_WRREQ_EN_GATE_OFF_WRREQ_EN_C0_SHFT                                            0x0

#define HWIO_MMSS_VBIF_VBIF_WRITE_GATHER_EN_ADDR                                                            (VBIF_SDE_REG_BASE      + 0x000000ac)
#define HWIO_MMSS_VBIF_VBIF_WRITE_GATHER_EN_RMSK                                                                0xffff
#define HWIO_MMSS_VBIF_VBIF_WRITE_GATHER_EN_IN          \
        in_dword_masked(HWIO_MMSS_VBIF_VBIF_WRITE_GATHER_EN_ADDR, HWIO_MMSS_VBIF_VBIF_WRITE_GATHER_EN_RMSK)
#define HWIO_MMSS_VBIF_VBIF_WRITE_GATHER_EN_INM(m)      \
        in_dword_masked(HWIO_MMSS_VBIF_VBIF_WRITE_GATHER_EN_ADDR, m)
#define HWIO_MMSS_VBIF_VBIF_WRITE_GATHER_EN_OUT(v)      \
        out_dword(HWIO_MMSS_VBIF_VBIF_WRITE_GATHER_EN_ADDR,v)
#define HWIO_MMSS_VBIF_VBIF_WRITE_GATHER_EN_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_VBIF_VBIF_WRITE_GATHER_EN_ADDR,m,v,HWIO_MMSS_VBIF_VBIF_WRITE_GATHER_EN_IN)
#define HWIO_MMSS_VBIF_VBIF_WRITE_GATHER_EN_VBIF_WRITE_GATHER_EN_C15_BMSK                                       0x8000
#define HWIO_MMSS_VBIF_VBIF_WRITE_GATHER_EN_VBIF_WRITE_GATHER_EN_C15_SHFT                                          0xf
#define HWIO_MMSS_VBIF_VBIF_WRITE_GATHER_EN_VBIF_WRITE_GATHER_EN_C14_BMSK                                       0x4000
#define HWIO_MMSS_VBIF_VBIF_WRITE_GATHER_EN_VBIF_WRITE_GATHER_EN_C14_SHFT                                          0xe
#define HWIO_MMSS_VBIF_VBIF_WRITE_GATHER_EN_VBIF_WRITE_GATHER_EN_C13_BMSK                                       0x2000
#define HWIO_MMSS_VBIF_VBIF_WRITE_GATHER_EN_VBIF_WRITE_GATHER_EN_C13_SHFT                                          0xd
#define HWIO_MMSS_VBIF_VBIF_WRITE_GATHER_EN_VBIF_WRITE_GATHER_EN_C12_BMSK                                       0x1000
#define HWIO_MMSS_VBIF_VBIF_WRITE_GATHER_EN_VBIF_WRITE_GATHER_EN_C12_SHFT                                          0xc
#define HWIO_MMSS_VBIF_VBIF_WRITE_GATHER_EN_VBIF_WRITE_GATHER_EN_C11_BMSK                                        0x800
#define HWIO_MMSS_VBIF_VBIF_WRITE_GATHER_EN_VBIF_WRITE_GATHER_EN_C11_SHFT                                          0xb
#define HWIO_MMSS_VBIF_VBIF_WRITE_GATHER_EN_VBIF_WRITE_GATHER_EN_C10_BMSK                                        0x400
#define HWIO_MMSS_VBIF_VBIF_WRITE_GATHER_EN_VBIF_WRITE_GATHER_EN_C10_SHFT                                          0xa
#define HWIO_MMSS_VBIF_VBIF_WRITE_GATHER_EN_VBIF_WRITE_GATHER_EN_C9_BMSK                                         0x200
#define HWIO_MMSS_VBIF_VBIF_WRITE_GATHER_EN_VBIF_WRITE_GATHER_EN_C9_SHFT                                           0x9
#define HWIO_MMSS_VBIF_VBIF_WRITE_GATHER_EN_VBIF_WRITE_GATHER_EN_C8_BMSK                                         0x100
#define HWIO_MMSS_VBIF_VBIF_WRITE_GATHER_EN_VBIF_WRITE_GATHER_EN_C8_SHFT                                           0x8
#define HWIO_MMSS_VBIF_VBIF_WRITE_GATHER_EN_VBIF_WRITE_GATHER_EN_C7_BMSK                                          0x80
#define HWIO_MMSS_VBIF_VBIF_WRITE_GATHER_EN_VBIF_WRITE_GATHER_EN_C7_SHFT                                           0x7
#define HWIO_MMSS_VBIF_VBIF_WRITE_GATHER_EN_VBIF_WRITE_GATHER_EN_C6_BMSK                                          0x40
#define HWIO_MMSS_VBIF_VBIF_WRITE_GATHER_EN_VBIF_WRITE_GATHER_EN_C6_SHFT                                           0x6
#define HWIO_MMSS_VBIF_VBIF_WRITE_GATHER_EN_VBIF_WRITE_GATHER_EN_C5_BMSK                                          0x20
#define HWIO_MMSS_VBIF_VBIF_WRITE_GATHER_EN_VBIF_WRITE_GATHER_EN_C5_SHFT                                           0x5
#define HWIO_MMSS_VBIF_VBIF_WRITE_GATHER_EN_VBIF_WRITE_GATHER_EN_C4_BMSK                                          0x10
#define HWIO_MMSS_VBIF_VBIF_WRITE_GATHER_EN_VBIF_WRITE_GATHER_EN_C4_SHFT                                           0x4
#define HWIO_MMSS_VBIF_VBIF_WRITE_GATHER_EN_VBIF_WRITE_GATHER_EN_C3_BMSK                                           0x8
#define HWIO_MMSS_VBIF_VBIF_WRITE_GATHER_EN_VBIF_WRITE_GATHER_EN_C3_SHFT                                           0x3
#define HWIO_MMSS_VBIF_VBIF_WRITE_GATHER_EN_VBIF_WRITE_GATHER_EN_C2_BMSK                                           0x4
#define HWIO_MMSS_VBIF_VBIF_WRITE_GATHER_EN_VBIF_WRITE_GATHER_EN_C2_SHFT                                           0x2
#define HWIO_MMSS_VBIF_VBIF_WRITE_GATHER_EN_VBIF_WRITE_GATHER_EN_C1_BMSK                                           0x2
#define HWIO_MMSS_VBIF_VBIF_WRITE_GATHER_EN_VBIF_WRITE_GATHER_EN_C1_SHFT                                           0x1
#define HWIO_MMSS_VBIF_VBIF_WRITE_GATHER_EN_VBIF_WRITE_GATHER_EN_C0_BMSK                                           0x1
#define HWIO_MMSS_VBIF_VBIF_WRITE_GATHER_EN_VBIF_WRITE_GATHER_EN_C0_SHFT                                           0x0

#define HWIO_MMSS_VBIF_VBIF_IN_RD_LIM_CONF0_ADDR                                                            (VBIF_SDE_REG_BASE      + 0x000000b0)
#define HWIO_MMSS_VBIF_VBIF_IN_RD_LIM_CONF0_RMSK                                                            0xffffffff
#define HWIO_MMSS_VBIF_VBIF_IN_RD_LIM_CONF0_IN          \
        in_dword_masked(HWIO_MMSS_VBIF_VBIF_IN_RD_LIM_CONF0_ADDR, HWIO_MMSS_VBIF_VBIF_IN_RD_LIM_CONF0_RMSK)
#define HWIO_MMSS_VBIF_VBIF_IN_RD_LIM_CONF0_INM(m)      \
        in_dword_masked(HWIO_MMSS_VBIF_VBIF_IN_RD_LIM_CONF0_ADDR, m)
#define HWIO_MMSS_VBIF_VBIF_IN_RD_LIM_CONF0_OUT(v)      \
        out_dword(HWIO_MMSS_VBIF_VBIF_IN_RD_LIM_CONF0_ADDR,v)
#define HWIO_MMSS_VBIF_VBIF_IN_RD_LIM_CONF0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_VBIF_VBIF_IN_RD_LIM_CONF0_ADDR,m,v,HWIO_MMSS_VBIF_VBIF_IN_RD_LIM_CONF0_IN)
#define HWIO_MMSS_VBIF_VBIF_IN_RD_LIM_CONF0_IN_RD_LIM_C3_BMSK                                               0xff000000
#define HWIO_MMSS_VBIF_VBIF_IN_RD_LIM_CONF0_IN_RD_LIM_C3_SHFT                                                     0x18
#define HWIO_MMSS_VBIF_VBIF_IN_RD_LIM_CONF0_IN_RD_LIM_C2_BMSK                                                 0xff0000
#define HWIO_MMSS_VBIF_VBIF_IN_RD_LIM_CONF0_IN_RD_LIM_C2_SHFT                                                     0x10
#define HWIO_MMSS_VBIF_VBIF_IN_RD_LIM_CONF0_IN_RD_LIM_C1_BMSK                                                   0xff00
#define HWIO_MMSS_VBIF_VBIF_IN_RD_LIM_CONF0_IN_RD_LIM_C1_SHFT                                                      0x8
#define HWIO_MMSS_VBIF_VBIF_IN_RD_LIM_CONF0_IN_RD_LIM_C0_BMSK                                                     0xff
#define HWIO_MMSS_VBIF_VBIF_IN_RD_LIM_CONF0_IN_RD_LIM_C0_SHFT                                                      0x0

#define HWIO_MMSS_VBIF_VBIF_IN_RD_LIM_CONF1_ADDR                                                            (VBIF_SDE_REG_BASE      + 0x000000b4)
#define HWIO_MMSS_VBIF_VBIF_IN_RD_LIM_CONF1_RMSK                                                            0xffffffff
#define HWIO_MMSS_VBIF_VBIF_IN_RD_LIM_CONF1_IN          \
        in_dword_masked(HWIO_MMSS_VBIF_VBIF_IN_RD_LIM_CONF1_ADDR, HWIO_MMSS_VBIF_VBIF_IN_RD_LIM_CONF1_RMSK)
#define HWIO_MMSS_VBIF_VBIF_IN_RD_LIM_CONF1_INM(m)      \
        in_dword_masked(HWIO_MMSS_VBIF_VBIF_IN_RD_LIM_CONF1_ADDR, m)
#define HWIO_MMSS_VBIF_VBIF_IN_RD_LIM_CONF1_OUT(v)      \
        out_dword(HWIO_MMSS_VBIF_VBIF_IN_RD_LIM_CONF1_ADDR,v)
#define HWIO_MMSS_VBIF_VBIF_IN_RD_LIM_CONF1_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_VBIF_VBIF_IN_RD_LIM_CONF1_ADDR,m,v,HWIO_MMSS_VBIF_VBIF_IN_RD_LIM_CONF1_IN)
#define HWIO_MMSS_VBIF_VBIF_IN_RD_LIM_CONF1_IN_RD_LIM_C7_BMSK                                               0xff000000
#define HWIO_MMSS_VBIF_VBIF_IN_RD_LIM_CONF1_IN_RD_LIM_C7_SHFT                                                     0x18
#define HWIO_MMSS_VBIF_VBIF_IN_RD_LIM_CONF1_IN_RD_LIM_C6_BMSK                                                 0xff0000
#define HWIO_MMSS_VBIF_VBIF_IN_RD_LIM_CONF1_IN_RD_LIM_C6_SHFT                                                     0x10
#define HWIO_MMSS_VBIF_VBIF_IN_RD_LIM_CONF1_IN_RD_LIM_C5_BMSK                                                   0xff00
#define HWIO_MMSS_VBIF_VBIF_IN_RD_LIM_CONF1_IN_RD_LIM_C5_SHFT                                                      0x8
#define HWIO_MMSS_VBIF_VBIF_IN_RD_LIM_CONF1_IN_RD_LIM_C4_BMSK                                                     0xff
#define HWIO_MMSS_VBIF_VBIF_IN_RD_LIM_CONF1_IN_RD_LIM_C4_SHFT                                                      0x0

#define HWIO_MMSS_VBIF_VBIF_IN_RD_LIM_CONF2_ADDR                                                            (VBIF_SDE_REG_BASE      + 0x000000b8)
#define HWIO_MMSS_VBIF_VBIF_IN_RD_LIM_CONF2_RMSK                                                            0xffffffff
#define HWIO_MMSS_VBIF_VBIF_IN_RD_LIM_CONF2_IN          \
        in_dword_masked(HWIO_MMSS_VBIF_VBIF_IN_RD_LIM_CONF2_ADDR, HWIO_MMSS_VBIF_VBIF_IN_RD_LIM_CONF2_RMSK)
#define HWIO_MMSS_VBIF_VBIF_IN_RD_LIM_CONF2_INM(m)      \
        in_dword_masked(HWIO_MMSS_VBIF_VBIF_IN_RD_LIM_CONF2_ADDR, m)
#define HWIO_MMSS_VBIF_VBIF_IN_RD_LIM_CONF2_OUT(v)      \
        out_dword(HWIO_MMSS_VBIF_VBIF_IN_RD_LIM_CONF2_ADDR,v)
#define HWIO_MMSS_VBIF_VBIF_IN_RD_LIM_CONF2_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_VBIF_VBIF_IN_RD_LIM_CONF2_ADDR,m,v,HWIO_MMSS_VBIF_VBIF_IN_RD_LIM_CONF2_IN)
#define HWIO_MMSS_VBIF_VBIF_IN_RD_LIM_CONF2_IN_RD_LIM_C11_BMSK                                              0xff000000
#define HWIO_MMSS_VBIF_VBIF_IN_RD_LIM_CONF2_IN_RD_LIM_C11_SHFT                                                    0x18
#define HWIO_MMSS_VBIF_VBIF_IN_RD_LIM_CONF2_IN_RD_LIM_C10_BMSK                                                0xff0000
#define HWIO_MMSS_VBIF_VBIF_IN_RD_LIM_CONF2_IN_RD_LIM_C10_SHFT                                                    0x10
#define HWIO_MMSS_VBIF_VBIF_IN_RD_LIM_CONF2_IN_RD_LIM_C9_BMSK                                                   0xff00
#define HWIO_MMSS_VBIF_VBIF_IN_RD_LIM_CONF2_IN_RD_LIM_C9_SHFT                                                      0x8
#define HWIO_MMSS_VBIF_VBIF_IN_RD_LIM_CONF2_IN_RD_LIM_C8_BMSK                                                     0xff
#define HWIO_MMSS_VBIF_VBIF_IN_RD_LIM_CONF2_IN_RD_LIM_C8_SHFT                                                      0x0

#define HWIO_MMSS_VBIF_VBIF_IN_RD_LIM_CONF3_ADDR                                                            (VBIF_SDE_REG_BASE      + 0x000000bc)
#define HWIO_MMSS_VBIF_VBIF_IN_RD_LIM_CONF3_RMSK                                                                0xffffffff
#define HWIO_MMSS_VBIF_VBIF_IN_RD_LIM_CONF3_IN          \
        in_dword_masked(HWIO_MMSS_VBIF_VBIF_IN_RD_LIM_CONF3_ADDR, HWIO_MMSS_VBIF_VBIF_IN_RD_LIM_CONF3_RMSK)
#define HWIO_MMSS_VBIF_VBIF_IN_RD_LIM_CONF3_INM(m)      \
        in_dword_masked(HWIO_MMSS_VBIF_VBIF_IN_RD_LIM_CONF3_ADDR, m)
#define HWIO_MMSS_VBIF_VBIF_IN_RD_LIM_CONF3_OUT(v)      \
        out_dword(HWIO_MMSS_VBIF_VBIF_IN_RD_LIM_CONF3_ADDR,v)
#define HWIO_MMSS_VBIF_VBIF_IN_RD_LIM_CONF3_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_VBIF_VBIF_IN_RD_LIM_CONF3_ADDR,m,v,HWIO_MMSS_VBIF_VBIF_IN_RD_LIM_CONF3_IN)
#define HWIO_MMSS_VBIF_VBIF_IN_RD_LIM_CONF3_IN_RD_LIM_C15_BMSK                                              0xff000000
#define HWIO_MMSS_VBIF_VBIF_IN_RD_LIM_CONF3_IN_RD_LIM_C15_SHFT                                                    0x18
#define HWIO_MMSS_VBIF_VBIF_IN_RD_LIM_CONF3_IN_RD_LIM_C14_BMSK                                                0xff0000
#define HWIO_MMSS_VBIF_VBIF_IN_RD_LIM_CONF3_IN_RD_LIM_C14_SHFT                                                    0x10
#define HWIO_MMSS_VBIF_VBIF_IN_RD_LIM_CONF3_IN_RD_LIM_C13_BMSK                                                  0xff00
#define HWIO_MMSS_VBIF_VBIF_IN_RD_LIM_CONF3_IN_RD_LIM_C13_SHFT                                                     0x8
#define HWIO_MMSS_VBIF_VBIF_IN_RD_LIM_CONF3_IN_RD_LIM_C12_BMSK                                                    0xff
#define HWIO_MMSS_VBIF_VBIF_IN_RD_LIM_CONF3_IN_RD_LIM_C12_SHFT                                                     0x0

#define HWIO_MMSS_VBIF_VBIF_IN_WR_LIM_CONF0_ADDR                                                            (VBIF_SDE_REG_BASE      + 0x000000c0)
#define HWIO_MMSS_VBIF_VBIF_IN_WR_LIM_CONF0_RMSK                                                            0xffffffff
#define HWIO_MMSS_VBIF_VBIF_IN_WR_LIM_CONF0_IN          \
        in_dword_masked(HWIO_MMSS_VBIF_VBIF_IN_WR_LIM_CONF0_ADDR, HWIO_MMSS_VBIF_VBIF_IN_WR_LIM_CONF0_RMSK)
#define HWIO_MMSS_VBIF_VBIF_IN_WR_LIM_CONF0_INM(m)      \
        in_dword_masked(HWIO_MMSS_VBIF_VBIF_IN_WR_LIM_CONF0_ADDR, m)
#define HWIO_MMSS_VBIF_VBIF_IN_WR_LIM_CONF0_OUT(v)      \
        out_dword(HWIO_MMSS_VBIF_VBIF_IN_WR_LIM_CONF0_ADDR,v)
#define HWIO_MMSS_VBIF_VBIF_IN_WR_LIM_CONF0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_VBIF_VBIF_IN_WR_LIM_CONF0_ADDR,m,v,HWIO_MMSS_VBIF_VBIF_IN_WR_LIM_CONF0_IN)
#define HWIO_MMSS_VBIF_VBIF_IN_WR_LIM_CONF0_IN_WR_LIM_C3_BMSK                                               0xff000000
#define HWIO_MMSS_VBIF_VBIF_IN_WR_LIM_CONF0_IN_WR_LIM_C3_SHFT                                                     0x18
#define HWIO_MMSS_VBIF_VBIF_IN_WR_LIM_CONF0_IN_WR_LIM_C2_BMSK                                                 0xff0000
#define HWIO_MMSS_VBIF_VBIF_IN_WR_LIM_CONF0_IN_WR_LIM_C2_SHFT                                                     0x10
#define HWIO_MMSS_VBIF_VBIF_IN_WR_LIM_CONF0_IN_WR_LIM_C1_BMSK                                                   0xff00
#define HWIO_MMSS_VBIF_VBIF_IN_WR_LIM_CONF0_IN_WR_LIM_C1_SHFT                                                      0x8
#define HWIO_MMSS_VBIF_VBIF_IN_WR_LIM_CONF0_IN_WR_LIM_C0_BMSK                                                     0xff
#define HWIO_MMSS_VBIF_VBIF_IN_WR_LIM_CONF0_IN_WR_LIM_C0_SHFT                                                      0x0

#define HWIO_MMSS_VBIF_VBIF_IN_WR_LIM_CONF1_ADDR                                                            (VBIF_SDE_REG_BASE      + 0x000000c4)
#define HWIO_MMSS_VBIF_VBIF_IN_WR_LIM_CONF1_RMSK                                                            0xffffffff
#define HWIO_MMSS_VBIF_VBIF_IN_WR_LIM_CONF1_IN          \
        in_dword_masked(HWIO_MMSS_VBIF_VBIF_IN_WR_LIM_CONF1_ADDR, HWIO_MMSS_VBIF_VBIF_IN_WR_LIM_CONF1_RMSK)
#define HWIO_MMSS_VBIF_VBIF_IN_WR_LIM_CONF1_INM(m)      \
        in_dword_masked(HWIO_MMSS_VBIF_VBIF_IN_WR_LIM_CONF1_ADDR, m)
#define HWIO_MMSS_VBIF_VBIF_IN_WR_LIM_CONF1_OUT(v)      \
        out_dword(HWIO_MMSS_VBIF_VBIF_IN_WR_LIM_CONF1_ADDR,v)
#define HWIO_MMSS_VBIF_VBIF_IN_WR_LIM_CONF1_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_VBIF_VBIF_IN_WR_LIM_CONF1_ADDR,m,v,HWIO_MMSS_VBIF_VBIF_IN_WR_LIM_CONF1_IN)
#define HWIO_MMSS_VBIF_VBIF_IN_WR_LIM_CONF1_IN_WR_LIM_C7_BMSK                                               0xff000000
#define HWIO_MMSS_VBIF_VBIF_IN_WR_LIM_CONF1_IN_WR_LIM_C7_SHFT                                                     0x18
#define HWIO_MMSS_VBIF_VBIF_IN_WR_LIM_CONF1_IN_WR_LIM_C6_BMSK                                                 0xff0000
#define HWIO_MMSS_VBIF_VBIF_IN_WR_LIM_CONF1_IN_WR_LIM_C6_SHFT                                                     0x10
#define HWIO_MMSS_VBIF_VBIF_IN_WR_LIM_CONF1_IN_WR_LIM_C5_BMSK                                                   0xff00
#define HWIO_MMSS_VBIF_VBIF_IN_WR_LIM_CONF1_IN_WR_LIM_C5_SHFT                                                      0x8
#define HWIO_MMSS_VBIF_VBIF_IN_WR_LIM_CONF1_IN_WR_LIM_C4_BMSK                                                     0xff
#define HWIO_MMSS_VBIF_VBIF_IN_WR_LIM_CONF1_IN_WR_LIM_C4_SHFT                                                      0x0

#define HWIO_MMSS_VBIF_VBIF_IN_WR_LIM_CONF2_ADDR                                                            (VBIF_SDE_REG_BASE      + 0x000000c8)
#define HWIO_MMSS_VBIF_VBIF_IN_WR_LIM_CONF2_RMSK                                                            0xffffffff
#define HWIO_MMSS_VBIF_VBIF_IN_WR_LIM_CONF2_IN          \
        in_dword_masked(HWIO_MMSS_VBIF_VBIF_IN_WR_LIM_CONF2_ADDR, HWIO_MMSS_VBIF_VBIF_IN_WR_LIM_CONF2_RMSK)
#define HWIO_MMSS_VBIF_VBIF_IN_WR_LIM_CONF2_INM(m)      \
        in_dword_masked(HWIO_MMSS_VBIF_VBIF_IN_WR_LIM_CONF2_ADDR, m)
#define HWIO_MMSS_VBIF_VBIF_IN_WR_LIM_CONF2_OUT(v)      \
        out_dword(HWIO_MMSS_VBIF_VBIF_IN_WR_LIM_CONF2_ADDR,v)
#define HWIO_MMSS_VBIF_VBIF_IN_WR_LIM_CONF2_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_VBIF_VBIF_IN_WR_LIM_CONF2_ADDR,m,v,HWIO_MMSS_VBIF_VBIF_IN_WR_LIM_CONF2_IN)
#define HWIO_MMSS_VBIF_VBIF_IN_WR_LIM_CONF2_IN_WR_LIM_C11_BMSK                                              0xff000000
#define HWIO_MMSS_VBIF_VBIF_IN_WR_LIM_CONF2_IN_WR_LIM_C11_SHFT                                                    0x18
#define HWIO_MMSS_VBIF_VBIF_IN_WR_LIM_CONF2_IN_WR_LIM_C10_BMSK                                                0xff0000
#define HWIO_MMSS_VBIF_VBIF_IN_WR_LIM_CONF2_IN_WR_LIM_C10_SHFT                                                    0x10
#define HWIO_MMSS_VBIF_VBIF_IN_WR_LIM_CONF2_IN_WR_LIM_C9_BMSK                                                   0xff00
#define HWIO_MMSS_VBIF_VBIF_IN_WR_LIM_CONF2_IN_WR_LIM_C9_SHFT                                                      0x8
#define HWIO_MMSS_VBIF_VBIF_IN_WR_LIM_CONF2_IN_WR_LIM_C8_BMSK                                                     0xff
#define HWIO_MMSS_VBIF_VBIF_IN_WR_LIM_CONF2_IN_WR_LIM_C8_SHFT                                                      0x0

#define HWIO_MMSS_VBIF_VBIF_IN_WR_LIM_CONF3_ADDR                                                            (VBIF_SDE_REG_BASE      + 0x000000cc)
#define HWIO_MMSS_VBIF_VBIF_IN_WR_LIM_CONF3_RMSK                                                                0xffffffff
#define HWIO_MMSS_VBIF_VBIF_IN_WR_LIM_CONF3_IN          \
        in_dword_masked(HWIO_MMSS_VBIF_VBIF_IN_WR_LIM_CONF3_ADDR, HWIO_MMSS_VBIF_VBIF_IN_WR_LIM_CONF3_RMSK)
#define HWIO_MMSS_VBIF_VBIF_IN_WR_LIM_CONF3_INM(m)      \
        in_dword_masked(HWIO_MMSS_VBIF_VBIF_IN_WR_LIM_CONF3_ADDR, m)
#define HWIO_MMSS_VBIF_VBIF_IN_WR_LIM_CONF3_OUT(v)      \
        out_dword(HWIO_MMSS_VBIF_VBIF_IN_WR_LIM_CONF3_ADDR,v)
#define HWIO_MMSS_VBIF_VBIF_IN_WR_LIM_CONF3_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_VBIF_VBIF_IN_WR_LIM_CONF3_ADDR,m,v,HWIO_MMSS_VBIF_VBIF_IN_WR_LIM_CONF3_IN)
#define HWIO_MMSS_VBIF_VBIF_IN_WR_LIM_CONF3_IN_WR_LIM_C15_BMSK                                              0xff000000
#define HWIO_MMSS_VBIF_VBIF_IN_WR_LIM_CONF3_IN_WR_LIM_C15_SHFT                                                    0x18
#define HWIO_MMSS_VBIF_VBIF_IN_WR_LIM_CONF3_IN_WR_LIM_C14_BMSK                                                0xff0000
#define HWIO_MMSS_VBIF_VBIF_IN_WR_LIM_CONF3_IN_WR_LIM_C14_SHFT                                                    0x10
#define HWIO_MMSS_VBIF_VBIF_IN_WR_LIM_CONF3_IN_WR_LIM_C13_BMSK                                                  0xff00
#define HWIO_MMSS_VBIF_VBIF_IN_WR_LIM_CONF3_IN_WR_LIM_C13_SHFT                                                     0x8
#define HWIO_MMSS_VBIF_VBIF_IN_WR_LIM_CONF3_IN_WR_LIM_C12_BMSK                                                    0xff
#define HWIO_MMSS_VBIF_VBIF_IN_WR_LIM_CONF3_IN_WR_LIM_C12_SHFT                                                     0x0

#define HWIO_MMSS_VBIF_VBIF_OUT_RD_LIM_CONF0_ADDR                                                           (VBIF_SDE_REG_BASE      + 0x000000d0)
#define HWIO_MMSS_VBIF_VBIF_OUT_RD_LIM_CONF0_RMSK                                                               0xffff
#define HWIO_MMSS_VBIF_VBIF_OUT_RD_LIM_CONF0_IN          \
        in_dword_masked(HWIO_MMSS_VBIF_VBIF_OUT_RD_LIM_CONF0_ADDR, HWIO_MMSS_VBIF_VBIF_OUT_RD_LIM_CONF0_RMSK)
#define HWIO_MMSS_VBIF_VBIF_OUT_RD_LIM_CONF0_INM(m)      \
        in_dword_masked(HWIO_MMSS_VBIF_VBIF_OUT_RD_LIM_CONF0_ADDR, m)
#define HWIO_MMSS_VBIF_VBIF_OUT_RD_LIM_CONF0_OUT(v)      \
        out_dword(HWIO_MMSS_VBIF_VBIF_OUT_RD_LIM_CONF0_ADDR,v)
#define HWIO_MMSS_VBIF_VBIF_OUT_RD_LIM_CONF0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_VBIF_VBIF_OUT_RD_LIM_CONF0_ADDR,m,v,HWIO_MMSS_VBIF_VBIF_OUT_RD_LIM_CONF0_IN)
#define HWIO_MMSS_VBIF_VBIF_OUT_RD_LIM_CONF0_OUT_RD_LIM_A1_BMSK                                                 0xff00
#define HWIO_MMSS_VBIF_VBIF_OUT_RD_LIM_CONF0_OUT_RD_LIM_A1_SHFT                                                    0x8
#define HWIO_MMSS_VBIF_VBIF_OUT_RD_LIM_CONF0_OUT_RD_LIM_A0_BMSK                                                   0xff
#define HWIO_MMSS_VBIF_VBIF_OUT_RD_LIM_CONF0_OUT_RD_LIM_A0_SHFT                                                    0x0

#define HWIO_MMSS_VBIF_VBIF_OUT_WR_LIM_CONF0_ADDR                                                           (VBIF_SDE_REG_BASE      + 0x000000d4)
#define HWIO_MMSS_VBIF_VBIF_OUT_WR_LIM_CONF0_RMSK                                                               0xffff
#define HWIO_MMSS_VBIF_VBIF_OUT_WR_LIM_CONF0_IN          \
        in_dword_masked(HWIO_MMSS_VBIF_VBIF_OUT_WR_LIM_CONF0_ADDR, HWIO_MMSS_VBIF_VBIF_OUT_WR_LIM_CONF0_RMSK)
#define HWIO_MMSS_VBIF_VBIF_OUT_WR_LIM_CONF0_INM(m)      \
        in_dword_masked(HWIO_MMSS_VBIF_VBIF_OUT_WR_LIM_CONF0_ADDR, m)
#define HWIO_MMSS_VBIF_VBIF_OUT_WR_LIM_CONF0_OUT(v)      \
        out_dword(HWIO_MMSS_VBIF_VBIF_OUT_WR_LIM_CONF0_ADDR,v)
#define HWIO_MMSS_VBIF_VBIF_OUT_WR_LIM_CONF0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_VBIF_VBIF_OUT_WR_LIM_CONF0_ADDR,m,v,HWIO_MMSS_VBIF_VBIF_OUT_WR_LIM_CONF0_IN)
#define HWIO_MMSS_VBIF_VBIF_OUT_WR_LIM_CONF0_OUT_WR_LIM_A1_BMSK                                                 0xff00
#define HWIO_MMSS_VBIF_VBIF_OUT_WR_LIM_CONF0_OUT_WR_LIM_A1_SHFT                                                    0x8
#define HWIO_MMSS_VBIF_VBIF_OUT_WR_LIM_CONF0_OUT_WR_LIM_A0_BMSK                                                   0xff
#define HWIO_MMSS_VBIF_VBIF_OUT_WR_LIM_CONF0_OUT_WR_LIM_A0_SHFT                                                    0x0

#define HWIO_MMSS_VBIF_VBIF_DDR_OUT_MAX_BURST_ADDR                                                          (VBIF_SDE_REG_BASE      + 0x000000d8)
#define HWIO_MMSS_VBIF_VBIF_DDR_OUT_MAX_BURST_RMSK                                                              0xffff
#define HWIO_MMSS_VBIF_VBIF_DDR_OUT_MAX_BURST_IN          \
        in_dword_masked(HWIO_MMSS_VBIF_VBIF_DDR_OUT_MAX_BURST_ADDR, HWIO_MMSS_VBIF_VBIF_DDR_OUT_MAX_BURST_RMSK)
#define HWIO_MMSS_VBIF_VBIF_DDR_OUT_MAX_BURST_INM(m)      \
        in_dword_masked(HWIO_MMSS_VBIF_VBIF_DDR_OUT_MAX_BURST_ADDR, m)
#define HWIO_MMSS_VBIF_VBIF_DDR_OUT_MAX_BURST_OUT(v)      \
        out_dword(HWIO_MMSS_VBIF_VBIF_DDR_OUT_MAX_BURST_ADDR,v)
#define HWIO_MMSS_VBIF_VBIF_DDR_OUT_MAX_BURST_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_VBIF_VBIF_DDR_OUT_MAX_BURST_ADDR,m,v,HWIO_MMSS_VBIF_VBIF_DDR_OUT_MAX_BURST_IN)
#define HWIO_MMSS_VBIF_VBIF_DDR_OUT_MAX_BURST_DDR_OUT_MAX_WR_BURST_BMSK                                         0xff00
#define HWIO_MMSS_VBIF_VBIF_DDR_OUT_MAX_BURST_DDR_OUT_MAX_WR_BURST_SHFT                                            0x8
#define HWIO_MMSS_VBIF_VBIF_DDR_OUT_MAX_BURST_DDR_OUT_MAX_RD_BURST_BMSK                                           0xff
#define HWIO_MMSS_VBIF_VBIF_DDR_OUT_MAX_BURST_DDR_OUT_MAX_RD_BURST_SHFT                                            0x0

#define HWIO_MMSS_VBIF_VBIF_ARB_CTL_ADDR                                                                    (VBIF_SDE_REG_BASE      + 0x000000f0)
#define HWIO_MMSS_VBIF_VBIF_ARB_CTL_RMSK                                                                          0x33
#define HWIO_MMSS_VBIF_VBIF_ARB_CTL_IN          \
        in_dword_masked(HWIO_MMSS_VBIF_VBIF_ARB_CTL_ADDR, HWIO_MMSS_VBIF_VBIF_ARB_CTL_RMSK)
#define HWIO_MMSS_VBIF_VBIF_ARB_CTL_INM(m)      \
        in_dword_masked(HWIO_MMSS_VBIF_VBIF_ARB_CTL_ADDR, m)
#define HWIO_MMSS_VBIF_VBIF_ARB_CTL_OUT(v)      \
        out_dword(HWIO_MMSS_VBIF_VBIF_ARB_CTL_ADDR,v)
#define HWIO_MMSS_VBIF_VBIF_ARB_CTL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_VBIF_VBIF_ARB_CTL_ADDR,m,v,HWIO_MMSS_VBIF_VBIF_ARB_CTL_IN)
#define HWIO_MMSS_VBIF_VBIF_ARB_CTL_ROUND_ROBIN_ARB_EN_A1_BMSK                                                    0x20
#define HWIO_MMSS_VBIF_VBIF_ARB_CTL_ROUND_ROBIN_ARB_EN_A1_SHFT                                                     0x5
#define HWIO_MMSS_VBIF_VBIF_ARB_CTL_ROUND_ROBIN_ARB_EN_A0_BMSK                                                    0x10
#define HWIO_MMSS_VBIF_VBIF_ARB_CTL_ROUND_ROBIN_ARB_EN_A0_SHFT                                                     0x4
#define HWIO_MMSS_VBIF_VBIF_ARB_CTL_FIXED_ARB_EN_A1_BMSK                                                           0x2
#define HWIO_MMSS_VBIF_VBIF_ARB_CTL_FIXED_ARB_EN_A1_SHFT                                                           0x1
#define HWIO_MMSS_VBIF_VBIF_ARB_CTL_FIXED_ARB_EN_A0_BMSK                                                           0x1
#define HWIO_MMSS_VBIF_VBIF_ARB_CTL_FIXED_ARB_EN_A0_SHFT                                                           0x0

#define HWIO_MMSS_VBIF_VBIF_DDR_ARB_CONF0_ADDR                                                              (VBIF_SDE_REG_BASE      + 0x000000f4)
#define HWIO_MMSS_VBIF_VBIF_DDR_ARB_CONF0_RMSK                                                              0x3fffffff
#define HWIO_MMSS_VBIF_VBIF_DDR_ARB_CONF0_IN          \
        in_dword_masked(HWIO_MMSS_VBIF_VBIF_DDR_ARB_CONF0_ADDR, HWIO_MMSS_VBIF_VBIF_DDR_ARB_CONF0_RMSK)
#define HWIO_MMSS_VBIF_VBIF_DDR_ARB_CONF0_INM(m)      \
        in_dword_masked(HWIO_MMSS_VBIF_VBIF_DDR_ARB_CONF0_ADDR, m)
#define HWIO_MMSS_VBIF_VBIF_DDR_ARB_CONF0_OUT(v)      \
        out_dword(HWIO_MMSS_VBIF_VBIF_DDR_ARB_CONF0_ADDR,v)
#define HWIO_MMSS_VBIF_VBIF_DDR_ARB_CONF0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_VBIF_VBIF_DDR_ARB_CONF0_ADDR,m,v,HWIO_MMSS_VBIF_VBIF_DDR_ARB_CONF0_IN)
#define HWIO_MMSS_VBIF_VBIF_DDR_ARB_CONF0_DDR_CLIENT_LIM_C5_BMSK                                            0x3e000000
#define HWIO_MMSS_VBIF_VBIF_DDR_ARB_CONF0_DDR_CLIENT_LIM_C5_SHFT                                                  0x19
#define HWIO_MMSS_VBIF_VBIF_DDR_ARB_CONF0_DDR_CLIENT_LIM_C4_BMSK                                             0x1f00000
#define HWIO_MMSS_VBIF_VBIF_DDR_ARB_CONF0_DDR_CLIENT_LIM_C4_SHFT                                                  0x14
#define HWIO_MMSS_VBIF_VBIF_DDR_ARB_CONF0_DDR_CLIENT_LIM_C3_BMSK                                               0xf8000
#define HWIO_MMSS_VBIF_VBIF_DDR_ARB_CONF0_DDR_CLIENT_LIM_C3_SHFT                                                   0xf
#define HWIO_MMSS_VBIF_VBIF_DDR_ARB_CONF0_DDR_CLIENT_LIM_C2_BMSK                                                0x7c00
#define HWIO_MMSS_VBIF_VBIF_DDR_ARB_CONF0_DDR_CLIENT_LIM_C2_SHFT                                                   0xa
#define HWIO_MMSS_VBIF_VBIF_DDR_ARB_CONF0_DDR_CLIENT_LIM_C1_BMSK                                                 0x3e0
#define HWIO_MMSS_VBIF_VBIF_DDR_ARB_CONF0_DDR_CLIENT_LIM_C1_SHFT                                                   0x5
#define HWIO_MMSS_VBIF_VBIF_DDR_ARB_CONF0_DDR_CLIENT_LIM_C0_BMSK                                                  0x1f
#define HWIO_MMSS_VBIF_VBIF_DDR_ARB_CONF0_DDR_CLIENT_LIM_C0_SHFT                                                   0x0

#define HWIO_MMSS_VBIF_VBIF_DDR_ARB_CONF1_ADDR                                                              (VBIF_SDE_REG_BASE      + 0x000000f8)
#define HWIO_MMSS_VBIF_VBIF_DDR_ARB_CONF1_RMSK                                                              0x3fffffff
#define HWIO_MMSS_VBIF_VBIF_DDR_ARB_CONF1_IN          \
        in_dword_masked(HWIO_MMSS_VBIF_VBIF_DDR_ARB_CONF1_ADDR, HWIO_MMSS_VBIF_VBIF_DDR_ARB_CONF1_RMSK)
#define HWIO_MMSS_VBIF_VBIF_DDR_ARB_CONF1_INM(m)      \
        in_dword_masked(HWIO_MMSS_VBIF_VBIF_DDR_ARB_CONF1_ADDR, m)
#define HWIO_MMSS_VBIF_VBIF_DDR_ARB_CONF1_OUT(v)      \
        out_dword(HWIO_MMSS_VBIF_VBIF_DDR_ARB_CONF1_ADDR,v)
#define HWIO_MMSS_VBIF_VBIF_DDR_ARB_CONF1_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_VBIF_VBIF_DDR_ARB_CONF1_ADDR,m,v,HWIO_MMSS_VBIF_VBIF_DDR_ARB_CONF1_IN)
#define HWIO_MMSS_VBIF_VBIF_DDR_ARB_CONF1_DDR_CLIENT_LIM_C11_BMSK                                           0x3e000000
#define HWIO_MMSS_VBIF_VBIF_DDR_ARB_CONF1_DDR_CLIENT_LIM_C11_SHFT                                                 0x19
#define HWIO_MMSS_VBIF_VBIF_DDR_ARB_CONF1_DDR_CLIENT_LIM_C10_BMSK                                            0x1f00000
#define HWIO_MMSS_VBIF_VBIF_DDR_ARB_CONF1_DDR_CLIENT_LIM_C10_SHFT                                                 0x14
#define HWIO_MMSS_VBIF_VBIF_DDR_ARB_CONF1_DDR_CLIENT_LIM_C9_BMSK                                               0xf8000
#define HWIO_MMSS_VBIF_VBIF_DDR_ARB_CONF1_DDR_CLIENT_LIM_C9_SHFT                                                   0xf
#define HWIO_MMSS_VBIF_VBIF_DDR_ARB_CONF1_DDR_CLIENT_LIM_C8_BMSK                                                0x7c00
#define HWIO_MMSS_VBIF_VBIF_DDR_ARB_CONF1_DDR_CLIENT_LIM_C8_SHFT                                                   0xa
#define HWIO_MMSS_VBIF_VBIF_DDR_ARB_CONF1_DDR_CLIENT_LIM_C7_BMSK                                                 0x3e0
#define HWIO_MMSS_VBIF_VBIF_DDR_ARB_CONF1_DDR_CLIENT_LIM_C7_SHFT                                                   0x5
#define HWIO_MMSS_VBIF_VBIF_DDR_ARB_CONF1_DDR_CLIENT_LIM_C6_BMSK                                                  0x1f
#define HWIO_MMSS_VBIF_VBIF_DDR_ARB_CONF1_DDR_CLIENT_LIM_C6_SHFT                                                   0x0

#define HWIO_MMSS_VBIF_VBIF_DDR_ARB_CONF2_ADDR                                                              (VBIF_SDE_REG_BASE      + 0x000000fc)
#define HWIO_MMSS_VBIF_VBIF_DDR_ARB_CONF2_RMSK                                                                   0xfffff
#define HWIO_MMSS_VBIF_VBIF_DDR_ARB_CONF2_IN          \
        in_dword_masked(HWIO_MMSS_VBIF_VBIF_DDR_ARB_CONF2_ADDR, HWIO_MMSS_VBIF_VBIF_DDR_ARB_CONF2_RMSK)
#define HWIO_MMSS_VBIF_VBIF_DDR_ARB_CONF2_INM(m)      \
        in_dword_masked(HWIO_MMSS_VBIF_VBIF_DDR_ARB_CONF2_ADDR, m)
#define HWIO_MMSS_VBIF_VBIF_DDR_ARB_CONF2_OUT(v)      \
        out_dword(HWIO_MMSS_VBIF_VBIF_DDR_ARB_CONF2_ADDR,v)
#define HWIO_MMSS_VBIF_VBIF_DDR_ARB_CONF2_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_VBIF_VBIF_DDR_ARB_CONF2_ADDR,m,v,HWIO_MMSS_VBIF_VBIF_DDR_ARB_CONF2_IN)
#define HWIO_MMSS_VBIF_VBIF_DDR_ARB_CONF2_DDR_CLIENT_LIM_C15_BMSK                                              0xf8000
#define HWIO_MMSS_VBIF_VBIF_DDR_ARB_CONF2_DDR_CLIENT_LIM_C15_SHFT                                                  0xf
#define HWIO_MMSS_VBIF_VBIF_DDR_ARB_CONF2_DDR_CLIENT_LIM_C14_BMSK                                               0x7c00
#define HWIO_MMSS_VBIF_VBIF_DDR_ARB_CONF2_DDR_CLIENT_LIM_C14_SHFT                                                  0xa
#define HWIO_MMSS_VBIF_VBIF_DDR_ARB_CONF2_DDR_CLIENT_LIM_C13_BMSK                                                0x3e0
#define HWIO_MMSS_VBIF_VBIF_DDR_ARB_CONF2_DDR_CLIENT_LIM_C13_SHFT                                                  0x5
#define HWIO_MMSS_VBIF_VBIF_DDR_ARB_CONF2_DDR_CLIENT_LIM_C12_BMSK                                                 0x1f
#define HWIO_MMSS_VBIF_VBIF_DDR_ARB_CONF2_DDR_CLIENT_LIM_C12_SHFT                                                  0x0

#define HWIO_MMSS_VBIF_VBIF_FIXED_ARB_CONF0_ADDR                                                            (VBIF_SDE_REG_BASE      + 0x00000100)
#define HWIO_MMSS_VBIF_VBIF_FIXED_ARB_CONF0_RMSK                                                            0xffffffff
#define HWIO_MMSS_VBIF_VBIF_FIXED_ARB_CONF0_IN          \
        in_dword_masked(HWIO_MMSS_VBIF_VBIF_FIXED_ARB_CONF0_ADDR, HWIO_MMSS_VBIF_VBIF_FIXED_ARB_CONF0_RMSK)
#define HWIO_MMSS_VBIF_VBIF_FIXED_ARB_CONF0_INM(m)      \
        in_dword_masked(HWIO_MMSS_VBIF_VBIF_FIXED_ARB_CONF0_ADDR, m)
#define HWIO_MMSS_VBIF_VBIF_FIXED_ARB_CONF0_OUT(v)      \
        out_dword(HWIO_MMSS_VBIF_VBIF_FIXED_ARB_CONF0_ADDR,v)
#define HWIO_MMSS_VBIF_VBIF_FIXED_ARB_CONF0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_VBIF_VBIF_FIXED_ARB_CONF0_ADDR,m,v,HWIO_MMSS_VBIF_VBIF_FIXED_ARB_CONF0_IN)
#define HWIO_MMSS_VBIF_VBIF_FIXED_ARB_CONF0_FIXED_ARB_LIST_7_BMSK                                           0xf0000000
#define HWIO_MMSS_VBIF_VBIF_FIXED_ARB_CONF0_FIXED_ARB_LIST_7_SHFT                                                 0x1c
#define HWIO_MMSS_VBIF_VBIF_FIXED_ARB_CONF0_FIXED_ARB_LIST_6_BMSK                                            0xf000000
#define HWIO_MMSS_VBIF_VBIF_FIXED_ARB_CONF0_FIXED_ARB_LIST_6_SHFT                                                 0x18
#define HWIO_MMSS_VBIF_VBIF_FIXED_ARB_CONF0_FIXED_ARB_LIST_5_BMSK                                             0xf00000
#define HWIO_MMSS_VBIF_VBIF_FIXED_ARB_CONF0_FIXED_ARB_LIST_5_SHFT                                                 0x14
#define HWIO_MMSS_VBIF_VBIF_FIXED_ARB_CONF0_FIXED_ARB_LIST_4_BMSK                                              0xf0000
#define HWIO_MMSS_VBIF_VBIF_FIXED_ARB_CONF0_FIXED_ARB_LIST_4_SHFT                                                 0x10
#define HWIO_MMSS_VBIF_VBIF_FIXED_ARB_CONF0_FIXED_ARB_LIST_3_BMSK                                               0xf000
#define HWIO_MMSS_VBIF_VBIF_FIXED_ARB_CONF0_FIXED_ARB_LIST_3_SHFT                                                  0xc
#define HWIO_MMSS_VBIF_VBIF_FIXED_ARB_CONF0_FIXED_ARB_LIST_2_BMSK                                                0xf00
#define HWIO_MMSS_VBIF_VBIF_FIXED_ARB_CONF0_FIXED_ARB_LIST_2_SHFT                                                  0x8
#define HWIO_MMSS_VBIF_VBIF_FIXED_ARB_CONF0_FIXED_ARB_LIST_1_BMSK                                                 0xf0
#define HWIO_MMSS_VBIF_VBIF_FIXED_ARB_CONF0_FIXED_ARB_LIST_1_SHFT                                                  0x4
#define HWIO_MMSS_VBIF_VBIF_FIXED_ARB_CONF0_FIXED_ARB_LIST_0_BMSK                                                  0xf
#define HWIO_MMSS_VBIF_VBIF_FIXED_ARB_CONF0_FIXED_ARB_LIST_0_SHFT                                                  0x0

#define HWIO_MMSS_VBIF_VBIF_FIXED_ARB_CONF1_ADDR                                                            (VBIF_SDE_REG_BASE      + 0x00000104)
#define HWIO_MMSS_VBIF_VBIF_FIXED_ARB_CONF1_RMSK                                                              0xffffffff
#define HWIO_MMSS_VBIF_VBIF_FIXED_ARB_CONF1_IN          \
        in_dword_masked(HWIO_MMSS_VBIF_VBIF_FIXED_ARB_CONF1_ADDR, HWIO_MMSS_VBIF_VBIF_FIXED_ARB_CONF1_RMSK)
#define HWIO_MMSS_VBIF_VBIF_FIXED_ARB_CONF1_INM(m)      \
        in_dword_masked(HWIO_MMSS_VBIF_VBIF_FIXED_ARB_CONF1_ADDR, m)
#define HWIO_MMSS_VBIF_VBIF_FIXED_ARB_CONF1_OUT(v)      \
        out_dword(HWIO_MMSS_VBIF_VBIF_FIXED_ARB_CONF1_ADDR,v)
#define HWIO_MMSS_VBIF_VBIF_FIXED_ARB_CONF1_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_VBIF_VBIF_FIXED_ARB_CONF1_ADDR,m,v,HWIO_MMSS_VBIF_VBIF_FIXED_ARB_CONF1_IN)
#define HWIO_MMSS_VBIF_VBIF_FIXED_ARB_CONF1_FIXED_ARB_LIST_15_BMSK                                          0xf0000000
#define HWIO_MMSS_VBIF_VBIF_FIXED_ARB_CONF1_FIXED_ARB_LIST_15_SHFT                                                0x1c
#define HWIO_MMSS_VBIF_VBIF_FIXED_ARB_CONF1_FIXED_ARB_LIST_14_BMSK                                           0xf000000
#define HWIO_MMSS_VBIF_VBIF_FIXED_ARB_CONF1_FIXED_ARB_LIST_14_SHFT                                                0x18
#define HWIO_MMSS_VBIF_VBIF_FIXED_ARB_CONF1_FIXED_ARB_LIST_13_BMSK                                            0xf00000
#define HWIO_MMSS_VBIF_VBIF_FIXED_ARB_CONF1_FIXED_ARB_LIST_13_SHFT                                                0x14
#define HWIO_MMSS_VBIF_VBIF_FIXED_ARB_CONF1_FIXED_ARB_LIST_12_BMSK                                             0xf0000
#define HWIO_MMSS_VBIF_VBIF_FIXED_ARB_CONF1_FIXED_ARB_LIST_12_SHFT                                                0x10
#define HWIO_MMSS_VBIF_VBIF_FIXED_ARB_CONF1_FIXED_ARB_LIST_11_BMSK                                              0xf000
#define HWIO_MMSS_VBIF_VBIF_FIXED_ARB_CONF1_FIXED_ARB_LIST_11_SHFT                                                 0xc
#define HWIO_MMSS_VBIF_VBIF_FIXED_ARB_CONF1_FIXED_ARB_LIST_10_BMSK                                               0xf00
#define HWIO_MMSS_VBIF_VBIF_FIXED_ARB_CONF1_FIXED_ARB_LIST_10_SHFT                                                 0x8
#define HWIO_MMSS_VBIF_VBIF_FIXED_ARB_CONF1_FIXED_ARB_LIST_9_BMSK                                                 0xf0
#define HWIO_MMSS_VBIF_VBIF_FIXED_ARB_CONF1_FIXED_ARB_LIST_9_SHFT                                                  0x4
#define HWIO_MMSS_VBIF_VBIF_FIXED_ARB_CONF1_FIXED_ARB_LIST_8_BMSK                                                  0xf
#define HWIO_MMSS_VBIF_VBIF_FIXED_ARB_CONF1_FIXED_ARB_LIST_8_SHFT                                                  0x0

#define HWIO_MMSS_VBIF_VBIF_ARB_LCB_ADDR                                                                    (VBIF_SDE_REG_BASE      + 0x00000108)
#define HWIO_MMSS_VBIF_VBIF_ARB_LCB_RMSK                                                                    0x3fffffff
#define HWIO_MMSS_VBIF_VBIF_ARB_LCB_IN          \
        in_dword_masked(HWIO_MMSS_VBIF_VBIF_ARB_LCB_ADDR, HWIO_MMSS_VBIF_VBIF_ARB_LCB_RMSK)
#define HWIO_MMSS_VBIF_VBIF_ARB_LCB_INM(m)      \
        in_dword_masked(HWIO_MMSS_VBIF_VBIF_ARB_LCB_ADDR, m)
#define HWIO_MMSS_VBIF_VBIF_ARB_LCB_OUT(v)      \
        out_dword(HWIO_MMSS_VBIF_VBIF_ARB_LCB_ADDR,v)
#define HWIO_MMSS_VBIF_VBIF_ARB_LCB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_VBIF_VBIF_ARB_LCB_ADDR,m,v,HWIO_MMSS_VBIF_VBIF_ARB_LCB_IN)
#define HWIO_MMSS_VBIF_VBIF_ARB_LCB_WDATA_LCB_BMSK                                                          0x3ff00000
#define HWIO_MMSS_VBIF_VBIF_ARB_LCB_WDATA_LCB_SHFT                                                                0x14
#define HWIO_MMSS_VBIF_VBIF_ARB_LCB_RDATA_LCB_BMSK                                                             0xffc00
#define HWIO_MMSS_VBIF_VBIF_ARB_LCB_RDATA_LCB_SHFT                                                                 0xa
#define HWIO_MMSS_VBIF_VBIF_ARB_LCB_ADDR_LCB_BMSK                                                                0x3ff
#define HWIO_MMSS_VBIF_VBIF_ARB_LCB_ADDR_LCB_SHFT                                                                  0x0

#define HWIO_MMSS_VBIF_VBIF_ROUND_ROBIN_QOS_ARB_ADDR                                                        (VBIF_SDE_REG_BASE      + 0x00000124)
#define HWIO_MMSS_VBIF_VBIF_ROUND_ROBIN_QOS_ARB_RMSK                                                               0x3
#define HWIO_MMSS_VBIF_VBIF_ROUND_ROBIN_QOS_ARB_IN          \
        in_dword_masked(HWIO_MMSS_VBIF_VBIF_ROUND_ROBIN_QOS_ARB_ADDR, HWIO_MMSS_VBIF_VBIF_ROUND_ROBIN_QOS_ARB_RMSK)
#define HWIO_MMSS_VBIF_VBIF_ROUND_ROBIN_QOS_ARB_INM(m)      \
        in_dword_masked(HWIO_MMSS_VBIF_VBIF_ROUND_ROBIN_QOS_ARB_ADDR, m)
#define HWIO_MMSS_VBIF_VBIF_ROUND_ROBIN_QOS_ARB_OUT(v)      \
        out_dword(HWIO_MMSS_VBIF_VBIF_ROUND_ROBIN_QOS_ARB_ADDR,v)
#define HWIO_MMSS_VBIF_VBIF_ROUND_ROBIN_QOS_ARB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_VBIF_VBIF_ROUND_ROBIN_QOS_ARB_ADDR,m,v,HWIO_MMSS_VBIF_VBIF_ROUND_ROBIN_QOS_ARB_IN)
#define HWIO_MMSS_VBIF_VBIF_ROUND_ROBIN_QOS_ARB_MMU_RR_QOS_EN_BMSK                                                 0x2
#define HWIO_MMSS_VBIF_VBIF_ROUND_ROBIN_QOS_ARB_MMU_RR_QOS_EN_SHFT                                                 0x1
#define HWIO_MMSS_VBIF_VBIF_ROUND_ROBIN_QOS_ARB_RR_QOS_EN_BMSK                                                     0x1
#define HWIO_MMSS_VBIF_VBIF_ROUND_ROBIN_QOS_ARB_RR_QOS_EN_SHFT                                                     0x0

#define HWIO_MMSS_VBIF_VBIF_OUT_AXI_AMEMTYPE_CONF0_ADDR                                                     (VBIF_SDE_REG_BASE      + 0x00000160)
#define HWIO_MMSS_VBIF_VBIF_OUT_AXI_AMEMTYPE_CONF0_RMSK                                                     0x77777777
#define HWIO_MMSS_VBIF_VBIF_OUT_AXI_AMEMTYPE_CONF0_IN          \
        in_dword_masked(HWIO_MMSS_VBIF_VBIF_OUT_AXI_AMEMTYPE_CONF0_ADDR, HWIO_MMSS_VBIF_VBIF_OUT_AXI_AMEMTYPE_CONF0_RMSK)
#define HWIO_MMSS_VBIF_VBIF_OUT_AXI_AMEMTYPE_CONF0_INM(m)      \
        in_dword_masked(HWIO_MMSS_VBIF_VBIF_OUT_AXI_AMEMTYPE_CONF0_ADDR, m)
#define HWIO_MMSS_VBIF_VBIF_OUT_AXI_AMEMTYPE_CONF0_OUT(v)      \
        out_dword(HWIO_MMSS_VBIF_VBIF_OUT_AXI_AMEMTYPE_CONF0_ADDR,v)
#define HWIO_MMSS_VBIF_VBIF_OUT_AXI_AMEMTYPE_CONF0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_VBIF_VBIF_OUT_AXI_AMEMTYPE_CONF0_ADDR,m,v,HWIO_MMSS_VBIF_VBIF_OUT_AXI_AMEMTYPE_CONF0_IN)
#define HWIO_MMSS_VBIF_VBIF_OUT_AXI_AMEMTYPE_CONF0_AXI_AMEMTYPE_C7_BMSK                                     0x70000000
#define HWIO_MMSS_VBIF_VBIF_OUT_AXI_AMEMTYPE_CONF0_AXI_AMEMTYPE_C7_SHFT                                           0x1c
#define HWIO_MMSS_VBIF_VBIF_OUT_AXI_AMEMTYPE_CONF0_AXI_AMEMTYPE_C6_BMSK                                      0x7000000
#define HWIO_MMSS_VBIF_VBIF_OUT_AXI_AMEMTYPE_CONF0_AXI_AMEMTYPE_C6_SHFT                                           0x18
#define HWIO_MMSS_VBIF_VBIF_OUT_AXI_AMEMTYPE_CONF0_AXI_AMEMTYPE_C5_BMSK                                       0x700000
#define HWIO_MMSS_VBIF_VBIF_OUT_AXI_AMEMTYPE_CONF0_AXI_AMEMTYPE_C5_SHFT                                           0x14
#define HWIO_MMSS_VBIF_VBIF_OUT_AXI_AMEMTYPE_CONF0_AXI_AMEMTYPE_C4_BMSK                                        0x70000
#define HWIO_MMSS_VBIF_VBIF_OUT_AXI_AMEMTYPE_CONF0_AXI_AMEMTYPE_C4_SHFT                                           0x10
#define HWIO_MMSS_VBIF_VBIF_OUT_AXI_AMEMTYPE_CONF0_AXI_AMEMTYPE_C3_BMSK                                         0x7000
#define HWIO_MMSS_VBIF_VBIF_OUT_AXI_AMEMTYPE_CONF0_AXI_AMEMTYPE_C3_SHFT                                            0xc
#define HWIO_MMSS_VBIF_VBIF_OUT_AXI_AMEMTYPE_CONF0_AXI_AMEMTYPE_C2_BMSK                                          0x700
#define HWIO_MMSS_VBIF_VBIF_OUT_AXI_AMEMTYPE_CONF0_AXI_AMEMTYPE_C2_SHFT                                            0x8
#define HWIO_MMSS_VBIF_VBIF_OUT_AXI_AMEMTYPE_CONF0_AXI_AMEMTYPE_C1_BMSK                                           0x70
#define HWIO_MMSS_VBIF_VBIF_OUT_AXI_AMEMTYPE_CONF0_AXI_AMEMTYPE_C1_SHFT                                            0x4
#define HWIO_MMSS_VBIF_VBIF_OUT_AXI_AMEMTYPE_CONF0_AXI_AMEMTYPE_C0_BMSK                                            0x7
#define HWIO_MMSS_VBIF_VBIF_OUT_AXI_AMEMTYPE_CONF0_AXI_AMEMTYPE_C0_SHFT                                            0x0

#define HWIO_MMSS_VBIF_VBIF_OUT_AXI_AMEMTYPE_CONF1_ADDR                                                     (VBIF_SDE_REG_BASE      + 0x00000164)
#define HWIO_MMSS_VBIF_VBIF_OUT_AXI_AMEMTYPE_CONF1_RMSK                                                       0x77777777
#define HWIO_MMSS_VBIF_VBIF_OUT_AXI_AMEMTYPE_CONF1_IN          \
        in_dword_masked(HWIO_MMSS_VBIF_VBIF_OUT_AXI_AMEMTYPE_CONF1_ADDR, HWIO_MMSS_VBIF_VBIF_OUT_AXI_AMEMTYPE_CONF1_RMSK)
#define HWIO_MMSS_VBIF_VBIF_OUT_AXI_AMEMTYPE_CONF1_INM(m)      \
        in_dword_masked(HWIO_MMSS_VBIF_VBIF_OUT_AXI_AMEMTYPE_CONF1_ADDR, m)
#define HWIO_MMSS_VBIF_VBIF_OUT_AXI_AMEMTYPE_CONF1_OUT(v)      \
        out_dword(HWIO_MMSS_VBIF_VBIF_OUT_AXI_AMEMTYPE_CONF1_ADDR,v)
#define HWIO_MMSS_VBIF_VBIF_OUT_AXI_AMEMTYPE_CONF1_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_VBIF_VBIF_OUT_AXI_AMEMTYPE_CONF1_ADDR,m,v,HWIO_MMSS_VBIF_VBIF_OUT_AXI_AMEMTYPE_CONF1_IN)
#define HWIO_MMSS_VBIF_VBIF_OUT_AXI_AMEMTYPE_CONF1_AXI_AMEMTYPE_C15_BMSK                                    0x70000000
#define HWIO_MMSS_VBIF_VBIF_OUT_AXI_AMEMTYPE_CONF1_AXI_AMEMTYPE_C15_SHFT                                          0x1c
#define HWIO_MMSS_VBIF_VBIF_OUT_AXI_AMEMTYPE_CONF1_AXI_AMEMTYPE_C14_BMSK                                     0x7000000
#define HWIO_MMSS_VBIF_VBIF_OUT_AXI_AMEMTYPE_CONF1_AXI_AMEMTYPE_C14_SHFT                                          0x18
#define HWIO_MMSS_VBIF_VBIF_OUT_AXI_AMEMTYPE_CONF1_AXI_AMEMTYPE_C13_BMSK                                      0x700000
#define HWIO_MMSS_VBIF_VBIF_OUT_AXI_AMEMTYPE_CONF1_AXI_AMEMTYPE_C13_SHFT                                          0x14
#define HWIO_MMSS_VBIF_VBIF_OUT_AXI_AMEMTYPE_CONF1_AXI_AMEMTYPE_C12_BMSK                                       0x70000
#define HWIO_MMSS_VBIF_VBIF_OUT_AXI_AMEMTYPE_CONF1_AXI_AMEMTYPE_C12_SHFT                                          0x10
#define HWIO_MMSS_VBIF_VBIF_OUT_AXI_AMEMTYPE_CONF1_AXI_AMEMTYPE_C11_BMSK                                        0x7000
#define HWIO_MMSS_VBIF_VBIF_OUT_AXI_AMEMTYPE_CONF1_AXI_AMEMTYPE_C11_SHFT                                           0xc
#define HWIO_MMSS_VBIF_VBIF_OUT_AXI_AMEMTYPE_CONF1_AXI_AMEMTYPE_C10_BMSK                                         0x700
#define HWIO_MMSS_VBIF_VBIF_OUT_AXI_AMEMTYPE_CONF1_AXI_AMEMTYPE_C10_SHFT                                           0x8
#define HWIO_MMSS_VBIF_VBIF_OUT_AXI_AMEMTYPE_CONF1_AXI_AMEMTYPE_C9_BMSK                                           0x70
#define HWIO_MMSS_VBIF_VBIF_OUT_AXI_AMEMTYPE_CONF1_AXI_AMEMTYPE_C9_SHFT                                            0x4
#define HWIO_MMSS_VBIF_VBIF_OUT_AXI_AMEMTYPE_CONF1_AXI_AMEMTYPE_C8_BMSK                                            0x7
#define HWIO_MMSS_VBIF_VBIF_OUT_AXI_AMEMTYPE_CONF1_AXI_AMEMTYPE_C8_SHFT                                            0x0

#define HWIO_MMSS_VBIF_VBIF_OUT_AXI_AINST_OVERRIDE_EN_ADDR                                                  (VBIF_SDE_REG_BASE      + 0x00000168)
#define HWIO_MMSS_VBIF_VBIF_OUT_AXI_AINST_OVERRIDE_EN_RMSK                                                      0xffff
#define HWIO_MMSS_VBIF_VBIF_OUT_AXI_AINST_OVERRIDE_EN_IN          \
        in_dword_masked(HWIO_MMSS_VBIF_VBIF_OUT_AXI_AINST_OVERRIDE_EN_ADDR, HWIO_MMSS_VBIF_VBIF_OUT_AXI_AINST_OVERRIDE_EN_RMSK)
#define HWIO_MMSS_VBIF_VBIF_OUT_AXI_AINST_OVERRIDE_EN_INM(m)      \
        in_dword_masked(HWIO_MMSS_VBIF_VBIF_OUT_AXI_AINST_OVERRIDE_EN_ADDR, m)
#define HWIO_MMSS_VBIF_VBIF_OUT_AXI_AINST_OVERRIDE_EN_OUT(v)      \
        out_dword(HWIO_MMSS_VBIF_VBIF_OUT_AXI_AINST_OVERRIDE_EN_ADDR,v)
#define HWIO_MMSS_VBIF_VBIF_OUT_AXI_AINST_OVERRIDE_EN_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_VBIF_VBIF_OUT_AXI_AINST_OVERRIDE_EN_ADDR,m,v,HWIO_MMSS_VBIF_VBIF_OUT_AXI_AINST_OVERRIDE_EN_IN)
#define HWIO_MMSS_VBIF_VBIF_OUT_AXI_AINST_OVERRIDE_EN_AXI_AINST_OVERRIDE_EN_C15_BMSK                            0x8000
#define HWIO_MMSS_VBIF_VBIF_OUT_AXI_AINST_OVERRIDE_EN_AXI_AINST_OVERRIDE_EN_C15_SHFT                               0xf
#define HWIO_MMSS_VBIF_VBIF_OUT_AXI_AINST_OVERRIDE_EN_AXI_AINST_OVERRIDE_EN_C14_BMSK                            0x4000
#define HWIO_MMSS_VBIF_VBIF_OUT_AXI_AINST_OVERRIDE_EN_AXI_AINST_OVERRIDE_EN_C14_SHFT                               0xe
#define HWIO_MMSS_VBIF_VBIF_OUT_AXI_AINST_OVERRIDE_EN_AXI_AINST_OVERRIDE_EN_C13_BMSK                            0x2000
#define HWIO_MMSS_VBIF_VBIF_OUT_AXI_AINST_OVERRIDE_EN_AXI_AINST_OVERRIDE_EN_C13_SHFT                               0xd
#define HWIO_MMSS_VBIF_VBIF_OUT_AXI_AINST_OVERRIDE_EN_AXI_AINST_OVERRIDE_EN_C12_BMSK                            0x1000
#define HWIO_MMSS_VBIF_VBIF_OUT_AXI_AINST_OVERRIDE_EN_AXI_AINST_OVERRIDE_EN_C12_SHFT                               0xc
#define HWIO_MMSS_VBIF_VBIF_OUT_AXI_AINST_OVERRIDE_EN_AXI_AINST_OVERRIDE_EN_C11_BMSK                             0x800
#define HWIO_MMSS_VBIF_VBIF_OUT_AXI_AINST_OVERRIDE_EN_AXI_AINST_OVERRIDE_EN_C11_SHFT                               0xb
#define HWIO_MMSS_VBIF_VBIF_OUT_AXI_AINST_OVERRIDE_EN_AXI_AINST_OVERRIDE_EN_C10_BMSK                             0x400
#define HWIO_MMSS_VBIF_VBIF_OUT_AXI_AINST_OVERRIDE_EN_AXI_AINST_OVERRIDE_EN_C10_SHFT                               0xa
#define HWIO_MMSS_VBIF_VBIF_OUT_AXI_AINST_OVERRIDE_EN_AXI_AINST_OVERRIDE_EN_C9_BMSK                              0x200
#define HWIO_MMSS_VBIF_VBIF_OUT_AXI_AINST_OVERRIDE_EN_AXI_AINST_OVERRIDE_EN_C9_SHFT                                0x9
#define HWIO_MMSS_VBIF_VBIF_OUT_AXI_AINST_OVERRIDE_EN_AXI_AINST_OVERRIDE_EN_C8_BMSK                              0x100
#define HWIO_MMSS_VBIF_VBIF_OUT_AXI_AINST_OVERRIDE_EN_AXI_AINST_OVERRIDE_EN_C8_SHFT                                0x8
#define HWIO_MMSS_VBIF_VBIF_OUT_AXI_AINST_OVERRIDE_EN_AXI_AINST_OVERRIDE_EN_C7_BMSK                               0x80
#define HWIO_MMSS_VBIF_VBIF_OUT_AXI_AINST_OVERRIDE_EN_AXI_AINST_OVERRIDE_EN_C7_SHFT                                0x7
#define HWIO_MMSS_VBIF_VBIF_OUT_AXI_AINST_OVERRIDE_EN_AXI_AINST_OVERRIDE_EN_C6_BMSK                               0x40
#define HWIO_MMSS_VBIF_VBIF_OUT_AXI_AINST_OVERRIDE_EN_AXI_AINST_OVERRIDE_EN_C6_SHFT                                0x6
#define HWIO_MMSS_VBIF_VBIF_OUT_AXI_AINST_OVERRIDE_EN_AXI_AINST_OVERRIDE_EN_C5_BMSK                               0x20
#define HWIO_MMSS_VBIF_VBIF_OUT_AXI_AINST_OVERRIDE_EN_AXI_AINST_OVERRIDE_EN_C5_SHFT                                0x5
#define HWIO_MMSS_VBIF_VBIF_OUT_AXI_AINST_OVERRIDE_EN_AXI_AINST_OVERRIDE_EN_C4_BMSK                               0x10
#define HWIO_MMSS_VBIF_VBIF_OUT_AXI_AINST_OVERRIDE_EN_AXI_AINST_OVERRIDE_EN_C4_SHFT                                0x4
#define HWIO_MMSS_VBIF_VBIF_OUT_AXI_AINST_OVERRIDE_EN_AXI_AINST_OVERRIDE_EN_C3_BMSK                                0x8
#define HWIO_MMSS_VBIF_VBIF_OUT_AXI_AINST_OVERRIDE_EN_AXI_AINST_OVERRIDE_EN_C3_SHFT                                0x3
#define HWIO_MMSS_VBIF_VBIF_OUT_AXI_AINST_OVERRIDE_EN_AXI_AINST_OVERRIDE_EN_C2_BMSK                                0x4
#define HWIO_MMSS_VBIF_VBIF_OUT_AXI_AINST_OVERRIDE_EN_AXI_AINST_OVERRIDE_EN_C2_SHFT                                0x2
#define HWIO_MMSS_VBIF_VBIF_OUT_AXI_AINST_OVERRIDE_EN_AXI_AINST_OVERRIDE_EN_C1_BMSK                                0x2
#define HWIO_MMSS_VBIF_VBIF_OUT_AXI_AINST_OVERRIDE_EN_AXI_AINST_OVERRIDE_EN_C1_SHFT                                0x1
#define HWIO_MMSS_VBIF_VBIF_OUT_AXI_AINST_OVERRIDE_EN_AXI_AINST_OVERRIDE_EN_C0_BMSK                                0x1
#define HWIO_MMSS_VBIF_VBIF_OUT_AXI_AINST_OVERRIDE_EN_AXI_AINST_OVERRIDE_EN_C0_SHFT                                0x0

#define HWIO_MMSS_VBIF_VBIF_OUT_AXI_AINST_ADDR                                                              (VBIF_SDE_REG_BASE      + 0x0000016c)
#define HWIO_MMSS_VBIF_VBIF_OUT_AXI_AINST_RMSK                                                                  0xffff
#define HWIO_MMSS_VBIF_VBIF_OUT_AXI_AINST_IN          \
        in_dword_masked(HWIO_MMSS_VBIF_VBIF_OUT_AXI_AINST_ADDR, HWIO_MMSS_VBIF_VBIF_OUT_AXI_AINST_RMSK)
#define HWIO_MMSS_VBIF_VBIF_OUT_AXI_AINST_INM(m)      \
        in_dword_masked(HWIO_MMSS_VBIF_VBIF_OUT_AXI_AINST_ADDR, m)
#define HWIO_MMSS_VBIF_VBIF_OUT_AXI_AINST_OUT(v)      \
        out_dword(HWIO_MMSS_VBIF_VBIF_OUT_AXI_AINST_ADDR,v)
#define HWIO_MMSS_VBIF_VBIF_OUT_AXI_AINST_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_VBIF_VBIF_OUT_AXI_AINST_ADDR,m,v,HWIO_MMSS_VBIF_VBIF_OUT_AXI_AINST_IN)
#define HWIO_MMSS_VBIF_VBIF_OUT_AXI_AINST_AXI_AINST_C15_BMSK                                                    0x8000
#define HWIO_MMSS_VBIF_VBIF_OUT_AXI_AINST_AXI_AINST_C15_SHFT                                                       0xf
#define HWIO_MMSS_VBIF_VBIF_OUT_AXI_AINST_AXI_AINST_C14_BMSK                                                    0x4000
#define HWIO_MMSS_VBIF_VBIF_OUT_AXI_AINST_AXI_AINST_C14_SHFT                                                       0xe
#define HWIO_MMSS_VBIF_VBIF_OUT_AXI_AINST_AXI_AINST_C13_BMSK                                                    0x2000
#define HWIO_MMSS_VBIF_VBIF_OUT_AXI_AINST_AXI_AINST_C13_SHFT                                                       0xd
#define HWIO_MMSS_VBIF_VBIF_OUT_AXI_AINST_AXI_AINST_C12_BMSK                                                    0x1000
#define HWIO_MMSS_VBIF_VBIF_OUT_AXI_AINST_AXI_AINST_C12_SHFT                                                       0xc
#define HWIO_MMSS_VBIF_VBIF_OUT_AXI_AINST_AXI_AINST_C11_BMSK                                                     0x800
#define HWIO_MMSS_VBIF_VBIF_OUT_AXI_AINST_AXI_AINST_C11_SHFT                                                       0xb
#define HWIO_MMSS_VBIF_VBIF_OUT_AXI_AINST_AXI_AINST_C10_BMSK                                                     0x400
#define HWIO_MMSS_VBIF_VBIF_OUT_AXI_AINST_AXI_AINST_C10_SHFT                                                       0xa
#define HWIO_MMSS_VBIF_VBIF_OUT_AXI_AINST_AXI_AINST_C9_BMSK                                                      0x200
#define HWIO_MMSS_VBIF_VBIF_OUT_AXI_AINST_AXI_AINST_C9_SHFT                                                        0x9
#define HWIO_MMSS_VBIF_VBIF_OUT_AXI_AINST_AXI_AINST_C8_BMSK                                                      0x100
#define HWIO_MMSS_VBIF_VBIF_OUT_AXI_AINST_AXI_AINST_C8_SHFT                                                        0x8
#define HWIO_MMSS_VBIF_VBIF_OUT_AXI_AINST_AXI_AINST_C7_BMSK                                                       0x80
#define HWIO_MMSS_VBIF_VBIF_OUT_AXI_AINST_AXI_AINST_C7_SHFT                                                        0x7
#define HWIO_MMSS_VBIF_VBIF_OUT_AXI_AINST_AXI_AINST_C6_BMSK                                                       0x40
#define HWIO_MMSS_VBIF_VBIF_OUT_AXI_AINST_AXI_AINST_C6_SHFT                                                        0x6
#define HWIO_MMSS_VBIF_VBIF_OUT_AXI_AINST_AXI_AINST_C5_BMSK                                                       0x20
#define HWIO_MMSS_VBIF_VBIF_OUT_AXI_AINST_AXI_AINST_C5_SHFT                                                        0x5
#define HWIO_MMSS_VBIF_VBIF_OUT_AXI_AINST_AXI_AINST_C4_BMSK                                                       0x10
#define HWIO_MMSS_VBIF_VBIF_OUT_AXI_AINST_AXI_AINST_C4_SHFT                                                        0x4
#define HWIO_MMSS_VBIF_VBIF_OUT_AXI_AINST_AXI_AINST_C3_BMSK                                                        0x8
#define HWIO_MMSS_VBIF_VBIF_OUT_AXI_AINST_AXI_AINST_C3_SHFT                                                        0x3
#define HWIO_MMSS_VBIF_VBIF_OUT_AXI_AINST_AXI_AINST_C2_BMSK                                                        0x4
#define HWIO_MMSS_VBIF_VBIF_OUT_AXI_AINST_AXI_AINST_C2_SHFT                                                        0x2
#define HWIO_MMSS_VBIF_VBIF_OUT_AXI_AINST_AXI_AINST_C1_BMSK                                                        0x2
#define HWIO_MMSS_VBIF_VBIF_OUT_AXI_AINST_AXI_AINST_C1_SHFT                                                        0x1
#define HWIO_MMSS_VBIF_VBIF_OUT_AXI_AINST_AXI_AINST_C0_BMSK                                                        0x1
#define HWIO_MMSS_VBIF_VBIF_OUT_AXI_AINST_AXI_AINST_C0_SHFT                                                        0x0

#define HWIO_MMSS_VBIF_VBIF_OUT_AXI_ASHARED_ADDR                                                            (VBIF_SDE_REG_BASE      + 0x00000170)
#define HWIO_MMSS_VBIF_VBIF_OUT_AXI_ASHARED_RMSK                                                                0xffff
#define HWIO_MMSS_VBIF_VBIF_OUT_AXI_ASHARED_IN          \
        in_dword_masked(HWIO_MMSS_VBIF_VBIF_OUT_AXI_ASHARED_ADDR, HWIO_MMSS_VBIF_VBIF_OUT_AXI_ASHARED_RMSK)
#define HWIO_MMSS_VBIF_VBIF_OUT_AXI_ASHARED_INM(m)      \
        in_dword_masked(HWIO_MMSS_VBIF_VBIF_OUT_AXI_ASHARED_ADDR, m)
#define HWIO_MMSS_VBIF_VBIF_OUT_AXI_ASHARED_OUT(v)      \
        out_dword(HWIO_MMSS_VBIF_VBIF_OUT_AXI_ASHARED_ADDR,v)
#define HWIO_MMSS_VBIF_VBIF_OUT_AXI_ASHARED_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_VBIF_VBIF_OUT_AXI_ASHARED_ADDR,m,v,HWIO_MMSS_VBIF_VBIF_OUT_AXI_ASHARED_IN)
#define HWIO_MMSS_VBIF_VBIF_OUT_AXI_ASHARED_AXI_ASHARED_C15_BMSK                                                0x8000
#define HWIO_MMSS_VBIF_VBIF_OUT_AXI_ASHARED_AXI_ASHARED_C15_SHFT                                                   0xf
#define HWIO_MMSS_VBIF_VBIF_OUT_AXI_ASHARED_AXI_ASHARED_C14_BMSK                                                0x4000
#define HWIO_MMSS_VBIF_VBIF_OUT_AXI_ASHARED_AXI_ASHARED_C14_SHFT                                                   0xe
#define HWIO_MMSS_VBIF_VBIF_OUT_AXI_ASHARED_AXI_ASHARED_C13_BMSK                                                0x2000
#define HWIO_MMSS_VBIF_VBIF_OUT_AXI_ASHARED_AXI_ASHARED_C13_SHFT                                                   0xd
#define HWIO_MMSS_VBIF_VBIF_OUT_AXI_ASHARED_AXI_ASHARED_C12_BMSK                                                0x1000
#define HWIO_MMSS_VBIF_VBIF_OUT_AXI_ASHARED_AXI_ASHARED_C12_SHFT                                                   0xc
#define HWIO_MMSS_VBIF_VBIF_OUT_AXI_ASHARED_AXI_ASHARED_C11_BMSK                                                 0x800
#define HWIO_MMSS_VBIF_VBIF_OUT_AXI_ASHARED_AXI_ASHARED_C11_SHFT                                                   0xb
#define HWIO_MMSS_VBIF_VBIF_OUT_AXI_ASHARED_AXI_ASHARED_C10_BMSK                                                 0x400
#define HWIO_MMSS_VBIF_VBIF_OUT_AXI_ASHARED_AXI_ASHARED_C10_SHFT                                                   0xa
#define HWIO_MMSS_VBIF_VBIF_OUT_AXI_ASHARED_AXI_ASHARED_C9_BMSK                                                  0x200
#define HWIO_MMSS_VBIF_VBIF_OUT_AXI_ASHARED_AXI_ASHARED_C9_SHFT                                                    0x9
#define HWIO_MMSS_VBIF_VBIF_OUT_AXI_ASHARED_AXI_ASHARED_C8_BMSK                                                  0x100
#define HWIO_MMSS_VBIF_VBIF_OUT_AXI_ASHARED_AXI_ASHARED_C8_SHFT                                                    0x8
#define HWIO_MMSS_VBIF_VBIF_OUT_AXI_ASHARED_AXI_ASHARED_C7_BMSK                                                   0x80
#define HWIO_MMSS_VBIF_VBIF_OUT_AXI_ASHARED_AXI_ASHARED_C7_SHFT                                                    0x7
#define HWIO_MMSS_VBIF_VBIF_OUT_AXI_ASHARED_AXI_ASHARED_C6_BMSK                                                   0x40
#define HWIO_MMSS_VBIF_VBIF_OUT_AXI_ASHARED_AXI_ASHARED_C6_SHFT                                                    0x6
#define HWIO_MMSS_VBIF_VBIF_OUT_AXI_ASHARED_AXI_ASHARED_C5_BMSK                                                   0x20
#define HWIO_MMSS_VBIF_VBIF_OUT_AXI_ASHARED_AXI_ASHARED_C5_SHFT                                                    0x5
#define HWIO_MMSS_VBIF_VBIF_OUT_AXI_ASHARED_AXI_ASHARED_C4_BMSK                                                   0x10
#define HWIO_MMSS_VBIF_VBIF_OUT_AXI_ASHARED_AXI_ASHARED_C4_SHFT                                                    0x4
#define HWIO_MMSS_VBIF_VBIF_OUT_AXI_ASHARED_AXI_ASHARED_C3_BMSK                                                    0x8
#define HWIO_MMSS_VBIF_VBIF_OUT_AXI_ASHARED_AXI_ASHARED_C3_SHFT                                                    0x3
#define HWIO_MMSS_VBIF_VBIF_OUT_AXI_ASHARED_AXI_ASHARED_C2_BMSK                                                    0x4
#define HWIO_MMSS_VBIF_VBIF_OUT_AXI_ASHARED_AXI_ASHARED_C2_SHFT                                                    0x2
#define HWIO_MMSS_VBIF_VBIF_OUT_AXI_ASHARED_AXI_ASHARED_C1_BMSK                                                    0x2
#define HWIO_MMSS_VBIF_VBIF_OUT_AXI_ASHARED_AXI_ASHARED_C1_SHFT                                                    0x1
#define HWIO_MMSS_VBIF_VBIF_OUT_AXI_ASHARED_AXI_ASHARED_C0_BMSK                                                    0x1
#define HWIO_MMSS_VBIF_VBIF_OUT_AXI_ASHARED_AXI_ASHARED_C0_SHFT                                                    0x0

#define HWIO_MMSS_VBIF_VBIF_OUT_AXI_AINNERSHARED_ADDR                                                       (VBIF_SDE_REG_BASE      + 0x00000174)
#define HWIO_MMSS_VBIF_VBIF_OUT_AXI_AINNERSHARED_RMSK                                                           0xffff
#define HWIO_MMSS_VBIF_VBIF_OUT_AXI_AINNERSHARED_IN          \
        in_dword_masked(HWIO_MMSS_VBIF_VBIF_OUT_AXI_AINNERSHARED_ADDR, HWIO_MMSS_VBIF_VBIF_OUT_AXI_AINNERSHARED_RMSK)
#define HWIO_MMSS_VBIF_VBIF_OUT_AXI_AINNERSHARED_INM(m)      \
        in_dword_masked(HWIO_MMSS_VBIF_VBIF_OUT_AXI_AINNERSHARED_ADDR, m)
#define HWIO_MMSS_VBIF_VBIF_OUT_AXI_AINNERSHARED_OUT(v)      \
        out_dword(HWIO_MMSS_VBIF_VBIF_OUT_AXI_AINNERSHARED_ADDR,v)
#define HWIO_MMSS_VBIF_VBIF_OUT_AXI_AINNERSHARED_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_VBIF_VBIF_OUT_AXI_AINNERSHARED_ADDR,m,v,HWIO_MMSS_VBIF_VBIF_OUT_AXI_AINNERSHARED_IN)
#define HWIO_MMSS_VBIF_VBIF_OUT_AXI_AINNERSHARED_AXI_AINNERSHARED_C15_BMSK                                      0x8000
#define HWIO_MMSS_VBIF_VBIF_OUT_AXI_AINNERSHARED_AXI_AINNERSHARED_C15_SHFT                                         0xf
#define HWIO_MMSS_VBIF_VBIF_OUT_AXI_AINNERSHARED_AXI_AINNERSHARED_C14_BMSK                                      0x4000
#define HWIO_MMSS_VBIF_VBIF_OUT_AXI_AINNERSHARED_AXI_AINNERSHARED_C14_SHFT                                         0xe
#define HWIO_MMSS_VBIF_VBIF_OUT_AXI_AINNERSHARED_AXI_AINNERSHARED_C13_BMSK                                      0x2000
#define HWIO_MMSS_VBIF_VBIF_OUT_AXI_AINNERSHARED_AXI_AINNERSHARED_C13_SHFT                                         0xd
#define HWIO_MMSS_VBIF_VBIF_OUT_AXI_AINNERSHARED_AXI_AINNERSHARED_C12_BMSK                                      0x1000
#define HWIO_MMSS_VBIF_VBIF_OUT_AXI_AINNERSHARED_AXI_AINNERSHARED_C12_SHFT                                         0xc
#define HWIO_MMSS_VBIF_VBIF_OUT_AXI_AINNERSHARED_AXI_AINNERSHARED_C11_BMSK                                       0x800
#define HWIO_MMSS_VBIF_VBIF_OUT_AXI_AINNERSHARED_AXI_AINNERSHARED_C11_SHFT                                         0xb
#define HWIO_MMSS_VBIF_VBIF_OUT_AXI_AINNERSHARED_AXI_AINNERSHARED_C10_BMSK                                       0x400
#define HWIO_MMSS_VBIF_VBIF_OUT_AXI_AINNERSHARED_AXI_AINNERSHARED_C10_SHFT                                         0xa
#define HWIO_MMSS_VBIF_VBIF_OUT_AXI_AINNERSHARED_AXI_AINNERSHARED_C9_BMSK                                        0x200
#define HWIO_MMSS_VBIF_VBIF_OUT_AXI_AINNERSHARED_AXI_AINNERSHARED_C9_SHFT                                          0x9
#define HWIO_MMSS_VBIF_VBIF_OUT_AXI_AINNERSHARED_AXI_AINNERSHARED_C8_BMSK                                        0x100
#define HWIO_MMSS_VBIF_VBIF_OUT_AXI_AINNERSHARED_AXI_AINNERSHARED_C8_SHFT                                          0x8
#define HWIO_MMSS_VBIF_VBIF_OUT_AXI_AINNERSHARED_AXI_AINNERSHARED_C7_BMSK                                         0x80
#define HWIO_MMSS_VBIF_VBIF_OUT_AXI_AINNERSHARED_AXI_AINNERSHARED_C7_SHFT                                          0x7
#define HWIO_MMSS_VBIF_VBIF_OUT_AXI_AINNERSHARED_AXI_AINNERSHARED_C6_BMSK                                         0x40
#define HWIO_MMSS_VBIF_VBIF_OUT_AXI_AINNERSHARED_AXI_AINNERSHARED_C6_SHFT                                          0x6
#define HWIO_MMSS_VBIF_VBIF_OUT_AXI_AINNERSHARED_AXI_AINNERSHARED_C5_BMSK                                         0x20
#define HWIO_MMSS_VBIF_VBIF_OUT_AXI_AINNERSHARED_AXI_AINNERSHARED_C5_SHFT                                          0x5
#define HWIO_MMSS_VBIF_VBIF_OUT_AXI_AINNERSHARED_AXI_AINNERSHARED_C4_BMSK                                         0x10
#define HWIO_MMSS_VBIF_VBIF_OUT_AXI_AINNERSHARED_AXI_AINNERSHARED_C4_SHFT                                          0x4
#define HWIO_MMSS_VBIF_VBIF_OUT_AXI_AINNERSHARED_AXI_AINNERSHARED_C3_BMSK                                          0x8
#define HWIO_MMSS_VBIF_VBIF_OUT_AXI_AINNERSHARED_AXI_AINNERSHARED_C3_SHFT                                          0x3
#define HWIO_MMSS_VBIF_VBIF_OUT_AXI_AINNERSHARED_AXI_AINNERSHARED_C2_BMSK                                          0x4
#define HWIO_MMSS_VBIF_VBIF_OUT_AXI_AINNERSHARED_AXI_AINNERSHARED_C2_SHFT                                          0x2
#define HWIO_MMSS_VBIF_VBIF_OUT_AXI_AINNERSHARED_AXI_AINNERSHARED_C1_BMSK                                          0x2
#define HWIO_MMSS_VBIF_VBIF_OUT_AXI_AINNERSHARED_AXI_AINNERSHARED_C1_SHFT                                          0x1
#define HWIO_MMSS_VBIF_VBIF_OUT_AXI_AINNERSHARED_AXI_AINNERSHARED_C0_BMSK                                          0x1
#define HWIO_MMSS_VBIF_VBIF_OUT_AXI_AINNERSHARED_AXI_AINNERSHARED_C0_SHFT                                          0x0

#define HWIO_MMSS_VBIF_VBIF_OUT_AXI_AOOO_EN_ADDR                                                            (VBIF_SDE_REG_BASE      + 0x00000178)
#define HWIO_MMSS_VBIF_VBIF_OUT_AXI_AOOO_EN_RMSK                                                                0xffff
#define HWIO_MMSS_VBIF_VBIF_OUT_AXI_AOOO_EN_IN          \
        in_dword_masked(HWIO_MMSS_VBIF_VBIF_OUT_AXI_AOOO_EN_ADDR, HWIO_MMSS_VBIF_VBIF_OUT_AXI_AOOO_EN_RMSK)
#define HWIO_MMSS_VBIF_VBIF_OUT_AXI_AOOO_EN_INM(m)      \
        in_dword_masked(HWIO_MMSS_VBIF_VBIF_OUT_AXI_AOOO_EN_ADDR, m)
#define HWIO_MMSS_VBIF_VBIF_OUT_AXI_AOOO_EN_OUT(v)      \
        out_dword(HWIO_MMSS_VBIF_VBIF_OUT_AXI_AOOO_EN_ADDR,v)
#define HWIO_MMSS_VBIF_VBIF_OUT_AXI_AOOO_EN_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_VBIF_VBIF_OUT_AXI_AOOO_EN_ADDR,m,v,HWIO_MMSS_VBIF_VBIF_OUT_AXI_AOOO_EN_IN)
#define HWIO_MMSS_VBIF_VBIF_OUT_AXI_AOOO_EN_AXI_AOOO_EN_C15_BMSK                                                0x8000
#define HWIO_MMSS_VBIF_VBIF_OUT_AXI_AOOO_EN_AXI_AOOO_EN_C15_SHFT                                                   0xf
#define HWIO_MMSS_VBIF_VBIF_OUT_AXI_AOOO_EN_AXI_AOOO_EN_C14_BMSK                                                0x4000
#define HWIO_MMSS_VBIF_VBIF_OUT_AXI_AOOO_EN_AXI_AOOO_EN_C14_SHFT                                                   0xe
#define HWIO_MMSS_VBIF_VBIF_OUT_AXI_AOOO_EN_AXI_AOOO_EN_C13_BMSK                                                0x2000
#define HWIO_MMSS_VBIF_VBIF_OUT_AXI_AOOO_EN_AXI_AOOO_EN_C13_SHFT                                                   0xd
#define HWIO_MMSS_VBIF_VBIF_OUT_AXI_AOOO_EN_AXI_AOOO_EN_C12_BMSK                                                0x1000
#define HWIO_MMSS_VBIF_VBIF_OUT_AXI_AOOO_EN_AXI_AOOO_EN_C12_SHFT                                                   0xc
#define HWIO_MMSS_VBIF_VBIF_OUT_AXI_AOOO_EN_AXI_AOOO_EN_C11_BMSK                                                 0x800
#define HWIO_MMSS_VBIF_VBIF_OUT_AXI_AOOO_EN_AXI_AOOO_EN_C11_SHFT                                                   0xb
#define HWIO_MMSS_VBIF_VBIF_OUT_AXI_AOOO_EN_AXI_AOOO_EN_C10_BMSK                                                 0x400
#define HWIO_MMSS_VBIF_VBIF_OUT_AXI_AOOO_EN_AXI_AOOO_EN_C10_SHFT                                                   0xa
#define HWIO_MMSS_VBIF_VBIF_OUT_AXI_AOOO_EN_AXI_AOOO_EN_C9_BMSK                                                  0x200
#define HWIO_MMSS_VBIF_VBIF_OUT_AXI_AOOO_EN_AXI_AOOO_EN_C9_SHFT                                                    0x9
#define HWIO_MMSS_VBIF_VBIF_OUT_AXI_AOOO_EN_AXI_AOOO_EN_C8_BMSK                                                  0x100
#define HWIO_MMSS_VBIF_VBIF_OUT_AXI_AOOO_EN_AXI_AOOO_EN_C8_SHFT                                                    0x8
#define HWIO_MMSS_VBIF_VBIF_OUT_AXI_AOOO_EN_AXI_AOOO_EN_C7_BMSK                                                   0x80
#define HWIO_MMSS_VBIF_VBIF_OUT_AXI_AOOO_EN_AXI_AOOO_EN_C7_SHFT                                                    0x7
#define HWIO_MMSS_VBIF_VBIF_OUT_AXI_AOOO_EN_AXI_AOOO_EN_C6_BMSK                                                   0x40
#define HWIO_MMSS_VBIF_VBIF_OUT_AXI_AOOO_EN_AXI_AOOO_EN_C6_SHFT                                                    0x6
#define HWIO_MMSS_VBIF_VBIF_OUT_AXI_AOOO_EN_AXI_AOOO_EN_C5_BMSK                                                   0x20
#define HWIO_MMSS_VBIF_VBIF_OUT_AXI_AOOO_EN_AXI_AOOO_EN_C5_SHFT                                                    0x5
#define HWIO_MMSS_VBIF_VBIF_OUT_AXI_AOOO_EN_AXI_AOOO_EN_C4_BMSK                                                   0x10
#define HWIO_MMSS_VBIF_VBIF_OUT_AXI_AOOO_EN_AXI_AOOO_EN_C4_SHFT                                                    0x4
#define HWIO_MMSS_VBIF_VBIF_OUT_AXI_AOOO_EN_AXI_AOOO_EN_C3_BMSK                                                    0x8
#define HWIO_MMSS_VBIF_VBIF_OUT_AXI_AOOO_EN_AXI_AOOO_EN_C3_SHFT                                                    0x3
#define HWIO_MMSS_VBIF_VBIF_OUT_AXI_AOOO_EN_AXI_AOOO_EN_C2_BMSK                                                    0x4
#define HWIO_MMSS_VBIF_VBIF_OUT_AXI_AOOO_EN_AXI_AOOO_EN_C2_SHFT                                                    0x2
#define HWIO_MMSS_VBIF_VBIF_OUT_AXI_AOOO_EN_AXI_AOOO_EN_C1_BMSK                                                    0x2
#define HWIO_MMSS_VBIF_VBIF_OUT_AXI_AOOO_EN_AXI_AOOO_EN_C1_SHFT                                                    0x1
#define HWIO_MMSS_VBIF_VBIF_OUT_AXI_AOOO_EN_AXI_AOOO_EN_C0_BMSK                                                    0x1
#define HWIO_MMSS_VBIF_VBIF_OUT_AXI_AOOO_EN_AXI_AOOO_EN_C0_SHFT                                                    0x0

#define HWIO_MMSS_VBIF_VBIF_OUT_AXI_AOOO_ADDR                                                               (VBIF_SDE_REG_BASE      + 0x0000017c)
#define HWIO_MMSS_VBIF_VBIF_OUT_AXI_AOOO_RMSK                                                               0xffffffff
#define HWIO_MMSS_VBIF_VBIF_OUT_AXI_AOOO_IN          \
        in_dword_masked(HWIO_MMSS_VBIF_VBIF_OUT_AXI_AOOO_ADDR, HWIO_MMSS_VBIF_VBIF_OUT_AXI_AOOO_RMSK)
#define HWIO_MMSS_VBIF_VBIF_OUT_AXI_AOOO_INM(m)      \
        in_dword_masked(HWIO_MMSS_VBIF_VBIF_OUT_AXI_AOOO_ADDR, m)
#define HWIO_MMSS_VBIF_VBIF_OUT_AXI_AOOO_OUT(v)      \
        out_dword(HWIO_MMSS_VBIF_VBIF_OUT_AXI_AOOO_ADDR,v)
#define HWIO_MMSS_VBIF_VBIF_OUT_AXI_AOOO_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_VBIF_VBIF_OUT_AXI_AOOO_ADDR,m,v,HWIO_MMSS_VBIF_VBIF_OUT_AXI_AOOO_IN)
#define HWIO_MMSS_VBIF_VBIF_OUT_AXI_AOOO_AXI_AOOORD_C15_BMSK                                                0x80000000
#define HWIO_MMSS_VBIF_VBIF_OUT_AXI_AOOO_AXI_AOOORD_C15_SHFT                                                      0x1f
#define HWIO_MMSS_VBIF_VBIF_OUT_AXI_AOOO_AXI_AOOORD_C14_BMSK                                                0x40000000
#define HWIO_MMSS_VBIF_VBIF_OUT_AXI_AOOO_AXI_AOOORD_C14_SHFT                                                      0x1e
#define HWIO_MMSS_VBIF_VBIF_OUT_AXI_AOOO_AXI_AOOORD_C13_BMSK                                                0x20000000
#define HWIO_MMSS_VBIF_VBIF_OUT_AXI_AOOO_AXI_AOOORD_C13_SHFT                                                      0x1d
#define HWIO_MMSS_VBIF_VBIF_OUT_AXI_AOOO_AXI_AOOORD_C12_BMSK                                                0x10000000
#define HWIO_MMSS_VBIF_VBIF_OUT_AXI_AOOO_AXI_AOOORD_C12_SHFT                                                      0x1c
#define HWIO_MMSS_VBIF_VBIF_OUT_AXI_AOOO_AXI_AOOORD_C11_BMSK                                                 0x8000000
#define HWIO_MMSS_VBIF_VBIF_OUT_AXI_AOOO_AXI_AOOORD_C11_SHFT                                                      0x1b
#define HWIO_MMSS_VBIF_VBIF_OUT_AXI_AOOO_AXI_AOOORD_C10_BMSK                                                 0x4000000
#define HWIO_MMSS_VBIF_VBIF_OUT_AXI_AOOO_AXI_AOOORD_C10_SHFT                                                      0x1a
#define HWIO_MMSS_VBIF_VBIF_OUT_AXI_AOOO_AXI_AOOORD_C9_BMSK                                                  0x2000000
#define HWIO_MMSS_VBIF_VBIF_OUT_AXI_AOOO_AXI_AOOORD_C9_SHFT                                                       0x19
#define HWIO_MMSS_VBIF_VBIF_OUT_AXI_AOOO_AXI_AOOORD_C8_BMSK                                                  0x1000000
#define HWIO_MMSS_VBIF_VBIF_OUT_AXI_AOOO_AXI_AOOORD_C8_SHFT                                                       0x18
#define HWIO_MMSS_VBIF_VBIF_OUT_AXI_AOOO_AXI_AOOORD_C7_BMSK                                                   0x800000
#define HWIO_MMSS_VBIF_VBIF_OUT_AXI_AOOO_AXI_AOOORD_C7_SHFT                                                       0x17
#define HWIO_MMSS_VBIF_VBIF_OUT_AXI_AOOO_AXI_AOOORD_C6_BMSK                                                   0x400000
#define HWIO_MMSS_VBIF_VBIF_OUT_AXI_AOOO_AXI_AOOORD_C6_SHFT                                                       0x16
#define HWIO_MMSS_VBIF_VBIF_OUT_AXI_AOOO_AXI_AOOORD_C5_BMSK                                                   0x200000
#define HWIO_MMSS_VBIF_VBIF_OUT_AXI_AOOO_AXI_AOOORD_C5_SHFT                                                       0x15
#define HWIO_MMSS_VBIF_VBIF_OUT_AXI_AOOO_AXI_AOOORD_C4_BMSK                                                   0x100000
#define HWIO_MMSS_VBIF_VBIF_OUT_AXI_AOOO_AXI_AOOORD_C4_SHFT                                                       0x14
#define HWIO_MMSS_VBIF_VBIF_OUT_AXI_AOOO_AXI_AOOORD_C3_BMSK                                                    0x80000
#define HWIO_MMSS_VBIF_VBIF_OUT_AXI_AOOO_AXI_AOOORD_C3_SHFT                                                       0x13
#define HWIO_MMSS_VBIF_VBIF_OUT_AXI_AOOO_AXI_AOOORD_C2_BMSK                                                    0x40000
#define HWIO_MMSS_VBIF_VBIF_OUT_AXI_AOOO_AXI_AOOORD_C2_SHFT                                                       0x12
#define HWIO_MMSS_VBIF_VBIF_OUT_AXI_AOOO_AXI_AOOORD_C1_BMSK                                                    0x20000
#define HWIO_MMSS_VBIF_VBIF_OUT_AXI_AOOO_AXI_AOOORD_C1_SHFT                                                       0x11
#define HWIO_MMSS_VBIF_VBIF_OUT_AXI_AOOO_AXI_AOOORD_C0_BMSK                                                    0x10000
#define HWIO_MMSS_VBIF_VBIF_OUT_AXI_AOOO_AXI_AOOORD_C0_SHFT                                                       0x10
#define HWIO_MMSS_VBIF_VBIF_OUT_AXI_AOOO_AXI_AOOOWR_C15_BMSK                                                    0x8000
#define HWIO_MMSS_VBIF_VBIF_OUT_AXI_AOOO_AXI_AOOOWR_C15_SHFT                                                       0xf
#define HWIO_MMSS_VBIF_VBIF_OUT_AXI_AOOO_AXI_AOOOWR_C14_BMSK                                                    0x4000
#define HWIO_MMSS_VBIF_VBIF_OUT_AXI_AOOO_AXI_AOOOWR_C14_SHFT                                                       0xe
#define HWIO_MMSS_VBIF_VBIF_OUT_AXI_AOOO_AXI_AOOOWR_C13_BMSK                                                    0x2000
#define HWIO_MMSS_VBIF_VBIF_OUT_AXI_AOOO_AXI_AOOOWR_C13_SHFT                                                       0xd
#define HWIO_MMSS_VBIF_VBIF_OUT_AXI_AOOO_AXI_AOOOWR_C12_BMSK                                                    0x1000
#define HWIO_MMSS_VBIF_VBIF_OUT_AXI_AOOO_AXI_AOOOWR_C12_SHFT                                                       0xc
#define HWIO_MMSS_VBIF_VBIF_OUT_AXI_AOOO_AXI_AOOOWR_C11_BMSK                                                     0x800
#define HWIO_MMSS_VBIF_VBIF_OUT_AXI_AOOO_AXI_AOOOWR_C11_SHFT                                                       0xb
#define HWIO_MMSS_VBIF_VBIF_OUT_AXI_AOOO_AXI_AOOOWR_C10_BMSK                                                     0x400
#define HWIO_MMSS_VBIF_VBIF_OUT_AXI_AOOO_AXI_AOOOWR_C10_SHFT                                                       0xa
#define HWIO_MMSS_VBIF_VBIF_OUT_AXI_AOOO_AXI_AOOOWR_C9_BMSK                                                      0x200
#define HWIO_MMSS_VBIF_VBIF_OUT_AXI_AOOO_AXI_AOOOWR_C9_SHFT                                                        0x9
#define HWIO_MMSS_VBIF_VBIF_OUT_AXI_AOOO_AXI_AOOOWR_C8_BMSK                                                      0x100
#define HWIO_MMSS_VBIF_VBIF_OUT_AXI_AOOO_AXI_AOOOWR_C8_SHFT                                                        0x8
#define HWIO_MMSS_VBIF_VBIF_OUT_AXI_AOOO_AXI_AOOOWR_C7_BMSK                                                       0x80
#define HWIO_MMSS_VBIF_VBIF_OUT_AXI_AOOO_AXI_AOOOWR_C7_SHFT                                                        0x7
#define HWIO_MMSS_VBIF_VBIF_OUT_AXI_AOOO_AXI_AOOOWR_C6_BMSK                                                       0x40
#define HWIO_MMSS_VBIF_VBIF_OUT_AXI_AOOO_AXI_AOOOWR_C6_SHFT                                                        0x6
#define HWIO_MMSS_VBIF_VBIF_OUT_AXI_AOOO_AXI_AOOOWR_C5_BMSK                                                       0x20
#define HWIO_MMSS_VBIF_VBIF_OUT_AXI_AOOO_AXI_AOOOWR_C5_SHFT                                                        0x5
#define HWIO_MMSS_VBIF_VBIF_OUT_AXI_AOOO_AXI_AOOOWR_C4_BMSK                                                       0x10
#define HWIO_MMSS_VBIF_VBIF_OUT_AXI_AOOO_AXI_AOOOWR_C4_SHFT                                                        0x4
#define HWIO_MMSS_VBIF_VBIF_OUT_AXI_AOOO_AXI_AOOOWR_C3_BMSK                                                        0x8
#define HWIO_MMSS_VBIF_VBIF_OUT_AXI_AOOO_AXI_AOOOWR_C3_SHFT                                                        0x3
#define HWIO_MMSS_VBIF_VBIF_OUT_AXI_AOOO_AXI_AOOOWR_C2_BMSK                                                        0x4
#define HWIO_MMSS_VBIF_VBIF_OUT_AXI_AOOO_AXI_AOOOWR_C2_SHFT                                                        0x2
#define HWIO_MMSS_VBIF_VBIF_OUT_AXI_AOOO_AXI_AOOOWR_C1_BMSK                                                        0x2
#define HWIO_MMSS_VBIF_VBIF_OUT_AXI_AOOO_AXI_AOOOWR_C1_SHFT                                                        0x1
#define HWIO_MMSS_VBIF_VBIF_OUT_AXI_AOOO_AXI_AOOOWR_C0_BMSK                                                        0x1
#define HWIO_MMSS_VBIF_VBIF_OUT_AXI_AOOO_AXI_AOOOWR_C0_SHFT                                                        0x0

#define HWIO_MMSS_VBIF_VBIF_OUT_AXI_ANOALLOCATE_ADDR                                                        (VBIF_SDE_REG_BASE      + 0x00000180)
#define HWIO_MMSS_VBIF_VBIF_OUT_AXI_ANOALLOCATE_RMSK                                                            0xffff
#define HWIO_MMSS_VBIF_VBIF_OUT_AXI_ANOALLOCATE_IN          \
        in_dword_masked(HWIO_MMSS_VBIF_VBIF_OUT_AXI_ANOALLOCATE_ADDR, HWIO_MMSS_VBIF_VBIF_OUT_AXI_ANOALLOCATE_RMSK)
#define HWIO_MMSS_VBIF_VBIF_OUT_AXI_ANOALLOCATE_INM(m)      \
        in_dword_masked(HWIO_MMSS_VBIF_VBIF_OUT_AXI_ANOALLOCATE_ADDR, m)
#define HWIO_MMSS_VBIF_VBIF_OUT_AXI_ANOALLOCATE_OUT(v)      \
        out_dword(HWIO_MMSS_VBIF_VBIF_OUT_AXI_ANOALLOCATE_ADDR,v)
#define HWIO_MMSS_VBIF_VBIF_OUT_AXI_ANOALLOCATE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_VBIF_VBIF_OUT_AXI_ANOALLOCATE_ADDR,m,v,HWIO_MMSS_VBIF_VBIF_OUT_AXI_ANOALLOCATE_IN)
#define HWIO_MMSS_VBIF_VBIF_OUT_AXI_ANOALLOCATE_AXI_ANOALLOCATE_C15_BMSK                                        0x8000
#define HWIO_MMSS_VBIF_VBIF_OUT_AXI_ANOALLOCATE_AXI_ANOALLOCATE_C15_SHFT                                           0xf
#define HWIO_MMSS_VBIF_VBIF_OUT_AXI_ANOALLOCATE_AXI_ANOALLOCATE_C14_BMSK                                        0x4000
#define HWIO_MMSS_VBIF_VBIF_OUT_AXI_ANOALLOCATE_AXI_ANOALLOCATE_C14_SHFT                                           0xe
#define HWIO_MMSS_VBIF_VBIF_OUT_AXI_ANOALLOCATE_AXI_ANOALLOCATE_C13_BMSK                                        0x2000
#define HWIO_MMSS_VBIF_VBIF_OUT_AXI_ANOALLOCATE_AXI_ANOALLOCATE_C13_SHFT                                           0xd
#define HWIO_MMSS_VBIF_VBIF_OUT_AXI_ANOALLOCATE_AXI_ANOALLOCATE_C12_BMSK                                        0x1000
#define HWIO_MMSS_VBIF_VBIF_OUT_AXI_ANOALLOCATE_AXI_ANOALLOCATE_C12_SHFT                                           0xc
#define HWIO_MMSS_VBIF_VBIF_OUT_AXI_ANOALLOCATE_AXI_ANOALLOCATE_C11_BMSK                                         0x800
#define HWIO_MMSS_VBIF_VBIF_OUT_AXI_ANOALLOCATE_AXI_ANOALLOCATE_C11_SHFT                                           0xb
#define HWIO_MMSS_VBIF_VBIF_OUT_AXI_ANOALLOCATE_AXI_ANOALLOCATE_C10_BMSK                                         0x400
#define HWIO_MMSS_VBIF_VBIF_OUT_AXI_ANOALLOCATE_AXI_ANOALLOCATE_C10_SHFT                                           0xa
#define HWIO_MMSS_VBIF_VBIF_OUT_AXI_ANOALLOCATE_AXI_ANOALLOCATE_C9_BMSK                                          0x200
#define HWIO_MMSS_VBIF_VBIF_OUT_AXI_ANOALLOCATE_AXI_ANOALLOCATE_C9_SHFT                                            0x9
#define HWIO_MMSS_VBIF_VBIF_OUT_AXI_ANOALLOCATE_AXI_ANOALLOCATE_C8_BMSK                                          0x100
#define HWIO_MMSS_VBIF_VBIF_OUT_AXI_ANOALLOCATE_AXI_ANOALLOCATE_C8_SHFT                                            0x8
#define HWIO_MMSS_VBIF_VBIF_OUT_AXI_ANOALLOCATE_AXI_ANOALLOCATE_C7_BMSK                                           0x80
#define HWIO_MMSS_VBIF_VBIF_OUT_AXI_ANOALLOCATE_AXI_ANOALLOCATE_C7_SHFT                                            0x7
#define HWIO_MMSS_VBIF_VBIF_OUT_AXI_ANOALLOCATE_AXI_ANOALLOCATE_C6_BMSK                                           0x40
#define HWIO_MMSS_VBIF_VBIF_OUT_AXI_ANOALLOCATE_AXI_ANOALLOCATE_C6_SHFT                                            0x6
#define HWIO_MMSS_VBIF_VBIF_OUT_AXI_ANOALLOCATE_AXI_ANOALLOCATE_C5_BMSK                                           0x20
#define HWIO_MMSS_VBIF_VBIF_OUT_AXI_ANOALLOCATE_AXI_ANOALLOCATE_C5_SHFT                                            0x5
#define HWIO_MMSS_VBIF_VBIF_OUT_AXI_ANOALLOCATE_AXI_ANOALLOCATE_C4_BMSK                                           0x10
#define HWIO_MMSS_VBIF_VBIF_OUT_AXI_ANOALLOCATE_AXI_ANOALLOCATE_C4_SHFT                                            0x4
#define HWIO_MMSS_VBIF_VBIF_OUT_AXI_ANOALLOCATE_AXI_ANOALLOCATE_C3_BMSK                                            0x8
#define HWIO_MMSS_VBIF_VBIF_OUT_AXI_ANOALLOCATE_AXI_ANOALLOCATE_C3_SHFT                                            0x3
#define HWIO_MMSS_VBIF_VBIF_OUT_AXI_ANOALLOCATE_AXI_ANOALLOCATE_C2_BMSK                                            0x4
#define HWIO_MMSS_VBIF_VBIF_OUT_AXI_ANOALLOCATE_AXI_ANOALLOCATE_C2_SHFT                                            0x2
#define HWIO_MMSS_VBIF_VBIF_OUT_AXI_ANOALLOCATE_AXI_ANOALLOCATE_C1_BMSK                                            0x2
#define HWIO_MMSS_VBIF_VBIF_OUT_AXI_ANOALLOCATE_AXI_ANOALLOCATE_C1_SHFT                                            0x1
#define HWIO_MMSS_VBIF_VBIF_OUT_AXI_ANOALLOCATE_AXI_ANOALLOCATE_C0_BMSK                                            0x1
#define HWIO_MMSS_VBIF_VBIF_OUT_AXI_ANOALLOCATE_AXI_ANOALLOCATE_C0_SHFT                                            0x0

#define HWIO_MMSS_VBIF_VBIF_WD_TIMEOUT_ADDR                                                                 (VBIF_SDE_REG_BASE      + 0x00000184)
#define HWIO_MMSS_VBIF_VBIF_WD_TIMEOUT_RMSK                                                                    0xfffff
#define HWIO_MMSS_VBIF_VBIF_WD_TIMEOUT_IN          \
        in_dword_masked(HWIO_MMSS_VBIF_VBIF_WD_TIMEOUT_ADDR, HWIO_MMSS_VBIF_VBIF_WD_TIMEOUT_RMSK)
#define HWIO_MMSS_VBIF_VBIF_WD_TIMEOUT_INM(m)      \
        in_dword_masked(HWIO_MMSS_VBIF_VBIF_WD_TIMEOUT_ADDR, m)
#define HWIO_MMSS_VBIF_VBIF_WD_TIMEOUT_OUT(v)      \
        out_dword(HWIO_MMSS_VBIF_VBIF_WD_TIMEOUT_ADDR,v)
#define HWIO_MMSS_VBIF_VBIF_WD_TIMEOUT_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_VBIF_VBIF_WD_TIMEOUT_ADDR,m,v,HWIO_MMSS_VBIF_VBIF_WD_TIMEOUT_IN)
#define HWIO_MMSS_VBIF_VBIF_WD_TIMEOUT_WD_TIMEOUT_LOG2_BMSK                                                    0xf0000
#define HWIO_MMSS_VBIF_VBIF_WD_TIMEOUT_WD_TIMEOUT_LOG2_SHFT                                                       0x10
#define HWIO_MMSS_VBIF_VBIF_WD_TIMEOUT_WD_TIMEOUT_EN_C15_BMSK                                                   0x8000
#define HWIO_MMSS_VBIF_VBIF_WD_TIMEOUT_WD_TIMEOUT_EN_C15_SHFT                                                      0xf
#define HWIO_MMSS_VBIF_VBIF_WD_TIMEOUT_WD_TIMEOUT_EN_C14_BMSK                                                   0x4000
#define HWIO_MMSS_VBIF_VBIF_WD_TIMEOUT_WD_TIMEOUT_EN_C14_SHFT                                                      0xe
#define HWIO_MMSS_VBIF_VBIF_WD_TIMEOUT_WD_TIMEOUT_EN_C13_BMSK                                                   0x2000
#define HWIO_MMSS_VBIF_VBIF_WD_TIMEOUT_WD_TIMEOUT_EN_C13_SHFT                                                      0xd
#define HWIO_MMSS_VBIF_VBIF_WD_TIMEOUT_WD_TIMEOUT_EN_C12_BMSK                                                   0x1000
#define HWIO_MMSS_VBIF_VBIF_WD_TIMEOUT_WD_TIMEOUT_EN_C12_SHFT                                                      0xc
#define HWIO_MMSS_VBIF_VBIF_WD_TIMEOUT_WD_TIMEOUT_EN_C11_BMSK                                                    0x800
#define HWIO_MMSS_VBIF_VBIF_WD_TIMEOUT_WD_TIMEOUT_EN_C11_SHFT                                                      0xb
#define HWIO_MMSS_VBIF_VBIF_WD_TIMEOUT_WD_TIMEOUT_EN_C10_BMSK                                                    0x400
#define HWIO_MMSS_VBIF_VBIF_WD_TIMEOUT_WD_TIMEOUT_EN_C10_SHFT                                                      0xa
#define HWIO_MMSS_VBIF_VBIF_WD_TIMEOUT_WD_TIMEOUT_EN_C9_BMSK                                                     0x200
#define HWIO_MMSS_VBIF_VBIF_WD_TIMEOUT_WD_TIMEOUT_EN_C9_SHFT                                                       0x9
#define HWIO_MMSS_VBIF_VBIF_WD_TIMEOUT_WD_TIMEOUT_EN_C8_BMSK                                                     0x100
#define HWIO_MMSS_VBIF_VBIF_WD_TIMEOUT_WD_TIMEOUT_EN_C8_SHFT                                                       0x8
#define HWIO_MMSS_VBIF_VBIF_WD_TIMEOUT_WD_TIMEOUT_EN_C7_BMSK                                                      0x80
#define HWIO_MMSS_VBIF_VBIF_WD_TIMEOUT_WD_TIMEOUT_EN_C7_SHFT                                                       0x7
#define HWIO_MMSS_VBIF_VBIF_WD_TIMEOUT_WD_TIMEOUT_EN_C6_BMSK                                                      0x40
#define HWIO_MMSS_VBIF_VBIF_WD_TIMEOUT_WD_TIMEOUT_EN_C6_SHFT                                                       0x6
#define HWIO_MMSS_VBIF_VBIF_WD_TIMEOUT_WD_TIMEOUT_EN_C5_BMSK                                                      0x20
#define HWIO_MMSS_VBIF_VBIF_WD_TIMEOUT_WD_TIMEOUT_EN_C5_SHFT                                                       0x5
#define HWIO_MMSS_VBIF_VBIF_WD_TIMEOUT_WD_TIMEOUT_EN_C4_BMSK                                                      0x10
#define HWIO_MMSS_VBIF_VBIF_WD_TIMEOUT_WD_TIMEOUT_EN_C4_SHFT                                                       0x4
#define HWIO_MMSS_VBIF_VBIF_WD_TIMEOUT_WD_TIMEOUT_EN_C3_BMSK                                                       0x8
#define HWIO_MMSS_VBIF_VBIF_WD_TIMEOUT_WD_TIMEOUT_EN_C3_SHFT                                                       0x3
#define HWIO_MMSS_VBIF_VBIF_WD_TIMEOUT_WD_TIMEOUT_EN_C2_BMSK                                                       0x4
#define HWIO_MMSS_VBIF_VBIF_WD_TIMEOUT_WD_TIMEOUT_EN_C2_SHFT                                                       0x2
#define HWIO_MMSS_VBIF_VBIF_WD_TIMEOUT_WD_TIMEOUT_EN_C1_BMSK                                                       0x2
#define HWIO_MMSS_VBIF_VBIF_WD_TIMEOUT_WD_TIMEOUT_EN_C1_SHFT                                                       0x1
#define HWIO_MMSS_VBIF_VBIF_WD_TIMEOUT_WD_TIMEOUT_EN_C0_BMSK                                                       0x1
#define HWIO_MMSS_VBIF_VBIF_WD_TIMEOUT_WD_TIMEOUT_EN_C0_SHFT                                                       0x0

#define HWIO_MMSS_VBIF_VBIF_PND_ERR_ADDR                                                                    (VBIF_SDE_REG_BASE      + 0x00000190)
#define HWIO_MMSS_VBIF_VBIF_PND_ERR_RMSK                                                                        0xffff
#define HWIO_MMSS_VBIF_VBIF_PND_ERR_IN          \
        in_dword_masked(HWIO_MMSS_VBIF_VBIF_PND_ERR_ADDR, HWIO_MMSS_VBIF_VBIF_PND_ERR_RMSK)
#define HWIO_MMSS_VBIF_VBIF_PND_ERR_INM(m)      \
        in_dword_masked(HWIO_MMSS_VBIF_VBIF_PND_ERR_ADDR, m)
#define HWIO_MMSS_VBIF_VBIF_PND_ERR_CLIENT_PND_ERR_C15_BMSK                                                     0x8000
#define HWIO_MMSS_VBIF_VBIF_PND_ERR_CLIENT_PND_ERR_C15_SHFT                                                        0xf
#define HWIO_MMSS_VBIF_VBIF_PND_ERR_CLIENT_PND_ERR_C14_BMSK                                                     0x4000
#define HWIO_MMSS_VBIF_VBIF_PND_ERR_CLIENT_PND_ERR_C14_SHFT                                                        0xe
#define HWIO_MMSS_VBIF_VBIF_PND_ERR_CLIENT_PND_ERR_C13_BMSK                                                     0x2000
#define HWIO_MMSS_VBIF_VBIF_PND_ERR_CLIENT_PND_ERR_C13_SHFT                                                        0xd
#define HWIO_MMSS_VBIF_VBIF_PND_ERR_CLIENT_PND_ERR_C12_BMSK                                                     0x1000
#define HWIO_MMSS_VBIF_VBIF_PND_ERR_CLIENT_PND_ERR_C12_SHFT                                                        0xc
#define HWIO_MMSS_VBIF_VBIF_PND_ERR_CLIENT_PND_ERR_C11_BMSK                                                      0x800
#define HWIO_MMSS_VBIF_VBIF_PND_ERR_CLIENT_PND_ERR_C11_SHFT                                                        0xb
#define HWIO_MMSS_VBIF_VBIF_PND_ERR_CLIENT_PND_ERR_C10_BMSK                                                      0x400
#define HWIO_MMSS_VBIF_VBIF_PND_ERR_CLIENT_PND_ERR_C10_SHFT                                                        0xa
#define HWIO_MMSS_VBIF_VBIF_PND_ERR_CLIENT_PND_ERR_C9_BMSK                                                       0x200
#define HWIO_MMSS_VBIF_VBIF_PND_ERR_CLIENT_PND_ERR_C9_SHFT                                                         0x9
#define HWIO_MMSS_VBIF_VBIF_PND_ERR_CLIENT_PND_ERR_C8_BMSK                                                       0x100
#define HWIO_MMSS_VBIF_VBIF_PND_ERR_CLIENT_PND_ERR_C8_SHFT                                                         0x8
#define HWIO_MMSS_VBIF_VBIF_PND_ERR_CLIENT_PND_ERR_C7_BMSK                                                        0x80
#define HWIO_MMSS_VBIF_VBIF_PND_ERR_CLIENT_PND_ERR_C7_SHFT                                                         0x7
#define HWIO_MMSS_VBIF_VBIF_PND_ERR_CLIENT_PND_ERR_C6_BMSK                                                        0x40
#define HWIO_MMSS_VBIF_VBIF_PND_ERR_CLIENT_PND_ERR_C6_SHFT                                                         0x6
#define HWIO_MMSS_VBIF_VBIF_PND_ERR_CLIENT_PND_ERR_C5_BMSK                                                        0x20
#define HWIO_MMSS_VBIF_VBIF_PND_ERR_CLIENT_PND_ERR_C5_SHFT                                                         0x5
#define HWIO_MMSS_VBIF_VBIF_PND_ERR_CLIENT_PND_ERR_C4_BMSK                                                        0x10
#define HWIO_MMSS_VBIF_VBIF_PND_ERR_CLIENT_PND_ERR_C4_SHFT                                                         0x4
#define HWIO_MMSS_VBIF_VBIF_PND_ERR_CLIENT_PND_ERR_C3_BMSK                                                         0x8
#define HWIO_MMSS_VBIF_VBIF_PND_ERR_CLIENT_PND_ERR_C3_SHFT                                                         0x3
#define HWIO_MMSS_VBIF_VBIF_PND_ERR_CLIENT_PND_ERR_C2_BMSK                                                         0x4
#define HWIO_MMSS_VBIF_VBIF_PND_ERR_CLIENT_PND_ERR_C2_SHFT                                                         0x2
#define HWIO_MMSS_VBIF_VBIF_PND_ERR_CLIENT_PND_ERR_C1_BMSK                                                         0x2
#define HWIO_MMSS_VBIF_VBIF_PND_ERR_CLIENT_PND_ERR_C1_SHFT                                                         0x1
#define HWIO_MMSS_VBIF_VBIF_PND_ERR_CLIENT_PND_ERR_C0_BMSK                                                         0x1
#define HWIO_MMSS_VBIF_VBIF_PND_ERR_CLIENT_PND_ERR_C0_SHFT                                                         0x0

#define HWIO_MMSS_VBIF_VBIF_SRC_ERR_ADDR                                                                    (VBIF_SDE_REG_BASE      + 0x00000194)
#define HWIO_MMSS_VBIF_VBIF_SRC_ERR_RMSK                                                                        0xffff
#define HWIO_MMSS_VBIF_VBIF_SRC_ERR_IN          \
        in_dword_masked(HWIO_MMSS_VBIF_VBIF_SRC_ERR_ADDR, HWIO_MMSS_VBIF_VBIF_SRC_ERR_RMSK)
#define HWIO_MMSS_VBIF_VBIF_SRC_ERR_INM(m)      \
        in_dword_masked(HWIO_MMSS_VBIF_VBIF_SRC_ERR_ADDR, m)
#define HWIO_MMSS_VBIF_VBIF_SRC_ERR_CLIENT_SRC_ERR_C15_BMSK                                                     0x8000
#define HWIO_MMSS_VBIF_VBIF_SRC_ERR_CLIENT_SRC_ERR_C15_SHFT                                                        0xf
#define HWIO_MMSS_VBIF_VBIF_SRC_ERR_CLIENT_SRC_ERR_C14_BMSK                                                     0x4000
#define HWIO_MMSS_VBIF_VBIF_SRC_ERR_CLIENT_SRC_ERR_C14_SHFT                                                        0xe
#define HWIO_MMSS_VBIF_VBIF_SRC_ERR_CLIENT_SRC_ERR_C13_BMSK                                                     0x2000
#define HWIO_MMSS_VBIF_VBIF_SRC_ERR_CLIENT_SRC_ERR_C13_SHFT                                                        0xd
#define HWIO_MMSS_VBIF_VBIF_SRC_ERR_CLIENT_SRC_ERR_C12_BMSK                                                     0x1000
#define HWIO_MMSS_VBIF_VBIF_SRC_ERR_CLIENT_SRC_ERR_C12_SHFT                                                        0xc
#define HWIO_MMSS_VBIF_VBIF_SRC_ERR_CLIENT_SRC_ERR_C11_BMSK                                                      0x800
#define HWIO_MMSS_VBIF_VBIF_SRC_ERR_CLIENT_SRC_ERR_C11_SHFT                                                        0xb
#define HWIO_MMSS_VBIF_VBIF_SRC_ERR_CLIENT_SRC_ERR_C10_BMSK                                                      0x400
#define HWIO_MMSS_VBIF_VBIF_SRC_ERR_CLIENT_SRC_ERR_C10_SHFT                                                        0xa
#define HWIO_MMSS_VBIF_VBIF_SRC_ERR_CLIENT_SRC_ERR_C9_BMSK                                                       0x200
#define HWIO_MMSS_VBIF_VBIF_SRC_ERR_CLIENT_SRC_ERR_C9_SHFT                                                         0x9
#define HWIO_MMSS_VBIF_VBIF_SRC_ERR_CLIENT_SRC_ERR_C8_BMSK                                                       0x100
#define HWIO_MMSS_VBIF_VBIF_SRC_ERR_CLIENT_SRC_ERR_C8_SHFT                                                         0x8
#define HWIO_MMSS_VBIF_VBIF_SRC_ERR_CLIENT_SRC_ERR_C7_BMSK                                                        0x80
#define HWIO_MMSS_VBIF_VBIF_SRC_ERR_CLIENT_SRC_ERR_C7_SHFT                                                         0x7
#define HWIO_MMSS_VBIF_VBIF_SRC_ERR_CLIENT_SRC_ERR_C6_BMSK                                                        0x40
#define HWIO_MMSS_VBIF_VBIF_SRC_ERR_CLIENT_SRC_ERR_C6_SHFT                                                         0x6
#define HWIO_MMSS_VBIF_VBIF_SRC_ERR_CLIENT_SRC_ERR_C5_BMSK                                                        0x20
#define HWIO_MMSS_VBIF_VBIF_SRC_ERR_CLIENT_SRC_ERR_C5_SHFT                                                         0x5
#define HWIO_MMSS_VBIF_VBIF_SRC_ERR_CLIENT_SRC_ERR_C4_BMSK                                                        0x10
#define HWIO_MMSS_VBIF_VBIF_SRC_ERR_CLIENT_SRC_ERR_C4_SHFT                                                         0x4
#define HWIO_MMSS_VBIF_VBIF_SRC_ERR_CLIENT_SRC_ERR_C3_BMSK                                                         0x8
#define HWIO_MMSS_VBIF_VBIF_SRC_ERR_CLIENT_SRC_ERR_C3_SHFT                                                         0x3
#define HWIO_MMSS_VBIF_VBIF_SRC_ERR_CLIENT_SRC_ERR_C2_BMSK                                                         0x4
#define HWIO_MMSS_VBIF_VBIF_SRC_ERR_CLIENT_SRC_ERR_C2_SHFT                                                         0x2
#define HWIO_MMSS_VBIF_VBIF_SRC_ERR_CLIENT_SRC_ERR_C1_BMSK                                                         0x2
#define HWIO_MMSS_VBIF_VBIF_SRC_ERR_CLIENT_SRC_ERR_C1_SHFT                                                         0x1
#define HWIO_MMSS_VBIF_VBIF_SRC_ERR_CLIENT_SRC_ERR_C0_BMSK                                                         0x1
#define HWIO_MMSS_VBIF_VBIF_SRC_ERR_CLIENT_SRC_ERR_C0_SHFT                                                         0x0

#define HWIO_MMSS_VBIF_VBIF_ERR_MASK_ADDR                                                                   (VBIF_SDE_REG_BASE      + 0x00000198)
#define HWIO_MMSS_VBIF_VBIF_ERR_MASK_RMSK                                                                       0xffff
#define HWIO_MMSS_VBIF_VBIF_ERR_MASK_IN          \
        in_dword_masked(HWIO_MMSS_VBIF_VBIF_ERR_MASK_ADDR, HWIO_MMSS_VBIF_VBIF_ERR_MASK_RMSK)
#define HWIO_MMSS_VBIF_VBIF_ERR_MASK_INM(m)      \
        in_dword_masked(HWIO_MMSS_VBIF_VBIF_ERR_MASK_ADDR, m)
#define HWIO_MMSS_VBIF_VBIF_ERR_MASK_OUT(v)      \
        out_dword(HWIO_MMSS_VBIF_VBIF_ERR_MASK_ADDR,v)
#define HWIO_MMSS_VBIF_VBIF_ERR_MASK_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_VBIF_VBIF_ERR_MASK_ADDR,m,v,HWIO_MMSS_VBIF_VBIF_ERR_MASK_IN)
#define HWIO_MMSS_VBIF_VBIF_ERR_MASK_CLIENT_ERR_MASK_C15_BMSK                                                   0x8000
#define HWIO_MMSS_VBIF_VBIF_ERR_MASK_CLIENT_ERR_MASK_C15_SHFT                                                      0xf
#define HWIO_MMSS_VBIF_VBIF_ERR_MASK_CLIENT_ERR_MASK_C14_BMSK                                                   0x4000
#define HWIO_MMSS_VBIF_VBIF_ERR_MASK_CLIENT_ERR_MASK_C14_SHFT                                                      0xe
#define HWIO_MMSS_VBIF_VBIF_ERR_MASK_CLIENT_ERR_MASK_C13_BMSK                                                   0x2000
#define HWIO_MMSS_VBIF_VBIF_ERR_MASK_CLIENT_ERR_MASK_C13_SHFT                                                      0xd
#define HWIO_MMSS_VBIF_VBIF_ERR_MASK_CLIENT_ERR_MASK_C12_BMSK                                                   0x1000
#define HWIO_MMSS_VBIF_VBIF_ERR_MASK_CLIENT_ERR_MASK_C12_SHFT                                                      0xc
#define HWIO_MMSS_VBIF_VBIF_ERR_MASK_CLIENT_ERR_MASK_C11_BMSK                                                    0x800
#define HWIO_MMSS_VBIF_VBIF_ERR_MASK_CLIENT_ERR_MASK_C11_SHFT                                                      0xb
#define HWIO_MMSS_VBIF_VBIF_ERR_MASK_CLIENT_ERR_MASK_C10_BMSK                                                    0x400
#define HWIO_MMSS_VBIF_VBIF_ERR_MASK_CLIENT_ERR_MASK_C10_SHFT                                                      0xa
#define HWIO_MMSS_VBIF_VBIF_ERR_MASK_CLIENT_ERR_MASK_C9_BMSK                                                     0x200
#define HWIO_MMSS_VBIF_VBIF_ERR_MASK_CLIENT_ERR_MASK_C9_SHFT                                                       0x9
#define HWIO_MMSS_VBIF_VBIF_ERR_MASK_CLIENT_ERR_MASK_C8_BMSK                                                     0x100
#define HWIO_MMSS_VBIF_VBIF_ERR_MASK_CLIENT_ERR_MASK_C8_SHFT                                                       0x8
#define HWIO_MMSS_VBIF_VBIF_ERR_MASK_CLIENT_ERR_MASK_C7_BMSK                                                      0x80
#define HWIO_MMSS_VBIF_VBIF_ERR_MASK_CLIENT_ERR_MASK_C7_SHFT                                                       0x7
#define HWIO_MMSS_VBIF_VBIF_ERR_MASK_CLIENT_ERR_MASK_C6_BMSK                                                      0x40
#define HWIO_MMSS_VBIF_VBIF_ERR_MASK_CLIENT_ERR_MASK_C6_SHFT                                                       0x6
#define HWIO_MMSS_VBIF_VBIF_ERR_MASK_CLIENT_ERR_MASK_C5_BMSK                                                      0x20
#define HWIO_MMSS_VBIF_VBIF_ERR_MASK_CLIENT_ERR_MASK_C5_SHFT                                                       0x5
#define HWIO_MMSS_VBIF_VBIF_ERR_MASK_CLIENT_ERR_MASK_C4_BMSK                                                      0x10
#define HWIO_MMSS_VBIF_VBIF_ERR_MASK_CLIENT_ERR_MASK_C4_SHFT                                                       0x4
#define HWIO_MMSS_VBIF_VBIF_ERR_MASK_CLIENT_ERR_MASK_C3_BMSK                                                       0x8
#define HWIO_MMSS_VBIF_VBIF_ERR_MASK_CLIENT_ERR_MASK_C3_SHFT                                                       0x3
#define HWIO_MMSS_VBIF_VBIF_ERR_MASK_CLIENT_ERR_MASK_C2_BMSK                                                       0x4
#define HWIO_MMSS_VBIF_VBIF_ERR_MASK_CLIENT_ERR_MASK_C2_SHFT                                                       0x2
#define HWIO_MMSS_VBIF_VBIF_ERR_MASK_CLIENT_ERR_MASK_C1_BMSK                                                       0x2
#define HWIO_MMSS_VBIF_VBIF_ERR_MASK_CLIENT_ERR_MASK_C1_SHFT                                                       0x1
#define HWIO_MMSS_VBIF_VBIF_ERR_MASK_CLIENT_ERR_MASK_C0_BMSK                                                       0x1
#define HWIO_MMSS_VBIF_VBIF_ERR_MASK_CLIENT_ERR_MASK_C0_SHFT                                                       0x0

#define HWIO_MMSS_VBIF_VBIF_ERR_CLR_ADDR                                                                    (VBIF_SDE_REG_BASE      + 0x0000019c)
#define HWIO_MMSS_VBIF_VBIF_ERR_CLR_RMSK                                                                        0xffff
#define HWIO_MMSS_VBIF_VBIF_ERR_CLR_IN          \
        in_dword_masked(HWIO_MMSS_VBIF_VBIF_ERR_CLR_ADDR, HWIO_MMSS_VBIF_VBIF_ERR_CLR_RMSK)
#define HWIO_MMSS_VBIF_VBIF_ERR_CLR_INM(m)      \
        in_dword_masked(HWIO_MMSS_VBIF_VBIF_ERR_CLR_ADDR, m)
#define HWIO_MMSS_VBIF_VBIF_ERR_CLR_OUT(v)      \
        out_dword(HWIO_MMSS_VBIF_VBIF_ERR_CLR_ADDR,v)
#define HWIO_MMSS_VBIF_VBIF_ERR_CLR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_VBIF_VBIF_ERR_CLR_ADDR,m,v,HWIO_MMSS_VBIF_VBIF_ERR_CLR_IN)
#define HWIO_MMSS_VBIF_VBIF_ERR_CLR_CLIENT_ERR_CLR_C15_BMSK                                                     0x8000
#define HWIO_MMSS_VBIF_VBIF_ERR_CLR_CLIENT_ERR_CLR_C15_SHFT                                                        0xf
#define HWIO_MMSS_VBIF_VBIF_ERR_CLR_CLIENT_ERR_CLR_C14_BMSK                                                     0x4000
#define HWIO_MMSS_VBIF_VBIF_ERR_CLR_CLIENT_ERR_CLR_C14_SHFT                                                        0xe
#define HWIO_MMSS_VBIF_VBIF_ERR_CLR_CLIENT_ERR_CLR_C13_BMSK                                                     0x2000
#define HWIO_MMSS_VBIF_VBIF_ERR_CLR_CLIENT_ERR_CLR_C13_SHFT                                                        0xd
#define HWIO_MMSS_VBIF_VBIF_ERR_CLR_CLIENT_ERR_CLR_C12_BMSK                                                     0x1000
#define HWIO_MMSS_VBIF_VBIF_ERR_CLR_CLIENT_ERR_CLR_C12_SHFT                                                        0xc
#define HWIO_MMSS_VBIF_VBIF_ERR_CLR_CLIENT_ERR_CLR_C11_BMSK                                                      0x800
#define HWIO_MMSS_VBIF_VBIF_ERR_CLR_CLIENT_ERR_CLR_C11_SHFT                                                        0xb
#define HWIO_MMSS_VBIF_VBIF_ERR_CLR_CLIENT_ERR_CLR_C10_BMSK                                                      0x400
#define HWIO_MMSS_VBIF_VBIF_ERR_CLR_CLIENT_ERR_CLR_C10_SHFT                                                        0xa
#define HWIO_MMSS_VBIF_VBIF_ERR_CLR_CLIENT_ERR_CLR_C9_BMSK                                                       0x200
#define HWIO_MMSS_VBIF_VBIF_ERR_CLR_CLIENT_ERR_CLR_C9_SHFT                                                         0x9
#define HWIO_MMSS_VBIF_VBIF_ERR_CLR_CLIENT_ERR_CLR_C8_BMSK                                                       0x100
#define HWIO_MMSS_VBIF_VBIF_ERR_CLR_CLIENT_ERR_CLR_C8_SHFT                                                         0x8
#define HWIO_MMSS_VBIF_VBIF_ERR_CLR_CLIENT_ERR_CLR_C7_BMSK                                                        0x80
#define HWIO_MMSS_VBIF_VBIF_ERR_CLR_CLIENT_ERR_CLR_C7_SHFT                                                         0x7
#define HWIO_MMSS_VBIF_VBIF_ERR_CLR_CLIENT_ERR_CLR_C6_BMSK                                                        0x40
#define HWIO_MMSS_VBIF_VBIF_ERR_CLR_CLIENT_ERR_CLR_C6_SHFT                                                         0x6
#define HWIO_MMSS_VBIF_VBIF_ERR_CLR_CLIENT_ERR_CLR_C5_BMSK                                                        0x20
#define HWIO_MMSS_VBIF_VBIF_ERR_CLR_CLIENT_ERR_CLR_C5_SHFT                                                         0x5
#define HWIO_MMSS_VBIF_VBIF_ERR_CLR_CLIENT_ERR_CLR_C4_BMSK                                                        0x10
#define HWIO_MMSS_VBIF_VBIF_ERR_CLR_CLIENT_ERR_CLR_C4_SHFT                                                         0x4
#define HWIO_MMSS_VBIF_VBIF_ERR_CLR_CLIENT_ERR_CLR_C3_BMSK                                                         0x8
#define HWIO_MMSS_VBIF_VBIF_ERR_CLR_CLIENT_ERR_CLR_C3_SHFT                                                         0x3
#define HWIO_MMSS_VBIF_VBIF_ERR_CLR_CLIENT_ERR_CLR_C2_BMSK                                                         0x4
#define HWIO_MMSS_VBIF_VBIF_ERR_CLR_CLIENT_ERR_CLR_C2_SHFT                                                         0x2
#define HWIO_MMSS_VBIF_VBIF_ERR_CLR_CLIENT_ERR_CLR_C1_BMSK                                                         0x2
#define HWIO_MMSS_VBIF_VBIF_ERR_CLR_CLIENT_ERR_CLR_C1_SHFT                                                         0x1
#define HWIO_MMSS_VBIF_VBIF_ERR_CLR_CLIENT_ERR_CLR_C0_BMSK                                                         0x1
#define HWIO_MMSS_VBIF_VBIF_ERR_CLR_CLIENT_ERR_CLR_C0_SHFT                                                         0x0

#define HWIO_MMSS_VBIF_VBIF_ERR_INFO_ADDR                                                                   (VBIF_SDE_REG_BASE      + 0x000001a0)
#define HWIO_MMSS_VBIF_VBIF_ERR_INFO_RMSK                                                                      0x7ffff
#define HWIO_MMSS_VBIF_VBIF_ERR_INFO_IN          \
        in_dword_masked(HWIO_MMSS_VBIF_VBIF_ERR_INFO_ADDR, HWIO_MMSS_VBIF_VBIF_ERR_INFO_RMSK)
#define HWIO_MMSS_VBIF_VBIF_ERR_INFO_INM(m)      \
        in_dword_masked(HWIO_MMSS_VBIF_VBIF_ERR_INFO_ADDR, m)
#define HWIO_MMSS_VBIF_VBIF_ERR_INFO_OUT(v)      \
        out_dword(HWIO_MMSS_VBIF_VBIF_ERR_INFO_ADDR,v)
#define HWIO_MMSS_VBIF_VBIF_ERR_INFO_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_VBIF_VBIF_ERR_INFO_ADDR,m,v,HWIO_MMSS_VBIF_VBIF_ERR_INFO_IN)
#define HWIO_MMSS_VBIF_VBIF_ERR_INFO_CLIENT_TID_BMSK                                                           0x40000
#define HWIO_MMSS_VBIF_VBIF_ERR_INFO_CLIENT_TID_SHFT                                                              0x12
#define HWIO_MMSS_VBIF_VBIF_ERR_INFO_CLIENT_MID_BMSK                                                           0x3fc00
#define HWIO_MMSS_VBIF_VBIF_ERR_INFO_CLIENT_MID_SHFT                                                               0xa
#define HWIO_MMSS_VBIF_VBIF_ERR_INFO_AXI_RESP_BMSK                                                               0x380
#define HWIO_MMSS_VBIF_VBIF_ERR_INFO_AXI_RESP_SHFT                                                                 0x7
#define HWIO_MMSS_VBIF_VBIF_ERR_INFO_ERR_TYPE_BMSK                                                                0x70
#define HWIO_MMSS_VBIF_VBIF_ERR_INFO_ERR_TYPE_SHFT                                                                 0x4
#define HWIO_MMSS_VBIF_VBIF_ERR_INFO_CLIENT_SEL_BMSK                                                               0xf
#define HWIO_MMSS_VBIF_VBIF_ERR_INFO_CLIENT_SEL_SHFT                                                               0x0

#define HWIO_MMSS_VBIF_VBIF_ERR_INFO_1_ADDR                                                                 (VBIF_SDE_REG_BASE      + 0x000001a4)
#define HWIO_MMSS_VBIF_VBIF_ERR_INFO_1_RMSK                                                                        0xf
#define HWIO_MMSS_VBIF_VBIF_ERR_INFO_1_IN          \
        in_dword_masked(HWIO_MMSS_VBIF_VBIF_ERR_INFO_1_ADDR, HWIO_MMSS_VBIF_VBIF_ERR_INFO_1_RMSK)
#define HWIO_MMSS_VBIF_VBIF_ERR_INFO_1_INM(m)      \
        in_dword_masked(HWIO_MMSS_VBIF_VBIF_ERR_INFO_1_ADDR, m)
#define HWIO_MMSS_VBIF_VBIF_ERR_INFO_1_UBWC_ERR_TYPE_BMSK                                                          0xf
#define HWIO_MMSS_VBIF_VBIF_ERR_INFO_1_UBWC_ERR_TYPE_SHFT                                                          0x0

#define HWIO_MMSS_VBIF_VBIF_AXI_TEST_CTL_ADDR                                                               (VBIF_SDE_REG_BASE      + 0x000001b0)
#define HWIO_MMSS_VBIF_VBIF_AXI_TEST_CTL_RMSK                                                                 0x3333ff
#define HWIO_MMSS_VBIF_VBIF_AXI_TEST_CTL_IN          \
        in_dword_masked(HWIO_MMSS_VBIF_VBIF_AXI_TEST_CTL_ADDR, HWIO_MMSS_VBIF_VBIF_AXI_TEST_CTL_RMSK)
#define HWIO_MMSS_VBIF_VBIF_AXI_TEST_CTL_INM(m)      \
        in_dword_masked(HWIO_MMSS_VBIF_VBIF_AXI_TEST_CTL_ADDR, m)
#define HWIO_MMSS_VBIF_VBIF_AXI_TEST_CTL_OUT(v)      \
        out_dword(HWIO_MMSS_VBIF_VBIF_AXI_TEST_CTL_ADDR,v)
#define HWIO_MMSS_VBIF_VBIF_AXI_TEST_CTL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_VBIF_VBIF_AXI_TEST_CTL_ADDR,m,v,HWIO_MMSS_VBIF_VBIF_AXI_TEST_CTL_IN)
#define HWIO_MMSS_VBIF_VBIF_AXI_TEST_CTL_AXI_RD_LAT_REP_EN_A1_BMSK                                            0x200000
#define HWIO_MMSS_VBIF_VBIF_AXI_TEST_CTL_AXI_RD_LAT_REP_EN_A1_SHFT                                                0x15
#define HWIO_MMSS_VBIF_VBIF_AXI_TEST_CTL_AXI_RD_LAT_REP_EN_A0_BMSK                                            0x100000
#define HWIO_MMSS_VBIF_VBIF_AXI_TEST_CTL_AXI_RD_LAT_REP_EN_A0_SHFT                                                0x14
#define HWIO_MMSS_VBIF_VBIF_AXI_TEST_CTL_AXI_MISR_RES_A1_BMSK                                                  0x20000
#define HWIO_MMSS_VBIF_VBIF_AXI_TEST_CTL_AXI_MISR_RES_A1_SHFT                                                     0x11
#define HWIO_MMSS_VBIF_VBIF_AXI_TEST_CTL_AXI_MISR_RES_A0_BMSK                                                  0x10000
#define HWIO_MMSS_VBIF_VBIF_AXI_TEST_CTL_AXI_MISR_RES_A0_SHFT                                                     0x10
#define HWIO_MMSS_VBIF_VBIF_AXI_TEST_CTL_AXI_MISR_EN_A1_BMSK                                                    0x2000
#define HWIO_MMSS_VBIF_VBIF_AXI_TEST_CTL_AXI_MISR_EN_A1_SHFT                                                       0xd
#define HWIO_MMSS_VBIF_VBIF_AXI_TEST_CTL_AXI_MISR_EN_A0_BMSK                                                    0x1000
#define HWIO_MMSS_VBIF_VBIF_AXI_TEST_CTL_AXI_MISR_EN_A0_SHFT                                                       0xc
#define HWIO_MMSS_VBIF_VBIF_AXI_TEST_CTL_AXI_MISR_WD_A1_BMSK                                                     0x200
#define HWIO_MMSS_VBIF_VBIF_AXI_TEST_CTL_AXI_MISR_WD_A1_SHFT                                                       0x9
#define HWIO_MMSS_VBIF_VBIF_AXI_TEST_CTL_AXI_MISR_WD_A0_BMSK                                                     0x100
#define HWIO_MMSS_VBIF_VBIF_AXI_TEST_CTL_AXI_MISR_WD_A0_SHFT                                                       0x8
#define HWIO_MMSS_VBIF_VBIF_AXI_TEST_CTL_AXI_CTR_EN_BMSK                                                          0x80
#define HWIO_MMSS_VBIF_VBIF_AXI_TEST_CTL_AXI_CTR_EN_SHFT                                                           0x7
#define HWIO_MMSS_VBIF_VBIF_AXI_TEST_CTL_AXI_CTR_RES_BMSK                                                         0x40
#define HWIO_MMSS_VBIF_VBIF_AXI_TEST_CTL_AXI_CTR_RES_SHFT                                                          0x6
#define HWIO_MMSS_VBIF_VBIF_AXI_TEST_CTL_AXI_TEST_ARB_SEL_BMSK                                                    0x30
#define HWIO_MMSS_VBIF_VBIF_AXI_TEST_CTL_AXI_TEST_ARB_SEL_SHFT                                                     0x4
#define HWIO_MMSS_VBIF_VBIF_AXI_TEST_CTL_AXI_TEST_OUT_SEL_BMSK                                                     0xf
#define HWIO_MMSS_VBIF_VBIF_AXI_TEST_CTL_AXI_TEST_OUT_SEL_SHFT                                                     0x0

#define HWIO_MMSS_VBIF_VBIF_AXI_TEST_OUT_ADDR                                                               (VBIF_SDE_REG_BASE      + 0x000001b4)
#define HWIO_MMSS_VBIF_VBIF_AXI_TEST_OUT_RMSK                                                               0xffffffff
#define HWIO_MMSS_VBIF_VBIF_AXI_TEST_OUT_IN          \
        in_dword_masked(HWIO_MMSS_VBIF_VBIF_AXI_TEST_OUT_ADDR, HWIO_MMSS_VBIF_VBIF_AXI_TEST_OUT_RMSK)
#define HWIO_MMSS_VBIF_VBIF_AXI_TEST_OUT_INM(m)      \
        in_dword_masked(HWIO_MMSS_VBIF_VBIF_AXI_TEST_OUT_ADDR, m)
#define HWIO_MMSS_VBIF_VBIF_AXI_TEST_OUT_AXI_TEST_OUT_BUS_BMSK                                              0xffffffff
#define HWIO_MMSS_VBIF_VBIF_AXI_TEST_OUT_AXI_TEST_OUT_BUS_SHFT                                                     0x0

#define HWIO_MMSS_VBIF_VBIF_DDR_OUTPUT_RECOVERABLE_HALT_CTRL0_ADDR                                          (VBIF_SDE_REG_BASE      + 0x00002000)
#define HWIO_MMSS_VBIF_VBIF_DDR_OUTPUT_RECOVERABLE_HALT_CTRL0_RMSK                                                 0x1
#define HWIO_MMSS_VBIF_VBIF_DDR_OUTPUT_RECOVERABLE_HALT_CTRL0_IN          \
        in_dword_masked(HWIO_MMSS_VBIF_VBIF_DDR_OUTPUT_RECOVERABLE_HALT_CTRL0_ADDR, HWIO_MMSS_VBIF_VBIF_DDR_OUTPUT_RECOVERABLE_HALT_CTRL0_RMSK)
#define HWIO_MMSS_VBIF_VBIF_DDR_OUTPUT_RECOVERABLE_HALT_CTRL0_INM(m)      \
        in_dword_masked(HWIO_MMSS_VBIF_VBIF_DDR_OUTPUT_RECOVERABLE_HALT_CTRL0_ADDR, m)
#define HWIO_MMSS_VBIF_VBIF_DDR_OUTPUT_RECOVERABLE_HALT_CTRL0_OUT(v)      \
        out_dword(HWIO_MMSS_VBIF_VBIF_DDR_OUTPUT_RECOVERABLE_HALT_CTRL0_ADDR,v)
#define HWIO_MMSS_VBIF_VBIF_DDR_OUTPUT_RECOVERABLE_HALT_CTRL0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_VBIF_VBIF_DDR_OUTPUT_RECOVERABLE_HALT_CTRL0_ADDR,m,v,HWIO_MMSS_VBIF_VBIF_DDR_OUTPUT_RECOVERABLE_HALT_CTRL0_IN)
#define HWIO_MMSS_VBIF_VBIF_DDR_OUTPUT_RECOVERABLE_HALT_CTRL0_DDR_OUTPUT_RECOVERABLE_HALT_REQ_BMSK                 0x1
#define HWIO_MMSS_VBIF_VBIF_DDR_OUTPUT_RECOVERABLE_HALT_CTRL0_DDR_OUTPUT_RECOVERABLE_HALT_REQ_SHFT                 0x0

#define HWIO_MMSS_VBIF_VBIF_DDR_OUTPUT_RECOVERABLE_HALT_CTRL1_ADDR                                          (VBIF_SDE_REG_BASE      + 0x00002004)
#define HWIO_MMSS_VBIF_VBIF_DDR_OUTPUT_RECOVERABLE_HALT_CTRL1_RMSK                                                 0x1
#define HWIO_MMSS_VBIF_VBIF_DDR_OUTPUT_RECOVERABLE_HALT_CTRL1_IN          \
        in_dword_masked(HWIO_MMSS_VBIF_VBIF_DDR_OUTPUT_RECOVERABLE_HALT_CTRL1_ADDR, HWIO_MMSS_VBIF_VBIF_DDR_OUTPUT_RECOVERABLE_HALT_CTRL1_RMSK)
#define HWIO_MMSS_VBIF_VBIF_DDR_OUTPUT_RECOVERABLE_HALT_CTRL1_INM(m)      \
        in_dword_masked(HWIO_MMSS_VBIF_VBIF_DDR_OUTPUT_RECOVERABLE_HALT_CTRL1_ADDR, m)
#define HWIO_MMSS_VBIF_VBIF_DDR_OUTPUT_RECOVERABLE_HALT_CTRL1_DDR_OUTPUT_RECOVERABLE_HALT_ACK_BMSK                 0x1
#define HWIO_MMSS_VBIF_VBIF_DDR_OUTPUT_RECOVERABLE_HALT_CTRL1_DDR_OUTPUT_RECOVERABLE_HALT_ACK_SHFT                 0x0

#define HWIO_MMSS_VBIF_VBIF_XIN_HALT_CTRL0_ADDR                                                             (VBIF_SDE_REG_BASE      + 0x00000200)
#define HWIO_MMSS_VBIF_VBIF_XIN_HALT_CTRL0_RMSK                                                                 0xffff
#define HWIO_MMSS_VBIF_VBIF_XIN_HALT_CTRL0_IN          \
        in_dword_masked(HWIO_MMSS_VBIF_VBIF_XIN_HALT_CTRL0_ADDR, HWIO_MMSS_VBIF_VBIF_XIN_HALT_CTRL0_RMSK)
#define HWIO_MMSS_VBIF_VBIF_XIN_HALT_CTRL0_INM(m)      \
        in_dword_masked(HWIO_MMSS_VBIF_VBIF_XIN_HALT_CTRL0_ADDR, m)
#define HWIO_MMSS_VBIF_VBIF_XIN_HALT_CTRL0_OUT(v)      \
        out_dword(HWIO_MMSS_VBIF_VBIF_XIN_HALT_CTRL0_ADDR,v)
#define HWIO_MMSS_VBIF_VBIF_XIN_HALT_CTRL0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_VBIF_VBIF_XIN_HALT_CTRL0_ADDR,m,v,HWIO_MMSS_VBIF_VBIF_XIN_HALT_CTRL0_IN)
#define HWIO_MMSS_VBIF_VBIF_XIN_HALT_CTRL0_HALT_REQ_C15_BMSK                                                    0x8000
#define HWIO_MMSS_VBIF_VBIF_XIN_HALT_CTRL0_HALT_REQ_C15_SHFT                                                       0xf
#define HWIO_MMSS_VBIF_VBIF_XIN_HALT_CTRL0_HALT_REQ_C14_BMSK                                                    0x4000
#define HWIO_MMSS_VBIF_VBIF_XIN_HALT_CTRL0_HALT_REQ_C14_SHFT                                                       0xe
#define HWIO_MMSS_VBIF_VBIF_XIN_HALT_CTRL0_HALT_REQ_C13_BMSK                                                    0x2000
#define HWIO_MMSS_VBIF_VBIF_XIN_HALT_CTRL0_HALT_REQ_C13_SHFT                                                       0xd
#define HWIO_MMSS_VBIF_VBIF_XIN_HALT_CTRL0_HALT_REQ_C12_BMSK                                                    0x1000
#define HWIO_MMSS_VBIF_VBIF_XIN_HALT_CTRL0_HALT_REQ_C12_SHFT                                                       0xc
#define HWIO_MMSS_VBIF_VBIF_XIN_HALT_CTRL0_HALT_REQ_C11_BMSK                                                     0x800
#define HWIO_MMSS_VBIF_VBIF_XIN_HALT_CTRL0_HALT_REQ_C11_SHFT                                                       0xb
#define HWIO_MMSS_VBIF_VBIF_XIN_HALT_CTRL0_HALT_REQ_C10_BMSK                                                     0x400
#define HWIO_MMSS_VBIF_VBIF_XIN_HALT_CTRL0_HALT_REQ_C10_SHFT                                                       0xa
#define HWIO_MMSS_VBIF_VBIF_XIN_HALT_CTRL0_HALT_REQ_C9_BMSK                                                      0x200
#define HWIO_MMSS_VBIF_VBIF_XIN_HALT_CTRL0_HALT_REQ_C9_SHFT                                                        0x9
#define HWIO_MMSS_VBIF_VBIF_XIN_HALT_CTRL0_HALT_REQ_C8_BMSK                                                      0x100
#define HWIO_MMSS_VBIF_VBIF_XIN_HALT_CTRL0_HALT_REQ_C8_SHFT                                                        0x8
#define HWIO_MMSS_VBIF_VBIF_XIN_HALT_CTRL0_HALT_REQ_C7_BMSK                                                       0x80
#define HWIO_MMSS_VBIF_VBIF_XIN_HALT_CTRL0_HALT_REQ_C7_SHFT                                                        0x7
#define HWIO_MMSS_VBIF_VBIF_XIN_HALT_CTRL0_HALT_REQ_C6_BMSK                                                       0x40
#define HWIO_MMSS_VBIF_VBIF_XIN_HALT_CTRL0_HALT_REQ_C6_SHFT                                                        0x6
#define HWIO_MMSS_VBIF_VBIF_XIN_HALT_CTRL0_HALT_REQ_C5_BMSK                                                       0x20
#define HWIO_MMSS_VBIF_VBIF_XIN_HALT_CTRL0_HALT_REQ_C5_SHFT                                                        0x5
#define HWIO_MMSS_VBIF_VBIF_XIN_HALT_CTRL0_HALT_REQ_C4_BMSK                                                       0x10
#define HWIO_MMSS_VBIF_VBIF_XIN_HALT_CTRL0_HALT_REQ_C4_SHFT                                                        0x4
#define HWIO_MMSS_VBIF_VBIF_XIN_HALT_CTRL0_HALT_REQ_C3_BMSK                                                        0x8
#define HWIO_MMSS_VBIF_VBIF_XIN_HALT_CTRL0_HALT_REQ_C3_SHFT                                                        0x3
#define HWIO_MMSS_VBIF_VBIF_XIN_HALT_CTRL0_HALT_REQ_C2_BMSK                                                        0x4
#define HWIO_MMSS_VBIF_VBIF_XIN_HALT_CTRL0_HALT_REQ_C2_SHFT                                                        0x2
#define HWIO_MMSS_VBIF_VBIF_XIN_HALT_CTRL0_HALT_REQ_C1_BMSK                                                        0x2
#define HWIO_MMSS_VBIF_VBIF_XIN_HALT_CTRL0_HALT_REQ_C1_SHFT                                                        0x1
#define HWIO_MMSS_VBIF_VBIF_XIN_HALT_CTRL0_HALT_REQ_C0_BMSK                                                        0x1
#define HWIO_MMSS_VBIF_VBIF_XIN_HALT_CTRL0_HALT_REQ_C0_SHFT                                                        0x0

#define HWIO_MMSS_VBIF_VBIF_XIN_HALT_CTRL1_ADDR                                                             (VBIF_SDE_REG_BASE      + 0x00000204)
#define HWIO_MMSS_VBIF_VBIF_XIN_HALT_CTRL1_RMSK                                                             0xffffffff
#define HWIO_MMSS_VBIF_VBIF_XIN_HALT_CTRL1_IN          \
        in_dword_masked(HWIO_MMSS_VBIF_VBIF_XIN_HALT_CTRL1_ADDR, HWIO_MMSS_VBIF_VBIF_XIN_HALT_CTRL1_RMSK)
#define HWIO_MMSS_VBIF_VBIF_XIN_HALT_CTRL1_INM(m)      \
        in_dword_masked(HWIO_MMSS_VBIF_VBIF_XIN_HALT_CTRL1_ADDR, m)
#define HWIO_MMSS_VBIF_VBIF_XIN_HALT_CTRL1_HALT_IDLE_C15_BMSK                                               0x80000000
#define HWIO_MMSS_VBIF_VBIF_XIN_HALT_CTRL1_HALT_IDLE_C15_SHFT                                                     0x1f
#define HWIO_MMSS_VBIF_VBIF_XIN_HALT_CTRL1_HALT_IDLE_C14_BMSK                                               0x40000000
#define HWIO_MMSS_VBIF_VBIF_XIN_HALT_CTRL1_HALT_IDLE_C14_SHFT                                                     0x1e
#define HWIO_MMSS_VBIF_VBIF_XIN_HALT_CTRL1_HALT_IDLE_C13_BMSK                                               0x20000000
#define HWIO_MMSS_VBIF_VBIF_XIN_HALT_CTRL1_HALT_IDLE_C13_SHFT                                                     0x1d
#define HWIO_MMSS_VBIF_VBIF_XIN_HALT_CTRL1_HALT_IDLE_C12_BMSK                                               0x10000000
#define HWIO_MMSS_VBIF_VBIF_XIN_HALT_CTRL1_HALT_IDLE_C12_SHFT                                                     0x1c
#define HWIO_MMSS_VBIF_VBIF_XIN_HALT_CTRL1_HALT_IDLE_C11_BMSK                                                0x8000000
#define HWIO_MMSS_VBIF_VBIF_XIN_HALT_CTRL1_HALT_IDLE_C11_SHFT                                                     0x1b
#define HWIO_MMSS_VBIF_VBIF_XIN_HALT_CTRL1_HALT_IDLE_C10_BMSK                                                0x4000000
#define HWIO_MMSS_VBIF_VBIF_XIN_HALT_CTRL1_HALT_IDLE_C10_SHFT                                                     0x1a
#define HWIO_MMSS_VBIF_VBIF_XIN_HALT_CTRL1_HALT_IDLE_C9_BMSK                                                 0x2000000
#define HWIO_MMSS_VBIF_VBIF_XIN_HALT_CTRL1_HALT_IDLE_C9_SHFT                                                      0x19
#define HWIO_MMSS_VBIF_VBIF_XIN_HALT_CTRL1_HALT_IDLE_C8_BMSK                                                 0x1000000
#define HWIO_MMSS_VBIF_VBIF_XIN_HALT_CTRL1_HALT_IDLE_C8_SHFT                                                      0x18
#define HWIO_MMSS_VBIF_VBIF_XIN_HALT_CTRL1_HALT_IDLE_C7_BMSK                                                  0x800000
#define HWIO_MMSS_VBIF_VBIF_XIN_HALT_CTRL1_HALT_IDLE_C7_SHFT                                                      0x17
#define HWIO_MMSS_VBIF_VBIF_XIN_HALT_CTRL1_HALT_IDLE_C6_BMSK                                                  0x400000
#define HWIO_MMSS_VBIF_VBIF_XIN_HALT_CTRL1_HALT_IDLE_C6_SHFT                                                      0x16
#define HWIO_MMSS_VBIF_VBIF_XIN_HALT_CTRL1_HALT_IDLE_C5_BMSK                                                  0x200000
#define HWIO_MMSS_VBIF_VBIF_XIN_HALT_CTRL1_HALT_IDLE_C5_SHFT                                                      0x15
#define HWIO_MMSS_VBIF_VBIF_XIN_HALT_CTRL1_HALT_IDLE_C4_BMSK                                                  0x100000
#define HWIO_MMSS_VBIF_VBIF_XIN_HALT_CTRL1_HALT_IDLE_C4_SHFT                                                      0x14
#define HWIO_MMSS_VBIF_VBIF_XIN_HALT_CTRL1_HALT_IDLE_C3_BMSK                                                   0x80000
#define HWIO_MMSS_VBIF_VBIF_XIN_HALT_CTRL1_HALT_IDLE_C3_SHFT                                                      0x13
#define HWIO_MMSS_VBIF_VBIF_XIN_HALT_CTRL1_HALT_IDLE_C2_BMSK                                                   0x40000
#define HWIO_MMSS_VBIF_VBIF_XIN_HALT_CTRL1_HALT_IDLE_C2_SHFT                                                      0x12
#define HWIO_MMSS_VBIF_VBIF_XIN_HALT_CTRL1_HALT_IDLE_C1_BMSK                                                   0x20000
#define HWIO_MMSS_VBIF_VBIF_XIN_HALT_CTRL1_HALT_IDLE_C1_SHFT                                                      0x11
#define HWIO_MMSS_VBIF_VBIF_XIN_HALT_CTRL1_HALT_IDLE_C0_BMSK                                                   0x10000
#define HWIO_MMSS_VBIF_VBIF_XIN_HALT_CTRL1_HALT_IDLE_C0_SHFT                                                      0x10
#define HWIO_MMSS_VBIF_VBIF_XIN_HALT_CTRL1_HALT_ACK_C15_BMSK                                                    0x8000
#define HWIO_MMSS_VBIF_VBIF_XIN_HALT_CTRL1_HALT_ACK_C15_SHFT                                                       0xf
#define HWIO_MMSS_VBIF_VBIF_XIN_HALT_CTRL1_HALT_ACK_C14_BMSK                                                    0x4000
#define HWIO_MMSS_VBIF_VBIF_XIN_HALT_CTRL1_HALT_ACK_C14_SHFT                                                       0xe
#define HWIO_MMSS_VBIF_VBIF_XIN_HALT_CTRL1_HALT_ACK_C13_BMSK                                                    0x2000
#define HWIO_MMSS_VBIF_VBIF_XIN_HALT_CTRL1_HALT_ACK_C13_SHFT                                                       0xd
#define HWIO_MMSS_VBIF_VBIF_XIN_HALT_CTRL1_HALT_ACK_C12_BMSK                                                    0x1000
#define HWIO_MMSS_VBIF_VBIF_XIN_HALT_CTRL1_HALT_ACK_C12_SHFT                                                       0xc
#define HWIO_MMSS_VBIF_VBIF_XIN_HALT_CTRL1_HALT_ACK_C11_BMSK                                                     0x800
#define HWIO_MMSS_VBIF_VBIF_XIN_HALT_CTRL1_HALT_ACK_C11_SHFT                                                       0xb
#define HWIO_MMSS_VBIF_VBIF_XIN_HALT_CTRL1_HALT_ACK_C10_BMSK                                                     0x400
#define HWIO_MMSS_VBIF_VBIF_XIN_HALT_CTRL1_HALT_ACK_C10_SHFT                                                       0xa
#define HWIO_MMSS_VBIF_VBIF_XIN_HALT_CTRL1_HALT_ACK_C9_BMSK                                                      0x200
#define HWIO_MMSS_VBIF_VBIF_XIN_HALT_CTRL1_HALT_ACK_C9_SHFT                                                        0x9
#define HWIO_MMSS_VBIF_VBIF_XIN_HALT_CTRL1_HALT_ACK_C8_BMSK                                                      0x100
#define HWIO_MMSS_VBIF_VBIF_XIN_HALT_CTRL1_HALT_ACK_C8_SHFT                                                        0x8
#define HWIO_MMSS_VBIF_VBIF_XIN_HALT_CTRL1_HALT_ACK_C7_BMSK                                                       0x80
#define HWIO_MMSS_VBIF_VBIF_XIN_HALT_CTRL1_HALT_ACK_C7_SHFT                                                        0x7
#define HWIO_MMSS_VBIF_VBIF_XIN_HALT_CTRL1_HALT_ACK_C6_BMSK                                                       0x40
#define HWIO_MMSS_VBIF_VBIF_XIN_HALT_CTRL1_HALT_ACK_C6_SHFT                                                        0x6
#define HWIO_MMSS_VBIF_VBIF_XIN_HALT_CTRL1_HALT_ACK_C5_BMSK                                                       0x20
#define HWIO_MMSS_VBIF_VBIF_XIN_HALT_CTRL1_HALT_ACK_C5_SHFT                                                        0x5
#define HWIO_MMSS_VBIF_VBIF_XIN_HALT_CTRL1_HALT_ACK_C4_BMSK                                                       0x10
#define HWIO_MMSS_VBIF_VBIF_XIN_HALT_CTRL1_HALT_ACK_C4_SHFT                                                        0x4
#define HWIO_MMSS_VBIF_VBIF_XIN_HALT_CTRL1_HALT_ACK_C3_BMSK                                                        0x8
#define HWIO_MMSS_VBIF_VBIF_XIN_HALT_CTRL1_HALT_ACK_C3_SHFT                                                        0x3
#define HWIO_MMSS_VBIF_VBIF_XIN_HALT_CTRL1_HALT_ACK_C2_BMSK                                                        0x4
#define HWIO_MMSS_VBIF_VBIF_XIN_HALT_CTRL1_HALT_ACK_C2_SHFT                                                        0x2
#define HWIO_MMSS_VBIF_VBIF_XIN_HALT_CTRL1_HALT_ACK_C1_BMSK                                                        0x2
#define HWIO_MMSS_VBIF_VBIF_XIN_HALT_CTRL1_HALT_ACK_C1_SHFT                                                        0x1
#define HWIO_MMSS_VBIF_VBIF_XIN_HALT_CTRL1_HALT_ACK_C0_BMSK                                                        0x1
#define HWIO_MMSS_VBIF_VBIF_XIN_HALT_CTRL1_HALT_ACK_C0_SHFT                                                        0x0

#define HWIO_MMSS_VBIF_VBIF_AXI_HALT_CTRL0_ADDR                                                             (VBIF_SDE_REG_BASE      + 0x00000208)
#define HWIO_MMSS_VBIF_VBIF_AXI_HALT_CTRL0_RMSK                                                                    0x1
#define HWIO_MMSS_VBIF_VBIF_AXI_HALT_CTRL0_IN          \
        in_dword_masked(HWIO_MMSS_VBIF_VBIF_AXI_HALT_CTRL0_ADDR, HWIO_MMSS_VBIF_VBIF_AXI_HALT_CTRL0_RMSK)
#define HWIO_MMSS_VBIF_VBIF_AXI_HALT_CTRL0_INM(m)      \
        in_dword_masked(HWIO_MMSS_VBIF_VBIF_AXI_HALT_CTRL0_ADDR, m)
#define HWIO_MMSS_VBIF_VBIF_AXI_HALT_CTRL0_OUT(v)      \
        out_dword(HWIO_MMSS_VBIF_VBIF_AXI_HALT_CTRL0_ADDR,v)
#define HWIO_MMSS_VBIF_VBIF_AXI_HALT_CTRL0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_VBIF_VBIF_AXI_HALT_CTRL0_ADDR,m,v,HWIO_MMSS_VBIF_VBIF_AXI_HALT_CTRL0_IN)
#define HWIO_MMSS_VBIF_VBIF_AXI_HALT_CTRL0_HALT_REQ_BMSK                                                           0x1
#define HWIO_MMSS_VBIF_VBIF_AXI_HALT_CTRL0_HALT_REQ_SHFT                                                           0x0

#define HWIO_MMSS_VBIF_VBIF_AXI_HALT_CTRL1_ADDR                                                             (VBIF_SDE_REG_BASE      + 0x0000020c)
#define HWIO_MMSS_VBIF_VBIF_AXI_HALT_CTRL1_RMSK                                                                   0x31
#define HWIO_MMSS_VBIF_VBIF_AXI_HALT_CTRL1_IN          \
        in_dword_masked(HWIO_MMSS_VBIF_VBIF_AXI_HALT_CTRL1_ADDR, HWIO_MMSS_VBIF_VBIF_AXI_HALT_CTRL1_RMSK)
#define HWIO_MMSS_VBIF_VBIF_AXI_HALT_CTRL1_INM(m)      \
        in_dword_masked(HWIO_MMSS_VBIF_VBIF_AXI_HALT_CTRL1_ADDR, m)
#define HWIO_MMSS_VBIF_VBIF_AXI_HALT_CTRL1_HALT_IDLE_A1_BMSK                                                      0x20
#define HWIO_MMSS_VBIF_VBIF_AXI_HALT_CTRL1_HALT_IDLE_A1_SHFT                                                       0x5
#define HWIO_MMSS_VBIF_VBIF_AXI_HALT_CTRL1_HALT_IDLE_A0_BMSK                                                      0x10
#define HWIO_MMSS_VBIF_VBIF_AXI_HALT_CTRL1_HALT_IDLE_A0_SHFT                                                       0x4
#define HWIO_MMSS_VBIF_VBIF_AXI_HALT_CTRL1_HALT_ACK_BMSK                                                           0x1
#define HWIO_MMSS_VBIF_VBIF_AXI_HALT_CTRL1_HALT_ACK_SHFT                                                           0x0

#define HWIO_MMSS_VBIF_VBIF_TEST_BUS_OUT_CTRL_ADDR                                                          (VBIF_SDE_REG_BASE      + 0x00000210)
#define HWIO_MMSS_VBIF_VBIF_TEST_BUS_OUT_CTRL_RMSK                                                                 0x1
#define HWIO_MMSS_VBIF_VBIF_TEST_BUS_OUT_CTRL_IN          \
        in_dword_masked(HWIO_MMSS_VBIF_VBIF_TEST_BUS_OUT_CTRL_ADDR, HWIO_MMSS_VBIF_VBIF_TEST_BUS_OUT_CTRL_RMSK)
#define HWIO_MMSS_VBIF_VBIF_TEST_BUS_OUT_CTRL_INM(m)      \
        in_dword_masked(HWIO_MMSS_VBIF_VBIF_TEST_BUS_OUT_CTRL_ADDR, m)
#define HWIO_MMSS_VBIF_VBIF_TEST_BUS_OUT_CTRL_OUT(v)      \
        out_dword(HWIO_MMSS_VBIF_VBIF_TEST_BUS_OUT_CTRL_ADDR,v)
#define HWIO_MMSS_VBIF_VBIF_TEST_BUS_OUT_CTRL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_VBIF_VBIF_TEST_BUS_OUT_CTRL_ADDR,m,v,HWIO_MMSS_VBIF_VBIF_TEST_BUS_OUT_CTRL_IN)
#define HWIO_MMSS_VBIF_VBIF_TEST_BUS_OUT_CTRL_TEST_BUS_CTRL_EN_BMSK                                                0x1
#define HWIO_MMSS_VBIF_VBIF_TEST_BUS_OUT_CTRL_TEST_BUS_CTRL_EN_SHFT                                                0x0

#define HWIO_MMSS_VBIF_VBIF_TEST_BUS1_CTRL0_ADDR                                                            (VBIF_SDE_REG_BASE      + 0x00000214)
#define HWIO_MMSS_VBIF_VBIF_TEST_BUS1_CTRL0_RMSK                                                                0xffff
#define HWIO_MMSS_VBIF_VBIF_TEST_BUS1_CTRL0_IN          \
        in_dword_masked(HWIO_MMSS_VBIF_VBIF_TEST_BUS1_CTRL0_ADDR, HWIO_MMSS_VBIF_VBIF_TEST_BUS1_CTRL0_RMSK)
#define HWIO_MMSS_VBIF_VBIF_TEST_BUS1_CTRL0_INM(m)      \
        in_dword_masked(HWIO_MMSS_VBIF_VBIF_TEST_BUS1_CTRL0_ADDR, m)
#define HWIO_MMSS_VBIF_VBIF_TEST_BUS1_CTRL0_OUT(v)      \
        out_dword(HWIO_MMSS_VBIF_VBIF_TEST_BUS1_CTRL0_ADDR,v)
#define HWIO_MMSS_VBIF_VBIF_TEST_BUS1_CTRL0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_VBIF_VBIF_TEST_BUS1_CTRL0_ADDR,m,v,HWIO_MMSS_VBIF_VBIF_TEST_BUS1_CTRL0_IN)
#define HWIO_MMSS_VBIF_VBIF_TEST_BUS1_CTRL0_TEST_BUS1_XIN_EN_C15_BMSK                                           0x8000
#define HWIO_MMSS_VBIF_VBIF_TEST_BUS1_CTRL0_TEST_BUS1_XIN_EN_C15_SHFT                                              0xf
#define HWIO_MMSS_VBIF_VBIF_TEST_BUS1_CTRL0_TEST_BUS1_XIN_EN_C14_BMSK                                           0x4000
#define HWIO_MMSS_VBIF_VBIF_TEST_BUS1_CTRL0_TEST_BUS1_XIN_EN_C14_SHFT                                              0xe
#define HWIO_MMSS_VBIF_VBIF_TEST_BUS1_CTRL0_TEST_BUS1_XIN_EN_C13_BMSK                                           0x2000
#define HWIO_MMSS_VBIF_VBIF_TEST_BUS1_CTRL0_TEST_BUS1_XIN_EN_C13_SHFT                                              0xd
#define HWIO_MMSS_VBIF_VBIF_TEST_BUS1_CTRL0_TEST_BUS1_XIN_EN_C12_BMSK                                           0x1000
#define HWIO_MMSS_VBIF_VBIF_TEST_BUS1_CTRL0_TEST_BUS1_XIN_EN_C12_SHFT                                              0xc
#define HWIO_MMSS_VBIF_VBIF_TEST_BUS1_CTRL0_TEST_BUS1_XIN_EN_C11_BMSK                                            0x800
#define HWIO_MMSS_VBIF_VBIF_TEST_BUS1_CTRL0_TEST_BUS1_XIN_EN_C11_SHFT                                              0xb
#define HWIO_MMSS_VBIF_VBIF_TEST_BUS1_CTRL0_TEST_BUS1_XIN_EN_C10_BMSK                                            0x400
#define HWIO_MMSS_VBIF_VBIF_TEST_BUS1_CTRL0_TEST_BUS1_XIN_EN_C10_SHFT                                              0xa
#define HWIO_MMSS_VBIF_VBIF_TEST_BUS1_CTRL0_TEST_BUS1_XIN_EN_C9_BMSK                                             0x200
#define HWIO_MMSS_VBIF_VBIF_TEST_BUS1_CTRL0_TEST_BUS1_XIN_EN_C9_SHFT                                               0x9
#define HWIO_MMSS_VBIF_VBIF_TEST_BUS1_CTRL0_TEST_BUS1_XIN_EN_C8_BMSK                                             0x100
#define HWIO_MMSS_VBIF_VBIF_TEST_BUS1_CTRL0_TEST_BUS1_XIN_EN_C8_SHFT                                               0x8
#define HWIO_MMSS_VBIF_VBIF_TEST_BUS1_CTRL0_TEST_BUS1_XIN_EN_C7_BMSK                                              0x80
#define HWIO_MMSS_VBIF_VBIF_TEST_BUS1_CTRL0_TEST_BUS1_XIN_EN_C7_SHFT                                               0x7
#define HWIO_MMSS_VBIF_VBIF_TEST_BUS1_CTRL0_TEST_BUS1_XIN_EN_C6_BMSK                                              0x40
#define HWIO_MMSS_VBIF_VBIF_TEST_BUS1_CTRL0_TEST_BUS1_XIN_EN_C6_SHFT                                               0x6
#define HWIO_MMSS_VBIF_VBIF_TEST_BUS1_CTRL0_TEST_BUS1_XIN_EN_C5_BMSK                                              0x20
#define HWIO_MMSS_VBIF_VBIF_TEST_BUS1_CTRL0_TEST_BUS1_XIN_EN_C5_SHFT                                               0x5
#define HWIO_MMSS_VBIF_VBIF_TEST_BUS1_CTRL0_TEST_BUS1_XIN_EN_C4_BMSK                                              0x10
#define HWIO_MMSS_VBIF_VBIF_TEST_BUS1_CTRL0_TEST_BUS1_XIN_EN_C4_SHFT                                               0x4
#define HWIO_MMSS_VBIF_VBIF_TEST_BUS1_CTRL0_TEST_BUS1_XIN_EN_C3_BMSK                                               0x8
#define HWIO_MMSS_VBIF_VBIF_TEST_BUS1_CTRL0_TEST_BUS1_XIN_EN_C3_SHFT                                               0x3
#define HWIO_MMSS_VBIF_VBIF_TEST_BUS1_CTRL0_TEST_BUS1_XIN_EN_C2_BMSK                                               0x4
#define HWIO_MMSS_VBIF_VBIF_TEST_BUS1_CTRL0_TEST_BUS1_XIN_EN_C2_SHFT                                               0x2
#define HWIO_MMSS_VBIF_VBIF_TEST_BUS1_CTRL0_TEST_BUS1_XIN_EN_C1_BMSK                                               0x2
#define HWIO_MMSS_VBIF_VBIF_TEST_BUS1_CTRL0_TEST_BUS1_XIN_EN_C1_SHFT                                               0x1
#define HWIO_MMSS_VBIF_VBIF_TEST_BUS1_CTRL0_TEST_BUS1_XIN_EN_C0_BMSK                                               0x1
#define HWIO_MMSS_VBIF_VBIF_TEST_BUS1_CTRL0_TEST_BUS1_XIN_EN_C0_SHFT                                               0x0

#define HWIO_MMSS_VBIF_VBIF_TEST_BUS1_CTRL1_ADDR                                                            (VBIF_SDE_REG_BASE      + 0x00000218)
#define HWIO_MMSS_VBIF_VBIF_TEST_BUS1_CTRL1_RMSK                                                                   0xf
#define HWIO_MMSS_VBIF_VBIF_TEST_BUS1_CTRL1_IN          \
        in_dword_masked(HWIO_MMSS_VBIF_VBIF_TEST_BUS1_CTRL1_ADDR, HWIO_MMSS_VBIF_VBIF_TEST_BUS1_CTRL1_RMSK)
#define HWIO_MMSS_VBIF_VBIF_TEST_BUS1_CTRL1_INM(m)      \
        in_dword_masked(HWIO_MMSS_VBIF_VBIF_TEST_BUS1_CTRL1_ADDR, m)
#define HWIO_MMSS_VBIF_VBIF_TEST_BUS1_CTRL1_OUT(v)      \
        out_dword(HWIO_MMSS_VBIF_VBIF_TEST_BUS1_CTRL1_ADDR,v)
#define HWIO_MMSS_VBIF_VBIF_TEST_BUS1_CTRL1_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_VBIF_VBIF_TEST_BUS1_CTRL1_ADDR,m,v,HWIO_MMSS_VBIF_VBIF_TEST_BUS1_CTRL1_IN)
#define HWIO_MMSS_VBIF_VBIF_TEST_BUS1_CTRL1_TEST_BUS1_DATA_SEL_BMSK                                                0xf
#define HWIO_MMSS_VBIF_VBIF_TEST_BUS1_CTRL1_TEST_BUS1_DATA_SEL_SHFT                                                0x0

#define HWIO_MMSS_VBIF_VBIF_TEST_BUS2_CTRL0_ADDR                                                            (VBIF_SDE_REG_BASE      + 0x0000021c)
#define HWIO_MMSS_VBIF_VBIF_TEST_BUS2_CTRL0_RMSK                                                              0x13ffff
#define HWIO_MMSS_VBIF_VBIF_TEST_BUS2_CTRL0_IN          \
        in_dword_masked(HWIO_MMSS_VBIF_VBIF_TEST_BUS2_CTRL0_ADDR, HWIO_MMSS_VBIF_VBIF_TEST_BUS2_CTRL0_RMSK)
#define HWIO_MMSS_VBIF_VBIF_TEST_BUS2_CTRL0_INM(m)      \
        in_dword_masked(HWIO_MMSS_VBIF_VBIF_TEST_BUS2_CTRL0_ADDR, m)
#define HWIO_MMSS_VBIF_VBIF_TEST_BUS2_CTRL0_OUT(v)      \
        out_dword(HWIO_MMSS_VBIF_VBIF_TEST_BUS2_CTRL0_ADDR,v)
#define HWIO_MMSS_VBIF_VBIF_TEST_BUS2_CTRL0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_VBIF_VBIF_TEST_BUS2_CTRL0_ADDR,m,v,HWIO_MMSS_VBIF_VBIF_TEST_BUS2_CTRL0_IN)
#define HWIO_MMSS_VBIF_VBIF_TEST_BUS2_CTRL0_TEST_BUS2_AHB_EN_BMSK                                             0x100000
#define HWIO_MMSS_VBIF_VBIF_TEST_BUS2_CTRL0_TEST_BUS2_AHB_EN_SHFT                                                 0x14
#define HWIO_MMSS_VBIF_VBIF_TEST_BUS2_CTRL0_TEST_BUS2_ARB_EN_A1_BMSK                                           0x20000
#define HWIO_MMSS_VBIF_VBIF_TEST_BUS2_CTRL0_TEST_BUS2_ARB_EN_A1_SHFT                                              0x11
#define HWIO_MMSS_VBIF_VBIF_TEST_BUS2_CTRL0_TEST_BUS2_ARB_EN_A0_BMSK                                           0x10000
#define HWIO_MMSS_VBIF_VBIF_TEST_BUS2_CTRL0_TEST_BUS2_ARB_EN_A0_SHFT                                              0x10
#define HWIO_MMSS_VBIF_VBIF_TEST_BUS2_CTRL0_TEST_BUS2_XIN_EN_C15_BMSK                                           0x8000
#define HWIO_MMSS_VBIF_VBIF_TEST_BUS2_CTRL0_TEST_BUS2_XIN_EN_C15_SHFT                                              0xf
#define HWIO_MMSS_VBIF_VBIF_TEST_BUS2_CTRL0_TEST_BUS2_XIN_EN_C14_BMSK                                           0x4000
#define HWIO_MMSS_VBIF_VBIF_TEST_BUS2_CTRL0_TEST_BUS2_XIN_EN_C14_SHFT                                              0xe
#define HWIO_MMSS_VBIF_VBIF_TEST_BUS2_CTRL0_TEST_BUS2_XIN_EN_C13_BMSK                                           0x2000
#define HWIO_MMSS_VBIF_VBIF_TEST_BUS2_CTRL0_TEST_BUS2_XIN_EN_C13_SHFT                                              0xd
#define HWIO_MMSS_VBIF_VBIF_TEST_BUS2_CTRL0_TEST_BUS2_XIN_EN_C12_BMSK                                           0x1000
#define HWIO_MMSS_VBIF_VBIF_TEST_BUS2_CTRL0_TEST_BUS2_XIN_EN_C12_SHFT                                              0xc
#define HWIO_MMSS_VBIF_VBIF_TEST_BUS2_CTRL0_TEST_BUS2_XIN_EN_C11_BMSK                                            0x800
#define HWIO_MMSS_VBIF_VBIF_TEST_BUS2_CTRL0_TEST_BUS2_XIN_EN_C11_SHFT                                              0xb
#define HWIO_MMSS_VBIF_VBIF_TEST_BUS2_CTRL0_TEST_BUS2_XIN_EN_C10_BMSK                                            0x400
#define HWIO_MMSS_VBIF_VBIF_TEST_BUS2_CTRL0_TEST_BUS2_XIN_EN_C10_SHFT                                              0xa
#define HWIO_MMSS_VBIF_VBIF_TEST_BUS2_CTRL0_TEST_BUS2_XIN_EN_C9_BMSK                                             0x200
#define HWIO_MMSS_VBIF_VBIF_TEST_BUS2_CTRL0_TEST_BUS2_XIN_EN_C9_SHFT                                               0x9
#define HWIO_MMSS_VBIF_VBIF_TEST_BUS2_CTRL0_TEST_BUS2_XIN_EN_C8_BMSK                                             0x100
#define HWIO_MMSS_VBIF_VBIF_TEST_BUS2_CTRL0_TEST_BUS2_XIN_EN_C8_SHFT                                               0x8
#define HWIO_MMSS_VBIF_VBIF_TEST_BUS2_CTRL0_TEST_BUS2_XIN_EN_C7_BMSK                                              0x80
#define HWIO_MMSS_VBIF_VBIF_TEST_BUS2_CTRL0_TEST_BUS2_XIN_EN_C7_SHFT                                               0x7
#define HWIO_MMSS_VBIF_VBIF_TEST_BUS2_CTRL0_TEST_BUS2_XIN_EN_C6_BMSK                                              0x40
#define HWIO_MMSS_VBIF_VBIF_TEST_BUS2_CTRL0_TEST_BUS2_XIN_EN_C6_SHFT                                               0x6
#define HWIO_MMSS_VBIF_VBIF_TEST_BUS2_CTRL0_TEST_BUS2_XIN_EN_C5_BMSK                                              0x20
#define HWIO_MMSS_VBIF_VBIF_TEST_BUS2_CTRL0_TEST_BUS2_XIN_EN_C5_SHFT                                               0x5
#define HWIO_MMSS_VBIF_VBIF_TEST_BUS2_CTRL0_TEST_BUS2_XIN_EN_C4_BMSK                                              0x10
#define HWIO_MMSS_VBIF_VBIF_TEST_BUS2_CTRL0_TEST_BUS2_XIN_EN_C4_SHFT                                               0x4
#define HWIO_MMSS_VBIF_VBIF_TEST_BUS2_CTRL0_TEST_BUS2_XIN_EN_C3_BMSK                                               0x8
#define HWIO_MMSS_VBIF_VBIF_TEST_BUS2_CTRL0_TEST_BUS2_XIN_EN_C3_SHFT                                               0x3
#define HWIO_MMSS_VBIF_VBIF_TEST_BUS2_CTRL0_TEST_BUS2_XIN_EN_C2_BMSK                                               0x4
#define HWIO_MMSS_VBIF_VBIF_TEST_BUS2_CTRL0_TEST_BUS2_XIN_EN_C2_SHFT                                               0x2
#define HWIO_MMSS_VBIF_VBIF_TEST_BUS2_CTRL0_TEST_BUS2_XIN_EN_C1_BMSK                                               0x2
#define HWIO_MMSS_VBIF_VBIF_TEST_BUS2_CTRL0_TEST_BUS2_XIN_EN_C1_SHFT                                               0x1
#define HWIO_MMSS_VBIF_VBIF_TEST_BUS2_CTRL0_TEST_BUS2_XIN_EN_C0_BMSK                                               0x1
#define HWIO_MMSS_VBIF_VBIF_TEST_BUS2_CTRL0_TEST_BUS2_XIN_EN_C0_SHFT                                               0x0

#define HWIO_MMSS_VBIF_VBIF_TEST_BUS2_CTRL1_ADDR                                                            (VBIF_SDE_REG_BASE      + 0x00000220)
#define HWIO_MMSS_VBIF_VBIF_TEST_BUS2_CTRL1_RMSK                                                                 0x1ff
#define HWIO_MMSS_VBIF_VBIF_TEST_BUS2_CTRL1_IN          \
        in_dword_masked(HWIO_MMSS_VBIF_VBIF_TEST_BUS2_CTRL1_ADDR, HWIO_MMSS_VBIF_VBIF_TEST_BUS2_CTRL1_RMSK)
#define HWIO_MMSS_VBIF_VBIF_TEST_BUS2_CTRL1_INM(m)      \
        in_dword_masked(HWIO_MMSS_VBIF_VBIF_TEST_BUS2_CTRL1_ADDR, m)
#define HWIO_MMSS_VBIF_VBIF_TEST_BUS2_CTRL1_OUT(v)      \
        out_dword(HWIO_MMSS_VBIF_VBIF_TEST_BUS2_CTRL1_ADDR,v)
#define HWIO_MMSS_VBIF_VBIF_TEST_BUS2_CTRL1_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_VBIF_VBIF_TEST_BUS2_CTRL1_ADDR,m,v,HWIO_MMSS_VBIF_VBIF_TEST_BUS2_CTRL1_IN)
#define HWIO_MMSS_VBIF_VBIF_TEST_BUS2_CTRL1_TEST_BUS2_DATA_SEL_BMSK                                              0x1ff
#define HWIO_MMSS_VBIF_VBIF_TEST_BUS2_CTRL1_TEST_BUS2_DATA_SEL_SHFT                                                0x0

#define HWIO_MMSS_VBIF_VBIF_TEST_BUS_AHB_CTRL_ADDR                                                          (VBIF_SDE_REG_BASE      + 0x0000022c)
#define HWIO_MMSS_VBIF_VBIF_TEST_BUS_AHB_CTRL_RMSK                                                                 0x1
#define HWIO_MMSS_VBIF_VBIF_TEST_BUS_AHB_CTRL_IN          \
        in_dword_masked(HWIO_MMSS_VBIF_VBIF_TEST_BUS_AHB_CTRL_ADDR, HWIO_MMSS_VBIF_VBIF_TEST_BUS_AHB_CTRL_RMSK)
#define HWIO_MMSS_VBIF_VBIF_TEST_BUS_AHB_CTRL_INM(m)      \
        in_dword_masked(HWIO_MMSS_VBIF_VBIF_TEST_BUS_AHB_CTRL_ADDR, m)
#define HWIO_MMSS_VBIF_VBIF_TEST_BUS_AHB_CTRL_OUT(v)      \
        out_dword(HWIO_MMSS_VBIF_VBIF_TEST_BUS_AHB_CTRL_ADDR,v)
#define HWIO_MMSS_VBIF_VBIF_TEST_BUS_AHB_CTRL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_VBIF_VBIF_TEST_BUS_AHB_CTRL_ADDR,m,v,HWIO_MMSS_VBIF_VBIF_TEST_BUS_AHB_CTRL_IN)
#define HWIO_MMSS_VBIF_VBIF_TEST_BUS_AHB_CTRL_TEST_BUS_AHB_EN_BMSK                                                 0x1
#define HWIO_MMSS_VBIF_VBIF_TEST_BUS_AHB_CTRL_TEST_BUS_AHB_EN_SHFT                                                 0x0

#define HWIO_MMSS_VBIF_VBIF_TEST_BUS_OUT_ADDR                                                               (VBIF_SDE_REG_BASE      + 0x00000230)
#define HWIO_MMSS_VBIF_VBIF_TEST_BUS_OUT_RMSK                                                               0xffffffff
#define HWIO_MMSS_VBIF_VBIF_TEST_BUS_OUT_IN          \
        in_dword_masked(HWIO_MMSS_VBIF_VBIF_TEST_BUS_OUT_ADDR, HWIO_MMSS_VBIF_VBIF_TEST_BUS_OUT_RMSK)
#define HWIO_MMSS_VBIF_VBIF_TEST_BUS_OUT_INM(m)      \
        in_dword_masked(HWIO_MMSS_VBIF_VBIF_TEST_BUS_OUT_ADDR, m)
#define HWIO_MMSS_VBIF_VBIF_TEST_BUS_OUT_TEST_BUS_OUT_BMSK                                                  0xffffffff
#define HWIO_MMSS_VBIF_VBIF_TEST_BUS_OUT_TEST_BUS_OUT_SHFT                                                         0x0

#define HWIO_MMSS_VBIF_VBIF_ATB_CONF0_ADDR                                                                  (VBIF_SDE_REG_BASE      + 0x00000240)
#define HWIO_MMSS_VBIF_VBIF_ATB_CONF0_RMSK                                                                      0x1307
#define HWIO_MMSS_VBIF_VBIF_ATB_CONF0_IN          \
        in_dword_masked(HWIO_MMSS_VBIF_VBIF_ATB_CONF0_ADDR, HWIO_MMSS_VBIF_VBIF_ATB_CONF0_RMSK)
#define HWIO_MMSS_VBIF_VBIF_ATB_CONF0_INM(m)      \
        in_dword_masked(HWIO_MMSS_VBIF_VBIF_ATB_CONF0_ADDR, m)
#define HWIO_MMSS_VBIF_VBIF_ATB_CONF0_OUT(v)      \
        out_dword(HWIO_MMSS_VBIF_VBIF_ATB_CONF0_ADDR,v)
#define HWIO_MMSS_VBIF_VBIF_ATB_CONF0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_VBIF_VBIF_ATB_CONF0_ADDR,m,v,HWIO_MMSS_VBIF_VBIF_ATB_CONF0_IN)
#define HWIO_MMSS_VBIF_VBIF_ATB_CONF0_CTI_LEVEL_CLR_EN_BMSK                                                     0x1000
#define HWIO_MMSS_VBIF_VBIF_ATB_CONF0_CTI_LEVEL_CLR_EN_SHFT                                                        0xc
#define HWIO_MMSS_VBIF_VBIF_ATB_CONF0_TRACE_SUB_SRC_SEL_BMSK                                                     0x300
#define HWIO_MMSS_VBIF_VBIF_ATB_CONF0_TRACE_SUB_SRC_SEL_SHFT                                                       0x8
#define HWIO_MMSS_VBIF_VBIF_ATB_CONF0_TRACE_SRC_SEL_BMSK                                                           0x7
#define HWIO_MMSS_VBIF_VBIF_ATB_CONF0_TRACE_SRC_SEL_SHFT                                                           0x0

#define HWIO_MMSS_VBIF_VBIF_ATB_CONF1_ADDR                                                                  (VBIF_SDE_REG_BASE      + 0x00000244)
#define HWIO_MMSS_VBIF_VBIF_ATB_CONF1_RMSK                                                                  0x7f007f7f
#define HWIO_MMSS_VBIF_VBIF_ATB_CONF1_IN          \
        in_dword_masked(HWIO_MMSS_VBIF_VBIF_ATB_CONF1_ADDR, HWIO_MMSS_VBIF_VBIF_ATB_CONF1_RMSK)
#define HWIO_MMSS_VBIF_VBIF_ATB_CONF1_INM(m)      \
        in_dword_masked(HWIO_MMSS_VBIF_VBIF_ATB_CONF1_ADDR, m)
#define HWIO_MMSS_VBIF_VBIF_ATB_CONF1_OUT(v)      \
        out_dword(HWIO_MMSS_VBIF_VBIF_ATB_CONF1_ADDR,v)
#define HWIO_MMSS_VBIF_VBIF_ATB_CONF1_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_VBIF_VBIF_ATB_CONF1_ADDR,m,v,HWIO_MMSS_VBIF_VBIF_ATB_CONF1_IN)
#define HWIO_MMSS_VBIF_VBIF_ATB_CONF1_VBIF_ATID_TEST_BMSK                                                   0x7f000000
#define HWIO_MMSS_VBIF_VBIF_ATB_CONF1_VBIF_ATID_TEST_SHFT                                                         0x18
#define HWIO_MMSS_VBIF_VBIF_ATB_CONF1_VBIF_ATID_DDR_BMSK                                                        0x7f00
#define HWIO_MMSS_VBIF_VBIF_ATB_CONF1_VBIF_ATID_DDR_SHFT                                                           0x8
#define HWIO_MMSS_VBIF_VBIF_ATB_CONF1_VBIF_ATID_CORE_BMSK                                                         0x7f
#define HWIO_MMSS_VBIF_VBIF_ATB_CONF1_VBIF_ATID_CORE_SHFT                                                          0x0

#define HWIO_MMSS_VBIF_VBIF_ATB_CONF2_ADDR                                                                  (VBIF_SDE_REG_BASE      + 0x00000248)
#define HWIO_MMSS_VBIF_VBIF_ATB_CONF2_RMSK                                                                   0x3ff03ff
#define HWIO_MMSS_VBIF_VBIF_ATB_CONF2_IN          \
        in_dword_masked(HWIO_MMSS_VBIF_VBIF_ATB_CONF2_ADDR, HWIO_MMSS_VBIF_VBIF_ATB_CONF2_RMSK)
#define HWIO_MMSS_VBIF_VBIF_ATB_CONF2_INM(m)      \
        in_dword_masked(HWIO_MMSS_VBIF_VBIF_ATB_CONF2_ADDR, m)
#define HWIO_MMSS_VBIF_VBIF_ATB_CONF2_OUT(v)      \
        out_dword(HWIO_MMSS_VBIF_VBIF_ATB_CONF2_ADDR,v)
#define HWIO_MMSS_VBIF_VBIF_ATB_CONF2_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_VBIF_VBIF_ATB_CONF2_ADDR,m,v,HWIO_MMSS_VBIF_VBIF_ATB_CONF2_IN)
#define HWIO_MMSS_VBIF_VBIF_ATB_CONF2_MM_CORE_PACKET_LENGTH_BMSK                                             0x3ff0000
#define HWIO_MMSS_VBIF_VBIF_ATB_CONF2_MM_CORE_PACKET_LENGTH_SHFT                                                  0x10
#define HWIO_MMSS_VBIF_VBIF_ATB_CONF2_VBIF_PACKET_LENGTH_BMSK                                                    0x3ff
#define HWIO_MMSS_VBIF_VBIF_ATB_CONF2_VBIF_PACKET_LENGTH_SHFT                                                      0x0

#define HWIO_MMSS_VBIF_VBIF_ATB_CONF3_ADDR                                                                  (VBIF_SDE_REG_BASE      + 0x0000024c)
#define HWIO_MMSS_VBIF_VBIF_ATB_CONF3_RMSK                                                                  0xffffffff
#define HWIO_MMSS_VBIF_VBIF_ATB_CONF3_IN          \
        in_dword_masked(HWIO_MMSS_VBIF_VBIF_ATB_CONF3_ADDR, HWIO_MMSS_VBIF_VBIF_ATB_CONF3_RMSK)
#define HWIO_MMSS_VBIF_VBIF_ATB_CONF3_INM(m)      \
        in_dword_masked(HWIO_MMSS_VBIF_VBIF_ATB_CONF3_ADDR, m)
#define HWIO_MMSS_VBIF_VBIF_ATB_CONF3_OUT(v)      \
        out_dword(HWIO_MMSS_VBIF_VBIF_ATB_CONF3_ADDR,v)
#define HWIO_MMSS_VBIF_VBIF_ATB_CONF3_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_VBIF_VBIF_ATB_CONF3_ADDR,m,v,HWIO_MMSS_VBIF_VBIF_ATB_CONF3_IN)
#define HWIO_MMSS_VBIF_VBIF_ATB_CONF3_TIMESTAMP_COUNTER_BMSK                                                0xffffffff
#define HWIO_MMSS_VBIF_VBIF_ATB_CONF3_TIMESTAMP_COUNTER_SHFT                                                       0x0

#define HWIO_MMSS_VBIF_VBIF_ATB_TEST_VALUE_ADDR                                                             (VBIF_SDE_REG_BASE      + 0x00000250)
#define HWIO_MMSS_VBIF_VBIF_ATB_TEST_VALUE_RMSK                                                             0xffffffff
#define HWIO_MMSS_VBIF_VBIF_ATB_TEST_VALUE_IN          \
        in_dword_masked(HWIO_MMSS_VBIF_VBIF_ATB_TEST_VALUE_ADDR, HWIO_MMSS_VBIF_VBIF_ATB_TEST_VALUE_RMSK)
#define HWIO_MMSS_VBIF_VBIF_ATB_TEST_VALUE_INM(m)      \
        in_dword_masked(HWIO_MMSS_VBIF_VBIF_ATB_TEST_VALUE_ADDR, m)
#define HWIO_MMSS_VBIF_VBIF_ATB_TEST_VALUE_OUT(v)      \
        out_dword(HWIO_MMSS_VBIF_VBIF_ATB_TEST_VALUE_ADDR,v)
#define HWIO_MMSS_VBIF_VBIF_ATB_TEST_VALUE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_VBIF_VBIF_ATB_TEST_VALUE_ADDR,m,v,HWIO_MMSS_VBIF_VBIF_ATB_TEST_VALUE_IN)
#define HWIO_MMSS_VBIF_VBIF_ATB_TEST_VALUE_ATB_TEST_VALUE_BMSK                                              0xffffffff
#define HWIO_MMSS_VBIF_VBIF_ATB_TEST_VALUE_ATB_TEST_VALUE_SHFT                                                     0x0

#define HWIO_MMSS_VBIF_VBIF_STM_CONF_ADDR                                                                   (VBIF_SDE_REG_BASE      + 0x00000260)
#define HWIO_MMSS_VBIF_VBIF_STM_CONF_RMSK                                                                         0x1f
#define HWIO_MMSS_VBIF_VBIF_STM_CONF_IN          \
        in_dword_masked(HWIO_MMSS_VBIF_VBIF_STM_CONF_ADDR, HWIO_MMSS_VBIF_VBIF_STM_CONF_RMSK)
#define HWIO_MMSS_VBIF_VBIF_STM_CONF_INM(m)      \
        in_dword_masked(HWIO_MMSS_VBIF_VBIF_STM_CONF_ADDR, m)
#define HWIO_MMSS_VBIF_VBIF_STM_CONF_OUT(v)      \
        out_dword(HWIO_MMSS_VBIF_VBIF_STM_CONF_ADDR,v)
#define HWIO_MMSS_VBIF_VBIF_STM_CONF_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_VBIF_VBIF_STM_CONF_ADDR,m,v,HWIO_MMSS_VBIF_VBIF_STM_CONF_IN)
#define HWIO_MMSS_VBIF_VBIF_STM_CONF_STM_GROUP_SEL_BMSK                                                           0x1f
#define HWIO_MMSS_VBIF_VBIF_STM_CONF_STM_GROUP_SEL_SHFT                                                            0x0

#define HWIO_MMSS_VBIF_VBIF_WR_BUF_FOR_AP_ADDR                                                              (VBIF_SDE_REG_BASE      + 0x00000270)
#define HWIO_MMSS_VBIF_VBIF_WR_BUF_FOR_AP_RMSK                                                                     0x3
#define HWIO_MMSS_VBIF_VBIF_WR_BUF_FOR_AP_IN          \
        in_dword_masked(HWIO_MMSS_VBIF_VBIF_WR_BUF_FOR_AP_ADDR, HWIO_MMSS_VBIF_VBIF_WR_BUF_FOR_AP_RMSK)
#define HWIO_MMSS_VBIF_VBIF_WR_BUF_FOR_AP_INM(m)      \
        in_dword_masked(HWIO_MMSS_VBIF_VBIF_WR_BUF_FOR_AP_ADDR, m)
#define HWIO_MMSS_VBIF_VBIF_WR_BUF_FOR_AP_OUT(v)      \
        out_dword(HWIO_MMSS_VBIF_VBIF_WR_BUF_FOR_AP_ADDR,v)
#define HWIO_MMSS_VBIF_VBIF_WR_BUF_FOR_AP_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_VBIF_VBIF_WR_BUF_FOR_AP_ADDR,m,v,HWIO_MMSS_VBIF_VBIF_WR_BUF_FOR_AP_IN)
#define HWIO_MMSS_VBIF_VBIF_WR_BUF_FOR_AP_WR_BUF_FOR_AP_A1_BMSK                                                    0x2
#define HWIO_MMSS_VBIF_VBIF_WR_BUF_FOR_AP_WR_BUF_FOR_AP_A1_SHFT                                                    0x1
#define HWIO_MMSS_VBIF_VBIF_WR_BUF_FOR_AP_WR_BUF_FOR_AP_A0_BMSK                                                    0x1
#define HWIO_MMSS_VBIF_VBIF_WR_BUF_FOR_AP_WR_BUF_FOR_AP_A0_SHFT                                                    0x0

#define HWIO_MMSS_VBIF_VBIF_PERF_CNT_ENn_ADDR(n)                                                            (VBIF_SDE_REG_BASE      + 0x00000300 + 0x4 * (n))
#define HWIO_MMSS_VBIF_VBIF_PERF_CNT_ENn_RMSK                                                                      0x1
#define HWIO_MMSS_VBIF_VBIF_PERF_CNT_ENn_MAXn                                                                        3
#define HWIO_MMSS_VBIF_VBIF_PERF_CNT_ENn_INI(n)        \
        in_dword_masked(HWIO_MMSS_VBIF_VBIF_PERF_CNT_ENn_ADDR(n), HWIO_MMSS_VBIF_VBIF_PERF_CNT_ENn_RMSK)
#define HWIO_MMSS_VBIF_VBIF_PERF_CNT_ENn_INMI(n,mask)    \
        in_dword_masked(HWIO_MMSS_VBIF_VBIF_PERF_CNT_ENn_ADDR(n), mask)
#define HWIO_MMSS_VBIF_VBIF_PERF_CNT_ENn_OUTI(n,val)    \
        out_dword(HWIO_MMSS_VBIF_VBIF_PERF_CNT_ENn_ADDR(n),val)
#define HWIO_MMSS_VBIF_VBIF_PERF_CNT_ENn_OUTMI(n,mask,val) \
        out_dword_masked_ns(HWIO_MMSS_VBIF_VBIF_PERF_CNT_ENn_ADDR(n),mask,val,HWIO_MMSS_VBIF_VBIF_PERF_CNT_ENn_INI(n))
#define HWIO_MMSS_VBIF_VBIF_PERF_CNT_ENn_PERF_CNT_EN_BMSK                                                          0x1
#define HWIO_MMSS_VBIF_VBIF_PERF_CNT_ENn_PERF_CNT_EN_SHFT                                                          0x0

#define HWIO_MMSS_VBIF_VBIF_PERF_CNT_CLRn_ADDR(n)                                                           (VBIF_SDE_REG_BASE      + 0x00000320 + 0x4 * (n))
#define HWIO_MMSS_VBIF_VBIF_PERF_CNT_CLRn_RMSK                                                                     0x1
#define HWIO_MMSS_VBIF_VBIF_PERF_CNT_CLRn_MAXn                                                                       3
#define HWIO_MMSS_VBIF_VBIF_PERF_CNT_CLRn_INI(n)        \
        in_dword_masked(HWIO_MMSS_VBIF_VBIF_PERF_CNT_CLRn_ADDR(n), HWIO_MMSS_VBIF_VBIF_PERF_CNT_CLRn_RMSK)
#define HWIO_MMSS_VBIF_VBIF_PERF_CNT_CLRn_INMI(n,mask)    \
        in_dword_masked(HWIO_MMSS_VBIF_VBIF_PERF_CNT_CLRn_ADDR(n), mask)
#define HWIO_MMSS_VBIF_VBIF_PERF_CNT_CLRn_OUTI(n,val)    \
        out_dword(HWIO_MMSS_VBIF_VBIF_PERF_CNT_CLRn_ADDR(n),val)
#define HWIO_MMSS_VBIF_VBIF_PERF_CNT_CLRn_OUTMI(n,mask,val) \
        out_dword_masked_ns(HWIO_MMSS_VBIF_VBIF_PERF_CNT_CLRn_ADDR(n),mask,val,HWIO_MMSS_VBIF_VBIF_PERF_CNT_CLRn_INI(n))
#define HWIO_MMSS_VBIF_VBIF_PERF_CNT_CLRn_PERF_CNT_CLR_BMSK                                                        0x1
#define HWIO_MMSS_VBIF_VBIF_PERF_CNT_CLRn_PERF_CNT_CLR_SHFT                                                        0x0

#define HWIO_MMSS_VBIF_VBIF_PERF_CNT_SELn_ADDR(n)                                                           (VBIF_SDE_REG_BASE      + 0x00000340 + 0x4 * (n))
#define HWIO_MMSS_VBIF_VBIF_PERF_CNT_SELn_RMSK                                                                    0xff
#define HWIO_MMSS_VBIF_VBIF_PERF_CNT_SELn_MAXn                                                                       3
#define HWIO_MMSS_VBIF_VBIF_PERF_CNT_SELn_INI(n)        \
        in_dword_masked(HWIO_MMSS_VBIF_VBIF_PERF_CNT_SELn_ADDR(n), HWIO_MMSS_VBIF_VBIF_PERF_CNT_SELn_RMSK)
#define HWIO_MMSS_VBIF_VBIF_PERF_CNT_SELn_INMI(n,mask)    \
        in_dword_masked(HWIO_MMSS_VBIF_VBIF_PERF_CNT_SELn_ADDR(n), mask)
#define HWIO_MMSS_VBIF_VBIF_PERF_CNT_SELn_OUTI(n,val)    \
        out_dword(HWIO_MMSS_VBIF_VBIF_PERF_CNT_SELn_ADDR(n),val)
#define HWIO_MMSS_VBIF_VBIF_PERF_CNT_SELn_OUTMI(n,mask,val) \
        out_dword_masked_ns(HWIO_MMSS_VBIF_VBIF_PERF_CNT_SELn_ADDR(n),mask,val,HWIO_MMSS_VBIF_VBIF_PERF_CNT_SELn_INI(n))
#define HWIO_MMSS_VBIF_VBIF_PERF_CNT_SELn_PERF_CNT_SEL_BMSK                                                       0xff
#define HWIO_MMSS_VBIF_VBIF_PERF_CNT_SELn_PERF_CNT_SEL_SHFT                                                        0x0

#define HWIO_MMSS_VBIF_VBIF_PERF_CNT_Ln_ADDR(n)                                                             (VBIF_SDE_REG_BASE      + 0x00000360 + 0x4 * (n))
#define HWIO_MMSS_VBIF_VBIF_PERF_CNT_Ln_RMSK                                                                0xffffffff
#define HWIO_MMSS_VBIF_VBIF_PERF_CNT_Ln_MAXn                                                                         3
#define HWIO_MMSS_VBIF_VBIF_PERF_CNT_Ln_INI(n)        \
        in_dword_masked(HWIO_MMSS_VBIF_VBIF_PERF_CNT_Ln_ADDR(n), HWIO_MMSS_VBIF_VBIF_PERF_CNT_Ln_RMSK)
#define HWIO_MMSS_VBIF_VBIF_PERF_CNT_Ln_INMI(n,mask)    \
        in_dword_masked(HWIO_MMSS_VBIF_VBIF_PERF_CNT_Ln_ADDR(n), mask)
#define HWIO_MMSS_VBIF_VBIF_PERF_CNT_Ln_OUTI(n,val)    \
        out_dword(HWIO_MMSS_VBIF_VBIF_PERF_CNT_Ln_ADDR(n),val)
#define HWIO_MMSS_VBIF_VBIF_PERF_CNT_Ln_OUTMI(n,mask,val) \
        out_dword_masked_ns(HWIO_MMSS_VBIF_VBIF_PERF_CNT_Ln_ADDR(n),mask,val,HWIO_MMSS_VBIF_VBIF_PERF_CNT_Ln_INI(n))
#define HWIO_MMSS_VBIF_VBIF_PERF_CNT_Ln_PERF_CNT_LOW_BMSK                                                   0xffffffff
#define HWIO_MMSS_VBIF_VBIF_PERF_CNT_Ln_PERF_CNT_LOW_SHFT                                                          0x0

#define HWIO_MMSS_VBIF_VBIF_PERF_CNT_Hn_ADDR(n)                                                             (VBIF_SDE_REG_BASE      + 0x00000380 + 0x4 * (n))
#define HWIO_MMSS_VBIF_VBIF_PERF_CNT_Hn_RMSK                                                                    0xffff
#define HWIO_MMSS_VBIF_VBIF_PERF_CNT_Hn_MAXn                                                                         3
#define HWIO_MMSS_VBIF_VBIF_PERF_CNT_Hn_INI(n)        \
        in_dword_masked(HWIO_MMSS_VBIF_VBIF_PERF_CNT_Hn_ADDR(n), HWIO_MMSS_VBIF_VBIF_PERF_CNT_Hn_RMSK)
#define HWIO_MMSS_VBIF_VBIF_PERF_CNT_Hn_INMI(n,mask)    \
        in_dword_masked(HWIO_MMSS_VBIF_VBIF_PERF_CNT_Hn_ADDR(n), mask)
#define HWIO_MMSS_VBIF_VBIF_PERF_CNT_Hn_OUTI(n,val)    \
        out_dword(HWIO_MMSS_VBIF_VBIF_PERF_CNT_Hn_ADDR(n),val)
#define HWIO_MMSS_VBIF_VBIF_PERF_CNT_Hn_OUTMI(n,mask,val) \
        out_dword_masked_ns(HWIO_MMSS_VBIF_VBIF_PERF_CNT_Hn_ADDR(n),mask,val,HWIO_MMSS_VBIF_VBIF_PERF_CNT_Hn_INI(n))
#define HWIO_MMSS_VBIF_VBIF_PERF_CNT_Hn_PERF_CNT_HIGH_BMSK                                                      0xffff
#define HWIO_MMSS_VBIF_VBIF_PERF_CNT_Hn_PERF_CNT_HIGH_SHFT                                                         0x0

#define HWIO_MMSS_VBIF_VBIF_PERF_PWR_CNT_ENn_ADDR(n)                                                        (VBIF_SDE_REG_BASE      + 0x00000400 + 0x4 * (n))
#define HWIO_MMSS_VBIF_VBIF_PERF_PWR_CNT_ENn_RMSK                                                                  0x1
#define HWIO_MMSS_VBIF_VBIF_PERF_PWR_CNT_ENn_MAXn                                                                    2
#define HWIO_MMSS_VBIF_VBIF_PERF_PWR_CNT_ENn_INI(n)        \
        in_dword_masked(HWIO_MMSS_VBIF_VBIF_PERF_PWR_CNT_ENn_ADDR(n), HWIO_MMSS_VBIF_VBIF_PERF_PWR_CNT_ENn_RMSK)
#define HWIO_MMSS_VBIF_VBIF_PERF_PWR_CNT_ENn_INMI(n,mask)    \
        in_dword_masked(HWIO_MMSS_VBIF_VBIF_PERF_PWR_CNT_ENn_ADDR(n), mask)
#define HWIO_MMSS_VBIF_VBIF_PERF_PWR_CNT_ENn_OUTI(n,val)    \
        out_dword(HWIO_MMSS_VBIF_VBIF_PERF_PWR_CNT_ENn_ADDR(n),val)
#define HWIO_MMSS_VBIF_VBIF_PERF_PWR_CNT_ENn_OUTMI(n,mask,val) \
        out_dword_masked_ns(HWIO_MMSS_VBIF_VBIF_PERF_PWR_CNT_ENn_ADDR(n),mask,val,HWIO_MMSS_VBIF_VBIF_PERF_PWR_CNT_ENn_INI(n))
#define HWIO_MMSS_VBIF_VBIF_PERF_PWR_CNT_ENn_PERF_PWR_CNT_EN_BMSK                                                  0x1
#define HWIO_MMSS_VBIF_VBIF_PERF_PWR_CNT_ENn_PERF_PWR_CNT_EN_SHFT                                                  0x0

#define HWIO_MMSS_VBIF_VBIF_PERF_PWR_CNT_CLRn_ADDR(n)                                                       (VBIF_SDE_REG_BASE      + 0x00000420 + 0x4 * (n))
#define HWIO_MMSS_VBIF_VBIF_PERF_PWR_CNT_CLRn_RMSK                                                                 0x1
#define HWIO_MMSS_VBIF_VBIF_PERF_PWR_CNT_CLRn_MAXn                                                                   2
#define HWIO_MMSS_VBIF_VBIF_PERF_PWR_CNT_CLRn_INI(n)        \
        in_dword_masked(HWIO_MMSS_VBIF_VBIF_PERF_PWR_CNT_CLRn_ADDR(n), HWIO_MMSS_VBIF_VBIF_PERF_PWR_CNT_CLRn_RMSK)
#define HWIO_MMSS_VBIF_VBIF_PERF_PWR_CNT_CLRn_INMI(n,mask)    \
        in_dword_masked(HWIO_MMSS_VBIF_VBIF_PERF_PWR_CNT_CLRn_ADDR(n), mask)
#define HWIO_MMSS_VBIF_VBIF_PERF_PWR_CNT_CLRn_OUTI(n,val)    \
        out_dword(HWIO_MMSS_VBIF_VBIF_PERF_PWR_CNT_CLRn_ADDR(n),val)
#define HWIO_MMSS_VBIF_VBIF_PERF_PWR_CNT_CLRn_OUTMI(n,mask,val) \
        out_dword_masked_ns(HWIO_MMSS_VBIF_VBIF_PERF_PWR_CNT_CLRn_ADDR(n),mask,val,HWIO_MMSS_VBIF_VBIF_PERF_PWR_CNT_CLRn_INI(n))
#define HWIO_MMSS_VBIF_VBIF_PERF_PWR_CNT_CLRn_PERF_PWR_CNT_CLR_BMSK                                                0x1
#define HWIO_MMSS_VBIF_VBIF_PERF_PWR_CNT_CLRn_PERF_PWR_CNT_CLR_SHFT                                                0x0

#define HWIO_MMSS_VBIF_VBIF_PERF_PWR_CNT_Ln_ADDR(n)                                                         (VBIF_SDE_REG_BASE      + 0x00000440 + 0x4 * (n))
#define HWIO_MMSS_VBIF_VBIF_PERF_PWR_CNT_Ln_RMSK                                                            0xffffffff
#define HWIO_MMSS_VBIF_VBIF_PERF_PWR_CNT_Ln_MAXn                                                                     2
#define HWIO_MMSS_VBIF_VBIF_PERF_PWR_CNT_Ln_INI(n)        \
        in_dword_masked(HWIO_MMSS_VBIF_VBIF_PERF_PWR_CNT_Ln_ADDR(n), HWIO_MMSS_VBIF_VBIF_PERF_PWR_CNT_Ln_RMSK)
#define HWIO_MMSS_VBIF_VBIF_PERF_PWR_CNT_Ln_INMI(n,mask)    \
        in_dword_masked(HWIO_MMSS_VBIF_VBIF_PERF_PWR_CNT_Ln_ADDR(n), mask)
#define HWIO_MMSS_VBIF_VBIF_PERF_PWR_CNT_Ln_OUTI(n,val)    \
        out_dword(HWIO_MMSS_VBIF_VBIF_PERF_PWR_CNT_Ln_ADDR(n),val)
#define HWIO_MMSS_VBIF_VBIF_PERF_PWR_CNT_Ln_OUTMI(n,mask,val) \
        out_dword_masked_ns(HWIO_MMSS_VBIF_VBIF_PERF_PWR_CNT_Ln_ADDR(n),mask,val,HWIO_MMSS_VBIF_VBIF_PERF_PWR_CNT_Ln_INI(n))
#define HWIO_MMSS_VBIF_VBIF_PERF_PWR_CNT_Ln_PERF_PWR_CNT_LOW_BMSK                                           0xffffffff
#define HWIO_MMSS_VBIF_VBIF_PERF_PWR_CNT_Ln_PERF_PWR_CNT_LOW_SHFT                                                  0x0

#define HWIO_MMSS_VBIF_VBIF_PERF_PWR_CNT_Hn_ADDR(n)                                                         (VBIF_SDE_REG_BASE      + 0x00000460 + 0x4 * (n))
#define HWIO_MMSS_VBIF_VBIF_PERF_PWR_CNT_Hn_RMSK                                                                0xffff
#define HWIO_MMSS_VBIF_VBIF_PERF_PWR_CNT_Hn_MAXn                                                                     2
#define HWIO_MMSS_VBIF_VBIF_PERF_PWR_CNT_Hn_INI(n)        \
        in_dword_masked(HWIO_MMSS_VBIF_VBIF_PERF_PWR_CNT_Hn_ADDR(n), HWIO_MMSS_VBIF_VBIF_PERF_PWR_CNT_Hn_RMSK)
#define HWIO_MMSS_VBIF_VBIF_PERF_PWR_CNT_Hn_INMI(n,mask)    \
        in_dword_masked(HWIO_MMSS_VBIF_VBIF_PERF_PWR_CNT_Hn_ADDR(n), mask)
#define HWIO_MMSS_VBIF_VBIF_PERF_PWR_CNT_Hn_OUTI(n,val)    \
        out_dword(HWIO_MMSS_VBIF_VBIF_PERF_PWR_CNT_Hn_ADDR(n),val)
#define HWIO_MMSS_VBIF_VBIF_PERF_PWR_CNT_Hn_OUTMI(n,mask,val) \
        out_dword_masked_ns(HWIO_MMSS_VBIF_VBIF_PERF_PWR_CNT_Hn_ADDR(n),mask,val,HWIO_MMSS_VBIF_VBIF_PERF_PWR_CNT_Hn_INI(n))
#define HWIO_MMSS_VBIF_VBIF_PERF_PWR_CNT_Hn_PERF_PWR_CNT_HIGH_BMSK                                              0xffff
#define HWIO_MMSS_VBIF_VBIF_PERF_PWR_CNT_Hn_PERF_PWR_CNT_HIGH_SHFT                                                 0x0

#define HWIO_MMSS_VBIF_VBIF_MISR_CFG_An_ADDR(n)                                                             (VBIF_SDE_REG_BASE      + 0x00000480 + 0x4 * (n))
#define HWIO_MMSS_VBIF_VBIF_MISR_CFG_An_RMSK                                                                0x80000fff
#define HWIO_MMSS_VBIF_VBIF_MISR_CFG_An_MAXn                                                                         1
#define HWIO_MMSS_VBIF_VBIF_MISR_CFG_An_INI(n)        \
        in_dword_masked(HWIO_MMSS_VBIF_VBIF_MISR_CFG_An_ADDR(n), HWIO_MMSS_VBIF_VBIF_MISR_CFG_An_RMSK)
#define HWIO_MMSS_VBIF_VBIF_MISR_CFG_An_INMI(n,mask)    \
        in_dword_masked(HWIO_MMSS_VBIF_VBIF_MISR_CFG_An_ADDR(n), mask)
#define HWIO_MMSS_VBIF_VBIF_MISR_CFG_An_OUTI(n,val)    \
        out_dword(HWIO_MMSS_VBIF_VBIF_MISR_CFG_An_ADDR(n),val)
#define HWIO_MMSS_VBIF_VBIF_MISR_CFG_An_OUTMI(n,mask,val) \
        out_dword_masked_ns(HWIO_MMSS_VBIF_VBIF_MISR_CFG_An_ADDR(n),mask,val,HWIO_MMSS_VBIF_VBIF_MISR_CFG_An_INI(n))
#define HWIO_MMSS_VBIF_VBIF_MISR_CFG_An_MISR_ERR_BMSK                                                       0x80000000
#define HWIO_MMSS_VBIF_VBIF_MISR_CFG_An_MISR_ERR_SHFT                                                             0x1f
#define HWIO_MMSS_VBIF_VBIF_MISR_CFG_An_MISR_MID_BMSK                                                            0xff0
#define HWIO_MMSS_VBIF_VBIF_MISR_CFG_An_MISR_MID_SHFT                                                              0x4
#define HWIO_MMSS_VBIF_VBIF_MISR_CFG_An_MISR_IGNORE_MID_BMSK                                                       0x8
#define HWIO_MMSS_VBIF_VBIF_MISR_CFG_An_MISR_IGNORE_MID_SHFT                                                       0x3
#define HWIO_MMSS_VBIF_VBIF_MISR_CFG_An_MISR_INPUT_SEL_BMSK                                                        0x6
#define HWIO_MMSS_VBIF_VBIF_MISR_CFG_An_MISR_INPUT_SEL_SHFT                                                        0x1
#define HWIO_MMSS_VBIF_VBIF_MISR_CFG_An_MISR_EN_BMSK                                                               0x1
#define HWIO_MMSS_VBIF_VBIF_MISR_CFG_An_MISR_EN_SHFT                                                               0x0

#define HWIO_MMSS_VBIF_VBIF_MISR_COUNTER_ADDR                                                               (VBIF_SDE_REG_BASE      + 0x00000490)
#define HWIO_MMSS_VBIF_VBIF_MISR_COUNTER_RMSK                                                                  0xfffff
#define HWIO_MMSS_VBIF_VBIF_MISR_COUNTER_IN          \
        in_dword_masked(HWIO_MMSS_VBIF_VBIF_MISR_COUNTER_ADDR, HWIO_MMSS_VBIF_VBIF_MISR_COUNTER_RMSK)
#define HWIO_MMSS_VBIF_VBIF_MISR_COUNTER_INM(m)      \
        in_dword_masked(HWIO_MMSS_VBIF_VBIF_MISR_COUNTER_ADDR, m)
#define HWIO_MMSS_VBIF_VBIF_MISR_COUNTER_OUT(v)      \
        out_dword(HWIO_MMSS_VBIF_VBIF_MISR_COUNTER_ADDR,v)
#define HWIO_MMSS_VBIF_VBIF_MISR_COUNTER_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_VBIF_VBIF_MISR_COUNTER_ADDR,m,v,HWIO_MMSS_VBIF_VBIF_MISR_COUNTER_IN)
#define HWIO_MMSS_VBIF_VBIF_MISR_COUNTER_MISR_COUNTER_BMSK                                                     0xfffff
#define HWIO_MMSS_VBIF_VBIF_MISR_COUNTER_MISR_COUNTER_SHFT                                                         0x0

#define HWIO_MMSS_VBIF_VBIF_MISR_CLR_An_ADDR(n)                                                             (VBIF_SDE_REG_BASE      + 0x00000494 + 0x4 * (n))
#define HWIO_MMSS_VBIF_VBIF_MISR_CLR_An_RMSK                                                                       0x1
#define HWIO_MMSS_VBIF_VBIF_MISR_CLR_An_MAXn                                                                         1
#define HWIO_MMSS_VBIF_VBIF_MISR_CLR_An_INI(n)        \
        in_dword_masked(HWIO_MMSS_VBIF_VBIF_MISR_CLR_An_ADDR(n), HWIO_MMSS_VBIF_VBIF_MISR_CLR_An_RMSK)
#define HWIO_MMSS_VBIF_VBIF_MISR_CLR_An_INMI(n,mask)    \
        in_dword_masked(HWIO_MMSS_VBIF_VBIF_MISR_CLR_An_ADDR(n), mask)
#define HWIO_MMSS_VBIF_VBIF_MISR_CLR_An_OUTI(n,val)    \
        out_dword(HWIO_MMSS_VBIF_VBIF_MISR_CLR_An_ADDR(n),val)
#define HWIO_MMSS_VBIF_VBIF_MISR_CLR_An_OUTMI(n,mask,val) \
        out_dword_masked_ns(HWIO_MMSS_VBIF_VBIF_MISR_CLR_An_ADDR(n),mask,val,HWIO_MMSS_VBIF_VBIF_MISR_CLR_An_INI(n))
#define HWIO_MMSS_VBIF_VBIF_MISR_CLR_An_MISR_CLR_BMSK                                                              0x1
#define HWIO_MMSS_VBIF_VBIF_MISR_CLR_An_MISR_CLR_SHFT                                                              0x0

#define HWIO_MMSS_VBIF_VBIF_MISR_A0_SIGn_ADDR(n)                                                            (VBIF_SDE_REG_BASE      + 0x000004a4 + 0x4 * (n))
#define HWIO_MMSS_VBIF_VBIF_MISR_A0_SIGn_RMSK                                                               0xffffffff
#define HWIO_MMSS_VBIF_VBIF_MISR_A0_SIGn_MAXn                                                                        3
#define HWIO_MMSS_VBIF_VBIF_MISR_A0_SIGn_INI(n)        \
        in_dword_masked(HWIO_MMSS_VBIF_VBIF_MISR_A0_SIGn_ADDR(n), HWIO_MMSS_VBIF_VBIF_MISR_A0_SIGn_RMSK)
#define HWIO_MMSS_VBIF_VBIF_MISR_A0_SIGn_INMI(n,mask)    \
        in_dword_masked(HWIO_MMSS_VBIF_VBIF_MISR_A0_SIGn_ADDR(n), mask)
#define HWIO_MMSS_VBIF_VBIF_MISR_A0_SIGn_MISR_SIG_BMSK                                                      0xffffffff
#define HWIO_MMSS_VBIF_VBIF_MISR_A0_SIGn_MISR_SIG_SHFT                                                             0x0

#define HWIO_MMSS_VBIF_VBIF_MISR_A1_SIGn_ADDR(n)                                                            (VBIF_SDE_REG_BASE      + 0x000004c4 + 0x4 * (n))
#define HWIO_MMSS_VBIF_VBIF_MISR_A1_SIGn_RMSK                                                               0xffffffff
#define HWIO_MMSS_VBIF_VBIF_MISR_A1_SIGn_MAXn                                                                        3
#define HWIO_MMSS_VBIF_VBIF_MISR_A1_SIGn_INI(n)        \
        in_dword_masked(HWIO_MMSS_VBIF_VBIF_MISR_A1_SIGn_ADDR(n), HWIO_MMSS_VBIF_VBIF_MISR_A1_SIGn_RMSK)
#define HWIO_MMSS_VBIF_VBIF_MISR_A1_SIGn_INMI(n,mask)    \
        in_dword_masked(HWIO_MMSS_VBIF_VBIF_MISR_A1_SIGn_ADDR(n), mask)
#define HWIO_MMSS_VBIF_VBIF_MISR_A1_SIGn_MISR_SIG_BMSK                                                      0xffffffff
#define HWIO_MMSS_VBIF_VBIF_MISR_A1_SIGn_MISR_SIG_SHFT                                                             0x0

#define HWIO_MMSS_VBIF_VBIF_XINL_QOS_RP_REMAP_00_ADDR                                                       (VBIF_SDE_REG_BASE      + 0x00000550)
#define HWIO_MMSS_VBIF_VBIF_XINL_QOS_RP_REMAP_00_RMSK                                                       0x33333333
#define HWIO_MMSS_VBIF_VBIF_XINL_QOS_RP_REMAP_00_IN          \
        in_dword_masked(HWIO_MMSS_VBIF_VBIF_XINL_QOS_RP_REMAP_00_ADDR, HWIO_MMSS_VBIF_VBIF_XINL_QOS_RP_REMAP_00_RMSK)
#define HWIO_MMSS_VBIF_VBIF_XINL_QOS_RP_REMAP_00_INM(m)      \
        in_dword_masked(HWIO_MMSS_VBIF_VBIF_XINL_QOS_RP_REMAP_00_ADDR, m)
#define HWIO_MMSS_VBIF_VBIF_XINL_QOS_RP_REMAP_00_OUT(v)      \
        out_dword(HWIO_MMSS_VBIF_VBIF_XINL_QOS_RP_REMAP_00_ADDR,v)
#define HWIO_MMSS_VBIF_VBIF_XINL_QOS_RP_REMAP_00_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_VBIF_VBIF_XINL_QOS_RP_REMAP_00_ADDR,m,v,HWIO_MMSS_VBIF_VBIF_XINL_QOS_RP_REMAP_00_IN)
#define HWIO_MMSS_VBIF_VBIF_XINL_QOS_RP_REMAP_00_QOS_REMAP_00_C7_BMSK                                       0x30000000
#define HWIO_MMSS_VBIF_VBIF_XINL_QOS_RP_REMAP_00_QOS_REMAP_00_C7_SHFT                                             0x1c
#define HWIO_MMSS_VBIF_VBIF_XINL_QOS_RP_REMAP_00_QOS_REMAP_00_C6_BMSK                                        0x3000000
#define HWIO_MMSS_VBIF_VBIF_XINL_QOS_RP_REMAP_00_QOS_REMAP_00_C6_SHFT                                             0x18
#define HWIO_MMSS_VBIF_VBIF_XINL_QOS_RP_REMAP_00_QOS_REMAP_00_C5_BMSK                                         0x300000
#define HWIO_MMSS_VBIF_VBIF_XINL_QOS_RP_REMAP_00_QOS_REMAP_00_C5_SHFT                                             0x14
#define HWIO_MMSS_VBIF_VBIF_XINL_QOS_RP_REMAP_00_QOS_REMAP_00_C4_BMSK                                          0x30000
#define HWIO_MMSS_VBIF_VBIF_XINL_QOS_RP_REMAP_00_QOS_REMAP_00_C4_SHFT                                             0x10
#define HWIO_MMSS_VBIF_VBIF_XINL_QOS_RP_REMAP_00_QOS_REMAP_00_C3_BMSK                                           0x3000
#define HWIO_MMSS_VBIF_VBIF_XINL_QOS_RP_REMAP_00_QOS_REMAP_00_C3_SHFT                                              0xc
#define HWIO_MMSS_VBIF_VBIF_XINL_QOS_RP_REMAP_00_QOS_REMAP_00_C2_BMSK                                            0x300
#define HWIO_MMSS_VBIF_VBIF_XINL_QOS_RP_REMAP_00_QOS_REMAP_00_C2_SHFT                                              0x8
#define HWIO_MMSS_VBIF_VBIF_XINL_QOS_RP_REMAP_00_QOS_REMAP_00_C1_BMSK                                             0x30
#define HWIO_MMSS_VBIF_VBIF_XINL_QOS_RP_REMAP_00_QOS_REMAP_00_C1_SHFT                                              0x4
#define HWIO_MMSS_VBIF_VBIF_XINL_QOS_RP_REMAP_00_QOS_REMAP_00_C0_BMSK                                              0x3
#define HWIO_MMSS_VBIF_VBIF_XINL_QOS_RP_REMAP_00_QOS_REMAP_00_C0_SHFT                                              0x0

#define HWIO_MMSS_VBIF_VBIF_XINH_QOS_RP_REMAP_00_ADDR                                                       (VBIF_SDE_REG_BASE      + 0x00000554)
#define HWIO_MMSS_VBIF_VBIF_XINH_QOS_RP_REMAP_00_RMSK                                                         0x33333333
#define HWIO_MMSS_VBIF_VBIF_XINH_QOS_RP_REMAP_00_IN          \
        in_dword_masked(HWIO_MMSS_VBIF_VBIF_XINH_QOS_RP_REMAP_00_ADDR, HWIO_MMSS_VBIF_VBIF_XINH_QOS_RP_REMAP_00_RMSK)
#define HWIO_MMSS_VBIF_VBIF_XINH_QOS_RP_REMAP_00_INM(m)      \
        in_dword_masked(HWIO_MMSS_VBIF_VBIF_XINH_QOS_RP_REMAP_00_ADDR, m)
#define HWIO_MMSS_VBIF_VBIF_XINH_QOS_RP_REMAP_00_OUT(v)      \
        out_dword(HWIO_MMSS_VBIF_VBIF_XINH_QOS_RP_REMAP_00_ADDR,v)
#define HWIO_MMSS_VBIF_VBIF_XINH_QOS_RP_REMAP_00_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_VBIF_VBIF_XINH_QOS_RP_REMAP_00_ADDR,m,v,HWIO_MMSS_VBIF_VBIF_XINH_QOS_RP_REMAP_00_IN)
#define HWIO_MMSS_VBIF_VBIF_XINH_QOS_RP_REMAP_00_QOS_REMAP_00_C15_BMSK                                      0x30000000
#define HWIO_MMSS_VBIF_VBIF_XINH_QOS_RP_REMAP_00_QOS_REMAP_00_C15_SHFT                                            0x1c
#define HWIO_MMSS_VBIF_VBIF_XINH_QOS_RP_REMAP_00_QOS_REMAP_00_C14_BMSK                                       0x3000000
#define HWIO_MMSS_VBIF_VBIF_XINH_QOS_RP_REMAP_00_QOS_REMAP_00_C14_SHFT                                            0x18
#define HWIO_MMSS_VBIF_VBIF_XINH_QOS_RP_REMAP_00_QOS_REMAP_00_C13_BMSK                                        0x300000
#define HWIO_MMSS_VBIF_VBIF_XINH_QOS_RP_REMAP_00_QOS_REMAP_00_C13_SHFT                                            0x14
#define HWIO_MMSS_VBIF_VBIF_XINH_QOS_RP_REMAP_00_QOS_REMAP_00_C12_BMSK                                         0x30000
#define HWIO_MMSS_VBIF_VBIF_XINH_QOS_RP_REMAP_00_QOS_REMAP_00_C12_SHFT                                            0x10
#define HWIO_MMSS_VBIF_VBIF_XINH_QOS_RP_REMAP_00_QOS_REMAP_00_C11_BMSK                                          0x3000
#define HWIO_MMSS_VBIF_VBIF_XINH_QOS_RP_REMAP_00_QOS_REMAP_00_C11_SHFT                                             0xc
#define HWIO_MMSS_VBIF_VBIF_XINH_QOS_RP_REMAP_00_QOS_REMAP_00_C10_BMSK                                           0x300
#define HWIO_MMSS_VBIF_VBIF_XINH_QOS_RP_REMAP_00_QOS_REMAP_00_C10_SHFT                                             0x8
#define HWIO_MMSS_VBIF_VBIF_XINH_QOS_RP_REMAP_00_QOS_REMAP_00_C9_BMSK                                             0x30
#define HWIO_MMSS_VBIF_VBIF_XINH_QOS_RP_REMAP_00_QOS_REMAP_00_C9_SHFT                                              0x4
#define HWIO_MMSS_VBIF_VBIF_XINH_QOS_RP_REMAP_00_QOS_REMAP_00_C8_BMSK                                              0x3
#define HWIO_MMSS_VBIF_VBIF_XINH_QOS_RP_REMAP_00_QOS_REMAP_00_C8_SHFT                                              0x0

#define HWIO_MMSS_VBIF_VBIF_XINL_QOS_RP_REMAP_01_ADDR                                                       (VBIF_SDE_REG_BASE      + 0x00000558)
#define HWIO_MMSS_VBIF_VBIF_XINL_QOS_RP_REMAP_01_RMSK                                                       0x33333333
#define HWIO_MMSS_VBIF_VBIF_XINL_QOS_RP_REMAP_01_IN          \
        in_dword_masked(HWIO_MMSS_VBIF_VBIF_XINL_QOS_RP_REMAP_01_ADDR, HWIO_MMSS_VBIF_VBIF_XINL_QOS_RP_REMAP_01_RMSK)
#define HWIO_MMSS_VBIF_VBIF_XINL_QOS_RP_REMAP_01_INM(m)      \
        in_dword_masked(HWIO_MMSS_VBIF_VBIF_XINL_QOS_RP_REMAP_01_ADDR, m)
#define HWIO_MMSS_VBIF_VBIF_XINL_QOS_RP_REMAP_01_OUT(v)      \
        out_dword(HWIO_MMSS_VBIF_VBIF_XINL_QOS_RP_REMAP_01_ADDR,v)
#define HWIO_MMSS_VBIF_VBIF_XINL_QOS_RP_REMAP_01_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_VBIF_VBIF_XINL_QOS_RP_REMAP_01_ADDR,m,v,HWIO_MMSS_VBIF_VBIF_XINL_QOS_RP_REMAP_01_IN)
#define HWIO_MMSS_VBIF_VBIF_XINL_QOS_RP_REMAP_01_QOS_REMAP_01_C7_BMSK                                       0x30000000
#define HWIO_MMSS_VBIF_VBIF_XINL_QOS_RP_REMAP_01_QOS_REMAP_01_C7_SHFT                                             0x1c
#define HWIO_MMSS_VBIF_VBIF_XINL_QOS_RP_REMAP_01_QOS_REMAP_01_C6_BMSK                                        0x3000000
#define HWIO_MMSS_VBIF_VBIF_XINL_QOS_RP_REMAP_01_QOS_REMAP_01_C6_SHFT                                             0x18
#define HWIO_MMSS_VBIF_VBIF_XINL_QOS_RP_REMAP_01_QOS_REMAP_01_C5_BMSK                                         0x300000
#define HWIO_MMSS_VBIF_VBIF_XINL_QOS_RP_REMAP_01_QOS_REMAP_01_C5_SHFT                                             0x14
#define HWIO_MMSS_VBIF_VBIF_XINL_QOS_RP_REMAP_01_QOS_REMAP_01_C4_BMSK                                          0x30000
#define HWIO_MMSS_VBIF_VBIF_XINL_QOS_RP_REMAP_01_QOS_REMAP_01_C4_SHFT                                             0x10
#define HWIO_MMSS_VBIF_VBIF_XINL_QOS_RP_REMAP_01_QOS_REMAP_01_C3_BMSK                                           0x3000
#define HWIO_MMSS_VBIF_VBIF_XINL_QOS_RP_REMAP_01_QOS_REMAP_01_C3_SHFT                                              0xc
#define HWIO_MMSS_VBIF_VBIF_XINL_QOS_RP_REMAP_01_QOS_REMAP_01_C2_BMSK                                            0x300
#define HWIO_MMSS_VBIF_VBIF_XINL_QOS_RP_REMAP_01_QOS_REMAP_01_C2_SHFT                                              0x8
#define HWIO_MMSS_VBIF_VBIF_XINL_QOS_RP_REMAP_01_QOS_REMAP_01_C1_BMSK                                             0x30
#define HWIO_MMSS_VBIF_VBIF_XINL_QOS_RP_REMAP_01_QOS_REMAP_01_C1_SHFT                                              0x4
#define HWIO_MMSS_VBIF_VBIF_XINL_QOS_RP_REMAP_01_QOS_REMAP_01_C0_BMSK                                              0x3
#define HWIO_MMSS_VBIF_VBIF_XINL_QOS_RP_REMAP_01_QOS_REMAP_01_C0_SHFT                                              0x0

#define HWIO_MMSS_VBIF_VBIF_XINH_QOS_RP_REMAP_01_ADDR                                                       (VBIF_SDE_REG_BASE      + 0x0000055c)
#define HWIO_MMSS_VBIF_VBIF_XINH_QOS_RP_REMAP_01_RMSK                                                         0x33333333
#define HWIO_MMSS_VBIF_VBIF_XINH_QOS_RP_REMAP_01_IN          \
        in_dword_masked(HWIO_MMSS_VBIF_VBIF_XINH_QOS_RP_REMAP_01_ADDR, HWIO_MMSS_VBIF_VBIF_XINH_QOS_RP_REMAP_01_RMSK)
#define HWIO_MMSS_VBIF_VBIF_XINH_QOS_RP_REMAP_01_INM(m)      \
        in_dword_masked(HWIO_MMSS_VBIF_VBIF_XINH_QOS_RP_REMAP_01_ADDR, m)
#define HWIO_MMSS_VBIF_VBIF_XINH_QOS_RP_REMAP_01_OUT(v)      \
        out_dword(HWIO_MMSS_VBIF_VBIF_XINH_QOS_RP_REMAP_01_ADDR,v)
#define HWIO_MMSS_VBIF_VBIF_XINH_QOS_RP_REMAP_01_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_VBIF_VBIF_XINH_QOS_RP_REMAP_01_ADDR,m,v,HWIO_MMSS_VBIF_VBIF_XINH_QOS_RP_REMAP_01_IN)
#define HWIO_MMSS_VBIF_VBIF_XINH_QOS_RP_REMAP_01_QOS_REMAP_01_C15_BMSK                                      0x30000000
#define HWIO_MMSS_VBIF_VBIF_XINH_QOS_RP_REMAP_01_QOS_REMAP_01_C15_SHFT                                            0x1c
#define HWIO_MMSS_VBIF_VBIF_XINH_QOS_RP_REMAP_01_QOS_REMAP_01_C14_BMSK                                       0x3000000
#define HWIO_MMSS_VBIF_VBIF_XINH_QOS_RP_REMAP_01_QOS_REMAP_01_C14_SHFT                                            0x18
#define HWIO_MMSS_VBIF_VBIF_XINH_QOS_RP_REMAP_01_QOS_REMAP_01_C13_BMSK                                        0x300000
#define HWIO_MMSS_VBIF_VBIF_XINH_QOS_RP_REMAP_01_QOS_REMAP_01_C13_SHFT                                            0x14
#define HWIO_MMSS_VBIF_VBIF_XINH_QOS_RP_REMAP_01_QOS_REMAP_01_C12_BMSK                                         0x30000
#define HWIO_MMSS_VBIF_VBIF_XINH_QOS_RP_REMAP_01_QOS_REMAP_01_C12_SHFT                                            0x10
#define HWIO_MMSS_VBIF_VBIF_XINH_QOS_RP_REMAP_01_QOS_REMAP_01_C11_BMSK                                          0x3000
#define HWIO_MMSS_VBIF_VBIF_XINH_QOS_RP_REMAP_01_QOS_REMAP_01_C11_SHFT                                             0xc
#define HWIO_MMSS_VBIF_VBIF_XINH_QOS_RP_REMAP_01_QOS_REMAP_01_C10_BMSK                                           0x300
#define HWIO_MMSS_VBIF_VBIF_XINH_QOS_RP_REMAP_01_QOS_REMAP_01_C10_SHFT                                             0x8
#define HWIO_MMSS_VBIF_VBIF_XINH_QOS_RP_REMAP_01_QOS_REMAP_01_C9_BMSK                                             0x30
#define HWIO_MMSS_VBIF_VBIF_XINH_QOS_RP_REMAP_01_QOS_REMAP_01_C9_SHFT                                              0x4
#define HWIO_MMSS_VBIF_VBIF_XINH_QOS_RP_REMAP_01_QOS_REMAP_01_C8_BMSK                                              0x3
#define HWIO_MMSS_VBIF_VBIF_XINH_QOS_RP_REMAP_01_QOS_REMAP_01_C8_SHFT                                              0x0

#define HWIO_MMSS_VBIF_VBIF_XINL_QOS_RP_REMAP_10_ADDR                                                       (VBIF_SDE_REG_BASE      + 0x00000560)
#define HWIO_MMSS_VBIF_VBIF_XINL_QOS_RP_REMAP_10_RMSK                                                       0x33333333
#define HWIO_MMSS_VBIF_VBIF_XINL_QOS_RP_REMAP_10_IN          \
        in_dword_masked(HWIO_MMSS_VBIF_VBIF_XINL_QOS_RP_REMAP_10_ADDR, HWIO_MMSS_VBIF_VBIF_XINL_QOS_RP_REMAP_10_RMSK)
#define HWIO_MMSS_VBIF_VBIF_XINL_QOS_RP_REMAP_10_INM(m)      \
        in_dword_masked(HWIO_MMSS_VBIF_VBIF_XINL_QOS_RP_REMAP_10_ADDR, m)
#define HWIO_MMSS_VBIF_VBIF_XINL_QOS_RP_REMAP_10_OUT(v)      \
        out_dword(HWIO_MMSS_VBIF_VBIF_XINL_QOS_RP_REMAP_10_ADDR,v)
#define HWIO_MMSS_VBIF_VBIF_XINL_QOS_RP_REMAP_10_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_VBIF_VBIF_XINL_QOS_RP_REMAP_10_ADDR,m,v,HWIO_MMSS_VBIF_VBIF_XINL_QOS_RP_REMAP_10_IN)
#define HWIO_MMSS_VBIF_VBIF_XINL_QOS_RP_REMAP_10_QOS_REMAP_10_C7_BMSK                                       0x30000000
#define HWIO_MMSS_VBIF_VBIF_XINL_QOS_RP_REMAP_10_QOS_REMAP_10_C7_SHFT                                             0x1c
#define HWIO_MMSS_VBIF_VBIF_XINL_QOS_RP_REMAP_10_QOS_REMAP_10_C6_BMSK                                        0x3000000
#define HWIO_MMSS_VBIF_VBIF_XINL_QOS_RP_REMAP_10_QOS_REMAP_10_C6_SHFT                                             0x18
#define HWIO_MMSS_VBIF_VBIF_XINL_QOS_RP_REMAP_10_QOS_REMAP_10_C5_BMSK                                         0x300000
#define HWIO_MMSS_VBIF_VBIF_XINL_QOS_RP_REMAP_10_QOS_REMAP_10_C5_SHFT                                             0x14
#define HWIO_MMSS_VBIF_VBIF_XINL_QOS_RP_REMAP_10_QOS_REMAP_10_C4_BMSK                                          0x30000
#define HWIO_MMSS_VBIF_VBIF_XINL_QOS_RP_REMAP_10_QOS_REMAP_10_C4_SHFT                                             0x10
#define HWIO_MMSS_VBIF_VBIF_XINL_QOS_RP_REMAP_10_QOS_REMAP_10_C3_BMSK                                           0x3000
#define HWIO_MMSS_VBIF_VBIF_XINL_QOS_RP_REMAP_10_QOS_REMAP_10_C3_SHFT                                              0xc
#define HWIO_MMSS_VBIF_VBIF_XINL_QOS_RP_REMAP_10_QOS_REMAP_10_C2_BMSK                                            0x300
#define HWIO_MMSS_VBIF_VBIF_XINL_QOS_RP_REMAP_10_QOS_REMAP_10_C2_SHFT                                              0x8
#define HWIO_MMSS_VBIF_VBIF_XINL_QOS_RP_REMAP_10_QOS_REMAP_10_C1_BMSK                                             0x30
#define HWIO_MMSS_VBIF_VBIF_XINL_QOS_RP_REMAP_10_QOS_REMAP_10_C1_SHFT                                              0x4
#define HWIO_MMSS_VBIF_VBIF_XINL_QOS_RP_REMAP_10_QOS_REMAP_10_C0_BMSK                                              0x3
#define HWIO_MMSS_VBIF_VBIF_XINL_QOS_RP_REMAP_10_QOS_REMAP_10_C0_SHFT                                              0x0

#define HWIO_MMSS_VBIF_VBIF_XINH_QOS_RP_REMAP_10_ADDR                                                       (VBIF_SDE_REG_BASE      + 0x00000564)
#define HWIO_MMSS_VBIF_VBIF_XINH_QOS_RP_REMAP_10_RMSK                                                         0x33333333
#define HWIO_MMSS_VBIF_VBIF_XINH_QOS_RP_REMAP_10_IN          \
        in_dword_masked(HWIO_MMSS_VBIF_VBIF_XINH_QOS_RP_REMAP_10_ADDR, HWIO_MMSS_VBIF_VBIF_XINH_QOS_RP_REMAP_10_RMSK)
#define HWIO_MMSS_VBIF_VBIF_XINH_QOS_RP_REMAP_10_INM(m)      \
        in_dword_masked(HWIO_MMSS_VBIF_VBIF_XINH_QOS_RP_REMAP_10_ADDR, m)
#define HWIO_MMSS_VBIF_VBIF_XINH_QOS_RP_REMAP_10_OUT(v)      \
        out_dword(HWIO_MMSS_VBIF_VBIF_XINH_QOS_RP_REMAP_10_ADDR,v)
#define HWIO_MMSS_VBIF_VBIF_XINH_QOS_RP_REMAP_10_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_VBIF_VBIF_XINH_QOS_RP_REMAP_10_ADDR,m,v,HWIO_MMSS_VBIF_VBIF_XINH_QOS_RP_REMAP_10_IN)
#define HWIO_MMSS_VBIF_VBIF_XINH_QOS_RP_REMAP_10_QOS_REMAP_10_C15_BMSK                                      0x30000000
#define HWIO_MMSS_VBIF_VBIF_XINH_QOS_RP_REMAP_10_QOS_REMAP_10_C15_SHFT                                            0x1c
#define HWIO_MMSS_VBIF_VBIF_XINH_QOS_RP_REMAP_10_QOS_REMAP_10_C14_BMSK                                       0x3000000
#define HWIO_MMSS_VBIF_VBIF_XINH_QOS_RP_REMAP_10_QOS_REMAP_10_C14_SHFT                                            0x18
#define HWIO_MMSS_VBIF_VBIF_XINH_QOS_RP_REMAP_10_QOS_REMAP_10_C13_BMSK                                        0x300000
#define HWIO_MMSS_VBIF_VBIF_XINH_QOS_RP_REMAP_10_QOS_REMAP_10_C13_SHFT                                            0x14
#define HWIO_MMSS_VBIF_VBIF_XINH_QOS_RP_REMAP_10_QOS_REMAP_10_C12_BMSK                                         0x30000
#define HWIO_MMSS_VBIF_VBIF_XINH_QOS_RP_REMAP_10_QOS_REMAP_10_C12_SHFT                                            0x10
#define HWIO_MMSS_VBIF_VBIF_XINH_QOS_RP_REMAP_10_QOS_REMAP_10_C11_BMSK                                          0x3000
#define HWIO_MMSS_VBIF_VBIF_XINH_QOS_RP_REMAP_10_QOS_REMAP_10_C11_SHFT                                             0xc
#define HWIO_MMSS_VBIF_VBIF_XINH_QOS_RP_REMAP_10_QOS_REMAP_10_C10_BMSK                                           0x300
#define HWIO_MMSS_VBIF_VBIF_XINH_QOS_RP_REMAP_10_QOS_REMAP_10_C10_SHFT                                             0x8
#define HWIO_MMSS_VBIF_VBIF_XINH_QOS_RP_REMAP_10_QOS_REMAP_10_C9_BMSK                                             0x30
#define HWIO_MMSS_VBIF_VBIF_XINH_QOS_RP_REMAP_10_QOS_REMAP_10_C9_SHFT                                              0x4
#define HWIO_MMSS_VBIF_VBIF_XINH_QOS_RP_REMAP_10_QOS_REMAP_10_C8_BMSK                                              0x3
#define HWIO_MMSS_VBIF_VBIF_XINH_QOS_RP_REMAP_10_QOS_REMAP_10_C8_SHFT                                              0x0

#define HWIO_MMSS_VBIF_VBIF_XINL_QOS_RP_REMAP_11_ADDR                                                       (VBIF_SDE_REG_BASE      + 0x00000568)
#define HWIO_MMSS_VBIF_VBIF_XINL_QOS_RP_REMAP_11_RMSK                                                       0x33333333
#define HWIO_MMSS_VBIF_VBIF_XINL_QOS_RP_REMAP_11_IN          \
        in_dword_masked(HWIO_MMSS_VBIF_VBIF_XINL_QOS_RP_REMAP_11_ADDR, HWIO_MMSS_VBIF_VBIF_XINL_QOS_RP_REMAP_11_RMSK)
#define HWIO_MMSS_VBIF_VBIF_XINL_QOS_RP_REMAP_11_INM(m)      \
        in_dword_masked(HWIO_MMSS_VBIF_VBIF_XINL_QOS_RP_REMAP_11_ADDR, m)
#define HWIO_MMSS_VBIF_VBIF_XINL_QOS_RP_REMAP_11_OUT(v)      \
        out_dword(HWIO_MMSS_VBIF_VBIF_XINL_QOS_RP_REMAP_11_ADDR,v)
#define HWIO_MMSS_VBIF_VBIF_XINL_QOS_RP_REMAP_11_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_VBIF_VBIF_XINL_QOS_RP_REMAP_11_ADDR,m,v,HWIO_MMSS_VBIF_VBIF_XINL_QOS_RP_REMAP_11_IN)
#define HWIO_MMSS_VBIF_VBIF_XINL_QOS_RP_REMAP_11_QOS_REMAP_11_C7_BMSK                                       0x30000000
#define HWIO_MMSS_VBIF_VBIF_XINL_QOS_RP_REMAP_11_QOS_REMAP_11_C7_SHFT                                             0x1c
#define HWIO_MMSS_VBIF_VBIF_XINL_QOS_RP_REMAP_11_QOS_REMAP_11_C6_BMSK                                        0x3000000
#define HWIO_MMSS_VBIF_VBIF_XINL_QOS_RP_REMAP_11_QOS_REMAP_11_C6_SHFT                                             0x18
#define HWIO_MMSS_VBIF_VBIF_XINL_QOS_RP_REMAP_11_QOS_REMAP_11_C5_BMSK                                         0x300000
#define HWIO_MMSS_VBIF_VBIF_XINL_QOS_RP_REMAP_11_QOS_REMAP_11_C5_SHFT                                             0x14
#define HWIO_MMSS_VBIF_VBIF_XINL_QOS_RP_REMAP_11_QOS_REMAP_11_C4_BMSK                                          0x30000
#define HWIO_MMSS_VBIF_VBIF_XINL_QOS_RP_REMAP_11_QOS_REMAP_11_C4_SHFT                                             0x10
#define HWIO_MMSS_VBIF_VBIF_XINL_QOS_RP_REMAP_11_QOS_REMAP_11_C3_BMSK                                           0x3000
#define HWIO_MMSS_VBIF_VBIF_XINL_QOS_RP_REMAP_11_QOS_REMAP_11_C3_SHFT                                              0xc
#define HWIO_MMSS_VBIF_VBIF_XINL_QOS_RP_REMAP_11_QOS_REMAP_11_C2_BMSK                                            0x300
#define HWIO_MMSS_VBIF_VBIF_XINL_QOS_RP_REMAP_11_QOS_REMAP_11_C2_SHFT                                              0x8
#define HWIO_MMSS_VBIF_VBIF_XINL_QOS_RP_REMAP_11_QOS_REMAP_11_C1_BMSK                                             0x30
#define HWIO_MMSS_VBIF_VBIF_XINL_QOS_RP_REMAP_11_QOS_REMAP_11_C1_SHFT                                              0x4
#define HWIO_MMSS_VBIF_VBIF_XINL_QOS_RP_REMAP_11_QOS_REMAP_11_C0_BMSK                                              0x3
#define HWIO_MMSS_VBIF_VBIF_XINL_QOS_RP_REMAP_11_QOS_REMAP_11_C0_SHFT                                              0x0

#define HWIO_MMSS_VBIF_VBIF_XINH_QOS_RP_REMAP_11_ADDR                                                       (VBIF_SDE_REG_BASE      + 0x0000056c)
#define HWIO_MMSS_VBIF_VBIF_XINH_QOS_RP_REMAP_11_RMSK                                                         0x33333333
#define HWIO_MMSS_VBIF_VBIF_XINH_QOS_RP_REMAP_11_IN          \
        in_dword_masked(HWIO_MMSS_VBIF_VBIF_XINH_QOS_RP_REMAP_11_ADDR, HWIO_MMSS_VBIF_VBIF_XINH_QOS_RP_REMAP_11_RMSK)
#define HWIO_MMSS_VBIF_VBIF_XINH_QOS_RP_REMAP_11_INM(m)      \
        in_dword_masked(HWIO_MMSS_VBIF_VBIF_XINH_QOS_RP_REMAP_11_ADDR, m)
#define HWIO_MMSS_VBIF_VBIF_XINH_QOS_RP_REMAP_11_OUT(v)      \
        out_dword(HWIO_MMSS_VBIF_VBIF_XINH_QOS_RP_REMAP_11_ADDR,v)
#define HWIO_MMSS_VBIF_VBIF_XINH_QOS_RP_REMAP_11_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_VBIF_VBIF_XINH_QOS_RP_REMAP_11_ADDR,m,v,HWIO_MMSS_VBIF_VBIF_XINH_QOS_RP_REMAP_11_IN)
#define HWIO_MMSS_VBIF_VBIF_XINH_QOS_RP_REMAP_11_QOS_REMAP_11_C15_BMSK                                      0x30000000
#define HWIO_MMSS_VBIF_VBIF_XINH_QOS_RP_REMAP_11_QOS_REMAP_11_C15_SHFT                                            0x1c
#define HWIO_MMSS_VBIF_VBIF_XINH_QOS_RP_REMAP_11_QOS_REMAP_11_C14_BMSK                                       0x3000000
#define HWIO_MMSS_VBIF_VBIF_XINH_QOS_RP_REMAP_11_QOS_REMAP_11_C14_SHFT                                            0x18
#define HWIO_MMSS_VBIF_VBIF_XINH_QOS_RP_REMAP_11_QOS_REMAP_11_C13_BMSK                                        0x300000
#define HWIO_MMSS_VBIF_VBIF_XINH_QOS_RP_REMAP_11_QOS_REMAP_11_C13_SHFT                                            0x14
#define HWIO_MMSS_VBIF_VBIF_XINH_QOS_RP_REMAP_11_QOS_REMAP_11_C12_BMSK                                         0x30000
#define HWIO_MMSS_VBIF_VBIF_XINH_QOS_RP_REMAP_11_QOS_REMAP_11_C12_SHFT                                            0x10
#define HWIO_MMSS_VBIF_VBIF_XINH_QOS_RP_REMAP_11_QOS_REMAP_11_C11_BMSK                                          0x3000
#define HWIO_MMSS_VBIF_VBIF_XINH_QOS_RP_REMAP_11_QOS_REMAP_11_C11_SHFT                                             0xc
#define HWIO_MMSS_VBIF_VBIF_XINH_QOS_RP_REMAP_11_QOS_REMAP_11_C10_BMSK                                           0x300
#define HWIO_MMSS_VBIF_VBIF_XINH_QOS_RP_REMAP_11_QOS_REMAP_11_C10_SHFT                                             0x8
#define HWIO_MMSS_VBIF_VBIF_XINH_QOS_RP_REMAP_11_QOS_REMAP_11_C9_BMSK                                             0x30
#define HWIO_MMSS_VBIF_VBIF_XINH_QOS_RP_REMAP_11_QOS_REMAP_11_C9_SHFT                                              0x4
#define HWIO_MMSS_VBIF_VBIF_XINH_QOS_RP_REMAP_11_QOS_REMAP_11_C8_BMSK                                              0x3
#define HWIO_MMSS_VBIF_VBIF_XINH_QOS_RP_REMAP_11_QOS_REMAP_11_C8_SHFT                                              0x0

#define HWIO_MMSS_VBIF_VBIF_XINL_QOS_LVL_REMAP_00_ADDR                                                      (VBIF_SDE_REG_BASE      + 0x00000570)
#define HWIO_MMSS_VBIF_VBIF_XINL_QOS_LVL_REMAP_00_RMSK                                                      0x33333333
#define HWIO_MMSS_VBIF_VBIF_XINL_QOS_LVL_REMAP_00_IN          \
        in_dword_masked(HWIO_MMSS_VBIF_VBIF_XINL_QOS_LVL_REMAP_00_ADDR, HWIO_MMSS_VBIF_VBIF_XINL_QOS_LVL_REMAP_00_RMSK)
#define HWIO_MMSS_VBIF_VBIF_XINL_QOS_LVL_REMAP_00_INM(m)      \
        in_dword_masked(HWIO_MMSS_VBIF_VBIF_XINL_QOS_LVL_REMAP_00_ADDR, m)
#define HWIO_MMSS_VBIF_VBIF_XINL_QOS_LVL_REMAP_00_OUT(v)      \
        out_dword(HWIO_MMSS_VBIF_VBIF_XINL_QOS_LVL_REMAP_00_ADDR,v)
#define HWIO_MMSS_VBIF_VBIF_XINL_QOS_LVL_REMAP_00_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_VBIF_VBIF_XINL_QOS_LVL_REMAP_00_ADDR,m,v,HWIO_MMSS_VBIF_VBIF_XINL_QOS_LVL_REMAP_00_IN)
#define HWIO_MMSS_VBIF_VBIF_XINL_QOS_LVL_REMAP_00_QOS_LVL_REMAP_00_C7_BMSK                                  0x30000000
#define HWIO_MMSS_VBIF_VBIF_XINL_QOS_LVL_REMAP_00_QOS_LVL_REMAP_00_C7_SHFT                                        0x1c
#define HWIO_MMSS_VBIF_VBIF_XINL_QOS_LVL_REMAP_00_QOS_LVL_REMAP_00_C6_BMSK                                   0x3000000
#define HWIO_MMSS_VBIF_VBIF_XINL_QOS_LVL_REMAP_00_QOS_LVL_REMAP_00_C6_SHFT                                        0x18
#define HWIO_MMSS_VBIF_VBIF_XINL_QOS_LVL_REMAP_00_QOS_LVL_REMAP_00_C5_BMSK                                    0x300000
#define HWIO_MMSS_VBIF_VBIF_XINL_QOS_LVL_REMAP_00_QOS_LVL_REMAP_00_C5_SHFT                                        0x14
#define HWIO_MMSS_VBIF_VBIF_XINL_QOS_LVL_REMAP_00_QOS_LVL_REMAP_00_C4_BMSK                                     0x30000
#define HWIO_MMSS_VBIF_VBIF_XINL_QOS_LVL_REMAP_00_QOS_LVL_REMAP_00_C4_SHFT                                        0x10
#define HWIO_MMSS_VBIF_VBIF_XINL_QOS_LVL_REMAP_00_QOS_LVL_REMAP_00_C3_BMSK                                      0x3000
#define HWIO_MMSS_VBIF_VBIF_XINL_QOS_LVL_REMAP_00_QOS_LVL_REMAP_00_C3_SHFT                                         0xc
#define HWIO_MMSS_VBIF_VBIF_XINL_QOS_LVL_REMAP_00_QOS_LVL_REMAP_00_C2_BMSK                                       0x300
#define HWIO_MMSS_VBIF_VBIF_XINL_QOS_LVL_REMAP_00_QOS_LVL_REMAP_00_C2_SHFT                                         0x8
#define HWIO_MMSS_VBIF_VBIF_XINL_QOS_LVL_REMAP_00_QOS_LVL_REMAP_00_C1_BMSK                                        0x30
#define HWIO_MMSS_VBIF_VBIF_XINL_QOS_LVL_REMAP_00_QOS_LVL_REMAP_00_C1_SHFT                                         0x4
#define HWIO_MMSS_VBIF_VBIF_XINL_QOS_LVL_REMAP_00_QOS_LVL_REMAP_00_C0_BMSK                                         0x3
#define HWIO_MMSS_VBIF_VBIF_XINL_QOS_LVL_REMAP_00_QOS_LVL_REMAP_00_C0_SHFT                                         0x0

#define HWIO_MMSS_VBIF_VBIF_XINH_QOS_LVL_REMAP_00_ADDR                                                      (VBIF_SDE_REG_BASE      + 0x00000574)
#define HWIO_MMSS_VBIF_VBIF_XINH_QOS_LVL_REMAP_00_RMSK                                                        0x33333333
#define HWIO_MMSS_VBIF_VBIF_XINH_QOS_LVL_REMAP_00_IN          \
        in_dword_masked(HWIO_MMSS_VBIF_VBIF_XINH_QOS_LVL_REMAP_00_ADDR, HWIO_MMSS_VBIF_VBIF_XINH_QOS_LVL_REMAP_00_RMSK)
#define HWIO_MMSS_VBIF_VBIF_XINH_QOS_LVL_REMAP_00_INM(m)      \
        in_dword_masked(HWIO_MMSS_VBIF_VBIF_XINH_QOS_LVL_REMAP_00_ADDR, m)
#define HWIO_MMSS_VBIF_VBIF_XINH_QOS_LVL_REMAP_00_OUT(v)      \
        out_dword(HWIO_MMSS_VBIF_VBIF_XINH_QOS_LVL_REMAP_00_ADDR,v)
#define HWIO_MMSS_VBIF_VBIF_XINH_QOS_LVL_REMAP_00_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_VBIF_VBIF_XINH_QOS_LVL_REMAP_00_ADDR,m,v,HWIO_MMSS_VBIF_VBIF_XINH_QOS_LVL_REMAP_00_IN)
#define HWIO_MMSS_VBIF_VBIF_XINH_QOS_LVL_REMAP_00_QOS_LVL_REMAP_00_C15_BMSK                                 0x30000000
#define HWIO_MMSS_VBIF_VBIF_XINH_QOS_LVL_REMAP_00_QOS_LVL_REMAP_00_C15_SHFT                                       0x1c
#define HWIO_MMSS_VBIF_VBIF_XINH_QOS_LVL_REMAP_00_QOS_LVL_REMAP_00_C14_BMSK                                  0x3000000
#define HWIO_MMSS_VBIF_VBIF_XINH_QOS_LVL_REMAP_00_QOS_LVL_REMAP_00_C14_SHFT                                       0x18
#define HWIO_MMSS_VBIF_VBIF_XINH_QOS_LVL_REMAP_00_QOS_LVL_REMAP_00_C13_BMSK                                   0x300000
#define HWIO_MMSS_VBIF_VBIF_XINH_QOS_LVL_REMAP_00_QOS_LVL_REMAP_00_C13_SHFT                                       0x14
#define HWIO_MMSS_VBIF_VBIF_XINH_QOS_LVL_REMAP_00_QOS_LVL_REMAP_00_C12_BMSK                                    0x30000
#define HWIO_MMSS_VBIF_VBIF_XINH_QOS_LVL_REMAP_00_QOS_LVL_REMAP_00_C12_SHFT                                       0x10
#define HWIO_MMSS_VBIF_VBIF_XINH_QOS_LVL_REMAP_00_QOS_LVL_REMAP_00_C11_BMSK                                     0x3000
#define HWIO_MMSS_VBIF_VBIF_XINH_QOS_LVL_REMAP_00_QOS_LVL_REMAP_00_C11_SHFT                                        0xc
#define HWIO_MMSS_VBIF_VBIF_XINH_QOS_LVL_REMAP_00_QOS_LVL_REMAP_00_C10_BMSK                                      0x300
#define HWIO_MMSS_VBIF_VBIF_XINH_QOS_LVL_REMAP_00_QOS_LVL_REMAP_00_C10_SHFT                                        0x8
#define HWIO_MMSS_VBIF_VBIF_XINH_QOS_LVL_REMAP_00_QOS_LVL_REMAP_00_C9_BMSK                                        0x30
#define HWIO_MMSS_VBIF_VBIF_XINH_QOS_LVL_REMAP_00_QOS_LVL_REMAP_00_C9_SHFT                                         0x4
#define HWIO_MMSS_VBIF_VBIF_XINH_QOS_LVL_REMAP_00_QOS_LVL_REMAP_00_C8_BMSK                                         0x3
#define HWIO_MMSS_VBIF_VBIF_XINH_QOS_LVL_REMAP_00_QOS_LVL_REMAP_00_C8_SHFT                                         0x0

#define HWIO_MMSS_VBIF_VBIF_XINL_QOS_LVL_REMAP_01_ADDR                                                      (VBIF_SDE_REG_BASE      + 0x00000578)
#define HWIO_MMSS_VBIF_VBIF_XINL_QOS_LVL_REMAP_01_RMSK                                                      0x33333333
#define HWIO_MMSS_VBIF_VBIF_XINL_QOS_LVL_REMAP_01_IN          \
        in_dword_masked(HWIO_MMSS_VBIF_VBIF_XINL_QOS_LVL_REMAP_01_ADDR, HWIO_MMSS_VBIF_VBIF_XINL_QOS_LVL_REMAP_01_RMSK)
#define HWIO_MMSS_VBIF_VBIF_XINL_QOS_LVL_REMAP_01_INM(m)      \
        in_dword_masked(HWIO_MMSS_VBIF_VBIF_XINL_QOS_LVL_REMAP_01_ADDR, m)
#define HWIO_MMSS_VBIF_VBIF_XINL_QOS_LVL_REMAP_01_OUT(v)      \
        out_dword(HWIO_MMSS_VBIF_VBIF_XINL_QOS_LVL_REMAP_01_ADDR,v)
#define HWIO_MMSS_VBIF_VBIF_XINL_QOS_LVL_REMAP_01_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_VBIF_VBIF_XINL_QOS_LVL_REMAP_01_ADDR,m,v,HWIO_MMSS_VBIF_VBIF_XINL_QOS_LVL_REMAP_01_IN)
#define HWIO_MMSS_VBIF_VBIF_XINL_QOS_LVL_REMAP_01_QOS_LVL_REMAP_01_C7_BMSK                                  0x30000000
#define HWIO_MMSS_VBIF_VBIF_XINL_QOS_LVL_REMAP_01_QOS_LVL_REMAP_01_C7_SHFT                                        0x1c
#define HWIO_MMSS_VBIF_VBIF_XINL_QOS_LVL_REMAP_01_QOS_LVL_REMAP_01_C6_BMSK                                   0x3000000
#define HWIO_MMSS_VBIF_VBIF_XINL_QOS_LVL_REMAP_01_QOS_LVL_REMAP_01_C6_SHFT                                        0x18
#define HWIO_MMSS_VBIF_VBIF_XINL_QOS_LVL_REMAP_01_QOS_LVL_REMAP_01_C5_BMSK                                    0x300000
#define HWIO_MMSS_VBIF_VBIF_XINL_QOS_LVL_REMAP_01_QOS_LVL_REMAP_01_C5_SHFT                                        0x14
#define HWIO_MMSS_VBIF_VBIF_XINL_QOS_LVL_REMAP_01_QOS_LVL_REMAP_01_C4_BMSK                                     0x30000
#define HWIO_MMSS_VBIF_VBIF_XINL_QOS_LVL_REMAP_01_QOS_LVL_REMAP_01_C4_SHFT                                        0x10
#define HWIO_MMSS_VBIF_VBIF_XINL_QOS_LVL_REMAP_01_QOS_LVL_REMAP_01_C3_BMSK                                      0x3000
#define HWIO_MMSS_VBIF_VBIF_XINL_QOS_LVL_REMAP_01_QOS_LVL_REMAP_01_C3_SHFT                                         0xc
#define HWIO_MMSS_VBIF_VBIF_XINL_QOS_LVL_REMAP_01_QOS_LVL_REMAP_01_C2_BMSK                                       0x300
#define HWIO_MMSS_VBIF_VBIF_XINL_QOS_LVL_REMAP_01_QOS_LVL_REMAP_01_C2_SHFT                                         0x8
#define HWIO_MMSS_VBIF_VBIF_XINL_QOS_LVL_REMAP_01_QOS_LVL_REMAP_01_C1_BMSK                                        0x30
#define HWIO_MMSS_VBIF_VBIF_XINL_QOS_LVL_REMAP_01_QOS_LVL_REMAP_01_C1_SHFT                                         0x4
#define HWIO_MMSS_VBIF_VBIF_XINL_QOS_LVL_REMAP_01_QOS_LVL_REMAP_01_C0_BMSK                                         0x3
#define HWIO_MMSS_VBIF_VBIF_XINL_QOS_LVL_REMAP_01_QOS_LVL_REMAP_01_C0_SHFT                                         0x0

#define HWIO_MMSS_VBIF_VBIF_XINH_QOS_LVL_REMAP_01_ADDR                                                      (VBIF_SDE_REG_BASE      + 0x0000057c)
#define HWIO_MMSS_VBIF_VBIF_XINH_QOS_LVL_REMAP_01_RMSK                                                        0x33333333
#define HWIO_MMSS_VBIF_VBIF_XINH_QOS_LVL_REMAP_01_IN          \
        in_dword_masked(HWIO_MMSS_VBIF_VBIF_XINH_QOS_LVL_REMAP_01_ADDR, HWIO_MMSS_VBIF_VBIF_XINH_QOS_LVL_REMAP_01_RMSK)
#define HWIO_MMSS_VBIF_VBIF_XINH_QOS_LVL_REMAP_01_INM(m)      \
        in_dword_masked(HWIO_MMSS_VBIF_VBIF_XINH_QOS_LVL_REMAP_01_ADDR, m)
#define HWIO_MMSS_VBIF_VBIF_XINH_QOS_LVL_REMAP_01_OUT(v)      \
        out_dword(HWIO_MMSS_VBIF_VBIF_XINH_QOS_LVL_REMAP_01_ADDR,v)
#define HWIO_MMSS_VBIF_VBIF_XINH_QOS_LVL_REMAP_01_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_VBIF_VBIF_XINH_QOS_LVL_REMAP_01_ADDR,m,v,HWIO_MMSS_VBIF_VBIF_XINH_QOS_LVL_REMAP_01_IN)
#define HWIO_MMSS_VBIF_VBIF_XINH_QOS_LVL_REMAP_01_QOS_LVL_REMAP_01_C15_BMSK                                 0x30000000
#define HWIO_MMSS_VBIF_VBIF_XINH_QOS_LVL_REMAP_01_QOS_LVL_REMAP_01_C15_SHFT                                       0x1c
#define HWIO_MMSS_VBIF_VBIF_XINH_QOS_LVL_REMAP_01_QOS_LVL_REMAP_01_C14_BMSK                                  0x3000000
#define HWIO_MMSS_VBIF_VBIF_XINH_QOS_LVL_REMAP_01_QOS_LVL_REMAP_01_C14_SHFT                                       0x18
#define HWIO_MMSS_VBIF_VBIF_XINH_QOS_LVL_REMAP_01_QOS_LVL_REMAP_01_C13_BMSK                                   0x300000
#define HWIO_MMSS_VBIF_VBIF_XINH_QOS_LVL_REMAP_01_QOS_LVL_REMAP_01_C13_SHFT                                       0x14
#define HWIO_MMSS_VBIF_VBIF_XINH_QOS_LVL_REMAP_01_QOS_LVL_REMAP_01_C12_BMSK                                    0x30000
#define HWIO_MMSS_VBIF_VBIF_XINH_QOS_LVL_REMAP_01_QOS_LVL_REMAP_01_C12_SHFT                                       0x10
#define HWIO_MMSS_VBIF_VBIF_XINH_QOS_LVL_REMAP_01_QOS_LVL_REMAP_01_C11_BMSK                                     0x3000
#define HWIO_MMSS_VBIF_VBIF_XINH_QOS_LVL_REMAP_01_QOS_LVL_REMAP_01_C11_SHFT                                        0xc
#define HWIO_MMSS_VBIF_VBIF_XINH_QOS_LVL_REMAP_01_QOS_LVL_REMAP_01_C10_BMSK                                      0x300
#define HWIO_MMSS_VBIF_VBIF_XINH_QOS_LVL_REMAP_01_QOS_LVL_REMAP_01_C10_SHFT                                        0x8
#define HWIO_MMSS_VBIF_VBIF_XINH_QOS_LVL_REMAP_01_QOS_LVL_REMAP_01_C9_BMSK                                        0x30
#define HWIO_MMSS_VBIF_VBIF_XINH_QOS_LVL_REMAP_01_QOS_LVL_REMAP_01_C9_SHFT                                         0x4
#define HWIO_MMSS_VBIF_VBIF_XINH_QOS_LVL_REMAP_01_QOS_LVL_REMAP_01_C8_BMSK                                         0x3
#define HWIO_MMSS_VBIF_VBIF_XINH_QOS_LVL_REMAP_01_QOS_LVL_REMAP_01_C8_SHFT                                         0x0

#define HWIO_MMSS_VBIF_VBIF_XINL_QOS_LVL_REMAP_10_ADDR                                                      (VBIF_SDE_REG_BASE      + 0x00000580)
#define HWIO_MMSS_VBIF_VBIF_XINL_QOS_LVL_REMAP_10_RMSK                                                      0x33333333
#define HWIO_MMSS_VBIF_VBIF_XINL_QOS_LVL_REMAP_10_IN          \
        in_dword_masked(HWIO_MMSS_VBIF_VBIF_XINL_QOS_LVL_REMAP_10_ADDR, HWIO_MMSS_VBIF_VBIF_XINL_QOS_LVL_REMAP_10_RMSK)
#define HWIO_MMSS_VBIF_VBIF_XINL_QOS_LVL_REMAP_10_INM(m)      \
        in_dword_masked(HWIO_MMSS_VBIF_VBIF_XINL_QOS_LVL_REMAP_10_ADDR, m)
#define HWIO_MMSS_VBIF_VBIF_XINL_QOS_LVL_REMAP_10_OUT(v)      \
        out_dword(HWIO_MMSS_VBIF_VBIF_XINL_QOS_LVL_REMAP_10_ADDR,v)
#define HWIO_MMSS_VBIF_VBIF_XINL_QOS_LVL_REMAP_10_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_VBIF_VBIF_XINL_QOS_LVL_REMAP_10_ADDR,m,v,HWIO_MMSS_VBIF_VBIF_XINL_QOS_LVL_REMAP_10_IN)
#define HWIO_MMSS_VBIF_VBIF_XINL_QOS_LVL_REMAP_10_QOS_LVL_REMAP_10_C7_BMSK                                  0x30000000
#define HWIO_MMSS_VBIF_VBIF_XINL_QOS_LVL_REMAP_10_QOS_LVL_REMAP_10_C7_SHFT                                        0x1c
#define HWIO_MMSS_VBIF_VBIF_XINL_QOS_LVL_REMAP_10_QOS_LVL_REMAP_10_C6_BMSK                                   0x3000000
#define HWIO_MMSS_VBIF_VBIF_XINL_QOS_LVL_REMAP_10_QOS_LVL_REMAP_10_C6_SHFT                                        0x18
#define HWIO_MMSS_VBIF_VBIF_XINL_QOS_LVL_REMAP_10_QOS_LVL_REMAP_10_C5_BMSK                                    0x300000
#define HWIO_MMSS_VBIF_VBIF_XINL_QOS_LVL_REMAP_10_QOS_LVL_REMAP_10_C5_SHFT                                        0x14
#define HWIO_MMSS_VBIF_VBIF_XINL_QOS_LVL_REMAP_10_QOS_LVL_REMAP_10_C4_BMSK                                     0x30000
#define HWIO_MMSS_VBIF_VBIF_XINL_QOS_LVL_REMAP_10_QOS_LVL_REMAP_10_C4_SHFT                                        0x10
#define HWIO_MMSS_VBIF_VBIF_XINL_QOS_LVL_REMAP_10_QOS_LVL_REMAP_10_C3_BMSK                                      0x3000
#define HWIO_MMSS_VBIF_VBIF_XINL_QOS_LVL_REMAP_10_QOS_LVL_REMAP_10_C3_SHFT                                         0xc
#define HWIO_MMSS_VBIF_VBIF_XINL_QOS_LVL_REMAP_10_QOS_LVL_REMAP_10_C2_BMSK                                       0x300
#define HWIO_MMSS_VBIF_VBIF_XINL_QOS_LVL_REMAP_10_QOS_LVL_REMAP_10_C2_SHFT                                         0x8
#define HWIO_MMSS_VBIF_VBIF_XINL_QOS_LVL_REMAP_10_QOS_LVL_REMAP_10_C1_BMSK                                        0x30
#define HWIO_MMSS_VBIF_VBIF_XINL_QOS_LVL_REMAP_10_QOS_LVL_REMAP_10_C1_SHFT                                         0x4
#define HWIO_MMSS_VBIF_VBIF_XINL_QOS_LVL_REMAP_10_QOS_LVL_REMAP_10_C0_BMSK                                         0x3
#define HWIO_MMSS_VBIF_VBIF_XINL_QOS_LVL_REMAP_10_QOS_LVL_REMAP_10_C0_SHFT                                         0x0

#define HWIO_MMSS_VBIF_VBIF_XINH_QOS_LVL_REMAP_10_ADDR                                                      (VBIF_SDE_REG_BASE      + 0x00000584)
#define HWIO_MMSS_VBIF_VBIF_XINH_QOS_LVL_REMAP_10_RMSK                                                        0x33333333
#define HWIO_MMSS_VBIF_VBIF_XINH_QOS_LVL_REMAP_10_IN          \
        in_dword_masked(HWIO_MMSS_VBIF_VBIF_XINH_QOS_LVL_REMAP_10_ADDR, HWIO_MMSS_VBIF_VBIF_XINH_QOS_LVL_REMAP_10_RMSK)
#define HWIO_MMSS_VBIF_VBIF_XINH_QOS_LVL_REMAP_10_INM(m)      \
        in_dword_masked(HWIO_MMSS_VBIF_VBIF_XINH_QOS_LVL_REMAP_10_ADDR, m)
#define HWIO_MMSS_VBIF_VBIF_XINH_QOS_LVL_REMAP_10_OUT(v)      \
        out_dword(HWIO_MMSS_VBIF_VBIF_XINH_QOS_LVL_REMAP_10_ADDR,v)
#define HWIO_MMSS_VBIF_VBIF_XINH_QOS_LVL_REMAP_10_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_VBIF_VBIF_XINH_QOS_LVL_REMAP_10_ADDR,m,v,HWIO_MMSS_VBIF_VBIF_XINH_QOS_LVL_REMAP_10_IN)
#define HWIO_MMSS_VBIF_VBIF_XINH_QOS_LVL_REMAP_10_QOS_LVL_REMAP_10_C15_BMSK                                 0x30000000
#define HWIO_MMSS_VBIF_VBIF_XINH_QOS_LVL_REMAP_10_QOS_LVL_REMAP_10_C15_SHFT                                       0x1c
#define HWIO_MMSS_VBIF_VBIF_XINH_QOS_LVL_REMAP_10_QOS_LVL_REMAP_10_C14_BMSK                                  0x3000000
#define HWIO_MMSS_VBIF_VBIF_XINH_QOS_LVL_REMAP_10_QOS_LVL_REMAP_10_C14_SHFT                                       0x18
#define HWIO_MMSS_VBIF_VBIF_XINH_QOS_LVL_REMAP_10_QOS_LVL_REMAP_10_C13_BMSK                                   0x300000
#define HWIO_MMSS_VBIF_VBIF_XINH_QOS_LVL_REMAP_10_QOS_LVL_REMAP_10_C13_SHFT                                       0x14
#define HWIO_MMSS_VBIF_VBIF_XINH_QOS_LVL_REMAP_10_QOS_LVL_REMAP_10_C12_BMSK                                    0x30000
#define HWIO_MMSS_VBIF_VBIF_XINH_QOS_LVL_REMAP_10_QOS_LVL_REMAP_10_C12_SHFT                                       0x10
#define HWIO_MMSS_VBIF_VBIF_XINH_QOS_LVL_REMAP_10_QOS_LVL_REMAP_10_C11_BMSK                                     0x3000
#define HWIO_MMSS_VBIF_VBIF_XINH_QOS_LVL_REMAP_10_QOS_LVL_REMAP_10_C11_SHFT                                        0xc
#define HWIO_MMSS_VBIF_VBIF_XINH_QOS_LVL_REMAP_10_QOS_LVL_REMAP_10_C10_BMSK                                      0x300
#define HWIO_MMSS_VBIF_VBIF_XINH_QOS_LVL_REMAP_10_QOS_LVL_REMAP_10_C10_SHFT                                        0x8
#define HWIO_MMSS_VBIF_VBIF_XINH_QOS_LVL_REMAP_10_QOS_LVL_REMAP_10_C9_BMSK                                        0x30
#define HWIO_MMSS_VBIF_VBIF_XINH_QOS_LVL_REMAP_10_QOS_LVL_REMAP_10_C9_SHFT                                         0x4
#define HWIO_MMSS_VBIF_VBIF_XINH_QOS_LVL_REMAP_10_QOS_LVL_REMAP_10_C8_BMSK                                         0x3
#define HWIO_MMSS_VBIF_VBIF_XINH_QOS_LVL_REMAP_10_QOS_LVL_REMAP_10_C8_SHFT                                         0x0

#define HWIO_MMSS_VBIF_VBIF_XINL_QOS_LVL_REMAP_11_ADDR                                                      (VBIF_SDE_REG_BASE      + 0x00000588)
#define HWIO_MMSS_VBIF_VBIF_XINL_QOS_LVL_REMAP_11_RMSK                                                      0x33333333
#define HWIO_MMSS_VBIF_VBIF_XINL_QOS_LVL_REMAP_11_IN          \
        in_dword_masked(HWIO_MMSS_VBIF_VBIF_XINL_QOS_LVL_REMAP_11_ADDR, HWIO_MMSS_VBIF_VBIF_XINL_QOS_LVL_REMAP_11_RMSK)
#define HWIO_MMSS_VBIF_VBIF_XINL_QOS_LVL_REMAP_11_INM(m)      \
        in_dword_masked(HWIO_MMSS_VBIF_VBIF_XINL_QOS_LVL_REMAP_11_ADDR, m)
#define HWIO_MMSS_VBIF_VBIF_XINL_QOS_LVL_REMAP_11_OUT(v)      \
        out_dword(HWIO_MMSS_VBIF_VBIF_XINL_QOS_LVL_REMAP_11_ADDR,v)
#define HWIO_MMSS_VBIF_VBIF_XINL_QOS_LVL_REMAP_11_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_VBIF_VBIF_XINL_QOS_LVL_REMAP_11_ADDR,m,v,HWIO_MMSS_VBIF_VBIF_XINL_QOS_LVL_REMAP_11_IN)
#define HWIO_MMSS_VBIF_VBIF_XINL_QOS_LVL_REMAP_11_QOS_LVL_REMAP_11_C7_BMSK                                  0x30000000
#define HWIO_MMSS_VBIF_VBIF_XINL_QOS_LVL_REMAP_11_QOS_LVL_REMAP_11_C7_SHFT                                        0x1c
#define HWIO_MMSS_VBIF_VBIF_XINL_QOS_LVL_REMAP_11_QOS_LVL_REMAP_11_C6_BMSK                                   0x3000000
#define HWIO_MMSS_VBIF_VBIF_XINL_QOS_LVL_REMAP_11_QOS_LVL_REMAP_11_C6_SHFT                                        0x18
#define HWIO_MMSS_VBIF_VBIF_XINL_QOS_LVL_REMAP_11_QOS_LVL_REMAP_11_C5_BMSK                                    0x300000
#define HWIO_MMSS_VBIF_VBIF_XINL_QOS_LVL_REMAP_11_QOS_LVL_REMAP_11_C5_SHFT                                        0x14
#define HWIO_MMSS_VBIF_VBIF_XINL_QOS_LVL_REMAP_11_QOS_LVL_REMAP_11_C4_BMSK                                     0x30000
#define HWIO_MMSS_VBIF_VBIF_XINL_QOS_LVL_REMAP_11_QOS_LVL_REMAP_11_C4_SHFT                                        0x10
#define HWIO_MMSS_VBIF_VBIF_XINL_QOS_LVL_REMAP_11_QOS_LVL_REMAP_11_C3_BMSK                                      0x3000
#define HWIO_MMSS_VBIF_VBIF_XINL_QOS_LVL_REMAP_11_QOS_LVL_REMAP_11_C3_SHFT                                         0xc
#define HWIO_MMSS_VBIF_VBIF_XINL_QOS_LVL_REMAP_11_QOS_LVL_REMAP_11_C2_BMSK                                       0x300
#define HWIO_MMSS_VBIF_VBIF_XINL_QOS_LVL_REMAP_11_QOS_LVL_REMAP_11_C2_SHFT                                         0x8
#define HWIO_MMSS_VBIF_VBIF_XINL_QOS_LVL_REMAP_11_QOS_LVL_REMAP_11_C1_BMSK                                        0x30
#define HWIO_MMSS_VBIF_VBIF_XINL_QOS_LVL_REMAP_11_QOS_LVL_REMAP_11_C1_SHFT                                         0x4
#define HWIO_MMSS_VBIF_VBIF_XINL_QOS_LVL_REMAP_11_QOS_LVL_REMAP_11_C0_BMSK                                         0x3
#define HWIO_MMSS_VBIF_VBIF_XINL_QOS_LVL_REMAP_11_QOS_LVL_REMAP_11_C0_SHFT                                         0x0

#define HWIO_MMSS_VBIF_VBIF_XINH_QOS_LVL_REMAP_11_ADDR                                                      (VBIF_SDE_REG_BASE      + 0x0000058c)
#define HWIO_MMSS_VBIF_VBIF_XINH_QOS_LVL_REMAP_11_RMSK                                                        0x33333333
#define HWIO_MMSS_VBIF_VBIF_XINH_QOS_LVL_REMAP_11_IN          \
        in_dword_masked(HWIO_MMSS_VBIF_VBIF_XINH_QOS_LVL_REMAP_11_ADDR, HWIO_MMSS_VBIF_VBIF_XINH_QOS_LVL_REMAP_11_RMSK)
#define HWIO_MMSS_VBIF_VBIF_XINH_QOS_LVL_REMAP_11_INM(m)      \
        in_dword_masked(HWIO_MMSS_VBIF_VBIF_XINH_QOS_LVL_REMAP_11_ADDR, m)
#define HWIO_MMSS_VBIF_VBIF_XINH_QOS_LVL_REMAP_11_OUT(v)      \
        out_dword(HWIO_MMSS_VBIF_VBIF_XINH_QOS_LVL_REMAP_11_ADDR,v)
#define HWIO_MMSS_VBIF_VBIF_XINH_QOS_LVL_REMAP_11_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_VBIF_VBIF_XINH_QOS_LVL_REMAP_11_ADDR,m,v,HWIO_MMSS_VBIF_VBIF_XINH_QOS_LVL_REMAP_11_IN)
#define HWIO_MMSS_VBIF_VBIF_XINH_QOS_LVL_REMAP_11_QOS_LVL_REMAP_11_C15_BMSK                                 0x30000000
#define HWIO_MMSS_VBIF_VBIF_XINH_QOS_LVL_REMAP_11_QOS_LVL_REMAP_11_C15_SHFT                                       0x1c
#define HWIO_MMSS_VBIF_VBIF_XINH_QOS_LVL_REMAP_11_QOS_LVL_REMAP_11_C14_BMSK                                  0x3000000
#define HWIO_MMSS_VBIF_VBIF_XINH_QOS_LVL_REMAP_11_QOS_LVL_REMAP_11_C14_SHFT                                       0x18
#define HWIO_MMSS_VBIF_VBIF_XINH_QOS_LVL_REMAP_11_QOS_LVL_REMAP_11_C13_BMSK                                   0x300000
#define HWIO_MMSS_VBIF_VBIF_XINH_QOS_LVL_REMAP_11_QOS_LVL_REMAP_11_C13_SHFT                                       0x14
#define HWIO_MMSS_VBIF_VBIF_XINH_QOS_LVL_REMAP_11_QOS_LVL_REMAP_11_C12_BMSK                                    0x30000
#define HWIO_MMSS_VBIF_VBIF_XINH_QOS_LVL_REMAP_11_QOS_LVL_REMAP_11_C12_SHFT                                       0x10
#define HWIO_MMSS_VBIF_VBIF_XINH_QOS_LVL_REMAP_11_QOS_LVL_REMAP_11_C11_BMSK                                     0x3000
#define HWIO_MMSS_VBIF_VBIF_XINH_QOS_LVL_REMAP_11_QOS_LVL_REMAP_11_C11_SHFT                                        0xc
#define HWIO_MMSS_VBIF_VBIF_XINH_QOS_LVL_REMAP_11_QOS_LVL_REMAP_11_C10_BMSK                                      0x300
#define HWIO_MMSS_VBIF_VBIF_XINH_QOS_LVL_REMAP_11_QOS_LVL_REMAP_11_C10_SHFT                                        0x8
#define HWIO_MMSS_VBIF_VBIF_XINH_QOS_LVL_REMAP_11_QOS_LVL_REMAP_11_C9_BMSK                                        0x30
#define HWIO_MMSS_VBIF_VBIF_XINH_QOS_LVL_REMAP_11_QOS_LVL_REMAP_11_C9_SHFT                                         0x4
#define HWIO_MMSS_VBIF_VBIF_XINH_QOS_LVL_REMAP_11_QOS_LVL_REMAP_11_C8_BMSK                                         0x3
#define HWIO_MMSS_VBIF_VBIF_XINH_QOS_LVL_REMAP_11_QOS_LVL_REMAP_11_C8_SHFT                                         0x0

#define HWIO_MMSS_VBIF_VBIF_ATB_EN_ADDR                                                                     (VBIF_SDE_REG_BASE      + 0x00001030)
#define HWIO_MMSS_VBIF_VBIF_ATB_EN_RMSK                                                                            0x1
#define HWIO_MMSS_VBIF_VBIF_ATB_EN_IN          \
        in_dword_masked(HWIO_MMSS_VBIF_VBIF_ATB_EN_ADDR, HWIO_MMSS_VBIF_VBIF_ATB_EN_RMSK)
#define HWIO_MMSS_VBIF_VBIF_ATB_EN_INM(m)      \
        in_dword_masked(HWIO_MMSS_VBIF_VBIF_ATB_EN_ADDR, m)
#define HWIO_MMSS_VBIF_VBIF_ATB_EN_OUT(v)      \
        out_dword(HWIO_MMSS_VBIF_VBIF_ATB_EN_ADDR,v)
#define HWIO_MMSS_VBIF_VBIF_ATB_EN_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_VBIF_VBIF_ATB_EN_ADDR,m,v,HWIO_MMSS_VBIF_VBIF_ATB_EN_IN)
#define HWIO_MMSS_VBIF_VBIF_ATB_EN_TRACE_DUMP_EN_BMSK                                                              0x1
#define HWIO_MMSS_VBIF_VBIF_ATB_EN_TRACE_DUMP_EN_SHFT                                                              0x0

#define HWIO_MMSS_VBIF_VBIF_STM_EN_ADDR                                                                     (VBIF_SDE_REG_BASE      + 0x00001040)
#define HWIO_MMSS_VBIF_VBIF_STM_EN_RMSK                                                                            0x1
#define HWIO_MMSS_VBIF_VBIF_STM_EN_IN          \
        in_dword_masked(HWIO_MMSS_VBIF_VBIF_STM_EN_ADDR, HWIO_MMSS_VBIF_VBIF_STM_EN_RMSK)
#define HWIO_MMSS_VBIF_VBIF_STM_EN_INM(m)      \
        in_dword_masked(HWIO_MMSS_VBIF_VBIF_STM_EN_ADDR, m)
#define HWIO_MMSS_VBIF_VBIF_STM_EN_OUT(v)      \
        out_dword(HWIO_MMSS_VBIF_VBIF_STM_EN_ADDR,v)
#define HWIO_MMSS_VBIF_VBIF_STM_EN_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_VBIF_VBIF_STM_EN_ADDR,m,v,HWIO_MMSS_VBIF_VBIF_STM_EN_IN)
#define HWIO_MMSS_VBIF_VBIF_STM_EN_STM_OUT_EN_BMSK                                                                 0x1
#define HWIO_MMSS_VBIF_VBIF_STM_EN_STM_OUT_EN_SHFT                                                                 0x0


/*----------------------------------------------------------------------------
 * MODULE: MMSS_VBIF_NRT
 *--------------------------------------------------------------------------*/

/*----------------------------------------------------------------------------
 * MODULE: MMSS_VBIF_NRT_VBIF_ROT
 *--------------------------------------------------------------------------*/

#define HWIO_MMSS_VBIF_NRT_VBIF_VERSION_ADDR                                                                    (VBIF_NRT_VBIF_ROT_REG_BASE      + 0x00000000)
#define HWIO_MMSS_VBIF_NRT_VBIF_VERSION_RMSK                                                                    0xffffffff
#define HWIO_MMSS_VBIF_NRT_VBIF_VERSION_IN          \
        in_dword_masked(HWIO_MMSS_VBIF_NRT_VBIF_VERSION_ADDR, HWIO_MMSS_VBIF_NRT_VBIF_VERSION_RMSK)
#define HWIO_MMSS_VBIF_NRT_VBIF_VERSION_INM(m)      \
        in_dword_masked(HWIO_MMSS_VBIF_NRT_VBIF_VERSION_ADDR, m)
#define HWIO_MMSS_VBIF_NRT_VBIF_VERSION_VBIF_VERSION_BMSK                                                       0xffffffff
#define HWIO_MMSS_VBIF_NRT_VBIF_VERSION_VBIF_VERSION_SHFT                                                              0x0

#define HWIO_MMSS_VBIF_NRT_VBIF_CLKON_ADDR                                                                      (VBIF_NRT_VBIF_ROT_REG_BASE      + 0x00000004)
#define HWIO_MMSS_VBIF_NRT_VBIF_CLKON_RMSK                                                                          0xff03
#define HWIO_MMSS_VBIF_NRT_VBIF_CLKON_IN          \
        in_dword_masked(HWIO_MMSS_VBIF_NRT_VBIF_CLKON_ADDR, HWIO_MMSS_VBIF_NRT_VBIF_CLKON_RMSK)
#define HWIO_MMSS_VBIF_NRT_VBIF_CLKON_INM(m)      \
        in_dword_masked(HWIO_MMSS_VBIF_NRT_VBIF_CLKON_ADDR, m)
#define HWIO_MMSS_VBIF_NRT_VBIF_CLKON_OUT(v)      \
        out_dword(HWIO_MMSS_VBIF_NRT_VBIF_CLKON_ADDR,v)
#define HWIO_MMSS_VBIF_NRT_VBIF_CLKON_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_VBIF_NRT_VBIF_CLKON_ADDR,m,v,HWIO_MMSS_VBIF_NRT_VBIF_CLKON_IN)
#define HWIO_MMSS_VBIF_NRT_VBIF_CLKON_HYSTERESIS_VALUE_BMSK                                                         0xff00
#define HWIO_MMSS_VBIF_NRT_VBIF_CLKON_HYSTERESIS_VALUE_SHFT                                                            0x8
#define HWIO_MMSS_VBIF_NRT_VBIF_CLKON_FORCE_ON_TESTBUS_BMSK                                                            0x2
#define HWIO_MMSS_VBIF_NRT_VBIF_CLKON_FORCE_ON_TESTBUS_SHFT                                                            0x1
#define HWIO_MMSS_VBIF_NRT_VBIF_CLKON_FORCE_ON_BMSK                                                                    0x1
#define HWIO_MMSS_VBIF_NRT_VBIF_CLKON_FORCE_ON_SHFT                                                                    0x0

#define HWIO_MMSS_VBIF_NRT_VBIF_CLK_FORCE_CTRL0_ADDR                                                            (VBIF_NRT_VBIF_ROT_REG_BASE      + 0x00000008)
#define HWIO_MMSS_VBIF_NRT_VBIF_CLK_FORCE_CTRL0_RMSK                                                                   0x3
#define HWIO_MMSS_VBIF_NRT_VBIF_CLK_FORCE_CTRL0_IN          \
        in_dword_masked(HWIO_MMSS_VBIF_NRT_VBIF_CLK_FORCE_CTRL0_ADDR, HWIO_MMSS_VBIF_NRT_VBIF_CLK_FORCE_CTRL0_RMSK)
#define HWIO_MMSS_VBIF_NRT_VBIF_CLK_FORCE_CTRL0_INM(m)      \
        in_dword_masked(HWIO_MMSS_VBIF_NRT_VBIF_CLK_FORCE_CTRL0_ADDR, m)
#define HWIO_MMSS_VBIF_NRT_VBIF_CLK_FORCE_CTRL0_OUT(v)      \
        out_dword(HWIO_MMSS_VBIF_NRT_VBIF_CLK_FORCE_CTRL0_ADDR,v)
#define HWIO_MMSS_VBIF_NRT_VBIF_CLK_FORCE_CTRL0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_VBIF_NRT_VBIF_CLK_FORCE_CTRL0_ADDR,m,v,HWIO_MMSS_VBIF_NRT_VBIF_CLK_FORCE_CTRL0_IN)
#define HWIO_MMSS_VBIF_NRT_VBIF_CLK_FORCE_CTRL0_FORCE_ON_C1_BMSK                                                       0x2
#define HWIO_MMSS_VBIF_NRT_VBIF_CLK_FORCE_CTRL0_FORCE_ON_C1_SHFT                                                       0x1
#define HWIO_MMSS_VBIF_NRT_VBIF_CLK_FORCE_CTRL0_FORCE_ON_C0_BMSK                                                       0x1
#define HWIO_MMSS_VBIF_NRT_VBIF_CLK_FORCE_CTRL0_FORCE_ON_C0_SHFT                                                       0x0

#define HWIO_MMSS_VBIF_NRT_VBIF_CLK_FORCE_CTRL1_ADDR                                                            (VBIF_NRT_VBIF_ROT_REG_BASE      + 0x0000000c)
#define HWIO_MMSS_VBIF_NRT_VBIF_CLK_FORCE_CTRL1_RMSK                                                                0x83bd
#define HWIO_MMSS_VBIF_NRT_VBIF_CLK_FORCE_CTRL1_IN          \
        in_dword_masked(HWIO_MMSS_VBIF_NRT_VBIF_CLK_FORCE_CTRL1_ADDR, HWIO_MMSS_VBIF_NRT_VBIF_CLK_FORCE_CTRL1_RMSK)
#define HWIO_MMSS_VBIF_NRT_VBIF_CLK_FORCE_CTRL1_INM(m)      \
        in_dword_masked(HWIO_MMSS_VBIF_NRT_VBIF_CLK_FORCE_CTRL1_ADDR, m)
#define HWIO_MMSS_VBIF_NRT_VBIF_CLK_FORCE_CTRL1_OUT(v)      \
        out_dword(HWIO_MMSS_VBIF_NRT_VBIF_CLK_FORCE_CTRL1_ADDR,v)
#define HWIO_MMSS_VBIF_NRT_VBIF_CLK_FORCE_CTRL1_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_VBIF_NRT_VBIF_CLK_FORCE_CTRL1_ADDR,m,v,HWIO_MMSS_VBIF_NRT_VBIF_CLK_FORCE_CTRL1_IN)
#define HWIO_MMSS_VBIF_NRT_VBIF_CLK_FORCE_CTRL1_FORCE_ON_DCD_BMSK                                                   0x8000
#define HWIO_MMSS_VBIF_NRT_VBIF_CLK_FORCE_CTRL1_FORCE_ON_DCD_SHFT                                                      0xf
#define HWIO_MMSS_VBIF_NRT_VBIF_CLK_FORCE_CTRL1_FORCE_ON_QOS_BMSK                                                    0x200
#define HWIO_MMSS_VBIF_NRT_VBIF_CLK_FORCE_CTRL1_FORCE_ON_QOS_SHFT                                                      0x9
#define HWIO_MMSS_VBIF_NRT_VBIF_CLK_FORCE_CTRL1_FORCE_ON_PERF_BMSK                                                   0x100
#define HWIO_MMSS_VBIF_NRT_VBIF_CLK_FORCE_CTRL1_FORCE_ON_PERF_SHFT                                                     0x8
#define HWIO_MMSS_VBIF_NRT_VBIF_CLK_FORCE_CTRL1_FORCE_ON_STM_BMSK                                                     0x80
#define HWIO_MMSS_VBIF_NRT_VBIF_CLK_FORCE_CTRL1_FORCE_ON_STM_SHFT                                                      0x7
#define HWIO_MMSS_VBIF_NRT_VBIF_CLK_FORCE_CTRL1_FORCE_ON_XPU_BMSK                                                     0x20
#define HWIO_MMSS_VBIF_NRT_VBIF_CLK_FORCE_CTRL1_FORCE_ON_XPU_SHFT                                                      0x5
#define HWIO_MMSS_VBIF_NRT_VBIF_CLK_FORCE_CTRL1_FORCE_ON_ATB_BMSK                                                     0x10
#define HWIO_MMSS_VBIF_NRT_VBIF_CLK_FORCE_CTRL1_FORCE_ON_ATB_SHFT                                                      0x4
#define HWIO_MMSS_VBIF_NRT_VBIF_CLK_FORCE_CTRL1_FORCE_ON_MM_MMU_BMSK                                                   0x8
#define HWIO_MMSS_VBIF_NRT_VBIF_CLK_FORCE_CTRL1_FORCE_ON_MM_MMU_SHFT                                                   0x3
#define HWIO_MMSS_VBIF_NRT_VBIF_CLK_FORCE_CTRL1_FORCE_ON_AHB2AHB_BMSK                                                  0x4
#define HWIO_MMSS_VBIF_NRT_VBIF_CLK_FORCE_CTRL1_FORCE_ON_AHB2AHB_SHFT                                                  0x2
#define HWIO_MMSS_VBIF_NRT_VBIF_CLK_FORCE_CTRL1_FORCE_ON_ARB_BMSK                                                      0x1
#define HWIO_MMSS_VBIF_NRT_VBIF_CLK_FORCE_CTRL1_FORCE_ON_ARB_SHFT                                                      0x0

#define HWIO_MMSS_VBIF_NRT_VBIF_QOS_OVERRIDE_EN_ADDR                                                            (VBIF_NRT_VBIF_ROT_REG_BASE      + 0x00000010)
#define HWIO_MMSS_VBIF_NRT_VBIF_QOS_OVERRIDE_EN_RMSK                                                               0x30003
#define HWIO_MMSS_VBIF_NRT_VBIF_QOS_OVERRIDE_EN_IN          \
        in_dword_masked(HWIO_MMSS_VBIF_NRT_VBIF_QOS_OVERRIDE_EN_ADDR, HWIO_MMSS_VBIF_NRT_VBIF_QOS_OVERRIDE_EN_RMSK)
#define HWIO_MMSS_VBIF_NRT_VBIF_QOS_OVERRIDE_EN_INM(m)      \
        in_dword_masked(HWIO_MMSS_VBIF_NRT_VBIF_QOS_OVERRIDE_EN_ADDR, m)
#define HWIO_MMSS_VBIF_NRT_VBIF_QOS_OVERRIDE_EN_OUT(v)      \
        out_dword(HWIO_MMSS_VBIF_NRT_VBIF_QOS_OVERRIDE_EN_ADDR,v)
#define HWIO_MMSS_VBIF_NRT_VBIF_QOS_OVERRIDE_EN_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_VBIF_NRT_VBIF_QOS_OVERRIDE_EN_ADDR,m,v,HWIO_MMSS_VBIF_NRT_VBIF_QOS_OVERRIDE_EN_IN)
#define HWIO_MMSS_VBIF_NRT_VBIF_QOS_OVERRIDE_EN_OVERRIDE_PRILVL_EN_C1_BMSK                                         0x20000
#define HWIO_MMSS_VBIF_NRT_VBIF_QOS_OVERRIDE_EN_OVERRIDE_PRILVL_EN_C1_SHFT                                            0x11
#define HWIO_MMSS_VBIF_NRT_VBIF_QOS_OVERRIDE_EN_OVERRIDE_PRILVL_EN_C0_BMSK                                         0x10000
#define HWIO_MMSS_VBIF_NRT_VBIF_QOS_OVERRIDE_EN_OVERRIDE_PRILVL_EN_C0_SHFT                                            0x10
#define HWIO_MMSS_VBIF_NRT_VBIF_QOS_OVERRIDE_EN_OVERRIDE_REQPRI_EN_C1_BMSK                                             0x2
#define HWIO_MMSS_VBIF_NRT_VBIF_QOS_OVERRIDE_EN_OVERRIDE_REQPRI_EN_C1_SHFT                                             0x1
#define HWIO_MMSS_VBIF_NRT_VBIF_QOS_OVERRIDE_EN_OVERRIDE_REQPRI_EN_C0_BMSK                                             0x1
#define HWIO_MMSS_VBIF_NRT_VBIF_QOS_OVERRIDE_EN_OVERRIDE_REQPRI_EN_C0_SHFT                                             0x0

#define HWIO_MMSS_VBIF_NRT_VBIF_PRILVL_ACT_PROP_EN_ADDR                                                         (VBIF_NRT_VBIF_ROT_REG_BASE      + 0x00000014)
#define HWIO_MMSS_VBIF_NRT_VBIF_PRILVL_ACT_PROP_EN_RMSK                                                                0x3
#define HWIO_MMSS_VBIF_NRT_VBIF_PRILVL_ACT_PROP_EN_IN          \
        in_dword_masked(HWIO_MMSS_VBIF_NRT_VBIF_PRILVL_ACT_PROP_EN_ADDR, HWIO_MMSS_VBIF_NRT_VBIF_PRILVL_ACT_PROP_EN_RMSK)
#define HWIO_MMSS_VBIF_NRT_VBIF_PRILVL_ACT_PROP_EN_INM(m)      \
        in_dword_masked(HWIO_MMSS_VBIF_NRT_VBIF_PRILVL_ACT_PROP_EN_ADDR, m)
#define HWIO_MMSS_VBIF_NRT_VBIF_PRILVL_ACT_PROP_EN_OUT(v)      \
        out_dword(HWIO_MMSS_VBIF_NRT_VBIF_PRILVL_ACT_PROP_EN_ADDR,v)
#define HWIO_MMSS_VBIF_NRT_VBIF_PRILVL_ACT_PROP_EN_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_VBIF_NRT_VBIF_PRILVL_ACT_PROP_EN_ADDR,m,v,HWIO_MMSS_VBIF_NRT_VBIF_PRILVL_ACT_PROP_EN_IN)
#define HWIO_MMSS_VBIF_NRT_VBIF_PRILVL_ACT_PROP_EN_PRILVL_ACT_PROP_EN_C1_BMSK                                          0x2
#define HWIO_MMSS_VBIF_NRT_VBIF_PRILVL_ACT_PROP_EN_PRILVL_ACT_PROP_EN_C1_SHFT                                          0x1
#define HWIO_MMSS_VBIF_NRT_VBIF_PRILVL_ACT_PROP_EN_PRILVL_ACT_PROP_EN_C0_BMSK                                          0x1
#define HWIO_MMSS_VBIF_NRT_VBIF_PRILVL_ACT_PROP_EN_PRILVL_ACT_PROP_EN_C0_SHFT                                          0x0

#define HWIO_MMSS_VBIF_NRT_VBIF_QOS_OVERRIDE_REQPRI_ADDR                                                        (VBIF_NRT_VBIF_ROT_REG_BASE      + 0x00000018)
#define HWIO_MMSS_VBIF_NRT_VBIF_QOS_OVERRIDE_REQPRI_RMSK                                                               0xf
#define HWIO_MMSS_VBIF_NRT_VBIF_QOS_OVERRIDE_REQPRI_IN          \
        in_dword_masked(HWIO_MMSS_VBIF_NRT_VBIF_QOS_OVERRIDE_REQPRI_ADDR, HWIO_MMSS_VBIF_NRT_VBIF_QOS_OVERRIDE_REQPRI_RMSK)
#define HWIO_MMSS_VBIF_NRT_VBIF_QOS_OVERRIDE_REQPRI_INM(m)      \
        in_dword_masked(HWIO_MMSS_VBIF_NRT_VBIF_QOS_OVERRIDE_REQPRI_ADDR, m)
#define HWIO_MMSS_VBIF_NRT_VBIF_QOS_OVERRIDE_REQPRI_OUT(v)      \
        out_dword(HWIO_MMSS_VBIF_NRT_VBIF_QOS_OVERRIDE_REQPRI_ADDR,v)
#define HWIO_MMSS_VBIF_NRT_VBIF_QOS_OVERRIDE_REQPRI_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_VBIF_NRT_VBIF_QOS_OVERRIDE_REQPRI_ADDR,m,v,HWIO_MMSS_VBIF_NRT_VBIF_QOS_OVERRIDE_REQPRI_IN)
#define HWIO_MMSS_VBIF_NRT_VBIF_QOS_OVERRIDE_REQPRI_OVERRIDE_REQPRI_C1_BMSK                                            0xc
#define HWIO_MMSS_VBIF_NRT_VBIF_QOS_OVERRIDE_REQPRI_OVERRIDE_REQPRI_C1_SHFT                                            0x2
#define HWIO_MMSS_VBIF_NRT_VBIF_QOS_OVERRIDE_REQPRI_OVERRIDE_REQPRI_C0_BMSK                                            0x3
#define HWIO_MMSS_VBIF_NRT_VBIF_QOS_OVERRIDE_REQPRI_OVERRIDE_REQPRI_C0_SHFT                                            0x0

#define HWIO_MMSS_VBIF_NRT_VBIF_QOS_OVERRIDE_PRILVL_ADDR                                                        (VBIF_NRT_VBIF_ROT_REG_BASE      + 0x0000001c)
#define HWIO_MMSS_VBIF_NRT_VBIF_QOS_OVERRIDE_PRILVL_RMSK                                                               0xf
#define HWIO_MMSS_VBIF_NRT_VBIF_QOS_OVERRIDE_PRILVL_IN          \
        in_dword_masked(HWIO_MMSS_VBIF_NRT_VBIF_QOS_OVERRIDE_PRILVL_ADDR, HWIO_MMSS_VBIF_NRT_VBIF_QOS_OVERRIDE_PRILVL_RMSK)
#define HWIO_MMSS_VBIF_NRT_VBIF_QOS_OVERRIDE_PRILVL_INM(m)      \
        in_dword_masked(HWIO_MMSS_VBIF_NRT_VBIF_QOS_OVERRIDE_PRILVL_ADDR, m)
#define HWIO_MMSS_VBIF_NRT_VBIF_QOS_OVERRIDE_PRILVL_OUT(v)      \
        out_dword(HWIO_MMSS_VBIF_NRT_VBIF_QOS_OVERRIDE_PRILVL_ADDR,v)
#define HWIO_MMSS_VBIF_NRT_VBIF_QOS_OVERRIDE_PRILVL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_VBIF_NRT_VBIF_QOS_OVERRIDE_PRILVL_ADDR,m,v,HWIO_MMSS_VBIF_NRT_VBIF_QOS_OVERRIDE_PRILVL_IN)
#define HWIO_MMSS_VBIF_NRT_VBIF_QOS_OVERRIDE_PRILVL_OVERRIDE_PRILVL_C1_BMSK                                            0xc
#define HWIO_MMSS_VBIF_NRT_VBIF_QOS_OVERRIDE_PRILVL_OVERRIDE_PRILVL_C1_SHFT                                            0x2
#define HWIO_MMSS_VBIF_NRT_VBIF_QOS_OVERRIDE_PRILVL_OVERRIDE_PRILVL_C0_BMSK                                            0x3
#define HWIO_MMSS_VBIF_NRT_VBIF_QOS_OVERRIDE_PRILVL_OVERRIDE_PRILVL_C0_SHFT                                            0x0

#define HWIO_MMSS_VBIF_NRT_VBIF_WRITE_GATHER_EN_ADDR                                                            (VBIF_NRT_VBIF_ROT_REG_BASE      + 0x000000ac)
#define HWIO_MMSS_VBIF_NRT_VBIF_WRITE_GATHER_EN_RMSK                                                                   0x3
#define HWIO_MMSS_VBIF_NRT_VBIF_WRITE_GATHER_EN_IN          \
        in_dword_masked(HWIO_MMSS_VBIF_NRT_VBIF_WRITE_GATHER_EN_ADDR, HWIO_MMSS_VBIF_NRT_VBIF_WRITE_GATHER_EN_RMSK)
#define HWIO_MMSS_VBIF_NRT_VBIF_WRITE_GATHER_EN_INM(m)      \
        in_dword_masked(HWIO_MMSS_VBIF_NRT_VBIF_WRITE_GATHER_EN_ADDR, m)
#define HWIO_MMSS_VBIF_NRT_VBIF_WRITE_GATHER_EN_OUT(v)      \
        out_dword(HWIO_MMSS_VBIF_NRT_VBIF_WRITE_GATHER_EN_ADDR,v)
#define HWIO_MMSS_VBIF_NRT_VBIF_WRITE_GATHER_EN_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_VBIF_NRT_VBIF_WRITE_GATHER_EN_ADDR,m,v,HWIO_MMSS_VBIF_NRT_VBIF_WRITE_GATHER_EN_IN)
#define HWIO_MMSS_VBIF_NRT_VBIF_WRITE_GATHER_EN_VBIF_WRITE_GATHER_EN_C1_BMSK                                           0x2
#define HWIO_MMSS_VBIF_NRT_VBIF_WRITE_GATHER_EN_VBIF_WRITE_GATHER_EN_C1_SHFT                                           0x1
#define HWIO_MMSS_VBIF_NRT_VBIF_WRITE_GATHER_EN_VBIF_WRITE_GATHER_EN_C0_BMSK                                           0x1
#define HWIO_MMSS_VBIF_NRT_VBIF_WRITE_GATHER_EN_VBIF_WRITE_GATHER_EN_C0_SHFT                                           0x0

#define HWIO_MMSS_VBIF_NRT_VBIF_IN_RD_LIM_CONF0_ADDR                                                            (VBIF_NRT_VBIF_ROT_REG_BASE      + 0x000000b0)
#define HWIO_MMSS_VBIF_NRT_VBIF_IN_RD_LIM_CONF0_RMSK                                                                0xffff
#define HWIO_MMSS_VBIF_NRT_VBIF_IN_RD_LIM_CONF0_IN          \
        in_dword_masked(HWIO_MMSS_VBIF_NRT_VBIF_IN_RD_LIM_CONF0_ADDR, HWIO_MMSS_VBIF_NRT_VBIF_IN_RD_LIM_CONF0_RMSK)
#define HWIO_MMSS_VBIF_NRT_VBIF_IN_RD_LIM_CONF0_INM(m)      \
        in_dword_masked(HWIO_MMSS_VBIF_NRT_VBIF_IN_RD_LIM_CONF0_ADDR, m)
#define HWIO_MMSS_VBIF_NRT_VBIF_IN_RD_LIM_CONF0_OUT(v)      \
        out_dword(HWIO_MMSS_VBIF_NRT_VBIF_IN_RD_LIM_CONF0_ADDR,v)
#define HWIO_MMSS_VBIF_NRT_VBIF_IN_RD_LIM_CONF0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_VBIF_NRT_VBIF_IN_RD_LIM_CONF0_ADDR,m,v,HWIO_MMSS_VBIF_NRT_VBIF_IN_RD_LIM_CONF0_IN)
#define HWIO_MMSS_VBIF_NRT_VBIF_IN_RD_LIM_CONF0_IN_RD_LIM_C1_BMSK                                                   0xff00
#define HWIO_MMSS_VBIF_NRT_VBIF_IN_RD_LIM_CONF0_IN_RD_LIM_C1_SHFT                                                      0x8
#define HWIO_MMSS_VBIF_NRT_VBIF_IN_RD_LIM_CONF0_IN_RD_LIM_C0_BMSK                                                     0xff
#define HWIO_MMSS_VBIF_NRT_VBIF_IN_RD_LIM_CONF0_IN_RD_LIM_C0_SHFT                                                      0x0

#define HWIO_MMSS_VBIF_NRT_VBIF_IN_WR_LIM_CONF0_ADDR                                                            (VBIF_NRT_VBIF_ROT_REG_BASE      + 0x000000c0)
#define HWIO_MMSS_VBIF_NRT_VBIF_IN_WR_LIM_CONF0_RMSK                                                                0xffff
#define HWIO_MMSS_VBIF_NRT_VBIF_IN_WR_LIM_CONF0_IN          \
        in_dword_masked(HWIO_MMSS_VBIF_NRT_VBIF_IN_WR_LIM_CONF0_ADDR, HWIO_MMSS_VBIF_NRT_VBIF_IN_WR_LIM_CONF0_RMSK)
#define HWIO_MMSS_VBIF_NRT_VBIF_IN_WR_LIM_CONF0_INM(m)      \
        in_dword_masked(HWIO_MMSS_VBIF_NRT_VBIF_IN_WR_LIM_CONF0_ADDR, m)
#define HWIO_MMSS_VBIF_NRT_VBIF_IN_WR_LIM_CONF0_OUT(v)      \
        out_dword(HWIO_MMSS_VBIF_NRT_VBIF_IN_WR_LIM_CONF0_ADDR,v)
#define HWIO_MMSS_VBIF_NRT_VBIF_IN_WR_LIM_CONF0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_VBIF_NRT_VBIF_IN_WR_LIM_CONF0_ADDR,m,v,HWIO_MMSS_VBIF_NRT_VBIF_IN_WR_LIM_CONF0_IN)
#define HWIO_MMSS_VBIF_NRT_VBIF_IN_WR_LIM_CONF0_IN_WR_LIM_C1_BMSK                                                   0xff00
#define HWIO_MMSS_VBIF_NRT_VBIF_IN_WR_LIM_CONF0_IN_WR_LIM_C1_SHFT                                                      0x8
#define HWIO_MMSS_VBIF_NRT_VBIF_IN_WR_LIM_CONF0_IN_WR_LIM_C0_BMSK                                                     0xff
#define HWIO_MMSS_VBIF_NRT_VBIF_IN_WR_LIM_CONF0_IN_WR_LIM_C0_SHFT                                                      0x0

#define HWIO_MMSS_VBIF_NRT_VBIF_OUT_RD_LIM_CONF0_ADDR                                                           (VBIF_NRT_VBIF_ROT_REG_BASE      + 0x000000d0)
#define HWIO_MMSS_VBIF_NRT_VBIF_OUT_RD_LIM_CONF0_RMSK                                                                 0xff
#define HWIO_MMSS_VBIF_NRT_VBIF_OUT_RD_LIM_CONF0_IN          \
        in_dword_masked(HWIO_MMSS_VBIF_NRT_VBIF_OUT_RD_LIM_CONF0_ADDR, HWIO_MMSS_VBIF_NRT_VBIF_OUT_RD_LIM_CONF0_RMSK)
#define HWIO_MMSS_VBIF_NRT_VBIF_OUT_RD_LIM_CONF0_INM(m)      \
        in_dword_masked(HWIO_MMSS_VBIF_NRT_VBIF_OUT_RD_LIM_CONF0_ADDR, m)
#define HWIO_MMSS_VBIF_NRT_VBIF_OUT_RD_LIM_CONF0_OUT(v)      \
        out_dword(HWIO_MMSS_VBIF_NRT_VBIF_OUT_RD_LIM_CONF0_ADDR,v)
#define HWIO_MMSS_VBIF_NRT_VBIF_OUT_RD_LIM_CONF0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_VBIF_NRT_VBIF_OUT_RD_LIM_CONF0_ADDR,m,v,HWIO_MMSS_VBIF_NRT_VBIF_OUT_RD_LIM_CONF0_IN)
#define HWIO_MMSS_VBIF_NRT_VBIF_OUT_RD_LIM_CONF0_OUT_RD_LIM_A0_BMSK                                                   0xff
#define HWIO_MMSS_VBIF_NRT_VBIF_OUT_RD_LIM_CONF0_OUT_RD_LIM_A0_SHFT                                                    0x0

#define HWIO_MMSS_VBIF_NRT_VBIF_OUT_WR_LIM_CONF0_ADDR                                                           (VBIF_NRT_VBIF_ROT_REG_BASE      + 0x000000d4)
#define HWIO_MMSS_VBIF_NRT_VBIF_OUT_WR_LIM_CONF0_RMSK                                                                 0xff
#define HWIO_MMSS_VBIF_NRT_VBIF_OUT_WR_LIM_CONF0_IN          \
        in_dword_masked(HWIO_MMSS_VBIF_NRT_VBIF_OUT_WR_LIM_CONF0_ADDR, HWIO_MMSS_VBIF_NRT_VBIF_OUT_WR_LIM_CONF0_RMSK)
#define HWIO_MMSS_VBIF_NRT_VBIF_OUT_WR_LIM_CONF0_INM(m)      \
        in_dword_masked(HWIO_MMSS_VBIF_NRT_VBIF_OUT_WR_LIM_CONF0_ADDR, m)
#define HWIO_MMSS_VBIF_NRT_VBIF_OUT_WR_LIM_CONF0_OUT(v)      \
        out_dword(HWIO_MMSS_VBIF_NRT_VBIF_OUT_WR_LIM_CONF0_ADDR,v)
#define HWIO_MMSS_VBIF_NRT_VBIF_OUT_WR_LIM_CONF0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_VBIF_NRT_VBIF_OUT_WR_LIM_CONF0_ADDR,m,v,HWIO_MMSS_VBIF_NRT_VBIF_OUT_WR_LIM_CONF0_IN)
#define HWIO_MMSS_VBIF_NRT_VBIF_OUT_WR_LIM_CONF0_OUT_WR_LIM_A0_BMSK                                                   0xff
#define HWIO_MMSS_VBIF_NRT_VBIF_OUT_WR_LIM_CONF0_OUT_WR_LIM_A0_SHFT                                                    0x0

#define HWIO_MMSS_VBIF_NRT_VBIF_DDR_OUT_MAX_BURST_ADDR                                                          (VBIF_NRT_VBIF_ROT_REG_BASE      + 0x000000d8)
#define HWIO_MMSS_VBIF_NRT_VBIF_DDR_OUT_MAX_BURST_RMSK                                                              0xffff
#define HWIO_MMSS_VBIF_NRT_VBIF_DDR_OUT_MAX_BURST_IN          \
        in_dword_masked(HWIO_MMSS_VBIF_NRT_VBIF_DDR_OUT_MAX_BURST_ADDR, HWIO_MMSS_VBIF_NRT_VBIF_DDR_OUT_MAX_BURST_RMSK)
#define HWIO_MMSS_VBIF_NRT_VBIF_DDR_OUT_MAX_BURST_INM(m)      \
        in_dword_masked(HWIO_MMSS_VBIF_NRT_VBIF_DDR_OUT_MAX_BURST_ADDR, m)
#define HWIO_MMSS_VBIF_NRT_VBIF_DDR_OUT_MAX_BURST_OUT(v)      \
        out_dword(HWIO_MMSS_VBIF_NRT_VBIF_DDR_OUT_MAX_BURST_ADDR,v)
#define HWIO_MMSS_VBIF_NRT_VBIF_DDR_OUT_MAX_BURST_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_VBIF_NRT_VBIF_DDR_OUT_MAX_BURST_ADDR,m,v,HWIO_MMSS_VBIF_NRT_VBIF_DDR_OUT_MAX_BURST_IN)
#define HWIO_MMSS_VBIF_NRT_VBIF_DDR_OUT_MAX_BURST_DDR_OUT_MAX_WR_BURST_BMSK                                         0xff00
#define HWIO_MMSS_VBIF_NRT_VBIF_DDR_OUT_MAX_BURST_DDR_OUT_MAX_WR_BURST_SHFT                                            0x8
#define HWIO_MMSS_VBIF_NRT_VBIF_DDR_OUT_MAX_BURST_DDR_OUT_MAX_RD_BURST_BMSK                                           0xff
#define HWIO_MMSS_VBIF_NRT_VBIF_DDR_OUT_MAX_BURST_DDR_OUT_MAX_RD_BURST_SHFT                                            0x0

#define HWIO_MMSS_VBIF_NRT_VBIF_ARB_CTL_ADDR                                                                    (VBIF_NRT_VBIF_ROT_REG_BASE      + 0x000000f0)
#define HWIO_MMSS_VBIF_NRT_VBIF_ARB_CTL_RMSK                                                                          0x11
#define HWIO_MMSS_VBIF_NRT_VBIF_ARB_CTL_IN          \
        in_dword_masked(HWIO_MMSS_VBIF_NRT_VBIF_ARB_CTL_ADDR, HWIO_MMSS_VBIF_NRT_VBIF_ARB_CTL_RMSK)
#define HWIO_MMSS_VBIF_NRT_VBIF_ARB_CTL_INM(m)      \
        in_dword_masked(HWIO_MMSS_VBIF_NRT_VBIF_ARB_CTL_ADDR, m)
#define HWIO_MMSS_VBIF_NRT_VBIF_ARB_CTL_OUT(v)      \
        out_dword(HWIO_MMSS_VBIF_NRT_VBIF_ARB_CTL_ADDR,v)
#define HWIO_MMSS_VBIF_NRT_VBIF_ARB_CTL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_VBIF_NRT_VBIF_ARB_CTL_ADDR,m,v,HWIO_MMSS_VBIF_NRT_VBIF_ARB_CTL_IN)
#define HWIO_MMSS_VBIF_NRT_VBIF_ARB_CTL_ROUND_ROBIN_ARB_EN_A0_BMSK                                                    0x10
#define HWIO_MMSS_VBIF_NRT_VBIF_ARB_CTL_ROUND_ROBIN_ARB_EN_A0_SHFT                                                     0x4
#define HWIO_MMSS_VBIF_NRT_VBIF_ARB_CTL_FIXED_ARB_EN_A0_BMSK                                                           0x1
#define HWIO_MMSS_VBIF_NRT_VBIF_ARB_CTL_FIXED_ARB_EN_A0_SHFT                                                           0x0

#define HWIO_MMSS_VBIF_NRT_VBIF_DDR_ARB_CONF0_ADDR                                                              (VBIF_NRT_VBIF_ROT_REG_BASE      + 0x000000f4)
#define HWIO_MMSS_VBIF_NRT_VBIF_DDR_ARB_CONF0_RMSK                                                                   0x3ff
#define HWIO_MMSS_VBIF_NRT_VBIF_DDR_ARB_CONF0_IN          \
        in_dword_masked(HWIO_MMSS_VBIF_NRT_VBIF_DDR_ARB_CONF0_ADDR, HWIO_MMSS_VBIF_NRT_VBIF_DDR_ARB_CONF0_RMSK)
#define HWIO_MMSS_VBIF_NRT_VBIF_DDR_ARB_CONF0_INM(m)      \
        in_dword_masked(HWIO_MMSS_VBIF_NRT_VBIF_DDR_ARB_CONF0_ADDR, m)
#define HWIO_MMSS_VBIF_NRT_VBIF_DDR_ARB_CONF0_OUT(v)      \
        out_dword(HWIO_MMSS_VBIF_NRT_VBIF_DDR_ARB_CONF0_ADDR,v)
#define HWIO_MMSS_VBIF_NRT_VBIF_DDR_ARB_CONF0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_VBIF_NRT_VBIF_DDR_ARB_CONF0_ADDR,m,v,HWIO_MMSS_VBIF_NRT_VBIF_DDR_ARB_CONF0_IN)
#define HWIO_MMSS_VBIF_NRT_VBIF_DDR_ARB_CONF0_DDR_CLIENT_LIM_C1_BMSK                                                 0x3e0
#define HWIO_MMSS_VBIF_NRT_VBIF_DDR_ARB_CONF0_DDR_CLIENT_LIM_C1_SHFT                                                   0x5
#define HWIO_MMSS_VBIF_NRT_VBIF_DDR_ARB_CONF0_DDR_CLIENT_LIM_C0_BMSK                                                  0x1f
#define HWIO_MMSS_VBIF_NRT_VBIF_DDR_ARB_CONF0_DDR_CLIENT_LIM_C0_SHFT                                                   0x0

#define HWIO_MMSS_VBIF_NRT_VBIF_FIXED_ARB_CONF0_ADDR                                                            (VBIF_NRT_VBIF_ROT_REG_BASE      + 0x00000100)
#define HWIO_MMSS_VBIF_NRT_VBIF_FIXED_ARB_CONF0_RMSK                                                                  0xff
#define HWIO_MMSS_VBIF_NRT_VBIF_FIXED_ARB_CONF0_IN          \
        in_dword_masked(HWIO_MMSS_VBIF_NRT_VBIF_FIXED_ARB_CONF0_ADDR, HWIO_MMSS_VBIF_NRT_VBIF_FIXED_ARB_CONF0_RMSK)
#define HWIO_MMSS_VBIF_NRT_VBIF_FIXED_ARB_CONF0_INM(m)      \
        in_dword_masked(HWIO_MMSS_VBIF_NRT_VBIF_FIXED_ARB_CONF0_ADDR, m)
#define HWIO_MMSS_VBIF_NRT_VBIF_FIXED_ARB_CONF0_OUT(v)      \
        out_dword(HWIO_MMSS_VBIF_NRT_VBIF_FIXED_ARB_CONF0_ADDR,v)
#define HWIO_MMSS_VBIF_NRT_VBIF_FIXED_ARB_CONF0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_VBIF_NRT_VBIF_FIXED_ARB_CONF0_ADDR,m,v,HWIO_MMSS_VBIF_NRT_VBIF_FIXED_ARB_CONF0_IN)
#define HWIO_MMSS_VBIF_NRT_VBIF_FIXED_ARB_CONF0_FIXED_ARB_LIST_1_BMSK                                                 0xf0
#define HWIO_MMSS_VBIF_NRT_VBIF_FIXED_ARB_CONF0_FIXED_ARB_LIST_1_SHFT                                                  0x4
#define HWIO_MMSS_VBIF_NRT_VBIF_FIXED_ARB_CONF0_FIXED_ARB_LIST_0_BMSK                                                  0xf
#define HWIO_MMSS_VBIF_NRT_VBIF_FIXED_ARB_CONF0_FIXED_ARB_LIST_0_SHFT                                                  0x0

#define HWIO_MMSS_VBIF_NRT_VBIF_ARB_LCB_ADDR                                                                    (VBIF_NRT_VBIF_ROT_REG_BASE      + 0x00000108)
#define HWIO_MMSS_VBIF_NRT_VBIF_ARB_LCB_RMSK                                                                    0x3fffffff
#define HWIO_MMSS_VBIF_NRT_VBIF_ARB_LCB_IN          \
        in_dword_masked(HWIO_MMSS_VBIF_NRT_VBIF_ARB_LCB_ADDR, HWIO_MMSS_VBIF_NRT_VBIF_ARB_LCB_RMSK)
#define HWIO_MMSS_VBIF_NRT_VBIF_ARB_LCB_INM(m)      \
        in_dword_masked(HWIO_MMSS_VBIF_NRT_VBIF_ARB_LCB_ADDR, m)
#define HWIO_MMSS_VBIF_NRT_VBIF_ARB_LCB_OUT(v)      \
        out_dword(HWIO_MMSS_VBIF_NRT_VBIF_ARB_LCB_ADDR,v)
#define HWIO_MMSS_VBIF_NRT_VBIF_ARB_LCB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_VBIF_NRT_VBIF_ARB_LCB_ADDR,m,v,HWIO_MMSS_VBIF_NRT_VBIF_ARB_LCB_IN)
#define HWIO_MMSS_VBIF_NRT_VBIF_ARB_LCB_WDATA_LCB_BMSK                                                          0x3ff00000
#define HWIO_MMSS_VBIF_NRT_VBIF_ARB_LCB_WDATA_LCB_SHFT                                                                0x14
#define HWIO_MMSS_VBIF_NRT_VBIF_ARB_LCB_RDATA_LCB_BMSK                                                             0xffc00
#define HWIO_MMSS_VBIF_NRT_VBIF_ARB_LCB_RDATA_LCB_SHFT                                                                 0xa
#define HWIO_MMSS_VBIF_NRT_VBIF_ARB_LCB_ADDR_LCB_BMSK                                                                0x3ff
#define HWIO_MMSS_VBIF_NRT_VBIF_ARB_LCB_ADDR_LCB_SHFT                                                                  0x0

#define HWIO_MMSS_VBIF_NRT_VBIF_ROUND_ROBIN_QOS_ARB_ADDR                                                        (VBIF_NRT_VBIF_ROT_REG_BASE      + 0x00000124)
#define HWIO_MMSS_VBIF_NRT_VBIF_ROUND_ROBIN_QOS_ARB_RMSK                                                               0x3
#define HWIO_MMSS_VBIF_NRT_VBIF_ROUND_ROBIN_QOS_ARB_IN          \
        in_dword_masked(HWIO_MMSS_VBIF_NRT_VBIF_ROUND_ROBIN_QOS_ARB_ADDR, HWIO_MMSS_VBIF_NRT_VBIF_ROUND_ROBIN_QOS_ARB_RMSK)
#define HWIO_MMSS_VBIF_NRT_VBIF_ROUND_ROBIN_QOS_ARB_INM(m)      \
        in_dword_masked(HWIO_MMSS_VBIF_NRT_VBIF_ROUND_ROBIN_QOS_ARB_ADDR, m)
#define HWIO_MMSS_VBIF_NRT_VBIF_ROUND_ROBIN_QOS_ARB_OUT(v)      \
        out_dword(HWIO_MMSS_VBIF_NRT_VBIF_ROUND_ROBIN_QOS_ARB_ADDR,v)
#define HWIO_MMSS_VBIF_NRT_VBIF_ROUND_ROBIN_QOS_ARB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_VBIF_NRT_VBIF_ROUND_ROBIN_QOS_ARB_ADDR,m,v,HWIO_MMSS_VBIF_NRT_VBIF_ROUND_ROBIN_QOS_ARB_IN)
#define HWIO_MMSS_VBIF_NRT_VBIF_ROUND_ROBIN_QOS_ARB_MMU_RR_QOS_EN_BMSK                                                 0x2
#define HWIO_MMSS_VBIF_NRT_VBIF_ROUND_ROBIN_QOS_ARB_MMU_RR_QOS_EN_SHFT                                                 0x1
#define HWIO_MMSS_VBIF_NRT_VBIF_ROUND_ROBIN_QOS_ARB_RR_QOS_EN_BMSK                                                     0x1
#define HWIO_MMSS_VBIF_NRT_VBIF_ROUND_ROBIN_QOS_ARB_RR_QOS_EN_SHFT                                                     0x0

#define HWIO_MMSS_VBIF_NRT_VBIF_OUT_AXI_AMEMTYPE_CONF0_ADDR                                                     (VBIF_NRT_VBIF_ROT_REG_BASE      + 0x00000160)
#define HWIO_MMSS_VBIF_NRT_VBIF_OUT_AXI_AMEMTYPE_CONF0_RMSK                                                           0x77
#define HWIO_MMSS_VBIF_NRT_VBIF_OUT_AXI_AMEMTYPE_CONF0_IN          \
        in_dword_masked(HWIO_MMSS_VBIF_NRT_VBIF_OUT_AXI_AMEMTYPE_CONF0_ADDR, HWIO_MMSS_VBIF_NRT_VBIF_OUT_AXI_AMEMTYPE_CONF0_RMSK)
#define HWIO_MMSS_VBIF_NRT_VBIF_OUT_AXI_AMEMTYPE_CONF0_INM(m)      \
        in_dword_masked(HWIO_MMSS_VBIF_NRT_VBIF_OUT_AXI_AMEMTYPE_CONF0_ADDR, m)
#define HWIO_MMSS_VBIF_NRT_VBIF_OUT_AXI_AMEMTYPE_CONF0_OUT(v)      \
        out_dword(HWIO_MMSS_VBIF_NRT_VBIF_OUT_AXI_AMEMTYPE_CONF0_ADDR,v)
#define HWIO_MMSS_VBIF_NRT_VBIF_OUT_AXI_AMEMTYPE_CONF0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_VBIF_NRT_VBIF_OUT_AXI_AMEMTYPE_CONF0_ADDR,m,v,HWIO_MMSS_VBIF_NRT_VBIF_OUT_AXI_AMEMTYPE_CONF0_IN)
#define HWIO_MMSS_VBIF_NRT_VBIF_OUT_AXI_AMEMTYPE_CONF0_AXI_AMEMTYPE_C1_BMSK                                           0x70
#define HWIO_MMSS_VBIF_NRT_VBIF_OUT_AXI_AMEMTYPE_CONF0_AXI_AMEMTYPE_C1_SHFT                                            0x4
#define HWIO_MMSS_VBIF_NRT_VBIF_OUT_AXI_AMEMTYPE_CONF0_AXI_AMEMTYPE_C0_BMSK                                            0x7
#define HWIO_MMSS_VBIF_NRT_VBIF_OUT_AXI_AMEMTYPE_CONF0_AXI_AMEMTYPE_C0_SHFT                                            0x0

#define HWIO_MMSS_VBIF_NRT_VBIF_OUT_AXI_AINST_OVERRIDE_EN_ADDR                                                  (VBIF_NRT_VBIF_ROT_REG_BASE      + 0x00000168)
#define HWIO_MMSS_VBIF_NRT_VBIF_OUT_AXI_AINST_OVERRIDE_EN_RMSK                                                         0x3
#define HWIO_MMSS_VBIF_NRT_VBIF_OUT_AXI_AINST_OVERRIDE_EN_IN          \
        in_dword_masked(HWIO_MMSS_VBIF_NRT_VBIF_OUT_AXI_AINST_OVERRIDE_EN_ADDR, HWIO_MMSS_VBIF_NRT_VBIF_OUT_AXI_AINST_OVERRIDE_EN_RMSK)
#define HWIO_MMSS_VBIF_NRT_VBIF_OUT_AXI_AINST_OVERRIDE_EN_INM(m)      \
        in_dword_masked(HWIO_MMSS_VBIF_NRT_VBIF_OUT_AXI_AINST_OVERRIDE_EN_ADDR, m)
#define HWIO_MMSS_VBIF_NRT_VBIF_OUT_AXI_AINST_OVERRIDE_EN_OUT(v)      \
        out_dword(HWIO_MMSS_VBIF_NRT_VBIF_OUT_AXI_AINST_OVERRIDE_EN_ADDR,v)
#define HWIO_MMSS_VBIF_NRT_VBIF_OUT_AXI_AINST_OVERRIDE_EN_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_VBIF_NRT_VBIF_OUT_AXI_AINST_OVERRIDE_EN_ADDR,m,v,HWIO_MMSS_VBIF_NRT_VBIF_OUT_AXI_AINST_OVERRIDE_EN_IN)
#define HWIO_MMSS_VBIF_NRT_VBIF_OUT_AXI_AINST_OVERRIDE_EN_AXI_AINST_OVERRIDE_EN_C1_BMSK                                0x2
#define HWIO_MMSS_VBIF_NRT_VBIF_OUT_AXI_AINST_OVERRIDE_EN_AXI_AINST_OVERRIDE_EN_C1_SHFT                                0x1
#define HWIO_MMSS_VBIF_NRT_VBIF_OUT_AXI_AINST_OVERRIDE_EN_AXI_AINST_OVERRIDE_EN_C0_BMSK                                0x1
#define HWIO_MMSS_VBIF_NRT_VBIF_OUT_AXI_AINST_OVERRIDE_EN_AXI_AINST_OVERRIDE_EN_C0_SHFT                                0x0

#define HWIO_MMSS_VBIF_NRT_VBIF_OUT_AXI_AINST_ADDR                                                              (VBIF_NRT_VBIF_ROT_REG_BASE      + 0x0000016c)
#define HWIO_MMSS_VBIF_NRT_VBIF_OUT_AXI_AINST_RMSK                                                                     0x3
#define HWIO_MMSS_VBIF_NRT_VBIF_OUT_AXI_AINST_IN          \
        in_dword_masked(HWIO_MMSS_VBIF_NRT_VBIF_OUT_AXI_AINST_ADDR, HWIO_MMSS_VBIF_NRT_VBIF_OUT_AXI_AINST_RMSK)
#define HWIO_MMSS_VBIF_NRT_VBIF_OUT_AXI_AINST_INM(m)      \
        in_dword_masked(HWIO_MMSS_VBIF_NRT_VBIF_OUT_AXI_AINST_ADDR, m)
#define HWIO_MMSS_VBIF_NRT_VBIF_OUT_AXI_AINST_OUT(v)      \
        out_dword(HWIO_MMSS_VBIF_NRT_VBIF_OUT_AXI_AINST_ADDR,v)
#define HWIO_MMSS_VBIF_NRT_VBIF_OUT_AXI_AINST_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_VBIF_NRT_VBIF_OUT_AXI_AINST_ADDR,m,v,HWIO_MMSS_VBIF_NRT_VBIF_OUT_AXI_AINST_IN)
#define HWIO_MMSS_VBIF_NRT_VBIF_OUT_AXI_AINST_AXI_AINST_C1_BMSK                                                        0x2
#define HWIO_MMSS_VBIF_NRT_VBIF_OUT_AXI_AINST_AXI_AINST_C1_SHFT                                                        0x1
#define HWIO_MMSS_VBIF_NRT_VBIF_OUT_AXI_AINST_AXI_AINST_C0_BMSK                                                        0x1
#define HWIO_MMSS_VBIF_NRT_VBIF_OUT_AXI_AINST_AXI_AINST_C0_SHFT                                                        0x0

#define HWIO_MMSS_VBIF_NRT_VBIF_OUT_AXI_ASHARED_ADDR                                                            (VBIF_NRT_VBIF_ROT_REG_BASE      + 0x00000170)
#define HWIO_MMSS_VBIF_NRT_VBIF_OUT_AXI_ASHARED_RMSK                                                                   0x3
#define HWIO_MMSS_VBIF_NRT_VBIF_OUT_AXI_ASHARED_IN          \
        in_dword_masked(HWIO_MMSS_VBIF_NRT_VBIF_OUT_AXI_ASHARED_ADDR, HWIO_MMSS_VBIF_NRT_VBIF_OUT_AXI_ASHARED_RMSK)
#define HWIO_MMSS_VBIF_NRT_VBIF_OUT_AXI_ASHARED_INM(m)      \
        in_dword_masked(HWIO_MMSS_VBIF_NRT_VBIF_OUT_AXI_ASHARED_ADDR, m)
#define HWIO_MMSS_VBIF_NRT_VBIF_OUT_AXI_ASHARED_OUT(v)      \
        out_dword(HWIO_MMSS_VBIF_NRT_VBIF_OUT_AXI_ASHARED_ADDR,v)
#define HWIO_MMSS_VBIF_NRT_VBIF_OUT_AXI_ASHARED_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_VBIF_NRT_VBIF_OUT_AXI_ASHARED_ADDR,m,v,HWIO_MMSS_VBIF_NRT_VBIF_OUT_AXI_ASHARED_IN)
#define HWIO_MMSS_VBIF_NRT_VBIF_OUT_AXI_ASHARED_AXI_ASHARED_C1_BMSK                                                    0x2
#define HWIO_MMSS_VBIF_NRT_VBIF_OUT_AXI_ASHARED_AXI_ASHARED_C1_SHFT                                                    0x1
#define HWIO_MMSS_VBIF_NRT_VBIF_OUT_AXI_ASHARED_AXI_ASHARED_C0_BMSK                                                    0x1
#define HWIO_MMSS_VBIF_NRT_VBIF_OUT_AXI_ASHARED_AXI_ASHARED_C0_SHFT                                                    0x0

#define HWIO_MMSS_VBIF_NRT_VBIF_OUT_AXI_AINNERSHARED_ADDR                                                       (VBIF_NRT_VBIF_ROT_REG_BASE      + 0x00000174)
#define HWIO_MMSS_VBIF_NRT_VBIF_OUT_AXI_AINNERSHARED_RMSK                                                              0x3
#define HWIO_MMSS_VBIF_NRT_VBIF_OUT_AXI_AINNERSHARED_IN          \
        in_dword_masked(HWIO_MMSS_VBIF_NRT_VBIF_OUT_AXI_AINNERSHARED_ADDR, HWIO_MMSS_VBIF_NRT_VBIF_OUT_AXI_AINNERSHARED_RMSK)
#define HWIO_MMSS_VBIF_NRT_VBIF_OUT_AXI_AINNERSHARED_INM(m)      \
        in_dword_masked(HWIO_MMSS_VBIF_NRT_VBIF_OUT_AXI_AINNERSHARED_ADDR, m)
#define HWIO_MMSS_VBIF_NRT_VBIF_OUT_AXI_AINNERSHARED_OUT(v)      \
        out_dword(HWIO_MMSS_VBIF_NRT_VBIF_OUT_AXI_AINNERSHARED_ADDR,v)
#define HWIO_MMSS_VBIF_NRT_VBIF_OUT_AXI_AINNERSHARED_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_VBIF_NRT_VBIF_OUT_AXI_AINNERSHARED_ADDR,m,v,HWIO_MMSS_VBIF_NRT_VBIF_OUT_AXI_AINNERSHARED_IN)
#define HWIO_MMSS_VBIF_NRT_VBIF_OUT_AXI_AINNERSHARED_AXI_AINNERSHARED_C1_BMSK                                          0x2
#define HWIO_MMSS_VBIF_NRT_VBIF_OUT_AXI_AINNERSHARED_AXI_AINNERSHARED_C1_SHFT                                          0x1
#define HWIO_MMSS_VBIF_NRT_VBIF_OUT_AXI_AINNERSHARED_AXI_AINNERSHARED_C0_BMSK                                          0x1
#define HWIO_MMSS_VBIF_NRT_VBIF_OUT_AXI_AINNERSHARED_AXI_AINNERSHARED_C0_SHFT                                          0x0

#define HWIO_MMSS_VBIF_NRT_VBIF_OUT_AXI_AOOO_EN_ADDR                                                            (VBIF_NRT_VBIF_ROT_REG_BASE      + 0x00000178)
#define HWIO_MMSS_VBIF_NRT_VBIF_OUT_AXI_AOOO_EN_RMSK                                                                   0x3
#define HWIO_MMSS_VBIF_NRT_VBIF_OUT_AXI_AOOO_EN_IN          \
        in_dword_masked(HWIO_MMSS_VBIF_NRT_VBIF_OUT_AXI_AOOO_EN_ADDR, HWIO_MMSS_VBIF_NRT_VBIF_OUT_AXI_AOOO_EN_RMSK)
#define HWIO_MMSS_VBIF_NRT_VBIF_OUT_AXI_AOOO_EN_INM(m)      \
        in_dword_masked(HWIO_MMSS_VBIF_NRT_VBIF_OUT_AXI_AOOO_EN_ADDR, m)
#define HWIO_MMSS_VBIF_NRT_VBIF_OUT_AXI_AOOO_EN_OUT(v)      \
        out_dword(HWIO_MMSS_VBIF_NRT_VBIF_OUT_AXI_AOOO_EN_ADDR,v)
#define HWIO_MMSS_VBIF_NRT_VBIF_OUT_AXI_AOOO_EN_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_VBIF_NRT_VBIF_OUT_AXI_AOOO_EN_ADDR,m,v,HWIO_MMSS_VBIF_NRT_VBIF_OUT_AXI_AOOO_EN_IN)
#define HWIO_MMSS_VBIF_NRT_VBIF_OUT_AXI_AOOO_EN_AXI_AOOO_EN_C1_BMSK                                                    0x2
#define HWIO_MMSS_VBIF_NRT_VBIF_OUT_AXI_AOOO_EN_AXI_AOOO_EN_C1_SHFT                                                    0x1
#define HWIO_MMSS_VBIF_NRT_VBIF_OUT_AXI_AOOO_EN_AXI_AOOO_EN_C0_BMSK                                                    0x1
#define HWIO_MMSS_VBIF_NRT_VBIF_OUT_AXI_AOOO_EN_AXI_AOOO_EN_C0_SHFT                                                    0x0

#define HWIO_MMSS_VBIF_NRT_VBIF_OUT_AXI_AOOO_ADDR                                                               (VBIF_NRT_VBIF_ROT_REG_BASE      + 0x0000017c)
#define HWIO_MMSS_VBIF_NRT_VBIF_OUT_AXI_AOOO_RMSK                                                                  0x30003
#define HWIO_MMSS_VBIF_NRT_VBIF_OUT_AXI_AOOO_IN          \
        in_dword_masked(HWIO_MMSS_VBIF_NRT_VBIF_OUT_AXI_AOOO_ADDR, HWIO_MMSS_VBIF_NRT_VBIF_OUT_AXI_AOOO_RMSK)
#define HWIO_MMSS_VBIF_NRT_VBIF_OUT_AXI_AOOO_INM(m)      \
        in_dword_masked(HWIO_MMSS_VBIF_NRT_VBIF_OUT_AXI_AOOO_ADDR, m)
#define HWIO_MMSS_VBIF_NRT_VBIF_OUT_AXI_AOOO_OUT(v)      \
        out_dword(HWIO_MMSS_VBIF_NRT_VBIF_OUT_AXI_AOOO_ADDR,v)
#define HWIO_MMSS_VBIF_NRT_VBIF_OUT_AXI_AOOO_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_VBIF_NRT_VBIF_OUT_AXI_AOOO_ADDR,m,v,HWIO_MMSS_VBIF_NRT_VBIF_OUT_AXI_AOOO_IN)
#define HWIO_MMSS_VBIF_NRT_VBIF_OUT_AXI_AOOO_AXI_AOOORD_C1_BMSK                                                    0x20000
#define HWIO_MMSS_VBIF_NRT_VBIF_OUT_AXI_AOOO_AXI_AOOORD_C1_SHFT                                                       0x11
#define HWIO_MMSS_VBIF_NRT_VBIF_OUT_AXI_AOOO_AXI_AOOORD_C0_BMSK                                                    0x10000
#define HWIO_MMSS_VBIF_NRT_VBIF_OUT_AXI_AOOO_AXI_AOOORD_C0_SHFT                                                       0x10
#define HWIO_MMSS_VBIF_NRT_VBIF_OUT_AXI_AOOO_AXI_AOOOWR_C1_BMSK                                                        0x2
#define HWIO_MMSS_VBIF_NRT_VBIF_OUT_AXI_AOOO_AXI_AOOOWR_C1_SHFT                                                        0x1
#define HWIO_MMSS_VBIF_NRT_VBIF_OUT_AXI_AOOO_AXI_AOOOWR_C0_BMSK                                                        0x1
#define HWIO_MMSS_VBIF_NRT_VBIF_OUT_AXI_AOOO_AXI_AOOOWR_C0_SHFT                                                        0x0

#define HWIO_MMSS_VBIF_NRT_VBIF_OUT_AXI_ANOALLOCATE_ADDR                                                        (VBIF_NRT_VBIF_ROT_REG_BASE      + 0x00000180)
#define HWIO_MMSS_VBIF_NRT_VBIF_OUT_AXI_ANOALLOCATE_RMSK                                                               0x3
#define HWIO_MMSS_VBIF_NRT_VBIF_OUT_AXI_ANOALLOCATE_IN          \
        in_dword_masked(HWIO_MMSS_VBIF_NRT_VBIF_OUT_AXI_ANOALLOCATE_ADDR, HWIO_MMSS_VBIF_NRT_VBIF_OUT_AXI_ANOALLOCATE_RMSK)
#define HWIO_MMSS_VBIF_NRT_VBIF_OUT_AXI_ANOALLOCATE_INM(m)      \
        in_dword_masked(HWIO_MMSS_VBIF_NRT_VBIF_OUT_AXI_ANOALLOCATE_ADDR, m)
#define HWIO_MMSS_VBIF_NRT_VBIF_OUT_AXI_ANOALLOCATE_OUT(v)      \
        out_dword(HWIO_MMSS_VBIF_NRT_VBIF_OUT_AXI_ANOALLOCATE_ADDR,v)
#define HWIO_MMSS_VBIF_NRT_VBIF_OUT_AXI_ANOALLOCATE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_VBIF_NRT_VBIF_OUT_AXI_ANOALLOCATE_ADDR,m,v,HWIO_MMSS_VBIF_NRT_VBIF_OUT_AXI_ANOALLOCATE_IN)
#define HWIO_MMSS_VBIF_NRT_VBIF_OUT_AXI_ANOALLOCATE_AXI_ANOALLOCATE_C1_BMSK                                            0x2
#define HWIO_MMSS_VBIF_NRT_VBIF_OUT_AXI_ANOALLOCATE_AXI_ANOALLOCATE_C1_SHFT                                            0x1
#define HWIO_MMSS_VBIF_NRT_VBIF_OUT_AXI_ANOALLOCATE_AXI_ANOALLOCATE_C0_BMSK                                            0x1
#define HWIO_MMSS_VBIF_NRT_VBIF_OUT_AXI_ANOALLOCATE_AXI_ANOALLOCATE_C0_SHFT                                            0x0

#define HWIO_MMSS_VBIF_NRT_VBIF_WD_TIMEOUT_ADDR                                                                 (VBIF_NRT_VBIF_ROT_REG_BASE      + 0x00000184)
#define HWIO_MMSS_VBIF_NRT_VBIF_WD_TIMEOUT_RMSK                                                                    0xf0003
#define HWIO_MMSS_VBIF_NRT_VBIF_WD_TIMEOUT_IN          \
        in_dword_masked(HWIO_MMSS_VBIF_NRT_VBIF_WD_TIMEOUT_ADDR, HWIO_MMSS_VBIF_NRT_VBIF_WD_TIMEOUT_RMSK)
#define HWIO_MMSS_VBIF_NRT_VBIF_WD_TIMEOUT_INM(m)      \
        in_dword_masked(HWIO_MMSS_VBIF_NRT_VBIF_WD_TIMEOUT_ADDR, m)
#define HWIO_MMSS_VBIF_NRT_VBIF_WD_TIMEOUT_OUT(v)      \
        out_dword(HWIO_MMSS_VBIF_NRT_VBIF_WD_TIMEOUT_ADDR,v)
#define HWIO_MMSS_VBIF_NRT_VBIF_WD_TIMEOUT_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_VBIF_NRT_VBIF_WD_TIMEOUT_ADDR,m,v,HWIO_MMSS_VBIF_NRT_VBIF_WD_TIMEOUT_IN)
#define HWIO_MMSS_VBIF_NRT_VBIF_WD_TIMEOUT_WD_TIMEOUT_LOG2_BMSK                                                    0xf0000
#define HWIO_MMSS_VBIF_NRT_VBIF_WD_TIMEOUT_WD_TIMEOUT_LOG2_SHFT                                                       0x10
#define HWIO_MMSS_VBIF_NRT_VBIF_WD_TIMEOUT_WD_TIMEOUT_EN_C1_BMSK                                                       0x2
#define HWIO_MMSS_VBIF_NRT_VBIF_WD_TIMEOUT_WD_TIMEOUT_EN_C1_SHFT                                                       0x1
#define HWIO_MMSS_VBIF_NRT_VBIF_WD_TIMEOUT_WD_TIMEOUT_EN_C0_BMSK                                                       0x1
#define HWIO_MMSS_VBIF_NRT_VBIF_WD_TIMEOUT_WD_TIMEOUT_EN_C0_SHFT                                                       0x0

#define HWIO_MMSS_VBIF_NRT_VBIF_PND_ERR_ADDR                                                                    (VBIF_NRT_VBIF_ROT_REG_BASE      + 0x00000190)
#define HWIO_MMSS_VBIF_NRT_VBIF_PND_ERR_RMSK                                                                           0x3
#define HWIO_MMSS_VBIF_NRT_VBIF_PND_ERR_IN          \
        in_dword_masked(HWIO_MMSS_VBIF_NRT_VBIF_PND_ERR_ADDR, HWIO_MMSS_VBIF_NRT_VBIF_PND_ERR_RMSK)
#define HWIO_MMSS_VBIF_NRT_VBIF_PND_ERR_INM(m)      \
        in_dword_masked(HWIO_MMSS_VBIF_NRT_VBIF_PND_ERR_ADDR, m)
#define HWIO_MMSS_VBIF_NRT_VBIF_PND_ERR_CLIENT_PND_ERR_C1_BMSK                                                         0x2
#define HWIO_MMSS_VBIF_NRT_VBIF_PND_ERR_CLIENT_PND_ERR_C1_SHFT                                                         0x1
#define HWIO_MMSS_VBIF_NRT_VBIF_PND_ERR_CLIENT_PND_ERR_C0_BMSK                                                         0x1
#define HWIO_MMSS_VBIF_NRT_VBIF_PND_ERR_CLIENT_PND_ERR_C0_SHFT                                                         0x0

#define HWIO_MMSS_VBIF_NRT_VBIF_SRC_ERR_ADDR                                                                    (VBIF_NRT_VBIF_ROT_REG_BASE      + 0x00000194)
#define HWIO_MMSS_VBIF_NRT_VBIF_SRC_ERR_RMSK                                                                           0x3
#define HWIO_MMSS_VBIF_NRT_VBIF_SRC_ERR_IN          \
        in_dword_masked(HWIO_MMSS_VBIF_NRT_VBIF_SRC_ERR_ADDR, HWIO_MMSS_VBIF_NRT_VBIF_SRC_ERR_RMSK)
#define HWIO_MMSS_VBIF_NRT_VBIF_SRC_ERR_INM(m)      \
        in_dword_masked(HWIO_MMSS_VBIF_NRT_VBIF_SRC_ERR_ADDR, m)
#define HWIO_MMSS_VBIF_NRT_VBIF_SRC_ERR_CLIENT_SRC_ERR_C1_BMSK                                                         0x2
#define HWIO_MMSS_VBIF_NRT_VBIF_SRC_ERR_CLIENT_SRC_ERR_C1_SHFT                                                         0x1
#define HWIO_MMSS_VBIF_NRT_VBIF_SRC_ERR_CLIENT_SRC_ERR_C0_BMSK                                                         0x1
#define HWIO_MMSS_VBIF_NRT_VBIF_SRC_ERR_CLIENT_SRC_ERR_C0_SHFT                                                         0x0

#define HWIO_MMSS_VBIF_NRT_VBIF_ERR_MASK_ADDR                                                                   (VBIF_NRT_VBIF_ROT_REG_BASE      + 0x00000198)
#define HWIO_MMSS_VBIF_NRT_VBIF_ERR_MASK_RMSK                                                                          0x3
#define HWIO_MMSS_VBIF_NRT_VBIF_ERR_MASK_IN          \
        in_dword_masked(HWIO_MMSS_VBIF_NRT_VBIF_ERR_MASK_ADDR, HWIO_MMSS_VBIF_NRT_VBIF_ERR_MASK_RMSK)
#define HWIO_MMSS_VBIF_NRT_VBIF_ERR_MASK_INM(m)      \
        in_dword_masked(HWIO_MMSS_VBIF_NRT_VBIF_ERR_MASK_ADDR, m)
#define HWIO_MMSS_VBIF_NRT_VBIF_ERR_MASK_OUT(v)      \
        out_dword(HWIO_MMSS_VBIF_NRT_VBIF_ERR_MASK_ADDR,v)
#define HWIO_MMSS_VBIF_NRT_VBIF_ERR_MASK_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_VBIF_NRT_VBIF_ERR_MASK_ADDR,m,v,HWIO_MMSS_VBIF_NRT_VBIF_ERR_MASK_IN)
#define HWIO_MMSS_VBIF_NRT_VBIF_ERR_MASK_CLIENT_ERR_MASK_C1_BMSK                                                       0x2
#define HWIO_MMSS_VBIF_NRT_VBIF_ERR_MASK_CLIENT_ERR_MASK_C1_SHFT                                                       0x1
#define HWIO_MMSS_VBIF_NRT_VBIF_ERR_MASK_CLIENT_ERR_MASK_C0_BMSK                                                       0x1
#define HWIO_MMSS_VBIF_NRT_VBIF_ERR_MASK_CLIENT_ERR_MASK_C0_SHFT                                                       0x0

#define HWIO_MMSS_VBIF_NRT_VBIF_ERR_CLR_ADDR                                                                    (VBIF_NRT_VBIF_ROT_REG_BASE      + 0x0000019c)
#define HWIO_MMSS_VBIF_NRT_VBIF_ERR_CLR_RMSK                                                                           0x3
#define HWIO_MMSS_VBIF_NRT_VBIF_ERR_CLR_IN          \
        in_dword_masked(HWIO_MMSS_VBIF_NRT_VBIF_ERR_CLR_ADDR, HWIO_MMSS_VBIF_NRT_VBIF_ERR_CLR_RMSK)
#define HWIO_MMSS_VBIF_NRT_VBIF_ERR_CLR_INM(m)      \
        in_dword_masked(HWIO_MMSS_VBIF_NRT_VBIF_ERR_CLR_ADDR, m)
#define HWIO_MMSS_VBIF_NRT_VBIF_ERR_CLR_OUT(v)      \
        out_dword(HWIO_MMSS_VBIF_NRT_VBIF_ERR_CLR_ADDR,v)
#define HWIO_MMSS_VBIF_NRT_VBIF_ERR_CLR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_VBIF_NRT_VBIF_ERR_CLR_ADDR,m,v,HWIO_MMSS_VBIF_NRT_VBIF_ERR_CLR_IN)
#define HWIO_MMSS_VBIF_NRT_VBIF_ERR_CLR_CLIENT_ERR_CLR_C1_BMSK                                                         0x2
#define HWIO_MMSS_VBIF_NRT_VBIF_ERR_CLR_CLIENT_ERR_CLR_C1_SHFT                                                         0x1
#define HWIO_MMSS_VBIF_NRT_VBIF_ERR_CLR_CLIENT_ERR_CLR_C0_BMSK                                                         0x1
#define HWIO_MMSS_VBIF_NRT_VBIF_ERR_CLR_CLIENT_ERR_CLR_C0_SHFT                                                         0x0

#define HWIO_MMSS_VBIF_NRT_VBIF_ERR_INFO_ADDR                                                                   (VBIF_NRT_VBIF_ROT_REG_BASE      + 0x000001a0)
#define HWIO_MMSS_VBIF_NRT_VBIF_ERR_INFO_RMSK                                                                      0x7ffff
#define HWIO_MMSS_VBIF_NRT_VBIF_ERR_INFO_IN          \
        in_dword_masked(HWIO_MMSS_VBIF_NRT_VBIF_ERR_INFO_ADDR, HWIO_MMSS_VBIF_NRT_VBIF_ERR_INFO_RMSK)
#define HWIO_MMSS_VBIF_NRT_VBIF_ERR_INFO_INM(m)      \
        in_dword_masked(HWIO_MMSS_VBIF_NRT_VBIF_ERR_INFO_ADDR, m)
#define HWIO_MMSS_VBIF_NRT_VBIF_ERR_INFO_OUT(v)      \
        out_dword(HWIO_MMSS_VBIF_NRT_VBIF_ERR_INFO_ADDR,v)
#define HWIO_MMSS_VBIF_NRT_VBIF_ERR_INFO_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_VBIF_NRT_VBIF_ERR_INFO_ADDR,m,v,HWIO_MMSS_VBIF_NRT_VBIF_ERR_INFO_IN)
#define HWIO_MMSS_VBIF_NRT_VBIF_ERR_INFO_CLIENT_TID_BMSK                                                           0x40000
#define HWIO_MMSS_VBIF_NRT_VBIF_ERR_INFO_CLIENT_TID_SHFT                                                              0x12
#define HWIO_MMSS_VBIF_NRT_VBIF_ERR_INFO_CLIENT_MID_BMSK                                                           0x3fc00
#define HWIO_MMSS_VBIF_NRT_VBIF_ERR_INFO_CLIENT_MID_SHFT                                                               0xa
#define HWIO_MMSS_VBIF_NRT_VBIF_ERR_INFO_AXI_RESP_BMSK                                                               0x380
#define HWIO_MMSS_VBIF_NRT_VBIF_ERR_INFO_AXI_RESP_SHFT                                                                 0x7
#define HWIO_MMSS_VBIF_NRT_VBIF_ERR_INFO_ERR_TYPE_BMSK                                                                0x70
#define HWIO_MMSS_VBIF_NRT_VBIF_ERR_INFO_ERR_TYPE_SHFT                                                                 0x4
#define HWIO_MMSS_VBIF_NRT_VBIF_ERR_INFO_CLIENT_SEL_BMSK                                                               0xf
#define HWIO_MMSS_VBIF_NRT_VBIF_ERR_INFO_CLIENT_SEL_SHFT                                                               0x0

#define HWIO_MMSS_VBIF_NRT_VBIF_AXI_TEST_CTL_ADDR                                                               (VBIF_NRT_VBIF_ROT_REG_BASE      + 0x000001b0)
#define HWIO_MMSS_VBIF_NRT_VBIF_AXI_TEST_CTL_RMSK                                                                 0x1111ff
#define HWIO_MMSS_VBIF_NRT_VBIF_AXI_TEST_CTL_IN          \
        in_dword_masked(HWIO_MMSS_VBIF_NRT_VBIF_AXI_TEST_CTL_ADDR, HWIO_MMSS_VBIF_NRT_VBIF_AXI_TEST_CTL_RMSK)
#define HWIO_MMSS_VBIF_NRT_VBIF_AXI_TEST_CTL_INM(m)      \
        in_dword_masked(HWIO_MMSS_VBIF_NRT_VBIF_AXI_TEST_CTL_ADDR, m)
#define HWIO_MMSS_VBIF_NRT_VBIF_AXI_TEST_CTL_OUT(v)      \
        out_dword(HWIO_MMSS_VBIF_NRT_VBIF_AXI_TEST_CTL_ADDR,v)
#define HWIO_MMSS_VBIF_NRT_VBIF_AXI_TEST_CTL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_VBIF_NRT_VBIF_AXI_TEST_CTL_ADDR,m,v,HWIO_MMSS_VBIF_NRT_VBIF_AXI_TEST_CTL_IN)
#define HWIO_MMSS_VBIF_NRT_VBIF_AXI_TEST_CTL_AXI_RD_LAT_REP_EN_A0_BMSK                                            0x100000
#define HWIO_MMSS_VBIF_NRT_VBIF_AXI_TEST_CTL_AXI_RD_LAT_REP_EN_A0_SHFT                                                0x14
#define HWIO_MMSS_VBIF_NRT_VBIF_AXI_TEST_CTL_AXI_MISR_RES_A0_BMSK                                                  0x10000
#define HWIO_MMSS_VBIF_NRT_VBIF_AXI_TEST_CTL_AXI_MISR_RES_A0_SHFT                                                     0x10
#define HWIO_MMSS_VBIF_NRT_VBIF_AXI_TEST_CTL_AXI_MISR_EN_A0_BMSK                                                    0x1000
#define HWIO_MMSS_VBIF_NRT_VBIF_AXI_TEST_CTL_AXI_MISR_EN_A0_SHFT                                                       0xc
#define HWIO_MMSS_VBIF_NRT_VBIF_AXI_TEST_CTL_AXI_MISR_WD_A0_BMSK                                                     0x100
#define HWIO_MMSS_VBIF_NRT_VBIF_AXI_TEST_CTL_AXI_MISR_WD_A0_SHFT                                                       0x8
#define HWIO_MMSS_VBIF_NRT_VBIF_AXI_TEST_CTL_AXI_CTR_EN_BMSK                                                          0x80
#define HWIO_MMSS_VBIF_NRT_VBIF_AXI_TEST_CTL_AXI_CTR_EN_SHFT                                                           0x7
#define HWIO_MMSS_VBIF_NRT_VBIF_AXI_TEST_CTL_AXI_CTR_RES_BMSK                                                         0x40
#define HWIO_MMSS_VBIF_NRT_VBIF_AXI_TEST_CTL_AXI_CTR_RES_SHFT                                                          0x6
#define HWIO_MMSS_VBIF_NRT_VBIF_AXI_TEST_CTL_AXI_TEST_ARB_SEL_BMSK                                                    0x30
#define HWIO_MMSS_VBIF_NRT_VBIF_AXI_TEST_CTL_AXI_TEST_ARB_SEL_SHFT                                                     0x4
#define HWIO_MMSS_VBIF_NRT_VBIF_AXI_TEST_CTL_AXI_TEST_OUT_SEL_BMSK                                                     0xf
#define HWIO_MMSS_VBIF_NRT_VBIF_AXI_TEST_CTL_AXI_TEST_OUT_SEL_SHFT                                                     0x0

#define HWIO_MMSS_VBIF_NRT_VBIF_AXI_TEST_OUT_ADDR                                                               (VBIF_NRT_VBIF_ROT_REG_BASE      + 0x000001b4)
#define HWIO_MMSS_VBIF_NRT_VBIF_AXI_TEST_OUT_RMSK                                                               0xffffffff
#define HWIO_MMSS_VBIF_NRT_VBIF_AXI_TEST_OUT_IN          \
        in_dword_masked(HWIO_MMSS_VBIF_NRT_VBIF_AXI_TEST_OUT_ADDR, HWIO_MMSS_VBIF_NRT_VBIF_AXI_TEST_OUT_RMSK)
#define HWIO_MMSS_VBIF_NRT_VBIF_AXI_TEST_OUT_INM(m)      \
        in_dword_masked(HWIO_MMSS_VBIF_NRT_VBIF_AXI_TEST_OUT_ADDR, m)
#define HWIO_MMSS_VBIF_NRT_VBIF_AXI_TEST_OUT_AXI_TEST_OUT_BUS_BMSK                                              0xffffffff
#define HWIO_MMSS_VBIF_NRT_VBIF_AXI_TEST_OUT_AXI_TEST_OUT_BUS_SHFT                                                     0x0

#define HWIO_MMSS_VBIF_NRT_VBIF_DDR_OUTPUT_RECOVERABLE_HALT_CTRL0_ADDR                                          (VBIF_NRT_VBIF_ROT_REG_BASE      + 0x00002000)
#define HWIO_MMSS_VBIF_NRT_VBIF_DDR_OUTPUT_RECOVERABLE_HALT_CTRL0_RMSK                                                 0x1
#define HWIO_MMSS_VBIF_NRT_VBIF_DDR_OUTPUT_RECOVERABLE_HALT_CTRL0_IN          \
        in_dword_masked(HWIO_MMSS_VBIF_NRT_VBIF_DDR_OUTPUT_RECOVERABLE_HALT_CTRL0_ADDR, HWIO_MMSS_VBIF_NRT_VBIF_DDR_OUTPUT_RECOVERABLE_HALT_CTRL0_RMSK)
#define HWIO_MMSS_VBIF_NRT_VBIF_DDR_OUTPUT_RECOVERABLE_HALT_CTRL0_INM(m)      \
        in_dword_masked(HWIO_MMSS_VBIF_NRT_VBIF_DDR_OUTPUT_RECOVERABLE_HALT_CTRL0_ADDR, m)
#define HWIO_MMSS_VBIF_NRT_VBIF_DDR_OUTPUT_RECOVERABLE_HALT_CTRL0_OUT(v)      \
        out_dword(HWIO_MMSS_VBIF_NRT_VBIF_DDR_OUTPUT_RECOVERABLE_HALT_CTRL0_ADDR,v)
#define HWIO_MMSS_VBIF_NRT_VBIF_DDR_OUTPUT_RECOVERABLE_HALT_CTRL0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_VBIF_NRT_VBIF_DDR_OUTPUT_RECOVERABLE_HALT_CTRL0_ADDR,m,v,HWIO_MMSS_VBIF_NRT_VBIF_DDR_OUTPUT_RECOVERABLE_HALT_CTRL0_IN)
#define HWIO_MMSS_VBIF_NRT_VBIF_DDR_OUTPUT_RECOVERABLE_HALT_CTRL0_DDR_OUTPUT_RECOVERABLE_HALT_REQ_BMSK                 0x1
#define HWIO_MMSS_VBIF_NRT_VBIF_DDR_OUTPUT_RECOVERABLE_HALT_CTRL0_DDR_OUTPUT_RECOVERABLE_HALT_REQ_SHFT                 0x0

#define HWIO_MMSS_VBIF_NRT_VBIF_DDR_OUTPUT_RECOVERABLE_HALT_CTRL1_ADDR                                          (VBIF_NRT_VBIF_ROT_REG_BASE      + 0x00002004)
#define HWIO_MMSS_VBIF_NRT_VBIF_DDR_OUTPUT_RECOVERABLE_HALT_CTRL1_RMSK                                                 0x1
#define HWIO_MMSS_VBIF_NRT_VBIF_DDR_OUTPUT_RECOVERABLE_HALT_CTRL1_IN          \
        in_dword_masked(HWIO_MMSS_VBIF_NRT_VBIF_DDR_OUTPUT_RECOVERABLE_HALT_CTRL1_ADDR, HWIO_MMSS_VBIF_NRT_VBIF_DDR_OUTPUT_RECOVERABLE_HALT_CTRL1_RMSK)
#define HWIO_MMSS_VBIF_NRT_VBIF_DDR_OUTPUT_RECOVERABLE_HALT_CTRL1_INM(m)      \
        in_dword_masked(HWIO_MMSS_VBIF_NRT_VBIF_DDR_OUTPUT_RECOVERABLE_HALT_CTRL1_ADDR, m)
#define HWIO_MMSS_VBIF_NRT_VBIF_DDR_OUTPUT_RECOVERABLE_HALT_CTRL1_DDR_OUTPUT_RECOVERABLE_HALT_ACK_BMSK                 0x1
#define HWIO_MMSS_VBIF_NRT_VBIF_DDR_OUTPUT_RECOVERABLE_HALT_CTRL1_DDR_OUTPUT_RECOVERABLE_HALT_ACK_SHFT                 0x0

#define HWIO_MMSS_VBIF_NRT_VBIF_XIN_HALT_CTRL0_ADDR                                                             (VBIF_NRT_VBIF_ROT_REG_BASE      + 0x00000200)
#define HWIO_MMSS_VBIF_NRT_VBIF_XIN_HALT_CTRL0_RMSK                                                                    0x3
#define HWIO_MMSS_VBIF_NRT_VBIF_XIN_HALT_CTRL0_IN          \
        in_dword_masked(HWIO_MMSS_VBIF_NRT_VBIF_XIN_HALT_CTRL0_ADDR, HWIO_MMSS_VBIF_NRT_VBIF_XIN_HALT_CTRL0_RMSK)
#define HWIO_MMSS_VBIF_NRT_VBIF_XIN_HALT_CTRL0_INM(m)      \
        in_dword_masked(HWIO_MMSS_VBIF_NRT_VBIF_XIN_HALT_CTRL0_ADDR, m)
#define HWIO_MMSS_VBIF_NRT_VBIF_XIN_HALT_CTRL0_OUT(v)      \
        out_dword(HWIO_MMSS_VBIF_NRT_VBIF_XIN_HALT_CTRL0_ADDR,v)
#define HWIO_MMSS_VBIF_NRT_VBIF_XIN_HALT_CTRL0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_VBIF_NRT_VBIF_XIN_HALT_CTRL0_ADDR,m,v,HWIO_MMSS_VBIF_NRT_VBIF_XIN_HALT_CTRL0_IN)
#define HWIO_MMSS_VBIF_NRT_VBIF_XIN_HALT_CTRL0_HALT_REQ_C1_BMSK                                                        0x2
#define HWIO_MMSS_VBIF_NRT_VBIF_XIN_HALT_CTRL0_HALT_REQ_C1_SHFT                                                        0x1
#define HWIO_MMSS_VBIF_NRT_VBIF_XIN_HALT_CTRL0_HALT_REQ_C0_BMSK                                                        0x1
#define HWIO_MMSS_VBIF_NRT_VBIF_XIN_HALT_CTRL0_HALT_REQ_C0_SHFT                                                        0x0

#define HWIO_MMSS_VBIF_NRT_VBIF_XIN_HALT_CTRL1_ADDR                                                             (VBIF_NRT_VBIF_ROT_REG_BASE      + 0x00000204)
#define HWIO_MMSS_VBIF_NRT_VBIF_XIN_HALT_CTRL1_RMSK                                                                0x30003
#define HWIO_MMSS_VBIF_NRT_VBIF_XIN_HALT_CTRL1_IN          \
        in_dword_masked(HWIO_MMSS_VBIF_NRT_VBIF_XIN_HALT_CTRL1_ADDR, HWIO_MMSS_VBIF_NRT_VBIF_XIN_HALT_CTRL1_RMSK)
#define HWIO_MMSS_VBIF_NRT_VBIF_XIN_HALT_CTRL1_INM(m)      \
        in_dword_masked(HWIO_MMSS_VBIF_NRT_VBIF_XIN_HALT_CTRL1_ADDR, m)
#define HWIO_MMSS_VBIF_NRT_VBIF_XIN_HALT_CTRL1_HALT_IDLE_C1_BMSK                                                   0x20000
#define HWIO_MMSS_VBIF_NRT_VBIF_XIN_HALT_CTRL1_HALT_IDLE_C1_SHFT                                                      0x11
#define HWIO_MMSS_VBIF_NRT_VBIF_XIN_HALT_CTRL1_HALT_IDLE_C0_BMSK                                                   0x10000
#define HWIO_MMSS_VBIF_NRT_VBIF_XIN_HALT_CTRL1_HALT_IDLE_C0_SHFT                                                      0x10
#define HWIO_MMSS_VBIF_NRT_VBIF_XIN_HALT_CTRL1_HALT_ACK_C1_BMSK                                                        0x2
#define HWIO_MMSS_VBIF_NRT_VBIF_XIN_HALT_CTRL1_HALT_ACK_C1_SHFT                                                        0x1
#define HWIO_MMSS_VBIF_NRT_VBIF_XIN_HALT_CTRL1_HALT_ACK_C0_BMSK                                                        0x1
#define HWIO_MMSS_VBIF_NRT_VBIF_XIN_HALT_CTRL1_HALT_ACK_C0_SHFT                                                        0x0

#define HWIO_MMSS_VBIF_NRT_VBIF_AXI_HALT_CTRL0_ADDR                                                             (VBIF_NRT_VBIF_ROT_REG_BASE      + 0x00000208)
#define HWIO_MMSS_VBIF_NRT_VBIF_AXI_HALT_CTRL0_RMSK                                                                    0x1
#define HWIO_MMSS_VBIF_NRT_VBIF_AXI_HALT_CTRL0_IN          \
        in_dword_masked(HWIO_MMSS_VBIF_NRT_VBIF_AXI_HALT_CTRL0_ADDR, HWIO_MMSS_VBIF_NRT_VBIF_AXI_HALT_CTRL0_RMSK)
#define HWIO_MMSS_VBIF_NRT_VBIF_AXI_HALT_CTRL0_INM(m)      \
        in_dword_masked(HWIO_MMSS_VBIF_NRT_VBIF_AXI_HALT_CTRL0_ADDR, m)
#define HWIO_MMSS_VBIF_NRT_VBIF_AXI_HALT_CTRL0_OUT(v)      \
        out_dword(HWIO_MMSS_VBIF_NRT_VBIF_AXI_HALT_CTRL0_ADDR,v)
#define HWIO_MMSS_VBIF_NRT_VBIF_AXI_HALT_CTRL0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_VBIF_NRT_VBIF_AXI_HALT_CTRL0_ADDR,m,v,HWIO_MMSS_VBIF_NRT_VBIF_AXI_HALT_CTRL0_IN)
#define HWIO_MMSS_VBIF_NRT_VBIF_AXI_HALT_CTRL0_HALT_REQ_BMSK                                                           0x1
#define HWIO_MMSS_VBIF_NRT_VBIF_AXI_HALT_CTRL0_HALT_REQ_SHFT                                                           0x0

#define HWIO_MMSS_VBIF_NRT_VBIF_AXI_HALT_CTRL1_ADDR                                                             (VBIF_NRT_VBIF_ROT_REG_BASE      + 0x0000020c)
#define HWIO_MMSS_VBIF_NRT_VBIF_AXI_HALT_CTRL1_RMSK                                                                   0x11
#define HWIO_MMSS_VBIF_NRT_VBIF_AXI_HALT_CTRL1_IN          \
        in_dword_masked(HWIO_MMSS_VBIF_NRT_VBIF_AXI_HALT_CTRL1_ADDR, HWIO_MMSS_VBIF_NRT_VBIF_AXI_HALT_CTRL1_RMSK)
#define HWIO_MMSS_VBIF_NRT_VBIF_AXI_HALT_CTRL1_INM(m)      \
        in_dword_masked(HWIO_MMSS_VBIF_NRT_VBIF_AXI_HALT_CTRL1_ADDR, m)
#define HWIO_MMSS_VBIF_NRT_VBIF_AXI_HALT_CTRL1_HALT_IDLE_A0_BMSK                                                      0x10
#define HWIO_MMSS_VBIF_NRT_VBIF_AXI_HALT_CTRL1_HALT_IDLE_A0_SHFT                                                       0x4
#define HWIO_MMSS_VBIF_NRT_VBIF_AXI_HALT_CTRL1_HALT_ACK_BMSK                                                           0x1
#define HWIO_MMSS_VBIF_NRT_VBIF_AXI_HALT_CTRL1_HALT_ACK_SHFT                                                           0x0

#define HWIO_MMSS_VBIF_NRT_VBIF_TEST_BUS_OUT_CTRL_ADDR                                                          (VBIF_NRT_VBIF_ROT_REG_BASE      + 0x00000210)
#define HWIO_MMSS_VBIF_NRT_VBIF_TEST_BUS_OUT_CTRL_RMSK                                                                 0x1
#define HWIO_MMSS_VBIF_NRT_VBIF_TEST_BUS_OUT_CTRL_IN          \
        in_dword_masked(HWIO_MMSS_VBIF_NRT_VBIF_TEST_BUS_OUT_CTRL_ADDR, HWIO_MMSS_VBIF_NRT_VBIF_TEST_BUS_OUT_CTRL_RMSK)
#define HWIO_MMSS_VBIF_NRT_VBIF_TEST_BUS_OUT_CTRL_INM(m)      \
        in_dword_masked(HWIO_MMSS_VBIF_NRT_VBIF_TEST_BUS_OUT_CTRL_ADDR, m)
#define HWIO_MMSS_VBIF_NRT_VBIF_TEST_BUS_OUT_CTRL_OUT(v)      \
        out_dword(HWIO_MMSS_VBIF_NRT_VBIF_TEST_BUS_OUT_CTRL_ADDR,v)
#define HWIO_MMSS_VBIF_NRT_VBIF_TEST_BUS_OUT_CTRL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_VBIF_NRT_VBIF_TEST_BUS_OUT_CTRL_ADDR,m,v,HWIO_MMSS_VBIF_NRT_VBIF_TEST_BUS_OUT_CTRL_IN)
#define HWIO_MMSS_VBIF_NRT_VBIF_TEST_BUS_OUT_CTRL_TEST_BUS_CTRL_EN_BMSK                                                0x1
#define HWIO_MMSS_VBIF_NRT_VBIF_TEST_BUS_OUT_CTRL_TEST_BUS_CTRL_EN_SHFT                                                0x0

#define HWIO_MMSS_VBIF_NRT_VBIF_TEST_BUS1_CTRL0_ADDR                                                            (VBIF_NRT_VBIF_ROT_REG_BASE      + 0x00000214)
#define HWIO_MMSS_VBIF_NRT_VBIF_TEST_BUS1_CTRL0_RMSK                                                                   0x3
#define HWIO_MMSS_VBIF_NRT_VBIF_TEST_BUS1_CTRL0_IN          \
        in_dword_masked(HWIO_MMSS_VBIF_NRT_VBIF_TEST_BUS1_CTRL0_ADDR, HWIO_MMSS_VBIF_NRT_VBIF_TEST_BUS1_CTRL0_RMSK)
#define HWIO_MMSS_VBIF_NRT_VBIF_TEST_BUS1_CTRL0_INM(m)      \
        in_dword_masked(HWIO_MMSS_VBIF_NRT_VBIF_TEST_BUS1_CTRL0_ADDR, m)
#define HWIO_MMSS_VBIF_NRT_VBIF_TEST_BUS1_CTRL0_OUT(v)      \
        out_dword(HWIO_MMSS_VBIF_NRT_VBIF_TEST_BUS1_CTRL0_ADDR,v)
#define HWIO_MMSS_VBIF_NRT_VBIF_TEST_BUS1_CTRL0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_VBIF_NRT_VBIF_TEST_BUS1_CTRL0_ADDR,m,v,HWIO_MMSS_VBIF_NRT_VBIF_TEST_BUS1_CTRL0_IN)
#define HWIO_MMSS_VBIF_NRT_VBIF_TEST_BUS1_CTRL0_TEST_BUS1_XIN_EN_C1_BMSK                                               0x2
#define HWIO_MMSS_VBIF_NRT_VBIF_TEST_BUS1_CTRL0_TEST_BUS1_XIN_EN_C1_SHFT                                               0x1
#define HWIO_MMSS_VBIF_NRT_VBIF_TEST_BUS1_CTRL0_TEST_BUS1_XIN_EN_C0_BMSK                                               0x1
#define HWIO_MMSS_VBIF_NRT_VBIF_TEST_BUS1_CTRL0_TEST_BUS1_XIN_EN_C0_SHFT                                               0x0

#define HWIO_MMSS_VBIF_NRT_VBIF_TEST_BUS1_CTRL1_ADDR                                                            (VBIF_NRT_VBIF_ROT_REG_BASE      + 0x00000218)
#define HWIO_MMSS_VBIF_NRT_VBIF_TEST_BUS1_CTRL1_RMSK                                                                   0xf
#define HWIO_MMSS_VBIF_NRT_VBIF_TEST_BUS1_CTRL1_IN          \
        in_dword_masked(HWIO_MMSS_VBIF_NRT_VBIF_TEST_BUS1_CTRL1_ADDR, HWIO_MMSS_VBIF_NRT_VBIF_TEST_BUS1_CTRL1_RMSK)
#define HWIO_MMSS_VBIF_NRT_VBIF_TEST_BUS1_CTRL1_INM(m)      \
        in_dword_masked(HWIO_MMSS_VBIF_NRT_VBIF_TEST_BUS1_CTRL1_ADDR, m)
#define HWIO_MMSS_VBIF_NRT_VBIF_TEST_BUS1_CTRL1_OUT(v)      \
        out_dword(HWIO_MMSS_VBIF_NRT_VBIF_TEST_BUS1_CTRL1_ADDR,v)
#define HWIO_MMSS_VBIF_NRT_VBIF_TEST_BUS1_CTRL1_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_VBIF_NRT_VBIF_TEST_BUS1_CTRL1_ADDR,m,v,HWIO_MMSS_VBIF_NRT_VBIF_TEST_BUS1_CTRL1_IN)
#define HWIO_MMSS_VBIF_NRT_VBIF_TEST_BUS1_CTRL1_TEST_BUS1_DATA_SEL_BMSK                                                0xf
#define HWIO_MMSS_VBIF_NRT_VBIF_TEST_BUS1_CTRL1_TEST_BUS1_DATA_SEL_SHFT                                                0x0

#define HWIO_MMSS_VBIF_NRT_VBIF_TEST_BUS2_CTRL0_ADDR                                                            (VBIF_NRT_VBIF_ROT_REG_BASE      + 0x0000021c)
#define HWIO_MMSS_VBIF_NRT_VBIF_TEST_BUS2_CTRL0_RMSK                                                              0x110003
#define HWIO_MMSS_VBIF_NRT_VBIF_TEST_BUS2_CTRL0_IN          \
        in_dword_masked(HWIO_MMSS_VBIF_NRT_VBIF_TEST_BUS2_CTRL0_ADDR, HWIO_MMSS_VBIF_NRT_VBIF_TEST_BUS2_CTRL0_RMSK)
#define HWIO_MMSS_VBIF_NRT_VBIF_TEST_BUS2_CTRL0_INM(m)      \
        in_dword_masked(HWIO_MMSS_VBIF_NRT_VBIF_TEST_BUS2_CTRL0_ADDR, m)
#define HWIO_MMSS_VBIF_NRT_VBIF_TEST_BUS2_CTRL0_OUT(v)      \
        out_dword(HWIO_MMSS_VBIF_NRT_VBIF_TEST_BUS2_CTRL0_ADDR,v)
#define HWIO_MMSS_VBIF_NRT_VBIF_TEST_BUS2_CTRL0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_VBIF_NRT_VBIF_TEST_BUS2_CTRL0_ADDR,m,v,HWIO_MMSS_VBIF_NRT_VBIF_TEST_BUS2_CTRL0_IN)
#define HWIO_MMSS_VBIF_NRT_VBIF_TEST_BUS2_CTRL0_TEST_BUS2_AHB_EN_BMSK                                             0x100000
#define HWIO_MMSS_VBIF_NRT_VBIF_TEST_BUS2_CTRL0_TEST_BUS2_AHB_EN_SHFT                                                 0x14
#define HWIO_MMSS_VBIF_NRT_VBIF_TEST_BUS2_CTRL0_TEST_BUS2_ARB_EN_A0_BMSK                                           0x10000
#define HWIO_MMSS_VBIF_NRT_VBIF_TEST_BUS2_CTRL0_TEST_BUS2_ARB_EN_A0_SHFT                                              0x10
#define HWIO_MMSS_VBIF_NRT_VBIF_TEST_BUS2_CTRL0_TEST_BUS2_XIN_EN_C1_BMSK                                               0x2
#define HWIO_MMSS_VBIF_NRT_VBIF_TEST_BUS2_CTRL0_TEST_BUS2_XIN_EN_C1_SHFT                                               0x1
#define HWIO_MMSS_VBIF_NRT_VBIF_TEST_BUS2_CTRL0_TEST_BUS2_XIN_EN_C0_BMSK                                               0x1
#define HWIO_MMSS_VBIF_NRT_VBIF_TEST_BUS2_CTRL0_TEST_BUS2_XIN_EN_C0_SHFT                                               0x0

#define HWIO_MMSS_VBIF_NRT_VBIF_TEST_BUS2_CTRL1_ADDR                                                            (VBIF_NRT_VBIF_ROT_REG_BASE      + 0x00000220)
#define HWIO_MMSS_VBIF_NRT_VBIF_TEST_BUS2_CTRL1_RMSK                                                                 0x1ff
#define HWIO_MMSS_VBIF_NRT_VBIF_TEST_BUS2_CTRL1_IN          \
        in_dword_masked(HWIO_MMSS_VBIF_NRT_VBIF_TEST_BUS2_CTRL1_ADDR, HWIO_MMSS_VBIF_NRT_VBIF_TEST_BUS2_CTRL1_RMSK)
#define HWIO_MMSS_VBIF_NRT_VBIF_TEST_BUS2_CTRL1_INM(m)      \
        in_dword_masked(HWIO_MMSS_VBIF_NRT_VBIF_TEST_BUS2_CTRL1_ADDR, m)
#define HWIO_MMSS_VBIF_NRT_VBIF_TEST_BUS2_CTRL1_OUT(v)      \
        out_dword(HWIO_MMSS_VBIF_NRT_VBIF_TEST_BUS2_CTRL1_ADDR,v)
#define HWIO_MMSS_VBIF_NRT_VBIF_TEST_BUS2_CTRL1_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_VBIF_NRT_VBIF_TEST_BUS2_CTRL1_ADDR,m,v,HWIO_MMSS_VBIF_NRT_VBIF_TEST_BUS2_CTRL1_IN)
#define HWIO_MMSS_VBIF_NRT_VBIF_TEST_BUS2_CTRL1_TEST_BUS2_DATA_SEL_BMSK                                              0x1ff
#define HWIO_MMSS_VBIF_NRT_VBIF_TEST_BUS2_CTRL1_TEST_BUS2_DATA_SEL_SHFT                                                0x0

#define HWIO_MMSS_VBIF_NRT_VBIF_TEST_BUS_AHB_CTRL_ADDR                                                          (VBIF_NRT_VBIF_ROT_REG_BASE      + 0x0000022c)
#define HWIO_MMSS_VBIF_NRT_VBIF_TEST_BUS_AHB_CTRL_RMSK                                                                 0x1
#define HWIO_MMSS_VBIF_NRT_VBIF_TEST_BUS_AHB_CTRL_IN          \
        in_dword_masked(HWIO_MMSS_VBIF_NRT_VBIF_TEST_BUS_AHB_CTRL_ADDR, HWIO_MMSS_VBIF_NRT_VBIF_TEST_BUS_AHB_CTRL_RMSK)
#define HWIO_MMSS_VBIF_NRT_VBIF_TEST_BUS_AHB_CTRL_INM(m)      \
        in_dword_masked(HWIO_MMSS_VBIF_NRT_VBIF_TEST_BUS_AHB_CTRL_ADDR, m)
#define HWIO_MMSS_VBIF_NRT_VBIF_TEST_BUS_AHB_CTRL_OUT(v)      \
        out_dword(HWIO_MMSS_VBIF_NRT_VBIF_TEST_BUS_AHB_CTRL_ADDR,v)
#define HWIO_MMSS_VBIF_NRT_VBIF_TEST_BUS_AHB_CTRL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_VBIF_NRT_VBIF_TEST_BUS_AHB_CTRL_ADDR,m,v,HWIO_MMSS_VBIF_NRT_VBIF_TEST_BUS_AHB_CTRL_IN)
#define HWIO_MMSS_VBIF_NRT_VBIF_TEST_BUS_AHB_CTRL_TEST_BUS_AHB_EN_BMSK                                                 0x1
#define HWIO_MMSS_VBIF_NRT_VBIF_TEST_BUS_AHB_CTRL_TEST_BUS_AHB_EN_SHFT                                                 0x0

#define HWIO_MMSS_VBIF_NRT_VBIF_TEST_BUS_OUT_ADDR                                                               (VBIF_NRT_VBIF_ROT_REG_BASE      + 0x00000230)
#define HWIO_MMSS_VBIF_NRT_VBIF_TEST_BUS_OUT_RMSK                                                               0xffffffff
#define HWIO_MMSS_VBIF_NRT_VBIF_TEST_BUS_OUT_IN          \
        in_dword_masked(HWIO_MMSS_VBIF_NRT_VBIF_TEST_BUS_OUT_ADDR, HWIO_MMSS_VBIF_NRT_VBIF_TEST_BUS_OUT_RMSK)
#define HWIO_MMSS_VBIF_NRT_VBIF_TEST_BUS_OUT_INM(m)      \
        in_dword_masked(HWIO_MMSS_VBIF_NRT_VBIF_TEST_BUS_OUT_ADDR, m)
#define HWIO_MMSS_VBIF_NRT_VBIF_TEST_BUS_OUT_TEST_BUS_OUT_BMSK                                                  0xffffffff
#define HWIO_MMSS_VBIF_NRT_VBIF_TEST_BUS_OUT_TEST_BUS_OUT_SHFT                                                         0x0

#define HWIO_MMSS_VBIF_NRT_VBIF_ATB_CONF0_ADDR                                                                  (VBIF_NRT_VBIF_ROT_REG_BASE      + 0x00000240)
#define HWIO_MMSS_VBIF_NRT_VBIF_ATB_CONF0_RMSK                                                                      0x1307
#define HWIO_MMSS_VBIF_NRT_VBIF_ATB_CONF0_IN          \
        in_dword_masked(HWIO_MMSS_VBIF_NRT_VBIF_ATB_CONF0_ADDR, HWIO_MMSS_VBIF_NRT_VBIF_ATB_CONF0_RMSK)
#define HWIO_MMSS_VBIF_NRT_VBIF_ATB_CONF0_INM(m)      \
        in_dword_masked(HWIO_MMSS_VBIF_NRT_VBIF_ATB_CONF0_ADDR, m)
#define HWIO_MMSS_VBIF_NRT_VBIF_ATB_CONF0_OUT(v)      \
        out_dword(HWIO_MMSS_VBIF_NRT_VBIF_ATB_CONF0_ADDR,v)
#define HWIO_MMSS_VBIF_NRT_VBIF_ATB_CONF0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_VBIF_NRT_VBIF_ATB_CONF0_ADDR,m,v,HWIO_MMSS_VBIF_NRT_VBIF_ATB_CONF0_IN)
#define HWIO_MMSS_VBIF_NRT_VBIF_ATB_CONF0_CTI_LEVEL_CLR_EN_BMSK                                                     0x1000
#define HWIO_MMSS_VBIF_NRT_VBIF_ATB_CONF0_CTI_LEVEL_CLR_EN_SHFT                                                        0xc
#define HWIO_MMSS_VBIF_NRT_VBIF_ATB_CONF0_TRACE_SUB_SRC_SEL_BMSK                                                     0x300
#define HWIO_MMSS_VBIF_NRT_VBIF_ATB_CONF0_TRACE_SUB_SRC_SEL_SHFT                                                       0x8
#define HWIO_MMSS_VBIF_NRT_VBIF_ATB_CONF0_TRACE_SRC_SEL_BMSK                                                           0x7
#define HWIO_MMSS_VBIF_NRT_VBIF_ATB_CONF0_TRACE_SRC_SEL_SHFT                                                           0x0

#define HWIO_MMSS_VBIF_NRT_VBIF_ATB_CONF1_ADDR                                                                  (VBIF_NRT_VBIF_ROT_REG_BASE      + 0x00000244)
#define HWIO_MMSS_VBIF_NRT_VBIF_ATB_CONF1_RMSK                                                                  0x7f007f7f
#define HWIO_MMSS_VBIF_NRT_VBIF_ATB_CONF1_IN          \
        in_dword_masked(HWIO_MMSS_VBIF_NRT_VBIF_ATB_CONF1_ADDR, HWIO_MMSS_VBIF_NRT_VBIF_ATB_CONF1_RMSK)
#define HWIO_MMSS_VBIF_NRT_VBIF_ATB_CONF1_INM(m)      \
        in_dword_masked(HWIO_MMSS_VBIF_NRT_VBIF_ATB_CONF1_ADDR, m)
#define HWIO_MMSS_VBIF_NRT_VBIF_ATB_CONF1_OUT(v)      \
        out_dword(HWIO_MMSS_VBIF_NRT_VBIF_ATB_CONF1_ADDR,v)
#define HWIO_MMSS_VBIF_NRT_VBIF_ATB_CONF1_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_VBIF_NRT_VBIF_ATB_CONF1_ADDR,m,v,HWIO_MMSS_VBIF_NRT_VBIF_ATB_CONF1_IN)
#define HWIO_MMSS_VBIF_NRT_VBIF_ATB_CONF1_VBIF_ATID_TEST_BMSK                                                   0x7f000000
#define HWIO_MMSS_VBIF_NRT_VBIF_ATB_CONF1_VBIF_ATID_TEST_SHFT                                                         0x18
#define HWIO_MMSS_VBIF_NRT_VBIF_ATB_CONF1_VBIF_ATID_DDR_BMSK                                                        0x7f00
#define HWIO_MMSS_VBIF_NRT_VBIF_ATB_CONF1_VBIF_ATID_DDR_SHFT                                                           0x8
#define HWIO_MMSS_VBIF_NRT_VBIF_ATB_CONF1_VBIF_ATID_CORE_BMSK                                                         0x7f
#define HWIO_MMSS_VBIF_NRT_VBIF_ATB_CONF1_VBIF_ATID_CORE_SHFT                                                          0x0

#define HWIO_MMSS_VBIF_NRT_VBIF_ATB_CONF2_ADDR                                                                  (VBIF_NRT_VBIF_ROT_REG_BASE      + 0x00000248)
#define HWIO_MMSS_VBIF_NRT_VBIF_ATB_CONF2_RMSK                                                                   0x3ff03ff
#define HWIO_MMSS_VBIF_NRT_VBIF_ATB_CONF2_IN          \
        in_dword_masked(HWIO_MMSS_VBIF_NRT_VBIF_ATB_CONF2_ADDR, HWIO_MMSS_VBIF_NRT_VBIF_ATB_CONF2_RMSK)
#define HWIO_MMSS_VBIF_NRT_VBIF_ATB_CONF2_INM(m)      \
        in_dword_masked(HWIO_MMSS_VBIF_NRT_VBIF_ATB_CONF2_ADDR, m)
#define HWIO_MMSS_VBIF_NRT_VBIF_ATB_CONF2_OUT(v)      \
        out_dword(HWIO_MMSS_VBIF_NRT_VBIF_ATB_CONF2_ADDR,v)
#define HWIO_MMSS_VBIF_NRT_VBIF_ATB_CONF2_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_VBIF_NRT_VBIF_ATB_CONF2_ADDR,m,v,HWIO_MMSS_VBIF_NRT_VBIF_ATB_CONF2_IN)
#define HWIO_MMSS_VBIF_NRT_VBIF_ATB_CONF2_MM_CORE_PACKET_LENGTH_BMSK                                             0x3ff0000
#define HWIO_MMSS_VBIF_NRT_VBIF_ATB_CONF2_MM_CORE_PACKET_LENGTH_SHFT                                                  0x10
#define HWIO_MMSS_VBIF_NRT_VBIF_ATB_CONF2_VBIF_PACKET_LENGTH_BMSK                                                    0x3ff
#define HWIO_MMSS_VBIF_NRT_VBIF_ATB_CONF2_VBIF_PACKET_LENGTH_SHFT                                                      0x0

#define HWIO_MMSS_VBIF_NRT_VBIF_ATB_CONF3_ADDR                                                                  (VBIF_NRT_VBIF_ROT_REG_BASE      + 0x0000024c)
#define HWIO_MMSS_VBIF_NRT_VBIF_ATB_CONF3_RMSK                                                                  0xffffffff
#define HWIO_MMSS_VBIF_NRT_VBIF_ATB_CONF3_IN          \
        in_dword_masked(HWIO_MMSS_VBIF_NRT_VBIF_ATB_CONF3_ADDR, HWIO_MMSS_VBIF_NRT_VBIF_ATB_CONF3_RMSK)
#define HWIO_MMSS_VBIF_NRT_VBIF_ATB_CONF3_INM(m)      \
        in_dword_masked(HWIO_MMSS_VBIF_NRT_VBIF_ATB_CONF3_ADDR, m)
#define HWIO_MMSS_VBIF_NRT_VBIF_ATB_CONF3_OUT(v)      \
        out_dword(HWIO_MMSS_VBIF_NRT_VBIF_ATB_CONF3_ADDR,v)
#define HWIO_MMSS_VBIF_NRT_VBIF_ATB_CONF3_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_VBIF_NRT_VBIF_ATB_CONF3_ADDR,m,v,HWIO_MMSS_VBIF_NRT_VBIF_ATB_CONF3_IN)
#define HWIO_MMSS_VBIF_NRT_VBIF_ATB_CONF3_TIMESTAMP_COUNTER_BMSK                                                0xffffffff
#define HWIO_MMSS_VBIF_NRT_VBIF_ATB_CONF3_TIMESTAMP_COUNTER_SHFT                                                       0x0

#define HWIO_MMSS_VBIF_NRT_VBIF_ATB_TEST_VALUE_ADDR                                                             (VBIF_NRT_VBIF_ROT_REG_BASE      + 0x00000250)
#define HWIO_MMSS_VBIF_NRT_VBIF_ATB_TEST_VALUE_RMSK                                                             0xffffffff
#define HWIO_MMSS_VBIF_NRT_VBIF_ATB_TEST_VALUE_IN          \
        in_dword_masked(HWIO_MMSS_VBIF_NRT_VBIF_ATB_TEST_VALUE_ADDR, HWIO_MMSS_VBIF_NRT_VBIF_ATB_TEST_VALUE_RMSK)
#define HWIO_MMSS_VBIF_NRT_VBIF_ATB_TEST_VALUE_INM(m)      \
        in_dword_masked(HWIO_MMSS_VBIF_NRT_VBIF_ATB_TEST_VALUE_ADDR, m)
#define HWIO_MMSS_VBIF_NRT_VBIF_ATB_TEST_VALUE_OUT(v)      \
        out_dword(HWIO_MMSS_VBIF_NRT_VBIF_ATB_TEST_VALUE_ADDR,v)
#define HWIO_MMSS_VBIF_NRT_VBIF_ATB_TEST_VALUE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_VBIF_NRT_VBIF_ATB_TEST_VALUE_ADDR,m,v,HWIO_MMSS_VBIF_NRT_VBIF_ATB_TEST_VALUE_IN)
#define HWIO_MMSS_VBIF_NRT_VBIF_ATB_TEST_VALUE_ATB_TEST_VALUE_BMSK                                              0xffffffff
#define HWIO_MMSS_VBIF_NRT_VBIF_ATB_TEST_VALUE_ATB_TEST_VALUE_SHFT                                                     0x0

#define HWIO_MMSS_VBIF_NRT_VBIF_STM_CONF_ADDR                                                                   (VBIF_NRT_VBIF_ROT_REG_BASE      + 0x00000260)
#define HWIO_MMSS_VBIF_NRT_VBIF_STM_CONF_RMSK                                                                         0x1f
#define HWIO_MMSS_VBIF_NRT_VBIF_STM_CONF_IN          \
        in_dword_masked(HWIO_MMSS_VBIF_NRT_VBIF_STM_CONF_ADDR, HWIO_MMSS_VBIF_NRT_VBIF_STM_CONF_RMSK)
#define HWIO_MMSS_VBIF_NRT_VBIF_STM_CONF_INM(m)      \
        in_dword_masked(HWIO_MMSS_VBIF_NRT_VBIF_STM_CONF_ADDR, m)
#define HWIO_MMSS_VBIF_NRT_VBIF_STM_CONF_OUT(v)      \
        out_dword(HWIO_MMSS_VBIF_NRT_VBIF_STM_CONF_ADDR,v)
#define HWIO_MMSS_VBIF_NRT_VBIF_STM_CONF_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_VBIF_NRT_VBIF_STM_CONF_ADDR,m,v,HWIO_MMSS_VBIF_NRT_VBIF_STM_CONF_IN)
#define HWIO_MMSS_VBIF_NRT_VBIF_STM_CONF_STM_GROUP_SEL_BMSK                                                           0x1f
#define HWIO_MMSS_VBIF_NRT_VBIF_STM_CONF_STM_GROUP_SEL_SHFT                                                            0x0

#define HWIO_MMSS_VBIF_NRT_VBIF_WR_BUF_FOR_AP_ADDR                                                              (VBIF_NRT_VBIF_ROT_REG_BASE      + 0x00000270)
#define HWIO_MMSS_VBIF_NRT_VBIF_WR_BUF_FOR_AP_RMSK                                                                     0x1
#define HWIO_MMSS_VBIF_NRT_VBIF_WR_BUF_FOR_AP_IN          \
        in_dword_masked(HWIO_MMSS_VBIF_NRT_VBIF_WR_BUF_FOR_AP_ADDR, HWIO_MMSS_VBIF_NRT_VBIF_WR_BUF_FOR_AP_RMSK)
#define HWIO_MMSS_VBIF_NRT_VBIF_WR_BUF_FOR_AP_INM(m)      \
        in_dword_masked(HWIO_MMSS_VBIF_NRT_VBIF_WR_BUF_FOR_AP_ADDR, m)
#define HWIO_MMSS_VBIF_NRT_VBIF_WR_BUF_FOR_AP_OUT(v)      \
        out_dword(HWIO_MMSS_VBIF_NRT_VBIF_WR_BUF_FOR_AP_ADDR,v)
#define HWIO_MMSS_VBIF_NRT_VBIF_WR_BUF_FOR_AP_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_VBIF_NRT_VBIF_WR_BUF_FOR_AP_ADDR,m,v,HWIO_MMSS_VBIF_NRT_VBIF_WR_BUF_FOR_AP_IN)
#define HWIO_MMSS_VBIF_NRT_VBIF_WR_BUF_FOR_AP_WR_BUF_FOR_AP_A0_BMSK                                                    0x1
#define HWIO_MMSS_VBIF_NRT_VBIF_WR_BUF_FOR_AP_WR_BUF_FOR_AP_A0_SHFT                                                    0x0

#define HWIO_MMSS_VBIF_NRT_VBIF_PERF_CNT_ENn_ADDR(n)                                                            (VBIF_NRT_VBIF_ROT_REG_BASE      + 0x00000300 + 0x4 * (n))
#define HWIO_MMSS_VBIF_NRT_VBIF_PERF_CNT_ENn_RMSK                                                                      0x1
#define HWIO_MMSS_VBIF_NRT_VBIF_PERF_CNT_ENn_MAXn                                                                        3
#define HWIO_MMSS_VBIF_NRT_VBIF_PERF_CNT_ENn_INI(n)        \
        in_dword_masked(HWIO_MMSS_VBIF_NRT_VBIF_PERF_CNT_ENn_ADDR(n), HWIO_MMSS_VBIF_NRT_VBIF_PERF_CNT_ENn_RMSK)
#define HWIO_MMSS_VBIF_NRT_VBIF_PERF_CNT_ENn_INMI(n,mask)    \
        in_dword_masked(HWIO_MMSS_VBIF_NRT_VBIF_PERF_CNT_ENn_ADDR(n), mask)
#define HWIO_MMSS_VBIF_NRT_VBIF_PERF_CNT_ENn_OUTI(n,val)    \
        out_dword(HWIO_MMSS_VBIF_NRT_VBIF_PERF_CNT_ENn_ADDR(n),val)
#define HWIO_MMSS_VBIF_NRT_VBIF_PERF_CNT_ENn_OUTMI(n,mask,val) \
        out_dword_masked_ns(HWIO_MMSS_VBIF_NRT_VBIF_PERF_CNT_ENn_ADDR(n),mask,val,HWIO_MMSS_VBIF_NRT_VBIF_PERF_CNT_ENn_INI(n))
#define HWIO_MMSS_VBIF_NRT_VBIF_PERF_CNT_ENn_PERF_CNT_EN_BMSK                                                          0x1
#define HWIO_MMSS_VBIF_NRT_VBIF_PERF_CNT_ENn_PERF_CNT_EN_SHFT                                                          0x0

#define HWIO_MMSS_VBIF_NRT_VBIF_PERF_CNT_CLRn_ADDR(n)                                                           (VBIF_NRT_VBIF_ROT_REG_BASE      + 0x00000320 + 0x4 * (n))
#define HWIO_MMSS_VBIF_NRT_VBIF_PERF_CNT_CLRn_RMSK                                                                     0x1
#define HWIO_MMSS_VBIF_NRT_VBIF_PERF_CNT_CLRn_MAXn                                                                       3
#define HWIO_MMSS_VBIF_NRT_VBIF_PERF_CNT_CLRn_INI(n)        \
        in_dword_masked(HWIO_MMSS_VBIF_NRT_VBIF_PERF_CNT_CLRn_ADDR(n), HWIO_MMSS_VBIF_NRT_VBIF_PERF_CNT_CLRn_RMSK)
#define HWIO_MMSS_VBIF_NRT_VBIF_PERF_CNT_CLRn_INMI(n,mask)    \
        in_dword_masked(HWIO_MMSS_VBIF_NRT_VBIF_PERF_CNT_CLRn_ADDR(n), mask)
#define HWIO_MMSS_VBIF_NRT_VBIF_PERF_CNT_CLRn_OUTI(n,val)    \
        out_dword(HWIO_MMSS_VBIF_NRT_VBIF_PERF_CNT_CLRn_ADDR(n),val)
#define HWIO_MMSS_VBIF_NRT_VBIF_PERF_CNT_CLRn_OUTMI(n,mask,val) \
        out_dword_masked_ns(HWIO_MMSS_VBIF_NRT_VBIF_PERF_CNT_CLRn_ADDR(n),mask,val,HWIO_MMSS_VBIF_NRT_VBIF_PERF_CNT_CLRn_INI(n))
#define HWIO_MMSS_VBIF_NRT_VBIF_PERF_CNT_CLRn_PERF_CNT_CLR_BMSK                                                        0x1
#define HWIO_MMSS_VBIF_NRT_VBIF_PERF_CNT_CLRn_PERF_CNT_CLR_SHFT                                                        0x0

#define HWIO_MMSS_VBIF_NRT_VBIF_PERF_CNT_SELn_ADDR(n)                                                           (VBIF_NRT_VBIF_ROT_REG_BASE      + 0x00000340 + 0x4 * (n))
#define HWIO_MMSS_VBIF_NRT_VBIF_PERF_CNT_SELn_RMSK                                                                    0xff
#define HWIO_MMSS_VBIF_NRT_VBIF_PERF_CNT_SELn_MAXn                                                                       3
#define HWIO_MMSS_VBIF_NRT_VBIF_PERF_CNT_SELn_INI(n)        \
        in_dword_masked(HWIO_MMSS_VBIF_NRT_VBIF_PERF_CNT_SELn_ADDR(n), HWIO_MMSS_VBIF_NRT_VBIF_PERF_CNT_SELn_RMSK)
#define HWIO_MMSS_VBIF_NRT_VBIF_PERF_CNT_SELn_INMI(n,mask)    \
        in_dword_masked(HWIO_MMSS_VBIF_NRT_VBIF_PERF_CNT_SELn_ADDR(n), mask)
#define HWIO_MMSS_VBIF_NRT_VBIF_PERF_CNT_SELn_OUTI(n,val)    \
        out_dword(HWIO_MMSS_VBIF_NRT_VBIF_PERF_CNT_SELn_ADDR(n),val)
#define HWIO_MMSS_VBIF_NRT_VBIF_PERF_CNT_SELn_OUTMI(n,mask,val) \
        out_dword_masked_ns(HWIO_MMSS_VBIF_NRT_VBIF_PERF_CNT_SELn_ADDR(n),mask,val,HWIO_MMSS_VBIF_NRT_VBIF_PERF_CNT_SELn_INI(n))
#define HWIO_MMSS_VBIF_NRT_VBIF_PERF_CNT_SELn_PERF_CNT_SEL_BMSK                                                       0xff
#define HWIO_MMSS_VBIF_NRT_VBIF_PERF_CNT_SELn_PERF_CNT_SEL_SHFT                                                        0x0

#define HWIO_MMSS_VBIF_NRT_VBIF_PERF_CNT_Ln_ADDR(n)                                                             (VBIF_NRT_VBIF_ROT_REG_BASE      + 0x00000360 + 0x4 * (n))
#define HWIO_MMSS_VBIF_NRT_VBIF_PERF_CNT_Ln_RMSK                                                                0xffffffff
#define HWIO_MMSS_VBIF_NRT_VBIF_PERF_CNT_Ln_MAXn                                                                         3
#define HWIO_MMSS_VBIF_NRT_VBIF_PERF_CNT_Ln_INI(n)        \
        in_dword_masked(HWIO_MMSS_VBIF_NRT_VBIF_PERF_CNT_Ln_ADDR(n), HWIO_MMSS_VBIF_NRT_VBIF_PERF_CNT_Ln_RMSK)
#define HWIO_MMSS_VBIF_NRT_VBIF_PERF_CNT_Ln_INMI(n,mask)    \
        in_dword_masked(HWIO_MMSS_VBIF_NRT_VBIF_PERF_CNT_Ln_ADDR(n), mask)
#define HWIO_MMSS_VBIF_NRT_VBIF_PERF_CNT_Ln_OUTI(n,val)    \
        out_dword(HWIO_MMSS_VBIF_NRT_VBIF_PERF_CNT_Ln_ADDR(n),val)
#define HWIO_MMSS_VBIF_NRT_VBIF_PERF_CNT_Ln_OUTMI(n,mask,val) \
        out_dword_masked_ns(HWIO_MMSS_VBIF_NRT_VBIF_PERF_CNT_Ln_ADDR(n),mask,val,HWIO_MMSS_VBIF_NRT_VBIF_PERF_CNT_Ln_INI(n))
#define HWIO_MMSS_VBIF_NRT_VBIF_PERF_CNT_Ln_PERF_CNT_LOW_BMSK                                                   0xffffffff
#define HWIO_MMSS_VBIF_NRT_VBIF_PERF_CNT_Ln_PERF_CNT_LOW_SHFT                                                          0x0

#define HWIO_MMSS_VBIF_NRT_VBIF_PERF_CNT_Hn_ADDR(n)                                                             (VBIF_NRT_VBIF_ROT_REG_BASE      + 0x00000380 + 0x4 * (n))
#define HWIO_MMSS_VBIF_NRT_VBIF_PERF_CNT_Hn_RMSK                                                                    0xffff
#define HWIO_MMSS_VBIF_NRT_VBIF_PERF_CNT_Hn_MAXn                                                                         3
#define HWIO_MMSS_VBIF_NRT_VBIF_PERF_CNT_Hn_INI(n)        \
        in_dword_masked(HWIO_MMSS_VBIF_NRT_VBIF_PERF_CNT_Hn_ADDR(n), HWIO_MMSS_VBIF_NRT_VBIF_PERF_CNT_Hn_RMSK)
#define HWIO_MMSS_VBIF_NRT_VBIF_PERF_CNT_Hn_INMI(n,mask)    \
        in_dword_masked(HWIO_MMSS_VBIF_NRT_VBIF_PERF_CNT_Hn_ADDR(n), mask)
#define HWIO_MMSS_VBIF_NRT_VBIF_PERF_CNT_Hn_OUTI(n,val)    \
        out_dword(HWIO_MMSS_VBIF_NRT_VBIF_PERF_CNT_Hn_ADDR(n),val)
#define HWIO_MMSS_VBIF_NRT_VBIF_PERF_CNT_Hn_OUTMI(n,mask,val) \
        out_dword_masked_ns(HWIO_MMSS_VBIF_NRT_VBIF_PERF_CNT_Hn_ADDR(n),mask,val,HWIO_MMSS_VBIF_NRT_VBIF_PERF_CNT_Hn_INI(n))
#define HWIO_MMSS_VBIF_NRT_VBIF_PERF_CNT_Hn_PERF_CNT_HIGH_BMSK                                                      0xffff
#define HWIO_MMSS_VBIF_NRT_VBIF_PERF_CNT_Hn_PERF_CNT_HIGH_SHFT                                                         0x0

#define HWIO_MMSS_VBIF_NRT_VBIF_PERF_PWR_CNT_ENn_ADDR(n)                                                        (VBIF_NRT_VBIF_ROT_REG_BASE      + 0x00000400 + 0x4 * (n))
#define HWIO_MMSS_VBIF_NRT_VBIF_PERF_PWR_CNT_ENn_RMSK                                                                  0x1
#define HWIO_MMSS_VBIF_NRT_VBIF_PERF_PWR_CNT_ENn_MAXn                                                                    2
#define HWIO_MMSS_VBIF_NRT_VBIF_PERF_PWR_CNT_ENn_INI(n)        \
        in_dword_masked(HWIO_MMSS_VBIF_NRT_VBIF_PERF_PWR_CNT_ENn_ADDR(n), HWIO_MMSS_VBIF_NRT_VBIF_PERF_PWR_CNT_ENn_RMSK)
#define HWIO_MMSS_VBIF_NRT_VBIF_PERF_PWR_CNT_ENn_INMI(n,mask)    \
        in_dword_masked(HWIO_MMSS_VBIF_NRT_VBIF_PERF_PWR_CNT_ENn_ADDR(n), mask)
#define HWIO_MMSS_VBIF_NRT_VBIF_PERF_PWR_CNT_ENn_OUTI(n,val)    \
        out_dword(HWIO_MMSS_VBIF_NRT_VBIF_PERF_PWR_CNT_ENn_ADDR(n),val)
#define HWIO_MMSS_VBIF_NRT_VBIF_PERF_PWR_CNT_ENn_OUTMI(n,mask,val) \
        out_dword_masked_ns(HWIO_MMSS_VBIF_NRT_VBIF_PERF_PWR_CNT_ENn_ADDR(n),mask,val,HWIO_MMSS_VBIF_NRT_VBIF_PERF_PWR_CNT_ENn_INI(n))
#define HWIO_MMSS_VBIF_NRT_VBIF_PERF_PWR_CNT_ENn_PERF_PWR_CNT_EN_BMSK                                                  0x1
#define HWIO_MMSS_VBIF_NRT_VBIF_PERF_PWR_CNT_ENn_PERF_PWR_CNT_EN_SHFT                                                  0x0

#define HWIO_MMSS_VBIF_NRT_VBIF_PERF_PWR_CNT_CLRn_ADDR(n)                                                       (VBIF_NRT_VBIF_ROT_REG_BASE      + 0x00000420 + 0x4 * (n))
#define HWIO_MMSS_VBIF_NRT_VBIF_PERF_PWR_CNT_CLRn_RMSK                                                                 0x1
#define HWIO_MMSS_VBIF_NRT_VBIF_PERF_PWR_CNT_CLRn_MAXn                                                                   2
#define HWIO_MMSS_VBIF_NRT_VBIF_PERF_PWR_CNT_CLRn_INI(n)        \
        in_dword_masked(HWIO_MMSS_VBIF_NRT_VBIF_PERF_PWR_CNT_CLRn_ADDR(n), HWIO_MMSS_VBIF_NRT_VBIF_PERF_PWR_CNT_CLRn_RMSK)
#define HWIO_MMSS_VBIF_NRT_VBIF_PERF_PWR_CNT_CLRn_INMI(n,mask)    \
        in_dword_masked(HWIO_MMSS_VBIF_NRT_VBIF_PERF_PWR_CNT_CLRn_ADDR(n), mask)
#define HWIO_MMSS_VBIF_NRT_VBIF_PERF_PWR_CNT_CLRn_OUTI(n,val)    \
        out_dword(HWIO_MMSS_VBIF_NRT_VBIF_PERF_PWR_CNT_CLRn_ADDR(n),val)
#define HWIO_MMSS_VBIF_NRT_VBIF_PERF_PWR_CNT_CLRn_OUTMI(n,mask,val) \
        out_dword_masked_ns(HWIO_MMSS_VBIF_NRT_VBIF_PERF_PWR_CNT_CLRn_ADDR(n),mask,val,HWIO_MMSS_VBIF_NRT_VBIF_PERF_PWR_CNT_CLRn_INI(n))
#define HWIO_MMSS_VBIF_NRT_VBIF_PERF_PWR_CNT_CLRn_PERF_PWR_CNT_CLR_BMSK                                                0x1
#define HWIO_MMSS_VBIF_NRT_VBIF_PERF_PWR_CNT_CLRn_PERF_PWR_CNT_CLR_SHFT                                                0x0

#define HWIO_MMSS_VBIF_NRT_VBIF_PERF_PWR_CNT_Ln_ADDR(n)                                                         (VBIF_NRT_VBIF_ROT_REG_BASE      + 0x00000440 + 0x4 * (n))
#define HWIO_MMSS_VBIF_NRT_VBIF_PERF_PWR_CNT_Ln_RMSK                                                            0xffffffff
#define HWIO_MMSS_VBIF_NRT_VBIF_PERF_PWR_CNT_Ln_MAXn                                                                     2
#define HWIO_MMSS_VBIF_NRT_VBIF_PERF_PWR_CNT_Ln_INI(n)        \
        in_dword_masked(HWIO_MMSS_VBIF_NRT_VBIF_PERF_PWR_CNT_Ln_ADDR(n), HWIO_MMSS_VBIF_NRT_VBIF_PERF_PWR_CNT_Ln_RMSK)
#define HWIO_MMSS_VBIF_NRT_VBIF_PERF_PWR_CNT_Ln_INMI(n,mask)    \
        in_dword_masked(HWIO_MMSS_VBIF_NRT_VBIF_PERF_PWR_CNT_Ln_ADDR(n), mask)
#define HWIO_MMSS_VBIF_NRT_VBIF_PERF_PWR_CNT_Ln_OUTI(n,val)    \
        out_dword(HWIO_MMSS_VBIF_NRT_VBIF_PERF_PWR_CNT_Ln_ADDR(n),val)
#define HWIO_MMSS_VBIF_NRT_VBIF_PERF_PWR_CNT_Ln_OUTMI(n,mask,val) \
        out_dword_masked_ns(HWIO_MMSS_VBIF_NRT_VBIF_PERF_PWR_CNT_Ln_ADDR(n),mask,val,HWIO_MMSS_VBIF_NRT_VBIF_PERF_PWR_CNT_Ln_INI(n))
#define HWIO_MMSS_VBIF_NRT_VBIF_PERF_PWR_CNT_Ln_PERF_PWR_CNT_LOW_BMSK                                           0xffffffff
#define HWIO_MMSS_VBIF_NRT_VBIF_PERF_PWR_CNT_Ln_PERF_PWR_CNT_LOW_SHFT                                                  0x0

#define HWIO_MMSS_VBIF_NRT_VBIF_PERF_PWR_CNT_Hn_ADDR(n)                                                         (VBIF_NRT_VBIF_ROT_REG_BASE      + 0x00000460 + 0x4 * (n))
#define HWIO_MMSS_VBIF_NRT_VBIF_PERF_PWR_CNT_Hn_RMSK                                                                0xffff
#define HWIO_MMSS_VBIF_NRT_VBIF_PERF_PWR_CNT_Hn_MAXn                                                                     2
#define HWIO_MMSS_VBIF_NRT_VBIF_PERF_PWR_CNT_Hn_INI(n)        \
        in_dword_masked(HWIO_MMSS_VBIF_NRT_VBIF_PERF_PWR_CNT_Hn_ADDR(n), HWIO_MMSS_VBIF_NRT_VBIF_PERF_PWR_CNT_Hn_RMSK)
#define HWIO_MMSS_VBIF_NRT_VBIF_PERF_PWR_CNT_Hn_INMI(n,mask)    \
        in_dword_masked(HWIO_MMSS_VBIF_NRT_VBIF_PERF_PWR_CNT_Hn_ADDR(n), mask)
#define HWIO_MMSS_VBIF_NRT_VBIF_PERF_PWR_CNT_Hn_OUTI(n,val)    \
        out_dword(HWIO_MMSS_VBIF_NRT_VBIF_PERF_PWR_CNT_Hn_ADDR(n),val)
#define HWIO_MMSS_VBIF_NRT_VBIF_PERF_PWR_CNT_Hn_OUTMI(n,mask,val) \
        out_dword_masked_ns(HWIO_MMSS_VBIF_NRT_VBIF_PERF_PWR_CNT_Hn_ADDR(n),mask,val,HWIO_MMSS_VBIF_NRT_VBIF_PERF_PWR_CNT_Hn_INI(n))
#define HWIO_MMSS_VBIF_NRT_VBIF_PERF_PWR_CNT_Hn_PERF_PWR_CNT_HIGH_BMSK                                              0xffff
#define HWIO_MMSS_VBIF_NRT_VBIF_PERF_PWR_CNT_Hn_PERF_PWR_CNT_HIGH_SHFT                                                 0x0

#define HWIO_MMSS_VBIF_NRT_VBIF_MISR_CFG_An_ADDR(n)                                                             (VBIF_NRT_VBIF_ROT_REG_BASE      + 0x00000480 + 0x4 * (n))
#define HWIO_MMSS_VBIF_NRT_VBIF_MISR_CFG_An_RMSK                                                                0x80000fff
#define HWIO_MMSS_VBIF_NRT_VBIF_MISR_CFG_An_MAXn                                                                         0
#define HWIO_MMSS_VBIF_NRT_VBIF_MISR_CFG_An_INI(n)        \
        in_dword_masked(HWIO_MMSS_VBIF_NRT_VBIF_MISR_CFG_An_ADDR(n), HWIO_MMSS_VBIF_NRT_VBIF_MISR_CFG_An_RMSK)
#define HWIO_MMSS_VBIF_NRT_VBIF_MISR_CFG_An_INMI(n,mask)    \
        in_dword_masked(HWIO_MMSS_VBIF_NRT_VBIF_MISR_CFG_An_ADDR(n), mask)
#define HWIO_MMSS_VBIF_NRT_VBIF_MISR_CFG_An_OUTI(n,val)    \
        out_dword(HWIO_MMSS_VBIF_NRT_VBIF_MISR_CFG_An_ADDR(n),val)
#define HWIO_MMSS_VBIF_NRT_VBIF_MISR_CFG_An_OUTMI(n,mask,val) \
        out_dword_masked_ns(HWIO_MMSS_VBIF_NRT_VBIF_MISR_CFG_An_ADDR(n),mask,val,HWIO_MMSS_VBIF_NRT_VBIF_MISR_CFG_An_INI(n))
#define HWIO_MMSS_VBIF_NRT_VBIF_MISR_CFG_An_MISR_ERR_BMSK                                                       0x80000000
#define HWIO_MMSS_VBIF_NRT_VBIF_MISR_CFG_An_MISR_ERR_SHFT                                                             0x1f
#define HWIO_MMSS_VBIF_NRT_VBIF_MISR_CFG_An_MISR_MID_BMSK                                                            0xff0
#define HWIO_MMSS_VBIF_NRT_VBIF_MISR_CFG_An_MISR_MID_SHFT                                                              0x4
#define HWIO_MMSS_VBIF_NRT_VBIF_MISR_CFG_An_MISR_IGNORE_MID_BMSK                                                       0x8
#define HWIO_MMSS_VBIF_NRT_VBIF_MISR_CFG_An_MISR_IGNORE_MID_SHFT                                                       0x3
#define HWIO_MMSS_VBIF_NRT_VBIF_MISR_CFG_An_MISR_INPUT_SEL_BMSK                                                        0x6
#define HWIO_MMSS_VBIF_NRT_VBIF_MISR_CFG_An_MISR_INPUT_SEL_SHFT                                                        0x1
#define HWIO_MMSS_VBIF_NRT_VBIF_MISR_CFG_An_MISR_EN_BMSK                                                               0x1
#define HWIO_MMSS_VBIF_NRT_VBIF_MISR_CFG_An_MISR_EN_SHFT                                                               0x0

#define HWIO_MMSS_VBIF_NRT_VBIF_MISR_COUNTER_ADDR                                                               (VBIF_NRT_VBIF_ROT_REG_BASE      + 0x00000490)
#define HWIO_MMSS_VBIF_NRT_VBIF_MISR_COUNTER_RMSK                                                                  0xfffff
#define HWIO_MMSS_VBIF_NRT_VBIF_MISR_COUNTER_IN          \
        in_dword_masked(HWIO_MMSS_VBIF_NRT_VBIF_MISR_COUNTER_ADDR, HWIO_MMSS_VBIF_NRT_VBIF_MISR_COUNTER_RMSK)
#define HWIO_MMSS_VBIF_NRT_VBIF_MISR_COUNTER_INM(m)      \
        in_dword_masked(HWIO_MMSS_VBIF_NRT_VBIF_MISR_COUNTER_ADDR, m)
#define HWIO_MMSS_VBIF_NRT_VBIF_MISR_COUNTER_OUT(v)      \
        out_dword(HWIO_MMSS_VBIF_NRT_VBIF_MISR_COUNTER_ADDR,v)
#define HWIO_MMSS_VBIF_NRT_VBIF_MISR_COUNTER_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_VBIF_NRT_VBIF_MISR_COUNTER_ADDR,m,v,HWIO_MMSS_VBIF_NRT_VBIF_MISR_COUNTER_IN)
#define HWIO_MMSS_VBIF_NRT_VBIF_MISR_COUNTER_MISR_COUNTER_BMSK                                                     0xfffff
#define HWIO_MMSS_VBIF_NRT_VBIF_MISR_COUNTER_MISR_COUNTER_SHFT                                                         0x0

#define HWIO_MMSS_VBIF_NRT_VBIF_MISR_CLR_An_ADDR(n)                                                             (VBIF_NRT_VBIF_ROT_REG_BASE      + 0x00000494 + 0x4 * (n))
#define HWIO_MMSS_VBIF_NRT_VBIF_MISR_CLR_An_RMSK                                                                       0x1
#define HWIO_MMSS_VBIF_NRT_VBIF_MISR_CLR_An_MAXn                                                                         0
#define HWIO_MMSS_VBIF_NRT_VBIF_MISR_CLR_An_INI(n)        \
        in_dword_masked(HWIO_MMSS_VBIF_NRT_VBIF_MISR_CLR_An_ADDR(n), HWIO_MMSS_VBIF_NRT_VBIF_MISR_CLR_An_RMSK)
#define HWIO_MMSS_VBIF_NRT_VBIF_MISR_CLR_An_INMI(n,mask)    \
        in_dword_masked(HWIO_MMSS_VBIF_NRT_VBIF_MISR_CLR_An_ADDR(n), mask)
#define HWIO_MMSS_VBIF_NRT_VBIF_MISR_CLR_An_OUTI(n,val)    \
        out_dword(HWIO_MMSS_VBIF_NRT_VBIF_MISR_CLR_An_ADDR(n),val)
#define HWIO_MMSS_VBIF_NRT_VBIF_MISR_CLR_An_OUTMI(n,mask,val) \
        out_dword_masked_ns(HWIO_MMSS_VBIF_NRT_VBIF_MISR_CLR_An_ADDR(n),mask,val,HWIO_MMSS_VBIF_NRT_VBIF_MISR_CLR_An_INI(n))
#define HWIO_MMSS_VBIF_NRT_VBIF_MISR_CLR_An_MISR_CLR_BMSK                                                              0x1
#define HWIO_MMSS_VBIF_NRT_VBIF_MISR_CLR_An_MISR_CLR_SHFT                                                              0x0

#define HWIO_MMSS_VBIF_NRT_VBIF_MISR_A0_SIGn_ADDR(n)                                                            (VBIF_NRT_VBIF_ROT_REG_BASE      + 0x000004a4 + 0x4 * (n))
#define HWIO_MMSS_VBIF_NRT_VBIF_MISR_A0_SIGn_RMSK                                                               0xffffffff
#define HWIO_MMSS_VBIF_NRT_VBIF_MISR_A0_SIGn_MAXn                                                                        3
#define HWIO_MMSS_VBIF_NRT_VBIF_MISR_A0_SIGn_INI(n)        \
        in_dword_masked(HWIO_MMSS_VBIF_NRT_VBIF_MISR_A0_SIGn_ADDR(n), HWIO_MMSS_VBIF_NRT_VBIF_MISR_A0_SIGn_RMSK)
#define HWIO_MMSS_VBIF_NRT_VBIF_MISR_A0_SIGn_INMI(n,mask)    \
        in_dword_masked(HWIO_MMSS_VBIF_NRT_VBIF_MISR_A0_SIGn_ADDR(n), mask)
#define HWIO_MMSS_VBIF_NRT_VBIF_MISR_A0_SIGn_MISR_SIG_BMSK                                                      0xffffffff
#define HWIO_MMSS_VBIF_NRT_VBIF_MISR_A0_SIGn_MISR_SIG_SHFT                                                             0x0

#define HWIO_MMSS_VBIF_NRT_VBIF_XINL_QOS_RP_REMAP_00_ADDR                                                       (VBIF_NRT_VBIF_ROT_REG_BASE      + 0x00000550)
#define HWIO_MMSS_VBIF_NRT_VBIF_XINL_QOS_RP_REMAP_00_RMSK                                                             0x33
#define HWIO_MMSS_VBIF_NRT_VBIF_XINL_QOS_RP_REMAP_00_IN          \
        in_dword_masked(HWIO_MMSS_VBIF_NRT_VBIF_XINL_QOS_RP_REMAP_00_ADDR, HWIO_MMSS_VBIF_NRT_VBIF_XINL_QOS_RP_REMAP_00_RMSK)
#define HWIO_MMSS_VBIF_NRT_VBIF_XINL_QOS_RP_REMAP_00_INM(m)      \
        in_dword_masked(HWIO_MMSS_VBIF_NRT_VBIF_XINL_QOS_RP_REMAP_00_ADDR, m)
#define HWIO_MMSS_VBIF_NRT_VBIF_XINL_QOS_RP_REMAP_00_OUT(v)      \
        out_dword(HWIO_MMSS_VBIF_NRT_VBIF_XINL_QOS_RP_REMAP_00_ADDR,v)
#define HWIO_MMSS_VBIF_NRT_VBIF_XINL_QOS_RP_REMAP_00_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_VBIF_NRT_VBIF_XINL_QOS_RP_REMAP_00_ADDR,m,v,HWIO_MMSS_VBIF_NRT_VBIF_XINL_QOS_RP_REMAP_00_IN)
#define HWIO_MMSS_VBIF_NRT_VBIF_XINL_QOS_RP_REMAP_00_QOS_REMAP_00_C1_BMSK                                             0x30
#define HWIO_MMSS_VBIF_NRT_VBIF_XINL_QOS_RP_REMAP_00_QOS_REMAP_00_C1_SHFT                                              0x4
#define HWIO_MMSS_VBIF_NRT_VBIF_XINL_QOS_RP_REMAP_00_QOS_REMAP_00_C0_BMSK                                              0x3
#define HWIO_MMSS_VBIF_NRT_VBIF_XINL_QOS_RP_REMAP_00_QOS_REMAP_00_C0_SHFT                                              0x0

#define HWIO_MMSS_VBIF_NRT_VBIF_XINL_QOS_RP_REMAP_01_ADDR                                                       (VBIF_NRT_VBIF_ROT_REG_BASE      + 0x00000558)
#define HWIO_MMSS_VBIF_NRT_VBIF_XINL_QOS_RP_REMAP_01_RMSK                                                             0x33
#define HWIO_MMSS_VBIF_NRT_VBIF_XINL_QOS_RP_REMAP_01_IN          \
        in_dword_masked(HWIO_MMSS_VBIF_NRT_VBIF_XINL_QOS_RP_REMAP_01_ADDR, HWIO_MMSS_VBIF_NRT_VBIF_XINL_QOS_RP_REMAP_01_RMSK)
#define HWIO_MMSS_VBIF_NRT_VBIF_XINL_QOS_RP_REMAP_01_INM(m)      \
        in_dword_masked(HWIO_MMSS_VBIF_NRT_VBIF_XINL_QOS_RP_REMAP_01_ADDR, m)
#define HWIO_MMSS_VBIF_NRT_VBIF_XINL_QOS_RP_REMAP_01_OUT(v)      \
        out_dword(HWIO_MMSS_VBIF_NRT_VBIF_XINL_QOS_RP_REMAP_01_ADDR,v)
#define HWIO_MMSS_VBIF_NRT_VBIF_XINL_QOS_RP_REMAP_01_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_VBIF_NRT_VBIF_XINL_QOS_RP_REMAP_01_ADDR,m,v,HWIO_MMSS_VBIF_NRT_VBIF_XINL_QOS_RP_REMAP_01_IN)
#define HWIO_MMSS_VBIF_NRT_VBIF_XINL_QOS_RP_REMAP_01_QOS_REMAP_01_C1_BMSK                                             0x30
#define HWIO_MMSS_VBIF_NRT_VBIF_XINL_QOS_RP_REMAP_01_QOS_REMAP_01_C1_SHFT                                              0x4
#define HWIO_MMSS_VBIF_NRT_VBIF_XINL_QOS_RP_REMAP_01_QOS_REMAP_01_C0_BMSK                                              0x3
#define HWIO_MMSS_VBIF_NRT_VBIF_XINL_QOS_RP_REMAP_01_QOS_REMAP_01_C0_SHFT                                              0x0

#define HWIO_MMSS_VBIF_NRT_VBIF_XINL_QOS_RP_REMAP_10_ADDR                                                       (VBIF_NRT_VBIF_ROT_REG_BASE      + 0x00000560)
#define HWIO_MMSS_VBIF_NRT_VBIF_XINL_QOS_RP_REMAP_10_RMSK                                                             0x33
#define HWIO_MMSS_VBIF_NRT_VBIF_XINL_QOS_RP_REMAP_10_IN          \
        in_dword_masked(HWIO_MMSS_VBIF_NRT_VBIF_XINL_QOS_RP_REMAP_10_ADDR, HWIO_MMSS_VBIF_NRT_VBIF_XINL_QOS_RP_REMAP_10_RMSK)
#define HWIO_MMSS_VBIF_NRT_VBIF_XINL_QOS_RP_REMAP_10_INM(m)      \
        in_dword_masked(HWIO_MMSS_VBIF_NRT_VBIF_XINL_QOS_RP_REMAP_10_ADDR, m)
#define HWIO_MMSS_VBIF_NRT_VBIF_XINL_QOS_RP_REMAP_10_OUT(v)      \
        out_dword(HWIO_MMSS_VBIF_NRT_VBIF_XINL_QOS_RP_REMAP_10_ADDR,v)
#define HWIO_MMSS_VBIF_NRT_VBIF_XINL_QOS_RP_REMAP_10_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_VBIF_NRT_VBIF_XINL_QOS_RP_REMAP_10_ADDR,m,v,HWIO_MMSS_VBIF_NRT_VBIF_XINL_QOS_RP_REMAP_10_IN)
#define HWIO_MMSS_VBIF_NRT_VBIF_XINL_QOS_RP_REMAP_10_QOS_REMAP_10_C1_BMSK                                             0x30
#define HWIO_MMSS_VBIF_NRT_VBIF_XINL_QOS_RP_REMAP_10_QOS_REMAP_10_C1_SHFT                                              0x4
#define HWIO_MMSS_VBIF_NRT_VBIF_XINL_QOS_RP_REMAP_10_QOS_REMAP_10_C0_BMSK                                              0x3
#define HWIO_MMSS_VBIF_NRT_VBIF_XINL_QOS_RP_REMAP_10_QOS_REMAP_10_C0_SHFT                                              0x0

#define HWIO_MMSS_VBIF_NRT_VBIF_XINL_QOS_RP_REMAP_11_ADDR                                                       (VBIF_NRT_VBIF_ROT_REG_BASE      + 0x00000568)
#define HWIO_MMSS_VBIF_NRT_VBIF_XINL_QOS_RP_REMAP_11_RMSK                                                             0x33
#define HWIO_MMSS_VBIF_NRT_VBIF_XINL_QOS_RP_REMAP_11_IN          \
        in_dword_masked(HWIO_MMSS_VBIF_NRT_VBIF_XINL_QOS_RP_REMAP_11_ADDR, HWIO_MMSS_VBIF_NRT_VBIF_XINL_QOS_RP_REMAP_11_RMSK)
#define HWIO_MMSS_VBIF_NRT_VBIF_XINL_QOS_RP_REMAP_11_INM(m)      \
        in_dword_masked(HWIO_MMSS_VBIF_NRT_VBIF_XINL_QOS_RP_REMAP_11_ADDR, m)
#define HWIO_MMSS_VBIF_NRT_VBIF_XINL_QOS_RP_REMAP_11_OUT(v)      \
        out_dword(HWIO_MMSS_VBIF_NRT_VBIF_XINL_QOS_RP_REMAP_11_ADDR,v)
#define HWIO_MMSS_VBIF_NRT_VBIF_XINL_QOS_RP_REMAP_11_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_VBIF_NRT_VBIF_XINL_QOS_RP_REMAP_11_ADDR,m,v,HWIO_MMSS_VBIF_NRT_VBIF_XINL_QOS_RP_REMAP_11_IN)
#define HWIO_MMSS_VBIF_NRT_VBIF_XINL_QOS_RP_REMAP_11_QOS_REMAP_11_C1_BMSK                                             0x30
#define HWIO_MMSS_VBIF_NRT_VBIF_XINL_QOS_RP_REMAP_11_QOS_REMAP_11_C1_SHFT                                              0x4
#define HWIO_MMSS_VBIF_NRT_VBIF_XINL_QOS_RP_REMAP_11_QOS_REMAP_11_C0_BMSK                                              0x3
#define HWIO_MMSS_VBIF_NRT_VBIF_XINL_QOS_RP_REMAP_11_QOS_REMAP_11_C0_SHFT                                              0x0

#define HWIO_MMSS_VBIF_NRT_VBIF_XINL_QOS_LVL_REMAP_00_ADDR                                                      (VBIF_NRT_VBIF_ROT_REG_BASE      + 0x00000570)
#define HWIO_MMSS_VBIF_NRT_VBIF_XINL_QOS_LVL_REMAP_00_RMSK                                                            0x33
#define HWIO_MMSS_VBIF_NRT_VBIF_XINL_QOS_LVL_REMAP_00_IN          \
        in_dword_masked(HWIO_MMSS_VBIF_NRT_VBIF_XINL_QOS_LVL_REMAP_00_ADDR, HWIO_MMSS_VBIF_NRT_VBIF_XINL_QOS_LVL_REMAP_00_RMSK)
#define HWIO_MMSS_VBIF_NRT_VBIF_XINL_QOS_LVL_REMAP_00_INM(m)      \
        in_dword_masked(HWIO_MMSS_VBIF_NRT_VBIF_XINL_QOS_LVL_REMAP_00_ADDR, m)
#define HWIO_MMSS_VBIF_NRT_VBIF_XINL_QOS_LVL_REMAP_00_OUT(v)      \
        out_dword(HWIO_MMSS_VBIF_NRT_VBIF_XINL_QOS_LVL_REMAP_00_ADDR,v)
#define HWIO_MMSS_VBIF_NRT_VBIF_XINL_QOS_LVL_REMAP_00_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_VBIF_NRT_VBIF_XINL_QOS_LVL_REMAP_00_ADDR,m,v,HWIO_MMSS_VBIF_NRT_VBIF_XINL_QOS_LVL_REMAP_00_IN)
#define HWIO_MMSS_VBIF_NRT_VBIF_XINL_QOS_LVL_REMAP_00_QOS_LVL_REMAP_00_C1_BMSK                                        0x30
#define HWIO_MMSS_VBIF_NRT_VBIF_XINL_QOS_LVL_REMAP_00_QOS_LVL_REMAP_00_C1_SHFT                                         0x4
#define HWIO_MMSS_VBIF_NRT_VBIF_XINL_QOS_LVL_REMAP_00_QOS_LVL_REMAP_00_C0_BMSK                                         0x3
#define HWIO_MMSS_VBIF_NRT_VBIF_XINL_QOS_LVL_REMAP_00_QOS_LVL_REMAP_00_C0_SHFT                                         0x0

#define HWIO_MMSS_VBIF_NRT_VBIF_XINL_QOS_LVL_REMAP_01_ADDR                                                      (VBIF_NRT_VBIF_ROT_REG_BASE      + 0x00000578)
#define HWIO_MMSS_VBIF_NRT_VBIF_XINL_QOS_LVL_REMAP_01_RMSK                                                            0x33
#define HWIO_MMSS_VBIF_NRT_VBIF_XINL_QOS_LVL_REMAP_01_IN          \
        in_dword_masked(HWIO_MMSS_VBIF_NRT_VBIF_XINL_QOS_LVL_REMAP_01_ADDR, HWIO_MMSS_VBIF_NRT_VBIF_XINL_QOS_LVL_REMAP_01_RMSK)
#define HWIO_MMSS_VBIF_NRT_VBIF_XINL_QOS_LVL_REMAP_01_INM(m)      \
        in_dword_masked(HWIO_MMSS_VBIF_NRT_VBIF_XINL_QOS_LVL_REMAP_01_ADDR, m)
#define HWIO_MMSS_VBIF_NRT_VBIF_XINL_QOS_LVL_REMAP_01_OUT(v)      \
        out_dword(HWIO_MMSS_VBIF_NRT_VBIF_XINL_QOS_LVL_REMAP_01_ADDR,v)
#define HWIO_MMSS_VBIF_NRT_VBIF_XINL_QOS_LVL_REMAP_01_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_VBIF_NRT_VBIF_XINL_QOS_LVL_REMAP_01_ADDR,m,v,HWIO_MMSS_VBIF_NRT_VBIF_XINL_QOS_LVL_REMAP_01_IN)
#define HWIO_MMSS_VBIF_NRT_VBIF_XINL_QOS_LVL_REMAP_01_QOS_LVL_REMAP_01_C1_BMSK                                        0x30
#define HWIO_MMSS_VBIF_NRT_VBIF_XINL_QOS_LVL_REMAP_01_QOS_LVL_REMAP_01_C1_SHFT                                         0x4
#define HWIO_MMSS_VBIF_NRT_VBIF_XINL_QOS_LVL_REMAP_01_QOS_LVL_REMAP_01_C0_BMSK                                         0x3
#define HWIO_MMSS_VBIF_NRT_VBIF_XINL_QOS_LVL_REMAP_01_QOS_LVL_REMAP_01_C0_SHFT                                         0x0

#define HWIO_MMSS_VBIF_NRT_VBIF_XINL_QOS_LVL_REMAP_10_ADDR                                                      (VBIF_NRT_VBIF_ROT_REG_BASE      + 0x00000580)
#define HWIO_MMSS_VBIF_NRT_VBIF_XINL_QOS_LVL_REMAP_10_RMSK                                                            0x33
#define HWIO_MMSS_VBIF_NRT_VBIF_XINL_QOS_LVL_REMAP_10_IN          \
        in_dword_masked(HWIO_MMSS_VBIF_NRT_VBIF_XINL_QOS_LVL_REMAP_10_ADDR, HWIO_MMSS_VBIF_NRT_VBIF_XINL_QOS_LVL_REMAP_10_RMSK)
#define HWIO_MMSS_VBIF_NRT_VBIF_XINL_QOS_LVL_REMAP_10_INM(m)      \
        in_dword_masked(HWIO_MMSS_VBIF_NRT_VBIF_XINL_QOS_LVL_REMAP_10_ADDR, m)
#define HWIO_MMSS_VBIF_NRT_VBIF_XINL_QOS_LVL_REMAP_10_OUT(v)      \
        out_dword(HWIO_MMSS_VBIF_NRT_VBIF_XINL_QOS_LVL_REMAP_10_ADDR,v)
#define HWIO_MMSS_VBIF_NRT_VBIF_XINL_QOS_LVL_REMAP_10_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_VBIF_NRT_VBIF_XINL_QOS_LVL_REMAP_10_ADDR,m,v,HWIO_MMSS_VBIF_NRT_VBIF_XINL_QOS_LVL_REMAP_10_IN)
#define HWIO_MMSS_VBIF_NRT_VBIF_XINL_QOS_LVL_REMAP_10_QOS_LVL_REMAP_10_C1_BMSK                                        0x30
#define HWIO_MMSS_VBIF_NRT_VBIF_XINL_QOS_LVL_REMAP_10_QOS_LVL_REMAP_10_C1_SHFT                                         0x4
#define HWIO_MMSS_VBIF_NRT_VBIF_XINL_QOS_LVL_REMAP_10_QOS_LVL_REMAP_10_C0_BMSK                                         0x3
#define HWIO_MMSS_VBIF_NRT_VBIF_XINL_QOS_LVL_REMAP_10_QOS_LVL_REMAP_10_C0_SHFT                                         0x0

#define HWIO_MMSS_VBIF_NRT_VBIF_XINL_QOS_LVL_REMAP_11_ADDR                                                      (VBIF_NRT_VBIF_ROT_REG_BASE      + 0x00000588)
#define HWIO_MMSS_VBIF_NRT_VBIF_XINL_QOS_LVL_REMAP_11_RMSK                                                            0x33
#define HWIO_MMSS_VBIF_NRT_VBIF_XINL_QOS_LVL_REMAP_11_IN          \
        in_dword_masked(HWIO_MMSS_VBIF_NRT_VBIF_XINL_QOS_LVL_REMAP_11_ADDR, HWIO_MMSS_VBIF_NRT_VBIF_XINL_QOS_LVL_REMAP_11_RMSK)
#define HWIO_MMSS_VBIF_NRT_VBIF_XINL_QOS_LVL_REMAP_11_INM(m)      \
        in_dword_masked(HWIO_MMSS_VBIF_NRT_VBIF_XINL_QOS_LVL_REMAP_11_ADDR, m)
#define HWIO_MMSS_VBIF_NRT_VBIF_XINL_QOS_LVL_REMAP_11_OUT(v)      \
        out_dword(HWIO_MMSS_VBIF_NRT_VBIF_XINL_QOS_LVL_REMAP_11_ADDR,v)
#define HWIO_MMSS_VBIF_NRT_VBIF_XINL_QOS_LVL_REMAP_11_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_VBIF_NRT_VBIF_XINL_QOS_LVL_REMAP_11_ADDR,m,v,HWIO_MMSS_VBIF_NRT_VBIF_XINL_QOS_LVL_REMAP_11_IN)
#define HWIO_MMSS_VBIF_NRT_VBIF_XINL_QOS_LVL_REMAP_11_QOS_LVL_REMAP_11_C1_BMSK                                        0x30
#define HWIO_MMSS_VBIF_NRT_VBIF_XINL_QOS_LVL_REMAP_11_QOS_LVL_REMAP_11_C1_SHFT                                         0x4
#define HWIO_MMSS_VBIF_NRT_VBIF_XINL_QOS_LVL_REMAP_11_QOS_LVL_REMAP_11_C0_BMSK                                         0x3
#define HWIO_MMSS_VBIF_NRT_VBIF_XINL_QOS_LVL_REMAP_11_QOS_LVL_REMAP_11_C0_SHFT                                         0x0

#define HWIO_MMSS_VBIF_NRT_VBIF_ATB_EN_ADDR                                                                     (VBIF_NRT_VBIF_ROT_REG_BASE      + 0x00001030)
#define HWIO_MMSS_VBIF_NRT_VBIF_ATB_EN_RMSK                                                                            0x1
#define HWIO_MMSS_VBIF_NRT_VBIF_ATB_EN_IN          \
        in_dword_masked(HWIO_MMSS_VBIF_NRT_VBIF_ATB_EN_ADDR, HWIO_MMSS_VBIF_NRT_VBIF_ATB_EN_RMSK)
#define HWIO_MMSS_VBIF_NRT_VBIF_ATB_EN_INM(m)      \
        in_dword_masked(HWIO_MMSS_VBIF_NRT_VBIF_ATB_EN_ADDR, m)
#define HWIO_MMSS_VBIF_NRT_VBIF_ATB_EN_OUT(v)      \
        out_dword(HWIO_MMSS_VBIF_NRT_VBIF_ATB_EN_ADDR,v)
#define HWIO_MMSS_VBIF_NRT_VBIF_ATB_EN_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_VBIF_NRT_VBIF_ATB_EN_ADDR,m,v,HWIO_MMSS_VBIF_NRT_VBIF_ATB_EN_IN)
#define HWIO_MMSS_VBIF_NRT_VBIF_ATB_EN_TRACE_DUMP_EN_BMSK                                                              0x1
#define HWIO_MMSS_VBIF_NRT_VBIF_ATB_EN_TRACE_DUMP_EN_SHFT                                                              0x0

#define HWIO_MMSS_VBIF_NRT_VBIF_STM_EN_ADDR                                                                     (VBIF_NRT_VBIF_ROT_REG_BASE      + 0x00001040)
#define HWIO_MMSS_VBIF_NRT_VBIF_STM_EN_RMSK                                                                            0x1
#define HWIO_MMSS_VBIF_NRT_VBIF_STM_EN_IN          \
        in_dword_masked(HWIO_MMSS_VBIF_NRT_VBIF_STM_EN_ADDR, HWIO_MMSS_VBIF_NRT_VBIF_STM_EN_RMSK)
#define HWIO_MMSS_VBIF_NRT_VBIF_STM_EN_INM(m)      \
        in_dword_masked(HWIO_MMSS_VBIF_NRT_VBIF_STM_EN_ADDR, m)
#define HWIO_MMSS_VBIF_NRT_VBIF_STM_EN_OUT(v)      \
        out_dword(HWIO_MMSS_VBIF_NRT_VBIF_STM_EN_ADDR,v)
#define HWIO_MMSS_VBIF_NRT_VBIF_STM_EN_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MMSS_VBIF_NRT_VBIF_STM_EN_ADDR,m,v,HWIO_MMSS_VBIF_NRT_VBIF_STM_EN_IN)
#define HWIO_MMSS_VBIF_NRT_VBIF_STM_EN_STM_OUT_EN_BMSK                                                                 0x1
#define HWIO_MMSS_VBIF_NRT_VBIF_STM_EN_STM_OUT_EN_SHFT                                                                 0x0



#endif /* __MDSSREG_H__ */
