# Hardware Design
## Prerequisite 
   1) _yosys_
   2) _iverilog_
   3) _gtkwave_

https://github.com/adhiiiii/Hardware-Design---VLSI/blob/main/Prerequisite/Readme.md
## Week-1 
  1) _iverilog_ and _gtkwave_ Execution
  2) _yosys_ using sky130 lib
  3) Hierarchical-Flat-Submodule Synthesis
  4) Flop - Synthesis - Optimisation 
     
https://github.com/adhiiiii/Hardware-Design---VLSI/blob/main/Week1/Readme.md
## Week-2 

1) Combinational Logic Optimizations
2) Sequential Logic Optimizations
3) Gate Level Simulation  

https://github.com/adhiiiii/Hardware-Design---VLSI/blob/main/Week2/Readme.md

## Week3

 
  #### UART -- In Progress 
  
  ![3 1](https://github.com/adhiiiii/Hardware-Design---VLSI/assets/47310995/e2b2e3ef-2ac3-450d-9576-9710ca58c39b)

https://github.com/adhiiiii/Hardware-Design---VLSI/blob/main/Requirements/Readme.md

_will revisit previous weeks and update with comments, uart -in progress_

## Week4
## Week5
## Week6 ..

