Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date         : Mon Aug 10 16:29:53 2020
| Host         : gorgonzola.cs.cornell.edu running 64-bit CentOS Linux release 7.6.1810 (Core)
| Command      : report_timing_summary -max_paths 10 -file main_timing_summary_routed.rpt -pb main_timing_summary_routed.pb -rpx main_timing_summary_routed.rpx -warn_on_violation
| Design       : main
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 38 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.336        0.000                      0                 6512        0.145        0.000                      0                 6512        2.250        0.000                       0                  2369  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clk    {0.000 3.500}        7.000           142.857         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 0.336        0.000                      0                 6512        0.145        0.000                      0                 6512        2.250        0.000                       0                  2369  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        0.336ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.145ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.250ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.336ns  (required time - arrival time)
  Source:                 fsm1/out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            pe_33/acc/out_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        6.689ns  (logic 2.646ns (39.556%)  route 4.043ns (60.444%))
  Logic Levels:           12  (CARRY4=8 LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2384, unset)         0.973     0.973    fsm1/clk
    SLICE_X40Y17         FDRE                                         r  fsm1/out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y17         FDRE (Prop_fdre_C_Q)         0.419     1.392 r  fsm1/out_reg[4]/Q
                         net (fo=40, routed)          1.629     3.021    fsm1/fsm1_out[4]
    SLICE_X28Y15         LUT6 (Prop_lut6_I3_O)        0.297     3.318 r  fsm1/ltmp_i_4/O
                         net (fo=10, routed)          0.852     4.171    fsm1/out_reg[2]_3
    SLICE_X23Y14         LUT6 (Prop_lut6_I0_O)        0.124     4.295 r  fsm1/out[31]_i_4__14/O
                         net (fo=1, routed)           0.872     5.166    pe_33/fsm0/out_reg[31]_0
    SLICE_X17Y14         LUT5 (Prop_lut5_I3_O)        0.124     5.290 r  pe_33/fsm0/out[31]_i_1/O
                         net (fo=96, routed)          0.690     5.980    pe_33/mul_reg/acc_write_en
    SLICE_X14Y12         LUT3 (Prop_lut3_I1_O)        0.124     6.104 r  pe_33/mul_reg/out[3]_i_8/O
                         net (fo=1, routed)           0.000     6.104    pe_33/mul_reg/out[3]_i_8_n_0
    SLICE_X14Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.637 r  pe_33/mul_reg/out_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.637    pe_33/mul_reg/out_reg[3]_i_1_n_0
    SLICE_X14Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.754 r  pe_33/mul_reg/out_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.754    pe_33/mul_reg/out_reg[7]_i_1_n_0
    SLICE_X14Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.871 r  pe_33/mul_reg/out_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.871    pe_33/mul_reg/out_reg[11]_i_1_n_0
    SLICE_X14Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.988 r  pe_33/mul_reg/out_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.988    pe_33/mul_reg/out_reg[15]_i_1_n_0
    SLICE_X14Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.105 r  pe_33/mul_reg/out_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.105    pe_33/mul_reg/out_reg[19]_i_1_n_0
    SLICE_X14Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.222 r  pe_33/mul_reg/out_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.222    pe_33/mul_reg/out_reg[23]_i_1_n_0
    SLICE_X14Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.339 r  pe_33/mul_reg/out_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.339    pe_33/mul_reg/out_reg[27]_i_1_n_0
    SLICE_X14Y19         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.662 r  pe_33/mul_reg/out_reg[31]_i_2/O[1]
                         net (fo=1, routed)           0.000     7.662    pe_33/acc/out[29]
    SLICE_X14Y19         FDRE                                         r  pe_33/acc/out_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=2384, unset)         0.924     7.924    pe_33/acc/clk
    SLICE_X14Y19         FDRE                                         r  pe_33/acc/out_reg[29]/C
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    SLICE_X14Y19         FDRE (Setup_fdre_C_D)        0.109     7.998    pe_33/acc/out_reg[29]
  -------------------------------------------------------------------
                         required time                          7.998    
                         arrival time                          -7.662    
  -------------------------------------------------------------------
                         slack                                  0.336    

Slack (MET) :             0.344ns  (required time - arrival time)
  Source:                 fsm1/out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            pe_33/acc/out_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        6.681ns  (logic 2.638ns (39.484%)  route 4.043ns (60.516%))
  Logic Levels:           12  (CARRY4=8 LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2384, unset)         0.973     0.973    fsm1/clk
    SLICE_X40Y17         FDRE                                         r  fsm1/out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y17         FDRE (Prop_fdre_C_Q)         0.419     1.392 r  fsm1/out_reg[4]/Q
                         net (fo=40, routed)          1.629     3.021    fsm1/fsm1_out[4]
    SLICE_X28Y15         LUT6 (Prop_lut6_I3_O)        0.297     3.318 r  fsm1/ltmp_i_4/O
                         net (fo=10, routed)          0.852     4.171    fsm1/out_reg[2]_3
    SLICE_X23Y14         LUT6 (Prop_lut6_I0_O)        0.124     4.295 r  fsm1/out[31]_i_4__14/O
                         net (fo=1, routed)           0.872     5.166    pe_33/fsm0/out_reg[31]_0
    SLICE_X17Y14         LUT5 (Prop_lut5_I3_O)        0.124     5.290 r  pe_33/fsm0/out[31]_i_1/O
                         net (fo=96, routed)          0.690     5.980    pe_33/mul_reg/acc_write_en
    SLICE_X14Y12         LUT3 (Prop_lut3_I1_O)        0.124     6.104 r  pe_33/mul_reg/out[3]_i_8/O
                         net (fo=1, routed)           0.000     6.104    pe_33/mul_reg/out[3]_i_8_n_0
    SLICE_X14Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.637 r  pe_33/mul_reg/out_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.637    pe_33/mul_reg/out_reg[3]_i_1_n_0
    SLICE_X14Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.754 r  pe_33/mul_reg/out_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.754    pe_33/mul_reg/out_reg[7]_i_1_n_0
    SLICE_X14Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.871 r  pe_33/mul_reg/out_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.871    pe_33/mul_reg/out_reg[11]_i_1_n_0
    SLICE_X14Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.988 r  pe_33/mul_reg/out_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.988    pe_33/mul_reg/out_reg[15]_i_1_n_0
    SLICE_X14Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.105 r  pe_33/mul_reg/out_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.105    pe_33/mul_reg/out_reg[19]_i_1_n_0
    SLICE_X14Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.222 r  pe_33/mul_reg/out_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.222    pe_33/mul_reg/out_reg[23]_i_1_n_0
    SLICE_X14Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.339 r  pe_33/mul_reg/out_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.339    pe_33/mul_reg/out_reg[27]_i_1_n_0
    SLICE_X14Y19         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.654 r  pe_33/mul_reg/out_reg[31]_i_2/O[3]
                         net (fo=1, routed)           0.000     7.654    pe_33/acc/out[31]
    SLICE_X14Y19         FDRE                                         r  pe_33/acc/out_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=2384, unset)         0.924     7.924    pe_33/acc/clk
    SLICE_X14Y19         FDRE                                         r  pe_33/acc/out_reg[31]/C
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    SLICE_X14Y19         FDRE (Setup_fdre_C_D)        0.109     7.998    pe_33/acc/out_reg[31]
  -------------------------------------------------------------------
                         required time                          7.998    
                         arrival time                          -7.654    
  -------------------------------------------------------------------
                         slack                                  0.344    

Slack (MET) :             0.346ns  (required time - arrival time)
  Source:                 pe_01/mul/rtmp__13_psdsp/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            pe_01/mul/out_tmp_reg__0/PCIN[0]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        5.170ns  (logic 4.492ns (86.894%)  route 0.678ns (13.106%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2384, unset)         0.973     0.973    pe_01/mul/clk
    SLICE_X93Y16         FDRE                                         r  pe_01/mul/rtmp__13_psdsp/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y16         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  pe_01/mul/rtmp__13_psdsp/Q
                         net (fo=17, routed)          0.676     2.105    pe_01/mul/rtmp__13_psdsp_n
    DSP48_X3Y7           DSP48E1 (Prop_dsp48e1_A[1]_PCOUT[0])
                                                      4.036     6.141 r  pe_01/mul/out_tmp0/PCOUT[0]
                         net (fo=1, routed)           0.002     6.143    pe_01/mul/out_tmp0_n_153
    DSP48_X3Y8           DSP48E1                                      r  pe_01/mul/out_tmp_reg__0/PCIN[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=2384, unset)         0.924     7.924    pe_01/mul/clk
    DSP48_X3Y8           DSP48E1                                      r  pe_01/mul/out_tmp_reg__0/CLK
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    DSP48_X3Y8           DSP48E1 (Setup_dsp48e1_CLK_PCIN[0])
                                                     -1.400     6.489    pe_01/mul/out_tmp_reg__0
  -------------------------------------------------------------------
                         required time                          6.489    
                         arrival time                          -6.143    
  -------------------------------------------------------------------
                         slack                                  0.346    

Slack (MET) :             0.346ns  (required time - arrival time)
  Source:                 pe_01/mul/rtmp__13_psdsp/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            pe_01/mul/out_tmp_reg__0/PCIN[10]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        5.170ns  (logic 4.492ns (86.894%)  route 0.678ns (13.106%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2384, unset)         0.973     0.973    pe_01/mul/clk
    SLICE_X93Y16         FDRE                                         r  pe_01/mul/rtmp__13_psdsp/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y16         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  pe_01/mul/rtmp__13_psdsp/Q
                         net (fo=17, routed)          0.676     2.105    pe_01/mul/rtmp__13_psdsp_n
    DSP48_X3Y7           DSP48E1 (Prop_dsp48e1_A[1]_PCOUT[10])
                                                      4.036     6.141 r  pe_01/mul/out_tmp0/PCOUT[10]
                         net (fo=1, routed)           0.002     6.143    pe_01/mul/out_tmp0_n_143
    DSP48_X3Y8           DSP48E1                                      r  pe_01/mul/out_tmp_reg__0/PCIN[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=2384, unset)         0.924     7.924    pe_01/mul/clk
    DSP48_X3Y8           DSP48E1                                      r  pe_01/mul/out_tmp_reg__0/CLK
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    DSP48_X3Y8           DSP48E1 (Setup_dsp48e1_CLK_PCIN[10])
                                                     -1.400     6.489    pe_01/mul/out_tmp_reg__0
  -------------------------------------------------------------------
                         required time                          6.489    
                         arrival time                          -6.143    
  -------------------------------------------------------------------
                         slack                                  0.346    

Slack (MET) :             0.346ns  (required time - arrival time)
  Source:                 pe_01/mul/rtmp__13_psdsp/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            pe_01/mul/out_tmp_reg__0/PCIN[11]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        5.170ns  (logic 4.492ns (86.894%)  route 0.678ns (13.106%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2384, unset)         0.973     0.973    pe_01/mul/clk
    SLICE_X93Y16         FDRE                                         r  pe_01/mul/rtmp__13_psdsp/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y16         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  pe_01/mul/rtmp__13_psdsp/Q
                         net (fo=17, routed)          0.676     2.105    pe_01/mul/rtmp__13_psdsp_n
    DSP48_X3Y7           DSP48E1 (Prop_dsp48e1_A[1]_PCOUT[11])
                                                      4.036     6.141 r  pe_01/mul/out_tmp0/PCOUT[11]
                         net (fo=1, routed)           0.002     6.143    pe_01/mul/out_tmp0_n_142
    DSP48_X3Y8           DSP48E1                                      r  pe_01/mul/out_tmp_reg__0/PCIN[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=2384, unset)         0.924     7.924    pe_01/mul/clk
    DSP48_X3Y8           DSP48E1                                      r  pe_01/mul/out_tmp_reg__0/CLK
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    DSP48_X3Y8           DSP48E1 (Setup_dsp48e1_CLK_PCIN[11])
                                                     -1.400     6.489    pe_01/mul/out_tmp_reg__0
  -------------------------------------------------------------------
                         required time                          6.489    
                         arrival time                          -6.143    
  -------------------------------------------------------------------
                         slack                                  0.346    

Slack (MET) :             0.346ns  (required time - arrival time)
  Source:                 pe_01/mul/rtmp__13_psdsp/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            pe_01/mul/out_tmp_reg__0/PCIN[12]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        5.170ns  (logic 4.492ns (86.894%)  route 0.678ns (13.106%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2384, unset)         0.973     0.973    pe_01/mul/clk
    SLICE_X93Y16         FDRE                                         r  pe_01/mul/rtmp__13_psdsp/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y16         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  pe_01/mul/rtmp__13_psdsp/Q
                         net (fo=17, routed)          0.676     2.105    pe_01/mul/rtmp__13_psdsp_n
    DSP48_X3Y7           DSP48E1 (Prop_dsp48e1_A[1]_PCOUT[12])
                                                      4.036     6.141 r  pe_01/mul/out_tmp0/PCOUT[12]
                         net (fo=1, routed)           0.002     6.143    pe_01/mul/out_tmp0_n_141
    DSP48_X3Y8           DSP48E1                                      r  pe_01/mul/out_tmp_reg__0/PCIN[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=2384, unset)         0.924     7.924    pe_01/mul/clk
    DSP48_X3Y8           DSP48E1                                      r  pe_01/mul/out_tmp_reg__0/CLK
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    DSP48_X3Y8           DSP48E1 (Setup_dsp48e1_CLK_PCIN[12])
                                                     -1.400     6.489    pe_01/mul/out_tmp_reg__0
  -------------------------------------------------------------------
                         required time                          6.489    
                         arrival time                          -6.143    
  -------------------------------------------------------------------
                         slack                                  0.346    

Slack (MET) :             0.346ns  (required time - arrival time)
  Source:                 pe_01/mul/rtmp__13_psdsp/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            pe_01/mul/out_tmp_reg__0/PCIN[13]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        5.170ns  (logic 4.492ns (86.894%)  route 0.678ns (13.106%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2384, unset)         0.973     0.973    pe_01/mul/clk
    SLICE_X93Y16         FDRE                                         r  pe_01/mul/rtmp__13_psdsp/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y16         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  pe_01/mul/rtmp__13_psdsp/Q
                         net (fo=17, routed)          0.676     2.105    pe_01/mul/rtmp__13_psdsp_n
    DSP48_X3Y7           DSP48E1 (Prop_dsp48e1_A[1]_PCOUT[13])
                                                      4.036     6.141 r  pe_01/mul/out_tmp0/PCOUT[13]
                         net (fo=1, routed)           0.002     6.143    pe_01/mul/out_tmp0_n_140
    DSP48_X3Y8           DSP48E1                                      r  pe_01/mul/out_tmp_reg__0/PCIN[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=2384, unset)         0.924     7.924    pe_01/mul/clk
    DSP48_X3Y8           DSP48E1                                      r  pe_01/mul/out_tmp_reg__0/CLK
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    DSP48_X3Y8           DSP48E1 (Setup_dsp48e1_CLK_PCIN[13])
                                                     -1.400     6.489    pe_01/mul/out_tmp_reg__0
  -------------------------------------------------------------------
                         required time                          6.489    
                         arrival time                          -6.143    
  -------------------------------------------------------------------
                         slack                                  0.346    

Slack (MET) :             0.346ns  (required time - arrival time)
  Source:                 pe_01/mul/rtmp__13_psdsp/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            pe_01/mul/out_tmp_reg__0/PCIN[14]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        5.170ns  (logic 4.492ns (86.894%)  route 0.678ns (13.106%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2384, unset)         0.973     0.973    pe_01/mul/clk
    SLICE_X93Y16         FDRE                                         r  pe_01/mul/rtmp__13_psdsp/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y16         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  pe_01/mul/rtmp__13_psdsp/Q
                         net (fo=17, routed)          0.676     2.105    pe_01/mul/rtmp__13_psdsp_n
    DSP48_X3Y7           DSP48E1 (Prop_dsp48e1_A[1]_PCOUT[14])
                                                      4.036     6.141 r  pe_01/mul/out_tmp0/PCOUT[14]
                         net (fo=1, routed)           0.002     6.143    pe_01/mul/out_tmp0_n_139
    DSP48_X3Y8           DSP48E1                                      r  pe_01/mul/out_tmp_reg__0/PCIN[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=2384, unset)         0.924     7.924    pe_01/mul/clk
    DSP48_X3Y8           DSP48E1                                      r  pe_01/mul/out_tmp_reg__0/CLK
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    DSP48_X3Y8           DSP48E1 (Setup_dsp48e1_CLK_PCIN[14])
                                                     -1.400     6.489    pe_01/mul/out_tmp_reg__0
  -------------------------------------------------------------------
                         required time                          6.489    
                         arrival time                          -6.143    
  -------------------------------------------------------------------
                         slack                                  0.346    

Slack (MET) :             0.346ns  (required time - arrival time)
  Source:                 pe_01/mul/rtmp__13_psdsp/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            pe_01/mul/out_tmp_reg__0/PCIN[15]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        5.170ns  (logic 4.492ns (86.894%)  route 0.678ns (13.106%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2384, unset)         0.973     0.973    pe_01/mul/clk
    SLICE_X93Y16         FDRE                                         r  pe_01/mul/rtmp__13_psdsp/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y16         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  pe_01/mul/rtmp__13_psdsp/Q
                         net (fo=17, routed)          0.676     2.105    pe_01/mul/rtmp__13_psdsp_n
    DSP48_X3Y7           DSP48E1 (Prop_dsp48e1_A[1]_PCOUT[15])
                                                      4.036     6.141 r  pe_01/mul/out_tmp0/PCOUT[15]
                         net (fo=1, routed)           0.002     6.143    pe_01/mul/out_tmp0_n_138
    DSP48_X3Y8           DSP48E1                                      r  pe_01/mul/out_tmp_reg__0/PCIN[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=2384, unset)         0.924     7.924    pe_01/mul/clk
    DSP48_X3Y8           DSP48E1                                      r  pe_01/mul/out_tmp_reg__0/CLK
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    DSP48_X3Y8           DSP48E1 (Setup_dsp48e1_CLK_PCIN[15])
                                                     -1.400     6.489    pe_01/mul/out_tmp_reg__0
  -------------------------------------------------------------------
                         required time                          6.489    
                         arrival time                          -6.143    
  -------------------------------------------------------------------
                         slack                                  0.346    

Slack (MET) :             0.346ns  (required time - arrival time)
  Source:                 pe_01/mul/rtmp__13_psdsp/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            pe_01/mul/out_tmp_reg__0/PCIN[16]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        5.170ns  (logic 4.492ns (86.894%)  route 0.678ns (13.106%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2384, unset)         0.973     0.973    pe_01/mul/clk
    SLICE_X93Y16         FDRE                                         r  pe_01/mul/rtmp__13_psdsp/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y16         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  pe_01/mul/rtmp__13_psdsp/Q
                         net (fo=17, routed)          0.676     2.105    pe_01/mul/rtmp__13_psdsp_n
    DSP48_X3Y7           DSP48E1 (Prop_dsp48e1_A[1]_PCOUT[16])
                                                      4.036     6.141 r  pe_01/mul/out_tmp0/PCOUT[16]
                         net (fo=1, routed)           0.002     6.143    pe_01/mul/out_tmp0_n_137
    DSP48_X3Y8           DSP48E1                                      r  pe_01/mul/out_tmp_reg__0/PCIN[16]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=2384, unset)         0.924     7.924    pe_01/mul/clk
    DSP48_X3Y8           DSP48E1                                      r  pe_01/mul/out_tmp_reg__0/CLK
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    DSP48_X3Y8           DSP48E1 (Setup_dsp48e1_CLK_PCIN[16])
                                                     -1.400     6.489    pe_01/mul/out_tmp_reg__0
  -------------------------------------------------------------------
                         required time                          6.489    
                         arrival time                          -6.143    
  -------------------------------------------------------------------
                         slack                                  0.346    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 pe_22/mul/out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            pe_22/mul_reg/out_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.213ns  (logic 0.164ns (76.958%)  route 0.049ns (23.042%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2384, unset)         0.410     0.410    pe_22/mul/clk
    SLICE_X12Y13         FDRE                                         r  pe_22/mul/out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y13         FDRE (Prop_fdre_C_Q)         0.164     0.574 r  pe_22/mul/out_reg[1]/Q
                         net (fo=1, routed)           0.049     0.623    pe_22/mul_reg/Q[1]
    SLICE_X13Y13         FDRE                                         r  pe_22/mul_reg/out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2384, unset)         0.432     0.432    pe_22/mul_reg/clk
    SLICE_X13Y13         FDRE                                         r  pe_22/mul_reg/out_reg[1]/C
                         clock pessimism              0.000     0.432    
    SLICE_X13Y13         FDRE (Hold_fdre_C_D)         0.047     0.479    pe_22/mul_reg/out_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.479    
                         arrival time                           0.623    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 pe_30/mul/out_tmp_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            pe_30/mul/out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.243ns  (logic 0.141ns (57.984%)  route 0.102ns (42.016%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2384, unset)         0.410     0.410    pe_30/mul/clk
    SLICE_X25Y24         FDRE                                         r  pe_30/mul/out_tmp_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y24         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  pe_30/mul/out_tmp_reg[0]/Q
                         net (fo=1, routed)           0.102     0.653    pe_30/mul/p_1_in[0]
    SLICE_X26Y24         FDRE                                         r  pe_30/mul/out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2384, unset)         0.432     0.432    pe_30/mul/clk
    SLICE_X26Y24         FDRE                                         r  pe_30/mul/out_reg[0]/C
                         clock pessimism              0.000     0.432    
    SLICE_X26Y24         FDRE (Hold_fdre_C_D)         0.075     0.507    pe_30/mul/out_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.507    
                         arrival time                           0.653    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 pe_13/mul/out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            pe_13/mul_reg/out_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.141ns (57.830%)  route 0.103ns (42.170%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2384, unset)         0.410     0.410    pe_13/mul/clk
    SLICE_X24Y6          FDRE                                         r  pe_13/mul/out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y6          FDRE (Prop_fdre_C_Q)         0.141     0.551 r  pe_13/mul/out_reg[1]/Q
                         net (fo=1, routed)           0.103     0.654    pe_13/mul_reg/Q[1]
    SLICE_X27Y5          FDRE                                         r  pe_13/mul_reg/out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2384, unset)         0.432     0.432    pe_13/mul_reg/clk
    SLICE_X27Y5          FDRE                                         r  pe_13/mul_reg/out_reg[1]/C
                         clock pessimism              0.000     0.432    
    SLICE_X27Y5          FDRE (Hold_fdre_C_D)         0.075     0.507    pe_13/mul_reg/out_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.507    
                         arrival time                           0.654    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 pe_10/mul/out_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            pe_10/mul_reg/out_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.141ns (58.263%)  route 0.101ns (41.737%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2384, unset)         0.410     0.410    pe_10/mul/clk
    SLICE_X37Y21         FDRE                                         r  pe_10/mul/out_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y21         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  pe_10/mul/out_reg[13]/Q
                         net (fo=1, routed)           0.101     0.652    pe_10/mul_reg/Q[13]
    SLICE_X39Y20         FDRE                                         r  pe_10/mul_reg/out_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2384, unset)         0.432     0.432    pe_10/mul_reg/clk
    SLICE_X39Y20         FDRE                                         r  pe_10/mul_reg/out_reg[13]/C
                         clock pessimism              0.000     0.432    
    SLICE_X39Y20         FDRE (Hold_fdre_C_D)         0.072     0.504    pe_10/mul_reg/out_reg[13]
  -------------------------------------------------------------------
                         required time                         -0.504    
                         arrival time                           0.652    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 pe_02/mul/out_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            pe_02/mul_reg/out_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.141ns (57.830%)  route 0.103ns (42.170%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2384, unset)         0.410     0.410    pe_02/mul/clk
    SLICE_X40Y22         FDRE                                         r  pe_02/mul/out_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y22         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  pe_02/mul/out_reg[11]/Q
                         net (fo=1, routed)           0.103     0.654    pe_02/mul_reg/Q[11]
    SLICE_X43Y21         FDRE                                         r  pe_02/mul_reg/out_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2384, unset)         0.432     0.432    pe_02/mul_reg/clk
    SLICE_X43Y21         FDRE                                         r  pe_02/mul_reg/out_reg[11]/C
                         clock pessimism              0.000     0.432    
    SLICE_X43Y21         FDRE (Hold_fdre_C_D)         0.070     0.502    pe_02/mul_reg/out_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.502    
                         arrival time                           0.654    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 pe_11/mul/out_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            pe_11/mul_reg/out_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.141ns (55.358%)  route 0.114ns (44.642%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2384, unset)         0.410     0.410    pe_11/mul/clk
    SLICE_X35Y12         FDRE                                         r  pe_11/mul/out_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y12         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  pe_11/mul/out_reg[14]/Q
                         net (fo=1, routed)           0.114     0.665    pe_11/mul_reg/Q[14]
    SLICE_X32Y12         FDRE                                         r  pe_11/mul_reg/out_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2384, unset)         0.432     0.432    pe_11/mul_reg/clk
    SLICE_X32Y12         FDRE                                         r  pe_11/mul_reg/out_reg[14]/C
                         clock pessimism              0.000     0.432    
    SLICE_X32Y12         FDRE (Hold_fdre_C_D)         0.076     0.508    pe_11/mul_reg/out_reg[14]
  -------------------------------------------------------------------
                         required time                         -0.508    
                         arrival time                           0.665    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 pe_03/mul/out_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            pe_03/mul_reg/out_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (55.026%)  route 0.115ns (44.974%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2384, unset)         0.410     0.410    pe_03/mul/clk
    SLICE_X35Y16         FDRE                                         r  pe_03/mul/out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y16         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  pe_03/mul/out_reg[5]/Q
                         net (fo=1, routed)           0.115     0.666    pe_03/mul_reg/Q[5]
    SLICE_X35Y14         FDRE                                         r  pe_03/mul_reg/out_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2384, unset)         0.432     0.432    pe_03/mul_reg/clk
    SLICE_X35Y14         FDRE                                         r  pe_03/mul_reg/out_reg[5]/C
                         clock pessimism              0.000     0.432    
    SLICE_X35Y14         FDRE (Hold_fdre_C_D)         0.076     0.508    pe_03/mul_reg/out_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.508    
                         arrival time                           0.666    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 pe_20/mul/out_tmp_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            pe_20/mul/out_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.203ns  (logic 0.148ns (72.742%)  route 0.055ns (27.258%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2384, unset)         0.410     0.410    pe_20/mul/clk
    SLICE_X36Y4          FDRE                                         r  pe_20/mul/out_tmp_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y4          FDRE (Prop_fdre_C_Q)         0.148     0.558 r  pe_20/mul/out_tmp_reg[6]/Q
                         net (fo=1, routed)           0.055     0.614    pe_20/mul/p_1_in[6]
    SLICE_X36Y4          FDRE                                         r  pe_20/mul/out_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2384, unset)         0.432     0.432    pe_20/mul/clk
    SLICE_X36Y4          FDRE                                         r  pe_20/mul/out_reg[6]/C
                         clock pessimism              0.000     0.432    
    SLICE_X36Y4          FDRE (Hold_fdre_C_D)         0.023     0.455    pe_20/mul/out_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.455    
                         arrival time                           0.614    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 pe_30/mul/out_tmp_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            pe_30/mul/out_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.203ns  (logic 0.148ns (72.742%)  route 0.055ns (27.258%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2384, unset)         0.410     0.410    pe_30/mul/clk
    SLICE_X26Y24         FDRE                                         r  pe_30/mul/out_tmp_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y24         FDRE (Prop_fdre_C_Q)         0.148     0.558 r  pe_30/mul/out_tmp_reg[1]/Q
                         net (fo=1, routed)           0.055     0.614    pe_30/mul/p_1_in[1]
    SLICE_X26Y24         FDRE                                         r  pe_30/mul/out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2384, unset)         0.432     0.432    pe_30/mul/clk
    SLICE_X26Y24         FDRE                                         r  pe_30/mul/out_reg[1]/C
                         clock pessimism              0.000     0.432    
    SLICE_X26Y24         FDRE (Hold_fdre_C_D)         0.023     0.455    pe_30/mul/out_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.455    
                         arrival time                           0.614    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 pe_30/mul/out_tmp_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            pe_30/mul/out_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.203ns  (logic 0.148ns (72.742%)  route 0.055ns (27.258%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2384, unset)         0.410     0.410    pe_30/mul/clk
    SLICE_X22Y23         FDRE                                         r  pe_30/mul/out_tmp_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y23         FDRE (Prop_fdre_C_Q)         0.148     0.558 r  pe_30/mul/out_tmp_reg[9]/Q
                         net (fo=1, routed)           0.055     0.614    pe_30/mul/p_1_in[9]
    SLICE_X22Y23         FDRE                                         r  pe_30/mul/out_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2384, unset)         0.432     0.432    pe_30/mul/clk
    SLICE_X22Y23         FDRE                                         r  pe_30/mul/out_reg[9]/C
                         clock pessimism              0.000     0.432    
    SLICE_X22Y23         FDRE (Hold_fdre_C_D)         0.023     0.455    pe_30/mul/out_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.455    
                         arrival time                           0.614    
  -------------------------------------------------------------------
                         slack                                  0.159    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 3.500 }
Period(ns):         7.000
Sources:            { clk }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     DSP48E1/CLK  n/a            3.884         7.000       3.116      DSP48_X1Y5    pe_11/mul/out_tmp_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         7.000       3.116      DSP48_X1Y1    pe_12/mul/out_tmp_reg__0/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         7.000       3.116      DSP48_X1Y9    pe_31/mul/out_tmp_reg__0/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         7.000       3.116      DSP48_X2Y6    pe_10/mul/out_tmp_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         7.000       3.116      DSP48_X2Y5    pe_11/mul/out_tmp_reg__0/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         7.000       3.116      DSP48_X1Y6    pe_23/mul/out_tmp_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         7.000       3.116      DSP48_X1Y11   pe_30/mul/out_tmp_reg__0/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         7.000       3.116      DSP48_X2Y9    pe_03/mul/out_tmp_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         7.000       3.116      DSP48_X0Y9    pe_23/mul/out_tmp_reg__0/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         7.000       3.116      DSP48_X2Y10   pe_02/mul/out_tmp_reg/CLK
Low Pulse Width   Slow    RAMS32/CLK   n/a            1.250         3.500       2.250      SLICE_X46Y14  t0/mem_reg_0_3_31_31/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK   n/a            1.250         3.500       2.250      SLICE_X46Y12  t1/mem_reg_0_3_31_31/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK   n/a            1.250         3.500       2.250      SLICE_X46Y11  t2/mem_reg_0_3_31_31/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK   n/a            1.250         3.500       2.250      SLICE_X42Y12  t3/mem_reg_0_3_31_31/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK   n/a            1.250         3.500       2.250      SLICE_X46Y10  l0/mem_reg_0_3_31_31/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK   n/a            1.250         3.500       2.250      SLICE_X42Y13  l1/mem_reg_0_3_31_31/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK   n/a            1.250         3.500       2.250      SLICE_X42Y11  l2/mem_reg_0_3_31_31/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK   n/a            1.250         3.500       2.250      SLICE_X42Y15  l3/mem_reg_0_3_31_31/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK   n/a            1.250         3.500       2.250      SLICE_X46Y14  t0/mem_reg_0_3_31_31/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK   n/a            1.250         3.500       2.250      SLICE_X46Y12  t1/mem_reg_0_3_31_31/SP/CLK
High Pulse Width  Fast    RAMS32/CLK   n/a            1.250         3.500       2.250      SLICE_X46Y14  t0/mem_reg_0_3_31_31/SP/CLK
High Pulse Width  Fast    RAMS32/CLK   n/a            1.250         3.500       2.250      SLICE_X46Y12  t1/mem_reg_0_3_31_31/SP/CLK
High Pulse Width  Fast    RAMS32/CLK   n/a            1.250         3.500       2.250      SLICE_X46Y11  t2/mem_reg_0_3_31_31/SP/CLK
High Pulse Width  Fast    RAMS32/CLK   n/a            1.250         3.500       2.250      SLICE_X42Y12  t3/mem_reg_0_3_31_31/SP/CLK
High Pulse Width  Fast    RAMS32/CLK   n/a            1.250         3.500       2.250      SLICE_X46Y10  l0/mem_reg_0_3_31_31/SP/CLK
High Pulse Width  Fast    RAMS32/CLK   n/a            1.250         3.500       2.250      SLICE_X42Y13  l1/mem_reg_0_3_31_31/SP/CLK
High Pulse Width  Fast    RAMS32/CLK   n/a            1.250         3.500       2.250      SLICE_X42Y11  l2/mem_reg_0_3_31_31/SP/CLK
High Pulse Width  Fast    RAMS32/CLK   n/a            1.250         3.500       2.250      SLICE_X42Y15  l3/mem_reg_0_3_31_31/SP/CLK
High Pulse Width  Slow    RAMS32/CLK   n/a            1.250         3.500       2.250      SLICE_X46Y14  t0/mem_reg_0_3_31_31/SP/CLK
High Pulse Width  Slow    RAMS32/CLK   n/a            1.250         3.500       2.250      SLICE_X46Y12  t1/mem_reg_0_3_31_31/SP/CLK



