// table_35_21.h
#ifndef __TABLE_35_21_H
#define __TABLE_35_21_H
/* Table 35-21 : 4th Generation Intel Core Processors
 * (Based on Haswell Microarchitecture)
 *
 * CPUID signatures 06_3CH/06_45H/06_46H
 *
 */
#define WL_TABLE_35_21 \
SMSR_ENTRY( SMSR_PERFEVTSEL0,           0x186,  0xFFFFFFFF, 0x0       ),\
SMSR_ENTRY( SMSR_PERFEVTSEL1,           0x187,  0xFFFFFFFF, 0x0       ),\
SMSR_ENTRY( SMSR_PERFEVTSEL2,           0x188,  0xFFFFFFFF, 0x0       ),\
SMSR_ENTRY( SMSR_PERFEVTSEL3,           0x189,  0xFFFFFFFF, 0x0       ),

#endif //__TABLE_35_21_H
