{"design__lint_error__count": 0, "design__lint_timing_construct__count": 0, "design__lint_warning__count": 454, "design__inferred_latch__count": 0, "design__instance__count": 758, "design__instance__area": 5641.66, "design__instance_unmapped__count": 0, "synthesis__check_error__count": 0, "design__max_slew_violation__count__corner:nom_tt_025C_1v80": 0, "design__max_fanout_violation__count__corner:nom_tt_025C_1v80": 3, "design__max_cap_violation__count__corner:nom_tt_025C_1v80": 0, "power__internal__total": 0.0010312640806660056, "power__switching__total": 0.0011440503876656294, "power__leakage__total": 5.078588660722971e-09, "power__total": 0.0021753194741904736, "clock__skew__worst_hold__corner:nom_tt_025C_1v80": -0.009929, "clock__skew__worst_setup__corner:nom_tt_025C_1v80": -0.009929, "timing__hold__ws__corner:nom_tt_025C_1v80": 0.335232, "timing__setup__ws__corner:nom_tt_025C_1v80": 2.550308, "timing__hold__tns__corner:nom_tt_025C_1v80": 0.0, "timing__setup__tns__corner:nom_tt_025C_1v80": 0.0, "timing__hold__wns__corner:nom_tt_025C_1v80": 0.0, "timing__setup__wns__corner:nom_tt_025C_1v80": 0.0, "timing__hold_vio__count__corner:nom_tt_025C_1v80": 0, "timing__hold_r2r__ws__corner:nom_tt_025C_1v80": 0.335232, "timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80": 0, "timing__setup_vio__count__corner:nom_tt_025C_1v80": 0, "timing__setup_r2r__ws__corner:nom_tt_025C_1v80": Infinity, "timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80": 0, "design__max_slew_violation__count": 0, "design__max_fanout_violation__count": 3, "design__max_cap_violation__count": 0, "clock__skew__worst_hold": -0.007547, "clock__skew__worst_setup": -0.017228, "timing__hold__ws": 0.11627, "timing__setup__ws": -0.628512, "timing__hold__tns": 0.0, "timing__setup__tns": -15.186502, "timing__hold__wns": 0.0, "timing__setup__wns": -0.628512, "timing__hold_vio__count": 0, "timing__hold_r2r__ws": 0.11627, "timing__hold_r2r_vio__count": 0, "timing__setup_vio__count": 108, "timing__setup_r2r__ws": Infinity, "timing__setup_r2r_vio__count": 0, "design__die__bbox": "0.0 0.0 96.05 106.77", "design__core__bbox": "5.52 10.88 90.16 95.2", "design__io": 127, "design__die__area": 10255.3, "design__core__area": 7136.84, "design__instance__count__stdcell": 758, "design__instance__area__stdcell": 5641.66, "design__instance__count__macros": 0, "design__instance__area__macros": 0, "design__instance__utilization": 0.790498, "design__instance__utilization__stdcell": 0.790498, "floorplan__design__io": 125, "design__io__hpwl": 3964628, "design__power_grid_violation__count__net:VGND": 0, "design__power_grid_violation__count__net:VPWR": 0, "design__power_grid_violation__count": 0, "timing__drv__floating__nets": 0, "timing__drv__floating__pins": 0, "design__instance__displacement__total": 0, "design__instance__displacement__mean": 0, "design__instance__displacement__max": 0, "route__wirelength__estimated": 14213.3, "design__violations": 0, "design__instance__count__setup_buffer": 3, "design__instance__count__hold_buffer": 9, "antenna__violating__nets": 0, "antenna__violating__pins": 0, "route__antenna_violation__count": 0, "route__net": 741, "route__net__special": 2, "route__drc_errors__iter:1": 527, "route__wirelength__iter:1": 15988, "route__drc_errors__iter:2": 365, "route__wirelength__iter:2": 15885, "route__drc_errors__iter:3": 453, "route__wirelength__iter:3": 15963, "route__drc_errors__iter:4": 80, "route__wirelength__iter:4": 15824, "route__drc_errors__iter:5": 20, "route__wirelength__iter:5": 15793, "route__drc_errors__iter:6": 20, "route__wirelength__iter:6": 15793, "route__drc_errors__iter:7": 9, "route__wirelength__iter:7": 15786, "route__drc_errors__iter:8": 2, "route__wirelength__iter:8": 15787, "route__drc_errors__iter:9": 2, "route__wirelength__iter:9": 15787, "route__drc_errors__iter:10": 2, "route__wirelength__iter:10": 15787, "route__drc_errors__iter:11": 2, "route__wirelength__iter:11": 15787, "route__drc_errors__iter:12": 2, "route__wirelength__iter:12": 15787, "route__drc_errors__iter:13": 1, "route__wirelength__iter:13": 15791, "route__drc_errors__iter:14": 1, "route__wirelength__iter:14": 15791, "route__drc_errors__iter:15": 1, "route__wirelength__iter:15": 15791, "route__drc_errors__iter:16": 0, "route__wirelength__iter:16": 15793, "route__drc_errors": 0, "route__wirelength": 15793, "route__vias": 5144, "route__vias__singlecut": 5144, "route__vias__multicut": 0, "design__disconnected_pin__count": 0, "route__wirelength__max": 141.31, "timing__unannotated_net__count__corner:nom_tt_025C_1v80": 0, "timing__unannotated_net_filtered__count__corner:nom_tt_025C_1v80": 0, "design__max_slew_violation__count__corner:nom_ss_100C_1v60": 0, "design__max_fanout_violation__count__corner:nom_ss_100C_1v60": 3, "design__max_cap_violation__count__corner:nom_ss_100C_1v60": 0, "clock__skew__worst_hold__corner:nom_ss_100C_1v60": -0.015515, "clock__skew__worst_setup__corner:nom_ss_100C_1v60": -0.015515, "timing__hold__ws__corner:nom_ss_100C_1v60": 0.682812, "timing__setup__ws__corner:nom_ss_100C_1v60": -0.524815, "timing__hold__tns__corner:nom_ss_100C_1v60": 0.0, "timing__setup__tns__corner:nom_ss_100C_1v60": -11.698261, "timing__hold__wns__corner:nom_ss_100C_1v60": 0.0, "timing__setup__wns__corner:nom_ss_100C_1v60": -0.524815, "timing__hold_vio__count__corner:nom_ss_100C_1v60": 0, "timing__hold_r2r__ws__corner:nom_ss_100C_1v60": 0.924439, "timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60": 0, "timing__setup_vio__count__corner:nom_ss_100C_1v60": 36, "timing__setup_r2r__ws__corner:nom_ss_100C_1v60": Infinity, "timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60": 0, "timing__unannotated_net__count__corner:nom_ss_100C_1v60": 0, "timing__unannotated_net_filtered__count__corner:nom_ss_100C_1v60": 0, "design__max_slew_violation__count__corner:nom_ff_n40C_1v95": 0, "design__max_fanout_violation__count__corner:nom_ff_n40C_1v95": 3, "design__max_cap_violation__count__corner:nom_ff_n40C_1v95": 0, "clock__skew__worst_hold__corner:nom_ff_n40C_1v95": -0.008159, "clock__skew__worst_setup__corner:nom_ff_n40C_1v95": -0.008159, "timing__hold__ws__corner:nom_ff_n40C_1v95": 0.119667, "timing__setup__ws__corner:nom_ff_n40C_1v95": 3.743743, "timing__hold__tns__corner:nom_ff_n40C_1v95": 0.0, "timing__setup__tns__corner:nom_ff_n40C_1v95": 0.0, "timing__hold__wns__corner:nom_ff_n40C_1v95": 0.0, "timing__setup__wns__corner:nom_ff_n40C_1v95": 0.0, "timing__hold_vio__count__corner:nom_ff_n40C_1v95": 0, "timing__hold_r2r__ws__corner:nom_ff_n40C_1v95": 0.119667, "timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95": 0, "timing__setup_vio__count__corner:nom_ff_n40C_1v95": 0, "timing__setup_r2r__ws__corner:nom_ff_n40C_1v95": Infinity, "timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95": 0, "timing__unannotated_net__count__corner:nom_ff_n40C_1v95": 0, "timing__unannotated_net_filtered__count__corner:nom_ff_n40C_1v95": 0, "design__max_slew_violation__count__corner:min_tt_025C_1v80": 0, "design__max_fanout_violation__count__corner:min_tt_025C_1v80": 3, "design__max_cap_violation__count__corner:min_tt_025C_1v80": 0, "clock__skew__worst_hold__corner:min_tt_025C_1v80": -0.00932, "clock__skew__worst_setup__corner:min_tt_025C_1v80": -0.00932, "timing__hold__ws__corner:min_tt_025C_1v80": 0.330412, "timing__setup__ws__corner:min_tt_025C_1v80": 2.591045, "timing__hold__tns__corner:min_tt_025C_1v80": 0.0, "timing__setup__tns__corner:min_tt_025C_1v80": 0.0, "timing__hold__wns__corner:min_tt_025C_1v80": 0.0, "timing__setup__wns__corner:min_tt_025C_1v80": 0.0, "timing__hold_vio__count__corner:min_tt_025C_1v80": 0, "timing__hold_r2r__ws__corner:min_tt_025C_1v80": 0.330412, "timing__hold_r2r_vio__count__corner:min_tt_025C_1v80": 0, "timing__setup_vio__count__corner:min_tt_025C_1v80": 0, "timing__setup_r2r__ws__corner:min_tt_025C_1v80": Infinity, "timing__setup_r2r_vio__count__corner:min_tt_025C_1v80": 0, "timing__unannotated_net__count__corner:min_tt_025C_1v80": 0, "timing__unannotated_net_filtered__count__corner:min_tt_025C_1v80": 0, "design__max_slew_violation__count__corner:min_ss_100C_1v60": 0, "design__max_fanout_violation__count__corner:min_ss_100C_1v60": 3, "design__max_cap_violation__count__corner:min_ss_100C_1v60": 0, "clock__skew__worst_hold__corner:min_ss_100C_1v60": -0.014441, "clock__skew__worst_setup__corner:min_ss_100C_1v60": -0.014441, "timing__hold__ws__corner:min_ss_100C_1v60": 0.688881, "timing__setup__ws__corner:min_ss_100C_1v60": -0.426864, "timing__hold__tns__corner:min_ss_100C_1v60": 0.0, "timing__setup__tns__corner:min_ss_100C_1v60": -8.938201, "timing__hold__wns__corner:min_ss_100C_1v60": 0.0, "timing__setup__wns__corner:min_ss_100C_1v60": -0.426864, "timing__hold_vio__count__corner:min_ss_100C_1v60": 0, "timing__hold_r2r__ws__corner:min_ss_100C_1v60": 0.917768, "timing__hold_r2r_vio__count__corner:min_ss_100C_1v60": 0, "timing__setup_vio__count__corner:min_ss_100C_1v60": 36, "timing__setup_r2r__ws__corner:min_ss_100C_1v60": Infinity, "timing__setup_r2r_vio__count__corner:min_ss_100C_1v60": 0, "timing__unannotated_net__count__corner:min_ss_100C_1v60": 0, "timing__unannotated_net_filtered__count__corner:min_ss_100C_1v60": 0, "design__max_slew_violation__count__corner:min_ff_n40C_1v95": 0, "design__max_fanout_violation__count__corner:min_ff_n40C_1v95": 3, "design__max_cap_violation__count__corner:min_ff_n40C_1v95": 0, "clock__skew__worst_hold__corner:min_ff_n40C_1v95": -0.007547, "clock__skew__worst_setup__corner:min_ff_n40C_1v95": -0.007547, "timing__hold__ws__corner:min_ff_n40C_1v95": 0.11627, "timing__setup__ws__corner:min_ff_n40C_1v95": 3.772644, "timing__hold__tns__corner:min_ff_n40C_1v95": 0.0, "timing__setup__tns__corner:min_ff_n40C_1v95": 0.0, "timing__hold__wns__corner:min_ff_n40C_1v95": 0.0, "timing__setup__wns__corner:min_ff_n40C_1v95": 0.0, "timing__hold_vio__count__corner:min_ff_n40C_1v95": 0, "timing__hold_r2r__ws__corner:min_ff_n40C_1v95": 0.11627, "timing__hold_r2r_vio__count__corner:min_ff_n40C_1v95": 0, "timing__setup_vio__count__corner:min_ff_n40C_1v95": 0, "timing__setup_r2r__ws__corner:min_ff_n40C_1v95": Infinity, "timing__setup_r2r_vio__count__corner:min_ff_n40C_1v95": 0, "timing__unannotated_net__count__corner:min_ff_n40C_1v95": 0, "timing__unannotated_net_filtered__count__corner:min_ff_n40C_1v95": 0, "design__max_slew_violation__count__corner:max_tt_025C_1v80": 0, "design__max_fanout_violation__count__corner:max_tt_025C_1v80": 3, "design__max_cap_violation__count__corner:max_tt_025C_1v80": 0, "clock__skew__worst_hold__corner:max_tt_025C_1v80": -0.011303, "clock__skew__worst_setup__corner:max_tt_025C_1v80": -0.011303, "timing__hold__ws__corner:max_tt_025C_1v80": 0.34056, "timing__setup__ws__corner:max_tt_025C_1v80": 2.505617, "timing__hold__tns__corner:max_tt_025C_1v80": 0.0, "timing__setup__tns__corner:max_tt_025C_1v80": 0.0, "timing__hold__wns__corner:max_tt_025C_1v80": 0.0, "timing__setup__wns__corner:max_tt_025C_1v80": 0.0, "timing__hold_vio__count__corner:max_tt_025C_1v80": 0, "timing__hold_r2r__ws__corner:max_tt_025C_1v80": 0.34056, "timing__hold_r2r_vio__count__corner:max_tt_025C_1v80": 0, "timing__setup_vio__count__corner:max_tt_025C_1v80": 0, "timing__setup_r2r__ws__corner:max_tt_025C_1v80": Infinity, "timing__setup_r2r_vio__count__corner:max_tt_025C_1v80": 0, "timing__unannotated_net__count__corner:max_tt_025C_1v80": 0, "timing__unannotated_net_filtered__count__corner:max_tt_025C_1v80": 0, "design__max_slew_violation__count__corner:max_ss_100C_1v60": 0, "design__max_fanout_violation__count__corner:max_ss_100C_1v60": 3, "design__max_cap_violation__count__corner:max_ss_100C_1v60": 0, "clock__skew__worst_hold__corner:max_ss_100C_1v60": -0.017228, "clock__skew__worst_setup__corner:max_ss_100C_1v60": -0.017228, "timing__hold__ws__corner:max_ss_100C_1v60": 0.676696, "timing__setup__ws__corner:max_ss_100C_1v60": -0.628512, "timing__hold__tns__corner:max_ss_100C_1v60": 0.0, "timing__setup__tns__corner:max_ss_100C_1v60": -15.186502, "timing__hold__wns__corner:max_ss_100C_1v60": 0.0, "timing__setup__wns__corner:max_ss_100C_1v60": -0.628512, "timing__hold_vio__count__corner:max_ss_100C_1v60": 0, "timing__hold_r2r__ws__corner:max_ss_100C_1v60": 0.933582, "timing__hold_r2r_vio__count__corner:max_ss_100C_1v60": 0, "timing__setup_vio__count__corner:max_ss_100C_1v60": 36, "timing__setup_r2r__ws__corner:max_ss_100C_1v60": Infinity, "timing__setup_r2r_vio__count__corner:max_ss_100C_1v60": 0, "timing__unannotated_net__count__corner:max_ss_100C_1v60": 0, "timing__unannotated_net_filtered__count__corner:max_ss_100C_1v60": 0, "design__max_slew_violation__count__corner:max_ff_n40C_1v95": 0, "design__max_fanout_violation__count__corner:max_ff_n40C_1v95": 3, "design__max_cap_violation__count__corner:max_ff_n40C_1v95": 0, "clock__skew__worst_hold__corner:max_ff_n40C_1v95": -0.00967, "clock__skew__worst_setup__corner:max_ff_n40C_1v95": -0.00967, "timing__hold__ws__corner:max_ff_n40C_1v95": 0.123268, "timing__setup__ws__corner:max_ff_n40C_1v95": 3.712791, "timing__hold__tns__corner:max_ff_n40C_1v95": 0.0, "timing__setup__tns__corner:max_ff_n40C_1v95": 0.0, "timing__hold__wns__corner:max_ff_n40C_1v95": 0.0, "timing__setup__wns__corner:max_ff_n40C_1v95": 0.0, "timing__hold_vio__count__corner:max_ff_n40C_1v95": 0, "timing__hold_r2r__ws__corner:max_ff_n40C_1v95": 0.123268, "timing__hold_r2r_vio__count__corner:max_ff_n40C_1v95": 0, "timing__setup_vio__count__corner:max_ff_n40C_1v95": 0, "timing__setup_r2r__ws__corner:max_ff_n40C_1v95": Infinity, "timing__setup_r2r_vio__count__corner:max_ff_n40C_1v95": 0, "timing__unannotated_net__count__corner:max_ff_n40C_1v95": 0, "timing__unannotated_net_filtered__count__corner:max_ff_n40C_1v95": 0, "timing__unannotated_net__count": 0, "timing__unannotated_net_filtered__count": 0, "design_powergrid__voltage__worst__net:VPWR__corner:nom_tt_025C_1v80": 1.79833, "design_powergrid__drop__average__net:VPWR__corner:nom_tt_025C_1v80": 0.000564264, "design_powergrid__drop__worst__net:VPWR__corner:nom_tt_025C_1v80": 0.00167095, "design_powergrid__voltage__worst__net:VGND__corner:nom_tt_025C_1v80": 0.00142724, "design_powergrid__drop__average__net:VGND__corner:nom_tt_025C_1v80": 0.000538784, "design_powergrid__drop__worst__net:VGND__corner:nom_tt_025C_1v80": 0.00142724, "ir__voltage__worst": 1.8, "ir__drop__avg": 0.000564, "ir__drop__worst": 0.00167, "design__xor_difference__count": 0, "magic__drc_error__count": 0, "klayout__drc_error__count": 0, "magic__illegal_overlap__count": 0, "design__lvs_device_difference__count": 0, "design__lvs_net_difference__count": 0, "design__lvs_property_fail__count": 0, "design__lvs_error__count": 0, "design__lvs_unmatched_device__count": 0, "design__lvs_unmatched_net__count": 0, "design__lvs_unmatched_pin__count": 0}