{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jan 21 01:07:06 2015 " "Info: Processing started: Wed Jan 21 01:07:06 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off CNN -c CNN --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off CNN -c CNN --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "A_1\[0\] Y_1\[14\] 34.553 ns Longest " "Info: Longest tpd from source pin \"A_1\[0\]\" to destination pin \"Y_1\[14\]\" is 34.553 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.884 ns) 0.884 ns A_1\[0\] 1 PIN PIN_C1 8 " "Info: 1: + IC(0.000 ns) + CELL(0.884 ns) = 0.884 ns; Loc. = PIN_C1; Fanout = 8; PIN Node = 'A_1\[0\]'" {  } { { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { A_1[0] } "NODE_NAME" } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 296 336 504 312 "A_1\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.459 ns) + CELL(0.517 ns) 7.860 ns Naive_EQ1:inst\|signed_mult:MAC-A1\|lpm_mult:Mult0\|multcore:mult_core\|lpm_add_sub:adder\|add_sub_m3h:auto_generated\|op_1~1 2 COMB LCCOMB_X30_Y24_N0 2 " "Info: 2: + IC(6.459 ns) + CELL(0.517 ns) = 7.860 ns; Loc. = LCCOMB_X30_Y24_N0; Fanout = 2; COMB Node = 'Naive_EQ1:inst\|signed_mult:MAC-A1\|lpm_mult:Mult0\|multcore:mult_core\|lpm_add_sub:adder\|add_sub_m3h:auto_generated\|op_1~1'" {  } { { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.976 ns" { A_1[0] Naive_EQ1:inst|signed_mult:MAC-A1|lpm_mult:Mult0|multcore:mult_core|lpm_add_sub:adder|add_sub_m3h:auto_generated|op_1~1 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 8.318 ns Naive_EQ1:inst\|signed_mult:MAC-A1\|lpm_mult:Mult0\|multcore:mult_core\|lpm_add_sub:adder\|add_sub_m3h:auto_generated\|op_1~2 3 COMB LCCOMB_X30_Y24_N2 2 " "Info: 3: + IC(0.000 ns) + CELL(0.458 ns) = 8.318 ns; Loc. = LCCOMB_X30_Y24_N2; Fanout = 2; COMB Node = 'Naive_EQ1:inst\|signed_mult:MAC-A1\|lpm_mult:Mult0\|multcore:mult_core\|lpm_add_sub:adder\|add_sub_m3h:auto_generated\|op_1~2'" {  } { { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { Naive_EQ1:inst|signed_mult:MAC-A1|lpm_mult:Mult0|multcore:mult_core|lpm_add_sub:adder|add_sub_m3h:auto_generated|op_1~1 Naive_EQ1:inst|signed_mult:MAC-A1|lpm_mult:Mult0|multcore:mult_core|lpm_add_sub:adder|add_sub_m3h:auto_generated|op_1~2 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.555 ns) + CELL(0.517 ns) 9.390 ns Naive_EQ1:inst\|adder:inst\|Add0~3 4 COMB LCCOMB_X29_Y24_N2 2 " "Info: 4: + IC(0.555 ns) + CELL(0.517 ns) = 9.390 ns; Loc. = LCCOMB_X29_Y24_N2; Fanout = 2; COMB Node = 'Naive_EQ1:inst\|adder:inst\|Add0~3'" {  } { { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.072 ns" { Naive_EQ1:inst|signed_mult:MAC-A1|lpm_mult:Mult0|multcore:mult_core|lpm_add_sub:adder|add_sub_m3h:auto_generated|op_1~2 Naive_EQ1:inst|adder:inst|Add0~3 } "NODE_NAME" } } { "adder.vhd" "" { Text "F:/工作/Academics/FPGA_CNN/Quartus/adder.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 9.848 ns Naive_EQ1:inst\|adder:inst\|Add0~4 5 COMB LCCOMB_X29_Y24_N4 2 " "Info: 5: + IC(0.000 ns) + CELL(0.458 ns) = 9.848 ns; Loc. = LCCOMB_X29_Y24_N4; Fanout = 2; COMB Node = 'Naive_EQ1:inst\|adder:inst\|Add0~4'" {  } { { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { Naive_EQ1:inst|adder:inst|Add0~3 Naive_EQ1:inst|adder:inst|Add0~4 } "NODE_NAME" } } { "adder.vhd" "" { Text "F:/工作/Academics/FPGA_CNN/Quartus/adder.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.842 ns) + CELL(0.495 ns) 11.185 ns Naive_EQ1:inst\|adder:inst\|Add2~5 6 COMB LCCOMB_X29_Y25_N12 2 " "Info: 6: + IC(0.842 ns) + CELL(0.495 ns) = 11.185 ns; Loc. = LCCOMB_X29_Y25_N12; Fanout = 2; COMB Node = 'Naive_EQ1:inst\|adder:inst\|Add2~5'" {  } { { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.337 ns" { Naive_EQ1:inst|adder:inst|Add0~4 Naive_EQ1:inst|adder:inst|Add2~5 } "NODE_NAME" } } { "adder.vhd" "" { Text "F:/工作/Academics/FPGA_CNN/Quartus/adder.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.174 ns) 11.359 ns Naive_EQ1:inst\|adder:inst\|Add2~7 7 COMB LCCOMB_X29_Y25_N14 2 " "Info: 7: + IC(0.000 ns) + CELL(0.174 ns) = 11.359 ns; Loc. = LCCOMB_X29_Y25_N14; Fanout = 2; COMB Node = 'Naive_EQ1:inst\|adder:inst\|Add2~7'" {  } { { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.174 ns" { Naive_EQ1:inst|adder:inst|Add2~5 Naive_EQ1:inst|adder:inst|Add2~7 } "NODE_NAME" } } { "adder.vhd" "" { Text "F:/工作/Academics/FPGA_CNN/Quartus/adder.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 11.817 ns Naive_EQ1:inst\|adder:inst\|Add2~8 8 COMB LCCOMB_X29_Y25_N16 2 " "Info: 8: + IC(0.000 ns) + CELL(0.458 ns) = 11.817 ns; Loc. = LCCOMB_X29_Y25_N16; Fanout = 2; COMB Node = 'Naive_EQ1:inst\|adder:inst\|Add2~8'" {  } { { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { Naive_EQ1:inst|adder:inst|Add2~7 Naive_EQ1:inst|adder:inst|Add2~8 } "NODE_NAME" } } { "adder.vhd" "" { Text "F:/工作/Academics/FPGA_CNN/Quartus/adder.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.518 ns) + CELL(0.596 ns) 12.931 ns Naive_EQ1:inst\|adder:inst\|Add5~11 9 COMB LCCOMB_X30_Y25_N14 2 " "Info: 9: + IC(0.518 ns) + CELL(0.596 ns) = 12.931 ns; Loc. = LCCOMB_X30_Y25_N14; Fanout = 2; COMB Node = 'Naive_EQ1:inst\|adder:inst\|Add5~11'" {  } { { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.114 ns" { Naive_EQ1:inst|adder:inst|Add2~8 Naive_EQ1:inst|adder:inst|Add5~11 } "NODE_NAME" } } { "adder.vhd" "" { Text "F:/工作/Academics/FPGA_CNN/Quartus/adder.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 13.011 ns Naive_EQ1:inst\|adder:inst\|Add5~13 10 COMB LCCOMB_X30_Y25_N16 2 " "Info: 10: + IC(0.000 ns) + CELL(0.080 ns) = 13.011 ns; Loc. = LCCOMB_X30_Y25_N16; Fanout = 2; COMB Node = 'Naive_EQ1:inst\|adder:inst\|Add5~13'" {  } { { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { Naive_EQ1:inst|adder:inst|Add5~11 Naive_EQ1:inst|adder:inst|Add5~13 } "NODE_NAME" } } { "adder.vhd" "" { Text "F:/工作/Academics/FPGA_CNN/Quartus/adder.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 13.469 ns Naive_EQ1:inst\|adder:inst\|Add5~14 11 COMB LCCOMB_X30_Y25_N18 2 " "Info: 11: + IC(0.000 ns) + CELL(0.458 ns) = 13.469 ns; Loc. = LCCOMB_X30_Y25_N18; Fanout = 2; COMB Node = 'Naive_EQ1:inst\|adder:inst\|Add5~14'" {  } { { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { Naive_EQ1:inst|adder:inst|Add5~13 Naive_EQ1:inst|adder:inst|Add5~14 } "NODE_NAME" } } { "adder.vhd" "" { Text "F:/工作/Academics/FPGA_CNN/Quartus/adder.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.866 ns) + CELL(0.517 ns) 14.852 ns Naive_EQ1:inst\|adder:inst\|Add7~13 12 COMB LCCOMB_X31_Y24_N18 2 " "Info: 12: + IC(0.866 ns) + CELL(0.517 ns) = 14.852 ns; Loc. = LCCOMB_X31_Y24_N18; Fanout = 2; COMB Node = 'Naive_EQ1:inst\|adder:inst\|Add7~13'" {  } { { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.383 ns" { Naive_EQ1:inst|adder:inst|Add5~14 Naive_EQ1:inst|adder:inst|Add7~13 } "NODE_NAME" } } { "adder.vhd" "" { Text "F:/工作/Academics/FPGA_CNN/Quartus/adder.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 14.932 ns Naive_EQ1:inst\|adder:inst\|Add7~15 13 COMB LCCOMB_X31_Y24_N20 2 " "Info: 13: + IC(0.000 ns) + CELL(0.080 ns) = 14.932 ns; Loc. = LCCOMB_X31_Y24_N20; Fanout = 2; COMB Node = 'Naive_EQ1:inst\|adder:inst\|Add7~15'" {  } { { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { Naive_EQ1:inst|adder:inst|Add7~13 Naive_EQ1:inst|adder:inst|Add7~15 } "NODE_NAME" } } { "adder.vhd" "" { Text "F:/工作/Academics/FPGA_CNN/Quartus/adder.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 15.390 ns Naive_EQ1:inst\|adder:inst\|Add7~16 14 COMB LCCOMB_X31_Y24_N22 2 " "Info: 14: + IC(0.000 ns) + CELL(0.458 ns) = 15.390 ns; Loc. = LCCOMB_X31_Y24_N22; Fanout = 2; COMB Node = 'Naive_EQ1:inst\|adder:inst\|Add7~16'" {  } { { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { Naive_EQ1:inst|adder:inst|Add7~15 Naive_EQ1:inst|adder:inst|Add7~16 } "NODE_NAME" } } { "adder.vhd" "" { Text "F:/工作/Academics/FPGA_CNN/Quartus/adder.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.085 ns) + CELL(0.517 ns) 16.992 ns Naive_EQ1:inst\|adder3:inst5\|Add1~13 15 COMB LCCOMB_X38_Y24_N22 2 " "Info: 15: + IC(1.085 ns) + CELL(0.517 ns) = 16.992 ns; Loc. = LCCOMB_X38_Y24_N22; Fanout = 2; COMB Node = 'Naive_EQ1:inst\|adder3:inst5\|Add1~13'" {  } { { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.602 ns" { Naive_EQ1:inst|adder:inst|Add7~16 Naive_EQ1:inst|adder3:inst5|Add1~13 } "NODE_NAME" } } { "adder3.vhd" "" { Text "F:/工作/Academics/FPGA_CNN/Quartus/adder3.vhd" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 17.072 ns Naive_EQ1:inst\|adder3:inst5\|Add1~15 16 COMB LCCOMB_X38_Y24_N24 2 " "Info: 16: + IC(0.000 ns) + CELL(0.080 ns) = 17.072 ns; Loc. = LCCOMB_X38_Y24_N24; Fanout = 2; COMB Node = 'Naive_EQ1:inst\|adder3:inst5\|Add1~15'" {  } { { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { Naive_EQ1:inst|adder3:inst5|Add1~13 Naive_EQ1:inst|adder3:inst5|Add1~15 } "NODE_NAME" } } { "adder3.vhd" "" { Text "F:/工作/Academics/FPGA_CNN/Quartus/adder3.vhd" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 17.152 ns Naive_EQ1:inst\|adder3:inst5\|Add1~17 17 COMB LCCOMB_X38_Y24_N26 2 " "Info: 17: + IC(0.000 ns) + CELL(0.080 ns) = 17.152 ns; Loc. = LCCOMB_X38_Y24_N26; Fanout = 2; COMB Node = 'Naive_EQ1:inst\|adder3:inst5\|Add1~17'" {  } { { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { Naive_EQ1:inst|adder3:inst5|Add1~15 Naive_EQ1:inst|adder3:inst5|Add1~17 } "NODE_NAME" } } { "adder3.vhd" "" { Text "F:/工作/Academics/FPGA_CNN/Quartus/adder3.vhd" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 17.610 ns Naive_EQ1:inst\|adder3:inst5\|Add1~18 18 COMB LCCOMB_X38_Y24_N28 4 " "Info: 18: + IC(0.000 ns) + CELL(0.458 ns) = 17.610 ns; Loc. = LCCOMB_X38_Y24_N28; Fanout = 4; COMB Node = 'Naive_EQ1:inst\|adder3:inst5\|Add1~18'" {  } { { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { Naive_EQ1:inst|adder3:inst5|Add1~17 Naive_EQ1:inst|adder3:inst5|Add1~18 } "NODE_NAME" } } { "adder3.vhd" "" { Text "F:/工作/Academics/FPGA_CNN/Quartus/adder3.vhd" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.488 ns) + CELL(0.495 ns) 19.593 ns Naive_EQ2:inst12\|addsub1:inst\|Add0~25 19 COMB LCCOMB_X38_Y25_N26 2 " "Info: 19: + IC(1.488 ns) + CELL(0.495 ns) = 19.593 ns; Loc. = LCCOMB_X38_Y25_N26; Fanout = 2; COMB Node = 'Naive_EQ2:inst12\|addsub1:inst\|Add0~25'" {  } { { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.983 ns" { Naive_EQ1:inst|adder3:inst5|Add1~18 Naive_EQ2:inst12|addsub1:inst|Add0~25 } "NODE_NAME" } } { "addsub1.vhd" "" { Text "F:/工作/Academics/FPGA_CNN/Quartus/addsub1.vhd" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 19.673 ns Naive_EQ2:inst12\|addsub1:inst\|Add0~27 20 COMB LCCOMB_X38_Y25_N28 1 " "Info: 20: + IC(0.000 ns) + CELL(0.080 ns) = 19.673 ns; Loc. = LCCOMB_X38_Y25_N28; Fanout = 1; COMB Node = 'Naive_EQ2:inst12\|addsub1:inst\|Add0~27'" {  } { { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { Naive_EQ2:inst12|addsub1:inst|Add0~25 Naive_EQ2:inst12|addsub1:inst|Add0~27 } "NODE_NAME" } } { "addsub1.vhd" "" { Text "F:/工作/Academics/FPGA_CNN/Quartus/addsub1.vhd" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 20.131 ns Naive_EQ2:inst12\|addsub1:inst\|Add0~28 21 COMB LCCOMB_X38_Y25_N30 29 " "Info: 21: + IC(0.000 ns) + CELL(0.458 ns) = 20.131 ns; Loc. = LCCOMB_X38_Y25_N30; Fanout = 29; COMB Node = 'Naive_EQ2:inst12\|addsub1:inst\|Add0~28'" {  } { { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { Naive_EQ2:inst12|addsub1:inst|Add0~27 Naive_EQ2:inst12|addsub1:inst|Add0~28 } "NODE_NAME" } } { "addsub1.vhd" "" { Text "F:/工作/Academics/FPGA_CNN/Quartus/addsub1.vhd" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.294 ns) + CELL(0.178 ns) 20.603 ns Naive_EQ2:inst12\|absolutor:inst4\|result~0 22 COMB LCCOMB_X38_Y25_N0 2 " "Info: 22: + IC(0.294 ns) + CELL(0.178 ns) = 20.603 ns; Loc. = LCCOMB_X38_Y25_N0; Fanout = 2; COMB Node = 'Naive_EQ2:inst12\|absolutor:inst4\|result~0'" {  } { { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.472 ns" { Naive_EQ2:inst12|addsub1:inst|Add0~28 Naive_EQ2:inst12|absolutor:inst4|result~0 } "NODE_NAME" } } { "absolutor.vhd" "" { Text "F:/工作/Academics/FPGA_CNN/Quartus/absolutor.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.830 ns) + CELL(0.517 ns) 21.950 ns Naive_EQ2:inst12\|absolutor:inst4\|Add0~1 23 COMB LCCOMB_X37_Y25_N0 2 " "Info: 23: + IC(0.830 ns) + CELL(0.517 ns) = 21.950 ns; Loc. = LCCOMB_X37_Y25_N0; Fanout = 2; COMB Node = 'Naive_EQ2:inst12\|absolutor:inst4\|Add0~1'" {  } { { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.347 ns" { Naive_EQ2:inst12|absolutor:inst4|result~0 Naive_EQ2:inst12|absolutor:inst4|Add0~1 } "NODE_NAME" } } { "absolutor.vhd" "" { Text "F:/工作/Academics/FPGA_CNN/Quartus/absolutor.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 22.408 ns Naive_EQ2:inst12\|absolutor:inst4\|Add0~2 24 COMB LCCOMB_X37_Y25_N2 2 " "Info: 24: + IC(0.000 ns) + CELL(0.458 ns) = 22.408 ns; Loc. = LCCOMB_X37_Y25_N2; Fanout = 2; COMB Node = 'Naive_EQ2:inst12\|absolutor:inst4\|Add0~2'" {  } { { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { Naive_EQ2:inst12|absolutor:inst4|Add0~1 Naive_EQ2:inst12|absolutor:inst4|Add0~2 } "NODE_NAME" } } { "absolutor.vhd" "" { Text "F:/工作/Academics/FPGA_CNN/Quartus/absolutor.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.495 ns) + CELL(0.495 ns) 24.398 ns Naive_EQ2:inst12\|addsub16bits:inst6\|Add1~3 25 COMB LCCOMB_X38_Y23_N2 2 " "Info: 25: + IC(1.495 ns) + CELL(0.495 ns) = 24.398 ns; Loc. = LCCOMB_X38_Y23_N2; Fanout = 2; COMB Node = 'Naive_EQ2:inst12\|addsub16bits:inst6\|Add1~3'" {  } { { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.990 ns" { Naive_EQ2:inst12|absolutor:inst4|Add0~2 Naive_EQ2:inst12|addsub16bits:inst6|Add1~3 } "NODE_NAME" } } { "addsub16bits.vhd" "" { Text "F:/工作/Academics/FPGA_CNN/Quartus/addsub16bits.vhd" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 24.478 ns Naive_EQ2:inst12\|addsub16bits:inst6\|Add1~5 26 COMB LCCOMB_X38_Y23_N4 2 " "Info: 26: + IC(0.000 ns) + CELL(0.080 ns) = 24.478 ns; Loc. = LCCOMB_X38_Y23_N4; Fanout = 2; COMB Node = 'Naive_EQ2:inst12\|addsub16bits:inst6\|Add1~5'" {  } { { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { Naive_EQ2:inst12|addsub16bits:inst6|Add1~3 Naive_EQ2:inst12|addsub16bits:inst6|Add1~5 } "NODE_NAME" } } { "addsub16bits.vhd" "" { Text "F:/工作/Academics/FPGA_CNN/Quartus/addsub16bits.vhd" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 24.558 ns Naive_EQ2:inst12\|addsub16bits:inst6\|Add1~7 27 COMB LCCOMB_X38_Y23_N6 2 " "Info: 27: + IC(0.000 ns) + CELL(0.080 ns) = 24.558 ns; Loc. = LCCOMB_X38_Y23_N6; Fanout = 2; COMB Node = 'Naive_EQ2:inst12\|addsub16bits:inst6\|Add1~7'" {  } { { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { Naive_EQ2:inst12|addsub16bits:inst6|Add1~5 Naive_EQ2:inst12|addsub16bits:inst6|Add1~7 } "NODE_NAME" } } { "addsub16bits.vhd" "" { Text "F:/工作/Academics/FPGA_CNN/Quartus/addsub16bits.vhd" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 24.638 ns Naive_EQ2:inst12\|addsub16bits:inst6\|Add1~9 28 COMB LCCOMB_X38_Y23_N8 2 " "Info: 28: + IC(0.000 ns) + CELL(0.080 ns) = 24.638 ns; Loc. = LCCOMB_X38_Y23_N8; Fanout = 2; COMB Node = 'Naive_EQ2:inst12\|addsub16bits:inst6\|Add1~9'" {  } { { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { Naive_EQ2:inst12|addsub16bits:inst6|Add1~7 Naive_EQ2:inst12|addsub16bits:inst6|Add1~9 } "NODE_NAME" } } { "addsub16bits.vhd" "" { Text "F:/工作/Academics/FPGA_CNN/Quartus/addsub16bits.vhd" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 24.718 ns Naive_EQ2:inst12\|addsub16bits:inst6\|Add1~11 29 COMB LCCOMB_X38_Y23_N10 2 " "Info: 29: + IC(0.000 ns) + CELL(0.080 ns) = 24.718 ns; Loc. = LCCOMB_X38_Y23_N10; Fanout = 2; COMB Node = 'Naive_EQ2:inst12\|addsub16bits:inst6\|Add1~11'" {  } { { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { Naive_EQ2:inst12|addsub16bits:inst6|Add1~9 Naive_EQ2:inst12|addsub16bits:inst6|Add1~11 } "NODE_NAME" } } { "addsub16bits.vhd" "" { Text "F:/工作/Academics/FPGA_CNN/Quartus/addsub16bits.vhd" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 24.798 ns Naive_EQ2:inst12\|addsub16bits:inst6\|Add1~13 30 COMB LCCOMB_X38_Y23_N12 2 " "Info: 30: + IC(0.000 ns) + CELL(0.080 ns) = 24.798 ns; Loc. = LCCOMB_X38_Y23_N12; Fanout = 2; COMB Node = 'Naive_EQ2:inst12\|addsub16bits:inst6\|Add1~13'" {  } { { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { Naive_EQ2:inst12|addsub16bits:inst6|Add1~11 Naive_EQ2:inst12|addsub16bits:inst6|Add1~13 } "NODE_NAME" } } { "addsub16bits.vhd" "" { Text "F:/工作/Academics/FPGA_CNN/Quartus/addsub16bits.vhd" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.174 ns) 24.972 ns Naive_EQ2:inst12\|addsub16bits:inst6\|Add1~15 31 COMB LCCOMB_X38_Y23_N14 2 " "Info: 31: + IC(0.000 ns) + CELL(0.174 ns) = 24.972 ns; Loc. = LCCOMB_X38_Y23_N14; Fanout = 2; COMB Node = 'Naive_EQ2:inst12\|addsub16bits:inst6\|Add1~15'" {  } { { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.174 ns" { Naive_EQ2:inst12|addsub16bits:inst6|Add1~13 Naive_EQ2:inst12|addsub16bits:inst6|Add1~15 } "NODE_NAME" } } { "addsub16bits.vhd" "" { Text "F:/工作/Academics/FPGA_CNN/Quartus/addsub16bits.vhd" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 25.052 ns Naive_EQ2:inst12\|addsub16bits:inst6\|Add1~17 32 COMB LCCOMB_X38_Y23_N16 2 " "Info: 32: + IC(0.000 ns) + CELL(0.080 ns) = 25.052 ns; Loc. = LCCOMB_X38_Y23_N16; Fanout = 2; COMB Node = 'Naive_EQ2:inst12\|addsub16bits:inst6\|Add1~17'" {  } { { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { Naive_EQ2:inst12|addsub16bits:inst6|Add1~15 Naive_EQ2:inst12|addsub16bits:inst6|Add1~17 } "NODE_NAME" } } { "addsub16bits.vhd" "" { Text "F:/工作/Academics/FPGA_CNN/Quartus/addsub16bits.vhd" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 25.132 ns Naive_EQ2:inst12\|addsub16bits:inst6\|Add1~19 33 COMB LCCOMB_X38_Y23_N18 2 " "Info: 33: + IC(0.000 ns) + CELL(0.080 ns) = 25.132 ns; Loc. = LCCOMB_X38_Y23_N18; Fanout = 2; COMB Node = 'Naive_EQ2:inst12\|addsub16bits:inst6\|Add1~19'" {  } { { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { Naive_EQ2:inst12|addsub16bits:inst6|Add1~17 Naive_EQ2:inst12|addsub16bits:inst6|Add1~19 } "NODE_NAME" } } { "addsub16bits.vhd" "" { Text "F:/工作/Academics/FPGA_CNN/Quartus/addsub16bits.vhd" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 25.212 ns Naive_EQ2:inst12\|addsub16bits:inst6\|Add1~21 34 COMB LCCOMB_X38_Y23_N20 2 " "Info: 34: + IC(0.000 ns) + CELL(0.080 ns) = 25.212 ns; Loc. = LCCOMB_X38_Y23_N20; Fanout = 2; COMB Node = 'Naive_EQ2:inst12\|addsub16bits:inst6\|Add1~21'" {  } { { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { Naive_EQ2:inst12|addsub16bits:inst6|Add1~19 Naive_EQ2:inst12|addsub16bits:inst6|Add1~21 } "NODE_NAME" } } { "addsub16bits.vhd" "" { Text "F:/工作/Academics/FPGA_CNN/Quartus/addsub16bits.vhd" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 25.292 ns Naive_EQ2:inst12\|addsub16bits:inst6\|Add1~23 35 COMB LCCOMB_X38_Y23_N22 2 " "Info: 35: + IC(0.000 ns) + CELL(0.080 ns) = 25.292 ns; Loc. = LCCOMB_X38_Y23_N22; Fanout = 2; COMB Node = 'Naive_EQ2:inst12\|addsub16bits:inst6\|Add1~23'" {  } { { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { Naive_EQ2:inst12|addsub16bits:inst6|Add1~21 Naive_EQ2:inst12|addsub16bits:inst6|Add1~23 } "NODE_NAME" } } { "addsub16bits.vhd" "" { Text "F:/工作/Academics/FPGA_CNN/Quartus/addsub16bits.vhd" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 25.372 ns Naive_EQ2:inst12\|addsub16bits:inst6\|Add1~25 36 COMB LCCOMB_X38_Y23_N24 2 " "Info: 36: + IC(0.000 ns) + CELL(0.080 ns) = 25.372 ns; Loc. = LCCOMB_X38_Y23_N24; Fanout = 2; COMB Node = 'Naive_EQ2:inst12\|addsub16bits:inst6\|Add1~25'" {  } { { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { Naive_EQ2:inst12|addsub16bits:inst6|Add1~23 Naive_EQ2:inst12|addsub16bits:inst6|Add1~25 } "NODE_NAME" } } { "addsub16bits.vhd" "" { Text "F:/工作/Academics/FPGA_CNN/Quartus/addsub16bits.vhd" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 25.452 ns Naive_EQ2:inst12\|addsub16bits:inst6\|Add1~27 37 COMB LCCOMB_X38_Y23_N26 2 " "Info: 37: + IC(0.000 ns) + CELL(0.080 ns) = 25.452 ns; Loc. = LCCOMB_X38_Y23_N26; Fanout = 2; COMB Node = 'Naive_EQ2:inst12\|addsub16bits:inst6\|Add1~27'" {  } { { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { Naive_EQ2:inst12|addsub16bits:inst6|Add1~25 Naive_EQ2:inst12|addsub16bits:inst6|Add1~27 } "NODE_NAME" } } { "addsub16bits.vhd" "" { Text "F:/工作/Academics/FPGA_CNN/Quartus/addsub16bits.vhd" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 25.532 ns Naive_EQ2:inst12\|addsub16bits:inst6\|Add1~29 38 COMB LCCOMB_X38_Y23_N28 1 " "Info: 38: + IC(0.000 ns) + CELL(0.080 ns) = 25.532 ns; Loc. = LCCOMB_X38_Y23_N28; Fanout = 1; COMB Node = 'Naive_EQ2:inst12\|addsub16bits:inst6\|Add1~29'" {  } { { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { Naive_EQ2:inst12|addsub16bits:inst6|Add1~27 Naive_EQ2:inst12|addsub16bits:inst6|Add1~29 } "NODE_NAME" } } { "addsub16bits.vhd" "" { Text "F:/工作/Academics/FPGA_CNN/Quartus/addsub16bits.vhd" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 25.990 ns Naive_EQ2:inst12\|addsub16bits:inst6\|Add1~30 39 COMB LCCOMB_X38_Y23_N30 4 " "Info: 39: + IC(0.000 ns) + CELL(0.458 ns) = 25.990 ns; Loc. = LCCOMB_X38_Y23_N30; Fanout = 4; COMB Node = 'Naive_EQ2:inst12\|addsub16bits:inst6\|Add1~30'" {  } { { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { Naive_EQ2:inst12|addsub16bits:inst6|Add1~29 Naive_EQ2:inst12|addsub16bits:inst6|Add1~30 } "NODE_NAME" } } { "addsub16bits.vhd" "" { Text "F:/工作/Academics/FPGA_CNN/Quartus/addsub16bits.vhd" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.847 ns) + CELL(0.517 ns) 27.354 ns Naive_EQ2:inst12\|divideby2:inst8\|Add0~1 40 COMB LCCOMB_X35_Y23_N16 2 " "Info: 40: + IC(0.847 ns) + CELL(0.517 ns) = 27.354 ns; Loc. = LCCOMB_X35_Y23_N16; Fanout = 2; COMB Node = 'Naive_EQ2:inst12\|divideby2:inst8\|Add0~1'" {  } { { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.364 ns" { Naive_EQ2:inst12|addsub16bits:inst6|Add1~30 Naive_EQ2:inst12|divideby2:inst8|Add0~1 } "NODE_NAME" } } { "divideby2.vhd" "" { Text "F:/工作/Academics/FPGA_CNN/Quartus/divideby2.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 27.434 ns Naive_EQ2:inst12\|divideby2:inst8\|result\[0\]~1 41 COMB LCCOMB_X35_Y23_N18 2 " "Info: 41: + IC(0.000 ns) + CELL(0.080 ns) = 27.434 ns; Loc. = LCCOMB_X35_Y23_N18; Fanout = 2; COMB Node = 'Naive_EQ2:inst12\|divideby2:inst8\|result\[0\]~1'" {  } { { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { Naive_EQ2:inst12|divideby2:inst8|Add0~1 Naive_EQ2:inst12|divideby2:inst8|result[0]~1 } "NODE_NAME" } } { "divideby2.vhd" "" { Text "F:/工作/Academics/FPGA_CNN/Quartus/divideby2.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 27.514 ns Naive_EQ2:inst12\|divideby2:inst8\|result\[1\]~3 42 COMB LCCOMB_X35_Y23_N20 2 " "Info: 42: + IC(0.000 ns) + CELL(0.080 ns) = 27.514 ns; Loc. = LCCOMB_X35_Y23_N20; Fanout = 2; COMB Node = 'Naive_EQ2:inst12\|divideby2:inst8\|result\[1\]~3'" {  } { { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { Naive_EQ2:inst12|divideby2:inst8|result[0]~1 Naive_EQ2:inst12|divideby2:inst8|result[1]~3 } "NODE_NAME" } } { "divideby2.vhd" "" { Text "F:/工作/Academics/FPGA_CNN/Quartus/divideby2.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 27.594 ns Naive_EQ2:inst12\|divideby2:inst8\|result\[2\]~5 43 COMB LCCOMB_X35_Y23_N22 2 " "Info: 43: + IC(0.000 ns) + CELL(0.080 ns) = 27.594 ns; Loc. = LCCOMB_X35_Y23_N22; Fanout = 2; COMB Node = 'Naive_EQ2:inst12\|divideby2:inst8\|result\[2\]~5'" {  } { { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { Naive_EQ2:inst12|divideby2:inst8|result[1]~3 Naive_EQ2:inst12|divideby2:inst8|result[2]~5 } "NODE_NAME" } } { "divideby2.vhd" "" { Text "F:/工作/Academics/FPGA_CNN/Quartus/divideby2.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 27.674 ns Naive_EQ2:inst12\|divideby2:inst8\|result\[3\]~7 44 COMB LCCOMB_X35_Y23_N24 2 " "Info: 44: + IC(0.000 ns) + CELL(0.080 ns) = 27.674 ns; Loc. = LCCOMB_X35_Y23_N24; Fanout = 2; COMB Node = 'Naive_EQ2:inst12\|divideby2:inst8\|result\[3\]~7'" {  } { { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { Naive_EQ2:inst12|divideby2:inst8|result[2]~5 Naive_EQ2:inst12|divideby2:inst8|result[3]~7 } "NODE_NAME" } } { "divideby2.vhd" "" { Text "F:/工作/Academics/FPGA_CNN/Quartus/divideby2.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 27.754 ns Naive_EQ2:inst12\|divideby2:inst8\|result\[4\]~9 45 COMB LCCOMB_X35_Y23_N26 2 " "Info: 45: + IC(0.000 ns) + CELL(0.080 ns) = 27.754 ns; Loc. = LCCOMB_X35_Y23_N26; Fanout = 2; COMB Node = 'Naive_EQ2:inst12\|divideby2:inst8\|result\[4\]~9'" {  } { { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { Naive_EQ2:inst12|divideby2:inst8|result[3]~7 Naive_EQ2:inst12|divideby2:inst8|result[4]~9 } "NODE_NAME" } } { "divideby2.vhd" "" { Text "F:/工作/Academics/FPGA_CNN/Quartus/divideby2.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 27.834 ns Naive_EQ2:inst12\|divideby2:inst8\|result\[5\]~11 46 COMB LCCOMB_X35_Y23_N28 2 " "Info: 46: + IC(0.000 ns) + CELL(0.080 ns) = 27.834 ns; Loc. = LCCOMB_X35_Y23_N28; Fanout = 2; COMB Node = 'Naive_EQ2:inst12\|divideby2:inst8\|result\[5\]~11'" {  } { { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { Naive_EQ2:inst12|divideby2:inst8|result[4]~9 Naive_EQ2:inst12|divideby2:inst8|result[5]~11 } "NODE_NAME" } } { "divideby2.vhd" "" { Text "F:/工作/Academics/FPGA_CNN/Quartus/divideby2.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.161 ns) 27.995 ns Naive_EQ2:inst12\|divideby2:inst8\|result\[6\]~13 47 COMB LCCOMB_X35_Y23_N30 2 " "Info: 47: + IC(0.000 ns) + CELL(0.161 ns) = 27.995 ns; Loc. = LCCOMB_X35_Y23_N30; Fanout = 2; COMB Node = 'Naive_EQ2:inst12\|divideby2:inst8\|result\[6\]~13'" {  } { { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.161 ns" { Naive_EQ2:inst12|divideby2:inst8|result[5]~11 Naive_EQ2:inst12|divideby2:inst8|result[6]~13 } "NODE_NAME" } } { "divideby2.vhd" "" { Text "F:/工作/Academics/FPGA_CNN/Quartus/divideby2.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 28.075 ns Naive_EQ2:inst12\|divideby2:inst8\|result\[7\]~15 48 COMB LCCOMB_X35_Y22_N0 2 " "Info: 48: + IC(0.000 ns) + CELL(0.080 ns) = 28.075 ns; Loc. = LCCOMB_X35_Y22_N0; Fanout = 2; COMB Node = 'Naive_EQ2:inst12\|divideby2:inst8\|result\[7\]~15'" {  } { { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { Naive_EQ2:inst12|divideby2:inst8|result[6]~13 Naive_EQ2:inst12|divideby2:inst8|result[7]~15 } "NODE_NAME" } } { "divideby2.vhd" "" { Text "F:/工作/Academics/FPGA_CNN/Quartus/divideby2.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 28.155 ns Naive_EQ2:inst12\|divideby2:inst8\|result\[8\]~17 49 COMB LCCOMB_X35_Y22_N2 2 " "Info: 49: + IC(0.000 ns) + CELL(0.080 ns) = 28.155 ns; Loc. = LCCOMB_X35_Y22_N2; Fanout = 2; COMB Node = 'Naive_EQ2:inst12\|divideby2:inst8\|result\[8\]~17'" {  } { { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { Naive_EQ2:inst12|divideby2:inst8|result[7]~15 Naive_EQ2:inst12|divideby2:inst8|result[8]~17 } "NODE_NAME" } } { "divideby2.vhd" "" { Text "F:/工作/Academics/FPGA_CNN/Quartus/divideby2.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 28.235 ns Naive_EQ2:inst12\|divideby2:inst8\|result\[9\]~19 50 COMB LCCOMB_X35_Y22_N4 2 " "Info: 50: + IC(0.000 ns) + CELL(0.080 ns) = 28.235 ns; Loc. = LCCOMB_X35_Y22_N4; Fanout = 2; COMB Node = 'Naive_EQ2:inst12\|divideby2:inst8\|result\[9\]~19'" {  } { { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { Naive_EQ2:inst12|divideby2:inst8|result[8]~17 Naive_EQ2:inst12|divideby2:inst8|result[9]~19 } "NODE_NAME" } } { "divideby2.vhd" "" { Text "F:/工作/Academics/FPGA_CNN/Quartus/divideby2.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 28.315 ns Naive_EQ2:inst12\|divideby2:inst8\|result\[10\]~21 51 COMB LCCOMB_X35_Y22_N6 2 " "Info: 51: + IC(0.000 ns) + CELL(0.080 ns) = 28.315 ns; Loc. = LCCOMB_X35_Y22_N6; Fanout = 2; COMB Node = 'Naive_EQ2:inst12\|divideby2:inst8\|result\[10\]~21'" {  } { { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { Naive_EQ2:inst12|divideby2:inst8|result[9]~19 Naive_EQ2:inst12|divideby2:inst8|result[10]~21 } "NODE_NAME" } } { "divideby2.vhd" "" { Text "F:/工作/Academics/FPGA_CNN/Quartus/divideby2.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 28.395 ns Naive_EQ2:inst12\|divideby2:inst8\|result\[11\]~23 52 COMB LCCOMB_X35_Y22_N8 2 " "Info: 52: + IC(0.000 ns) + CELL(0.080 ns) = 28.395 ns; Loc. = LCCOMB_X35_Y22_N8; Fanout = 2; COMB Node = 'Naive_EQ2:inst12\|divideby2:inst8\|result\[11\]~23'" {  } { { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { Naive_EQ2:inst12|divideby2:inst8|result[10]~21 Naive_EQ2:inst12|divideby2:inst8|result[11]~23 } "NODE_NAME" } } { "divideby2.vhd" "" { Text "F:/工作/Academics/FPGA_CNN/Quartus/divideby2.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 28.475 ns Naive_EQ2:inst12\|divideby2:inst8\|result\[12\]~25 53 COMB LCCOMB_X35_Y22_N10 2 " "Info: 53: + IC(0.000 ns) + CELL(0.080 ns) = 28.475 ns; Loc. = LCCOMB_X35_Y22_N10; Fanout = 2; COMB Node = 'Naive_EQ2:inst12\|divideby2:inst8\|result\[12\]~25'" {  } { { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { Naive_EQ2:inst12|divideby2:inst8|result[11]~23 Naive_EQ2:inst12|divideby2:inst8|result[12]~25 } "NODE_NAME" } } { "divideby2.vhd" "" { Text "F:/工作/Academics/FPGA_CNN/Quartus/divideby2.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 28.555 ns Naive_EQ2:inst12\|divideby2:inst8\|result\[13\]~27 54 COMB LCCOMB_X35_Y22_N12 2 " "Info: 54: + IC(0.000 ns) + CELL(0.080 ns) = 28.555 ns; Loc. = LCCOMB_X35_Y22_N12; Fanout = 2; COMB Node = 'Naive_EQ2:inst12\|divideby2:inst8\|result\[13\]~27'" {  } { { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { Naive_EQ2:inst12|divideby2:inst8|result[12]~25 Naive_EQ2:inst12|divideby2:inst8|result[13]~27 } "NODE_NAME" } } { "divideby2.vhd" "" { Text "F:/工作/Academics/FPGA_CNN/Quartus/divideby2.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 29.013 ns Naive_EQ2:inst12\|divideby2:inst8\|result\[14\]~28 55 COMB LCCOMB_X35_Y22_N14 1 " "Info: 55: + IC(0.000 ns) + CELL(0.458 ns) = 29.013 ns; Loc. = LCCOMB_X35_Y22_N14; Fanout = 1; COMB Node = 'Naive_EQ2:inst12\|divideby2:inst8\|result\[14\]~28'" {  } { { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { Naive_EQ2:inst12|divideby2:inst8|result[13]~27 Naive_EQ2:inst12|divideby2:inst8|result[14]~28 } "NODE_NAME" } } { "divideby2.vhd" "" { Text "F:/工作/Academics/FPGA_CNN/Quartus/divideby2.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.534 ns) + CELL(3.006 ns) 34.553 ns Y_1\[14\] 56 PIN PIN_AA15 0 " "Info: 56: + IC(2.534 ns) + CELL(3.006 ns) = 34.553 ns; Loc. = PIN_AA15; Fanout = 0; PIN Node = 'Y_1\[14\]'" {  } { { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.540 ns" { Naive_EQ2:inst12|divideby2:inst8|result[14]~28 Y_1[14] } "NODE_NAME" } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 216 1144 1320 232 "Y_1\[15..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "16.740 ns ( 48.45 % ) " "Info: Total cell delay = 16.740 ns ( 48.45 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "17.813 ns ( 51.55 % ) " "Info: Total interconnect delay = 17.813 ns ( 51.55 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "34.553 ns" { A_1[0] Naive_EQ1:inst|signed_mult:MAC-A1|lpm_mult:Mult0|multcore:mult_core|lpm_add_sub:adder|add_sub_m3h:auto_generated|op_1~1 Naive_EQ1:inst|signed_mult:MAC-A1|lpm_mult:Mult0|multcore:mult_core|lpm_add_sub:adder|add_sub_m3h:auto_generated|op_1~2 Naive_EQ1:inst|adder:inst|Add0~3 Naive_EQ1:inst|adder:inst|Add0~4 Naive_EQ1:inst|adder:inst|Add2~5 Naive_EQ1:inst|adder:inst|Add2~7 Naive_EQ1:inst|adder:inst|Add2~8 Naive_EQ1:inst|adder:inst|Add5~11 Naive_EQ1:inst|adder:inst|Add5~13 Naive_EQ1:inst|adder:inst|Add5~14 Naive_EQ1:inst|adder:inst|Add7~13 Naive_EQ1:inst|adder:inst|Add7~15 Naive_EQ1:inst|adder:inst|Add7~16 Naive_EQ1:inst|adder3:inst5|Add1~13 Naive_EQ1:inst|adder3:inst5|Add1~15 Naive_EQ1:inst|adder3:inst5|Add1~17 Naive_EQ1:inst|adder3:inst5|Add1~18 Naive_EQ2:inst12|addsub1:inst|Add0~25 Naive_EQ2:inst12|addsub1:inst|Add0~27 Naive_EQ2:inst12|addsub1:inst|Add0~28 Naive_EQ2:inst12|absolutor:inst4|result~0 Naive_EQ2:inst12|absolutor:inst4|Add0~1 Naive_EQ2:inst12|absolutor:inst4|Add0~2 Naive_EQ2:inst12|addsub16bits:inst6|Add1~3 Naive_EQ2:inst12|addsub16bits:inst6|Add1~5 Naive_EQ2:inst12|addsub16bits:inst6|Add1~7 Naive_EQ2:inst12|addsub16bits:inst6|Add1~9 Naive_EQ2:inst12|addsub16bits:inst6|Add1~11 Naive_EQ2:inst12|addsub16bits:inst6|Add1~13 Naive_EQ2:inst12|addsub16bits:inst6|Add1~15 Naive_EQ2:inst12|addsub16bits:inst6|Add1~17 Naive_EQ2:inst12|addsub16bits:inst6|Add1~19 Naive_EQ2:inst12|addsub16bits:inst6|Add1~21 Naive_EQ2:inst12|addsub16bits:inst6|Add1~23 Naive_EQ2:inst12|addsub16bits:inst6|Add1~25 Naive_EQ2:inst12|addsub16bits:inst6|Add1~27 Naive_EQ2:inst12|addsub16bits:inst6|Add1~29 Naive_EQ2:inst12|addsub16bits:inst6|Add1~30 Naive_EQ2:inst12|divideby2:inst8|Add0~1 Naive_EQ2:inst12|divideby2:inst8|result[0]~1 Naive_EQ2:inst12|divideby2:inst8|result[1]~3 Naive_EQ2:inst12|divideby2:inst8|result[2]~5 Naive_EQ2:inst12|divideby2:inst8|result[3]~7 Naive_EQ2:inst12|divideby2:inst8|result[4]~9 Naive_EQ2:inst12|divideby2:inst8|result[5]~11 Naive_EQ2:inst12|divideby2:inst8|result[6]~13 Naive_EQ2:inst12|divideby2:inst8|result[7]~15 Naive_EQ2:inst12|divideby2:inst8|result[8]~17 Naive_EQ2:inst12|divideby2:inst8|result[9]~19 Naive_EQ2:inst12|divideby2:inst8|result[10]~21 Naive_EQ2:inst12|divideby2:inst8|result[11]~23 Naive_EQ2:inst12|divideby2:inst8|result[12]~25 Naive_EQ2:inst12|divideby2:inst8|result[13]~27 Naive_EQ2:inst12|divideby2:inst8|result[14]~28 Y_1[14] } "NODE_NAME" } } { "f:/quartus/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/quartus/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "34.553 ns" { A_1[0] {} A_1[0]~combout {} Naive_EQ1:inst|signed_mult:MAC-A1|lpm_mult:Mult0|multcore:mult_core|lpm_add_sub:adder|add_sub_m3h:auto_generated|op_1~1 {} Naive_EQ1:inst|signed_mult:MAC-A1|lpm_mult:Mult0|multcore:mult_core|lpm_add_sub:adder|add_sub_m3h:auto_generated|op_1~2 {} Naive_EQ1:inst|adder:inst|Add0~3 {} Naive_EQ1:inst|adder:inst|Add0~4 {} Naive_EQ1:inst|adder:inst|Add2~5 {} Naive_EQ1:inst|adder:inst|Add2~7 {} Naive_EQ1:inst|adder:inst|Add2~8 {} Naive_EQ1:inst|adder:inst|Add5~11 {} Naive_EQ1:inst|adder:inst|Add5~13 {} Naive_EQ1:inst|adder:inst|Add5~14 {} Naive_EQ1:inst|adder:inst|Add7~13 {} Naive_EQ1:inst|adder:inst|Add7~15 {} Naive_EQ1:inst|adder:inst|Add7~16 {} Naive_EQ1:inst|adder3:inst5|Add1~13 {} Naive_EQ1:inst|adder3:inst5|Add1~15 {} Naive_EQ1:inst|adder3:inst5|Add1~17 {} Naive_EQ1:inst|adder3:inst5|Add1~18 {} Naive_EQ2:inst12|addsub1:inst|Add0~25 {} Naive_EQ2:inst12|addsub1:inst|Add0~27 {} Naive_EQ2:inst12|addsub1:inst|Add0~28 {} Naive_EQ2:inst12|absolutor:inst4|result~0 {} Naive_EQ2:inst12|absolutor:inst4|Add0~1 {} Naive_EQ2:inst12|absolutor:inst4|Add0~2 {} Naive_EQ2:inst12|addsub16bits:inst6|Add1~3 {} Naive_EQ2:inst12|addsub16bits:inst6|Add1~5 {} Naive_EQ2:inst12|addsub16bits:inst6|Add1~7 {} Naive_EQ2:inst12|addsub16bits:inst6|Add1~9 {} Naive_EQ2:inst12|addsub16bits:inst6|Add1~11 {} Naive_EQ2:inst12|addsub16bits:inst6|Add1~13 {} Naive_EQ2:inst12|addsub16bits:inst6|Add1~15 {} Naive_EQ2:inst12|addsub16bits:inst6|Add1~17 {} Naive_EQ2:inst12|addsub16bits:inst6|Add1~19 {} Naive_EQ2:inst12|addsub16bits:inst6|Add1~21 {} Naive_EQ2:inst12|addsub16bits:inst6|Add1~23 {} Naive_EQ2:inst12|addsub16bits:inst6|Add1~25 {} Naive_EQ2:inst12|addsub16bits:inst6|Add1~27 {} Naive_EQ2:inst12|addsub16bits:inst6|Add1~29 {} Naive_EQ2:inst12|addsub16bits:inst6|Add1~30 {} Naive_EQ2:inst12|divideby2:inst8|Add0~1 {} Naive_EQ2:inst12|divideby2:inst8|result[0]~1 {} Naive_EQ2:inst12|divideby2:inst8|result[1]~3 {} Naive_EQ2:inst12|divideby2:inst8|result[2]~5 {} Naive_EQ2:inst12|divideby2:inst8|result[3]~7 {} Naive_EQ2:inst12|divideby2:inst8|result[4]~9 {} Naive_EQ2:inst12|divideby2:inst8|result[5]~11 {} Naive_EQ2:inst12|divideby2:inst8|result[6]~13 {} Naive_EQ2:inst12|divideby2:inst8|result[7]~15 {} Naive_EQ2:inst12|divideby2:inst8|result[8]~17 {} Naive_EQ2:inst12|divideby2:inst8|result[9]~19 {} Naive_EQ2:inst12|divideby2:inst8|result[10]~21 {} Naive_EQ2:inst12|divideby2:inst8|result[11]~23 {} Naive_EQ2:inst12|divideby2:inst8|result[12]~25 {} Naive_EQ2:inst12|divideby2:inst8|result[13]~27 {} Naive_EQ2:inst12|divideby2:inst8|result[14]~28 {} Y_1[14] {} } { 0.000ns 0.000ns 6.459ns 0.000ns 0.555ns 0.000ns 0.842ns 0.000ns 0.000ns 0.518ns 0.000ns 0.000ns 0.866ns 0.000ns 0.000ns 1.085ns 0.000ns 0.000ns 0.000ns 1.488ns 0.000ns 0.000ns 0.294ns 0.830ns 0.000ns 1.495ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.847ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 2.534ns } { 0.000ns 0.884ns 0.517ns 0.458ns 0.517ns 0.458ns 0.495ns 0.174ns 0.458ns 0.596ns 0.080ns 0.458ns 0.517ns 0.080ns 0.458ns 0.517ns 0.080ns 0.080ns 0.458ns 0.495ns 0.080ns 0.458ns 0.178ns 0.517ns 0.458ns 0.495ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.174ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.458ns 0.517ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.161ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.458ns 3.006ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 0 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "183 " "Info: Peak virtual memory: 183 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jan 21 01:07:06 2015 " "Info: Processing ended: Wed Jan 21 01:07:06 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
