Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Fri Apr 12 00:03:58 2024
| Host         : PC-WouterRosenbrand running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file Top_timing_summary_routed.rpt -pb Top_timing_summary_routed.pb -rpx Top_timing_summary_routed.rpx -warn_on_violation
| Design       : Top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                Violations  
---------  ----------------  -----------------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell                1000        
TIMING-27  Critical Warning  Invalid primary clock on hierarchical pin  1           
ULMTCS-2   Warning           Control Sets use limits require reduction  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (6367)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (12470)
5. checking no_input_delay (6)
6. checking no_output_delay (32)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (6367)
---------------------------
 There are 6335 register/latch pins with no clock driven by root clock pin: i_Clk (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: UART/UHANDLE/next_nr_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (12470)
----------------------------------------------------
 There are 12470 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (6)
------------------------------
 There are 6 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (32)
--------------------------------
 There are 32 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     28.449        0.000                      0                  562        0.198        0.000                      0                  562        3.000        0.000                       0                   182  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                  Waveform(ns)       Period(ns)      Frequency(MHz)
-----                  ------------       ----------      --------------
VIDEO/G0/inst/clk_100  {0.000 5.000}      10.000          100.000         
  clk_25_prescaler     {0.000 20.000}     40.000          25.000          
  clkfbout_prescaler   {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                      WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                      -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
VIDEO/G0/inst/clk_100                                                                                                                                                    3.000        0.000                       0                     1  
  clk_25_prescaler          28.449        0.000                      0                  562        0.198        0.000                      0                  562       19.500        0.000                       0                   178  
  clkfbout_prescaler                                                                                                                                                     7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group          From Clock          To Clock          
----------          ----------          --------          
(none)                                                      
(none)              clk_25_prescaler                        
(none)              clkfbout_prescaler                      
(none)                                  clk_25_prescaler    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  VIDEO/G0/inst/clk_100
  To Clock:  VIDEO/G0/inst/clk_100

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         VIDEO/G0/inst/clk_100
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { VIDEO/G0/inst/clk_100 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  VIDEO/G0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  VIDEO/G0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  VIDEO/G0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  VIDEO/G0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  VIDEO/G0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  VIDEO/G0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_25_prescaler
  To Clock:  clk_25_prescaler

Setup :            0  Failing Endpoints,  Worst Slack       28.449ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.198ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             28.449ns  (required time - arrival time)
  Source:                 VIDEO/G2/vpos_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VIDEO/G3/ROM3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_prescaler
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25_prescaler rise@40.000ns - clk_25_prescaler rise@0.000ns)
  Data Path Delay:        10.665ns  (logic 2.416ns (22.653%)  route 8.249ns (77.347%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.488ns = ( 41.488 - 40.000 ) 
    Source Clock Delay      (SCD):    1.539ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6336, routed)        1.575     1.575    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=176, routed)         1.539     1.539    VIDEO/G2/clk_25
    SLICE_X9Y76          FDRE                                         r  VIDEO/G2/vpos_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y76          FDRE (Prop_fdre_C_Q)         0.456     1.995 r  VIDEO/G2/vpos_reg[2]/Q
                         net (fo=5, routed)           0.694     2.689    VIDEO/G3/ROM1_i_4[2]
    SLICE_X9Y73          LUT2 (Prop_lut2_I1_O)        0.124     2.813 r  VIDEO/G3/ROM1_i_13/O
                         net (fo=1, routed)           0.000     2.813    VIDEO/G2/ROM1_i_7[0]
    SLICE_X9Y73          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.363 r  VIDEO/G2/ROM1_i_5/CO[3]
                         net (fo=1, routed)           0.000     3.363    VIDEO/G2/ROM1_i_5_n_0
    SLICE_X9Y74          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.585 r  VIDEO/G2/ROM1_i_4/O[0]
                         net (fo=1, routed)           0.589     4.174    VIDEO/G2/pointEighty0[9]
    SLICE_X8Y74          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.832     5.006 r  VIDEO/G2/ROM1_i_2/CO[3]
                         net (fo=1, routed)           0.009     5.015    VIDEO/G2/ROM1_i_2_n_0
    SLICE_X8Y75          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232     5.247 r  VIDEO/G2/ROM1_i_1/O[0]
                         net (fo=36, routed)          6.957    12.204    VIDEO/G3/ROM3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[12]
    RAMB36_X1Y0          RAMB36E1                                     r  VIDEO/G3/ROM3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_prescaler rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    40.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6336, routed)        1.457    41.457    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=176, routed)         1.488    41.488    VIDEO/G3/ROM3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X1Y0          RAMB36E1                                     r  VIDEO/G3/ROM3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000    41.488    
                         clock uncertainty           -0.098    41.390    
    RAMB36_X1Y0          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                     -0.737    40.653    VIDEO/G3/ROM3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         40.653    
                         arrival time                         -12.204    
  -------------------------------------------------------------------
                         slack                                 28.449    

Slack (MET) :             28.785ns  (required time - arrival time)
  Source:                 VIDEO/G2/vpos_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VIDEO/G3/ROM5/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_prescaler
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25_prescaler rise@40.000ns - clk_25_prescaler rise@0.000ns)
  Data Path Delay:        10.327ns  (logic 2.416ns (23.395%)  route 7.911ns (76.605%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.486ns = ( 41.486 - 40.000 ) 
    Source Clock Delay      (SCD):    1.539ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6336, routed)        1.575     1.575    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=176, routed)         1.539     1.539    VIDEO/G2/clk_25
    SLICE_X9Y76          FDRE                                         r  VIDEO/G2/vpos_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y76          FDRE (Prop_fdre_C_Q)         0.456     1.995 r  VIDEO/G2/vpos_reg[2]/Q
                         net (fo=5, routed)           0.694     2.689    VIDEO/G3/ROM1_i_4[2]
    SLICE_X9Y73          LUT2 (Prop_lut2_I1_O)        0.124     2.813 r  VIDEO/G3/ROM1_i_13/O
                         net (fo=1, routed)           0.000     2.813    VIDEO/G2/ROM1_i_7[0]
    SLICE_X9Y73          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.363 r  VIDEO/G2/ROM1_i_5/CO[3]
                         net (fo=1, routed)           0.000     3.363    VIDEO/G2/ROM1_i_5_n_0
    SLICE_X9Y74          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.585 r  VIDEO/G2/ROM1_i_4/O[0]
                         net (fo=1, routed)           0.589     4.174    VIDEO/G2/pointEighty0[9]
    SLICE_X8Y74          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.832     5.006 r  VIDEO/G2/ROM1_i_2/CO[3]
                         net (fo=1, routed)           0.009     5.015    VIDEO/G2/ROM1_i_2_n_0
    SLICE_X8Y75          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232     5.247 r  VIDEO/G2/ROM1_i_1/O[0]
                         net (fo=36, routed)          6.619    11.866    VIDEO/G3/ROM5/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[12]
    RAMB36_X1Y1          RAMB36E1                                     r  VIDEO/G3/ROM5/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_prescaler rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    40.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6336, routed)        1.457    41.457    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=176, routed)         1.486    41.486    VIDEO/G3/ROM5/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X1Y1          RAMB36E1                                     r  VIDEO/G3/ROM5/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000    41.486    
                         clock uncertainty           -0.098    41.388    
    RAMB36_X1Y1          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                     -0.737    40.651    VIDEO/G3/ROM5/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         40.651    
                         arrival time                         -11.866    
  -------------------------------------------------------------------
                         slack                                 28.785    

Slack (MET) :             29.025ns  (required time - arrival time)
  Source:                 VIDEO/G2/vpos_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VIDEO/G3/ROM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_prescaler
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25_prescaler rise@40.000ns - clk_25_prescaler rise@0.000ns)
  Data Path Delay:        10.086ns  (logic 2.416ns (23.954%)  route 7.670ns (76.046%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.485ns = ( 41.485 - 40.000 ) 
    Source Clock Delay      (SCD):    1.539ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6336, routed)        1.575     1.575    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=176, routed)         1.539     1.539    VIDEO/G2/clk_25
    SLICE_X9Y76          FDRE                                         r  VIDEO/G2/vpos_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y76          FDRE (Prop_fdre_C_Q)         0.456     1.995 r  VIDEO/G2/vpos_reg[2]/Q
                         net (fo=5, routed)           0.694     2.689    VIDEO/G3/ROM1_i_4[2]
    SLICE_X9Y73          LUT2 (Prop_lut2_I1_O)        0.124     2.813 r  VIDEO/G3/ROM1_i_13/O
                         net (fo=1, routed)           0.000     2.813    VIDEO/G2/ROM1_i_7[0]
    SLICE_X9Y73          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.363 r  VIDEO/G2/ROM1_i_5/CO[3]
                         net (fo=1, routed)           0.000     3.363    VIDEO/G2/ROM1_i_5_n_0
    SLICE_X9Y74          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.585 r  VIDEO/G2/ROM1_i_4/O[0]
                         net (fo=1, routed)           0.589     4.174    VIDEO/G2/pointEighty0[9]
    SLICE_X8Y74          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.832     5.006 r  VIDEO/G2/ROM1_i_2/CO[3]
                         net (fo=1, routed)           0.009     5.015    VIDEO/G2/ROM1_i_2_n_0
    SLICE_X8Y75          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232     5.247 r  VIDEO/G2/ROM1_i_1/O[0]
                         net (fo=36, routed)          6.378    11.625    VIDEO/G3/ROM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[12]
    RAMB36_X2Y2          RAMB36E1                                     r  VIDEO/G3/ROM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_prescaler rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    40.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6336, routed)        1.457    41.457    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=176, routed)         1.485    41.485    VIDEO/G3/ROM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X2Y2          RAMB36E1                                     r  VIDEO/G3/ROM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000    41.485    
                         clock uncertainty           -0.098    41.387    
    RAMB36_X2Y2          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                     -0.737    40.650    VIDEO/G3/ROM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         40.650    
                         arrival time                         -11.625    
  -------------------------------------------------------------------
                         slack                                 29.025    

Slack (MET) :             29.111ns  (required time - arrival time)
  Source:                 VIDEO/G2/vpos_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VIDEO/G3/ROM3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_prescaler
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25_prescaler rise@40.000ns - clk_25_prescaler rise@0.000ns)
  Data Path Delay:        10.122ns  (logic 2.416ns (23.869%)  route 7.706ns (76.131%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.484ns = ( 41.484 - 40.000 ) 
    Source Clock Delay      (SCD):    1.539ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6336, routed)        1.575     1.575    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=176, routed)         1.539     1.539    VIDEO/G2/clk_25
    SLICE_X9Y76          FDRE                                         r  VIDEO/G2/vpos_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y76          FDRE (Prop_fdre_C_Q)         0.456     1.995 r  VIDEO/G2/vpos_reg[2]/Q
                         net (fo=5, routed)           0.694     2.689    VIDEO/G3/ROM1_i_4[2]
    SLICE_X9Y73          LUT2 (Prop_lut2_I1_O)        0.124     2.813 r  VIDEO/G3/ROM1_i_13/O
                         net (fo=1, routed)           0.000     2.813    VIDEO/G2/ROM1_i_7[0]
    SLICE_X9Y73          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.363 r  VIDEO/G2/ROM1_i_5/CO[3]
                         net (fo=1, routed)           0.000     3.363    VIDEO/G2/ROM1_i_5_n_0
    SLICE_X9Y74          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.585 r  VIDEO/G2/ROM1_i_4/O[0]
                         net (fo=1, routed)           0.589     4.174    VIDEO/G2/pointEighty0[9]
    SLICE_X8Y74          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.832     5.006 r  VIDEO/G2/ROM1_i_2/CO[3]
                         net (fo=1, routed)           0.009     5.015    VIDEO/G2/ROM1_i_2_n_0
    SLICE_X8Y75          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232     5.247 r  VIDEO/G2/ROM1_i_1/O[0]
                         net (fo=36, routed)          6.414    11.661    VIDEO/G3/ROM3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/addra[12]
    RAMB36_X2Y6          RAMB36E1                                     r  VIDEO/G3/ROM3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_prescaler rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    40.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6336, routed)        1.457    41.457    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=176, routed)         1.484    41.484    VIDEO/G3/ROM3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB36_X2Y6          RAMB36E1                                     r  VIDEO/G3/ROM3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000    41.484    
                         clock uncertainty           -0.098    41.386    
    RAMB36_X2Y6          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.614    40.772    VIDEO/G3/ROM3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         40.772    
                         arrival time                         -11.661    
  -------------------------------------------------------------------
                         slack                                 29.111    

Slack (MET) :             29.120ns  (required time - arrival time)
  Source:                 VIDEO/G2/vpos_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VIDEO/G3/ROM2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_prescaler
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25_prescaler rise@40.000ns - clk_25_prescaler rise@0.000ns)
  Data Path Delay:        9.989ns  (logic 2.416ns (24.186%)  route 7.573ns (75.814%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.483ns = ( 41.483 - 40.000 ) 
    Source Clock Delay      (SCD):    1.539ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6336, routed)        1.575     1.575    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=176, routed)         1.539     1.539    VIDEO/G2/clk_25
    SLICE_X9Y76          FDRE                                         r  VIDEO/G2/vpos_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y76          FDRE (Prop_fdre_C_Q)         0.456     1.995 r  VIDEO/G2/vpos_reg[2]/Q
                         net (fo=5, routed)           0.694     2.689    VIDEO/G3/ROM1_i_4[2]
    SLICE_X9Y73          LUT2 (Prop_lut2_I1_O)        0.124     2.813 r  VIDEO/G3/ROM1_i_13/O
                         net (fo=1, routed)           0.000     2.813    VIDEO/G2/ROM1_i_7[0]
    SLICE_X9Y73          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.363 r  VIDEO/G2/ROM1_i_5/CO[3]
                         net (fo=1, routed)           0.000     3.363    VIDEO/G2/ROM1_i_5_n_0
    SLICE_X9Y74          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.585 r  VIDEO/G2/ROM1_i_4/O[0]
                         net (fo=1, routed)           0.589     4.174    VIDEO/G2/pointEighty0[9]
    SLICE_X8Y74          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.832     5.006 r  VIDEO/G2/ROM1_i_2/CO[3]
                         net (fo=1, routed)           0.009     5.015    VIDEO/G2/ROM1_i_2_n_0
    SLICE_X8Y75          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232     5.247 r  VIDEO/G2/ROM1_i_1/O[0]
                         net (fo=36, routed)          6.281    11.528    VIDEO/G3/ROM2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[12]
    RAMB36_X1Y2          RAMB36E1                                     r  VIDEO/G3/ROM2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_prescaler rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    40.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6336, routed)        1.457    41.457    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=176, routed)         1.483    41.483    VIDEO/G3/ROM2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X1Y2          RAMB36E1                                     r  VIDEO/G3/ROM2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000    41.483    
                         clock uncertainty           -0.098    41.385    
    RAMB36_X1Y2          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                     -0.737    40.648    VIDEO/G3/ROM2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         40.648    
                         arrival time                         -11.528    
  -------------------------------------------------------------------
                         slack                                 29.120    

Slack (MET) :             29.405ns  (required time - arrival time)
  Source:                 VIDEO/G2/vpos_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VIDEO/G3/ROM6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_prescaler
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25_prescaler rise@40.000ns - clk_25_prescaler rise@0.000ns)
  Data Path Delay:        9.698ns  (logic 2.294ns (23.654%)  route 7.404ns (76.346%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.489ns = ( 41.489 - 40.000 ) 
    Source Clock Delay      (SCD):    1.539ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6336, routed)        1.575     1.575    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=176, routed)         1.539     1.539    VIDEO/G2/clk_25
    SLICE_X9Y76          FDRE                                         r  VIDEO/G2/vpos_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y76          FDRE (Prop_fdre_C_Q)         0.456     1.995 r  VIDEO/G2/vpos_reg[2]/Q
                         net (fo=5, routed)           0.694     2.689    VIDEO/G3/ROM1_i_4[2]
    SLICE_X9Y73          LUT2 (Prop_lut2_I1_O)        0.124     2.813 r  VIDEO/G3/ROM1_i_13/O
                         net (fo=1, routed)           0.000     2.813    VIDEO/G2/ROM1_i_7[0]
    SLICE_X9Y73          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.363 r  VIDEO/G2/ROM1_i_5/CO[3]
                         net (fo=1, routed)           0.000     3.363    VIDEO/G2/ROM1_i_5_n_0
    SLICE_X9Y74          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.585 r  VIDEO/G2/ROM1_i_4/O[0]
                         net (fo=1, routed)           0.589     4.174    VIDEO/G2/pointEighty0[9]
    SLICE_X8Y74          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.942     5.116 r  VIDEO/G2/ROM1_i_2/O[3]
                         net (fo=27, routed)          6.121    11.237    VIDEO/G3/ROM6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addra[11]
    RAMB36_X1Y9          RAMB36E1                                     r  VIDEO/G3/ROM6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_prescaler rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    40.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6336, routed)        1.457    41.457    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=176, routed)         1.489    41.489    VIDEO/G3/ROM6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X1Y9          RAMB36E1                                     r  VIDEO/G3/ROM6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000    41.489    
                         clock uncertainty           -0.098    41.391    
    RAMB36_X1Y9          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                     -0.749    40.642    VIDEO/G3/ROM6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         40.642    
                         arrival time                         -11.237    
  -------------------------------------------------------------------
                         slack                                 29.405    

Slack (MET) :             29.452ns  (required time - arrival time)
  Source:                 VIDEO/G2/vpos_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VIDEO/G3/ROM8/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_prescaler
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25_prescaler rise@40.000ns - clk_25_prescaler rise@0.000ns)
  Data Path Delay:        9.651ns  (logic 2.416ns (25.033%)  route 7.235ns (74.967%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.477ns = ( 41.477 - 40.000 ) 
    Source Clock Delay      (SCD):    1.539ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6336, routed)        1.575     1.575    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=176, routed)         1.539     1.539    VIDEO/G2/clk_25
    SLICE_X9Y76          FDRE                                         r  VIDEO/G2/vpos_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y76          FDRE (Prop_fdre_C_Q)         0.456     1.995 r  VIDEO/G2/vpos_reg[2]/Q
                         net (fo=5, routed)           0.694     2.689    VIDEO/G3/ROM1_i_4[2]
    SLICE_X9Y73          LUT2 (Prop_lut2_I1_O)        0.124     2.813 r  VIDEO/G3/ROM1_i_13/O
                         net (fo=1, routed)           0.000     2.813    VIDEO/G2/ROM1_i_7[0]
    SLICE_X9Y73          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.363 r  VIDEO/G2/ROM1_i_5/CO[3]
                         net (fo=1, routed)           0.000     3.363    VIDEO/G2/ROM1_i_5_n_0
    SLICE_X9Y74          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.585 r  VIDEO/G2/ROM1_i_4/O[0]
                         net (fo=1, routed)           0.589     4.174    VIDEO/G2/pointEighty0[9]
    SLICE_X8Y74          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.832     5.006 r  VIDEO/G2/ROM1_i_2/CO[3]
                         net (fo=1, routed)           0.009     5.015    VIDEO/G2/ROM1_i_2_n_0
    SLICE_X8Y75          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232     5.247 r  VIDEO/G2/ROM1_i_1/O[0]
                         net (fo=36, routed)          5.943    11.190    VIDEO/G3/ROM8/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[12]
    RAMB36_X1Y3          RAMB36E1                                     r  VIDEO/G3/ROM8/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_prescaler rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    40.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6336, routed)        1.457    41.457    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=176, routed)         1.477    41.477    VIDEO/G3/ROM8/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X1Y3          RAMB36E1                                     r  VIDEO/G3/ROM8/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000    41.477    
                         clock uncertainty           -0.098    41.379    
    RAMB36_X1Y3          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                     -0.737    40.642    VIDEO/G3/ROM8/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         40.642    
                         arrival time                         -11.190    
  -------------------------------------------------------------------
                         slack                                 29.452    

Slack (MET) :             29.540ns  (required time - arrival time)
  Source:                 VIDEO/G2/vpos_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VIDEO/G3/ROM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_prescaler
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25_prescaler rise@40.000ns - clk_25_prescaler rise@0.000ns)
  Data Path Delay:        9.688ns  (logic 2.416ns (24.938%)  route 7.272ns (75.062%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.479ns = ( 41.479 - 40.000 ) 
    Source Clock Delay      (SCD):    1.539ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6336, routed)        1.575     1.575    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=176, routed)         1.539     1.539    VIDEO/G2/clk_25
    SLICE_X9Y76          FDRE                                         r  VIDEO/G2/vpos_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y76          FDRE (Prop_fdre_C_Q)         0.456     1.995 r  VIDEO/G2/vpos_reg[2]/Q
                         net (fo=5, routed)           0.694     2.689    VIDEO/G3/ROM1_i_4[2]
    SLICE_X9Y73          LUT2 (Prop_lut2_I1_O)        0.124     2.813 r  VIDEO/G3/ROM1_i_13/O
                         net (fo=1, routed)           0.000     2.813    VIDEO/G2/ROM1_i_7[0]
    SLICE_X9Y73          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.363 r  VIDEO/G2/ROM1_i_5/CO[3]
                         net (fo=1, routed)           0.000     3.363    VIDEO/G2/ROM1_i_5_n_0
    SLICE_X9Y74          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.585 r  VIDEO/G2/ROM1_i_4/O[0]
                         net (fo=1, routed)           0.589     4.174    VIDEO/G2/pointEighty0[9]
    SLICE_X8Y74          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.832     5.006 r  VIDEO/G2/ROM1_i_2/CO[3]
                         net (fo=1, routed)           0.009     5.015    VIDEO/G2/ROM1_i_2_n_0
    SLICE_X8Y75          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232     5.247 r  VIDEO/G2/ROM1_i_1/O[0]
                         net (fo=36, routed)          5.980    11.227    VIDEO/G3/ROM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/addra[12]
    RAMB36_X2Y5          RAMB36E1                                     r  VIDEO/G3/ROM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_prescaler rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    40.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6336, routed)        1.457    41.457    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=176, routed)         1.479    41.479    VIDEO/G3/ROM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB36_X2Y5          RAMB36E1                                     r  VIDEO/G3/ROM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000    41.479    
                         clock uncertainty           -0.098    41.381    
    RAMB36_X2Y5          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.614    40.767    VIDEO/G3/ROM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         40.767    
                         arrival time                         -11.227    
  -------------------------------------------------------------------
                         slack                                 29.540    

Slack (MET) :             29.689ns  (required time - arrival time)
  Source:                 VIDEO/G2/vpos_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VIDEO/G3/ROM4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_prescaler
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25_prescaler rise@40.000ns - clk_25_prescaler rise@0.000ns)
  Data Path Delay:        9.424ns  (logic 2.416ns (25.636%)  route 7.008ns (74.364%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.487ns = ( 41.487 - 40.000 ) 
    Source Clock Delay      (SCD):    1.539ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6336, routed)        1.575     1.575    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=176, routed)         1.539     1.539    VIDEO/G2/clk_25
    SLICE_X9Y76          FDRE                                         r  VIDEO/G2/vpos_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y76          FDRE (Prop_fdre_C_Q)         0.456     1.995 r  VIDEO/G2/vpos_reg[2]/Q
                         net (fo=5, routed)           0.694     2.689    VIDEO/G3/ROM1_i_4[2]
    SLICE_X9Y73          LUT2 (Prop_lut2_I1_O)        0.124     2.813 r  VIDEO/G3/ROM1_i_13/O
                         net (fo=1, routed)           0.000     2.813    VIDEO/G2/ROM1_i_7[0]
    SLICE_X9Y73          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.363 r  VIDEO/G2/ROM1_i_5/CO[3]
                         net (fo=1, routed)           0.000     3.363    VIDEO/G2/ROM1_i_5_n_0
    SLICE_X9Y74          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.585 r  VIDEO/G2/ROM1_i_4/O[0]
                         net (fo=1, routed)           0.589     4.174    VIDEO/G2/pointEighty0[9]
    SLICE_X8Y74          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.832     5.006 r  VIDEO/G2/ROM1_i_2/CO[3]
                         net (fo=1, routed)           0.009     5.015    VIDEO/G2/ROM1_i_2_n_0
    SLICE_X8Y75          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232     5.247 r  VIDEO/G2/ROM1_i_1/O[0]
                         net (fo=36, routed)          5.716    10.963    VIDEO/G3/ROM4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[12]
    RAMB36_X0Y0          RAMB36E1                                     r  VIDEO/G3/ROM4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_prescaler rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    40.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6336, routed)        1.457    41.457    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=176, routed)         1.487    41.487    VIDEO/G3/ROM4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X0Y0          RAMB36E1                                     r  VIDEO/G3/ROM4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000    41.487    
                         clock uncertainty           -0.098    41.389    
    RAMB36_X0Y0          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                     -0.737    40.652    VIDEO/G3/ROM4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         40.652    
                         arrival time                         -10.963    
  -------------------------------------------------------------------
                         slack                                 29.689    

Slack (MET) :             29.742ns  (required time - arrival time)
  Source:                 VIDEO/G2/vpos_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VIDEO/G3/ROM6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_prescaler
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25_prescaler rise@40.000ns - clk_25_prescaler rise@0.000ns)
  Data Path Delay:        9.360ns  (logic 2.294ns (24.508%)  route 7.066ns (75.492%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.488ns = ( 41.488 - 40.000 ) 
    Source Clock Delay      (SCD):    1.539ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6336, routed)        1.575     1.575    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=176, routed)         1.539     1.539    VIDEO/G2/clk_25
    SLICE_X9Y76          FDRE                                         r  VIDEO/G2/vpos_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y76          FDRE (Prop_fdre_C_Q)         0.456     1.995 r  VIDEO/G2/vpos_reg[2]/Q
                         net (fo=5, routed)           0.694     2.689    VIDEO/G3/ROM1_i_4[2]
    SLICE_X9Y73          LUT2 (Prop_lut2_I1_O)        0.124     2.813 r  VIDEO/G3/ROM1_i_13/O
                         net (fo=1, routed)           0.000     2.813    VIDEO/G2/ROM1_i_7[0]
    SLICE_X9Y73          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.363 r  VIDEO/G2/ROM1_i_5/CO[3]
                         net (fo=1, routed)           0.000     3.363    VIDEO/G2/ROM1_i_5_n_0
    SLICE_X9Y74          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.585 r  VIDEO/G2/ROM1_i_4/O[0]
                         net (fo=1, routed)           0.589     4.174    VIDEO/G2/pointEighty0[9]
    SLICE_X8Y74          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.942     5.116 r  VIDEO/G2/ROM1_i_2/O[3]
                         net (fo=27, routed)          5.783    10.899    VIDEO/G3/ROM6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/addra[11]
    RAMB36_X1Y8          RAMB36E1                                     r  VIDEO/G3/ROM6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_prescaler rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    40.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6336, routed)        1.457    41.457    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=176, routed)         1.488    41.488    VIDEO/G3/ROM6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB36_X1Y8          RAMB36E1                                     r  VIDEO/G3/ROM6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000    41.488    
                         clock uncertainty           -0.098    41.390    
    RAMB36_X1Y8          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                     -0.749    40.641    VIDEO/G3/ROM6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         40.641    
                         arrival time                         -10.899    
  -------------------------------------------------------------------
                         slack                                 29.742    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 VIDEO/G4/hcount_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VIDEO/G4/hQ_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_prescaler
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_prescaler rise@0.000ns - clk_25_prescaler rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.141ns (49.703%)  route 0.143ns (50.297%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.824ns
    Source Clock Delay      (SCD):    0.557ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6336, routed)        0.549     0.549    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=176, routed)         0.557     0.557    VIDEO/G4/clk_25
    SLICE_X15Y68         FDRE                                         r  VIDEO/G4/hcount_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y68         FDRE (Prop_fdre_C_Q)         0.141     0.698 r  VIDEO/G4/hcount_reg[3]/Q
                         net (fo=16, routed)          0.143     0.840    VIDEO/G4/hcount_reg[3]
    SLICE_X13Y68         FDRE                                         r  VIDEO/G4/hQ_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6336, routed)        0.817     0.817    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=176, routed)         0.824     0.824    VIDEO/G4/clk_25
    SLICE_X13Y68         FDRE                                         r  VIDEO/G4/hQ_reg[3]/C
                         clock pessimism             -0.254     0.571    
    SLICE_X13Y68         FDRE (Hold_fdre_C_D)         0.072     0.643    VIDEO/G4/hQ_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.643    
                         arrival time                           0.840    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 VIDEO/G4/hcount_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VIDEO/G4/hcount_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_prescaler
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_prescaler rise@0.000ns - clk_25_prescaler rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.186ns (58.697%)  route 0.131ns (41.303%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.824ns
    Source Clock Delay      (SCD):    0.558ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6336, routed)        0.549     0.549    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=176, routed)         0.558     0.558    VIDEO/G4/clk_25
    SLICE_X13Y67         FDRE                                         r  VIDEO/G4/hcount_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y67         FDRE (Prop_fdre_C_Q)         0.141     0.699 r  VIDEO/G4/hcount_reg[4]/Q
                         net (fo=18, routed)          0.131     0.830    VIDEO/G4/hcount_reg[4]
    SLICE_X15Y68         LUT6 (Prop_lut6_I2_O)        0.045     0.875 r  VIDEO/G4/hcount[5]_i_1/O
                         net (fo=1, routed)           0.000     0.875    VIDEO/G4/hcount[5]_i_1_n_0
    SLICE_X15Y68         FDRE                                         r  VIDEO/G4/hcount_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6336, routed)        0.817     0.817    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=176, routed)         0.824     0.824    VIDEO/G4/clk_25
    SLICE_X15Y68         FDRE                                         r  VIDEO/G4/hcount_reg[5]/C
                         clock pessimism             -0.254     0.571    
    SLICE_X15Y68         FDRE (Hold_fdre_C_D)         0.092     0.663    VIDEO/G4/hcount_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.663    
                         arrival time                           0.875    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 VIDEO/G2/creditsOffset_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VIDEO/G2/creditsOffset_reg[5]/D
                            (rising edge-triggered cell FDPE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_prescaler
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_prescaler rise@0.000ns - clk_25_prescaler rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.186ns (55.170%)  route 0.151ns (44.830%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.817ns
    Source Clock Delay      (SCD):    0.551ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6336, routed)        0.549     0.549    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=176, routed)         0.551     0.551    VIDEO/G2/clk_25
    SLICE_X9Y75          FDPE                                         r  VIDEO/G2/creditsOffset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y75          FDPE (Prop_fdpe_C_Q)         0.141     0.692 r  VIDEO/G2/creditsOffset_reg[0]/Q
                         net (fo=7, routed)           0.151     0.843    VIDEO/G2/creditsOffset_reg_n_0_[0]
    SLICE_X11Y75         LUT6 (Prop_lut6_I3_O)        0.045     0.888 r  VIDEO/G2/creditsOffset[5]_i_1/O
                         net (fo=1, routed)           0.000     0.888    VIDEO/G2/creditsOffset0[5]
    SLICE_X11Y75         FDPE                                         r  VIDEO/G2/creditsOffset_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6336, routed)        0.817     0.817    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=176, routed)         0.817     0.817    VIDEO/G2/clk_25
    SLICE_X11Y75         FDPE                                         r  VIDEO/G2/creditsOffset_reg[5]/C
                         clock pessimism             -0.234     0.584    
    SLICE_X11Y75         FDPE (Hold_fdpe_C_D)         0.092     0.676    VIDEO/G2/creditsOffset_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.676    
                         arrival time                           0.888    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 VIDEO/G4/hcount_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VIDEO/G4/hQ_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_prescaler
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_prescaler rise@0.000ns - clk_25_prescaler rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.141ns (45.578%)  route 0.168ns (54.422%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.823ns
    Source Clock Delay      (SCD):    0.557ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6336, routed)        0.549     0.549    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=176, routed)         0.557     0.557    VIDEO/G4/clk_25
    SLICE_X15Y68         FDRE                                         r  VIDEO/G4/hcount_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y68         FDRE (Prop_fdre_C_Q)         0.141     0.698 r  VIDEO/G4/hcount_reg[5]/Q
                         net (fo=21, routed)          0.168     0.866    VIDEO/G4/hcount_reg[5]
    SLICE_X15Y69         FDRE                                         r  VIDEO/G4/hQ_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6336, routed)        0.817     0.817    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=176, routed)         0.823     0.823    VIDEO/G4/clk_25
    SLICE_X15Y69         FDRE                                         r  VIDEO/G4/hQ_reg[5]/C
                         clock pessimism             -0.254     0.570    
    SLICE_X15Y69         FDRE (Hold_fdre_C_D)         0.066     0.636    VIDEO/G4/hQ_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.636    
                         arrival time                           0.866    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 VIDEO/G4/hcount_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VIDEO/G4/hQ_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_prescaler
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_prescaler rise@0.000ns - clk_25_prescaler rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.141ns (44.439%)  route 0.176ns (55.561%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.824ns
    Source Clock Delay      (SCD):    0.558ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6336, routed)        0.549     0.549    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=176, routed)         0.558     0.558    VIDEO/G4/clk_25
    SLICE_X15Y67         FDRE                                         r  VIDEO/G4/hcount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y67         FDRE (Prop_fdre_C_Q)         0.141     0.699 r  VIDEO/G4/hcount_reg[0]/Q
                         net (fo=26, routed)          0.176     0.875    VIDEO/G4/hcount_reg[0]
    SLICE_X13Y68         FDRE                                         r  VIDEO/G4/hQ_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6336, routed)        0.817     0.817    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=176, routed)         0.824     0.824    VIDEO/G4/clk_25
    SLICE_X13Y68         FDRE                                         r  VIDEO/G4/hQ_reg[0]/C
                         clock pessimism             -0.254     0.571    
    SLICE_X13Y68         FDRE (Hold_fdre_C_D)         0.070     0.641    VIDEO/G4/hQ_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.641    
                         arrival time                           0.875    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 VIDEO/G3/RGB_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VIDEO/G4/red_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_prescaler
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_prescaler rise@0.000ns - clk_25_prescaler rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.190ns (53.289%)  route 0.167ns (46.711%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.828ns
    Source Clock Delay      (SCD):    0.559ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6336, routed)        0.549     0.549    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=176, routed)         0.559     0.559    VIDEO/G3/clk_25
    SLICE_X28Y35         FDRE                                         r  VIDEO/G3/RGB_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y35         FDRE (Prop_fdre_C_Q)         0.141     0.700 r  VIDEO/G3/RGB_reg[11]/Q
                         net (fo=2, routed)           0.167     0.866    VIDEO/G3/RGB[11]
    SLICE_X28Y36         LUT4 (Prop_lut4_I0_O)        0.049     0.915 r  VIDEO/G3/red[3]_i_2/O
                         net (fo=1, routed)           0.000     0.915    VIDEO/G4/red_reg[3]_0
    SLICE_X28Y36         FDRE                                         r  VIDEO/G4/red_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6336, routed)        0.817     0.817    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=176, routed)         0.828     0.828    VIDEO/G4/clk_25
    SLICE_X28Y36         FDRE                                         r  VIDEO/G4/red_reg[3]/C
                         clock pessimism             -0.254     0.574    
    SLICE_X28Y36         FDRE (Hold_fdre_C_D)         0.107     0.681    VIDEO/G4/red_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.681    
                         arrival time                           0.915    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 VIDEO/G4/vcount_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VIDEO/G4/vcount_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_prescaler
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_prescaler rise@0.000ns - clk_25_prescaler rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.186ns (50.039%)  route 0.186ns (49.961%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.824ns
    Source Clock Delay      (SCD):    0.557ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6336, routed)        0.549     0.549    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=176, routed)         0.557     0.557    VIDEO/G4/clk_25
    SLICE_X9Y68          FDRE                                         r  VIDEO/G4/vcount_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y68          FDRE (Prop_fdre_C_Q)         0.141     0.698 r  VIDEO/G4/vcount_reg[4]/Q
                         net (fo=16, routed)          0.186     0.883    VIDEO/G4/vcount_reg[4]
    SLICE_X8Y68          LUT6 (Prop_lut6_I5_O)        0.045     0.928 r  VIDEO/G4/vcount[8]_i_1/O
                         net (fo=1, routed)           0.000     0.928    VIDEO/G4/vcount[8]_i_1_n_0
    SLICE_X8Y68          FDRE                                         r  VIDEO/G4/vcount_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6336, routed)        0.817     0.817    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=176, routed)         0.824     0.824    VIDEO/G4/clk_25
    SLICE_X8Y68          FDRE                                         r  VIDEO/G4/vcount_reg[8]/C
                         clock pessimism             -0.255     0.570    
    SLICE_X8Y68          FDRE (Hold_fdre_C_D)         0.121     0.691    VIDEO/G4/vcount_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.691    
                         arrival time                           0.928    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 VIDEO/G4/vcount_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VIDEO/G4/vcount_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_prescaler
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_prescaler rise@0.000ns - clk_25_prescaler rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.186ns (49.905%)  route 0.187ns (50.095%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.824ns
    Source Clock Delay      (SCD):    0.557ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6336, routed)        0.549     0.549    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=176, routed)         0.557     0.557    VIDEO/G4/clk_25
    SLICE_X9Y68          FDRE                                         r  VIDEO/G4/vcount_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y68          FDRE (Prop_fdre_C_Q)         0.141     0.698 r  VIDEO/G4/vcount_reg[4]/Q
                         net (fo=16, routed)          0.187     0.884    VIDEO/G4/vcount_reg[4]
    SLICE_X8Y68          LUT5 (Prop_lut5_I1_O)        0.045     0.929 r  VIDEO/G4/vcount[7]_i_1/O
                         net (fo=1, routed)           0.000     0.929    VIDEO/G4/vcount[7]_i_1_n_0
    SLICE_X8Y68          FDRE                                         r  VIDEO/G4/vcount_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6336, routed)        0.817     0.817    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=176, routed)         0.824     0.824    VIDEO/G4/clk_25
    SLICE_X8Y68          FDRE                                         r  VIDEO/G4/vcount_reg[7]/C
                         clock pessimism             -0.255     0.570    
    SLICE_X8Y68          FDRE (Hold_fdre_C_D)         0.120     0.690    VIDEO/G4/vcount_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.690    
                         arrival time                           0.929    
  -------------------------------------------------------------------
                         slack                                  0.240    

Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 VIDEO/G2/creditsOffset_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VIDEO/G2/creditsOffset_reg[4]/D
                            (rising edge-triggered cell FDPE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_prescaler
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_prescaler rise@0.000ns - clk_25_prescaler rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.184ns (51.942%)  route 0.170ns (48.058%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.817ns
    Source Clock Delay      (SCD):    0.551ns
    Clock Pessimism Removal (CPR):    0.267ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6336, routed)        0.549     0.549    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=176, routed)         0.551     0.551    VIDEO/G2/clk_25
    SLICE_X11Y75         FDPE                                         r  VIDEO/G2/creditsOffset_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y75         FDPE (Prop_fdpe_C_Q)         0.141     0.692 r  VIDEO/G2/creditsOffset_reg[1]/Q
                         net (fo=6, routed)           0.170     0.862    VIDEO/G2/creditsOffset_reg_n_0_[1]
    SLICE_X11Y75         LUT5 (Prop_lut5_I2_O)        0.043     0.905 r  VIDEO/G2/creditsOffset[4]_i_1/O
                         net (fo=1, routed)           0.000     0.905    VIDEO/G2/creditsOffset0[4]
    SLICE_X11Y75         FDPE                                         r  VIDEO/G2/creditsOffset_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6336, routed)        0.817     0.817    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=176, routed)         0.817     0.817    VIDEO/G2/clk_25
    SLICE_X11Y75         FDPE                                         r  VIDEO/G2/creditsOffset_reg[4]/C
                         clock pessimism             -0.267     0.551    
    SLICE_X11Y75         FDPE (Hold_fdpe_C_D)         0.107     0.658    VIDEO/G2/creditsOffset_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.658    
                         arrival time                           0.905    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 VIDEO/G3/ROM4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VIDEO/G3/ROM4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_prescaler
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_prescaler rise@0.000ns - clk_25_prescaler rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.141ns (44.419%)  route 0.176ns (55.582%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.831ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6336, routed)        0.549     0.549    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=176, routed)         0.561     0.561    VIDEO/G3/ROM4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X29Y38         FDRE                                         r  VIDEO/G3/ROM4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y38         FDRE (Prop_fdre_C_Q)         0.141     0.702 r  VIDEO/G3/ROM4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/Q
                         net (fo=1, routed)           0.176     0.878    VIDEO/G3/ROM4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe
    SLICE_X29Y38         FDRE                                         r  VIDEO/G3/ROM4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6336, routed)        0.817     0.817    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=176, routed)         0.831     0.831    VIDEO/G3/ROM4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X29Y38         FDRE                                         r  VIDEO/G3/ROM4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
                         clock pessimism             -0.270     0.561    
    SLICE_X29Y38         FDRE (Hold_fdre_C_D)         0.070     0.631    VIDEO/G3/ROM4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.631    
                         arrival time                           0.878    
  -------------------------------------------------------------------
                         slack                                  0.247    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_25_prescaler
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         40.000      37.424     RAMB36_X2Y2      VIDEO/G3/ROM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X2Y2      VIDEO/G3/ROM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         40.000      37.424     RAMB36_X2Y4      VIDEO/G3/ROM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X2Y4      VIDEO/G3/ROM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         40.000      37.424     RAMB36_X2Y5      VIDEO/G3/ROM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X2Y5      VIDEO/G3/ROM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         40.000      37.424     RAMB36_X1Y2      VIDEO/G3/ROM2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X1Y2      VIDEO/G3/ROM2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         40.000      37.424     RAMB36_X1Y4      VIDEO/G3/ROM2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X1Y4      VIDEO/G3/ROM2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y0  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X12Y80     VIDEO/G2/active_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X12Y80     VIDEO/G2/active_reg/C
Low Pulse Width   Slow    FDPE/C              n/a            0.500         20.000      19.500     SLICE_X9Y75      VIDEO/G2/creditsOffset_reg[0]/C
Low Pulse Width   Fast    FDPE/C              n/a            0.500         20.000      19.500     SLICE_X9Y75      VIDEO/G2/creditsOffset_reg[0]/C
Low Pulse Width   Slow    FDPE/C              n/a            0.500         20.000      19.500     SLICE_X11Y75     VIDEO/G2/creditsOffset_reg[1]/C
Low Pulse Width   Fast    FDPE/C              n/a            0.500         20.000      19.500     SLICE_X11Y75     VIDEO/G2/creditsOffset_reg[1]/C
Low Pulse Width   Slow    FDPE/C              n/a            0.500         20.000      19.500     SLICE_X11Y75     VIDEO/G2/creditsOffset_reg[2]/C
Low Pulse Width   Fast    FDPE/C              n/a            0.500         20.000      19.500     SLICE_X11Y75     VIDEO/G2/creditsOffset_reg[2]/C
Low Pulse Width   Slow    FDPE/C              n/a            0.500         20.000      19.500     SLICE_X11Y75     VIDEO/G2/creditsOffset_reg[3]/C
Low Pulse Width   Fast    FDPE/C              n/a            0.500         20.000      19.500     SLICE_X11Y75     VIDEO/G2/creditsOffset_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X12Y80     VIDEO/G2/active_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X12Y80     VIDEO/G2/active_reg/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         20.000      19.500     SLICE_X9Y75      VIDEO/G2/creditsOffset_reg[0]/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         20.000      19.500     SLICE_X9Y75      VIDEO/G2/creditsOffset_reg[0]/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         20.000      19.500     SLICE_X11Y75     VIDEO/G2/creditsOffset_reg[1]/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         20.000      19.500     SLICE_X11Y75     VIDEO/G2/creditsOffset_reg[1]/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         20.000      19.500     SLICE_X11Y75     VIDEO/G2/creditsOffset_reg[2]/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         20.000      19.500     SLICE_X11Y75     VIDEO/G2/creditsOffset_reg[2]/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         20.000      19.500     SLICE_X11Y75     VIDEO/G2/creditsOffset_reg[3]/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         20.000      19.500     SLICE_X11Y75     VIDEO/G2/creditsOffset_reg[3]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_prescaler
  To Clock:  clkfbout_prescaler

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_prescaler
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { VIDEO/G0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y3    VIDEO/G0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  VIDEO/G0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  VIDEO/G0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  VIDEO/G0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  VIDEO/G0/inst/mmcm_adv_inst/CLKFBOUT



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay         12374 Endpoints
Min Delay         12374 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 UART/USOUND/PLAYHZ/counter_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            UART/USOUND/PLAYHZ/o_Sound_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        103.500ns  (logic 46.831ns (45.247%)  route 56.670ns (54.753%))
  Logic Levels:           199  (CARRY4=166 FDRE=1 LUT1=4 LUT2=6 LUT3=1 LUT4=20 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y54         FDRE                         0.000     0.000 r  UART/USOUND/PLAYHZ/counter_reg[1]/C
    SLICE_X50Y54         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  UART/USOUND/PLAYHZ/counter_reg[1]/Q
                         net (fo=2, routed)           0.669     1.187    UART/USOUND/PLAYHZ/counter_reg[1]
    SLICE_X48Y54         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     1.843 r  UART/USOUND/PLAYHZ/i___72__0_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.843    UART/USOUND/PLAYHZ/i___72__0_i_2_n_0
    SLICE_X48Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.957 r  UART/USOUND/PLAYHZ/i___18__0_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.957    UART/USOUND/PLAYHZ/i___18__0_i_2_n_0
    SLICE_X48Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.071 r  UART/USOUND/PLAYHZ/i___64__0_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.071    UART/USOUND/PLAYHZ/i___64__0_i_2_n_0
    SLICE_X48Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.185 r  UART/USOUND/PLAYHZ/i___10__0_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.185    UART/USOUND/PLAYHZ/i___10__0_i_2_n_0
    SLICE_X48Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.299 r  UART/USOUND/PLAYHZ/i___6__0_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.299    UART/USOUND/PLAYHZ/i___6__0_i_2_n_0
    SLICE_X48Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.413 r  UART/USOUND/PLAYHZ/i___52__0_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.413    UART/USOUND/PLAYHZ/i___52__0_i_2_n_0
    SLICE_X48Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.527 r  UART/USOUND/PLAYHZ/i___172__0_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.527    UART/USOUND/PLAYHZ/i___172__0_i_2_n_0
    SLICE_X48Y61         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.766 r  UART/USOUND/PLAYHZ/i___175_i_2/O[2]
                         net (fo=366, routed)         5.580     8.346    UART/USOUND/PLAYHZ/i___175_i_2_n_5
    SLICE_X35Y78         LUT3 (Prop_lut3_I1_O)        0.302     8.648 r  UART/USOUND/PLAYHZ/i___474_i_23/O
                         net (fo=1, routed)           0.000     8.648    UART/USOUND/PLAYHZ/i___474_i_23_n_0
    SLICE_X35Y78         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     9.228 f  UART/USOUND/PLAYHZ/i___474_i_19/O[2]
                         net (fo=1, routed)           0.814    10.042    UART/USOUND/PLAYHZ/i___474_i_19_n_5
    SLICE_X35Y76         LUT1 (Prop_lut1_I0_O)        0.302    10.344 r  UART/USOUND/PLAYHZ/i___474_i_20/O
                         net (fo=1, routed)           0.000    10.344    UART/USOUND/PLAYHZ/i___474_i_20_n_0
    SLICE_X35Y76         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    10.742 r  UART/USOUND/PLAYHZ/i___474_i_14/CO[3]
                         net (fo=1, routed)           0.000    10.742    UART/USOUND/PLAYHZ/i___474_i_14_n_0
    SLICE_X35Y77         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.076 f  UART/USOUND/PLAYHZ/i___472_i_11/O[1]
                         net (fo=1, routed)           0.671    11.747    UART/USOUND/PLAYHZ/i___472_i_11_n_6
    SLICE_X34Y75         LUT1 (Prop_lut1_I0_O)        0.303    12.050 r  UART/USOUND/PLAYHZ/i___474_i_12/O
                         net (fo=1, routed)           0.000    12.050    UART/USOUND/PLAYHZ/i___474_i_12_n_0
    SLICE_X34Y75         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    12.426 r  UART/USOUND/PLAYHZ/i___474_i_8/CO[3]
                         net (fo=1, routed)           0.000    12.426    UART/USOUND/PLAYHZ/i___474_i_8_n_0
    SLICE_X34Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.543 r  UART/USOUND/PLAYHZ/i___472_i_6/CO[3]
                         net (fo=1, routed)           0.000    12.543    UART/USOUND/PLAYHZ/i___472_i_6_n_0
    SLICE_X34Y77         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.700 f  UART/USOUND/PLAYHZ/i___469_i_13/CO[1]
                         net (fo=3, routed)           1.147    13.847    UART/USOUND/PLAYHZ/i___469_i_13_n_2
    SLICE_X30Y76         LUT1 (Prop_lut1_I0_O)        0.332    14.179 r  UART/USOUND/PLAYHZ/i___469_i_12__0/O
                         net (fo=1, routed)           0.000    14.179    UART/USOUND/PLAYHZ/i___469_i_12__0_n_0
    SLICE_X30Y76         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    14.555 r  UART/USOUND/PLAYHZ/i___469_i_7/CO[3]
                         net (fo=1, routed)           0.000    14.555    UART/USOUND/PLAYHZ/i___469_i_7_n_0
    SLICE_X30Y77         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    14.774 f  UART/USOUND/PLAYHZ/i___469_i_3/O[0]
                         net (fo=1, routed)           0.946    15.720    UART/USOUND/PLAYHZ/i___469_i_3_n_7
    SLICE_X32Y79         LUT1 (Prop_lut1_I0_O)        0.295    16.015 r  UART/USOUND/PLAYHZ/i___469_i_5__0/O
                         net (fo=1, routed)           0.000    16.015    UART/USOUND/PLAYHZ/i___469_i_5__0_n_0
    SLICE_X32Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.565 r  UART/USOUND/PLAYHZ/i___469_i_1/CO[3]
                         net (fo=29, routed)          1.901    18.466    UART/USOUND/PLAYHZ/i___469_i_1_n_0
    SLICE_X33Y75         LUT4 (Prop_lut4_I0_O)        0.124    18.590 r  UART/USOUND/PLAYHZ/i___171__0/O
                         net (fo=1, routed)           0.000    18.590    UART/USOUND/PLAYHZ/i___171__0_n_0
    SLICE_X33Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.140 r  UART/USOUND/PLAYHZ/i___487_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.140    UART/USOUND/PLAYHZ/i___487_i_1_n_0
    SLICE_X33Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.254 r  UART/USOUND/PLAYHZ/i___486_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.254    UART/USOUND/PLAYHZ/i___486_i_1_n_0
    SLICE_X33Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.368 r  UART/USOUND/PLAYHZ/i___483_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.368    UART/USOUND/PLAYHZ/i___483_i_1_n_0
    SLICE_X33Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.482 r  UART/USOUND/PLAYHZ/i___481_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.482    UART/USOUND/PLAYHZ/i___481_i_1_n_0
    SLICE_X33Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.596 r  UART/USOUND/PLAYHZ/i___480_i_2/CO[3]
                         net (fo=1, routed)           0.000    19.596    UART/USOUND/PLAYHZ/i___480_i_2_n_0
    SLICE_X33Y80         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    19.867 r  UART/USOUND/PLAYHZ/i___480_i_1/CO[0]
                         net (fo=29, routed)          1.699    21.566    UART/USOUND/PLAYHZ/i___480_i_1_n_3
    SLICE_X31Y75         LUT2 (Prop_lut2_I0_O)        0.373    21.939 r  UART/USOUND/PLAYHZ/i___498_i_3/O
                         net (fo=1, routed)           0.000    21.939    UART/USOUND/PLAYHZ/i___498_i_3_n_0
    SLICE_X31Y75         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    22.340 r  UART/USOUND/PLAYHZ/i___498_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.340    UART/USOUND/PLAYHZ/i___498_i_1_n_0
    SLICE_X31Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.454 r  UART/USOUND/PLAYHZ/i___497_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.454    UART/USOUND/PLAYHZ/i___497_i_1_n_0
    SLICE_X31Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.568 r  UART/USOUND/PLAYHZ/i___494_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.568    UART/USOUND/PLAYHZ/i___494_i_1_n_0
    SLICE_X31Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.682 r  UART/USOUND/PLAYHZ/i___492_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.682    UART/USOUND/PLAYHZ/i___492_i_1_n_0
    SLICE_X31Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.796 r  UART/USOUND/PLAYHZ/i___491_i_2/CO[3]
                         net (fo=1, routed)           0.000    22.796    UART/USOUND/PLAYHZ/i___491_i_2_n_0
    SLICE_X31Y80         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    23.067 r  UART/USOUND/PLAYHZ/i___491_i_1/CO[0]
                         net (fo=29, routed)          2.030    25.097    UART/USOUND/PLAYHZ/i___491_i_1_n_3
    SLICE_X31Y69         LUT4 (Prop_lut4_I0_O)        0.373    25.470 r  UART/USOUND/PLAYHZ/i___163__0/O
                         net (fo=1, routed)           0.000    25.470    UART/USOUND/PLAYHZ/i___163__0_n_0
    SLICE_X31Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.020 r  UART/USOUND/PLAYHZ/i___509_i_1/CO[3]
                         net (fo=1, routed)           0.000    26.020    UART/USOUND/PLAYHZ/i___509_i_1_n_0
    SLICE_X31Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.134 r  UART/USOUND/PLAYHZ/i___508_i_1/CO[3]
                         net (fo=1, routed)           0.000    26.134    UART/USOUND/PLAYHZ/i___508_i_1_n_0
    SLICE_X31Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.248 r  UART/USOUND/PLAYHZ/i___505_i_1/CO[3]
                         net (fo=1, routed)           0.000    26.248    UART/USOUND/PLAYHZ/i___505_i_1_n_0
    SLICE_X31Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.362 r  UART/USOUND/PLAYHZ/i___503_i_1/CO[3]
                         net (fo=1, routed)           0.000    26.362    UART/USOUND/PLAYHZ/i___503_i_1_n_0
    SLICE_X31Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.476 r  UART/USOUND/PLAYHZ/i___502_i_2/CO[3]
                         net (fo=1, routed)           0.000    26.476    UART/USOUND/PLAYHZ/i___502_i_2_n_0
    SLICE_X31Y74         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    26.747 r  UART/USOUND/PLAYHZ/i___502_i_1/CO[0]
                         net (fo=29, routed)          1.414    28.160    UART/USOUND/PLAYHZ/i___502_i_1_n_3
    SLICE_X35Y70         LUT2 (Prop_lut2_I0_O)        0.373    28.533 r  UART/USOUND/PLAYHZ/i___520_i_3/O
                         net (fo=1, routed)           0.000    28.533    UART/USOUND/PLAYHZ/i___520_i_3_n_0
    SLICE_X35Y70         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    28.934 r  UART/USOUND/PLAYHZ/i___520_i_1/CO[3]
                         net (fo=1, routed)           0.000    28.934    UART/USOUND/PLAYHZ/i___520_i_1_n_0
    SLICE_X35Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.048 r  UART/USOUND/PLAYHZ/i___519_i_1/CO[3]
                         net (fo=1, routed)           0.000    29.048    UART/USOUND/PLAYHZ/i___519_i_1_n_0
    SLICE_X35Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.162 r  UART/USOUND/PLAYHZ/i___516_i_1/CO[3]
                         net (fo=1, routed)           0.000    29.162    UART/USOUND/PLAYHZ/i___516_i_1_n_0
    SLICE_X35Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.276 r  UART/USOUND/PLAYHZ/i___514_i_1/CO[3]
                         net (fo=1, routed)           0.000    29.276    UART/USOUND/PLAYHZ/i___514_i_1_n_0
    SLICE_X35Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.390 r  UART/USOUND/PLAYHZ/i___513_i_2/CO[3]
                         net (fo=1, routed)           0.009    29.399    UART/USOUND/PLAYHZ/i___513_i_2_n_0
    SLICE_X35Y75         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    29.670 r  UART/USOUND/PLAYHZ/i___513_i_1/CO[0]
                         net (fo=29, routed)          1.858    31.529    UART/USOUND/PLAYHZ/i___513_i_1_n_3
    SLICE_X29Y70         LUT4 (Prop_lut4_I0_O)        0.373    31.902 r  UART/USOUND/PLAYHZ/i___155__0/O
                         net (fo=1, routed)           0.000    31.902    UART/USOUND/PLAYHZ/i___155__0_n_0
    SLICE_X29Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    32.452 r  UART/USOUND/PLAYHZ/i___700_i_2/CO[3]
                         net (fo=1, routed)           0.000    32.452    UART/USOUND/PLAYHZ/i___700_i_2_n_0
    SLICE_X29Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.566 r  UART/USOUND/PLAYHZ/i___703_i_1/CO[3]
                         net (fo=1, routed)           0.000    32.566    UART/USOUND/PLAYHZ/i___703_i_1_n_0
    SLICE_X29Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.680 r  UART/USOUND/PLAYHZ/i___705_i_1/CO[3]
                         net (fo=1, routed)           0.000    32.680    UART/USOUND/PLAYHZ/i___705_i_1_n_0
    SLICE_X29Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.794 r  UART/USOUND/PLAYHZ/i___702_i_1/CO[3]
                         net (fo=1, routed)           0.000    32.794    UART/USOUND/PLAYHZ/i___702_i_1_n_0
    SLICE_X29Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.908 r  UART/USOUND/PLAYHZ/i___701_i_1/CO[3]
                         net (fo=1, routed)           0.009    32.917    UART/USOUND/PLAYHZ/i___701_i_1_n_0
    SLICE_X29Y75         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    33.188 r  UART/USOUND/PLAYHZ/i___700_i_1/CO[0]
                         net (fo=29, routed)          1.826    35.014    UART/USOUND/PLAYHZ/i___700_i_1_n_3
    SLICE_X28Y70         LUT4 (Prop_lut4_I0_O)        0.373    35.387 r  UART/USOUND/PLAYHZ/i___151__0/O
                         net (fo=1, routed)           0.000    35.387    UART/USOUND/PLAYHZ/i___151__0_n_0
    SLICE_X28Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    35.937 r  UART/USOUND/PLAYHZ/i___711_i_2/CO[3]
                         net (fo=1, routed)           0.000    35.937    UART/USOUND/PLAYHZ/i___711_i_2_n_0
    SLICE_X28Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.051 r  UART/USOUND/PLAYHZ/i___714_i_1/CO[3]
                         net (fo=1, routed)           0.000    36.051    UART/USOUND/PLAYHZ/i___714_i_1_n_0
    SLICE_X28Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.165 r  UART/USOUND/PLAYHZ/i___716_i_1/CO[3]
                         net (fo=1, routed)           0.000    36.165    UART/USOUND/PLAYHZ/i___716_i_1_n_0
    SLICE_X28Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.279 r  UART/USOUND/PLAYHZ/i___713_i_1/CO[3]
                         net (fo=1, routed)           0.000    36.279    UART/USOUND/PLAYHZ/i___713_i_1_n_0
    SLICE_X28Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.393 r  UART/USOUND/PLAYHZ/i___712_i_1/CO[3]
                         net (fo=1, routed)           0.009    36.402    UART/USOUND/PLAYHZ/i___712_i_1_n_0
    SLICE_X28Y75         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    36.673 r  UART/USOUND/PLAYHZ/i___711_i_1/CO[0]
                         net (fo=29, routed)          1.994    38.667    UART/USOUND/PLAYHZ/i___711_i_1_n_3
    SLICE_X28Y64         LUT4 (Prop_lut4_I0_O)        0.373    39.040 r  UART/USOUND/PLAYHZ/i___147__0/O
                         net (fo=1, routed)           0.000    39.040    UART/USOUND/PLAYHZ/i___147__0_n_0
    SLICE_X28Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    39.590 r  UART/USOUND/PLAYHZ/i___531_i_1/CO[3]
                         net (fo=1, routed)           0.000    39.590    UART/USOUND/PLAYHZ/i___531_i_1_n_0
    SLICE_X28Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.704 r  UART/USOUND/PLAYHZ/i___524_i_2/CO[3]
                         net (fo=1, routed)           0.000    39.704    UART/USOUND/PLAYHZ/i___524_i_2_n_0
    SLICE_X28Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.818 r  UART/USOUND/PLAYHZ/i___528_i_1/CO[3]
                         net (fo=1, routed)           0.000    39.818    UART/USOUND/PLAYHZ/i___528_i_1_n_0
    SLICE_X28Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.932 r  UART/USOUND/PLAYHZ/i___526_i_1/CO[3]
                         net (fo=1, routed)           0.000    39.932    UART/USOUND/PLAYHZ/i___526_i_1_n_0
    SLICE_X28Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.046 r  UART/USOUND/PLAYHZ/i___525_i_1/CO[3]
                         net (fo=1, routed)           0.000    40.046    UART/USOUND/PLAYHZ/i___525_i_1_n_0
    SLICE_X28Y69         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    40.317 r  UART/USOUND/PLAYHZ/i___524_i_1/CO[0]
                         net (fo=29, routed)          1.429    41.746    UART/USOUND/PLAYHZ/i___524_i_1_n_3
    SLICE_X29Y64         LUT2 (Prop_lut2_I0_O)        0.373    42.119 r  UART/USOUND/PLAYHZ/i___542_i_3/O
                         net (fo=1, routed)           0.000    42.119    UART/USOUND/PLAYHZ/i___542_i_3_n_0
    SLICE_X29Y64         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    42.520 r  UART/USOUND/PLAYHZ/i___542_i_1/CO[3]
                         net (fo=1, routed)           0.000    42.520    UART/USOUND/PLAYHZ/i___542_i_1_n_0
    SLICE_X29Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.634 r  UART/USOUND/PLAYHZ/i___541_i_1/CO[3]
                         net (fo=1, routed)           0.000    42.634    UART/USOUND/PLAYHZ/i___541_i_1_n_0
    SLICE_X29Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.748 r  UART/USOUND/PLAYHZ/i___535_i_2/CO[3]
                         net (fo=1, routed)           0.000    42.748    UART/USOUND/PLAYHZ/i___535_i_2_n_0
    SLICE_X29Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.862 r  UART/USOUND/PLAYHZ/i___537_i_1/CO[3]
                         net (fo=1, routed)           0.000    42.862    UART/USOUND/PLAYHZ/i___537_i_1_n_0
    SLICE_X29Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.976 r  UART/USOUND/PLAYHZ/i___536_i_1/CO[3]
                         net (fo=1, routed)           0.000    42.976    UART/USOUND/PLAYHZ/i___536_i_1_n_0
    SLICE_X29Y69         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    43.247 r  UART/USOUND/PLAYHZ/i___535_i_1/CO[0]
                         net (fo=29, routed)          1.567    44.814    UART/USOUND/PLAYHZ/i___535_i_1_n_3
    SLICE_X30Y66         LUT4 (Prop_lut4_I0_O)        0.373    45.187 r  UART/USOUND/PLAYHZ/i___139__0/O
                         net (fo=1, routed)           0.000    45.187    UART/USOUND/PLAYHZ/i___139__0_n_0
    SLICE_X30Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    45.720 r  UART/USOUND/PLAYHZ/i___553_i_1/CO[3]
                         net (fo=1, routed)           0.000    45.720    UART/USOUND/PLAYHZ/i___553_i_1_n_0
    SLICE_X30Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.837 r  UART/USOUND/PLAYHZ/i___552_i_1/CO[3]
                         net (fo=1, routed)           0.000    45.837    UART/USOUND/PLAYHZ/i___552_i_1_n_0
    SLICE_X30Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.954 r  UART/USOUND/PLAYHZ/i___546_i_2/CO[3]
                         net (fo=1, routed)           0.000    45.954    UART/USOUND/PLAYHZ/i___546_i_2_n_0
    SLICE_X30Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.071 r  UART/USOUND/PLAYHZ/i___548_i_1/CO[3]
                         net (fo=1, routed)           0.000    46.071    UART/USOUND/PLAYHZ/i___548_i_1_n_0
    SLICE_X30Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.188 r  UART/USOUND/PLAYHZ/i___547_i_1/CO[3]
                         net (fo=1, routed)           0.000    46.188    UART/USOUND/PLAYHZ/i___547_i_1_n_0
    SLICE_X30Y71         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    46.442 r  UART/USOUND/PLAYHZ/i___546_i_1/CO[0]
                         net (fo=29, routed)          1.933    48.376    UART/USOUND/PLAYHZ/i___546_i_1_n_3
    SLICE_X32Y66         LUT4 (Prop_lut4_I0_O)        0.367    48.743 r  UART/USOUND/PLAYHZ/i___135__0/O
                         net (fo=1, routed)           0.000    48.743    UART/USOUND/PLAYHZ/i___135__0_n_0
    SLICE_X32Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    49.293 r  UART/USOUND/PLAYHZ/i___564_i_1/CO[3]
                         net (fo=1, routed)           0.000    49.293    UART/USOUND/PLAYHZ/i___564_i_1_n_0
    SLICE_X32Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.407 r  UART/USOUND/PLAYHZ/i___563_i_1/CO[3]
                         net (fo=1, routed)           0.000    49.407    UART/USOUND/PLAYHZ/i___563_i_1_n_0
    SLICE_X32Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.521 r  UART/USOUND/PLAYHZ/i___560_i_1/CO[3]
                         net (fo=1, routed)           0.000    49.521    UART/USOUND/PLAYHZ/i___560_i_1_n_0
    SLICE_X32Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.635 r  UART/USOUND/PLAYHZ/i___557_i_2/CO[3]
                         net (fo=1, routed)           0.000    49.635    UART/USOUND/PLAYHZ/i___557_i_2_n_0
    SLICE_X32Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.749 r  UART/USOUND/PLAYHZ/i___558_i_1/CO[3]
                         net (fo=1, routed)           0.000    49.749    UART/USOUND/PLAYHZ/i___558_i_1_n_0
    SLICE_X32Y71         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    50.020 r  UART/USOUND/PLAYHZ/i___557_i_1/CO[0]
                         net (fo=29, routed)          1.528    51.547    UART/USOUND/PLAYHZ/i___557_i_1_n_3
    SLICE_X33Y66         LUT4 (Prop_lut4_I0_O)        0.373    51.920 r  UART/USOUND/PLAYHZ/i___131__0/O
                         net (fo=1, routed)           0.000    51.920    UART/USOUND/PLAYHZ/i___131__0_n_0
    SLICE_X33Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    52.470 r  UART/USOUND/PLAYHZ/i___575_i_1/CO[3]
                         net (fo=1, routed)           0.000    52.470    UART/USOUND/PLAYHZ/i___575_i_1_n_0
    SLICE_X33Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.584 r  UART/USOUND/PLAYHZ/i___574_i_1/CO[3]
                         net (fo=1, routed)           0.000    52.584    UART/USOUND/PLAYHZ/i___574_i_1_n_0
    SLICE_X33Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.698 r  UART/USOUND/PLAYHZ/i___571_i_1/CO[3]
                         net (fo=1, routed)           0.000    52.698    UART/USOUND/PLAYHZ/i___571_i_1_n_0
    SLICE_X33Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.812 r  UART/USOUND/PLAYHZ/i___568_i_2/CO[3]
                         net (fo=1, routed)           0.000    52.812    UART/USOUND/PLAYHZ/i___568_i_2_n_0
    SLICE_X33Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.926 r  UART/USOUND/PLAYHZ/i___569_i_1/CO[3]
                         net (fo=1, routed)           0.000    52.926    UART/USOUND/PLAYHZ/i___569_i_1_n_0
    SLICE_X33Y71         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    53.197 r  UART/USOUND/PLAYHZ/i___568_i_1/CO[0]
                         net (fo=29, routed)          2.064    55.262    UART/USOUND/PLAYHZ/i___568_i_1_n_3
    SLICE_X31Y63         LUT4 (Prop_lut4_I0_O)        0.373    55.635 r  UART/USOUND/PLAYHZ/i___127__0/O
                         net (fo=1, routed)           0.000    55.635    UART/USOUND/PLAYHZ/i___127__0_n_0
    SLICE_X31Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    56.185 r  UART/USOUND/PLAYHZ/i___586_i_1/CO[3]
                         net (fo=1, routed)           0.000    56.185    UART/USOUND/PLAYHZ/i___586_i_1_n_0
    SLICE_X31Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.299 r  UART/USOUND/PLAYHZ/i___585_i_1/CO[3]
                         net (fo=1, routed)           0.000    56.299    UART/USOUND/PLAYHZ/i___585_i_1_n_0
    SLICE_X31Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.412 r  UART/USOUND/PLAYHZ/i___582_i_1/CO[3]
                         net (fo=1, routed)           0.000    56.412    UART/USOUND/PLAYHZ/i___582_i_1_n_0
    SLICE_X31Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.526 r  UART/USOUND/PLAYHZ/i___580_i_1/CO[3]
                         net (fo=1, routed)           0.000    56.526    UART/USOUND/PLAYHZ/i___580_i_1_n_0
    SLICE_X31Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.640 r  UART/USOUND/PLAYHZ/i___579_i_2/CO[3]
                         net (fo=1, routed)           0.000    56.640    UART/USOUND/PLAYHZ/i___579_i_2_n_0
    SLICE_X31Y68         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    56.911 r  UART/USOUND/PLAYHZ/i___579_i_1/CO[0]
                         net (fo=29, routed)          1.710    58.621    UART/USOUND/PLAYHZ/i___579_i_1_n_3
    SLICE_X37Y60         LUT4 (Prop_lut4_I0_O)        0.373    58.994 r  UART/USOUND/PLAYHZ/i___123__0/O
                         net (fo=1, routed)           0.000    58.994    UART/USOUND/PLAYHZ/i___123__0_n_0
    SLICE_X37Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    59.544 r  UART/USOUND/PLAYHZ/i___597_i_1/CO[3]
                         net (fo=1, routed)           0.000    59.544    UART/USOUND/PLAYHZ/i___597_i_1_n_0
    SLICE_X37Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.658 r  UART/USOUND/PLAYHZ/i___596_i_1/CO[3]
                         net (fo=1, routed)           0.000    59.658    UART/USOUND/PLAYHZ/i___596_i_1_n_0
    SLICE_X37Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.772 r  UART/USOUND/PLAYHZ/i___593_i_1/CO[3]
                         net (fo=1, routed)           0.000    59.772    UART/USOUND/PLAYHZ/i___593_i_1_n_0
    SLICE_X37Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.886 r  UART/USOUND/PLAYHZ/i___591_i_1/CO[3]
                         net (fo=1, routed)           0.000    59.886    UART/USOUND/PLAYHZ/i___591_i_1_n_0
    SLICE_X37Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.000 r  UART/USOUND/PLAYHZ/i___590_i_2/CO[3]
                         net (fo=1, routed)           0.000    60.000    UART/USOUND/PLAYHZ/i___590_i_2_n_0
    SLICE_X37Y65         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    60.271 r  UART/USOUND/PLAYHZ/i___590_i_1/CO[0]
                         net (fo=29, routed)          1.310    61.581    UART/USOUND/PLAYHZ/i___590_i_1_n_3
    SLICE_X38Y60         LUT4 (Prop_lut4_I0_O)        0.373    61.954 r  UART/USOUND/PLAYHZ/i___119__0/O
                         net (fo=1, routed)           0.000    61.954    UART/USOUND/PLAYHZ/i___119__0_n_0
    SLICE_X38Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    62.487 r  UART/USOUND/PLAYHZ/i___608_i_1/CO[3]
                         net (fo=1, routed)           0.000    62.487    UART/USOUND/PLAYHZ/i___608_i_1_n_0
    SLICE_X38Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.604 r  UART/USOUND/PLAYHZ/i___607_i_1/CO[3]
                         net (fo=1, routed)           0.000    62.604    UART/USOUND/PLAYHZ/i___607_i_1_n_0
    SLICE_X38Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.721 r  UART/USOUND/PLAYHZ/i___604_i_1/CO[3]
                         net (fo=1, routed)           0.000    62.721    UART/USOUND/PLAYHZ/i___604_i_1_n_0
    SLICE_X38Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.838 r  UART/USOUND/PLAYHZ/i___602_i_1/CO[3]
                         net (fo=1, routed)           0.000    62.838    UART/USOUND/PLAYHZ/i___602_i_1_n_0
    SLICE_X38Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.955 r  UART/USOUND/PLAYHZ/i___601_i_2/CO[3]
                         net (fo=1, routed)           0.000    62.955    UART/USOUND/PLAYHZ/i___601_i_2_n_0
    SLICE_X38Y65         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    63.209 r  UART/USOUND/PLAYHZ/i___601_i_1/CO[0]
                         net (fo=29, routed)          2.026    65.236    UART/USOUND/PLAYHZ/i___601_i_1_n_3
    SLICE_X43Y58         LUT2 (Prop_lut2_I0_O)        0.367    65.603 r  UART/USOUND/PLAYHZ/i___619_i_3/O
                         net (fo=1, routed)           0.000    65.603    UART/USOUND/PLAYHZ/i___619_i_3_n_0
    SLICE_X43Y58         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    66.004 r  UART/USOUND/PLAYHZ/i___619_i_1/CO[3]
                         net (fo=1, routed)           0.000    66.004    UART/USOUND/PLAYHZ/i___619_i_1_n_0
    SLICE_X43Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.118 r  UART/USOUND/PLAYHZ/i___618_i_1/CO[3]
                         net (fo=1, routed)           0.000    66.118    UART/USOUND/PLAYHZ/i___618_i_1_n_0
    SLICE_X43Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.232 r  UART/USOUND/PLAYHZ/i___615_i_1/CO[3]
                         net (fo=1, routed)           0.000    66.232    UART/USOUND/PLAYHZ/i___615_i_1_n_0
    SLICE_X43Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.346 r  UART/USOUND/PLAYHZ/i___613_i_1/CO[3]
                         net (fo=1, routed)           0.000    66.346    UART/USOUND/PLAYHZ/i___613_i_1_n_0
    SLICE_X43Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.460 r  UART/USOUND/PLAYHZ/i___612_i_2/CO[3]
                         net (fo=1, routed)           0.000    66.460    UART/USOUND/PLAYHZ/i___612_i_2_n_0
    SLICE_X43Y63         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    66.731 r  UART/USOUND/PLAYHZ/i___612_i_1/CO[0]
                         net (fo=29, routed)          1.761    68.491    UART/USOUND/PLAYHZ/i___612_i_1_n_3
    SLICE_X41Y55         LUT4 (Prop_lut4_I0_O)        0.373    68.864 r  UART/USOUND/PLAYHZ/i___111__0/O
                         net (fo=1, routed)           0.000    68.864    UART/USOUND/PLAYHZ/i___111__0_n_0
    SLICE_X41Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    69.414 r  UART/USOUND/PLAYHZ/i___722_i_2/CO[3]
                         net (fo=1, routed)           0.000    69.414    UART/USOUND/PLAYHZ/i___722_i_2_n_0
    SLICE_X41Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.528 r  UART/USOUND/PLAYHZ/i___725_i_1/CO[3]
                         net (fo=1, routed)           0.000    69.528    UART/USOUND/PLAYHZ/i___725_i_1_n_0
    SLICE_X41Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.642 r  UART/USOUND/PLAYHZ/i___727_i_1/CO[3]
                         net (fo=1, routed)           0.000    69.642    UART/USOUND/PLAYHZ/i___727_i_1_n_0
    SLICE_X41Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.756 r  UART/USOUND/PLAYHZ/i___724_i_1/CO[3]
                         net (fo=1, routed)           0.000    69.756    UART/USOUND/PLAYHZ/i___724_i_1_n_0
    SLICE_X41Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.870 r  UART/USOUND/PLAYHZ/i___723_i_1/CO[3]
                         net (fo=1, routed)           0.000    69.870    UART/USOUND/PLAYHZ/i___723_i_1_n_0
    SLICE_X41Y60         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    70.141 r  UART/USOUND/PLAYHZ/i___722_i_1/CO[0]
                         net (fo=29, routed)          1.775    71.916    UART/USOUND/PLAYHZ/i___722_i_1_n_3
    SLICE_X40Y55         LUT4 (Prop_lut4_I0_O)        0.373    72.289 r  UART/USOUND/PLAYHZ/i___107__0/O
                         net (fo=1, routed)           0.000    72.289    UART/USOUND/PLAYHZ/i___107__0_n_0
    SLICE_X40Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    72.839 r  UART/USOUND/PLAYHZ/i___733_i_2/CO[3]
                         net (fo=1, routed)           0.000    72.839    UART/USOUND/PLAYHZ/i___733_i_2_n_0
    SLICE_X40Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.953 r  UART/USOUND/PLAYHZ/i___736_i_1/CO[3]
                         net (fo=1, routed)           0.000    72.953    UART/USOUND/PLAYHZ/i___736_i_1_n_0
    SLICE_X40Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.067 r  UART/USOUND/PLAYHZ/i___738_i_1/CO[3]
                         net (fo=1, routed)           0.000    73.067    UART/USOUND/PLAYHZ/i___738_i_1_n_0
    SLICE_X40Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.181 r  UART/USOUND/PLAYHZ/i___735_i_1/CO[3]
                         net (fo=1, routed)           0.000    73.181    UART/USOUND/PLAYHZ/i___735_i_1_n_0
    SLICE_X40Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.295 r  UART/USOUND/PLAYHZ/i___734_i_1/CO[3]
                         net (fo=1, routed)           0.000    73.295    UART/USOUND/PLAYHZ/i___734_i_1_n_0
    SLICE_X40Y60         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    73.566 r  UART/USOUND/PLAYHZ/i___733_i_1/CO[0]
                         net (fo=29, routed)          1.862    75.429    UART/USOUND/PLAYHZ/i___733_i_1_n_3
    SLICE_X39Y55         LUT4 (Prop_lut4_I0_O)        0.373    75.802 r  UART/USOUND/PLAYHZ/i___103__0/O
                         net (fo=1, routed)           0.000    75.802    UART/USOUND/PLAYHZ/i___103__0_n_0
    SLICE_X39Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    76.352 r  UART/USOUND/PLAYHZ/i___630_i_1/CO[3]
                         net (fo=1, routed)           0.000    76.352    UART/USOUND/PLAYHZ/i___630_i_1_n_0
    SLICE_X39Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.466 r  UART/USOUND/PLAYHZ/i___623_i_2/CO[3]
                         net (fo=1, routed)           0.000    76.466    UART/USOUND/PLAYHZ/i___623_i_2_n_0
    SLICE_X39Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.580 r  UART/USOUND/PLAYHZ/i___627_i_1/CO[3]
                         net (fo=1, routed)           0.000    76.580    UART/USOUND/PLAYHZ/i___627_i_1_n_0
    SLICE_X39Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.694 r  UART/USOUND/PLAYHZ/i___625_i_1/CO[3]
                         net (fo=1, routed)           0.000    76.694    UART/USOUND/PLAYHZ/i___625_i_1_n_0
    SLICE_X39Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.808 r  UART/USOUND/PLAYHZ/i___624_i_1/CO[3]
                         net (fo=1, routed)           0.000    76.808    UART/USOUND/PLAYHZ/i___624_i_1_n_0
    SLICE_X39Y60         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    77.079 r  UART/USOUND/PLAYHZ/i___623_i_1/CO[0]
                         net (fo=29, routed)          2.035    79.114    UART/USOUND/PLAYHZ/i___623_i_1_n_3
    SLICE_X38Y54         LUT4 (Prop_lut4_I0_O)        0.373    79.487 r  UART/USOUND/PLAYHZ/i___99__0/O
                         net (fo=1, routed)           0.000    79.487    UART/USOUND/PLAYHZ/i___99__0_n_0
    SLICE_X38Y54         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    80.020 r  UART/USOUND/PLAYHZ/i___641_i_1/CO[3]
                         net (fo=1, routed)           0.000    80.020    UART/USOUND/PLAYHZ/i___641_i_1_n_0
    SLICE_X38Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.137 r  UART/USOUND/PLAYHZ/i___640_i_1/CO[3]
                         net (fo=1, routed)           0.000    80.137    UART/USOUND/PLAYHZ/i___640_i_1_n_0
    SLICE_X38Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.254 r  UART/USOUND/PLAYHZ/i___634_i_2/CO[3]
                         net (fo=1, routed)           0.000    80.254    UART/USOUND/PLAYHZ/i___634_i_2_n_0
    SLICE_X38Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.371 r  UART/USOUND/PLAYHZ/i___636_i_1/CO[3]
                         net (fo=1, routed)           0.000    80.371    UART/USOUND/PLAYHZ/i___636_i_1_n_0
    SLICE_X38Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.488 r  UART/USOUND/PLAYHZ/i___635_i_1/CO[3]
                         net (fo=1, routed)           0.000    80.488    UART/USOUND/PLAYHZ/i___635_i_1_n_0
    SLICE_X38Y59         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    80.742 r  UART/USOUND/PLAYHZ/i___634_i_1/CO[0]
                         net (fo=29, routed)          2.072    82.813    UART/USOUND/PLAYHZ/i___634_i_1_n_3
    SLICE_X47Y54         LUT4 (Prop_lut4_I0_O)        0.367    83.180 r  UART/USOUND/PLAYHZ/i___95__0/O
                         net (fo=1, routed)           0.000    83.180    UART/USOUND/PLAYHZ/i___95__0_n_0
    SLICE_X47Y54         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    83.730 r  UART/USOUND/PLAYHZ/i___652_i_1/CO[3]
                         net (fo=1, routed)           0.000    83.730    UART/USOUND/PLAYHZ/i___652_i_1_n_0
    SLICE_X47Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.844 r  UART/USOUND/PLAYHZ/i___651_i_1/CO[3]
                         net (fo=1, routed)           0.000    83.844    UART/USOUND/PLAYHZ/i___651_i_1_n_0
    SLICE_X47Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.958 r  UART/USOUND/PLAYHZ/i___645_i_2/CO[3]
                         net (fo=1, routed)           0.000    83.958    UART/USOUND/PLAYHZ/i___645_i_2_n_0
    SLICE_X47Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.072 r  UART/USOUND/PLAYHZ/i___647_i_1/CO[3]
                         net (fo=1, routed)           0.000    84.072    UART/USOUND/PLAYHZ/i___647_i_1_n_0
    SLICE_X47Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.186 r  UART/USOUND/PLAYHZ/i___646_i_1/CO[3]
                         net (fo=1, routed)           0.000    84.186    UART/USOUND/PLAYHZ/i___646_i_1_n_0
    SLICE_X47Y59         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    84.457 r  UART/USOUND/PLAYHZ/i___645_i_1/CO[0]
                         net (fo=29, routed)          2.081    86.539    UART/USOUND/PLAYHZ/i___645_i_1_n_3
    SLICE_X46Y52         LUT4 (Prop_lut4_I0_O)        0.373    86.912 r  UART/USOUND/PLAYHZ/i___91__0/O
                         net (fo=1, routed)           0.000    86.912    UART/USOUND/PLAYHZ/i___91__0_n_0
    SLICE_X46Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    87.445 r  UART/USOUND/PLAYHZ/i___663_i_1/CO[3]
                         net (fo=1, routed)           0.000    87.445    UART/USOUND/PLAYHZ/i___663_i_1_n_0
    SLICE_X46Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.562 r  UART/USOUND/PLAYHZ/i___662_i_1/CO[3]
                         net (fo=1, routed)           0.000    87.562    UART/USOUND/PLAYHZ/i___662_i_1_n_0
    SLICE_X46Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.679 r  UART/USOUND/PLAYHZ/i___659_i_1/CO[3]
                         net (fo=1, routed)           0.000    87.679    UART/USOUND/PLAYHZ/i___659_i_1_n_0
    SLICE_X46Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.796 r  UART/USOUND/PLAYHZ/i___656_i_2/CO[3]
                         net (fo=1, routed)           0.000    87.796    UART/USOUND/PLAYHZ/i___656_i_2_n_0
    SLICE_X46Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.913 r  UART/USOUND/PLAYHZ/i___657_i_1/CO[3]
                         net (fo=1, routed)           0.000    87.913    UART/USOUND/PLAYHZ/i___657_i_1_n_0
    SLICE_X46Y57         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    88.167 r  UART/USOUND/PLAYHZ/i___656_i_1/CO[0]
                         net (fo=29, routed)          1.676    89.843    UART/USOUND/PLAYHZ/i___656_i_1_n_3
    SLICE_X45Y48         LUT2 (Prop_lut2_I0_O)        0.367    90.210 r  UART/USOUND/PLAYHZ/i___674_i_3/O
                         net (fo=1, routed)           0.000    90.210    UART/USOUND/PLAYHZ/i___674_i_3_n_0
    SLICE_X45Y48         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    90.611 r  UART/USOUND/PLAYHZ/i___674_i_1/CO[3]
                         net (fo=1, routed)           0.000    90.611    UART/USOUND/PLAYHZ/i___674_i_1_n_0
    SLICE_X45Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.725 r  UART/USOUND/PLAYHZ/i___673_i_1/CO[3]
                         net (fo=1, routed)           0.001    90.726    UART/USOUND/PLAYHZ/i___673_i_1_n_0
    SLICE_X45Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.840 r  UART/USOUND/PLAYHZ/i___670_i_1/CO[3]
                         net (fo=1, routed)           0.000    90.840    UART/USOUND/PLAYHZ/i___670_i_1_n_0
    SLICE_X45Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.954 r  UART/USOUND/PLAYHZ/i___667_i_2/CO[3]
                         net (fo=1, routed)           0.000    90.954    UART/USOUND/PLAYHZ/i___667_i_2_n_0
    SLICE_X45Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.068 r  UART/USOUND/PLAYHZ/i___668_i_1/CO[3]
                         net (fo=1, routed)           0.000    91.068    UART/USOUND/PLAYHZ/i___668_i_1_n_0
    SLICE_X45Y53         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    91.339 r  UART/USOUND/PLAYHZ/i___667_i_1/CO[0]
                         net (fo=29, routed)          1.514    92.852    UART/USOUND/PLAYHZ/i___667_i_1_n_3
    SLICE_X46Y46         LUT4 (Prop_lut4_I0_O)        0.373    93.225 r  UART/USOUND/PLAYHZ/i___83__0/O
                         net (fo=1, routed)           0.000    93.225    UART/USOUND/PLAYHZ/i___83__0_n_0
    SLICE_X46Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    93.758 r  UART/USOUND/PLAYHZ/i___685_i_1/CO[3]
                         net (fo=1, routed)           0.000    93.758    UART/USOUND/PLAYHZ/i___685_i_1_n_0
    SLICE_X46Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.875 r  UART/USOUND/PLAYHZ/i___684_i_1/CO[3]
                         net (fo=1, routed)           0.000    93.875    UART/USOUND/PLAYHZ/i___684_i_1_n_0
    SLICE_X46Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.992 r  UART/USOUND/PLAYHZ/i___681_i_1/CO[3]
                         net (fo=1, routed)           0.000    93.992    UART/USOUND/PLAYHZ/i___681_i_1_n_0
    SLICE_X46Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.109 r  UART/USOUND/PLAYHZ/i___679_i_1/CO[3]
                         net (fo=1, routed)           0.001    94.110    UART/USOUND/PLAYHZ/i___679_i_1_n_0
    SLICE_X46Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.227 r  UART/USOUND/PLAYHZ/i___678_i_2/CO[3]
                         net (fo=1, routed)           0.000    94.227    UART/USOUND/PLAYHZ/i___678_i_2_n_0
    SLICE_X46Y51         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    94.481 r  UART/USOUND/PLAYHZ/i___678_i_1/CO[0]
                         net (fo=29, routed)          1.275    95.756    UART/USOUND/PLAYHZ/i___678_i_1_n_3
    SLICE_X47Y48         LUT4 (Prop_lut4_I0_O)        0.367    96.123 r  UART/USOUND/PLAYHZ/i___79__0/O
                         net (fo=1, routed)           0.000    96.123    UART/USOUND/PLAYHZ/i___79__0_n_0
    SLICE_X47Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    96.673 r  UART/USOUND/PLAYHZ/i___696_i_1/CO[3]
                         net (fo=1, routed)           0.000    96.673    UART/USOUND/PLAYHZ/i___696_i_1_n_0
    SLICE_X47Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.787 r  UART/USOUND/PLAYHZ/i___695_i_1/CO[3]
                         net (fo=1, routed)           0.001    96.788    UART/USOUND/PLAYHZ/i___695_i_1_n_0
    SLICE_X47Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.902 r  UART/USOUND/PLAYHZ/i___692_i_1/CO[3]
                         net (fo=1, routed)           0.000    96.902    UART/USOUND/PLAYHZ/i___692_i_1_n_0
    SLICE_X47Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.016 r  UART/USOUND/PLAYHZ/i___690_i_1/CO[3]
                         net (fo=1, routed)           0.000    97.016    UART/USOUND/PLAYHZ/i___690_i_1_n_0
    SLICE_X47Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.130 r  UART/USOUND/PLAYHZ/i___689_i_2/CO[3]
                         net (fo=1, routed)           0.000    97.130    UART/USOUND/PLAYHZ/i___689_i_2_n_0
    SLICE_X47Y53         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    97.401 r  UART/USOUND/PLAYHZ/i___689_i_1/CO[0]
                         net (fo=29, routed)          1.561    98.961    UART/USOUND/PLAYHZ/i___689_i_1_n_3
    SLICE_X49Y51         LUT2 (Prop_lut2_I0_O)        0.373    99.334 r  UART/USOUND/PLAYHZ/i___176_i_104/O
                         net (fo=1, routed)           0.000    99.334    UART/USOUND/PLAYHZ/i___176_i_104_n_0
    SLICE_X49Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    99.884 r  UART/USOUND/PLAYHZ/i___176_i_84/CO[3]
                         net (fo=1, routed)           0.000    99.884    UART/USOUND/PLAYHZ/i___176_i_84_n_0
    SLICE_X49Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.998 r  UART/USOUND/PLAYHZ/i___176_i_58/CO[3]
                         net (fo=1, routed)           0.000    99.998    UART/USOUND/PLAYHZ/i___176_i_58_n_0
    SLICE_X49Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.112 r  UART/USOUND/PLAYHZ/i___176_i_38/CO[3]
                         net (fo=1, routed)           0.000   100.112    UART/USOUND/PLAYHZ/i___176_i_38_n_0
    SLICE_X49Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.226 r  UART/USOUND/PLAYHZ/i___176_i_13/CO[3]
                         net (fo=1, routed)           0.000   100.226    UART/USOUND/PLAYHZ/i___176_i_13_n_0
    SLICE_X49Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.340 f  UART/USOUND/PLAYHZ/i___176_i_4/CO[3]
                         net (fo=1, routed)           1.311   101.651    UART/USOUND/PLAYHZ/i___176_i_4_n_0
    SLICE_X58Y57         LUT6 (Prop_lut6_I1_O)        0.124   101.775 r  UART/USOUND/PLAYHZ/i___176_i_1/O
                         net (fo=1, routed)           1.601   103.376    UART/USOUND/PLAYHZ/i___176_i_1_n_0
    SLICE_X58Y84         LUT4 (Prop_lut4_I0_O)        0.124   103.500 r  UART/USOUND/PLAYHZ/i___176/O
                         net (fo=1, routed)           0.000   103.500    UART/USOUND/PLAYHZ/i___176_n_0
    SLICE_X58Y84         FDRE                                         r  UART/USOUND/PLAYHZ/o_Sound_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UART/URX/r_RX_Byte_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            UART/UHANDLE/Number_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        49.088ns  (logic 14.865ns (30.282%)  route 34.223ns (69.718%))
  Logic Levels:           50  (CARRY4=22 FDRE=1 LUT1=1 LUT2=5 LUT3=6 LUT4=3 LUT5=3 LUT6=9)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y85         FDRE                         0.000     0.000 r  UART/URX/r_RX_Byte_reg[7]/C
    SLICE_X48Y85         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  UART/URX/r_RX_Byte_reg[7]/Q
                         net (fo=40, routed)          2.524     2.980    UART/UHANDLE/Data_Recieved[7]
    SLICE_X37Y88         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     3.378 r  UART/UHANDLE/i___264_0_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.378    UART/UHANDLE/i___264_0_i_2_n_0
    SLICE_X37Y89         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.600 r  UART/UHANDLE/geld_reg[15]_i_20/O[0]
                         net (fo=3, routed)           0.834     4.434    UART/UHANDLE/geld_reg[15]_i_20_n_7
    SLICE_X37Y90         LUT3 (Prop_lut3_I1_O)        0.325     4.759 f  UART/UHANDLE/geld[11]_i_15/O
                         net (fo=3, routed)           0.816     5.575    UART/UHANDLE/geld[11]_i_15_n_0
    SLICE_X39Y89         LUT5 (Prop_lut5_I3_O)        0.332     5.907 r  UART/UHANDLE/geld[11]_i_8/O
                         net (fo=2, routed)           0.889     6.797    UART/UHANDLE/geld[11]_i_8_n_0
    SLICE_X38Y89         LUT6 (Prop_lut6_I0_O)        0.124     6.921 r  UART/UHANDLE/geld[11]_i_11/O
                         net (fo=1, routed)           0.000     6.921    UART/UHANDLE/geld[11]_i_11_n_0
    SLICE_X38Y89         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.297 r  UART/UHANDLE/geld_reg[11]_i_7/CO[3]
                         net (fo=1, routed)           0.000     7.297    UART/UHANDLE/geld_reg[11]_i_7_n_0
    SLICE_X38Y90         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.536 r  UART/UHANDLE/geld_reg[15]_i_8/O[2]
                         net (fo=1, routed)           0.816     8.352    UART/UHANDLE/geld1[13]
    SLICE_X42Y91         LUT3 (Prop_lut3_I2_O)        0.301     8.653 r  UART/UHANDLE/geld[15]_i_5/O
                         net (fo=1, routed)           0.000     8.653    UART/UHANDLE/geld[15]_i_5_n_0
    SLICE_X42Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.186 r  UART/UHANDLE/geld_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.186    UART/UHANDLE/geld_reg[15]_i_2_n_0
    SLICE_X42Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.303 r  UART/UHANDLE/geld_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.303    UART/UHANDLE/geld_reg[19]_i_2_n_0
    SLICE_X42Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.420 r  UART/UHANDLE/geld_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.420    UART/UHANDLE/geld_reg[23]_i_2_n_0
    SLICE_X42Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.537 r  UART/UHANDLE/geld_reg[27]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.537    UART/UHANDLE/geld_reg[27]_i_2_n_0
    SLICE_X42Y95         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     9.852 r  UART/UHANDLE/i___254__0_i_1/O[3]
                         net (fo=7, routed)           1.479    11.331    UART/UHANDLE/geld[31]
    SLICE_X54Y102        LUT4 (Prop_lut4_I2_O)        0.307    11.638 r  UART/UHANDLE/i___254__0/O
                         net (fo=144, routed)         2.943    14.581    UART/UHANDLE/i___254__0_n_0
    SLICE_X40Y91         LUT6 (Prop_lut6_I5_O)        0.124    14.705 r  UART/UHANDLE/i___96_i_3/O
                         net (fo=90, routed)          4.033    18.738    UART/UHANDLE/i___96_i_3_n_0
    SLICE_X48Y101        LUT3 (Prop_lut3_I0_O)        0.152    18.890 r  UART/UHANDLE/i___135_i_95/O
                         net (fo=4, routed)           1.026    19.915    UART/UHANDLE/i___135_i_95_n_0
    SLICE_X49Y102        LUT4 (Prop_lut4_I0_O)        0.326    20.241 r  UART/UHANDLE/i___274_i_44/O
                         net (fo=1, routed)           0.000    20.241    UART/UHANDLE/i___274_i_44_n_0
    SLICE_X49Y102        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    20.881 r  UART/UHANDLE/i___274_i_23/O[3]
                         net (fo=3, routed)           0.965    21.846    UART/UHANDLE/i___274_i_23_n_4
    SLICE_X53Y100        LUT3 (Prop_lut3_I2_O)        0.306    22.152 r  UART/UHANDLE/i___91_i_37/O
                         net (fo=2, routed)           0.874    23.026    UART/UHANDLE/i___91_i_37_n_0
    SLICE_X53Y100        LUT5 (Prop_lut5_I4_O)        0.153    23.179 r  UART/UHANDLE/i___91_i_13/O
                         net (fo=2, routed)           1.097    24.276    UART/UHANDLE/i___91_i_13_n_0
    SLICE_X50Y102        LUT6 (Prop_lut6_I0_O)        0.327    24.603 r  UART/UHANDLE/i___91_i_17/O
                         net (fo=1, routed)           0.000    24.603    UART/UHANDLE/i___91_i_17_n_0
    SLICE_X50Y102        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    24.983 r  UART/UHANDLE/i___91_i_2/CO[3]
                         net (fo=1, routed)           0.000    24.983    UART/UHANDLE/i___91_i_2_n_0
    SLICE_X50Y103        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    25.202 r  UART/UHANDLE/i___91_i_1/O[0]
                         net (fo=11, routed)          0.866    26.068    UART/UHANDLE/i___91_i_1_n_7
    SLICE_X53Y103        LUT3 (Prop_lut3_I0_O)        0.325    26.393 r  UART/UHANDLE/i___177_i_2/O
                         net (fo=2, routed)           0.690    27.083    UART/UHANDLE/i___177_i_2_n_0
    SLICE_X53Y103        LUT4 (Prop_lut4_I3_O)        0.327    27.410 r  UART/UHANDLE/i___177_i_4/O
                         net (fo=1, routed)           0.000    27.410    UART/UHANDLE/i___177_i_4_n_0
    SLICE_X53Y103        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    27.811 r  UART/UHANDLE/i___177_i_1/CO[3]
                         net (fo=1, routed)           0.000    27.811    UART/UHANDLE/i___177_i_1_n_0
    SLICE_X53Y104        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    28.034 r  UART/UHANDLE/i___185_i_5/O[0]
                         net (fo=1, routed)           0.956    28.990    UART/UHANDLE/i___185_i_5_n_7
    SLICE_X53Y101        LUT2 (Prop_lut2_I1_O)        0.299    29.289 r  UART/UHANDLE/i___185_i_2/O
                         net (fo=1, routed)           0.000    29.289    UART/UHANDLE/i___185_i_2_n_0
    SLICE_X53Y101        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    29.690 r  UART/UHANDLE/i___185_i_1/CO[3]
                         net (fo=1, routed)           0.000    29.690    UART/UHANDLE/i___185_i_1_n_0
    SLICE_X53Y102        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    29.912 r  UART/UHANDLE/i___208_i_1/O[0]
                         net (fo=1, routed)           1.068    30.980    UART/UHANDLE/i___208_i_1_n_7
    SLICE_X40Y102        LUT2 (Prop_lut2_I1_O)        0.299    31.279 r  UART/UHANDLE/i___208/O
                         net (fo=1, routed)           0.000    31.279    UART/UHANDLE/i___208_n_0
    SLICE_X40Y102        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    31.859 f  UART/UHANDLE/i___166_i_5/O[2]
                         net (fo=1, routed)           1.017    32.876    UART/UHANDLE/i___166_i_5_n_5
    SLICE_X39Y108        LUT1 (Prop_lut1_I0_O)        0.302    33.178 r  UART/UHANDLE/i___166_i_10/O
                         net (fo=1, routed)           0.000    33.178    UART/UHANDLE/i___166_i_10_n_0
    SLICE_X39Y108        CARRY4 (Prop_carry4_S[2]_CO[2])
                                                      0.314    33.492 r  UART/UHANDLE/i___166_i_4/CO[2]
                         net (fo=34, routed)          0.910    34.402    UART/UHANDLE/i___166_i_4_n_1
    SLICE_X41Y108        LUT3 (Prop_lut3_I1_O)        0.341    34.743 f  UART/UHANDLE/i___29_i_61/O
                         net (fo=1, routed)           0.812    35.555    UART/UHANDLE/i___29_i_61_n_0
    SLICE_X41Y109        LUT6 (Prop_lut6_I1_O)        0.332    35.887 f  UART/UHANDLE/i___29_i_31/O
                         net (fo=3, routed)           0.432    36.319    UART/UHANDLE/i___29_i_31_n_0
    SLICE_X40Y110        LUT6 (Prop_lut6_I5_O)        0.124    36.443 f  UART/UHANDLE/i___29_i_8/O
                         net (fo=3, routed)           0.586    37.028    UART/UHANDLE/i___29_i_8_n_0
    SLICE_X41Y109        LUT6 (Prop_lut6_I5_O)        0.124    37.152 r  UART/UHANDLE/i___166_i_2/O
                         net (fo=21, routed)          1.021    38.173    UART/UHANDLE/i___166_i_2_n_0
    SLICE_X36Y108        LUT5 (Prop_lut5_I2_O)        0.154    38.327 r  UART/UHANDLE/i___168/O
                         net (fo=4, routed)           0.969    39.296    UART/UHANDLE/i___168_n_0
    SLICE_X37Y106        LUT2 (Prop_lut2_I1_O)        0.357    39.653 r  UART/UHANDLE/i___167_i_11/O
                         net (fo=1, routed)           0.000    39.653    UART/UHANDLE/i___167_i_11_n_0
    SLICE_X37Y106        CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.401    40.054 r  UART/UHANDLE/i___167_i_3/O[3]
                         net (fo=3, routed)           1.182    41.236    UART/UHANDLE/i___167_i_3_n_4
    SLICE_X38Y109        LUT2 (Prop_lut2_I0_O)        0.339    41.575 r  UART/UHANDLE/i___29_i_45/O
                         net (fo=1, routed)           0.672    42.247    UART/UHANDLE/i___29_i_45_n_0
    SLICE_X36Y106        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.629    42.876 r  UART/UHANDLE/i___29_i_17/CO[3]
                         net (fo=1, routed)           0.000    42.876    UART/UHANDLE/i___29_i_17_n_0
    SLICE_X36Y107        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    43.115 r  UART/UHANDLE/i___29_i_6/O[2]
                         net (fo=3, routed)           1.047    44.163    UART/UHANDLE/i___29_i_6_n_5
    SLICE_X38Y109        LUT2 (Prop_lut2_I0_O)        0.302    44.465 r  UART/UHANDLE/i___29_i_25/O
                         net (fo=1, routed)           0.520    44.985    UART/UHANDLE/i___29_i_25_n_0
    SLICE_X38Y107        CARRY4 (Prop_carry4_DI[2]_CO[2])
                                                      0.366    45.351 f  UART/UHANDLE/i___29_i_7/CO[2]
                         net (fo=4, routed)           1.265    46.616    UART/UHANDLE/i___29_i_7_n_1
    SLICE_X36Y105        LUT6 (Prop_lut6_I5_O)        0.310    46.926 r  UART/UHANDLE/i___29_i_2/O
                         net (fo=1, routed)           0.555    47.481    UART/UHANDLE/i___29_i_2_n_0
    SLICE_X35Y104        LUT6 (Prop_lut6_I1_O)        0.124    47.605 r  UART/UHANDLE/i___29/O
                         net (fo=1, routed)           1.359    48.964    UART/UHANDLE/i___29_n_0
    SLICE_X37Y91         LUT6 (Prop_lut6_I0_O)        0.124    49.088 r  UART/UHANDLE/Number[1]_i_1/O
                         net (fo=1, routed)           0.000    49.088    UART/UHANDLE/Number[1]_i_1_n_0
    SLICE_X37Y91         FDRE                                         r  UART/UHANDLE/Number_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UART/URX/r_RX_Byte_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            UART/UHANDLE/Number_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        48.524ns  (logic 14.865ns (30.634%)  route 33.659ns (69.366%))
  Logic Levels:           50  (CARRY4=22 FDRE=1 LUT1=1 LUT2=5 LUT3=6 LUT4=3 LUT5=4 LUT6=8)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y85         FDRE                         0.000     0.000 r  UART/URX/r_RX_Byte_reg[7]/C
    SLICE_X48Y85         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  UART/URX/r_RX_Byte_reg[7]/Q
                         net (fo=40, routed)          2.524     2.980    UART/UHANDLE/Data_Recieved[7]
    SLICE_X37Y88         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     3.378 r  UART/UHANDLE/i___264_0_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.378    UART/UHANDLE/i___264_0_i_2_n_0
    SLICE_X37Y89         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.600 r  UART/UHANDLE/geld_reg[15]_i_20/O[0]
                         net (fo=3, routed)           0.834     4.434    UART/UHANDLE/geld_reg[15]_i_20_n_7
    SLICE_X37Y90         LUT3 (Prop_lut3_I1_O)        0.325     4.759 f  UART/UHANDLE/geld[11]_i_15/O
                         net (fo=3, routed)           0.816     5.575    UART/UHANDLE/geld[11]_i_15_n_0
    SLICE_X39Y89         LUT5 (Prop_lut5_I3_O)        0.332     5.907 r  UART/UHANDLE/geld[11]_i_8/O
                         net (fo=2, routed)           0.889     6.797    UART/UHANDLE/geld[11]_i_8_n_0
    SLICE_X38Y89         LUT6 (Prop_lut6_I0_O)        0.124     6.921 r  UART/UHANDLE/geld[11]_i_11/O
                         net (fo=1, routed)           0.000     6.921    UART/UHANDLE/geld[11]_i_11_n_0
    SLICE_X38Y89         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.297 r  UART/UHANDLE/geld_reg[11]_i_7/CO[3]
                         net (fo=1, routed)           0.000     7.297    UART/UHANDLE/geld_reg[11]_i_7_n_0
    SLICE_X38Y90         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.536 r  UART/UHANDLE/geld_reg[15]_i_8/O[2]
                         net (fo=1, routed)           0.816     8.352    UART/UHANDLE/geld1[13]
    SLICE_X42Y91         LUT3 (Prop_lut3_I2_O)        0.301     8.653 r  UART/UHANDLE/geld[15]_i_5/O
                         net (fo=1, routed)           0.000     8.653    UART/UHANDLE/geld[15]_i_5_n_0
    SLICE_X42Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.186 r  UART/UHANDLE/geld_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.186    UART/UHANDLE/geld_reg[15]_i_2_n_0
    SLICE_X42Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.303 r  UART/UHANDLE/geld_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.303    UART/UHANDLE/geld_reg[19]_i_2_n_0
    SLICE_X42Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.420 r  UART/UHANDLE/geld_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.420    UART/UHANDLE/geld_reg[23]_i_2_n_0
    SLICE_X42Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.537 r  UART/UHANDLE/geld_reg[27]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.537    UART/UHANDLE/geld_reg[27]_i_2_n_0
    SLICE_X42Y95         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     9.852 r  UART/UHANDLE/i___254__0_i_1/O[3]
                         net (fo=7, routed)           1.479    11.331    UART/UHANDLE/geld[31]
    SLICE_X54Y102        LUT4 (Prop_lut4_I2_O)        0.307    11.638 r  UART/UHANDLE/i___254__0/O
                         net (fo=144, routed)         2.943    14.581    UART/UHANDLE/i___254__0_n_0
    SLICE_X40Y91         LUT6 (Prop_lut6_I5_O)        0.124    14.705 r  UART/UHANDLE/i___96_i_3/O
                         net (fo=90, routed)          4.033    18.738    UART/UHANDLE/i___96_i_3_n_0
    SLICE_X48Y101        LUT3 (Prop_lut3_I0_O)        0.152    18.890 r  UART/UHANDLE/i___135_i_95/O
                         net (fo=4, routed)           1.026    19.915    UART/UHANDLE/i___135_i_95_n_0
    SLICE_X49Y102        LUT4 (Prop_lut4_I0_O)        0.326    20.241 r  UART/UHANDLE/i___274_i_44/O
                         net (fo=1, routed)           0.000    20.241    UART/UHANDLE/i___274_i_44_n_0
    SLICE_X49Y102        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    20.881 r  UART/UHANDLE/i___274_i_23/O[3]
                         net (fo=3, routed)           0.965    21.846    UART/UHANDLE/i___274_i_23_n_4
    SLICE_X53Y100        LUT3 (Prop_lut3_I2_O)        0.306    22.152 r  UART/UHANDLE/i___91_i_37/O
                         net (fo=2, routed)           0.874    23.026    UART/UHANDLE/i___91_i_37_n_0
    SLICE_X53Y100        LUT5 (Prop_lut5_I4_O)        0.153    23.179 r  UART/UHANDLE/i___91_i_13/O
                         net (fo=2, routed)           1.097    24.276    UART/UHANDLE/i___91_i_13_n_0
    SLICE_X50Y102        LUT6 (Prop_lut6_I0_O)        0.327    24.603 r  UART/UHANDLE/i___91_i_17/O
                         net (fo=1, routed)           0.000    24.603    UART/UHANDLE/i___91_i_17_n_0
    SLICE_X50Y102        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    24.983 r  UART/UHANDLE/i___91_i_2/CO[3]
                         net (fo=1, routed)           0.000    24.983    UART/UHANDLE/i___91_i_2_n_0
    SLICE_X50Y103        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    25.202 r  UART/UHANDLE/i___91_i_1/O[0]
                         net (fo=11, routed)          0.866    26.068    UART/UHANDLE/i___91_i_1_n_7
    SLICE_X53Y103        LUT3 (Prop_lut3_I0_O)        0.325    26.393 r  UART/UHANDLE/i___177_i_2/O
                         net (fo=2, routed)           0.690    27.083    UART/UHANDLE/i___177_i_2_n_0
    SLICE_X53Y103        LUT4 (Prop_lut4_I3_O)        0.327    27.410 r  UART/UHANDLE/i___177_i_4/O
                         net (fo=1, routed)           0.000    27.410    UART/UHANDLE/i___177_i_4_n_0
    SLICE_X53Y103        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    27.811 r  UART/UHANDLE/i___177_i_1/CO[3]
                         net (fo=1, routed)           0.000    27.811    UART/UHANDLE/i___177_i_1_n_0
    SLICE_X53Y104        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    28.034 r  UART/UHANDLE/i___185_i_5/O[0]
                         net (fo=1, routed)           0.956    28.990    UART/UHANDLE/i___185_i_5_n_7
    SLICE_X53Y101        LUT2 (Prop_lut2_I1_O)        0.299    29.289 r  UART/UHANDLE/i___185_i_2/O
                         net (fo=1, routed)           0.000    29.289    UART/UHANDLE/i___185_i_2_n_0
    SLICE_X53Y101        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    29.690 r  UART/UHANDLE/i___185_i_1/CO[3]
                         net (fo=1, routed)           0.000    29.690    UART/UHANDLE/i___185_i_1_n_0
    SLICE_X53Y102        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    29.912 r  UART/UHANDLE/i___208_i_1/O[0]
                         net (fo=1, routed)           1.068    30.980    UART/UHANDLE/i___208_i_1_n_7
    SLICE_X40Y102        LUT2 (Prop_lut2_I1_O)        0.299    31.279 r  UART/UHANDLE/i___208/O
                         net (fo=1, routed)           0.000    31.279    UART/UHANDLE/i___208_n_0
    SLICE_X40Y102        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    31.859 f  UART/UHANDLE/i___166_i_5/O[2]
                         net (fo=1, routed)           1.017    32.876    UART/UHANDLE/i___166_i_5_n_5
    SLICE_X39Y108        LUT1 (Prop_lut1_I0_O)        0.302    33.178 r  UART/UHANDLE/i___166_i_10/O
                         net (fo=1, routed)           0.000    33.178    UART/UHANDLE/i___166_i_10_n_0
    SLICE_X39Y108        CARRY4 (Prop_carry4_S[2]_CO[2])
                                                      0.314    33.492 r  UART/UHANDLE/i___166_i_4/CO[2]
                         net (fo=34, routed)          0.910    34.402    UART/UHANDLE/i___166_i_4_n_1
    SLICE_X41Y108        LUT3 (Prop_lut3_I1_O)        0.341    34.743 f  UART/UHANDLE/i___29_i_61/O
                         net (fo=1, routed)           0.812    35.555    UART/UHANDLE/i___29_i_61_n_0
    SLICE_X41Y109        LUT6 (Prop_lut6_I1_O)        0.332    35.887 f  UART/UHANDLE/i___29_i_31/O
                         net (fo=3, routed)           0.432    36.319    UART/UHANDLE/i___29_i_31_n_0
    SLICE_X40Y110        LUT6 (Prop_lut6_I5_O)        0.124    36.443 f  UART/UHANDLE/i___29_i_8/O
                         net (fo=3, routed)           0.586    37.028    UART/UHANDLE/i___29_i_8_n_0
    SLICE_X41Y109        LUT6 (Prop_lut6_I5_O)        0.124    37.152 r  UART/UHANDLE/i___166_i_2/O
                         net (fo=21, routed)          1.021    38.173    UART/UHANDLE/i___166_i_2_n_0
    SLICE_X36Y108        LUT5 (Prop_lut5_I2_O)        0.154    38.327 r  UART/UHANDLE/i___168/O
                         net (fo=4, routed)           0.969    39.296    UART/UHANDLE/i___168_n_0
    SLICE_X37Y106        LUT2 (Prop_lut2_I1_O)        0.357    39.653 r  UART/UHANDLE/i___167_i_11/O
                         net (fo=1, routed)           0.000    39.653    UART/UHANDLE/i___167_i_11_n_0
    SLICE_X37Y106        CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.401    40.054 r  UART/UHANDLE/i___167_i_3/O[3]
                         net (fo=3, routed)           1.182    41.236    UART/UHANDLE/i___167_i_3_n_4
    SLICE_X38Y109        LUT2 (Prop_lut2_I0_O)        0.339    41.575 r  UART/UHANDLE/i___29_i_45/O
                         net (fo=1, routed)           0.672    42.247    UART/UHANDLE/i___29_i_45_n_0
    SLICE_X36Y106        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.629    42.876 r  UART/UHANDLE/i___29_i_17/CO[3]
                         net (fo=1, routed)           0.000    42.876    UART/UHANDLE/i___29_i_17_n_0
    SLICE_X36Y107        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    43.115 r  UART/UHANDLE/i___29_i_6/O[2]
                         net (fo=3, routed)           1.047    44.163    UART/UHANDLE/i___29_i_6_n_5
    SLICE_X38Y109        LUT2 (Prop_lut2_I0_O)        0.302    44.465 r  UART/UHANDLE/i___29_i_25/O
                         net (fo=1, routed)           0.520    44.985    UART/UHANDLE/i___29_i_25_n_0
    SLICE_X38Y107        CARRY4 (Prop_carry4_DI[2]_CO[2])
                                                      0.366    45.351 f  UART/UHANDLE/i___29_i_7/CO[2]
                         net (fo=4, routed)           1.114    46.465    UART/UHANDLE/i___29_i_7_n_1
    SLICE_X36Y105        LUT5 (Prop_lut5_I0_O)        0.310    46.775 r  UART/UHANDLE/Number[2]_i_6/O
                         net (fo=1, routed)           0.303    47.078    UART/UHANDLE/Number[2]_i_6_n_0
    SLICE_X36Y104        LUT6 (Prop_lut6_I0_O)        0.124    47.202 r  UART/UHANDLE/Number[2]_i_2/O
                         net (fo=1, routed)           1.199    48.400    UART/UHANDLE/Number[2]_i_2_n_0
    SLICE_X37Y92         LUT6 (Prop_lut6_I0_O)        0.124    48.524 r  UART/UHANDLE/Number[2]_i_1/O
                         net (fo=1, routed)           0.000    48.524    UART/UHANDLE/Number[2]_i_1_n_0
    SLICE_X37Y92         FDRE                                         r  UART/UHANDLE/Number_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UART/URX/r_RX_Byte_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            UART/UHANDLE/Number_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        48.292ns  (logic 14.865ns (30.782%)  route 33.427ns (69.219%))
  Logic Levels:           50  (CARRY4=22 FDRE=1 LUT1=1 LUT2=5 LUT3=6 LUT4=3 LUT5=4 LUT6=8)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y85         FDRE                         0.000     0.000 r  UART/URX/r_RX_Byte_reg[7]/C
    SLICE_X48Y85         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  UART/URX/r_RX_Byte_reg[7]/Q
                         net (fo=40, routed)          2.524     2.980    UART/UHANDLE/Data_Recieved[7]
    SLICE_X37Y88         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     3.378 r  UART/UHANDLE/i___264_0_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.378    UART/UHANDLE/i___264_0_i_2_n_0
    SLICE_X37Y89         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.600 r  UART/UHANDLE/geld_reg[15]_i_20/O[0]
                         net (fo=3, routed)           0.834     4.434    UART/UHANDLE/geld_reg[15]_i_20_n_7
    SLICE_X37Y90         LUT3 (Prop_lut3_I1_O)        0.325     4.759 f  UART/UHANDLE/geld[11]_i_15/O
                         net (fo=3, routed)           0.816     5.575    UART/UHANDLE/geld[11]_i_15_n_0
    SLICE_X39Y89         LUT5 (Prop_lut5_I3_O)        0.332     5.907 r  UART/UHANDLE/geld[11]_i_8/O
                         net (fo=2, routed)           0.889     6.797    UART/UHANDLE/geld[11]_i_8_n_0
    SLICE_X38Y89         LUT6 (Prop_lut6_I0_O)        0.124     6.921 r  UART/UHANDLE/geld[11]_i_11/O
                         net (fo=1, routed)           0.000     6.921    UART/UHANDLE/geld[11]_i_11_n_0
    SLICE_X38Y89         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.297 r  UART/UHANDLE/geld_reg[11]_i_7/CO[3]
                         net (fo=1, routed)           0.000     7.297    UART/UHANDLE/geld_reg[11]_i_7_n_0
    SLICE_X38Y90         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.536 r  UART/UHANDLE/geld_reg[15]_i_8/O[2]
                         net (fo=1, routed)           0.816     8.352    UART/UHANDLE/geld1[13]
    SLICE_X42Y91         LUT3 (Prop_lut3_I2_O)        0.301     8.653 r  UART/UHANDLE/geld[15]_i_5/O
                         net (fo=1, routed)           0.000     8.653    UART/UHANDLE/geld[15]_i_5_n_0
    SLICE_X42Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.186 r  UART/UHANDLE/geld_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.186    UART/UHANDLE/geld_reg[15]_i_2_n_0
    SLICE_X42Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.303 r  UART/UHANDLE/geld_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.303    UART/UHANDLE/geld_reg[19]_i_2_n_0
    SLICE_X42Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.420 r  UART/UHANDLE/geld_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.420    UART/UHANDLE/geld_reg[23]_i_2_n_0
    SLICE_X42Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.537 r  UART/UHANDLE/geld_reg[27]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.537    UART/UHANDLE/geld_reg[27]_i_2_n_0
    SLICE_X42Y95         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     9.852 r  UART/UHANDLE/i___254__0_i_1/O[3]
                         net (fo=7, routed)           1.479    11.331    UART/UHANDLE/geld[31]
    SLICE_X54Y102        LUT4 (Prop_lut4_I2_O)        0.307    11.638 r  UART/UHANDLE/i___254__0/O
                         net (fo=144, routed)         2.943    14.581    UART/UHANDLE/i___254__0_n_0
    SLICE_X40Y91         LUT6 (Prop_lut6_I5_O)        0.124    14.705 r  UART/UHANDLE/i___96_i_3/O
                         net (fo=90, routed)          4.033    18.738    UART/UHANDLE/i___96_i_3_n_0
    SLICE_X48Y101        LUT3 (Prop_lut3_I0_O)        0.152    18.890 r  UART/UHANDLE/i___135_i_95/O
                         net (fo=4, routed)           1.026    19.915    UART/UHANDLE/i___135_i_95_n_0
    SLICE_X49Y102        LUT4 (Prop_lut4_I0_O)        0.326    20.241 r  UART/UHANDLE/i___274_i_44/O
                         net (fo=1, routed)           0.000    20.241    UART/UHANDLE/i___274_i_44_n_0
    SLICE_X49Y102        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    20.881 r  UART/UHANDLE/i___274_i_23/O[3]
                         net (fo=3, routed)           0.965    21.846    UART/UHANDLE/i___274_i_23_n_4
    SLICE_X53Y100        LUT3 (Prop_lut3_I2_O)        0.306    22.152 r  UART/UHANDLE/i___91_i_37/O
                         net (fo=2, routed)           0.874    23.026    UART/UHANDLE/i___91_i_37_n_0
    SLICE_X53Y100        LUT5 (Prop_lut5_I4_O)        0.153    23.179 r  UART/UHANDLE/i___91_i_13/O
                         net (fo=2, routed)           1.097    24.276    UART/UHANDLE/i___91_i_13_n_0
    SLICE_X50Y102        LUT6 (Prop_lut6_I0_O)        0.327    24.603 r  UART/UHANDLE/i___91_i_17/O
                         net (fo=1, routed)           0.000    24.603    UART/UHANDLE/i___91_i_17_n_0
    SLICE_X50Y102        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    24.983 r  UART/UHANDLE/i___91_i_2/CO[3]
                         net (fo=1, routed)           0.000    24.983    UART/UHANDLE/i___91_i_2_n_0
    SLICE_X50Y103        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    25.202 r  UART/UHANDLE/i___91_i_1/O[0]
                         net (fo=11, routed)          0.866    26.068    UART/UHANDLE/i___91_i_1_n_7
    SLICE_X53Y103        LUT3 (Prop_lut3_I0_O)        0.325    26.393 r  UART/UHANDLE/i___177_i_2/O
                         net (fo=2, routed)           0.690    27.083    UART/UHANDLE/i___177_i_2_n_0
    SLICE_X53Y103        LUT4 (Prop_lut4_I3_O)        0.327    27.410 r  UART/UHANDLE/i___177_i_4/O
                         net (fo=1, routed)           0.000    27.410    UART/UHANDLE/i___177_i_4_n_0
    SLICE_X53Y103        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    27.811 r  UART/UHANDLE/i___177_i_1/CO[3]
                         net (fo=1, routed)           0.000    27.811    UART/UHANDLE/i___177_i_1_n_0
    SLICE_X53Y104        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    28.034 r  UART/UHANDLE/i___185_i_5/O[0]
                         net (fo=1, routed)           0.956    28.990    UART/UHANDLE/i___185_i_5_n_7
    SLICE_X53Y101        LUT2 (Prop_lut2_I1_O)        0.299    29.289 r  UART/UHANDLE/i___185_i_2/O
                         net (fo=1, routed)           0.000    29.289    UART/UHANDLE/i___185_i_2_n_0
    SLICE_X53Y101        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    29.690 r  UART/UHANDLE/i___185_i_1/CO[3]
                         net (fo=1, routed)           0.000    29.690    UART/UHANDLE/i___185_i_1_n_0
    SLICE_X53Y102        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    29.912 r  UART/UHANDLE/i___208_i_1/O[0]
                         net (fo=1, routed)           1.068    30.980    UART/UHANDLE/i___208_i_1_n_7
    SLICE_X40Y102        LUT2 (Prop_lut2_I1_O)        0.299    31.279 r  UART/UHANDLE/i___208/O
                         net (fo=1, routed)           0.000    31.279    UART/UHANDLE/i___208_n_0
    SLICE_X40Y102        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    31.859 f  UART/UHANDLE/i___166_i_5/O[2]
                         net (fo=1, routed)           1.017    32.876    UART/UHANDLE/i___166_i_5_n_5
    SLICE_X39Y108        LUT1 (Prop_lut1_I0_O)        0.302    33.178 r  UART/UHANDLE/i___166_i_10/O
                         net (fo=1, routed)           0.000    33.178    UART/UHANDLE/i___166_i_10_n_0
    SLICE_X39Y108        CARRY4 (Prop_carry4_S[2]_CO[2])
                                                      0.314    33.492 r  UART/UHANDLE/i___166_i_4/CO[2]
                         net (fo=34, routed)          0.910    34.402    UART/UHANDLE/i___166_i_4_n_1
    SLICE_X41Y108        LUT3 (Prop_lut3_I1_O)        0.341    34.743 f  UART/UHANDLE/i___29_i_61/O
                         net (fo=1, routed)           0.812    35.555    UART/UHANDLE/i___29_i_61_n_0
    SLICE_X41Y109        LUT6 (Prop_lut6_I1_O)        0.332    35.887 f  UART/UHANDLE/i___29_i_31/O
                         net (fo=3, routed)           0.432    36.319    UART/UHANDLE/i___29_i_31_n_0
    SLICE_X40Y110        LUT6 (Prop_lut6_I5_O)        0.124    36.443 f  UART/UHANDLE/i___29_i_8/O
                         net (fo=3, routed)           0.586    37.028    UART/UHANDLE/i___29_i_8_n_0
    SLICE_X41Y109        LUT6 (Prop_lut6_I5_O)        0.124    37.152 r  UART/UHANDLE/i___166_i_2/O
                         net (fo=21, routed)          1.021    38.173    UART/UHANDLE/i___166_i_2_n_0
    SLICE_X36Y108        LUT5 (Prop_lut5_I2_O)        0.154    38.327 r  UART/UHANDLE/i___168/O
                         net (fo=4, routed)           0.969    39.296    UART/UHANDLE/i___168_n_0
    SLICE_X37Y106        LUT2 (Prop_lut2_I1_O)        0.357    39.653 r  UART/UHANDLE/i___167_i_11/O
                         net (fo=1, routed)           0.000    39.653    UART/UHANDLE/i___167_i_11_n_0
    SLICE_X37Y106        CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.401    40.054 r  UART/UHANDLE/i___167_i_3/O[3]
                         net (fo=3, routed)           1.182    41.236    UART/UHANDLE/i___167_i_3_n_4
    SLICE_X38Y109        LUT2 (Prop_lut2_I0_O)        0.339    41.575 r  UART/UHANDLE/i___29_i_45/O
                         net (fo=1, routed)           0.672    42.247    UART/UHANDLE/i___29_i_45_n_0
    SLICE_X36Y106        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.629    42.876 r  UART/UHANDLE/i___29_i_17/CO[3]
                         net (fo=1, routed)           0.000    42.876    UART/UHANDLE/i___29_i_17_n_0
    SLICE_X36Y107        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    43.115 r  UART/UHANDLE/i___29_i_6/O[2]
                         net (fo=3, routed)           1.047    44.163    UART/UHANDLE/i___29_i_6_n_5
    SLICE_X38Y109        LUT2 (Prop_lut2_I0_O)        0.302    44.465 r  UART/UHANDLE/i___29_i_25/O
                         net (fo=1, routed)           0.520    44.985    UART/UHANDLE/i___29_i_25_n_0
    SLICE_X38Y107        CARRY4 (Prop_carry4_DI[2]_CO[2])
                                                      0.366    45.351 f  UART/UHANDLE/i___29_i_7/CO[2]
                         net (fo=4, routed)           0.946    46.297    UART/UHANDLE/i___29_i_7_n_1
    SLICE_X36Y105        LUT5 (Prop_lut5_I0_O)        0.310    46.607 r  UART/UHANDLE/i___30_i_2/O
                         net (fo=1, routed)           0.721    47.328    UART/UHANDLE/i___30_i_2_n_0
    SLICE_X35Y104        LUT6 (Prop_lut6_I2_O)        0.124    47.452 r  UART/UHANDLE/i___30/O
                         net (fo=1, routed)           0.716    48.168    UART/UHANDLE/i___30_n_0
    SLICE_X36Y92         LUT6 (Prop_lut6_I4_O)        0.124    48.292 r  UART/UHANDLE/Number[0]_i_1/O
                         net (fo=1, routed)           0.000    48.292    UART/UHANDLE/Number[0]_i_1_n_0
    SLICE_X36Y92         FDRE                                         r  UART/UHANDLE/Number_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UART/URX/r_RX_Byte_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            UART/UHANDLE/Number_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        48.114ns  (logic 14.865ns (30.895%)  route 33.249ns (69.105%))
  Logic Levels:           50  (CARRY4=22 FDRE=1 LUT1=1 LUT2=5 LUT3=6 LUT4=3 LUT5=3 LUT6=9)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y85         FDRE                         0.000     0.000 r  UART/URX/r_RX_Byte_reg[7]/C
    SLICE_X48Y85         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  UART/URX/r_RX_Byte_reg[7]/Q
                         net (fo=40, routed)          2.524     2.980    UART/UHANDLE/Data_Recieved[7]
    SLICE_X37Y88         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     3.378 r  UART/UHANDLE/i___264_0_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.378    UART/UHANDLE/i___264_0_i_2_n_0
    SLICE_X37Y89         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.600 r  UART/UHANDLE/geld_reg[15]_i_20/O[0]
                         net (fo=3, routed)           0.834     4.434    UART/UHANDLE/geld_reg[15]_i_20_n_7
    SLICE_X37Y90         LUT3 (Prop_lut3_I1_O)        0.325     4.759 f  UART/UHANDLE/geld[11]_i_15/O
                         net (fo=3, routed)           0.816     5.575    UART/UHANDLE/geld[11]_i_15_n_0
    SLICE_X39Y89         LUT5 (Prop_lut5_I3_O)        0.332     5.907 r  UART/UHANDLE/geld[11]_i_8/O
                         net (fo=2, routed)           0.889     6.797    UART/UHANDLE/geld[11]_i_8_n_0
    SLICE_X38Y89         LUT6 (Prop_lut6_I0_O)        0.124     6.921 r  UART/UHANDLE/geld[11]_i_11/O
                         net (fo=1, routed)           0.000     6.921    UART/UHANDLE/geld[11]_i_11_n_0
    SLICE_X38Y89         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.297 r  UART/UHANDLE/geld_reg[11]_i_7/CO[3]
                         net (fo=1, routed)           0.000     7.297    UART/UHANDLE/geld_reg[11]_i_7_n_0
    SLICE_X38Y90         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.536 r  UART/UHANDLE/geld_reg[15]_i_8/O[2]
                         net (fo=1, routed)           0.816     8.352    UART/UHANDLE/geld1[13]
    SLICE_X42Y91         LUT3 (Prop_lut3_I2_O)        0.301     8.653 r  UART/UHANDLE/geld[15]_i_5/O
                         net (fo=1, routed)           0.000     8.653    UART/UHANDLE/geld[15]_i_5_n_0
    SLICE_X42Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.186 r  UART/UHANDLE/geld_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.186    UART/UHANDLE/geld_reg[15]_i_2_n_0
    SLICE_X42Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.303 r  UART/UHANDLE/geld_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.303    UART/UHANDLE/geld_reg[19]_i_2_n_0
    SLICE_X42Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.420 r  UART/UHANDLE/geld_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.420    UART/UHANDLE/geld_reg[23]_i_2_n_0
    SLICE_X42Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.537 r  UART/UHANDLE/geld_reg[27]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.537    UART/UHANDLE/geld_reg[27]_i_2_n_0
    SLICE_X42Y95         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     9.852 r  UART/UHANDLE/i___254__0_i_1/O[3]
                         net (fo=7, routed)           1.479    11.331    UART/UHANDLE/geld[31]
    SLICE_X54Y102        LUT4 (Prop_lut4_I2_O)        0.307    11.638 r  UART/UHANDLE/i___254__0/O
                         net (fo=144, routed)         2.943    14.581    UART/UHANDLE/i___254__0_n_0
    SLICE_X40Y91         LUT6 (Prop_lut6_I5_O)        0.124    14.705 r  UART/UHANDLE/i___96_i_3/O
                         net (fo=90, routed)          4.033    18.738    UART/UHANDLE/i___96_i_3_n_0
    SLICE_X48Y101        LUT3 (Prop_lut3_I0_O)        0.152    18.890 r  UART/UHANDLE/i___135_i_95/O
                         net (fo=4, routed)           1.026    19.915    UART/UHANDLE/i___135_i_95_n_0
    SLICE_X49Y102        LUT4 (Prop_lut4_I0_O)        0.326    20.241 r  UART/UHANDLE/i___274_i_44/O
                         net (fo=1, routed)           0.000    20.241    UART/UHANDLE/i___274_i_44_n_0
    SLICE_X49Y102        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    20.881 r  UART/UHANDLE/i___274_i_23/O[3]
                         net (fo=3, routed)           0.965    21.846    UART/UHANDLE/i___274_i_23_n_4
    SLICE_X53Y100        LUT3 (Prop_lut3_I2_O)        0.306    22.152 r  UART/UHANDLE/i___91_i_37/O
                         net (fo=2, routed)           0.874    23.026    UART/UHANDLE/i___91_i_37_n_0
    SLICE_X53Y100        LUT5 (Prop_lut5_I4_O)        0.153    23.179 r  UART/UHANDLE/i___91_i_13/O
                         net (fo=2, routed)           1.097    24.276    UART/UHANDLE/i___91_i_13_n_0
    SLICE_X50Y102        LUT6 (Prop_lut6_I0_O)        0.327    24.603 r  UART/UHANDLE/i___91_i_17/O
                         net (fo=1, routed)           0.000    24.603    UART/UHANDLE/i___91_i_17_n_0
    SLICE_X50Y102        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    24.983 r  UART/UHANDLE/i___91_i_2/CO[3]
                         net (fo=1, routed)           0.000    24.983    UART/UHANDLE/i___91_i_2_n_0
    SLICE_X50Y103        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    25.202 r  UART/UHANDLE/i___91_i_1/O[0]
                         net (fo=11, routed)          0.866    26.068    UART/UHANDLE/i___91_i_1_n_7
    SLICE_X53Y103        LUT3 (Prop_lut3_I0_O)        0.325    26.393 r  UART/UHANDLE/i___177_i_2/O
                         net (fo=2, routed)           0.690    27.083    UART/UHANDLE/i___177_i_2_n_0
    SLICE_X53Y103        LUT4 (Prop_lut4_I3_O)        0.327    27.410 r  UART/UHANDLE/i___177_i_4/O
                         net (fo=1, routed)           0.000    27.410    UART/UHANDLE/i___177_i_4_n_0
    SLICE_X53Y103        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    27.811 r  UART/UHANDLE/i___177_i_1/CO[3]
                         net (fo=1, routed)           0.000    27.811    UART/UHANDLE/i___177_i_1_n_0
    SLICE_X53Y104        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    28.034 r  UART/UHANDLE/i___185_i_5/O[0]
                         net (fo=1, routed)           0.956    28.990    UART/UHANDLE/i___185_i_5_n_7
    SLICE_X53Y101        LUT2 (Prop_lut2_I1_O)        0.299    29.289 r  UART/UHANDLE/i___185_i_2/O
                         net (fo=1, routed)           0.000    29.289    UART/UHANDLE/i___185_i_2_n_0
    SLICE_X53Y101        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    29.690 r  UART/UHANDLE/i___185_i_1/CO[3]
                         net (fo=1, routed)           0.000    29.690    UART/UHANDLE/i___185_i_1_n_0
    SLICE_X53Y102        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    29.912 r  UART/UHANDLE/i___208_i_1/O[0]
                         net (fo=1, routed)           1.068    30.980    UART/UHANDLE/i___208_i_1_n_7
    SLICE_X40Y102        LUT2 (Prop_lut2_I1_O)        0.299    31.279 r  UART/UHANDLE/i___208/O
                         net (fo=1, routed)           0.000    31.279    UART/UHANDLE/i___208_n_0
    SLICE_X40Y102        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    31.859 f  UART/UHANDLE/i___166_i_5/O[2]
                         net (fo=1, routed)           1.017    32.876    UART/UHANDLE/i___166_i_5_n_5
    SLICE_X39Y108        LUT1 (Prop_lut1_I0_O)        0.302    33.178 r  UART/UHANDLE/i___166_i_10/O
                         net (fo=1, routed)           0.000    33.178    UART/UHANDLE/i___166_i_10_n_0
    SLICE_X39Y108        CARRY4 (Prop_carry4_S[2]_CO[2])
                                                      0.314    33.492 r  UART/UHANDLE/i___166_i_4/CO[2]
                         net (fo=34, routed)          0.910    34.402    UART/UHANDLE/i___166_i_4_n_1
    SLICE_X41Y108        LUT3 (Prop_lut3_I1_O)        0.341    34.743 f  UART/UHANDLE/i___29_i_61/O
                         net (fo=1, routed)           0.812    35.555    UART/UHANDLE/i___29_i_61_n_0
    SLICE_X41Y109        LUT6 (Prop_lut6_I1_O)        0.332    35.887 f  UART/UHANDLE/i___29_i_31/O
                         net (fo=3, routed)           0.432    36.319    UART/UHANDLE/i___29_i_31_n_0
    SLICE_X40Y110        LUT6 (Prop_lut6_I5_O)        0.124    36.443 f  UART/UHANDLE/i___29_i_8/O
                         net (fo=3, routed)           0.586    37.028    UART/UHANDLE/i___29_i_8_n_0
    SLICE_X41Y109        LUT6 (Prop_lut6_I5_O)        0.124    37.152 r  UART/UHANDLE/i___166_i_2/O
                         net (fo=21, routed)          1.021    38.173    UART/UHANDLE/i___166_i_2_n_0
    SLICE_X36Y108        LUT5 (Prop_lut5_I2_O)        0.154    38.327 r  UART/UHANDLE/i___168/O
                         net (fo=4, routed)           0.969    39.296    UART/UHANDLE/i___168_n_0
    SLICE_X37Y106        LUT2 (Prop_lut2_I1_O)        0.357    39.653 r  UART/UHANDLE/i___167_i_11/O
                         net (fo=1, routed)           0.000    39.653    UART/UHANDLE/i___167_i_11_n_0
    SLICE_X37Y106        CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.401    40.054 r  UART/UHANDLE/i___167_i_3/O[3]
                         net (fo=3, routed)           1.182    41.236    UART/UHANDLE/i___167_i_3_n_4
    SLICE_X38Y109        LUT2 (Prop_lut2_I0_O)        0.339    41.575 r  UART/UHANDLE/i___29_i_45/O
                         net (fo=1, routed)           0.672    42.247    UART/UHANDLE/i___29_i_45_n_0
    SLICE_X36Y106        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.629    42.876 r  UART/UHANDLE/i___29_i_17/CO[3]
                         net (fo=1, routed)           0.000    42.876    UART/UHANDLE/i___29_i_17_n_0
    SLICE_X36Y107        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    43.115 r  UART/UHANDLE/i___29_i_6/O[2]
                         net (fo=3, routed)           1.047    44.163    UART/UHANDLE/i___29_i_6_n_5
    SLICE_X38Y109        LUT2 (Prop_lut2_I0_O)        0.302    44.465 r  UART/UHANDLE/i___29_i_25/O
                         net (fo=1, routed)           0.520    44.985    UART/UHANDLE/i___29_i_25_n_0
    SLICE_X38Y107        CARRY4 (Prop_carry4_DI[2]_CO[2])
                                                      0.366    45.351 f  UART/UHANDLE/i___29_i_7/CO[2]
                         net (fo=4, routed)           0.577    45.928    UART/UHANDLE/i___29_i_7_n_1
    SLICE_X36Y105        LUT6 (Prop_lut6_I5_O)        0.310    46.238 r  UART/UHANDLE/Number[3]_i_33/O
                         net (fo=1, routed)           0.800    47.038    UART/UHANDLE/Number[3]_i_33_n_0
    SLICE_X36Y103        LUT6 (Prop_lut6_I5_O)        0.124    47.162 r  UART/UHANDLE/Number[3]_i_14/O
                         net (fo=1, routed)           0.828    47.990    UART/UHANDLE/Number[3]_i_14_n_0
    SLICE_X36Y92         LUT6 (Prop_lut6_I5_O)        0.124    48.114 r  UART/UHANDLE/Number[3]_i_3/O
                         net (fo=1, routed)           0.000    48.114    UART/UHANDLE/Number[3]_i_3_n_0
    SLICE_X36Y92         FDRE                                         r  UART/UHANDLE/Number_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UART/UHANDLE/tussenwaarde_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            UART/UDISPLAY/BCD_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        42.633ns  (logic 12.774ns (29.963%)  route 29.859ns (70.037%))
  Logic Levels:           42  (CARRY4=19 FDRE=1 LUT1=2 LUT2=1 LUT3=6 LUT4=4 LUT5=3 LUT6=6)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y89         FDRE                         0.000     0.000 r  UART/UHANDLE/tussenwaarde_reg[0]/C
    SLICE_X33Y89         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  UART/UHANDLE/tussenwaarde_reg[0]/Q
                         net (fo=123, routed)         3.260     3.716    UART/UHANDLE/bcd_to_display[0]
    SLICE_X52Y122        LUT1 (Prop_lut1_I0_O)        0.148     3.864 r  UART/UHANDLE/i___321__0_i_3/O
                         net (fo=4, routed)           1.022     4.885    UART/UHANDLE/i___321__0_i_3_n_0
    SLICE_X38Y119        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.799     5.684 r  UART/UHANDLE/i___321__0_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.684    UART/UHANDLE/i___321__0_i_1_n_0
    SLICE_X38Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.801 r  UART/UHANDLE/i___364__0_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.801    UART/UHANDLE/i___364__0_i_2_n_0
    SLICE_X38Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.918 r  UART/UHANDLE/i___394__0_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.918    UART/UHANDLE/i___394__0_i_1_n_0
    SLICE_X38Y122        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     6.137 r  UART/UHANDLE/i___408__0_i_2/O[0]
                         net (fo=17, routed)          1.187     7.324    UART/UHANDLE/o_BCD_bus6[13]
    SLICE_X37Y114        LUT3 (Prop_lut3_I0_O)        0.323     7.647 r  UART/UHANDLE/i___335_i_1/O
                         net (fo=69, routed)          4.801    12.449    UART/UHANDLE/o_BCD_bus5[13]
    SLICE_X49Y118        LUT6 (Prop_lut6_I3_O)        0.326    12.775 r  UART/UHANDLE/i___459__0__80/O
                         net (fo=3, routed)           1.125    13.899    UART/UHANDLE/i___459__0__80_n_0
    SLICE_X35Y120        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    14.284 r  UART/UHANDLE/i___344_i_13/CO[3]
                         net (fo=1, routed)           0.000    14.284    UART/UHANDLE/i___344_i_13_n_0
    SLICE_X35Y121        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    14.523 r  UART/UHANDLE/i___464_i_29/O[2]
                         net (fo=3, routed)           1.130    15.653    UART/UHANDLE/i___464_i_29_n_5
    SLICE_X32Y124        LUT3 (Prop_lut3_I0_O)        0.302    15.955 r  UART/UHANDLE/i___469_i_58/O
                         net (fo=2, routed)           0.959    16.914    UART/UHANDLE/i___469_i_58_n_0
    SLICE_X29Y123        LUT5 (Prop_lut5_I1_O)        0.152    17.066 r  UART/UHANDLE/i___469_i_37/O
                         net (fo=2, routed)           1.291    18.357    UART/UHANDLE/i___469_i_37_n_0
    SLICE_X34Y121        LUT6 (Prop_lut6_I0_O)        0.326    18.683 r  UART/UHANDLE/i___469_i_41/O
                         net (fo=1, routed)           0.000    18.683    UART/UHANDLE/i___469_i_41_n_0
    SLICE_X34Y121        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    19.063 r  UART/UHANDLE/i___469_i_22/CO[3]
                         net (fo=1, routed)           0.000    19.063    UART/UHANDLE/i___469_i_22_n_0
    SLICE_X34Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.180 r  UART/UHANDLE/i___469_i_11/CO[3]
                         net (fo=1, routed)           0.000    19.180    UART/UHANDLE/i___469_i_11_n_0
    SLICE_X34Y123        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    19.399 r  UART/UHANDLE/i___469_i_2/O[0]
                         net (fo=11, routed)          0.987    20.387    UART/UHANDLE/i___469_i_2_n_7
    SLICE_X37Y124        LUT3 (Prop_lut3_I0_O)        0.325    20.712 r  UART/UHANDLE/i___368__0_i_2/O
                         net (fo=2, routed)           0.690    21.401    UART/UHANDLE/i___368__0_i_2_n_0
    SLICE_X37Y124        LUT4 (Prop_lut4_I3_O)        0.327    21.728 r  UART/UHANDLE/i___368__0_i_4/O
                         net (fo=1, routed)           0.000    21.728    UART/UHANDLE/i___368__0_i_4_n_0
    SLICE_X37Y124        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    22.129 r  UART/UHANDLE/i___368__0_i_1/CO[3]
                         net (fo=1, routed)           0.009    22.138    UART/UHANDLE/i___368__0_i_1_n_0
    SLICE_X37Y125        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    22.472 r  UART/UHANDLE/i___408__0_i_9/O[1]
                         net (fo=2, routed)           0.821    23.294    UART/UHANDLE/i___408__0_i_9_n_6
    SLICE_X37Y127        LUT3 (Prop_lut3_I0_O)        0.303    23.597 r  UART/UHANDLE/i___408__0_i_4/O
                         net (fo=1, routed)           0.000    23.597    UART/UHANDLE/i___408__0_i_4_n_0
    SLICE_X37Y127        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    23.844 r  UART/UHANDLE/i___408__0_i_1/O[0]
                         net (fo=1, routed)           1.406    25.249    UART/UHANDLE/i___408__0_i_1_n_7
    SLICE_X54Y127        LUT4 (Prop_lut4_I3_O)        0.299    25.548 r  UART/UHANDLE/i___401__0/O
                         net (fo=1, routed)           0.000    25.548    UART/UHANDLE/i___401__0_n_0
    SLICE_X54Y127        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    26.126 f  UART/UHANDLE/i___459__0__146_i_1/O[2]
                         net (fo=1, routed)           0.927    27.054    UART/UHANDLE/i___459__0__146_i_1_n_5
    SLICE_X54Y131        LUT1 (Prop_lut1_I0_O)        0.301    27.355 r  UART/UHANDLE/i___459__0__135_i_16/O
                         net (fo=1, routed)           0.000    27.355    UART/UHANDLE/i___459__0__135_i_16_n_0
    SLICE_X54Y131        CARRY4 (Prop_carry4_S[2]_CO[2])
                                                      0.318    27.673 r  UART/UHANDLE/i___459__0__135_i_4/CO[2]
                         net (fo=35, routed)          1.045    28.718    UART/UHANDLE/i___459__0__135_i_4_n_1
    SLICE_X55Y130        LUT3 (Prop_lut3_I1_O)        0.340    29.058 r  UART/UHANDLE/i___459__0__135_i_37/O
                         net (fo=1, routed)           0.674    29.732    UART/UHANDLE/o_BCD_bus4[8]
    SLICE_X55Y130        LUT6 (Prop_lut6_I5_O)        0.327    30.059 r  UART/UHANDLE/i___459__0__135_i_14/O
                         net (fo=1, routed)           1.100    31.159    UART/UHANDLE/i___459__0__135_i_14_n_0
    SLICE_X56Y125        LUT6 (Prop_lut6_I5_O)        0.124    31.283 f  UART/UHANDLE/i___459__0__135_i_2/O
                         net (fo=13, routed)          1.184    32.467    UART/UHANDLE/i___459__0__135_i_2_n_0
    SLICE_X55Y129        LUT6 (Prop_lut6_I2_O)        0.124    32.591 r  UART/UHANDLE/i___459__0__147/O
                         net (fo=20, routed)          1.380    33.971    UART/UHANDLE/o_BCD_bus1[10]
    SLICE_X57Y124        LUT5 (Prop_lut5_I0_O)        0.124    34.095 r  UART/UHANDLE/i___297_i_12/O
                         net (fo=1, routed)           0.000    34.095    UART/UHANDLE/i___297_i_12_n_0
    SLICE_X57Y124        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    34.496 r  UART/UHANDLE/i___297_i_3/CO[3]
                         net (fo=1, routed)           0.009    34.505    UART/UHANDLE/i___297_i_3_n_0
    SLICE_X57Y125        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    34.727 r  UART/UHANDLE/i___297_i_2/O[0]
                         net (fo=2, routed)           0.803    35.530    UART/UHANDLE/i___297_i_2_n_7
    SLICE_X57Y127        LUT2 (Prop_lut2_I0_O)        0.329    35.859 r  UART/UHANDLE/i___295_i_26/O
                         net (fo=2, routed)           1.045    36.904    UART/UHANDLE/i___295_i_26_n_0
    SLICE_X57Y127        LUT4 (Prop_lut4_I3_O)        0.327    37.231 r  UART/UHANDLE/i___295_i_29/O
                         net (fo=1, routed)           0.000    37.231    UART/UHANDLE/i___295_i_29_n_0
    SLICE_X57Y127        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    37.632 r  UART/UHANDLE/i___295_i_10/CO[3]
                         net (fo=1, routed)           0.000    37.632    UART/UHANDLE/i___295_i_10_n_0
    SLICE_X57Y128        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    37.966 r  UART/UHANDLE/i___295_i_2/O[1]
                         net (fo=3, routed)           0.808    38.774    UART/UHANDLE/i___295_i_2_n_6
    SLICE_X56Y128        LUT4 (Prop_lut4_I1_O)        0.303    39.077 r  UART/UHANDLE/i___295_i_8/O
                         net (fo=1, routed)           0.000    39.077    UART/UHANDLE/i___295_i_8_n_0
    SLICE_X56Y128        CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.574    39.651 f  UART/UHANDLE/i___295_i_1/CO[2]
                         net (fo=4, routed)           0.686    40.337    UART/UHANDLE/i___295_i_1_n_1
    SLICE_X56Y129        LUT5 (Prop_lut5_I1_O)        0.334    40.671 r  UART/UHANDLE/i___296_i_1/O
                         net (fo=1, routed)           0.469    41.140    UART/UHANDLE/i___296_i_1_n_0
    SLICE_X56Y129        LUT3 (Prop_lut3_I1_O)        0.328    41.468 r  UART/UHANDLE/i___296/O
                         net (fo=1, routed)           1.041    42.509    UART/UHANDLE/bcd_to_display[15]
    SLICE_X56Y119        LUT6 (Prop_lut6_I1_O)        0.124    42.633 r  UART/UHANDLE/BCD[3]_i_1/O
                         net (fo=1, routed)           0.000    42.633    UART/UDISPLAY/D[3]
    SLICE_X56Y119        FDRE                                         r  UART/UDISPLAY/BCD_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UART/UHANDLE/tussenwaarde_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            UART/UDISPLAY/BCD_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        42.101ns  (logic 12.422ns (29.506%)  route 29.679ns (70.495%))
  Logic Levels:           41  (CARRY4=19 FDRE=1 LUT1=2 LUT2=1 LUT3=5 LUT4=4 LUT5=3 LUT6=6)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y89         FDRE                         0.000     0.000 r  UART/UHANDLE/tussenwaarde_reg[0]/C
    SLICE_X33Y89         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  UART/UHANDLE/tussenwaarde_reg[0]/Q
                         net (fo=123, routed)         3.260     3.716    UART/UHANDLE/bcd_to_display[0]
    SLICE_X52Y122        LUT1 (Prop_lut1_I0_O)        0.148     3.864 r  UART/UHANDLE/i___321__0_i_3/O
                         net (fo=4, routed)           1.022     4.885    UART/UHANDLE/i___321__0_i_3_n_0
    SLICE_X38Y119        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.799     5.684 r  UART/UHANDLE/i___321__0_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.684    UART/UHANDLE/i___321__0_i_1_n_0
    SLICE_X38Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.801 r  UART/UHANDLE/i___364__0_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.801    UART/UHANDLE/i___364__0_i_2_n_0
    SLICE_X38Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.918 r  UART/UHANDLE/i___394__0_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.918    UART/UHANDLE/i___394__0_i_1_n_0
    SLICE_X38Y122        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     6.137 r  UART/UHANDLE/i___408__0_i_2/O[0]
                         net (fo=17, routed)          1.187     7.324    UART/UHANDLE/o_BCD_bus6[13]
    SLICE_X37Y114        LUT3 (Prop_lut3_I0_O)        0.323     7.647 r  UART/UHANDLE/i___335_i_1/O
                         net (fo=69, routed)          4.801    12.449    UART/UHANDLE/o_BCD_bus5[13]
    SLICE_X49Y118        LUT6 (Prop_lut6_I3_O)        0.326    12.775 r  UART/UHANDLE/i___459__0__80/O
                         net (fo=3, routed)           1.125    13.899    UART/UHANDLE/i___459__0__80_n_0
    SLICE_X35Y120        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    14.284 r  UART/UHANDLE/i___344_i_13/CO[3]
                         net (fo=1, routed)           0.000    14.284    UART/UHANDLE/i___344_i_13_n_0
    SLICE_X35Y121        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    14.523 r  UART/UHANDLE/i___464_i_29/O[2]
                         net (fo=3, routed)           1.130    15.653    UART/UHANDLE/i___464_i_29_n_5
    SLICE_X32Y124        LUT3 (Prop_lut3_I0_O)        0.302    15.955 r  UART/UHANDLE/i___469_i_58/O
                         net (fo=2, routed)           0.959    16.914    UART/UHANDLE/i___469_i_58_n_0
    SLICE_X29Y123        LUT5 (Prop_lut5_I1_O)        0.152    17.066 r  UART/UHANDLE/i___469_i_37/O
                         net (fo=2, routed)           1.291    18.357    UART/UHANDLE/i___469_i_37_n_0
    SLICE_X34Y121        LUT6 (Prop_lut6_I0_O)        0.326    18.683 r  UART/UHANDLE/i___469_i_41/O
                         net (fo=1, routed)           0.000    18.683    UART/UHANDLE/i___469_i_41_n_0
    SLICE_X34Y121        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    19.063 r  UART/UHANDLE/i___469_i_22/CO[3]
                         net (fo=1, routed)           0.000    19.063    UART/UHANDLE/i___469_i_22_n_0
    SLICE_X34Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.180 r  UART/UHANDLE/i___469_i_11/CO[3]
                         net (fo=1, routed)           0.000    19.180    UART/UHANDLE/i___469_i_11_n_0
    SLICE_X34Y123        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    19.399 r  UART/UHANDLE/i___469_i_2/O[0]
                         net (fo=11, routed)          0.987    20.387    UART/UHANDLE/i___469_i_2_n_7
    SLICE_X37Y124        LUT3 (Prop_lut3_I0_O)        0.325    20.712 r  UART/UHANDLE/i___368__0_i_2/O
                         net (fo=2, routed)           0.690    21.401    UART/UHANDLE/i___368__0_i_2_n_0
    SLICE_X37Y124        LUT4 (Prop_lut4_I3_O)        0.327    21.728 r  UART/UHANDLE/i___368__0_i_4/O
                         net (fo=1, routed)           0.000    21.728    UART/UHANDLE/i___368__0_i_4_n_0
    SLICE_X37Y124        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    22.129 r  UART/UHANDLE/i___368__0_i_1/CO[3]
                         net (fo=1, routed)           0.009    22.138    UART/UHANDLE/i___368__0_i_1_n_0
    SLICE_X37Y125        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    22.472 r  UART/UHANDLE/i___408__0_i_9/O[1]
                         net (fo=2, routed)           0.821    23.294    UART/UHANDLE/i___408__0_i_9_n_6
    SLICE_X37Y127        LUT3 (Prop_lut3_I0_O)        0.303    23.597 r  UART/UHANDLE/i___408__0_i_4/O
                         net (fo=1, routed)           0.000    23.597    UART/UHANDLE/i___408__0_i_4_n_0
    SLICE_X37Y127        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    23.844 r  UART/UHANDLE/i___408__0_i_1/O[0]
                         net (fo=1, routed)           1.406    25.249    UART/UHANDLE/i___408__0_i_1_n_7
    SLICE_X54Y127        LUT4 (Prop_lut4_I3_O)        0.299    25.548 r  UART/UHANDLE/i___401__0/O
                         net (fo=1, routed)           0.000    25.548    UART/UHANDLE/i___401__0_n_0
    SLICE_X54Y127        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    26.126 f  UART/UHANDLE/i___459__0__146_i_1/O[2]
                         net (fo=1, routed)           0.927    27.054    UART/UHANDLE/i___459__0__146_i_1_n_5
    SLICE_X54Y131        LUT1 (Prop_lut1_I0_O)        0.301    27.355 r  UART/UHANDLE/i___459__0__135_i_16/O
                         net (fo=1, routed)           0.000    27.355    UART/UHANDLE/i___459__0__135_i_16_n_0
    SLICE_X54Y131        CARRY4 (Prop_carry4_S[2]_CO[2])
                                                      0.318    27.673 r  UART/UHANDLE/i___459__0__135_i_4/CO[2]
                         net (fo=35, routed)          1.045    28.718    UART/UHANDLE/i___459__0__135_i_4_n_1
    SLICE_X55Y130        LUT3 (Prop_lut3_I1_O)        0.340    29.058 r  UART/UHANDLE/i___459__0__135_i_37/O
                         net (fo=1, routed)           0.674    29.732    UART/UHANDLE/o_BCD_bus4[8]
    SLICE_X55Y130        LUT6 (Prop_lut6_I5_O)        0.327    30.059 r  UART/UHANDLE/i___459__0__135_i_14/O
                         net (fo=1, routed)           1.100    31.159    UART/UHANDLE/i___459__0__135_i_14_n_0
    SLICE_X56Y125        LUT6 (Prop_lut6_I5_O)        0.124    31.283 f  UART/UHANDLE/i___459__0__135_i_2/O
                         net (fo=13, routed)          1.184    32.467    UART/UHANDLE/i___459__0__135_i_2_n_0
    SLICE_X55Y129        LUT6 (Prop_lut6_I2_O)        0.124    32.591 r  UART/UHANDLE/i___459__0__147/O
                         net (fo=20, routed)          1.380    33.971    UART/UHANDLE/o_BCD_bus1[10]
    SLICE_X57Y124        LUT5 (Prop_lut5_I0_O)        0.124    34.095 r  UART/UHANDLE/i___297_i_12/O
                         net (fo=1, routed)           0.000    34.095    UART/UHANDLE/i___297_i_12_n_0
    SLICE_X57Y124        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    34.496 r  UART/UHANDLE/i___297_i_3/CO[3]
                         net (fo=1, routed)           0.009    34.505    UART/UHANDLE/i___297_i_3_n_0
    SLICE_X57Y125        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    34.727 r  UART/UHANDLE/i___297_i_2/O[0]
                         net (fo=2, routed)           0.803    35.530    UART/UHANDLE/i___297_i_2_n_7
    SLICE_X57Y127        LUT2 (Prop_lut2_I0_O)        0.329    35.859 r  UART/UHANDLE/i___295_i_26/O
                         net (fo=2, routed)           1.045    36.904    UART/UHANDLE/i___295_i_26_n_0
    SLICE_X57Y127        LUT4 (Prop_lut4_I3_O)        0.327    37.231 r  UART/UHANDLE/i___295_i_29/O
                         net (fo=1, routed)           0.000    37.231    UART/UHANDLE/i___295_i_29_n_0
    SLICE_X57Y127        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    37.632 r  UART/UHANDLE/i___295_i_10/CO[3]
                         net (fo=1, routed)           0.000    37.632    UART/UHANDLE/i___295_i_10_n_0
    SLICE_X57Y128        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    37.966 r  UART/UHANDLE/i___295_i_2/O[1]
                         net (fo=3, routed)           0.808    38.774    UART/UHANDLE/i___295_i_2_n_6
    SLICE_X56Y128        LUT4 (Prop_lut4_I1_O)        0.303    39.077 r  UART/UHANDLE/i___295_i_8/O
                         net (fo=1, routed)           0.000    39.077    UART/UHANDLE/i___295_i_8_n_0
    SLICE_X56Y128        CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.574    39.651 r  UART/UHANDLE/i___295_i_1/CO[2]
                         net (fo=4, routed)           0.686    40.337    UART/UHANDLE/i___295_i_1_n_1
    SLICE_X56Y129        LUT5 (Prop_lut5_I2_O)        0.310    40.647 r  UART/UHANDLE/i___295/O
                         net (fo=1, routed)           1.330    41.977    UART/UHANDLE/bcd_to_display[13]
    SLICE_X56Y119        LUT6 (Prop_lut6_I1_O)        0.124    42.101 r  UART/UHANDLE/BCD[1]_i_1/O
                         net (fo=1, routed)           0.000    42.101    UART/UDISPLAY/D[1]
    SLICE_X56Y119        FDRE                                         r  UART/UDISPLAY/BCD_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UART/UHANDLE/tussenwaarde_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            UART/UDISPLAY/BCD_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        41.778ns  (logic 12.422ns (29.733%)  route 29.356ns (70.267%))
  Logic Levels:           41  (CARRY4=19 FDRE=1 LUT1=2 LUT2=1 LUT3=5 LUT4=5 LUT5=2 LUT6=6)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y89         FDRE                         0.000     0.000 r  UART/UHANDLE/tussenwaarde_reg[0]/C
    SLICE_X33Y89         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  UART/UHANDLE/tussenwaarde_reg[0]/Q
                         net (fo=123, routed)         3.260     3.716    UART/UHANDLE/bcd_to_display[0]
    SLICE_X52Y122        LUT1 (Prop_lut1_I0_O)        0.148     3.864 r  UART/UHANDLE/i___321__0_i_3/O
                         net (fo=4, routed)           1.022     4.885    UART/UHANDLE/i___321__0_i_3_n_0
    SLICE_X38Y119        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.799     5.684 r  UART/UHANDLE/i___321__0_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.684    UART/UHANDLE/i___321__0_i_1_n_0
    SLICE_X38Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.801 r  UART/UHANDLE/i___364__0_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.801    UART/UHANDLE/i___364__0_i_2_n_0
    SLICE_X38Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.918 r  UART/UHANDLE/i___394__0_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.918    UART/UHANDLE/i___394__0_i_1_n_0
    SLICE_X38Y122        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     6.137 r  UART/UHANDLE/i___408__0_i_2/O[0]
                         net (fo=17, routed)          1.187     7.324    UART/UHANDLE/o_BCD_bus6[13]
    SLICE_X37Y114        LUT3 (Prop_lut3_I0_O)        0.323     7.647 r  UART/UHANDLE/i___335_i_1/O
                         net (fo=69, routed)          4.801    12.449    UART/UHANDLE/o_BCD_bus5[13]
    SLICE_X49Y118        LUT6 (Prop_lut6_I3_O)        0.326    12.775 r  UART/UHANDLE/i___459__0__80/O
                         net (fo=3, routed)           1.125    13.899    UART/UHANDLE/i___459__0__80_n_0
    SLICE_X35Y120        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    14.284 r  UART/UHANDLE/i___344_i_13/CO[3]
                         net (fo=1, routed)           0.000    14.284    UART/UHANDLE/i___344_i_13_n_0
    SLICE_X35Y121        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    14.523 r  UART/UHANDLE/i___464_i_29/O[2]
                         net (fo=3, routed)           1.130    15.653    UART/UHANDLE/i___464_i_29_n_5
    SLICE_X32Y124        LUT3 (Prop_lut3_I0_O)        0.302    15.955 r  UART/UHANDLE/i___469_i_58/O
                         net (fo=2, routed)           0.959    16.914    UART/UHANDLE/i___469_i_58_n_0
    SLICE_X29Y123        LUT5 (Prop_lut5_I1_O)        0.152    17.066 r  UART/UHANDLE/i___469_i_37/O
                         net (fo=2, routed)           1.291    18.357    UART/UHANDLE/i___469_i_37_n_0
    SLICE_X34Y121        LUT6 (Prop_lut6_I0_O)        0.326    18.683 r  UART/UHANDLE/i___469_i_41/O
                         net (fo=1, routed)           0.000    18.683    UART/UHANDLE/i___469_i_41_n_0
    SLICE_X34Y121        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    19.063 r  UART/UHANDLE/i___469_i_22/CO[3]
                         net (fo=1, routed)           0.000    19.063    UART/UHANDLE/i___469_i_22_n_0
    SLICE_X34Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.180 r  UART/UHANDLE/i___469_i_11/CO[3]
                         net (fo=1, routed)           0.000    19.180    UART/UHANDLE/i___469_i_11_n_0
    SLICE_X34Y123        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    19.399 r  UART/UHANDLE/i___469_i_2/O[0]
                         net (fo=11, routed)          0.987    20.387    UART/UHANDLE/i___469_i_2_n_7
    SLICE_X37Y124        LUT3 (Prop_lut3_I0_O)        0.325    20.712 r  UART/UHANDLE/i___368__0_i_2/O
                         net (fo=2, routed)           0.690    21.401    UART/UHANDLE/i___368__0_i_2_n_0
    SLICE_X37Y124        LUT4 (Prop_lut4_I3_O)        0.327    21.728 r  UART/UHANDLE/i___368__0_i_4/O
                         net (fo=1, routed)           0.000    21.728    UART/UHANDLE/i___368__0_i_4_n_0
    SLICE_X37Y124        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    22.129 r  UART/UHANDLE/i___368__0_i_1/CO[3]
                         net (fo=1, routed)           0.009    22.138    UART/UHANDLE/i___368__0_i_1_n_0
    SLICE_X37Y125        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    22.472 r  UART/UHANDLE/i___408__0_i_9/O[1]
                         net (fo=2, routed)           0.821    23.294    UART/UHANDLE/i___408__0_i_9_n_6
    SLICE_X37Y127        LUT3 (Prop_lut3_I0_O)        0.303    23.597 r  UART/UHANDLE/i___408__0_i_4/O
                         net (fo=1, routed)           0.000    23.597    UART/UHANDLE/i___408__0_i_4_n_0
    SLICE_X37Y127        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    23.844 r  UART/UHANDLE/i___408__0_i_1/O[0]
                         net (fo=1, routed)           1.406    25.249    UART/UHANDLE/i___408__0_i_1_n_7
    SLICE_X54Y127        LUT4 (Prop_lut4_I3_O)        0.299    25.548 r  UART/UHANDLE/i___401__0/O
                         net (fo=1, routed)           0.000    25.548    UART/UHANDLE/i___401__0_n_0
    SLICE_X54Y127        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    26.126 f  UART/UHANDLE/i___459__0__146_i_1/O[2]
                         net (fo=1, routed)           0.927    27.054    UART/UHANDLE/i___459__0__146_i_1_n_5
    SLICE_X54Y131        LUT1 (Prop_lut1_I0_O)        0.301    27.355 r  UART/UHANDLE/i___459__0__135_i_16/O
                         net (fo=1, routed)           0.000    27.355    UART/UHANDLE/i___459__0__135_i_16_n_0
    SLICE_X54Y131        CARRY4 (Prop_carry4_S[2]_CO[2])
                                                      0.318    27.673 r  UART/UHANDLE/i___459__0__135_i_4/CO[2]
                         net (fo=35, routed)          1.045    28.718    UART/UHANDLE/i___459__0__135_i_4_n_1
    SLICE_X55Y130        LUT3 (Prop_lut3_I1_O)        0.340    29.058 r  UART/UHANDLE/i___459__0__135_i_37/O
                         net (fo=1, routed)           0.674    29.732    UART/UHANDLE/o_BCD_bus4[8]
    SLICE_X55Y130        LUT6 (Prop_lut6_I5_O)        0.327    30.059 r  UART/UHANDLE/i___459__0__135_i_14/O
                         net (fo=1, routed)           1.100    31.159    UART/UHANDLE/i___459__0__135_i_14_n_0
    SLICE_X56Y125        LUT6 (Prop_lut6_I5_O)        0.124    31.283 f  UART/UHANDLE/i___459__0__135_i_2/O
                         net (fo=13, routed)          1.184    32.467    UART/UHANDLE/i___459__0__135_i_2_n_0
    SLICE_X55Y129        LUT6 (Prop_lut6_I2_O)        0.124    32.591 r  UART/UHANDLE/i___459__0__147/O
                         net (fo=20, routed)          1.380    33.971    UART/UHANDLE/o_BCD_bus1[10]
    SLICE_X57Y124        LUT5 (Prop_lut5_I0_O)        0.124    34.095 r  UART/UHANDLE/i___297_i_12/O
                         net (fo=1, routed)           0.000    34.095    UART/UHANDLE/i___297_i_12_n_0
    SLICE_X57Y124        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    34.496 r  UART/UHANDLE/i___297_i_3/CO[3]
                         net (fo=1, routed)           0.009    34.505    UART/UHANDLE/i___297_i_3_n_0
    SLICE_X57Y125        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    34.727 r  UART/UHANDLE/i___297_i_2/O[0]
                         net (fo=2, routed)           0.803    35.530    UART/UHANDLE/i___297_i_2_n_7
    SLICE_X57Y127        LUT2 (Prop_lut2_I0_O)        0.329    35.859 r  UART/UHANDLE/i___295_i_26/O
                         net (fo=2, routed)           1.045    36.904    UART/UHANDLE/i___295_i_26_n_0
    SLICE_X57Y127        LUT4 (Prop_lut4_I3_O)        0.327    37.231 r  UART/UHANDLE/i___295_i_29/O
                         net (fo=1, routed)           0.000    37.231    UART/UHANDLE/i___295_i_29_n_0
    SLICE_X57Y127        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    37.632 r  UART/UHANDLE/i___295_i_10/CO[3]
                         net (fo=1, routed)           0.000    37.632    UART/UHANDLE/i___295_i_10_n_0
    SLICE_X57Y128        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    37.966 r  UART/UHANDLE/i___295_i_2/O[1]
                         net (fo=3, routed)           0.808    38.774    UART/UHANDLE/i___295_i_2_n_6
    SLICE_X56Y128        LUT4 (Prop_lut4_I1_O)        0.303    39.077 r  UART/UHANDLE/i___295_i_8/O
                         net (fo=1, routed)           0.000    39.077    UART/UHANDLE/i___295_i_8_n_0
    SLICE_X56Y128        CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.574    39.651 r  UART/UHANDLE/i___295_i_1/CO[2]
                         net (fo=4, routed)           0.960    40.611    UART/UHANDLE/i___295_i_1_n_1
    SLICE_X56Y129        LUT4 (Prop_lut4_I2_O)        0.310    40.921 r  UART/UHANDLE/BCD[0]_i_3/O
                         net (fo=1, routed)           0.734    41.654    UART/UHANDLE/bcd_to_display[12]
    SLICE_X56Y119        LUT6 (Prop_lut6_I1_O)        0.124    41.778 r  UART/UHANDLE/BCD[0]_i_1/O
                         net (fo=1, routed)           0.000    41.778    UART/UDISPLAY/D[0]
    SLICE_X56Y119        FDRE                                         r  UART/UDISPLAY/BCD_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UART/UHANDLE/tussenwaarde_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            UART/UDISPLAY/BCD_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        41.218ns  (logic 12.422ns (30.137%)  route 28.796ns (69.863%))
  Logic Levels:           41  (CARRY4=19 FDRE=1 LUT1=2 LUT2=1 LUT3=5 LUT4=4 LUT5=2 LUT6=7)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y89         FDRE                         0.000     0.000 r  UART/UHANDLE/tussenwaarde_reg[0]/C
    SLICE_X33Y89         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  UART/UHANDLE/tussenwaarde_reg[0]/Q
                         net (fo=123, routed)         3.260     3.716    UART/UHANDLE/bcd_to_display[0]
    SLICE_X52Y122        LUT1 (Prop_lut1_I0_O)        0.148     3.864 r  UART/UHANDLE/i___321__0_i_3/O
                         net (fo=4, routed)           1.022     4.885    UART/UHANDLE/i___321__0_i_3_n_0
    SLICE_X38Y119        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.799     5.684 r  UART/UHANDLE/i___321__0_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.684    UART/UHANDLE/i___321__0_i_1_n_0
    SLICE_X38Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.801 r  UART/UHANDLE/i___364__0_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.801    UART/UHANDLE/i___364__0_i_2_n_0
    SLICE_X38Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.918 r  UART/UHANDLE/i___394__0_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.918    UART/UHANDLE/i___394__0_i_1_n_0
    SLICE_X38Y122        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     6.137 r  UART/UHANDLE/i___408__0_i_2/O[0]
                         net (fo=17, routed)          1.187     7.324    UART/UHANDLE/o_BCD_bus6[13]
    SLICE_X37Y114        LUT3 (Prop_lut3_I0_O)        0.323     7.647 r  UART/UHANDLE/i___335_i_1/O
                         net (fo=69, routed)          4.801    12.449    UART/UHANDLE/o_BCD_bus5[13]
    SLICE_X49Y118        LUT6 (Prop_lut6_I3_O)        0.326    12.775 r  UART/UHANDLE/i___459__0__80/O
                         net (fo=3, routed)           1.125    13.899    UART/UHANDLE/i___459__0__80_n_0
    SLICE_X35Y120        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    14.284 r  UART/UHANDLE/i___344_i_13/CO[3]
                         net (fo=1, routed)           0.000    14.284    UART/UHANDLE/i___344_i_13_n_0
    SLICE_X35Y121        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    14.523 r  UART/UHANDLE/i___464_i_29/O[2]
                         net (fo=3, routed)           1.130    15.653    UART/UHANDLE/i___464_i_29_n_5
    SLICE_X32Y124        LUT3 (Prop_lut3_I0_O)        0.302    15.955 r  UART/UHANDLE/i___469_i_58/O
                         net (fo=2, routed)           0.959    16.914    UART/UHANDLE/i___469_i_58_n_0
    SLICE_X29Y123        LUT5 (Prop_lut5_I1_O)        0.152    17.066 r  UART/UHANDLE/i___469_i_37/O
                         net (fo=2, routed)           1.291    18.357    UART/UHANDLE/i___469_i_37_n_0
    SLICE_X34Y121        LUT6 (Prop_lut6_I0_O)        0.326    18.683 r  UART/UHANDLE/i___469_i_41/O
                         net (fo=1, routed)           0.000    18.683    UART/UHANDLE/i___469_i_41_n_0
    SLICE_X34Y121        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    19.063 r  UART/UHANDLE/i___469_i_22/CO[3]
                         net (fo=1, routed)           0.000    19.063    UART/UHANDLE/i___469_i_22_n_0
    SLICE_X34Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.180 r  UART/UHANDLE/i___469_i_11/CO[3]
                         net (fo=1, routed)           0.000    19.180    UART/UHANDLE/i___469_i_11_n_0
    SLICE_X34Y123        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    19.399 r  UART/UHANDLE/i___469_i_2/O[0]
                         net (fo=11, routed)          0.987    20.387    UART/UHANDLE/i___469_i_2_n_7
    SLICE_X37Y124        LUT3 (Prop_lut3_I0_O)        0.325    20.712 r  UART/UHANDLE/i___368__0_i_2/O
                         net (fo=2, routed)           0.690    21.401    UART/UHANDLE/i___368__0_i_2_n_0
    SLICE_X37Y124        LUT4 (Prop_lut4_I3_O)        0.327    21.728 r  UART/UHANDLE/i___368__0_i_4/O
                         net (fo=1, routed)           0.000    21.728    UART/UHANDLE/i___368__0_i_4_n_0
    SLICE_X37Y124        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    22.129 r  UART/UHANDLE/i___368__0_i_1/CO[3]
                         net (fo=1, routed)           0.009    22.138    UART/UHANDLE/i___368__0_i_1_n_0
    SLICE_X37Y125        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    22.472 r  UART/UHANDLE/i___408__0_i_9/O[1]
                         net (fo=2, routed)           0.821    23.294    UART/UHANDLE/i___408__0_i_9_n_6
    SLICE_X37Y127        LUT3 (Prop_lut3_I0_O)        0.303    23.597 r  UART/UHANDLE/i___408__0_i_4/O
                         net (fo=1, routed)           0.000    23.597    UART/UHANDLE/i___408__0_i_4_n_0
    SLICE_X37Y127        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    23.844 r  UART/UHANDLE/i___408__0_i_1/O[0]
                         net (fo=1, routed)           1.406    25.249    UART/UHANDLE/i___408__0_i_1_n_7
    SLICE_X54Y127        LUT4 (Prop_lut4_I3_O)        0.299    25.548 r  UART/UHANDLE/i___401__0/O
                         net (fo=1, routed)           0.000    25.548    UART/UHANDLE/i___401__0_n_0
    SLICE_X54Y127        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    26.126 f  UART/UHANDLE/i___459__0__146_i_1/O[2]
                         net (fo=1, routed)           0.927    27.054    UART/UHANDLE/i___459__0__146_i_1_n_5
    SLICE_X54Y131        LUT1 (Prop_lut1_I0_O)        0.301    27.355 r  UART/UHANDLE/i___459__0__135_i_16/O
                         net (fo=1, routed)           0.000    27.355    UART/UHANDLE/i___459__0__135_i_16_n_0
    SLICE_X54Y131        CARRY4 (Prop_carry4_S[2]_CO[2])
                                                      0.318    27.673 r  UART/UHANDLE/i___459__0__135_i_4/CO[2]
                         net (fo=35, routed)          1.045    28.718    UART/UHANDLE/i___459__0__135_i_4_n_1
    SLICE_X55Y130        LUT3 (Prop_lut3_I1_O)        0.340    29.058 r  UART/UHANDLE/i___459__0__135_i_37/O
                         net (fo=1, routed)           0.674    29.732    UART/UHANDLE/o_BCD_bus4[8]
    SLICE_X55Y130        LUT6 (Prop_lut6_I5_O)        0.327    30.059 r  UART/UHANDLE/i___459__0__135_i_14/O
                         net (fo=1, routed)           1.100    31.159    UART/UHANDLE/i___459__0__135_i_14_n_0
    SLICE_X56Y125        LUT6 (Prop_lut6_I5_O)        0.124    31.283 f  UART/UHANDLE/i___459__0__135_i_2/O
                         net (fo=13, routed)          1.184    32.467    UART/UHANDLE/i___459__0__135_i_2_n_0
    SLICE_X55Y129        LUT6 (Prop_lut6_I2_O)        0.124    32.591 r  UART/UHANDLE/i___459__0__147/O
                         net (fo=20, routed)          1.380    33.971    UART/UHANDLE/o_BCD_bus1[10]
    SLICE_X57Y124        LUT5 (Prop_lut5_I0_O)        0.124    34.095 r  UART/UHANDLE/i___297_i_12/O
                         net (fo=1, routed)           0.000    34.095    UART/UHANDLE/i___297_i_12_n_0
    SLICE_X57Y124        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    34.496 r  UART/UHANDLE/i___297_i_3/CO[3]
                         net (fo=1, routed)           0.009    34.505    UART/UHANDLE/i___297_i_3_n_0
    SLICE_X57Y125        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    34.727 r  UART/UHANDLE/i___297_i_2/O[0]
                         net (fo=2, routed)           0.803    35.530    UART/UHANDLE/i___297_i_2_n_7
    SLICE_X57Y127        LUT2 (Prop_lut2_I0_O)        0.329    35.859 r  UART/UHANDLE/i___295_i_26/O
                         net (fo=2, routed)           1.045    36.904    UART/UHANDLE/i___295_i_26_n_0
    SLICE_X57Y127        LUT4 (Prop_lut4_I3_O)        0.327    37.231 r  UART/UHANDLE/i___295_i_29/O
                         net (fo=1, routed)           0.000    37.231    UART/UHANDLE/i___295_i_29_n_0
    SLICE_X57Y127        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    37.632 r  UART/UHANDLE/i___295_i_10/CO[3]
                         net (fo=1, routed)           0.000    37.632    UART/UHANDLE/i___295_i_10_n_0
    SLICE_X57Y128        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    37.966 r  UART/UHANDLE/i___295_i_2/O[1]
                         net (fo=3, routed)           0.808    38.774    UART/UHANDLE/i___295_i_2_n_6
    SLICE_X56Y128        LUT4 (Prop_lut4_I1_O)        0.303    39.077 r  UART/UHANDLE/i___295_i_8/O
                         net (fo=1, routed)           0.000    39.077    UART/UHANDLE/i___295_i_8_n_0
    SLICE_X56Y128        CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.574    39.651 r  UART/UHANDLE/i___295_i_1/CO[2]
                         net (fo=4, routed)           0.451    40.102    UART/UHANDLE/i___295_i_1_n_1
    SLICE_X56Y129        LUT6 (Prop_lut6_I4_O)        0.310    40.412 r  UART/UHANDLE/BCD[2]_i_3/O
                         net (fo=1, routed)           0.682    41.094    UART/UHANDLE/bcd_to_display[14]
    SLICE_X56Y119        LUT6 (Prop_lut6_I1_O)        0.124    41.218 r  UART/UHANDLE/BCD[2]_i_1/O
                         net (fo=1, routed)           0.000    41.218    UART/UDISPLAY/D[2]
    SLICE_X56Y119        FDRE                                         r  UART/UDISPLAY/BCD_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UART/URX/r_RX_Byte_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            UART/UHANDLE/Number_reg[1]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.445ns  (logic 9.688ns (27.332%)  route 25.757ns (72.668%))
  Logic Levels:           36  (CARRY4=19 FDRE=1 LUT2=2 LUT3=5 LUT4=2 LUT5=2 LUT6=5)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y85         FDRE                         0.000     0.000 r  UART/URX/r_RX_Byte_reg[7]/C
    SLICE_X48Y85         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  UART/URX/r_RX_Byte_reg[7]/Q
                         net (fo=40, routed)          2.524     2.980    UART/UHANDLE/Data_Recieved[7]
    SLICE_X37Y88         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     3.378 r  UART/UHANDLE/i___264_0_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.378    UART/UHANDLE/i___264_0_i_2_n_0
    SLICE_X37Y89         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.600 r  UART/UHANDLE/geld_reg[15]_i_20/O[0]
                         net (fo=3, routed)           0.834     4.434    UART/UHANDLE/geld_reg[15]_i_20_n_7
    SLICE_X37Y90         LUT3 (Prop_lut3_I1_O)        0.325     4.759 f  UART/UHANDLE/geld[11]_i_15/O
                         net (fo=3, routed)           0.816     5.575    UART/UHANDLE/geld[11]_i_15_n_0
    SLICE_X39Y89         LUT5 (Prop_lut5_I3_O)        0.332     5.907 r  UART/UHANDLE/geld[11]_i_8/O
                         net (fo=2, routed)           0.889     6.797    UART/UHANDLE/geld[11]_i_8_n_0
    SLICE_X38Y89         LUT6 (Prop_lut6_I0_O)        0.124     6.921 r  UART/UHANDLE/geld[11]_i_11/O
                         net (fo=1, routed)           0.000     6.921    UART/UHANDLE/geld[11]_i_11_n_0
    SLICE_X38Y89         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.297 r  UART/UHANDLE/geld_reg[11]_i_7/CO[3]
                         net (fo=1, routed)           0.000     7.297    UART/UHANDLE/geld_reg[11]_i_7_n_0
    SLICE_X38Y90         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.536 r  UART/UHANDLE/geld_reg[15]_i_8/O[2]
                         net (fo=1, routed)           0.816     8.352    UART/UHANDLE/geld1[13]
    SLICE_X42Y91         LUT3 (Prop_lut3_I2_O)        0.301     8.653 r  UART/UHANDLE/geld[15]_i_5/O
                         net (fo=1, routed)           0.000     8.653    UART/UHANDLE/geld[15]_i_5_n_0
    SLICE_X42Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.186 r  UART/UHANDLE/geld_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.186    UART/UHANDLE/geld_reg[15]_i_2_n_0
    SLICE_X42Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.303 r  UART/UHANDLE/geld_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.303    UART/UHANDLE/geld_reg[19]_i_2_n_0
    SLICE_X42Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.420 r  UART/UHANDLE/geld_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.420    UART/UHANDLE/geld_reg[23]_i_2_n_0
    SLICE_X42Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.537 r  UART/UHANDLE/geld_reg[27]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.537    UART/UHANDLE/geld_reg[27]_i_2_n_0
    SLICE_X42Y95         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     9.852 r  UART/UHANDLE/i___254__0_i_1/O[3]
                         net (fo=7, routed)           1.479    11.331    UART/UHANDLE/geld[31]
    SLICE_X54Y102        LUT4 (Prop_lut4_I2_O)        0.307    11.638 r  UART/UHANDLE/i___254__0/O
                         net (fo=144, routed)         1.998    13.635    UART/UHANDLE/i___254__0_n_0
    SLICE_X46Y91         LUT6 (Prop_lut6_I5_O)        0.124    13.759 f  UART/UHANDLE/i___92_i_1/O
                         net (fo=89, routed)          4.733    18.492    UART/UHANDLE/i___92_i_1_n_0
    SLICE_X60Y96         LUT3 (Prop_lut3_I2_O)        0.152    18.644 r  UART/UHANDLE/i___162_i_21/O
                         net (fo=2, routed)           1.163    19.807    UART/UHANDLE/i___162_i_21_n_0
    SLICE_X57Y94         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.609    20.416 r  UART/UHANDLE/i___162_i_16/CO[3]
                         net (fo=1, routed)           0.000    20.416    UART/UHANDLE/i___162_i_16_n_0
    SLICE_X57Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.530 r  UART/UHANDLE/i___162_i_7/CO[3]
                         net (fo=1, routed)           0.000    20.530    UART/UHANDLE/i___162_i_7_n_0
    SLICE_X57Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.644 r  UART/UHANDLE/i___162_i_2/CO[3]
                         net (fo=1, routed)           0.000    20.644    UART/UHANDLE/i___162_i_2_n_0
    SLICE_X57Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.758 r  UART/UHANDLE/i___165_i_2/CO[3]
                         net (fo=1, routed)           0.000    20.758    UART/UHANDLE/i___165_i_2_n_0
    SLICE_X57Y98         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    20.997 r  UART/UHANDLE/i___165_i_1/O[2]
                         net (fo=3, routed)           0.979    21.976    UART/UHANDLE/i___165_i_1_n_5
    SLICE_X55Y100        LUT3 (Prop_lut3_I2_O)        0.332    22.308 r  UART/UHANDLE/i___157_i_55/O
                         net (fo=2, routed)           0.856    23.164    UART/UHANDLE/i___157_i_55_n_0
    SLICE_X55Y100        LUT4 (Prop_lut4_I3_O)        0.327    23.491 r  UART/UHANDLE/i___157_i_58/O
                         net (fo=1, routed)           0.000    23.491    UART/UHANDLE/i___157_i_58_n_0
    SLICE_X55Y100        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    23.739 r  UART/UHANDLE/i___157_i_20/O[3]
                         net (fo=3, routed)           1.226    24.965    UART/UHANDLE/i___157_i_20_n_4
    SLICE_X60Y98         LUT3 (Prop_lut3_I2_O)        0.306    25.271 r  UART/UHANDLE/i___157_i_25/O
                         net (fo=2, routed)           1.200    26.470    UART/UHANDLE/i___157_i_25_n_0
    SLICE_X53Y98         LUT5 (Prop_lut5_I3_O)        0.149    26.619 r  UART/UHANDLE/i___157_i_4/O
                         net (fo=2, routed)           0.638    27.257    UART/UHANDLE/i___157_i_4_n_0
    SLICE_X55Y98         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.606    27.863 r  UART/UHANDLE/i___157_i_1/CO[3]
                         net (fo=1, routed)           0.000    27.863    UART/UHANDLE/i___157_i_1_n_0
    SLICE_X55Y99         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    28.197 r  UART/UHANDLE/i___144_i_2/O[1]
                         net (fo=2, routed)           1.191    29.388    UART/UHANDLE/i___144_i_2_n_6
    SLICE_X56Y93         LUT2 (Prop_lut2_I0_O)        0.303    29.691 r  UART/UHANDLE/i___144_i_4/O
                         net (fo=1, routed)           0.000    29.691    UART/UHANDLE/i___144_i_4_n_0
    SLICE_X56Y93         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.230    29.921 r  UART/UHANDLE/i___144_i_1/O[1]
                         net (fo=1, routed)           1.430    31.351    UART/UHANDLE/i___144_i_1_n_6
    SLICE_X40Y93         LUT2 (Prop_lut2_I1_O)        0.306    31.657 r  UART/UHANDLE/i___147/O
                         net (fo=1, routed)           0.000    31.657    UART/UHANDLE/i___147_n_0
    SLICE_X40Y93         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    31.905 r  UART/UHANDLE/i___32_i_2/O[3]
                         net (fo=4, routed)           1.037    32.942    UART/UHANDLE/i___32_i_2_n_4
    SLICE_X38Y93         LUT6 (Prop_lut6_I4_O)        0.306    33.248 r  UART/UHANDLE/Number[3]_i_16/O
                         net (fo=1, routed)           0.308    33.557    UART/UHANDLE/Number[3]_i_16_n_0
    SLICE_X36Y94         LUT6 (Prop_lut6_I0_O)        0.124    33.681 f  UART/UHANDLE/Number[3]_i_6/O
                         net (fo=1, routed)           0.504    34.185    UART/UHANDLE/Number[3]_i_6_n_0
    SLICE_X36Y102        LUT6 (Prop_lut6_I2_O)        0.124    34.309 r  UART/UHANDLE/Number[3]_i_1/O
                         net (fo=4, routed)           1.136    35.445    UART/UHANDLE/Number[3]_i_1_n_0
    SLICE_X37Y91         FDRE                                         r  UART/UHANDLE/Number_reg[1]/R
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 VIDEO/G5/waveNr_reg[2][0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            VIDEO/G5/waveNr_reg[3][0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.260ns  (logic 0.141ns (54.222%)  route 0.119ns (45.778%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y83         FDCE                         0.000     0.000 r  VIDEO/G5/waveNr_reg[2][0]/C
    SLICE_X49Y83         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  VIDEO/G5/waveNr_reg[2][0]/Q
                         net (fo=2, routed)           0.119     0.260    VIDEO/G5/waveNr_reg_n_0_[2][0]
    SLICE_X49Y83         FDCE                                         r  VIDEO/G5/waveNr_reg[3][0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VIDEO/G5/waveNr_reg[2][1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            VIDEO/G5/waveNr_reg[3][1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.263ns  (logic 0.141ns (53.604%)  route 0.122ns (46.396%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y83         FDCE                         0.000     0.000 r  VIDEO/G5/waveNr_reg[2][1]/C
    SLICE_X49Y83         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  VIDEO/G5/waveNr_reg[2][1]/Q
                         net (fo=2, routed)           0.122     0.263    VIDEO/G5/waveNr_reg_n_0_[2][1]
    SLICE_X49Y83         FDCE                                         r  VIDEO/G5/waveNr_reg[3][1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VIDEO/G5/moneyNr_reg[1][3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            VIDEO/G5/moneyNr_reg[2][3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.265ns  (logic 0.141ns (53.186%)  route 0.124ns (46.814%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y83         FDCE                         0.000     0.000 r  VIDEO/G5/moneyNr_reg[1][3]/C
    SLICE_X29Y83         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  VIDEO/G5/moneyNr_reg[1][3]/Q
                         net (fo=2, routed)           0.124     0.265    VIDEO/G5/moneyNr_reg_n_0_[1][3]
    SLICE_X29Y83         FDCE                                         r  VIDEO/G5/moneyNr_reg[2][3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VIDEO/G5/moneyNr_reg[2][1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            VIDEO/G5/moneyNr_reg[3][1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.269ns  (logic 0.141ns (52.485%)  route 0.128ns (47.515%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y83         FDCE                         0.000     0.000 r  VIDEO/G5/moneyNr_reg[2][1]/C
    SLICE_X29Y83         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  VIDEO/G5/moneyNr_reg[2][1]/Q
                         net (fo=2, routed)           0.128     0.269    VIDEO/G5/moneyNr_reg_n_0_[2][1]
    SLICE_X28Y83         FDCE                                         r  VIDEO/G5/moneyNr_reg[3][1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VIDEO/G5/waveNr_reg[2][3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            VIDEO/G5/waveNr_reg[3][3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.269ns  (logic 0.141ns (52.485%)  route 0.128ns (47.515%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y85         FDCE                         0.000     0.000 r  VIDEO/G5/waveNr_reg[2][3]/C
    SLICE_X49Y85         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  VIDEO/G5/waveNr_reg[2][3]/Q
                         net (fo=2, routed)           0.128     0.269    VIDEO/G5/waveNr_reg_n_0_[2][3]
    SLICE_X49Y85         FDCE                                         r  VIDEO/G5/waveNr_reg[3][3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VIDEO/G5/moneyNr_reg[1][1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            VIDEO/G5/moneyNr_reg[2][1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.269ns  (logic 0.141ns (52.401%)  route 0.128ns (47.599%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y83         FDCE                         0.000     0.000 r  VIDEO/G5/moneyNr_reg[1][1]/C
    SLICE_X29Y83         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  VIDEO/G5/moneyNr_reg[1][1]/Q
                         net (fo=3, routed)           0.128     0.269    VIDEO/G5/moneyNr_reg[1][2]_0[0]
    SLICE_X29Y83         FDCE                                         r  VIDEO/G5/moneyNr_reg[2][1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VIDEO/G5/moneyNr_reg[0][2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            VIDEO/G5/moneyNr_reg[1][2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.286ns  (logic 0.164ns (57.289%)  route 0.122ns (42.711%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y83         FDCE                         0.000     0.000 r  VIDEO/G5/moneyNr_reg[0][2]/C
    SLICE_X30Y83         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  VIDEO/G5/moneyNr_reg[0][2]/Q
                         net (fo=2, routed)           0.122     0.286    VIDEO/G5/moneyNr_reg_n_0_[0][2]
    SLICE_X28Y83         FDCE                                         r  VIDEO/G5/moneyNr_reg[1][2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VIDEO/G1/create_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            VIDEO/G1/plant1/ram_reg[3][2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.289ns  (logic 0.164ns (56.694%)  route 0.125ns (43.306%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y93          FDRE                         0.000     0.000 r  VIDEO/G1/create_reg[2]/C
    SLICE_X6Y93          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  VIDEO/G1/create_reg[2]/Q
                         net (fo=155, routed)         0.125     0.289    VIDEO/G1/plant1/Q[2]
    SLICE_X4Y93          FDRE                                         r  VIDEO/G1/plant1/ram_reg[3][2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VIDEO/G1/plantEnables_reg[0]/C
                            (rising edge-triggered cell FDSE)
  Destination:            VIDEO/G1/plant1/data_reg[1]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.292ns  (logic 0.141ns (48.333%)  route 0.151ns (51.667%))
  Logic Levels:           1  (FDSE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y94          FDSE                         0.000     0.000 r  VIDEO/G1/plantEnables_reg[0]/C
    SLICE_X3Y94          FDSE (Prop_fdse_C_Q)         0.141     0.141 r  VIDEO/G1/plantEnables_reg[0]/Q
                         net (fo=12, routed)          0.151     0.292    VIDEO/G1/plant1/data_reg[3]_0[0]
    SLICE_X5Y94          FDRE                                         r  VIDEO/G1/plant1/data_reg[1]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VIDEO/G1/coordX_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            VIDEO/coordX_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.297ns  (logic 0.215ns (72.365%)  route 0.082ns (27.635%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y107        FDRE                         0.000     0.000 r  VIDEO/G1/coordX_reg[7]/C
    SLICE_X10Y107        FDRE (Prop_fdre_C_Q)         0.164     0.164 r  VIDEO/G1/coordX_reg[7]/Q
                         net (fo=1, routed)           0.082     0.246    VIDEO/G1/coordX[7]
    SLICE_X11Y107        LUT3 (Prop_lut3_I0_O)        0.051     0.297 r  VIDEO/G1/coordX[7]_i_1__1/O
                         net (fo=1, routed)           0.000     0.297    VIDEO/G1_n_7
    SLICE_X11Y107        FDRE                                         r  VIDEO/coordX_reg[7]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_25_prescaler
  To Clock:  

Max Delay           150 Endpoints
Min Delay           150 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 VIDEO/G4/hQ_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VIDEO/G5/money/fontRom/fontRow_reg/ADDRBWRADDR[12]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.575ns  (logic 2.417ns (20.881%)  route 9.158ns (79.119%))
  Logic Levels:           8  (CARRY4=3 LUT1=1 LUT2=1 LUT3=1 LUT6=2)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6336, routed)        1.575     1.575    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=176, routed)         1.546     1.546    VIDEO/G4/clk_25
    SLICE_X13Y68         FDRE                                         r  VIDEO/G4/hQ_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y68         FDRE (Prop_fdre_C_Q)         0.456     2.002 f  VIDEO/G4/hQ_reg[0]/Q
                         net (fo=57, routed)          3.232     5.234    VIDEO/G4/hQ_reg[9]_0[0]
    SLICE_X14Y80         LUT1 (Prop_lut1_I0_O)        0.124     5.358 r  VIDEO/G4/pixel_i_7__2/O
                         net (fo=1, routed)           0.000     5.358    VIDEO/G4/pixel_i_7__2_n_0
    SLICE_X14Y80         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427     5.785 r  VIDEO/G4/pixel_reg_i_4__1/O[1]
                         net (fo=4, routed)           1.156     6.941    VIDEO/G4/hQ_reg[3]_6[1]
    SLICE_X10Y78         LUT2 (Prop_lut2_I1_O)        0.306     7.247 r  VIDEO/G4/pixel_i_3__2/O
                         net (fo=3, routed)           1.037     8.283    VIDEO/G4/hQ_reg[3]_7
    SLICE_X15Y81         LUT6 (Prop_lut6_I4_O)        0.124     8.407 f  VIDEO/G4/fontRow_reg_i_31__1/O
                         net (fo=7, routed)           1.747    10.154    VIDEO/G4/hQ_reg[7]_0
    SLICE_X29Y83         LUT6 (Prop_lut6_I1_O)        0.124    10.278 r  VIDEO/G4/fontRow_reg_i_21__1/O
                         net (fo=2, routed)           0.955    11.233    VIDEO/G4/fontRow_reg_i_21__1_n_0
    SLICE_X28Y80         LUT3 (Prop_lut3_I0_O)        0.124    11.357 r  VIDEO/G4/fontRow_reg_i_24__1/O
                         net (fo=1, routed)           0.000    11.357    VIDEO/G4/fontRow_reg_i_24__1_n_0
    SLICE_X28Y80         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    11.755 r  VIDEO/G4/fontRow_reg_i_5__1/CO[3]
                         net (fo=1, routed)           0.000    11.755    VIDEO/G4/fontRow_reg_i_5__1_n_0
    SLICE_X28Y81         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.089 r  VIDEO/G4/fontRow_reg_i_4__1/O[1]
                         net (fo=1, routed)           1.032    13.121    VIDEO/G5/money/fontRom/fontRow_reg_4[5]
    RAMB18_X0Y30         RAMB18E1                                     r  VIDEO/G5/money/fontRom/fontRow_reg/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VIDEO/G4/hQ_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VIDEO/G5/money/fontRom/fontRow_reg/ADDRBWRADDR[11]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.486ns  (logic 2.305ns (20.067%)  route 9.181ns (79.933%))
  Logic Levels:           8  (CARRY4=3 LUT1=1 LUT2=1 LUT3=1 LUT6=2)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6336, routed)        1.575     1.575    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=176, routed)         1.546     1.546    VIDEO/G4/clk_25
    SLICE_X13Y68         FDRE                                         r  VIDEO/G4/hQ_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y68         FDRE (Prop_fdre_C_Q)         0.456     2.002 f  VIDEO/G4/hQ_reg[0]/Q
                         net (fo=57, routed)          3.232     5.234    VIDEO/G4/hQ_reg[9]_0[0]
    SLICE_X14Y80         LUT1 (Prop_lut1_I0_O)        0.124     5.358 r  VIDEO/G4/pixel_i_7__2/O
                         net (fo=1, routed)           0.000     5.358    VIDEO/G4/pixel_i_7__2_n_0
    SLICE_X14Y80         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427     5.785 r  VIDEO/G4/pixel_reg_i_4__1/O[1]
                         net (fo=4, routed)           1.156     6.941    VIDEO/G4/hQ_reg[3]_6[1]
    SLICE_X10Y78         LUT2 (Prop_lut2_I1_O)        0.306     7.247 r  VIDEO/G4/pixel_i_3__2/O
                         net (fo=3, routed)           1.037     8.283    VIDEO/G4/hQ_reg[3]_7
    SLICE_X15Y81         LUT6 (Prop_lut6_I4_O)        0.124     8.407 f  VIDEO/G4/fontRow_reg_i_31__1/O
                         net (fo=7, routed)           1.747    10.154    VIDEO/G4/hQ_reg[7]_0
    SLICE_X29Y83         LUT6 (Prop_lut6_I1_O)        0.124    10.278 r  VIDEO/G4/fontRow_reg_i_21__1/O
                         net (fo=2, routed)           0.955    11.233    VIDEO/G4/fontRow_reg_i_21__1_n_0
    SLICE_X28Y80         LUT3 (Prop_lut3_I0_O)        0.124    11.357 r  VIDEO/G4/fontRow_reg_i_24__1/O
                         net (fo=1, routed)           0.000    11.357    VIDEO/G4/fontRow_reg_i_24__1_n_0
    SLICE_X28Y80         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    11.755 r  VIDEO/G4/fontRow_reg_i_5__1/CO[3]
                         net (fo=1, routed)           0.000    11.755    VIDEO/G4/fontRow_reg_i_5__1_n_0
    SLICE_X28Y81         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.977 r  VIDEO/G4/fontRow_reg_i_4__1/O[0]
                         net (fo=1, routed)           1.055    13.032    VIDEO/G5/money/fontRom/fontRow_reg_4[4]
    RAMB18_X0Y30         RAMB18E1                                     r  VIDEO/G5/money/fontRom/fontRow_reg/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VIDEO/G4/hQ_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VIDEO/G5/wave/fontRom/fontRow_reg/ADDRBWRADDR[13]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.455ns  (logic 2.253ns (19.668%)  route 9.202ns (80.332%))
  Logic Levels:           8  (CARRY4=3 LUT1=1 LUT3=1 LUT4=1 LUT6=2)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6336, routed)        1.575     1.575    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=176, routed)         1.545     1.545    VIDEO/G4/clk_25
    SLICE_X13Y69         FDRE                                         r  VIDEO/G4/hQ_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y69         FDRE (Prop_fdre_C_Q)         0.456     2.001 f  VIDEO/G4/hQ_reg[8]/Q
                         net (fo=52, routed)          5.239     7.240    VIDEO/G4/hQ_reg[9]_0[8]
    SLICE_X44Y84         LUT1 (Prop_lut1_I0_O)        0.124     7.364 r  VIDEO/G4/fontRow_reg_i_44/O
                         net (fo=1, routed)           0.000     7.364    VIDEO/G4/fontRow_reg_i_44_n_0
    SLICE_X44Y84         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457     7.821 r  VIDEO/G4/fontRow_reg_i_39__2/CO[1]
                         net (fo=3, routed)           0.675     8.496    VIDEO/G4/fontRow_reg_i_39__2_n_2
    SLICE_X47Y83         LUT6 (Prop_lut6_I1_O)        0.329     8.825 f  VIDEO/G4/fontRow_reg_i_40__2/O
                         net (fo=4, routed)           0.709     9.534    VIDEO/G5/wave/fontRom/fontRow_reg_i_22__2
    SLICE_X49Y83         LUT4 (Prop_lut4_I2_O)        0.124     9.658 r  VIDEO/G5/wave/fontRom/fontRow_reg_i_33__2/O
                         net (fo=3, routed)           0.965    10.623    VIDEO/G4/fontRow_reg_8
    SLICE_X49Y83         LUT6 (Prop_lut6_I4_O)        0.124    10.747 r  VIDEO/G4/fontRow_reg_i_22__2/O
                         net (fo=2, routed)           0.721    11.467    VIDEO/G4/fontRow_reg_i_22__2_n_0
    SLICE_X48Y83         LUT3 (Prop_lut3_I0_O)        0.124    11.591 r  VIDEO/G4/fontRow_reg_i_24__2/O
                         net (fo=1, routed)           0.000    11.591    VIDEO/G4/fontRow_reg_i_24__2_n_0
    SLICE_X48Y83         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.992 r  VIDEO/G4/fontRow_reg_i_5__2/CO[3]
                         net (fo=1, routed)           0.000    11.992    VIDEO/G4/fontRow_reg_i_5__2_n_0
    SLICE_X48Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.106 r  VIDEO/G4/fontRow_reg_i_4__2/CO[3]
                         net (fo=1, routed)           0.894    13.000    VIDEO/G5/wave/fontRom/fontRow_reg_3[7]
    RAMB18_X1Y32         RAMB18E1                                     r  VIDEO/G5/wave/fontRom/fontRow_reg/ADDRBWRADDR[13]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VIDEO/G4/hQ_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VIDEO/G5/wave/fontRom/fontRow_reg/ADDRBWRADDR[11]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.426ns  (logic 2.473ns (21.644%)  route 8.953ns (78.356%))
  Logic Levels:           8  (CARRY4=3 LUT1=1 LUT3=1 LUT4=1 LUT6=2)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6336, routed)        1.575     1.575    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=176, routed)         1.545     1.545    VIDEO/G4/clk_25
    SLICE_X13Y69         FDRE                                         r  VIDEO/G4/hQ_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y69         FDRE (Prop_fdre_C_Q)         0.456     2.001 f  VIDEO/G4/hQ_reg[8]/Q
                         net (fo=52, routed)          5.239     7.240    VIDEO/G4/hQ_reg[9]_0[8]
    SLICE_X44Y84         LUT1 (Prop_lut1_I0_O)        0.124     7.364 r  VIDEO/G4/fontRow_reg_i_44/O
                         net (fo=1, routed)           0.000     7.364    VIDEO/G4/fontRow_reg_i_44_n_0
    SLICE_X44Y84         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457     7.821 r  VIDEO/G4/fontRow_reg_i_39__2/CO[1]
                         net (fo=3, routed)           0.675     8.496    VIDEO/G4/fontRow_reg_i_39__2_n_2
    SLICE_X47Y83         LUT6 (Prop_lut6_I1_O)        0.329     8.825 f  VIDEO/G4/fontRow_reg_i_40__2/O
                         net (fo=4, routed)           0.709     9.534    VIDEO/G5/wave/fontRom/fontRow_reg_i_22__2
    SLICE_X49Y83         LUT4 (Prop_lut4_I2_O)        0.124     9.658 r  VIDEO/G5/wave/fontRom/fontRow_reg_i_33__2/O
                         net (fo=3, routed)           0.965    10.623    VIDEO/G4/fontRow_reg_8
    SLICE_X49Y83         LUT6 (Prop_lut6_I4_O)        0.124    10.747 r  VIDEO/G4/fontRow_reg_i_22__2/O
                         net (fo=2, routed)           0.721    11.467    VIDEO/G4/fontRow_reg_i_22__2_n_0
    SLICE_X48Y83         LUT3 (Prop_lut3_I0_O)        0.124    11.591 r  VIDEO/G4/fontRow_reg_i_24__2/O
                         net (fo=1, routed)           0.000    11.591    VIDEO/G4/fontRow_reg_i_24__2_n_0
    SLICE_X48Y83         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.992 r  VIDEO/G4/fontRow_reg_i_5__2/CO[3]
                         net (fo=1, routed)           0.000    11.992    VIDEO/G4/fontRow_reg_i_5__2_n_0
    SLICE_X48Y84         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.326 r  VIDEO/G4/fontRow_reg_i_4__2/O[1]
                         net (fo=1, routed)           0.645    12.971    VIDEO/G5/wave/fontRom/fontRow_reg_3[5]
    RAMB18_X1Y32         RAMB18E1                                     r  VIDEO/G5/wave/fontRom/fontRow_reg/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VIDEO/G4/hQ_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VIDEO/G5/wave/fontRom/fontRow_reg/ADDRBWRADDR[10]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.411ns  (logic 2.361ns (20.691%)  route 9.050ns (79.309%))
  Logic Levels:           8  (CARRY4=3 LUT1=1 LUT3=1 LUT4=1 LUT6=2)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6336, routed)        1.575     1.575    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=176, routed)         1.545     1.545    VIDEO/G4/clk_25
    SLICE_X13Y69         FDRE                                         r  VIDEO/G4/hQ_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y69         FDRE (Prop_fdre_C_Q)         0.456     2.001 f  VIDEO/G4/hQ_reg[8]/Q
                         net (fo=52, routed)          5.239     7.240    VIDEO/G4/hQ_reg[9]_0[8]
    SLICE_X44Y84         LUT1 (Prop_lut1_I0_O)        0.124     7.364 r  VIDEO/G4/fontRow_reg_i_44/O
                         net (fo=1, routed)           0.000     7.364    VIDEO/G4/fontRow_reg_i_44_n_0
    SLICE_X44Y84         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457     7.821 r  VIDEO/G4/fontRow_reg_i_39__2/CO[1]
                         net (fo=3, routed)           0.675     8.496    VIDEO/G4/fontRow_reg_i_39__2_n_2
    SLICE_X47Y83         LUT6 (Prop_lut6_I1_O)        0.329     8.825 f  VIDEO/G4/fontRow_reg_i_40__2/O
                         net (fo=4, routed)           0.709     9.534    VIDEO/G5/wave/fontRom/fontRow_reg_i_22__2
    SLICE_X49Y83         LUT4 (Prop_lut4_I2_O)        0.124     9.658 r  VIDEO/G5/wave/fontRom/fontRow_reg_i_33__2/O
                         net (fo=3, routed)           0.965    10.623    VIDEO/G4/fontRow_reg_8
    SLICE_X49Y83         LUT6 (Prop_lut6_I4_O)        0.124    10.747 r  VIDEO/G4/fontRow_reg_i_22__2/O
                         net (fo=2, routed)           0.721    11.467    VIDEO/G4/fontRow_reg_i_22__2_n_0
    SLICE_X48Y83         LUT3 (Prop_lut3_I0_O)        0.124    11.591 r  VIDEO/G4/fontRow_reg_i_24__2/O
                         net (fo=1, routed)           0.000    11.591    VIDEO/G4/fontRow_reg_i_24__2_n_0
    SLICE_X48Y83         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.992 r  VIDEO/G4/fontRow_reg_i_5__2/CO[3]
                         net (fo=1, routed)           0.000    11.992    VIDEO/G4/fontRow_reg_i_5__2_n_0
    SLICE_X48Y84         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.214 r  VIDEO/G4/fontRow_reg_i_4__2/O[0]
                         net (fo=1, routed)           0.741    12.956    VIDEO/G5/wave/fontRom/fontRow_reg_3[4]
    RAMB18_X1Y32         RAMB18E1                                     r  VIDEO/G5/wave/fontRom/fontRow_reg/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VIDEO/G4/hQ_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VIDEO/G5/money/fontRom/fontRow_reg/ADDRBWRADDR[13]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.387ns  (logic 2.311ns (20.294%)  route 9.076ns (79.706%))
  Logic Levels:           8  (CARRY4=3 LUT1=1 LUT2=1 LUT3=1 LUT6=2)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6336, routed)        1.575     1.575    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=176, routed)         1.546     1.546    VIDEO/G4/clk_25
    SLICE_X13Y68         FDRE                                         r  VIDEO/G4/hQ_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y68         FDRE (Prop_fdre_C_Q)         0.456     2.002 f  VIDEO/G4/hQ_reg[0]/Q
                         net (fo=57, routed)          3.232     5.234    VIDEO/G4/hQ_reg[9]_0[0]
    SLICE_X14Y80         LUT1 (Prop_lut1_I0_O)        0.124     5.358 r  VIDEO/G4/pixel_i_7__2/O
                         net (fo=1, routed)           0.000     5.358    VIDEO/G4/pixel_i_7__2_n_0
    SLICE_X14Y80         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427     5.785 r  VIDEO/G4/pixel_reg_i_4__1/O[1]
                         net (fo=4, routed)           1.156     6.941    VIDEO/G4/hQ_reg[3]_6[1]
    SLICE_X10Y78         LUT2 (Prop_lut2_I1_O)        0.306     7.247 r  VIDEO/G4/pixel_i_3__2/O
                         net (fo=3, routed)           1.037     8.283    VIDEO/G4/hQ_reg[3]_7
    SLICE_X15Y81         LUT6 (Prop_lut6_I4_O)        0.124     8.407 f  VIDEO/G4/fontRow_reg_i_31__1/O
                         net (fo=7, routed)           1.747    10.154    VIDEO/G4/hQ_reg[7]_0
    SLICE_X29Y83         LUT6 (Prop_lut6_I1_O)        0.124    10.278 r  VIDEO/G4/fontRow_reg_i_21__1/O
                         net (fo=2, routed)           0.955    11.233    VIDEO/G4/fontRow_reg_i_21__1_n_0
    SLICE_X28Y80         LUT3 (Prop_lut3_I0_O)        0.124    11.357 r  VIDEO/G4/fontRow_reg_i_24__1/O
                         net (fo=1, routed)           0.000    11.357    VIDEO/G4/fontRow_reg_i_24__1_n_0
    SLICE_X28Y80         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    11.755 r  VIDEO/G4/fontRow_reg_i_5__1/CO[3]
                         net (fo=1, routed)           0.000    11.755    VIDEO/G4/fontRow_reg_i_5__1_n_0
    SLICE_X28Y81         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    11.983 r  VIDEO/G4/fontRow_reg_i_4__1/CO[2]
                         net (fo=1, routed)           0.950    12.933    VIDEO/G5/money/fontRom/fontRow_reg_4[6]
    RAMB18_X0Y30         RAMB18E1                                     r  VIDEO/G5/money/fontRom/fontRow_reg/ADDRBWRADDR[13]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VIDEO/G4/hQ_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VIDEO/G5/wave/fontRom/fontRow_reg/ADDRBWRADDR[12]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.268ns  (logic 2.378ns (21.105%)  route 8.890ns (78.895%))
  Logic Levels:           8  (CARRY4=3 LUT1=1 LUT3=1 LUT4=1 LUT6=2)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6336, routed)        1.575     1.575    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=176, routed)         1.545     1.545    VIDEO/G4/clk_25
    SLICE_X13Y69         FDRE                                         r  VIDEO/G4/hQ_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y69         FDRE (Prop_fdre_C_Q)         0.456     2.001 f  VIDEO/G4/hQ_reg[8]/Q
                         net (fo=52, routed)          5.239     7.240    VIDEO/G4/hQ_reg[9]_0[8]
    SLICE_X44Y84         LUT1 (Prop_lut1_I0_O)        0.124     7.364 r  VIDEO/G4/fontRow_reg_i_44/O
                         net (fo=1, routed)           0.000     7.364    VIDEO/G4/fontRow_reg_i_44_n_0
    SLICE_X44Y84         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457     7.821 r  VIDEO/G4/fontRow_reg_i_39__2/CO[1]
                         net (fo=3, routed)           0.675     8.496    VIDEO/G4/fontRow_reg_i_39__2_n_2
    SLICE_X47Y83         LUT6 (Prop_lut6_I1_O)        0.329     8.825 f  VIDEO/G4/fontRow_reg_i_40__2/O
                         net (fo=4, routed)           0.709     9.534    VIDEO/G5/wave/fontRom/fontRow_reg_i_22__2
    SLICE_X49Y83         LUT4 (Prop_lut4_I2_O)        0.124     9.658 r  VIDEO/G5/wave/fontRom/fontRow_reg_i_33__2/O
                         net (fo=3, routed)           0.965    10.623    VIDEO/G4/fontRow_reg_8
    SLICE_X49Y83         LUT6 (Prop_lut6_I4_O)        0.124    10.747 r  VIDEO/G4/fontRow_reg_i_22__2/O
                         net (fo=2, routed)           0.721    11.467    VIDEO/G4/fontRow_reg_i_22__2_n_0
    SLICE_X48Y83         LUT3 (Prop_lut3_I0_O)        0.124    11.591 r  VIDEO/G4/fontRow_reg_i_24__2/O
                         net (fo=1, routed)           0.000    11.591    VIDEO/G4/fontRow_reg_i_24__2_n_0
    SLICE_X48Y83         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.992 r  VIDEO/G4/fontRow_reg_i_5__2/CO[3]
                         net (fo=1, routed)           0.000    11.992    VIDEO/G4/fontRow_reg_i_5__2_n_0
    SLICE_X48Y84         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.231 r  VIDEO/G4/fontRow_reg_i_4__2/O[2]
                         net (fo=1, routed)           0.581    12.813    VIDEO/G5/wave/fontRom/fontRow_reg_3[6]
    RAMB18_X1Y32         RAMB18E1                                     r  VIDEO/G5/wave/fontRom/fontRow_reg/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VIDEO/G4/hQ_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VIDEO/G5/money/fontRom/fontRow_reg/ADDRBWRADDR[10]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.128ns  (logic 2.037ns (18.305%)  route 9.091ns (81.695%))
  Logic Levels:           7  (CARRY4=2 LUT1=1 LUT2=1 LUT3=1 LUT6=2)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6336, routed)        1.575     1.575    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=176, routed)         1.546     1.546    VIDEO/G4/clk_25
    SLICE_X13Y68         FDRE                                         r  VIDEO/G4/hQ_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y68         FDRE (Prop_fdre_C_Q)         0.456     2.002 f  VIDEO/G4/hQ_reg[0]/Q
                         net (fo=57, routed)          3.232     5.234    VIDEO/G4/hQ_reg[9]_0[0]
    SLICE_X14Y80         LUT1 (Prop_lut1_I0_O)        0.124     5.358 r  VIDEO/G4/pixel_i_7__2/O
                         net (fo=1, routed)           0.000     5.358    VIDEO/G4/pixel_i_7__2_n_0
    SLICE_X14Y80         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427     5.785 r  VIDEO/G4/pixel_reg_i_4__1/O[1]
                         net (fo=4, routed)           1.156     6.941    VIDEO/G4/hQ_reg[3]_6[1]
    SLICE_X10Y78         LUT2 (Prop_lut2_I1_O)        0.306     7.247 r  VIDEO/G4/pixel_i_3__2/O
                         net (fo=3, routed)           1.037     8.283    VIDEO/G4/hQ_reg[3]_7
    SLICE_X15Y81         LUT6 (Prop_lut6_I4_O)        0.124     8.407 f  VIDEO/G4/fontRow_reg_i_31__1/O
                         net (fo=7, routed)           1.747    10.154    VIDEO/G4/hQ_reg[7]_0
    SLICE_X29Y83         LUT6 (Prop_lut6_I1_O)        0.124    10.278 r  VIDEO/G4/fontRow_reg_i_21__1/O
                         net (fo=2, routed)           0.955    11.233    VIDEO/G4/fontRow_reg_i_21__1_n_0
    SLICE_X28Y80         LUT3 (Prop_lut3_I0_O)        0.124    11.357 r  VIDEO/G4/fontRow_reg_i_24__1/O
                         net (fo=1, routed)           0.000    11.357    VIDEO/G4/fontRow_reg_i_24__1_n_0
    SLICE_X28Y80         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    11.709 r  VIDEO/G4/fontRow_reg_i_5__1/O[3]
                         net (fo=1, routed)           0.965    12.674    VIDEO/G5/money/fontRom/fontRow_reg_4[3]
    RAMB18_X0Y30         RAMB18E1                                     r  VIDEO/G5/money/fontRom/fontRow_reg/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VIDEO/G4/hQ_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VIDEO/G5/money/fontRom/fontRow_reg/ADDRBWRADDR[9]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.101ns  (logic 1.933ns (17.413%)  route 9.168ns (82.587%))
  Logic Levels:           7  (CARRY4=2 LUT1=1 LUT2=1 LUT3=1 LUT6=2)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6336, routed)        1.575     1.575    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=176, routed)         1.546     1.546    VIDEO/G4/clk_25
    SLICE_X13Y68         FDRE                                         r  VIDEO/G4/hQ_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y68         FDRE (Prop_fdre_C_Q)         0.456     2.002 f  VIDEO/G4/hQ_reg[0]/Q
                         net (fo=57, routed)          3.232     5.234    VIDEO/G4/hQ_reg[9]_0[0]
    SLICE_X14Y80         LUT1 (Prop_lut1_I0_O)        0.124     5.358 r  VIDEO/G4/pixel_i_7__2/O
                         net (fo=1, routed)           0.000     5.358    VIDEO/G4/pixel_i_7__2_n_0
    SLICE_X14Y80         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427     5.785 r  VIDEO/G4/pixel_reg_i_4__1/O[1]
                         net (fo=4, routed)           1.156     6.941    VIDEO/G4/hQ_reg[3]_6[1]
    SLICE_X10Y78         LUT2 (Prop_lut2_I1_O)        0.306     7.247 r  VIDEO/G4/pixel_i_3__2/O
                         net (fo=3, routed)           1.037     8.283    VIDEO/G4/hQ_reg[3]_7
    SLICE_X15Y81         LUT6 (Prop_lut6_I4_O)        0.124     8.407 f  VIDEO/G4/fontRow_reg_i_31__1/O
                         net (fo=7, routed)           1.747    10.154    VIDEO/G4/hQ_reg[7]_0
    SLICE_X29Y83         LUT6 (Prop_lut6_I1_O)        0.124    10.278 r  VIDEO/G4/fontRow_reg_i_21__1/O
                         net (fo=2, routed)           0.955    11.233    VIDEO/G4/fontRow_reg_i_21__1_n_0
    SLICE_X28Y80         LUT3 (Prop_lut3_I0_O)        0.124    11.357 r  VIDEO/G4/fontRow_reg_i_24__1/O
                         net (fo=1, routed)           0.000    11.357    VIDEO/G4/fontRow_reg_i_24__1_n_0
    SLICE_X28Y80         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    11.605 r  VIDEO/G4/fontRow_reg_i_5__1/O[2]
                         net (fo=1, routed)           1.042    12.647    VIDEO/G5/money/fontRom/fontRow_reg_4[2]
    RAMB18_X0Y30         RAMB18E1                                     r  VIDEO/G5/money/fontRom/fontRow_reg/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VIDEO/G4/hQ_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VIDEO/G5/wave/fontRom/fontRow_reg/ADDRBWRADDR[9]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.875ns  (logic 1.986ns (18.262%)  route 8.889ns (81.738%))
  Logic Levels:           7  (CARRY4=2 LUT1=1 LUT3=1 LUT4=1 LUT6=2)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6336, routed)        1.575     1.575    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=176, routed)         1.545     1.545    VIDEO/G4/clk_25
    SLICE_X13Y69         FDRE                                         r  VIDEO/G4/hQ_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y69         FDRE (Prop_fdre_C_Q)         0.456     2.001 f  VIDEO/G4/hQ_reg[8]/Q
                         net (fo=52, routed)          5.239     7.240    VIDEO/G4/hQ_reg[9]_0[8]
    SLICE_X44Y84         LUT1 (Prop_lut1_I0_O)        0.124     7.364 r  VIDEO/G4/fontRow_reg_i_44/O
                         net (fo=1, routed)           0.000     7.364    VIDEO/G4/fontRow_reg_i_44_n_0
    SLICE_X44Y84         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457     7.821 r  VIDEO/G4/fontRow_reg_i_39__2/CO[1]
                         net (fo=3, routed)           0.675     8.496    VIDEO/G4/fontRow_reg_i_39__2_n_2
    SLICE_X47Y83         LUT6 (Prop_lut6_I1_O)        0.329     8.825 f  VIDEO/G4/fontRow_reg_i_40__2/O
                         net (fo=4, routed)           0.709     9.534    VIDEO/G5/wave/fontRom/fontRow_reg_i_22__2
    SLICE_X49Y83         LUT4 (Prop_lut4_I2_O)        0.124     9.658 r  VIDEO/G5/wave/fontRom/fontRow_reg_i_33__2/O
                         net (fo=3, routed)           0.965    10.623    VIDEO/G4/fontRow_reg_8
    SLICE_X49Y83         LUT6 (Prop_lut6_I4_O)        0.124    10.747 r  VIDEO/G4/fontRow_reg_i_22__2/O
                         net (fo=2, routed)           0.721    11.467    VIDEO/G4/fontRow_reg_i_22__2_n_0
    SLICE_X48Y83         LUT3 (Prop_lut3_I0_O)        0.124    11.591 r  VIDEO/G4/fontRow_reg_i_24__2/O
                         net (fo=1, routed)           0.000    11.591    VIDEO/G4/fontRow_reg_i_24__2_n_0
    SLICE_X48Y83         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    11.839 r  VIDEO/G4/fontRow_reg_i_5__2/O[3]
                         net (fo=1, routed)           0.581    12.420    VIDEO/G5/wave/fontRom/fontRow_reg_3[3]
    RAMB18_X1Y32         RAMB18E1                                     r  VIDEO/G5/wave/fontRom/fontRow_reg/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 VIDEO/G4/vQ_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VIDEO/G5/crazyPear/fontRom/fontRow_reg/ADDRARDADDR[9]
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.709ns  (logic 0.251ns (35.402%)  route 0.458ns (64.598%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6336, routed)        0.549     0.549    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=176, routed)         0.583     0.583    VIDEO/G4/clk_25
    SLICE_X7Y69          FDRE                                         r  VIDEO/G4/vQ_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y69          FDRE (Prop_fdre_C_Q)         0.141     0.724 r  VIDEO/G4/vQ_reg[6]/Q
                         net (fo=53, routed)          0.156     0.880    VIDEO/G4/Q[6]
    SLICE_X7Y70          LUT3 (Prop_lut3_I1_O)        0.045     0.925 r  VIDEO/G4/fontRow_reg_i_14/O
                         net (fo=1, routed)           0.000     0.925    VIDEO/G4/fontRow_reg_i_14_n_0
    SLICE_X7Y70          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     0.990 r  VIDEO/G4/fontRow_reg_i_2__0/O[1]
                         net (fo=1, routed)           0.302     1.292    VIDEO/G5/crazyPear/fontRom/ADDRARDADDR[6]
    RAMB18_X0Y28         RAMB18E1                                     r  VIDEO/G5/crazyPear/fontRom/fontRow_reg/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VIDEO/G4/vQ_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VIDEO/G5/crazyPear/fontRom/fontRow_reg/ADDRARDADDR[7]
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.744ns  (logic 0.272ns (36.580%)  route 0.472ns (63.420%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6336, routed)        0.549     0.549    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=176, routed)         0.583     0.583    VIDEO/G4/clk_25
    SLICE_X6Y69          FDRE                                         r  VIDEO/G4/vQ_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y69          FDRE (Prop_fdre_C_Q)         0.164     0.747 r  VIDEO/G4/vQ_reg[4]/Q
                         net (fo=50, routed)          0.109     0.855    VIDEO/G4/Q[4]
    SLICE_X7Y69          LUT2 (Prop_lut2_I1_O)        0.045     0.900 r  VIDEO/G4/fontRow_reg_i_16__2/O
                         net (fo=1, routed)           0.000     0.900    VIDEO/G4/fontRow_reg_i_16__2_n_0
    SLICE_X7Y69          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     0.963 r  VIDEO/G4/fontRow_reg_i_3__0/O[3]
                         net (fo=1, routed)           0.363     1.326    VIDEO/G5/crazyPear/fontRom/ADDRARDADDR[4]
    RAMB18_X0Y28         RAMB18E1                                     r  VIDEO/G5/crazyPear/fontRom/fontRow_reg/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VIDEO/G4/vQ_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VIDEO/G5/crazyPear/fontRom/fontRow_reg/ADDRBWRADDR[7]
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.755ns  (logic 0.293ns (38.827%)  route 0.462ns (61.173%))
  Logic Levels:           1  (CARRY4=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6336, routed)        0.549     0.549    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=176, routed)         0.583     0.583    VIDEO/G4/clk_25
    SLICE_X6Y69          FDRE                                         r  VIDEO/G4/vQ_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y69          FDRE (Prop_fdre_C_Q)         0.164     0.747 r  VIDEO/G4/vQ_reg[3]/Q
                         net (fo=51, routed)          0.154     0.901    VIDEO/G4/Q[3]
    SLICE_X6Y70          CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.129     1.030 r  VIDEO/G4/fontRow_reg_i_6__0/O[3]
                         net (fo=1, routed)           0.308     1.337    VIDEO/G5/crazyPear/fontRom/ADDRBWRADDR[3]
    RAMB18_X0Y28         RAMB18E1                                     r  VIDEO/G5/crazyPear/fontRom/fontRow_reg/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VIDEO/G4/vQ_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VIDEO/G5/crazyPear/fontRom/fontRow_reg/ADDRARDADDR[12]
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.755ns  (logic 0.308ns (40.793%)  route 0.447ns (59.207%))
  Logic Levels:           2  (CARRY4=2)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6336, routed)        0.549     0.549    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=176, routed)         0.583     0.583    VIDEO/G4/clk_25
    SLICE_X7Y69          FDRE                                         r  VIDEO/G4/vQ_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y69          FDRE (Prop_fdre_C_Q)         0.141     0.724 r  VIDEO/G4/vQ_reg[7]/Q
                         net (fo=63, routed)          0.150     0.874    VIDEO/G4/Q[7]
    SLICE_X7Y70          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.113     0.987 r  VIDEO/G4/fontRow_reg_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     0.987    VIDEO/G4/fontRow_reg_i_2__0_n_0
    SLICE_X7Y71          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.041 r  VIDEO/G4/fontRow_reg_i_1__0/O[0]
                         net (fo=1, routed)           0.297     1.338    VIDEO/G5/crazyPear/fontRom/ADDRARDADDR[9]
    RAMB18_X0Y28         RAMB18E1                                     r  VIDEO/G5/crazyPear/fontRom/fontRow_reg/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VIDEO/G4/vQ_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VIDEO/G5/crazyPear/fontRom/fontRow_reg/ADDRBWRADDR[4]
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.763ns  (logic 0.322ns (42.221%)  route 0.441ns (57.779%))
  Logic Levels:           1  (CARRY4=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6336, routed)        0.549     0.549    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=176, routed)         0.583     0.583    VIDEO/G4/clk_25
    SLICE_X6Y69          FDRE                                         r  VIDEO/G4/vQ_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y69          FDRE (Prop_fdre_C_Q)         0.164     0.747 r  VIDEO/G4/vQ_reg[0]/Q
                         net (fo=43, routed)          0.134     0.881    VIDEO/G4/Q[0]
    SLICE_X6Y70          CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.158     1.039 r  VIDEO/G4/fontRow_reg_i_6__0/O[0]
                         net (fo=1, routed)           0.307     1.345    VIDEO/G5/crazyPear/fontRom/ADDRBWRADDR[0]
    RAMB18_X0Y28         RAMB18E1                                     r  VIDEO/G5/crazyPear/fontRom/fontRow_reg/ADDRBWRADDR[4]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VIDEO/G4/vQ_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VIDEO/G5/money/fontRom/fontRow_reg/ADDRBWRADDR[5]
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.779ns  (logic 0.164ns (21.040%)  route 0.615ns (78.960%))
  Logic Levels:           0  
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6336, routed)        0.549     0.549    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=176, routed)         0.583     0.583    VIDEO/G4/clk_25
    SLICE_X6Y69          FDRE                                         r  VIDEO/G4/vQ_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y69          FDRE (Prop_fdre_C_Q)         0.164     0.747 r  VIDEO/G4/vQ_reg[2]/Q
                         net (fo=49, routed)          0.615     1.362    VIDEO/G5/money/fontRom/fontRow_reg_3[2]
    RAMB18_X0Y30         RAMB18E1                                     r  VIDEO/G5/money/fontRom/fontRow_reg/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VIDEO/G4/vQ_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VIDEO/G5/money/fontRom/fontRow_reg/ADDRARDADDR[5]
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.781ns  (logic 0.164ns (20.998%)  route 0.617ns (79.002%))
  Logic Levels:           0  
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6336, routed)        0.549     0.549    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=176, routed)         0.583     0.583    VIDEO/G4/clk_25
    SLICE_X6Y69          FDRE                                         r  VIDEO/G4/vQ_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y69          FDRE (Prop_fdre_C_Q)         0.164     0.747 r  VIDEO/G4/vQ_reg[2]/Q
                         net (fo=49, routed)          0.617     1.364    VIDEO/G5/money/fontRom/fontRow_reg_3[2]
    RAMB18_X0Y30         RAMB18E1                                     r  VIDEO/G5/money/fontRom/fontRow_reg/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VIDEO/G4/vQ_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VIDEO/G5/crazyPear/fontRom/fontRow_reg/ADDRARDADDR[6]
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.786ns  (logic 0.275ns (35.007%)  route 0.511ns (64.993%))
  Logic Levels:           1  (CARRY4=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6336, routed)        0.549     0.549    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=176, routed)         0.583     0.583    VIDEO/G4/clk_25
    SLICE_X6Y69          FDRE                                         r  VIDEO/G4/vQ_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y69          FDRE (Prop_fdre_C_Q)         0.164     0.747 r  VIDEO/G4/vQ_reg[3]/Q
                         net (fo=51, routed)          0.160     0.907    VIDEO/G4/Q[3]
    SLICE_X7Y69          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.018 r  VIDEO/G4/fontRow_reg_i_3__0/O[2]
                         net (fo=1, routed)           0.350     1.368    VIDEO/G5/crazyPear/fontRom/ADDRARDADDR[3]
    RAMB18_X0Y28         RAMB18E1                                     r  VIDEO/G5/crazyPear/fontRom/fontRow_reg/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VIDEO/G4/vQ_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VIDEO/G5/crazyPear/fontRom/fontRow_reg/ADDRARDADDR[5]
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.791ns  (logic 0.274ns (34.658%)  route 0.517ns (65.342%))
  Logic Levels:           1  (CARRY4=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6336, routed)        0.549     0.549    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=176, routed)         0.583     0.583    VIDEO/G4/clk_25
    SLICE_X6Y69          FDRE                                         r  VIDEO/G4/vQ_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y69          FDRE (Prop_fdre_C_Q)         0.164     0.747 r  VIDEO/G4/vQ_reg[2]/Q
                         net (fo=49, routed)          0.147     0.894    VIDEO/G4/Q[2]
    SLICE_X7Y69          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110     1.004 r  VIDEO/G4/fontRow_reg_i_3__0/O[1]
                         net (fo=1, routed)           0.369     1.373    VIDEO/G5/crazyPear/fontRom/ADDRARDADDR[2]
    RAMB18_X0Y28         RAMB18E1                                     r  VIDEO/G5/crazyPear/fontRom/fontRow_reg/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VIDEO/G4/vQ_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VIDEO/G5/crazyPear/fontRom/fontRow_reg/ADDRBWRADDR[8]
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.792ns  (logic 0.336ns (42.417%)  route 0.456ns (57.583%))
  Logic Levels:           2  (CARRY4=2)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6336, routed)        0.549     0.549    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=176, routed)         0.583     0.583    VIDEO/G4/clk_25
    SLICE_X6Y69          FDRE                                         r  VIDEO/G4/vQ_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y69          FDRE (Prop_fdre_C_Q)         0.164     0.747 r  VIDEO/G4/vQ_reg[3]/Q
                         net (fo=51, routed)          0.154     0.901    VIDEO/G4/Q[3]
    SLICE_X6Y70          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.119     1.020 r  VIDEO/G4/fontRow_reg_i_6__0/CO[3]
                         net (fo=1, routed)           0.000     1.020    VIDEO/G4/fontRow_reg_i_6__0_n_0
    SLICE_X6Y71          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     1.073 r  VIDEO/G4/fontRow_reg_i_5__0/O[0]
                         net (fo=1, routed)           0.302     1.375    VIDEO/G5/crazyPear/fontRom/ADDRBWRADDR[4]
    RAMB18_X0Y28         RAMB18E1                                     r  VIDEO/G5/crazyPear/fontRom/fontRow_reg/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_prescaler
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 VIDEO/G0/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_prescaler'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VIDEO/G0/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.333ns  (logic 0.096ns (2.880%)  route 3.237ns (97.120%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.156ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.090ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_prescaler fall edge)
                                                      5.000     5.000 f  
    BUFGCTRL_X0Y0        BUFG                         0.000     5.000 f  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6336, routed)        1.575     6.575    VIDEO/G0/inst/clk_100
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.333     3.243 f  VIDEO/G0/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.661     4.904    VIDEO/G0/inst/clkfbout_prescaler
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     5.000 f  VIDEO/G0/inst/clkf_buf/O
                         net (fo=1, routed)           1.575     6.575    VIDEO/G0/inst/clkfbout_buf_prescaler
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   f  VIDEO/G0/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 VIDEO/G0/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_prescaler'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VIDEO/G0/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.061ns  (logic 0.026ns (2.452%)  route 1.035ns (97.548%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.156ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.090ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6336, routed)        0.549     0.549    VIDEO/G0/inst/clk_100
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.061    -0.512 r  VIDEO/G0/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.486    -0.026    VIDEO/G0/inst/clkfbout_prescaler
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  VIDEO/G0/inst/clkf_buf/O
                         net (fo=1, routed)           0.549     0.549    VIDEO/G0/inst/clkfbout_buf_prescaler
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   r  VIDEO/G0/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_25_prescaler

Max Delay           101 Endpoints
Min Delay           101 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 VIDEO/spriteSelect_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            VIDEO/G3/RGB_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.804ns  (logic 0.704ns (7.181%)  route 9.100ns (92.819%))
  Logic Levels:           3  (FDRE=1 LUT5=2)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y106         FDRE                         0.000     0.000 r  VIDEO/spriteSelect_reg[0]/C
    SLICE_X9Y106         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  VIDEO/spriteSelect_reg[0]/Q
                         net (fo=39, routed)          7.472     7.928    VIDEO/G3/RGB_reg[8]_0[0]
    SLICE_X48Y10         LUT5 (Prop_lut5_I3_O)        0.124     8.052 r  VIDEO/G3/RGB[2]_i_4/O
                         net (fo=1, routed)           1.627     9.680    VIDEO/G3/RGB[2]_i_4_n_0
    SLICE_X28Y18         LUT5 (Prop_lut5_I4_O)        0.124     9.804 r  VIDEO/G3/RGB[2]_i_1/O
                         net (fo=1, routed)           0.000     9.804    VIDEO/G3/RGB_0[2]
    SLICE_X28Y18         FDRE                                         r  VIDEO/G3/RGB_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6336, routed)        1.457     1.457    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=176, routed)         1.437     1.437    VIDEO/G3/clk_25
    SLICE_X28Y18         FDRE                                         r  VIDEO/G3/RGB_reg[2]/C

Slack:                    inf
  Source:                 VIDEO/spriteSelect_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            VIDEO/G3/RGB_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.632ns  (logic 0.704ns (7.309%)  route 8.928ns (92.691%))
  Logic Levels:           3  (FDRE=1 LUT5=2)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y106         FDRE                         0.000     0.000 r  VIDEO/spriteSelect_reg[0]/C
    SLICE_X9Y106         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  VIDEO/spriteSelect_reg[0]/Q
                         net (fo=39, routed)          7.324     7.780    VIDEO/G3/RGB_reg[8]_0[0]
    SLICE_X48Y13         LUT5 (Prop_lut5_I3_O)        0.124     7.904 r  VIDEO/G3/RGB[3]_i_4/O
                         net (fo=1, routed)           1.604     9.508    VIDEO/G3/RGB[3]_i_4_n_0
    SLICE_X28Y18         LUT5 (Prop_lut5_I4_O)        0.124     9.632 r  VIDEO/G3/RGB[3]_i_1/O
                         net (fo=1, routed)           0.000     9.632    VIDEO/G3/RGB_0[3]
    SLICE_X28Y18         FDRE                                         r  VIDEO/G3/RGB_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6336, routed)        1.457     1.457    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=176, routed)         1.437     1.437    VIDEO/G3/clk_25
    SLICE_X28Y18         FDRE                                         r  VIDEO/G3/RGB_reg[3]/C

Slack:                    inf
  Source:                 VIDEO/spriteSelect_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            VIDEO/G3/RGB_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.436ns  (logic 0.704ns (7.461%)  route 8.732ns (92.539%))
  Logic Levels:           3  (FDRE=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y106         FDRE                         0.000     0.000 r  VIDEO/spriteSelect_reg[0]/C
    SLICE_X9Y106         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  VIDEO/spriteSelect_reg[0]/Q
                         net (fo=39, routed)          6.941     7.397    VIDEO/G3/RGB_reg[8]_0[0]
    SLICE_X8Y7           LUT6 (Prop_lut6_I4_O)        0.124     7.521 r  VIDEO/G3/RGB[0]_i_3/O
                         net (fo=1, routed)           1.790     9.312    VIDEO/G3/RGB[0]_i_3_n_0
    SLICE_X28Y20         LUT5 (Prop_lut5_I2_O)        0.124     9.436 r  VIDEO/G3/RGB[0]_i_1/O
                         net (fo=1, routed)           0.000     9.436    VIDEO/G3/RGB_0[0]
    SLICE_X28Y20         FDSE                                         r  VIDEO/G3/RGB_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6336, routed)        1.457     1.457    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=176, routed)         1.436     1.436    VIDEO/G3/clk_25
    SLICE_X28Y20         FDSE                                         r  VIDEO/G3/RGB_reg[0]/C

Slack:                    inf
  Source:                 VIDEO/G5/wave/pixel_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            VIDEO/G4/htemp_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.320ns  (logic 1.076ns (11.545%)  route 8.244ns (88.455%))
  Logic Levels:           6  (FDRE=1 LUT3=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y80         FDRE                         0.000     0.000 r  VIDEO/G5/wave/pixel_reg/C
    SLICE_X48Y80         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  VIDEO/G5/wave/pixel_reg/Q
                         net (fo=1, routed)           1.751     2.207    VIDEO/G5/displayNr[6]
    SLICE_X11Y80         LUT4 (Prop_lut4_I0_O)        0.124     2.331 f  VIDEO/G5/red[3]_i_4/O
                         net (fo=1, routed)           1.067     3.398    VIDEO/G5/red[3]_i_4_n_0
    SLICE_X11Y73         LUT5 (Prop_lut5_I4_O)        0.124     3.522 f  VIDEO/G5/red[3]_i_3/O
                         net (fo=15, routed)          2.561     6.083    VIDEO/G3/display
    SLICE_X29Y36         LUT5 (Prop_lut5_I3_O)        0.124     6.207 f  VIDEO/G3/vtemp[0]_i_7/O
                         net (fo=1, routed)           0.151     6.358    VIDEO/G3/vtemp[0]_i_7_n_0
    SLICE_X29Y36         LUT6 (Prop_lut6_I0_O)        0.124     6.482 r  VIDEO/G3/vtemp[0]_i_4/O
                         net (fo=13, routed)          1.200     7.683    VIDEO/G4/green_reg[1]_0
    SLICE_X14Y41         LUT3 (Prop_lut3_I1_O)        0.124     7.807 r  VIDEO/G4/vtemp[0]_i_1/O
                         net (fo=4, routed)           1.513     9.320    VIDEO/G4/vcountsquare
    SLICE_X12Y67         FDRE                                         r  VIDEO/G4/htemp_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6336, routed)        1.457     1.457    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=176, routed)         1.432     1.432    VIDEO/G4/clk_25
    SLICE_X12Y67         FDRE                                         r  VIDEO/G4/htemp_reg[0]/C

Slack:                    inf
  Source:                 VIDEO/G5/wave/pixel_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            VIDEO/G4/vtemp_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.296ns  (logic 1.076ns (11.575%)  route 8.220ns (88.425%))
  Logic Levels:           6  (FDRE=1 LUT3=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y80         FDRE                         0.000     0.000 r  VIDEO/G5/wave/pixel_reg/C
    SLICE_X48Y80         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  VIDEO/G5/wave/pixel_reg/Q
                         net (fo=1, routed)           1.751     2.207    VIDEO/G5/displayNr[6]
    SLICE_X11Y80         LUT4 (Prop_lut4_I0_O)        0.124     2.331 f  VIDEO/G5/red[3]_i_4/O
                         net (fo=1, routed)           1.067     3.398    VIDEO/G5/red[3]_i_4_n_0
    SLICE_X11Y73         LUT5 (Prop_lut5_I4_O)        0.124     3.522 f  VIDEO/G5/red[3]_i_3/O
                         net (fo=15, routed)          2.561     6.083    VIDEO/G3/display
    SLICE_X29Y36         LUT5 (Prop_lut5_I3_O)        0.124     6.207 f  VIDEO/G3/vtemp[0]_i_7/O
                         net (fo=1, routed)           0.151     6.358    VIDEO/G3/vtemp[0]_i_7_n_0
    SLICE_X29Y36         LUT6 (Prop_lut6_I0_O)        0.124     6.482 r  VIDEO/G3/vtemp[0]_i_4/O
                         net (fo=13, routed)          1.200     7.683    VIDEO/G4/green_reg[1]_0
    SLICE_X14Y41         LUT3 (Prop_lut3_I1_O)        0.124     7.807 r  VIDEO/G4/vtemp[0]_i_1/O
                         net (fo=4, routed)           1.489     9.296    VIDEO/G4/vcountsquare
    SLICE_X11Y67         FDRE                                         r  VIDEO/G4/vtemp_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6336, routed)        1.457     1.457    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=176, routed)         1.433     1.433    VIDEO/G4/clk_25
    SLICE_X11Y67         FDRE                                         r  VIDEO/G4/vtemp_reg[0]/C

Slack:                    inf
  Source:                 VIDEO/spriteSelect_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            VIDEO/G3/RGB_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.255ns  (logic 0.704ns (7.607%)  route 8.551ns (92.393%))
  Logic Levels:           3  (FDRE=1 LUT5=2)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y106         FDRE                         0.000     0.000 r  VIDEO/spriteSelect_reg[0]/C
    SLICE_X9Y106         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  VIDEO/spriteSelect_reg[0]/Q
                         net (fo=39, routed)          7.317     7.773    VIDEO/G3/RGB_reg[8]_0[0]
    SLICE_X48Y12         LUT5 (Prop_lut5_I4_O)        0.124     7.897 r  VIDEO/G3/RGB[1]_i_4/O
                         net (fo=1, routed)           1.234     9.131    VIDEO/G3/RGB[1]_i_4_n_0
    SLICE_X28Y20         LUT5 (Prop_lut5_I4_O)        0.124     9.255 r  VIDEO/G3/RGB[1]_i_1/O
                         net (fo=1, routed)           0.000     9.255    VIDEO/G3/RGB_0[1]
    SLICE_X28Y20         FDSE                                         r  VIDEO/G3/RGB_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6336, routed)        1.457     1.457    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=176, routed)         1.436     1.436    VIDEO/G3/clk_25
    SLICE_X28Y20         FDSE                                         r  VIDEO/G3/RGB_reg[1]/C

Slack:                    inf
  Source:                 VIDEO/spriteSelect_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            VIDEO/G3/RGB_reg[5]/D
                            (rising edge-triggered cell FDSE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.074ns  (logic 0.704ns (7.758%)  route 8.370ns (92.242%))
  Logic Levels:           3  (FDRE=1 LUT5=2)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y106         FDRE                         0.000     0.000 r  VIDEO/spriteSelect_reg[0]/C
    SLICE_X9Y106         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  VIDEO/spriteSelect_reg[0]/Q
                         net (fo=39, routed)          6.734     7.190    VIDEO/G3/RGB_reg[8]_0[0]
    SLICE_X48Y26         LUT5 (Prop_lut5_I4_O)        0.124     7.314 r  VIDEO/G3/RGB[5]_i_4/O
                         net (fo=1, routed)           1.636     8.950    VIDEO/G3/RGB[5]_i_4_n_0
    SLICE_X28Y34         LUT5 (Prop_lut5_I4_O)        0.124     9.074 r  VIDEO/G3/RGB[5]_i_1/O
                         net (fo=1, routed)           0.000     9.074    VIDEO/G3/RGB_0[5]
    SLICE_X28Y34         FDSE                                         r  VIDEO/G3/RGB_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6336, routed)        1.457     1.457    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=176, routed)         1.441     1.441    VIDEO/G3/clk_25
    SLICE_X28Y34         FDSE                                         r  VIDEO/G3/RGB_reg[5]/C

Slack:                    inf
  Source:                 VIDEO/spriteSelect_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            VIDEO/G3/RGB_reg[7]/D
                            (rising edge-triggered cell FDSE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.830ns  (logic 0.704ns (7.973%)  route 8.126ns (92.027%))
  Logic Levels:           3  (FDRE=1 LUT5=2)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y106         FDRE                         0.000     0.000 r  VIDEO/spriteSelect_reg[0]/C
    SLICE_X9Y106         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  VIDEO/spriteSelect_reg[0]/Q
                         net (fo=39, routed)          6.504     6.960    VIDEO/G3/RGB_reg[8]_0[0]
    SLICE_X48Y31         LUT5 (Prop_lut5_I4_O)        0.124     7.084 r  VIDEO/G3/RGB[7]_i_4/O
                         net (fo=1, routed)           1.621     8.706    VIDEO/G3/RGB[7]_i_4_n_0
    SLICE_X28Y38         LUT5 (Prop_lut5_I4_O)        0.124     8.830 r  VIDEO/G3/RGB[7]_i_1/O
                         net (fo=1, routed)           0.000     8.830    VIDEO/G3/RGB_0[7]
    SLICE_X28Y38         FDSE                                         r  VIDEO/G3/RGB_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6336, routed)        1.457     1.457    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=176, routed)         1.444     1.444    VIDEO/G3/clk_25
    SLICE_X28Y38         FDSE                                         r  VIDEO/G3/RGB_reg[7]/C

Slack:                    inf
  Source:                 VIDEO/spriteSelect_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            VIDEO/G3/RGB_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.692ns  (logic 0.704ns (8.099%)  route 7.988ns (91.901%))
  Logic Levels:           3  (FDRE=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y106         FDRE                         0.000     0.000 r  VIDEO/spriteSelect_reg[0]/C
    SLICE_X9Y106         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  VIDEO/spriteSelect_reg[0]/Q
                         net (fo=39, routed)          6.166     6.622    VIDEO/G3/RGB_reg[8]_0[0]
    SLICE_X48Y26         LUT5 (Prop_lut5_I3_O)        0.124     6.746 r  VIDEO/G3/RGB[10]_i_4/O
                         net (fo=1, routed)           1.822     8.568    VIDEO/G3/RGB[10]_i_4_n_0
    SLICE_X28Y37         LUT6 (Prop_lut6_I5_O)        0.124     8.692 r  VIDEO/G3/RGB[10]_i_1/O
                         net (fo=1, routed)           0.000     8.692    VIDEO/G3/RGB_0[10]
    SLICE_X28Y37         FDRE                                         r  VIDEO/G3/RGB_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6336, routed)        1.457     1.457    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=176, routed)         1.443     1.443    VIDEO/G3/clk_25
    SLICE_X28Y37         FDRE                                         r  VIDEO/G3/RGB_reg[10]/C

Slack:                    inf
  Source:                 VIDEO/G5/wave/pixel_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            VIDEO/G4/hcountsquare_reg/CE
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.522ns  (logic 1.076ns (12.627%)  route 7.446ns (87.373%))
  Logic Levels:           6  (FDRE=1 LUT3=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y80         FDRE                         0.000     0.000 r  VIDEO/G5/wave/pixel_reg/C
    SLICE_X48Y80         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  VIDEO/G5/wave/pixel_reg/Q
                         net (fo=1, routed)           1.751     2.207    VIDEO/G5/displayNr[6]
    SLICE_X11Y80         LUT4 (Prop_lut4_I0_O)        0.124     2.331 f  VIDEO/G5/red[3]_i_4/O
                         net (fo=1, routed)           1.067     3.398    VIDEO/G5/red[3]_i_4_n_0
    SLICE_X11Y73         LUT5 (Prop_lut5_I4_O)        0.124     3.522 f  VIDEO/G5/red[3]_i_3/O
                         net (fo=15, routed)          2.561     6.083    VIDEO/G3/display
    SLICE_X29Y36         LUT5 (Prop_lut5_I3_O)        0.124     6.207 f  VIDEO/G3/vtemp[0]_i_7/O
                         net (fo=1, routed)           0.151     6.358    VIDEO/G3/vtemp[0]_i_7_n_0
    SLICE_X29Y36         LUT6 (Prop_lut6_I0_O)        0.124     6.482 r  VIDEO/G3/vtemp[0]_i_4/O
                         net (fo=13, routed)          1.200     7.683    VIDEO/G4/green_reg[1]_0
    SLICE_X14Y41         LUT3 (Prop_lut3_I1_O)        0.124     7.807 r  VIDEO/G4/vtemp[0]_i_1/O
                         net (fo=4, routed)           0.715     8.522    VIDEO/G4/vcountsquare
    SLICE_X12Y45         FDRE                                         r  VIDEO/G4/hcountsquare_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6336, routed)        1.457     1.457    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=176, routed)         1.450     1.450    VIDEO/G4/clk_25
    SLICE_X12Y45         FDRE                                         r  VIDEO/G4/hcountsquare_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 VIDEO/coordX_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            VIDEO/G2/hpos_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.717ns  (logic 0.293ns (40.852%)  route 0.424ns (59.148%))
  Logic Levels:           3  (CARRY4=1 FDRE=1 LUT2=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y107        FDRE                         0.000     0.000 r  VIDEO/coordX_reg[1]/C
    SLICE_X11Y107        FDRE (Prop_fdre_C_Q)         0.128     0.128 r  VIDEO/coordX_reg[1]/Q
                         net (fo=7, routed)           0.424     0.552    VIDEO/G4/active3_carry__0[1]
    SLICE_X10Y88         LUT2 (Prop_lut2_I0_O)        0.099     0.651 r  VIDEO/G4/hpos0_carry_i_5/O
                         net (fo=1, routed)           0.000     0.651    VIDEO/G2/hpos_reg[3]_1[1]
    SLICE_X10Y88         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.066     0.717 r  VIDEO/G2/hpos0_carry/O[1]
                         net (fo=1, routed)           0.000     0.717    VIDEO/G2/hpos00_in[1]
    SLICE_X10Y88         FDRE                                         r  VIDEO/G2/hpos_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6336, routed)        0.817     0.817    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=176, routed)         0.831     0.831    VIDEO/G2/clk_25
    SLICE_X10Y88         FDRE                                         r  VIDEO/G2/hpos_reg[1]/C

Slack:                    inf
  Source:                 VIDEO/coordX_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            VIDEO/G2/hpos_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.756ns  (logic 0.292ns (38.601%)  route 0.464ns (61.399%))
  Logic Levels:           3  (CARRY4=1 FDRE=1 LUT4=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y104        FDRE                         0.000     0.000 r  VIDEO/coordX_reg[5]/C
    SLICE_X11Y104        FDRE (Prop_fdre_C_Q)         0.128     0.128 r  VIDEO/coordX_reg[5]/Q
                         net (fo=10, routed)          0.464     0.592    VIDEO/G4/active3_carry__0[5]
    SLICE_X10Y89         LUT4 (Prop_lut4_I0_O)        0.099     0.691 r  VIDEO/G4/hpos0_carry__0_i_3/O
                         net (fo=1, routed)           0.000     0.691    VIDEO/G2/hpos_reg[6]_2[2]
    SLICE_X10Y89         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.065     0.756 r  VIDEO/G2/hpos0_carry__0/O[2]
                         net (fo=1, routed)           0.000     0.756    VIDEO/G2/hpos00_in[6]
    SLICE_X10Y89         FDRE                                         r  VIDEO/G2/hpos_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6336, routed)        0.817     0.817    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=176, routed)         0.831     0.831    VIDEO/G2/clk_25
    SLICE_X10Y89         FDRE                                         r  VIDEO/G2/hpos_reg[6]/C

Slack:                    inf
  Source:                 VIDEO/coordY_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            VIDEO/G2/vpos_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.795ns  (logic 0.251ns (31.581%)  route 0.544ns (68.419%))
  Logic Levels:           3  (CARRY4=1 FDRE=1 LUT2=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y104        FDRE                         0.000     0.000 r  VIDEO/coordY_reg[1]/C
    SLICE_X11Y104        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  VIDEO/coordY_reg[1]/Q
                         net (fo=13, routed)          0.544     0.685    VIDEO/G4/active1_inferred__0/i__carry__0[0]
    SLICE_X9Y76          LUT2 (Prop_lut2_I0_O)        0.045     0.730 r  VIDEO/G4/vpos0_carry_i_5/O
                         net (fo=1, routed)           0.000     0.730    VIDEO/G2/vpos_reg[3]_1[1]
    SLICE_X9Y76          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     0.795 r  VIDEO/G2/vpos0_carry/O[1]
                         net (fo=1, routed)           0.000     0.795    VIDEO/G2/vpos0[1]
    SLICE_X9Y76          FDRE                                         r  VIDEO/G2/vpos_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6336, routed)        0.817     0.817    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=176, routed)         0.818     0.818    VIDEO/G2/clk_25
    SLICE_X9Y76          FDRE                                         r  VIDEO/G2/vpos_reg[1]/C

Slack:                    inf
  Source:                 VIDEO/coordX_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            VIDEO/G2/hpos_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.800ns  (logic 0.292ns (36.490%)  route 0.508ns (63.510%))
  Logic Levels:           3  (CARRY4=1 FDRE=1 LUT3=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y107        FDRE                         0.000     0.000 r  VIDEO/coordX_reg[1]/C
    SLICE_X11Y107        FDRE (Prop_fdre_C_Q)         0.128     0.128 r  VIDEO/coordX_reg[1]/Q
                         net (fo=7, routed)           0.508     0.636    VIDEO/G4/active3_carry__0[1]
    SLICE_X10Y88         LUT3 (Prop_lut3_I2_O)        0.099     0.735 r  VIDEO/G4/hpos0_carry_i_4/O
                         net (fo=1, routed)           0.000     0.735    VIDEO/G2/hpos_reg[3]_1[2]
    SLICE_X10Y88         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.065     0.800 r  VIDEO/G2/hpos0_carry/O[2]
                         net (fo=1, routed)           0.000     0.800    VIDEO/G2/hpos00_in[2]
    SLICE_X10Y88         FDRE                                         r  VIDEO/G2/hpos_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6336, routed)        0.817     0.817    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=176, routed)         0.831     0.831    VIDEO/G2/clk_25
    SLICE_X10Y88         FDRE                                         r  VIDEO/G2/hpos_reg[2]/C

Slack:                    inf
  Source:                 VIDEO/coordX_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            VIDEO/G2/hpos_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.823ns  (logic 0.399ns (48.468%)  route 0.424ns (51.532%))
  Logic Levels:           3  (CARRY4=1 FDRE=1 LUT2=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y107        FDRE                         0.000     0.000 r  VIDEO/coordX_reg[1]/C
    SLICE_X11Y107        FDRE (Prop_fdre_C_Q)         0.128     0.128 r  VIDEO/coordX_reg[1]/Q
                         net (fo=7, routed)           0.424     0.552    VIDEO/G4/active3_carry__0[1]
    SLICE_X10Y88         LUT2 (Prop_lut2_I0_O)        0.099     0.651 r  VIDEO/G4/hpos0_carry_i_5/O
                         net (fo=1, routed)           0.000     0.651    VIDEO/G2/hpos_reg[3]_1[1]
    SLICE_X10Y88         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.172     0.823 r  VIDEO/G2/hpos0_carry/O[3]
                         net (fo=1, routed)           0.000     0.823    VIDEO/G2/hpos00_in[3]
    SLICE_X10Y88         FDRE                                         r  VIDEO/G2/hpos_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6336, routed)        0.817     0.817    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=176, routed)         0.831     0.831    VIDEO/G2/clk_25
    SLICE_X10Y88         FDRE                                         r  VIDEO/G2/hpos_reg[3]/C

Slack:                    inf
  Source:                 VIDEO/coordX_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            VIDEO/G2/hpos_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.856ns  (logic 0.432ns (50.454%)  route 0.424ns (49.546%))
  Logic Levels:           4  (CARRY4=2 FDRE=1 LUT2=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y107        FDRE                         0.000     0.000 r  VIDEO/coordX_reg[1]/C
    SLICE_X11Y107        FDRE (Prop_fdre_C_Q)         0.128     0.128 r  VIDEO/coordX_reg[1]/Q
                         net (fo=7, routed)           0.424     0.552    VIDEO/G4/active3_carry__0[1]
    SLICE_X10Y88         LUT2 (Prop_lut2_I0_O)        0.099     0.651 r  VIDEO/G4/hpos0_carry_i_5/O
                         net (fo=1, routed)           0.000     0.651    VIDEO/G2/hpos_reg[3]_1[1]
    SLICE_X10Y88         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.152     0.803 r  VIDEO/G2/hpos0_carry/CO[3]
                         net (fo=1, routed)           0.000     0.803    VIDEO/G2/hpos0_carry_n_0
    SLICE_X10Y89         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     0.856 r  VIDEO/G2/hpos0_carry__0/O[0]
                         net (fo=1, routed)           0.000     0.856    VIDEO/G2/hpos00_in[4]
    SLICE_X10Y89         FDRE                                         r  VIDEO/G2/hpos_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6336, routed)        0.817     0.817    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=176, routed)         0.831     0.831    VIDEO/G2/clk_25
    SLICE_X10Y89         FDRE                                         r  VIDEO/G2/hpos_reg[4]/C

Slack:                    inf
  Source:                 VIDEO/coordY_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            VIDEO/G2/vpos_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.882ns  (logic 0.252ns (28.579%)  route 0.630ns (71.421%))
  Logic Levels:           3  (CARRY4=1 FDRE=1 LUT4=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y104        FDRE                         0.000     0.000 r  VIDEO/coordY_reg[1]/C
    SLICE_X11Y104        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  VIDEO/coordY_reg[1]/Q
                         net (fo=13, routed)          0.630     0.771    VIDEO/G4/active1_inferred__0/i__carry__0[0]
    SLICE_X9Y76          LUT4 (Prop_lut4_I0_O)        0.045     0.816 r  VIDEO/G4/vpos0_carry_i_4/O
                         net (fo=1, routed)           0.000     0.816    VIDEO/G2/vpos_reg[3]_1[2]
    SLICE_X9Y76          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     0.882 r  VIDEO/G2/vpos0_carry/O[2]
                         net (fo=1, routed)           0.000     0.882    VIDEO/G2/vpos0[2]
    SLICE_X9Y76          FDRE                                         r  VIDEO/G2/vpos_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6336, routed)        0.817     0.817    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=176, routed)         0.818     0.818    VIDEO/G2/clk_25
    SLICE_X9Y76          FDRE                                         r  VIDEO/G2/vpos_reg[2]/C

Slack:                    inf
  Source:                 VIDEO/coordY_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            VIDEO/G2/vpos_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.892ns  (logic 0.251ns (28.140%)  route 0.641ns (71.860%))
  Logic Levels:           3  (CARRY4=1 FDRE=1 LUT4=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y106         FDRE                         0.000     0.000 r  VIDEO/coordY_reg[4]/C
    SLICE_X9Y106         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  VIDEO/coordY_reg[4]/Q
                         net (fo=10, routed)          0.641     0.782    VIDEO/G4/active1_inferred__0/i__carry__0[2]
    SLICE_X9Y77          LUT4 (Prop_lut4_I2_O)        0.045     0.827 r  VIDEO/G4/vpos0_carry__0_i_3/O
                         net (fo=1, routed)           0.000     0.827    VIDEO/G2/vpos_reg[6]_2[1]
    SLICE_X9Y77          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     0.892 r  VIDEO/G2/vpos0_carry__0/O[1]
                         net (fo=1, routed)           0.000     0.892    VIDEO/G2/vpos0[5]
    SLICE_X9Y77          FDRE                                         r  VIDEO/G2/vpos_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6336, routed)        0.817     0.817    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=176, routed)         0.820     0.820    VIDEO/G2/clk_25
    SLICE_X9Y77          FDRE                                         r  VIDEO/G2/vpos_reg[5]/C

Slack:                    inf
  Source:                 VIDEO/coordX_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            VIDEO/G2/hpos_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.892ns  (logic 0.468ns (52.453%)  route 0.424ns (47.547%))
  Logic Levels:           4  (CARRY4=2 FDRE=1 LUT2=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y107        FDRE                         0.000     0.000 r  VIDEO/coordX_reg[1]/C
    SLICE_X11Y107        FDRE (Prop_fdre_C_Q)         0.128     0.128 r  VIDEO/coordX_reg[1]/Q
                         net (fo=7, routed)           0.424     0.552    VIDEO/G4/active3_carry__0[1]
    SLICE_X10Y88         LUT2 (Prop_lut2_I0_O)        0.099     0.651 r  VIDEO/G4/hpos0_carry_i_5/O
                         net (fo=1, routed)           0.000     0.651    VIDEO/G2/hpos_reg[3]_1[1]
    SLICE_X10Y88         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.152     0.803 r  VIDEO/G2/hpos0_carry/CO[3]
                         net (fo=1, routed)           0.000     0.803    VIDEO/G2/hpos0_carry_n_0
    SLICE_X10Y89         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.089     0.892 r  VIDEO/G2/hpos0_carry__0/O[1]
                         net (fo=1, routed)           0.000     0.892    VIDEO/G2/hpos00_in[5]
    SLICE_X10Y89         FDRE                                         r  VIDEO/G2/hpos_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6336, routed)        0.817     0.817    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=176, routed)         0.831     0.831    VIDEO/G2/clk_25
    SLICE_X10Y89         FDRE                                         r  VIDEO/G2/hpos_reg[5]/C

Slack:                    inf
  Source:                 VIDEO/coordY_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            VIDEO/G2/vpos_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.896ns  (logic 0.256ns (28.573%)  route 0.640ns (71.427%))
  Logic Levels:           3  (CARRY4=1 FDRE=1 LUT3=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y106         FDRE                         0.000     0.000 r  VIDEO/coordY_reg[4]/C
    SLICE_X9Y106         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  VIDEO/coordY_reg[4]/Q
                         net (fo=10, routed)          0.640     0.781    VIDEO/G4/active1_inferred__0/i__carry__0[2]
    SLICE_X9Y77          LUT3 (Prop_lut3_I1_O)        0.045     0.826 r  VIDEO/G4/vpos0_carry__0_i_4/O
                         net (fo=1, routed)           0.000     0.826    VIDEO/G2/vpos_reg[6]_2[0]
    SLICE_X9Y77          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     0.896 r  VIDEO/G2/vpos0_carry__0/O[0]
                         net (fo=1, routed)           0.000     0.896    VIDEO/G2/vpos0[4]
    SLICE_X9Y77          FDRE                                         r  VIDEO/G2/vpos_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6336, routed)        0.817     0.817    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=176, routed)         0.820     0.820    VIDEO/G2/clk_25
    SLICE_X9Y77          FDRE                                         r  VIDEO/G2/vpos_reg[4]/C





