<?xml version="1.0" encoding="UTF-8" standalone="no"?>
<!DOCTYPE svg PUBLIC "-//W3C//DTD SVG 1.1//EN"
 "http://www.w3.org/Graphics/SVG/1.1/DTD/svg11.dtd">
<!-- Generated by graphviz version 2.43.0 (0)
 -->
<!-- Title: G Pages: 1 -->
<svg width="1492pt" height="1566pt"
 viewBox="0.00 0.00 1492.00 1566.00" xmlns="http://www.w3.org/2000/svg" xmlns:xlink="http://www.w3.org/1999/xlink">
<g id="graph0" class="graph" transform="scale(1 1) rotate(0) translate(4 1562)">
<title>G</title>
<polygon fill="white" stroke="transparent" points="-4,4 -4,-1562 1488,-1562 1488,4 -4,4"/>
<g id="clust1" class="cluster">
<title>cluster_root</title>
<g id="a_clust1"><a xlink:title="eventq_index=0&#10;full_system=false&#10;sim_quantum=0&#10;time_sync_enable=false&#10;time_sync_period=100000000000&#10;time_sync_spin_threshold=100000000">
<path fill="#bab6ae" stroke="#000000" d="M20,-8C20,-8 1464,-8 1464,-8 1470,-8 1476,-14 1476,-20 1476,-20 1476,-1538 1476,-1538 1476,-1544 1470,-1550 1464,-1550 1464,-1550 20,-1550 20,-1550 14,-1550 8,-1544 8,-1538 8,-1538 8,-20 8,-20 8,-14 14,-8 20,-8"/>
<text text-anchor="middle" x="742" y="-1534.8" font-family="Arial" font-size="14.00" fill="#000000">root </text>
<text text-anchor="middle" x="742" y="-1519.8" font-family="Arial" font-size="14.00" fill="#000000">: Root</text>
</a>
</g>
</g>
<g id="clust2" class="cluster">
<title>cluster_board</title>
<g id="a_clust2"><a xlink:title="auto_unlink_shared_backstore=false&#10;cache_line_size=64&#10;eventq_index=0&#10;exit_on_work_items=true&#10;init_param=0&#10;m5ops_base=0&#10;mem_mode=timing&#10;mem_ranges=0:2147483648&#10;memories=board.memory.mem_ctrl0.dram board.memory.mem_ctrl1.dram board.memory.mem_ctrl2.dram board.memory.mem_ctrl3.dram&#10;mmap_using_noreserve=false&#10;multi_thread=false&#10;&#10;um_work_ids=16&#10;&#13;eadfile=&#10;&#13;edirect_paths=&#10;shadow_rom_ranges=&#10;shared_backstore=&#10;symbolfile=&#10;thermal_components=&#10;thermal_model=Null&#10;work_begin_ckpt_count=0&#10;work_begin_cpu_id_exit=&#45;1&#10;work_begin_exit_count=0&#10;work_cpus_ckpt_count=0&#10;work_end_ckpt_count=0&#10;work_end_exit_count=0&#10;work_item_id=&#45;1&#10;workload=board.workload">
<path fill="#e4e7eb" stroke="#000000" d="M28,-16C28,-16 1456,-16 1456,-16 1462,-16 1468,-22 1468,-28 1468,-28 1468,-1492 1468,-1492 1468,-1498 1462,-1504 1456,-1504 1456,-1504 28,-1504 28,-1504 22,-1504 16,-1498 16,-1492 16,-1492 16,-28 16,-28 16,-22 22,-16 28,-16"/>
<text text-anchor="middle" x="742" y="-1488.8" font-family="Arial" font-size="14.00" fill="#000000">board </text>
<text text-anchor="middle" x="742" y="-1473.8" font-family="Arial" font-size="14.00" fill="#000000">: SimpleBoard</text>
</a>
</g>
</g>
<g id="clust6" class="cluster">
<title>cluster_board_processor</title>
<g id="a_clust6"><a xlink:title="eventq_index=0&#10;thermal_domain=Null">
<path fill="#bab6ae" stroke="#000000" d="M844,-138C844,-138 1448,-138 1448,-138 1454,-138 1460,-144 1460,-150 1460,-150 1460,-486 1460,-486 1460,-492 1454,-498 1448,-498 1448,-498 844,-498 844,-498 838,-498 832,-492 832,-486 832,-486 832,-150 832,-150 832,-144 838,-138 844,-138"/>
<text text-anchor="middle" x="1146" y="-482.8" font-family="Arial" font-size="14.00" fill="#000000">processor </text>
<text text-anchor="middle" x="1146" y="-467.8" font-family="Arial" font-size="14.00" fill="#000000">: LittleProcessor</text>
</a>
</g>
</g>
<g id="clust7" class="cluster">
<title>cluster_board_processor_cores</title>
<g id="a_clust7"><a xlink:title="eventq_index=0&#10;thermal_domain=Null">
<path fill="#9f9c95" stroke="#000000" d="M852,-146C852,-146 1440,-146 1440,-146 1446,-146 1452,-152 1452,-158 1452,-158 1452,-440 1452,-440 1452,-446 1446,-452 1440,-452 1440,-452 852,-452 852,-452 846,-452 840,-446 840,-440 840,-440 840,-158 840,-158 840,-152 846,-146 852,-146"/>
<text text-anchor="middle" x="1146" y="-436.8" font-family="Arial" font-size="14.00" fill="#000000">cores </text>
<text text-anchor="middle" x="1146" y="-421.8" font-family="Arial" font-size="14.00" fill="#000000">: LittleCore</text>
</a>
</g>
</g>
<g id="clust8" class="cluster">
<title>cluster_board_processor_cores_core</title>
<g id="a_clust8"><a xlink:title="LFSTSize=1024&#10;LQEntries=32&#10;LSQCheckLoads=true&#10;LSQDepCheckShift=4&#10;SQEntries=32&#10;SSITSize=1024&#10;activity=0&#10;backComSize=5&#10;branchPred=board.processor.cores.core.branchPred&#10;cacheLoadPorts=200&#10;cacheStorePorts=200&#10;checker=Null&#10;clk_domain=board.clk_domain&#10;commitToDecodeDelay=1&#10;commitToFetchDelay=1&#10;commitToIEWDelay=1&#10;commitToRenameDelay=1&#10;commitWidth=2&#10;cpu_id=&#45;1&#10;decodeToFetchDelay=1&#10;decodeToRenameDelay=1&#10;decodeWidth=2&#10;decoder=board.processor.cores.core.decoder&#10;dispatchWidth=8&#10;do_checkpoint_insts=true&#10;do_statistics_insts=true&#10;eventq_index=0&#10;fetchBufferSize=64&#10;fetchQueueSize=32&#10;fetchToDecodeDelay=1&#10;fetchTrapLatency=1&#10;fetchWidth=2&#10;forwardComSize=5&#10;fuPool=board.processor.cores.core.fuPool&#10;function_trace=false&#10;function_trace_start=0&#10;iewToCommitDelay=1&#10;iewToDecodeDelay=1&#10;iewToFetchDelay=1&#10;iewToRenameDelay=1&#10;interrupts=board.processor.cores.core.interrupts&#10;isa=board.processor.cores.core.isa&#10;issueToExecuteDelay=1&#10;issueWidth=2&#10;max_insts_all_threads=0&#10;max_insts_any_thread=0&#10;mmu=board.processor.cores.core.mmu&#10;&#10;eedsTSO=false&#10;&#10;umIQEntries=64&#10;&#10;umPhysCCRegs=0&#10;&#10;umPhysFloatRegs=40&#10;&#10;umPhysIntRegs=40&#10;&#10;umPhysMatRegs=2&#10;&#10;umPhysVecPredRegs=32&#10;&#10;umPhysVecRegs=256&#10;&#10;umROBEntries=30&#10;&#10;umRobs=1&#10;&#10;umThreads=1&#10;power_gating_on_idle=false&#10;power_model=&#10;power_state=board.processor.cores.core.power_state&#10;progress_interval=0&#10;pwr_gating_latency=300&#10;&#13;enameToDecodeDelay=1&#10;&#13;enameToFetchDelay=1&#10;&#13;enameToIEWDelay=2&#10;&#13;enameToROBDelay=1&#10;&#13;enameWidth=2&#10;simpoint_start_insts=&#10;smtCommitPolicy=RoundRobin&#10;smtFetchPolicy=RoundRobin&#10;smtIQPolicy=Partitioned&#10;smtIQThreshold=100&#10;smtLSQPolicy=Partitioned&#10;smtLSQThreshold=100&#10;smtNumFetchingThreads=1&#10;smtROBPolicy=Partitioned&#10;smtROBThreshold=100&#10;socket_id=0&#10;squashWidth=8&#10;store_set_clear_period=250000&#10;switched_out=false&#10;syscallRetryLatency=10000&#10;system=board&#10;tracer=board.processor.cores.core.tracer&#10;trapLatency=13&#10;wbWidth=2&#10;workload=board.processor.cores.core.workload">
<path fill="#bbc6d9" stroke="#000000" d="M860,-154C860,-154 1432,-154 1432,-154 1438,-154 1444,-160 1444,-166 1444,-166 1444,-394 1444,-394 1444,-400 1438,-406 1432,-406 1432,-406 860,-406 860,-406 854,-406 848,-400 848,-394 848,-394 848,-166 848,-166 848,-160 854,-154 860,-154"/>
<text text-anchor="middle" x="1146" y="-390.8" font-family="Arial" font-size="14.00" fill="#000000">core </text>
<text text-anchor="middle" x="1146" y="-375.8" font-family="Arial" font-size="14.00" fill="#000000">: LittleO3</text>
</a>
</g>
</g>
<g id="clust9" class="cluster">
<title>cluster_board_processor_cores_core_mmu</title>
<g id="a_clust9"><a xlink:title="dtb=board.processor.cores.core.mmu.dtb&#10;eventq_index=0&#10;itb=board.processor.cores.core.mmu.itb&#10;pma_checker=board.processor.cores.core.mmu.pma_checker&#10;pmp=board.processor.cores.core.mmu.pmp">
<path fill="#bab6ae" stroke="#000000" d="M1072,-162C1072,-162 1424,-162 1424,-162 1430,-162 1436,-168 1436,-174 1436,-174 1436,-348 1436,-348 1436,-354 1430,-360 1424,-360 1424,-360 1072,-360 1072,-360 1066,-360 1060,-354 1060,-348 1060,-348 1060,-174 1060,-174 1060,-168 1066,-162 1072,-162"/>
<text text-anchor="middle" x="1248" y="-344.8" font-family="Arial" font-size="14.00" fill="#000000">mmu </text>
<text text-anchor="middle" x="1248" y="-329.8" font-family="Arial" font-size="14.00" fill="#000000">: RiscvMMU</text>
</a>
</g>
</g>
<g id="clust10" class="cluster">
<title>cluster_board_processor_cores_core_mmu_itb</title>
<g id="a_clust10"><a xlink:title="entry_type=instruction&#10;eventq_index=0&#10;&#10;ext_level=Null&#10;pma_checker=board.processor.cores.core.mmu.pma_checker&#10;pmp=board.processor.cores.core.mmu.pmp&#10;size=64&#10;walker=board.processor.cores.core.mmu.itb.walker">
<path fill="#9f9c95" stroke="#000000" d="M1264,-170C1264,-170 1416,-170 1416,-170 1422,-170 1428,-176 1428,-182 1428,-182 1428,-302 1428,-302 1428,-308 1422,-314 1416,-314 1416,-314 1264,-314 1264,-314 1258,-314 1252,-308 1252,-302 1252,-302 1252,-182 1252,-182 1252,-176 1258,-170 1264,-170"/>
<text text-anchor="middle" x="1340" y="-298.8" font-family="Arial" font-size="14.00" fill="#000000">itb </text>
<text text-anchor="middle" x="1340" y="-283.8" font-family="Arial" font-size="14.00" fill="#000000">: RiscvTLB</text>
</a>
</g>
</g>
<g id="clust11" class="cluster">
<title>cluster_board_processor_cores_core_mmu_itb_walker</title>
<g id="a_clust11"><a xlink:title="clk_domain=board.clk_domain&#10;eventq_index=0&#10;&#10;um_squash_per_cycle=4&#10;pma_checker=board.processor.cores.core.mmu.pma_checker&#10;pmp=board.processor.cores.core.mmu.pmp&#10;power_model=&#10;power_state=board.processor.cores.core.mmu.itb.walker.power_state&#10;system=board">
<path fill="#84827c" stroke="#000000" d="M1272,-178C1272,-178 1408,-178 1408,-178 1414,-178 1420,-184 1420,-190 1420,-190 1420,-256 1420,-256 1420,-262 1414,-268 1408,-268 1408,-268 1272,-268 1272,-268 1266,-268 1260,-262 1260,-256 1260,-256 1260,-190 1260,-190 1260,-184 1266,-178 1272,-178"/>
<text text-anchor="middle" x="1340" y="-252.8" font-family="Arial" font-size="14.00" fill="#000000">walker </text>
<text text-anchor="middle" x="1340" y="-237.8" font-family="Arial" font-size="14.00" fill="#000000">: RiscvPagetableWalker</text>
</a>
</g>
</g>
<g id="clust13" class="cluster">
<title>cluster_board_processor_cores_core_mmu_dtb</title>
<g id="a_clust13"><a xlink:title="entry_type=data&#10;eventq_index=0&#10;&#10;ext_level=Null&#10;pma_checker=board.processor.cores.core.mmu.pma_checker&#10;pmp=board.processor.cores.core.mmu.pmp&#10;size=64&#10;walker=board.processor.cores.core.mmu.dtb.walker">
<path fill="#9f9c95" stroke="#000000" d="M1080,-170C1080,-170 1232,-170 1232,-170 1238,-170 1244,-176 1244,-182 1244,-182 1244,-302 1244,-302 1244,-308 1238,-314 1232,-314 1232,-314 1080,-314 1080,-314 1074,-314 1068,-308 1068,-302 1068,-302 1068,-182 1068,-182 1068,-176 1074,-170 1080,-170"/>
<text text-anchor="middle" x="1156" y="-298.8" font-family="Arial" font-size="14.00" fill="#000000">dtb </text>
<text text-anchor="middle" x="1156" y="-283.8" font-family="Arial" font-size="14.00" fill="#000000">: RiscvTLB</text>
</a>
</g>
</g>
<g id="clust14" class="cluster">
<title>cluster_board_processor_cores_core_mmu_dtb_walker</title>
<g id="a_clust14"><a xlink:title="clk_domain=board.clk_domain&#10;eventq_index=0&#10;&#10;um_squash_per_cycle=4&#10;pma_checker=board.processor.cores.core.mmu.pma_checker&#10;pmp=board.processor.cores.core.mmu.pmp&#10;power_model=&#10;power_state=board.processor.cores.core.mmu.dtb.walker.power_state&#10;system=board">
<path fill="#84827c" stroke="#000000" d="M1088,-178C1088,-178 1224,-178 1224,-178 1230,-178 1236,-184 1236,-190 1236,-190 1236,-256 1236,-256 1236,-262 1230,-268 1224,-268 1224,-268 1088,-268 1088,-268 1082,-268 1076,-262 1076,-256 1076,-256 1076,-190 1076,-190 1076,-184 1082,-178 1088,-178"/>
<text text-anchor="middle" x="1156" y="-252.8" font-family="Arial" font-size="14.00" fill="#000000">walker </text>
<text text-anchor="middle" x="1156" y="-237.8" font-family="Arial" font-size="14.00" fill="#000000">: RiscvPagetableWalker</text>
</a>
</g>
</g>
<g id="clust115" class="cluster">
<title>cluster_board_memory</title>
<g id="a_clust115"><a xlink:title="eventq_index=0&#10;thermal_domain=Null">
<path fill="#bab6ae" stroke="#000000" d="M170,-1314C170,-1314 526,-1314 526,-1314 532,-1314 538,-1320 538,-1326 538,-1326 538,-1446 538,-1446 538,-1452 532,-1458 526,-1458 526,-1458 170,-1458 170,-1458 164,-1458 158,-1452 158,-1446 158,-1446 158,-1326 158,-1326 158,-1320 164,-1314 170,-1314"/>
<text text-anchor="middle" x="348" y="-1442.8" font-family="Arial" font-size="14.00" fill="#000000">memory </text>
<text text-anchor="middle" x="348" y="-1427.8" font-family="Arial" font-size="14.00" fill="#000000">: ChanneledMemory</text>
</a>
</g>
</g>
<g id="clust116" class="cluster">
<title>cluster_board_memory_mem_ctrl0</title>
<g id="a_clust116"><a xlink:title="clk_domain=board.clk_domain&#10;command_window=10000&#10;disable_sanity_check=false&#10;dram=board.memory.mem_ctrl0.dram&#10;eventq_index=0&#10;mem_sched_policy=frfcfs&#10;min_reads_per_switch=16&#10;min_writes_per_switch=16&#10;power_model=&#10;power_state=board.memory.mem_ctrl0.power_state&#10;qos_policy=Null&#10;qos_priorities=1&#10;qos_priority_escalation=false&#10;qos_q_policy=fifo&#10;qos_requestors= &#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#10;qos_syncro_scheduler=false&#10;qos_turnaround_policy=Null&#10;static_backend_latency=10000&#10;static_frontend_latency=10000&#10;system=board&#10;write_high_thresh_perc=85&#10;write_low_thresh_perc=50">
<path fill="#9f9c95" stroke="#000000" d="M457,-1322C457,-1322 518,-1322 518,-1322 524,-1322 530,-1328 530,-1334 530,-1334 530,-1400 530,-1400 530,-1406 524,-1412 518,-1412 518,-1412 457,-1412 457,-1412 451,-1412 445,-1406 445,-1400 445,-1400 445,-1334 445,-1334 445,-1328 451,-1322 457,-1322"/>
<text text-anchor="middle" x="487.5" y="-1396.8" font-family="Arial" font-size="14.00" fill="#000000">mem_ctrl0 </text>
<text text-anchor="middle" x="487.5" y="-1381.8" font-family="Arial" font-size="14.00" fill="#000000">: MemCtrl</text>
</a>
</g>
</g>
<g id="clust120" class="cluster">
<title>cluster_board_memory_mem_ctrl1</title>
<g id="a_clust120"><a xlink:title="clk_domain=board.clk_domain&#10;command_window=10000&#10;disable_sanity_check=false&#10;dram=board.memory.mem_ctrl1.dram&#10;eventq_index=0&#10;mem_sched_policy=frfcfs&#10;min_reads_per_switch=16&#10;min_writes_per_switch=16&#10;power_model=&#10;power_state=board.memory.mem_ctrl1.power_state&#10;qos_policy=Null&#10;qos_priorities=1&#10;qos_priority_escalation=false&#10;qos_q_policy=fifo&#10;qos_requestors= &#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#10;qos_syncro_scheduler=false&#10;qos_turnaround_policy=Null&#10;static_backend_latency=10000&#10;static_frontend_latency=10000&#10;system=board&#10;write_high_thresh_perc=85&#10;write_low_thresh_perc=50">
<path fill="#9f9c95" stroke="#000000" d="M364,-1322C364,-1322 425,-1322 425,-1322 431,-1322 437,-1328 437,-1334 437,-1334 437,-1400 437,-1400 437,-1406 431,-1412 425,-1412 425,-1412 364,-1412 364,-1412 358,-1412 352,-1406 352,-1400 352,-1400 352,-1334 352,-1334 352,-1328 358,-1322 364,-1322"/>
<text text-anchor="middle" x="394.5" y="-1396.8" font-family="Arial" font-size="14.00" fill="#000000">mem_ctrl1 </text>
<text text-anchor="middle" x="394.5" y="-1381.8" font-family="Arial" font-size="14.00" fill="#000000">: MemCtrl</text>
</a>
</g>
</g>
<g id="clust124" class="cluster">
<title>cluster_board_memory_mem_ctrl2</title>
<g id="a_clust124"><a xlink:title="clk_domain=board.clk_domain&#10;command_window=10000&#10;disable_sanity_check=false&#10;dram=board.memory.mem_ctrl2.dram&#10;eventq_index=0&#10;mem_sched_policy=frfcfs&#10;min_reads_per_switch=16&#10;min_writes_per_switch=16&#10;power_model=&#10;power_state=board.memory.mem_ctrl2.power_state&#10;qos_policy=Null&#10;qos_priorities=1&#10;qos_priority_escalation=false&#10;qos_q_policy=fifo&#10;qos_requestors= &#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#10;qos_syncro_scheduler=false&#10;qos_turnaround_policy=Null&#10;static_backend_latency=10000&#10;static_frontend_latency=10000&#10;system=board&#10;write_high_thresh_perc=85&#10;write_low_thresh_perc=50">
<path fill="#9f9c95" stroke="#000000" d="M271,-1322C271,-1322 332,-1322 332,-1322 338,-1322 344,-1328 344,-1334 344,-1334 344,-1400 344,-1400 344,-1406 338,-1412 332,-1412 332,-1412 271,-1412 271,-1412 265,-1412 259,-1406 259,-1400 259,-1400 259,-1334 259,-1334 259,-1328 265,-1322 271,-1322"/>
<text text-anchor="middle" x="301.5" y="-1396.8" font-family="Arial" font-size="14.00" fill="#000000">mem_ctrl2 </text>
<text text-anchor="middle" x="301.5" y="-1381.8" font-family="Arial" font-size="14.00" fill="#000000">: MemCtrl</text>
</a>
</g>
</g>
<g id="clust128" class="cluster">
<title>cluster_board_memory_mem_ctrl3</title>
<g id="a_clust128"><a xlink:title="clk_domain=board.clk_domain&#10;command_window=10000&#10;disable_sanity_check=false&#10;dram=board.memory.mem_ctrl3.dram&#10;eventq_index=0&#10;mem_sched_policy=frfcfs&#10;min_reads_per_switch=16&#10;min_writes_per_switch=16&#10;power_model=&#10;power_state=board.memory.mem_ctrl3.power_state&#10;qos_policy=Null&#10;qos_priorities=1&#10;qos_priority_escalation=false&#10;qos_q_policy=fifo&#10;qos_requestors= &#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#10;qos_syncro_scheduler=false&#10;qos_turnaround_policy=Null&#10;static_backend_latency=10000&#10;static_frontend_latency=10000&#10;system=board&#10;write_high_thresh_perc=85&#10;write_low_thresh_perc=50">
<path fill="#9f9c95" stroke="#000000" d="M178,-1322C178,-1322 239,-1322 239,-1322 245,-1322 251,-1328 251,-1334 251,-1334 251,-1400 251,-1400 251,-1406 245,-1412 239,-1412 239,-1412 178,-1412 178,-1412 172,-1412 166,-1406 166,-1400 166,-1400 166,-1334 166,-1334 166,-1328 172,-1322 178,-1322"/>
<text text-anchor="middle" x="208.5" y="-1396.8" font-family="Arial" font-size="14.00" fill="#000000">mem_ctrl3 </text>
<text text-anchor="middle" x="208.5" y="-1381.8" font-family="Arial" font-size="14.00" fill="#000000">: MemCtrl</text>
</a>
</g>
</g>
<g id="clust132" class="cluster">
<title>cluster_board_cache_hierarchy</title>
<g id="a_clust132"><a xlink:title="eventq_index=0&#10;thermal_domain=Null">
<path fill="#bab6ae" stroke="#000000" d="M36,-24C36,-24 812,-24 812,-24 818,-24 824,-30 824,-36 824,-36 824,-1294 824,-1294 824,-1300 818,-1306 812,-1306 812,-1306 36,-1306 36,-1306 30,-1306 24,-1300 24,-1294 24,-1294 24,-36 24,-36 24,-30 30,-24 36,-24"/>
<text text-anchor="middle" x="424" y="-1290.8" font-family="Arial" font-size="14.00" fill="#000000">cache_hierarchy </text>
<text text-anchor="middle" x="424" y="-1275.8" font-family="Arial" font-size="14.00" fill="#000000">: PrivateL1PrivateL2SharedL3SharedL4CacheHierarchy</text>
</a>
</g>
</g>
<g id="clust133" class="cluster">
<title>cluster_board_cache_hierarchy_membus</title>
<g id="a_clust133"><a xlink:title="clk_domain=board.clk_domain&#10;eventq_index=0&#10;forward_latency=4&#10;frontend_latency=3&#10;header_latency=1&#10;max_outstanding_snoops=512&#10;max_routing_table_size=512&#10;point_of_coherency=true&#10;point_of_unification=true&#10;power_model=&#10;power_state=board.cache_hierarchy.membus.power_state&#10;&#13;esponse_latency=2&#10;snoop_filter=board.cache_hierarchy.membus.snoop_filter&#10;snoop_response_latency=4&#10;system=board&#10;use_default_range=false&#10;width=64">
<path fill="#6f798c" stroke="#000000" d="M44,-1032C44,-1032 356,-1032 356,-1032 362,-1032 368,-1038 368,-1044 368,-1044 368,-1248 368,-1248 368,-1254 362,-1260 356,-1260 356,-1260 44,-1260 44,-1260 38,-1260 32,-1254 32,-1248 32,-1248 32,-1044 32,-1044 32,-1038 38,-1032 44,-1032"/>
<text text-anchor="middle" x="200" y="-1244.8" font-family="Arial" font-size="14.00" fill="#000000">membus </text>
<text text-anchor="middle" x="200" y="-1229.8" font-family="Arial" font-size="14.00" fill="#000000">: SystemXBar</text>
</a>
</g>
</g>
<g id="clust136" class="cluster">
<title>cluster_board_cache_hierarchy_membus_badaddr_responder</title>
<g id="a_clust136"><a xlink:title="clk_domain=board.clk_domain&#10;eventq_index=0&#10;fake_mem=false&#10;pio_addr=0&#10;pio_latency=100000&#10;pio_size=8&#10;power_model=&#10;power_state=board.cache_hierarchy.membus.badaddr_responder.power_state&#10;&#13;et_bad_addr=true&#10;&#13;et_data16=65535&#10;&#13;et_data32=4294967295&#10;&#13;et_data64=18446744073709551615&#10;&#13;et_data8=255&#10;system=board&#10;update_data=false&#10;warn_access=">
<path fill="#c7a793" stroke="#000000" d="M52,-1040C52,-1040 166,-1040 166,-1040 172,-1040 178,-1046 178,-1052 178,-1052 178,-1118 178,-1118 178,-1124 172,-1130 166,-1130 166,-1130 52,-1130 52,-1130 46,-1130 40,-1124 40,-1118 40,-1118 40,-1052 40,-1052 40,-1046 46,-1040 52,-1040"/>
<text text-anchor="middle" x="109" y="-1114.8" font-family="Arial" font-size="14.00" fill="#000000">badaddr_responder </text>
<text text-anchor="middle" x="109" y="-1099.8" font-family="Arial" font-size="14.00" fill="#000000">: BadAddr</text>
</a>
</g>
</g>
<g id="clust138" class="cluster">
<title>cluster_board_cache_hierarchy_l3_bus</title>
<g id="a_clust138"><a xlink:title="clk_domain=board.clk_domain&#10;eventq_index=0&#10;forward_latency=0&#10;frontend_latency=1&#10;header_latency=1&#10;max_outstanding_snoops=512&#10;max_routing_table_size=512&#10;point_of_coherency=false&#10;point_of_unification=true&#10;power_model=&#10;power_state=board.cache_hierarchy.l3_bus.power_state&#10;&#13;esponse_latency=1&#10;snoop_filter=board.cache_hierarchy.l3_bus.snoop_filter&#10;snoop_response_latency=1&#10;system=board&#10;use_default_range=false&#10;width=32">
<path fill="#6f798c" stroke="#000000" d="M161,-650C161,-650 397,-650 397,-650 403,-650 409,-656 409,-662 409,-662 409,-728 409,-728 409,-734 403,-740 397,-740 397,-740 161,-740 161,-740 155,-740 149,-734 149,-728 149,-728 149,-662 149,-662 149,-656 155,-650 161,-650"/>
<text text-anchor="middle" x="279" y="-724.8" font-family="Arial" font-size="14.00" fill="#000000">l3_bus </text>
<text text-anchor="middle" x="279" y="-709.8" font-family="Arial" font-size="14.00" fill="#000000">: L2XBar</text>
</a>
</g>
</g>
<g id="clust141" class="cluster">
<title>cluster_board_cache_hierarchy_clusters</title>
<g id="a_clust141"><a xlink:title="eventq_index=0&#10;thermal_domain=Null">
<path fill="#9f9c95" stroke="#000000" d="M44,-32C44,-32 804,-32 804,-32 810,-32 816,-38 816,-44 816,-44 816,-630 816,-630 816,-636 810,-642 804,-642 804,-642 44,-642 44,-642 38,-642 32,-636 32,-630 32,-630 32,-44 32,-44 32,-38 38,-32 44,-32"/>
<text text-anchor="middle" x="424" y="-626.8" font-family="Arial" font-size="14.00" fill="#000000">clusters </text>
<text text-anchor="middle" x="424" y="-611.8" font-family="Arial" font-size="14.00" fill="#000000">: SubSystem</text>
</a>
</g>
</g>
<g id="clust142" class="cluster">
<title>cluster_board_cache_hierarchy_clusters_l1dcache</title>
<g id="a_clust142"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=4&#10;clk_domain=board.clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=1&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=16&#10;partitioning_manager=Null&#10;power_model=&#10;power_state=board.cache_hierarchy.clusters.l1dcache.power_state&#10;prefetcher=board.cache_hierarchy.clusters.l1dcache.prefetcher&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=board.cache_hierarchy.clusters.l1dcache.replacement_policy&#10;&#13;esponse_latency=1&#10;sequential_access=false&#10;size=32768&#10;system=board&#10;tag_latency=1&#10;tags=board.cache_hierarchy.clusters.l1dcache.tags&#10;tgts_per_mshr=20&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#84827c" stroke="#000000" d="M52,-40C52,-40 214,-40 214,-40 220,-40 226,-46 226,-52 226,-52 226,-118 226,-118 226,-124 220,-130 214,-130 214,-130 52,-130 52,-130 46,-130 40,-124 40,-118 40,-118 40,-52 40,-52 40,-46 46,-40 52,-40"/>
<text text-anchor="middle" x="133" y="-114.8" font-family="Arial" font-size="14.00" fill="#000000">l1dcache </text>
<text text-anchor="middle" x="133" y="-99.8" font-family="Arial" font-size="14.00" fill="#000000">: L1DCache</text>
</a>
</g>
</g>
<g id="clust152" class="cluster">
<title>cluster_board_cache_hierarchy_clusters_l1icache</title>
<g id="a_clust152"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=4&#10;clk_domain=board.clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=1&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=16&#10;partitioning_manager=Null&#10;power_model=&#10;power_state=board.cache_hierarchy.clusters.l1icache.power_state&#10;prefetcher=board.cache_hierarchy.clusters.l1icache.prefetcher&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=board.cache_hierarchy.clusters.l1icache.replacement_policy&#10;&#13;esponse_latency=1&#10;sequential_access=false&#10;size=32768&#10;system=board&#10;tag_latency=1&#10;tags=board.cache_hierarchy.clusters.l1icache.tags&#10;tgts_per_mshr=20&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=true">
<path fill="#84827c" stroke="#000000" d="M246,-40C246,-40 408,-40 408,-40 414,-40 420,-46 420,-52 420,-52 420,-118 420,-118 420,-124 414,-130 408,-130 408,-130 246,-130 246,-130 240,-130 234,-124 234,-118 234,-118 234,-52 234,-52 234,-46 240,-40 246,-40"/>
<text text-anchor="middle" x="327" y="-114.8" font-family="Arial" font-size="14.00" fill="#000000">l1icache </text>
<text text-anchor="middle" x="327" y="-99.8" font-family="Arial" font-size="14.00" fill="#000000">: L1ICache</text>
</a>
</g>
</g>
<g id="clust162" class="cluster">
<title>cluster_board_cache_hierarchy_clusters_l2cache</title>
<g id="a_clust162"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=8&#10;clk_domain=board.clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=10&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=20&#10;partitioning_manager=Null&#10;power_model=&#10;power_state=board.cache_hierarchy.clusters.l2cache.power_state&#10;prefetcher=board.cache_hierarchy.clusters.l2cache.prefetcher&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=board.cache_hierarchy.clusters.l2cache.replacement_policy&#10;&#13;esponse_latency=1&#10;sequential_access=false&#10;size=262144&#10;system=board&#10;tag_latency=10&#10;tags=board.cache_hierarchy.clusters.l2cache.tags&#10;tgts_per_mshr=12&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#84827c" stroke="#000000" d="M247,-506C247,-506 409,-506 409,-506 415,-506 421,-512 421,-518 421,-518 421,-584 421,-584 421,-590 415,-596 409,-596 409,-596 247,-596 247,-596 241,-596 235,-590 235,-584 235,-584 235,-518 235,-518 235,-512 241,-506 247,-506"/>
<text text-anchor="middle" x="328" y="-580.8" font-family="Arial" font-size="14.00" fill="#000000">l2cache </text>
<text text-anchor="middle" x="328" y="-565.8" font-family="Arial" font-size="14.00" fill="#000000">: L2Cache</text>
</a>
</g>
</g>
<g id="clust172" class="cluster">
<title>cluster_board_cache_hierarchy_clusters_l2_xbar</title>
<g id="a_clust172"><a xlink:title="clk_domain=board.clk_domain&#10;eventq_index=0&#10;forward_latency=0&#10;frontend_latency=1&#10;header_latency=1&#10;max_outstanding_snoops=512&#10;max_routing_table_size=512&#10;point_of_coherency=false&#10;point_of_unification=true&#10;power_model=&#10;power_state=board.cache_hierarchy.clusters.l2_xbar.power_state&#10;&#13;esponse_latency=1&#10;snoop_filter=board.cache_hierarchy.clusters.l2_xbar.snoop_filter&#10;snoop_response_latency=1&#10;system=board&#10;use_default_range=false&#10;width=32">
<path fill="#6f798c" stroke="#000000" d="M290,-178C290,-178 526,-178 526,-178 532,-178 538,-184 538,-190 538,-190 538,-256 538,-256 538,-262 532,-268 526,-268 526,-268 290,-268 290,-268 284,-268 278,-262 278,-256 278,-256 278,-190 278,-190 278,-184 284,-178 290,-178"/>
<text text-anchor="middle" x="408" y="-252.8" font-family="Arial" font-size="14.00" fill="#000000">l2_xbar </text>
<text text-anchor="middle" x="408" y="-237.8" font-family="Arial" font-size="14.00" fill="#000000">: L2XBar</text>
</a>
</g>
</g>
<g id="clust175" class="cluster">
<title>cluster_board_cache_hierarchy_clusters_iptw_cache</title>
<g id="a_clust175"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=4&#10;clk_domain=board.clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=1&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=20&#10;partitioning_manager=Null&#10;power_model=&#10;power_state=board.cache_hierarchy.clusters.iptw_cache.power_state&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=board.cache_hierarchy.clusters.iptw_cache.replacement_policy&#10;&#13;esponse_latency=1&#10;sequential_access=false&#10;size=8192&#10;system=board&#10;tag_latency=1&#10;tags=board.cache_hierarchy.clusters.iptw_cache.tags&#10;tgts_per_mshr=12&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#84827c" stroke="#000000" d="M634,-40C634,-40 796,-40 796,-40 802,-40 808,-46 808,-52 808,-52 808,-118 808,-118 808,-124 802,-130 796,-130 796,-130 634,-130 634,-130 628,-130 622,-124 622,-118 622,-118 622,-52 622,-52 622,-46 628,-40 634,-40"/>
<text text-anchor="middle" x="715" y="-114.8" font-family="Arial" font-size="14.00" fill="#000000">iptw_cache </text>
<text text-anchor="middle" x="715" y="-99.8" font-family="Arial" font-size="14.00" fill="#000000">: MMUCache</text>
</a>
</g>
</g>
<g id="clust181" class="cluster">
<title>cluster_board_cache_hierarchy_clusters_dptw_cache</title>
<g id="a_clust181"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=4&#10;clk_domain=board.clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=1&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=20&#10;partitioning_manager=Null&#10;power_model=&#10;power_state=board.cache_hierarchy.clusters.dptw_cache.power_state&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=board.cache_hierarchy.clusters.dptw_cache.replacement_policy&#10;&#13;esponse_latency=1&#10;sequential_access=false&#10;size=8192&#10;system=board&#10;tag_latency=1&#10;tags=board.cache_hierarchy.clusters.dptw_cache.tags&#10;tgts_per_mshr=12&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#84827c" stroke="#000000" d="M440,-40C440,-40 602,-40 602,-40 608,-40 614,-46 614,-52 614,-52 614,-118 614,-118 614,-124 608,-130 602,-130 602,-130 440,-130 440,-130 434,-130 428,-124 428,-118 428,-118 428,-52 428,-52 428,-46 434,-40 440,-40"/>
<text text-anchor="middle" x="521" y="-114.8" font-family="Arial" font-size="14.00" fill="#000000">dptw_cache </text>
<text text-anchor="middle" x="521" y="-99.8" font-family="Arial" font-size="14.00" fill="#000000">: MMUCache</text>
</a>
</g>
</g>
<g id="clust187" class="cluster">
<title>cluster_board_cache_hierarchy_l3_cache</title>
<g id="a_clust187"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=8&#10;clk_domain=board.clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=20&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=20&#10;partitioning_manager=Null&#10;power_model=&#10;power_state=board.cache_hierarchy.l3_cache.power_state&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=board.cache_hierarchy.l3_cache.replacement_policy&#10;&#13;esponse_latency=1&#10;sequential_access=false&#10;size=1048576&#10;system=board&#10;tag_latency=20&#10;tags=board.cache_hierarchy.l3_cache.tags&#10;tgts_per_mshr=12&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#9f9c95" stroke="#000000" d="M119,-780C119,-780 281,-780 281,-780 287,-780 293,-786 293,-792 293,-792 293,-858 293,-858 293,-864 287,-870 281,-870 281,-870 119,-870 119,-870 113,-870 107,-864 107,-858 107,-858 107,-792 107,-792 107,-786 113,-780 119,-780"/>
<text text-anchor="middle" x="200" y="-854.8" font-family="Arial" font-size="14.00" fill="#000000">l3_cache </text>
<text text-anchor="middle" x="200" y="-839.8" font-family="Arial" font-size="14.00" fill="#000000">: L3Cache</text>
</a>
</g>
</g>
<g id="clust193" class="cluster">
<title>cluster_board_cache_hierarchy_l4_cache</title>
<g id="a_clust193"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=16&#10;clk_domain=board.clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=20&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=20&#10;partitioning_manager=Null&#10;power_model=&#10;power_state=board.cache_hierarchy.l4_cache.power_state&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=board.cache_hierarchy.l4_cache.replacement_policy&#10;&#13;esponse_latency=1&#10;sequential_access=false&#10;size=4194304&#10;system=board&#10;tag_latency=20&#10;tags=board.cache_hierarchy.l4_cache.tags&#10;tgts_per_mshr=12&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#9f9c95" stroke="#000000" d="M388,-1040C388,-1040 550,-1040 550,-1040 556,-1040 562,-1046 562,-1052 562,-1052 562,-1118 562,-1118 562,-1124 556,-1130 550,-1130 550,-1130 388,-1130 388,-1130 382,-1130 376,-1124 376,-1118 376,-1118 376,-1052 376,-1052 376,-1046 382,-1040 388,-1040"/>
<text text-anchor="middle" x="469" y="-1114.8" font-family="Arial" font-size="14.00" fill="#000000">l4_cache </text>
<text text-anchor="middle" x="469" y="-1099.8" font-family="Arial" font-size="14.00" fill="#000000">: L3Cache</text>
</a>
</g>
</g>
<g id="clust199" class="cluster">
<title>cluster_board_cache_hierarchy_l4_bus</title>
<g id="a_clust199"><a xlink:title="clk_domain=board.clk_domain&#10;eventq_index=0&#10;forward_latency=0&#10;frontend_latency=1&#10;header_latency=1&#10;max_outstanding_snoops=512&#10;max_routing_table_size=512&#10;point_of_coherency=false&#10;point_of_unification=true&#10;power_model=&#10;power_state=board.cache_hierarchy.l4_bus.power_state&#10;&#13;esponse_latency=1&#10;snoop_filter=board.cache_hierarchy.l4_bus.snoop_filter&#10;snoop_response_latency=1&#10;system=board&#10;use_default_range=false&#10;width=32">
<path fill="#6f798c" stroke="#000000" d="M253,-910C253,-910 489,-910 489,-910 495,-910 501,-916 501,-922 501,-922 501,-988 501,-988 501,-994 495,-1000 489,-1000 489,-1000 253,-1000 253,-1000 247,-1000 241,-994 241,-988 241,-988 241,-922 241,-922 241,-916 247,-910 253,-910"/>
<text text-anchor="middle" x="371" y="-984.8" font-family="Arial" font-size="14.00" fill="#000000">l4_bus </text>
<text text-anchor="middle" x="371" y="-969.8" font-family="Arial" font-size="14.00" fill="#000000">: L2XBar</text>
</a>
</g>
</g>
<!-- board_system_port -->
<g id="node1" class="node">
<title>board_system_port</title>
<path fill="#b6b8bc" stroke="#000000" d="M137.5,-1366C137.5,-1366 70.5,-1366 70.5,-1366 64.5,-1366 58.5,-1360 58.5,-1354 58.5,-1354 58.5,-1342 58.5,-1342 58.5,-1336 64.5,-1330 70.5,-1330 70.5,-1330 137.5,-1330 137.5,-1330 143.5,-1330 149.5,-1336 149.5,-1342 149.5,-1342 149.5,-1354 149.5,-1354 149.5,-1360 143.5,-1366 137.5,-1366"/>
<text text-anchor="middle" x="104" y="-1344.3" font-family="Arial" font-size="14.00" fill="#000000">system_port</text>
</g>
<!-- board_cache_hierarchy_membus_cpu_side_ports -->
<g id="node10" class="node">
<title>board_cache_hierarchy_membus_cpu_side_ports</title>
<path fill="#586070" stroke="#000000" d="M212,-1214C212,-1214 128,-1214 128,-1214 122,-1214 116,-1208 116,-1202 116,-1202 116,-1190 116,-1190 116,-1184 122,-1178 128,-1178 128,-1178 212,-1178 212,-1178 218,-1178 224,-1184 224,-1190 224,-1190 224,-1202 224,-1202 224,-1208 218,-1214 212,-1214"/>
<text text-anchor="middle" x="170" y="-1192.3" font-family="Arial" font-size="14.00" fill="#000000">cpu_side_ports</text>
</g>
<!-- board_system_port&#45;&gt;board_cache_hierarchy_membus_cpu_side_ports -->
<g id="edge1" class="edge">
<title>board_system_port&#45;&gt;board_cache_hierarchy_membus_cpu_side_ports</title>
<path fill="none" stroke="black" d="M111.57,-1329.79C123.06,-1303.68 144.98,-1253.87 158.46,-1223.23"/>
<polygon fill="black" stroke="black" points="161.69,-1224.57 162.52,-1214.01 155.29,-1221.75 161.69,-1224.57"/>
</g>
<!-- board_processor_cores_core_icache_port -->
<g id="node2" class="node">
<title>board_processor_cores_core_icache_port</title>
<path fill="#959ead" stroke="#000000" d="M1040,-222C1040,-222 978,-222 978,-222 972,-222 966,-216 966,-210 966,-210 966,-198 966,-198 966,-192 972,-186 978,-186 978,-186 1040,-186 1040,-186 1046,-186 1052,-192 1052,-198 1052,-198 1052,-210 1052,-210 1052,-216 1046,-222 1040,-222"/>
<text text-anchor="middle" x="1009" y="-200.3" font-family="Arial" font-size="14.00" fill="#000000">icache_port</text>
</g>
<!-- board_cache_hierarchy_clusters_l1icache_cpu_side -->
<g id="node18" class="node">
<title>board_cache_hierarchy_clusters_l1icache_cpu_side</title>
<path fill="#6a6863" stroke="#000000" d="M399.5,-84C399.5,-84 352.5,-84 352.5,-84 346.5,-84 340.5,-78 340.5,-72 340.5,-72 340.5,-60 340.5,-60 340.5,-54 346.5,-48 352.5,-48 352.5,-48 399.5,-48 399.5,-48 405.5,-48 411.5,-54 411.5,-60 411.5,-60 411.5,-72 411.5,-72 411.5,-78 405.5,-84 399.5,-84"/>
<text text-anchor="middle" x="376" y="-62.3" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- board_processor_cores_core_icache_port&#45;&gt;board_cache_hierarchy_clusters_l1icache_cpu_side -->
<g id="edge2" class="edge">
<title>board_processor_cores_core_icache_port&#45;&gt;board_cache_hierarchy_clusters_l1icache_cpu_side</title>
<path fill="none" stroke="black" d="M1000.83,-185.83C992.32,-170.17 977.38,-147.98 957,-138 930.41,-124.97 450.44,-143.34 424,-130 408.54,-122.2 396.67,-106.83 388.61,-93.22"/>
<polygon fill="black" stroke="black" points="391.53,-91.26 383.63,-84.2 385.4,-94.64 391.53,-91.26"/>
</g>
<!-- board_processor_cores_core_dcache_port -->
<g id="node3" class="node">
<title>board_processor_cores_core_dcache_port</title>
<path fill="#959ead" stroke="#000000" d="M935.5,-222C935.5,-222 868.5,-222 868.5,-222 862.5,-222 856.5,-216 856.5,-210 856.5,-210 856.5,-198 856.5,-198 856.5,-192 862.5,-186 868.5,-186 868.5,-186 935.5,-186 935.5,-186 941.5,-186 947.5,-192 947.5,-198 947.5,-198 947.5,-210 947.5,-210 947.5,-216 941.5,-222 935.5,-222"/>
<text text-anchor="middle" x="902" y="-200.3" font-family="Arial" font-size="14.00" fill="#000000">dcache_port</text>
</g>
<!-- board_cache_hierarchy_clusters_l1dcache_cpu_side -->
<g id="node16" class="node">
<title>board_cache_hierarchy_clusters_l1dcache_cpu_side</title>
<path fill="#6a6863" stroke="#000000" d="M205.5,-84C205.5,-84 158.5,-84 158.5,-84 152.5,-84 146.5,-78 146.5,-72 146.5,-72 146.5,-60 146.5,-60 146.5,-54 152.5,-48 158.5,-48 158.5,-48 205.5,-48 205.5,-48 211.5,-48 217.5,-54 217.5,-60 217.5,-60 217.5,-72 217.5,-72 217.5,-78 211.5,-84 205.5,-84"/>
<text text-anchor="middle" x="182" y="-62.3" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- board_processor_cores_core_dcache_port&#45;&gt;board_cache_hierarchy_clusters_l1dcache_cpu_side -->
<g id="edge3" class="edge">
<title>board_processor_cores_core_dcache_port&#45;&gt;board_cache_hierarchy_clusters_l1dcache_cpu_side</title>
<path fill="none" stroke="black" d="M856.29,-192.42C788.23,-177.21 656.04,-149.69 542,-138 524.75,-136.23 245.44,-137.89 230,-130 214.58,-122.12 202.72,-106.74 194.64,-93.16"/>
<polygon fill="black" stroke="black" points="197.56,-91.21 189.66,-84.15 191.44,-94.59 197.56,-91.21"/>
</g>
<!-- board_processor_cores_core_mmu_itb_walker_port -->
<g id="node4" class="node">
<title>board_processor_cores_core_mmu_itb_walker_port</title>
<path fill="#6a6863" stroke="#000000" d="M1310,-222C1310,-222 1280,-222 1280,-222 1274,-222 1268,-216 1268,-210 1268,-210 1268,-198 1268,-198 1268,-192 1274,-186 1280,-186 1280,-186 1310,-186 1310,-186 1316,-186 1322,-192 1322,-198 1322,-198 1322,-210 1322,-210 1322,-216 1316,-222 1310,-222"/>
<text text-anchor="middle" x="1295" y="-200.3" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- board_cache_hierarchy_clusters_iptw_cache_cpu_side -->
<g id="node24" class="node">
<title>board_cache_hierarchy_clusters_iptw_cache_cpu_side</title>
<path fill="#6a6863" stroke="#000000" d="M787.5,-84C787.5,-84 740.5,-84 740.5,-84 734.5,-84 728.5,-78 728.5,-72 728.5,-72 728.5,-60 728.5,-60 728.5,-54 734.5,-48 740.5,-48 740.5,-48 787.5,-48 787.5,-48 793.5,-48 799.5,-54 799.5,-60 799.5,-60 799.5,-72 799.5,-72 799.5,-78 793.5,-84 787.5,-84"/>
<text text-anchor="middle" x="764" y="-62.3" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- board_processor_cores_core_mmu_itb_walker_port&#45;&gt;board_cache_hierarchy_clusters_iptw_cache_cpu_side -->
<g id="edge4" class="edge">
<title>board_processor_cores_core_mmu_itb_walker_port&#45;&gt;board_cache_hierarchy_clusters_iptw_cache_cpu_side</title>
<path fill="none" stroke="black" d="M1285.42,-185.84C1275.96,-170.63 1260.02,-149.15 1240,-138 1166.52,-97.06 914.2,-76.6 809.79,-69.73"/>
<polygon fill="black" stroke="black" points="809.78,-66.22 799.57,-69.07 809.32,-73.21 809.78,-66.22"/>
</g>
<!-- board_processor_cores_core_mmu_dtb_walker_port -->
<g id="node5" class="node">
<title>board_processor_cores_core_mmu_dtb_walker_port</title>
<path fill="#6a6863" stroke="#000000" d="M1126,-222C1126,-222 1096,-222 1096,-222 1090,-222 1084,-216 1084,-210 1084,-210 1084,-198 1084,-198 1084,-192 1090,-186 1096,-186 1096,-186 1126,-186 1126,-186 1132,-186 1138,-192 1138,-198 1138,-198 1138,-210 1138,-210 1138,-216 1132,-222 1126,-222"/>
<text text-anchor="middle" x="1111" y="-200.3" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- board_cache_hierarchy_clusters_dptw_cache_cpu_side -->
<g id="node26" class="node">
<title>board_cache_hierarchy_clusters_dptw_cache_cpu_side</title>
<path fill="#6a6863" stroke="#000000" d="M593.5,-84C593.5,-84 546.5,-84 546.5,-84 540.5,-84 534.5,-78 534.5,-72 534.5,-72 534.5,-60 534.5,-60 534.5,-54 540.5,-48 546.5,-48 546.5,-48 593.5,-48 593.5,-48 599.5,-48 605.5,-54 605.5,-60 605.5,-60 605.5,-72 605.5,-72 605.5,-78 599.5,-84 593.5,-84"/>
<text text-anchor="middle" x="570" y="-62.3" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- board_processor_cores_core_mmu_dtb_walker_port&#45;&gt;board_cache_hierarchy_clusters_dptw_cache_cpu_side -->
<g id="edge5" class="edge">
<title>board_processor_cores_core_mmu_dtb_walker_port&#45;&gt;board_cache_hierarchy_clusters_dptw_cache_cpu_side</title>
<path fill="none" stroke="black" d="M1108.01,-185.82C1104.33,-170.38 1096.4,-148.55 1080,-138 1058.41,-124.11 640.9,-141.59 618,-130 602.55,-122.18 590.68,-106.81 582.62,-93.21"/>
<polygon fill="black" stroke="black" points="585.53,-91.25 577.64,-84.19 579.41,-94.63 585.53,-91.25"/>
</g>
<!-- board_memory_mem_ctrl0_port -->
<g id="node6" class="node">
<title>board_memory_mem_ctrl0_port</title>
<path fill="#7f7c77" stroke="#000000" d="M495,-1366C495,-1366 465,-1366 465,-1366 459,-1366 453,-1360 453,-1354 453,-1354 453,-1342 453,-1342 453,-1336 459,-1330 465,-1330 465,-1330 495,-1330 495,-1330 501,-1330 507,-1336 507,-1342 507,-1342 507,-1354 507,-1354 507,-1360 501,-1366 495,-1366"/>
<text text-anchor="middle" x="480" y="-1344.3" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- board_cache_hierarchy_membus_mem_side_ports -->
<g id="node11" class="node">
<title>board_cache_hierarchy_membus_mem_side_ports</title>
<path fill="#586070" stroke="#000000" d="M348,-1214C348,-1214 254,-1214 254,-1214 248,-1214 242,-1208 242,-1202 242,-1202 242,-1190 242,-1190 242,-1184 248,-1178 254,-1178 254,-1178 348,-1178 348,-1178 354,-1178 360,-1184 360,-1190 360,-1190 360,-1202 360,-1202 360,-1208 354,-1214 348,-1214"/>
<text text-anchor="middle" x="301" y="-1192.3" font-family="Arial" font-size="14.00" fill="#000000">mem_side_ports</text>
</g>
<!-- board_memory_mem_ctrl0_port&#45;&gt;board_cache_hierarchy_membus_mem_side_ports -->
<g id="edge6" class="edge">
<title>board_memory_mem_ctrl0_port&#45;&gt;board_cache_hierarchy_membus_mem_side_ports</title>
<path fill="none" stroke="black" d="M451.9,-1323.19C448.24,-1320.1 444.53,-1316.97 441,-1314 398.57,-1278.32 348.73,-1236.75 321.44,-1214.01"/>
<polygon fill="black" stroke="black" points="449.88,-1326.06 459.78,-1329.85 454.4,-1320.72 449.88,-1326.06"/>
</g>
<!-- board_memory_mem_ctrl1_port -->
<g id="node7" class="node">
<title>board_memory_mem_ctrl1_port</title>
<path fill="#7f7c77" stroke="#000000" d="M402,-1366C402,-1366 372,-1366 372,-1366 366,-1366 360,-1360 360,-1354 360,-1354 360,-1342 360,-1342 360,-1336 366,-1330 372,-1330 372,-1330 402,-1330 402,-1330 408,-1330 414,-1336 414,-1342 414,-1342 414,-1354 414,-1354 414,-1360 408,-1366 402,-1366"/>
<text text-anchor="middle" x="387" y="-1344.3" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- board_memory_mem_ctrl1_port&#45;&gt;board_cache_hierarchy_membus_mem_side_ports -->
<g id="edge7" class="edge">
<title>board_memory_mem_ctrl1_port&#45;&gt;board_cache_hierarchy_membus_mem_side_ports</title>
<path fill="none" stroke="black" d="M372.06,-1320.94C354.45,-1290.23 325.71,-1240.11 310.75,-1214.01"/>
<polygon fill="black" stroke="black" points="369.12,-1322.86 377.13,-1329.79 375.2,-1319.38 369.12,-1322.86"/>
</g>
<!-- board_memory_mem_ctrl2_port -->
<g id="node8" class="node">
<title>board_memory_mem_ctrl2_port</title>
<path fill="#7f7c77" stroke="#000000" d="M316,-1366C316,-1366 286,-1366 286,-1366 280,-1366 274,-1360 274,-1354 274,-1354 274,-1342 274,-1342 274,-1336 280,-1330 286,-1330 286,-1330 316,-1330 316,-1330 322,-1330 328,-1336 328,-1342 328,-1342 328,-1354 328,-1354 328,-1360 322,-1366 316,-1366"/>
<text text-anchor="middle" x="301" y="-1344.3" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- board_memory_mem_ctrl2_port&#45;&gt;board_cache_hierarchy_membus_mem_side_ports -->
<g id="edge8" class="edge">
<title>board_memory_mem_ctrl2_port&#45;&gt;board_cache_hierarchy_membus_mem_side_ports</title>
<path fill="none" stroke="black" d="M301,-1319.73C301,-1288.94 301,-1239.77 301,-1214.01"/>
<polygon fill="black" stroke="black" points="297.5,-1319.79 301,-1329.79 304.5,-1319.79 297.5,-1319.79"/>
</g>
<!-- board_memory_mem_ctrl3_port -->
<g id="node9" class="node">
<title>board_memory_mem_ctrl3_port</title>
<path fill="#7f7c77" stroke="#000000" d="M231,-1366C231,-1366 201,-1366 201,-1366 195,-1366 189,-1360 189,-1354 189,-1354 189,-1342 189,-1342 189,-1336 195,-1330 201,-1330 201,-1330 231,-1330 231,-1330 237,-1330 243,-1336 243,-1342 243,-1342 243,-1354 243,-1354 243,-1360 237,-1366 231,-1366"/>
<text text-anchor="middle" x="216" y="-1344.3" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- board_memory_mem_ctrl3_port&#45;&gt;board_cache_hierarchy_membus_mem_side_ports -->
<g id="edge9" class="edge">
<title>board_memory_mem_ctrl3_port&#45;&gt;board_cache_hierarchy_membus_mem_side_ports</title>
<path fill="none" stroke="black" d="M230.77,-1320.94C248.17,-1290.23 276.57,-1240.11 291.36,-1214.01"/>
<polygon fill="black" stroke="black" points="227.64,-1319.37 225.75,-1329.79 233.73,-1322.82 227.64,-1319.37"/>
</g>
<!-- board_cache_hierarchy_l4_cache_mem_side -->
<g id="node31" class="node">
<title>board_cache_hierarchy_l4_cache_mem_side</title>
<path fill="#7f7c77" stroke="#000000" d="M452,-1084C452,-1084 396,-1084 396,-1084 390,-1084 384,-1078 384,-1072 384,-1072 384,-1060 384,-1060 384,-1054 390,-1048 396,-1048 396,-1048 452,-1048 452,-1048 458,-1048 464,-1054 464,-1060 464,-1060 464,-1072 464,-1072 464,-1078 458,-1084 452,-1084"/>
<text text-anchor="middle" x="424" y="-1062.3" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- board_cache_hierarchy_membus_cpu_side_ports&#45;&gt;board_cache_hierarchy_l4_cache_mem_side -->
<g id="edge10" class="edge">
<title>board_cache_hierarchy_membus_cpu_side_ports&#45;&gt;board_cache_hierarchy_l4_cache_mem_side</title>
<path fill="none" stroke="black" d="M212.95,-1173.36C262.95,-1148.16 344.5,-1107.06 390.21,-1084.03"/>
<polygon fill="black" stroke="black" points="211.35,-1170.24 203.99,-1177.87 214.5,-1176.5 211.35,-1170.24"/>
</g>
<!-- board_cache_hierarchy_membus_default -->
<g id="node12" class="node">
<title>board_cache_hierarchy_membus_default</title>
<path fill="#586070" stroke="#000000" d="M85.5,-1214C85.5,-1214 52.5,-1214 52.5,-1214 46.5,-1214 40.5,-1208 40.5,-1202 40.5,-1202 40.5,-1190 40.5,-1190 40.5,-1184 46.5,-1178 52.5,-1178 52.5,-1178 85.5,-1178 85.5,-1178 91.5,-1178 97.5,-1184 97.5,-1190 97.5,-1190 97.5,-1202 97.5,-1202 97.5,-1208 91.5,-1214 85.5,-1214"/>
<text text-anchor="middle" x="69" y="-1192.3" font-family="Arial" font-size="14.00" fill="#000000">default</text>
</g>
<!-- board_cache_hierarchy_membus_badaddr_responder_pio -->
<g id="node13" class="node">
<title>board_cache_hierarchy_membus_badaddr_responder_pio</title>
<path fill="#9f8575" stroke="#000000" d="M90,-1084C90,-1084 60,-1084 60,-1084 54,-1084 48,-1078 48,-1072 48,-1072 48,-1060 48,-1060 48,-1054 54,-1048 60,-1048 60,-1048 90,-1048 90,-1048 96,-1048 102,-1054 102,-1060 102,-1060 102,-1072 102,-1072 102,-1078 96,-1084 90,-1084"/>
<text text-anchor="middle" x="75" y="-1062.3" font-family="Arial" font-size="14.00" fill="#000000">pio</text>
</g>
<!-- board_cache_hierarchy_membus_default&#45;&gt;board_cache_hierarchy_membus_badaddr_responder_pio -->
<g id="edge11" class="edge">
<title>board_cache_hierarchy_membus_default&#45;&gt;board_cache_hierarchy_membus_badaddr_responder_pio</title>
<path fill="none" stroke="black" d="M69.81,-1177.74C70.81,-1156.36 72.53,-1119.69 73.71,-1094.44"/>
<polygon fill="black" stroke="black" points="77.21,-1094.55 74.18,-1084.4 70.22,-1094.22 77.21,-1094.55"/>
</g>
<!-- board_cache_hierarchy_l3_bus_cpu_side_ports -->
<g id="node14" class="node">
<title>board_cache_hierarchy_l3_bus_cpu_side_ports</title>
<path fill="#586070" stroke="#000000" d="M389,-694C389,-694 305,-694 305,-694 299,-694 293,-688 293,-682 293,-682 293,-670 293,-670 293,-664 299,-658 305,-658 305,-658 389,-658 389,-658 395,-658 401,-664 401,-670 401,-670 401,-682 401,-682 401,-688 395,-694 389,-694"/>
<text text-anchor="middle" x="347" y="-672.3" font-family="Arial" font-size="14.00" fill="#000000">cpu_side_ports</text>
</g>
<!-- board_cache_hierarchy_clusters_l2cache_mem_side -->
<g id="node21" class="node">
<title>board_cache_hierarchy_clusters_l2cache_mem_side</title>
<path fill="#6a6863" stroke="#000000" d="M311,-550C311,-550 255,-550 255,-550 249,-550 243,-544 243,-538 243,-538 243,-526 243,-526 243,-520 249,-514 255,-514 255,-514 311,-514 311,-514 317,-514 323,-520 323,-526 323,-526 323,-538 323,-538 323,-544 317,-550 311,-550"/>
<text text-anchor="middle" x="283" y="-528.3" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- board_cache_hierarchy_l3_bus_cpu_side_ports&#45;&gt;board_cache_hierarchy_clusters_l2cache_mem_side -->
<g id="edge12" class="edge">
<title>board_cache_hierarchy_l3_bus_cpu_side_ports&#45;&gt;board_cache_hierarchy_clusters_l2cache_mem_side</title>
<path fill="none" stroke="black" d="M335.03,-648.44C322.06,-619.67 301.77,-574.64 290.75,-550.19"/>
<polygon fill="black" stroke="black" points="331.98,-650.19 339.28,-657.87 338.36,-647.32 331.98,-650.19"/>
</g>
<!-- board_cache_hierarchy_l3_bus_mem_side_ports -->
<g id="node15" class="node">
<title>board_cache_hierarchy_l3_bus_mem_side_ports</title>
<path fill="#586070" stroke="#000000" d="M263,-694C263,-694 169,-694 169,-694 163,-694 157,-688 157,-682 157,-682 157,-670 157,-670 157,-664 163,-658 169,-658 169,-658 263,-658 263,-658 269,-658 275,-664 275,-670 275,-670 275,-682 275,-682 275,-688 269,-694 263,-694"/>
<text text-anchor="middle" x="216" y="-672.3" font-family="Arial" font-size="14.00" fill="#000000">mem_side_ports</text>
</g>
<!-- board_cache_hierarchy_clusters_l1dcache_mem_side -->
<g id="node17" class="node">
<title>board_cache_hierarchy_clusters_l1dcache_mem_side</title>
<path fill="#6a6863" stroke="#000000" d="M116,-84C116,-84 60,-84 60,-84 54,-84 48,-78 48,-72 48,-72 48,-60 48,-60 48,-54 54,-48 60,-48 60,-48 116,-48 116,-48 122,-48 128,-54 128,-60 128,-60 128,-72 128,-72 128,-78 122,-84 116,-84"/>
<text text-anchor="middle" x="88" y="-62.3" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- board_cache_hierarchy_clusters_l1icache_mem_side -->
<g id="node19" class="node">
<title>board_cache_hierarchy_clusters_l1icache_mem_side</title>
<path fill="#6a6863" stroke="#000000" d="M310,-84C310,-84 254,-84 254,-84 248,-84 242,-78 242,-72 242,-72 242,-60 242,-60 242,-54 248,-48 254,-48 254,-48 310,-48 310,-48 316,-48 322,-54 322,-60 322,-60 322,-72 322,-72 322,-78 316,-84 310,-84"/>
<text text-anchor="middle" x="282" y="-62.3" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- board_cache_hierarchy_clusters_l2cache_cpu_side -->
<g id="node20" class="node">
<title>board_cache_hierarchy_clusters_l2cache_cpu_side</title>
<path fill="#6a6863" stroke="#000000" d="M400.5,-550C400.5,-550 353.5,-550 353.5,-550 347.5,-550 341.5,-544 341.5,-538 341.5,-538 341.5,-526 341.5,-526 341.5,-520 347.5,-514 353.5,-514 353.5,-514 400.5,-514 400.5,-514 406.5,-514 412.5,-520 412.5,-526 412.5,-526 412.5,-538 412.5,-538 412.5,-544 406.5,-550 400.5,-550"/>
<text text-anchor="middle" x="377" y="-528.3" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- board_cache_hierarchy_clusters_l2_xbar_mem_side_ports -->
<g id="node23" class="node">
<title>board_cache_hierarchy_clusters_l2_xbar_mem_side_ports</title>
<path fill="#586070" stroke="#000000" d="M392,-222C392,-222 298,-222 298,-222 292,-222 286,-216 286,-210 286,-210 286,-198 286,-198 286,-192 292,-186 298,-186 298,-186 392,-186 392,-186 398,-186 404,-192 404,-198 404,-198 404,-210 404,-210 404,-216 398,-222 392,-222"/>
<text text-anchor="middle" x="345" y="-200.3" font-family="Arial" font-size="14.00" fill="#000000">mem_side_ports</text>
</g>
<!-- board_cache_hierarchy_clusters_l2cache_cpu_side&#45;&gt;board_cache_hierarchy_clusters_l2_xbar_mem_side_ports -->
<g id="edge13" class="edge">
<title>board_cache_hierarchy_clusters_l2cache_cpu_side&#45;&gt;board_cache_hierarchy_clusters_l2_xbar_mem_side_ports</title>
<path fill="none" stroke="black" d="M374.32,-503.65C367.92,-438.53 351.94,-275.73 346.7,-222.29"/>
<polygon fill="black" stroke="black" points="370.86,-504.32 375.32,-513.93 377.83,-503.64 370.86,-504.32"/>
</g>
<!-- board_cache_hierarchy_clusters_l2_xbar_cpu_side_ports -->
<g id="node22" class="node">
<title>board_cache_hierarchy_clusters_l2_xbar_cpu_side_ports</title>
<path fill="#586070" stroke="#000000" d="M518,-222C518,-222 434,-222 434,-222 428,-222 422,-216 422,-210 422,-210 422,-198 422,-198 422,-192 428,-186 434,-186 434,-186 518,-186 518,-186 524,-186 530,-192 530,-198 530,-198 530,-210 530,-210 530,-216 524,-222 518,-222"/>
<text text-anchor="middle" x="476" y="-200.3" font-family="Arial" font-size="14.00" fill="#000000">cpu_side_ports</text>
</g>
<!-- board_cache_hierarchy_clusters_l2_xbar_cpu_side_ports&#45;&gt;board_cache_hierarchy_clusters_l1dcache_mem_side -->
<g id="edge14" class="edge">
<title>board_cache_hierarchy_clusters_l2_xbar_cpu_side_ports&#45;&gt;board_cache_hierarchy_clusters_l1dcache_mem_side</title>
<path fill="none" stroke="black" d="M459.14,-177.66C447.95,-163.19 431.87,-146.32 413,-138 385.03,-125.67 165.33,-143.69 138,-130 118.65,-120.3 104.4,-99.25 96.17,-84.15"/>
<polygon fill="black" stroke="black" points="456.4,-179.84 465.15,-185.82 462.04,-175.69 456.4,-179.84"/>
</g>
<!-- board_cache_hierarchy_clusters_l2_xbar_cpu_side_ports&#45;&gt;board_cache_hierarchy_clusters_l1icache_mem_side -->
<g id="edge15" class="edge">
<title>board_cache_hierarchy_clusters_l2_xbar_cpu_side_ports&#45;&gt;board_cache_hierarchy_clusters_l1icache_mem_side</title>
<path fill="none" stroke="black" d="M458.71,-177.85C447.46,-163.61 431.46,-146.91 413,-138 380.42,-122.27 363.76,-147.32 332,-130 313.12,-119.71 298.86,-99 290.5,-84.13"/>
<polygon fill="black" stroke="black" points="455.96,-180 464.78,-185.87 461.54,-175.78 455.96,-180"/>
</g>
<!-- board_cache_hierarchy_clusters_iptw_cache_mem_side -->
<g id="node25" class="node">
<title>board_cache_hierarchy_clusters_iptw_cache_mem_side</title>
<path fill="#6a6863" stroke="#000000" d="M698,-84C698,-84 642,-84 642,-84 636,-84 630,-78 630,-72 630,-72 630,-60 630,-60 630,-54 636,-48 642,-48 642,-48 698,-48 698,-48 704,-48 710,-54 710,-60 710,-60 710,-72 710,-72 710,-78 704,-84 698,-84"/>
<text text-anchor="middle" x="670" y="-62.3" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- board_cache_hierarchy_clusters_l2_xbar_cpu_side_ports&#45;&gt;board_cache_hierarchy_clusters_iptw_cache_mem_side -->
<g id="edge16" class="edge">
<title>board_cache_hierarchy_clusters_l2_xbar_cpu_side_ports&#45;&gt;board_cache_hierarchy_clusters_iptw_cache_mem_side</title>
<path fill="none" stroke="black" d="M529.29,-181.84C557.33,-169.22 591.33,-151.47 618,-130 634.35,-116.84 649.17,-97.84 658.77,-84.15"/>
<polygon fill="black" stroke="black" points="527.77,-178.69 520.03,-185.92 530.59,-185.09 527.77,-178.69"/>
</g>
<!-- board_cache_hierarchy_clusters_dptw_cache_mem_side -->
<g id="node27" class="node">
<title>board_cache_hierarchy_clusters_dptw_cache_mem_side</title>
<path fill="#6a6863" stroke="#000000" d="M504,-84C504,-84 448,-84 448,-84 442,-84 436,-78 436,-72 436,-72 436,-60 436,-60 436,-54 442,-48 448,-48 448,-48 504,-48 504,-48 510,-48 516,-54 516,-60 516,-60 516,-72 516,-72 516,-78 510,-84 504,-84"/>
<text text-anchor="middle" x="476" y="-62.3" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- board_cache_hierarchy_clusters_l2_xbar_cpu_side_ports&#45;&gt;board_cache_hierarchy_clusters_dptw_cache_mem_side -->
<g id="edge17" class="edge">
<title>board_cache_hierarchy_clusters_l2_xbar_cpu_side_ports&#45;&gt;board_cache_hierarchy_clusters_dptw_cache_mem_side</title>
<path fill="none" stroke="black" d="M476,-175.69C476,-148.35 476,-107.11 476,-84.08"/>
<polygon fill="black" stroke="black" points="472.5,-175.78 476,-185.78 479.5,-175.78 472.5,-175.78"/>
</g>
<!-- board_cache_hierarchy_l3_cache_cpu_side -->
<g id="node28" class="node">
<title>board_cache_hierarchy_l3_cache_cpu_side</title>
<path fill="#7f7c77" stroke="#000000" d="M272.5,-824C272.5,-824 225.5,-824 225.5,-824 219.5,-824 213.5,-818 213.5,-812 213.5,-812 213.5,-800 213.5,-800 213.5,-794 219.5,-788 225.5,-788 225.5,-788 272.5,-788 272.5,-788 278.5,-788 284.5,-794 284.5,-800 284.5,-800 284.5,-812 284.5,-812 284.5,-818 278.5,-824 272.5,-824"/>
<text text-anchor="middle" x="249" y="-802.3" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- board_cache_hierarchy_l3_cache_cpu_side&#45;&gt;board_cache_hierarchy_l3_bus_mem_side_ports -->
<g id="edge18" class="edge">
<title>board_cache_hierarchy_l3_cache_cpu_side&#45;&gt;board_cache_hierarchy_l3_bus_mem_side_ports</title>
<path fill="none" stroke="black" d="M241.97,-777.72C235.47,-752.52 226.01,-715.84 220.49,-694.4"/>
<polygon fill="black" stroke="black" points="238.66,-778.93 244.55,-787.74 245.44,-777.18 238.66,-778.93"/>
</g>
<!-- board_cache_hierarchy_l3_cache_mem_side -->
<g id="node29" class="node">
<title>board_cache_hierarchy_l3_cache_mem_side</title>
<path fill="#7f7c77" stroke="#000000" d="M183,-824C183,-824 127,-824 127,-824 121,-824 115,-818 115,-812 115,-812 115,-800 115,-800 115,-794 121,-788 127,-788 127,-788 183,-788 183,-788 189,-788 195,-794 195,-800 195,-800 195,-812 195,-812 195,-818 189,-824 183,-824"/>
<text text-anchor="middle" x="155" y="-802.3" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- board_cache_hierarchy_l4_cache_cpu_side -->
<g id="node30" class="node">
<title>board_cache_hierarchy_l4_cache_cpu_side</title>
<path fill="#7f7c77" stroke="#000000" d="M541.5,-1084C541.5,-1084 494.5,-1084 494.5,-1084 488.5,-1084 482.5,-1078 482.5,-1072 482.5,-1072 482.5,-1060 482.5,-1060 482.5,-1054 488.5,-1048 494.5,-1048 494.5,-1048 541.5,-1048 541.5,-1048 547.5,-1048 553.5,-1054 553.5,-1060 553.5,-1060 553.5,-1072 553.5,-1072 553.5,-1078 547.5,-1084 541.5,-1084"/>
<text text-anchor="middle" x="518" y="-1062.3" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- board_cache_hierarchy_l4_bus_mem_side_ports -->
<g id="node33" class="node">
<title>board_cache_hierarchy_l4_bus_mem_side_ports</title>
<path fill="#586070" stroke="#000000" d="M355,-954C355,-954 261,-954 261,-954 255,-954 249,-948 249,-942 249,-942 249,-930 249,-930 249,-924 255,-918 261,-918 261,-918 355,-918 355,-918 361,-918 367,-924 367,-930 367,-930 367,-942 367,-942 367,-948 361,-954 355,-954"/>
<text text-anchor="middle" x="308" y="-932.3" font-family="Arial" font-size="14.00" fill="#000000">mem_side_ports</text>
</g>
<!-- board_cache_hierarchy_l4_cache_cpu_side&#45;&gt;board_cache_hierarchy_l4_bus_mem_side_ports -->
<g id="edge19" class="edge">
<title>board_cache_hierarchy_l4_cache_cpu_side&#45;&gt;board_cache_hierarchy_l4_bus_mem_side_ports</title>
<path fill="none" stroke="black" d="M489.03,-1041.74C483.87,-1038.19 478.41,-1034.79 473,-1032 432.64,-1011.21 415.1,-1023.06 376,-1000 355.21,-987.73 335.44,-968.21 322.63,-954.15"/>
<polygon fill="black" stroke="black" points="487.22,-1044.75 497.38,-1047.77 491.33,-1039.08 487.22,-1044.75"/>
</g>
<!-- board_cache_hierarchy_l4_bus_cpu_side_ports -->
<g id="node32" class="node">
<title>board_cache_hierarchy_l4_bus_cpu_side_ports</title>
<path fill="#586070" stroke="#000000" d="M481,-954C481,-954 397,-954 397,-954 391,-954 385,-948 385,-942 385,-942 385,-930 385,-930 385,-924 391,-918 397,-918 397,-918 481,-918 481,-918 487,-918 493,-924 493,-930 493,-930 493,-942 493,-942 493,-948 487,-954 481,-954"/>
<text text-anchor="middle" x="439" y="-932.3" font-family="Arial" font-size="14.00" fill="#000000">cpu_side_ports</text>
</g>
<!-- board_cache_hierarchy_l4_bus_cpu_side_ports&#45;&gt;board_cache_hierarchy_l3_cache_mem_side -->
<g id="edge20" class="edge">
<title>board_cache_hierarchy_l4_bus_cpu_side_ports&#45;&gt;board_cache_hierarchy_l3_cache_mem_side</title>
<path fill="none" stroke="black" d="M389.09,-914.42C384.69,-912.84 380.28,-911.34 376,-910 301.52,-886.65 270.93,-911.78 205,-870 187.07,-858.64 172.81,-838.56 164.17,-824.12"/>
<polygon fill="black" stroke="black" points="388.06,-917.77 398.65,-917.97 390.49,-911.21 388.06,-917.77"/>
</g>
</g>
</svg>
