<dec f='llvm/llvm/include/llvm/CodeGen/FunctionLoweringInfo.h' l='202' type='unsigned int llvm::FunctionLoweringInfo::CreateReg(llvm::MVT VT, bool isDivergent = false)'/>
<def f='llvm/llvm/lib/CodeGen/SelectionDAG/FunctionLoweringInfo.cpp' l='349' ll='352' type='unsigned int llvm::FunctionLoweringInfo::CreateReg(llvm::MVT VT, bool isDivergent = false)'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/FunctionLoweringInfo.cpp' l='374' u='c' c='_ZN4llvm20FunctionLoweringInfo10CreateRegsEPNS_4TypeEb'/>
<doc f='llvm/llvm/lib/CodeGen/SelectionDAG/FunctionLoweringInfo.cpp' l='348'>/// CreateReg - Allocate a single virtual register for the given type.</doc>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/SelectionDAGBuilder.cpp' l='2448' u='c' c='_ZN4llvm19SelectionDAGBuilder20visitJumpTableHeaderERNS_8SwitchCG9JumpTableERNS1_15JumpTableHeaderEPNS_17MachineBasicBlockE'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/SelectionDAGBuilder.cpp' l='2666' u='c' c='_ZN4llvm19SelectionDAGBuilder18visitBitTestHeaderERNS_8SwitchCG12BitTestBlockEPNS_17MachineBasicBlockE'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonISelDAGToDAG.cpp' l='1271' u='c' c='_ZN4llvm19HexagonDAGToDAGISel21EmitFunctionEntryCodeEv'/>
