RADIX hex
CDEBUG 0
DEBUGVARS {vec INOUT transactor_vec 0 p IN transactor_p 0 r IN transactor_r 0 }
WAVELIST {{DUT vec:rsc(0)(0) vec_rsc_0_0_q {scverify_top rtl vec_rsc_0_0_q} {}} {DUT vec:rsc(0)(0) vec_rsc_0_0_radr {scverify_top rtl vec_rsc_0_0_radr} {}} {DUT vec:rsc(0)(0) vec_rsc_0_0_we {scverify_top rtl vec_rsc_0_0_we} {}} {DUT vec:rsc(0)(0) vec_rsc_0_0_d {scverify_top rtl vec_rsc_0_0_d} {}} {DUT vec:rsc(0)(0) vec_rsc_0_0_wadr {scverify_top rtl vec_rsc_0_0_wadr} {}} {DUT vec:rsc(0)(1) vec_rsc_0_1_q {scverify_top rtl vec_rsc_0_1_q} {}} {DUT vec:rsc(0)(1) vec_rsc_0_1_radr {scverify_top rtl vec_rsc_0_1_radr} {}} {DUT vec:rsc(0)(1) vec_rsc_0_1_we {scverify_top rtl vec_rsc_0_1_we} {}} {DUT vec:rsc(0)(1) vec_rsc_0_1_d {scverify_top rtl vec_rsc_0_1_d} {}} {DUT vec:rsc(0)(1) vec_rsc_0_1_wadr {scverify_top rtl vec_rsc_0_1_wadr} {}} {DUT vec:rsc(0)(2) vec_rsc_0_2_q {scverify_top rtl vec_rsc_0_2_q} {}} {DUT vec:rsc(0)(2) vec_rsc_0_2_radr {scverify_top rtl vec_rsc_0_2_radr} {}} {DUT vec:rsc(0)(2) vec_rsc_0_2_we {scverify_top rtl vec_rsc_0_2_we} {}} {DUT vec:rsc(0)(2) vec_rsc_0_2_d {scverify_top rtl vec_rsc_0_2_d} {}} {DUT vec:rsc(0)(2) vec_rsc_0_2_wadr {scverify_top rtl vec_rsc_0_2_wadr} {}} {DUT vec:rsc(0)(3) vec_rsc_0_3_q {scverify_top rtl vec_rsc_0_3_q} {}} {DUT vec:rsc(0)(3) vec_rsc_0_3_radr {scverify_top rtl vec_rsc_0_3_radr} {}} {DUT vec:rsc(0)(3) vec_rsc_0_3_we {scverify_top rtl vec_rsc_0_3_we} {}} {DUT vec:rsc(0)(3) vec_rsc_0_3_d {scverify_top rtl vec_rsc_0_3_d} {}} {DUT vec:rsc(0)(3) vec_rsc_0_3_wadr {scverify_top rtl vec_rsc_0_3_wadr} {}} {DUT vec:rsc(0)(4) vec_rsc_0_4_q {scverify_top rtl vec_rsc_0_4_q} {}} {DUT vec:rsc(0)(4) vec_rsc_0_4_radr {scverify_top rtl vec_rsc_0_4_radr} {}} {DUT vec:rsc(0)(4) vec_rsc_0_4_we {scverify_top rtl vec_rsc_0_4_we} {}} {DUT vec:rsc(0)(4) vec_rsc_0_4_d {scverify_top rtl vec_rsc_0_4_d} {}} {DUT vec:rsc(0)(4) vec_rsc_0_4_wadr {scverify_top rtl vec_rsc_0_4_wadr} {}} {DUT vec:rsc(0)(5) vec_rsc_0_5_q {scverify_top rtl vec_rsc_0_5_q} {}} {DUT vec:rsc(0)(5) vec_rsc_0_5_radr {scverify_top rtl vec_rsc_0_5_radr} {}} {DUT vec:rsc(0)(5) vec_rsc_0_5_we {scverify_top rtl vec_rsc_0_5_we} {}} {DUT vec:rsc(0)(5) vec_rsc_0_5_d {scverify_top rtl vec_rsc_0_5_d} {}} {DUT vec:rsc(0)(5) vec_rsc_0_5_wadr {scverify_top rtl vec_rsc_0_5_wadr} {}} {DUT vec:rsc(0)(6) vec_rsc_0_6_q {scverify_top rtl vec_rsc_0_6_q} {}} {DUT vec:rsc(0)(6) vec_rsc_0_6_radr {scverify_top rtl vec_rsc_0_6_radr} {}} {DUT vec:rsc(0)(6) vec_rsc_0_6_we {scverify_top rtl vec_rsc_0_6_we} {}} {DUT vec:rsc(0)(6) vec_rsc_0_6_d {scverify_top rtl vec_rsc_0_6_d} {}} {DUT vec:rsc(0)(6) vec_rsc_0_6_wadr {scverify_top rtl vec_rsc_0_6_wadr} {}} {DUT vec:rsc(0)(7) vec_rsc_0_7_q {scverify_top rtl vec_rsc_0_7_q} {}} {DUT vec:rsc(0)(7) vec_rsc_0_7_radr {scverify_top rtl vec_rsc_0_7_radr} {}} {DUT vec:rsc(0)(7) vec_rsc_0_7_we {scverify_top rtl vec_rsc_0_7_we} {}} {DUT vec:rsc(0)(7) vec_rsc_0_7_d {scverify_top rtl vec_rsc_0_7_d} {}} {DUT vec:rsc(0)(7) vec_rsc_0_7_wadr {scverify_top rtl vec_rsc_0_7_wadr} {}} {DUT p:rsc p_rsc_dat {scverify_top rtl p_rsc_dat} {}} {DUT r:rsc r_rsc_dat {scverify_top rtl r_rsc_dat} {}} {DUT {} vec_rsc_triosy_0_0_lz {scverify_top rtl vec_rsc_triosy_0_0_lz} {}} {DUT {} vec_rsc_triosy_0_1_lz {scverify_top rtl vec_rsc_triosy_0_1_lz} {}} {DUT {} vec_rsc_triosy_0_2_lz {scverify_top rtl vec_rsc_triosy_0_2_lz} {}} {DUT {} vec_rsc_triosy_0_3_lz {scverify_top rtl vec_rsc_triosy_0_3_lz} {}} {DUT {} vec_rsc_triosy_0_4_lz {scverify_top rtl vec_rsc_triosy_0_4_lz} {}} {DUT {} vec_rsc_triosy_0_5_lz {scverify_top rtl vec_rsc_triosy_0_5_lz} {}} {DUT {} vec_rsc_triosy_0_6_lz {scverify_top rtl vec_rsc_triosy_0_6_lz} {}} {DUT {} vec_rsc_triosy_0_7_lz {scverify_top rtl vec_rsc_triosy_0_7_lz} {}} {DUT {} p_rsc_triosy_lz {scverify_top rtl p_rsc_triosy_lz} {}} {DUT {} r_rsc_triosy_lz {scverify_top rtl r_rsc_triosy_lz} {}} {OutputCompare vec vec-TRANS# {scverify_top user_tb vec_comp _compare_cnt_sig} blue} {OutputCompare vec vec-GOLDEN {scverify_top user_tb vec_comp _golden_sig} {}} {OutputCompare vec vec-DUT {scverify_top user_tb vec_comp _dut_sig} {}} {OutputCompare vec vec-ERR# {scverify_top user_tb vec_comp _error_cnt_sig} red} {Sync_Signals testbench clk {scverify_top rtl clk} {}} {Sync_Signals testbench Master_rst {scverify_top rst} {}} {Sync_Signals testbench cpp_testbench_active {scverify_top user_tb cpp_testbench_active} {}} {Sync_Signals testbench rst {scverify_top rtl rst} {}} {Active_Processes {} deadlock {scverify_top deadlocked} {}} }
