# Format: clock  timeReq  slackR/slackF  holdR/holdF  instName/pinName   # cycle(s)
@(R)->ALU_CLK(R)	0.053    0.048/*         0.050/*         U0_ALU/\ALU_OUT_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.761    0.053/*         0.062/*         U1_RST_SYNC/\sync_reg_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.777    0.058/*         0.061/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[0][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.743    0.060/*         0.062/*         U0_RegFile/RdData_VLD_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.666    0.062/*         0.045/*         U1_ClkDiv/odd_edge_tog_reg/SI    1
UART_TX_CLK(R)->UART_TX_CLK(R)	0.701    0.085/*         0.052/*         U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[3][1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.743    0.085/*         0.054/*         U0_UART_FIFO/u_r2w_sync/\sync_reg_reg[0][0] /D    1
UART_TX_CLK(R)->UART_TX_CLK(R)	0.703    0.086/*         0.052/*         U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[2][1] /D    1
UART_TX_CLK(R)->UART_TX_CLK(R)	0.703    0.086/*         0.052/*         U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[0][1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.766    0.087/*         0.063/*         U0_UART_FIFO/u_fifo_wr/\gray_w_ptr_reg[0] /SI    1
UART_TX_CLK(R)->UART_TX_CLK(R)	0.702    0.087/*         0.052/*         U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[1][1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.793    0.089/*         0.048/*         U0_RegFile/\regArr_reg[1][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.742    0.090/*         0.054/*         U0_UART_FIFO/u_r2w_sync/\sync_reg_reg[1][0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.772    0.090/*         0.062/*         U0_RegFile/\RdData_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.742    0.092/*         0.054/*         U0_UART_FIFO/u_r2w_sync/\sync_reg_reg[3][0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.742    0.092/*         0.054/*         U0_UART_FIFO/u_r2w_sync/\sync_reg_reg[2][0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.777    0.092/*         0.061/*         U0_SYS_CTRL/\ALU_OUT_REG_reg[5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.770    0.093/*         0.061/*         U0_RegFile/\regArr_reg[9][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.775    0.094/*         0.061/*         U0_RegFile/\RdData_reg[5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.759    0.098/*         0.063/*         U0_ref_sync/enable_flop_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.767    0.101/*         0.061/*         U0_RegFile/\regArr_reg[10][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.765    0.101/*         0.061/*         U0_UART_FIFO/u_fifo_wr/\w_ptr_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.774    0.102/*         0.064/*         U0_SYS_CTRL/\ALU_OUT_REG_reg[9] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.663    0.104/*         0.046/*         U0_ClkDiv/odd_edge_tog_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.765    0.105/*         0.061/*         U0_RegFile/\regArr_reg[9][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.744    0.107/*         0.052/*         U0_UART_FIFO/u_r2w_sync/\sync_reg_reg[2][1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.704    0.107/*         0.059/*         U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[3][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.744    0.108/*         0.052/*         U0_UART_FIFO/u_r2w_sync/\sync_reg_reg[0][1] /D    1
UART_TX_CLK(R)->UART_TX_CLK(R)	0.696    0.108/*         0.054/*         U0_PULSE_GEN/pls_flop_reg/D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.744    0.108/*         0.052/*         U0_UART_FIFO/u_r2w_sync/\sync_reg_reg[1][1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.744    0.108/*         0.052/*         U0_UART_FIFO/u_r2w_sync/\sync_reg_reg[3][1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.706    0.109/*         0.060/*         U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[2][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.706    0.109/*         0.060/*         U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[0][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.697    0.109/*         0.062/*         U0_UART/U0_UART_RX/U0_edge_bit_counter/\edge_count_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.706    0.110/*         0.060/*         U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[1][1] /SI    1
UART_CLK(R)->UART_CLK(R)	0.652    0.110/*         0.052/*         U0_RST_SYNC/\sync_reg_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.767    0.114/*         0.056/*         U1_RST_SYNC/\sync_reg_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.737    0.115/*         0.059/*         U0_UART_FIFO/u_r2w_sync/\sync_reg_reg[2][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.737    0.115/*         0.059/*         U0_UART_FIFO/u_r2w_sync/\sync_reg_reg[0][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.737    0.115/*         0.059/*         U0_UART_FIFO/u_r2w_sync/\sync_reg_reg[1][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.737    0.115/*         0.059/*         U0_UART_FIFO/u_r2w_sync/\sync_reg_reg[3][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.706    0.115/*         0.060/*         U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[1][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.705    0.116/*         0.060/*         U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[2][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.766    0.116/*         0.056/*         U0_ref_sync/\sync_reg_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.651    0.118/*         0.059/*         U0_RST_SYNC/\sync_reg_reg[1] /SI    1
ALU_CLK(R)->ALU_CLK(R)	0.044    0.118/*         0.060/*         U0_ALU/\ALU_OUT_reg[12] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.760    0.119/*         0.048/*         U0_RegFile/\regArr_reg[1][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.760    0.119/*         0.061/*         U0_RegFile/\regArr_reg[12][1] /SI    1
ALU_CLK(R)->ALU_CLK(R)	0.036    0.120/*         0.066/*         U0_ALU/\ALU_OUT_reg[1] /SI    1
ALU_CLK(R)->ALU_CLK(R)	0.044    0.120/*         0.060/*         U0_ALU/\ALU_OUT_reg[13] /SI    1
ALU_CLK(R)->ALU_CLK(R)	0.044    0.120/*         0.060/*         U0_ALU/\ALU_OUT_reg[14] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.769    0.120/*         0.061/*         U0_RegFile/\regArr_reg[11][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.705    0.121/*         0.060/*         U0_UART/U0_UART_TX/U0_Serializer/\DATA_V_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.707    0.121/*         0.061/*         U0_UART/U0_UART_TX/U0_Serializer/\DATA_V_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.707    0.121/*         0.060/*         U0_UART/U0_UART_TX/U0_Serializer/\DATA_V_reg[4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.704    0.121/*         0.060/*         U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[3][0] /SI    1
ALU_CLK(R)->ALU_CLK(R)	0.044    0.121/*         0.060/*         U0_ALU/\ALU_OUT_reg[11] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.757    0.122/*         0.061/*         U0_RegFile/\regArr_reg[4][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.707    0.122/*         0.061/*         U0_UART/U0_UART_TX/U0_parity_calc/\DATA_V_reg[2] /SI    1
ALU_CLK(R)->ALU_CLK(R)	0.044    0.122/*         0.060/*         U0_ALU/\ALU_OUT_reg[9] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.760    0.122/*         0.063/*         U1_RST_SYNC/\sync_reg_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.706    0.122/*         0.061/*         U0_UART/U0_UART_TX/U0_Serializer/\DATA_V_reg[7] /SI    1
ALU_CLK(R)->ALU_CLK(R)	0.044    0.122/*         0.060/*         U0_ALU/\ALU_OUT_reg[15] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.777    0.123/*         0.061/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[2][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.769    0.123/*         0.052/*         U0_ref_sync/\sync_bus_reg[5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.769    0.123/*         0.052/*         U0_ref_sync/\sync_bus_reg[4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.777    0.123/*         0.061/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[3][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.704    0.123/*         0.061/*         U0_UART_FIFO/u_fifo_rd/\gray_rd_ptr_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.777    0.123/*         0.061/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[0][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.771    0.124/*         0.052/*         U0_ref_sync/\sync_bus_reg[7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.763    0.124/*         0.060/*         U0_RegFile/\regArr_reg[14][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.707    0.124/*         0.061/*         U0_UART/U0_UART_TX/U0_parity_calc/\DATA_V_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.759    0.124/*         0.063/*         U0_ref_sync/\sync_reg_reg[1] /SI    1
ALU_CLK(R)->ALU_CLK(R)	0.043    0.124/*         0.060/*         U0_ALU/\ALU_OUT_reg[6] /SI    1
ALU_CLK(R)->ALU_CLK(R)	0.043    0.124/*         0.060/*         U0_ALU/\ALU_OUT_reg[4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.707    0.124/*         0.061/*         U0_UART/U0_UART_TX/U0_Serializer/\DATA_V_reg[3] /SI    1
ALU_CLK(R)->ALU_CLK(R)	0.043    0.124/*         0.060/*         U0_ALU/\ALU_OUT_reg[5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.771    0.124/*         0.052/*         U0_ref_sync/\sync_bus_reg[6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.699    0.125/*         0.061/*         U0_UART/U0_UART_RX/U0_data_sampling/sampled_bit_reg/SI    1
ALU_CLK(R)->ALU_CLK(R)	0.043    0.125/*         0.060/*         U0_ALU/\ALU_OUT_reg[7] /SI    1
ALU_CLK(R)->ALU_CLK(R)	0.043    0.125/*         0.060/*         U0_ALU/\ALU_OUT_reg[10] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.775    0.125/*         0.061/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[1][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.758    0.126/*         0.061/*         U0_RegFile/\regArr_reg[8][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.769    0.126/*         0.052/*         U0_ref_sync/\sync_bus_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.706    0.126/*         0.061/*         U0_UART/U0_UART_TX/U0_Serializer/\DATA_V_reg[6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.736    0.126/*         0.060/*         U0_UART_FIFO/u_r2w_sync/\sync_reg_reg[1][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.705    0.127/*         0.061/*         U0_UART/U0_UART_TX/U0_parity_calc/\DATA_V_reg[6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.775    0.127/*         0.062/*         U0_SYS_CTRL/\ALU_OUT_REG_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.769    0.127/*         0.052/*         U0_ref_sync/\sync_bus_reg[2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.736    0.127/*         0.060/*         U0_SYS_CTRL/\ALU_OUT_REG_reg[7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.736    0.127/*         0.060/*         U0_UART_FIFO/u_fifo_wr/\gray_w_ptr_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.736    0.127/*         0.060/*         U0_UART_FIFO/u_r2w_sync/\sync_reg_reg[3][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.706    0.127/*         0.061/*         U0_UART/U0_UART_TX/U0_Serializer/\DATA_V_reg[5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.736    0.127/*         0.060/*         U0_UART_FIFO/u_r2w_sync/\sync_reg_reg[2][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.761    0.127/*         0.060/*         U0_ref_sync/enable_pulse_d_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.769    0.127/*         0.061/*         U0_RegFile/\regArr_reg[10][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.752    0.127/*         0.061/*         U0_RegFile/\regArr_reg[9][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.703    0.127/*         0.061/*         U0_UART/U0_UART_TX/U0_parity_calc/\DATA_V_reg[7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.764    0.127/*         0.060/*         U0_RegFile/\regArr_reg[14][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.769    0.127/*         0.052/*         U0_ref_sync/\sync_bus_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.704    0.127/*         0.061/*         U0_UART_FIFO/u_fifo_rd/\gray_rd_ptr_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.749    0.128/*         0.061/*         U0_RegFile/\regArr_reg[8][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.778    0.128/*         0.060/*         U0_SYS_CTRL/\ALU_OUT_REG_reg[2] /SI    1
ALU_CLK(R)->ALU_CLK(R)	0.041    0.128/*         0.060/*         U0_ALU/OUT_VALID_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.788    0.128/*         0.061/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[7][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.704    0.128/*         0.061/*         U0_UART/U0_UART_TX/U0_parity_calc/\DATA_V_reg[4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.703    0.128/*         0.061/*         U0_UART/U0_UART_TX/U0_parity_calc/\DATA_V_reg[5] /SI    1
ALU_CLK(R)->ALU_CLK(R)	0.043    0.128/*         0.060/*         U0_ALU/\ALU_OUT_reg[8] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.756    0.128/*         0.061/*         U0_RegFile/\regArr_reg[9][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.769    0.128/*         0.052/*         U0_ref_sync/\sync_bus_reg[3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.758    0.129/*         0.060/*         U0_RegFile/\regArr_reg[5][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.702    0.129/*         0.061/*         U0_PULSE_GEN/rcv_flop_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.704    0.129/*         0.061/*         U0_UART/U0_UART_TX/U0_parity_calc/\DATA_V_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.787    0.129/*         0.061/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[5][1] /SI    1
UART_TX_CLK(R)->UART_TX_CLK(R)	0.698    0.129/*         0.057/*         U0_UART_FIFO/u_fifo_rd/\gray_rd_ptr_reg[3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.707    0.129/*         0.061/*         U0_UART/U0_UART_TX/U0_Serializer/\ser_count_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.704    0.129/*         0.061/*         U0_UART_FIFO/u_fifo_rd/\gray_rd_ptr_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.754    0.129/*         0.061/*         U0_RegFile/\regArr_reg[7][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.788    0.130/*         0.061/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[4][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.759    0.130/*         0.061/*         U0_RegFile/\regArr_reg[5][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.759    0.130/*         0.061/*         U0_RegFile/\regArr_reg[7][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.745    0.130/*         0.061/*         U0_RegFile/\regArr_reg[8][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.703    0.130/*         0.061/*         U0_UART/U0_UART_TX/U0_parity_calc/parity_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.761    0.131/*         0.060/*         U0_RegFile/\regArr_reg[14][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.734    0.131/*         0.061/*         U0_RegFile/\regArr_reg[9][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.784    0.131/*         0.061/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[0][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.782    0.131/*         0.061/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[2][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.764    0.131/*         0.061/*         U0_RegFile/\regArr_reg[15][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.765    0.131/*         0.061/*         U0_RegFile/\regArr_reg[13][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.753    0.131/*         0.060/*         U0_SYS_CTRL/\current_state_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.758    0.131/*         0.061/*         U0_RegFile/\regArr_reg[4][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.763    0.131/*         0.060/*         U0_RegFile/\regArr_reg[15][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.703    0.131/*         0.061/*         U0_UART_FIFO/u_fifo_rd/\rd_ptr_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.770    0.131/*         0.061/*         U0_RegFile/\regArr_reg[10][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.733    0.131/*         0.061/*         U0_RegFile/\regArr_reg[8][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.758    0.131/*         0.061/*         U0_RegFile/\regArr_reg[7][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.793    0.131/*         0.048/*         U0_RegFile/\regArr_reg[1][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.758    0.131/*         0.061/*         U0_RegFile/\regArr_reg[4][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.764    0.131/*         0.061/*         U0_RegFile/\regArr_reg[13][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.777    0.132/*         0.060/*         U0_SYS_CTRL/\ALU_OUT_REG_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.792    0.132/*         0.060/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[7][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.762    0.132/*         0.060/*         U0_RegFile/\regArr_reg[12][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.765    0.132/*         0.061/*         U0_RegFile/\regArr_reg[15][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.763    0.132/*         0.061/*         U0_RegFile/\regArr_reg[13][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.765    0.132/*         0.061/*         U0_RegFile/\regArr_reg[13][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.699    0.132/*         0.061/*         U0_UART/U0_UART_RX/U0_data_sampling/\Samples_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.754    0.132/*         0.061/*         U0_RegFile/\regArr_reg[6][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.792    0.132/*         0.061/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[5][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.754    0.132/*         0.061/*         U0_RegFile/\regArr_reg[7][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.699    0.132/*         0.061/*         U0_UART/U0_UART_RX/U0_data_sampling/\Samples_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.765    0.132/*         0.061/*         U0_RegFile/\regArr_reg[14][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.787    0.132/*         0.061/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[6][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.763    0.132/*         0.061/*         U0_RegFile/\regArr_reg[10][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.791    0.132/*         0.061/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[5][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.761    0.133/*         0.061/*         U0_RegFile/\regArr_reg[12][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.757    0.133/*         0.061/*         U0_RegFile/\regArr_reg[5][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.782    0.133/*         0.061/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[3][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.698    0.133/*         0.063/*         U0_PULSE_GEN/pls_flop_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.757    0.133/*         0.061/*         U0_RegFile/\regArr_reg[6][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.791    0.133/*         0.061/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[4][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.763    0.133/*         0.061/*         U0_RegFile/\regArr_reg[13][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.755    0.133/*         0.061/*         U0_RegFile/\regArr_reg[5][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.752    0.133/*         0.061/*         U0_RegFile/\regArr_reg[6][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.792    0.133/*         0.061/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[6][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.752    0.133/*         0.061/*         U0_RegFile/\regArr_reg[5][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.752    0.133/*         0.061/*         U0_RegFile/\regArr_reg[6][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.792    0.133/*         0.061/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[6][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.777    0.133/*         0.061/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[1][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.735    0.133/*         0.061/*         U0_RegFile/\regArr_reg[8][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.760    0.134/*         0.061/*         U0_RegFile/\regArr_reg[5][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.765    0.134/*         0.061/*         U0_RegFile/\regArr_reg[13][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.777    0.134/*         0.061/*         U0_SYS_CTRL/\ALU_OUT_REG_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.765    0.134/*         0.061/*         U0_RegFile/\regArr_reg[15][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.757    0.134/*         0.061/*         U0_RegFile/\regArr_reg[11][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.763    0.134/*         0.061/*         U0_RegFile/\regArr_reg[10][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.754    0.134/*         0.060/*         U0_RegFile/\regArr_reg[4][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.766    0.134/*         0.061/*         U0_RegFile/\regArr_reg[11][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.792    0.134/*         0.061/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[7][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.761    0.134/*         0.061/*         U0_RegFile/\regArr_reg[13][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.759    0.134/*         0.061/*         U0_RegFile/\regArr_reg[6][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.765    0.134/*         0.061/*         U0_RegFile/\regArr_reg[14][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.792    0.134/*         0.061/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[5][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.697    0.135/*         0.062/*         U0_UART/U0_UART_RX/U0_uart_fsm/\current_state_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.782    0.135/*         0.061/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[6][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.792    0.135/*         0.049/*         U0_RegFile/\regArr_reg[1][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.759    0.135/*         0.061/*         U0_RegFile/\regArr_reg[6][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.792    0.135/*         0.061/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[6][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.790    0.135/*         0.061/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[7][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.751    0.135/*         0.061/*         U0_RegFile/\regArr_reg[5][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.757    0.135/*         0.060/*         U0_RegFile/\regArr_reg[11][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.792    0.135/*         0.061/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[7][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.765    0.135/*         0.061/*         U0_RegFile/\regArr_reg[12][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.768    0.136/*         0.061/*         U0_RegFile/\regArr_reg[11][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.757    0.136/*         0.061/*         U0_RegFile/\regArr_reg[7][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.752    0.136/*         0.061/*         U0_RegFile/\regArr_reg[4][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.736    0.136/*         0.061/*         U0_UART_FIFO/u_fifo_wr/\gray_w_ptr_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.759    0.136/*         0.061/*         U0_RegFile/\regArr_reg[7][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.781    0.136/*         0.061/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[3][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.788    0.136/*         0.061/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[5][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.759    0.136/*         0.061/*         U0_RegFile/\regArr_reg[7][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.791    0.136/*         0.061/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[4][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.733    0.136/*         0.061/*         U0_RegFile/\regArr_reg[8][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.766    0.136/*         0.061/*         U0_RegFile/\regArr_reg[10][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.698    0.136/*         0.062/*         U0_UART/U0_UART_RX/U0_deserializer/\P_DATA_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.764    0.136/*         0.061/*         U0_RegFile/\regArr_reg[14][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.778    0.136/*         0.061/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[0][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.761    0.137/*         0.061/*         U0_RegFile/\regArr_reg[11][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.791    0.137/*         0.061/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[6][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.733    0.137/*         0.061/*         U0_RegFile/\regArr_reg[9][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.760    0.137/*         0.061/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[3][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.750    0.137/*         0.061/*         U0_RegFile/\regArr_reg[6][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.754    0.137/*         0.061/*         U0_RegFile/\regArr_reg[15][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.790    0.137/*         0.061/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[4][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.766    0.137/*         0.061/*         U0_RegFile/\regArr_reg[11][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.790    0.137/*         0.061/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[7][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.765    0.137/*         0.061/*         U0_RegFile/\regArr_reg[12][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.789    0.138/*         0.061/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[6][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.758    0.138/*         0.060/*         U0_RegFile/\regArr_reg[14][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.761    0.138/*         0.061/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[1][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.734    0.138/*         0.064/*         U0_SYS_CTRL/\ALU_OUT_REG_reg[13] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.762    0.138/*         0.061/*         U0_RegFile/\regArr_reg[12][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.760    0.138/*         0.061/*         U0_RegFile/\regArr_reg[10][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.760    0.138/*         0.061/*         U0_RegFile/\regArr_reg[14][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.785    0.138/*         0.061/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[4][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.789    0.138/*         0.061/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[5][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.760    0.138/*         0.061/*         U0_RegFile/\regArr_reg[15][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.742    0.138/*         0.064/*         U0_SYS_CTRL/\RF_ADDR_REG_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.734    0.138/*         0.064/*         U0_SYS_CTRL/\ALU_OUT_REG_reg[12] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.782    0.138/*         0.061/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[2][7] /SI    1
ALU_CLK(R)->ALU_CLK(R)	0.042    0.138/*         0.061/*         U0_ALU/\ALU_OUT_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.789    0.138/*         0.061/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[4][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.742    0.139/*         0.064/*         U0_SYS_CTRL/\RF_ADDR_REG_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.741    0.139/*         0.055/*         U0_UART_FIFO/u_fifo_wr/\gray_w_ptr_reg[3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.752    0.139/*         0.061/*         U0_RegFile/\regArr_reg[5][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.780    0.139/*         0.061/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[2][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.777    0.139/*         0.061/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[2][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.787    0.139/*         0.061/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[6][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.782    0.139/*         0.061/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[0][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.734    0.139/*         0.064/*         U0_SYS_CTRL/\ALU_OUT_REG_reg[14] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.779    0.139/*         0.061/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[1][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.789    0.139/*         0.061/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[7][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.738    0.139/*         0.064/*         U0_SYS_CTRL/\RF_ADDR_REG_reg[2] /SI    1
UART_RX_CLK(R)->UART_RX_CLK(R)	0.686    0.140/*         0.059/*         U0_UART/U0_UART_RX/U0_edge_bit_counter/\bit_count_reg[3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.761    0.140/*         0.061/*         U0_RegFile/\regArr_reg[13][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.789    0.140/*         0.061/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[4][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.732    0.140/*         0.061/*         U0_RegFile/\RdData_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.759    0.140/*         0.061/*         U0_RegFile/\regArr_reg[4][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.790    0.140/*         0.049/*         U0_RegFile/\regArr_reg[2][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.778    0.140/*         0.061/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[2][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.764    0.140/*         0.061/*         U0_RegFile/\regArr_reg[11][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.777    0.141/*         0.061/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[0][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.790    0.141/*         0.061/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[4][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.757    0.141/*         0.061/*         U0_RegFile/\regArr_reg[15][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.732    0.141/*         0.065/*         U0_SYS_CTRL/\ALU_OUT_REG_reg[8] /SI    1
UART_TX_CLK(R)->UART_TX_CLK(R)	0.695    0.141/*         0.058/*         U0_PULSE_GEN/rcv_flop_reg/D    1
ALU_CLK(R)->ALU_CLK(R)	0.037    0.141/*         0.065/*         U0_ALU/\ALU_OUT_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.733    0.142/*         0.064/*         U0_SYS_CTRL/\ALU_OUT_REG_reg[11] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.756    0.143/*         0.061/*         U0_RegFile/\regArr_reg[4][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.773    0.143/*         0.061/*         U0_RegFile/\RdData_reg[6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.777    0.144/*         0.061/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[0][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.758    0.144/*         0.061/*         U0_RegFile/\regArr_reg[15][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.782    0.144/*         0.061/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[5][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.778    0.144/*         0.061/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[1][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.741    0.144/*         0.061/*         U0_RegFile/\regArr_reg[8][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.782    0.145/*         0.061/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[5][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.697    0.145/*         0.062/*         U0_UART/U0_UART_RX/U0_deserializer/\P_DATA_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.735    0.145/*         0.062/*         U0_UART_FIFO/u_r2w_sync/\sync_reg_reg[0][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.767    0.146/*         0.061/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[1][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.745    0.147/*         0.061/*         U0_RegFile/\regArr_reg[7][7] /SI    1
ALU_CLK(R)->REF_CLK(R)	0.353    0.147/*         0.052/*         U0_SYS_CTRL/\ALU_OUT_REG_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.733    0.147/*         0.063/*         U0_SYS_CTRL/\RF_ADDR_REG_reg[1] /SI    1
UART_TX_CLK(R)->UART_TX_CLK(R)	0.703    0.147/*         0.052/*         U0_UART/U0_UART_TX/U0_Serializer/\DATA_V_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.758    0.148/*         0.061/*         U0_RegFile/\regArr_reg[12][5] /SI    1
UART_TX_CLK(R)->UART_TX_CLK(R)	0.705    0.148/*         0.052/*         U0_UART/U0_UART_TX/U0_Serializer/\DATA_V_reg[3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.782    0.149/*         0.061/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[7][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.720    0.149/*         0.061/*         U0_RegFile/\RdData_reg[2] /SI    1
ALU_CLK(R)->REF_CLK(R)	0.354    0.149/*         0.052/*         U0_SYS_CTRL/\ALU_OUT_REG_reg[5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.770    0.149/*         0.061/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[3][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.761    0.149/*         0.061/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[1][3] /SI    1
ALU_CLK(R)->REF_CLK(R)	0.354    0.150/*         0.052/*         U0_SYS_CTRL/\ALU_OUT_REG_reg[3] /D    1
UART_TX_CLK(R)->UART_TX_CLK(R)	0.703    0.150/*         0.052/*         U0_UART/U0_UART_TX/U0_Serializer/\DATA_V_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.712    0.151/*         0.053/*         U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[2][0] /D    1
UART_TX_CLK(R)->UART_TX_CLK(R)	0.705    0.153/*         0.052/*         U0_UART/U0_UART_TX/U0_Serializer/\DATA_V_reg[2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.737    0.153/*         0.062/*         U0_RegFile/\RdData_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.746    0.153/*         0.061/*         U0_RegFile/\regArr_reg[9][1] /SI    1
UART_TX_CLK(R)->UART_TX_CLK(R)	0.705    0.153/*         0.052/*         U0_UART/U0_UART_TX/U0_parity_calc/\DATA_V_reg[2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.649    0.153/*         0.062/*         U1_ClkDiv/\count_reg[4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.772    0.153/*         0.062/*         U0_RegFile/\RdData_reg[7] /SI    1
ALU_CLK(R)->REF_CLK(R)	0.350    0.153/*         0.056/*         U0_SYS_CTRL/\ALU_OUT_REG_reg[9] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.648    0.154/*         0.062/*         U0_ClkDiv/\count_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.760    0.154/*         0.061/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[2][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.761    0.154/*         0.061/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[0][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.647    0.154/*         0.062/*         U0_ClkDiv/\count_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.705    0.155/*         0.063/*         U0_UART/U0_UART_TX/U0_Serializer/\ser_count_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.648    0.155/*         0.062/*         U0_ClkDiv/\count_reg[5] /SI    1
UART_TX_CLK(R)->UART_TX_CLK(R)	0.705    0.155/*         0.052/*         U0_UART/U0_UART_TX/U0_Serializer/\DATA_V_reg[4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.648    0.155/*         0.062/*         U0_ClkDiv/\count_reg[4] /SI    1
UART_TX_CLK(R)->UART_TX_CLK(R)	0.704    0.156/*         0.052/*         U0_UART/U0_UART_TX/U0_Serializer/\DATA_V_reg[6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.761    0.156/*         0.062/*         U0_ref_sync/\sync_bus_reg[7] /SI    1
UART_TX_CLK(R)->UART_TX_CLK(R)	0.704    0.156/*         0.052/*         U0_UART/U0_UART_TX/U0_Serializer/\DATA_V_reg[5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.759    0.156/*         0.062/*         U0_ref_sync/\sync_bus_reg[4] /SI    1
UART_TX_CLK(R)->UART_TX_CLK(R)	0.703    0.156/*         0.052/*         U0_UART/U0_UART_TX/U0_parity_calc/\DATA_V_reg[6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.647    0.156/*         0.062/*         U0_ClkDiv/\count_reg[6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.760    0.156/*         0.062/*         U0_ref_sync/\sync_bus_reg[6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.710    0.156/*         0.054/*         U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[3][0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.794    0.157/*         0.047/*         U0_RegFile/\regArr_reg[1][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.761    0.158/*         0.066/*         U0_RegFile/\regArr_reg[3][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.746    0.158/*         0.061/*         U0_RegFile/\regArr_reg[12][0] /SI    1
UART_TX_CLK(R)->UART_TX_CLK(R)	0.703    0.158/*         0.052/*         U0_UART/U0_UART_TX/U0_parity_calc/\DATA_V_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.649    0.158/*         0.062/*         U1_ClkDiv/\count_reg[6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.734    0.158/*         0.061/*         U0_RegFile/\regArr_reg[9][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.760    0.158/*         0.062/*         U0_ref_sync/\sync_reg_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.770    0.158/*         0.062/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[2][2] /SI    1
UART_TX_CLK(R)->UART_TX_CLK(R)	0.703    0.158/*         0.052/*         U0_UART/U0_UART_TX/U0_parity_calc/\DATA_V_reg[4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.695    0.158/*         0.063/*         U0_UART/U0_UART_RX/U0_uart_fsm/\current_state_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.649    0.158/*         0.062/*         U1_ClkDiv/\count_reg[5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.777    0.159/*         0.061/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[3][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.759    0.159/*         0.063/*         U0_ref_sync/\sync_bus_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.703    0.159/*         0.063/*         U0_UART/U0_UART_TX/U0_fsm/\current_state_reg[0] /SI    1
UART_TX_CLK(R)->UART_TX_CLK(R)	0.705    0.159/*         0.052/*         U0_UART/U0_UART_TX/U0_parity_calc/\DATA_V_reg[3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.770    0.160/*         0.063/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[1][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.704    0.160/*         0.064/*         U0_UART/U0_UART_TX/U0_fsm/\current_state_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.648    0.160/*         0.063/*         U1_ClkDiv/\count_reg[3] /SI    1
UART_TX_CLK(R)->UART_TX_CLK(R)	0.703    0.160/*         0.052/*         U0_UART/U0_UART_TX/U0_parity_calc/\DATA_V_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.711    0.160/*         0.054/*         U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[1][0] /D    1
UART_TX_CLK(R)->UART_TX_CLK(R)	0.700    0.162/*         0.053/*         U0_UART_FIFO/u_fifo_rd/\rd_ptr_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.648    0.162/*         0.063/*         U1_ClkDiv/\count_reg[1] /SI    1
UART_TX_CLK(R)->UART_TX_CLK(R)	0.702    0.162/*         0.052/*         U0_UART/U0_UART_TX/U0_parity_calc/\DATA_V_reg[7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.647    0.162/*         0.063/*         U0_ClkDiv/\count_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.757    0.162/*         0.063/*         U0_SYS_CTRL/\current_state_reg[3] /SI    1
@(R)->SCAN_CLK(R)	0.753    0.163/*         0.070/*         U1_RST_SYNC/\sync_reg_reg[0] /RN    1
SCAN_CLK(R)->SCAN_CLK(R)	0.760    0.163/*         0.062/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[3][2] /SI    1
ALU_CLK(R)->REF_CLK(R)	0.354    0.164/*         0.052/*         U0_SYS_CTRL/\ALU_OUT_REG_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.741    0.164/*         0.056/*         U0_SYS_CTRL/\ALU_OUT_REG_reg[15] /D    1
ALU_CLK(R)->REF_CLK(R)	0.354    0.164/*         0.051/*         U0_SYS_CTRL/\ALU_OUT_REG_reg[2] /D    1
UART_TX_CLK(R)->UART_TX_CLK(R)	0.701    0.164/*         0.052/*         U0_UART/U0_UART_TX/U0_parity_calc/\DATA_V_reg[5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.705    0.166/*         0.061/*         U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[0][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.741    0.166/*         0.056/*         U0_SYS_CTRL/\ALU_OUT_REG_reg[13] /D    1
@(R)->SCAN_CLK(R)	0.749    0.166/*         0.074/*         U1_RST_SYNC/\sync_reg_reg[1] /RN    1
SCAN_CLK(R)->SCAN_CLK(R)	0.734    0.166/*         0.061/*         U0_RegFile/\regArr_reg[10][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.758    0.166/*         0.063/*         U0_ref_sync/\sync_bus_reg[2] /SI    1
UART_TX_CLK(R)->UART_TX_CLK(R)	0.701    0.167/*         0.052/*         U0_UART/U0_UART_TX/U0_parity_calc/parity_reg/D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.741    0.167/*         0.056/*         U0_SYS_CTRL/\ALU_OUT_REG_reg[14] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.648    0.168/*         0.063/*         U1_ClkDiv/\count_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.758    0.168/*         0.063/*         U0_ref_sync/\sync_bus_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.734    0.168/*         0.061/*         U0_RegFile/\regArr_reg[8][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.736    0.169/*         0.061/*         U0_UART_FIFO/u_fifo_wr/\gray_w_ptr_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.764    0.169/*         0.058/*         U0_ref_sync/enable_flop_reg/D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.778    0.169/*         0.033/*         U0_RegFile/\regArr_reg[1][2] /D    1
UART_TX_CLK(R)->UART_TX_CLK(R)	0.703    0.169/*         0.053/*         U0_UART/U0_UART_TX/U0_Serializer/\DATA_V_reg[7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.705    */0.170         */0.091         U0_SYS_CTRL/\RF_ADDR_REG_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.741    0.171/*         0.056/*         U0_SYS_CTRL/\ALU_OUT_REG_reg[11] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.741    0.172/*         0.056/*         U0_SYS_CTRL/\ALU_OUT_REG_reg[12] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.736    0.172/*         0.060/*         U0_SYS_CTRL/\ALU_OUT_REG_reg[6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.745    0.172/*         0.052/*         U0_SYS_CTRL/\ALU_OUT_REG_reg[6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.762    0.172/*         0.050/*         U0_RegFile/\regArr_reg[1][2] /SI    1
UART_RX_CLK(R)->UART_RX_CLK(R)	0.694    0.173/*         0.052/*         U0_UART/U0_UART_RX/U0_strt_chk/strt_glitch_reg/D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.741    0.173/*         0.056/*         U0_SYS_CTRL/\ALU_OUT_REG_reg[10] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.757    0.173/*         0.064/*         U0_ref_sync/\sync_bus_reg[5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.711    */0.175         */0.090         U0_SYS_CTRL/\RF_ADDR_REG_reg[2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.736    0.175/*         0.061/*         U0_SYS_CTRL/\ALU_OUT_REG_reg[4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.715    */0.175         */0.090         U0_SYS_CTRL/\RF_ADDR_REG_reg[3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.790    0.176/*         0.049/*         U0_RegFile/\regArr_reg[1][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.790    0.176/*         0.051/*         U0_RegFile/\regArr_reg[0][7] /SI    1
UART_RX_CLK(R)->UART_RX_CLK(R)	0.694    0.177/*         0.052/*         U0_UART/U0_UART_RX/U0_deserializer/\P_DATA_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.735    0.177/*         0.061/*         U0_RegFile/\RdData_reg[4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.774    0.177/*         0.034/*         U0_RegFile/\regArr_reg[1][3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.715    */0.177         */0.091         U0_SYS_CTRL/\RF_ADDR_REG_reg[0] /D    1
UART_TX_CLK(R)->UART_TX_CLK(R)	0.703    0.177/*         0.054/*         U0_UART/U0_UART_TX/U0_Serializer/\ser_count_reg[2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.792    0.178/*         0.049/*         U0_RegFile/\regArr_reg[1][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.769    0.179/*         0.052/*         U0_RegFile/\regArr_reg[14][0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.766    0.179/*         0.052/*         U0_RegFile/\regArr_reg[14][6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.773    0.180/*         0.052/*         U0_RegFile/\regArr_reg[13][2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.745    0.180/*         0.062/*         U0_RegFile/\regArr_reg[0][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.743    0.180/*         0.052/*         U0_RegFile/\regArr_reg[9][4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.745    0.180/*         0.052/*         U0_SYS_CTRL/\ALU_OUT_REG_reg[4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.757    0.180/*         0.064/*         U0_ref_sync/\sync_bus_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.650    0.180/*         0.061/*         U0_RST_SYNC/\sync_reg_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.744    0.181/*         0.053/*         U0_UART_FIFO/u_fifo_wr/\w_ptr_reg[3] /D    1
UART_TX_CLK(R)->UART_TX_CLK(R)	0.670    */0.181         */0.084         U0_UART_FIFO/u_fifo_rd/\gray_rd_ptr_reg[2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.740    0.181/*         0.057/*         U0_SYS_CTRL/\ALU_OUT_REG_reg[8] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.777    0.181/*         0.052/*         U0_RegFile/\regArr_reg[10][4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.763    0.182/*         0.052/*         U0_RegFile/\regArr_reg[7][0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.773    0.182/*         0.052/*         U0_RegFile/\regArr_reg[13][3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.761    0.182/*         0.052/*         U0_RegFile/\regArr_reg[9][2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.753    0.182/*         0.052/*         U0_RegFile/\regArr_reg[8][1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.769    0.182/*         0.052/*         U0_RegFile/\regArr_reg[11][1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.767    0.182/*         0.065/*         U0_RegFile/\regArr_reg[3][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.766    0.182/*         0.052/*         U0_RegFile/\regArr_reg[4][2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.766    0.183/*         0.052/*         U0_RegFile/\regArr_reg[4][1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.773    0.183/*         0.052/*         U0_RegFile/\regArr_reg[15][2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.738    0.183/*         0.065/*         U0_RegFile/\regArr_reg[4][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.745    0.183/*         0.052/*         U0_SYS_CTRL/\ALU_OUT_REG_reg[7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.742    0.183/*         0.052/*         U0_RegFile/\regArr_reg[9][6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.800    0.183/*         0.052/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[5][4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.765    0.183/*         0.052/*         U0_RegFile/\regArr_reg[5][1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.728    0.183/*         0.065/*         U0_RegFile/\regArr_reg[3][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.773    0.183/*         0.052/*         U0_RegFile/\regArr_reg[13][4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.771    0.183/*         0.052/*         U0_RegFile/\regArr_reg[13][1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.768    0.183/*         0.052/*         U0_RegFile/\regArr_reg[5][4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.761    0.183/*         0.052/*         U0_RegFile/\regArr_reg[6][5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.750    0.183/*         0.052/*         U0_RegFile/\regArr_reg[8][0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.773    0.183/*         0.052/*         U0_RegFile/\regArr_reg[14][5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.754    0.183/*         0.052/*         U0_RegFile/\regArr_reg[9][1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.774    0.183/*         0.052/*         U0_RegFile/\regArr_reg[15][3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.773    0.183/*         0.052/*         U0_RegFile/\regArr_reg[14][3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.769    0.183/*         0.052/*         U0_RegFile/\regArr_reg[14][1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.765    0.183/*         0.052/*         U0_RegFile/\regArr_reg[4][5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.769    0.184/*         0.052/*         U0_RegFile/\regArr_reg[13][0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.755    0.184/*         0.052/*         U0_RegFile/\regArr_reg[12][0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.801    0.184/*         0.052/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[5][5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.773    0.184/*         0.052/*         U0_RegFile/\regArr_reg[13][5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.801    0.184/*         0.052/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[7][6] /D    1
UART_RX_CLK(R)->UART_RX_CLK(R)	0.694    0.184/*         0.052/*         U0_UART/U0_UART_RX/U0_deserializer/\P_DATA_reg[7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.790    0.184/*         0.052/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[5][7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.765    0.184/*         0.052/*         U0_RegFile/\regArr_reg[11][3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.743    0.184/*         0.052/*         U0_RegFile/\regArr_reg[8][4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.800    0.184/*         0.052/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[7][5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.799    0.184/*         0.052/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[4][5] /D    1
UART_RX_CLK(R)->UART_RX_CLK(R)	0.693    0.184/*         0.054/*         U0_UART/U0_UART_RX/U0_data_sampling/\Samples_reg[2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.771    0.184/*         0.052/*         U0_RegFile/\regArr_reg[10][2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.742    0.184/*         0.052/*         U0_RegFile/\regArr_reg[10][5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.764    0.184/*         0.052/*         U0_RegFile/\regArr_reg[5][0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.800    0.184/*         0.052/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[6][5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.768    0.184/*         0.052/*         U0_RegFile/\regArr_reg[6][2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.767    0.184/*         0.052/*         U0_RegFile/\regArr_reg[7][2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.799    0.184/*         0.052/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[4][6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.798    0.184/*         0.052/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[7][2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.767    0.185/*         0.065/*         U0_RegFile/\regArr_reg[3][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.799    0.185/*         0.052/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[7][4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.741    0.185/*         0.052/*         U0_RegFile/\regArr_reg[8][6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.770    0.185/*         0.052/*         U0_RegFile/\regArr_reg[12][7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.790    0.185/*         0.052/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[7][0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.779    0.185/*         0.052/*         U0_RegFile/\regArr_reg[10][7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.771    0.185/*         0.052/*         U0_RegFile/\regArr_reg[15][0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.771    0.185/*         0.052/*         U0_RegFile/\regArr_reg[14][7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.777    0.185/*         0.052/*         U0_RegFile/\regArr_reg[11][4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.769    0.185/*         0.052/*         U0_RegFile/\regArr_reg[15][1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.758    0.185/*         0.052/*         U0_RegFile/\regArr_reg[6][7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.777    0.185/*         0.052/*         U0_RegFile/\regArr_reg[11][5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.763    0.185/*         0.052/*         U0_RegFile/\regArr_reg[7][1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.766    0.185/*         0.053/*         U0_RegFile/\regArr_reg[5][2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.761    0.185/*         0.052/*         U0_RegFile/\regArr_reg[5][5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.762    0.185/*         0.052/*         U0_RegFile/\regArr_reg[4][6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.733    0.185/*         0.064/*         U0_SYS_CTRL/\ALU_OUT_REG_reg[10] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.798    0.185/*         0.052/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[5][2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.807    0.186/*         0.033/*         U0_RegFile/\regArr_reg[1][5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.760    0.186/*         0.052/*         U0_RegFile/\regArr_reg[6][6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.799    0.186/*         0.052/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[4][7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.773    0.186/*         0.052/*         U0_RegFile/\regArr_reg[15][4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.800    0.186/*         0.052/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[6][6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.768    0.186/*         0.052/*         U0_RegFile/\regArr_reg[7][4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.772    0.186/*         0.052/*         U0_RegFile/\regArr_reg[14][2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.771    0.186/*         0.052/*         U0_RegFile/\regArr_reg[10][3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.772    0.186/*         0.052/*         U0_RegFile/\regArr_reg[11][6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.790    0.186/*         0.052/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[2][7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.791    0.186/*         0.052/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[2][0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.768    0.186/*         0.052/*         U0_RegFile/\regArr_reg[7][5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.741    0.186/*         0.052/*         U0_RegFile/\regArr_reg[8][7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.762    0.186/*         0.052/*         U0_RegFile/\regArr_reg[6][0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.743    0.186/*         0.052/*         U0_RegFile/\regArr_reg[9][5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.767    0.186/*         0.052/*         U0_RegFile/\regArr_reg[5][3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.768    0.186/*         0.052/*         U0_RegFile/\regArr_reg[10][1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.760    0.186/*         0.052/*         U0_RegFile/\regArr_reg[6][4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.760    0.186/*         0.052/*         U0_RegFile/\regArr_reg[5][7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.768    0.187/*         0.052/*         U0_RegFile/\regArr_reg[12][1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.767    0.187/*         0.052/*         U0_RegFile/\regArr_reg[7][3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.774    0.187/*         0.052/*         U0_RegFile/\regArr_reg[14][4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.800    0.187/*         0.052/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[5][6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.757    0.187/*         0.052/*         U0_RegFile/\regArr_reg[8][2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.765    0.187/*         0.052/*         U0_RegFile/\regArr_reg[6][1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.776    0.187/*         0.052/*         U0_RegFile/\regArr_reg[10][6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.751    0.187/*         0.052/*         U0_RegFile/\regArr_reg[4][0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.766    0.187/*         0.052/*         U0_RegFile/\regArr_reg[15][6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.770    0.187/*         0.052/*         U0_RegFile/\regArr_reg[13][7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.743    0.187/*         0.052/*         U0_RegFile/\regArr_reg[8][5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.788    0.188/*         0.052/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[1][7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.801    0.188/*         0.052/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[7][7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.729    0.188/*         0.064/*         U0_RegFile/\regArr_reg[3][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.707    0.188/*         0.060/*         U0_UART/U0_UART_TX/U0_fsm/busy_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.772    0.188/*         0.052/*         U0_RegFile/\regArr_reg[13][6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.773    0.188/*         0.052/*         U0_RegFile/\regArr_reg[12][3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.799    0.188/*         0.052/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[4][4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.760    0.188/*         0.052/*         U0_RegFile/\regArr_reg[5][6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.774    0.188/*         0.053/*         U0_RegFile/\regArr_reg[11][0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.765    0.188/*         0.052/*         U0_RegFile/\regArr_reg[11][2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.777    0.188/*         0.053/*         U0_RegFile/\regArr_reg[9][7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.801    0.188/*         0.052/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[6][7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.693    0.188/*         0.066/*         U0_UART/U0_UART_RX/U0_edge_bit_counter/\edge_count_reg[5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.774    0.189/*         0.053/*         U0_RegFile/\regArr_reg[9][0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.799    0.189/*         0.052/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[7][3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.765    0.189/*         0.052/*         U0_RegFile/\regArr_reg[7][6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.799    0.189/*         0.053/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[6][4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.774    0.189/*         0.053/*         U0_RegFile/\regArr_reg[10][0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.790    0.189/*         0.052/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[3][7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.796    0.189/*         0.052/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[4][0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.768    0.189/*         0.052/*         U0_RegFile/\regArr_reg[6][3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.790    0.189/*         0.053/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[5][0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.796    0.189/*         0.052/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[5][3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.796    0.189/*         0.052/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[6][1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.771    0.190/*         0.053/*         U0_RegFile/\regArr_reg[12][6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.768    0.190/*         0.052/*         U0_RegFile/\regArr_reg[4][4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.783    0.190/*         0.052/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[1][5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.761    0.190/*         0.052/*         U0_RegFile/\regArr_reg[4][7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.764    0.190/*         0.052/*         U0_RegFile/\regArr_reg[9][3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.796    0.190/*         0.052/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[7][1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.775    0.190/*         0.052/*         U0_RegFile/\regArr_reg[11][7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.753    0.190/*         0.052/*         U0_RegFile/RdData_VLD_reg/D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.790    0.190/*         0.052/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[6][0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.795    0.191/*         0.052/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[6][2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.766    0.191/*         0.052/*         U0_RegFile/\regArr_reg[15][5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.790    0.191/*         0.052/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[3][0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.782    0.191/*         0.052/*         U0_RegFile/\RdData_reg[3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.798    0.191/*         0.052/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[6][3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.786    0.191/*         0.053/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[0][4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.769    0.191/*         0.053/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[3][2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.766    0.192/*         0.052/*         U0_RegFile/\regArr_reg[4][3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.789    0.192/*         0.052/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[2][6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.807    0.192/*         0.034/*         U0_RegFile/\regArr_reg[1][4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.773    0.192/*         0.052/*         U0_RegFile/\regArr_reg[12][4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.767    0.193/*         0.052/*         U0_RegFile/\regArr_reg[8][3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.712    0.193/*         0.054/*         U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[0][0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.769    0.193/*         0.052/*         U0_RegFile/\regArr_reg[12][2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.795    0.193/*         0.052/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[5][1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.746    0.193/*         0.052/*         U0_RegFile/\RdData_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.786    0.194/*         0.053/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[1][0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.806    0.194/*         0.034/*         U0_RegFile/\regArr_reg[1][7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.798    0.194/*         0.052/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[4][3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.769    0.194/*         0.053/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[1][4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.769    0.194/*         0.053/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[1][3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.766    0.194/*         0.052/*         U0_RegFile/\regArr_reg[12][5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.741    0.194/*         0.052/*         U0_RegFile/\RdData_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.770    0.194/*         0.053/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[0][3] /D    1
UART_TX_CLK(R)->UART_TX_CLK(R)	0.670    */0.195         */0.087         U0_UART/U0_UART_TX/U0_Serializer/\ser_count_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.768    0.195/*         0.053/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[2][3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.786    0.195/*         0.052/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[2][5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.743    0.195/*         0.053/*         U0_RegFile/\RdData_reg[4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.753    0.195/*         0.053/*         U0_RegFile/\regArr_reg[7][7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.785    0.195/*         0.053/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[2][4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.780    0.196/*         0.053/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[1][2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.700    0.196/*         0.060/*         U0_UART/U0_UART_RX/U0_deserializer/\P_DATA_reg[5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.786    0.196/*         0.053/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[3][6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.785    0.196/*         0.053/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[0][5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.700    0.196/*         0.060/*         U0_UART/U0_UART_RX/U0_deserializer/\P_DATA_reg[6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.785    0.197/*         0.053/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[0][2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.784    0.197/*         0.052/*         U0_RegFile/\RdData_reg[5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.797    0.197/*         0.053/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[4][2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.707    0.197/*         0.061/*         U0_UART/U0_UART_TX/U0_Serializer/\ser_count_reg[2] /SI    1
UART_RX_CLK(R)->UART_RX_CLK(R)	0.692    0.197/*         0.055/*         U0_UART/U0_UART_RX/U0_deserializer/\P_DATA_reg[5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.742    */0.198         */0.081         U0_ref_sync/\sync_reg_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.768    0.198/*         0.053/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[3][3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.699    0.198/*         0.066/*         U0_UART/U0_UART_TX/U0_parity_calc/\DATA_V_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.700    0.199/*         0.060/*         U0_UART/U0_UART_RX/U0_deserializer/\P_DATA_reg[3] /SI    1
UART_RX_CLK(R)->UART_RX_CLK(R)	0.660    */0.199         */0.085         U0_UART/U0_UART_RX/U0_edge_bit_counter/\bit_count_reg[2] /D    1
UART_RX_CLK(R)->UART_RX_CLK(R)	0.692    0.199/*         0.054/*         U0_UART/U0_UART_RX/U0_deserializer/\P_DATA_reg[2] /D    1
UART_RX_CLK(R)->UART_RX_CLK(R)	0.656    */0.199         */0.088         U0_UART/U0_UART_RX/U0_uart_fsm/\current_state_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.700    0.199/*         0.060/*         U0_UART/U0_UART_RX/U0_deserializer/\P_DATA_reg[7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.763    0.199/*         0.052/*         U0_RegFile/\regArr_reg[15][7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.693    0.199/*         0.066/*         U0_UART/U0_UART_RX/U0_edge_bit_counter/\edge_count_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.785    0.200/*         0.053/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[1][6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.790    0.200/*         0.053/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[0][7] /D    1
UART_RX_CLK(R)->UART_RX_CLK(R)	0.692    0.200/*         0.054/*         U0_UART/U0_UART_RX/U0_deserializer/\P_DATA_reg[3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.779    0.201/*         0.053/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[2][2] /D    1
UART_CLK(R)->UART_CLK(R)	0.651    0.201/*         0.052/*         U0_ClkDiv/\count_reg[1] /D    1
UART_CLK(R)->UART_CLK(R)	0.652    0.201/*         0.052/*         U1_ClkDiv/\count_reg[6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.699    0.202/*         0.060/*         U0_UART/U0_UART_RX/U0_deserializer/\P_DATA_reg[4] /SI    1
UART_RX_CLK(R)->UART_RX_CLK(R)	0.692    0.202/*         0.054/*         U0_UART/U0_UART_RX/U0_deserializer/\P_DATA_reg[6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.775    0.202/*         0.066/*         U0_RegFile/\regArr_reg[2][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.791    0.202/*         0.054/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[0][6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.806    0.202/*         0.034/*         U0_RegFile/\regArr_reg[1][1] /D    1
UART_RX_CLK(R)->UART_RX_CLK(R)	0.692    0.203/*         0.055/*         U0_UART/U0_UART_RX/U0_data_sampling/\Samples_reg[0] /D    1
UART_CLK(R)->UART_CLK(R)	0.651    0.203/*         0.052/*         U0_ClkDiv/\count_reg[3] /D    1
UART_CLK(R)->UART_CLK(R)	0.651    0.203/*         0.052/*         U0_ClkDiv/\count_reg[4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.700    0.203/*         0.061/*         U0_UART/U0_UART_RX/U0_deserializer/\P_DATA_reg[2] /SI    1
UART_RX_CLK(R)->UART_RX_CLK(R)	0.657    */0.203         */0.089         U0_UART/U0_UART_RX/U0_stp_chk/stp_err_reg/D    1
UART_RX_CLK(R)->UART_RX_CLK(R)	0.692    0.204/*         0.054/*         U0_UART/U0_UART_RX/U0_deserializer/\P_DATA_reg[1] /D    1
UART_TX_CLK(R)->UART_TX_CLK(R)	0.700    0.204/*         0.054/*         U0_UART_FIFO/u_fifo_rd/\gray_rd_ptr_reg[0] /D    1
UART_TX_CLK(R)->UART_TX_CLK(R)	0.705    0.204/*         0.052/*         U0_UART/U0_UART_TX/U0_fsm/busy_reg/D    1
UART_TX_CLK(R)->UART_TX_CLK(R)	0.702    0.204/*         0.052/*         U0_UART_FIFO/u_fifo_rd/\rd_ptr_reg[3] /D    1
UART_RX_CLK(R)->UART_RX_CLK(R)	0.692    0.204/*         0.055/*         U0_UART/U0_UART_RX/U0_data_sampling/\Samples_reg[1] /D    1
UART_CLK(R)->UART_CLK(R)	0.652    0.205/*         0.052/*         U1_ClkDiv/\count_reg[3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.742    0.205/*         0.050/*         U0_RegFile/\regArr_reg[3][5] /SI    1
UART_RX_CLK(R)->UART_RX_CLK(R)	0.690    0.205/*         0.055/*         U0_UART/U0_UART_RX/U0_deserializer/\P_DATA_reg[4] /D    1
UART_CLK(R)->UART_CLK(R)	0.650    0.205/*         0.052/*         U0_ClkDiv/\count_reg[2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.694    0.205/*         0.066/*         U0_UART/U0_UART_RX/U0_edge_bit_counter/\edge_count_reg[3] /SI    1
UART_CLK(R)->UART_CLK(R)	0.652    0.205/*         0.052/*         U1_ClkDiv/\count_reg[4] /D    1
UART_CLK(R)->UART_CLK(R)	0.652    0.205/*         0.052/*         U1_ClkDiv/\count_reg[5] /D    1
UART_CLK(R)->UART_CLK(R)	0.651    0.205/*         0.052/*         U0_ClkDiv/\count_reg[5] /D    1
UART_CLK(R)->UART_CLK(R)	0.651    0.205/*         0.052/*         U0_ClkDiv/\count_reg[6] /D    1
UART_CLK(R)->UART_CLK(R)	0.655    0.206/*         0.049/*         U1_ClkDiv/odd_edge_tog_reg/D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.779    0.206/*         0.052/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[3][1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.785    0.206/*         0.053/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[0][0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.785    0.207/*         0.054/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[0][1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.707    0.208/*         0.061/*         U0_UART/U0_UART_TX/U0_fsm/\current_state_reg[2] /SI    1
UART_CLK(R)->UART_CLK(R)	0.650    0.208/*         0.052/*         U0_ClkDiv/\count_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.792    0.208/*         0.054/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[4][1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.694    0.208/*         0.065/*         U0_UART/U0_UART_RX/U0_edge_bit_counter/\edge_count_reg[4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.697    0.208/*         0.061/*         U0_UART/U0_UART_RX/U0_edge_bit_counter/\bit_count_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.703    0.209/*         0.061/*         U0_UART_FIFO/u_fifo_rd/\rd_ptr_reg[1] /SI    1
UART_RX_CLK(R)->UART_RX_CLK(R)	0.658    */0.209         */0.087         U0_UART/U0_UART_RX/U0_edge_bit_counter/\bit_count_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.785    0.210/*         0.053/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[2][1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.725    0.210/*         0.063/*         U0_RegFile/\regArr_reg[3][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.786    0.210/*         0.053/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[3][4] /D    1
UART_CLK(R)->UART_CLK(R)	0.652    0.210/*         0.052/*         U1_ClkDiv/\count_reg[2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.694    0.210/*         0.065/*         U0_UART/U0_UART_RX/U0_par_chk/par_err_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.728    0.210/*         0.053/*         U0_RegFile/\RdData_reg[2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.803    0.212/*         0.038/*         U0_RegFile/\regArr_reg[1][0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.693    0.212/*         0.065/*         U0_UART/U0_UART_RX/U0_edge_bit_counter/\bit_count_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.694    0.213/*         0.065/*         U0_UART/U0_UART_RX/U0_edge_bit_counter/\edge_count_reg[1] /SI    1
UART_TX_CLK(R)->UART_TX_CLK(R)	0.697    0.213/*         0.057/*         U0_UART/U0_UART_TX/U0_mux/OUT_reg/D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.694    0.214/*         0.065/*         U0_UART/U0_UART_RX/U0_stp_chk/stp_err_reg/SI    1
UART_TX_CLK(R)->UART_TX_CLK(R)	0.672    */0.214         */0.085         U0_UART/U0_UART_TX/U0_fsm/\current_state_reg[1] /D    1
UART_TX_CLK(R)->UART_TX_CLK(R)	0.700    0.214/*         0.057/*         U0_UART/U0_UART_TX/U0_fsm/\current_state_reg[2] /D    1
UART_CLK(R)->UART_CLK(R)	0.651    0.214/*         0.052/*         U1_ClkDiv/\count_reg[0] /D    1
UART_TX_CLK(R)->UART_TX_CLK(R)	0.670    */0.215         */0.085         U0_UART/U0_UART_TX/U0_fsm/\current_state_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.782    0.217/*         0.052/*         U0_RegFile/\regArr_reg[3][0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.775    0.217/*         0.052/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[1][1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.732    0.219/*         0.065/*         U0_UART_FIFO/u_fifo_wr/\w_ptr_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.796    0.219/*         0.054/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[3][5] /D    1
UART_CLK(R)->UART_CLK(R)	0.651    0.219/*         0.052/*         U1_ClkDiv/\count_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.694    0.219/*         0.065/*         U0_UART/U0_UART_RX/U0_strt_chk/strt_glitch_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.781    0.220/*         0.053/*         U0_RegFile/\RdData_reg[6] /D    1
UART_RX_CLK(R)->UART_RX_CLK(R)	0.695    0.221/*         0.052/*         U0_UART/U0_UART_RX/U0_data_sampling/sampled_bit_reg/D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.760    0.221/*         0.066/*         U0_UART_FIFO/u_fifo_wr/\w_ptr_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.781    0.221/*         0.053/*         U0_RegFile/\RdData_reg[7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.745    0.221/*         0.052/*         U0_UART_FIFO/u_fifo_wr/\gray_w_ptr_reg[2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.704    0.224/*         0.061/*         U0_UART_FIFO/u_fifo_rd/\gray_rd_ptr_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.746    */0.225         */0.080         U0_UART_FIFO/u_fifo_wr/\w_ptr_reg[2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.698    0.225/*         0.061/*         U0_UART/U0_UART_RX/U0_edge_bit_counter/\bit_count_reg[2] /SI    1
UART_RX_CLK(R)->UART_RX_CLK(R)	0.658    */0.225         */0.086         U0_UART/U0_UART_RX/U0_edge_bit_counter/\bit_count_reg[0] /D    1
UART_CLK(R)->UART_CLK(R)	0.652    0.226/*         0.050/*         U0_ClkDiv/odd_edge_tog_reg/D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.698    0.226/*         0.061/*         U0_UART/U0_UART_RX/U0_edge_bit_counter/\bit_count_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.703    0.226/*         0.062/*         U0_UART/U0_UART_TX/U0_mux/OUT_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.803    0.227/*         0.038/*         U0_RegFile/\regArr_reg[1][6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.779    0.227/*         0.052/*         U0_RegFile/\regArr_reg[3][4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.756    0.229/*         0.065/*         U0_RegFile/\regArr_reg[0][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.803    0.231/*         0.038/*         U0_RegFile/\regArr_reg[0][7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.740    0.233/*         0.052/*         U0_RegFile/\regArr_reg[3][6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.746    */0.233         */0.080         U0_UART_FIFO/u_fifo_wr/\w_ptr_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.697    0.236/*         0.062/*         U0_UART/U0_UART_RX/U0_uart_fsm/\current_state_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.780    0.236/*         0.052/*         U0_RegFile/\regArr_reg[3][3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.774    0.236/*         0.052/*         U0_RegFile/\regArr_reg[3][2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.742    0.238/*         0.049/*         U0_RegFile/\regArr_reg[3][5] /D    1
UART_RX_CLK(R)->UART_RX_CLK(R)	0.657    */0.238         */0.088         U0_UART/U0_UART_RX/U0_edge_bit_counter/\edge_count_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.741    0.241/*         0.052/*         U0_RegFile/\regArr_reg[3][7] /D    1
UART_CLK(R)->UART_CLK(R)	0.288    0.243/*         0.052/*         U1_ClkDiv/div_clk_reg/D    1
UART_TX_CLK(R)->UART_TX_CLK(R)	0.674    */0.244         */0.083         U0_UART/U0_UART_TX/U0_Serializer/\ser_count_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.702    0.244/*         0.064/*         U0_UART/U0_UART_TX/U0_Serializer/\DATA_V_reg[0] /SI    1
UART_RX_CLK(R)->UART_RX_CLK(R)	0.693    0.249/*         0.052/*         U0_UART/U0_UART_RX/U0_par_chk/par_err_reg/D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.735    0.250/*         0.053/*         U0_RegFile/\regArr_reg[3][1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.785    */0.251         */0.028         U0_RegFile/\regArr_reg[0][6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.788    0.252/*         0.052/*         U0_RegFile/\regArr_reg[2][1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.772    0.253/*         0.048/*         U0_RegFile/\regArr_reg[0][5] /SI    1
UART_CLK(R)->UART_CLK(R)	0.290    0.254/*         0.052/*         U0_ClkDiv/div_clk_reg/D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.775    0.254/*         0.054/*         U0_UART_FIFO/u_fifo_wr/\gray_w_ptr_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.764    0.260/*         0.061/*         U0_UART_FIFO/u_fifo_wr/\w_ptr_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.694    0.262/*         0.066/*         U0_UART/U0_UART_RX/U0_data_sampling/\Samples_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.755    0.263/*         0.061/*         U0_SYS_CTRL/\current_state_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.749    0.267/*         0.064/*         U0_RegFile/\regArr_reg[0][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.735    */0.268         */0.081         U0_SYS_CTRL/\current_state_reg[2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.775    0.268/*         0.063/*         U0_RegFile/\regArr_reg[2][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.745    0.270/*         0.052/*         U0_UART_FIFO/u_fifo_wr/\gray_w_ptr_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.797    0.270/*         0.043/*         U0_RegFile/\regArr_reg[2][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.702    0.271/*         0.062/*         U0_UART_FIFO/u_fifo_rd/\rd_ptr_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.774    0.274/*         0.052/*         U0_UART_FIFO/u_fifo_wr/\w_ptr_reg[1] /D    1
@(R)->SCAN_CLK(R)	0.640    0.274/*         0.070/*         U0_RST_SYNC/\sync_reg_reg[1] /RN    1
@(R)->SCAN_CLK(R)	0.640    0.275/*         0.070/*         U0_RST_SYNC/\sync_reg_reg[0] /RN    1
SCAN_CLK(R)->SCAN_CLK(R)	0.757    0.275/*         0.053/*         U0_SYS_CTRL/\current_state_reg[1] /D    1
UART_TX_CLK(R)->UART_TX_CLK(R)	0.699    0.277/*         0.054/*         U0_UART_FIFO/u_fifo_rd/\rd_ptr_reg[2] /D    1
UART_RX_CLK(R)->UART_RX_CLK(R)	0.692    0.277/*         0.053/*         U0_UART/U0_UART_RX/U0_edge_bit_counter/\edge_count_reg[5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.748    0.283/*         0.062/*         U0_SYS_CTRL/\current_state_reg[1] /SI    1
UART_RX_CLK(R)->UART_RX_CLK(R)	0.693    0.284/*         0.053/*         U0_UART/U0_UART_RX/U0_uart_fsm/\current_state_reg[0] /D    1
@(R)->SCAN_CLK(R)	0.788    0.284/*         0.062/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[3][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.774    0.286/*         0.063/*         U0_RegFile/\regArr_reg[2][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.766    0.286/*         0.046/*         U0_RegFile/\regArr_reg[0][6] /SI    1
@(R)->SCAN_CLK(R)	0.777    0.286/*         -0.068/*        U0_ClkDiv/odd_edge_tog_reg/SN    1
UART_RX_CLK(R)->UART_RX_CLK(R)	0.660    */0.286         */0.086         U0_UART/U0_UART_RX/U0_uart_fsm/\current_state_reg[2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.647    0.286/*         0.063/*         U1_ClkDiv/\count_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.755    0.289/*         0.052/*         U0_RegFile/\regArr_reg[0][0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.778    0.290/*         0.062/*         U0_RegFile/\regArr_reg[2][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.778    0.291/*         0.063/*         U0_RegFile/\regArr_reg[2][1] /SI    1
UART_RX_CLK(R)->UART_RX_CLK(R)	0.693    0.297/*         0.053/*         U0_UART/U0_UART_RX/U0_edge_bit_counter/\edge_count_reg[4] /D    1
UART_RX_CLK(R)->UART_RX_CLK(R)	0.660    */0.301         */0.085         U0_UART/U0_UART_RX/U0_edge_bit_counter/\edge_count_reg[1] /D    1
@(R)->SCAN_CLK(R)	0.752    0.302/*         0.060/*         U0_RegFile/\regArr_reg[6][4] /SI    1
UART_TX_CLK(R)->UART_TX_CLK(R)	0.701    0.303/*         0.052/*         U0_UART_FIFO/u_fifo_rd/\rd_ptr_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.778    0.305/*         0.042/*         U0_RegFile/\regArr_reg[0][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.782    0.306/*         0.038/*         U0_RegFile/\regArr_reg[0][4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.768    0.306/*         0.052/*         U0_RegFile/\regArr_reg[0][1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.758    0.310/*         0.063/*         U0_RegFile/\regArr_reg[0][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.768    0.315/*         0.053/*         U0_SYS_CTRL/\current_state_reg[3] /D    1
UART_TX_CLK(R)->UART_TX_CLK(R)	0.701    0.315/*         0.053/*         U0_UART_FIFO/u_fifo_rd/\gray_rd_ptr_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.784    0.317/*         0.052/*         U0_RegFile/\regArr_reg[2][5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.779    0.317/*         0.061/*         U0_RegFile/\regArr_reg[2][4] /SI    1
UART_RX_CLK(R)->UART_RX_CLK(R)	0.692    0.317/*         0.053/*         U0_UART/U0_UART_RX/U0_edge_bit_counter/\edge_count_reg[3] /D    1
UART_RX_CLK(R)->UART_RX_CLK(R)	0.692    0.319/*         0.054/*         U0_UART/U0_UART_RX/U0_edge_bit_counter/\edge_count_reg[2] /D    1
@(R)->SCAN_CLK(R)	0.732    0.319/*         0.065/*         U0_SYS_CTRL/\ALU_OUT_REG_reg[15] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.734    */0.320         */0.087         U0_ref_sync/enable_pulse_d_reg/D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.702    0.320/*         0.062/*         U0_UART_FIFO/u_fifo_rd/\rd_ptr_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.788    0.327/*         0.052/*         U0_RegFile/\regArr_reg[2][4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.760    0.331/*         0.052/*         U0_SYS_CTRL/\current_state_reg[0] /D    1
@(R)->SCAN_CLK(R)	0.779    0.337/*         0.060/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[0][2] /RN    1
REF_CLK(R)->ALU_CLK(R)	0.347    */0.338         */0.034         U0_ALU/\ALU_OUT_reg[0] /D    1
@(R)->SCAN_CLK(R)	0.779    0.338/*         0.060/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[0][1] /RN    1
SCAN_CLK(R)->SCAN_CLK(R)	0.786    0.338/*         0.052/*         U0_RegFile/\regArr_reg[2][6] /D    1
@(R)->SCAN_CLK(R)	0.779    0.339/*         0.060/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[3][4] /RN    1
@(R)->SCAN_CLK(R)	0.779    0.339/*         0.060/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[0][0] /RN    1
@(R)->SCAN_CLK(R)	0.779    0.340/*         0.060/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[2][4] /RN    1
SCAN_CLK(R)->SCAN_CLK(R)	0.791    0.340/*         0.048/*         U0_RegFile/\regArr_reg[2][0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.788    0.340/*         0.053/*         U0_RegFile/\regArr_reg[2][2] /D    1
@(R)->SCAN_CLK(R)	0.778    0.340/*         0.060/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[2][5] /RN    1
REF_CLK(R)->ALU_CLK(R)	0.327    0.341/*         0.053/*         U0_ALU/\ALU_OUT_reg[6] /D    1
@(R)->SCAN_CLK(R)	0.776    0.342/*         0.060/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[1][5] /RN    1
SCAN_CLK(R)->SCAN_CLK(R)	0.766    0.346/*         0.054/*         U0_RegFile/\regArr_reg[0][5] /D    1
@(R)->SCAN_CLK(R)	0.773    0.354/*         0.060/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[1][2] /RN    1
@(R)->SCAN_CLK(R)	0.772    0.355/*         0.060/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[2][2] /RN    1
@(R)->SCAN_CLK(R)	0.771    0.355/*         0.060/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[3][1] /RN    1
@(R)->SCAN_CLK(R)	0.762    0.355/*         0.060/*         U0_ref_sync/enable_flop_reg/RN    1
@(R)->SCAN_CLK(R)	0.762    0.356/*         0.060/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[1][4] /RN    1
@(R)->SCAN_CLK(R)	0.762    0.356/*         0.060/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[0][3] /RN    1
REF_CLK(R)->ALU_CLK(R)	0.294    */0.357         */0.087         U0_ALU/\ALU_OUT_reg[3] /D    1
@(R)->SCAN_CLK(R)	0.762    0.358/*         0.060/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[1][3] /RN    1
REF_CLK(R)->ALU_CLK(R)	0.327    0.359/*         0.054/*         U0_ALU/\ALU_OUT_reg[5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.775    0.362/*         0.060/*         U0_RegFile/\regArr_reg[3][0] /SI    1
REF_CLK(R)->ALU_CLK(R)	0.292    */0.362         */0.087         U0_ALU/\ALU_OUT_reg[2] /D    1
@(R)->SCAN_CLK(R)	0.761    0.362/*         0.060/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[3][3] /RN    1
@(R)->SCAN_CLK(R)	0.761    0.363/*         0.060/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[2][3] /RN    1
@(R)->SCAN_CLK(R)	0.762    0.363/*         0.060/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[3][2] /RN    1
@(R)->SCAN_CLK(R)	0.766    0.364/*         0.060/*         U0_UART_FIFO/u_fifo_wr/\w_ptr_reg[1] /RN    1
SCAN_CLK(R)->SCAN_CLK(R)	0.761    0.365/*         0.052/*         U0_RegFile/\regArr_reg[0][2] /D    1
REF_CLK(R)->ALU_CLK(R)	0.326    0.365/*         0.054/*         U0_ALU/\ALU_OUT_reg[7] /D    1
@(R)->SCAN_CLK(R)	0.761    0.366/*         0.060/*         U0_SYS_CTRL/\current_state_reg[3] /RN    1
@(R)->SCAN_CLK(R)	0.761    0.367/*         0.060/*         U0_ref_sync/\sync_bus_reg[0] /RN    1
@(R)->SCAN_CLK(R)	0.761    0.367/*         0.060/*         U0_ref_sync/\sync_bus_reg[1] /RN    1
@(R)->SCAN_CLK(R)	0.763    0.367/*         0.060/*         U0_ref_sync/\sync_bus_reg[6] /RN    1
@(R)->SCAN_CLK(R)	0.761    0.368/*         0.060/*         U0_ref_sync/enable_pulse_d_reg/RN    1
@(R)->SCAN_CLK(R)	0.756    0.368/*         0.060/*         U0_SYS_CTRL/\current_state_reg[2] /RN    1
@(R)->SCAN_CLK(R)	0.763    0.369/*         0.060/*         U0_ref_sync/\sync_reg_reg[0] /RN    1
@(R)->SCAN_CLK(R)	0.771    0.369/*         0.067/*         U0_SYS_CTRL/\ALU_OUT_REG_reg[9] /RN    1
@(R)->SCAN_CLK(R)	0.763    0.369/*         0.060/*         U0_ref_sync/\sync_bus_reg[7] /RN    1
@(R)->SCAN_CLK(R)	0.699    0.371/*         0.065/*         U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[3][0] /RN    1
@(R)->SCAN_CLK(R)	0.701    0.371/*         0.065/*         U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[2][1] /RN    1
SCAN_CLK(R)->SCAN_CLK(R)	0.768    0.371/*         0.052/*         U0_RegFile/\regArr_reg[0][3] /D    1
@(R)->SCAN_CLK(R)	0.699    0.371/*         0.065/*         U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[3][1] /RN    1
@(R)->SCAN_CLK(R)	0.762    0.372/*         0.060/*         U0_ref_sync/\sync_bus_reg[5] /RN    1
@(R)->SCAN_CLK(R)	0.701    0.372/*         0.065/*         U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[2][0] /RN    1
@(R)->SCAN_CLK(R)	0.762    0.372/*         0.060/*         U0_ref_sync/\sync_bus_reg[4] /RN    1
@(R)->SCAN_CLK(R)	0.701    0.372/*         0.065/*         U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[1][1] /RN    1
@(R)->SCAN_CLK(R)	0.759    0.372/*         0.064/*         U0_ref_sync/\sync_reg_reg[1] /RN    1
@(R)->SCAN_CLK(R)	0.753    0.372/*         0.060/*         U0_SYS_CTRL/\current_state_reg[0] /RN    1
@(R)->SCAN_CLK(R)	0.701    0.373/*         0.065/*         U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[0][0] /RN    1
@(R)->SCAN_CLK(R)	0.701    0.373/*         0.065/*         U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[1][0] /RN    1
SCAN_CLK(R)->SCAN_CLK(R)	0.787    0.373/*         0.053/*         U0_RegFile/\regArr_reg[2][3] /D    1
@(R)->SCAN_CLK(R)	0.701    0.373/*         0.065/*         U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[0][1] /RN    1
@(R)->SCAN_CLK(R)	0.700    0.374/*         0.065/*         U0_UART_FIFO/u_fifo_rd/\gray_rd_ptr_reg[2] /RN    1
@(R)->SCAN_CLK(R)	0.762    0.374/*         0.060/*         U0_ref_sync/\sync_bus_reg[2] /RN    1
@(R)->SCAN_CLK(R)	0.762    0.375/*         0.059/*         U0_ref_sync/\sync_bus_reg[3] /RN    1
@(R)->SCAN_CLK(R)	0.750    0.375/*         0.060/*         U0_SYS_CTRL/\current_state_reg[1] /RN    1
@(R)->SCAN_CLK(R)	0.700    0.375/*         0.065/*         U0_UART_FIFO/u_fifo_rd/\gray_rd_ptr_reg[1] /RN    1
@(R)->SCAN_CLK(R)	0.701    0.375/*         0.065/*         U0_UART_FIFO/u_fifo_rd/\gray_rd_ptr_reg[3] /RN    1
@(R)->SCAN_CLK(R)	0.700    0.376/*         0.065/*         U0_UART_FIFO/u_fifo_rd/\gray_rd_ptr_reg[0] /RN    1
@(R)->SCAN_CLK(R)	0.700    0.377/*         0.064/*         U0_UART_FIFO/u_fifo_rd/\rd_ptr_reg[3] /RN    1
@(R)->SCAN_CLK(R)	0.700    0.377/*         0.064/*         U0_UART_FIFO/u_fifo_rd/\rd_ptr_reg[2] /RN    1
REF_CLK(R)->ALU_CLK(R)	0.291    */0.378         */0.088         U0_ALU/OUT_VALID_reg/D    1
@(R)->SCAN_CLK(R)	0.699    0.378/*         0.064/*         U0_UART_FIFO/u_fifo_rd/\rd_ptr_reg[0] /RN    1
@(R)->SCAN_CLK(R)	0.698    0.379/*         0.066/*         U0_UART_FIFO/u_fifo_rd/\rd_ptr_reg[1] /RN    1
@(R)->SCAN_CLK(R)	0.697    0.381/*         0.064/*         U0_PULSE_GEN/pls_flop_reg/RN    1
REF_CLK(R)->ALU_CLK(R)	0.291    */0.381         */0.089         U0_ALU/\ALU_OUT_reg[1] /D    1
REF_CLK(R)->ALU_CLK(R)	0.298    */0.383         */0.082         U0_ALU/\ALU_OUT_reg[8] /D    1
REF_CLK(R)->ALU_CLK(R)	0.327    0.386/*         0.054/*         U0_ALU/\ALU_OUT_reg[4] /D    1
@(R)->SCAN_CLK(R)	0.745    0.389/*         0.060/*         U0_RegFile/RdData_VLD_reg/RN    1
@(R)->SCAN_CLK(R)	0.738    0.396/*         0.068/*         U0_SYS_CTRL/\RF_ADDR_REG_reg[3] /RN    1
@(R)->SCAN_CLK(R)	0.738    0.396/*         0.068/*         U0_SYS_CTRL/\RF_ADDR_REG_reg[0] /RN    1
@(R)->SCAN_CLK(R)	0.734    0.400/*         0.068/*         U0_SYS_CTRL/\RF_ADDR_REG_reg[2] /RN    1
@(R)->SCAN_CLK(R)	0.732    0.400/*         0.061/*         U0_RegFile/\regArr_reg[3][7] /RN    1
@(R)->SCAN_CLK(R)	0.733    0.400/*         0.061/*         U0_RegFile/\RdData_reg[1] /RN    1
SCAN_CLK(R)->SCAN_CLK(R)	0.792    0.401/*         0.048/*         U0_RegFile/\regArr_reg[2][7] /D    1
@(R)->SCAN_CLK(R)	0.736    0.403/*         0.060/*         U0_SYS_CTRL/\ALU_OUT_REG_reg[7] /RN    1
@(R)->SCAN_CLK(R)	0.736    0.403/*         0.060/*         U0_SYS_CTRL/\ALU_OUT_REG_reg[6] /RN    1
@(R)->SCAN_CLK(R)	0.728    0.405/*         0.068/*         U0_SYS_CTRL/\RF_ADDR_REG_reg[1] /RN    1
@(R)->SCAN_CLK(R)	0.729    0.408/*         0.068/*         U0_SYS_CTRL/\ALU_OUT_REG_reg[15] /RN    1
@(R)->SCAN_CLK(R)	0.729    0.409/*         0.068/*         U0_SYS_CTRL/\ALU_OUT_REG_reg[13] /RN    1
@(R)->SCAN_CLK(R)	0.729    0.409/*         0.068/*         U0_SYS_CTRL/\ALU_OUT_REG_reg[14] /RN    1
@(R)->SCAN_CLK(R)	0.729    0.409/*         0.068/*         U0_SYS_CTRL/\ALU_OUT_REG_reg[8] /RN    1
@(R)->SCAN_CLK(R)	0.729    0.411/*         0.068/*         U0_SYS_CTRL/\ALU_OUT_REG_reg[10] /RN    1
@(R)->SCAN_CLK(R)	0.647    0.416/*         0.062/*         U0_ClkDiv/\count_reg[0] /RN    1
@(R)->SCAN_CLK(R)	0.647    0.419/*         0.062/*         U0_ClkDiv/\count_reg[1] /RN    1
@(R)->SCAN_CLK(R)	0.647    0.419/*         0.062/*         U0_ClkDiv/\count_reg[2] /RN    1
@(R)->SCAN_CLK(R)	0.648    0.427/*         0.062/*         U0_ClkDiv/\count_reg[4] /RN    1
@(R)->SCAN_CLK(R)	0.648    0.427/*         0.062/*         U0_ClkDiv/\count_reg[5] /RN    1
@(R)->SCAN_CLK(R)	0.648    0.428/*         0.062/*         U0_ClkDiv/\count_reg[6] /RN    1
@(R)->SCAN_CLK(R)	0.648    0.428/*         0.062/*         U0_ClkDiv/\count_reg[3] /RN    1
REF_CLK(R)->REF_CLK(R)	0.300    */0.446         */-0.048        U0_CLK_GATE/U0_TLATNCAX12M/E    1
REF_CLK(R)->ALU_CLK(R)	0.299    */0.485         */0.082         U0_ALU/\ALU_OUT_reg[12] /D    1
REF_CLK(R)->ALU_CLK(R)	0.299    */0.486         */0.082         U0_ALU/\ALU_OUT_reg[9] /D    1
REF_CLK(R)->ALU_CLK(R)	0.299    */0.486         */0.082         U0_ALU/\ALU_OUT_reg[13] /D    1
REF_CLK(R)->ALU_CLK(R)	0.299    */0.486         */0.082         U0_ALU/\ALU_OUT_reg[14] /D    1
REF_CLK(R)->ALU_CLK(R)	0.299    */0.487         */0.082         U0_ALU/\ALU_OUT_reg[11] /D    1
REF_CLK(R)->ALU_CLK(R)	0.299    */0.488         */0.082         U0_ALU/\ALU_OUT_reg[10] /D    1
REF_CLK(R)->ALU_CLK(R)	0.299    */0.489         */0.082         U0_ALU/\ALU_OUT_reg[15] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.285    0.513/*         0.062/*         U1_ClkDiv/div_clk_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.286    0.520/*         0.063/*         U0_ClkDiv/div_clk_reg/SI    1
REF_CLK(R)->ALU_CLK(R)	0.318    0.614/*         0.060/*         U0_ALU/OUT_VALID_reg/RN    1
@(R)->SCAN_CLK(R)	0.788    0.679/*         -0.078/*        U1_ClkDiv/odd_edge_tog_reg/SN    1
@(R)->SCAN_CLK(R)	0.701    0.700/*         0.059/*         U0_UART/U0_UART_RX/U0_deserializer/\P_DATA_reg[3] /RN    1
@(R)->SCAN_CLK(R)	0.702    0.704/*         0.059/*         U0_UART/U0_UART_RX/U0_deserializer/\P_DATA_reg[5] /RN    1
@(R)->SCAN_CLK(R)	0.702    0.715/*         0.058/*         U0_UART/U0_UART_RX/U0_deserializer/\P_DATA_reg[7] /RN    1
@(R)->SCAN_CLK(R)	0.702    0.719/*         0.058/*         U0_UART/U0_UART_RX/U0_data_sampling/sampled_bit_reg/RN    1
@(R)->SCAN_CLK(R)	0.702    0.720/*         0.058/*         U0_UART/U0_UART_RX/U0_data_sampling/\Samples_reg[2] /RN    1
@(R)->SCAN_CLK(R)	0.702    0.720/*         0.058/*         U0_UART/U0_UART_RX/U0_data_sampling/\Samples_reg[0] /RN    1
@(R)->SCAN_CLK(R)	0.702    0.720/*         0.058/*         U0_UART/U0_UART_RX/U0_data_sampling/\Samples_reg[1] /RN    1
@(R)->SCAN_CLK(R)	0.702    0.722/*         0.058/*         U0_UART/U0_UART_RX/U0_deserializer/\P_DATA_reg[6] /RN    1
@(R)->SCAN_CLK(R)	0.702    0.729/*         0.058/*         U0_UART/U0_UART_RX/U0_deserializer/\P_DATA_reg[0] /RN    1
@(R)->SCAN_CLK(R)	0.701    0.732/*         0.058/*         U0_UART/U0_UART_RX/U0_uart_fsm/\current_state_reg[2] /RN    1
@(R)->SCAN_CLK(R)	0.702    0.733/*         0.058/*         U0_UART/U0_UART_RX/U0_deserializer/\P_DATA_reg[2] /RN    1
@(R)->SCAN_CLK(R)	0.702    0.733/*         0.058/*         U0_UART/U0_UART_RX/U0_deserializer/\P_DATA_reg[1] /RN    1
@(R)->SCAN_CLK(R)	0.909    0.737/*         -0.070/*        U0_RegFile/\regArr_reg[2][0] /SN    1
@(R)->SCAN_CLK(R)	0.701    0.741/*         0.058/*         U0_UART/U0_UART_RX/U0_uart_fsm/\current_state_reg[0] /RN    1
@(R)->SCAN_CLK(R)	0.701    0.745/*         0.058/*         U0_UART/U0_UART_RX/U0_strt_chk/strt_glitch_reg/RN    1
@(R)->SCAN_CLK(R)	0.701    0.745/*         0.058/*         U0_UART/U0_UART_RX/U0_deserializer/\P_DATA_reg[4] /RN    1
@(R)->SCAN_CLK(R)	0.708    0.747/*         0.057/*         U0_UART/U0_UART_TX/U0_parity_calc/\DATA_V_reg[4] /RN    1
@(R)->SCAN_CLK(R)	0.707    0.748/*         0.057/*         U0_UART/U0_UART_TX/U0_parity_calc/\DATA_V_reg[7] /RN    1
@(R)->SCAN_CLK(R)	0.707    0.748/*         0.057/*         U0_UART/U0_UART_TX/U0_parity_calc/parity_reg/RN    1
@(R)->SCAN_CLK(R)	0.909    0.749/*         -0.068/*        U0_RegFile/\regArr_reg[1][1] /RN    1
@(R)->SCAN_CLK(R)	0.702    0.751/*         0.057/*         U0_UART/U0_UART_RX/U0_par_chk/par_err_reg/RN    1
@(R)->SCAN_CLK(R)	0.909    0.752/*         -0.068/*        U0_RegFile/\regArr_reg[1][4] /RN    1
@(R)->SCAN_CLK(R)	0.701    0.754/*         0.057/*         U0_UART/U0_UART_RX/U0_uart_fsm/\current_state_reg[1] /RN    1
@(R)->SCAN_CLK(R)	0.702    0.755/*         0.057/*         U0_UART/U0_UART_RX/U0_stp_chk/stp_err_reg/RN    1
@(R)->SCAN_CLK(R)	0.706    0.757/*         0.057/*         U0_PULSE_GEN/rcv_flop_reg/RN    1
@(R)->SCAN_CLK(R)	0.707    0.760/*         0.057/*         U0_UART/U0_UART_TX/U0_parity_calc/\DATA_V_reg[5] /RN    1
@(R)->SCAN_CLK(R)	0.918    0.762/*         -0.077/*        U0_RegFile/\regArr_reg[0][7] /RN    1
@(R)->SCAN_CLK(R)	0.918    0.762/*         -0.077/*        U0_RegFile/\regArr_reg[1][0] /RN    1
@(R)->SCAN_CLK(R)	0.708    0.763/*         0.057/*         U0_UART/U0_UART_TX/U0_mux/OUT_reg/RN    1
@(R)->SCAN_CLK(R)	0.918    0.764/*         -0.077/*        U0_RegFile/\regArr_reg[1][6] /RN    1
@(R)->SCAN_CLK(R)	0.910    0.769/*         -0.069/*        U0_RegFile/\regArr_reg[1][5] /RN    1
@(R)->SCAN_CLK(R)	0.709    0.770/*         0.057/*         U0_UART/U0_UART_TX/U0_parity_calc/\DATA_V_reg[6] /RN    1
@(R)->SCAN_CLK(R)	0.710    0.771/*         0.057/*         U0_UART/U0_UART_TX/U0_Serializer/\DATA_V_reg[5] /RN    1
@(R)->SCAN_CLK(R)	0.709    0.772/*         0.057/*         U0_UART/U0_UART_TX/U0_Serializer/\DATA_V_reg[6] /RN    1
@(R)->SCAN_CLK(R)	0.709    0.772/*         0.057/*         U0_UART/U0_UART_TX/U0_Serializer/\DATA_V_reg[7] /RN    1
@(R)->SCAN_CLK(R)	0.710    0.773/*         0.057/*         U0_UART/U0_UART_TX/U0_parity_calc/\DATA_V_reg[3] /RN    1
@(R)->SCAN_CLK(R)	0.710    0.776/*         0.057/*         U0_UART/U0_UART_TX/U0_Serializer/\DATA_V_reg[4] /RN    1
@(R)->SCAN_CLK(R)	0.710    0.778/*         0.057/*         U0_UART/U0_UART_TX/U0_Serializer/\DATA_V_reg[3] /RN    1
@(R)->SCAN_CLK(R)	0.710    0.780/*         0.057/*         U0_UART/U0_UART_TX/U0_Serializer/\DATA_V_reg[2] /RN    1
@(R)->SCAN_CLK(R)	0.711    0.781/*         0.057/*         U0_UART/U0_UART_TX/U0_Serializer/\ser_count_reg[0] /RN    1
@(R)->SCAN_CLK(R)	0.283    0.781/*         0.066/*         U0_ClkDiv/div_clk_reg/RN    1
@(R)->SCAN_CLK(R)	0.710    0.782/*         0.057/*         U0_UART/U0_UART_TX/U0_parity_calc/\DATA_V_reg[2] /RN    1
@(R)->SCAN_CLK(R)	0.711    0.782/*         0.057/*         U0_UART/U0_UART_TX/U0_fsm/busy_reg/RN    1
@(R)->SCAN_CLK(R)	0.709    0.783/*         0.057/*         U0_UART/U0_UART_TX/U0_fsm/\current_state_reg[0] /RN    1
@(R)->SCAN_CLK(R)	0.708    0.783/*         0.057/*         U0_UART/U0_UART_TX/U0_Serializer/\DATA_V_reg[1] /RN    1
@(R)->SCAN_CLK(R)	0.709    0.783/*         0.057/*         U0_UART/U0_UART_TX/U0_parity_calc/\DATA_V_reg[0] /RN    1
@(R)->SCAN_CLK(R)	0.711    0.783/*         0.057/*         U0_UART/U0_UART_TX/U0_Serializer/\ser_count_reg[2] /RN    1
@(R)->SCAN_CLK(R)	0.711    0.783/*         0.057/*         U0_UART/U0_UART_TX/U0_Serializer/\ser_count_reg[1] /RN    1
@(R)->SCAN_CLK(R)	0.708    0.784/*         0.057/*         U0_UART/U0_UART_TX/U0_Serializer/\DATA_V_reg[0] /RN    1
@(R)->SCAN_CLK(R)	0.708    0.784/*         0.057/*         U0_UART/U0_UART_TX/U0_parity_calc/\DATA_V_reg[1] /RN    1
@(R)->SCAN_CLK(R)	0.879    0.784/*         -0.067/*        U0_RegFile/\regArr_reg[1][2] /RN    1
@(R)->SCAN_CLK(R)	0.711    0.785/*         0.057/*         U0_UART/U0_UART_TX/U0_fsm/\current_state_reg[1] /RN    1
@(R)->SCAN_CLK(R)	0.711    0.787/*         0.057/*         U0_UART/U0_UART_TX/U0_fsm/\current_state_reg[2] /RN    1
@(R)->SCAN_CLK(R)	0.876    0.795/*         -0.068/*        U0_RegFile/\regArr_reg[1][3] /RN    1
@(R)->SCAN_CLK(R)	0.702    0.795/*         0.058/*         U0_UART/U0_UART_RX/U0_edge_bit_counter/\edge_count_reg[1] /RN    1
@(R)->SCAN_CLK(R)	0.702    0.797/*         0.058/*         U0_UART/U0_UART_RX/U0_edge_bit_counter/\edge_count_reg[2] /RN    1
@(R)->SCAN_CLK(R)	0.702    0.798/*         0.058/*         U0_UART/U0_UART_RX/U0_edge_bit_counter/\edge_count_reg[3] /RN    1
@(R)->SCAN_CLK(R)	0.900    0.799/*         -0.079/*        U0_RegFile/\regArr_reg[0][5] /RN    1
@(R)->SCAN_CLK(R)	0.702    0.799/*         0.058/*         U0_UART/U0_UART_RX/U0_edge_bit_counter/\edge_count_reg[5] /RN    1
@(R)->SCAN_CLK(R)	0.702    0.799/*         0.058/*         U0_UART/U0_UART_RX/U0_edge_bit_counter/\edge_count_reg[4] /RN    1
@(R)->SCAN_CLK(R)	0.701    0.800/*         0.058/*         U0_UART/U0_UART_RX/U0_edge_bit_counter/\edge_count_reg[0] /RN    1
@(R)->SCAN_CLK(R)	0.701    0.800/*         0.058/*         U0_UART/U0_UART_RX/U0_edge_bit_counter/\bit_count_reg[2] /RN    1
@(R)->SCAN_CLK(R)	0.701    0.802/*         0.058/*         U0_UART/U0_UART_RX/U0_edge_bit_counter/\bit_count_reg[1] /RN    1
@(R)->SCAN_CLK(R)	0.701    0.802/*         0.058/*         U0_UART/U0_UART_RX/U0_edge_bit_counter/\bit_count_reg[0] /RN    1
@(R)->SCAN_CLK(R)	0.892    0.806/*         -0.079/*        U0_RegFile/\regArr_reg[0][6] /RN    1
@(R)->SCAN_CLK(R)	0.693    0.809/*         0.065/*         U0_UART/U0_UART_RX/U0_edge_bit_counter/\bit_count_reg[3] /RN    1
@(R)->SCAN_CLK(R)	0.897    0.809/*         -0.076/*        U0_RegFile/\regArr_reg[0][4] /RN    1
@(R)->SCAN_CLK(R)	0.657    0.821/*         0.054/*         U1_ClkDiv/\count_reg[6] /RN    1
@(R)->SCAN_CLK(R)	0.657    0.822/*         0.054/*         U1_ClkDiv/\count_reg[5] /RN    1
@(R)->SCAN_CLK(R)	0.657    0.823/*         0.054/*         U1_ClkDiv/\count_reg[4] /RN    1
@(R)->SCAN_CLK(R)	0.656    0.823/*         0.054/*         U1_ClkDiv/\count_reg[3] /RN    1
@(R)->SCAN_CLK(R)	0.656    0.824/*         0.054/*         U1_ClkDiv/\count_reg[2] /RN    1
@(R)->SCAN_CLK(R)	0.656    0.824/*         0.054/*         U1_ClkDiv/\count_reg[1] /RN    1
@(R)->SCAN_CLK(R)	0.656    0.825/*         0.054/*         U1_ClkDiv/\count_reg[0] /RN    1
@(R)->SCAN_CLK(R)	0.779    0.860/*         0.061/*         U0_RegFile/\regArr_reg[2][3] /RN    1
@(R)->SCAN_CLK(R)	0.780    0.866/*         0.061/*         U0_RegFile/\regArr_reg[2][1] /RN    1
@(R)->SCAN_CLK(R)	0.780    0.870/*         0.061/*         U0_RegFile/\regArr_reg[2][2] /RN    1
@(R)->SCAN_CLK(R)	0.783    0.880/*         0.060/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[3][0] /RN    1
@(R)->SCAN_CLK(R)	0.783    0.882/*         0.060/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[2][0] /RN    1
@(R)->SCAN_CLK(R)	0.783    0.882/*         0.060/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[0][7] /RN    1
@(R)->SCAN_CLK(R)	0.766    0.882/*         0.061/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[1][1] /RN    1
@(R)->SCAN_CLK(R)	0.792    0.886/*         0.059/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[4][7] /RN    1
@(R)->SCAN_CLK(R)	0.783    0.887/*         0.060/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[2][7] /RN    1
@(R)->SCAN_CLK(R)	0.779    0.887/*         0.060/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[1][0] /RN    1
@(R)->SCAN_CLK(R)	0.779    0.887/*         0.060/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[2][1] /RN    1
@(R)->SCAN_CLK(R)	0.778    0.888/*         0.060/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[1][6] /RN    1
@(R)->SCAN_CLK(R)	0.783    0.888/*         0.060/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[6][0] /RN    1
@(R)->SCAN_CLK(R)	0.765    0.890/*         0.061/*         U0_UART_FIFO/u_fifo_wr/\w_ptr_reg[0] /RN    1
@(R)->SCAN_CLK(R)	0.769    0.890/*         0.061/*         U0_UART_FIFO/u_fifo_wr/\gray_w_ptr_reg[0] /RN    1
@(R)->SCAN_CLK(R)	0.789    0.893/*         0.059/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[4][0] /RN    1
@(R)->SCAN_CLK(R)	0.783    0.893/*         0.059/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[5][0] /RN    1
@(R)->SCAN_CLK(R)	0.783    0.894/*         0.059/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[7][0] /RN    1
@(R)->SCAN_CLK(R)	0.783    0.895/*         0.059/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[5][7] /RN    1
@(R)->SCAN_CLK(R)	0.789    0.900/*         0.059/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[5][1] /RN    1
@(R)->SCAN_CLK(R)	0.783    0.901/*         0.059/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[3][7] /RN    1
@(R)->SCAN_CLK(R)	0.791    0.901/*         0.059/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[7][2] /RN    1
@(R)->SCAN_CLK(R)	0.791    0.901/*         0.059/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[5][2] /RN    1
@(R)->SCAN_CLK(R)	0.791    0.901/*         0.059/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[4][2] /RN    1
@(R)->SCAN_CLK(R)	0.791    0.901/*         0.059/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[3][5] /RN    1
@(R)->SCAN_CLK(R)	0.791    0.901/*         0.059/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[4][3] /RN    1
@(R)->SCAN_CLK(R)	0.782    0.901/*         0.059/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[2][6] /RN    1
@(R)->SCAN_CLK(R)	0.789    0.903/*         0.059/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[6][2] /RN    1
@(R)->SCAN_CLK(R)	0.781    0.903/*         0.059/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[1][7] /RN    1
@(R)->SCAN_CLK(R)	0.790    0.904/*         0.059/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[5][3] /RN    1
@(R)->SCAN_CLK(R)	0.792    0.904/*         0.059/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[7][3] /RN    1
@(R)->SCAN_CLK(R)	0.787    0.905/*         0.059/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[4][1] /RN    1
@(R)->SCAN_CLK(R)	0.789    0.905/*         0.059/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[6][1] /RN    1
@(R)->SCAN_CLK(R)	0.789    0.906/*         0.059/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[7][1] /RN    1
@(R)->SCAN_CLK(R)	0.792    0.906/*         0.059/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[4][4] /RN    1
@(R)->SCAN_CLK(R)	0.792    0.906/*         0.059/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[7][4] /RN    1
@(R)->SCAN_CLK(R)	0.786    0.907/*         0.059/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[0][6] /RN    1
@(R)->SCAN_CLK(R)	0.793    0.907/*         0.059/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[6][4] /RN    1
@(R)->SCAN_CLK(R)	0.791    0.907/*         0.059/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[6][3] /RN    1
@(R)->SCAN_CLK(R)	0.793    0.907/*         0.059/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[5][4] /RN    1
@(R)->SCAN_CLK(R)	0.794    0.908/*         0.059/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[5][5] /RN    1
@(R)->SCAN_CLK(R)	0.794    0.908/*         0.059/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[5][6] /RN    1
@(R)->SCAN_CLK(R)	0.794    0.908/*         0.059/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[7][6] /RN    1
@(R)->SCAN_CLK(R)	0.794    0.908/*         0.059/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[6][6] /RN    1
@(R)->SCAN_CLK(R)	0.794    0.908/*         0.059/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[7][5] /RN    1
@(R)->SCAN_CLK(R)	0.794    0.908/*         0.059/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[6][5] /RN    1
@(R)->SCAN_CLK(R)	0.794    0.909/*         0.059/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[6][7] /RN    1
@(R)->SCAN_CLK(R)	0.794    0.909/*         0.059/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[7][7] /RN    1
@(R)->SCAN_CLK(R)	0.793    0.909/*         0.059/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[4][6] /RN    1
@(R)->SCAN_CLK(R)	0.793    0.909/*         0.059/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[4][5] /RN    1
@(R)->SCAN_CLK(R)	0.779    0.913/*         0.059/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[3][6] /RN    1
@(R)->SCAN_CLK(R)	0.779    0.914/*         0.059/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[0][5] /RN    1
@(R)->SCAN_CLK(R)	0.779    0.914/*         0.059/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[0][4] /RN    1
@(R)->SCAN_CLK(R)	0.766    0.915/*         0.059/*         U0_UART_FIFO/u_fifo_wr/\w_ptr_reg[2] /RN    1
@(R)->SCAN_CLK(R)	0.750    0.919/*         0.060/*         U0_RegFile/\regArr_reg[6][7] /RN    1
@(R)->SCAN_CLK(R)	0.754    0.921/*         0.060/*         U0_RegFile/\regArr_reg[4][6] /RN    1
@(R)->SCAN_CLK(R)	0.747    0.921/*         0.060/*         U0_RegFile/\regArr_reg[0][0] /RN    1
@(R)->SCAN_CLK(R)	0.753    0.922/*         0.060/*         U0_RegFile/\regArr_reg[4][7] /RN    1
@(R)->SCAN_CLK(R)	0.745    0.922/*         0.060/*         U0_RegFile/\regArr_reg[7][7] /RN    1
@(R)->SCAN_CLK(R)	0.752    0.923/*         0.060/*         U0_RegFile/\regArr_reg[5][7] /RN    1
@(R)->SCAN_CLK(R)	0.752    0.924/*         0.060/*         U0_RegFile/\regArr_reg[5][6] /RN    1
@(R)->SCAN_CLK(R)	0.753    0.932/*         0.060/*         U0_RegFile/\regArr_reg[6][6] /RN    1
@(R)->SCAN_CLK(R)	0.753    0.933/*         0.060/*         U0_RegFile/\regArr_reg[6][4] /RN    1
@(R)->SCAN_CLK(R)	0.769    0.937/*         0.060/*         U0_RegFile/\regArr_reg[10][6] /RN    1
@(R)->SCAN_CLK(R)	0.769    0.938/*         0.060/*         U0_RegFile/\regArr_reg[10][4] /RN    1
@(R)->SCAN_CLK(R)	0.753    0.938/*         0.060/*         U0_RegFile/\regArr_reg[6][5] /RN    1
@(R)->SCAN_CLK(R)	0.761    0.939/*         0.060/*         U0_RegFile/\regArr_reg[0][1] /RN    1
@(R)->SCAN_CLK(R)	0.769    0.939/*         0.060/*         U0_RegFile/\regArr_reg[11][5] /RN    1
@(R)->SCAN_CLK(R)	0.758    0.940/*         0.060/*         U0_RegFile/\regArr_reg[7][6] /RN    1
@(R)->SCAN_CLK(R)	0.769    0.940/*         0.060/*         U0_RegFile/\regArr_reg[11][4] /RN    1
@(R)->SCAN_CLK(R)	0.758    0.940/*         0.060/*         U0_RegFile/\regArr_reg[4][5] /RN    1
@(R)->SCAN_CLK(R)	0.758    0.941/*         0.060/*         U0_RegFile/\regArr_reg[6][1] /RN    1
@(R)->SCAN_CLK(R)	0.761    0.941/*         0.060/*         U0_RegFile/\regArr_reg[0][3] /RN    1
@(R)->SCAN_CLK(R)	0.758    0.941/*         0.060/*         U0_RegFile/\regArr_reg[5][1] /RN    1
@(R)->SCAN_CLK(R)	0.758    0.941/*         0.060/*         U0_RegFile/\regArr_reg[4][1] /RN    1
@(R)->SCAN_CLK(R)	0.760    0.941/*         0.060/*         U0_RegFile/\regArr_reg[5][4] /RN    1
@(R)->SCAN_CLK(R)	0.760    0.942/*         0.060/*         U0_RegFile/\regArr_reg[7][5] /RN    1
@(R)->SCAN_CLK(R)	0.753    0.943/*         0.060/*         U0_RegFile/\regArr_reg[5][5] /RN    1
@(R)->SCAN_CLK(R)	0.760    0.944/*         0.060/*         U0_RegFile/\regArr_reg[5][3] /RN    1
@(R)->SCAN_CLK(R)	0.756    0.944/*         0.060/*         U0_RegFile/\regArr_reg[5][0] /RN    1
@(R)->SCAN_CLK(R)	0.759    0.944/*         0.060/*         U0_RegFile/\regArr_reg[7][2] /RN    1
@(R)->SCAN_CLK(R)	0.760    0.945/*         0.060/*         U0_RegFile/\regArr_reg[6][2] /RN    1
@(R)->SCAN_CLK(R)	0.755    0.945/*         0.060/*         U0_RegFile/\regArr_reg[7][1] /RN    1
@(R)->SCAN_CLK(R)	0.753    0.945/*         0.060/*         U0_RegFile/\regArr_reg[0][2] /RN    1
@(R)->SCAN_CLK(R)	0.759    0.945/*         0.060/*         U0_RegFile/\regArr_reg[5][2] /RN    1
@(R)->SCAN_CLK(R)	0.755    0.945/*         0.060/*         U0_RegFile/\regArr_reg[6][0] /RN    1
@(R)->SCAN_CLK(R)	0.758    0.945/*         0.060/*         U0_RegFile/\regArr_reg[4][2] /RN    1
@(R)->SCAN_CLK(R)	0.760    0.945/*         0.060/*         U0_RegFile/\regArr_reg[7][4] /RN    1
@(R)->SCAN_CLK(R)	0.760    0.945/*         0.060/*         U0_RegFile/\regArr_reg[4][4] /RN    1
@(R)->SCAN_CLK(R)	0.760    0.946/*         0.060/*         U0_RegFile/\regArr_reg[6][3] /RN    1
@(R)->SCAN_CLK(R)	0.755    0.946/*         0.060/*         U0_RegFile/\regArr_reg[7][0] /RN    1
@(R)->SCAN_CLK(R)	0.755    0.946/*         0.060/*         U0_RegFile/\regArr_reg[15][7] /RN    1
@(R)->SCAN_CLK(R)	0.736    0.946/*         0.061/*         U0_UART_FIFO/u_fifo_wr/\w_ptr_reg[3] /RN    1
@(R)->SCAN_CLK(R)	0.759    0.946/*         0.060/*         U0_RegFile/\regArr_reg[7][3] /RN    1
@(R)->SCAN_CLK(R)	0.759    0.947/*         0.060/*         U0_RegFile/\regArr_reg[4][3] /RN    1
@(R)->SCAN_CLK(R)	0.764    0.947/*         0.060/*         U0_RegFile/\regArr_reg[10][3] /RN    1
@(R)->SCAN_CLK(R)	0.765    0.947/*         0.060/*         U0_RegFile/\regArr_reg[11][6] /RN    1
@(R)->SCAN_CLK(R)	0.764    0.948/*         0.060/*         U0_RegFile/\regArr_reg[10][2] /RN    1
@(R)->SCAN_CLK(R)	0.736    0.949/*         0.061/*         U0_UART_FIFO/u_fifo_wr/\gray_w_ptr_reg[1] /RN    1
@(R)->SCAN_CLK(R)	0.762    0.950/*         0.060/*         U0_RegFile/\regArr_reg[11][1] /RN    1
@(R)->SCAN_CLK(R)	0.736    0.950/*         0.061/*         U0_UART_FIFO/u_fifo_wr/\gray_w_ptr_reg[2] /RN    1
@(R)->SCAN_CLK(R)	0.736    0.951/*         0.061/*         U0_UART_FIFO/u_fifo_wr/\gray_w_ptr_reg[3] /RN    1
@(R)->SCAN_CLK(R)	0.758    0.953/*         0.060/*         U0_RegFile/\regArr_reg[11][3] /RN    1
@(R)->SCAN_CLK(R)	0.757    0.954/*         0.060/*         U0_RegFile/\regArr_reg[11][2] /RN    1
@(R)->SCAN_CLK(R)	0.757    0.954/*         0.060/*         U0_RegFile/\regArr_reg[9][3] /RN    1
@(R)->SCAN_CLK(R)	0.736    0.954/*         0.061/*         U0_UART_FIFO/u_r2w_sync/\sync_reg_reg[3][0] /RN    1
@(R)->SCAN_CLK(R)	0.736    0.956/*         0.061/*         U0_UART_FIFO/u_r2w_sync/\sync_reg_reg[0][1] /RN    1
@(R)->SCAN_CLK(R)	0.736    0.956/*         0.061/*         U0_UART_FIFO/u_r2w_sync/\sync_reg_reg[1][0] /RN    1
@(R)->SCAN_CLK(R)	0.736    0.956/*         0.061/*         U0_UART_FIFO/u_r2w_sync/\sync_reg_reg[0][0] /RN    1
@(R)->SCAN_CLK(R)	0.744    0.958/*         0.060/*         U0_RegFile/\regArr_reg[4][0] /RN    1
@(R)->SCAN_CLK(R)	0.729    0.959/*         0.068/*         U0_SYS_CTRL/\ALU_OUT_REG_reg[12] /RN    1
@(R)->SCAN_CLK(R)	0.736    0.960/*         0.061/*         U0_UART_FIFO/u_r2w_sync/\sync_reg_reg[2][0] /RN    1
@(R)->SCAN_CLK(R)	0.736    0.960/*         0.061/*         U0_UART_FIFO/u_r2w_sync/\sync_reg_reg[2][1] /RN    1
@(R)->SCAN_CLK(R)	0.736    0.960/*         0.061/*         U0_UART_FIFO/u_r2w_sync/\sync_reg_reg[3][1] /RN    1
@(R)->SCAN_CLK(R)	0.735    0.962/*         0.061/*         U0_UART_FIFO/u_r2w_sync/\sync_reg_reg[1][1] /RN    1
@(R)->SCAN_CLK(R)	0.735    0.964/*         0.061/*         U0_RegFile/\regArr_reg[8][4] /RN    1
@(R)->SCAN_CLK(R)	0.735    0.965/*         0.061/*         U0_RegFile/\regArr_reg[8][5] /RN    1
@(R)->SCAN_CLK(R)	0.729    0.968/*         0.068/*         U0_SYS_CTRL/\ALU_OUT_REG_reg[11] /RN    1
@(R)->SCAN_CLK(R)	0.734    0.969/*         0.061/*         U0_RegFile/\regArr_reg[9][5] /RN    1
@(R)->SCAN_CLK(R)	0.733    0.972/*         0.061/*         U0_RegFile/\regArr_reg[8][6] /RN    1
@(R)->SCAN_CLK(R)	0.734    0.972/*         0.061/*         U0_RegFile/\regArr_reg[10][5] /RN    1
@(R)->SCAN_CLK(R)	0.733    0.972/*         0.061/*         U0_RegFile/\regArr_reg[9][6] /RN    1
@(R)->SCAN_CLK(R)	0.735    0.973/*         0.061/*         U0_RegFile/\regArr_reg[9][4] /RN    1
@(R)->SCAN_CLK(R)	0.733    0.973/*         0.061/*         U0_RegFile/\regArr_reg[8][7] /RN    1
@(R)->SCAN_CLK(R)	0.732    0.974/*         0.061/*         U0_RegFile/\regArr_reg[3][6] /RN    1
REF_CLK(R)->ALU_CLK(R)	0.458    1.031/*         -0.077/*        U0_ALU/\ALU_OUT_reg[0] /RN    1
@(R)->SCAN_CLK(R)	0.910    1.110/*         -0.071/*        U0_RegFile/\regArr_reg[2][7] /SN    1
@(R)->SCAN_CLK(R)	0.908    1.112/*         -0.069/*        U0_RegFile/\regArr_reg[1][7] /RN    1
REF_CLK(R)->ALU_CLK(R)	0.321    1.162/*         0.060/*         U0_ALU/\ALU_OUT_reg[15] /RN    1
REF_CLK(R)->ALU_CLK(R)	0.320    1.163/*         0.060/*         U0_ALU/\ALU_OUT_reg[7] /RN    1
REF_CLK(R)->ALU_CLK(R)	0.321    1.164/*         0.060/*         U0_ALU/\ALU_OUT_reg[14] /RN    1
REF_CLK(R)->ALU_CLK(R)	0.321    1.166/*         0.060/*         U0_ALU/\ALU_OUT_reg[12] /RN    1
REF_CLK(R)->ALU_CLK(R)	0.321    1.167/*         0.060/*         U0_ALU/\ALU_OUT_reg[13] /RN    1
REF_CLK(R)->ALU_CLK(R)	0.321    1.168/*         0.060/*         U0_ALU/\ALU_OUT_reg[9] /RN    1
REF_CLK(R)->ALU_CLK(R)	0.321    1.168/*         0.060/*         U0_ALU/\ALU_OUT_reg[11] /RN    1
REF_CLK(R)->ALU_CLK(R)	0.320    1.169/*         0.060/*         U0_ALU/\ALU_OUT_reg[10] /RN    1
REF_CLK(R)->ALU_CLK(R)	0.320    1.170/*         0.060/*         U0_ALU/\ALU_OUT_reg[8] /RN    1
REF_CLK(R)->ALU_CLK(R)	0.320    1.171/*         0.060/*         U0_ALU/\ALU_OUT_reg[5] /RN    1
REF_CLK(R)->ALU_CLK(R)	0.320    1.171/*         0.060/*         U0_ALU/\ALU_OUT_reg[6] /RN    1
REF_CLK(R)->ALU_CLK(R)	0.320    1.171/*         0.060/*         U0_ALU/\ALU_OUT_reg[4] /RN    1
REF_CLK(R)->ALU_CLK(R)	0.320    1.171/*         0.060/*         U0_ALU/\ALU_OUT_reg[3] /RN    1
REF_CLK(R)->ALU_CLK(R)	0.315    1.176/*         0.064/*         U0_ALU/\ALU_OUT_reg[2] /RN    1
REF_CLK(R)->ALU_CLK(R)	0.315    1.177/*         0.064/*         U0_ALU/\ALU_OUT_reg[1] /RN    1
@(R)->SCAN_CLK(R)	0.858    1.185/*         -0.066/*        U0_RegFile/\regArr_reg[3][5] /SN    1
@(R)->SCAN_CLK(R)	0.289    1.187/*         0.058/*         U1_ClkDiv/div_clk_reg/RN    1
@(R)->SCAN_CLK(R)	0.779    1.240/*         0.060/*         U0_RegFile/\regArr_reg[2][6] /RN    1
@(R)->SCAN_CLK(R)	0.762    1.243/*         0.060/*         U0_RegFile/\regArr_reg[13][7] /RN    1
@(R)->SCAN_CLK(R)	0.781    1.243/*         0.060/*         U0_RegFile/\regArr_reg[2][4] /RN    1
@(R)->SCAN_CLK(R)	0.763    1.244/*         0.060/*         U0_RegFile/\regArr_reg[12][7] /RN    1
@(R)->SCAN_CLK(R)	0.762    1.247/*         0.060/*         U0_RegFile/\regArr_reg[13][0] /RN    1
@(R)->SCAN_CLK(R)	0.778    1.251/*         0.060/*         U0_SYS_CTRL/\ALU_OUT_REG_reg[0] /RN    1
@(R)->SCAN_CLK(R)	0.778    1.251/*         0.060/*         U0_SYS_CTRL/\ALU_OUT_REG_reg[1] /RN    1
@(R)->SCAN_CLK(R)	0.778    1.251/*         0.060/*         U0_SYS_CTRL/\ALU_OUT_REG_reg[5] /RN    1
@(R)->SCAN_CLK(R)	0.778    1.251/*         0.060/*         U0_SYS_CTRL/\ALU_OUT_REG_reg[2] /RN    1
@(R)->SCAN_CLK(R)	0.778    1.251/*         0.060/*         U0_SYS_CTRL/\ALU_OUT_REG_reg[3] /RN    1
@(R)->SCAN_CLK(R)	0.777    1.252/*         0.060/*         U0_RegFile/\regArr_reg[2][5] /RN    1
@(R)->SCAN_CLK(R)	0.747    1.256/*         0.060/*         U0_RegFile/\regArr_reg[12][0] /RN    1
@(R)->SCAN_CLK(R)	0.776    1.256/*         0.060/*         U0_RegFile/\RdData_reg[5] /RN    1
@(R)->SCAN_CLK(R)	0.774    1.258/*         0.060/*         U0_RegFile/\RdData_reg[6] /RN    1
@(R)->SCAN_CLK(R)	0.760    1.259/*         0.060/*         U0_RegFile/\regArr_reg[8][3] /RN    1
@(R)->SCAN_CLK(R)	0.775    1.259/*         0.060/*         U0_RegFile/\RdData_reg[7] /RN    1
@(R)->SCAN_CLK(R)	0.761    1.260/*         0.060/*         U0_RegFile/\regArr_reg[14][0] /RN    1
@(R)->SCAN_CLK(R)	0.753    1.261/*         0.060/*         U0_RegFile/\regArr_reg[9][2] /RN    1
@(R)->SCAN_CLK(R)	0.775    1.262/*         0.060/*         U0_RegFile/\regArr_reg[3][0] /RN    1
@(R)->SCAN_CLK(R)	0.761    1.262/*         0.059/*         U0_RegFile/\regArr_reg[12][1] /RN    1
@(R)->SCAN_CLK(R)	0.749    1.264/*         0.060/*         U0_RegFile/\regArr_reg[8][2] /RN    1
@(R)->SCAN_CLK(R)	0.762    1.264/*         0.059/*         U0_RegFile/\regArr_reg[14][1] /RN    1
@(R)->SCAN_CLK(R)	0.765    1.268/*         0.059/*         U0_RegFile/\regArr_reg[14][2] /RN    1
@(R)->SCAN_CLK(R)	0.762    1.268/*         0.059/*         U0_RegFile/\regArr_reg[12][2] /RN    1
@(R)->SCAN_CLK(R)	0.762    1.268/*         0.059/*         U0_RegFile/\regArr_reg[15][1] /RN    1
@(R)->SCAN_CLK(R)	0.775    1.270/*         0.059/*         U0_RegFile/\RdData_reg[3] /RN    1
@(R)->SCAN_CLK(R)	0.767    1.270/*         0.060/*         U0_RegFile/\regArr_reg[3][2] /RN    1
@(R)->SCAN_CLK(R)	0.765    1.271/*         0.059/*         U0_RegFile/\regArr_reg[13][2] /RN    1
@(R)->SCAN_CLK(R)	0.773    1.271/*         0.059/*         U0_RegFile/\regArr_reg[3][3] /RN    1
@(R)->SCAN_CLK(R)	0.766    1.271/*         0.059/*         U0_RegFile/\regArr_reg[15][2] /RN    1
@(R)->SCAN_CLK(R)	0.767    1.271/*         0.060/*         U0_RegFile/\regArr_reg[10][0] /RN    1
@(R)->SCAN_CLK(R)	0.766    1.271/*         0.059/*         U0_RegFile/\regArr_reg[15][4] /RN    1
@(R)->SCAN_CLK(R)	0.772    1.271/*         0.059/*         U0_RegFile/\regArr_reg[10][7] /RN    1
@(R)->SCAN_CLK(R)	0.772    1.272/*         0.059/*         U0_RegFile/\regArr_reg[3][4] /RN    1
@(R)->SCAN_CLK(R)	0.766    1.272/*         0.059/*         U0_RegFile/\regArr_reg[15][3] /RN    1
@(R)->SCAN_CLK(R)	0.766    1.272/*         0.059/*         U0_RegFile/\regArr_reg[12][4] /RN    1
@(R)->SCAN_CLK(R)	0.766    1.272/*         0.059/*         U0_RegFile/\regArr_reg[12][3] /RN    1
@(R)->SCAN_CLK(R)	0.771    1.272/*         0.059/*         U0_RegFile/\regArr_reg[9][7] /RN    1
@(R)->SCAN_CLK(R)	0.766    1.272/*         0.059/*         U0_RegFile/\regArr_reg[13][3] /RN    1
@(R)->SCAN_CLK(R)	0.766    1.273/*         0.059/*         U0_RegFile/\regArr_reg[13][5] /RN    1
@(R)->SCAN_CLK(R)	0.766    1.273/*         0.059/*         U0_RegFile/\regArr_reg[14][5] /RN    1
@(R)->SCAN_CLK(R)	0.766    1.273/*         0.059/*         U0_RegFile/\regArr_reg[13][4] /RN    1
@(R)->SCAN_CLK(R)	0.767    1.273/*         0.059/*         U0_RegFile/\regArr_reg[14][4] /RN    1
@(R)->SCAN_CLK(R)	0.766    1.273/*         0.059/*         U0_RegFile/\regArr_reg[14][3] /RN    1
@(R)->SCAN_CLK(R)	0.767    1.274/*         0.059/*         U0_RegFile/\regArr_reg[11][0] /RN    1
@(R)->SCAN_CLK(R)	0.768    1.274/*         0.059/*         U0_RegFile/\regArr_reg[11][7] /RN    1
@(R)->SCAN_CLK(R)	0.767    1.274/*         0.059/*         U0_RegFile/\regArr_reg[9][0] /RN    1
@(R)->SCAN_CLK(R)	0.765    1.275/*         0.059/*         U0_RegFile/\regArr_reg[13][6] /RN    1
@(R)->SCAN_CLK(R)	0.764    1.276/*         0.059/*         U0_RegFile/\regArr_reg[12][6] /RN    1
@(R)->SCAN_CLK(R)	0.764    1.276/*         0.059/*         U0_RegFile/\regArr_reg[14][7] /RN    1
@(R)->SCAN_CLK(R)	0.764    1.276/*         0.059/*         U0_RegFile/\regArr_reg[13][1] /RN    1
@(R)->SCAN_CLK(R)	0.764    1.276/*         0.059/*         U0_RegFile/\regArr_reg[15][0] /RN    1
@(R)->SCAN_CLK(R)	0.759    1.280/*         0.059/*         U0_RegFile/\regArr_reg[15][6] /RN    1
@(R)->SCAN_CLK(R)	0.761    1.280/*         0.059/*         U0_RegFile/\regArr_reg[10][1] /RN    1
@(R)->SCAN_CLK(R)	0.759    1.280/*         0.059/*         U0_RegFile/\regArr_reg[15][5] /RN    1
@(R)->SCAN_CLK(R)	0.759    1.280/*         0.059/*         U0_RegFile/\regArr_reg[12][5] /RN    1
@(R)->SCAN_CLK(R)	0.759    1.282/*         0.059/*         U0_RegFile/\regArr_reg[14][6] /RN    1
@(R)->SCAN_CLK(R)	0.736    1.293/*         0.061/*         U0_SYS_CTRL/\ALU_OUT_REG_reg[4] /RN    1
@(R)->SCAN_CLK(R)	0.746    1.296/*         0.060/*         U0_RegFile/\regArr_reg[9][1] /RN    1
@(R)->SCAN_CLK(R)	0.746    1.296/*         0.060/*         U0_RegFile/\regArr_reg[8][1] /RN    1
@(R)->SCAN_CLK(R)	0.735    1.297/*         0.061/*         U0_RegFile/\RdData_reg[4] /RN    1
@(R)->SCAN_CLK(R)	0.742    1.300/*         0.060/*         U0_RegFile/\regArr_reg[8][0] /RN    1
@(R)->SCAN_CLK(R)	0.738    1.306/*         0.060/*         U0_RegFile/\RdData_reg[0] /RN    1
@(R)->SCAN_CLK(R)	0.728    1.308/*         0.061/*         U0_RegFile/\regArr_reg[3][1] /RN    1
@(R)->SCAN_CLK(R)	0.720    1.324/*         0.061/*         U0_RegFile/\RdData_reg[2] /RN    1
UART_TX_CLK(R)->UART_TX_CLK(R)	-53.691  */54.803        */54.253        UART_TX_O    1
UART_RX_CLK(R)->UART_CLK(R)	-54.153  */55.032        */54.253        parity_error    1
UART_RX_CLK(R)->UART_CLK(R)	-54.153  */55.035        */54.253        framing_error    1
