

================================================================
== Vitis HLS Report for 'generate_udp_512_s'
================================================================
* Date:           Sat Mar 18 14:40:35 2023

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:47:39 MDT 2021)
* Project:        udp_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.20 ns|  1.866 ns|     0.86 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        1|        1|  3.200 ns|  3.200 ns|    1|    1|      yes|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.86>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1024 %m_axis_tx_data_internal, void @empty_3, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 3 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1024 %m_axis_tx_data_internal, void @empty_3, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 4 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1024 %m_axis_tx_data_internal, void @empty_3, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 5 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1024 %tx_shift2udpFifo, void @empty_3, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 6 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1024 %tx_shift2udpFifo, void @empty_3, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 7 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1024 %tx_shift2udpFifo, void @empty_3, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 8 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %tx_udpMetaFifo, void @empty_3, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 9 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %tx_udpMetaFifo, void @empty_3, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %tx_udpMetaFifo, void @empty_3, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1024 %tx_shift2udpFifo, void @empty_3, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %tx_udpMetaFifo, void @empty_3, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 13 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1024 %m_axis_tx_data_internal, void @empty_3, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 14 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specpipeline_ln82 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_1" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/udp/udp.cpp:82]   --->   Operation 15 'specpipeline' 'specpipeline_ln82' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%state_load = load i2 %state" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/udp/udp.cpp:96]   --->   Operation 16 'load' 'state_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%header_idx_load = load i16 %header_idx" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/udp/../packet.hpp:76]   --->   Operation 17 'load' 'header_idx_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%p_Val2_s = load i64 %header_header_V"   --->   Operation 18 'load' 'p_Val2_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.65ns)   --->   "%switch_ln96 = switch i2 %state_load, void, i2 3, void, i2 1, void, i2 2, void" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/udp/udp.cpp:96]   --->   Operation 19 'switch' 'switch_ln96' <Predicate = true> <Delay = 0.65>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%tmp_i_46 = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i1024P0A, i1024 %tx_shift2udpFifo, i32 1" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:135]   --->   Operation 20 'nbreadreq' 'tmp_i_46' <Predicate = (state_load == 2)> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.33> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1024> <Depth = 2> <FIFO>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%br_ln126 = br i1 %tmp_i_46, void %._crit_edge3.i, void" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/udp/udp.cpp:126]   --->   Operation 21 'br' 'br_ln126' <Predicate = (state_load == 2)> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (1.16ns)   --->   "%tx_shift2udpFifo_read_1 = read i1024 @_ssdm_op_Read.ap_fifo.volatile.i1024P0A, i1024 %tx_shift2udpFifo" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 22 'read' 'tx_shift2udpFifo_read_1' <Predicate = (state_load == 2 & tmp_i_46)> <Delay = 1.16> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.33> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1024> <Depth = 2> <FIFO>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%currWord_data_V = trunc i1024 %tx_shift2udpFifo_read_1" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 23 'trunc' 'currWord_data_V' <Predicate = (state_load == 2 & tmp_i_46)> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%currWord_last_V_1 = bitselect i1 @_ssdm_op_BitSelect.i1.i1024.i32, i1024 %tx_shift2udpFifo_read_1, i32 576" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 24 'bitselect' 'currWord_last_V_1' <Predicate = (state_load == 2 & tmp_i_46)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%tmp_6 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %header_idx_load, i3 0" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/udp/../packet.hpp:82]   --->   Operation 25 'bitconcatenate' 'tmp_6' <Predicate = (state_load == 2 & tmp_i_46)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.71ns)   --->   "%icmp_ln82_1 = icmp_eq  i19 %tmp_6, i19 0" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/udp/../packet.hpp:82]   --->   Operation 26 'icmp' 'icmp_ln82_1' <Predicate = (state_load == 2 & tmp_i_46)> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (0.38ns)   --->   "%br_ln82 = br i1 %icmp_ln82_1, void %_ZN12packetHeaderILi512ELi64EE11consumeWordER7ap_uintILi512EE.exit149.i, void" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/udp/../packet.hpp:82]   --->   Operation 27 'br' 'br_ln82' <Predicate = (state_load == 2 & tmp_i_46)> <Delay = 0.38>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%p_Result_27 = partset i512 @llvm.part.set.i512.i64, i512 %currWord_data_V, i64 %p_Val2_s, i32 0, i32 63"   --->   Operation 28 'partset' 'p_Result_27' <Predicate = (state_load == 2 & tmp_i_46 & icmp_ln82_1)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.78ns)   --->   "%add_ln85_1 = add i16 %header_idx_load, i16 1" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/udp/../packet.hpp:85]   --->   Operation 29 'add' 'add_ln85_1' <Predicate = (state_load == 2 & tmp_i_46 & icmp_ln82_1)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (0.41ns)   --->   "%store_ln85 = store i16 %add_ln85_1, i16 %header_idx" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/udp/../packet.hpp:85]   --->   Operation 30 'store' 'store_ln85' <Predicate = (state_load == 2 & tmp_i_46 & icmp_ln82_1)> <Delay = 0.41>
ST_1 : Operation 31 [1/1] (0.38ns)   --->   "%br_ln86 = br void %_ZN12packetHeaderILi512ELi64EE11consumeWordER7ap_uintILi512EE.exit149.i" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/udp/../packet.hpp:86]   --->   Operation 31 'br' 'br_ln86' <Predicate = (state_load == 2 & tmp_i_46 & icmp_ln82_1)> <Delay = 0.38>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%tmp = partselect i65 @_ssdm_op_PartSelect.i65.i1024.i32.i32, i1024 %tx_shift2udpFifo_read_1, i32 512, i32 576" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173]   --->   Operation 32 'partselect' 'tmp' <Predicate = (state_load == 2 & tmp_i_46)> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns) (grouped into LUT with out node select_ln132_cast_i)   --->   "%xor_ln132 = xor i1 %currWord_last_V_1, i1 1" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/udp/udp.cpp:132]   --->   Operation 33 'xor' 'xor_ln132' <Predicate = (state_load == 2 & tmp_i_46)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 34 [1/1] (0.27ns) (out node of the LUT)   --->   "%select_ln132_cast_i = select i1 %xor_ln132, i2 3, i2 0" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/udp/udp.cpp:132]   --->   Operation 34 'select' 'select_ln132_cast_i' <Predicate = (state_load == 2 & tmp_i_46)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 35 [1/1] (0.41ns)   --->   "%store_ln132 = store i2 %select_ln132_cast_i, i2 %state" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/udp/udp.cpp:132]   --->   Operation 35 'store' 'store_ln132' <Predicate = (state_load == 2 & tmp_i_46)> <Delay = 0.41>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%br_ln137 = br void %generate_udp<512>.exit" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/udp/udp.cpp:137]   --->   Operation 36 'br' 'br_ln137' <Predicate = (state_load == 2)> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%tmp_3 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %header_idx_load, i3 0" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/udp/../packet.hpp:82]   --->   Operation 37 'bitconcatenate' 'tmp_3' <Predicate = (state_load == 1)> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.71ns)   --->   "%icmp_ln82 = icmp_eq  i19 %tmp_3, i19 0" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/udp/../packet.hpp:82]   --->   Operation 38 'icmp' 'icmp_ln82' <Predicate = (state_load == 1)> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%br_ln82 = br i1 %icmp_ln82, void %_ZN12packetHeaderILi512ELi64EE11consumeWordER7ap_uintILi512EE.exit.i, void" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/udp/../packet.hpp:82]   --->   Operation 39 'br' 'br_ln82' <Predicate = (state_load == 1)> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%p_Result_26 = partset i512 @llvm.part.set.i512.i64, i512 0, i64 %p_Val2_s, i32 0, i32 63"   --->   Operation 40 'partset' 'p_Result_26' <Predicate = (state_load == 1 & icmp_ln82)> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.78ns)   --->   "%add_ln85 = add i16 %header_idx_load, i16 1" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/udp/../packet.hpp:85]   --->   Operation 41 'add' 'add_ln85' <Predicate = (state_load == 1 & icmp_ln82)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 42 [1/1] (0.41ns)   --->   "%store_ln85 = store i16 %add_ln85, i16 %header_idx" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/udp/../packet.hpp:85]   --->   Operation 42 'store' 'store_ln85' <Predicate = (state_load == 1 & icmp_ln82)> <Delay = 0.41>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%br_ln86 = br void %_ZN12packetHeaderILi512ELi64EE11consumeWordER7ap_uintILi512EE.exit.i" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/udp/../packet.hpp:86]   --->   Operation 43 'br' 'br_ln86' <Predicate = (state_load == 1 & icmp_ln82)> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.41ns)   --->   "%store_ln119 = store i2 2, i2 %state" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/udp/udp.cpp:119]   --->   Operation 44 'store' 'store_ln119' <Predicate = (state_load == 1)> <Delay = 0.41>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%tmp_1_i = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i1024P0A, i1024 %tx_shift2udpFifo, i32 1" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:135]   --->   Operation 45 'nbreadreq' 'tmp_1_i' <Predicate = (state_load == 3)> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.33> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1024> <Depth = 2> <FIFO>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%br_ln139 = br i1 %tmp_1_i, void %._crit_edge4.i, void" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/udp/udp.cpp:139]   --->   Operation 46 'br' 'br_ln139' <Predicate = (state_load == 3)> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (1.16ns)   --->   "%tx_shift2udpFifo_read = read i1024 @_ssdm_op_Read.ap_fifo.volatile.i1024P0A, i1024 %tx_shift2udpFifo" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 47 'read' 'tx_shift2udpFifo_read' <Predicate = (state_load == 3 & tmp_1_i)> <Delay = 1.16> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.33> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1024> <Depth = 2> <FIFO>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%currWord_last_V = bitselect i1 @_ssdm_op_BitSelect.i1.i1024.i32, i1024 %tx_shift2udpFifo_read, i32 576" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 48 'bitselect' 'currWord_last_V' <Predicate = (state_load == 3 & tmp_1_i)> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%br_ln143 = br i1 %currWord_last_V, void %._crit_edge5.i, void" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/udp/udp.cpp:143]   --->   Operation 49 'br' 'br_ln143' <Predicate = (state_load == 3 & tmp_1_i)> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.41ns)   --->   "%store_ln145 = store i2 0, i2 %state" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/udp/udp.cpp:145]   --->   Operation 50 'store' 'store_ln145' <Predicate = (state_load == 3 & tmp_1_i & currWord_last_V)> <Delay = 0.41>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%br_ln146 = br void %._crit_edge5.i" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/udp/udp.cpp:146]   --->   Operation 51 'br' 'br_ln146' <Predicate = (state_load == 3 & tmp_1_i & currWord_last_V)> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%br_ln147 = br void %._crit_edge4.i" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/udp/udp.cpp:147]   --->   Operation 52 'br' 'br_ln147' <Predicate = (state_load == 3 & tmp_1_i)> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%br_ln148 = br void %generate_udp<512>.exit" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/udp/udp.cpp:148]   --->   Operation 53 'br' 'br_ln148' <Predicate = (state_load == 3)> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%tmp_i = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i64P0A, i64 %tx_udpMetaFifo, i32 1" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:135]   --->   Operation 54 'nbreadreq' 'tmp_i' <Predicate = (state_load == 0)> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 2> <FIFO>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%br_ln99 = br i1 %tmp_i, void %._crit_edge2.i, void" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/udp/udp.cpp:99]   --->   Operation 55 'br' 'br_ln99' <Predicate = (state_load == 0)> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (1.16ns)   --->   "%tx_udpMetaFifo_read = read i64 @_ssdm_op_Read.ap_fifo.volatile.i64P0A, i64 %tx_udpMetaFifo" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 56 'read' 'tx_udpMetaFifo_read' <Predicate = (state_load == 0 & tmp_i)> <Delay = 1.16> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 2> <FIFO>
ST_1 : Operation 57 [1/1] (0.41ns)   --->   "%store_ln162 = store i16 0, i16 %header_idx" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/udp/../packet.hpp:162]   --->   Operation 57 'store' 'store_ln162' <Predicate = (state_load == 0 & tmp_i)> <Delay = 0.41>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%p_Result_i = partselect i8 @_ssdm_op_PartSelect.i8.i64.i32.i32, i64 %tx_udpMetaFifo_read, i32 8, i32 15"   --->   Operation 58 'partselect' 'p_Result_i' <Predicate = (state_load == 0 & tmp_i)> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%p_Result_18 = partset i16 @llvm.part.set.i16.i8, i16 0, i8 %p_Result_i, i32 0, i32 7"   --->   Operation 59 'partset' 'p_Result_18' <Predicate = (state_load == 0 & tmp_i)> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%trunc_ln674 = trunc i64 %tx_udpMetaFifo_read"   --->   Operation 60 'trunc' 'trunc_ln674' <Predicate = (state_load == 0 & tmp_i)> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%p_Result_19 = partset i16 @llvm.part.set.i16.i8, i16 %p_Result_18, i8 %trunc_ln674, i32 8, i32 15"   --->   Operation 61 'partset' 'p_Result_19' <Predicate = (state_load == 0 & tmp_i)> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%p_Result_20 = partset i64 @llvm.part.set.i64.i16, i64 %p_Val2_s, i16 %p_Result_19, i32 16, i32 31"   --->   Operation 62 'partset' 'p_Result_20' <Predicate = (state_load == 0 & tmp_i)> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%p_Result_26_i = partselect i8 @_ssdm_op_PartSelect.i8.i64.i32.i32, i64 %tx_udpMetaFifo_read, i32 24, i32 31"   --->   Operation 63 'partselect' 'p_Result_26_i' <Predicate = (state_load == 0 & tmp_i)> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%p_Result_21 = partset i16 @llvm.part.set.i16.i8, i16 0, i8 %p_Result_26_i, i32 0, i32 7"   --->   Operation 64 'partset' 'p_Result_21' <Predicate = (state_load == 0 & tmp_i)> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%p_Result_28_i = partselect i8 @_ssdm_op_PartSelect.i8.i64.i32.i32, i64 %tx_udpMetaFifo_read, i32 16, i32 23"   --->   Operation 65 'partselect' 'p_Result_28_i' <Predicate = (state_load == 0 & tmp_i)> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%p_Result_22 = partset i16 @llvm.part.set.i16.i8, i16 %p_Result_21, i8 %p_Result_28_i, i32 8, i32 15"   --->   Operation 66 'partset' 'p_Result_22' <Predicate = (state_load == 0 & tmp_i)> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%p_Result_23 = partset i64 @llvm.part.set.i64.i16, i64 %p_Result_20, i16 %p_Result_22, i32 0, i32 15"   --->   Operation 67 'partset' 'p_Result_23' <Predicate = (state_load == 0 & tmp_i)> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%p_Result_31_i = partselect i8 @_ssdm_op_PartSelect.i8.i64.i32.i32, i64 %tx_udpMetaFifo_read, i32 40, i32 47"   --->   Operation 68 'partselect' 'p_Result_31_i' <Predicate = (state_load == 0 & tmp_i)> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%p_Result_24 = partset i16 @llvm.part.set.i16.i8, i16 0, i8 %p_Result_31_i, i32 0, i32 7"   --->   Operation 69 'partset' 'p_Result_24' <Predicate = (state_load == 0 & tmp_i)> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%p_Result_33_i = partselect i8 @_ssdm_op_PartSelect.i8.i64.i32.i32, i64 %tx_udpMetaFifo_read, i32 32, i32 39"   --->   Operation 70 'partselect' 'p_Result_33_i' <Predicate = (state_load == 0 & tmp_i)> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%p_Result_25 = partset i16 @llvm.part.set.i16.i8, i16 %p_Result_24, i8 %p_Result_33_i, i32 8, i32 15"   --->   Operation 71 'partset' 'p_Result_25' <Predicate = (state_load == 0 & tmp_i)> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%p_Result_s = partset i64 @llvm.part.set.i64.i16, i64 %p_Result_23, i16 %p_Result_25, i32 32, i32 47"   --->   Operation 72 'partset' 'p_Result_s' <Predicate = (state_load == 0 & tmp_i)> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%store_ln414 = store i64 %p_Result_s, i64 %header_header_V"   --->   Operation 73 'store' 'store_ln414' <Predicate = (state_load == 0 & tmp_i)> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.41ns)   --->   "%store_ln112 = store i2 2, i2 %state" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/udp/udp.cpp:112]   --->   Operation 74 'store' 'store_ln112' <Predicate = (state_load == 0 & tmp_i)> <Delay = 0.41>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%br_ln114 = br void %._crit_edge2.i" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/udp/udp.cpp:114]   --->   Operation 75 'br' 'br_ln114' <Predicate = (state_load == 0 & tmp_i)> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%br_ln115 = br void %generate_udp<512>.exit" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/udp/udp.cpp:115]   --->   Operation 76 'br' 'br_ln115' <Predicate = (state_load == 0)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.16>
ST_2 : Operation 77 [1/1] (0.00ns)   --->   "%currWord_data_V_3 = phi i512 %p_Result_27, void, i512 %currWord_data_V, void"   --->   Operation 77 'phi' 'currWord_data_V_3' <Predicate = (state_load == 2 & tmp_i_46)> <Delay = 0.00>
ST_2 : Operation 78 [1/1] (0.00ns)   --->   "%tmp_2 = bitconcatenate i577 @_ssdm_op_BitConcatenate.i577.i65.i512, i65 %tmp, i512 %currWord_data_V_3" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173]   --->   Operation 78 'bitconcatenate' 'tmp_2' <Predicate = (state_load == 2 & tmp_i_46)> <Delay = 0.00>
ST_2 : Operation 79 [1/1] (0.00ns)   --->   "%zext_ln173_2 = zext i577 %tmp_2" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173]   --->   Operation 79 'zext' 'zext_ln173_2' <Predicate = (state_load == 2 & tmp_i_46)> <Delay = 0.00>
ST_2 : Operation 80 [1/1] (1.16ns)   --->   "%write_ln173 = write void @_ssdm_op_Write.ap_fifo.volatile.i1024P0A, i1024 %m_axis_tx_data_internal, i1024 %zext_ln173_2" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173]   --->   Operation 80 'write' 'write_ln173' <Predicate = (state_load == 2 & tmp_i_46)> <Delay = 1.16> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.33> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1024> <Depth = 2> <FIFO>
ST_2 : Operation 81 [1/1] (0.00ns)   --->   "%br_ln136 = br void %._crit_edge3.i" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/udp/udp.cpp:136]   --->   Operation 81 'br' 'br_ln136' <Predicate = (state_load == 2 & tmp_i_46)> <Delay = 0.00>
ST_2 : Operation 82 [1/1] (0.00ns)   --->   "%currWord_data_V_1 = phi i512 %p_Result_26, void, i512 0, void"   --->   Operation 82 'phi' 'currWord_data_V_1' <Predicate = (state_load == 1)> <Delay = 0.00>
ST_2 : Operation 83 [1/1] (0.00ns)   --->   "%or_ln = bitconcatenate i513 @_ssdm_op_BitConcatenate.i513.i1.i512, i1 1, i512 %currWord_data_V_1" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173]   --->   Operation 83 'bitconcatenate' 'or_ln' <Predicate = (state_load == 1)> <Delay = 0.00>
ST_2 : Operation 84 [1/1] (0.00ns)   --->   "%sext_ln173 = sext i513 %or_ln" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173]   --->   Operation 84 'sext' 'sext_ln173' <Predicate = (state_load == 1)> <Delay = 0.00>
ST_2 : Operation 85 [1/1] (0.00ns)   --->   "%zext_ln173 = zext i544 %sext_ln173" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173]   --->   Operation 85 'zext' 'zext_ln173' <Predicate = (state_load == 1)> <Delay = 0.00>
ST_2 : Operation 86 [1/1] (1.16ns)   --->   "%write_ln173 = write void @_ssdm_op_Write.ap_fifo.volatile.i1024P0A, i1024 %m_axis_tx_data_internal, i1024 %zext_ln173" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173]   --->   Operation 86 'write' 'write_ln173' <Predicate = (state_load == 1)> <Delay = 1.16> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.33> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1024> <Depth = 2> <FIFO>
ST_2 : Operation 87 [1/1] (0.00ns)   --->   "%br_ln124 = br void %generate_udp<512>.exit" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/udp/udp.cpp:124]   --->   Operation 87 'br' 'br_ln124' <Predicate = (state_load == 1)> <Delay = 0.00>
ST_2 : Operation 88 [1/1] (1.16ns)   --->   "%write_ln173 = write void @_ssdm_op_Write.ap_fifo.volatile.i1024P0A, i1024 %m_axis_tx_data_internal, i1024 %tx_shift2udpFifo_read" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173]   --->   Operation 88 'write' 'write_ln173' <Predicate = (state_load == 3 & tmp_1_i)> <Delay = 1.16> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.33> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1024> <Depth = 2> <FIFO>
ST_2 : Operation 89 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 89 'ret' 'ret_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 1
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ state]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ header_idx]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ header_header_V]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ tx_udpMetaFifo]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ m_axis_tx_data_internal]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ tx_shift2udpFifo]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specinterface_ln0       (specinterface ) [ 000]
specinterface_ln0       (specinterface ) [ 000]
specinterface_ln0       (specinterface ) [ 000]
specinterface_ln0       (specinterface ) [ 000]
specinterface_ln0       (specinterface ) [ 000]
specinterface_ln0       (specinterface ) [ 000]
specinterface_ln0       (specinterface ) [ 000]
specinterface_ln0       (specinterface ) [ 000]
specinterface_ln0       (specinterface ) [ 000]
specinterface_ln0       (specinterface ) [ 000]
specinterface_ln0       (specinterface ) [ 000]
specinterface_ln0       (specinterface ) [ 000]
specpipeline_ln82       (specpipeline  ) [ 000]
state_load              (load          ) [ 011]
header_idx_load         (load          ) [ 000]
p_Val2_s                (load          ) [ 000]
switch_ln96             (switch        ) [ 000]
tmp_i_46                (nbreadreq     ) [ 011]
br_ln126                (br            ) [ 000]
tx_shift2udpFifo_read_1 (read          ) [ 000]
currWord_data_V         (trunc         ) [ 011]
currWord_last_V_1       (bitselect     ) [ 000]
tmp_6                   (bitconcatenate) [ 000]
icmp_ln82_1             (icmp          ) [ 010]
br_ln82                 (br            ) [ 011]
p_Result_27             (partset       ) [ 011]
add_ln85_1              (add           ) [ 000]
store_ln85              (store         ) [ 000]
br_ln86                 (br            ) [ 011]
tmp                     (partselect    ) [ 011]
xor_ln132               (xor           ) [ 000]
select_ln132_cast_i     (select        ) [ 000]
store_ln132             (store         ) [ 000]
br_ln137                (br            ) [ 000]
tmp_3                   (bitconcatenate) [ 000]
icmp_ln82               (icmp          ) [ 010]
br_ln82                 (br            ) [ 011]
p_Result_26             (partset       ) [ 011]
add_ln85                (add           ) [ 000]
store_ln85              (store         ) [ 000]
br_ln86                 (br            ) [ 011]
store_ln119             (store         ) [ 000]
tmp_1_i                 (nbreadreq     ) [ 011]
br_ln139                (br            ) [ 000]
tx_shift2udpFifo_read   (read          ) [ 011]
currWord_last_V         (bitselect     ) [ 010]
br_ln143                (br            ) [ 000]
store_ln145             (store         ) [ 000]
br_ln146                (br            ) [ 000]
br_ln147                (br            ) [ 000]
br_ln148                (br            ) [ 000]
tmp_i                   (nbreadreq     ) [ 010]
br_ln99                 (br            ) [ 000]
tx_udpMetaFifo_read     (read          ) [ 000]
store_ln162             (store         ) [ 000]
p_Result_i              (partselect    ) [ 000]
p_Result_18             (partset       ) [ 000]
trunc_ln674             (trunc         ) [ 000]
p_Result_19             (partset       ) [ 000]
p_Result_20             (partset       ) [ 000]
p_Result_26_i           (partselect    ) [ 000]
p_Result_21             (partset       ) [ 000]
p_Result_28_i           (partselect    ) [ 000]
p_Result_22             (partset       ) [ 000]
p_Result_23             (partset       ) [ 000]
p_Result_31_i           (partselect    ) [ 000]
p_Result_24             (partset       ) [ 000]
p_Result_33_i           (partselect    ) [ 000]
p_Result_25             (partset       ) [ 000]
p_Result_s              (partset       ) [ 000]
store_ln414             (store         ) [ 000]
store_ln112             (store         ) [ 000]
br_ln114                (br            ) [ 000]
br_ln115                (br            ) [ 000]
currWord_data_V_3       (phi           ) [ 011]
tmp_2                   (bitconcatenate) [ 000]
zext_ln173_2            (zext          ) [ 000]
write_ln173             (write         ) [ 000]
br_ln136                (br            ) [ 000]
currWord_data_V_1       (phi           ) [ 011]
or_ln                   (bitconcatenate) [ 000]
sext_ln173              (sext          ) [ 000]
zext_ln173              (zext          ) [ 000]
write_ln173             (write         ) [ 000]
br_ln124                (br            ) [ 000]
write_ln173             (write         ) [ 000]
ret_ln0                 (ret           ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="state">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="state"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="header_idx">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="header_idx"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="header_header_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="header_header_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="tx_udpMetaFifo">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tx_udpMetaFifo"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="m_axis_tx_data_internal">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="m_axis_tx_data_internal"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="tx_shift2udpFifo">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tx_shift2udpFifo"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_NbReadReq.ap_fifo.i1024P0A"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i1024P0A"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i1024.i32"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i19.i16.i3"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="llvm.part.set.i512.i64"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i65.i1024.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_NbReadReq.ap_fifo.i64P0A"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i64P0A"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="llvm.part.set.i16.i8"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="llvm.part.set.i64.i16"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i577.i65.i512"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i1024P0A"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i513.i1.i512"/></StgValue>
</bind>
</comp>

<comp id="102" class="1004" name="grp_nbreadreq_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="1" slack="0"/>
<pin id="104" dir="0" index="1" bw="1024" slack="0"/>
<pin id="105" dir="0" index="2" bw="1" slack="0"/>
<pin id="106" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="nbreadreq(1156) " fcode="nbreadreq"/>
<opset="tmp_i_46/1 tmp_1_i/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="grp_read_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="1024" slack="0"/>
<pin id="112" dir="0" index="1" bw="1024" slack="0"/>
<pin id="113" dir="1" index="2" bw="1024" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tx_shift2udpFifo_read_1/1 tx_shift2udpFifo_read/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="tmp_i_nbreadreq_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="1" slack="0"/>
<pin id="118" dir="0" index="1" bw="64" slack="0"/>
<pin id="119" dir="0" index="2" bw="1" slack="0"/>
<pin id="120" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="nbreadreq(1156) " fcode="nbreadreq"/>
<opset="tmp_i/1 "/>
</bind>
</comp>

<comp id="124" class="1004" name="tx_udpMetaFifo_read_read_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="64" slack="0"/>
<pin id="126" dir="0" index="1" bw="64" slack="0"/>
<pin id="127" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tx_udpMetaFifo_read/1 "/>
</bind>
</comp>

<comp id="130" class="1004" name="grp_write_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="0" slack="0"/>
<pin id="132" dir="0" index="1" bw="1024" slack="0"/>
<pin id="133" dir="0" index="2" bw="1024" slack="0"/>
<pin id="134" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln173/2 write_ln173/2 write_ln173/2 "/>
</bind>
</comp>

<comp id="137" class="1005" name="currWord_data_V_3_reg_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="512" slack="2147483647"/>
<pin id="139" dir="1" index="1" bw="512" slack="2147483647"/>
</pin_list>
<bind>
<opset="currWord_data_V_3 (phireg) "/>
</bind>
</comp>

<comp id="140" class="1004" name="currWord_data_V_3_phi_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="512" slack="1"/>
<pin id="142" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="143" dir="0" index="2" bw="512" slack="1"/>
<pin id="144" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="145" dir="1" index="4" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="currWord_data_V_3/2 "/>
</bind>
</comp>

<comp id="146" class="1005" name="currWord_data_V_1_reg_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="512" slack="1"/>
<pin id="148" dir="1" index="1" bw="512" slack="1"/>
</pin_list>
<bind>
<opset="currWord_data_V_1 (phireg) "/>
</bind>
</comp>

<comp id="150" class="1004" name="currWord_data_V_1_phi_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="512" slack="1"/>
<pin id="152" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="153" dir="0" index="2" bw="1" slack="1"/>
<pin id="154" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="155" dir="1" index="4" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="currWord_data_V_1/2 "/>
</bind>
</comp>

<comp id="157" class="1004" name="grp_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="1" slack="0"/>
<pin id="159" dir="0" index="1" bw="1024" slack="0"/>
<pin id="160" dir="0" index="2" bw="11" slack="0"/>
<pin id="161" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="currWord_last_V_1/1 currWord_last_V/1 "/>
</bind>
</comp>

<comp id="165" class="1004" name="grp_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="16" slack="0"/>
<pin id="167" dir="0" index="1" bw="1" slack="0"/>
<pin id="168" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln85_1/1 add_ln85/1 "/>
</bind>
</comp>

<comp id="170" class="1004" name="state_load_load_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="2" slack="0"/>
<pin id="172" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="state_load/1 "/>
</bind>
</comp>

<comp id="174" class="1004" name="header_idx_load_load_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="16" slack="0"/>
<pin id="176" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="header_idx_load/1 "/>
</bind>
</comp>

<comp id="179" class="1004" name="p_Val2_s_load_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="64" slack="0"/>
<pin id="181" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_Val2_s/1 "/>
</bind>
</comp>

<comp id="183" class="1004" name="currWord_data_V_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="1024" slack="0"/>
<pin id="185" dir="1" index="1" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="currWord_data_V/1 "/>
</bind>
</comp>

<comp id="187" class="1004" name="tmp_6_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="19" slack="0"/>
<pin id="189" dir="0" index="1" bw="16" slack="0"/>
<pin id="190" dir="0" index="2" bw="1" slack="0"/>
<pin id="191" dir="1" index="3" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_6/1 "/>
</bind>
</comp>

<comp id="195" class="1004" name="icmp_ln82_1_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="19" slack="0"/>
<pin id="197" dir="0" index="1" bw="1" slack="0"/>
<pin id="198" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln82_1/1 "/>
</bind>
</comp>

<comp id="201" class="1004" name="p_Result_27_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="512" slack="0"/>
<pin id="203" dir="0" index="1" bw="512" slack="0"/>
<pin id="204" dir="0" index="2" bw="64" slack="0"/>
<pin id="205" dir="0" index="3" bw="1" slack="0"/>
<pin id="206" dir="0" index="4" bw="7" slack="0"/>
<pin id="207" dir="1" index="5" bw="512" slack="1"/>
</pin_list>
<bind>
<opcode="partset(1003) " fcode="partset"/>
<opset="p_Result_27/1 "/>
</bind>
</comp>

<comp id="213" class="1004" name="store_ln85_store_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="16" slack="0"/>
<pin id="215" dir="0" index="1" bw="16" slack="0"/>
<pin id="216" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln85/1 "/>
</bind>
</comp>

<comp id="219" class="1004" name="tmp_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="65" slack="0"/>
<pin id="221" dir="0" index="1" bw="1024" slack="0"/>
<pin id="222" dir="0" index="2" bw="11" slack="0"/>
<pin id="223" dir="0" index="3" bw="11" slack="0"/>
<pin id="224" dir="1" index="4" bw="65" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="229" class="1004" name="xor_ln132_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="1" slack="0"/>
<pin id="231" dir="0" index="1" bw="1" slack="0"/>
<pin id="232" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln132/1 "/>
</bind>
</comp>

<comp id="235" class="1004" name="select_ln132_cast_i_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="1" slack="0"/>
<pin id="237" dir="0" index="1" bw="1" slack="0"/>
<pin id="238" dir="0" index="2" bw="1" slack="0"/>
<pin id="239" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln132_cast_i/1 "/>
</bind>
</comp>

<comp id="243" class="1004" name="store_ln132_store_fu_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="2" slack="0"/>
<pin id="245" dir="0" index="1" bw="2" slack="0"/>
<pin id="246" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln132/1 "/>
</bind>
</comp>

<comp id="249" class="1004" name="tmp_3_fu_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="19" slack="0"/>
<pin id="251" dir="0" index="1" bw="16" slack="0"/>
<pin id="252" dir="0" index="2" bw="1" slack="0"/>
<pin id="253" dir="1" index="3" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_3/1 "/>
</bind>
</comp>

<comp id="257" class="1004" name="icmp_ln82_fu_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="19" slack="0"/>
<pin id="259" dir="0" index="1" bw="1" slack="0"/>
<pin id="260" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln82/1 "/>
</bind>
</comp>

<comp id="263" class="1004" name="p_Result_26_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="512" slack="0"/>
<pin id="265" dir="0" index="1" bw="1" slack="0"/>
<pin id="266" dir="0" index="2" bw="64" slack="0"/>
<pin id="267" dir="0" index="3" bw="1" slack="0"/>
<pin id="268" dir="0" index="4" bw="7" slack="0"/>
<pin id="269" dir="1" index="5" bw="512" slack="1"/>
</pin_list>
<bind>
<opcode="partset(1003) " fcode="partset"/>
<opset="p_Result_26/1 "/>
</bind>
</comp>

<comp id="275" class="1004" name="store_ln85_store_fu_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="16" slack="0"/>
<pin id="277" dir="0" index="1" bw="16" slack="0"/>
<pin id="278" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln85/1 "/>
</bind>
</comp>

<comp id="281" class="1004" name="store_ln119_store_fu_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="2" slack="0"/>
<pin id="283" dir="0" index="1" bw="2" slack="0"/>
<pin id="284" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln119/1 "/>
</bind>
</comp>

<comp id="287" class="1004" name="store_ln145_store_fu_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="1" slack="0"/>
<pin id="289" dir="0" index="1" bw="2" slack="0"/>
<pin id="290" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln145/1 "/>
</bind>
</comp>

<comp id="293" class="1004" name="store_ln162_store_fu_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="1" slack="0"/>
<pin id="295" dir="0" index="1" bw="16" slack="0"/>
<pin id="296" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln162/1 "/>
</bind>
</comp>

<comp id="299" class="1004" name="p_Result_i_fu_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="8" slack="0"/>
<pin id="301" dir="0" index="1" bw="64" slack="0"/>
<pin id="302" dir="0" index="2" bw="5" slack="0"/>
<pin id="303" dir="0" index="3" bw="5" slack="0"/>
<pin id="304" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_i/1 "/>
</bind>
</comp>

<comp id="309" class="1004" name="p_Result_18_fu_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="16" slack="0"/>
<pin id="311" dir="0" index="1" bw="1" slack="0"/>
<pin id="312" dir="0" index="2" bw="8" slack="0"/>
<pin id="313" dir="0" index="3" bw="1" slack="0"/>
<pin id="314" dir="0" index="4" bw="4" slack="0"/>
<pin id="315" dir="1" index="5" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partset(1003) " fcode="partset"/>
<opset="p_Result_18/1 "/>
</bind>
</comp>

<comp id="321" class="1004" name="trunc_ln674_fu_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="64" slack="0"/>
<pin id="323" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln674/1 "/>
</bind>
</comp>

<comp id="325" class="1004" name="p_Result_19_fu_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="16" slack="0"/>
<pin id="327" dir="0" index="1" bw="16" slack="0"/>
<pin id="328" dir="0" index="2" bw="8" slack="0"/>
<pin id="329" dir="0" index="3" bw="5" slack="0"/>
<pin id="330" dir="0" index="4" bw="5" slack="0"/>
<pin id="331" dir="1" index="5" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partset(1003) " fcode="partset"/>
<opset="p_Result_19/1 "/>
</bind>
</comp>

<comp id="337" class="1004" name="p_Result_20_fu_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="64" slack="0"/>
<pin id="339" dir="0" index="1" bw="64" slack="0"/>
<pin id="340" dir="0" index="2" bw="16" slack="0"/>
<pin id="341" dir="0" index="3" bw="6" slack="0"/>
<pin id="342" dir="0" index="4" bw="6" slack="0"/>
<pin id="343" dir="1" index="5" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="partset(1003) " fcode="partset"/>
<opset="p_Result_20/1 "/>
</bind>
</comp>

<comp id="349" class="1004" name="p_Result_26_i_fu_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="8" slack="0"/>
<pin id="351" dir="0" index="1" bw="64" slack="0"/>
<pin id="352" dir="0" index="2" bw="6" slack="0"/>
<pin id="353" dir="0" index="3" bw="6" slack="0"/>
<pin id="354" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_26_i/1 "/>
</bind>
</comp>

<comp id="359" class="1004" name="p_Result_21_fu_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="16" slack="0"/>
<pin id="361" dir="0" index="1" bw="1" slack="0"/>
<pin id="362" dir="0" index="2" bw="8" slack="0"/>
<pin id="363" dir="0" index="3" bw="1" slack="0"/>
<pin id="364" dir="0" index="4" bw="4" slack="0"/>
<pin id="365" dir="1" index="5" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partset(1003) " fcode="partset"/>
<opset="p_Result_21/1 "/>
</bind>
</comp>

<comp id="371" class="1004" name="p_Result_28_i_fu_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="8" slack="0"/>
<pin id="373" dir="0" index="1" bw="64" slack="0"/>
<pin id="374" dir="0" index="2" bw="6" slack="0"/>
<pin id="375" dir="0" index="3" bw="6" slack="0"/>
<pin id="376" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_28_i/1 "/>
</bind>
</comp>

<comp id="381" class="1004" name="p_Result_22_fu_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="16" slack="0"/>
<pin id="383" dir="0" index="1" bw="16" slack="0"/>
<pin id="384" dir="0" index="2" bw="8" slack="0"/>
<pin id="385" dir="0" index="3" bw="5" slack="0"/>
<pin id="386" dir="0" index="4" bw="5" slack="0"/>
<pin id="387" dir="1" index="5" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partset(1003) " fcode="partset"/>
<opset="p_Result_22/1 "/>
</bind>
</comp>

<comp id="393" class="1004" name="p_Result_23_fu_393">
<pin_list>
<pin id="394" dir="0" index="0" bw="64" slack="0"/>
<pin id="395" dir="0" index="1" bw="64" slack="0"/>
<pin id="396" dir="0" index="2" bw="16" slack="0"/>
<pin id="397" dir="0" index="3" bw="1" slack="0"/>
<pin id="398" dir="0" index="4" bw="5" slack="0"/>
<pin id="399" dir="1" index="5" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="partset(1003) " fcode="partset"/>
<opset="p_Result_23/1 "/>
</bind>
</comp>

<comp id="405" class="1004" name="p_Result_31_i_fu_405">
<pin_list>
<pin id="406" dir="0" index="0" bw="8" slack="0"/>
<pin id="407" dir="0" index="1" bw="64" slack="0"/>
<pin id="408" dir="0" index="2" bw="7" slack="0"/>
<pin id="409" dir="0" index="3" bw="7" slack="0"/>
<pin id="410" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_31_i/1 "/>
</bind>
</comp>

<comp id="415" class="1004" name="p_Result_24_fu_415">
<pin_list>
<pin id="416" dir="0" index="0" bw="16" slack="0"/>
<pin id="417" dir="0" index="1" bw="1" slack="0"/>
<pin id="418" dir="0" index="2" bw="8" slack="0"/>
<pin id="419" dir="0" index="3" bw="1" slack="0"/>
<pin id="420" dir="0" index="4" bw="4" slack="0"/>
<pin id="421" dir="1" index="5" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partset(1003) " fcode="partset"/>
<opset="p_Result_24/1 "/>
</bind>
</comp>

<comp id="427" class="1004" name="p_Result_33_i_fu_427">
<pin_list>
<pin id="428" dir="0" index="0" bw="8" slack="0"/>
<pin id="429" dir="0" index="1" bw="64" slack="0"/>
<pin id="430" dir="0" index="2" bw="7" slack="0"/>
<pin id="431" dir="0" index="3" bw="7" slack="0"/>
<pin id="432" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_33_i/1 "/>
</bind>
</comp>

<comp id="437" class="1004" name="p_Result_25_fu_437">
<pin_list>
<pin id="438" dir="0" index="0" bw="16" slack="0"/>
<pin id="439" dir="0" index="1" bw="16" slack="0"/>
<pin id="440" dir="0" index="2" bw="8" slack="0"/>
<pin id="441" dir="0" index="3" bw="5" slack="0"/>
<pin id="442" dir="0" index="4" bw="5" slack="0"/>
<pin id="443" dir="1" index="5" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partset(1003) " fcode="partset"/>
<opset="p_Result_25/1 "/>
</bind>
</comp>

<comp id="449" class="1004" name="p_Result_s_fu_449">
<pin_list>
<pin id="450" dir="0" index="0" bw="64" slack="0"/>
<pin id="451" dir="0" index="1" bw="64" slack="0"/>
<pin id="452" dir="0" index="2" bw="16" slack="0"/>
<pin id="453" dir="0" index="3" bw="7" slack="0"/>
<pin id="454" dir="0" index="4" bw="7" slack="0"/>
<pin id="455" dir="1" index="5" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="partset(1003) " fcode="partset"/>
<opset="p_Result_s/1 "/>
</bind>
</comp>

<comp id="461" class="1004" name="store_ln414_store_fu_461">
<pin_list>
<pin id="462" dir="0" index="0" bw="64" slack="0"/>
<pin id="463" dir="0" index="1" bw="64" slack="0"/>
<pin id="464" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln414/1 "/>
</bind>
</comp>

<comp id="467" class="1004" name="store_ln112_store_fu_467">
<pin_list>
<pin id="468" dir="0" index="0" bw="2" slack="0"/>
<pin id="469" dir="0" index="1" bw="2" slack="0"/>
<pin id="470" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln112/1 "/>
</bind>
</comp>

<comp id="473" class="1004" name="tmp_2_fu_473">
<pin_list>
<pin id="474" dir="0" index="0" bw="577" slack="0"/>
<pin id="475" dir="0" index="1" bw="65" slack="1"/>
<pin id="476" dir="0" index="2" bw="512" slack="0"/>
<pin id="477" dir="1" index="3" bw="577" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_2/2 "/>
</bind>
</comp>

<comp id="480" class="1004" name="zext_ln173_2_fu_480">
<pin_list>
<pin id="481" dir="0" index="0" bw="577" slack="0"/>
<pin id="482" dir="1" index="1" bw="1024" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln173_2/2 "/>
</bind>
</comp>

<comp id="485" class="1004" name="or_ln_fu_485">
<pin_list>
<pin id="486" dir="0" index="0" bw="513" slack="0"/>
<pin id="487" dir="0" index="1" bw="1" slack="0"/>
<pin id="488" dir="0" index="2" bw="512" slack="0"/>
<pin id="489" dir="1" index="3" bw="513" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln/2 "/>
</bind>
</comp>

<comp id="493" class="1004" name="sext_ln173_fu_493">
<pin_list>
<pin id="494" dir="0" index="0" bw="513" slack="0"/>
<pin id="495" dir="1" index="1" bw="544" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln173/2 "/>
</bind>
</comp>

<comp id="497" class="1004" name="zext_ln173_fu_497">
<pin_list>
<pin id="498" dir="0" index="0" bw="513" slack="0"/>
<pin id="499" dir="1" index="1" bw="1024" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln173/2 "/>
</bind>
</comp>

<comp id="502" class="1005" name="state_load_reg_502">
<pin_list>
<pin id="503" dir="0" index="0" bw="2" slack="1"/>
<pin id="504" dir="1" index="1" bw="2" slack="2147483647"/>
</pin_list>
<bind>
<opset="state_load "/>
</bind>
</comp>

<comp id="506" class="1005" name="tmp_i_46_reg_506">
<pin_list>
<pin id="507" dir="0" index="0" bw="1" slack="1"/>
<pin id="508" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_i_46 "/>
</bind>
</comp>

<comp id="510" class="1005" name="currWord_data_V_reg_510">
<pin_list>
<pin id="511" dir="0" index="0" bw="512" slack="1"/>
<pin id="512" dir="1" index="1" bw="512" slack="1"/>
</pin_list>
<bind>
<opset="currWord_data_V "/>
</bind>
</comp>

<comp id="518" class="1005" name="p_Result_27_reg_518">
<pin_list>
<pin id="519" dir="0" index="0" bw="512" slack="1"/>
<pin id="520" dir="1" index="1" bw="512" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_27 "/>
</bind>
</comp>

<comp id="523" class="1005" name="tmp_reg_523">
<pin_list>
<pin id="524" dir="0" index="0" bw="65" slack="1"/>
<pin id="525" dir="1" index="1" bw="65" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="531" class="1005" name="p_Result_26_reg_531">
<pin_list>
<pin id="532" dir="0" index="0" bw="512" slack="1"/>
<pin id="533" dir="1" index="1" bw="512" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_26 "/>
</bind>
</comp>

<comp id="536" class="1005" name="tmp_1_i_reg_536">
<pin_list>
<pin id="537" dir="0" index="0" bw="1" slack="1"/>
<pin id="538" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_1_i "/>
</bind>
</comp>

<comp id="540" class="1005" name="tx_shift2udpFifo_read_reg_540">
<pin_list>
<pin id="541" dir="0" index="0" bw="1024" slack="1"/>
<pin id="542" dir="1" index="1" bw="1024" slack="1"/>
</pin_list>
<bind>
<opset="tx_shift2udpFifo_read "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="107"><net_src comp="30" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="108"><net_src comp="10" pin="0"/><net_sink comp="102" pin=1"/></net>

<net id="109"><net_src comp="22" pin="0"/><net_sink comp="102" pin=2"/></net>

<net id="114"><net_src comp="32" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="115"><net_src comp="10" pin="0"/><net_sink comp="110" pin=1"/></net>

<net id="121"><net_src comp="60" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="122"><net_src comp="6" pin="0"/><net_sink comp="116" pin=1"/></net>

<net id="123"><net_src comp="22" pin="0"/><net_sink comp="116" pin=2"/></net>

<net id="128"><net_src comp="62" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="129"><net_src comp="6" pin="0"/><net_sink comp="124" pin=1"/></net>

<net id="135"><net_src comp="98" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="136"><net_src comp="8" pin="0"/><net_sink comp="130" pin=1"/></net>

<net id="149"><net_src comp="58" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="156"><net_src comp="146" pin="1"/><net_sink comp="150" pin=2"/></net>

<net id="162"><net_src comp="34" pin="0"/><net_sink comp="157" pin=0"/></net>

<net id="163"><net_src comp="110" pin="2"/><net_sink comp="157" pin=1"/></net>

<net id="164"><net_src comp="36" pin="0"/><net_sink comp="157" pin=2"/></net>

<net id="169"><net_src comp="48" pin="0"/><net_sink comp="165" pin=1"/></net>

<net id="173"><net_src comp="0" pin="0"/><net_sink comp="170" pin=0"/></net>

<net id="177"><net_src comp="2" pin="0"/><net_sink comp="174" pin=0"/></net>

<net id="178"><net_src comp="174" pin="1"/><net_sink comp="165" pin=0"/></net>

<net id="182"><net_src comp="4" pin="0"/><net_sink comp="179" pin=0"/></net>

<net id="186"><net_src comp="110" pin="2"/><net_sink comp="183" pin=0"/></net>

<net id="192"><net_src comp="38" pin="0"/><net_sink comp="187" pin=0"/></net>

<net id="193"><net_src comp="174" pin="1"/><net_sink comp="187" pin=1"/></net>

<net id="194"><net_src comp="40" pin="0"/><net_sink comp="187" pin=2"/></net>

<net id="199"><net_src comp="187" pin="3"/><net_sink comp="195" pin=0"/></net>

<net id="200"><net_src comp="42" pin="0"/><net_sink comp="195" pin=1"/></net>

<net id="208"><net_src comp="44" pin="0"/><net_sink comp="201" pin=0"/></net>

<net id="209"><net_src comp="183" pin="1"/><net_sink comp="201" pin=1"/></net>

<net id="210"><net_src comp="179" pin="1"/><net_sink comp="201" pin=2"/></net>

<net id="211"><net_src comp="16" pin="0"/><net_sink comp="201" pin=3"/></net>

<net id="212"><net_src comp="46" pin="0"/><net_sink comp="201" pin=4"/></net>

<net id="217"><net_src comp="165" pin="2"/><net_sink comp="213" pin=0"/></net>

<net id="218"><net_src comp="2" pin="0"/><net_sink comp="213" pin=1"/></net>

<net id="225"><net_src comp="50" pin="0"/><net_sink comp="219" pin=0"/></net>

<net id="226"><net_src comp="110" pin="2"/><net_sink comp="219" pin=1"/></net>

<net id="227"><net_src comp="52" pin="0"/><net_sink comp="219" pin=2"/></net>

<net id="228"><net_src comp="36" pin="0"/><net_sink comp="219" pin=3"/></net>

<net id="233"><net_src comp="157" pin="3"/><net_sink comp="229" pin=0"/></net>

<net id="234"><net_src comp="54" pin="0"/><net_sink comp="229" pin=1"/></net>

<net id="240"><net_src comp="229" pin="2"/><net_sink comp="235" pin=0"/></net>

<net id="241"><net_src comp="24" pin="0"/><net_sink comp="235" pin=1"/></net>

<net id="242"><net_src comp="56" pin="0"/><net_sink comp="235" pin=2"/></net>

<net id="247"><net_src comp="235" pin="3"/><net_sink comp="243" pin=0"/></net>

<net id="248"><net_src comp="0" pin="0"/><net_sink comp="243" pin=1"/></net>

<net id="254"><net_src comp="38" pin="0"/><net_sink comp="249" pin=0"/></net>

<net id="255"><net_src comp="174" pin="1"/><net_sink comp="249" pin=1"/></net>

<net id="256"><net_src comp="40" pin="0"/><net_sink comp="249" pin=2"/></net>

<net id="261"><net_src comp="249" pin="3"/><net_sink comp="257" pin=0"/></net>

<net id="262"><net_src comp="42" pin="0"/><net_sink comp="257" pin=1"/></net>

<net id="270"><net_src comp="44" pin="0"/><net_sink comp="263" pin=0"/></net>

<net id="271"><net_src comp="58" pin="0"/><net_sink comp="263" pin=1"/></net>

<net id="272"><net_src comp="179" pin="1"/><net_sink comp="263" pin=2"/></net>

<net id="273"><net_src comp="16" pin="0"/><net_sink comp="263" pin=3"/></net>

<net id="274"><net_src comp="46" pin="0"/><net_sink comp="263" pin=4"/></net>

<net id="279"><net_src comp="165" pin="2"/><net_sink comp="275" pin=0"/></net>

<net id="280"><net_src comp="2" pin="0"/><net_sink comp="275" pin=1"/></net>

<net id="285"><net_src comp="28" pin="0"/><net_sink comp="281" pin=0"/></net>

<net id="286"><net_src comp="0" pin="0"/><net_sink comp="281" pin=1"/></net>

<net id="291"><net_src comp="56" pin="0"/><net_sink comp="287" pin=0"/></net>

<net id="292"><net_src comp="0" pin="0"/><net_sink comp="287" pin=1"/></net>

<net id="297"><net_src comp="64" pin="0"/><net_sink comp="293" pin=0"/></net>

<net id="298"><net_src comp="2" pin="0"/><net_sink comp="293" pin=1"/></net>

<net id="305"><net_src comp="66" pin="0"/><net_sink comp="299" pin=0"/></net>

<net id="306"><net_src comp="124" pin="2"/><net_sink comp="299" pin=1"/></net>

<net id="307"><net_src comp="68" pin="0"/><net_sink comp="299" pin=2"/></net>

<net id="308"><net_src comp="70" pin="0"/><net_sink comp="299" pin=3"/></net>

<net id="316"><net_src comp="72" pin="0"/><net_sink comp="309" pin=0"/></net>

<net id="317"><net_src comp="74" pin="0"/><net_sink comp="309" pin=1"/></net>

<net id="318"><net_src comp="299" pin="4"/><net_sink comp="309" pin=2"/></net>

<net id="319"><net_src comp="16" pin="0"/><net_sink comp="309" pin=3"/></net>

<net id="320"><net_src comp="76" pin="0"/><net_sink comp="309" pin=4"/></net>

<net id="324"><net_src comp="124" pin="2"/><net_sink comp="321" pin=0"/></net>

<net id="332"><net_src comp="72" pin="0"/><net_sink comp="325" pin=0"/></net>

<net id="333"><net_src comp="309" pin="5"/><net_sink comp="325" pin=1"/></net>

<net id="334"><net_src comp="321" pin="1"/><net_sink comp="325" pin=2"/></net>

<net id="335"><net_src comp="68" pin="0"/><net_sink comp="325" pin=3"/></net>

<net id="336"><net_src comp="70" pin="0"/><net_sink comp="325" pin=4"/></net>

<net id="344"><net_src comp="78" pin="0"/><net_sink comp="337" pin=0"/></net>

<net id="345"><net_src comp="179" pin="1"/><net_sink comp="337" pin=1"/></net>

<net id="346"><net_src comp="325" pin="5"/><net_sink comp="337" pin=2"/></net>

<net id="347"><net_src comp="80" pin="0"/><net_sink comp="337" pin=3"/></net>

<net id="348"><net_src comp="82" pin="0"/><net_sink comp="337" pin=4"/></net>

<net id="355"><net_src comp="66" pin="0"/><net_sink comp="349" pin=0"/></net>

<net id="356"><net_src comp="124" pin="2"/><net_sink comp="349" pin=1"/></net>

<net id="357"><net_src comp="84" pin="0"/><net_sink comp="349" pin=2"/></net>

<net id="358"><net_src comp="82" pin="0"/><net_sink comp="349" pin=3"/></net>

<net id="366"><net_src comp="72" pin="0"/><net_sink comp="359" pin=0"/></net>

<net id="367"><net_src comp="74" pin="0"/><net_sink comp="359" pin=1"/></net>

<net id="368"><net_src comp="349" pin="4"/><net_sink comp="359" pin=2"/></net>

<net id="369"><net_src comp="16" pin="0"/><net_sink comp="359" pin=3"/></net>

<net id="370"><net_src comp="76" pin="0"/><net_sink comp="359" pin=4"/></net>

<net id="377"><net_src comp="66" pin="0"/><net_sink comp="371" pin=0"/></net>

<net id="378"><net_src comp="124" pin="2"/><net_sink comp="371" pin=1"/></net>

<net id="379"><net_src comp="80" pin="0"/><net_sink comp="371" pin=2"/></net>

<net id="380"><net_src comp="86" pin="0"/><net_sink comp="371" pin=3"/></net>

<net id="388"><net_src comp="72" pin="0"/><net_sink comp="381" pin=0"/></net>

<net id="389"><net_src comp="359" pin="5"/><net_sink comp="381" pin=1"/></net>

<net id="390"><net_src comp="371" pin="4"/><net_sink comp="381" pin=2"/></net>

<net id="391"><net_src comp="68" pin="0"/><net_sink comp="381" pin=3"/></net>

<net id="392"><net_src comp="70" pin="0"/><net_sink comp="381" pin=4"/></net>

<net id="400"><net_src comp="78" pin="0"/><net_sink comp="393" pin=0"/></net>

<net id="401"><net_src comp="337" pin="5"/><net_sink comp="393" pin=1"/></net>

<net id="402"><net_src comp="381" pin="5"/><net_sink comp="393" pin=2"/></net>

<net id="403"><net_src comp="16" pin="0"/><net_sink comp="393" pin=3"/></net>

<net id="404"><net_src comp="70" pin="0"/><net_sink comp="393" pin=4"/></net>

<net id="411"><net_src comp="66" pin="0"/><net_sink comp="405" pin=0"/></net>

<net id="412"><net_src comp="124" pin="2"/><net_sink comp="405" pin=1"/></net>

<net id="413"><net_src comp="88" pin="0"/><net_sink comp="405" pin=2"/></net>

<net id="414"><net_src comp="90" pin="0"/><net_sink comp="405" pin=3"/></net>

<net id="422"><net_src comp="72" pin="0"/><net_sink comp="415" pin=0"/></net>

<net id="423"><net_src comp="74" pin="0"/><net_sink comp="415" pin=1"/></net>

<net id="424"><net_src comp="405" pin="4"/><net_sink comp="415" pin=2"/></net>

<net id="425"><net_src comp="16" pin="0"/><net_sink comp="415" pin=3"/></net>

<net id="426"><net_src comp="76" pin="0"/><net_sink comp="415" pin=4"/></net>

<net id="433"><net_src comp="66" pin="0"/><net_sink comp="427" pin=0"/></net>

<net id="434"><net_src comp="124" pin="2"/><net_sink comp="427" pin=1"/></net>

<net id="435"><net_src comp="92" pin="0"/><net_sink comp="427" pin=2"/></net>

<net id="436"><net_src comp="94" pin="0"/><net_sink comp="427" pin=3"/></net>

<net id="444"><net_src comp="72" pin="0"/><net_sink comp="437" pin=0"/></net>

<net id="445"><net_src comp="415" pin="5"/><net_sink comp="437" pin=1"/></net>

<net id="446"><net_src comp="427" pin="4"/><net_sink comp="437" pin=2"/></net>

<net id="447"><net_src comp="68" pin="0"/><net_sink comp="437" pin=3"/></net>

<net id="448"><net_src comp="70" pin="0"/><net_sink comp="437" pin=4"/></net>

<net id="456"><net_src comp="78" pin="0"/><net_sink comp="449" pin=0"/></net>

<net id="457"><net_src comp="393" pin="5"/><net_sink comp="449" pin=1"/></net>

<net id="458"><net_src comp="437" pin="5"/><net_sink comp="449" pin=2"/></net>

<net id="459"><net_src comp="92" pin="0"/><net_sink comp="449" pin=3"/></net>

<net id="460"><net_src comp="90" pin="0"/><net_sink comp="449" pin=4"/></net>

<net id="465"><net_src comp="449" pin="5"/><net_sink comp="461" pin=0"/></net>

<net id="466"><net_src comp="4" pin="0"/><net_sink comp="461" pin=1"/></net>

<net id="471"><net_src comp="28" pin="0"/><net_sink comp="467" pin=0"/></net>

<net id="472"><net_src comp="0" pin="0"/><net_sink comp="467" pin=1"/></net>

<net id="478"><net_src comp="96" pin="0"/><net_sink comp="473" pin=0"/></net>

<net id="479"><net_src comp="140" pin="4"/><net_sink comp="473" pin=2"/></net>

<net id="483"><net_src comp="473" pin="3"/><net_sink comp="480" pin=0"/></net>

<net id="484"><net_src comp="480" pin="1"/><net_sink comp="130" pin=2"/></net>

<net id="490"><net_src comp="100" pin="0"/><net_sink comp="485" pin=0"/></net>

<net id="491"><net_src comp="54" pin="0"/><net_sink comp="485" pin=1"/></net>

<net id="492"><net_src comp="150" pin="4"/><net_sink comp="485" pin=2"/></net>

<net id="496"><net_src comp="485" pin="3"/><net_sink comp="493" pin=0"/></net>

<net id="500"><net_src comp="493" pin="1"/><net_sink comp="497" pin=0"/></net>

<net id="501"><net_src comp="497" pin="1"/><net_sink comp="130" pin=2"/></net>

<net id="505"><net_src comp="170" pin="1"/><net_sink comp="502" pin=0"/></net>

<net id="509"><net_src comp="102" pin="3"/><net_sink comp="506" pin=0"/></net>

<net id="513"><net_src comp="183" pin="1"/><net_sink comp="510" pin=0"/></net>

<net id="514"><net_src comp="510" pin="1"/><net_sink comp="140" pin=2"/></net>

<net id="521"><net_src comp="201" pin="5"/><net_sink comp="518" pin=0"/></net>

<net id="522"><net_src comp="518" pin="1"/><net_sink comp="140" pin=0"/></net>

<net id="526"><net_src comp="219" pin="4"/><net_sink comp="523" pin=0"/></net>

<net id="527"><net_src comp="523" pin="1"/><net_sink comp="473" pin=1"/></net>

<net id="534"><net_src comp="263" pin="5"/><net_sink comp="531" pin=0"/></net>

<net id="535"><net_src comp="531" pin="1"/><net_sink comp="150" pin=0"/></net>

<net id="539"><net_src comp="102" pin="3"/><net_sink comp="536" pin=0"/></net>

<net id="543"><net_src comp="110" pin="2"/><net_sink comp="540" pin=0"/></net>

<net id="544"><net_src comp="540" pin="1"/><net_sink comp="130" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: state | {1 }
	Port: header_idx | {1 }
	Port: header_header_V | {1 }
	Port: m_axis_tx_data_internal | {2 }
 - Input state : 
	Port: generate_udp<512> : state | {1 }
	Port: generate_udp<512> : header_idx | {1 }
	Port: generate_udp<512> : header_header_V | {1 }
	Port: generate_udp<512> : tx_udpMetaFifo | {1 }
	Port: generate_udp<512> : tx_shift2udpFifo | {1 }
  - Chain level:
	State 1
		switch_ln96 : 1
		tmp_6 : 1
		icmp_ln82_1 : 2
		br_ln82 : 3
		p_Result_27 : 1
		add_ln85_1 : 1
		store_ln85 : 2
		xor_ln132 : 1
		select_ln132_cast_i : 1
		store_ln132 : 2
		tmp_3 : 1
		icmp_ln82 : 2
		br_ln82 : 3
		p_Result_26 : 1
		add_ln85 : 1
		store_ln85 : 2
		br_ln143 : 1
		p_Result_18 : 1
		p_Result_19 : 2
		p_Result_20 : 3
		p_Result_21 : 1
		p_Result_22 : 2
		p_Result_23 : 4
		p_Result_24 : 1
		p_Result_25 : 2
		p_Result_s : 5
		store_ln414 : 6
	State 2
		tmp_2 : 1
		zext_ln173_2 : 2
		write_ln173 : 3
		or_ln : 1
		sext_ln173 : 2
		zext_ln173 : 3
		write_ln173 : 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------------|---------|---------|
| Operation|         Functional Unit         |    FF   |   LUT   |
|----------|---------------------------------|---------|---------|
|   icmp   |        icmp_ln82_1_fu_195       |    0    |    14   |
|          |         icmp_ln82_fu_257        |    0    |    14   |
|----------|---------------------------------|---------|---------|
|    add   |            grp_fu_165           |    0    |    23   |
|----------|---------------------------------|---------|---------|
|    xor   |         xor_ln132_fu_229        |    0    |    2    |
|----------|---------------------------------|---------|---------|
|  select  |    select_ln132_cast_i_fu_235   |    0    |    2    |
|----------|---------------------------------|---------|---------|
| nbreadreq|       grp_nbreadreq_fu_102      |    0    |    0    |
|          |      tmp_i_nbreadreq_fu_116     |    0    |    0    |
|----------|---------------------------------|---------|---------|
|   read   |         grp_read_fu_110         |    0    |    0    |
|          | tx_udpMetaFifo_read_read_fu_124 |    0    |    0    |
|----------|---------------------------------|---------|---------|
|   write  |         grp_write_fu_130        |    0    |    0    |
|----------|---------------------------------|---------|---------|
| bitselect|            grp_fu_157           |    0    |    0    |
|----------|---------------------------------|---------|---------|
|   trunc  |      currWord_data_V_fu_183     |    0    |    0    |
|          |        trunc_ln674_fu_321       |    0    |    0    |
|----------|---------------------------------|---------|---------|
|          |           tmp_6_fu_187          |    0    |    0    |
|bitconcatenate|           tmp_3_fu_249          |    0    |    0    |
|          |           tmp_2_fu_473          |    0    |    0    |
|          |           or_ln_fu_485          |    0    |    0    |
|----------|---------------------------------|---------|---------|
|          |        p_Result_27_fu_201       |    0    |    0    |
|          |        p_Result_26_fu_263       |    0    |    0    |
|          |        p_Result_18_fu_309       |    0    |    0    |
|          |        p_Result_19_fu_325       |    0    |    0    |
|          |        p_Result_20_fu_337       |    0    |    0    |
|  partset |        p_Result_21_fu_359       |    0    |    0    |
|          |        p_Result_22_fu_381       |    0    |    0    |
|          |        p_Result_23_fu_393       |    0    |    0    |
|          |        p_Result_24_fu_415       |    0    |    0    |
|          |        p_Result_25_fu_437       |    0    |    0    |
|          |        p_Result_s_fu_449        |    0    |    0    |
|----------|---------------------------------|---------|---------|
|          |            tmp_fu_219           |    0    |    0    |
|          |        p_Result_i_fu_299        |    0    |    0    |
|partselect|       p_Result_26_i_fu_349      |    0    |    0    |
|          |       p_Result_28_i_fu_371      |    0    |    0    |
|          |       p_Result_31_i_fu_405      |    0    |    0    |
|          |       p_Result_33_i_fu_427      |    0    |    0    |
|----------|---------------------------------|---------|---------|
|   zext   |       zext_ln173_2_fu_480       |    0    |    0    |
|          |        zext_ln173_fu_497        |    0    |    0    |
|----------|---------------------------------|---------|---------|
|   sext   |        sext_ln173_fu_493        |    0    |    0    |
|----------|---------------------------------|---------|---------|
|   Total  |                                 |    0    |    55   |
|----------|---------------------------------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------------+--------+
|                             |   FF   |
+-----------------------------+--------+
|  currWord_data_V_1_reg_146  |   512  |
|  currWord_data_V_3_reg_137  |   512  |
|   currWord_data_V_reg_510   |   512  |
|     p_Result_26_reg_531     |   512  |
|     p_Result_27_reg_518     |   512  |
|      state_load_reg_502     |    2   |
|       tmp_1_i_reg_536       |    1   |
|       tmp_i_46_reg_506      |    1   |
|         tmp_reg_523         |   65   |
|tx_shift2udpFifo_read_reg_540|  1024  |
+-----------------------------+--------+
|            Total            |  3653  |
+-----------------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_write_fu_130 |  p2  |   3  | 1024 |  3072  ||    14   |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |  3072  || 0.419857||    14   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   55   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    0   |    -   |   14   |
|  Register |    -   |  3653  |    -   |
+-----------+--------+--------+--------+
|   Total   |    0   |  3653  |   69   |
+-----------+--------+--------+--------+
