// Seed: 906449271
`timescale 1ps / 1 ps
module module_0 (
    output logic id_0,
    output logic id_1,
    input tri1 id_2,
    input id_3,
    input logic id_4
);
  integer id_5;
  assign id_5 = id_2[1];
  logic id_6;
endmodule
