
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.009368                       # Number of seconds simulated
sim_ticks                                  9367870389                       # Number of ticks simulated
final_tick                               521977073277                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 199475                       # Simulator instruction rate (inst/s)
host_op_rate                                   250491                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                 236439                       # Simulator tick rate (ticks/s)
host_mem_usage                               67336160                       # Number of bytes of host memory used
host_seconds                                 39620.62                       # Real time elapsed on the host
sim_insts                                  7903309784                       # Number of instructions simulated
sim_ops                                    9924621383                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         4480                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data       283904                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         4352                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data       287488                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         4864                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data       106624                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         4736                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data       108416                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus4.inst         4736                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus4.data        93056                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus5.inst         4864                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus5.data       108928                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus6.inst         4736                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus6.data        91776                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus7.inst         4736                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus7.data       106496                       # Number of bytes read from this memory
system.physmem.bytes_read::total              1224192                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         4480                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         4352                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         4864                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         4736                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus4.inst         4736                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus5.inst         4864                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus6.inst         4736                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus7.inst         4736                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total           37504                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks       515072                       # Number of bytes written to this memory
system.physmem.bytes_written::total            515072                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           35                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         2218                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           34                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         2246                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           38                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data          833                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           37                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data          847                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus4.inst           37                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus4.data          727                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus5.inst           38                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus5.data          851                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus6.inst           37                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus6.data          717                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus7.inst           37                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus7.data          832                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                  9564                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            4024                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 4024                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst       478230                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     30306141                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst       464567                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     30688725                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst       519222                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     11381882                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst       505558                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data     11573175                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus4.inst       505558                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus4.data      9933528                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus5.inst       519222                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus5.data     11627830                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus6.inst       505558                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus6.data      9796890                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus7.inst       505558                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus7.data     11368219                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               130679861                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst       478230                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst       464567                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst       519222                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst       505558                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus4.inst       505558                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus5.inst       519222                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus6.inst       505558                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus7.inst       505558                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total            4003471                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          54982827                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               54982827                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          54982827                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst       478230                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     30306141                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst       464567                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     30688725                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst       519222                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     11381882                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst       505558                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data     11573175                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus4.inst       505558                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus4.data      9933528                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus5.inst       519222                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus5.data     11627830                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus6.inst       505558                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus6.data      9796890                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus7.inst       505558                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus7.data     11368219                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              185662688                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   2                       # Number of system calls
system.switch_cpus0.numCycles                22464918                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups         1756947                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted      1584806                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect        94039                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups       656258                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits          626097                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS           96816                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect         4170                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles     18604180                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts              11054983                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches            1756947                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches       722913                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles              2184767                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles         295463                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles        391224                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines          1069875                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes        94393                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples     21379262                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     0.606701                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     1.936125                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0        19194495     89.78%     89.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1           77756      0.36%     90.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2          160398      0.75%     90.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3           65447      0.31%     91.20% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4          362501      1.70%     92.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5          322451      1.51%     94.40% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6           62331      0.29%     94.70% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          131389      0.61%     95.31% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8         1002494      4.69%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total     21379262                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.078208                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.492100                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles        18503985                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles       492833                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles          2176454                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles         7130                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles        198854                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved       154543                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred          237                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts      12962460                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         1456                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles        198854                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles        18522991                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles         337463                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles        96035                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles          2165502                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles        58411                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts      12954867                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents           12                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents         24519                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents        21453                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents          299                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands     15217852                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups     61015770                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups     61015770                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps     13472728                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps         1745115                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts         1513                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts          769                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts           148832                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads      3053980                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      1544570                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads        14096                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores        75315                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded          12928179                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded         1517                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued         12425272                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued         6599                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined      1009494                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined      2418852                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved           19                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples     21379262                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.581183                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.378828                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     16968126     79.37%     79.37% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1      1316868      6.16%     85.53% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2      1086332      5.08%     90.61% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3       468738      2.19%     92.80% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4       594093      2.78%     95.58% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5       575740      2.69%     98.27% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6       327364      1.53%     99.80% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7        25738      0.12%     99.92% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        16263      0.08%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total     21379262                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu          31305     11.04%     11.04% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     11.04% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     11.04% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     11.04% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     11.04% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     11.04% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     11.04% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     11.04% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     11.04% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     11.04% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     11.04% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     11.04% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     11.04% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     11.04% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     11.04% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     11.04% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     11.04% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     11.04% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     11.04% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     11.04% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     11.04% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     11.04% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     11.04% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     11.04% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     11.04% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     11.04% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     11.04% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.04% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     11.04% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        245104     86.44%     97.48% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite         7158      2.52%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu      7797928     62.76%     62.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult       108571      0.87%     63.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     63.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     63.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     63.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     63.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     63.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     63.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     63.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     63.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     63.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     63.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     63.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     63.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     63.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     63.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     63.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     63.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     63.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     63.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     63.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     63.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     63.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     63.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     63.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc          744      0.01%     63.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     63.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     63.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     63.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead      2977278     23.96%     87.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      1540751     12.40%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total      12425272                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.553097                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             283567                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.022822                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads     46519972                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes     13939536                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses     12317600                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses      12708839                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads        22461                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads       119637                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses           58                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          348                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores        10255                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads         1104                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles        198854                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         305597                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        15961                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts     12929707                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts          143                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts      3053980                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      1544570                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts          769                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         10809                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents            6                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          348                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect        54015                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect        56139                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts       110154                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts     12337017                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts      2966999                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts        88255                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                   11                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs             4507578                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches         1616544                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           1540579                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.549168                       # Inst execution rate
system.switch_cpus0.iew.wb_sent              12318082                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count             12317600                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers          6653082                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers         13112478                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.548304                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.507386                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts     10000000                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps     11751448                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts      1179444                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls         1498                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts        95880                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples     21180408                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.554826                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.378644                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0     16920880     79.89%     79.89% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1      1552511      7.33%     87.22% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2       729849      3.45%     90.67% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3       721672      3.41%     94.07% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4       195382      0.92%     94.99% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5       839036      3.96%     98.96% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6        62722      0.30%     99.25% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7        45665      0.22%     99.47% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8       112691      0.53%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total     21180408                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts     10000000                       # Number of instructions committed
system.switch_cpus0.commit.committedOps      11751448                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs               4468658                       # Number of memory references committed
system.switch_cpus0.commit.loads              2934343                       # Number of loads committed
system.switch_cpus0.commit.membars                748                       # Number of memory barriers committed
system.switch_cpus0.commit.branches           1551995                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts         10449669                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls       113801                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events       112691                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads            33998583                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes           26060675                       # The number of ROB writes
system.switch_cpus0.timesIdled                 409926                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                1085656                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts           10000000                       # Number of Instructions Simulated
system.switch_cpus0.committedOps             11751448                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total     10000000                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      2.246492                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                2.246492                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.445139                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.445139                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads        60983491                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes       14309780                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads       15430051                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes          1496                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   2                       # Number of system calls
system.switch_cpus1.numCycles                22464918                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups         1755353                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted      1583406                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect        94212                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups       654063                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits          626268                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS           96782                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect         4216                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles     18598664                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts              11047154                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches            1755353                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches       723050                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles              2183735                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles         295559                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles        393095                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines          1069689                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes        94527                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples     21374499                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     0.606398                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     1.935517                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0        19190764     89.78%     89.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1           77719      0.36%     90.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2          160445      0.75%     90.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3           65715      0.31%     91.21% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4          362489      1.70%     92.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5          322296      1.51%     94.41% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6           62648      0.29%     94.70% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          131001      0.61%     95.31% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8         1001422      4.69%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total     21374499                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.078138                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.491751                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles        18497971                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles       495188                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles          2175469                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles         7099                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles        198766                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved       154380                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          239                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts      12953125                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1478                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles        198766                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles        18517322                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles         338956                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles        96644                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles          2164237                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles        58568                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts      12945317                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents           18                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents         24346                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents        21578                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.FullRegisterEvents          269                       # Number of times there has been no free registers
system.switch_cpus1.rename.RenamedOperands     15202683                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups     60972459                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups     60972459                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps     13460849                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps         1741834                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts         1515                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts          772                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts           149619                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads      3053369                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      1544121                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        13899                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores        74750                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded          12918310                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded         1520                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued         12415412                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued         6624                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined      1007377                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined      2416786                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved           22                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples     21374499                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.580852                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.378548                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     16966305     79.38%     79.38% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1      1317497      6.16%     85.54% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2      1084746      5.07%     90.62% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3       467474      2.19%     92.80% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4       593744      2.78%     95.58% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5       575426      2.69%     98.27% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6       327492      1.53%     99.80% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7        25577      0.12%     99.92% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8        16238      0.08%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total     21374499                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu          31441     11.09%     11.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        245022     86.39%     97.48% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite         7154      2.52%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu      7790077     62.75%     62.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult       108279      0.87%     63.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     63.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     63.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     63.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     63.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     63.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     63.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     63.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     63.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     63.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     63.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     63.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     63.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     63.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     63.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     63.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     63.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     63.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     63.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     63.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     63.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     63.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     63.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     63.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc          743      0.01%     63.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     63.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     63.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     63.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead      2976225     23.97%     87.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      1540088     12.40%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total      12415412                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.552658                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             283617                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.022844                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads     46495564                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes     13927551                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses     12308090                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses      12699029                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads        22031                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads       119824                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses           55                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          346                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores        10311                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads         1104                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles        198766                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         307262                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        16040                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts     12919842                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts          193                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts      3053369                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      1544121                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts          772                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         10897                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents           12                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          346                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect        54289                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect        55904                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts       110193                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts     12327354                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts      2966112                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts        88058                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                   12                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs             4506012                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches         1614914                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           1539900                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.548738                       # Inst execution rate
system.switch_cpus1.iew.wb_sent              12308550                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count             12308090                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers          6647028                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers         13096342                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.547880                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.507548                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts      9993094                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps     11742879                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts      1178168                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls         1498                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts        96057                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples     21175733                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.554544                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.378214                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     16918759     79.90%     79.90% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1      1552085      7.33%     87.23% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2       729057      3.44%     90.67% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3       721028      3.40%     94.07% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4       195271      0.92%     95.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5       838938      3.96%     98.96% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6        62663      0.30%     99.25% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7        45612      0.22%     99.47% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8       112320      0.53%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total     21175733                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts      9993094                       # Number of instructions committed
system.switch_cpus1.commit.committedOps      11742879                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs               4467355                       # Number of memory references committed
system.switch_cpus1.commit.loads              2933545                       # Number of loads committed
system.switch_cpus1.commit.membars                748                       # Number of memory barriers committed
system.switch_cpus1.commit.branches           1550733                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts         10441974                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls       113625                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events       112320                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads            33984434                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes           26040895                       # The number of ROB writes
system.switch_cpus1.timesIdled                 410019                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                1090419                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts            9993094                       # Number of Instructions Simulated
system.switch_cpus1.committedOps             11742879                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total      9993094                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      2.248044                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                2.248044                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.444831                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.444831                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads        60941596                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes       14295433                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads       15420975                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes          1496                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   5                       # Number of system calls
system.switch_cpus2.numCycles                22464918                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups         1862072                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted      1523801                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect       183586                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups       760521                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits          730850                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS          191282                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect         8301                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles     17914973                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts              10413633                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches            1862072                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches       922132                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles              2172288                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles         503034                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles        370954                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.CacheLines          1097806                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes       183702                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples     20775288                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     0.615698                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     1.959409                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0        18603000     89.54%     89.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1          100610      0.48%     90.03% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2          160291      0.77%     90.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3          217261      1.05%     91.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4          223897      1.08%     92.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5          189613      0.91%     93.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6          106110      0.51%     94.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7          158025      0.76%     95.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8         1016481      4.89%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total     20775288                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.082888                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               0.463551                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles        17732714                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles       555017                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles          2168153                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles         2554                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles        316847                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved       306113                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred          228                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts      12779545                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         1342                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles        316847                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles        17781613                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles         120107                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles       323082                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles          2122471                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles       111165                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts      12774518                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents           23                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents         14968                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents        48528                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.RenamedOperands     17823945                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups     59425885                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups     59425885                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps     15413374                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps         2410562                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts         3152                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts         1636                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts           334916                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads      1197966                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores       646493                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads         7566                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores       214032                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded          12758782                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded         3163                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued         12100960                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued         1832                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined      1438076                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined      3457475                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved          108                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples     20775288                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     0.582469                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.269851                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0     15610468     75.14%     75.14% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1      2159098     10.39%     85.53% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2      1082716      5.21%     90.74% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3       787794      3.79%     94.54% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4       624210      3.00%     97.54% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5       255574      1.23%     98.77% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6       160550      0.77%     99.54% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7        83986      0.40%     99.95% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8        10892      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total     20775288                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu           2532     12.41%     12.41% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     12.41% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     12.41% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     12.41% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     12.41% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     12.41% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     12.41% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     12.41% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     12.41% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     12.41% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     12.41% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     12.41% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     12.41% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     12.41% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     12.41% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     12.41% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     12.41% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     12.41% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     12.41% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     12.41% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     12.41% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     12.41% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     12.41% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     12.41% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     12.41% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     12.41% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     12.41% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     12.41% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     12.41% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead          7837     38.40%     50.81% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite        10038     49.19%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu     10178650     84.11%     84.11% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult       180651      1.49%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc         1515      0.01%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead      1095852      9.06%     94.68% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite       644292      5.32%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total      12100960                       # Type of FU issued
system.switch_cpus2.iq.rate                  0.538660                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt              20407                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.001686                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads     44999442                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes     14200083                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses     11917671                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses      12121367                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads        24380                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads       196689                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses            4                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation           64                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores         9534                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles        316847                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles          94973                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles        11151                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts     12761970                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts          472                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts      1197966                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts       646493                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts         1637                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents          9490                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents           64                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect       105788                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect       103987                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts       209775                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts     11932793                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts      1030869                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts       168162                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                   25                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs             1675109                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches         1694545                       # Number of branches executed
system.switch_cpus2.iew.exec_stores            644240                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            0.531175                       # Inst execution rate
system.switch_cpus2.iew.wb_sent              11917785                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count             11917671                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers          6843123                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers         18448903                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              0.530501                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.370923                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts      8985005                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps     11055795                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts      1706180                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls         3055                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts       185693                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples     20458441                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     0.540403                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     1.381786                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0     15884194     77.64%     77.64% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1      2287147     11.18%     88.82% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2       845619      4.13%     92.95% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3       402992      1.97%     94.92% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4       364808      1.78%     96.71% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5       196281      0.96%     97.67% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6       156730      0.77%     98.43% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7        77943      0.38%     98.81% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8       242727      1.19%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total     20458441                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts      8985005                       # Number of instructions committed
system.switch_cpus2.commit.committedOps      11055795                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs               1638233                       # Number of memory references committed
system.switch_cpus2.commit.loads              1001274                       # Number of loads committed
system.switch_cpus2.commit.membars               1524                       # Number of memory barriers committed
system.switch_cpus2.commit.branches           1594268                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts          9961092                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls       227635                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events       242727                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads            32977624                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes           25840820                       # The number of ROB writes
system.switch_cpus2.timesIdled                 273351                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                1689630                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts            8985005                       # Number of Instructions Simulated
system.switch_cpus2.committedOps             11055795                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total      8985005                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      2.500268                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                2.500268                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      0.399957                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                0.399957                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads        53700753                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes       16602344                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads       11842261                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes          3052                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                   5                       # Number of system calls
system.switch_cpus3.numCycles                22464918                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups         1861748                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted      1523234                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect       183347                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups       767544                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits          731262                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS          191772                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect         8370                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles     17915217                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts              10408048                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches            1861748                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches       923034                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles              2171425                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles         501062                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles        374018                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.CacheLines          1097447                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes       183431                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples     20775999                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     0.615228                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     1.958501                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0        18604574     89.55%     89.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1          100745      0.48%     90.03% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2          160521      0.77%     90.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3          216915      1.04%     91.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4          223807      1.08%     92.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5          190196      0.92%     93.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6          106436      0.51%     94.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7          157816      0.76%     95.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8         1014989      4.89%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total     20775999                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.082874                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               0.463302                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles        17733699                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles       557374                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles          2167342                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles         2470                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles        315111                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved       306291                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred          230                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts      12770089                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts         1350                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles        315111                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles        17782229                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles         121098                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles       325110                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles          2121929                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles       110519                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts      12765263                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents           24                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents         14942                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents        48240                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.RenamedOperands     17811990                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups     59381448                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups     59381448                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps     15418597                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps         2393387                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts         3168                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts         1651                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts           331545                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads      1195539                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores       646550                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads         7697                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores       214060                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded          12749569                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded         3180                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued         12099533                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued         1822                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined      1424624                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined      3416711                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved          121                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples     20775999                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     0.582380                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.269552                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0     15610111     75.14%     75.14% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1      2160174     10.40%     85.53% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2      1083497      5.22%     90.75% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3       788002      3.79%     94.54% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4       623479      3.00%     97.54% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5       255832      1.23%     98.77% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6       160123      0.77%     99.54% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7        83703      0.40%     99.95% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8        11078      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total     20775999                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu           2513     12.54%     12.54% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%     12.54% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     12.54% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     12.54% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     12.54% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     12.54% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     12.54% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     12.54% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     12.54% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     12.54% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     12.54% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     12.54% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     12.54% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     12.54% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     12.54% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     12.54% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     12.54% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     12.54% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     12.54% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     12.54% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     12.54% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     12.54% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     12.54% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     12.54% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     12.54% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     12.54% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     12.54% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     12.54% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     12.54% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead          7504     37.43%     49.97% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite        10030     50.03%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu     10176485     84.11%     84.11% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult       180796      1.49%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc         1515      0.01%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead      1096354      9.06%     94.67% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite       644383      5.33%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total      12099533                       # Type of FU issued
system.switch_cpus3.iq.rate                  0.538597                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt              20047                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.001657                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads     44996934                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes     14177436                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses     11917298                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses      12119580                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads        24567                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads       193945                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses           12                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation           65                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores         9405                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles        315111                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles          95795                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles        11177                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts     12752773                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts          554                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts      1195539                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts       646550                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts         1653                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents          9492                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents            1                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents           65                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect       106001                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect       103532                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts       209533                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts     11932617                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts      1031803                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts       166916                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                   24                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs             1676130                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches         1695117                       # Number of branches executed
system.switch_cpus3.iew.exec_stores            644327                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            0.531167                       # Inst execution rate
system.switch_cpus3.iew.wb_sent              11917430                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count             11917298                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers          6842602                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers         18437299                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              0.530485                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.371128                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts      8988066                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps     11059470                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts      1693310                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls         3059                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts       185452                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples     20460888                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     0.540518                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     1.381803                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0     15884979     77.64%     77.64% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1      2287652     11.18%     88.82% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2       845595      4.13%     92.95% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3       404639      1.98%     94.93% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4       364001      1.78%     96.71% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5       196901      0.96%     97.67% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6       156425      0.76%     98.43% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7        77916      0.38%     98.81% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8       242780      1.19%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total     20460888                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts      8988066                       # Number of instructions committed
system.switch_cpus3.commit.committedOps      11059470                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs               1638739                       # Number of memory references committed
system.switch_cpus3.commit.loads              1001594                       # Number of loads committed
system.switch_cpus3.commit.membars               1526                       # Number of memory barriers committed
system.switch_cpus3.commit.branches           1594759                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts          9964446                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls       227712                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events       242780                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads            32970823                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes           25820682                       # The number of ROB writes
system.switch_cpus3.timesIdled                 273246                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles                1688919                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts            8988066                       # Number of Instructions Simulated
system.switch_cpus3.committedOps             11059470                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total      8988066                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      2.499416                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                2.499416                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      0.400093                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                0.400093                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads        53702932                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes       16602285                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads       11837444                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes          3056                       # number of misc regfile writes
system.switch_cpus4.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus4.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus4.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus4.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus4.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus4.dtb.write_misses                0                       # DTB write misses
system.switch_cpus4.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus4.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus4.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus4.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus4.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus4.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus4.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus4.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus4.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus4.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus4.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus4.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus4.dtb.hits                        0                       # DTB hits
system.switch_cpus4.dtb.misses                      0                       # DTB misses
system.switch_cpus4.dtb.accesses                    0                       # DTB accesses
system.switch_cpus4.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus4.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus4.itb.read_hits                   0                       # DTB read hits
system.switch_cpus4.itb.read_misses                 0                       # DTB read misses
system.switch_cpus4.itb.write_hits                  0                       # DTB write hits
system.switch_cpus4.itb.write_misses                0                       # DTB write misses
system.switch_cpus4.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus4.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus4.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus4.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus4.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus4.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus4.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus4.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus4.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus4.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus4.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus4.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus4.itb.hits                        0                       # DTB hits
system.switch_cpus4.itb.misses                      0                       # DTB misses
system.switch_cpus4.itb.accesses                    0                       # DTB accesses
system.cpu4.workload.num_syscalls                   5                       # Number of system calls
system.switch_cpus4.numCycles                22464918                       # number of cpu cycles simulated
system.switch_cpus4.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus4.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus4.BPredUnit.lookups         2041465                       # Number of BP lookups
system.switch_cpus4.BPredUnit.condPredicted      1700201                       # Number of conditional branches predicted
system.switch_cpus4.BPredUnit.condIncorrect       187404                       # Number of conditional branches incorrect
system.switch_cpus4.BPredUnit.BTBLookups       774547                       # Number of BTB lookups
system.switch_cpus4.BPredUnit.BTBHits          744242                       # Number of BTB hits
system.switch_cpus4.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus4.BPredUnit.usedRAS          219108                       # Number of times the RAS was used to get a target.
system.switch_cpus4.BPredUnit.RASInCorrect         8681                       # Number of incorrect RAS predictions.
system.switch_cpus4.fetch.icacheStallCycles     17752653                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus4.fetch.Insts              11201288                       # Number of instructions fetch has processed
system.switch_cpus4.fetch.Branches            2041465                       # Number of branches that fetch encountered
system.switch_cpus4.fetch.predictedBranches       963350                       # Number of branches that fetch has predicted taken
system.switch_cpus4.fetch.Cycles              2333512                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus4.fetch.SquashCycles         523300                       # Number of cycles fetch has spent squashing
system.switch_cpus4.fetch.BlockedCycles        555428                       # Number of cycles fetch has spent blocked
system.switch_cpus4.fetch.CacheLines          1104296                       # Number of cache lines fetched
system.switch_cpus4.fetch.IcacheSquashes       179183                       # Number of outstanding Icache misses that were squashed
system.switch_cpus4.fetch.rateDist::samples     20975780                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::mean     0.656343                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::stdev     2.032478                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::0        18642268     88.88%     88.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::1          142346      0.68%     89.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::2          179766      0.86%     90.41% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::3          287422      1.37%     91.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::4          120666      0.58%     92.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::5          154105      0.73%     93.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::6          180472      0.86%     93.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::7           82749      0.39%     94.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::8         1185986      5.65%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::total     20975780                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.branchRate         0.090873                       # Number of branch fetches per cycle
system.switch_cpus4.fetch.rate               0.498612                       # Number of inst fetches per cycle
system.switch_cpus4.decode.IdleCycles        17647281                       # Number of cycles decode is idle
system.switch_cpus4.decode.BlockedCycles       671045                       # Number of cycles decode is blocked
system.switch_cpus4.decode.RunCycles          2322351                       # Number of cycles decode is running
system.switch_cpus4.decode.UnblockCycles         1183                       # Number of cycles decode is unblocking
system.switch_cpus4.decode.SquashCycles        333912                       # Number of cycles decode is squashing
system.switch_cpus4.decode.BranchResolved       310064                       # Number of times decode resolved a branch
system.switch_cpus4.decode.BranchMispred          275                       # Number of times decode detected a branch misprediction
system.switch_cpus4.decode.DecodedInsts      13691514                       # Number of instructions handled by decode
system.switch_cpus4.decode.SquashedInsts         1588                       # Number of squashed instructions handled by decode
system.switch_cpus4.rename.SquashCycles        333912                       # Number of cycles rename is squashing
system.switch_cpus4.rename.IdleCycles        17665705                       # Number of cycles rename is idle
system.switch_cpus4.rename.BlockCycles          57520                       # Number of cycles rename is blocking
system.switch_cpus4.rename.serializeStallCycles       562902                       # count of cycles rename stalled for serializing inst
system.switch_cpus4.rename.RunCycles          2305048                       # Number of cycles rename is running
system.switch_cpus4.rename.UnblockCycles        50686                       # Number of cycles rename is unblocking
system.switch_cpus4.rename.RenamedInsts      13606944                       # Number of instructions processed by rename
system.switch_cpus4.rename.ROBFullEvents           26                       # Number of times rename has blocked due to ROB full
system.switch_cpus4.rename.IQFullEvents          7357                       # Number of times rename has blocked due to IQ full
system.switch_cpus4.rename.LSQFullEvents        35115                       # Number of times rename has blocked due to LSQ full
system.switch_cpus4.rename.RenamedOperands     19003002                       # Number of destination operands rename has renamed
system.switch_cpus4.rename.RenameLookups     63272074                       # Number of register rename lookups that rename has made
system.switch_cpus4.rename.int_rename_lookups     63272074                       # Number of integer rename lookups
system.switch_cpus4.rename.CommittedMaps     15857128                       # Number of HB maps that are committed
system.switch_cpus4.rename.UndoneMaps         3145848                       # Number of HB maps that are undone due to squashing
system.switch_cpus4.rename.serializingInsts         3263                       # count of serializing insts renamed
system.switch_cpus4.rename.tempSerializingInsts         1689                       # count of temporary serializing insts renamed
system.switch_cpus4.rename.skidInsts           178998                       # count of insts added to the skid buffer
system.switch_cpus4.memDep0.insertedLoads      1275670                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus4.memDep0.insertedStores       665198                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus4.memDep0.conflictingLoads         7358                       # Number of conflicting loads.
system.switch_cpus4.memDep0.conflictingStores       151536                       # Number of conflicting stores.
system.switch_cpus4.iq.iqInstsAdded          13279691                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus4.iq.iqNonSpecInstsAdded         3276                       # Number of non-speculative instructions added to the IQ
system.switch_cpus4.iq.iqInstsIssued         12725431                       # Number of instructions issued
system.switch_cpus4.iq.iqSquashedInstsIssued        13387                       # Number of squashed instructions issued
system.switch_cpus4.iq.iqSquashedInstsExamined      1638370                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus4.iq.iqSquashedOperandsExamined      3353490                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus4.iq.iqSquashedNonSpecRemoved          101                       # Number of squashed non-spec instructions that were removed
system.switch_cpus4.iq.issued_per_cycle::samples     20975780                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::mean     0.606673                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::stdev     1.327521                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::0     15584277     74.30%     74.30% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::1      2458951     11.72%     86.02% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::2      1004465      4.79%     90.81% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::3       564280      2.69%     93.50% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::4       762810      3.64%     97.13% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::5       236311      1.13%     98.26% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::6       230820      1.10%     99.36% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::7       123933      0.59%     99.95% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::8         9933      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::total     20975780                       # Number of insts issued each cycle
system.switch_cpus4.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntAlu          88160     79.07%     79.07% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntMult             0      0.00%     79.07% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntDiv              0      0.00%     79.07% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatAdd            0      0.00%     79.07% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatCmp            0      0.00%     79.07% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatCvt            0      0.00%     79.07% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatMult            0      0.00%     79.07% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatDiv            0      0.00%     79.07% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatSqrt            0      0.00%     79.07% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAdd             0      0.00%     79.07% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAddAcc            0      0.00%     79.07% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAlu             0      0.00%     79.07% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdCmp             0      0.00%     79.07% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdCvt             0      0.00%     79.07% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMisc            0      0.00%     79.07% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMult            0      0.00%     79.07% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMultAcc            0      0.00%     79.07% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdShift            0      0.00%     79.07% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdShiftAcc            0      0.00%     79.07% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdSqrt            0      0.00%     79.07% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatAdd            0      0.00%     79.07% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatAlu            0      0.00%     79.07% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatCmp            0      0.00%     79.07% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatCvt            0      0.00%     79.07% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatDiv            0      0.00%     79.07% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMisc            0      0.00%     79.07% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMult            0      0.00%     79.07% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMultAcc            0      0.00%     79.07% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatSqrt            0      0.00%     79.07% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::MemRead         11965     10.73%     89.80% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::MemWrite        11377     10.20%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntAlu     10720728     84.25%     84.25% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntMult       173737      1.37%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAddAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAlu            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMisc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMultAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdShift            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMisc         1573      0.01%     85.62% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMult            0      0.00%     85.62% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.62% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::MemRead      1166584      9.17%     94.79% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::MemWrite       662809      5.21%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::total      12725431                       # Type of FU issued
system.switch_cpus4.iq.rate                  0.566458                       # Inst issue rate
system.switch_cpus4.iq.fu_busy_cnt             111502                       # FU busy when requested
system.switch_cpus4.iq.fu_busy_rate          0.008762                       # FU busy rate (busy events/executed inst)
system.switch_cpus4.iq.int_inst_queue_reads     46551531                       # Number of integer instruction queue reads
system.switch_cpus4.iq.int_inst_queue_writes     14921418                       # Number of integer instruction queue writes
system.switch_cpus4.iq.int_inst_queue_wakeup_accesses     12392165                       # Number of integer instruction queue wakeup accesses
system.switch_cpus4.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus4.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus4.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus4.iq.int_alu_accesses      12836933                       # Number of integer alu accesses
system.switch_cpus4.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus4.iew.lsq.thread0.forwLoads         9306                       # Number of loads that had data forwarded from stores
system.switch_cpus4.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus4.iew.lsq.thread0.squashedLoads       244981                       # Number of loads squashed
system.switch_cpus4.iew.lsq.thread0.ignoredResponses           10                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus4.iew.lsq.thread0.memOrderViolation           83                       # Number of memory ordering violations
system.switch_cpus4.iew.lsq.thread0.squashedStores        10104                       # Number of stores squashed
system.switch_cpus4.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus4.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus4.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus4.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus4.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus4.iew.iewSquashCycles        333912                       # Number of cycles IEW is squashing
system.switch_cpus4.iew.iewBlockCycles          43858                       # Number of cycles IEW is blocking
system.switch_cpus4.iew.iewUnblockCycles         5571                       # Number of cycles IEW is unblocking
system.switch_cpus4.iew.iewDispatchedInsts     13282971                       # Number of instructions dispatched to IQ
system.switch_cpus4.iew.iewDispSquashedInsts        10211                       # Number of squashed instructions skipped by dispatch
system.switch_cpus4.iew.iewDispLoadInsts      1275670                       # Number of dispatched load instructions
system.switch_cpus4.iew.iewDispStoreInsts       665198                       # Number of dispatched store instructions
system.switch_cpus4.iew.iewDispNonSpecInsts         1690                       # Number of dispatched non-speculative instructions
system.switch_cpus4.iew.iewIQFullEvents          4844                       # Number of times the IQ has become full, causing a stall
system.switch_cpus4.iew.iewLSQFullEvents            2                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus4.iew.memOrderViolationEvents           83                       # Number of memory order violations
system.switch_cpus4.iew.predictedTakenIncorrect       110388                       # Number of branches that were predicted taken incorrectly
system.switch_cpus4.iew.predictedNotTakenIncorrect       105697                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus4.iew.branchMispredicts       216085                       # Number of branch mispredicts detected at execute
system.switch_cpus4.iew.iewExecutedInsts     12502861                       # Number of executed instructions
system.switch_cpus4.iew.iewExecLoadInsts      1147455                       # Number of load instructions executed
system.switch_cpus4.iew.iewExecSquashedInsts       222570                       # Number of squashed instructions skipped in execute
system.switch_cpus4.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus4.iew.exec_nop                    4                       # number of nop insts executed
system.switch_cpus4.iew.exec_refs             1810162                       # number of memory reference insts executed
system.switch_cpus4.iew.exec_branches         1766874                       # Number of branches executed
system.switch_cpus4.iew.exec_stores            662707                       # Number of stores executed
system.switch_cpus4.iew.exec_rate            0.556550                       # Inst execution rate
system.switch_cpus4.iew.wb_sent              12392284                       # cumulative count of insts sent to commit
system.switch_cpus4.iew.wb_count             12392165                       # cumulative count of insts written-back
system.switch_cpus4.iew.wb_producers          7425131                       # num instructions producing a value
system.switch_cpus4.iew.wb_consumers         19951647                       # num instructions consuming a value
system.switch_cpus4.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus4.iew.wb_rate              0.551623                       # insts written-back per cycle
system.switch_cpus4.iew.wb_fanout            0.372156                       # average fanout of values written-back
system.switch_cpus4.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus4.commit.commitCommittedInsts      9225669                       # The number of committed instructions
system.switch_cpus4.commit.commitCommittedOps     11368184                       # The number of committed instructions
system.switch_cpus4.commit.commitSquashedInsts      1914834                       # The number of squashed insts skipped by commit
system.switch_cpus4.commit.commitNonSpecStalls         3175                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus4.commit.branchMispredicts       188782                       # The number of times a branch was mispredicted
system.switch_cpus4.commit.committed_per_cycle::samples     20641868                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::mean     0.550734                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::stdev     1.370811                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::0     15828221     76.68%     76.68% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::1      2440091     11.82%     88.50% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::2       886503      4.29%     92.80% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::3       441257      2.14%     94.93% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::4       402978      1.95%     96.89% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::5       169258      0.82%     97.71% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::6       167781      0.81%     98.52% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::7        79804      0.39%     98.91% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::8       225975      1.09%    100.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::total     20641868                       # Number of insts commited each cycle
system.switch_cpus4.commit.committedInsts      9225669                       # Number of instructions committed
system.switch_cpus4.commit.committedOps      11368184                       # Number of ops (including micro ops) committed
system.switch_cpus4.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus4.commit.refs               1685783                       # Number of memory references committed
system.switch_cpus4.commit.loads              1030689                       # Number of loads committed
system.switch_cpus4.commit.membars               1584                       # Number of memory barriers committed
system.switch_cpus4.commit.branches           1647616                       # Number of branches committed
system.switch_cpus4.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus4.commit.int_insts         10235265                       # Number of committed integer instructions.
system.switch_cpus4.commit.function_calls       234780                       # Number of function calls committed.
system.switch_cpus4.commit.bw_lim_events       225975                       # number cycles where commit BW limit reached
system.switch_cpus4.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus4.rob.rob_reads            33698846                       # The number of ROB reads
system.switch_cpus4.rob.rob_writes           26899967                       # The number of ROB writes
system.switch_cpus4.timesIdled                 271823                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus4.idleCycles                1489138                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus4.committedInsts            9225669                       # Number of Instructions Simulated
system.switch_cpus4.committedOps             11368184                       # Number of Ops (including micro ops) Simulated
system.switch_cpus4.committedInsts_total      9225669                       # Number of Instructions Simulated
system.switch_cpus4.cpi                      2.435045                       # CPI: Cycles Per Instruction
system.switch_cpus4.cpi_total                2.435045                       # CPI: Total CPI of All Threads
system.switch_cpus4.ipc                      0.410670                       # IPC: Instructions Per Cycle
system.switch_cpus4.ipc_total                0.410670                       # IPC: Total IPC of All Threads
system.switch_cpus4.int_regfile_reads        56257823                       # number of integer regfile reads
system.switch_cpus4.int_regfile_writes       17315925                       # number of integer regfile writes
system.switch_cpus4.misc_regfile_reads       12659963                       # number of misc regfile reads
system.switch_cpus4.misc_regfile_writes          3172                       # number of misc regfile writes
system.switch_cpus5.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus5.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus5.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus5.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus5.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus5.dtb.write_misses                0                       # DTB write misses
system.switch_cpus5.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus5.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus5.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus5.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus5.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus5.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus5.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus5.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus5.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus5.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus5.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus5.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus5.dtb.hits                        0                       # DTB hits
system.switch_cpus5.dtb.misses                      0                       # DTB misses
system.switch_cpus5.dtb.accesses                    0                       # DTB accesses
system.switch_cpus5.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus5.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus5.itb.read_hits                   0                       # DTB read hits
system.switch_cpus5.itb.read_misses                 0                       # DTB read misses
system.switch_cpus5.itb.write_hits                  0                       # DTB write hits
system.switch_cpus5.itb.write_misses                0                       # DTB write misses
system.switch_cpus5.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus5.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus5.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus5.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus5.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus5.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus5.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus5.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus5.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus5.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus5.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus5.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus5.itb.hits                        0                       # DTB hits
system.switch_cpus5.itb.misses                      0                       # DTB misses
system.switch_cpus5.itb.accesses                    0                       # DTB accesses
system.cpu5.workload.num_syscalls                   5                       # Number of system calls
system.switch_cpus5.numCycles                22464918                       # number of cpu cycles simulated
system.switch_cpus5.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus5.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus5.BPredUnit.lookups         1863685                       # Number of BP lookups
system.switch_cpus5.BPredUnit.condPredicted      1524969                       # Number of conditional branches predicted
system.switch_cpus5.BPredUnit.condIncorrect       183222                       # Number of conditional branches incorrect
system.switch_cpus5.BPredUnit.BTBLookups       761730                       # Number of BTB lookups
system.switch_cpus5.BPredUnit.BTBHits          730756                       # Number of BTB hits
system.switch_cpus5.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus5.BPredUnit.usedRAS          191754                       # Number of times the RAS was used to get a target.
system.switch_cpus5.BPredUnit.RASInCorrect         8298                       # Number of incorrect RAS predictions.
system.switch_cpus5.fetch.icacheStallCycles     17910886                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus5.fetch.Insts              10422127                       # Number of instructions fetch has processed
system.switch_cpus5.fetch.Branches            1863685                       # Number of branches that fetch encountered
system.switch_cpus5.fetch.predictedBranches       922510                       # Number of branches that fetch has predicted taken
system.switch_cpus5.fetch.Cycles              2174302                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus5.fetch.SquashCycles         502180                       # Number of cycles fetch has spent squashing
system.switch_cpus5.fetch.BlockedCycles        374021                       # Number of cycles fetch has spent blocked
system.switch_cpus5.fetch.CacheLines          1097529                       # Number of cache lines fetched
system.switch_cpus5.fetch.IcacheSquashes       183283                       # Number of outstanding Icache misses that were squashed
system.switch_cpus5.fetch.rateDist::samples     20775791                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::mean     0.616143                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::stdev     1.960049                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::0        18601489     89.53%     89.53% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::1          100826      0.49%     90.02% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::2          160516      0.77%     90.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::3          217998      1.05%     91.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::4          224234      1.08%     92.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::5          190059      0.91%     93.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::6          105130      0.51%     94.34% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::7          157323      0.76%     95.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::8         1018216      4.90%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::total     20775791                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.branchRate         0.082960                       # Number of branch fetches per cycle
system.switch_cpus5.fetch.rate               0.463929                       # Number of inst fetches per cycle
system.switch_cpus5.decode.IdleCycles        17729084                       # Number of cycles decode is idle
system.switch_cpus5.decode.BlockedCycles       557627                       # Number of cycles decode is blocked
system.switch_cpus5.decode.RunCycles          2170208                       # Number of cycles decode is running
system.switch_cpus5.decode.UnblockCycles         2513                       # Number of cycles decode is unblocking
system.switch_cpus5.decode.SquashCycles        316356                       # Number of cycles decode is squashing
system.switch_cpus5.decode.BranchResolved       306540                       # Number of times decode resolved a branch
system.switch_cpus5.decode.BranchMispred          228                       # Number of times decode detected a branch misprediction
system.switch_cpus5.decode.DecodedInsts      12789133                       # Number of instructions handled by decode
system.switch_cpus5.decode.SquashedInsts         1334                       # Number of squashed instructions handled by decode
system.switch_cpus5.rename.SquashCycles        316356                       # Number of cycles rename is squashing
system.switch_cpus5.rename.IdleCycles        17777481                       # Number of cycles rename is idle
system.switch_cpus5.rename.BlockCycles         121388                       # Number of cycles rename is blocking
system.switch_cpus5.rename.serializeStallCycles       325407                       # count of cycles rename stalled for serializing inst
system.switch_cpus5.rename.RunCycles          2125015                       # Number of cycles rename is running
system.switch_cpus5.rename.UnblockCycles       110141                       # Number of cycles rename is unblocking
system.switch_cpus5.rename.RenamedInsts      12784316                       # Number of instructions processed by rename
system.switch_cpus5.rename.ROBFullEvents           24                       # Number of times rename has blocked due to ROB full
system.switch_cpus5.rename.IQFullEvents         14904                       # Number of times rename has blocked due to IQ full
system.switch_cpus5.rename.LSQFullEvents        48064                       # Number of times rename has blocked due to LSQ full
system.switch_cpus5.rename.RenamedOperands     17839880                       # Number of destination operands rename has renamed
system.switch_cpus5.rename.RenameLookups     59470281                       # Number of register rename lookups that rename has made
system.switch_cpus5.rename.int_rename_lookups     59470281                       # Number of integer rename lookups
system.switch_cpus5.rename.CommittedMaps     15426847                       # Number of HB maps that are committed
system.switch_cpus5.rename.UndoneMaps         2413033                       # Number of HB maps that are undone due to squashing
system.switch_cpus5.rename.serializingInsts         3134                       # count of serializing insts renamed
system.switch_cpus5.rename.tempSerializingInsts         1617                       # count of temporary serializing insts renamed
system.switch_cpus5.rename.skidInsts           331172                       # count of insts added to the skid buffer
system.switch_cpus5.memDep0.insertedLoads      1198213                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus5.memDep0.insertedStores       647312                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus5.memDep0.conflictingLoads         7514                       # Number of conflicting loads.
system.switch_cpus5.memDep0.conflictingStores       214600                       # Number of conflicting stores.
system.switch_cpus5.iq.iqInstsAdded          12768244                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus5.iq.iqNonSpecInstsAdded         3145                       # Number of non-speculative instructions added to the IQ
system.switch_cpus5.iq.iqInstsIssued         12110280                       # Number of instructions issued
system.switch_cpus5.iq.iqSquashedInstsIssued         1803                       # Number of squashed instructions issued
system.switch_cpus5.iq.iqSquashedInstsExamined      1437006                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus5.iq.iqSquashedOperandsExamined      3458126                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus5.iq.iqSquashedNonSpecRemoved           87                       # Number of squashed non-spec instructions that were removed
system.switch_cpus5.iq.issued_per_cycle::samples     20775791                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::mean     0.582903                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::stdev     1.269956                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::0     15607039     75.12%     75.12% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::1      2159194     10.39%     85.51% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::2      1083635      5.22%     90.73% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::3       791099      3.81%     94.54% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::4       624300      3.00%     97.54% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::5       255443      1.23%     98.77% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::6       160272      0.77%     99.54% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::7        84000      0.40%     99.95% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::8        10809      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::total     20775791                       # Number of insts issued each cycle
system.switch_cpus5.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntAlu           2512     12.34%     12.34% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntMult             0      0.00%     12.34% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntDiv              0      0.00%     12.34% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatAdd            0      0.00%     12.34% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatCmp            0      0.00%     12.34% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatCvt            0      0.00%     12.34% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatMult            0      0.00%     12.34% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatDiv            0      0.00%     12.34% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatSqrt            0      0.00%     12.34% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAdd             0      0.00%     12.34% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAddAcc            0      0.00%     12.34% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAlu             0      0.00%     12.34% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdCmp             0      0.00%     12.34% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdCvt             0      0.00%     12.34% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMisc            0      0.00%     12.34% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMult            0      0.00%     12.34% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMultAcc            0      0.00%     12.34% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdShift            0      0.00%     12.34% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdShiftAcc            0      0.00%     12.34% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdSqrt            0      0.00%     12.34% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatAdd            0      0.00%     12.34% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatAlu            0      0.00%     12.34% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatCmp            0      0.00%     12.34% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatCvt            0      0.00%     12.34% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatDiv            0      0.00%     12.34% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMisc            0      0.00%     12.34% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMult            0      0.00%     12.34% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMultAcc            0      0.00%     12.34% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatSqrt            0      0.00%     12.34% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::MemRead          7818     38.39%     50.73% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::MemWrite        10034     49.27%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntAlu     10185470     84.11%     84.11% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntMult       181077      1.50%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatMult            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatSqrt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAddAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAlu            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMisc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMult            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMultAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdShift            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdSqrt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMisc         1516      0.01%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::MemRead      1097006      9.06%     94.67% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::MemWrite       645211      5.33%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::total      12110280                       # Type of FU issued
system.switch_cpus5.iq.rate                  0.539075                       # Inst issue rate
system.switch_cpus5.iq.fu_busy_cnt              20364                       # FU busy when requested
system.switch_cpus5.iq.fu_busy_rate          0.001682                       # FU busy rate (busy events/executed inst)
system.switch_cpus5.iq.int_inst_queue_reads     45018518                       # Number of integer instruction queue reads
system.switch_cpus5.iq.int_inst_queue_writes     14208454                       # Number of integer instruction queue writes
system.switch_cpus5.iq.int_inst_queue_wakeup_accesses     11927117                       # Number of integer instruction queue wakeup accesses
system.switch_cpus5.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus5.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus5.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus5.iq.int_alu_accesses      12130644                       # Number of integer alu accesses
system.switch_cpus5.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus5.iew.lsq.thread0.forwLoads        25238                       # Number of loads that had data forwarded from stores
system.switch_cpus5.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus5.iew.lsq.thread0.squashedLoads       196098                       # Number of loads squashed
system.switch_cpus5.iew.lsq.thread0.ignoredResponses           11                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus5.iew.lsq.thread0.memOrderViolation           64                       # Number of memory ordering violations
system.switch_cpus5.iew.lsq.thread0.squashedStores         9827                       # Number of stores squashed
system.switch_cpus5.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus5.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus5.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus5.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus5.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus5.iew.iewSquashCycles        316356                       # Number of cycles IEW is squashing
system.switch_cpus5.iew.iewBlockCycles          96051                       # Number of cycles IEW is blocking
system.switch_cpus5.iew.iewUnblockCycles        11239                       # Number of cycles IEW is unblocking
system.switch_cpus5.iew.iewDispatchedInsts     12771415                       # Number of instructions dispatched to IQ
system.switch_cpus5.iew.iewDispSquashedInsts          533                       # Number of squashed instructions skipped by dispatch
system.switch_cpus5.iew.iewDispLoadInsts      1198213                       # Number of dispatched load instructions
system.switch_cpus5.iew.iewDispStoreInsts       647312                       # Number of dispatched store instructions
system.switch_cpus5.iew.iewDispNonSpecInsts         1618                       # Number of dispatched non-speculative instructions
system.switch_cpus5.iew.iewIQFullEvents          9523                       # Number of times the IQ has become full, causing a stall
system.switch_cpus5.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus5.iew.memOrderViolationEvents           64                       # Number of memory order violations
system.switch_cpus5.iew.predictedTakenIncorrect       105547                       # Number of branches that were predicted taken incorrectly
system.switch_cpus5.iew.predictedNotTakenIncorrect       104027                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus5.iew.branchMispredicts       209574                       # Number of branch mispredicts detected at execute
system.switch_cpus5.iew.iewExecutedInsts     11942244                       # Number of executed instructions
system.switch_cpus5.iew.iewExecLoadInsts      1032069                       # Number of load instructions executed
system.switch_cpus5.iew.iewExecSquashedInsts       168036                       # Number of squashed instructions skipped in execute
system.switch_cpus5.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus5.iew.exec_nop                   26                       # number of nop insts executed
system.switch_cpus5.iew.exec_refs             1677217                       # number of memory reference insts executed
system.switch_cpus5.iew.exec_branches         1696545                       # Number of branches executed
system.switch_cpus5.iew.exec_stores            645148                       # Number of stores executed
system.switch_cpus5.iew.exec_rate            0.531595                       # Inst execution rate
system.switch_cpus5.iew.wb_sent              11927239                       # cumulative count of insts sent to commit
system.switch_cpus5.iew.wb_count             11927117                       # cumulative count of insts written-back
system.switch_cpus5.iew.wb_producers          6848577                       # num instructions producing a value
system.switch_cpus5.iew.wb_consumers         18455665                       # num instructions consuming a value
system.switch_cpus5.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus5.iew.wb_rate              0.530922                       # insts written-back per cycle
system.switch_cpus5.iew.wb_fanout            0.371083                       # average fanout of values written-back
system.switch_cpus5.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus5.commit.commitCommittedInsts      8992813                       # The number of committed instructions
system.switch_cpus5.commit.commitCommittedOps     11065322                       # The number of committed instructions
system.switch_cpus5.commit.commitSquashedInsts      1706100                       # The number of squashed insts skipped by commit
system.switch_cpus5.commit.commitNonSpecStalls         3058                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus5.commit.branchMispredicts       185329                       # The number of times a branch was mispredicted
system.switch_cpus5.commit.committed_per_cycle::samples     20459435                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::mean     0.540842                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::stdev     1.382294                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::0     15881240     77.62%     77.62% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::1      2288761     11.19%     88.81% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::2       846692      4.14%     92.95% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::3       404255      1.98%     94.92% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::4       364355      1.78%     96.71% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::5       196007      0.96%     97.66% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::6       157088      0.77%     98.43% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::7        77867      0.38%     98.81% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::8       243170      1.19%    100.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::total     20459435                       # Number of insts commited each cycle
system.switch_cpus5.commit.committedInsts      8992813                       # Number of instructions committed
system.switch_cpus5.commit.committedOps      11065322                       # Number of ops (including micro ops) committed
system.switch_cpus5.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus5.commit.refs               1639600                       # Number of memory references committed
system.switch_cpus5.commit.loads              1002115                       # Number of loads committed
system.switch_cpus5.commit.membars               1526                       # Number of memory barriers committed
system.switch_cpus5.commit.branches           1595600                       # Number of branches committed
system.switch_cpus5.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus5.commit.int_insts          9969697                       # Number of committed integer instructions.
system.switch_cpus5.commit.function_calls       227824                       # Number of function calls committed.
system.switch_cpus5.commit.bw_lim_events       243170                       # number cycles where commit BW limit reached
system.switch_cpus5.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus5.rob.rob_reads            32987622                       # The number of ROB reads
system.switch_cpus5.rob.rob_writes           25859217                       # The number of ROB writes
system.switch_cpus5.timesIdled                 272973                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus5.idleCycles                1689127                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus5.committedInsts            8992813                       # Number of Instructions Simulated
system.switch_cpus5.committedOps             11065322                       # Number of Ops (including micro ops) Simulated
system.switch_cpus5.committedInsts_total      8992813                       # Number of Instructions Simulated
system.switch_cpus5.cpi                      2.498097                       # CPI: Cycles Per Instruction
system.switch_cpus5.cpi_total                2.498097                       # CPI: Total CPI of All Threads
system.switch_cpus5.ipc                      0.400305                       # IPC: Instructions Per Cycle
system.switch_cpus5.ipc_total                0.400305                       # IPC: Total IPC of All Threads
system.switch_cpus5.int_regfile_reads        53741713                       # number of integer regfile reads
system.switch_cpus5.int_regfile_writes       16617481                       # number of integer regfile writes
system.switch_cpus5.misc_regfile_reads       11852677                       # number of misc regfile reads
system.switch_cpus5.misc_regfile_writes          3054                       # number of misc regfile writes
system.switch_cpus6.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus6.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus6.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus6.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus6.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus6.dtb.write_misses                0                       # DTB write misses
system.switch_cpus6.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus6.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus6.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus6.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus6.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus6.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus6.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus6.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus6.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus6.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus6.dtb.hits                        0                       # DTB hits
system.switch_cpus6.dtb.misses                      0                       # DTB misses
system.switch_cpus6.dtb.accesses                    0                       # DTB accesses
system.switch_cpus6.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus6.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus6.itb.read_hits                   0                       # DTB read hits
system.switch_cpus6.itb.read_misses                 0                       # DTB read misses
system.switch_cpus6.itb.write_hits                  0                       # DTB write hits
system.switch_cpus6.itb.write_misses                0                       # DTB write misses
system.switch_cpus6.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus6.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus6.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus6.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus6.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus6.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus6.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus6.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus6.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus6.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus6.itb.hits                        0                       # DTB hits
system.switch_cpus6.itb.misses                      0                       # DTB misses
system.switch_cpus6.itb.accesses                    0                       # DTB accesses
system.cpu6.workload.num_syscalls                   5                       # Number of system calls
system.switch_cpus6.numCycles                22464918                       # number of cpu cycles simulated
system.switch_cpus6.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus6.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus6.BPredUnit.lookups         2041696                       # Number of BP lookups
system.switch_cpus6.BPredUnit.condPredicted      1699890                       # Number of conditional branches predicted
system.switch_cpus6.BPredUnit.condIncorrect       187418                       # Number of conditional branches incorrect
system.switch_cpus6.BPredUnit.BTBLookups       771213                       # Number of BTB lookups
system.switch_cpus6.BPredUnit.BTBHits          743075                       # Number of BTB hits
system.switch_cpus6.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus6.BPredUnit.usedRAS          219204                       # Number of times the RAS was used to get a target.
system.switch_cpus6.BPredUnit.RASInCorrect         8744                       # Number of incorrect RAS predictions.
system.switch_cpus6.fetch.icacheStallCycles     17757493                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus6.fetch.Insts              11204680                       # Number of instructions fetch has processed
system.switch_cpus6.fetch.Branches            2041696                       # Number of branches that fetch encountered
system.switch_cpus6.fetch.predictedBranches       962279                       # Number of branches that fetch has predicted taken
system.switch_cpus6.fetch.Cycles              2333811                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus6.fetch.SquashCycles         522846                       # Number of cycles fetch has spent squashing
system.switch_cpus6.fetch.BlockedCycles        551524                       # Number of cycles fetch has spent blocked
system.switch_cpus6.fetch.CacheLines          1104413                       # Number of cache lines fetched
system.switch_cpus6.fetch.IcacheSquashes       179120                       # Number of outstanding Icache misses that were squashed
system.switch_cpus6.fetch.rateDist::samples     20976547                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::mean     0.656500                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::stdev     2.032819                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::0        18642736     88.87%     88.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::1          142279      0.68%     89.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::2          179593      0.86%     90.41% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::3          287837      1.37%     91.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::4          120662      0.58%     92.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::5          153585      0.73%     93.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::6          180268      0.86%     93.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::7           82759      0.39%     94.34% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::8         1186828      5.66%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::total     20976547                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.branchRate         0.090884                       # Number of branch fetches per cycle
system.switch_cpus6.fetch.rate               0.498763                       # Number of inst fetches per cycle
system.switch_cpus6.decode.IdleCycles        17652548                       # Number of cycles decode is idle
system.switch_cpus6.decode.BlockedCycles       666840                       # Number of cycles decode is blocked
system.switch_cpus6.decode.RunCycles          2322541                       # Number of cycles decode is running
system.switch_cpus6.decode.UnblockCycles         1169                       # Number of cycles decode is unblocking
system.switch_cpus6.decode.SquashCycles        333441                       # Number of cycles decode is squashing
system.switch_cpus6.decode.BranchResolved       310582                       # Number of times decode resolved a branch
system.switch_cpus6.decode.BranchMispred          278                       # Number of times decode detected a branch misprediction
system.switch_cpus6.decode.DecodedInsts      13694322                       # Number of instructions handled by decode
system.switch_cpus6.decode.SquashedInsts         1598                       # Number of squashed instructions handled by decode
system.switch_cpus6.rename.SquashCycles        333441                       # Number of cycles rename is squashing
system.switch_cpus6.rename.IdleCycles        17671109                       # Number of cycles rename is idle
system.switch_cpus6.rename.BlockCycles          57668                       # Number of cycles rename is blocking
system.switch_cpus6.rename.serializeStallCycles       558829                       # count of cycles rename stalled for serializing inst
system.switch_cpus6.rename.RunCycles          2305131                       # Number of cycles rename is running
system.switch_cpus6.rename.UnblockCycles        50362                       # Number of cycles rename is unblocking
system.switch_cpus6.rename.RenamedInsts      13608489                       # Number of instructions processed by rename
system.switch_cpus6.rename.ROBFullEvents           17                       # Number of times rename has blocked due to ROB full
system.switch_cpus6.rename.IQFullEvents          7230                       # Number of times rename has blocked due to IQ full
system.switch_cpus6.rename.LSQFullEvents        34985                       # Number of times rename has blocked due to LSQ full
system.switch_cpus6.rename.RenamedOperands     19007929                       # Number of destination operands rename has renamed
system.switch_cpus6.rename.RenameLookups     63277105                       # Number of register rename lookups that rename has made
system.switch_cpus6.rename.int_rename_lookups     63277105                       # Number of integer rename lookups
system.switch_cpus6.rename.CommittedMaps     15866343                       # Number of HB maps that are committed
system.switch_cpus6.rename.UndoneMaps         3141581                       # Number of HB maps that are undone due to squashing
system.switch_cpus6.rename.serializingInsts         3271                       # count of serializing insts renamed
system.switch_cpus6.rename.tempSerializingInsts         1695                       # count of temporary serializing insts renamed
system.switch_cpus6.rename.skidInsts           178391                       # count of insts added to the skid buffer
system.switch_cpus6.memDep0.insertedLoads      1275848                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus6.memDep0.insertedStores       665609                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus6.memDep0.conflictingLoads         7521                       # Number of conflicting loads.
system.switch_cpus6.memDep0.conflictingStores       151417                       # Number of conflicting stores.
system.switch_cpus6.iq.iqInstsAdded          13284476                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus6.iq.iqNonSpecInstsAdded         3282                       # Number of non-speculative instructions added to the IQ
system.switch_cpus6.iq.iqInstsIssued         12732065                       # Number of instructions issued
system.switch_cpus6.iq.iqSquashedInstsIssued        13770                       # Number of squashed instructions issued
system.switch_cpus6.iq.iqSquashedInstsExamined      1634681                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus6.iq.iqSquashedOperandsExamined      3345480                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus6.iq.iqSquashedNonSpecRemoved          107                       # Number of squashed non-spec instructions that were removed
system.switch_cpus6.iq.issued_per_cycle::samples     20976547                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::mean     0.606967                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::stdev     1.327901                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::0     15582604     74.29%     74.29% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::1      2459976     11.73%     86.01% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::2      1005391      4.79%     90.81% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::3       564129      2.69%     93.50% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::4       762650      3.64%     97.13% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::5       236295      1.13%     98.26% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::6       231634      1.10%     99.36% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::7       123903      0.59%     99.95% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::8         9965      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::total     20976547                       # Number of insts issued each cycle
system.switch_cpus6.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntAlu          88359     79.04%     79.04% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntMult             0      0.00%     79.04% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntDiv              0      0.00%     79.04% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatAdd            0      0.00%     79.04% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatCmp            0      0.00%     79.04% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatCvt            0      0.00%     79.04% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatMult            0      0.00%     79.04% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatDiv            0      0.00%     79.04% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatSqrt            0      0.00%     79.04% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAdd             0      0.00%     79.04% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAddAcc            0      0.00%     79.04% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAlu             0      0.00%     79.04% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdCmp             0      0.00%     79.04% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdCvt             0      0.00%     79.04% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMisc            0      0.00%     79.04% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMult            0      0.00%     79.04% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMultAcc            0      0.00%     79.04% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdShift            0      0.00%     79.04% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdShiftAcc            0      0.00%     79.04% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdSqrt            0      0.00%     79.04% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatAdd            0      0.00%     79.04% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatAlu            0      0.00%     79.04% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatCmp            0      0.00%     79.04% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatCvt            0      0.00%     79.04% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatDiv            0      0.00%     79.04% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMisc            0      0.00%     79.04% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMult            0      0.00%     79.04% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMultAcc            0      0.00%     79.04% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatSqrt            0      0.00%     79.04% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::MemRead         12050     10.78%     89.82% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::MemWrite        11378     10.18%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntAlu     10726079     84.24%     84.24% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntMult       173776      1.36%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAddAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAlu            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMisc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMultAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdShift            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMisc         1574      0.01%     85.62% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMult            0      0.00%     85.62% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.62% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::MemRead      1167377      9.17%     94.79% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::MemWrite       663259      5.21%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::total      12732065                       # Type of FU issued
system.switch_cpus6.iq.rate                  0.566753                       # Inst issue rate
system.switch_cpus6.iq.fu_busy_cnt             111787                       # FU busy when requested
system.switch_cpus6.iq.fu_busy_rate          0.008780                       # FU busy rate (busy events/executed inst)
system.switch_cpus6.iq.int_inst_queue_reads     46566234                       # Number of integer instruction queue reads
system.switch_cpus6.iq.int_inst_queue_writes     14922515                       # Number of integer instruction queue writes
system.switch_cpus6.iq.int_inst_queue_wakeup_accesses     12398693                       # Number of integer instruction queue wakeup accesses
system.switch_cpus6.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus6.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus6.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus6.iq.int_alu_accesses      12843852                       # Number of integer alu accesses
system.switch_cpus6.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus6.iew.lsq.thread0.forwLoads         9471                       # Number of loads that had data forwarded from stores
system.switch_cpus6.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus6.iew.lsq.thread0.squashedLoads       244553                       # Number of loads squashed
system.switch_cpus6.iew.lsq.thread0.ignoredResponses            7                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus6.iew.lsq.thread0.memOrderViolation           79                       # Number of memory ordering violations
system.switch_cpus6.iew.lsq.thread0.squashedStores        10134                       # Number of stores squashed
system.switch_cpus6.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus6.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus6.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus6.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus6.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus6.iew.iewSquashCycles        333441                       # Number of cycles IEW is squashing
system.switch_cpus6.iew.iewBlockCycles          43959                       # Number of cycles IEW is blocking
system.switch_cpus6.iew.iewUnblockCycles         5629                       # Number of cycles IEW is unblocking
system.switch_cpus6.iew.iewDispatchedInsts     13287762                       # Number of instructions dispatched to IQ
system.switch_cpus6.iew.iewDispSquashedInsts        10402                       # Number of squashed instructions skipped by dispatch
system.switch_cpus6.iew.iewDispLoadInsts      1275848                       # Number of dispatched load instructions
system.switch_cpus6.iew.iewDispStoreInsts       665609                       # Number of dispatched store instructions
system.switch_cpus6.iew.iewDispNonSpecInsts         1696                       # Number of dispatched non-speculative instructions
system.switch_cpus6.iew.iewIQFullEvents          4924                       # Number of times the IQ has become full, causing a stall
system.switch_cpus6.iew.iewLSQFullEvents            4                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus6.iew.memOrderViolationEvents           79                       # Number of memory order violations
system.switch_cpus6.iew.predictedTakenIncorrect       110013                       # Number of branches that were predicted taken incorrectly
system.switch_cpus6.iew.predictedNotTakenIncorrect       105919                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus6.iew.branchMispredicts       215932                       # Number of branch mispredicts detected at execute
system.switch_cpus6.iew.iewExecutedInsts     12509634                       # Number of executed instructions
system.switch_cpus6.iew.iewExecLoadInsts      1148081                       # Number of load instructions executed
system.switch_cpus6.iew.iewExecSquashedInsts       222431                       # Number of squashed instructions skipped in execute
system.switch_cpus6.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus6.iew.exec_nop                    4                       # number of nop insts executed
system.switch_cpus6.iew.exec_refs             1811221                       # number of memory reference insts executed
system.switch_cpus6.iew.exec_branches         1768416                       # Number of branches executed
system.switch_cpus6.iew.exec_stores            663140                       # Number of stores executed
system.switch_cpus6.iew.exec_rate            0.556852                       # Inst execution rate
system.switch_cpus6.iew.wb_sent              12398791                       # cumulative count of insts sent to commit
system.switch_cpus6.iew.wb_count             12398693                       # cumulative count of insts written-back
system.switch_cpus6.iew.wb_producers          7427258                       # num instructions producing a value
system.switch_cpus6.iew.wb_consumers         19955932                       # num instructions consuming a value
system.switch_cpus6.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus6.iew.wb_rate              0.551914                       # insts written-back per cycle
system.switch_cpus6.iew.wb_fanout            0.372183                       # average fanout of values written-back
system.switch_cpus6.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus6.commit.commitCommittedInsts      9231000                       # The number of committed instructions
system.switch_cpus6.commit.commitCommittedOps     11374796                       # The number of committed instructions
system.switch_cpus6.commit.commitSquashedInsts      1913029                       # The number of squashed insts skipped by commit
system.switch_cpus6.commit.commitNonSpecStalls         3175                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus6.commit.branchMispredicts       188797                       # The number of times a branch was mispredicted
system.switch_cpus6.commit.committed_per_cycle::samples     20643106                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::mean     0.551022                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::stdev     1.371257                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::0     15827333     76.67%     76.67% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::1      2441184     11.83%     88.50% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::2       886628      4.30%     92.79% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::3       441383      2.14%     94.93% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::4       402962      1.95%     96.88% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::5       169553      0.82%     97.70% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::6       168096      0.81%     98.52% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::7        79718      0.39%     98.90% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::8       226249      1.10%    100.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::total     20643106                       # Number of insts commited each cycle
system.switch_cpus6.commit.committedInsts      9231000                       # Number of instructions committed
system.switch_cpus6.commit.committedOps      11374796                       # Number of ops (including micro ops) committed
system.switch_cpus6.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus6.commit.refs               1686767                       # Number of memory references committed
system.switch_cpus6.commit.loads              1031292                       # Number of loads committed
system.switch_cpus6.commit.membars               1584                       # Number of memory barriers committed
system.switch_cpus6.commit.branches           1648594                       # Number of branches committed
system.switch_cpus6.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus6.commit.int_insts         10241209                       # Number of committed integer instructions.
system.switch_cpus6.commit.function_calls       234921                       # Number of function calls committed.
system.switch_cpus6.commit.bw_lim_events       226249                       # number cycles where commit BW limit reached
system.switch_cpus6.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus6.rob.rob_reads            33704617                       # The number of ROB reads
system.switch_cpus6.rob.rob_writes           26909108                       # The number of ROB writes
system.switch_cpus6.timesIdled                 271655                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus6.idleCycles                1488371                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus6.committedInsts            9231000                       # Number of Instructions Simulated
system.switch_cpus6.committedOps             11374796                       # Number of Ops (including micro ops) Simulated
system.switch_cpus6.committedInsts_total      9231000                       # Number of Instructions Simulated
system.switch_cpus6.cpi                      2.433639                       # CPI: Cycles Per Instruction
system.switch_cpus6.cpi_total                2.433639                       # CPI: Total CPI of All Threads
system.switch_cpus6.ipc                      0.410907                       # IPC: Instructions Per Cycle
system.switch_cpus6.ipc_total                0.410907                       # IPC: Total IPC of All Threads
system.switch_cpus6.int_regfile_reads        56284731                       # number of integer regfile reads
system.switch_cpus6.int_regfile_writes       17326987                       # number of integer regfile writes
system.switch_cpus6.misc_regfile_reads       12664014                       # number of misc regfile reads
system.switch_cpus6.misc_regfile_writes          3172                       # number of misc regfile writes
system.switch_cpus7.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus7.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus7.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus7.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus7.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus7.dtb.write_misses                0                       # DTB write misses
system.switch_cpus7.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus7.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus7.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus7.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus7.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus7.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus7.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus7.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus7.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus7.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus7.dtb.hits                        0                       # DTB hits
system.switch_cpus7.dtb.misses                      0                       # DTB misses
system.switch_cpus7.dtb.accesses                    0                       # DTB accesses
system.switch_cpus7.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus7.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus7.itb.read_hits                   0                       # DTB read hits
system.switch_cpus7.itb.read_misses                 0                       # DTB read misses
system.switch_cpus7.itb.write_hits                  0                       # DTB write hits
system.switch_cpus7.itb.write_misses                0                       # DTB write misses
system.switch_cpus7.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus7.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus7.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus7.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus7.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus7.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus7.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus7.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus7.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus7.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus7.itb.hits                        0                       # DTB hits
system.switch_cpus7.itb.misses                      0                       # DTB misses
system.switch_cpus7.itb.accesses                    0                       # DTB accesses
system.cpu7.workload.num_syscalls                   5                       # Number of system calls
system.switch_cpus7.numCycles                22464918                       # number of cpu cycles simulated
system.switch_cpus7.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus7.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus7.BPredUnit.lookups         1860997                       # Number of BP lookups
system.switch_cpus7.BPredUnit.condPredicted      1523054                       # Number of conditional branches predicted
system.switch_cpus7.BPredUnit.condIncorrect       184256                       # Number of conditional branches incorrect
system.switch_cpus7.BPredUnit.BTBLookups       761622                       # Number of BTB lookups
system.switch_cpus7.BPredUnit.BTBHits          730817                       # Number of BTB hits
system.switch_cpus7.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus7.BPredUnit.usedRAS          191136                       # Number of times the RAS was used to get a target.
system.switch_cpus7.BPredUnit.RASInCorrect         8285                       # Number of incorrect RAS predictions.
system.switch_cpus7.fetch.icacheStallCycles     17911249                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus7.fetch.Insts              10408455                       # Number of instructions fetch has processed
system.switch_cpus7.fetch.Branches            1860997                       # Number of branches that fetch encountered
system.switch_cpus7.fetch.predictedBranches       921953                       # Number of branches that fetch has predicted taken
system.switch_cpus7.fetch.Cycles              2171001                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus7.fetch.SquashCycles         505015                       # Number of cycles fetch has spent squashing
system.switch_cpus7.fetch.BlockedCycles        371732                       # Number of cycles fetch has spent blocked
system.switch_cpus7.fetch.CacheLines          1098101                       # Number of cache lines fetched
system.switch_cpus7.fetch.IcacheSquashes       184316                       # Number of outstanding Icache misses that were squashed
system.switch_cpus7.fetch.rateDist::samples     20772374                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::mean     0.615461                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::stdev     1.959182                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::0        18601373     89.55%     89.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::1          100745      0.48%     90.03% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::2          160153      0.77%     90.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::3          216894      1.04%     91.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::4          224250      1.08%     92.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::5          188787      0.91%     93.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::6          105433      0.51%     94.34% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::7          158601      0.76%     95.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::8         1016138      4.89%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::total     20772374                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.branchRate         0.082840                       # Number of branch fetches per cycle
system.switch_cpus7.fetch.rate               0.463320                       # Number of inst fetches per cycle
system.switch_cpus7.decode.IdleCycles        17729403                       # Number of cycles decode is idle
system.switch_cpus7.decode.BlockedCycles       555386                       # Number of cycles decode is blocked
system.switch_cpus7.decode.RunCycles          2166874                       # Number of cycles decode is running
system.switch_cpus7.decode.UnblockCycles         2542                       # Number of cycles decode is unblocking
system.switch_cpus7.decode.SquashCycles        318166                       # Number of cycles decode is squashing
system.switch_cpus7.decode.BranchResolved       305861                       # Number of times decode resolved a branch
system.switch_cpus7.decode.BranchMispred          227                       # Number of times decode detected a branch misprediction
system.switch_cpus7.decode.DecodedInsts      12772852                       # Number of instructions handled by decode
system.switch_cpus7.decode.SquashedInsts         1335                       # Number of squashed instructions handled by decode
system.switch_cpus7.rename.SquashCycles        318166                       # Number of cycles rename is squashing
system.switch_cpus7.rename.IdleCycles        17778082                       # Number of cycles rename is idle
system.switch_cpus7.rename.BlockCycles         120739                       # Number of cycles rename is blocking
system.switch_cpus7.rename.serializeStallCycles       323297                       # count of cycles rename stalled for serializing inst
system.switch_cpus7.rename.RunCycles          2121418                       # Number of cycles rename is running
system.switch_cpus7.rename.UnblockCycles       110669                       # Number of cycles rename is unblocking
system.switch_cpus7.rename.RenamedInsts      12767898                       # Number of instructions processed by rename
system.switch_cpus7.rename.ROBFullEvents           23                       # Number of times rename has blocked due to ROB full
system.switch_cpus7.rename.IQFullEvents         14849                       # Number of times rename has blocked due to IQ full
system.switch_cpus7.rename.LSQFullEvents        48411                       # Number of times rename has blocked due to LSQ full
system.switch_cpus7.rename.RenamedOperands     17813339                       # Number of destination operands rename has renamed
system.switch_cpus7.rename.RenameLookups     59394114                       # Number of register rename lookups that rename has made
system.switch_cpus7.rename.int_rename_lookups     59394114                       # Number of integer rename lookups
system.switch_cpus7.rename.CommittedMaps     15394607                       # Number of HB maps that are committed
system.switch_cpus7.rename.UndoneMaps         2418727                       # Number of HB maps that are undone due to squashing
system.switch_cpus7.rename.serializingInsts         3124                       # count of serializing insts renamed
system.switch_cpus7.rename.tempSerializingInsts         1608                       # count of temporary serializing insts renamed
system.switch_cpus7.rename.skidInsts           332767                       # count of insts added to the skid buffer
system.switch_cpus7.memDep0.insertedLoads      1196955                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus7.memDep0.insertedStores       646286                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus7.memDep0.conflictingLoads         7619                       # Number of conflicting loads.
system.switch_cpus7.memDep0.conflictingStores       213094                       # Number of conflicting stores.
system.switch_cpus7.iq.iqInstsAdded          12752018                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus7.iq.iqNonSpecInstsAdded         3134                       # Number of non-speculative instructions added to the IQ
system.switch_cpus7.iq.iqInstsIssued         12090895                       # Number of instructions issued
system.switch_cpus7.iq.iqSquashedInstsIssued         1811                       # Number of squashed instructions issued
system.switch_cpus7.iq.iqSquashedInstsExamined      1444632                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus7.iq.iqSquashedOperandsExamined      3474266                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus7.iq.iqSquashedNonSpecRemoved           84                       # Number of squashed non-spec instructions that were removed
system.switch_cpus7.iq.issued_per_cycle::samples     20772374                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::mean     0.582066                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::stdev     1.269472                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::0     15611829     75.16%     75.16% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::1      2156648     10.38%     85.54% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::2      1082047      5.21%     90.75% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::3       788785      3.80%     94.55% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::4       622735      3.00%     97.54% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::5       255236      1.23%     98.77% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::6       160070      0.77%     99.54% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::7        83934      0.40%     99.95% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::8        11090      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::total     20772374                       # Number of insts issued each cycle
system.switch_cpus7.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntAlu           2354     11.43%     11.43% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntMult             0      0.00%     11.43% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntDiv              0      0.00%     11.43% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatAdd            0      0.00%     11.43% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatCmp            0      0.00%     11.43% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatCvt            0      0.00%     11.43% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatMult            0      0.00%     11.43% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatDiv            0      0.00%     11.43% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatSqrt            0      0.00%     11.43% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAdd             0      0.00%     11.43% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAddAcc            0      0.00%     11.43% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAlu             0      0.00%     11.43% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdCmp             0      0.00%     11.43% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdCvt             0      0.00%     11.43% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMisc            0      0.00%     11.43% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMult            0      0.00%     11.43% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMultAcc            0      0.00%     11.43% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdShift            0      0.00%     11.43% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdShiftAcc            0      0.00%     11.43% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdSqrt            0      0.00%     11.43% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatAdd            0      0.00%     11.43% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatAlu            0      0.00%     11.43% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatCmp            0      0.00%     11.43% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatCvt            0      0.00%     11.43% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatDiv            0      0.00%     11.43% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMisc            0      0.00%     11.43% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMult            0      0.00%     11.43% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.43% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatSqrt            0      0.00%     11.43% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::MemRead          7814     37.94%     49.37% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::MemWrite        10426     50.63%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntAlu     10169892     84.11%     84.11% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntMult       180587      1.49%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAddAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAlu            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMisc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMultAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdShift            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMisc         1513      0.01%     85.62% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMult            0      0.00%     85.62% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.62% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::MemRead      1094790      9.05%     94.67% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::MemWrite       644113      5.33%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::total      12090895                       # Type of FU issued
system.switch_cpus7.iq.rate                  0.538212                       # Inst issue rate
system.switch_cpus7.iq.fu_busy_cnt              20594                       # FU busy when requested
system.switch_cpus7.iq.fu_busy_rate          0.001703                       # FU busy rate (busy events/executed inst)
system.switch_cpus7.iq.int_inst_queue_reads     44976569                       # Number of integer instruction queue reads
system.switch_cpus7.iq.int_inst_queue_writes     14199846                       # Number of integer instruction queue writes
system.switch_cpus7.iq.int_inst_queue_wakeup_accesses     11907518                       # Number of integer instruction queue wakeup accesses
system.switch_cpus7.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus7.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus7.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus7.iq.int_alu_accesses      12111489                       # Number of integer alu accesses
system.switch_cpus7.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus7.iew.lsq.thread0.forwLoads        23890                       # Number of loads that had data forwarded from stores
system.switch_cpus7.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus7.iew.lsq.thread0.squashedLoads       196897                       # Number of loads squashed
system.switch_cpus7.iew.lsq.thread0.ignoredResponses            7                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus7.iew.lsq.thread0.memOrderViolation           64                       # Number of memory ordering violations
system.switch_cpus7.iew.lsq.thread0.squashedStores        10108                       # Number of stores squashed
system.switch_cpus7.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus7.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus7.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus7.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus7.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus7.iew.iewSquashCycles        318166                       # Number of cycles IEW is squashing
system.switch_cpus7.iew.iewBlockCycles          95751                       # Number of cycles IEW is blocking
system.switch_cpus7.iew.iewUnblockCycles        11169                       # Number of cycles IEW is unblocking
system.switch_cpus7.iew.iewDispatchedInsts     12755171                       # Number of instructions dispatched to IQ
system.switch_cpus7.iew.iewDispSquashedInsts          578                       # Number of squashed instructions skipped by dispatch
system.switch_cpus7.iew.iewDispLoadInsts      1196955                       # Number of dispatched load instructions
system.switch_cpus7.iew.iewDispStoreInsts       646286                       # Number of dispatched store instructions
system.switch_cpus7.iew.iewDispNonSpecInsts         1611                       # Number of dispatched non-speculative instructions
system.switch_cpus7.iew.iewIQFullEvents          9488                       # Number of times the IQ has become full, causing a stall
system.switch_cpus7.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus7.iew.memOrderViolationEvents           64                       # Number of memory order violations
system.switch_cpus7.iew.predictedTakenIncorrect       106552                       # Number of branches that were predicted taken incorrectly
system.switch_cpus7.iew.predictedNotTakenIncorrect       104276                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus7.iew.branchMispredicts       210828                       # Number of branch mispredicts detected at execute
system.switch_cpus7.iew.iewExecutedInsts     11922680                       # Number of executed instructions
system.switch_cpus7.iew.iewExecLoadInsts      1029626                       # Number of load instructions executed
system.switch_cpus7.iew.iewExecSquashedInsts       168215                       # Number of squashed instructions skipped in execute
system.switch_cpus7.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus7.iew.exec_nop                   19                       # number of nop insts executed
system.switch_cpus7.iew.exec_refs             1673676                       # number of memory reference insts executed
system.switch_cpus7.iew.exec_branches         1693116                       # Number of branches executed
system.switch_cpus7.iew.exec_stores            644050                       # Number of stores executed
system.switch_cpus7.iew.exec_rate            0.530724                       # Inst execution rate
system.switch_cpus7.iew.wb_sent              11907648                       # cumulative count of insts sent to commit
system.switch_cpus7.iew.wb_count             11907518                       # cumulative count of insts written-back
system.switch_cpus7.iew.wb_producers          6836654                       # num instructions producing a value
system.switch_cpus7.iew.wb_consumers         18429899                       # num instructions consuming a value
system.switch_cpus7.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus7.iew.wb_rate              0.530049                       # insts written-back per cycle
system.switch_cpus7.iew.wb_fanout            0.370955                       # average fanout of values written-back
system.switch_cpus7.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus7.commit.commitCommittedInsts      8974055                       # The number of committed instructions
system.switch_cpus7.commit.commitCommittedOps     11042329                       # The number of committed instructions
system.switch_cpus7.commit.commitSquashedInsts      1712852                       # The number of squashed insts skipped by commit
system.switch_cpus7.commit.commitNonSpecStalls         3050                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus7.commit.branchMispredicts       186355                       # The number of times a branch was mispredicted
system.switch_cpus7.commit.committed_per_cycle::samples     20454208                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::mean     0.539856                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::stdev     1.381305                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::0     15886882     77.67%     77.67% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::1      2282494     11.16%     88.83% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::2       844761      4.13%     92.96% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::3       402781      1.97%     94.93% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::4       364217      1.78%     96.71% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::5       196044      0.96%     97.67% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::6       156621      0.77%     98.43% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::7        78108      0.38%     98.82% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::8       242300      1.18%    100.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::total     20454208                       # Number of insts commited each cycle
system.switch_cpus7.commit.committedInsts      8974055                       # Number of instructions committed
system.switch_cpus7.commit.committedOps      11042329                       # Number of ops (including micro ops) committed
system.switch_cpus7.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus7.commit.refs               1636233                       # Number of memory references committed
system.switch_cpus7.commit.loads              1000055                       # Number of loads committed
system.switch_cpus7.commit.membars               1522                       # Number of memory barriers committed
system.switch_cpus7.commit.branches           1592317                       # Number of branches committed
system.switch_cpus7.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus7.commit.int_insts          9948965                       # Number of committed integer instructions.
system.switch_cpus7.commit.function_calls       227359                       # Number of function calls committed.
system.switch_cpus7.commit.bw_lim_events       242300                       # number cycles where commit BW limit reached
system.switch_cpus7.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus7.rob.rob_reads            32967024                       # The number of ROB reads
system.switch_cpus7.rob.rob_writes           25828545                       # The number of ROB writes
system.switch_cpus7.timesIdled                 273954                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus7.idleCycles                1692544                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus7.committedInsts            8974055                       # Number of Instructions Simulated
system.switch_cpus7.committedOps             11042329                       # Number of Ops (including micro ops) Simulated
system.switch_cpus7.committedInsts_total      8974055                       # Number of Instructions Simulated
system.switch_cpus7.cpi                      2.503319                       # CPI: Cycles Per Instruction
system.switch_cpus7.cpi_total                2.503319                       # CPI: Total CPI of All Threads
system.switch_cpus7.ipc                      0.399470                       # IPC: Instructions Per Cycle
system.switch_cpus7.ipc_total                0.399470                       # IPC: Total IPC of All Threads
system.switch_cpus7.int_regfile_reads        53653008                       # number of integer regfile reads
system.switch_cpus7.int_regfile_writes       16588950                       # number of integer regfile writes
system.switch_cpus7.misc_regfile_reads       11835902                       # number of misc regfile reads
system.switch_cpus7.misc_regfile_writes          3046                       # number of misc regfile writes
system.l2.replacements                           9568                       # number of replacements
system.l2.tagsinuse                      32764.154089                       # Cycle average of tags in use
system.l2.total_refs                          2097571                       # Total number of references to valid blocks.
system.l2.sampled_refs                          42336                       # Sample count of references to valid blocks.
system.l2.avg_refs                          49.545800                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks           260.579061                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst     30.528632                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data   1122.607670                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst     29.582865                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data   1145.786170                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.inst     33.208478                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.data    402.000046                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus3.inst     32.544048                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus3.data    407.298387                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus4.inst     32.503048                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus4.data    365.266781                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus5.inst     33.075537                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus5.data    414.025415                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus6.inst     32.165492                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus6.data    363.723586                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus7.inst     32.749777                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus7.data    406.442381                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data           5199.317583                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data           5152.704784                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu2.data           3115.001472                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu3.data           3110.578120                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu4.data           2356.951776                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu5.data           3147.153345                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu6.data           2386.148457                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu7.data           3152.211177                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.007952                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.000932                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.034259                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.000903                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.034967                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.inst     0.001013                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.data     0.012268                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus3.inst     0.000993                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus3.data     0.012430                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus4.inst     0.000992                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus4.data     0.011147                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus5.inst     0.001009                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus5.data     0.012635                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus6.inst     0.000982                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus6.data     0.011100                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus7.inst     0.000999                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus7.data     0.012404                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.158671                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.157248                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu2.data             0.095062                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu3.data             0.094927                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu4.data             0.071928                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu5.data             0.096043                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu6.data             0.072819                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu7.data             0.096198                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 0.999883                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus0.data         4959                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data         4923                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.inst            2                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.data         2902                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.inst            2                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.data         2896                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus4.inst            2                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus4.data         2615                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus5.inst            2                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus5.data         2888                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus6.inst            2                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus6.data         2628                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus7.inst            2                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus7.data         2902                       # number of ReadReq hits
system.l2.ReadReq_hits::total                   26727                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks             9376                       # number of Writeback hits
system.l2.Writeback_hits::total                  9376                       # number of Writeback hits
system.l2.ReadExReq_hits::switch_cpus0.data            6                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus1.data            6                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus2.data           15                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus3.data           15                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus4.data           15                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus5.data           15                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus6.data           13                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus7.data           15                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   100                       # number of ReadExReq hits
system.l2.demand_hits::switch_cpus0.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus0.data         4965                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data         4929                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.inst            2                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.data         2917                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.inst            2                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.data         2911                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus4.inst            2                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus4.data         2630                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus5.inst            2                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus5.data         2903                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus6.inst            2                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus6.data         2641                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus7.inst            2                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus7.data         2917                       # number of demand (read+write) hits
system.l2.demand_hits::total                    26827                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus0.data         4965                       # number of overall hits
system.l2.overall_hits::switch_cpus1.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data         4929                       # number of overall hits
system.l2.overall_hits::switch_cpus2.inst            2                       # number of overall hits
system.l2.overall_hits::switch_cpus2.data         2917                       # number of overall hits
system.l2.overall_hits::switch_cpus3.inst            2                       # number of overall hits
system.l2.overall_hits::switch_cpus3.data         2911                       # number of overall hits
system.l2.overall_hits::switch_cpus4.inst            2                       # number of overall hits
system.l2.overall_hits::switch_cpus4.data         2630                       # number of overall hits
system.l2.overall_hits::switch_cpus5.inst            2                       # number of overall hits
system.l2.overall_hits::switch_cpus5.data         2903                       # number of overall hits
system.l2.overall_hits::switch_cpus6.inst            2                       # number of overall hits
system.l2.overall_hits::switch_cpus6.data         2641                       # number of overall hits
system.l2.overall_hits::switch_cpus7.inst            2                       # number of overall hits
system.l2.overall_hits::switch_cpus7.data         2917                       # number of overall hits
system.l2.overall_hits::total                   26827                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           35                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data         2218                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           34                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data         2246                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.inst           38                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.data          833                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.inst           37                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.data          847                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus4.inst           37                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus4.data          727                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus5.inst           38                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus5.data          851                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus6.inst           37                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus6.data          717                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus7.inst           37                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus7.data          832                       # number of ReadReq misses
system.l2.ReadReq_misses::total                  9564                       # number of ReadReq misses
system.l2.demand_misses::switch_cpus0.inst           35                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data         2218                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           34                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data         2246                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.inst           38                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.data          833                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.inst           37                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.data          847                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus4.inst           37                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus4.data          727                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus5.inst           38                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus5.data          851                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus6.inst           37                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus6.data          717                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus7.inst           37                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus7.data          832                       # number of demand (read+write) misses
system.l2.demand_misses::total                   9564                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           35                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data         2218                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           34                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data         2246                       # number of overall misses
system.l2.overall_misses::switch_cpus2.inst           38                       # number of overall misses
system.l2.overall_misses::switch_cpus2.data          833                       # number of overall misses
system.l2.overall_misses::switch_cpus3.inst           37                       # number of overall misses
system.l2.overall_misses::switch_cpus3.data          847                       # number of overall misses
system.l2.overall_misses::switch_cpus4.inst           37                       # number of overall misses
system.l2.overall_misses::switch_cpus4.data          727                       # number of overall misses
system.l2.overall_misses::switch_cpus5.inst           38                       # number of overall misses
system.l2.overall_misses::switch_cpus5.data          851                       # number of overall misses
system.l2.overall_misses::switch_cpus6.inst           37                       # number of overall misses
system.l2.overall_misses::switch_cpus6.data          717                       # number of overall misses
system.l2.overall_misses::switch_cpus7.inst           37                       # number of overall misses
system.l2.overall_misses::switch_cpus7.data          832                       # number of overall misses
system.l2.overall_misses::total                  9564                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst      5247082                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data    336182763                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst      5111474                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data    340300687                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.inst      5922492                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.data    126141452                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.inst      5676727                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.data    127938705                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus4.inst      5600570                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus4.data    110771058                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus5.inst      5997327                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus5.data    127964616                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus6.inst      5650224                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus6.data    108891930                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus7.inst      5974128                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus7.data    126681318                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total      1450052553                       # number of ReadReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst      5247082                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data    336182763                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst      5111474                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data    340300687                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.inst      5922492                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.data    126141452                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.inst      5676727                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.data    127938705                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus4.inst      5600570                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus4.data    110771058                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus5.inst      5997327                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus5.data    127964616                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus6.inst      5650224                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus6.data    108891930                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus7.inst      5974128                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus7.data    126681318                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       1450052553                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst      5247082                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data    336182763                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst      5111474                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data    340300687                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.inst      5922492                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.data    126141452                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.inst      5676727                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.data    127938705                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus4.inst      5600570                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus4.data    110771058                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus5.inst      5997327                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus5.data    127964616                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus6.inst      5650224                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus6.data    108891930                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus7.inst      5974128                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus7.data    126681318                       # number of overall miss cycles
system.l2.overall_miss_latency::total      1450052553                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           36                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data         7177                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           35                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data         7169                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.inst           40                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.data         3735                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.inst           39                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.data         3743                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus4.inst           39                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus4.data         3342                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus5.inst           40                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus5.data         3739                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus6.inst           39                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus6.data         3345                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus7.inst           39                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus7.data         3734                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total               36291                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks         9376                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total              9376                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus0.data            6                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus1.data            6                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus2.data           15                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus3.data           15                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus4.data           15                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus5.data           15                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus6.data           13                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus7.data           15                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total               100                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           36                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data         7183                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           35                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data         7175                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.inst           40                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.data         3750                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.inst           39                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.data         3758                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus4.inst           39                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus4.data         3357                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus5.inst           40                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus5.data         3754                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus6.inst           39                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus6.data         3358                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus7.inst           39                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus7.data         3749                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                36391                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           36                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data         7183                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           35                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data         7175                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.inst           40                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.data         3750                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.inst           39                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.data         3758                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus4.inst           39                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus4.data         3357                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus5.inst           40                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus5.data         3754                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus6.inst           39                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus6.data         3358                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus7.inst           39                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus7.data         3749                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               36391                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst     0.972222                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.309043                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst     0.971429                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.313293                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.inst     0.950000                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.data     0.223025                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.inst     0.948718                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.data     0.226289                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus4.inst     0.948718                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus4.data     0.217534                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus5.inst     0.950000                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus5.data     0.227601                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus6.inst     0.948718                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus6.data     0.214350                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus7.inst     0.948718                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus7.data     0.222817                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.263536                       # miss rate for ReadReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst     0.972222                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.308785                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst     0.971429                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.313031                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.inst     0.950000                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.data     0.222133                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.inst     0.948718                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.data     0.225386                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus4.inst     0.948718                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus4.data     0.216562                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus5.inst     0.950000                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus5.data     0.226692                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus6.inst     0.948718                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus6.data     0.213520                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus7.inst     0.948718                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus7.data     0.221926                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.262812                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst     0.972222                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.308785                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst     0.971429                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.313031                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.inst     0.950000                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.data     0.222133                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.inst     0.948718                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.data     0.225386                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus4.inst     0.948718                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus4.data     0.216562                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus5.inst     0.950000                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus5.data     0.226692                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus6.inst     0.948718                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus6.data     0.213520                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus7.inst     0.948718                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus7.data     0.221926                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.262812                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 149916.628571                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 151570.226781                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 150337.470588                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 151514.108192                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.inst 155855.052632                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.data 151430.314526                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.inst 153425.054054                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.data 151049.238489                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus4.inst 151366.756757                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus4.data 152367.342503                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus5.inst 157824.394737                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus5.data 150369.701528                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus6.inst 152708.756757                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus6.data 151871.589958                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus7.inst 161462.918919                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus7.data 152261.199519                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 151615.699812                       # average ReadReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 149916.628571                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 151570.226781                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 150337.470588                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 151514.108192                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.inst 155855.052632                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.data 151430.314526                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.inst 153425.054054                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.data 151049.238489                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus4.inst 151366.756757                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus4.data 152367.342503                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus5.inst 157824.394737                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus5.data 150369.701528                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus6.inst 152708.756757                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus6.data 151871.589958                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus7.inst 161462.918919                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus7.data 152261.199519                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 151615.699812                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 149916.628571                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 151570.226781                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 150337.470588                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 151514.108192                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.inst 155855.052632                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.data 151430.314526                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.inst 153425.054054                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.data 151049.238489                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus4.inst 151366.756757                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus4.data 152367.342503                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus5.inst 157824.394737                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus5.data 150369.701528                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus6.inst 152708.756757                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus6.data 151871.589958                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus7.inst 161462.918919                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus7.data 152261.199519                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 151615.699812                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                 4024                       # number of writebacks
system.l2.writebacks::total                      4024                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           35                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data         2218                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           34                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data         2246                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.inst           38                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.data          833                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.inst           37                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.data          847                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus4.inst           37                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus4.data          727                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus5.inst           38                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus5.data          851                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus6.inst           37                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus6.data          717                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus7.inst           37                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus7.data          832                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total             9564                       # number of ReadReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           35                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data         2218                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           34                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data         2246                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.inst           38                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.data          833                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.inst           37                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.data          847                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus4.inst           37                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus4.data          727                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus5.inst           38                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus5.data          851                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus6.inst           37                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus6.data          717                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus7.inst           37                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus7.data          832                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              9564                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           35                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data         2218                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           34                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data         2246                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.inst           38                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.data          833                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.inst           37                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.data          847                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus4.inst           37                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus4.data          727                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus5.inst           38                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus5.data          851                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus6.inst           37                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus6.data          717                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus7.inst           37                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus7.data          832                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             9564                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst      3209775                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data    207036056                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst      3131899                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data    209529837                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.inst      3710723                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.data     77616527                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.inst      3528033                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.data     78606023                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus4.inst      3444950                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus4.data     68432745                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus5.inst      3789792                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus5.data     78398014                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus6.inst      3497400                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus6.data     67129035                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus7.inst      3826285                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus7.data     78235906                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total    893123000                       # number of ReadReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst      3209775                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data    207036056                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst      3131899                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data    209529837                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.inst      3710723                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.data     77616527                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.inst      3528033                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.data     78606023                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus4.inst      3444950                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus4.data     68432745                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus5.inst      3789792                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus5.data     78398014                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus6.inst      3497400                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus6.data     67129035                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus7.inst      3826285                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus7.data     78235906                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    893123000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst      3209775                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data    207036056                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst      3131899                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data    209529837                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.inst      3710723                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.data     77616527                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.inst      3528033                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.data     78606023                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus4.inst      3444950                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus4.data     68432745                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus5.inst      3789792                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus5.data     78398014                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus6.inst      3497400                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus6.data     67129035                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus7.inst      3826285                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus7.data     78235906                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    893123000                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.972222                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.309043                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.971429                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.313293                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.950000                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.data     0.223025                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.948718                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.data     0.226289                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus4.inst     0.948718                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus4.data     0.217534                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus5.inst     0.950000                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus5.data     0.227601                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus6.inst     0.948718                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus6.data     0.214350                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus7.inst     0.948718                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus7.data     0.222817                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.263536                       # mshr miss rate for ReadReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst     0.972222                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.308785                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst     0.971429                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.313031                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.inst     0.950000                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.data     0.222133                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.inst     0.948718                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.data     0.225386                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus4.inst     0.948718                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus4.data     0.216562                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus5.inst     0.950000                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus5.data     0.226692                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus6.inst     0.948718                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus6.data     0.213520                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus7.inst     0.948718                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus7.data     0.221926                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.262812                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst     0.972222                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.308785                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst     0.971429                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.313031                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.inst     0.950000                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.data     0.222133                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.inst     0.948718                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.data     0.225386                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus4.inst     0.948718                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus4.data     0.216562                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus5.inst     0.950000                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus5.data     0.226692                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus6.inst     0.948718                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus6.data     0.213520                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus7.inst     0.948718                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus7.data     0.221926                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.262812                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 91707.857143                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 93343.577998                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 92114.676471                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 93290.221282                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 97650.605263                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 93177.103241                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 95352.243243                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 92805.221960                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus4.inst 93106.756757                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus4.data 94130.323246                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus5.inst 99731.368421                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus5.data 92124.575793                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus6.inst 94524.324324                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus6.data 93624.874477                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus7.inst 103413.108108                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus7.data 94033.540865                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 93383.835215                       # average ReadReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 91707.857143                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 93343.577998                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 92114.676471                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 93290.221282                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.inst 97650.605263                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.data 93177.103241                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.inst 95352.243243                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.data 92805.221960                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus4.inst 93106.756757                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus4.data 94130.323246                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus5.inst 99731.368421                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus5.data 92124.575793                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus6.inst 94524.324324                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus6.data 93624.874477                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus7.inst 103413.108108                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus7.data 94033.540865                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 93383.835215                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 91707.857143                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 93343.577998                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 92114.676471                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 93290.221282                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.inst 97650.605263                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.data 93177.103241                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.inst 95352.243243                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.data 92805.221960                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus4.inst 93106.756757                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus4.data 94130.323246                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus5.inst 99731.368421                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus5.data 92124.575793                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus6.inst 94524.324324                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus6.data 93624.874477                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus7.inst 103413.108108                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus7.data 94033.540865                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 93383.835215                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     2                       # number of replacements
system.cpu0.icache.tagsinuse               572.677070                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1001077717                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   579                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1728977.058722                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    31.379683                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst   541.297387                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.050288                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.867464                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.917752                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst      1069827                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        1069827                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst      1069827                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         1069827                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst      1069827                       # number of overall hits
system.cpu0.icache.overall_hits::total        1069827                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           48                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           48                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           48                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            48                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           48                       # number of overall misses
system.cpu0.icache.overall_misses::total           48                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      7587027                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      7587027                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      7587027                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      7587027                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      7587027                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      7587027                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst      1069875                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      1069875                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst      1069875                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      1069875                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst      1069875                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      1069875                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000045                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000045                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000045                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000045                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000045                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000045                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 158063.062500                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 158063.062500                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 158063.062500                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 158063.062500                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 158063.062500                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 158063.062500                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst           12                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total           12                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst           12                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total           12                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst           12                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total           12                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           36                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           36                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           36                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           36                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           36                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           36                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      6026236                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      6026236                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      6026236                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      6026236                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      6026236                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      6026236                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000034                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000034                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000034                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000034                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000034                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000034                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 167395.444444                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 167395.444444                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 167395.444444                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 167395.444444                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 167395.444444                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 167395.444444                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                  7183                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               393103697                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                  7439                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs              52843.621051                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   110.772671                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data   145.227329                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.432706                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.567294                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      2800196                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        2800196                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      1532776                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       1532776                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data          751                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total          751                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data          748                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total          748                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data      4332972                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         4332972                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data      4332972                       # number of overall hits
system.cpu0.dcache.overall_hits::total        4332972                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data        25220                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        25220                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data           20                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total           20                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data        25240                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         25240                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data        25240                       # number of overall misses
system.cpu0.dcache.overall_misses::total        25240                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data   2710592149                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   2710592149                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data      1564534                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total      1564534                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data   2712156683                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   2712156683                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data   2712156683                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   2712156683                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      2825416                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      2825416                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      1532796                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      1532796                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data          751                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total          751                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data          748                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total          748                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data      4358212                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      4358212                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data      4358212                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      4358212                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.008926                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.008926                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000013                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000013                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.005791                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.005791                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.005791                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.005791                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 107477.880611                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 107477.880611                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 78226.700000                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 78226.700000                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 107454.702179                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 107454.702179                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 107454.702179                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 107454.702179                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         2203                       # number of writebacks
system.cpu0.dcache.writebacks::total             2203                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data        18043                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        18043                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data           14                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total           14                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data        18057                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        18057                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data        18057                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        18057                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data         7177                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total         7177                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus0.data            6                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total            6                       # number of WriteReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data         7183                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total         7183                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data         7183                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total         7183                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data    700638171                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    700638171                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus0.data       392328                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total       392328                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data    701030499                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total    701030499                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data    701030499                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total    701030499                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.002540                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.002540                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus0.data     0.000004                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000004                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.001648                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.001648                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.001648                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.001648                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 97622.707399                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 97622.707399                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus0.data        65388                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total        65388                       # average WriteReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 97595.781568                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 97595.781568                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 97595.781568                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 97595.781568                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     2                       # number of replacements
system.cpu1.icache.tagsinuse               571.825245                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1001077532                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   578                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              1731968.048443                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    30.527922                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst   541.297324                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.048923                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.867464                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.916387                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst      1069642                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        1069642                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst      1069642                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         1069642                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst      1069642                       # number of overall hits
system.cpu1.icache.overall_hits::total        1069642                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           47                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           47                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           47                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            47                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           47                       # number of overall misses
system.cpu1.icache.overall_misses::total           47                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      7520489                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      7520489                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      7520489                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      7520489                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      7520489                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      7520489                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst      1069689                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      1069689                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst      1069689                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      1069689                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst      1069689                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      1069689                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000044                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000044                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000044                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000044                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000044                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000044                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 160010.404255                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 160010.404255                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 160010.404255                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 160010.404255                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 160010.404255                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 160010.404255                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst           12                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total           12                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst           12                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total           12                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst           12                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total           12                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           35                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           35                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           35                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           35                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           35                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           35                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      5714047                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      5714047                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      5714047                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      5714047                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      5714047                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      5714047                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000033                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000033                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000033                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000033                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000033                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000033                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 163258.485714                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 163258.485714                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 163258.485714                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 163258.485714                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 163258.485714                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 163258.485714                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                  7175                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               393103036                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                  7431                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs              52900.422016                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   110.778764                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data   145.221236                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.432730                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.567270                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      2800036                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        2800036                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      1532274                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       1532274                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data          752                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          752                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data          748                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          748                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data      4332310                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         4332310                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data      4332310                       # number of overall hits
system.cpu1.dcache.overall_hits::total        4332310                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data        25113                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        25113                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data           19                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total           19                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data        25132                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         25132                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data        25132                       # number of overall misses
system.cpu1.dcache.overall_misses::total        25132                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data   2715739967                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   2715739967                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data      1464312                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total      1464312                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data   2717204279                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   2717204279                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data   2717204279                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   2717204279                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      2825149                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      2825149                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      1532293                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      1532293                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data          752                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          752                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data          748                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          748                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data      4357442                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      4357442                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data      4357442                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      4357442                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.008889                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.008889                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000012                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000012                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.005768                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.005768                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.005768                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.005768                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 108140.802254                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 108140.802254                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 77069.052632                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 77069.052632                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 108117.311754                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 108117.311754                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 108117.311754                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 108117.311754                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         2171                       # number of writebacks
system.cpu1.dcache.writebacks::total             2171                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        17944                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        17944                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data           13                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total           13                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        17957                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        17957                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        17957                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        17957                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data         7169                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total         7169                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data            6                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total            6                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data         7175                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total         7175                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data         7175                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total         7175                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data    703091941                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    703091941                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data       405622                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total       405622                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data    703497563                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total    703497563                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data    703497563                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total    703497563                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.002538                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.002538                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.000004                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000004                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.001647                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.001647                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.001647                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.001647                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 98073.921188                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 98073.921188                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data 67603.666667                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 67603.666667                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 98048.440836                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 98048.440836                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 98048.440836                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 98048.440836                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               509.468259                       # Cycle average of tags in use
system.cpu2.icache.total_refs               971548123                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   515                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              1886501.209709                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    34.468259                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          475                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.055238                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.761218                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.816456                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst      1097761                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total        1097761                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst      1097761                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total         1097761                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst      1097761                       # number of overall hits
system.cpu2.icache.overall_hits::total        1097761                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           45                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           45                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           45                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            45                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           45                       # number of overall misses
system.cpu2.icache.overall_misses::total           45                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      8080143                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      8080143                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      8080143                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      8080143                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      8080143                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      8080143                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst      1097806                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total      1097806                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst      1097806                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total      1097806                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst      1097806                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total      1097806                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000041                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000041                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000041                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000041                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000041                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000041                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 179558.733333                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 179558.733333                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 179558.733333                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 179558.733333                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 179558.733333                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 179558.733333                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            5                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            5                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            5                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            5                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            5                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            5                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           40                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           40                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           40                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           40                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           40                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           40                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst      7137365                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      7137365                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst      7137365                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      7137365                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst      7137365                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      7137365                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000036                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000036                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000036                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000036                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000036                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000036                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 178434.125000                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 178434.125000                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 178434.125000                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 178434.125000                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 178434.125000                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 178434.125000                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                  3750                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               148002450                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                  4006                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs              36945.194708                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   222.471920                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    33.528080                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.869031                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.130969                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data       754051                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total         754051                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data       633943                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total        633943                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data         1613                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total         1613                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data         1526                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total         1526                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data      1387994                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total         1387994                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data      1387994                       # number of overall hits
system.cpu2.dcache.overall_hits::total        1387994                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data        11875                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total        11875                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data           80                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total           80                       # number of WriteReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data        11955                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total         11955                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data        11955                       # number of overall misses
system.cpu2.dcache.overall_misses::total        11955                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data   1294867861                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total   1294867861                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::switch_cpus2.data      6624008                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total      6624008                       # number of WriteReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data   1301491869                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total   1301491869                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data   1301491869                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total   1301491869                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data       765926                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total       765926                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data       634023                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total       634023                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data         1613                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total         1613                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data         1526                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total         1526                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data      1399949                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total      1399949                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data      1399949                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total      1399949                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.015504                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.015504                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.000126                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.000126                       # miss rate for WriteReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.008540                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.008540                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.008540                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.008540                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 109041.504084                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 109041.504084                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::switch_cpus2.data 82800.100000                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 82800.100000                       # average WriteReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 108865.902886                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 108865.902886                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 108865.902886                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 108865.902886                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks          837                       # number of writebacks
system.cpu2.dcache.writebacks::total              837                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data         8140                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total         8140                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::switch_cpus2.data           65                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total           65                       # number of WriteReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data         8205                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total         8205                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data         8205                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total         8205                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data         3735                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total         3735                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::switch_cpus2.data           15                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total           15                       # number of WriteReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data         3750                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total         3750                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data         3750                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total         3750                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data    326501213                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total    326501213                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::switch_cpus2.data       982866                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total       982866                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data    327484079                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total    327484079                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data    327484079                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total    327484079                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.004876                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.004876                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::switch_cpus2.data     0.000024                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.000024                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.002679                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.002679                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.002679                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.002679                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 87416.656760                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 87416.656760                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus2.data 65524.400000                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 65524.400000                       # average WriteReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 87329.087733                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 87329.087733                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 87329.087733                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 87329.087733                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tagsinuse               509.317193                       # Cycle average of tags in use
system.cpu3.icache.total_refs               971547764                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   514                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              1890170.747082                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    34.317193                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst          475                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.054996                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.761218                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.816213                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst      1097402                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total        1097402                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst      1097402                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total         1097402                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst      1097402                       # number of overall hits
system.cpu3.icache.overall_hits::total        1097402                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           45                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           45                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           45                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            45                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           45                       # number of overall misses
system.cpu3.icache.overall_misses::total           45                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst      8839736                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total      8839736                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst      8839736                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total      8839736                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst      8839736                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total      8839736                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst      1097447                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total      1097447                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst      1097447                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total      1097447                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst      1097447                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total      1097447                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000041                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000041                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000041                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000041                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000041                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000041                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 196438.577778                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 196438.577778                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 196438.577778                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 196438.577778                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 196438.577778                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 196438.577778                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst            6                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total            6                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst            6                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total            6                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst            6                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total            6                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           39                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           39                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           39                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           39                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           39                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           39                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst      7758531                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total      7758531                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst      7758531                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total      7758531                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst      7758531                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total      7758531                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000036                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000036                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000036                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000036                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000036                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000036                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 198936.692308                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 198936.692308                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 198936.692308                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 198936.692308                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 198936.692308                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 198936.692308                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                  3758                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               148003285                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                  4014                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs              36871.770055                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   222.451873                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data    33.548127                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.868953                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.131047                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data       754686                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total         754686                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data       634123                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total        634123                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data         1631                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total         1631                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data         1528                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total         1528                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data      1388809                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total         1388809                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data      1388809                       # number of overall hits
system.cpu3.dcache.overall_hits::total        1388809                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data        11892                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total        11892                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data           84                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total           84                       # number of WriteReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data        11976                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total         11976                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data        11976                       # number of overall misses
system.cpu3.dcache.overall_misses::total        11976                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data   1302247413                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total   1302247413                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data      7523536                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total      7523536                       # number of WriteReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data   1309770949                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total   1309770949                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data   1309770949                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total   1309770949                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data       766578                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total       766578                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data       634207                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total       634207                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data         1631                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total         1631                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data         1528                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total         1528                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data      1400785                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total      1400785                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data      1400785                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total      1400785                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.015513                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.015513                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.000132                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.000132                       # miss rate for WriteReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.008549                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.008549                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.008549                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.008549                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 109506.173310                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 109506.173310                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 89565.904762                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 89565.904762                       # average WriteReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 109366.311707                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 109366.311707                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 109366.311707                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 109366.311707                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks          840                       # number of writebacks
system.cpu3.dcache.writebacks::total              840                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data         8149                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total         8149                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data           69                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total           69                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data         8218                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total         8218                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data         8218                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total         8218                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data         3743                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total         3743                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::switch_cpus3.data           15                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total           15                       # number of WriteReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data         3758                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total         3758                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data         3758                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total         3758                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data    328860529                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total    328860529                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::switch_cpus3.data      1086116                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total      1086116                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data    329946645                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total    329946645                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data    329946645                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total    329946645                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.004883                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.004883                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::switch_cpus3.data     0.000024                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.000024                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.002683                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.002683                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.002683                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.002683                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 87860.146674                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 87860.146674                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus3.data 72407.733333                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 72407.733333                       # average WriteReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 87798.468600                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 87798.468600                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 87798.468600                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 87798.468600                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dtb.inst_hits                           0                       # ITB inst hits
system.cpu4.dtb.inst_misses                         0                       # ITB inst misses
system.cpu4.dtb.read_hits                           0                       # DTB read hits
system.cpu4.dtb.read_misses                         0                       # DTB read misses
system.cpu4.dtb.write_hits                          0                       # DTB write hits
system.cpu4.dtb.write_misses                        0                       # DTB write misses
system.cpu4.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.dtb.read_accesses                       0                       # DTB read accesses
system.cpu4.dtb.write_accesses                      0                       # DTB write accesses
system.cpu4.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.dtb.hits                                0                       # DTB hits
system.cpu4.dtb.misses                              0                       # DTB misses
system.cpu4.dtb.accesses                            0                       # DTB accesses
system.cpu4.itb.inst_hits                           0                       # ITB inst hits
system.cpu4.itb.inst_misses                         0                       # ITB inst misses
system.cpu4.itb.read_hits                           0                       # DTB read hits
system.cpu4.itb.read_misses                         0                       # DTB read misses
system.cpu4.itb.write_hits                          0                       # DTB write hits
system.cpu4.itb.write_misses                        0                       # DTB write misses
system.cpu4.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.itb.read_accesses                       0                       # DTB read accesses
system.cpu4.itb.write_accesses                      0                       # DTB write accesses
system.cpu4.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.itb.hits                                0                       # DTB hits
system.cpu4.itb.misses                              0                       # DTB misses
system.cpu4.itb.accesses                            0                       # DTB accesses
system.cpu4.numCycles                               0                       # number of cpu cycles simulated
system.cpu4.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu4.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu4.committedInsts                          0                       # Number of instructions committed
system.cpu4.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu4.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu4.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu4.num_func_calls                          0                       # number of times a function call or return occured
system.cpu4.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu4.num_int_insts                           0                       # number of integer instructions
system.cpu4.num_fp_insts                            0                       # number of float instructions
system.cpu4.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu4.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu4.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu4.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu4.num_mem_refs                            0                       # number of memory refs
system.cpu4.num_load_insts                          0                       # Number of load instructions
system.cpu4.num_store_insts                         0                       # Number of store instructions
system.cpu4.num_idle_cycles                         0                       # Number of idle cycles
system.cpu4.num_busy_cycles                         0                       # Number of busy cycles
system.cpu4.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu4.idle_fraction                           0                       # Percentage of idle cycles
system.cpu4.icache.replacements                     0                       # number of replacements
system.cpu4.icache.tagsinuse               489.479342                       # Cycle average of tags in use
system.cpu4.icache.total_refs               974687809                       # Total number of references to valid blocks.
system.cpu4.icache.sampled_refs                   494                       # Sample count of references to valid blocks.
system.cpu4.icache.avg_refs              1973052.244939                       # Average number of references to valid blocks.
system.cpu4.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu4.icache.occ_blocks::switch_cpus4.inst    34.479342                       # Average occupied blocks per requestor
system.cpu4.icache.occ_blocks::cpu4.inst          455                       # Average occupied blocks per requestor
system.cpu4.icache.occ_percent::switch_cpus4.inst     0.055255                       # Average percentage of cache occupancy
system.cpu4.icache.occ_percent::cpu4.inst     0.729167                       # Average percentage of cache occupancy
system.cpu4.icache.occ_percent::total        0.784422                       # Average percentage of cache occupancy
system.cpu4.icache.ReadReq_hits::switch_cpus4.inst      1104248                       # number of ReadReq hits
system.cpu4.icache.ReadReq_hits::total        1104248                       # number of ReadReq hits
system.cpu4.icache.demand_hits::switch_cpus4.inst      1104248                       # number of demand (read+write) hits
system.cpu4.icache.demand_hits::total         1104248                       # number of demand (read+write) hits
system.cpu4.icache.overall_hits::switch_cpus4.inst      1104248                       # number of overall hits
system.cpu4.icache.overall_hits::total        1104248                       # number of overall hits
system.cpu4.icache.ReadReq_misses::switch_cpus4.inst           48                       # number of ReadReq misses
system.cpu4.icache.ReadReq_misses::total           48                       # number of ReadReq misses
system.cpu4.icache.demand_misses::switch_cpus4.inst           48                       # number of demand (read+write) misses
system.cpu4.icache.demand_misses::total            48                       # number of demand (read+write) misses
system.cpu4.icache.overall_misses::switch_cpus4.inst           48                       # number of overall misses
system.cpu4.icache.overall_misses::total           48                       # number of overall misses
system.cpu4.icache.ReadReq_miss_latency::switch_cpus4.inst      7582307                       # number of ReadReq miss cycles
system.cpu4.icache.ReadReq_miss_latency::total      7582307                       # number of ReadReq miss cycles
system.cpu4.icache.demand_miss_latency::switch_cpus4.inst      7582307                       # number of demand (read+write) miss cycles
system.cpu4.icache.demand_miss_latency::total      7582307                       # number of demand (read+write) miss cycles
system.cpu4.icache.overall_miss_latency::switch_cpus4.inst      7582307                       # number of overall miss cycles
system.cpu4.icache.overall_miss_latency::total      7582307                       # number of overall miss cycles
system.cpu4.icache.ReadReq_accesses::switch_cpus4.inst      1104296                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.ReadReq_accesses::total      1104296                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.demand_accesses::switch_cpus4.inst      1104296                       # number of demand (read+write) accesses
system.cpu4.icache.demand_accesses::total      1104296                       # number of demand (read+write) accesses
system.cpu4.icache.overall_accesses::switch_cpus4.inst      1104296                       # number of overall (read+write) accesses
system.cpu4.icache.overall_accesses::total      1104296                       # number of overall (read+write) accesses
system.cpu4.icache.ReadReq_miss_rate::switch_cpus4.inst     0.000043                       # miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_miss_rate::total     0.000043                       # miss rate for ReadReq accesses
system.cpu4.icache.demand_miss_rate::switch_cpus4.inst     0.000043                       # miss rate for demand accesses
system.cpu4.icache.demand_miss_rate::total     0.000043                       # miss rate for demand accesses
system.cpu4.icache.overall_miss_rate::switch_cpus4.inst     0.000043                       # miss rate for overall accesses
system.cpu4.icache.overall_miss_rate::total     0.000043                       # miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_miss_latency::switch_cpus4.inst 157964.729167                       # average ReadReq miss latency
system.cpu4.icache.ReadReq_avg_miss_latency::total 157964.729167                       # average ReadReq miss latency
system.cpu4.icache.demand_avg_miss_latency::switch_cpus4.inst 157964.729167                       # average overall miss latency
system.cpu4.icache.demand_avg_miss_latency::total 157964.729167                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::switch_cpus4.inst 157964.729167                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::total 157964.729167                       # average overall miss latency
system.cpu4.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.icache.fast_writes                      0                       # number of fast writes performed
system.cpu4.icache.cache_copies                     0                       # number of cache copies performed
system.cpu4.icache.ReadReq_mshr_hits::switch_cpus4.inst            9                       # number of ReadReq MSHR hits
system.cpu4.icache.ReadReq_mshr_hits::total            9                       # number of ReadReq MSHR hits
system.cpu4.icache.demand_mshr_hits::switch_cpus4.inst            9                       # number of demand (read+write) MSHR hits
system.cpu4.icache.demand_mshr_hits::total            9                       # number of demand (read+write) MSHR hits
system.cpu4.icache.overall_mshr_hits::switch_cpus4.inst            9                       # number of overall MSHR hits
system.cpu4.icache.overall_mshr_hits::total            9                       # number of overall MSHR hits
system.cpu4.icache.ReadReq_mshr_misses::switch_cpus4.inst           39                       # number of ReadReq MSHR misses
system.cpu4.icache.ReadReq_mshr_misses::total           39                       # number of ReadReq MSHR misses
system.cpu4.icache.demand_mshr_misses::switch_cpus4.inst           39                       # number of demand (read+write) MSHR misses
system.cpu4.icache.demand_mshr_misses::total           39                       # number of demand (read+write) MSHR misses
system.cpu4.icache.overall_mshr_misses::switch_cpus4.inst           39                       # number of overall MSHR misses
system.cpu4.icache.overall_mshr_misses::total           39                       # number of overall MSHR misses
system.cpu4.icache.ReadReq_mshr_miss_latency::switch_cpus4.inst      6218530                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_latency::total      6218530                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::switch_cpus4.inst      6218530                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::total      6218530                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::switch_cpus4.inst      6218530                       # number of overall MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::total      6218530                       # number of overall MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_rate::switch_cpus4.inst     0.000035                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_mshr_miss_rate::total     0.000035                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.demand_mshr_miss_rate::switch_cpus4.inst     0.000035                       # mshr miss rate for demand accesses
system.cpu4.icache.demand_mshr_miss_rate::total     0.000035                       # mshr miss rate for demand accesses
system.cpu4.icache.overall_mshr_miss_rate::switch_cpus4.inst     0.000035                       # mshr miss rate for overall accesses
system.cpu4.icache.overall_mshr_miss_rate::total     0.000035                       # mshr miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::switch_cpus4.inst 159449.487179                       # average ReadReq mshr miss latency
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::total 159449.487179                       # average ReadReq mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::switch_cpus4.inst 159449.487179                       # average overall mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::total 159449.487179                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::switch_cpus4.inst 159449.487179                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::total 159449.487179                       # average overall mshr miss latency
system.cpu4.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dcache.replacements                  3357                       # number of replacements
system.cpu4.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu4.dcache.total_refs               144278087                       # Total number of references to valid blocks.
system.cpu4.dcache.sampled_refs                  3613                       # Sample count of references to valid blocks.
system.cpu4.dcache.avg_refs              39933.043731                       # Average number of references to valid blocks.
system.cpu4.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu4.dcache.occ_blocks::switch_cpus4.data   218.969574                       # Average occupied blocks per requestor
system.cpu4.dcache.occ_blocks::cpu4.data    37.030426                       # Average occupied blocks per requestor
system.cpu4.dcache.occ_percent::switch_cpus4.data     0.855350                       # Average percentage of cache occupancy
system.cpu4.dcache.occ_percent::cpu4.data     0.144650                       # Average percentage of cache occupancy
system.cpu4.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu4.dcache.ReadReq_hits::switch_cpus4.data       879025                       # number of ReadReq hits
system.cpu4.dcache.ReadReq_hits::total         879025                       # number of ReadReq hits
system.cpu4.dcache.WriteReq_hits::switch_cpus4.data       651823                       # number of WriteReq hits
system.cpu4.dcache.WriteReq_hits::total        651823                       # number of WriteReq hits
system.cpu4.dcache.LoadLockedReq_hits::switch_cpus4.data         1659                       # number of LoadLockedReq hits
system.cpu4.dcache.LoadLockedReq_hits::total         1659                       # number of LoadLockedReq hits
system.cpu4.dcache.StoreCondReq_hits::switch_cpus4.data         1586                       # number of StoreCondReq hits
system.cpu4.dcache.StoreCondReq_hits::total         1586                       # number of StoreCondReq hits
system.cpu4.dcache.demand_hits::switch_cpus4.data      1530848                       # number of demand (read+write) hits
system.cpu4.dcache.demand_hits::total         1530848                       # number of demand (read+write) hits
system.cpu4.dcache.overall_hits::switch_cpus4.data      1530848                       # number of overall hits
system.cpu4.dcache.overall_hits::total        1530848                       # number of overall hits
system.cpu4.dcache.ReadReq_misses::switch_cpus4.data         8624                       # number of ReadReq misses
system.cpu4.dcache.ReadReq_misses::total         8624                       # number of ReadReq misses
system.cpu4.dcache.WriteReq_misses::switch_cpus4.data           67                       # number of WriteReq misses
system.cpu4.dcache.WriteReq_misses::total           67                       # number of WriteReq misses
system.cpu4.dcache.demand_misses::switch_cpus4.data         8691                       # number of demand (read+write) misses
system.cpu4.dcache.demand_misses::total          8691                       # number of demand (read+write) misses
system.cpu4.dcache.overall_misses::switch_cpus4.data         8691                       # number of overall misses
system.cpu4.dcache.overall_misses::total         8691                       # number of overall misses
system.cpu4.dcache.ReadReq_miss_latency::switch_cpus4.data    833642366                       # number of ReadReq miss cycles
system.cpu4.dcache.ReadReq_miss_latency::total    833642366                       # number of ReadReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::switch_cpus4.data      5429253                       # number of WriteReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::total      5429253                       # number of WriteReq miss cycles
system.cpu4.dcache.demand_miss_latency::switch_cpus4.data    839071619                       # number of demand (read+write) miss cycles
system.cpu4.dcache.demand_miss_latency::total    839071619                       # number of demand (read+write) miss cycles
system.cpu4.dcache.overall_miss_latency::switch_cpus4.data    839071619                       # number of overall miss cycles
system.cpu4.dcache.overall_miss_latency::total    839071619                       # number of overall miss cycles
system.cpu4.dcache.ReadReq_accesses::switch_cpus4.data       887649                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.ReadReq_accesses::total       887649                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::switch_cpus4.data       651890                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::total       651890                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::switch_cpus4.data         1659                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::total         1659                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::switch_cpus4.data         1586                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::total         1586                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.demand_accesses::switch_cpus4.data      1539539                       # number of demand (read+write) accesses
system.cpu4.dcache.demand_accesses::total      1539539                       # number of demand (read+write) accesses
system.cpu4.dcache.overall_accesses::switch_cpus4.data      1539539                       # number of overall (read+write) accesses
system.cpu4.dcache.overall_accesses::total      1539539                       # number of overall (read+write) accesses
system.cpu4.dcache.ReadReq_miss_rate::switch_cpus4.data     0.009716                       # miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_miss_rate::total     0.009716                       # miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_miss_rate::switch_cpus4.data     0.000103                       # miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_miss_rate::total     0.000103                       # miss rate for WriteReq accesses
system.cpu4.dcache.demand_miss_rate::switch_cpus4.data     0.005645                       # miss rate for demand accesses
system.cpu4.dcache.demand_miss_rate::total     0.005645                       # miss rate for demand accesses
system.cpu4.dcache.overall_miss_rate::switch_cpus4.data     0.005645                       # miss rate for overall accesses
system.cpu4.dcache.overall_miss_rate::total     0.005645                       # miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_miss_latency::switch_cpus4.data 96665.394944                       # average ReadReq miss latency
system.cpu4.dcache.ReadReq_avg_miss_latency::total 96665.394944                       # average ReadReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::switch_cpus4.data 81033.626866                       # average WriteReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::total 81033.626866                       # average WriteReq miss latency
system.cpu4.dcache.demand_avg_miss_latency::switch_cpus4.data 96544.887700                       # average overall miss latency
system.cpu4.dcache.demand_avg_miss_latency::total 96544.887700                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::switch_cpus4.data 96544.887700                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::total 96544.887700                       # average overall miss latency
system.cpu4.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu4.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu4.dcache.writebacks::writebacks          831                       # number of writebacks
system.cpu4.dcache.writebacks::total              831                       # number of writebacks
system.cpu4.dcache.ReadReq_mshr_hits::switch_cpus4.data         5282                       # number of ReadReq MSHR hits
system.cpu4.dcache.ReadReq_mshr_hits::total         5282                       # number of ReadReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_hits::switch_cpus4.data           52                       # number of WriteReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_hits::total           52                       # number of WriteReq MSHR hits
system.cpu4.dcache.demand_mshr_hits::switch_cpus4.data         5334                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.demand_mshr_hits::total         5334                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.overall_mshr_hits::switch_cpus4.data         5334                       # number of overall MSHR hits
system.cpu4.dcache.overall_mshr_hits::total         5334                       # number of overall MSHR hits
system.cpu4.dcache.ReadReq_mshr_misses::switch_cpus4.data         3342                       # number of ReadReq MSHR misses
system.cpu4.dcache.ReadReq_mshr_misses::total         3342                       # number of ReadReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::switch_cpus4.data           15                       # number of WriteReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::total           15                       # number of WriteReq MSHR misses
system.cpu4.dcache.demand_mshr_misses::switch_cpus4.data         3357                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.demand_mshr_misses::total         3357                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.overall_mshr_misses::switch_cpus4.data         3357                       # number of overall MSHR misses
system.cpu4.dcache.overall_mshr_misses::total         3357                       # number of overall MSHR misses
system.cpu4.dcache.ReadReq_mshr_miss_latency::switch_cpus4.data    290475351                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_latency::total    290475351                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::switch_cpus4.data      1102944                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::total      1102944                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::switch_cpus4.data    291578295                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::total    291578295                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::switch_cpus4.data    291578295                       # number of overall MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::total    291578295                       # number of overall MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_rate::switch_cpus4.data     0.003765                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_mshr_miss_rate::total     0.003765                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::switch_cpus4.data     0.000023                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::total     0.000023                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.demand_mshr_miss_rate::switch_cpus4.data     0.002181                       # mshr miss rate for demand accesses
system.cpu4.dcache.demand_mshr_miss_rate::total     0.002181                       # mshr miss rate for demand accesses
system.cpu4.dcache.overall_mshr_miss_rate::switch_cpus4.data     0.002181                       # mshr miss rate for overall accesses
system.cpu4.dcache.overall_mshr_miss_rate::total     0.002181                       # mshr miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus4.data 86916.622083                       # average ReadReq mshr miss latency
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::total 86916.622083                       # average ReadReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus4.data 73529.600000                       # average WriteReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::total 73529.600000                       # average WriteReq mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::switch_cpus4.data 86856.805183                       # average overall mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::total 86856.805183                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::switch_cpus4.data 86856.805183                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::total 86856.805183                       # average overall mshr miss latency
system.cpu4.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dtb.inst_hits                           0                       # ITB inst hits
system.cpu5.dtb.inst_misses                         0                       # ITB inst misses
system.cpu5.dtb.read_hits                           0                       # DTB read hits
system.cpu5.dtb.read_misses                         0                       # DTB read misses
system.cpu5.dtb.write_hits                          0                       # DTB write hits
system.cpu5.dtb.write_misses                        0                       # DTB write misses
system.cpu5.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.dtb.read_accesses                       0                       # DTB read accesses
system.cpu5.dtb.write_accesses                      0                       # DTB write accesses
system.cpu5.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.dtb.hits                                0                       # DTB hits
system.cpu5.dtb.misses                              0                       # DTB misses
system.cpu5.dtb.accesses                            0                       # DTB accesses
system.cpu5.itb.inst_hits                           0                       # ITB inst hits
system.cpu5.itb.inst_misses                         0                       # ITB inst misses
system.cpu5.itb.read_hits                           0                       # DTB read hits
system.cpu5.itb.read_misses                         0                       # DTB read misses
system.cpu5.itb.write_hits                          0                       # DTB write hits
system.cpu5.itb.write_misses                        0                       # DTB write misses
system.cpu5.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.itb.read_accesses                       0                       # DTB read accesses
system.cpu5.itb.write_accesses                      0                       # DTB write accesses
system.cpu5.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.itb.hits                                0                       # DTB hits
system.cpu5.itb.misses                              0                       # DTB misses
system.cpu5.itb.accesses                            0                       # DTB accesses
system.cpu5.numCycles                               0                       # number of cpu cycles simulated
system.cpu5.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu5.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu5.committedInsts                          0                       # Number of instructions committed
system.cpu5.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu5.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu5.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu5.num_func_calls                          0                       # number of times a function call or return occured
system.cpu5.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu5.num_int_insts                           0                       # number of integer instructions
system.cpu5.num_fp_insts                            0                       # number of float instructions
system.cpu5.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu5.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu5.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu5.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu5.num_mem_refs                            0                       # number of memory refs
system.cpu5.num_load_insts                          0                       # Number of load instructions
system.cpu5.num_store_insts                         0                       # Number of store instructions
system.cpu5.num_idle_cycles                         0                       # Number of idle cycles
system.cpu5.num_busy_cycles                         0                       # Number of busy cycles
system.cpu5.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu5.idle_fraction                           0                       # Percentage of idle cycles
system.cpu5.icache.replacements                     0                       # number of replacements
system.cpu5.icache.tagsinuse               509.848640                       # Cycle average of tags in use
system.cpu5.icache.total_refs               971547848                       # Total number of references to valid blocks.
system.cpu5.icache.sampled_refs                   515                       # Sample count of references to valid blocks.
system.cpu5.icache.avg_refs              1886500.675728                       # Average number of references to valid blocks.
system.cpu5.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu5.icache.occ_blocks::switch_cpus5.inst    34.848640                       # Average occupied blocks per requestor
system.cpu5.icache.occ_blocks::cpu5.inst          475                       # Average occupied blocks per requestor
system.cpu5.icache.occ_percent::switch_cpus5.inst     0.055847                       # Average percentage of cache occupancy
system.cpu5.icache.occ_percent::cpu5.inst     0.761218                       # Average percentage of cache occupancy
system.cpu5.icache.occ_percent::total        0.817065                       # Average percentage of cache occupancy
system.cpu5.icache.ReadReq_hits::switch_cpus5.inst      1097486                       # number of ReadReq hits
system.cpu5.icache.ReadReq_hits::total        1097486                       # number of ReadReq hits
system.cpu5.icache.demand_hits::switch_cpus5.inst      1097486                       # number of demand (read+write) hits
system.cpu5.icache.demand_hits::total         1097486                       # number of demand (read+write) hits
system.cpu5.icache.overall_hits::switch_cpus5.inst      1097486                       # number of overall hits
system.cpu5.icache.overall_hits::total        1097486                       # number of overall hits
system.cpu5.icache.ReadReq_misses::switch_cpus5.inst           43                       # number of ReadReq misses
system.cpu5.icache.ReadReq_misses::total           43                       # number of ReadReq misses
system.cpu5.icache.demand_misses::switch_cpus5.inst           43                       # number of demand (read+write) misses
system.cpu5.icache.demand_misses::total            43                       # number of demand (read+write) misses
system.cpu5.icache.overall_misses::switch_cpus5.inst           43                       # number of overall misses
system.cpu5.icache.overall_misses::total           43                       # number of overall misses
system.cpu5.icache.ReadReq_miss_latency::switch_cpus5.inst      8106606                       # number of ReadReq miss cycles
system.cpu5.icache.ReadReq_miss_latency::total      8106606                       # number of ReadReq miss cycles
system.cpu5.icache.demand_miss_latency::switch_cpus5.inst      8106606                       # number of demand (read+write) miss cycles
system.cpu5.icache.demand_miss_latency::total      8106606                       # number of demand (read+write) miss cycles
system.cpu5.icache.overall_miss_latency::switch_cpus5.inst      8106606                       # number of overall miss cycles
system.cpu5.icache.overall_miss_latency::total      8106606                       # number of overall miss cycles
system.cpu5.icache.ReadReq_accesses::switch_cpus5.inst      1097529                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.ReadReq_accesses::total      1097529                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.demand_accesses::switch_cpus5.inst      1097529                       # number of demand (read+write) accesses
system.cpu5.icache.demand_accesses::total      1097529                       # number of demand (read+write) accesses
system.cpu5.icache.overall_accesses::switch_cpus5.inst      1097529                       # number of overall (read+write) accesses
system.cpu5.icache.overall_accesses::total      1097529                       # number of overall (read+write) accesses
system.cpu5.icache.ReadReq_miss_rate::switch_cpus5.inst     0.000039                       # miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_miss_rate::total     0.000039                       # miss rate for ReadReq accesses
system.cpu5.icache.demand_miss_rate::switch_cpus5.inst     0.000039                       # miss rate for demand accesses
system.cpu5.icache.demand_miss_rate::total     0.000039                       # miss rate for demand accesses
system.cpu5.icache.overall_miss_rate::switch_cpus5.inst     0.000039                       # miss rate for overall accesses
system.cpu5.icache.overall_miss_rate::total     0.000039                       # miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_miss_latency::switch_cpus5.inst 188525.720930                       # average ReadReq miss latency
system.cpu5.icache.ReadReq_avg_miss_latency::total 188525.720930                       # average ReadReq miss latency
system.cpu5.icache.demand_avg_miss_latency::switch_cpus5.inst 188525.720930                       # average overall miss latency
system.cpu5.icache.demand_avg_miss_latency::total 188525.720930                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::switch_cpus5.inst 188525.720930                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::total 188525.720930                       # average overall miss latency
system.cpu5.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.icache.fast_writes                      0                       # number of fast writes performed
system.cpu5.icache.cache_copies                     0                       # number of cache copies performed
system.cpu5.icache.ReadReq_mshr_hits::switch_cpus5.inst            3                       # number of ReadReq MSHR hits
system.cpu5.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu5.icache.demand_mshr_hits::switch_cpus5.inst            3                       # number of demand (read+write) MSHR hits
system.cpu5.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu5.icache.overall_mshr_hits::switch_cpus5.inst            3                       # number of overall MSHR hits
system.cpu5.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu5.icache.ReadReq_mshr_misses::switch_cpus5.inst           40                       # number of ReadReq MSHR misses
system.cpu5.icache.ReadReq_mshr_misses::total           40                       # number of ReadReq MSHR misses
system.cpu5.icache.demand_mshr_misses::switch_cpus5.inst           40                       # number of demand (read+write) MSHR misses
system.cpu5.icache.demand_mshr_misses::total           40                       # number of demand (read+write) MSHR misses
system.cpu5.icache.overall_mshr_misses::switch_cpus5.inst           40                       # number of overall MSHR misses
system.cpu5.icache.overall_mshr_misses::total           40                       # number of overall MSHR misses
system.cpu5.icache.ReadReq_mshr_miss_latency::switch_cpus5.inst      7329197                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_latency::total      7329197                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::switch_cpus5.inst      7329197                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::total      7329197                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::switch_cpus5.inst      7329197                       # number of overall MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::total      7329197                       # number of overall MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_rate::switch_cpus5.inst     0.000036                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_mshr_miss_rate::total     0.000036                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.demand_mshr_miss_rate::switch_cpus5.inst     0.000036                       # mshr miss rate for demand accesses
system.cpu5.icache.demand_mshr_miss_rate::total     0.000036                       # mshr miss rate for demand accesses
system.cpu5.icache.overall_mshr_miss_rate::switch_cpus5.inst     0.000036                       # mshr miss rate for overall accesses
system.cpu5.icache.overall_mshr_miss_rate::total     0.000036                       # mshr miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::switch_cpus5.inst 183229.925000                       # average ReadReq mshr miss latency
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::total 183229.925000                       # average ReadReq mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::switch_cpus5.inst 183229.925000                       # average overall mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::total 183229.925000                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::switch_cpus5.inst 183229.925000                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::total 183229.925000                       # average overall mshr miss latency
system.cpu5.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dcache.replacements                  3754                       # number of replacements
system.cpu5.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu5.dcache.total_refs               148003140                       # Total number of references to valid blocks.
system.cpu5.dcache.sampled_refs                  4010                       # Sample count of references to valid blocks.
system.cpu5.dcache.avg_refs              36908.513716                       # Average number of references to valid blocks.
system.cpu5.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu5.dcache.occ_blocks::switch_cpus5.data   222.451861                       # Average occupied blocks per requestor
system.cpu5.dcache.occ_blocks::cpu5.data    33.548139                       # Average occupied blocks per requestor
system.cpu5.dcache.occ_percent::switch_cpus5.data     0.868953                       # Average percentage of cache occupancy
system.cpu5.dcache.occ_percent::cpu5.data     0.131047                       # Average percentage of cache occupancy
system.cpu5.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu5.dcache.ReadReq_hits::switch_cpus5.data       754236                       # number of ReadReq hits
system.cpu5.dcache.ReadReq_hits::total         754236                       # number of ReadReq hits
system.cpu5.dcache.WriteReq_hits::switch_cpus5.data       634461                       # number of WriteReq hits
system.cpu5.dcache.WriteReq_hits::total        634461                       # number of WriteReq hits
system.cpu5.dcache.LoadLockedReq_hits::switch_cpus5.data         1599                       # number of LoadLockedReq hits
system.cpu5.dcache.LoadLockedReq_hits::total         1599                       # number of LoadLockedReq hits
system.cpu5.dcache.StoreCondReq_hits::switch_cpus5.data         1527                       # number of StoreCondReq hits
system.cpu5.dcache.StoreCondReq_hits::total         1527                       # number of StoreCondReq hits
system.cpu5.dcache.demand_hits::switch_cpus5.data      1388697                       # number of demand (read+write) hits
system.cpu5.dcache.demand_hits::total         1388697                       # number of demand (read+write) hits
system.cpu5.dcache.overall_hits::switch_cpus5.data      1388697                       # number of overall hits
system.cpu5.dcache.overall_hits::total        1388697                       # number of overall hits
system.cpu5.dcache.ReadReq_misses::switch_cpus5.data        11852                       # number of ReadReq misses
system.cpu5.dcache.ReadReq_misses::total        11852                       # number of ReadReq misses
system.cpu5.dcache.WriteReq_misses::switch_cpus5.data           86                       # number of WriteReq misses
system.cpu5.dcache.WriteReq_misses::total           86                       # number of WriteReq misses
system.cpu5.dcache.demand_misses::switch_cpus5.data        11938                       # number of demand (read+write) misses
system.cpu5.dcache.demand_misses::total         11938                       # number of demand (read+write) misses
system.cpu5.dcache.overall_misses::switch_cpus5.data        11938                       # number of overall misses
system.cpu5.dcache.overall_misses::total        11938                       # number of overall misses
system.cpu5.dcache.ReadReq_miss_latency::switch_cpus5.data   1294669638                       # number of ReadReq miss cycles
system.cpu5.dcache.ReadReq_miss_latency::total   1294669638                       # number of ReadReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::switch_cpus5.data      7053680                       # number of WriteReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::total      7053680                       # number of WriteReq miss cycles
system.cpu5.dcache.demand_miss_latency::switch_cpus5.data   1301723318                       # number of demand (read+write) miss cycles
system.cpu5.dcache.demand_miss_latency::total   1301723318                       # number of demand (read+write) miss cycles
system.cpu5.dcache.overall_miss_latency::switch_cpus5.data   1301723318                       # number of overall miss cycles
system.cpu5.dcache.overall_miss_latency::total   1301723318                       # number of overall miss cycles
system.cpu5.dcache.ReadReq_accesses::switch_cpus5.data       766088                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.ReadReq_accesses::total       766088                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::switch_cpus5.data       634547                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::total       634547                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::switch_cpus5.data         1599                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::total         1599                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::switch_cpus5.data         1527                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::total         1527                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.demand_accesses::switch_cpus5.data      1400635                       # number of demand (read+write) accesses
system.cpu5.dcache.demand_accesses::total      1400635                       # number of demand (read+write) accesses
system.cpu5.dcache.overall_accesses::switch_cpus5.data      1400635                       # number of overall (read+write) accesses
system.cpu5.dcache.overall_accesses::total      1400635                       # number of overall (read+write) accesses
system.cpu5.dcache.ReadReq_miss_rate::switch_cpus5.data     0.015471                       # miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_miss_rate::total     0.015471                       # miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_miss_rate::switch_cpus5.data     0.000136                       # miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_miss_rate::total     0.000136                       # miss rate for WriteReq accesses
system.cpu5.dcache.demand_miss_rate::switch_cpus5.data     0.008523                       # miss rate for demand accesses
system.cpu5.dcache.demand_miss_rate::total     0.008523                       # miss rate for demand accesses
system.cpu5.dcache.overall_miss_rate::switch_cpus5.data     0.008523                       # miss rate for overall accesses
system.cpu5.dcache.overall_miss_rate::total     0.008523                       # miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_miss_latency::switch_cpus5.data 109236.385251                       # average ReadReq miss latency
system.cpu5.dcache.ReadReq_avg_miss_latency::total 109236.385251                       # average ReadReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::switch_cpus5.data 82019.534884                       # average WriteReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::total 82019.534884                       # average WriteReq miss latency
system.cpu5.dcache.demand_avg_miss_latency::switch_cpus5.data 109040.318144                       # average overall miss latency
system.cpu5.dcache.demand_avg_miss_latency::total 109040.318144                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::switch_cpus5.data 109040.318144                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::total 109040.318144                       # average overall miss latency
system.cpu5.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu5.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu5.dcache.writebacks::writebacks          830                       # number of writebacks
system.cpu5.dcache.writebacks::total              830                       # number of writebacks
system.cpu5.dcache.ReadReq_mshr_hits::switch_cpus5.data         8113                       # number of ReadReq MSHR hits
system.cpu5.dcache.ReadReq_mshr_hits::total         8113                       # number of ReadReq MSHR hits
system.cpu5.dcache.WriteReq_mshr_hits::switch_cpus5.data           71                       # number of WriteReq MSHR hits
system.cpu5.dcache.WriteReq_mshr_hits::total           71                       # number of WriteReq MSHR hits
system.cpu5.dcache.demand_mshr_hits::switch_cpus5.data         8184                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.demand_mshr_hits::total         8184                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.overall_mshr_hits::switch_cpus5.data         8184                       # number of overall MSHR hits
system.cpu5.dcache.overall_mshr_hits::total         8184                       # number of overall MSHR hits
system.cpu5.dcache.ReadReq_mshr_misses::switch_cpus5.data         3739                       # number of ReadReq MSHR misses
system.cpu5.dcache.ReadReq_mshr_misses::total         3739                       # number of ReadReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::switch_cpus5.data           15                       # number of WriteReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::total           15                       # number of WriteReq MSHR misses
system.cpu5.dcache.demand_mshr_misses::switch_cpus5.data         3754                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.demand_mshr_misses::total         3754                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.overall_mshr_misses::switch_cpus5.data         3754                       # number of overall MSHR misses
system.cpu5.dcache.overall_mshr_misses::total         3754                       # number of overall MSHR misses
system.cpu5.dcache.ReadReq_mshr_miss_latency::switch_cpus5.data    327891440                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_latency::total    327891440                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::switch_cpus5.data       993117                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::total       993117                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::switch_cpus5.data    328884557                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::total    328884557                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::switch_cpus5.data    328884557                       # number of overall MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::total    328884557                       # number of overall MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_rate::switch_cpus5.data     0.004881                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_mshr_miss_rate::total     0.004881                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::switch_cpus5.data     0.000024                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::total     0.000024                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.demand_mshr_miss_rate::switch_cpus5.data     0.002680                       # mshr miss rate for demand accesses
system.cpu5.dcache.demand_mshr_miss_rate::total     0.002680                       # mshr miss rate for demand accesses
system.cpu5.dcache.overall_mshr_miss_rate::switch_cpus5.data     0.002680                       # mshr miss rate for overall accesses
system.cpu5.dcache.overall_mshr_miss_rate::total     0.002680                       # mshr miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus5.data 87694.955871                       # average ReadReq mshr miss latency
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::total 87694.955871                       # average ReadReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus5.data 66207.800000                       # average WriteReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::total 66207.800000                       # average WriteReq mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::switch_cpus5.data 87609.098828                       # average overall mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::total 87609.098828                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::switch_cpus5.data 87609.098828                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::total 87609.098828                       # average overall mshr miss latency
system.cpu5.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dtb.inst_hits                           0                       # ITB inst hits
system.cpu6.dtb.inst_misses                         0                       # ITB inst misses
system.cpu6.dtb.read_hits                           0                       # DTB read hits
system.cpu6.dtb.read_misses                         0                       # DTB read misses
system.cpu6.dtb.write_hits                          0                       # DTB write hits
system.cpu6.dtb.write_misses                        0                       # DTB write misses
system.cpu6.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.dtb.read_accesses                       0                       # DTB read accesses
system.cpu6.dtb.write_accesses                      0                       # DTB write accesses
system.cpu6.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.dtb.hits                                0                       # DTB hits
system.cpu6.dtb.misses                              0                       # DTB misses
system.cpu6.dtb.accesses                            0                       # DTB accesses
system.cpu6.itb.inst_hits                           0                       # ITB inst hits
system.cpu6.itb.inst_misses                         0                       # ITB inst misses
system.cpu6.itb.read_hits                           0                       # DTB read hits
system.cpu6.itb.read_misses                         0                       # DTB read misses
system.cpu6.itb.write_hits                          0                       # DTB write hits
system.cpu6.itb.write_misses                        0                       # DTB write misses
system.cpu6.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.itb.read_accesses                       0                       # DTB read accesses
system.cpu6.itb.write_accesses                      0                       # DTB write accesses
system.cpu6.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.itb.hits                                0                       # DTB hits
system.cpu6.itb.misses                              0                       # DTB misses
system.cpu6.itb.accesses                            0                       # DTB accesses
system.cpu6.numCycles                               0                       # number of cpu cycles simulated
system.cpu6.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu6.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu6.committedInsts                          0                       # Number of instructions committed
system.cpu6.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu6.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu6.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu6.num_func_calls                          0                       # number of times a function call or return occured
system.cpu6.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu6.num_int_insts                           0                       # number of integer instructions
system.cpu6.num_fp_insts                            0                       # number of float instructions
system.cpu6.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu6.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu6.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu6.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu6.num_mem_refs                            0                       # number of memory refs
system.cpu6.num_load_insts                          0                       # Number of load instructions
system.cpu6.num_store_insts                         0                       # Number of store instructions
system.cpu6.num_idle_cycles                         0                       # Number of idle cycles
system.cpu6.num_busy_cycles                         0                       # Number of busy cycles
system.cpu6.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu6.idle_fraction                           0                       # Percentage of idle cycles
system.cpu6.icache.replacements                     0                       # number of replacements
system.cpu6.icache.tagsinuse               489.073612                       # Cycle average of tags in use
system.cpu6.icache.total_refs               974687922                       # Total number of references to valid blocks.
system.cpu6.icache.sampled_refs                   494                       # Sample count of references to valid blocks.
system.cpu6.icache.avg_refs              1973052.473684                       # Average number of references to valid blocks.
system.cpu6.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu6.icache.occ_blocks::switch_cpus6.inst    34.073612                       # Average occupied blocks per requestor
system.cpu6.icache.occ_blocks::cpu6.inst          455                       # Average occupied blocks per requestor
system.cpu6.icache.occ_percent::switch_cpus6.inst     0.054605                       # Average percentage of cache occupancy
system.cpu6.icache.occ_percent::cpu6.inst     0.729167                       # Average percentage of cache occupancy
system.cpu6.icache.occ_percent::total        0.783772                       # Average percentage of cache occupancy
system.cpu6.icache.ReadReq_hits::switch_cpus6.inst      1104361                       # number of ReadReq hits
system.cpu6.icache.ReadReq_hits::total        1104361                       # number of ReadReq hits
system.cpu6.icache.demand_hits::switch_cpus6.inst      1104361                       # number of demand (read+write) hits
system.cpu6.icache.demand_hits::total         1104361                       # number of demand (read+write) hits
system.cpu6.icache.overall_hits::switch_cpus6.inst      1104361                       # number of overall hits
system.cpu6.icache.overall_hits::total        1104361                       # number of overall hits
system.cpu6.icache.ReadReq_misses::switch_cpus6.inst           52                       # number of ReadReq misses
system.cpu6.icache.ReadReq_misses::total           52                       # number of ReadReq misses
system.cpu6.icache.demand_misses::switch_cpus6.inst           52                       # number of demand (read+write) misses
system.cpu6.icache.demand_misses::total            52                       # number of demand (read+write) misses
system.cpu6.icache.overall_misses::switch_cpus6.inst           52                       # number of overall misses
system.cpu6.icache.overall_misses::total           52                       # number of overall misses
system.cpu6.icache.ReadReq_miss_latency::switch_cpus6.inst      8189898                       # number of ReadReq miss cycles
system.cpu6.icache.ReadReq_miss_latency::total      8189898                       # number of ReadReq miss cycles
system.cpu6.icache.demand_miss_latency::switch_cpus6.inst      8189898                       # number of demand (read+write) miss cycles
system.cpu6.icache.demand_miss_latency::total      8189898                       # number of demand (read+write) miss cycles
system.cpu6.icache.overall_miss_latency::switch_cpus6.inst      8189898                       # number of overall miss cycles
system.cpu6.icache.overall_miss_latency::total      8189898                       # number of overall miss cycles
system.cpu6.icache.ReadReq_accesses::switch_cpus6.inst      1104413                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.ReadReq_accesses::total      1104413                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.demand_accesses::switch_cpus6.inst      1104413                       # number of demand (read+write) accesses
system.cpu6.icache.demand_accesses::total      1104413                       # number of demand (read+write) accesses
system.cpu6.icache.overall_accesses::switch_cpus6.inst      1104413                       # number of overall (read+write) accesses
system.cpu6.icache.overall_accesses::total      1104413                       # number of overall (read+write) accesses
system.cpu6.icache.ReadReq_miss_rate::switch_cpus6.inst     0.000047                       # miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_miss_rate::total     0.000047                       # miss rate for ReadReq accesses
system.cpu6.icache.demand_miss_rate::switch_cpus6.inst     0.000047                       # miss rate for demand accesses
system.cpu6.icache.demand_miss_rate::total     0.000047                       # miss rate for demand accesses
system.cpu6.icache.overall_miss_rate::switch_cpus6.inst     0.000047                       # miss rate for overall accesses
system.cpu6.icache.overall_miss_rate::total     0.000047                       # miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_miss_latency::switch_cpus6.inst 157498.038462                       # average ReadReq miss latency
system.cpu6.icache.ReadReq_avg_miss_latency::total 157498.038462                       # average ReadReq miss latency
system.cpu6.icache.demand_avg_miss_latency::switch_cpus6.inst 157498.038462                       # average overall miss latency
system.cpu6.icache.demand_avg_miss_latency::total 157498.038462                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::switch_cpus6.inst 157498.038462                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::total 157498.038462                       # average overall miss latency
system.cpu6.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.icache.fast_writes                      0                       # number of fast writes performed
system.cpu6.icache.cache_copies                     0                       # number of cache copies performed
system.cpu6.icache.ReadReq_mshr_hits::switch_cpus6.inst           13                       # number of ReadReq MSHR hits
system.cpu6.icache.ReadReq_mshr_hits::total           13                       # number of ReadReq MSHR hits
system.cpu6.icache.demand_mshr_hits::switch_cpus6.inst           13                       # number of demand (read+write) MSHR hits
system.cpu6.icache.demand_mshr_hits::total           13                       # number of demand (read+write) MSHR hits
system.cpu6.icache.overall_mshr_hits::switch_cpus6.inst           13                       # number of overall MSHR hits
system.cpu6.icache.overall_mshr_hits::total           13                       # number of overall MSHR hits
system.cpu6.icache.ReadReq_mshr_misses::switch_cpus6.inst           39                       # number of ReadReq MSHR misses
system.cpu6.icache.ReadReq_mshr_misses::total           39                       # number of ReadReq MSHR misses
system.cpu6.icache.demand_mshr_misses::switch_cpus6.inst           39                       # number of demand (read+write) MSHR misses
system.cpu6.icache.demand_mshr_misses::total           39                       # number of demand (read+write) MSHR misses
system.cpu6.icache.overall_mshr_misses::switch_cpus6.inst           39                       # number of overall MSHR misses
system.cpu6.icache.overall_mshr_misses::total           39                       # number of overall MSHR misses
system.cpu6.icache.ReadReq_mshr_miss_latency::switch_cpus6.inst      6324185                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_latency::total      6324185                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::switch_cpus6.inst      6324185                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::total      6324185                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::switch_cpus6.inst      6324185                       # number of overall MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::total      6324185                       # number of overall MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_rate::switch_cpus6.inst     0.000035                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_mshr_miss_rate::total     0.000035                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.demand_mshr_miss_rate::switch_cpus6.inst     0.000035                       # mshr miss rate for demand accesses
system.cpu6.icache.demand_mshr_miss_rate::total     0.000035                       # mshr miss rate for demand accesses
system.cpu6.icache.overall_mshr_miss_rate::switch_cpus6.inst     0.000035                       # mshr miss rate for overall accesses
system.cpu6.icache.overall_mshr_miss_rate::total     0.000035                       # mshr miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::switch_cpus6.inst 162158.589744                       # average ReadReq mshr miss latency
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::total 162158.589744                       # average ReadReq mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::switch_cpus6.inst 162158.589744                       # average overall mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::total 162158.589744                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::switch_cpus6.inst 162158.589744                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::total 162158.589744                       # average overall mshr miss latency
system.cpu6.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dcache.replacements                  3358                       # number of replacements
system.cpu6.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu6.dcache.total_refs               144278844                       # Total number of references to valid blocks.
system.cpu6.dcache.sampled_refs                  3614                       # Sample count of references to valid blocks.
system.cpu6.dcache.avg_refs              39922.203652                       # Average number of references to valid blocks.
system.cpu6.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu6.dcache.occ_blocks::switch_cpus6.data   219.011419                       # Average occupied blocks per requestor
system.cpu6.dcache.occ_blocks::cpu6.data    36.988581                       # Average occupied blocks per requestor
system.cpu6.dcache.occ_percent::switch_cpus6.data     0.855513                       # Average percentage of cache occupancy
system.cpu6.dcache.occ_percent::cpu6.data     0.144487                       # Average percentage of cache occupancy
system.cpu6.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu6.dcache.ReadReq_hits::switch_cpus6.data       879377                       # number of ReadReq hits
system.cpu6.dcache.ReadReq_hits::total         879377                       # number of ReadReq hits
system.cpu6.dcache.WriteReq_hits::switch_cpus6.data       652222                       # number of WriteReq hits
system.cpu6.dcache.WriteReq_hits::total        652222                       # number of WriteReq hits
system.cpu6.dcache.LoadLockedReq_hits::switch_cpus6.data         1665                       # number of LoadLockedReq hits
system.cpu6.dcache.LoadLockedReq_hits::total         1665                       # number of LoadLockedReq hits
system.cpu6.dcache.StoreCondReq_hits::switch_cpus6.data         1586                       # number of StoreCondReq hits
system.cpu6.dcache.StoreCondReq_hits::total         1586                       # number of StoreCondReq hits
system.cpu6.dcache.demand_hits::switch_cpus6.data      1531599                       # number of demand (read+write) hits
system.cpu6.dcache.demand_hits::total         1531599                       # number of demand (read+write) hits
system.cpu6.dcache.overall_hits::switch_cpus6.data      1531599                       # number of overall hits
system.cpu6.dcache.overall_hits::total        1531599                       # number of overall hits
system.cpu6.dcache.ReadReq_misses::switch_cpus6.data         8588                       # number of ReadReq misses
system.cpu6.dcache.ReadReq_misses::total         8588                       # number of ReadReq misses
system.cpu6.dcache.WriteReq_misses::switch_cpus6.data           48                       # number of WriteReq misses
system.cpu6.dcache.WriteReq_misses::total           48                       # number of WriteReq misses
system.cpu6.dcache.demand_misses::switch_cpus6.data         8636                       # number of demand (read+write) misses
system.cpu6.dcache.demand_misses::total          8636                       # number of demand (read+write) misses
system.cpu6.dcache.overall_misses::switch_cpus6.data         8636                       # number of overall misses
system.cpu6.dcache.overall_misses::total         8636                       # number of overall misses
system.cpu6.dcache.ReadReq_miss_latency::switch_cpus6.data    830734613                       # number of ReadReq miss cycles
system.cpu6.dcache.ReadReq_miss_latency::total    830734613                       # number of ReadReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::switch_cpus6.data      4249054                       # number of WriteReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::total      4249054                       # number of WriteReq miss cycles
system.cpu6.dcache.demand_miss_latency::switch_cpus6.data    834983667                       # number of demand (read+write) miss cycles
system.cpu6.dcache.demand_miss_latency::total    834983667                       # number of demand (read+write) miss cycles
system.cpu6.dcache.overall_miss_latency::switch_cpus6.data    834983667                       # number of overall miss cycles
system.cpu6.dcache.overall_miss_latency::total    834983667                       # number of overall miss cycles
system.cpu6.dcache.ReadReq_accesses::switch_cpus6.data       887965                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.ReadReq_accesses::total       887965                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::switch_cpus6.data       652270                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::total       652270                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::switch_cpus6.data         1665                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::total         1665                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::switch_cpus6.data         1586                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::total         1586                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.demand_accesses::switch_cpus6.data      1540235                       # number of demand (read+write) accesses
system.cpu6.dcache.demand_accesses::total      1540235                       # number of demand (read+write) accesses
system.cpu6.dcache.overall_accesses::switch_cpus6.data      1540235                       # number of overall (read+write) accesses
system.cpu6.dcache.overall_accesses::total      1540235                       # number of overall (read+write) accesses
system.cpu6.dcache.ReadReq_miss_rate::switch_cpus6.data     0.009672                       # miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_miss_rate::total     0.009672                       # miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_miss_rate::switch_cpus6.data     0.000074                       # miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_miss_rate::total     0.000074                       # miss rate for WriteReq accesses
system.cpu6.dcache.demand_miss_rate::switch_cpus6.data     0.005607                       # miss rate for demand accesses
system.cpu6.dcache.demand_miss_rate::total     0.005607                       # miss rate for demand accesses
system.cpu6.dcache.overall_miss_rate::switch_cpus6.data     0.005607                       # miss rate for overall accesses
system.cpu6.dcache.overall_miss_rate::total     0.005607                       # miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_miss_latency::switch_cpus6.data 96732.022939                       # average ReadReq miss latency
system.cpu6.dcache.ReadReq_avg_miss_latency::total 96732.022939                       # average ReadReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::switch_cpus6.data 88521.958333                       # average WriteReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::total 88521.958333                       # average WriteReq miss latency
system.cpu6.dcache.demand_avg_miss_latency::switch_cpus6.data 96686.390343                       # average overall miss latency
system.cpu6.dcache.demand_avg_miss_latency::total 96686.390343                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::switch_cpus6.data 96686.390343                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::total 96686.390343                       # average overall miss latency
system.cpu6.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu6.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu6.dcache.writebacks::writebacks          821                       # number of writebacks
system.cpu6.dcache.writebacks::total              821                       # number of writebacks
system.cpu6.dcache.ReadReq_mshr_hits::switch_cpus6.data         5243                       # number of ReadReq MSHR hits
system.cpu6.dcache.ReadReq_mshr_hits::total         5243                       # number of ReadReq MSHR hits
system.cpu6.dcache.WriteReq_mshr_hits::switch_cpus6.data           35                       # number of WriteReq MSHR hits
system.cpu6.dcache.WriteReq_mshr_hits::total           35                       # number of WriteReq MSHR hits
system.cpu6.dcache.demand_mshr_hits::switch_cpus6.data         5278                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.demand_mshr_hits::total         5278                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.overall_mshr_hits::switch_cpus6.data         5278                       # number of overall MSHR hits
system.cpu6.dcache.overall_mshr_hits::total         5278                       # number of overall MSHR hits
system.cpu6.dcache.ReadReq_mshr_misses::switch_cpus6.data         3345                       # number of ReadReq MSHR misses
system.cpu6.dcache.ReadReq_mshr_misses::total         3345                       # number of ReadReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::switch_cpus6.data           13                       # number of WriteReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::total           13                       # number of WriteReq MSHR misses
system.cpu6.dcache.demand_mshr_misses::switch_cpus6.data         3358                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.demand_mshr_misses::total         3358                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.overall_mshr_misses::switch_cpus6.data         3358                       # number of overall MSHR misses
system.cpu6.dcache.overall_mshr_misses::total         3358                       # number of overall MSHR misses
system.cpu6.dcache.ReadReq_mshr_miss_latency::switch_cpus6.data    289066632                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_latency::total    289066632                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::switch_cpus6.data       897526                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::total       897526                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::switch_cpus6.data    289964158                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::total    289964158                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::switch_cpus6.data    289964158                       # number of overall MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::total    289964158                       # number of overall MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_rate::switch_cpus6.data     0.003767                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_mshr_miss_rate::total     0.003767                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::switch_cpus6.data     0.000020                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::total     0.000020                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.demand_mshr_miss_rate::switch_cpus6.data     0.002180                       # mshr miss rate for demand accesses
system.cpu6.dcache.demand_mshr_miss_rate::total     0.002180                       # mshr miss rate for demand accesses
system.cpu6.dcache.overall_mshr_miss_rate::switch_cpus6.data     0.002180                       # mshr miss rate for overall accesses
system.cpu6.dcache.overall_mshr_miss_rate::total     0.002180                       # mshr miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus6.data 86417.528251                       # average ReadReq mshr miss latency
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::total 86417.528251                       # average ReadReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus6.data 69040.461538                       # average WriteReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::total 69040.461538                       # average WriteReq mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::switch_cpus6.data 86350.255509                       # average overall mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::total 86350.255509                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::switch_cpus6.data 86350.255509                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::total 86350.255509                       # average overall mshr miss latency
system.cpu6.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dtb.inst_hits                           0                       # ITB inst hits
system.cpu7.dtb.inst_misses                         0                       # ITB inst misses
system.cpu7.dtb.read_hits                           0                       # DTB read hits
system.cpu7.dtb.read_misses                         0                       # DTB read misses
system.cpu7.dtb.write_hits                          0                       # DTB write hits
system.cpu7.dtb.write_misses                        0                       # DTB write misses
system.cpu7.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.dtb.read_accesses                       0                       # DTB read accesses
system.cpu7.dtb.write_accesses                      0                       # DTB write accesses
system.cpu7.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.dtb.hits                                0                       # DTB hits
system.cpu7.dtb.misses                              0                       # DTB misses
system.cpu7.dtb.accesses                            0                       # DTB accesses
system.cpu7.itb.inst_hits                           0                       # ITB inst hits
system.cpu7.itb.inst_misses                         0                       # ITB inst misses
system.cpu7.itb.read_hits                           0                       # DTB read hits
system.cpu7.itb.read_misses                         0                       # DTB read misses
system.cpu7.itb.write_hits                          0                       # DTB write hits
system.cpu7.itb.write_misses                        0                       # DTB write misses
system.cpu7.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.itb.read_accesses                       0                       # DTB read accesses
system.cpu7.itb.write_accesses                      0                       # DTB write accesses
system.cpu7.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.itb.hits                                0                       # DTB hits
system.cpu7.itb.misses                              0                       # DTB misses
system.cpu7.itb.accesses                            0                       # DTB accesses
system.cpu7.numCycles                               0                       # number of cpu cycles simulated
system.cpu7.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu7.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu7.committedInsts                          0                       # Number of instructions committed
system.cpu7.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu7.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu7.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu7.num_func_calls                          0                       # number of times a function call or return occured
system.cpu7.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu7.num_int_insts                           0                       # number of integer instructions
system.cpu7.num_fp_insts                            0                       # number of float instructions
system.cpu7.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu7.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu7.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu7.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu7.num_mem_refs                            0                       # number of memory refs
system.cpu7.num_load_insts                          0                       # Number of load instructions
system.cpu7.num_store_insts                         0                       # Number of store instructions
system.cpu7.num_idle_cycles                         0                       # Number of idle cycles
system.cpu7.num_busy_cycles                         0                       # Number of busy cycles
system.cpu7.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu7.idle_fraction                           0                       # Percentage of idle cycles
system.cpu7.icache.replacements                     0                       # number of replacements
system.cpu7.icache.tagsinuse               509.522769                       # Cycle average of tags in use
system.cpu7.icache.total_refs               971548415                       # Total number of references to valid blocks.
system.cpu7.icache.sampled_refs                   514                       # Sample count of references to valid blocks.
system.cpu7.icache.avg_refs              1890172.013619                       # Average number of references to valid blocks.
system.cpu7.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu7.icache.occ_blocks::switch_cpus7.inst    34.522769                       # Average occupied blocks per requestor
system.cpu7.icache.occ_blocks::cpu7.inst          475                       # Average occupied blocks per requestor
system.cpu7.icache.occ_percent::switch_cpus7.inst     0.055325                       # Average percentage of cache occupancy
system.cpu7.icache.occ_percent::cpu7.inst     0.761218                       # Average percentage of cache occupancy
system.cpu7.icache.occ_percent::total        0.816543                       # Average percentage of cache occupancy
system.cpu7.icache.ReadReq_hits::switch_cpus7.inst      1098053                       # number of ReadReq hits
system.cpu7.icache.ReadReq_hits::total        1098053                       # number of ReadReq hits
system.cpu7.icache.demand_hits::switch_cpus7.inst      1098053                       # number of demand (read+write) hits
system.cpu7.icache.demand_hits::total         1098053                       # number of demand (read+write) hits
system.cpu7.icache.overall_hits::switch_cpus7.inst      1098053                       # number of overall hits
system.cpu7.icache.overall_hits::total        1098053                       # number of overall hits
system.cpu7.icache.ReadReq_misses::switch_cpus7.inst           48                       # number of ReadReq misses
system.cpu7.icache.ReadReq_misses::total           48                       # number of ReadReq misses
system.cpu7.icache.demand_misses::switch_cpus7.inst           48                       # number of demand (read+write) misses
system.cpu7.icache.demand_misses::total            48                       # number of demand (read+write) misses
system.cpu7.icache.overall_misses::switch_cpus7.inst           48                       # number of overall misses
system.cpu7.icache.overall_misses::total           48                       # number of overall misses
system.cpu7.icache.ReadReq_miss_latency::switch_cpus7.inst      9483522                       # number of ReadReq miss cycles
system.cpu7.icache.ReadReq_miss_latency::total      9483522                       # number of ReadReq miss cycles
system.cpu7.icache.demand_miss_latency::switch_cpus7.inst      9483522                       # number of demand (read+write) miss cycles
system.cpu7.icache.demand_miss_latency::total      9483522                       # number of demand (read+write) miss cycles
system.cpu7.icache.overall_miss_latency::switch_cpus7.inst      9483522                       # number of overall miss cycles
system.cpu7.icache.overall_miss_latency::total      9483522                       # number of overall miss cycles
system.cpu7.icache.ReadReq_accesses::switch_cpus7.inst      1098101                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.ReadReq_accesses::total      1098101                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.demand_accesses::switch_cpus7.inst      1098101                       # number of demand (read+write) accesses
system.cpu7.icache.demand_accesses::total      1098101                       # number of demand (read+write) accesses
system.cpu7.icache.overall_accesses::switch_cpus7.inst      1098101                       # number of overall (read+write) accesses
system.cpu7.icache.overall_accesses::total      1098101                       # number of overall (read+write) accesses
system.cpu7.icache.ReadReq_miss_rate::switch_cpus7.inst     0.000044                       # miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_miss_rate::total     0.000044                       # miss rate for ReadReq accesses
system.cpu7.icache.demand_miss_rate::switch_cpus7.inst     0.000044                       # miss rate for demand accesses
system.cpu7.icache.demand_miss_rate::total     0.000044                       # miss rate for demand accesses
system.cpu7.icache.overall_miss_rate::switch_cpus7.inst     0.000044                       # miss rate for overall accesses
system.cpu7.icache.overall_miss_rate::total     0.000044                       # miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_miss_latency::switch_cpus7.inst 197573.375000                       # average ReadReq miss latency
system.cpu7.icache.ReadReq_avg_miss_latency::total 197573.375000                       # average ReadReq miss latency
system.cpu7.icache.demand_avg_miss_latency::switch_cpus7.inst 197573.375000                       # average overall miss latency
system.cpu7.icache.demand_avg_miss_latency::total 197573.375000                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::switch_cpus7.inst 197573.375000                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::total 197573.375000                       # average overall miss latency
system.cpu7.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.icache.fast_writes                      0                       # number of fast writes performed
system.cpu7.icache.cache_copies                     0                       # number of cache copies performed
system.cpu7.icache.ReadReq_mshr_hits::switch_cpus7.inst            9                       # number of ReadReq MSHR hits
system.cpu7.icache.ReadReq_mshr_hits::total            9                       # number of ReadReq MSHR hits
system.cpu7.icache.demand_mshr_hits::switch_cpus7.inst            9                       # number of demand (read+write) MSHR hits
system.cpu7.icache.demand_mshr_hits::total            9                       # number of demand (read+write) MSHR hits
system.cpu7.icache.overall_mshr_hits::switch_cpus7.inst            9                       # number of overall MSHR hits
system.cpu7.icache.overall_mshr_hits::total            9                       # number of overall MSHR hits
system.cpu7.icache.ReadReq_mshr_misses::switch_cpus7.inst           39                       # number of ReadReq MSHR misses
system.cpu7.icache.ReadReq_mshr_misses::total           39                       # number of ReadReq MSHR misses
system.cpu7.icache.demand_mshr_misses::switch_cpus7.inst           39                       # number of demand (read+write) MSHR misses
system.cpu7.icache.demand_mshr_misses::total           39                       # number of demand (read+write) MSHR misses
system.cpu7.icache.overall_mshr_misses::switch_cpus7.inst           39                       # number of overall MSHR misses
system.cpu7.icache.overall_mshr_misses::total           39                       # number of overall MSHR misses
system.cpu7.icache.ReadReq_mshr_miss_latency::switch_cpus7.inst      8051596                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_latency::total      8051596                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::switch_cpus7.inst      8051596                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::total      8051596                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::switch_cpus7.inst      8051596                       # number of overall MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::total      8051596                       # number of overall MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_rate::switch_cpus7.inst     0.000036                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_mshr_miss_rate::total     0.000036                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.demand_mshr_miss_rate::switch_cpus7.inst     0.000036                       # mshr miss rate for demand accesses
system.cpu7.icache.demand_mshr_miss_rate::total     0.000036                       # mshr miss rate for demand accesses
system.cpu7.icache.overall_mshr_miss_rate::switch_cpus7.inst     0.000036                       # mshr miss rate for overall accesses
system.cpu7.icache.overall_mshr_miss_rate::total     0.000036                       # mshr miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::switch_cpus7.inst 206451.179487                       # average ReadReq mshr miss latency
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::total 206451.179487                       # average ReadReq mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::switch_cpus7.inst 206451.179487                       # average overall mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::total 206451.179487                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::switch_cpus7.inst 206451.179487                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::total 206451.179487                       # average overall mshr miss latency
system.cpu7.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dcache.replacements                  3749                       # number of replacements
system.cpu7.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu7.dcache.total_refs               148001216                       # Total number of references to valid blocks.
system.cpu7.dcache.sampled_refs                  4005                       # Sample count of references to valid blocks.
system.cpu7.dcache.avg_refs              36954.111361                       # Average number of references to valid blocks.
system.cpu7.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu7.dcache.occ_blocks::switch_cpus7.data   222.446255                       # Average occupied blocks per requestor
system.cpu7.dcache.occ_blocks::cpu7.data    33.553745                       # Average occupied blocks per requestor
system.cpu7.dcache.occ_percent::switch_cpus7.data     0.868931                       # Average percentage of cache occupancy
system.cpu7.dcache.occ_percent::cpu7.data     0.131069                       # Average percentage of cache occupancy
system.cpu7.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu7.dcache.ReadReq_hits::switch_cpus7.data       753626                       # number of ReadReq hits
system.cpu7.dcache.ReadReq_hits::total         753626                       # number of ReadReq hits
system.cpu7.dcache.WriteReq_hits::switch_cpus7.data       633162                       # number of WriteReq hits
system.cpu7.dcache.WriteReq_hits::total        633162                       # number of WriteReq hits
system.cpu7.dcache.LoadLockedReq_hits::switch_cpus7.data         1588                       # number of LoadLockedReq hits
system.cpu7.dcache.LoadLockedReq_hits::total         1588                       # number of LoadLockedReq hits
system.cpu7.dcache.StoreCondReq_hits::switch_cpus7.data         1523                       # number of StoreCondReq hits
system.cpu7.dcache.StoreCondReq_hits::total         1523                       # number of StoreCondReq hits
system.cpu7.dcache.demand_hits::switch_cpus7.data      1386788                       # number of demand (read+write) hits
system.cpu7.dcache.demand_hits::total         1386788                       # number of demand (read+write) hits
system.cpu7.dcache.overall_hits::switch_cpus7.data      1386788                       # number of overall hits
system.cpu7.dcache.overall_hits::total        1386788                       # number of overall hits
system.cpu7.dcache.ReadReq_misses::switch_cpus7.data        11861                       # number of ReadReq misses
system.cpu7.dcache.ReadReq_misses::total        11861                       # number of ReadReq misses
system.cpu7.dcache.WriteReq_misses::switch_cpus7.data           84                       # number of WriteReq misses
system.cpu7.dcache.WriteReq_misses::total           84                       # number of WriteReq misses
system.cpu7.dcache.demand_misses::switch_cpus7.data        11945                       # number of demand (read+write) misses
system.cpu7.dcache.demand_misses::total         11945                       # number of demand (read+write) misses
system.cpu7.dcache.overall_misses::switch_cpus7.data        11945                       # number of overall misses
system.cpu7.dcache.overall_misses::total        11945                       # number of overall misses
system.cpu7.dcache.ReadReq_miss_latency::switch_cpus7.data   1298082171                       # number of ReadReq miss cycles
system.cpu7.dcache.ReadReq_miss_latency::total   1298082171                       # number of ReadReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::switch_cpus7.data      7046361                       # number of WriteReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::total      7046361                       # number of WriteReq miss cycles
system.cpu7.dcache.demand_miss_latency::switch_cpus7.data   1305128532                       # number of demand (read+write) miss cycles
system.cpu7.dcache.demand_miss_latency::total   1305128532                       # number of demand (read+write) miss cycles
system.cpu7.dcache.overall_miss_latency::switch_cpus7.data   1305128532                       # number of overall miss cycles
system.cpu7.dcache.overall_miss_latency::total   1305128532                       # number of overall miss cycles
system.cpu7.dcache.ReadReq_accesses::switch_cpus7.data       765487                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.ReadReq_accesses::total       765487                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::switch_cpus7.data       633246                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::total       633246                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::switch_cpus7.data         1588                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::total         1588                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::switch_cpus7.data         1523                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::total         1523                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.demand_accesses::switch_cpus7.data      1398733                       # number of demand (read+write) accesses
system.cpu7.dcache.demand_accesses::total      1398733                       # number of demand (read+write) accesses
system.cpu7.dcache.overall_accesses::switch_cpus7.data      1398733                       # number of overall (read+write) accesses
system.cpu7.dcache.overall_accesses::total      1398733                       # number of overall (read+write) accesses
system.cpu7.dcache.ReadReq_miss_rate::switch_cpus7.data     0.015495                       # miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_miss_rate::total     0.015495                       # miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_miss_rate::switch_cpus7.data     0.000133                       # miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_miss_rate::total     0.000133                       # miss rate for WriteReq accesses
system.cpu7.dcache.demand_miss_rate::switch_cpus7.data     0.008540                       # miss rate for demand accesses
system.cpu7.dcache.demand_miss_rate::total     0.008540                       # miss rate for demand accesses
system.cpu7.dcache.overall_miss_rate::switch_cpus7.data     0.008540                       # miss rate for overall accesses
system.cpu7.dcache.overall_miss_rate::total     0.008540                       # miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_miss_latency::switch_cpus7.data 109441.208246                       # average ReadReq miss latency
system.cpu7.dcache.ReadReq_avg_miss_latency::total 109441.208246                       # average ReadReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::switch_cpus7.data 83885.250000                       # average WriteReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::total 83885.250000                       # average WriteReq miss latency
system.cpu7.dcache.demand_avg_miss_latency::switch_cpus7.data 109261.492842                       # average overall miss latency
system.cpu7.dcache.demand_avg_miss_latency::total 109261.492842                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::switch_cpus7.data 109261.492842                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::total 109261.492842                       # average overall miss latency
system.cpu7.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu7.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu7.dcache.writebacks::writebacks          843                       # number of writebacks
system.cpu7.dcache.writebacks::total              843                       # number of writebacks
system.cpu7.dcache.ReadReq_mshr_hits::switch_cpus7.data         8127                       # number of ReadReq MSHR hits
system.cpu7.dcache.ReadReq_mshr_hits::total         8127                       # number of ReadReq MSHR hits
system.cpu7.dcache.WriteReq_mshr_hits::switch_cpus7.data           69                       # number of WriteReq MSHR hits
system.cpu7.dcache.WriteReq_mshr_hits::total           69                       # number of WriteReq MSHR hits
system.cpu7.dcache.demand_mshr_hits::switch_cpus7.data         8196                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.demand_mshr_hits::total         8196                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.overall_mshr_hits::switch_cpus7.data         8196                       # number of overall MSHR hits
system.cpu7.dcache.overall_mshr_hits::total         8196                       # number of overall MSHR hits
system.cpu7.dcache.ReadReq_mshr_misses::switch_cpus7.data         3734                       # number of ReadReq MSHR misses
system.cpu7.dcache.ReadReq_mshr_misses::total         3734                       # number of ReadReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::switch_cpus7.data           15                       # number of WriteReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::total           15                       # number of WriteReq MSHR misses
system.cpu7.dcache.demand_mshr_misses::switch_cpus7.data         3749                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.demand_mshr_misses::total         3749                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.overall_mshr_misses::switch_cpus7.data         3749                       # number of overall MSHR misses
system.cpu7.dcache.overall_mshr_misses::total         3749                       # number of overall MSHR misses
system.cpu7.dcache.ReadReq_mshr_miss_latency::switch_cpus7.data    328423317                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_latency::total    328423317                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::switch_cpus7.data      1001201                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::total      1001201                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::switch_cpus7.data    329424518                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::total    329424518                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::switch_cpus7.data    329424518                       # number of overall MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::total    329424518                       # number of overall MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_rate::switch_cpus7.data     0.004878                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_mshr_miss_rate::total     0.004878                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::switch_cpus7.data     0.000024                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::total     0.000024                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.demand_mshr_miss_rate::switch_cpus7.data     0.002680                       # mshr miss rate for demand accesses
system.cpu7.dcache.demand_mshr_miss_rate::total     0.002680                       # mshr miss rate for demand accesses
system.cpu7.dcache.overall_mshr_miss_rate::switch_cpus7.data     0.002680                       # mshr miss rate for overall accesses
system.cpu7.dcache.overall_mshr_miss_rate::total     0.002680                       # mshr miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus7.data 87954.825121                       # average ReadReq mshr miss latency
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::total 87954.825121                       # average ReadReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus7.data 66746.733333                       # average WriteReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::total 66746.733333                       # average WriteReq mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::switch_cpus7.data 87869.970125                       # average overall mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::total 87869.970125                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::switch_cpus7.data 87869.970125                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::total 87869.970125                       # average overall mshr miss latency
system.cpu7.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
