{"vcs1":{"timestamp_begin":1747293917.400996370, "rt":9.63, "ut":9.68, "st":0.68}}
{"vcselab":{"timestamp_begin":1747293927.107634762, "rt":0.38, "ut":0.25, "st":0.12}}
{"link":{"timestamp_begin":1747293927.540841936, "rt":0.42, "ut":0.18, "st":0.23}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1747293916.734103238}
{"VCS_COMP_START_TIME": 1747293916.734103238}
{"VCS_COMP_END_TIME": 1747293928.108641638}
{"VCS_USER_OPTIONS": "-full64 -ntb_opts uvm -sverilog -debug_all -kdb -timescale=1ns/1ns -f filelist.f -f rtl_filelist.f -o simv"}
{"vcs1": {"peak_mem": 487212}}
{"vcselab": {"peak_mem": 183884}}
