{
    "design__instance__count": 1056,
    "design__instance__area": 9411.53,
    "design__instance_unmapped__count": 0,
    "synthesis__check_error__count": 0,
    "design__max_slew_violation__count__corner:nom_tt_025C_1v80": 0,
    "design__max_fanout_violation__count__corner:nom_tt_025C_1v80": 6,
    "design__max_cap_violation__count__corner:nom_tt_025C_1v80": 0,
    "power__internal__total": 0.0003493551048450172,
    "power__switching__total": 0.00013011044939048588,
    "power__leakage__total": 1.0937192485016567e-08,
    "power__total": 0.0004794764972757548,
    "clock__skew__worst_hold__corner:nom_tt_025C_1v80": 0.058745,
    "clock__skew__worst_setup__corner:nom_tt_025C_1v80": 0.058745,
    "timing__hold__ws__corner:nom_tt_025C_1v80": 0.344679,
    "timing__setup__ws__corner:nom_tt_025C_1v80": 2.135343,
    "timing__hold__tns__corner:nom_tt_025C_1v80": 0.0,
    "timing__setup__tns__corner:nom_tt_025C_1v80": 0.0,
    "timing__hold__wns__corner:nom_tt_025C_1v80": 0.0,
    "timing__setup__wns__corner:nom_tt_025C_1v80": 0.0,
    "timing__hold_vio__count__corner:nom_tt_025C_1v80": 0,
    "timing__hold_r2r__ws__corner:nom_tt_025C_1v80": 0.344679,
    "timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80": 0,
    "timing__setup_vio__count__corner:nom_tt_025C_1v80": 0,
    "timing__setup_r2r__ws__corner:nom_tt_025C_1v80": 3.727315,
    "timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80": 0,
    "design__max_slew_violation__count": 7,
    "design__max_fanout_violation__count": 6,
    "design__max_cap_violation__count": 0,
    "clock__skew__worst_hold": 0.072364,
    "clock__skew__worst_setup": 0.041149,
    "timing__hold__ws": 0.12707,
    "timing__setup__ws": -1.906743,
    "timing__hold__tns": 0.0,
    "timing__setup__tns": -81.551704,
    "timing__hold__wns": 0.0,
    "timing__setup__wns": -1.906743,
    "timing__hold_vio__count": 0,
    "timing__hold_r2r__ws": 0.12707,
    "timing__hold_r2r_vio__count": 0,
    "timing__setup_vio__count": 193,
    "timing__setup_r2r__ws": -1.906743,
    "timing__setup_r2r_vio__count": 174,
    "design__die__bbox": "0.0 0.0 161.0 111.52",
    "design__core__bbox": "2.76 2.72 158.24 108.8",
    "design__io": 45,
    "design__die__area": 17954.7,
    "design__core__area": 16493.3,
    "design__instance__count__stdcell": 1056,
    "design__instance__area__stdcell": 9411.53,
    "design__instance__count__macros": 0,
    "design__instance__area__macros": 0,
    "design__instance__utilization": 0.570627,
    "design__instance__utilization__stdcell": 0.570627,
    "design__power_grid_violation__count__net:VPWR": 0,
    "design__power_grid_violation__count__net:VGND": 0,
    "design__power_grid_violation__count": 0,
    "timing__drv__floating__nets": 0,
    "timing__drv__floating__pins": 0,
    "design__instance__displacement__total": 0,
    "design__instance__displacement__mean": 0,
    "design__instance__displacement__max": 0,
    "route__wirelength__estimated": 19805.7,
    "design__violations": 0,
    "design__instance__count__setup_buffer": 0,
    "design__instance__count__hold_buffer": 70,
    "antenna__violating__nets": 0,
    "antenna__violating__pins": 0,
    "route__antenna_violation__count": 0,
    "route__net": 850,
    "route__net__special": 2,
    "route__drc_errors__iter:1": 630,
    "route__wirelength__iter:1": 23369,
    "route__drc_errors__iter:2": 292,
    "route__wirelength__iter:2": 23032,
    "route__drc_errors__iter:3": 284,
    "route__wirelength__iter:3": 22927,
    "route__drc_errors__iter:4": 46,
    "route__wirelength__iter:4": 22938,
    "route__drc_errors__iter:5": 0,
    "route__wirelength__iter:5": 22933,
    "route__drc_errors": 0,
    "route__wirelength": 22933,
    "route__vias": 6114,
    "route__vias__singlecut": 6114,
    "route__vias__multicut": 0,
    "design__disconnected_pin__count": 9,
    "design__critical_disconnected_pin__count": 0,
    "route__wirelength__max": 265.1,
    "timing__unannotated_net__count__corner:nom_tt_025C_1v80": 17,
    "timing__unannotated_net_filtered__count__corner:nom_tt_025C_1v80": 0,
    "design__max_slew_violation__count__corner:nom_ss_100C_1v60": 7,
    "design__max_fanout_violation__count__corner:nom_ss_100C_1v60": 6,
    "design__max_cap_violation__count__corner:nom_ss_100C_1v60": 0,
    "clock__skew__worst_hold__corner:nom_ss_100C_1v60": 0.06582,
    "clock__skew__worst_setup__corner:nom_ss_100C_1v60": 0.06582,
    "timing__hold__ws__corner:nom_ss_100C_1v60": 0.917761,
    "timing__setup__ws__corner:nom_ss_100C_1v60": -1.795012,
    "timing__hold__tns__corner:nom_ss_100C_1v60": 0.0,
    "timing__setup__tns__corner:nom_ss_100C_1v60": -74.570328,
    "timing__hold__wns__corner:nom_ss_100C_1v60": 0.0,
    "timing__setup__wns__corner:nom_ss_100C_1v60": -1.795012,
    "timing__hold_vio__count__corner:nom_ss_100C_1v60": 0,
    "timing__hold_r2r__ws__corner:nom_ss_100C_1v60": 0.917761,
    "timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60": 0,
    "timing__setup_vio__count__corner:nom_ss_100C_1v60": 64,
    "timing__setup_r2r__ws__corner:nom_ss_100C_1v60": -1.795012,
    "timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60": 58,
    "timing__unannotated_net__count__corner:nom_ss_100C_1v60": 17,
    "timing__unannotated_net_filtered__count__corner:nom_ss_100C_1v60": 0,
    "design__max_slew_violation__count__corner:nom_ff_n40C_1v95": 0,
    "design__max_fanout_violation__count__corner:nom_ff_n40C_1v95": 6,
    "design__max_cap_violation__count__corner:nom_ff_n40C_1v95": 0,
    "clock__skew__worst_hold__corner:nom_ff_n40C_1v95": 0.045642,
    "clock__skew__worst_setup__corner:nom_ff_n40C_1v95": 0.045642,
    "timing__hold__ws__corner:nom_ff_n40C_1v95": 0.132927,
    "timing__setup__ws__corner:nom_ff_n40C_1v95": 3.525773,
    "timing__hold__tns__corner:nom_ff_n40C_1v95": 0.0,
    "timing__setup__tns__corner:nom_ff_n40C_1v95": 0.0,
    "timing__hold__wns__corner:nom_ff_n40C_1v95": 0.0,
    "timing__setup__wns__corner:nom_ff_n40C_1v95": 0.0,
    "timing__hold_vio__count__corner:nom_ff_n40C_1v95": 0,
    "timing__hold_r2r__ws__corner:nom_ff_n40C_1v95": 0.132927,
    "timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95": 0,
    "timing__setup_vio__count__corner:nom_ff_n40C_1v95": 0,
    "timing__setup_r2r__ws__corner:nom_ff_n40C_1v95": 6.040516,
    "timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95": 0,
    "timing__unannotated_net__count__corner:nom_ff_n40C_1v95": 17,
    "timing__unannotated_net_filtered__count__corner:nom_ff_n40C_1v95": 0,
    "design__max_slew_violation__count__corner:min_tt_025C_1v80": 0,
    "design__max_fanout_violation__count__corner:min_tt_025C_1v80": 6,
    "design__max_cap_violation__count__corner:min_tt_025C_1v80": 0,
    "clock__skew__worst_hold__corner:min_tt_025C_1v80": 0.052884,
    "clock__skew__worst_setup__corner:min_tt_025C_1v80": 0.052884,
    "timing__hold__ws__corner:min_tt_025C_1v80": 0.336599,
    "timing__setup__ws__corner:min_tt_025C_1v80": 2.173734,
    "timing__hold__tns__corner:min_tt_025C_1v80": 0.0,
    "timing__setup__tns__corner:min_tt_025C_1v80": 0.0,
    "timing__hold__wns__corner:min_tt_025C_1v80": 0.0,
    "timing__setup__wns__corner:min_tt_025C_1v80": 0.0,
    "timing__hold_vio__count__corner:min_tt_025C_1v80": 0,
    "timing__hold_r2r__ws__corner:min_tt_025C_1v80": 0.336599,
    "timing__hold_r2r_vio__count__corner:min_tt_025C_1v80": 0,
    "timing__setup_vio__count__corner:min_tt_025C_1v80": 0,
    "timing__setup_r2r__ws__corner:min_tt_025C_1v80": 3.777469,
    "timing__setup_r2r_vio__count__corner:min_tt_025C_1v80": 0,
    "timing__unannotated_net__count__corner:min_tt_025C_1v80": 17,
    "timing__unannotated_net_filtered__count__corner:min_tt_025C_1v80": 0,
    "design__max_slew_violation__count__corner:min_ss_100C_1v60": 7,
    "design__max_fanout_violation__count__corner:min_ss_100C_1v60": 6,
    "design__max_cap_violation__count__corner:min_ss_100C_1v60": 0,
    "clock__skew__worst_hold__corner:min_ss_100C_1v60": 0.064904,
    "clock__skew__worst_setup__corner:min_ss_100C_1v60": 0.064904,
    "timing__hold__ws__corner:min_ss_100C_1v60": 0.903821,
    "timing__setup__ws__corner:min_ss_100C_1v60": -1.698149,
    "timing__hold__tns__corner:min_ss_100C_1v60": 0.0,
    "timing__setup__tns__corner:min_ss_100C_1v60": -68.480232,
    "timing__hold__wns__corner:min_ss_100C_1v60": 0.0,
    "timing__setup__wns__corner:min_ss_100C_1v60": -1.698149,
    "timing__hold_vio__count__corner:min_ss_100C_1v60": 0,
    "timing__hold_r2r__ws__corner:min_ss_100C_1v60": 0.903821,
    "timing__hold_r2r_vio__count__corner:min_ss_100C_1v60": 0,
    "timing__setup_vio__count__corner:min_ss_100C_1v60": 64,
    "timing__setup_r2r__ws__corner:min_ss_100C_1v60": -1.698149,
    "timing__setup_r2r_vio__count__corner:min_ss_100C_1v60": 58,
    "timing__unannotated_net__count__corner:min_ss_100C_1v60": 17,
    "timing__unannotated_net_filtered__count__corner:min_ss_100C_1v60": 0,
    "design__max_slew_violation__count__corner:min_ff_n40C_1v95": 0,
    "design__max_fanout_violation__count__corner:min_ff_n40C_1v95": 6,
    "design__max_cap_violation__count__corner:min_ff_n40C_1v95": 0,
    "clock__skew__worst_hold__corner:min_ff_n40C_1v95": 0.041149,
    "clock__skew__worst_setup__corner:min_ff_n40C_1v95": 0.041149,
    "timing__hold__ws__corner:min_ff_n40C_1v95": 0.12707,
    "timing__setup__ws__corner:min_ff_n40C_1v95": 3.553787,
    "timing__hold__tns__corner:min_ff_n40C_1v95": 0.0,
    "timing__setup__tns__corner:min_ff_n40C_1v95": 0.0,
    "timing__hold__wns__corner:min_ff_n40C_1v95": 0.0,
    "timing__setup__wns__corner:min_ff_n40C_1v95": 0.0,
    "timing__hold_vio__count__corner:min_ff_n40C_1v95": 0,
    "timing__hold_r2r__ws__corner:min_ff_n40C_1v95": 0.12707,
    "timing__hold_r2r_vio__count__corner:min_ff_n40C_1v95": 0,
    "timing__setup_vio__count__corner:min_ff_n40C_1v95": 0,
    "timing__setup_r2r__ws__corner:min_ff_n40C_1v95": 6.081683,
    "timing__setup_r2r_vio__count__corner:min_ff_n40C_1v95": 0,
    "timing__unannotated_net__count__corner:min_ff_n40C_1v95": 17,
    "timing__unannotated_net_filtered__count__corner:min_ff_n40C_1v95": 0,
    "design__max_slew_violation__count__corner:max_tt_025C_1v80": 0,
    "design__max_fanout_violation__count__corner:max_tt_025C_1v80": 6,
    "design__max_cap_violation__count__corner:max_tt_025C_1v80": 0,
    "clock__skew__worst_hold__corner:max_tt_025C_1v80": 0.063086,
    "clock__skew__worst_setup__corner:max_tt_025C_1v80": 0.063086,
    "timing__hold__ws__corner:max_tt_025C_1v80": 0.354728,
    "timing__setup__ws__corner:max_tt_025C_1v80": 2.093336,
    "timing__hold__tns__corner:max_tt_025C_1v80": 0.0,
    "timing__setup__tns__corner:max_tt_025C_1v80": 0.0,
    "timing__hold__wns__corner:max_tt_025C_1v80": 0.0,
    "timing__setup__wns__corner:max_tt_025C_1v80": 0.0,
    "timing__hold_vio__count__corner:max_tt_025C_1v80": 0,
    "timing__hold_r2r__ws__corner:max_tt_025C_1v80": 0.354728,
    "timing__hold_r2r_vio__count__corner:max_tt_025C_1v80": 0,
    "timing__setup_vio__count__corner:max_tt_025C_1v80": 0,
    "timing__setup_r2r__ws__corner:max_tt_025C_1v80": 3.668809,
    "timing__setup_r2r_vio__count__corner:max_tt_025C_1v80": 0,
    "timing__unannotated_net__count__corner:max_tt_025C_1v80": 17,
    "timing__unannotated_net_filtered__count__corner:max_tt_025C_1v80": 0,
    "design__max_slew_violation__count__corner:max_ss_100C_1v60": 7,
    "design__max_fanout_violation__count__corner:max_ss_100C_1v60": 6,
    "design__max_cap_violation__count__corner:max_ss_100C_1v60": 0,
    "clock__skew__worst_hold__corner:max_ss_100C_1v60": 0.072364,
    "clock__skew__worst_setup__corner:max_ss_100C_1v60": 0.072364,
    "timing__hold__ws__corner:max_ss_100C_1v60": 0.934447,
    "timing__setup__ws__corner:max_ss_100C_1v60": -1.906743,
    "timing__hold__tns__corner:max_ss_100C_1v60": 0.0,
    "timing__setup__tns__corner:max_ss_100C_1v60": -81.551704,
    "timing__hold__wns__corner:max_ss_100C_1v60": 0.0,
    "timing__setup__wns__corner:max_ss_100C_1v60": -1.906743,
    "timing__hold_vio__count__corner:max_ss_100C_1v60": 0,
    "timing__hold_r2r__ws__corner:max_ss_100C_1v60": 0.934447,
    "timing__hold_r2r_vio__count__corner:max_ss_100C_1v60": 0,
    "timing__setup_vio__count__corner:max_ss_100C_1v60": 65,
    "timing__setup_r2r__ws__corner:max_ss_100C_1v60": -1.906743,
    "timing__setup_r2r_vio__count__corner:max_ss_100C_1v60": 58,
    "timing__unannotated_net__count__corner:max_ss_100C_1v60": 17,
    "timing__unannotated_net_filtered__count__corner:max_ss_100C_1v60": 0,
    "design__max_slew_violation__count__corner:max_ff_n40C_1v95": 0,
    "design__max_fanout_violation__count__corner:max_ff_n40C_1v95": 6,
    "design__max_cap_violation__count__corner:max_ff_n40C_1v95": 0,
    "clock__skew__worst_hold__corner:max_ff_n40C_1v95": 0.048604,
    "clock__skew__worst_setup__corner:max_ff_n40C_1v95": 0.048604,
    "timing__hold__ws__corner:max_ff_n40C_1v95": 0.135317,
    "timing__setup__ws__corner:max_ff_n40C_1v95": 3.493176,
    "timing__hold__tns__corner:max_ff_n40C_1v95": 0.0,
    "timing__setup__tns__corner:max_ff_n40C_1v95": 0.0,
    "timing__hold__wns__corner:max_ff_n40C_1v95": 0.0,
    "timing__setup__wns__corner:max_ff_n40C_1v95": 0.0,
    "timing__hold_vio__count__corner:max_ff_n40C_1v95": 0,
    "timing__hold_r2r__ws__corner:max_ff_n40C_1v95": 0.135317,
    "timing__hold_r2r_vio__count__corner:max_ff_n40C_1v95": 0,
    "timing__setup_vio__count__corner:max_ff_n40C_1v95": 0,
    "timing__setup_r2r__ws__corner:max_ff_n40C_1v95": 5.987887,
    "timing__setup_r2r_vio__count__corner:max_ff_n40C_1v95": 0,
    "timing__unannotated_net__count__corner:max_ff_n40C_1v95": 17,
    "timing__unannotated_net_filtered__count__corner:max_ff_n40C_1v95": 0,
    "timing__unannotated_net__count": 17,
    "timing__unannotated_net_filtered__count": 0,
    "design_powergrid__voltage__worst__net:VPWR__corner:nom_tt_025C_1v80": 1.79985,
    "design_powergrid__drop__average__net:VPWR__corner:nom_tt_025C_1v80": 1.23769e-05,
    "design_powergrid__drop__worst__net:VPWR__corner:nom_tt_025C_1v80": 0.000147818,
    "design_powergrid__voltage__worst__net:VGND__corner:nom_tt_025C_1v80": 0.0001407,
    "design_powergrid__drop__average__net:VGND__corner:nom_tt_025C_1v80": 1.27268e-05,
    "design_powergrid__drop__worst__net:VGND__corner:nom_tt_025C_1v80": 0.0001407,
    "ir__voltage__worst": 1.8,
    "ir__drop__avg": 1.24e-05,
    "ir__drop__worst": 0.000148,
    "magic__drc_error__count": 0,
    "klayout__drc_error__count": 0,
    "magic__illegal_overlap__count": 0,
    "design__lvs_device_difference__count": 0,
    "design__lvs_net_difference__count": 0,
    "design__lvs_property_fail__count": 0,
    "design__lvs_error__count": 0,
    "design__lvs_unmatched_device__count": 0,
    "design__lvs_unmatched_net__count": 0,
    "design__lvs_unmatched_pin__count": 0
}