Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.4 (win64) Build 1412921 Wed Nov 18 09:43:45 MST 2015
| Date         : Thu Apr 06 20:10:42 2017
| Host         : Jeremiah-PC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file Lab5_Snake_timing_summary_routed.rpt -rpx Lab5_Snake_timing_summary_routed.rpx
| Design       : Lab5_Snake
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.14 2014-09-11
-------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 28 register/latch pins with no clock driven by root clock pin: PS2Clk (HIGH)

 There are 44 register/latch pins with no clock driven by root clock pin: c62hz/slowCLK_reg/C (HIGH)

 There are 72 register/latch pins with no clock driven by root clock pin: clk25Mhz/slowCLK_reg/C (HIGH)

 There are 73 register/latch pins with no clock driven by root clock pin: gc/gameClock/slowCLK_reg/C (HIGH)

 There are 73 register/latch pins with no clock driven by root clock pin: gc/gameClockf/slowCLK_reg/C (HIGH)

 There are 73 register/latch pins with no clock driven by root clock pin: gc/speed_reg/C (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 486 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 27 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.625        0.000                      0                  267        0.261        0.000                      0                  267        4.500        0.000                       0                   140  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.625        0.000                      0                  267        0.261        0.000                      0                  267        4.500        0.000                       0                   140  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.625ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.261ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.625ns  (required time - arrival time)
  Source:                 gc/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gc/prevState_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.344ns  (logic 1.056ns (19.762%)  route 4.288ns (80.238%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.080ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100Mhz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100Mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100Mhz_IBUF_BUFG_inst/O
                         net (fo=139, routed)         1.559     5.080    gc/clk_100Mhz_IBUF_BUFG
    SLICE_X41Y15         FDRE                                         r  gc/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y15         FDRE (Prop_fdre_C_Q)         0.456     5.536 f  gc/state_reg[2]/Q
                         net (fo=58, routed)          2.066     7.602    gc/state_reg_n_0_[2]
    SLICE_X45Y21         LUT3 (Prop_lut3_I0_O)        0.150     7.752 r  gc/prevState[2]_i_6/O
                         net (fo=2, routed)           0.993     8.746    gc/prevState[2]_i_6_n_0
    SLICE_X44Y16         LUT5 (Prop_lut5_I0_O)        0.326     9.072 r  gc/prevState[2]_i_3/O
                         net (fo=7, routed)           1.228    10.300    gc/speed1
    SLICE_X43Y16         LUT6 (Prop_lut6_I3_O)        0.124    10.424 r  gc/prevState[0]_i_1/O
                         net (fo=1, routed)           0.000    10.424    gc/prevState[0]_i_1_n_0
    SLICE_X43Y16         FDRE                                         r  gc/prevState_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100Mhz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_100Mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_100Mhz_IBUF_BUFG_inst/O
                         net (fo=139, routed)         1.440    14.781    gc/clk_100Mhz_IBUF_BUFG
    SLICE_X43Y16         FDRE                                         r  gc/prevState_reg[0]/C
                         clock pessimism              0.274    15.055    
                         clock uncertainty           -0.035    15.020    
    SLICE_X43Y16         FDRE (Setup_fdre_C_D)        0.029    15.049    gc/prevState_reg[0]
  -------------------------------------------------------------------
                         required time                         15.049    
                         arrival time                         -10.424    
  -------------------------------------------------------------------
                         slack                                  4.625    

Slack (MET) :             5.082ns  (required time - arrival time)
  Source:                 gc/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gc/speed_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.886ns  (logic 1.056ns (21.613%)  route 3.830ns (78.387%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    5.080ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100Mhz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100Mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100Mhz_IBUF_BUFG_inst/O
                         net (fo=139, routed)         1.559     5.080    gc/clk_100Mhz_IBUF_BUFG
    SLICE_X41Y15         FDRE                                         r  gc/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y15         FDRE (Prop_fdre_C_Q)         0.456     5.536 f  gc/state_reg[2]/Q
                         net (fo=58, routed)          2.066     7.602    gc/state_reg_n_0_[2]
    SLICE_X45Y21         LUT3 (Prop_lut3_I0_O)        0.150     7.752 r  gc/prevState[2]_i_6/O
                         net (fo=2, routed)           0.993     8.746    gc/prevState[2]_i_6_n_0
    SLICE_X44Y16         LUT5 (Prop_lut5_I0_O)        0.326     9.072 r  gc/prevState[2]_i_3/O
                         net (fo=7, routed)           0.771     9.842    gc/speed1
    SLICE_X41Y17         LUT4 (Prop_lut4_I1_O)        0.124     9.966 r  gc/speed_i_1/O
                         net (fo=1, routed)           0.000     9.966    gc/speed_i_1_n_0
    SLICE_X41Y17         FDRE                                         r  gc/speed_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100Mhz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_100Mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_100Mhz_IBUF_BUFG_inst/O
                         net (fo=139, routed)         1.439    14.780    gc/clk_100Mhz_IBUF_BUFG
    SLICE_X41Y17         FDRE                                         r  gc/speed_reg/C
                         clock pessimism              0.274    15.054    
                         clock uncertainty           -0.035    15.019    
    SLICE_X41Y17         FDRE (Setup_fdre_C_D)        0.029    15.048    gc/speed_reg
  -------------------------------------------------------------------
                         required time                         15.048    
                         arrival time                          -9.966    
  -------------------------------------------------------------------
                         slack                                  5.082    

Slack (MET) :             5.099ns  (required time - arrival time)
  Source:                 gc/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gc/state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.895ns  (logic 1.056ns (21.572%)  route 3.839ns (78.428%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.080ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100Mhz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100Mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100Mhz_IBUF_BUFG_inst/O
                         net (fo=139, routed)         1.559     5.080    gc/clk_100Mhz_IBUF_BUFG
    SLICE_X41Y15         FDRE                                         r  gc/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y15         FDRE (Prop_fdre_C_Q)         0.456     5.536 r  gc/state_reg[2]/Q
                         net (fo=58, routed)          2.066     7.602    gc/state_reg_n_0_[2]
    SLICE_X45Y21         LUT3 (Prop_lut3_I0_O)        0.150     7.752 f  gc/prevState[2]_i_6/O
                         net (fo=2, routed)           0.993     8.746    gc/prevState[2]_i_6_n_0
    SLICE_X44Y16         LUT5 (Prop_lut5_I0_O)        0.326     9.072 f  gc/prevState[2]_i_3/O
                         net (fo=7, routed)           0.780     9.851    gc/speed1
    SLICE_X41Y15         LUT6 (Prop_lut6_I0_O)        0.124     9.975 r  gc/state[1]_i_1/O
                         net (fo=1, routed)           0.000     9.975    gc/state[1]_i_1_n_0
    SLICE_X41Y15         FDRE                                         r  gc/state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100Mhz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_100Mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_100Mhz_IBUF_BUFG_inst/O
                         net (fo=139, routed)         1.441    14.782    gc/clk_100Mhz_IBUF_BUFG
    SLICE_X41Y15         FDRE                                         r  gc/state_reg[1]/C
                         clock pessimism              0.298    15.080    
                         clock uncertainty           -0.035    15.045    
    SLICE_X41Y15         FDRE (Setup_fdre_C_D)        0.029    15.074    gc/state_reg[1]
  -------------------------------------------------------------------
                         required time                         15.074    
                         arrival time                          -9.975    
  -------------------------------------------------------------------
                         slack                                  5.099    

Slack (MET) :             5.134ns  (required time - arrival time)
  Source:                 gc/gameClockf/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gc/gameClockf/slowCLK_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.470ns  (logic 1.618ns (36.194%)  route 2.852ns (63.806%))
  Logic Levels:           6  (CARRY4=4 LUT2=2)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100Mhz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100Mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100Mhz_IBUF_BUFG_inst/O
                         net (fo=139, routed)         1.563     5.084    gc/gameClockf/clk_100Mhz_IBUF_BUFG
    SLICE_X33Y40         FDRE                                         r  gc/gameClockf/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y40         FDRE (Prop_fdre_C_Q)         0.456     5.540 f  gc/gameClockf/counter_reg[2]/Q
                         net (fo=3, routed)           0.963     6.503    gc/gameClockf/counter_reg[2]
    SLICE_X34Y42         LUT2 (Prop_lut2_I0_O)        0.124     6.627 r  gc/gameClockf/counter[0]_i_37__0/O
                         net (fo=1, routed)           0.000     6.627    gc/gameClockf/counter[0]_i_37__0_n_0
    SLICE_X34Y42         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.160 r  gc/gameClockf/counter_reg[0]_i_23/CO[3]
                         net (fo=1, routed)           0.000     7.160    gc/gameClockf/counter_reg[0]_i_23_n_0
    SLICE_X34Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.277 r  gc/gameClockf/counter_reg[0]_i_16__0/CO[3]
                         net (fo=1, routed)           0.000     7.277    gc/gameClockf/counter_reg[0]_i_16__0_n_0
    SLICE_X34Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.394 r  gc/gameClockf/counter_reg[0]_i_3__0/CO[3]
                         net (fo=1, routed)           0.000     7.394    gc/gameClockf/counter_reg[0]_i_3__0_n_0
    SLICE_X34Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.511 r  gc/gameClockf/counter_reg[0]_i_1__0/CO[3]
                         net (fo=33, routed)          1.501     9.012    gc/gameClockf/clear
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.154     9.166 r  gc/gameClockf/slowCLK_i_1__2/O
                         net (fo=1, routed)           0.388     9.555    gc/gameClockf/slowCLK_i_1__2_n_0
    SLICE_X36Y46         FDRE                                         r  gc/gameClockf/slowCLK_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100Mhz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_100Mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_100Mhz_IBUF_BUFG_inst/O
                         net (fo=139, routed)         1.445    14.786    gc/gameClockf/clk_100Mhz_IBUF_BUFG
    SLICE_X36Y46         FDRE                                         r  gc/gameClockf/slowCLK_reg/C
                         clock pessimism              0.188    14.974    
                         clock uncertainty           -0.035    14.939    
    SLICE_X36Y46         FDRE (Setup_fdre_C_D)       -0.250    14.689    gc/gameClockf/slowCLK_reg
  -------------------------------------------------------------------
                         required time                         14.689    
                         arrival time                          -9.555    
  -------------------------------------------------------------------
                         slack                                  5.134    

Slack (MET) :             5.218ns  (required time - arrival time)
  Source:                 gc/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gc/prevState_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.750ns  (logic 1.056ns (22.233%)  route 3.694ns (77.767%))
  Logic Levels:           3  (LUT3=1 LUT5=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    5.080ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100Mhz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100Mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100Mhz_IBUF_BUFG_inst/O
                         net (fo=139, routed)         1.559     5.080    gc/clk_100Mhz_IBUF_BUFG
    SLICE_X41Y15         FDRE                                         r  gc/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y15         FDRE (Prop_fdre_C_Q)         0.456     5.536 f  gc/state_reg[2]/Q
                         net (fo=58, routed)          2.066     7.602    gc/state_reg_n_0_[2]
    SLICE_X45Y21         LUT3 (Prop_lut3_I0_O)        0.150     7.752 r  gc/prevState[2]_i_6/O
                         net (fo=2, routed)           0.993     8.746    gc/prevState[2]_i_6_n_0
    SLICE_X44Y16         LUT5 (Prop_lut5_I0_O)        0.326     9.072 r  gc/prevState[2]_i_3/O
                         net (fo=7, routed)           0.634     9.706    gc/speed1
    SLICE_X43Y17         LUT5 (Prop_lut5_I2_O)        0.124     9.830 r  gc/prevState[2]_i_1/O
                         net (fo=1, routed)           0.000     9.830    gc/prevState[2]_i_1_n_0
    SLICE_X43Y17         FDRE                                         r  gc/prevState_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100Mhz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_100Mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_100Mhz_IBUF_BUFG_inst/O
                         net (fo=139, routed)         1.439    14.780    gc/clk_100Mhz_IBUF_BUFG
    SLICE_X43Y17         FDRE                                         r  gc/prevState_reg[2]/C
                         clock pessimism              0.274    15.054    
                         clock uncertainty           -0.035    15.019    
    SLICE_X43Y17         FDRE (Setup_fdre_C_D)        0.029    15.048    gc/prevState_reg[2]
  -------------------------------------------------------------------
                         required time                         15.048    
                         arrival time                          -9.830    
  -------------------------------------------------------------------
                         slack                                  5.218    

Slack (MET) :             5.233ns  (required time - arrival time)
  Source:                 gc/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gc/state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.738ns  (logic 1.056ns (22.289%)  route 3.682ns (77.711%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.080ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100Mhz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100Mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100Mhz_IBUF_BUFG_inst/O
                         net (fo=139, routed)         1.559     5.080    gc/clk_100Mhz_IBUF_BUFG
    SLICE_X41Y15         FDRE                                         r  gc/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y15         FDRE (Prop_fdre_C_Q)         0.456     5.536 f  gc/state_reg[2]/Q
                         net (fo=58, routed)          2.066     7.602    gc/state_reg_n_0_[2]
    SLICE_X45Y21         LUT3 (Prop_lut3_I0_O)        0.150     7.752 r  gc/prevState[2]_i_6/O
                         net (fo=2, routed)           0.993     8.746    gc/prevState[2]_i_6_n_0
    SLICE_X44Y16         LUT5 (Prop_lut5_I0_O)        0.326     9.072 r  gc/prevState[2]_i_3/O
                         net (fo=7, routed)           0.622     9.694    gc/speed1
    SLICE_X43Y16         LUT4 (Prop_lut4_I0_O)        0.124     9.818 r  gc/state[0]_i_1/O
                         net (fo=1, routed)           0.000     9.818    gc/state[0]_i_1_n_0
    SLICE_X43Y16         FDRE                                         r  gc/state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100Mhz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_100Mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_100Mhz_IBUF_BUFG_inst/O
                         net (fo=139, routed)         1.440    14.781    gc/clk_100Mhz_IBUF_BUFG
    SLICE_X43Y16         FDRE                                         r  gc/state_reg[0]/C
                         clock pessimism              0.274    15.055    
                         clock uncertainty           -0.035    15.020    
    SLICE_X43Y16         FDRE (Setup_fdre_C_D)        0.031    15.051    gc/state_reg[0]
  -------------------------------------------------------------------
                         required time                         15.051    
                         arrival time                          -9.818    
  -------------------------------------------------------------------
                         slack                                  5.233    

Slack (MET) :             5.269ns  (required time - arrival time)
  Source:                 gc/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gc/state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.727ns  (logic 1.056ns (22.339%)  route 3.671ns (77.661%))
  Logic Levels:           3  (LUT3=1 LUT5=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.080ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100Mhz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100Mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100Mhz_IBUF_BUFG_inst/O
                         net (fo=139, routed)         1.559     5.080    gc/clk_100Mhz_IBUF_BUFG
    SLICE_X41Y15         FDRE                                         r  gc/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y15         FDRE (Prop_fdre_C_Q)         0.456     5.536 r  gc/state_reg[2]/Q
                         net (fo=58, routed)          2.066     7.602    gc/state_reg_n_0_[2]
    SLICE_X45Y21         LUT3 (Prop_lut3_I0_O)        0.150     7.752 f  gc/prevState[2]_i_6/O
                         net (fo=2, routed)           0.993     8.746    gc/prevState[2]_i_6_n_0
    SLICE_X44Y16         LUT5 (Prop_lut5_I0_O)        0.326     9.072 f  gc/prevState[2]_i_3/O
                         net (fo=7, routed)           0.612     9.683    gc/speed1
    SLICE_X41Y15         LUT5 (Prop_lut5_I0_O)        0.124     9.807 r  gc/state[2]_i_1/O
                         net (fo=1, routed)           0.000     9.807    gc/state[2]_i_1_n_0
    SLICE_X41Y15         FDRE                                         r  gc/state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100Mhz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_100Mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_100Mhz_IBUF_BUFG_inst/O
                         net (fo=139, routed)         1.441    14.782    gc/clk_100Mhz_IBUF_BUFG
    SLICE_X41Y15         FDRE                                         r  gc/state_reg[2]/C
                         clock pessimism              0.298    15.080    
                         clock uncertainty           -0.035    15.045    
    SLICE_X41Y15         FDRE (Setup_fdre_C_D)        0.031    15.076    gc/state_reg[2]
  -------------------------------------------------------------------
                         required time                         15.076    
                         arrival time                          -9.807    
  -------------------------------------------------------------------
                         slack                                  5.269    

Slack (MET) :             5.285ns  (required time - arrival time)
  Source:                 gc/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gc/prevState_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.731ns  (logic 1.056ns (22.323%)  route 3.675ns (77.677%))
  Logic Levels:           3  (LUT3=1 LUT5=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    5.080ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100Mhz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100Mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100Mhz_IBUF_BUFG_inst/O
                         net (fo=139, routed)         1.559     5.080    gc/clk_100Mhz_IBUF_BUFG
    SLICE_X41Y15         FDRE                                         r  gc/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y15         FDRE (Prop_fdre_C_Q)         0.456     5.536 f  gc/state_reg[2]/Q
                         net (fo=58, routed)          2.066     7.602    gc/state_reg_n_0_[2]
    SLICE_X45Y21         LUT3 (Prop_lut3_I0_O)        0.150     7.752 r  gc/prevState[2]_i_6/O
                         net (fo=2, routed)           0.993     8.746    gc/prevState[2]_i_6_n_0
    SLICE_X44Y16         LUT5 (Prop_lut5_I0_O)        0.326     9.072 r  gc/prevState[2]_i_3/O
                         net (fo=7, routed)           0.615     9.687    gc/speed1
    SLICE_X42Y17         LUT5 (Prop_lut5_I2_O)        0.124     9.811 r  gc/prevState[1]_i_1/O
                         net (fo=1, routed)           0.000     9.811    gc/prevState[1]_i_1_n_0
    SLICE_X42Y17         FDRE                                         r  gc/prevState_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100Mhz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_100Mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_100Mhz_IBUF_BUFG_inst/O
                         net (fo=139, routed)         1.439    14.780    gc/clk_100Mhz_IBUF_BUFG
    SLICE_X42Y17         FDRE                                         r  gc/prevState_reg[1]/C
                         clock pessimism              0.274    15.054    
                         clock uncertainty           -0.035    15.019    
    SLICE_X42Y17         FDRE (Setup_fdre_C_D)        0.077    15.096    gc/prevState_reg[1]
  -------------------------------------------------------------------
                         required time                         15.096    
                         arrival time                          -9.811    
  -------------------------------------------------------------------
                         slack                                  5.285    

Slack (MET) :             5.521ns  (required time - arrival time)
  Source:                 c62hz/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c62hz/counter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.015ns  (logic 0.828ns (20.624%)  route 3.187ns (79.376%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100Mhz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100Mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100Mhz_IBUF_BUFG_inst/O
                         net (fo=139, routed)         1.565     5.086    c62hz/clk_100Mhz_IBUF_BUFG
    SLICE_X32Y43         FDRE                                         r  c62hz/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y43         FDRE (Prop_fdre_C_Q)         0.456     5.542 r  c62hz/counter_reg[7]/Q
                         net (fo=2, routed)           0.814     6.356    c62hz/counter_reg[7]
    SLICE_X31Y43         LUT4 (Prop_lut4_I2_O)        0.124     6.480 r  c62hz/counter[0]_i_11/O
                         net (fo=1, routed)           0.552     7.032    c62hz/counter[0]_i_11_n_0
    SLICE_X35Y45         LUT6 (Prop_lut6_I1_O)        0.124     7.156 r  c62hz/counter[0]_i_5__1/O
                         net (fo=1, routed)           0.798     7.954    c62hz/counter[0]_i_5__1_n_0
    SLICE_X33Y48         LUT6 (Prop_lut6_I4_O)        0.124     8.078 r  c62hz/counter[0]_i_1/O
                         net (fo=33, routed)          1.023     9.101    c62hz/counter[0]_i_1_n_0
    SLICE_X32Y43         FDRE                                         r  c62hz/counter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100Mhz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_100Mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_100Mhz_IBUF_BUFG_inst/O
                         net (fo=139, routed)         1.445    14.786    c62hz/clk_100Mhz_IBUF_BUFG
    SLICE_X32Y43         FDRE                                         r  c62hz/counter_reg[4]/C
                         clock pessimism              0.300    15.086    
                         clock uncertainty           -0.035    15.051    
    SLICE_X32Y43         FDRE (Setup_fdre_C_R)       -0.429    14.622    c62hz/counter_reg[4]
  -------------------------------------------------------------------
                         required time                         14.622    
                         arrival time                          -9.101    
  -------------------------------------------------------------------
                         slack                                  5.521    

Slack (MET) :             5.521ns  (required time - arrival time)
  Source:                 c62hz/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c62hz/counter_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.015ns  (logic 0.828ns (20.624%)  route 3.187ns (79.376%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100Mhz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100Mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100Mhz_IBUF_BUFG_inst/O
                         net (fo=139, routed)         1.565     5.086    c62hz/clk_100Mhz_IBUF_BUFG
    SLICE_X32Y43         FDRE                                         r  c62hz/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y43         FDRE (Prop_fdre_C_Q)         0.456     5.542 r  c62hz/counter_reg[7]/Q
                         net (fo=2, routed)           0.814     6.356    c62hz/counter_reg[7]
    SLICE_X31Y43         LUT4 (Prop_lut4_I2_O)        0.124     6.480 r  c62hz/counter[0]_i_11/O
                         net (fo=1, routed)           0.552     7.032    c62hz/counter[0]_i_11_n_0
    SLICE_X35Y45         LUT6 (Prop_lut6_I1_O)        0.124     7.156 r  c62hz/counter[0]_i_5__1/O
                         net (fo=1, routed)           0.798     7.954    c62hz/counter[0]_i_5__1_n_0
    SLICE_X33Y48         LUT6 (Prop_lut6_I4_O)        0.124     8.078 r  c62hz/counter[0]_i_1/O
                         net (fo=33, routed)          1.023     9.101    c62hz/counter[0]_i_1_n_0
    SLICE_X32Y43         FDRE                                         r  c62hz/counter_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100Mhz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_100Mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_100Mhz_IBUF_BUFG_inst/O
                         net (fo=139, routed)         1.445    14.786    c62hz/clk_100Mhz_IBUF_BUFG
    SLICE_X32Y43         FDRE                                         r  c62hz/counter_reg[5]/C
                         clock pessimism              0.300    15.086    
                         clock uncertainty           -0.035    15.051    
    SLICE_X32Y43         FDRE (Setup_fdre_C_R)       -0.429    14.622    c62hz/counter_reg[5]
  -------------------------------------------------------------------
                         required time                         14.622    
                         arrival time                          -9.101    
  -------------------------------------------------------------------
                         slack                                  5.521    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 clk25Mhz/counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk25Mhz/counter_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100Mhz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100Mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100Mhz_IBUF_BUFG_inst/O
                         net (fo=139, routed)         0.560     1.443    clk25Mhz/clk_100Mhz_IBUF_BUFG
    SLICE_X35Y39         FDRE                                         r  clk25Mhz/counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y39         FDRE (Prop_fdre_C_Q)         0.141     1.584 r  clk25Mhz/counter_reg[11]/Q
                         net (fo=2, routed)           0.117     1.701    clk25Mhz/counter_reg[11]
    SLICE_X35Y39         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.809 r  clk25Mhz/counter_reg[8]_i_1__2/O[3]
                         net (fo=1, routed)           0.000     1.809    clk25Mhz/counter_reg[8]_i_1__2_n_4
    SLICE_X35Y39         FDRE                                         r  clk25Mhz/counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100Mhz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100Mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100Mhz_IBUF_BUFG_inst/O
                         net (fo=139, routed)         0.829     1.956    clk25Mhz/clk_100Mhz_IBUF_BUFG
    SLICE_X35Y39         FDRE                                         r  clk25Mhz/counter_reg[11]/C
                         clock pessimism             -0.513     1.443    
    SLICE_X35Y39         FDRE (Hold_fdre_C_D)         0.105     1.548    clk25Mhz/counter_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.548    
                         arrival time                           1.809    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 clk25Mhz/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk25Mhz/counter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100Mhz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100Mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100Mhz_IBUF_BUFG_inst/O
                         net (fo=139, routed)         0.560     1.443    clk25Mhz/clk_100Mhz_IBUF_BUFG
    SLICE_X35Y38         FDRE                                         r  clk25Mhz/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y38         FDRE (Prop_fdre_C_Q)         0.141     1.584 r  clk25Mhz/counter_reg[7]/Q
                         net (fo=2, routed)           0.117     1.701    clk25Mhz/counter_reg[7]
    SLICE_X35Y38         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.809 r  clk25Mhz/counter_reg[4]_i_1__2/O[3]
                         net (fo=1, routed)           0.000     1.809    clk25Mhz/counter_reg[4]_i_1__2_n_4
    SLICE_X35Y38         FDRE                                         r  clk25Mhz/counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100Mhz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100Mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100Mhz_IBUF_BUFG_inst/O
                         net (fo=139, routed)         0.829     1.956    clk25Mhz/clk_100Mhz_IBUF_BUFG
    SLICE_X35Y38         FDRE                                         r  clk25Mhz/counter_reg[7]/C
                         clock pessimism             -0.513     1.443    
    SLICE_X35Y38         FDRE (Hold_fdre_C_D)         0.105     1.548    clk25Mhz/counter_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.548    
                         arrival time                           1.809    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 clk25Mhz/counter_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk25Mhz/counter_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100Mhz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100Mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100Mhz_IBUF_BUFG_inst/O
                         net (fo=139, routed)         0.561     1.444    clk25Mhz/clk_100Mhz_IBUF_BUFG
    SLICE_X35Y41         FDRE                                         r  clk25Mhz/counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y41         FDRE (Prop_fdre_C_Q)         0.141     1.585 r  clk25Mhz/counter_reg[19]/Q
                         net (fo=2, routed)           0.117     1.702    clk25Mhz/counter_reg[19]
    SLICE_X35Y41         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.810 r  clk25Mhz/counter_reg[16]_i_1__2/O[3]
                         net (fo=1, routed)           0.000     1.810    clk25Mhz/counter_reg[16]_i_1__2_n_4
    SLICE_X35Y41         FDRE                                         r  clk25Mhz/counter_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100Mhz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100Mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100Mhz_IBUF_BUFG_inst/O
                         net (fo=139, routed)         0.830     1.957    clk25Mhz/clk_100Mhz_IBUF_BUFG
    SLICE_X35Y41         FDRE                                         r  clk25Mhz/counter_reg[19]/C
                         clock pessimism             -0.513     1.444    
    SLICE_X35Y41         FDRE (Hold_fdre_C_D)         0.105     1.549    clk25Mhz/counter_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.549    
                         arrival time                           1.810    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 gc/prevState_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gc/prevState_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.186ns (52.691%)  route 0.167ns (47.309%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100Mhz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100Mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100Mhz_IBUF_BUFG_inst/O
                         net (fo=139, routed)         0.558     1.441    gc/clk_100Mhz_IBUF_BUFG
    SLICE_X43Y16         FDRE                                         r  gc/prevState_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y16         FDRE (Prop_fdre_C_Q)         0.141     1.582 r  gc/prevState_reg[0]/Q
                         net (fo=2, routed)           0.167     1.749    gc/prevState_reg_n_0_[0]
    SLICE_X43Y16         LUT6 (Prop_lut6_I5_O)        0.045     1.794 r  gc/prevState[0]_i_1/O
                         net (fo=1, routed)           0.000     1.794    gc/prevState[0]_i_1_n_0
    SLICE_X43Y16         FDRE                                         r  gc/prevState_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100Mhz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100Mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100Mhz_IBUF_BUFG_inst/O
                         net (fo=139, routed)         0.826     1.953    gc/clk_100Mhz_IBUF_BUFG
    SLICE_X43Y16         FDRE                                         r  gc/prevState_reg[0]/C
                         clock pessimism             -0.512     1.441    
    SLICE_X43Y16         FDRE (Hold_fdre_C_D)         0.091     1.532    gc/prevState_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.532    
                         arrival time                           1.794    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 gc/prevState_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gc/prevState_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.186ns (52.660%)  route 0.167ns (47.340%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100Mhz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100Mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100Mhz_IBUF_BUFG_inst/O
                         net (fo=139, routed)         0.557     1.440    gc/clk_100Mhz_IBUF_BUFG
    SLICE_X43Y17         FDRE                                         r  gc/prevState_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y17         FDRE (Prop_fdre_C_Q)         0.141     1.581 r  gc/prevState_reg[2]/Q
                         net (fo=2, routed)           0.167     1.748    gc/prevState_reg_n_0_[2]
    SLICE_X43Y17         LUT5 (Prop_lut5_I4_O)        0.045     1.793 r  gc/prevState[2]_i_1/O
                         net (fo=1, routed)           0.000     1.793    gc/prevState[2]_i_1_n_0
    SLICE_X43Y17         FDRE                                         r  gc/prevState_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100Mhz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100Mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100Mhz_IBUF_BUFG_inst/O
                         net (fo=139, routed)         0.825     1.952    gc/clk_100Mhz_IBUF_BUFG
    SLICE_X43Y17         FDRE                                         r  gc/prevState_reg[2]/C
                         clock pessimism             -0.512     1.440    
    SLICE_X43Y17         FDRE (Hold_fdre_C_D)         0.091     1.531    gc/prevState_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.531    
                         arrival time                           1.793    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 gc/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gc/state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100Mhz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100Mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100Mhz_IBUF_BUFG_inst/O
                         net (fo=139, routed)         0.559     1.442    gc/clk_100Mhz_IBUF_BUFG
    SLICE_X41Y15         FDRE                                         r  gc/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y15         FDRE (Prop_fdre_C_Q)         0.141     1.583 r  gc/state_reg[1]/Q
                         net (fo=55, routed)          0.168     1.751    gc/state_reg_n_0_[1]
    SLICE_X41Y15         LUT6 (Prop_lut6_I1_O)        0.045     1.796 r  gc/state[1]_i_1/O
                         net (fo=1, routed)           0.000     1.796    gc/state[1]_i_1_n_0
    SLICE_X41Y15         FDRE                                         r  gc/state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100Mhz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100Mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100Mhz_IBUF_BUFG_inst/O
                         net (fo=139, routed)         0.827     1.954    gc/clk_100Mhz_IBUF_BUFG
    SLICE_X41Y15         FDRE                                         r  gc/state_reg[1]/C
                         clock pessimism             -0.512     1.442    
    SLICE_X41Y15         FDRE (Hold_fdre_C_D)         0.091     1.533    gc/state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.533    
                         arrival time                           1.796    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 c62hz/slowCLK_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c62hz/slowCLK_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100Mhz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100Mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100Mhz_IBUF_BUFG_inst/O
                         net (fo=139, routed)         0.562     1.445    c62hz/clk_100Mhz_IBUF_BUFG
    SLICE_X35Y46         FDRE                                         r  c62hz/slowCLK_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y46         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  c62hz/slowCLK_reg/Q
                         net (fo=2, routed)           0.168     1.754    c62hz/slowCLK
    SLICE_X35Y46         LUT2 (Prop_lut2_I1_O)        0.045     1.799 r  c62hz/slowCLK_i_1/O
                         net (fo=1, routed)           0.000     1.799    c62hz/slowCLK_i_1_n_0
    SLICE_X35Y46         FDRE                                         r  c62hz/slowCLK_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100Mhz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100Mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100Mhz_IBUF_BUFG_inst/O
                         net (fo=139, routed)         0.831     1.958    c62hz/clk_100Mhz_IBUF_BUFG
    SLICE_X35Y46         FDRE                                         r  c62hz/slowCLK_reg/C
                         clock pessimism             -0.513     1.445    
    SLICE_X35Y46         FDRE (Hold_fdre_C_D)         0.091     1.536    c62hz/slowCLK_reg
  -------------------------------------------------------------------
                         required time                         -1.536    
                         arrival time                           1.799    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 clk25Mhz/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk25Mhz/counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100Mhz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100Mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100Mhz_IBUF_BUFG_inst/O
                         net (fo=139, routed)         0.559     1.442    clk25Mhz/clk_100Mhz_IBUF_BUFG
    SLICE_X35Y37         FDRE                                         r  clk25Mhz/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y37         FDRE (Prop_fdre_C_Q)         0.141     1.583 r  clk25Mhz/counter_reg[3]/Q
                         net (fo=2, routed)           0.120     1.703    clk25Mhz/counter_reg[3]
    SLICE_X35Y37         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.811 r  clk25Mhz/counter_reg[0]_i_2__2/O[3]
                         net (fo=1, routed)           0.000     1.811    clk25Mhz/counter_reg[0]_i_2__2_n_4
    SLICE_X35Y37         FDRE                                         r  clk25Mhz/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100Mhz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100Mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100Mhz_IBUF_BUFG_inst/O
                         net (fo=139, routed)         0.827     1.954    clk25Mhz/clk_100Mhz_IBUF_BUFG
    SLICE_X35Y37         FDRE                                         r  clk25Mhz/counter_reg[3]/C
                         clock pessimism             -0.512     1.442    
    SLICE_X35Y37         FDRE (Hold_fdre_C_D)         0.105     1.547    clk25Mhz/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.547    
                         arrival time                           1.811    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 clk25Mhz/counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk25Mhz/counter_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100Mhz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100Mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100Mhz_IBUF_BUFG_inst/O
                         net (fo=139, routed)         0.561     1.444    clk25Mhz/clk_100Mhz_IBUF_BUFG
    SLICE_X35Y40         FDRE                                         r  clk25Mhz/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y40         FDRE (Prop_fdre_C_Q)         0.141     1.585 r  clk25Mhz/counter_reg[15]/Q
                         net (fo=2, routed)           0.120     1.705    clk25Mhz/counter_reg[15]
    SLICE_X35Y40         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.813 r  clk25Mhz/counter_reg[12]_i_1__2/O[3]
                         net (fo=1, routed)           0.000     1.813    clk25Mhz/counter_reg[12]_i_1__2_n_4
    SLICE_X35Y40         FDRE                                         r  clk25Mhz/counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100Mhz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100Mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100Mhz_IBUF_BUFG_inst/O
                         net (fo=139, routed)         0.830     1.957    clk25Mhz/clk_100Mhz_IBUF_BUFG
    SLICE_X35Y40         FDRE                                         r  clk25Mhz/counter_reg[15]/C
                         clock pessimism             -0.513     1.444    
    SLICE_X35Y40         FDRE (Hold_fdre_C_D)         0.105     1.549    clk25Mhz/counter_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.549    
                         arrival time                           1.813    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 clk25Mhz/counter_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk25Mhz/counter_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100Mhz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100Mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100Mhz_IBUF_BUFG_inst/O
                         net (fo=139, routed)         0.561     1.444    clk25Mhz/clk_100Mhz_IBUF_BUFG
    SLICE_X35Y42         FDRE                                         r  clk25Mhz/counter_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y42         FDRE (Prop_fdre_C_Q)         0.141     1.585 r  clk25Mhz/counter_reg[23]/Q
                         net (fo=2, routed)           0.120     1.705    clk25Mhz/counter_reg[23]
    SLICE_X35Y42         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.813 r  clk25Mhz/counter_reg[20]_i_1__2/O[3]
                         net (fo=1, routed)           0.000     1.813    clk25Mhz/counter_reg[20]_i_1__2_n_4
    SLICE_X35Y42         FDRE                                         r  clk25Mhz/counter_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100Mhz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100Mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100Mhz_IBUF_BUFG_inst/O
                         net (fo=139, routed)         0.830     1.957    clk25Mhz/clk_100Mhz_IBUF_BUFG
    SLICE_X35Y42         FDRE                                         r  clk25Mhz/counter_reg[23]/C
                         clock pessimism             -0.513     1.444    
    SLICE_X35Y42         FDRE (Hold_fdre_C_D)         0.105     1.549    clk25Mhz/counter_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.549    
                         arrival time                           1.813    
  -------------------------------------------------------------------
                         slack                                  0.264    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_100Mhz }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_100Mhz_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X32Y42   c62hz/counter_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X35Y40   clk25Mhz/counter_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X35Y40   clk25Mhz/counter_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X35Y40   clk25Mhz/counter_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X35Y41   clk25Mhz/counter_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X35Y41   clk25Mhz/counter_reg[17]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X35Y41   clk25Mhz/counter_reg[18]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X35Y41   clk25Mhz/counter_reg[19]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X35Y37   clk25Mhz/counter_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X30Y44   gc/gameClock/counter_reg[9]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   gc/gameClock/slowCLK_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   gc/gameClockf/slowCLK_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y44   c62hz/counter_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y44   c62hz/counter_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y45   c62hz/counter_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y45   c62hz/counter_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y45   c62hz/counter_reg[14]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y45   c62hz/counter_reg[15]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y46   c62hz/counter_reg[16]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y38   clk25Mhz/counter_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X43Y16   gc/prevState_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X42Y17   gc/prevState_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X43Y17   gc/prevState_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y38   clk25Mhz/counter_reg[5]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y38   clk25Mhz/counter_reg[6]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y38   clk25Mhz/counter_reg[7]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y39   clk25Mhz/counter_reg[8]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y39   clk25Mhz/counter_reg[9]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y39   clk25Mhz/counter_reg[10]/C



