DocumentHdrVersion "1.1"
Header (DocumentHdr
version 2
dmPackageRefs [
(DmPackageRef
library "ieee"
unitName "std_logic_1164"
)
(DmPackageRef
library "ieee"
unitName "std_logic_arith"
)
(DmPackageRef
library "ieee"
unitName "std_logic_signed"
)
(DmPackageRef
library "ieee"
unitName "math_real"
)
]
instances [
(Instance
name "U_0"
duLibraryName "ADD_SingleCycle_lib"
duName "mux4to1"
elements [
(GiElement
name "size"
type "POSITIVE"
value "16"
)
]
mwi 0
uid 133,0
)
(Instance
name "U_1"
duLibraryName "ADD_SingleCycle_lib"
duName "PC"
elements [
]
mwi 0
uid 163,0
)
(Instance
name "U_2"
duLibraryName "ADD_SingleCycle_lib"
duName "Increment"
elements [
]
mwi 0
uid 205,0
)
(Instance
name "U_3"
duLibraryName "ADD_SingleCycle_lib"
duName "Inst_StateMachine"
elements [
]
mwi 0
uid 297,0
)
(Instance
name "U_4"
duLibraryName "ADD_SingleCycle_lib"
duName "cachedata"
elements [
]
mwi 0
uid 357,0
)
(Instance
name "U_5"
duLibraryName "ADD_SingleCycle_lib"
duName "RegisterFile"
elements [
]
mwi 0
uid 481,0
)
(Instance
name "U_6"
duLibraryName "moduleware"
duName "merge"
elements [
]
mwi 1
uid 537,0
)
(Instance
name "U_7"
duLibraryName "ADD_SingleCycle_lib"
duName "ControlUnit"
elements [
]
mwi 0
uid 590,0
)
(Instance
name "U_8"
duLibraryName "ADD_SingleCycle_lib"
duName "mux2to1"
elements [
(GiElement
name "size"
type "POSITIVE"
value "16"
)
]
mwi 0
uid 694,0
)
(Instance
name "U_9"
duLibraryName "ADD_SingleCycle_lib"
duName "Extendblock"
elements [
]
mwi 0
uid 726,0
)
(Instance
name "U_10"
duLibraryName "ADD_SingleCycle_lib"
duName "mux4to1"
elements [
(GiElement
name "size"
type "POSITIVE"
value "16"
)
]
mwi 0
uid 776,0
)
(Instance
name "U_11"
duLibraryName "ADD_SingleCycle_lib"
duName "mux4to1"
elements [
(GiElement
name "size"
type "POSITIVE"
value "16"
)
]
mwi 0
uid 810,0
)
(Instance
name "U_12"
duLibraryName "moduleware"
duName "constval"
elements [
]
mwi 1
uid 935,0
)
(Instance
name "U_13"
duLibraryName "ADD_SingleCycle_lib"
duName "alu"
elements [
]
mwi 0
uid 975,0
)
(Instance
name "U_14"
duLibraryName "moduleware"
duName "constval"
elements [
]
mwi 1
uid 1010,0
)
(Instance
name "U_15"
duLibraryName "ADD_SingleCycle_lib"
duName "CCReg"
elements [
]
mwi 0
uid 1068,0
)
(Instance
name "U_16"
duLibraryName "moduleware"
duName "constval"
elements [
]
mwi 1
uid 1111,0
)
(Instance
name "U_17"
duLibraryName "ADD_SingleCycle_lib"
duName "Data_StateMachine"
elements [
]
mwi 0
uid 1325,0
)
(Instance
name "U_18"
duLibraryName "ADD_SingleCycle_lib"
duName "cachedata"
elements [
]
mwi 0
uid 1355,0
)
(Instance
name "U_19"
duLibraryName "moduleware"
duName "constval"
elements [
]
mwi 1
uid 1476,0
)
(Instance
name "U_20"
duLibraryName "ADD_SingleCycle_lib"
duName "Memory_StateMachine"
elements [
]
mwi 0
uid 1566,0
)
(Instance
name "U_21"
duLibraryName "ADD_SingleCycle_lib"
duName "ram_delay"
elements [
]
mwi 0
uid 1604,0
)
]
libraryRefs [
"ieee"
]
)
version "30.1"
appVersion "2012.1 (Build 6)"
noEmbeddedEditors 1
model (BlockDiag
VExpander (VariableExpander
vvMap [
(vvPair
variable "HDLDir"
value "C:\\Users\\Vincent\\Documents\\GitHub\\ADD_SingleCycle\\ADD_SingleCycle_lib\\hdl"
)
(vvPair
variable "HDSDir"
value "C:\\Users\\Vincent\\Documents\\GitHub\\ADD_SingleCycle\\ADD_SingleCycle_lib\\hds"
)
(vvPair
variable "SideDataDesignDir"
value "C:\\Users\\Vincent\\Documents\\GitHub\\ADD_SingleCycle\\ADD_SingleCycle_lib\\hds\\@hookup_cache\\struct.bd.info"
)
(vvPair
variable "SideDataUserDir"
value "C:\\Users\\Vincent\\Documents\\GitHub\\ADD_SingleCycle\\ADD_SingleCycle_lib\\hds\\@hookup_cache\\struct.bd.user"
)
(vvPair
variable "SourceDir"
value "C:\\Users\\Vincent\\Documents\\GitHub\\ADD_SingleCycle\\ADD_SingleCycle_lib\\hds"
)
(vvPair
variable "appl"
value "HDL Designer"
)
(vvPair
variable "arch_name"
value "struct"
)
(vvPair
variable "config"
value "%(unit)_%(view)_config"
)
(vvPair
variable "d"
value "C:\\Users\\Vincent\\Documents\\GitHub\\ADD_SingleCycle\\ADD_SingleCycle_lib\\hds\\@hookup_cache"
)
(vvPair
variable "d_logical"
value "C:\\Users\\Vincent\\Documents\\GitHub\\ADD_SingleCycle\\ADD_SingleCycle_lib\\hds\\Hookup_cache"
)
(vvPair
variable "date"
value "03/ 6/2013"
)
(vvPair
variable "day"
value "Wed"
)
(vvPair
variable "day_long"
value "Wednesday"
)
(vvPair
variable "dd"
value "06"
)
(vvPair
variable "entity_name"
value "Hookup_cache"
)
(vvPair
variable "ext"
value "<TBD>"
)
(vvPair
variable "f"
value "struct.bd"
)
(vvPair
variable "f_logical"
value "struct.bd"
)
(vvPair
variable "f_noext"
value "struct"
)
(vvPair
variable "group"
value "UNKNOWN"
)
(vvPair
variable "host"
value "VINCENT-LAPTOP"
)
(vvPair
variable "language"
value "VHDL"
)
(vvPair
variable "library"
value "ADD_SingleCycle_lib"
)
(vvPair
variable "library_downstream_HdsLintPlugin"
value "$HDS_PROJECT_DIR/ADD_SingleCycle_lib/designcheck"
)
(vvPair
variable "library_downstream_ModelSimCompiler"
value "$HDS_PROJECT_DIR/ADD_SingleCycle_lib/work"
)
(vvPair
variable "library_downstream_PrecisionSynthesisDataPrep"
value "$HDS_PROJECT_DIR/ADD_SingleCycle_lib/ps"
)
(vvPair
variable "mm"
value "03"
)
(vvPair
variable "module_name"
value "Hookup_cache"
)
(vvPair
variable "month"
value "Mar"
)
(vvPair
variable "month_long"
value "March"
)
(vvPair
variable "p"
value "C:\\Users\\Vincent\\Documents\\GitHub\\ADD_SingleCycle\\ADD_SingleCycle_lib\\hds\\@hookup_cache\\struct.bd"
)
(vvPair
variable "p_logical"
value "C:\\Users\\Vincent\\Documents\\GitHub\\ADD_SingleCycle\\ADD_SingleCycle_lib\\hds\\Hookup_cache\\struct.bd"
)
(vvPair
variable "package_name"
value "<Undefined Variable>"
)
(vvPair
variable "project_name"
value "ADD_SingleCycle"
)
(vvPair
variable "series"
value "HDL Designer Series"
)
(vvPair
variable "task_DesignCompilerPath"
value "<TBD>"
)
(vvPair
variable "task_LeonardoPath"
value "<TBD>"
)
(vvPair
variable "task_ModelSimPath"
value "C:\\modeltech64_10.1c\\win64"
)
(vvPair
variable "task_NC-SimPath"
value "<TBD>"
)
(vvPair
variable "task_PrecisionRTLPath"
value "C:\\Program Files\\Mentor Graphics\\Precision_Synthesis 2012a.10\\Mgc_home\\bin"
)
(vvPair
variable "task_QuestaSimPath"
value "<TBD>"
)
(vvPair
variable "task_VCSPath"
value "<TBD>"
)
(vvPair
variable "this_ext"
value "bd"
)
(vvPair
variable "this_file"
value "struct"
)
(vvPair
variable "this_file_logical"
value "struct"
)
(vvPair
variable "time"
value "17:43:31"
)
(vvPair
variable "unit"
value "Hookup_cache"
)
(vvPair
variable "user"
value "Vincent"
)
(vvPair
variable "version"
value "2012.1 (Build 6)"
)
(vvPair
variable "view"
value "struct"
)
(vvPair
variable "year"
value "2013"
)
(vvPair
variable "yy"
value "13"
)
]
)
LanguageMgr "VhdlLangMgr"
uid 41,0
optionalChildren [
*1 (Grouping
uid 9,0
optionalChildren [
*2 (CommentText
uid 11,0
shape (Rectangle
uid 12,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "83000,102000,100000,103000"
)
oxt "18000,70000,35000,71000"
text (MLText
uid 13,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "83200,102000,93200,103000"
st "
by %user on %dd %month %year
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 17000
)
position 1
ignorePrefs 1
titleBlock 1
)
*3 (CommentText
uid 14,0
shape (Rectangle
uid 15,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "100000,98000,104000,99000"
)
oxt "35000,66000,39000,67000"
text (MLText
uid 16,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "100200,98000,103200,99000"
st "
Project:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*4 (CommentText
uid 17,0
shape (Rectangle
uid 18,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "83000,100000,100000,101000"
)
oxt "18000,68000,35000,69000"
text (MLText
uid 19,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "83200,100000,93200,101000"
st "
<enter diagram title here>
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 17000
)
position 1
ignorePrefs 1
titleBlock 1
)
*5 (CommentText
uid 20,0
shape (Rectangle
uid 21,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "79000,100000,83000,101000"
)
oxt "14000,68000,18000,69000"
text (MLText
uid 22,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "79200,100000,81300,101000"
st "
Title:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*6 (CommentText
uid 23,0
shape (Rectangle
uid 24,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "100000,99000,120000,103000"
)
oxt "35000,67000,55000,71000"
text (MLText
uid 25,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "100200,99200,109400,100200"
st "
<enter comments here>
"
tm "CommentText"
wrapOption 3
visibleHeight 4000
visibleWidth 20000
)
ignorePrefs 1
titleBlock 1
)
*7 (CommentText
uid 26,0
shape (Rectangle
uid 27,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "104000,98000,120000,99000"
)
oxt "39000,66000,55000,67000"
text (MLText
uid 28,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "104200,98000,111200,99000"
st "
%project_name
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 16000
)
position 1
ignorePrefs 1
titleBlock 1
)
*8 (CommentText
uid 29,0
shape (Rectangle
uid 30,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "79000,98000,100000,100000"
)
oxt "14000,66000,35000,68000"
text (MLText
uid 31,0
va (VaSet
fg "32768,0,0"
)
xt "86150,98500,92850,99500"
st "
<company name>
"
ju 0
tm "CommentText"
wrapOption 3
visibleHeight 2000
visibleWidth 21000
)
position 1
ignorePrefs 1
titleBlock 1
)
*9 (CommentText
uid 32,0
shape (Rectangle
uid 33,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "79000,101000,83000,102000"
)
oxt "14000,69000,18000,70000"
text (MLText
uid 34,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "79200,101000,81300,102000"
st "
Path:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*10 (CommentText
uid 35,0
shape (Rectangle
uid 36,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "79000,102000,83000,103000"
)
oxt "14000,70000,18000,71000"
text (MLText
uid 37,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "79200,102000,81900,103000"
st "
Edited:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*11 (CommentText
uid 38,0
shape (Rectangle
uid 39,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "83000,101000,100000,102000"
)
oxt "18000,69000,35000,70000"
text (MLText
uid 40,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "83200,101000,99000,102000"
st "
%library/%unit/%view
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 17000
)
position 1
ignorePrefs 1
titleBlock 1
)
]
shape (GroupingShape
uid 10,0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineStyle 2
lineWidth 2
)
xt "79000,98000,120000,103000"
)
oxt "14000,66000,55000,71000"
)
*12 (SaComponent
uid 133,0
optionalChildren [
*13 (CptPort
uid 109,0
ps "OnEdgeStrategy"
shape (Triangle
uid 110,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "2250,18625,3000,19375"
)
tg (CPTG
uid 111,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 112,0
va (VaSet
font "arial,8,0"
)
xt "4000,18500,9500,19500"
st "a : (size - 1:0)"
blo "4000,19300"
)
)
thePort (LogicalPort
decl (Decl
n "a"
t "std_logic_vector"
b "(size - 1 DOWNTO 0)"
o 1
)
)
)
*14 (CptPort
uid 113,0
ps "OnEdgeStrategy"
shape (Triangle
uid 114,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "2250,19625,3000,20375"
)
tg (CPTG
uid 115,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 116,0
va (VaSet
font "arial,8,0"
)
xt "4000,19500,9500,20500"
st "b : (size - 1:0)"
blo "4000,20300"
)
)
thePort (LogicalPort
decl (Decl
n "b"
t "std_logic_vector"
b "(size - 1 DOWNTO 0)"
o 2
)
)
)
*15 (CptPort
uid 117,0
ps "OnEdgeStrategy"
shape (Triangle
uid 118,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "2250,20625,3000,21375"
)
tg (CPTG
uid 119,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 120,0
va (VaSet
font "arial,8,0"
)
xt "4000,20500,9500,21500"
st "c : (size - 1:0)"
blo "4000,21300"
)
)
thePort (LogicalPort
decl (Decl
n "c"
t "std_logic_vector"
b "(size - 1 DOWNTO 0)"
o 3
)
)
)
*16 (CptPort
uid 121,0
ps "OnEdgeStrategy"
shape (Triangle
uid 122,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "2250,21625,3000,22375"
)
tg (CPTG
uid 123,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 124,0
va (VaSet
font "arial,8,0"
)
xt "4000,21500,9500,22500"
st "d : (size - 1:0)"
blo "4000,22300"
)
)
thePort (LogicalPort
decl (Decl
n "d"
t "std_logic_vector"
b "(size - 1 DOWNTO 0)"
o 4
)
)
)
*17 (CptPort
uid 125,0
ps "OnEdgeStrategy"
shape (Triangle
uid 126,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "17000,18625,17750,19375"
)
tg (CPTG
uid 127,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 128,0
va (VaSet
font "arial,8,0"
)
xt "10500,18500,16000,19500"
st "o : (size - 1:0)"
ju 2
blo "16000,19300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "o"
t "std_logic_vector"
b "(size - 1 DOWNTO 0)"
o 5
)
)
)
*18 (CptPort
uid 129,0
ps "OnEdgeStrategy"
shape (Triangle
uid 130,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "2250,22625,3000,23375"
)
tg (CPTG
uid 131,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 132,0
va (VaSet
font "arial,8,0"
)
xt "4000,22500,8000,23500"
st "sel : (1:0)"
blo "4000,23300"
)
)
thePort (LogicalPort
decl (Decl
n "sel"
t "std_logic_vector"
b "(1 DOWNTO 0)"
o 6
)
)
)
]
shape (Rectangle
uid 134,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "3000,18000,17000,24000"
)
ttg (MlTextGroup
uid 135,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*19 (Text
uid 136,0
va (VaSet
font "arial,8,1"
)
xt "5800,24000,14200,25000"
st "ADD_SingleCycle_lib"
blo "5800,24800"
tm "BdLibraryNameMgr"
)
*20 (Text
uid 137,0
va (VaSet
font "arial,8,1"
)
xt "5800,25000,9400,26000"
st "mux4to1"
blo "5800,25800"
tm "CptNameMgr"
)
*21 (Text
uid 138,0
va (VaSet
font "arial,8,1"
)
xt "5800,26000,7600,27000"
st "U_0"
blo "5800,26800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 139,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 140,0
text (MLText
uid 141,0
va (VaSet
font "Courier New,8,0"
)
xt "3000,17200,18000,18000"
st "size = 16    ( POSITIVE )  "
)
header ""
)
elements [
(GiElement
name "size"
type "POSITIVE"
value "16"
)
]
)
viewicon (ZoomableIcon
uid 142,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "3250,22250,4750,23750"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
ordering 1
viewiconposition 0
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
*22 (SaComponent
uid 163,0
optionalChildren [
*23 (CptPort
uid 143,0
ps "OnEdgeStrategy"
shape (Triangle
uid 144,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "27250,18625,28000,19375"
)
tg (CPTG
uid 145,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 146,0
va (VaSet
font "arial,8,0"
)
xt "29000,18500,32800,19500"
st "a : (15:0)"
blo "29000,19300"
)
)
thePort (LogicalPort
decl (Decl
n "a"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 1
)
)
)
*24 (CptPort
uid 147,0
ps "OnEdgeStrategy"
shape (Triangle
uid 148,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "39000,18625,39750,19375"
)
tg (CPTG
uid 149,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 150,0
va (VaSet
font "arial,8,0"
)
xt "34200,18500,38000,19500"
st "b : (15:0)"
ju 2
blo "38000,19300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "b"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 2
)
)
)
*25 (CptPort
uid 151,0
ps "OnEdgeStrategy"
shape (Triangle
uid 152,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "27250,19625,28000,20375"
)
tg (CPTG
uid 153,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 154,0
va (VaSet
font "arial,8,0"
)
xt "29000,19500,29800,20500"
st "c"
blo "29000,20300"
)
)
thePort (LogicalPort
decl (Decl
n "c"
t "std_logic"
o 3
)
)
)
*26 (CptPort
uid 155,0
ps "OnEdgeStrategy"
shape (Triangle
uid 156,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "27250,20625,28000,21375"
)
tg (CPTG
uid 157,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 158,0
va (VaSet
font "arial,8,0"
)
xt "29000,20500,29800,21500"
st "e"
blo "29000,21300"
)
)
thePort (LogicalPort
decl (Decl
n "e"
t "std_logic"
o 4
)
)
)
*27 (CptPort
uid 159,0
ps "OnEdgeStrategy"
shape (Triangle
uid 160,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "27250,21625,28000,22375"
)
tg (CPTG
uid 161,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 162,0
va (VaSet
font "arial,8,0"
)
xt "29000,21500,30300,22500"
st "rst"
blo "29000,22300"
)
)
thePort (LogicalPort
decl (Decl
n "rst"
t "std_logic"
o 5
)
)
)
]
shape (Rectangle
uid 164,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "28000,18000,39000,23000"
)
ttg (MlTextGroup
uid 165,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*28 (Text
uid 166,0
va (VaSet
font "arial,8,1"
)
xt "29300,23000,37700,24000"
st "ADD_SingleCycle_lib"
blo "29300,23800"
tm "BdLibraryNameMgr"
)
*29 (Text
uid 167,0
va (VaSet
font "arial,8,1"
)
xt "29300,24000,30800,25000"
st "PC"
blo "29300,24800"
tm "CptNameMgr"
)
*30 (Text
uid 168,0
va (VaSet
font "arial,8,1"
)
xt "29300,25000,31100,26000"
st "U_1"
blo "29300,25800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 169,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 170,0
text (MLText
uid 171,0
va (VaSet
font "Courier New,8,0"
)
xt "33500,18000,33500,18000"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
uid 172,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "28250,21250,29750,22750"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
ordering 1
viewiconposition 0
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
*31 (Net
uid 195,0
decl (Decl
n "PC_in"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 1
suid 5,0
)
declText (MLText
uid 196,0
va (VaSet
font "Courier New,8,0"
)
xt "198000,-35200,226000,-34400"
st "SIGNAL PC_in         : std_logic_vector(15 DOWNTO 0)"
)
)
*32 (SaComponent
uid 205,0
optionalChildren [
*33 (CptPort
uid 197,0
ps "OnEdgeStrategy"
shape (Triangle
uid 198,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "39000,8625,39750,9375"
)
tg (CPTG
uid 199,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 200,0
va (VaSet
font "arial,8,0"
)
xt "34200,8500,38000,9500"
st "a : (15:0)"
ju 2
blo "38000,9300"
)
)
thePort (LogicalPort
decl (Decl
n "a"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 1
)
)
)
*34 (CptPort
uid 201,0
ps "OnEdgeStrategy"
shape (Triangle
uid 202,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "26250,8625,27000,9375"
)
tg (CPTG
uid 203,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 204,0
va (VaSet
font "arial,8,0"
)
xt "28000,8500,31800,9500"
st "b : (15:0)"
blo "28000,9300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "b"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 2
)
)
)
]
shape (Rectangle
uid 206,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "27000,8000,39000,11000"
)
ttg (MlTextGroup
uid 207,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*35 (Text
uid 208,0
va (VaSet
font "arial,8,1"
)
xt "28300,11000,36700,12000"
st "ADD_SingleCycle_lib"
blo "28300,11800"
tm "BdLibraryNameMgr"
)
*36 (Text
uid 209,0
va (VaSet
font "arial,8,1"
)
xt "28300,12000,32400,13000"
st "Increment"
blo "28300,12800"
tm "CptNameMgr"
)
*37 (Text
uid 210,0
va (VaSet
font "arial,8,1"
)
xt "28300,13000,30100,14000"
st "U_2"
blo "28300,13800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 211,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 212,0
text (MLText
uid 213,0
va (VaSet
font "Courier New,8,0"
)
xt "32500,8000,32500,8000"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
uid 214,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "27250,9250,28750,10750"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
ordering 1
viewiconposition 0
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
*38 (Net
uid 227,0
decl (Decl
n "PC_out"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 2
suid 8,0
)
declText (MLText
uid 228,0
va (VaSet
font "Courier New,8,0"
)
xt "198000,-33600,226000,-32800"
st "SIGNAL PC_out        : std_logic_vector(15 DOWNTO 0)"
)
)
*39 (Net
uid 229,0
decl (Decl
n "PC_Increment"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 3
suid 9,0
)
declText (MLText
uid 230,0
va (VaSet
font "Courier New,8,0"
)
xt "198000,-36800,226000,-36000"
st "SIGNAL PC_Increment  : std_logic_vector(15 DOWNTO 0)"
)
)
*40 (SaComponent
uid 297,0
optionalChildren [
*41 (CptPort
uid 249,0
ps "OnEdgeStrategy"
shape (Triangle
uid 250,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "55250,14625,56000,15375"
)
tg (CPTG
uid 251,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 252,0
va (VaSet
font "arial,8,0"
)
xt "57000,14500,59100,15500"
st "clock"
blo "57000,15300"
)
)
thePort (LogicalPort
decl (Decl
n "clock"
t "std_logic"
o 1
)
)
)
*42 (CptPort
uid 253,0
ps "OnEdgeStrategy"
shape (Triangle
uid 254,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "55250,15625,56000,16375"
)
tg (CPTG
uid 255,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 256,0
va (VaSet
font "arial,8,0"
)
xt "57000,15500,59200,16500"
st "ifilled"
blo "57000,16300"
)
)
thePort (LogicalPort
decl (Decl
n "ifilled"
t "std_logic"
o 2
)
)
)
*43 (CptPort
uid 257,0
ps "OnEdgeStrategy"
shape (Triangle
uid 258,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "55250,16625,56000,17375"
)
tg (CPTG
uid 259,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 260,0
va (VaSet
font "arial,8,0"
)
xt "57000,16500,61900,17500"
st "addr : (15:0)"
blo "57000,17300"
)
)
thePort (LogicalPort
decl (Decl
n "addr"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 3
)
)
)
*44 (CptPort
uid 261,0
ps "OnEdgeStrategy"
shape (Triangle
uid 262,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "55250,17625,56000,18375"
)
tg (CPTG
uid 263,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 264,0
va (VaSet
font "arial,8,0"
)
xt "57000,17500,62000,18500"
st "idata : (15:0)"
blo "57000,18300"
)
)
thePort (LogicalPort
decl (Decl
n "idata"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 4
)
)
)
*45 (CptPort
uid 265,0
ps "OnEdgeStrategy"
shape (Triangle
uid 266,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "55250,18625,56000,19375"
)
tg (CPTG
uid 267,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 268,0
va (VaSet
font "arial,8,0"
)
xt "57000,18500,62900,19500"
st "intrdata : (15:0)"
blo "57000,19300"
)
)
thePort (LogicalPort
decl (Decl
n "intrdata"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 5
)
)
)
*46 (CptPort
uid 269,0
ps "OnEdgeStrategy"
shape (Triangle
uid 270,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "74000,14625,74750,15375"
)
tg (CPTG
uid 271,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 272,0
va (VaSet
font "arial,8,0"
)
xt "68400,14500,73000,15500"
st "inst : (15:0)"
ju 2
blo "73000,15300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "inst"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 6
)
)
)
*47 (CptPort
uid 273,0
ps "OnEdgeStrategy"
shape (Triangle
uid 274,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "74000,15625,74750,16375"
)
tg (CPTG
uid 275,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 276,0
va (VaSet
font "arial,8,0"
)
xt "67900,15500,73000,16500"
st "iaddr : (15:0)"
ju 2
blo "73000,16300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "iaddr"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 7
)
)
)
*48 (CptPort
uid 277,0
ps "OnEdgeStrategy"
shape (Triangle
uid 278,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "74000,16625,74750,17375"
)
tg (CPTG
uid 279,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 280,0
va (VaSet
font "arial,8,0"
)
xt "66900,16500,73000,17500"
st "intwdata : (15:0)"
ju 2
blo "73000,17300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "intwdata"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 8
)
)
)
*49 (CptPort
uid 281,0
ps "OnEdgeStrategy"
shape (Triangle
uid 282,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "74000,17625,74750,18375"
)
tg (CPTG
uid 283,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 284,0
va (VaSet
font "arial,8,0"
)
xt "67700,17500,73000,18500"
st "intaddr : (3:0)"
ju 2
blo "73000,18300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "intaddr"
t "std_logic_vector"
b "(3 DOWNTO 0)"
o 9
)
)
)
*50 (CptPort
uid 285,0
ps "OnEdgeStrategy"
shape (Triangle
uid 286,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "74000,18625,74750,19375"
)
tg (CPTG
uid 287,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 288,0
va (VaSet
font "arial,8,0"
)
xt "70700,18500,73000,19500"
st "idelay"
ju 2
blo "73000,19300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "idelay"
t "std_logic"
o 10
)
)
)
*51 (CptPort
uid 289,0
ps "OnEdgeStrategy"
shape (Triangle
uid 290,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "74000,19625,74750,20375"
)
tg (CPTG
uid 291,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 292,0
va (VaSet
font "arial,8,0"
)
xt "71200,19500,73000,20500"
st "ireq"
ju 2
blo "73000,20300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "ireq"
t "std_logic"
o 11
)
)
)
*52 (CptPort
uid 293,0
ps "OnEdgeStrategy"
shape (Triangle
uid 294,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "74000,20625,74750,21375"
)
tg (CPTG
uid 295,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 296,0
va (VaSet
font "arial,8,0"
)
xt "70900,20500,73000,21500"
st "intwe"
ju 2
blo "73000,21300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "intwe"
t "std_logic"
o 12
)
)
)
]
shape (Rectangle
uid 298,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "56000,14000,74000,24000"
)
ttg (MlTextGroup
uid 299,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*53 (Text
uid 300,0
va (VaSet
font "arial,8,1"
)
xt "59300,22000,67700,23000"
st "ADD_SingleCycle_lib"
blo "59300,22800"
tm "BdLibraryNameMgr"
)
*54 (Text
uid 301,0
va (VaSet
font "arial,8,1"
)
xt "59300,23000,66900,24000"
st "Inst_StateMachine"
blo "59300,23800"
tm "CptNameMgr"
)
*55 (Text
uid 302,0
va (VaSet
font "arial,8,1"
)
xt "59300,24000,61100,25000"
st "U_3"
blo "59300,24800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 303,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 304,0
text (MLText
uid 305,0
va (VaSet
font "Courier New,8,0"
)
xt "63500,14000,63500,14000"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
uid 306,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "56250,22250,57750,23750"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
ordering 1
viewiconposition 0
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
*56 (SaComponent
uid 357,0
optionalChildren [
*57 (CptPort
uid 337,0
ps "OnEdgeStrategy"
shape (Triangle
uid 338,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "86250,14625,87000,15375"
)
tg (CPTG
uid 339,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 340,0
va (VaSet
font "arial,8,0"
)
xt "88000,14500,92500,15500"
st "addr : (3:0)"
blo "88000,15300"
)
)
thePort (LogicalPort
decl (Decl
n "addr"
t "std_logic_vector"
b "(3 DOWNTO 0)"
o 1
)
)
)
*58 (CptPort
uid 341,0
ps "OnEdgeStrategy"
shape (Triangle
uid 342,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "86250,15625,87000,16375"
)
tg (CPTG
uid 343,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 344,0
va (VaSet
font "arial,8,0"
)
xt "88000,15500,89300,16500"
st "clk"
blo "88000,16300"
)
)
thePort (LogicalPort
decl (Decl
n "clk"
t "std_logic"
o 2
)
)
)
*59 (CptPort
uid 345,0
ps "OnEdgeStrategy"
shape (Triangle
uid 346,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "86250,16625,87000,17375"
)
tg (CPTG
uid 347,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 348,0
va (VaSet
font "arial,8,0"
)
xt "88000,16500,92400,17500"
st "din : (15:0)"
blo "88000,17300"
)
)
thePort (LogicalPort
decl (Decl
n "din"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 3
)
)
)
*60 (CptPort
uid 349,0
ps "OnEdgeStrategy"
shape (Triangle
uid 350,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "86250,17625,87000,18375"
)
tg (CPTG
uid 351,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 352,0
va (VaSet
font "arial,8,0"
)
xt "88000,17500,89300,18500"
st "we"
blo "88000,18300"
)
)
thePort (LogicalPort
decl (Decl
n "we"
t "std_logic"
o 4
)
)
)
*61 (CptPort
uid 353,0
ps "OnEdgeStrategy"
shape (Triangle
uid 354,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "103000,14625,103750,15375"
)
tg (CPTG
uid 355,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 356,0
va (VaSet
font "arial,8,0"
)
xt "97200,14500,102000,15500"
st "dout : (15:0)"
ju 2
blo "102000,15300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "dout"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 5
)
)
)
]
shape (Rectangle
uid 358,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "87000,14000,103000,22000"
)
ttg (MlTextGroup
uid 359,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*62 (Text
uid 360,0
va (VaSet
font "arial,8,1"
)
xt "88800,19000,97200,20000"
st "ADD_SingleCycle_lib"
blo "88800,19800"
tm "BdLibraryNameMgr"
)
*63 (Text
uid 361,0
va (VaSet
font "arial,8,1"
)
xt "88800,20000,92900,21000"
st "cachedata"
blo "88800,20800"
tm "CptNameMgr"
)
*64 (Text
uid 362,0
va (VaSet
font "arial,8,1"
)
xt "88800,21000,90600,22000"
st "U_4"
blo "88800,21800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 363,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 364,0
text (MLText
uid 365,0
va (VaSet
font "Courier New,8,0"
)
xt "93000,14000,93000,14000"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
uid 366,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "87250,20250,88750,21750"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
ordering 1
viewiconposition 0
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
*65 (Net
uid 387,0
decl (Decl
n "intwdata"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 4
suid 13,0
)
declText (MLText
uid 388,0
va (VaSet
font "Courier New,8,0"
)
xt "198000,-10400,226000,-9600"
st "SIGNAL intwdata      : std_logic_vector(15 DOWNTO 0)"
)
)
*66 (Net
uid 409,0
decl (Decl
n "intaddr"
t "std_logic_vector"
b "(3 DOWNTO 0)"
o 5
suid 16,0
)
declText (MLText
uid 410,0
va (VaSet
font "Courier New,8,0"
)
xt "198000,-11200,225500,-10400"
st "SIGNAL intaddr       : std_logic_vector(3 DOWNTO 0)"
)
)
*67 (Net
uid 443,0
decl (Decl
n "intwe"
t "std_logic"
o 7
suid 19,0
)
declText (MLText
uid 444,0
va (VaSet
font "Courier New,8,0"
)
xt "198000,-9600,215500,-8800"
st "SIGNAL intwe         : std_logic"
)
)
*68 (SaComponent
uid 481,0
optionalChildren [
*69 (CptPort
uid 449,0
ps "OnEdgeStrategy"
shape (Triangle
uid 450,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "87250,38625,88000,39375"
)
tg (CPTG
uid 451,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 452,0
va (VaSet
font "arial,8,0"
)
xt "89000,38500,91100,39500"
st "clock"
blo "89000,39300"
)
)
thePort (LogicalPort
decl (Decl
n "clock"
t "std_logic"
o 1
)
)
)
*70 (CptPort
uid 453,0
ps "OnEdgeStrategy"
shape (Triangle
uid 454,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "87250,39625,88000,40375"
)
tg (CPTG
uid 455,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 456,0
va (VaSet
font "arial,8,0"
)
xt "89000,39500,91100,40500"
st "w_en"
blo "89000,40300"
)
)
thePort (LogicalPort
decl (Decl
n "w_en"
t "std_logic"
o 2
)
)
)
*71 (CptPort
uid 457,0
ps "OnEdgeStrategy"
shape (Triangle
uid 458,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "87250,40625,88000,41375"
)
tg (CPTG
uid 459,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 460,0
va (VaSet
font "arial,8,0"
)
xt "89000,40500,93300,41500"
st "wd : (15:0)"
blo "89000,41300"
)
)
thePort (LogicalPort
decl (Decl
n "wd"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 3
)
)
)
*72 (CptPort
uid 461,0
ps "OnEdgeStrategy"
shape (Triangle
uid 462,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "87250,41625,88000,42375"
)
tg (CPTG
uid 463,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 464,0
va (VaSet
font "arial,8,0"
)
xt "89000,41500,92900,42500"
st "wa : (3:0)"
blo "89000,42300"
)
)
thePort (LogicalPort
decl (Decl
n "wa"
t "std_logic_vector"
b "(3 DOWNTO 0)"
o 4
)
)
)
*73 (CptPort
uid 465,0
ps "OnEdgeStrategy"
shape (Triangle
uid 466,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "87250,42625,88000,43375"
)
tg (CPTG
uid 467,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 468,0
va (VaSet
font "arial,8,0"
)
xt "89000,42500,93100,43500"
st "ra0 : (3:0)"
blo "89000,43300"
)
)
thePort (LogicalPort
decl (Decl
n "ra0"
t "std_logic_vector"
b "(3 DOWNTO 0)"
o 5
)
)
)
*74 (CptPort
uid 469,0
ps "OnEdgeStrategy"
shape (Triangle
uid 470,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "87250,43625,88000,44375"
)
tg (CPTG
uid 471,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 472,0
va (VaSet
font "arial,8,0"
)
xt "89000,43500,93100,44500"
st "ra1 : (3:0)"
blo "89000,44300"
)
)
thePort (LogicalPort
decl (Decl
n "ra1"
t "std_logic_vector"
b "(3 DOWNTO 0)"
o 6
)
)
)
*75 (CptPort
uid 473,0
ps "OnEdgeStrategy"
shape (Triangle
uid 474,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "103000,38625,103750,39375"
)
tg (CPTG
uid 475,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 476,0
va (VaSet
font "arial,8,0"
)
xt "97500,38500,102000,39500"
st "rd0 : (15:0)"
ju 2
blo "102000,39300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "rd0"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 7
)
)
)
*76 (CptPort
uid 477,0
ps "OnEdgeStrategy"
shape (Triangle
uid 478,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "103000,39625,103750,40375"
)
tg (CPTG
uid 479,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 480,0
va (VaSet
font "arial,8,0"
)
xt "97500,39500,102000,40500"
st "rd1 : (15:0)"
ju 2
blo "102000,40300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "rd1"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 8
)
)
)
]
shape (Rectangle
uid 482,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "88000,38000,103000,46000"
)
ttg (MlTextGroup
uid 483,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*77 (Text
uid 484,0
va (VaSet
font "arial,8,1"
)
xt "89800,45000,98200,46000"
st "ADD_SingleCycle_lib"
blo "89800,45800"
tm "BdLibraryNameMgr"
)
*78 (Text
uid 485,0
va (VaSet
font "arial,8,1"
)
xt "89800,46000,95000,47000"
st "RegisterFile"
blo "89800,46800"
tm "CptNameMgr"
)
*79 (Text
uid 486,0
va (VaSet
font "arial,8,1"
)
xt "89800,47000,91600,48000"
st "U_5"
blo "89800,47800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 487,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 488,0
text (MLText
uid 489,0
va (VaSet
font "Courier New,8,0"
)
xt "94000,38000,94000,38000"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
uid 490,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "88250,44250,89750,45750"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
ordering 1
viewiconposition 0
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
*80 (MWC
uid 537,0
optionalChildren [
*81 (CptPort
uid 505,0
optionalChildren [
*82 (Line
uid 509,0
layer 0
sl 0
va (VaSet
vasetType 3
lineWidth 2
)
xt "126000,34000,126000,34000"
pts [
"126000,34000"
"126000,34000"
]
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 506,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,65535"
)
xt "125250,33625,126000,34375"
)
tg (CPTG
uid 507,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 508,0
sl 0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "123000,33500,124800,34500"
st "din0"
blo "123000,34300"
)
)
thePort (LogicalPort
decl (Decl
n "din0"
t "std_logic_vector"
b "(2 DOWNTO 0)"
o 8
suid 1,0
)
)
)
*83 (CptPort
uid 510,0
optionalChildren [
*84 (Line
uid 514,0
layer 0
sl 0
va (VaSet
vasetType 3
lineWidth 2
)
xt "126000,36000,126000,36000"
pts [
"126000,36000"
"126000,36000"
]
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 511,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,65535"
)
xt "125250,35625,126000,36375"
)
tg (CPTG
uid 512,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 513,0
sl 0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "123000,35500,124800,36500"
st "din1"
blo "123000,36300"
)
)
thePort (LogicalPort
decl (Decl
n "din1"
t "std_logic_vector"
b "(2 DOWNTO 0)"
o 8
suid 2,0
)
)
)
*85 (CptPort
uid 515,0
optionalChildren [
*86 (Property
uid 519,0
pclass "_MW_GEOM_"
pname "fixed"
ptn "String"
)
*87 (Property
uid 520,0
pclass "_MW_GEOM_"
pname "fixed"
ptn "String"
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 516,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,65535"
)
xt "130000,34625,130750,35375"
)
tg (CPTG
uid 517,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 518,0
sl 0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "131200,34500,133000,35500"
st "dout"
ju 2
blo "133000,35300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "dout"
t "std_logic_vector"
b "(5 DOWNTO 0)"
o 16
suid 3,0
)
)
)
*88 (CommentText
uid 521,0
shape (Rectangle
uid 522,0
sl 0
va (VaSet
vasetType 1
transparent 1
fg "65280,65280,46080"
lineColor "0,0,32768"
lineWidth -1
fillStyle 1
)
xt "127383,33340,129383,35340"
)
oxt "7383,6340,9383,8340"
text (MLText
uid 523,0
sl 0
va (VaSet
font "arial,8,0"
)
xt "127683,33840,129083,34840"
st "
lsb
"
ju 0
tm "CommentText"
wrapOption 3
visibleHeight 2000
visibleWidth 2000
)
position 1
)
*89 (CommentText
uid 524,0
shape (Rectangle
uid 525,0
sl 0
va (VaSet
vasetType 1
transparent 1
fg "65280,65280,46080"
lineColor "0,0,32768"
lineWidth -1
fillStyle 1
)
xt "127420,34565,129420,36565"
)
oxt "7420,7565,9420,9565"
text (MLText
uid 526,0
sl 0
va (VaSet
font "arial,8,0"
)
xt "127520,35065,129320,36065"
st "
msb
"
ju 0
tm "CommentText"
wrapOption 3
visibleHeight 2000
visibleWidth 2000
)
position 1
)
*90 (CommentGraphic
uid 527,0
optionalChildren [
*91 (Property
uid 529,0
pclass "_MW_GEOM_"
pname "expand"
ptn "String"
)
]
shape (PolyLine2D
pts [
"126000,34000"
"126000,34000"
]
uid 528,0
layer 0
sl 0
va (VaSet
vasetType 1
transparent 1
fg "49152,49152,49152"
lineColor "26368,26368,26368"
lineWidth 2
)
xt "126000,34000,126000,34000"
)
oxt "6000,7000,6000,7000"
)
*92 (CommentGraphic
uid 530,0
optionalChildren [
*93 (Property
uid 532,0
pclass "_MW_GEOM_"
pname "expand"
ptn "String"
)
]
shape (PolyLine2D
pts [
"126000,36000"
"126000,36000"
]
uid 531,0
layer 0
sl 0
va (VaSet
vasetType 1
transparent 1
fg "49152,49152,49152"
lineColor "26368,26368,26368"
lineWidth 2
)
xt "126000,36000,126000,36000"
)
oxt "6000,9000,6000,9000"
)
*94 (CommentGraphic
uid 533,0
shape (PolyLine2D
pts [
"128000,35000"
"130000,35000"
]
uid 534,0
layer 0
sl 0
va (VaSet
vasetType 1
transparent 1
fg "49152,49152,49152"
lineColor "26368,26368,26368"
lineWidth 2
)
xt "128000,35000,130000,35000"
)
oxt "8000,8000,10000,8000"
)
*95 (CommentGraphic
uid 535,0
shape (CustomPolygon
pts [
"126000,34000"
"128000,35000"
"126000,36000"
"126000,34000"
]
uid 536,0
layer 0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
lineColor "26368,26368,26368"
lineWidth 2
)
xt "126000,34000,128000,36000"
)
oxt "6000,7000,8000,9000"
)
]
shape (Rectangle
uid 538,0
va (VaSet
vasetType 1
transparent 1
fg "65535,65535,65535"
lineWidth -1
)
xt "126000,33000,130000,37000"
fos 1
)
showPorts 0
oxt "6000,6000,10000,10000"
ttg (MlTextGroup
uid 539,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*96 (Text
uid 540,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "126900,36000,131700,37000"
st "moduleware"
blo "126900,36800"
)
*97 (Text
uid 541,0
va (VaSet
font "arial,8,0"
)
xt "126900,37000,129500,38000"
st "merge"
blo "126900,37800"
)
*98 (Text
uid 542,0
va (VaSet
font "arial,8,0"
)
xt "126900,38000,128700,39000"
st "U_6"
blo "126900,38800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 543,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 544,0
text (MLText
uid 545,0
va (VaSet
font "arial,8,0"
)
xt "111000,35000,111000,35000"
)
header ""
)
elements [
]
)
sed 1
portVis (PortSigDisplay
sN 0
sTC 0
selT 0
)
prms (Property
pclass "params"
pname "params"
ptn "String"
)
de 2
visOptions (mwParamsVisibilityOptions
)
)
*99 (SaComponent
uid 590,0
optionalChildren [
*100 (CptPort
uid 546,0
ps "OnEdgeStrategy"
shape (Triangle
uid 547,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "84250,58625,85000,59375"
)
tg (CPTG
uid 548,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 549,0
va (VaSet
font "arial,8,0"
)
xt "86000,58500,92300,59500"
st "InstMem : (15:0)"
blo "86000,59300"
)
)
thePort (LogicalPort
decl (Decl
n "InstMem"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 1
)
)
)
*101 (CptPort
uid 550,0
ps "OnEdgeStrategy"
shape (Triangle
uid 551,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "84250,59625,85000,60375"
)
tg (CPTG
uid 552,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 553,0
va (VaSet
font "arial,8,0"
)
xt "86000,59500,88300,60500"
st "idelay"
blo "86000,60300"
)
)
thePort (LogicalPort
decl (Decl
n "idelay"
t "std_logic"
o 2
)
)
)
*102 (CptPort
uid 554,0
ps "OnEdgeStrategy"
shape (Triangle
uid 555,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "84250,60625,85000,61375"
)
tg (CPTG
uid 556,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 557,0
va (VaSet
font "arial,8,0"
)
xt "86000,60500,88500,61500"
st "ddelay"
blo "86000,61300"
)
)
thePort (LogicalPort
decl (Decl
n "ddelay"
t "std_logic"
o 3
)
)
)
*103 (CptPort
uid 558,0
ps "OnEdgeStrategy"
shape (Triangle
uid 559,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "84250,61625,85000,62375"
)
tg (CPTG
uid 560,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 561,0
va (VaSet
font "arial,8,0"
)
xt "86000,61500,94400,62500"
st "ConditionCode : (3:0)"
blo "86000,62300"
)
)
thePort (LogicalPort
decl (Decl
n "ConditionCode"
t "std_logic_vector"
b "(3 DOWNTO 0)"
o 4
)
)
)
*104 (CptPort
uid 562,0
ps "OnEdgeStrategy"
shape (Triangle
uid 563,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "104000,58625,104750,59375"
)
tg (CPTG
uid 564,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 565,0
va (VaSet
font "arial,8,0"
)
xt "97200,58500,103000,59500"
st "PC_mux : (1:0)"
ju 2
blo "103000,59300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "PC_mux"
t "std_logic_vector"
b "(1 DOWNTO 0)"
o 5
)
)
)
*105 (CptPort
uid 566,0
ps "OnEdgeStrategy"
shape (Triangle
uid 567,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "104000,59625,104750,60375"
)
tg (CPTG
uid 568,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 569,0
va (VaSet
font "arial,8,0"
)
xt "95800,59500,103000,60500"
st "ALU_R_mux : (1:0)"
ju 2
blo "103000,60300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "ALU_R_mux"
t "std_logic_vector"
b "(1 DOWNTO 0)"
o 6
)
)
)
*106 (CptPort
uid 570,0
ps "OnEdgeStrategy"
shape (Triangle
uid 571,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "104000,60625,104750,61375"
)
tg (CPTG
uid 572,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 573,0
va (VaSet
font "arial,8,0"
)
xt "96000,60500,103000,61500"
st "ALU_L_mux : (1:0)"
ju 2
blo "103000,61300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "ALU_L_mux"
t "std_logic_vector"
b "(1 DOWNTO 0)"
o 7
)
)
)
*107 (CptPort
uid 574,0
ps "OnEdgeStrategy"
shape (Triangle
uid 575,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "104000,61625,104750,62375"
)
tg (CPTG
uid 576,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 577,0
va (VaSet
font "arial,8,0"
)
xt "99800,61500,103000,62500"
st "RF_mux"
ju 2
blo "103000,62300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "RF_mux"
t "std_logic"
o 8
)
)
)
*108 (CptPort
uid 578,0
ps "OnEdgeStrategy"
shape (Triangle
uid 579,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "104000,62625,104750,63375"
)
tg (CPTG
uid 580,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 581,0
va (VaSet
font "arial,8,0"
)
xt "99700,62500,103000,63500"
st "Mem_en"
ju 2
blo "103000,63300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "Mem_en"
t "std_logic"
o 9
)
)
)
*109 (CptPort
uid 582,0
ps "OnEdgeStrategy"
shape (Triangle
uid 583,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "104000,63625,104750,64375"
)
tg (CPTG
uid 584,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 585,0
va (VaSet
font "arial,8,0"
)
xt "100300,63500,103000,64500"
st "RF_en"
ju 2
blo "103000,64300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "RF_en"
t "std_logic"
o 10
)
)
)
*110 (CptPort
uid 586,0
ps "OnEdgeStrategy"
shape (Triangle
uid 587,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "104000,64625,104750,65375"
)
tg (CPTG
uid 588,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 589,0
va (VaSet
font "arial,8,0"
)
xt "99000,64500,103000,65500"
st "dcache_en"
ju 2
blo "103000,65300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "dcache_en"
t "std_logic"
o 11
)
)
)
]
shape (Rectangle
uid 591,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "85000,58000,104000,66000"
)
ttg (MlTextGroup
uid 592,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*111 (Text
uid 593,0
va (VaSet
font "arial,8,1"
)
xt "90300,66000,98700,67000"
st "ADD_SingleCycle_lib"
blo "90300,66800"
tm "BdLibraryNameMgr"
)
*112 (Text
uid 594,0
va (VaSet
font "arial,8,1"
)
xt "90300,67000,95600,68000"
st "ControlUnit"
blo "90300,67800"
tm "CptNameMgr"
)
*113 (Text
uid 595,0
va (VaSet
font "arial,8,1"
)
xt "90300,68000,92100,69000"
st "U_7"
blo "90300,68800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 596,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 597,0
text (MLText
uid 598,0
va (VaSet
font "Courier New,8,0"
)
xt "94500,58000,94500,58000"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
uid 599,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "85250,64250,86750,65750"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
ordering 1
viewiconposition 0
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
*114 (Net
uid 608,0
decl (Decl
n "inst"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 8
suid 23,0
)
declText (MLText
uid 609,0
va (VaSet
font "Courier New,8,0"
)
xt "198000,-12000,226000,-11200"
st "SIGNAL inst          : std_logic_vector(15 DOWNTO 0)"
)
)
*115 (SaComponent
uid 694,0
optionalChildren [
*116 (CptPort
uid 678,0
ps "OnEdgeStrategy"
shape (Triangle
uid 679,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "52250,40625,53000,41375"
)
tg (CPTG
uid 680,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 681,0
va (VaSet
font "arial,8,0"
)
xt "54000,40500,59500,41500"
st "a : (size - 1:0)"
blo "54000,41300"
)
)
thePort (LogicalPort
decl (Decl
n "a"
t "std_logic_vector"
b "(size - 1 DOWNTO 0)"
o 1
)
)
)
*117 (CptPort
uid 682,0
ps "OnEdgeStrategy"
shape (Triangle
uid 683,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "52250,41625,53000,42375"
)
tg (CPTG
uid 684,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 685,0
va (VaSet
font "arial,8,0"
)
xt "54000,41500,59500,42500"
st "b : (size - 1:0)"
blo "54000,42300"
)
)
thePort (LogicalPort
decl (Decl
n "b"
t "std_logic_vector"
b "(size - 1 DOWNTO 0)"
o 2
)
)
)
*118 (CptPort
uid 686,0
ps "OnEdgeStrategy"
shape (Triangle
uid 687,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "67000,40625,67750,41375"
)
tg (CPTG
uid 688,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 689,0
va (VaSet
font "arial,8,0"
)
xt "60500,40500,66000,41500"
st "o : (size - 1:0)"
ju 2
blo "66000,41300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "o"
t "std_logic_vector"
b "(size - 1 DOWNTO 0)"
o 3
)
)
)
*119 (CptPort
uid 690,0
ps "OnEdgeStrategy"
shape (Triangle
uid 691,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "52250,42625,53000,43375"
)
tg (CPTG
uid 692,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 693,0
va (VaSet
font "arial,8,0"
)
xt "54000,42500,55400,43500"
st "sel"
blo "54000,43300"
)
)
thePort (LogicalPort
decl (Decl
n "sel"
t "std_logic"
o 4
)
)
)
]
shape (Rectangle
uid 695,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "53000,40000,67000,44000"
)
ttg (MlTextGroup
uid 696,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*120 (Text
uid 697,0
va (VaSet
font "arial,8,1"
)
xt "55800,44000,64200,45000"
st "ADD_SingleCycle_lib"
blo "55800,44800"
tm "BdLibraryNameMgr"
)
*121 (Text
uid 698,0
va (VaSet
font "arial,8,1"
)
xt "55800,45000,59400,46000"
st "mux2to1"
blo "55800,45800"
tm "CptNameMgr"
)
*122 (Text
uid 699,0
va (VaSet
font "arial,8,1"
)
xt "55800,46000,57600,47000"
st "U_8"
blo "55800,46800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 700,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 701,0
text (MLText
uid 702,0
va (VaSet
font "Courier New,8,0"
)
xt "53000,39200,68000,40000"
st "size = 16    ( POSITIVE )  "
)
header ""
)
elements [
(GiElement
name "size"
type "POSITIVE"
value "16"
)
]
)
viewicon (ZoomableIcon
uid 703,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "53250,42250,54750,43750"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
ordering 1
viewiconposition 0
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
*123 (Net
uid 704,0
decl (Decl
n "wd"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 9
suid 24,0
)
declText (MLText
uid 705,0
va (VaSet
font "Courier New,8,0"
)
xt "198000,-4000,226000,-3200"
st "SIGNAL wd            : std_logic_vector(15 DOWNTO 0)"
)
)
*124 (SaComponent
uid 726,0
optionalChildren [
*125 (CptPort
uid 710,0
ps "OnEdgeStrategy"
shape (Triangle
uid 711,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "87250,27625,88000,28375"
)
tg (CPTG
uid 712,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 713,0
va (VaSet
font "arial,8,0"
)
xt "89000,27500,93600,28500"
st "inst : (15:0)"
blo "89000,28300"
)
)
thePort (LogicalPort
decl (Decl
n "inst"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 1
)
)
)
*126 (CptPort
uid 714,0
ps "OnEdgeStrategy"
shape (Triangle
uid 715,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "103000,27625,103750,28375"
)
tg (CPTG
uid 716,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 717,0
va (VaSet
font "arial,8,0"
)
xt "95800,27500,102000,28500"
st "ZEXT_L : (15:0)"
ju 2
blo "102000,28300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "ZEXT_L"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 2
)
)
)
*127 (CptPort
uid 718,0
ps "OnEdgeStrategy"
shape (Triangle
uid 719,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "103000,28625,103750,29375"
)
tg (CPTG
uid 720,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 721,0
va (VaSet
font "arial,8,0"
)
xt "95600,28500,102000,29500"
st "ZEXT_R : (15:0)"
ju 2
blo "102000,29300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "ZEXT_R"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 3
)
)
)
*128 (CptPort
uid 722,0
ps "OnEdgeStrategy"
shape (Triangle
uid 723,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "103000,29625,103750,30375"
)
tg (CPTG
uid 724,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 725,0
va (VaSet
font "arial,8,0"
)
xt "96600,29500,102000,30500"
st "SEXT : (15:0)"
ju 2
blo "102000,30300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "SEXT"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 4
)
)
)
]
shape (Rectangle
uid 727,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "88000,27000,103000,31000"
)
ttg (MlTextGroup
uid 728,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*129 (Text
uid 729,0
va (VaSet
font "arial,8,1"
)
xt "90800,31000,99200,32000"
st "ADD_SingleCycle_lib"
blo "90800,31800"
tm "BdLibraryNameMgr"
)
*130 (Text
uid 730,0
va (VaSet
font "arial,8,1"
)
xt "90800,32000,96200,33000"
st "Extendblock"
blo "90800,32800"
tm "CptNameMgr"
)
*131 (Text
uid 731,0
va (VaSet
font "arial,8,1"
)
xt "90800,33000,92600,34000"
st "U_9"
blo "90800,33800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 732,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 733,0
text (MLText
uid 734,0
va (VaSet
font "Courier New,8,0"
)
xt "95000,27000,95000,27000"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
uid 735,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "88250,29250,89750,30750"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
ordering 1
viewiconposition 0
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
*132 (SaComponent
uid 776,0
optionalChildren [
*133 (CptPort
uid 752,0
ps "OnEdgeStrategy"
shape (Triangle
uid 753,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "121250,17625,122000,18375"
)
tg (CPTG
uid 754,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 755,0
va (VaSet
font "arial,8,0"
)
xt "123000,17500,128500,18500"
st "a : (size - 1:0)"
blo "123000,18300"
)
)
thePort (LogicalPort
decl (Decl
n "a"
t "std_logic_vector"
b "(size - 1 DOWNTO 0)"
o 1
)
)
)
*134 (CptPort
uid 756,0
ps "OnEdgeStrategy"
shape (Triangle
uid 757,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "121250,18625,122000,19375"
)
tg (CPTG
uid 758,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 759,0
va (VaSet
font "arial,8,0"
)
xt "123000,18500,128500,19500"
st "b : (size - 1:0)"
blo "123000,19300"
)
)
thePort (LogicalPort
decl (Decl
n "b"
t "std_logic_vector"
b "(size - 1 DOWNTO 0)"
o 2
)
)
)
*135 (CptPort
uid 760,0
ps "OnEdgeStrategy"
shape (Triangle
uid 761,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "121250,19625,122000,20375"
)
tg (CPTG
uid 762,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 763,0
va (VaSet
font "arial,8,0"
)
xt "123000,19500,128500,20500"
st "c : (size - 1:0)"
blo "123000,20300"
)
)
thePort (LogicalPort
decl (Decl
n "c"
t "std_logic_vector"
b "(size - 1 DOWNTO 0)"
o 3
)
)
)
*136 (CptPort
uid 764,0
ps "OnEdgeStrategy"
shape (Triangle
uid 765,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "121250,20625,122000,21375"
)
tg (CPTG
uid 766,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 767,0
va (VaSet
font "arial,8,0"
)
xt "123000,20500,128500,21500"
st "d : (size - 1:0)"
blo "123000,21300"
)
)
thePort (LogicalPort
decl (Decl
n "d"
t "std_logic_vector"
b "(size - 1 DOWNTO 0)"
o 4
)
)
)
*137 (CptPort
uid 768,0
ps "OnEdgeStrategy"
shape (Triangle
uid 769,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "138000,17625,138750,18375"
)
tg (CPTG
uid 770,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 771,0
va (VaSet
font "arial,8,0"
)
xt "131500,17500,137000,18500"
st "o : (size - 1:0)"
ju 2
blo "137000,18300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "o"
t "std_logic_vector"
b "(size - 1 DOWNTO 0)"
o 5
)
)
)
*138 (CptPort
uid 772,0
ps "OnEdgeStrategy"
shape (Triangle
uid 773,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "121250,21625,122000,22375"
)
tg (CPTG
uid 774,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 775,0
va (VaSet
font "arial,8,0"
)
xt "123000,21500,127000,22500"
st "sel : (1:0)"
blo "123000,22300"
)
)
thePort (LogicalPort
decl (Decl
n "sel"
t "std_logic_vector"
b "(1 DOWNTO 0)"
o 6
)
)
)
]
shape (Rectangle
uid 777,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "122000,17000,138000,25000"
)
ttg (MlTextGroup
uid 778,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*139 (Text
uid 779,0
va (VaSet
font "arial,8,1"
)
xt "124800,23000,133200,24000"
st "ADD_SingleCycle_lib"
blo "124800,23800"
tm "BdLibraryNameMgr"
)
*140 (Text
uid 780,0
va (VaSet
font "arial,8,1"
)
xt "124800,24000,128400,25000"
st "mux4to1"
blo "124800,24800"
tm "CptNameMgr"
)
*141 (Text
uid 781,0
va (VaSet
font "arial,8,1"
)
xt "124800,25000,127000,26000"
st "U_10"
blo "124800,25800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 782,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 783,0
text (MLText
uid 784,0
va (VaSet
font "Courier New,8,0"
)
xt "122000,16200,137000,17000"
st "size = 16    ( POSITIVE )  "
)
header ""
)
elements [
(GiElement
name "size"
type "POSITIVE"
value "16"
)
]
)
viewicon (ZoomableIcon
uid 785,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "122250,23250,123750,24750"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
ordering 1
viewiconposition 0
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
*142 (SaComponent
uid 810,0
optionalChildren [
*143 (CptPort
uid 786,0
ps "OnEdgeStrategy"
shape (Triangle
uid 787,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "121250,46625,122000,47375"
)
tg (CPTG
uid 788,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 789,0
va (VaSet
font "arial,8,0"
)
xt "123000,46500,128500,47500"
st "a : (size - 1:0)"
blo "123000,47300"
)
)
thePort (LogicalPort
decl (Decl
n "a"
t "std_logic_vector"
b "(size - 1 DOWNTO 0)"
o 1
)
)
)
*144 (CptPort
uid 790,0
ps "OnEdgeStrategy"
shape (Triangle
uid 791,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "121250,47625,122000,48375"
)
tg (CPTG
uid 792,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 793,0
va (VaSet
font "arial,8,0"
)
xt "123000,47500,128500,48500"
st "b : (size - 1:0)"
blo "123000,48300"
)
)
thePort (LogicalPort
decl (Decl
n "b"
t "std_logic_vector"
b "(size - 1 DOWNTO 0)"
o 2
)
)
)
*145 (CptPort
uid 794,0
ps "OnEdgeStrategy"
shape (Triangle
uid 795,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "121250,48625,122000,49375"
)
tg (CPTG
uid 796,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 797,0
va (VaSet
font "arial,8,0"
)
xt "123000,48500,128500,49500"
st "c : (size - 1:0)"
blo "123000,49300"
)
)
thePort (LogicalPort
decl (Decl
n "c"
t "std_logic_vector"
b "(size - 1 DOWNTO 0)"
o 3
)
)
)
*146 (CptPort
uid 798,0
ps "OnEdgeStrategy"
shape (Triangle
uid 799,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "121250,49625,122000,50375"
)
tg (CPTG
uid 800,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 801,0
va (VaSet
font "arial,8,0"
)
xt "123000,49500,128500,50500"
st "d : (size - 1:0)"
blo "123000,50300"
)
)
thePort (LogicalPort
decl (Decl
n "d"
t "std_logic_vector"
b "(size - 1 DOWNTO 0)"
o 4
)
)
)
*147 (CptPort
uid 802,0
ps "OnEdgeStrategy"
shape (Triangle
uid 803,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "138000,46625,138750,47375"
)
tg (CPTG
uid 804,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 805,0
va (VaSet
font "arial,8,0"
)
xt "131500,46500,137000,47500"
st "o : (size - 1:0)"
ju 2
blo "137000,47300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "o"
t "std_logic_vector"
b "(size - 1 DOWNTO 0)"
o 5
)
)
)
*148 (CptPort
uid 806,0
ps "OnEdgeStrategy"
shape (Triangle
uid 807,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "121250,50625,122000,51375"
)
tg (CPTG
uid 808,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 809,0
va (VaSet
font "arial,8,0"
)
xt "123000,50500,127000,51500"
st "sel : (1:0)"
blo "123000,51300"
)
)
thePort (LogicalPort
decl (Decl
n "sel"
t "std_logic_vector"
b "(1 DOWNTO 0)"
o 6
)
)
)
]
shape (Rectangle
uid 811,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "122000,46000,138000,54000"
)
ttg (MlTextGroup
uid 812,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*149 (Text
uid 813,0
va (VaSet
font "arial,8,1"
)
xt "124800,52000,133200,53000"
st "ADD_SingleCycle_lib"
blo "124800,52800"
tm "BdLibraryNameMgr"
)
*150 (Text
uid 814,0
va (VaSet
font "arial,8,1"
)
xt "124800,53000,128400,54000"
st "mux4to1"
blo "124800,53800"
tm "CptNameMgr"
)
*151 (Text
uid 815,0
va (VaSet
font "arial,8,1"
)
xt "124800,54000,127000,55000"
st "U_11"
blo "124800,54800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 816,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 817,0
text (MLText
uid 818,0
va (VaSet
font "Courier New,8,0"
)
xt "122000,45200,137000,46000"
st "size = 16    ( POSITIVE )  "
)
header ""
)
elements [
(GiElement
name "size"
type "POSITIVE"
value "16"
)
]
)
viewicon (ZoomableIcon
uid 819,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "122250,52250,123750,53750"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
ordering 1
viewiconposition 0
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
*152 (Net
uid 820,0
decl (Decl
n "rd0"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 10
suid 26,0
)
declText (MLText
uid 821,0
va (VaSet
font "Courier New,8,0"
)
xt "198000,-6400,226000,-5600"
st "SIGNAL rd0           : std_logic_vector(15 DOWNTO 0)"
)
)
*153 (Net
uid 862,0
decl (Decl
n "ZEXT_R"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 11
suid 31,0
)
declText (MLText
uid 863,0
va (VaSet
font "Courier New,8,0"
)
xt "198000,-28800,226000,-28000"
st "SIGNAL ZEXT_R        : std_logic_vector(15 DOWNTO 0)"
)
)
*154 (Net
uid 880,0
decl (Decl
n "SEXT"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 12
suid 34,0
)
declText (MLText
uid 881,0
va (VaSet
font "Courier New,8,0"
)
xt "198000,-30400,226000,-29600"
st "SIGNAL SEXT          : std_logic_vector(15 DOWNTO 0)"
)
)
*155 (Net
uid 886,0
decl (Decl
n "ZEXT_L"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 13
suid 35,0
)
declText (MLText
uid 887,0
va (VaSet
font "Courier New,8,0"
)
xt "198000,-29600,226000,-28800"
st "SIGNAL ZEXT_L        : std_logic_vector(15 DOWNTO 0)"
)
)
*156 (Net
uid 892,0
decl (Decl
n "rd1"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 14
suid 36,0
)
declText (MLText
uid 893,0
va (VaSet
font "Courier New,8,0"
)
xt "198000,-5600,226000,-4800"
st "SIGNAL rd1           : std_logic_vector(15 DOWNTO 0)"
)
)
*157 (MWC
uid 935,0
optionalChildren [
*158 (CptPort
uid 926,0
optionalChildren [
*159 (Line
uid 930,0
layer 5
sl 0
va (VaSet
vasetType 3
lineWidth 2
)
xt "102000,49000,102000,49000"
pts [
"102000,49000"
"102000,49000"
]
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 927,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,65535"
)
xt "102000,48625,102750,49375"
)
tg (CPTG
uid 928,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 929,0
sl 0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "102991,48544,104791,49544"
st "dout"
ju 2
blo "104791,49344"
)
s (Text
uid 944,0
sl 0
va (VaSet
font "arial,8,0"
)
xt "104791,49544,104791,49544"
ju 2
blo "104791,49544"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "dout"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 15
suid 1,0
)
)
)
*160 (CommentGraphic
uid 931,0
shape (PolyLine2D
pts [
"102000,49000"
"100000,49000"
]
uid 932,0
layer 0
sl 0
va (VaSet
vasetType 1
transparent 1
fg "49152,49152,49152"
lineColor "26368,26368,26368"
lineWidth 2
)
xt "100000,49000,102000,49000"
)
oxt "6000,7000,8000,7000"
)
*161 (CommentGraphic
uid 933,0
shape (PolyLine2D
pts [
"100000,48000"
"100000,50000"
]
uid 934,0
layer 0
sl 0
va (VaSet
vasetType 1
transparent 1
fg "49152,49152,49152"
lineColor "26368,26368,26368"
lineWidth 2
)
xt "100000,48000,100000,50000"
)
oxt "6000,6000,6000,8000"
)
]
shape (Rectangle
uid 936,0
va (VaSet
vasetType 1
transparent 1
fg "0,65535,0"
lineColor "65535,65535,65535"
lineWidth -1
)
xt "100000,48000,102000,50000"
fos 1
)
showPorts 0
oxt "6000,6000,8000,8000"
ttg (MlTextGroup
uid 937,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*162 (Text
uid 938,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "99350,49100,104150,50100"
st "moduleware"
blo "99350,49900"
)
*163 (Text
uid 939,0
va (VaSet
font "arial,8,0"
)
xt "99350,50100,102450,51100"
st "constval"
blo "99350,50900"
)
*164 (Text
uid 940,0
va (VaSet
font "arial,8,0"
)
xt "99350,51100,101550,52100"
st "U_12"
blo "99350,51900"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 941,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 942,0
text (MLText
uid 943,0
va (VaSet
font "arial,8,0"
)
xt "93000,28400,93000,28400"
)
header ""
)
elements [
]
)
sed 1
awe 1
portVis (PortSigDisplay
disp 1
sN 0
sTC 0
selT 0
)
prms (Property
optionalChildren [
*165 (Property
pclass "param"
pname "value"
pvalue "0000000000000000"
ptn "String"
)
]
pclass "params"
pname "params"
ptn "String"
)
visOptions (mwParamsVisibilityOptions
)
)
*166 (SaComponent
uid 975,0
optionalChildren [
*167 (CptPort
uid 951,0
ps "OnEdgeStrategy"
shape (Triangle
uid 952,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "153250,19625,154000,20375"
)
tg (CPTG
uid 953,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 954,0
va (VaSet
font "arial,8,0"
)
xt "155000,19500,158700,20500"
st "x : (15:0)"
blo "155000,20300"
)
)
thePort (LogicalPort
decl (Decl
n "x"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 1
)
)
)
*168 (CptPort
uid 955,0
ps "OnEdgeStrategy"
shape (Triangle
uid 956,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "153250,20625,154000,21375"
)
tg (CPTG
uid 957,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 958,0
va (VaSet
font "arial,8,0"
)
xt "155000,20500,158700,21500"
st "y : (15:0)"
blo "155000,21300"
)
)
thePort (LogicalPort
decl (Decl
n "y"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 2
)
)
)
*169 (CptPort
uid 959,0
ps "OnEdgeStrategy"
shape (Triangle
uid 960,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "153250,21625,154000,22375"
)
tg (CPTG
uid 961,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 962,0
va (VaSet
font "arial,8,0"
)
xt "155000,21500,158800,22500"
st "op : (5:0)"
blo "155000,22300"
)
)
thePort (LogicalPort
decl (Decl
n "op"
t "std_logic_vector"
b "(5 DOWNTO 0)"
o 3
)
)
)
*170 (CptPort
uid 963,0
ps "OnEdgeStrategy"
shape (Triangle
uid 964,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "153250,22625,154000,23375"
)
tg (CPTG
uid 965,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 966,0
va (VaSet
font "arial,8,0"
)
xt "155000,22500,156400,23500"
st "cin"
blo "155000,23300"
)
)
thePort (LogicalPort
decl (Decl
n "cin"
t "std_logic"
o 4
)
)
)
*171 (CptPort
uid 967,0
ps "OnEdgeStrategy"
shape (Triangle
uid 968,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "168000,19625,168750,20375"
)
tg (CPTG
uid 969,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 970,0
va (VaSet
font "arial,8,0"
)
xt "163200,19500,167000,20500"
st "z : (15:0)"
ju 2
blo "167000,20300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "z"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 5
)
)
)
*172 (CptPort
uid 971,0
ps "OnEdgeStrategy"
shape (Triangle
uid 972,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "168000,20625,168750,21375"
)
tg (CPTG
uid 973,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 974,0
va (VaSet
font "arial,8,0"
)
xt "161200,20500,167000,21500"
st "ccvector : (3:0)"
ju 2
blo "167000,21300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "ccvector"
t "std_logic_vector"
b "(3 DOWNTO 0)"
o 6
)
)
)
]
shape (Rectangle
uid 976,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "154000,19000,168000,26000"
)
ttg (MlTextGroup
uid 977,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*173 (Text
uid 978,0
va (VaSet
font "arial,8,1"
)
xt "156300,24000,164700,25000"
st "ADD_SingleCycle_lib"
blo "156300,24800"
tm "BdLibraryNameMgr"
)
*174 (Text
uid 979,0
va (VaSet
font "arial,8,1"
)
xt "156300,25000,157800,26000"
st "alu"
blo "156300,25800"
tm "CptNameMgr"
)
*175 (Text
uid 980,0
va (VaSet
font "arial,8,1"
)
xt "156300,26000,158500,27000"
st "U_13"
blo "156300,26800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 981,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 982,0
text (MLText
uid 983,0
va (VaSet
font "Courier New,8,0"
)
xt "160500,19000,160500,19000"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
uid 984,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "154250,24250,155750,25750"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
ordering 1
viewiconposition 0
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
*176 (Net
uid 985,0
decl (Decl
n "dout1"
t "std_logic_vector"
b "(5 DOWNTO 0)"
o 16
suid 40,0
)
declText (MLText
uid 986,0
va (VaSet
font "Courier New,8,0"
)
xt "198000,-15200,225500,-14400"
st "SIGNAL dout1         : std_logic_vector(5 DOWNTO 0)"
)
)
*177 (MWC
uid 1010,0
optionalChildren [
*178 (CptPort
uid 1001,0
optionalChildren [
*179 (Line
uid 1005,0
layer 5
sl 0
va (VaSet
vasetType 3
lineWidth 2
)
xt "137000,37000,137000,37000"
pts [
"137000,37000"
"137000,37000"
]
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 1002,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,65535"
)
xt "137000,36625,137750,37375"
)
tg (CPTG
uid 1003,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1004,0
sl 0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "137991,36544,139791,37544"
st "dout"
ju 2
blo "139791,37344"
)
s (Text
uid 1019,0
sl 0
va (VaSet
font "arial,8,0"
)
xt "139791,37544,139791,37544"
ju 2
blo "139791,37544"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "dout"
t "std_logic"
o 15
suid 1,0
)
)
)
*180 (CommentGraphic
uid 1006,0
shape (PolyLine2D
pts [
"137000,37000"
"135000,37000"
]
uid 1007,0
layer 0
sl 0
va (VaSet
vasetType 1
transparent 1
fg "49152,49152,49152"
lineColor "26368,26368,26368"
lineWidth 2
)
xt "135000,37000,137000,37000"
)
oxt "6000,7000,8000,7000"
)
*181 (CommentGraphic
uid 1008,0
shape (PolyLine2D
pts [
"135000,36000"
"135000,38000"
]
uid 1009,0
layer 0
sl 0
va (VaSet
vasetType 1
transparent 1
fg "49152,49152,49152"
lineColor "26368,26368,26368"
lineWidth 2
)
xt "135000,36000,135000,38000"
)
oxt "6000,6000,6000,8000"
)
]
shape (Rectangle
uid 1011,0
va (VaSet
vasetType 1
transparent 1
fg "0,65535,0"
lineColor "65535,65535,65535"
lineWidth -1
)
xt "135000,36000,137000,38000"
fos 1
)
showPorts 0
oxt "6000,6000,8000,8000"
ttg (MlTextGroup
uid 1012,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*182 (Text
uid 1013,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "134350,37100,139150,38100"
st "moduleware"
blo "134350,37900"
)
*183 (Text
uid 1014,0
va (VaSet
font "arial,8,0"
)
xt "134350,38100,137450,39100"
st "constval"
blo "134350,38900"
)
*184 (Text
uid 1015,0
va (VaSet
font "arial,8,0"
)
xt "134350,39100,136550,40100"
st "U_14"
blo "134350,39900"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 1016,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 1017,0
text (MLText
uid 1018,0
va (VaSet
font "arial,8,0"
)
xt "128000,16400,128000,16400"
)
header ""
)
elements [
]
)
sed 1
awe 1
portVis (PortSigDisplay
disp 1
sN 0
sTC 0
selT 0
)
prms (Property
pclass "params"
pname "params"
ptn "String"
)
visOptions (mwParamsVisibilityOptions
)
)
*185 (Net
uid 1038,0
decl (Decl
n "zero"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 15
suid 45,0
)
declText (MLText
uid 1039,0
va (VaSet
font "Courier New,8,0"
)
xt "198000,-1600,226000,-800"
st "SIGNAL zero          : std_logic_vector(15 DOWNTO 0)"
)
)
*186 (Net
uid 1040,0
decl (Decl
n "LEFT"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 18
suid 46,0
)
declText (MLText
uid 1041,0
va (VaSet
font "Courier New,8,0"
)
xt "198000,-38400,226000,-37600"
st "SIGNAL LEFT          : std_logic_vector(15 DOWNTO 0)"
)
)
*187 (Net
uid 1046,0
decl (Decl
n "cin"
t "std_logic"
o 15
suid 49,0
)
declText (MLText
uid 1047,0
va (VaSet
font "Courier New,8,0"
)
xt "198000,-23200,215500,-22400"
st "SIGNAL cin           : std_logic"
)
)
*188 (SaComponent
uid 1068,0
optionalChildren [
*189 (CptPort
uid 1048,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1049,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "176250,20625,177000,21375"
)
tg (CPTG
uid 1050,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1051,0
va (VaSet
font "arial,8,0"
)
xt "178000,20500,181000,21500"
st "a : (3:0)"
blo "178000,21300"
)
)
thePort (LogicalPort
decl (Decl
n "a"
t "std_logic_vector"
b "(3 DOWNTO 0)"
o 1
)
)
)
*190 (CptPort
uid 1052,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1053,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "190000,20625,190750,21375"
)
tg (CPTG
uid 1054,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1055,0
va (VaSet
font "arial,8,0"
)
xt "186000,20500,189000,21500"
st "b : (3:0)"
ju 2
blo "189000,21300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "b"
t "std_logic_vector"
b "(3 DOWNTO 0)"
o 2
)
)
)
*191 (CptPort
uid 1056,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1057,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "176250,21625,177000,22375"
)
tg (CPTG
uid 1058,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1059,0
va (VaSet
font "arial,8,0"
)
xt "178000,21500,178800,22500"
st "c"
blo "178000,22300"
)
)
thePort (LogicalPort
decl (Decl
n "c"
t "std_logic"
o 3
)
)
)
*192 (CptPort
uid 1060,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1061,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "176250,22625,177000,23375"
)
tg (CPTG
uid 1062,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1063,0
va (VaSet
font "arial,8,0"
)
xt "178000,22500,178800,23500"
st "e"
blo "178000,23300"
)
)
thePort (LogicalPort
decl (Decl
n "e"
t "std_logic"
o 4
)
)
)
*193 (CptPort
uid 1064,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1065,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "176250,23625,177000,24375"
)
tg (CPTG
uid 1066,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1067,0
va (VaSet
font "arial,8,0"
)
xt "178000,23500,179300,24500"
st "rst"
blo "178000,24300"
)
)
thePort (LogicalPort
decl (Decl
n "rst"
t "std_logic"
o 5
)
)
)
]
shape (Rectangle
uid 1069,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "177000,20000,190000,27000"
)
ttg (MlTextGroup
uid 1070,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*194 (Text
uid 1071,0
va (VaSet
font "arial,8,1"
)
xt "177300,25000,185700,26000"
st "ADD_SingleCycle_lib"
blo "177300,25800"
tm "BdLibraryNameMgr"
)
*195 (Text
uid 1072,0
va (VaSet
font "arial,8,1"
)
xt "177300,26000,180400,27000"
st "CCReg"
blo "177300,26800"
tm "CptNameMgr"
)
*196 (Text
uid 1073,0
va (VaSet
font "arial,8,1"
)
xt "177300,27000,179500,28000"
st "U_15"
blo "177300,27800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 1074,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 1075,0
text (MLText
uid 1076,0
va (VaSet
font "Courier New,8,0"
)
xt "181500,20000,181500,20000"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
uid 1077,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "177250,25250,178750,26750"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
ordering 1
viewiconposition 0
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
*197 (Net
uid 1096,0
decl (Decl
n "ccvector"
t "std_logic_vector"
b "(3 DOWNTO 0)"
o 20
suid 53,0
)
declText (MLText
uid 1097,0
va (VaSet
font "Courier New,8,0"
)
xt "198000,-24000,225500,-23200"
st "SIGNAL ccvector      : std_logic_vector(3 DOWNTO 0)"
)
)
*198 (MWC
uid 1111,0
optionalChildren [
*199 (CptPort
uid 1102,0
optionalChildren [
*200 (Line
uid 1106,0
layer 5
sl 0
va (VaSet
vasetType 3
)
xt "170000,28000,170000,28000"
pts [
"170000,28000"
"170000,28000"
]
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 1103,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,65535"
)
xt "170000,27625,170750,28375"
)
tg (CPTG
uid 1104,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1105,0
sl 0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "170991,27544,172791,28544"
st "dout"
ju 2
blo "172791,28344"
)
s (Text
uid 1120,0
sl 0
va (VaSet
font "arial,8,0"
)
xt "172791,28544,172791,28544"
ju 2
blo "172791,28544"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "dout"
t "std_logic"
o 38
suid 1,0
)
)
)
*201 (CommentGraphic
uid 1107,0
shape (PolyLine2D
pts [
"170000,28000"
"168000,28000"
]
uid 1108,0
layer 0
sl 0
va (VaSet
vasetType 1
transparent 1
fg "49152,49152,49152"
lineColor "26368,26368,26368"
lineWidth 2
)
xt "168000,28000,170000,28000"
)
oxt "6000,7000,8000,7000"
)
*202 (CommentGraphic
uid 1109,0
shape (PolyLine2D
pts [
"168000,27000"
"168000,29000"
]
uid 1110,0
layer 0
sl 0
va (VaSet
vasetType 1
transparent 1
fg "49152,49152,49152"
lineColor "26368,26368,26368"
lineWidth 2
)
xt "168000,27000,168000,29000"
)
oxt "6000,6000,6000,8000"
)
]
shape (Rectangle
uid 1112,0
va (VaSet
vasetType 1
transparent 1
fg "0,65535,0"
lineColor "65535,65535,65535"
lineWidth -1
)
xt "168000,27000,170000,29000"
fos 1
)
showPorts 0
oxt "6000,6000,8000,8000"
ttg (MlTextGroup
uid 1113,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*203 (Text
uid 1114,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "167350,28100,172150,29100"
st "moduleware"
blo "167350,28900"
)
*204 (Text
uid 1115,0
va (VaSet
font "arial,8,0"
)
xt "167350,29100,170450,30100"
st "constval"
blo "167350,29900"
)
*205 (Text
uid 1116,0
va (VaSet
font "arial,8,0"
)
xt "167350,30100,169550,31100"
st "U_16"
blo "167350,30900"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 1117,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 1118,0
text (MLText
uid 1119,0
va (VaSet
font "arial,8,0"
)
xt "161000,7400,161000,7400"
)
header ""
)
elements [
]
)
sed 1
awe 1
portVis (PortSigDisplay
disp 1
sN 0
sTC 0
selT 0
)
prms (Property
optionalChildren [
*206 (Property
pclass "param"
pname "value"
pvalue "1"
ptn "String"
)
]
pclass "params"
pname "params"
ptn "String"
)
visOptions (mwParamsVisibilityOptions
)
)
*207 (Net
uid 1127,0
decl (Decl
n "ConditionCode"
t "std_logic_vector"
b "(3 DOWNTO 0)"
o 22
suid 55,0
)
declText (MLText
uid 1128,0
va (VaSet
font "Courier New,8,0"
)
xt "198000,-39200,225500,-38400"
st "SIGNAL ConditionCode : std_logic_vector(3 DOWNTO 0)"
)
)
*208 (Net
uid 1135,0
decl (Decl
n "ALU_L_mux"
t "std_logic_vector"
b "(1 DOWNTO 0)"
o 23
suid 56,0
)
declText (MLText
uid 1136,0
va (VaSet
font "Courier New,8,0"
)
xt "198000,-42400,225500,-41600"
st "SIGNAL ALU_L_mux     : std_logic_vector(1 DOWNTO 0)"
)
)
*209 (Net
uid 1141,0
decl (Decl
n "RIGHT"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 18
suid 57,0
)
declText (MLText
uid 1142,0
va (VaSet
font "Courier New,8,0"
)
xt "198000,-31200,226000,-30400"
st "SIGNAL RIGHT         : std_logic_vector(15 DOWNTO 0)"
)
)
*210 (Net
uid 1143,0
decl (Decl
n "ALU_R_mux"
t "std_logic_vector"
b "(1 DOWNTO 0)"
o 24
suid 58,0
)
declText (MLText
uid 1144,0
va (VaSet
font "Courier New,8,0"
)
xt "198000,-41600,225500,-40800"
st "SIGNAL ALU_R_mux     : std_logic_vector(1 DOWNTO 0)"
)
)
*211 (Net
uid 1149,0
decl (Decl
n "PC_mux"
t "std_logic_vector"
b "(1 DOWNTO 0)"
o 25
suid 59,0
)
declText (MLText
uid 1150,0
va (VaSet
font "Courier New,8,0"
)
xt "198000,-34400,225500,-33600"
st "SIGNAL PC_mux        : std_logic_vector(1 DOWNTO 0)"
)
)
*212 (Net
uid 1203,0
decl (Decl
n "RF_en"
t "std_logic"
o 26
suid 66,0
)
declText (MLText
uid 1204,0
va (VaSet
font "Courier New,8,0"
)
xt "198000,-32800,215500,-32000"
st "SIGNAL RF_en         : std_logic"
)
)
*213 (Net
uid 1217,0
decl (Decl
n "RF_mux"
t "std_logic"
o 27
suid 68,0
)
declText (MLText
uid 1218,0
va (VaSet
font "Courier New,8,0"
)
xt "198000,-32000,215500,-31200"
st "SIGNAL RF_mux        : std_logic"
)
)
*214 (Net
uid 1249,0
decl (Decl
n "ALUout"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 28
suid 72,0
)
declText (MLText
uid 1250,0
va (VaSet
font "Courier New,8,0"
)
xt "198000,-40800,226000,-40000"
st "SIGNAL ALUout        : std_logic_vector(15 DOWNTO 0)"
)
)
*215 (SaComponent
uid 1325,0
optionalChildren [
*216 (CptPort
uid 1257,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1258,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "55250,77625,56000,78375"
)
tg (CPTG
uid 1259,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1260,0
va (VaSet
font "arial,8,0"
)
xt "57000,77500,59100,78500"
st "clock"
blo "57000,78300"
)
)
thePort (LogicalPort
decl (Decl
n "clock"
t "std_logic"
o 1
)
)
)
*217 (CptPort
uid 1261,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1262,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "55250,78625,56000,79375"
)
tg (CPTG
uid 1263,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1264,0
va (VaSet
font "arial,8,0"
)
xt "57000,78500,59400,79500"
st "dfilled"
blo "57000,79300"
)
)
thePort (LogicalPort
decl (Decl
n "dfilled"
t "std_logic"
o 2
)
)
)
*218 (CptPort
uid 1265,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1266,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "55250,79625,56000,80375"
)
tg (CPTG
uid 1267,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1268,0
va (VaSet
font "arial,8,0"
)
xt "57000,79500,59400,80500"
st "rw_en"
blo "57000,80300"
)
)
thePort (LogicalPort
decl (Decl
n "rw_en"
t "std_logic"
o 3
)
)
)
*219 (CptPort
uid 1269,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1270,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "55250,80625,56000,81375"
)
tg (CPTG
uid 1271,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1272,0
va (VaSet
font "arial,8,0"
)
xt "57000,80500,61000,81500"
st "dcache_en"
blo "57000,81300"
)
)
thePort (LogicalPort
decl (Decl
n "dcache_en"
t "std_logic"
o 4
)
)
)
*220 (CptPort
uid 1273,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1274,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "55250,81625,56000,82375"
)
tg (CPTG
uid 1275,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1276,0
va (VaSet
font "arial,8,0"
)
xt "57000,81500,64200,82500"
st "addrFromP : (15:0)"
blo "57000,82300"
)
)
thePort (LogicalPort
decl (Decl
n "addrFromP"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 5
)
)
)
*221 (CptPort
uid 1277,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1278,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "55250,82625,56000,83375"
)
tg (CPTG
uid 1279,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1280,0
va (VaSet
font "arial,8,0"
)
xt "57000,82500,64100,83500"
st "dataFromP : (15:0)"
blo "57000,83300"
)
)
thePort (LogicalPort
decl (Decl
n "dataFromP"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 6
)
)
)
*222 (CptPort
uid 1281,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1282,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "55250,83625,56000,84375"
)
tg (CPTG
uid 1283,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1284,0
va (VaSet
font "arial,8,0"
)
xt "57000,83500,65700,84500"
st "dataFromMem : (15:0)"
blo "57000,84300"
)
)
thePort (LogicalPort
decl (Decl
n "dataFromMem"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 7
)
)
)
*223 (CptPort
uid 1285,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1286,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "55250,84625,56000,85375"
)
tg (CPTG
uid 1287,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1288,0
va (VaSet
font "arial,8,0"
)
xt "57000,84500,65600,85500"
st "dataFromRam : (15:0)"
blo "57000,85300"
)
)
thePort (LogicalPort
decl (Decl
n "dataFromRam"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 8
)
)
)
*224 (CptPort
uid 1289,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1290,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "74000,77625,74750,78375"
)
tg (CPTG
uid 1291,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1292,0
va (VaSet
font "arial,8,0"
)
xt "66800,77500,73000,78500"
st "dataToP : (15:0)"
ju 2
blo "73000,78300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "dataToP"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 9
)
)
)
*225 (CptPort
uid 1293,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1294,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "74000,78625,74750,79375"
)
tg (CPTG
uid 1295,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1296,0
va (VaSet
font "arial,8,0"
)
xt "65500,78500,73000,79500"
st "addrToMem : (15:0)"
ju 2
blo "73000,79300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "addrToMem"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 10
)
)
)
*226 (CptPort
uid 1297,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1298,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "74000,79625,74750,80375"
)
tg (CPTG
uid 1299,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1300,0
va (VaSet
font "arial,8,0"
)
xt "65600,79500,73000,80500"
st "dataToMem : (15:0)"
ju 2
blo "73000,80300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "dataToMem"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 11
)
)
)
*227 (CptPort
uid 1301,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1302,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "74000,80625,74750,81375"
)
tg (CPTG
uid 1303,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1304,0
va (VaSet
font "arial,8,0"
)
xt "65700,80500,73000,81500"
st "dataToRam : (15:0)"
ju 2
blo "73000,81300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "dataToRam"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 12
)
)
)
*228 (CptPort
uid 1305,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1306,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "74000,81625,74750,82375"
)
tg (CPTG
uid 1307,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1308,0
va (VaSet
font "arial,8,0"
)
xt "66000,81500,73000,82500"
st "addrToRam : (3:0)"
ju 2
blo "73000,82300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "addrToRam"
t "std_logic_vector"
b "(3 DOWNTO 0)"
o 13
)
)
)
*229 (CptPort
uid 1309,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1310,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "74000,82625,74750,83375"
)
tg (CPTG
uid 1311,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1312,0
va (VaSet
font "arial,8,0"
)
xt "70500,82500,73000,83500"
st "ddelay"
ju 2
blo "73000,83300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "ddelay"
t "std_logic"
o 14
)
)
)
*230 (CptPort
uid 1313,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1314,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "74000,83625,74750,84375"
)
tg (CPTG
uid 1315,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1316,0
va (VaSet
font "arial,8,0"
)
xt "71100,83500,73000,84500"
st "rreq"
ju 2
blo "73000,84300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "rreq"
t "std_logic"
o 15
)
)
)
*231 (CptPort
uid 1317,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1318,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "74000,84625,74750,85375"
)
tg (CPTG
uid 1319,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1320,0
va (VaSet
font "arial,8,0"
)
xt "70900,84500,73000,85500"
st "wreq"
ju 2
blo "73000,85300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "wreq"
t "std_logic"
o 16
)
)
)
*232 (CptPort
uid 1321,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1322,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "74000,85625,74750,86375"
)
tg (CPTG
uid 1323,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1324,0
va (VaSet
font "arial,8,0"
)
xt "69300,85500,73000,86500"
st "ramrw_en"
ju 2
blo "73000,86300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "ramrw_en"
t "std_logic"
o 17
)
)
)
]
shape (Rectangle
uid 1326,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "56000,77000,74000,87000"
)
ttg (MlTextGroup
uid 1327,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*233 (Text
uid 1328,0
va (VaSet
font "arial,8,1"
)
xt "61300,87000,69700,88000"
st "ADD_SingleCycle_lib"
blo "61300,87800"
tm "BdLibraryNameMgr"
)
*234 (Text
uid 1329,0
va (VaSet
font "arial,8,1"
)
xt "61300,88000,69200,89000"
st "Data_StateMachine"
blo "61300,88800"
tm "CptNameMgr"
)
*235 (Text
uid 1330,0
va (VaSet
font "arial,8,1"
)
xt "61300,89000,63500,90000"
st "U_17"
blo "61300,89800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 1331,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 1332,0
text (MLText
uid 1333,0
va (VaSet
font "Courier New,8,0"
)
xt "65500,77000,65500,77000"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
uid 1334,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "56250,85250,57750,86750"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
ordering 1
viewiconposition 0
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
*236 (SaComponent
uid 1355,0
optionalChildren [
*237 (CptPort
uid 1335,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1336,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "91250,77625,92000,78375"
)
tg (CPTG
uid 1337,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1338,0
va (VaSet
font "arial,8,0"
)
xt "93000,77500,97500,78500"
st "addr : (3:0)"
blo "93000,78300"
)
)
thePort (LogicalPort
decl (Decl
n "addr"
t "std_logic_vector"
b "(3 DOWNTO 0)"
o 1
)
)
)
*238 (CptPort
uid 1339,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1340,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "91250,78625,92000,79375"
)
tg (CPTG
uid 1341,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1342,0
va (VaSet
font "arial,8,0"
)
xt "93000,78500,94300,79500"
st "clk"
blo "93000,79300"
)
)
thePort (LogicalPort
decl (Decl
n "clk"
t "std_logic"
o 2
)
)
)
*239 (CptPort
uid 1343,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1344,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "91250,79625,92000,80375"
)
tg (CPTG
uid 1345,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1346,0
va (VaSet
font "arial,8,0"
)
xt "93000,79500,97400,80500"
st "din : (15:0)"
blo "93000,80300"
)
)
thePort (LogicalPort
decl (Decl
n "din"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 3
)
)
)
*240 (CptPort
uid 1347,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1348,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "91250,80625,92000,81375"
)
tg (CPTG
uid 1349,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1350,0
va (VaSet
font "arial,8,0"
)
xt "93000,80500,94300,81500"
st "we"
blo "93000,81300"
)
)
thePort (LogicalPort
decl (Decl
n "we"
t "std_logic"
o 4
)
)
)
*241 (CptPort
uid 1351,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1352,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "108000,77625,108750,78375"
)
tg (CPTG
uid 1353,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1354,0
va (VaSet
font "arial,8,0"
)
xt "102200,77500,107000,78500"
st "dout : (15:0)"
ju 2
blo "107000,78300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "dout"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 5
)
)
)
]
shape (Rectangle
uid 1356,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "92000,77000,108000,85000"
)
ttg (MlTextGroup
uid 1357,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*242 (Text
uid 1358,0
va (VaSet
font "arial,8,1"
)
xt "93800,82000,102200,83000"
st "ADD_SingleCycle_lib"
blo "93800,82800"
tm "BdLibraryNameMgr"
)
*243 (Text
uid 1359,0
va (VaSet
font "arial,8,1"
)
xt "93800,83000,97900,84000"
st "cachedata"
blo "93800,83800"
tm "CptNameMgr"
)
*244 (Text
uid 1360,0
va (VaSet
font "arial,8,1"
)
xt "93800,84000,96000,85000"
st "U_18"
blo "93800,84800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 1361,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 1362,0
text (MLText
uid 1363,0
va (VaSet
font "Courier New,8,0"
)
xt "98000,77000,98000,77000"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
uid 1364,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "92250,83250,93750,84750"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
ordering 1
viewiconposition 0
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
*245 (Net
uid 1373,0
decl (Decl
n "addrToRam"
t "std_logic_vector"
b "(3 DOWNTO 0)"
o 29
suid 74,0
)
declText (MLText
uid 1374,0
va (VaSet
font "Courier New,8,0"
)
xt "198000,-24800,225500,-24000"
st "SIGNAL addrToRam     : std_logic_vector(3 DOWNTO 0)"
)
)
*246 (Net
uid 1379,0
decl (Decl
n "dataToRam"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 30
suid 75,0
)
declText (MLText
uid 1380,0
va (VaSet
font "Courier New,8,0"
)
xt "198000,-19200,226000,-18400"
st "SIGNAL dataToRam     : std_logic_vector(15 DOWNTO 0)"
)
)
*247 (Net
uid 1385,0
decl (Decl
n "dataToP"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 31
suid 76,0
)
declText (MLText
uid 1386,0
va (VaSet
font "Courier New,8,0"
)
xt "198000,-20000,226000,-19200"
st "SIGNAL dataToP       : std_logic_vector(15 DOWNTO 0)"
)
)
*248 (Net
uid 1391,0
decl (Decl
n "ramrw_en"
t "std_logic"
o 32
suid 77,0
)
declText (MLText
uid 1392,0
va (VaSet
font "Courier New,8,0"
)
xt "198000,-8000,215500,-7200"
st "SIGNAL ramrw_en      : std_logic"
)
)
*249 (Net
uid 1409,0
decl (Decl
n "ddataFromRam"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 33
suid 80,0
)
declText (MLText
uid 1410,0
va (VaSet
font "Courier New,8,0"
)
xt "198000,-17600,226000,-16800"
st "SIGNAL ddataFromRam  : std_logic_vector(15 DOWNTO 0)"
)
)
*250 (Net
uid 1411,0
decl (Decl
n "idataFromRam"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 6
suid 81,0
)
declText (MLText
uid 1412,0
va (VaSet
font "Courier New,8,0"
)
xt "198000,-14400,226000,-13600"
st "SIGNAL idataFromRam  : std_logic_vector(15 DOWNTO 0)"
)
)
*251 (Net
uid 1425,0
decl (Decl
n "Mem_en"
t "std_logic"
o 34
suid 82,0
)
declText (MLText
uid 1426,0
va (VaSet
font "Courier New,8,0"
)
xt "198000,-37600,215500,-36800"
st "SIGNAL Mem_en        : std_logic"
)
)
*252 (Net
uid 1437,0
decl (Decl
n "dcache_en"
t "std_logic"
o 35
suid 84,0
)
declText (MLText
uid 1438,0
va (VaSet
font "Courier New,8,0"
)
xt "198000,-18400,215500,-17600"
st "SIGNAL dcache_en     : std_logic"
)
)
*253 (Net
uid 1449,0
decl (Decl
n "ddelay"
t "std_logic"
o 36
suid 86,0
)
declText (MLText
uid 1450,0
va (VaSet
font "Courier New,8,0"
)
xt "198000,-16800,215500,-16000"
st "SIGNAL ddelay        : std_logic"
)
)
*254 (Net
uid 1461,0
decl (Decl
n "idelay"
t "std_logic"
o 37
suid 88,0
)
declText (MLText
uid 1462,0
va (VaSet
font "Courier New,8,0"
)
xt "198000,-13600,215500,-12800"
st "SIGNAL idelay        : std_logic"
)
)
*255 (MWC
uid 1476,0
optionalChildren [
*256 (CptPort
uid 1467,0
optionalChildren [
*257 (Line
uid 1471,0
layer 5
sl 0
va (VaSet
vasetType 3
)
xt "21000,24000,21000,24000"
pts [
"21000,24000"
"21000,24000"
]
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 1468,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,65535"
)
xt "21000,23625,21750,24375"
)
tg (CPTG
uid 1469,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1470,0
sl 0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "21991,23544,23791,24544"
st "dout"
ju 2
blo "23791,24344"
)
s (Text
uid 1485,0
sl 0
va (VaSet
font "arial,8,0"
)
xt "23791,24544,23791,24544"
ju 2
blo "23791,24544"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "dout"
t "std_logic"
o 38
suid 1,0
)
)
)
*258 (CommentGraphic
uid 1472,0
shape (PolyLine2D
pts [
"21000,24000"
"19000,24000"
]
uid 1473,0
layer 0
sl 0
va (VaSet
vasetType 1
transparent 1
fg "49152,49152,49152"
lineColor "26368,26368,26368"
lineWidth 2
)
xt "19000,24000,21000,24000"
)
oxt "6000,7000,8000,7000"
)
*259 (CommentGraphic
uid 1474,0
shape (PolyLine2D
pts [
"19000,23000"
"19000,25000"
]
uid 1475,0
layer 0
sl 0
va (VaSet
vasetType 1
transparent 1
fg "49152,49152,49152"
lineColor "26368,26368,26368"
lineWidth 2
)
xt "19000,23000,19000,25000"
)
oxt "6000,6000,6000,8000"
)
]
shape (Rectangle
uid 1477,0
va (VaSet
vasetType 1
transparent 1
fg "0,65535,0"
lineColor "65535,65535,65535"
lineWidth -1
)
xt "19000,23000,21000,25000"
fos 1
)
showPorts 0
oxt "6000,6000,8000,8000"
ttg (MlTextGroup
uid 1478,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*260 (Text
uid 1479,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "18350,24100,23150,25100"
st "moduleware"
blo "18350,24900"
)
*261 (Text
uid 1480,0
va (VaSet
font "arial,8,0"
)
xt "18350,25100,21450,26100"
st "constval"
blo "18350,25900"
)
*262 (Text
uid 1481,0
va (VaSet
font "arial,8,0"
)
xt "18350,26100,20550,27100"
st "U_19"
blo "18350,26900"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 1482,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 1483,0
text (MLText
uid 1484,0
va (VaSet
font "arial,8,0"
)
xt "12000,3400,12000,3400"
)
header ""
)
elements [
]
)
sed 1
awe 1
portVis (PortSigDisplay
disp 1
sN 0
sTC 0
selT 0
)
prms (Property
optionalChildren [
*263 (Property
pclass "param"
pname "value"
pvalue "1"
ptn "String"
)
]
pclass "params"
pname "params"
ptn "String"
)
visOptions (mwParamsVisibilityOptions
)
)
*264 (Net
uid 1494,0
decl (Decl
n "PC_en"
t "std_logic"
o 38
suid 91,0
)
declText (MLText
uid 1495,0
va (VaSet
font "Courier New,8,0"
)
xt "198000,-36000,215500,-35200"
st "SIGNAL PC_en         : std_logic"
)
)
*265 (Net
uid 1504,0
decl (Decl
n "CCR_en"
t "std_logic"
o 38
suid 94,0
)
declText (MLText
uid 1505,0
va (VaSet
font "Courier New,8,0"
)
xt "198000,-40000,215500,-39200"
st "SIGNAL CCR_en        : std_logic"
)
)
*266 (SaComponent
uid 1566,0
optionalChildren [
*267 (CptPort
uid 1506,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1507,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "162250,43625,163000,44375"
)
tg (CPTG
uid 1508,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1509,0
va (VaSet
font "arial,8,0"
)
xt "164000,43500,166100,44500"
st "clock"
blo "164000,44300"
)
)
thePort (LogicalPort
decl (Decl
n "clock"
t "std_logic"
o 1
)
)
)
*268 (CptPort
uid 1510,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1511,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "162250,44625,163000,45375"
)
tg (CPTG
uid 1512,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1513,0
va (VaSet
font "arial,8,0"
)
xt "164000,44500,165800,45500"
st "ireq"
blo "164000,45300"
)
)
thePort (LogicalPort
decl (Decl
n "ireq"
t "std_logic"
o 2
)
)
)
*269 (CptPort
uid 1514,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1515,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "162250,45625,163000,46375"
)
tg (CPTG
uid 1516,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1517,0
va (VaSet
font "arial,8,0"
)
xt "164000,45500,166100,46500"
st "wreq"
blo "164000,46300"
)
)
thePort (LogicalPort
decl (Decl
n "wreq"
t "std_logic"
o 3
)
)
)
*270 (CptPort
uid 1518,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1519,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "162250,46625,163000,47375"
)
tg (CPTG
uid 1520,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1521,0
va (VaSet
font "arial,8,0"
)
xt "164000,46500,165900,47500"
st "rreq"
blo "164000,47300"
)
)
thePort (LogicalPort
decl (Decl
n "rreq"
t "std_logic"
o 4
)
)
)
*271 (CptPort
uid 1522,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1523,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "162250,47625,163000,48375"
)
tg (CPTG
uid 1524,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1525,0
va (VaSet
font "arial,8,0"
)
xt "164000,47500,169400,48500"
st "ackFromMem"
blo "164000,48300"
)
)
thePort (LogicalPort
decl (Decl
n "ackFromMem"
t "std_logic"
o 5
)
)
)
*272 (CptPort
uid 1526,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1527,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "162250,48625,163000,49375"
)
tg (CPTG
uid 1528,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1529,0
va (VaSet
font "arial,8,0"
)
xt "164000,48500,172300,49500"
st "addrFromInst : (15:0)"
blo "164000,49300"
)
)
thePort (LogicalPort
decl (Decl
n "addrFromInst"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 6
)
)
)
*273 (CptPort
uid 1530,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1531,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "162250,49625,163000,50375"
)
tg (CPTG
uid 1532,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1533,0
va (VaSet
font "arial,8,0"
)
xt "164000,49500,172700,50500"
st "addrFromData : (15:0)"
blo "164000,50300"
)
)
thePort (LogicalPort
decl (Decl
n "addrFromData"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 7
)
)
)
*274 (CptPort
uid 1534,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1535,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "162250,50625,163000,51375"
)
tg (CPTG
uid 1536,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1537,0
va (VaSet
font "arial,8,0"
)
xt "164000,50500,172700,51500"
st "dataFromMem : (15:0)"
blo "164000,51300"
)
)
thePort (LogicalPort
decl (Decl
n "dataFromMem"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 8
)
)
)
*275 (CptPort
uid 1538,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1539,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "162250,51625,163000,52375"
)
tg (CPTG
uid 1540,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1541,0
va (VaSet
font "arial,8,0"
)
xt "164000,51500,172600,52500"
st "dataFromData : (15:0)"
blo "164000,52300"
)
)
thePort (LogicalPort
decl (Decl
n "dataFromData"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 9
)
)
)
*276 (CptPort
uid 1542,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1543,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "182000,43625,182750,44375"
)
tg (CPTG
uid 1544,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1545,0
va (VaSet
font "arial,8,0"
)
xt "177300,43500,181000,44500"
st "memw_en"
ju 2
blo "181000,44300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "memw_en"
t "std_logic"
o 10
)
)
)
*277 (CptPort
uid 1546,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1547,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "182000,44625,182750,45375"
)
tg (CPTG
uid 1548,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1549,0
va (VaSet
font "arial,8,0"
)
xt "177500,44500,181000,45500"
st "memr_en"
ju 2
blo "181000,45300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "memr_en"
t "std_logic"
o 11
)
)
)
*278 (CptPort
uid 1550,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1551,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "182000,45625,182750,46375"
)
tg (CPTG
uid 1552,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1553,0
va (VaSet
font "arial,8,0"
)
xt "178800,45500,181000,46500"
st "ifilled"
ju 2
blo "181000,46300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "ifilled"
t "std_logic"
o 12
)
)
)
*279 (CptPort
uid 1554,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1555,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "182000,46625,182750,47375"
)
tg (CPTG
uid 1556,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1557,0
va (VaSet
font "arial,8,0"
)
xt "178600,46500,181000,47500"
st "dfilled"
ju 2
blo "181000,47300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "dfilled"
t "std_logic"
o 13
)
)
)
*280 (CptPort
uid 1558,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1559,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "182000,47625,182750,48375"
)
tg (CPTG
uid 1560,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1561,0
va (VaSet
font "arial,8,0"
)
xt "173600,47500,181000,48500"
st "dataToMem : (15:0)"
ju 2
blo "181000,48300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "dataToMem"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 14
)
)
)
*281 (CptPort
uid 1562,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1563,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "182000,48625,182750,49375"
)
tg (CPTG
uid 1564,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1565,0
va (VaSet
font "arial,8,0"
)
xt "173500,48500,181000,49500"
st "addrToMem : (15:0)"
ju 2
blo "181000,49300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "addrToMem"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 15
)
)
)
]
shape (Rectangle
uid 1567,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "163000,43000,182000,53000"
)
ttg (MlTextGroup
uid 1568,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*282 (Text
uid 1569,0
va (VaSet
font "arial,8,1"
)
xt "167950,53000,176350,54000"
st "ADD_SingleCycle_lib"
blo "167950,53800"
tm "BdLibraryNameMgr"
)
*283 (Text
uid 1570,0
va (VaSet
font "arial,8,1"
)
xt "167950,54000,177050,55000"
st "Memory_StateMachine"
blo "167950,54800"
tm "CptNameMgr"
)
*284 (Text
uid 1571,0
va (VaSet
font "arial,8,1"
)
xt "167950,55000,170150,56000"
st "U_20"
blo "167950,55800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 1572,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 1573,0
text (MLText
uid 1574,0
va (VaSet
font "Courier New,8,0"
)
xt "172500,43000,172500,43000"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
uid 1575,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "163250,51250,164750,52750"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
ordering 1
viewiconposition 0
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
*285 (SaComponent
uid 1604,0
optionalChildren [
*286 (CptPort
uid 1576,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1577,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "196250,45625,197000,46375"
)
tg (CPTG
uid 1578,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1579,0
va (VaSet
font "arial,8,0"
)
xt "198000,45500,199300,46500"
st "rst"
blo "198000,46300"
)
)
thePort (LogicalPort
decl (Decl
n "rst"
t "std_logic"
o 1
)
)
)
*287 (CptPort
uid 1580,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1581,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "196250,46625,197000,47375"
)
tg (CPTG
uid 1582,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1583,0
va (VaSet
font "arial,8,0"
)
xt "198000,46500,203000,47500"
st "hDIn : (15:0)"
blo "198000,47300"
)
)
thePort (LogicalPort
decl (Decl
n "hDIn"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 2
)
)
)
*288 (CptPort
uid 1584,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1585,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "196250,47625,197000,48375"
)
tg (CPTG
uid 1586,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1587,0
va (VaSet
font "arial,8,0"
)
xt "198000,47500,199200,48500"
st "wr"
blo "198000,48300"
)
)
thePort (LogicalPort
decl (Decl
n "wr"
t "std_logic"
o 3
)
)
)
*289 (CptPort
uid 1588,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1589,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "196250,48625,197000,49375"
)
tg (CPTG
uid 1590,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1591,0
va (VaSet
font "arial,8,0"
)
xt "198000,48500,199100,49500"
st "rd"
blo "198000,49300"
)
)
thePort (LogicalPort
decl (Decl
n "rd"
t "std_logic"
o 4
)
)
)
*290 (CptPort
uid 1592,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1593,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "211000,45625,211750,46375"
)
tg (CPTG
uid 1594,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1595,0
va (VaSet
font "arial,8,0"
)
xt "208500,45500,210000,46500"
st "ack"
ju 2
blo "210000,46300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "ack"
t "std_logic"
o 5
)
)
)
*291 (CptPort
uid 1596,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1597,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "196250,49625,197000,50375"
)
tg (CPTG
uid 1598,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1599,0
va (VaSet
font "arial,8,0"
)
xt "198000,49500,203400,50500"
st "hAddr : (15:0)"
blo "198000,50300"
)
)
thePort (LogicalPort
decl (Decl
n "hAddr"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 6
)
)
)
*292 (CptPort
uid 1600,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1601,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "211000,46625,211750,47375"
)
tg (CPTG
uid 1602,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1603,0
va (VaSet
font "arial,8,0"
)
xt "204400,46500,210000,47500"
st "hDOut : (15:0)"
ju 2
blo "210000,47300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "hDOut"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 7
)
)
)
]
shape (Rectangle
uid 1605,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "197000,45000,211000,51000"
)
ttg (MlTextGroup
uid 1606,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*293 (Text
uid 1607,0
va (VaSet
font "arial,8,1"
)
xt "199800,51000,208200,52000"
st "ADD_SingleCycle_lib"
blo "199800,51800"
tm "BdLibraryNameMgr"
)
*294 (Text
uid 1608,0
va (VaSet
font "arial,8,1"
)
xt "199800,52000,203800,53000"
st "ram_delay"
blo "199800,52800"
tm "CptNameMgr"
)
*295 (Text
uid 1609,0
va (VaSet
font "arial,8,1"
)
xt "199800,53000,202000,54000"
st "U_21"
blo "199800,53800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 1610,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 1611,0
text (MLText
uid 1612,0
va (VaSet
font "Courier New,8,0"
)
xt "204000,45000,204000,45000"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
uid 1613,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "197250,49250,198750,50750"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
ordering 1
viewiconposition 0
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
*296 (Net
uid 1614,0
decl (Decl
n "dataToMem"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 39
suid 95,0
)
declText (MLText
uid 1615,0
va (VaSet
font "Courier New,8,0"
)
xt "198000,-20800,226000,-20000"
st "SIGNAL dataToMem     : std_logic_vector(15 DOWNTO 0)"
)
)
*297 (Net
uid 1620,0
decl (Decl
n "addrToMem"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 40
suid 96,0
)
declText (MLText
uid 1621,0
va (VaSet
font "Courier New,8,0"
)
xt "198000,-25600,226000,-24800"
st "SIGNAL addrToMem     : std_logic_vector(15 DOWNTO 0)"
)
)
*298 (Net
uid 1632,0
decl (Decl
n "wr"
t "std_logic"
o 41
suid 98,0
)
declText (MLText
uid 1633,0
va (VaSet
font "Courier New,8,0"
)
xt "198000,-3200,215500,-2400"
st "SIGNAL wr            : std_logic"
)
)
*299 (Net
uid 1638,0
decl (Decl
n "rd"
t "std_logic"
o 42
suid 99,0
)
declText (MLText
uid 1639,0
va (VaSet
font "Courier New,8,0"
)
xt "198000,-7200,215500,-6400"
st "SIGNAL rd            : std_logic"
)
)
*300 (Net
uid 1650,0
decl (Decl
n "ack"
t "std_logic"
o 43
suid 101,0
)
declText (MLText
uid 1651,0
va (VaSet
font "Courier New,8,0"
)
xt "198000,-28000,215500,-27200"
st "SIGNAL ack           : std_logic"
)
)
*301 (Net
uid 1662,0
decl (Decl
n "dataFromMem"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 44
suid 103,0
)
declText (MLText
uid 1663,0
va (VaSet
font "Courier New,8,0"
)
xt "198000,-21600,226000,-20800"
st "SIGNAL dataFromMem   : std_logic_vector(15 DOWNTO 0)"
)
)
*302 (Net
uid 1764,0
decl (Decl
n "addrFromInst"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 45
suid 105,0
)
declText (MLText
uid 1765,0
va (VaSet
font "Courier New,8,0"
)
xt "198000,-26400,226000,-25600"
st "SIGNAL addrFromInst  : std_logic_vector(15 DOWNTO 0)"
)
)
*303 (Net
uid 1778,0
decl (Decl
n "addrFromData"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 46
suid 107,0
)
declText (MLText
uid 1779,0
va (VaSet
font "Courier New,8,0"
)
xt "198000,-27200,226000,-26400"
st "SIGNAL addrFromData  : std_logic_vector(15 DOWNTO 0)"
)
)
*304 (Net
uid 1792,0
decl (Decl
n "dataFromData"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 47
suid 109,0
)
declText (MLText
uid 1793,0
va (VaSet
font "Courier New,8,0"
)
xt "198000,-22400,226000,-21600"
st "SIGNAL dataFromData  : std_logic_vector(15 DOWNTO 0)"
)
)
*305 (Net
uid 1816,0
decl (Decl
n "rreq"
t "std_logic"
o 48
suid 112,0
)
declText (MLText
uid 1817,0
va (VaSet
font "Courier New,8,0"
)
xt "198000,-4800,215500,-4000"
st "SIGNAL rreq          : std_logic"
)
)
*306 (Net
uid 1824,0
decl (Decl
n "wreq"
t "std_logic"
o 49
suid 113,0
)
declText (MLText
uid 1825,0
va (VaSet
font "Courier New,8,0"
)
xt "198000,-2400,215500,-1600"
st "SIGNAL wreq          : std_logic"
)
)
*307 (Net
uid 1830,0
decl (Decl
n "ireq"
t "std_logic"
o 50
suid 114,0
)
declText (MLText
uid 1831,0
va (VaSet
font "Courier New,8,0"
)
xt "198000,-8800,215500,-8000"
st "SIGNAL ireq          : std_logic"
)
)
*308 (Net
uid 1844,0
decl (Decl
n "ifilled"
t "std_logic"
o 51
suid 116,0
)
declText (MLText
uid 1845,0
va (VaSet
font "Courier New,8,0"
)
xt "198000,-12800,215500,-12000"
st "SIGNAL ifilled       : std_logic"
)
)
*309 (Net
uid 1850,0
decl (Decl
n "dfilled"
t "std_logic"
o 52
suid 117,0
)
declText (MLText
uid 1851,0
va (VaSet
font "Courier New,8,0"
)
xt "198000,-16000,215500,-15200"
st "SIGNAL dfilled       : std_logic"
)
)
*310 (PortIoIn
uid 1868,0
shape (CompositeShape
uid 1869,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1870,0
sl 0
ro 270
xt "16000,-15375,17500,-14625"
)
(Line
uid 1871,0
sl 0
ro 270
xt "17500,-15000,18000,-15000"
pts [
"17500,-15000"
"18000,-15000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1872,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1873,0
va (VaSet
font "arial,8,0"
)
xt "13700,-15500,15000,-14500"
st "rst"
ju 2
blo "15000,-14700"
tm "WireNameMgr"
)
)
)
*311 (PortIoIn
uid 1874,0
shape (CompositeShape
uid 1875,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1876,0
sl 0
ro 270
xt "16000,-6375,17500,-5625"
)
(Line
uid 1877,0
sl 0
ro 270
xt "17500,-6000,18000,-6000"
pts [
"17500,-6000"
"18000,-6000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1878,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1879,0
va (VaSet
font "arial,8,0"
)
xt "14200,-6500,15000,-5500"
st "c"
ju 2
blo "15000,-5700"
tm "WireNameMgr"
)
)
)
*312 (Net
uid 1880,0
decl (Decl
n "c"
t "std_logic"
o 53
suid 118,0
)
declText (MLText
uid 1881,0
va (VaSet
font "Courier New,8,0"
)
xt "198000,-45000,212000,-44200"
st "c             : std_logic"
)
)
*313 (Net
uid 1910,0
decl (Decl
n "rst"
t "std_logic"
o 54
suid 119,0
)
declText (MLText
uid 1911,0
va (VaSet
font "Courier New,8,0"
)
xt "198000,-44200,212000,-43400"
st "rst           : std_logic"
)
)
*314 (Wire
uid 189,0
shape (OrthoPolyLine
uid 190,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "17750,19000,27250,19000"
pts [
"27250,19000"
"17750,19000"
]
)
start &23
end &17
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 191,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 192,0
va (VaSet
font "arial,8,0"
)
xt "22250,18000,27750,19000"
st "PC_in : (15:0)"
blo "22250,18800"
tm "WireNameMgr"
)
)
on &31
)
*315 (Wire
uid 217,0
optionalChildren [
*316 (BdJunction
uid 235,0
ps "OnConnectorStrategy"
shape (Circle
uid 236,0
va (VaSet
vasetType 1
)
xt "42600,18600,43400,19400"
radius 400
)
)
*317 (BdJunction
uid 441,0
ps "OnConnectorStrategy"
shape (Circle
uid 442,0
va (VaSet
vasetType 1
)
xt "42600,16600,43400,17400"
radius 400
)
)
]
shape (OrthoPolyLine
uid 218,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "39750,9000,43000,19000"
pts [
"39750,19000"
"43000,19000"
"43000,9000"
"39750,9000"
]
)
start &24
end &33
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 219,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 220,0
va (VaSet
font "arial,8,0"
)
xt "41750,18000,47650,19000"
st "PC_out : (15:0)"
blo "41750,18800"
tm "WireNameMgr"
)
)
on &38
)
*318 (Wire
uid 223,0
shape (OrthoPolyLine
uid 224,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "0,9000,26250,19000"
pts [
"26250,9000"
"0,9000"
"0,19000"
"2250,19000"
]
)
start &34
end &13
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 225,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 226,0
va (VaSet
font "arial,8,0"
)
xt "21250,8000,29850,9000"
st "PC_Increment : (15:0)"
blo "21250,8800"
tm "WireNameMgr"
)
)
on &39
)
*319 (Wire
uid 231,0
optionalChildren [
*320 (BdJunction
uid 247,0
ps "OnConnectorStrategy"
shape (Circle
uid 248,0
va (VaSet
vasetType 1
)
xt "-400,21600,400,22400"
radius 400
)
)
*321 (BdJunction
uid 924,0
ps "OnConnectorStrategy"
shape (Circle
uid 925,0
va (VaSet
vasetType 1
)
xt "42600,27600,43400,28400"
radius 400
)
)
]
shape (OrthoPolyLine
uid 232,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "0,19000,43000,28000"
pts [
"43000,19000"
"43000,28000"
"0,28000"
"0,22000"
"2250,22000"
]
)
start &316
end &16
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 233,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 234,0
va (VaSet
font "arial,8,0"
)
xt "-1750,21000,1150,22000"
st "PC_out"
blo "-1750,21800"
tm "WireNameMgr"
)
)
on &38
)
*322 (Wire
uid 243,0
shape (OrthoPolyLine
uid 244,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "0,21000,2250,22000"
pts [
"2250,21000"
"0,21000"
"0,22000"
]
)
start &15
end &320
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 245,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 246,0
va (VaSet
font "arial,8,0"
)
xt "-1750,20000,1150,21000"
st "PC_out"
blo "-1750,20800"
tm "WireNameMgr"
)
)
on &38
)
*323 (Wire
uid 389,0
shape (OrthoPolyLine
uid 390,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "74750,17000,86250,17000"
pts [
"74750,17000"
"86250,17000"
]
)
start &48
end &59
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 391,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 392,0
va (VaSet
font "arial,8,0"
)
xt "79000,16000,85100,17000"
st "intwdata : (15:0)"
blo "79000,16800"
tm "WireNameMgr"
)
)
on &65
)
*324 (Wire
uid 411,0
shape (OrthoPolyLine
uid 412,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "74750,15000,86250,18000"
pts [
"74750,18000"
"78000,18000"
"78000,15000"
"86250,15000"
]
)
start &49
end &57
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 413,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 414,0
va (VaSet
font "arial,8,0"
)
xt "80000,14000,85300,15000"
st "intaddr : (3:0)"
blo "80000,14800"
tm "WireNameMgr"
)
)
on &66
)
*325 (Wire
uid 417,0
shape (OrthoPolyLine
uid 418,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "49000,15000,107000,26000"
pts [
"103750,15000"
"107000,15000"
"107000,26000"
"49000,26000"
"49000,19000"
"55250,19000"
]
)
start &61
end &45
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 419,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 420,0
va (VaSet
font "arial,8,0"
)
xt "81000,25000,89800,26000"
st "idataFromRam : (15:0)"
blo "81000,25800"
tm "WireNameMgr"
)
)
on &250
)
*326 (Wire
uid 437,0
shape (OrthoPolyLine
uid 438,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "43000,17000,55250,17000"
pts [
"55250,17000"
"43000,17000"
]
)
start &43
end &317
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 439,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 440,0
va (VaSet
font "arial,8,0"
)
xt "51000,16000,53900,17000"
st "PC_out"
blo "51000,16800"
tm "WireNameMgr"
)
)
on &38
)
*327 (Wire
uid 445,0
shape (OrthoPolyLine
uid 446,0
va (VaSet
vasetType 3
)
xt "74750,18000,86250,21000"
pts [
"74750,21000"
"81000,21000"
"81000,18000"
"86250,18000"
]
)
start &52
end &60
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 447,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 448,0
va (VaSet
font "arial,8,0"
)
xt "83000,17000,85100,18000"
st "intwe"
blo "83000,17800"
tm "WireNameMgr"
)
)
on &67
)
*328 (Wire
uid 610,0
optionalChildren [
*329 (Ripper
uid 638,0
ps "OnConnectorStrategy"
shape (Line2D
pts [
"77000,35000"
"78000,34000"
]
uid 639,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "77000,34000,78000,35000"
)
)
*330 (Ripper
uid 644,0
ps "OnConnectorStrategy"
shape (Line2D
pts [
"77000,37000"
"78000,36000"
]
uid 645,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "77000,36000,78000,37000"
)
)
*331 (Ripper
uid 664,0
ps "OnConnectorStrategy"
shape (Line2D
pts [
"77000,43000"
"78000,42000"
]
uid 665,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "77000,42000,78000,43000"
)
)
*332 (Ripper
uid 670,0
ps "OnConnectorStrategy"
shape (Line2D
pts [
"77000,45000"
"78000,44000"
]
uid 671,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "77000,44000,78000,45000"
)
)
*333 (BdJunction
uid 740,0
ps "OnConnectorStrategy"
shape (Circle
uid 741,0
va (VaSet
vasetType 1
)
xt "76600,27600,77400,28400"
radius 400
)
)
]
shape (OrthoPolyLine
uid 611,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "74750,15000,84250,59000"
pts [
"74750,15000"
"77000,15000"
"77000,59000"
"84250,59000"
]
)
start &46
end &100
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 612,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 613,0
va (VaSet
font "arial,8,0"
)
xt "79000,58000,83600,59000"
st "inst : (15:0)"
blo "79000,58800"
tm "WireNameMgr"
)
)
on &114
)
*334 (Wire
uid 634,0
shape (OrthoPolyLine
uid 635,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "78000,34000,126000,34000"
pts [
"78000,34000"
"126000,34000"
]
)
start &329
end &81
sat 32
eat 32
sty 1
sl "(2 DOWNTO 0)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 636,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 637,0
va (VaSet
font "arial,8,0"
)
xt "122000,33000,125200,34000"
st "inst(2:0)"
blo "122000,33800"
tm "WireNameMgr"
)
)
on &114
)
*335 (Wire
uid 640,0
shape (OrthoPolyLine
uid 641,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "78000,36000,126000,36000"
pts [
"78000,36000"
"126000,36000"
]
)
start &330
end &83
sat 32
eat 32
sty 1
sl "(15 DOWNTO 13)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 642,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 643,0
va (VaSet
font "arial,8,0"
)
xt "121000,35000,125400,36000"
st "inst(15:13)"
blo "121000,35800"
tm "WireNameMgr"
)
)
on &114
)
*336 (Wire
uid 660,0
optionalChildren [
*337 (BdJunction
uid 676,0
ps "OnConnectorStrategy"
shape (Circle
uid 677,0
va (VaSet
vasetType 1
)
xt "79600,41600,80400,42400"
radius 400
)
)
]
shape (OrthoPolyLine
uid 661,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "78000,42000,87250,42000"
pts [
"78000,42000"
"87250,42000"
]
)
start &331
end &72
sat 32
eat 32
sty 1
sl "(12 DOWNTO 9)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 662,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 663,0
va (VaSet
font "arial,8,0"
)
xt "82250,41000,86250,42000"
st "inst(12:9)"
blo "82250,41800"
tm "WireNameMgr"
)
)
on &114
)
*338 (Wire
uid 666,0
shape (OrthoPolyLine
uid 667,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "78000,44000,87250,44000"
pts [
"78000,44000"
"87250,44000"
]
)
start &332
end &74
sat 32
eat 32
sty 1
sl "(8 DOWNTO 5)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 668,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 669,0
va (VaSet
font "arial,8,0"
)
xt "83250,43000,86450,44000"
st "inst(8:5)"
blo "83250,43800"
tm "WireNameMgr"
)
)
on &114
)
*339 (Wire
uid 672,0
shape (OrthoPolyLine
uid 673,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "80000,42000,87250,43000"
pts [
"80000,42000"
"80000,43000"
"87250,43000"
]
)
start &337
end &73
sat 32
eat 32
sty 1
sl "(12 DOWNTO 9)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 674,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 675,0
va (VaSet
font "arial,8,0"
)
xt "82250,42000,86250,43000"
st "inst(12:9)"
blo "82250,42800"
tm "WireNameMgr"
)
)
on &114
)
*340 (Wire
uid 706,0
shape (OrthoPolyLine
uid 707,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "67750,41000,87250,41000"
pts [
"87250,41000"
"67750,41000"
]
)
start &71
end &118
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 708,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 709,0
va (VaSet
font "arial,8,0"
)
xt "82250,40000,86550,41000"
st "wd : (15:0)"
blo "82250,40800"
tm "WireNameMgr"
)
)
on &123
)
*341 (Wire
uid 736,0
shape (OrthoPolyLine
uid 737,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "77000,28000,87250,28000"
pts [
"87250,28000"
"77000,28000"
]
)
start &125
end &333
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 738,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 739,0
va (VaSet
font "arial,8,0"
)
xt "84250,27000,85850,28000"
st "inst"
blo "84250,27800"
tm "WireNameMgr"
)
)
on &114
)
*342 (Wire
uid 822,0
optionalChildren [
*343 (BdJunction
uid 910,0
ps "OnConnectorStrategy"
shape (Circle
uid 911,0
va (VaSet
vasetType 1
)
xt "109600,38600,110400,39400"
radius 400
)
)
*344 (BdJunction
uid 1417,0
ps "OnConnectorStrategy"
shape (Circle
uid 1418,0
va (VaSet
vasetType 1
)
xt "109600,36600,110400,37400"
radius 400
)
)
]
shape (OrthoPolyLine
uid 823,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "103750,18000,121250,39000"
pts [
"103750,39000"
"110000,39000"
"110000,18000"
"121250,18000"
]
)
start &75
end &133
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 824,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 825,0
va (VaSet
font "arial,8,0"
)
xt "105000,38000,109500,39000"
st "rd0 : (15:0)"
blo "105000,38800"
tm "WireNameMgr"
)
)
on &152
)
*345 (Wire
uid 864,0
shape (OrthoPolyLine
uid 865,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "103750,20000,121250,29000"
pts [
"103750,29000"
"114000,29000"
"114000,20000"
"121250,20000"
]
)
start &127
end &135
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 866,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 867,0
va (VaSet
font "arial,8,0"
)
xt "105750,28000,112150,29000"
st "ZEXT_R : (15:0)"
blo "105750,28800"
tm "WireNameMgr"
)
)
on &153
)
*346 (Wire
uid 882,0
shape (OrthoPolyLine
uid 883,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "103750,19000,121250,30000"
pts [
"103750,30000"
"112000,30000"
"112000,19000"
"121250,19000"
]
)
start &128
end &134
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 884,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 885,0
va (VaSet
font "arial,8,0"
)
xt "105750,29000,111150,30000"
st "SEXT : (15:0)"
blo "105750,29800"
tm "WireNameMgr"
)
)
on &154
)
*347 (Wire
uid 888,0
shape (OrthoPolyLine
uid 889,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "103750,21000,121250,28000"
pts [
"103750,28000"
"116000,28000"
"116000,21000"
"121250,21000"
]
)
start &126
end &136
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 890,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 891,0
va (VaSet
font "arial,8,0"
)
xt "105750,27000,111950,28000"
st "ZEXT_L : (15:0)"
blo "105750,27800"
tm "WireNameMgr"
)
)
on &155
)
*348 (Wire
uid 894,0
shape (OrthoPolyLine
uid 895,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "103750,40000,121250,49000"
pts [
"103750,40000"
"107000,40000"
"107000,49000"
"121250,49000"
]
)
start &76
end &145
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 896,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 897,0
va (VaSet
font "arial,8,0"
)
xt "115000,48000,119500,49000"
st "rd1 : (15:0)"
blo "115000,48800"
tm "WireNameMgr"
)
)
on &156
)
*349 (Wire
uid 906,0
shape (OrthoPolyLine
uid 907,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "110000,39000,121250,50000"
pts [
"121250,50000"
"110000,50000"
"110000,39000"
]
)
start &146
end &343
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 908,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 909,0
va (VaSet
font "arial,8,0"
)
xt "118250,49000,119750,50000"
st "rd0"
blo "118250,49800"
tm "WireNameMgr"
)
)
on &152
)
*350 (Wire
uid 920,0
shape (OrthoPolyLine
uid 921,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "43000,28000,121250,47000"
pts [
"121250,47000"
"43000,47000"
"43000,28000"
]
)
start &143
end &321
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 922,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 923,0
va (VaSet
font "arial,8,0"
)
xt "117250,46000,120150,47000"
st "PC_out"
blo "117250,46800"
tm "WireNameMgr"
)
)
on &38
)
*351 (Wire
uid 947,0
shape (OrthoPolyLine
uid 948,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "102000,48000,121250,49000"
pts [
"121250,48000"
"104000,48000"
"104000,49000"
"102000,49000"
]
)
start &144
end &158
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 949,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 950,0
va (VaSet
font "arial,8,0"
)
xt "114250,47000,119150,48000"
st "zero : (15:0)"
blo "114250,47800"
tm "WireNameMgr"
)
)
on &185
)
*352 (Wire
uid 987,0
shape (OrthoPolyLine
uid 988,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "130000,22000,153250,35000"
pts [
"130000,35000"
"145000,35000"
"145000,22000"
"153250,22000"
]
)
start &85
end &169
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 989,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 990,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "132000,34000,134200,35000"
st "dout1"
blo "132000,34800"
tm "WireNameMgr"
)
)
on &176
)
*353 (Wire
uid 1022,0
shape (OrthoPolyLine
uid 1023,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "137000,23000,153250,37000"
pts [
"137000,37000"
"146000,37000"
"146000,23000"
"153250,23000"
]
)
start &178
end &170
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1024,0
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1025,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "139000,36000,140400,37000"
st "cin"
blo "139000,36800"
tm "WireNameMgr"
)
)
on &187
)
*354 (Wire
uid 1028,0
shape (OrthoPolyLine
uid 1029,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "138750,20000,153250,47000"
pts [
"138750,47000"
"144000,47000"
"144000,20000"
"153250,20000"
]
)
start &147
end &167
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 1030,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1031,0
va (VaSet
font "arial,8,0"
)
xt "139000,46000,144900,47000"
st "RIGHT : (15:0)"
blo "139000,46800"
tm "WireNameMgr"
)
)
on &209
)
*355 (Wire
uid 1034,0
shape (OrthoPolyLine
uid 1035,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "138750,18000,153250,21000"
pts [
"138750,18000"
"145000,18000"
"145000,21000"
"153250,21000"
]
)
start &137
end &168
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 1036,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1037,0
va (VaSet
font "arial,8,0"
)
xt "140750,17000,146050,18000"
st "LEFT : (15:0)"
blo "140750,17800"
tm "WireNameMgr"
)
)
on &186
)
*356 (Wire
uid 1098,0
shape (OrthoPolyLine
uid 1099,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "168750,21000,176250,21000"
pts [
"168750,21000"
"176250,21000"
]
)
start &172
end &189
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 1100,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1101,0
va (VaSet
font "arial,8,0"
)
xt "170750,20000,176550,21000"
st "ccvector : (3:0)"
blo "170750,20800"
tm "WireNameMgr"
)
)
on &197
)
*357 (Wire
uid 1129,0
shape (OrthoPolyLine
uid 1130,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "77000,21000,228000,71000"
pts [
"84250,62000"
"77000,62000"
"77000,71000"
"228000,71000"
"228000,21000"
"190750,21000"
]
)
start &103
end &190
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 1133,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1134,0
va (VaSet
font "arial,8,0"
)
xt "75250,61000,83650,62000"
st "ConditionCode : (3:0)"
blo "75250,61800"
tm "WireNameMgr"
)
)
on &207
)
*358 (Wire
uid 1137,0
shape (OrthoPolyLine
uid 1138,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "104750,22000,121250,61000"
pts [
"104750,61000"
"118000,61000"
"118000,22000"
"121250,22000"
]
)
start &106
end &138
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 1139,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1140,0
va (VaSet
font "arial,8,0"
)
xt "106750,60000,113750,61000"
st "ALU_L_mux : (1:0)"
blo "106750,60800"
tm "WireNameMgr"
)
)
on &208
)
*359 (Wire
uid 1145,0
shape (OrthoPolyLine
uid 1146,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "104750,51000,121250,60000"
pts [
"104750,60000"
"119000,60000"
"119000,51000"
"121250,51000"
]
)
start &105
end &148
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 1147,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1148,0
va (VaSet
font "arial,8,0"
)
xt "106750,59000,113950,60000"
st "ALU_R_mux : (1:0)"
blo "106750,59800"
tm "WireNameMgr"
)
)
on &210
)
*360 (Wire
uid 1151,0
shape (OrthoPolyLine
uid 1152,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "1000,23000,117000,59000"
pts [
"104750,59000"
"117000,59000"
"117000,54000"
"1000,54000"
"1000,23000"
"2250,23000"
]
)
start &104
end &18
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 1153,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1154,0
va (VaSet
font "arial,8,0"
)
xt "106750,58000,112550,59000"
st "PC_mux : (1:0)"
blo "106750,58800"
tm "WireNameMgr"
)
)
on &211
)
*361 (Wire
uid 1205,0
shape (OrthoPolyLine
uid 1206,0
va (VaSet
vasetType 3
)
xt "81000,40000,116000,64000"
pts [
"104750,64000"
"116000,64000"
"116000,55000"
"81000,55000"
"81000,40000"
"87250,40000"
]
)
start &109
end &70
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 1207,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1208,0
va (VaSet
font "arial,8,0"
)
xt "106750,63000,109450,64000"
st "RF_en"
blo "106750,63800"
tm "WireNameMgr"
)
)
on &212
)
*362 (Wire
uid 1219,0
shape (OrthoPolyLine
uid 1220,0
va (VaSet
vasetType 3
)
xt "51000,43000,114000,62000"
pts [
"104750,62000"
"114000,62000"
"114000,57000"
"51000,57000"
"51000,43000"
"52250,43000"
]
)
start &107
end &119
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 1221,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1222,0
va (VaSet
font "arial,8,0"
)
xt "106750,61000,109950,62000"
st "RF_mux"
blo "106750,61800"
tm "WireNameMgr"
)
)
on &213
)
*363 (Wire
uid 1243,0
optionalChildren [
*364 (BdJunction
uid 1255,0
ps "OnConnectorStrategy"
shape (Circle
uid 1256,0
va (VaSet
vasetType 1
)
xt "47600,72600,48400,73400"
radius 400
)
)
*365 (BdJunction
uid 1423,0
ps "OnConnectorStrategy"
shape (Circle
uid 1424,0
va (VaSet
vasetType 1
)
xt "47600,72600,48400,73400"
radius 400
)
)
]
shape (OrthoPolyLine
uid 1244,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "48000,18000,231000,73000"
pts [
"168750,20000"
"171000,20000"
"171000,18000"
"231000,18000"
"231000,73000"
"48000,73000"
"48000,41000"
"52250,41000"
]
)
start &171
end &116
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 1247,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1248,0
va (VaSet
font "arial,8,0"
)
xt "175000,17000,180900,18000"
st "ALUout : (15:0)"
blo "175000,17800"
tm "WireNameMgr"
)
)
on &214
)
*366 (Wire
uid 1251,0
shape (OrthoPolyLine
uid 1252,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-3000,20000,48000,73000"
pts [
"2250,20000"
"-3000,20000"
"-3000,73000"
"48000,73000"
]
)
start &14
end &364
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1253,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1254,0
va (VaSet
font "arial,8,0"
)
xt "-1750,19000,1150,20000"
st "ALUout"
blo "-1750,19800"
tm "WireNameMgr"
)
)
on &214
)
*367 (Wire
uid 1375,0
shape (OrthoPolyLine
uid 1376,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "74750,78000,91250,82000"
pts [
"74750,82000"
"86000,82000"
"86000,78000"
"91250,78000"
]
)
start &228
end &237
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 1377,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1378,0
va (VaSet
font "arial,8,0"
)
xt "77000,81000,84000,82000"
st "addrToRam : (3:0)"
blo "77000,81800"
tm "WireNameMgr"
)
)
on &245
)
*368 (Wire
uid 1381,0
shape (OrthoPolyLine
uid 1382,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "74750,80000,91250,81000"
pts [
"74750,81000"
"87000,81000"
"87000,80000"
"91250,80000"
]
)
start &227
end &239
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 1383,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1384,0
va (VaSet
font "arial,8,0"
)
xt "77000,80000,84300,81000"
st "dataToRam : (15:0)"
blo "77000,80800"
tm "WireNameMgr"
)
)
on &246
)
*369 (Wire
uid 1387,0
shape (OrthoPolyLine
uid 1388,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "49000,42000,78000,78000"
pts [
"74750,78000"
"78000,78000"
"78000,76000"
"49000,76000"
"49000,42000"
"52250,42000"
]
)
start &224
end &117
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 1389,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1390,0
va (VaSet
font "arial,8,0"
)
xt "68000,75000,74200,76000"
st "dataToP : (15:0)"
blo "68000,75800"
tm "WireNameMgr"
)
)
on &247
)
*370 (Wire
uid 1393,0
shape (OrthoPolyLine
uid 1394,0
va (VaSet
vasetType 3
)
xt "74750,81000,91250,86000"
pts [
"74750,86000"
"90000,86000"
"90000,81000"
"91250,81000"
]
)
start &232
end &240
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 1395,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1396,0
va (VaSet
font "arial,8,0"
)
xt "76750,85000,80450,86000"
st "ramrw_en"
blo "76750,85800"
tm "WireNameMgr"
)
)
on &248
)
*371 (Wire
uid 1405,0
shape (OrthoPolyLine
uid 1406,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "53000,78000,111000,91000"
pts [
"55250,85000"
"53000,85000"
"53000,91000"
"111000,91000"
"111000,78000"
"108750,78000"
]
)
start &223
end &241
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 1407,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1408,0
va (VaSet
font "arial,8,0"
)
xt "77000,90000,86000,91000"
st "ddataFromRam : (15:0)"
blo "77000,90800"
tm "WireNameMgr"
)
)
on &249
)
*372 (Wire
uid 1413,0
shape (OrthoPolyLine
uid 1414,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "47000,37000,110000,83000"
pts [
"110000,37000"
"47000,37000"
"47000,83000"
"55250,83000"
]
)
start &344
end &221
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1415,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1416,0
va (VaSet
font "arial,8,0"
)
xt "52250,82000,53750,83000"
st "rd0"
blo "52250,82800"
tm "WireNameMgr"
)
)
on &152
)
*373 (Wire
uid 1419,0
shape (OrthoPolyLine
uid 1420,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "48000,73000,55250,82000"
pts [
"48000,73000"
"48000,82000"
"55250,82000"
]
)
start &365
end &220
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1421,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1422,0
va (VaSet
font "arial,8,0"
)
xt "51250,81000,54150,82000"
st "ALUout"
blo "51250,81800"
tm "WireNameMgr"
)
)
on &214
)
*374 (Wire
uid 1427,0
shape (OrthoPolyLine
uid 1428,0
va (VaSet
vasetType 3
)
xt "50000,56000,115000,80000"
pts [
"104750,63000"
"115000,63000"
"115000,56000"
"50000,56000"
"50000,80000"
"55250,80000"
]
)
start &108
end &218
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 1429,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1430,0
va (VaSet
font "arial,8,0"
)
xt "106750,62000,110050,63000"
st "Mem_en"
blo "106750,62800"
tm "WireNameMgr"
)
)
on &251
)
*375 (Wire
uid 1439,0
shape (OrthoPolyLine
uid 1440,0
va (VaSet
vasetType 3
)
xt "51000,65000,116000,81000"
pts [
"104750,65000"
"116000,65000"
"116000,70000"
"51000,70000"
"51000,81000"
"55250,81000"
]
)
start &110
end &219
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 1441,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1442,0
va (VaSet
font "arial,8,0"
)
xt "106750,64000,110750,65000"
st "dcache_en"
blo "106750,64800"
tm "WireNameMgr"
)
)
on &252
)
*376 (Wire
uid 1451,0
shape (OrthoPolyLine
uid 1452,0
va (VaSet
vasetType 3
)
xt "74750,61000,84250,83000"
pts [
"84250,61000"
"76000,61000"
"76000,83000"
"74750,83000"
]
)
start &102
end &229
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 1453,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1454,0
va (VaSet
font "arial,8,0"
)
xt "80250,60000,82750,61000"
st "ddelay"
blo "80250,60800"
tm "WireNameMgr"
)
)
on &253
)
*377 (Wire
uid 1463,0
shape (OrthoPolyLine
uid 1464,0
va (VaSet
vasetType 3
)
xt "74750,19000,84250,60000"
pts [
"84250,60000"
"76000,60000"
"76000,19000"
"74750,19000"
]
)
start &101
end &50
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 1465,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1466,0
va (VaSet
font "arial,8,0"
)
xt "81250,59000,83550,60000"
st "idelay"
blo "81250,59800"
tm "WireNameMgr"
)
)
on &254
)
*378 (Wire
uid 1488,0
shape (OrthoPolyLine
uid 1489,0
va (VaSet
vasetType 3
)
xt "21000,21000,27250,24000"
pts [
"27250,21000"
"23000,21000"
"23000,24000"
"21000,24000"
]
)
start &26
end &256
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 1490,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1491,0
va (VaSet
font "arial,8,0"
)
xt "24000,20000,26700,21000"
st "PC_en"
blo "24000,20800"
tm "WireNameMgr"
)
)
on &264
)
*379 (Wire
uid 1498,0
shape (OrthoPolyLine
uid 1499,0
va (VaSet
vasetType 3
)
xt "170000,23000,176250,28000"
pts [
"176250,23000"
"172000,23000"
"172000,28000"
"170000,28000"
]
)
start &192
end &199
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 1500,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1501,0
va (VaSet
font "arial,8,0"
)
xt "172000,22000,175400,23000"
st "CCR_en"
blo "172000,22800"
tm "WireNameMgr"
)
)
on &265
)
*380 (Wire
uid 1616,0
shape (OrthoPolyLine
uid 1617,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "182750,47000,196250,48000"
pts [
"182750,48000"
"186000,48000"
"186000,47000"
"196250,47000"
]
)
start &280
end &287
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 1618,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1619,0
va (VaSet
font "arial,8,0"
)
xt "189000,46000,196400,47000"
st "dataToMem : (15:0)"
blo "189000,46800"
tm "WireNameMgr"
)
)
on &296
)
*381 (Wire
uid 1622,0
shape (OrthoPolyLine
uid 1623,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "182750,49000,196250,50000"
pts [
"182750,49000"
"186000,49000"
"186000,50000"
"196250,50000"
]
)
start &281
end &291
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 1624,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1625,0
va (VaSet
font "arial,8,0"
)
xt "189000,49000,196500,50000"
st "addrToMem : (15:0)"
blo "189000,49800"
tm "WireNameMgr"
)
)
on &297
)
*382 (Wire
uid 1634,0
shape (OrthoPolyLine
uid 1635,0
va (VaSet
vasetType 3
)
xt "182750,44000,196250,48000"
pts [
"196250,48000"
"188000,48000"
"188000,44000"
"182750,44000"
]
)
start &288
end &276
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 1636,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1637,0
va (VaSet
font "arial,8,0"
)
xt "194250,47000,195450,48000"
st "wr"
blo "194250,47800"
tm "WireNameMgr"
)
)
on &298
)
*383 (Wire
uid 1640,0
shape (OrthoPolyLine
uid 1641,0
va (VaSet
vasetType 3
)
xt "182750,45000,196250,49000"
pts [
"196250,49000"
"187000,49000"
"187000,45000"
"182750,45000"
]
)
start &289
end &277
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 1642,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1643,0
va (VaSet
font "arial,8,0"
)
xt "194250,48000,195350,49000"
st "rd"
blo "194250,48800"
tm "WireNameMgr"
)
)
on &299
)
*384 (Wire
uid 1652,0
shape (OrthoPolyLine
uid 1653,0
va (VaSet
vasetType 3
)
xt "161000,41000,213000,48000"
pts [
"211750,46000"
"213000,46000"
"213000,41000"
"161000,41000"
"161000,48000"
"162250,48000"
]
)
start &290
end &271
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 1654,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1655,0
va (VaSet
font "arial,8,0"
)
xt "213750,45000,215250,46000"
st "ack"
blo "213750,45800"
tm "WireNameMgr"
)
)
on &300
)
*385 (Wire
uid 1664,0
optionalChildren [
*386 (BdJunction
uid 1860,0
ps "OnConnectorStrategy"
shape (Circle
uid 1861,0
va (VaSet
vasetType 1
)
xt "212600,56600,213400,57400"
radius 400
)
)
]
shape (OrthoPolyLine
uid 1665,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "161000,47000,213000,57000"
pts [
"162250,51000"
"161000,51000"
"161000,57000"
"213000,57000"
"213000,47000"
"211750,47000"
]
)
start &274
end &292
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 1666,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1667,0
va (VaSet
font "arial,8,0"
)
xt "197000,56000,205700,57000"
st "dataFromMem : (15:0)"
blo "197000,56800"
tm "WireNameMgr"
)
)
on &301
)
*387 (Wire
uid 1766,0
shape (OrthoPolyLine
uid 1767,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "74750,12000,162250,49000"
pts [
"162250,49000"
"152000,49000"
"152000,12000"
"76000,12000"
"76000,16000"
"74750,16000"
]
)
start &272
end &47
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 1768,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1769,0
va (VaSet
font "arial,8,0"
)
xt "153250,48000,161550,49000"
st "addrFromInst : (15:0)"
blo "153250,48800"
tm "WireNameMgr"
)
)
on &302
)
*388 (Wire
uid 1780,0
shape (OrthoPolyLine
uid 1781,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "74750,50000,162250,79000"
pts [
"162250,50000"
"140000,50000"
"140000,74000"
"79000,74000"
"79000,79000"
"74750,79000"
]
)
start &273
end &225
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 1782,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1783,0
va (VaSet
font "arial,8,0"
)
xt "152250,49000,160950,50000"
st "addrFromData : (15:0)"
blo "152250,49800"
tm "WireNameMgr"
)
)
on &303
)
*389 (Wire
uid 1794,0
shape (OrthoPolyLine
uid 1795,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "74750,52000,162250,80000"
pts [
"162250,52000"
"142000,52000"
"142000,76000"
"81000,76000"
"81000,80000"
"74750,80000"
]
)
start &275
end &226
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 1796,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1797,0
va (VaSet
font "arial,8,0"
)
xt "152250,51000,160850,52000"
st "dataFromData : (15:0)"
blo "152250,51800"
tm "WireNameMgr"
)
)
on &304
)
*390 (Wire
uid 1818,0
shape (OrthoPolyLine
uid 1819,0
va (VaSet
vasetType 3
)
xt "74750,47000,162250,88000"
pts [
"162250,47000"
"160000,47000"
"160000,88000"
"88000,88000"
"88000,84000"
"74750,84000"
]
)
start &270
end &230
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 1822,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1823,0
va (VaSet
font "arial,8,0"
)
xt "160000,46000,161900,47000"
st "rreq"
blo "160000,46800"
tm "WireNameMgr"
)
)
on &305
)
*391 (Wire
uid 1826,0
shape (OrthoPolyLine
uid 1827,0
va (VaSet
vasetType 3
)
xt "74750,46000,162250,87000"
pts [
"162250,46000"
"159000,46000"
"159000,87000"
"89000,87000"
"89000,85000"
"74750,85000"
]
)
start &269
end &231
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 1828,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1829,0
va (VaSet
font "arial,8,0"
)
xt "159000,45000,161100,46000"
st "wreq"
blo "159000,45800"
tm "WireNameMgr"
)
)
on &306
)
*392 (Wire
uid 1832,0
shape (OrthoPolyLine
uid 1833,0
va (VaSet
vasetType 3
)
xt "74750,13000,162250,45000"
pts [
"162250,45000"
"150000,45000"
"150000,13000"
"79000,13000"
"79000,20000"
"74750,20000"
]
)
start &268
end &51
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 1834,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1835,0
va (VaSet
font "arial,8,0"
)
xt "159250,44000,161050,45000"
st "ireq"
blo "159250,44800"
tm "WireNameMgr"
)
)
on &307
)
*393 (Wire
uid 1846,0
shape (OrthoPolyLine
uid 1847,0
va (VaSet
vasetType 3
)
xt "51000,11000,192000,46000"
pts [
"55250,16000"
"51000,16000"
"51000,11000"
"192000,11000"
"192000,46000"
"182750,46000"
]
)
start &42
end &278
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 1848,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1849,0
va (VaSet
font "arial,8,0"
)
xt "52250,15000,54450,16000"
st "ifilled"
blo "52250,15800"
tm "WireNameMgr"
)
)
on &308
)
*394 (Wire
uid 1852,0
shape (OrthoPolyLine
uid 1853,0
va (VaSet
vasetType 3
)
xt "49000,47000,185000,92000"
pts [
"55250,79000"
"49000,79000"
"49000,92000"
"185000,92000"
"185000,47000"
"182750,47000"
]
)
start &217
end &279
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 1854,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1855,0
va (VaSet
font "arial,8,0"
)
xt "52250,78000,54650,79000"
st "dfilled"
blo "52250,78800"
tm "WireNameMgr"
)
)
on &309
)
*395 (Wire
uid 1856,0
optionalChildren [
*396 (BdJunction
uid 1866,0
ps "OnConnectorStrategy"
shape (Circle
uid 1867,0
va (VaSet
vasetType 1
)
xt "212600,56600,213400,57400"
radius 400
)
)
]
shape (OrthoPolyLine
uid 1857,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "51000,57000,213000,94000"
pts [
"213000,57000"
"213000,94000"
"51000,94000"
"51000,84000"
"55250,84000"
]
)
start &386
end &222
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1858,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1859,0
va (VaSet
font "arial,8,0"
)
xt "48250,83000,53950,84000"
st "dataFromMem"
blo "48250,83800"
tm "WireNameMgr"
)
)
on &301
)
*397 (Wire
uid 1862,0
shape (OrthoPolyLine
uid 1863,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "48000,9000,215000,57000"
pts [
"213000,57000"
"215000,57000"
"215000,9000"
"48000,9000"
"48000,18000"
"55250,18000"
]
)
start &396
end &44
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1864,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1865,0
va (VaSet
font "arial,8,0"
)
xt "48250,17000,53950,18000"
st "dataFromMem"
blo "48250,17800"
tm "WireNameMgr"
)
)
on &301
)
*398 (Wire
uid 1882,0
optionalChildren [
*399 (BdJunction
uid 1890,0
ps "OnConnectorStrategy"
shape (Circle
uid 1891,0
va (VaSet
vasetType 1
)
xt "18600,-6400,19400,-5600"
radius 400
)
)
]
shape (OrthoPolyLine
uid 1883,0
va (VaSet
vasetType 3
)
xt "18000,-6000,27250,20000"
pts [
"18000,-6000"
"19000,-6000"
"19000,20000"
"27250,20000"
]
)
start &311
end &25
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1884,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1885,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "20000,-7000,20800,-6000"
st "c"
blo "20000,-6200"
tm "WireNameMgr"
)
)
on &312
)
*400 (Wire
uid 1886,0
optionalChildren [
*401 (BdJunction
uid 1896,0
ps "OnConnectorStrategy"
shape (Circle
uid 1897,0
va (VaSet
vasetType 1
)
xt "40600,-6400,41400,-5600"
radius 400
)
)
*402 (BdJunction
uid 1908,0
ps "OnConnectorStrategy"
shape (Circle
uid 1909,0
va (VaSet
vasetType 1
)
xt "45600,-6400,46400,-5600"
radius 400
)
)
*403 (BdJunction
uid 1920,0
ps "OnConnectorStrategy"
shape (Circle
uid 1921,0
va (VaSet
vasetType 1
)
xt "45600,14600,46400,15400"
radius 400
)
)
]
shape (OrthoPolyLine
uid 1887,0
va (VaSet
vasetType 3
)
xt "19000,-6000,55250,15000"
pts [
"55250,15000"
"46000,15000"
"46000,-6000"
"19000,-6000"
]
)
start &41
end &399
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1888,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1889,0
va (VaSet
font "arial,8,0"
)
xt "53250,14000,54050,15000"
st "c"
blo "53250,14800"
tm "WireNameMgr"
)
)
on &312
)
*404 (Wire
uid 1892,0
optionalChildren [
*405 (BdJunction
uid 1902,0
ps "OnConnectorStrategy"
shape (Circle
uid 1903,0
va (VaSet
vasetType 1
)
xt "40600,74600,41400,75400"
radius 400
)
)
]
shape (OrthoPolyLine
uid 1893,0
va (VaSet
vasetType 3
)
xt "41000,-6000,55250,78000"
pts [
"55250,78000"
"41000,78000"
"41000,-6000"
]
)
start &216
end &401
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1894,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1895,0
va (VaSet
font "arial,8,0"
)
xt "53250,77000,54050,78000"
st "c"
blo "53250,77800"
tm "WireNameMgr"
)
)
on &312
)
*406 (Wire
uid 1898,0
shape (OrthoPolyLine
uid 1899,0
va (VaSet
vasetType 3
)
xt "41000,75000,91250,79000"
pts [
"91250,79000"
"83000,79000"
"83000,75000"
"41000,75000"
]
)
start &238
end &405
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1900,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1901,0
va (VaSet
font "arial,8,0"
)
xt "89250,78000,90050,79000"
st "c"
blo "89250,78800"
tm "WireNameMgr"
)
)
on &312
)
*407 (Wire
uid 1904,0
optionalChildren [
*408 (BdJunction
uid 1926,0
ps "OnConnectorStrategy"
shape (Circle
uid 1927,0
va (VaSet
vasetType 1
)
xt "79600,-6400,80400,-5600"
radius 400
)
)
]
shape (OrthoPolyLine
uid 1905,0
va (VaSet
vasetType 3
)
xt "46000,-6000,86250,16000"
pts [
"86250,16000"
"80000,16000"
"80000,-6000"
"46000,-6000"
]
)
start &58
end &402
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1906,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1907,0
va (VaSet
font "arial,8,0"
)
xt "84250,15000,85050,16000"
st "c"
blo "84250,15800"
tm "WireNameMgr"
)
)
on &312
)
*409 (Wire
uid 1912,0
optionalChildren [
*410 (BdJunction
uid 1932,0
ps "OnConnectorStrategy"
shape (Circle
uid 1933,0
va (VaSet
vasetType 1
)
xt "19600,-15400,20400,-14600"
radius 400
)
)
]
shape (OrthoPolyLine
uid 1913,0
va (VaSet
vasetType 3
)
xt "18000,-15000,27250,22000"
pts [
"27250,22000"
"20000,22000"
"20000,-15000"
"18000,-15000"
]
)
start &27
end &310
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1914,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1915,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "25250,21000,26550,22000"
st "rst"
blo "25250,21800"
tm "WireNameMgr"
)
)
on &313
)
*411 (Wire
uid 1916,0
shape (OrthoPolyLine
uid 1917,0
va (VaSet
vasetType 3
)
xt "46000,15000,87250,39000"
pts [
"87250,39000"
"46000,39000"
"46000,15000"
]
)
start &69
end &403
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1918,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1919,0
va (VaSet
font "arial,8,0"
)
xt "85250,38000,86050,39000"
st "c"
blo "85250,38800"
tm "WireNameMgr"
)
)
on &312
)
*412 (Wire
uid 1922,0
optionalChildren [
*413 (BdJunction
uid 1944,0
ps "OnConnectorStrategy"
shape (Circle
uid 1945,0
va (VaSet
vasetType 1
)
xt "147600,-6400,148400,-5600"
radius 400
)
)
]
shape (OrthoPolyLine
uid 1923,0
va (VaSet
vasetType 3
)
xt "80000,-6000,176250,22000"
pts [
"176250,22000"
"174000,22000"
"174000,-6000"
"80000,-6000"
]
)
start &191
end &408
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1924,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1925,0
va (VaSet
font "arial,8,0"
)
xt "174250,21000,175050,22000"
st "c"
blo "174250,21800"
tm "WireNameMgr"
)
)
on &312
)
*414 (Wire
uid 1928,0
optionalChildren [
*415 (BdJunction
uid 1938,0
ps "OnConnectorStrategy"
shape (Circle
uid 1939,0
va (VaSet
vasetType 1
)
xt "174600,-15400,175400,-14600"
radius 400
)
)
]
shape (OrthoPolyLine
uid 1929,0
va (VaSet
vasetType 3
)
xt "20000,-15000,176250,24000"
pts [
"176250,24000"
"175000,24000"
"175000,-15000"
"20000,-15000"
]
)
start &193
end &410
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1930,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1931,0
va (VaSet
font "arial,8,0"
)
xt "174250,23000,175550,24000"
st "rst"
blo "174250,23800"
tm "WireNameMgr"
)
)
on &313
)
*416 (Wire
uid 1934,0
shape (OrthoPolyLine
uid 1935,0
va (VaSet
vasetType 3
)
xt "175000,-15000,196250,46000"
pts [
"196250,46000"
"195000,46000"
"195000,-15000"
"175000,-15000"
]
)
start &286
end &415
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1936,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1937,0
va (VaSet
font "arial,8,0"
)
xt "194250,45000,195550,46000"
st "rst"
blo "194250,45800"
tm "WireNameMgr"
)
)
on &313
)
*417 (Wire
uid 1940,0
shape (OrthoPolyLine
uid 1941,0
va (VaSet
vasetType 3
)
xt "148000,-6000,162250,44000"
pts [
"162250,44000"
"148000,44000"
"148000,-6000"
]
)
start &267
end &413
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1942,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1943,0
va (VaSet
font "arial,8,0"
)
xt "160250,43000,161050,44000"
st "c"
blo "160250,43800"
tm "WireNameMgr"
)
)
on &312
)
]
bg "65535,65535,65535"
grid (Grid
origin "0,0"
isVisible 1
isActive 1
xSpacing 1000
xySpacing 1000
xShown 1
yShown 1
color "26368,26368,26368"
)
packageList *418 (PackageList
uid 42,0
stg "VerticalLayoutStrategy"
textVec [
*419 (Text
uid 43,0
va (VaSet
font "arial,8,1"
)
xt "176000,-47000,181400,-46000"
st "Package List"
blo "176000,-46200"
)
*420 (MLText
uid 44,0
va (VaSet
font "arial,8,0"
)
xt "176000,-46000,187600,-41000"
st "LIBRARY ieee;
USE ieee.std_logic_1164.all;
USE ieee.std_logic_arith.all;
USE ieee.std_logic_signed.all;
USE ieee.math_real.all;"
tm "PackageList"
)
]
)
compDirBlock (MlTextGroup
uid 45,0
stg "VerticalLayoutStrategy"
textVec [
*421 (Text
uid 46,0
va (VaSet
isHidden 1
font "arial,8,1"
)
xt "20000,0,28100,1000"
st "Compiler Directives"
blo "20000,800"
)
*422 (Text
uid 47,0
va (VaSet
isHidden 1
font "arial,8,1"
)
xt "20000,1000,29600,2000"
st "Pre-module directives:"
blo "20000,1800"
)
*423 (MLText
uid 48,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "20000,2000,27500,4000"
st "`resetall
`timescale 1ns/10ps"
tm "BdCompilerDirectivesTextMgr"
)
*424 (Text
uid 49,0
va (VaSet
isHidden 1
font "arial,8,1"
)
xt "20000,4000,30100,5000"
st "Post-module directives:"
blo "20000,4800"
)
*425 (MLText
uid 50,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "20000,0,20000,0"
tm "BdCompilerDirectivesTextMgr"
)
*426 (Text
uid 51,0
va (VaSet
isHidden 1
font "arial,8,1"
)
xt "20000,5000,29900,6000"
st "End-module directives:"
blo "20000,5800"
)
*427 (MLText
uid 52,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "20000,6000,20000,6000"
tm "BdCompilerDirectivesTextMgr"
)
]
associable 1
)
windowSize "54,-8,1374,776"
viewArea "-6683,-50358,264797,106514"
cachedDiagramExtent "-3000,-47000,231000,103000"
hasePageBreakOrigin 1
pageBreakOrigin "0,0"
lastUid 1965,0
defaultCommentText (CommentText
shape (Rectangle
layer 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
lineColor "0,0,32768"
)
xt "0,0,15000,5000"
)
text (MLText
va (VaSet
fg "0,0,32768"
font "arial,8,0"
)
xt "200,200,2000,1200"
st "
Text
"
tm "CommentText"
wrapOption 3
visibleHeight 4600
visibleWidth 14600
)
)
defaultRequirementText (RequirementText
shape (ZoomableIcon
layer 0
va (VaSet
vasetType 1
fg "59904,39936,65280"
lineColor "0,0,32768"
)
xt "0,0,1500,1750"
iconName "reqTracerRequirement.bmp"
iconMaskName "reqTracerRequirement.msk"
)
autoResize 1
text (MLText
va (VaSet
fg "0,0,32768"
font "arial,8,0"
)
xt "500,2150,1400,3150"
st "
Text
"
tm "RequirementText"
wrapOption 3
visibleHeight 1350
visibleWidth 1100
)
)
defaultPanel (Panel
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "32768,0,0"
lineWidth 3
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (Text
va (VaSet
font "arial,8,1"
)
xt "1000,1000,3800,2000"
st "Panel0"
blo "1000,1800"
tm "PanelText"
)
)
)
defaultBlk (Blk
shape (Rectangle
va (VaSet
vasetType 1
fg "39936,56832,65280"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*428 (Text
va (VaSet
font "arial,8,1"
)
xt "2200,3500,5800,4500"
st "<library>"
blo "2200,4300"
tm "BdLibraryNameMgr"
)
*429 (Text
va (VaSet
font "arial,8,1"
)
xt "2200,4500,5600,5500"
st "<block>"
blo "2200,5300"
tm "BlkNameMgr"
)
*430 (Text
va (VaSet
font "arial,8,1"
)
xt "2200,5500,4000,6500"
st "U_0"
blo "2200,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "Courier New,8,0"
)
xt "2200,13500,2200,13500"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "0,0,1500,1500"
iconName "UnknownFile.png"
iconMaskName "UnknownFile.msk"
)
viewiconposition 0
)
defaultMWComponent (MWC
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*431 (Text
va (VaSet
font "arial,8,1"
)
xt "550,3500,3450,4500"
st "Library"
blo "550,4300"
)
*432 (Text
va (VaSet
font "arial,8,1"
)
xt "550,4500,7450,5500"
st "MWComponent"
blo "550,5300"
)
*433 (Text
va (VaSet
font "arial,8,1"
)
xt "550,5500,2350,6500"
st "U_0"
blo "550,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "Courier New,8,0"
)
xt "-6450,1500,-6450,1500"
)
header ""
)
elements [
]
)
portVis (PortSigDisplay
)
prms (Property
pclass "params"
pname "params"
ptn "String"
)
visOptions (mwParamsVisibilityOptions
)
)
defaultSaComponent (SaComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*434 (Text
va (VaSet
font "arial,8,1"
)
xt "900,3500,3800,4500"
st "Library"
blo "900,4300"
tm "BdLibraryNameMgr"
)
*435 (Text
va (VaSet
font "arial,8,1"
)
xt "900,4500,7100,5500"
st "SaComponent"
blo "900,5300"
tm "CptNameMgr"
)
*436 (Text
va (VaSet
font "arial,8,1"
)
xt "900,5500,2700,6500"
st "U_0"
blo "900,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "Courier New,8,0"
)
xt "-6100,1500,-6100,1500"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "0,0,1500,1500"
iconName "UnknownFile.png"
iconMaskName "UnknownFile.msk"
)
viewiconposition 0
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
defaultVhdlComponent (VhdlComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*437 (Text
va (VaSet
font "arial,8,1"
)
xt "500,3500,3400,4500"
st "Library"
blo "500,4300"
)
*438 (Text
va (VaSet
font "arial,8,1"
)
xt "500,4500,7500,5500"
st "VhdlComponent"
blo "500,5300"
)
*439 (Text
va (VaSet
font "arial,8,1"
)
xt "500,5500,2300,6500"
st "U_0"
blo "500,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "Courier New,8,0"
)
xt "-6500,1500,-6500,1500"
)
header ""
)
elements [
]
)
portVis (PortSigDisplay
)
entityPath ""
archName ""
archPath ""
)
defaultVerilogComponent (VerilogComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "-450,0,8450,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*440 (Text
va (VaSet
font "arial,8,1"
)
xt "50,3500,2950,4500"
st "Library"
blo "50,4300"
)
*441 (Text
va (VaSet
font "arial,8,1"
)
xt "50,4500,7950,5500"
st "VerilogComponent"
blo "50,5300"
)
*442 (Text
va (VaSet
font "arial,8,1"
)
xt "50,5500,1850,6500"
st "U_0"
blo "50,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "Courier New,8,0"
)
xt "-6950,1500,-6950,1500"
)
header ""
)
elements [
]
)
entityPath ""
)
defaultHdlText (HdlText
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,37120"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*443 (Text
va (VaSet
font "arial,8,1"
)
xt "3150,4000,4850,5000"
st "eb1"
blo "3150,4800"
tm "HdlTextNameMgr"
)
*444 (Text
va (VaSet
font "arial,8,1"
)
xt "3150,5000,3950,6000"
st "1"
blo "3150,5800"
tm "HdlTextNumberMgr"
)
]
)
viewicon (ZoomableIcon
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "0,0,1500,1500"
iconName "UnknownFile.png"
iconMaskName "UnknownFile.msk"
)
viewiconposition 0
)
defaultEmbeddedText (EmbeddedText
commentText (CommentText
ps "CenterOffsetStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,18000,5000"
)
text (MLText
va (VaSet
font "arial,8,0"
)
xt "200,200,2000,1200"
st "
Text
"
tm "HdlTextMgr"
wrapOption 3
visibleHeight 4600
visibleWidth 17600
)
)
)
defaultGlobalConnector (GlobalConnector
shape (Circle
va (VaSet
vasetType 1
fg "65535,65535,0"
)
xt "-1000,-1000,1000,1000"
radius 1000
)
name (Text
va (VaSet
font "arial,8,1"
)
xt "-500,-500,500,500"
st "G"
blo "-500,300"
)
)
defaultRipper (Ripper
ps "OnConnectorStrategy"
shape (Line2D
pts [
"0,0"
"1000,1000"
]
va (VaSet
vasetType 1
)
xt "0,0,1000,1000"
)
)
defaultBdJunction (BdJunction
ps "OnConnectorStrategy"
shape (Circle
va (VaSet
vasetType 1
)
xt "-400,-400,400,400"
radius 400
)
)
defaultPortIoIn (PortIoIn
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
sl 0
ro 270
xt "-2000,-375,-500,375"
)
(Line
sl 0
ro 270
xt "-500,0,0,0"
pts [
"-500,0"
"0,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
font "arial,8,0"
)
xt "-1375,-1000,-1375,-1000"
ju 2
blo "-1375,-1000"
tm "WireNameMgr"
)
)
)
defaultPortIoOut (PortIoOut
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
sl 0
ro 270
xt "500,-375,2000,375"
)
(Line
sl 0
ro 270
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
font "arial,8,0"
)
xt "625,-1000,625,-1000"
blo "625,-1000"
tm "WireNameMgr"
)
)
)
defaultPortIoInOut (PortIoInOut
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Hexagon
sl 0
xt "500,-375,2000,375"
)
(Line
sl 0
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
font "arial,8,0"
)
xt "0,-375,0,-375"
blo "0,-375"
tm "WireNameMgr"
)
)
)
defaultPortIoBuffer (PortIoBuffer
shape (CompositeShape
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
)
optionalChildren [
(Hexagon
sl 0
xt "500,-375,2000,375"
)
(Line
sl 0
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
font "arial,8,0"
)
xt "0,-375,0,-375"
blo "0,-375"
tm "WireNameMgr"
)
)
)
defaultSignal (Wire
shape (OrthoPolyLine
va (VaSet
vasetType 3
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
font "arial,8,0"
)
xt "0,0,1900,1000"
st "sig0"
blo "0,800"
tm "WireNameMgr"
)
)
)
defaultBus (Wire
shape (OrthoPolyLine
va (VaSet
vasetType 3
lineWidth 2
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
font "arial,8,0"
)
xt "0,0,2400,1000"
st "dbus0"
blo "0,800"
tm "WireNameMgr"
)
)
)
defaultBundle (Bundle
shape (OrthoPolyLine
va (VaSet
vasetType 3
lineColor "32768,0,0"
lineWidth 2
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
textGroup (BiTextGroup
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
first (Text
va (VaSet
font "arial,8,0"
)
xt "0,0,3000,1000"
st "bundle0"
blo "0,800"
tm "BundleNameMgr"
)
second (MLText
va (VaSet
font "arial,8,0"
)
xt "0,1000,1000,2000"
st "()"
tm "BundleContentsMgr"
)
)
bundleNet &0
)
defaultPortMapFrame (PortMapFrame
ps "PortMapFrameStrategy"
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,10000,12000"
)
portMapText (BiTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
first (MLText
va (VaSet
font "arial,8,0"
)
)
second (MLText
va (VaSet
font "arial,8,0"
)
tm "PortMapTextMgr"
)
)
)
defaultGenFrame (Frame
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "26368,26368,26368"
lineStyle 2
lineWidth 3
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (MLText
va (VaSet
font "arial,8,0"
)
xt "0,-1100,12600,-100"
st "g0: FOR i IN 0 TO n GENERATE"
tm "FrameTitleTextMgr"
)
)
seqNum (FrameSequenceNumber
ps "TopLeftStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "50,50,1250,1450"
)
num (Text
va (VaSet
font "arial,8,0"
)
xt "250,250,1050,1250"
st "1"
blo "250,1050"
tm "FrameSeqNumMgr"
)
)
decls (MlTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*445 (Text
va (VaSet
font "arial,8,1"
)
xt "14100,20000,22000,21000"
st "Frame Declarations"
blo "14100,20800"
)
*446 (MLText
va (VaSet
font "arial,8,0"
)
xt "14100,21000,14100,21000"
tm "BdFrameDeclTextMgr"
)
]
)
)
defaultBlockFrame (Frame
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "26368,26368,26368"
lineStyle 1
lineWidth 3
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (MLText
va (VaSet
font "arial,8,0"
)
xt "0,-1100,7400,-100"
st "b0: BLOCK (guard)"
tm "FrameTitleTextMgr"
)
)
seqNum (FrameSequenceNumber
ps "TopLeftStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "50,50,1250,1450"
)
num (Text
va (VaSet
font "arial,8,0"
)
xt "250,250,1050,1250"
st "1"
blo "250,1050"
tm "FrameSeqNumMgr"
)
)
decls (MlTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*447 (Text
va (VaSet
font "arial,8,1"
)
xt "14100,20000,22000,21000"
st "Frame Declarations"
blo "14100,20800"
)
*448 (MLText
va (VaSet
font "arial,8,0"
)
xt "14100,21000,14100,21000"
tm "BdFrameDeclTextMgr"
)
]
)
style 3
)
defaultSaCptPort (CptPort
ps "OnEdgeStrategy"
shape (Triangle
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "0,0,750,750"
)
tg (CPTG
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
font "arial,8,0"
)
xt "0,750,1800,1750"
st "Port"
blo "0,1550"
)
)
thePort (LogicalPort
decl (Decl
n "Port"
t ""
o 0
)
)
)
defaultSaCptPortBuffer (CptPort
ps "OnEdgeStrategy"
shape (Diamond
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "0,0,750,750"
)
tg (CPTG
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
font "arial,8,0"
)
xt "0,750,1800,1750"
st "Port"
blo "0,1550"
)
)
thePort (LogicalPort
m 3
decl (Decl
n "Port"
t ""
o 0
)
)
)
defaultDeclText (MLText
va (VaSet
font "Courier New,8,0"
)
)
archDeclarativeBlock (BdArchDeclBlock
uid 1,0
stg "BdArchDeclBlockLS"
declLabel (Text
uid 2,0
va (VaSet
font "arial,8,1"
)
xt "196000,-47000,201400,-46000"
st "Declarations"
blo "196000,-46200"
)
portLabel (Text
uid 3,0
va (VaSet
font "arial,8,1"
)
xt "196000,-46000,198700,-45000"
st "Ports:"
blo "196000,-45200"
)
preUserLabel (Text
uid 4,0
va (VaSet
isHidden 1
font "arial,8,1"
)
xt "196000,-47000,199800,-46000"
st "Pre User:"
blo "196000,-46200"
)
preUserText (MLText
uid 5,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "196000,-47000,196000,-47000"
tm "BdDeclarativeTextMgr"
)
diagSignalLabel (Text
uid 6,0
va (VaSet
font "arial,8,1"
)
xt "196000,-43400,203100,-42400"
st "Diagram Signals:"
blo "196000,-42600"
)
postUserLabel (Text
uid 7,0
va (VaSet
isHidden 1
font "arial,8,1"
)
xt "196000,-47000,200700,-46000"
st "Post User:"
blo "196000,-46200"
)
postUserText (MLText
uid 8,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "196000,-47000,196000,-47000"
tm "BdDeclarativeTextMgr"
)
)
commonDM (CommonDM
ldm (LogicalDM
suid 119,0
usingSuid 1
emptyRow *449 (LEmptyRow
)
uid 54,0
optionalChildren [
*450 (RefLabelRowHdr
)
*451 (TitleRowHdr
)
*452 (FilterRowHdr
)
*453 (RefLabelColHdr
tm "RefLabelColHdrMgr"
)
*454 (RowExpandColHdr
tm "RowExpandColHdrMgr"
)
*455 (GroupColHdr
tm "GroupColHdrMgr"
)
*456 (NameColHdr
tm "BlockDiagramNameColHdrMgr"
)
*457 (ModeColHdr
tm "BlockDiagramModeColHdrMgr"
)
*458 (TypeColHdr
tm "BlockDiagramTypeColHdrMgr"
)
*459 (BoundsColHdr
tm "BlockDiagramBoundsColHdrMgr"
)
*460 (InitColHdr
tm "BlockDiagramInitColHdrMgr"
)
*461 (EolColHdr
tm "BlockDiagramEolColHdrMgr"
)
*462 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "PC_in"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 1
suid 5,0
)
)
uid 1668,0
)
*463 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "PC_out"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 2
suid 8,0
)
)
uid 1670,0
)
*464 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "PC_Increment"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 3
suid 9,0
)
)
uid 1672,0
)
*465 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "intwdata"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 4
suid 13,0
)
)
uid 1674,0
)
*466 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "intaddr"
t "std_logic_vector"
b "(3 DOWNTO 0)"
o 5
suid 16,0
)
)
uid 1676,0
)
*467 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "intwe"
t "std_logic"
o 7
suid 19,0
)
)
uid 1678,0
)
*468 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "inst"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 8
suid 23,0
)
)
uid 1680,0
)
*469 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "wd"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 9
suid 24,0
)
)
uid 1682,0
)
*470 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "rd0"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 10
suid 26,0
)
)
uid 1684,0
)
*471 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "ZEXT_R"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 11
suid 31,0
)
)
uid 1686,0
)
*472 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "SEXT"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 12
suid 34,0
)
)
uid 1688,0
)
*473 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "ZEXT_L"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 13
suid 35,0
)
)
uid 1690,0
)
*474 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "rd1"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 14
suid 36,0
)
)
uid 1692,0
)
*475 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "dout1"
t "std_logic_vector"
b "(5 DOWNTO 0)"
o 16
suid 40,0
)
)
uid 1694,0
)
*476 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "zero"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 15
suid 45,0
)
)
uid 1696,0
)
*477 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "LEFT"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 18
suid 46,0
)
)
uid 1698,0
)
*478 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "cin"
t "std_logic"
o 15
suid 49,0
)
)
uid 1700,0
)
*479 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "ccvector"
t "std_logic_vector"
b "(3 DOWNTO 0)"
o 20
suid 53,0
)
)
uid 1702,0
)
*480 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "ConditionCode"
t "std_logic_vector"
b "(3 DOWNTO 0)"
o 22
suid 55,0
)
)
uid 1704,0
)
*481 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "ALU_L_mux"
t "std_logic_vector"
b "(1 DOWNTO 0)"
o 23
suid 56,0
)
)
uid 1706,0
)
*482 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "RIGHT"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 18
suid 57,0
)
)
uid 1708,0
)
*483 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "ALU_R_mux"
t "std_logic_vector"
b "(1 DOWNTO 0)"
o 24
suid 58,0
)
)
uid 1710,0
)
*484 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "PC_mux"
t "std_logic_vector"
b "(1 DOWNTO 0)"
o 25
suid 59,0
)
)
uid 1712,0
)
*485 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "RF_en"
t "std_logic"
o 26
suid 66,0
)
)
uid 1714,0
)
*486 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "RF_mux"
t "std_logic"
o 27
suid 68,0
)
)
uid 1716,0
)
*487 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "ALUout"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 28
suid 72,0
)
)
uid 1718,0
)
*488 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "addrToRam"
t "std_logic_vector"
b "(3 DOWNTO 0)"
o 29
suid 74,0
)
)
uid 1720,0
)
*489 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "dataToRam"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 30
suid 75,0
)
)
uid 1722,0
)
*490 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "dataToP"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 31
suid 76,0
)
)
uid 1724,0
)
*491 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "ramrw_en"
t "std_logic"
o 32
suid 77,0
)
)
uid 1726,0
)
*492 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "ddataFromRam"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 33
suid 80,0
)
)
uid 1728,0
)
*493 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "idataFromRam"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 6
suid 81,0
)
)
uid 1730,0
)
*494 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "Mem_en"
t "std_logic"
o 34
suid 82,0
)
)
uid 1732,0
)
*495 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "dcache_en"
t "std_logic"
o 35
suid 84,0
)
)
uid 1734,0
)
*496 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "ddelay"
t "std_logic"
o 36
suid 86,0
)
)
uid 1736,0
)
*497 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "idelay"
t "std_logic"
o 37
suid 88,0
)
)
uid 1738,0
)
*498 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "PC_en"
t "std_logic"
o 38
suid 91,0
)
)
uid 1740,0
)
*499 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "CCR_en"
t "std_logic"
o 38
suid 94,0
)
)
uid 1742,0
)
*500 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "dataToMem"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 39
suid 95,0
)
)
uid 1744,0
)
*501 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "addrToMem"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 40
suid 96,0
)
)
uid 1746,0
)
*502 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "wr"
t "std_logic"
o 41
suid 98,0
)
)
uid 1748,0
)
*503 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "rd"
t "std_logic"
o 42
suid 99,0
)
)
uid 1750,0
)
*504 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "ack"
t "std_logic"
o 43
suid 101,0
)
)
uid 1752,0
)
*505 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "dataFromMem"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 44
suid 103,0
)
)
uid 1754,0
)
*506 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "addrFromInst"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 45
suid 105,0
)
)
uid 1946,0
)
*507 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "addrFromData"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 46
suid 107,0
)
)
uid 1948,0
)
*508 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "dataFromData"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 47
suid 109,0
)
)
uid 1950,0
)
*509 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "rreq"
t "std_logic"
o 48
suid 112,0
)
)
uid 1952,0
)
*510 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "wreq"
t "std_logic"
o 49
suid 113,0
)
)
uid 1954,0
)
*511 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "ireq"
t "std_logic"
o 50
suid 114,0
)
)
uid 1956,0
)
*512 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "ifilled"
t "std_logic"
o 51
suid 116,0
)
)
uid 1958,0
)
*513 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "dfilled"
t "std_logic"
o 52
suid 117,0
)
)
uid 1960,0
)
*514 (LeafLogPort
port (LogicalPort
decl (Decl
n "c"
t "std_logic"
o 53
suid 118,0
)
)
uid 1962,0
)
*515 (LeafLogPort
port (LogicalPort
decl (Decl
n "rst"
t "std_logic"
o 54
suid 119,0
)
)
uid 1964,0
)
]
)
pdm (PhysicalDM
displayShortBounds 1
editShortBounds 1
uid 67,0
optionalChildren [
*516 (Sheet
sheetRow (SheetRow
headerVa (MVa
cellColor "49152,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
)
cellVa (MVa
cellColor "65535,65535,65535"
fontColor "0,0,0"
font "Tahoma,10,0"
)
groupVa (MVa
cellColor "39936,56832,65280"
fontColor "0,0,0"
font "Tahoma,10,0"
)
emptyMRCItem *517 (MRCItem
litem &449
pos 54
dimension 20
)
uid 69,0
optionalChildren [
*518 (MRCItem
litem &450
pos 0
dimension 20
uid 70,0
)
*519 (MRCItem
litem &451
pos 1
dimension 23
uid 71,0
)
*520 (MRCItem
litem &452
pos 2
hidden 1
dimension 20
uid 72,0
)
*521 (MRCItem
litem &462
pos 0
dimension 20
uid 1669,0
)
*522 (MRCItem
litem &463
pos 1
dimension 20
uid 1671,0
)
*523 (MRCItem
litem &464
pos 2
dimension 20
uid 1673,0
)
*524 (MRCItem
litem &465
pos 3
dimension 20
uid 1675,0
)
*525 (MRCItem
litem &466
pos 4
dimension 20
uid 1677,0
)
*526 (MRCItem
litem &467
pos 5
dimension 20
uid 1679,0
)
*527 (MRCItem
litem &468
pos 6
dimension 20
uid 1681,0
)
*528 (MRCItem
litem &469
pos 7
dimension 20
uid 1683,0
)
*529 (MRCItem
litem &470
pos 8
dimension 20
uid 1685,0
)
*530 (MRCItem
litem &471
pos 9
dimension 20
uid 1687,0
)
*531 (MRCItem
litem &472
pos 10
dimension 20
uid 1689,0
)
*532 (MRCItem
litem &473
pos 11
dimension 20
uid 1691,0
)
*533 (MRCItem
litem &474
pos 12
dimension 20
uid 1693,0
)
*534 (MRCItem
litem &475
pos 13
dimension 20
uid 1695,0
)
*535 (MRCItem
litem &476
pos 14
dimension 20
uid 1697,0
)
*536 (MRCItem
litem &477
pos 15
dimension 20
uid 1699,0
)
*537 (MRCItem
litem &478
pos 16
dimension 20
uid 1701,0
)
*538 (MRCItem
litem &479
pos 17
dimension 20
uid 1703,0
)
*539 (MRCItem
litem &480
pos 18
dimension 20
uid 1705,0
)
*540 (MRCItem
litem &481
pos 19
dimension 20
uid 1707,0
)
*541 (MRCItem
litem &482
pos 20
dimension 20
uid 1709,0
)
*542 (MRCItem
litem &483
pos 21
dimension 20
uid 1711,0
)
*543 (MRCItem
litem &484
pos 22
dimension 20
uid 1713,0
)
*544 (MRCItem
litem &485
pos 23
dimension 20
uid 1715,0
)
*545 (MRCItem
litem &486
pos 24
dimension 20
uid 1717,0
)
*546 (MRCItem
litem &487
pos 25
dimension 20
uid 1719,0
)
*547 (MRCItem
litem &488
pos 26
dimension 20
uid 1721,0
)
*548 (MRCItem
litem &489
pos 27
dimension 20
uid 1723,0
)
*549 (MRCItem
litem &490
pos 28
dimension 20
uid 1725,0
)
*550 (MRCItem
litem &491
pos 29
dimension 20
uid 1727,0
)
*551 (MRCItem
litem &492
pos 30
dimension 20
uid 1729,0
)
*552 (MRCItem
litem &493
pos 31
dimension 20
uid 1731,0
)
*553 (MRCItem
litem &494
pos 32
dimension 20
uid 1733,0
)
*554 (MRCItem
litem &495
pos 33
dimension 20
uid 1735,0
)
*555 (MRCItem
litem &496
pos 34
dimension 20
uid 1737,0
)
*556 (MRCItem
litem &497
pos 35
dimension 20
uid 1739,0
)
*557 (MRCItem
litem &498
pos 36
dimension 20
uid 1741,0
)
*558 (MRCItem
litem &499
pos 37
dimension 20
uid 1743,0
)
*559 (MRCItem
litem &500
pos 38
dimension 20
uid 1745,0
)
*560 (MRCItem
litem &501
pos 39
dimension 20
uid 1747,0
)
*561 (MRCItem
litem &502
pos 40
dimension 20
uid 1749,0
)
*562 (MRCItem
litem &503
pos 41
dimension 20
uid 1751,0
)
*563 (MRCItem
litem &504
pos 42
dimension 20
uid 1753,0
)
*564 (MRCItem
litem &505
pos 43
dimension 20
uid 1755,0
)
*565 (MRCItem
litem &506
pos 44
dimension 20
uid 1947,0
)
*566 (MRCItem
litem &507
pos 45
dimension 20
uid 1949,0
)
*567 (MRCItem
litem &508
pos 46
dimension 20
uid 1951,0
)
*568 (MRCItem
litem &509
pos 47
dimension 20
uid 1953,0
)
*569 (MRCItem
litem &510
pos 48
dimension 20
uid 1955,0
)
*570 (MRCItem
litem &511
pos 49
dimension 20
uid 1957,0
)
*571 (MRCItem
litem &512
pos 50
dimension 20
uid 1959,0
)
*572 (MRCItem
litem &513
pos 51
dimension 20
uid 1961,0
)
*573 (MRCItem
litem &514
pos 52
dimension 20
uid 1963,0
)
*574 (MRCItem
litem &515
pos 53
dimension 20
uid 1965,0
)
]
)
sheetCol (SheetCol
propVa (MVa
cellColor "0,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
textAngle 90
)
uid 73,0
optionalChildren [
*575 (MRCItem
litem &453
pos 0
dimension 20
uid 74,0
)
*576 (MRCItem
litem &455
pos 1
dimension 50
uid 75,0
)
*577 (MRCItem
litem &456
pos 2
dimension 100
uid 76,0
)
*578 (MRCItem
litem &457
pos 3
dimension 50
uid 77,0
)
*579 (MRCItem
litem &458
pos 4
dimension 100
uid 78,0
)
*580 (MRCItem
litem &459
pos 5
dimension 100
uid 79,0
)
*581 (MRCItem
litem &460
pos 6
dimension 50
uid 80,0
)
*582 (MRCItem
litem &461
pos 7
dimension 80
uid 81,0
)
]
)
fixedCol 4
fixedRow 2
name "Ports"
uid 68,0
vaOverrides [
]
)
]
)
uid 53,0
)
genericsCommonDM (CommonDM
ldm (LogicalDM
emptyRow *583 (LEmptyRow
)
uid 83,0
optionalChildren [
*584 (RefLabelRowHdr
)
*585 (TitleRowHdr
)
*586 (FilterRowHdr
)
*587 (RefLabelColHdr
tm "RefLabelColHdrMgr"
)
*588 (RowExpandColHdr
tm "RowExpandColHdrMgr"
)
*589 (GroupColHdr
tm "GroupColHdrMgr"
)
*590 (NameColHdr
tm "GenericNameColHdrMgr"
)
*591 (TypeColHdr
tm "GenericTypeColHdrMgr"
)
*592 (InitColHdr
tm "GenericValueColHdrMgr"
)
*593 (PragmaColHdr
tm "GenericPragmaColHdrMgr"
)
*594 (EolColHdr
tm "GenericEolColHdrMgr"
)
]
)
pdm (PhysicalDM
displayShortBounds 1
editShortBounds 1
uid 95,0
optionalChildren [
*595 (Sheet
sheetRow (SheetRow
headerVa (MVa
cellColor "49152,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
)
cellVa (MVa
cellColor "65535,65535,65535"
fontColor "0,0,0"
font "Tahoma,10,0"
)
groupVa (MVa
cellColor "39936,56832,65280"
fontColor "0,0,0"
font "Tahoma,10,0"
)
emptyMRCItem *596 (MRCItem
litem &583
pos 0
dimension 20
)
uid 97,0
optionalChildren [
*597 (MRCItem
litem &584
pos 0
dimension 20
uid 98,0
)
*598 (MRCItem
litem &585
pos 1
dimension 23
uid 99,0
)
*599 (MRCItem
litem &586
pos 2
hidden 1
dimension 20
uid 100,0
)
]
)
sheetCol (SheetCol
propVa (MVa
cellColor "0,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
textAngle 90
)
uid 101,0
optionalChildren [
*600 (MRCItem
litem &587
pos 0
dimension 20
uid 102,0
)
*601 (MRCItem
litem &589
pos 1
dimension 50
uid 103,0
)
*602 (MRCItem
litem &590
pos 2
dimension 100
uid 104,0
)
*603 (MRCItem
litem &591
pos 3
dimension 100
uid 105,0
)
*604 (MRCItem
litem &592
pos 4
dimension 50
uid 106,0
)
*605 (MRCItem
litem &593
pos 5
dimension 50
uid 107,0
)
*606 (MRCItem
litem &594
pos 6
dimension 80
uid 108,0
)
]
)
fixedCol 3
fixedRow 2
name "Ports"
uid 96,0
vaOverrides [
]
)
]
)
uid 82,0
type 1
)
activeModelName "BlockDiag"
)
