[2025-09-16 22:56:47] START suite=qualcomm_srv trace=srv392_ap
CMD: ./bin/champsim -w 20000000 -i 100000000 /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv392_ap.champsimtrace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
Heartbeat CPU 0 instructions: 10000001 cycles: 2634120 heartbeat IPC: 3.796 cumulative IPC: 3.796 (Simulation time: 00 hr 00 min 40 sec)
Warmup finished CPU 0 instructions: 20000000 cycles: 5050757 cumulative IPC: 3.96 (Simulation time: 00 hr 01 min 18 sec)
Warmup complete CPU 0 instructions: 20000000 cycles: 5050757 cumulative IPC: 3.96 (Simulation time: 00 hr 01 min 18 sec)
Heartbeat CPU 0 instructions: 20000005 cycles: 5050758 heartbeat IPC: 4.138 cumulative IPC: 5 (Simulation time: 00 hr 01 min 18 sec)
Heartbeat CPU 0 instructions: 30000006 cycles: 14207057 heartbeat IPC: 1.092 cumulative IPC: 1.092 (Simulation time: 00 hr 02 min 29 sec)
Heartbeat CPU 0 instructions: 40000006 cycles: 23165617 heartbeat IPC: 1.116 cumulative IPC: 1.104 (Simulation time: 00 hr 03 min 35 sec)
Heartbeat CPU 0 instructions: 50000007 cycles: 32237795 heartbeat IPC: 1.102 cumulative IPC: 1.103 (Simulation time: 00 hr 04 min 38 sec)
Heartbeat CPU 0 instructions: 60000010 cycles: 41206432 heartbeat IPC: 1.115 cumulative IPC: 1.106 (Simulation time: 00 hr 05 min 40 sec)
Heartbeat CPU 0 instructions: 70000010 cycles: 50299644 heartbeat IPC: 1.1 cumulative IPC: 1.105 (Simulation time: 00 hr 06 min 44 sec)
Heartbeat CPU 0 instructions: 80000013 cycles: 59276679 heartbeat IPC: 1.114 cumulative IPC: 1.106 (Simulation time: 00 hr 07 min 48 sec)
Heartbeat CPU 0 instructions: 90000017 cycles: 68203431 heartbeat IPC: 1.12 cumulative IPC: 1.108 (Simulation time: 00 hr 08 min 57 sec)
Heartbeat CPU 0 instructions: 100000020 cycles: 77230178 heartbeat IPC: 1.108 cumulative IPC: 1.108 (Simulation time: 00 hr 10 min 05 sec)
*** Reached end of trace: (0, "/home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv392_ap.champsimtrace.xz")
Heartbeat CPU 0 instructions: 110000021 cycles: 86294106 heartbeat IPC: 1.103 cumulative IPC: 1.108 (Simulation time: 00 hr 11 min 08 sec)
Simulation finished CPU 0 instructions: 100000000 cycles: 90216847 cumulative IPC: 1.108 (Simulation time: 00 hr 12 min 12 sec)
Simulation complete CPU 0 instructions: 100000000 cycles: 90216847 cumulative IPC: 1.108 (Simulation time: 00 hr 12 min 12 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv392_ap.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.108 instructions: 100000000 cycles: 90216847
CPU 0 Branch Prediction Accuracy: 90.93% MPKI: 15.95 Average ROB Occupancy at Mispredict: 26.15
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.378
BRANCH_INDIRECT: 0.4167
BRANCH_CONDITIONAL: 13.02
BRANCH_DIRECT_CALL: 0.9165
BRANCH_INDIRECT_CALL: 0.6038
BRANCH_RETURN: 0.6192


====Backend Stall Breakdown====
ROB_STALL: 138111
LQ_STALL: 0
SQ_STALL: 521039


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 143.57408
REPLAY_LOAD: 103.888885
NON_REPLAY_LOAD: 28.611685

== Total ==
ADDR_TRANS: 7753
REPLAY_LOAD: 8415
NON_REPLAY_LOAD: 121943

== Counts ==
ADDR_TRANS: 54
REPLAY_LOAD: 81
NON_REPLAY_LOAD: 4262

cpu0->cpu0_STLB TOTAL        ACCESS:    1873753 HIT:    1869276 MISS:       4477 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:    1873753 HIT:    1869276 MISS:       4477 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 213.7 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    8326545 HIT:    7247799 MISS:    1078746 MSHR_MERGE:          0
cpu0->cpu0_L2C LOAD         ACCESS:    6770462 HIT:    5872846 MISS:     897616 MSHR_MERGE:          0
cpu0->cpu0_L2C RFO          ACCESS:     557642 HIT:     397063 MISS:     160579 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C WRITE        ACCESS:     990317 HIT:     977280 MISS:      13037 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:       8124 HIT:        610 MISS:       7514 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 35.45 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:   15037027 HIT:    8055304 MISS:    6981723 MSHR_MERGE:    1649625
cpu0->cpu0_L1I LOAD         ACCESS:   15037027 HIT:    8055304 MISS:    6981723 MSHR_MERGE:    1649625
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 14.85 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   30435156 HIT:   26930900 MISS:    3504256 MSHR_MERGE:    1500119
cpu0->cpu0_L1D LOAD         ACCESS:   17086697 HIT:   15265149 MISS:    1821548 MSHR_MERGE:     383184
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:   13339353 HIT:   11664862 MISS:    1674491 MSHR_MERGE:    1116842
cpu0->cpu0_L1D TRANSLATION  ACCESS:       9106 HIT:        889 MISS:       8217 MSHR_MERGE:         93
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 21.67 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:   12473890 HIT:   10560958 MISS:    1912932 MSHR_MERGE:     957907
cpu0->cpu0_ITLB LOAD         ACCESS:   12473890 HIT:   10560958 MISS:    1912932 MSHR_MERGE:     957907
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 5.082 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   28877540 HIT:   27642944 MISS:    1234596 MSHR_MERGE:     315868
cpu0->cpu0_DTLB LOAD         ACCESS:   28877540 HIT:   27642944 MISS:    1234596 MSHR_MERGE:     315868
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 5.963 cycles
cpu0->LLC TOTAL        ACCESS:    1303235 HIT:    1251082 MISS:      52153 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:     897611 HIT:     877442 MISS:      20169 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:     160579 HIT:     132993 MISS:      27586 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:     237531 HIT:     237278 MISS:        253 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:       7514 HIT:       3369 MISS:       4145 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 122.7 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:       3380
  ROW_BUFFER_MISS:      48518
  AVG DBUS CONGESTED CYCLE: 3.443
Channel 0 WQ ROW_BUFFER_HIT:        956
  ROW_BUFFER_MISS:      20804
  FULL:          0
Channel 0 REFRESHES ISSUED:       7518

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0       523158       443790        74831         2541
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            2          159          367          285
  STLB miss resolved @ L2C                0           81          178          257           83
  STLB miss resolved @ LLC                0          136          330         1615          679
  STLB miss resolved @ MEM                0            1          359         2349         2245

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level             163369        51583      1265698       143203          357
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            1           45          129           20
  STLB miss resolved @ L2C                0           40           45           89            8
  STLB miss resolved @ LLC                0           70          188          537           35
  STLB miss resolved @ MEM                0            0           76          214           88
[2025-09-16 23:08:59] END   suite=qualcomm_srv trace=srv392_ap (rc=0)
