[View]
Entity=testbench
Architecture=simple
TopLevelType=1
[file:.\src\alu.vhd]
Enabled=1
[file:.\src\microprocessor.vhd]
Enabled=1
[file:.\src\testbench.vhd]
Enabled=1
[file:.\src\dff6.vhd]
Enabled=1
[file:.\src\dff5.vhd]
Enabled=1
[file:.\src\dff32.vhd]
Enabled=1
[file:.\src\demo.asdb]
Enabled=1
[file:.\src\demo.awc]
Enabled=1
[file:.\src\demo_2.asdb]
Enabled=1
[file:.\src\demo_2.awc]
Enabled=1
[file:.\src\ram.vhd]
Enabled=1
[file:.\src\dff5_reset.vhd]
Enabled=1
[file:.\src\ins.vhd]
Enabled=1
[file:.\src\detector.vhd]
Enabled=1
[file:.\src\testdetector.vhd]
Enabled=1
[file:.\src\stalling.asdb]
Enabled=1
[file:.\src\stalling.awc]
Enabled=1
[file:.\src\stalling_2.asdb]
Enabled=1
[file:.\src\stalling_2.awc]
Enabled=1
[file:.\src\stalling3.asdb]
Enabled=1
[file:.\src\stalling3.awc]
Enabled=1
[file:.\src\harware.asdb]
Enabled=1
[file:.\src\harware.awc]
Enabled=1
