Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (lin64) Build 3526262 Mon Apr 18 15:47:01 MDT 2022
| Date         : Wed May 22 19:46:56 2024
| Host         : amy running 64-bit NixOS 23.11 (Tapir)
| Command      : report_utilization -hierarchical -file util_coyote.csv
| Design       : cyt_top
| Device       : xcu280-fsvh2892-2L-e
| Speed File   : -2L
| Design State : Routed
------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. Utilization by Hierarchy

1. Utilization by Hierarchy
---------------------------

+-------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+------------+------------+---------+------+--------+--------+--------+------+------------+
|                                                                        Instance                                                                       |                                                  Module                                                  | Total LUTs | Logic LUTs | LUTRAMs | SRLs |   FFs  | RAMB36 | RAMB18 | URAM | DSP Blocks |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+------------+------------+---------+------+--------+--------+--------+------+------------+
| cyt_top                                                                                                                                               |                                                                                                    (top) |     338727 |     310122 |   23758 | 4847 | 687011 |    373 |     70 |    0 |          0 |
|   (cyt_top)                                                                                                                                           |                                                                                                    (top) |        204 |         12 |       0 |  192 |    768 |      0 |      0 |    0 |          0 |
|   dbg_hub                                                                                                                                             |                                                                                                  dbg_hub |        487 |        467 |      20 |    0 |    799 |      0 |      0 |    0 |          0 |
|     (dbg_hub)                                                                                                                                         |                                                                                                  dbg_hub |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|     inst                                                                                                                                              |                                                                               dbg_hub_xsdbm_v3_0_0_xsdbm |        487 |        467 |      20 |    0 |    799 |      0 |      0 |    0 |          0 |
|       BSCANID.u_xsdbm_id                                                                                                                              |                                                                            dbg_hub_xsdbm_v3_0_0_xsdbm_id |        487 |        467 |      20 |    0 |    799 |      0 |      0 |    0 |          0 |
|         (BSCANID.u_xsdbm_id)                                                                                                                          |                                                                            dbg_hub_xsdbm_v3_0_0_xsdbm_id |         33 |         33 |       0 |    0 |     34 |      0 |      0 |    0 |          0 |
|         CORE_XSDB.UUT_MASTER                                                                                                                          |                                                                           dbg_hub_xsdbm_v3_0_0_icon2xsdb |        317 |        297 |      20 |    0 |    612 |      0 |      0 |    0 |          0 |
|           U_ICON_INTERFACE                                                                                                                            |                                                                                  dbg_hub_xsdbm_v3_0_0_if |        169 |        149 |      20 |    0 |    480 |      0 |      0 |    0 |          0 |
|             (U_ICON_INTERFACE)                                                                                                                        |                                                                                  dbg_hub_xsdbm_v3_0_0_if |          6 |          6 |       0 |    0 |     15 |      0 |      0 |    0 |          0 |
|             U_CMD1                                                                                                                                    |                                                                             dbg_hub_xsdbm_v3_0_0_ctl_reg |          6 |          6 |       0 |    0 |     20 |      0 |      0 |    0 |          0 |
|             U_CMD2                                                                                                                                    |                                                                            dbg_hub_xsdbm_v3_0_0_stat_reg |          5 |          5 |       0 |    0 |     22 |      0 |      0 |    0 |          0 |
|             U_CMD3                                                                                                                                    |                                                            dbg_hub_xsdbm_v3_0_0_stat_reg__parameterized0 |          9 |          9 |       0 |    0 |     38 |      0 |      0 |    0 |          0 |
|             U_CMD4                                                                                                                                    |                                                             dbg_hub_xsdbm_v3_0_0_ctl_reg__parameterized0 |         20 |         20 |       0 |    0 |     62 |      0 |      0 |    0 |          0 |
|             U_CMD5                                                                                                                                    |                                                             dbg_hub_xsdbm_v3_0_0_ctl_reg__parameterized1 |          7 |          7 |       0 |    0 |     42 |      0 |      0 |    0 |          0 |
|             U_CMD6_RD                                                                                                                                 |                                                                               dbg_hub_xsdbm_v3_0_0_rdreg |         62 |         52 |      10 |    0 |    134 |      0 |      0 |    0 |          0 |
|               (U_CMD6_RD)                                                                                                                             |                                                                               dbg_hub_xsdbm_v3_0_0_rdreg |          2 |          2 |       0 |    0 |     20 |      0 |      0 |    0 |          0 |
|               U_RD_FIFO                                                                                                                               |                                                                              dbg_hub_xsdbm_v3_0_0_rdfifo |         60 |         50 |      10 |    0 |    114 |      0 |      0 |    0 |          0 |
|                 (U_RD_FIFO)                                                                                                                           |                                                                              dbg_hub_xsdbm_v3_0_0_rdfifo |         19 |         19 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                 SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst                                                                                                 |                                                           dbg_hub_fifo_generator_v13_1_4__parameterized0 |         41 |         31 |      10 |    0 |    114 |      0 |      0 |    0 |          0 |
|                   (SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst)                                                                                             |                                                           dbg_hub_fifo_generator_v13_1_4__parameterized0 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                   inst_fifo_gen                                                                                                                       |                                                     dbg_hub_fifo_generator_v13_1_4_synth__parameterized0 |         41 |         31 |      10 |    0 |    114 |      0 |      0 |    0 |          0 |
|                     gconvfifo.rf                                                                                                                      |                                                               dbg_hub_fifo_generator_top__parameterized0 |         41 |         31 |      10 |    0 |    114 |      0 |      0 |    0 |          0 |
|                       grf.rf                                                                                                                          |                                                           dbg_hub_fifo_generator_ramfifo__parameterized0 |         41 |         31 |      10 |    0 |    114 |      0 |      0 |    0 |          0 |
|                         gntv_or_sync_fifo.gcx.clkx                                                                                                    |                                                                                    dbg_hub_clk_x_pntrs_6 |         11 |         11 |       0 |    0 |     32 |      0 |      0 |    0 |          0 |
|                           (gntv_or_sync_fifo.gcx.clkx)                                                                                                |                                                                                    dbg_hub_clk_x_pntrs_6 |         10 |         10 |       0 |    0 |     16 |      0 |      0 |    0 |          0 |
|                           gnxpm_cdc.gsync_stage[1].rd_stg_inst                                                                                        |                                                               dbg_hub_synchronizer_ff__parameterized0_18 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                           gnxpm_cdc.gsync_stage[1].wr_stg_inst                                                                                        |                                                               dbg_hub_synchronizer_ff__parameterized0_19 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                           gnxpm_cdc.gsync_stage[2].rd_stg_inst                                                                                        |                                                               dbg_hub_synchronizer_ff__parameterized0_20 |          1 |          1 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                           gnxpm_cdc.gsync_stage[2].wr_stg_inst                                                                                        |                                                               dbg_hub_synchronizer_ff__parameterized0_21 |          1 |          1 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                         gntv_or_sync_fifo.gl0.rd                                                                                                      |                                                                         dbg_hub_rd_logic__parameterized0 |         14 |         14 |       0 |    0 |     19 |      0 |      0 |    0 |          0 |
|                           gr1.gr1_int.rfwft                                                                                                           |                                                                                          dbg_hub_rd_fwft |          7 |          7 |       0 |    0 |      8 |      0 |      0 |    0 |          0 |
|                           gras.rsts                                                                                                                   |                                                                            dbg_hub_rd_status_flags_as_16 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|                           grhf.rhf                                                                                                                    |                                                             dbg_hub_rd_handshaking_flags__parameterized0 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                           rpntr                                                                                                                       |                                                                                   dbg_hub_rd_bin_cntr_17 |          7 |          7 |       0 |    0 |      8 |      0 |      0 |    0 |          0 |
|                         gntv_or_sync_fifo.gl0.wr                                                                                                      |                                                                         dbg_hub_wr_logic__parameterized0 |          5 |          5 |       0 |    0 |     15 |      0 |      0 |    0 |          0 |
|                           gwas.wsts                                                                                                                   |                                                                            dbg_hub_wr_status_flags_as_13 |          2 |          2 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|                           gwhf.whf                                                                                                                    |                                                                          dbg_hub_wr_handshaking_flags_14 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                           wpntr                                                                                                                       |                                                                                   dbg_hub_wr_bin_cntr_15 |          3 |          3 |       0 |    0 |     12 |      0 |      0 |    0 |          0 |
|                         gntv_or_sync_fifo.mem                                                                                                         |                                                                           dbg_hub_memory__parameterized0 |         10 |          0 |      10 |    0 |     32 |      0 |      0 |    0 |          0 |
|                           (gntv_or_sync_fifo.mem)                                                                                                     |                                                                           dbg_hub_memory__parameterized0 |          0 |          0 |       0 |    0 |     16 |      0 |      0 |    0 |          0 |
|                           gdm.dm_gen.dm                                                                                                               |                                                                                          dbg_hub_dmem_12 |         10 |          0 |      10 |    0 |     16 |      0 |      0 |    0 |          0 |
|                         rstblk                                                                                                                        |                                                                              dbg_hub_reset_blk_ramfifo_7 |          2 |          2 |       0 |    0 |     16 |      0 |      0 |    0 |          0 |
|                           (rstblk)                                                                                                                    |                                                                              dbg_hub_reset_blk_ramfifo_7 |          0 |          0 |       0 |    0 |     12 |      0 |      0 |    0 |          0 |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst                                                                    |                                                                                dbg_hub_synchronizer_ff_8 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst                                                                    |                                                                                dbg_hub_synchronizer_ff_9 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst                                                                    |                                                                               dbg_hub_synchronizer_ff_10 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst                                                                    |                                                                               dbg_hub_synchronizer_ff_11 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|             U_CMD6_WR                                                                                                                                 |                                                                               dbg_hub_xsdbm_v3_0_0_wrreg |         41 |         31 |      10 |    0 |    110 |      0 |      0 |    0 |          0 |
|               (U_CMD6_WR)                                                                                                                             |                                                                               dbg_hub_xsdbm_v3_0_0_wrreg |          2 |          2 |       0 |    0 |     20 |      0 |      0 |    0 |          0 |
|               U_WR_FIFO                                                                                                                               |                                                                              dbg_hub_xsdbm_v3_0_0_wrfifo |         39 |         29 |      10 |    0 |     90 |      0 |      0 |    0 |          0 |
|                 (U_WR_FIFO)                                                                                                                           |                                                                              dbg_hub_xsdbm_v3_0_0_wrfifo |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                 SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst                                                                                                 |                                                                           dbg_hub_fifo_generator_v13_1_4 |         38 |         28 |      10 |    0 |     90 |      0 |      0 |    0 |          0 |
|                   (SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst)                                                                                             |                                                                           dbg_hub_fifo_generator_v13_1_4 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                   inst_fifo_gen                                                                                                                       |                                                                     dbg_hub_fifo_generator_v13_1_4_synth |         38 |         28 |      10 |    0 |     90 |      0 |      0 |    0 |          0 |
|                     gconvfifo.rf                                                                                                                      |                                                                               dbg_hub_fifo_generator_top |         38 |         28 |      10 |    0 |     90 |      0 |      0 |    0 |          0 |
|                       grf.rf                                                                                                                          |                                                                           dbg_hub_fifo_generator_ramfifo |         38 |         28 |      10 |    0 |     90 |      0 |      0 |    0 |          0 |
|                         gntv_or_sync_fifo.gcx.clkx                                                                                                    |                                                                                      dbg_hub_clk_x_pntrs |         11 |         11 |       0 |    0 |     32 |      0 |      0 |    0 |          0 |
|                           (gntv_or_sync_fifo.gcx.clkx)                                                                                                |                                                                                      dbg_hub_clk_x_pntrs |          9 |          9 |       0 |    0 |     16 |      0 |      0 |    0 |          0 |
|                           gnxpm_cdc.gsync_stage[1].rd_stg_inst                                                                                        |                                                                  dbg_hub_synchronizer_ff__parameterized0 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                           gnxpm_cdc.gsync_stage[1].wr_stg_inst                                                                                        |                                                                dbg_hub_synchronizer_ff__parameterized0_3 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                           gnxpm_cdc.gsync_stage[2].rd_stg_inst                                                                                        |                                                                dbg_hub_synchronizer_ff__parameterized0_4 |          1 |          1 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                           gnxpm_cdc.gsync_stage[2].wr_stg_inst                                                                                        |                                                                dbg_hub_synchronizer_ff__parameterized0_5 |          1 |          1 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                         gntv_or_sync_fifo.gl0.rd                                                                                                      |                                                                                         dbg_hub_rd_logic |         10 |         10 |       0 |    0 |     11 |      0 |      0 |    0 |          0 |
|                           gras.rsts                                                                                                                   |                                                                               dbg_hub_rd_status_flags_as |          2 |          2 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|                           grhf.rhf                                                                                                                    |                                                                             dbg_hub_rd_handshaking_flags |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                           rpntr                                                                                                                       |                                                                                      dbg_hub_rd_bin_cntr |          8 |          8 |       0 |    0 |      8 |      0 |      0 |    0 |          0 |
|                         gntv_or_sync_fifo.gl0.wr                                                                                                      |                                                                                         dbg_hub_wr_logic |          5 |          5 |       0 |    0 |     15 |      0 |      0 |    0 |          0 |
|                           gwas.wsts                                                                                                                   |                                                                               dbg_hub_wr_status_flags_as |          2 |          2 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|                           gwhf.whf                                                                                                                    |                                                                             dbg_hub_wr_handshaking_flags |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                           wpntr                                                                                                                       |                                                                                      dbg_hub_wr_bin_cntr |          3 |          3 |       0 |    0 |     12 |      0 |      0 |    0 |          0 |
|                         gntv_or_sync_fifo.mem                                                                                                         |                                                                                           dbg_hub_memory |         10 |          0 |      10 |    0 |     16 |      0 |      0 |    0 |          0 |
|                           gdm.dm_gen.dm                                                                                                               |                                                                                             dbg_hub_dmem |         10 |          0 |      10 |    0 |     16 |      0 |      0 |    0 |          0 |
|                         rstblk                                                                                                                        |                                                                                dbg_hub_reset_blk_ramfifo |          2 |          2 |       0 |    0 |     16 |      0 |      0 |    0 |          0 |
|                           (rstblk)                                                                                                                    |                                                                                dbg_hub_reset_blk_ramfifo |          0 |          0 |       0 |    0 |     12 |      0 |      0 |    0 |          0 |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst                                                                    |                                                                                  dbg_hub_synchronizer_ff |          1 |          1 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst                                                                    |                                                                                dbg_hub_synchronizer_ff_0 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst                                                                    |                                                                                dbg_hub_synchronizer_ff_1 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst                                                                    |                                                                                dbg_hub_synchronizer_ff_2 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|             U_CMD7_CTL                                                                                                                                |                                                             dbg_hub_xsdbm_v3_0_0_ctl_reg__parameterized2 |          2 |          2 |       0 |    0 |     12 |      0 |      0 |    0 |          0 |
|             U_CMD7_STAT                                                                                                                               |                                                            dbg_hub_xsdbm_v3_0_0_stat_reg__parameterized1 |          4 |          4 |       0 |    0 |     18 |      0 |      0 |    0 |          0 |
|             U_STATIC_STATUS                                                                                                                           |                                                                    dbg_hub_xsdbm_v3_0_0_if_static_status |          7 |          7 |       0 |    0 |      7 |      0 |      0 |    0 |          0 |
|           U_XSDB_ADDRESS_CONTROLLER                                                                                                                   |                                                                            dbg_hub_xsdbm_v3_0_0_addr_ctl |         17 |         17 |       0 |    0 |     19 |      0 |      0 |    0 |          0 |
|           U_XSDB_BURST_WD_LEN_CONTROLLER                                                                                                              |                                                                     dbg_hub_xsdbm_v3_0_0_burst_wdlen_ctl |         22 |         22 |       0 |    0 |     20 |      0 |      0 |    0 |          0 |
|           U_XSDB_BUS_CONTROLLER                                                                                                                       |                                                                             dbg_hub_xsdbm_v3_0_0_bus_ctl |         76 |         76 |       0 |    0 |     76 |      0 |      0 |    0 |          0 |
|             (U_XSDB_BUS_CONTROLLER)                                                                                                                   |                                                                             dbg_hub_xsdbm_v3_0_0_bus_ctl |         11 |         11 |       0 |    0 |     65 |      0 |      0 |    0 |          0 |
|             U_RD_ABORT_FLAG                                                                                                                           |                                                         dbg_hub_xsdbm_v3_0_0_bus_ctl_flg__parameterized0 |          2 |          2 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|             U_RD_REQ_FLAG                                                                                                                             |                                                                         dbg_hub_xsdbm_v3_0_0_bus_ctl_flg |          5 |          5 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|             U_TIMER                                                                                                                                   |                                                                         dbg_hub_xsdbm_v3_0_0_bus_ctl_cnt |         60 |         60 |       0 |    0 |      8 |      0 |      0 |    0 |          0 |
|           U_XSDB_BUS_MSTR2SL_PORT_IFACE                                                                                                               |                                                                      dbg_hub_xsdbm_v3_0_0_bus_mstr2sl_if |         34 |         34 |       0 |    0 |     17 |      0 |      0 |    0 |          0 |
|             (U_XSDB_BUS_MSTR2SL_PORT_IFACE)                                                                                                           |                                                                      dbg_hub_xsdbm_v3_0_0_bus_mstr2sl_if |          2 |          2 |       0 |    0 |     17 |      0 |      0 |    0 |          0 |
|             U_RD_DIN_BUS_MUX                                                                                                                          |                                                                         dbg_hub_ltlib_v1_0_0_generic_mux |         32 |         32 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|         CORE_XSDB.U_ICON                                                                                                                              |                                                                                dbg_hub_xsdbm_v3_0_0_icon |         16 |         16 |       0 |    0 |     28 |      0 |      0 |    0 |          0 |
|           (CORE_XSDB.U_ICON)                                                                                                                          |                                                                                dbg_hub_xsdbm_v3_0_0_icon |          1 |          1 |       0 |    0 |      3 |      0 |      0 |    0 |          0 |
|           U_CMD                                                                                                                                       |                                                                          dbg_hub_xsdbm_v3_0_0_cmd_decode |          8 |          8 |       0 |    0 |     10 |      0 |      0 |    0 |          0 |
|           U_STAT                                                                                                                                      |                                                                                dbg_hub_xsdbm_v3_0_0_stat |          5 |          5 |       0 |    0 |      7 |      0 |      0 |    0 |          0 |
|           U_SYNC                                                                                                                                      |                                                                                dbg_hub_xsdbm_v3_0_0_sync |          2 |          2 |       0 |    0 |      8 |      0 |      0 |    0 |          0 |
|         SWITCH_N_EXT_BSCAN.bscan_inst                                                                                                                 |                                                                               dbg_hub_ltlib_v1_0_0_bscan |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|         SWITCH_N_EXT_BSCAN.bscan_switch                                                                                                               |                                                                        dbg_hub_xsdbm_v3_0_0_bscan_switch |        121 |        121 |       0 |    0 |    125 |      0 |      0 |    0 |          0 |
|   inst_dynamic                                                                                                                                        |                                                                                   design_dynamic_wrapper |      67288 |      65369 |    1916 |    3 | 116604 |     84 |      6 |    0 |          0 |
|     genblk10[0].inst_rdma_slice_array_1                                                                                                               |                                                                                      rdma_slice_array_ul |       3553 |       3553 |       0 |    0 |   6996 |      0 |      0 |    0 |          0 |
|       genblk1[0].inst_rdma_data_rd_nc                                                                                                                 |                                                                       axisr_register_slice_rdma_data_512 |        584 |        584 |       0 |    0 |   1160 |      0 |      0 |    0 |          0 |
|         inst                                                                                                                                          |                       axisr_register_slice_rdma_data_512_axis_register_slice_v1_1_26_axis_register_slice |        584 |        584 |       0 |    0 |   1160 |      0 |      0 |    0 |          0 |
|           (inst)                                                                                                                                      |                       axisr_register_slice_rdma_data_512_axis_register_slice_v1_1_26_axis_register_slice |          1 |          1 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|           axisc_register_slice_0                                                                                                                      |                      axisr_register_slice_rdma_data_512_axis_register_slice_v1_1_26_axisc_register_slice |        584 |        584 |       0 |    0 |   1159 |      0 |      0 |    0 |          0 |
|       genblk1[0].inst_rdma_data_wr_nc                                                                                                                 |                                                                  axisr_register_slice_rdma_data_512_HD12 |        585 |        585 |       0 |    0 |   1160 |      0 |      0 |    0 |          0 |
|         inst                                                                                                                                          |                  axisr_register_slice_rdma_data_512_axis_register_slice_v1_1_26_axis_register_slice_HD13 |        585 |        585 |       0 |    0 |   1160 |      0 |      0 |    0 |          0 |
|           (inst)                                                                                                                                      |                  axisr_register_slice_rdma_data_512_axis_register_slice_v1_1_26_axis_register_slice_HD13 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|           axisc_register_slice_0                                                                                                                      |                 axisr_register_slice_rdma_data_512_axis_register_slice_v1_1_26_axisc_register_slice_HD14 |        584 |        584 |       0 |    0 |   1159 |      0 |      0 |    0 |          0 |
|       genblk1[0].inst_rdma_req_rd_nc                                                                                                                  |                                                                        axis_register_slice_rdma_96_HD133 |          8 |          8 |       0 |    0 |      6 |      0 |      0 |    0 |          0 |
|         inst                                                                                                                                          |                        axis_register_slice_rdma_96_axis_register_slice_v1_1_26_axis_register_slice_HD134 |          8 |          8 |       0 |    0 |      6 |      0 |      0 |    0 |          0 |
|           (inst)                                                                                                                                      |                        axis_register_slice_rdma_96_axis_register_slice_v1_1_26_axis_register_slice_HD134 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|           axisc_register_slice_0                                                                                                                      |                       axis_register_slice_rdma_96_axis_register_slice_v1_1_26_axisc_register_slice_HD135 |          7 |          7 |       0 |    0 |      5 |      0 |      0 |    0 |          0 |
|       genblk1[0].inst_rdma_req_wr_nc                                                                                                                  |                                                                        axis_register_slice_rdma_96_HD136 |          8 |          8 |       0 |    0 |      6 |      0 |      0 |    0 |          0 |
|         inst                                                                                                                                          |                        axis_register_slice_rdma_96_axis_register_slice_v1_1_26_axis_register_slice_HD137 |          8 |          8 |       0 |    0 |      6 |      0 |      0 |    0 |          0 |
|           (inst)                                                                                                                                      |                        axis_register_slice_rdma_96_axis_register_slice_v1_1_26_axis_register_slice_HD137 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|           axisc_register_slice_0                                                                                                                      |                       axis_register_slice_rdma_96_axis_register_slice_v1_1_26_axisc_register_slice_HD138 |          7 |          7 |       0 |    0 |      5 |      0 |      0 |    0 |          0 |
|       genblk1[1].inst_rdma_data_rd_nc                                                                                                                 |                                                                  axisr_register_slice_rdma_data_512_HD15 |        585 |        585 |       0 |    0 |   1160 |      0 |      0 |    0 |          0 |
|         inst                                                                                                                                          |                  axisr_register_slice_rdma_data_512_axis_register_slice_v1_1_26_axis_register_slice_HD16 |        585 |        585 |       0 |    0 |   1160 |      0 |      0 |    0 |          0 |
|           (inst)                                                                                                                                      |                  axisr_register_slice_rdma_data_512_axis_register_slice_v1_1_26_axis_register_slice_HD16 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|           axisc_register_slice_0                                                                                                                      |                 axisr_register_slice_rdma_data_512_axis_register_slice_v1_1_26_axisc_register_slice_HD17 |        584 |        584 |       0 |    0 |   1159 |      0 |      0 |    0 |          0 |
|       genblk1[1].inst_rdma_data_wr_nc                                                                                                                 |                                                                  axisr_register_slice_rdma_data_512_HD18 |        585 |        585 |       0 |    0 |   1160 |      0 |      0 |    0 |          0 |
|         inst                                                                                                                                          |                  axisr_register_slice_rdma_data_512_axis_register_slice_v1_1_26_axis_register_slice_HD19 |        585 |        585 |       0 |    0 |   1160 |      0 |      0 |    0 |          0 |
|           (inst)                                                                                                                                      |                  axisr_register_slice_rdma_data_512_axis_register_slice_v1_1_26_axis_register_slice_HD19 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|           axisc_register_slice_0                                                                                                                      |                 axisr_register_slice_rdma_data_512_axis_register_slice_v1_1_26_axisc_register_slice_HD20 |        584 |        584 |       0 |    0 |   1159 |      0 |      0 |    0 |          0 |
|       genblk1[1].inst_rdma_req_rd_nc                                                                                                                  |                                                                        axis_register_slice_rdma_96_HD139 |          8 |          8 |       0 |    0 |      6 |      0 |      0 |    0 |          0 |
|         inst                                                                                                                                          |                        axis_register_slice_rdma_96_axis_register_slice_v1_1_26_axis_register_slice_HD140 |          8 |          8 |       0 |    0 |      6 |      0 |      0 |    0 |          0 |
|           (inst)                                                                                                                                      |                        axis_register_slice_rdma_96_axis_register_slice_v1_1_26_axis_register_slice_HD140 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|           axisc_register_slice_0                                                                                                                      |                       axis_register_slice_rdma_96_axis_register_slice_v1_1_26_axisc_register_slice_HD141 |          7 |          7 |       0 |    0 |      5 |      0 |      0 |    0 |          0 |
|       genblk1[1].inst_rdma_req_wr_nc                                                                                                                  |                                                                        axis_register_slice_rdma_96_HD142 |          8 |          8 |       0 |    0 |      6 |      0 |      0 |    0 |          0 |
|         inst                                                                                                                                          |                        axis_register_slice_rdma_96_axis_register_slice_v1_1_26_axis_register_slice_HD143 |          8 |          8 |       0 |    0 |      6 |      0 |      0 |    0 |          0 |
|           (inst)                                                                                                                                      |                        axis_register_slice_rdma_96_axis_register_slice_v1_1_26_axis_register_slice_HD143 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|           axisc_register_slice_0                                                                                                                      |                       axis_register_slice_rdma_96_axis_register_slice_v1_1_26_axisc_register_slice_HD144 |          7 |          7 |       0 |    0 |      5 |      0 |      0 |    0 |          0 |
|       genblk1[2].inst_rdma_data_rd_nc                                                                                                                 |                                                                  axisr_register_slice_rdma_data_512_HD21 |        585 |        585 |       0 |    0 |   1160 |      0 |      0 |    0 |          0 |
|         inst                                                                                                                                          |                  axisr_register_slice_rdma_data_512_axis_register_slice_v1_1_26_axis_register_slice_HD22 |        585 |        585 |       0 |    0 |   1160 |      0 |      0 |    0 |          0 |
|           (inst)                                                                                                                                      |                  axisr_register_slice_rdma_data_512_axis_register_slice_v1_1_26_axis_register_slice_HD22 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|           axisc_register_slice_0                                                                                                                      |                 axisr_register_slice_rdma_data_512_axis_register_slice_v1_1_26_axisc_register_slice_HD23 |        584 |        584 |       0 |    0 |   1159 |      0 |      0 |    0 |          0 |
|       genblk1[2].inst_rdma_data_wr_nc                                                                                                                 |                                                                  axisr_register_slice_rdma_data_512_HD24 |        585 |        585 |       0 |    0 |   1160 |      0 |      0 |    0 |          0 |
|         inst                                                                                                                                          |                  axisr_register_slice_rdma_data_512_axis_register_slice_v1_1_26_axis_register_slice_HD25 |        585 |        585 |       0 |    0 |   1160 |      0 |      0 |    0 |          0 |
|           (inst)                                                                                                                                      |                  axisr_register_slice_rdma_data_512_axis_register_slice_v1_1_26_axis_register_slice_HD25 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|           axisc_register_slice_0                                                                                                                      |                 axisr_register_slice_rdma_data_512_axis_register_slice_v1_1_26_axisc_register_slice_HD26 |        584 |        584 |       0 |    0 |   1159 |      0 |      0 |    0 |          0 |
|       genblk1[2].inst_rdma_req_rd_nc                                                                                                                  |                                                                        axis_register_slice_rdma_96_HD145 |          6 |          6 |       0 |    0 |      6 |      0 |      0 |    0 |          0 |
|         inst                                                                                                                                          |                        axis_register_slice_rdma_96_axis_register_slice_v1_1_26_axis_register_slice_HD146 |          6 |          6 |       0 |    0 |      6 |      0 |      0 |    0 |          0 |
|           (inst)                                                                                                                                      |                        axis_register_slice_rdma_96_axis_register_slice_v1_1_26_axis_register_slice_HD146 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|           axisc_register_slice_0                                                                                                                      |                       axis_register_slice_rdma_96_axis_register_slice_v1_1_26_axisc_register_slice_HD147 |          5 |          5 |       0 |    0 |      5 |      0 |      0 |    0 |          0 |
|       genblk1[2].inst_rdma_req_wr_nc                                                                                                                  |                                                                        axis_register_slice_rdma_96_HD148 |          7 |          7 |       0 |    0 |      6 |      0 |      0 |    0 |          0 |
|         inst                                                                                                                                          |                        axis_register_slice_rdma_96_axis_register_slice_v1_1_26_axis_register_slice_HD149 |          7 |          7 |       0 |    0 |      6 |      0 |      0 |    0 |          0 |
|           (inst)                                                                                                                                      |                        axis_register_slice_rdma_96_axis_register_slice_v1_1_26_axis_register_slice_HD149 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|           axisc_register_slice_0                                                                                                                      |                       axis_register_slice_rdma_96_axis_register_slice_v1_1_26_axisc_register_slice_HD150 |          6 |          6 |       0 |    0 |      5 |      0 |      0 |    0 |          0 |
|     genblk12[0].inst_rdma_slice_array_1                                                                                                               |                                                                      rdma_slice_array_ul__parameterized0 |       3555 |       3555 |       0 |    0 |   6996 |      0 |      0 |    0 |          0 |
|       genblk1[0].inst_rdma_data_rd_nc                                                                                                                 |                                                                  axisr_register_slice_rdma_data_512_HD27 |        585 |        585 |       0 |    0 |   1160 |      0 |      0 |    0 |          0 |
|         inst                                                                                                                                          |                  axisr_register_slice_rdma_data_512_axis_register_slice_v1_1_26_axis_register_slice_HD28 |        585 |        585 |       0 |    0 |   1160 |      0 |      0 |    0 |          0 |
|           (inst)                                                                                                                                      |                  axisr_register_slice_rdma_data_512_axis_register_slice_v1_1_26_axis_register_slice_HD28 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|           axisc_register_slice_0                                                                                                                      |                 axisr_register_slice_rdma_data_512_axis_register_slice_v1_1_26_axisc_register_slice_HD29 |        584 |        584 |       0 |    0 |   1159 |      0 |      0 |    0 |          0 |
|       genblk1[0].inst_rdma_data_wr_nc                                                                                                                 |                                                                  axisr_register_slice_rdma_data_512_HD30 |        585 |        585 |       0 |    0 |   1160 |      0 |      0 |    0 |          0 |
|         inst                                                                                                                                          |                  axisr_register_slice_rdma_data_512_axis_register_slice_v1_1_26_axis_register_slice_HD31 |        585 |        585 |       0 |    0 |   1160 |      0 |      0 |    0 |          0 |
|           (inst)                                                                                                                                      |                  axisr_register_slice_rdma_data_512_axis_register_slice_v1_1_26_axis_register_slice_HD31 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|           axisc_register_slice_0                                                                                                                      |                 axisr_register_slice_rdma_data_512_axis_register_slice_v1_1_26_axisc_register_slice_HD32 |        584 |        584 |       0 |    0 |   1159 |      0 |      0 |    0 |          0 |
|       genblk1[0].inst_rdma_req_rd_nc                                                                                                                  |                                                                        axis_register_slice_rdma_96_HD151 |          8 |          8 |       0 |    0 |      6 |      0 |      0 |    0 |          0 |
|         inst                                                                                                                                          |                        axis_register_slice_rdma_96_axis_register_slice_v1_1_26_axis_register_slice_HD152 |          8 |          8 |       0 |    0 |      6 |      0 |      0 |    0 |          0 |
|           (inst)                                                                                                                                      |                        axis_register_slice_rdma_96_axis_register_slice_v1_1_26_axis_register_slice_HD152 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|           axisc_register_slice_0                                                                                                                      |                       axis_register_slice_rdma_96_axis_register_slice_v1_1_26_axisc_register_slice_HD153 |          7 |          7 |       0 |    0 |      5 |      0 |      0 |    0 |          0 |
|       genblk1[0].inst_rdma_req_wr_nc                                                                                                                  |                                                                        axis_register_slice_rdma_96_HD154 |          8 |          8 |       0 |    0 |      6 |      0 |      0 |    0 |          0 |
|         inst                                                                                                                                          |                        axis_register_slice_rdma_96_axis_register_slice_v1_1_26_axis_register_slice_HD155 |          8 |          8 |       0 |    0 |      6 |      0 |      0 |    0 |          0 |
|           (inst)                                                                                                                                      |                        axis_register_slice_rdma_96_axis_register_slice_v1_1_26_axis_register_slice_HD155 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|           axisc_register_slice_0                                                                                                                      |                       axis_register_slice_rdma_96_axis_register_slice_v1_1_26_axisc_register_slice_HD156 |          7 |          7 |       0 |    0 |      5 |      0 |      0 |    0 |          0 |
|       genblk1[1].inst_rdma_data_rd_nc                                                                                                                 |                                                                  axisr_register_slice_rdma_data_512_HD33 |        585 |        585 |       0 |    0 |   1160 |      0 |      0 |    0 |          0 |
|         inst                                                                                                                                          |                  axisr_register_slice_rdma_data_512_axis_register_slice_v1_1_26_axis_register_slice_HD34 |        585 |        585 |       0 |    0 |   1160 |      0 |      0 |    0 |          0 |
|           (inst)                                                                                                                                      |                  axisr_register_slice_rdma_data_512_axis_register_slice_v1_1_26_axis_register_slice_HD34 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|           axisc_register_slice_0                                                                                                                      |                 axisr_register_slice_rdma_data_512_axis_register_slice_v1_1_26_axisc_register_slice_HD35 |        584 |        584 |       0 |    0 |   1159 |      0 |      0 |    0 |          0 |
|       genblk1[1].inst_rdma_data_wr_nc                                                                                                                 |                                                                  axisr_register_slice_rdma_data_512_HD36 |        585 |        585 |       0 |    0 |   1160 |      0 |      0 |    0 |          0 |
|         inst                                                                                                                                          |                  axisr_register_slice_rdma_data_512_axis_register_slice_v1_1_26_axis_register_slice_HD37 |        585 |        585 |       0 |    0 |   1160 |      0 |      0 |    0 |          0 |
|           (inst)                                                                                                                                      |                  axisr_register_slice_rdma_data_512_axis_register_slice_v1_1_26_axis_register_slice_HD37 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|           axisc_register_slice_0                                                                                                                      |                 axisr_register_slice_rdma_data_512_axis_register_slice_v1_1_26_axisc_register_slice_HD38 |        584 |        584 |       0 |    0 |   1159 |      0 |      0 |    0 |          0 |
|       genblk1[1].inst_rdma_req_rd_nc                                                                                                                  |                                                                        axis_register_slice_rdma_96_HD157 |          8 |          8 |       0 |    0 |      6 |      0 |      0 |    0 |          0 |
|         inst                                                                                                                                          |                        axis_register_slice_rdma_96_axis_register_slice_v1_1_26_axis_register_slice_HD158 |          8 |          8 |       0 |    0 |      6 |      0 |      0 |    0 |          0 |
|           (inst)                                                                                                                                      |                        axis_register_slice_rdma_96_axis_register_slice_v1_1_26_axis_register_slice_HD158 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|           axisc_register_slice_0                                                                                                                      |                       axis_register_slice_rdma_96_axis_register_slice_v1_1_26_axisc_register_slice_HD159 |          7 |          7 |       0 |    0 |      5 |      0 |      0 |    0 |          0 |
|       genblk1[1].inst_rdma_req_wr_nc                                                                                                                  |                                                                        axis_register_slice_rdma_96_HD160 |          8 |          8 |       0 |    0 |      6 |      0 |      0 |    0 |          0 |
|         inst                                                                                                                                          |                        axis_register_slice_rdma_96_axis_register_slice_v1_1_26_axis_register_slice_HD161 |          8 |          8 |       0 |    0 |      6 |      0 |      0 |    0 |          0 |
|           (inst)                                                                                                                                      |                        axis_register_slice_rdma_96_axis_register_slice_v1_1_26_axis_register_slice_HD161 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|           axisc_register_slice_0                                                                                                                      |                       axis_register_slice_rdma_96_axis_register_slice_v1_1_26_axisc_register_slice_HD162 |          7 |          7 |       0 |    0 |      5 |      0 |      0 |    0 |          0 |
|       genblk1[2].inst_rdma_data_rd_nc                                                                                                                 |                                                                  axisr_register_slice_rdma_data_512_HD39 |        585 |        585 |       0 |    0 |   1160 |      0 |      0 |    0 |          0 |
|         inst                                                                                                                                          |                  axisr_register_slice_rdma_data_512_axis_register_slice_v1_1_26_axis_register_slice_HD40 |        585 |        585 |       0 |    0 |   1160 |      0 |      0 |    0 |          0 |
|           (inst)                                                                                                                                      |                  axisr_register_slice_rdma_data_512_axis_register_slice_v1_1_26_axis_register_slice_HD40 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|           axisc_register_slice_0                                                                                                                      |                 axisr_register_slice_rdma_data_512_axis_register_slice_v1_1_26_axisc_register_slice_HD41 |        584 |        584 |       0 |    0 |   1159 |      0 |      0 |    0 |          0 |
|       genblk1[2].inst_rdma_data_wr_nc                                                                                                                 |                                                                  axisr_register_slice_rdma_data_512_HD42 |        585 |        585 |       0 |    0 |   1160 |      0 |      0 |    0 |          0 |
|         inst                                                                                                                                          |                  axisr_register_slice_rdma_data_512_axis_register_slice_v1_1_26_axis_register_slice_HD43 |        585 |        585 |       0 |    0 |   1160 |      0 |      0 |    0 |          0 |
|           (inst)                                                                                                                                      |                  axisr_register_slice_rdma_data_512_axis_register_slice_v1_1_26_axis_register_slice_HD43 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|           axisc_register_slice_0                                                                                                                      |                 axisr_register_slice_rdma_data_512_axis_register_slice_v1_1_26_axisc_register_slice_HD44 |        584 |        584 |       0 |    0 |   1159 |      0 |      0 |    0 |          0 |
|       genblk1[2].inst_rdma_req_rd_nc                                                                                                                  |                                                                        axis_register_slice_rdma_96_HD163 |          7 |          7 |       0 |    0 |      6 |      0 |      0 |    0 |          0 |
|         inst                                                                                                                                          |                        axis_register_slice_rdma_96_axis_register_slice_v1_1_26_axis_register_slice_HD164 |          7 |          7 |       0 |    0 |      6 |      0 |      0 |    0 |          0 |
|           (inst)                                                                                                                                      |                        axis_register_slice_rdma_96_axis_register_slice_v1_1_26_axis_register_slice_HD164 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|           axisc_register_slice_0                                                                                                                      |                       axis_register_slice_rdma_96_axis_register_slice_v1_1_26_axisc_register_slice_HD165 |          6 |          6 |       0 |    0 |      5 |      0 |      0 |    0 |          0 |
|       genblk1[2].inst_rdma_req_wr_nc                                                                                                                  |                                                                        axis_register_slice_rdma_96_HD166 |          7 |          7 |       0 |    0 |      6 |      0 |      0 |    0 |          0 |
|         inst                                                                                                                                          |                        axis_register_slice_rdma_96_axis_register_slice_v1_1_26_axis_register_slice_HD167 |          7 |          7 |       0 |    0 |      6 |      0 |      0 |    0 |          0 |
|           (inst)                                                                                                                                      |                        axis_register_slice_rdma_96_axis_register_slice_v1_1_26_axis_register_slice_HD167 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|           axisc_register_slice_0                                                                                                                      |                       axis_register_slice_rdma_96_axis_register_slice_v1_1_26_axisc_register_slice_HD168 |          6 |          6 |       0 |    0 |      5 |      0 |      0 |    0 |          0 |
|     genblk13[0].nolabel_line540                                                                                                                       |                                                                           axil_reg_array__parameterized1 |        518 |        518 |       0 |    0 |   1936 |      0 |      0 |    0 |          0 |
|       genblk1[0].inst_reg                                                                                                                             |                                                                                      axil_reg__xdcDup__9 |        130 |        130 |       0 |    0 |    484 |      0 |      0 |    0 |          0 |
|         nolabel_line13                                                                                                                                |                                                                                axil_register_slice_HD246 |        130 |        130 |       0 |    0 |    484 |      0 |      0 |    0 |          0 |
|           inst                                                                                                                                        |                                  axil_register_slice_axi_register_slice_v2_1_26_axi_register_slice_HD247 |        130 |        130 |       0 |    0 |    484 |      0 |      0 |    0 |          0 |
|             ar.ar_pipe                                                                                                                                |                                 axil_register_slice_axi_register_slice_v2_1_26_axic_register_slice_HD248 |         27 |         27 |       0 |    0 |    100 |      0 |      0 |    0 |          0 |
|             aw.aw_pipe                                                                                                                                |                               axil_register_slice_axi_register_slice_v2_1_26_axic_register_slice_0_HD249 |         28 |         28 |       0 |    0 |    101 |      0 |      0 |    0 |          0 |
|             b.b_pipe                                                                                                                                  |                 axil_register_slice_axi_register_slice_v2_1_26_axic_register_slice__parameterized1_HD250 |          2 |          2 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|             r.r_pipe                                                                                                                                  |                 axil_register_slice_axi_register_slice_v2_1_26_axic_register_slice__parameterized2_HD251 |         35 |         35 |       0 |    0 |    134 |      0 |      0 |    0 |          0 |
|             w.w_pipe                                                                                                                                  |                 axil_register_slice_axi_register_slice_v2_1_26_axic_register_slice__parameterized0_HD252 |         38 |         38 |       0 |    0 |    147 |      0 |      0 |    0 |          0 |
|       genblk1[1].inst_reg                                                                                                                             |                                                                                     axil_reg__xdcDup__10 |        130 |        130 |       0 |    0 |    484 |      0 |      0 |    0 |          0 |
|         nolabel_line13                                                                                                                                |                                                                                      axil_register_slice |        130 |        130 |       0 |    0 |    484 |      0 |      0 |    0 |          0 |
|           inst                                                                                                                                        |                                        axil_register_slice_axi_register_slice_v2_1_26_axi_register_slice |        130 |        130 |       0 |    0 |    484 |      0 |      0 |    0 |          0 |
|             ar.ar_pipe                                                                                                                                |                                       axil_register_slice_axi_register_slice_v2_1_26_axic_register_slice |         27 |         27 |       0 |    0 |    100 |      0 |      0 |    0 |          0 |
|             aw.aw_pipe                                                                                                                                |                                     axil_register_slice_axi_register_slice_v2_1_26_axic_register_slice_0 |         28 |         28 |       0 |    0 |    101 |      0 |      0 |    0 |          0 |
|             b.b_pipe                                                                                                                                  |                       axil_register_slice_axi_register_slice_v2_1_26_axic_register_slice__parameterized1 |          2 |          2 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|             r.r_pipe                                                                                                                                  |                       axil_register_slice_axi_register_slice_v2_1_26_axic_register_slice__parameterized2 |         35 |         35 |       0 |    0 |    134 |      0 |      0 |    0 |          0 |
|             w.w_pipe                                                                                                                                  |                       axil_register_slice_axi_register_slice_v2_1_26_axic_register_slice__parameterized0 |         38 |         38 |       0 |    0 |    147 |      0 |      0 |    0 |          0 |
|       genblk1[2].inst_reg                                                                                                                             |                                                                                     axil_reg__xdcDup__11 |        131 |        131 |       0 |    0 |    484 |      0 |      0 |    0 |          0 |
|         nolabel_line13                                                                                                                                |                                                                                axil_register_slice_HD232 |        131 |        131 |       0 |    0 |    484 |      0 |      0 |    0 |          0 |
|           inst                                                                                                                                        |                                  axil_register_slice_axi_register_slice_v2_1_26_axi_register_slice_HD233 |        131 |        131 |       0 |    0 |    484 |      0 |      0 |    0 |          0 |
|             ar.ar_pipe                                                                                                                                |                                 axil_register_slice_axi_register_slice_v2_1_26_axic_register_slice_HD234 |         28 |         28 |       0 |    0 |    100 |      0 |      0 |    0 |          0 |
|             aw.aw_pipe                                                                                                                                |                               axil_register_slice_axi_register_slice_v2_1_26_axic_register_slice_0_HD235 |         28 |         28 |       0 |    0 |    101 |      0 |      0 |    0 |          0 |
|             b.b_pipe                                                                                                                                  |                 axil_register_slice_axi_register_slice_v2_1_26_axic_register_slice__parameterized1_HD236 |          2 |          2 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|             r.r_pipe                                                                                                                                  |                 axil_register_slice_axi_register_slice_v2_1_26_axic_register_slice__parameterized2_HD237 |         35 |         35 |       0 |    0 |    134 |      0 |      0 |    0 |          0 |
|             w.w_pipe                                                                                                                                  |                 axil_register_slice_axi_register_slice_v2_1_26_axic_register_slice__parameterized0_HD238 |         38 |         38 |       0 |    0 |    147 |      0 |      0 |    0 |          0 |
|       genblk1[3].inst_reg                                                                                                                             |                                                                                     axil_reg__xdcDup__12 |        131 |        131 |       0 |    0 |    484 |      0 |      0 |    0 |          0 |
|         nolabel_line13                                                                                                                                |                                                                                axil_register_slice_HD239 |        131 |        131 |       0 |    0 |    484 |      0 |      0 |    0 |          0 |
|           inst                                                                                                                                        |                                  axil_register_slice_axi_register_slice_v2_1_26_axi_register_slice_HD240 |        131 |        131 |       0 |    0 |    484 |      0 |      0 |    0 |          0 |
|             ar.ar_pipe                                                                                                                                |                                 axil_register_slice_axi_register_slice_v2_1_26_axic_register_slice_HD241 |         28 |         28 |       0 |    0 |    100 |      0 |      0 |    0 |          0 |
|             aw.aw_pipe                                                                                                                                |                               axil_register_slice_axi_register_slice_v2_1_26_axic_register_slice_0_HD242 |         28 |         28 |       0 |    0 |    101 |      0 |      0 |    0 |          0 |
|             b.b_pipe                                                                                                                                  |                 axil_register_slice_axi_register_slice_v2_1_26_axic_register_slice__parameterized1_HD243 |          2 |          2 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|             r.r_pipe                                                                                                                                  |                 axil_register_slice_axi_register_slice_v2_1_26_axic_register_slice__parameterized2_HD244 |         35 |         35 |       0 |    0 |    134 |      0 |      0 |    0 |          0 |
|             w.w_pipe                                                                                                                                  |                 axil_register_slice_axi_register_slice_v2_1_26_axic_register_slice__parameterized0_HD245 |         38 |         38 |       0 |    0 |    147 |      0 |      0 |    0 |          0 |
|     genblk14[0].nolabel_line546                                                                                                                       |                                                                           axim_reg_array__parameterized0 |       1216 |       1216 |       0 |    0 |   4688 |      0 |      0 |    0 |          0 |
|       genblk1[0].inst_reg                                                                                                                             |                                                                                      axim_reg__xdcDup__5 |        303 |        303 |       0 |    0 |   1172 |      0 |      0 |    0 |          0 |
|         nolabel_line13                                                                                                                                |                                                                                axim_register_slice_HD344 |        303 |        303 |       0 |    0 |   1172 |      0 |      0 |    0 |          0 |
|           inst                                                                                                                                        |                                  axim_register_slice_axi_register_slice_v2_1_26_axi_register_slice_HD345 |        303 |        303 |       0 |    0 |   1172 |      0 |      0 |    0 |          0 |
|             ar.ar_pipe                                                                                                                                |                                 axim_register_slice_axi_register_slice_v2_1_26_axic_register_slice_HD346 |         11 |         11 |       0 |    0 |     36 |      0 |      0 |    0 |          0 |
|             aw.aw_pipe                                                                                                                                |                               axim_register_slice_axi_register_slice_v2_1_26_axic_register_slice_0_HD347 |         12 |         12 |       0 |    0 |     37 |      0 |      0 |    0 |          0 |
|             b.b_pipe                                                                                                                                  |                 axim_register_slice_axi_register_slice_v2_1_26_axic_register_slice__parameterized1_HD348 |          2 |          2 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|             r.r_pipe                                                                                                                                  |                 axim_register_slice_axi_register_slice_v2_1_26_axic_register_slice__parameterized2_HD349 |        131 |        131 |       0 |    0 |    516 |      0 |      0 |    0 |          0 |
|             w.w_pipe                                                                                                                                  |                 axim_register_slice_axi_register_slice_v2_1_26_axic_register_slice__parameterized0_HD350 |        147 |        147 |       0 |    0 |    581 |      0 |      0 |    0 |          0 |
|       genblk1[1].inst_reg                                                                                                                             |                                                                                      axim_reg__xdcDup__6 |        303 |        303 |       0 |    0 |   1172 |      0 |      0 |    0 |          0 |
|         nolabel_line13                                                                                                                                |                                                                                axim_register_slice_HD351 |        303 |        303 |       0 |    0 |   1172 |      0 |      0 |    0 |          0 |
|           inst                                                                                                                                        |                                  axim_register_slice_axi_register_slice_v2_1_26_axi_register_slice_HD352 |        303 |        303 |       0 |    0 |   1172 |      0 |      0 |    0 |          0 |
|             ar.ar_pipe                                                                                                                                |                                 axim_register_slice_axi_register_slice_v2_1_26_axic_register_slice_HD353 |         11 |         11 |       0 |    0 |     36 |      0 |      0 |    0 |          0 |
|             aw.aw_pipe                                                                                                                                |                               axim_register_slice_axi_register_slice_v2_1_26_axic_register_slice_0_HD354 |         12 |         12 |       0 |    0 |     37 |      0 |      0 |    0 |          0 |
|             b.b_pipe                                                                                                                                  |                 axim_register_slice_axi_register_slice_v2_1_26_axic_register_slice__parameterized1_HD355 |          2 |          2 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|             r.r_pipe                                                                                                                                  |                 axim_register_slice_axi_register_slice_v2_1_26_axic_register_slice__parameterized2_HD356 |        131 |        131 |       0 |    0 |    516 |      0 |      0 |    0 |          0 |
|             w.w_pipe                                                                                                                                  |                 axim_register_slice_axi_register_slice_v2_1_26_axic_register_slice__parameterized0_HD357 |        147 |        147 |       0 |    0 |    581 |      0 |      0 |    0 |          0 |
|       genblk1[2].inst_reg                                                                                                                             |                                                                                      axim_reg__xdcDup__7 |        304 |        304 |       0 |    0 |   1172 |      0 |      0 |    0 |          0 |
|         nolabel_line13                                                                                                                                |                                                                                axim_register_slice_HD358 |        304 |        304 |       0 |    0 |   1172 |      0 |      0 |    0 |          0 |
|           inst                                                                                                                                        |                                  axim_register_slice_axi_register_slice_v2_1_26_axi_register_slice_HD359 |        304 |        304 |       0 |    0 |   1172 |      0 |      0 |    0 |          0 |
|             ar.ar_pipe                                                                                                                                |                                 axim_register_slice_axi_register_slice_v2_1_26_axic_register_slice_HD360 |         12 |         12 |       0 |    0 |     36 |      0 |      0 |    0 |          0 |
|             aw.aw_pipe                                                                                                                                |                               axim_register_slice_axi_register_slice_v2_1_26_axic_register_slice_0_HD361 |         12 |         12 |       0 |    0 |     37 |      0 |      0 |    0 |          0 |
|             b.b_pipe                                                                                                                                  |                 axim_register_slice_axi_register_slice_v2_1_26_axic_register_slice__parameterized1_HD362 |          2 |          2 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|             r.r_pipe                                                                                                                                  |                 axim_register_slice_axi_register_slice_v2_1_26_axic_register_slice__parameterized2_HD363 |        131 |        131 |       0 |    0 |    516 |      0 |      0 |    0 |          0 |
|             w.w_pipe                                                                                                                                  |                 axim_register_slice_axi_register_slice_v2_1_26_axic_register_slice__parameterized0_HD364 |        147 |        147 |       0 |    0 |    581 |      0 |      0 |    0 |          0 |
|       genblk1[3].inst_reg                                                                                                                             |                                                                                                 axim_reg |        306 |        306 |       0 |    0 |   1172 |      0 |      0 |    0 |          0 |
|         (genblk1[3].inst_reg)                                                                                                                         |                                                                                                 axim_reg |          2 |          2 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|         nolabel_line13                                                                                                                                |                                                                                      axim_register_slice |        304 |        304 |       0 |    0 |   1172 |      0 |      0 |    0 |          0 |
|           inst                                                                                                                                        |                                        axim_register_slice_axi_register_slice_v2_1_26_axi_register_slice |        304 |        304 |       0 |    0 |   1172 |      0 |      0 |    0 |          0 |
|             ar.ar_pipe                                                                                                                                |                                       axim_register_slice_axi_register_slice_v2_1_26_axic_register_slice |         12 |         12 |       0 |    0 |     36 |      0 |      0 |    0 |          0 |
|             aw.aw_pipe                                                                                                                                |                                     axim_register_slice_axi_register_slice_v2_1_26_axic_register_slice_0 |         12 |         12 |       0 |    0 |     37 |      0 |      0 |    0 |          0 |
|             b.b_pipe                                                                                                                                  |                       axim_register_slice_axi_register_slice_v2_1_26_axic_register_slice__parameterized1 |          2 |          2 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|             r.r_pipe                                                                                                                                  |                       axim_register_slice_axi_register_slice_v2_1_26_axic_register_slice__parameterized2 |        131 |        131 |       0 |    0 |    516 |      0 |      0 |    0 |          0 |
|             w.w_pipe                                                                                                                                  |                       axim_register_slice_axi_register_slice_v2_1_26_axic_register_slice__parameterized0 |        147 |        147 |       0 |    0 |    581 |      0 |      0 |    0 |          0 |
|     genblk16[0].nolabel_line586                                                                                                                       |                                                                           axil_reg_array__parameterized2 |         40 |         40 |       0 |    0 |     48 |      0 |      0 |    0 |          0 |
|       genblk1[0].inst_reg                                                                                                                             |                                                                                     axil_reg__xdcDup__13 |         10 |         10 |       0 |    0 |     12 |      0 |      0 |    0 |          0 |
|         nolabel_line13                                                                                                                                |                                                                                axil_register_slice_HD260 |         10 |         10 |       0 |    0 |     12 |      0 |      0 |    0 |          0 |
|           inst                                                                                                                                        |                                  axil_register_slice_axi_register_slice_v2_1_26_axi_register_slice_HD261 |         10 |         10 |       0 |    0 |     12 |      0 |      0 |    0 |          0 |
|             ar.ar_pipe                                                                                                                                |                                 axil_register_slice_axi_register_slice_v2_1_26_axic_register_slice_HD262 |          2 |          2 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|             aw.aw_pipe                                                                                                                                |                               axil_register_slice_axi_register_slice_v2_1_26_axic_register_slice_0_HD263 |          2 |          2 |       0 |    0 |      3 |      0 |      0 |    0 |          0 |
|             b.b_pipe                                                                                                                                  |                 axil_register_slice_axi_register_slice_v2_1_26_axic_register_slice__parameterized1_HD264 |          2 |          2 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|             r.r_pipe                                                                                                                                  |                 axil_register_slice_axi_register_slice_v2_1_26_axic_register_slice__parameterized2_HD265 |          2 |          2 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|             w.w_pipe                                                                                                                                  |                 axil_register_slice_axi_register_slice_v2_1_26_axic_register_slice__parameterized0_HD266 |          2 |          2 |       0 |    0 |      3 |      0 |      0 |    0 |          0 |
|       genblk1[1].inst_reg                                                                                                                             |                                                                                     axil_reg__xdcDup__14 |         10 |         10 |       0 |    0 |     12 |      0 |      0 |    0 |          0 |
|         nolabel_line13                                                                                                                                |                                                                                axil_register_slice_HD267 |         10 |         10 |       0 |    0 |     12 |      0 |      0 |    0 |          0 |
|           inst                                                                                                                                        |                                  axil_register_slice_axi_register_slice_v2_1_26_axi_register_slice_HD268 |         10 |         10 |       0 |    0 |     12 |      0 |      0 |    0 |          0 |
|             ar.ar_pipe                                                                                                                                |                                 axil_register_slice_axi_register_slice_v2_1_26_axic_register_slice_HD269 |          2 |          2 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|             aw.aw_pipe                                                                                                                                |                               axil_register_slice_axi_register_slice_v2_1_26_axic_register_slice_0_HD270 |          2 |          2 |       0 |    0 |      3 |      0 |      0 |    0 |          0 |
|             b.b_pipe                                                                                                                                  |                 axil_register_slice_axi_register_slice_v2_1_26_axic_register_slice__parameterized1_HD271 |          2 |          2 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|             r.r_pipe                                                                                                                                  |                 axil_register_slice_axi_register_slice_v2_1_26_axic_register_slice__parameterized2_HD272 |          2 |          2 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|             w.w_pipe                                                                                                                                  |                 axil_register_slice_axi_register_slice_v2_1_26_axic_register_slice__parameterized0_HD273 |          2 |          2 |       0 |    0 |      3 |      0 |      0 |    0 |          0 |
|       genblk1[2].inst_reg                                                                                                                             |                                                                                     axil_reg__xdcDup__15 |         10 |         10 |       0 |    0 |     12 |      0 |      0 |    0 |          0 |
|         nolabel_line13                                                                                                                                |                                                                                axil_register_slice_HD274 |         10 |         10 |       0 |    0 |     12 |      0 |      0 |    0 |          0 |
|           inst                                                                                                                                        |                                  axil_register_slice_axi_register_slice_v2_1_26_axi_register_slice_HD275 |         10 |         10 |       0 |    0 |     12 |      0 |      0 |    0 |          0 |
|             ar.ar_pipe                                                                                                                                |                                 axil_register_slice_axi_register_slice_v2_1_26_axic_register_slice_HD276 |          2 |          2 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|             aw.aw_pipe                                                                                                                                |                               axil_register_slice_axi_register_slice_v2_1_26_axic_register_slice_0_HD277 |          2 |          2 |       0 |    0 |      3 |      0 |      0 |    0 |          0 |
|             b.b_pipe                                                                                                                                  |                 axil_register_slice_axi_register_slice_v2_1_26_axic_register_slice__parameterized1_HD278 |          2 |          2 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|             r.r_pipe                                                                                                                                  |                 axil_register_slice_axi_register_slice_v2_1_26_axic_register_slice__parameterized2_HD279 |          2 |          2 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|             w.w_pipe                                                                                                                                  |                 axil_register_slice_axi_register_slice_v2_1_26_axic_register_slice__parameterized0_HD280 |          2 |          2 |       0 |    0 |      3 |      0 |      0 |    0 |          0 |
|       genblk1[3].inst_reg                                                                                                                             |                                                                                                 axil_reg |         10 |         10 |       0 |    0 |     12 |      0 |      0 |    0 |          0 |
|         nolabel_line13                                                                                                                                |                                                                                axil_register_slice_HD253 |         10 |         10 |       0 |    0 |     12 |      0 |      0 |    0 |          0 |
|           inst                                                                                                                                        |                                  axil_register_slice_axi_register_slice_v2_1_26_axi_register_slice_HD254 |         10 |         10 |       0 |    0 |     12 |      0 |      0 |    0 |          0 |
|             ar.ar_pipe                                                                                                                                |                                 axil_register_slice_axi_register_slice_v2_1_26_axic_register_slice_HD255 |          2 |          2 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|             aw.aw_pipe                                                                                                                                |                               axil_register_slice_axi_register_slice_v2_1_26_axic_register_slice_0_HD256 |          2 |          2 |       0 |    0 |      3 |      0 |      0 |    0 |          0 |
|             b.b_pipe                                                                                                                                  |                 axil_register_slice_axi_register_slice_v2_1_26_axic_register_slice__parameterized1_HD257 |          2 |          2 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|             r.r_pipe                                                                                                                                  |                 axil_register_slice_axi_register_slice_v2_1_26_axic_register_slice__parameterized2_HD258 |          2 |          2 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|             w.w_pipe                                                                                                                                  |                 axil_register_slice_axi_register_slice_v2_1_26_axic_register_slice__parameterized0_HD259 |          2 |          2 |       0 |    0 |      3 |      0 |      0 |    0 |          0 |
|     genblk16[0].nolabel_line587                                                                                                                       |                                                                           meta_reg_array__parameterized1 |         22 |         22 |       0 |    0 |     17 |      0 |      0 |    0 |          0 |
|       genblk1[0].inst_reg                                                                                                                             |                                                                      meta_reg__parameterized1__xdcDup__1 |          6 |          6 |       0 |    0 |      5 |      0 |      0 |    0 |          0 |
|         inst_reg_slice                                                                                                                                |                                                                              axis_register_slice_meta_96 |          6 |          6 |       0 |    0 |      5 |      0 |      0 |    0 |          0 |
|           inst                                                                                                                                        |                              axis_register_slice_meta_96_axis_register_slice_v1_1_26_axis_register_slice |          6 |          6 |       0 |    0 |      5 |      0 |      0 |    0 |          0 |
|             (inst)                                                                                                                                    |                              axis_register_slice_meta_96_axis_register_slice_v1_1_26_axis_register_slice |          1 |          1 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|             axisc_register_slice_0                                                                                                                    |                             axis_register_slice_meta_96_axis_register_slice_v1_1_26_axisc_register_slice |          5 |          5 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|       genblk1[1].inst_reg                                                                                                                             |                                                                      meta_reg__parameterized1__xdcDup__2 |          8 |          8 |       0 |    0 |      6 |      0 |      0 |    0 |          0 |
|         inst_reg_slice                                                                                                                                |                                                                        axis_register_slice_meta_96_HD398 |          8 |          8 |       0 |    0 |      6 |      0 |      0 |    0 |          0 |
|           inst                                                                                                                                        |                        axis_register_slice_meta_96_axis_register_slice_v1_1_26_axis_register_slice_HD399 |          8 |          8 |       0 |    0 |      6 |      0 |      0 |    0 |          0 |
|             (inst)                                                                                                                                    |                        axis_register_slice_meta_96_axis_register_slice_v1_1_26_axis_register_slice_HD399 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|             axisc_register_slice_0                                                                                                                    |                       axis_register_slice_meta_96_axis_register_slice_v1_1_26_axisc_register_slice_HD400 |          7 |          7 |       0 |    0 |      5 |      0 |      0 |    0 |          0 |
|       genblk1[2].inst_reg                                                                                                                             |                                                                      meta_reg__parameterized1__xdcDup__3 |          8 |          8 |       0 |    0 |      6 |      0 |      0 |    0 |          0 |
|         inst_reg_slice                                                                                                                                |                                                                        axis_register_slice_meta_96_HD401 |          8 |          8 |       0 |    0 |      6 |      0 |      0 |    0 |          0 |
|           inst                                                                                                                                        |                        axis_register_slice_meta_96_axis_register_slice_v1_1_26_axis_register_slice_HD402 |          8 |          8 |       0 |    0 |      6 |      0 |      0 |    0 |          0 |
|             (inst)                                                                                                                                    |                        axis_register_slice_meta_96_axis_register_slice_v1_1_26_axis_register_slice_HD402 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|             axisc_register_slice_0                                                                                                                    |                       axis_register_slice_meta_96_axis_register_slice_v1_1_26_axisc_register_slice_HD403 |          7 |          7 |       0 |    0 |      5 |      0 |      0 |    0 |          0 |
|     genblk16[0].nolabel_line588                                                                                                                       |                                                                           meta_reg_array__parameterized2 |         22 |         22 |       0 |    0 |     17 |      0 |      0 |    0 |          0 |
|       genblk1[0].inst_reg                                                                                                                             |                                                                      meta_reg__parameterized1__xdcDup__4 |          6 |          6 |       0 |    0 |      5 |      0 |      0 |    0 |          0 |
|         inst_reg_slice                                                                                                                                |                                                                        axis_register_slice_meta_96_HD407 |          6 |          6 |       0 |    0 |      5 |      0 |      0 |    0 |          0 |
|           inst                                                                                                                                        |                        axis_register_slice_meta_96_axis_register_slice_v1_1_26_axis_register_slice_HD408 |          6 |          6 |       0 |    0 |      5 |      0 |      0 |    0 |          0 |
|             (inst)                                                                                                                                    |                        axis_register_slice_meta_96_axis_register_slice_v1_1_26_axis_register_slice_HD408 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|             axisc_register_slice_0                                                                                                                    |                       axis_register_slice_meta_96_axis_register_slice_v1_1_26_axisc_register_slice_HD409 |          5 |          5 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|       genblk1[1].inst_reg                                                                                                                             |                                                                      meta_reg__parameterized1__xdcDup__5 |          8 |          8 |       0 |    0 |      6 |      0 |      0 |    0 |          0 |
|         inst_reg_slice                                                                                                                                |                                                                        axis_register_slice_meta_96_HD410 |          8 |          8 |       0 |    0 |      6 |      0 |      0 |    0 |          0 |
|           inst                                                                                                                                        |                        axis_register_slice_meta_96_axis_register_slice_v1_1_26_axis_register_slice_HD411 |          8 |          8 |       0 |    0 |      6 |      0 |      0 |    0 |          0 |
|             (inst)                                                                                                                                    |                        axis_register_slice_meta_96_axis_register_slice_v1_1_26_axis_register_slice_HD411 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|             axisc_register_slice_0                                                                                                                    |                       axis_register_slice_meta_96_axis_register_slice_v1_1_26_axisc_register_slice_HD412 |          7 |          7 |       0 |    0 |      5 |      0 |      0 |    0 |          0 |
|       genblk1[2].inst_reg                                                                                                                             |                                                                                 meta_reg__parameterized1 |          8 |          8 |       0 |    0 |      6 |      0 |      0 |    0 |          0 |
|         inst_reg_slice                                                                                                                                |                                                                        axis_register_slice_meta_96_HD404 |          8 |          8 |       0 |    0 |      6 |      0 |      0 |    0 |          0 |
|           inst                                                                                                                                        |                        axis_register_slice_meta_96_axis_register_slice_v1_1_26_axis_register_slice_HD405 |          8 |          8 |       0 |    0 |      6 |      0 |      0 |    0 |          0 |
|             (inst)                                                                                                                                    |                        axis_register_slice_meta_96_axis_register_slice_v1_1_26_axis_register_slice_HD405 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|             axisc_register_slice_0                                                                                                                    |                       axis_register_slice_meta_96_axis_register_slice_v1_1_26_axisc_register_slice_HD406 |          7 |          7 |       0 |    0 |      5 |      0 |      0 |    0 |          0 |
|     genblk1[0].nolabel_line133                                                                                                                        |                                                                                   data_queue_credits_src |         62 |         62 |       0 |    0 |     53 |      8 |      1 |    0 |          0 |
|       (genblk1[0].nolabel_line133)                                                                                                                    |                                                                                   data_queue_credits_src |          2 |          2 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|       inst_data                                                                                                                                       |                                                                                 axis_data_fifo_512_HD450 |         60 |         60 |       0 |    0 |     53 |      8 |      1 |    0 |          0 |
|         inst                                                                                                                                          |                                                       axis_data_fifo_512_axis_data_fifo_v2_0_8_top_HD451 |         60 |         60 |       0 |    0 |     53 |      8 |      1 |    0 |          0 |
|           gen_fifo.xpm_fifo_axis_inst                                                                                                                 |                                                                   axis_data_fifo_512_xpm_fifo_axis_HD452 |         60 |         60 |       0 |    0 |     53 |      8 |      1 |    0 |          0 |
|             (gen_fifo.xpm_fifo_axis_inst)                                                                                                             |                                                                   axis_data_fifo_512_xpm_fifo_axis_HD452 |          2 |          2 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|             gaxis_rst_sync.xpm_cdc_sync_rst_inst                                                                                                      |                                                                axis_data_fifo_512_xpm_cdc_sync_rst_HD453 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|             xpm_fifo_base_inst                                                                                                                        |                                                                   axis_data_fifo_512_xpm_fifo_base_HD454 |         58 |         58 |       0 |    0 |     49 |      8 |      1 |    0 |          0 |
|               (xpm_fifo_base_inst)                                                                                                                    |                                                                   axis_data_fifo_512_xpm_fifo_base_HD454 |          3 |          3 |       0 |    0 |      7 |      0 |      0 |    0 |          0 |
|               gen_sdpram.xpm_memory_base_inst                                                                                                         |                                                                 axis_data_fifo_512_xpm_memory_base_HD455 |          5 |          5 |       0 |    0 |      0 |      8 |      1 |    0 |          0 |
|               rdp_inst                                                                                                                                |                                                axis_data_fifo_512_xpm_counter_updn__parameterized0_HD456 |         18 |         18 |       0 |    0 |      9 |      0 |      0 |    0 |          0 |
|               rdpp1_inst                                                                                                                              |                                                axis_data_fifo_512_xpm_counter_updn__parameterized1_HD457 |         10 |         10 |       0 |    0 |      9 |      0 |      0 |    0 |          0 |
|               rst_d1_inst                                                                                                                             |                                                                axis_data_fifo_512_xpm_fifo_reg_bit_HD458 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|               wrp_inst                                                                                                                                |                                              axis_data_fifo_512_xpm_counter_updn__parameterized0_0_HD459 |         13 |         13 |       0 |    0 |      9 |      0 |      0 |    0 |          0 |
|               wrpp1_inst                                                                                                                              |                                              axis_data_fifo_512_xpm_counter_updn__parameterized1_1_HD460 |          8 |          8 |       0 |    0 |      9 |      0 |      0 |    0 |          0 |
|               xpm_fifo_rst_inst                                                                                                                       |                                                                    axis_data_fifo_512_xpm_fifo_rst_HD461 |          2 |          2 |       0 |    0 |      5 |      0 |      0 |    0 |          0 |
|     genblk1[0].nolabel_line134                                                                                                                        |                                                                                  data_queue_credits_sink |         55 |         55 |       0 |    0 |     53 |      8 |      1 |    0 |          0 |
|       inst_data                                                                                                                                       |                                                                                       axis_data_fifo_512 |         55 |         55 |       0 |    0 |     53 |      8 |      1 |    0 |          0 |
|         inst                                                                                                                                          |                                                             axis_data_fifo_512_axis_data_fifo_v2_0_8_top |         55 |         55 |       0 |    0 |     53 |      8 |      1 |    0 |          0 |
|           gen_fifo.xpm_fifo_axis_inst                                                                                                                 |                                                                         axis_data_fifo_512_xpm_fifo_axis |         55 |         55 |       0 |    0 |     53 |      8 |      1 |    0 |          0 |
|             (gen_fifo.xpm_fifo_axis_inst)                                                                                                             |                                                                         axis_data_fifo_512_xpm_fifo_axis |          2 |          2 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|             gaxis_rst_sync.xpm_cdc_sync_rst_inst                                                                                                      |                                                                      axis_data_fifo_512_xpm_cdc_sync_rst |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|             xpm_fifo_base_inst                                                                                                                        |                                                                         axis_data_fifo_512_xpm_fifo_base |         53 |         53 |       0 |    0 |     49 |      8 |      1 |    0 |          0 |
|               (xpm_fifo_base_inst)                                                                                                                    |                                                                         axis_data_fifo_512_xpm_fifo_base |          3 |          3 |       0 |    0 |      7 |      0 |      0 |    0 |          0 |
|               gen_sdpram.xpm_memory_base_inst                                                                                                         |                                                                       axis_data_fifo_512_xpm_memory_base |          0 |          0 |       0 |    0 |      0 |      8 |      1 |    0 |          0 |
|               rdp_inst                                                                                                                                |                                                      axis_data_fifo_512_xpm_counter_updn__parameterized0 |         18 |         18 |       0 |    0 |      9 |      0 |      0 |    0 |          0 |
|               rdpp1_inst                                                                                                                              |                                                      axis_data_fifo_512_xpm_counter_updn__parameterized1 |         10 |         10 |       0 |    0 |      9 |      0 |      0 |    0 |          0 |
|               rst_d1_inst                                                                                                                             |                                                                      axis_data_fifo_512_xpm_fifo_reg_bit |          1 |          1 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|               wrp_inst                                                                                                                                |                                                    axis_data_fifo_512_xpm_counter_updn__parameterized0_0 |         13 |         13 |       0 |    0 |      9 |      0 |      0 |    0 |          0 |
|               wrpp1_inst                                                                                                                              |                                                    axis_data_fifo_512_xpm_counter_updn__parameterized1_1 |          8 |          8 |       0 |    0 |      9 |      0 |      0 |    0 |          0 |
|               xpm_fifo_rst_inst                                                                                                                       |                                                                          axis_data_fifo_512_xpm_fifo_rst |          2 |          2 |       0 |    0 |      5 |      0 |      0 |    0 |          0 |
|     genblk3[0].nolabel_line155                                                                                                                        |                                                                                          axisr_reg_array |       1755 |       1755 |       0 |    0 |   3480 |      0 |      0 |    0 |          0 |
|       genblk1[0].inst_reg                                                                                                                             |                                                                                     axisr_reg__xdcDup__1 |        585 |        585 |       0 |    0 |   1160 |      0 |      0 |    0 |          0 |
|         inst_reg_slice                                                                                                                                |                                                                                 axisr_register_slice_512 |        585 |        585 |       0 |    0 |   1160 |      0 |      0 |    0 |          0 |
|           inst                                                                                                                                        |                                 axisr_register_slice_512_axis_register_slice_v1_1_26_axis_register_slice |        585 |        585 |       0 |    0 |   1160 |      0 |      0 |    0 |          0 |
|             (inst)                                                                                                                                    |                                 axisr_register_slice_512_axis_register_slice_v1_1_26_axis_register_slice |          1 |          1 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|             axisc_register_slice_0                                                                                                                    |                                axisr_register_slice_512_axis_register_slice_v1_1_26_axisc_register_slice |        584 |        584 |       0 |    0 |   1159 |      0 |      0 |    0 |          0 |
|       genblk1[1].inst_reg                                                                                                                             |                                                                                     axisr_reg__xdcDup__2 |        585 |        585 |       0 |    0 |   1160 |      0 |      0 |    0 |          0 |
|         inst_reg_slice                                                                                                                                |                                                                           axisr_register_slice_512_HD509 |        585 |        585 |       0 |    0 |   1160 |      0 |      0 |    0 |          0 |
|           inst                                                                                                                                        |                           axisr_register_slice_512_axis_register_slice_v1_1_26_axis_register_slice_HD510 |        585 |        585 |       0 |    0 |   1160 |      0 |      0 |    0 |          0 |
|             (inst)                                                                                                                                    |                           axisr_register_slice_512_axis_register_slice_v1_1_26_axis_register_slice_HD510 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|             axisc_register_slice_0                                                                                                                    |                          axisr_register_slice_512_axis_register_slice_v1_1_26_axisc_register_slice_HD511 |        584 |        584 |       0 |    0 |   1159 |      0 |      0 |    0 |          0 |
|       genblk1[2].inst_reg                                                                                                                             |                                                                                     axisr_reg__xdcDup__3 |        585 |        585 |       0 |    0 |   1160 |      0 |      0 |    0 |          0 |
|         inst_reg_slice                                                                                                                                |                                                                           axisr_register_slice_512_HD512 |        585 |        585 |       0 |    0 |   1160 |      0 |      0 |    0 |          0 |
|           inst                                                                                                                                        |                           axisr_register_slice_512_axis_register_slice_v1_1_26_axis_register_slice_HD513 |        585 |        585 |       0 |    0 |   1160 |      0 |      0 |    0 |          0 |
|             (inst)                                                                                                                                    |                           axisr_register_slice_512_axis_register_slice_v1_1_26_axis_register_slice_HD513 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|             axisc_register_slice_0                                                                                                                    |                          axisr_register_slice_512_axis_register_slice_v1_1_26_axisc_register_slice_HD514 |        584 |        584 |       0 |    0 |   1159 |      0 |      0 |    0 |          0 |
|     genblk3[0].nolabel_line156                                                                                                                        |                                                                          axisr_reg_array__parameterized0 |       1756 |       1756 |       0 |    0 |   3480 |      0 |      0 |    0 |          0 |
|       genblk1[0].inst_reg                                                                                                                             |                                                                                     axisr_reg__xdcDup__4 |        585 |        585 |       0 |    0 |   1160 |      0 |      0 |    0 |          0 |
|         inst_reg_slice                                                                                                                                |                                                                           axisr_register_slice_512_HD515 |        585 |        585 |       0 |    0 |   1160 |      0 |      0 |    0 |          0 |
|           inst                                                                                                                                        |                           axisr_register_slice_512_axis_register_slice_v1_1_26_axis_register_slice_HD516 |        585 |        585 |       0 |    0 |   1160 |      0 |      0 |    0 |          0 |
|             (inst)                                                                                                                                    |                           axisr_register_slice_512_axis_register_slice_v1_1_26_axis_register_slice_HD516 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|             axisc_register_slice_0                                                                                                                    |                          axisr_register_slice_512_axis_register_slice_v1_1_26_axisc_register_slice_HD517 |        584 |        584 |       0 |    0 |   1159 |      0 |      0 |    0 |          0 |
|       genblk1[1].inst_reg                                                                                                                             |                                                                                     axisr_reg__xdcDup__5 |        585 |        585 |       0 |    0 |   1160 |      0 |      0 |    0 |          0 |
|         inst_reg_slice                                                                                                                                |                                                                           axisr_register_slice_512_HD518 |        585 |        585 |       0 |    0 |   1160 |      0 |      0 |    0 |          0 |
|           inst                                                                                                                                        |                           axisr_register_slice_512_axis_register_slice_v1_1_26_axis_register_slice_HD519 |        585 |        585 |       0 |    0 |   1160 |      0 |      0 |    0 |          0 |
|             (inst)                                                                                                                                    |                           axisr_register_slice_512_axis_register_slice_v1_1_26_axis_register_slice_HD519 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|             axisc_register_slice_0                                                                                                                    |                          axisr_register_slice_512_axis_register_slice_v1_1_26_axisc_register_slice_HD520 |        584 |        584 |       0 |    0 |   1159 |      0 |      0 |    0 |          0 |
|       genblk1[2].inst_reg                                                                                                                             |                                                                                     axisr_reg__xdcDup__6 |        586 |        586 |       0 |    0 |   1160 |      0 |      0 |    0 |          0 |
|         (genblk1[2].inst_reg)                                                                                                                         |                                                                                     axisr_reg__xdcDup__6 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|         inst_reg_slice                                                                                                                                |                                                                           axisr_register_slice_512_HD521 |        585 |        585 |       0 |    0 |   1160 |      0 |      0 |    0 |          0 |
|           inst                                                                                                                                        |                           axisr_register_slice_512_axis_register_slice_v1_1_26_axis_register_slice_HD522 |        585 |        585 |       0 |    0 |   1160 |      0 |      0 |    0 |          0 |
|             (inst)                                                                                                                                    |                           axisr_register_slice_512_axis_register_slice_v1_1_26_axis_register_slice_HD522 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|             axisc_register_slice_0                                                                                                                    |                          axisr_register_slice_512_axis_register_slice_v1_1_26_axisc_register_slice_HD523 |        584 |        584 |       0 |    0 |   1159 |      0 |      0 |    0 |          0 |
|     genblk4[0].genblk1[0].nolabel_line210                                                                                                             |                                                                          axis_reg_array__parameterized16 |       2337 |       2337 |       0 |    0 |   4632 |      0 |      0 |    0 |          0 |
|       genblk1[0].inst_reg                                                                                                                             |                                                                                     axis_reg__xdcDup__85 |        585 |        585 |       0 |    0 |   1158 |      0 |      0 |    0 |          0 |
|         (genblk1[0].inst_reg)                                                                                                                         |                                                                                     axis_reg__xdcDup__85 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|         inst_reg_slice                                                                                                                                |                                                                                  axis_register_slice_512 |        584 |        584 |       0 |    0 |   1158 |      0 |      0 |    0 |          0 |
|           inst                                                                                                                                        |                                  axis_register_slice_512_axis_register_slice_v1_1_26_axis_register_slice |        584 |        584 |       0 |    0 |   1158 |      0 |      0 |    0 |          0 |
|             (inst)                                                                                                                                    |                                  axis_register_slice_512_axis_register_slice_v1_1_26_axis_register_slice |          1 |          1 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|             axisc_register_slice_0                                                                                                                    |                                 axis_register_slice_512_axis_register_slice_v1_1_26_axisc_register_slice |        583 |        583 |       0 |    0 |   1157 |      0 |      0 |    0 |          0 |
|       genblk1[1].inst_reg                                                                                                                             |                                                                                     axis_reg__xdcDup__86 |        584 |        584 |       0 |    0 |   1158 |      0 |      0 |    0 |          0 |
|         inst_reg_slice                                                                                                                                |                                                                            axis_register_slice_512_HD653 |        584 |        584 |       0 |    0 |   1158 |      0 |      0 |    0 |          0 |
|           inst                                                                                                                                        |                            axis_register_slice_512_axis_register_slice_v1_1_26_axis_register_slice_HD654 |        584 |        584 |       0 |    0 |   1158 |      0 |      0 |    0 |          0 |
|             (inst)                                                                                                                                    |                            axis_register_slice_512_axis_register_slice_v1_1_26_axis_register_slice_HD654 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|             axisc_register_slice_0                                                                                                                    |                           axis_register_slice_512_axis_register_slice_v1_1_26_axisc_register_slice_HD655 |        583 |        583 |       0 |    0 |   1157 |      0 |      0 |    0 |          0 |
|       genblk1[2].inst_reg                                                                                                                             |                                                                                     axis_reg__xdcDup__87 |        584 |        584 |       0 |    0 |   1158 |      0 |      0 |    0 |          0 |
|         inst_reg_slice                                                                                                                                |                                                                            axis_register_slice_512_HD656 |        584 |        584 |       0 |    0 |   1158 |      0 |      0 |    0 |          0 |
|           inst                                                                                                                                        |                            axis_register_slice_512_axis_register_slice_v1_1_26_axis_register_slice_HD657 |        584 |        584 |       0 |    0 |   1158 |      0 |      0 |    0 |          0 |
|             (inst)                                                                                                                                    |                            axis_register_slice_512_axis_register_slice_v1_1_26_axis_register_slice_HD657 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|             axisc_register_slice_0                                                                                                                    |                           axis_register_slice_512_axis_register_slice_v1_1_26_axisc_register_slice_HD658 |        583 |        583 |       0 |    0 |   1157 |      0 |      0 |    0 |          0 |
|       genblk1[3].inst_reg                                                                                                                             |                                                                                     axis_reg__xdcDup__88 |        584 |        584 |       0 |    0 |   1158 |      0 |      0 |    0 |          0 |
|         inst_reg_slice                                                                                                                                |                                                                            axis_register_slice_512_HD659 |        584 |        584 |       0 |    0 |   1158 |      0 |      0 |    0 |          0 |
|           inst                                                                                                                                        |                            axis_register_slice_512_axis_register_slice_v1_1_26_axis_register_slice_HD660 |        584 |        584 |       0 |    0 |   1158 |      0 |      0 |    0 |          0 |
|             (inst)                                                                                                                                    |                            axis_register_slice_512_axis_register_slice_v1_1_26_axis_register_slice_HD660 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|             axisc_register_slice_0                                                                                                                    |                           axis_register_slice_512_axis_register_slice_v1_1_26_axisc_register_slice_HD661 |        583 |        583 |       0 |    0 |   1157 |      0 |      0 |    0 |          0 |
|     genblk4[0].genblk1[0].nolabel_line211                                                                                                             |                                                                          axis_reg_array__parameterized17 |       2410 |       2410 |       0 |    0 |   4632 |      0 |      0 |    0 |          0 |
|       genblk1[0].inst_reg                                                                                                                             |                                                                                     axis_reg__xdcDup__89 |        584 |        584 |       0 |    0 |   1158 |      0 |      0 |    0 |          0 |
|         inst_reg_slice                                                                                                                                |                                                                            axis_register_slice_512_HD662 |        584 |        584 |       0 |    0 |   1158 |      0 |      0 |    0 |          0 |
|           inst                                                                                                                                        |                            axis_register_slice_512_axis_register_slice_v1_1_26_axis_register_slice_HD663 |        584 |        584 |       0 |    0 |   1158 |      0 |      0 |    0 |          0 |
|             (inst)                                                                                                                                    |                            axis_register_slice_512_axis_register_slice_v1_1_26_axis_register_slice_HD663 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|             axisc_register_slice_0                                                                                                                    |                           axis_register_slice_512_axis_register_slice_v1_1_26_axisc_register_slice_HD664 |        583 |        583 |       0 |    0 |   1157 |      0 |      0 |    0 |          0 |
|       genblk1[1].inst_reg                                                                                                                             |                                                                                     axis_reg__xdcDup__90 |        584 |        584 |       0 |    0 |   1158 |      0 |      0 |    0 |          0 |
|         inst_reg_slice                                                                                                                                |                                                                            axis_register_slice_512_HD665 |        584 |        584 |       0 |    0 |   1158 |      0 |      0 |    0 |          0 |
|           inst                                                                                                                                        |                            axis_register_slice_512_axis_register_slice_v1_1_26_axis_register_slice_HD666 |        584 |        584 |       0 |    0 |   1158 |      0 |      0 |    0 |          0 |
|             (inst)                                                                                                                                    |                            axis_register_slice_512_axis_register_slice_v1_1_26_axis_register_slice_HD666 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|             axisc_register_slice_0                                                                                                                    |                           axis_register_slice_512_axis_register_slice_v1_1_26_axisc_register_slice_HD667 |        583 |        583 |       0 |    0 |   1157 |      0 |      0 |    0 |          0 |
|       genblk1[2].inst_reg                                                                                                                             |                                                                                     axis_reg__xdcDup__91 |        584 |        584 |       0 |    0 |   1158 |      0 |      0 |    0 |          0 |
|         inst_reg_slice                                                                                                                                |                                                                            axis_register_slice_512_HD668 |        584 |        584 |       0 |    0 |   1158 |      0 |      0 |    0 |          0 |
|           inst                                                                                                                                        |                            axis_register_slice_512_axis_register_slice_v1_1_26_axis_register_slice_HD669 |        584 |        584 |       0 |    0 |   1158 |      0 |      0 |    0 |          0 |
|             (inst)                                                                                                                                    |                            axis_register_slice_512_axis_register_slice_v1_1_26_axis_register_slice_HD669 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|             axisc_register_slice_0                                                                                                                    |                           axis_register_slice_512_axis_register_slice_v1_1_26_axisc_register_slice_HD670 |        583 |        583 |       0 |    0 |   1157 |      0 |      0 |    0 |          0 |
|       genblk1[3].inst_reg                                                                                                                             |                                                                                     axis_reg__xdcDup__92 |        658 |        658 |       0 |    0 |   1158 |      0 |      0 |    0 |          0 |
|         (genblk1[3].inst_reg)                                                                                                                         |                                                                                     axis_reg__xdcDup__92 |         74 |         74 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|         inst_reg_slice                                                                                                                                |                                                                            axis_register_slice_512_HD671 |        584 |        584 |       0 |    0 |   1158 |      0 |      0 |    0 |          0 |
|           inst                                                                                                                                        |                            axis_register_slice_512_axis_register_slice_v1_1_26_axis_register_slice_HD672 |        584 |        584 |       0 |    0 |   1158 |      0 |      0 |    0 |          0 |
|             (inst)                                                                                                                                    |                            axis_register_slice_512_axis_register_slice_v1_1_26_axis_register_slice_HD672 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|             axisc_register_slice_0                                                                                                                    |                           axis_register_slice_512_axis_register_slice_v1_1_26_axisc_register_slice_HD673 |        583 |        583 |       0 |    0 |   1157 |      0 |      0 |    0 |          0 |
|     genblk5[0].genblk1[0].nolabel_line222                                                                                                             |                                                                                                     cdma |       7212 |       7210 |       2 |    0 |   5571 |      0 |      0 |    0 |          0 |
|       axi_dma_rd_inst                                                                                                                                 |                                                                                            axi_dma_rd_44 |       3165 |       3165 |       0 |    0 |   2373 |      0 |      0 |    0 |          0 |
|         (axi_dma_rd_inst)                                                                                                                             |                                                                                            axi_dma_rd_44 |       2964 |       2964 |       0 |    0 |   1891 |      0 |      0 |    0 |          0 |
|         inst_outstanding_que                                                                                                                          |                                                                          queue_stream__parameterized1_54 |        201 |        201 |       0 |    0 |    482 |      0 |      0 |    0 |          0 |
|           inst_fifo                                                                                                                                   |                                                                                  fifo__parameterized2_55 |        201 |        201 |       0 |    0 |    482 |      0 |      0 |    0 |          0 |
|       axi_dma_wr_inst                                                                                                                                 |                                                                                            axi_dma_wr_45 |       3585 |       3583 |       2 |    0 |   2038 |      0 |      0 |    0 |          0 |
|       inst_ctl_seq_rd                                                                                                                                 |                                                                          queue_stream__parameterized0_46 |         25 |         25 |       0 |    0 |     18 |      0 |      0 |    0 |          0 |
|         inst_fifo                                                                                                                                     |                                                                                  fifo__parameterized1_53 |         25 |         25 |       0 |    0 |     18 |      0 |      0 |    0 |          0 |
|       inst_ctl_seq_wr                                                                                                                                 |                                                                          queue_stream__parameterized0_47 |         25 |         25 |       0 |    0 |     18 |      0 |      0 |    0 |          0 |
|         inst_fifo                                                                                                                                     |                                                                                  fifo__parameterized1_52 |         25 |         25 |       0 |    0 |     18 |      0 |      0 |    0 |          0 |
|       inst_rddma_out                                                                                                                                  |                                                                                          queue_stream_48 |        199 |        199 |       0 |    0 |    562 |      0 |      0 |    0 |          0 |
|         inst_fifo                                                                                                                                     |                                                                                  fifo__parameterized0_51 |        199 |        199 |       0 |    0 |    562 |      0 |      0 |    0 |          0 |
|       inst_wrdma_out                                                                                                                                  |                                                                                          queue_stream_49 |        220 |        220 |       0 |    0 |    562 |      0 |      0 |    0 |          0 |
|         inst_fifo                                                                                                                                     |                                                                                  fifo__parameterized0_50 |        220 |        220 |       0 |    0 |    562 |      0 |      0 |    0 |          0 |
|     genblk6[0].genblk1[0].nolabel_line240                                                                                                             |                                                                   data_queue_credits_src__parameterized0 |         61 |         61 |       0 |    0 |     53 |      8 |      0 |    0 |          0 |
|       (genblk6[0].genblk1[0].nolabel_line240)                                                                                                         |                                                                   data_queue_credits_src__parameterized0 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|       inst_data                                                                                                                                       |                                                                                 axis_data_fifo_512_HD462 |         60 |         60 |       0 |    0 |     53 |      8 |      0 |    0 |          0 |
|         inst                                                                                                                                          |                                                       axis_data_fifo_512_axis_data_fifo_v2_0_8_top_HD463 |         60 |         60 |       0 |    0 |     53 |      8 |      0 |    0 |          0 |
|           gen_fifo.xpm_fifo_axis_inst                                                                                                                 |                                                                   axis_data_fifo_512_xpm_fifo_axis_HD464 |         60 |         60 |       0 |    0 |     53 |      8 |      0 |    0 |          0 |
|             (gen_fifo.xpm_fifo_axis_inst)                                                                                                             |                                                                   axis_data_fifo_512_xpm_fifo_axis_HD464 |          2 |          2 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|             gaxis_rst_sync.xpm_cdc_sync_rst_inst                                                                                                      |                                                                axis_data_fifo_512_xpm_cdc_sync_rst_HD465 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|             xpm_fifo_base_inst                                                                                                                        |                                                                   axis_data_fifo_512_xpm_fifo_base_HD466 |         58 |         58 |       0 |    0 |     49 |      8 |      0 |    0 |          0 |
|               (xpm_fifo_base_inst)                                                                                                                    |                                                                   axis_data_fifo_512_xpm_fifo_base_HD466 |          3 |          3 |       0 |    0 |      7 |      0 |      0 |    0 |          0 |
|               gen_sdpram.xpm_memory_base_inst                                                                                                         |                                                                 axis_data_fifo_512_xpm_memory_base_HD467 |          4 |          4 |       0 |    0 |      0 |      8 |      0 |    0 |          0 |
|               rdp_inst                                                                                                                                |                                                axis_data_fifo_512_xpm_counter_updn__parameterized0_HD468 |         18 |         18 |       0 |    0 |      9 |      0 |      0 |    0 |          0 |
|               rdpp1_inst                                                                                                                              |                                                axis_data_fifo_512_xpm_counter_updn__parameterized1_HD469 |         10 |         10 |       0 |    0 |      9 |      0 |      0 |    0 |          0 |
|               rst_d1_inst                                                                                                                             |                                                                axis_data_fifo_512_xpm_fifo_reg_bit_HD470 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|               wrp_inst                                                                                                                                |                                              axis_data_fifo_512_xpm_counter_updn__parameterized0_0_HD471 |         13 |         13 |       0 |    0 |      9 |      0 |      0 |    0 |          0 |
|               wrpp1_inst                                                                                                                              |                                              axis_data_fifo_512_xpm_counter_updn__parameterized1_1_HD472 |          8 |          8 |       0 |    0 |      9 |      0 |      0 |    0 |          0 |
|               xpm_fifo_rst_inst                                                                                                                       |                                                                    axis_data_fifo_512_xpm_fifo_rst_HD473 |          2 |          2 |       0 |    0 |      5 |      0 |      0 |    0 |          0 |
|     genblk6[0].genblk1[0].nolabel_line241                                                                                                             |                                                                  data_queue_credits_sink__parameterized0 |         59 |         59 |       0 |    0 |     53 |      8 |      0 |    0 |          0 |
|       inst_data                                                                                                                                       |                                                                                 axis_data_fifo_512_HD438 |         59 |         59 |       0 |    0 |     53 |      8 |      0 |    0 |          0 |
|         inst                                                                                                                                          |                                                       axis_data_fifo_512_axis_data_fifo_v2_0_8_top_HD439 |         59 |         59 |       0 |    0 |     53 |      8 |      0 |    0 |          0 |
|           gen_fifo.xpm_fifo_axis_inst                                                                                                                 |                                                                   axis_data_fifo_512_xpm_fifo_axis_HD440 |         59 |         59 |       0 |    0 |     53 |      8 |      0 |    0 |          0 |
|             (gen_fifo.xpm_fifo_axis_inst)                                                                                                             |                                                                   axis_data_fifo_512_xpm_fifo_axis_HD440 |          2 |          2 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|             gaxis_rst_sync.xpm_cdc_sync_rst_inst                                                                                                      |                                                                axis_data_fifo_512_xpm_cdc_sync_rst_HD441 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|             xpm_fifo_base_inst                                                                                                                        |                                                                   axis_data_fifo_512_xpm_fifo_base_HD442 |         57 |         57 |       0 |    0 |     49 |      8 |      0 |    0 |          0 |
|               (xpm_fifo_base_inst)                                                                                                                    |                                                                   axis_data_fifo_512_xpm_fifo_base_HD442 |          3 |          3 |       0 |    0 |      7 |      0 |      0 |    0 |          0 |
|               gen_sdpram.xpm_memory_base_inst                                                                                                         |                                                                 axis_data_fifo_512_xpm_memory_base_HD443 |          4 |          4 |       0 |    0 |      0 |      8 |      0 |    0 |          0 |
|               rdp_inst                                                                                                                                |                                                axis_data_fifo_512_xpm_counter_updn__parameterized0_HD444 |         18 |         18 |       0 |    0 |      9 |      0 |      0 |    0 |          0 |
|               rdpp1_inst                                                                                                                              |                                                axis_data_fifo_512_xpm_counter_updn__parameterized1_HD445 |          9 |          9 |       0 |    0 |      9 |      0 |      0 |    0 |          0 |
|               rst_d1_inst                                                                                                                             |                                                                axis_data_fifo_512_xpm_fifo_reg_bit_HD446 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|               wrp_inst                                                                                                                                |                                              axis_data_fifo_512_xpm_counter_updn__parameterized0_0_HD447 |         13 |         13 |       0 |    0 |      9 |      0 |      0 |    0 |          0 |
|               wrpp1_inst                                                                                                                              |                                              axis_data_fifo_512_xpm_counter_updn__parameterized1_1_HD448 |          8 |          8 |       0 |    0 |      9 |      0 |      0 |    0 |          0 |
|               xpm_fifo_rst_inst                                                                                                                       |                                                                    axis_data_fifo_512_xpm_fifo_rst_HD449 |          2 |          2 |       0 |    0 |      5 |      0 |      0 |    0 |          0 |
|     genblk8[0].genblk1[0].nolabel_line266                                                                                                             |                                                                          axisr_reg_array__parameterized1 |       1752 |       1752 |       0 |    0 |   3474 |      0 |      0 |    0 |          0 |
|       genblk1[0].inst_reg                                                                                                                             |                                                                                     axisr_reg__xdcDup__7 |        584 |        584 |       0 |    0 |   1158 |      0 |      0 |    0 |          0 |
|         inst_reg_slice                                                                                                                                |                                                                           axisr_register_slice_512_HD524 |        584 |        584 |       0 |    0 |   1158 |      0 |      0 |    0 |          0 |
|           inst                                                                                                                                        |                           axisr_register_slice_512_axis_register_slice_v1_1_26_axis_register_slice_HD525 |        584 |        584 |       0 |    0 |   1158 |      0 |      0 |    0 |          0 |
|             (inst)                                                                                                                                    |                           axisr_register_slice_512_axis_register_slice_v1_1_26_axis_register_slice_HD525 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|             axisc_register_slice_0                                                                                                                    |                          axisr_register_slice_512_axis_register_slice_v1_1_26_axisc_register_slice_HD526 |        583 |        583 |       0 |    0 |   1157 |      0 |      0 |    0 |          0 |
|       genblk1[1].inst_reg                                                                                                                             |                                                                                     axisr_reg__xdcDup__8 |        584 |        584 |       0 |    0 |   1158 |      0 |      0 |    0 |          0 |
|         inst_reg_slice                                                                                                                                |                                                                           axisr_register_slice_512_HD527 |        584 |        584 |       0 |    0 |   1158 |      0 |      0 |    0 |          0 |
|           inst                                                                                                                                        |                           axisr_register_slice_512_axis_register_slice_v1_1_26_axis_register_slice_HD528 |        584 |        584 |       0 |    0 |   1158 |      0 |      0 |    0 |          0 |
|             (inst)                                                                                                                                    |                           axisr_register_slice_512_axis_register_slice_v1_1_26_axis_register_slice_HD528 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|             axisc_register_slice_0                                                                                                                    |                          axisr_register_slice_512_axis_register_slice_v1_1_26_axisc_register_slice_HD529 |        583 |        583 |       0 |    0 |   1157 |      0 |      0 |    0 |          0 |
|       genblk1[2].inst_reg                                                                                                                             |                                                                                     axisr_reg__xdcDup__9 |        584 |        584 |       0 |    0 |   1158 |      0 |      0 |    0 |          0 |
|         inst_reg_slice                                                                                                                                |                                                                           axisr_register_slice_512_HD530 |        584 |        584 |       0 |    0 |   1158 |      0 |      0 |    0 |          0 |
|           inst                                                                                                                                        |                           axisr_register_slice_512_axis_register_slice_v1_1_26_axis_register_slice_HD531 |        584 |        584 |       0 |    0 |   1158 |      0 |      0 |    0 |          0 |
|             (inst)                                                                                                                                    |                           axisr_register_slice_512_axis_register_slice_v1_1_26_axis_register_slice_HD531 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|             axisc_register_slice_0                                                                                                                    |                          axisr_register_slice_512_axis_register_slice_v1_1_26_axisc_register_slice_HD532 |        583 |        583 |       0 |    0 |   1157 |      0 |      0 |    0 |          0 |
|     genblk8[0].genblk1[0].nolabel_line267                                                                                                             |                                                                          axisr_reg_array__parameterized2 |       1753 |       1753 |       0 |    0 |   3474 |      0 |      0 |    0 |          0 |
|       genblk1[0].inst_reg                                                                                                                             |                                                                                    axisr_reg__xdcDup__10 |        584 |        584 |       0 |    0 |   1158 |      0 |      0 |    0 |          0 |
|         inst_reg_slice                                                                                                                                |                                                                           axisr_register_slice_512_HD536 |        584 |        584 |       0 |    0 |   1158 |      0 |      0 |    0 |          0 |
|           inst                                                                                                                                        |                           axisr_register_slice_512_axis_register_slice_v1_1_26_axis_register_slice_HD537 |        584 |        584 |       0 |    0 |   1158 |      0 |      0 |    0 |          0 |
|             (inst)                                                                                                                                    |                           axisr_register_slice_512_axis_register_slice_v1_1_26_axis_register_slice_HD537 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|             axisc_register_slice_0                                                                                                                    |                          axisr_register_slice_512_axis_register_slice_v1_1_26_axisc_register_slice_HD538 |        583 |        583 |       0 |    0 |   1157 |      0 |      0 |    0 |          0 |
|       genblk1[1].inst_reg                                                                                                                             |                                                                                    axisr_reg__xdcDup__11 |        584 |        584 |       0 |    0 |   1158 |      0 |      0 |    0 |          0 |
|         inst_reg_slice                                                                                                                                |                                                                           axisr_register_slice_512_HD539 |        584 |        584 |       0 |    0 |   1158 |      0 |      0 |    0 |          0 |
|           inst                                                                                                                                        |                           axisr_register_slice_512_axis_register_slice_v1_1_26_axis_register_slice_HD540 |        584 |        584 |       0 |    0 |   1158 |      0 |      0 |    0 |          0 |
|             (inst)                                                                                                                                    |                           axisr_register_slice_512_axis_register_slice_v1_1_26_axis_register_slice_HD540 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|             axisc_register_slice_0                                                                                                                    |                          axisr_register_slice_512_axis_register_slice_v1_1_26_axisc_register_slice_HD541 |        583 |        583 |       0 |    0 |   1157 |      0 |      0 |    0 |          0 |
|       genblk1[2].inst_reg                                                                                                                             |                                                                                                axisr_reg |        585 |        585 |       0 |    0 |   1158 |      0 |      0 |    0 |          0 |
|         (genblk1[2].inst_reg)                                                                                                                         |                                                                                                axisr_reg |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|         inst_reg_slice                                                                                                                                |                                                                           axisr_register_slice_512_HD533 |        584 |        584 |       0 |    0 |   1158 |      0 |      0 |    0 |          0 |
|           inst                                                                                                                                        |                           axisr_register_slice_512_axis_register_slice_v1_1_26_axis_register_slice_HD534 |        584 |        584 |       0 |    0 |   1158 |      0 |      0 |    0 |          0 |
|             (inst)                                                                                                                                    |                           axisr_register_slice_512_axis_register_slice_v1_1_26_axis_register_slice_HD534 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|             axisc_register_slice_0                                                                                                                    |                          axisr_register_slice_512_axis_register_slice_v1_1_26_axisc_register_slice_HD535 |        583 |        583 |       0 |    0 |   1157 |      0 |      0 |    0 |          0 |
|     inst_dyn_crossbar                                                                                                                                 |                                                                                         dynamic_crossbar |        253 |        253 |       0 |    0 |    210 |      0 |      0 |    0 |          0 |
|       (inst_dyn_crossbar)                                                                                                                             |                                                                                         dynamic_crossbar |         45 |         45 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|       inst_dyn_crossbar_0                                                                                                                             |                                                                                           dyn_crossbar_0 |        208 |        208 |       0 |    0 |    210 |      0 |      0 |    0 |          0 |
|         inst                                                                                                                                          |                                                         dyn_crossbar_0_axi_crossbar_v2_1_27_axi_crossbar |        208 |        208 |       0 |    0 |    210 |      0 |      0 |    0 |          0 |
|           gen_sasd.crossbar_sasd_0                                                                                                                    |                                                        dyn_crossbar_0_axi_crossbar_v2_1_27_crossbar_sasd |        208 |        208 |       0 |    0 |    210 |      0 |      0 |    0 |          0 |
|             (gen_sasd.crossbar_sasd_0)                                                                                                                |                                                        dyn_crossbar_0_axi_crossbar_v2_1_27_crossbar_sasd |          0 |          0 |       0 |    0 |      8 |      0 |      0 |    0 |          0 |
|             addr_arbiter_inst                                                                                                                         |                                                    dyn_crossbar_0_axi_crossbar_v2_1_27_addr_arbiter_sasd |         97 |         97 |       0 |    0 |     55 |      0 |      0 |    0 |          0 |
|             gen_decerr.decerr_slave_inst                                                                                                              |                                                         dyn_crossbar_0_axi_crossbar_v2_1_27_decerr_slave |          9 |          9 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|             reg_slice_r                                                                                                                               |                                            dyn_crossbar_0_axi_register_slice_v2_1_26_axic_register_slice |        101 |        101 |       0 |    0 |    138 |      0 |      0 |    0 |          0 |
|             splitter_ar                                                                                                                               |                                             dyn_crossbar_0_axi_crossbar_v2_1_27_splitter__parameterized0 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|             splitter_aw                                                                                                                               |                                                             dyn_crossbar_0_axi_crossbar_v2_1_27_splitter |          2 |          2 |       0 |    0 |      3 |      0 |      0 |    0 |          0 |
|     inst_rdma_slice_array_0                                                                                                                           |                                                                         rdma_slice_array__parameterized1 |       6080 |       6080 |       0 |    0 |  11896 |      0 |      0 |    0 |          0 |
|       (inst_rdma_slice_array_0)                                                                                                                       |                                                                         rdma_slice_array__parameterized1 |          2 |          2 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|       genblk1[0].inst_rdma_acks_nc                                                                                                                    |                                                                              axis_register_slice_rdma_40 |         45 |         45 |       0 |    0 |     78 |      0 |      0 |    0 |          0 |
|         inst                                                                                                                                          |                              axis_register_slice_rdma_40_axis_register_slice_v1_1_26_axis_register_slice |         45 |         45 |       0 |    0 |     78 |      0 |      0 |    0 |          0 |
|           (inst)                                                                                                                                      |                              axis_register_slice_rdma_40_axis_register_slice_v1_1_26_axis_register_slice |          1 |          1 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|           axisc_register_slice_0                                                                                                                      |                             axis_register_slice_rdma_40_axis_register_slice_v1_1_26_axisc_register_slice |         44 |         44 |       0 |    0 |     77 |      0 |      0 |    0 |          0 |
|       genblk1[0].inst_rdma_data_rd_nc                                                                                                                 |                                                                        axis_register_slice_rdma_data_512 |        586 |        586 |       0 |    0 |   1160 |      0 |      0 |    0 |          0 |
|         inst                                                                                                                                          |                        axis_register_slice_rdma_data_512_axis_register_slice_v1_1_26_axis_register_slice |        586 |        586 |       0 |    0 |   1160 |      0 |      0 |    0 |          0 |
|           (inst)                                                                                                                                      |                        axis_register_slice_rdma_data_512_axis_register_slice_v1_1_26_axis_register_slice |          1 |          1 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|           axisc_register_slice_0                                                                                                                      |                       axis_register_slice_rdma_data_512_axis_register_slice_v1_1_26_axisc_register_slice |        585 |        585 |       0 |    0 |   1159 |      0 |      0 |    0 |          0 |
|       genblk1[0].inst_rdma_data_wr_nc                                                                                                                 |                                                                 axis_register_slice_rdma_data_512_HD1077 |        584 |        584 |       0 |    0 |   1158 |      0 |      0 |    0 |          0 |
|         inst                                                                                                                                          |                 axis_register_slice_rdma_data_512_axis_register_slice_v1_1_26_axis_register_slice_HD1078 |        584 |        584 |       0 |    0 |   1158 |      0 |      0 |    0 |          0 |
|           (inst)                                                                                                                                      |                 axis_register_slice_rdma_data_512_axis_register_slice_v1_1_26_axis_register_slice_HD1078 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|           axisc_register_slice_0                                                                                                                      |                axis_register_slice_rdma_data_512_axis_register_slice_v1_1_26_axisc_register_slice_HD1079 |        583 |        583 |       0 |    0 |   1157 |      0 |      0 |    0 |          0 |
|       genblk1[0].inst_rdma_req_rd_nc                                                                                                                  |                                                                              axis_register_slice_rdma_96 |         39 |         39 |       0 |    0 |     66 |      0 |      0 |    0 |          0 |
|         inst                                                                                                                                          |                              axis_register_slice_rdma_96_axis_register_slice_v1_1_26_axis_register_slice |         39 |         39 |       0 |    0 |     66 |      0 |      0 |    0 |          0 |
|           (inst)                                                                                                                                      |                              axis_register_slice_rdma_96_axis_register_slice_v1_1_26_axis_register_slice |          1 |          1 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|           axisc_register_slice_0                                                                                                                      |                             axis_register_slice_rdma_96_axis_register_slice_v1_1_26_axisc_register_slice |         38 |         38 |       0 |    0 |     65 |      0 |      0 |    0 |          0 |
|       genblk1[0].inst_rdma_req_wr_nc                                                                                                                  |                                                                         axis_register_slice_rdma_96_HD88 |         45 |         45 |       0 |    0 |     78 |      0 |      0 |    0 |          0 |
|         inst                                                                                                                                          |                         axis_register_slice_rdma_96_axis_register_slice_v1_1_26_axis_register_slice_HD89 |         45 |         45 |       0 |    0 |     78 |      0 |      0 |    0 |          0 |
|           (inst)                                                                                                                                      |                         axis_register_slice_rdma_96_axis_register_slice_v1_1_26_axis_register_slice_HD89 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|           axisc_register_slice_0                                                                                                                      |                        axis_register_slice_rdma_96_axis_register_slice_v1_1_26_axisc_register_slice_HD90 |         44 |         44 |       0 |    0 |     77 |      0 |      0 |    0 |          0 |
|       genblk1[0].inst_rdma_sq_nc                                                                                                                      |                                                                             axis_register_slice_rdma_256 |        222 |        222 |       0 |    0 |    434 |      0 |      0 |    0 |          0 |
|         inst                                                                                                                                          |                             axis_register_slice_rdma_256_axis_register_slice_v1_1_26_axis_register_slice |        222 |        222 |       0 |    0 |    434 |      0 |      0 |    0 |          0 |
|           (inst)                                                                                                                                      |                             axis_register_slice_rdma_256_axis_register_slice_v1_1_26_axis_register_slice |          1 |          1 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|           axisc_register_slice_0                                                                                                                      |                            axis_register_slice_rdma_256_axis_register_slice_v1_1_26_axisc_register_slice |        221 |        221 |       0 |    0 |    433 |      0 |      0 |    0 |          0 |
|       genblk1[1].inst_rdma_acks_nc                                                                                                                    |                                                                       axis_register_slice_rdma_40_HD1001 |         45 |         45 |       0 |    0 |     78 |      0 |      0 |    0 |          0 |
|         inst                                                                                                                                          |                       axis_register_slice_rdma_40_axis_register_slice_v1_1_26_axis_register_slice_HD1002 |         45 |         45 |       0 |    0 |     78 |      0 |      0 |    0 |          0 |
|           (inst)                                                                                                                                      |                       axis_register_slice_rdma_40_axis_register_slice_v1_1_26_axis_register_slice_HD1002 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|           axisc_register_slice_0                                                                                                                      |                      axis_register_slice_rdma_40_axis_register_slice_v1_1_26_axisc_register_slice_HD1003 |         44 |         44 |       0 |    0 |     77 |      0 |      0 |    0 |          0 |
|       genblk1[1].inst_rdma_data_rd_nc                                                                                                                 |                                                                 axis_register_slice_rdma_data_512_HD1080 |        585 |        585 |       0 |    0 |   1160 |      0 |      0 |    0 |          0 |
|         inst                                                                                                                                          |                 axis_register_slice_rdma_data_512_axis_register_slice_v1_1_26_axis_register_slice_HD1081 |        585 |        585 |       0 |    0 |   1160 |      0 |      0 |    0 |          0 |
|           (inst)                                                                                                                                      |                 axis_register_slice_rdma_data_512_axis_register_slice_v1_1_26_axis_register_slice_HD1081 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|           axisc_register_slice_0                                                                                                                      |                axis_register_slice_rdma_data_512_axis_register_slice_v1_1_26_axisc_register_slice_HD1082 |        584 |        584 |       0 |    0 |   1159 |      0 |      0 |    0 |          0 |
|       genblk1[1].inst_rdma_data_wr_nc                                                                                                                 |                                                                 axis_register_slice_rdma_data_512_HD1083 |        584 |        584 |       0 |    0 |   1158 |      0 |      0 |    0 |          0 |
|         inst                                                                                                                                          |                 axis_register_slice_rdma_data_512_axis_register_slice_v1_1_26_axis_register_slice_HD1084 |        584 |        584 |       0 |    0 |   1158 |      0 |      0 |    0 |          0 |
|           (inst)                                                                                                                                      |                 axis_register_slice_rdma_data_512_axis_register_slice_v1_1_26_axis_register_slice_HD1084 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|           axisc_register_slice_0                                                                                                                      |                axis_register_slice_rdma_data_512_axis_register_slice_v1_1_26_axisc_register_slice_HD1085 |        583 |        583 |       0 |    0 |   1157 |      0 |      0 |    0 |          0 |
|       genblk1[1].inst_rdma_req_rd_nc                                                                                                                  |                                                                         axis_register_slice_rdma_96_HD91 |         39 |         39 |       0 |    0 |     66 |      0 |      0 |    0 |          0 |
|         inst                                                                                                                                          |                         axis_register_slice_rdma_96_axis_register_slice_v1_1_26_axis_register_slice_HD92 |         39 |         39 |       0 |    0 |     66 |      0 |      0 |    0 |          0 |
|           (inst)                                                                                                                                      |                         axis_register_slice_rdma_96_axis_register_slice_v1_1_26_axis_register_slice_HD92 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|           axisc_register_slice_0                                                                                                                      |                        axis_register_slice_rdma_96_axis_register_slice_v1_1_26_axisc_register_slice_HD93 |         38 |         38 |       0 |    0 |     65 |      0 |      0 |    0 |          0 |
|       genblk1[1].inst_rdma_req_wr_nc                                                                                                                  |                                                                         axis_register_slice_rdma_96_HD94 |         45 |         45 |       0 |    0 |     78 |      0 |      0 |    0 |          0 |
|         inst                                                                                                                                          |                         axis_register_slice_rdma_96_axis_register_slice_v1_1_26_axis_register_slice_HD95 |         45 |         45 |       0 |    0 |     78 |      0 |      0 |    0 |          0 |
|           (inst)                                                                                                                                      |                         axis_register_slice_rdma_96_axis_register_slice_v1_1_26_axis_register_slice_HD95 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|           axisc_register_slice_0                                                                                                                      |                        axis_register_slice_rdma_96_axis_register_slice_v1_1_26_axisc_register_slice_HD96 |         44 |         44 |       0 |    0 |     77 |      0 |      0 |    0 |          0 |
|       genblk1[1].inst_rdma_sq_nc                                                                                                                      |                                                                      axis_register_slice_rdma_256_HD1185 |        222 |        222 |       0 |    0 |    434 |      0 |      0 |    0 |          0 |
|         inst                                                                                                                                          |                      axis_register_slice_rdma_256_axis_register_slice_v1_1_26_axis_register_slice_HD1186 |        222 |        222 |       0 |    0 |    434 |      0 |      0 |    0 |          0 |
|           (inst)                                                                                                                                      |                      axis_register_slice_rdma_256_axis_register_slice_v1_1_26_axis_register_slice_HD1186 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|           axisc_register_slice_0                                                                                                                      |                     axis_register_slice_rdma_256_axis_register_slice_v1_1_26_axisc_register_slice_HD1187 |        221 |        221 |       0 |    0 |    433 |      0 |      0 |    0 |          0 |
|       genblk1[2].inst_rdma_acks_nc                                                                                                                    |                                                                       axis_register_slice_rdma_40_HD1004 |         45 |         45 |       0 |    0 |     78 |      0 |      0 |    0 |          0 |
|         inst                                                                                                                                          |                       axis_register_slice_rdma_40_axis_register_slice_v1_1_26_axis_register_slice_HD1005 |         45 |         45 |       0 |    0 |     78 |      0 |      0 |    0 |          0 |
|           (inst)                                                                                                                                      |                       axis_register_slice_rdma_40_axis_register_slice_v1_1_26_axis_register_slice_HD1005 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|           axisc_register_slice_0                                                                                                                      |                      axis_register_slice_rdma_40_axis_register_slice_v1_1_26_axisc_register_slice_HD1006 |         44 |         44 |       0 |    0 |     77 |      0 |      0 |    0 |          0 |
|       genblk1[2].inst_rdma_data_rd_nc                                                                                                                 |                                                                 axis_register_slice_rdma_data_512_HD1086 |        585 |        585 |       0 |    0 |   1160 |      0 |      0 |    0 |          0 |
|         inst                                                                                                                                          |                 axis_register_slice_rdma_data_512_axis_register_slice_v1_1_26_axis_register_slice_HD1087 |        585 |        585 |       0 |    0 |   1160 |      0 |      0 |    0 |          0 |
|           (inst)                                                                                                                                      |                 axis_register_slice_rdma_data_512_axis_register_slice_v1_1_26_axis_register_slice_HD1087 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|           axisc_register_slice_0                                                                                                                      |                axis_register_slice_rdma_data_512_axis_register_slice_v1_1_26_axisc_register_slice_HD1088 |        584 |        584 |       0 |    0 |   1159 |      0 |      0 |    0 |          0 |
|       genblk1[2].inst_rdma_data_wr_nc                                                                                                                 |                                                                 axis_register_slice_rdma_data_512_HD1089 |        584 |        584 |       0 |    0 |   1158 |      0 |      0 |    0 |          0 |
|         inst                                                                                                                                          |                 axis_register_slice_rdma_data_512_axis_register_slice_v1_1_26_axis_register_slice_HD1090 |        584 |        584 |       0 |    0 |   1158 |      0 |      0 |    0 |          0 |
|           (inst)                                                                                                                                      |                 axis_register_slice_rdma_data_512_axis_register_slice_v1_1_26_axis_register_slice_HD1090 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|           axisc_register_slice_0                                                                                                                      |                axis_register_slice_rdma_data_512_axis_register_slice_v1_1_26_axisc_register_slice_HD1091 |        583 |        583 |       0 |    0 |   1157 |      0 |      0 |    0 |          0 |
|       genblk1[2].inst_rdma_req_rd_nc                                                                                                                  |                                                                         axis_register_slice_rdma_96_HD97 |         39 |         39 |       0 |    0 |     66 |      0 |      0 |    0 |          0 |
|         inst                                                                                                                                          |                         axis_register_slice_rdma_96_axis_register_slice_v1_1_26_axis_register_slice_HD98 |         39 |         39 |       0 |    0 |     66 |      0 |      0 |    0 |          0 |
|           (inst)                                                                                                                                      |                         axis_register_slice_rdma_96_axis_register_slice_v1_1_26_axis_register_slice_HD98 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|           axisc_register_slice_0                                                                                                                      |                        axis_register_slice_rdma_96_axis_register_slice_v1_1_26_axisc_register_slice_HD99 |         38 |         38 |       0 |    0 |     65 |      0 |      0 |    0 |          0 |
|       genblk1[2].inst_rdma_req_wr_nc                                                                                                                  |                                                                        axis_register_slice_rdma_96_HD100 |         45 |         45 |       0 |    0 |     78 |      0 |      0 |    0 |          0 |
|         inst                                                                                                                                          |                        axis_register_slice_rdma_96_axis_register_slice_v1_1_26_axis_register_slice_HD101 |         45 |         45 |       0 |    0 |     78 |      0 |      0 |    0 |          0 |
|           (inst)                                                                                                                                      |                        axis_register_slice_rdma_96_axis_register_slice_v1_1_26_axis_register_slice_HD101 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|           axisc_register_slice_0                                                                                                                      |                       axis_register_slice_rdma_96_axis_register_slice_v1_1_26_axisc_register_slice_HD102 |         44 |         44 |       0 |    0 |     77 |      0 |      0 |    0 |          0 |
|       genblk1[2].inst_rdma_sq_nc                                                                                                                      |                                                                      axis_register_slice_rdma_256_HD1188 |        222 |        222 |       0 |    0 |    434 |      0 |      0 |    0 |          0 |
|         inst                                                                                                                                          |                      axis_register_slice_rdma_256_axis_register_slice_v1_1_26_axis_register_slice_HD1189 |        222 |        222 |       0 |    0 |    434 |      0 |      0 |    0 |          0 |
|           (inst)                                                                                                                                      |                      axis_register_slice_rdma_256_axis_register_slice_v1_1_26_axis_register_slice_HD1189 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|           axisc_register_slice_0                                                                                                                      |                     axis_register_slice_rdma_256_axis_register_slice_v1_1_26_axisc_register_slice_HD1190 |        221 |        221 |       0 |    0 |    433 |      0 |      0 |    0 |          0 |
|       genblk1[3].inst_rdma_acks_nc                                                                                                                    |                                                                       axis_register_slice_rdma_40_HD1007 |         44 |         44 |       0 |    0 |     78 |      0 |      0 |    0 |          0 |
|         inst                                                                                                                                          |                       axis_register_slice_rdma_40_axis_register_slice_v1_1_26_axis_register_slice_HD1008 |         44 |         44 |       0 |    0 |     78 |      0 |      0 |    0 |          0 |
|           (inst)                                                                                                                                      |                       axis_register_slice_rdma_40_axis_register_slice_v1_1_26_axis_register_slice_HD1008 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|           axisc_register_slice_0                                                                                                                      |                      axis_register_slice_rdma_40_axis_register_slice_v1_1_26_axisc_register_slice_HD1009 |         43 |         43 |       0 |    0 |     77 |      0 |      0 |    0 |          0 |
|       genblk1[3].inst_rdma_data_rd_nc                                                                                                                 |                                                                 axis_register_slice_rdma_data_512_HD1092 |        585 |        585 |       0 |    0 |   1160 |      0 |      0 |    0 |          0 |
|         inst                                                                                                                                          |                 axis_register_slice_rdma_data_512_axis_register_slice_v1_1_26_axis_register_slice_HD1093 |        585 |        585 |       0 |    0 |   1160 |      0 |      0 |    0 |          0 |
|           (inst)                                                                                                                                      |                 axis_register_slice_rdma_data_512_axis_register_slice_v1_1_26_axis_register_slice_HD1093 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|           axisc_register_slice_0                                                                                                                      |                axis_register_slice_rdma_data_512_axis_register_slice_v1_1_26_axisc_register_slice_HD1094 |        584 |        584 |       0 |    0 |   1159 |      0 |      0 |    0 |          0 |
|       genblk1[3].inst_rdma_data_wr_nc                                                                                                                 |                                                                 axis_register_slice_rdma_data_512_HD1095 |        584 |        584 |       0 |    0 |   1158 |      0 |      0 |    0 |          0 |
|         inst                                                                                                                                          |                 axis_register_slice_rdma_data_512_axis_register_slice_v1_1_26_axis_register_slice_HD1096 |        584 |        584 |       0 |    0 |   1158 |      0 |      0 |    0 |          0 |
|           (inst)                                                                                                                                      |                 axis_register_slice_rdma_data_512_axis_register_slice_v1_1_26_axis_register_slice_HD1096 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|           axisc_register_slice_0                                                                                                                      |                axis_register_slice_rdma_data_512_axis_register_slice_v1_1_26_axisc_register_slice_HD1097 |        583 |        583 |       0 |    0 |   1157 |      0 |      0 |    0 |          0 |
|       genblk1[3].inst_rdma_req_rd_nc                                                                                                                  |                                                                        axis_register_slice_rdma_96_HD103 |         39 |         39 |       0 |    0 |     66 |      0 |      0 |    0 |          0 |
|         inst                                                                                                                                          |                        axis_register_slice_rdma_96_axis_register_slice_v1_1_26_axis_register_slice_HD104 |         39 |         39 |       0 |    0 |     66 |      0 |      0 |    0 |          0 |
|           (inst)                                                                                                                                      |                        axis_register_slice_rdma_96_axis_register_slice_v1_1_26_axis_register_slice_HD104 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|           axisc_register_slice_0                                                                                                                      |                       axis_register_slice_rdma_96_axis_register_slice_v1_1_26_axisc_register_slice_HD105 |         38 |         38 |       0 |    0 |     65 |      0 |      0 |    0 |          0 |
|       genblk1[3].inst_rdma_req_wr_nc                                                                                                                  |                                                                        axis_register_slice_rdma_96_HD106 |         45 |         45 |       0 |    0 |     78 |      0 |      0 |    0 |          0 |
|         inst                                                                                                                                          |                        axis_register_slice_rdma_96_axis_register_slice_v1_1_26_axis_register_slice_HD107 |         45 |         45 |       0 |    0 |     78 |      0 |      0 |    0 |          0 |
|           (inst)                                                                                                                                      |                        axis_register_slice_rdma_96_axis_register_slice_v1_1_26_axis_register_slice_HD107 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|           axisc_register_slice_0                                                                                                                      |                       axis_register_slice_rdma_96_axis_register_slice_v1_1_26_axisc_register_slice_HD108 |         44 |         44 |       0 |    0 |     77 |      0 |      0 |    0 |          0 |
|       genblk1[3].inst_rdma_sq_nc                                                                                                                      |                                                                      axis_register_slice_rdma_256_HD1191 |        222 |        222 |       0 |    0 |    434 |      0 |      0 |    0 |          0 |
|         inst                                                                                                                                          |                      axis_register_slice_rdma_256_axis_register_slice_v1_1_26_axis_register_slice_HD1192 |        222 |        222 |       0 |    0 |    434 |      0 |      0 |    0 |          0 |
|           (inst)                                                                                                                                      |                      axis_register_slice_rdma_256_axis_register_slice_v1_1_26_axis_register_slice_HD1192 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|           axisc_register_slice_0                                                                                                                      |                     axis_register_slice_rdma_256_axis_register_slice_v1_1_26_axisc_register_slice_HD1193 |        221 |        221 |       0 |    0 |    433 |      0 |      0 |    0 |          0 |
|     inst_rdma_slice_array_1                                                                                                                           |                                                                         rdma_slice_array__parameterized2 |       6081 |       6081 |       0 |    0 |  11896 |      0 |      0 |    0 |          0 |
|       (inst_rdma_slice_array_1)                                                                                                                       |                                                                         rdma_slice_array__parameterized2 |          2 |          2 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|       genblk1[0].inst_rdma_acks_nc                                                                                                                    |                                                                       axis_register_slice_rdma_40_HD1010 |         45 |         45 |       0 |    0 |     78 |      0 |      0 |    0 |          0 |
|         inst                                                                                                                                          |                       axis_register_slice_rdma_40_axis_register_slice_v1_1_26_axis_register_slice_HD1011 |         45 |         45 |       0 |    0 |     78 |      0 |      0 |    0 |          0 |
|           (inst)                                                                                                                                      |                       axis_register_slice_rdma_40_axis_register_slice_v1_1_26_axis_register_slice_HD1011 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|           axisc_register_slice_0                                                                                                                      |                      axis_register_slice_rdma_40_axis_register_slice_v1_1_26_axisc_register_slice_HD1012 |         44 |         44 |       0 |    0 |     77 |      0 |      0 |    0 |          0 |
|       genblk1[0].inst_rdma_data_rd_nc                                                                                                                 |                                                                 axis_register_slice_rdma_data_512_HD1098 |        586 |        586 |       0 |    0 |   1160 |      0 |      0 |    0 |          0 |
|         inst                                                                                                                                          |                 axis_register_slice_rdma_data_512_axis_register_slice_v1_1_26_axis_register_slice_HD1099 |        586 |        586 |       0 |    0 |   1160 |      0 |      0 |    0 |          0 |
|           (inst)                                                                                                                                      |                 axis_register_slice_rdma_data_512_axis_register_slice_v1_1_26_axis_register_slice_HD1099 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|           axisc_register_slice_0                                                                                                                      |                axis_register_slice_rdma_data_512_axis_register_slice_v1_1_26_axisc_register_slice_HD1100 |        585 |        585 |       0 |    0 |   1159 |      0 |      0 |    0 |          0 |
|       genblk1[0].inst_rdma_data_wr_nc                                                                                                                 |                                                                 axis_register_slice_rdma_data_512_HD1101 |        584 |        584 |       0 |    0 |   1158 |      0 |      0 |    0 |          0 |
|         inst                                                                                                                                          |                 axis_register_slice_rdma_data_512_axis_register_slice_v1_1_26_axis_register_slice_HD1102 |        584 |        584 |       0 |    0 |   1158 |      0 |      0 |    0 |          0 |
|           (inst)                                                                                                                                      |                 axis_register_slice_rdma_data_512_axis_register_slice_v1_1_26_axis_register_slice_HD1102 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|           axisc_register_slice_0                                                                                                                      |                axis_register_slice_rdma_data_512_axis_register_slice_v1_1_26_axisc_register_slice_HD1103 |        583 |        583 |       0 |    0 |   1157 |      0 |      0 |    0 |          0 |
|       genblk1[0].inst_rdma_req_rd_nc                                                                                                                  |                                                                        axis_register_slice_rdma_96_HD109 |         39 |         39 |       0 |    0 |     66 |      0 |      0 |    0 |          0 |
|         inst                                                                                                                                          |                        axis_register_slice_rdma_96_axis_register_slice_v1_1_26_axis_register_slice_HD110 |         39 |         39 |       0 |    0 |     66 |      0 |      0 |    0 |          0 |
|           (inst)                                                                                                                                      |                        axis_register_slice_rdma_96_axis_register_slice_v1_1_26_axis_register_slice_HD110 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|           axisc_register_slice_0                                                                                                                      |                       axis_register_slice_rdma_96_axis_register_slice_v1_1_26_axisc_register_slice_HD111 |         38 |         38 |       0 |    0 |     65 |      0 |      0 |    0 |          0 |
|       genblk1[0].inst_rdma_req_wr_nc                                                                                                                  |                                                                        axis_register_slice_rdma_96_HD112 |         45 |         45 |       0 |    0 |     78 |      0 |      0 |    0 |          0 |
|         inst                                                                                                                                          |                        axis_register_slice_rdma_96_axis_register_slice_v1_1_26_axis_register_slice_HD113 |         45 |         45 |       0 |    0 |     78 |      0 |      0 |    0 |          0 |
|           (inst)                                                                                                                                      |                        axis_register_slice_rdma_96_axis_register_slice_v1_1_26_axis_register_slice_HD113 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|           axisc_register_slice_0                                                                                                                      |                       axis_register_slice_rdma_96_axis_register_slice_v1_1_26_axisc_register_slice_HD114 |         44 |         44 |       0 |    0 |     77 |      0 |      0 |    0 |          0 |
|       genblk1[0].inst_rdma_sq_nc                                                                                                                      |                                                                      axis_register_slice_rdma_256_HD1194 |        222 |        222 |       0 |    0 |    434 |      0 |      0 |    0 |          0 |
|         inst                                                                                                                                          |                      axis_register_slice_rdma_256_axis_register_slice_v1_1_26_axis_register_slice_HD1195 |        222 |        222 |       0 |    0 |    434 |      0 |      0 |    0 |          0 |
|           (inst)                                                                                                                                      |                      axis_register_slice_rdma_256_axis_register_slice_v1_1_26_axis_register_slice_HD1195 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|           axisc_register_slice_0                                                                                                                      |                     axis_register_slice_rdma_256_axis_register_slice_v1_1_26_axisc_register_slice_HD1196 |        221 |        221 |       0 |    0 |    433 |      0 |      0 |    0 |          0 |
|       genblk1[1].inst_rdma_acks_nc                                                                                                                    |                                                                       axis_register_slice_rdma_40_HD1013 |         45 |         45 |       0 |    0 |     78 |      0 |      0 |    0 |          0 |
|         inst                                                                                                                                          |                       axis_register_slice_rdma_40_axis_register_slice_v1_1_26_axis_register_slice_HD1014 |         45 |         45 |       0 |    0 |     78 |      0 |      0 |    0 |          0 |
|           (inst)                                                                                                                                      |                       axis_register_slice_rdma_40_axis_register_slice_v1_1_26_axis_register_slice_HD1014 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|           axisc_register_slice_0                                                                                                                      |                      axis_register_slice_rdma_40_axis_register_slice_v1_1_26_axisc_register_slice_HD1015 |         44 |         44 |       0 |    0 |     77 |      0 |      0 |    0 |          0 |
|       genblk1[1].inst_rdma_data_rd_nc                                                                                                                 |                                                                 axis_register_slice_rdma_data_512_HD1104 |        585 |        585 |       0 |    0 |   1160 |      0 |      0 |    0 |          0 |
|         inst                                                                                                                                          |                 axis_register_slice_rdma_data_512_axis_register_slice_v1_1_26_axis_register_slice_HD1105 |        585 |        585 |       0 |    0 |   1160 |      0 |      0 |    0 |          0 |
|           (inst)                                                                                                                                      |                 axis_register_slice_rdma_data_512_axis_register_slice_v1_1_26_axis_register_slice_HD1105 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|           axisc_register_slice_0                                                                                                                      |                axis_register_slice_rdma_data_512_axis_register_slice_v1_1_26_axisc_register_slice_HD1106 |        584 |        584 |       0 |    0 |   1159 |      0 |      0 |    0 |          0 |
|       genblk1[1].inst_rdma_data_wr_nc                                                                                                                 |                                                                 axis_register_slice_rdma_data_512_HD1107 |        584 |        584 |       0 |    0 |   1158 |      0 |      0 |    0 |          0 |
|         inst                                                                                                                                          |                 axis_register_slice_rdma_data_512_axis_register_slice_v1_1_26_axis_register_slice_HD1108 |        584 |        584 |       0 |    0 |   1158 |      0 |      0 |    0 |          0 |
|           (inst)                                                                                                                                      |                 axis_register_slice_rdma_data_512_axis_register_slice_v1_1_26_axis_register_slice_HD1108 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|           axisc_register_slice_0                                                                                                                      |                axis_register_slice_rdma_data_512_axis_register_slice_v1_1_26_axisc_register_slice_HD1109 |        583 |        583 |       0 |    0 |   1157 |      0 |      0 |    0 |          0 |
|       genblk1[1].inst_rdma_req_rd_nc                                                                                                                  |                                                                        axis_register_slice_rdma_96_HD115 |         39 |         39 |       0 |    0 |     66 |      0 |      0 |    0 |          0 |
|         inst                                                                                                                                          |                        axis_register_slice_rdma_96_axis_register_slice_v1_1_26_axis_register_slice_HD116 |         39 |         39 |       0 |    0 |     66 |      0 |      0 |    0 |          0 |
|           (inst)                                                                                                                                      |                        axis_register_slice_rdma_96_axis_register_slice_v1_1_26_axis_register_slice_HD116 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|           axisc_register_slice_0                                                                                                                      |                       axis_register_slice_rdma_96_axis_register_slice_v1_1_26_axisc_register_slice_HD117 |         38 |         38 |       0 |    0 |     65 |      0 |      0 |    0 |          0 |
|       genblk1[1].inst_rdma_req_wr_nc                                                                                                                  |                                                                        axis_register_slice_rdma_96_HD118 |         45 |         45 |       0 |    0 |     78 |      0 |      0 |    0 |          0 |
|         inst                                                                                                                                          |                        axis_register_slice_rdma_96_axis_register_slice_v1_1_26_axis_register_slice_HD119 |         45 |         45 |       0 |    0 |     78 |      0 |      0 |    0 |          0 |
|           (inst)                                                                                                                                      |                        axis_register_slice_rdma_96_axis_register_slice_v1_1_26_axis_register_slice_HD119 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|           axisc_register_slice_0                                                                                                                      |                       axis_register_slice_rdma_96_axis_register_slice_v1_1_26_axisc_register_slice_HD120 |         44 |         44 |       0 |    0 |     77 |      0 |      0 |    0 |          0 |
|       genblk1[1].inst_rdma_sq_nc                                                                                                                      |                                                                      axis_register_slice_rdma_256_HD1197 |        222 |        222 |       0 |    0 |    434 |      0 |      0 |    0 |          0 |
|         inst                                                                                                                                          |                      axis_register_slice_rdma_256_axis_register_slice_v1_1_26_axis_register_slice_HD1198 |        222 |        222 |       0 |    0 |    434 |      0 |      0 |    0 |          0 |
|           (inst)                                                                                                                                      |                      axis_register_slice_rdma_256_axis_register_slice_v1_1_26_axis_register_slice_HD1198 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|           axisc_register_slice_0                                                                                                                      |                     axis_register_slice_rdma_256_axis_register_slice_v1_1_26_axisc_register_slice_HD1199 |        221 |        221 |       0 |    0 |    433 |      0 |      0 |    0 |          0 |
|       genblk1[2].inst_rdma_acks_nc                                                                                                                    |                                                                       axis_register_slice_rdma_40_HD1016 |         44 |         44 |       0 |    0 |     78 |      0 |      0 |    0 |          0 |
|         inst                                                                                                                                          |                       axis_register_slice_rdma_40_axis_register_slice_v1_1_26_axis_register_slice_HD1017 |         44 |         44 |       0 |    0 |     78 |      0 |      0 |    0 |          0 |
|           (inst)                                                                                                                                      |                       axis_register_slice_rdma_40_axis_register_slice_v1_1_26_axis_register_slice_HD1017 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|           axisc_register_slice_0                                                                                                                      |                      axis_register_slice_rdma_40_axis_register_slice_v1_1_26_axisc_register_slice_HD1018 |         43 |         43 |       0 |    0 |     77 |      0 |      0 |    0 |          0 |
|       genblk1[2].inst_rdma_data_rd_nc                                                                                                                 |                                                                 axis_register_slice_rdma_data_512_HD1110 |        585 |        585 |       0 |    0 |   1160 |      0 |      0 |    0 |          0 |
|         inst                                                                                                                                          |                 axis_register_slice_rdma_data_512_axis_register_slice_v1_1_26_axis_register_slice_HD1111 |        585 |        585 |       0 |    0 |   1160 |      0 |      0 |    0 |          0 |
|           (inst)                                                                                                                                      |                 axis_register_slice_rdma_data_512_axis_register_slice_v1_1_26_axis_register_slice_HD1111 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|           axisc_register_slice_0                                                                                                                      |                axis_register_slice_rdma_data_512_axis_register_slice_v1_1_26_axisc_register_slice_HD1112 |        584 |        584 |       0 |    0 |   1159 |      0 |      0 |    0 |          0 |
|       genblk1[2].inst_rdma_data_wr_nc                                                                                                                 |                                                                 axis_register_slice_rdma_data_512_HD1113 |        584 |        584 |       0 |    0 |   1158 |      0 |      0 |    0 |          0 |
|         inst                                                                                                                                          |                 axis_register_slice_rdma_data_512_axis_register_slice_v1_1_26_axis_register_slice_HD1114 |        584 |        584 |       0 |    0 |   1158 |      0 |      0 |    0 |          0 |
|           (inst)                                                                                                                                      |                 axis_register_slice_rdma_data_512_axis_register_slice_v1_1_26_axis_register_slice_HD1114 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|           axisc_register_slice_0                                                                                                                      |                axis_register_slice_rdma_data_512_axis_register_slice_v1_1_26_axisc_register_slice_HD1115 |        583 |        583 |       0 |    0 |   1157 |      0 |      0 |    0 |          0 |
|       genblk1[2].inst_rdma_req_rd_nc                                                                                                                  |                                                                        axis_register_slice_rdma_96_HD121 |         39 |         39 |       0 |    0 |     66 |      0 |      0 |    0 |          0 |
|         inst                                                                                                                                          |                        axis_register_slice_rdma_96_axis_register_slice_v1_1_26_axis_register_slice_HD122 |         39 |         39 |       0 |    0 |     66 |      0 |      0 |    0 |          0 |
|           (inst)                                                                                                                                      |                        axis_register_slice_rdma_96_axis_register_slice_v1_1_26_axis_register_slice_HD122 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|           axisc_register_slice_0                                                                                                                      |                       axis_register_slice_rdma_96_axis_register_slice_v1_1_26_axisc_register_slice_HD123 |         38 |         38 |       0 |    0 |     65 |      0 |      0 |    0 |          0 |
|       genblk1[2].inst_rdma_req_wr_nc                                                                                                                  |                                                                        axis_register_slice_rdma_96_HD124 |         45 |         45 |       0 |    0 |     78 |      0 |      0 |    0 |          0 |
|         inst                                                                                                                                          |                        axis_register_slice_rdma_96_axis_register_slice_v1_1_26_axis_register_slice_HD125 |         45 |         45 |       0 |    0 |     78 |      0 |      0 |    0 |          0 |
|           (inst)                                                                                                                                      |                        axis_register_slice_rdma_96_axis_register_slice_v1_1_26_axis_register_slice_HD125 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|           axisc_register_slice_0                                                                                                                      |                       axis_register_slice_rdma_96_axis_register_slice_v1_1_26_axisc_register_slice_HD126 |         44 |         44 |       0 |    0 |     77 |      0 |      0 |    0 |          0 |
|       genblk1[2].inst_rdma_sq_nc                                                                                                                      |                                                                      axis_register_slice_rdma_256_HD1200 |        222 |        222 |       0 |    0 |    434 |      0 |      0 |    0 |          0 |
|         inst                                                                                                                                          |                      axis_register_slice_rdma_256_axis_register_slice_v1_1_26_axis_register_slice_HD1201 |        222 |        222 |       0 |    0 |    434 |      0 |      0 |    0 |          0 |
|           (inst)                                                                                                                                      |                      axis_register_slice_rdma_256_axis_register_slice_v1_1_26_axis_register_slice_HD1201 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|           axisc_register_slice_0                                                                                                                      |                     axis_register_slice_rdma_256_axis_register_slice_v1_1_26_axisc_register_slice_HD1202 |        221 |        221 |       0 |    0 |    433 |      0 |      0 |    0 |          0 |
|       genblk1[3].inst_rdma_acks_nc                                                                                                                    |                                                                       axis_register_slice_rdma_40_HD1019 |         45 |         45 |       0 |    0 |     78 |      0 |      0 |    0 |          0 |
|         inst                                                                                                                                          |                       axis_register_slice_rdma_40_axis_register_slice_v1_1_26_axis_register_slice_HD1020 |         45 |         45 |       0 |    0 |     78 |      0 |      0 |    0 |          0 |
|           (inst)                                                                                                                                      |                       axis_register_slice_rdma_40_axis_register_slice_v1_1_26_axis_register_slice_HD1020 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|           axisc_register_slice_0                                                                                                                      |                      axis_register_slice_rdma_40_axis_register_slice_v1_1_26_axisc_register_slice_HD1021 |         44 |         44 |       0 |    0 |     77 |      0 |      0 |    0 |          0 |
|       genblk1[3].inst_rdma_data_rd_nc                                                                                                                 |                                                                 axis_register_slice_rdma_data_512_HD1116 |        585 |        585 |       0 |    0 |   1160 |      0 |      0 |    0 |          0 |
|         inst                                                                                                                                          |                 axis_register_slice_rdma_data_512_axis_register_slice_v1_1_26_axis_register_slice_HD1117 |        585 |        585 |       0 |    0 |   1160 |      0 |      0 |    0 |          0 |
|           (inst)                                                                                                                                      |                 axis_register_slice_rdma_data_512_axis_register_slice_v1_1_26_axis_register_slice_HD1117 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|           axisc_register_slice_0                                                                                                                      |                axis_register_slice_rdma_data_512_axis_register_slice_v1_1_26_axisc_register_slice_HD1118 |        584 |        584 |       0 |    0 |   1159 |      0 |      0 |    0 |          0 |
|       genblk1[3].inst_rdma_data_wr_nc                                                                                                                 |                                                                 axis_register_slice_rdma_data_512_HD1119 |        584 |        584 |       0 |    0 |   1158 |      0 |      0 |    0 |          0 |
|         inst                                                                                                                                          |                 axis_register_slice_rdma_data_512_axis_register_slice_v1_1_26_axis_register_slice_HD1120 |        584 |        584 |       0 |    0 |   1158 |      0 |      0 |    0 |          0 |
|           (inst)                                                                                                                                      |                 axis_register_slice_rdma_data_512_axis_register_slice_v1_1_26_axis_register_slice_HD1120 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|           axisc_register_slice_0                                                                                                                      |                axis_register_slice_rdma_data_512_axis_register_slice_v1_1_26_axisc_register_slice_HD1121 |        583 |        583 |       0 |    0 |   1157 |      0 |      0 |    0 |          0 |
|       genblk1[3].inst_rdma_req_rd_nc                                                                                                                  |                                                                        axis_register_slice_rdma_96_HD127 |         39 |         39 |       0 |    0 |     66 |      0 |      0 |    0 |          0 |
|         inst                                                                                                                                          |                        axis_register_slice_rdma_96_axis_register_slice_v1_1_26_axis_register_slice_HD128 |         39 |         39 |       0 |    0 |     66 |      0 |      0 |    0 |          0 |
|           (inst)                                                                                                                                      |                        axis_register_slice_rdma_96_axis_register_slice_v1_1_26_axis_register_slice_HD128 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|           axisc_register_slice_0                                                                                                                      |                       axis_register_slice_rdma_96_axis_register_slice_v1_1_26_axisc_register_slice_HD129 |         38 |         38 |       0 |    0 |     65 |      0 |      0 |    0 |          0 |
|       genblk1[3].inst_rdma_req_wr_nc                                                                                                                  |                                                                        axis_register_slice_rdma_96_HD130 |         45 |         45 |       0 |    0 |     78 |      0 |      0 |    0 |          0 |
|         inst                                                                                                                                          |                        axis_register_slice_rdma_96_axis_register_slice_v1_1_26_axis_register_slice_HD131 |         45 |         45 |       0 |    0 |     78 |      0 |      0 |    0 |          0 |
|           (inst)                                                                                                                                      |                        axis_register_slice_rdma_96_axis_register_slice_v1_1_26_axis_register_slice_HD131 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|           axisc_register_slice_0                                                                                                                      |                       axis_register_slice_rdma_96_axis_register_slice_v1_1_26_axisc_register_slice_HD132 |         44 |         44 |       0 |    0 |     77 |      0 |      0 |    0 |          0 |
|       genblk1[3].inst_rdma_sq_nc                                                                                                                      |                                                                      axis_register_slice_rdma_256_HD1203 |        222 |        222 |       0 |    0 |    434 |      0 |      0 |    0 |          0 |
|         inst                                                                                                                                          |                      axis_register_slice_rdma_256_axis_register_slice_v1_1_26_axis_register_slice_HD1204 |        222 |        222 |       0 |    0 |    434 |      0 |      0 |    0 |          0 |
|           (inst)                                                                                                                                      |                      axis_register_slice_rdma_256_axis_register_slice_v1_1_26_axis_register_slice_HD1204 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|           axisc_register_slice_0                                                                                                                      |                     axis_register_slice_rdma_256_axis_register_slice_v1_1_26_axisc_register_slice_HD1205 |        221 |        221 |       0 |    0 |    433 |      0 |      0 |    0 |          0 |
|     inst_tlb_top                                                                                                                                      |                                                                                                  tlb_top |       7336 |       5728 |    1608 |    0 |  13485 |     20 |      0 |    0 |          0 |
|       genblk1[0].inst_reg_top                                                                                                                         |                                                                                           tlb_region_top |       6991 |       5383 |    1608 |    0 |  12749 |     20 |      0 |    0 |          0 |
|         (genblk1[0].inst_reg_top)                                                                                                                     |                                                                                           tlb_region_top |          1 |          1 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|         genblk1[0].inst_rd_q_fsm_ddma                                                                                                                 |                                                                                            dma_req_queue |         78 |         30 |      48 |    0 |    208 |      0 |      0 |    0 |          0 |
|           (genblk1[0].inst_rd_q_fsm_ddma)                                                                                                             |                                                                                            dma_req_queue |          0 |          0 |       0 |    0 |      7 |      0 |      0 |    0 |          0 |
|           inst_req                                                                                                                                    |                                                                                    axis_data_fifo_req_96 |         78 |         30 |      48 |    0 |    201 |      0 |      0 |    0 |          0 |
|             inst                                                                                                                                      |                                                          axis_data_fifo_req_96_axis_data_fifo_v2_0_8_top |         78 |         30 |      48 |    0 |    201 |      0 |      0 |    0 |          0 |
|               (inst)                                                                                                                                  |                                                          axis_data_fifo_req_96_axis_data_fifo_v2_0_8_top |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|               gen_fifo.xpm_fifo_axis_inst                                                                                                             |                                                                      axis_data_fifo_req_96_xpm_fifo_axis |         78 |         30 |      48 |    0 |    201 |      0 |      0 |    0 |          0 |
|                 (gen_fifo.xpm_fifo_axis_inst)                                                                                                         |                                                                      axis_data_fifo_req_96_xpm_fifo_axis |          2 |          2 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                 gaxis_rst_sync.xpm_cdc_sync_rst_inst                                                                                                  |                                                                   axis_data_fifo_req_96_xpm_cdc_sync_rst |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                 xpm_fifo_base_inst                                                                                                                    |                                                                      axis_data_fifo_req_96_xpm_fifo_base |         76 |         28 |      48 |    0 |    197 |      0 |      0 |    0 |          0 |
|                   (xpm_fifo_base_inst)                                                                                                                |                                                                      axis_data_fifo_req_96_xpm_fifo_base |          4 |          4 |       0 |    0 |      7 |      0 |      0 |    0 |          0 |
|                   gen_sdpram.xpm_memory_base_inst                                                                                                     |                                                                    axis_data_fifo_req_96_xpm_memory_base |         48 |          0 |      48 |    0 |    164 |      0 |      0 |    0 |          0 |
|                   rdp_inst                                                                                                                            |                                                   axis_data_fifo_req_96_xpm_counter_updn__parameterized0 |         10 |         10 |       0 |    0 |      5 |      0 |      0 |    0 |          0 |
|                   rdpp1_inst                                                                                                                          |                                                   axis_data_fifo_req_96_xpm_counter_updn__parameterized1 |          4 |          4 |       0 |    0 |      5 |      0 |      0 |    0 |          0 |
|                   rst_d1_inst                                                                                                                         |                                                                   axis_data_fifo_req_96_xpm_fifo_reg_bit |          1 |          1 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                   wrp_inst                                                                                                                            |                                                 axis_data_fifo_req_96_xpm_counter_updn__parameterized0_0 |          6 |          6 |       0 |    0 |      5 |      0 |      0 |    0 |          0 |
|                   wrpp1_inst                                                                                                                          |                                                 axis_data_fifo_req_96_xpm_counter_updn__parameterized1_1 |          3 |          3 |       0 |    0 |      5 |      0 |      0 |    0 |          0 |
|                   xpm_fifo_rst_inst                                                                                                                   |                                                                       axis_data_fifo_req_96_xpm_fifo_rst |          2 |          2 |       0 |    0 |      5 |      0 |      0 |    0 |          0 |
|         genblk1[0].inst_wr_q_fsm_ddma                                                                                                                 |                                                                            dma_req_queue__parameterized0 |        122 |         74 |      48 |    0 |    208 |      0 |      0 |    0 |          0 |
|           (genblk1[0].inst_wr_q_fsm_ddma)                                                                                                             |                                                                            dma_req_queue__parameterized0 |         45 |         45 |       0 |    0 |      7 |      0 |      0 |    0 |          0 |
|           inst_req                                                                                                                                    |                                                                             axis_data_fifo_req_96_HD1237 |         78 |         30 |      48 |    0 |    201 |      0 |      0 |    0 |          0 |
|             inst                                                                                                                                      |                                                   axis_data_fifo_req_96_axis_data_fifo_v2_0_8_top_HD1238 |         78 |         30 |      48 |    0 |    201 |      0 |      0 |    0 |          0 |
|               (inst)                                                                                                                                  |                                                   axis_data_fifo_req_96_axis_data_fifo_v2_0_8_top_HD1238 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|               gen_fifo.xpm_fifo_axis_inst                                                                                                             |                                                               axis_data_fifo_req_96_xpm_fifo_axis_HD1239 |         78 |         30 |      48 |    0 |    201 |      0 |      0 |    0 |          0 |
|                 (gen_fifo.xpm_fifo_axis_inst)                                                                                                         |                                                               axis_data_fifo_req_96_xpm_fifo_axis_HD1239 |          2 |          2 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                 gaxis_rst_sync.xpm_cdc_sync_rst_inst                                                                                                  |                                                            axis_data_fifo_req_96_xpm_cdc_sync_rst_HD1240 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                 xpm_fifo_base_inst                                                                                                                    |                                                               axis_data_fifo_req_96_xpm_fifo_base_HD1241 |         76 |         28 |      48 |    0 |    197 |      0 |      0 |    0 |          0 |
|                   (xpm_fifo_base_inst)                                                                                                                |                                                               axis_data_fifo_req_96_xpm_fifo_base_HD1241 |          3 |          3 |       0 |    0 |      7 |      0 |      0 |    0 |          0 |
|                   gen_sdpram.xpm_memory_base_inst                                                                                                     |                                                             axis_data_fifo_req_96_xpm_memory_base_HD1242 |         48 |          0 |      48 |    0 |    164 |      0 |      0 |    0 |          0 |
|                   rdp_inst                                                                                                                            |                                            axis_data_fifo_req_96_xpm_counter_updn__parameterized0_HD1243 |         10 |         10 |       0 |    0 |      5 |      0 |      0 |    0 |          0 |
|                   rdpp1_inst                                                                                                                          |                                            axis_data_fifo_req_96_xpm_counter_updn__parameterized1_HD1244 |          4 |          4 |       0 |    0 |      5 |      0 |      0 |    0 |          0 |
|                   rst_d1_inst                                                                                                                         |                                                            axis_data_fifo_req_96_xpm_fifo_reg_bit_HD1245 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                   wrp_inst                                                                                                                            |                                          axis_data_fifo_req_96_xpm_counter_updn__parameterized0_0_HD1246 |          6 |          6 |       0 |    0 |      5 |      0 |      0 |    0 |          0 |
|                   wrpp1_inst                                                                                                                          |                                          axis_data_fifo_req_96_xpm_counter_updn__parameterized1_1_HD1247 |          3 |          3 |       0 |    0 |      5 |      0 |      0 |    0 |          0 |
|                   xpm_fifo_rst_inst                                                                                                                   |                                                                axis_data_fifo_req_96_xpm_fifo_rst_HD1248 |          2 |          2 |       0 |    0 |      5 |      0 |      0 |    0 |          0 |
|         genblk2[0].inst_rd_cred_ddma                                                                                                                  |                                                                                           tlb_credits_rd |        153 |        153 |       0 |    0 |    224 |      0 |      0 |    0 |          0 |
|           (genblk2[0].inst_rd_cred_ddma)                                                                                                              |                                                                                           tlb_credits_rd |         56 |         56 |       0 |    0 |     38 |      0 |      0 |    0 |          0 |
|           inst_dque                                                                                                                                   |                                                                          queue_stream__parameterized2_42 |         98 |         98 |       0 |    0 |    186 |      0 |      0 |    0 |          0 |
|             inst_fifo                                                                                                                                 |                                                                                  fifo__parameterized5_43 |         98 |         98 |       0 |    0 |    186 |      0 |      0 |    0 |          0 |
|         genblk2[0].inst_rd_q_cred_ddma                                                                                                                |                                                                            dma_req_queue__parameterized1 |         77 |         29 |      48 |    0 |    194 |      0 |      0 |    0 |          0 |
|           (genblk2[0].inst_rd_q_cred_ddma)                                                                                                            |                                                                            dma_req_queue__parameterized1 |          1 |          1 |       0 |    0 |      7 |      0 |      0 |    0 |          0 |
|           inst_req                                                                                                                                    |                                                                             axis_data_fifo_req_96_HD1249 |         77 |         29 |      48 |    0 |    187 |      0 |      0 |    0 |          0 |
|             inst                                                                                                                                      |                                                   axis_data_fifo_req_96_axis_data_fifo_v2_0_8_top_HD1250 |         77 |         29 |      48 |    0 |    187 |      0 |      0 |    0 |          0 |
|               (inst)                                                                                                                                  |                                                   axis_data_fifo_req_96_axis_data_fifo_v2_0_8_top_HD1250 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|               gen_fifo.xpm_fifo_axis_inst                                                                                                             |                                                               axis_data_fifo_req_96_xpm_fifo_axis_HD1251 |         77 |         29 |      48 |    0 |    187 |      0 |      0 |    0 |          0 |
|                 (gen_fifo.xpm_fifo_axis_inst)                                                                                                         |                                                               axis_data_fifo_req_96_xpm_fifo_axis_HD1251 |          2 |          2 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                 gaxis_rst_sync.xpm_cdc_sync_rst_inst                                                                                                  |                                                            axis_data_fifo_req_96_xpm_cdc_sync_rst_HD1252 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                 xpm_fifo_base_inst                                                                                                                    |                                                               axis_data_fifo_req_96_xpm_fifo_base_HD1253 |         75 |         27 |      48 |    0 |    183 |      0 |      0 |    0 |          0 |
|                   (xpm_fifo_base_inst)                                                                                                                |                                                               axis_data_fifo_req_96_xpm_fifo_base_HD1253 |          3 |          3 |       0 |    0 |      7 |      0 |      0 |    0 |          0 |
|                   gen_sdpram.xpm_memory_base_inst                                                                                                     |                                                             axis_data_fifo_req_96_xpm_memory_base_HD1254 |         48 |          0 |      48 |    0 |    150 |      0 |      0 |    0 |          0 |
|                   rdp_inst                                                                                                                            |                                            axis_data_fifo_req_96_xpm_counter_updn__parameterized0_HD1255 |         10 |         10 |       0 |    0 |      5 |      0 |      0 |    0 |          0 |
|                   rdpp1_inst                                                                                                                          |                                            axis_data_fifo_req_96_xpm_counter_updn__parameterized1_HD1256 |          4 |          4 |       0 |    0 |      5 |      0 |      0 |    0 |          0 |
|                   rst_d1_inst                                                                                                                         |                                                            axis_data_fifo_req_96_xpm_fifo_reg_bit_HD1257 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                   wrp_inst                                                                                                                            |                                          axis_data_fifo_req_96_xpm_counter_updn__parameterized0_0_HD1258 |          6 |          6 |       0 |    0 |      5 |      0 |      0 |    0 |          0 |
|                   wrpp1_inst                                                                                                                          |                                          axis_data_fifo_req_96_xpm_counter_updn__parameterized1_1_HD1259 |          3 |          3 |       0 |    0 |      5 |      0 |      0 |    0 |          0 |
|                   xpm_fifo_rst_inst                                                                                                                   |                                                                axis_data_fifo_req_96_xpm_fifo_rst_HD1260 |          2 |          2 |       0 |    0 |      5 |      0 |      0 |    0 |          0 |
|         genblk2[0].inst_wr_cred_ddma                                                                                                                  |                                                                                           tlb_credits_wr |         12 |         12 |       0 |    0 |     30 |      0 |      0 |    0 |          0 |
|         genblk2[0].inst_wr_q_cred_ddma                                                                                                                |                                                                            dma_req_queue__parameterized2 |         79 |         31 |      48 |    0 |    194 |      0 |      0 |    0 |          0 |
|           (genblk2[0].inst_wr_q_cred_ddma)                                                                                                            |                                                                            dma_req_queue__parameterized2 |          2 |          2 |       0 |    0 |      7 |      0 |      0 |    0 |          0 |
|           inst_req                                                                                                                                    |                                                                             axis_data_fifo_req_96_HD1261 |         78 |         30 |      48 |    0 |    187 |      0 |      0 |    0 |          0 |
|             inst                                                                                                                                      |                                                   axis_data_fifo_req_96_axis_data_fifo_v2_0_8_top_HD1262 |         78 |         30 |      48 |    0 |    187 |      0 |      0 |    0 |          0 |
|               (inst)                                                                                                                                  |                                                   axis_data_fifo_req_96_axis_data_fifo_v2_0_8_top_HD1262 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|               gen_fifo.xpm_fifo_axis_inst                                                                                                             |                                                               axis_data_fifo_req_96_xpm_fifo_axis_HD1263 |         78 |         30 |      48 |    0 |    187 |      0 |      0 |    0 |          0 |
|                 (gen_fifo.xpm_fifo_axis_inst)                                                                                                         |                                                               axis_data_fifo_req_96_xpm_fifo_axis_HD1263 |          2 |          2 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                 gaxis_rst_sync.xpm_cdc_sync_rst_inst                                                                                                  |                                                            axis_data_fifo_req_96_xpm_cdc_sync_rst_HD1264 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                 xpm_fifo_base_inst                                                                                                                    |                                                               axis_data_fifo_req_96_xpm_fifo_base_HD1265 |         76 |         28 |      48 |    0 |    183 |      0 |      0 |    0 |          0 |
|                   (xpm_fifo_base_inst)                                                                                                                |                                                               axis_data_fifo_req_96_xpm_fifo_base_HD1265 |          3 |          3 |       0 |    0 |      7 |      0 |      0 |    0 |          0 |
|                   gen_sdpram.xpm_memory_base_inst                                                                                                     |                                                             axis_data_fifo_req_96_xpm_memory_base_HD1266 |         48 |          0 |      48 |    0 |    150 |      0 |      0 |    0 |          0 |
|                   rdp_inst                                                                                                                            |                                            axis_data_fifo_req_96_xpm_counter_updn__parameterized0_HD1267 |         10 |         10 |       0 |    0 |      5 |      0 |      0 |    0 |          0 |
|                   rdpp1_inst                                                                                                                          |                                            axis_data_fifo_req_96_xpm_counter_updn__parameterized1_HD1268 |          4 |          4 |       0 |    0 |      5 |      0 |      0 |    0 |          0 |
|                   rst_d1_inst                                                                                                                         |                                                            axis_data_fifo_req_96_xpm_fifo_reg_bit_HD1269 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                   wrp_inst                                                                                                                            |                                          axis_data_fifo_req_96_xpm_counter_updn__parameterized0_0_HD1270 |          6 |          6 |       0 |    0 |      5 |      0 |      0 |    0 |          0 |
|                   wrpp1_inst                                                                                                                          |                                          axis_data_fifo_req_96_xpm_counter_updn__parameterized1_1_HD1271 |          3 |          3 |       0 |    0 |      5 |      0 |      0 |    0 |          0 |
|                   xpm_fifo_rst_inst                                                                                                                   |                                                                axis_data_fifo_req_96_xpm_fifo_rst_HD1272 |          2 |          2 |       0 |    0 |      5 |      0 |      0 |    0 |          0 |
|         inst_cnfg_slave                                                                                                                               |                                                                                           cnfg_slave_avx |       3794 |       3058 |     736 |    0 |   7447 |      4 |      0 |    0 |          0 |
|           (inst_cnfg_slave)                                                                                                                           |                                                                                           cnfg_slave_avx |        908 |        908 |       0 |    0 |   2207 |      0 |      0 |    0 |          0 |
|           inst_cmd_queue_host_rdma_0                                                                                                                  |                                                                              axis_data_fifo_req_256_used |        170 |         42 |     128 |    0 |    462 |      0 |      0 |    0 |          0 |
|             inst                                                                                                                                      |                                                    axis_data_fifo_req_256_used_axis_data_fifo_v2_0_8_top |        170 |         42 |     128 |    0 |    462 |      0 |      0 |    0 |          0 |
|               (inst)                                                                                                                                  |                                                    axis_data_fifo_req_256_used_axis_data_fifo_v2_0_8_top |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|               gen_fifo.xpm_fifo_axis_inst                                                                                                             |                                                                axis_data_fifo_req_256_used_xpm_fifo_axis |        170 |         42 |     128 |    0 |    462 |      0 |      0 |    0 |          0 |
|                 (gen_fifo.xpm_fifo_axis_inst)                                                                                                         |                                                                axis_data_fifo_req_256_used_xpm_fifo_axis |          2 |          2 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                 gaxis_rst_sync.xpm_cdc_sync_rst_inst                                                                                                  |                                                             axis_data_fifo_req_256_used_xpm_cdc_sync_rst |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                 xpm_fifo_base_inst                                                                                                                    |                                                                axis_data_fifo_req_256_used_xpm_fifo_base |        168 |         40 |     128 |    0 |    458 |      0 |      0 |    0 |          0 |
|                   (xpm_fifo_base_inst)                                                                                                                |                                                                axis_data_fifo_req_256_used_xpm_fifo_base |          3 |          3 |       0 |    0 |     12 |      0 |      0 |    0 |          0 |
|                   gen_fwft.rdpp1_inst                                                                                                                 |                                                             axis_data_fifo_req_256_used_xpm_counter_updn |          5 |          5 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|                   gen_sdpram.xpm_memory_base_inst                                                                                                     |                                                              axis_data_fifo_req_256_used_xpm_memory_base |        128 |          0 |     128 |    0 |    416 |      0 |      0 |    0 |          0 |
|                   rdp_inst                                                                                                                            |                                             axis_data_fifo_req_256_used_xpm_counter_updn__parameterized0 |         15 |         15 |       0 |    0 |      6 |      0 |      0 |    0 |          0 |
|                   rdpp1_inst                                                                                                                          |                                             axis_data_fifo_req_256_used_xpm_counter_updn__parameterized1 |          4 |          4 |       0 |    0 |      5 |      0 |      0 |    0 |          0 |
|                   rst_d1_inst                                                                                                                         |                                                             axis_data_fifo_req_256_used_xpm_fifo_reg_bit |          1 |          1 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                   wrp_inst                                                                                                                            |                                           axis_data_fifo_req_256_used_xpm_counter_updn__parameterized0_0 |         11 |         11 |       0 |    0 |      6 |      0 |      0 |    0 |          0 |
|                   wrpp1_inst                                                                                                                          |                                           axis_data_fifo_req_256_used_xpm_counter_updn__parameterized1_1 |          3 |          3 |       0 |    0 |      5 |      0 |      0 |    0 |          0 |
|                   xpm_fifo_rst_inst                                                                                                                   |                                                                 axis_data_fifo_req_256_used_xpm_fifo_rst |          3 |          3 |       0 |    0 |      5 |      0 |      0 |    0 |          0 |
|           inst_cmd_queue_host_rdma_1                                                                                                                  |                                                                       axis_data_fifo_req_256_used_HD1322 |        169 |         41 |     128 |    0 |    462 |      0 |      0 |    0 |          0 |
|             inst                                                                                                                                      |                                             axis_data_fifo_req_256_used_axis_data_fifo_v2_0_8_top_HD1323 |        169 |         41 |     128 |    0 |    462 |      0 |      0 |    0 |          0 |
|               (inst)                                                                                                                                  |                                             axis_data_fifo_req_256_used_axis_data_fifo_v2_0_8_top_HD1323 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|               gen_fifo.xpm_fifo_axis_inst                                                                                                             |                                                         axis_data_fifo_req_256_used_xpm_fifo_axis_HD1324 |        169 |         41 |     128 |    0 |    462 |      0 |      0 |    0 |          0 |
|                 (gen_fifo.xpm_fifo_axis_inst)                                                                                                         |                                                         axis_data_fifo_req_256_used_xpm_fifo_axis_HD1324 |          2 |          2 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                 gaxis_rst_sync.xpm_cdc_sync_rst_inst                                                                                                  |                                                      axis_data_fifo_req_256_used_xpm_cdc_sync_rst_HD1325 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                 xpm_fifo_base_inst                                                                                                                    |                                                         axis_data_fifo_req_256_used_xpm_fifo_base_HD1326 |        167 |         39 |     128 |    0 |    458 |      0 |      0 |    0 |          0 |
|                   (xpm_fifo_base_inst)                                                                                                                |                                                         axis_data_fifo_req_256_used_xpm_fifo_base_HD1326 |          3 |          3 |       0 |    0 |     12 |      0 |      0 |    0 |          0 |
|                   gen_fwft.rdpp1_inst                                                                                                                 |                                                      axis_data_fifo_req_256_used_xpm_counter_updn_HD1327 |          5 |          5 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|                   gen_sdpram.xpm_memory_base_inst                                                                                                     |                                                       axis_data_fifo_req_256_used_xpm_memory_base_HD1328 |        128 |          0 |     128 |    0 |    416 |      0 |      0 |    0 |          0 |
|                   rdp_inst                                                                                                                            |                                      axis_data_fifo_req_256_used_xpm_counter_updn__parameterized0_HD1329 |         15 |         15 |       0 |    0 |      6 |      0 |      0 |    0 |          0 |
|                   rdpp1_inst                                                                                                                          |                                      axis_data_fifo_req_256_used_xpm_counter_updn__parameterized1_HD1330 |          3 |          3 |       0 |    0 |      5 |      0 |      0 |    0 |          0 |
|                   rst_d1_inst                                                                                                                         |                                                      axis_data_fifo_req_256_used_xpm_fifo_reg_bit_HD1331 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                   wrp_inst                                                                                                                            |                                    axis_data_fifo_req_256_used_xpm_counter_updn__parameterized0_0_HD1332 |         11 |         11 |       0 |    0 |      6 |      0 |      0 |    0 |          0 |
|                   wrpp1_inst                                                                                                                          |                                    axis_data_fifo_req_256_used_xpm_counter_updn__parameterized1_1_HD1333 |          3 |          3 |       0 |    0 |      5 |      0 |      0 |    0 |          0 |
|                   xpm_fifo_rst_inst                                                                                                                   |                                                          axis_data_fifo_req_256_used_xpm_fifo_rst_HD1334 |          3 |          3 |       0 |    0 |      5 |      0 |      0 |    0 |          0 |
|           inst_cmd_queue_rd                                                                                                                           |                                                                               axis_data_fifo_req_96_used |         97 |         41 |      56 |    0 |    226 |      0 |      0 |    0 |          0 |
|             inst                                                                                                                                      |                                                     axis_data_fifo_req_96_used_axis_data_fifo_v2_0_8_top |         97 |         41 |      56 |    0 |    226 |      0 |      0 |    0 |          0 |
|               (inst)                                                                                                                                  |                                                     axis_data_fifo_req_96_used_axis_data_fifo_v2_0_8_top |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|               gen_fifo.xpm_fifo_axis_inst                                                                                                             |                                                                 axis_data_fifo_req_96_used_xpm_fifo_axis |         97 |         41 |      56 |    0 |    226 |      0 |      0 |    0 |          0 |
|                 (gen_fifo.xpm_fifo_axis_inst)                                                                                                         |                                                                 axis_data_fifo_req_96_used_xpm_fifo_axis |          2 |          2 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                 gaxis_rst_sync.xpm_cdc_sync_rst_inst                                                                                                  |                                                              axis_data_fifo_req_96_used_xpm_cdc_sync_rst |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                 xpm_fifo_base_inst                                                                                                                    |                                                                 axis_data_fifo_req_96_used_xpm_fifo_base |         95 |         39 |      56 |    0 |    222 |      0 |      0 |    0 |          0 |
|                   (xpm_fifo_base_inst)                                                                                                                |                                                                 axis_data_fifo_req_96_used_xpm_fifo_base |          3 |          3 |       0 |    0 |     12 |      0 |      0 |    0 |          0 |
|                   gen_fwft.rdpp1_inst                                                                                                                 |                                                              axis_data_fifo_req_96_used_xpm_counter_updn |          5 |          5 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|                   gen_sdpram.xpm_memory_base_inst                                                                                                     |                                                               axis_data_fifo_req_96_used_xpm_memory_base |         56 |          0 |      56 |    0 |    180 |      0 |      0 |    0 |          0 |
|                   rdp_inst                                                                                                                            |                                              axis_data_fifo_req_96_used_xpm_counter_updn__parameterized0 |         15 |         15 |       0 |    0 |      6 |      0 |      0 |    0 |          0 |
|                   rdpp1_inst                                                                                                                          |                                              axis_data_fifo_req_96_used_xpm_counter_updn__parameterized1 |          3 |          3 |       0 |    0 |      5 |      0 |      0 |    0 |          0 |
|                   rst_d1_inst                                                                                                                         |                                                              axis_data_fifo_req_96_used_xpm_fifo_reg_bit |          1 |          1 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                   wrp_inst                                                                                                                            |                                            axis_data_fifo_req_96_used_xpm_counter_updn__parameterized0_0 |         11 |         11 |       0 |    0 |      6 |      0 |      0 |    0 |          0 |
|                   wrpp1_inst                                                                                                                          |                                            axis_data_fifo_req_96_used_xpm_counter_updn__parameterized1_1 |          3 |          3 |       0 |    0 |      5 |      0 |      0 |    0 |          0 |
|                   xpm_fifo_rst_inst                                                                                                                   |                                                                  axis_data_fifo_req_96_used_xpm_fifo_rst |          3 |          3 |       0 |    0 |      5 |      0 |      0 |    0 |          0 |
|           inst_cmd_queue_rd_user                                                                                                                      |                                                                        axis_data_fifo_req_96_used_HD1338 |         86 |         30 |      56 |    0 |    217 |      0 |      0 |    0 |          0 |
|             inst                                                                                                                                      |                                              axis_data_fifo_req_96_used_axis_data_fifo_v2_0_8_top_HD1339 |         86 |         30 |      56 |    0 |    217 |      0 |      0 |    0 |          0 |
|               (inst)                                                                                                                                  |                                              axis_data_fifo_req_96_used_axis_data_fifo_v2_0_8_top_HD1339 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|               gen_fifo.xpm_fifo_axis_inst                                                                                                             |                                                          axis_data_fifo_req_96_used_xpm_fifo_axis_HD1340 |         86 |         30 |      56 |    0 |    217 |      0 |      0 |    0 |          0 |
|                 (gen_fifo.xpm_fifo_axis_inst)                                                                                                         |                                                          axis_data_fifo_req_96_used_xpm_fifo_axis_HD1340 |          2 |          2 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                 gaxis_rst_sync.xpm_cdc_sync_rst_inst                                                                                                  |                                                       axis_data_fifo_req_96_used_xpm_cdc_sync_rst_HD1341 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                 xpm_fifo_base_inst                                                                                                                    |                                                          axis_data_fifo_req_96_used_xpm_fifo_base_HD1342 |         84 |         28 |      56 |    0 |    213 |      0 |      0 |    0 |          0 |
|                   (xpm_fifo_base_inst)                                                                                                                |                                                          axis_data_fifo_req_96_used_xpm_fifo_base_HD1342 |          3 |          3 |       0 |    0 |      7 |      0 |      0 |    0 |          0 |
|                   gen_sdpram.xpm_memory_base_inst                                                                                                     |                                                        axis_data_fifo_req_96_used_xpm_memory_base_HD1344 |         56 |          0 |      56 |    0 |    180 |      0 |      0 |    0 |          0 |
|                   rdp_inst                                                                                                                            |                                       axis_data_fifo_req_96_used_xpm_counter_updn__parameterized0_HD1345 |         10 |         10 |       0 |    0 |      5 |      0 |      0 |    0 |          0 |
|                   rdpp1_inst                                                                                                                          |                                       axis_data_fifo_req_96_used_xpm_counter_updn__parameterized1_HD1346 |          4 |          4 |       0 |    0 |      5 |      0 |      0 |    0 |          0 |
|                   rst_d1_inst                                                                                                                         |                                                       axis_data_fifo_req_96_used_xpm_fifo_reg_bit_HD1347 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                   wrp_inst                                                                                                                            |                                     axis_data_fifo_req_96_used_xpm_counter_updn__parameterized0_0_HD1348 |          6 |          6 |       0 |    0 |      5 |      0 |      0 |    0 |          0 |
|                   wrpp1_inst                                                                                                                          |                                     axis_data_fifo_req_96_used_xpm_counter_updn__parameterized1_1_HD1349 |          3 |          3 |       0 |    0 |      5 |      0 |      0 |    0 |          0 |
|                   xpm_fifo_rst_inst                                                                                                                   |                                                           axis_data_fifo_req_96_used_xpm_fifo_rst_HD1350 |          2 |          2 |       0 |    0 |      5 |      0 |      0 |    0 |          0 |
|           inst_cmd_queue_wr                                                                                                                           |                                                                        axis_data_fifo_req_96_used_HD1351 |         97 |         41 |      56 |    0 |    226 |      0 |      0 |    0 |          0 |
|             inst                                                                                                                                      |                                              axis_data_fifo_req_96_used_axis_data_fifo_v2_0_8_top_HD1352 |         97 |         41 |      56 |    0 |    226 |      0 |      0 |    0 |          0 |
|               (inst)                                                                                                                                  |                                              axis_data_fifo_req_96_used_axis_data_fifo_v2_0_8_top_HD1352 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|               gen_fifo.xpm_fifo_axis_inst                                                                                                             |                                                          axis_data_fifo_req_96_used_xpm_fifo_axis_HD1353 |         97 |         41 |      56 |    0 |    226 |      0 |      0 |    0 |          0 |
|                 (gen_fifo.xpm_fifo_axis_inst)                                                                                                         |                                                          axis_data_fifo_req_96_used_xpm_fifo_axis_HD1353 |          2 |          2 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                 gaxis_rst_sync.xpm_cdc_sync_rst_inst                                                                                                  |                                                       axis_data_fifo_req_96_used_xpm_cdc_sync_rst_HD1354 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                 xpm_fifo_base_inst                                                                                                                    |                                                          axis_data_fifo_req_96_used_xpm_fifo_base_HD1355 |         95 |         39 |      56 |    0 |    222 |      0 |      0 |    0 |          0 |
|                   (xpm_fifo_base_inst)                                                                                                                |                                                          axis_data_fifo_req_96_used_xpm_fifo_base_HD1355 |          3 |          3 |       0 |    0 |     12 |      0 |      0 |    0 |          0 |
|                   gen_fwft.rdpp1_inst                                                                                                                 |                                                       axis_data_fifo_req_96_used_xpm_counter_updn_HD1356 |          5 |          5 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|                   gen_sdpram.xpm_memory_base_inst                                                                                                     |                                                        axis_data_fifo_req_96_used_xpm_memory_base_HD1357 |         56 |          0 |      56 |    0 |    180 |      0 |      0 |    0 |          0 |
|                   rdp_inst                                                                                                                            |                                       axis_data_fifo_req_96_used_xpm_counter_updn__parameterized0_HD1358 |         15 |         15 |       0 |    0 |      6 |      0 |      0 |    0 |          0 |
|                   rdpp1_inst                                                                                                                          |                                       axis_data_fifo_req_96_used_xpm_counter_updn__parameterized1_HD1359 |          3 |          3 |       0 |    0 |      5 |      0 |      0 |    0 |          0 |
|                   rst_d1_inst                                                                                                                         |                                                       axis_data_fifo_req_96_used_xpm_fifo_reg_bit_HD1360 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                   wrp_inst                                                                                                                            |                                     axis_data_fifo_req_96_used_xpm_counter_updn__parameterized0_0_HD1361 |         11 |         11 |       0 |    0 |      6 |      0 |      0 |    0 |          0 |
|                   wrpp1_inst                                                                                                                          |                                     axis_data_fifo_req_96_used_xpm_counter_updn__parameterized1_1_HD1362 |          3 |          3 |       0 |    0 |      5 |      0 |      0 |    0 |          0 |
|                   xpm_fifo_rst_inst                                                                                                                   |                                                           axis_data_fifo_req_96_used_xpm_fifo_rst_HD1363 |          3 |          3 |       0 |    0 |      5 |      0 |      0 |    0 |          0 |
|           inst_cmd_queue_wr_user                                                                                                                      |                                                                        axis_data_fifo_req_96_used_HD1364 |         86 |         30 |      56 |    0 |    217 |      0 |      0 |    0 |          0 |
|             inst                                                                                                                                      |                                              axis_data_fifo_req_96_used_axis_data_fifo_v2_0_8_top_HD1365 |         86 |         30 |      56 |    0 |    217 |      0 |      0 |    0 |          0 |
|               (inst)                                                                                                                                  |                                              axis_data_fifo_req_96_used_axis_data_fifo_v2_0_8_top_HD1365 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|               gen_fifo.xpm_fifo_axis_inst                                                                                                             |                                                          axis_data_fifo_req_96_used_xpm_fifo_axis_HD1366 |         86 |         30 |      56 |    0 |    217 |      0 |      0 |    0 |          0 |
|                 (gen_fifo.xpm_fifo_axis_inst)                                                                                                         |                                                          axis_data_fifo_req_96_used_xpm_fifo_axis_HD1366 |          2 |          2 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                 gaxis_rst_sync.xpm_cdc_sync_rst_inst                                                                                                  |                                                       axis_data_fifo_req_96_used_xpm_cdc_sync_rst_HD1367 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                 xpm_fifo_base_inst                                                                                                                    |                                                          axis_data_fifo_req_96_used_xpm_fifo_base_HD1368 |         84 |         28 |      56 |    0 |    213 |      0 |      0 |    0 |          0 |
|                   (xpm_fifo_base_inst)                                                                                                                |                                                          axis_data_fifo_req_96_used_xpm_fifo_base_HD1368 |          3 |          3 |       0 |    0 |      7 |      0 |      0 |    0 |          0 |
|                   gen_sdpram.xpm_memory_base_inst                                                                                                     |                                                        axis_data_fifo_req_96_used_xpm_memory_base_HD1370 |         56 |          0 |      56 |    0 |    180 |      0 |      0 |    0 |          0 |
|                   rdp_inst                                                                                                                            |                                       axis_data_fifo_req_96_used_xpm_counter_updn__parameterized0_HD1371 |         10 |         10 |       0 |    0 |      5 |      0 |      0 |    0 |          0 |
|                   rdpp1_inst                                                                                                                          |                                       axis_data_fifo_req_96_used_xpm_counter_updn__parameterized1_HD1372 |          4 |          4 |       0 |    0 |      5 |      0 |      0 |    0 |          0 |
|                   rst_d1_inst                                                                                                                         |                                                       axis_data_fifo_req_96_used_xpm_fifo_reg_bit_HD1373 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                   wrp_inst                                                                                                                            |                                     axis_data_fifo_req_96_used_xpm_counter_updn__parameterized0_0_HD1374 |          6 |          6 |       0 |    0 |      5 |      0 |      0 |    0 |          0 |
|                   wrpp1_inst                                                                                                                          |                                     axis_data_fifo_req_96_used_xpm_counter_updn__parameterized1_1_HD1375 |          3 |          3 |       0 |    0 |      5 |      0 |      0 |    0 |          0 |
|                   xpm_fifo_rst_inst                                                                                                                   |                                                           axis_data_fifo_req_96_used_xpm_fifo_rst_HD1376 |          2 |          2 |       0 |    0 |      5 |      0 |      0 |    0 |          0 |
|           inst_cmplt_rdma_0_ack                                                                                                                       |                                                                               queue_meta__parameterized7 |        123 |        123 |       0 |    0 |    250 |      0 |      0 |    0 |          0 |
|             inst_fifo                                                                                                                                 |                                                                                  fifo__parameterized4_41 |        123 |        123 |       0 |    0 |    250 |      0 |      0 |    0 |          0 |
|           inst_cmplt_rdma_1_ack                                                                                                                       |                                                                               queue_meta__parameterized9 |        121 |        121 |       0 |    0 |    250 |      0 |      0 |    0 |          0 |
|             inst_fifo                                                                                                                                 |                                                                                  fifo__parameterized4_40 |        121 |        121 |       0 |    0 |    250 |      0 |      0 |    0 |          0 |
|           inst_meta_card_done_rd                                                                                                                      |                                                                               queue_meta__parameterized1 |         27 |         27 |       0 |    0 |     58 |      0 |      0 |    0 |          0 |
|             inst_fifo                                                                                                                                 |                                                                                  fifo__parameterized6_39 |         27 |         27 |       0 |    0 |     58 |      0 |      0 |    0 |          0 |
|           inst_meta_cawr_done_wr                                                                                                                      |                                                                               queue_meta__parameterized4 |         26 |         26 |       0 |    0 |     58 |      0 |      0 |    0 |          0 |
|             inst_fifo                                                                                                                                 |                                                                                  fifo__parameterized6_38 |         26 |         26 |       0 |    0 |     58 |      0 |      0 |    0 |          0 |
|           inst_meta_host_done_rd                                                                                                                      |                                                                               queue_meta__parameterized0 |         28 |         28 |       0 |    0 |     58 |      0 |      0 |    0 |          0 |
|             inst_fifo                                                                                                                                 |                                                                                  fifo__parameterized6_37 |         28 |         28 |       0 |    0 |     58 |      0 |      0 |    0 |          0 |
|           inst_meta_host_done_wr                                                                                                                      |                                                                               queue_meta__parameterized3 |         29 |         29 |       0 |    0 |     58 |      0 |      0 |    0 |          0 |
|             inst_fifo                                                                                                                                 |                                                                                  fifo__parameterized6_36 |         29 |         29 |       0 |    0 |     58 |      0 |      0 |    0 |          0 |
|           inst_meta_rdma_0_ack                                                                                                                        |                                                                               queue_meta__parameterized6 |         79 |         79 |       0 |    0 |    250 |      0 |      0 |    0 |          0 |
|             inst_fifo                                                                                                                                 |                                                                                  fifo__parameterized4_35 |         79 |         79 |       0 |    0 |    250 |      0 |      0 |    0 |          0 |
|           inst_meta_rdma_1_ack                                                                                                                        |                                                                               queue_meta__parameterized8 |         79 |         79 |       0 |    0 |    250 |      0 |      0 |    0 |          0 |
|             inst_fifo                                                                                                                                 |                                                                                  fifo__parameterized4_34 |         79 |         79 |       0 |    0 |    250 |      0 |      0 |    0 |          0 |
|           inst_meta_sync_done_rd                                                                                                                      |                                                                               queue_meta__parameterized2 |         36 |         36 |       0 |    0 |     58 |      0 |      0 |    0 |          0 |
|             inst_fifo                                                                                                                                 |                                                                                  fifo__parameterized6_33 |         36 |         36 |       0 |    0 |     58 |      0 |      0 |    0 |          0 |
|           inst_meta_sync_done_wr                                                                                                                      |                                                                               queue_meta__parameterized5 |         34 |         34 |       0 |    0 |     58 |      0 |      0 |    0 |          0 |
|             inst_fifo                                                                                                                                 |                                                                                  fifo__parameterized6_32 |         34 |         34 |       0 |    0 |     58 |      0 |      0 |    0 |          0 |
|           inst_parser_0                                                                                                                               |                                                                                          rdma_req_parser |        571 |        443 |     128 |    0 |    838 |      0 |      0 |    0 |          0 |
|             (inst_parser_0)                                                                                                                           |                                                                                          rdma_req_parser |        414 |        414 |       0 |    0 |    373 |      0 |      0 |    0 |          0 |
|             inst_cmd_queue_out                                                                                                                        |                                                                      axis_data_fifo_cnfg_rdma_256_HD1407 |        158 |         30 |     128 |    0 |    465 |      0 |      0 |    0 |          0 |
|               inst                                                                                                                                    |                                            axis_data_fifo_cnfg_rdma_256_axis_data_fifo_v2_0_8_top_HD1408 |        158 |         30 |     128 |    0 |    465 |      0 |      0 |    0 |          0 |
|                 (inst)                                                                                                                                |                                            axis_data_fifo_cnfg_rdma_256_axis_data_fifo_v2_0_8_top_HD1408 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                 gen_fifo.xpm_fifo_axis_inst                                                                                                           |                                                        axis_data_fifo_cnfg_rdma_256_xpm_fifo_axis_HD1409 |        158 |         30 |     128 |    0 |    465 |      0 |      0 |    0 |          0 |
|                   (gen_fifo.xpm_fifo_axis_inst)                                                                                                       |                                                        axis_data_fifo_cnfg_rdma_256_xpm_fifo_axis_HD1409 |          2 |          2 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                   gaxis_rst_sync.xpm_cdc_sync_rst_inst                                                                                                |                                                     axis_data_fifo_cnfg_rdma_256_xpm_cdc_sync_rst_HD1410 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                   xpm_fifo_base_inst                                                                                                                  |                                                        axis_data_fifo_cnfg_rdma_256_xpm_fifo_base_HD1411 |        156 |         28 |     128 |    0 |    461 |      0 |      0 |    0 |          0 |
|                     (xpm_fifo_base_inst)                                                                                                              |                                                        axis_data_fifo_cnfg_rdma_256_xpm_fifo_base_HD1411 |          3 |          3 |       0 |    0 |      7 |      0 |      0 |    0 |          0 |
|                     gen_sdpram.xpm_memory_base_inst                                                                                                   |                                                      axis_data_fifo_cnfg_rdma_256_xpm_memory_base_HD1413 |        128 |          0 |     128 |    0 |    428 |      0 |      0 |    0 |          0 |
|                     rdp_inst                                                                                                                          |                                     axis_data_fifo_cnfg_rdma_256_xpm_counter_updn__parameterized0_HD1414 |         10 |         10 |       0 |    0 |      5 |      0 |      0 |    0 |          0 |
|                     rdpp1_inst                                                                                                                        |                                     axis_data_fifo_cnfg_rdma_256_xpm_counter_updn__parameterized1_HD1415 |          4 |          4 |       0 |    0 |      5 |      0 |      0 |    0 |          0 |
|                     rst_d1_inst                                                                                                                       |                                                     axis_data_fifo_cnfg_rdma_256_xpm_fifo_reg_bit_HD1416 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                     wrp_inst                                                                                                                          |                                   axis_data_fifo_cnfg_rdma_256_xpm_counter_updn__parameterized0_0_HD1417 |          6 |          6 |       0 |    0 |      5 |      0 |      0 |    0 |          0 |
|                     wrpp1_inst                                                                                                                        |                                   axis_data_fifo_cnfg_rdma_256_xpm_counter_updn__parameterized1_1_HD1418 |          3 |          3 |       0 |    0 |      5 |      0 |      0 |    0 |          0 |
|                     xpm_fifo_rst_inst                                                                                                                 |                                                         axis_data_fifo_cnfg_rdma_256_xpm_fifo_rst_HD1419 |          2 |          2 |       0 |    0 |      5 |      0 |      0 |    0 |          0 |
|           inst_parser_1                                                                                                                               |                                                                          rdma_req_parser__parameterized0 |        575 |        447 |     128 |    0 |    840 |      0 |      0 |    0 |          0 |
|             (inst_parser_1)                                                                                                                           |                                                                          rdma_req_parser__parameterized0 |        417 |        417 |       0 |    0 |    375 |      0 |      0 |    0 |          0 |
|             inst_cmd_queue_out                                                                                                                        |                                                                      axis_data_fifo_cnfg_rdma_256_HD1420 |        158 |         30 |     128 |    0 |    465 |      0 |      0 |    0 |          0 |
|               inst                                                                                                                                    |                                            axis_data_fifo_cnfg_rdma_256_axis_data_fifo_v2_0_8_top_HD1421 |        158 |         30 |     128 |    0 |    465 |      0 |      0 |    0 |          0 |
|                 (inst)                                                                                                                                |                                            axis_data_fifo_cnfg_rdma_256_axis_data_fifo_v2_0_8_top_HD1421 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                 gen_fifo.xpm_fifo_axis_inst                                                                                                           |                                                        axis_data_fifo_cnfg_rdma_256_xpm_fifo_axis_HD1422 |        158 |         30 |     128 |    0 |    465 |      0 |      0 |    0 |          0 |
|                   (gen_fifo.xpm_fifo_axis_inst)                                                                                                       |                                                        axis_data_fifo_cnfg_rdma_256_xpm_fifo_axis_HD1422 |          2 |          2 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                   gaxis_rst_sync.xpm_cdc_sync_rst_inst                                                                                                |                                                     axis_data_fifo_cnfg_rdma_256_xpm_cdc_sync_rst_HD1423 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                   xpm_fifo_base_inst                                                                                                                  |                                                        axis_data_fifo_cnfg_rdma_256_xpm_fifo_base_HD1424 |        156 |         28 |     128 |    0 |    461 |      0 |      0 |    0 |          0 |
|                     (xpm_fifo_base_inst)                                                                                                              |                                                        axis_data_fifo_cnfg_rdma_256_xpm_fifo_base_HD1424 |          3 |          3 |       0 |    0 |      7 |      0 |      0 |    0 |          0 |
|                     gen_sdpram.xpm_memory_base_inst                                                                                                   |                                                      axis_data_fifo_cnfg_rdma_256_xpm_memory_base_HD1426 |        128 |          0 |     128 |    0 |    428 |      0 |      0 |    0 |          0 |
|                     rdp_inst                                                                                                                          |                                     axis_data_fifo_cnfg_rdma_256_xpm_counter_updn__parameterized0_HD1427 |         10 |         10 |       0 |    0 |      5 |      0 |      0 |    0 |          0 |
|                     rdpp1_inst                                                                                                                        |                                     axis_data_fifo_cnfg_rdma_256_xpm_counter_updn__parameterized1_HD1428 |          4 |          4 |       0 |    0 |      5 |      0 |      0 |    0 |          0 |
|                     rst_d1_inst                                                                                                                       |                                                     axis_data_fifo_cnfg_rdma_256_xpm_fifo_reg_bit_HD1429 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                     wrp_inst                                                                                                                          |                                   axis_data_fifo_cnfg_rdma_256_xpm_counter_updn__parameterized0_0_HD1430 |          6 |          6 |       0 |    0 |      5 |      0 |      0 |    0 |          0 |
|                     wrpp1_inst                                                                                                                        |                                   axis_data_fifo_cnfg_rdma_256_xpm_counter_updn__parameterized1_1_HD1431 |          3 |          3 |       0 |    0 |      5 |      0 |      0 |    0 |          0 |
|                     xpm_fifo_rst_inst                                                                                                                 |                                                         axis_data_fifo_cnfg_rdma_256_xpm_fifo_rst_HD1432 |          2 |          2 |       0 |    0 |      5 |      0 |      0 |    0 |          0 |
|           inst_rd_interconnect_user                                                                                                                   |                                                                       axis_interconnect_cnfg_req_arbiter |        158 |        158 |       0 |    0 |    202 |      0 |      0 |    0 |          0 |
|             inst                                                                                                                                      |                 axis_interconnect_cnfg_req_arbiter_axis_interconnect_v1_1_20_axis_interconnect_16x16_top |        158 |        158 |       0 |    0 |    202 |      0 |      0 |    0 |          0 |
|               axis_interconnect_0                                                                                                                     |                           axis_interconnect_cnfg_req_arbiter_axis_interconnect_v1_1_20_axis_interconnect |        158 |        158 |       0 |    0 |    202 |      0 |      0 |    0 |          0 |
|                 gen_switch.axis_switch_0                                                                                                              |                                 axis_interconnect_cnfg_req_arbiter_axis_interconnect_v1_1_20_axis_switch |         60 |         60 |       0 |    0 |     13 |      0 |      0 |    0 |          0 |
|                   gen_arbiter.gen_int_arbiter.axis_interconnect_v1_1_20_axis_switch_arbiter                                                           |                         axis_interconnect_cnfg_req_arbiter_axis_interconnect_v1_1_20_axis_switch_arbiter |         58 |         58 |       0 |    0 |      9 |      0 |      0 |    0 |          0 |
|                     (gen_arbiter.gen_int_arbiter.axis_interconnect_v1_1_20_axis_switch_arbiter)                                                       |                         axis_interconnect_cnfg_req_arbiter_axis_interconnect_v1_1_20_axis_switch_arbiter |          1 |          1 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                     gen_mi_arb[0].gen_rr.arb_rr_0                                                                                                     |                                      axis_interconnect_cnfg_req_arbiter_axis_interconnect_v1_1_20_arb_rr |         57 |         57 |       0 |    0 |      8 |      0 |      0 |    0 |          0 |
|                   gen_decoder[0].axisc_decoder_0                                                                                                      |                               axis_interconnect_cnfg_req_arbiter_axis_interconnect_v1_1_20_axisc_decoder |          1 |          1 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                   gen_decoder[1].axisc_decoder_0                                                                                                      |                             axis_interconnect_cnfg_req_arbiter_axis_interconnect_v1_1_20_axisc_decoder_0 |          2 |          2 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                   gen_transfer_mux[0].axisc_transfer_mux_0                                                                                            |                          axis_interconnect_cnfg_req_arbiter_axis_interconnect_v1_1_20_axisc_transfer_mux |          1 |          1 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|                     axisc_arb_responder                                                                                                               |                         axis_interconnect_cnfg_req_arbiter_axis_interconnect_v1_1_20_axisc_arb_responder |          1 |          1 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|                 inst_mi_datapath[0].dynamic_datapath_mi                                                                                               |            axis_interconnect_cnfg_req_arbiter_axis_interconnect_v1_1_20_dynamic_datapath__parameterized6 |         98 |         98 |       0 |    0 |    189 |      0 |      0 |    0 |          0 |
|                   gen_register_slice.axis_register_slice_0                                                                                            |                         axis_interconnect_cnfg_req_arbiter_axis_interconnect_v1_1_20_axis_register_slice |         98 |         98 |       0 |    0 |    189 |      0 |      0 |    0 |          0 |
|                     (gen_register_slice.axis_register_slice_0)                                                                                        |                         axis_interconnect_cnfg_req_arbiter_axis_interconnect_v1_1_20_axis_register_slice |          1 |          1 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                     axisc_register_slice_0                                                                                                            |        axis_interconnect_cnfg_req_arbiter_axis_interconnect_v1_1_20_axisc_register_slice__parameterized0 |         97 |         97 |       0 |    0 |    188 |      0 |      0 |    0 |          0 |
|           inst_rd_stat                                                                                                                                |                                                                                                ram_tp_nc |         44 |         44 |       0 |    0 |      0 |      1 |      0 |    0 |          0 |
|           inst_rdma_0_ack                                                                                                                             |                                                                                             ram_tp_nc_29 |         33 |         33 |       0 |    0 |      0 |      1 |      0 |    0 |          0 |
|           inst_rdma_1_ack                                                                                                                             |                                                                                             ram_tp_nc_30 |         33 |         33 |       0 |    0 |      0 |      1 |      0 |    0 |          0 |
|           inst_wr_interconnect                                                                                                                        |                                                                axis_interconnect_cnfg_req_arbiter_HD1378 |        158 |        158 |       0 |    0 |    202 |      0 |      0 |    0 |          0 |
|             inst                                                                                                                                      |          axis_interconnect_cnfg_req_arbiter_axis_interconnect_v1_1_20_axis_interconnect_16x16_top_HD1379 |        158 |        158 |       0 |    0 |    202 |      0 |      0 |    0 |          0 |
|               axis_interconnect_0                                                                                                                     |                    axis_interconnect_cnfg_req_arbiter_axis_interconnect_v1_1_20_axis_interconnect_HD1380 |        158 |        158 |       0 |    0 |    202 |      0 |      0 |    0 |          0 |
|                 gen_switch.axis_switch_0                                                                                                              |                          axis_interconnect_cnfg_req_arbiter_axis_interconnect_v1_1_20_axis_switch_HD1381 |         60 |         60 |       0 |    0 |     13 |      0 |      0 |    0 |          0 |
|                   gen_arbiter.gen_int_arbiter.axis_interconnect_v1_1_20_axis_switch_arbiter                                                           |                  axis_interconnect_cnfg_req_arbiter_axis_interconnect_v1_1_20_axis_switch_arbiter_HD1382 |         58 |         58 |       0 |    0 |      9 |      0 |      0 |    0 |          0 |
|                     (gen_arbiter.gen_int_arbiter.axis_interconnect_v1_1_20_axis_switch_arbiter)                                                       |                  axis_interconnect_cnfg_req_arbiter_axis_interconnect_v1_1_20_axis_switch_arbiter_HD1382 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                     gen_mi_arb[0].gen_rr.arb_rr_0                                                                                                     |                               axis_interconnect_cnfg_req_arbiter_axis_interconnect_v1_1_20_arb_rr_HD1383 |         57 |         57 |       0 |    0 |      8 |      0 |      0 |    0 |          0 |
|                   gen_decoder[0].axisc_decoder_0                                                                                                      |                        axis_interconnect_cnfg_req_arbiter_axis_interconnect_v1_1_20_axisc_decoder_HD1384 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                   gen_decoder[1].axisc_decoder_0                                                                                                      |                      axis_interconnect_cnfg_req_arbiter_axis_interconnect_v1_1_20_axisc_decoder_0_HD1385 |          2 |          2 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                   gen_transfer_mux[0].axisc_transfer_mux_0                                                                                            |                   axis_interconnect_cnfg_req_arbiter_axis_interconnect_v1_1_20_axisc_transfer_mux_HD1386 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|                     axisc_arb_responder                                                                                                               |                  axis_interconnect_cnfg_req_arbiter_axis_interconnect_v1_1_20_axisc_arb_responder_HD1387 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|                 inst_mi_datapath[0].dynamic_datapath_mi                                                                                               |     axis_interconnect_cnfg_req_arbiter_axis_interconnect_v1_1_20_dynamic_datapath__parameterized6_HD1388 |         98 |         98 |       0 |    0 |    189 |      0 |      0 |    0 |          0 |
|                   gen_register_slice.axis_register_slice_0                                                                                            |                  axis_interconnect_cnfg_req_arbiter_axis_interconnect_v1_1_20_axis_register_slice_HD1389 |         98 |         98 |       0 |    0 |    189 |      0 |      0 |    0 |          0 |
|                     (gen_register_slice.axis_register_slice_0)                                                                                        |                  axis_interconnect_cnfg_req_arbiter_axis_interconnect_v1_1_20_axis_register_slice_HD1389 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                     axisc_register_slice_0                                                                                                            | axis_interconnect_cnfg_req_arbiter_axis_interconnect_v1_1_20_axisc_register_slice__parameterized0_HD1390 |         97 |         97 |       0 |    0 |    188 |      0 |      0 |    0 |          0 |
|           inst_wr_stat                                                                                                                                |                                                                                             ram_tp_nc_31 |         33 |         33 |       0 |    0 |      0 |      1 |      0 |    0 |          0 |
|         inst_fsm_rd                                                                                                                                   |                                                                                               tlb_fsm_rd |        423 |        423 |       0 |    0 |    369 |      0 |      0 |    0 |          0 |
|         inst_fsm_wr                                                                                                                                   |                                                                                               tlb_fsm_wr |        451 |        451 |       0 |    0 |    369 |      0 |      0 |    0 |          0 |
|         inst_idma_arb                                                                                                                                 |                                                                                             tlb_idma_arb |         26 |         26 |       0 |    0 |     26 |      0 |      0 |    0 |          0 |
|           inst_seq_que_idma                                                                                                                           |                                                                                    queue__parameterized1 |         26 |         26 |       0 |    0 |     26 |      0 |      0 |    0 |          0 |
|             inst_fifo                                                                                                                                 |                                                                                     fifo__parameterized8 |         26 |         26 |       0 |    0 |     26 |      0 |      0 |    0 |          0 |
|         inst_lTlb                                                                                                                                     |                                                                                           tlb_controller |        187 |         99 |      88 |    0 |    251 |      4 |      0 |    0 |          0 |
|           (inst_lTlb)                                                                                                                                 |                                                                                           tlb_controller |          3 |          3 |       0 |    0 |     66 |      0 |      0 |    0 |          0 |
|           genblk1[0].inst_pt_host                                                                                                                     |                                                                                                 ram_tp_c |         20 |         20 |       0 |    0 |      0 |      2 |      0 |    0 |          0 |
|           genblk1[1].inst_pt_host                                                                                                                     |                                                                                              ram_tp_c_28 |         36 |         36 |       0 |    0 |      0 |      2 |      0 |    0 |          0 |
|           inst_data_q                                                                                                                                 |                                                                                   axis_data_fifo_128_tlb |        128 |         40 |      88 |    0 |    185 |      0 |      0 |    0 |          0 |
|             inst                                                                                                                                      |                                                         axis_data_fifo_128_tlb_axis_data_fifo_v2_0_8_top |        128 |         40 |      88 |    0 |    185 |      0 |      0 |    0 |          0 |
|               gen_fifo.xpm_fifo_axis_inst                                                                                                             |                                                                     axis_data_fifo_128_tlb_xpm_fifo_axis |        128 |         40 |      88 |    0 |    185 |      0 |      0 |    0 |          0 |
|                 (gen_fifo.xpm_fifo_axis_inst)                                                                                                         |                                                                     axis_data_fifo_128_tlb_xpm_fifo_axis |          2 |          2 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                 gaxis_rst_sync.xpm_cdc_sync_rst_inst                                                                                                  |                                                                  axis_data_fifo_128_tlb_xpm_cdc_sync_rst |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                 xpm_fifo_base_inst                                                                                                                    |                                                                     axis_data_fifo_128_tlb_xpm_fifo_base |        126 |         38 |      88 |    0 |    181 |      0 |      0 |    0 |          0 |
|                   (xpm_fifo_base_inst)                                                                                                                |                                                                     axis_data_fifo_128_tlb_xpm_fifo_base |          3 |          3 |       0 |    0 |      7 |      0 |      0 |    0 |          0 |
|                   gen_sdpram.xpm_memory_base_inst                                                                                                     |                                                                   axis_data_fifo_128_tlb_xpm_memory_base |         88 |          0 |      88 |    0 |    144 |      0 |      0 |    0 |          0 |
|                   rdp_inst                                                                                                                            |                                                  axis_data_fifo_128_tlb_xpm_counter_updn__parameterized0 |         14 |         14 |       0 |    0 |      6 |      0 |      0 |    0 |          0 |
|                   rdpp1_inst                                                                                                                          |                                                  axis_data_fifo_128_tlb_xpm_counter_updn__parameterized1 |          6 |          6 |       0 |    0 |      6 |      0 |      0 |    0 |          0 |
|                   rst_d1_inst                                                                                                                         |                                                                  axis_data_fifo_128_tlb_xpm_fifo_reg_bit |          1 |          1 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                   wrp_inst                                                                                                                            |                                                axis_data_fifo_128_tlb_xpm_counter_updn__parameterized0_0 |          8 |          8 |       0 |    0 |      6 |      0 |      0 |    0 |          0 |
|                   wrpp1_inst                                                                                                                          |                                                axis_data_fifo_128_tlb_xpm_counter_updn__parameterized1_1 |          5 |          5 |       0 |    0 |      6 |      0 |      0 |    0 |          0 |
|                   xpm_fifo_rst_inst                                                                                                                   |                                                                      axis_data_fifo_128_tlb_xpm_fifo_rst |          2 |          2 |       0 |    0 |      5 |      0 |      0 |    0 |          0 |
|         inst_lTlb_slv_0                                                                                                                               |                                                                                           tlb_slave_axil |         35 |         35 |       0 |    0 |    201 |      0 |      0 |    0 |          0 |
|         inst_q_fsm_idma                                                                                                                               |                                                                                        dma_isr_req_queue |        111 |         31 |      80 |    0 |    274 |      0 |      0 |    0 |          0 |
|           (inst_q_fsm_idma)                                                                                                                           |                                                                                        dma_isr_req_queue |          1 |          1 |       0 |    0 |      7 |      0 |      0 |    0 |          0 |
|           inst_req                                                                                                                                    |                                                                                   axis_data_fifo_req_128 |        110 |         30 |      80 |    0 |    267 |      0 |      0 |    0 |          0 |
|             inst                                                                                                                                      |                                                         axis_data_fifo_req_128_axis_data_fifo_v2_0_8_top |        110 |         30 |      80 |    0 |    267 |      0 |      0 |    0 |          0 |
|               (inst)                                                                                                                                  |                                                         axis_data_fifo_req_128_axis_data_fifo_v2_0_8_top |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|               gen_fifo.xpm_fifo_axis_inst                                                                                                             |                                                                     axis_data_fifo_req_128_xpm_fifo_axis |        110 |         30 |      80 |    0 |    267 |      0 |      0 |    0 |          0 |
|                 (gen_fifo.xpm_fifo_axis_inst)                                                                                                         |                                                                     axis_data_fifo_req_128_xpm_fifo_axis |          2 |          2 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                 gaxis_rst_sync.xpm_cdc_sync_rst_inst                                                                                                  |                                                                  axis_data_fifo_req_128_xpm_cdc_sync_rst |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                 xpm_fifo_base_inst                                                                                                                    |                                                                     axis_data_fifo_req_128_xpm_fifo_base |        108 |         28 |      80 |    0 |    263 |      0 |      0 |    0 |          0 |
|                   (xpm_fifo_base_inst)                                                                                                                |                                                                     axis_data_fifo_req_128_xpm_fifo_base |          3 |          3 |       0 |    0 |      7 |      0 |      0 |    0 |          0 |
|                   gen_sdpram.xpm_memory_base_inst                                                                                                     |                                                                   axis_data_fifo_req_128_xpm_memory_base |         80 |          0 |      80 |    0 |    230 |      0 |      0 |    0 |          0 |
|                   rdp_inst                                                                                                                            |                                                  axis_data_fifo_req_128_xpm_counter_updn__parameterized0 |         10 |         10 |       0 |    0 |      5 |      0 |      0 |    0 |          0 |
|                   rdpp1_inst                                                                                                                          |                                                  axis_data_fifo_req_128_xpm_counter_updn__parameterized1 |          4 |          4 |       0 |    0 |      5 |      0 |      0 |    0 |          0 |
|                   rst_d1_inst                                                                                                                         |                                                                  axis_data_fifo_req_128_xpm_fifo_reg_bit |          1 |          1 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                   wrp_inst                                                                                                                            |                                                axis_data_fifo_req_128_xpm_counter_updn__parameterized0_0 |          6 |          6 |       0 |    0 |      5 |      0 |      0 |    0 |          0 |
|                   wrpp1_inst                                                                                                                          |                                                axis_data_fifo_req_128_xpm_counter_updn__parameterized1_1 |          3 |          3 |       0 |    0 |      5 |      0 |      0 |    0 |          0 |
|                   xpm_fifo_rst_inst                                                                                                                   |                                                                      axis_data_fifo_req_128_xpm_fifo_rst |          2 |          2 |       0 |    0 |      5 |      0 |      0 |    0 |          0 |
|         inst_q_fsm_sdma                                                                                                                               |                                                                        dma_isr_req_queue__parameterized0 |        111 |         31 |      80 |    0 |    274 |      0 |      0 |    0 |          0 |
|           (inst_q_fsm_sdma)                                                                                                                           |                                                                        dma_isr_req_queue__parameterized0 |          1 |          1 |       0 |    0 |      7 |      0 |      0 |    0 |          0 |
|           inst_req                                                                                                                                    |                                                                            axis_data_fifo_req_128_HD1447 |        110 |         30 |      80 |    0 |    267 |      0 |      0 |    0 |          0 |
|             inst                                                                                                                                      |                                                  axis_data_fifo_req_128_axis_data_fifo_v2_0_8_top_HD1448 |        110 |         30 |      80 |    0 |    267 |      0 |      0 |    0 |          0 |
|               (inst)                                                                                                                                  |                                                  axis_data_fifo_req_128_axis_data_fifo_v2_0_8_top_HD1448 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|               gen_fifo.xpm_fifo_axis_inst                                                                                                             |                                                              axis_data_fifo_req_128_xpm_fifo_axis_HD1449 |        110 |         30 |      80 |    0 |    267 |      0 |      0 |    0 |          0 |
|                 (gen_fifo.xpm_fifo_axis_inst)                                                                                                         |                                                              axis_data_fifo_req_128_xpm_fifo_axis_HD1449 |          2 |          2 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                 gaxis_rst_sync.xpm_cdc_sync_rst_inst                                                                                                  |                                                           axis_data_fifo_req_128_xpm_cdc_sync_rst_HD1450 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                 xpm_fifo_base_inst                                                                                                                    |                                                              axis_data_fifo_req_128_xpm_fifo_base_HD1451 |        108 |         28 |      80 |    0 |    263 |      0 |      0 |    0 |          0 |
|                   (xpm_fifo_base_inst)                                                                                                                |                                                              axis_data_fifo_req_128_xpm_fifo_base_HD1451 |          3 |          3 |       0 |    0 |      7 |      0 |      0 |    0 |          0 |
|                   gen_sdpram.xpm_memory_base_inst                                                                                                     |                                                            axis_data_fifo_req_128_xpm_memory_base_HD1452 |         80 |          0 |      80 |    0 |    230 |      0 |      0 |    0 |          0 |
|                   rdp_inst                                                                                                                            |                                           axis_data_fifo_req_128_xpm_counter_updn__parameterized0_HD1453 |         10 |         10 |       0 |    0 |      5 |      0 |      0 |    0 |          0 |
|                   rdpp1_inst                                                                                                                          |                                           axis_data_fifo_req_128_xpm_counter_updn__parameterized1_HD1454 |          4 |          4 |       0 |    0 |      5 |      0 |      0 |    0 |          0 |
|                   rst_d1_inst                                                                                                                         |                                                           axis_data_fifo_req_128_xpm_fifo_reg_bit_HD1455 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                   wrp_inst                                                                                                                            |                                         axis_data_fifo_req_128_xpm_counter_updn__parameterized0_0_HD1456 |          6 |          6 |       0 |    0 |      5 |      0 |      0 |    0 |          0 |
|                   wrpp1_inst                                                                                                                          |                                         axis_data_fifo_req_128_xpm_counter_updn__parameterized1_1_HD1457 |          3 |          3 |       0 |    0 |      5 |      0 |      0 |    0 |          0 |
|                   xpm_fifo_rst_inst                                                                                                                   |                                                               axis_data_fifo_req_128_xpm_fifo_rst_HD1458 |          2 |          2 |       0 |    0 |      5 |      0 |      0 |    0 |          0 |
|         inst_rd_cred_hdma                                                                                                                             |                                                                           tlb_credits_rd__parameterized0 |        152 |        152 |       0 |    0 |    224 |      0 |      0 |    0 |          0 |
|           (inst_rd_cred_hdma)                                                                                                                         |                                                                           tlb_credits_rd__parameterized0 |         56 |         56 |       0 |    0 |     38 |      0 |      0 |    0 |          0 |
|           inst_dque                                                                                                                                   |                                                                             queue_stream__parameterized2 |         98 |         98 |       0 |    0 |    186 |      0 |      0 |    0 |          0 |
|             inst_fifo                                                                                                                                 |                                                                                     fifo__parameterized5 |         98 |         98 |       0 |    0 |    186 |      0 |      0 |    0 |          0 |
|         inst_rd_parser                                                                                                                                |                                                                                               tlb_parser |        107 |        107 |       0 |    0 |    155 |      0 |      0 |    0 |          0 |
|         inst_rd_q_cred_hdma                                                                                                                           |                                                                            dma_req_queue__parameterized5 |         78 |         30 |      48 |    0 |    208 |      0 |      0 |    0 |          0 |
|           (inst_rd_q_cred_hdma)                                                                                                                       |                                                                            dma_req_queue__parameterized5 |          1 |          1 |       0 |    0 |      7 |      0 |      0 |    0 |          0 |
|           inst_req                                                                                                                                    |                                                                             axis_data_fifo_req_96_HD1297 |         77 |         29 |      48 |    0 |    201 |      0 |      0 |    0 |          0 |
|             inst                                                                                                                                      |                                                   axis_data_fifo_req_96_axis_data_fifo_v2_0_8_top_HD1298 |         77 |         29 |      48 |    0 |    201 |      0 |      0 |    0 |          0 |
|               (inst)                                                                                                                                  |                                                   axis_data_fifo_req_96_axis_data_fifo_v2_0_8_top_HD1298 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|               gen_fifo.xpm_fifo_axis_inst                                                                                                             |                                                               axis_data_fifo_req_96_xpm_fifo_axis_HD1299 |         77 |         29 |      48 |    0 |    201 |      0 |      0 |    0 |          0 |
|                 (gen_fifo.xpm_fifo_axis_inst)                                                                                                         |                                                               axis_data_fifo_req_96_xpm_fifo_axis_HD1299 |          2 |          2 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                 gaxis_rst_sync.xpm_cdc_sync_rst_inst                                                                                                  |                                                            axis_data_fifo_req_96_xpm_cdc_sync_rst_HD1300 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                 xpm_fifo_base_inst                                                                                                                    |                                                               axis_data_fifo_req_96_xpm_fifo_base_HD1301 |         75 |         27 |      48 |    0 |    197 |      0 |      0 |    0 |          0 |
|                   (xpm_fifo_base_inst)                                                                                                                |                                                               axis_data_fifo_req_96_xpm_fifo_base_HD1301 |          3 |          3 |       0 |    0 |      7 |      0 |      0 |    0 |          0 |
|                   gen_sdpram.xpm_memory_base_inst                                                                                                     |                                                             axis_data_fifo_req_96_xpm_memory_base_HD1302 |         48 |          0 |      48 |    0 |    164 |      0 |      0 |    0 |          0 |
|                   rdp_inst                                                                                                                            |                                            axis_data_fifo_req_96_xpm_counter_updn__parameterized0_HD1303 |         10 |         10 |       0 |    0 |      5 |      0 |      0 |    0 |          0 |
|                   rdpp1_inst                                                                                                                          |                                            axis_data_fifo_req_96_xpm_counter_updn__parameterized1_HD1304 |          4 |          4 |       0 |    0 |      5 |      0 |      0 |    0 |          0 |
|                   rst_d1_inst                                                                                                                         |                                                            axis_data_fifo_req_96_xpm_fifo_reg_bit_HD1305 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                   wrp_inst                                                                                                                            |                                          axis_data_fifo_req_96_xpm_counter_updn__parameterized0_0_HD1306 |          6 |          6 |       0 |    0 |      5 |      0 |      0 |    0 |          0 |
|                   wrpp1_inst                                                                                                                          |                                          axis_data_fifo_req_96_xpm_counter_updn__parameterized1_1_HD1307 |          3 |          3 |       0 |    0 |      5 |      0 |      0 |    0 |          0 |
|                   xpm_fifo_rst_inst                                                                                                                   |                                                                axis_data_fifo_req_96_xpm_fifo_rst_HD1308 |          2 |          2 |       0 |    0 |      5 |      0 |      0 |    0 |          0 |
|         inst_rd_q_fsm_hdma                                                                                                                            |                                                                            dma_req_queue__parameterized3 |         79 |         31 |      48 |    0 |    208 |      0 |      0 |    0 |          0 |
|           (inst_rd_q_fsm_hdma)                                                                                                                        |                                                                            dma_req_queue__parameterized3 |          0 |          0 |       0 |    0 |      7 |      0 |      0 |    0 |          0 |
|           inst_req                                                                                                                                    |                                                                             axis_data_fifo_req_96_HD1273 |         79 |         31 |      48 |    0 |    201 |      0 |      0 |    0 |          0 |
|             inst                                                                                                                                      |                                                   axis_data_fifo_req_96_axis_data_fifo_v2_0_8_top_HD1274 |         79 |         31 |      48 |    0 |    201 |      0 |      0 |    0 |          0 |
|               (inst)                                                                                                                                  |                                                   axis_data_fifo_req_96_axis_data_fifo_v2_0_8_top_HD1274 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|               gen_fifo.xpm_fifo_axis_inst                                                                                                             |                                                               axis_data_fifo_req_96_xpm_fifo_axis_HD1275 |         79 |         31 |      48 |    0 |    201 |      0 |      0 |    0 |          0 |
|                 (gen_fifo.xpm_fifo_axis_inst)                                                                                                         |                                                               axis_data_fifo_req_96_xpm_fifo_axis_HD1275 |          2 |          2 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                 gaxis_rst_sync.xpm_cdc_sync_rst_inst                                                                                                  |                                                            axis_data_fifo_req_96_xpm_cdc_sync_rst_HD1276 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                 xpm_fifo_base_inst                                                                                                                    |                                                               axis_data_fifo_req_96_xpm_fifo_base_HD1277 |         77 |         29 |      48 |    0 |    197 |      0 |      0 |    0 |          0 |
|                   (xpm_fifo_base_inst)                                                                                                                |                                                               axis_data_fifo_req_96_xpm_fifo_base_HD1277 |          4 |          4 |       0 |    0 |      7 |      0 |      0 |    0 |          0 |
|                   gen_sdpram.xpm_memory_base_inst                                                                                                     |                                                             axis_data_fifo_req_96_xpm_memory_base_HD1278 |         48 |          0 |      48 |    0 |    164 |      0 |      0 |    0 |          0 |
|                   rdp_inst                                                                                                                            |                                            axis_data_fifo_req_96_xpm_counter_updn__parameterized0_HD1279 |         10 |         10 |       0 |    0 |      5 |      0 |      0 |    0 |          0 |
|                   rdpp1_inst                                                                                                                          |                                            axis_data_fifo_req_96_xpm_counter_updn__parameterized1_HD1280 |          4 |          4 |       0 |    0 |      5 |      0 |      0 |    0 |          0 |
|                   rst_d1_inst                                                                                                                         |                                                            axis_data_fifo_req_96_xpm_fifo_reg_bit_HD1281 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                   wrp_inst                                                                                                                            |                                          axis_data_fifo_req_96_xpm_counter_updn__parameterized0_0_HD1282 |          6 |          6 |       0 |    0 |      5 |      0 |      0 |    0 |          0 |
|                   wrpp1_inst                                                                                                                          |                                          axis_data_fifo_req_96_xpm_counter_updn__parameterized1_1_HD1283 |          3 |          3 |       0 |    0 |      5 |      0 |      0 |    0 |          0 |
|                   xpm_fifo_rst_inst                                                                                                                   |                                                                axis_data_fifo_req_96_xpm_fifo_rst_HD1284 |          2 |          2 |       0 |    0 |      5 |      0 |      0 |    0 |          0 |
|         inst_rd_q_parser                                                                                                                              |                                                                               meta_queue__parameterized3 |         93 |         37 |      56 |    0 |    217 |      0 |      0 |    0 |          0 |
|           (inst_rd_q_parser)                                                                                                                          |                                                                               meta_queue__parameterized3 |          7 |          7 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|           inst_meta                                                                                                                                   |                                                                            axis_data_fifo_meta_96_HD1500 |         86 |         30 |      56 |    0 |    217 |      0 |      0 |    0 |          0 |
|             inst                                                                                                                                      |                                                  axis_data_fifo_meta_96_axis_data_fifo_v2_0_8_top_HD1501 |         86 |         30 |      56 |    0 |    217 |      0 |      0 |    0 |          0 |
|               (inst)                                                                                                                                  |                                                  axis_data_fifo_meta_96_axis_data_fifo_v2_0_8_top_HD1501 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|               gen_fifo.xpm_fifo_axis_inst                                                                                                             |                                                              axis_data_fifo_meta_96_xpm_fifo_axis_HD1502 |         86 |         30 |      56 |    0 |    217 |      0 |      0 |    0 |          0 |
|                 (gen_fifo.xpm_fifo_axis_inst)                                                                                                         |                                                              axis_data_fifo_meta_96_xpm_fifo_axis_HD1502 |          2 |          2 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                 gaxis_rst_sync.xpm_cdc_sync_rst_inst                                                                                                  |                                                           axis_data_fifo_meta_96_xpm_cdc_sync_rst_HD1503 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                 xpm_fifo_base_inst                                                                                                                    |                                                              axis_data_fifo_meta_96_xpm_fifo_base_HD1504 |         84 |         28 |      56 |    0 |    213 |      0 |      0 |    0 |          0 |
|                   (xpm_fifo_base_inst)                                                                                                                |                                                              axis_data_fifo_meta_96_xpm_fifo_base_HD1504 |          3 |          3 |       0 |    0 |      7 |      0 |      0 |    0 |          0 |
|                   gen_sdpram.xpm_memory_base_inst                                                                                                     |                                                            axis_data_fifo_meta_96_xpm_memory_base_HD1505 |         56 |          0 |      56 |    0 |    180 |      0 |      0 |    0 |          0 |
|                   rdp_inst                                                                                                                            |                                           axis_data_fifo_meta_96_xpm_counter_updn__parameterized0_HD1506 |         10 |         10 |       0 |    0 |      5 |      0 |      0 |    0 |          0 |
|                   rdpp1_inst                                                                                                                          |                                           axis_data_fifo_meta_96_xpm_counter_updn__parameterized1_HD1507 |          4 |          4 |       0 |    0 |      5 |      0 |      0 |    0 |          0 |
|                   rst_d1_inst                                                                                                                         |                                                           axis_data_fifo_meta_96_xpm_fifo_reg_bit_HD1508 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                   wrp_inst                                                                                                                            |                                         axis_data_fifo_meta_96_xpm_counter_updn__parameterized0_0_HD1509 |          6 |          6 |       0 |    0 |      5 |      0 |      0 |    0 |          0 |
|                   wrpp1_inst                                                                                                                          |                                         axis_data_fifo_meta_96_xpm_counter_updn__parameterized1_1_HD1510 |          3 |          3 |       0 |    0 |      5 |      0 |      0 |    0 |          0 |
|                   xpm_fifo_rst_inst                                                                                                                   |                                                               axis_data_fifo_meta_96_xpm_fifo_rst_HD1511 |          2 |          2 |       0 |    0 |      5 |      0 |      0 |    0 |          0 |
|         inst_sTlb                                                                                                                                     |                                                                           tlb_controller__parameterized0 |        330 |        202 |     128 |    0 |    331 |     12 |      0 |    0 |          0 |
|           (inst_sTlb)                                                                                                                                 |                                                                           tlb_controller__parameterized0 |          3 |          3 |       0 |    0 |     92 |      0 |      0 |    0 |          0 |
|           genblk1[0].inst_pt_host                                                                                                                     |                                                                                 ram_tp_c__parameterized0 |         26 |         26 |       0 |    0 |      0 |      3 |      0 |    0 |          0 |
|           genblk1[1].inst_pt_host                                                                                                                     |                                                                              ram_tp_c__parameterized0_25 |         26 |         26 |       0 |    0 |      0 |      3 |      0 |    0 |          0 |
|           genblk1[2].inst_pt_host                                                                                                                     |                                                                              ram_tp_c__parameterized0_26 |         25 |         25 |       0 |    0 |      0 |      3 |      0 |    0 |          0 |
|           genblk1[3].inst_pt_host                                                                                                                     |                                                                              ram_tp_c__parameterized0_27 |         82 |         82 |       0 |    0 |      0 |      3 |      0 |    0 |          0 |
|           inst_data_q                                                                                                                                 |                                                                            axis_data_fifo_128_tlb_HD1434 |        168 |         40 |     128 |    0 |    239 |      0 |      0 |    0 |          0 |
|             inst                                                                                                                                      |                                                  axis_data_fifo_128_tlb_axis_data_fifo_v2_0_8_top_HD1435 |        168 |         40 |     128 |    0 |    239 |      0 |      0 |    0 |          0 |
|               gen_fifo.xpm_fifo_axis_inst                                                                                                             |                                                              axis_data_fifo_128_tlb_xpm_fifo_axis_HD1436 |        168 |         40 |     128 |    0 |    239 |      0 |      0 |    0 |          0 |
|                 (gen_fifo.xpm_fifo_axis_inst)                                                                                                         |                                                              axis_data_fifo_128_tlb_xpm_fifo_axis_HD1436 |          2 |          2 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                 gaxis_rst_sync.xpm_cdc_sync_rst_inst                                                                                                  |                                                           axis_data_fifo_128_tlb_xpm_cdc_sync_rst_HD1437 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                 xpm_fifo_base_inst                                                                                                                    |                                                              axis_data_fifo_128_tlb_xpm_fifo_base_HD1438 |        166 |         38 |     128 |    0 |    235 |      0 |      0 |    0 |          0 |
|                   (xpm_fifo_base_inst)                                                                                                                |                                                              axis_data_fifo_128_tlb_xpm_fifo_base_HD1438 |          3 |          3 |       0 |    0 |      7 |      0 |      0 |    0 |          0 |
|                   gen_sdpram.xpm_memory_base_inst                                                                                                     |                                                            axis_data_fifo_128_tlb_xpm_memory_base_HD1439 |        128 |          0 |     128 |    0 |    198 |      0 |      0 |    0 |          0 |
|                   rdp_inst                                                                                                                            |                                           axis_data_fifo_128_tlb_xpm_counter_updn__parameterized0_HD1440 |         14 |         14 |       0 |    0 |      6 |      0 |      0 |    0 |          0 |
|                   rdpp1_inst                                                                                                                          |                                           axis_data_fifo_128_tlb_xpm_counter_updn__parameterized1_HD1441 |          6 |          6 |       0 |    0 |      6 |      0 |      0 |    0 |          0 |
|                   rst_d1_inst                                                                                                                         |                                                           axis_data_fifo_128_tlb_xpm_fifo_reg_bit_HD1442 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                   wrp_inst                                                                                                                            |                                         axis_data_fifo_128_tlb_xpm_counter_updn__parameterized0_0_HD1443 |          8 |          8 |       0 |    0 |      6 |      0 |      0 |    0 |          0 |
|                   wrpp1_inst                                                                                                                          |                                         axis_data_fifo_128_tlb_xpm_counter_updn__parameterized1_1_HD1444 |          5 |          5 |       0 |    0 |      6 |      0 |      0 |    0 |          0 |
|                   xpm_fifo_rst_inst                                                                                                                   |                                                               axis_data_fifo_128_tlb_xpm_fifo_rst_HD1445 |          2 |          2 |       0 |    0 |      5 |      0 |      0 |    0 |          0 |
|         inst_sTlb_slv_0                                                                                                                               |                                                                           tlb_slave_axil__parameterized0 |         35 |         35 |       0 |    0 |    201 |      0 |      0 |    0 |          0 |
|         inst_wr_cred_hdma                                                                                                                             |                                                                           tlb_credits_wr__parameterized0 |         12 |         12 |       0 |    0 |     30 |      0 |      0 |    0 |          0 |
|         inst_wr_parser                                                                                                                                |                                                                               tlb_parser__parameterized0 |        107 |        107 |       0 |    0 |    155 |      0 |      0 |    0 |          0 |
|         inst_wr_q_cred_hdma                                                                                                                           |                                                                            dma_req_queue__parameterized6 |         80 |         32 |      48 |    0 |    208 |      0 |      0 |    0 |          0 |
|           (inst_wr_q_cred_hdma)                                                                                                                       |                                                                            dma_req_queue__parameterized6 |          2 |          2 |       0 |    0 |      7 |      0 |      0 |    0 |          0 |
|           inst_req                                                                                                                                    |                                                                             axis_data_fifo_req_96_HD1309 |         78 |         30 |      48 |    0 |    201 |      0 |      0 |    0 |          0 |
|             inst                                                                                                                                      |                                                   axis_data_fifo_req_96_axis_data_fifo_v2_0_8_top_HD1310 |         78 |         30 |      48 |    0 |    201 |      0 |      0 |    0 |          0 |
|               (inst)                                                                                                                                  |                                                   axis_data_fifo_req_96_axis_data_fifo_v2_0_8_top_HD1310 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|               gen_fifo.xpm_fifo_axis_inst                                                                                                             |                                                               axis_data_fifo_req_96_xpm_fifo_axis_HD1311 |         78 |         30 |      48 |    0 |    201 |      0 |      0 |    0 |          0 |
|                 (gen_fifo.xpm_fifo_axis_inst)                                                                                                         |                                                               axis_data_fifo_req_96_xpm_fifo_axis_HD1311 |          2 |          2 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                 gaxis_rst_sync.xpm_cdc_sync_rst_inst                                                                                                  |                                                            axis_data_fifo_req_96_xpm_cdc_sync_rst_HD1312 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                 xpm_fifo_base_inst                                                                                                                    |                                                               axis_data_fifo_req_96_xpm_fifo_base_HD1313 |         76 |         28 |      48 |    0 |    197 |      0 |      0 |    0 |          0 |
|                   (xpm_fifo_base_inst)                                                                                                                |                                                               axis_data_fifo_req_96_xpm_fifo_base_HD1313 |          3 |          3 |       0 |    0 |      7 |      0 |      0 |    0 |          0 |
|                   gen_sdpram.xpm_memory_base_inst                                                                                                     |                                                             axis_data_fifo_req_96_xpm_memory_base_HD1314 |         48 |          0 |      48 |    0 |    164 |      0 |      0 |    0 |          0 |
|                   rdp_inst                                                                                                                            |                                            axis_data_fifo_req_96_xpm_counter_updn__parameterized0_HD1315 |         10 |         10 |       0 |    0 |      5 |      0 |      0 |    0 |          0 |
|                   rdpp1_inst                                                                                                                          |                                            axis_data_fifo_req_96_xpm_counter_updn__parameterized1_HD1316 |          4 |          4 |       0 |    0 |      5 |      0 |      0 |    0 |          0 |
|                   rst_d1_inst                                                                                                                         |                                                            axis_data_fifo_req_96_xpm_fifo_reg_bit_HD1317 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                   wrp_inst                                                                                                                            |                                          axis_data_fifo_req_96_xpm_counter_updn__parameterized0_0_HD1318 |          6 |          6 |       0 |    0 |      5 |      0 |      0 |    0 |          0 |
|                   wrpp1_inst                                                                                                                          |                                          axis_data_fifo_req_96_xpm_counter_updn__parameterized1_1_HD1319 |          3 |          3 |       0 |    0 |      5 |      0 |      0 |    0 |          0 |
|                   xpm_fifo_rst_inst                                                                                                                   |                                                                axis_data_fifo_req_96_xpm_fifo_rst_HD1320 |          2 |          2 |       0 |    0 |      5 |      0 |      0 |    0 |          0 |
|         inst_wr_q_fsm_hdma                                                                                                                            |                                                                            dma_req_queue__parameterized4 |        123 |         75 |      48 |    0 |    208 |      0 |      0 |    0 |          0 |
|           (inst_wr_q_fsm_hdma)                                                                                                                        |                                                                            dma_req_queue__parameterized4 |         45 |         45 |       0 |    0 |      7 |      0 |      0 |    0 |          0 |
|           inst_req                                                                                                                                    |                                                                             axis_data_fifo_req_96_HD1285 |         78 |         30 |      48 |    0 |    201 |      0 |      0 |    0 |          0 |
|             inst                                                                                                                                      |                                                   axis_data_fifo_req_96_axis_data_fifo_v2_0_8_top_HD1286 |         78 |         30 |      48 |    0 |    201 |      0 |      0 |    0 |          0 |
|               (inst)                                                                                                                                  |                                                   axis_data_fifo_req_96_axis_data_fifo_v2_0_8_top_HD1286 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|               gen_fifo.xpm_fifo_axis_inst                                                                                                             |                                                               axis_data_fifo_req_96_xpm_fifo_axis_HD1287 |         78 |         30 |      48 |    0 |    201 |      0 |      0 |    0 |          0 |
|                 (gen_fifo.xpm_fifo_axis_inst)                                                                                                         |                                                               axis_data_fifo_req_96_xpm_fifo_axis_HD1287 |          2 |          2 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                 gaxis_rst_sync.xpm_cdc_sync_rst_inst                                                                                                  |                                                            axis_data_fifo_req_96_xpm_cdc_sync_rst_HD1288 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                 xpm_fifo_base_inst                                                                                                                    |                                                               axis_data_fifo_req_96_xpm_fifo_base_HD1289 |         76 |         28 |      48 |    0 |    197 |      0 |      0 |    0 |          0 |
|                   (xpm_fifo_base_inst)                                                                                                                |                                                               axis_data_fifo_req_96_xpm_fifo_base_HD1289 |          3 |          3 |       0 |    0 |      7 |      0 |      0 |    0 |          0 |
|                   gen_sdpram.xpm_memory_base_inst                                                                                                     |                                                             axis_data_fifo_req_96_xpm_memory_base_HD1290 |         48 |          0 |      48 |    0 |    164 |      0 |      0 |    0 |          0 |
|                   rdp_inst                                                                                                                            |                                            axis_data_fifo_req_96_xpm_counter_updn__parameterized0_HD1291 |         10 |         10 |       0 |    0 |      5 |      0 |      0 |    0 |          0 |
|                   rdpp1_inst                                                                                                                          |                                            axis_data_fifo_req_96_xpm_counter_updn__parameterized1_HD1292 |          4 |          4 |       0 |    0 |      5 |      0 |      0 |    0 |          0 |
|                   rst_d1_inst                                                                                                                         |                                                            axis_data_fifo_req_96_xpm_fifo_reg_bit_HD1293 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                   wrp_inst                                                                                                                            |                                          axis_data_fifo_req_96_xpm_counter_updn__parameterized0_0_HD1294 |          6 |          6 |       0 |    0 |      5 |      0 |      0 |    0 |          0 |
|                   wrpp1_inst                                                                                                                          |                                          axis_data_fifo_req_96_xpm_counter_updn__parameterized1_1_HD1295 |          3 |          3 |       0 |    0 |      5 |      0 |      0 |    0 |          0 |
|                   xpm_fifo_rst_inst                                                                                                                   |                                                                axis_data_fifo_req_96_xpm_fifo_rst_HD1296 |          2 |          2 |       0 |    0 |      5 |      0 |      0 |    0 |          0 |
|         inst_wr_q_parser                                                                                                                              |                                                                               meta_queue__parameterized4 |         92 |         36 |      56 |    0 |    217 |      0 |      0 |    0 |          0 |
|           (inst_wr_q_parser)                                                                                                                          |                                                                               meta_queue__parameterized4 |          7 |          7 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|           inst_meta                                                                                                                                   |                                                                            axis_data_fifo_meta_96_HD1512 |         85 |         29 |      56 |    0 |    217 |      0 |      0 |    0 |          0 |
|             inst                                                                                                                                      |                                                  axis_data_fifo_meta_96_axis_data_fifo_v2_0_8_top_HD1513 |         85 |         29 |      56 |    0 |    217 |      0 |      0 |    0 |          0 |
|               (inst)                                                                                                                                  |                                                  axis_data_fifo_meta_96_axis_data_fifo_v2_0_8_top_HD1513 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|               gen_fifo.xpm_fifo_axis_inst                                                                                                             |                                                              axis_data_fifo_meta_96_xpm_fifo_axis_HD1514 |         85 |         29 |      56 |    0 |    217 |      0 |      0 |    0 |          0 |
|                 (gen_fifo.xpm_fifo_axis_inst)                                                                                                         |                                                              axis_data_fifo_meta_96_xpm_fifo_axis_HD1514 |          2 |          2 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                 gaxis_rst_sync.xpm_cdc_sync_rst_inst                                                                                                  |                                                           axis_data_fifo_meta_96_xpm_cdc_sync_rst_HD1515 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                 xpm_fifo_base_inst                                                                                                                    |                                                              axis_data_fifo_meta_96_xpm_fifo_base_HD1516 |         83 |         27 |      56 |    0 |    213 |      0 |      0 |    0 |          0 |
|                   (xpm_fifo_base_inst)                                                                                                                |                                                              axis_data_fifo_meta_96_xpm_fifo_base_HD1516 |          3 |          3 |       0 |    0 |      7 |      0 |      0 |    0 |          0 |
|                   gen_sdpram.xpm_memory_base_inst                                                                                                     |                                                            axis_data_fifo_meta_96_xpm_memory_base_HD1517 |         56 |          0 |      56 |    0 |    180 |      0 |      0 |    0 |          0 |
|                   rdp_inst                                                                                                                            |                                           axis_data_fifo_meta_96_xpm_counter_updn__parameterized0_HD1518 |         10 |         10 |       0 |    0 |      5 |      0 |      0 |    0 |          0 |
|                   rdpp1_inst                                                                                                                          |                                           axis_data_fifo_meta_96_xpm_counter_updn__parameterized1_HD1519 |          4 |          4 |       0 |    0 |      5 |      0 |      0 |    0 |          0 |
|                   rst_d1_inst                                                                                                                         |                                                           axis_data_fifo_meta_96_xpm_fifo_reg_bit_HD1520 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                   wrp_inst                                                                                                                            |                                         axis_data_fifo_meta_96_xpm_counter_updn__parameterized0_0_HD1521 |          6 |          6 |       0 |    0 |      5 |      0 |      0 |    0 |          0 |
|                   wrpp1_inst                                                                                                                          |                                         axis_data_fifo_meta_96_xpm_counter_updn__parameterized1_1_HD1522 |          3 |          3 |       0 |    0 |      5 |      0 |      0 |    0 |          0 |
|                   xpm_fifo_rst_inst                                                                                                                   |                                                               axis_data_fifo_meta_96_xpm_fifo_rst_HD1523 |          2 |          2 |       0 |    0 |      5 |      0 |      0 |    0 |          0 |
|         nolabel_line586                                                                                                                               |                                                                                                  tlb_mux |         25 |         25 |       0 |    0 |     58 |      0 |      0 |    0 |          0 |
|           (nolabel_line586)                                                                                                                           |                                                                                                  tlb_mux |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|           genblk2[0].inst_seq_que_done                                                                                                                |                                                                          queue_stream__parameterized3_23 |         24 |         24 |       0 |    0 |     58 |      0 |      0 |    0 |          0 |
|             inst_fifo                                                                                                                                 |                                                                                  fifo__parameterized7_24 |         24 |         24 |       0 |    0 |     58 |      0 |      0 |    0 |          0 |
|         nolabel_line587                                                                                                                               |                                                                                  tlb_mux__parameterized0 |         25 |         25 |       0 |    0 |     58 |      0 |      0 |    0 |          0 |
|           (nolabel_line587)                                                                                                                           |                                                                                  tlb_mux__parameterized0 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|           genblk2[0].inst_seq_que_done                                                                                                                |                                                                             queue_stream__parameterized3 |         24 |         24 |       0 |    0 |     58 |      0 |      0 |    0 |          0 |
|             inst_fifo                                                                                                                                 |                                                                                  fifo__parameterized7_22 |         24 |         24 |       0 |    0 |     58 |      0 |      0 |    0 |          0 |
|       genblk2[0].genblk1[0].inst_cdma_arb_rd                                                                                                          |                                                                                               tlb_assign |         28 |         28 |       0 |    0 |     58 |      0 |      0 |    0 |          0 |
|         inst_seq_que_done                                                                                                                             |                                                                                 queue__parameterized2_20 |         28 |         28 |       0 |    0 |     58 |      0 |      0 |    0 |          0 |
|           inst_fifo                                                                                                                                   |                                                                                  fifo__parameterized7_21 |         28 |         28 |       0 |    0 |     58 |      0 |      0 |    0 |          0 |
|       genblk2[0].genblk1[0].inst_cdma_arb_wr                                                                                                          |                                                                               tlb_assign__parameterized0 |         28 |         28 |       0 |    0 |     58 |      0 |      0 |    0 |          0 |
|         inst_seq_que_done                                                                                                                             |                                                                                    queue__parameterized2 |         28 |         28 |       0 |    0 |     58 |      0 |      0 |    0 |          0 |
|           inst_fifo                                                                                                                                   |                                                                                     fifo__parameterized7 |         28 |         28 |       0 |    0 |     58 |      0 |      0 |    0 |          0 |
|       inst_hdma_arb_rd                                                                                                                                |                                                                                              tlb_arbiter |        118 |        118 |       0 |    0 |    252 |      0 |      0 |    0 |          0 |
|         (inst_hdma_arb_rd)                                                                                                                            |                                                                                              tlb_arbiter |         27 |         27 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|         inst_seq_que_done                                                                                                                             |                                                                                 queue__parameterized4_16 |         27 |         27 |       0 |    0 |     58 |      0 |      0 |    0 |          0 |
|           inst_fifo                                                                                                                                   |                                                                                  fifo__parameterized6_19 |         27 |         27 |       0 |    0 |     58 |      0 |      0 |    0 |          0 |
|         inst_seq_que_user                                                                                                                             |                                                                                 queue__parameterized3_17 |         64 |         64 |       0 |    0 |    194 |      0 |      0 |    0 |          0 |
|           inst_fifo                                                                                                                                   |                                                                                  fifo__parameterized9_18 |         64 |         64 |       0 |    0 |    194 |      0 |      0 |    0 |          0 |
|       inst_hdma_arb_wr                                                                                                                                |                                                                              tlb_arbiter__parameterized0 |        119 |        119 |       0 |    0 |    252 |      0 |      0 |    0 |          0 |
|         (inst_hdma_arb_wr)                                                                                                                            |                                                                              tlb_arbiter__parameterized0 |         27 |         27 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|         inst_seq_que_done                                                                                                                             |                                                                                 queue__parameterized4_14 |         27 |         27 |       0 |    0 |     58 |      0 |      0 |    0 |          0 |
|           inst_fifo                                                                                                                                   |                                                                                  fifo__parameterized6_15 |         27 |         27 |       0 |    0 |     58 |      0 |      0 |    0 |          0 |
|         inst_seq_que_user                                                                                                                             |                                                                                    queue__parameterized3 |         65 |         65 |       0 |    0 |    194 |      0 |      0 |    0 |          0 |
|           inst_fifo                                                                                                                                   |                                                                                     fifo__parameterized9 |         65 |         65 |       0 |    0 |    194 |      0 |      0 |    0 |          0 |
|       inst_idma_arb                                                                                                                                   |                                                                                          tlb_arbiter_isr |         28 |         28 |       0 |    0 |     58 |      0 |      0 |    0 |          0 |
|         inst_seq_que_done                                                                                                                             |                                                                                 queue__parameterized4_12 |         28 |         28 |       0 |    0 |     58 |      0 |      0 |    0 |          0 |
|           inst_fifo                                                                                                                                   |                                                                                  fifo__parameterized6_13 |         28 |         28 |       0 |    0 |     58 |      0 |      0 |    0 |          0 |
|       inst_sdma_arb                                                                                                                                   |                                                                          tlb_arbiter_isr__parameterized0 |         28 |         28 |       0 |    0 |     58 |      0 |      0 |    0 |          0 |
|         inst_seq_que_done                                                                                                                             |                                                                                    queue__parameterized4 |         28 |         28 |       0 |    0 |     58 |      0 |      0 |    0 |          0 |
|           inst_fifo                                                                                                                                   |                                                                                     fifo__parameterized6 |         28 |         28 |       0 |    0 |     58 |      0 |      0 |    0 |          0 |
|     nolabel_line103                                                                                                                                   |                                                                            dma_reg_array__parameterized1 |        367 |        366 |       0 |    1 |    682 |      0 |      0 |    0 |          0 |
|       (nolabel_line103)                                                                                                                               |                                                                            dma_reg_array__parameterized1 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|       genblk1[0].inst_reg                                                                                                                             |                                                                                      dma_reg__xdcDup__17 |         92 |         92 |       0 |    0 |    171 |      0 |      0 |    0 |          0 |
|         (genblk1[0].inst_reg)                                                                                                                         |                                                                                      dma_reg__xdcDup__17 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|         inst_reg_slice                                                                                                                                |                                                                               axis_register_slice_req_96 |         92 |         92 |       0 |    0 |    170 |      0 |      0 |    0 |          0 |
|           inst                                                                                                                                        |                               axis_register_slice_req_96_axis_register_slice_v1_1_26_axis_register_slice |         92 |         92 |       0 |    0 |    170 |      0 |      0 |    0 |          0 |
|             (inst)                                                                                                                                    |                               axis_register_slice_req_96_axis_register_slice_v1_1_26_axis_register_slice |          1 |          1 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|             axisc_register_slice_0                                                                                                                    |                              axis_register_slice_req_96_axis_register_slice_v1_1_26_axisc_register_slice |         91 |         91 |       0 |    0 |    169 |      0 |      0 |    0 |          0 |
|       genblk1[1].inst_reg                                                                                                                             |                                                                                      dma_reg__xdcDup__18 |         91 |         91 |       0 |    0 |    171 |      0 |      0 |    0 |          0 |
|         (genblk1[1].inst_reg)                                                                                                                         |                                                                                      dma_reg__xdcDup__18 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|         inst_reg_slice                                                                                                                                |                                                                        axis_register_slice_req_96_HD1555 |         91 |         91 |       0 |    0 |    170 |      0 |      0 |    0 |          0 |
|           inst                                                                                                                                        |                        axis_register_slice_req_96_axis_register_slice_v1_1_26_axis_register_slice_HD1556 |         91 |         91 |       0 |    0 |    170 |      0 |      0 |    0 |          0 |
|             (inst)                                                                                                                                    |                        axis_register_slice_req_96_axis_register_slice_v1_1_26_axis_register_slice_HD1556 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|             axisc_register_slice_0                                                                                                                    |                       axis_register_slice_req_96_axis_register_slice_v1_1_26_axisc_register_slice_HD1557 |         90 |         90 |       0 |    0 |    169 |      0 |      0 |    0 |          0 |
|       genblk1[2].inst_reg                                                                                                                             |                                                                                      dma_reg__xdcDup__19 |         92 |         91 |       0 |    1 |    170 |      0 |      0 |    0 |          0 |
|         (genblk1[2].inst_reg)                                                                                                                         |                                                                                      dma_reg__xdcDup__19 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|         inst_reg_slice                                                                                                                                |                                                                        axis_register_slice_req_96_HD1558 |         91 |         91 |       0 |    0 |    170 |      0 |      0 |    0 |          0 |
|           inst                                                                                                                                        |                        axis_register_slice_req_96_axis_register_slice_v1_1_26_axis_register_slice_HD1559 |         91 |         91 |       0 |    0 |    170 |      0 |      0 |    0 |          0 |
|             (inst)                                                                                                                                    |                        axis_register_slice_req_96_axis_register_slice_v1_1_26_axis_register_slice_HD1559 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|             axisc_register_slice_0                                                                                                                    |                       axis_register_slice_req_96_axis_register_slice_v1_1_26_axisc_register_slice_HD1560 |         90 |         90 |       0 |    0 |    169 |      0 |      0 |    0 |          0 |
|       genblk1[3].inst_reg                                                                                                                             |                                                                                      dma_reg__xdcDup__20 |         92 |         92 |       0 |    0 |    170 |      0 |      0 |    0 |          0 |
|         (genblk1[3].inst_reg)                                                                                                                         |                                                                                      dma_reg__xdcDup__20 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|         inst_reg_slice                                                                                                                                |                                                                        axis_register_slice_req_96_HD1561 |         92 |         92 |       0 |    0 |    170 |      0 |      0 |    0 |          0 |
|           inst                                                                                                                                        |                        axis_register_slice_req_96_axis_register_slice_v1_1_26_axis_register_slice_HD1562 |         92 |         92 |       0 |    0 |    170 |      0 |      0 |    0 |          0 |
|             (inst)                                                                                                                                    |                        axis_register_slice_req_96_axis_register_slice_v1_1_26_axis_register_slice_HD1562 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|             axisc_register_slice_0                                                                                                                    |                       axis_register_slice_req_96_axis_register_slice_v1_1_26_axisc_register_slice_HD1563 |         91 |         91 |       0 |    0 |    169 |      0 |      0 |    0 |          0 |
|     nolabel_line104                                                                                                                                   |                                                                            dma_reg_array__parameterized2 |        367 |        366 |       0 |    1 |    682 |      0 |      0 |    0 |          0 |
|       (nolabel_line104)                                                                                                                               |                                                                            dma_reg_array__parameterized2 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|       genblk1[0].inst_reg                                                                                                                             |                                                                                      dma_reg__xdcDup__21 |         92 |         92 |       0 |    0 |    171 |      0 |      0 |    0 |          0 |
|         (genblk1[0].inst_reg)                                                                                                                         |                                                                                      dma_reg__xdcDup__21 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|         inst_reg_slice                                                                                                                                |                                                                        axis_register_slice_req_96_HD1564 |         92 |         92 |       0 |    0 |    170 |      0 |      0 |    0 |          0 |
|           inst                                                                                                                                        |                        axis_register_slice_req_96_axis_register_slice_v1_1_26_axis_register_slice_HD1565 |         92 |         92 |       0 |    0 |    170 |      0 |      0 |    0 |          0 |
|             (inst)                                                                                                                                    |                        axis_register_slice_req_96_axis_register_slice_v1_1_26_axis_register_slice_HD1565 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|             axisc_register_slice_0                                                                                                                    |                       axis_register_slice_req_96_axis_register_slice_v1_1_26_axisc_register_slice_HD1566 |         91 |         91 |       0 |    0 |    169 |      0 |      0 |    0 |          0 |
|       genblk1[1].inst_reg                                                                                                                             |                                                                                      dma_reg__xdcDup__22 |         91 |         91 |       0 |    0 |    171 |      0 |      0 |    0 |          0 |
|         (genblk1[1].inst_reg)                                                                                                                         |                                                                                      dma_reg__xdcDup__22 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|         inst_reg_slice                                                                                                                                |                                                                        axis_register_slice_req_96_HD1567 |         91 |         91 |       0 |    0 |    170 |      0 |      0 |    0 |          0 |
|           inst                                                                                                                                        |                        axis_register_slice_req_96_axis_register_slice_v1_1_26_axis_register_slice_HD1568 |         91 |         91 |       0 |    0 |    170 |      0 |      0 |    0 |          0 |
|             (inst)                                                                                                                                    |                        axis_register_slice_req_96_axis_register_slice_v1_1_26_axis_register_slice_HD1568 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|             axisc_register_slice_0                                                                                                                    |                       axis_register_slice_req_96_axis_register_slice_v1_1_26_axisc_register_slice_HD1569 |         90 |         90 |       0 |    0 |    169 |      0 |      0 |    0 |          0 |
|       genblk1[2].inst_reg                                                                                                                             |                                                                                      dma_reg__xdcDup__23 |         92 |         91 |       0 |    1 |    170 |      0 |      0 |    0 |          0 |
|         (genblk1[2].inst_reg)                                                                                                                         |                                                                                      dma_reg__xdcDup__23 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|         inst_reg_slice                                                                                                                                |                                                                        axis_register_slice_req_96_HD1570 |         91 |         91 |       0 |    0 |    170 |      0 |      0 |    0 |          0 |
|           inst                                                                                                                                        |                        axis_register_slice_req_96_axis_register_slice_v1_1_26_axis_register_slice_HD1571 |         91 |         91 |       0 |    0 |    170 |      0 |      0 |    0 |          0 |
|             (inst)                                                                                                                                    |                        axis_register_slice_req_96_axis_register_slice_v1_1_26_axis_register_slice_HD1571 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|             axisc_register_slice_0                                                                                                                    |                       axis_register_slice_req_96_axis_register_slice_v1_1_26_axisc_register_slice_HD1572 |         90 |         90 |       0 |    0 |    169 |      0 |      0 |    0 |          0 |
|       genblk1[3].inst_reg                                                                                                                             |                                                                                      dma_reg__xdcDup__24 |         92 |         92 |       0 |    0 |    170 |      0 |      0 |    0 |          0 |
|         (genblk1[3].inst_reg)                                                                                                                         |                                                                                      dma_reg__xdcDup__24 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|         inst_reg_slice                                                                                                                                |                                                                        axis_register_slice_req_96_HD1573 |         92 |         92 |       0 |    0 |    170 |      0 |      0 |    0 |          0 |
|           inst                                                                                                                                        |                        axis_register_slice_req_96_axis_register_slice_v1_1_26_axis_register_slice_HD1574 |         92 |         92 |       0 |    0 |    170 |      0 |      0 |    0 |          0 |
|             (inst)                                                                                                                                    |                        axis_register_slice_req_96_axis_register_slice_v1_1_26_axis_register_slice_HD1574 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|             axisc_register_slice_0                                                                                                                    |                       axis_register_slice_req_96_axis_register_slice_v1_1_26_axisc_register_slice_HD1575 |         91 |         91 |       0 |    0 |    169 |      0 |      0 |    0 |          0 |
|     nolabel_line111                                                                                                                                   |                                                                          axis_reg_array__parameterized18 |       2342 |       2342 |       0 |    0 |   4640 |      0 |      0 |    0 |          0 |
|       genblk1[0].inst_reg                                                                                                                             |                                                                                     axis_reg__xdcDup__93 |        585 |        585 |       0 |    0 |   1160 |      0 |      0 |    0 |          0 |
|         inst_reg_slice                                                                                                                                |                                                                            axis_register_slice_512_HD674 |        585 |        585 |       0 |    0 |   1160 |      0 |      0 |    0 |          0 |
|           inst                                                                                                                                        |                            axis_register_slice_512_axis_register_slice_v1_1_26_axis_register_slice_HD675 |        585 |        585 |       0 |    0 |   1160 |      0 |      0 |    0 |          0 |
|             (inst)                                                                                                                                    |                            axis_register_slice_512_axis_register_slice_v1_1_26_axis_register_slice_HD675 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|             axisc_register_slice_0                                                                                                                    |                           axis_register_slice_512_axis_register_slice_v1_1_26_axisc_register_slice_HD676 |        584 |        584 |       0 |    0 |   1159 |      0 |      0 |    0 |          0 |
|       genblk1[1].inst_reg                                                                                                                             |                                                                                     axis_reg__xdcDup__94 |        585 |        585 |       0 |    0 |   1160 |      0 |      0 |    0 |          0 |
|         inst_reg_slice                                                                                                                                |                                                                            axis_register_slice_512_HD677 |        585 |        585 |       0 |    0 |   1160 |      0 |      0 |    0 |          0 |
|           inst                                                                                                                                        |                            axis_register_slice_512_axis_register_slice_v1_1_26_axis_register_slice_HD678 |        585 |        585 |       0 |    0 |   1160 |      0 |      0 |    0 |          0 |
|             (inst)                                                                                                                                    |                            axis_register_slice_512_axis_register_slice_v1_1_26_axis_register_slice_HD678 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|             axisc_register_slice_0                                                                                                                    |                           axis_register_slice_512_axis_register_slice_v1_1_26_axisc_register_slice_HD679 |        584 |        584 |       0 |    0 |   1159 |      0 |      0 |    0 |          0 |
|       genblk1[2].inst_reg                                                                                                                             |                                                                                     axis_reg__xdcDup__95 |        585 |        585 |       0 |    0 |   1160 |      0 |      0 |    0 |          0 |
|         inst_reg_slice                                                                                                                                |                                                                            axis_register_slice_512_HD680 |        585 |        585 |       0 |    0 |   1160 |      0 |      0 |    0 |          0 |
|           inst                                                                                                                                        |                            axis_register_slice_512_axis_register_slice_v1_1_26_axis_register_slice_HD681 |        585 |        585 |       0 |    0 |   1160 |      0 |      0 |    0 |          0 |
|             (inst)                                                                                                                                    |                            axis_register_slice_512_axis_register_slice_v1_1_26_axis_register_slice_HD681 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|             axisc_register_slice_0                                                                                                                    |                           axis_register_slice_512_axis_register_slice_v1_1_26_axisc_register_slice_HD682 |        584 |        584 |       0 |    0 |   1159 |      0 |      0 |    0 |          0 |
|       genblk1[3].inst_reg                                                                                                                             |                                                                                     axis_reg__xdcDup__96 |        587 |        587 |       0 |    0 |   1160 |      0 |      0 |    0 |          0 |
|         (genblk1[3].inst_reg)                                                                                                                         |                                                                                     axis_reg__xdcDup__96 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|         inst_reg_slice                                                                                                                                |                                                                            axis_register_slice_512_HD683 |        586 |        586 |       0 |    0 |   1160 |      0 |      0 |    0 |          0 |
|           inst                                                                                                                                        |                            axis_register_slice_512_axis_register_slice_v1_1_26_axis_register_slice_HD684 |        586 |        586 |       0 |    0 |   1160 |      0 |      0 |    0 |          0 |
|             (inst)                                                                                                                                    |                            axis_register_slice_512_axis_register_slice_v1_1_26_axis_register_slice_HD684 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|             axisc_register_slice_0                                                                                                                    |                           axis_register_slice_512_axis_register_slice_v1_1_26_axisc_register_slice_HD685 |        585 |        585 |       0 |    0 |   1159 |      0 |      0 |    0 |          0 |
|     nolabel_line112                                                                                                                                   |                                                                          axis_reg_array__parameterized19 |       2340 |       2340 |       0 |    0 |   4640 |      0 |      0 |    0 |          0 |
|       genblk1[0].inst_reg                                                                                                                             |                                                                                     axis_reg__xdcDup__97 |        586 |        586 |       0 |    0 |   1160 |      0 |      0 |    0 |          0 |
|         inst_reg_slice                                                                                                                                |                                                                            axis_register_slice_512_HD689 |        586 |        586 |       0 |    0 |   1160 |      0 |      0 |    0 |          0 |
|           inst                                                                                                                                        |                            axis_register_slice_512_axis_register_slice_v1_1_26_axis_register_slice_HD690 |        586 |        586 |       0 |    0 |   1160 |      0 |      0 |    0 |          0 |
|             (inst)                                                                                                                                    |                            axis_register_slice_512_axis_register_slice_v1_1_26_axis_register_slice_HD690 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|             axisc_register_slice_0                                                                                                                    |                           axis_register_slice_512_axis_register_slice_v1_1_26_axisc_register_slice_HD691 |        585 |        585 |       0 |    0 |   1159 |      0 |      0 |    0 |          0 |
|       genblk1[1].inst_reg                                                                                                                             |                                                                                     axis_reg__xdcDup__98 |        585 |        585 |       0 |    0 |   1160 |      0 |      0 |    0 |          0 |
|         inst_reg_slice                                                                                                                                |                                                                            axis_register_slice_512_HD692 |        585 |        585 |       0 |    0 |   1160 |      0 |      0 |    0 |          0 |
|           inst                                                                                                                                        |                            axis_register_slice_512_axis_register_slice_v1_1_26_axis_register_slice_HD693 |        585 |        585 |       0 |    0 |   1160 |      0 |      0 |    0 |          0 |
|             (inst)                                                                                                                                    |                            axis_register_slice_512_axis_register_slice_v1_1_26_axis_register_slice_HD693 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|             axisc_register_slice_0                                                                                                                    |                           axis_register_slice_512_axis_register_slice_v1_1_26_axisc_register_slice_HD694 |        584 |        584 |       0 |    0 |   1159 |      0 |      0 |    0 |          0 |
|       genblk1[2].inst_reg                                                                                                                             |                                                                                     axis_reg__xdcDup__99 |        585 |        585 |       0 |    0 |   1160 |      0 |      0 |    0 |          0 |
|         inst_reg_slice                                                                                                                                |                                                                            axis_register_slice_512_HD695 |        585 |        585 |       0 |    0 |   1160 |      0 |      0 |    0 |          0 |
|           inst                                                                                                                                        |                            axis_register_slice_512_axis_register_slice_v1_1_26_axis_register_slice_HD696 |        585 |        585 |       0 |    0 |   1160 |      0 |      0 |    0 |          0 |
|             (inst)                                                                                                                                    |                            axis_register_slice_512_axis_register_slice_v1_1_26_axis_register_slice_HD696 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|             axisc_register_slice_0                                                                                                                    |                           axis_register_slice_512_axis_register_slice_v1_1_26_axisc_register_slice_HD697 |        584 |        584 |       0 |    0 |   1159 |      0 |      0 |    0 |          0 |
|       genblk1[3].inst_reg                                                                                                                             |                                                                                    axis_reg__xdcDup__100 |        585 |        585 |       0 |    0 |   1160 |      0 |      0 |    0 |          0 |
|         (genblk1[3].inst_reg)                                                                                                                         |                                                                                    axis_reg__xdcDup__100 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|         inst_reg_slice                                                                                                                                |                                                                            axis_register_slice_512_HD686 |        585 |        585 |       0 |    0 |   1160 |      0 |      0 |    0 |          0 |
|           inst                                                                                                                                        |                            axis_register_slice_512_axis_register_slice_v1_1_26_axis_register_slice_HD687 |        585 |        585 |       0 |    0 |   1160 |      0 |      0 |    0 |          0 |
|             (inst)                                                                                                                                    |                            axis_register_slice_512_axis_register_slice_v1_1_26_axis_register_slice_HD687 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|             axisc_register_slice_0                                                                                                                    |                           axis_register_slice_512_axis_register_slice_v1_1_26_axisc_register_slice_HD688 |        584 |        584 |       0 |    0 |   1159 |      0 |      0 |    0 |          0 |
|     nolabel_line121                                                                                                                                   |                                                                                        axis_mux_user_src |         42 |         42 |       0 |    0 |     24 |      0 |      0 |    0 |          0 |
|     nolabel_line122                                                                                                                                   |                                                                                       axis_mux_user_sink |        331 |        331 |       0 |    0 |     24 |      0 |      0 |    0 |          0 |
|     nolabel_line179                                                                                                                                   |                                                                            dma_reg_array__parameterized3 |        312 |        312 |       0 |    0 |    576 |      0 |      0 |    0 |          0 |
|       genblk1[0].inst_reg                                                                                                                             |                                                                                      dma_reg__xdcDup__25 |         78 |         78 |       0 |    0 |    144 |      0 |      0 |    0 |          0 |
|         inst_reg_slice                                                                                                                                |                                                                        axis_register_slice_req_96_HD1576 |         78 |         78 |       0 |    0 |    144 |      0 |      0 |    0 |          0 |
|           inst                                                                                                                                        |                        axis_register_slice_req_96_axis_register_slice_v1_1_26_axis_register_slice_HD1577 |         78 |         78 |       0 |    0 |    144 |      0 |      0 |    0 |          0 |
|             (inst)                                                                                                                                    |                        axis_register_slice_req_96_axis_register_slice_v1_1_26_axis_register_slice_HD1577 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|             axisc_register_slice_0                                                                                                                    |                       axis_register_slice_req_96_axis_register_slice_v1_1_26_axisc_register_slice_HD1578 |         77 |         77 |       0 |    0 |    143 |      0 |      0 |    0 |          0 |
|       genblk1[1].inst_reg                                                                                                                             |                                                                                      dma_reg__xdcDup__26 |         78 |         78 |       0 |    0 |    144 |      0 |      0 |    0 |          0 |
|         inst_reg_slice                                                                                                                                |                                                                        axis_register_slice_req_96_HD1579 |         78 |         78 |       0 |    0 |    144 |      0 |      0 |    0 |          0 |
|           inst                                                                                                                                        |                        axis_register_slice_req_96_axis_register_slice_v1_1_26_axis_register_slice_HD1580 |         78 |         78 |       0 |    0 |    144 |      0 |      0 |    0 |          0 |
|             (inst)                                                                                                                                    |                        axis_register_slice_req_96_axis_register_slice_v1_1_26_axis_register_slice_HD1580 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|             axisc_register_slice_0                                                                                                                    |                       axis_register_slice_req_96_axis_register_slice_v1_1_26_axisc_register_slice_HD1581 |         77 |         77 |       0 |    0 |    143 |      0 |      0 |    0 |          0 |
|       genblk1[2].inst_reg                                                                                                                             |                                                                                      dma_reg__xdcDup__27 |         78 |         78 |       0 |    0 |    144 |      0 |      0 |    0 |          0 |
|         inst_reg_slice                                                                                                                                |                                                                        axis_register_slice_req_96_HD1582 |         78 |         78 |       0 |    0 |    144 |      0 |      0 |    0 |          0 |
|           inst                                                                                                                                        |                        axis_register_slice_req_96_axis_register_slice_v1_1_26_axis_register_slice_HD1583 |         78 |         78 |       0 |    0 |    144 |      0 |      0 |    0 |          0 |
|             (inst)                                                                                                                                    |                        axis_register_slice_req_96_axis_register_slice_v1_1_26_axis_register_slice_HD1583 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|             axisc_register_slice_0                                                                                                                    |                       axis_register_slice_req_96_axis_register_slice_v1_1_26_axisc_register_slice_HD1584 |         77 |         77 |       0 |    0 |    143 |      0 |      0 |    0 |          0 |
|       genblk1[3].inst_reg                                                                                                                             |                                                                                      dma_reg__xdcDup__28 |         79 |         79 |       0 |    0 |    144 |      0 |      0 |    0 |          0 |
|         (genblk1[3].inst_reg)                                                                                                                         |                                                                                      dma_reg__xdcDup__28 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|         inst_reg_slice                                                                                                                                |                                                                        axis_register_slice_req_96_HD1585 |         79 |         79 |       0 |    0 |    144 |      0 |      0 |    0 |          0 |
|           inst                                                                                                                                        |                        axis_register_slice_req_96_axis_register_slice_v1_1_26_axis_register_slice_HD1586 |         79 |         79 |       0 |    0 |    144 |      0 |      0 |    0 |          0 |
|             (inst)                                                                                                                                    |                        axis_register_slice_req_96_axis_register_slice_v1_1_26_axis_register_slice_HD1586 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|             axisc_register_slice_0                                                                                                                    |                       axis_register_slice_req_96_axis_register_slice_v1_1_26_axisc_register_slice_HD1587 |         78 |         78 |       0 |    0 |    143 |      0 |      0 |    0 |          0 |
|     nolabel_line180                                                                                                                                   |                                                                            dma_reg_array__parameterized4 |        313 |        312 |       0 |    1 |    581 |      0 |      0 |    0 |          0 |
|       (nolabel_line180)                                                                                                                               |                                                                            dma_reg_array__parameterized4 |          1 |          1 |       0 |    0 |      3 |      0 |      0 |    0 |          0 |
|       genblk1[0].inst_reg                                                                                                                             |                                                                                      dma_reg__xdcDup__29 |         78 |         78 |       0 |    0 |    145 |      0 |      0 |    0 |          0 |
|         (genblk1[0].inst_reg)                                                                                                                         |                                                                                      dma_reg__xdcDup__29 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|         inst_reg_slice                                                                                                                                |                                                                        axis_register_slice_req_96_HD1591 |         78 |         78 |       0 |    0 |    144 |      0 |      0 |    0 |          0 |
|           inst                                                                                                                                        |                        axis_register_slice_req_96_axis_register_slice_v1_1_26_axis_register_slice_HD1592 |         78 |         78 |       0 |    0 |    144 |      0 |      0 |    0 |          0 |
|             (inst)                                                                                                                                    |                        axis_register_slice_req_96_axis_register_slice_v1_1_26_axis_register_slice_HD1592 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|             axisc_register_slice_0                                                                                                                    |                       axis_register_slice_req_96_axis_register_slice_v1_1_26_axisc_register_slice_HD1593 |         77 |         77 |       0 |    0 |    143 |      0 |      0 |    0 |          0 |
|       genblk1[1].inst_reg                                                                                                                             |                                                                                      dma_reg__xdcDup__30 |         78 |         78 |       0 |    0 |    145 |      0 |      0 |    0 |          0 |
|         (genblk1[1].inst_reg)                                                                                                                         |                                                                                      dma_reg__xdcDup__30 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|         inst_reg_slice                                                                                                                                |                                                                        axis_register_slice_req_96_HD1594 |         78 |         78 |       0 |    0 |    144 |      0 |      0 |    0 |          0 |
|           inst                                                                                                                                        |                        axis_register_slice_req_96_axis_register_slice_v1_1_26_axis_register_slice_HD1595 |         78 |         78 |       0 |    0 |    144 |      0 |      0 |    0 |          0 |
|             (inst)                                                                                                                                    |                        axis_register_slice_req_96_axis_register_slice_v1_1_26_axis_register_slice_HD1595 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|             axisc_register_slice_0                                                                                                                    |                       axis_register_slice_req_96_axis_register_slice_v1_1_26_axisc_register_slice_HD1596 |         77 |         77 |       0 |    0 |    143 |      0 |      0 |    0 |          0 |
|       genblk1[2].inst_reg                                                                                                                             |                                                                                      dma_reg__xdcDup__31 |         78 |         77 |       0 |    1 |    144 |      0 |      0 |    0 |          0 |
|         (genblk1[2].inst_reg)                                                                                                                         |                                                                                      dma_reg__xdcDup__31 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|         inst_reg_slice                                                                                                                                |                                                                        axis_register_slice_req_96_HD1597 |         77 |         77 |       0 |    0 |    144 |      0 |      0 |    0 |          0 |
|           inst                                                                                                                                        |                        axis_register_slice_req_96_axis_register_slice_v1_1_26_axis_register_slice_HD1598 |         77 |         77 |       0 |    0 |    144 |      0 |      0 |    0 |          0 |
|             (inst)                                                                                                                                    |                        axis_register_slice_req_96_axis_register_slice_v1_1_26_axis_register_slice_HD1598 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|             axisc_register_slice_0                                                                                                                    |                       axis_register_slice_req_96_axis_register_slice_v1_1_26_axisc_register_slice_HD1599 |         76 |         76 |       0 |    0 |    143 |      0 |      0 |    0 |          0 |
|       genblk1[3].inst_reg                                                                                                                             |                                                                                                  dma_reg |         79 |         79 |       0 |    0 |    144 |      0 |      0 |    0 |          0 |
|         (genblk1[3].inst_reg)                                                                                                                         |                                                                                                  dma_reg |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|         inst_reg_slice                                                                                                                                |                                                                        axis_register_slice_req_96_HD1588 |         79 |         79 |       0 |    0 |    144 |      0 |      0 |    0 |          0 |
|           inst                                                                                                                                        |                        axis_register_slice_req_96_axis_register_slice_v1_1_26_axis_register_slice_HD1589 |         79 |         79 |       0 |    0 |    144 |      0 |      0 |    0 |          0 |
|             (inst)                                                                                                                                    |                        axis_register_slice_req_96_axis_register_slice_v1_1_26_axis_register_slice_HD1589 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|             axisc_register_slice_0                                                                                                                    |                       axis_register_slice_req_96_axis_register_slice_v1_1_26_axisc_register_slice_HD1590 |         78 |         78 |       0 |    0 |    143 |      0 |      0 |    0 |          0 |
|     nolabel_line187                                                                                                                                   |                                                                          axis_reg_array__parameterized20 |       2410 |       2410 |       0 |    0 |   4632 |      0 |      0 |    0 |          0 |
|       genblk1[0].inst_reg                                                                                                                             |                                                                                    axis_reg__xdcDup__101 |        584 |        584 |       0 |    0 |   1158 |      0 |      0 |    0 |          0 |
|         inst_reg_slice                                                                                                                                |                                                                            axis_register_slice_512_HD698 |        584 |        584 |       0 |    0 |   1158 |      0 |      0 |    0 |          0 |
|           inst                                                                                                                                        |                            axis_register_slice_512_axis_register_slice_v1_1_26_axis_register_slice_HD699 |        584 |        584 |       0 |    0 |   1158 |      0 |      0 |    0 |          0 |
|             (inst)                                                                                                                                    |                            axis_register_slice_512_axis_register_slice_v1_1_26_axis_register_slice_HD699 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|             axisc_register_slice_0                                                                                                                    |                           axis_register_slice_512_axis_register_slice_v1_1_26_axisc_register_slice_HD700 |        583 |        583 |       0 |    0 |   1157 |      0 |      0 |    0 |          0 |
|       genblk1[1].inst_reg                                                                                                                             |                                                                                    axis_reg__xdcDup__102 |        584 |        584 |       0 |    0 |   1158 |      0 |      0 |    0 |          0 |
|         inst_reg_slice                                                                                                                                |                                                                            axis_register_slice_512_HD701 |        584 |        584 |       0 |    0 |   1158 |      0 |      0 |    0 |          0 |
|           inst                                                                                                                                        |                            axis_register_slice_512_axis_register_slice_v1_1_26_axis_register_slice_HD702 |        584 |        584 |       0 |    0 |   1158 |      0 |      0 |    0 |          0 |
|             (inst)                                                                                                                                    |                            axis_register_slice_512_axis_register_slice_v1_1_26_axis_register_slice_HD702 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|             axisc_register_slice_0                                                                                                                    |                           axis_register_slice_512_axis_register_slice_v1_1_26_axisc_register_slice_HD703 |        583 |        583 |       0 |    0 |   1157 |      0 |      0 |    0 |          0 |
|       genblk1[2].inst_reg                                                                                                                             |                                                                                    axis_reg__xdcDup__103 |        584 |        584 |       0 |    0 |   1158 |      0 |      0 |    0 |          0 |
|         inst_reg_slice                                                                                                                                |                                                                            axis_register_slice_512_HD704 |        584 |        584 |       0 |    0 |   1158 |      0 |      0 |    0 |          0 |
|           inst                                                                                                                                        |                            axis_register_slice_512_axis_register_slice_v1_1_26_axis_register_slice_HD705 |        584 |        584 |       0 |    0 |   1158 |      0 |      0 |    0 |          0 |
|             (inst)                                                                                                                                    |                            axis_register_slice_512_axis_register_slice_v1_1_26_axis_register_slice_HD705 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|             axisc_register_slice_0                                                                                                                    |                           axis_register_slice_512_axis_register_slice_v1_1_26_axisc_register_slice_HD706 |        583 |        583 |       0 |    0 |   1157 |      0 |      0 |    0 |          0 |
|       genblk1[3].inst_reg                                                                                                                             |                                                                                    axis_reg__xdcDup__104 |        658 |        658 |       0 |    0 |   1158 |      0 |      0 |    0 |          0 |
|         (genblk1[3].inst_reg)                                                                                                                         |                                                                                    axis_reg__xdcDup__104 |         74 |         74 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|         inst_reg_slice                                                                                                                                |                                                                            axis_register_slice_512_HD707 |        584 |        584 |       0 |    0 |   1158 |      0 |      0 |    0 |          0 |
|           inst                                                                                                                                        |                            axis_register_slice_512_axis_register_slice_v1_1_26_axis_register_slice_HD708 |        584 |        584 |       0 |    0 |   1158 |      0 |      0 |    0 |          0 |
|             (inst)                                                                                                                                    |                            axis_register_slice_512_axis_register_slice_v1_1_26_axis_register_slice_HD708 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|             axisc_register_slice_0                                                                                                                    |                           axis_register_slice_512_axis_register_slice_v1_1_26_axisc_register_slice_HD709 |        583 |        583 |       0 |    0 |   1157 |      0 |      0 |    0 |          0 |
|     nolabel_line188                                                                                                                                   |                                                                          axis_reg_array__parameterized21 |       2341 |       2341 |       0 |    0 |   4640 |      0 |      0 |    0 |          0 |
|       genblk1[0].inst_reg                                                                                                                             |                                                                                    axis_reg__xdcDup__105 |        586 |        586 |       0 |    0 |   1160 |      0 |      0 |    0 |          0 |
|         (genblk1[0].inst_reg)                                                                                                                         |                                                                                    axis_reg__xdcDup__105 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|         inst_reg_slice                                                                                                                                |                                                                            axis_register_slice_512_HD713 |        585 |        585 |       0 |    0 |   1160 |      0 |      0 |    0 |          0 |
|           inst                                                                                                                                        |                            axis_register_slice_512_axis_register_slice_v1_1_26_axis_register_slice_HD714 |        585 |        585 |       0 |    0 |   1160 |      0 |      0 |    0 |          0 |
|             (inst)                                                                                                                                    |                            axis_register_slice_512_axis_register_slice_v1_1_26_axis_register_slice_HD714 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|             axisc_register_slice_0                                                                                                                    |                           axis_register_slice_512_axis_register_slice_v1_1_26_axisc_register_slice_HD715 |        584 |        584 |       0 |    0 |   1159 |      0 |      0 |    0 |          0 |
|       genblk1[1].inst_reg                                                                                                                             |                                                                                    axis_reg__xdcDup__106 |        585 |        585 |       0 |    0 |   1160 |      0 |      0 |    0 |          0 |
|         inst_reg_slice                                                                                                                                |                                                                            axis_register_slice_512_HD716 |        585 |        585 |       0 |    0 |   1160 |      0 |      0 |    0 |          0 |
|           inst                                                                                                                                        |                            axis_register_slice_512_axis_register_slice_v1_1_26_axis_register_slice_HD717 |        585 |        585 |       0 |    0 |   1160 |      0 |      0 |    0 |          0 |
|             (inst)                                                                                                                                    |                            axis_register_slice_512_axis_register_slice_v1_1_26_axis_register_slice_HD717 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|             axisc_register_slice_0                                                                                                                    |                           axis_register_slice_512_axis_register_slice_v1_1_26_axisc_register_slice_HD718 |        584 |        584 |       0 |    0 |   1159 |      0 |      0 |    0 |          0 |
|       genblk1[2].inst_reg                                                                                                                             |                                                                                    axis_reg__xdcDup__107 |        585 |        585 |       0 |    0 |   1160 |      0 |      0 |    0 |          0 |
|         inst_reg_slice                                                                                                                                |                                                                            axis_register_slice_512_HD719 |        585 |        585 |       0 |    0 |   1160 |      0 |      0 |    0 |          0 |
|           inst                                                                                                                                        |                            axis_register_slice_512_axis_register_slice_v1_1_26_axis_register_slice_HD720 |        585 |        585 |       0 |    0 |   1160 |      0 |      0 |    0 |          0 |
|             (inst)                                                                                                                                    |                            axis_register_slice_512_axis_register_slice_v1_1_26_axis_register_slice_HD720 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|             axisc_register_slice_0                                                                                                                    |                           axis_register_slice_512_axis_register_slice_v1_1_26_axisc_register_slice_HD721 |        584 |        584 |       0 |    0 |   1159 |      0 |      0 |    0 |          0 |
|       genblk1[3].inst_reg                                                                                                                             |                                                                                                 axis_reg |        585 |        585 |       0 |    0 |   1160 |      0 |      0 |    0 |          0 |
|         (genblk1[3].inst_reg)                                                                                                                         |                                                                                                 axis_reg |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|         inst_reg_slice                                                                                                                                |                                                                            axis_register_slice_512_HD710 |        585 |        585 |       0 |    0 |   1160 |      0 |      0 |    0 |          0 |
|           inst                                                                                                                                        |                            axis_register_slice_512_axis_register_slice_v1_1_26_axis_register_slice_HD711 |        585 |        585 |       0 |    0 |   1160 |      0 |      0 |    0 |          0 |
|             (inst)                                                                                                                                    |                            axis_register_slice_512_axis_register_slice_v1_1_26_axis_register_slice_HD711 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|             axisc_register_slice_0                                                                                                                    |                           axis_register_slice_512_axis_register_slice_v1_1_26_axisc_register_slice_HD712 |        584 |        584 |       0 |    0 |   1159 |      0 |      0 |    0 |          0 |
|     nolabel_line195                                                                                                                                   |                                                                                     cdma__parameterized0 |       6997 |       6995 |       2 |    0 |   5573 |      0 |      0 |    0 |          0 |
|       axi_dma_rd_inst                                                                                                                                 |                                                                                               axi_dma_rd |       2965 |       2965 |       0 |    0 |   2375 |      0 |      0 |    0 |          0 |
|         (axi_dma_rd_inst)                                                                                                                             |                                                                                               axi_dma_rd |       2794 |       2794 |       0 |    0 |   1893 |      0 |      0 |    0 |          0 |
|         inst_outstanding_que                                                                                                                          |                                                                             queue_stream__parameterized1 |        171 |        171 |       0 |    0 |    482 |      0 |      0 |    0 |          0 |
|           inst_fifo                                                                                                                                   |                                                                                     fifo__parameterized2 |        171 |        171 |       0 |    0 |    482 |      0 |      0 |    0 |          0 |
|       axi_dma_wr_inst                                                                                                                                 |                                                                                               axi_dma_wr |       3574 |       3572 |       2 |    0 |   2038 |      0 |      0 |    0 |          0 |
|       inst_ctl_seq_rd                                                                                                                                 |                                                                             queue_stream__parameterized0 |         24 |         24 |       0 |    0 |     18 |      0 |      0 |    0 |          0 |
|         inst_fifo                                                                                                                                     |                                                                                  fifo__parameterized1_11 |         24 |         24 |       0 |    0 |     18 |      0 |      0 |    0 |          0 |
|       inst_ctl_seq_wr                                                                                                                                 |                                                                           queue_stream__parameterized0_8 |         24 |         24 |       0 |    0 |     18 |      0 |      0 |    0 |          0 |
|         inst_fifo                                                                                                                                     |                                                                                     fifo__parameterized1 |         24 |         24 |       0 |    0 |     18 |      0 |      0 |    0 |          0 |
|       inst_rddma_out                                                                                                                                  |                                                                                             queue_stream |        197 |        197 |       0 |    0 |    562 |      0 |      0 |    0 |          0 |
|         inst_fifo                                                                                                                                     |                                                                                  fifo__parameterized0_10 |        197 |        197 |       0 |    0 |    562 |      0 |      0 |    0 |          0 |
|       inst_wrdma_out                                                                                                                                  |                                                                                           queue_stream_9 |        220 |        220 |       0 |    0 |    562 |      0 |      0 |    0 |          0 |
|         inst_fifo                                                                                                                                     |                                                                                     fifo__parameterized0 |        220 |        220 |       0 |    0 |    562 |      0 |      0 |    0 |          0 |
|     nolabel_line324                                                                                                                                   |                                                                                             rdma_arbiter |        630 |        478 |     152 |    0 |   1385 |     16 |      2 |    0 |          0 |
|       inst_mux_cmd_rd                                                                                                                                 |                                                                                          rdma_mux_cmd_rd |        201 |        201 |       0 |    0 |    380 |      8 |      1 |    0 |          0 |
|         (inst_mux_cmd_rd)                                                                                                                             |                                                                                          rdma_mux_cmd_rd |          3 |          3 |       0 |    0 |     48 |      0 |      0 |    0 |          0 |
|         genblk1[0].inst_meta_que                                                                                                                      |                                                                                               meta_queue |         30 |         30 |       0 |    0 |     37 |      0 |      0 |    0 |          0 |
|           inst_meta                                                                                                                                   |                                                                                   axis_data_fifo_meta_96 |         30 |         30 |       0 |    0 |     37 |      0 |      0 |    0 |          0 |
|             inst                                                                                                                                      |                                                         axis_data_fifo_meta_96_axis_data_fifo_v2_0_8_top |         30 |         30 |       0 |    0 |     37 |      0 |      0 |    0 |          0 |
|               gen_fifo.xpm_fifo_axis_inst                                                                                                             |                                                                     axis_data_fifo_meta_96_xpm_fifo_axis |         30 |         30 |       0 |    0 |     37 |      0 |      0 |    0 |          0 |
|                 (gen_fifo.xpm_fifo_axis_inst)                                                                                                         |                                                                     axis_data_fifo_meta_96_xpm_fifo_axis |          2 |          2 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                 gaxis_rst_sync.xpm_cdc_sync_rst_inst                                                                                                  |                                                                  axis_data_fifo_meta_96_xpm_cdc_sync_rst |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                 xpm_fifo_base_inst                                                                                                                    |                                                                     axis_data_fifo_meta_96_xpm_fifo_base |         28 |         28 |       0 |    0 |     33 |      0 |      0 |    0 |          0 |
|                   (xpm_fifo_base_inst)                                                                                                                |                                                                     axis_data_fifo_meta_96_xpm_fifo_base |          3 |          3 |       0 |    0 |      7 |      0 |      0 |    0 |          0 |
|                   rdp_inst                                                                                                                            |                                                  axis_data_fifo_meta_96_xpm_counter_updn__parameterized0 |         10 |         10 |       0 |    0 |      5 |      0 |      0 |    0 |          0 |
|                   rdpp1_inst                                                                                                                          |                                                  axis_data_fifo_meta_96_xpm_counter_updn__parameterized1 |          4 |          4 |       0 |    0 |      5 |      0 |      0 |    0 |          0 |
|                   rst_d1_inst                                                                                                                         |                                                                  axis_data_fifo_meta_96_xpm_fifo_reg_bit |          1 |          1 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                   wrp_inst                                                                                                                            |                                                axis_data_fifo_meta_96_xpm_counter_updn__parameterized0_0 |          6 |          6 |       0 |    0 |      5 |      0 |      0 |    0 |          0 |
|                   wrpp1_inst                                                                                                                          |                                                axis_data_fifo_meta_96_xpm_counter_updn__parameterized1_1 |          3 |          3 |       0 |    0 |      5 |      0 |      0 |    0 |          0 |
|                   xpm_fifo_rst_inst                                                                                                                   |                                                                      axis_data_fifo_meta_96_xpm_fifo_rst |          2 |          2 |       0 |    0 |      5 |      0 |      0 |    0 |          0 |
|         genblk3[0].inst_data_que                                                                                                                      |                                                                                 axis_data_fifo_512_HD474 |         60 |         60 |       0 |    0 |     53 |      8 |      1 |    0 |          0 |
|           inst                                                                                                                                        |                                                       axis_data_fifo_512_axis_data_fifo_v2_0_8_top_HD475 |         60 |         60 |       0 |    0 |     53 |      8 |      1 |    0 |          0 |
|             gen_fifo.xpm_fifo_axis_inst                                                                                                               |                                                                   axis_data_fifo_512_xpm_fifo_axis_HD476 |         60 |         60 |       0 |    0 |     53 |      8 |      1 |    0 |          0 |
|               (gen_fifo.xpm_fifo_axis_inst)                                                                                                           |                                                                   axis_data_fifo_512_xpm_fifo_axis_HD476 |          2 |          2 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|               gaxis_rst_sync.xpm_cdc_sync_rst_inst                                                                                                    |                                                                axis_data_fifo_512_xpm_cdc_sync_rst_HD477 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|               xpm_fifo_base_inst                                                                                                                      |                                                                   axis_data_fifo_512_xpm_fifo_base_HD478 |         58 |         58 |       0 |    0 |     49 |      8 |      1 |    0 |          0 |
|                 (xpm_fifo_base_inst)                                                                                                                  |                                                                   axis_data_fifo_512_xpm_fifo_base_HD478 |          3 |          3 |       0 |    0 |      7 |      0 |      0 |    0 |          0 |
|                 gen_sdpram.xpm_memory_base_inst                                                                                                       |                                                                 axis_data_fifo_512_xpm_memory_base_HD479 |          5 |          5 |       0 |    0 |      0 |      8 |      1 |    0 |          0 |
|                 rdp_inst                                                                                                                              |                                                axis_data_fifo_512_xpm_counter_updn__parameterized0_HD480 |         18 |         18 |       0 |    0 |      9 |      0 |      0 |    0 |          0 |
|                 rdpp1_inst                                                                                                                            |                                                axis_data_fifo_512_xpm_counter_updn__parameterized1_HD481 |          9 |          9 |       0 |    0 |      9 |      0 |      0 |    0 |          0 |
|                 rst_d1_inst                                                                                                                           |                                                                axis_data_fifo_512_xpm_fifo_reg_bit_HD482 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                 wrp_inst                                                                                                                              |                                              axis_data_fifo_512_xpm_counter_updn__parameterized0_0_HD483 |         13 |         13 |       0 |    0 |      9 |      0 |      0 |    0 |          0 |
|                 wrpp1_inst                                                                                                                            |                                              axis_data_fifo_512_xpm_counter_updn__parameterized1_1_HD484 |          8 |          8 |       0 |    0 |      9 |      0 |      0 |    0 |          0 |
|                 xpm_fifo_rst_inst                                                                                                                     |                                                                    axis_data_fifo_512_xpm_fifo_rst_HD485 |          2 |          2 |       0 |    0 |      5 |      0 |      0 |    0 |          0 |
|         inst_seq_que_snk                                                                                                                              |                                                                                                  queue_6 |        108 |        108 |       0 |    0 |    242 |      0 |      0 |    0 |          0 |
|           inst_fifo                                                                                                                                   |                                                                                   fifo__parameterized3_7 |        108 |        108 |       0 |    0 |    242 |      0 |      0 |    0 |          0 |
|       inst_mux_cmd_wr                                                                                                                                 |                                                                                          rdma_mux_cmd_wr |        217 |        217 |       0 |    0 |    443 |      8 |      1 |    0 |          0 |
|         (inst_mux_cmd_wr)                                                                                                                             |                                                                                          rdma_mux_cmd_wr |          4 |          4 |       0 |    0 |     55 |      0 |      0 |    0 |          0 |
|         genblk1[0].inst_meta_que                                                                                                                      |                                                                               meta_queue__parameterized0 |         30 |         30 |       0 |    0 |     37 |      0 |      0 |    0 |          0 |
|           inst_meta                                                                                                                                   |                                                                            axis_data_fifo_meta_96_HD1464 |         30 |         30 |       0 |    0 |     37 |      0 |      0 |    0 |          0 |
|             inst                                                                                                                                      |                                                  axis_data_fifo_meta_96_axis_data_fifo_v2_0_8_top_HD1465 |         30 |         30 |       0 |    0 |     37 |      0 |      0 |    0 |          0 |
|               gen_fifo.xpm_fifo_axis_inst                                                                                                             |                                                              axis_data_fifo_meta_96_xpm_fifo_axis_HD1466 |         30 |         30 |       0 |    0 |     37 |      0 |      0 |    0 |          0 |
|                 (gen_fifo.xpm_fifo_axis_inst)                                                                                                         |                                                              axis_data_fifo_meta_96_xpm_fifo_axis_HD1466 |          2 |          2 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                 gaxis_rst_sync.xpm_cdc_sync_rst_inst                                                                                                  |                                                           axis_data_fifo_meta_96_xpm_cdc_sync_rst_HD1467 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                 xpm_fifo_base_inst                                                                                                                    |                                                              axis_data_fifo_meta_96_xpm_fifo_base_HD1468 |         28 |         28 |       0 |    0 |     33 |      0 |      0 |    0 |          0 |
|                   (xpm_fifo_base_inst)                                                                                                                |                                                              axis_data_fifo_meta_96_xpm_fifo_base_HD1468 |          3 |          3 |       0 |    0 |      7 |      0 |      0 |    0 |          0 |
|                   rdp_inst                                                                                                                            |                                           axis_data_fifo_meta_96_xpm_counter_updn__parameterized0_HD1470 |         10 |         10 |       0 |    0 |      5 |      0 |      0 |    0 |          0 |
|                   rdpp1_inst                                                                                                                          |                                           axis_data_fifo_meta_96_xpm_counter_updn__parameterized1_HD1471 |          4 |          4 |       0 |    0 |      5 |      0 |      0 |    0 |          0 |
|                   rst_d1_inst                                                                                                                         |                                                           axis_data_fifo_meta_96_xpm_fifo_reg_bit_HD1472 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                   wrp_inst                                                                                                                            |                                         axis_data_fifo_meta_96_xpm_counter_updn__parameterized0_0_HD1473 |          6 |          6 |       0 |    0 |      5 |      0 |      0 |    0 |          0 |
|                   wrpp1_inst                                                                                                                          |                                         axis_data_fifo_meta_96_xpm_counter_updn__parameterized1_1_HD1474 |          3 |          3 |       0 |    0 |      5 |      0 |      0 |    0 |          0 |
|                   xpm_fifo_rst_inst                                                                                                                   |                                                               axis_data_fifo_meta_96_xpm_fifo_rst_HD1475 |          2 |          2 |       0 |    0 |      5 |      0 |      0 |    0 |          0 |
|         genblk3[0].inst_data_que                                                                                                                      |                                                                                      axisr_data_fifo_512 |         61 |         61 |       0 |    0 |     53 |      8 |      1 |    0 |          0 |
|           inst                                                                                                                                        |                                                            axisr_data_fifo_512_axis_data_fifo_v2_0_8_top |         61 |         61 |       0 |    0 |     53 |      8 |      1 |    0 |          0 |
|             gen_fifo.xpm_fifo_axis_inst                                                                                                               |                                                                        axisr_data_fifo_512_xpm_fifo_axis |         61 |         61 |       0 |    0 |     53 |      8 |      1 |    0 |          0 |
|               (gen_fifo.xpm_fifo_axis_inst)                                                                                                           |                                                                        axisr_data_fifo_512_xpm_fifo_axis |          2 |          2 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|               gaxis_rst_sync.xpm_cdc_sync_rst_inst                                                                                                    |                                                                     axisr_data_fifo_512_xpm_cdc_sync_rst |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|               xpm_fifo_base_inst                                                                                                                      |                                                                        axisr_data_fifo_512_xpm_fifo_base |         59 |         59 |       0 |    0 |     49 |      8 |      1 |    0 |          0 |
|                 (xpm_fifo_base_inst)                                                                                                                  |                                                                        axisr_data_fifo_512_xpm_fifo_base |          3 |          3 |       0 |    0 |      7 |      0 |      0 |    0 |          0 |
|                 gen_sdpram.xpm_memory_base_inst                                                                                                       |                                                                      axisr_data_fifo_512_xpm_memory_base |          5 |          5 |       0 |    0 |      0 |      8 |      1 |    0 |          0 |
|                 rdp_inst                                                                                                                              |                                                     axisr_data_fifo_512_xpm_counter_updn__parameterized0 |         18 |         18 |       0 |    0 |      9 |      0 |      0 |    0 |          0 |
|                 rdpp1_inst                                                                                                                            |                                                     axisr_data_fifo_512_xpm_counter_updn__parameterized1 |         10 |         10 |       0 |    0 |      9 |      0 |      0 |    0 |          0 |
|                 rst_d1_inst                                                                                                                           |                                                                     axisr_data_fifo_512_xpm_fifo_reg_bit |          1 |          1 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                 wrp_inst                                                                                                                              |                                                   axisr_data_fifo_512_xpm_counter_updn__parameterized0_0 |         13 |         13 |       0 |    0 |      9 |      0 |      0 |    0 |          0 |
|                 wrpp1_inst                                                                                                                            |                                                   axisr_data_fifo_512_xpm_counter_updn__parameterized1_1 |          8 |          8 |       0 |    0 |      9 |      0 |      0 |    0 |          0 |
|                 xpm_fifo_rst_inst                                                                                                                     |                                                                         axisr_data_fifo_512_xpm_fifo_rst |          2 |          2 |       0 |    0 |      5 |      0 |      0 |    0 |          0 |
|         inst_seq_que_snk                                                                                                                              |                                                                                  queue__parameterized0_4 |        122 |        122 |       0 |    0 |    298 |      0 |      0 |    0 |          0 |
|           inst_fifo                                                                                                                                   |                                                                                   fifo__parameterized4_5 |        122 |        122 |       0 |    0 |    298 |      0 |      0 |    0 |          0 |
|       inst_rdma_ack_arbiter                                                                                                                           |                                                                                     rdma_meta_rx_arbiter |         54 |         30 |      24 |    0 |     97 |      0 |      0 |    0 |          0 |
|         (inst_rdma_ack_arbiter)                                                                                                                       |                                                                                     rdma_meta_rx_arbiter |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|         inst_rx_queue                                                                                                                                 |                                                                              axis_data_fifo_cnfg_rdma_40 |         54 |         30 |      24 |    0 |     97 |      0 |      0 |    0 |          0 |
|           inst                                                                                                                                        |                                                    axis_data_fifo_cnfg_rdma_40_axis_data_fifo_v2_0_8_top |         54 |         30 |      24 |    0 |     97 |      0 |      0 |    0 |          0 |
|             (inst)                                                                                                                                    |                                                    axis_data_fifo_cnfg_rdma_40_axis_data_fifo_v2_0_8_top |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|             gen_fifo.xpm_fifo_axis_inst                                                                                                               |                                                                axis_data_fifo_cnfg_rdma_40_xpm_fifo_axis |         54 |         30 |      24 |    0 |     97 |      0 |      0 |    0 |          0 |
|               (gen_fifo.xpm_fifo_axis_inst)                                                                                                           |                                                                axis_data_fifo_cnfg_rdma_40_xpm_fifo_axis |          2 |          2 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|               gaxis_rst_sync.xpm_cdc_sync_rst_inst                                                                                                    |                                                             axis_data_fifo_cnfg_rdma_40_xpm_cdc_sync_rst |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|               xpm_fifo_base_inst                                                                                                                      |                                                                axis_data_fifo_cnfg_rdma_40_xpm_fifo_base |         52 |         28 |      24 |    0 |     93 |      0 |      0 |    0 |          0 |
|                 (xpm_fifo_base_inst)                                                                                                                  |                                                                axis_data_fifo_cnfg_rdma_40_xpm_fifo_base |          3 |          3 |       0 |    0 |      7 |      0 |      0 |    0 |          0 |
|                 gen_sdpram.xpm_memory_base_inst                                                                                                       |                                                              axis_data_fifo_cnfg_rdma_40_xpm_memory_base |         24 |          0 |      24 |    0 |     60 |      0 |      0 |    0 |          0 |
|                 rdp_inst                                                                                                                              |                                             axis_data_fifo_cnfg_rdma_40_xpm_counter_updn__parameterized0 |         10 |         10 |       0 |    0 |      5 |      0 |      0 |    0 |          0 |
|                 rdpp1_inst                                                                                                                            |                                             axis_data_fifo_cnfg_rdma_40_xpm_counter_updn__parameterized1 |          4 |          4 |       0 |    0 |      5 |      0 |      0 |    0 |          0 |
|                 rst_d1_inst                                                                                                                           |                                                             axis_data_fifo_cnfg_rdma_40_xpm_fifo_reg_bit |          1 |          1 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                 wrp_inst                                                                                                                              |                                           axis_data_fifo_cnfg_rdma_40_xpm_counter_updn__parameterized0_0 |          6 |          6 |       0 |    0 |      5 |      0 |      0 |    0 |          0 |
|                 wrpp1_inst                                                                                                                            |                                           axis_data_fifo_cnfg_rdma_40_xpm_counter_updn__parameterized1_1 |          3 |          3 |       0 |    0 |      5 |      0 |      0 |    0 |          0 |
|                 xpm_fifo_rst_inst                                                                                                                     |                                                                 axis_data_fifo_cnfg_rdma_40_xpm_fifo_rst |          2 |          2 |       0 |    0 |      5 |      0 |      0 |    0 |          0 |
|       inst_rdma_req_host_arbiter                                                                                                                      |                                                                                     rdma_meta_tx_arbiter |        158 |         30 |     128 |    0 |    465 |      0 |      0 |    0 |          0 |
|         inst_tx_queue                                                                                                                                 |                                                                             axis_data_fifo_cnfg_rdma_256 |        158 |         30 |     128 |    0 |    465 |      0 |      0 |    0 |          0 |
|           inst                                                                                                                                        |                                                   axis_data_fifo_cnfg_rdma_256_axis_data_fifo_v2_0_8_top |        158 |         30 |     128 |    0 |    465 |      0 |      0 |    0 |          0 |
|             (inst)                                                                                                                                    |                                                   axis_data_fifo_cnfg_rdma_256_axis_data_fifo_v2_0_8_top |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|             gen_fifo.xpm_fifo_axis_inst                                                                                                               |                                                               axis_data_fifo_cnfg_rdma_256_xpm_fifo_axis |        158 |         30 |     128 |    0 |    465 |      0 |      0 |    0 |          0 |
|               (gen_fifo.xpm_fifo_axis_inst)                                                                                                           |                                                               axis_data_fifo_cnfg_rdma_256_xpm_fifo_axis |          2 |          2 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|               gaxis_rst_sync.xpm_cdc_sync_rst_inst                                                                                                    |                                                            axis_data_fifo_cnfg_rdma_256_xpm_cdc_sync_rst |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|               xpm_fifo_base_inst                                                                                                                      |                                                               axis_data_fifo_cnfg_rdma_256_xpm_fifo_base |        156 |         28 |     128 |    0 |    461 |      0 |      0 |    0 |          0 |
|                 (xpm_fifo_base_inst)                                                                                                                  |                                                               axis_data_fifo_cnfg_rdma_256_xpm_fifo_base |          3 |          3 |       0 |    0 |      7 |      0 |      0 |    0 |          0 |
|                 gen_sdpram.xpm_memory_base_inst                                                                                                       |                                                             axis_data_fifo_cnfg_rdma_256_xpm_memory_base |        128 |          0 |     128 |    0 |    428 |      0 |      0 |    0 |          0 |
|                 rdp_inst                                                                                                                              |                                            axis_data_fifo_cnfg_rdma_256_xpm_counter_updn__parameterized0 |         10 |         10 |       0 |    0 |      5 |      0 |      0 |    0 |          0 |
|                 rdpp1_inst                                                                                                                            |                                            axis_data_fifo_cnfg_rdma_256_xpm_counter_updn__parameterized1 |          4 |          4 |       0 |    0 |      5 |      0 |      0 |    0 |          0 |
|                 rst_d1_inst                                                                                                                           |                                                            axis_data_fifo_cnfg_rdma_256_xpm_fifo_reg_bit |          1 |          1 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                 wrp_inst                                                                                                                              |                                          axis_data_fifo_cnfg_rdma_256_xpm_counter_updn__parameterized0_0 |          6 |          6 |       0 |    0 |      5 |      0 |      0 |    0 |          0 |
|                 wrpp1_inst                                                                                                                            |                                          axis_data_fifo_cnfg_rdma_256_xpm_counter_updn__parameterized1_1 |          3 |          3 |       0 |    0 |      5 |      0 |      0 |    0 |          0 |
|                 xpm_fifo_rst_inst                                                                                                                     |                                                                axis_data_fifo_cnfg_rdma_256_xpm_fifo_rst |          2 |          2 |       0 |    0 |      5 |      0 |      0 |    0 |          0 |
|     nolabel_line450                                                                                                                                   |                                                                             rdma_arbiter__parameterized0 |        628 |        476 |     152 |    0 |   1385 |     16 |      2 |    0 |          0 |
|       inst_mux_cmd_rd                                                                                                                                 |                                                                          rdma_mux_cmd_rd__parameterized0 |        201 |        201 |       0 |    0 |    380 |      8 |      1 |    0 |          0 |
|         (inst_mux_cmd_rd)                                                                                                                             |                                                                          rdma_mux_cmd_rd__parameterized0 |          3 |          3 |       0 |    0 |     48 |      0 |      0 |    0 |          0 |
|         genblk1[0].inst_meta_que                                                                                                                      |                                                                               meta_queue__parameterized1 |         30 |         30 |       0 |    0 |     37 |      0 |      0 |    0 |          0 |
|           inst_meta                                                                                                                                   |                                                                            axis_data_fifo_meta_96_HD1476 |         30 |         30 |       0 |    0 |     37 |      0 |      0 |    0 |          0 |
|             inst                                                                                                                                      |                                                  axis_data_fifo_meta_96_axis_data_fifo_v2_0_8_top_HD1477 |         30 |         30 |       0 |    0 |     37 |      0 |      0 |    0 |          0 |
|               gen_fifo.xpm_fifo_axis_inst                                                                                                             |                                                              axis_data_fifo_meta_96_xpm_fifo_axis_HD1478 |         30 |         30 |       0 |    0 |     37 |      0 |      0 |    0 |          0 |
|                 (gen_fifo.xpm_fifo_axis_inst)                                                                                                         |                                                              axis_data_fifo_meta_96_xpm_fifo_axis_HD1478 |          2 |          2 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                 gaxis_rst_sync.xpm_cdc_sync_rst_inst                                                                                                  |                                                           axis_data_fifo_meta_96_xpm_cdc_sync_rst_HD1479 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                 xpm_fifo_base_inst                                                                                                                    |                                                              axis_data_fifo_meta_96_xpm_fifo_base_HD1480 |         28 |         28 |       0 |    0 |     33 |      0 |      0 |    0 |          0 |
|                   (xpm_fifo_base_inst)                                                                                                                |                                                              axis_data_fifo_meta_96_xpm_fifo_base_HD1480 |          3 |          3 |       0 |    0 |      7 |      0 |      0 |    0 |          0 |
|                   rdp_inst                                                                                                                            |                                           axis_data_fifo_meta_96_xpm_counter_updn__parameterized0_HD1482 |         10 |         10 |       0 |    0 |      5 |      0 |      0 |    0 |          0 |
|                   rdpp1_inst                                                                                                                          |                                           axis_data_fifo_meta_96_xpm_counter_updn__parameterized1_HD1483 |          4 |          4 |       0 |    0 |      5 |      0 |      0 |    0 |          0 |
|                   rst_d1_inst                                                                                                                         |                                                           axis_data_fifo_meta_96_xpm_fifo_reg_bit_HD1484 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                   wrp_inst                                                                                                                            |                                         axis_data_fifo_meta_96_xpm_counter_updn__parameterized0_0_HD1485 |          6 |          6 |       0 |    0 |      5 |      0 |      0 |    0 |          0 |
|                   wrpp1_inst                                                                                                                          |                                         axis_data_fifo_meta_96_xpm_counter_updn__parameterized1_1_HD1486 |          3 |          3 |       0 |    0 |      5 |      0 |      0 |    0 |          0 |
|                   xpm_fifo_rst_inst                                                                                                                   |                                                               axis_data_fifo_meta_96_xpm_fifo_rst_HD1487 |          2 |          2 |       0 |    0 |      5 |      0 |      0 |    0 |          0 |
|         genblk3[0].inst_data_que                                                                                                                      |                                                                                 axis_data_fifo_512_HD486 |         60 |         60 |       0 |    0 |     53 |      8 |      1 |    0 |          0 |
|           inst                                                                                                                                        |                                                       axis_data_fifo_512_axis_data_fifo_v2_0_8_top_HD487 |         60 |         60 |       0 |    0 |     53 |      8 |      1 |    0 |          0 |
|             gen_fifo.xpm_fifo_axis_inst                                                                                                               |                                                                   axis_data_fifo_512_xpm_fifo_axis_HD488 |         60 |         60 |       0 |    0 |     53 |      8 |      1 |    0 |          0 |
|               (gen_fifo.xpm_fifo_axis_inst)                                                                                                           |                                                                   axis_data_fifo_512_xpm_fifo_axis_HD488 |          2 |          2 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|               gaxis_rst_sync.xpm_cdc_sync_rst_inst                                                                                                    |                                                                axis_data_fifo_512_xpm_cdc_sync_rst_HD489 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|               xpm_fifo_base_inst                                                                                                                      |                                                                   axis_data_fifo_512_xpm_fifo_base_HD490 |         58 |         58 |       0 |    0 |     49 |      8 |      1 |    0 |          0 |
|                 (xpm_fifo_base_inst)                                                                                                                  |                                                                   axis_data_fifo_512_xpm_fifo_base_HD490 |          3 |          3 |       0 |    0 |      7 |      0 |      0 |    0 |          0 |
|                 gen_sdpram.xpm_memory_base_inst                                                                                                       |                                                                 axis_data_fifo_512_xpm_memory_base_HD491 |          5 |          5 |       0 |    0 |      0 |      8 |      1 |    0 |          0 |
|                 rdp_inst                                                                                                                              |                                                axis_data_fifo_512_xpm_counter_updn__parameterized0_HD492 |         18 |         18 |       0 |    0 |      9 |      0 |      0 |    0 |          0 |
|                 rdpp1_inst                                                                                                                            |                                                axis_data_fifo_512_xpm_counter_updn__parameterized1_HD493 |          9 |          9 |       0 |    0 |      9 |      0 |      0 |    0 |          0 |
|                 rst_d1_inst                                                                                                                           |                                                                axis_data_fifo_512_xpm_fifo_reg_bit_HD494 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                 wrp_inst                                                                                                                              |                                              axis_data_fifo_512_xpm_counter_updn__parameterized0_0_HD495 |         13 |         13 |       0 |    0 |      9 |      0 |      0 |    0 |          0 |
|                 wrpp1_inst                                                                                                                            |                                              axis_data_fifo_512_xpm_counter_updn__parameterized1_1_HD496 |          8 |          8 |       0 |    0 |      9 |      0 |      0 |    0 |          0 |
|                 xpm_fifo_rst_inst                                                                                                                     |                                                                    axis_data_fifo_512_xpm_fifo_rst_HD497 |          2 |          2 |       0 |    0 |      5 |      0 |      0 |    0 |          0 |
|         inst_seq_que_snk                                                                                                                              |                                                                                                    queue |        108 |        108 |       0 |    0 |    242 |      0 |      0 |    0 |          0 |
|           inst_fifo                                                                                                                                   |                                                                                     fifo__parameterized3 |        108 |        108 |       0 |    0 |    242 |      0 |      0 |    0 |          0 |
|       inst_mux_cmd_wr                                                                                                                                 |                                                                          rdma_mux_cmd_wr__parameterized0 |        217 |        217 |       0 |    0 |    443 |      8 |      1 |    0 |          0 |
|         (inst_mux_cmd_wr)                                                                                                                             |                                                                          rdma_mux_cmd_wr__parameterized0 |          4 |          4 |       0 |    0 |     55 |      0 |      0 |    0 |          0 |
|         genblk1[0].inst_meta_que                                                                                                                      |                                                                               meta_queue__parameterized2 |         30 |         30 |       0 |    0 |     37 |      0 |      0 |    0 |          0 |
|           inst_meta                                                                                                                                   |                                                                            axis_data_fifo_meta_96_HD1488 |         30 |         30 |       0 |    0 |     37 |      0 |      0 |    0 |          0 |
|             inst                                                                                                                                      |                                                  axis_data_fifo_meta_96_axis_data_fifo_v2_0_8_top_HD1489 |         30 |         30 |       0 |    0 |     37 |      0 |      0 |    0 |          0 |
|               gen_fifo.xpm_fifo_axis_inst                                                                                                             |                                                              axis_data_fifo_meta_96_xpm_fifo_axis_HD1490 |         30 |         30 |       0 |    0 |     37 |      0 |      0 |    0 |          0 |
|                 (gen_fifo.xpm_fifo_axis_inst)                                                                                                         |                                                              axis_data_fifo_meta_96_xpm_fifo_axis_HD1490 |          2 |          2 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                 gaxis_rst_sync.xpm_cdc_sync_rst_inst                                                                                                  |                                                           axis_data_fifo_meta_96_xpm_cdc_sync_rst_HD1491 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                 xpm_fifo_base_inst                                                                                                                    |                                                              axis_data_fifo_meta_96_xpm_fifo_base_HD1492 |         28 |         28 |       0 |    0 |     33 |      0 |      0 |    0 |          0 |
|                   (xpm_fifo_base_inst)                                                                                                                |                                                              axis_data_fifo_meta_96_xpm_fifo_base_HD1492 |          3 |          3 |       0 |    0 |      7 |      0 |      0 |    0 |          0 |
|                   rdp_inst                                                                                                                            |                                           axis_data_fifo_meta_96_xpm_counter_updn__parameterized0_HD1494 |         10 |         10 |       0 |    0 |      5 |      0 |      0 |    0 |          0 |
|                   rdpp1_inst                                                                                                                          |                                           axis_data_fifo_meta_96_xpm_counter_updn__parameterized1_HD1495 |          4 |          4 |       0 |    0 |      5 |      0 |      0 |    0 |          0 |
|                   rst_d1_inst                                                                                                                         |                                                           axis_data_fifo_meta_96_xpm_fifo_reg_bit_HD1496 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                   wrp_inst                                                                                                                            |                                         axis_data_fifo_meta_96_xpm_counter_updn__parameterized0_0_HD1497 |          6 |          6 |       0 |    0 |      5 |      0 |      0 |    0 |          0 |
|                   wrpp1_inst                                                                                                                          |                                         axis_data_fifo_meta_96_xpm_counter_updn__parameterized1_1_HD1498 |          3 |          3 |       0 |    0 |      5 |      0 |      0 |    0 |          0 |
|                   xpm_fifo_rst_inst                                                                                                                   |                                                               axis_data_fifo_meta_96_xpm_fifo_rst_HD1499 |          2 |          2 |       0 |    0 |      5 |      0 |      0 |    0 |          0 |
|         genblk3[0].inst_data_que                                                                                                                      |                                                                               axisr_data_fifo_512_HD1649 |         61 |         61 |       0 |    0 |     53 |      8 |      1 |    0 |          0 |
|           inst                                                                                                                                        |                                                     axisr_data_fifo_512_axis_data_fifo_v2_0_8_top_HD1650 |         61 |         61 |       0 |    0 |     53 |      8 |      1 |    0 |          0 |
|             gen_fifo.xpm_fifo_axis_inst                                                                                                               |                                                                 axisr_data_fifo_512_xpm_fifo_axis_HD1651 |         61 |         61 |       0 |    0 |     53 |      8 |      1 |    0 |          0 |
|               (gen_fifo.xpm_fifo_axis_inst)                                                                                                           |                                                                 axisr_data_fifo_512_xpm_fifo_axis_HD1651 |          2 |          2 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|               gaxis_rst_sync.xpm_cdc_sync_rst_inst                                                                                                    |                                                              axisr_data_fifo_512_xpm_cdc_sync_rst_HD1652 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|               xpm_fifo_base_inst                                                                                                                      |                                                                 axisr_data_fifo_512_xpm_fifo_base_HD1653 |         59 |         59 |       0 |    0 |     49 |      8 |      1 |    0 |          0 |
|                 (xpm_fifo_base_inst)                                                                                                                  |                                                                 axisr_data_fifo_512_xpm_fifo_base_HD1653 |          3 |          3 |       0 |    0 |      7 |      0 |      0 |    0 |          0 |
|                 gen_sdpram.xpm_memory_base_inst                                                                                                       |                                                               axisr_data_fifo_512_xpm_memory_base_HD1654 |          5 |          5 |       0 |    0 |      0 |      8 |      1 |    0 |          0 |
|                 rdp_inst                                                                                                                              |                                              axisr_data_fifo_512_xpm_counter_updn__parameterized0_HD1655 |         18 |         18 |       0 |    0 |      9 |      0 |      0 |    0 |          0 |
|                 rdpp1_inst                                                                                                                            |                                              axisr_data_fifo_512_xpm_counter_updn__parameterized1_HD1656 |         10 |         10 |       0 |    0 |      9 |      0 |      0 |    0 |          0 |
|                 rst_d1_inst                                                                                                                           |                                                              axisr_data_fifo_512_xpm_fifo_reg_bit_HD1657 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                 wrp_inst                                                                                                                              |                                            axisr_data_fifo_512_xpm_counter_updn__parameterized0_0_HD1658 |         13 |         13 |       0 |    0 |      9 |      0 |      0 |    0 |          0 |
|                 wrpp1_inst                                                                                                                            |                                            axisr_data_fifo_512_xpm_counter_updn__parameterized1_1_HD1659 |          8 |          8 |       0 |    0 |      9 |      0 |      0 |    0 |          0 |
|                 xpm_fifo_rst_inst                                                                                                                     |                                                                  axisr_data_fifo_512_xpm_fifo_rst_HD1660 |          2 |          2 |       0 |    0 |      5 |      0 |      0 |    0 |          0 |
|         inst_seq_que_snk                                                                                                                              |                                                                                    queue__parameterized0 |        122 |        122 |       0 |    0 |    298 |      0 |      0 |    0 |          0 |
|           inst_fifo                                                                                                                                   |                                                                                     fifo__parameterized4 |        122 |        122 |       0 |    0 |    298 |      0 |      0 |    0 |          0 |
|       inst_rdma_ack_arbiter                                                                                                                           |                                                                     rdma_meta_rx_arbiter__parameterized0 |         54 |         30 |      24 |    0 |     97 |      0 |      0 |    0 |          0 |
|         (inst_rdma_ack_arbiter)                                                                                                                       |                                                                     rdma_meta_rx_arbiter__parameterized0 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|         inst_rx_queue                                                                                                                                 |                                                                       axis_data_fifo_cnfg_rdma_40_HD1662 |         54 |         30 |      24 |    0 |     97 |      0 |      0 |    0 |          0 |
|           inst                                                                                                                                        |                                             axis_data_fifo_cnfg_rdma_40_axis_data_fifo_v2_0_8_top_HD1663 |         54 |         30 |      24 |    0 |     97 |      0 |      0 |    0 |          0 |
|             (inst)                                                                                                                                    |                                             axis_data_fifo_cnfg_rdma_40_axis_data_fifo_v2_0_8_top_HD1663 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|             gen_fifo.xpm_fifo_axis_inst                                                                                                               |                                                         axis_data_fifo_cnfg_rdma_40_xpm_fifo_axis_HD1664 |         54 |         30 |      24 |    0 |     97 |      0 |      0 |    0 |          0 |
|               (gen_fifo.xpm_fifo_axis_inst)                                                                                                           |                                                         axis_data_fifo_cnfg_rdma_40_xpm_fifo_axis_HD1664 |          2 |          2 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|               gaxis_rst_sync.xpm_cdc_sync_rst_inst                                                                                                    |                                                      axis_data_fifo_cnfg_rdma_40_xpm_cdc_sync_rst_HD1665 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|               xpm_fifo_base_inst                                                                                                                      |                                                         axis_data_fifo_cnfg_rdma_40_xpm_fifo_base_HD1666 |         52 |         28 |      24 |    0 |     93 |      0 |      0 |    0 |          0 |
|                 (xpm_fifo_base_inst)                                                                                                                  |                                                         axis_data_fifo_cnfg_rdma_40_xpm_fifo_base_HD1666 |          3 |          3 |       0 |    0 |      7 |      0 |      0 |    0 |          0 |
|                 gen_sdpram.xpm_memory_base_inst                                                                                                       |                                                       axis_data_fifo_cnfg_rdma_40_xpm_memory_base_HD1668 |         24 |          0 |      24 |    0 |     60 |      0 |      0 |    0 |          0 |
|                 rdp_inst                                                                                                                              |                                      axis_data_fifo_cnfg_rdma_40_xpm_counter_updn__parameterized0_HD1669 |         10 |         10 |       0 |    0 |      5 |      0 |      0 |    0 |          0 |
|                 rdpp1_inst                                                                                                                            |                                      axis_data_fifo_cnfg_rdma_40_xpm_counter_updn__parameterized1_HD1670 |          4 |          4 |       0 |    0 |      5 |      0 |      0 |    0 |          0 |
|                 rst_d1_inst                                                                                                                           |                                                      axis_data_fifo_cnfg_rdma_40_xpm_fifo_reg_bit_HD1671 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                 wrp_inst                                                                                                                              |                                    axis_data_fifo_cnfg_rdma_40_xpm_counter_updn__parameterized0_0_HD1672 |          6 |          6 |       0 |    0 |      5 |      0 |      0 |    0 |          0 |
|                 wrpp1_inst                                                                                                                            |                                    axis_data_fifo_cnfg_rdma_40_xpm_counter_updn__parameterized1_1_HD1673 |          3 |          3 |       0 |    0 |      5 |      0 |      0 |    0 |          0 |
|                 xpm_fifo_rst_inst                                                                                                                     |                                                          axis_data_fifo_cnfg_rdma_40_xpm_fifo_rst_HD1674 |          2 |          2 |       0 |    0 |      5 |      0 |      0 |    0 |          0 |
|       inst_rdma_req_host_arbiter                                                                                                                      |                                                                     rdma_meta_tx_arbiter__parameterized0 |        157 |         29 |     128 |    0 |    465 |      0 |      0 |    0 |          0 |
|         inst_tx_queue                                                                                                                                 |                                                                      axis_data_fifo_cnfg_rdma_256_HD1394 |        157 |         29 |     128 |    0 |    465 |      0 |      0 |    0 |          0 |
|           inst                                                                                                                                        |                                            axis_data_fifo_cnfg_rdma_256_axis_data_fifo_v2_0_8_top_HD1395 |        157 |         29 |     128 |    0 |    465 |      0 |      0 |    0 |          0 |
|             (inst)                                                                                                                                    |                                            axis_data_fifo_cnfg_rdma_256_axis_data_fifo_v2_0_8_top_HD1395 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|             gen_fifo.xpm_fifo_axis_inst                                                                                                               |                                                        axis_data_fifo_cnfg_rdma_256_xpm_fifo_axis_HD1396 |        157 |         29 |     128 |    0 |    465 |      0 |      0 |    0 |          0 |
|               (gen_fifo.xpm_fifo_axis_inst)                                                                                                           |                                                        axis_data_fifo_cnfg_rdma_256_xpm_fifo_axis_HD1396 |          2 |          2 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|               gaxis_rst_sync.xpm_cdc_sync_rst_inst                                                                                                    |                                                     axis_data_fifo_cnfg_rdma_256_xpm_cdc_sync_rst_HD1397 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|               xpm_fifo_base_inst                                                                                                                      |                                                        axis_data_fifo_cnfg_rdma_256_xpm_fifo_base_HD1398 |        155 |         27 |     128 |    0 |    461 |      0 |      0 |    0 |          0 |
|                 (xpm_fifo_base_inst)                                                                                                                  |                                                        axis_data_fifo_cnfg_rdma_256_xpm_fifo_base_HD1398 |          3 |          3 |       0 |    0 |      7 |      0 |      0 |    0 |          0 |
|                 gen_sdpram.xpm_memory_base_inst                                                                                                       |                                                      axis_data_fifo_cnfg_rdma_256_xpm_memory_base_HD1400 |        128 |          0 |     128 |    0 |    428 |      0 |      0 |    0 |          0 |
|                 rdp_inst                                                                                                                              |                                     axis_data_fifo_cnfg_rdma_256_xpm_counter_updn__parameterized0_HD1401 |         10 |         10 |       0 |    0 |      5 |      0 |      0 |    0 |          0 |
|                 rdpp1_inst                                                                                                                            |                                     axis_data_fifo_cnfg_rdma_256_xpm_counter_updn__parameterized1_HD1402 |          4 |          4 |       0 |    0 |      5 |      0 |      0 |    0 |          0 |
|                 rst_d1_inst                                                                                                                           |                                                     axis_data_fifo_cnfg_rdma_256_xpm_fifo_reg_bit_HD1403 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                 wrp_inst                                                                                                                              |                                   axis_data_fifo_cnfg_rdma_256_xpm_counter_updn__parameterized0_0_HD1404 |          6 |          6 |       0 |    0 |      5 |      0 |      0 |    0 |          0 |
|                 wrpp1_inst                                                                                                                            |                                   axis_data_fifo_cnfg_rdma_256_xpm_counter_updn__parameterized1_1_HD1405 |          3 |          3 |       0 |    0 |      5 |      0 |      0 |    0 |          0 |
|                 xpm_fifo_rst_inst                                                                                                                     |                                                         axis_data_fifo_cnfg_rdma_256_xpm_fifo_rst_HD1406 |          2 |          2 |       0 |    0 |      5 |      0 |      0 |    0 |          0 |
|   inst_int_hbm                                                                                                                                        |                                                                                               design_hbm |      14293 |      10508 |    2228 | 1557 |  29357 |     12 |      0 |    0 |          0 |
|     (inst_int_hbm)                                                                                                                                    |                                                                                               design_hbm |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|     axi_apb_bridge_inst                                                                                                                               |                                                                         design_hbm_axi_apb_bridge_inst_0 |          3 |          3 |       0 |    0 |      5 |      0 |      0 |    0 |          0 |
|       U0                                                                                                                                              |                                                          design_hbm_axi_apb_bridge_inst_0_axi_apb_bridge |          3 |          3 |       0 |    0 |      5 |      0 |      0 |    0 |          0 |
|         APB_MASTER_IF_MODULE                                                                                                                          |                                                                 design_hbm_axi_apb_bridge_inst_0_apb_mif |          1 |          1 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|         AXILITE_SLAVE_IF_MODULE                                                                                                                       |                                                             design_hbm_axi_apb_bridge_inst_0_axilite_sif |          3 |          3 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|         MULTIPLEXOR_MODULE                                                                                                                            |                                                             design_hbm_axi_apb_bridge_inst_0_multiplexor |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|     clk_wiz_0                                                                                                                                         |                                                                                   design_hbm_clk_wiz_0_0 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|       inst                                                                                                                                            |                                                                           design_hbm_clk_wiz_0_0_clk_wiz |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|     hbm_inst                                                                                                                                          |                                                                                    design_hbm_hbm_inst_0 |       1476 |       1460 |      16 |    0 |   1598 |      4 |      0 |    0 |          0 |
|       inst                                                                                                                                            |                                                                        design_hbm_hbm_inst_0_hbm_v1_0_12 |       1476 |       1460 |      16 |    0 |   1598 |      4 |      0 |    0 |          0 |
|         TWO_STACK.u_hbm_top                                                                                                                           |                                                                            design_hbm_hbm_inst_0_hbm_top |       1476 |       1460 |      16 |    0 |   1598 |      4 |      0 |    0 |          0 |
|           (TWO_STACK.u_hbm_top)                                                                                                                       |                                                                            design_hbm_hbm_inst_0_hbm_top |         58 |         58 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|           TWO_STACK_HBM.hbm_apb_arbiter_0                                                                                                             |                                                                    design_hbm_hbm_inst_0_hbm_apb_arbiter |         87 |         87 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|           TWO_STACK_HBM.hbm_apb_arbiter_1                                                                                                             |                                                                  design_hbm_hbm_inst_0_hbm_apb_arbiter_0 |         86 |         86 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|           TWO_STACK_HBM.hbm_apb_mst_0                                                                                                                 |                                                                        design_hbm_hbm_inst_0_hbm_apb_mst |        215 |        215 |       0 |    0 |    210 |      0 |      0 |    0 |          0 |
|           TWO_STACK_HBM.hbm_apb_mst_1                                                                                                                 |                                                                      design_hbm_hbm_inst_0_hbm_apb_mst_1 |        215 |        215 |       0 |    0 |    210 |      0 |      0 |    0 |          0 |
|           TWO_STACK_HBM.hbm_data_fetch_0                                                                                                              |                                                                     design_hbm_hbm_inst_0_hbm_data_fetch |         52 |         52 |       0 |    0 |    130 |      0 |      0 |    0 |          0 |
|           TWO_STACK_HBM.hbm_data_fetch_1                                                                                                              |                                                                   design_hbm_hbm_inst_0_hbm_data_fetch_2 |         52 |         52 |       0 |    0 |    130 |      0 |      0 |    0 |          0 |
|           TWO_STACK_HBM.u_hbm_temp_rd_0                                                                                                               |                                                                        design_hbm_hbm_inst_0_hbm_temp_rd |         90 |         90 |       0 |    0 |     70 |      0 |      0 |    0 |          0 |
|           TWO_STACK_HBM.u_hbm_temp_rd_1                                                                                                               |                                                                      design_hbm_hbm_inst_0_hbm_temp_rd_3 |         83 |         83 |       0 |    0 |     70 |      0 |      0 |    0 |          0 |
|           TWO_STACK_HBM.u_xsdb_top_0                                                                                                                  |                                                                           design_hbm_hbm_inst_0_xsdb_top |        247 |        239 |       8 |    0 |    387 |      0 |      0 |    0 |          0 |
|             U_XSDB_SLAVE                                                                                                                              |                                                design_hbm_hbm_inst_0_hbm_v1_0_12_chipscope_xsdb_slave__1 |         74 |         74 |       0 |    0 |    213 |      0 |      0 |    0 |          0 |
|             xsdb2adb_u0                                                                                                                               |                                                                           design_hbm_hbm_inst_0_xsdb2apb |        173 |        165 |       8 |    0 |    174 |      0 |      0 |    0 |          0 |
|           TWO_STACK_HBM.u_xsdb_top_1                                                                                                                  |                                                           design_hbm_hbm_inst_0_xsdb_top__parameterized0 |        248 |        240 |       8 |    0 |    387 |      0 |      0 |    0 |          0 |
|             U_XSDB_SLAVE                                                                                                                              |                                                   design_hbm_hbm_inst_0_hbm_v1_0_12_chipscope_xsdb_slave |         74 |         74 |       0 |    0 |    213 |      0 |      0 |    0 |          0 |
|             xsdb2adb_u0                                                                                                                               |                                                           design_hbm_hbm_inst_0_xsdb2apb__parameterized0 |        174 |        166 |       8 |    0 |    174 |      0 |      0 |    0 |          0 |
|           TWO_STACK_HBM.xpm_memory_spram_inst_0                                                                                                       |                                                                   design_hbm_hbm_inst_0_xpm_memory_spram |         24 |         24 |       0 |    0 |      0 |      2 |      0 |    0 |          0 |
|             (TWO_STACK_HBM.xpm_memory_spram_inst_0)                                                                                                   |                                                                   design_hbm_hbm_inst_0_xpm_memory_spram |         23 |         23 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|             xpm_memory_base_inst                                                                                                                      |                                                                    design_hbm_hbm_inst_0_xpm_memory_base |          1 |          1 |       0 |    0 |      0 |      2 |      0 |    0 |          0 |
|           TWO_STACK_HBM.xpm_memory_spram_inst_1                                                                                                       |                                                   design_hbm_hbm_inst_0_xpm_memory_spram__parameterized0 |         24 |         24 |       0 |    0 |      0 |      2 |      0 |    0 |          0 |
|             (TWO_STACK_HBM.xpm_memory_spram_inst_1)                                                                                                   |                                                   design_hbm_hbm_inst_0_xpm_memory_spram__parameterized0 |         23 |         23 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|             xpm_memory_base_inst                                                                                                                      |                                                    design_hbm_hbm_inst_0_xpm_memory_base__parameterized0 |          1 |          1 |       0 |    0 |      0 |      2 |      0 |    0 |          0 |
|     hbm_reset_sync_SLR0                                                                                                                               |                                                                         design_hbm_hbm_reset_sync_SLR0_0 |         14 |         13 |       0 |    1 |     43 |      0 |      0 |    0 |          0 |
|       U0                                                                                                                                              |                                                          design_hbm_hbm_reset_sync_SLR0_0_proc_sys_reset |         14 |         13 |       0 |    1 |     43 |      0 |      0 |    0 |          0 |
|         (U0)                                                                                                                                          |                                                          design_hbm_hbm_reset_sync_SLR0_0_proc_sys_reset |          0 |          0 |       0 |    0 |     11 |      0 |      0 |    0 |          0 |
|         EXT_LPF                                                                                                                                       |                                                                     design_hbm_hbm_reset_sync_SLR0_0_lpf |          5 |          4 |       0 |    1 |     17 |      0 |      0 |    0 |          0 |
|           (EXT_LPF)                                                                                                                                   |                                                                     design_hbm_hbm_reset_sync_SLR0_0_lpf |          2 |          1 |       0 |    1 |      9 |      0 |      0 |    0 |          0 |
|           ACTIVE_HIGH_AUX.ACT_HI_AUX                                                                                                                  |                                                                design_hbm_hbm_reset_sync_SLR0_0_cdc_sync |          1 |          1 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|           ACTIVE_LOW_EXT.ACT_LO_EXT                                                                                                                   |                                                              design_hbm_hbm_reset_sync_SLR0_0_cdc_sync_0 |          2 |          2 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|         SEQ                                                                                                                                           |                                                            design_hbm_hbm_reset_sync_SLR0_0_sequence_psr |          9 |          9 |       0 |    0 |     15 |      0 |      0 |    0 |          0 |
|           (SEQ)                                                                                                                                       |                                                            design_hbm_hbm_reset_sync_SLR0_0_sequence_psr |          5 |          5 |       0 |    0 |      9 |      0 |      0 |    0 |          0 |
|           SEQ_COUNTER                                                                                                                                 |                                                                 design_hbm_hbm_reset_sync_SLR0_0_upcnt_n |          4 |          4 |       0 |    0 |      6 |      0 |      0 |    0 |          0 |
|     path_0                                                                                                                                            |                                                                                       path_0_imp_1E0MF62 |       6413 |       4529 |    1106 |  778 |  13857 |      4 |      0 |    0 |          0 |
|       (path_0)                                                                                                                                        |                                                                                       path_0_imp_1E0MF62 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|       axi_clock_converter_0                                                                                                                           |                                                                       design_hbm_axi_clock_converter_0_0 |        906 |        198 |     708 |    0 |   2866 |      0 |      0 |    0 |          0 |
|         inst                                                                                                                                          |                       design_hbm_axi_clock_converter_0_0_axi_clock_converter_v2_1_25_axi_clock_converter |        906 |        198 |     708 |    0 |   2866 |      0 |      0 |    0 |          0 |
|           (inst)                                                                                                                                      |                       design_hbm_axi_clock_converter_0_0_axi_clock_converter_v2_1_25_axi_clock_converter |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|           gen_clock_conv.gen_async_conv.asyncfifo_axi                                                                                                 |                                                design_hbm_axi_clock_converter_0_0_fifo_generator_v13_2_7 |        905 |        197 |     708 |    0 |   2866 |      0 |      0 |    0 |          0 |
|             inst_fifo_gen                                                                                                                             |                                          design_hbm_axi_clock_converter_0_0_fifo_generator_v13_2_7_synth |        905 |        197 |     708 |    0 |   2866 |      0 |      0 |    0 |          0 |
|               gaxi_full_lite.gread_ch.grach2.axi_rach                                                                                                 |                                                    design_hbm_axi_clock_converter_0_0_fifo_generator_top |         80 |         40 |      40 |    0 |    198 |      0 |      0 |    0 |          0 |
|                 grf.rf                                                                                                                                |                                                design_hbm_axi_clock_converter_0_0_fifo_generator_ramfifo |         80 |         40 |      40 |    0 |    198 |      0 |      0 |    0 |          0 |
|                   gntv_or_sync_fifo.gcx.clkx                                                                                                          |                                                design_hbm_axi_clock_converter_0_0_clk_x_pntrs__xdcDup__4 |         12 |         12 |       0 |    0 |     40 |      0 |      0 |    0 |          0 |
|                     (gntv_or_sync_fifo.gcx.clkx)                                                                                                      |                                                design_hbm_axi_clock_converter_0_0_clk_x_pntrs__xdcDup__4 |          2 |          2 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                     rd_pntr_cdc_inst                                                                                                                  |                                                      design_hbm_axi_clock_converter_0_0_xpm_cdc_gray__17 |          5 |          5 |       0 |    0 |     20 |      0 |      0 |    0 |          0 |
|                     wr_pntr_cdc_inst                                                                                                                  |                                                      design_hbm_axi_clock_converter_0_0_xpm_cdc_gray__16 |          5 |          5 |       0 |    0 |     20 |      0 |      0 |    0 |          0 |
|                   gntv_or_sync_fifo.gl0.rd                                                                                                            |                                                           design_hbm_axi_clock_converter_0_0_rd_logic_21 |         13 |         13 |       0 |    0 |     18 |      0 |      0 |    0 |          0 |
|                     gr1.gr1_int.rfwft                                                                                                                 |                                                            design_hbm_axi_clock_converter_0_0_rd_fwft_27 |          7 |          7 |       0 |    0 |      8 |      0 |      0 |    0 |          0 |
|                     gras.rsts                                                                                                                         |                                                 design_hbm_axi_clock_converter_0_0_rd_status_flags_as_28 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|                     rpntr                                                                                                                             |                                                        design_hbm_axi_clock_converter_0_0_rd_bin_cntr_29 |          6 |          6 |       0 |    0 |      8 |      0 |      0 |    0 |          0 |
|                   gntv_or_sync_fifo.gl0.wr                                                                                                            |                                                           design_hbm_axi_clock_converter_0_0_wr_logic_22 |          7 |          7 |       0 |    0 |     14 |      0 |      0 |    0 |          0 |
|                     gwas.wsts                                                                                                                         |                                                 design_hbm_axi_clock_converter_0_0_wr_status_flags_as_25 |          2 |          2 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|                     wpntr                                                                                                                             |                                                        design_hbm_axi_clock_converter_0_0_wr_bin_cntr_26 |          5 |          5 |       0 |    0 |     12 |      0 |      0 |    0 |          0 |
|                   gntv_or_sync_fifo.mem                                                                                                               |                                                             design_hbm_axi_clock_converter_0_0_memory_23 |         40 |          0 |      40 |    0 |    100 |      0 |      0 |    0 |          0 |
|                     (gntv_or_sync_fifo.mem)                                                                                                           |                                                             design_hbm_axi_clock_converter_0_0_memory_23 |          0 |          0 |       0 |    0 |     50 |      0 |      0 |    0 |          0 |
|                     gdm.dm_gen.dm                                                                                                                     |                                                               design_hbm_axi_clock_converter_0_0_dmem_24 |         40 |          0 |      40 |    0 |     50 |      0 |      0 |    0 |          0 |
|                   rstblk                                                                                                                              |                                          design_hbm_axi_clock_converter_0_0_reset_blk_ramfifo__xdcDup__4 |          8 |          8 |       0 |    0 |     26 |      0 |      0 |    0 |          0 |
|                     (rstblk)                                                                                                                          |                                          design_hbm_axi_clock_converter_0_0_reset_blk_ramfifo__xdcDup__4 |          8 |          8 |       0 |    0 |     12 |      0 |      0 |    0 |          0 |
|                     ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst                                                                       |                                                 design_hbm_axi_clock_converter_0_0_xpm_cdc_async_rst__12 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|                     ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr                                                            |                                    design_hbm_axi_clock_converter_0_0_xpm_cdc_single__parameterized1__17 |          0 |          0 |       0 |    0 |      5 |      0 |      0 |    0 |          0 |
|                     ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd                                                            |                                    design_hbm_axi_clock_converter_0_0_xpm_cdc_single__parameterized1__16 |          0 |          0 |       0 |    0 |      5 |      0 |      0 |    0 |          0 |
|                     ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst                                                                               |                                                 design_hbm_axi_clock_converter_0_0_xpm_cdc_async_rst__11 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|               gaxi_full_lite.gread_ch.grdch2.axi_rdch                                                                                                 |                                    design_hbm_axi_clock_converter_0_0_fifo_generator_top__parameterized2 |        336 |         40 |     296 |    0 |   1122 |      0 |      0 |    0 |          0 |
|                 grf.rf                                                                                                                                |                                design_hbm_axi_clock_converter_0_0_fifo_generator_ramfifo__parameterized2 |        336 |         40 |     296 |    0 |   1122 |      0 |      0 |    0 |          0 |
|                   gntv_or_sync_fifo.gcx.clkx                                                                                                          |                                                           design_hbm_axi_clock_converter_0_0_clk_x_pntrs |         12 |         12 |       0 |    0 |     40 |      0 |      0 |    0 |          0 |
|                     (gntv_or_sync_fifo.gcx.clkx)                                                                                                      |                                                           design_hbm_axi_clock_converter_0_0_clk_x_pntrs |          2 |          2 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                     rd_pntr_cdc_inst                                                                                                                  |                                                          design_hbm_axi_clock_converter_0_0_xpm_cdc_gray |          5 |          5 |       0 |    0 |     20 |      0 |      0 |    0 |          0 |
|                     wr_pntr_cdc_inst                                                                                                                  |                                                      design_hbm_axi_clock_converter_0_0_xpm_cdc_gray__18 |          5 |          5 |       0 |    0 |     20 |      0 |      0 |    0 |          0 |
|                   gntv_or_sync_fifo.gl0.rd                                                                                                            |                                                           design_hbm_axi_clock_converter_0_0_rd_logic_14 |         13 |         13 |       0 |    0 |     18 |      0 |      0 |    0 |          0 |
|                     gr1.gr1_int.rfwft                                                                                                                 |                                                            design_hbm_axi_clock_converter_0_0_rd_fwft_18 |          7 |          7 |       0 |    0 |      8 |      0 |      0 |    0 |          0 |
|                     gras.rsts                                                                                                                         |                                                 design_hbm_axi_clock_converter_0_0_rd_status_flags_as_19 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|                     rpntr                                                                                                                             |                                                        design_hbm_axi_clock_converter_0_0_rd_bin_cntr_20 |          6 |          6 |       0 |    0 |      8 |      0 |      0 |    0 |          0 |
|                   gntv_or_sync_fifo.gl0.wr                                                                                                            |                                                           design_hbm_axi_clock_converter_0_0_wr_logic_15 |          7 |          7 |       0 |    0 |     14 |      0 |      0 |    0 |          0 |
|                     gwas.wsts                                                                                                                         |                                                 design_hbm_axi_clock_converter_0_0_wr_status_flags_as_16 |          2 |          2 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|                     wpntr                                                                                                                             |                                                        design_hbm_axi_clock_converter_0_0_wr_bin_cntr_17 |          5 |          5 |       0 |    0 |     12 |      0 |      0 |    0 |          0 |
|                   gntv_or_sync_fifo.mem                                                                                                               |                                                design_hbm_axi_clock_converter_0_0_memory__parameterized2 |        296 |          0 |     296 |    0 |   1024 |      0 |      0 |    0 |          0 |
|                     (gntv_or_sync_fifo.mem)                                                                                                           |                                                design_hbm_axi_clock_converter_0_0_memory__parameterized2 |          0 |          0 |       0 |    0 |    512 |      0 |      0 |    0 |          0 |
|                     gdm.dm_gen.dm                                                                                                                     |                                                  design_hbm_axi_clock_converter_0_0_dmem__parameterized2 |        296 |          0 |     296 |    0 |    512 |      0 |      0 |    0 |          0 |
|                   rstblk                                                                                                                              |                                                     design_hbm_axi_clock_converter_0_0_reset_blk_ramfifo |          8 |          8 |       0 |    0 |     26 |      0 |      0 |    0 |          0 |
|                     (rstblk)                                                                                                                          |                                                     design_hbm_axi_clock_converter_0_0_reset_blk_ramfifo |          8 |          8 |       0 |    0 |     12 |      0 |      0 |    0 |          0 |
|                     ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst                                                                       |                                                     design_hbm_axi_clock_converter_0_0_xpm_cdc_async_rst |          0 |          0 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|                     ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr                                                            |                                        design_hbm_axi_clock_converter_0_0_xpm_cdc_single__parameterized1 |          0 |          0 |       0 |    0 |      5 |      0 |      0 |    0 |          0 |
|                     ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd                                                            |                                    design_hbm_axi_clock_converter_0_0_xpm_cdc_single__parameterized1__18 |          0 |          0 |       0 |    0 |      5 |      0 |      0 |    0 |          0 |
|                     ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst                                                                               |                                                 design_hbm_axi_clock_converter_0_0_xpm_cdc_async_rst__13 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|               gaxi_full_lite.gwrite_ch.gwach2.axi_wach                                                                                                |                                         design_hbm_axi_clock_converter_0_0_fifo_generator_top__xdcDup__1 |         78 |         38 |      40 |    0 |    198 |      0 |      0 |    0 |          0 |
|                 grf.rf                                                                                                                                |                                     design_hbm_axi_clock_converter_0_0_fifo_generator_ramfifo__xdcDup__1 |         78 |         38 |      40 |    0 |    198 |      0 |      0 |    0 |          0 |
|                   gntv_or_sync_fifo.gcx.clkx                                                                                                          |                                                design_hbm_axi_clock_converter_0_0_clk_x_pntrs__xdcDup__1 |         12 |         12 |       0 |    0 |     40 |      0 |      0 |    0 |          0 |
|                     (gntv_or_sync_fifo.gcx.clkx)                                                                                                      |                                                design_hbm_axi_clock_converter_0_0_clk_x_pntrs__xdcDup__1 |          2 |          2 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                     rd_pntr_cdc_inst                                                                                                                  |                                                      design_hbm_axi_clock_converter_0_0_xpm_cdc_gray__11 |          5 |          5 |       0 |    0 |     20 |      0 |      0 |    0 |          0 |
|                     wr_pntr_cdc_inst                                                                                                                  |                                                      design_hbm_axi_clock_converter_0_0_xpm_cdc_gray__10 |          5 |          5 |       0 |    0 |     20 |      0 |      0 |    0 |          0 |
|                   gntv_or_sync_fifo.gl0.rd                                                                                                            |                                                            design_hbm_axi_clock_converter_0_0_rd_logic_7 |         12 |         12 |       0 |    0 |     18 |      0 |      0 |    0 |          0 |
|                     gr1.gr1_int.rfwft                                                                                                                 |                                                            design_hbm_axi_clock_converter_0_0_rd_fwft_11 |          7 |          7 |       0 |    0 |      8 |      0 |      0 |    0 |          0 |
|                     gras.rsts                                                                                                                         |                                                 design_hbm_axi_clock_converter_0_0_rd_status_flags_as_12 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|                     rpntr                                                                                                                             |                                                        design_hbm_axi_clock_converter_0_0_rd_bin_cntr_13 |          5 |          5 |       0 |    0 |      8 |      0 |      0 |    0 |          0 |
|                   gntv_or_sync_fifo.gl0.wr                                                                                                            |                                                            design_hbm_axi_clock_converter_0_0_wr_logic_8 |          7 |          7 |       0 |    0 |     14 |      0 |      0 |    0 |          0 |
|                     gwas.wsts                                                                                                                         |                                                  design_hbm_axi_clock_converter_0_0_wr_status_flags_as_9 |          2 |          2 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|                     wpntr                                                                                                                             |                                                        design_hbm_axi_clock_converter_0_0_wr_bin_cntr_10 |          5 |          5 |       0 |    0 |     12 |      0 |      0 |    0 |          0 |
|                   gntv_or_sync_fifo.mem                                                                                                               |                                                                design_hbm_axi_clock_converter_0_0_memory |         40 |          0 |      40 |    0 |    100 |      0 |      0 |    0 |          0 |
|                     (gntv_or_sync_fifo.mem)                                                                                                           |                                                                design_hbm_axi_clock_converter_0_0_memory |          0 |          0 |       0 |    0 |     50 |      0 |      0 |    0 |          0 |
|                     gdm.dm_gen.dm                                                                                                                     |                                                                  design_hbm_axi_clock_converter_0_0_dmem |         40 |          0 |      40 |    0 |     50 |      0 |      0 |    0 |          0 |
|                   rstblk                                                                                                                              |                                          design_hbm_axi_clock_converter_0_0_reset_blk_ramfifo__xdcDup__1 |          7 |          7 |       0 |    0 |     26 |      0 |      0 |    0 |          0 |
|                     (rstblk)                                                                                                                          |                                          design_hbm_axi_clock_converter_0_0_reset_blk_ramfifo__xdcDup__1 |          7 |          7 |       0 |    0 |     12 |      0 |      0 |    0 |          0 |
|                     ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst                                                                       |                                                  design_hbm_axi_clock_converter_0_0_xpm_cdc_async_rst__6 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|                     ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr                                                            |                                    design_hbm_axi_clock_converter_0_0_xpm_cdc_single__parameterized1__11 |          0 |          0 |       0 |    0 |      5 |      0 |      0 |    0 |          0 |
|                     ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd                                                            |                                    design_hbm_axi_clock_converter_0_0_xpm_cdc_single__parameterized1__10 |          0 |          0 |       0 |    0 |      5 |      0 |      0 |    0 |          0 |
|                     ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst                                                                               |                                                  design_hbm_axi_clock_converter_0_0_xpm_cdc_async_rst__5 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|               gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch                                                                                                |                                    design_hbm_axi_clock_converter_0_0_fifo_generator_top__parameterized0 |        372 |         40 |     332 |    0 |   1250 |      0 |      0 |    0 |          0 |
|                 grf.rf                                                                                                                                |                                design_hbm_axi_clock_converter_0_0_fifo_generator_ramfifo__parameterized0 |        372 |         40 |     332 |    0 |   1250 |      0 |      0 |    0 |          0 |
|                   gntv_or_sync_fifo.gcx.clkx                                                                                                          |                                                design_hbm_axi_clock_converter_0_0_clk_x_pntrs__xdcDup__2 |         12 |         12 |       0 |    0 |     40 |      0 |      0 |    0 |          0 |
|                     (gntv_or_sync_fifo.gcx.clkx)                                                                                                      |                                                design_hbm_axi_clock_converter_0_0_clk_x_pntrs__xdcDup__2 |          2 |          2 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                     rd_pntr_cdc_inst                                                                                                                  |                                                      design_hbm_axi_clock_converter_0_0_xpm_cdc_gray__13 |          5 |          5 |       0 |    0 |     20 |      0 |      0 |    0 |          0 |
|                     wr_pntr_cdc_inst                                                                                                                  |                                                      design_hbm_axi_clock_converter_0_0_xpm_cdc_gray__12 |          5 |          5 |       0 |    0 |     20 |      0 |      0 |    0 |          0 |
|                   gntv_or_sync_fifo.gl0.rd                                                                                                            |                                                            design_hbm_axi_clock_converter_0_0_rd_logic_0 |         13 |         13 |       0 |    0 |     18 |      0 |      0 |    0 |          0 |
|                     gr1.gr1_int.rfwft                                                                                                                 |                                                             design_hbm_axi_clock_converter_0_0_rd_fwft_4 |          7 |          7 |       0 |    0 |      8 |      0 |      0 |    0 |          0 |
|                     gras.rsts                                                                                                                         |                                                  design_hbm_axi_clock_converter_0_0_rd_status_flags_as_5 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|                     rpntr                                                                                                                             |                                                         design_hbm_axi_clock_converter_0_0_rd_bin_cntr_6 |          6 |          6 |       0 |    0 |      8 |      0 |      0 |    0 |          0 |
|                   gntv_or_sync_fifo.gl0.wr                                                                                                            |                                                            design_hbm_axi_clock_converter_0_0_wr_logic_1 |          7 |          7 |       0 |    0 |     14 |      0 |      0 |    0 |          0 |
|                     gwas.wsts                                                                                                                         |                                                  design_hbm_axi_clock_converter_0_0_wr_status_flags_as_2 |          2 |          2 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|                     wpntr                                                                                                                             |                                                         design_hbm_axi_clock_converter_0_0_wr_bin_cntr_3 |          5 |          5 |       0 |    0 |     12 |      0 |      0 |    0 |          0 |
|                   gntv_or_sync_fifo.mem                                                                                                               |                                                design_hbm_axi_clock_converter_0_0_memory__parameterized0 |        332 |          0 |     332 |    0 |   1152 |      0 |      0 |    0 |          0 |
|                     (gntv_or_sync_fifo.mem)                                                                                                           |                                                design_hbm_axi_clock_converter_0_0_memory__parameterized0 |          0 |          0 |       0 |    0 |    576 |      0 |      0 |    0 |          0 |
|                     gdm.dm_gen.dm                                                                                                                     |                                                  design_hbm_axi_clock_converter_0_0_dmem__parameterized0 |        332 |          0 |     332 |    0 |    576 |      0 |      0 |    0 |          0 |
|                   rstblk                                                                                                                              |                                          design_hbm_axi_clock_converter_0_0_reset_blk_ramfifo__xdcDup__2 |          8 |          8 |       0 |    0 |     26 |      0 |      0 |    0 |          0 |
|                     (rstblk)                                                                                                                          |                                          design_hbm_axi_clock_converter_0_0_reset_blk_ramfifo__xdcDup__2 |          8 |          8 |       0 |    0 |     12 |      0 |      0 |    0 |          0 |
|                     ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst                                                                       |                                                  design_hbm_axi_clock_converter_0_0_xpm_cdc_async_rst__8 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|                     ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr                                                            |                                    design_hbm_axi_clock_converter_0_0_xpm_cdc_single__parameterized1__13 |          0 |          0 |       0 |    0 |      5 |      0 |      0 |    0 |          0 |
|                     ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd                                                            |                                    design_hbm_axi_clock_converter_0_0_xpm_cdc_single__parameterized1__12 |          0 |          0 |       0 |    0 |      5 |      0 |      0 |    0 |          0 |
|                     ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst                                                                               |                                                  design_hbm_axi_clock_converter_0_0_xpm_cdc_async_rst__7 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|               gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch                                                                                                |                                    design_hbm_axi_clock_converter_0_0_fifo_generator_top__parameterized1 |         39 |         39 |       0 |    0 |     98 |      0 |      0 |    0 |          0 |
|                 grf.rf                                                                                                                                |                                design_hbm_axi_clock_converter_0_0_fifo_generator_ramfifo__parameterized1 |         39 |         39 |       0 |    0 |     98 |      0 |      0 |    0 |          0 |
|                   gntv_or_sync_fifo.gcx.clkx                                                                                                          |                                                design_hbm_axi_clock_converter_0_0_clk_x_pntrs__xdcDup__3 |         12 |         12 |       0 |    0 |     40 |      0 |      0 |    0 |          0 |
|                     (gntv_or_sync_fifo.gcx.clkx)                                                                                                      |                                                design_hbm_axi_clock_converter_0_0_clk_x_pntrs__xdcDup__3 |          2 |          2 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                     rd_pntr_cdc_inst                                                                                                                  |                                                      design_hbm_axi_clock_converter_0_0_xpm_cdc_gray__15 |          5 |          5 |       0 |    0 |     20 |      0 |      0 |    0 |          0 |
|                     wr_pntr_cdc_inst                                                                                                                  |                                                      design_hbm_axi_clock_converter_0_0_xpm_cdc_gray__14 |          5 |          5 |       0 |    0 |     20 |      0 |      0 |    0 |          0 |
|                   gntv_or_sync_fifo.gl0.rd                                                                                                            |                                                              design_hbm_axi_clock_converter_0_0_rd_logic |         12 |         12 |       0 |    0 |     18 |      0 |      0 |    0 |          0 |
|                     gr1.gr1_int.rfwft                                                                                                                 |                                                               design_hbm_axi_clock_converter_0_0_rd_fwft |          6 |          6 |       0 |    0 |      8 |      0 |      0 |    0 |          0 |
|                     gras.rsts                                                                                                                         |                                                    design_hbm_axi_clock_converter_0_0_rd_status_flags_as |          0 |          0 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|                     rpntr                                                                                                                             |                                                           design_hbm_axi_clock_converter_0_0_rd_bin_cntr |          6 |          6 |       0 |    0 |      8 |      0 |      0 |    0 |          0 |
|                   gntv_or_sync_fifo.gl0.wr                                                                                                            |                                                              design_hbm_axi_clock_converter_0_0_wr_logic |          7 |          7 |       0 |    0 |     14 |      0 |      0 |    0 |          0 |
|                     gwas.wsts                                                                                                                         |                                                    design_hbm_axi_clock_converter_0_0_wr_status_flags_as |          2 |          2 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|                     wpntr                                                                                                                             |                                                           design_hbm_axi_clock_converter_0_0_wr_bin_cntr |          5 |          5 |       0 |    0 |     12 |      0 |      0 |    0 |          0 |
|                   rstblk                                                                                                                              |                                          design_hbm_axi_clock_converter_0_0_reset_blk_ramfifo__xdcDup__3 |          8 |          8 |       0 |    0 |     26 |      0 |      0 |    0 |          0 |
|                     (rstblk)                                                                                                                          |                                          design_hbm_axi_clock_converter_0_0_reset_blk_ramfifo__xdcDup__3 |          8 |          8 |       0 |    0 |     12 |      0 |      0 |    0 |          0 |
|                     ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst                                                                       |                                                 design_hbm_axi_clock_converter_0_0_xpm_cdc_async_rst__10 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|                     ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr                                                            |                                    design_hbm_axi_clock_converter_0_0_xpm_cdc_single__parameterized1__15 |          0 |          0 |       0 |    0 |      5 |      0 |      0 |    0 |          0 |
|                     ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd                                                            |                                    design_hbm_axi_clock_converter_0_0_xpm_cdc_single__parameterized1__14 |          0 |          0 |       0 |    0 |      5 |      0 |      0 |    0 |          0 |
|                     ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst                                                                               |                                                  design_hbm_axi_clock_converter_0_0_xpm_cdc_async_rst__9 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|       axi_dwidth_converter_0                                                                                                                          |                                                                      design_hbm_axi_dwidth_converter_0_0 |       1365 |       1309 |      56 |    0 |   1192 |      0 |      0 |    0 |          0 |
|         inst                                                                                                                                          |                                     design_hbm_axi_dwidth_converter_0_0_axi_dwidth_converter_v2_1_26_top |       1365 |       1309 |      56 |    0 |   1192 |      0 |      0 |    0 |          0 |
|           gen_downsizer.gen_simple_downsizer.axi_downsizer_inst                                                                                       |                           design_hbm_axi_dwidth_converter_0_0_axi_dwidth_converter_v2_1_26_axi_downsizer |       1365 |       1309 |      56 |    0 |   1192 |      0 |      0 |    0 |          0 |
|             USE_READ.read_addr_inst                                                                                                                   |             design_hbm_axi_dwidth_converter_0_0_axi_dwidth_converter_v2_1_26_a_downsizer__parameterized0 |        817 |        793 |      24 |    0 |    296 |      0 |      0 |    0 |          0 |
|               (USE_READ.read_addr_inst)                                                                                                               |             design_hbm_axi_dwidth_converter_0_0_axi_dwidth_converter_v2_1_26_a_downsizer__parameterized0 |        134 |        134 |       0 |    0 |    190 |      0 |      0 |    0 |          0 |
|               cmd_queue                                                                                                                               |                      design_hbm_axi_dwidth_converter_0_0_axi_data_fifo_v2_1_25_axic_fifo__parameterized0 |        685 |        661 |      24 |    0 |    106 |      0 |      0 |    0 |          0 |
|                 inst                                                                                                                                  |                       design_hbm_axi_dwidth_converter_0_0_axi_data_fifo_v2_1_25_fifo_gen__parameterized0 |        685 |        661 |      24 |    0 |    106 |      0 |      0 |    0 |          0 |
|                   (inst)                                                                                                                              |                       design_hbm_axi_dwidth_converter_0_0_axi_data_fifo_v2_1_25_fifo_gen__parameterized0 |        631 |        631 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                   fifo_gen_inst                                                                                                                       |                               design_hbm_axi_dwidth_converter_0_0_fifo_generator_v13_2_7__parameterized0 |         54 |         30 |      24 |    0 |    106 |      0 |      0 |    0 |          0 |
|                     inst_fifo_gen                                                                                                                     |                         design_hbm_axi_dwidth_converter_0_0_fifo_generator_v13_2_7_synth__parameterized0 |         54 |         30 |      24 |    0 |    106 |      0 |      0 |    0 |          0 |
|                       gconvfifo.rf                                                                                                                    |                                   design_hbm_axi_dwidth_converter_0_0_fifo_generator_top__parameterized0 |         54 |         30 |      24 |    0 |    106 |      0 |      0 |    0 |          0 |
|                         grf.rf                                                                                                                        |                               design_hbm_axi_dwidth_converter_0_0_fifo_generator_ramfifo__parameterized0 |         54 |         30 |      24 |    0 |    106 |      0 |      0 |    0 |          0 |
|                           gntv_or_sync_fifo.gl0.rd                                                                                                    |                                                           design_hbm_axi_dwidth_converter_0_0_rd_logic_7 |         10 |         10 |       0 |    0 |     20 |      0 |      0 |    0 |          0 |
|                             gr1.gr1_int.rfwft                                                                                                         |                                                           design_hbm_axi_dwidth_converter_0_0_rd_fwft_13 |          7 |          7 |       0 |    0 |      8 |      0 |      0 |    0 |          0 |
|                             grss.rsts                                                                                                                 |                                                design_hbm_axi_dwidth_converter_0_0_rd_status_flags_ss_14 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|                             rpntr                                                                                                                     |                                                       design_hbm_axi_dwidth_converter_0_0_rd_bin_cntr_15 |          3 |          3 |       0 |    0 |     10 |      0 |      0 |    0 |          0 |
|                           gntv_or_sync_fifo.gl0.wr                                                                                                    |                                                           design_hbm_axi_dwidth_converter_0_0_wr_logic_8 |         14 |         14 |       0 |    0 |     12 |      0 |      0 |    0 |          0 |
|                             gwss.wsts                                                                                                                 |                                                design_hbm_axi_dwidth_converter_0_0_wr_status_flags_ss_11 |          3 |          3 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|                             wpntr                                                                                                                     |                                                       design_hbm_axi_dwidth_converter_0_0_wr_bin_cntr_12 |         11 |         11 |       0 |    0 |     10 |      0 |      0 |    0 |          0 |
|                           gntv_or_sync_fifo.mem                                                                                                       |                                             design_hbm_axi_dwidth_converter_0_0_memory__parameterized0_9 |         24 |          0 |      24 |    0 |     70 |      0 |      0 |    0 |          0 |
|                             (gntv_or_sync_fifo.mem)                                                                                                   |                                             design_hbm_axi_dwidth_converter_0_0_memory__parameterized0_9 |          0 |          0 |       0 |    0 |     35 |      0 |      0 |    0 |          0 |
|                             gdm.dm_gen.dm                                                                                                             |                                              design_hbm_axi_dwidth_converter_0_0_dmem__parameterized0_10 |         24 |          0 |      24 |    0 |     35 |      0 |      0 |    0 |          0 |
|                           rstblk                                                                                                                      |                                                    design_hbm_axi_dwidth_converter_0_0_reset_blk_ramfifo |          6 |          6 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                             (rstblk)                                                                                                                  |                                                    design_hbm_axi_dwidth_converter_0_0_reset_blk_ramfifo |          6 |          6 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|                             ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst                                                                       |                                                    design_hbm_axi_dwidth_converter_0_0_xpm_cdc_async_rst |          0 |          0 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|             USE_READ.read_data_inst                                                                                                                   |                             design_hbm_axi_dwidth_converter_0_0_axi_dwidth_converter_v2_1_26_r_downsizer |         16 |         16 |       0 |    0 |    529 |      0 |      0 |    0 |          0 |
|             USE_WRITE.USE_SPLIT.write_resp_inst                                                                                                       |                             design_hbm_axi_dwidth_converter_0_0_axi_dwidth_converter_v2_1_26_b_downsizer |         15 |         15 |       0 |    0 |      9 |      0 |      0 |    0 |          0 |
|             USE_WRITE.write_addr_inst                                                                                                                 |                             design_hbm_axi_dwidth_converter_0_0_axi_dwidth_converter_v2_1_26_a_downsizer |        502 |        470 |      32 |    0 |    343 |      0 |      0 |    0 |          0 |
|               (USE_WRITE.write_addr_inst)                                                                                                             |                             design_hbm_axi_dwidth_converter_0_0_axi_dwidth_converter_v2_1_26_a_downsizer |        135 |        135 |       0 |    0 |    193 |      0 |      0 |    0 |          0 |
|               USE_B_CHANNEL.cmd_b_queue                                                                                                               |                                      design_hbm_axi_dwidth_converter_0_0_axi_data_fifo_v2_1_25_axic_fifo |         46 |         38 |       8 |    0 |     46 |      0 |      0 |    0 |          0 |
|                 inst                                                                                                                                  |                                       design_hbm_axi_dwidth_converter_0_0_axi_data_fifo_v2_1_25_fifo_gen |         46 |         38 |       8 |    0 |     46 |      0 |      0 |    0 |          0 |
|                   (inst)                                                                                                                              |                                       design_hbm_axi_dwidth_converter_0_0_axi_data_fifo_v2_1_25_fifo_gen |         10 |         10 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                   fifo_gen_inst                                                                                                                       |                                               design_hbm_axi_dwidth_converter_0_0_fifo_generator_v13_2_7 |         36 |         28 |       8 |    0 |     46 |      0 |      0 |    0 |          0 |
|                     inst_fifo_gen                                                                                                                     |                                         design_hbm_axi_dwidth_converter_0_0_fifo_generator_v13_2_7_synth |         36 |         28 |       8 |    0 |     46 |      0 |      0 |    0 |          0 |
|                       gconvfifo.rf                                                                                                                    |                                                   design_hbm_axi_dwidth_converter_0_0_fifo_generator_top |         36 |         28 |       8 |    0 |     46 |      0 |      0 |    0 |          0 |
|                         grf.rf                                                                                                                        |                                               design_hbm_axi_dwidth_converter_0_0_fifo_generator_ramfifo |         36 |         28 |       8 |    0 |     46 |      0 |      0 |    0 |          0 |
|                           gntv_or_sync_fifo.gl0.rd                                                                                                    |                                                           design_hbm_axi_dwidth_converter_0_0_rd_logic_0 |          8 |          8 |       0 |    0 |     20 |      0 |      0 |    0 |          0 |
|                             gr1.gr1_int.rfwft                                                                                                         |                                                            design_hbm_axi_dwidth_converter_0_0_rd_fwft_4 |          5 |          5 |       0 |    0 |      8 |      0 |      0 |    0 |          0 |
|                             grss.rsts                                                                                                                 |                                                 design_hbm_axi_dwidth_converter_0_0_rd_status_flags_ss_5 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|                             rpntr                                                                                                                     |                                                        design_hbm_axi_dwidth_converter_0_0_rd_bin_cntr_6 |          3 |          3 |       0 |    0 |     10 |      0 |      0 |    0 |          0 |
|                           gntv_or_sync_fifo.gl0.wr                                                                                                    |                                                           design_hbm_axi_dwidth_converter_0_0_wr_logic_1 |         13 |         13 |       0 |    0 |     12 |      0 |      0 |    0 |          0 |
|                             gwss.wsts                                                                                                                 |                                                 design_hbm_axi_dwidth_converter_0_0_wr_status_flags_ss_2 |          2 |          2 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|                             wpntr                                                                                                                     |                                                        design_hbm_axi_dwidth_converter_0_0_wr_bin_cntr_3 |         11 |         11 |       0 |    0 |     10 |      0 |      0 |    0 |          0 |
|                           gntv_or_sync_fifo.mem                                                                                                       |                                                               design_hbm_axi_dwidth_converter_0_0_memory |          8 |          0 |       8 |    0 |     10 |      0 |      0 |    0 |          0 |
|                             (gntv_or_sync_fifo.mem)                                                                                                   |                                                               design_hbm_axi_dwidth_converter_0_0_memory |          0 |          0 |       0 |    0 |      5 |      0 |      0 |    0 |          0 |
|                             gdm.dm_gen.dm                                                                                                             |                                                                 design_hbm_axi_dwidth_converter_0_0_dmem |          8 |          0 |       8 |    0 |      5 |      0 |      0 |    0 |          0 |
|                           rstblk                                                                                                                      |                                         design_hbm_axi_dwidth_converter_0_0_reset_blk_ramfifo__xdcDup__1 |          7 |          7 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                             (rstblk)                                                                                                                  |                                         design_hbm_axi_dwidth_converter_0_0_reset_blk_ramfifo__xdcDup__1 |          7 |          7 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|                             ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst                                                                       |                                                 design_hbm_axi_dwidth_converter_0_0_xpm_cdc_async_rst__3 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|               cmd_queue                                                                                                                               |           design_hbm_axi_dwidth_converter_0_0_axi_data_fifo_v2_1_25_axic_fifo__parameterized0__xdcDup__1 |        322 |        298 |      24 |    0 |    104 |      0 |      0 |    0 |          0 |
|                 inst                                                                                                                                  |            design_hbm_axi_dwidth_converter_0_0_axi_data_fifo_v2_1_25_fifo_gen__parameterized0__xdcDup__1 |        322 |        298 |      24 |    0 |    104 |      0 |      0 |    0 |          0 |
|                   (inst)                                                                                                                              |            design_hbm_axi_dwidth_converter_0_0_axi_data_fifo_v2_1_25_fifo_gen__parameterized0__xdcDup__1 |        269 |        269 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                   fifo_gen_inst                                                                                                                       |                    design_hbm_axi_dwidth_converter_0_0_fifo_generator_v13_2_7__parameterized0__xdcDup__1 |         53 |         29 |      24 |    0 |    104 |      0 |      0 |    0 |          0 |
|                     inst_fifo_gen                                                                                                                     |              design_hbm_axi_dwidth_converter_0_0_fifo_generator_v13_2_7_synth__parameterized0__xdcDup__1 |         53 |         29 |      24 |    0 |    104 |      0 |      0 |    0 |          0 |
|                       gconvfifo.rf                                                                                                                    |                        design_hbm_axi_dwidth_converter_0_0_fifo_generator_top__parameterized0__xdcDup__1 |         53 |         29 |      24 |    0 |    104 |      0 |      0 |    0 |          0 |
|                         grf.rf                                                                                                                        |                    design_hbm_axi_dwidth_converter_0_0_fifo_generator_ramfifo__parameterized0__xdcDup__1 |         53 |         29 |      24 |    0 |    104 |      0 |      0 |    0 |          0 |
|                           gntv_or_sync_fifo.gl0.rd                                                                                                    |                                                             design_hbm_axi_dwidth_converter_0_0_rd_logic |         10 |         10 |       0 |    0 |     20 |      0 |      0 |    0 |          0 |
|                             gr1.gr1_int.rfwft                                                                                                         |                                                              design_hbm_axi_dwidth_converter_0_0_rd_fwft |          7 |          7 |       0 |    0 |      8 |      0 |      0 |    0 |          0 |
|                             grss.rsts                                                                                                                 |                                                   design_hbm_axi_dwidth_converter_0_0_rd_status_flags_ss |          0 |          0 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|                             rpntr                                                                                                                     |                                                          design_hbm_axi_dwidth_converter_0_0_rd_bin_cntr |          3 |          3 |       0 |    0 |     10 |      0 |      0 |    0 |          0 |
|                           gntv_or_sync_fifo.gl0.wr                                                                                                    |                                                             design_hbm_axi_dwidth_converter_0_0_wr_logic |         13 |         13 |       0 |    0 |     12 |      0 |      0 |    0 |          0 |
|                             gwss.wsts                                                                                                                 |                                                   design_hbm_axi_dwidth_converter_0_0_wr_status_flags_ss |          2 |          2 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|                             wpntr                                                                                                                     |                                                          design_hbm_axi_dwidth_converter_0_0_wr_bin_cntr |         11 |         11 |       0 |    0 |     10 |      0 |      0 |    0 |          0 |
|                           gntv_or_sync_fifo.mem                                                                                                       |                                               design_hbm_axi_dwidth_converter_0_0_memory__parameterized0 |         24 |          0 |      24 |    0 |     68 |      0 |      0 |    0 |          0 |
|                             (gntv_or_sync_fifo.mem)                                                                                                   |                                               design_hbm_axi_dwidth_converter_0_0_memory__parameterized0 |          0 |          0 |       0 |    0 |     34 |      0 |      0 |    0 |          0 |
|                             gdm.dm_gen.dm                                                                                                             |                                                 design_hbm_axi_dwidth_converter_0_0_dmem__parameterized0 |         24 |          0 |      24 |    0 |     34 |      0 |      0 |    0 |          0 |
|                           rstblk                                                                                                                      |                                         design_hbm_axi_dwidth_converter_0_0_reset_blk_ramfifo__xdcDup__2 |          6 |          6 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                             (rstblk)                                                                                                                  |                                         design_hbm_axi_dwidth_converter_0_0_reset_blk_ramfifo__xdcDup__2 |          6 |          6 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|                             ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst                                                                       |                                                 design_hbm_axi_dwidth_converter_0_0_xpm_cdc_async_rst__4 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|             USE_WRITE.write_data_inst                                                                                                                 |                             design_hbm_axi_dwidth_converter_0_0_axi_dwidth_converter_v2_1_26_w_downsizer |         15 |         15 |       0 |    0 |     15 |      0 |      0 |    0 |          0 |
|       rama_0                                                                                                                                          |                                                                                      design_hbm_rama_0_0 |       1688 |       1208 |     342 |  138 |   3166 |      4 |      0 |    0 |          0 |
|         (rama_0)                                                                                                                                      |                                                                                      design_hbm_rama_0_0 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|         U0                                                                                                                                            |                                                                                 design_hbm_rama_0_0_rama |       1688 |       1208 |     342 |  138 |   3166 |      4 |      0 |    0 |          0 |
|           axi4full_to_axi4s_frag_inst                                                                                                                 |                                                               design_hbm_rama_0_0_axi4full_to_axi4s_frag |        448 |        278 |     170 |    0 |    723 |      0 |      0 |    0 |          0 |
|             axi4full_to_axi4s_frag_read_inst                                                                                                          |                                                          design_hbm_rama_0_0_axi4full_to_axi4s_frag_read |        150 |        150 |       0 |    0 |    219 |      0 |      0 |    0 |          0 |
|             axi4full_to_axi4s_frag_write_inst                                                                                                         |                                                         design_hbm_rama_0_0_axi4full_to_axi4s_frag_write |        298 |        128 |     170 |    0 |    504 |      0 |      0 |    0 |          0 |
|           rama_read_core_inst                                                                                                                         |                                                                       design_hbm_rama_0_0_rama_read_core |        991 |        690 |     164 |  137 |   2172 |      4 |      0 |    0 |          0 |
|             rama_id_adjust_inst                                                                                                                       |                                                                     design_hbm_rama_0_0_rama_id_adjust_2 |          4 |          4 |       0 |    0 |      6 |      0 |      0 |    0 |          0 |
|             rama_mem_interleave_inst                                                                                                                  |                                                               design_hbm_rama_0_0_rama_mem_interleave__1 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|             rama_read_reorder_core_inst                                                                                                               |                                                               design_hbm_rama_0_0_rama_read_reorder_core |        987 |        686 |     164 |  137 |   2166 |      4 |      0 |    0 |          0 |
|               rama_read_reorder_ctl_inst                                                                                                              |                                                                design_hbm_rama_0_0_rama_read_reorder_ctl |        915 |        630 |     148 |  137 |   2110 |      0 |      0 |    0 |          0 |
|               rama_read_reorder_mem_inst                                                                                                              |                                                                design_hbm_rama_0_0_rama_read_reorder_mem |          0 |          0 |       0 |    0 |      0 |      4 |      0 |    0 |          0 |
|                 xpm_memory_sdpram_inst                                                                                                                |                                                                    design_hbm_rama_0_0_xpm_memory_sdpram |          0 |          0 |       0 |    0 |      0 |      4 |      0 |    0 |          0 |
|                   xpm_memory_base_inst                                                                                                                |                                                      design_hbm_rama_0_0_xpm_memory_base__parameterized0 |          0 |          0 |       0 |    0 |      0 |      4 |      0 |    0 |          0 |
|               rama_read_reorder_trans_queue_inst                                                                                                      |                                                        design_hbm_rama_0_0_rama_read_reorder_trans_queue |         75 |         59 |      16 |    0 |     56 |      0 |      0 |    0 |          0 |
|                 (rama_read_reorder_trans_queue_inst)                                                                                                  |                                                        design_hbm_rama_0_0_rama_read_reorder_trans_queue |          8 |          8 |       0 |    0 |      6 |      0 |      0 |    0 |          0 |
|                 xpm_fifo_sync_inst                                                                                                                    |                                                                        design_hbm_rama_0_0_xpm_fifo_sync |         67 |         51 |      16 |    0 |     50 |      0 |      0 |    0 |          0 |
|                   xpm_fifo_base_inst                                                                                                                  |                                                                        design_hbm_rama_0_0_xpm_fifo_base |         67 |         51 |      16 |    0 |     50 |      0 |      0 |    0 |          0 |
|                     (xpm_fifo_base_inst)                                                                                                              |                                                                        design_hbm_rama_0_0_xpm_fifo_base |          2 |          2 |       0 |    0 |     12 |      0 |      0 |    0 |          0 |
|                     gen_sdpram.xpm_memory_base_inst                                                                                                   |                                                                      design_hbm_rama_0_0_xpm_memory_base |         19 |          3 |      16 |    0 |      4 |      0 |      0 |    0 |          0 |
|                     rdp_inst                                                                                                                          |                                                                   design_hbm_rama_0_0_xpm_counter_updn_3 |         19 |         19 |       0 |    0 |      7 |      0 |      0 |    0 |          0 |
|                     rdpp1_inst                                                                                                                        |                                                   design_hbm_rama_0_0_xpm_counter_updn__parameterized0_4 |          6 |          6 |       0 |    0 |      7 |      0 |      0 |    0 |          0 |
|                     rst_d1_inst                                                                                                                       |                                                                   design_hbm_rama_0_0_xpm_fifo_reg_bit_5 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                     wrp_inst                                                                                                                          |                                                                   design_hbm_rama_0_0_xpm_counter_updn_6 |         10 |         10 |       0 |    0 |      7 |      0 |      0 |    0 |          0 |
|                     wrpp1_inst                                                                                                                        |                                                   design_hbm_rama_0_0_xpm_counter_updn__parameterized0_7 |         12 |         12 |       0 |    0 |      7 |      0 |      0 |    0 |          0 |
|                     xpm_fifo_rst_inst                                                                                                                 |                                                                       design_hbm_rama_0_0_xpm_fifo_rst_8 |          3 |          3 |       0 |    0 |      5 |      0 |      0 |    0 |          0 |
|           rama_write_core_inst                                                                                                                        |                                                                      design_hbm_rama_0_0_rama_write_core |        246 |        237 |       8 |    1 |    264 |      0 |      0 |    0 |          0 |
|             rama_id_adjust_inst                                                                                                                       |                                                                       design_hbm_rama_0_0_rama_id_adjust |          4 |          4 |       0 |    0 |      6 |      0 |      0 |    0 |          0 |
|             rama_mem_interleave_inst                                                                                                                  |                                                                  design_hbm_rama_0_0_rama_mem_interleave |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|             rama_write_reorder_core_inst                                                                                                              |                                                              design_hbm_rama_0_0_rama_write_reorder_core |        242 |        233 |       8 |    1 |    258 |      0 |      0 |    0 |          0 |
|               rama_write_reorder_ctl_inst                                                                                                             |                                                               design_hbm_rama_0_0_rama_write_reorder_ctl |        182 |        181 |       0 |    1 |    207 |      0 |      0 |    0 |          0 |
|               rama_write_reorder_trans_queue_inst                                                                                                     |                                                       design_hbm_rama_0_0_rama_write_reorder_trans_queue |         61 |         53 |       8 |    0 |     51 |      0 |      0 |    0 |          0 |
|                 (rama_write_reorder_trans_queue_inst)                                                                                                 |                                                       design_hbm_rama_0_0_rama_write_reorder_trans_queue |          4 |          4 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                 xpm_fifo_sync_inst                                                                                                                    |                                                        design_hbm_rama_0_0_xpm_fifo_sync__parameterized1 |         57 |         49 |       8 |    0 |     47 |      0 |      0 |    0 |          0 |
|                   xpm_fifo_base_inst                                                                                                                  |                                                        design_hbm_rama_0_0_xpm_fifo_base__parameterized0 |         57 |         49 |       8 |    0 |     47 |      0 |      0 |    0 |          0 |
|                     (xpm_fifo_base_inst)                                                                                                              |                                                        design_hbm_rama_0_0_xpm_fifo_base__parameterized0 |          2 |          2 |       0 |    0 |     12 |      0 |      0 |    0 |          0 |
|                     gen_sdpram.xpm_memory_base_inst                                                                                                   |                                                      design_hbm_rama_0_0_xpm_memory_base__parameterized1 |         10 |          2 |       8 |    0 |      1 |      0 |      0 |    0 |          0 |
|                     rdp_inst                                                                                                                          |                                                                     design_hbm_rama_0_0_xpm_counter_updn |         19 |         19 |       0 |    0 |      7 |      0 |      0 |    0 |          0 |
|                     rdpp1_inst                                                                                                                        |                                                     design_hbm_rama_0_0_xpm_counter_updn__parameterized0 |          6 |          6 |       0 |    0 |      7 |      0 |      0 |    0 |          0 |
|                     rst_d1_inst                                                                                                                       |                                                                     design_hbm_rama_0_0_xpm_fifo_reg_bit |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                     wrp_inst                                                                                                                          |                                                                   design_hbm_rama_0_0_xpm_counter_updn_0 |         10 |         10 |       0 |    0 |      7 |      0 |      0 |    0 |          0 |
|                     wrpp1_inst                                                                                                                        |                                                   design_hbm_rama_0_0_xpm_counter_updn__parameterized0_1 |         12 |         12 |       0 |    0 |      7 |      0 |      0 |    0 |          0 |
|                     xpm_fifo_rst_inst                                                                                                                 |                                                                         design_hbm_rama_0_0_xpm_fifo_rst |          3 |          3 |       0 |    0 |      5 |      0 |      0 |    0 |          0 |
|           reset_synchroniser_inst                                                                                                                     |                                                                   design_hbm_rama_0_0_reset_synchroniser |          4 |          4 |       0 |    0 |      7 |      0 |      0 |    0 |          0 |
|       slice_0                                                                                                                                         |                                                                                     design_hbm_slice_0_0 |        558 |        558 |       0 |    0 |   2326 |      0 |      0 |    0 |          0 |
|         inst                                                                                                                                          |                                       design_hbm_slice_0_0_axi_register_slice_v2_1_26_axi_register_slice |        558 |        558 |       0 |    0 |   2326 |      0 |      0 |    0 |          0 |
|           ar.ar_pipe                                                                                                                                  |                                      design_hbm_slice_0_0_axi_register_slice_v2_1_26_axic_register_slice |          3 |          3 |       0 |    0 |     63 |      0 |      0 |    0 |          0 |
|           aw.aw_pipe                                                                                                                                  |                                    design_hbm_slice_0_0_axi_register_slice_v2_1_26_axic_register_slice_0 |          3 |          3 |       0 |    0 |     64 |      0 |      0 |    0 |          0 |
|           b.b_pipe                                                                                                                                    |                      design_hbm_slice_0_0_axi_register_slice_v2_1_26_axic_register_slice__parameterized1 |          2 |          2 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|           r.r_pipe                                                                                                                                    |                      design_hbm_slice_0_0_axi_register_slice_v2_1_26_axic_register_slice__parameterized2 |        259 |        259 |       0 |    0 |   1034 |      0 |      0 |    0 |          0 |
|           w.w_pipe                                                                                                                                    |                      design_hbm_slice_0_0_axi_register_slice_v2_1_26_axic_register_slice__parameterized0 |        291 |        291 |       0 |    0 |   1163 |      0 |      0 |    0 |          0 |
|       slice_1                                                                                                                                         |                                                                                     design_hbm_slice_1_0 |        560 |        560 |       0 |    0 |   2309 |      0 |      0 |    0 |          0 |
|         inst                                                                                                                                          |                                       design_hbm_slice_1_0_axi_register_slice_v2_1_26_axi_register_slice |        560 |        560 |       0 |    0 |   2309 |      0 |      0 |    0 |          0 |
|           ar.ar_pipe                                                                                                                                  |                                      design_hbm_slice_1_0_axi_register_slice_v2_1_26_axic_register_slice |          3 |          3 |       0 |    0 |     52 |      0 |      0 |    0 |          0 |
|           aw.aw_pipe                                                                                                                                  |                                    design_hbm_slice_1_0_axi_register_slice_v2_1_26_axic_register_slice_0 |          3 |          3 |       0 |    0 |     53 |      0 |      0 |    0 |          0 |
|           b.b_pipe                                                                                                                                    |                      design_hbm_slice_1_0_axi_register_slice_v2_1_26_axic_register_slice__parameterized1 |          2 |          2 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|           r.r_pipe                                                                                                                                    |                      design_hbm_slice_1_0_axi_register_slice_v2_1_26_axic_register_slice__parameterized2 |        261 |        261 |       0 |    0 |   1040 |      0 |      0 |    0 |          0 |
|           w.w_pipe                                                                                                                                    |                      design_hbm_slice_1_0_axi_register_slice_v2_1_26_axic_register_slice__parameterized0 |        291 |        291 |       0 |    0 |   1162 |      0 |      0 |    0 |          0 |
|       slice_2                                                                                                                                         |                                                                                     design_hbm_slice_2_0 |       1338 |        698 |       0 |  640 |   1998 |      0 |      0 |    0 |          0 |
|         inst                                                                                                                                          |                                       design_hbm_slice_2_0_axi_register_slice_v2_1_26_axi_register_slice |       1338 |        698 |       0 |  640 |   1998 |      0 |      0 |    0 |          0 |
|           ar12.slr_master_ar                                                                                                                          |                                        design_hbm_slice_2_0_axi_register_slice_v2_1_26_source_region_slr |          1 |          1 |       0 |    0 |     50 |      0 |      0 |    0 |          0 |
|           ar12.slr_slave_ar                                                                                                                           |                                          design_hbm_slice_2_0_axi_register_slice_v2_1_26_dest_region_slr |        101 |         55 |       0 |   46 |    102 |      0 |      0 |    0 |          0 |
|             (ar12.slr_slave_ar)                                                                                                                       |                                          design_hbm_slice_2_0_axi_register_slice_v2_1_26_dest_region_slr |          0 |          0 |       0 |    0 |     49 |      0 |      0 |    0 |          0 |
|             common.srl_fifo_0                                                                                                                         |                                      design_hbm_slice_2_0_axi_register_slice_v2_1_26_axic_reg_srl_fifo_2 |        101 |         55 |       0 |   46 |     53 |      0 |      0 |    0 |          0 |
|               (common.srl_fifo_0)                                                                                                                     |                                      design_hbm_slice_2_0_axi_register_slice_v2_1_26_axic_reg_srl_fifo_2 |         55 |         55 |       0 |    0 |     53 |      0 |      0 |    0 |          0 |
|               srl[0].srl_nx1                                                                                                                          |                                               design_hbm_slice_2_0_axi_register_slice_v2_1_26_srl_rtl__2 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[10].srl_nx1                                                                                                                         |                                              design_hbm_slice_2_0_axi_register_slice_v2_1_26_srl_rtl__12 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[11].srl_nx1                                                                                                                         |                                              design_hbm_slice_2_0_axi_register_slice_v2_1_26_srl_rtl__13 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[12].srl_nx1                                                                                                                         |                                              design_hbm_slice_2_0_axi_register_slice_v2_1_26_srl_rtl__14 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[13].srl_nx1                                                                                                                         |                                              design_hbm_slice_2_0_axi_register_slice_v2_1_26_srl_rtl__15 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[14].srl_nx1                                                                                                                         |                                              design_hbm_slice_2_0_axi_register_slice_v2_1_26_srl_rtl__16 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[15].srl_nx1                                                                                                                         |                                              design_hbm_slice_2_0_axi_register_slice_v2_1_26_srl_rtl__17 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[16].srl_nx1                                                                                                                         |                                              design_hbm_slice_2_0_axi_register_slice_v2_1_26_srl_rtl__18 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[17].srl_nx1                                                                                                                         |                                              design_hbm_slice_2_0_axi_register_slice_v2_1_26_srl_rtl__19 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[18].srl_nx1                                                                                                                         |                                              design_hbm_slice_2_0_axi_register_slice_v2_1_26_srl_rtl__20 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[19].srl_nx1                                                                                                                         |                                              design_hbm_slice_2_0_axi_register_slice_v2_1_26_srl_rtl__21 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[1].srl_nx1                                                                                                                          |                                               design_hbm_slice_2_0_axi_register_slice_v2_1_26_srl_rtl__3 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[20].srl_nx1                                                                                                                         |                                              design_hbm_slice_2_0_axi_register_slice_v2_1_26_srl_rtl__22 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[21].srl_nx1                                                                                                                         |                                              design_hbm_slice_2_0_axi_register_slice_v2_1_26_srl_rtl__23 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[22].srl_nx1                                                                                                                         |                                              design_hbm_slice_2_0_axi_register_slice_v2_1_26_srl_rtl__24 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[23].srl_nx1                                                                                                                         |                                              design_hbm_slice_2_0_axi_register_slice_v2_1_26_srl_rtl__25 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[24].srl_nx1                                                                                                                         |                                              design_hbm_slice_2_0_axi_register_slice_v2_1_26_srl_rtl__26 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[25].srl_nx1                                                                                                                         |                                              design_hbm_slice_2_0_axi_register_slice_v2_1_26_srl_rtl__27 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[26].srl_nx1                                                                                                                         |                                              design_hbm_slice_2_0_axi_register_slice_v2_1_26_srl_rtl__28 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[27].srl_nx1                                                                                                                         |                                              design_hbm_slice_2_0_axi_register_slice_v2_1_26_srl_rtl__29 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[28].srl_nx1                                                                                                                         |                                              design_hbm_slice_2_0_axi_register_slice_v2_1_26_srl_rtl__30 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[29].srl_nx1                                                                                                                         |                                              design_hbm_slice_2_0_axi_register_slice_v2_1_26_srl_rtl__31 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[2].srl_nx1                                                                                                                          |                                               design_hbm_slice_2_0_axi_register_slice_v2_1_26_srl_rtl__4 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[30].srl_nx1                                                                                                                         |                                              design_hbm_slice_2_0_axi_register_slice_v2_1_26_srl_rtl__32 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[31].srl_nx1                                                                                                                         |                                              design_hbm_slice_2_0_axi_register_slice_v2_1_26_srl_rtl__33 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[32].srl_nx1                                                                                                                         |                                              design_hbm_slice_2_0_axi_register_slice_v2_1_26_srl_rtl__34 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[3].srl_nx1                                                                                                                          |                                               design_hbm_slice_2_0_axi_register_slice_v2_1_26_srl_rtl__5 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[4].srl_nx1                                                                                                                          |                                               design_hbm_slice_2_0_axi_register_slice_v2_1_26_srl_rtl__6 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[5].srl_nx1                                                                                                                          |                                               design_hbm_slice_2_0_axi_register_slice_v2_1_26_srl_rtl__7 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[67].srl_nx1                                                                                                                         |                                              design_hbm_slice_2_0_axi_register_slice_v2_1_26_srl_rtl__69 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[68].srl_nx1                                                                                                                         |                                              design_hbm_slice_2_0_axi_register_slice_v2_1_26_srl_rtl__70 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[69].srl_nx1                                                                                                                         |                                              design_hbm_slice_2_0_axi_register_slice_v2_1_26_srl_rtl__71 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[6].srl_nx1                                                                                                                          |                                               design_hbm_slice_2_0_axi_register_slice_v2_1_26_srl_rtl__8 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[70].srl_nx1                                                                                                                         |                                              design_hbm_slice_2_0_axi_register_slice_v2_1_26_srl_rtl__72 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[71].srl_nx1                                                                                                                         |                                              design_hbm_slice_2_0_axi_register_slice_v2_1_26_srl_rtl__73 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[76].srl_nx1                                                                                                                         |                                              design_hbm_slice_2_0_axi_register_slice_v2_1_26_srl_rtl__78 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[77].srl_nx1                                                                                                                         |                                              design_hbm_slice_2_0_axi_register_slice_v2_1_26_srl_rtl__79 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[78].srl_nx1                                                                                                                         |                                              design_hbm_slice_2_0_axi_register_slice_v2_1_26_srl_rtl__80 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[79].srl_nx1                                                                                                                         |                                              design_hbm_slice_2_0_axi_register_slice_v2_1_26_srl_rtl__81 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[7].srl_nx1                                                                                                                          |                                               design_hbm_slice_2_0_axi_register_slice_v2_1_26_srl_rtl__9 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[80].srl_nx1                                                                                                                         |                                              design_hbm_slice_2_0_axi_register_slice_v2_1_26_srl_rtl__82 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[81].srl_nx1                                                                                                                         |                                              design_hbm_slice_2_0_axi_register_slice_v2_1_26_srl_rtl__83 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[82].srl_nx1                                                                                                                         |                                              design_hbm_slice_2_0_axi_register_slice_v2_1_26_srl_rtl__84 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[83].srl_nx1                                                                                                                         |                                              design_hbm_slice_2_0_axi_register_slice_v2_1_26_srl_rtl__85 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[8].srl_nx1                                                                                                                          |                                              design_hbm_slice_2_0_axi_register_slice_v2_1_26_srl_rtl__10 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[9].srl_nx1                                                                                                                          |                                              design_hbm_slice_2_0_axi_register_slice_v2_1_26_srl_rtl__11 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|           aw12.slr_master_aw                                                                                                                          |                                      design_hbm_slice_2_0_axi_register_slice_v2_1_26_source_region_slr_0 |          1 |          1 |       0 |    0 |     50 |      0 |      0 |    0 |          0 |
|           aw12.slr_slave_aw                                                                                                                           |                                        design_hbm_slice_2_0_axi_register_slice_v2_1_26_dest_region_slr_1 |        101 |         55 |       0 |   46 |    102 |      0 |      0 |    0 |          0 |
|             (aw12.slr_slave_aw)                                                                                                                       |                                        design_hbm_slice_2_0_axi_register_slice_v2_1_26_dest_region_slr_1 |          0 |          0 |       0 |    0 |     49 |      0 |      0 |    0 |          0 |
|             common.srl_fifo_0                                                                                                                         |                                        design_hbm_slice_2_0_axi_register_slice_v2_1_26_axic_reg_srl_fifo |        101 |         55 |       0 |   46 |     53 |      0 |      0 |    0 |          0 |
|               (common.srl_fifo_0)                                                                                                                     |                                        design_hbm_slice_2_0_axi_register_slice_v2_1_26_axic_reg_srl_fifo |         55 |         55 |       0 |    0 |     53 |      0 |      0 |    0 |          0 |
|               srl[0].srl_nx1                                                                                                                          |                                             design_hbm_slice_2_0_axi_register_slice_v2_1_26_srl_rtl__647 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[10].srl_nx1                                                                                                                         |                                             design_hbm_slice_2_0_axi_register_slice_v2_1_26_srl_rtl__657 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[11].srl_nx1                                                                                                                         |                                             design_hbm_slice_2_0_axi_register_slice_v2_1_26_srl_rtl__658 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[12].srl_nx1                                                                                                                         |                                             design_hbm_slice_2_0_axi_register_slice_v2_1_26_srl_rtl__659 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[13].srl_nx1                                                                                                                         |                                             design_hbm_slice_2_0_axi_register_slice_v2_1_26_srl_rtl__660 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[14].srl_nx1                                                                                                                         |                                             design_hbm_slice_2_0_axi_register_slice_v2_1_26_srl_rtl__661 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[15].srl_nx1                                                                                                                         |                                             design_hbm_slice_2_0_axi_register_slice_v2_1_26_srl_rtl__662 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[16].srl_nx1                                                                                                                         |                                             design_hbm_slice_2_0_axi_register_slice_v2_1_26_srl_rtl__663 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[17].srl_nx1                                                                                                                         |                                             design_hbm_slice_2_0_axi_register_slice_v2_1_26_srl_rtl__664 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[18].srl_nx1                                                                                                                         |                                             design_hbm_slice_2_0_axi_register_slice_v2_1_26_srl_rtl__665 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[19].srl_nx1                                                                                                                         |                                             design_hbm_slice_2_0_axi_register_slice_v2_1_26_srl_rtl__666 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[1].srl_nx1                                                                                                                          |                                             design_hbm_slice_2_0_axi_register_slice_v2_1_26_srl_rtl__648 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[20].srl_nx1                                                                                                                         |                                             design_hbm_slice_2_0_axi_register_slice_v2_1_26_srl_rtl__667 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[21].srl_nx1                                                                                                                         |                                             design_hbm_slice_2_0_axi_register_slice_v2_1_26_srl_rtl__668 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[22].srl_nx1                                                                                                                         |                                             design_hbm_slice_2_0_axi_register_slice_v2_1_26_srl_rtl__669 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[23].srl_nx1                                                                                                                         |                                             design_hbm_slice_2_0_axi_register_slice_v2_1_26_srl_rtl__670 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[24].srl_nx1                                                                                                                         |                                             design_hbm_slice_2_0_axi_register_slice_v2_1_26_srl_rtl__671 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[25].srl_nx1                                                                                                                         |                                             design_hbm_slice_2_0_axi_register_slice_v2_1_26_srl_rtl__672 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[26].srl_nx1                                                                                                                         |                                             design_hbm_slice_2_0_axi_register_slice_v2_1_26_srl_rtl__673 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[27].srl_nx1                                                                                                                         |                                             design_hbm_slice_2_0_axi_register_slice_v2_1_26_srl_rtl__674 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[28].srl_nx1                                                                                                                         |                                             design_hbm_slice_2_0_axi_register_slice_v2_1_26_srl_rtl__675 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[29].srl_nx1                                                                                                                         |                                             design_hbm_slice_2_0_axi_register_slice_v2_1_26_srl_rtl__676 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[2].srl_nx1                                                                                                                          |                                             design_hbm_slice_2_0_axi_register_slice_v2_1_26_srl_rtl__649 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[30].srl_nx1                                                                                                                         |                                             design_hbm_slice_2_0_axi_register_slice_v2_1_26_srl_rtl__677 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[31].srl_nx1                                                                                                                         |                                             design_hbm_slice_2_0_axi_register_slice_v2_1_26_srl_rtl__678 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[32].srl_nx1                                                                                                                         |                                             design_hbm_slice_2_0_axi_register_slice_v2_1_26_srl_rtl__679 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[3].srl_nx1                                                                                                                          |                                             design_hbm_slice_2_0_axi_register_slice_v2_1_26_srl_rtl__650 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[4].srl_nx1                                                                                                                          |                                             design_hbm_slice_2_0_axi_register_slice_v2_1_26_srl_rtl__651 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[5].srl_nx1                                                                                                                          |                                             design_hbm_slice_2_0_axi_register_slice_v2_1_26_srl_rtl__652 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[67].srl_nx1                                                                                                                         |                                             design_hbm_slice_2_0_axi_register_slice_v2_1_26_srl_rtl__714 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[68].srl_nx1                                                                                                                         |                                             design_hbm_slice_2_0_axi_register_slice_v2_1_26_srl_rtl__715 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[69].srl_nx1                                                                                                                         |                                             design_hbm_slice_2_0_axi_register_slice_v2_1_26_srl_rtl__716 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[6].srl_nx1                                                                                                                          |                                             design_hbm_slice_2_0_axi_register_slice_v2_1_26_srl_rtl__653 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[70].srl_nx1                                                                                                                         |                                             design_hbm_slice_2_0_axi_register_slice_v2_1_26_srl_rtl__717 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[71].srl_nx1                                                                                                                         |                                             design_hbm_slice_2_0_axi_register_slice_v2_1_26_srl_rtl__718 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[76].srl_nx1                                                                                                                         |                                             design_hbm_slice_2_0_axi_register_slice_v2_1_26_srl_rtl__723 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[77].srl_nx1                                                                                                                         |                                             design_hbm_slice_2_0_axi_register_slice_v2_1_26_srl_rtl__724 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[78].srl_nx1                                                                                                                         |                                             design_hbm_slice_2_0_axi_register_slice_v2_1_26_srl_rtl__725 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[79].srl_nx1                                                                                                                         |                                             design_hbm_slice_2_0_axi_register_slice_v2_1_26_srl_rtl__726 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[7].srl_nx1                                                                                                                          |                                             design_hbm_slice_2_0_axi_register_slice_v2_1_26_srl_rtl__654 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[80].srl_nx1                                                                                                                         |                                             design_hbm_slice_2_0_axi_register_slice_v2_1_26_srl_rtl__727 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[81].srl_nx1                                                                                                                         |                                             design_hbm_slice_2_0_axi_register_slice_v2_1_26_srl_rtl__728 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[82].srl_nx1                                                                                                                         |                                             design_hbm_slice_2_0_axi_register_slice_v2_1_26_srl_rtl__729 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[83].srl_nx1                                                                                                                         |                                             design_hbm_slice_2_0_axi_register_slice_v2_1_26_srl_rtl__730 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[8].srl_nx1                                                                                                                          |                                             design_hbm_slice_2_0_axi_register_slice_v2_1_26_srl_rtl__655 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[9].srl_nx1                                                                                                                          |                                             design_hbm_slice_2_0_axi_register_slice_v2_1_26_srl_rtl__656 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|           b12.slr_master_b                                                                                                                            |                          design_hbm_slice_2_0_axi_register_slice_v2_1_26_dest_region_slr__parameterized1 |          8 |          8 |       0 |    0 |     10 |      0 |      0 |    0 |          0 |
|             (b12.slr_master_b)                                                                                                                        |                          design_hbm_slice_2_0_axi_register_slice_v2_1_26_dest_region_slr__parameterized1 |          0 |          0 |       0 |    0 |      3 |      0 |      0 |    0 |          0 |
|             common.srl_fifo_0                                                                                                                         |                        design_hbm_slice_2_0_axi_register_slice_v2_1_26_axic_reg_srl_fifo__parameterized1 |          8 |          8 |       0 |    0 |      7 |      0 |      0 |    0 |          0 |
|           b12.slr_slave_b                                                                                                                             |                        design_hbm_slice_2_0_axi_register_slice_v2_1_26_source_region_slr__parameterized1 |          1 |          1 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|           r12.slr_master_r                                                                                                                            |                          design_hbm_slice_2_0_axi_register_slice_v2_1_26_dest_region_slr__parameterized2 |        536 |        277 |       0 |  259 |    536 |      0 |      0 |    0 |          0 |
|             (r12.slr_master_r)                                                                                                                        |                          design_hbm_slice_2_0_axi_register_slice_v2_1_26_dest_region_slr__parameterized2 |          1 |          1 |       0 |    0 |    262 |      0 |      0 |    0 |          0 |
|             common.srl_fifo_0                                                                                                                         |                        design_hbm_slice_2_0_axi_register_slice_v2_1_26_axic_reg_srl_fifo__parameterized2 |        535 |        276 |       0 |  259 |    274 |      0 |      0 |    0 |          0 |
|               (common.srl_fifo_0)                                                                                                                     |                        design_hbm_slice_2_0_axi_register_slice_v2_1_26_axic_reg_srl_fifo__parameterized2 |        276 |        276 |       0 |    0 |    274 |      0 |      0 |    0 |          0 |
|               srl[0].srl_nx1                                                                                                                          |                                             design_hbm_slice_2_0_axi_register_slice_v2_1_26_srl_rtl__388 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[100].srl_nx1                                                                                                                        |                                             design_hbm_slice_2_0_axi_register_slice_v2_1_26_srl_rtl__488 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[101].srl_nx1                                                                                                                        |                                             design_hbm_slice_2_0_axi_register_slice_v2_1_26_srl_rtl__489 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[102].srl_nx1                                                                                                                        |                                             design_hbm_slice_2_0_axi_register_slice_v2_1_26_srl_rtl__490 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[103].srl_nx1                                                                                                                        |                                             design_hbm_slice_2_0_axi_register_slice_v2_1_26_srl_rtl__491 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[104].srl_nx1                                                                                                                        |                                             design_hbm_slice_2_0_axi_register_slice_v2_1_26_srl_rtl__492 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[105].srl_nx1                                                                                                                        |                                             design_hbm_slice_2_0_axi_register_slice_v2_1_26_srl_rtl__493 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[106].srl_nx1                                                                                                                        |                                             design_hbm_slice_2_0_axi_register_slice_v2_1_26_srl_rtl__494 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[107].srl_nx1                                                                                                                        |                                             design_hbm_slice_2_0_axi_register_slice_v2_1_26_srl_rtl__495 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[108].srl_nx1                                                                                                                        |                                             design_hbm_slice_2_0_axi_register_slice_v2_1_26_srl_rtl__496 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[109].srl_nx1                                                                                                                        |                                             design_hbm_slice_2_0_axi_register_slice_v2_1_26_srl_rtl__497 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[10].srl_nx1                                                                                                                         |                                             design_hbm_slice_2_0_axi_register_slice_v2_1_26_srl_rtl__398 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[110].srl_nx1                                                                                                                        |                                             design_hbm_slice_2_0_axi_register_slice_v2_1_26_srl_rtl__498 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[111].srl_nx1                                                                                                                        |                                             design_hbm_slice_2_0_axi_register_slice_v2_1_26_srl_rtl__499 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[112].srl_nx1                                                                                                                        |                                             design_hbm_slice_2_0_axi_register_slice_v2_1_26_srl_rtl__500 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[113].srl_nx1                                                                                                                        |                                             design_hbm_slice_2_0_axi_register_slice_v2_1_26_srl_rtl__501 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[114].srl_nx1                                                                                                                        |                                             design_hbm_slice_2_0_axi_register_slice_v2_1_26_srl_rtl__502 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[115].srl_nx1                                                                                                                        |                                             design_hbm_slice_2_0_axi_register_slice_v2_1_26_srl_rtl__503 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[116].srl_nx1                                                                                                                        |                                             design_hbm_slice_2_0_axi_register_slice_v2_1_26_srl_rtl__504 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[117].srl_nx1                                                                                                                        |                                             design_hbm_slice_2_0_axi_register_slice_v2_1_26_srl_rtl__505 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[118].srl_nx1                                                                                                                        |                                             design_hbm_slice_2_0_axi_register_slice_v2_1_26_srl_rtl__506 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[119].srl_nx1                                                                                                                        |                                             design_hbm_slice_2_0_axi_register_slice_v2_1_26_srl_rtl__507 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[11].srl_nx1                                                                                                                         |                                             design_hbm_slice_2_0_axi_register_slice_v2_1_26_srl_rtl__399 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[120].srl_nx1                                                                                                                        |                                             design_hbm_slice_2_0_axi_register_slice_v2_1_26_srl_rtl__508 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[121].srl_nx1                                                                                                                        |                                             design_hbm_slice_2_0_axi_register_slice_v2_1_26_srl_rtl__509 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[122].srl_nx1                                                                                                                        |                                             design_hbm_slice_2_0_axi_register_slice_v2_1_26_srl_rtl__510 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[123].srl_nx1                                                                                                                        |                                             design_hbm_slice_2_0_axi_register_slice_v2_1_26_srl_rtl__511 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[124].srl_nx1                                                                                                                        |                                             design_hbm_slice_2_0_axi_register_slice_v2_1_26_srl_rtl__512 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[125].srl_nx1                                                                                                                        |                                             design_hbm_slice_2_0_axi_register_slice_v2_1_26_srl_rtl__513 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[126].srl_nx1                                                                                                                        |                                             design_hbm_slice_2_0_axi_register_slice_v2_1_26_srl_rtl__514 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[127].srl_nx1                                                                                                                        |                                             design_hbm_slice_2_0_axi_register_slice_v2_1_26_srl_rtl__515 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[128].srl_nx1                                                                                                                        |                                             design_hbm_slice_2_0_axi_register_slice_v2_1_26_srl_rtl__516 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[129].srl_nx1                                                                                                                        |                                             design_hbm_slice_2_0_axi_register_slice_v2_1_26_srl_rtl__517 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[12].srl_nx1                                                                                                                         |                                             design_hbm_slice_2_0_axi_register_slice_v2_1_26_srl_rtl__400 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[130].srl_nx1                                                                                                                        |                                             design_hbm_slice_2_0_axi_register_slice_v2_1_26_srl_rtl__518 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[131].srl_nx1                                                                                                                        |                                             design_hbm_slice_2_0_axi_register_slice_v2_1_26_srl_rtl__519 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[132].srl_nx1                                                                                                                        |                                             design_hbm_slice_2_0_axi_register_slice_v2_1_26_srl_rtl__520 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[133].srl_nx1                                                                                                                        |                                             design_hbm_slice_2_0_axi_register_slice_v2_1_26_srl_rtl__521 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[134].srl_nx1                                                                                                                        |                                             design_hbm_slice_2_0_axi_register_slice_v2_1_26_srl_rtl__522 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[135].srl_nx1                                                                                                                        |                                             design_hbm_slice_2_0_axi_register_slice_v2_1_26_srl_rtl__523 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[136].srl_nx1                                                                                                                        |                                             design_hbm_slice_2_0_axi_register_slice_v2_1_26_srl_rtl__524 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[137].srl_nx1                                                                                                                        |                                             design_hbm_slice_2_0_axi_register_slice_v2_1_26_srl_rtl__525 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[138].srl_nx1                                                                                                                        |                                             design_hbm_slice_2_0_axi_register_slice_v2_1_26_srl_rtl__526 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[139].srl_nx1                                                                                                                        |                                             design_hbm_slice_2_0_axi_register_slice_v2_1_26_srl_rtl__527 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[13].srl_nx1                                                                                                                         |                                             design_hbm_slice_2_0_axi_register_slice_v2_1_26_srl_rtl__401 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[140].srl_nx1                                                                                                                        |                                             design_hbm_slice_2_0_axi_register_slice_v2_1_26_srl_rtl__528 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[141].srl_nx1                                                                                                                        |                                             design_hbm_slice_2_0_axi_register_slice_v2_1_26_srl_rtl__529 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[142].srl_nx1                                                                                                                        |                                             design_hbm_slice_2_0_axi_register_slice_v2_1_26_srl_rtl__530 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[143].srl_nx1                                                                                                                        |                                             design_hbm_slice_2_0_axi_register_slice_v2_1_26_srl_rtl__531 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[144].srl_nx1                                                                                                                        |                                             design_hbm_slice_2_0_axi_register_slice_v2_1_26_srl_rtl__532 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[145].srl_nx1                                                                                                                        |                                             design_hbm_slice_2_0_axi_register_slice_v2_1_26_srl_rtl__533 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[146].srl_nx1                                                                                                                        |                                             design_hbm_slice_2_0_axi_register_slice_v2_1_26_srl_rtl__534 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[147].srl_nx1                                                                                                                        |                                             design_hbm_slice_2_0_axi_register_slice_v2_1_26_srl_rtl__535 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[148].srl_nx1                                                                                                                        |                                             design_hbm_slice_2_0_axi_register_slice_v2_1_26_srl_rtl__536 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[149].srl_nx1                                                                                                                        |                                             design_hbm_slice_2_0_axi_register_slice_v2_1_26_srl_rtl__537 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[14].srl_nx1                                                                                                                         |                                             design_hbm_slice_2_0_axi_register_slice_v2_1_26_srl_rtl__402 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[150].srl_nx1                                                                                                                        |                                             design_hbm_slice_2_0_axi_register_slice_v2_1_26_srl_rtl__538 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[151].srl_nx1                                                                                                                        |                                             design_hbm_slice_2_0_axi_register_slice_v2_1_26_srl_rtl__539 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[152].srl_nx1                                                                                                                        |                                             design_hbm_slice_2_0_axi_register_slice_v2_1_26_srl_rtl__540 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[153].srl_nx1                                                                                                                        |                                             design_hbm_slice_2_0_axi_register_slice_v2_1_26_srl_rtl__541 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[154].srl_nx1                                                                                                                        |                                             design_hbm_slice_2_0_axi_register_slice_v2_1_26_srl_rtl__542 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[155].srl_nx1                                                                                                                        |                                             design_hbm_slice_2_0_axi_register_slice_v2_1_26_srl_rtl__543 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[156].srl_nx1                                                                                                                        |                                             design_hbm_slice_2_0_axi_register_slice_v2_1_26_srl_rtl__544 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[157].srl_nx1                                                                                                                        |                                             design_hbm_slice_2_0_axi_register_slice_v2_1_26_srl_rtl__545 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[158].srl_nx1                                                                                                                        |                                             design_hbm_slice_2_0_axi_register_slice_v2_1_26_srl_rtl__546 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[159].srl_nx1                                                                                                                        |                                             design_hbm_slice_2_0_axi_register_slice_v2_1_26_srl_rtl__547 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[15].srl_nx1                                                                                                                         |                                             design_hbm_slice_2_0_axi_register_slice_v2_1_26_srl_rtl__403 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[160].srl_nx1                                                                                                                        |                                             design_hbm_slice_2_0_axi_register_slice_v2_1_26_srl_rtl__548 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[161].srl_nx1                                                                                                                        |                                             design_hbm_slice_2_0_axi_register_slice_v2_1_26_srl_rtl__549 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[162].srl_nx1                                                                                                                        |                                             design_hbm_slice_2_0_axi_register_slice_v2_1_26_srl_rtl__550 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[163].srl_nx1                                                                                                                        |                                             design_hbm_slice_2_0_axi_register_slice_v2_1_26_srl_rtl__551 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[164].srl_nx1                                                                                                                        |                                             design_hbm_slice_2_0_axi_register_slice_v2_1_26_srl_rtl__552 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[165].srl_nx1                                                                                                                        |                                             design_hbm_slice_2_0_axi_register_slice_v2_1_26_srl_rtl__553 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[166].srl_nx1                                                                                                                        |                                             design_hbm_slice_2_0_axi_register_slice_v2_1_26_srl_rtl__554 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[167].srl_nx1                                                                                                                        |                                             design_hbm_slice_2_0_axi_register_slice_v2_1_26_srl_rtl__555 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[168].srl_nx1                                                                                                                        |                                             design_hbm_slice_2_0_axi_register_slice_v2_1_26_srl_rtl__556 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[169].srl_nx1                                                                                                                        |                                             design_hbm_slice_2_0_axi_register_slice_v2_1_26_srl_rtl__557 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[16].srl_nx1                                                                                                                         |                                             design_hbm_slice_2_0_axi_register_slice_v2_1_26_srl_rtl__404 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[170].srl_nx1                                                                                                                        |                                             design_hbm_slice_2_0_axi_register_slice_v2_1_26_srl_rtl__558 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[171].srl_nx1                                                                                                                        |                                             design_hbm_slice_2_0_axi_register_slice_v2_1_26_srl_rtl__559 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[172].srl_nx1                                                                                                                        |                                             design_hbm_slice_2_0_axi_register_slice_v2_1_26_srl_rtl__560 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[173].srl_nx1                                                                                                                        |                                             design_hbm_slice_2_0_axi_register_slice_v2_1_26_srl_rtl__561 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[174].srl_nx1                                                                                                                        |                                             design_hbm_slice_2_0_axi_register_slice_v2_1_26_srl_rtl__562 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[175].srl_nx1                                                                                                                        |                                             design_hbm_slice_2_0_axi_register_slice_v2_1_26_srl_rtl__563 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[176].srl_nx1                                                                                                                        |                                             design_hbm_slice_2_0_axi_register_slice_v2_1_26_srl_rtl__564 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[177].srl_nx1                                                                                                                        |                                             design_hbm_slice_2_0_axi_register_slice_v2_1_26_srl_rtl__565 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[178].srl_nx1                                                                                                                        |                                             design_hbm_slice_2_0_axi_register_slice_v2_1_26_srl_rtl__566 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[179].srl_nx1                                                                                                                        |                                             design_hbm_slice_2_0_axi_register_slice_v2_1_26_srl_rtl__567 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[17].srl_nx1                                                                                                                         |                                             design_hbm_slice_2_0_axi_register_slice_v2_1_26_srl_rtl__405 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[180].srl_nx1                                                                                                                        |                                             design_hbm_slice_2_0_axi_register_slice_v2_1_26_srl_rtl__568 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[181].srl_nx1                                                                                                                        |                                             design_hbm_slice_2_0_axi_register_slice_v2_1_26_srl_rtl__569 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[182].srl_nx1                                                                                                                        |                                             design_hbm_slice_2_0_axi_register_slice_v2_1_26_srl_rtl__570 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[183].srl_nx1                                                                                                                        |                                             design_hbm_slice_2_0_axi_register_slice_v2_1_26_srl_rtl__571 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[184].srl_nx1                                                                                                                        |                                             design_hbm_slice_2_0_axi_register_slice_v2_1_26_srl_rtl__572 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[185].srl_nx1                                                                                                                        |                                             design_hbm_slice_2_0_axi_register_slice_v2_1_26_srl_rtl__573 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[186].srl_nx1                                                                                                                        |                                             design_hbm_slice_2_0_axi_register_slice_v2_1_26_srl_rtl__574 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[187].srl_nx1                                                                                                                        |                                             design_hbm_slice_2_0_axi_register_slice_v2_1_26_srl_rtl__575 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[188].srl_nx1                                                                                                                        |                                             design_hbm_slice_2_0_axi_register_slice_v2_1_26_srl_rtl__576 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[189].srl_nx1                                                                                                                        |                                             design_hbm_slice_2_0_axi_register_slice_v2_1_26_srl_rtl__577 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[18].srl_nx1                                                                                                                         |                                             design_hbm_slice_2_0_axi_register_slice_v2_1_26_srl_rtl__406 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[190].srl_nx1                                                                                                                        |                                             design_hbm_slice_2_0_axi_register_slice_v2_1_26_srl_rtl__578 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[191].srl_nx1                                                                                                                        |                                             design_hbm_slice_2_0_axi_register_slice_v2_1_26_srl_rtl__579 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[192].srl_nx1                                                                                                                        |                                             design_hbm_slice_2_0_axi_register_slice_v2_1_26_srl_rtl__580 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[193].srl_nx1                                                                                                                        |                                             design_hbm_slice_2_0_axi_register_slice_v2_1_26_srl_rtl__581 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[194].srl_nx1                                                                                                                        |                                             design_hbm_slice_2_0_axi_register_slice_v2_1_26_srl_rtl__582 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[195].srl_nx1                                                                                                                        |                                             design_hbm_slice_2_0_axi_register_slice_v2_1_26_srl_rtl__583 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[196].srl_nx1                                                                                                                        |                                             design_hbm_slice_2_0_axi_register_slice_v2_1_26_srl_rtl__584 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[197].srl_nx1                                                                                                                        |                                             design_hbm_slice_2_0_axi_register_slice_v2_1_26_srl_rtl__585 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[198].srl_nx1                                                                                                                        |                                             design_hbm_slice_2_0_axi_register_slice_v2_1_26_srl_rtl__586 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[199].srl_nx1                                                                                                                        |                                             design_hbm_slice_2_0_axi_register_slice_v2_1_26_srl_rtl__587 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[19].srl_nx1                                                                                                                         |                                             design_hbm_slice_2_0_axi_register_slice_v2_1_26_srl_rtl__407 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[1].srl_nx1                                                                                                                          |                                             design_hbm_slice_2_0_axi_register_slice_v2_1_26_srl_rtl__389 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[200].srl_nx1                                                                                                                        |                                             design_hbm_slice_2_0_axi_register_slice_v2_1_26_srl_rtl__588 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[201].srl_nx1                                                                                                                        |                                             design_hbm_slice_2_0_axi_register_slice_v2_1_26_srl_rtl__589 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[202].srl_nx1                                                                                                                        |                                             design_hbm_slice_2_0_axi_register_slice_v2_1_26_srl_rtl__590 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[203].srl_nx1                                                                                                                        |                                             design_hbm_slice_2_0_axi_register_slice_v2_1_26_srl_rtl__591 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[204].srl_nx1                                                                                                                        |                                             design_hbm_slice_2_0_axi_register_slice_v2_1_26_srl_rtl__592 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[205].srl_nx1                                                                                                                        |                                             design_hbm_slice_2_0_axi_register_slice_v2_1_26_srl_rtl__593 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[206].srl_nx1                                                                                                                        |                                             design_hbm_slice_2_0_axi_register_slice_v2_1_26_srl_rtl__594 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[207].srl_nx1                                                                                                                        |                                             design_hbm_slice_2_0_axi_register_slice_v2_1_26_srl_rtl__595 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[208].srl_nx1                                                                                                                        |                                             design_hbm_slice_2_0_axi_register_slice_v2_1_26_srl_rtl__596 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[209].srl_nx1                                                                                                                        |                                             design_hbm_slice_2_0_axi_register_slice_v2_1_26_srl_rtl__597 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[20].srl_nx1                                                                                                                         |                                             design_hbm_slice_2_0_axi_register_slice_v2_1_26_srl_rtl__408 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[210].srl_nx1                                                                                                                        |                                             design_hbm_slice_2_0_axi_register_slice_v2_1_26_srl_rtl__598 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[211].srl_nx1                                                                                                                        |                                             design_hbm_slice_2_0_axi_register_slice_v2_1_26_srl_rtl__599 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[212].srl_nx1                                                                                                                        |                                             design_hbm_slice_2_0_axi_register_slice_v2_1_26_srl_rtl__600 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[213].srl_nx1                                                                                                                        |                                             design_hbm_slice_2_0_axi_register_slice_v2_1_26_srl_rtl__601 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[214].srl_nx1                                                                                                                        |                                             design_hbm_slice_2_0_axi_register_slice_v2_1_26_srl_rtl__602 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[215].srl_nx1                                                                                                                        |                                             design_hbm_slice_2_0_axi_register_slice_v2_1_26_srl_rtl__603 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[216].srl_nx1                                                                                                                        |                                             design_hbm_slice_2_0_axi_register_slice_v2_1_26_srl_rtl__604 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[217].srl_nx1                                                                                                                        |                                             design_hbm_slice_2_0_axi_register_slice_v2_1_26_srl_rtl__605 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[218].srl_nx1                                                                                                                        |                                             design_hbm_slice_2_0_axi_register_slice_v2_1_26_srl_rtl__606 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[219].srl_nx1                                                                                                                        |                                             design_hbm_slice_2_0_axi_register_slice_v2_1_26_srl_rtl__607 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[21].srl_nx1                                                                                                                         |                                             design_hbm_slice_2_0_axi_register_slice_v2_1_26_srl_rtl__409 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[220].srl_nx1                                                                                                                        |                                             design_hbm_slice_2_0_axi_register_slice_v2_1_26_srl_rtl__608 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[221].srl_nx1                                                                                                                        |                                             design_hbm_slice_2_0_axi_register_slice_v2_1_26_srl_rtl__609 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[222].srl_nx1                                                                                                                        |                                             design_hbm_slice_2_0_axi_register_slice_v2_1_26_srl_rtl__610 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[223].srl_nx1                                                                                                                        |                                             design_hbm_slice_2_0_axi_register_slice_v2_1_26_srl_rtl__611 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[224].srl_nx1                                                                                                                        |                                             design_hbm_slice_2_0_axi_register_slice_v2_1_26_srl_rtl__612 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[225].srl_nx1                                                                                                                        |                                             design_hbm_slice_2_0_axi_register_slice_v2_1_26_srl_rtl__613 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[226].srl_nx1                                                                                                                        |                                             design_hbm_slice_2_0_axi_register_slice_v2_1_26_srl_rtl__614 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[227].srl_nx1                                                                                                                        |                                             design_hbm_slice_2_0_axi_register_slice_v2_1_26_srl_rtl__615 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[228].srl_nx1                                                                                                                        |                                             design_hbm_slice_2_0_axi_register_slice_v2_1_26_srl_rtl__616 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[229].srl_nx1                                                                                                                        |                                             design_hbm_slice_2_0_axi_register_slice_v2_1_26_srl_rtl__617 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[22].srl_nx1                                                                                                                         |                                             design_hbm_slice_2_0_axi_register_slice_v2_1_26_srl_rtl__410 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[230].srl_nx1                                                                                                                        |                                             design_hbm_slice_2_0_axi_register_slice_v2_1_26_srl_rtl__618 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[231].srl_nx1                                                                                                                        |                                             design_hbm_slice_2_0_axi_register_slice_v2_1_26_srl_rtl__619 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[232].srl_nx1                                                                                                                        |                                             design_hbm_slice_2_0_axi_register_slice_v2_1_26_srl_rtl__620 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[233].srl_nx1                                                                                                                        |                                             design_hbm_slice_2_0_axi_register_slice_v2_1_26_srl_rtl__621 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[234].srl_nx1                                                                                                                        |                                             design_hbm_slice_2_0_axi_register_slice_v2_1_26_srl_rtl__622 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[235].srl_nx1                                                                                                                        |                                             design_hbm_slice_2_0_axi_register_slice_v2_1_26_srl_rtl__623 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[236].srl_nx1                                                                                                                        |                                             design_hbm_slice_2_0_axi_register_slice_v2_1_26_srl_rtl__624 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[237].srl_nx1                                                                                                                        |                                             design_hbm_slice_2_0_axi_register_slice_v2_1_26_srl_rtl__625 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[238].srl_nx1                                                                                                                        |                                             design_hbm_slice_2_0_axi_register_slice_v2_1_26_srl_rtl__626 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[239].srl_nx1                                                                                                                        |                                             design_hbm_slice_2_0_axi_register_slice_v2_1_26_srl_rtl__627 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[23].srl_nx1                                                                                                                         |                                             design_hbm_slice_2_0_axi_register_slice_v2_1_26_srl_rtl__411 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[240].srl_nx1                                                                                                                        |                                             design_hbm_slice_2_0_axi_register_slice_v2_1_26_srl_rtl__628 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[241].srl_nx1                                                                                                                        |                                             design_hbm_slice_2_0_axi_register_slice_v2_1_26_srl_rtl__629 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[242].srl_nx1                                                                                                                        |                                             design_hbm_slice_2_0_axi_register_slice_v2_1_26_srl_rtl__630 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[243].srl_nx1                                                                                                                        |                                             design_hbm_slice_2_0_axi_register_slice_v2_1_26_srl_rtl__631 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[244].srl_nx1                                                                                                                        |                                             design_hbm_slice_2_0_axi_register_slice_v2_1_26_srl_rtl__632 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[245].srl_nx1                                                                                                                        |                                             design_hbm_slice_2_0_axi_register_slice_v2_1_26_srl_rtl__633 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[246].srl_nx1                                                                                                                        |                                             design_hbm_slice_2_0_axi_register_slice_v2_1_26_srl_rtl__634 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[247].srl_nx1                                                                                                                        |                                             design_hbm_slice_2_0_axi_register_slice_v2_1_26_srl_rtl__635 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[248].srl_nx1                                                                                                                        |                                             design_hbm_slice_2_0_axi_register_slice_v2_1_26_srl_rtl__636 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[249].srl_nx1                                                                                                                        |                                             design_hbm_slice_2_0_axi_register_slice_v2_1_26_srl_rtl__637 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[24].srl_nx1                                                                                                                         |                                             design_hbm_slice_2_0_axi_register_slice_v2_1_26_srl_rtl__412 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[250].srl_nx1                                                                                                                        |                                             design_hbm_slice_2_0_axi_register_slice_v2_1_26_srl_rtl__638 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[251].srl_nx1                                                                                                                        |                                             design_hbm_slice_2_0_axi_register_slice_v2_1_26_srl_rtl__639 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[252].srl_nx1                                                                                                                        |                                             design_hbm_slice_2_0_axi_register_slice_v2_1_26_srl_rtl__640 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[253].srl_nx1                                                                                                                        |                                             design_hbm_slice_2_0_axi_register_slice_v2_1_26_srl_rtl__641 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[254].srl_nx1                                                                                                                        |                                             design_hbm_slice_2_0_axi_register_slice_v2_1_26_srl_rtl__642 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[255].srl_nx1                                                                                                                        |                                             design_hbm_slice_2_0_axi_register_slice_v2_1_26_srl_rtl__643 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[256].srl_nx1                                                                                                                        |                                             design_hbm_slice_2_0_axi_register_slice_v2_1_26_srl_rtl__644 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[257].srl_nx1                                                                                                                        |                                             design_hbm_slice_2_0_axi_register_slice_v2_1_26_srl_rtl__645 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[258].srl_nx1                                                                                                                        |                                             design_hbm_slice_2_0_axi_register_slice_v2_1_26_srl_rtl__646 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[25].srl_nx1                                                                                                                         |                                             design_hbm_slice_2_0_axi_register_slice_v2_1_26_srl_rtl__413 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[26].srl_nx1                                                                                                                         |                                             design_hbm_slice_2_0_axi_register_slice_v2_1_26_srl_rtl__414 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[27].srl_nx1                                                                                                                         |                                             design_hbm_slice_2_0_axi_register_slice_v2_1_26_srl_rtl__415 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[28].srl_nx1                                                                                                                         |                                             design_hbm_slice_2_0_axi_register_slice_v2_1_26_srl_rtl__416 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[29].srl_nx1                                                                                                                         |                                             design_hbm_slice_2_0_axi_register_slice_v2_1_26_srl_rtl__417 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[2].srl_nx1                                                                                                                          |                                             design_hbm_slice_2_0_axi_register_slice_v2_1_26_srl_rtl__390 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[30].srl_nx1                                                                                                                         |                                             design_hbm_slice_2_0_axi_register_slice_v2_1_26_srl_rtl__418 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[31].srl_nx1                                                                                                                         |                                             design_hbm_slice_2_0_axi_register_slice_v2_1_26_srl_rtl__419 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[32].srl_nx1                                                                                                                         |                                             design_hbm_slice_2_0_axi_register_slice_v2_1_26_srl_rtl__420 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[33].srl_nx1                                                                                                                         |                                             design_hbm_slice_2_0_axi_register_slice_v2_1_26_srl_rtl__421 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[34].srl_nx1                                                                                                                         |                                             design_hbm_slice_2_0_axi_register_slice_v2_1_26_srl_rtl__422 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[35].srl_nx1                                                                                                                         |                                             design_hbm_slice_2_0_axi_register_slice_v2_1_26_srl_rtl__423 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[36].srl_nx1                                                                                                                         |                                             design_hbm_slice_2_0_axi_register_slice_v2_1_26_srl_rtl__424 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[37].srl_nx1                                                                                                                         |                                             design_hbm_slice_2_0_axi_register_slice_v2_1_26_srl_rtl__425 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[38].srl_nx1                                                                                                                         |                                             design_hbm_slice_2_0_axi_register_slice_v2_1_26_srl_rtl__426 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[39].srl_nx1                                                                                                                         |                                             design_hbm_slice_2_0_axi_register_slice_v2_1_26_srl_rtl__427 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[3].srl_nx1                                                                                                                          |                                             design_hbm_slice_2_0_axi_register_slice_v2_1_26_srl_rtl__391 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[40].srl_nx1                                                                                                                         |                                             design_hbm_slice_2_0_axi_register_slice_v2_1_26_srl_rtl__428 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[41].srl_nx1                                                                                                                         |                                             design_hbm_slice_2_0_axi_register_slice_v2_1_26_srl_rtl__429 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[42].srl_nx1                                                                                                                         |                                             design_hbm_slice_2_0_axi_register_slice_v2_1_26_srl_rtl__430 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[43].srl_nx1                                                                                                                         |                                             design_hbm_slice_2_0_axi_register_slice_v2_1_26_srl_rtl__431 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[44].srl_nx1                                                                                                                         |                                             design_hbm_slice_2_0_axi_register_slice_v2_1_26_srl_rtl__432 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[45].srl_nx1                                                                                                                         |                                             design_hbm_slice_2_0_axi_register_slice_v2_1_26_srl_rtl__433 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[46].srl_nx1                                                                                                                         |                                             design_hbm_slice_2_0_axi_register_slice_v2_1_26_srl_rtl__434 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[47].srl_nx1                                                                                                                         |                                             design_hbm_slice_2_0_axi_register_slice_v2_1_26_srl_rtl__435 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[48].srl_nx1                                                                                                                         |                                             design_hbm_slice_2_0_axi_register_slice_v2_1_26_srl_rtl__436 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[49].srl_nx1                                                                                                                         |                                             design_hbm_slice_2_0_axi_register_slice_v2_1_26_srl_rtl__437 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[4].srl_nx1                                                                                                                          |                                             design_hbm_slice_2_0_axi_register_slice_v2_1_26_srl_rtl__392 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[50].srl_nx1                                                                                                                         |                                             design_hbm_slice_2_0_axi_register_slice_v2_1_26_srl_rtl__438 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[51].srl_nx1                                                                                                                         |                                             design_hbm_slice_2_0_axi_register_slice_v2_1_26_srl_rtl__439 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[52].srl_nx1                                                                                                                         |                                             design_hbm_slice_2_0_axi_register_slice_v2_1_26_srl_rtl__440 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[53].srl_nx1                                                                                                                         |                                             design_hbm_slice_2_0_axi_register_slice_v2_1_26_srl_rtl__441 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[54].srl_nx1                                                                                                                         |                                             design_hbm_slice_2_0_axi_register_slice_v2_1_26_srl_rtl__442 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[55].srl_nx1                                                                                                                         |                                             design_hbm_slice_2_0_axi_register_slice_v2_1_26_srl_rtl__443 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[56].srl_nx1                                                                                                                         |                                             design_hbm_slice_2_0_axi_register_slice_v2_1_26_srl_rtl__444 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[57].srl_nx1                                                                                                                         |                                             design_hbm_slice_2_0_axi_register_slice_v2_1_26_srl_rtl__445 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[58].srl_nx1                                                                                                                         |                                             design_hbm_slice_2_0_axi_register_slice_v2_1_26_srl_rtl__446 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[59].srl_nx1                                                                                                                         |                                             design_hbm_slice_2_0_axi_register_slice_v2_1_26_srl_rtl__447 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[5].srl_nx1                                                                                                                          |                                             design_hbm_slice_2_0_axi_register_slice_v2_1_26_srl_rtl__393 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[60].srl_nx1                                                                                                                         |                                             design_hbm_slice_2_0_axi_register_slice_v2_1_26_srl_rtl__448 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[61].srl_nx1                                                                                                                         |                                             design_hbm_slice_2_0_axi_register_slice_v2_1_26_srl_rtl__449 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[62].srl_nx1                                                                                                                         |                                             design_hbm_slice_2_0_axi_register_slice_v2_1_26_srl_rtl__450 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[63].srl_nx1                                                                                                                         |                                             design_hbm_slice_2_0_axi_register_slice_v2_1_26_srl_rtl__451 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[64].srl_nx1                                                                                                                         |                                             design_hbm_slice_2_0_axi_register_slice_v2_1_26_srl_rtl__452 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[65].srl_nx1                                                                                                                         |                                             design_hbm_slice_2_0_axi_register_slice_v2_1_26_srl_rtl__453 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[66].srl_nx1                                                                                                                         |                                             design_hbm_slice_2_0_axi_register_slice_v2_1_26_srl_rtl__454 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[67].srl_nx1                                                                                                                         |                                             design_hbm_slice_2_0_axi_register_slice_v2_1_26_srl_rtl__455 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[68].srl_nx1                                                                                                                         |                                             design_hbm_slice_2_0_axi_register_slice_v2_1_26_srl_rtl__456 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[69].srl_nx1                                                                                                                         |                                             design_hbm_slice_2_0_axi_register_slice_v2_1_26_srl_rtl__457 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[6].srl_nx1                                                                                                                          |                                             design_hbm_slice_2_0_axi_register_slice_v2_1_26_srl_rtl__394 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[70].srl_nx1                                                                                                                         |                                             design_hbm_slice_2_0_axi_register_slice_v2_1_26_srl_rtl__458 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[71].srl_nx1                                                                                                                         |                                             design_hbm_slice_2_0_axi_register_slice_v2_1_26_srl_rtl__459 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[72].srl_nx1                                                                                                                         |                                             design_hbm_slice_2_0_axi_register_slice_v2_1_26_srl_rtl__460 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[73].srl_nx1                                                                                                                         |                                             design_hbm_slice_2_0_axi_register_slice_v2_1_26_srl_rtl__461 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[74].srl_nx1                                                                                                                         |                                             design_hbm_slice_2_0_axi_register_slice_v2_1_26_srl_rtl__462 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[75].srl_nx1                                                                                                                         |                                             design_hbm_slice_2_0_axi_register_slice_v2_1_26_srl_rtl__463 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[76].srl_nx1                                                                                                                         |                                             design_hbm_slice_2_0_axi_register_slice_v2_1_26_srl_rtl__464 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[77].srl_nx1                                                                                                                         |                                             design_hbm_slice_2_0_axi_register_slice_v2_1_26_srl_rtl__465 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[78].srl_nx1                                                                                                                         |                                             design_hbm_slice_2_0_axi_register_slice_v2_1_26_srl_rtl__466 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[79].srl_nx1                                                                                                                         |                                             design_hbm_slice_2_0_axi_register_slice_v2_1_26_srl_rtl__467 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[7].srl_nx1                                                                                                                          |                                             design_hbm_slice_2_0_axi_register_slice_v2_1_26_srl_rtl__395 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[80].srl_nx1                                                                                                                         |                                             design_hbm_slice_2_0_axi_register_slice_v2_1_26_srl_rtl__468 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[81].srl_nx1                                                                                                                         |                                             design_hbm_slice_2_0_axi_register_slice_v2_1_26_srl_rtl__469 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[82].srl_nx1                                                                                                                         |                                             design_hbm_slice_2_0_axi_register_slice_v2_1_26_srl_rtl__470 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[83].srl_nx1                                                                                                                         |                                             design_hbm_slice_2_0_axi_register_slice_v2_1_26_srl_rtl__471 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[84].srl_nx1                                                                                                                         |                                             design_hbm_slice_2_0_axi_register_slice_v2_1_26_srl_rtl__472 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[85].srl_nx1                                                                                                                         |                                             design_hbm_slice_2_0_axi_register_slice_v2_1_26_srl_rtl__473 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[86].srl_nx1                                                                                                                         |                                             design_hbm_slice_2_0_axi_register_slice_v2_1_26_srl_rtl__474 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[87].srl_nx1                                                                                                                         |                                             design_hbm_slice_2_0_axi_register_slice_v2_1_26_srl_rtl__475 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[88].srl_nx1                                                                                                                         |                                             design_hbm_slice_2_0_axi_register_slice_v2_1_26_srl_rtl__476 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[89].srl_nx1                                                                                                                         |                                             design_hbm_slice_2_0_axi_register_slice_v2_1_26_srl_rtl__477 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[8].srl_nx1                                                                                                                          |                                             design_hbm_slice_2_0_axi_register_slice_v2_1_26_srl_rtl__396 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[90].srl_nx1                                                                                                                         |                                             design_hbm_slice_2_0_axi_register_slice_v2_1_26_srl_rtl__478 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[91].srl_nx1                                                                                                                         |                                             design_hbm_slice_2_0_axi_register_slice_v2_1_26_srl_rtl__479 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[92].srl_nx1                                                                                                                         |                                             design_hbm_slice_2_0_axi_register_slice_v2_1_26_srl_rtl__480 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[93].srl_nx1                                                                                                                         |                                             design_hbm_slice_2_0_axi_register_slice_v2_1_26_srl_rtl__481 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[94].srl_nx1                                                                                                                         |                                             design_hbm_slice_2_0_axi_register_slice_v2_1_26_srl_rtl__482 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[95].srl_nx1                                                                                                                         |                                             design_hbm_slice_2_0_axi_register_slice_v2_1_26_srl_rtl__483 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[96].srl_nx1                                                                                                                         |                                             design_hbm_slice_2_0_axi_register_slice_v2_1_26_srl_rtl__484 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[97].srl_nx1                                                                                                                         |                                             design_hbm_slice_2_0_axi_register_slice_v2_1_26_srl_rtl__485 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[98].srl_nx1                                                                                                                         |                                             design_hbm_slice_2_0_axi_register_slice_v2_1_26_srl_rtl__486 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[99].srl_nx1                                                                                                                         |                                             design_hbm_slice_2_0_axi_register_slice_v2_1_26_srl_rtl__487 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[9].srl_nx1                                                                                                                          |                                             design_hbm_slice_2_0_axi_register_slice_v2_1_26_srl_rtl__397 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|           r12.slr_slave_r                                                                                                                             |                        design_hbm_slice_2_0_axi_register_slice_v2_1_26_source_region_slr__parameterized2 |          1 |          1 |       0 |    0 |    263 |      0 |      0 |    0 |          0 |
|           w12.slr_master_w                                                                                                                            |                        design_hbm_slice_2_0_axi_register_slice_v2_1_26_source_region_slr__parameterized0 |          1 |          1 |       0 |    0 |    293 |      0 |      0 |    0 |          0 |
|           w12.slr_slave_w                                                                                                                             |                          design_hbm_slice_2_0_axi_register_slice_v2_1_26_dest_region_slr__parameterized0 |        587 |        298 |       0 |  289 |    588 |      0 |      0 |    0 |          0 |
|             (w12.slr_slave_w)                                                                                                                         |                          design_hbm_slice_2_0_axi_register_slice_v2_1_26_dest_region_slr__parameterized0 |          0 |          0 |       0 |    0 |    292 |      0 |      0 |    0 |          0 |
|             common.srl_fifo_0                                                                                                                         |                        design_hbm_slice_2_0_axi_register_slice_v2_1_26_axic_reg_srl_fifo__parameterized0 |        587 |        298 |       0 |  289 |    296 |      0 |      0 |    0 |          0 |
|               (common.srl_fifo_0)                                                                                                                     |                        design_hbm_slice_2_0_axi_register_slice_v2_1_26_axic_reg_srl_fifo__parameterized0 |        298 |        298 |       0 |    0 |    296 |      0 |      0 |    0 |          0 |
|               srl[0].srl_nx1                                                                                                                          |                                              design_hbm_slice_2_0_axi_register_slice_v2_1_26_srl_rtl__96 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[100].srl_nx1                                                                                                                        |                                             design_hbm_slice_2_0_axi_register_slice_v2_1_26_srl_rtl__196 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[101].srl_nx1                                                                                                                        |                                             design_hbm_slice_2_0_axi_register_slice_v2_1_26_srl_rtl__197 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[102].srl_nx1                                                                                                                        |                                             design_hbm_slice_2_0_axi_register_slice_v2_1_26_srl_rtl__198 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[103].srl_nx1                                                                                                                        |                                             design_hbm_slice_2_0_axi_register_slice_v2_1_26_srl_rtl__199 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[104].srl_nx1                                                                                                                        |                                             design_hbm_slice_2_0_axi_register_slice_v2_1_26_srl_rtl__200 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[105].srl_nx1                                                                                                                        |                                             design_hbm_slice_2_0_axi_register_slice_v2_1_26_srl_rtl__201 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[106].srl_nx1                                                                                                                        |                                             design_hbm_slice_2_0_axi_register_slice_v2_1_26_srl_rtl__202 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[107].srl_nx1                                                                                                                        |                                             design_hbm_slice_2_0_axi_register_slice_v2_1_26_srl_rtl__203 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[108].srl_nx1                                                                                                                        |                                             design_hbm_slice_2_0_axi_register_slice_v2_1_26_srl_rtl__204 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[109].srl_nx1                                                                                                                        |                                             design_hbm_slice_2_0_axi_register_slice_v2_1_26_srl_rtl__205 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[10].srl_nx1                                                                                                                         |                                             design_hbm_slice_2_0_axi_register_slice_v2_1_26_srl_rtl__106 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[110].srl_nx1                                                                                                                        |                                             design_hbm_slice_2_0_axi_register_slice_v2_1_26_srl_rtl__206 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[111].srl_nx1                                                                                                                        |                                             design_hbm_slice_2_0_axi_register_slice_v2_1_26_srl_rtl__207 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[112].srl_nx1                                                                                                                        |                                             design_hbm_slice_2_0_axi_register_slice_v2_1_26_srl_rtl__208 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[113].srl_nx1                                                                                                                        |                                             design_hbm_slice_2_0_axi_register_slice_v2_1_26_srl_rtl__209 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[114].srl_nx1                                                                                                                        |                                             design_hbm_slice_2_0_axi_register_slice_v2_1_26_srl_rtl__210 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[115].srl_nx1                                                                                                                        |                                             design_hbm_slice_2_0_axi_register_slice_v2_1_26_srl_rtl__211 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[116].srl_nx1                                                                                                                        |                                             design_hbm_slice_2_0_axi_register_slice_v2_1_26_srl_rtl__212 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[117].srl_nx1                                                                                                                        |                                             design_hbm_slice_2_0_axi_register_slice_v2_1_26_srl_rtl__213 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[118].srl_nx1                                                                                                                        |                                             design_hbm_slice_2_0_axi_register_slice_v2_1_26_srl_rtl__214 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[119].srl_nx1                                                                                                                        |                                             design_hbm_slice_2_0_axi_register_slice_v2_1_26_srl_rtl__215 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[11].srl_nx1                                                                                                                         |                                             design_hbm_slice_2_0_axi_register_slice_v2_1_26_srl_rtl__107 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[120].srl_nx1                                                                                                                        |                                             design_hbm_slice_2_0_axi_register_slice_v2_1_26_srl_rtl__216 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[121].srl_nx1                                                                                                                        |                                             design_hbm_slice_2_0_axi_register_slice_v2_1_26_srl_rtl__217 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[122].srl_nx1                                                                                                                        |                                             design_hbm_slice_2_0_axi_register_slice_v2_1_26_srl_rtl__218 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[123].srl_nx1                                                                                                                        |                                             design_hbm_slice_2_0_axi_register_slice_v2_1_26_srl_rtl__219 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[124].srl_nx1                                                                                                                        |                                             design_hbm_slice_2_0_axi_register_slice_v2_1_26_srl_rtl__220 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[125].srl_nx1                                                                                                                        |                                             design_hbm_slice_2_0_axi_register_slice_v2_1_26_srl_rtl__221 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[126].srl_nx1                                                                                                                        |                                             design_hbm_slice_2_0_axi_register_slice_v2_1_26_srl_rtl__222 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[127].srl_nx1                                                                                                                        |                                             design_hbm_slice_2_0_axi_register_slice_v2_1_26_srl_rtl__223 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[128].srl_nx1                                                                                                                        |                                             design_hbm_slice_2_0_axi_register_slice_v2_1_26_srl_rtl__224 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[129].srl_nx1                                                                                                                        |                                             design_hbm_slice_2_0_axi_register_slice_v2_1_26_srl_rtl__225 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[12].srl_nx1                                                                                                                         |                                             design_hbm_slice_2_0_axi_register_slice_v2_1_26_srl_rtl__108 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[130].srl_nx1                                                                                                                        |                                             design_hbm_slice_2_0_axi_register_slice_v2_1_26_srl_rtl__226 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[131].srl_nx1                                                                                                                        |                                             design_hbm_slice_2_0_axi_register_slice_v2_1_26_srl_rtl__227 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[132].srl_nx1                                                                                                                        |                                             design_hbm_slice_2_0_axi_register_slice_v2_1_26_srl_rtl__228 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[133].srl_nx1                                                                                                                        |                                             design_hbm_slice_2_0_axi_register_slice_v2_1_26_srl_rtl__229 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[134].srl_nx1                                                                                                                        |                                             design_hbm_slice_2_0_axi_register_slice_v2_1_26_srl_rtl__230 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[135].srl_nx1                                                                                                                        |                                             design_hbm_slice_2_0_axi_register_slice_v2_1_26_srl_rtl__231 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[136].srl_nx1                                                                                                                        |                                             design_hbm_slice_2_0_axi_register_slice_v2_1_26_srl_rtl__232 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[137].srl_nx1                                                                                                                        |                                             design_hbm_slice_2_0_axi_register_slice_v2_1_26_srl_rtl__233 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[138].srl_nx1                                                                                                                        |                                             design_hbm_slice_2_0_axi_register_slice_v2_1_26_srl_rtl__234 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[139].srl_nx1                                                                                                                        |                                             design_hbm_slice_2_0_axi_register_slice_v2_1_26_srl_rtl__235 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[13].srl_nx1                                                                                                                         |                                             design_hbm_slice_2_0_axi_register_slice_v2_1_26_srl_rtl__109 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[140].srl_nx1                                                                                                                        |                                             design_hbm_slice_2_0_axi_register_slice_v2_1_26_srl_rtl__236 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[141].srl_nx1                                                                                                                        |                                             design_hbm_slice_2_0_axi_register_slice_v2_1_26_srl_rtl__237 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[142].srl_nx1                                                                                                                        |                                             design_hbm_slice_2_0_axi_register_slice_v2_1_26_srl_rtl__238 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[143].srl_nx1                                                                                                                        |                                             design_hbm_slice_2_0_axi_register_slice_v2_1_26_srl_rtl__239 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[144].srl_nx1                                                                                                                        |                                             design_hbm_slice_2_0_axi_register_slice_v2_1_26_srl_rtl__240 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[145].srl_nx1                                                                                                                        |                                             design_hbm_slice_2_0_axi_register_slice_v2_1_26_srl_rtl__241 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[146].srl_nx1                                                                                                                        |                                             design_hbm_slice_2_0_axi_register_slice_v2_1_26_srl_rtl__242 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[147].srl_nx1                                                                                                                        |                                             design_hbm_slice_2_0_axi_register_slice_v2_1_26_srl_rtl__243 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[148].srl_nx1                                                                                                                        |                                             design_hbm_slice_2_0_axi_register_slice_v2_1_26_srl_rtl__244 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[149].srl_nx1                                                                                                                        |                                             design_hbm_slice_2_0_axi_register_slice_v2_1_26_srl_rtl__245 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[14].srl_nx1                                                                                                                         |                                             design_hbm_slice_2_0_axi_register_slice_v2_1_26_srl_rtl__110 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[150].srl_nx1                                                                                                                        |                                             design_hbm_slice_2_0_axi_register_slice_v2_1_26_srl_rtl__246 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[151].srl_nx1                                                                                                                        |                                             design_hbm_slice_2_0_axi_register_slice_v2_1_26_srl_rtl__247 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[152].srl_nx1                                                                                                                        |                                             design_hbm_slice_2_0_axi_register_slice_v2_1_26_srl_rtl__248 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[153].srl_nx1                                                                                                                        |                                             design_hbm_slice_2_0_axi_register_slice_v2_1_26_srl_rtl__249 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[154].srl_nx1                                                                                                                        |                                             design_hbm_slice_2_0_axi_register_slice_v2_1_26_srl_rtl__250 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[155].srl_nx1                                                                                                                        |                                             design_hbm_slice_2_0_axi_register_slice_v2_1_26_srl_rtl__251 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[156].srl_nx1                                                                                                                        |                                             design_hbm_slice_2_0_axi_register_slice_v2_1_26_srl_rtl__252 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[157].srl_nx1                                                                                                                        |                                             design_hbm_slice_2_0_axi_register_slice_v2_1_26_srl_rtl__253 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[158].srl_nx1                                                                                                                        |                                             design_hbm_slice_2_0_axi_register_slice_v2_1_26_srl_rtl__254 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[159].srl_nx1                                                                                                                        |                                             design_hbm_slice_2_0_axi_register_slice_v2_1_26_srl_rtl__255 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[15].srl_nx1                                                                                                                         |                                             design_hbm_slice_2_0_axi_register_slice_v2_1_26_srl_rtl__111 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[160].srl_nx1                                                                                                                        |                                             design_hbm_slice_2_0_axi_register_slice_v2_1_26_srl_rtl__256 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[161].srl_nx1                                                                                                                        |                                             design_hbm_slice_2_0_axi_register_slice_v2_1_26_srl_rtl__257 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[162].srl_nx1                                                                                                                        |                                             design_hbm_slice_2_0_axi_register_slice_v2_1_26_srl_rtl__258 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[163].srl_nx1                                                                                                                        |                                             design_hbm_slice_2_0_axi_register_slice_v2_1_26_srl_rtl__259 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[164].srl_nx1                                                                                                                        |                                             design_hbm_slice_2_0_axi_register_slice_v2_1_26_srl_rtl__260 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[165].srl_nx1                                                                                                                        |                                             design_hbm_slice_2_0_axi_register_slice_v2_1_26_srl_rtl__261 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[166].srl_nx1                                                                                                                        |                                             design_hbm_slice_2_0_axi_register_slice_v2_1_26_srl_rtl__262 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[167].srl_nx1                                                                                                                        |                                             design_hbm_slice_2_0_axi_register_slice_v2_1_26_srl_rtl__263 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[168].srl_nx1                                                                                                                        |                                             design_hbm_slice_2_0_axi_register_slice_v2_1_26_srl_rtl__264 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[169].srl_nx1                                                                                                                        |                                             design_hbm_slice_2_0_axi_register_slice_v2_1_26_srl_rtl__265 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[16].srl_nx1                                                                                                                         |                                             design_hbm_slice_2_0_axi_register_slice_v2_1_26_srl_rtl__112 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[170].srl_nx1                                                                                                                        |                                             design_hbm_slice_2_0_axi_register_slice_v2_1_26_srl_rtl__266 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[171].srl_nx1                                                                                                                        |                                             design_hbm_slice_2_0_axi_register_slice_v2_1_26_srl_rtl__267 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[172].srl_nx1                                                                                                                        |                                             design_hbm_slice_2_0_axi_register_slice_v2_1_26_srl_rtl__268 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[173].srl_nx1                                                                                                                        |                                             design_hbm_slice_2_0_axi_register_slice_v2_1_26_srl_rtl__269 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[174].srl_nx1                                                                                                                        |                                             design_hbm_slice_2_0_axi_register_slice_v2_1_26_srl_rtl__270 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[175].srl_nx1                                                                                                                        |                                             design_hbm_slice_2_0_axi_register_slice_v2_1_26_srl_rtl__271 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[176].srl_nx1                                                                                                                        |                                             design_hbm_slice_2_0_axi_register_slice_v2_1_26_srl_rtl__272 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[177].srl_nx1                                                                                                                        |                                             design_hbm_slice_2_0_axi_register_slice_v2_1_26_srl_rtl__273 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[178].srl_nx1                                                                                                                        |                                             design_hbm_slice_2_0_axi_register_slice_v2_1_26_srl_rtl__274 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[179].srl_nx1                                                                                                                        |                                             design_hbm_slice_2_0_axi_register_slice_v2_1_26_srl_rtl__275 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[17].srl_nx1                                                                                                                         |                                             design_hbm_slice_2_0_axi_register_slice_v2_1_26_srl_rtl__113 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[180].srl_nx1                                                                                                                        |                                             design_hbm_slice_2_0_axi_register_slice_v2_1_26_srl_rtl__276 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[181].srl_nx1                                                                                                                        |                                             design_hbm_slice_2_0_axi_register_slice_v2_1_26_srl_rtl__277 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[182].srl_nx1                                                                                                                        |                                             design_hbm_slice_2_0_axi_register_slice_v2_1_26_srl_rtl__278 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[183].srl_nx1                                                                                                                        |                                             design_hbm_slice_2_0_axi_register_slice_v2_1_26_srl_rtl__279 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[184].srl_nx1                                                                                                                        |                                             design_hbm_slice_2_0_axi_register_slice_v2_1_26_srl_rtl__280 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[185].srl_nx1                                                                                                                        |                                             design_hbm_slice_2_0_axi_register_slice_v2_1_26_srl_rtl__281 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[186].srl_nx1                                                                                                                        |                                             design_hbm_slice_2_0_axi_register_slice_v2_1_26_srl_rtl__282 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[187].srl_nx1                                                                                                                        |                                             design_hbm_slice_2_0_axi_register_slice_v2_1_26_srl_rtl__283 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[188].srl_nx1                                                                                                                        |                                             design_hbm_slice_2_0_axi_register_slice_v2_1_26_srl_rtl__284 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[189].srl_nx1                                                                                                                        |                                             design_hbm_slice_2_0_axi_register_slice_v2_1_26_srl_rtl__285 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[18].srl_nx1                                                                                                                         |                                             design_hbm_slice_2_0_axi_register_slice_v2_1_26_srl_rtl__114 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[190].srl_nx1                                                                                                                        |                                             design_hbm_slice_2_0_axi_register_slice_v2_1_26_srl_rtl__286 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[191].srl_nx1                                                                                                                        |                                             design_hbm_slice_2_0_axi_register_slice_v2_1_26_srl_rtl__287 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[192].srl_nx1                                                                                                                        |                                             design_hbm_slice_2_0_axi_register_slice_v2_1_26_srl_rtl__288 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[193].srl_nx1                                                                                                                        |                                             design_hbm_slice_2_0_axi_register_slice_v2_1_26_srl_rtl__289 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[194].srl_nx1                                                                                                                        |                                             design_hbm_slice_2_0_axi_register_slice_v2_1_26_srl_rtl__290 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[195].srl_nx1                                                                                                                        |                                             design_hbm_slice_2_0_axi_register_slice_v2_1_26_srl_rtl__291 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[196].srl_nx1                                                                                                                        |                                             design_hbm_slice_2_0_axi_register_slice_v2_1_26_srl_rtl__292 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[197].srl_nx1                                                                                                                        |                                             design_hbm_slice_2_0_axi_register_slice_v2_1_26_srl_rtl__293 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[198].srl_nx1                                                                                                                        |                                             design_hbm_slice_2_0_axi_register_slice_v2_1_26_srl_rtl__294 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[199].srl_nx1                                                                                                                        |                                             design_hbm_slice_2_0_axi_register_slice_v2_1_26_srl_rtl__295 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[19].srl_nx1                                                                                                                         |                                             design_hbm_slice_2_0_axi_register_slice_v2_1_26_srl_rtl__115 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[1].srl_nx1                                                                                                                          |                                              design_hbm_slice_2_0_axi_register_slice_v2_1_26_srl_rtl__97 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[200].srl_nx1                                                                                                                        |                                             design_hbm_slice_2_0_axi_register_slice_v2_1_26_srl_rtl__296 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[201].srl_nx1                                                                                                                        |                                             design_hbm_slice_2_0_axi_register_slice_v2_1_26_srl_rtl__297 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[202].srl_nx1                                                                                                                        |                                             design_hbm_slice_2_0_axi_register_slice_v2_1_26_srl_rtl__298 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[203].srl_nx1                                                                                                                        |                                             design_hbm_slice_2_0_axi_register_slice_v2_1_26_srl_rtl__299 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[204].srl_nx1                                                                                                                        |                                             design_hbm_slice_2_0_axi_register_slice_v2_1_26_srl_rtl__300 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[205].srl_nx1                                                                                                                        |                                             design_hbm_slice_2_0_axi_register_slice_v2_1_26_srl_rtl__301 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[206].srl_nx1                                                                                                                        |                                             design_hbm_slice_2_0_axi_register_slice_v2_1_26_srl_rtl__302 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[207].srl_nx1                                                                                                                        |                                             design_hbm_slice_2_0_axi_register_slice_v2_1_26_srl_rtl__303 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[208].srl_nx1                                                                                                                        |                                             design_hbm_slice_2_0_axi_register_slice_v2_1_26_srl_rtl__304 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[209].srl_nx1                                                                                                                        |                                             design_hbm_slice_2_0_axi_register_slice_v2_1_26_srl_rtl__305 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[20].srl_nx1                                                                                                                         |                                             design_hbm_slice_2_0_axi_register_slice_v2_1_26_srl_rtl__116 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[210].srl_nx1                                                                                                                        |                                             design_hbm_slice_2_0_axi_register_slice_v2_1_26_srl_rtl__306 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[211].srl_nx1                                                                                                                        |                                             design_hbm_slice_2_0_axi_register_slice_v2_1_26_srl_rtl__307 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[212].srl_nx1                                                                                                                        |                                             design_hbm_slice_2_0_axi_register_slice_v2_1_26_srl_rtl__308 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[213].srl_nx1                                                                                                                        |                                             design_hbm_slice_2_0_axi_register_slice_v2_1_26_srl_rtl__309 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[214].srl_nx1                                                                                                                        |                                             design_hbm_slice_2_0_axi_register_slice_v2_1_26_srl_rtl__310 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[215].srl_nx1                                                                                                                        |                                             design_hbm_slice_2_0_axi_register_slice_v2_1_26_srl_rtl__311 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[216].srl_nx1                                                                                                                        |                                             design_hbm_slice_2_0_axi_register_slice_v2_1_26_srl_rtl__312 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[217].srl_nx1                                                                                                                        |                                             design_hbm_slice_2_0_axi_register_slice_v2_1_26_srl_rtl__313 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[218].srl_nx1                                                                                                                        |                                             design_hbm_slice_2_0_axi_register_slice_v2_1_26_srl_rtl__314 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[219].srl_nx1                                                                                                                        |                                             design_hbm_slice_2_0_axi_register_slice_v2_1_26_srl_rtl__315 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[21].srl_nx1                                                                                                                         |                                             design_hbm_slice_2_0_axi_register_slice_v2_1_26_srl_rtl__117 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[220].srl_nx1                                                                                                                        |                                             design_hbm_slice_2_0_axi_register_slice_v2_1_26_srl_rtl__316 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[221].srl_nx1                                                                                                                        |                                             design_hbm_slice_2_0_axi_register_slice_v2_1_26_srl_rtl__317 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[222].srl_nx1                                                                                                                        |                                             design_hbm_slice_2_0_axi_register_slice_v2_1_26_srl_rtl__318 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[223].srl_nx1                                                                                                                        |                                             design_hbm_slice_2_0_axi_register_slice_v2_1_26_srl_rtl__319 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[224].srl_nx1                                                                                                                        |                                             design_hbm_slice_2_0_axi_register_slice_v2_1_26_srl_rtl__320 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[225].srl_nx1                                                                                                                        |                                             design_hbm_slice_2_0_axi_register_slice_v2_1_26_srl_rtl__321 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[226].srl_nx1                                                                                                                        |                                             design_hbm_slice_2_0_axi_register_slice_v2_1_26_srl_rtl__322 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[227].srl_nx1                                                                                                                        |                                             design_hbm_slice_2_0_axi_register_slice_v2_1_26_srl_rtl__323 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[228].srl_nx1                                                                                                                        |                                             design_hbm_slice_2_0_axi_register_slice_v2_1_26_srl_rtl__324 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[229].srl_nx1                                                                                                                        |                                             design_hbm_slice_2_0_axi_register_slice_v2_1_26_srl_rtl__325 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[22].srl_nx1                                                                                                                         |                                             design_hbm_slice_2_0_axi_register_slice_v2_1_26_srl_rtl__118 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[230].srl_nx1                                                                                                                        |                                             design_hbm_slice_2_0_axi_register_slice_v2_1_26_srl_rtl__326 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[231].srl_nx1                                                                                                                        |                                             design_hbm_slice_2_0_axi_register_slice_v2_1_26_srl_rtl__327 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[232].srl_nx1                                                                                                                        |                                             design_hbm_slice_2_0_axi_register_slice_v2_1_26_srl_rtl__328 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[233].srl_nx1                                                                                                                        |                                             design_hbm_slice_2_0_axi_register_slice_v2_1_26_srl_rtl__329 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[234].srl_nx1                                                                                                                        |                                             design_hbm_slice_2_0_axi_register_slice_v2_1_26_srl_rtl__330 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[235].srl_nx1                                                                                                                        |                                             design_hbm_slice_2_0_axi_register_slice_v2_1_26_srl_rtl__331 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[236].srl_nx1                                                                                                                        |                                             design_hbm_slice_2_0_axi_register_slice_v2_1_26_srl_rtl__332 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[237].srl_nx1                                                                                                                        |                                             design_hbm_slice_2_0_axi_register_slice_v2_1_26_srl_rtl__333 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[238].srl_nx1                                                                                                                        |                                             design_hbm_slice_2_0_axi_register_slice_v2_1_26_srl_rtl__334 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[239].srl_nx1                                                                                                                        |                                             design_hbm_slice_2_0_axi_register_slice_v2_1_26_srl_rtl__335 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[23].srl_nx1                                                                                                                         |                                             design_hbm_slice_2_0_axi_register_slice_v2_1_26_srl_rtl__119 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[240].srl_nx1                                                                                                                        |                                             design_hbm_slice_2_0_axi_register_slice_v2_1_26_srl_rtl__336 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[241].srl_nx1                                                                                                                        |                                             design_hbm_slice_2_0_axi_register_slice_v2_1_26_srl_rtl__337 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[242].srl_nx1                                                                                                                        |                                             design_hbm_slice_2_0_axi_register_slice_v2_1_26_srl_rtl__338 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[243].srl_nx1                                                                                                                        |                                             design_hbm_slice_2_0_axi_register_slice_v2_1_26_srl_rtl__339 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[244].srl_nx1                                                                                                                        |                                             design_hbm_slice_2_0_axi_register_slice_v2_1_26_srl_rtl__340 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[245].srl_nx1                                                                                                                        |                                             design_hbm_slice_2_0_axi_register_slice_v2_1_26_srl_rtl__341 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[246].srl_nx1                                                                                                                        |                                             design_hbm_slice_2_0_axi_register_slice_v2_1_26_srl_rtl__342 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[247].srl_nx1                                                                                                                        |                                             design_hbm_slice_2_0_axi_register_slice_v2_1_26_srl_rtl__343 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[248].srl_nx1                                                                                                                        |                                             design_hbm_slice_2_0_axi_register_slice_v2_1_26_srl_rtl__344 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[249].srl_nx1                                                                                                                        |                                             design_hbm_slice_2_0_axi_register_slice_v2_1_26_srl_rtl__345 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[24].srl_nx1                                                                                                                         |                                             design_hbm_slice_2_0_axi_register_slice_v2_1_26_srl_rtl__120 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[250].srl_nx1                                                                                                                        |                                             design_hbm_slice_2_0_axi_register_slice_v2_1_26_srl_rtl__346 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[251].srl_nx1                                                                                                                        |                                             design_hbm_slice_2_0_axi_register_slice_v2_1_26_srl_rtl__347 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[252].srl_nx1                                                                                                                        |                                             design_hbm_slice_2_0_axi_register_slice_v2_1_26_srl_rtl__348 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[253].srl_nx1                                                                                                                        |                                             design_hbm_slice_2_0_axi_register_slice_v2_1_26_srl_rtl__349 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[254].srl_nx1                                                                                                                        |                                             design_hbm_slice_2_0_axi_register_slice_v2_1_26_srl_rtl__350 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[255].srl_nx1                                                                                                                        |                                             design_hbm_slice_2_0_axi_register_slice_v2_1_26_srl_rtl__351 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[256].srl_nx1                                                                                                                        |                                             design_hbm_slice_2_0_axi_register_slice_v2_1_26_srl_rtl__352 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[257].srl_nx1                                                                                                                        |                                             design_hbm_slice_2_0_axi_register_slice_v2_1_26_srl_rtl__353 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[258].srl_nx1                                                                                                                        |                                             design_hbm_slice_2_0_axi_register_slice_v2_1_26_srl_rtl__354 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[259].srl_nx1                                                                                                                        |                                             design_hbm_slice_2_0_axi_register_slice_v2_1_26_srl_rtl__355 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[25].srl_nx1                                                                                                                         |                                             design_hbm_slice_2_0_axi_register_slice_v2_1_26_srl_rtl__121 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[260].srl_nx1                                                                                                                        |                                             design_hbm_slice_2_0_axi_register_slice_v2_1_26_srl_rtl__356 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[261].srl_nx1                                                                                                                        |                                             design_hbm_slice_2_0_axi_register_slice_v2_1_26_srl_rtl__357 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[262].srl_nx1                                                                                                                        |                                             design_hbm_slice_2_0_axi_register_slice_v2_1_26_srl_rtl__358 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[263].srl_nx1                                                                                                                        |                                             design_hbm_slice_2_0_axi_register_slice_v2_1_26_srl_rtl__359 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[264].srl_nx1                                                                                                                        |                                             design_hbm_slice_2_0_axi_register_slice_v2_1_26_srl_rtl__360 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[265].srl_nx1                                                                                                                        |                                             design_hbm_slice_2_0_axi_register_slice_v2_1_26_srl_rtl__361 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[266].srl_nx1                                                                                                                        |                                             design_hbm_slice_2_0_axi_register_slice_v2_1_26_srl_rtl__362 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[267].srl_nx1                                                                                                                        |                                             design_hbm_slice_2_0_axi_register_slice_v2_1_26_srl_rtl__363 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[268].srl_nx1                                                                                                                        |                                             design_hbm_slice_2_0_axi_register_slice_v2_1_26_srl_rtl__364 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[269].srl_nx1                                                                                                                        |                                             design_hbm_slice_2_0_axi_register_slice_v2_1_26_srl_rtl__365 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[26].srl_nx1                                                                                                                         |                                             design_hbm_slice_2_0_axi_register_slice_v2_1_26_srl_rtl__122 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[270].srl_nx1                                                                                                                        |                                             design_hbm_slice_2_0_axi_register_slice_v2_1_26_srl_rtl__366 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[271].srl_nx1                                                                                                                        |                                             design_hbm_slice_2_0_axi_register_slice_v2_1_26_srl_rtl__367 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[272].srl_nx1                                                                                                                        |                                             design_hbm_slice_2_0_axi_register_slice_v2_1_26_srl_rtl__368 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[273].srl_nx1                                                                                                                        |                                             design_hbm_slice_2_0_axi_register_slice_v2_1_26_srl_rtl__369 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[274].srl_nx1                                                                                                                        |                                             design_hbm_slice_2_0_axi_register_slice_v2_1_26_srl_rtl__370 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[275].srl_nx1                                                                                                                        |                                             design_hbm_slice_2_0_axi_register_slice_v2_1_26_srl_rtl__371 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[276].srl_nx1                                                                                                                        |                                             design_hbm_slice_2_0_axi_register_slice_v2_1_26_srl_rtl__372 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[277].srl_nx1                                                                                                                        |                                             design_hbm_slice_2_0_axi_register_slice_v2_1_26_srl_rtl__373 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[278].srl_nx1                                                                                                                        |                                             design_hbm_slice_2_0_axi_register_slice_v2_1_26_srl_rtl__374 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[279].srl_nx1                                                                                                                        |                                             design_hbm_slice_2_0_axi_register_slice_v2_1_26_srl_rtl__375 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[27].srl_nx1                                                                                                                         |                                             design_hbm_slice_2_0_axi_register_slice_v2_1_26_srl_rtl__123 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[280].srl_nx1                                                                                                                        |                                             design_hbm_slice_2_0_axi_register_slice_v2_1_26_srl_rtl__376 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[281].srl_nx1                                                                                                                        |                                             design_hbm_slice_2_0_axi_register_slice_v2_1_26_srl_rtl__377 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[282].srl_nx1                                                                                                                        |                                             design_hbm_slice_2_0_axi_register_slice_v2_1_26_srl_rtl__378 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[283].srl_nx1                                                                                                                        |                                             design_hbm_slice_2_0_axi_register_slice_v2_1_26_srl_rtl__379 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[284].srl_nx1                                                                                                                        |                                             design_hbm_slice_2_0_axi_register_slice_v2_1_26_srl_rtl__380 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[285].srl_nx1                                                                                                                        |                                             design_hbm_slice_2_0_axi_register_slice_v2_1_26_srl_rtl__381 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[286].srl_nx1                                                                                                                        |                                             design_hbm_slice_2_0_axi_register_slice_v2_1_26_srl_rtl__382 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[287].srl_nx1                                                                                                                        |                                             design_hbm_slice_2_0_axi_register_slice_v2_1_26_srl_rtl__383 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[288].srl_nx1                                                                                                                        |                                             design_hbm_slice_2_0_axi_register_slice_v2_1_26_srl_rtl__384 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[28].srl_nx1                                                                                                                         |                                             design_hbm_slice_2_0_axi_register_slice_v2_1_26_srl_rtl__124 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[29].srl_nx1                                                                                                                         |                                             design_hbm_slice_2_0_axi_register_slice_v2_1_26_srl_rtl__125 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[2].srl_nx1                                                                                                                          |                                              design_hbm_slice_2_0_axi_register_slice_v2_1_26_srl_rtl__98 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[30].srl_nx1                                                                                                                         |                                             design_hbm_slice_2_0_axi_register_slice_v2_1_26_srl_rtl__126 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[31].srl_nx1                                                                                                                         |                                             design_hbm_slice_2_0_axi_register_slice_v2_1_26_srl_rtl__127 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[32].srl_nx1                                                                                                                         |                                             design_hbm_slice_2_0_axi_register_slice_v2_1_26_srl_rtl__128 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[33].srl_nx1                                                                                                                         |                                             design_hbm_slice_2_0_axi_register_slice_v2_1_26_srl_rtl__129 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[34].srl_nx1                                                                                                                         |                                             design_hbm_slice_2_0_axi_register_slice_v2_1_26_srl_rtl__130 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[35].srl_nx1                                                                                                                         |                                             design_hbm_slice_2_0_axi_register_slice_v2_1_26_srl_rtl__131 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[36].srl_nx1                                                                                                                         |                                             design_hbm_slice_2_0_axi_register_slice_v2_1_26_srl_rtl__132 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[37].srl_nx1                                                                                                                         |                                             design_hbm_slice_2_0_axi_register_slice_v2_1_26_srl_rtl__133 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[38].srl_nx1                                                                                                                         |                                             design_hbm_slice_2_0_axi_register_slice_v2_1_26_srl_rtl__134 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[39].srl_nx1                                                                                                                         |                                             design_hbm_slice_2_0_axi_register_slice_v2_1_26_srl_rtl__135 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[3].srl_nx1                                                                                                                          |                                              design_hbm_slice_2_0_axi_register_slice_v2_1_26_srl_rtl__99 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[40].srl_nx1                                                                                                                         |                                             design_hbm_slice_2_0_axi_register_slice_v2_1_26_srl_rtl__136 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[41].srl_nx1                                                                                                                         |                                             design_hbm_slice_2_0_axi_register_slice_v2_1_26_srl_rtl__137 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[42].srl_nx1                                                                                                                         |                                             design_hbm_slice_2_0_axi_register_slice_v2_1_26_srl_rtl__138 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[43].srl_nx1                                                                                                                         |                                             design_hbm_slice_2_0_axi_register_slice_v2_1_26_srl_rtl__139 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[44].srl_nx1                                                                                                                         |                                             design_hbm_slice_2_0_axi_register_slice_v2_1_26_srl_rtl__140 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[45].srl_nx1                                                                                                                         |                                             design_hbm_slice_2_0_axi_register_slice_v2_1_26_srl_rtl__141 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[46].srl_nx1                                                                                                                         |                                             design_hbm_slice_2_0_axi_register_slice_v2_1_26_srl_rtl__142 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[47].srl_nx1                                                                                                                         |                                             design_hbm_slice_2_0_axi_register_slice_v2_1_26_srl_rtl__143 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[48].srl_nx1                                                                                                                         |                                             design_hbm_slice_2_0_axi_register_slice_v2_1_26_srl_rtl__144 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[49].srl_nx1                                                                                                                         |                                             design_hbm_slice_2_0_axi_register_slice_v2_1_26_srl_rtl__145 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[4].srl_nx1                                                                                                                          |                                             design_hbm_slice_2_0_axi_register_slice_v2_1_26_srl_rtl__100 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[50].srl_nx1                                                                                                                         |                                             design_hbm_slice_2_0_axi_register_slice_v2_1_26_srl_rtl__146 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[51].srl_nx1                                                                                                                         |                                             design_hbm_slice_2_0_axi_register_slice_v2_1_26_srl_rtl__147 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[52].srl_nx1                                                                                                                         |                                             design_hbm_slice_2_0_axi_register_slice_v2_1_26_srl_rtl__148 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[53].srl_nx1                                                                                                                         |                                             design_hbm_slice_2_0_axi_register_slice_v2_1_26_srl_rtl__149 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[54].srl_nx1                                                                                                                         |                                             design_hbm_slice_2_0_axi_register_slice_v2_1_26_srl_rtl__150 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[55].srl_nx1                                                                                                                         |                                             design_hbm_slice_2_0_axi_register_slice_v2_1_26_srl_rtl__151 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[56].srl_nx1                                                                                                                         |                                             design_hbm_slice_2_0_axi_register_slice_v2_1_26_srl_rtl__152 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[57].srl_nx1                                                                                                                         |                                             design_hbm_slice_2_0_axi_register_slice_v2_1_26_srl_rtl__153 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[58].srl_nx1                                                                                                                         |                                             design_hbm_slice_2_0_axi_register_slice_v2_1_26_srl_rtl__154 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[59].srl_nx1                                                                                                                         |                                             design_hbm_slice_2_0_axi_register_slice_v2_1_26_srl_rtl__155 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[5].srl_nx1                                                                                                                          |                                             design_hbm_slice_2_0_axi_register_slice_v2_1_26_srl_rtl__101 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[60].srl_nx1                                                                                                                         |                                             design_hbm_slice_2_0_axi_register_slice_v2_1_26_srl_rtl__156 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[61].srl_nx1                                                                                                                         |                                             design_hbm_slice_2_0_axi_register_slice_v2_1_26_srl_rtl__157 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[62].srl_nx1                                                                                                                         |                                             design_hbm_slice_2_0_axi_register_slice_v2_1_26_srl_rtl__158 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[63].srl_nx1                                                                                                                         |                                             design_hbm_slice_2_0_axi_register_slice_v2_1_26_srl_rtl__159 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[64].srl_nx1                                                                                                                         |                                             design_hbm_slice_2_0_axi_register_slice_v2_1_26_srl_rtl__160 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[65].srl_nx1                                                                                                                         |                                             design_hbm_slice_2_0_axi_register_slice_v2_1_26_srl_rtl__161 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[66].srl_nx1                                                                                                                         |                                             design_hbm_slice_2_0_axi_register_slice_v2_1_26_srl_rtl__162 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[67].srl_nx1                                                                                                                         |                                             design_hbm_slice_2_0_axi_register_slice_v2_1_26_srl_rtl__163 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[68].srl_nx1                                                                                                                         |                                             design_hbm_slice_2_0_axi_register_slice_v2_1_26_srl_rtl__164 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[69].srl_nx1                                                                                                                         |                                             design_hbm_slice_2_0_axi_register_slice_v2_1_26_srl_rtl__165 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[6].srl_nx1                                                                                                                          |                                             design_hbm_slice_2_0_axi_register_slice_v2_1_26_srl_rtl__102 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[70].srl_nx1                                                                                                                         |                                             design_hbm_slice_2_0_axi_register_slice_v2_1_26_srl_rtl__166 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[71].srl_nx1                                                                                                                         |                                             design_hbm_slice_2_0_axi_register_slice_v2_1_26_srl_rtl__167 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[72].srl_nx1                                                                                                                         |                                             design_hbm_slice_2_0_axi_register_slice_v2_1_26_srl_rtl__168 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[73].srl_nx1                                                                                                                         |                                             design_hbm_slice_2_0_axi_register_slice_v2_1_26_srl_rtl__169 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[74].srl_nx1                                                                                                                         |                                             design_hbm_slice_2_0_axi_register_slice_v2_1_26_srl_rtl__170 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[75].srl_nx1                                                                                                                         |                                             design_hbm_slice_2_0_axi_register_slice_v2_1_26_srl_rtl__171 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[76].srl_nx1                                                                                                                         |                                             design_hbm_slice_2_0_axi_register_slice_v2_1_26_srl_rtl__172 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[77].srl_nx1                                                                                                                         |                                             design_hbm_slice_2_0_axi_register_slice_v2_1_26_srl_rtl__173 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[78].srl_nx1                                                                                                                         |                                             design_hbm_slice_2_0_axi_register_slice_v2_1_26_srl_rtl__174 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[79].srl_nx1                                                                                                                         |                                             design_hbm_slice_2_0_axi_register_slice_v2_1_26_srl_rtl__175 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[7].srl_nx1                                                                                                                          |                                             design_hbm_slice_2_0_axi_register_slice_v2_1_26_srl_rtl__103 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[80].srl_nx1                                                                                                                         |                                             design_hbm_slice_2_0_axi_register_slice_v2_1_26_srl_rtl__176 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[81].srl_nx1                                                                                                                         |                                             design_hbm_slice_2_0_axi_register_slice_v2_1_26_srl_rtl__177 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[82].srl_nx1                                                                                                                         |                                             design_hbm_slice_2_0_axi_register_slice_v2_1_26_srl_rtl__178 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[83].srl_nx1                                                                                                                         |                                             design_hbm_slice_2_0_axi_register_slice_v2_1_26_srl_rtl__179 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[84].srl_nx1                                                                                                                         |                                             design_hbm_slice_2_0_axi_register_slice_v2_1_26_srl_rtl__180 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[85].srl_nx1                                                                                                                         |                                             design_hbm_slice_2_0_axi_register_slice_v2_1_26_srl_rtl__181 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[86].srl_nx1                                                                                                                         |                                             design_hbm_slice_2_0_axi_register_slice_v2_1_26_srl_rtl__182 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[87].srl_nx1                                                                                                                         |                                             design_hbm_slice_2_0_axi_register_slice_v2_1_26_srl_rtl__183 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[88].srl_nx1                                                                                                                         |                                             design_hbm_slice_2_0_axi_register_slice_v2_1_26_srl_rtl__184 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[89].srl_nx1                                                                                                                         |                                             design_hbm_slice_2_0_axi_register_slice_v2_1_26_srl_rtl__185 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[8].srl_nx1                                                                                                                          |                                             design_hbm_slice_2_0_axi_register_slice_v2_1_26_srl_rtl__104 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[90].srl_nx1                                                                                                                         |                                             design_hbm_slice_2_0_axi_register_slice_v2_1_26_srl_rtl__186 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[91].srl_nx1                                                                                                                         |                                             design_hbm_slice_2_0_axi_register_slice_v2_1_26_srl_rtl__187 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[92].srl_nx1                                                                                                                         |                                             design_hbm_slice_2_0_axi_register_slice_v2_1_26_srl_rtl__188 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[93].srl_nx1                                                                                                                         |                                             design_hbm_slice_2_0_axi_register_slice_v2_1_26_srl_rtl__189 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[94].srl_nx1                                                                                                                         |                                             design_hbm_slice_2_0_axi_register_slice_v2_1_26_srl_rtl__190 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[95].srl_nx1                                                                                                                         |                                             design_hbm_slice_2_0_axi_register_slice_v2_1_26_srl_rtl__191 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[96].srl_nx1                                                                                                                         |                                             design_hbm_slice_2_0_axi_register_slice_v2_1_26_srl_rtl__192 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[97].srl_nx1                                                                                                                         |                                             design_hbm_slice_2_0_axi_register_slice_v2_1_26_srl_rtl__193 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[98].srl_nx1                                                                                                                         |                                             design_hbm_slice_2_0_axi_register_slice_v2_1_26_srl_rtl__194 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[99].srl_nx1                                                                                                                         |                                             design_hbm_slice_2_0_axi_register_slice_v2_1_26_srl_rtl__195 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[9].srl_nx1                                                                                                                          |                                             design_hbm_slice_2_0_axi_register_slice_v2_1_26_srl_rtl__105 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|     path_1                                                                                                                                            |                                                                                        path_1_imp_WOOMTM |       6387 |       4503 |    1106 |  778 |  13854 |      4 |      0 |    0 |          0 |
|       (path_1)                                                                                                                                        |                                                                                        path_1_imp_WOOMTM |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|       axi_clock_converter_0                                                                                                                           |                                                                       design_hbm_axi_clock_converter_0_1 |        911 |        203 |     708 |    0 |   2866 |      0 |      0 |    0 |          0 |
|         inst                                                                                                                                          |                       design_hbm_axi_clock_converter_0_1_axi_clock_converter_v2_1_25_axi_clock_converter |        911 |        203 |     708 |    0 |   2866 |      0 |      0 |    0 |          0 |
|           (inst)                                                                                                                                      |                       design_hbm_axi_clock_converter_0_1_axi_clock_converter_v2_1_25_axi_clock_converter |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|           gen_clock_conv.gen_async_conv.asyncfifo_axi                                                                                                 |                                                design_hbm_axi_clock_converter_0_1_fifo_generator_v13_2_7 |        910 |        202 |     708 |    0 |   2866 |      0 |      0 |    0 |          0 |
|             inst_fifo_gen                                                                                                                             |                                          design_hbm_axi_clock_converter_0_1_fifo_generator_v13_2_7_synth |        910 |        202 |     708 |    0 |   2866 |      0 |      0 |    0 |          0 |
|               gaxi_full_lite.gread_ch.grach2.axi_rach                                                                                                 |                                                    design_hbm_axi_clock_converter_0_1_fifo_generator_top |         82 |         42 |      40 |    0 |    198 |      0 |      0 |    0 |          0 |
|                 grf.rf                                                                                                                                |                                                design_hbm_axi_clock_converter_0_1_fifo_generator_ramfifo |         82 |         42 |      40 |    0 |    198 |      0 |      0 |    0 |          0 |
|                   gntv_or_sync_fifo.gcx.clkx                                                                                                          |                                                design_hbm_axi_clock_converter_0_1_clk_x_pntrs__xdcDup__4 |         12 |         12 |       0 |    0 |     40 |      0 |      0 |    0 |          0 |
|                     (gntv_or_sync_fifo.gcx.clkx)                                                                                                      |                                                design_hbm_axi_clock_converter_0_1_clk_x_pntrs__xdcDup__4 |          2 |          2 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                     rd_pntr_cdc_inst                                                                                                                  |                                                      design_hbm_axi_clock_converter_0_1_xpm_cdc_gray__17 |          5 |          5 |       0 |    0 |     20 |      0 |      0 |    0 |          0 |
|                     wr_pntr_cdc_inst                                                                                                                  |                                                      design_hbm_axi_clock_converter_0_1_xpm_cdc_gray__16 |          5 |          5 |       0 |    0 |     20 |      0 |      0 |    0 |          0 |
|                   gntv_or_sync_fifo.gl0.rd                                                                                                            |                                                           design_hbm_axi_clock_converter_0_1_rd_logic_21 |         15 |         15 |       0 |    0 |     18 |      0 |      0 |    0 |          0 |
|                     gr1.gr1_int.rfwft                                                                                                                 |                                                            design_hbm_axi_clock_converter_0_1_rd_fwft_27 |          9 |          9 |       0 |    0 |      8 |      0 |      0 |    0 |          0 |
|                     gras.rsts                                                                                                                         |                                                 design_hbm_axi_clock_converter_0_1_rd_status_flags_as_28 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|                     rpntr                                                                                                                             |                                                        design_hbm_axi_clock_converter_0_1_rd_bin_cntr_29 |          6 |          6 |       0 |    0 |      8 |      0 |      0 |    0 |          0 |
|                   gntv_or_sync_fifo.gl0.wr                                                                                                            |                                                           design_hbm_axi_clock_converter_0_1_wr_logic_22 |          7 |          7 |       0 |    0 |     14 |      0 |      0 |    0 |          0 |
|                     gwas.wsts                                                                                                                         |                                                 design_hbm_axi_clock_converter_0_1_wr_status_flags_as_25 |          2 |          2 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|                     wpntr                                                                                                                             |                                                        design_hbm_axi_clock_converter_0_1_wr_bin_cntr_26 |          5 |          5 |       0 |    0 |     12 |      0 |      0 |    0 |          0 |
|                   gntv_or_sync_fifo.mem                                                                                                               |                                                             design_hbm_axi_clock_converter_0_1_memory_23 |         40 |          0 |      40 |    0 |    100 |      0 |      0 |    0 |          0 |
|                     (gntv_or_sync_fifo.mem)                                                                                                           |                                                             design_hbm_axi_clock_converter_0_1_memory_23 |          0 |          0 |       0 |    0 |     50 |      0 |      0 |    0 |          0 |
|                     gdm.dm_gen.dm                                                                                                                     |                                                               design_hbm_axi_clock_converter_0_1_dmem_24 |         40 |          0 |      40 |    0 |     50 |      0 |      0 |    0 |          0 |
|                   rstblk                                                                                                                              |                                          design_hbm_axi_clock_converter_0_1_reset_blk_ramfifo__xdcDup__4 |          8 |          8 |       0 |    0 |     26 |      0 |      0 |    0 |          0 |
|                     (rstblk)                                                                                                                          |                                          design_hbm_axi_clock_converter_0_1_reset_blk_ramfifo__xdcDup__4 |          8 |          8 |       0 |    0 |     12 |      0 |      0 |    0 |          0 |
|                     ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst                                                                       |                                                 design_hbm_axi_clock_converter_0_1_xpm_cdc_async_rst__12 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|                     ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr                                                            |                                    design_hbm_axi_clock_converter_0_1_xpm_cdc_single__parameterized1__17 |          0 |          0 |       0 |    0 |      5 |      0 |      0 |    0 |          0 |
|                     ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd                                                            |                                    design_hbm_axi_clock_converter_0_1_xpm_cdc_single__parameterized1__16 |          0 |          0 |       0 |    0 |      5 |      0 |      0 |    0 |          0 |
|                     ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst                                                                               |                                                 design_hbm_axi_clock_converter_0_1_xpm_cdc_async_rst__11 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|               gaxi_full_lite.gread_ch.grdch2.axi_rdch                                                                                                 |                                    design_hbm_axi_clock_converter_0_1_fifo_generator_top__parameterized2 |        336 |         40 |     296 |    0 |   1122 |      0 |      0 |    0 |          0 |
|                 grf.rf                                                                                                                                |                                design_hbm_axi_clock_converter_0_1_fifo_generator_ramfifo__parameterized2 |        336 |         40 |     296 |    0 |   1122 |      0 |      0 |    0 |          0 |
|                   gntv_or_sync_fifo.gcx.clkx                                                                                                          |                                                           design_hbm_axi_clock_converter_0_1_clk_x_pntrs |         12 |         12 |       0 |    0 |     40 |      0 |      0 |    0 |          0 |
|                     (gntv_or_sync_fifo.gcx.clkx)                                                                                                      |                                                           design_hbm_axi_clock_converter_0_1_clk_x_pntrs |          2 |          2 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                     rd_pntr_cdc_inst                                                                                                                  |                                                          design_hbm_axi_clock_converter_0_1_xpm_cdc_gray |          5 |          5 |       0 |    0 |     20 |      0 |      0 |    0 |          0 |
|                     wr_pntr_cdc_inst                                                                                                                  |                                                      design_hbm_axi_clock_converter_0_1_xpm_cdc_gray__18 |          5 |          5 |       0 |    0 |     20 |      0 |      0 |    0 |          0 |
|                   gntv_or_sync_fifo.gl0.rd                                                                                                            |                                                           design_hbm_axi_clock_converter_0_1_rd_logic_14 |         13 |         13 |       0 |    0 |     18 |      0 |      0 |    0 |          0 |
|                     gr1.gr1_int.rfwft                                                                                                                 |                                                            design_hbm_axi_clock_converter_0_1_rd_fwft_18 |          7 |          7 |       0 |    0 |      8 |      0 |      0 |    0 |          0 |
|                     gras.rsts                                                                                                                         |                                                 design_hbm_axi_clock_converter_0_1_rd_status_flags_as_19 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|                     rpntr                                                                                                                             |                                                        design_hbm_axi_clock_converter_0_1_rd_bin_cntr_20 |          6 |          6 |       0 |    0 |      8 |      0 |      0 |    0 |          0 |
|                   gntv_or_sync_fifo.gl0.wr                                                                                                            |                                                           design_hbm_axi_clock_converter_0_1_wr_logic_15 |          7 |          7 |       0 |    0 |     14 |      0 |      0 |    0 |          0 |
|                     gwas.wsts                                                                                                                         |                                                 design_hbm_axi_clock_converter_0_1_wr_status_flags_as_16 |          2 |          2 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|                     wpntr                                                                                                                             |                                                        design_hbm_axi_clock_converter_0_1_wr_bin_cntr_17 |          5 |          5 |       0 |    0 |     12 |      0 |      0 |    0 |          0 |
|                   gntv_or_sync_fifo.mem                                                                                                               |                                                design_hbm_axi_clock_converter_0_1_memory__parameterized2 |        296 |          0 |     296 |    0 |   1024 |      0 |      0 |    0 |          0 |
|                     (gntv_or_sync_fifo.mem)                                                                                                           |                                                design_hbm_axi_clock_converter_0_1_memory__parameterized2 |          0 |          0 |       0 |    0 |    512 |      0 |      0 |    0 |          0 |
|                     gdm.dm_gen.dm                                                                                                                     |                                                  design_hbm_axi_clock_converter_0_1_dmem__parameterized2 |        296 |          0 |     296 |    0 |    512 |      0 |      0 |    0 |          0 |
|                   rstblk                                                                                                                              |                                                     design_hbm_axi_clock_converter_0_1_reset_blk_ramfifo |          8 |          8 |       0 |    0 |     26 |      0 |      0 |    0 |          0 |
|                     (rstblk)                                                                                                                          |                                                     design_hbm_axi_clock_converter_0_1_reset_blk_ramfifo |          8 |          8 |       0 |    0 |     12 |      0 |      0 |    0 |          0 |
|                     ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst                                                                       |                                                     design_hbm_axi_clock_converter_0_1_xpm_cdc_async_rst |          0 |          0 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|                     ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr                                                            |                                        design_hbm_axi_clock_converter_0_1_xpm_cdc_single__parameterized1 |          0 |          0 |       0 |    0 |      5 |      0 |      0 |    0 |          0 |
|                     ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd                                                            |                                    design_hbm_axi_clock_converter_0_1_xpm_cdc_single__parameterized1__18 |          0 |          0 |       0 |    0 |      5 |      0 |      0 |    0 |          0 |
|                     ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst                                                                               |                                                 design_hbm_axi_clock_converter_0_1_xpm_cdc_async_rst__13 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|               gaxi_full_lite.gwrite_ch.gwach2.axi_wach                                                                                                |                                         design_hbm_axi_clock_converter_0_1_fifo_generator_top__xdcDup__1 |         80 |         40 |      40 |    0 |    198 |      0 |      0 |    0 |          0 |
|                 grf.rf                                                                                                                                |                                     design_hbm_axi_clock_converter_0_1_fifo_generator_ramfifo__xdcDup__1 |         80 |         40 |      40 |    0 |    198 |      0 |      0 |    0 |          0 |
|                   gntv_or_sync_fifo.gcx.clkx                                                                                                          |                                                design_hbm_axi_clock_converter_0_1_clk_x_pntrs__xdcDup__1 |         12 |         12 |       0 |    0 |     40 |      0 |      0 |    0 |          0 |
|                     (gntv_or_sync_fifo.gcx.clkx)                                                                                                      |                                                design_hbm_axi_clock_converter_0_1_clk_x_pntrs__xdcDup__1 |          2 |          2 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                     rd_pntr_cdc_inst                                                                                                                  |                                                      design_hbm_axi_clock_converter_0_1_xpm_cdc_gray__11 |          5 |          5 |       0 |    0 |     20 |      0 |      0 |    0 |          0 |
|                     wr_pntr_cdc_inst                                                                                                                  |                                                      design_hbm_axi_clock_converter_0_1_xpm_cdc_gray__10 |          5 |          5 |       0 |    0 |     20 |      0 |      0 |    0 |          0 |
|                   gntv_or_sync_fifo.gl0.rd                                                                                                            |                                                            design_hbm_axi_clock_converter_0_1_rd_logic_7 |         13 |         13 |       0 |    0 |     18 |      0 |      0 |    0 |          0 |
|                     gr1.gr1_int.rfwft                                                                                                                 |                                                            design_hbm_axi_clock_converter_0_1_rd_fwft_11 |          7 |          7 |       0 |    0 |      8 |      0 |      0 |    0 |          0 |
|                     gras.rsts                                                                                                                         |                                                 design_hbm_axi_clock_converter_0_1_rd_status_flags_as_12 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|                     rpntr                                                                                                                             |                                                        design_hbm_axi_clock_converter_0_1_rd_bin_cntr_13 |          6 |          6 |       0 |    0 |      8 |      0 |      0 |    0 |          0 |
|                   gntv_or_sync_fifo.gl0.wr                                                                                                            |                                                            design_hbm_axi_clock_converter_0_1_wr_logic_8 |          7 |          7 |       0 |    0 |     14 |      0 |      0 |    0 |          0 |
|                     gwas.wsts                                                                                                                         |                                                  design_hbm_axi_clock_converter_0_1_wr_status_flags_as_9 |          2 |          2 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|                     wpntr                                                                                                                             |                                                        design_hbm_axi_clock_converter_0_1_wr_bin_cntr_10 |          5 |          5 |       0 |    0 |     12 |      0 |      0 |    0 |          0 |
|                   gntv_or_sync_fifo.mem                                                                                                               |                                                                design_hbm_axi_clock_converter_0_1_memory |         40 |          0 |      40 |    0 |    100 |      0 |      0 |    0 |          0 |
|                     (gntv_or_sync_fifo.mem)                                                                                                           |                                                                design_hbm_axi_clock_converter_0_1_memory |          0 |          0 |       0 |    0 |     50 |      0 |      0 |    0 |          0 |
|                     gdm.dm_gen.dm                                                                                                                     |                                                                  design_hbm_axi_clock_converter_0_1_dmem |         40 |          0 |      40 |    0 |     50 |      0 |      0 |    0 |          0 |
|                   rstblk                                                                                                                              |                                          design_hbm_axi_clock_converter_0_1_reset_blk_ramfifo__xdcDup__1 |          8 |          8 |       0 |    0 |     26 |      0 |      0 |    0 |          0 |
|                     (rstblk)                                                                                                                          |                                          design_hbm_axi_clock_converter_0_1_reset_blk_ramfifo__xdcDup__1 |          8 |          8 |       0 |    0 |     12 |      0 |      0 |    0 |          0 |
|                     ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst                                                                       |                                                  design_hbm_axi_clock_converter_0_1_xpm_cdc_async_rst__6 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|                     ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr                                                            |                                    design_hbm_axi_clock_converter_0_1_xpm_cdc_single__parameterized1__11 |          0 |          0 |       0 |    0 |      5 |      0 |      0 |    0 |          0 |
|                     ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd                                                            |                                    design_hbm_axi_clock_converter_0_1_xpm_cdc_single__parameterized1__10 |          0 |          0 |       0 |    0 |      5 |      0 |      0 |    0 |          0 |
|                     ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst                                                                               |                                                  design_hbm_axi_clock_converter_0_1_xpm_cdc_async_rst__5 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|               gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch                                                                                                |                                    design_hbm_axi_clock_converter_0_1_fifo_generator_top__parameterized0 |        373 |         41 |     332 |    0 |   1250 |      0 |      0 |    0 |          0 |
|                 grf.rf                                                                                                                                |                                design_hbm_axi_clock_converter_0_1_fifo_generator_ramfifo__parameterized0 |        373 |         41 |     332 |    0 |   1250 |      0 |      0 |    0 |          0 |
|                   gntv_or_sync_fifo.gcx.clkx                                                                                                          |                                                design_hbm_axi_clock_converter_0_1_clk_x_pntrs__xdcDup__2 |         12 |         12 |       0 |    0 |     40 |      0 |      0 |    0 |          0 |
|                     (gntv_or_sync_fifo.gcx.clkx)                                                                                                      |                                                design_hbm_axi_clock_converter_0_1_clk_x_pntrs__xdcDup__2 |          2 |          2 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                     rd_pntr_cdc_inst                                                                                                                  |                                                      design_hbm_axi_clock_converter_0_1_xpm_cdc_gray__13 |          5 |          5 |       0 |    0 |     20 |      0 |      0 |    0 |          0 |
|                     wr_pntr_cdc_inst                                                                                                                  |                                                      design_hbm_axi_clock_converter_0_1_xpm_cdc_gray__12 |          5 |          5 |       0 |    0 |     20 |      0 |      0 |    0 |          0 |
|                   gntv_or_sync_fifo.gl0.rd                                                                                                            |                                                            design_hbm_axi_clock_converter_0_1_rd_logic_0 |         15 |         15 |       0 |    0 |     18 |      0 |      0 |    0 |          0 |
|                     gr1.gr1_int.rfwft                                                                                                                 |                                                             design_hbm_axi_clock_converter_0_1_rd_fwft_4 |          9 |          9 |       0 |    0 |      8 |      0 |      0 |    0 |          0 |
|                     gras.rsts                                                                                                                         |                                                  design_hbm_axi_clock_converter_0_1_rd_status_flags_as_5 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|                     rpntr                                                                                                                             |                                                         design_hbm_axi_clock_converter_0_1_rd_bin_cntr_6 |          6 |          6 |       0 |    0 |      8 |      0 |      0 |    0 |          0 |
|                   gntv_or_sync_fifo.gl0.wr                                                                                                            |                                                            design_hbm_axi_clock_converter_0_1_wr_logic_1 |          7 |          7 |       0 |    0 |     14 |      0 |      0 |    0 |          0 |
|                     gwas.wsts                                                                                                                         |                                                  design_hbm_axi_clock_converter_0_1_wr_status_flags_as_2 |          2 |          2 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|                     wpntr                                                                                                                             |                                                         design_hbm_axi_clock_converter_0_1_wr_bin_cntr_3 |          5 |          5 |       0 |    0 |     12 |      0 |      0 |    0 |          0 |
|                   gntv_or_sync_fifo.mem                                                                                                               |                                                design_hbm_axi_clock_converter_0_1_memory__parameterized0 |        332 |          0 |     332 |    0 |   1152 |      0 |      0 |    0 |          0 |
|                     (gntv_or_sync_fifo.mem)                                                                                                           |                                                design_hbm_axi_clock_converter_0_1_memory__parameterized0 |          0 |          0 |       0 |    0 |    576 |      0 |      0 |    0 |          0 |
|                     gdm.dm_gen.dm                                                                                                                     |                                                  design_hbm_axi_clock_converter_0_1_dmem__parameterized0 |        332 |          0 |     332 |    0 |    576 |      0 |      0 |    0 |          0 |
|                   rstblk                                                                                                                              |                                          design_hbm_axi_clock_converter_0_1_reset_blk_ramfifo__xdcDup__2 |          7 |          7 |       0 |    0 |     26 |      0 |      0 |    0 |          0 |
|                     (rstblk)                                                                                                                          |                                          design_hbm_axi_clock_converter_0_1_reset_blk_ramfifo__xdcDup__2 |          7 |          7 |       0 |    0 |     12 |      0 |      0 |    0 |          0 |
|                     ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst                                                                       |                                                  design_hbm_axi_clock_converter_0_1_xpm_cdc_async_rst__8 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|                     ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr                                                            |                                    design_hbm_axi_clock_converter_0_1_xpm_cdc_single__parameterized1__13 |          0 |          0 |       0 |    0 |      5 |      0 |      0 |    0 |          0 |
|                     ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd                                                            |                                    design_hbm_axi_clock_converter_0_1_xpm_cdc_single__parameterized1__12 |          0 |          0 |       0 |    0 |      5 |      0 |      0 |    0 |          0 |
|                     ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst                                                                               |                                                  design_hbm_axi_clock_converter_0_1_xpm_cdc_async_rst__7 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|               gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch                                                                                                |                                    design_hbm_axi_clock_converter_0_1_fifo_generator_top__parameterized1 |         39 |         39 |       0 |    0 |     98 |      0 |      0 |    0 |          0 |
|                 grf.rf                                                                                                                                |                                design_hbm_axi_clock_converter_0_1_fifo_generator_ramfifo__parameterized1 |         39 |         39 |       0 |    0 |     98 |      0 |      0 |    0 |          0 |
|                   gntv_or_sync_fifo.gcx.clkx                                                                                                          |                                                design_hbm_axi_clock_converter_0_1_clk_x_pntrs__xdcDup__3 |         12 |         12 |       0 |    0 |     40 |      0 |      0 |    0 |          0 |
|                     (gntv_or_sync_fifo.gcx.clkx)                                                                                                      |                                                design_hbm_axi_clock_converter_0_1_clk_x_pntrs__xdcDup__3 |          2 |          2 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                     rd_pntr_cdc_inst                                                                                                                  |                                                      design_hbm_axi_clock_converter_0_1_xpm_cdc_gray__15 |          5 |          5 |       0 |    0 |     20 |      0 |      0 |    0 |          0 |
|                     wr_pntr_cdc_inst                                                                                                                  |                                                      design_hbm_axi_clock_converter_0_1_xpm_cdc_gray__14 |          5 |          5 |       0 |    0 |     20 |      0 |      0 |    0 |          0 |
|                   gntv_or_sync_fifo.gl0.rd                                                                                                            |                                                              design_hbm_axi_clock_converter_0_1_rd_logic |         13 |         13 |       0 |    0 |     18 |      0 |      0 |    0 |          0 |
|                     gr1.gr1_int.rfwft                                                                                                                 |                                                               design_hbm_axi_clock_converter_0_1_rd_fwft |          7 |          7 |       0 |    0 |      8 |      0 |      0 |    0 |          0 |
|                     gras.rsts                                                                                                                         |                                                    design_hbm_axi_clock_converter_0_1_rd_status_flags_as |          0 |          0 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|                     rpntr                                                                                                                             |                                                           design_hbm_axi_clock_converter_0_1_rd_bin_cntr |          6 |          6 |       0 |    0 |      8 |      0 |      0 |    0 |          0 |
|                   gntv_or_sync_fifo.gl0.wr                                                                                                            |                                                              design_hbm_axi_clock_converter_0_1_wr_logic |          7 |          7 |       0 |    0 |     14 |      0 |      0 |    0 |          0 |
|                     gwas.wsts                                                                                                                         |                                                    design_hbm_axi_clock_converter_0_1_wr_status_flags_as |          2 |          2 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|                     wpntr                                                                                                                             |                                                           design_hbm_axi_clock_converter_0_1_wr_bin_cntr |          5 |          5 |       0 |    0 |     12 |      0 |      0 |    0 |          0 |
|                   rstblk                                                                                                                              |                                          design_hbm_axi_clock_converter_0_1_reset_blk_ramfifo__xdcDup__3 |          7 |          7 |       0 |    0 |     26 |      0 |      0 |    0 |          0 |
|                     (rstblk)                                                                                                                          |                                          design_hbm_axi_clock_converter_0_1_reset_blk_ramfifo__xdcDup__3 |          7 |          7 |       0 |    0 |     12 |      0 |      0 |    0 |          0 |
|                     ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst                                                                       |                                                 design_hbm_axi_clock_converter_0_1_xpm_cdc_async_rst__10 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|                     ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr                                                            |                                    design_hbm_axi_clock_converter_0_1_xpm_cdc_single__parameterized1__15 |          0 |          0 |       0 |    0 |      5 |      0 |      0 |    0 |          0 |
|                     ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd                                                            |                                    design_hbm_axi_clock_converter_0_1_xpm_cdc_single__parameterized1__14 |          0 |          0 |       0 |    0 |      5 |      0 |      0 |    0 |          0 |
|                     ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst                                                                               |                                                  design_hbm_axi_clock_converter_0_1_xpm_cdc_async_rst__9 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|       axi_dwidth_converter_0                                                                                                                          |                                                                      design_hbm_axi_dwidth_converter_0_1 |       1350 |       1294 |      56 |    0 |   1192 |      0 |      0 |    0 |          0 |
|         inst                                                                                                                                          |                                     design_hbm_axi_dwidth_converter_0_1_axi_dwidth_converter_v2_1_26_top |       1350 |       1294 |      56 |    0 |   1192 |      0 |      0 |    0 |          0 |
|           gen_downsizer.gen_simple_downsizer.axi_downsizer_inst                                                                                       |                           design_hbm_axi_dwidth_converter_0_1_axi_dwidth_converter_v2_1_26_axi_downsizer |       1350 |       1294 |      56 |    0 |   1192 |      0 |      0 |    0 |          0 |
|             USE_READ.read_addr_inst                                                                                                                   |             design_hbm_axi_dwidth_converter_0_1_axi_dwidth_converter_v2_1_26_a_downsizer__parameterized0 |        812 |        788 |      24 |    0 |    296 |      0 |      0 |    0 |          0 |
|               (USE_READ.read_addr_inst)                                                                                                               |             design_hbm_axi_dwidth_converter_0_1_axi_dwidth_converter_v2_1_26_a_downsizer__parameterized0 |        134 |        134 |       0 |    0 |    190 |      0 |      0 |    0 |          0 |
|               cmd_queue                                                                                                                               |                      design_hbm_axi_dwidth_converter_0_1_axi_data_fifo_v2_1_25_axic_fifo__parameterized0 |        680 |        656 |      24 |    0 |    106 |      0 |      0 |    0 |          0 |
|                 inst                                                                                                                                  |                       design_hbm_axi_dwidth_converter_0_1_axi_data_fifo_v2_1_25_fifo_gen__parameterized0 |        680 |        656 |      24 |    0 |    106 |      0 |      0 |    0 |          0 |
|                   (inst)                                                                                                                              |                       design_hbm_axi_dwidth_converter_0_1_axi_data_fifo_v2_1_25_fifo_gen__parameterized0 |        630 |        630 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                   fifo_gen_inst                                                                                                                       |                               design_hbm_axi_dwidth_converter_0_1_fifo_generator_v13_2_7__parameterized0 |         50 |         26 |      24 |    0 |    106 |      0 |      0 |    0 |          0 |
|                     inst_fifo_gen                                                                                                                     |                         design_hbm_axi_dwidth_converter_0_1_fifo_generator_v13_2_7_synth__parameterized0 |         50 |         26 |      24 |    0 |    106 |      0 |      0 |    0 |          0 |
|                       gconvfifo.rf                                                                                                                    |                                   design_hbm_axi_dwidth_converter_0_1_fifo_generator_top__parameterized0 |         50 |         26 |      24 |    0 |    106 |      0 |      0 |    0 |          0 |
|                         grf.rf                                                                                                                        |                               design_hbm_axi_dwidth_converter_0_1_fifo_generator_ramfifo__parameterized0 |         50 |         26 |      24 |    0 |    106 |      0 |      0 |    0 |          0 |
|                           gntv_or_sync_fifo.gl0.rd                                                                                                    |                                                           design_hbm_axi_dwidth_converter_0_1_rd_logic_7 |          8 |          8 |       0 |    0 |     20 |      0 |      0 |    0 |          0 |
|                             gr1.gr1_int.rfwft                                                                                                         |                                                           design_hbm_axi_dwidth_converter_0_1_rd_fwft_13 |          5 |          5 |       0 |    0 |      8 |      0 |      0 |    0 |          0 |
|                             grss.rsts                                                                                                                 |                                                design_hbm_axi_dwidth_converter_0_1_rd_status_flags_ss_14 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|                             rpntr                                                                                                                     |                                                       design_hbm_axi_dwidth_converter_0_1_rd_bin_cntr_15 |          3 |          3 |       0 |    0 |     10 |      0 |      0 |    0 |          0 |
|                           gntv_or_sync_fifo.gl0.wr                                                                                                    |                                                           design_hbm_axi_dwidth_converter_0_1_wr_logic_8 |         12 |         12 |       0 |    0 |     12 |      0 |      0 |    0 |          0 |
|                             gwss.wsts                                                                                                                 |                                                design_hbm_axi_dwidth_converter_0_1_wr_status_flags_ss_11 |          2 |          2 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|                             wpntr                                                                                                                     |                                                       design_hbm_axi_dwidth_converter_0_1_wr_bin_cntr_12 |         11 |         11 |       0 |    0 |     10 |      0 |      0 |    0 |          0 |
|                           gntv_or_sync_fifo.mem                                                                                                       |                                             design_hbm_axi_dwidth_converter_0_1_memory__parameterized0_9 |         24 |          0 |      24 |    0 |     70 |      0 |      0 |    0 |          0 |
|                             (gntv_or_sync_fifo.mem)                                                                                                   |                                             design_hbm_axi_dwidth_converter_0_1_memory__parameterized0_9 |          0 |          0 |       0 |    0 |     35 |      0 |      0 |    0 |          0 |
|                             gdm.dm_gen.dm                                                                                                             |                                              design_hbm_axi_dwidth_converter_0_1_dmem__parameterized0_10 |         24 |          0 |      24 |    0 |     35 |      0 |      0 |    0 |          0 |
|                           rstblk                                                                                                                      |                                                    design_hbm_axi_dwidth_converter_0_1_reset_blk_ramfifo |          6 |          6 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                             (rstblk)                                                                                                                  |                                                    design_hbm_axi_dwidth_converter_0_1_reset_blk_ramfifo |          6 |          6 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|                             ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst                                                                       |                                                    design_hbm_axi_dwidth_converter_0_1_xpm_cdc_async_rst |          0 |          0 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|             USE_READ.read_data_inst                                                                                                                   |                             design_hbm_axi_dwidth_converter_0_1_axi_dwidth_converter_v2_1_26_r_downsizer |         16 |         16 |       0 |    0 |    529 |      0 |      0 |    0 |          0 |
|             USE_WRITE.USE_SPLIT.write_resp_inst                                                                                                       |                             design_hbm_axi_dwidth_converter_0_1_axi_dwidth_converter_v2_1_26_b_downsizer |         14 |         14 |       0 |    0 |      9 |      0 |      0 |    0 |          0 |
|             USE_WRITE.write_addr_inst                                                                                                                 |                             design_hbm_axi_dwidth_converter_0_1_axi_dwidth_converter_v2_1_26_a_downsizer |        494 |        462 |      32 |    0 |    343 |      0 |      0 |    0 |          0 |
|               (USE_WRITE.write_addr_inst)                                                                                                             |                             design_hbm_axi_dwidth_converter_0_1_axi_dwidth_converter_v2_1_26_a_downsizer |        136 |        136 |       0 |    0 |    193 |      0 |      0 |    0 |          0 |
|               USE_B_CHANNEL.cmd_b_queue                                                                                                               |                                      design_hbm_axi_dwidth_converter_0_1_axi_data_fifo_v2_1_25_axic_fifo |         46 |         38 |       8 |    0 |     46 |      0 |      0 |    0 |          0 |
|                 inst                                                                                                                                  |                                       design_hbm_axi_dwidth_converter_0_1_axi_data_fifo_v2_1_25_fifo_gen |         46 |         38 |       8 |    0 |     46 |      0 |      0 |    0 |          0 |
|                   (inst)                                                                                                                              |                                       design_hbm_axi_dwidth_converter_0_1_axi_data_fifo_v2_1_25_fifo_gen |         10 |         10 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                   fifo_gen_inst                                                                                                                       |                                               design_hbm_axi_dwidth_converter_0_1_fifo_generator_v13_2_7 |         36 |         28 |       8 |    0 |     46 |      0 |      0 |    0 |          0 |
|                     inst_fifo_gen                                                                                                                     |                                         design_hbm_axi_dwidth_converter_0_1_fifo_generator_v13_2_7_synth |         36 |         28 |       8 |    0 |     46 |      0 |      0 |    0 |          0 |
|                       gconvfifo.rf                                                                                                                    |                                                   design_hbm_axi_dwidth_converter_0_1_fifo_generator_top |         36 |         28 |       8 |    0 |     46 |      0 |      0 |    0 |          0 |
|                         grf.rf                                                                                                                        |                                               design_hbm_axi_dwidth_converter_0_1_fifo_generator_ramfifo |         36 |         28 |       8 |    0 |     46 |      0 |      0 |    0 |          0 |
|                           gntv_or_sync_fifo.gl0.rd                                                                                                    |                                                           design_hbm_axi_dwidth_converter_0_1_rd_logic_0 |         10 |         10 |       0 |    0 |     20 |      0 |      0 |    0 |          0 |
|                             gr1.gr1_int.rfwft                                                                                                         |                                                            design_hbm_axi_dwidth_converter_0_1_rd_fwft_4 |          7 |          7 |       0 |    0 |      8 |      0 |      0 |    0 |          0 |
|                             grss.rsts                                                                                                                 |                                                 design_hbm_axi_dwidth_converter_0_1_rd_status_flags_ss_5 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|                             rpntr                                                                                                                     |                                                        design_hbm_axi_dwidth_converter_0_1_rd_bin_cntr_6 |          3 |          3 |       0 |    0 |     10 |      0 |      0 |    0 |          0 |
|                           gntv_or_sync_fifo.gl0.wr                                                                                                    |                                                           design_hbm_axi_dwidth_converter_0_1_wr_logic_1 |         12 |         12 |       0 |    0 |     12 |      0 |      0 |    0 |          0 |
|                             gwss.wsts                                                                                                                 |                                                 design_hbm_axi_dwidth_converter_0_1_wr_status_flags_ss_2 |          2 |          2 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|                             wpntr                                                                                                                     |                                                        design_hbm_axi_dwidth_converter_0_1_wr_bin_cntr_3 |         11 |         11 |       0 |    0 |     10 |      0 |      0 |    0 |          0 |
|                           gntv_or_sync_fifo.mem                                                                                                       |                                                               design_hbm_axi_dwidth_converter_0_1_memory |          8 |          0 |       8 |    0 |     10 |      0 |      0 |    0 |          0 |
|                             (gntv_or_sync_fifo.mem)                                                                                                   |                                                               design_hbm_axi_dwidth_converter_0_1_memory |          0 |          0 |       0 |    0 |      5 |      0 |      0 |    0 |          0 |
|                             gdm.dm_gen.dm                                                                                                             |                                                                 design_hbm_axi_dwidth_converter_0_1_dmem |          8 |          0 |       8 |    0 |      5 |      0 |      0 |    0 |          0 |
|                           rstblk                                                                                                                      |                                         design_hbm_axi_dwidth_converter_0_1_reset_blk_ramfifo__xdcDup__1 |          6 |          6 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                             (rstblk)                                                                                                                  |                                         design_hbm_axi_dwidth_converter_0_1_reset_blk_ramfifo__xdcDup__1 |          6 |          6 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|                             ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst                                                                       |                                                 design_hbm_axi_dwidth_converter_0_1_xpm_cdc_async_rst__3 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|               cmd_queue                                                                                                                               |           design_hbm_axi_dwidth_converter_0_1_axi_data_fifo_v2_1_25_axic_fifo__parameterized0__xdcDup__1 |        315 |        291 |      24 |    0 |    104 |      0 |      0 |    0 |          0 |
|                 inst                                                                                                                                  |            design_hbm_axi_dwidth_converter_0_1_axi_data_fifo_v2_1_25_fifo_gen__parameterized0__xdcDup__1 |        315 |        291 |      24 |    0 |    104 |      0 |      0 |    0 |          0 |
|                   (inst)                                                                                                                              |            design_hbm_axi_dwidth_converter_0_1_axi_data_fifo_v2_1_25_fifo_gen__parameterized0__xdcDup__1 |        262 |        262 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                   fifo_gen_inst                                                                                                                       |                    design_hbm_axi_dwidth_converter_0_1_fifo_generator_v13_2_7__parameterized0__xdcDup__1 |         53 |         29 |      24 |    0 |    104 |      0 |      0 |    0 |          0 |
|                     inst_fifo_gen                                                                                                                     |              design_hbm_axi_dwidth_converter_0_1_fifo_generator_v13_2_7_synth__parameterized0__xdcDup__1 |         53 |         29 |      24 |    0 |    104 |      0 |      0 |    0 |          0 |
|                       gconvfifo.rf                                                                                                                    |                        design_hbm_axi_dwidth_converter_0_1_fifo_generator_top__parameterized0__xdcDup__1 |         53 |         29 |      24 |    0 |    104 |      0 |      0 |    0 |          0 |
|                         grf.rf                                                                                                                        |                    design_hbm_axi_dwidth_converter_0_1_fifo_generator_ramfifo__parameterized0__xdcDup__1 |         53 |         29 |      24 |    0 |    104 |      0 |      0 |    0 |          0 |
|                           gntv_or_sync_fifo.gl0.rd                                                                                                    |                                                             design_hbm_axi_dwidth_converter_0_1_rd_logic |         10 |         10 |       0 |    0 |     20 |      0 |      0 |    0 |          0 |
|                             gr1.gr1_int.rfwft                                                                                                         |                                                              design_hbm_axi_dwidth_converter_0_1_rd_fwft |          7 |          7 |       0 |    0 |      8 |      0 |      0 |    0 |          0 |
|                             grss.rsts                                                                                                                 |                                                   design_hbm_axi_dwidth_converter_0_1_rd_status_flags_ss |          0 |          0 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|                             rpntr                                                                                                                     |                                                          design_hbm_axi_dwidth_converter_0_1_rd_bin_cntr |          3 |          3 |       0 |    0 |     10 |      0 |      0 |    0 |          0 |
|                           gntv_or_sync_fifo.gl0.wr                                                                                                    |                                                             design_hbm_axi_dwidth_converter_0_1_wr_logic |         13 |         13 |       0 |    0 |     12 |      0 |      0 |    0 |          0 |
|                             gwss.wsts                                                                                                                 |                                                   design_hbm_axi_dwidth_converter_0_1_wr_status_flags_ss |          2 |          2 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|                             wpntr                                                                                                                     |                                                          design_hbm_axi_dwidth_converter_0_1_wr_bin_cntr |         11 |         11 |       0 |    0 |     10 |      0 |      0 |    0 |          0 |
|                           gntv_or_sync_fifo.mem                                                                                                       |                                               design_hbm_axi_dwidth_converter_0_1_memory__parameterized0 |         24 |          0 |      24 |    0 |     68 |      0 |      0 |    0 |          0 |
|                             (gntv_or_sync_fifo.mem)                                                                                                   |                                               design_hbm_axi_dwidth_converter_0_1_memory__parameterized0 |          0 |          0 |       0 |    0 |     34 |      0 |      0 |    0 |          0 |
|                             gdm.dm_gen.dm                                                                                                             |                                                 design_hbm_axi_dwidth_converter_0_1_dmem__parameterized0 |         24 |          0 |      24 |    0 |     34 |      0 |      0 |    0 |          0 |
|                           rstblk                                                                                                                      |                                         design_hbm_axi_dwidth_converter_0_1_reset_blk_ramfifo__xdcDup__2 |          6 |          6 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                             (rstblk)                                                                                                                  |                                         design_hbm_axi_dwidth_converter_0_1_reset_blk_ramfifo__xdcDup__2 |          6 |          6 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|                             ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst                                                                       |                                                 design_hbm_axi_dwidth_converter_0_1_xpm_cdc_async_rst__4 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|             USE_WRITE.write_data_inst                                                                                                                 |                             design_hbm_axi_dwidth_converter_0_1_axi_dwidth_converter_v2_1_26_w_downsizer |         15 |         15 |       0 |    0 |     15 |      0 |      0 |    0 |          0 |
|       rama_0                                                                                                                                          |                                                                                      design_hbm_rama_0_1 |       1676 |       1196 |     342 |  138 |   3166 |      4 |      0 |    0 |          0 |
|         (rama_0)                                                                                                                                      |                                                                                      design_hbm_rama_0_1 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|         U0                                                                                                                                            |                                                                                 design_hbm_rama_0_1_rama |       1676 |       1196 |     342 |  138 |   3166 |      4 |      0 |    0 |          0 |
|           axi4full_to_axi4s_frag_inst                                                                                                                 |                                                               design_hbm_rama_0_1_axi4full_to_axi4s_frag |        445 |        275 |     170 |    0 |    723 |      0 |      0 |    0 |          0 |
|             axi4full_to_axi4s_frag_read_inst                                                                                                          |                                                          design_hbm_rama_0_1_axi4full_to_axi4s_frag_read |        146 |        146 |       0 |    0 |    219 |      0 |      0 |    0 |          0 |
|             axi4full_to_axi4s_frag_write_inst                                                                                                         |                                                         design_hbm_rama_0_1_axi4full_to_axi4s_frag_write |        299 |        129 |     170 |    0 |    504 |      0 |      0 |    0 |          0 |
|           rama_read_core_inst                                                                                                                         |                                                                       design_hbm_rama_0_1_rama_read_core |        985 |        684 |     164 |  137 |   2172 |      4 |      0 |    0 |          0 |
|             rama_id_adjust_inst                                                                                                                       |                                                                     design_hbm_rama_0_1_rama_id_adjust_2 |          4 |          4 |       0 |    0 |      6 |      0 |      0 |    0 |          0 |
|             rama_mem_interleave_inst                                                                                                                  |                                                               design_hbm_rama_0_1_rama_mem_interleave__1 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|             rama_read_reorder_core_inst                                                                                                               |                                                               design_hbm_rama_0_1_rama_read_reorder_core |        981 |        680 |     164 |  137 |   2166 |      4 |      0 |    0 |          0 |
|               rama_read_reorder_ctl_inst                                                                                                              |                                                                design_hbm_rama_0_1_rama_read_reorder_ctl |        912 |        627 |     148 |  137 |   2110 |      0 |      0 |    0 |          0 |
|               rama_read_reorder_mem_inst                                                                                                              |                                                                design_hbm_rama_0_1_rama_read_reorder_mem |          0 |          0 |       0 |    0 |      0 |      4 |      0 |    0 |          0 |
|                 xpm_memory_sdpram_inst                                                                                                                |                                                                    design_hbm_rama_0_1_xpm_memory_sdpram |          0 |          0 |       0 |    0 |      0 |      4 |      0 |    0 |          0 |
|                   xpm_memory_base_inst                                                                                                                |                                                      design_hbm_rama_0_1_xpm_memory_base__parameterized0 |          0 |          0 |       0 |    0 |      0 |      4 |      0 |    0 |          0 |
|               rama_read_reorder_trans_queue_inst                                                                                                      |                                                        design_hbm_rama_0_1_rama_read_reorder_trans_queue |         70 |         54 |      16 |    0 |     56 |      0 |      0 |    0 |          0 |
|                 (rama_read_reorder_trans_queue_inst)                                                                                                  |                                                        design_hbm_rama_0_1_rama_read_reorder_trans_queue |          3 |          3 |       0 |    0 |      6 |      0 |      0 |    0 |          0 |
|                 xpm_fifo_sync_inst                                                                                                                    |                                                                        design_hbm_rama_0_1_xpm_fifo_sync |         67 |         51 |      16 |    0 |     50 |      0 |      0 |    0 |          0 |
|                   xpm_fifo_base_inst                                                                                                                  |                                                                        design_hbm_rama_0_1_xpm_fifo_base |         67 |         51 |      16 |    0 |     50 |      0 |      0 |    0 |          0 |
|                     (xpm_fifo_base_inst)                                                                                                              |                                                                        design_hbm_rama_0_1_xpm_fifo_base |          2 |          2 |       0 |    0 |     12 |      0 |      0 |    0 |          0 |
|                     gen_sdpram.xpm_memory_base_inst                                                                                                   |                                                                      design_hbm_rama_0_1_xpm_memory_base |         19 |          3 |      16 |    0 |      4 |      0 |      0 |    0 |          0 |
|                     rdp_inst                                                                                                                          |                                                                   design_hbm_rama_0_1_xpm_counter_updn_3 |         19 |         19 |       0 |    0 |      7 |      0 |      0 |    0 |          0 |
|                     rdpp1_inst                                                                                                                        |                                                   design_hbm_rama_0_1_xpm_counter_updn__parameterized0_4 |          6 |          6 |       0 |    0 |      7 |      0 |      0 |    0 |          0 |
|                     rst_d1_inst                                                                                                                       |                                                                   design_hbm_rama_0_1_xpm_fifo_reg_bit_5 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                     wrp_inst                                                                                                                          |                                                                   design_hbm_rama_0_1_xpm_counter_updn_6 |         10 |         10 |       0 |    0 |      7 |      0 |      0 |    0 |          0 |
|                     wrpp1_inst                                                                                                                        |                                                   design_hbm_rama_0_1_xpm_counter_updn__parameterized0_7 |         12 |         12 |       0 |    0 |      7 |      0 |      0 |    0 |          0 |
|                     xpm_fifo_rst_inst                                                                                                                 |                                                                       design_hbm_rama_0_1_xpm_fifo_rst_8 |          3 |          3 |       0 |    0 |      5 |      0 |      0 |    0 |          0 |
|           rama_write_core_inst                                                                                                                        |                                                                      design_hbm_rama_0_1_rama_write_core |        245 |        236 |       8 |    1 |    264 |      0 |      0 |    0 |          0 |
|             rama_id_adjust_inst                                                                                                                       |                                                                       design_hbm_rama_0_1_rama_id_adjust |          4 |          4 |       0 |    0 |      6 |      0 |      0 |    0 |          0 |
|             rama_mem_interleave_inst                                                                                                                  |                                                                  design_hbm_rama_0_1_rama_mem_interleave |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|             rama_write_reorder_core_inst                                                                                                              |                                                              design_hbm_rama_0_1_rama_write_reorder_core |        241 |        232 |       8 |    1 |    258 |      0 |      0 |    0 |          0 |
|               rama_write_reorder_ctl_inst                                                                                                             |                                                               design_hbm_rama_0_1_rama_write_reorder_ctl |        182 |        181 |       0 |    1 |    207 |      0 |      0 |    0 |          0 |
|               rama_write_reorder_trans_queue_inst                                                                                                     |                                                       design_hbm_rama_0_1_rama_write_reorder_trans_queue |         60 |         52 |       8 |    0 |     51 |      0 |      0 |    0 |          0 |
|                 (rama_write_reorder_trans_queue_inst)                                                                                                 |                                                       design_hbm_rama_0_1_rama_write_reorder_trans_queue |          3 |          3 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                 xpm_fifo_sync_inst                                                                                                                    |                                                        design_hbm_rama_0_1_xpm_fifo_sync__parameterized1 |         57 |         49 |       8 |    0 |     47 |      0 |      0 |    0 |          0 |
|                   xpm_fifo_base_inst                                                                                                                  |                                                        design_hbm_rama_0_1_xpm_fifo_base__parameterized0 |         57 |         49 |       8 |    0 |     47 |      0 |      0 |    0 |          0 |
|                     (xpm_fifo_base_inst)                                                                                                              |                                                        design_hbm_rama_0_1_xpm_fifo_base__parameterized0 |          2 |          2 |       0 |    0 |     12 |      0 |      0 |    0 |          0 |
|                     gen_sdpram.xpm_memory_base_inst                                                                                                   |                                                      design_hbm_rama_0_1_xpm_memory_base__parameterized1 |         10 |          2 |       8 |    0 |      1 |      0 |      0 |    0 |          0 |
|                     rdp_inst                                                                                                                          |                                                                     design_hbm_rama_0_1_xpm_counter_updn |         19 |         19 |       0 |    0 |      7 |      0 |      0 |    0 |          0 |
|                     rdpp1_inst                                                                                                                        |                                                     design_hbm_rama_0_1_xpm_counter_updn__parameterized0 |          6 |          6 |       0 |    0 |      7 |      0 |      0 |    0 |          0 |
|                     rst_d1_inst                                                                                                                       |                                                                     design_hbm_rama_0_1_xpm_fifo_reg_bit |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                     wrp_inst                                                                                                                          |                                                                   design_hbm_rama_0_1_xpm_counter_updn_0 |         10 |         10 |       0 |    0 |      7 |      0 |      0 |    0 |          0 |
|                     wrpp1_inst                                                                                                                        |                                                   design_hbm_rama_0_1_xpm_counter_updn__parameterized0_1 |         12 |         12 |       0 |    0 |      7 |      0 |      0 |    0 |          0 |
|                     xpm_fifo_rst_inst                                                                                                                 |                                                                         design_hbm_rama_0_1_xpm_fifo_rst |          3 |          3 |       0 |    0 |      5 |      0 |      0 |    0 |          0 |
|           reset_synchroniser_inst                                                                                                                     |                                                                   design_hbm_rama_0_1_reset_synchroniser |          4 |          4 |       0 |    0 |      7 |      0 |      0 |    0 |          0 |
|       slice_0                                                                                                                                         |                                                                                     design_hbm_slice_0_1 |        558 |        558 |       0 |    0 |   2324 |      0 |      0 |    0 |          0 |
|         inst                                                                                                                                          |                                       design_hbm_slice_0_1_axi_register_slice_v2_1_26_axi_register_slice |        558 |        558 |       0 |    0 |   2324 |      0 |      0 |    0 |          0 |
|           ar.ar_pipe                                                                                                                                  |                                      design_hbm_slice_0_1_axi_register_slice_v2_1_26_axic_register_slice |          3 |          3 |       0 |    0 |     63 |      0 |      0 |    0 |          0 |
|           aw.aw_pipe                                                                                                                                  |                                    design_hbm_slice_0_1_axi_register_slice_v2_1_26_axic_register_slice_0 |          3 |          3 |       0 |    0 |     64 |      0 |      0 |    0 |          0 |
|           b.b_pipe                                                                                                                                    |                      design_hbm_slice_0_1_axi_register_slice_v2_1_26_axic_register_slice__parameterized1 |          2 |          2 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|           r.r_pipe                                                                                                                                    |                      design_hbm_slice_0_1_axi_register_slice_v2_1_26_axic_register_slice__parameterized2 |        259 |        259 |       0 |    0 |   1032 |      0 |      0 |    0 |          0 |
|           w.w_pipe                                                                                                                                    |                      design_hbm_slice_0_1_axi_register_slice_v2_1_26_axic_register_slice__parameterized0 |        291 |        291 |       0 |    0 |   1163 |      0 |      0 |    0 |          0 |
|       slice_1                                                                                                                                         |                                                                                     design_hbm_slice_1_1 |        560 |        560 |       0 |    0 |   2308 |      0 |      0 |    0 |          0 |
|         inst                                                                                                                                          |                                       design_hbm_slice_1_1_axi_register_slice_v2_1_26_axi_register_slice |        560 |        560 |       0 |    0 |   2308 |      0 |      0 |    0 |          0 |
|           ar.ar_pipe                                                                                                                                  |                                      design_hbm_slice_1_1_axi_register_slice_v2_1_26_axic_register_slice |          3 |          3 |       0 |    0 |     52 |      0 |      0 |    0 |          0 |
|           aw.aw_pipe                                                                                                                                  |                                    design_hbm_slice_1_1_axi_register_slice_v2_1_26_axic_register_slice_0 |          3 |          3 |       0 |    0 |     53 |      0 |      0 |    0 |          0 |
|           b.b_pipe                                                                                                                                    |                      design_hbm_slice_1_1_axi_register_slice_v2_1_26_axic_register_slice__parameterized1 |          2 |          2 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|           r.r_pipe                                                                                                                                    |                      design_hbm_slice_1_1_axi_register_slice_v2_1_26_axic_register_slice__parameterized2 |        261 |        261 |       0 |    0 |   1039 |      0 |      0 |    0 |          0 |
|           w.w_pipe                                                                                                                                    |                      design_hbm_slice_1_1_axi_register_slice_v2_1_26_axic_register_slice__parameterized0 |        291 |        291 |       0 |    0 |   1162 |      0 |      0 |    0 |          0 |
|       slice_2                                                                                                                                         |                                                                                     design_hbm_slice_2_1 |       1338 |        698 |       0 |  640 |   1998 |      0 |      0 |    0 |          0 |
|         inst                                                                                                                                          |                                       design_hbm_slice_2_1_axi_register_slice_v2_1_26_axi_register_slice |       1338 |        698 |       0 |  640 |   1998 |      0 |      0 |    0 |          0 |
|           ar12.slr_master_ar                                                                                                                          |                                        design_hbm_slice_2_1_axi_register_slice_v2_1_26_source_region_slr |          1 |          1 |       0 |    0 |     50 |      0 |      0 |    0 |          0 |
|           ar12.slr_slave_ar                                                                                                                           |                                          design_hbm_slice_2_1_axi_register_slice_v2_1_26_dest_region_slr |        101 |         55 |       0 |   46 |    102 |      0 |      0 |    0 |          0 |
|             (ar12.slr_slave_ar)                                                                                                                       |                                          design_hbm_slice_2_1_axi_register_slice_v2_1_26_dest_region_slr |          0 |          0 |       0 |    0 |     49 |      0 |      0 |    0 |          0 |
|             common.srl_fifo_0                                                                                                                         |                                      design_hbm_slice_2_1_axi_register_slice_v2_1_26_axic_reg_srl_fifo_2 |        101 |         55 |       0 |   46 |     53 |      0 |      0 |    0 |          0 |
|               (common.srl_fifo_0)                                                                                                                     |                                      design_hbm_slice_2_1_axi_register_slice_v2_1_26_axic_reg_srl_fifo_2 |         55 |         55 |       0 |    0 |     53 |      0 |      0 |    0 |          0 |
|               srl[0].srl_nx1                                                                                                                          |                                               design_hbm_slice_2_1_axi_register_slice_v2_1_26_srl_rtl__2 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[10].srl_nx1                                                                                                                         |                                              design_hbm_slice_2_1_axi_register_slice_v2_1_26_srl_rtl__12 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[11].srl_nx1                                                                                                                         |                                              design_hbm_slice_2_1_axi_register_slice_v2_1_26_srl_rtl__13 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[12].srl_nx1                                                                                                                         |                                              design_hbm_slice_2_1_axi_register_slice_v2_1_26_srl_rtl__14 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[13].srl_nx1                                                                                                                         |                                              design_hbm_slice_2_1_axi_register_slice_v2_1_26_srl_rtl__15 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[14].srl_nx1                                                                                                                         |                                              design_hbm_slice_2_1_axi_register_slice_v2_1_26_srl_rtl__16 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[15].srl_nx1                                                                                                                         |                                              design_hbm_slice_2_1_axi_register_slice_v2_1_26_srl_rtl__17 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[16].srl_nx1                                                                                                                         |                                              design_hbm_slice_2_1_axi_register_slice_v2_1_26_srl_rtl__18 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[17].srl_nx1                                                                                                                         |                                              design_hbm_slice_2_1_axi_register_slice_v2_1_26_srl_rtl__19 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[18].srl_nx1                                                                                                                         |                                              design_hbm_slice_2_1_axi_register_slice_v2_1_26_srl_rtl__20 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[19].srl_nx1                                                                                                                         |                                              design_hbm_slice_2_1_axi_register_slice_v2_1_26_srl_rtl__21 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[1].srl_nx1                                                                                                                          |                                               design_hbm_slice_2_1_axi_register_slice_v2_1_26_srl_rtl__3 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[20].srl_nx1                                                                                                                         |                                              design_hbm_slice_2_1_axi_register_slice_v2_1_26_srl_rtl__22 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[21].srl_nx1                                                                                                                         |                                              design_hbm_slice_2_1_axi_register_slice_v2_1_26_srl_rtl__23 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[22].srl_nx1                                                                                                                         |                                              design_hbm_slice_2_1_axi_register_slice_v2_1_26_srl_rtl__24 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[23].srl_nx1                                                                                                                         |                                              design_hbm_slice_2_1_axi_register_slice_v2_1_26_srl_rtl__25 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[24].srl_nx1                                                                                                                         |                                              design_hbm_slice_2_1_axi_register_slice_v2_1_26_srl_rtl__26 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[25].srl_nx1                                                                                                                         |                                              design_hbm_slice_2_1_axi_register_slice_v2_1_26_srl_rtl__27 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[26].srl_nx1                                                                                                                         |                                              design_hbm_slice_2_1_axi_register_slice_v2_1_26_srl_rtl__28 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[27].srl_nx1                                                                                                                         |                                              design_hbm_slice_2_1_axi_register_slice_v2_1_26_srl_rtl__29 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[28].srl_nx1                                                                                                                         |                                              design_hbm_slice_2_1_axi_register_slice_v2_1_26_srl_rtl__30 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[29].srl_nx1                                                                                                                         |                                              design_hbm_slice_2_1_axi_register_slice_v2_1_26_srl_rtl__31 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[2].srl_nx1                                                                                                                          |                                               design_hbm_slice_2_1_axi_register_slice_v2_1_26_srl_rtl__4 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[30].srl_nx1                                                                                                                         |                                              design_hbm_slice_2_1_axi_register_slice_v2_1_26_srl_rtl__32 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[31].srl_nx1                                                                                                                         |                                              design_hbm_slice_2_1_axi_register_slice_v2_1_26_srl_rtl__33 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[32].srl_nx1                                                                                                                         |                                              design_hbm_slice_2_1_axi_register_slice_v2_1_26_srl_rtl__34 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[3].srl_nx1                                                                                                                          |                                               design_hbm_slice_2_1_axi_register_slice_v2_1_26_srl_rtl__5 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[4].srl_nx1                                                                                                                          |                                               design_hbm_slice_2_1_axi_register_slice_v2_1_26_srl_rtl__6 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[5].srl_nx1                                                                                                                          |                                               design_hbm_slice_2_1_axi_register_slice_v2_1_26_srl_rtl__7 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[67].srl_nx1                                                                                                                         |                                              design_hbm_slice_2_1_axi_register_slice_v2_1_26_srl_rtl__69 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[68].srl_nx1                                                                                                                         |                                              design_hbm_slice_2_1_axi_register_slice_v2_1_26_srl_rtl__70 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[69].srl_nx1                                                                                                                         |                                              design_hbm_slice_2_1_axi_register_slice_v2_1_26_srl_rtl__71 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[6].srl_nx1                                                                                                                          |                                               design_hbm_slice_2_1_axi_register_slice_v2_1_26_srl_rtl__8 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[70].srl_nx1                                                                                                                         |                                              design_hbm_slice_2_1_axi_register_slice_v2_1_26_srl_rtl__72 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[71].srl_nx1                                                                                                                         |                                              design_hbm_slice_2_1_axi_register_slice_v2_1_26_srl_rtl__73 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[76].srl_nx1                                                                                                                         |                                              design_hbm_slice_2_1_axi_register_slice_v2_1_26_srl_rtl__78 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[77].srl_nx1                                                                                                                         |                                              design_hbm_slice_2_1_axi_register_slice_v2_1_26_srl_rtl__79 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[78].srl_nx1                                                                                                                         |                                              design_hbm_slice_2_1_axi_register_slice_v2_1_26_srl_rtl__80 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[79].srl_nx1                                                                                                                         |                                              design_hbm_slice_2_1_axi_register_slice_v2_1_26_srl_rtl__81 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[7].srl_nx1                                                                                                                          |                                               design_hbm_slice_2_1_axi_register_slice_v2_1_26_srl_rtl__9 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[80].srl_nx1                                                                                                                         |                                              design_hbm_slice_2_1_axi_register_slice_v2_1_26_srl_rtl__82 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[81].srl_nx1                                                                                                                         |                                              design_hbm_slice_2_1_axi_register_slice_v2_1_26_srl_rtl__83 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[82].srl_nx1                                                                                                                         |                                              design_hbm_slice_2_1_axi_register_slice_v2_1_26_srl_rtl__84 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[83].srl_nx1                                                                                                                         |                                              design_hbm_slice_2_1_axi_register_slice_v2_1_26_srl_rtl__85 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[8].srl_nx1                                                                                                                          |                                              design_hbm_slice_2_1_axi_register_slice_v2_1_26_srl_rtl__10 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[9].srl_nx1                                                                                                                          |                                              design_hbm_slice_2_1_axi_register_slice_v2_1_26_srl_rtl__11 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|           aw12.slr_master_aw                                                                                                                          |                                      design_hbm_slice_2_1_axi_register_slice_v2_1_26_source_region_slr_0 |          1 |          1 |       0 |    0 |     50 |      0 |      0 |    0 |          0 |
|           aw12.slr_slave_aw                                                                                                                           |                                        design_hbm_slice_2_1_axi_register_slice_v2_1_26_dest_region_slr_1 |        101 |         55 |       0 |   46 |    102 |      0 |      0 |    0 |          0 |
|             (aw12.slr_slave_aw)                                                                                                                       |                                        design_hbm_slice_2_1_axi_register_slice_v2_1_26_dest_region_slr_1 |          0 |          0 |       0 |    0 |     49 |      0 |      0 |    0 |          0 |
|             common.srl_fifo_0                                                                                                                         |                                        design_hbm_slice_2_1_axi_register_slice_v2_1_26_axic_reg_srl_fifo |        101 |         55 |       0 |   46 |     53 |      0 |      0 |    0 |          0 |
|               (common.srl_fifo_0)                                                                                                                     |                                        design_hbm_slice_2_1_axi_register_slice_v2_1_26_axic_reg_srl_fifo |         55 |         55 |       0 |    0 |     53 |      0 |      0 |    0 |          0 |
|               srl[0].srl_nx1                                                                                                                          |                                             design_hbm_slice_2_1_axi_register_slice_v2_1_26_srl_rtl__647 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[10].srl_nx1                                                                                                                         |                                             design_hbm_slice_2_1_axi_register_slice_v2_1_26_srl_rtl__657 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[11].srl_nx1                                                                                                                         |                                             design_hbm_slice_2_1_axi_register_slice_v2_1_26_srl_rtl__658 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[12].srl_nx1                                                                                                                         |                                             design_hbm_slice_2_1_axi_register_slice_v2_1_26_srl_rtl__659 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[13].srl_nx1                                                                                                                         |                                             design_hbm_slice_2_1_axi_register_slice_v2_1_26_srl_rtl__660 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[14].srl_nx1                                                                                                                         |                                             design_hbm_slice_2_1_axi_register_slice_v2_1_26_srl_rtl__661 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[15].srl_nx1                                                                                                                         |                                             design_hbm_slice_2_1_axi_register_slice_v2_1_26_srl_rtl__662 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[16].srl_nx1                                                                                                                         |                                             design_hbm_slice_2_1_axi_register_slice_v2_1_26_srl_rtl__663 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[17].srl_nx1                                                                                                                         |                                             design_hbm_slice_2_1_axi_register_slice_v2_1_26_srl_rtl__664 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[18].srl_nx1                                                                                                                         |                                             design_hbm_slice_2_1_axi_register_slice_v2_1_26_srl_rtl__665 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[19].srl_nx1                                                                                                                         |                                             design_hbm_slice_2_1_axi_register_slice_v2_1_26_srl_rtl__666 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[1].srl_nx1                                                                                                                          |                                             design_hbm_slice_2_1_axi_register_slice_v2_1_26_srl_rtl__648 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[20].srl_nx1                                                                                                                         |                                             design_hbm_slice_2_1_axi_register_slice_v2_1_26_srl_rtl__667 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[21].srl_nx1                                                                                                                         |                                             design_hbm_slice_2_1_axi_register_slice_v2_1_26_srl_rtl__668 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[22].srl_nx1                                                                                                                         |                                             design_hbm_slice_2_1_axi_register_slice_v2_1_26_srl_rtl__669 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[23].srl_nx1                                                                                                                         |                                             design_hbm_slice_2_1_axi_register_slice_v2_1_26_srl_rtl__670 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[24].srl_nx1                                                                                                                         |                                             design_hbm_slice_2_1_axi_register_slice_v2_1_26_srl_rtl__671 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[25].srl_nx1                                                                                                                         |                                             design_hbm_slice_2_1_axi_register_slice_v2_1_26_srl_rtl__672 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[26].srl_nx1                                                                                                                         |                                             design_hbm_slice_2_1_axi_register_slice_v2_1_26_srl_rtl__673 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[27].srl_nx1                                                                                                                         |                                             design_hbm_slice_2_1_axi_register_slice_v2_1_26_srl_rtl__674 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[28].srl_nx1                                                                                                                         |                                             design_hbm_slice_2_1_axi_register_slice_v2_1_26_srl_rtl__675 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[29].srl_nx1                                                                                                                         |                                             design_hbm_slice_2_1_axi_register_slice_v2_1_26_srl_rtl__676 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[2].srl_nx1                                                                                                                          |                                             design_hbm_slice_2_1_axi_register_slice_v2_1_26_srl_rtl__649 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[30].srl_nx1                                                                                                                         |                                             design_hbm_slice_2_1_axi_register_slice_v2_1_26_srl_rtl__677 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[31].srl_nx1                                                                                                                         |                                             design_hbm_slice_2_1_axi_register_slice_v2_1_26_srl_rtl__678 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[32].srl_nx1                                                                                                                         |                                             design_hbm_slice_2_1_axi_register_slice_v2_1_26_srl_rtl__679 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[3].srl_nx1                                                                                                                          |                                             design_hbm_slice_2_1_axi_register_slice_v2_1_26_srl_rtl__650 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[4].srl_nx1                                                                                                                          |                                             design_hbm_slice_2_1_axi_register_slice_v2_1_26_srl_rtl__651 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[5].srl_nx1                                                                                                                          |                                             design_hbm_slice_2_1_axi_register_slice_v2_1_26_srl_rtl__652 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[67].srl_nx1                                                                                                                         |                                             design_hbm_slice_2_1_axi_register_slice_v2_1_26_srl_rtl__714 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[68].srl_nx1                                                                                                                         |                                             design_hbm_slice_2_1_axi_register_slice_v2_1_26_srl_rtl__715 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[69].srl_nx1                                                                                                                         |                                             design_hbm_slice_2_1_axi_register_slice_v2_1_26_srl_rtl__716 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[6].srl_nx1                                                                                                                          |                                             design_hbm_slice_2_1_axi_register_slice_v2_1_26_srl_rtl__653 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[70].srl_nx1                                                                                                                         |                                             design_hbm_slice_2_1_axi_register_slice_v2_1_26_srl_rtl__717 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[71].srl_nx1                                                                                                                         |                                             design_hbm_slice_2_1_axi_register_slice_v2_1_26_srl_rtl__718 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[76].srl_nx1                                                                                                                         |                                             design_hbm_slice_2_1_axi_register_slice_v2_1_26_srl_rtl__723 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[77].srl_nx1                                                                                                                         |                                             design_hbm_slice_2_1_axi_register_slice_v2_1_26_srl_rtl__724 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[78].srl_nx1                                                                                                                         |                                             design_hbm_slice_2_1_axi_register_slice_v2_1_26_srl_rtl__725 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[79].srl_nx1                                                                                                                         |                                             design_hbm_slice_2_1_axi_register_slice_v2_1_26_srl_rtl__726 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[7].srl_nx1                                                                                                                          |                                             design_hbm_slice_2_1_axi_register_slice_v2_1_26_srl_rtl__654 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[80].srl_nx1                                                                                                                         |                                             design_hbm_slice_2_1_axi_register_slice_v2_1_26_srl_rtl__727 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[81].srl_nx1                                                                                                                         |                                             design_hbm_slice_2_1_axi_register_slice_v2_1_26_srl_rtl__728 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[82].srl_nx1                                                                                                                         |                                             design_hbm_slice_2_1_axi_register_slice_v2_1_26_srl_rtl__729 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[83].srl_nx1                                                                                                                         |                                             design_hbm_slice_2_1_axi_register_slice_v2_1_26_srl_rtl__730 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[8].srl_nx1                                                                                                                          |                                             design_hbm_slice_2_1_axi_register_slice_v2_1_26_srl_rtl__655 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[9].srl_nx1                                                                                                                          |                                             design_hbm_slice_2_1_axi_register_slice_v2_1_26_srl_rtl__656 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|           b12.slr_master_b                                                                                                                            |                          design_hbm_slice_2_1_axi_register_slice_v2_1_26_dest_region_slr__parameterized1 |          8 |          8 |       0 |    0 |     10 |      0 |      0 |    0 |          0 |
|             (b12.slr_master_b)                                                                                                                        |                          design_hbm_slice_2_1_axi_register_slice_v2_1_26_dest_region_slr__parameterized1 |          0 |          0 |       0 |    0 |      3 |      0 |      0 |    0 |          0 |
|             common.srl_fifo_0                                                                                                                         |                        design_hbm_slice_2_1_axi_register_slice_v2_1_26_axic_reg_srl_fifo__parameterized1 |          8 |          8 |       0 |    0 |      7 |      0 |      0 |    0 |          0 |
|           b12.slr_slave_b                                                                                                                             |                        design_hbm_slice_2_1_axi_register_slice_v2_1_26_source_region_slr__parameterized1 |          1 |          1 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|           r12.slr_master_r                                                                                                                            |                          design_hbm_slice_2_1_axi_register_slice_v2_1_26_dest_region_slr__parameterized2 |        536 |        277 |       0 |  259 |    536 |      0 |      0 |    0 |          0 |
|             (r12.slr_master_r)                                                                                                                        |                          design_hbm_slice_2_1_axi_register_slice_v2_1_26_dest_region_slr__parameterized2 |          1 |          1 |       0 |    0 |    262 |      0 |      0 |    0 |          0 |
|             common.srl_fifo_0                                                                                                                         |                        design_hbm_slice_2_1_axi_register_slice_v2_1_26_axic_reg_srl_fifo__parameterized2 |        535 |        276 |       0 |  259 |    274 |      0 |      0 |    0 |          0 |
|               (common.srl_fifo_0)                                                                                                                     |                        design_hbm_slice_2_1_axi_register_slice_v2_1_26_axic_reg_srl_fifo__parameterized2 |        276 |        276 |       0 |    0 |    274 |      0 |      0 |    0 |          0 |
|               srl[0].srl_nx1                                                                                                                          |                                             design_hbm_slice_2_1_axi_register_slice_v2_1_26_srl_rtl__388 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[100].srl_nx1                                                                                                                        |                                             design_hbm_slice_2_1_axi_register_slice_v2_1_26_srl_rtl__488 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[101].srl_nx1                                                                                                                        |                                             design_hbm_slice_2_1_axi_register_slice_v2_1_26_srl_rtl__489 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[102].srl_nx1                                                                                                                        |                                             design_hbm_slice_2_1_axi_register_slice_v2_1_26_srl_rtl__490 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[103].srl_nx1                                                                                                                        |                                             design_hbm_slice_2_1_axi_register_slice_v2_1_26_srl_rtl__491 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[104].srl_nx1                                                                                                                        |                                             design_hbm_slice_2_1_axi_register_slice_v2_1_26_srl_rtl__492 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[105].srl_nx1                                                                                                                        |                                             design_hbm_slice_2_1_axi_register_slice_v2_1_26_srl_rtl__493 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[106].srl_nx1                                                                                                                        |                                             design_hbm_slice_2_1_axi_register_slice_v2_1_26_srl_rtl__494 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[107].srl_nx1                                                                                                                        |                                             design_hbm_slice_2_1_axi_register_slice_v2_1_26_srl_rtl__495 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[108].srl_nx1                                                                                                                        |                                             design_hbm_slice_2_1_axi_register_slice_v2_1_26_srl_rtl__496 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[109].srl_nx1                                                                                                                        |                                             design_hbm_slice_2_1_axi_register_slice_v2_1_26_srl_rtl__497 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[10].srl_nx1                                                                                                                         |                                             design_hbm_slice_2_1_axi_register_slice_v2_1_26_srl_rtl__398 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[110].srl_nx1                                                                                                                        |                                             design_hbm_slice_2_1_axi_register_slice_v2_1_26_srl_rtl__498 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[111].srl_nx1                                                                                                                        |                                             design_hbm_slice_2_1_axi_register_slice_v2_1_26_srl_rtl__499 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[112].srl_nx1                                                                                                                        |                                             design_hbm_slice_2_1_axi_register_slice_v2_1_26_srl_rtl__500 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[113].srl_nx1                                                                                                                        |                                             design_hbm_slice_2_1_axi_register_slice_v2_1_26_srl_rtl__501 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[114].srl_nx1                                                                                                                        |                                             design_hbm_slice_2_1_axi_register_slice_v2_1_26_srl_rtl__502 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[115].srl_nx1                                                                                                                        |                                             design_hbm_slice_2_1_axi_register_slice_v2_1_26_srl_rtl__503 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[116].srl_nx1                                                                                                                        |                                             design_hbm_slice_2_1_axi_register_slice_v2_1_26_srl_rtl__504 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[117].srl_nx1                                                                                                                        |                                             design_hbm_slice_2_1_axi_register_slice_v2_1_26_srl_rtl__505 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[118].srl_nx1                                                                                                                        |                                             design_hbm_slice_2_1_axi_register_slice_v2_1_26_srl_rtl__506 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[119].srl_nx1                                                                                                                        |                                             design_hbm_slice_2_1_axi_register_slice_v2_1_26_srl_rtl__507 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[11].srl_nx1                                                                                                                         |                                             design_hbm_slice_2_1_axi_register_slice_v2_1_26_srl_rtl__399 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[120].srl_nx1                                                                                                                        |                                             design_hbm_slice_2_1_axi_register_slice_v2_1_26_srl_rtl__508 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[121].srl_nx1                                                                                                                        |                                             design_hbm_slice_2_1_axi_register_slice_v2_1_26_srl_rtl__509 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[122].srl_nx1                                                                                                                        |                                             design_hbm_slice_2_1_axi_register_slice_v2_1_26_srl_rtl__510 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[123].srl_nx1                                                                                                                        |                                             design_hbm_slice_2_1_axi_register_slice_v2_1_26_srl_rtl__511 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[124].srl_nx1                                                                                                                        |                                             design_hbm_slice_2_1_axi_register_slice_v2_1_26_srl_rtl__512 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[125].srl_nx1                                                                                                                        |                                             design_hbm_slice_2_1_axi_register_slice_v2_1_26_srl_rtl__513 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[126].srl_nx1                                                                                                                        |                                             design_hbm_slice_2_1_axi_register_slice_v2_1_26_srl_rtl__514 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[127].srl_nx1                                                                                                                        |                                             design_hbm_slice_2_1_axi_register_slice_v2_1_26_srl_rtl__515 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[128].srl_nx1                                                                                                                        |                                             design_hbm_slice_2_1_axi_register_slice_v2_1_26_srl_rtl__516 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[129].srl_nx1                                                                                                                        |                                             design_hbm_slice_2_1_axi_register_slice_v2_1_26_srl_rtl__517 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[12].srl_nx1                                                                                                                         |                                             design_hbm_slice_2_1_axi_register_slice_v2_1_26_srl_rtl__400 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[130].srl_nx1                                                                                                                        |                                             design_hbm_slice_2_1_axi_register_slice_v2_1_26_srl_rtl__518 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[131].srl_nx1                                                                                                                        |                                             design_hbm_slice_2_1_axi_register_slice_v2_1_26_srl_rtl__519 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[132].srl_nx1                                                                                                                        |                                             design_hbm_slice_2_1_axi_register_slice_v2_1_26_srl_rtl__520 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[133].srl_nx1                                                                                                                        |                                             design_hbm_slice_2_1_axi_register_slice_v2_1_26_srl_rtl__521 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[134].srl_nx1                                                                                                                        |                                             design_hbm_slice_2_1_axi_register_slice_v2_1_26_srl_rtl__522 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[135].srl_nx1                                                                                                                        |                                             design_hbm_slice_2_1_axi_register_slice_v2_1_26_srl_rtl__523 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[136].srl_nx1                                                                                                                        |                                             design_hbm_slice_2_1_axi_register_slice_v2_1_26_srl_rtl__524 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[137].srl_nx1                                                                                                                        |                                             design_hbm_slice_2_1_axi_register_slice_v2_1_26_srl_rtl__525 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[138].srl_nx1                                                                                                                        |                                             design_hbm_slice_2_1_axi_register_slice_v2_1_26_srl_rtl__526 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[139].srl_nx1                                                                                                                        |                                             design_hbm_slice_2_1_axi_register_slice_v2_1_26_srl_rtl__527 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[13].srl_nx1                                                                                                                         |                                             design_hbm_slice_2_1_axi_register_slice_v2_1_26_srl_rtl__401 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[140].srl_nx1                                                                                                                        |                                             design_hbm_slice_2_1_axi_register_slice_v2_1_26_srl_rtl__528 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[141].srl_nx1                                                                                                                        |                                             design_hbm_slice_2_1_axi_register_slice_v2_1_26_srl_rtl__529 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[142].srl_nx1                                                                                                                        |                                             design_hbm_slice_2_1_axi_register_slice_v2_1_26_srl_rtl__530 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[143].srl_nx1                                                                                                                        |                                             design_hbm_slice_2_1_axi_register_slice_v2_1_26_srl_rtl__531 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[144].srl_nx1                                                                                                                        |                                             design_hbm_slice_2_1_axi_register_slice_v2_1_26_srl_rtl__532 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[145].srl_nx1                                                                                                                        |                                             design_hbm_slice_2_1_axi_register_slice_v2_1_26_srl_rtl__533 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[146].srl_nx1                                                                                                                        |                                             design_hbm_slice_2_1_axi_register_slice_v2_1_26_srl_rtl__534 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[147].srl_nx1                                                                                                                        |                                             design_hbm_slice_2_1_axi_register_slice_v2_1_26_srl_rtl__535 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[148].srl_nx1                                                                                                                        |                                             design_hbm_slice_2_1_axi_register_slice_v2_1_26_srl_rtl__536 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[149].srl_nx1                                                                                                                        |                                             design_hbm_slice_2_1_axi_register_slice_v2_1_26_srl_rtl__537 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[14].srl_nx1                                                                                                                         |                                             design_hbm_slice_2_1_axi_register_slice_v2_1_26_srl_rtl__402 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[150].srl_nx1                                                                                                                        |                                             design_hbm_slice_2_1_axi_register_slice_v2_1_26_srl_rtl__538 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[151].srl_nx1                                                                                                                        |                                             design_hbm_slice_2_1_axi_register_slice_v2_1_26_srl_rtl__539 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[152].srl_nx1                                                                                                                        |                                             design_hbm_slice_2_1_axi_register_slice_v2_1_26_srl_rtl__540 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[153].srl_nx1                                                                                                                        |                                             design_hbm_slice_2_1_axi_register_slice_v2_1_26_srl_rtl__541 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[154].srl_nx1                                                                                                                        |                                             design_hbm_slice_2_1_axi_register_slice_v2_1_26_srl_rtl__542 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[155].srl_nx1                                                                                                                        |                                             design_hbm_slice_2_1_axi_register_slice_v2_1_26_srl_rtl__543 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[156].srl_nx1                                                                                                                        |                                             design_hbm_slice_2_1_axi_register_slice_v2_1_26_srl_rtl__544 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[157].srl_nx1                                                                                                                        |                                             design_hbm_slice_2_1_axi_register_slice_v2_1_26_srl_rtl__545 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[158].srl_nx1                                                                                                                        |                                             design_hbm_slice_2_1_axi_register_slice_v2_1_26_srl_rtl__546 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[159].srl_nx1                                                                                                                        |                                             design_hbm_slice_2_1_axi_register_slice_v2_1_26_srl_rtl__547 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[15].srl_nx1                                                                                                                         |                                             design_hbm_slice_2_1_axi_register_slice_v2_1_26_srl_rtl__403 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[160].srl_nx1                                                                                                                        |                                             design_hbm_slice_2_1_axi_register_slice_v2_1_26_srl_rtl__548 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[161].srl_nx1                                                                                                                        |                                             design_hbm_slice_2_1_axi_register_slice_v2_1_26_srl_rtl__549 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[162].srl_nx1                                                                                                                        |                                             design_hbm_slice_2_1_axi_register_slice_v2_1_26_srl_rtl__550 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[163].srl_nx1                                                                                                                        |                                             design_hbm_slice_2_1_axi_register_slice_v2_1_26_srl_rtl__551 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[164].srl_nx1                                                                                                                        |                                             design_hbm_slice_2_1_axi_register_slice_v2_1_26_srl_rtl__552 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[165].srl_nx1                                                                                                                        |                                             design_hbm_slice_2_1_axi_register_slice_v2_1_26_srl_rtl__553 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[166].srl_nx1                                                                                                                        |                                             design_hbm_slice_2_1_axi_register_slice_v2_1_26_srl_rtl__554 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[167].srl_nx1                                                                                                                        |                                             design_hbm_slice_2_1_axi_register_slice_v2_1_26_srl_rtl__555 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[168].srl_nx1                                                                                                                        |                                             design_hbm_slice_2_1_axi_register_slice_v2_1_26_srl_rtl__556 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[169].srl_nx1                                                                                                                        |                                             design_hbm_slice_2_1_axi_register_slice_v2_1_26_srl_rtl__557 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[16].srl_nx1                                                                                                                         |                                             design_hbm_slice_2_1_axi_register_slice_v2_1_26_srl_rtl__404 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[170].srl_nx1                                                                                                                        |                                             design_hbm_slice_2_1_axi_register_slice_v2_1_26_srl_rtl__558 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[171].srl_nx1                                                                                                                        |                                             design_hbm_slice_2_1_axi_register_slice_v2_1_26_srl_rtl__559 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[172].srl_nx1                                                                                                                        |                                             design_hbm_slice_2_1_axi_register_slice_v2_1_26_srl_rtl__560 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[173].srl_nx1                                                                                                                        |                                             design_hbm_slice_2_1_axi_register_slice_v2_1_26_srl_rtl__561 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[174].srl_nx1                                                                                                                        |                                             design_hbm_slice_2_1_axi_register_slice_v2_1_26_srl_rtl__562 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[175].srl_nx1                                                                                                                        |                                             design_hbm_slice_2_1_axi_register_slice_v2_1_26_srl_rtl__563 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[176].srl_nx1                                                                                                                        |                                             design_hbm_slice_2_1_axi_register_slice_v2_1_26_srl_rtl__564 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[177].srl_nx1                                                                                                                        |                                             design_hbm_slice_2_1_axi_register_slice_v2_1_26_srl_rtl__565 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[178].srl_nx1                                                                                                                        |                                             design_hbm_slice_2_1_axi_register_slice_v2_1_26_srl_rtl__566 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[179].srl_nx1                                                                                                                        |                                             design_hbm_slice_2_1_axi_register_slice_v2_1_26_srl_rtl__567 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[17].srl_nx1                                                                                                                         |                                             design_hbm_slice_2_1_axi_register_slice_v2_1_26_srl_rtl__405 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[180].srl_nx1                                                                                                                        |                                             design_hbm_slice_2_1_axi_register_slice_v2_1_26_srl_rtl__568 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[181].srl_nx1                                                                                                                        |                                             design_hbm_slice_2_1_axi_register_slice_v2_1_26_srl_rtl__569 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[182].srl_nx1                                                                                                                        |                                             design_hbm_slice_2_1_axi_register_slice_v2_1_26_srl_rtl__570 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[183].srl_nx1                                                                                                                        |                                             design_hbm_slice_2_1_axi_register_slice_v2_1_26_srl_rtl__571 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[184].srl_nx1                                                                                                                        |                                             design_hbm_slice_2_1_axi_register_slice_v2_1_26_srl_rtl__572 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[185].srl_nx1                                                                                                                        |                                             design_hbm_slice_2_1_axi_register_slice_v2_1_26_srl_rtl__573 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[186].srl_nx1                                                                                                                        |                                             design_hbm_slice_2_1_axi_register_slice_v2_1_26_srl_rtl__574 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[187].srl_nx1                                                                                                                        |                                             design_hbm_slice_2_1_axi_register_slice_v2_1_26_srl_rtl__575 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[188].srl_nx1                                                                                                                        |                                             design_hbm_slice_2_1_axi_register_slice_v2_1_26_srl_rtl__576 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[189].srl_nx1                                                                                                                        |                                             design_hbm_slice_2_1_axi_register_slice_v2_1_26_srl_rtl__577 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[18].srl_nx1                                                                                                                         |                                             design_hbm_slice_2_1_axi_register_slice_v2_1_26_srl_rtl__406 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[190].srl_nx1                                                                                                                        |                                             design_hbm_slice_2_1_axi_register_slice_v2_1_26_srl_rtl__578 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[191].srl_nx1                                                                                                                        |                                             design_hbm_slice_2_1_axi_register_slice_v2_1_26_srl_rtl__579 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[192].srl_nx1                                                                                                                        |                                             design_hbm_slice_2_1_axi_register_slice_v2_1_26_srl_rtl__580 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[193].srl_nx1                                                                                                                        |                                             design_hbm_slice_2_1_axi_register_slice_v2_1_26_srl_rtl__581 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[194].srl_nx1                                                                                                                        |                                             design_hbm_slice_2_1_axi_register_slice_v2_1_26_srl_rtl__582 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[195].srl_nx1                                                                                                                        |                                             design_hbm_slice_2_1_axi_register_slice_v2_1_26_srl_rtl__583 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[196].srl_nx1                                                                                                                        |                                             design_hbm_slice_2_1_axi_register_slice_v2_1_26_srl_rtl__584 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[197].srl_nx1                                                                                                                        |                                             design_hbm_slice_2_1_axi_register_slice_v2_1_26_srl_rtl__585 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[198].srl_nx1                                                                                                                        |                                             design_hbm_slice_2_1_axi_register_slice_v2_1_26_srl_rtl__586 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[199].srl_nx1                                                                                                                        |                                             design_hbm_slice_2_1_axi_register_slice_v2_1_26_srl_rtl__587 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[19].srl_nx1                                                                                                                         |                                             design_hbm_slice_2_1_axi_register_slice_v2_1_26_srl_rtl__407 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[1].srl_nx1                                                                                                                          |                                             design_hbm_slice_2_1_axi_register_slice_v2_1_26_srl_rtl__389 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[200].srl_nx1                                                                                                                        |                                             design_hbm_slice_2_1_axi_register_slice_v2_1_26_srl_rtl__588 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[201].srl_nx1                                                                                                                        |                                             design_hbm_slice_2_1_axi_register_slice_v2_1_26_srl_rtl__589 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[202].srl_nx1                                                                                                                        |                                             design_hbm_slice_2_1_axi_register_slice_v2_1_26_srl_rtl__590 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[203].srl_nx1                                                                                                                        |                                             design_hbm_slice_2_1_axi_register_slice_v2_1_26_srl_rtl__591 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[204].srl_nx1                                                                                                                        |                                             design_hbm_slice_2_1_axi_register_slice_v2_1_26_srl_rtl__592 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[205].srl_nx1                                                                                                                        |                                             design_hbm_slice_2_1_axi_register_slice_v2_1_26_srl_rtl__593 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[206].srl_nx1                                                                                                                        |                                             design_hbm_slice_2_1_axi_register_slice_v2_1_26_srl_rtl__594 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[207].srl_nx1                                                                                                                        |                                             design_hbm_slice_2_1_axi_register_slice_v2_1_26_srl_rtl__595 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[208].srl_nx1                                                                                                                        |                                             design_hbm_slice_2_1_axi_register_slice_v2_1_26_srl_rtl__596 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[209].srl_nx1                                                                                                                        |                                             design_hbm_slice_2_1_axi_register_slice_v2_1_26_srl_rtl__597 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[20].srl_nx1                                                                                                                         |                                             design_hbm_slice_2_1_axi_register_slice_v2_1_26_srl_rtl__408 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[210].srl_nx1                                                                                                                        |                                             design_hbm_slice_2_1_axi_register_slice_v2_1_26_srl_rtl__598 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[211].srl_nx1                                                                                                                        |                                             design_hbm_slice_2_1_axi_register_slice_v2_1_26_srl_rtl__599 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[212].srl_nx1                                                                                                                        |                                             design_hbm_slice_2_1_axi_register_slice_v2_1_26_srl_rtl__600 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[213].srl_nx1                                                                                                                        |                                             design_hbm_slice_2_1_axi_register_slice_v2_1_26_srl_rtl__601 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[214].srl_nx1                                                                                                                        |                                             design_hbm_slice_2_1_axi_register_slice_v2_1_26_srl_rtl__602 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[215].srl_nx1                                                                                                                        |                                             design_hbm_slice_2_1_axi_register_slice_v2_1_26_srl_rtl__603 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[216].srl_nx1                                                                                                                        |                                             design_hbm_slice_2_1_axi_register_slice_v2_1_26_srl_rtl__604 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[217].srl_nx1                                                                                                                        |                                             design_hbm_slice_2_1_axi_register_slice_v2_1_26_srl_rtl__605 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[218].srl_nx1                                                                                                                        |                                             design_hbm_slice_2_1_axi_register_slice_v2_1_26_srl_rtl__606 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[219].srl_nx1                                                                                                                        |                                             design_hbm_slice_2_1_axi_register_slice_v2_1_26_srl_rtl__607 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[21].srl_nx1                                                                                                                         |                                             design_hbm_slice_2_1_axi_register_slice_v2_1_26_srl_rtl__409 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[220].srl_nx1                                                                                                                        |                                             design_hbm_slice_2_1_axi_register_slice_v2_1_26_srl_rtl__608 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[221].srl_nx1                                                                                                                        |                                             design_hbm_slice_2_1_axi_register_slice_v2_1_26_srl_rtl__609 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[222].srl_nx1                                                                                                                        |                                             design_hbm_slice_2_1_axi_register_slice_v2_1_26_srl_rtl__610 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[223].srl_nx1                                                                                                                        |                                             design_hbm_slice_2_1_axi_register_slice_v2_1_26_srl_rtl__611 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[224].srl_nx1                                                                                                                        |                                             design_hbm_slice_2_1_axi_register_slice_v2_1_26_srl_rtl__612 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[225].srl_nx1                                                                                                                        |                                             design_hbm_slice_2_1_axi_register_slice_v2_1_26_srl_rtl__613 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[226].srl_nx1                                                                                                                        |                                             design_hbm_slice_2_1_axi_register_slice_v2_1_26_srl_rtl__614 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[227].srl_nx1                                                                                                                        |                                             design_hbm_slice_2_1_axi_register_slice_v2_1_26_srl_rtl__615 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[228].srl_nx1                                                                                                                        |                                             design_hbm_slice_2_1_axi_register_slice_v2_1_26_srl_rtl__616 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[229].srl_nx1                                                                                                                        |                                             design_hbm_slice_2_1_axi_register_slice_v2_1_26_srl_rtl__617 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[22].srl_nx1                                                                                                                         |                                             design_hbm_slice_2_1_axi_register_slice_v2_1_26_srl_rtl__410 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[230].srl_nx1                                                                                                                        |                                             design_hbm_slice_2_1_axi_register_slice_v2_1_26_srl_rtl__618 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[231].srl_nx1                                                                                                                        |                                             design_hbm_slice_2_1_axi_register_slice_v2_1_26_srl_rtl__619 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[232].srl_nx1                                                                                                                        |                                             design_hbm_slice_2_1_axi_register_slice_v2_1_26_srl_rtl__620 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[233].srl_nx1                                                                                                                        |                                             design_hbm_slice_2_1_axi_register_slice_v2_1_26_srl_rtl__621 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[234].srl_nx1                                                                                                                        |                                             design_hbm_slice_2_1_axi_register_slice_v2_1_26_srl_rtl__622 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[235].srl_nx1                                                                                                                        |                                             design_hbm_slice_2_1_axi_register_slice_v2_1_26_srl_rtl__623 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[236].srl_nx1                                                                                                                        |                                             design_hbm_slice_2_1_axi_register_slice_v2_1_26_srl_rtl__624 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[237].srl_nx1                                                                                                                        |                                             design_hbm_slice_2_1_axi_register_slice_v2_1_26_srl_rtl__625 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[238].srl_nx1                                                                                                                        |                                             design_hbm_slice_2_1_axi_register_slice_v2_1_26_srl_rtl__626 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[239].srl_nx1                                                                                                                        |                                             design_hbm_slice_2_1_axi_register_slice_v2_1_26_srl_rtl__627 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[23].srl_nx1                                                                                                                         |                                             design_hbm_slice_2_1_axi_register_slice_v2_1_26_srl_rtl__411 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[240].srl_nx1                                                                                                                        |                                             design_hbm_slice_2_1_axi_register_slice_v2_1_26_srl_rtl__628 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[241].srl_nx1                                                                                                                        |                                             design_hbm_slice_2_1_axi_register_slice_v2_1_26_srl_rtl__629 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[242].srl_nx1                                                                                                                        |                                             design_hbm_slice_2_1_axi_register_slice_v2_1_26_srl_rtl__630 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[243].srl_nx1                                                                                                                        |                                             design_hbm_slice_2_1_axi_register_slice_v2_1_26_srl_rtl__631 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[244].srl_nx1                                                                                                                        |                                             design_hbm_slice_2_1_axi_register_slice_v2_1_26_srl_rtl__632 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[245].srl_nx1                                                                                                                        |                                             design_hbm_slice_2_1_axi_register_slice_v2_1_26_srl_rtl__633 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[246].srl_nx1                                                                                                                        |                                             design_hbm_slice_2_1_axi_register_slice_v2_1_26_srl_rtl__634 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[247].srl_nx1                                                                                                                        |                                             design_hbm_slice_2_1_axi_register_slice_v2_1_26_srl_rtl__635 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[248].srl_nx1                                                                                                                        |                                             design_hbm_slice_2_1_axi_register_slice_v2_1_26_srl_rtl__636 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[249].srl_nx1                                                                                                                        |                                             design_hbm_slice_2_1_axi_register_slice_v2_1_26_srl_rtl__637 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[24].srl_nx1                                                                                                                         |                                             design_hbm_slice_2_1_axi_register_slice_v2_1_26_srl_rtl__412 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[250].srl_nx1                                                                                                                        |                                             design_hbm_slice_2_1_axi_register_slice_v2_1_26_srl_rtl__638 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[251].srl_nx1                                                                                                                        |                                             design_hbm_slice_2_1_axi_register_slice_v2_1_26_srl_rtl__639 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[252].srl_nx1                                                                                                                        |                                             design_hbm_slice_2_1_axi_register_slice_v2_1_26_srl_rtl__640 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[253].srl_nx1                                                                                                                        |                                             design_hbm_slice_2_1_axi_register_slice_v2_1_26_srl_rtl__641 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[254].srl_nx1                                                                                                                        |                                             design_hbm_slice_2_1_axi_register_slice_v2_1_26_srl_rtl__642 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[255].srl_nx1                                                                                                                        |                                             design_hbm_slice_2_1_axi_register_slice_v2_1_26_srl_rtl__643 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[256].srl_nx1                                                                                                                        |                                             design_hbm_slice_2_1_axi_register_slice_v2_1_26_srl_rtl__644 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[257].srl_nx1                                                                                                                        |                                             design_hbm_slice_2_1_axi_register_slice_v2_1_26_srl_rtl__645 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[258].srl_nx1                                                                                                                        |                                             design_hbm_slice_2_1_axi_register_slice_v2_1_26_srl_rtl__646 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[25].srl_nx1                                                                                                                         |                                             design_hbm_slice_2_1_axi_register_slice_v2_1_26_srl_rtl__413 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[26].srl_nx1                                                                                                                         |                                             design_hbm_slice_2_1_axi_register_slice_v2_1_26_srl_rtl__414 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[27].srl_nx1                                                                                                                         |                                             design_hbm_slice_2_1_axi_register_slice_v2_1_26_srl_rtl__415 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[28].srl_nx1                                                                                                                         |                                             design_hbm_slice_2_1_axi_register_slice_v2_1_26_srl_rtl__416 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[29].srl_nx1                                                                                                                         |                                             design_hbm_slice_2_1_axi_register_slice_v2_1_26_srl_rtl__417 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[2].srl_nx1                                                                                                                          |                                             design_hbm_slice_2_1_axi_register_slice_v2_1_26_srl_rtl__390 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[30].srl_nx1                                                                                                                         |                                             design_hbm_slice_2_1_axi_register_slice_v2_1_26_srl_rtl__418 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[31].srl_nx1                                                                                                                         |                                             design_hbm_slice_2_1_axi_register_slice_v2_1_26_srl_rtl__419 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[32].srl_nx1                                                                                                                         |                                             design_hbm_slice_2_1_axi_register_slice_v2_1_26_srl_rtl__420 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[33].srl_nx1                                                                                                                         |                                             design_hbm_slice_2_1_axi_register_slice_v2_1_26_srl_rtl__421 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[34].srl_nx1                                                                                                                         |                                             design_hbm_slice_2_1_axi_register_slice_v2_1_26_srl_rtl__422 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[35].srl_nx1                                                                                                                         |                                             design_hbm_slice_2_1_axi_register_slice_v2_1_26_srl_rtl__423 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[36].srl_nx1                                                                                                                         |                                             design_hbm_slice_2_1_axi_register_slice_v2_1_26_srl_rtl__424 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[37].srl_nx1                                                                                                                         |                                             design_hbm_slice_2_1_axi_register_slice_v2_1_26_srl_rtl__425 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[38].srl_nx1                                                                                                                         |                                             design_hbm_slice_2_1_axi_register_slice_v2_1_26_srl_rtl__426 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[39].srl_nx1                                                                                                                         |                                             design_hbm_slice_2_1_axi_register_slice_v2_1_26_srl_rtl__427 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[3].srl_nx1                                                                                                                          |                                             design_hbm_slice_2_1_axi_register_slice_v2_1_26_srl_rtl__391 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[40].srl_nx1                                                                                                                         |                                             design_hbm_slice_2_1_axi_register_slice_v2_1_26_srl_rtl__428 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[41].srl_nx1                                                                                                                         |                                             design_hbm_slice_2_1_axi_register_slice_v2_1_26_srl_rtl__429 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[42].srl_nx1                                                                                                                         |                                             design_hbm_slice_2_1_axi_register_slice_v2_1_26_srl_rtl__430 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[43].srl_nx1                                                                                                                         |                                             design_hbm_slice_2_1_axi_register_slice_v2_1_26_srl_rtl__431 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[44].srl_nx1                                                                                                                         |                                             design_hbm_slice_2_1_axi_register_slice_v2_1_26_srl_rtl__432 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[45].srl_nx1                                                                                                                         |                                             design_hbm_slice_2_1_axi_register_slice_v2_1_26_srl_rtl__433 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[46].srl_nx1                                                                                                                         |                                             design_hbm_slice_2_1_axi_register_slice_v2_1_26_srl_rtl__434 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[47].srl_nx1                                                                                                                         |                                             design_hbm_slice_2_1_axi_register_slice_v2_1_26_srl_rtl__435 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[48].srl_nx1                                                                                                                         |                                             design_hbm_slice_2_1_axi_register_slice_v2_1_26_srl_rtl__436 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[49].srl_nx1                                                                                                                         |                                             design_hbm_slice_2_1_axi_register_slice_v2_1_26_srl_rtl__437 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[4].srl_nx1                                                                                                                          |                                             design_hbm_slice_2_1_axi_register_slice_v2_1_26_srl_rtl__392 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[50].srl_nx1                                                                                                                         |                                             design_hbm_slice_2_1_axi_register_slice_v2_1_26_srl_rtl__438 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[51].srl_nx1                                                                                                                         |                                             design_hbm_slice_2_1_axi_register_slice_v2_1_26_srl_rtl__439 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[52].srl_nx1                                                                                                                         |                                             design_hbm_slice_2_1_axi_register_slice_v2_1_26_srl_rtl__440 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[53].srl_nx1                                                                                                                         |                                             design_hbm_slice_2_1_axi_register_slice_v2_1_26_srl_rtl__441 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[54].srl_nx1                                                                                                                         |                                             design_hbm_slice_2_1_axi_register_slice_v2_1_26_srl_rtl__442 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[55].srl_nx1                                                                                                                         |                                             design_hbm_slice_2_1_axi_register_slice_v2_1_26_srl_rtl__443 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[56].srl_nx1                                                                                                                         |                                             design_hbm_slice_2_1_axi_register_slice_v2_1_26_srl_rtl__444 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[57].srl_nx1                                                                                                                         |                                             design_hbm_slice_2_1_axi_register_slice_v2_1_26_srl_rtl__445 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[58].srl_nx1                                                                                                                         |                                             design_hbm_slice_2_1_axi_register_slice_v2_1_26_srl_rtl__446 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[59].srl_nx1                                                                                                                         |                                             design_hbm_slice_2_1_axi_register_slice_v2_1_26_srl_rtl__447 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[5].srl_nx1                                                                                                                          |                                             design_hbm_slice_2_1_axi_register_slice_v2_1_26_srl_rtl__393 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[60].srl_nx1                                                                                                                         |                                             design_hbm_slice_2_1_axi_register_slice_v2_1_26_srl_rtl__448 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[61].srl_nx1                                                                                                                         |                                             design_hbm_slice_2_1_axi_register_slice_v2_1_26_srl_rtl__449 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[62].srl_nx1                                                                                                                         |                                             design_hbm_slice_2_1_axi_register_slice_v2_1_26_srl_rtl__450 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[63].srl_nx1                                                                                                                         |                                             design_hbm_slice_2_1_axi_register_slice_v2_1_26_srl_rtl__451 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[64].srl_nx1                                                                                                                         |                                             design_hbm_slice_2_1_axi_register_slice_v2_1_26_srl_rtl__452 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[65].srl_nx1                                                                                                                         |                                             design_hbm_slice_2_1_axi_register_slice_v2_1_26_srl_rtl__453 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[66].srl_nx1                                                                                                                         |                                             design_hbm_slice_2_1_axi_register_slice_v2_1_26_srl_rtl__454 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[67].srl_nx1                                                                                                                         |                                             design_hbm_slice_2_1_axi_register_slice_v2_1_26_srl_rtl__455 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[68].srl_nx1                                                                                                                         |                                             design_hbm_slice_2_1_axi_register_slice_v2_1_26_srl_rtl__456 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[69].srl_nx1                                                                                                                         |                                             design_hbm_slice_2_1_axi_register_slice_v2_1_26_srl_rtl__457 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[6].srl_nx1                                                                                                                          |                                             design_hbm_slice_2_1_axi_register_slice_v2_1_26_srl_rtl__394 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[70].srl_nx1                                                                                                                         |                                             design_hbm_slice_2_1_axi_register_slice_v2_1_26_srl_rtl__458 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[71].srl_nx1                                                                                                                         |                                             design_hbm_slice_2_1_axi_register_slice_v2_1_26_srl_rtl__459 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[72].srl_nx1                                                                                                                         |                                             design_hbm_slice_2_1_axi_register_slice_v2_1_26_srl_rtl__460 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[73].srl_nx1                                                                                                                         |                                             design_hbm_slice_2_1_axi_register_slice_v2_1_26_srl_rtl__461 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[74].srl_nx1                                                                                                                         |                                             design_hbm_slice_2_1_axi_register_slice_v2_1_26_srl_rtl__462 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[75].srl_nx1                                                                                                                         |                                             design_hbm_slice_2_1_axi_register_slice_v2_1_26_srl_rtl__463 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[76].srl_nx1                                                                                                                         |                                             design_hbm_slice_2_1_axi_register_slice_v2_1_26_srl_rtl__464 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[77].srl_nx1                                                                                                                         |                                             design_hbm_slice_2_1_axi_register_slice_v2_1_26_srl_rtl__465 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[78].srl_nx1                                                                                                                         |                                             design_hbm_slice_2_1_axi_register_slice_v2_1_26_srl_rtl__466 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[79].srl_nx1                                                                                                                         |                                             design_hbm_slice_2_1_axi_register_slice_v2_1_26_srl_rtl__467 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[7].srl_nx1                                                                                                                          |                                             design_hbm_slice_2_1_axi_register_slice_v2_1_26_srl_rtl__395 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[80].srl_nx1                                                                                                                         |                                             design_hbm_slice_2_1_axi_register_slice_v2_1_26_srl_rtl__468 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[81].srl_nx1                                                                                                                         |                                             design_hbm_slice_2_1_axi_register_slice_v2_1_26_srl_rtl__469 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[82].srl_nx1                                                                                                                         |                                             design_hbm_slice_2_1_axi_register_slice_v2_1_26_srl_rtl__470 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[83].srl_nx1                                                                                                                         |                                             design_hbm_slice_2_1_axi_register_slice_v2_1_26_srl_rtl__471 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[84].srl_nx1                                                                                                                         |                                             design_hbm_slice_2_1_axi_register_slice_v2_1_26_srl_rtl__472 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[85].srl_nx1                                                                                                                         |                                             design_hbm_slice_2_1_axi_register_slice_v2_1_26_srl_rtl__473 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[86].srl_nx1                                                                                                                         |                                             design_hbm_slice_2_1_axi_register_slice_v2_1_26_srl_rtl__474 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[87].srl_nx1                                                                                                                         |                                             design_hbm_slice_2_1_axi_register_slice_v2_1_26_srl_rtl__475 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[88].srl_nx1                                                                                                                         |                                             design_hbm_slice_2_1_axi_register_slice_v2_1_26_srl_rtl__476 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[89].srl_nx1                                                                                                                         |                                             design_hbm_slice_2_1_axi_register_slice_v2_1_26_srl_rtl__477 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[8].srl_nx1                                                                                                                          |                                             design_hbm_slice_2_1_axi_register_slice_v2_1_26_srl_rtl__396 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[90].srl_nx1                                                                                                                         |                                             design_hbm_slice_2_1_axi_register_slice_v2_1_26_srl_rtl__478 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[91].srl_nx1                                                                                                                         |                                             design_hbm_slice_2_1_axi_register_slice_v2_1_26_srl_rtl__479 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[92].srl_nx1                                                                                                                         |                                             design_hbm_slice_2_1_axi_register_slice_v2_1_26_srl_rtl__480 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[93].srl_nx1                                                                                                                         |                                             design_hbm_slice_2_1_axi_register_slice_v2_1_26_srl_rtl__481 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[94].srl_nx1                                                                                                                         |                                             design_hbm_slice_2_1_axi_register_slice_v2_1_26_srl_rtl__482 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[95].srl_nx1                                                                                                                         |                                             design_hbm_slice_2_1_axi_register_slice_v2_1_26_srl_rtl__483 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[96].srl_nx1                                                                                                                         |                                             design_hbm_slice_2_1_axi_register_slice_v2_1_26_srl_rtl__484 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[97].srl_nx1                                                                                                                         |                                             design_hbm_slice_2_1_axi_register_slice_v2_1_26_srl_rtl__485 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[98].srl_nx1                                                                                                                         |                                             design_hbm_slice_2_1_axi_register_slice_v2_1_26_srl_rtl__486 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[99].srl_nx1                                                                                                                         |                                             design_hbm_slice_2_1_axi_register_slice_v2_1_26_srl_rtl__487 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[9].srl_nx1                                                                                                                          |                                             design_hbm_slice_2_1_axi_register_slice_v2_1_26_srl_rtl__397 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|           r12.slr_slave_r                                                                                                                             |                        design_hbm_slice_2_1_axi_register_slice_v2_1_26_source_region_slr__parameterized2 |          1 |          1 |       0 |    0 |    263 |      0 |      0 |    0 |          0 |
|           w12.slr_master_w                                                                                                                            |                        design_hbm_slice_2_1_axi_register_slice_v2_1_26_source_region_slr__parameterized0 |          1 |          1 |       0 |    0 |    293 |      0 |      0 |    0 |          0 |
|           w12.slr_slave_w                                                                                                                             |                          design_hbm_slice_2_1_axi_register_slice_v2_1_26_dest_region_slr__parameterized0 |        587 |        298 |       0 |  289 |    588 |      0 |      0 |    0 |          0 |
|             (w12.slr_slave_w)                                                                                                                         |                          design_hbm_slice_2_1_axi_register_slice_v2_1_26_dest_region_slr__parameterized0 |          0 |          0 |       0 |    0 |    292 |      0 |      0 |    0 |          0 |
|             common.srl_fifo_0                                                                                                                         |                        design_hbm_slice_2_1_axi_register_slice_v2_1_26_axic_reg_srl_fifo__parameterized0 |        587 |        298 |       0 |  289 |    296 |      0 |      0 |    0 |          0 |
|               (common.srl_fifo_0)                                                                                                                     |                        design_hbm_slice_2_1_axi_register_slice_v2_1_26_axic_reg_srl_fifo__parameterized0 |        298 |        298 |       0 |    0 |    296 |      0 |      0 |    0 |          0 |
|               srl[0].srl_nx1                                                                                                                          |                                              design_hbm_slice_2_1_axi_register_slice_v2_1_26_srl_rtl__96 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[100].srl_nx1                                                                                                                        |                                             design_hbm_slice_2_1_axi_register_slice_v2_1_26_srl_rtl__196 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[101].srl_nx1                                                                                                                        |                                             design_hbm_slice_2_1_axi_register_slice_v2_1_26_srl_rtl__197 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[102].srl_nx1                                                                                                                        |                                             design_hbm_slice_2_1_axi_register_slice_v2_1_26_srl_rtl__198 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[103].srl_nx1                                                                                                                        |                                             design_hbm_slice_2_1_axi_register_slice_v2_1_26_srl_rtl__199 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[104].srl_nx1                                                                                                                        |                                             design_hbm_slice_2_1_axi_register_slice_v2_1_26_srl_rtl__200 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[105].srl_nx1                                                                                                                        |                                             design_hbm_slice_2_1_axi_register_slice_v2_1_26_srl_rtl__201 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[106].srl_nx1                                                                                                                        |                                             design_hbm_slice_2_1_axi_register_slice_v2_1_26_srl_rtl__202 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[107].srl_nx1                                                                                                                        |                                             design_hbm_slice_2_1_axi_register_slice_v2_1_26_srl_rtl__203 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[108].srl_nx1                                                                                                                        |                                             design_hbm_slice_2_1_axi_register_slice_v2_1_26_srl_rtl__204 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[109].srl_nx1                                                                                                                        |                                             design_hbm_slice_2_1_axi_register_slice_v2_1_26_srl_rtl__205 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[10].srl_nx1                                                                                                                         |                                             design_hbm_slice_2_1_axi_register_slice_v2_1_26_srl_rtl__106 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[110].srl_nx1                                                                                                                        |                                             design_hbm_slice_2_1_axi_register_slice_v2_1_26_srl_rtl__206 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[111].srl_nx1                                                                                                                        |                                             design_hbm_slice_2_1_axi_register_slice_v2_1_26_srl_rtl__207 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[112].srl_nx1                                                                                                                        |                                             design_hbm_slice_2_1_axi_register_slice_v2_1_26_srl_rtl__208 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[113].srl_nx1                                                                                                                        |                                             design_hbm_slice_2_1_axi_register_slice_v2_1_26_srl_rtl__209 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[114].srl_nx1                                                                                                                        |                                             design_hbm_slice_2_1_axi_register_slice_v2_1_26_srl_rtl__210 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[115].srl_nx1                                                                                                                        |                                             design_hbm_slice_2_1_axi_register_slice_v2_1_26_srl_rtl__211 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[116].srl_nx1                                                                                                                        |                                             design_hbm_slice_2_1_axi_register_slice_v2_1_26_srl_rtl__212 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[117].srl_nx1                                                                                                                        |                                             design_hbm_slice_2_1_axi_register_slice_v2_1_26_srl_rtl__213 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[118].srl_nx1                                                                                                                        |                                             design_hbm_slice_2_1_axi_register_slice_v2_1_26_srl_rtl__214 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[119].srl_nx1                                                                                                                        |                                             design_hbm_slice_2_1_axi_register_slice_v2_1_26_srl_rtl__215 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[11].srl_nx1                                                                                                                         |                                             design_hbm_slice_2_1_axi_register_slice_v2_1_26_srl_rtl__107 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[120].srl_nx1                                                                                                                        |                                             design_hbm_slice_2_1_axi_register_slice_v2_1_26_srl_rtl__216 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[121].srl_nx1                                                                                                                        |                                             design_hbm_slice_2_1_axi_register_slice_v2_1_26_srl_rtl__217 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[122].srl_nx1                                                                                                                        |                                             design_hbm_slice_2_1_axi_register_slice_v2_1_26_srl_rtl__218 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[123].srl_nx1                                                                                                                        |                                             design_hbm_slice_2_1_axi_register_slice_v2_1_26_srl_rtl__219 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[124].srl_nx1                                                                                                                        |                                             design_hbm_slice_2_1_axi_register_slice_v2_1_26_srl_rtl__220 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[125].srl_nx1                                                                                                                        |                                             design_hbm_slice_2_1_axi_register_slice_v2_1_26_srl_rtl__221 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[126].srl_nx1                                                                                                                        |                                             design_hbm_slice_2_1_axi_register_slice_v2_1_26_srl_rtl__222 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[127].srl_nx1                                                                                                                        |                                             design_hbm_slice_2_1_axi_register_slice_v2_1_26_srl_rtl__223 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[128].srl_nx1                                                                                                                        |                                             design_hbm_slice_2_1_axi_register_slice_v2_1_26_srl_rtl__224 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[129].srl_nx1                                                                                                                        |                                             design_hbm_slice_2_1_axi_register_slice_v2_1_26_srl_rtl__225 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[12].srl_nx1                                                                                                                         |                                             design_hbm_slice_2_1_axi_register_slice_v2_1_26_srl_rtl__108 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[130].srl_nx1                                                                                                                        |                                             design_hbm_slice_2_1_axi_register_slice_v2_1_26_srl_rtl__226 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[131].srl_nx1                                                                                                                        |                                             design_hbm_slice_2_1_axi_register_slice_v2_1_26_srl_rtl__227 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[132].srl_nx1                                                                                                                        |                                             design_hbm_slice_2_1_axi_register_slice_v2_1_26_srl_rtl__228 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[133].srl_nx1                                                                                                                        |                                             design_hbm_slice_2_1_axi_register_slice_v2_1_26_srl_rtl__229 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[134].srl_nx1                                                                                                                        |                                             design_hbm_slice_2_1_axi_register_slice_v2_1_26_srl_rtl__230 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[135].srl_nx1                                                                                                                        |                                             design_hbm_slice_2_1_axi_register_slice_v2_1_26_srl_rtl__231 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[136].srl_nx1                                                                                                                        |                                             design_hbm_slice_2_1_axi_register_slice_v2_1_26_srl_rtl__232 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[137].srl_nx1                                                                                                                        |                                             design_hbm_slice_2_1_axi_register_slice_v2_1_26_srl_rtl__233 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[138].srl_nx1                                                                                                                        |                                             design_hbm_slice_2_1_axi_register_slice_v2_1_26_srl_rtl__234 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[139].srl_nx1                                                                                                                        |                                             design_hbm_slice_2_1_axi_register_slice_v2_1_26_srl_rtl__235 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[13].srl_nx1                                                                                                                         |                                             design_hbm_slice_2_1_axi_register_slice_v2_1_26_srl_rtl__109 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[140].srl_nx1                                                                                                                        |                                             design_hbm_slice_2_1_axi_register_slice_v2_1_26_srl_rtl__236 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[141].srl_nx1                                                                                                                        |                                             design_hbm_slice_2_1_axi_register_slice_v2_1_26_srl_rtl__237 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[142].srl_nx1                                                                                                                        |                                             design_hbm_slice_2_1_axi_register_slice_v2_1_26_srl_rtl__238 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[143].srl_nx1                                                                                                                        |                                             design_hbm_slice_2_1_axi_register_slice_v2_1_26_srl_rtl__239 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[144].srl_nx1                                                                                                                        |                                             design_hbm_slice_2_1_axi_register_slice_v2_1_26_srl_rtl__240 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[145].srl_nx1                                                                                                                        |                                             design_hbm_slice_2_1_axi_register_slice_v2_1_26_srl_rtl__241 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[146].srl_nx1                                                                                                                        |                                             design_hbm_slice_2_1_axi_register_slice_v2_1_26_srl_rtl__242 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[147].srl_nx1                                                                                                                        |                                             design_hbm_slice_2_1_axi_register_slice_v2_1_26_srl_rtl__243 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[148].srl_nx1                                                                                                                        |                                             design_hbm_slice_2_1_axi_register_slice_v2_1_26_srl_rtl__244 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[149].srl_nx1                                                                                                                        |                                             design_hbm_slice_2_1_axi_register_slice_v2_1_26_srl_rtl__245 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[14].srl_nx1                                                                                                                         |                                             design_hbm_slice_2_1_axi_register_slice_v2_1_26_srl_rtl__110 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[150].srl_nx1                                                                                                                        |                                             design_hbm_slice_2_1_axi_register_slice_v2_1_26_srl_rtl__246 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[151].srl_nx1                                                                                                                        |                                             design_hbm_slice_2_1_axi_register_slice_v2_1_26_srl_rtl__247 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[152].srl_nx1                                                                                                                        |                                             design_hbm_slice_2_1_axi_register_slice_v2_1_26_srl_rtl__248 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[153].srl_nx1                                                                                                                        |                                             design_hbm_slice_2_1_axi_register_slice_v2_1_26_srl_rtl__249 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[154].srl_nx1                                                                                                                        |                                             design_hbm_slice_2_1_axi_register_slice_v2_1_26_srl_rtl__250 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[155].srl_nx1                                                                                                                        |                                             design_hbm_slice_2_1_axi_register_slice_v2_1_26_srl_rtl__251 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[156].srl_nx1                                                                                                                        |                                             design_hbm_slice_2_1_axi_register_slice_v2_1_26_srl_rtl__252 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[157].srl_nx1                                                                                                                        |                                             design_hbm_slice_2_1_axi_register_slice_v2_1_26_srl_rtl__253 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[158].srl_nx1                                                                                                                        |                                             design_hbm_slice_2_1_axi_register_slice_v2_1_26_srl_rtl__254 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[159].srl_nx1                                                                                                                        |                                             design_hbm_slice_2_1_axi_register_slice_v2_1_26_srl_rtl__255 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[15].srl_nx1                                                                                                                         |                                             design_hbm_slice_2_1_axi_register_slice_v2_1_26_srl_rtl__111 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[160].srl_nx1                                                                                                                        |                                             design_hbm_slice_2_1_axi_register_slice_v2_1_26_srl_rtl__256 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[161].srl_nx1                                                                                                                        |                                             design_hbm_slice_2_1_axi_register_slice_v2_1_26_srl_rtl__257 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[162].srl_nx1                                                                                                                        |                                             design_hbm_slice_2_1_axi_register_slice_v2_1_26_srl_rtl__258 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[163].srl_nx1                                                                                                                        |                                             design_hbm_slice_2_1_axi_register_slice_v2_1_26_srl_rtl__259 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[164].srl_nx1                                                                                                                        |                                             design_hbm_slice_2_1_axi_register_slice_v2_1_26_srl_rtl__260 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[165].srl_nx1                                                                                                                        |                                             design_hbm_slice_2_1_axi_register_slice_v2_1_26_srl_rtl__261 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[166].srl_nx1                                                                                                                        |                                             design_hbm_slice_2_1_axi_register_slice_v2_1_26_srl_rtl__262 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[167].srl_nx1                                                                                                                        |                                             design_hbm_slice_2_1_axi_register_slice_v2_1_26_srl_rtl__263 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[168].srl_nx1                                                                                                                        |                                             design_hbm_slice_2_1_axi_register_slice_v2_1_26_srl_rtl__264 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[169].srl_nx1                                                                                                                        |                                             design_hbm_slice_2_1_axi_register_slice_v2_1_26_srl_rtl__265 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[16].srl_nx1                                                                                                                         |                                             design_hbm_slice_2_1_axi_register_slice_v2_1_26_srl_rtl__112 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[170].srl_nx1                                                                                                                        |                                             design_hbm_slice_2_1_axi_register_slice_v2_1_26_srl_rtl__266 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[171].srl_nx1                                                                                                                        |                                             design_hbm_slice_2_1_axi_register_slice_v2_1_26_srl_rtl__267 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[172].srl_nx1                                                                                                                        |                                             design_hbm_slice_2_1_axi_register_slice_v2_1_26_srl_rtl__268 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[173].srl_nx1                                                                                                                        |                                             design_hbm_slice_2_1_axi_register_slice_v2_1_26_srl_rtl__269 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[174].srl_nx1                                                                                                                        |                                             design_hbm_slice_2_1_axi_register_slice_v2_1_26_srl_rtl__270 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[175].srl_nx1                                                                                                                        |                                             design_hbm_slice_2_1_axi_register_slice_v2_1_26_srl_rtl__271 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[176].srl_nx1                                                                                                                        |                                             design_hbm_slice_2_1_axi_register_slice_v2_1_26_srl_rtl__272 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[177].srl_nx1                                                                                                                        |                                             design_hbm_slice_2_1_axi_register_slice_v2_1_26_srl_rtl__273 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[178].srl_nx1                                                                                                                        |                                             design_hbm_slice_2_1_axi_register_slice_v2_1_26_srl_rtl__274 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[179].srl_nx1                                                                                                                        |                                             design_hbm_slice_2_1_axi_register_slice_v2_1_26_srl_rtl__275 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[17].srl_nx1                                                                                                                         |                                             design_hbm_slice_2_1_axi_register_slice_v2_1_26_srl_rtl__113 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[180].srl_nx1                                                                                                                        |                                             design_hbm_slice_2_1_axi_register_slice_v2_1_26_srl_rtl__276 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[181].srl_nx1                                                                                                                        |                                             design_hbm_slice_2_1_axi_register_slice_v2_1_26_srl_rtl__277 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[182].srl_nx1                                                                                                                        |                                             design_hbm_slice_2_1_axi_register_slice_v2_1_26_srl_rtl__278 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[183].srl_nx1                                                                                                                        |                                             design_hbm_slice_2_1_axi_register_slice_v2_1_26_srl_rtl__279 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[184].srl_nx1                                                                                                                        |                                             design_hbm_slice_2_1_axi_register_slice_v2_1_26_srl_rtl__280 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[185].srl_nx1                                                                                                                        |                                             design_hbm_slice_2_1_axi_register_slice_v2_1_26_srl_rtl__281 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[186].srl_nx1                                                                                                                        |                                             design_hbm_slice_2_1_axi_register_slice_v2_1_26_srl_rtl__282 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[187].srl_nx1                                                                                                                        |                                             design_hbm_slice_2_1_axi_register_slice_v2_1_26_srl_rtl__283 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[188].srl_nx1                                                                                                                        |                                             design_hbm_slice_2_1_axi_register_slice_v2_1_26_srl_rtl__284 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[189].srl_nx1                                                                                                                        |                                             design_hbm_slice_2_1_axi_register_slice_v2_1_26_srl_rtl__285 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[18].srl_nx1                                                                                                                         |                                             design_hbm_slice_2_1_axi_register_slice_v2_1_26_srl_rtl__114 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[190].srl_nx1                                                                                                                        |                                             design_hbm_slice_2_1_axi_register_slice_v2_1_26_srl_rtl__286 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[191].srl_nx1                                                                                                                        |                                             design_hbm_slice_2_1_axi_register_slice_v2_1_26_srl_rtl__287 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[192].srl_nx1                                                                                                                        |                                             design_hbm_slice_2_1_axi_register_slice_v2_1_26_srl_rtl__288 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[193].srl_nx1                                                                                                                        |                                             design_hbm_slice_2_1_axi_register_slice_v2_1_26_srl_rtl__289 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[194].srl_nx1                                                                                                                        |                                             design_hbm_slice_2_1_axi_register_slice_v2_1_26_srl_rtl__290 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[195].srl_nx1                                                                                                                        |                                             design_hbm_slice_2_1_axi_register_slice_v2_1_26_srl_rtl__291 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[196].srl_nx1                                                                                                                        |                                             design_hbm_slice_2_1_axi_register_slice_v2_1_26_srl_rtl__292 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[197].srl_nx1                                                                                                                        |                                             design_hbm_slice_2_1_axi_register_slice_v2_1_26_srl_rtl__293 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[198].srl_nx1                                                                                                                        |                                             design_hbm_slice_2_1_axi_register_slice_v2_1_26_srl_rtl__294 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[199].srl_nx1                                                                                                                        |                                             design_hbm_slice_2_1_axi_register_slice_v2_1_26_srl_rtl__295 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[19].srl_nx1                                                                                                                         |                                             design_hbm_slice_2_1_axi_register_slice_v2_1_26_srl_rtl__115 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[1].srl_nx1                                                                                                                          |                                              design_hbm_slice_2_1_axi_register_slice_v2_1_26_srl_rtl__97 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[200].srl_nx1                                                                                                                        |                                             design_hbm_slice_2_1_axi_register_slice_v2_1_26_srl_rtl__296 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[201].srl_nx1                                                                                                                        |                                             design_hbm_slice_2_1_axi_register_slice_v2_1_26_srl_rtl__297 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[202].srl_nx1                                                                                                                        |                                             design_hbm_slice_2_1_axi_register_slice_v2_1_26_srl_rtl__298 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[203].srl_nx1                                                                                                                        |                                             design_hbm_slice_2_1_axi_register_slice_v2_1_26_srl_rtl__299 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[204].srl_nx1                                                                                                                        |                                             design_hbm_slice_2_1_axi_register_slice_v2_1_26_srl_rtl__300 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[205].srl_nx1                                                                                                                        |                                             design_hbm_slice_2_1_axi_register_slice_v2_1_26_srl_rtl__301 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[206].srl_nx1                                                                                                                        |                                             design_hbm_slice_2_1_axi_register_slice_v2_1_26_srl_rtl__302 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[207].srl_nx1                                                                                                                        |                                             design_hbm_slice_2_1_axi_register_slice_v2_1_26_srl_rtl__303 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[208].srl_nx1                                                                                                                        |                                             design_hbm_slice_2_1_axi_register_slice_v2_1_26_srl_rtl__304 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[209].srl_nx1                                                                                                                        |                                             design_hbm_slice_2_1_axi_register_slice_v2_1_26_srl_rtl__305 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[20].srl_nx1                                                                                                                         |                                             design_hbm_slice_2_1_axi_register_slice_v2_1_26_srl_rtl__116 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[210].srl_nx1                                                                                                                        |                                             design_hbm_slice_2_1_axi_register_slice_v2_1_26_srl_rtl__306 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[211].srl_nx1                                                                                                                        |                                             design_hbm_slice_2_1_axi_register_slice_v2_1_26_srl_rtl__307 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[212].srl_nx1                                                                                                                        |                                             design_hbm_slice_2_1_axi_register_slice_v2_1_26_srl_rtl__308 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[213].srl_nx1                                                                                                                        |                                             design_hbm_slice_2_1_axi_register_slice_v2_1_26_srl_rtl__309 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[214].srl_nx1                                                                                                                        |                                             design_hbm_slice_2_1_axi_register_slice_v2_1_26_srl_rtl__310 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[215].srl_nx1                                                                                                                        |                                             design_hbm_slice_2_1_axi_register_slice_v2_1_26_srl_rtl__311 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[216].srl_nx1                                                                                                                        |                                             design_hbm_slice_2_1_axi_register_slice_v2_1_26_srl_rtl__312 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[217].srl_nx1                                                                                                                        |                                             design_hbm_slice_2_1_axi_register_slice_v2_1_26_srl_rtl__313 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[218].srl_nx1                                                                                                                        |                                             design_hbm_slice_2_1_axi_register_slice_v2_1_26_srl_rtl__314 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[219].srl_nx1                                                                                                                        |                                             design_hbm_slice_2_1_axi_register_slice_v2_1_26_srl_rtl__315 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[21].srl_nx1                                                                                                                         |                                             design_hbm_slice_2_1_axi_register_slice_v2_1_26_srl_rtl__117 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[220].srl_nx1                                                                                                                        |                                             design_hbm_slice_2_1_axi_register_slice_v2_1_26_srl_rtl__316 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[221].srl_nx1                                                                                                                        |                                             design_hbm_slice_2_1_axi_register_slice_v2_1_26_srl_rtl__317 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[222].srl_nx1                                                                                                                        |                                             design_hbm_slice_2_1_axi_register_slice_v2_1_26_srl_rtl__318 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[223].srl_nx1                                                                                                                        |                                             design_hbm_slice_2_1_axi_register_slice_v2_1_26_srl_rtl__319 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[224].srl_nx1                                                                                                                        |                                             design_hbm_slice_2_1_axi_register_slice_v2_1_26_srl_rtl__320 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[225].srl_nx1                                                                                                                        |                                             design_hbm_slice_2_1_axi_register_slice_v2_1_26_srl_rtl__321 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[226].srl_nx1                                                                                                                        |                                             design_hbm_slice_2_1_axi_register_slice_v2_1_26_srl_rtl__322 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[227].srl_nx1                                                                                                                        |                                             design_hbm_slice_2_1_axi_register_slice_v2_1_26_srl_rtl__323 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[228].srl_nx1                                                                                                                        |                                             design_hbm_slice_2_1_axi_register_slice_v2_1_26_srl_rtl__324 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[229].srl_nx1                                                                                                                        |                                             design_hbm_slice_2_1_axi_register_slice_v2_1_26_srl_rtl__325 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[22].srl_nx1                                                                                                                         |                                             design_hbm_slice_2_1_axi_register_slice_v2_1_26_srl_rtl__118 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[230].srl_nx1                                                                                                                        |                                             design_hbm_slice_2_1_axi_register_slice_v2_1_26_srl_rtl__326 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[231].srl_nx1                                                                                                                        |                                             design_hbm_slice_2_1_axi_register_slice_v2_1_26_srl_rtl__327 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[232].srl_nx1                                                                                                                        |                                             design_hbm_slice_2_1_axi_register_slice_v2_1_26_srl_rtl__328 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[233].srl_nx1                                                                                                                        |                                             design_hbm_slice_2_1_axi_register_slice_v2_1_26_srl_rtl__329 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[234].srl_nx1                                                                                                                        |                                             design_hbm_slice_2_1_axi_register_slice_v2_1_26_srl_rtl__330 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[235].srl_nx1                                                                                                                        |                                             design_hbm_slice_2_1_axi_register_slice_v2_1_26_srl_rtl__331 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[236].srl_nx1                                                                                                                        |                                             design_hbm_slice_2_1_axi_register_slice_v2_1_26_srl_rtl__332 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[237].srl_nx1                                                                                                                        |                                             design_hbm_slice_2_1_axi_register_slice_v2_1_26_srl_rtl__333 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[238].srl_nx1                                                                                                                        |                                             design_hbm_slice_2_1_axi_register_slice_v2_1_26_srl_rtl__334 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[239].srl_nx1                                                                                                                        |                                             design_hbm_slice_2_1_axi_register_slice_v2_1_26_srl_rtl__335 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[23].srl_nx1                                                                                                                         |                                             design_hbm_slice_2_1_axi_register_slice_v2_1_26_srl_rtl__119 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[240].srl_nx1                                                                                                                        |                                             design_hbm_slice_2_1_axi_register_slice_v2_1_26_srl_rtl__336 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[241].srl_nx1                                                                                                                        |                                             design_hbm_slice_2_1_axi_register_slice_v2_1_26_srl_rtl__337 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[242].srl_nx1                                                                                                                        |                                             design_hbm_slice_2_1_axi_register_slice_v2_1_26_srl_rtl__338 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[243].srl_nx1                                                                                                                        |                                             design_hbm_slice_2_1_axi_register_slice_v2_1_26_srl_rtl__339 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[244].srl_nx1                                                                                                                        |                                             design_hbm_slice_2_1_axi_register_slice_v2_1_26_srl_rtl__340 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[245].srl_nx1                                                                                                                        |                                             design_hbm_slice_2_1_axi_register_slice_v2_1_26_srl_rtl__341 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[246].srl_nx1                                                                                                                        |                                             design_hbm_slice_2_1_axi_register_slice_v2_1_26_srl_rtl__342 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[247].srl_nx1                                                                                                                        |                                             design_hbm_slice_2_1_axi_register_slice_v2_1_26_srl_rtl__343 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[248].srl_nx1                                                                                                                        |                                             design_hbm_slice_2_1_axi_register_slice_v2_1_26_srl_rtl__344 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[249].srl_nx1                                                                                                                        |                                             design_hbm_slice_2_1_axi_register_slice_v2_1_26_srl_rtl__345 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[24].srl_nx1                                                                                                                         |                                             design_hbm_slice_2_1_axi_register_slice_v2_1_26_srl_rtl__120 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[250].srl_nx1                                                                                                                        |                                             design_hbm_slice_2_1_axi_register_slice_v2_1_26_srl_rtl__346 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[251].srl_nx1                                                                                                                        |                                             design_hbm_slice_2_1_axi_register_slice_v2_1_26_srl_rtl__347 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[252].srl_nx1                                                                                                                        |                                             design_hbm_slice_2_1_axi_register_slice_v2_1_26_srl_rtl__348 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[253].srl_nx1                                                                                                                        |                                             design_hbm_slice_2_1_axi_register_slice_v2_1_26_srl_rtl__349 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[254].srl_nx1                                                                                                                        |                                             design_hbm_slice_2_1_axi_register_slice_v2_1_26_srl_rtl__350 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[255].srl_nx1                                                                                                                        |                                             design_hbm_slice_2_1_axi_register_slice_v2_1_26_srl_rtl__351 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[256].srl_nx1                                                                                                                        |                                             design_hbm_slice_2_1_axi_register_slice_v2_1_26_srl_rtl__352 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[257].srl_nx1                                                                                                                        |                                             design_hbm_slice_2_1_axi_register_slice_v2_1_26_srl_rtl__353 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[258].srl_nx1                                                                                                                        |                                             design_hbm_slice_2_1_axi_register_slice_v2_1_26_srl_rtl__354 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[259].srl_nx1                                                                                                                        |                                             design_hbm_slice_2_1_axi_register_slice_v2_1_26_srl_rtl__355 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[25].srl_nx1                                                                                                                         |                                             design_hbm_slice_2_1_axi_register_slice_v2_1_26_srl_rtl__121 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[260].srl_nx1                                                                                                                        |                                             design_hbm_slice_2_1_axi_register_slice_v2_1_26_srl_rtl__356 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[261].srl_nx1                                                                                                                        |                                             design_hbm_slice_2_1_axi_register_slice_v2_1_26_srl_rtl__357 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[262].srl_nx1                                                                                                                        |                                             design_hbm_slice_2_1_axi_register_slice_v2_1_26_srl_rtl__358 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[263].srl_nx1                                                                                                                        |                                             design_hbm_slice_2_1_axi_register_slice_v2_1_26_srl_rtl__359 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[264].srl_nx1                                                                                                                        |                                             design_hbm_slice_2_1_axi_register_slice_v2_1_26_srl_rtl__360 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[265].srl_nx1                                                                                                                        |                                             design_hbm_slice_2_1_axi_register_slice_v2_1_26_srl_rtl__361 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[266].srl_nx1                                                                                                                        |                                             design_hbm_slice_2_1_axi_register_slice_v2_1_26_srl_rtl__362 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[267].srl_nx1                                                                                                                        |                                             design_hbm_slice_2_1_axi_register_slice_v2_1_26_srl_rtl__363 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[268].srl_nx1                                                                                                                        |                                             design_hbm_slice_2_1_axi_register_slice_v2_1_26_srl_rtl__364 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[269].srl_nx1                                                                                                                        |                                             design_hbm_slice_2_1_axi_register_slice_v2_1_26_srl_rtl__365 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[26].srl_nx1                                                                                                                         |                                             design_hbm_slice_2_1_axi_register_slice_v2_1_26_srl_rtl__122 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[270].srl_nx1                                                                                                                        |                                             design_hbm_slice_2_1_axi_register_slice_v2_1_26_srl_rtl__366 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[271].srl_nx1                                                                                                                        |                                             design_hbm_slice_2_1_axi_register_slice_v2_1_26_srl_rtl__367 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[272].srl_nx1                                                                                                                        |                                             design_hbm_slice_2_1_axi_register_slice_v2_1_26_srl_rtl__368 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[273].srl_nx1                                                                                                                        |                                             design_hbm_slice_2_1_axi_register_slice_v2_1_26_srl_rtl__369 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[274].srl_nx1                                                                                                                        |                                             design_hbm_slice_2_1_axi_register_slice_v2_1_26_srl_rtl__370 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[275].srl_nx1                                                                                                                        |                                             design_hbm_slice_2_1_axi_register_slice_v2_1_26_srl_rtl__371 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[276].srl_nx1                                                                                                                        |                                             design_hbm_slice_2_1_axi_register_slice_v2_1_26_srl_rtl__372 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[277].srl_nx1                                                                                                                        |                                             design_hbm_slice_2_1_axi_register_slice_v2_1_26_srl_rtl__373 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[278].srl_nx1                                                                                                                        |                                             design_hbm_slice_2_1_axi_register_slice_v2_1_26_srl_rtl__374 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[279].srl_nx1                                                                                                                        |                                             design_hbm_slice_2_1_axi_register_slice_v2_1_26_srl_rtl__375 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[27].srl_nx1                                                                                                                         |                                             design_hbm_slice_2_1_axi_register_slice_v2_1_26_srl_rtl__123 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[280].srl_nx1                                                                                                                        |                                             design_hbm_slice_2_1_axi_register_slice_v2_1_26_srl_rtl__376 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[281].srl_nx1                                                                                                                        |                                             design_hbm_slice_2_1_axi_register_slice_v2_1_26_srl_rtl__377 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[282].srl_nx1                                                                                                                        |                                             design_hbm_slice_2_1_axi_register_slice_v2_1_26_srl_rtl__378 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[283].srl_nx1                                                                                                                        |                                             design_hbm_slice_2_1_axi_register_slice_v2_1_26_srl_rtl__379 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[284].srl_nx1                                                                                                                        |                                             design_hbm_slice_2_1_axi_register_slice_v2_1_26_srl_rtl__380 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[285].srl_nx1                                                                                                                        |                                             design_hbm_slice_2_1_axi_register_slice_v2_1_26_srl_rtl__381 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[286].srl_nx1                                                                                                                        |                                             design_hbm_slice_2_1_axi_register_slice_v2_1_26_srl_rtl__382 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[287].srl_nx1                                                                                                                        |                                             design_hbm_slice_2_1_axi_register_slice_v2_1_26_srl_rtl__383 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[288].srl_nx1                                                                                                                        |                                             design_hbm_slice_2_1_axi_register_slice_v2_1_26_srl_rtl__384 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[28].srl_nx1                                                                                                                         |                                             design_hbm_slice_2_1_axi_register_slice_v2_1_26_srl_rtl__124 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[29].srl_nx1                                                                                                                         |                                             design_hbm_slice_2_1_axi_register_slice_v2_1_26_srl_rtl__125 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[2].srl_nx1                                                                                                                          |                                              design_hbm_slice_2_1_axi_register_slice_v2_1_26_srl_rtl__98 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[30].srl_nx1                                                                                                                         |                                             design_hbm_slice_2_1_axi_register_slice_v2_1_26_srl_rtl__126 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[31].srl_nx1                                                                                                                         |                                             design_hbm_slice_2_1_axi_register_slice_v2_1_26_srl_rtl__127 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[32].srl_nx1                                                                                                                         |                                             design_hbm_slice_2_1_axi_register_slice_v2_1_26_srl_rtl__128 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[33].srl_nx1                                                                                                                         |                                             design_hbm_slice_2_1_axi_register_slice_v2_1_26_srl_rtl__129 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[34].srl_nx1                                                                                                                         |                                             design_hbm_slice_2_1_axi_register_slice_v2_1_26_srl_rtl__130 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[35].srl_nx1                                                                                                                         |                                             design_hbm_slice_2_1_axi_register_slice_v2_1_26_srl_rtl__131 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[36].srl_nx1                                                                                                                         |                                             design_hbm_slice_2_1_axi_register_slice_v2_1_26_srl_rtl__132 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[37].srl_nx1                                                                                                                         |                                             design_hbm_slice_2_1_axi_register_slice_v2_1_26_srl_rtl__133 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[38].srl_nx1                                                                                                                         |                                             design_hbm_slice_2_1_axi_register_slice_v2_1_26_srl_rtl__134 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[39].srl_nx1                                                                                                                         |                                             design_hbm_slice_2_1_axi_register_slice_v2_1_26_srl_rtl__135 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[3].srl_nx1                                                                                                                          |                                              design_hbm_slice_2_1_axi_register_slice_v2_1_26_srl_rtl__99 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[40].srl_nx1                                                                                                                         |                                             design_hbm_slice_2_1_axi_register_slice_v2_1_26_srl_rtl__136 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[41].srl_nx1                                                                                                                         |                                             design_hbm_slice_2_1_axi_register_slice_v2_1_26_srl_rtl__137 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[42].srl_nx1                                                                                                                         |                                             design_hbm_slice_2_1_axi_register_slice_v2_1_26_srl_rtl__138 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[43].srl_nx1                                                                                                                         |                                             design_hbm_slice_2_1_axi_register_slice_v2_1_26_srl_rtl__139 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[44].srl_nx1                                                                                                                         |                                             design_hbm_slice_2_1_axi_register_slice_v2_1_26_srl_rtl__140 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[45].srl_nx1                                                                                                                         |                                             design_hbm_slice_2_1_axi_register_slice_v2_1_26_srl_rtl__141 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[46].srl_nx1                                                                                                                         |                                             design_hbm_slice_2_1_axi_register_slice_v2_1_26_srl_rtl__142 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[47].srl_nx1                                                                                                                         |                                             design_hbm_slice_2_1_axi_register_slice_v2_1_26_srl_rtl__143 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[48].srl_nx1                                                                                                                         |                                             design_hbm_slice_2_1_axi_register_slice_v2_1_26_srl_rtl__144 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[49].srl_nx1                                                                                                                         |                                             design_hbm_slice_2_1_axi_register_slice_v2_1_26_srl_rtl__145 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[4].srl_nx1                                                                                                                          |                                             design_hbm_slice_2_1_axi_register_slice_v2_1_26_srl_rtl__100 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[50].srl_nx1                                                                                                                         |                                             design_hbm_slice_2_1_axi_register_slice_v2_1_26_srl_rtl__146 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[51].srl_nx1                                                                                                                         |                                             design_hbm_slice_2_1_axi_register_slice_v2_1_26_srl_rtl__147 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[52].srl_nx1                                                                                                                         |                                             design_hbm_slice_2_1_axi_register_slice_v2_1_26_srl_rtl__148 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[53].srl_nx1                                                                                                                         |                                             design_hbm_slice_2_1_axi_register_slice_v2_1_26_srl_rtl__149 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[54].srl_nx1                                                                                                                         |                                             design_hbm_slice_2_1_axi_register_slice_v2_1_26_srl_rtl__150 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[55].srl_nx1                                                                                                                         |                                             design_hbm_slice_2_1_axi_register_slice_v2_1_26_srl_rtl__151 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[56].srl_nx1                                                                                                                         |                                             design_hbm_slice_2_1_axi_register_slice_v2_1_26_srl_rtl__152 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[57].srl_nx1                                                                                                                         |                                             design_hbm_slice_2_1_axi_register_slice_v2_1_26_srl_rtl__153 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[58].srl_nx1                                                                                                                         |                                             design_hbm_slice_2_1_axi_register_slice_v2_1_26_srl_rtl__154 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[59].srl_nx1                                                                                                                         |                                             design_hbm_slice_2_1_axi_register_slice_v2_1_26_srl_rtl__155 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[5].srl_nx1                                                                                                                          |                                             design_hbm_slice_2_1_axi_register_slice_v2_1_26_srl_rtl__101 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[60].srl_nx1                                                                                                                         |                                             design_hbm_slice_2_1_axi_register_slice_v2_1_26_srl_rtl__156 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[61].srl_nx1                                                                                                                         |                                             design_hbm_slice_2_1_axi_register_slice_v2_1_26_srl_rtl__157 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[62].srl_nx1                                                                                                                         |                                             design_hbm_slice_2_1_axi_register_slice_v2_1_26_srl_rtl__158 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[63].srl_nx1                                                                                                                         |                                             design_hbm_slice_2_1_axi_register_slice_v2_1_26_srl_rtl__159 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[64].srl_nx1                                                                                                                         |                                             design_hbm_slice_2_1_axi_register_slice_v2_1_26_srl_rtl__160 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[65].srl_nx1                                                                                                                         |                                             design_hbm_slice_2_1_axi_register_slice_v2_1_26_srl_rtl__161 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[66].srl_nx1                                                                                                                         |                                             design_hbm_slice_2_1_axi_register_slice_v2_1_26_srl_rtl__162 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[67].srl_nx1                                                                                                                         |                                             design_hbm_slice_2_1_axi_register_slice_v2_1_26_srl_rtl__163 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[68].srl_nx1                                                                                                                         |                                             design_hbm_slice_2_1_axi_register_slice_v2_1_26_srl_rtl__164 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[69].srl_nx1                                                                                                                         |                                             design_hbm_slice_2_1_axi_register_slice_v2_1_26_srl_rtl__165 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[6].srl_nx1                                                                                                                          |                                             design_hbm_slice_2_1_axi_register_slice_v2_1_26_srl_rtl__102 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[70].srl_nx1                                                                                                                         |                                             design_hbm_slice_2_1_axi_register_slice_v2_1_26_srl_rtl__166 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[71].srl_nx1                                                                                                                         |                                             design_hbm_slice_2_1_axi_register_slice_v2_1_26_srl_rtl__167 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[72].srl_nx1                                                                                                                         |                                             design_hbm_slice_2_1_axi_register_slice_v2_1_26_srl_rtl__168 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[73].srl_nx1                                                                                                                         |                                             design_hbm_slice_2_1_axi_register_slice_v2_1_26_srl_rtl__169 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[74].srl_nx1                                                                                                                         |                                             design_hbm_slice_2_1_axi_register_slice_v2_1_26_srl_rtl__170 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[75].srl_nx1                                                                                                                         |                                             design_hbm_slice_2_1_axi_register_slice_v2_1_26_srl_rtl__171 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[76].srl_nx1                                                                                                                         |                                             design_hbm_slice_2_1_axi_register_slice_v2_1_26_srl_rtl__172 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[77].srl_nx1                                                                                                                         |                                             design_hbm_slice_2_1_axi_register_slice_v2_1_26_srl_rtl__173 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[78].srl_nx1                                                                                                                         |                                             design_hbm_slice_2_1_axi_register_slice_v2_1_26_srl_rtl__174 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[79].srl_nx1                                                                                                                         |                                             design_hbm_slice_2_1_axi_register_slice_v2_1_26_srl_rtl__175 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[7].srl_nx1                                                                                                                          |                                             design_hbm_slice_2_1_axi_register_slice_v2_1_26_srl_rtl__103 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[80].srl_nx1                                                                                                                         |                                             design_hbm_slice_2_1_axi_register_slice_v2_1_26_srl_rtl__176 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[81].srl_nx1                                                                                                                         |                                             design_hbm_slice_2_1_axi_register_slice_v2_1_26_srl_rtl__177 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[82].srl_nx1                                                                                                                         |                                             design_hbm_slice_2_1_axi_register_slice_v2_1_26_srl_rtl__178 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[83].srl_nx1                                                                                                                         |                                             design_hbm_slice_2_1_axi_register_slice_v2_1_26_srl_rtl__179 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[84].srl_nx1                                                                                                                         |                                             design_hbm_slice_2_1_axi_register_slice_v2_1_26_srl_rtl__180 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[85].srl_nx1                                                                                                                         |                                             design_hbm_slice_2_1_axi_register_slice_v2_1_26_srl_rtl__181 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[86].srl_nx1                                                                                                                         |                                             design_hbm_slice_2_1_axi_register_slice_v2_1_26_srl_rtl__182 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[87].srl_nx1                                                                                                                         |                                             design_hbm_slice_2_1_axi_register_slice_v2_1_26_srl_rtl__183 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[88].srl_nx1                                                                                                                         |                                             design_hbm_slice_2_1_axi_register_slice_v2_1_26_srl_rtl__184 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[89].srl_nx1                                                                                                                         |                                             design_hbm_slice_2_1_axi_register_slice_v2_1_26_srl_rtl__185 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[8].srl_nx1                                                                                                                          |                                             design_hbm_slice_2_1_axi_register_slice_v2_1_26_srl_rtl__104 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[90].srl_nx1                                                                                                                         |                                             design_hbm_slice_2_1_axi_register_slice_v2_1_26_srl_rtl__186 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[91].srl_nx1                                                                                                                         |                                             design_hbm_slice_2_1_axi_register_slice_v2_1_26_srl_rtl__187 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[92].srl_nx1                                                                                                                         |                                             design_hbm_slice_2_1_axi_register_slice_v2_1_26_srl_rtl__188 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[93].srl_nx1                                                                                                                         |                                             design_hbm_slice_2_1_axi_register_slice_v2_1_26_srl_rtl__189 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[94].srl_nx1                                                                                                                         |                                             design_hbm_slice_2_1_axi_register_slice_v2_1_26_srl_rtl__190 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[95].srl_nx1                                                                                                                         |                                             design_hbm_slice_2_1_axi_register_slice_v2_1_26_srl_rtl__191 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[96].srl_nx1                                                                                                                         |                                             design_hbm_slice_2_1_axi_register_slice_v2_1_26_srl_rtl__192 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[97].srl_nx1                                                                                                                         |                                             design_hbm_slice_2_1_axi_register_slice_v2_1_26_srl_rtl__193 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[98].srl_nx1                                                                                                                         |                                             design_hbm_slice_2_1_axi_register_slice_v2_1_26_srl_rtl__194 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[99].srl_nx1                                                                                                                         |                                             design_hbm_slice_2_1_axi_register_slice_v2_1_26_srl_rtl__195 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|               srl[9].srl_nx1                                                                                                                          |                                             design_hbm_slice_2_1_axi_register_slice_v2_1_26_srl_rtl__105 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|     util_vector_logic                                                                                                                                 |                                                                           design_hbm_util_vector_logic_0 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|   inst_int_static                                                                                                                                     |                                                                                            design_static |      68996 |      63691 |    3954 | 1351 |  79512 |     95 |      2 |    0 |          0 |
|     (inst_int_static)                                                                                                                                 |                                                                                            design_static |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|     axi_interconnect_0                                                                                                                                |                                                                       design_static_axi_interconnect_0_0 |       9903 |       8698 |    1004 |  201 |  21214 |     15 |      2 |    0 |          0 |
|       m00_couplers                                                                                                                                    |                                                                                 m00_couplers_imp_1JOC5VW |       2048 |       1919 |      56 |   73 |   3172 |      0 |      0 |    0 |          0 |
|         auto_ds                                                                                                                                       |                                                                                  design_static_auto_ds_0 |       1251 |       1195 |      56 |    0 |   1112 |      0 |      0 |    0 |          0 |
|           inst                                                                                                                                        |                                                 design_static_auto_ds_0_axi_dwidth_converter_v2_1_26_top |       1251 |       1195 |      56 |    0 |   1112 |      0 |      0 |    0 |          0 |
|             gen_downsizer.gen_simple_downsizer.axi_downsizer_inst                                                                                     |                                       design_static_auto_ds_0_axi_dwidth_converter_v2_1_26_axi_downsizer |       1251 |       1195 |      56 |    0 |   1112 |      0 |      0 |    0 |          0 |
|               USE_READ.read_addr_inst                                                                                                                 |                         design_static_auto_ds_0_axi_dwidth_converter_v2_1_26_a_downsizer__parameterized0 |        236 |        212 |      24 |    0 |    256 |      0 |      0 |    0 |          0 |
|                 (USE_READ.read_addr_inst)                                                                                                             |                         design_static_auto_ds_0_axi_dwidth_converter_v2_1_26_a_downsizer__parameterized0 |         96 |         96 |       0 |    0 |    150 |      0 |      0 |    0 |          0 |
|                 cmd_queue                                                                                                                             |                                  design_static_auto_ds_0_axi_data_fifo_v2_1_25_axic_fifo__parameterized0 |        140 |        116 |      24 |    0 |    106 |      0 |      0 |    0 |          0 |
|                   inst                                                                                                                                |                                   design_static_auto_ds_0_axi_data_fifo_v2_1_25_fifo_gen__parameterized0 |        140 |        116 |      24 |    0 |    106 |      0 |      0 |    0 |          0 |
|                     (inst)                                                                                                                            |                                   design_static_auto_ds_0_axi_data_fifo_v2_1_25_fifo_gen__parameterized0 |         89 |         89 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                     fifo_gen_inst                                                                                                                     |                                           design_static_auto_ds_0_fifo_generator_v13_2_7__parameterized0 |         51 |         27 |      24 |    0 |    106 |      0 |      0 |    0 |          0 |
|                       inst_fifo_gen                                                                                                                   |                                     design_static_auto_ds_0_fifo_generator_v13_2_7_synth__parameterized0 |         51 |         27 |      24 |    0 |    106 |      0 |      0 |    0 |          0 |
|                         gconvfifo.rf                                                                                                                  |                                               design_static_auto_ds_0_fifo_generator_top__parameterized0 |         51 |         27 |      24 |    0 |    106 |      0 |      0 |    0 |          0 |
|                           grf.rf                                                                                                                      |                                           design_static_auto_ds_0_fifo_generator_ramfifo__parameterized0 |         51 |         27 |      24 |    0 |    106 |      0 |      0 |    0 |          0 |
|                             gntv_or_sync_fifo.gl0.rd                                                                                                  |                                                                       design_static_auto_ds_0_rd_logic_7 |          9 |          9 |       0 |    0 |     20 |      0 |      0 |    0 |          0 |
|                               gr1.gr1_int.rfwft                                                                                                       |                                                                       design_static_auto_ds_0_rd_fwft_13 |          6 |          6 |       0 |    0 |      8 |      0 |      0 |    0 |          0 |
|                               grss.rsts                                                                                                               |                                                            design_static_auto_ds_0_rd_status_flags_ss_14 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|                               rpntr                                                                                                                   |                                                                   design_static_auto_ds_0_rd_bin_cntr_15 |          3 |          3 |       0 |    0 |     10 |      0 |      0 |    0 |          0 |
|                             gntv_or_sync_fifo.gl0.wr                                                                                                  |                                                                       design_static_auto_ds_0_wr_logic_8 |         13 |         13 |       0 |    0 |     12 |      0 |      0 |    0 |          0 |
|                               gwss.wsts                                                                                                               |                                                            design_static_auto_ds_0_wr_status_flags_ss_11 |          3 |          3 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|                               wpntr                                                                                                                   |                                                                   design_static_auto_ds_0_wr_bin_cntr_12 |         11 |         11 |       0 |    0 |     10 |      0 |      0 |    0 |          0 |
|                             gntv_or_sync_fifo.mem                                                                                                     |                                                         design_static_auto_ds_0_memory__parameterized0_9 |         24 |          0 |      24 |    0 |     70 |      0 |      0 |    0 |          0 |
|                               (gntv_or_sync_fifo.mem)                                                                                                 |                                                         design_static_auto_ds_0_memory__parameterized0_9 |          0 |          0 |       0 |    0 |     35 |      0 |      0 |    0 |          0 |
|                               gdm.dm_gen.dm                                                                                                           |                                                          design_static_auto_ds_0_dmem__parameterized0_10 |         24 |          0 |      24 |    0 |     35 |      0 |      0 |    0 |          0 |
|                             rstblk                                                                                                                    |                                                                design_static_auto_ds_0_reset_blk_ramfifo |          5 |          5 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                               (rstblk)                                                                                                                |                                                                design_static_auto_ds_0_reset_blk_ramfifo |          5 |          5 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|                               ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst                                                                     |                                                                design_static_auto_ds_0_xpm_cdc_async_rst |          0 |          0 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|               USE_READ.read_data_inst                                                                                                                 |                                         design_static_auto_ds_0_axi_dwidth_converter_v2_1_26_r_downsizer |        560 |        560 |       0 |    0 |    529 |      0 |      0 |    0 |          0 |
|               USE_WRITE.USE_SPLIT.write_resp_inst                                                                                                     |                                         design_static_auto_ds_0_axi_dwidth_converter_v2_1_26_b_downsizer |         14 |         14 |       0 |    0 |      9 |      0 |      0 |    0 |          0 |
|               USE_WRITE.write_addr_inst                                                                                                               |                                         design_static_auto_ds_0_axi_dwidth_converter_v2_1_26_a_downsizer |        272 |        240 |      32 |    0 |    303 |      0 |      0 |    0 |          0 |
|                 (USE_WRITE.write_addr_inst)                                                                                                           |                                         design_static_auto_ds_0_axi_dwidth_converter_v2_1_26_a_downsizer |         97 |         97 |       0 |    0 |    153 |      0 |      0 |    0 |          0 |
|                 USE_B_CHANNEL.cmd_b_queue                                                                                                             |                                                  design_static_auto_ds_0_axi_data_fifo_v2_1_25_axic_fifo |         46 |         38 |       8 |    0 |     46 |      0 |      0 |    0 |          0 |
|                   inst                                                                                                                                |                                                   design_static_auto_ds_0_axi_data_fifo_v2_1_25_fifo_gen |         46 |         38 |       8 |    0 |     46 |      0 |      0 |    0 |          0 |
|                     (inst)                                                                                                                            |                                                   design_static_auto_ds_0_axi_data_fifo_v2_1_25_fifo_gen |         12 |         12 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                     fifo_gen_inst                                                                                                                     |                                                           design_static_auto_ds_0_fifo_generator_v13_2_7 |         34 |         26 |       8 |    0 |     46 |      0 |      0 |    0 |          0 |
|                       inst_fifo_gen                                                                                                                   |                                                     design_static_auto_ds_0_fifo_generator_v13_2_7_synth |         34 |         26 |       8 |    0 |     46 |      0 |      0 |    0 |          0 |
|                         gconvfifo.rf                                                                                                                  |                                                               design_static_auto_ds_0_fifo_generator_top |         34 |         26 |       8 |    0 |     46 |      0 |      0 |    0 |          0 |
|                           grf.rf                                                                                                                      |                                                           design_static_auto_ds_0_fifo_generator_ramfifo |         34 |         26 |       8 |    0 |     46 |      0 |      0 |    0 |          0 |
|                             gntv_or_sync_fifo.gl0.rd                                                                                                  |                                                                       design_static_auto_ds_0_rd_logic_0 |          9 |          9 |       0 |    0 |     20 |      0 |      0 |    0 |          0 |
|                               gr1.gr1_int.rfwft                                                                                                       |                                                                        design_static_auto_ds_0_rd_fwft_4 |          6 |          6 |       0 |    0 |      8 |      0 |      0 |    0 |          0 |
|                               grss.rsts                                                                                                               |                                                             design_static_auto_ds_0_rd_status_flags_ss_5 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|                               rpntr                                                                                                                   |                                                                    design_static_auto_ds_0_rd_bin_cntr_6 |          3 |          3 |       0 |    0 |     10 |      0 |      0 |    0 |          0 |
|                             gntv_or_sync_fifo.gl0.wr                                                                                                  |                                                                       design_static_auto_ds_0_wr_logic_1 |         12 |         12 |       0 |    0 |     12 |      0 |      0 |    0 |          0 |
|                               gwss.wsts                                                                                                               |                                                             design_static_auto_ds_0_wr_status_flags_ss_2 |          2 |          2 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|                               wpntr                                                                                                                   |                                                                    design_static_auto_ds_0_wr_bin_cntr_3 |         11 |         11 |       0 |    0 |     10 |      0 |      0 |    0 |          0 |
|                             gntv_or_sync_fifo.mem                                                                                                     |                                                                           design_static_auto_ds_0_memory |          8 |          0 |       8 |    0 |     10 |      0 |      0 |    0 |          0 |
|                               (gntv_or_sync_fifo.mem)                                                                                                 |                                                                           design_static_auto_ds_0_memory |          0 |          0 |       0 |    0 |      5 |      0 |      0 |    0 |          0 |
|                               gdm.dm_gen.dm                                                                                                           |                                                                             design_static_auto_ds_0_dmem |          8 |          0 |       8 |    0 |      5 |      0 |      0 |    0 |          0 |
|                             rstblk                                                                                                                    |                                                     design_static_auto_ds_0_reset_blk_ramfifo__xdcDup__1 |          5 |          5 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                               (rstblk)                                                                                                                |                                                     design_static_auto_ds_0_reset_blk_ramfifo__xdcDup__1 |          5 |          5 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|                               ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst                                                                     |                                                             design_static_auto_ds_0_xpm_cdc_async_rst__3 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|                 cmd_queue                                                                                                                             |                       design_static_auto_ds_0_axi_data_fifo_v2_1_25_axic_fifo__parameterized0__xdcDup__1 |        129 |        105 |      24 |    0 |    104 |      0 |      0 |    0 |          0 |
|                   inst                                                                                                                                |                        design_static_auto_ds_0_axi_data_fifo_v2_1_25_fifo_gen__parameterized0__xdcDup__1 |        129 |        105 |      24 |    0 |    104 |      0 |      0 |    0 |          0 |
|                     (inst)                                                                                                                            |                        design_static_auto_ds_0_axi_data_fifo_v2_1_25_fifo_gen__parameterized0__xdcDup__1 |         79 |         79 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                     fifo_gen_inst                                                                                                                     |                                design_static_auto_ds_0_fifo_generator_v13_2_7__parameterized0__xdcDup__1 |         50 |         26 |      24 |    0 |    104 |      0 |      0 |    0 |          0 |
|                       inst_fifo_gen                                                                                                                   |                          design_static_auto_ds_0_fifo_generator_v13_2_7_synth__parameterized0__xdcDup__1 |         50 |         26 |      24 |    0 |    104 |      0 |      0 |    0 |          0 |
|                         gconvfifo.rf                                                                                                                  |                                    design_static_auto_ds_0_fifo_generator_top__parameterized0__xdcDup__1 |         50 |         26 |      24 |    0 |    104 |      0 |      0 |    0 |          0 |
|                           grf.rf                                                                                                                      |                                design_static_auto_ds_0_fifo_generator_ramfifo__parameterized0__xdcDup__1 |         50 |         26 |      24 |    0 |    104 |      0 |      0 |    0 |          0 |
|                             gntv_or_sync_fifo.gl0.rd                                                                                                  |                                                                         design_static_auto_ds_0_rd_logic |          9 |          9 |       0 |    0 |     20 |      0 |      0 |    0 |          0 |
|                               gr1.gr1_int.rfwft                                                                                                       |                                                                          design_static_auto_ds_0_rd_fwft |          6 |          6 |       0 |    0 |      8 |      0 |      0 |    0 |          0 |
|                               grss.rsts                                                                                                               |                                                               design_static_auto_ds_0_rd_status_flags_ss |          0 |          0 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|                               rpntr                                                                                                                   |                                                                      design_static_auto_ds_0_rd_bin_cntr |          3 |          3 |       0 |    0 |     10 |      0 |      0 |    0 |          0 |
|                             gntv_or_sync_fifo.gl0.wr                                                                                                  |                                                                         design_static_auto_ds_0_wr_logic |         12 |         12 |       0 |    0 |     12 |      0 |      0 |    0 |          0 |
|                               gwss.wsts                                                                                                               |                                                               design_static_auto_ds_0_wr_status_flags_ss |          2 |          2 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|                               wpntr                                                                                                                   |                                                                      design_static_auto_ds_0_wr_bin_cntr |         11 |         11 |       0 |    0 |     10 |      0 |      0 |    0 |          0 |
|                             gntv_or_sync_fifo.mem                                                                                                     |                                                           design_static_auto_ds_0_memory__parameterized0 |         24 |          0 |      24 |    0 |     68 |      0 |      0 |    0 |          0 |
|                               (gntv_or_sync_fifo.mem)                                                                                                 |                                                           design_static_auto_ds_0_memory__parameterized0 |          0 |          0 |       0 |    0 |     34 |      0 |      0 |    0 |          0 |
|                               gdm.dm_gen.dm                                                                                                           |                                                             design_static_auto_ds_0_dmem__parameterized0 |         24 |          0 |      24 |    0 |     34 |      0 |      0 |    0 |          0 |
|                             rstblk                                                                                                                    |                                                     design_static_auto_ds_0_reset_blk_ramfifo__xdcDup__2 |          5 |          5 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                               (rstblk)                                                                                                                |                                                     design_static_auto_ds_0_reset_blk_ramfifo__xdcDup__2 |          5 |          5 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|                               ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst                                                                     |                                                             design_static_auto_ds_0_xpm_cdc_async_rst__4 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|               USE_WRITE.write_data_inst                                                                                                               |                                         design_static_auto_ds_0_axi_dwidth_converter_v2_1_26_w_downsizer |        169 |        169 |       0 |    0 |     15 |      0 |      0 |    0 |          0 |
|         auto_pc                                                                                                                                       |                                                                                  design_static_auto_pc_0 |        411 |        338 |       0 |   73 |    400 |      0 |      0 |    0 |          0 |
|           inst                                                                                                                                        |                            design_static_auto_pc_0_axi_protocol_converter_v2_1_26_axi_protocol_converter |        411 |        338 |       0 |   73 |    400 |      0 |      0 |    0 |          0 |
|             gen_axilite.gen_b2s_conv.axilite_b2s                                                                                                      |                                               design_static_auto_pc_0_axi_protocol_converter_v2_1_26_b2s |        411 |        338 |       0 |   73 |    400 |      0 |      0 |    0 |          0 |
|               (gen_axilite.gen_b2s_conv.axilite_b2s)                                                                                                  |                                               design_static_auto_pc_0_axi_protocol_converter_v2_1_26_b2s |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|               RD.ar_channel_0                                                                                                                         |                                    design_static_auto_pc_0_axi_protocol_converter_v2_1_26_b2s_ar_channel |         87 |         87 |       0 |    0 |     66 |      0 |      0 |    0 |          0 |
|                 ar_cmd_fsm_0                                                                                                                          |                                    design_static_auto_pc_0_axi_protocol_converter_v2_1_26_b2s_rd_cmd_fsm |         26 |         26 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|                 cmd_translator_0                                                                                                                      |                              design_static_auto_pc_0_axi_protocol_converter_v2_1_26_b2s_cmd_translator_1 |         61 |         61 |       0 |    0 |     64 |      0 |      0 |    0 |          0 |
|                   (cmd_translator_0)                                                                                                                  |                              design_static_auto_pc_0_axi_protocol_converter_v2_1_26_b2s_cmd_translator_1 |          1 |          1 |       0 |    0 |      3 |      0 |      0 |    0 |          0 |
|                   incr_cmd_0                                                                                                                          |                                    design_static_auto_pc_0_axi_protocol_converter_v2_1_26_b2s_incr_cmd_2 |         26 |         26 |       0 |    0 |     21 |      0 |      0 |    0 |          0 |
|                   wrap_cmd_0                                                                                                                          |                                    design_static_auto_pc_0_axi_protocol_converter_v2_1_26_b2s_wrap_cmd_3 |         34 |         34 |       0 |    0 |     40 |      0 |      0 |    0 |          0 |
|               RD.r_channel_0                                                                                                                          |                                     design_static_auto_pc_0_axi_protocol_converter_v2_1_26_b2s_r_channel |         79 |         14 |       0 |   65 |     12 |      0 |      0 |    0 |          0 |
|                 (RD.r_channel_0)                                                                                                                      |                                     design_static_auto_pc_0_axi_protocol_converter_v2_1_26_b2s_r_channel |          0 |          0 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|                 rd_data_fifo_0                                                                                                                        |                   design_static_auto_pc_0_axi_protocol_converter_v2_1_26_b2s_simple_fifo__parameterized1 |         71 |          7 |       0 |   64 |      5 |      0 |      0 |    0 |          0 |
|                 transaction_fifo_0                                                                                                                    |                   design_static_auto_pc_0_axi_protocol_converter_v2_1_26_b2s_simple_fifo__parameterized2 |          8 |          7 |       0 |    1 |      5 |      0 |      0 |    0 |          0 |
|               SI_REG                                                                                                                                  |                                    design_static_auto_pc_0_axi_register_slice_v2_1_26_axi_register_slice |        128 |        128 |       0 |    0 |    232 |      0 |      0 |    0 |          0 |
|                 ar.ar_pipe                                                                                                                            |                                   design_static_auto_pc_0_axi_register_slice_v2_1_26_axic_register_slice |         44 |         44 |       0 |    0 |     48 |      0 |      0 |    0 |          0 |
|                 aw.aw_pipe                                                                                                                            |                                 design_static_auto_pc_0_axi_register_slice_v2_1_26_axic_register_slice_0 |         46 |         46 |       0 |    0 |     50 |      0 |      0 |    0 |          0 |
|                 b.b_pipe                                                                                                                              |                   design_static_auto_pc_0_axi_register_slice_v2_1_26_axic_register_slice__parameterized1 |          2 |          2 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|                 r.r_pipe                                                                                                                              |                   design_static_auto_pc_0_axi_register_slice_v2_1_26_axic_register_slice__parameterized2 |         36 |         36 |       0 |    0 |    132 |      0 |      0 |    0 |          0 |
|               WR.aw_channel_0                                                                                                                         |                                    design_static_auto_pc_0_axi_protocol_converter_v2_1_26_b2s_aw_channel |         89 |         89 |       0 |    0 |     74 |      0 |      0 |    0 |          0 |
|                 (WR.aw_channel_0)                                                                                                                     |                                    design_static_auto_pc_0_axi_protocol_converter_v2_1_26_b2s_aw_channel |          0 |          0 |       0 |    0 |      8 |      0 |      0 |    0 |          0 |
|                 aw_cmd_fsm_0                                                                                                                          |                                    design_static_auto_pc_0_axi_protocol_converter_v2_1_26_b2s_wr_cmd_fsm |         28 |         28 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|                 cmd_translator_0                                                                                                                      |                                design_static_auto_pc_0_axi_protocol_converter_v2_1_26_b2s_cmd_translator |         61 |         61 |       0 |    0 |     64 |      0 |      0 |    0 |          0 |
|                   (cmd_translator_0)                                                                                                                  |                                design_static_auto_pc_0_axi_protocol_converter_v2_1_26_b2s_cmd_translator |          0 |          0 |       0 |    0 |      3 |      0 |      0 |    0 |          0 |
|                   incr_cmd_0                                                                                                                          |                                      design_static_auto_pc_0_axi_protocol_converter_v2_1_26_b2s_incr_cmd |         26 |         26 |       0 |    0 |     21 |      0 |      0 |    0 |          0 |
|                   wrap_cmd_0                                                                                                                          |                                      design_static_auto_pc_0_axi_protocol_converter_v2_1_26_b2s_wrap_cmd |         35 |         35 |       0 |    0 |     40 |      0 |      0 |    0 |          0 |
|               WR.b_channel_0                                                                                                                          |                                     design_static_auto_pc_0_axi_protocol_converter_v2_1_26_b2s_b_channel |         29 |         21 |       0 |    8 |     15 |      0 |      0 |    0 |          0 |
|                 (WR.b_channel_0)                                                                                                                      |                                     design_static_auto_pc_0_axi_protocol_converter_v2_1_26_b2s_b_channel |          6 |          6 |       0 |    0 |     11 |      0 |      0 |    0 |          0 |
|                 bid_fifo_0                                                                                                                            |                                   design_static_auto_pc_0_axi_protocol_converter_v2_1_26_b2s_simple_fifo |         21 |         13 |       0 |    8 |      2 |      0 |      0 |    0 |          0 |
|                 bresp_fifo_0                                                                                                                          |                   design_static_auto_pc_0_axi_protocol_converter_v2_1_26_b2s_simple_fifo__parameterized0 |          2 |          2 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|         auto_rs                                                                                                                                       |                                                                                  design_static_auto_rs_0 |         82 |         82 |       0 |    0 |    332 |      0 |      0 |    0 |          0 |
|           inst                                                                                                                                        |                                    design_static_auto_rs_0_axi_register_slice_v2_1_26_axi_register_slice |         82 |         82 |       0 |    0 |    332 |      0 |      0 |    0 |          0 |
|             ar.ar_pipe                                                                                                                                |                                   design_static_auto_rs_0_axi_register_slice_v2_1_26_axic_register_slice |          3 |          3 |       0 |    0 |     25 |      0 |      0 |    0 |          0 |
|             aw.aw_pipe                                                                                                                                |                                 design_static_auto_rs_0_axi_register_slice_v2_1_26_axic_register_slice_0 |          3 |          3 |       0 |    0 |     26 |      0 |      0 |    0 |          0 |
|             b.b_pipe                                                                                                                                  |                   design_static_auto_rs_0_axi_register_slice_v2_1_26_axic_register_slice__parameterized1 |          2 |          2 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|             r.r_pipe                                                                                                                                  |                   design_static_auto_rs_0_axi_register_slice_v2_1_26_axic_register_slice__parameterized2 |         36 |         36 |       0 |    0 |    132 |      0 |      0 |    0 |          0 |
|             w.w_pipe                                                                                                                                  |                   design_static_auto_rs_0_axi_register_slice_v2_1_26_axic_register_slice__parameterized0 |         38 |         38 |       0 |    0 |    147 |      0 |      0 |    0 |          0 |
|         auto_rs_w                                                                                                                                     |                                                                                design_static_auto_rs_w_0 |        291 |        291 |       0 |    0 |   1164 |      0 |      0 |    0 |          0 |
|           inst                                                                                                                                        |                                  design_static_auto_rs_w_0_axi_register_slice_v2_1_26_axi_register_slice |        291 |        291 |       0 |    0 |   1164 |      0 |      0 |    0 |          0 |
|             w.w_pipe                                                                                                                                  |                 design_static_auto_rs_w_0_axi_register_slice_v2_1_26_axic_register_slice__parameterized0 |        291 |        291 |       0 |    0 |   1164 |      0 |      0 |    0 |          0 |
|         m00_regslice                                                                                                                                  |                                                                             design_static_m00_regslice_0 |         14 |         14 |       0 |    0 |    164 |      0 |      0 |    0 |          0 |
|           inst                                                                                                                                        |                               design_static_m00_regslice_0_axi_register_slice_v2_1_26_axi_register_slice |         14 |         14 |       0 |    0 |    164 |      0 |      0 |    0 |          0 |
|             ar.ar_pipe                                                                                                                                |                              design_static_m00_regslice_0_axi_register_slice_v2_1_26_axic_register_slice |          3 |          3 |       0 |    0 |     10 |      0 |      0 |    0 |          0 |
|             aw.aw_pipe                                                                                                                                |                            design_static_m00_regslice_0_axi_register_slice_v2_1_26_axic_register_slice_0 |          3 |          3 |       0 |    0 |     11 |      0 |      0 |    0 |          0 |
|             b.b_pipe                                                                                                                                  |              design_static_m00_regslice_0_axi_register_slice_v2_1_26_axic_register_slice__parameterized1 |          2 |          2 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|             r.r_pipe                                                                                                                                  |              design_static_m00_regslice_0_axi_register_slice_v2_1_26_axic_register_slice__parameterized2 |          3 |          3 |       0 |    0 |     66 |      0 |      0 |    0 |          0 |
|             w.w_pipe                                                                                                                                  |              design_static_m00_regslice_0_axi_register_slice_v2_1_26_axic_register_slice__parameterized0 |          3 |          3 |       0 |    0 |     75 |      0 |      0 |    0 |          0 |
|       m01_couplers                                                                                                                                    |                                                                                  m01_couplers_imp_N9M1I0 |       2176 |       2045 |      56 |   75 |   3743 |      0 |      0 |    0 |          0 |
|         auto_ds                                                                                                                                       |                                                                                  design_static_auto_ds_1 |       1422 |       1366 |      56 |    0 |   1370 |      0 |      0 |    0 |          0 |
|           inst                                                                                                                                        |                                                 design_static_auto_ds_1_axi_dwidth_converter_v2_1_26_top |       1422 |       1366 |      56 |    0 |   1370 |      0 |      0 |    0 |          0 |
|             gen_downsizer.gen_simple_downsizer.axi_downsizer_inst                                                                                     |                                       design_static_auto_ds_1_axi_dwidth_converter_v2_1_26_axi_downsizer |       1422 |       1366 |      56 |    0 |   1370 |      0 |      0 |    0 |          0 |
|               USE_READ.read_addr_inst                                                                                                                 |                         design_static_auto_ds_1_axi_dwidth_converter_v2_1_26_a_downsizer__parameterized0 |        320 |        296 |      24 |    0 |    385 |      0 |      0 |    0 |          0 |
|                 (USE_READ.read_addr_inst)                                                                                                             |                         design_static_auto_ds_1_axi_dwidth_converter_v2_1_26_a_downsizer__parameterized0 |        182 |        182 |       0 |    0 |    279 |      0 |      0 |    0 |          0 |
|                 cmd_queue                                                                                                                             |                                  design_static_auto_ds_1_axi_data_fifo_v2_1_25_axic_fifo__parameterized0 |        138 |        114 |      24 |    0 |    106 |      0 |      0 |    0 |          0 |
|                   inst                                                                                                                                |                                   design_static_auto_ds_1_axi_data_fifo_v2_1_25_fifo_gen__parameterized0 |        138 |        114 |      24 |    0 |    106 |      0 |      0 |    0 |          0 |
|                     (inst)                                                                                                                            |                                   design_static_auto_ds_1_axi_data_fifo_v2_1_25_fifo_gen__parameterized0 |         88 |         88 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                     fifo_gen_inst                                                                                                                     |                                           design_static_auto_ds_1_fifo_generator_v13_2_7__parameterized0 |         50 |         26 |      24 |    0 |    106 |      0 |      0 |    0 |          0 |
|                       inst_fifo_gen                                                                                                                   |                                     design_static_auto_ds_1_fifo_generator_v13_2_7_synth__parameterized0 |         50 |         26 |      24 |    0 |    106 |      0 |      0 |    0 |          0 |
|                         gconvfifo.rf                                                                                                                  |                                               design_static_auto_ds_1_fifo_generator_top__parameterized0 |         50 |         26 |      24 |    0 |    106 |      0 |      0 |    0 |          0 |
|                           grf.rf                                                                                                                      |                                           design_static_auto_ds_1_fifo_generator_ramfifo__parameterized0 |         50 |         26 |      24 |    0 |    106 |      0 |      0 |    0 |          0 |
|                             gntv_or_sync_fifo.gl0.rd                                                                                                  |                                                                       design_static_auto_ds_1_rd_logic_7 |          9 |          9 |       0 |    0 |     20 |      0 |      0 |    0 |          0 |
|                               gr1.gr1_int.rfwft                                                                                                       |                                                                       design_static_auto_ds_1_rd_fwft_13 |          6 |          6 |       0 |    0 |      8 |      0 |      0 |    0 |          0 |
|                               grss.rsts                                                                                                               |                                                            design_static_auto_ds_1_rd_status_flags_ss_14 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|                               rpntr                                                                                                                   |                                                                   design_static_auto_ds_1_rd_bin_cntr_15 |          3 |          3 |       0 |    0 |     10 |      0 |      0 |    0 |          0 |
|                             gntv_or_sync_fifo.gl0.wr                                                                                                  |                                                                       design_static_auto_ds_1_wr_logic_8 |         12 |         12 |       0 |    0 |     12 |      0 |      0 |    0 |          0 |
|                               gwss.wsts                                                                                                               |                                                            design_static_auto_ds_1_wr_status_flags_ss_11 |          2 |          2 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|                               wpntr                                                                                                                   |                                                                   design_static_auto_ds_1_wr_bin_cntr_12 |         11 |         11 |       0 |    0 |     10 |      0 |      0 |    0 |          0 |
|                             gntv_or_sync_fifo.mem                                                                                                     |                                                         design_static_auto_ds_1_memory__parameterized0_9 |         24 |          0 |      24 |    0 |     70 |      0 |      0 |    0 |          0 |
|                               (gntv_or_sync_fifo.mem)                                                                                                 |                                                         design_static_auto_ds_1_memory__parameterized0_9 |          0 |          0 |       0 |    0 |     35 |      0 |      0 |    0 |          0 |
|                               gdm.dm_gen.dm                                                                                                           |                                                          design_static_auto_ds_1_dmem__parameterized0_10 |         24 |          0 |      24 |    0 |     35 |      0 |      0 |    0 |          0 |
|                             rstblk                                                                                                                    |                                                                design_static_auto_ds_1_reset_blk_ramfifo |          5 |          5 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                               (rstblk)                                                                                                                |                                                                design_static_auto_ds_1_reset_blk_ramfifo |          5 |          5 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|                               ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst                                                                     |                                                                design_static_auto_ds_1_xpm_cdc_async_rst |          0 |          0 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|               USE_READ.read_data_inst                                                                                                                 |                                         design_static_auto_ds_1_axi_dwidth_converter_v2_1_26_r_downsizer |        560 |        560 |       0 |    0 |    529 |      0 |      0 |    0 |          0 |
|               USE_WRITE.USE_SPLIT.write_resp_inst                                                                                                     |                                         design_static_auto_ds_1_axi_dwidth_converter_v2_1_26_b_downsizer |         14 |         14 |       0 |    0 |      9 |      0 |      0 |    0 |          0 |
|               USE_WRITE.write_addr_inst                                                                                                               |                                         design_static_auto_ds_1_axi_dwidth_converter_v2_1_26_a_downsizer |        360 |        328 |      32 |    0 |    432 |      0 |      0 |    0 |          0 |
|                 (USE_WRITE.write_addr_inst)                                                                                                           |                                         design_static_auto_ds_1_axi_dwidth_converter_v2_1_26_a_downsizer |        184 |        184 |       0 |    0 |    282 |      0 |      0 |    0 |          0 |
|                 USE_B_CHANNEL.cmd_b_queue                                                                                                             |                                                  design_static_auto_ds_1_axi_data_fifo_v2_1_25_axic_fifo |         47 |         39 |       8 |    0 |     46 |      0 |      0 |    0 |          0 |
|                   inst                                                                                                                                |                                                   design_static_auto_ds_1_axi_data_fifo_v2_1_25_fifo_gen |         47 |         39 |       8 |    0 |     46 |      0 |      0 |    0 |          0 |
|                     (inst)                                                                                                                            |                                                   design_static_auto_ds_1_axi_data_fifo_v2_1_25_fifo_gen |         12 |         12 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                     fifo_gen_inst                                                                                                                     |                                                           design_static_auto_ds_1_fifo_generator_v13_2_7 |         35 |         27 |       8 |    0 |     46 |      0 |      0 |    0 |          0 |
|                       inst_fifo_gen                                                                                                                   |                                                     design_static_auto_ds_1_fifo_generator_v13_2_7_synth |         35 |         27 |       8 |    0 |     46 |      0 |      0 |    0 |          0 |
|                         gconvfifo.rf                                                                                                                  |                                                               design_static_auto_ds_1_fifo_generator_top |         35 |         27 |       8 |    0 |     46 |      0 |      0 |    0 |          0 |
|                           grf.rf                                                                                                                      |                                                           design_static_auto_ds_1_fifo_generator_ramfifo |         35 |         27 |       8 |    0 |     46 |      0 |      0 |    0 |          0 |
|                             gntv_or_sync_fifo.gl0.rd                                                                                                  |                                                                       design_static_auto_ds_1_rd_logic_0 |          9 |          9 |       0 |    0 |     20 |      0 |      0 |    0 |          0 |
|                               gr1.gr1_int.rfwft                                                                                                       |                                                                        design_static_auto_ds_1_rd_fwft_4 |          6 |          6 |       0 |    0 |      8 |      0 |      0 |    0 |          0 |
|                               grss.rsts                                                                                                               |                                                             design_static_auto_ds_1_rd_status_flags_ss_5 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|                               rpntr                                                                                                                   |                                                                    design_static_auto_ds_1_rd_bin_cntr_6 |          3 |          3 |       0 |    0 |     10 |      0 |      0 |    0 |          0 |
|                             gntv_or_sync_fifo.gl0.wr                                                                                                  |                                                                       design_static_auto_ds_1_wr_logic_1 |         12 |         12 |       0 |    0 |     12 |      0 |      0 |    0 |          0 |
|                               gwss.wsts                                                                                                               |                                                             design_static_auto_ds_1_wr_status_flags_ss_2 |          2 |          2 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|                               wpntr                                                                                                                   |                                                                    design_static_auto_ds_1_wr_bin_cntr_3 |         11 |         11 |       0 |    0 |     10 |      0 |      0 |    0 |          0 |
|                             gntv_or_sync_fifo.mem                                                                                                     |                                                                           design_static_auto_ds_1_memory |          8 |          0 |       8 |    0 |     10 |      0 |      0 |    0 |          0 |
|                               (gntv_or_sync_fifo.mem)                                                                                                 |                                                                           design_static_auto_ds_1_memory |          0 |          0 |       0 |    0 |      5 |      0 |      0 |    0 |          0 |
|                               gdm.dm_gen.dm                                                                                                           |                                                                             design_static_auto_ds_1_dmem |          8 |          0 |       8 |    0 |      5 |      0 |      0 |    0 |          0 |
|                             rstblk                                                                                                                    |                                                     design_static_auto_ds_1_reset_blk_ramfifo__xdcDup__1 |          6 |          6 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                               (rstblk)                                                                                                                |                                                     design_static_auto_ds_1_reset_blk_ramfifo__xdcDup__1 |          6 |          6 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|                               ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst                                                                     |                                                             design_static_auto_ds_1_xpm_cdc_async_rst__3 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|                 cmd_queue                                                                                                                             |                       design_static_auto_ds_1_axi_data_fifo_v2_1_25_axic_fifo__parameterized0__xdcDup__1 |        129 |        105 |      24 |    0 |    104 |      0 |      0 |    0 |          0 |
|                   inst                                                                                                                                |                        design_static_auto_ds_1_axi_data_fifo_v2_1_25_fifo_gen__parameterized0__xdcDup__1 |        129 |        105 |      24 |    0 |    104 |      0 |      0 |    0 |          0 |
|                     (inst)                                                                                                                            |                        design_static_auto_ds_1_axi_data_fifo_v2_1_25_fifo_gen__parameterized0__xdcDup__1 |         79 |         79 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                     fifo_gen_inst                                                                                                                     |                                design_static_auto_ds_1_fifo_generator_v13_2_7__parameterized0__xdcDup__1 |         50 |         26 |      24 |    0 |    104 |      0 |      0 |    0 |          0 |
|                       inst_fifo_gen                                                                                                                   |                          design_static_auto_ds_1_fifo_generator_v13_2_7_synth__parameterized0__xdcDup__1 |         50 |         26 |      24 |    0 |    104 |      0 |      0 |    0 |          0 |
|                         gconvfifo.rf                                                                                                                  |                                    design_static_auto_ds_1_fifo_generator_top__parameterized0__xdcDup__1 |         50 |         26 |      24 |    0 |    104 |      0 |      0 |    0 |          0 |
|                           grf.rf                                                                                                                      |                                design_static_auto_ds_1_fifo_generator_ramfifo__parameterized0__xdcDup__1 |         50 |         26 |      24 |    0 |    104 |      0 |      0 |    0 |          0 |
|                             gntv_or_sync_fifo.gl0.rd                                                                                                  |                                                                         design_static_auto_ds_1_rd_logic |          8 |          8 |       0 |    0 |     20 |      0 |      0 |    0 |          0 |
|                               gr1.gr1_int.rfwft                                                                                                       |                                                                          design_static_auto_ds_1_rd_fwft |          5 |          5 |       0 |    0 |      8 |      0 |      0 |    0 |          0 |
|                               grss.rsts                                                                                                               |                                                               design_static_auto_ds_1_rd_status_flags_ss |          0 |          0 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|                               rpntr                                                                                                                   |                                                                      design_static_auto_ds_1_rd_bin_cntr |          3 |          3 |       0 |    0 |     10 |      0 |      0 |    0 |          0 |
|                             gntv_or_sync_fifo.gl0.wr                                                                                                  |                                                                         design_static_auto_ds_1_wr_logic |         13 |         13 |       0 |    0 |     12 |      0 |      0 |    0 |          0 |
|                               gwss.wsts                                                                                                               |                                                               design_static_auto_ds_1_wr_status_flags_ss |          3 |          3 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|                               wpntr                                                                                                                   |                                                                      design_static_auto_ds_1_wr_bin_cntr |         11 |         11 |       0 |    0 |     10 |      0 |      0 |    0 |          0 |
|                             gntv_or_sync_fifo.mem                                                                                                     |                                                           design_static_auto_ds_1_memory__parameterized0 |         24 |          0 |      24 |    0 |     68 |      0 |      0 |    0 |          0 |
|                               (gntv_or_sync_fifo.mem)                                                                                                 |                                                           design_static_auto_ds_1_memory__parameterized0 |          0 |          0 |       0 |    0 |     34 |      0 |      0 |    0 |          0 |
|                               gdm.dm_gen.dm                                                                                                           |                                                             design_static_auto_ds_1_dmem__parameterized0 |         24 |          0 |      24 |    0 |     34 |      0 |      0 |    0 |          0 |
|                             rstblk                                                                                                                    |                                                     design_static_auto_ds_1_reset_blk_ramfifo__xdcDup__2 |          5 |          5 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                               (rstblk)                                                                                                                |                                                     design_static_auto_ds_1_reset_blk_ramfifo__xdcDup__2 |          5 |          5 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|                               ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst                                                                     |                                                             design_static_auto_ds_1_xpm_cdc_async_rst__4 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|               USE_WRITE.write_data_inst                                                                                                               |                                         design_static_auto_ds_1_axi_dwidth_converter_v2_1_26_w_downsizer |        169 |        169 |       0 |    0 |     15 |      0 |      0 |    0 |          0 |
|         auto_pc                                                                                                                                       |                                                                                  design_static_auto_pc_1 |        369 |        294 |       0 |   75 |    538 |      0 |      0 |    0 |          0 |
|           inst                                                                                                                                        |                            design_static_auto_pc_1_axi_protocol_converter_v2_1_26_axi_protocol_converter |        369 |        294 |       0 |   75 |    538 |      0 |      0 |    0 |          0 |
|             gen_axilite.gen_b2s_conv.axilite_b2s                                                                                                      |                                               design_static_auto_pc_1_axi_protocol_converter_v2_1_26_b2s |        369 |        294 |       0 |   75 |    538 |      0 |      0 |    0 |          0 |
|               (gen_axilite.gen_b2s_conv.axilite_b2s)                                                                                                  |                                               design_static_auto_pc_1_axi_protocol_converter_v2_1_26_b2s |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|               RD.ar_channel_0                                                                                                                         |                                    design_static_auto_pc_1_axi_protocol_converter_v2_1_26_b2s_ar_channel |         52 |         52 |       0 |    0 |     45 |      0 |      0 |    0 |          0 |
|                 ar_cmd_fsm_0                                                                                                                          |                                    design_static_auto_pc_1_axi_protocol_converter_v2_1_26_b2s_rd_cmd_fsm |         26 |         26 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|                 cmd_translator_0                                                                                                                      |                              design_static_auto_pc_1_axi_protocol_converter_v2_1_26_b2s_cmd_translator_1 |         26 |         26 |       0 |    0 |     43 |      0 |      0 |    0 |          0 |
|                   (cmd_translator_0)                                                                                                                  |                              design_static_auto_pc_1_axi_protocol_converter_v2_1_26_b2s_cmd_translator_1 |          1 |          1 |       0 |    0 |      3 |      0 |      0 |    0 |          0 |
|                   incr_cmd_0                                                                                                                          |                                    design_static_auto_pc_1_axi_protocol_converter_v2_1_26_b2s_incr_cmd_2 |         10 |         10 |       0 |    0 |     14 |      0 |      0 |    0 |          0 |
|                   wrap_cmd_0                                                                                                                          |                                    design_static_auto_pc_1_axi_protocol_converter_v2_1_26_b2s_wrap_cmd_3 |         15 |         15 |       0 |    0 |     26 |      0 |      0 |    0 |          0 |
|               RD.r_channel_0                                                                                                                          |                                     design_static_auto_pc_1_axi_protocol_converter_v2_1_26_b2s_r_channel |         81 |         14 |       0 |   67 |     12 |      0 |      0 |    0 |          0 |
|                 (RD.r_channel_0)                                                                                                                      |                                     design_static_auto_pc_1_axi_protocol_converter_v2_1_26_b2s_r_channel |          0 |          0 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|                 rd_data_fifo_0                                                                                                                        |                   design_static_auto_pc_1_axi_protocol_converter_v2_1_26_b2s_simple_fifo__parameterized1 |         73 |          7 |       0 |   66 |      5 |      0 |      0 |    0 |          0 |
|                 transaction_fifo_0                                                                                                                    |                   design_static_auto_pc_1_axi_protocol_converter_v2_1_26_b2s_simple_fifo__parameterized2 |          8 |          7 |       0 |    1 |      5 |      0 |      0 |    0 |          0 |
|               SI_REG                                                                                                                                  |                                    design_static_auto_pc_1_axi_register_slice_v2_1_26_axi_register_slice |        156 |        156 |       0 |    0 |    412 |      0 |      0 |    0 |          0 |
|                 ar.ar_pipe                                                                                                                            |                                   design_static_auto_pc_1_axi_register_slice_v2_1_26_axic_register_slice |         58 |         58 |       0 |    0 |    136 |      0 |      0 |    0 |          0 |
|                 aw.aw_pipe                                                                                                                            |                                 design_static_auto_pc_1_axi_register_slice_v2_1_26_axic_register_slice_0 |         59 |         59 |       0 |    0 |    138 |      0 |      0 |    0 |          0 |
|                 b.b_pipe                                                                                                                              |                   design_static_auto_pc_1_axi_register_slice_v2_1_26_axic_register_slice__parameterized1 |          2 |          2 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|                 r.r_pipe                                                                                                                              |                   design_static_auto_pc_1_axi_register_slice_v2_1_26_axic_register_slice__parameterized2 |         37 |         37 |       0 |    0 |    136 |      0 |      0 |    0 |          0 |
|               WR.aw_channel_0                                                                                                                         |                                    design_static_auto_pc_1_axi_protocol_converter_v2_1_26_b2s_aw_channel |         53 |         53 |       0 |    0 |     53 |      0 |      0 |    0 |          0 |
|                 (WR.aw_channel_0)                                                                                                                     |                                    design_static_auto_pc_1_axi_protocol_converter_v2_1_26_b2s_aw_channel |          0 |          0 |       0 |    0 |      8 |      0 |      0 |    0 |          0 |
|                 aw_cmd_fsm_0                                                                                                                          |                                    design_static_auto_pc_1_axi_protocol_converter_v2_1_26_b2s_wr_cmd_fsm |         26 |         26 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|                 cmd_translator_0                                                                                                                      |                                design_static_auto_pc_1_axi_protocol_converter_v2_1_26_b2s_cmd_translator |         27 |         27 |       0 |    0 |     43 |      0 |      0 |    0 |          0 |
|                   (cmd_translator_0)                                                                                                                  |                                design_static_auto_pc_1_axi_protocol_converter_v2_1_26_b2s_cmd_translator |          0 |          0 |       0 |    0 |      3 |      0 |      0 |    0 |          0 |
|                   incr_cmd_0                                                                                                                          |                                      design_static_auto_pc_1_axi_protocol_converter_v2_1_26_b2s_incr_cmd |         11 |         11 |       0 |    0 |     14 |      0 |      0 |    0 |          0 |
|                   wrap_cmd_0                                                                                                                          |                                      design_static_auto_pc_1_axi_protocol_converter_v2_1_26_b2s_wrap_cmd |         16 |         16 |       0 |    0 |     26 |      0 |      0 |    0 |          0 |
|               WR.b_channel_0                                                                                                                          |                                     design_static_auto_pc_1_axi_protocol_converter_v2_1_26_b2s_b_channel |         29 |         21 |       0 |    8 |     15 |      0 |      0 |    0 |          0 |
|                 (WR.b_channel_0)                                                                                                                      |                                     design_static_auto_pc_1_axi_protocol_converter_v2_1_26_b2s_b_channel |          6 |          6 |       0 |    0 |     11 |      0 |      0 |    0 |          0 |
|                 bid_fifo_0                                                                                                                            |                                   design_static_auto_pc_1_axi_protocol_converter_v2_1_26_b2s_simple_fifo |         21 |         13 |       0 |    8 |      2 |      0 |      0 |    0 |          0 |
|                 bresp_fifo_0                                                                                                                          |                   design_static_auto_pc_1_axi_protocol_converter_v2_1_26_b2s_simple_fifo__parameterized0 |          2 |          2 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|         auto_rs                                                                                                                                       |                                                                                  design_static_auto_rs_1 |         83 |         83 |       0 |    0 |    424 |      0 |      0 |    0 |          0 |
|           inst                                                                                                                                        |                                    design_static_auto_rs_1_axi_register_slice_v2_1_26_axi_register_slice |         83 |         83 |       0 |    0 |    424 |      0 |      0 |    0 |          0 |
|             ar.ar_pipe                                                                                                                                |                                   design_static_auto_rs_1_axi_register_slice_v2_1_26_axic_register_slice |          3 |          3 |       0 |    0 |     69 |      0 |      0 |    0 |          0 |
|             aw.aw_pipe                                                                                                                                |                                 design_static_auto_rs_1_axi_register_slice_v2_1_26_axic_register_slice_0 |          3 |          3 |       0 |    0 |     70 |      0 |      0 |    0 |          0 |
|             b.b_pipe                                                                                                                                  |                   design_static_auto_rs_1_axi_register_slice_v2_1_26_axic_register_slice__parameterized1 |          2 |          2 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|             r.r_pipe                                                                                                                                  |                   design_static_auto_rs_1_axi_register_slice_v2_1_26_axic_register_slice__parameterized2 |         37 |         37 |       0 |    0 |    136 |      0 |      0 |    0 |          0 |
|             w.w_pipe                                                                                                                                  |                   design_static_auto_rs_1_axi_register_slice_v2_1_26_axic_register_slice__parameterized0 |         38 |         38 |       0 |    0 |    147 |      0 |      0 |    0 |          0 |
|         auto_rs_w                                                                                                                                     |                                                                                design_static_auto_rs_w_1 |        291 |        291 |       0 |    0 |   1163 |      0 |      0 |    0 |          0 |
|           inst                                                                                                                                        |                                  design_static_auto_rs_w_1_axi_register_slice_v2_1_26_axi_register_slice |        291 |        291 |       0 |    0 |   1163 |      0 |      0 |    0 |          0 |
|             w.w_pipe                                                                                                                                  |                 design_static_auto_rs_w_1_axi_register_slice_v2_1_26_axic_register_slice__parameterized0 |        291 |        291 |       0 |    0 |   1163 |      0 |      0 |    0 |          0 |
|         m01_regslice                                                                                                                                  |                                                                             design_static_m01_regslice_0 |         14 |         14 |       0 |    0 |    248 |      0 |      0 |    0 |          0 |
|           inst                                                                                                                                        |                               design_static_m01_regslice_0_axi_register_slice_v2_1_26_axi_register_slice |         14 |         14 |       0 |    0 |    248 |      0 |      0 |    0 |          0 |
|             ar.ar_pipe                                                                                                                                |                              design_static_m01_regslice_0_axi_register_slice_v2_1_26_axic_register_slice |          3 |          3 |       0 |    0 |     51 |      0 |      0 |    0 |          0 |
|             aw.aw_pipe                                                                                                                                |                            design_static_m01_regslice_0_axi_register_slice_v2_1_26_axic_register_slice_0 |          3 |          3 |       0 |    0 |     52 |      0 |      0 |    0 |          0 |
|             b.b_pipe                                                                                                                                  |              design_static_m01_regslice_0_axi_register_slice_v2_1_26_axic_register_slice__parameterized1 |          2 |          2 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|             r.r_pipe                                                                                                                                  |              design_static_m01_regslice_0_axi_register_slice_v2_1_26_axic_register_slice__parameterized2 |          3 |          3 |       0 |    0 |     68 |      0 |      0 |    0 |          0 |
|             w.w_pipe                                                                                                                                  |              design_static_m01_regslice_0_axi_register_slice_v2_1_26_axic_register_slice__parameterized0 |          3 |          3 |       0 |    0 |     75 |      0 |      0 |    0 |          0 |
|       m02_couplers                                                                                                                                    |                                                                                  m02_couplers_imp_AC0BOL |       1791 |       1735 |      56 |    0 |   3353 |      0 |      0 |    0 |          0 |
|         auto_ds                                                                                                                                       |                                                                                  design_static_auto_ds_2 |       1215 |       1159 |      56 |    0 |   1050 |      0 |      0 |    0 |          0 |
|           inst                                                                                                                                        |                                                 design_static_auto_ds_2_axi_dwidth_converter_v2_1_26_top |       1215 |       1159 |      56 |    0 |   1050 |      0 |      0 |    0 |          0 |
|             gen_downsizer.gen_simple_downsizer.axi_downsizer_inst                                                                                     |                                       design_static_auto_ds_2_axi_dwidth_converter_v2_1_26_axi_downsizer |       1215 |       1159 |      56 |    0 |   1050 |      0 |      0 |    0 |          0 |
|               USE_READ.read_addr_inst                                                                                                                 |                         design_static_auto_ds_2_axi_dwidth_converter_v2_1_26_a_downsizer__parameterized0 |        223 |        199 |      24 |    0 |    225 |      0 |      0 |    0 |          0 |
|                 (USE_READ.read_addr_inst)                                                                                                             |                         design_static_auto_ds_2_axi_dwidth_converter_v2_1_26_a_downsizer__parameterized0 |         79 |         79 |       0 |    0 |    119 |      0 |      0 |    0 |          0 |
|                 cmd_queue                                                                                                                             |                                  design_static_auto_ds_2_axi_data_fifo_v2_1_25_axic_fifo__parameterized0 |        144 |        120 |      24 |    0 |    106 |      0 |      0 |    0 |          0 |
|                   inst                                                                                                                                |                                   design_static_auto_ds_2_axi_data_fifo_v2_1_25_fifo_gen__parameterized0 |        144 |        120 |      24 |    0 |    106 |      0 |      0 |    0 |          0 |
|                     (inst)                                                                                                                            |                                   design_static_auto_ds_2_axi_data_fifo_v2_1_25_fifo_gen__parameterized0 |         94 |         94 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                     fifo_gen_inst                                                                                                                     |                                           design_static_auto_ds_2_fifo_generator_v13_2_7__parameterized0 |         50 |         26 |      24 |    0 |    106 |      0 |      0 |    0 |          0 |
|                       inst_fifo_gen                                                                                                                   |                                     design_static_auto_ds_2_fifo_generator_v13_2_7_synth__parameterized0 |         50 |         26 |      24 |    0 |    106 |      0 |      0 |    0 |          0 |
|                         gconvfifo.rf                                                                                                                  |                                               design_static_auto_ds_2_fifo_generator_top__parameterized0 |         50 |         26 |      24 |    0 |    106 |      0 |      0 |    0 |          0 |
|                           grf.rf                                                                                                                      |                                           design_static_auto_ds_2_fifo_generator_ramfifo__parameterized0 |         50 |         26 |      24 |    0 |    106 |      0 |      0 |    0 |          0 |
|                             gntv_or_sync_fifo.gl0.rd                                                                                                  |                                                                       design_static_auto_ds_2_rd_logic_7 |          9 |          9 |       0 |    0 |     20 |      0 |      0 |    0 |          0 |
|                               gr1.gr1_int.rfwft                                                                                                       |                                                                       design_static_auto_ds_2_rd_fwft_13 |          6 |          6 |       0 |    0 |      8 |      0 |      0 |    0 |          0 |
|                               grss.rsts                                                                                                               |                                                            design_static_auto_ds_2_rd_status_flags_ss_14 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|                               rpntr                                                                                                                   |                                                                   design_static_auto_ds_2_rd_bin_cntr_15 |          3 |          3 |       0 |    0 |     10 |      0 |      0 |    0 |          0 |
|                             gntv_or_sync_fifo.gl0.wr                                                                                                  |                                                                       design_static_auto_ds_2_wr_logic_8 |         12 |         12 |       0 |    0 |     12 |      0 |      0 |    0 |          0 |
|                               gwss.wsts                                                                                                               |                                                            design_static_auto_ds_2_wr_status_flags_ss_11 |          2 |          2 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|                               wpntr                                                                                                                   |                                                                   design_static_auto_ds_2_wr_bin_cntr_12 |         11 |         11 |       0 |    0 |     10 |      0 |      0 |    0 |          0 |
|                             gntv_or_sync_fifo.mem                                                                                                     |                                                         design_static_auto_ds_2_memory__parameterized0_9 |         24 |          0 |      24 |    0 |     70 |      0 |      0 |    0 |          0 |
|                               (gntv_or_sync_fifo.mem)                                                                                                 |                                                         design_static_auto_ds_2_memory__parameterized0_9 |          0 |          0 |       0 |    0 |     35 |      0 |      0 |    0 |          0 |
|                               gdm.dm_gen.dm                                                                                                           |                                                          design_static_auto_ds_2_dmem__parameterized0_10 |         24 |          0 |      24 |    0 |     35 |      0 |      0 |    0 |          0 |
|                             rstblk                                                                                                                    |                                                                design_static_auto_ds_2_reset_blk_ramfifo |          5 |          5 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                               (rstblk)                                                                                                                |                                                                design_static_auto_ds_2_reset_blk_ramfifo |          5 |          5 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|                               ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst                                                                     |                                                                design_static_auto_ds_2_xpm_cdc_async_rst |          0 |          0 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|               USE_READ.read_data_inst                                                                                                                 |                                         design_static_auto_ds_2_axi_dwidth_converter_v2_1_26_r_downsizer |        541 |        541 |       0 |    0 |    529 |      0 |      0 |    0 |          0 |
|               USE_WRITE.USE_SPLIT.write_resp_inst                                                                                                     |                                         design_static_auto_ds_2_axi_dwidth_converter_v2_1_26_b_downsizer |         14 |         14 |       0 |    0 |      9 |      0 |      0 |    0 |          0 |
|               USE_WRITE.write_addr_inst                                                                                                               |                                         design_static_auto_ds_2_axi_dwidth_converter_v2_1_26_a_downsizer |        419 |        387 |      32 |    0 |    272 |      0 |      0 |    0 |          0 |
|                 (USE_WRITE.write_addr_inst)                                                                                                           |                                         design_static_auto_ds_2_axi_dwidth_converter_v2_1_26_a_downsizer |         79 |         79 |       0 |    0 |    122 |      0 |      0 |    0 |          0 |
|                 USE_B_CHANNEL.cmd_b_queue                                                                                                             |                                                  design_static_auto_ds_2_axi_data_fifo_v2_1_25_axic_fifo |         44 |         36 |       8 |    0 |     46 |      0 |      0 |    0 |          0 |
|                   inst                                                                                                                                |                                                   design_static_auto_ds_2_axi_data_fifo_v2_1_25_fifo_gen |         44 |         36 |       8 |    0 |     46 |      0 |      0 |    0 |          0 |
|                     (inst)                                                                                                                            |                                                   design_static_auto_ds_2_axi_data_fifo_v2_1_25_fifo_gen |         10 |         10 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                     fifo_gen_inst                                                                                                                     |                                                           design_static_auto_ds_2_fifo_generator_v13_2_7 |         34 |         26 |       8 |    0 |     46 |      0 |      0 |    0 |          0 |
|                       inst_fifo_gen                                                                                                                   |                                                     design_static_auto_ds_2_fifo_generator_v13_2_7_synth |         34 |         26 |       8 |    0 |     46 |      0 |      0 |    0 |          0 |
|                         gconvfifo.rf                                                                                                                  |                                                               design_static_auto_ds_2_fifo_generator_top |         34 |         26 |       8 |    0 |     46 |      0 |      0 |    0 |          0 |
|                           grf.rf                                                                                                                      |                                                           design_static_auto_ds_2_fifo_generator_ramfifo |         34 |         26 |       8 |    0 |     46 |      0 |      0 |    0 |          0 |
|                             gntv_or_sync_fifo.gl0.rd                                                                                                  |                                                                       design_static_auto_ds_2_rd_logic_0 |          9 |          9 |       0 |    0 |     20 |      0 |      0 |    0 |          0 |
|                               gr1.gr1_int.rfwft                                                                                                       |                                                                        design_static_auto_ds_2_rd_fwft_4 |          6 |          6 |       0 |    0 |      8 |      0 |      0 |    0 |          0 |
|                               grss.rsts                                                                                                               |                                                             design_static_auto_ds_2_rd_status_flags_ss_5 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|                               rpntr                                                                                                                   |                                                                    design_static_auto_ds_2_rd_bin_cntr_6 |          3 |          3 |       0 |    0 |     10 |      0 |      0 |    0 |          0 |
|                             gntv_or_sync_fifo.gl0.wr                                                                                                  |                                                                       design_static_auto_ds_2_wr_logic_1 |         12 |         12 |       0 |    0 |     12 |      0 |      0 |    0 |          0 |
|                               gwss.wsts                                                                                                               |                                                             design_static_auto_ds_2_wr_status_flags_ss_2 |          2 |          2 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|                               wpntr                                                                                                                   |                                                                    design_static_auto_ds_2_wr_bin_cntr_3 |         11 |         11 |       0 |    0 |     10 |      0 |      0 |    0 |          0 |
|                             gntv_or_sync_fifo.mem                                                                                                     |                                                                           design_static_auto_ds_2_memory |          8 |          0 |       8 |    0 |     10 |      0 |      0 |    0 |          0 |
|                               (gntv_or_sync_fifo.mem)                                                                                                 |                                                                           design_static_auto_ds_2_memory |          0 |          0 |       0 |    0 |      5 |      0 |      0 |    0 |          0 |
|                               gdm.dm_gen.dm                                                                                                           |                                                                             design_static_auto_ds_2_dmem |          8 |          0 |       8 |    0 |      5 |      0 |      0 |    0 |          0 |
|                             rstblk                                                                                                                    |                                                     design_static_auto_ds_2_reset_blk_ramfifo__xdcDup__1 |          5 |          5 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                               (rstblk)                                                                                                                |                                                     design_static_auto_ds_2_reset_blk_ramfifo__xdcDup__1 |          5 |          5 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|                               ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst                                                                     |                                                             design_static_auto_ds_2_xpm_cdc_async_rst__3 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|                 cmd_queue                                                                                                                             |                       design_static_auto_ds_2_axi_data_fifo_v2_1_25_axic_fifo__parameterized0__xdcDup__1 |        296 |        272 |      24 |    0 |    104 |      0 |      0 |    0 |          0 |
|                   inst                                                                                                                                |                        design_static_auto_ds_2_axi_data_fifo_v2_1_25_fifo_gen__parameterized0__xdcDup__1 |        296 |        272 |      24 |    0 |    104 |      0 |      0 |    0 |          0 |
|                     (inst)                                                                                                                            |                        design_static_auto_ds_2_axi_data_fifo_v2_1_25_fifo_gen__parameterized0__xdcDup__1 |        246 |        246 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                     fifo_gen_inst                                                                                                                     |                                design_static_auto_ds_2_fifo_generator_v13_2_7__parameterized0__xdcDup__1 |         50 |         26 |      24 |    0 |    104 |      0 |      0 |    0 |          0 |
|                       inst_fifo_gen                                                                                                                   |                          design_static_auto_ds_2_fifo_generator_v13_2_7_synth__parameterized0__xdcDup__1 |         50 |         26 |      24 |    0 |    104 |      0 |      0 |    0 |          0 |
|                         gconvfifo.rf                                                                                                                  |                                    design_static_auto_ds_2_fifo_generator_top__parameterized0__xdcDup__1 |         50 |         26 |      24 |    0 |    104 |      0 |      0 |    0 |          0 |
|                           grf.rf                                                                                                                      |                                design_static_auto_ds_2_fifo_generator_ramfifo__parameterized0__xdcDup__1 |         50 |         26 |      24 |    0 |    104 |      0 |      0 |    0 |          0 |
|                             gntv_or_sync_fifo.gl0.rd                                                                                                  |                                                                         design_static_auto_ds_2_rd_logic |          9 |          9 |       0 |    0 |     20 |      0 |      0 |    0 |          0 |
|                               gr1.gr1_int.rfwft                                                                                                       |                                                                          design_static_auto_ds_2_rd_fwft |          6 |          6 |       0 |    0 |      8 |      0 |      0 |    0 |          0 |
|                               grss.rsts                                                                                                               |                                                               design_static_auto_ds_2_rd_status_flags_ss |          0 |          0 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|                               rpntr                                                                                                                   |                                                                      design_static_auto_ds_2_rd_bin_cntr |          3 |          3 |       0 |    0 |     10 |      0 |      0 |    0 |          0 |
|                             gntv_or_sync_fifo.gl0.wr                                                                                                  |                                                                         design_static_auto_ds_2_wr_logic |         12 |         12 |       0 |    0 |     12 |      0 |      0 |    0 |          0 |
|                               gwss.wsts                                                                                                               |                                                               design_static_auto_ds_2_wr_status_flags_ss |          2 |          2 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|                               wpntr                                                                                                                   |                                                                      design_static_auto_ds_2_wr_bin_cntr |         11 |         11 |       0 |    0 |     10 |      0 |      0 |    0 |          0 |
|                             gntv_or_sync_fifo.mem                                                                                                     |                                                           design_static_auto_ds_2_memory__parameterized0 |         24 |          0 |      24 |    0 |     68 |      0 |      0 |    0 |          0 |
|                               (gntv_or_sync_fifo.mem)                                                                                                 |                                                           design_static_auto_ds_2_memory__parameterized0 |          0 |          0 |       0 |    0 |     34 |      0 |      0 |    0 |          0 |
|                               gdm.dm_gen.dm                                                                                                           |                                                             design_static_auto_ds_2_dmem__parameterized0 |         24 |          0 |      24 |    0 |     34 |      0 |      0 |    0 |          0 |
|                             rstblk                                                                                                                    |                                                     design_static_auto_ds_2_reset_blk_ramfifo__xdcDup__2 |          5 |          5 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                               (rstblk)                                                                                                                |                                                     design_static_auto_ds_2_reset_blk_ramfifo__xdcDup__2 |          5 |          5 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|                               ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst                                                                     |                                                             design_static_auto_ds_2_xpm_cdc_async_rst__4 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|               USE_WRITE.write_data_inst                                                                                                               |                                         design_static_auto_ds_2_axi_dwidth_converter_v2_1_26_w_downsizer |         20 |         20 |       0 |    0 |     15 |      0 |      0 |    0 |          0 |
|         auto_rs_w                                                                                                                                     |                                                                                design_static_auto_rs_w_2 |        291 |        291 |       0 |    0 |   1165 |      0 |      0 |    0 |          0 |
|           inst                                                                                                                                        |                                  design_static_auto_rs_w_2_axi_register_slice_v2_1_26_axi_register_slice |        291 |        291 |       0 |    0 |   1165 |      0 |      0 |    0 |          0 |
|             w.w_pipe                                                                                                                                  |                 design_static_auto_rs_w_2_axi_register_slice_v2_1_26_axic_register_slice__parameterized0 |        291 |        291 |       0 |    0 |   1165 |      0 |      0 |    0 |          0 |
|         m02_regslice                                                                                                                                  |                                                                             design_static_m02_regslice_0 |        285 |        285 |       0 |    0 |   1138 |      0 |      0 |    0 |          0 |
|           inst                                                                                                                                        |                               design_static_m02_regslice_0_axi_register_slice_v2_1_26_axi_register_slice |        285 |        285 |       0 |    0 |   1138 |      0 |      0 |    0 |          0 |
|             ar.ar_pipe                                                                                                                                |                              design_static_m02_regslice_0_axi_register_slice_v2_1_26_axic_register_slice |          2 |          2 |       0 |    0 |     19 |      0 |      0 |    0 |          0 |
|             aw.aw_pipe                                                                                                                                |                            design_static_m02_regslice_0_axi_register_slice_v2_1_26_axic_register_slice_0 |          3 |          3 |       0 |    0 |     20 |      0 |      0 |    0 |          0 |
|             b.b_pipe                                                                                                                                  |              design_static_m02_regslice_0_axi_register_slice_v2_1_26_axic_register_slice__parameterized1 |          2 |          2 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|             r.r_pipe                                                                                                                                  |              design_static_m02_regslice_0_axi_register_slice_v2_1_26_axic_register_slice__parameterized2 |        131 |        131 |       0 |    0 |    516 |      0 |      0 |    0 |          0 |
|             w.w_pipe                                                                                                                                  |              design_static_m02_regslice_0_axi_register_slice_v2_1_26_axic_register_slice__parameterized0 |        147 |        147 |       0 |    0 |    581 |      0 |      0 |    0 |          0 |
|       s00_couplers                                                                                                                                    |                                                                                 s00_couplers_imp_1NRWTKJ |       1938 |       1051 |     836 |   51 |   7343 |     15 |      2 |    0 |          0 |
|         auto_cc                                                                                                                                       |                                                                                  design_static_auto_cc_0 |        935 |        195 |     740 |    0 |   3010 |      0 |      0 |    0 |          0 |
|           inst                                                                                                                                        |                                  design_static_auto_cc_0_axi_clock_converter_v2_1_25_axi_clock_converter |        935 |        195 |     740 |    0 |   3010 |      0 |      0 |    0 |          0 |
|             (inst)                                                                                                                                    |                                  design_static_auto_cc_0_axi_clock_converter_v2_1_25_axi_clock_converter |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|             gen_clock_conv.gen_async_conv.asyncfifo_axi                                                                                               |                                                           design_static_auto_cc_0_fifo_generator_v13_2_7 |        934 |        194 |     740 |    0 |   3010 |      0 |      0 |    0 |          0 |
|               inst_fifo_gen                                                                                                                           |                                                     design_static_auto_cc_0_fifo_generator_v13_2_7_synth |        934 |        194 |     740 |    0 |   3010 |      0 |      0 |    0 |          0 |
|                 gaxi_full_lite.gread_ch.grach2.axi_rach                                                                                               |                                                               design_static_auto_cc_0_fifo_generator_top |         95 |         39 |      56 |    0 |    266 |      0 |      0 |    0 |          0 |
|                   grf.rf                                                                                                                              |                                                           design_static_auto_cc_0_fifo_generator_ramfifo |         95 |         39 |      56 |    0 |    266 |      0 |      0 |    0 |          0 |
|                     gntv_or_sync_fifo.gcx.clkx                                                                                                        |                                                           design_static_auto_cc_0_clk_x_pntrs__xdcDup__4 |         12 |         12 |       0 |    0 |     40 |      0 |      0 |    0 |          0 |
|                       (gntv_or_sync_fifo.gcx.clkx)                                                                                                    |                                                           design_static_auto_cc_0_clk_x_pntrs__xdcDup__4 |          2 |          2 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                       rd_pntr_cdc_inst                                                                                                                |                                                                 design_static_auto_cc_0_xpm_cdc_gray__17 |          5 |          5 |       0 |    0 |     20 |      0 |      0 |    0 |          0 |
|                       wr_pntr_cdc_inst                                                                                                                |                                                                 design_static_auto_cc_0_xpm_cdc_gray__16 |          5 |          5 |       0 |    0 |     20 |      0 |      0 |    0 |          0 |
|                     gntv_or_sync_fifo.gl0.rd                                                                                                          |                                                                      design_static_auto_cc_0_rd_logic_21 |         12 |         12 |       0 |    0 |     18 |      0 |      0 |    0 |          0 |
|                       gr1.gr1_int.rfwft                                                                                                               |                                                                       design_static_auto_cc_0_rd_fwft_27 |          7 |          7 |       0 |    0 |      8 |      0 |      0 |    0 |          0 |
|                       gras.rsts                                                                                                                       |                                                            design_static_auto_cc_0_rd_status_flags_as_28 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|                       rpntr                                                                                                                           |                                                                   design_static_auto_cc_0_rd_bin_cntr_29 |          5 |          5 |       0 |    0 |      8 |      0 |      0 |    0 |          0 |
|                     gntv_or_sync_fifo.gl0.wr                                                                                                          |                                                                      design_static_auto_cc_0_wr_logic_22 |          7 |          7 |       0 |    0 |     14 |      0 |      0 |    0 |          0 |
|                       gwas.wsts                                                                                                                       |                                                            design_static_auto_cc_0_wr_status_flags_as_25 |          2 |          2 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|                       wpntr                                                                                                                           |                                                                   design_static_auto_cc_0_wr_bin_cntr_26 |          5 |          5 |       0 |    0 |     12 |      0 |      0 |    0 |          0 |
|                     gntv_or_sync_fifo.mem                                                                                                             |                                                                        design_static_auto_cc_0_memory_23 |         56 |          0 |      56 |    0 |    168 |      0 |      0 |    0 |          0 |
|                       (gntv_or_sync_fifo.mem)                                                                                                         |                                                                        design_static_auto_cc_0_memory_23 |          0 |          0 |       0 |    0 |     84 |      0 |      0 |    0 |          0 |
|                       gdm.dm_gen.dm                                                                                                                   |                                                                          design_static_auto_cc_0_dmem_24 |         56 |          0 |      56 |    0 |     84 |      0 |      0 |    0 |          0 |
|                     rstblk                                                                                                                            |                                                     design_static_auto_cc_0_reset_blk_ramfifo__xdcDup__4 |          8 |          8 |       0 |    0 |     26 |      0 |      0 |    0 |          0 |
|                       (rstblk)                                                                                                                        |                                                     design_static_auto_cc_0_reset_blk_ramfifo__xdcDup__4 |          8 |          8 |       0 |    0 |     12 |      0 |      0 |    0 |          0 |
|                       ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst                                                                     |                                                            design_static_auto_cc_0_xpm_cdc_async_rst__12 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|                       ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr                                                          |                                               design_static_auto_cc_0_xpm_cdc_single__parameterized1__17 |          0 |          0 |       0 |    0 |      5 |      0 |      0 |    0 |          0 |
|                       ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd                                                          |                                               design_static_auto_cc_0_xpm_cdc_single__parameterized1__16 |          0 |          0 |       0 |    0 |      5 |      0 |      0 |    0 |          0 |
|                       ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst                                                                             |                                                            design_static_auto_cc_0_xpm_cdc_async_rst__11 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|                 gaxi_full_lite.gread_ch.grdch2.axi_rdch                                                                                               |                                               design_static_auto_cc_0_fifo_generator_top__parameterized2 |        335 |         39 |     296 |    0 |   1128 |      0 |      0 |    0 |          0 |
|                   grf.rf                                                                                                                              |                                           design_static_auto_cc_0_fifo_generator_ramfifo__parameterized2 |        335 |         39 |     296 |    0 |   1128 |      0 |      0 |    0 |          0 |
|                     gntv_or_sync_fifo.gcx.clkx                                                                                                        |                                                                      design_static_auto_cc_0_clk_x_pntrs |         12 |         12 |       0 |    0 |     40 |      0 |      0 |    0 |          0 |
|                       (gntv_or_sync_fifo.gcx.clkx)                                                                                                    |                                                                      design_static_auto_cc_0_clk_x_pntrs |          2 |          2 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                       rd_pntr_cdc_inst                                                                                                                |                                                                     design_static_auto_cc_0_xpm_cdc_gray |          5 |          5 |       0 |    0 |     20 |      0 |      0 |    0 |          0 |
|                       wr_pntr_cdc_inst                                                                                                                |                                                                 design_static_auto_cc_0_xpm_cdc_gray__18 |          5 |          5 |       0 |    0 |     20 |      0 |      0 |    0 |          0 |
|                     gntv_or_sync_fifo.gl0.rd                                                                                                          |                                                                      design_static_auto_cc_0_rd_logic_14 |         13 |         13 |       0 |    0 |     18 |      0 |      0 |    0 |          0 |
|                       gr1.gr1_int.rfwft                                                                                                               |                                                                       design_static_auto_cc_0_rd_fwft_18 |          7 |          7 |       0 |    0 |      8 |      0 |      0 |    0 |          0 |
|                       gras.rsts                                                                                                                       |                                                            design_static_auto_cc_0_rd_status_flags_as_19 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|                       rpntr                                                                                                                           |                                                                   design_static_auto_cc_0_rd_bin_cntr_20 |          6 |          6 |       0 |    0 |      8 |      0 |      0 |    0 |          0 |
|                     gntv_or_sync_fifo.gl0.wr                                                                                                          |                                                                      design_static_auto_cc_0_wr_logic_15 |          7 |          7 |       0 |    0 |     14 |      0 |      0 |    0 |          0 |
|                       gwas.wsts                                                                                                                       |                                                            design_static_auto_cc_0_wr_status_flags_as_16 |          2 |          2 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|                       wpntr                                                                                                                           |                                                                   design_static_auto_cc_0_wr_bin_cntr_17 |          5 |          5 |       0 |    0 |     12 |      0 |      0 |    0 |          0 |
|                     gntv_or_sync_fifo.mem                                                                                                             |                                                           design_static_auto_cc_0_memory__parameterized2 |        296 |          0 |     296 |    0 |   1030 |      0 |      0 |    0 |          0 |
|                       (gntv_or_sync_fifo.mem)                                                                                                         |                                                           design_static_auto_cc_0_memory__parameterized2 |          0 |          0 |       0 |    0 |    515 |      0 |      0 |    0 |          0 |
|                       gdm.dm_gen.dm                                                                                                                   |                                                             design_static_auto_cc_0_dmem__parameterized2 |        296 |          0 |     296 |    0 |    515 |      0 |      0 |    0 |          0 |
|                     rstblk                                                                                                                            |                                                                design_static_auto_cc_0_reset_blk_ramfifo |          7 |          7 |       0 |    0 |     26 |      0 |      0 |    0 |          0 |
|                       (rstblk)                                                                                                                        |                                                                design_static_auto_cc_0_reset_blk_ramfifo |          7 |          7 |       0 |    0 |     12 |      0 |      0 |    0 |          0 |
|                       ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst                                                                     |                                                                design_static_auto_cc_0_xpm_cdc_async_rst |          0 |          0 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|                       ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr                                                          |                                                   design_static_auto_cc_0_xpm_cdc_single__parameterized1 |          0 |          0 |       0 |    0 |      5 |      0 |      0 |    0 |          0 |
|                       ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd                                                          |                                               design_static_auto_cc_0_xpm_cdc_single__parameterized1__18 |          0 |          0 |       0 |    0 |      5 |      0 |      0 |    0 |          0 |
|                       ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst                                                                             |                                                            design_static_auto_cc_0_xpm_cdc_async_rst__13 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|                 gaxi_full_lite.gwrite_ch.gwach2.axi_wach                                                                                              |                                                    design_static_auto_cc_0_fifo_generator_top__xdcDup__1 |         95 |         39 |      56 |    0 |    266 |      0 |      0 |    0 |          0 |
|                   grf.rf                                                                                                                              |                                                design_static_auto_cc_0_fifo_generator_ramfifo__xdcDup__1 |         95 |         39 |      56 |    0 |    266 |      0 |      0 |    0 |          0 |
|                     gntv_or_sync_fifo.gcx.clkx                                                                                                        |                                                           design_static_auto_cc_0_clk_x_pntrs__xdcDup__1 |         12 |         12 |       0 |    0 |     40 |      0 |      0 |    0 |          0 |
|                       (gntv_or_sync_fifo.gcx.clkx)                                                                                                    |                                                           design_static_auto_cc_0_clk_x_pntrs__xdcDup__1 |          2 |          2 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                       rd_pntr_cdc_inst                                                                                                                |                                                                 design_static_auto_cc_0_xpm_cdc_gray__11 |          5 |          5 |       0 |    0 |     20 |      0 |      0 |    0 |          0 |
|                       wr_pntr_cdc_inst                                                                                                                |                                                                 design_static_auto_cc_0_xpm_cdc_gray__10 |          5 |          5 |       0 |    0 |     20 |      0 |      0 |    0 |          0 |
|                     gntv_or_sync_fifo.gl0.rd                                                                                                          |                                                                       design_static_auto_cc_0_rd_logic_7 |         13 |         13 |       0 |    0 |     18 |      0 |      0 |    0 |          0 |
|                       gr1.gr1_int.rfwft                                                                                                               |                                                                       design_static_auto_cc_0_rd_fwft_11 |          7 |          7 |       0 |    0 |      8 |      0 |      0 |    0 |          0 |
|                       gras.rsts                                                                                                                       |                                                            design_static_auto_cc_0_rd_status_flags_as_12 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|                       rpntr                                                                                                                           |                                                                   design_static_auto_cc_0_rd_bin_cntr_13 |          6 |          6 |       0 |    0 |      8 |      0 |      0 |    0 |          0 |
|                     gntv_or_sync_fifo.gl0.wr                                                                                                          |                                                                       design_static_auto_cc_0_wr_logic_8 |          7 |          7 |       0 |    0 |     14 |      0 |      0 |    0 |          0 |
|                       gwas.wsts                                                                                                                       |                                                             design_static_auto_cc_0_wr_status_flags_as_9 |          2 |          2 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|                       wpntr                                                                                                                           |                                                                   design_static_auto_cc_0_wr_bin_cntr_10 |          5 |          5 |       0 |    0 |     12 |      0 |      0 |    0 |          0 |
|                     gntv_or_sync_fifo.mem                                                                                                             |                                                                           design_static_auto_cc_0_memory |         56 |          0 |      56 |    0 |    168 |      0 |      0 |    0 |          0 |
|                       (gntv_or_sync_fifo.mem)                                                                                                         |                                                                           design_static_auto_cc_0_memory |          0 |          0 |       0 |    0 |     84 |      0 |      0 |    0 |          0 |
|                       gdm.dm_gen.dm                                                                                                                   |                                                                             design_static_auto_cc_0_dmem |         56 |          0 |      56 |    0 |     84 |      0 |      0 |    0 |          0 |
|                     rstblk                                                                                                                            |                                                     design_static_auto_cc_0_reset_blk_ramfifo__xdcDup__1 |          7 |          7 |       0 |    0 |     26 |      0 |      0 |    0 |          0 |
|                       (rstblk)                                                                                                                        |                                                     design_static_auto_cc_0_reset_blk_ramfifo__xdcDup__1 |          7 |          7 |       0 |    0 |     12 |      0 |      0 |    0 |          0 |
|                       ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst                                                                     |                                                             design_static_auto_cc_0_xpm_cdc_async_rst__6 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|                       ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr                                                          |                                               design_static_auto_cc_0_xpm_cdc_single__parameterized1__11 |          0 |          0 |       0 |    0 |      5 |      0 |      0 |    0 |          0 |
|                       ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd                                                          |                                               design_static_auto_cc_0_xpm_cdc_single__parameterized1__10 |          0 |          0 |       0 |    0 |      5 |      0 |      0 |    0 |          0 |
|                       ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst                                                                             |                                                             design_static_auto_cc_0_xpm_cdc_async_rst__5 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|                 gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch                                                                                              |                                               design_static_auto_cc_0_fifo_generator_top__parameterized0 |        371 |         39 |     332 |    0 |   1252 |      0 |      0 |    0 |          0 |
|                   grf.rf                                                                                                                              |                                           design_static_auto_cc_0_fifo_generator_ramfifo__parameterized0 |        371 |         39 |     332 |    0 |   1252 |      0 |      0 |    0 |          0 |
|                     gntv_or_sync_fifo.gcx.clkx                                                                                                        |                                                           design_static_auto_cc_0_clk_x_pntrs__xdcDup__2 |         12 |         12 |       0 |    0 |     40 |      0 |      0 |    0 |          0 |
|                       (gntv_or_sync_fifo.gcx.clkx)                                                                                                    |                                                           design_static_auto_cc_0_clk_x_pntrs__xdcDup__2 |          2 |          2 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                       rd_pntr_cdc_inst                                                                                                                |                                                                 design_static_auto_cc_0_xpm_cdc_gray__13 |          5 |          5 |       0 |    0 |     20 |      0 |      0 |    0 |          0 |
|                       wr_pntr_cdc_inst                                                                                                                |                                                                 design_static_auto_cc_0_xpm_cdc_gray__12 |          5 |          5 |       0 |    0 |     20 |      0 |      0 |    0 |          0 |
|                     gntv_or_sync_fifo.gl0.rd                                                                                                          |                                                                       design_static_auto_cc_0_rd_logic_0 |         12 |         12 |       0 |    0 |     18 |      0 |      0 |    0 |          0 |
|                       gr1.gr1_int.rfwft                                                                                                               |                                                                        design_static_auto_cc_0_rd_fwft_4 |          6 |          6 |       0 |    0 |      8 |      0 |      0 |    0 |          0 |
|                       gras.rsts                                                                                                                       |                                                             design_static_auto_cc_0_rd_status_flags_as_5 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|                       rpntr                                                                                                                           |                                                                    design_static_auto_cc_0_rd_bin_cntr_6 |          6 |          6 |       0 |    0 |      8 |      0 |      0 |    0 |          0 |
|                     gntv_or_sync_fifo.gl0.wr                                                                                                          |                                                                       design_static_auto_cc_0_wr_logic_1 |          7 |          7 |       0 |    0 |     14 |      0 |      0 |    0 |          0 |
|                       gwas.wsts                                                                                                                       |                                                             design_static_auto_cc_0_wr_status_flags_as_2 |          2 |          2 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|                       wpntr                                                                                                                           |                                                                    design_static_auto_cc_0_wr_bin_cntr_3 |          5 |          5 |       0 |    0 |     12 |      0 |      0 |    0 |          0 |
|                     gntv_or_sync_fifo.mem                                                                                                             |                                                           design_static_auto_cc_0_memory__parameterized0 |        332 |          0 |     332 |    0 |   1154 |      0 |      0 |    0 |          0 |
|                       (gntv_or_sync_fifo.mem)                                                                                                         |                                                           design_static_auto_cc_0_memory__parameterized0 |          0 |          0 |       0 |    0 |    577 |      0 |      0 |    0 |          0 |
|                       gdm.dm_gen.dm                                                                                                                   |                                                             design_static_auto_cc_0_dmem__parameterized0 |        332 |          0 |     332 |    0 |    577 |      0 |      0 |    0 |          0 |
|                     rstblk                                                                                                                            |                                                     design_static_auto_cc_0_reset_blk_ramfifo__xdcDup__2 |          8 |          8 |       0 |    0 |     26 |      0 |      0 |    0 |          0 |
|                       (rstblk)                                                                                                                        |                                                     design_static_auto_cc_0_reset_blk_ramfifo__xdcDup__2 |          8 |          8 |       0 |    0 |     12 |      0 |      0 |    0 |          0 |
|                       ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst                                                                     |                                                             design_static_auto_cc_0_xpm_cdc_async_rst__8 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|                       ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr                                                          |                                               design_static_auto_cc_0_xpm_cdc_single__parameterized1__13 |          0 |          0 |       0 |    0 |      5 |      0 |      0 |    0 |          0 |
|                       ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd                                                          |                                               design_static_auto_cc_0_xpm_cdc_single__parameterized1__12 |          0 |          0 |       0 |    0 |      5 |      0 |      0 |    0 |          0 |
|                       ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst                                                                             |                                                             design_static_auto_cc_0_xpm_cdc_async_rst__7 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|                 gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch                                                                                              |                                               design_static_auto_cc_0_fifo_generator_top__parameterized1 |         38 |         38 |       0 |    0 |     98 |      0 |      0 |    0 |          0 |
|                   grf.rf                                                                                                                              |                                           design_static_auto_cc_0_fifo_generator_ramfifo__parameterized1 |         38 |         38 |       0 |    0 |     98 |      0 |      0 |    0 |          0 |
|                     gntv_or_sync_fifo.gcx.clkx                                                                                                        |                                                           design_static_auto_cc_0_clk_x_pntrs__xdcDup__3 |         12 |         12 |       0 |    0 |     40 |      0 |      0 |    0 |          0 |
|                       (gntv_or_sync_fifo.gcx.clkx)                                                                                                    |                                                           design_static_auto_cc_0_clk_x_pntrs__xdcDup__3 |          2 |          2 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                       rd_pntr_cdc_inst                                                                                                                |                                                                 design_static_auto_cc_0_xpm_cdc_gray__15 |          5 |          5 |       0 |    0 |     20 |      0 |      0 |    0 |          0 |
|                       wr_pntr_cdc_inst                                                                                                                |                                                                 design_static_auto_cc_0_xpm_cdc_gray__14 |          5 |          5 |       0 |    0 |     20 |      0 |      0 |    0 |          0 |
|                     gntv_or_sync_fifo.gl0.rd                                                                                                          |                                                                         design_static_auto_cc_0_rd_logic |         11 |         11 |       0 |    0 |     18 |      0 |      0 |    0 |          0 |
|                       gr1.gr1_int.rfwft                                                                                                               |                                                                          design_static_auto_cc_0_rd_fwft |          6 |          6 |       0 |    0 |      8 |      0 |      0 |    0 |          0 |
|                       gras.rsts                                                                                                                       |                                                               design_static_auto_cc_0_rd_status_flags_as |          0 |          0 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|                       rpntr                                                                                                                           |                                                                      design_static_auto_cc_0_rd_bin_cntr |          5 |          5 |       0 |    0 |      8 |      0 |      0 |    0 |          0 |
|                     gntv_or_sync_fifo.gl0.wr                                                                                                          |                                                                         design_static_auto_cc_0_wr_logic |          7 |          7 |       0 |    0 |     14 |      0 |      0 |    0 |          0 |
|                       gwas.wsts                                                                                                                       |                                                               design_static_auto_cc_0_wr_status_flags_as |          2 |          2 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|                       wpntr                                                                                                                           |                                                                      design_static_auto_cc_0_wr_bin_cntr |          5 |          5 |       0 |    0 |     12 |      0 |      0 |    0 |          0 |
|                     rstblk                                                                                                                            |                                                     design_static_auto_cc_0_reset_blk_ramfifo__xdcDup__3 |          8 |          8 |       0 |    0 |     26 |      0 |      0 |    0 |          0 |
|                       (rstblk)                                                                                                                        |                                                     design_static_auto_cc_0_reset_blk_ramfifo__xdcDup__3 |          8 |          8 |       0 |    0 |     12 |      0 |      0 |    0 |          0 |
|                       ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst                                                                     |                                                            design_static_auto_cc_0_xpm_cdc_async_rst__10 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|                       ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr                                                          |                                               design_static_auto_cc_0_xpm_cdc_single__parameterized1__15 |          0 |          0 |       0 |    0 |      5 |      0 |      0 |    0 |          0 |
|                       ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd                                                          |                                               design_static_auto_cc_0_xpm_cdc_single__parameterized1__14 |          0 |          0 |       0 |    0 |      5 |      0 |      0 |    0 |          0 |
|                       ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst                                                                             |                                                             design_static_auto_cc_0_xpm_cdc_async_rst__9 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|         s00_data_fifo                                                                                                                                 |                                                                            design_static_s00_data_fifo_0 |        449 |        302 |      96 |   51 |   1965 |     15 |      2 |    0 |          0 |
|           inst                                                                                                                                        |                                        design_static_s00_data_fifo_0_axi_data_fifo_v2_1_25_axi_data_fifo |        449 |        302 |      96 |   51 |   1965 |     15 |      2 |    0 |          0 |
|             gen_fifo.fifo_gen_inst                                                                                                                    |                                                     design_static_s00_data_fifo_0_fifo_generator_v13_2_7 |        449 |        302 |      96 |   51 |   1965 |     15 |      2 |    0 |          0 |
|               inst_fifo_gen                                                                                                                           |                                               design_static_s00_data_fifo_0_fifo_generator_v13_2_7_synth |        449 |        302 |      96 |   51 |   1965 |     15 |      2 |    0 |          0 |
|                 (inst_fifo_gen)                                                                                                                       |                                               design_static_s00_data_fifo_0_fifo_generator_v13_2_7_synth |         12 |         12 |       0 |    0 |     20 |      0 |      0 |    0 |          0 |
|                 gaxi_full_lite.gread_ch.grach2.axi_rach                                                                                               |                                                         design_static_s00_data_fifo_0_fifo_generator_top |        112 |         64 |      48 |    0 |    203 |      0 |      0 |    0 |          0 |
|                   grf.rf                                                                                                                              |                                                     design_static_s00_data_fifo_0_fifo_generator_ramfifo |        112 |         64 |      48 |    0 |    203 |      0 |      0 |    0 |          0 |
|                     gntv_or_sync_fifo.gl0.rd                                                                                                          |                                                                design_static_s00_data_fifo_0_rd_logic_14 |         21 |         21 |       0 |    0 |     20 |      0 |      0 |    0 |          0 |
|                       gr1.gr1_int.rfwft                                                                                                               |                                                                 design_static_s00_data_fifo_0_rd_fwft_20 |         13 |         13 |       0 |    0 |      8 |      0 |      0 |    0 |          0 |
|                       grss.rsts                                                                                                                       |                                                      design_static_s00_data_fifo_0_rd_status_flags_ss_21 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|                       rpntr                                                                                                                           |                                                             design_static_s00_data_fifo_0_rd_bin_cntr_22 |          8 |          8 |       0 |    0 |     10 |      0 |      0 |    0 |          0 |
|                     gntv_or_sync_fifo.gl0.wr                                                                                                          |                                                                design_static_s00_data_fifo_0_wr_logic_15 |          9 |          9 |       0 |    0 |     12 |      0 |      0 |    0 |          0 |
|                       gwss.wsts                                                                                                                       |                                                      design_static_s00_data_fifo_0_wr_status_flags_ss_18 |          4 |          4 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|                       wpntr                                                                                                                           |                                                             design_static_s00_data_fifo_0_wr_bin_cntr_19 |          5 |          5 |       0 |    0 |     10 |      0 |      0 |    0 |          0 |
|                     gntv_or_sync_fifo.mem                                                                                                             |                                                                  design_static_s00_data_fifo_0_memory_16 |         78 |         30 |      48 |    0 |    162 |      0 |      0 |    0 |          0 |
|                       (gntv_or_sync_fifo.mem)                                                                                                         |                                                                  design_static_s00_data_fifo_0_memory_16 |         30 |         30 |       0 |    0 |     81 |      0 |      0 |    0 |          0 |
|                       gdm.dm_gen.dm                                                                                                                   |                                                                    design_static_s00_data_fifo_0_dmem_17 |         48 |          0 |      48 |    0 |     81 |      0 |      0 |    0 |          0 |
|                     rstblk                                                                                                                            |                                          design_static_s00_data_fifo_0_reset_blk_ramfifo__parameterized0 |          6 |          6 |       0 |    0 |      9 |      0 |      0 |    0 |          0 |
|                       (rstblk)                                                                                                                        |                                          design_static_s00_data_fifo_0_reset_blk_ramfifo__parameterized0 |          6 |          6 |       0 |    0 |      7 |      0 |      0 |    0 |          0 |
|                       ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst                                                                             |                                                       design_static_s00_data_fifo_0_xpm_cdc_async_rst__6 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|                 gaxi_full_lite.gread_ch.grach2.gaxi_arvld.rach_pkt_reg_slice                                                                          |                                                              design_static_s00_data_fifo_0_axi_reg_slice |          8 |          8 |       0 |    0 |     92 |      0 |      0 |    0 |          0 |
|                   (gaxi_full_lite.gread_ch.grach2.gaxi_arvld.rach_pkt_reg_slice)                                                                      |                                                              design_static_s00_data_fifo_0_axi_reg_slice |          1 |          1 |       0 |    0 |     84 |      0 |      0 |    0 |          0 |
|                   rstblk                                                                                                                              |                                          design_static_s00_data_fifo_0_reset_blk_ramfifo__parameterized1 |          7 |          7 |       0 |    0 |      8 |      0 |      0 |    0 |          0 |
|                     (rstblk)                                                                                                                          |                                          design_static_s00_data_fifo_0_reset_blk_ramfifo__parameterized1 |          7 |          7 |       0 |    0 |      6 |      0 |      0 |    0 |          0 |
|                     ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst                                                                               |                                                          design_static_s00_data_fifo_0_xpm_cdc_async_rst |          0 |          0 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|                 gaxi_full_lite.gread_ch.grdch2.axi_rdch                                                                                               |                                         design_static_s00_data_fifo_0_fifo_generator_top__parameterized1 |        112 |         88 |       0 |   24 |    642 |      7 |      1 |    0 |          0 |
|                   grf.rf                                                                                                                              |                                     design_static_s00_data_fifo_0_fifo_generator_ramfifo__parameterized1 |        112 |         88 |       0 |   24 |    642 |      7 |      1 |    0 |          0 |
|                     gntv_or_sync_fifo.gl0.rd                                                                                                          |                                                 design_static_s00_data_fifo_0_rd_logic__parameterized0_3 |         25 |         25 |       0 |    0 |     28 |      0 |      0 |    0 |          0 |
|                       gr1.gr1_int.rfwft                                                                                                               |                                                  design_static_s00_data_fifo_0_rd_fwft__parameterized0_9 |         17 |         17 |       0 |    0 |      8 |      0 |      0 |    0 |          0 |
|                       grss.rsts                                                                                                                       |                                      design_static_s00_data_fifo_0_rd_status_flags_ss__parameterized0_10 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|                         (grss.rsts)                                                                                                                   |                                      design_static_s00_data_fifo_0_rd_status_flags_ss__parameterized0_10 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|                         c1                                                                                                                            |                                                 design_static_s00_data_fifo_0_compare__parameterized0_12 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                         c2                                                                                                                            |                                                 design_static_s00_data_fifo_0_compare__parameterized0_13 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                       rpntr                                                                                                                           |                                             design_static_s00_data_fifo_0_rd_bin_cntr__parameterized0_11 |          7 |          7 |       0 |    0 |     18 |      0 |      0 |    0 |          0 |
|                     gntv_or_sync_fifo.gl0.wr                                                                                                          |                                                 design_static_s00_data_fifo_0_wr_logic__parameterized0_4 |         32 |         32 |       0 |    0 |     20 |      0 |      0 |    0 |          0 |
|                       gwss.wsts                                                                                                                       |                                       design_static_s00_data_fifo_0_wr_status_flags_ss__parameterized0_5 |          5 |          5 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|                         (gwss.wsts)                                                                                                                   |                                       design_static_s00_data_fifo_0_wr_status_flags_ss__parameterized0_5 |          4 |          4 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|                         c0                                                                                                                            |                                                  design_static_s00_data_fifo_0_compare__parameterized0_7 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                         c1                                                                                                                            |                                                  design_static_s00_data_fifo_0_compare__parameterized0_8 |          2 |          2 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                       wpntr                                                                                                                           |                                              design_static_s00_data_fifo_0_wr_bin_cntr__parameterized0_6 |         27 |         27 |       0 |    0 |     18 |      0 |      0 |    0 |          0 |
|                     gntv_or_sync_fifo.mem                                                                                                             |                                                     design_static_s00_data_fifo_0_memory__parameterized1 |         48 |         24 |       0 |   24 |    582 |      7 |      1 |    0 |          0 |
|                       (gntv_or_sync_fifo.mem)                                                                                                         |                                                     design_static_s00_data_fifo_0_memory__parameterized1 |          0 |          0 |       0 |    0 |    518 |      0 |      0 |    0 |          0 |
|                       gbm.gbmg.gbmga.ngecc.bmg                                                                                                        |                                         design_static_s00_data_fifo_0_blk_mem_gen_v8_4_5__parameterized1 |         48 |         24 |       0 |   24 |     64 |      7 |      1 |    0 |          0 |
|                         inst_blk_mem_gen                                                                                                              |                                   design_static_s00_data_fifo_0_blk_mem_gen_v8_4_5_synth__parameterized0 |         48 |         24 |       0 |   24 |     64 |      7 |      1 |    0 |          0 |
|                           gnbram.gnativebmg.native_blk_mem_gen                                                                                        |                                            design_static_s00_data_fifo_0_blk_mem_gen_top__parameterized0 |         48 |         24 |       0 |   24 |     64 |      7 |      1 |    0 |          0 |
|                             valid.cstr                                                                                                                |                                   design_static_s00_data_fifo_0_blk_mem_gen_generic_cstr__parameterized0 |         48 |         24 |       0 |   24 |     64 |      7 |      1 |    0 |          0 |
|                               ramloop[0].ram.r                                                                                                        |                                     design_static_s00_data_fifo_0_blk_mem_gen_prim_width__parameterized8 |          7 |          4 |       0 |    3 |      8 |      0 |      1 |    0 |          0 |
|                                 (ramloop[0].ram.r)                                                                                                    |                                     design_static_s00_data_fifo_0_blk_mem_gen_prim_width__parameterized8 |          5 |          2 |       0 |    3 |      8 |      0 |      0 |    0 |          0 |
|                                 prim_noinit.ram                                                                                                       |                                   design_static_s00_data_fifo_0_blk_mem_gen_prim_wrapper__parameterized8 |          2 |          2 |       0 |    0 |      0 |      0 |      1 |    0 |          0 |
|                               ramloop[1].ram.r                                                                                                        |                                     design_static_s00_data_fifo_0_blk_mem_gen_prim_width__parameterized9 |          7 |          4 |       0 |    3 |      8 |      1 |      0 |    0 |          0 |
|                                 (ramloop[1].ram.r)                                                                                                    |                                     design_static_s00_data_fifo_0_blk_mem_gen_prim_width__parameterized9 |          5 |          2 |       0 |    3 |      8 |      0 |      0 |    0 |          0 |
|                                 prim_noinit.ram                                                                                                       |                                   design_static_s00_data_fifo_0_blk_mem_gen_prim_wrapper__parameterized9 |          2 |          2 |       0 |    0 |      0 |      1 |      0 |    0 |          0 |
|                               ramloop[2].ram.r                                                                                                        |                                    design_static_s00_data_fifo_0_blk_mem_gen_prim_width__parameterized10 |          7 |          4 |       0 |    3 |      8 |      1 |      0 |    0 |          0 |
|                                 (ramloop[2].ram.r)                                                                                                    |                                    design_static_s00_data_fifo_0_blk_mem_gen_prim_width__parameterized10 |          5 |          2 |       0 |    3 |      8 |      0 |      0 |    0 |          0 |
|                                 prim_noinit.ram                                                                                                       |                                  design_static_s00_data_fifo_0_blk_mem_gen_prim_wrapper__parameterized10 |          2 |          2 |       0 |    0 |      0 |      1 |      0 |    0 |          0 |
|                               ramloop[3].ram.r                                                                                                        |                                    design_static_s00_data_fifo_0_blk_mem_gen_prim_width__parameterized11 |          7 |          4 |       0 |    3 |      8 |      1 |      0 |    0 |          0 |
|                                 (ramloop[3].ram.r)                                                                                                    |                                    design_static_s00_data_fifo_0_blk_mem_gen_prim_width__parameterized11 |          5 |          2 |       0 |    3 |      8 |      0 |      0 |    0 |          0 |
|                                 prim_noinit.ram                                                                                                       |                                  design_static_s00_data_fifo_0_blk_mem_gen_prim_wrapper__parameterized11 |          2 |          2 |       0 |    0 |      0 |      1 |      0 |    0 |          0 |
|                               ramloop[4].ram.r                                                                                                        |                                    design_static_s00_data_fifo_0_blk_mem_gen_prim_width__parameterized12 |          7 |          4 |       0 |    3 |      8 |      1 |      0 |    0 |          0 |
|                                 (ramloop[4].ram.r)                                                                                                    |                                    design_static_s00_data_fifo_0_blk_mem_gen_prim_width__parameterized12 |          5 |          2 |       0 |    3 |      8 |      0 |      0 |    0 |          0 |
|                                 prim_noinit.ram                                                                                                       |                                  design_static_s00_data_fifo_0_blk_mem_gen_prim_wrapper__parameterized12 |          2 |          2 |       0 |    0 |      0 |      1 |      0 |    0 |          0 |
|                               ramloop[5].ram.r                                                                                                        |                                    design_static_s00_data_fifo_0_blk_mem_gen_prim_width__parameterized13 |          7 |          4 |       0 |    3 |      8 |      1 |      0 |    0 |          0 |
|                                 (ramloop[5].ram.r)                                                                                                    |                                    design_static_s00_data_fifo_0_blk_mem_gen_prim_width__parameterized13 |          5 |          2 |       0 |    3 |      8 |      0 |      0 |    0 |          0 |
|                                 prim_noinit.ram                                                                                                       |                                  design_static_s00_data_fifo_0_blk_mem_gen_prim_wrapper__parameterized13 |          2 |          2 |       0 |    0 |      0 |      1 |      0 |    0 |          0 |
|                               ramloop[6].ram.r                                                                                                        |                                    design_static_s00_data_fifo_0_blk_mem_gen_prim_width__parameterized14 |          7 |          4 |       0 |    3 |      8 |      1 |      0 |    0 |          0 |
|                                 (ramloop[6].ram.r)                                                                                                    |                                    design_static_s00_data_fifo_0_blk_mem_gen_prim_width__parameterized14 |          5 |          2 |       0 |    3 |      8 |      0 |      0 |    0 |          0 |
|                                 prim_noinit.ram                                                                                                       |                                  design_static_s00_data_fifo_0_blk_mem_gen_prim_wrapper__parameterized14 |          2 |          2 |       0 |    0 |      0 |      1 |      0 |    0 |          0 |
|                               ramloop[7].ram.r                                                                                                        |                                    design_static_s00_data_fifo_0_blk_mem_gen_prim_width__parameterized15 |          7 |          4 |       0 |    3 |      8 |      1 |      0 |    0 |          0 |
|                                 (ramloop[7].ram.r)                                                                                                    |                                    design_static_s00_data_fifo_0_blk_mem_gen_prim_width__parameterized15 |          5 |          2 |       0 |    3 |      8 |      0 |      0 |    0 |          0 |
|                                 prim_noinit.ram                                                                                                       |                                  design_static_s00_data_fifo_0_blk_mem_gen_prim_wrapper__parameterized15 |          2 |          2 |       0 |    0 |      0 |      1 |      0 |    0 |          0 |
|                     rstblk                                                                                                                            |                                          design_static_s00_data_fifo_0_reset_blk_ramfifo__parameterized2 |          7 |          7 |       0 |    0 |     12 |      0 |      0 |    0 |          0 |
|                       (rstblk)                                                                                                                        |                                          design_static_s00_data_fifo_0_reset_blk_ramfifo__parameterized2 |          7 |          7 |       0 |    0 |      7 |      0 |      0 |    0 |          0 |
|                       ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst                                                                    |                                                           design_static_s00_data_fifo_0_xpm_cdc_sync_rst |          0 |          0 |       0 |    0 |      5 |      0 |      0 |    0 |          0 |
|                 gaxi_full_lite.gwrite_ch.gwach2.axi_wach                                                                                              |                                              design_static_s00_data_fifo_0_fifo_generator_top__xdcDup__1 |         81 |         33 |      48 |    0 |    203 |      0 |      0 |    0 |          0 |
|                   grf.rf                                                                                                                              |                                          design_static_s00_data_fifo_0_fifo_generator_ramfifo__xdcDup__1 |         81 |         33 |      48 |    0 |    203 |      0 |      0 |    0 |          0 |
|                     gntv_or_sync_fifo.gl0.rd                                                                                                          |                                                                   design_static_s00_data_fifo_0_rd_logic |         17 |         17 |       0 |    0 |     20 |      0 |      0 |    0 |          0 |
|                       gr1.gr1_int.rfwft                                                                                                               |                                                                    design_static_s00_data_fifo_0_rd_fwft |         10 |         10 |       0 |    0 |      8 |      0 |      0 |    0 |          0 |
|                       grss.rsts                                                                                                                       |                                                         design_static_s00_data_fifo_0_rd_status_flags_ss |          0 |          0 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|                       rpntr                                                                                                                           |                                                                design_static_s00_data_fifo_0_rd_bin_cntr |          8 |          8 |       0 |    0 |     10 |      0 |      0 |    0 |          0 |
|                     gntv_or_sync_fifo.gl0.wr                                                                                                          |                                                                   design_static_s00_data_fifo_0_wr_logic |          9 |          9 |       0 |    0 |     12 |      0 |      0 |    0 |          0 |
|                       gwss.wsts                                                                                                                       |                                                         design_static_s00_data_fifo_0_wr_status_flags_ss |          4 |          4 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|                       wpntr                                                                                                                           |                                                                design_static_s00_data_fifo_0_wr_bin_cntr |          5 |          5 |       0 |    0 |     10 |      0 |      0 |    0 |          0 |
|                     gntv_or_sync_fifo.mem                                                                                                             |                                                                     design_static_s00_data_fifo_0_memory |         48 |          0 |      48 |    0 |    162 |      0 |      0 |    0 |          0 |
|                       (gntv_or_sync_fifo.mem)                                                                                                         |                                                                     design_static_s00_data_fifo_0_memory |          0 |          0 |       0 |    0 |     81 |      0 |      0 |    0 |          0 |
|                       gdm.dm_gen.dm                                                                                                                   |                                                                       design_static_s00_data_fifo_0_dmem |         48 |          0 |      48 |    0 |     81 |      0 |      0 |    0 |          0 |
|                     rstblk                                                                                                                            |                               design_static_s00_data_fifo_0_reset_blk_ramfifo__parameterized0__xdcDup__1 |          7 |          7 |       0 |    0 |      9 |      0 |      0 |    0 |          0 |
|                       (rstblk)                                                                                                                        |                               design_static_s00_data_fifo_0_reset_blk_ramfifo__parameterized0__xdcDup__1 |          7 |          7 |       0 |    0 |      7 |      0 |      0 |    0 |          0 |
|                       ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst                                                                             |                                                       design_static_s00_data_fifo_0_xpm_cdc_async_rst__4 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|                 gaxi_full_lite.gwrite_ch.gwach2.gawvld_pkt_fifo.wach_pkt_reg_slice                                                                    |                                                   design_static_s00_data_fifo_0_axi_reg_slice__xdcDup__1 |          8 |          8 |       0 |    0 |     92 |      0 |      0 |    0 |          0 |
|                   (gaxi_full_lite.gwrite_ch.gwach2.gawvld_pkt_fifo.wach_pkt_reg_slice)                                                                |                                                   design_static_s00_data_fifo_0_axi_reg_slice__xdcDup__1 |          1 |          1 |       0 |    0 |     84 |      0 |      0 |    0 |          0 |
|                   rstblk                                                                                                                              |                               design_static_s00_data_fifo_0_reset_blk_ramfifo__parameterized1__xdcDup__1 |          7 |          7 |       0 |    0 |      8 |      0 |      0 |    0 |          0 |
|                     (rstblk)                                                                                                                          |                               design_static_s00_data_fifo_0_reset_blk_ramfifo__parameterized1__xdcDup__1 |          7 |          7 |       0 |    0 |      6 |      0 |      0 |    0 |          0 |
|                     ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst                                                                               |                                                       design_static_s00_data_fifo_0_xpm_cdc_async_rst__5 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|                 gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch                                                                                              |                                         design_static_s00_data_fifo_0_fifo_generator_top__parameterized0 |        114 |         87 |       0 |   27 |    709 |      8 |      1 |    0 |          0 |
|                   grf.rf                                                                                                                              |                                     design_static_s00_data_fifo_0_fifo_generator_ramfifo__parameterized0 |        114 |         87 |       0 |   27 |    709 |      8 |      1 |    0 |          0 |
|                     gntv_or_sync_fifo.gl0.rd                                                                                                          |                                                   design_static_s00_data_fifo_0_rd_logic__parameterized0 |         26 |         26 |       0 |    0 |     28 |      0 |      0 |    0 |          0 |
|                       gr1.gr1_int.rfwft                                                                                                               |                                                    design_static_s00_data_fifo_0_rd_fwft__parameterized0 |         18 |         18 |       0 |    0 |      8 |      0 |      0 |    0 |          0 |
|                       grss.rsts                                                                                                                       |                                         design_static_s00_data_fifo_0_rd_status_flags_ss__parameterized0 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|                         (grss.rsts)                                                                                                                   |                                         design_static_s00_data_fifo_0_rd_status_flags_ss__parameterized0 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|                         c1                                                                                                                            |                                                  design_static_s00_data_fifo_0_compare__parameterized0_1 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                         c2                                                                                                                            |                                                  design_static_s00_data_fifo_0_compare__parameterized0_2 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                       rpntr                                                                                                                           |                                                design_static_s00_data_fifo_0_rd_bin_cntr__parameterized0 |          7 |          7 |       0 |    0 |     18 |      0 |      0 |    0 |          0 |
|                     gntv_or_sync_fifo.gl0.wr                                                                                                          |                                                   design_static_s00_data_fifo_0_wr_logic__parameterized0 |         33 |         33 |       0 |    0 |     20 |      0 |      0 |    0 |          0 |
|                       gwss.wsts                                                                                                                       |                                         design_static_s00_data_fifo_0_wr_status_flags_ss__parameterized0 |          6 |          6 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|                         (gwss.wsts)                                                                                                                   |                                         design_static_s00_data_fifo_0_wr_status_flags_ss__parameterized0 |          4 |          4 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|                         c0                                                                                                                            |                                                    design_static_s00_data_fifo_0_compare__parameterized0 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                         c1                                                                                                                            |                                                  design_static_s00_data_fifo_0_compare__parameterized0_0 |          2 |          2 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                       wpntr                                                                                                                           |                                                design_static_s00_data_fifo_0_wr_bin_cntr__parameterized0 |         27 |         27 |       0 |    0 |     18 |      0 |      0 |    0 |          0 |
|                     gntv_or_sync_fifo.mem                                                                                                             |                                                     design_static_s00_data_fifo_0_memory__parameterized0 |         50 |         23 |       0 |   27 |    649 |      8 |      1 |    0 |          0 |
|                       (gntv_or_sync_fifo.mem)                                                                                                         |                                                     design_static_s00_data_fifo_0_memory__parameterized0 |          0 |          0 |       0 |    0 |    577 |      0 |      0 |    0 |          0 |
|                       gbm.gbmg.gbmga.ngecc.bmg                                                                                                        |                                                         design_static_s00_data_fifo_0_blk_mem_gen_v8_4_5 |         50 |         23 |       0 |   27 |     72 |      8 |      1 |    0 |          0 |
|                         inst_blk_mem_gen                                                                                                              |                                                   design_static_s00_data_fifo_0_blk_mem_gen_v8_4_5_synth |         50 |         23 |       0 |   27 |     72 |      8 |      1 |    0 |          0 |
|                           gnbram.gnativebmg.native_blk_mem_gen                                                                                        |                                                            design_static_s00_data_fifo_0_blk_mem_gen_top |         50 |         23 |       0 |   27 |     72 |      8 |      1 |    0 |          0 |
|                             valid.cstr                                                                                                                |                                                   design_static_s00_data_fifo_0_blk_mem_gen_generic_cstr |         50 |         23 |       0 |   27 |     72 |      8 |      1 |    0 |          0 |
|                               ramloop[0].ram.r                                                                                                        |                                                     design_static_s00_data_fifo_0_blk_mem_gen_prim_width |          6 |          3 |       0 |    3 |      8 |      0 |      1 |    0 |          0 |
|                                 (ramloop[0].ram.r)                                                                                                    |                                                     design_static_s00_data_fifo_0_blk_mem_gen_prim_width |          5 |          2 |       0 |    3 |      8 |      0 |      0 |    0 |          0 |
|                                 prim_noinit.ram                                                                                                       |                                                   design_static_s00_data_fifo_0_blk_mem_gen_prim_wrapper |          1 |          1 |       0 |    0 |      0 |      0 |      1 |    0 |          0 |
|                               ramloop[1].ram.r                                                                                                        |                                     design_static_s00_data_fifo_0_blk_mem_gen_prim_width__parameterized0 |          6 |          3 |       0 |    3 |      8 |      1 |      0 |    0 |          0 |
|                                 (ramloop[1].ram.r)                                                                                                    |                                     design_static_s00_data_fifo_0_blk_mem_gen_prim_width__parameterized0 |          5 |          2 |       0 |    3 |      8 |      0 |      0 |    0 |          0 |
|                                 prim_noinit.ram                                                                                                       |                                   design_static_s00_data_fifo_0_blk_mem_gen_prim_wrapper__parameterized0 |          1 |          1 |       0 |    0 |      0 |      1 |      0 |    0 |          0 |
|                               ramloop[2].ram.r                                                                                                        |                                     design_static_s00_data_fifo_0_blk_mem_gen_prim_width__parameterized1 |          6 |          3 |       0 |    3 |      8 |      1 |      0 |    0 |          0 |
|                                 (ramloop[2].ram.r)                                                                                                    |                                     design_static_s00_data_fifo_0_blk_mem_gen_prim_width__parameterized1 |          5 |          2 |       0 |    3 |      8 |      0 |      0 |    0 |          0 |
|                                 prim_noinit.ram                                                                                                       |                                   design_static_s00_data_fifo_0_blk_mem_gen_prim_wrapper__parameterized1 |          1 |          1 |       0 |    0 |      0 |      1 |      0 |    0 |          0 |
|                               ramloop[3].ram.r                                                                                                        |                                     design_static_s00_data_fifo_0_blk_mem_gen_prim_width__parameterized2 |          6 |          3 |       0 |    3 |      8 |      1 |      0 |    0 |          0 |
|                                 (ramloop[3].ram.r)                                                                                                    |                                     design_static_s00_data_fifo_0_blk_mem_gen_prim_width__parameterized2 |          5 |          2 |       0 |    3 |      8 |      0 |      0 |    0 |          0 |
|                                 prim_noinit.ram                                                                                                       |                                   design_static_s00_data_fifo_0_blk_mem_gen_prim_wrapper__parameterized2 |          1 |          1 |       0 |    0 |      0 |      1 |      0 |    0 |          0 |
|                               ramloop[4].ram.r                                                                                                        |                                     design_static_s00_data_fifo_0_blk_mem_gen_prim_width__parameterized3 |          6 |          3 |       0 |    3 |      8 |      1 |      0 |    0 |          0 |
|                                 (ramloop[4].ram.r)                                                                                                    |                                     design_static_s00_data_fifo_0_blk_mem_gen_prim_width__parameterized3 |          5 |          2 |       0 |    3 |      8 |      0 |      0 |    0 |          0 |
|                                 prim_noinit.ram                                                                                                       |                                   design_static_s00_data_fifo_0_blk_mem_gen_prim_wrapper__parameterized3 |          1 |          1 |       0 |    0 |      0 |      1 |      0 |    0 |          0 |
|                               ramloop[5].ram.r                                                                                                        |                                     design_static_s00_data_fifo_0_blk_mem_gen_prim_width__parameterized4 |          6 |          3 |       0 |    3 |      8 |      1 |      0 |    0 |          0 |
|                                 (ramloop[5].ram.r)                                                                                                    |                                     design_static_s00_data_fifo_0_blk_mem_gen_prim_width__parameterized4 |          5 |          2 |       0 |    3 |      8 |      0 |      0 |    0 |          0 |
|                                 prim_noinit.ram                                                                                                       |                                   design_static_s00_data_fifo_0_blk_mem_gen_prim_wrapper__parameterized4 |          1 |          1 |       0 |    0 |      0 |      1 |      0 |    0 |          0 |
|                               ramloop[6].ram.r                                                                                                        |                                     design_static_s00_data_fifo_0_blk_mem_gen_prim_width__parameterized5 |          6 |          3 |       0 |    3 |      8 |      1 |      0 |    0 |          0 |
|                                 (ramloop[6].ram.r)                                                                                                    |                                     design_static_s00_data_fifo_0_blk_mem_gen_prim_width__parameterized5 |          5 |          2 |       0 |    3 |      8 |      0 |      0 |    0 |          0 |
|                                 prim_noinit.ram                                                                                                       |                                   design_static_s00_data_fifo_0_blk_mem_gen_prim_wrapper__parameterized5 |          1 |          1 |       0 |    0 |      0 |      1 |      0 |    0 |          0 |
|                               ramloop[7].ram.r                                                                                                        |                                     design_static_s00_data_fifo_0_blk_mem_gen_prim_width__parameterized6 |          6 |          3 |       0 |    3 |      8 |      1 |      0 |    0 |          0 |
|                                 (ramloop[7].ram.r)                                                                                                    |                                     design_static_s00_data_fifo_0_blk_mem_gen_prim_width__parameterized6 |          5 |          2 |       0 |    3 |      8 |      0 |      0 |    0 |          0 |
|                                 prim_noinit.ram                                                                                                       |                                   design_static_s00_data_fifo_0_blk_mem_gen_prim_wrapper__parameterized6 |          1 |          1 |       0 |    0 |      0 |      1 |      0 |    0 |          0 |
|                               ramloop[8].ram.r                                                                                                        |                                     design_static_s00_data_fifo_0_blk_mem_gen_prim_width__parameterized7 |          6 |          3 |       0 |    3 |      8 |      1 |      0 |    0 |          0 |
|                                 (ramloop[8].ram.r)                                                                                                    |                                     design_static_s00_data_fifo_0_blk_mem_gen_prim_width__parameterized7 |          5 |          2 |       0 |    3 |      8 |      0 |      0 |    0 |          0 |
|                                 prim_noinit.ram                                                                                                       |                                   design_static_s00_data_fifo_0_blk_mem_gen_prim_wrapper__parameterized7 |          1 |          1 |       0 |    0 |      0 |      1 |      0 |    0 |          0 |
|                     rstblk                                                                                                                            |                               design_static_s00_data_fifo_0_reset_blk_ramfifo__parameterized2__xdcDup__1 |          6 |          6 |       0 |    0 |     12 |      0 |      0 |    0 |          0 |
|                       (rstblk)                                                                                                                        |                               design_static_s00_data_fifo_0_reset_blk_ramfifo__parameterized2__xdcDup__1 |          6 |          6 |       0 |    0 |      7 |      0 |      0 |    0 |          0 |
|                       ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst                                                                    |                                                        design_static_s00_data_fifo_0_xpm_cdc_sync_rst__2 |          0 |          0 |       0 |    0 |      5 |      0 |      0 |    0 |          0 |
|                 reset_gen_cc.rstblk_cc                                                                                                                |                                                          design_static_s00_data_fifo_0_reset_blk_ramfifo |          3 |          3 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                   (reset_gen_cc.rstblk_cc)                                                                                                            |                                                          design_static_s00_data_fifo_0_reset_blk_ramfifo |          3 |          3 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|                   ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst                                                                                 |                                                       design_static_s00_data_fifo_0_xpm_cdc_async_rst__3 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|         s00_regslice                                                                                                                                  |                                                                             design_static_s00_regslice_0 |        559 |        559 |       0 |    0 |   2368 |      0 |      0 |    0 |          0 |
|           inst                                                                                                                                        |                               design_static_s00_regslice_0_axi_register_slice_v2_1_26_axi_register_slice |        559 |        559 |       0 |    0 |   2368 |      0 |      0 |    0 |          0 |
|             ar.ar_pipe                                                                                                                                |                              design_static_s00_regslice_0_axi_register_slice_v2_1_26_axic_register_slice |          3 |          3 |       0 |    0 |     81 |      0 |      0 |    0 |          0 |
|             aw.aw_pipe                                                                                                                                |                            design_static_s00_regslice_0_axi_register_slice_v2_1_26_axic_register_slice_0 |          3 |          3 |       0 |    0 |     82 |      0 |      0 |    0 |          0 |
|             b.b_pipe                                                                                                                                  |              design_static_s00_regslice_0_axi_register_slice_v2_1_26_axic_register_slice__parameterized1 |          2 |          2 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|             r.r_pipe                                                                                                                                  |              design_static_s00_regslice_0_axi_register_slice_v2_1_26_axic_register_slice__parameterized2 |        260 |        260 |       0 |    0 |   1040 |      0 |      0 |    0 |          0 |
|             w.w_pipe                                                                                                                                  |              design_static_s00_regslice_0_axi_register_slice_v2_1_26_axic_register_slice__parameterized0 |        291 |        291 |       0 |    0 |   1163 |      0 |      0 |    0 |          0 |
|       xbar                                                                                                                                            |                                                                                     design_static_xbar_0 |       1956 |       1954 |       0 |    2 |   3603 |      0 |      0 |    0 |          0 |
|         inst                                                                                                                                          |                                                   design_static_xbar_0_axi_crossbar_v2_1_27_axi_crossbar |       1956 |       1954 |       0 |    2 |   3603 |      0 |      0 |    0 |          0 |
|           gen_samd.crossbar_samd                                                                                                                      |                                                       design_static_xbar_0_axi_crossbar_v2_1_27_crossbar |       1956 |       1954 |       0 |    2 |   3603 |      0 |      0 |    0 |          0 |
|             (gen_samd.crossbar_samd)                                                                                                                  |                                                       design_static_xbar_0_axi_crossbar_v2_1_27_crossbar |          6 |          6 |       0 |    0 |     27 |      0 |      0 |    0 |          0 |
|             addr_arbiter_ar                                                                                                                           |                                                   design_static_xbar_0_axi_crossbar_v2_1_27_addr_arbiter |         38 |         38 |       0 |    0 |     87 |      0 |      0 |    0 |          0 |
|             addr_arbiter_aw                                                                                                                           |                                                 design_static_xbar_0_axi_crossbar_v2_1_27_addr_arbiter_0 |         35 |         35 |       0 |    0 |     87 |      0 |      0 |    0 |          0 |
|             gen_decerr_slave.decerr_slave_inst                                                                                                        |                                                   design_static_xbar_0_axi_crossbar_v2_1_27_decerr_slave |         22 |         22 |       0 |    0 |     25 |      0 |      0 |    0 |          0 |
|             gen_master_slots[0].reg_slice_mi                                                                                                          |                                       design_static_xbar_0_axi_register_slice_v2_1_26_axi_register_slice |        268 |        268 |       0 |    0 |   1053 |      0 |      0 |    0 |          0 |
|               b.b_pipe                                                                                                                                |                   design_static_xbar_0_axi_register_slice_v2_1_26_axic_register_slice__parameterized1_11 |          3 |          3 |       0 |    0 |      6 |      0 |      0 |    0 |          0 |
|               r.r_pipe                                                                                                                                |                   design_static_xbar_0_axi_register_slice_v2_1_26_axic_register_slice__parameterized2_12 |        265 |        265 |       0 |    0 |   1047 |      0 |      0 |    0 |          0 |
|             gen_master_slots[1].reg_slice_mi                                                                                                          |                                     design_static_xbar_0_axi_register_slice_v2_1_26_axi_register_slice_1 |        270 |        270 |       0 |    0 |   1052 |      0 |      0 |    0 |          0 |
|               b.b_pipe                                                                                                                                |                    design_static_xbar_0_axi_register_slice_v2_1_26_axic_register_slice__parameterized1_9 |          5 |          5 |       0 |    0 |      6 |      0 |      0 |    0 |          0 |
|               r.r_pipe                                                                                                                                |                   design_static_xbar_0_axi_register_slice_v2_1_26_axic_register_slice__parameterized2_10 |        265 |        265 |       0 |    0 |   1046 |      0 |      0 |    0 |          0 |
|             gen_master_slots[2].reg_slice_mi                                                                                                          |                                     design_static_xbar_0_axi_register_slice_v2_1_26_axi_register_slice_2 |        268 |        268 |       0 |    0 |   1054 |      0 |      0 |    0 |          0 |
|               b.b_pipe                                                                                                                                |                    design_static_xbar_0_axi_register_slice_v2_1_26_axic_register_slice__parameterized1_7 |          3 |          3 |       0 |    0 |      8 |      0 |      0 |    0 |          0 |
|               r.r_pipe                                                                                                                                |                    design_static_xbar_0_axi_register_slice_v2_1_26_axic_register_slice__parameterized2_8 |        265 |        265 |       0 |    0 |   1046 |      0 |      0 |    0 |          0 |
|             gen_master_slots[3].reg_slice_mi                                                                                                          |                                     design_static_xbar_0_axi_register_slice_v2_1_26_axi_register_slice_3 |         13 |         13 |       0 |    0 |     19 |      0 |      0 |    0 |          0 |
|               b.b_pipe                                                                                                                                |                      design_static_xbar_0_axi_register_slice_v2_1_26_axic_register_slice__parameterized1 |          3 |          3 |       0 |    0 |      6 |      0 |      0 |    0 |          0 |
|               r.r_pipe                                                                                                                                |                      design_static_xbar_0_axi_register_slice_v2_1_26_axic_register_slice__parameterized2 |         10 |         10 |       0 |    0 |     13 |      0 |      0 |    0 |          0 |
|             gen_slave_slots[0].gen_si_read.si_transactor_ar                                                                                           |                                                  design_static_xbar_0_axi_crossbar_v2_1_27_si_transactor |        901 |        901 |       0 |    0 |     92 |      0 |      0 |    0 |          0 |
|               (gen_slave_slots[0].gen_si_read.si_transactor_ar)                                                                                       |                                                  design_static_xbar_0_axi_crossbar_v2_1_27_si_transactor |         60 |         60 |       0 |    0 |     84 |      0 |      0 |    0 |          0 |
|               gen_multi_thread.arbiter_resp_inst                                                                                                      |                                                 design_static_xbar_0_axi_crossbar_v2_1_27_arbiter_resp_6 |        841 |        841 |       0 |    0 |      8 |      0 |      0 |    0 |          0 |
|             gen_slave_slots[0].gen_si_write.si_transactor_aw                                                                                          |                                  design_static_xbar_0_axi_crossbar_v2_1_27_si_transactor__parameterized0 |        112 |        112 |       0 |    0 |     92 |      0 |      0 |    0 |          0 |
|               (gen_slave_slots[0].gen_si_write.si_transactor_aw)                                                                                      |                                  design_static_xbar_0_axi_crossbar_v2_1_27_si_transactor__parameterized0 |         62 |         62 |       0 |    0 |     84 |      0 |      0 |    0 |          0 |
|               gen_multi_thread.arbiter_resp_inst                                                                                                      |                                                   design_static_xbar_0_axi_crossbar_v2_1_27_arbiter_resp |         50 |         50 |       0 |    0 |      8 |      0 |      0 |    0 |          0 |
|             gen_slave_slots[0].gen_si_write.splitter_aw_si                                                                                            |                                                       design_static_xbar_0_axi_crossbar_v2_1_27_splitter |          3 |          3 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|             gen_slave_slots[0].gen_si_write.wdata_router_w                                                                                            |                                                   design_static_xbar_0_axi_crossbar_v2_1_27_wdata_router |         20 |         18 |       0 |    2 |     11 |      0 |      0 |    0 |          0 |
|               wrouter_aw_fifo                                                                                                                         |                                             design_static_xbar_0_axi_data_fifo_v2_1_25_axic_reg_srl_fifo |         20 |         18 |       0 |    2 |     11 |      0 |      0 |    0 |          0 |
|                 (wrouter_aw_fifo)                                                                                                                     |                                             design_static_xbar_0_axi_data_fifo_v2_1_25_axic_reg_srl_fifo |         13 |         13 |       0 |    0 |     11 |      0 |      0 |    0 |          0 |
|                 gen_srls[0].gen_rep[0].srl_nx1                                                                                                        |                                     design_static_xbar_0_axi_data_fifo_v2_1_25_ndeep_srl__parameterized0 |          2 |          1 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|                 gen_srls[0].gen_rep[1].srl_nx1                                                                                                        |                                   design_static_xbar_0_axi_data_fifo_v2_1_25_ndeep_srl__parameterized0_5 |          5 |          4 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|             splitter_aw_mi                                                                                                                            |                                                     design_static_xbar_0_axi_crossbar_v2_1_27_splitter_4 |          5 |          5 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|     clk_wiz_0                                                                                                                                         |                                                                                design_static_clk_wiz_0_0 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|       inst                                                                                                                                            |                                                                        design_static_clk_wiz_0_0_clk_wiz |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|     proc_sys_reset_1                                                                                                                                  |                                                                         design_static_proc_sys_reset_1_0 |         16 |         15 |       0 |    1 |     37 |      0 |      0 |    0 |          0 |
|       U0                                                                                                                                              |                                                          design_static_proc_sys_reset_1_0_proc_sys_reset |         16 |         15 |       0 |    1 |     37 |      0 |      0 |    0 |          0 |
|         (U0)                                                                                                                                          |                                                          design_static_proc_sys_reset_1_0_proc_sys_reset |          0 |          0 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|         EXT_LPF                                                                                                                                       |                                                                     design_static_proc_sys_reset_1_0_lpf |          4 |          3 |       0 |    1 |     17 |      0 |      0 |    0 |          0 |
|           (EXT_LPF)                                                                                                                                   |                                                                     design_static_proc_sys_reset_1_0_lpf |          2 |          1 |       0 |    1 |      9 |      0 |      0 |    0 |          0 |
|           ACTIVE_LOW_AUX.ACT_LO_AUX                                                                                                                   |                                                                design_static_proc_sys_reset_1_0_cdc_sync |          1 |          1 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|           ACTIVE_LOW_EXT.ACT_LO_EXT                                                                                                                   |                                                              design_static_proc_sys_reset_1_0_cdc_sync_0 |          1 |          1 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|         SEQ                                                                                                                                           |                                                            design_static_proc_sys_reset_1_0_sequence_psr |         12 |         12 |       0 |    0 |     18 |      0 |      0 |    0 |          0 |
|           (SEQ)                                                                                                                                       |                                                            design_static_proc_sys_reset_1_0_sequence_psr |          8 |          8 |       0 |    0 |     12 |      0 |      0 |    0 |          0 |
|           SEQ_COUNTER                                                                                                                                 |                                                                 design_static_proc_sys_reset_1_0_upcnt_n |          4 |          4 |       0 |    0 |      6 |      0 |      0 |    0 |          0 |
|     proc_sys_reset_a                                                                                                                                  |                                                                         design_static_proc_sys_reset_a_0 |         17 |         16 |       0 |    1 |    122 |      0 |      0 |    0 |          0 |
|       U0                                                                                                                                              |                                                          design_static_proc_sys_reset_a_0_proc_sys_reset |         17 |         16 |       0 |    1 |    122 |      0 |      0 |    0 |          0 |
|         (U0)                                                                                                                                          |                                                          design_static_proc_sys_reset_a_0_proc_sys_reset |          0 |          0 |       0 |    0 |     87 |      0 |      0 |    0 |          0 |
|         EXT_LPF                                                                                                                                       |                                                                     design_static_proc_sys_reset_a_0_lpf |          5 |          4 |       0 |    1 |     17 |      0 |      0 |    0 |          0 |
|           (EXT_LPF)                                                                                                                                   |                                                                     design_static_proc_sys_reset_a_0_lpf |          2 |          1 |       0 |    1 |      9 |      0 |      0 |    0 |          0 |
|           ACTIVE_HIGH_EXT.ACT_HI_EXT                                                                                                                  |                                                                design_static_proc_sys_reset_a_0_cdc_sync |          2 |          2 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|           ACTIVE_LOW_AUX.ACT_LO_AUX                                                                                                                   |                                                              design_static_proc_sys_reset_a_0_cdc_sync_0 |          1 |          1 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|         SEQ                                                                                                                                           |                                                            design_static_proc_sys_reset_a_0_sequence_psr |         12 |         12 |       0 |    0 |     18 |      0 |      0 |    0 |          0 |
|           (SEQ)                                                                                                                                       |                                                            design_static_proc_sys_reset_a_0_sequence_psr |          8 |          8 |       0 |    0 |     12 |      0 |      0 |    0 |          0 |
|           SEQ_COUNTER                                                                                                                                 |                                                                 design_static_proc_sys_reset_a_0_upcnt_n |          4 |          4 |       0 |    0 |      6 |      0 |      0 |    0 |          0 |
|     proc_sys_reset_n                                                                                                                                  |                                                                         design_static_proc_sys_reset_n_0 |         13 |         12 |       0 |    1 |     33 |      0 |      0 |    0 |          0 |
|       U0                                                                                                                                              |                                                          design_static_proc_sys_reset_n_0_proc_sys_reset |         13 |         12 |       0 |    1 |     33 |      0 |      0 |    0 |          0 |
|         (U0)                                                                                                                                          |                                                          design_static_proc_sys_reset_n_0_proc_sys_reset |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|         EXT_LPF                                                                                                                                       |                                                                     design_static_proc_sys_reset_n_0_lpf |          4 |          3 |       0 |    1 |     17 |      0 |      0 |    0 |          0 |
|           (EXT_LPF)                                                                                                                                   |                                                                     design_static_proc_sys_reset_n_0_lpf |          2 |          1 |       0 |    1 |      9 |      0 |      0 |    0 |          0 |
|           ACTIVE_HIGH_EXT.ACT_HI_EXT                                                                                                                  |                                                                design_static_proc_sys_reset_n_0_cdc_sync |          2 |          2 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|           ACTIVE_LOW_AUX.ACT_LO_AUX                                                                                                                   |                                                              design_static_proc_sys_reset_n_0_cdc_sync_0 |          1 |          1 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|         SEQ                                                                                                                                           |                                                            design_static_proc_sys_reset_n_0_sequence_psr |          9 |          9 |       0 |    0 |     15 |      0 |      0 |    0 |          0 |
|           (SEQ)                                                                                                                                       |                                                            design_static_proc_sys_reset_n_0_sequence_psr |          5 |          5 |       0 |    0 |      9 |      0 |      0 |    0 |          0 |
|           SEQ_COUNTER                                                                                                                                 |                                                                 design_static_proc_sys_reset_n_0_upcnt_n |          4 |          4 |       0 |    0 |      6 |      0 |      0 |    0 |          0 |
|     util_ds_buf                                                                                                                                       |                                                                              design_static_util_ds_buf_0 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|       U0                                                                                                                                              |                                                                  design_static_util_ds_buf_0_util_ds_buf |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|     xdma_0                                                                                                                                            |                                                                                   design_static_xdma_0_0 |      59048 |      54951 |    2950 | 1147 |  58106 |     80 |      0 |    0 |          0 |
|       inst                                                                                                                                            |                                                                          design_static_xdma_0_0_core_top |      59048 |      54951 |    2950 | 1147 |  58106 |     80 |      0 |    0 |          0 |
|         (inst)                                                                                                                                        |                                                                          design_static_xdma_0_0_core_top |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|         pcie4c_ip_i                                                                                                                                   |                                                                         design_static_xdma_0_0_pcie4c_ip |      10022 |       8927 |       0 | 1095 |  25152 |     22 |      0 |    0 |          0 |
|           inst                                                                                                                                        |                                                  design_static_xdma_0_0_pcie4c_ip_pcie4c_uscale_core_top |      10022 |       8927 |       0 | 1095 |  25152 |     22 |      0 |    0 |          0 |
|             (inst)                                                                                                                                    |                                                  design_static_xdma_0_0_pcie4c_ip_pcie4c_uscale_core_top |         10 |         10 |       0 |    0 |     29 |      0 |      0 |    0 |          0 |
|             design_static_xdma_0_0_pcie4c_ip_gt_top_i                                                                                                 |                                                                 design_static_xdma_0_0_pcie4c_ip_phy_top |       4764 |       4741 |       0 |   23 |  11823 |      0 |      0 |    0 |          0 |
|               (design_static_xdma_0_0_pcie4c_ip_gt_top_i)                                                                                             |                                                                 design_static_xdma_0_0_pcie4c_ip_phy_top |          0 |          0 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|               diablo_gt.diablo_gt_phy_wrapper                                                                                                         |                                                          design_static_xdma_0_0_pcie4c_ip_gt_phy_wrapper |       4740 |       4717 |       0 |   23 |   9935 |      0 |      0 |    0 |          0 |
|                 (diablo_gt.diablo_gt_phy_wrapper)                                                                                                     |                                                          design_static_xdma_0_0_pcie4c_ip_gt_phy_wrapper |         17 |          1 |       0 |   16 |     25 |      0 |      0 |    0 |          0 |
|                 gt_wizard.gtwizard_top_i                                                                                                              |                                                            design_static_xdma_0_0_pcie4c_ip_gtwizard_top |       3248 |       3248 |       0 |    0 |   6241 |      0 |      0 |    0 |          0 |
|                   (gt_wizard.gtwizard_top_i)                                                                                                          |                                                            design_static_xdma_0_0_pcie4c_ip_gtwizard_top |         58 |         58 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                   design_static_xdma_0_0_pcie4c_ip_gt_i                                                                                               |                                                                      design_static_xdma_0_0_pcie4c_ip_gt |       3190 |       3190 |       0 |    0 |   6241 |      0 |      0 |    0 |          0 |
|                     inst                                                                                                                              |                                                         design_static_xdma_0_0_pcie4c_ip_gt_gtwizard_top |       3190 |       3190 |       0 |    0 |   6241 |      0 |      0 |    0 |          0 |
|                       gen_gtwizard_gtye4_top.design_static_xdma_0_0_pcie4c_ip_gt_gtwizard_gtye4_inst                                                  |                                                       design_static_xdma_0_0_pcie4c_ip_gt_gtwizard_gtye4 |       3190 |       3190 |       0 |    0 |   6241 |      0 |      0 |    0 |          0 |
|                         (gen_gtwizard_gtye4_top.design_static_xdma_0_0_pcie4c_ip_gt_gtwizard_gtye4_inst)                                              |                                                       design_static_xdma_0_0_pcie4c_ip_gt_gtwizard_gtye4 |         16 |         16 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                         gen_gtwizard_gtye4.gen_channel_container[24].gen_enabled_channel.gtye4_channel_wrapper_inst                                   |                                                design_static_xdma_0_0_pcie4c_ip_gt_gtye4_channel_wrapper |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                           channel_inst                                                                                                                |                                    design_static_xdma_0_0_gtwizard_ultrascale_v1_7_13_gtye4_channel_1724 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                         gen_gtwizard_gtye4.gen_channel_container[25].gen_enabled_channel.gtye4_channel_wrapper_inst                                   |                                           design_static_xdma_0_0_pcie4c_ip_gt_gtye4_channel_wrapper_1495 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                           channel_inst                                                                                                                |                                    design_static_xdma_0_0_gtwizard_ultrascale_v1_7_13_gtye4_channel_1723 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                         gen_gtwizard_gtye4.gen_channel_container[26].gen_enabled_channel.gtye4_channel_wrapper_inst                                   |                                           design_static_xdma_0_0_pcie4c_ip_gt_gtye4_channel_wrapper_1496 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                           channel_inst                                                                                                                |                                    design_static_xdma_0_0_gtwizard_ultrascale_v1_7_13_gtye4_channel_1722 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                         gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst                                   |                                           design_static_xdma_0_0_pcie4c_ip_gt_gtye4_channel_wrapper_1497 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                           channel_inst                                                                                                                |                                         design_static_xdma_0_0_gtwizard_ultrascale_v1_7_13_gtye4_channel |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                         gen_gtwizard_gtye4.gen_common.gen_common_container[24].gen_enabled_common.gtye4_common_wrapper_inst                           |                                                 design_static_xdma_0_0_pcie4c_ip_gt_gtye4_common_wrapper |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                           common_inst                                                                                                                 |                                     design_static_xdma_0_0_gtwizard_ultrascale_v1_7_13_gtye4_common_1721 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                         gen_gtwizard_gtye4.gen_common.gen_common_container[25].gen_enabled_common.gtye4_common_wrapper_inst                           |                                            design_static_xdma_0_0_pcie4c_ip_gt_gtye4_common_wrapper_1498 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                           common_inst                                                                                                                 |                                     design_static_xdma_0_0_gtwizard_ultrascale_v1_7_13_gtye4_common_1720 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                         gen_gtwizard_gtye4.gen_common.gen_common_container[26].gen_enabled_common.gtye4_common_wrapper_inst                           |                                            design_static_xdma_0_0_pcie4c_ip_gt_gtye4_common_wrapper_1499 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                           common_inst                                                                                                                 |                                     design_static_xdma_0_0_gtwizard_ultrascale_v1_7_13_gtye4_common_1719 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                         gen_gtwizard_gtye4.gen_common.gen_common_container[27].gen_enabled_common.gtye4_common_wrapper_inst                           |                                            design_static_xdma_0_0_pcie4c_ip_gt_gtye4_common_wrapper_1500 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                           common_inst                                                                                                                 |                                          design_static_xdma_0_0_gtwizard_ultrascale_v1_7_13_gtye4_common |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                         gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_13_gtye4_cpll_cal_inst  |                                        design_static_xdma_0_0_gtwizard_ultrascale_v1_7_13_gtye4_cpll_cal |        199 |        199 |       0 |    0 |    390 |      0 |      0 |    0 |          0 |
|                           bit_synchronizer_drprst_inst                                                                                                |                                 design_static_xdma_0_0_gtwizard_ultrascale_v1_7_13_bit_synchronizer_1706 |          1 |          1 |       0 |    0 |      5 |      0 |      0 |    0 |          0 |
|                           gtwizard_ultrascale_v1_7_13_gte4_drp_arb_i                                                                                  |                                     design_static_xdma_0_0_gtwizard_ultrascale_v1_7_13_gte4_drp_arb_1707 |         49 |         49 |       0 |    0 |    129 |      0 |      0 |    0 |          0 |
|                           gtwizard_ultrascale_v1_7_13_gtye4_cpll_cal_tx_i                                                                             |                                design_static_xdma_0_0_gtwizard_ultrascale_v1_7_13_gtye4_cpll_cal_tx_1708 |        148 |        148 |       0 |    0 |    251 |      0 |      0 |    0 |          0 |
|                             (gtwizard_ultrascale_v1_7_13_gtye4_cpll_cal_tx_i)                                                                         |                                design_static_xdma_0_0_gtwizard_ultrascale_v1_7_13_gtye4_cpll_cal_tx_1708 |        113 |        113 |       0 |    0 |    164 |      0 |      0 |    0 |          0 |
|                             U_TXOUTCLK_FREQ_COUNTER                                                                                                   |                      design_static_xdma_0_0_gtwizard_ultrascale_v1_7_13_gtye4_cpll_cal_freq_counter_1711 |         33 |         33 |       0 |    0 |     77 |      0 |      0 |    0 |          0 |
|                               (U_TXOUTCLK_FREQ_COUNTER)                                                                                               |                      design_static_xdma_0_0_gtwizard_ultrascale_v1_7_13_gtye4_cpll_cal_freq_counter_1711 |         33 |         33 |       0 |    0 |     72 |      0 |      0 |    0 |          0 |
|                               reset_synchronizer_testclk_rst_inst                                                                                     |                               design_static_xdma_0_0_gtwizard_ultrascale_v1_7_13_reset_synchronizer_1718 |          0 |          0 |       0 |    0 |      5 |      0 |      0 |    0 |          0 |
|                             bit_synchronizer_cplllock_inst                                                                                            |                                 design_static_xdma_0_0_gtwizard_ultrascale_v1_7_13_bit_synchronizer_1712 |          0 |          0 |       0 |    0 |      5 |      0 |      0 |    0 |          0 |
|                             bit_synchronizer_txprgdivresetdone_inst                                                                                   |                                 design_static_xdma_0_0_gtwizard_ultrascale_v1_7_13_bit_synchronizer_1716 |          6 |          6 |       0 |    0 |      5 |      0 |      0 |    0 |          0 |
|                           reset_synchronizer_resetin_tx_inst                                                                                          |                               design_static_xdma_0_0_gtwizard_ultrascale_v1_7_13_reset_synchronizer_1710 |          1 |          1 |       0 |    0 |      5 |      0 |      0 |    0 |          0 |
|                         gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[10].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_13_gtye4_cpll_cal_inst |                                   design_static_xdma_0_0_gtwizard_ultrascale_v1_7_13_gtye4_cpll_cal_1501 |        199 |        199 |       0 |    0 |    390 |      0 |      0 |    0 |          0 |
|                           bit_synchronizer_drprst_inst                                                                                                |                                 design_static_xdma_0_0_gtwizard_ultrascale_v1_7_13_bit_synchronizer_1693 |          1 |          1 |       0 |    0 |      5 |      0 |      0 |    0 |          0 |
|                           gtwizard_ultrascale_v1_7_13_gte4_drp_arb_i                                                                                  |                                     design_static_xdma_0_0_gtwizard_ultrascale_v1_7_13_gte4_drp_arb_1694 |         48 |         48 |       0 |    0 |    129 |      0 |      0 |    0 |          0 |
|                           gtwizard_ultrascale_v1_7_13_gtye4_cpll_cal_tx_i                                                                             |                                design_static_xdma_0_0_gtwizard_ultrascale_v1_7_13_gtye4_cpll_cal_tx_1695 |        150 |        150 |       0 |    0 |    251 |      0 |      0 |    0 |          0 |
|                             (gtwizard_ultrascale_v1_7_13_gtye4_cpll_cal_tx_i)                                                                         |                                design_static_xdma_0_0_gtwizard_ultrascale_v1_7_13_gtye4_cpll_cal_tx_1695 |        114 |        114 |       0 |    0 |    164 |      0 |      0 |    0 |          0 |
|                             U_TXOUTCLK_FREQ_COUNTER                                                                                                   |                      design_static_xdma_0_0_gtwizard_ultrascale_v1_7_13_gtye4_cpll_cal_freq_counter_1698 |         34 |         34 |       0 |    0 |     77 |      0 |      0 |    0 |          0 |
|                               (U_TXOUTCLK_FREQ_COUNTER)                                                                                               |                      design_static_xdma_0_0_gtwizard_ultrascale_v1_7_13_gtye4_cpll_cal_freq_counter_1698 |         34 |         34 |       0 |    0 |     72 |      0 |      0 |    0 |          0 |
|                               reset_synchronizer_testclk_rst_inst                                                                                     |                               design_static_xdma_0_0_gtwizard_ultrascale_v1_7_13_reset_synchronizer_1705 |          0 |          0 |       0 |    0 |      5 |      0 |      0 |    0 |          0 |
|                             bit_synchronizer_cplllock_inst                                                                                            |                                 design_static_xdma_0_0_gtwizard_ultrascale_v1_7_13_bit_synchronizer_1699 |          0 |          0 |       0 |    0 |      5 |      0 |      0 |    0 |          0 |
|                             bit_synchronizer_txprgdivresetdone_inst                                                                                   |                                 design_static_xdma_0_0_gtwizard_ultrascale_v1_7_13_bit_synchronizer_1703 |          6 |          6 |       0 |    0 |      5 |      0 |      0 |    0 |          0 |
|                           reset_synchronizer_resetin_tx_inst                                                                                          |                               design_static_xdma_0_0_gtwizard_ultrascale_v1_7_13_reset_synchronizer_1697 |          0 |          0 |       0 |    0 |      5 |      0 |      0 |    0 |          0 |
|                         gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[11].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_13_gtye4_cpll_cal_inst |                                   design_static_xdma_0_0_gtwizard_ultrascale_v1_7_13_gtye4_cpll_cal_1502 |        199 |        199 |       0 |    0 |    390 |      0 |      0 |    0 |          0 |
|                           bit_synchronizer_drprst_inst                                                                                                |                                 design_static_xdma_0_0_gtwizard_ultrascale_v1_7_13_bit_synchronizer_1680 |          1 |          1 |       0 |    0 |      5 |      0 |      0 |    0 |          0 |
|                           gtwizard_ultrascale_v1_7_13_gte4_drp_arb_i                                                                                  |                                     design_static_xdma_0_0_gtwizard_ultrascale_v1_7_13_gte4_drp_arb_1681 |         49 |         49 |       0 |    0 |    129 |      0 |      0 |    0 |          0 |
|                           gtwizard_ultrascale_v1_7_13_gtye4_cpll_cal_tx_i                                                                             |                                design_static_xdma_0_0_gtwizard_ultrascale_v1_7_13_gtye4_cpll_cal_tx_1682 |        149 |        149 |       0 |    0 |    251 |      0 |      0 |    0 |          0 |
|                             (gtwizard_ultrascale_v1_7_13_gtye4_cpll_cal_tx_i)                                                                         |                                design_static_xdma_0_0_gtwizard_ultrascale_v1_7_13_gtye4_cpll_cal_tx_1682 |        113 |        113 |       0 |    0 |    164 |      0 |      0 |    0 |          0 |
|                             U_TXOUTCLK_FREQ_COUNTER                                                                                                   |                      design_static_xdma_0_0_gtwizard_ultrascale_v1_7_13_gtye4_cpll_cal_freq_counter_1685 |         34 |         34 |       0 |    0 |     77 |      0 |      0 |    0 |          0 |
|                               (U_TXOUTCLK_FREQ_COUNTER)                                                                                               |                      design_static_xdma_0_0_gtwizard_ultrascale_v1_7_13_gtye4_cpll_cal_freq_counter_1685 |         34 |         34 |       0 |    0 |     72 |      0 |      0 |    0 |          0 |
|                               reset_synchronizer_testclk_rst_inst                                                                                     |                               design_static_xdma_0_0_gtwizard_ultrascale_v1_7_13_reset_synchronizer_1692 |          0 |          0 |       0 |    0 |      5 |      0 |      0 |    0 |          0 |
|                             bit_synchronizer_cplllock_inst                                                                                            |                                 design_static_xdma_0_0_gtwizard_ultrascale_v1_7_13_bit_synchronizer_1686 |          0 |          0 |       0 |    0 |      5 |      0 |      0 |    0 |          0 |
|                             bit_synchronizer_txprgdivresetdone_inst                                                                                   |                                 design_static_xdma_0_0_gtwizard_ultrascale_v1_7_13_bit_synchronizer_1690 |          6 |          6 |       0 |    0 |      5 |      0 |      0 |    0 |          0 |
|                           reset_synchronizer_resetin_tx_inst                                                                                          |                               design_static_xdma_0_0_gtwizard_ultrascale_v1_7_13_reset_synchronizer_1684 |          0 |          0 |       0 |    0 |      5 |      0 |      0 |    0 |          0 |
|                         gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[12].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_13_gtye4_cpll_cal_inst |                                   design_static_xdma_0_0_gtwizard_ultrascale_v1_7_13_gtye4_cpll_cal_1503 |        197 |        197 |       0 |    0 |    390 |      0 |      0 |    0 |          0 |
|                           bit_synchronizer_drprst_inst                                                                                                |                                 design_static_xdma_0_0_gtwizard_ultrascale_v1_7_13_bit_synchronizer_1667 |          1 |          1 |       0 |    0 |      5 |      0 |      0 |    0 |          0 |
|                           gtwizard_ultrascale_v1_7_13_gte4_drp_arb_i                                                                                  |                                     design_static_xdma_0_0_gtwizard_ultrascale_v1_7_13_gte4_drp_arb_1668 |         48 |         48 |       0 |    0 |    129 |      0 |      0 |    0 |          0 |
|                           gtwizard_ultrascale_v1_7_13_gtye4_cpll_cal_tx_i                                                                             |                                design_static_xdma_0_0_gtwizard_ultrascale_v1_7_13_gtye4_cpll_cal_tx_1669 |        148 |        148 |       0 |    0 |    251 |      0 |      0 |    0 |          0 |
|                             (gtwizard_ultrascale_v1_7_13_gtye4_cpll_cal_tx_i)                                                                         |                                design_static_xdma_0_0_gtwizard_ultrascale_v1_7_13_gtye4_cpll_cal_tx_1669 |        113 |        113 |       0 |    0 |    164 |      0 |      0 |    0 |          0 |
|                             U_TXOUTCLK_FREQ_COUNTER                                                                                                   |                      design_static_xdma_0_0_gtwizard_ultrascale_v1_7_13_gtye4_cpll_cal_freq_counter_1672 |         33 |         33 |       0 |    0 |     77 |      0 |      0 |    0 |          0 |
|                               (U_TXOUTCLK_FREQ_COUNTER)                                                                                               |                      design_static_xdma_0_0_gtwizard_ultrascale_v1_7_13_gtye4_cpll_cal_freq_counter_1672 |         33 |         33 |       0 |    0 |     72 |      0 |      0 |    0 |          0 |
|                               reset_synchronizer_testclk_rst_inst                                                                                     |                               design_static_xdma_0_0_gtwizard_ultrascale_v1_7_13_reset_synchronizer_1679 |          0 |          0 |       0 |    0 |      5 |      0 |      0 |    0 |          0 |
|                             bit_synchronizer_cplllock_inst                                                                                            |                                 design_static_xdma_0_0_gtwizard_ultrascale_v1_7_13_bit_synchronizer_1673 |          0 |          0 |       0 |    0 |      5 |      0 |      0 |    0 |          0 |
|                             bit_synchronizer_txprgdivresetdone_inst                                                                                   |                                 design_static_xdma_0_0_gtwizard_ultrascale_v1_7_13_bit_synchronizer_1677 |          6 |          6 |       0 |    0 |      5 |      0 |      0 |    0 |          0 |
|                           reset_synchronizer_resetin_tx_inst                                                                                          |                               design_static_xdma_0_0_gtwizard_ultrascale_v1_7_13_reset_synchronizer_1671 |          0 |          0 |       0 |    0 |      5 |      0 |      0 |    0 |          0 |
|                         gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[13].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_13_gtye4_cpll_cal_inst |                                   design_static_xdma_0_0_gtwizard_ultrascale_v1_7_13_gtye4_cpll_cal_1504 |        198 |        198 |       0 |    0 |    390 |      0 |      0 |    0 |          0 |
|                           bit_synchronizer_drprst_inst                                                                                                |                                 design_static_xdma_0_0_gtwizard_ultrascale_v1_7_13_bit_synchronizer_1654 |          1 |          1 |       0 |    0 |      5 |      0 |      0 |    0 |          0 |
|                           gtwizard_ultrascale_v1_7_13_gte4_drp_arb_i                                                                                  |                                     design_static_xdma_0_0_gtwizard_ultrascale_v1_7_13_gte4_drp_arb_1655 |         48 |         48 |       0 |    0 |    129 |      0 |      0 |    0 |          0 |
|                           gtwizard_ultrascale_v1_7_13_gtye4_cpll_cal_tx_i                                                                             |                                design_static_xdma_0_0_gtwizard_ultrascale_v1_7_13_gtye4_cpll_cal_tx_1656 |        149 |        149 |       0 |    0 |    251 |      0 |      0 |    0 |          0 |
|                             (gtwizard_ultrascale_v1_7_13_gtye4_cpll_cal_tx_i)                                                                         |                                design_static_xdma_0_0_gtwizard_ultrascale_v1_7_13_gtye4_cpll_cal_tx_1656 |        113 |        113 |       0 |    0 |    164 |      0 |      0 |    0 |          0 |
|                             U_TXOUTCLK_FREQ_COUNTER                                                                                                   |                      design_static_xdma_0_0_gtwizard_ultrascale_v1_7_13_gtye4_cpll_cal_freq_counter_1659 |         34 |         34 |       0 |    0 |     77 |      0 |      0 |    0 |          0 |
|                               (U_TXOUTCLK_FREQ_COUNTER)                                                                                               |                      design_static_xdma_0_0_gtwizard_ultrascale_v1_7_13_gtye4_cpll_cal_freq_counter_1659 |         34 |         34 |       0 |    0 |     72 |      0 |      0 |    0 |          0 |
|                               reset_synchronizer_testclk_rst_inst                                                                                     |                               design_static_xdma_0_0_gtwizard_ultrascale_v1_7_13_reset_synchronizer_1666 |          0 |          0 |       0 |    0 |      5 |      0 |      0 |    0 |          0 |
|                             bit_synchronizer_cplllock_inst                                                                                            |                                 design_static_xdma_0_0_gtwizard_ultrascale_v1_7_13_bit_synchronizer_1660 |          0 |          0 |       0 |    0 |      5 |      0 |      0 |    0 |          0 |
|                             bit_synchronizer_txprgdivresetdone_inst                                                                                   |                                 design_static_xdma_0_0_gtwizard_ultrascale_v1_7_13_bit_synchronizer_1664 |          6 |          6 |       0 |    0 |      5 |      0 |      0 |    0 |          0 |
|                           reset_synchronizer_resetin_tx_inst                                                                                          |                               design_static_xdma_0_0_gtwizard_ultrascale_v1_7_13_reset_synchronizer_1658 |          0 |          0 |       0 |    0 |      5 |      0 |      0 |    0 |          0 |
|                         gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[14].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_13_gtye4_cpll_cal_inst |                                   design_static_xdma_0_0_gtwizard_ultrascale_v1_7_13_gtye4_cpll_cal_1505 |        198 |        198 |       0 |    0 |    390 |      0 |      0 |    0 |          0 |
|                           bit_synchronizer_drprst_inst                                                                                                |                                 design_static_xdma_0_0_gtwizard_ultrascale_v1_7_13_bit_synchronizer_1641 |          1 |          1 |       0 |    0 |      5 |      0 |      0 |    0 |          0 |
|                           gtwizard_ultrascale_v1_7_13_gte4_drp_arb_i                                                                                  |                                     design_static_xdma_0_0_gtwizard_ultrascale_v1_7_13_gte4_drp_arb_1642 |         48 |         48 |       0 |    0 |    129 |      0 |      0 |    0 |          0 |
|                           gtwizard_ultrascale_v1_7_13_gtye4_cpll_cal_tx_i                                                                             |                                design_static_xdma_0_0_gtwizard_ultrascale_v1_7_13_gtye4_cpll_cal_tx_1643 |        149 |        149 |       0 |    0 |    251 |      0 |      0 |    0 |          0 |
|                             (gtwizard_ultrascale_v1_7_13_gtye4_cpll_cal_tx_i)                                                                         |                                design_static_xdma_0_0_gtwizard_ultrascale_v1_7_13_gtye4_cpll_cal_tx_1643 |        113 |        113 |       0 |    0 |    164 |      0 |      0 |    0 |          0 |
|                             U_TXOUTCLK_FREQ_COUNTER                                                                                                   |                      design_static_xdma_0_0_gtwizard_ultrascale_v1_7_13_gtye4_cpll_cal_freq_counter_1646 |         34 |         34 |       0 |    0 |     77 |      0 |      0 |    0 |          0 |
|                               (U_TXOUTCLK_FREQ_COUNTER)                                                                                               |                      design_static_xdma_0_0_gtwizard_ultrascale_v1_7_13_gtye4_cpll_cal_freq_counter_1646 |         34 |         34 |       0 |    0 |     72 |      0 |      0 |    0 |          0 |
|                               reset_synchronizer_testclk_rst_inst                                                                                     |                               design_static_xdma_0_0_gtwizard_ultrascale_v1_7_13_reset_synchronizer_1653 |          0 |          0 |       0 |    0 |      5 |      0 |      0 |    0 |          0 |
|                             bit_synchronizer_cplllock_inst                                                                                            |                                 design_static_xdma_0_0_gtwizard_ultrascale_v1_7_13_bit_synchronizer_1647 |          0 |          0 |       0 |    0 |      5 |      0 |      0 |    0 |          0 |
|                             bit_synchronizer_txprgdivresetdone_inst                                                                                   |                                 design_static_xdma_0_0_gtwizard_ultrascale_v1_7_13_bit_synchronizer_1651 |          6 |          6 |       0 |    0 |      5 |      0 |      0 |    0 |          0 |
|                           reset_synchronizer_resetin_tx_inst                                                                                          |                               design_static_xdma_0_0_gtwizard_ultrascale_v1_7_13_reset_synchronizer_1645 |          0 |          0 |       0 |    0 |      5 |      0 |      0 |    0 |          0 |
|                         gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[15].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_13_gtye4_cpll_cal_inst |                                   design_static_xdma_0_0_gtwizard_ultrascale_v1_7_13_gtye4_cpll_cal_1506 |        201 |        201 |       0 |    0 |    391 |      0 |      0 |    0 |          0 |
|                           bit_synchronizer_drprst_inst                                                                                                |                                 design_static_xdma_0_0_gtwizard_ultrascale_v1_7_13_bit_synchronizer_1628 |          1 |          1 |       0 |    0 |      5 |      0 |      0 |    0 |          0 |
|                           gtwizard_ultrascale_v1_7_13_gte4_drp_arb_i                                                                                  |                                     design_static_xdma_0_0_gtwizard_ultrascale_v1_7_13_gte4_drp_arb_1629 |         49 |         49 |       0 |    0 |    129 |      0 |      0 |    0 |          0 |
|                           gtwizard_ultrascale_v1_7_13_gtye4_cpll_cal_tx_i                                                                             |                                design_static_xdma_0_0_gtwizard_ultrascale_v1_7_13_gtye4_cpll_cal_tx_1630 |        151 |        151 |       0 |    0 |    252 |      0 |      0 |    0 |          0 |
|                             (gtwizard_ultrascale_v1_7_13_gtye4_cpll_cal_tx_i)                                                                         |                                design_static_xdma_0_0_gtwizard_ultrascale_v1_7_13_gtye4_cpll_cal_tx_1630 |        112 |        112 |       0 |    0 |    165 |      0 |      0 |    0 |          0 |
|                             U_TXOUTCLK_FREQ_COUNTER                                                                                                   |                      design_static_xdma_0_0_gtwizard_ultrascale_v1_7_13_gtye4_cpll_cal_freq_counter_1633 |         36 |         36 |       0 |    0 |     77 |      0 |      0 |    0 |          0 |
|                               (U_TXOUTCLK_FREQ_COUNTER)                                                                                               |                      design_static_xdma_0_0_gtwizard_ultrascale_v1_7_13_gtye4_cpll_cal_freq_counter_1633 |         36 |         36 |       0 |    0 |     72 |      0 |      0 |    0 |          0 |
|                               reset_synchronizer_testclk_rst_inst                                                                                     |                               design_static_xdma_0_0_gtwizard_ultrascale_v1_7_13_reset_synchronizer_1640 |          0 |          0 |       0 |    0 |      5 |      0 |      0 |    0 |          0 |
|                             bit_synchronizer_cplllock_inst                                                                                            |                                 design_static_xdma_0_0_gtwizard_ultrascale_v1_7_13_bit_synchronizer_1634 |          1 |          1 |       0 |    0 |      5 |      0 |      0 |    0 |          0 |
|                             bit_synchronizer_txprgdivresetdone_inst                                                                                   |                                 design_static_xdma_0_0_gtwizard_ultrascale_v1_7_13_bit_synchronizer_1638 |          6 |          6 |       0 |    0 |      5 |      0 |      0 |    0 |          0 |
|                           reset_synchronizer_resetin_tx_inst                                                                                          |                               design_static_xdma_0_0_gtwizard_ultrascale_v1_7_13_reset_synchronizer_1632 |          0 |          0 |       0 |    0 |      5 |      0 |      0 |    0 |          0 |
|                         gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_13_gtye4_cpll_cal_inst  |                                   design_static_xdma_0_0_gtwizard_ultrascale_v1_7_13_gtye4_cpll_cal_1507 |        199 |        199 |       0 |    0 |    390 |      0 |      0 |    0 |          0 |
|                           bit_synchronizer_drprst_inst                                                                                                |                                 design_static_xdma_0_0_gtwizard_ultrascale_v1_7_13_bit_synchronizer_1615 |          1 |          1 |       0 |    0 |      5 |      0 |      0 |    0 |          0 |
|                           gtwizard_ultrascale_v1_7_13_gte4_drp_arb_i                                                                                  |                                     design_static_xdma_0_0_gtwizard_ultrascale_v1_7_13_gte4_drp_arb_1616 |         49 |         49 |       0 |    0 |    129 |      0 |      0 |    0 |          0 |
|                           gtwizard_ultrascale_v1_7_13_gtye4_cpll_cal_tx_i                                                                             |                                design_static_xdma_0_0_gtwizard_ultrascale_v1_7_13_gtye4_cpll_cal_tx_1617 |        149 |        149 |       0 |    0 |    251 |      0 |      0 |    0 |          0 |
|                             (gtwizard_ultrascale_v1_7_13_gtye4_cpll_cal_tx_i)                                                                         |                                design_static_xdma_0_0_gtwizard_ultrascale_v1_7_13_gtye4_cpll_cal_tx_1617 |        113 |        113 |       0 |    0 |    164 |      0 |      0 |    0 |          0 |
|                             U_TXOUTCLK_FREQ_COUNTER                                                                                                   |                      design_static_xdma_0_0_gtwizard_ultrascale_v1_7_13_gtye4_cpll_cal_freq_counter_1620 |         34 |         34 |       0 |    0 |     77 |      0 |      0 |    0 |          0 |
|                               (U_TXOUTCLK_FREQ_COUNTER)                                                                                               |                      design_static_xdma_0_0_gtwizard_ultrascale_v1_7_13_gtye4_cpll_cal_freq_counter_1620 |         34 |         34 |       0 |    0 |     72 |      0 |      0 |    0 |          0 |
|                               reset_synchronizer_testclk_rst_inst                                                                                     |                               design_static_xdma_0_0_gtwizard_ultrascale_v1_7_13_reset_synchronizer_1627 |          0 |          0 |       0 |    0 |      5 |      0 |      0 |    0 |          0 |
|                             bit_synchronizer_cplllock_inst                                                                                            |                                 design_static_xdma_0_0_gtwizard_ultrascale_v1_7_13_bit_synchronizer_1621 |          0 |          0 |       0 |    0 |      5 |      0 |      0 |    0 |          0 |
|                             bit_synchronizer_txprgdivresetdone_inst                                                                                   |                                 design_static_xdma_0_0_gtwizard_ultrascale_v1_7_13_bit_synchronizer_1625 |          6 |          6 |       0 |    0 |      5 |      0 |      0 |    0 |          0 |
|                           reset_synchronizer_resetin_tx_inst                                                                                          |                               design_static_xdma_0_0_gtwizard_ultrascale_v1_7_13_reset_synchronizer_1619 |          0 |          0 |       0 |    0 |      5 |      0 |      0 |    0 |          0 |
|                         gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_13_gtye4_cpll_cal_inst  |                                   design_static_xdma_0_0_gtwizard_ultrascale_v1_7_13_gtye4_cpll_cal_1508 |        199 |        199 |       0 |    0 |    390 |      0 |      0 |    0 |          0 |
|                           bit_synchronizer_drprst_inst                                                                                                |                                 design_static_xdma_0_0_gtwizard_ultrascale_v1_7_13_bit_synchronizer_1602 |          1 |          1 |       0 |    0 |      5 |      0 |      0 |    0 |          0 |
|                           gtwizard_ultrascale_v1_7_13_gte4_drp_arb_i                                                                                  |                                     design_static_xdma_0_0_gtwizard_ultrascale_v1_7_13_gte4_drp_arb_1603 |         49 |         49 |       0 |    0 |    129 |      0 |      0 |    0 |          0 |
|                           gtwizard_ultrascale_v1_7_13_gtye4_cpll_cal_tx_i                                                                             |                                design_static_xdma_0_0_gtwizard_ultrascale_v1_7_13_gtye4_cpll_cal_tx_1604 |        149 |        149 |       0 |    0 |    251 |      0 |      0 |    0 |          0 |
|                             (gtwizard_ultrascale_v1_7_13_gtye4_cpll_cal_tx_i)                                                                         |                                design_static_xdma_0_0_gtwizard_ultrascale_v1_7_13_gtye4_cpll_cal_tx_1604 |        113 |        113 |       0 |    0 |    164 |      0 |      0 |    0 |          0 |
|                             U_TXOUTCLK_FREQ_COUNTER                                                                                                   |                      design_static_xdma_0_0_gtwizard_ultrascale_v1_7_13_gtye4_cpll_cal_freq_counter_1607 |         34 |         34 |       0 |    0 |     77 |      0 |      0 |    0 |          0 |
|                               (U_TXOUTCLK_FREQ_COUNTER)                                                                                               |                      design_static_xdma_0_0_gtwizard_ultrascale_v1_7_13_gtye4_cpll_cal_freq_counter_1607 |         34 |         34 |       0 |    0 |     72 |      0 |      0 |    0 |          0 |
|                               reset_synchronizer_testclk_rst_inst                                                                                     |                               design_static_xdma_0_0_gtwizard_ultrascale_v1_7_13_reset_synchronizer_1614 |          0 |          0 |       0 |    0 |      5 |      0 |      0 |    0 |          0 |
|                             bit_synchronizer_cplllock_inst                                                                                            |                                 design_static_xdma_0_0_gtwizard_ultrascale_v1_7_13_bit_synchronizer_1608 |          0 |          0 |       0 |    0 |      5 |      0 |      0 |    0 |          0 |
|                             bit_synchronizer_txprgdivresetdone_inst                                                                                   |                                 design_static_xdma_0_0_gtwizard_ultrascale_v1_7_13_bit_synchronizer_1612 |          6 |          6 |       0 |    0 |      5 |      0 |      0 |    0 |          0 |
|                           reset_synchronizer_resetin_tx_inst                                                                                          |                               design_static_xdma_0_0_gtwizard_ultrascale_v1_7_13_reset_synchronizer_1606 |          0 |          0 |       0 |    0 |      5 |      0 |      0 |    0 |          0 |
|                         gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_13_gtye4_cpll_cal_inst  |                                   design_static_xdma_0_0_gtwizard_ultrascale_v1_7_13_gtye4_cpll_cal_1509 |        198 |        198 |       0 |    0 |    390 |      0 |      0 |    0 |          0 |
|                           bit_synchronizer_drprst_inst                                                                                                |                                 design_static_xdma_0_0_gtwizard_ultrascale_v1_7_13_bit_synchronizer_1589 |          1 |          1 |       0 |    0 |      5 |      0 |      0 |    0 |          0 |
|                           gtwizard_ultrascale_v1_7_13_gte4_drp_arb_i                                                                                  |                                     design_static_xdma_0_0_gtwizard_ultrascale_v1_7_13_gte4_drp_arb_1590 |         48 |         48 |       0 |    0 |    129 |      0 |      0 |    0 |          0 |
|                           gtwizard_ultrascale_v1_7_13_gtye4_cpll_cal_tx_i                                                                             |                                design_static_xdma_0_0_gtwizard_ultrascale_v1_7_13_gtye4_cpll_cal_tx_1591 |        149 |        149 |       0 |    0 |    251 |      0 |      0 |    0 |          0 |
|                             (gtwizard_ultrascale_v1_7_13_gtye4_cpll_cal_tx_i)                                                                         |                                design_static_xdma_0_0_gtwizard_ultrascale_v1_7_13_gtye4_cpll_cal_tx_1591 |        113 |        113 |       0 |    0 |    164 |      0 |      0 |    0 |          0 |
|                             U_TXOUTCLK_FREQ_COUNTER                                                                                                   |                      design_static_xdma_0_0_gtwizard_ultrascale_v1_7_13_gtye4_cpll_cal_freq_counter_1594 |         34 |         34 |       0 |    0 |     77 |      0 |      0 |    0 |          0 |
|                               (U_TXOUTCLK_FREQ_COUNTER)                                                                                               |                      design_static_xdma_0_0_gtwizard_ultrascale_v1_7_13_gtye4_cpll_cal_freq_counter_1594 |         34 |         34 |       0 |    0 |     72 |      0 |      0 |    0 |          0 |
|                               reset_synchronizer_testclk_rst_inst                                                                                     |                               design_static_xdma_0_0_gtwizard_ultrascale_v1_7_13_reset_synchronizer_1601 |          0 |          0 |       0 |    0 |      5 |      0 |      0 |    0 |          0 |
|                             bit_synchronizer_cplllock_inst                                                                                            |                                 design_static_xdma_0_0_gtwizard_ultrascale_v1_7_13_bit_synchronizer_1595 |          0 |          0 |       0 |    0 |      5 |      0 |      0 |    0 |          0 |
|                             bit_synchronizer_txprgdivresetdone_inst                                                                                   |                                 design_static_xdma_0_0_gtwizard_ultrascale_v1_7_13_bit_synchronizer_1599 |          6 |          6 |       0 |    0 |      5 |      0 |      0 |    0 |          0 |
|                           reset_synchronizer_resetin_tx_inst                                                                                          |                               design_static_xdma_0_0_gtwizard_ultrascale_v1_7_13_reset_synchronizer_1593 |          0 |          0 |       0 |    0 |      5 |      0 |      0 |    0 |          0 |
|                         gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[4].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_13_gtye4_cpll_cal_inst  |                                   design_static_xdma_0_0_gtwizard_ultrascale_v1_7_13_gtye4_cpll_cal_1510 |        199 |        199 |       0 |    0 |    390 |      0 |      0 |    0 |          0 |
|                           bit_synchronizer_drprst_inst                                                                                                |                                 design_static_xdma_0_0_gtwizard_ultrascale_v1_7_13_bit_synchronizer_1576 |          1 |          1 |       0 |    0 |      5 |      0 |      0 |    0 |          0 |
|                           gtwizard_ultrascale_v1_7_13_gte4_drp_arb_i                                                                                  |                                     design_static_xdma_0_0_gtwizard_ultrascale_v1_7_13_gte4_drp_arb_1577 |         49 |         49 |       0 |    0 |    129 |      0 |      0 |    0 |          0 |
|                           gtwizard_ultrascale_v1_7_13_gtye4_cpll_cal_tx_i                                                                             |                                design_static_xdma_0_0_gtwizard_ultrascale_v1_7_13_gtye4_cpll_cal_tx_1578 |        149 |        149 |       0 |    0 |    251 |      0 |      0 |    0 |          0 |
|                             (gtwizard_ultrascale_v1_7_13_gtye4_cpll_cal_tx_i)                                                                         |                                design_static_xdma_0_0_gtwizard_ultrascale_v1_7_13_gtye4_cpll_cal_tx_1578 |        113 |        113 |       0 |    0 |    164 |      0 |      0 |    0 |          0 |
|                             U_TXOUTCLK_FREQ_COUNTER                                                                                                   |                      design_static_xdma_0_0_gtwizard_ultrascale_v1_7_13_gtye4_cpll_cal_freq_counter_1581 |         34 |         34 |       0 |    0 |     77 |      0 |      0 |    0 |          0 |
|                               (U_TXOUTCLK_FREQ_COUNTER)                                                                                               |                      design_static_xdma_0_0_gtwizard_ultrascale_v1_7_13_gtye4_cpll_cal_freq_counter_1581 |         34 |         34 |       0 |    0 |     72 |      0 |      0 |    0 |          0 |
|                               reset_synchronizer_testclk_rst_inst                                                                                     |                               design_static_xdma_0_0_gtwizard_ultrascale_v1_7_13_reset_synchronizer_1588 |          0 |          0 |       0 |    0 |      5 |      0 |      0 |    0 |          0 |
|                             bit_synchronizer_cplllock_inst                                                                                            |                                 design_static_xdma_0_0_gtwizard_ultrascale_v1_7_13_bit_synchronizer_1582 |          0 |          0 |       0 |    0 |      5 |      0 |      0 |    0 |          0 |
|                             bit_synchronizer_txprgdivresetdone_inst                                                                                   |                                 design_static_xdma_0_0_gtwizard_ultrascale_v1_7_13_bit_synchronizer_1586 |          6 |          6 |       0 |    0 |      5 |      0 |      0 |    0 |          0 |
|                           reset_synchronizer_resetin_tx_inst                                                                                          |                               design_static_xdma_0_0_gtwizard_ultrascale_v1_7_13_reset_synchronizer_1580 |          0 |          0 |       0 |    0 |      5 |      0 |      0 |    0 |          0 |
|                         gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[5].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_13_gtye4_cpll_cal_inst  |                                   design_static_xdma_0_0_gtwizard_ultrascale_v1_7_13_gtye4_cpll_cal_1511 |        198 |        198 |       0 |    0 |    390 |      0 |      0 |    0 |          0 |
|                           bit_synchronizer_drprst_inst                                                                                                |                                 design_static_xdma_0_0_gtwizard_ultrascale_v1_7_13_bit_synchronizer_1563 |          1 |          1 |       0 |    0 |      5 |      0 |      0 |    0 |          0 |
|                           gtwizard_ultrascale_v1_7_13_gte4_drp_arb_i                                                                                  |                                     design_static_xdma_0_0_gtwizard_ultrascale_v1_7_13_gte4_drp_arb_1564 |         48 |         48 |       0 |    0 |    129 |      0 |      0 |    0 |          0 |
|                           gtwizard_ultrascale_v1_7_13_gtye4_cpll_cal_tx_i                                                                             |                                design_static_xdma_0_0_gtwizard_ultrascale_v1_7_13_gtye4_cpll_cal_tx_1565 |        149 |        149 |       0 |    0 |    251 |      0 |      0 |    0 |          0 |
|                             (gtwizard_ultrascale_v1_7_13_gtye4_cpll_cal_tx_i)                                                                         |                                design_static_xdma_0_0_gtwizard_ultrascale_v1_7_13_gtye4_cpll_cal_tx_1565 |        113 |        113 |       0 |    0 |    164 |      0 |      0 |    0 |          0 |
|                             U_TXOUTCLK_FREQ_COUNTER                                                                                                   |                      design_static_xdma_0_0_gtwizard_ultrascale_v1_7_13_gtye4_cpll_cal_freq_counter_1568 |         34 |         34 |       0 |    0 |     77 |      0 |      0 |    0 |          0 |
|                               (U_TXOUTCLK_FREQ_COUNTER)                                                                                               |                      design_static_xdma_0_0_gtwizard_ultrascale_v1_7_13_gtye4_cpll_cal_freq_counter_1568 |         34 |         34 |       0 |    0 |     72 |      0 |      0 |    0 |          0 |
|                               reset_synchronizer_testclk_rst_inst                                                                                     |                               design_static_xdma_0_0_gtwizard_ultrascale_v1_7_13_reset_synchronizer_1575 |          0 |          0 |       0 |    0 |      5 |      0 |      0 |    0 |          0 |
|                             bit_synchronizer_cplllock_inst                                                                                            |                                 design_static_xdma_0_0_gtwizard_ultrascale_v1_7_13_bit_synchronizer_1569 |          0 |          0 |       0 |    0 |      5 |      0 |      0 |    0 |          0 |
|                             bit_synchronizer_txprgdivresetdone_inst                                                                                   |                                 design_static_xdma_0_0_gtwizard_ultrascale_v1_7_13_bit_synchronizer_1573 |          6 |          6 |       0 |    0 |      5 |      0 |      0 |    0 |          0 |
|                           reset_synchronizer_resetin_tx_inst                                                                                          |                               design_static_xdma_0_0_gtwizard_ultrascale_v1_7_13_reset_synchronizer_1567 |          0 |          0 |       0 |    0 |      5 |      0 |      0 |    0 |          0 |
|                         gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[6].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_13_gtye4_cpll_cal_inst  |                                   design_static_xdma_0_0_gtwizard_ultrascale_v1_7_13_gtye4_cpll_cal_1512 |        197 |        197 |       0 |    0 |    390 |      0 |      0 |    0 |          0 |
|                           bit_synchronizer_drprst_inst                                                                                                |                                 design_static_xdma_0_0_gtwizard_ultrascale_v1_7_13_bit_synchronizer_1550 |          1 |          1 |       0 |    0 |      5 |      0 |      0 |    0 |          0 |
|                           gtwizard_ultrascale_v1_7_13_gte4_drp_arb_i                                                                                  |                                     design_static_xdma_0_0_gtwizard_ultrascale_v1_7_13_gte4_drp_arb_1551 |         48 |         48 |       0 |    0 |    129 |      0 |      0 |    0 |          0 |
|                           gtwizard_ultrascale_v1_7_13_gtye4_cpll_cal_tx_i                                                                             |                                design_static_xdma_0_0_gtwizard_ultrascale_v1_7_13_gtye4_cpll_cal_tx_1552 |        148 |        148 |       0 |    0 |    251 |      0 |      0 |    0 |          0 |
|                             (gtwizard_ultrascale_v1_7_13_gtye4_cpll_cal_tx_i)                                                                         |                                design_static_xdma_0_0_gtwizard_ultrascale_v1_7_13_gtye4_cpll_cal_tx_1552 |        113 |        113 |       0 |    0 |    164 |      0 |      0 |    0 |          0 |
|                             U_TXOUTCLK_FREQ_COUNTER                                                                                                   |                      design_static_xdma_0_0_gtwizard_ultrascale_v1_7_13_gtye4_cpll_cal_freq_counter_1555 |         33 |         33 |       0 |    0 |     77 |      0 |      0 |    0 |          0 |
|                               (U_TXOUTCLK_FREQ_COUNTER)                                                                                               |                      design_static_xdma_0_0_gtwizard_ultrascale_v1_7_13_gtye4_cpll_cal_freq_counter_1555 |         33 |         33 |       0 |    0 |     72 |      0 |      0 |    0 |          0 |
|                               reset_synchronizer_testclk_rst_inst                                                                                     |                               design_static_xdma_0_0_gtwizard_ultrascale_v1_7_13_reset_synchronizer_1562 |          0 |          0 |       0 |    0 |      5 |      0 |      0 |    0 |          0 |
|                             bit_synchronizer_cplllock_inst                                                                                            |                                 design_static_xdma_0_0_gtwizard_ultrascale_v1_7_13_bit_synchronizer_1556 |          0 |          0 |       0 |    0 |      5 |      0 |      0 |    0 |          0 |
|                             bit_synchronizer_txprgdivresetdone_inst                                                                                   |                                 design_static_xdma_0_0_gtwizard_ultrascale_v1_7_13_bit_synchronizer_1560 |          6 |          6 |       0 |    0 |      5 |      0 |      0 |    0 |          0 |
|                           reset_synchronizer_resetin_tx_inst                                                                                          |                               design_static_xdma_0_0_gtwizard_ultrascale_v1_7_13_reset_synchronizer_1554 |          0 |          0 |       0 |    0 |      5 |      0 |      0 |    0 |          0 |
|                         gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[7].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_13_gtye4_cpll_cal_inst  |                                   design_static_xdma_0_0_gtwizard_ultrascale_v1_7_13_gtye4_cpll_cal_1513 |        198 |        198 |       0 |    0 |    390 |      0 |      0 |    0 |          0 |
|                           bit_synchronizer_drprst_inst                                                                                                |                                 design_static_xdma_0_0_gtwizard_ultrascale_v1_7_13_bit_synchronizer_1537 |          1 |          1 |       0 |    0 |      5 |      0 |      0 |    0 |          0 |
|                           gtwizard_ultrascale_v1_7_13_gte4_drp_arb_i                                                                                  |                                     design_static_xdma_0_0_gtwizard_ultrascale_v1_7_13_gte4_drp_arb_1538 |         48 |         48 |       0 |    0 |    129 |      0 |      0 |    0 |          0 |
|                           gtwizard_ultrascale_v1_7_13_gtye4_cpll_cal_tx_i                                                                             |                                design_static_xdma_0_0_gtwizard_ultrascale_v1_7_13_gtye4_cpll_cal_tx_1539 |        149 |        149 |       0 |    0 |    251 |      0 |      0 |    0 |          0 |
|                             (gtwizard_ultrascale_v1_7_13_gtye4_cpll_cal_tx_i)                                                                         |                                design_static_xdma_0_0_gtwizard_ultrascale_v1_7_13_gtye4_cpll_cal_tx_1539 |        113 |        113 |       0 |    0 |    164 |      0 |      0 |    0 |          0 |
|                             U_TXOUTCLK_FREQ_COUNTER                                                                                                   |                      design_static_xdma_0_0_gtwizard_ultrascale_v1_7_13_gtye4_cpll_cal_freq_counter_1542 |         34 |         34 |       0 |    0 |     77 |      0 |      0 |    0 |          0 |
|                               (U_TXOUTCLK_FREQ_COUNTER)                                                                                               |                      design_static_xdma_0_0_gtwizard_ultrascale_v1_7_13_gtye4_cpll_cal_freq_counter_1542 |         34 |         34 |       0 |    0 |     72 |      0 |      0 |    0 |          0 |
|                               reset_synchronizer_testclk_rst_inst                                                                                     |                               design_static_xdma_0_0_gtwizard_ultrascale_v1_7_13_reset_synchronizer_1549 |          0 |          0 |       0 |    0 |      5 |      0 |      0 |    0 |          0 |
|                             bit_synchronizer_cplllock_inst                                                                                            |                                 design_static_xdma_0_0_gtwizard_ultrascale_v1_7_13_bit_synchronizer_1543 |          0 |          0 |       0 |    0 |      5 |      0 |      0 |    0 |          0 |
|                             bit_synchronizer_txprgdivresetdone_inst                                                                                   |                                 design_static_xdma_0_0_gtwizard_ultrascale_v1_7_13_bit_synchronizer_1547 |          6 |          6 |       0 |    0 |      5 |      0 |      0 |    0 |          0 |
|                           reset_synchronizer_resetin_tx_inst                                                                                          |                               design_static_xdma_0_0_gtwizard_ultrascale_v1_7_13_reset_synchronizer_1541 |          0 |          0 |       0 |    0 |      5 |      0 |      0 |    0 |          0 |
|                         gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[8].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_13_gtye4_cpll_cal_inst  |                                   design_static_xdma_0_0_gtwizard_ultrascale_v1_7_13_gtye4_cpll_cal_1514 |        197 |        197 |       0 |    0 |    390 |      0 |      0 |    0 |          0 |
|                           bit_synchronizer_drprst_inst                                                                                                |                                 design_static_xdma_0_0_gtwizard_ultrascale_v1_7_13_bit_synchronizer_1524 |          1 |          1 |       0 |    0 |      5 |      0 |      0 |    0 |          0 |
|                           gtwizard_ultrascale_v1_7_13_gte4_drp_arb_i                                                                                  |                                     design_static_xdma_0_0_gtwizard_ultrascale_v1_7_13_gte4_drp_arb_1525 |         48 |         48 |       0 |    0 |    129 |      0 |      0 |    0 |          0 |
|                           gtwizard_ultrascale_v1_7_13_gtye4_cpll_cal_tx_i                                                                             |                                design_static_xdma_0_0_gtwizard_ultrascale_v1_7_13_gtye4_cpll_cal_tx_1526 |        148 |        148 |       0 |    0 |    251 |      0 |      0 |    0 |          0 |
|                             (gtwizard_ultrascale_v1_7_13_gtye4_cpll_cal_tx_i)                                                                         |                                design_static_xdma_0_0_gtwizard_ultrascale_v1_7_13_gtye4_cpll_cal_tx_1526 |        113 |        113 |       0 |    0 |    164 |      0 |      0 |    0 |          0 |
|                             U_TXOUTCLK_FREQ_COUNTER                                                                                                   |                      design_static_xdma_0_0_gtwizard_ultrascale_v1_7_13_gtye4_cpll_cal_freq_counter_1529 |         33 |         33 |       0 |    0 |     77 |      0 |      0 |    0 |          0 |
|                               (U_TXOUTCLK_FREQ_COUNTER)                                                                                               |                      design_static_xdma_0_0_gtwizard_ultrascale_v1_7_13_gtye4_cpll_cal_freq_counter_1529 |         33 |         33 |       0 |    0 |     72 |      0 |      0 |    0 |          0 |
|                               reset_synchronizer_testclk_rst_inst                                                                                     |                               design_static_xdma_0_0_gtwizard_ultrascale_v1_7_13_reset_synchronizer_1536 |          0 |          0 |       0 |    0 |      5 |      0 |      0 |    0 |          0 |
|                             bit_synchronizer_cplllock_inst                                                                                            |                                 design_static_xdma_0_0_gtwizard_ultrascale_v1_7_13_bit_synchronizer_1530 |          0 |          0 |       0 |    0 |      5 |      0 |      0 |    0 |          0 |
|                             bit_synchronizer_txprgdivresetdone_inst                                                                                   |                                 design_static_xdma_0_0_gtwizard_ultrascale_v1_7_13_bit_synchronizer_1534 |          6 |          6 |       0 |    0 |      5 |      0 |      0 |    0 |          0 |
|                           reset_synchronizer_resetin_tx_inst                                                                                          |                               design_static_xdma_0_0_gtwizard_ultrascale_v1_7_13_reset_synchronizer_1528 |          0 |          0 |       0 |    0 |      5 |      0 |      0 |    0 |          0 |
|                         gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[9].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_13_gtye4_cpll_cal_inst  |                                   design_static_xdma_0_0_gtwizard_ultrascale_v1_7_13_gtye4_cpll_cal_1515 |        198 |        198 |       0 |    0 |    390 |      0 |      0 |    0 |          0 |
|                           bit_synchronizer_drprst_inst                                                                                                |                                      design_static_xdma_0_0_gtwizard_ultrascale_v1_7_13_bit_synchronizer |          1 |          1 |       0 |    0 |      5 |      0 |      0 |    0 |          0 |
|                           gtwizard_ultrascale_v1_7_13_gte4_drp_arb_i                                                                                  |                                          design_static_xdma_0_0_gtwizard_ultrascale_v1_7_13_gte4_drp_arb |         48 |         48 |       0 |    0 |    129 |      0 |      0 |    0 |          0 |
|                           gtwizard_ultrascale_v1_7_13_gtye4_cpll_cal_tx_i                                                                             |                                     design_static_xdma_0_0_gtwizard_ultrascale_v1_7_13_gtye4_cpll_cal_tx |        150 |        150 |       0 |    0 |    251 |      0 |      0 |    0 |          0 |
|                             (gtwizard_ultrascale_v1_7_13_gtye4_cpll_cal_tx_i)                                                                         |                                     design_static_xdma_0_0_gtwizard_ultrascale_v1_7_13_gtye4_cpll_cal_tx |        114 |        114 |       0 |    0 |    164 |      0 |      0 |    0 |          0 |
|                             U_TXOUTCLK_FREQ_COUNTER                                                                                                   |                           design_static_xdma_0_0_gtwizard_ultrascale_v1_7_13_gtye4_cpll_cal_freq_counter |         34 |         34 |       0 |    0 |     77 |      0 |      0 |    0 |          0 |
|                               (U_TXOUTCLK_FREQ_COUNTER)                                                                                               |                           design_static_xdma_0_0_gtwizard_ultrascale_v1_7_13_gtye4_cpll_cal_freq_counter |         34 |         34 |       0 |    0 |     72 |      0 |      0 |    0 |          0 |
|                               reset_synchronizer_testclk_rst_inst                                                                                     |                               design_static_xdma_0_0_gtwizard_ultrascale_v1_7_13_reset_synchronizer_1523 |          0 |          0 |       0 |    0 |      5 |      0 |      0 |    0 |          0 |
|                             bit_synchronizer_cplllock_inst                                                                                            |                                 design_static_xdma_0_0_gtwizard_ultrascale_v1_7_13_bit_synchronizer_1517 |          0 |          0 |       0 |    0 |      5 |      0 |      0 |    0 |          0 |
|                             bit_synchronizer_txprgdivresetdone_inst                                                                                   |                                 design_static_xdma_0_0_gtwizard_ultrascale_v1_7_13_bit_synchronizer_1521 |          6 |          6 |       0 |    0 |      5 |      0 |      0 |    0 |          0 |
|                           reset_synchronizer_resetin_tx_inst                                                                                          |                               design_static_xdma_0_0_gtwizard_ultrascale_v1_7_13_reset_synchronizer_1516 |          0 |          0 |       0 |    0 |      5 |      0 |      0 |    0 |          0 |
|                 phy_clk_i                                                                                                                             |                                                              design_static_xdma_0_0_pcie4c_ip_gt_phy_clk |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                 phy_lane[0].cdr_ctrl_on_eidle_i                                                                                                       |                                                    design_static_xdma_0_0_pcie4c_ip_gt_cdr_ctrl_on_eidle |         13 |         13 |       0 |    0 |     32 |      0 |      0 |    0 |          0 |
|                   (phy_lane[0].cdr_ctrl_on_eidle_i)                                                                                                   |                                                    design_static_xdma_0_0_pcie4c_ip_gt_cdr_ctrl_on_eidle |          9 |          9 |       0 |    0 |     20 |      0 |      0 |    0 |          0 |
|                   sync_gen34                                                                                                                          |                                               design_static_xdma_0_0_pcie4c_ip_sync__parameterized3_1487 |          4 |          4 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                     sync_vec[0].sync_cell_i                                                                                                           |                                                          design_static_xdma_0_0_pcie4c_ip_sync_cell_1494 |          4 |          4 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                   sync_gen34_eios_det                                                                                                                 |                                               design_static_xdma_0_0_pcie4c_ip_sync__parameterized3_1488 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                     sync_vec[0].sync_cell_i                                                                                                           |                                                          design_static_xdma_0_0_pcie4c_ip_sync_cell_1493 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                   sync_rxelecidle                                                                                                                     |                                               design_static_xdma_0_0_pcie4c_ip_sync__parameterized3_1490 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                     sync_vec[0].sync_cell_i                                                                                                           |                                                          design_static_xdma_0_0_pcie4c_ip_sync_cell_1491 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                 phy_lane[0].phy_rxeq_i                                                                                                                |                                                             design_static_xdma_0_0_pcie4c_ip_gt_phy_rxeq |         15 |         15 |       0 |    0 |     41 |      0 |      0 |    0 |          0 |
|                   (phy_lane[0].phy_rxeq_i)                                                                                                            |                                                             design_static_xdma_0_0_pcie4c_ip_gt_phy_rxeq |          8 |          8 |       0 |    0 |     33 |      0 |      0 |    0 |          0 |
|                   sync_ctrl                                                                                                                           |                                                               design_static_xdma_0_0_pcie4c_ip_sync_1461 |          7 |          7 |       0 |    0 |      8 |      0 |      0 |    0 |          0 |
|                     sync_vec[0].sync_cell_i                                                                                                           |                                                          design_static_xdma_0_0_pcie4c_ip_sync_cell_1485 |          2 |          2 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                     sync_vec[1].sync_cell_i                                                                                                           |                                                          design_static_xdma_0_0_pcie4c_ip_sync_cell_1486 |          5 |          5 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                 phy_lane[0].phy_txeq_i                                                                                                                |                                                             design_static_xdma_0_0_pcie4c_ip_gt_phy_txeq |         47 |         47 |       0 |    0 |    106 |      0 |      0 |    0 |          0 |
|                   (phy_lane[0].phy_txeq_i)                                                                                                            |                                                             design_static_xdma_0_0_pcie4c_ip_gt_phy_txeq |         34 |         34 |       0 |    0 |     58 |      0 |      0 |    0 |          0 |
|                   sync_coeff                                                                                                                          |                                               design_static_xdma_0_0_pcie4c_ip_sync__parameterized1_1446 |          7 |          7 |       0 |    0 |     24 |      0 |      0 |    0 |          0 |
|                     sync_vec[0].sync_cell_i                                                                                                           |                                                          design_static_xdma_0_0_pcie4c_ip_sync_cell_1455 |          1 |          1 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                     sync_vec[1].sync_cell_i                                                                                                           |                                                          design_static_xdma_0_0_pcie4c_ip_sync_cell_1456 |          2 |          2 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                     sync_vec[2].sync_cell_i                                                                                                           |                                                          design_static_xdma_0_0_pcie4c_ip_sync_cell_1457 |          1 |          1 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                     sync_vec[3].sync_cell_i                                                                                                           |                                                          design_static_xdma_0_0_pcie4c_ip_sync_cell_1458 |          1 |          1 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                     sync_vec[4].sync_cell_i                                                                                                           |                                                          design_static_xdma_0_0_pcie4c_ip_sync_cell_1459 |          1 |          1 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                     sync_vec[5].sync_cell_i                                                                                                           |                                                          design_static_xdma_0_0_pcie4c_ip_sync_cell_1460 |          1 |          1 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                   sync_ctrl                                                                                                                           |                                                               design_static_xdma_0_0_pcie4c_ip_sync_1447 |          6 |          6 |       0 |    0 |      8 |      0 |      0 |    0 |          0 |
|                     sync_vec[0].sync_cell_i                                                                                                           |                                                          design_static_xdma_0_0_pcie4c_ip_sync_cell_1453 |          3 |          3 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                     sync_vec[1].sync_cell_i                                                                                                           |                                                          design_static_xdma_0_0_pcie4c_ip_sync_cell_1454 |          3 |          3 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                   sync_preset                                                                                                                         |                                               design_static_xdma_0_0_pcie4c_ip_sync__parameterized0_1448 |          0 |          0 |       0 |    0 |     16 |      0 |      0 |    0 |          0 |
|                     sync_vec[0].sync_cell_i                                                                                                           |                                                          design_static_xdma_0_0_pcie4c_ip_sync_cell_1449 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                     sync_vec[1].sync_cell_i                                                                                                           |                                                          design_static_xdma_0_0_pcie4c_ip_sync_cell_1450 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                     sync_vec[2].sync_cell_i                                                                                                           |                                                          design_static_xdma_0_0_pcie4c_ip_sync_cell_1451 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                     sync_vec[3].sync_cell_i                                                                                                           |                                                          design_static_xdma_0_0_pcie4c_ip_sync_cell_1452 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                 phy_lane[0].receiver_detect_termination_i                                                                                             |                                               design_static_xdma_0_0_pcie4c_ip_gt_receiver_detect_rxterm |         12 |         12 |       0 |    0 |     22 |      0 |      0 |    0 |          0 |
|                   (phy_lane[0].receiver_detect_termination_i)                                                                                         |                                               design_static_xdma_0_0_pcie4c_ip_gt_receiver_detect_rxterm |          9 |          9 |       0 |    0 |     14 |      0 |      0 |    0 |          0 |
|                   sync_mac_in_detect                                                                                                                  |                                               design_static_xdma_0_0_pcie4c_ip_sync__parameterized3_1442 |          1 |          1 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                     sync_vec[0].sync_cell_i                                                                                                           |                                                          design_static_xdma_0_0_pcie4c_ip_sync_cell_1445 |          1 |          1 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                   sync_rxelecidle                                                                                                                     |                                               design_static_xdma_0_0_pcie4c_ip_sync__parameterized3_1443 |          2 |          2 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                     sync_vec[0].sync_cell_i                                                                                                           |                                                          design_static_xdma_0_0_pcie4c_ip_sync_cell_1444 |          2 |          2 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                 phy_lane[0].sync_cdrhold                                                                                                              |                                                    design_static_xdma_0_0_pcie4c_ip_sync__parameterized3 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                   sync_vec[0].sync_cell_i                                                                                                             |                                                          design_static_xdma_0_0_pcie4c_ip_sync_cell_1441 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                 phy_lane[10].cdr_ctrl_on_eidle_i                                                                                                      |                                                design_static_xdma_0_0_pcie4c_ip_gt_cdr_ctrl_on_eidle_433 |         13 |         13 |       0 |    0 |     32 |      0 |      0 |    0 |          0 |
|                   (phy_lane[10].cdr_ctrl_on_eidle_i)                                                                                                  |                                                design_static_xdma_0_0_pcie4c_ip_gt_cdr_ctrl_on_eidle_433 |          9 |          9 |       0 |    0 |     20 |      0 |      0 |    0 |          0 |
|                   sync_gen34                                                                                                                          |                                               design_static_xdma_0_0_pcie4c_ip_sync__parameterized3_1433 |          4 |          4 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                     sync_vec[0].sync_cell_i                                                                                                           |                                                          design_static_xdma_0_0_pcie4c_ip_sync_cell_1440 |          4 |          4 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                   sync_gen34_eios_det                                                                                                                 |                                               design_static_xdma_0_0_pcie4c_ip_sync__parameterized3_1434 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                     sync_vec[0].sync_cell_i                                                                                                           |                                                          design_static_xdma_0_0_pcie4c_ip_sync_cell_1439 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                   sync_rxelecidle                                                                                                                     |                                               design_static_xdma_0_0_pcie4c_ip_sync__parameterized3_1436 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                     sync_vec[0].sync_cell_i                                                                                                           |                                                          design_static_xdma_0_0_pcie4c_ip_sync_cell_1437 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                 phy_lane[10].phy_rxeq_i                                                                                                               |                                                         design_static_xdma_0_0_pcie4c_ip_gt_phy_rxeq_434 |         16 |         16 |       0 |    0 |     41 |      0 |      0 |    0 |          0 |
|                   (phy_lane[10].phy_rxeq_i)                                                                                                           |                                                         design_static_xdma_0_0_pcie4c_ip_gt_phy_rxeq_434 |          8 |          8 |       0 |    0 |     33 |      0 |      0 |    0 |          0 |
|                   sync_ctrl                                                                                                                           |                                                               design_static_xdma_0_0_pcie4c_ip_sync_1407 |          8 |          8 |       0 |    0 |      8 |      0 |      0 |    0 |          0 |
|                     sync_vec[0].sync_cell_i                                                                                                           |                                                          design_static_xdma_0_0_pcie4c_ip_sync_cell_1431 |          2 |          2 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                     sync_vec[1].sync_cell_i                                                                                                           |                                                          design_static_xdma_0_0_pcie4c_ip_sync_cell_1432 |          6 |          6 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                 phy_lane[10].phy_txeq_i                                                                                                               |                                                         design_static_xdma_0_0_pcie4c_ip_gt_phy_txeq_435 |         47 |         47 |       0 |    0 |    106 |      0 |      0 |    0 |          0 |
|                   (phy_lane[10].phy_txeq_i)                                                                                                           |                                                         design_static_xdma_0_0_pcie4c_ip_gt_phy_txeq_435 |         34 |         34 |       0 |    0 |     58 |      0 |      0 |    0 |          0 |
|                   sync_coeff                                                                                                                          |                                               design_static_xdma_0_0_pcie4c_ip_sync__parameterized1_1392 |          7 |          7 |       0 |    0 |     24 |      0 |      0 |    0 |          0 |
|                     sync_vec[0].sync_cell_i                                                                                                           |                                                          design_static_xdma_0_0_pcie4c_ip_sync_cell_1401 |          1 |          1 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                     sync_vec[1].sync_cell_i                                                                                                           |                                                          design_static_xdma_0_0_pcie4c_ip_sync_cell_1402 |          2 |          2 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                     sync_vec[2].sync_cell_i                                                                                                           |                                                          design_static_xdma_0_0_pcie4c_ip_sync_cell_1403 |          1 |          1 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                     sync_vec[3].sync_cell_i                                                                                                           |                                                          design_static_xdma_0_0_pcie4c_ip_sync_cell_1404 |          1 |          1 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                     sync_vec[4].sync_cell_i                                                                                                           |                                                          design_static_xdma_0_0_pcie4c_ip_sync_cell_1405 |          1 |          1 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                     sync_vec[5].sync_cell_i                                                                                                           |                                                          design_static_xdma_0_0_pcie4c_ip_sync_cell_1406 |          1 |          1 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                   sync_ctrl                                                                                                                           |                                                               design_static_xdma_0_0_pcie4c_ip_sync_1393 |          6 |          6 |       0 |    0 |      8 |      0 |      0 |    0 |          0 |
|                     sync_vec[0].sync_cell_i                                                                                                           |                                                          design_static_xdma_0_0_pcie4c_ip_sync_cell_1399 |          3 |          3 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                     sync_vec[1].sync_cell_i                                                                                                           |                                                          design_static_xdma_0_0_pcie4c_ip_sync_cell_1400 |          3 |          3 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                   sync_preset                                                                                                                         |                                               design_static_xdma_0_0_pcie4c_ip_sync__parameterized0_1394 |          0 |          0 |       0 |    0 |     16 |      0 |      0 |    0 |          0 |
|                     sync_vec[0].sync_cell_i                                                                                                           |                                                          design_static_xdma_0_0_pcie4c_ip_sync_cell_1395 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                     sync_vec[1].sync_cell_i                                                                                                           |                                                          design_static_xdma_0_0_pcie4c_ip_sync_cell_1396 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                     sync_vec[2].sync_cell_i                                                                                                           |                                                          design_static_xdma_0_0_pcie4c_ip_sync_cell_1397 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                     sync_vec[3].sync_cell_i                                                                                                           |                                                          design_static_xdma_0_0_pcie4c_ip_sync_cell_1398 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                 phy_lane[10].receiver_detect_termination_i                                                                                            |                                           design_static_xdma_0_0_pcie4c_ip_gt_receiver_detect_rxterm_436 |         12 |         12 |       0 |    0 |     22 |      0 |      0 |    0 |          0 |
|                   (phy_lane[10].receiver_detect_termination_i)                                                                                        |                                           design_static_xdma_0_0_pcie4c_ip_gt_receiver_detect_rxterm_436 |          9 |          9 |       0 |    0 |     14 |      0 |      0 |    0 |          0 |
|                   sync_mac_in_detect                                                                                                                  |                                               design_static_xdma_0_0_pcie4c_ip_sync__parameterized3_1388 |          1 |          1 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                     sync_vec[0].sync_cell_i                                                                                                           |                                                          design_static_xdma_0_0_pcie4c_ip_sync_cell_1391 |          1 |          1 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                   sync_rxelecidle                                                                                                                     |                                               design_static_xdma_0_0_pcie4c_ip_sync__parameterized3_1389 |          2 |          2 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                     sync_vec[0].sync_cell_i                                                                                                           |                                                          design_static_xdma_0_0_pcie4c_ip_sync_cell_1390 |          2 |          2 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                 phy_lane[10].sync_cdrhold                                                                                                             |                                                design_static_xdma_0_0_pcie4c_ip_sync__parameterized3_437 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                   sync_vec[0].sync_cell_i                                                                                                             |                                                          design_static_xdma_0_0_pcie4c_ip_sync_cell_1387 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                 phy_lane[11].cdr_ctrl_on_eidle_i                                                                                                      |                                                design_static_xdma_0_0_pcie4c_ip_gt_cdr_ctrl_on_eidle_438 |         13 |         13 |       0 |    0 |     32 |      0 |      0 |    0 |          0 |
|                   (phy_lane[11].cdr_ctrl_on_eidle_i)                                                                                                  |                                                design_static_xdma_0_0_pcie4c_ip_gt_cdr_ctrl_on_eidle_438 |          9 |          9 |       0 |    0 |     20 |      0 |      0 |    0 |          0 |
|                   sync_gen34                                                                                                                          |                                               design_static_xdma_0_0_pcie4c_ip_sync__parameterized3_1379 |          4 |          4 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                     sync_vec[0].sync_cell_i                                                                                                           |                                                          design_static_xdma_0_0_pcie4c_ip_sync_cell_1386 |          4 |          4 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                   sync_gen34_eios_det                                                                                                                 |                                               design_static_xdma_0_0_pcie4c_ip_sync__parameterized3_1380 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                     sync_vec[0].sync_cell_i                                                                                                           |                                                          design_static_xdma_0_0_pcie4c_ip_sync_cell_1385 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                   sync_rxelecidle                                                                                                                     |                                               design_static_xdma_0_0_pcie4c_ip_sync__parameterized3_1382 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                     sync_vec[0].sync_cell_i                                                                                                           |                                                          design_static_xdma_0_0_pcie4c_ip_sync_cell_1383 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                 phy_lane[11].phy_rxeq_i                                                                                                               |                                                         design_static_xdma_0_0_pcie4c_ip_gt_phy_rxeq_439 |         16 |         16 |       0 |    0 |     41 |      0 |      0 |    0 |          0 |
|                   (phy_lane[11].phy_rxeq_i)                                                                                                           |                                                         design_static_xdma_0_0_pcie4c_ip_gt_phy_rxeq_439 |          8 |          8 |       0 |    0 |     33 |      0 |      0 |    0 |          0 |
|                   sync_ctrl                                                                                                                           |                                                               design_static_xdma_0_0_pcie4c_ip_sync_1353 |          8 |          8 |       0 |    0 |      8 |      0 |      0 |    0 |          0 |
|                     sync_vec[0].sync_cell_i                                                                                                           |                                                          design_static_xdma_0_0_pcie4c_ip_sync_cell_1377 |          2 |          2 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                     sync_vec[1].sync_cell_i                                                                                                           |                                                          design_static_xdma_0_0_pcie4c_ip_sync_cell_1378 |          6 |          6 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                 phy_lane[11].phy_txeq_i                                                                                                               |                                                         design_static_xdma_0_0_pcie4c_ip_gt_phy_txeq_440 |         47 |         47 |       0 |    0 |    106 |      0 |      0 |    0 |          0 |
|                   (phy_lane[11].phy_txeq_i)                                                                                                           |                                                         design_static_xdma_0_0_pcie4c_ip_gt_phy_txeq_440 |         34 |         34 |       0 |    0 |     58 |      0 |      0 |    0 |          0 |
|                   sync_coeff                                                                                                                          |                                               design_static_xdma_0_0_pcie4c_ip_sync__parameterized1_1338 |          7 |          7 |       0 |    0 |     24 |      0 |      0 |    0 |          0 |
|                     sync_vec[0].sync_cell_i                                                                                                           |                                                          design_static_xdma_0_0_pcie4c_ip_sync_cell_1347 |          1 |          1 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                     sync_vec[1].sync_cell_i                                                                                                           |                                                          design_static_xdma_0_0_pcie4c_ip_sync_cell_1348 |          2 |          2 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                     sync_vec[2].sync_cell_i                                                                                                           |                                                          design_static_xdma_0_0_pcie4c_ip_sync_cell_1349 |          1 |          1 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                     sync_vec[3].sync_cell_i                                                                                                           |                                                          design_static_xdma_0_0_pcie4c_ip_sync_cell_1350 |          1 |          1 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                     sync_vec[4].sync_cell_i                                                                                                           |                                                          design_static_xdma_0_0_pcie4c_ip_sync_cell_1351 |          1 |          1 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                     sync_vec[5].sync_cell_i                                                                                                           |                                                          design_static_xdma_0_0_pcie4c_ip_sync_cell_1352 |          1 |          1 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                   sync_ctrl                                                                                                                           |                                                               design_static_xdma_0_0_pcie4c_ip_sync_1339 |          6 |          6 |       0 |    0 |      8 |      0 |      0 |    0 |          0 |
|                     sync_vec[0].sync_cell_i                                                                                                           |                                                          design_static_xdma_0_0_pcie4c_ip_sync_cell_1345 |          3 |          3 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                     sync_vec[1].sync_cell_i                                                                                                           |                                                          design_static_xdma_0_0_pcie4c_ip_sync_cell_1346 |          3 |          3 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                   sync_preset                                                                                                                         |                                               design_static_xdma_0_0_pcie4c_ip_sync__parameterized0_1340 |          0 |          0 |       0 |    0 |     16 |      0 |      0 |    0 |          0 |
|                     sync_vec[0].sync_cell_i                                                                                                           |                                                          design_static_xdma_0_0_pcie4c_ip_sync_cell_1341 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                     sync_vec[1].sync_cell_i                                                                                                           |                                                          design_static_xdma_0_0_pcie4c_ip_sync_cell_1342 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                     sync_vec[2].sync_cell_i                                                                                                           |                                                          design_static_xdma_0_0_pcie4c_ip_sync_cell_1343 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                     sync_vec[3].sync_cell_i                                                                                                           |                                                          design_static_xdma_0_0_pcie4c_ip_sync_cell_1344 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                 phy_lane[11].receiver_detect_termination_i                                                                                            |                                           design_static_xdma_0_0_pcie4c_ip_gt_receiver_detect_rxterm_441 |         12 |         12 |       0 |    0 |     22 |      0 |      0 |    0 |          0 |
|                   (phy_lane[11].receiver_detect_termination_i)                                                                                        |                                           design_static_xdma_0_0_pcie4c_ip_gt_receiver_detect_rxterm_441 |          9 |          9 |       0 |    0 |     14 |      0 |      0 |    0 |          0 |
|                   sync_mac_in_detect                                                                                                                  |                                               design_static_xdma_0_0_pcie4c_ip_sync__parameterized3_1334 |          1 |          1 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                     sync_vec[0].sync_cell_i                                                                                                           |                                                          design_static_xdma_0_0_pcie4c_ip_sync_cell_1337 |          1 |          1 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                   sync_rxelecidle                                                                                                                     |                                               design_static_xdma_0_0_pcie4c_ip_sync__parameterized3_1335 |          2 |          2 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                     sync_vec[0].sync_cell_i                                                                                                           |                                                          design_static_xdma_0_0_pcie4c_ip_sync_cell_1336 |          2 |          2 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                 phy_lane[11].sync_cdrhold                                                                                                             |                                                design_static_xdma_0_0_pcie4c_ip_sync__parameterized3_442 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                   sync_vec[0].sync_cell_i                                                                                                             |                                                          design_static_xdma_0_0_pcie4c_ip_sync_cell_1333 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                 phy_lane[12].cdr_ctrl_on_eidle_i                                                                                                      |                                                design_static_xdma_0_0_pcie4c_ip_gt_cdr_ctrl_on_eidle_443 |         13 |         13 |       0 |    0 |     32 |      0 |      0 |    0 |          0 |
|                   (phy_lane[12].cdr_ctrl_on_eidle_i)                                                                                                  |                                                design_static_xdma_0_0_pcie4c_ip_gt_cdr_ctrl_on_eidle_443 |          9 |          9 |       0 |    0 |     20 |      0 |      0 |    0 |          0 |
|                   sync_gen34                                                                                                                          |                                               design_static_xdma_0_0_pcie4c_ip_sync__parameterized3_1325 |          4 |          4 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                     sync_vec[0].sync_cell_i                                                                                                           |                                                          design_static_xdma_0_0_pcie4c_ip_sync_cell_1332 |          4 |          4 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                   sync_gen34_eios_det                                                                                                                 |                                               design_static_xdma_0_0_pcie4c_ip_sync__parameterized3_1326 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                     sync_vec[0].sync_cell_i                                                                                                           |                                                          design_static_xdma_0_0_pcie4c_ip_sync_cell_1331 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                   sync_rxelecidle                                                                                                                     |                                               design_static_xdma_0_0_pcie4c_ip_sync__parameterized3_1328 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                     sync_vec[0].sync_cell_i                                                                                                           |                                                          design_static_xdma_0_0_pcie4c_ip_sync_cell_1329 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                 phy_lane[12].phy_rxeq_i                                                                                                               |                                                         design_static_xdma_0_0_pcie4c_ip_gt_phy_rxeq_444 |         16 |         16 |       0 |    0 |     41 |      0 |      0 |    0 |          0 |
|                   (phy_lane[12].phy_rxeq_i)                                                                                                           |                                                         design_static_xdma_0_0_pcie4c_ip_gt_phy_rxeq_444 |          8 |          8 |       0 |    0 |     33 |      0 |      0 |    0 |          0 |
|                   sync_ctrl                                                                                                                           |                                                               design_static_xdma_0_0_pcie4c_ip_sync_1299 |          8 |          8 |       0 |    0 |      8 |      0 |      0 |    0 |          0 |
|                     sync_vec[0].sync_cell_i                                                                                                           |                                                          design_static_xdma_0_0_pcie4c_ip_sync_cell_1323 |          2 |          2 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                     sync_vec[1].sync_cell_i                                                                                                           |                                                          design_static_xdma_0_0_pcie4c_ip_sync_cell_1324 |          6 |          6 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                 phy_lane[12].phy_txeq_i                                                                                                               |                                                         design_static_xdma_0_0_pcie4c_ip_gt_phy_txeq_445 |         47 |         47 |       0 |    0 |    106 |      0 |      0 |    0 |          0 |
|                   (phy_lane[12].phy_txeq_i)                                                                                                           |                                                         design_static_xdma_0_0_pcie4c_ip_gt_phy_txeq_445 |         34 |         34 |       0 |    0 |     58 |      0 |      0 |    0 |          0 |
|                   sync_coeff                                                                                                                          |                                               design_static_xdma_0_0_pcie4c_ip_sync__parameterized1_1284 |          7 |          7 |       0 |    0 |     24 |      0 |      0 |    0 |          0 |
|                     sync_vec[0].sync_cell_i                                                                                                           |                                                          design_static_xdma_0_0_pcie4c_ip_sync_cell_1293 |          1 |          1 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                     sync_vec[1].sync_cell_i                                                                                                           |                                                          design_static_xdma_0_0_pcie4c_ip_sync_cell_1294 |          2 |          2 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                     sync_vec[2].sync_cell_i                                                                                                           |                                                          design_static_xdma_0_0_pcie4c_ip_sync_cell_1295 |          1 |          1 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                     sync_vec[3].sync_cell_i                                                                                                           |                                                          design_static_xdma_0_0_pcie4c_ip_sync_cell_1296 |          1 |          1 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                     sync_vec[4].sync_cell_i                                                                                                           |                                                          design_static_xdma_0_0_pcie4c_ip_sync_cell_1297 |          1 |          1 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                     sync_vec[5].sync_cell_i                                                                                                           |                                                          design_static_xdma_0_0_pcie4c_ip_sync_cell_1298 |          1 |          1 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                   sync_ctrl                                                                                                                           |                                                               design_static_xdma_0_0_pcie4c_ip_sync_1285 |          6 |          6 |       0 |    0 |      8 |      0 |      0 |    0 |          0 |
|                     sync_vec[0].sync_cell_i                                                                                                           |                                                          design_static_xdma_0_0_pcie4c_ip_sync_cell_1291 |          3 |          3 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                     sync_vec[1].sync_cell_i                                                                                                           |                                                          design_static_xdma_0_0_pcie4c_ip_sync_cell_1292 |          3 |          3 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                   sync_preset                                                                                                                         |                                               design_static_xdma_0_0_pcie4c_ip_sync__parameterized0_1286 |          0 |          0 |       0 |    0 |     16 |      0 |      0 |    0 |          0 |
|                     sync_vec[0].sync_cell_i                                                                                                           |                                                          design_static_xdma_0_0_pcie4c_ip_sync_cell_1287 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                     sync_vec[1].sync_cell_i                                                                                                           |                                                          design_static_xdma_0_0_pcie4c_ip_sync_cell_1288 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                     sync_vec[2].sync_cell_i                                                                                                           |                                                          design_static_xdma_0_0_pcie4c_ip_sync_cell_1289 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                     sync_vec[3].sync_cell_i                                                                                                           |                                                          design_static_xdma_0_0_pcie4c_ip_sync_cell_1290 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                 phy_lane[12].receiver_detect_termination_i                                                                                            |                                           design_static_xdma_0_0_pcie4c_ip_gt_receiver_detect_rxterm_446 |         12 |         12 |       0 |    0 |     22 |      0 |      0 |    0 |          0 |
|                   (phy_lane[12].receiver_detect_termination_i)                                                                                        |                                           design_static_xdma_0_0_pcie4c_ip_gt_receiver_detect_rxterm_446 |          9 |          9 |       0 |    0 |     14 |      0 |      0 |    0 |          0 |
|                   sync_mac_in_detect                                                                                                                  |                                               design_static_xdma_0_0_pcie4c_ip_sync__parameterized3_1280 |          1 |          1 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                     sync_vec[0].sync_cell_i                                                                                                           |                                                          design_static_xdma_0_0_pcie4c_ip_sync_cell_1283 |          1 |          1 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                   sync_rxelecidle                                                                                                                     |                                               design_static_xdma_0_0_pcie4c_ip_sync__parameterized3_1281 |          2 |          2 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                     sync_vec[0].sync_cell_i                                                                                                           |                                                          design_static_xdma_0_0_pcie4c_ip_sync_cell_1282 |          2 |          2 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                 phy_lane[12].sync_cdrhold                                                                                                             |                                                design_static_xdma_0_0_pcie4c_ip_sync__parameterized3_447 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                   sync_vec[0].sync_cell_i                                                                                                             |                                                          design_static_xdma_0_0_pcie4c_ip_sync_cell_1279 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                 phy_lane[13].cdr_ctrl_on_eidle_i                                                                                                      |                                                design_static_xdma_0_0_pcie4c_ip_gt_cdr_ctrl_on_eidle_448 |         13 |         13 |       0 |    0 |     32 |      0 |      0 |    0 |          0 |
|                   (phy_lane[13].cdr_ctrl_on_eidle_i)                                                                                                  |                                                design_static_xdma_0_0_pcie4c_ip_gt_cdr_ctrl_on_eidle_448 |          9 |          9 |       0 |    0 |     20 |      0 |      0 |    0 |          0 |
|                   sync_gen34                                                                                                                          |                                               design_static_xdma_0_0_pcie4c_ip_sync__parameterized3_1271 |          4 |          4 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                     sync_vec[0].sync_cell_i                                                                                                           |                                                          design_static_xdma_0_0_pcie4c_ip_sync_cell_1278 |          4 |          4 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                   sync_gen34_eios_det                                                                                                                 |                                               design_static_xdma_0_0_pcie4c_ip_sync__parameterized3_1272 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                     sync_vec[0].sync_cell_i                                                                                                           |                                                          design_static_xdma_0_0_pcie4c_ip_sync_cell_1277 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                   sync_rxelecidle                                                                                                                     |                                               design_static_xdma_0_0_pcie4c_ip_sync__parameterized3_1274 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                     sync_vec[0].sync_cell_i                                                                                                           |                                                          design_static_xdma_0_0_pcie4c_ip_sync_cell_1275 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                 phy_lane[13].phy_rxeq_i                                                                                                               |                                                         design_static_xdma_0_0_pcie4c_ip_gt_phy_rxeq_449 |         16 |         16 |       0 |    0 |     41 |      0 |      0 |    0 |          0 |
|                   (phy_lane[13].phy_rxeq_i)                                                                                                           |                                                         design_static_xdma_0_0_pcie4c_ip_gt_phy_rxeq_449 |          8 |          8 |       0 |    0 |     33 |      0 |      0 |    0 |          0 |
|                   sync_ctrl                                                                                                                           |                                                               design_static_xdma_0_0_pcie4c_ip_sync_1245 |          8 |          8 |       0 |    0 |      8 |      0 |      0 |    0 |          0 |
|                     sync_vec[0].sync_cell_i                                                                                                           |                                                          design_static_xdma_0_0_pcie4c_ip_sync_cell_1269 |          2 |          2 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                     sync_vec[1].sync_cell_i                                                                                                           |                                                          design_static_xdma_0_0_pcie4c_ip_sync_cell_1270 |          6 |          6 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                 phy_lane[13].phy_txeq_i                                                                                                               |                                                         design_static_xdma_0_0_pcie4c_ip_gt_phy_txeq_450 |         47 |         47 |       0 |    0 |    106 |      0 |      0 |    0 |          0 |
|                   (phy_lane[13].phy_txeq_i)                                                                                                           |                                                         design_static_xdma_0_0_pcie4c_ip_gt_phy_txeq_450 |         34 |         34 |       0 |    0 |     58 |      0 |      0 |    0 |          0 |
|                   sync_coeff                                                                                                                          |                                               design_static_xdma_0_0_pcie4c_ip_sync__parameterized1_1230 |          7 |          7 |       0 |    0 |     24 |      0 |      0 |    0 |          0 |
|                     sync_vec[0].sync_cell_i                                                                                                           |                                                          design_static_xdma_0_0_pcie4c_ip_sync_cell_1239 |          1 |          1 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                     sync_vec[1].sync_cell_i                                                                                                           |                                                          design_static_xdma_0_0_pcie4c_ip_sync_cell_1240 |          2 |          2 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                     sync_vec[2].sync_cell_i                                                                                                           |                                                          design_static_xdma_0_0_pcie4c_ip_sync_cell_1241 |          1 |          1 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                     sync_vec[3].sync_cell_i                                                                                                           |                                                          design_static_xdma_0_0_pcie4c_ip_sync_cell_1242 |          1 |          1 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                     sync_vec[4].sync_cell_i                                                                                                           |                                                          design_static_xdma_0_0_pcie4c_ip_sync_cell_1243 |          1 |          1 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                     sync_vec[5].sync_cell_i                                                                                                           |                                                          design_static_xdma_0_0_pcie4c_ip_sync_cell_1244 |          1 |          1 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                   sync_ctrl                                                                                                                           |                                                               design_static_xdma_0_0_pcie4c_ip_sync_1231 |          6 |          6 |       0 |    0 |      8 |      0 |      0 |    0 |          0 |
|                     sync_vec[0].sync_cell_i                                                                                                           |                                                          design_static_xdma_0_0_pcie4c_ip_sync_cell_1237 |          3 |          3 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                     sync_vec[1].sync_cell_i                                                                                                           |                                                          design_static_xdma_0_0_pcie4c_ip_sync_cell_1238 |          3 |          3 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                   sync_preset                                                                                                                         |                                               design_static_xdma_0_0_pcie4c_ip_sync__parameterized0_1232 |          0 |          0 |       0 |    0 |     16 |      0 |      0 |    0 |          0 |
|                     sync_vec[0].sync_cell_i                                                                                                           |                                                          design_static_xdma_0_0_pcie4c_ip_sync_cell_1233 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                     sync_vec[1].sync_cell_i                                                                                                           |                                                          design_static_xdma_0_0_pcie4c_ip_sync_cell_1234 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                     sync_vec[2].sync_cell_i                                                                                                           |                                                          design_static_xdma_0_0_pcie4c_ip_sync_cell_1235 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                     sync_vec[3].sync_cell_i                                                                                                           |                                                          design_static_xdma_0_0_pcie4c_ip_sync_cell_1236 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                 phy_lane[13].receiver_detect_termination_i                                                                                            |                                           design_static_xdma_0_0_pcie4c_ip_gt_receiver_detect_rxterm_451 |         12 |         12 |       0 |    0 |     22 |      0 |      0 |    0 |          0 |
|                   (phy_lane[13].receiver_detect_termination_i)                                                                                        |                                           design_static_xdma_0_0_pcie4c_ip_gt_receiver_detect_rxterm_451 |          9 |          9 |       0 |    0 |     14 |      0 |      0 |    0 |          0 |
|                   sync_mac_in_detect                                                                                                                  |                                               design_static_xdma_0_0_pcie4c_ip_sync__parameterized3_1226 |          1 |          1 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                     sync_vec[0].sync_cell_i                                                                                                           |                                                          design_static_xdma_0_0_pcie4c_ip_sync_cell_1229 |          1 |          1 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                   sync_rxelecidle                                                                                                                     |                                               design_static_xdma_0_0_pcie4c_ip_sync__parameterized3_1227 |          2 |          2 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                     sync_vec[0].sync_cell_i                                                                                                           |                                                          design_static_xdma_0_0_pcie4c_ip_sync_cell_1228 |          2 |          2 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                 phy_lane[13].sync_cdrhold                                                                                                             |                                                design_static_xdma_0_0_pcie4c_ip_sync__parameterized3_452 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                   sync_vec[0].sync_cell_i                                                                                                             |                                                          design_static_xdma_0_0_pcie4c_ip_sync_cell_1225 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                 phy_lane[14].cdr_ctrl_on_eidle_i                                                                                                      |                                                design_static_xdma_0_0_pcie4c_ip_gt_cdr_ctrl_on_eidle_453 |         13 |         13 |       0 |    0 |     32 |      0 |      0 |    0 |          0 |
|                   (phy_lane[14].cdr_ctrl_on_eidle_i)                                                                                                  |                                                design_static_xdma_0_0_pcie4c_ip_gt_cdr_ctrl_on_eidle_453 |          9 |          9 |       0 |    0 |     20 |      0 |      0 |    0 |          0 |
|                   sync_gen34                                                                                                                          |                                               design_static_xdma_0_0_pcie4c_ip_sync__parameterized3_1217 |          4 |          4 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                     sync_vec[0].sync_cell_i                                                                                                           |                                                          design_static_xdma_0_0_pcie4c_ip_sync_cell_1224 |          4 |          4 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                   sync_gen34_eios_det                                                                                                                 |                                               design_static_xdma_0_0_pcie4c_ip_sync__parameterized3_1218 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                     sync_vec[0].sync_cell_i                                                                                                           |                                                          design_static_xdma_0_0_pcie4c_ip_sync_cell_1223 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                   sync_rxelecidle                                                                                                                     |                                               design_static_xdma_0_0_pcie4c_ip_sync__parameterized3_1220 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                     sync_vec[0].sync_cell_i                                                                                                           |                                                          design_static_xdma_0_0_pcie4c_ip_sync_cell_1221 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                 phy_lane[14].phy_rxeq_i                                                                                                               |                                                         design_static_xdma_0_0_pcie4c_ip_gt_phy_rxeq_454 |         16 |         16 |       0 |    0 |     41 |      0 |      0 |    0 |          0 |
|                   (phy_lane[14].phy_rxeq_i)                                                                                                           |                                                         design_static_xdma_0_0_pcie4c_ip_gt_phy_rxeq_454 |          8 |          8 |       0 |    0 |     33 |      0 |      0 |    0 |          0 |
|                   sync_ctrl                                                                                                                           |                                                               design_static_xdma_0_0_pcie4c_ip_sync_1191 |          8 |          8 |       0 |    0 |      8 |      0 |      0 |    0 |          0 |
|                     sync_vec[0].sync_cell_i                                                                                                           |                                                          design_static_xdma_0_0_pcie4c_ip_sync_cell_1215 |          2 |          2 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                     sync_vec[1].sync_cell_i                                                                                                           |                                                          design_static_xdma_0_0_pcie4c_ip_sync_cell_1216 |          6 |          6 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                 phy_lane[14].phy_txeq_i                                                                                                               |                                                         design_static_xdma_0_0_pcie4c_ip_gt_phy_txeq_455 |         47 |         47 |       0 |    0 |    106 |      0 |      0 |    0 |          0 |
|                   (phy_lane[14].phy_txeq_i)                                                                                                           |                                                         design_static_xdma_0_0_pcie4c_ip_gt_phy_txeq_455 |         34 |         34 |       0 |    0 |     58 |      0 |      0 |    0 |          0 |
|                   sync_coeff                                                                                                                          |                                               design_static_xdma_0_0_pcie4c_ip_sync__parameterized1_1176 |          7 |          7 |       0 |    0 |     24 |      0 |      0 |    0 |          0 |
|                     sync_vec[0].sync_cell_i                                                                                                           |                                                          design_static_xdma_0_0_pcie4c_ip_sync_cell_1185 |          1 |          1 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                     sync_vec[1].sync_cell_i                                                                                                           |                                                          design_static_xdma_0_0_pcie4c_ip_sync_cell_1186 |          2 |          2 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                     sync_vec[2].sync_cell_i                                                                                                           |                                                          design_static_xdma_0_0_pcie4c_ip_sync_cell_1187 |          1 |          1 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                     sync_vec[3].sync_cell_i                                                                                                           |                                                          design_static_xdma_0_0_pcie4c_ip_sync_cell_1188 |          1 |          1 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                     sync_vec[4].sync_cell_i                                                                                                           |                                                          design_static_xdma_0_0_pcie4c_ip_sync_cell_1189 |          1 |          1 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                     sync_vec[5].sync_cell_i                                                                                                           |                                                          design_static_xdma_0_0_pcie4c_ip_sync_cell_1190 |          1 |          1 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                   sync_ctrl                                                                                                                           |                                                               design_static_xdma_0_0_pcie4c_ip_sync_1177 |          6 |          6 |       0 |    0 |      8 |      0 |      0 |    0 |          0 |
|                     sync_vec[0].sync_cell_i                                                                                                           |                                                          design_static_xdma_0_0_pcie4c_ip_sync_cell_1183 |          3 |          3 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                     sync_vec[1].sync_cell_i                                                                                                           |                                                          design_static_xdma_0_0_pcie4c_ip_sync_cell_1184 |          3 |          3 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                   sync_preset                                                                                                                         |                                               design_static_xdma_0_0_pcie4c_ip_sync__parameterized0_1178 |          0 |          0 |       0 |    0 |     16 |      0 |      0 |    0 |          0 |
|                     sync_vec[0].sync_cell_i                                                                                                           |                                                          design_static_xdma_0_0_pcie4c_ip_sync_cell_1179 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                     sync_vec[1].sync_cell_i                                                                                                           |                                                          design_static_xdma_0_0_pcie4c_ip_sync_cell_1180 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                     sync_vec[2].sync_cell_i                                                                                                           |                                                          design_static_xdma_0_0_pcie4c_ip_sync_cell_1181 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                     sync_vec[3].sync_cell_i                                                                                                           |                                                          design_static_xdma_0_0_pcie4c_ip_sync_cell_1182 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                 phy_lane[14].receiver_detect_termination_i                                                                                            |                                           design_static_xdma_0_0_pcie4c_ip_gt_receiver_detect_rxterm_456 |         12 |         12 |       0 |    0 |     22 |      0 |      0 |    0 |          0 |
|                   (phy_lane[14].receiver_detect_termination_i)                                                                                        |                                           design_static_xdma_0_0_pcie4c_ip_gt_receiver_detect_rxterm_456 |          9 |          9 |       0 |    0 |     14 |      0 |      0 |    0 |          0 |
|                   sync_mac_in_detect                                                                                                                  |                                               design_static_xdma_0_0_pcie4c_ip_sync__parameterized3_1172 |          1 |          1 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                     sync_vec[0].sync_cell_i                                                                                                           |                                                          design_static_xdma_0_0_pcie4c_ip_sync_cell_1175 |          1 |          1 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                   sync_rxelecidle                                                                                                                     |                                               design_static_xdma_0_0_pcie4c_ip_sync__parameterized3_1173 |          2 |          2 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                     sync_vec[0].sync_cell_i                                                                                                           |                                                          design_static_xdma_0_0_pcie4c_ip_sync_cell_1174 |          2 |          2 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                 phy_lane[14].sync_cdrhold                                                                                                             |                                                design_static_xdma_0_0_pcie4c_ip_sync__parameterized3_457 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                   sync_vec[0].sync_cell_i                                                                                                             |                                                          design_static_xdma_0_0_pcie4c_ip_sync_cell_1171 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                 phy_lane[15].cdr_ctrl_on_eidle_i                                                                                                      |                                                design_static_xdma_0_0_pcie4c_ip_gt_cdr_ctrl_on_eidle_458 |         13 |         13 |       0 |    0 |     32 |      0 |      0 |    0 |          0 |
|                   (phy_lane[15].cdr_ctrl_on_eidle_i)                                                                                                  |                                                design_static_xdma_0_0_pcie4c_ip_gt_cdr_ctrl_on_eidle_458 |          9 |          9 |       0 |    0 |     20 |      0 |      0 |    0 |          0 |
|                   sync_gen34                                                                                                                          |                                               design_static_xdma_0_0_pcie4c_ip_sync__parameterized3_1163 |          4 |          4 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                     sync_vec[0].sync_cell_i                                                                                                           |                                                          design_static_xdma_0_0_pcie4c_ip_sync_cell_1170 |          4 |          4 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                   sync_gen34_eios_det                                                                                                                 |                                               design_static_xdma_0_0_pcie4c_ip_sync__parameterized3_1164 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                     sync_vec[0].sync_cell_i                                                                                                           |                                                          design_static_xdma_0_0_pcie4c_ip_sync_cell_1169 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                   sync_rxelecidle                                                                                                                     |                                               design_static_xdma_0_0_pcie4c_ip_sync__parameterized3_1166 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                     sync_vec[0].sync_cell_i                                                                                                           |                                                          design_static_xdma_0_0_pcie4c_ip_sync_cell_1167 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                 phy_lane[15].phy_rxeq_i                                                                                                               |                                                         design_static_xdma_0_0_pcie4c_ip_gt_phy_rxeq_459 |         16 |         16 |       0 |    0 |     41 |      0 |      0 |    0 |          0 |
|                   (phy_lane[15].phy_rxeq_i)                                                                                                           |                                                         design_static_xdma_0_0_pcie4c_ip_gt_phy_rxeq_459 |          8 |          8 |       0 |    0 |     33 |      0 |      0 |    0 |          0 |
|                   sync_ctrl                                                                                                                           |                                                               design_static_xdma_0_0_pcie4c_ip_sync_1137 |          8 |          8 |       0 |    0 |      8 |      0 |      0 |    0 |          0 |
|                     sync_vec[0].sync_cell_i                                                                                                           |                                                          design_static_xdma_0_0_pcie4c_ip_sync_cell_1161 |          2 |          2 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                     sync_vec[1].sync_cell_i                                                                                                           |                                                          design_static_xdma_0_0_pcie4c_ip_sync_cell_1162 |          6 |          6 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                 phy_lane[15].phy_txeq_i                                                                                                               |                                                         design_static_xdma_0_0_pcie4c_ip_gt_phy_txeq_460 |         47 |         47 |       0 |    0 |    106 |      0 |      0 |    0 |          0 |
|                   (phy_lane[15].phy_txeq_i)                                                                                                           |                                                         design_static_xdma_0_0_pcie4c_ip_gt_phy_txeq_460 |         34 |         34 |       0 |    0 |     58 |      0 |      0 |    0 |          0 |
|                   sync_coeff                                                                                                                          |                                               design_static_xdma_0_0_pcie4c_ip_sync__parameterized1_1122 |          7 |          7 |       0 |    0 |     24 |      0 |      0 |    0 |          0 |
|                     sync_vec[0].sync_cell_i                                                                                                           |                                                          design_static_xdma_0_0_pcie4c_ip_sync_cell_1131 |          1 |          1 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                     sync_vec[1].sync_cell_i                                                                                                           |                                                          design_static_xdma_0_0_pcie4c_ip_sync_cell_1132 |          2 |          2 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                     sync_vec[2].sync_cell_i                                                                                                           |                                                          design_static_xdma_0_0_pcie4c_ip_sync_cell_1133 |          1 |          1 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                     sync_vec[3].sync_cell_i                                                                                                           |                                                          design_static_xdma_0_0_pcie4c_ip_sync_cell_1134 |          1 |          1 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                     sync_vec[4].sync_cell_i                                                                                                           |                                                          design_static_xdma_0_0_pcie4c_ip_sync_cell_1135 |          1 |          1 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                     sync_vec[5].sync_cell_i                                                                                                           |                                                          design_static_xdma_0_0_pcie4c_ip_sync_cell_1136 |          1 |          1 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                   sync_ctrl                                                                                                                           |                                                               design_static_xdma_0_0_pcie4c_ip_sync_1123 |          6 |          6 |       0 |    0 |      8 |      0 |      0 |    0 |          0 |
|                     sync_vec[0].sync_cell_i                                                                                                           |                                                          design_static_xdma_0_0_pcie4c_ip_sync_cell_1129 |          3 |          3 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                     sync_vec[1].sync_cell_i                                                                                                           |                                                          design_static_xdma_0_0_pcie4c_ip_sync_cell_1130 |          3 |          3 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                   sync_preset                                                                                                                         |                                               design_static_xdma_0_0_pcie4c_ip_sync__parameterized0_1124 |          0 |          0 |       0 |    0 |     16 |      0 |      0 |    0 |          0 |
|                     sync_vec[0].sync_cell_i                                                                                                           |                                                          design_static_xdma_0_0_pcie4c_ip_sync_cell_1125 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                     sync_vec[1].sync_cell_i                                                                                                           |                                                          design_static_xdma_0_0_pcie4c_ip_sync_cell_1126 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                     sync_vec[2].sync_cell_i                                                                                                           |                                                          design_static_xdma_0_0_pcie4c_ip_sync_cell_1127 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                     sync_vec[3].sync_cell_i                                                                                                           |                                                          design_static_xdma_0_0_pcie4c_ip_sync_cell_1128 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                 phy_lane[15].receiver_detect_termination_i                                                                                            |                                           design_static_xdma_0_0_pcie4c_ip_gt_receiver_detect_rxterm_461 |         12 |         12 |       0 |    0 |     22 |      0 |      0 |    0 |          0 |
|                   (phy_lane[15].receiver_detect_termination_i)                                                                                        |                                           design_static_xdma_0_0_pcie4c_ip_gt_receiver_detect_rxterm_461 |          9 |          9 |       0 |    0 |     14 |      0 |      0 |    0 |          0 |
|                   sync_mac_in_detect                                                                                                                  |                                               design_static_xdma_0_0_pcie4c_ip_sync__parameterized3_1118 |          1 |          1 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                     sync_vec[0].sync_cell_i                                                                                                           |                                                          design_static_xdma_0_0_pcie4c_ip_sync_cell_1121 |          1 |          1 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                   sync_rxelecidle                                                                                                                     |                                               design_static_xdma_0_0_pcie4c_ip_sync__parameterized3_1119 |          2 |          2 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                     sync_vec[0].sync_cell_i                                                                                                           |                                                          design_static_xdma_0_0_pcie4c_ip_sync_cell_1120 |          2 |          2 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                 phy_lane[15].sync_cdrhold                                                                                                             |                                                design_static_xdma_0_0_pcie4c_ip_sync__parameterized3_462 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                   sync_vec[0].sync_cell_i                                                                                                             |                                                          design_static_xdma_0_0_pcie4c_ip_sync_cell_1117 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                 phy_lane[1].cdr_ctrl_on_eidle_i                                                                                                       |                                                design_static_xdma_0_0_pcie4c_ip_gt_cdr_ctrl_on_eidle_463 |         13 |         13 |       0 |    0 |     32 |      0 |      0 |    0 |          0 |
|                   (phy_lane[1].cdr_ctrl_on_eidle_i)                                                                                                   |                                                design_static_xdma_0_0_pcie4c_ip_gt_cdr_ctrl_on_eidle_463 |          9 |          9 |       0 |    0 |     20 |      0 |      0 |    0 |          0 |
|                   sync_gen34                                                                                                                          |                                               design_static_xdma_0_0_pcie4c_ip_sync__parameterized3_1109 |          4 |          4 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                     sync_vec[0].sync_cell_i                                                                                                           |                                                          design_static_xdma_0_0_pcie4c_ip_sync_cell_1116 |          4 |          4 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                   sync_gen34_eios_det                                                                                                                 |                                               design_static_xdma_0_0_pcie4c_ip_sync__parameterized3_1110 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                     sync_vec[0].sync_cell_i                                                                                                           |                                                          design_static_xdma_0_0_pcie4c_ip_sync_cell_1115 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                   sync_rxelecidle                                                                                                                     |                                               design_static_xdma_0_0_pcie4c_ip_sync__parameterized3_1112 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                     sync_vec[0].sync_cell_i                                                                                                           |                                                          design_static_xdma_0_0_pcie4c_ip_sync_cell_1113 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                 phy_lane[1].phy_rxeq_i                                                                                                                |                                                         design_static_xdma_0_0_pcie4c_ip_gt_phy_rxeq_464 |         16 |         16 |       0 |    0 |     41 |      0 |      0 |    0 |          0 |
|                   (phy_lane[1].phy_rxeq_i)                                                                                                            |                                                         design_static_xdma_0_0_pcie4c_ip_gt_phy_rxeq_464 |          8 |          8 |       0 |    0 |     33 |      0 |      0 |    0 |          0 |
|                   sync_ctrl                                                                                                                           |                                                               design_static_xdma_0_0_pcie4c_ip_sync_1083 |          8 |          8 |       0 |    0 |      8 |      0 |      0 |    0 |          0 |
|                     sync_vec[0].sync_cell_i                                                                                                           |                                                          design_static_xdma_0_0_pcie4c_ip_sync_cell_1107 |          2 |          2 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                     sync_vec[1].sync_cell_i                                                                                                           |                                                          design_static_xdma_0_0_pcie4c_ip_sync_cell_1108 |          6 |          6 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                 phy_lane[1].phy_txeq_i                                                                                                                |                                                         design_static_xdma_0_0_pcie4c_ip_gt_phy_txeq_465 |         47 |         47 |       0 |    0 |    106 |      0 |      0 |    0 |          0 |
|                   (phy_lane[1].phy_txeq_i)                                                                                                            |                                                         design_static_xdma_0_0_pcie4c_ip_gt_phy_txeq_465 |         34 |         34 |       0 |    0 |     58 |      0 |      0 |    0 |          0 |
|                   sync_coeff                                                                                                                          |                                               design_static_xdma_0_0_pcie4c_ip_sync__parameterized1_1068 |          7 |          7 |       0 |    0 |     24 |      0 |      0 |    0 |          0 |
|                     sync_vec[0].sync_cell_i                                                                                                           |                                                          design_static_xdma_0_0_pcie4c_ip_sync_cell_1077 |          1 |          1 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                     sync_vec[1].sync_cell_i                                                                                                           |                                                          design_static_xdma_0_0_pcie4c_ip_sync_cell_1078 |          2 |          2 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                     sync_vec[2].sync_cell_i                                                                                                           |                                                          design_static_xdma_0_0_pcie4c_ip_sync_cell_1079 |          1 |          1 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                     sync_vec[3].sync_cell_i                                                                                                           |                                                          design_static_xdma_0_0_pcie4c_ip_sync_cell_1080 |          1 |          1 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                     sync_vec[4].sync_cell_i                                                                                                           |                                                          design_static_xdma_0_0_pcie4c_ip_sync_cell_1081 |          1 |          1 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                     sync_vec[5].sync_cell_i                                                                                                           |                                                          design_static_xdma_0_0_pcie4c_ip_sync_cell_1082 |          1 |          1 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                   sync_ctrl                                                                                                                           |                                                               design_static_xdma_0_0_pcie4c_ip_sync_1069 |          6 |          6 |       0 |    0 |      8 |      0 |      0 |    0 |          0 |
|                     sync_vec[0].sync_cell_i                                                                                                           |                                                          design_static_xdma_0_0_pcie4c_ip_sync_cell_1075 |          3 |          3 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                     sync_vec[1].sync_cell_i                                                                                                           |                                                          design_static_xdma_0_0_pcie4c_ip_sync_cell_1076 |          3 |          3 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                   sync_preset                                                                                                                         |                                               design_static_xdma_0_0_pcie4c_ip_sync__parameterized0_1070 |          0 |          0 |       0 |    0 |     16 |      0 |      0 |    0 |          0 |
|                     sync_vec[0].sync_cell_i                                                                                                           |                                                          design_static_xdma_0_0_pcie4c_ip_sync_cell_1071 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                     sync_vec[1].sync_cell_i                                                                                                           |                                                          design_static_xdma_0_0_pcie4c_ip_sync_cell_1072 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                     sync_vec[2].sync_cell_i                                                                                                           |                                                          design_static_xdma_0_0_pcie4c_ip_sync_cell_1073 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                     sync_vec[3].sync_cell_i                                                                                                           |                                                          design_static_xdma_0_0_pcie4c_ip_sync_cell_1074 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                 phy_lane[1].receiver_detect_termination_i                                                                                             |                                           design_static_xdma_0_0_pcie4c_ip_gt_receiver_detect_rxterm_466 |         12 |         12 |       0 |    0 |     22 |      0 |      0 |    0 |          0 |
|                   (phy_lane[1].receiver_detect_termination_i)                                                                                         |                                           design_static_xdma_0_0_pcie4c_ip_gt_receiver_detect_rxterm_466 |          9 |          9 |       0 |    0 |     14 |      0 |      0 |    0 |          0 |
|                   sync_mac_in_detect                                                                                                                  |                                               design_static_xdma_0_0_pcie4c_ip_sync__parameterized3_1064 |          1 |          1 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                     sync_vec[0].sync_cell_i                                                                                                           |                                                          design_static_xdma_0_0_pcie4c_ip_sync_cell_1067 |          1 |          1 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                   sync_rxelecidle                                                                                                                     |                                               design_static_xdma_0_0_pcie4c_ip_sync__parameterized3_1065 |          2 |          2 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                     sync_vec[0].sync_cell_i                                                                                                           |                                                          design_static_xdma_0_0_pcie4c_ip_sync_cell_1066 |          2 |          2 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                 phy_lane[1].sync_cdrhold                                                                                                              |                                                design_static_xdma_0_0_pcie4c_ip_sync__parameterized3_467 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                   sync_vec[0].sync_cell_i                                                                                                             |                                                          design_static_xdma_0_0_pcie4c_ip_sync_cell_1063 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                 phy_lane[2].cdr_ctrl_on_eidle_i                                                                                                       |                                                design_static_xdma_0_0_pcie4c_ip_gt_cdr_ctrl_on_eidle_468 |         13 |         13 |       0 |    0 |     32 |      0 |      0 |    0 |          0 |
|                   (phy_lane[2].cdr_ctrl_on_eidle_i)                                                                                                   |                                                design_static_xdma_0_0_pcie4c_ip_gt_cdr_ctrl_on_eidle_468 |          9 |          9 |       0 |    0 |     20 |      0 |      0 |    0 |          0 |
|                   sync_gen34                                                                                                                          |                                               design_static_xdma_0_0_pcie4c_ip_sync__parameterized3_1055 |          4 |          4 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                     sync_vec[0].sync_cell_i                                                                                                           |                                                          design_static_xdma_0_0_pcie4c_ip_sync_cell_1062 |          4 |          4 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                   sync_gen34_eios_det                                                                                                                 |                                               design_static_xdma_0_0_pcie4c_ip_sync__parameterized3_1056 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                     sync_vec[0].sync_cell_i                                                                                                           |                                                          design_static_xdma_0_0_pcie4c_ip_sync_cell_1061 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                   sync_rxelecidle                                                                                                                     |                                               design_static_xdma_0_0_pcie4c_ip_sync__parameterized3_1058 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                     sync_vec[0].sync_cell_i                                                                                                           |                                                          design_static_xdma_0_0_pcie4c_ip_sync_cell_1059 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                 phy_lane[2].phy_rxeq_i                                                                                                                |                                                         design_static_xdma_0_0_pcie4c_ip_gt_phy_rxeq_469 |         16 |         16 |       0 |    0 |     41 |      0 |      0 |    0 |          0 |
|                   (phy_lane[2].phy_rxeq_i)                                                                                                            |                                                         design_static_xdma_0_0_pcie4c_ip_gt_phy_rxeq_469 |          8 |          8 |       0 |    0 |     33 |      0 |      0 |    0 |          0 |
|                   sync_ctrl                                                                                                                           |                                                               design_static_xdma_0_0_pcie4c_ip_sync_1029 |          8 |          8 |       0 |    0 |      8 |      0 |      0 |    0 |          0 |
|                     sync_vec[0].sync_cell_i                                                                                                           |                                                          design_static_xdma_0_0_pcie4c_ip_sync_cell_1053 |          2 |          2 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                     sync_vec[1].sync_cell_i                                                                                                           |                                                          design_static_xdma_0_0_pcie4c_ip_sync_cell_1054 |          6 |          6 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                 phy_lane[2].phy_txeq_i                                                                                                                |                                                         design_static_xdma_0_0_pcie4c_ip_gt_phy_txeq_470 |         47 |         47 |       0 |    0 |    106 |      0 |      0 |    0 |          0 |
|                   (phy_lane[2].phy_txeq_i)                                                                                                            |                                                         design_static_xdma_0_0_pcie4c_ip_gt_phy_txeq_470 |         34 |         34 |       0 |    0 |     58 |      0 |      0 |    0 |          0 |
|                   sync_coeff                                                                                                                          |                                               design_static_xdma_0_0_pcie4c_ip_sync__parameterized1_1014 |          7 |          7 |       0 |    0 |     24 |      0 |      0 |    0 |          0 |
|                     sync_vec[0].sync_cell_i                                                                                                           |                                                          design_static_xdma_0_0_pcie4c_ip_sync_cell_1023 |          1 |          1 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                     sync_vec[1].sync_cell_i                                                                                                           |                                                          design_static_xdma_0_0_pcie4c_ip_sync_cell_1024 |          2 |          2 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                     sync_vec[2].sync_cell_i                                                                                                           |                                                          design_static_xdma_0_0_pcie4c_ip_sync_cell_1025 |          1 |          1 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                     sync_vec[3].sync_cell_i                                                                                                           |                                                          design_static_xdma_0_0_pcie4c_ip_sync_cell_1026 |          1 |          1 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                     sync_vec[4].sync_cell_i                                                                                                           |                                                          design_static_xdma_0_0_pcie4c_ip_sync_cell_1027 |          1 |          1 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                     sync_vec[5].sync_cell_i                                                                                                           |                                                          design_static_xdma_0_0_pcie4c_ip_sync_cell_1028 |          1 |          1 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                   sync_ctrl                                                                                                                           |                                                               design_static_xdma_0_0_pcie4c_ip_sync_1015 |          6 |          6 |       0 |    0 |      8 |      0 |      0 |    0 |          0 |
|                     sync_vec[0].sync_cell_i                                                                                                           |                                                          design_static_xdma_0_0_pcie4c_ip_sync_cell_1021 |          3 |          3 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                     sync_vec[1].sync_cell_i                                                                                                           |                                                          design_static_xdma_0_0_pcie4c_ip_sync_cell_1022 |          3 |          3 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                   sync_preset                                                                                                                         |                                               design_static_xdma_0_0_pcie4c_ip_sync__parameterized0_1016 |          0 |          0 |       0 |    0 |     16 |      0 |      0 |    0 |          0 |
|                     sync_vec[0].sync_cell_i                                                                                                           |                                                          design_static_xdma_0_0_pcie4c_ip_sync_cell_1017 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                     sync_vec[1].sync_cell_i                                                                                                           |                                                          design_static_xdma_0_0_pcie4c_ip_sync_cell_1018 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                     sync_vec[2].sync_cell_i                                                                                                           |                                                          design_static_xdma_0_0_pcie4c_ip_sync_cell_1019 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                     sync_vec[3].sync_cell_i                                                                                                           |                                                          design_static_xdma_0_0_pcie4c_ip_sync_cell_1020 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                 phy_lane[2].receiver_detect_termination_i                                                                                             |                                           design_static_xdma_0_0_pcie4c_ip_gt_receiver_detect_rxterm_471 |         12 |         12 |       0 |    0 |     22 |      0 |      0 |    0 |          0 |
|                   (phy_lane[2].receiver_detect_termination_i)                                                                                         |                                           design_static_xdma_0_0_pcie4c_ip_gt_receiver_detect_rxterm_471 |          9 |          9 |       0 |    0 |     14 |      0 |      0 |    0 |          0 |
|                   sync_mac_in_detect                                                                                                                  |                                               design_static_xdma_0_0_pcie4c_ip_sync__parameterized3_1010 |          1 |          1 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                     sync_vec[0].sync_cell_i                                                                                                           |                                                          design_static_xdma_0_0_pcie4c_ip_sync_cell_1013 |          1 |          1 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                   sync_rxelecidle                                                                                                                     |                                               design_static_xdma_0_0_pcie4c_ip_sync__parameterized3_1011 |          2 |          2 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                     sync_vec[0].sync_cell_i                                                                                                           |                                                          design_static_xdma_0_0_pcie4c_ip_sync_cell_1012 |          2 |          2 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                 phy_lane[2].sync_cdrhold                                                                                                              |                                                design_static_xdma_0_0_pcie4c_ip_sync__parameterized3_472 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                   sync_vec[0].sync_cell_i                                                                                                             |                                                          design_static_xdma_0_0_pcie4c_ip_sync_cell_1009 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                 phy_lane[3].cdr_ctrl_on_eidle_i                                                                                                       |                                                design_static_xdma_0_0_pcie4c_ip_gt_cdr_ctrl_on_eidle_473 |         13 |         13 |       0 |    0 |     32 |      0 |      0 |    0 |          0 |
|                   (phy_lane[3].cdr_ctrl_on_eidle_i)                                                                                                   |                                                design_static_xdma_0_0_pcie4c_ip_gt_cdr_ctrl_on_eidle_473 |          9 |          9 |       0 |    0 |     20 |      0 |      0 |    0 |          0 |
|                   sync_gen34                                                                                                                          |                                               design_static_xdma_0_0_pcie4c_ip_sync__parameterized3_1001 |          4 |          4 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                     sync_vec[0].sync_cell_i                                                                                                           |                                                          design_static_xdma_0_0_pcie4c_ip_sync_cell_1008 |          4 |          4 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                   sync_gen34_eios_det                                                                                                                 |                                               design_static_xdma_0_0_pcie4c_ip_sync__parameterized3_1002 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                     sync_vec[0].sync_cell_i                                                                                                           |                                                          design_static_xdma_0_0_pcie4c_ip_sync_cell_1007 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                   sync_rxelecidle                                                                                                                     |                                               design_static_xdma_0_0_pcie4c_ip_sync__parameterized3_1004 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                     sync_vec[0].sync_cell_i                                                                                                           |                                                          design_static_xdma_0_0_pcie4c_ip_sync_cell_1005 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                 phy_lane[3].phy_rxeq_i                                                                                                                |                                                         design_static_xdma_0_0_pcie4c_ip_gt_phy_rxeq_474 |         16 |         16 |       0 |    0 |     41 |      0 |      0 |    0 |          0 |
|                   (phy_lane[3].phy_rxeq_i)                                                                                                            |                                                         design_static_xdma_0_0_pcie4c_ip_gt_phy_rxeq_474 |          8 |          8 |       0 |    0 |     33 |      0 |      0 |    0 |          0 |
|                   sync_ctrl                                                                                                                           |                                                                design_static_xdma_0_0_pcie4c_ip_sync_975 |          8 |          8 |       0 |    0 |      8 |      0 |      0 |    0 |          0 |
|                     sync_vec[0].sync_cell_i                                                                                                           |                                                           design_static_xdma_0_0_pcie4c_ip_sync_cell_999 |          2 |          2 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                     sync_vec[1].sync_cell_i                                                                                                           |                                                          design_static_xdma_0_0_pcie4c_ip_sync_cell_1000 |          6 |          6 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                 phy_lane[3].phy_txeq_i                                                                                                                |                                                         design_static_xdma_0_0_pcie4c_ip_gt_phy_txeq_475 |         47 |         47 |       0 |    0 |    106 |      0 |      0 |    0 |          0 |
|                   (phy_lane[3].phy_txeq_i)                                                                                                            |                                                         design_static_xdma_0_0_pcie4c_ip_gt_phy_txeq_475 |         34 |         34 |       0 |    0 |     58 |      0 |      0 |    0 |          0 |
|                   sync_coeff                                                                                                                          |                                                design_static_xdma_0_0_pcie4c_ip_sync__parameterized1_960 |          7 |          7 |       0 |    0 |     24 |      0 |      0 |    0 |          0 |
|                     sync_vec[0].sync_cell_i                                                                                                           |                                                           design_static_xdma_0_0_pcie4c_ip_sync_cell_969 |          1 |          1 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                     sync_vec[1].sync_cell_i                                                                                                           |                                                           design_static_xdma_0_0_pcie4c_ip_sync_cell_970 |          2 |          2 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                     sync_vec[2].sync_cell_i                                                                                                           |                                                           design_static_xdma_0_0_pcie4c_ip_sync_cell_971 |          1 |          1 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                     sync_vec[3].sync_cell_i                                                                                                           |                                                           design_static_xdma_0_0_pcie4c_ip_sync_cell_972 |          1 |          1 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                     sync_vec[4].sync_cell_i                                                                                                           |                                                           design_static_xdma_0_0_pcie4c_ip_sync_cell_973 |          1 |          1 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                     sync_vec[5].sync_cell_i                                                                                                           |                                                           design_static_xdma_0_0_pcie4c_ip_sync_cell_974 |          1 |          1 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                   sync_ctrl                                                                                                                           |                                                                design_static_xdma_0_0_pcie4c_ip_sync_961 |          6 |          6 |       0 |    0 |      8 |      0 |      0 |    0 |          0 |
|                     sync_vec[0].sync_cell_i                                                                                                           |                                                           design_static_xdma_0_0_pcie4c_ip_sync_cell_967 |          3 |          3 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                     sync_vec[1].sync_cell_i                                                                                                           |                                                           design_static_xdma_0_0_pcie4c_ip_sync_cell_968 |          3 |          3 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                   sync_preset                                                                                                                         |                                                design_static_xdma_0_0_pcie4c_ip_sync__parameterized0_962 |          0 |          0 |       0 |    0 |     16 |      0 |      0 |    0 |          0 |
|                     sync_vec[0].sync_cell_i                                                                                                           |                                                           design_static_xdma_0_0_pcie4c_ip_sync_cell_963 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                     sync_vec[1].sync_cell_i                                                                                                           |                                                           design_static_xdma_0_0_pcie4c_ip_sync_cell_964 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                     sync_vec[2].sync_cell_i                                                                                                           |                                                           design_static_xdma_0_0_pcie4c_ip_sync_cell_965 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                     sync_vec[3].sync_cell_i                                                                                                           |                                                           design_static_xdma_0_0_pcie4c_ip_sync_cell_966 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                 phy_lane[3].receiver_detect_termination_i                                                                                             |                                           design_static_xdma_0_0_pcie4c_ip_gt_receiver_detect_rxterm_476 |         12 |         12 |       0 |    0 |     22 |      0 |      0 |    0 |          0 |
|                   (phy_lane[3].receiver_detect_termination_i)                                                                                         |                                           design_static_xdma_0_0_pcie4c_ip_gt_receiver_detect_rxterm_476 |          9 |          9 |       0 |    0 |     14 |      0 |      0 |    0 |          0 |
|                   sync_mac_in_detect                                                                                                                  |                                                design_static_xdma_0_0_pcie4c_ip_sync__parameterized3_956 |          1 |          1 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                     sync_vec[0].sync_cell_i                                                                                                           |                                                           design_static_xdma_0_0_pcie4c_ip_sync_cell_959 |          1 |          1 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                   sync_rxelecidle                                                                                                                     |                                                design_static_xdma_0_0_pcie4c_ip_sync__parameterized3_957 |          2 |          2 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                     sync_vec[0].sync_cell_i                                                                                                           |                                                           design_static_xdma_0_0_pcie4c_ip_sync_cell_958 |          2 |          2 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                 phy_lane[3].sync_cdrhold                                                                                                              |                                                design_static_xdma_0_0_pcie4c_ip_sync__parameterized3_477 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                   sync_vec[0].sync_cell_i                                                                                                             |                                                           design_static_xdma_0_0_pcie4c_ip_sync_cell_955 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                 phy_lane[4].cdr_ctrl_on_eidle_i                                                                                                       |                                                design_static_xdma_0_0_pcie4c_ip_gt_cdr_ctrl_on_eidle_478 |         13 |         13 |       0 |    0 |     32 |      0 |      0 |    0 |          0 |
|                   (phy_lane[4].cdr_ctrl_on_eidle_i)                                                                                                   |                                                design_static_xdma_0_0_pcie4c_ip_gt_cdr_ctrl_on_eidle_478 |          9 |          9 |       0 |    0 |     20 |      0 |      0 |    0 |          0 |
|                   sync_gen34                                                                                                                          |                                                design_static_xdma_0_0_pcie4c_ip_sync__parameterized3_947 |          4 |          4 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                     sync_vec[0].sync_cell_i                                                                                                           |                                                           design_static_xdma_0_0_pcie4c_ip_sync_cell_954 |          4 |          4 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                   sync_gen34_eios_det                                                                                                                 |                                                design_static_xdma_0_0_pcie4c_ip_sync__parameterized3_948 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                     sync_vec[0].sync_cell_i                                                                                                           |                                                           design_static_xdma_0_0_pcie4c_ip_sync_cell_953 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                   sync_rxelecidle                                                                                                                     |                                                design_static_xdma_0_0_pcie4c_ip_sync__parameterized3_950 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                     sync_vec[0].sync_cell_i                                                                                                           |                                                           design_static_xdma_0_0_pcie4c_ip_sync_cell_951 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                 phy_lane[4].phy_rxeq_i                                                                                                                |                                                         design_static_xdma_0_0_pcie4c_ip_gt_phy_rxeq_479 |         16 |         16 |       0 |    0 |     41 |      0 |      0 |    0 |          0 |
|                   (phy_lane[4].phy_rxeq_i)                                                                                                            |                                                         design_static_xdma_0_0_pcie4c_ip_gt_phy_rxeq_479 |          8 |          8 |       0 |    0 |     33 |      0 |      0 |    0 |          0 |
|                   sync_ctrl                                                                                                                           |                                                                design_static_xdma_0_0_pcie4c_ip_sync_921 |          8 |          8 |       0 |    0 |      8 |      0 |      0 |    0 |          0 |
|                     sync_vec[0].sync_cell_i                                                                                                           |                                                           design_static_xdma_0_0_pcie4c_ip_sync_cell_945 |          2 |          2 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                     sync_vec[1].sync_cell_i                                                                                                           |                                                           design_static_xdma_0_0_pcie4c_ip_sync_cell_946 |          6 |          6 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                 phy_lane[4].phy_txeq_i                                                                                                                |                                                         design_static_xdma_0_0_pcie4c_ip_gt_phy_txeq_480 |         47 |         47 |       0 |    0 |    106 |      0 |      0 |    0 |          0 |
|                   (phy_lane[4].phy_txeq_i)                                                                                                            |                                                         design_static_xdma_0_0_pcie4c_ip_gt_phy_txeq_480 |         34 |         34 |       0 |    0 |     58 |      0 |      0 |    0 |          0 |
|                   sync_coeff                                                                                                                          |                                                design_static_xdma_0_0_pcie4c_ip_sync__parameterized1_906 |          7 |          7 |       0 |    0 |     24 |      0 |      0 |    0 |          0 |
|                     sync_vec[0].sync_cell_i                                                                                                           |                                                           design_static_xdma_0_0_pcie4c_ip_sync_cell_915 |          1 |          1 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                     sync_vec[1].sync_cell_i                                                                                                           |                                                           design_static_xdma_0_0_pcie4c_ip_sync_cell_916 |          2 |          2 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                     sync_vec[2].sync_cell_i                                                                                                           |                                                           design_static_xdma_0_0_pcie4c_ip_sync_cell_917 |          1 |          1 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                     sync_vec[3].sync_cell_i                                                                                                           |                                                           design_static_xdma_0_0_pcie4c_ip_sync_cell_918 |          1 |          1 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                     sync_vec[4].sync_cell_i                                                                                                           |                                                           design_static_xdma_0_0_pcie4c_ip_sync_cell_919 |          1 |          1 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                     sync_vec[5].sync_cell_i                                                                                                           |                                                           design_static_xdma_0_0_pcie4c_ip_sync_cell_920 |          1 |          1 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                   sync_ctrl                                                                                                                           |                                                                design_static_xdma_0_0_pcie4c_ip_sync_907 |          6 |          6 |       0 |    0 |      8 |      0 |      0 |    0 |          0 |
|                     sync_vec[0].sync_cell_i                                                                                                           |                                                           design_static_xdma_0_0_pcie4c_ip_sync_cell_913 |          3 |          3 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                     sync_vec[1].sync_cell_i                                                                                                           |                                                           design_static_xdma_0_0_pcie4c_ip_sync_cell_914 |          3 |          3 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                   sync_preset                                                                                                                         |                                                design_static_xdma_0_0_pcie4c_ip_sync__parameterized0_908 |          0 |          0 |       0 |    0 |     16 |      0 |      0 |    0 |          0 |
|                     sync_vec[0].sync_cell_i                                                                                                           |                                                           design_static_xdma_0_0_pcie4c_ip_sync_cell_909 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                     sync_vec[1].sync_cell_i                                                                                                           |                                                           design_static_xdma_0_0_pcie4c_ip_sync_cell_910 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                     sync_vec[2].sync_cell_i                                                                                                           |                                                           design_static_xdma_0_0_pcie4c_ip_sync_cell_911 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                     sync_vec[3].sync_cell_i                                                                                                           |                                                           design_static_xdma_0_0_pcie4c_ip_sync_cell_912 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                 phy_lane[4].receiver_detect_termination_i                                                                                             |                                           design_static_xdma_0_0_pcie4c_ip_gt_receiver_detect_rxterm_481 |         12 |         12 |       0 |    0 |     22 |      0 |      0 |    0 |          0 |
|                   (phy_lane[4].receiver_detect_termination_i)                                                                                         |                                           design_static_xdma_0_0_pcie4c_ip_gt_receiver_detect_rxterm_481 |          9 |          9 |       0 |    0 |     14 |      0 |      0 |    0 |          0 |
|                   sync_mac_in_detect                                                                                                                  |                                                design_static_xdma_0_0_pcie4c_ip_sync__parameterized3_902 |          1 |          1 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                     sync_vec[0].sync_cell_i                                                                                                           |                                                           design_static_xdma_0_0_pcie4c_ip_sync_cell_905 |          1 |          1 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                   sync_rxelecidle                                                                                                                     |                                                design_static_xdma_0_0_pcie4c_ip_sync__parameterized3_903 |          2 |          2 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                     sync_vec[0].sync_cell_i                                                                                                           |                                                           design_static_xdma_0_0_pcie4c_ip_sync_cell_904 |          2 |          2 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                 phy_lane[4].sync_cdrhold                                                                                                              |                                                design_static_xdma_0_0_pcie4c_ip_sync__parameterized3_482 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                   sync_vec[0].sync_cell_i                                                                                                             |                                                           design_static_xdma_0_0_pcie4c_ip_sync_cell_901 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                 phy_lane[5].cdr_ctrl_on_eidle_i                                                                                                       |                                                design_static_xdma_0_0_pcie4c_ip_gt_cdr_ctrl_on_eidle_483 |         13 |         13 |       0 |    0 |     32 |      0 |      0 |    0 |          0 |
|                   (phy_lane[5].cdr_ctrl_on_eidle_i)                                                                                                   |                                                design_static_xdma_0_0_pcie4c_ip_gt_cdr_ctrl_on_eidle_483 |          9 |          9 |       0 |    0 |     20 |      0 |      0 |    0 |          0 |
|                   sync_gen34                                                                                                                          |                                                design_static_xdma_0_0_pcie4c_ip_sync__parameterized3_893 |          4 |          4 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                     sync_vec[0].sync_cell_i                                                                                                           |                                                           design_static_xdma_0_0_pcie4c_ip_sync_cell_900 |          4 |          4 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                   sync_gen34_eios_det                                                                                                                 |                                                design_static_xdma_0_0_pcie4c_ip_sync__parameterized3_894 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                     sync_vec[0].sync_cell_i                                                                                                           |                                                           design_static_xdma_0_0_pcie4c_ip_sync_cell_899 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                   sync_rxelecidle                                                                                                                     |                                                design_static_xdma_0_0_pcie4c_ip_sync__parameterized3_896 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                     sync_vec[0].sync_cell_i                                                                                                           |                                                           design_static_xdma_0_0_pcie4c_ip_sync_cell_897 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                 phy_lane[5].phy_rxeq_i                                                                                                                |                                                         design_static_xdma_0_0_pcie4c_ip_gt_phy_rxeq_484 |         16 |         16 |       0 |    0 |     41 |      0 |      0 |    0 |          0 |
|                   (phy_lane[5].phy_rxeq_i)                                                                                                            |                                                         design_static_xdma_0_0_pcie4c_ip_gt_phy_rxeq_484 |          8 |          8 |       0 |    0 |     33 |      0 |      0 |    0 |          0 |
|                   sync_ctrl                                                                                                                           |                                                                design_static_xdma_0_0_pcie4c_ip_sync_867 |          8 |          8 |       0 |    0 |      8 |      0 |      0 |    0 |          0 |
|                     sync_vec[0].sync_cell_i                                                                                                           |                                                           design_static_xdma_0_0_pcie4c_ip_sync_cell_891 |          2 |          2 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                     sync_vec[1].sync_cell_i                                                                                                           |                                                           design_static_xdma_0_0_pcie4c_ip_sync_cell_892 |          6 |          6 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                 phy_lane[5].phy_txeq_i                                                                                                                |                                                         design_static_xdma_0_0_pcie4c_ip_gt_phy_txeq_485 |         47 |         47 |       0 |    0 |    106 |      0 |      0 |    0 |          0 |
|                   (phy_lane[5].phy_txeq_i)                                                                                                            |                                                         design_static_xdma_0_0_pcie4c_ip_gt_phy_txeq_485 |         34 |         34 |       0 |    0 |     58 |      0 |      0 |    0 |          0 |
|                   sync_coeff                                                                                                                          |                                                design_static_xdma_0_0_pcie4c_ip_sync__parameterized1_852 |          7 |          7 |       0 |    0 |     24 |      0 |      0 |    0 |          0 |
|                     sync_vec[0].sync_cell_i                                                                                                           |                                                           design_static_xdma_0_0_pcie4c_ip_sync_cell_861 |          1 |          1 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                     sync_vec[1].sync_cell_i                                                                                                           |                                                           design_static_xdma_0_0_pcie4c_ip_sync_cell_862 |          2 |          2 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                     sync_vec[2].sync_cell_i                                                                                                           |                                                           design_static_xdma_0_0_pcie4c_ip_sync_cell_863 |          1 |          1 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                     sync_vec[3].sync_cell_i                                                                                                           |                                                           design_static_xdma_0_0_pcie4c_ip_sync_cell_864 |          1 |          1 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                     sync_vec[4].sync_cell_i                                                                                                           |                                                           design_static_xdma_0_0_pcie4c_ip_sync_cell_865 |          1 |          1 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                     sync_vec[5].sync_cell_i                                                                                                           |                                                           design_static_xdma_0_0_pcie4c_ip_sync_cell_866 |          1 |          1 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                   sync_ctrl                                                                                                                           |                                                                design_static_xdma_0_0_pcie4c_ip_sync_853 |          6 |          6 |       0 |    0 |      8 |      0 |      0 |    0 |          0 |
|                     sync_vec[0].sync_cell_i                                                                                                           |                                                           design_static_xdma_0_0_pcie4c_ip_sync_cell_859 |          3 |          3 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                     sync_vec[1].sync_cell_i                                                                                                           |                                                           design_static_xdma_0_0_pcie4c_ip_sync_cell_860 |          3 |          3 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                   sync_preset                                                                                                                         |                                                design_static_xdma_0_0_pcie4c_ip_sync__parameterized0_854 |          0 |          0 |       0 |    0 |     16 |      0 |      0 |    0 |          0 |
|                     sync_vec[0].sync_cell_i                                                                                                           |                                                           design_static_xdma_0_0_pcie4c_ip_sync_cell_855 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                     sync_vec[1].sync_cell_i                                                                                                           |                                                           design_static_xdma_0_0_pcie4c_ip_sync_cell_856 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                     sync_vec[2].sync_cell_i                                                                                                           |                                                           design_static_xdma_0_0_pcie4c_ip_sync_cell_857 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                     sync_vec[3].sync_cell_i                                                                                                           |                                                           design_static_xdma_0_0_pcie4c_ip_sync_cell_858 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                 phy_lane[5].receiver_detect_termination_i                                                                                             |                                           design_static_xdma_0_0_pcie4c_ip_gt_receiver_detect_rxterm_486 |         12 |         12 |       0 |    0 |     22 |      0 |      0 |    0 |          0 |
|                   (phy_lane[5].receiver_detect_termination_i)                                                                                         |                                           design_static_xdma_0_0_pcie4c_ip_gt_receiver_detect_rxterm_486 |          9 |          9 |       0 |    0 |     14 |      0 |      0 |    0 |          0 |
|                   sync_mac_in_detect                                                                                                                  |                                                design_static_xdma_0_0_pcie4c_ip_sync__parameterized3_848 |          1 |          1 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                     sync_vec[0].sync_cell_i                                                                                                           |                                                           design_static_xdma_0_0_pcie4c_ip_sync_cell_851 |          1 |          1 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                   sync_rxelecidle                                                                                                                     |                                                design_static_xdma_0_0_pcie4c_ip_sync__parameterized3_849 |          2 |          2 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                     sync_vec[0].sync_cell_i                                                                                                           |                                                           design_static_xdma_0_0_pcie4c_ip_sync_cell_850 |          2 |          2 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                 phy_lane[5].sync_cdrhold                                                                                                              |                                                design_static_xdma_0_0_pcie4c_ip_sync__parameterized3_487 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                   sync_vec[0].sync_cell_i                                                                                                             |                                                           design_static_xdma_0_0_pcie4c_ip_sync_cell_847 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                 phy_lane[6].cdr_ctrl_on_eidle_i                                                                                                       |                                                design_static_xdma_0_0_pcie4c_ip_gt_cdr_ctrl_on_eidle_488 |         13 |         13 |       0 |    0 |     32 |      0 |      0 |    0 |          0 |
|                   (phy_lane[6].cdr_ctrl_on_eidle_i)                                                                                                   |                                                design_static_xdma_0_0_pcie4c_ip_gt_cdr_ctrl_on_eidle_488 |          9 |          9 |       0 |    0 |     20 |      0 |      0 |    0 |          0 |
|                   sync_gen34                                                                                                                          |                                                design_static_xdma_0_0_pcie4c_ip_sync__parameterized3_839 |          4 |          4 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                     sync_vec[0].sync_cell_i                                                                                                           |                                                           design_static_xdma_0_0_pcie4c_ip_sync_cell_846 |          4 |          4 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                   sync_gen34_eios_det                                                                                                                 |                                                design_static_xdma_0_0_pcie4c_ip_sync__parameterized3_840 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                     sync_vec[0].sync_cell_i                                                                                                           |                                                           design_static_xdma_0_0_pcie4c_ip_sync_cell_845 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                   sync_rxelecidle                                                                                                                     |                                                design_static_xdma_0_0_pcie4c_ip_sync__parameterized3_842 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                     sync_vec[0].sync_cell_i                                                                                                           |                                                           design_static_xdma_0_0_pcie4c_ip_sync_cell_843 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                 phy_lane[6].phy_rxeq_i                                                                                                                |                                                         design_static_xdma_0_0_pcie4c_ip_gt_phy_rxeq_489 |         16 |         16 |       0 |    0 |     41 |      0 |      0 |    0 |          0 |
|                   (phy_lane[6].phy_rxeq_i)                                                                                                            |                                                         design_static_xdma_0_0_pcie4c_ip_gt_phy_rxeq_489 |          8 |          8 |       0 |    0 |     33 |      0 |      0 |    0 |          0 |
|                   sync_ctrl                                                                                                                           |                                                                design_static_xdma_0_0_pcie4c_ip_sync_813 |          8 |          8 |       0 |    0 |      8 |      0 |      0 |    0 |          0 |
|                     sync_vec[0].sync_cell_i                                                                                                           |                                                           design_static_xdma_0_0_pcie4c_ip_sync_cell_837 |          2 |          2 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                     sync_vec[1].sync_cell_i                                                                                                           |                                                           design_static_xdma_0_0_pcie4c_ip_sync_cell_838 |          6 |          6 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                 phy_lane[6].phy_txeq_i                                                                                                                |                                                         design_static_xdma_0_0_pcie4c_ip_gt_phy_txeq_490 |         47 |         47 |       0 |    0 |    106 |      0 |      0 |    0 |          0 |
|                   (phy_lane[6].phy_txeq_i)                                                                                                            |                                                         design_static_xdma_0_0_pcie4c_ip_gt_phy_txeq_490 |         34 |         34 |       0 |    0 |     58 |      0 |      0 |    0 |          0 |
|                   sync_coeff                                                                                                                          |                                                design_static_xdma_0_0_pcie4c_ip_sync__parameterized1_798 |          7 |          7 |       0 |    0 |     24 |      0 |      0 |    0 |          0 |
|                     sync_vec[0].sync_cell_i                                                                                                           |                                                           design_static_xdma_0_0_pcie4c_ip_sync_cell_807 |          1 |          1 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                     sync_vec[1].sync_cell_i                                                                                                           |                                                           design_static_xdma_0_0_pcie4c_ip_sync_cell_808 |          2 |          2 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                     sync_vec[2].sync_cell_i                                                                                                           |                                                           design_static_xdma_0_0_pcie4c_ip_sync_cell_809 |          1 |          1 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                     sync_vec[3].sync_cell_i                                                                                                           |                                                           design_static_xdma_0_0_pcie4c_ip_sync_cell_810 |          1 |          1 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                     sync_vec[4].sync_cell_i                                                                                                           |                                                           design_static_xdma_0_0_pcie4c_ip_sync_cell_811 |          1 |          1 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                     sync_vec[5].sync_cell_i                                                                                                           |                                                           design_static_xdma_0_0_pcie4c_ip_sync_cell_812 |          1 |          1 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                   sync_ctrl                                                                                                                           |                                                                design_static_xdma_0_0_pcie4c_ip_sync_799 |          6 |          6 |       0 |    0 |      8 |      0 |      0 |    0 |          0 |
|                     sync_vec[0].sync_cell_i                                                                                                           |                                                           design_static_xdma_0_0_pcie4c_ip_sync_cell_805 |          3 |          3 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                     sync_vec[1].sync_cell_i                                                                                                           |                                                           design_static_xdma_0_0_pcie4c_ip_sync_cell_806 |          3 |          3 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                   sync_preset                                                                                                                         |                                                design_static_xdma_0_0_pcie4c_ip_sync__parameterized0_800 |          0 |          0 |       0 |    0 |     16 |      0 |      0 |    0 |          0 |
|                     sync_vec[0].sync_cell_i                                                                                                           |                                                           design_static_xdma_0_0_pcie4c_ip_sync_cell_801 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                     sync_vec[1].sync_cell_i                                                                                                           |                                                           design_static_xdma_0_0_pcie4c_ip_sync_cell_802 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                     sync_vec[2].sync_cell_i                                                                                                           |                                                           design_static_xdma_0_0_pcie4c_ip_sync_cell_803 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                     sync_vec[3].sync_cell_i                                                                                                           |                                                           design_static_xdma_0_0_pcie4c_ip_sync_cell_804 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                 phy_lane[6].receiver_detect_termination_i                                                                                             |                                           design_static_xdma_0_0_pcie4c_ip_gt_receiver_detect_rxterm_491 |         12 |         12 |       0 |    0 |     22 |      0 |      0 |    0 |          0 |
|                   (phy_lane[6].receiver_detect_termination_i)                                                                                         |                                           design_static_xdma_0_0_pcie4c_ip_gt_receiver_detect_rxterm_491 |          9 |          9 |       0 |    0 |     14 |      0 |      0 |    0 |          0 |
|                   sync_mac_in_detect                                                                                                                  |                                                design_static_xdma_0_0_pcie4c_ip_sync__parameterized3_794 |          1 |          1 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                     sync_vec[0].sync_cell_i                                                                                                           |                                                           design_static_xdma_0_0_pcie4c_ip_sync_cell_797 |          1 |          1 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                   sync_rxelecidle                                                                                                                     |                                                design_static_xdma_0_0_pcie4c_ip_sync__parameterized3_795 |          2 |          2 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                     sync_vec[0].sync_cell_i                                                                                                           |                                                           design_static_xdma_0_0_pcie4c_ip_sync_cell_796 |          2 |          2 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                 phy_lane[6].sync_cdrhold                                                                                                              |                                                design_static_xdma_0_0_pcie4c_ip_sync__parameterized3_492 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                   sync_vec[0].sync_cell_i                                                                                                             |                                                           design_static_xdma_0_0_pcie4c_ip_sync_cell_793 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                 phy_lane[7].cdr_ctrl_on_eidle_i                                                                                                       |                                                design_static_xdma_0_0_pcie4c_ip_gt_cdr_ctrl_on_eidle_493 |         13 |         13 |       0 |    0 |     32 |      0 |      0 |    0 |          0 |
|                   (phy_lane[7].cdr_ctrl_on_eidle_i)                                                                                                   |                                                design_static_xdma_0_0_pcie4c_ip_gt_cdr_ctrl_on_eidle_493 |          9 |          9 |       0 |    0 |     20 |      0 |      0 |    0 |          0 |
|                   sync_gen34                                                                                                                          |                                                design_static_xdma_0_0_pcie4c_ip_sync__parameterized3_785 |          4 |          4 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                     sync_vec[0].sync_cell_i                                                                                                           |                                                           design_static_xdma_0_0_pcie4c_ip_sync_cell_792 |          4 |          4 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                   sync_gen34_eios_det                                                                                                                 |                                                design_static_xdma_0_0_pcie4c_ip_sync__parameterized3_786 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                     sync_vec[0].sync_cell_i                                                                                                           |                                                           design_static_xdma_0_0_pcie4c_ip_sync_cell_791 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                   sync_rxelecidle                                                                                                                     |                                                design_static_xdma_0_0_pcie4c_ip_sync__parameterized3_788 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                     sync_vec[0].sync_cell_i                                                                                                           |                                                           design_static_xdma_0_0_pcie4c_ip_sync_cell_789 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                 phy_lane[7].phy_rxeq_i                                                                                                                |                                                         design_static_xdma_0_0_pcie4c_ip_gt_phy_rxeq_494 |         16 |         16 |       0 |    0 |     41 |      0 |      0 |    0 |          0 |
|                   (phy_lane[7].phy_rxeq_i)                                                                                                            |                                                         design_static_xdma_0_0_pcie4c_ip_gt_phy_rxeq_494 |          8 |          8 |       0 |    0 |     33 |      0 |      0 |    0 |          0 |
|                   sync_ctrl                                                                                                                           |                                                                design_static_xdma_0_0_pcie4c_ip_sync_759 |          8 |          8 |       0 |    0 |      8 |      0 |      0 |    0 |          0 |
|                     sync_vec[0].sync_cell_i                                                                                                           |                                                           design_static_xdma_0_0_pcie4c_ip_sync_cell_783 |          2 |          2 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                     sync_vec[1].sync_cell_i                                                                                                           |                                                           design_static_xdma_0_0_pcie4c_ip_sync_cell_784 |          6 |          6 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                 phy_lane[7].phy_txeq_i                                                                                                                |                                                         design_static_xdma_0_0_pcie4c_ip_gt_phy_txeq_495 |         47 |         47 |       0 |    0 |    106 |      0 |      0 |    0 |          0 |
|                   (phy_lane[7].phy_txeq_i)                                                                                                            |                                                         design_static_xdma_0_0_pcie4c_ip_gt_phy_txeq_495 |         34 |         34 |       0 |    0 |     58 |      0 |      0 |    0 |          0 |
|                   sync_coeff                                                                                                                          |                                                design_static_xdma_0_0_pcie4c_ip_sync__parameterized1_744 |          7 |          7 |       0 |    0 |     24 |      0 |      0 |    0 |          0 |
|                     sync_vec[0].sync_cell_i                                                                                                           |                                                           design_static_xdma_0_0_pcie4c_ip_sync_cell_753 |          1 |          1 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                     sync_vec[1].sync_cell_i                                                                                                           |                                                           design_static_xdma_0_0_pcie4c_ip_sync_cell_754 |          2 |          2 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                     sync_vec[2].sync_cell_i                                                                                                           |                                                           design_static_xdma_0_0_pcie4c_ip_sync_cell_755 |          1 |          1 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                     sync_vec[3].sync_cell_i                                                                                                           |                                                           design_static_xdma_0_0_pcie4c_ip_sync_cell_756 |          1 |          1 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                     sync_vec[4].sync_cell_i                                                                                                           |                                                           design_static_xdma_0_0_pcie4c_ip_sync_cell_757 |          1 |          1 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                     sync_vec[5].sync_cell_i                                                                                                           |                                                           design_static_xdma_0_0_pcie4c_ip_sync_cell_758 |          1 |          1 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                   sync_ctrl                                                                                                                           |                                                                design_static_xdma_0_0_pcie4c_ip_sync_745 |          6 |          6 |       0 |    0 |      8 |      0 |      0 |    0 |          0 |
|                     sync_vec[0].sync_cell_i                                                                                                           |                                                           design_static_xdma_0_0_pcie4c_ip_sync_cell_751 |          3 |          3 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                     sync_vec[1].sync_cell_i                                                                                                           |                                                           design_static_xdma_0_0_pcie4c_ip_sync_cell_752 |          3 |          3 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                   sync_preset                                                                                                                         |                                                design_static_xdma_0_0_pcie4c_ip_sync__parameterized0_746 |          0 |          0 |       0 |    0 |     16 |      0 |      0 |    0 |          0 |
|                     sync_vec[0].sync_cell_i                                                                                                           |                                                           design_static_xdma_0_0_pcie4c_ip_sync_cell_747 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                     sync_vec[1].sync_cell_i                                                                                                           |                                                           design_static_xdma_0_0_pcie4c_ip_sync_cell_748 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                     sync_vec[2].sync_cell_i                                                                                                           |                                                           design_static_xdma_0_0_pcie4c_ip_sync_cell_749 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                     sync_vec[3].sync_cell_i                                                                                                           |                                                           design_static_xdma_0_0_pcie4c_ip_sync_cell_750 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                 phy_lane[7].receiver_detect_termination_i                                                                                             |                                           design_static_xdma_0_0_pcie4c_ip_gt_receiver_detect_rxterm_496 |         12 |         12 |       0 |    0 |     22 |      0 |      0 |    0 |          0 |
|                   (phy_lane[7].receiver_detect_termination_i)                                                                                         |                                           design_static_xdma_0_0_pcie4c_ip_gt_receiver_detect_rxterm_496 |          9 |          9 |       0 |    0 |     14 |      0 |      0 |    0 |          0 |
|                   sync_mac_in_detect                                                                                                                  |                                                design_static_xdma_0_0_pcie4c_ip_sync__parameterized3_740 |          1 |          1 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                     sync_vec[0].sync_cell_i                                                                                                           |                                                           design_static_xdma_0_0_pcie4c_ip_sync_cell_743 |          1 |          1 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                   sync_rxelecidle                                                                                                                     |                                                design_static_xdma_0_0_pcie4c_ip_sync__parameterized3_741 |          2 |          2 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                     sync_vec[0].sync_cell_i                                                                                                           |                                                           design_static_xdma_0_0_pcie4c_ip_sync_cell_742 |          2 |          2 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                 phy_lane[7].sync_cdrhold                                                                                                              |                                                design_static_xdma_0_0_pcie4c_ip_sync__parameterized3_497 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                   sync_vec[0].sync_cell_i                                                                                                             |                                                           design_static_xdma_0_0_pcie4c_ip_sync_cell_739 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                 phy_lane[8].cdr_ctrl_on_eidle_i                                                                                                       |                                                design_static_xdma_0_0_pcie4c_ip_gt_cdr_ctrl_on_eidle_498 |         13 |         13 |       0 |    0 |     32 |      0 |      0 |    0 |          0 |
|                   (phy_lane[8].cdr_ctrl_on_eidle_i)                                                                                                   |                                                design_static_xdma_0_0_pcie4c_ip_gt_cdr_ctrl_on_eidle_498 |          9 |          9 |       0 |    0 |     20 |      0 |      0 |    0 |          0 |
|                   sync_gen34                                                                                                                          |                                                design_static_xdma_0_0_pcie4c_ip_sync__parameterized3_731 |          4 |          4 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                     sync_vec[0].sync_cell_i                                                                                                           |                                                           design_static_xdma_0_0_pcie4c_ip_sync_cell_738 |          4 |          4 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                   sync_gen34_eios_det                                                                                                                 |                                                design_static_xdma_0_0_pcie4c_ip_sync__parameterized3_732 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                     sync_vec[0].sync_cell_i                                                                                                           |                                                           design_static_xdma_0_0_pcie4c_ip_sync_cell_737 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                   sync_rxelecidle                                                                                                                     |                                                design_static_xdma_0_0_pcie4c_ip_sync__parameterized3_734 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                     sync_vec[0].sync_cell_i                                                                                                           |                                                           design_static_xdma_0_0_pcie4c_ip_sync_cell_735 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                 phy_lane[8].phy_rxeq_i                                                                                                                |                                                         design_static_xdma_0_0_pcie4c_ip_gt_phy_rxeq_499 |         16 |         16 |       0 |    0 |     41 |      0 |      0 |    0 |          0 |
|                   (phy_lane[8].phy_rxeq_i)                                                                                                            |                                                         design_static_xdma_0_0_pcie4c_ip_gt_phy_rxeq_499 |          8 |          8 |       0 |    0 |     33 |      0 |      0 |    0 |          0 |
|                   sync_ctrl                                                                                                                           |                                                                design_static_xdma_0_0_pcie4c_ip_sync_705 |          8 |          8 |       0 |    0 |      8 |      0 |      0 |    0 |          0 |
|                     sync_vec[0].sync_cell_i                                                                                                           |                                                           design_static_xdma_0_0_pcie4c_ip_sync_cell_729 |          2 |          2 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                     sync_vec[1].sync_cell_i                                                                                                           |                                                           design_static_xdma_0_0_pcie4c_ip_sync_cell_730 |          6 |          6 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                 phy_lane[8].phy_txeq_i                                                                                                                |                                                         design_static_xdma_0_0_pcie4c_ip_gt_phy_txeq_500 |         47 |         47 |       0 |    0 |    106 |      0 |      0 |    0 |          0 |
|                   (phy_lane[8].phy_txeq_i)                                                                                                            |                                                         design_static_xdma_0_0_pcie4c_ip_gt_phy_txeq_500 |         34 |         34 |       0 |    0 |     58 |      0 |      0 |    0 |          0 |
|                   sync_coeff                                                                                                                          |                                                design_static_xdma_0_0_pcie4c_ip_sync__parameterized1_690 |          7 |          7 |       0 |    0 |     24 |      0 |      0 |    0 |          0 |
|                     sync_vec[0].sync_cell_i                                                                                                           |                                                           design_static_xdma_0_0_pcie4c_ip_sync_cell_699 |          1 |          1 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                     sync_vec[1].sync_cell_i                                                                                                           |                                                           design_static_xdma_0_0_pcie4c_ip_sync_cell_700 |          2 |          2 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                     sync_vec[2].sync_cell_i                                                                                                           |                                                           design_static_xdma_0_0_pcie4c_ip_sync_cell_701 |          1 |          1 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                     sync_vec[3].sync_cell_i                                                                                                           |                                                           design_static_xdma_0_0_pcie4c_ip_sync_cell_702 |          1 |          1 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                     sync_vec[4].sync_cell_i                                                                                                           |                                                           design_static_xdma_0_0_pcie4c_ip_sync_cell_703 |          1 |          1 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                     sync_vec[5].sync_cell_i                                                                                                           |                                                           design_static_xdma_0_0_pcie4c_ip_sync_cell_704 |          1 |          1 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                   sync_ctrl                                                                                                                           |                                                                design_static_xdma_0_0_pcie4c_ip_sync_691 |          6 |          6 |       0 |    0 |      8 |      0 |      0 |    0 |          0 |
|                     sync_vec[0].sync_cell_i                                                                                                           |                                                           design_static_xdma_0_0_pcie4c_ip_sync_cell_697 |          3 |          3 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                     sync_vec[1].sync_cell_i                                                                                                           |                                                           design_static_xdma_0_0_pcie4c_ip_sync_cell_698 |          3 |          3 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                   sync_preset                                                                                                                         |                                                design_static_xdma_0_0_pcie4c_ip_sync__parameterized0_692 |          0 |          0 |       0 |    0 |     16 |      0 |      0 |    0 |          0 |
|                     sync_vec[0].sync_cell_i                                                                                                           |                                                           design_static_xdma_0_0_pcie4c_ip_sync_cell_693 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                     sync_vec[1].sync_cell_i                                                                                                           |                                                           design_static_xdma_0_0_pcie4c_ip_sync_cell_694 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                     sync_vec[2].sync_cell_i                                                                                                           |                                                           design_static_xdma_0_0_pcie4c_ip_sync_cell_695 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                     sync_vec[3].sync_cell_i                                                                                                           |                                                           design_static_xdma_0_0_pcie4c_ip_sync_cell_696 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                 phy_lane[8].receiver_detect_termination_i                                                                                             |                                           design_static_xdma_0_0_pcie4c_ip_gt_receiver_detect_rxterm_501 |         12 |         12 |       0 |    0 |     22 |      0 |      0 |    0 |          0 |
|                   (phy_lane[8].receiver_detect_termination_i)                                                                                         |                                           design_static_xdma_0_0_pcie4c_ip_gt_receiver_detect_rxterm_501 |          9 |          9 |       0 |    0 |     14 |      0 |      0 |    0 |          0 |
|                   sync_mac_in_detect                                                                                                                  |                                                design_static_xdma_0_0_pcie4c_ip_sync__parameterized3_686 |          1 |          1 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                     sync_vec[0].sync_cell_i                                                                                                           |                                                           design_static_xdma_0_0_pcie4c_ip_sync_cell_689 |          1 |          1 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                   sync_rxelecidle                                                                                                                     |                                                design_static_xdma_0_0_pcie4c_ip_sync__parameterized3_687 |          2 |          2 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                     sync_vec[0].sync_cell_i                                                                                                           |                                                           design_static_xdma_0_0_pcie4c_ip_sync_cell_688 |          2 |          2 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                 phy_lane[8].sync_cdrhold                                                                                                              |                                                design_static_xdma_0_0_pcie4c_ip_sync__parameterized3_502 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                   sync_vec[0].sync_cell_i                                                                                                             |                                                           design_static_xdma_0_0_pcie4c_ip_sync_cell_685 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                 phy_lane[9].cdr_ctrl_on_eidle_i                                                                                                       |                                                design_static_xdma_0_0_pcie4c_ip_gt_cdr_ctrl_on_eidle_503 |         13 |         13 |       0 |    0 |     32 |      0 |      0 |    0 |          0 |
|                   (phy_lane[9].cdr_ctrl_on_eidle_i)                                                                                                   |                                                design_static_xdma_0_0_pcie4c_ip_gt_cdr_ctrl_on_eidle_503 |          9 |          9 |       0 |    0 |     20 |      0 |      0 |    0 |          0 |
|                   sync_gen34                                                                                                                          |                                                design_static_xdma_0_0_pcie4c_ip_sync__parameterized3_677 |          4 |          4 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                     sync_vec[0].sync_cell_i                                                                                                           |                                                           design_static_xdma_0_0_pcie4c_ip_sync_cell_684 |          4 |          4 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                   sync_gen34_eios_det                                                                                                                 |                                                design_static_xdma_0_0_pcie4c_ip_sync__parameterized3_678 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                     sync_vec[0].sync_cell_i                                                                                                           |                                                           design_static_xdma_0_0_pcie4c_ip_sync_cell_683 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                   sync_rxelecidle                                                                                                                     |                                                design_static_xdma_0_0_pcie4c_ip_sync__parameterized3_680 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                     sync_vec[0].sync_cell_i                                                                                                           |                                                           design_static_xdma_0_0_pcie4c_ip_sync_cell_681 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                 phy_lane[9].phy_rxeq_i                                                                                                                |                                                         design_static_xdma_0_0_pcie4c_ip_gt_phy_rxeq_504 |         16 |         16 |       0 |    0 |     41 |      0 |      0 |    0 |          0 |
|                   (phy_lane[9].phy_rxeq_i)                                                                                                            |                                                         design_static_xdma_0_0_pcie4c_ip_gt_phy_rxeq_504 |          8 |          8 |       0 |    0 |     33 |      0 |      0 |    0 |          0 |
|                   sync_ctrl                                                                                                                           |                                                                design_static_xdma_0_0_pcie4c_ip_sync_652 |          8 |          8 |       0 |    0 |      8 |      0 |      0 |    0 |          0 |
|                     sync_vec[0].sync_cell_i                                                                                                           |                                                           design_static_xdma_0_0_pcie4c_ip_sync_cell_675 |          2 |          2 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                     sync_vec[1].sync_cell_i                                                                                                           |                                                           design_static_xdma_0_0_pcie4c_ip_sync_cell_676 |          6 |          6 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                 phy_lane[9].phy_txeq_i                                                                                                                |                                                         design_static_xdma_0_0_pcie4c_ip_gt_phy_txeq_505 |         47 |         47 |       0 |    0 |    106 |      0 |      0 |    0 |          0 |
|                   (phy_lane[9].phy_txeq_i)                                                                                                            |                                                         design_static_xdma_0_0_pcie4c_ip_gt_phy_txeq_505 |         34 |         34 |       0 |    0 |     58 |      0 |      0 |    0 |          0 |
|                   sync_coeff                                                                                                                          |                                                    design_static_xdma_0_0_pcie4c_ip_sync__parameterized1 |          7 |          7 |       0 |    0 |     24 |      0 |      0 |    0 |          0 |
|                     sync_vec[0].sync_cell_i                                                                                                           |                                                           design_static_xdma_0_0_pcie4c_ip_sync_cell_646 |          1 |          1 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                     sync_vec[1].sync_cell_i                                                                                                           |                                                           design_static_xdma_0_0_pcie4c_ip_sync_cell_647 |          2 |          2 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                     sync_vec[2].sync_cell_i                                                                                                           |                                                           design_static_xdma_0_0_pcie4c_ip_sync_cell_648 |          1 |          1 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                     sync_vec[3].sync_cell_i                                                                                                           |                                                           design_static_xdma_0_0_pcie4c_ip_sync_cell_649 |          1 |          1 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                     sync_vec[4].sync_cell_i                                                                                                           |                                                           design_static_xdma_0_0_pcie4c_ip_sync_cell_650 |          1 |          1 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                     sync_vec[5].sync_cell_i                                                                                                           |                                                           design_static_xdma_0_0_pcie4c_ip_sync_cell_651 |          1 |          1 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                   sync_ctrl                                                                                                                           |                                                                    design_static_xdma_0_0_pcie4c_ip_sync |          6 |          6 |       0 |    0 |      8 |      0 |      0 |    0 |          0 |
|                     sync_vec[0].sync_cell_i                                                                                                           |                                                           design_static_xdma_0_0_pcie4c_ip_sync_cell_644 |          3 |          3 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                     sync_vec[1].sync_cell_i                                                                                                           |                                                           design_static_xdma_0_0_pcie4c_ip_sync_cell_645 |          3 |          3 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                   sync_preset                                                                                                                         |                                                design_static_xdma_0_0_pcie4c_ip_sync__parameterized0_639 |          0 |          0 |       0 |    0 |     16 |      0 |      0 |    0 |          0 |
|                     sync_vec[0].sync_cell_i                                                                                                           |                                                           design_static_xdma_0_0_pcie4c_ip_sync_cell_640 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                     sync_vec[1].sync_cell_i                                                                                                           |                                                           design_static_xdma_0_0_pcie4c_ip_sync_cell_641 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                     sync_vec[2].sync_cell_i                                                                                                           |                                                           design_static_xdma_0_0_pcie4c_ip_sync_cell_642 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                     sync_vec[3].sync_cell_i                                                                                                           |                                                           design_static_xdma_0_0_pcie4c_ip_sync_cell_643 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                 phy_lane[9].receiver_detect_termination_i                                                                                             |                                           design_static_xdma_0_0_pcie4c_ip_gt_receiver_detect_rxterm_506 |         12 |         12 |       0 |    0 |     22 |      0 |      0 |    0 |          0 |
|                   (phy_lane[9].receiver_detect_termination_i)                                                                                         |                                           design_static_xdma_0_0_pcie4c_ip_gt_receiver_detect_rxterm_506 |          9 |          9 |       0 |    0 |     14 |      0 |      0 |    0 |          0 |
|                   sync_mac_in_detect                                                                                                                  |                                                design_static_xdma_0_0_pcie4c_ip_sync__parameterized3_635 |          1 |          1 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                     sync_vec[0].sync_cell_i                                                                                                           |                                                           design_static_xdma_0_0_pcie4c_ip_sync_cell_638 |          1 |          1 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                   sync_rxelecidle                                                                                                                     |                                                design_static_xdma_0_0_pcie4c_ip_sync__parameterized3_636 |          2 |          2 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                     sync_vec[0].sync_cell_i                                                                                                           |                                                           design_static_xdma_0_0_pcie4c_ip_sync_cell_637 |          2 |          2 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                 phy_lane[9].sync_cdrhold                                                                                                              |                                                design_static_xdma_0_0_pcie4c_ip_sync__parameterized3_507 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                   sync_vec[0].sync_cell_i                                                                                                             |                                                           design_static_xdma_0_0_pcie4c_ip_sync_cell_634 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                 phy_rst_i                                                                                                                             |                                                              design_static_xdma_0_0_pcie4c_ip_gt_phy_rst |         70 |         63 |       0 |    7 |    389 |      0 |      0 |    0 |          0 |
|                   (phy_rst_i)                                                                                                                         |                                                              design_static_xdma_0_0_pcie4c_ip_gt_phy_rst |         36 |         29 |       0 |    7 |     49 |      0 |      0 |    0 |          0 |
|                   sync_cplllock                                                                                                                       |                                                    design_static_xdma_0_0_pcie4c_ip_sync__parameterized4 |          1 |          1 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                     sync_vec[0].sync_cell_i                                                                                                           |                                                           design_static_xdma_0_0_pcie4c_ip_sync_cell_618 |          1 |          1 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                   sync_phystatus                                                                                                                      |                                                design_static_xdma_0_0_pcie4c_ip_sync__parameterized4_509 |          6 |          6 |       0 |    0 |     64 |      0 |      0 |    0 |          0 |
|                     sync_vec[0].sync_cell_i                                                                                                           |                                                           design_static_xdma_0_0_pcie4c_ip_sync_cell_586 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                     sync_vec[10].sync_cell_i                                                                                                          |                                                           design_static_xdma_0_0_pcie4c_ip_sync_cell_587 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                     sync_vec[11].sync_cell_i                                                                                                          |                                                           design_static_xdma_0_0_pcie4c_ip_sync_cell_588 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                     sync_vec[12].sync_cell_i                                                                                                          |                                                           design_static_xdma_0_0_pcie4c_ip_sync_cell_589 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                     sync_vec[13].sync_cell_i                                                                                                          |                                                           design_static_xdma_0_0_pcie4c_ip_sync_cell_590 |          1 |          1 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                     sync_vec[14].sync_cell_i                                                                                                          |                                                           design_static_xdma_0_0_pcie4c_ip_sync_cell_591 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                     sync_vec[15].sync_cell_i                                                                                                          |                                                           design_static_xdma_0_0_pcie4c_ip_sync_cell_592 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                     sync_vec[1].sync_cell_i                                                                                                           |                                                           design_static_xdma_0_0_pcie4c_ip_sync_cell_593 |          1 |          1 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                     sync_vec[2].sync_cell_i                                                                                                           |                                                           design_static_xdma_0_0_pcie4c_ip_sync_cell_594 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                     sync_vec[3].sync_cell_i                                                                                                           |                                                           design_static_xdma_0_0_pcie4c_ip_sync_cell_595 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                     sync_vec[4].sync_cell_i                                                                                                           |                                                           design_static_xdma_0_0_pcie4c_ip_sync_cell_596 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                     sync_vec[5].sync_cell_i                                                                                                           |                                                           design_static_xdma_0_0_pcie4c_ip_sync_cell_597 |          3 |          3 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                     sync_vec[6].sync_cell_i                                                                                                           |                                                           design_static_xdma_0_0_pcie4c_ip_sync_cell_598 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                     sync_vec[7].sync_cell_i                                                                                                           |                                                           design_static_xdma_0_0_pcie4c_ip_sync_cell_599 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                     sync_vec[8].sync_cell_i                                                                                                           |                                                           design_static_xdma_0_0_pcie4c_ip_sync_cell_600 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                     sync_vec[9].sync_cell_i                                                                                                           |                                                           design_static_xdma_0_0_pcie4c_ip_sync_cell_601 |          1 |          1 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                   sync_qpll1lock                                                                                                                      |                                                design_static_xdma_0_0_pcie4c_ip_sync__parameterized0_510 |          3 |          3 |       0 |    0 |     16 |      0 |      0 |    0 |          0 |
|                     sync_vec[0].sync_cell_i                                                                                                           |                                                           design_static_xdma_0_0_pcie4c_ip_sync_cell_578 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                     sync_vec[1].sync_cell_i                                                                                                           |                                                           design_static_xdma_0_0_pcie4c_ip_sync_cell_579 |          2 |          2 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                     sync_vec[2].sync_cell_i                                                                                                           |                                                           design_static_xdma_0_0_pcie4c_ip_sync_cell_580 |          2 |          2 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                     sync_vec[3].sync_cell_i                                                                                                           |                                                           design_static_xdma_0_0_pcie4c_ip_sync_cell_581 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                   sync_rxresetdone                                                                                                                    |                                                design_static_xdma_0_0_pcie4c_ip_sync__parameterized4_511 |          5 |          5 |       0 |    0 |     64 |      0 |      0 |    0 |          0 |
|                     sync_vec[0].sync_cell_i                                                                                                           |                                                           design_static_xdma_0_0_pcie4c_ip_sync_cell_562 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                     sync_vec[10].sync_cell_i                                                                                                          |                                                           design_static_xdma_0_0_pcie4c_ip_sync_cell_563 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                     sync_vec[11].sync_cell_i                                                                                                          |                                                           design_static_xdma_0_0_pcie4c_ip_sync_cell_564 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                     sync_vec[12].sync_cell_i                                                                                                          |                                                           design_static_xdma_0_0_pcie4c_ip_sync_cell_565 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                     sync_vec[13].sync_cell_i                                                                                                          |                                                           design_static_xdma_0_0_pcie4c_ip_sync_cell_566 |          1 |          1 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                     sync_vec[14].sync_cell_i                                                                                                          |                                                           design_static_xdma_0_0_pcie4c_ip_sync_cell_567 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                     sync_vec[15].sync_cell_i                                                                                                          |                                                           design_static_xdma_0_0_pcie4c_ip_sync_cell_568 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                     sync_vec[1].sync_cell_i                                                                                                           |                                                           design_static_xdma_0_0_pcie4c_ip_sync_cell_569 |          1 |          1 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                     sync_vec[2].sync_cell_i                                                                                                           |                                                           design_static_xdma_0_0_pcie4c_ip_sync_cell_570 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                     sync_vec[3].sync_cell_i                                                                                                           |                                                           design_static_xdma_0_0_pcie4c_ip_sync_cell_571 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                     sync_vec[4].sync_cell_i                                                                                                           |                                                           design_static_xdma_0_0_pcie4c_ip_sync_cell_572 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                     sync_vec[5].sync_cell_i                                                                                                           |                                                           design_static_xdma_0_0_pcie4c_ip_sync_cell_573 |          2 |          2 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                     sync_vec[6].sync_cell_i                                                                                                           |                                                           design_static_xdma_0_0_pcie4c_ip_sync_cell_574 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                     sync_vec[7].sync_cell_i                                                                                                           |                                                           design_static_xdma_0_0_pcie4c_ip_sync_cell_575 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                     sync_vec[8].sync_cell_i                                                                                                           |                                                           design_static_xdma_0_0_pcie4c_ip_sync_cell_576 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                     sync_vec[9].sync_cell_i                                                                                                           |                                                           design_static_xdma_0_0_pcie4c_ip_sync_cell_577 |          1 |          1 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                   sync_txprogdivresetdone                                                                                                             |                                                design_static_xdma_0_0_pcie4c_ip_sync__parameterized4_512 |          5 |          5 |       0 |    0 |     64 |      0 |      0 |    0 |          0 |
|                     sync_vec[0].sync_cell_i                                                                                                           |                                                           design_static_xdma_0_0_pcie4c_ip_sync_cell_546 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                     sync_vec[10].sync_cell_i                                                                                                          |                                                           design_static_xdma_0_0_pcie4c_ip_sync_cell_547 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                     sync_vec[11].sync_cell_i                                                                                                          |                                                           design_static_xdma_0_0_pcie4c_ip_sync_cell_548 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                     sync_vec[12].sync_cell_i                                                                                                          |                                                           design_static_xdma_0_0_pcie4c_ip_sync_cell_549 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                     sync_vec[13].sync_cell_i                                                                                                          |                                                           design_static_xdma_0_0_pcie4c_ip_sync_cell_550 |          1 |          1 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                     sync_vec[14].sync_cell_i                                                                                                          |                                                           design_static_xdma_0_0_pcie4c_ip_sync_cell_551 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                     sync_vec[15].sync_cell_i                                                                                                          |                                                           design_static_xdma_0_0_pcie4c_ip_sync_cell_552 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                     sync_vec[1].sync_cell_i                                                                                                           |                                                           design_static_xdma_0_0_pcie4c_ip_sync_cell_553 |          1 |          1 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                     sync_vec[2].sync_cell_i                                                                                                           |                                                           design_static_xdma_0_0_pcie4c_ip_sync_cell_554 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                     sync_vec[3].sync_cell_i                                                                                                           |                                                           design_static_xdma_0_0_pcie4c_ip_sync_cell_555 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                     sync_vec[4].sync_cell_i                                                                                                           |                                                           design_static_xdma_0_0_pcie4c_ip_sync_cell_556 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                     sync_vec[5].sync_cell_i                                                                                                           |                                                           design_static_xdma_0_0_pcie4c_ip_sync_cell_557 |          2 |          2 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                     sync_vec[6].sync_cell_i                                                                                                           |                                                           design_static_xdma_0_0_pcie4c_ip_sync_cell_558 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                     sync_vec[7].sync_cell_i                                                                                                           |                                                           design_static_xdma_0_0_pcie4c_ip_sync_cell_559 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                     sync_vec[8].sync_cell_i                                                                                                           |                                                           design_static_xdma_0_0_pcie4c_ip_sync_cell_560 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                     sync_vec[9].sync_cell_i                                                                                                           |                                                           design_static_xdma_0_0_pcie4c_ip_sync_cell_561 |          1 |          1 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                   sync_txresetdone                                                                                                                    |                                                design_static_xdma_0_0_pcie4c_ip_sync__parameterized4_513 |          6 |          6 |       0 |    0 |     64 |      0 |      0 |    0 |          0 |
|                     sync_vec[0].sync_cell_i                                                                                                           |                                                           design_static_xdma_0_0_pcie4c_ip_sync_cell_530 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                     sync_vec[10].sync_cell_i                                                                                                          |                                                           design_static_xdma_0_0_pcie4c_ip_sync_cell_531 |          3 |          3 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                     sync_vec[11].sync_cell_i                                                                                                          |                                                           design_static_xdma_0_0_pcie4c_ip_sync_cell_532 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                     sync_vec[12].sync_cell_i                                                                                                          |                                                           design_static_xdma_0_0_pcie4c_ip_sync_cell_533 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                     sync_vec[13].sync_cell_i                                                                                                          |                                                           design_static_xdma_0_0_pcie4c_ip_sync_cell_534 |          1 |          1 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                     sync_vec[14].sync_cell_i                                                                                                          |                                                           design_static_xdma_0_0_pcie4c_ip_sync_cell_535 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                     sync_vec[15].sync_cell_i                                                                                                          |                                                           design_static_xdma_0_0_pcie4c_ip_sync_cell_536 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                     sync_vec[1].sync_cell_i                                                                                                           |                                                           design_static_xdma_0_0_pcie4c_ip_sync_cell_537 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                     sync_vec[2].sync_cell_i                                                                                                           |                                                           design_static_xdma_0_0_pcie4c_ip_sync_cell_538 |          1 |          1 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                     sync_vec[3].sync_cell_i                                                                                                           |                                                           design_static_xdma_0_0_pcie4c_ip_sync_cell_539 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                     sync_vec[4].sync_cell_i                                                                                                           |                                                           design_static_xdma_0_0_pcie4c_ip_sync_cell_540 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                     sync_vec[5].sync_cell_i                                                                                                           |                                                           design_static_xdma_0_0_pcie4c_ip_sync_cell_541 |          1 |          1 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                     sync_vec[6].sync_cell_i                                                                                                           |                                                           design_static_xdma_0_0_pcie4c_ip_sync_cell_542 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                     sync_vec[7].sync_cell_i                                                                                                           |                                                           design_static_xdma_0_0_pcie4c_ip_sync_cell_543 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                     sync_vec[8].sync_cell_i                                                                                                           |                                                           design_static_xdma_0_0_pcie4c_ip_sync_cell_544 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                     sync_vec[9].sync_cell_i                                                                                                           |                                                           design_static_xdma_0_0_pcie4c_ip_sync_cell_545 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                   sync_txsync_done                                                                                                                    |                                                design_static_xdma_0_0_pcie4c_ip_sync__parameterized4_514 |          8 |          8 |       0 |    0 |     64 |      0 |      0 |    0 |          0 |
|                     sync_vec[0].sync_cell_i                                                                                                           |                                                               design_static_xdma_0_0_pcie4c_ip_sync_cell |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                     sync_vec[10].sync_cell_i                                                                                                          |                                                           design_static_xdma_0_0_pcie4c_ip_sync_cell_515 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                     sync_vec[11].sync_cell_i                                                                                                          |                                                           design_static_xdma_0_0_pcie4c_ip_sync_cell_516 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                     sync_vec[12].sync_cell_i                                                                                                          |                                                           design_static_xdma_0_0_pcie4c_ip_sync_cell_517 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                     sync_vec[13].sync_cell_i                                                                                                          |                                                           design_static_xdma_0_0_pcie4c_ip_sync_cell_518 |          1 |          1 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                     sync_vec[14].sync_cell_i                                                                                                          |                                                           design_static_xdma_0_0_pcie4c_ip_sync_cell_519 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                     sync_vec[15].sync_cell_i                                                                                                          |                                                           design_static_xdma_0_0_pcie4c_ip_sync_cell_520 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                     sync_vec[1].sync_cell_i                                                                                                           |                                                           design_static_xdma_0_0_pcie4c_ip_sync_cell_521 |          1 |          1 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                     sync_vec[2].sync_cell_i                                                                                                           |                                                           design_static_xdma_0_0_pcie4c_ip_sync_cell_522 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                     sync_vec[3].sync_cell_i                                                                                                           |                                                           design_static_xdma_0_0_pcie4c_ip_sync_cell_523 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                     sync_vec[4].sync_cell_i                                                                                                           |                                                           design_static_xdma_0_0_pcie4c_ip_sync_cell_524 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                     sync_vec[5].sync_cell_i                                                                                                           |                                                           design_static_xdma_0_0_pcie4c_ip_sync_cell_525 |          4 |          4 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                     sync_vec[6].sync_cell_i                                                                                                           |                                                           design_static_xdma_0_0_pcie4c_ip_sync_cell_526 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                     sync_vec[7].sync_cell_i                                                                                                           |                                                           design_static_xdma_0_0_pcie4c_ip_sync_cell_527 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                     sync_vec[8].sync_cell_i                                                                                                           |                                                           design_static_xdma_0_0_pcie4c_ip_sync_cell_528 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                     sync_vec[9].sync_cell_i                                                                                                           |                                                           design_static_xdma_0_0_pcie4c_ip_sync_cell_529 |          2 |          2 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|               phy_pipeline                                                                                                                            |                                                            design_static_xdma_0_0_pcie4c_ip_phy_pipeline |         24 |         24 |       0 |    0 |   1884 |      0 |      0 |    0 |          0 |
|                 as_mac_in_detect_chain                                                                                                                |                                            design_static_xdma_0_0_pcie4c_ip_phy_ff_chain__parameterized2 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[0].phy_phystatus_chain                                                                                              |                                            design_static_xdma_0_0_pcie4c_ip_phy_ff_chain__parameterized3 |          8 |          8 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[0].phy_rxdata_chain                                                                                                 |                                            design_static_xdma_0_0_pcie4c_ip_phy_ff_chain__parameterized0 |          0 |          0 |       0 |    0 |     32 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[0].phy_rxdata_valid_chain                                                                                           |                                          design_static_xdma_0_0_pcie4c_ip_phy_ff_chain__parameterized1_2 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[0].phy_rxdatak_chain                                                                                                |                                                          design_static_xdma_0_0_pcie4c_ip_phy_ff_chain_3 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[0].phy_rxelecidle_chain                                                                                             |                                          design_static_xdma_0_0_pcie4c_ip_phy_ff_chain__parameterized3_4 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[0].phy_rxeq_adapt_done_chain                                                                                        |                                          design_static_xdma_0_0_pcie4c_ip_phy_ff_chain__parameterized1_5 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[0].phy_rxeq_ctrl_chain                                                                                              |                                                          design_static_xdma_0_0_pcie4c_ip_phy_ff_chain_6 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[0].phy_rxeq_done_chain                                                                                              |                                          design_static_xdma_0_0_pcie4c_ip_phy_ff_chain__parameterized1_7 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[0].phy_rxeq_new_txcoeff_chain                                                                                       |                                            design_static_xdma_0_0_pcie4c_ip_phy_ff_chain__parameterized7 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[0].phy_rxeq_preset_sel_chain                                                                                        |                                          design_static_xdma_0_0_pcie4c_ip_phy_ff_chain__parameterized1_8 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[0].phy_rxpolarity_chain                                                                                             |                                          design_static_xdma_0_0_pcie4c_ip_phy_ff_chain__parameterized1_9 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[0].phy_rxstart_block_chain                                                                                          |                                                         design_static_xdma_0_0_pcie4c_ip_phy_ff_chain_10 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[0].phy_rxstatus_chain                                                                                               |                                            design_static_xdma_0_0_pcie4c_ip_phy_ff_chain__parameterized4 |          0 |          0 |       0 |    0 |      3 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[0].phy_rxsync_header_chain                                                                                          |                                                         design_static_xdma_0_0_pcie4c_ip_phy_ff_chain_11 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[0].phy_rxvalid_chain                                                                                                |                                         design_static_xdma_0_0_pcie4c_ip_phy_ff_chain__parameterized1_12 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[0].phy_txcompliance_chain                                                                                           |                                         design_static_xdma_0_0_pcie4c_ip_phy_ff_chain__parameterized1_13 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[0].phy_txdata_chain                                                                                                 |                                         design_static_xdma_0_0_pcie4c_ip_phy_ff_chain__parameterized0_14 |          0 |          0 |       0 |    0 |     32 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[0].phy_txdata_valid_chain                                                                                           |                                         design_static_xdma_0_0_pcie4c_ip_phy_ff_chain__parameterized1_15 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[0].phy_txdatak_chain                                                                                                |                                                         design_static_xdma_0_0_pcie4c_ip_phy_ff_chain_16 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[0].phy_txelecidle_chain                                                                                             |                                         design_static_xdma_0_0_pcie4c_ip_phy_ff_chain__parameterized2_17 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[0].phy_txeq_coeff_chain                                                                                             |                                            design_static_xdma_0_0_pcie4c_ip_phy_ff_chain__parameterized6 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[0].phy_txeq_ctrl_chain                                                                                              |                                                         design_static_xdma_0_0_pcie4c_ip_phy_ff_chain_18 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[0].phy_txeq_done_chain                                                                                              |                                         design_static_xdma_0_0_pcie4c_ip_phy_ff_chain__parameterized1_19 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[0].phy_txeq_new_coeff_chain                                                                                         |                                         design_static_xdma_0_0_pcie4c_ip_phy_ff_chain__parameterized7_20 |          0 |          0 |       0 |    0 |     16 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[0].phy_txeq_preset_chain                                                                                            |                                            design_static_xdma_0_0_pcie4c_ip_phy_ff_chain__parameterized5 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[0].phy_txstart_block_chain                                                                                          |                                         design_static_xdma_0_0_pcie4c_ip_phy_ff_chain__parameterized1_21 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[0].phy_txsync_header_chain                                                                                          |                                                         design_static_xdma_0_0_pcie4c_ip_phy_ff_chain_22 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[10].phy_phystatus_chain                                                                                             |                                         design_static_xdma_0_0_pcie4c_ip_phy_ff_chain__parameterized3_23 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[10].phy_rxdata_chain                                                                                                |                                         design_static_xdma_0_0_pcie4c_ip_phy_ff_chain__parameterized0_24 |          0 |          0 |       0 |    0 |     32 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[10].phy_rxdata_valid_chain                                                                                          |                                         design_static_xdma_0_0_pcie4c_ip_phy_ff_chain__parameterized1_25 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[10].phy_rxdatak_chain                                                                                               |                                                         design_static_xdma_0_0_pcie4c_ip_phy_ff_chain_26 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[10].phy_rxelecidle_chain                                                                                            |                                         design_static_xdma_0_0_pcie4c_ip_phy_ff_chain__parameterized3_27 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[10].phy_rxeq_adapt_done_chain                                                                                       |                                         design_static_xdma_0_0_pcie4c_ip_phy_ff_chain__parameterized1_28 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[10].phy_rxeq_ctrl_chain                                                                                             |                                                         design_static_xdma_0_0_pcie4c_ip_phy_ff_chain_29 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[10].phy_rxeq_done_chain                                                                                             |                                         design_static_xdma_0_0_pcie4c_ip_phy_ff_chain__parameterized1_30 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[10].phy_rxeq_new_txcoeff_chain                                                                                      |                                         design_static_xdma_0_0_pcie4c_ip_phy_ff_chain__parameterized7_31 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[10].phy_rxeq_preset_sel_chain                                                                                       |                                         design_static_xdma_0_0_pcie4c_ip_phy_ff_chain__parameterized1_32 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[10].phy_rxpolarity_chain                                                                                            |                                         design_static_xdma_0_0_pcie4c_ip_phy_ff_chain__parameterized1_33 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[10].phy_rxstart_block_chain                                                                                         |                                                         design_static_xdma_0_0_pcie4c_ip_phy_ff_chain_34 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[10].phy_rxstatus_chain                                                                                              |                                         design_static_xdma_0_0_pcie4c_ip_phy_ff_chain__parameterized4_35 |          0 |          0 |       0 |    0 |      3 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[10].phy_rxsync_header_chain                                                                                         |                                                         design_static_xdma_0_0_pcie4c_ip_phy_ff_chain_36 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[10].phy_rxvalid_chain                                                                                               |                                         design_static_xdma_0_0_pcie4c_ip_phy_ff_chain__parameterized1_37 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[10].phy_txcompliance_chain                                                                                          |                                         design_static_xdma_0_0_pcie4c_ip_phy_ff_chain__parameterized1_38 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[10].phy_txdata_chain                                                                                                |                                         design_static_xdma_0_0_pcie4c_ip_phy_ff_chain__parameterized0_39 |          0 |          0 |       0 |    0 |     32 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[10].phy_txdata_valid_chain                                                                                          |                                         design_static_xdma_0_0_pcie4c_ip_phy_ff_chain__parameterized1_40 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[10].phy_txdatak_chain                                                                                               |                                                         design_static_xdma_0_0_pcie4c_ip_phy_ff_chain_41 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[10].phy_txelecidle_chain                                                                                            |                                         design_static_xdma_0_0_pcie4c_ip_phy_ff_chain__parameterized2_42 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[10].phy_txeq_coeff_chain                                                                                            |                                         design_static_xdma_0_0_pcie4c_ip_phy_ff_chain__parameterized6_43 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[10].phy_txeq_ctrl_chain                                                                                             |                                                         design_static_xdma_0_0_pcie4c_ip_phy_ff_chain_44 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[10].phy_txeq_done_chain                                                                                             |                                         design_static_xdma_0_0_pcie4c_ip_phy_ff_chain__parameterized1_45 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[10].phy_txeq_new_coeff_chain                                                                                        |                                         design_static_xdma_0_0_pcie4c_ip_phy_ff_chain__parameterized7_46 |          0 |          0 |       0 |    0 |     16 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[10].phy_txeq_preset_chain                                                                                           |                                         design_static_xdma_0_0_pcie4c_ip_phy_ff_chain__parameterized5_47 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[10].phy_txstart_block_chain                                                                                         |                                         design_static_xdma_0_0_pcie4c_ip_phy_ff_chain__parameterized1_48 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[10].phy_txsync_header_chain                                                                                         |                                                         design_static_xdma_0_0_pcie4c_ip_phy_ff_chain_49 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[11].phy_phystatus_chain                                                                                             |                                         design_static_xdma_0_0_pcie4c_ip_phy_ff_chain__parameterized3_50 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[11].phy_rxdata_chain                                                                                                |                                         design_static_xdma_0_0_pcie4c_ip_phy_ff_chain__parameterized0_51 |          0 |          0 |       0 |    0 |     32 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[11].phy_rxdata_valid_chain                                                                                          |                                         design_static_xdma_0_0_pcie4c_ip_phy_ff_chain__parameterized1_52 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[11].phy_rxdatak_chain                                                                                               |                                                         design_static_xdma_0_0_pcie4c_ip_phy_ff_chain_53 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[11].phy_rxelecidle_chain                                                                                            |                                         design_static_xdma_0_0_pcie4c_ip_phy_ff_chain__parameterized3_54 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[11].phy_rxeq_adapt_done_chain                                                                                       |                                         design_static_xdma_0_0_pcie4c_ip_phy_ff_chain__parameterized1_55 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[11].phy_rxeq_ctrl_chain                                                                                             |                                                         design_static_xdma_0_0_pcie4c_ip_phy_ff_chain_56 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[11].phy_rxeq_done_chain                                                                                             |                                         design_static_xdma_0_0_pcie4c_ip_phy_ff_chain__parameterized1_57 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[11].phy_rxeq_new_txcoeff_chain                                                                                      |                                         design_static_xdma_0_0_pcie4c_ip_phy_ff_chain__parameterized7_58 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[11].phy_rxeq_preset_sel_chain                                                                                       |                                         design_static_xdma_0_0_pcie4c_ip_phy_ff_chain__parameterized1_59 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[11].phy_rxpolarity_chain                                                                                            |                                         design_static_xdma_0_0_pcie4c_ip_phy_ff_chain__parameterized1_60 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[11].phy_rxstart_block_chain                                                                                         |                                                         design_static_xdma_0_0_pcie4c_ip_phy_ff_chain_61 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[11].phy_rxstatus_chain                                                                                              |                                         design_static_xdma_0_0_pcie4c_ip_phy_ff_chain__parameterized4_62 |          0 |          0 |       0 |    0 |      3 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[11].phy_rxsync_header_chain                                                                                         |                                                         design_static_xdma_0_0_pcie4c_ip_phy_ff_chain_63 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[11].phy_rxvalid_chain                                                                                               |                                         design_static_xdma_0_0_pcie4c_ip_phy_ff_chain__parameterized1_64 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[11].phy_txcompliance_chain                                                                                          |                                         design_static_xdma_0_0_pcie4c_ip_phy_ff_chain__parameterized1_65 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[11].phy_txdata_chain                                                                                                |                                         design_static_xdma_0_0_pcie4c_ip_phy_ff_chain__parameterized0_66 |          0 |          0 |       0 |    0 |     32 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[11].phy_txdata_valid_chain                                                                                          |                                         design_static_xdma_0_0_pcie4c_ip_phy_ff_chain__parameterized1_67 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[11].phy_txdatak_chain                                                                                               |                                                         design_static_xdma_0_0_pcie4c_ip_phy_ff_chain_68 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[11].phy_txelecidle_chain                                                                                            |                                         design_static_xdma_0_0_pcie4c_ip_phy_ff_chain__parameterized2_69 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[11].phy_txeq_coeff_chain                                                                                            |                                         design_static_xdma_0_0_pcie4c_ip_phy_ff_chain__parameterized6_70 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[11].phy_txeq_ctrl_chain                                                                                             |                                                         design_static_xdma_0_0_pcie4c_ip_phy_ff_chain_71 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[11].phy_txeq_done_chain                                                                                             |                                         design_static_xdma_0_0_pcie4c_ip_phy_ff_chain__parameterized1_72 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[11].phy_txeq_new_coeff_chain                                                                                        |                                         design_static_xdma_0_0_pcie4c_ip_phy_ff_chain__parameterized7_73 |          0 |          0 |       0 |    0 |     16 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[11].phy_txeq_preset_chain                                                                                           |                                         design_static_xdma_0_0_pcie4c_ip_phy_ff_chain__parameterized5_74 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[11].phy_txstart_block_chain                                                                                         |                                         design_static_xdma_0_0_pcie4c_ip_phy_ff_chain__parameterized1_75 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[11].phy_txsync_header_chain                                                                                         |                                                         design_static_xdma_0_0_pcie4c_ip_phy_ff_chain_76 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[12].phy_phystatus_chain                                                                                             |                                         design_static_xdma_0_0_pcie4c_ip_phy_ff_chain__parameterized3_77 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[12].phy_rxdata_chain                                                                                                |                                         design_static_xdma_0_0_pcie4c_ip_phy_ff_chain__parameterized0_78 |          0 |          0 |       0 |    0 |     32 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[12].phy_rxdata_valid_chain                                                                                          |                                         design_static_xdma_0_0_pcie4c_ip_phy_ff_chain__parameterized1_79 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[12].phy_rxdatak_chain                                                                                               |                                                         design_static_xdma_0_0_pcie4c_ip_phy_ff_chain_80 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[12].phy_rxelecidle_chain                                                                                            |                                         design_static_xdma_0_0_pcie4c_ip_phy_ff_chain__parameterized3_81 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[12].phy_rxeq_adapt_done_chain                                                                                       |                                         design_static_xdma_0_0_pcie4c_ip_phy_ff_chain__parameterized1_82 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[12].phy_rxeq_ctrl_chain                                                                                             |                                                         design_static_xdma_0_0_pcie4c_ip_phy_ff_chain_83 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[12].phy_rxeq_done_chain                                                                                             |                                         design_static_xdma_0_0_pcie4c_ip_phy_ff_chain__parameterized1_84 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[12].phy_rxeq_new_txcoeff_chain                                                                                      |                                         design_static_xdma_0_0_pcie4c_ip_phy_ff_chain__parameterized7_85 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[12].phy_rxeq_preset_sel_chain                                                                                       |                                         design_static_xdma_0_0_pcie4c_ip_phy_ff_chain__parameterized1_86 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[12].phy_rxpolarity_chain                                                                                            |                                         design_static_xdma_0_0_pcie4c_ip_phy_ff_chain__parameterized1_87 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[12].phy_rxstart_block_chain                                                                                         |                                                         design_static_xdma_0_0_pcie4c_ip_phy_ff_chain_88 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[12].phy_rxstatus_chain                                                                                              |                                         design_static_xdma_0_0_pcie4c_ip_phy_ff_chain__parameterized4_89 |          0 |          0 |       0 |    0 |      3 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[12].phy_rxsync_header_chain                                                                                         |                                                         design_static_xdma_0_0_pcie4c_ip_phy_ff_chain_90 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[12].phy_rxvalid_chain                                                                                               |                                         design_static_xdma_0_0_pcie4c_ip_phy_ff_chain__parameterized1_91 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[12].phy_txcompliance_chain                                                                                          |                                         design_static_xdma_0_0_pcie4c_ip_phy_ff_chain__parameterized1_92 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[12].phy_txdata_chain                                                                                                |                                         design_static_xdma_0_0_pcie4c_ip_phy_ff_chain__parameterized0_93 |          0 |          0 |       0 |    0 |     32 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[12].phy_txdata_valid_chain                                                                                          |                                         design_static_xdma_0_0_pcie4c_ip_phy_ff_chain__parameterized1_94 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[12].phy_txdatak_chain                                                                                               |                                                         design_static_xdma_0_0_pcie4c_ip_phy_ff_chain_95 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[12].phy_txelecidle_chain                                                                                            |                                         design_static_xdma_0_0_pcie4c_ip_phy_ff_chain__parameterized2_96 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[12].phy_txeq_coeff_chain                                                                                            |                                         design_static_xdma_0_0_pcie4c_ip_phy_ff_chain__parameterized6_97 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[12].phy_txeq_ctrl_chain                                                                                             |                                                         design_static_xdma_0_0_pcie4c_ip_phy_ff_chain_98 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[12].phy_txeq_done_chain                                                                                             |                                         design_static_xdma_0_0_pcie4c_ip_phy_ff_chain__parameterized1_99 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[12].phy_txeq_new_coeff_chain                                                                                        |                                        design_static_xdma_0_0_pcie4c_ip_phy_ff_chain__parameterized7_100 |          0 |          0 |       0 |    0 |     16 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[12].phy_txeq_preset_chain                                                                                           |                                        design_static_xdma_0_0_pcie4c_ip_phy_ff_chain__parameterized5_101 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[12].phy_txsync_header_chain                                                                                         |                                                        design_static_xdma_0_0_pcie4c_ip_phy_ff_chain_102 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[13].phy_phystatus_chain                                                                                             |                                        design_static_xdma_0_0_pcie4c_ip_phy_ff_chain__parameterized3_103 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[13].phy_rxdata_chain                                                                                                |                                        design_static_xdma_0_0_pcie4c_ip_phy_ff_chain__parameterized0_104 |          0 |          0 |       0 |    0 |     32 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[13].phy_rxdata_valid_chain                                                                                          |                                        design_static_xdma_0_0_pcie4c_ip_phy_ff_chain__parameterized1_105 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[13].phy_rxdatak_chain                                                                                               |                                                        design_static_xdma_0_0_pcie4c_ip_phy_ff_chain_106 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[13].phy_rxelecidle_chain                                                                                            |                                        design_static_xdma_0_0_pcie4c_ip_phy_ff_chain__parameterized3_107 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[13].phy_rxeq_adapt_done_chain                                                                                       |                                        design_static_xdma_0_0_pcie4c_ip_phy_ff_chain__parameterized1_108 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[13].phy_rxeq_ctrl_chain                                                                                             |                                                        design_static_xdma_0_0_pcie4c_ip_phy_ff_chain_109 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[13].phy_rxeq_done_chain                                                                                             |                                        design_static_xdma_0_0_pcie4c_ip_phy_ff_chain__parameterized1_110 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[13].phy_rxeq_new_txcoeff_chain                                                                                      |                                        design_static_xdma_0_0_pcie4c_ip_phy_ff_chain__parameterized7_111 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[13].phy_rxeq_preset_sel_chain                                                                                       |                                        design_static_xdma_0_0_pcie4c_ip_phy_ff_chain__parameterized1_112 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[13].phy_rxpolarity_chain                                                                                            |                                        design_static_xdma_0_0_pcie4c_ip_phy_ff_chain__parameterized1_113 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[13].phy_rxstart_block_chain                                                                                         |                                                        design_static_xdma_0_0_pcie4c_ip_phy_ff_chain_114 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[13].phy_rxstatus_chain                                                                                              |                                        design_static_xdma_0_0_pcie4c_ip_phy_ff_chain__parameterized4_115 |          0 |          0 |       0 |    0 |      3 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[13].phy_rxsync_header_chain                                                                                         |                                                        design_static_xdma_0_0_pcie4c_ip_phy_ff_chain_116 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[13].phy_rxvalid_chain                                                                                               |                                        design_static_xdma_0_0_pcie4c_ip_phy_ff_chain__parameterized1_117 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[13].phy_txcompliance_chain                                                                                          |                                        design_static_xdma_0_0_pcie4c_ip_phy_ff_chain__parameterized1_118 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[13].phy_txdata_chain                                                                                                |                                        design_static_xdma_0_0_pcie4c_ip_phy_ff_chain__parameterized0_119 |          0 |          0 |       0 |    0 |     32 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[13].phy_txdata_valid_chain                                                                                          |                                        design_static_xdma_0_0_pcie4c_ip_phy_ff_chain__parameterized1_120 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[13].phy_txdatak_chain                                                                                               |                                                        design_static_xdma_0_0_pcie4c_ip_phy_ff_chain_121 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[13].phy_txelecidle_chain                                                                                            |                                        design_static_xdma_0_0_pcie4c_ip_phy_ff_chain__parameterized2_122 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[13].phy_txeq_coeff_chain                                                                                            |                                        design_static_xdma_0_0_pcie4c_ip_phy_ff_chain__parameterized6_123 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[13].phy_txeq_ctrl_chain                                                                                             |                                                        design_static_xdma_0_0_pcie4c_ip_phy_ff_chain_124 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[13].phy_txeq_done_chain                                                                                             |                                        design_static_xdma_0_0_pcie4c_ip_phy_ff_chain__parameterized1_125 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[13].phy_txeq_new_coeff_chain                                                                                        |                                        design_static_xdma_0_0_pcie4c_ip_phy_ff_chain__parameterized7_126 |          0 |          0 |       0 |    0 |     16 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[13].phy_txeq_preset_chain                                                                                           |                                        design_static_xdma_0_0_pcie4c_ip_phy_ff_chain__parameterized5_127 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[13].phy_txsync_header_chain                                                                                         |                                                        design_static_xdma_0_0_pcie4c_ip_phy_ff_chain_128 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[14].phy_phystatus_chain                                                                                             |                                        design_static_xdma_0_0_pcie4c_ip_phy_ff_chain__parameterized3_129 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[14].phy_rxdata_chain                                                                                                |                                        design_static_xdma_0_0_pcie4c_ip_phy_ff_chain__parameterized0_130 |          0 |          0 |       0 |    0 |     32 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[14].phy_rxdata_valid_chain                                                                                          |                                        design_static_xdma_0_0_pcie4c_ip_phy_ff_chain__parameterized1_131 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[14].phy_rxdatak_chain                                                                                               |                                                        design_static_xdma_0_0_pcie4c_ip_phy_ff_chain_132 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[14].phy_rxelecidle_chain                                                                                            |                                        design_static_xdma_0_0_pcie4c_ip_phy_ff_chain__parameterized3_133 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[14].phy_rxeq_adapt_done_chain                                                                                       |                                        design_static_xdma_0_0_pcie4c_ip_phy_ff_chain__parameterized1_134 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[14].phy_rxeq_ctrl_chain                                                                                             |                                                        design_static_xdma_0_0_pcie4c_ip_phy_ff_chain_135 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[14].phy_rxeq_done_chain                                                                                             |                                        design_static_xdma_0_0_pcie4c_ip_phy_ff_chain__parameterized1_136 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[14].phy_rxeq_new_txcoeff_chain                                                                                      |                                        design_static_xdma_0_0_pcie4c_ip_phy_ff_chain__parameterized7_137 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[14].phy_rxeq_preset_sel_chain                                                                                       |                                        design_static_xdma_0_0_pcie4c_ip_phy_ff_chain__parameterized1_138 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[14].phy_rxpolarity_chain                                                                                            |                                        design_static_xdma_0_0_pcie4c_ip_phy_ff_chain__parameterized1_139 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[14].phy_rxstart_block_chain                                                                                         |                                                        design_static_xdma_0_0_pcie4c_ip_phy_ff_chain_140 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[14].phy_rxstatus_chain                                                                                              |                                        design_static_xdma_0_0_pcie4c_ip_phy_ff_chain__parameterized4_141 |          0 |          0 |       0 |    0 |      3 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[14].phy_rxsync_header_chain                                                                                         |                                                        design_static_xdma_0_0_pcie4c_ip_phy_ff_chain_142 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[14].phy_rxvalid_chain                                                                                               |                                        design_static_xdma_0_0_pcie4c_ip_phy_ff_chain__parameterized1_143 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[14].phy_txcompliance_chain                                                                                          |                                        design_static_xdma_0_0_pcie4c_ip_phy_ff_chain__parameterized1_144 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[14].phy_txdata_chain                                                                                                |                                        design_static_xdma_0_0_pcie4c_ip_phy_ff_chain__parameterized0_145 |          0 |          0 |       0 |    0 |     32 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[14].phy_txdata_valid_chain                                                                                          |                                        design_static_xdma_0_0_pcie4c_ip_phy_ff_chain__parameterized1_146 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[14].phy_txdatak_chain                                                                                               |                                                        design_static_xdma_0_0_pcie4c_ip_phy_ff_chain_147 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[14].phy_txelecidle_chain                                                                                            |                                        design_static_xdma_0_0_pcie4c_ip_phy_ff_chain__parameterized2_148 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[14].phy_txeq_coeff_chain                                                                                            |                                        design_static_xdma_0_0_pcie4c_ip_phy_ff_chain__parameterized6_149 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[14].phy_txeq_ctrl_chain                                                                                             |                                                        design_static_xdma_0_0_pcie4c_ip_phy_ff_chain_150 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[14].phy_txeq_done_chain                                                                                             |                                        design_static_xdma_0_0_pcie4c_ip_phy_ff_chain__parameterized1_151 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[14].phy_txeq_new_coeff_chain                                                                                        |                                        design_static_xdma_0_0_pcie4c_ip_phy_ff_chain__parameterized7_152 |          0 |          0 |       0 |    0 |     16 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[14].phy_txeq_preset_chain                                                                                           |                                        design_static_xdma_0_0_pcie4c_ip_phy_ff_chain__parameterized5_153 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[14].phy_txsync_header_chain                                                                                         |                                                        design_static_xdma_0_0_pcie4c_ip_phy_ff_chain_154 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[15].phy_phystatus_chain                                                                                             |                                        design_static_xdma_0_0_pcie4c_ip_phy_ff_chain__parameterized3_155 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[15].phy_rxdata_chain                                                                                                |                                        design_static_xdma_0_0_pcie4c_ip_phy_ff_chain__parameterized0_156 |          0 |          0 |       0 |    0 |     32 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[15].phy_rxdata_valid_chain                                                                                          |                                        design_static_xdma_0_0_pcie4c_ip_phy_ff_chain__parameterized1_157 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[15].phy_rxdatak_chain                                                                                               |                                                        design_static_xdma_0_0_pcie4c_ip_phy_ff_chain_158 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[15].phy_rxelecidle_chain                                                                                            |                                        design_static_xdma_0_0_pcie4c_ip_phy_ff_chain__parameterized3_159 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[15].phy_rxeq_adapt_done_chain                                                                                       |                                        design_static_xdma_0_0_pcie4c_ip_phy_ff_chain__parameterized1_160 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[15].phy_rxeq_ctrl_chain                                                                                             |                                                        design_static_xdma_0_0_pcie4c_ip_phy_ff_chain_161 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[15].phy_rxeq_done_chain                                                                                             |                                        design_static_xdma_0_0_pcie4c_ip_phy_ff_chain__parameterized1_162 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[15].phy_rxeq_new_txcoeff_chain                                                                                      |                                        design_static_xdma_0_0_pcie4c_ip_phy_ff_chain__parameterized7_163 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[15].phy_rxeq_preset_sel_chain                                                                                       |                                        design_static_xdma_0_0_pcie4c_ip_phy_ff_chain__parameterized1_164 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[15].phy_rxpolarity_chain                                                                                            |                                        design_static_xdma_0_0_pcie4c_ip_phy_ff_chain__parameterized1_166 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[15].phy_rxstart_block_chain                                                                                         |                                                        design_static_xdma_0_0_pcie4c_ip_phy_ff_chain_167 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[15].phy_rxstatus_chain                                                                                              |                                        design_static_xdma_0_0_pcie4c_ip_phy_ff_chain__parameterized4_168 |          0 |          0 |       0 |    0 |      3 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[15].phy_rxsync_header_chain                                                                                         |                                                        design_static_xdma_0_0_pcie4c_ip_phy_ff_chain_169 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[15].phy_rxvalid_chain                                                                                               |                                        design_static_xdma_0_0_pcie4c_ip_phy_ff_chain__parameterized1_170 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[15].phy_txcompliance_chain                                                                                          |                                        design_static_xdma_0_0_pcie4c_ip_phy_ff_chain__parameterized1_171 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[15].phy_txdata_chain                                                                                                |                                        design_static_xdma_0_0_pcie4c_ip_phy_ff_chain__parameterized0_172 |          0 |          0 |       0 |    0 |     32 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[15].phy_txdata_valid_chain                                                                                          |                                        design_static_xdma_0_0_pcie4c_ip_phy_ff_chain__parameterized1_173 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[15].phy_txdatak_chain                                                                                               |                                                        design_static_xdma_0_0_pcie4c_ip_phy_ff_chain_174 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[15].phy_txelecidle_chain                                                                                            |                                        design_static_xdma_0_0_pcie4c_ip_phy_ff_chain__parameterized2_175 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[15].phy_txeq_coeff_chain                                                                                            |                                        design_static_xdma_0_0_pcie4c_ip_phy_ff_chain__parameterized6_176 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[15].phy_txeq_ctrl_chain                                                                                             |                                                        design_static_xdma_0_0_pcie4c_ip_phy_ff_chain_177 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[15].phy_txeq_done_chain                                                                                             |                                        design_static_xdma_0_0_pcie4c_ip_phy_ff_chain__parameterized1_178 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[15].phy_txeq_new_coeff_chain                                                                                        |                                        design_static_xdma_0_0_pcie4c_ip_phy_ff_chain__parameterized7_179 |          0 |          0 |       0 |    0 |     16 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[15].phy_txeq_preset_chain                                                                                           |                                        design_static_xdma_0_0_pcie4c_ip_phy_ff_chain__parameterized5_180 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[15].phy_txstart_block_chain                                                                                         |                                        design_static_xdma_0_0_pcie4c_ip_phy_ff_chain__parameterized1_181 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[15].phy_txsync_header_chain                                                                                         |                                                        design_static_xdma_0_0_pcie4c_ip_phy_ff_chain_182 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[1].phy_phystatus_chain                                                                                              |                                        design_static_xdma_0_0_pcie4c_ip_phy_ff_chain__parameterized3_183 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[1].phy_rxdata_chain                                                                                                 |                                        design_static_xdma_0_0_pcie4c_ip_phy_ff_chain__parameterized0_184 |          0 |          0 |       0 |    0 |     32 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[1].phy_rxdata_valid_chain                                                                                           |                                        design_static_xdma_0_0_pcie4c_ip_phy_ff_chain__parameterized1_185 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[1].phy_rxdatak_chain                                                                                                |                                                        design_static_xdma_0_0_pcie4c_ip_phy_ff_chain_186 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[1].phy_rxelecidle_chain                                                                                             |                                        design_static_xdma_0_0_pcie4c_ip_phy_ff_chain__parameterized3_187 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[1].phy_rxeq_adapt_done_chain                                                                                        |                                        design_static_xdma_0_0_pcie4c_ip_phy_ff_chain__parameterized1_188 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[1].phy_rxeq_ctrl_chain                                                                                              |                                                        design_static_xdma_0_0_pcie4c_ip_phy_ff_chain_189 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[1].phy_rxeq_done_chain                                                                                              |                                        design_static_xdma_0_0_pcie4c_ip_phy_ff_chain__parameterized1_190 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[1].phy_rxeq_new_txcoeff_chain                                                                                       |                                        design_static_xdma_0_0_pcie4c_ip_phy_ff_chain__parameterized7_191 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[1].phy_rxeq_preset_sel_chain                                                                                        |                                        design_static_xdma_0_0_pcie4c_ip_phy_ff_chain__parameterized1_192 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[1].phy_rxpolarity_chain                                                                                             |                                        design_static_xdma_0_0_pcie4c_ip_phy_ff_chain__parameterized1_193 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[1].phy_rxstart_block_chain                                                                                          |                                                        design_static_xdma_0_0_pcie4c_ip_phy_ff_chain_194 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[1].phy_rxstatus_chain                                                                                               |                                        design_static_xdma_0_0_pcie4c_ip_phy_ff_chain__parameterized4_195 |          0 |          0 |       0 |    0 |      3 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[1].phy_rxsync_header_chain                                                                                          |                                                        design_static_xdma_0_0_pcie4c_ip_phy_ff_chain_196 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[1].phy_rxvalid_chain                                                                                                |                                        design_static_xdma_0_0_pcie4c_ip_phy_ff_chain__parameterized1_197 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[1].phy_txcompliance_chain                                                                                           |                                        design_static_xdma_0_0_pcie4c_ip_phy_ff_chain__parameterized1_198 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[1].phy_txdata_chain                                                                                                 |                                        design_static_xdma_0_0_pcie4c_ip_phy_ff_chain__parameterized0_199 |          0 |          0 |       0 |    0 |     32 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[1].phy_txdata_valid_chain                                                                                           |                                        design_static_xdma_0_0_pcie4c_ip_phy_ff_chain__parameterized1_200 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[1].phy_txdatak_chain                                                                                                |                                                        design_static_xdma_0_0_pcie4c_ip_phy_ff_chain_201 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[1].phy_txelecidle_chain                                                                                             |                                        design_static_xdma_0_0_pcie4c_ip_phy_ff_chain__parameterized2_202 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[1].phy_txeq_coeff_chain                                                                                             |                                        design_static_xdma_0_0_pcie4c_ip_phy_ff_chain__parameterized6_203 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[1].phy_txeq_ctrl_chain                                                                                              |                                                        design_static_xdma_0_0_pcie4c_ip_phy_ff_chain_204 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[1].phy_txeq_done_chain                                                                                              |                                        design_static_xdma_0_0_pcie4c_ip_phy_ff_chain__parameterized1_205 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[1].phy_txeq_new_coeff_chain                                                                                         |                                        design_static_xdma_0_0_pcie4c_ip_phy_ff_chain__parameterized7_206 |          0 |          0 |       0 |    0 |     16 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[1].phy_txeq_preset_chain                                                                                            |                                        design_static_xdma_0_0_pcie4c_ip_phy_ff_chain__parameterized5_207 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[1].phy_txstart_block_chain                                                                                          |                                        design_static_xdma_0_0_pcie4c_ip_phy_ff_chain__parameterized1_208 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[1].phy_txsync_header_chain                                                                                          |                                                        design_static_xdma_0_0_pcie4c_ip_phy_ff_chain_209 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[2].phy_phystatus_chain                                                                                              |                                        design_static_xdma_0_0_pcie4c_ip_phy_ff_chain__parameterized3_210 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[2].phy_rxdata_chain                                                                                                 |                                        design_static_xdma_0_0_pcie4c_ip_phy_ff_chain__parameterized0_211 |          0 |          0 |       0 |    0 |     32 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[2].phy_rxdata_valid_chain                                                                                           |                                        design_static_xdma_0_0_pcie4c_ip_phy_ff_chain__parameterized1_212 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[2].phy_rxdatak_chain                                                                                                |                                                        design_static_xdma_0_0_pcie4c_ip_phy_ff_chain_213 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[2].phy_rxelecidle_chain                                                                                             |                                        design_static_xdma_0_0_pcie4c_ip_phy_ff_chain__parameterized3_214 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[2].phy_rxeq_adapt_done_chain                                                                                        |                                        design_static_xdma_0_0_pcie4c_ip_phy_ff_chain__parameterized1_215 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[2].phy_rxeq_ctrl_chain                                                                                              |                                                        design_static_xdma_0_0_pcie4c_ip_phy_ff_chain_216 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[2].phy_rxeq_done_chain                                                                                              |                                        design_static_xdma_0_0_pcie4c_ip_phy_ff_chain__parameterized1_217 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[2].phy_rxeq_new_txcoeff_chain                                                                                       |                                        design_static_xdma_0_0_pcie4c_ip_phy_ff_chain__parameterized7_218 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[2].phy_rxeq_preset_sel_chain                                                                                        |                                        design_static_xdma_0_0_pcie4c_ip_phy_ff_chain__parameterized1_219 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[2].phy_rxpolarity_chain                                                                                             |                                        design_static_xdma_0_0_pcie4c_ip_phy_ff_chain__parameterized1_220 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[2].phy_rxstart_block_chain                                                                                          |                                                        design_static_xdma_0_0_pcie4c_ip_phy_ff_chain_221 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[2].phy_rxstatus_chain                                                                                               |                                        design_static_xdma_0_0_pcie4c_ip_phy_ff_chain__parameterized4_222 |          0 |          0 |       0 |    0 |      3 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[2].phy_rxsync_header_chain                                                                                          |                                                        design_static_xdma_0_0_pcie4c_ip_phy_ff_chain_223 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[2].phy_rxvalid_chain                                                                                                |                                        design_static_xdma_0_0_pcie4c_ip_phy_ff_chain__parameterized1_224 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[2].phy_txcompliance_chain                                                                                           |                                        design_static_xdma_0_0_pcie4c_ip_phy_ff_chain__parameterized1_225 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[2].phy_txdata_chain                                                                                                 |                                        design_static_xdma_0_0_pcie4c_ip_phy_ff_chain__parameterized0_226 |          0 |          0 |       0 |    0 |     32 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[2].phy_txdata_valid_chain                                                                                           |                                        design_static_xdma_0_0_pcie4c_ip_phy_ff_chain__parameterized1_227 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[2].phy_txdatak_chain                                                                                                |                                                        design_static_xdma_0_0_pcie4c_ip_phy_ff_chain_228 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[2].phy_txelecidle_chain                                                                                             |                                        design_static_xdma_0_0_pcie4c_ip_phy_ff_chain__parameterized2_229 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[2].phy_txeq_coeff_chain                                                                                             |                                        design_static_xdma_0_0_pcie4c_ip_phy_ff_chain__parameterized6_230 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[2].phy_txeq_ctrl_chain                                                                                              |                                                        design_static_xdma_0_0_pcie4c_ip_phy_ff_chain_231 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[2].phy_txeq_done_chain                                                                                              |                                        design_static_xdma_0_0_pcie4c_ip_phy_ff_chain__parameterized1_232 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[2].phy_txeq_new_coeff_chain                                                                                         |                                        design_static_xdma_0_0_pcie4c_ip_phy_ff_chain__parameterized7_233 |          0 |          0 |       0 |    0 |     16 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[2].phy_txeq_preset_chain                                                                                            |                                        design_static_xdma_0_0_pcie4c_ip_phy_ff_chain__parameterized5_234 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[2].phy_txstart_block_chain                                                                                          |                                        design_static_xdma_0_0_pcie4c_ip_phy_ff_chain__parameterized1_235 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[2].phy_txsync_header_chain                                                                                          |                                                        design_static_xdma_0_0_pcie4c_ip_phy_ff_chain_236 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[3].phy_phystatus_chain                                                                                              |                                        design_static_xdma_0_0_pcie4c_ip_phy_ff_chain__parameterized3_237 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[3].phy_rxdata_chain                                                                                                 |                                        design_static_xdma_0_0_pcie4c_ip_phy_ff_chain__parameterized0_238 |          0 |          0 |       0 |    0 |     32 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[3].phy_rxdata_valid_chain                                                                                           |                                        design_static_xdma_0_0_pcie4c_ip_phy_ff_chain__parameterized1_239 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[3].phy_rxdatak_chain                                                                                                |                                                        design_static_xdma_0_0_pcie4c_ip_phy_ff_chain_240 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[3].phy_rxelecidle_chain                                                                                             |                                        design_static_xdma_0_0_pcie4c_ip_phy_ff_chain__parameterized3_241 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[3].phy_rxeq_adapt_done_chain                                                                                        |                                        design_static_xdma_0_0_pcie4c_ip_phy_ff_chain__parameterized1_242 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[3].phy_rxeq_ctrl_chain                                                                                              |                                                        design_static_xdma_0_0_pcie4c_ip_phy_ff_chain_243 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[3].phy_rxeq_done_chain                                                                                              |                                        design_static_xdma_0_0_pcie4c_ip_phy_ff_chain__parameterized1_244 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[3].phy_rxeq_new_txcoeff_chain                                                                                       |                                        design_static_xdma_0_0_pcie4c_ip_phy_ff_chain__parameterized7_245 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[3].phy_rxeq_preset_sel_chain                                                                                        |                                        design_static_xdma_0_0_pcie4c_ip_phy_ff_chain__parameterized1_246 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[3].phy_rxpolarity_chain                                                                                             |                                        design_static_xdma_0_0_pcie4c_ip_phy_ff_chain__parameterized1_247 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[3].phy_rxstart_block_chain                                                                                          |                                                        design_static_xdma_0_0_pcie4c_ip_phy_ff_chain_248 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[3].phy_rxstatus_chain                                                                                               |                                        design_static_xdma_0_0_pcie4c_ip_phy_ff_chain__parameterized4_249 |          0 |          0 |       0 |    0 |      3 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[3].phy_rxsync_header_chain                                                                                          |                                                        design_static_xdma_0_0_pcie4c_ip_phy_ff_chain_250 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[3].phy_rxvalid_chain                                                                                                |                                        design_static_xdma_0_0_pcie4c_ip_phy_ff_chain__parameterized1_251 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[3].phy_txcompliance_chain                                                                                           |                                        design_static_xdma_0_0_pcie4c_ip_phy_ff_chain__parameterized1_252 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[3].phy_txdata_chain                                                                                                 |                                        design_static_xdma_0_0_pcie4c_ip_phy_ff_chain__parameterized0_253 |          0 |          0 |       0 |    0 |     32 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[3].phy_txdata_valid_chain                                                                                           |                                        design_static_xdma_0_0_pcie4c_ip_phy_ff_chain__parameterized1_254 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[3].phy_txdatak_chain                                                                                                |                                                        design_static_xdma_0_0_pcie4c_ip_phy_ff_chain_255 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[3].phy_txelecidle_chain                                                                                             |                                        design_static_xdma_0_0_pcie4c_ip_phy_ff_chain__parameterized2_256 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[3].phy_txeq_coeff_chain                                                                                             |                                        design_static_xdma_0_0_pcie4c_ip_phy_ff_chain__parameterized6_257 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[3].phy_txeq_ctrl_chain                                                                                              |                                                        design_static_xdma_0_0_pcie4c_ip_phy_ff_chain_258 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[3].phy_txeq_done_chain                                                                                              |                                        design_static_xdma_0_0_pcie4c_ip_phy_ff_chain__parameterized1_259 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[3].phy_txeq_new_coeff_chain                                                                                         |                                        design_static_xdma_0_0_pcie4c_ip_phy_ff_chain__parameterized7_260 |          0 |          0 |       0 |    0 |     16 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[3].phy_txeq_preset_chain                                                                                            |                                        design_static_xdma_0_0_pcie4c_ip_phy_ff_chain__parameterized5_261 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[3].phy_txstart_block_chain                                                                                          |                                        design_static_xdma_0_0_pcie4c_ip_phy_ff_chain__parameterized1_262 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[3].phy_txsync_header_chain                                                                                          |                                                        design_static_xdma_0_0_pcie4c_ip_phy_ff_chain_263 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[4].phy_phystatus_chain                                                                                              |                                        design_static_xdma_0_0_pcie4c_ip_phy_ff_chain__parameterized3_264 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[4].phy_rxdata_chain                                                                                                 |                                        design_static_xdma_0_0_pcie4c_ip_phy_ff_chain__parameterized0_265 |          0 |          0 |       0 |    0 |     32 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[4].phy_rxdata_valid_chain                                                                                           |                                        design_static_xdma_0_0_pcie4c_ip_phy_ff_chain__parameterized1_266 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[4].phy_rxdatak_chain                                                                                                |                                                        design_static_xdma_0_0_pcie4c_ip_phy_ff_chain_267 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[4].phy_rxelecidle_chain                                                                                             |                                        design_static_xdma_0_0_pcie4c_ip_phy_ff_chain__parameterized3_268 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[4].phy_rxeq_adapt_done_chain                                                                                        |                                        design_static_xdma_0_0_pcie4c_ip_phy_ff_chain__parameterized1_269 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[4].phy_rxeq_ctrl_chain                                                                                              |                                                        design_static_xdma_0_0_pcie4c_ip_phy_ff_chain_270 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[4].phy_rxeq_done_chain                                                                                              |                                        design_static_xdma_0_0_pcie4c_ip_phy_ff_chain__parameterized1_271 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[4].phy_rxeq_new_txcoeff_chain                                                                                       |                                        design_static_xdma_0_0_pcie4c_ip_phy_ff_chain__parameterized7_272 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[4].phy_rxeq_preset_sel_chain                                                                                        |                                        design_static_xdma_0_0_pcie4c_ip_phy_ff_chain__parameterized1_273 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[4].phy_rxpolarity_chain                                                                                             |                                        design_static_xdma_0_0_pcie4c_ip_phy_ff_chain__parameterized1_274 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[4].phy_rxstart_block_chain                                                                                          |                                                        design_static_xdma_0_0_pcie4c_ip_phy_ff_chain_275 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[4].phy_rxstatus_chain                                                                                               |                                        design_static_xdma_0_0_pcie4c_ip_phy_ff_chain__parameterized4_276 |          0 |          0 |       0 |    0 |      3 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[4].phy_rxsync_header_chain                                                                                          |                                                        design_static_xdma_0_0_pcie4c_ip_phy_ff_chain_277 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[4].phy_rxvalid_chain                                                                                                |                                        design_static_xdma_0_0_pcie4c_ip_phy_ff_chain__parameterized1_278 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[4].phy_txcompliance_chain                                                                                           |                                        design_static_xdma_0_0_pcie4c_ip_phy_ff_chain__parameterized1_279 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[4].phy_txdata_chain                                                                                                 |                                        design_static_xdma_0_0_pcie4c_ip_phy_ff_chain__parameterized0_280 |          0 |          0 |       0 |    0 |     32 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[4].phy_txdata_valid_chain                                                                                           |                                        design_static_xdma_0_0_pcie4c_ip_phy_ff_chain__parameterized1_281 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[4].phy_txdatak_chain                                                                                                |                                                        design_static_xdma_0_0_pcie4c_ip_phy_ff_chain_282 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[4].phy_txelecidle_chain                                                                                             |                                        design_static_xdma_0_0_pcie4c_ip_phy_ff_chain__parameterized2_283 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[4].phy_txeq_coeff_chain                                                                                             |                                        design_static_xdma_0_0_pcie4c_ip_phy_ff_chain__parameterized6_284 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[4].phy_txeq_ctrl_chain                                                                                              |                                                        design_static_xdma_0_0_pcie4c_ip_phy_ff_chain_285 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[4].phy_txeq_done_chain                                                                                              |                                        design_static_xdma_0_0_pcie4c_ip_phy_ff_chain__parameterized1_286 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[4].phy_txeq_new_coeff_chain                                                                                         |                                        design_static_xdma_0_0_pcie4c_ip_phy_ff_chain__parameterized7_287 |          0 |          0 |       0 |    0 |     16 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[4].phy_txeq_preset_chain                                                                                            |                                        design_static_xdma_0_0_pcie4c_ip_phy_ff_chain__parameterized5_288 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[4].phy_txstart_block_chain                                                                                          |                                        design_static_xdma_0_0_pcie4c_ip_phy_ff_chain__parameterized1_289 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[4].phy_txsync_header_chain                                                                                          |                                                        design_static_xdma_0_0_pcie4c_ip_phy_ff_chain_290 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[5].phy_phystatus_chain                                                                                              |                                        design_static_xdma_0_0_pcie4c_ip_phy_ff_chain__parameterized3_291 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[5].phy_rxdata_chain                                                                                                 |                                        design_static_xdma_0_0_pcie4c_ip_phy_ff_chain__parameterized0_292 |          0 |          0 |       0 |    0 |     32 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[5].phy_rxdata_valid_chain                                                                                           |                                        design_static_xdma_0_0_pcie4c_ip_phy_ff_chain__parameterized1_293 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[5].phy_rxdatak_chain                                                                                                |                                                        design_static_xdma_0_0_pcie4c_ip_phy_ff_chain_294 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[5].phy_rxelecidle_chain                                                                                             |                                        design_static_xdma_0_0_pcie4c_ip_phy_ff_chain__parameterized3_295 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[5].phy_rxeq_adapt_done_chain                                                                                        |                                        design_static_xdma_0_0_pcie4c_ip_phy_ff_chain__parameterized1_296 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[5].phy_rxeq_ctrl_chain                                                                                              |                                                        design_static_xdma_0_0_pcie4c_ip_phy_ff_chain_297 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[5].phy_rxeq_done_chain                                                                                              |                                        design_static_xdma_0_0_pcie4c_ip_phy_ff_chain__parameterized1_298 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[5].phy_rxeq_new_txcoeff_chain                                                                                       |                                        design_static_xdma_0_0_pcie4c_ip_phy_ff_chain__parameterized7_299 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[5].phy_rxeq_preset_sel_chain                                                                                        |                                        design_static_xdma_0_0_pcie4c_ip_phy_ff_chain__parameterized1_300 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[5].phy_rxpolarity_chain                                                                                             |                                        design_static_xdma_0_0_pcie4c_ip_phy_ff_chain__parameterized1_301 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[5].phy_rxstart_block_chain                                                                                          |                                                        design_static_xdma_0_0_pcie4c_ip_phy_ff_chain_302 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[5].phy_rxstatus_chain                                                                                               |                                        design_static_xdma_0_0_pcie4c_ip_phy_ff_chain__parameterized4_303 |          0 |          0 |       0 |    0 |      3 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[5].phy_rxsync_header_chain                                                                                          |                                                        design_static_xdma_0_0_pcie4c_ip_phy_ff_chain_304 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[5].phy_rxvalid_chain                                                                                                |                                        design_static_xdma_0_0_pcie4c_ip_phy_ff_chain__parameterized1_305 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[5].phy_txcompliance_chain                                                                                           |                                        design_static_xdma_0_0_pcie4c_ip_phy_ff_chain__parameterized1_306 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[5].phy_txdata_chain                                                                                                 |                                        design_static_xdma_0_0_pcie4c_ip_phy_ff_chain__parameterized0_307 |          0 |          0 |       0 |    0 |     32 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[5].phy_txdata_valid_chain                                                                                           |                                        design_static_xdma_0_0_pcie4c_ip_phy_ff_chain__parameterized1_308 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[5].phy_txdatak_chain                                                                                                |                                                        design_static_xdma_0_0_pcie4c_ip_phy_ff_chain_309 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[5].phy_txelecidle_chain                                                                                             |                                        design_static_xdma_0_0_pcie4c_ip_phy_ff_chain__parameterized2_310 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[5].phy_txeq_coeff_chain                                                                                             |                                        design_static_xdma_0_0_pcie4c_ip_phy_ff_chain__parameterized6_311 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[5].phy_txeq_ctrl_chain                                                                                              |                                                        design_static_xdma_0_0_pcie4c_ip_phy_ff_chain_312 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[5].phy_txeq_done_chain                                                                                              |                                        design_static_xdma_0_0_pcie4c_ip_phy_ff_chain__parameterized1_313 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[5].phy_txeq_new_coeff_chain                                                                                         |                                        design_static_xdma_0_0_pcie4c_ip_phy_ff_chain__parameterized7_314 |          0 |          0 |       0 |    0 |     16 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[5].phy_txeq_preset_chain                                                                                            |                                        design_static_xdma_0_0_pcie4c_ip_phy_ff_chain__parameterized5_315 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[5].phy_txstart_block_chain                                                                                          |                                        design_static_xdma_0_0_pcie4c_ip_phy_ff_chain__parameterized1_316 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[5].phy_txsync_header_chain                                                                                          |                                                        design_static_xdma_0_0_pcie4c_ip_phy_ff_chain_317 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[6].phy_phystatus_chain                                                                                              |                                        design_static_xdma_0_0_pcie4c_ip_phy_ff_chain__parameterized3_318 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[6].phy_rxdata_chain                                                                                                 |                                        design_static_xdma_0_0_pcie4c_ip_phy_ff_chain__parameterized0_319 |          0 |          0 |       0 |    0 |     32 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[6].phy_rxdata_valid_chain                                                                                           |                                        design_static_xdma_0_0_pcie4c_ip_phy_ff_chain__parameterized1_320 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[6].phy_rxdatak_chain                                                                                                |                                                        design_static_xdma_0_0_pcie4c_ip_phy_ff_chain_321 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[6].phy_rxelecidle_chain                                                                                             |                                        design_static_xdma_0_0_pcie4c_ip_phy_ff_chain__parameterized3_322 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[6].phy_rxeq_adapt_done_chain                                                                                        |                                        design_static_xdma_0_0_pcie4c_ip_phy_ff_chain__parameterized1_323 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[6].phy_rxeq_ctrl_chain                                                                                              |                                                        design_static_xdma_0_0_pcie4c_ip_phy_ff_chain_324 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[6].phy_rxeq_done_chain                                                                                              |                                        design_static_xdma_0_0_pcie4c_ip_phy_ff_chain__parameterized1_325 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[6].phy_rxeq_new_txcoeff_chain                                                                                       |                                        design_static_xdma_0_0_pcie4c_ip_phy_ff_chain__parameterized7_326 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[6].phy_rxeq_preset_sel_chain                                                                                        |                                        design_static_xdma_0_0_pcie4c_ip_phy_ff_chain__parameterized1_327 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[6].phy_rxpolarity_chain                                                                                             |                                        design_static_xdma_0_0_pcie4c_ip_phy_ff_chain__parameterized1_328 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[6].phy_rxstart_block_chain                                                                                          |                                                        design_static_xdma_0_0_pcie4c_ip_phy_ff_chain_329 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[6].phy_rxstatus_chain                                                                                               |                                        design_static_xdma_0_0_pcie4c_ip_phy_ff_chain__parameterized4_330 |          0 |          0 |       0 |    0 |      3 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[6].phy_rxsync_header_chain                                                                                          |                                                        design_static_xdma_0_0_pcie4c_ip_phy_ff_chain_331 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[6].phy_rxvalid_chain                                                                                                |                                        design_static_xdma_0_0_pcie4c_ip_phy_ff_chain__parameterized1_332 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[6].phy_txcompliance_chain                                                                                           |                                        design_static_xdma_0_0_pcie4c_ip_phy_ff_chain__parameterized1_333 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[6].phy_txdata_chain                                                                                                 |                                        design_static_xdma_0_0_pcie4c_ip_phy_ff_chain__parameterized0_334 |          0 |          0 |       0 |    0 |     32 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[6].phy_txdata_valid_chain                                                                                           |                                        design_static_xdma_0_0_pcie4c_ip_phy_ff_chain__parameterized1_335 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[6].phy_txdatak_chain                                                                                                |                                                        design_static_xdma_0_0_pcie4c_ip_phy_ff_chain_336 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[6].phy_txelecidle_chain                                                                                             |                                        design_static_xdma_0_0_pcie4c_ip_phy_ff_chain__parameterized2_337 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[6].phy_txeq_coeff_chain                                                                                             |                                        design_static_xdma_0_0_pcie4c_ip_phy_ff_chain__parameterized6_338 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[6].phy_txeq_ctrl_chain                                                                                              |                                                        design_static_xdma_0_0_pcie4c_ip_phy_ff_chain_339 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[6].phy_txeq_done_chain                                                                                              |                                        design_static_xdma_0_0_pcie4c_ip_phy_ff_chain__parameterized1_340 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[6].phy_txeq_new_coeff_chain                                                                                         |                                        design_static_xdma_0_0_pcie4c_ip_phy_ff_chain__parameterized7_341 |          0 |          0 |       0 |    0 |     16 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[6].phy_txeq_preset_chain                                                                                            |                                        design_static_xdma_0_0_pcie4c_ip_phy_ff_chain__parameterized5_342 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[6].phy_txstart_block_chain                                                                                          |                                        design_static_xdma_0_0_pcie4c_ip_phy_ff_chain__parameterized1_343 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[6].phy_txsync_header_chain                                                                                          |                                                        design_static_xdma_0_0_pcie4c_ip_phy_ff_chain_344 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[7].phy_phystatus_chain                                                                                              |                                        design_static_xdma_0_0_pcie4c_ip_phy_ff_chain__parameterized3_345 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[7].phy_rxdata_chain                                                                                                 |                                        design_static_xdma_0_0_pcie4c_ip_phy_ff_chain__parameterized0_346 |          0 |          0 |       0 |    0 |     32 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[7].phy_rxdata_valid_chain                                                                                           |                                        design_static_xdma_0_0_pcie4c_ip_phy_ff_chain__parameterized1_347 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[7].phy_rxdatak_chain                                                                                                |                                                        design_static_xdma_0_0_pcie4c_ip_phy_ff_chain_348 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[7].phy_rxelecidle_chain                                                                                             |                                        design_static_xdma_0_0_pcie4c_ip_phy_ff_chain__parameterized3_349 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[7].phy_rxeq_adapt_done_chain                                                                                        |                                        design_static_xdma_0_0_pcie4c_ip_phy_ff_chain__parameterized1_350 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[7].phy_rxeq_ctrl_chain                                                                                              |                                                        design_static_xdma_0_0_pcie4c_ip_phy_ff_chain_351 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[7].phy_rxeq_done_chain                                                                                              |                                        design_static_xdma_0_0_pcie4c_ip_phy_ff_chain__parameterized1_352 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[7].phy_rxeq_new_txcoeff_chain                                                                                       |                                        design_static_xdma_0_0_pcie4c_ip_phy_ff_chain__parameterized7_353 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[7].phy_rxeq_preset_sel_chain                                                                                        |                                        design_static_xdma_0_0_pcie4c_ip_phy_ff_chain__parameterized1_354 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[7].phy_rxpolarity_chain                                                                                             |                                        design_static_xdma_0_0_pcie4c_ip_phy_ff_chain__parameterized1_355 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[7].phy_rxstart_block_chain                                                                                          |                                                        design_static_xdma_0_0_pcie4c_ip_phy_ff_chain_356 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[7].phy_rxstatus_chain                                                                                               |                                        design_static_xdma_0_0_pcie4c_ip_phy_ff_chain__parameterized4_357 |          0 |          0 |       0 |    0 |      3 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[7].phy_rxsync_header_chain                                                                                          |                                                        design_static_xdma_0_0_pcie4c_ip_phy_ff_chain_358 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[7].phy_rxvalid_chain                                                                                                |                                        design_static_xdma_0_0_pcie4c_ip_phy_ff_chain__parameterized1_359 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[7].phy_txcompliance_chain                                                                                           |                                        design_static_xdma_0_0_pcie4c_ip_phy_ff_chain__parameterized1_360 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[7].phy_txdata_chain                                                                                                 |                                        design_static_xdma_0_0_pcie4c_ip_phy_ff_chain__parameterized0_361 |          0 |          0 |       0 |    0 |     32 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[7].phy_txdata_valid_chain                                                                                           |                                        design_static_xdma_0_0_pcie4c_ip_phy_ff_chain__parameterized1_362 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[7].phy_txdatak_chain                                                                                                |                                                        design_static_xdma_0_0_pcie4c_ip_phy_ff_chain_363 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[7].phy_txelecidle_chain                                                                                             |                                        design_static_xdma_0_0_pcie4c_ip_phy_ff_chain__parameterized2_364 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[7].phy_txeq_coeff_chain                                                                                             |                                        design_static_xdma_0_0_pcie4c_ip_phy_ff_chain__parameterized6_365 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[7].phy_txeq_ctrl_chain                                                                                              |                                                        design_static_xdma_0_0_pcie4c_ip_phy_ff_chain_366 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[7].phy_txeq_done_chain                                                                                              |                                        design_static_xdma_0_0_pcie4c_ip_phy_ff_chain__parameterized1_367 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[7].phy_txeq_new_coeff_chain                                                                                         |                                        design_static_xdma_0_0_pcie4c_ip_phy_ff_chain__parameterized7_368 |          0 |          0 |       0 |    0 |     16 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[7].phy_txeq_preset_chain                                                                                            |                                        design_static_xdma_0_0_pcie4c_ip_phy_ff_chain__parameterized5_369 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[7].phy_txstart_block_chain                                                                                          |                                        design_static_xdma_0_0_pcie4c_ip_phy_ff_chain__parameterized1_370 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[7].phy_txsync_header_chain                                                                                          |                                                        design_static_xdma_0_0_pcie4c_ip_phy_ff_chain_371 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[8].phy_phystatus_chain                                                                                              |                                        design_static_xdma_0_0_pcie4c_ip_phy_ff_chain__parameterized3_372 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[8].phy_rxdata_chain                                                                                                 |                                        design_static_xdma_0_0_pcie4c_ip_phy_ff_chain__parameterized0_373 |          0 |          0 |       0 |    0 |     32 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[8].phy_rxdata_valid_chain                                                                                           |                                        design_static_xdma_0_0_pcie4c_ip_phy_ff_chain__parameterized1_374 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[8].phy_rxdatak_chain                                                                                                |                                                        design_static_xdma_0_0_pcie4c_ip_phy_ff_chain_375 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[8].phy_rxelecidle_chain                                                                                             |                                        design_static_xdma_0_0_pcie4c_ip_phy_ff_chain__parameterized3_376 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[8].phy_rxeq_adapt_done_chain                                                                                        |                                        design_static_xdma_0_0_pcie4c_ip_phy_ff_chain__parameterized1_377 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[8].phy_rxeq_ctrl_chain                                                                                              |                                                        design_static_xdma_0_0_pcie4c_ip_phy_ff_chain_378 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[8].phy_rxeq_done_chain                                                                                              |                                        design_static_xdma_0_0_pcie4c_ip_phy_ff_chain__parameterized1_379 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[8].phy_rxeq_new_txcoeff_chain                                                                                       |                                        design_static_xdma_0_0_pcie4c_ip_phy_ff_chain__parameterized7_380 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[8].phy_rxeq_preset_sel_chain                                                                                        |                                        design_static_xdma_0_0_pcie4c_ip_phy_ff_chain__parameterized1_381 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[8].phy_rxpolarity_chain                                                                                             |                                        design_static_xdma_0_0_pcie4c_ip_phy_ff_chain__parameterized1_382 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[8].phy_rxstart_block_chain                                                                                          |                                                        design_static_xdma_0_0_pcie4c_ip_phy_ff_chain_383 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[8].phy_rxstatus_chain                                                                                               |                                        design_static_xdma_0_0_pcie4c_ip_phy_ff_chain__parameterized4_384 |          0 |          0 |       0 |    0 |      3 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[8].phy_rxsync_header_chain                                                                                          |                                                        design_static_xdma_0_0_pcie4c_ip_phy_ff_chain_385 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[8].phy_rxvalid_chain                                                                                                |                                        design_static_xdma_0_0_pcie4c_ip_phy_ff_chain__parameterized1_386 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[8].phy_txcompliance_chain                                                                                           |                                        design_static_xdma_0_0_pcie4c_ip_phy_ff_chain__parameterized1_387 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[8].phy_txdata_chain                                                                                                 |                                        design_static_xdma_0_0_pcie4c_ip_phy_ff_chain__parameterized0_388 |          0 |          0 |       0 |    0 |     32 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[8].phy_txdata_valid_chain                                                                                           |                                        design_static_xdma_0_0_pcie4c_ip_phy_ff_chain__parameterized1_389 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[8].phy_txdatak_chain                                                                                                |                                                        design_static_xdma_0_0_pcie4c_ip_phy_ff_chain_390 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[8].phy_txelecidle_chain                                                                                             |                                        design_static_xdma_0_0_pcie4c_ip_phy_ff_chain__parameterized2_391 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[8].phy_txeq_coeff_chain                                                                                             |                                        design_static_xdma_0_0_pcie4c_ip_phy_ff_chain__parameterized6_392 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[8].phy_txeq_ctrl_chain                                                                                              |                                                        design_static_xdma_0_0_pcie4c_ip_phy_ff_chain_393 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[8].phy_txeq_done_chain                                                                                              |                                        design_static_xdma_0_0_pcie4c_ip_phy_ff_chain__parameterized1_394 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[8].phy_txeq_new_coeff_chain                                                                                         |                                        design_static_xdma_0_0_pcie4c_ip_phy_ff_chain__parameterized7_395 |          0 |          0 |       0 |    0 |     16 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[8].phy_txeq_preset_chain                                                                                            |                                        design_static_xdma_0_0_pcie4c_ip_phy_ff_chain__parameterized5_396 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[8].phy_txstart_block_chain                                                                                          |                                        design_static_xdma_0_0_pcie4c_ip_phy_ff_chain__parameterized1_397 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[8].phy_txsync_header_chain                                                                                          |                                                        design_static_xdma_0_0_pcie4c_ip_phy_ff_chain_398 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[9].phy_phystatus_chain                                                                                              |                                        design_static_xdma_0_0_pcie4c_ip_phy_ff_chain__parameterized3_399 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[9].phy_rxdata_chain                                                                                                 |                                        design_static_xdma_0_0_pcie4c_ip_phy_ff_chain__parameterized0_400 |          0 |          0 |       0 |    0 |     32 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[9].phy_rxdata_valid_chain                                                                                           |                                        design_static_xdma_0_0_pcie4c_ip_phy_ff_chain__parameterized1_401 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[9].phy_rxdatak_chain                                                                                                |                                                        design_static_xdma_0_0_pcie4c_ip_phy_ff_chain_402 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[9].phy_rxelecidle_chain                                                                                             |                                        design_static_xdma_0_0_pcie4c_ip_phy_ff_chain__parameterized3_403 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[9].phy_rxeq_adapt_done_chain                                                                                        |                                        design_static_xdma_0_0_pcie4c_ip_phy_ff_chain__parameterized1_404 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[9].phy_rxeq_ctrl_chain                                                                                              |                                                        design_static_xdma_0_0_pcie4c_ip_phy_ff_chain_405 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[9].phy_rxeq_done_chain                                                                                              |                                        design_static_xdma_0_0_pcie4c_ip_phy_ff_chain__parameterized1_406 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[9].phy_rxeq_new_txcoeff_chain                                                                                       |                                        design_static_xdma_0_0_pcie4c_ip_phy_ff_chain__parameterized7_407 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[9].phy_rxeq_preset_sel_chain                                                                                        |                                        design_static_xdma_0_0_pcie4c_ip_phy_ff_chain__parameterized1_408 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[9].phy_rxpolarity_chain                                                                                             |                                        design_static_xdma_0_0_pcie4c_ip_phy_ff_chain__parameterized1_409 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[9].phy_rxstart_block_chain                                                                                          |                                                        design_static_xdma_0_0_pcie4c_ip_phy_ff_chain_410 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[9].phy_rxstatus_chain                                                                                               |                                        design_static_xdma_0_0_pcie4c_ip_phy_ff_chain__parameterized4_411 |          0 |          0 |       0 |    0 |      3 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[9].phy_rxsync_header_chain                                                                                          |                                                        design_static_xdma_0_0_pcie4c_ip_phy_ff_chain_412 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[9].phy_rxvalid_chain                                                                                                |                                        design_static_xdma_0_0_pcie4c_ip_phy_ff_chain__parameterized1_413 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[9].phy_txcompliance_chain                                                                                           |                                        design_static_xdma_0_0_pcie4c_ip_phy_ff_chain__parameterized1_414 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[9].phy_txdata_chain                                                                                                 |                                        design_static_xdma_0_0_pcie4c_ip_phy_ff_chain__parameterized0_415 |          0 |          0 |       0 |    0 |     32 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[9].phy_txdata_valid_chain                                                                                           |                                        design_static_xdma_0_0_pcie4c_ip_phy_ff_chain__parameterized1_416 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[9].phy_txdatak_chain                                                                                                |                                                        design_static_xdma_0_0_pcie4c_ip_phy_ff_chain_417 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[9].phy_txelecidle_chain                                                                                             |                                        design_static_xdma_0_0_pcie4c_ip_phy_ff_chain__parameterized2_418 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[9].phy_txeq_coeff_chain                                                                                             |                                        design_static_xdma_0_0_pcie4c_ip_phy_ff_chain__parameterized6_419 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[9].phy_txeq_ctrl_chain                                                                                              |                                                        design_static_xdma_0_0_pcie4c_ip_phy_ff_chain_420 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[9].phy_txeq_done_chain                                                                                              |                                        design_static_xdma_0_0_pcie4c_ip_phy_ff_chain__parameterized1_421 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[9].phy_txeq_new_coeff_chain                                                                                         |                                        design_static_xdma_0_0_pcie4c_ip_phy_ff_chain__parameterized7_422 |          0 |          0 |       0 |    0 |     16 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[9].phy_txeq_preset_chain                                                                                            |                                        design_static_xdma_0_0_pcie4c_ip_phy_ff_chain__parameterized5_423 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[9].phy_txstart_block_chain                                                                                          |                                        design_static_xdma_0_0_pcie4c_ip_phy_ff_chain__parameterized1_424 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[9].phy_txsync_header_chain                                                                                          |                                                        design_static_xdma_0_0_pcie4c_ip_phy_ff_chain_425 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|                 phy_powerdown_chain                                                                                                                   |                                            design_static_xdma_0_0_pcie4c_ip_phy_ff_chain__parameterized8 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|                 phy_rate_chain                                                                                                                        |                                                        design_static_xdma_0_0_pcie4c_ip_phy_ff_chain_426 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|                 phy_txdeemph_chain                                                                                                                    |                                        design_static_xdma_0_0_pcie4c_ip_phy_ff_chain__parameterized2_427 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                 phy_txdetectrx_chain                                                                                                                  |                                        design_static_xdma_0_0_pcie4c_ip_phy_ff_chain__parameterized1_428 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                 phy_txeq_fs_chain                                                                                                                     |                                        design_static_xdma_0_0_pcie4c_ip_phy_ff_chain__parameterized6_429 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|                 phy_txeq_lf_chain                                                                                                                     |                                        design_static_xdma_0_0_pcie4c_ip_phy_ff_chain__parameterized6_430 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|                 phy_txmargin_chain                                                                                                                    |                                        design_static_xdma_0_0_pcie4c_ip_phy_ff_chain__parameterized4_431 |          0 |          0 |       0 |    0 |      3 |      0 |      0 |    0 |          0 |
|                 phy_txswing_chain                                                                                                                     |                                        design_static_xdma_0_0_pcie4c_ip_phy_ff_chain__parameterized1_432 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|               phy_rate_chain_cp                                                                                                                       |                                                            design_static_xdma_0_0_pcie4c_ip_phy_ff_chain |          0 |          0 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|             design_static_xdma_0_0_pcie4c_ip_pcie_4_0_pipe_inst                                                                                       |                                                                    design_static_xdma_0_0_pcie4c_ip_pipe |       5248 |       4176 |       0 | 1072 |  13290 |     22 |      0 |    0 |          0 |
|               (design_static_xdma_0_0_pcie4c_ip_pcie_4_0_pipe_inst)                                                                                   |                                                                    design_static_xdma_0_0_pcie4c_ip_pipe |        135 |        135 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|               pcie4_0_512b_intfc_mod                                                                                                                  |                                                              design_static_xdma_0_0_pcie4c_ip_512b_intfc |       4957 |       3885 |       0 | 1072 |  11433 |      0 |      0 |    0 |          0 |
|                 pcie_4_0_512b_intfc_int_mod                                                                                                           |                                                          design_static_xdma_0_0_pcie4c_ip_512b_intfc_int |       4957 |       3885 |       0 | 1072 |  11433 |      0 |      0 |    0 |          0 |
|                   (pcie_4_0_512b_intfc_int_mod)                                                                                                       |                                                          design_static_xdma_0_0_pcie4c_ip_512b_intfc_int |          4 |          4 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                   pcie_4_0_512b_cc_intfc_mod                                                                                                          |                                                           design_static_xdma_0_0_pcie4c_ip_512b_cc_intfc |        624 |        471 |       0 |  153 |   1808 |      0 |      0 |    0 |          0 |
|                     (pcie_4_0_512b_cc_intfc_mod)                                                                                                      |                                                           design_static_xdma_0_0_pcie4c_ip_512b_cc_intfc |          2 |          2 |       0 |    0 |    603 |      0 |      0 |    0 |          0 |
|                     pcie_4_0_512b_async_fifo_blk                                                                                                      |                                                         design_static_xdma_0_0_pcie4c_ip_512b_async_fifo |        463 |        310 |       0 |  153 |    309 |      0 |      0 |    0 |          0 |
|                     pcie_4_0_512b_cc_output_mux_blk                                                                                                   |                                                      design_static_xdma_0_0_pcie4c_ip_512b_cc_output_mux |        159 |        159 |       0 |    0 |    896 |      0 |      0 |    0 |          0 |
|                   pcie_4_0_512b_cq_intfc_mod                                                                                                          |                                                           design_static_xdma_0_0_pcie4c_ip_512b_cq_intfc |       1697 |       1266 |       0 |  431 |   3532 |      0 |      0 |    0 |          0 |
|                     (pcie_4_0_512b_cq_intfc_mod)                                                                                                      |                                                           design_static_xdma_0_0_pcie4c_ip_512b_cq_intfc |          5 |          5 |       0 |    0 |   1915 |      0 |      0 |    0 |          0 |
|                     pcie_4_0_512b_cq_output_mux_blk                                                                                                   |                                                      design_static_xdma_0_0_pcie4c_ip_512b_cq_output_mux |        436 |        436 |       0 |    0 |   1606 |      0 |      0 |    0 |          0 |
|                     pcie_4_0_512b_sync_fifo_blk                                                                                                       |                                                          design_static_xdma_0_0_pcie4c_ip_512b_sync_fifo |       1257 |        826 |       0 |  431 |     11 |      0 |      0 |    0 |          0 |
|                   pcie_4_0_512b_rc_intfc_mod                                                                                                          |                                                           design_static_xdma_0_0_pcie4c_ip_512b_rc_intfc |       2017 |       1671 |       0 |  346 |   4399 |      0 |      0 |    0 |          0 |
|                     (pcie_4_0_512b_rc_intfc_mod)                                                                                                      |                                                           design_static_xdma_0_0_pcie4c_ip_512b_rc_intfc |          5 |          5 |       0 |    0 |   2351 |      0 |      0 |    0 |          0 |
|                     pcie_4_0_512b_rc_output_mux_blk                                                                                                   |                                                      design_static_xdma_0_0_pcie4c_ip_512b_rc_output_mux |        663 |        663 |       0 |    0 |   2037 |      0 |      0 |    0 |          0 |
|                     pcie_4_0_512b_sync_fifo_blk                                                                                                       |                                          design_static_xdma_0_0_pcie4c_ip_512b_sync_fifo__parameterized0 |       1349 |       1003 |       0 |  346 |     11 |      0 |      0 |    0 |          0 |
|                   pcie_4_0_512b_rq_intfc_mod                                                                                                          |                                                           design_static_xdma_0_0_pcie4c_ip_512b_rq_intfc |        616 |        474 |       0 |  142 |   1694 |      0 |      0 |    0 |          0 |
|                     (pcie_4_0_512b_rq_intfc_mod)                                                                                                      |                                                           design_static_xdma_0_0_pcie4c_ip_512b_rq_intfc |         35 |         35 |       0 |    0 |    565 |      0 |      0 |    0 |          0 |
|                     pcie_4_0_512b_async_fifo_blk                                                                                                      |                                         design_static_xdma_0_0_pcie4c_ip_512b_async_fifo__parameterized0 |        433 |        291 |       0 |  142 |    290 |      0 |      0 |    0 |          0 |
|                     pcie_4_0_512b_rq_output_mux_blk                                                                                                   |                                                      design_static_xdma_0_0_pcie4c_ip_512b_rq_output_mux |        148 |        148 |       0 |    0 |    839 |      0 |      0 |    0 |          0 |
|               pcie_4_0_bram_inst                                                                                                                      |                                                                    design_static_xdma_0_0_pcie4c_ip_bram |        144 |        144 |       0 |    0 |   1807 |     22 |      0 |    0 |          0 |
|                 RAM32K.bram_comp_inst                                                                                                                 |                                                                design_static_xdma_0_0_pcie4c_ip_bram_32k |        144 |        144 |       0 |    0 |    648 |     12 |      0 |    0 |          0 |
|                   (RAM32K.bram_comp_inst)                                                                                                             |                                                                design_static_xdma_0_0_pcie4c_ip_bram_32k |        144 |        144 |       0 |    0 |    648 |      0 |      0 |    0 |          0 |
|                   bram_16k_0_int                                                                                                                      |                                                          design_static_xdma_0_0_pcie4c_ip_bram_16k_int_0 |          0 |          0 |       0 |    0 |      0 |      6 |      0 |    0 |          0 |
|                   bram_16k_1_int                                                                                                                      |                                                          design_static_xdma_0_0_pcie4c_ip_bram_16k_int_1 |          0 |          0 |       0 |    0 |      0 |      6 |      0 |    0 |          0 |
|                 bram_post_inst                                                                                                                        |                                                                design_static_xdma_0_0_pcie4c_ip_bram_16k |          0 |          0 |       0 |    0 |    628 |      6 |      0 |    0 |          0 |
|                   (bram_post_inst)                                                                                                                    |                                                                design_static_xdma_0_0_pcie4c_ip_bram_16k |          0 |          0 |       0 |    0 |    628 |      0 |      0 |    0 |          0 |
|                   bram_16k_int                                                                                                                        |                                                            design_static_xdma_0_0_pcie4c_ip_bram_16k_int |          0 |          0 |       0 |    0 |      0 |      6 |      0 |    0 |          0 |
|                 bram_repl_inst                                                                                                                        |                                                                design_static_xdma_0_0_pcie4c_ip_bram_rep |          0 |          0 |       0 |    0 |    531 |      4 |      0 |    0 |          0 |
|                   (bram_repl_inst)                                                                                                                    |                                                                design_static_xdma_0_0_pcie4c_ip_bram_rep |          0 |          0 |       0 |    0 |    531 |      0 |      0 |    0 |          0 |
|                   bram_rep_int_0                                                                                                                      |                                                            design_static_xdma_0_0_pcie4c_ip_bram_rep_int |          0 |          0 |       0 |    0 |      0 |      4 |      0 |    0 |          0 |
|               pcie_4_0_init_ctrl_inst                                                                                                                 |                                                               design_static_xdma_0_0_pcie4c_ip_init_ctrl |         12 |         12 |       0 |    0 |     50 |      0 |      0 |    0 |          0 |
|             sys_or_hot_rst_pclk_inst                                                                                                                  |                                              design_static_xdma_0_0_xpm_cdc_async_rst__parameterized0__1 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|             sys_or_hot_rst_uclk_inst                                                                                                                  |                                              design_static_xdma_0_0_xpm_cdc_async_rst__parameterized0__2 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|             sys_reset_in_async_rst_inst                                                                                                               |                                                              design_static_xdma_0_0_xpm_cdc_async_rst__1 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|             user_lnk_up_cdc                                                                                                                           |                                                                 design_static_xdma_0_0_xpm_cdc_async_rst |          0 |          0 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|             user_reset_cdc                                                                                                                            |                                                 design_static_xdma_0_0_xpm_cdc_async_rst__parameterized0 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|         ram_top                                                                                                                                       |                                                         design_static_xdma_0_0_xdma_v4_1_17_udma_ram_top |          8 |          8 |       0 |    0 |      1 |     48 |      0 |    0 |          0 |
|           MASTER_READ_BRAM                                                                                                                            |                                  design_static_xdma_0_0_xdma_v4_1_17_dma_xpm_sdpram_wrap__parameterized1 |          0 |          0 |       0 |    0 |      0 |      8 |      0 |    0 |          0 |
|             xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst                                                                                     |                                                 design_static_xdma_0_0_xpm_memory_sdpram__parameterized1 |          0 |          0 |       0 |    0 |      0 |      8 |      0 |    0 |          0 |
|               xpm_memory_base_inst                                                                                                                    |                                                   design_static_xdma_0_0_xpm_memory_base__parameterized1 |          0 |          0 |       0 |    0 |      0 |      8 |      0 |    0 |          0 |
|           gen_c2h_bram.C2H_DAT0_FIFO                                                                                                                  |                                       design_static_xdma_0_0_xdma_v4_1_17_dma_xpm_sdpram_wrap__xdcDup__5 |          4 |          4 |       0 |    0 |      0 |      8 |      0 |    0 |          0 |
|             xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst                                                                                     |                                                             design_static_xdma_0_0_xpm_memory_sdpram__14 |          2 |          2 |       0 |    0 |      0 |      4 |      0 |    0 |          0 |
|               xpm_memory_base_inst                                                                                                                    |                                                               design_static_xdma_0_0_xpm_memory_base__14 |          2 |          2 |       0 |    0 |      0 |      4 |      0 |    0 |          0 |
|             xpm_memory_sdpram_inst_loop[1].xpm_memory_sdpram_inst                                                                                     |                                                             design_static_xdma_0_0_xpm_memory_sdpram__15 |          2 |          2 |       0 |    0 |      0 |      4 |      0 |    0 |          0 |
|               xpm_memory_base_inst                                                                                                                    |                                                               design_static_xdma_0_0_xpm_memory_base__15 |          2 |          2 |       0 |    0 |      0 |      4 |      0 |    0 |          0 |
|           gen_c2h_bram.C2H_DAT1_FIFO                                                                                                                  |                                       design_static_xdma_0_0_xdma_v4_1_17_dma_xpm_sdpram_wrap__xdcDup__6 |          3 |          3 |       0 |    0 |      0 |      8 |      0 |    0 |          0 |
|             xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst                                                                                     |                                                             design_static_xdma_0_0_xpm_memory_sdpram__12 |          2 |          2 |       0 |    0 |      0 |      4 |      0 |    0 |          0 |
|               xpm_memory_base_inst                                                                                                                    |                                                               design_static_xdma_0_0_xpm_memory_base__12 |          2 |          2 |       0 |    0 |      0 |      4 |      0 |    0 |          0 |
|             xpm_memory_sdpram_inst_loop[1].xpm_memory_sdpram_inst                                                                                     |                                                             design_static_xdma_0_0_xpm_memory_sdpram__13 |          2 |          2 |       0 |    0 |      0 |      4 |      0 |    0 |          0 |
|               xpm_memory_base_inst                                                                                                                    |                                                               design_static_xdma_0_0_xpm_memory_base__13 |          2 |          2 |       0 |    0 |      0 |      4 |      0 |    0 |          0 |
|           gen_h2c_bram.H2C_DAT0_FIFO                                                                                                                  |                                       design_static_xdma_0_0_xdma_v4_1_17_dma_xpm_sdpram_wrap__xdcDup__1 |          1 |          1 |       0 |    0 |      1 |      8 |      0 |    0 |          0 |
|             (gen_h2c_bram.H2C_DAT0_FIFO)                                                                                                              |                                       design_static_xdma_0_0_xdma_v4_1_17_dma_xpm_sdpram_wrap__xdcDup__1 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|             xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst                                                                                     |                                                             design_static_xdma_0_0_xpm_memory_sdpram__22 |          0 |          0 |       0 |    0 |      0 |      4 |      0 |    0 |          0 |
|               xpm_memory_base_inst                                                                                                                    |                                                               design_static_xdma_0_0_xpm_memory_base__22 |          0 |          0 |       0 |    0 |      0 |      4 |      0 |    0 |          0 |
|             xpm_memory_sdpram_inst_loop[1].xpm_memory_sdpram_inst                                                                                     |                                                                 design_static_xdma_0_0_xpm_memory_sdpram |          0 |          0 |       0 |    0 |      0 |      4 |      0 |    0 |          0 |
|               xpm_memory_base_inst                                                                                                                    |                                                                   design_static_xdma_0_0_xpm_memory_base |          0 |          0 |       0 |    0 |      0 |      4 |      0 |    0 |          0 |
|           gen_h2c_bram.H2C_DAT1_FIFO                                                                                                                  |                                       design_static_xdma_0_0_xdma_v4_1_17_dma_xpm_sdpram_wrap__xdcDup__2 |          0 |          0 |       0 |    0 |      0 |      8 |      0 |    0 |          0 |
|             xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst                                                                                     |                                                             design_static_xdma_0_0_xpm_memory_sdpram__20 |          0 |          0 |       0 |    0 |      0 |      4 |      0 |    0 |          0 |
|               xpm_memory_base_inst                                                                                                                    |                                                               design_static_xdma_0_0_xpm_memory_base__20 |          0 |          0 |       0 |    0 |      0 |      4 |      0 |    0 |          0 |
|             xpm_memory_sdpram_inst_loop[1].xpm_memory_sdpram_inst                                                                                     |                                                             design_static_xdma_0_0_xpm_memory_sdpram__21 |          0 |          0 |       0 |    0 |      0 |      4 |      0 |    0 |          0 |
|               xpm_memory_base_inst                                                                                                                    |                                                               design_static_xdma_0_0_xpm_memory_base__21 |          0 |          0 |       0 |    0 |      0 |      4 |      0 |    0 |          0 |
|           mas_bridge_ram_write_512.MASTER_WRITE_FIFO                                                                                                  |                                  design_static_xdma_0_0_xdma_v4_1_17_dma_xpm_sdpram_wrap__parameterized0 |          0 |          0 |       0 |    0 |      0 |      8 |      0 |    0 |          0 |
|             xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst                                                                                     |                                                 design_static_xdma_0_0_xpm_memory_sdpram__parameterized0 |          0 |          0 |       0 |    0 |      0 |      8 |      0 |    0 |          0 |
|               xpm_memory_base_inst                                                                                                                    |                                                   design_static_xdma_0_0_xpm_memory_base__parameterized0 |          0 |          0 |       0 |    0 |      0 |      8 |      0 |    0 |          0 |
|         udma_wrapper                                                                                                                                  |                                                         design_static_xdma_0_0_xdma_v4_1_17_udma_wrapper |      49020 |      46018 |    2950 |   52 |  32953 |     10 |      0 |    0 |          0 |
|           (udma_wrapper)                                                                                                                              |                                                         design_static_xdma_0_0_xdma_v4_1_17_udma_wrapper |          0 |          0 |       0 |    0 |     33 |      0 |      0 |    0 |          0 |
|           dma_top                                                                                                                                     |                                                             design_static_xdma_0_0_xdma_v4_1_17_udma_top |      49020 |      46018 |    2950 |   52 |  32920 |     10 |      0 |    0 |          0 |
|             (dma_top)                                                                                                                                 |                                                             design_static_xdma_0_0_xdma_v4_1_17_udma_top |          5 |          5 |       0 |    0 |     63 |      0 |      0 |    0 |          0 |
|             axi4mm_bridge_top_inst                                                                                                                    |                                                    design_static_xdma_0_0_xdma_v4_1_17_axi4mm_bridge_top |       4613 |       4447 |     166 |    0 |   4394 |      0 |      0 |    0 |          0 |
|               axi4mm_axi_mm_master_top_inst                                                                                                           |                                        design_static_xdma_0_0_xdma_v4_1_17_axi4mm_axi_mm_master_top_br_v |       4548 |       4382 |     166 |    0 |   4340 |      0 |      0 |    0 |          0 |
|                 (axi4mm_axi_mm_master_top_inst)                                                                                                       |                                        design_static_xdma_0_0_xdma_v4_1_17_axi4mm_axi_mm_master_top_br_v |          3 |          3 |       0 |    0 |     20 |      0 |      0 |    0 |          0 |
|                 axi4mm_axi_mm_master_rd                                                                                                               |                                                design_static_xdma_0_0_xdma_v4_1_17_axi_mm_master_rd_br_v |        958 |        906 |      52 |    0 |   1213 |      0 |      0 |    0 |          0 |
|                 axi4mm_axi_mm_master_wr_inst                                                                                                          |                                                design_static_xdma_0_0_xdma_v4_1_17_axi_mm_master_wr_br_v |        640 |        572 |      68 |    0 |    334 |      0 |      0 |    0 |          0 |
|                 axi4mm_axi_str_masterbr_rdtlp_inst                                                                                                    |                                          design_static_xdma_0_0_xdma_v4_1_17_axi_str_masterbr_rdtlp_br_v |       1883 |       1837 |      46 |    0 |   1356 |      0 |      0 |    0 |          0 |
|                 axi4mm_axi_str_masterbridge_wrrd_inst                                                                                                 |                                           design_static_xdma_0_0_xdma_v4_1_17_axi_str_masterbr_wrrd_br_v |       1065 |       1065 |       0 |    0 |   1417 |      0 |      0 |    0 |          0 |
|               axi4mm_axi_mm_master_top_soft_dma_inst                                                                                                  |                                        design_static_xdma_0_0_xdma_v4_1_17_axi4mm_axi_mm_master_top_soft |         65 |         65 |       0 |    0 |     54 |      0 |      0 |    0 |          0 |
|             base                                                                                                                                      |                                                             design_static_xdma_0_0_xdma_v4_1_17_dma_base |        942 |        846 |      96 |    0 |   1523 |      1 |      0 |    0 |          0 |
|               CFG_INST                                                                                                                                |                                                              design_static_xdma_0_0_xdma_v4_1_17_vul_cfg |         96 |         96 |       0 |    0 |    368 |      0 |      0 |    0 |          0 |
|               IRQ_INST                                                                                                                                |                                                              design_static_xdma_0_0_xdma_v4_1_17_vul_irq |        650 |        650 |       0 |    0 |    939 |      1 |      0 |    0 |          0 |
|                 (IRQ_INST)                                                                                                                            |                                                              design_static_xdma_0_0_xdma_v4_1_17_vul_irq |        258 |        258 |       0 |    0 |    348 |      0 |      0 |    0 |          0 |
|                 arbirq                                                                                                                                |                                             design_static_xdma_0_0_xdma_v4_1_17_arbblock__parameterized2 |         30 |         30 |       0 |    0 |     20 |      0 |      0 |    0 |          0 |
|                   genarb[0].inst                                                                                                                      |                                            design_static_xdma_0_0_xdma_v4_1_17_arbentity__parameterized8 |         10 |         10 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                   genarb[1].inst                                                                                                                      |                                            design_static_xdma_0_0_xdma_v4_1_17_arbentity__parameterized9 |          5 |          5 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                   genarb[2].inst                                                                                                                      |                                           design_static_xdma_0_0_xdma_v4_1_17_arbentity__parameterized10 |          5 |          5 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                   genarb[3].inst                                                                                                                      |                                           design_static_xdma_0_0_xdma_v4_1_17_arbentity__parameterized11 |          6 |          6 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                   genarb[4].inst                                                                                                                      |                                           design_static_xdma_0_0_xdma_v4_1_17_arbentity__parameterized12 |          5 |          5 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                 msix_internal_xdma.msix_ctl                                                                                                           |                                           design_static_xdma_0_0_xdma_v4_1_17_pcie_userapp_tgt_intr_ctrl |        152 |        152 |       0 |    0 |    298 |      0 |      0 |    0 |          0 |
|                 msix_internal_xdma.pf0_msix_table                                                                                                     |                                                            design_static_xdma_0_0_xdma_v4_1_17_udma_msix |        214 |        214 |       0 |    0 |    269 |      1 |      0 |    0 |          0 |
|                 usr_irq_xpm_cdc                                                                                                                       |                                                                    design_static_xdma_0_0_xpm_cdc_single |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|               TAR_BRDG                                                                                                                                |                                                              design_static_xdma_0_0_xdma_v4_1_17_vul_tar |         43 |         43 |       0 |    0 |    134 |      0 |      0 |    0 |          0 |
|               cq_axilt_slv                                                                                                                            |                                                        design_static_xdma_0_0_xdma_v4_1_17_dma_axilt_slv |         94 |         46 |      48 |    0 |     63 |      0 |      0 |    0 |          0 |
|                 (cq_axilt_slv)                                                                                                                        |                                                        design_static_xdma_0_0_xdma_v4_1_17_dma_axilt_slv |          7 |          7 |       0 |    0 |     43 |      0 |      0 |    0 |          0 |
|                 DAT_FIFO                                                                                                                              |                                     design_static_xdma_0_0_xdma_v4_1_17_GenericFIFO__parameterized6_1741 |         50 |         26 |      24 |    0 |      8 |      0 |      0 |    0 |          0 |
|                 REQ_FIFO                                                                                                                              |                                     design_static_xdma_0_0_xdma_v4_1_17_GenericFIFO__parameterized5_1742 |         37 |         13 |      24 |    0 |     12 |      0 |      0 |    0 |          0 |
|               usr_axilt_slv                                                                                                                           |                                                   design_static_xdma_0_0_xdma_v4_1_17_dma_axilt_slv_1740 |         60 |         12 |      48 |    0 |     19 |      0 |      0 |    0 |          0 |
|                 (usr_axilt_slv)                                                                                                                       |                                                   design_static_xdma_0_0_xdma_v4_1_17_dma_axilt_slv_1740 |          0 |          0 |       0 |    0 |      3 |      0 |      0 |    0 |          0 |
|                 DAT_FIFO                                                                                                                              |                                          design_static_xdma_0_0_xdma_v4_1_17_GenericFIFO__parameterized6 |         29 |          5 |      24 |    0 |      8 |      0 |      0 |    0 |          0 |
|                 REQ_FIFO                                                                                                                              |                                          design_static_xdma_0_0_xdma_v4_1_17_GenericFIFO__parameterized5 |         31 |          7 |      24 |    0 |      8 |      0 |      0 |    0 |          0 |
|             dma_enable.axist.dma_axist                                                                                                                |                                                            design_static_xdma_0_0_xdma_v4_1_17_dma_axist |      10554 |       9916 |     624 |   14 |   5083 |      0 |      0 |    0 |          0 |
|               (dma_enable.axist.dma_axist)                                                                                                            |                                                            design_static_xdma_0_0_xdma_v4_1_17_dma_axist |          9 |          9 |       0 |    0 |      3 |      0 |      0 |    0 |          0 |
|               axist_c2h[0].dma_axist_slv                                                                                                              |                                                        design_static_xdma_0_0_xdma_v4_1_17_dma_axist_slv |        189 |        189 |       0 |    0 |    673 |      0 |      0 |    0 |          0 |
|               axist_c2h[1].dma_axist_slv                                                                                                              |                                                   design_static_xdma_0_0_xdma_v4_1_17_dma_axist_slv_1736 |        256 |        256 |       0 |    0 |    679 |      0 |      0 |    0 |          0 |
|               axist_h2c[0].dma_axist_mst                                                                                                              |                                                        design_static_xdma_0_0_xdma_v4_1_17_dma_axist_mst |       5057 |       4738 |     312 |    7 |   1864 |      0 |      0 |    0 |          0 |
|                 (axist_h2c[0].dma_axist_mst)                                                                                                          |                                                        design_static_xdma_0_0_xdma_v4_1_17_dma_axist_mst |       3963 |       3956 |       0 |    7 |   1833 |      0 |      0 |    0 |          0 |
|                 WPL_FIFO                                                                                                                              |                                     design_static_xdma_0_0_xdma_v4_1_17_GenericFIFO__parameterized0_1738 |        858 |        562 |     296 |    0 |     20 |      0 |      0 |    0 |          0 |
|                 WRQ_FIFO                                                                                                                              |                                                     design_static_xdma_0_0_xdma_v4_1_17_GenericFIFO_1739 |        240 |        224 |      16 |    0 |     11 |      0 |      0 |    0 |          0 |
|               axist_h2c[1].dma_axist_mst                                                                                                              |                                                   design_static_xdma_0_0_xdma_v4_1_17_dma_axist_mst_1737 |       5045 |       4726 |     312 |    7 |   1864 |      0 |      0 |    0 |          0 |
|                 (axist_h2c[1].dma_axist_mst)                                                                                                          |                                                   design_static_xdma_0_0_xdma_v4_1_17_dma_axist_mst_1737 |       3953 |       3946 |       0 |    7 |   1833 |      0 |      0 |    0 |          0 |
|                 WPL_FIFO                                                                                                                              |                                          design_static_xdma_0_0_xdma_v4_1_17_GenericFIFO__parameterized0 |        856 |        560 |     296 |    0 |     20 |      0 |      0 |    0 |          0 |
|                 WRQ_FIFO                                                                                                                              |                                                          design_static_xdma_0_0_xdma_v4_1_17_GenericFIFO |        240 |        224 |      16 |    0 |     11 |      0 |      0 |    0 |          0 |
|             dma_enable.vul_dma                                                                                                                        |                                                              design_static_xdma_0_0_xdma_v4_1_17_vul_top |       8339 |       7297 |    1004 |   38 |  11017 |      0 |      0 |    0 |          0 |
|               (dma_enable.vul_dma)                                                                                                                    |                                                              design_static_xdma_0_0_xdma_v4_1_17_vul_top |          0 |          0 |       0 |    0 |     30 |      0 |      0 |    0 |          0 |
|               RD                                                                                                                                      |                                             design_static_xdma_0_0_xdma_v4_1_17_vul_rdwr__parameterized0 |       3230 |       2866 |     364 |    0 |   4293 |      0 |      0 |    0 |          0 |
|                 (RD)                                                                                                                                  |                                             design_static_xdma_0_0_xdma_v4_1_17_vul_rdwr__parameterized0 |        380 |        380 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                 gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST                                                                                               |                                         design_static_xdma_0_0_xdma_v4_1_17_vul_rdwr_eng__parameterized1 |       1386 |       1204 |     182 |    0 |   1564 |      0 |      0 |    0 |          0 |
|                   (gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST)                                                                                           |                                         design_static_xdma_0_0_xdma_v4_1_17_vul_rdwr_eng__parameterized1 |        999 |        969 |      30 |    0 |   1302 |      0 |      0 |    0 |          0 |
|                   DSC_FIFO                                                                                                                            |                                 design_static_xdma_0_0_xdma_v4_1_17_GenericFIFOHead__parameterized1_1733 |        154 |         90 |      64 |    0 |    117 |      0 |      0 |    0 |          0 |
|                   RRQ_FIFO                                                                                                                            |                                 design_static_xdma_0_0_xdma_v4_1_17_GenericFIFOHead__parameterized0_1734 |        130 |         66 |      64 |    0 |    106 |      0 |      0 |    0 |          0 |
|                   WRQ_FIFO                                                                                                                            |                                 design_static_xdma_0_0_xdma_v4_1_17_GenericFIFOHead__parameterized2_1735 |        104 |         80 |      24 |    0 |     39 |      0 |      0 |    0 |          0 |
|                 gen_rdwr_loop[1].gen_rdwr_eng.RDWR_INST                                                                                               |                                         design_static_xdma_0_0_xdma_v4_1_17_vul_rdwr_eng__parameterized2 |       1478 |       1296 |     182 |    0 |   2729 |      0 |      0 |    0 |          0 |
|                   (gen_rdwr_loop[1].gen_rdwr_eng.RDWR_INST)                                                                                           |                                         design_static_xdma_0_0_xdma_v4_1_17_vul_rdwr_eng__parameterized2 |        977 |        947 |      30 |    0 |   2467 |      0 |      0 |    0 |          0 |
|                   DSC_FIFO                                                                                                                            |                                 design_static_xdma_0_0_xdma_v4_1_17_GenericFIFOHead__parameterized1_1730 |        154 |         90 |      64 |    0 |    117 |      0 |      0 |    0 |          0 |
|                   RRQ_FIFO                                                                                                                            |                                 design_static_xdma_0_0_xdma_v4_1_17_GenericFIFOHead__parameterized0_1731 |        244 |        180 |      64 |    0 |    106 |      0 |      0 |    0 |          0 |
|                   WRQ_FIFO                                                                                                                            |                                 design_static_xdma_0_0_xdma_v4_1_17_GenericFIFOHead__parameterized2_1732 |        104 |         80 |      24 |    0 |     39 |      0 |      0 |    0 |          0 |
|               WR                                                                                                                                      |                                                             design_static_xdma_0_0_xdma_v4_1_17_vul_rdwr |       4872 |       4254 |     580 |   38 |   6222 |      0 |      0 |    0 |          0 |
|                 (WR)                                                                                                                                  |                                                             design_static_xdma_0_0_xdma_v4_1_17_vul_rdwr |        572 |        572 |       0 |    0 |     48 |      0 |      0 |    0 |          0 |
|                 gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST                                                                                               |                                                         design_static_xdma_0_0_xdma_v4_1_17_vul_rdwr_eng |       2114 |       1805 |     290 |   19 |   3054 |      0 |      0 |    0 |          0 |
|                   (gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST)                                                                                           |                                                         design_static_xdma_0_0_xdma_v4_1_17_vul_rdwr_eng |       1694 |       1565 |     110 |   19 |   2715 |      0 |      0 |    0 |          0 |
|                   DSC_FIFO                                                                                                                            |                                 design_static_xdma_0_0_xdma_v4_1_17_GenericFIFOHead__parameterized1_1727 |        205 |        113 |      92 |    0 |    174 |      0 |      0 |    0 |          0 |
|                   RRQ_FIFO                                                                                                                            |                                 design_static_xdma_0_0_xdma_v4_1_17_GenericFIFOHead__parameterized0_1728 |         85 |         61 |      24 |    0 |     45 |      0 |      0 |    0 |          0 |
|                   WRQ_FIFO                                                                                                                            |                                 design_static_xdma_0_0_xdma_v4_1_17_GenericFIFOHead__parameterized2_1729 |        131 |         67 |      64 |    0 |    120 |      0 |      0 |    0 |          0 |
|                 gen_rdwr_loop[1].gen_rdwr_eng.RDWR_INST                                                                                               |                                         design_static_xdma_0_0_xdma_v4_1_17_vul_rdwr_eng__parameterized0 |       2201 |       1892 |     290 |   19 |   3120 |      0 |      0 |    0 |          0 |
|                   (gen_rdwr_loop[1].gen_rdwr_eng.RDWR_INST)                                                                                           |                                         design_static_xdma_0_0_xdma_v4_1_17_vul_rdwr_eng__parameterized0 |       1638 |       1509 |     110 |   19 |   2781 |      0 |      0 |    0 |          0 |
|                   DSC_FIFO                                                                                                                            |                                      design_static_xdma_0_0_xdma_v4_1_17_GenericFIFOHead__parameterized1 |        213 |        121 |      92 |    0 |    174 |      0 |      0 |    0 |          0 |
|                   RRQ_FIFO                                                                                                                            |                                 design_static_xdma_0_0_xdma_v4_1_17_GenericFIFOHead__parameterized0_1726 |         85 |         61 |      24 |    0 |     45 |      0 |      0 |    0 |          0 |
|                   WRQ_FIFO                                                                                                                            |                                      design_static_xdma_0_0_xdma_v4_1_17_GenericFIFOHead__parameterized2 |        265 |        201 |      64 |    0 |    120 |      0 |      0 |    0 |          0 |
|               dsc_eng.DSC                                                                                                                             |                                                          design_static_xdma_0_0_xdma_v4_1_17_vul_dsc_eng |        238 |        178 |      60 |    0 |    472 |      0 |      0 |    0 |          0 |
|                 (dsc_eng.DSC)                                                                                                                         |                                                          design_static_xdma_0_0_xdma_v4_1_17_vul_dsc_eng |        173 |        173 |       0 |    0 |    380 |      0 |      0 |    0 |          0 |
|                 RRQ_FIFO                                                                                                                              |                                      design_static_xdma_0_0_xdma_v4_1_17_GenericFIFOHead__parameterized0 |         65 |          5 |      60 |    0 |     92 |      0 |      0 |    0 |          0 |
|             dma_enable.wb_eng.dma_pcie_wb_eng                                                                                                         |                                                           design_static_xdma_0_0_xdma_v4_1_17_dma_wb_eng |        168 |        130 |      38 |    0 |    109 |      0 |      0 |    0 |          0 |
|               (dma_enable.wb_eng.dma_pcie_wb_eng)                                                                                                     |                                                           design_static_xdma_0_0_xdma_v4_1_17_dma_wb_eng |         62 |         62 |       0 |    0 |      9 |      0 |      0 |    0 |          0 |
|               WB_CHNL_FIFO                                                                                                                            |                                                      design_static_xdma_0_0_xdma_v4_1_17_GenericFIFOHead |         16 |         14 |       2 |    0 |     14 |      0 |      0 |    0 |          0 |
|               WB_DAT_FIFO                                                                                                                             |                                          design_static_xdma_0_0_xdma_v4_1_17_GenericFIFO__parameterized1 |         21 |          5 |      16 |    0 |     34 |      0 |      0 |    0 |          0 |
|               axidma_wb_arb                                                                                                                           |                                                       design_static_xdma_0_0_xdma_v4_1_17_axidma_dcarb_v |         70 |         50 |      20 |    0 |     52 |      0 |      0 |    0 |          0 |
|                 Fifowhead.fifoInfo                                                                                                                    |                                                     design_static_xdma_0_0_xdma_v4_1_17_GenericFIFOAsync |         46 |         26 |      20 |    0 |     40 |      0 |      0 |    0 |          0 |
|                 arbchnls                                                                                                                              |                                                             design_static_xdma_0_0_xdma_v4_1_17_arbblock |         24 |         24 |       0 |    0 |     12 |      0 |      0 |    0 |          0 |
|                   genarb[0].inst                                                                                                                      |                                                            design_static_xdma_0_0_xdma_v4_1_17_arbentity |          5 |          5 |       0 |    0 |      3 |      0 |      0 |    0 |          0 |
|                   genarb[1].inst                                                                                                                      |                                            design_static_xdma_0_0_xdma_v4_1_17_arbentity__parameterized0 |          5 |          5 |       0 |    0 |      3 |      0 |      0 |    0 |          0 |
|                   genarb[2].inst                                                                                                                      |                                            design_static_xdma_0_0_xdma_v4_1_17_arbentity__parameterized1 |          7 |          7 |       0 |    0 |      3 |      0 |      0 |    0 |          0 |
|                   genarb[3].inst                                                                                                                      |                                            design_static_xdma_0_0_xdma_v4_1_17_arbentity__parameterized2 |          8 |          8 |       0 |    0 |      3 |      0 |      0 |    0 |          0 |
|             dma_pcie_req                                                                                                                              |                                                         design_static_xdma_0_0_xdma_v4_1_17_dma_pcie_req |      24433 |      23411 |    1022 |    0 |  10727 |      9 |      0 |    0 |          0 |
|               (dma_pcie_req)                                                                                                                          |                                                         design_static_xdma_0_0_xdma_v4_1_17_dma_pcie_req |         11 |         11 |       0 |    0 |     17 |      0 |      0 |    0 |          0 |
|               TAG_FIFO_EVEN                                                                                                                           |                                          design_static_xdma_0_0_xdma_v4_1_17_GenericFIFO__parameterized2 |         44 |         28 |      16 |    0 |     23 |      0 |      0 |    0 |          0 |
|               TAG_FIFO_ODD                                                                                                                            |                                     design_static_xdma_0_0_xdma_v4_1_17_GenericFIFO__parameterized2_1725 |         48 |         32 |      16 |    0 |     23 |      0 |      0 |    0 |          0 |
|               axidma_rrq_arb                                                                                                                          |                                       design_static_xdma_0_0_xdma_v4_1_17_axidma_dcarb_v__parameterized0 |        203 |        131 |      72 |    0 |    112 |      0 |      0 |    0 |          0 |
|                 Fifowhead.fifoInfo                                                                                                                    |                                     design_static_xdma_0_0_xdma_v4_1_17_GenericFIFOAsync__parameterized0 |        202 |        130 |      72 |    0 |    106 |      0 |      0 |    0 |          0 |
|                 arbchnls                                                                                                                              |                                             design_static_xdma_0_0_xdma_v4_1_17_arbblock__parameterized0 |          1 |          1 |       0 |    0 |      6 |      0 |      0 |    0 |          0 |
|                   genarb[0].inst                                                                                                                      |                                            design_static_xdma_0_0_xdma_v4_1_17_arbentity__parameterized3 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|                   genarb[1].inst                                                                                                                      |                                            design_static_xdma_0_0_xdma_v4_1_17_arbentity__parameterized4 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|                   genarb[2].inst                                                                                                                      |                                            design_static_xdma_0_0_xdma_v4_1_17_arbentity__parameterized5 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|               axidma_wrq_arb                                                                                                                          |                                       design_static_xdma_0_0_xdma_v4_1_17_axidma_dcarb_v__parameterized1 |        165 |         99 |      66 |    0 |    107 |      0 |      0 |    0 |          0 |
|                 Fifowhead.fifoInfo                                                                                                                    |                                     design_static_xdma_0_0_xdma_v4_1_17_GenericFIFOAsync__parameterized1 |        163 |         97 |      66 |    0 |    105 |      0 |      0 |    0 |          0 |
|                 arbchnls                                                                                                                              |                                             design_static_xdma_0_0_xdma_v4_1_17_arbblock__parameterized1 |          2 |          2 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|                   genarb[0].inst                                                                                                                      |                                            design_static_xdma_0_0_xdma_v4_1_17_arbentity__parameterized6 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                   genarb[1].inst                                                                                                                      |                                            design_static_xdma_0_0_xdma_v4_1_17_arbentity__parameterized7 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|               dma_pcie_rc                                                                                                                             |                                                          design_static_xdma_0_0_xdma_v4_1_17_dma_pcie_rc |      14510 |      14026 |     484 |    0 |   5743 |      9 |      0 |    0 |          0 |
|                 (dma_pcie_rc)                                                                                                                         |                                                          design_static_xdma_0_0_xdma_v4_1_17_dma_pcie_rc |      14080 |      13948 |     132 |    0 |   5118 |      0 |      0 |    0 |          0 |
|                 u_dma_rc_mem_pfch                                                                                                                     |                                                      design_static_xdma_0_0_xdma_v4_1_17_dma_rc_mem_pfch |        427 |         75 |     352 |    0 |    625 |      0 |      0 |    0 |          0 |
|                 u_mem_rc                                                                                                                              |                                                 design_static_xdma_0_0_xdma_v4_1_17_mem_simple_dport_ram |          5 |          5 |       0 |    0 |      0 |      9 |      0 |    0 |          0 |
|               dma_pcie_rq                                                                                                                             |                                                          design_static_xdma_0_0_xdma_v4_1_17_dma_pcie_rq |       9455 |       9087 |     368 |    0 |   4702 |      0 |      0 |    0 |          0 |
|                 (dma_pcie_rq)                                                                                                                         |                                                          design_static_xdma_0_0_xdma_v4_1_17_dma_pcie_rq |       7685 |       7673 |      12 |    0 |   3572 |      0 |      0 |    0 |          0 |
|                 RQ_FIFO                                                                                                                               |                                                     design_static_xdma_0_0_xdma_v4_1_17_GenericFIFOHead2 |        867 |        867 |       0 |    0 |   1104 |      0 |      0 |    0 |          0 |
|                 WTLP_DAT_FIFO                                                                                                                         |                                          design_static_xdma_0_0_xdma_v4_1_17_GenericFIFO__parameterized3 |        814 |        518 |     296 |    0 |     15 |      0 |      0 |    0 |          0 |
|                 WTLP_HDR_FIFO                                                                                                                         |                                          design_static_xdma_0_0_xdma_v4_1_17_GenericFIFO__parameterized4 |         99 |         39 |      60 |    0 |     11 |      0 |      0 |    0 |          0 |
|             reset_cntrlr                                                                                                                              |                                         design_static_xdma_0_0_xdma_v4_1_17_axi4mm_axi_pcie_reset_cntrlr |          3 |          3 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|   inst_network_top_0                                                                                                                                  |                                                                                              network_top |      85706 |      77776 |    7060 |  870 | 211916 |     91 |     31 |    0 |          0 |
|     inst_early_ccross                                                                                                                                 |                                                                          network_ccross_early__xdcDup__1 |       7227 |       7227 |       0 |    0 |  14256 |     16 |      2 |    0 |          0 |
|       (inst_early_ccross)                                                                                                                             |                                                                          network_ccross_early__xdcDup__1 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|       inst_1                                                                                                                                          |                                                                axis_reg_array__parameterized3__xdcDup__1 |       1754 |       1754 |       0 |    0 |   3480 |      0 |      0 |    0 |          0 |
|         genblk1[0].inst_reg                                                                                                                           |                                                                                     axis_reg__xdcDup__21 |        584 |        584 |       0 |    0 |   1160 |      0 |      0 |    0 |          0 |
|           inst_reg_slice                                                                                                                              |                                                                            axis_register_slice_512_HD722 |        584 |        584 |       0 |    0 |   1160 |      0 |      0 |    0 |          0 |
|             inst                                                                                                                                      |                            axis_register_slice_512_axis_register_slice_v1_1_26_axis_register_slice_HD723 |        584 |        584 |       0 |    0 |   1160 |      0 |      0 |    0 |          0 |
|               (inst)                                                                                                                                  |                            axis_register_slice_512_axis_register_slice_v1_1_26_axis_register_slice_HD723 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|               axisc_register_slice_0                                                                                                                  |                           axis_register_slice_512_axis_register_slice_v1_1_26_axisc_register_slice_HD724 |        584 |        584 |       0 |    0 |   1159 |      0 |      0 |    0 |          0 |
|         genblk1[1].inst_reg                                                                                                                           |                                                                                     axis_reg__xdcDup__22 |        585 |        585 |       0 |    0 |   1160 |      0 |      0 |    0 |          0 |
|           inst_reg_slice                                                                                                                              |                                                                            axis_register_slice_512_HD725 |        585 |        585 |       0 |    0 |   1160 |      0 |      0 |    0 |          0 |
|             inst                                                                                                                                      |                            axis_register_slice_512_axis_register_slice_v1_1_26_axis_register_slice_HD726 |        585 |        585 |       0 |    0 |   1160 |      0 |      0 |    0 |          0 |
|               (inst)                                                                                                                                  |                            axis_register_slice_512_axis_register_slice_v1_1_26_axis_register_slice_HD726 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|               axisc_register_slice_0                                                                                                                  |                           axis_register_slice_512_axis_register_slice_v1_1_26_axisc_register_slice_HD727 |        584 |        584 |       0 |    0 |   1159 |      0 |      0 |    0 |          0 |
|         genblk1[2].inst_reg                                                                                                                           |                                                                                     axis_reg__xdcDup__23 |        585 |        585 |       0 |    0 |   1160 |      0 |      0 |    0 |          0 |
|           inst_reg_slice                                                                                                                              |                                                                            axis_register_slice_512_HD728 |        585 |        585 |       0 |    0 |   1160 |      0 |      0 |    0 |          0 |
|             inst                                                                                                                                      |                            axis_register_slice_512_axis_register_slice_v1_1_26_axis_register_slice_HD729 |        585 |        585 |       0 |    0 |   1160 |      0 |      0 |    0 |          0 |
|               (inst)                                                                                                                                  |                            axis_register_slice_512_axis_register_slice_v1_1_26_axis_register_slice_HD729 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|               axisc_register_slice_0                                                                                                                  |                           axis_register_slice_512_axis_register_slice_v1_1_26_axisc_register_slice_HD730 |        584 |        584 |       0 |    0 |   1159 |      0 |      0 |    0 |          0 |
|       inst_2                                                                                                                                          |                                                                axis_reg_array__parameterized4__xdcDup__1 |       1755 |       1755 |       0 |    0 |   3480 |      0 |      0 |    0 |          0 |
|         genblk1[0].inst_reg                                                                                                                           |                                                                                     axis_reg__xdcDup__24 |        585 |        585 |       0 |    0 |   1160 |      0 |      0 |    0 |          0 |
|           inst_reg_slice                                                                                                                              |                                                                            axis_register_slice_512_HD731 |        585 |        585 |       0 |    0 |   1160 |      0 |      0 |    0 |          0 |
|             inst                                                                                                                                      |                            axis_register_slice_512_axis_register_slice_v1_1_26_axis_register_slice_HD732 |        585 |        585 |       0 |    0 |   1160 |      0 |      0 |    0 |          0 |
|               (inst)                                                                                                                                  |                            axis_register_slice_512_axis_register_slice_v1_1_26_axis_register_slice_HD732 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|               axisc_register_slice_0                                                                                                                  |                           axis_register_slice_512_axis_register_slice_v1_1_26_axisc_register_slice_HD733 |        584 |        584 |       0 |    0 |   1159 |      0 |      0 |    0 |          0 |
|         genblk1[1].inst_reg                                                                                                                           |                                                                                     axis_reg__xdcDup__25 |        586 |        586 |       0 |    0 |   1160 |      0 |      0 |    0 |          0 |
|           inst_reg_slice                                                                                                                              |                                                                            axis_register_slice_512_HD734 |        586 |        586 |       0 |    0 |   1160 |      0 |      0 |    0 |          0 |
|             inst                                                                                                                                      |                            axis_register_slice_512_axis_register_slice_v1_1_26_axis_register_slice_HD735 |        586 |        586 |       0 |    0 |   1160 |      0 |      0 |    0 |          0 |
|               (inst)                                                                                                                                  |                            axis_register_slice_512_axis_register_slice_v1_1_26_axis_register_slice_HD735 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|               axisc_register_slice_0                                                                                                                  |                           axis_register_slice_512_axis_register_slice_v1_1_26_axisc_register_slice_HD736 |        585 |        585 |       0 |    0 |   1159 |      0 |      0 |    0 |          0 |
|         genblk1[2].inst_reg                                                                                                                           |                                                                                     axis_reg__xdcDup__26 |        585 |        585 |       0 |    0 |   1160 |      0 |      0 |    0 |          0 |
|           inst_reg_slice                                                                                                                              |                                                                            axis_register_slice_512_HD737 |        585 |        585 |       0 |    0 |   1160 |      0 |      0 |    0 |          0 |
|             inst                                                                                                                                      |                            axis_register_slice_512_axis_register_slice_v1_1_26_axis_register_slice_HD738 |        585 |        585 |       0 |    0 |   1160 |      0 |      0 |    0 |          0 |
|               (inst)                                                                                                                                  |                            axis_register_slice_512_axis_register_slice_v1_1_26_axis_register_slice_HD738 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|               axisc_register_slice_0                                                                                                                  |                           axis_register_slice_512_axis_register_slice_v1_1_26_axisc_register_slice_HD739 |        584 |        584 |       0 |    0 |   1159 |      0 |      0 |    0 |          0 |
|       inst_3                                                                                                                                          |                                                                axis_reg_array__parameterized5__xdcDup__1 |       1755 |       1755 |       0 |    0 |   3482 |      0 |      0 |    0 |          0 |
|         genblk1[0].inst_reg                                                                                                                           |                                                                                     axis_reg__xdcDup__27 |        586 |        586 |       0 |    0 |   1162 |      0 |      0 |    0 |          0 |
|           inst_reg_slice                                                                                                                              |                                                                            axis_register_slice_512_HD740 |        586 |        586 |       0 |    0 |   1162 |      0 |      0 |    0 |          0 |
|             inst                                                                                                                                      |                            axis_register_slice_512_axis_register_slice_v1_1_26_axis_register_slice_HD741 |        586 |        586 |       0 |    0 |   1162 |      0 |      0 |    0 |          0 |
|               (inst)                                                                                                                                  |                            axis_register_slice_512_axis_register_slice_v1_1_26_axis_register_slice_HD741 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|               axisc_register_slice_0                                                                                                                  |                           axis_register_slice_512_axis_register_slice_v1_1_26_axisc_register_slice_HD742 |        585 |        585 |       0 |    0 |   1161 |      0 |      0 |    0 |          0 |
|         genblk1[1].inst_reg                                                                                                                           |                                                                                     axis_reg__xdcDup__28 |        585 |        585 |       0 |    0 |   1160 |      0 |      0 |    0 |          0 |
|           inst_reg_slice                                                                                                                              |                                                                            axis_register_slice_512_HD743 |        585 |        585 |       0 |    0 |   1160 |      0 |      0 |    0 |          0 |
|             inst                                                                                                                                      |                            axis_register_slice_512_axis_register_slice_v1_1_26_axis_register_slice_HD744 |        585 |        585 |       0 |    0 |   1160 |      0 |      0 |    0 |          0 |
|               (inst)                                                                                                                                  |                            axis_register_slice_512_axis_register_slice_v1_1_26_axis_register_slice_HD744 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|               axisc_register_slice_0                                                                                                                  |                           axis_register_slice_512_axis_register_slice_v1_1_26_axisc_register_slice_HD745 |        584 |        584 |       0 |    0 |   1159 |      0 |      0 |    0 |          0 |
|         genblk1[2].inst_reg                                                                                                                           |                                                                                     axis_reg__xdcDup__29 |        585 |        585 |       0 |    0 |   1160 |      0 |      0 |    0 |          0 |
|           inst_reg_slice                                                                                                                              |                                                                            axis_register_slice_512_HD746 |        585 |        585 |       0 |    0 |   1160 |      0 |      0 |    0 |          0 |
|             inst                                                                                                                                      |                            axis_register_slice_512_axis_register_slice_v1_1_26_axis_register_slice_HD747 |        585 |        585 |       0 |    0 |   1160 |      0 |      0 |    0 |          0 |
|               (inst)                                                                                                                                  |                            axis_register_slice_512_axis_register_slice_v1_1_26_axis_register_slice_HD747 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|               axisc_register_slice_0                                                                                                                  |                           axis_register_slice_512_axis_register_slice_v1_1_26_axisc_register_slice_HD748 |        584 |        584 |       0 |    0 |   1159 |      0 |      0 |    0 |          0 |
|       inst_4                                                                                                                                          |                                                                axis_reg_array__parameterized6__xdcDup__1 |       1756 |       1756 |       0 |    0 |   3482 |      0 |      0 |    0 |          0 |
|         genblk1[0].inst_reg                                                                                                                           |                                                                                     axis_reg__xdcDup__30 |        585 |        585 |       0 |    0 |   1160 |      0 |      0 |    0 |          0 |
|           inst_reg_slice                                                                                                                              |                                                                            axis_register_slice_512_HD749 |        585 |        585 |       0 |    0 |   1160 |      0 |      0 |    0 |          0 |
|             inst                                                                                                                                      |                            axis_register_slice_512_axis_register_slice_v1_1_26_axis_register_slice_HD750 |        585 |        585 |       0 |    0 |   1160 |      0 |      0 |    0 |          0 |
|               (inst)                                                                                                                                  |                            axis_register_slice_512_axis_register_slice_v1_1_26_axis_register_slice_HD750 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|               axisc_register_slice_0                                                                                                                  |                           axis_register_slice_512_axis_register_slice_v1_1_26_axisc_register_slice_HD751 |        584 |        584 |       0 |    0 |   1159 |      0 |      0 |    0 |          0 |
|         genblk1[1].inst_reg                                                                                                                           |                                                                                     axis_reg__xdcDup__31 |        585 |        585 |       0 |    0 |   1160 |      0 |      0 |    0 |          0 |
|           inst_reg_slice                                                                                                                              |                                                                            axis_register_slice_512_HD752 |        585 |        585 |       0 |    0 |   1160 |      0 |      0 |    0 |          0 |
|             inst                                                                                                                                      |                            axis_register_slice_512_axis_register_slice_v1_1_26_axis_register_slice_HD753 |        585 |        585 |       0 |    0 |   1160 |      0 |      0 |    0 |          0 |
|               (inst)                                                                                                                                  |                            axis_register_slice_512_axis_register_slice_v1_1_26_axis_register_slice_HD753 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|               axisc_register_slice_0                                                                                                                  |                           axis_register_slice_512_axis_register_slice_v1_1_26_axisc_register_slice_HD754 |        584 |        584 |       0 |    0 |   1159 |      0 |      0 |    0 |          0 |
|         genblk1[2].inst_reg                                                                                                                           |                                                                                     axis_reg__xdcDup__32 |        586 |        586 |       0 |    0 |   1162 |      0 |      0 |    0 |          0 |
|           (genblk1[2].inst_reg)                                                                                                                       |                                                                                     axis_reg__xdcDup__32 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|           inst_reg_slice                                                                                                                              |                                                                            axis_register_slice_512_HD755 |        585 |        585 |       0 |    0 |   1162 |      0 |      0 |    0 |          0 |
|             inst                                                                                                                                      |                            axis_register_slice_512_axis_register_slice_v1_1_26_axis_register_slice_HD756 |        585 |        585 |       0 |    0 |   1162 |      0 |      0 |    0 |          0 |
|               (inst)                                                                                                                                  |                            axis_register_slice_512_axis_register_slice_v1_1_26_axis_register_slice_HD756 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|               axisc_register_slice_0                                                                                                                  |                           axis_register_slice_512_axis_register_slice_v1_1_26_axisc_register_slice_HD757 |        584 |        584 |       0 |    0 |   1161 |      0 |      0 |    0 |          0 |
|       inst_cross_nr_ns                                                                                                                                |                                                                      axis_data_fifo_net_ccross_early_512 |        103 |        103 |       0 |    0 |    165 |      8 |      1 |    0 |          0 |
|         inst                                                                                                                                          |                                            axis_data_fifo_net_ccross_early_512_axis_data_fifo_v2_0_8_top |        103 |        103 |       0 |    0 |    165 |      8 |      1 |    0 |          0 |
|           gen_fifo.xpm_fifo_axis_inst                                                                                                                 |                                                        axis_data_fifo_net_ccross_early_512_xpm_fifo_axis |        103 |        103 |       0 |    0 |    165 |      8 |      1 |    0 |          0 |
|             (gen_fifo.xpm_fifo_axis_inst)                                                                                                             |                                                        axis_data_fifo_net_ccross_early_512_xpm_fifo_axis |          2 |          2 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|             gaxis_rst_sync.xpm_cdc_sync_rst_inst                                                                                                      |                                                  axis_data_fifo_net_ccross_early_512_xpm_cdc_sync_rst__3 |          0 |          0 |       0 |    0 |      3 |      0 |      0 |    0 |          0 |
|             xpm_fifo_base_inst                                                                                                                        |                                                        axis_data_fifo_net_ccross_early_512_xpm_fifo_base |        101 |        101 |       0 |    0 |    162 |      8 |      1 |    0 |          0 |
|               (xpm_fifo_base_inst)                                                                                                                    |                                                        axis_data_fifo_net_ccross_early_512_xpm_fifo_base |          3 |          3 |       0 |    0 |      7 |      0 |      0 |    0 |          0 |
|               gen_cdc_pntr.rd_pntr_cdc_inst                                                                                                           |                                                         axis_data_fifo_net_ccross_early_512_xpm_cdc_gray |         11 |         11 |       0 |    0 |     36 |      0 |      0 |    0 |          0 |
|               gen_cdc_pntr.rpw_gray_reg                                                                                                               |                                                     axis_data_fifo_net_ccross_early_512_xpm_fifo_reg_vec |          9 |          9 |       0 |    0 |      9 |      0 |      0 |    0 |          0 |
|               gen_cdc_pntr.wpr_gray_reg                                                                                                               |                                                   axis_data_fifo_net_ccross_early_512_xpm_fifo_reg_vec_0 |          8 |          8 |       0 |    0 |      9 |      0 |      0 |    0 |          0 |
|               gen_cdc_pntr.wr_pntr_cdc_inst                                                                                                           |                                                      axis_data_fifo_net_ccross_early_512_xpm_cdc_gray__2 |         10 |         10 |       0 |    0 |     36 |      0 |      0 |    0 |          0 |
|               gen_sdpram.xpm_memory_base_inst                                                                                                         |                                                      axis_data_fifo_net_ccross_early_512_xpm_memory_base |          5 |          5 |       0 |    0 |      0 |      8 |      1 |    0 |          0 |
|               rdp_inst                                                                                                                                |                                     axis_data_fifo_net_ccross_early_512_xpm_counter_updn__parameterized0 |          9 |          9 |       0 |    0 |      9 |      0 |      0 |    0 |          0 |
|               rdpp1_inst                                                                                                                              |                                     axis_data_fifo_net_ccross_early_512_xpm_counter_updn__parameterized1 |          8 |          8 |       0 |    0 |      9 |      0 |      0 |    0 |          0 |
|               rst_d1_inst                                                                                                                             |                                                     axis_data_fifo_net_ccross_early_512_xpm_fifo_reg_bit |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|               wrp_inst                                                                                                                                |                                   axis_data_fifo_net_ccross_early_512_xpm_counter_updn__parameterized0_1 |          8 |          8 |       0 |    0 |      9 |      0 |      0 |    0 |          0 |
|               wrpp1_inst                                                                                                                              |                                   axis_data_fifo_net_ccross_early_512_xpm_counter_updn__parameterized1_2 |          8 |          8 |       0 |    0 |      9 |      0 |      0 |    0 |          0 |
|               wrpp2_inst                                                                                                                              |                                     axis_data_fifo_net_ccross_early_512_xpm_counter_updn__parameterized2 |          8 |          8 |       0 |    0 |      9 |      0 |      0 |    0 |          0 |
|               xpm_fifo_rst_inst                                                                                                                       |                                                         axis_data_fifo_net_ccross_early_512_xpm_fifo_rst |         15 |         15 |       0 |    0 |     19 |      0 |      0 |    0 |          0 |
|                 (xpm_fifo_rst_inst)                                                                                                                   |                                                         axis_data_fifo_net_ccross_early_512_xpm_fifo_rst |         15 |         15 |       0 |    0 |     13 |      0 |      0 |    0 |          0 |
|                 gen_rst_ic.rrst_wr_inst                                                                                                               |                                                     axis_data_fifo_net_ccross_early_512_xpm_cdc_sync_rst |          0 |          0 |       0 |    0 |      3 |      0 |      0 |    0 |          0 |
|                 gen_rst_ic.wrst_rd_inst                                                                                                               |                                                  axis_data_fifo_net_ccross_early_512_xpm_cdc_sync_rst__4 |          0 |          0 |       0 |    0 |      3 |      0 |      0 |    0 |          0 |
|       inst_cross_ns_nr                                                                                                                                |                                                               axis_data_fifo_net_ccross_early_512_HD1678 |        105 |        105 |       0 |    0 |    165 |      8 |      1 |    0 |          0 |
|         inst                                                                                                                                          |                                     axis_data_fifo_net_ccross_early_512_axis_data_fifo_v2_0_8_top_HD1679 |        105 |        105 |       0 |    0 |    165 |      8 |      1 |    0 |          0 |
|           gen_fifo.xpm_fifo_axis_inst                                                                                                                 |                                                 axis_data_fifo_net_ccross_early_512_xpm_fifo_axis_HD1680 |        105 |        105 |       0 |    0 |    165 |      8 |      1 |    0 |          0 |
|             (gen_fifo.xpm_fifo_axis_inst)                                                                                                             |                                                 axis_data_fifo_net_ccross_early_512_xpm_fifo_axis_HD1680 |          2 |          2 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|             gaxis_rst_sync.xpm_cdc_sync_rst_inst                                                                                                      |                                           axis_data_fifo_net_ccross_early_512_xpm_cdc_sync_rst__3_HD1681 |          0 |          0 |       0 |    0 |      3 |      0 |      0 |    0 |          0 |
|             xpm_fifo_base_inst                                                                                                                        |                                                 axis_data_fifo_net_ccross_early_512_xpm_fifo_base_HD1682 |        103 |        103 |       0 |    0 |    162 |      8 |      1 |    0 |          0 |
|               (xpm_fifo_base_inst)                                                                                                                    |                                                 axis_data_fifo_net_ccross_early_512_xpm_fifo_base_HD1682 |          3 |          3 |       0 |    0 |      7 |      0 |      0 |    0 |          0 |
|               gen_cdc_pntr.rd_pntr_cdc_inst                                                                                                           |                                                  axis_data_fifo_net_ccross_early_512_xpm_cdc_gray_HD1684 |         11 |         11 |       0 |    0 |     36 |      0 |      0 |    0 |          0 |
|               gen_cdc_pntr.rpw_gray_reg                                                                                                               |                                              axis_data_fifo_net_ccross_early_512_xpm_fifo_reg_vec_HD1685 |          9 |          9 |       0 |    0 |      9 |      0 |      0 |    0 |          0 |
|               gen_cdc_pntr.wpr_gray_reg                                                                                                               |                                            axis_data_fifo_net_ccross_early_512_xpm_fifo_reg_vec_0_HD1686 |          8 |          8 |       0 |    0 |      9 |      0 |      0 |    0 |          0 |
|               gen_cdc_pntr.wr_pntr_cdc_inst                                                                                                           |                                               axis_data_fifo_net_ccross_early_512_xpm_cdc_gray__2_HD1688 |         11 |         11 |       0 |    0 |     36 |      0 |      0 |    0 |          0 |
|               gen_sdpram.xpm_memory_base_inst                                                                                                         |                                               axis_data_fifo_net_ccross_early_512_xpm_memory_base_HD1690 |          5 |          5 |       0 |    0 |      0 |      8 |      1 |    0 |          0 |
|               rdp_inst                                                                                                                                |                              axis_data_fifo_net_ccross_early_512_xpm_counter_updn__parameterized0_HD1691 |          9 |          9 |       0 |    0 |      9 |      0 |      0 |    0 |          0 |
|               rdpp1_inst                                                                                                                              |                              axis_data_fifo_net_ccross_early_512_xpm_counter_updn__parameterized1_HD1692 |          9 |          9 |       0 |    0 |      9 |      0 |      0 |    0 |          0 |
|               rst_d1_inst                                                                                                                             |                                              axis_data_fifo_net_ccross_early_512_xpm_fifo_reg_bit_HD1693 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|               wrp_inst                                                                                                                                |                            axis_data_fifo_net_ccross_early_512_xpm_counter_updn__parameterized0_1_HD1694 |          8 |          8 |       0 |    0 |      9 |      0 |      0 |    0 |          0 |
|               wrpp1_inst                                                                                                                              |                            axis_data_fifo_net_ccross_early_512_xpm_counter_updn__parameterized1_2_HD1695 |          8 |          8 |       0 |    0 |      9 |      0 |      0 |    0 |          0 |
|               wrpp2_inst                                                                                                                              |                              axis_data_fifo_net_ccross_early_512_xpm_counter_updn__parameterized2_HD1696 |          8 |          8 |       0 |    0 |      9 |      0 |      0 |    0 |          0 |
|               xpm_fifo_rst_inst                                                                                                                       |                                                  axis_data_fifo_net_ccross_early_512_xpm_fifo_rst_HD1697 |         15 |         15 |       0 |    0 |     19 |      0 |      0 |    0 |          0 |
|                 (xpm_fifo_rst_inst)                                                                                                                   |                                                  axis_data_fifo_net_ccross_early_512_xpm_fifo_rst_HD1697 |         15 |         15 |       0 |    0 |     13 |      0 |      0 |    0 |          0 |
|                 gen_rst_ic.rrst_wr_inst                                                                                                               |                                              axis_data_fifo_net_ccross_early_512_xpm_cdc_sync_rst_HD1698 |          0 |          0 |       0 |    0 |      3 |      0 |      0 |    0 |          0 |
|                 gen_rst_ic.wrst_rd_inst                                                                                                               |                                           axis_data_fifo_net_ccross_early_512_xpm_cdc_sync_rst__4_HD1699 |          0 |          0 |       0 |    0 |      3 |      0 |      0 |    0 |          0 |
|     inst_network_ccross_late                                                                                                                          |                                                                           network_ccross_late__xdcDup__1 |        631 |        291 |     340 |    0 |   1742 |      0 |      0 |    0 |          0 |
|       (inst_network_ccross_late)                                                                                                                      |                                                                           network_ccross_late__xdcDup__1 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|       inst_ccross_qp_interface                                                                                                                        |                                                                             axis_clock_converter_net_512 |        329 |         57 |     272 |    0 |   1046 |      0 |      0 |    0 |          0 |
|         inst                                                                                                                                          |                           axis_clock_converter_net_512_axis_clock_converter_v1_1_27_axis_clock_converter |        329 |         57 |     272 |    0 |   1046 |      0 |      0 |    0 |          0 |
|           gen_async_conv.axisc_async_clock_converter_0                                                                                                |                    axis_clock_converter_net_512_axis_clock_converter_v1_1_27_axisc_async_clock_converter |        329 |         57 |     272 |    0 |   1046 |      0 |      0 |    0 |          0 |
|             (gen_async_conv.axisc_async_clock_converter_0)                                                                                            |                    axis_clock_converter_net_512_axis_clock_converter_v1_1_27_axisc_async_clock_converter |          2 |          2 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|             inst_xpm_cdc_sync_rst                                                                                                                     |                                                            axis_clock_converter_net_512_xpm_cdc_sync_rst |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|             xpm_fifo_async_inst                                                                                                                       |                                                              axis_clock_converter_net_512_xpm_fifo_async |        327 |         55 |     272 |    0 |   1041 |      0 |      0 |    0 |          0 |
|               gnuram_async_fifo.xpm_fifo_base_inst                                                                                                    |                                                               axis_clock_converter_net_512_xpm_fifo_base |        327 |         55 |     272 |    0 |   1041 |      0 |      0 |    0 |          0 |
|                 (gnuram_async_fifo.xpm_fifo_base_inst)                                                                                                |                                                               axis_clock_converter_net_512_xpm_fifo_base |          2 |          2 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                 gen_cdc_pntr.rd_pntr_cdc_inst                                                                                                         |                                                                axis_clock_converter_net_512_xpm_cdc_gray |          6 |          6 |       0 |    0 |     25 |      0 |      0 |    0 |          0 |
|                 gen_cdc_pntr.rpw_gray_reg                                                                                                             |                                                            axis_clock_converter_net_512_xpm_fifo_reg_vec |          2 |          2 |       0 |    0 |      5 |      0 |      0 |    0 |          0 |
|                 gen_cdc_pntr.wpr_gray_reg                                                                                                             |                                                          axis_clock_converter_net_512_xpm_fifo_reg_vec_0 |          3 |          3 |       0 |    0 |      5 |      0 |      0 |    0 |          0 |
|                 gen_cdc_pntr.wr_pntr_cdc_inst                                                                                                         |                                                             axis_clock_converter_net_512_xpm_cdc_gray__2 |          6 |          6 |       0 |    0 |     25 |      0 |      0 |    0 |          0 |
|                 gen_sdpram.xpm_memory_base_inst                                                                                                       |                                                             axis_clock_converter_net_512_xpm_memory_base |        272 |          0 |     272 |    0 |    930 |      0 |      0 |    0 |          0 |
|                 rdp_inst                                                                                                                              |                                            axis_clock_converter_net_512_xpm_counter_updn__parameterized0 |          5 |          5 |       0 |    0 |      5 |      0 |      0 |    0 |          0 |
|                 rdpp1_inst                                                                                                                            |                                            axis_clock_converter_net_512_xpm_counter_updn__parameterized1 |          5 |          5 |       0 |    0 |      5 |      0 |      0 |    0 |          0 |
|                 rst_d1_inst                                                                                                                           |                                                            axis_clock_converter_net_512_xpm_fifo_reg_bit |          2 |          2 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                 wrp_inst                                                                                                                              |                                          axis_clock_converter_net_512_xpm_counter_updn__parameterized0_1 |          3 |          3 |       0 |    0 |      5 |      0 |      0 |    0 |          0 |
|                 wrpp1_inst                                                                                                                            |                                          axis_clock_converter_net_512_xpm_counter_updn__parameterized1_2 |          4 |          4 |       0 |    0 |      5 |      0 |      0 |    0 |          0 |
|                 wrpp2_inst                                                                                                                            |                                            axis_clock_converter_net_512_xpm_counter_updn__parameterized2 |          4 |          4 |       0 |    0 |      5 |      0 |      0 |    0 |          0 |
|                 xpm_fifo_rst_inst                                                                                                                     |                                                                axis_clock_converter_net_512_xpm_fifo_rst |         15 |         15 |       0 |    0 |     21 |      0 |      0 |    0 |          0 |
|                   (xpm_fifo_rst_inst)                                                                                                                 |                                                                axis_clock_converter_net_512_xpm_fifo_rst |         15 |         15 |       0 |    0 |     13 |      0 |      0 |    0 |          0 |
|                   gen_rst_ic.rrst_wr_inst                                                                                                             |                                            axis_clock_converter_net_512_xpm_cdc_sync_rst__parameterized0 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                   gen_rst_ic.wrst_rd_inst                                                                                                             |                                         axis_clock_converter_net_512_xpm_cdc_sync_rst__parameterized0__2 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|       inst_cross_arp_reply                                                                                                                            |                                                                              axis_clock_converter_net_56 |         59 |         59 |       0 |    0 |    118 |      0 |      0 |    0 |          0 |
|         inst                                                                                                                                          |                            axis_clock_converter_net_56_axis_clock_converter_v1_1_27_axis_clock_converter |         59 |         59 |       0 |    0 |    118 |      0 |      0 |    0 |          0 |
|           gen_async_conv.axisc_async_clock_converter_0                                                                                                |                     axis_clock_converter_net_56_axis_clock_converter_v1_1_27_axisc_async_clock_converter |         59 |         59 |       0 |    0 |    118 |      0 |      0 |    0 |          0 |
|             (gen_async_conv.axisc_async_clock_converter_0)                                                                                            |                     axis_clock_converter_net_56_axis_clock_converter_v1_1_27_axisc_async_clock_converter |          2 |          2 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|             inst_xpm_cdc_sync_rst                                                                                                                     |                                                             axis_clock_converter_net_56_xpm_cdc_sync_rst |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|             xpm_fifo_async_inst                                                                                                                       |                                                               axis_clock_converter_net_56_xpm_fifo_async |         57 |         57 |       0 |    0 |    113 |      0 |      0 |    0 |          0 |
|               gnuram_async_fifo.xpm_fifo_base_inst                                                                                                    |                                                                axis_clock_converter_net_56_xpm_fifo_base |         57 |         57 |       0 |    0 |    113 |      0 |      0 |    0 |          0 |
|                 (gnuram_async_fifo.xpm_fifo_base_inst)                                                                                                |                                                                axis_clock_converter_net_56_xpm_fifo_base |          3 |          3 |       0 |    0 |      6 |      0 |      0 |    0 |          0 |
|                 gen_cdc_pntr.rd_pntr_cdc_inst                                                                                                         |                                                                 axis_clock_converter_net_56_xpm_cdc_gray |          6 |          6 |       0 |    0 |     25 |      0 |      0 |    0 |          0 |
|                 gen_cdc_pntr.rpw_gray_reg                                                                                                             |                                                             axis_clock_converter_net_56_xpm_fifo_reg_vec |          2 |          2 |       0 |    0 |      5 |      0 |      0 |    0 |          0 |
|                 gen_cdc_pntr.wpr_gray_reg                                                                                                             |                                                           axis_clock_converter_net_56_xpm_fifo_reg_vec_0 |          3 |          3 |       0 |    0 |      5 |      0 |      0 |    0 |          0 |
|                 gen_cdc_pntr.wr_pntr_cdc_inst                                                                                                         |                                                              axis_clock_converter_net_56_xpm_cdc_gray__2 |          5 |          5 |       0 |    0 |     25 |      0 |      0 |    0 |          0 |
|                 rdp_inst                                                                                                                              |                                             axis_clock_converter_net_56_xpm_counter_updn__parameterized0 |          5 |          5 |       0 |    0 |      5 |      0 |      0 |    0 |          0 |
|                 rdpp1_inst                                                                                                                            |                                             axis_clock_converter_net_56_xpm_counter_updn__parameterized1 |          5 |          5 |       0 |    0 |      5 |      0 |      0 |    0 |          0 |
|                 rst_d1_inst                                                                                                                           |                                                             axis_clock_converter_net_56_xpm_fifo_reg_bit |          2 |          2 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                 wrp_inst                                                                                                                              |                                           axis_clock_converter_net_56_xpm_counter_updn__parameterized0_1 |          3 |          3 |       0 |    0 |      5 |      0 |      0 |    0 |          0 |
|                 wrpp1_inst                                                                                                                            |                                           axis_clock_converter_net_56_xpm_counter_updn__parameterized1_2 |          4 |          4 |       0 |    0 |      5 |      0 |      0 |    0 |          0 |
|                 wrpp2_inst                                                                                                                            |                                             axis_clock_converter_net_56_xpm_counter_updn__parameterized2 |          4 |          4 |       0 |    0 |      5 |      0 |      0 |    0 |          0 |
|                 xpm_fifo_rst_inst                                                                                                                     |                                                                 axis_clock_converter_net_56_xpm_fifo_rst |         15 |         15 |       0 |    0 |     21 |      0 |      0 |    0 |          0 |
|                   (xpm_fifo_rst_inst)                                                                                                                 |                                                                 axis_clock_converter_net_56_xpm_fifo_rst |         15 |         15 |       0 |    0 |     13 |      0 |      0 |    0 |          0 |
|                   gen_rst_ic.rrst_wr_inst                                                                                                             |                                             axis_clock_converter_net_56_xpm_cdc_sync_rst__parameterized0 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                   gen_rst_ic.wrst_rd_inst                                                                                                             |                                          axis_clock_converter_net_56_xpm_cdc_sync_rst__parameterized0__2 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|       inst_cross_arp_request                                                                                                                          |                                                                              axis_clock_converter_net_32 |         80 |         60 |      20 |    0 |    182 |      0 |      0 |    0 |          0 |
|         inst                                                                                                                                          |                            axis_clock_converter_net_32_axis_clock_converter_v1_1_27_axis_clock_converter |         80 |         60 |      20 |    0 |    182 |      0 |      0 |    0 |          0 |
|           gen_async_conv.axisc_async_clock_converter_0                                                                                                |                     axis_clock_converter_net_32_axis_clock_converter_v1_1_27_axisc_async_clock_converter |         80 |         60 |      20 |    0 |    182 |      0 |      0 |    0 |          0 |
|             (gen_async_conv.axisc_async_clock_converter_0)                                                                                            |                     axis_clock_converter_net_32_axis_clock_converter_v1_1_27_axisc_async_clock_converter |          2 |          2 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|             inst_xpm_cdc_sync_rst                                                                                                                     |                                                             axis_clock_converter_net_32_xpm_cdc_sync_rst |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|             xpm_fifo_async_inst                                                                                                                       |                                                               axis_clock_converter_net_32_xpm_fifo_async |         78 |         58 |      20 |    0 |    177 |      0 |      0 |    0 |          0 |
|               gnuram_async_fifo.xpm_fifo_base_inst                                                                                                    |                                                                axis_clock_converter_net_32_xpm_fifo_base |         78 |         58 |      20 |    0 |    177 |      0 |      0 |    0 |          0 |
|                 (gnuram_async_fifo.xpm_fifo_base_inst)                                                                                                |                                                                axis_clock_converter_net_32_xpm_fifo_base |          3 |          3 |       0 |    0 |      6 |      0 |      0 |    0 |          0 |
|                 gen_cdc_pntr.rd_pntr_cdc_inst                                                                                                         |                                                                 axis_clock_converter_net_32_xpm_cdc_gray |          6 |          6 |       0 |    0 |     25 |      0 |      0 |    0 |          0 |
|                 gen_cdc_pntr.rpw_gray_reg                                                                                                             |                                                             axis_clock_converter_net_32_xpm_fifo_reg_vec |          2 |          2 |       0 |    0 |      5 |      0 |      0 |    0 |          0 |
|                 gen_cdc_pntr.wpr_gray_reg                                                                                                             |                                                           axis_clock_converter_net_32_xpm_fifo_reg_vec_0 |          3 |          3 |       0 |    0 |      5 |      0 |      0 |    0 |          0 |
|                 gen_cdc_pntr.wr_pntr_cdc_inst                                                                                                         |                                                              axis_clock_converter_net_32_xpm_cdc_gray__2 |          6 |          6 |       0 |    0 |     25 |      0 |      0 |    0 |          0 |
|                 gen_sdpram.xpm_memory_base_inst                                                                                                       |                                                              axis_clock_converter_net_32_xpm_memory_base |         20 |          0 |      20 |    0 |     64 |      0 |      0 |    0 |          0 |
|                 rdp_inst                                                                                                                              |                                             axis_clock_converter_net_32_xpm_counter_updn__parameterized0 |          5 |          5 |       0 |    0 |      5 |      0 |      0 |    0 |          0 |
|                 rdpp1_inst                                                                                                                            |                                             axis_clock_converter_net_32_xpm_counter_updn__parameterized1 |          5 |          5 |       0 |    0 |      5 |      0 |      0 |    0 |          0 |
|                 rst_d1_inst                                                                                                                           |                                                             axis_clock_converter_net_32_xpm_fifo_reg_bit |          2 |          2 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                 wrp_inst                                                                                                                              |                                           axis_clock_converter_net_32_xpm_counter_updn__parameterized0_1 |          3 |          3 |       0 |    0 |      5 |      0 |      0 |    0 |          0 |
|                 wrpp1_inst                                                                                                                            |                                           axis_clock_converter_net_32_xpm_counter_updn__parameterized1_2 |          4 |          4 |       0 |    0 |      5 |      0 |      0 |    0 |          0 |
|                 wrpp2_inst                                                                                                                            |                                             axis_clock_converter_net_32_xpm_counter_updn__parameterized2 |          4 |          4 |       0 |    0 |      5 |      0 |      0 |    0 |          0 |
|                 xpm_fifo_rst_inst                                                                                                                     |                                                                 axis_clock_converter_net_32_xpm_fifo_rst |         15 |         15 |       0 |    0 |     21 |      0 |      0 |    0 |          0 |
|                   (xpm_fifo_rst_inst)                                                                                                                 |                                                                 axis_clock_converter_net_32_xpm_fifo_rst |         15 |         15 |       0 |    0 |     13 |      0 |      0 |    0 |          0 |
|                   gen_rst_ic.rrst_wr_inst                                                                                                             |                                             axis_clock_converter_net_32_xpm_cdc_sync_rst__parameterized0 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                   gen_rst_ic.wrst_rd_inst                                                                                                             |                                          axis_clock_converter_net_32_xpm_cdc_sync_rst__parameterized0__2 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|       inst_cross_set_ip_addr                                                                                                                          |                                                                       axis_clock_converter_net_32_HD1795 |         79 |         59 |      20 |    0 |    182 |      0 |      0 |    0 |          0 |
|         inst                                                                                                                                          |                     axis_clock_converter_net_32_axis_clock_converter_v1_1_27_axis_clock_converter_HD1796 |         79 |         59 |      20 |    0 |    182 |      0 |      0 |    0 |          0 |
|           gen_async_conv.axisc_async_clock_converter_0                                                                                                |              axis_clock_converter_net_32_axis_clock_converter_v1_1_27_axisc_async_clock_converter_HD1797 |         79 |         59 |      20 |    0 |    182 |      0 |      0 |    0 |          0 |
|             (gen_async_conv.axisc_async_clock_converter_0)                                                                                            |              axis_clock_converter_net_32_axis_clock_converter_v1_1_27_axisc_async_clock_converter_HD1797 |          2 |          2 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|             inst_xpm_cdc_sync_rst                                                                                                                     |                                                      axis_clock_converter_net_32_xpm_cdc_sync_rst_HD1798 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|             xpm_fifo_async_inst                                                                                                                       |                                                        axis_clock_converter_net_32_xpm_fifo_async_HD1799 |         77 |         57 |      20 |    0 |    177 |      0 |      0 |    0 |          0 |
|               gnuram_async_fifo.xpm_fifo_base_inst                                                                                                    |                                                         axis_clock_converter_net_32_xpm_fifo_base_HD1800 |         77 |         57 |      20 |    0 |    177 |      0 |      0 |    0 |          0 |
|                 (gnuram_async_fifo.xpm_fifo_base_inst)                                                                                                |                                                         axis_clock_converter_net_32_xpm_fifo_base_HD1800 |          3 |          3 |       0 |    0 |      6 |      0 |      0 |    0 |          0 |
|                 gen_cdc_pntr.rd_pntr_cdc_inst                                                                                                         |                                                          axis_clock_converter_net_32_xpm_cdc_gray_HD1802 |          6 |          6 |       0 |    0 |     25 |      0 |      0 |    0 |          0 |
|                 gen_cdc_pntr.rpw_gray_reg                                                                                                             |                                                      axis_clock_converter_net_32_xpm_fifo_reg_vec_HD1803 |          2 |          2 |       0 |    0 |      5 |      0 |      0 |    0 |          0 |
|                 gen_cdc_pntr.wpr_gray_reg                                                                                                             |                                                    axis_clock_converter_net_32_xpm_fifo_reg_vec_0_HD1804 |          3 |          3 |       0 |    0 |      5 |      0 |      0 |    0 |          0 |
|                 gen_cdc_pntr.wr_pntr_cdc_inst                                                                                                         |                                                       axis_clock_converter_net_32_xpm_cdc_gray__2_HD1806 |          6 |          6 |       0 |    0 |     25 |      0 |      0 |    0 |          0 |
|                 gen_sdpram.xpm_memory_base_inst                                                                                                       |                                                       axis_clock_converter_net_32_xpm_memory_base_HD1808 |         20 |          0 |      20 |    0 |     64 |      0 |      0 |    0 |          0 |
|                 rdp_inst                                                                                                                              |                                      axis_clock_converter_net_32_xpm_counter_updn__parameterized0_HD1809 |          5 |          5 |       0 |    0 |      5 |      0 |      0 |    0 |          0 |
|                 rdpp1_inst                                                                                                                            |                                      axis_clock_converter_net_32_xpm_counter_updn__parameterized1_HD1810 |          4 |          4 |       0 |    0 |      5 |      0 |      0 |    0 |          0 |
|                 rst_d1_inst                                                                                                                           |                                                      axis_clock_converter_net_32_xpm_fifo_reg_bit_HD1811 |          2 |          2 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                 wrp_inst                                                                                                                              |                                    axis_clock_converter_net_32_xpm_counter_updn__parameterized0_1_HD1812 |          3 |          3 |       0 |    0 |      5 |      0 |      0 |    0 |          0 |
|                 wrpp1_inst                                                                                                                            |                                    axis_clock_converter_net_32_xpm_counter_updn__parameterized1_2_HD1813 |          4 |          4 |       0 |    0 |      5 |      0 |      0 |    0 |          0 |
|                 wrpp2_inst                                                                                                                            |                                      axis_clock_converter_net_32_xpm_counter_updn__parameterized2_HD1814 |          4 |          4 |       0 |    0 |      5 |      0 |      0 |    0 |          0 |
|                 xpm_fifo_rst_inst                                                                                                                     |                                                          axis_clock_converter_net_32_xpm_fifo_rst_HD1815 |         15 |         15 |       0 |    0 |     21 |      0 |      0 |    0 |          0 |
|                   (xpm_fifo_rst_inst)                                                                                                                 |                                                          axis_clock_converter_net_32_xpm_fifo_rst_HD1815 |         15 |         15 |       0 |    0 |     13 |      0 |      0 |    0 |          0 |
|                   gen_rst_ic.rrst_wr_inst                                                                                                             |                                      axis_clock_converter_net_32_xpm_cdc_sync_rst__parameterized0_HD1816 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                   gen_rst_ic.wrst_rd_inst                                                                                                             |                                   axis_clock_converter_net_32_xpm_cdc_sync_rst__parameterized0__2_HD1817 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|       inst_cross_set_mac_addr                                                                                                                         |                                                                              axis_clock_converter_net_48 |         86 |         58 |      28 |    0 |    214 |      0 |      0 |    0 |          0 |
|         inst                                                                                                                                          |                            axis_clock_converter_net_48_axis_clock_converter_v1_1_27_axis_clock_converter |         86 |         58 |      28 |    0 |    214 |      0 |      0 |    0 |          0 |
|           gen_async_conv.axisc_async_clock_converter_0                                                                                                |                     axis_clock_converter_net_48_axis_clock_converter_v1_1_27_axisc_async_clock_converter |         86 |         58 |      28 |    0 |    214 |      0 |      0 |    0 |          0 |
|             (gen_async_conv.axisc_async_clock_converter_0)                                                                                            |                     axis_clock_converter_net_48_axis_clock_converter_v1_1_27_axisc_async_clock_converter |          2 |          2 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|             inst_xpm_cdc_sync_rst                                                                                                                     |                                                             axis_clock_converter_net_48_xpm_cdc_sync_rst |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|             xpm_fifo_async_inst                                                                                                                       |                                                               axis_clock_converter_net_48_xpm_fifo_async |         85 |         57 |      28 |    0 |    209 |      0 |      0 |    0 |          0 |
|               gnuram_async_fifo.xpm_fifo_base_inst                                                                                                    |                                                                axis_clock_converter_net_48_xpm_fifo_base |         85 |         57 |      28 |    0 |    209 |      0 |      0 |    0 |          0 |
|                 (gnuram_async_fifo.xpm_fifo_base_inst)                                                                                                |                                                                axis_clock_converter_net_48_xpm_fifo_base |          3 |          3 |       0 |    0 |      6 |      0 |      0 |    0 |          0 |
|                 gen_cdc_pntr.rd_pntr_cdc_inst                                                                                                         |                                                                 axis_clock_converter_net_48_xpm_cdc_gray |          6 |          6 |       0 |    0 |     25 |      0 |      0 |    0 |          0 |
|                 gen_cdc_pntr.rpw_gray_reg                                                                                                             |                                                             axis_clock_converter_net_48_xpm_fifo_reg_vec |          2 |          2 |       0 |    0 |      5 |      0 |      0 |    0 |          0 |
|                 gen_cdc_pntr.wpr_gray_reg                                                                                                             |                                                           axis_clock_converter_net_48_xpm_fifo_reg_vec_0 |          3 |          3 |       0 |    0 |      5 |      0 |      0 |    0 |          0 |
|                 gen_cdc_pntr.wr_pntr_cdc_inst                                                                                                         |                                                              axis_clock_converter_net_48_xpm_cdc_gray__2 |          6 |          6 |       0 |    0 |     25 |      0 |      0 |    0 |          0 |
|                 gen_sdpram.xpm_memory_base_inst                                                                                                       |                                                              axis_clock_converter_net_48_xpm_memory_base |         28 |          0 |      28 |    0 |     96 |      0 |      0 |    0 |          0 |
|                 rdp_inst                                                                                                                              |                                             axis_clock_converter_net_48_xpm_counter_updn__parameterized0 |          5 |          5 |       0 |    0 |      5 |      0 |      0 |    0 |          0 |
|                 rdpp1_inst                                                                                                                            |                                             axis_clock_converter_net_48_xpm_counter_updn__parameterized1 |          5 |          5 |       0 |    0 |      5 |      0 |      0 |    0 |          0 |
|                 rst_d1_inst                                                                                                                           |                                                             axis_clock_converter_net_48_xpm_fifo_reg_bit |          2 |          2 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                 wrp_inst                                                                                                                              |                                           axis_clock_converter_net_48_xpm_counter_updn__parameterized0_1 |          3 |          3 |       0 |    0 |      5 |      0 |      0 |    0 |          0 |
|                 wrpp1_inst                                                                                                                            |                                           axis_clock_converter_net_48_xpm_counter_updn__parameterized1_2 |          4 |          4 |       0 |    0 |      5 |      0 |      0 |    0 |          0 |
|                 wrpp2_inst                                                                                                                            |                                             axis_clock_converter_net_48_xpm_counter_updn__parameterized2 |          4 |          4 |       0 |    0 |      5 |      0 |      0 |    0 |          0 |
|                 xpm_fifo_rst_inst                                                                                                                     |                                                                 axis_clock_converter_net_48_xpm_fifo_rst |         15 |         15 |       0 |    0 |     21 |      0 |      0 |    0 |          0 |
|                   (xpm_fifo_rst_inst)                                                                                                                 |                                                                 axis_clock_converter_net_48_xpm_fifo_rst |         15 |         15 |       0 |    0 |     13 |      0 |      0 |    0 |          0 |
|                   gen_rst_ic.rrst_wr_inst                                                                                                             |                                             axis_clock_converter_net_48_xpm_cdc_sync_rst__parameterized0 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                   gen_rst_ic.wrst_rd_inst                                                                                                             |                                          axis_clock_converter_net_48_xpm_cdc_sync_rst__parameterized0__2 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|     inst_network_module                                                                                                                               |                                                                                           network_module |       5820 |       5211 |     320 |  289 |  28967 |     24 |      3 |    0 |          0 |
|       (inst_network_module)                                                                                                                           |                                                                                           network_module |          0 |          0 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|       axis_pkg_fifo_512                                                                                                                               |                                                                                        axis_pkg_fifo_512 |        132 |        132 |       0 |    0 |     97 |      8 |      1 |    0 |          0 |
|         inst                                                                                                                                          |                                                              axis_pkg_fifo_512_axis_data_fifo_v2_0_8_top |        132 |        132 |       0 |    0 |     97 |      8 |      1 |    0 |          0 |
|           gen_fifo.xpm_fifo_axis_inst                                                                                                                 |                                                                          axis_pkg_fifo_512_xpm_fifo_axis |        132 |        132 |       0 |    0 |     97 |      8 |      1 |    0 |          0 |
|             (gen_fifo.xpm_fifo_axis_inst)                                                                                                             |                                                                          axis_pkg_fifo_512_xpm_fifo_axis |         60 |         60 |       0 |    0 |     34 |      0 |      0 |    0 |          0 |
|             gaxis_rst_sync.xpm_cdc_sync_rst_inst                                                                                                      |                                                                       axis_pkg_fifo_512_xpm_cdc_sync_rst |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|             xpm_fifo_base_inst                                                                                                                        |                                                                          axis_pkg_fifo_512_xpm_fifo_base |         72 |         72 |       0 |    0 |     59 |      8 |      1 |    0 |          0 |
|               (xpm_fifo_base_inst)                                                                                                                    |                                                                          axis_pkg_fifo_512_xpm_fifo_base |          4 |          4 |       0 |    0 |      8 |      0 |      0 |    0 |          0 |
|               gen_sdpram.xpm_memory_base_inst                                                                                                         |                                                                        axis_pkg_fifo_512_xpm_memory_base |          5 |          5 |       0 |    0 |      0 |      8 |      1 |    0 |          0 |
|               rdp_inst                                                                                                                                |                                                       axis_pkg_fifo_512_xpm_counter_updn__parameterized2 |         22 |         22 |       0 |    0 |      9 |      0 |      0 |    0 |          0 |
|               rdpp1_inst                                                                                                                              |                                                       axis_pkg_fifo_512_xpm_counter_updn__parameterized3 |          9 |          9 |       0 |    0 |      9 |      0 |      0 |    0 |          0 |
|               rst_d1_inst                                                                                                                             |                                                                       axis_pkg_fifo_512_xpm_fifo_reg_bit |          1 |          1 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|               wrp_inst                                                                                                                                |                                                     axis_pkg_fifo_512_xpm_counter_updn__parameterized2_0 |         13 |         13 |       0 |    0 |      9 |      0 |      0 |    0 |          0 |
|               wrpp1_inst                                                                                                                              |                                                     axis_pkg_fifo_512_xpm_counter_updn__parameterized3_1 |          8 |          8 |       0 |    0 |      9 |      0 |      0 |    0 |          0 |
|               wrpp2_inst                                                                                                                              |                                                       axis_pkg_fifo_512_xpm_counter_updn__parameterized0 |          8 |          8 |       0 |    0 |      9 |      0 |      0 |    0 |          0 |
|               xpm_fifo_rst_inst                                                                                                                       |                                                                           axis_pkg_fifo_512_xpm_fifo_rst |          4 |          4 |       0 |    0 |      5 |      0 |      0 |    0 |          0 |
|       cmac_wrapper_inst                                                                                                                               |                                                                                        cmac_axis_wrapper |       1626 |       1306 |     320 |    0 |   3730 |      0 |      0 |    0 |          0 |
|         (cmac_wrapper_inst)                                                                                                                           |                                                                                        cmac_axis_wrapper |          9 |          9 |       0 |    0 |     15 |      0 |      0 |    0 |          0 |
|         inst_cmac_0                                                                                                                                   |                                                                                       cmac_usplus_axis_0 |       1484 |       1164 |     320 |    0 |   3424 |      0 |      0 |    0 |          0 |
|           inst                                                                                                                                        |                                                                               cmac_usplus_axis_0_wrapper |       1484 |       1164 |     320 |    0 |   3424 |      0 |      0 |    0 |          0 |
|             (inst)                                                                                                                                    |                                                                               cmac_usplus_axis_0_wrapper |        356 |         36 |     320 |    0 |     31 |      0 |      0 |    0 |          0 |
|             cmac_gtwiz_userclk_rx_inst                                                                                                                |                                                                 cmac_usplus_axis_0_ultrascale_rx_userclk |          1 |          1 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|             cmac_gtwiz_userclk_tx_inst                                                                                                                |                                                                 cmac_usplus_axis_0_ultrascale_tx_userclk |          2 |          2 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|             cmac_usplus_axis_0_gt_i                                                                                                                   |                                                                                    cmac_usplus_axis_0_gt |        102 |        102 |       0 |    0 |    288 |      0 |      0 |    0 |          0 |
|               inst                                                                                                                                    |                                                                       cmac_usplus_axis_0_gt_gtwizard_top |        102 |        102 |       0 |    0 |    288 |      0 |      0 |    0 |          0 |
|                 gen_gtwizard_gtye4_top.cmac_usplus_axis_0_gt_gtwizard_gtye4_inst                                                                      |                                                                     cmac_usplus_axis_0_gt_gtwizard_gtye4 |        102 |        102 |       0 |    0 |    288 |      0 |      0 |    0 |          0 |
|                   (gen_gtwizard_gtye4_top.cmac_usplus_axis_0_gt_gtwizard_gtye4_inst)                                                                  |                                                                     cmac_usplus_axis_0_gt_gtwizard_gtye4 |          2 |          2 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                   gen_gtwizard_gtye4.gen_channel_container[10].gen_enabled_channel.gtye4_channel_wrapper_inst                                         |                                                              cmac_usplus_axis_0_gt_gtye4_channel_wrapper |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                     channel_inst                                                                                                                      |                                             cmac_usplus_axis_0_gtwizard_ultrascale_v1_7_13_gtye4_channel |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                   gen_gtwizard_gtye4.gen_common.gen_common_container[10].gen_enabled_common.gtye4_common_wrapper_inst                                 |                                                               cmac_usplus_axis_0_gt_gtye4_common_wrapper |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                     common_inst                                                                                                                       |                                              cmac_usplus_axis_0_gtwizard_ultrascale_v1_7_13_gtye4_common |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                   gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst                                                                   |                                     cmac_usplus_axis_0_gtwizard_ultrascale_v1_7_13_gtye4_delay_powergood |          3 |          3 |       0 |    0 |     15 |      0 |      0 |    0 |          0 |
|                   gen_gtwizard_gtye4.gen_pwrgood_delay_inst[1].delay_powergood_inst                                                                   |                                  cmac_usplus_axis_0_gtwizard_ultrascale_v1_7_13_gtye4_delay_powergood_28 |          3 |          3 |       0 |    0 |     15 |      0 |      0 |    0 |          0 |
|                   gen_gtwizard_gtye4.gen_pwrgood_delay_inst[2].delay_powergood_inst                                                                   |                                  cmac_usplus_axis_0_gtwizard_ultrascale_v1_7_13_gtye4_delay_powergood_29 |          3 |          3 |       0 |    0 |     15 |      0 |      0 |    0 |          0 |
|                   gen_gtwizard_gtye4.gen_pwrgood_delay_inst[3].delay_powergood_inst                                                                   |                                  cmac_usplus_axis_0_gtwizard_ultrascale_v1_7_13_gtye4_delay_powergood_30 |          3 |          3 |       0 |    0 |     15 |      0 |      0 |    0 |          0 |
|                   gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[0].bit_synchronizer_rxresetdone_inst                |                                          cmac_usplus_axis_0_gtwizard_ultrascale_v1_7_13_bit_synchronizer |          0 |          0 |       0 |    0 |      5 |      0 |      0 |    0 |          0 |
|                   gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[0].bit_synchronizer_txresetdone_inst                |                                       cmac_usplus_axis_0_gtwizard_ultrascale_v1_7_13_bit_synchronizer_31 |          0 |          0 |       0 |    0 |      5 |      0 |      0 |    0 |          0 |
|                   gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[1].bit_synchronizer_rxresetdone_inst                |                                       cmac_usplus_axis_0_gtwizard_ultrascale_v1_7_13_bit_synchronizer_32 |          0 |          0 |       0 |    0 |      5 |      0 |      0 |    0 |          0 |
|                   gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[1].bit_synchronizer_txresetdone_inst                |                                       cmac_usplus_axis_0_gtwizard_ultrascale_v1_7_13_bit_synchronizer_33 |          0 |          0 |       0 |    0 |      5 |      0 |      0 |    0 |          0 |
|                   gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[2].bit_synchronizer_rxresetdone_inst                |                                       cmac_usplus_axis_0_gtwizard_ultrascale_v1_7_13_bit_synchronizer_34 |          0 |          0 |       0 |    0 |      5 |      0 |      0 |    0 |          0 |
|                   gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[2].bit_synchronizer_txresetdone_inst                |                                       cmac_usplus_axis_0_gtwizard_ultrascale_v1_7_13_bit_synchronizer_35 |          0 |          0 |       0 |    0 |      5 |      0 |      0 |    0 |          0 |
|                   gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[3].bit_synchronizer_rxresetdone_inst                |                                       cmac_usplus_axis_0_gtwizard_ultrascale_v1_7_13_bit_synchronizer_36 |          0 |          0 |       0 |    0 |      5 |      0 |      0 |    0 |          0 |
|                   gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[3].bit_synchronizer_txresetdone_inst                |                                       cmac_usplus_axis_0_gtwizard_ultrascale_v1_7_13_bit_synchronizer_37 |          0 |          0 |       0 |    0 |      5 |      0 |      0 |    0 |          0 |
|                   gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst                                               |                                               cmac_usplus_axis_0_gtwizard_ultrascale_v1_7_13_gtwiz_reset |         89 |         89 |       0 |    0 |    188 |      0 |      0 |    0 |          0 |
|                     (gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst)                                           |                                               cmac_usplus_axis_0_gtwizard_ultrascale_v1_7_13_gtwiz_reset |         60 |         60 |       0 |    0 |     88 |      0 |      0 |    0 |          0 |
|                     bit_synchronizer_gtpowergood_inst                                                                                                 |                                       cmac_usplus_axis_0_gtwizard_ultrascale_v1_7_13_bit_synchronizer_38 |          1 |          1 |       0 |    0 |      5 |      0 |      0 |    0 |          0 |
|                     bit_synchronizer_gtwiz_reset_rx_datapath_dly_inst                                                                                 |                                       cmac_usplus_axis_0_gtwizard_ultrascale_v1_7_13_bit_synchronizer_39 |          2 |          2 |       0 |    0 |      5 |      0 |      0 |    0 |          0 |
|                     bit_synchronizer_gtwiz_reset_rx_pll_and_datapath_dly_inst                                                                         |                                       cmac_usplus_axis_0_gtwizard_ultrascale_v1_7_13_bit_synchronizer_40 |          1 |          1 |       0 |    0 |      5 |      0 |      0 |    0 |          0 |
|                     bit_synchronizer_gtwiz_reset_tx_datapath_dly_inst                                                                                 |                                       cmac_usplus_axis_0_gtwizard_ultrascale_v1_7_13_bit_synchronizer_41 |          1 |          1 |       0 |    0 |      5 |      0 |      0 |    0 |          0 |
|                     bit_synchronizer_gtwiz_reset_tx_pll_and_datapath_dly_inst                                                                         |                                       cmac_usplus_axis_0_gtwizard_ultrascale_v1_7_13_bit_synchronizer_42 |          1 |          1 |       0 |    0 |      5 |      0 |      0 |    0 |          0 |
|                     bit_synchronizer_gtwiz_reset_userclk_rx_active_inst                                                                               |                                       cmac_usplus_axis_0_gtwizard_ultrascale_v1_7_13_bit_synchronizer_43 |          1 |          1 |       0 |    0 |      5 |      0 |      0 |    0 |          0 |
|                     bit_synchronizer_gtwiz_reset_userclk_tx_active_inst                                                                               |                                       cmac_usplus_axis_0_gtwizard_ultrascale_v1_7_13_bit_synchronizer_44 |          3 |          3 |       0 |    0 |      5 |      0 |      0 |    0 |          0 |
|                     bit_synchronizer_plllock_rx_inst                                                                                                  |                                       cmac_usplus_axis_0_gtwizard_ultrascale_v1_7_13_bit_synchronizer_45 |          6 |          6 |       0 |    0 |      5 |      0 |      0 |    0 |          0 |
|                     bit_synchronizer_plllock_tx_inst                                                                                                  |                                       cmac_usplus_axis_0_gtwizard_ultrascale_v1_7_13_bit_synchronizer_46 |          6 |          6 |       0 |    0 |      5 |      0 |      0 |    0 |          0 |
|                     bit_synchronizer_rxcdrlock_inst                                                                                                   |                                       cmac_usplus_axis_0_gtwizard_ultrascale_v1_7_13_bit_synchronizer_47 |          3 |          3 |       0 |    0 |      5 |      0 |      0 |    0 |          0 |
|                     reset_synchronizer_gtwiz_reset_all_inst                                                                                           |                                        cmac_usplus_axis_0_gtwizard_ultrascale_v1_7_13_reset_synchronizer |          0 |          0 |       0 |    0 |      5 |      0 |      0 |    0 |          0 |
|                     reset_synchronizer_gtwiz_reset_rx_any_inst                                                                                        |                                     cmac_usplus_axis_0_gtwizard_ultrascale_v1_7_13_reset_synchronizer_48 |          3 |          3 |       0 |    0 |      5 |      0 |      0 |    0 |          0 |
|                     reset_synchronizer_gtwiz_reset_rx_datapath_inst                                                                                   |                                     cmac_usplus_axis_0_gtwizard_ultrascale_v1_7_13_reset_synchronizer_49 |          1 |          1 |       0 |    0 |      5 |      0 |      0 |    0 |          0 |
|                     reset_synchronizer_gtwiz_reset_rx_pll_and_datapath_inst                                                                           |                                     cmac_usplus_axis_0_gtwizard_ultrascale_v1_7_13_reset_synchronizer_50 |          0 |          0 |       0 |    0 |      5 |      0 |      0 |    0 |          0 |
|                     reset_synchronizer_gtwiz_reset_tx_any_inst                                                                                        |                                     cmac_usplus_axis_0_gtwizard_ultrascale_v1_7_13_reset_synchronizer_51 |          1 |          1 |       0 |    0 |      5 |      0 |      0 |    0 |          0 |
|                     reset_synchronizer_gtwiz_reset_tx_datapath_inst                                                                                   |                                     cmac_usplus_axis_0_gtwizard_ultrascale_v1_7_13_reset_synchronizer_52 |          0 |          0 |       0 |    0 |      5 |      0 |      0 |    0 |          0 |
|                     reset_synchronizer_gtwiz_reset_tx_pll_and_datapath_inst                                                                           |                                     cmac_usplus_axis_0_gtwizard_ultrascale_v1_7_13_reset_synchronizer_53 |          0 |          0 |       0 |    0 |      5 |      0 |      0 |    0 |          0 |
|                     reset_synchronizer_rx_done_inst                                                                                                   |                                    cmac_usplus_axis_0_gtwizard_ultrascale_v1_7_13_reset_inv_synchronizer |          0 |          0 |       0 |    0 |      5 |      0 |      0 |    0 |          0 |
|                     reset_synchronizer_tx_done_inst                                                                                                   |                                 cmac_usplus_axis_0_gtwizard_ultrascale_v1_7_13_reset_inv_synchronizer_54 |          0 |          0 |       0 |    0 |      5 |      0 |      0 |    0 |          0 |
|                     reset_synchronizer_txprogdivreset_inst                                                                                            |                                     cmac_usplus_axis_0_gtwizard_ultrascale_v1_7_13_reset_synchronizer_55 |          0 |          0 |       0 |    0 |      5 |      0 |      0 |    0 |          0 |
|             i_cmac_usplus_axis_0_axis2lbus                                                                                                            |                                                               cmac_usplus_axis_0_axis2lbus_segmented_top |         73 |         73 |       0 |    0 |    539 |      0 |      0 |    0 |          0 |
|               i_cmac_usplus_axis_0_axis2lbus_segmented_corelogic                                                                                      |                                                         cmac_usplus_axis_0_axis2lbus_segmented_corelogic |         73 |         73 |       0 |    0 |    539 |      0 |      0 |    0 |          0 |
|             i_cmac_usplus_axis_0_cmac_cdc_sync_core_drp_reset_rx_clk                                                                                  |                                                                              cmac_usplus_axis_0_cdc_sync |          1 |          1 |       0 |    0 |      3 |      0 |      0 |    0 |          0 |
|             i_cmac_usplus_axis_0_cmac_cdc_sync_core_drp_reset_tx_clk                                                                                  |                                                                            cmac_usplus_axis_0_cdc_sync_0 |          1 |          1 |       0 |    0 |      3 |      0 |      0 |    0 |          0 |
|             i_cmac_usplus_axis_0_cmac_cdc_sync_core_rx_reset                                                                                          |                                                                            cmac_usplus_axis_0_cdc_sync_1 |          0 |          0 |       0 |    0 |      3 |      0 |      0 |    0 |          0 |
|             i_cmac_usplus_axis_0_cmac_cdc_sync_core_tx_reset                                                                                          |                                                                            cmac_usplus_axis_0_cdc_sync_2 |          0 |          0 |       0 |    0 |      3 |      0 |      0 |    0 |          0 |
|             i_cmac_usplus_axis_0_cmac_cdc_sync_gt_rxresetdone_int                                                                                     |                                                                            cmac_usplus_axis_0_cdc_sync_3 |          1 |          1 |       0 |    0 |      3 |      0 |      0 |    0 |          0 |
|             i_cmac_usplus_axis_0_cmac_cdc_sync_gt_rxresetdone_reg_rxusrclk2                                                                           |                                                                            cmac_usplus_axis_0_cdc_sync_4 |          1 |          1 |       0 |    0 |      3 |      0 |      0 |    0 |          0 |
|             i_cmac_usplus_axis_0_cmac_cdc_sync_gt_txresetdone_int                                                                                     |                                                                            cmac_usplus_axis_0_cdc_sync_5 |          0 |          0 |       0 |    0 |      3 |      0 |      0 |    0 |          0 |
|             i_cmac_usplus_axis_0_cmac_cdc_sync_gt_txresetdone_int3                                                                                    |                                                                            cmac_usplus_axis_0_cdc_sync_6 |          0 |          0 |       0 |    0 |      3 |      0 |      0 |    0 |          0 |
|             i_cmac_usplus_axis_0_cmac_cdc_sync_rx_reset_done_init_clk                                                                                 |                                                                            cmac_usplus_axis_0_cdc_sync_7 |          0 |          0 |       0 |    0 |      3 |      0 |      0 |    0 |          0 |
|             i_cmac_usplus_axis_0_cmac_cdc_sync_stat_rx_aligned                                                                                        |                                                                            cmac_usplus_axis_0_cdc_sync_8 |          0 |          0 |       0 |    0 |      3 |      0 |      0 |    0 |          0 |
|             i_cmac_usplus_axis_0_cmac_cdc_sync_tx_reset_done_init_clk                                                                                 |                                                                            cmac_usplus_axis_0_cdc_sync_9 |          1 |          1 |       0 |    0 |      3 |      0 |      0 |    0 |          0 |
|             i_cmac_usplus_axis_0_lbus2axis                                                                                                            |                                                               cmac_usplus_axis_0_lbus2axis_segmented_top |        945 |        945 |       0 |    0 |    609 |      0 |      0 |    0 |          0 |
|               (i_cmac_usplus_axis_0_lbus2axis)                                                                                                        |                                                               cmac_usplus_axis_0_lbus2axis_segmented_top |          0 |          0 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|               SEG_LOOP3[0].fifo_sync_inst                                                                                                             |                                                                                  cmac_usplus_axis_0_fifo |         19 |         19 |       0 |    0 |      6 |      0 |      0 |    0 |          0 |
|               SEG_LOOP3[1].fifo_sync_inst                                                                                                             |                                                                               cmac_usplus_axis_0_fifo_23 |         21 |         21 |       0 |    0 |      9 |      0 |      0 |    0 |          0 |
|               SEG_LOOP3[2].fifo_sync_inst                                                                                                             |                                                                               cmac_usplus_axis_0_fifo_24 |         14 |         14 |       0 |    0 |      8 |      0 |      0 |    0 |          0 |
|               SEG_LOOP3[3].fifo_sync_inst                                                                                                             |                                                                               cmac_usplus_axis_0_fifo_25 |         13 |         13 |       0 |    0 |      6 |      0 |      0 |    0 |          0 |
|               i_cmac_usplus_axis_0_lbus2axis_segmented_corelogic                                                                                      |                                                         cmac_usplus_axis_0_lbus2axis_segmented_corelogic |        880 |        880 |       0 |    0 |    578 |      0 |      0 |    0 |          0 |
|             i_cmac_usplus_axis_0_pipeline_sync_512bit_txdata                                                                                          |                                                                  cmac_usplus_axis_0_pipeline_sync_512bit |          0 |          0 |       0 |    0 |    256 |      0 |      0 |    0 |          0 |
|             i_cmac_usplus_axis_0_pipeline_sync_64bit_txctrl0                                                                                          |                                                                   cmac_usplus_axis_0_pipeline_sync_64bit |          0 |          0 |       0 |    0 |     32 |      0 |      0 |    0 |          0 |
|             i_cmac_usplus_axis_0_pipeline_sync_64bit_txctrl1                                                                                          |                                                                cmac_usplus_axis_0_pipeline_sync_64bit_10 |          0 |          0 |       0 |    0 |     32 |      0 |      0 |    0 |          0 |
|             i_cmac_usplus_axis_0_rx_16bit_pipeline_sync_alt_data0                                                                                     |                                                                cmac_usplus_axis_0_rx_16bit_pipeline_sync |          0 |          0 |       0 |    0 |     16 |      0 |      0 |    0 |          0 |
|             i_cmac_usplus_axis_0_rx_16bit_pipeline_sync_alt_data1                                                                                     |                                                             cmac_usplus_axis_0_rx_16bit_pipeline_sync_11 |          0 |          0 |       0 |    0 |     16 |      0 |      0 |    0 |          0 |
|             i_cmac_usplus_axis_0_rx_16bit_pipeline_sync_alt_data2                                                                                     |                                                             cmac_usplus_axis_0_rx_16bit_pipeline_sync_12 |          0 |          0 |       0 |    0 |     16 |      0 |      0 |    0 |          0 |
|             i_cmac_usplus_axis_0_rx_16bit_pipeline_sync_alt_data3                                                                                     |                                                             cmac_usplus_axis_0_rx_16bit_pipeline_sync_13 |          0 |          0 |       0 |    0 |     16 |      0 |      0 |    0 |          0 |
|             i_cmac_usplus_axis_0_rx_16bit_sync_alt_data0                                                                                              |                                                                         cmac_usplus_axis_0_rx_16bit_sync |          0 |          0 |       0 |    0 |     32 |      0 |      0 |    0 |          0 |
|             i_cmac_usplus_axis_0_rx_16bit_sync_alt_data1                                                                                              |                                                                      cmac_usplus_axis_0_rx_16bit_sync_14 |          0 |          0 |       0 |    0 |     32 |      0 |      0 |    0 |          0 |
|             i_cmac_usplus_axis_0_rx_16bit_sync_alt_data2                                                                                              |                                                                      cmac_usplus_axis_0_rx_16bit_sync_15 |          0 |          0 |       0 |    0 |     32 |      0 |      0 |    0 |          0 |
|             i_cmac_usplus_axis_0_rx_16bit_sync_alt_data3                                                                                              |                                                                      cmac_usplus_axis_0_rx_16bit_sync_16 |          0 |          0 |       0 |    0 |     32 |      0 |      0 |    0 |          0 |
|             i_cmac_usplus_axis_0_rx_64bit_pipeline_sync_serdes_data0                                                                                  |                                                                cmac_usplus_axis_0_rx_64bit_pipeline_sync |          0 |          0 |       0 |    0 |     64 |      0 |      0 |    0 |          0 |
|             i_cmac_usplus_axis_0_rx_64bit_pipeline_sync_serdes_data1                                                                                  |                                                             cmac_usplus_axis_0_rx_64bit_pipeline_sync_17 |          0 |          0 |       0 |    0 |     64 |      0 |      0 |    0 |          0 |
|             i_cmac_usplus_axis_0_rx_64bit_pipeline_sync_serdes_data2                                                                                  |                                                             cmac_usplus_axis_0_rx_64bit_pipeline_sync_18 |          0 |          0 |       0 |    0 |     64 |      0 |      0 |    0 |          0 |
|             i_cmac_usplus_axis_0_rx_64bit_pipeline_sync_serdes_data3                                                                                  |                                                             cmac_usplus_axis_0_rx_64bit_pipeline_sync_19 |          0 |          0 |       0 |    0 |     64 |      0 |      0 |    0 |          0 |
|             i_cmac_usplus_axis_0_rx_64bit_sync_serdes_data0                                                                                           |                                                                         cmac_usplus_axis_0_rx_64bit_sync |          0 |          0 |       0 |    0 |    128 |      0 |      0 |    0 |          0 |
|             i_cmac_usplus_axis_0_rx_64bit_sync_serdes_data1                                                                                           |                                                                      cmac_usplus_axis_0_rx_64bit_sync_20 |          0 |          0 |       0 |    0 |    128 |      0 |      0 |    0 |          0 |
|             i_cmac_usplus_axis_0_rx_64bit_sync_serdes_data2                                                                                           |                                                                      cmac_usplus_axis_0_rx_64bit_sync_21 |          0 |          0 |       0 |    0 |    128 |      0 |      0 |    0 |          0 |
|             i_cmac_usplus_axis_0_rx_64bit_sync_serdes_data3                                                                                           |                                                                      cmac_usplus_axis_0_rx_64bit_sync_22 |          0 |          0 |       0 |    0 |    128 |      0 |      0 |    0 |          0 |
|             i_cmac_usplus_axis_0_top                                                                                                                  |                                                                cmac_usplus_axis_0_cmac_usplus_v3_1_9_top |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|             i_cmac_usplus_axis_0_tx_sync                                                                                                              |                                                                               cmac_usplus_axis_0_tx_sync |          0 |          0 |       0 |    0 |    640 |      0 |      0 |    0 |          0 |
|         inst_vio_link                                                                                                                                 |                                                                                                 vio_link |        133 |        133 |       0 |    0 |    291 |      0 |      0 |    0 |          0 |
|           (inst_vio_link)                                                                                                                             |                                                                                                 vio_link |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|           inst                                                                                                                                        |                                                                                 vio_link_vio_v3_0_22_vio |        133 |        133 |       0 |    0 |    291 |      0 |      0 |    0 |          0 |
|             (inst)                                                                                                                                    |                                                                                 vio_link_vio_v3_0_22_vio |          0 |          0 |       0 |    0 |     16 |      0 |      0 |    0 |          0 |
|             DECODER_INST                                                                                                                              |                                                                             vio_link_vio_v3_0_22_decoder |         28 |         28 |       0 |    0 |     50 |      0 |      0 |    0 |          0 |
|             PROBE_IN_INST                                                                                                                             |                                                                        vio_link_vio_v3_0_22_probe_in_one |         29 |         29 |       0 |    0 |     61 |      0 |      0 |    0 |          0 |
|             PROBE_IN_WIDTH_INST                                                                                                                       |                                                                         vio_link_vio_v3_0_22_probe_width |          0 |          0 |       0 |    0 |      3 |      0 |      0 |    0 |          0 |
|             U_XSDB_SLAVE                                                                                                                              |                                                                              vio_link_xsdbs_v1_0_2_xsdbs |         77 |         77 |       0 |    0 |    161 |      0 |      0 |    0 |          0 |
|       ethernet_frame_padding_inst                                                                                                                     |                                                                            ethernet_frame_padding_512_ip |       1590 |       1301 |       0 |  289 |  20378 |      0 |      0 |    0 |          0 |
|         inst                                                                                                                                          |                                                 ethernet_frame_padding_512_ip_ethernet_frame_padding_512 |       1590 |       1301 |       0 |  289 |  20378 |      0 |      0 |    0 |          0 |
|           (inst)                                                                                                                                      |                                                 ethernet_frame_padding_512_ip_ethernet_frame_padding_512 |        339 |         50 |       0 |  289 |  18046 |      0 |      0 |    0 |          0 |
|           regslice_both_m_axis_V_data_V_U                                                                                                             |                                   ethernet_frame_padding_512_ip_ethernet_frame_padding_512_regslice_both |        830 |        830 |       0 |    0 |   1028 |      0 |      0 |    0 |          0 |
|           regslice_both_m_axis_V_keep_V_U                                                                                                             |                   ethernet_frame_padding_512_ip_ethernet_frame_padding_512_regslice_both__parameterized0 |        103 |        103 |       0 |    0 |    132 |      0 |      0 |    0 |          0 |
|           regslice_both_m_axis_V_last_V_U                                                                                                             |                   ethernet_frame_padding_512_ip_ethernet_frame_padding_512_regslice_both__parameterized1 |          7 |          7 |       0 |    0 |      6 |      0 |      0 |    0 |          0 |
|           regslice_both_s_axis_V_data_V_U                                                                                                             |                                 ethernet_frame_padding_512_ip_ethernet_frame_padding_512_regslice_both_1 |        261 |        261 |       0 |    0 |   1028 |      0 |      0 |    0 |          0 |
|           regslice_both_s_axis_V_keep_V_U                                                                                                             |                 ethernet_frame_padding_512_ip_ethernet_frame_padding_512_regslice_both__parameterized0_2 |         41 |         41 |       0 |    0 |    132 |      0 |      0 |    0 |          0 |
|           regslice_both_s_axis_V_last_V_U                                                                                                             |                 ethernet_frame_padding_512_ip_ethernet_frame_padding_512_regslice_both__parameterized1_3 |          9 |          9 |       0 |    0 |      6 |      0 |      0 |    0 |          0 |
|       inst_network_bp_drop                                                                                                                            |                                                                               network_bp_drop__xdcDup__1 |       2342 |       2342 |       0 |    0 |   4642 |      0 |      0 |    0 |          0 |
|         (inst_network_bp_drop)                                                                                                                        |                                                                               network_bp_drop__xdcDup__1 |          2 |          2 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|         inst_rx                                                                                                                                       |                                                                axis_reg_array__parameterized1__xdcDup__1 |       1171 |       1171 |       0 |    0 |   2320 |      0 |      0 |    0 |          0 |
|           genblk1[0].inst_reg                                                                                                                         |                                                                                     axis_reg__xdcDup__17 |        587 |        587 |       0 |    0 |   1160 |      0 |      0 |    0 |          0 |
|             (genblk1[0].inst_reg)                                                                                                                     |                                                                                     axis_reg__xdcDup__17 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|             inst_reg_slice                                                                                                                            |                                                                            axis_register_slice_512_HD758 |        586 |        586 |       0 |    0 |   1160 |      0 |      0 |    0 |          0 |
|               inst                                                                                                                                    |                            axis_register_slice_512_axis_register_slice_v1_1_26_axis_register_slice_HD759 |        586 |        586 |       0 |    0 |   1160 |      0 |      0 |    0 |          0 |
|                 (inst)                                                                                                                                |                            axis_register_slice_512_axis_register_slice_v1_1_26_axis_register_slice_HD759 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                 axisc_register_slice_0                                                                                                                |                           axis_register_slice_512_axis_register_slice_v1_1_26_axisc_register_slice_HD760 |        585 |        585 |       0 |    0 |   1159 |      0 |      0 |    0 |          0 |
|           genblk1[1].inst_reg                                                                                                                         |                                                                                     axis_reg__xdcDup__18 |        585 |        585 |       0 |    0 |   1160 |      0 |      0 |    0 |          0 |
|             inst_reg_slice                                                                                                                            |                                                                            axis_register_slice_512_HD761 |        585 |        585 |       0 |    0 |   1160 |      0 |      0 |    0 |          0 |
|               inst                                                                                                                                    |                            axis_register_slice_512_axis_register_slice_v1_1_26_axis_register_slice_HD762 |        585 |        585 |       0 |    0 |   1160 |      0 |      0 |    0 |          0 |
|                 (inst)                                                                                                                                |                            axis_register_slice_512_axis_register_slice_v1_1_26_axis_register_slice_HD762 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                 axisc_register_slice_0                                                                                                                |                           axis_register_slice_512_axis_register_slice_v1_1_26_axisc_register_slice_HD763 |        584 |        584 |       0 |    0 |   1159 |      0 |      0 |    0 |          0 |
|         inst_tx                                                                                                                                       |                                                                axis_reg_array__parameterized2__xdcDup__1 |       1170 |       1170 |       0 |    0 |   2320 |      0 |      0 |    0 |          0 |
|           genblk1[0].inst_reg                                                                                                                         |                                                                                     axis_reg__xdcDup__19 |        585 |        585 |       0 |    0 |   1160 |      0 |      0 |    0 |          0 |
|             inst_reg_slice                                                                                                                            |                                                                            axis_register_slice_512_HD764 |        585 |        585 |       0 |    0 |   1160 |      0 |      0 |    0 |          0 |
|               inst                                                                                                                                    |                            axis_register_slice_512_axis_register_slice_v1_1_26_axis_register_slice_HD765 |        585 |        585 |       0 |    0 |   1160 |      0 |      0 |    0 |          0 |
|                 (inst)                                                                                                                                |                            axis_register_slice_512_axis_register_slice_v1_1_26_axis_register_slice_HD765 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                 axisc_register_slice_0                                                                                                                |                           axis_register_slice_512_axis_register_slice_v1_1_26_axisc_register_slice_HD766 |        584 |        584 |       0 |    0 |   1159 |      0 |      0 |    0 |          0 |
|           genblk1[1].inst_reg                                                                                                                         |                                                                                     axis_reg__xdcDup__20 |        585 |        585 |       0 |    0 |   1160 |      0 |      0 |    0 |          0 |
|             inst_reg_slice                                                                                                                            |                                                                            axis_register_slice_512_HD767 |        585 |        585 |       0 |    0 |   1160 |      0 |      0 |    0 |          0 |
|               inst                                                                                                                                    |                            axis_register_slice_512_axis_register_slice_v1_1_26_axis_register_slice_HD768 |        585 |        585 |       0 |    0 |   1160 |      0 |      0 |    0 |          0 |
|                 (inst)                                                                                                                                |                            axis_register_slice_512_axis_register_slice_v1_1_26_axis_register_slice_HD768 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                 axisc_register_slice_0                                                                                                                |                           axis_register_slice_512_axis_register_slice_v1_1_26_axisc_register_slice_HD769 |        584 |        584 |       0 |    0 |   1159 |      0 |      0 |    0 |          0 |
|       rx_crossing                                                                                                                                     |                                                                                 axis_data_fifo_512_cc_rx |         73 |         73 |       0 |    0 |     65 |      8 |      1 |    0 |          0 |
|         inst                                                                                                                                          |                                                       axis_data_fifo_512_cc_rx_axis_data_fifo_v2_0_8_top |         73 |         73 |       0 |    0 |     65 |      8 |      1 |    0 |          0 |
|           gen_fifo.xpm_fifo_axis_inst                                                                                                                 |                                                                   axis_data_fifo_512_cc_rx_xpm_fifo_axis |         73 |         73 |       0 |    0 |     65 |      8 |      1 |    0 |          0 |
|             (gen_fifo.xpm_fifo_axis_inst)                                                                                                             |                                                                   axis_data_fifo_512_cc_rx_xpm_fifo_axis |          2 |          2 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|             gaxis_rst_sync.xpm_cdc_sync_rst_inst                                                                                                      |                                                                axis_data_fifo_512_cc_rx_xpm_cdc_sync_rst |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|             xpm_fifo_base_inst                                                                                                                        |                                                                   axis_data_fifo_512_cc_rx_xpm_fifo_base |         71 |         71 |       0 |    0 |     61 |      8 |      1 |    0 |          0 |
|               (xpm_fifo_base_inst)                                                                                                                    |                                                                   axis_data_fifo_512_cc_rx_xpm_fifo_base |          5 |          5 |       0 |    0 |     19 |      0 |      0 |    0 |          0 |
|               gen_sdpram.xpm_memory_base_inst                                                                                                         |                                                                 axis_data_fifo_512_cc_rx_xpm_memory_base |          5 |          5 |       0 |    0 |      0 |      8 |      1 |    0 |          0 |
|               rdp_inst                                                                                                                                |                                                axis_data_fifo_512_cc_rx_xpm_counter_updn__parameterized0 |         19 |         19 |       0 |    0 |      9 |      0 |      0 |    0 |          0 |
|               rdpp1_inst                                                                                                                              |                                                axis_data_fifo_512_cc_rx_xpm_counter_updn__parameterized1 |          8 |          8 |       0 |    0 |      9 |      0 |      0 |    0 |          0 |
|               rst_d1_inst                                                                                                                             |                                                                axis_data_fifo_512_cc_rx_xpm_fifo_reg_bit |          3 |          3 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|               wrp_inst                                                                                                                                |                                              axis_data_fifo_512_cc_rx_xpm_counter_updn__parameterized0_0 |         13 |         13 |       0 |    0 |      9 |      0 |      0 |    0 |          0 |
|               wrpp1_inst                                                                                                                              |                                              axis_data_fifo_512_cc_rx_xpm_counter_updn__parameterized1_1 |         17 |         17 |       0 |    0 |      9 |      0 |      0 |    0 |          0 |
|               xpm_fifo_rst_inst                                                                                                                       |                                                                    axis_data_fifo_512_cc_rx_xpm_fifo_rst |          2 |          2 |       0 |    0 |      5 |      0 |      0 |    0 |          0 |
|       tx_crossing                                                                                                                                     |                                                                                 axis_data_fifo_512_cc_tx |         59 |         59 |       0 |    0 |     53 |      8 |      1 |    0 |          0 |
|         inst                                                                                                                                          |                                                       axis_data_fifo_512_cc_tx_axis_data_fifo_v2_0_8_top |         59 |         59 |       0 |    0 |     53 |      8 |      1 |    0 |          0 |
|           gen_fifo.xpm_fifo_axis_inst                                                                                                                 |                                                                   axis_data_fifo_512_cc_tx_xpm_fifo_axis |         59 |         59 |       0 |    0 |     53 |      8 |      1 |    0 |          0 |
|             (gen_fifo.xpm_fifo_axis_inst)                                                                                                             |                                                                   axis_data_fifo_512_cc_tx_xpm_fifo_axis |          2 |          2 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|             gaxis_rst_sync.xpm_cdc_sync_rst_inst                                                                                                      |                                                                axis_data_fifo_512_cc_tx_xpm_cdc_sync_rst |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|             xpm_fifo_base_inst                                                                                                                        |                                                                   axis_data_fifo_512_cc_tx_xpm_fifo_base |         57 |         57 |       0 |    0 |     49 |      8 |      1 |    0 |          0 |
|               (xpm_fifo_base_inst)                                                                                                                    |                                                                   axis_data_fifo_512_cc_tx_xpm_fifo_base |          3 |          3 |       0 |    0 |      7 |      0 |      0 |    0 |          0 |
|               gen_sdpram.xpm_memory_base_inst                                                                                                         |                                                                 axis_data_fifo_512_cc_tx_xpm_memory_base |          5 |          5 |       0 |    0 |      0 |      8 |      1 |    0 |          0 |
|               rdp_inst                                                                                                                                |                                                axis_data_fifo_512_cc_tx_xpm_counter_updn__parameterized0 |         18 |         18 |       0 |    0 |      9 |      0 |      0 |    0 |          0 |
|               rdpp1_inst                                                                                                                              |                                                axis_data_fifo_512_cc_tx_xpm_counter_updn__parameterized1 |          9 |          9 |       0 |    0 |      9 |      0 |      0 |    0 |          0 |
|               rst_d1_inst                                                                                                                             |                                                                axis_data_fifo_512_cc_tx_xpm_fifo_reg_bit |          1 |          1 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|               wrp_inst                                                                                                                                |                                              axis_data_fifo_512_cc_tx_xpm_counter_updn__parameterized0_0 |         13 |         13 |       0 |    0 |      9 |      0 |      0 |    0 |          0 |
|               wrpp1_inst                                                                                                                              |                                              axis_data_fifo_512_cc_tx_xpm_counter_updn__parameterized1_1 |          8 |          8 |       0 |    0 |      9 |      0 |      0 |    0 |          0 |
|               xpm_fifo_rst_inst                                                                                                                       |                                                                    axis_data_fifo_512_cc_tx_xpm_fifo_rst |          2 |          2 |       0 |    0 |      5 |      0 |      0 |    0 |          0 |
|     inst_network_slice_array                                                                                                                          |                                                                                      network_slice_array |        585 |        585 |       0 |    0 |   2852 |      0 |      0 |    0 |          0 |
|       genblk1[0].nolabel_line115                                                                                                                      |                                                                               axis_register_slice_net_32 |         41 |         41 |       0 |    0 |     70 |      0 |      0 |    0 |          0 |
|         inst                                                                                                                                          |                               axis_register_slice_net_32_axis_register_slice_v1_1_26_axis_register_slice |         41 |         41 |       0 |    0 |     70 |      0 |      0 |    0 |          0 |
|           (inst)                                                                                                                                      |                               axis_register_slice_net_32_axis_register_slice_v1_1_26_axis_register_slice |          1 |          1 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|           axisc_register_slice_0                                                                                                                      |                              axis_register_slice_net_32_axis_register_slice_v1_1_26_axisc_register_slice |         40 |         40 |       0 |    0 |     69 |      0 |      0 |    0 |          0 |
|       genblk1[0].nolabel_line127                                                                                                                      |                                                                               axis_register_slice_net_56 |          8 |          8 |       0 |    0 |      6 |      0 |      0 |    0 |          0 |
|         inst                                                                                                                                          |                               axis_register_slice_net_56_axis_register_slice_v1_1_26_axis_register_slice |          8 |          8 |       0 |    0 |      6 |      0 |      0 |    0 |          0 |
|           (inst)                                                                                                                                      |                               axis_register_slice_net_56_axis_register_slice_v1_1_26_axis_register_slice |          1 |          1 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|           axisc_register_slice_0                                                                                                                      |                              axis_register_slice_net_56_axis_register_slice_v1_1_26_axisc_register_slice |          7 |          7 |       0 |    0 |      5 |      0 |      0 |    0 |          0 |
|       genblk1[0].nolabel_line139                                                                                                                      |                                                                        axis_register_slice_net_32_HD1962 |         41 |         41 |       0 |    0 |     70 |      0 |      0 |    0 |          0 |
|         inst                                                                                                                                          |                        axis_register_slice_net_32_axis_register_slice_v1_1_26_axis_register_slice_HD1963 |         41 |         41 |       0 |    0 |     70 |      0 |      0 |    0 |          0 |
|           (inst)                                                                                                                                      |                        axis_register_slice_net_32_axis_register_slice_v1_1_26_axis_register_slice_HD1963 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|           axisc_register_slice_0                                                                                                                      |                       axis_register_slice_net_32_axis_register_slice_v1_1_26_axisc_register_slice_HD1964 |         40 |         40 |       0 |    0 |     69 |      0 |      0 |    0 |          0 |
|       genblk1[0].nolabel_line151                                                                                                                      |                                                                               axis_register_slice_net_48 |         57 |         57 |       0 |    0 |    102 |      0 |      0 |    0 |          0 |
|         inst                                                                                                                                          |                               axis_register_slice_net_48_axis_register_slice_v1_1_26_axis_register_slice |         57 |         57 |       0 |    0 |    102 |      0 |      0 |    0 |          0 |
|           (inst)                                                                                                                                      |                               axis_register_slice_net_48_axis_register_slice_v1_1_26_axis_register_slice |          1 |          1 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|           axisc_register_slice_0                                                                                                                      |                              axis_register_slice_net_48_axis_register_slice_v1_1_26_axisc_register_slice |         56 |         56 |       0 |    0 |    101 |      0 |      0 |    0 |          0 |
|       genblk1[0].nolabel_line164                                                                                                                      |                                                                              axis_register_slice_net_512 |          0 |          0 |       0 |    0 |    465 |      0 |      0 |    0 |          0 |
|         inst                                                                                                                                          |                              axis_register_slice_net_512_axis_register_slice_v1_1_26_axis_register_slice |          0 |          0 |       0 |    0 |    465 |      0 |      0 |    0 |          0 |
|           axisc_register_slice_0                                                                                                                      |                             axis_register_slice_net_512_axis_register_slice_v1_1_26_axisc_register_slice |          0 |          0 |       0 |    0 |    465 |      0 |      0 |    0 |          0 |
|       genblk1[1].nolabel_line115                                                                                                                      |                                                                        axis_register_slice_net_32_HD1965 |         41 |         41 |       0 |    0 |     70 |      0 |      0 |    0 |          0 |
|         inst                                                                                                                                          |                        axis_register_slice_net_32_axis_register_slice_v1_1_26_axis_register_slice_HD1966 |         41 |         41 |       0 |    0 |     70 |      0 |      0 |    0 |          0 |
|           (inst)                                                                                                                                      |                        axis_register_slice_net_32_axis_register_slice_v1_1_26_axis_register_slice_HD1966 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|           axisc_register_slice_0                                                                                                                      |                       axis_register_slice_net_32_axis_register_slice_v1_1_26_axisc_register_slice_HD1967 |         40 |         40 |       0 |    0 |     69 |      0 |      0 |    0 |          0 |
|       genblk1[1].nolabel_line127                                                                                                                      |                                                                        axis_register_slice_net_56_HD2014 |          8 |          8 |       0 |    0 |      6 |      0 |      0 |    0 |          0 |
|         inst                                                                                                                                          |                        axis_register_slice_net_56_axis_register_slice_v1_1_26_axis_register_slice_HD2015 |          8 |          8 |       0 |    0 |      6 |      0 |      0 |    0 |          0 |
|           (inst)                                                                                                                                      |                        axis_register_slice_net_56_axis_register_slice_v1_1_26_axis_register_slice_HD2015 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|           axisc_register_slice_0                                                                                                                      |                       axis_register_slice_net_56_axis_register_slice_v1_1_26_axisc_register_slice_HD2016 |          7 |          7 |       0 |    0 |      5 |      0 |      0 |    0 |          0 |
|       genblk1[1].nolabel_line139                                                                                                                      |                                                                        axis_register_slice_net_32_HD1968 |         40 |         40 |       0 |    0 |     70 |      0 |      0 |    0 |          0 |
|         inst                                                                                                                                          |                        axis_register_slice_net_32_axis_register_slice_v1_1_26_axis_register_slice_HD1969 |         40 |         40 |       0 |    0 |     70 |      0 |      0 |    0 |          0 |
|           (inst)                                                                                                                                      |                        axis_register_slice_net_32_axis_register_slice_v1_1_26_axis_register_slice_HD1969 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|           axisc_register_slice_0                                                                                                                      |                       axis_register_slice_net_32_axis_register_slice_v1_1_26_axisc_register_slice_HD1970 |         39 |         39 |       0 |    0 |     69 |      0 |      0 |    0 |          0 |
|       genblk1[1].nolabel_line151                                                                                                                      |                                                                        axis_register_slice_net_48_HD2042 |         57 |         57 |       0 |    0 |    102 |      0 |      0 |    0 |          0 |
|         inst                                                                                                                                          |                        axis_register_slice_net_48_axis_register_slice_v1_1_26_axis_register_slice_HD2043 |         57 |         57 |       0 |    0 |    102 |      0 |      0 |    0 |          0 |
|           (inst)                                                                                                                                      |                        axis_register_slice_net_48_axis_register_slice_v1_1_26_axis_register_slice_HD2043 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|           axisc_register_slice_0                                                                                                                      |                       axis_register_slice_net_48_axis_register_slice_v1_1_26_axisc_register_slice_HD2044 |         56 |         56 |       0 |    0 |    101 |      0 |      0 |    0 |          0 |
|       genblk1[1].nolabel_line164                                                                                                                      |                                                                       axis_register_slice_net_512_HD2070 |          0 |          0 |       0 |    0 |    465 |      0 |      0 |    0 |          0 |
|         inst                                                                                                                                          |                       axis_register_slice_net_512_axis_register_slice_v1_1_26_axis_register_slice_HD2071 |          0 |          0 |       0 |    0 |    465 |      0 |      0 |    0 |          0 |
|           axisc_register_slice_0                                                                                                                      |                      axis_register_slice_net_512_axis_register_slice_v1_1_26_axisc_register_slice_HD2072 |          0 |          0 |       0 |    0 |    465 |      0 |      0 |    0 |          0 |
|       genblk1[2].nolabel_line115                                                                                                                      |                                                                        axis_register_slice_net_32_HD1971 |         41 |         41 |       0 |    0 |     70 |      0 |      0 |    0 |          0 |
|         inst                                                                                                                                          |                        axis_register_slice_net_32_axis_register_slice_v1_1_26_axis_register_slice_HD1972 |         41 |         41 |       0 |    0 |     70 |      0 |      0 |    0 |          0 |
|           (inst)                                                                                                                                      |                        axis_register_slice_net_32_axis_register_slice_v1_1_26_axis_register_slice_HD1972 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|           axisc_register_slice_0                                                                                                                      |                       axis_register_slice_net_32_axis_register_slice_v1_1_26_axisc_register_slice_HD1973 |         40 |         40 |       0 |    0 |     69 |      0 |      0 |    0 |          0 |
|       genblk1[2].nolabel_line127                                                                                                                      |                                                                        axis_register_slice_net_56_HD2017 |          8 |          8 |       0 |    0 |      6 |      0 |      0 |    0 |          0 |
|         inst                                                                                                                                          |                        axis_register_slice_net_56_axis_register_slice_v1_1_26_axis_register_slice_HD2018 |          8 |          8 |       0 |    0 |      6 |      0 |      0 |    0 |          0 |
|           (inst)                                                                                                                                      |                        axis_register_slice_net_56_axis_register_slice_v1_1_26_axis_register_slice_HD2018 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|           axisc_register_slice_0                                                                                                                      |                       axis_register_slice_net_56_axis_register_slice_v1_1_26_axisc_register_slice_HD2019 |          7 |          7 |       0 |    0 |      5 |      0 |      0 |    0 |          0 |
|       genblk1[2].nolabel_line139                                                                                                                      |                                                                        axis_register_slice_net_32_HD1974 |         41 |         41 |       0 |    0 |     70 |      0 |      0 |    0 |          0 |
|         inst                                                                                                                                          |                        axis_register_slice_net_32_axis_register_slice_v1_1_26_axis_register_slice_HD1975 |         41 |         41 |       0 |    0 |     70 |      0 |      0 |    0 |          0 |
|           (inst)                                                                                                                                      |                        axis_register_slice_net_32_axis_register_slice_v1_1_26_axis_register_slice_HD1975 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|           axisc_register_slice_0                                                                                                                      |                       axis_register_slice_net_32_axis_register_slice_v1_1_26_axisc_register_slice_HD1976 |         40 |         40 |       0 |    0 |     69 |      0 |      0 |    0 |          0 |
|       genblk1[2].nolabel_line151                                                                                                                      |                                                                        axis_register_slice_net_48_HD2045 |         56 |         56 |       0 |    0 |    102 |      0 |      0 |    0 |          0 |
|         inst                                                                                                                                          |                        axis_register_slice_net_48_axis_register_slice_v1_1_26_axis_register_slice_HD2046 |         56 |         56 |       0 |    0 |    102 |      0 |      0 |    0 |          0 |
|           (inst)                                                                                                                                      |                        axis_register_slice_net_48_axis_register_slice_v1_1_26_axis_register_slice_HD2046 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|           axisc_register_slice_0                                                                                                                      |                       axis_register_slice_net_48_axis_register_slice_v1_1_26_axisc_register_slice_HD2047 |         55 |         55 |       0 |    0 |    101 |      0 |      0 |    0 |          0 |
|       genblk1[2].nolabel_line164                                                                                                                      |                                                                       axis_register_slice_net_512_HD2073 |          0 |          0 |       0 |    0 |    465 |      0 |      0 |    0 |          0 |
|         inst                                                                                                                                          |                       axis_register_slice_net_512_axis_register_slice_v1_1_26_axis_register_slice_HD2074 |          0 |          0 |       0 |    0 |    465 |      0 |      0 |    0 |          0 |
|           axisc_register_slice_0                                                                                                                      |                      axis_register_slice_net_512_axis_register_slice_v1_1_26_axisc_register_slice_HD2075 |          0 |          0 |       0 |    0 |    465 |      0 |      0 |    0 |          0 |
|       genblk1[3].nolabel_line115                                                                                                                      |                                                                        axis_register_slice_net_32_HD1977 |         41 |         41 |       0 |    0 |     70 |      0 |      0 |    0 |          0 |
|         inst                                                                                                                                          |                        axis_register_slice_net_32_axis_register_slice_v1_1_26_axis_register_slice_HD1978 |         41 |         41 |       0 |    0 |     70 |      0 |      0 |    0 |          0 |
|           (inst)                                                                                                                                      |                        axis_register_slice_net_32_axis_register_slice_v1_1_26_axis_register_slice_HD1978 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|           axisc_register_slice_0                                                                                                                      |                       axis_register_slice_net_32_axis_register_slice_v1_1_26_axisc_register_slice_HD1979 |         40 |         40 |       0 |    0 |     69 |      0 |      0 |    0 |          0 |
|       genblk1[3].nolabel_line127                                                                                                                      |                                                                        axis_register_slice_net_56_HD2020 |          7 |          7 |       0 |    0 |      6 |      0 |      0 |    0 |          0 |
|         inst                                                                                                                                          |                        axis_register_slice_net_56_axis_register_slice_v1_1_26_axis_register_slice_HD2021 |          7 |          7 |       0 |    0 |      6 |      0 |      0 |    0 |          0 |
|           (inst)                                                                                                                                      |                        axis_register_slice_net_56_axis_register_slice_v1_1_26_axis_register_slice_HD2021 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|           axisc_register_slice_0                                                                                                                      |                       axis_register_slice_net_56_axis_register_slice_v1_1_26_axisc_register_slice_HD2022 |          6 |          6 |       0 |    0 |      5 |      0 |      0 |    0 |          0 |
|       genblk1[3].nolabel_line139                                                                                                                      |                                                                        axis_register_slice_net_32_HD1980 |         41 |         41 |       0 |    0 |     70 |      0 |      0 |    0 |          0 |
|         inst                                                                                                                                          |                        axis_register_slice_net_32_axis_register_slice_v1_1_26_axis_register_slice_HD1981 |         41 |         41 |       0 |    0 |     70 |      0 |      0 |    0 |          0 |
|           (inst)                                                                                                                                      |                        axis_register_slice_net_32_axis_register_slice_v1_1_26_axis_register_slice_HD1981 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|           axisc_register_slice_0                                                                                                                      |                       axis_register_slice_net_32_axis_register_slice_v1_1_26_axisc_register_slice_HD1982 |         40 |         40 |       0 |    0 |     69 |      0 |      0 |    0 |          0 |
|       genblk1[3].nolabel_line151                                                                                                                      |                                                                        axis_register_slice_net_48_HD2048 |         57 |         57 |       0 |    0 |    102 |      0 |      0 |    0 |          0 |
|         inst                                                                                                                                          |                        axis_register_slice_net_48_axis_register_slice_v1_1_26_axis_register_slice_HD2049 |         57 |         57 |       0 |    0 |    102 |      0 |      0 |    0 |          0 |
|           (inst)                                                                                                                                      |                        axis_register_slice_net_48_axis_register_slice_v1_1_26_axis_register_slice_HD2049 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|           axisc_register_slice_0                                                                                                                      |                       axis_register_slice_net_48_axis_register_slice_v1_1_26_axisc_register_slice_HD2050 |         56 |         56 |       0 |    0 |    101 |      0 |      0 |    0 |          0 |
|       genblk1[3].nolabel_line164                                                                                                                      |                                                                       axis_register_slice_net_512_HD2076 |          0 |          0 |       0 |    0 |    465 |      0 |      0 |    0 |          0 |
|         inst                                                                                                                                          |                       axis_register_slice_net_512_axis_register_slice_v1_1_26_axis_register_slice_HD2077 |          0 |          0 |       0 |    0 |    465 |      0 |      0 |    0 |          0 |
|           axisc_register_slice_0                                                                                                                      |                      axis_register_slice_net_512_axis_register_slice_v1_1_26_axisc_register_slice_HD2078 |          0 |          0 |       0 |    0 |    465 |      0 |      0 |    0 |          0 |
|     inst_network_stack                                                                                                                                |                                                                                 network_stack__xdcDup__1 |      63626 |      56975 |    6070 |  581 | 148621 |     35 |     25 |    0 |          0 |
|       (inst_network_stack)                                                                                                                            |                                                                                 network_stack__xdcDup__1 |        580 |        371 |       0 |  209 |    884 |      0 |      0 |    0 |          0 |
|       arp_server_inst                                                                                                                                 |                                                                                     arp_server_subnet_ip |       1231 |       1079 |       0 |  152 |   3765 |      0 |      3 |    0 |          0 |
|         (arp_server_inst)                                                                                                                             |                                                                                     arp_server_subnet_ip |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|         inst                                                                                                                                          |                                                               arp_server_subnet_ip_arp_server_subnet_top |       1231 |       1079 |       0 |  152 |   3765 |      0 |      3 |    0 |          0 |
|           arpDataIn_internal_U                                                                                                                        |                                               arp_server_subnet_ip_arp_server_subnet_top_fifo_w1024_d2_S |        183 |        183 |       0 |    0 |    358 |      0 |      0 |    0 |          0 |
|             (arpDataIn_internal_U)                                                                                                                    |                                               arp_server_subnet_ip_arp_server_subnet_top_fifo_w1024_d2_S |          6 |          6 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|             U_arp_server_subnet_top_fifo_w1024_d2_S_ram                                                                                               |                                    arp_server_subnet_ip_arp_server_subnet_top_fifo_w1024_d2_S_shiftReg_5 |        177 |        177 |       0 |    0 |    354 |      0 |      0 |    0 |          0 |
|           arpDataOut_internal_U                                                                                                                       |                                             arp_server_subnet_ip_arp_server_subnet_top_fifo_w1024_d2_S_0 |        215 |        215 |       0 |    0 |    427 |      0 |      0 |    0 |          0 |
|             (arpDataOut_internal_U)                                                                                                                   |                                             arp_server_subnet_ip_arp_server_subnet_top_fifo_w1024_d2_S_0 |          4 |          4 |       0 |    0 |      5 |      0 |      0 |    0 |          0 |
|             U_arp_server_subnet_top_fifo_w1024_d2_S_ram                                                                                               |                                      arp_server_subnet_ip_arp_server_subnet_top_fifo_w1024_d2_S_shiftReg |        211 |        211 |       0 |    0 |    422 |      0 |      0 |    0 |          0 |
|           arpReplyMetaFifo_U                                                                                                                          |                                                arp_server_subnet_ip_arp_server_subnet_top_fifo_w128_d4_S |         90 |         26 |       0 |   64 |      5 |      0 |      0 |    0 |          0 |
|             (arpReplyMetaFifo_U)                                                                                                                      |                                                arp_server_subnet_ip_arp_server_subnet_top_fifo_w128_d4_S |          8 |          8 |       0 |    0 |      5 |      0 |      0 |    0 |          0 |
|             U_arp_server_subnet_top_fifo_w128_d4_S_ram                                                                                                |                                       arp_server_subnet_ip_arp_server_subnet_top_fifo_w128_d4_S_shiftReg |         82 |         18 |       0 |   64 |      0 |      0 |      0 |    0 |          0 |
|           arpRequestMetaFifo_U                                                                                                                        |                                                 arp_server_subnet_ip_arp_server_subnet_top_fifo_w32_d4_S |         22 |          6 |       0 |   16 |      5 |      0 |      0 |    0 |          0 |
|             (arpRequestMetaFifo_U)                                                                                                                    |                                                 arp_server_subnet_ip_arp_server_subnet_top_fifo_w32_d4_S |          5 |          5 |       0 |    0 |      5 |      0 |      0 |    0 |          0 |
|             U_arp_server_subnet_top_fifo_w32_d4_S_ram                                                                                                 |                                        arp_server_subnet_ip_arp_server_subnet_top_fifo_w32_d4_S_shiftReg |         17 |          1 |       0 |   16 |      0 |      0 |      0 |    0 |          0 |
|           arpTableInsertFifo_U                                                                                                                        |                                                 arp_server_subnet_ip_arp_server_subnet_top_fifo_w81_d4_S |         41 |          9 |       0 |   32 |      5 |      0 |      0 |    0 |          0 |
|             (arpTableInsertFifo_U)                                                                                                                    |                                                 arp_server_subnet_ip_arp_server_subnet_top_fifo_w81_d4_S |          7 |          7 |       0 |    0 |      5 |      0 |      0 |    0 |          0 |
|             U_arp_server_subnet_top_fifo_w81_d4_S_ram                                                                                                 |                                        arp_server_subnet_ip_arp_server_subnet_top_fifo_w81_d4_S_shiftReg |         34 |          2 |       0 |   32 |      0 |      0 |      0 |    0 |          0 |
|           arp_table_U0                                                                                                                                |                                                     arp_server_subnet_ip_arp_server_subnet_top_arp_table |        126 |        126 |       0 |    0 |    503 |      0 |      3 |    0 |          0 |
|             (arp_table_U0)                                                                                                                            |                                                     arp_server_subnet_ip_arp_server_subnet_top_arp_table |         33 |         33 |       0 |    0 |    263 |      0 |      0 |    0 |          0 |
|             arpTable_macAddress_V_U                                                                                                                   |              arp_server_subnet_ip_arp_server_subnet_top_arp_table_arpTable_macAddress_V_RAM_1P_BRAM_1R1W |          8 |          8 |       0 |    0 |      0 |      0 |      2 |    0 |          0 |
|             arpTable_valid_U                                                                                                                          |                     arp_server_subnet_ip_arp_server_subnet_top_arp_table_arpTable_valid_RAM_1P_BRAM_1R1W |          0 |          0 |       0 |    0 |      0 |      0 |      1 |    0 |          0 |
|             regslice_both_m_axis_arp_lookup_reply_U                                                                                                   |                                 arp_server_subnet_ip_arp_server_subnet_top_regslice_both__parameterized3 |         33 |         33 |       0 |    0 |    102 |      0 |      0 |    0 |          0 |
|             regslice_both_m_axis_host_arp_lookup_reply_U                                                                                              |                               arp_server_subnet_ip_arp_server_subnet_top_regslice_both__parameterized3_3 |         10 |         10 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|             regslice_both_s_axis_arp_lookup_request_U                                                                                                 |                                 arp_server_subnet_ip_arp_server_subnet_top_regslice_both__parameterized2 |         21 |         21 |       0 |    0 |     68 |      0 |      0 |    0 |          0 |
|             regslice_both_s_axis_host_arp_lookup_request_U                                                                                            |                               arp_server_subnet_ip_arp_server_subnet_top_regslice_both__parameterized2_4 |         21 |         21 |       0 |    0 |     68 |      0 |      0 |    0 |          0 |
|           convert_axis_to_net_axis_512_U0                                                                                                             |                                arp_server_subnet_ip_arp_server_subnet_top_convert_axis_to_net_axis_512_s |        100 |        100 |       0 |    0 |    541 |      0 |      0 |    0 |          0 |
|             (convert_axis_to_net_axis_512_U0)                                                                                                         |                                arp_server_subnet_ip_arp_server_subnet_top_convert_axis_to_net_axis_512_s |          1 |          1 |       0 |    0 |    179 |      0 |      0 |    0 |          0 |
|             regslice_both_s_axis_V_data_V_U                                                                                                           |                                               arp_server_subnet_ip_arp_server_subnet_top_regslice_both_1 |         93 |         93 |       0 |    0 |    356 |      0 |      0 |    0 |          0 |
|             regslice_both_s_axis_V_last_V_U                                                                                                           |                               arp_server_subnet_ip_arp_server_subnet_top_regslice_both__parameterized1_2 |          6 |          6 |       0 |    0 |      6 |      0 |      0 |    0 |          0 |
|           convert_net_axis_to_axis_512_U0                                                                                                             |                                arp_server_subnet_ip_arp_server_subnet_top_convert_net_axis_to_axis_512_s |        119 |        119 |       0 |    0 |    647 |      0 |      0 |    0 |          0 |
|             (convert_net_axis_to_axis_512_U0)                                                                                                         |                                arp_server_subnet_ip_arp_server_subnet_top_convert_net_axis_to_axis_512_s |          1 |          1 |       0 |    0 |    215 |      0 |      0 |    0 |          0 |
|             regslice_both_m_axis_V_data_V_U                                                                                                           |                                                 arp_server_subnet_ip_arp_server_subnet_top_regslice_both |        117 |        117 |       0 |    0 |    426 |      0 |      0 |    0 |          0 |
|             regslice_both_m_axis_V_last_V_U                                                                                                           |                                 arp_server_subnet_ip_arp_server_subnet_top_regslice_both__parameterized1 |          2 |          2 |       0 |    0 |      6 |      0 |      0 |    0 |          0 |
|           generate_arp_pkg_512_U0                                                                                                                     |                                        arp_server_subnet_ip_arp_server_subnet_top_generate_arp_pkg_512_s |         12 |         12 |       0 |    0 |    440 |      0 |      0 |    0 |          0 |
|           myIpAddress_c16_U                                                                                                                           |                                                 arp_server_subnet_ip_arp_server_subnet_top_fifo_w32_d3_S |         26 |         10 |       0 |   16 |      5 |      0 |      0 |    0 |          0 |
|             (myIpAddress_c16_U)                                                                                                                       |                                                 arp_server_subnet_ip_arp_server_subnet_top_fifo_w32_d3_S |          7 |          7 |       0 |    0 |      5 |      0 |      0 |    0 |          0 |
|             U_arp_server_subnet_top_fifo_w32_d3_S_ram                                                                                                 |                                        arp_server_subnet_ip_arp_server_subnet_top_fifo_w32_d3_S_shiftReg |         19 |          3 |       0 |   16 |      0 |      0 |      0 |    0 |          0 |
|           myIpAddress_c_U                                                                                                                             |                                                 arp_server_subnet_ip_arp_server_subnet_top_fifo_w32_d2_S |         38 |         38 |       0 |    0 |     68 |      0 |      0 |    0 |          0 |
|             (myIpAddress_c_U)                                                                                                                         |                                                 arp_server_subnet_ip_arp_server_subnet_top_fifo_w32_d2_S |          5 |          5 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|             U_arp_server_subnet_top_fifo_w32_d2_S_ram                                                                                                 |                                        arp_server_subnet_ip_arp_server_subnet_top_fifo_w32_d2_S_shiftReg |         33 |         33 |       0 |    0 |     64 |      0 |      0 |    0 |          0 |
|           myMacAddress_c_U                                                                                                                            |                                                 arp_server_subnet_ip_arp_server_subnet_top_fifo_w48_d4_S |         33 |          9 |       0 |   24 |      5 |      0 |      0 |    0 |          0 |
|             (myMacAddress_c_U)                                                                                                                        |                                                 arp_server_subnet_ip_arp_server_subnet_top_fifo_w48_d4_S |          7 |          7 |       0 |    0 |      5 |      0 |      0 |    0 |          0 |
|             U_arp_server_subnet_top_fifo_w48_d4_S_ram                                                                                                 |                                        arp_server_subnet_ip_arp_server_subnet_top_fifo_w48_d4_S_shiftReg |         26 |          2 |       0 |   24 |      0 |      0 |      0 |    0 |          0 |
|           process_arp_pkg_512_U0                                                                                                                      |                                         arp_server_subnet_ip_arp_server_subnet_top_process_arp_pkg_512_s |        233 |        233 |       0 |    0 |    756 |      0 |      0 |    0 |          0 |
|       icmp_in_data_converter                                                                                                                          |                                                                                 axis_512_to_64_converter |        322 |        322 |       0 |    0 |    667 |      0 |      0 |    0 |          0 |
|         inst                                                                                                                                          |                             axis_512_to_64_converter_axis_dwidth_converter_v1_1_25_axis_dwidth_converter |        322 |        322 |       0 |    0 |    667 |      0 |      0 |    0 |          0 |
|           (inst)                                                                                                                                      |                             axis_512_to_64_converter_axis_dwidth_converter_v1_1_25_axis_dwidth_converter |          1 |          1 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|           gen_downsizer_conversion.axisc_downsizer_0                                                                                                  |                                   axis_512_to_64_converter_axis_dwidth_converter_v1_1_25_axisc_downsizer |        321 |        321 |       0 |    0 |    666 |      0 |      0 |    0 |          0 |
|       icmp_out_data_converter                                                                                                                         |                                                                                 axis_64_to_512_converter |         20 |         20 |       0 |    0 |    663 |      0 |      0 |    0 |          0 |
|         inst                                                                                                                                          |                             axis_64_to_512_converter_axis_dwidth_converter_v1_1_25_axis_dwidth_converter |         20 |         20 |       0 |    0 |    663 |      0 |      0 |    0 |          0 |
|           (inst)                                                                                                                                      |                             axis_64_to_512_converter_axis_dwidth_converter_v1_1_25_axis_dwidth_converter |          1 |          1 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|           gen_upsizer_conversion.axisc_upsizer_0                                                                                                      |                                     axis_64_to_512_converter_axis_dwidth_converter_v1_1_25_axisc_upsizer |         19 |         19 |       0 |    0 |    662 |      0 |      0 |    0 |          0 |
|       icmp_server_inst                                                                                                                                |                                                                                           icmp_server_ip |       1686 |       1415 |     254 |   17 |   2117 |      1 |      1 |    0 |          0 |
|         inst                                                                                                                                          |                                                                           icmp_server_ip_icmp_server_top |       1686 |       1415 |     254 |   17 |   2117 |      1 |      1 |    0 |          0 |
|           check_icmp_checksum_U0                                                                                                                      |                                                       icmp_server_ip_icmp_server_top_check_icmp_checksum |        541 |        541 |       0 |    0 |    446 |      0 |      0 |    0 |          0 |
|           convert_axis_to_net_axis_64_1_U0                                                                                                            |                                             icmp_server_ip_icmp_server_top_convert_axis_to_net_axis_64_1 |         10 |         10 |       0 |    0 |     10 |      0 |      0 |    0 |          0 |
|             (convert_axis_to_net_axis_64_1_U0)                                                                                                        |                                             icmp_server_ip_icmp_server_top_convert_axis_to_net_axis_64_1 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|             regslice_both_udpIn_V_data_V_U                                                                                                            |                                                          icmp_server_ip_icmp_server_top_regslice_both_16 |          4 |          4 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|             regslice_both_udpIn_V_last_V_U                                                                                                            |                                          icmp_server_ip_icmp_server_top_regslice_both__parameterized1_18 |          6 |          6 |       0 |    0 |      6 |      0 |      0 |    0 |          0 |
|           convert_axis_to_net_axis_64_2_U0                                                                                                            |                                             icmp_server_ip_icmp_server_top_convert_axis_to_net_axis_64_2 |         10 |         10 |       0 |    0 |     10 |      0 |      0 |    0 |          0 |
|             (convert_axis_to_net_axis_64_2_U0)                                                                                                        |                                             icmp_server_ip_icmp_server_top_convert_axis_to_net_axis_64_2 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|             regslice_both_ttlIn_V_data_V_U                                                                                                            |                                                          icmp_server_ip_icmp_server_top_regslice_both_13 |          4 |          4 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|             regslice_both_ttlIn_V_last_V_U                                                                                                            |                                          icmp_server_ip_icmp_server_top_regslice_both__parameterized1_15 |          6 |          6 |       0 |    0 |      6 |      0 |      0 |    0 |          0 |
|           convert_axis_to_net_axis_64_U0                                                                                                              |                                             icmp_server_ip_icmp_server_top_convert_axis_to_net_axis_64_s |         53 |         53 |       0 |    0 |    233 |      0 |      0 |    0 |          0 |
|             (convert_axis_to_net_axis_64_U0)                                                                                                          |                                             icmp_server_ip_icmp_server_top_convert_axis_to_net_axis_64_s |          1 |          1 |       0 |    0 |     75 |      0 |      0 |    0 |          0 |
|             regslice_both_s_axis_V_data_V_U                                                                                                           |                                                          icmp_server_ip_icmp_server_top_regslice_both_10 |         38 |         38 |       0 |    0 |    132 |      0 |      0 |    0 |          0 |
|             regslice_both_s_axis_V_keep_V_U                                                                                                           |                                          icmp_server_ip_icmp_server_top_regslice_both__parameterized0_11 |          8 |          8 |       0 |    0 |     20 |      0 |      0 |    0 |          0 |
|             regslice_both_s_axis_V_last_V_U                                                                                                           |                                          icmp_server_ip_icmp_server_top_regslice_both__parameterized1_12 |          6 |          6 |       0 |    0 |      6 |      0 |      0 |    0 |          0 |
|           convert_net_axis_to_axis_64_U0                                                                                                              |                                             icmp_server_ip_icmp_server_top_convert_net_axis_to_axis_64_s |         57 |         57 |       0 |    0 |    235 |      0 |      0 |    0 |          0 |
|             (convert_net_axis_to_axis_64_U0)                                                                                                          |                                             icmp_server_ip_icmp_server_top_convert_net_axis_to_axis_64_s |          1 |          1 |       0 |    0 |     77 |      0 |      0 |    0 |          0 |
|             regslice_both_m_axis_V_data_V_U                                                                                                           |                                                             icmp_server_ip_icmp_server_top_regslice_both |         42 |         42 |       0 |    0 |    132 |      0 |      0 |    0 |          0 |
|             regslice_both_m_axis_V_keep_V_U                                                                                                           |                                             icmp_server_ip_icmp_server_top_regslice_both__parameterized0 |          9 |          9 |       0 |    0 |     20 |      0 |      0 |    0 |          0 |
|             regslice_both_m_axis_V_last_V_U                                                                                                           |                                             icmp_server_ip_icmp_server_top_regslice_both__parameterized1 |          6 |          6 |       0 |    0 |      6 |      0 |      0 |    0 |          0 |
|           dataIn_internal_U                                                                                                                           |                                                            icmp_server_ip_icmp_server_top_fifo_w128_d2_S |         80 |         80 |       0 |    0 |    150 |      0 |      0 |    0 |          0 |
|             (dataIn_internal_U)                                                                                                                       |                                                            icmp_server_ip_icmp_server_top_fifo_w128_d2_S |          6 |          6 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|             U_icmp_server_top_fifo_w128_d2_S_ram                                                                                                      |                                                 icmp_server_ip_icmp_server_top_fifo_w128_d2_S_shiftReg_9 |         74 |         74 |       0 |    0 |    146 |      0 |      0 |    0 |          0 |
|           dataOut_internal_U                                                                                                                          |                                                          icmp_server_ip_icmp_server_top_fifo_w128_d2_S_0 |         76 |         76 |       0 |    0 |    150 |      0 |      0 |    0 |          0 |
|             (dataOut_internal_U)                                                                                                                      |                                                          icmp_server_ip_icmp_server_top_fifo_w128_d2_S_0 |          3 |          3 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|             U_icmp_server_top_fifo_w128_d2_S_ram                                                                                                      |                                                 icmp_server_ip_icmp_server_top_fifo_w128_d2_S_shiftReg_8 |         73 |         73 |       0 |    0 |    146 |      0 |      0 |    0 |          0 |
|           dropper_U0                                                                                                                                  |                                                                   icmp_server_ip_icmp_server_top_dropper |         13 |         13 |       0 |    0 |     81 |      0 |      0 |    0 |          0 |
|           icmp_server_stream_stream_stream_stream_net_axis_64_0_checksumStreams_1_U                                                                   |                                                            icmp_server_ip_icmp_server_top_fifo_w16_d16_S |         24 |         16 |       0 |    8 |      7 |      0 |      0 |    0 |          0 |
|             (icmp_server_stream_stream_stream_stream_net_axis_64_0_checksumStreams_1_U)                                                               |                                                            icmp_server_ip_icmp_server_top_fifo_w16_d16_S |          6 |          6 |       0 |    0 |      7 |      0 |      0 |    0 |          0 |
|             U_icmp_server_top_fifo_w16_d16_S_ram                                                                                                      |                                                 icmp_server_ip_icmp_server_top_fifo_w16_d16_S_shiftReg_7 |         18 |         10 |       0 |    8 |      0 |      0 |      0 |    0 |          0 |
|           icmp_server_stream_stream_stream_stream_net_axis_64_0_checksumStreams_U                                                                     |                                                          icmp_server_ip_icmp_server_top_fifo_w16_d16_S_1 |         28 |         20 |       0 |    8 |      7 |      0 |      0 |    0 |          0 |
|             (icmp_server_stream_stream_stream_stream_net_axis_64_0_checksumStreams_U)                                                                 |                                                          icmp_server_ip_icmp_server_top_fifo_w16_d16_S_1 |          8 |          8 |       0 |    0 |      7 |      0 |      0 |    0 |          0 |
|             U_icmp_server_top_fifo_w16_d16_S_ram                                                                                                      |                                                   icmp_server_ip_icmp_server_top_fifo_w16_d16_S_shiftReg |         20 |         12 |       0 |    8 |      0 |      0 |      0 |    0 |          0 |
|           icmp_server_stream_stream_stream_stream_net_axis_64_0_dataStreams_1_U                                                                       |                                                           icmp_server_ip_icmp_server_top_fifo_w128_d16_A |         64 |         16 |      48 |    0 |     93 |      0 |      0 |    0 |          0 |
|             (icmp_server_stream_stream_stream_stream_net_axis_64_0_dataStreams_1_U)                                                                   |                                                           icmp_server_ip_icmp_server_top_fifo_w128_d16_A |         12 |         12 |       0 |    0 |     16 |      0 |      0 |    0 |          0 |
|             U_icmp_server_top_fifo_w128_d16_A_ram                                                                                                     |                                                     icmp_server_ip_icmp_server_top_fifo_w128_d16_A_ram_6 |         52 |          4 |      48 |    0 |     77 |      0 |      0 |    0 |          0 |
|           icmp_server_stream_stream_stream_stream_net_axis_64_0_dataStreams_U                                                                         |                                                         icmp_server_ip_icmp_server_top_fifo_w128_d16_A_2 |        164 |        116 |      48 |    0 |     93 |      0 |      0 |    0 |          0 |
|             (icmp_server_stream_stream_stream_stream_net_axis_64_0_dataStreams_U)                                                                     |                                                         icmp_server_ip_icmp_server_top_fifo_w128_d16_A_2 |         12 |         12 |       0 |    0 |     16 |      0 |      0 |    0 |          0 |
|             U_icmp_server_top_fifo_w128_d16_A_ram                                                                                                     |                                                       icmp_server_ip_icmp_server_top_fifo_w128_d16_A_ram |        152 |        104 |      48 |    0 |     77 |      0 |      0 |    0 |          0 |
|           insertChecksum_U0                                                                                                                           |                                                            icmp_server_ip_icmp_server_top_insertChecksum |        108 |        108 |       0 |    0 |    257 |      0 |      0 |    0 |          0 |
|           packageBuffer1_U                                                                                                                            |                                                            icmp_server_ip_icmp_server_top_fifo_w73_d64_A |        112 |         28 |      84 |    0 |    101 |      0 |      0 |    0 |          0 |
|             (packageBuffer1_U)                                                                                                                        |                                                            icmp_server_ip_icmp_server_top_fifo_w73_d64_A |         19 |         19 |       0 |    0 |     22 |      0 |      0 |    0 |          0 |
|             U_icmp_server_top_fifo_w73_d64_A_ram                                                                                                      |                                                        icmp_server_ip_icmp_server_top_fifo_w73_d64_A_ram |         93 |          9 |      84 |    0 |     79 |      0 |      0 |    0 |          0 |
|           ttlIn_internal_U                                                                                                                            |                                                          icmp_server_ip_icmp_server_top_fifo_w128_d2_S_3 |         11 |         11 |       0 |    0 |      6 |      0 |      0 |    0 |          0 |
|             (ttlIn_internal_U)                                                                                                                        |                                                          icmp_server_ip_icmp_server_top_fifo_w128_d2_S_3 |          6 |          6 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|             U_icmp_server_top_fifo_w128_d2_S_ram                                                                                                      |                                                 icmp_server_ip_icmp_server_top_fifo_w128_d2_S_shiftReg_5 |          5 |          5 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|           udpAddIpHeader_U0                                                                                                                           |                                                            icmp_server_ip_icmp_server_top_udpAddIpHeader |        128 |        128 |       0 |    0 |     72 |      0 |      0 |    0 |          0 |
|           udpIn_internal_U                                                                                                                            |                                                          icmp_server_ip_icmp_server_top_fifo_w128_d2_S_4 |          6 |          6 |       0 |    0 |      6 |      0 |      0 |    0 |          0 |
|             (udpIn_internal_U)                                                                                                                        |                                                          icmp_server_ip_icmp_server_top_fifo_w128_d2_S_4 |          5 |          5 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|             U_icmp_server_top_fifo_w128_d2_S_ram                                                                                                      |                                                   icmp_server_ip_icmp_server_top_fifo_w128_d2_S_shiftReg |          1 |          1 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|           udpPort2addIpHeader_data_U                                                                                                                  |                                                          icmp_server_ip_icmp_server_top_fifo_w128_d192_A |         36 |         36 |       0 |    0 |     36 |      1 |      1 |    0 |          0 |
|             (udpPort2addIpHeader_data_U)                                                                                                              |                                                          icmp_server_ip_icmp_server_top_fifo_w128_d192_A |         24 |         24 |       0 |    0 |     28 |      0 |      0 |    0 |          0 |
|             U_icmp_server_top_fifo_w128_d192_A_ram                                                                                                    |                                                      icmp_server_ip_icmp_server_top_fifo_w128_d192_A_ram |         12 |         12 |       0 |    0 |      8 |      1 |      1 |    0 |          0 |
|           udpPort2addIpHeader_header_U                                                                                                                |                                                            icmp_server_ip_icmp_server_top_fifo_w64_d64_A |        116 |         42 |      74 |    0 |     92 |      0 |      0 |    0 |          0 |
|             (udpPort2addIpHeader_header_U)                                                                                                            |                                                            icmp_server_ip_icmp_server_top_fifo_w64_d64_A |         19 |         19 |       0 |    0 |     22 |      0 |      0 |    0 |          0 |
|             U_icmp_server_top_fifo_w64_d64_A_ram                                                                                                      |                                                        icmp_server_ip_icmp_server_top_fifo_w64_d64_A_ram |         97 |         23 |      74 |    0 |     70 |      0 |      0 |    0 |          0 |
|           udpPortUnreachable_U0                                                                                                                       |                                                        icmp_server_ip_icmp_server_top_udpPortUnreachable |         49 |         49 |       0 |    0 |     26 |      0 |      0 |    0 |          0 |
|           validFifo_U                                                                                                                                 |                                                              icmp_server_ip_icmp_server_top_fifo_w1_d8_S |          8 |          7 |       0 |    1 |      6 |      0 |      0 |    0 |          0 |
|             (validFifo_U)                                                                                                                             |                                                              icmp_server_ip_icmp_server_top_fifo_w1_d8_S |          5 |          5 |       0 |    0 |      6 |      0 |      0 |    0 |          0 |
|             U_icmp_server_top_fifo_w1_d8_S_ram                                                                                                        |                                                     icmp_server_ip_icmp_server_top_fifo_w1_d8_S_shiftReg |          3 |          2 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|       inst_meta_slice_00                                                                                                                              |                                                                                meta_reg_array__xdcDup__1 |         82 |         82 |       0 |    0 |    140 |      0 |      0 |    0 |          0 |
|         genblk1[0].inst_reg                                                                                                                           |                                                                                      meta_reg__xdcDup__1 |         41 |         41 |       0 |    0 |     70 |      0 |      0 |    0 |          0 |
|           inst_reg_slice                                                                                                                              |                                                                              axis_register_slice_meta_32 |         41 |         41 |       0 |    0 |     70 |      0 |      0 |    0 |          0 |
|             inst                                                                                                                                      |                              axis_register_slice_meta_32_axis_register_slice_v1_1_26_axis_register_slice |         41 |         41 |       0 |    0 |     70 |      0 |      0 |    0 |          0 |
|               (inst)                                                                                                                                  |                              axis_register_slice_meta_32_axis_register_slice_v1_1_26_axis_register_slice |          1 |          1 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|               axisc_register_slice_0                                                                                                                  |                             axis_register_slice_meta_32_axis_register_slice_v1_1_26_axisc_register_slice |         40 |         40 |       0 |    0 |     69 |      0 |      0 |    0 |          0 |
|         genblk1[1].inst_reg                                                                                                                           |                                                                                      meta_reg__xdcDup__2 |         41 |         41 |       0 |    0 |     70 |      0 |      0 |    0 |          0 |
|           inst_reg_slice                                                                                                                              |                                                                       axis_register_slice_meta_32_HD2411 |         41 |         41 |       0 |    0 |     70 |      0 |      0 |    0 |          0 |
|             inst                                                                                                                                      |                       axis_register_slice_meta_32_axis_register_slice_v1_1_26_axis_register_slice_HD2412 |         41 |         41 |       0 |    0 |     70 |      0 |      0 |    0 |          0 |
|               (inst)                                                                                                                                  |                       axis_register_slice_meta_32_axis_register_slice_v1_1_26_axis_register_slice_HD2412 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|               axisc_register_slice_0                                                                                                                  |                      axis_register_slice_meta_32_axis_register_slice_v1_1_26_axisc_register_slice_HD2413 |         40 |         40 |       0 |    0 |     69 |      0 |      0 |    0 |          0 |
|       inst_meta_slice_10                                                                                                                              |                                                                meta_reg_array__parameterized0__xdcDup__1 |        116 |        116 |       0 |    0 |    208 |      0 |      0 |    0 |          0 |
|         genblk1[0].inst_reg                                                                                                                           |                                                                      meta_reg__parameterized0__xdcDup__1 |         58 |         58 |       0 |    0 |    104 |      0 |      0 |    0 |          0 |
|           inst_reg_slice                                                                                                                              |                                                                              axis_register_slice_meta_56 |         58 |         58 |       0 |    0 |    104 |      0 |      0 |    0 |          0 |
|             inst                                                                                                                                      |                              axis_register_slice_meta_56_axis_register_slice_v1_1_26_axis_register_slice |         58 |         58 |       0 |    0 |    104 |      0 |      0 |    0 |          0 |
|               (inst)                                                                                                                                  |                              axis_register_slice_meta_56_axis_register_slice_v1_1_26_axis_register_slice |          1 |          1 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|               axisc_register_slice_0                                                                                                                  |                             axis_register_slice_meta_56_axis_register_slice_v1_1_26_axisc_register_slice |         57 |         57 |       0 |    0 |    103 |      0 |      0 |    0 |          0 |
|         genblk1[1].inst_reg                                                                                                                           |                                                                      meta_reg__parameterized0__xdcDup__2 |         58 |         58 |       0 |    0 |    104 |      0 |      0 |    0 |          0 |
|           inst_reg_slice                                                                                                                              |                                                                       axis_register_slice_meta_56_HD2423 |         58 |         58 |       0 |    0 |    104 |      0 |      0 |    0 |          0 |
|             inst                                                                                                                                      |                       axis_register_slice_meta_56_axis_register_slice_v1_1_26_axis_register_slice_HD2424 |         58 |         58 |       0 |    0 |    104 |      0 |      0 |    0 |          0 |
|               (inst)                                                                                                                                  |                       axis_register_slice_meta_56_axis_register_slice_v1_1_26_axis_register_slice_HD2424 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|               axisc_register_slice_0                                                                                                                  |                      axis_register_slice_meta_56_axis_register_slice_v1_1_26_axisc_register_slice_HD2425 |         57 |         57 |       0 |    0 |    103 |      0 |      0 |    0 |          0 |
|       inst_reg_array_0                                                                                                                                |                                                                axis_reg_array__parameterized7__xdcDup__1 |        387 |        387 |       0 |    0 |    720 |      0 |      0 |    0 |          0 |
|         genblk1[0].inst_reg                                                                                                                           |                                                                                     axis_reg__xdcDup__33 |        185 |        185 |       0 |    0 |    360 |      0 |      0 |    0 |          0 |
|           inst_reg_slice                                                                                                                              |                                                                            axis_register_slice_512_HD812 |        185 |        185 |       0 |    0 |    360 |      0 |      0 |    0 |          0 |
|             inst                                                                                                                                      |                            axis_register_slice_512_axis_register_slice_v1_1_26_axis_register_slice_HD813 |        185 |        185 |       0 |    0 |    360 |      0 |      0 |    0 |          0 |
|               (inst)                                                                                                                                  |                            axis_register_slice_512_axis_register_slice_v1_1_26_axis_register_slice_HD813 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|               axisc_register_slice_0                                                                                                                  |                           axis_register_slice_512_axis_register_slice_v1_1_26_axisc_register_slice_HD814 |        184 |        184 |       0 |    0 |    359 |      0 |      0 |    0 |          0 |
|         genblk1[1].inst_reg                                                                                                                           |                                                                                     axis_reg__xdcDup__34 |        202 |        202 |       0 |    0 |    360 |      0 |      0 |    0 |          0 |
|           (genblk1[1].inst_reg)                                                                                                                       |                                                                                     axis_reg__xdcDup__34 |         17 |         17 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|           inst_reg_slice                                                                                                                              |                                                                            axis_register_slice_512_HD815 |        185 |        185 |       0 |    0 |    360 |      0 |      0 |    0 |          0 |
|             inst                                                                                                                                      |                            axis_register_slice_512_axis_register_slice_v1_1_26_axis_register_slice_HD816 |        185 |        185 |       0 |    0 |    360 |      0 |      0 |    0 |          0 |
|               (inst)                                                                                                                                  |                            axis_register_slice_512_axis_register_slice_v1_1_26_axis_register_slice_HD816 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|               axisc_register_slice_0                                                                                                                  |                           axis_register_slice_512_axis_register_slice_v1_1_26_axisc_register_slice_HD817 |        184 |        184 |       0 |    0 |    359 |      0 |      0 |    0 |          0 |
|       inst_reg_slice_arp_r                                                                                                                            |                                                               axis_reg_array__parameterized15__xdcDup__1 |        651 |        651 |       0 |    0 |   1248 |      0 |      0 |    0 |          0 |
|         genblk1[0].inst_reg                                                                                                                           |                                                                                     axis_reg__xdcDup__49 |        334 |        334 |       0 |    0 |    624 |      0 |      0 |    0 |          0 |
|           (genblk1[0].inst_reg)                                                                                                                       |                                                                                     axis_reg__xdcDup__49 |         17 |         17 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|           inst_reg_slice                                                                                                                              |                                                                            axis_register_slice_512_HD806 |        317 |        317 |       0 |    0 |    624 |      0 |      0 |    0 |          0 |
|             inst                                                                                                                                      |                            axis_register_slice_512_axis_register_slice_v1_1_26_axis_register_slice_HD807 |        317 |        317 |       0 |    0 |    624 |      0 |      0 |    0 |          0 |
|               (inst)                                                                                                                                  |                            axis_register_slice_512_axis_register_slice_v1_1_26_axis_register_slice_HD807 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|               axisc_register_slice_0                                                                                                                  |                           axis_register_slice_512_axis_register_slice_v1_1_26_axisc_register_slice_HD808 |        316 |        316 |       0 |    0 |    623 |      0 |      0 |    0 |          0 |
|         genblk1[1].inst_reg                                                                                                                           |                                                                                     axis_reg__xdcDup__50 |        317 |        317 |       0 |    0 |    624 |      0 |      0 |    0 |          0 |
|           inst_reg_slice                                                                                                                              |                                                                            axis_register_slice_512_HD809 |        317 |        317 |       0 |    0 |    624 |      0 |      0 |    0 |          0 |
|             inst                                                                                                                                      |                            axis_register_slice_512_axis_register_slice_v1_1_26_axis_register_slice_HD810 |        317 |        317 |       0 |    0 |    624 |      0 |      0 |    0 |          0 |
|               (inst)                                                                                                                                  |                            axis_register_slice_512_axis_register_slice_v1_1_26_axis_register_slice_HD810 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|               axisc_register_slice_0                                                                                                                  |                           axis_register_slice_512_axis_register_slice_v1_1_26_axisc_register_slice_HD811 |        316 |        316 |       0 |    0 |    623 |      0 |      0 |    0 |          0 |
|       inst_reg_slice_mie                                                                                                                              |                                                               axis_reg_array__parameterized13__xdcDup__1 |       1170 |       1170 |       0 |    0 |   2320 |      0 |      0 |    0 |          0 |
|         genblk1[0].inst_reg                                                                                                                           |                                                                                     axis_reg__xdcDup__45 |        585 |        585 |       0 |    0 |   1160 |      0 |      0 |    0 |          0 |
|           inst_reg_slice                                                                                                                              |                                                                            axis_register_slice_512_HD794 |        585 |        585 |       0 |    0 |   1160 |      0 |      0 |    0 |          0 |
|             inst                                                                                                                                      |                            axis_register_slice_512_axis_register_slice_v1_1_26_axis_register_slice_HD795 |        585 |        585 |       0 |    0 |   1160 |      0 |      0 |    0 |          0 |
|               (inst)                                                                                                                                  |                            axis_register_slice_512_axis_register_slice_v1_1_26_axis_register_slice_HD795 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|               axisc_register_slice_0                                                                                                                  |                           axis_register_slice_512_axis_register_slice_v1_1_26_axisc_register_slice_HD796 |        584 |        584 |       0 |    0 |   1159 |      0 |      0 |    0 |          0 |
|         genblk1[1].inst_reg                                                                                                                           |                                                                                     axis_reg__xdcDup__46 |        585 |        585 |       0 |    0 |   1160 |      0 |      0 |    0 |          0 |
|           inst_reg_slice                                                                                                                              |                                                                            axis_register_slice_512_HD797 |        585 |        585 |       0 |    0 |   1160 |      0 |      0 |    0 |          0 |
|             inst                                                                                                                                      |                            axis_register_slice_512_axis_register_slice_v1_1_26_axis_register_slice_HD798 |        585 |        585 |       0 |    0 |   1160 |      0 |      0 |    0 |          0 |
|               (inst)                                                                                                                                  |                            axis_register_slice_512_axis_register_slice_v1_1_26_axis_register_slice_HD798 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|               axisc_register_slice_0                                                                                                                  |                           axis_register_slice_512_axis_register_slice_v1_1_26_axisc_register_slice_HD799 |        584 |        584 |       0 |    0 |   1159 |      0 |      0 |    0 |          0 |
|       inst_reg_slice_mie_ic                                                                                                                           |                                                               axis_reg_array__parameterized14__xdcDup__1 |       1170 |       1170 |       0 |    0 |   2320 |      0 |      0 |    0 |          0 |
|         genblk1[0].inst_reg                                                                                                                           |                                                                                     axis_reg__xdcDup__47 |        585 |        585 |       0 |    0 |   1160 |      0 |      0 |    0 |          0 |
|           inst_reg_slice                                                                                                                              |                                                                            axis_register_slice_512_HD800 |        585 |        585 |       0 |    0 |   1160 |      0 |      0 |    0 |          0 |
|             inst                                                                                                                                      |                            axis_register_slice_512_axis_register_slice_v1_1_26_axis_register_slice_HD801 |        585 |        585 |       0 |    0 |   1160 |      0 |      0 |    0 |          0 |
|               (inst)                                                                                                                                  |                            axis_register_slice_512_axis_register_slice_v1_1_26_axis_register_slice_HD801 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|               axisc_register_slice_0                                                                                                                  |                           axis_register_slice_512_axis_register_slice_v1_1_26_axisc_register_slice_HD802 |        584 |        584 |       0 |    0 |   1159 |      0 |      0 |    0 |          0 |
|         genblk1[1].inst_reg                                                                                                                           |                                                                                     axis_reg__xdcDup__48 |        585 |        585 |       0 |    0 |   1160 |      0 |      0 |    0 |          0 |
|           inst_reg_slice                                                                                                                              |                                                                            axis_register_slice_512_HD803 |        585 |        585 |       0 |    0 |   1160 |      0 |      0 |    0 |          0 |
|             inst                                                                                                                                      |                            axis_register_slice_512_axis_register_slice_v1_1_26_axis_register_slice_HD804 |        585 |        585 |       0 |    0 |   1160 |      0 |      0 |    0 |          0 |
|               (inst)                                                                                                                                  |                            axis_register_slice_512_axis_register_slice_v1_1_26_axis_register_slice_HD804 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|               axisc_register_slice_0                                                                                                                  |                           axis_register_slice_512_axis_register_slice_v1_1_26_axisc_register_slice_HD805 |        584 |        584 |       0 |    0 |   1159 |      0 |      0 |    0 |          0 |
|       inst_roce_stack                                                                                                                                 |                                                                                    roce_stack__xdcDup__1 |      30173 |      24909 |    5152 |  112 |  75375 |     26 |     20 |    0 |          0 |
|         (inst_roce_stack)                                                                                                                             |                                                                                    roce_stack__xdcDup__1 |         17 |         17 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|         inst_rdma_flow                                                                                                                                |                                                                                              rdma_flow_0 |         32 |         32 |       0 |    0 |    658 |      4 |      0 |    0 |          0 |
|           (inst_rdma_flow)                                                                                                                            |                                                                                              rdma_flow_0 |         12 |         12 |       0 |    0 |    117 |      0 |      0 |    0 |          0 |
|           inst_cq                                                                                                                                     |                                                                                             queue_meta_1 |         20 |         20 |       0 |    0 |    541 |      0 |      0 |    0 |          0 |
|             inst_fifo                                                                                                                                 |                                                                                                   fifo_3 |         20 |         20 |       0 |    0 |    541 |      0 |      0 |    0 |          0 |
|           inst_ssn                                                                                                                                    |                                                                                              ram_sp_nc_2 |          1 |          1 |       0 |    0 |      0 |      4 |      0 |    0 |          0 |
|         rocev2_inst                                                                                                                                   |                                                                                                rocev2_ip |      30124 |      24860 |    5152 |  112 |  74717 |     22 |     20 |    0 |          0 |
|           (rocev2_inst)                                                                                                                               |                                                                                                rocev2_ip |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|           inst                                                                                                                                        |                                                                                     rocev2_ip_rocev2_top |      30124 |      24860 |    5152 |  112 |  74717 |     22 |     20 |    0 |          0 |
|             append_payload_512_0_U0                                                                                                                   |                                                              rocev2_ip_rocev2_top_append_payload_512_0_s |        716 |        716 |       0 |    0 |   2022 |      0 |      0 |    0 |          0 |
|             conn_table_0_U0                                                                                                                           |                                                                      rocev2_ip_rocev2_top_conn_table_0_s |         64 |         64 |       0 |    0 |    229 |      1 |      2 |    0 |          0 |
|               (conn_table_0_U0)                                                                                                                       |                                                                      rocev2_ip_rocev2_top_conn_table_0_s |          5 |          5 |       0 |    0 |     15 |      0 |      0 |    0 |          0 |
|               conn_table_remote_ip_address_V_U                                                                                                        |                         rocev2_ip_rocev2_top_conn_table_0_s_conn_table_remote_ip_address_V_RAM_AUTO_1R1W |          1 |          1 |       0 |    0 |      0 |      1 |      0 |    0 |          0 |
|               conn_table_remote_qpn_V_U                                                                                                               |                                rocev2_ip_rocev2_top_conn_table_0_s_conn_table_remote_qpn_V_RAM_AUTO_1R1W |          1 |          1 |       0 |    0 |      0 |      0 |      1 |    0 |          0 |
|               conn_table_remote_udp_port_V_U                                                                                                          |                           rocev2_ip_rocev2_top_conn_table_0_s_conn_table_remote_udp_port_V_RAM_AUTO_1R1W |          2 |          2 |       0 |    0 |      0 |      0 |      1 |    0 |          0 |
|               regslice_both_s_axis_qp_conn_interface_U                                                                                                |                                                   rocev2_ip_rocev2_top_regslice_both__parameterized2_114 |         58 |         58 |       0 |    0 |    214 |      0 |      0 |    0 |          0 |
|             convert_axis_to_net_axis_512_1_U0                                                                                                         |                                                      rocev2_ip_rocev2_top_convert_axis_to_net_axis_512_1 |        305 |        305 |       0 |    0 |   1745 |      0 |      0 |    0 |          0 |
|               (convert_axis_to_net_axis_512_1_U0)                                                                                                     |                                                      rocev2_ip_rocev2_top_convert_axis_to_net_axis_512_1 |          2 |          2 |       0 |    0 |    579 |      0 |      0 |    0 |          0 |
|               regslice_both_s_axis_mem_read_data_V_data_V_U                                                                                           |                                                                   rocev2_ip_rocev2_top_regslice_both_111 |        261 |        261 |       0 |    0 |   1028 |      0 |      0 |    0 |          0 |
|               regslice_both_s_axis_mem_read_data_V_keep_V_U                                                                                           |                                                   rocev2_ip_rocev2_top_regslice_both__parameterized0_112 |         36 |         36 |       0 |    0 |    132 |      0 |      0 |    0 |          0 |
|               regslice_both_s_axis_mem_read_data_V_last_V_U                                                                                           |                                                   rocev2_ip_rocev2_top_regslice_both__parameterized1_113 |          6 |          6 |       0 |    0 |      6 |      0 |      0 |    0 |          0 |
|             convert_axis_to_net_axis_512_U0                                                                                                           |                                                      rocev2_ip_rocev2_top_convert_axis_to_net_axis_512_s |        305 |        305 |       0 |    0 |   1745 |      0 |      0 |    0 |          0 |
|               (convert_axis_to_net_axis_512_U0)                                                                                                       |                                                      rocev2_ip_rocev2_top_convert_axis_to_net_axis_512_s |          2 |          2 |       0 |    0 |    579 |      0 |      0 |    0 |          0 |
|               regslice_both_s_axis_rx_data_V_data_V_U                                                                                                 |                                                                   rocev2_ip_rocev2_top_regslice_both_108 |        261 |        261 |       0 |    0 |   1028 |      0 |      0 |    0 |          0 |
|               regslice_both_s_axis_rx_data_V_keep_V_U                                                                                                 |                                                   rocev2_ip_rocev2_top_regslice_both__parameterized0_109 |         36 |         36 |       0 |    0 |    132 |      0 |      0 |    0 |          0 |
|               regslice_both_s_axis_rx_data_V_last_V_U                                                                                                 |                                                   rocev2_ip_rocev2_top_regslice_both__parameterized1_110 |          6 |          6 |       0 |    0 |      6 |      0 |      0 |    0 |          0 |
|             convert_net_axis_to_axis_512_2_U0                                                                                                         |                                                      rocev2_ip_rocev2_top_convert_net_axis_to_axis_512_2 |        302 |        302 |       0 |    0 |   1740 |      0 |      0 |    0 |          0 |
|               (convert_net_axis_to_axis_512_2_U0)                                                                                                     |                                                      rocev2_ip_rocev2_top_convert_net_axis_to_axis_512_2 |          1 |          1 |       0 |    0 |    580 |      0 |      0 |    0 |          0 |
|               regslice_both_m_axis_mem_write_data_V_data_V_U                                                                                          |                                                                   rocev2_ip_rocev2_top_regslice_both_105 |        265 |        265 |       0 |    0 |   1028 |      0 |      0 |    0 |          0 |
|               regslice_both_m_axis_mem_write_data_V_keep_V_U                                                                                          |                                                   rocev2_ip_rocev2_top_regslice_both__parameterized0_106 |         37 |         37 |       0 |    0 |    132 |      0 |      0 |    0 |          0 |
|             convert_net_axis_to_axis_512_U0                                                                                                           |                                                      rocev2_ip_rocev2_top_convert_net_axis_to_axis_512_s |        306 |        306 |       0 |    0 |   1747 |      0 |      0 |    0 |          0 |
|               (convert_net_axis_to_axis_512_U0)                                                                                                       |                                                      rocev2_ip_rocev2_top_convert_net_axis_to_axis_512_s |          0 |          0 |       0 |    0 |    581 |      0 |      0 |    0 |          0 |
|               regslice_both_m_axis_tx_data_V_data_V_U                                                                                                 |                                                                       rocev2_ip_rocev2_top_regslice_both |        264 |        264 |       0 |    0 |   1028 |      0 |      0 |    0 |          0 |
|               regslice_both_m_axis_tx_data_V_keep_V_U                                                                                                 |                                                       rocev2_ip_rocev2_top_regslice_both__parameterized0 |         36 |         36 |       0 |    0 |    132 |      0 |      0 |    0 |          0 |
|               regslice_both_m_axis_tx_data_V_last_V_U                                                                                                 |                                                       rocev2_ip_rocev2_top_regslice_both__parameterized1 |          6 |          6 |       0 |    0 |      6 |      0 |      0 |    0 |          0 |
|             drop_ooo_ibh_512_0_U0                                                                                                                     |                                                                rocev2_ip_rocev2_top_drop_ooo_ibh_512_0_s |          9 |          9 |       0 |    0 |    584 |      0 |      0 |    0 |          0 |
|             exh_lengthFifo_U                                                                                                                          |                                                                       rocev2_ip_rocev2_top_fifo_w16_d4_S |         14 |          6 |       0 |    8 |      5 |      0 |      0 |    0 |          0 |
|               (exh_lengthFifo_U)                                                                                                                      |                                                                       rocev2_ip_rocev2_top_fifo_w16_d4_S |          5 |          5 |       0 |    0 |      5 |      0 |      0 |    0 |          0 |
|               U_rocev2_top_fifo_w16_d4_S_ram                                                                                                          |                                                          rocev2_ip_rocev2_top_fifo_w16_d4_S_shiftReg_104 |          9 |          1 |       0 |    8 |      0 |      0 |      0 |    0 |          0 |
|             extract_icrc_512_0_U0                                                                                                                     |                                                                rocev2_ip_rocev2_top_extract_icrc_512_0_s |        529 |        529 |       0 |    0 |   1225 |      0 |      0 |    0 |          0 |
|             freelist_handler_0_U0                                                                                                                     |                                                                rocev2_ip_rocev2_top_freelist_handler_0_s |         20 |         20 |       0 |    0 |     29 |      0 |      0 |    0 |          0 |
|             generate_exh_512_0_U0                                                                                                                     |                                                                rocev2_ip_rocev2_top_generate_exh_512_0_s |        181 |        181 |       0 |    0 |    421 |      0 |      0 |    0 |          0 |
|             generate_ibh_512_0_U0                                                                                                                     |                                                                rocev2_ip_rocev2_top_generate_ibh_512_0_s |        143 |        143 |       0 |    0 |    281 |      0 |      0 |    0 |          0 |
|             generate_udp_512_U0                                                                                                                       |                                                                  rocev2_ip_rocev2_top_generate_udp_512_s |        600 |        600 |       0 |    0 |   1258 |      0 |      0 |    0 |          0 |
|             handle_read_requests_0_U0                                                                                                                 |                                                            rocev2_ip_rocev2_top_handle_read_requests_0_s |        112 |        112 |       0 |    0 |    375 |      0 |      0 |    0 |          0 |
|             if2msnTable_init_U                                                                                                                        |                                                                       rocev2_ip_rocev2_top_fifo_w48_d2_S |         29 |         29 |       0 |    0 |     54 |      0 |      0 |    0 |          0 |
|               (if2msnTable_init_U)                                                                                                                    |                                                                       rocev2_ip_rocev2_top_fifo_w48_d2_S |          4 |          4 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|               U_rocev2_top_fifo_w48_d2_S_ram                                                                                                          |                                                          rocev2_ip_rocev2_top_fifo_w48_d2_S_shiftReg_103 |         25 |         25 |       0 |    0 |     50 |      0 |      0 |    0 |          0 |
|             insert_icrc_512_0_U0                                                                                                                      |                                                                 rocev2_ip_rocev2_top_insert_icrc_512_0_s |        294 |        294 |       0 |    0 |    581 |      0 |      0 |    0 |          0 |
|             ipUdpMetaHandler_512_0_U0                                                                                                                 |                                                            rocev2_ip_rocev2_top_ipUdpMetaHandler_512_0_s |          5 |          5 |       0 |    0 |    118 |      0 |      0 |    0 |          0 |
|             ipv4_drop_optional_ip_header_512_U0                                                                                                       |                                                  rocev2_ip_rocev2_top_ipv4_drop_optional_ip_header_512_s |       1334 |       1334 |       0 |    0 |   3205 |      0 |      0 |    0 |          0 |
|             ipv4_generate_ipv4_512_3_U0                                                                                                               |                                                            rocev2_ip_rocev2_top_ipv4_generate_ipv4_512_3 |        700 |        700 |       0 |    0 |   1339 |      0 |      0 |    0 |          0 |
|             ipv4_lshiftWordByOctet_512_2_U0                                                                                                           |                                                      rocev2_ip_rocev2_top_ipv4_lshiftWordByOctet_512_2_s |        301 |        301 |       0 |    0 |    768 |      0 |      0 |    0 |          0 |
|             local_ip_address_c_U                                                                                                                      |                                                                      rocev2_ip_rocev2_top_fifo_w128_d3_S |         23 |          7 |       0 |   16 |      5 |      0 |      0 |    0 |          0 |
|               (local_ip_address_c_U)                                                                                                                  |                                                                      rocev2_ip_rocev2_top_fifo_w128_d3_S |          6 |          6 |       0 |    0 |      5 |      0 |      0 |    0 |          0 |
|               U_rocev2_top_fifo_w128_d3_S_ram                                                                                                         |                                                             rocev2_ip_rocev2_top_fifo_w128_d3_S_shiftReg |         17 |          1 |       0 |   16 |      0 |      0 |      0 |    0 |          0 |
|             local_req_handler_0_U0                                                                                                                    |                                                               rocev2_ip_rocev2_top_local_req_handler_0_s |        296 |        296 |       0 |    0 |    839 |      0 |      0 |    0 |          0 |
|               (local_req_handler_0_U0)                                                                                                                |                                                               rocev2_ip_rocev2_top_local_req_handler_0_s |        192 |        192 |       0 |    0 |    472 |      0 |      0 |    0 |          0 |
|               regslice_both_s_axis_sq_meta_U                                                                                                          |                                                       rocev2_ip_rocev2_top_regslice_both__parameterized5 |        106 |        106 |       0 |    0 |    367 |      0 |      0 |    0 |          0 |
|             lshiftWordByOctet_512_11_0_U0                                                                                                             |                                                        rocev2_ip_rocev2_top_lshiftWordByOctet_512_11_0_s |        302 |        302 |       0 |    0 |    695 |      0 |      0 |    0 |          0 |
|             lshiftWordByOctet_512_12_0_U0                                                                                                             |                                                        rocev2_ip_rocev2_top_lshiftWordByOctet_512_12_0_s |         28 |         28 |       0 |    0 |    618 |      0 |      0 |    0 |          0 |
|             lshiftWordByOctet_512_13_0_U0                                                                                                             |                                                        rocev2_ip_rocev2_top_lshiftWordByOctet_512_13_0_s |          9 |          9 |       0 |    0 |    727 |      0 |      0 |    0 |          0 |
|             m_axis_mem_write_data_internal_U                                                                                                          |                                                                     rocev2_ip_rocev2_top_fifo_w1024_d2_S |        583 |        583 |       0 |    0 |   1156 |      0 |      0 |    0 |          0 |
|               (m_axis_mem_write_data_internal_U)                                                                                                      |                                                                     rocev2_ip_rocev2_top_fifo_w1024_d2_S |          7 |          7 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|               U_rocev2_top_fifo_w1024_d2_S_ram                                                                                                        |                                                        rocev2_ip_rocev2_top_fifo_w1024_d2_S_shiftReg_102 |        576 |        576 |       0 |    0 |   1152 |      0 |      0 |    0 |          0 |
|             m_axis_tx_data_internal_U                                                                                                                 |                                                                   rocev2_ip_rocev2_top_fifo_w1024_d2_S_0 |        581 |        581 |       0 |    0 |   1158 |      0 |      0 |    0 |          0 |
|               (m_axis_tx_data_internal_U)                                                                                                             |                                                                   rocev2_ip_rocev2_top_fifo_w1024_d2_S_0 |          4 |          4 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|               U_rocev2_top_fifo_w1024_d2_S_ram                                                                                                        |                                                        rocev2_ip_rocev2_top_fifo_w1024_d2_S_shiftReg_101 |        578 |        578 |       0 |    0 |   1154 |      0 |      0 |    0 |          0 |
|             mem_cmd_merger_512_0_U0                                                                                                                   |                                                              rocev2_ip_rocev2_top_mem_cmd_merger_512_0_s |        167 |        167 |       0 |    0 |    285 |      0 |      0 |    0 |          0 |
|               (mem_cmd_merger_512_0_U0)                                                                                                               |                                                              rocev2_ip_rocev2_top_mem_cmd_merger_512_0_s |          4 |          4 |       0 |    0 |    179 |      0 |      0 |    0 |          0 |
|               regslice_both_m_axis_mem_read_cmd_U                                                                                                     |                                                   rocev2_ip_rocev2_top_regslice_both__parameterized4_100 |        165 |        165 |       0 |    0 |    106 |      0 |      0 |    0 |          0 |
|             merge_retrans_request_U0                                                                                                                  |                                                               rocev2_ip_rocev2_top_merge_retrans_request |          6 |          6 |       0 |    0 |    240 |      0 |      0 |    0 |          0 |
|             merge_rx_meta_U0                                                                                                                          |                                                                       rocev2_ip_rocev2_top_merge_rx_meta |          4 |          4 |       0 |    0 |     26 |      0 |      0 |    0 |          0 |
|             merge_rx_pkgs_512_0_U0                                                                                                                    |                                                               rocev2_ip_rocev2_top_merge_rx_pkgs_512_0_s |        598 |        598 |       0 |    0 |   1736 |      0 |      0 |    0 |          0 |
|             meta_merger_0_U0                                                                                                                          |                                                                     rocev2_ip_rocev2_top_meta_merger_0_s |        222 |        222 |       0 |    0 |    527 |      0 |      0 |    0 |          0 |
|             msnTable2rxExh_rsp_U                                                                                                                      |                                                                      rocev2_ip_rocev2_top_fifo_w153_d2_S |         93 |         93 |       0 |    0 |    182 |      0 |      0 |    0 |          0 |
|               (msnTable2rxExh_rsp_U)                                                                                                                  |                                                                      rocev2_ip_rocev2_top_fifo_w153_d2_S |          4 |          4 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|               U_rocev2_top_fifo_w153_d2_S_ram                                                                                                         |                                                             rocev2_ip_rocev2_top_fifo_w153_d2_S_shiftReg |         89 |         89 |       0 |    0 |    178 |      0 |      0 |    0 |          0 |
|             msnTable2txExh_rsp_U                                                                                                                      |                                                                       rocev2_ip_rocev2_top_fifo_w56_d2_S |         61 |         61 |       0 |    0 |    116 |      0 |      0 |    0 |          0 |
|               (msnTable2txExh_rsp_U)                                                                                                                  |                                                                       rocev2_ip_rocev2_top_fifo_w56_d2_S |          5 |          5 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|               U_rocev2_top_fifo_w56_d2_S_ram                                                                                                          |                                                           rocev2_ip_rocev2_top_fifo_w56_d2_S_shiftReg_99 |         56 |         56 |       0 |    0 |    112 |      0 |      0 |    0 |          0 |
|             msn_table_0_U0                                                                                                                            |                                                                       rocev2_ip_rocev2_top_msn_table_0_s |         90 |         90 |       0 |    0 |    357 |      1 |      3 |    0 |          0 |
|               (msn_table_0_U0)                                                                                                                        |                                                                       rocev2_ip_rocev2_top_msn_table_0_s |         12 |         12 |       0 |    0 |    357 |      0 |      0 |    0 |          0 |
|               msn_table_lst_V_U                                                                                                                       |                                      rocev2_ip_rocev2_top_msn_table_0_s_msn_table_lst_V_RAM_2P_BRAM_1R1W |          1 |          1 |       0 |    0 |      0 |      0 |      1 |    0 |          0 |
|               msn_table_msn_V_U                                                                                                                       |                     rocev2_ip_rocev2_top_state_table_0_s_state_table_req_old_unack_V_RAM_2P_BRAM_1R1W_98 |         22 |         22 |       0 |    0 |      0 |      0 |      1 |    0 |          0 |
|               msn_table_r_key_V_U                                                                                                                     |                               rocev2_ip_rocev2_top_msn_table_0_s_msn_table_dma_length_V_RAM_2P_BRAM_1R1W |         13 |         13 |       0 |    0 |      0 |      0 |      1 |    0 |          0 |
|               msn_table_vaddr_V_U                                                                                                                     |                                    rocev2_ip_rocev2_top_msn_table_0_s_msn_table_vaddr_V_RAM_2P_BRAM_1R1W |         44 |         44 |       0 |    0 |      0 |      1 |      0 |    0 |          0 |
|             prepend_ibh_header_512_0_U0                                                                                                               |                                                          rocev2_ip_rocev2_top_prepend_ibh_header_512_0_s |        719 |        719 |       0 |    0 |   1372 |      0 |      0 |    0 |          0 |
|             process_ipv4_512_U0                                                                                                                       |                                                                  rocev2_ip_rocev2_top_process_ipv4_512_s |         16 |         16 |       0 |    0 |    606 |      0 |      0 |    0 |          0 |
|             process_retransmissions_0_U0                                                                                                              |                                                         rocev2_ip_rocev2_top_process_retransmissions_0_s |        550 |        550 |       0 |    0 |   1248 |      0 |      0 |    0 |          0 |
|             process_udp_512_4_U0                                                                                                                      |                                                                   rocev2_ip_rocev2_top_process_udp_512_4 |         55 |         55 |       0 |    0 |   1821 |      0 |      0 |    0 |          0 |
|             qp_interface_0_U0                                                                                                                         |                                                                    rocev2_ip_rocev2_top_qp_interface_0_s |         61 |         61 |       0 |    0 |    237 |      0 |      0 |    0 |          0 |
|               (qp_interface_0_U0)                                                                                                                     |                                                                    rocev2_ip_rocev2_top_qp_interface_0_s |         17 |         17 |       0 |    0 |     87 |      0 |      0 |    0 |          0 |
|               regslice_both_s_axis_qp_interface_U                                                                                                     |                                                       rocev2_ip_rocev2_top_regslice_both__parameterized2 |         44 |         44 |       0 |    0 |    150 |      0 |      0 |    0 |          0 |
|             qpi2stateTable_upd_req_U                                                                                                                  |                                                                       rocev2_ip_rocev2_top_fifo_w97_d2_S |         61 |         61 |       0 |    0 |    120 |      0 |      0 |    0 |          0 |
|               (qpi2stateTable_upd_req_U)                                                                                                              |                                                                       rocev2_ip_rocev2_top_fifo_w97_d2_S |          3 |          3 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|               U_rocev2_top_fifo_w97_d2_S_ram                                                                                                          |                                                              rocev2_ip_rocev2_top_fifo_w97_d2_S_shiftReg |         58 |         58 |       0 |    0 |    116 |      0 |      0 |    0 |          0 |
|             retrans2rx_init_U                                                                                                                         |                                                                     rocev2_ip_rocev2_top_fifo_w128_d16_A |         52 |         12 |      40 |    0 |     85 |      0 |      0 |    0 |          0 |
|               (retrans2rx_init_U)                                                                                                                     |                                                                     rocev2_ip_rocev2_top_fifo_w128_d16_A |         10 |         10 |       0 |    0 |     16 |      0 |      0 |    0 |          0 |
|               U_rocev2_top_fifo_w128_d16_A_ram                                                                                                        |                                                                 rocev2_ip_rocev2_top_fifo_w128_d16_A_ram |         42 |          2 |      40 |    0 |     69 |      0 |      0 |    0 |          0 |
|             retrans_meta_table_0_U0                                                                                                                   |                                                              rocev2_ip_rocev2_top_retrans_meta_table_0_s |         12 |         12 |       0 |    0 |    261 |     14 |      5 |    0 |          0 |
|               (retrans_meta_table_0_U0)                                                                                                               |                                                              rocev2_ip_rocev2_top_retrans_meta_table_0_s |          4 |          4 |       0 |    0 |    261 |      0 |      0 |    0 |          0 |
|               meta_table_isTail_U                                                                                                                     |                           rocev2_ip_rocev2_top_retrans_meta_table_0_s_meta_table_lst_V_RAM_T2P_BRAM_1R1W |          2 |          2 |       0 |    0 |      0 |      0 |      1 |    0 |          0 |
|               meta_table_length_V_U                                                                                                                   |                          rocev2_ip_rocev2_top_retrans_meta_table_0_s_meta_table_opCode_RAM_T2P_BRAM_1R1W |          1 |          1 |       0 |    0 |      0 |      2 |      0 |    0 |          0 |
|               meta_table_localAddr_V_U                                                                                                                |                     rocev2_ip_rocev2_top_retrans_meta_table_0_s_meta_table_localAddr_V_RAM_T2P_BRAM_1R1W |          4 |          4 |       0 |    0 |      0 |      4 |      0 |    0 |          0 |
|               meta_table_lst_V_U                                                                                                                      |                        rocev2_ip_rocev2_top_retrans_meta_table_0_s_meta_table_lst_V_RAM_T2P_BRAM_1R1W_94 |          0 |          0 |       0 |    0 |      0 |      0 |      1 |    0 |          0 |
|               meta_table_next_V_U                                                                                                                     |                          rocev2_ip_rocev2_top_retrans_meta_table_0_s_meta_table_next_V_RAM_T2P_BRAM_1R1W |          1 |          1 |       0 |    0 |      0 |      1 |      0 |    0 |          0 |
|               meta_table_offs_V_U                                                                                                                     |                          rocev2_ip_rocev2_top_retrans_meta_table_0_s_meta_table_offs_V_RAM_T2P_BRAM_1R1W |          0 |          0 |       0 |    0 |      0 |      0 |      1 |    0 |          0 |
|               meta_table_opCode_U                                                                                                                     |                       rocev2_ip_rocev2_top_retrans_meta_table_0_s_meta_table_opCode_RAM_T2P_BRAM_1R1W_95 |          0 |          0 |       0 |    0 |      0 |      2 |      0 |    0 |          0 |
|               meta_table_psn_V_U                                                                                                                      |                           rocev2_ip_rocev2_top_retrans_meta_table_0_s_meta_table_psn_V_RAM_T2P_BRAM_1R1W |          0 |          0 |       0 |    0 |      0 |      1 |      1 |    0 |          0 |
|               meta_table_remoteAddr_V_U                                                                                                               |                  rocev2_ip_rocev2_top_retrans_meta_table_0_s_meta_table_localAddr_V_RAM_T2P_BRAM_1R1W_96 |          3 |          3 |       0 |    0 |      0 |      4 |      0 |    0 |          0 |
|               meta_table_valid_U                                                                                                                      |                        rocev2_ip_rocev2_top_retrans_meta_table_0_s_meta_table_lst_V_RAM_T2P_BRAM_1R1W_97 |          0 |          0 |       0 |    0 |      0 |      0 |      1 |    0 |          0 |
|             retrans_pointer_table_0_U0                                                                                                                |                                                           rocev2_ip_rocev2_top_retrans_pointer_table_0_s |         34 |         34 |       0 |    0 |    124 |      0 |      3 |    0 |          0 |
|               (retrans_pointer_table_0_U0)                                                                                                            |                                                           rocev2_ip_rocev2_top_retrans_pointer_table_0_s |         21 |         21 |       0 |    0 |    124 |      0 |      0 |    0 |          0 |
|               ptr_table_head_V_U                                                                                                                      |                        rocev2_ip_rocev2_top_retrans_pointer_table_0_s_ptr_table_head_V_RAM_T2P_BRAM_1R1W |          2 |          2 |       0 |    0 |      0 |      0 |      1 |    0 |          0 |
|               ptr_table_tail_V_U                                                                                                                      |                     rocev2_ip_rocev2_top_retrans_pointer_table_0_s_ptr_table_head_V_RAM_T2P_BRAM_1R1W_93 |          3 |          3 |       0 |    0 |      0 |      0 |      1 |    0 |          0 |
|               ptr_table_valid_U                                                                                                                       |                         rocev2_ip_rocev2_top_retrans_pointer_table_0_s_ptr_table_valid_RAM_T2P_BRAM_1R1W |         11 |         11 |       0 |    0 |      0 |      0 |      1 |    0 |          0 |
|             retransmitter2exh_eventFifo_U                                                                                                             |                                                                      rocev2_ip_rocev2_top_fifo_w320_d8_A |        164 |         24 |     140 |    0 |    201 |      0 |      0 |    0 |          0 |
|               (retransmitter2exh_eventFifo_U)                                                                                                         |                                                                      rocev2_ip_rocev2_top_fifo_w320_d8_A |         12 |         12 |       0 |    0 |     13 |      0 |      0 |    0 |          0 |
|               U_rocev2_top_fifo_w320_d8_A_ram                                                                                                         |                                                                  rocev2_ip_rocev2_top_fifo_w320_d8_A_ram |        153 |         13 |     140 |    0 |    188 |      0 |      0 |    0 |          0 |
|             rshiftWordByOctet_net_axis_512_512_11_0_U0                                                                                                |                                           rocev2_ip_rocev2_top_rshiftWordByOctet_net_axis_512_512_11_0_s |          8 |          8 |       0 |    0 |   1051 |      0 |      0 |    0 |          0 |
|             rshiftWordByOctet_net_axis_512_512_12_0_U0                                                                                                |                                           rocev2_ip_rocev2_top_rshiftWordByOctet_net_axis_512_512_12_0_s |         80 |         80 |       0 |    0 |   1015 |      0 |      0 |    0 |          0 |
|             rshiftWordByOctet_net_axis_512_512_13_0_U0                                                                                                |                                           rocev2_ip_rocev2_top_rshiftWordByOctet_net_axis_512_512_13_0_s |         27 |         27 |       0 |    0 |   1123 |      0 |      0 |    0 |          0 |
|             rt_freeListFifo_U                                                                                                                         |                                                                    rocev2_ip_rocev2_top_fifo_w16_d2000_A |         58 |         58 |       0 |    0 |     48 |      1 |      0 |    0 |          0 |
|               (rt_freeListFifo_U)                                                                                                                     |                                                                    rocev2_ip_rocev2_top_fifo_w16_d2000_A |         38 |         38 |       0 |    0 |     37 |      0 |      0 |    0 |          0 |
|               U_rocev2_top_fifo_w16_d2000_A_ram                                                                                                       |                                                                rocev2_ip_rocev2_top_fifo_w16_d2000_A_ram |         20 |         20 |       0 |    0 |     11 |      1 |      0 |    0 |          0 |
|             rt_metaReqFifo_U                                                                                                                          |                                                                      rocev2_ip_rocev2_top_fifo_w448_d2_S |        257 |        257 |       0 |    0 |    506 |      0 |      0 |    0 |          0 |
|               (rt_metaReqFifo_U)                                                                                                                      |                                                                      rocev2_ip_rocev2_top_fifo_w448_d2_S |          6 |          6 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|               U_rocev2_top_fifo_w448_d2_S_ram                                                                                                         |                                                             rocev2_ip_rocev2_top_fifo_w448_d2_S_shiftReg |        251 |        251 |       0 |    0 |    502 |      0 |      0 |    0 |          0 |
|             rt_metaRspFifo_U                                                                                                                          |                                                                      rocev2_ip_rocev2_top_fifo_w320_d2_S |        253 |        253 |       0 |    0 |    483 |      0 |      0 |    0 |          0 |
|               (rt_metaRspFifo_U)                                                                                                                      |                                                                      rocev2_ip_rocev2_top_fifo_w320_d2_S |          5 |          5 |       0 |    0 |      5 |      0 |      0 |    0 |          0 |
|               U_rocev2_top_fifo_w320_d2_S_ram                                                                                                         |                                                          rocev2_ip_rocev2_top_fifo_w320_d2_S_shiftReg_92 |        250 |        250 |       0 |    0 |    478 |      0 |      0 |    0 |          0 |
|             rt_pointerReqFifo_U                                                                                                                       |                                                                       rocev2_ip_rocev2_top_fifo_w32_d2_S |         38 |         38 |       0 |    0 |     38 |      0 |      0 |    0 |          0 |
|               (rt_pointerReqFifo_U)                                                                                                                   |                                                                       rocev2_ip_rocev2_top_fifo_w32_d2_S |          4 |          4 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|               U_rocev2_top_fifo_w32_d2_S_ram                                                                                                          |                                                           rocev2_ip_rocev2_top_fifo_w32_d2_S_shiftReg_91 |         34 |         34 |       0 |    0 |     34 |      0 |      0 |    0 |          0 |
|             rt_pointerRspFifo_U                                                                                                                       |                                                                     rocev2_ip_rocev2_top_fifo_w48_d2_S_1 |         75 |         75 |       0 |    0 |     70 |      0 |      0 |    0 |          0 |
|               (rt_pointerRspFifo_U)                                                                                                                   |                                                                     rocev2_ip_rocev2_top_fifo_w48_d2_S_1 |          7 |          7 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|               U_rocev2_top_fifo_w48_d2_S_ram                                                                                                          |                                                              rocev2_ip_rocev2_top_fifo_w48_d2_S_shiftReg |         68 |         68 |       0 |    0 |     66 |      0 |      0 |    0 |          0 |
|             rt_pointerUpdFifo_U                                                                                                                       |                                                                       rocev2_ip_rocev2_top_fifo_w64_d2_S |         55 |         55 |       0 |    0 |    102 |      0 |      0 |    0 |          0 |
|               (rt_pointerUpdFifo_U)                                                                                                                   |                                                                       rocev2_ip_rocev2_top_fifo_w64_d2_S |          6 |          6 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|               U_rocev2_top_fifo_w64_d2_S_ram                                                                                                          |                                                           rocev2_ip_rocev2_top_fifo_w64_d2_S_shiftReg_90 |         49 |         49 |       0 |    0 |     98 |      0 |      0 |    0 |          0 |
|             rt_releaseFifo_U                                                                                                                          |                                                                       rocev2_ip_rocev2_top_fifo_w16_d2_S |         20 |         20 |       0 |    0 |     36 |      0 |      0 |    0 |          0 |
|               (rt_releaseFifo_U)                                                                                                                      |                                                                       rocev2_ip_rocev2_top_fifo_w16_d2_S |          4 |          4 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|               U_rocev2_top_fifo_w16_d2_S_ram                                                                                                          |                                                           rocev2_ip_rocev2_top_fifo_w16_d2_S_shiftReg_89 |         16 |         16 |       0 |    0 |     32 |      0 |      0 |    0 |          0 |
|             rx2retrans_req_U                                                                                                                          |                                                                     rocev2_ip_rocev2_top_fifo_w64_d2_S_2 |         44 |         44 |       0 |    0 |     84 |      0 |      0 |    0 |          0 |
|               (rx2retrans_req_U)                                                                                                                      |                                                                     rocev2_ip_rocev2_top_fifo_w64_d2_S_2 |          4 |          4 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|               U_rocev2_top_fifo_w64_d2_S_ram                                                                                                          |                                                           rocev2_ip_rocev2_top_fifo_w64_d2_S_shiftReg_88 |         40 |         40 |       0 |    0 |     80 |      0 |      0 |    0 |          0 |
|             rx2retrans_upd_U                                                                                                                          |                                                                       rocev2_ip_rocev2_top_fifo_w96_d2_S |         29 |         29 |       0 |    0 |     52 |      0 |      0 |    0 |          0 |
|               (rx2retrans_upd_U)                                                                                                                      |                                                                       rocev2_ip_rocev2_top_fifo_w96_d2_S |          5 |          5 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|               U_rocev2_top_fifo_w96_d2_S_ram                                                                                                          |                                                           rocev2_ip_rocev2_top_fifo_w96_d2_S_shiftReg_87 |         24 |         24 |       0 |    0 |     48 |      0 |      0 |    0 |          0 |
|             rxClearTimer_req_U                                                                                                                        |                                                                     rocev2_ip_rocev2_top_fifo_w32_d2_S_3 |         14 |         14 |       0 |    0 |     24 |      0 |      0 |    0 |          0 |
|               (rxClearTimer_req_U)                                                                                                                    |                                                                     rocev2_ip_rocev2_top_fifo_w32_d2_S_3 |          4 |          4 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|               U_rocev2_top_fifo_w32_d2_S_ram                                                                                                          |                                                           rocev2_ip_rocev2_top_fifo_w32_d2_S_shiftReg_86 |         10 |         10 |       0 |    0 |     20 |      0 |      0 |    0 |          0 |
|             rxExh2msnTable_upd_req_U                                                                                                                  |                                                                      rocev2_ip_rocev2_top_fifo_w138_d2_S |        104 |        104 |       0 |    0 |    202 |      0 |      0 |    0 |          0 |
|               (rxExh2msnTable_upd_req_U)                                                                                                              |                                                                      rocev2_ip_rocev2_top_fifo_w138_d2_S |          5 |          5 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|               U_rocev2_top_fifo_w138_d2_S_ram                                                                                                         |                                                             rocev2_ip_rocev2_top_fifo_w138_d2_S_shiftReg |         99 |         99 |       0 |    0 |    198 |      0 |      0 |    0 |          0 |
|             rxIbh2stateTable_upd_req_U                                                                                                                |                                                                       rocev2_ip_rocev2_top_fifo_w45_d2_S |         43 |         43 |       0 |    0 |     80 |      0 |      0 |    0 |          0 |
|               (rxIbh2stateTable_upd_req_U)                                                                                                            |                                                                       rocev2_ip_rocev2_top_fifo_w45_d2_S |          5 |          5 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|               U_rocev2_top_fifo_w45_d2_S_ram                                                                                                          |                                                              rocev2_ip_rocev2_top_fifo_w45_d2_S_shiftReg |         38 |         38 |       0 |    0 |     76 |      0 |      0 |    0 |          0 |
|             rx_ackEventFifo_U                                                                                                                         |                                                                      rocev2_ip_rocev2_top_fifo_w50_d32_A |         52 |         20 |      32 |    0 |     74 |      0 |      0 |    0 |          0 |
|               (rx_ackEventFifo_U)                                                                                                                     |                                                                      rocev2_ip_rocev2_top_fifo_w50_d32_A |         13 |         13 |       0 |    0 |     19 |      0 |      0 |    0 |          0 |
|               U_rocev2_top_fifo_w50_d32_A_ram                                                                                                         |                                                                  rocev2_ip_rocev2_top_fifo_w50_d32_A_ram |         39 |          7 |      32 |    0 |     55 |      0 |      0 |    0 |          0 |
|             rx_aethSift2mergerFifo_U                                                                                                                  |                                                                     rocev2_ip_rocev2_top_fifo_w1024_d4_A |        338 |          6 |     332 |    0 |    589 |      0 |      0 |    0 |          0 |
|               (rx_aethSift2mergerFifo_U)                                                                                                              |                                                                     rocev2_ip_rocev2_top_fifo_w1024_d4_A |          5 |          5 |       0 |    0 |     10 |      0 |      0 |    0 |          0 |
|               U_rocev2_top_fifo_w1024_d4_A_ram                                                                                                        |                                                              rocev2_ip_rocev2_top_fifo_w1024_d4_A_ram_85 |        333 |          1 |     332 |    0 |    579 |      0 |      0 |    0 |          0 |
|             rx_crc2ipFifo_U                                                                                                                           |                                                                   rocev2_ip_rocev2_top_fifo_w1024_d2_S_4 |        584 |        584 |       0 |    0 |   1158 |      0 |      0 |    0 |          0 |
|               (rx_crc2ipFifo_U)                                                                                                                       |                                                                   rocev2_ip_rocev2_top_fifo_w1024_d2_S_4 |          6 |          6 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|               U_rocev2_top_fifo_w1024_d2_S_ram                                                                                                        |                                                         rocev2_ip_rocev2_top_fifo_w1024_d2_S_shiftReg_84 |        579 |        579 |       0 |    0 |   1154 |      0 |      0 |    0 |          0 |
|             rx_drop2exhFsm_MetaFifo_U                                                                                                                 |                                                                      rocev2_ip_rocev2_top_fifo_w145_d2_S |        103 |        103 |       0 |    0 |    196 |      0 |      0 |    0 |          0 |
|               (rx_drop2exhFsm_MetaFifo_U)                                                                                                             |                                                                      rocev2_ip_rocev2_top_fifo_w145_d2_S |          7 |          7 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|               U_rocev2_top_fifo_w145_d2_S_ram                                                                                                         |                                                             rocev2_ip_rocev2_top_fifo_w145_d2_S_shiftReg |         96 |         96 |       0 |    0 |    192 |      0 |      0 |    0 |          0 |
|             rx_exh2aethShiftFifo_U                                                                                                                    |                                                                   rocev2_ip_rocev2_top_fifo_w1024_d4_A_5 |        362 |         26 |     336 |    0 |    589 |      0 |      0 |    0 |          0 |
|               (rx_exh2aethShiftFifo_U)                                                                                                                |                                                                   rocev2_ip_rocev2_top_fifo_w1024_d4_A_5 |          5 |          5 |       0 |    0 |     10 |      0 |      0 |    0 |          0 |
|               U_rocev2_top_fifo_w1024_d4_A_ram                                                                                                        |                                                              rocev2_ip_rocev2_top_fifo_w1024_d4_A_ram_83 |        357 |         21 |     336 |    0 |    579 |      0 |      0 |    0 |          0 |
|             rx_exh2dropFifo_U                                                                                                                         |                                                                    rocev2_ip_rocev2_top_fifo_w1024_d32_A |        349 |         17 |     332 |    0 |    602 |      0 |      0 |    0 |          0 |
|               (rx_exh2dropFifo_U)                                                                                                                     |                                                                    rocev2_ip_rocev2_top_fifo_w1024_d32_A |         12 |         12 |       0 |    0 |     19 |      0 |      0 |    0 |          0 |
|               U_rocev2_top_fifo_w1024_d32_A_ram                                                                                                       |                                                             rocev2_ip_rocev2_top_fifo_w1024_d32_A_ram_82 |        337 |          5 |     332 |    0 |    583 |      0 |      0 |    0 |          0 |
|             rx_exh2drop_MetaFifo_U                                                                                                                    |                                                                      rocev2_ip_rocev2_top_fifo_w145_d8_A |         77 |         17 |      60 |    0 |    112 |      0 |      0 |    0 |          0 |
|               (rx_exh2drop_MetaFifo_U)                                                                                                                |                                                                      rocev2_ip_rocev2_top_fifo_w145_d8_A |         14 |         14 |       0 |    0 |     13 |      0 |      0 |    0 |          0 |
|               U_rocev2_top_fifo_w145_d8_A_ram                                                                                                         |                                                               rocev2_ip_rocev2_top_fifo_w145_d8_A_ram_81 |         64 |          4 |      60 |    0 |     99 |      0 |      0 |    0 |          0 |
|             rx_exh2rethShiftFifo_U                                                                                                                    |                                                                   rocev2_ip_rocev2_top_fifo_w1024_d4_A_6 |        360 |         24 |     336 |    0 |    591 |      0 |      0 |    0 |          0 |
|               (rx_exh2rethShiftFifo_U)                                                                                                                |                                                                   rocev2_ip_rocev2_top_fifo_w1024_d4_A_6 |          5 |          5 |       0 |    0 |     10 |      0 |      0 |    0 |          0 |
|               U_rocev2_top_fifo_w1024_d4_A_ram                                                                                                        |                                                              rocev2_ip_rocev2_top_fifo_w1024_d4_A_ram_80 |        355 |         19 |     336 |    0 |    581 |      0 |      0 |    0 |          0 |
|             rx_exhEventMetaFifo_U                                                                                                                     |                                                                       rocev2_ip_rocev2_top_fifo_w50_d2_S |         52 |         52 |       0 |    0 |    100 |      0 |      0 |    0 |          0 |
|               (rx_exhEventMetaFifo_U)                                                                                                                 |                                                                       rocev2_ip_rocev2_top_fifo_w50_d2_S |          4 |          4 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|               U_rocev2_top_fifo_w50_d2_S_ram                                                                                                          |                                                           rocev2_ip_rocev2_top_fifo_w50_d2_S_shiftReg_79 |         48 |         48 |       0 |    0 |     96 |      0 |      0 |    0 |          0 |
|             rx_exhMetaFifo_U                                                                                                                          |                                                                       rocev2_ip_rocev2_top_fifo_w23_d2_S |         28 |         28 |       0 |    0 |     48 |      0 |      0 |    0 |          0 |
|               (rx_exhMetaFifo_U)                                                                                                                      |                                                                       rocev2_ip_rocev2_top_fifo_w23_d2_S |          5 |          5 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|               U_rocev2_top_fifo_w23_d2_S_ram                                                                                                          |                                                              rocev2_ip_rocev2_top_fifo_w23_d2_S_shiftReg |         23 |         23 |       0 |    0 |     44 |      0 |      0 |    0 |          0 |
|             rx_exhNoShiftFifo_U                                                                                                                       |                                                                   rocev2_ip_rocev2_top_fifo_w1024_d4_A_7 |        342 |          6 |     336 |    0 |    589 |      0 |      0 |    0 |          0 |
|               (rx_exhNoShiftFifo_U)                                                                                                                   |                                                                   rocev2_ip_rocev2_top_fifo_w1024_d4_A_7 |          5 |          5 |       0 |    0 |     10 |      0 |      0 |    0 |          0 |
|               U_rocev2_top_fifo_w1024_d4_A_ram                                                                                                        |                                                              rocev2_ip_rocev2_top_fifo_w1024_d4_A_ram_78 |        337 |          1 |     336 |    0 |    579 |      0 |      0 |    0 |          0 |
|             rx_exh_fsm_512_0_U0                                                                                                                       |                                                                  rocev2_ip_rocev2_top_rx_exh_fsm_512_0_s |        652 |        652 |       0 |    0 |    828 |      0 |      0 |    0 |          0 |
|               (rx_exh_fsm_512_0_U0)                                                                                                                   |                                                                  rocev2_ip_rocev2_top_rx_exh_fsm_512_0_s |        497 |        497 |       0 |    0 |    746 |      0 |      0 |    0 |          0 |
|               regslice_both_m_axis_mem_write_cmd_U                                                                                                    |                                                       rocev2_ip_rocev2_top_regslice_both__parameterized4 |        159 |        159 |       0 |    0 |     82 |      0 |      0 |    0 |          0 |
|             rx_exh_payload_512_0_U0                                                                                                                   |                                                              rocev2_ip_rocev2_top_rx_exh_payload_512_0_s |          9 |          9 |       0 |    0 |    592 |      0 |      0 |    0 |          0 |
|             rx_fsm2exh_MetaFifo_U                                                                                                                     |                                                                      rocev2_ip_rocev2_top_fifo_w119_d2_S |         66 |         66 |       0 |    0 |    116 |      0 |      0 |    0 |          0 |
|               (rx_fsm2exh_MetaFifo_U)                                                                                                                 |                                                                      rocev2_ip_rocev2_top_fifo_w119_d2_S |          7 |          7 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|               U_rocev2_top_fifo_w119_d2_S_ram                                                                                                         |                                                          rocev2_ip_rocev2_top_fifo_w119_d2_S_shiftReg_77 |         59 |         59 |       0 |    0 |    112 |      0 |      0 |    0 |          0 |
|             rx_ibh2exh_MetaFifo_U                                                                                                                     |                                                                     rocev2_ip_rocev2_top_fifo_w32_d2_S_8 |         20 |         20 |       0 |    0 |     20 |      0 |      0 |    0 |          0 |
|               (rx_ibh2exh_MetaFifo_U)                                                                                                                 |                                                                     rocev2_ip_rocev2_top_fifo_w32_d2_S_8 |          5 |          5 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|               U_rocev2_top_fifo_w32_d2_S_ram                                                                                                          |                                                           rocev2_ip_rocev2_top_fifo_w32_d2_S_shiftReg_76 |         15 |         15 |       0 |    0 |     16 |      0 |      0 |    0 |          0 |
|             rx_ibh2fsm_MetaFifo_U                                                                                                                     |                                                                    rocev2_ip_rocev2_top_fifo_w119_d2_S_9 |         69 |         69 |       0 |    0 |    116 |      0 |      0 |    0 |          0 |
|               (rx_ibh2fsm_MetaFifo_U)                                                                                                                 |                                                                    rocev2_ip_rocev2_top_fifo_w119_d2_S_9 |          6 |          6 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|               U_rocev2_top_fifo_w119_d2_S_ram                                                                                                         |                                                             rocev2_ip_rocev2_top_fifo_w119_d2_S_shiftReg |         63 |         63 |       0 |    0 |    112 |      0 |      0 |    0 |          0 |
|             rx_ibh2shiftFifo_U                                                                                                                        |                                                                  rocev2_ip_rocev2_top_fifo_w1024_d2_S_10 |        615 |        615 |       0 |    0 |   1160 |      0 |      0 |    0 |          0 |
|               (rx_ibh2shiftFifo_U)                                                                                                                    |                                                                  rocev2_ip_rocev2_top_fifo_w1024_d2_S_10 |          6 |          6 |       0 |    0 |      6 |      0 |      0 |    0 |          0 |
|               U_rocev2_top_fifo_w1024_d2_S_ram                                                                                                        |                                                         rocev2_ip_rocev2_top_fifo_w1024_d2_S_shiftReg_75 |        609 |        609 |       0 |    0 |   1154 |      0 |      0 |    0 |          0 |
|             rx_ibhDrop2exhFifo_U                                                                                                                      |                                                                 rocev2_ip_rocev2_top_fifo_w1024_d32_A_11 |        352 |         20 |     332 |    0 |    602 |      0 |      0 |    0 |          0 |
|               (rx_ibhDrop2exhFifo_U)                                                                                                                  |                                                                 rocev2_ip_rocev2_top_fifo_w1024_d32_A_11 |         12 |         12 |       0 |    0 |     19 |      0 |      0 |    0 |          0 |
|               U_rocev2_top_fifo_w1024_d32_A_ram                                                                                                       |                                                                rocev2_ip_rocev2_top_fifo_w1024_d32_A_ram |        340 |          8 |     332 |    0 |    583 |      0 |      0 |    0 |          0 |
|             rx_ibhDropFifo_U                                                                                                                          |                                                                        rocev2_ip_rocev2_top_fifo_w1_d2_S |          6 |          6 |       0 |    0 |      6 |      0 |      0 |    0 |          0 |
|               (rx_ibhDropFifo_U)                                                                                                                      |                                                                        rocev2_ip_rocev2_top_fifo_w1_d2_S |          4 |          4 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|               U_rocev2_top_fifo_w1_d2_S_ram                                                                                                           |                                                               rocev2_ip_rocev2_top_fifo_w1_d2_S_shiftReg |          2 |          2 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|             rx_ibhDropMetaFifo_U                                                                                                                      |                                                                        rocev2_ip_rocev2_top_fifo_w2_d2_S |          8 |          8 |       0 |    0 |      8 |      0 |      0 |    0 |          0 |
|               (rx_ibhDropMetaFifo_U)                                                                                                                  |                                                                        rocev2_ip_rocev2_top_fifo_w2_d2_S |          6 |          6 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|               U_rocev2_top_fifo_w2_d2_S_ram                                                                                                           |                                                               rocev2_ip_rocev2_top_fifo_w2_d2_S_shiftReg |          2 |          2 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|             rx_ibhEventFifo_U                                                                                                                         |                                                                    rocev2_ip_rocev2_top_fifo_w50_d2_S_12 |         53 |         53 |       0 |    0 |    102 |      0 |      0 |    0 |          0 |
|               (rx_ibhEventFifo_U)                                                                                                                     |                                                                    rocev2_ip_rocev2_top_fifo_w50_d2_S_12 |          4 |          4 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|               U_rocev2_top_fifo_w50_d2_S_ram                                                                                                          |                                                              rocev2_ip_rocev2_top_fifo_w50_d2_S_shiftReg |         49 |         49 |       0 |    0 |     98 |      0 |      0 |    0 |          0 |
|             rx_ibh_fsm_0_U0                                                                                                                           |                                                                      rocev2_ip_rocev2_top_rx_ibh_fsm_0_s |        242 |        242 |       0 |    0 |    436 |      0 |      0 |    0 |          0 |
|               (rx_ibh_fsm_0_U0)                                                                                                                       |                                                                      rocev2_ip_rocev2_top_rx_ibh_fsm_0_s |        179 |        179 |       0 |    0 |    416 |      0 |      0 |    0 |          0 |
|               regslice_both_m_axis_rx_ack_meta_U                                                                                                      |                                                       rocev2_ip_rocev2_top_regslice_both__parameterized3 |         63 |         63 |       0 |    0 |     20 |      0 |      0 |    0 |          0 |
|             rx_ip2udpFifo_U                                                                                                                           |                                                                  rocev2_ip_rocev2_top_fifo_w1024_d2_S_13 |        583 |        583 |       0 |    0 |   1160 |      0 |      0 |    0 |          0 |
|               (rx_ip2udpFifo_U)                                                                                                                       |                                                                  rocev2_ip_rocev2_top_fifo_w1024_d2_S_13 |          6 |          6 |       0 |    0 |      6 |      0 |      0 |    0 |          0 |
|               U_rocev2_top_fifo_w1024_d2_S_ram                                                                                                        |                                                         rocev2_ip_rocev2_top_fifo_w1024_d2_S_shiftReg_74 |        577 |        577 |       0 |    0 |   1154 |      0 |      0 |    0 |          0 |
|             rx_ip2udpMetaFifo_U                                                                                                                       |                                                                    rocev2_ip_rocev2_top_fifo_w64_d2_S_14 |          6 |          6 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|             rx_ipUdpMetaFifo_U                                                                                                                        |                                                                      rocev2_ip_rocev2_top_fifo_w256_d8_A |         30 |         14 |      16 |    0 |     32 |      0 |      0 |    0 |          0 |
|               (rx_ipUdpMetaFifo_U)                                                                                                                    |                                                                      rocev2_ip_rocev2_top_fifo_w256_d8_A |         11 |         11 |       0 |    0 |     13 |      0 |      0 |    0 |          0 |
|               U_rocev2_top_fifo_w256_d8_A_ram                                                                                                         |                                                                  rocev2_ip_rocev2_top_fifo_w256_d8_A_ram |         20 |          4 |      16 |    0 |     19 |      0 |      0 |    0 |          0 |
|             rx_pkgShiftTypeFifo_U                                                                                                                     |                                                                    rocev2_ip_rocev2_top_fifo_w56_d2_S_15 |          7 |          7 |       0 |    0 |      8 |      0 |      0 |    0 |          0 |
|               (rx_pkgShiftTypeFifo_U)                                                                                                                 |                                                                    rocev2_ip_rocev2_top_fifo_w56_d2_S_15 |          5 |          5 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|               U_rocev2_top_fifo_w56_d2_S_ram                                                                                                          |                                                              rocev2_ip_rocev2_top_fifo_w56_d2_S_shiftReg |          3 |          3 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|             rx_pkgSplitTypeFifo_U                                                                                                                     |                                                                    rocev2_ip_rocev2_top_fifo_w32_d2_S_16 |         11 |         11 |       0 |    0 |     14 |      0 |      0 |    0 |          0 |
|               (rx_pkgSplitTypeFifo_U)                                                                                                                 |                                                                    rocev2_ip_rocev2_top_fifo_w32_d2_S_16 |          5 |          5 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|               U_rocev2_top_fifo_w32_d2_S_ram                                                                                                          |                                                              rocev2_ip_rocev2_top_fifo_w32_d2_S_shiftReg |          6 |          6 |       0 |    0 |     10 |      0 |      0 |    0 |          0 |
|             rx_process2dropFifo_U                                                                                                                     |                                                                     rocev2_ip_rocev2_top_fifo_w1024_d8_A |        350 |         14 |     336 |    0 |    599 |      0 |      0 |    0 |          0 |
|               (rx_process2dropFifo_U)                                                                                                                 |                                                                     rocev2_ip_rocev2_top_fifo_w1024_d8_A |          8 |          8 |       0 |    0 |     13 |      0 |      0 |    0 |          0 |
|               U_rocev2_top_fifo_w1024_d8_A_ram                                                                                                        |                                                              rocev2_ip_rocev2_top_fifo_w1024_d8_A_ram_73 |        342 |          6 |     336 |    0 |    586 |      0 |      0 |    0 |          0 |
|             rx_process2dropLengthFifo_U                                                                                                               |                                                                        rocev2_ip_rocev2_top_fifo_w4_d2_S |         11 |         11 |       0 |    0 |     12 |      0 |      0 |    0 |          0 |
|               (rx_process2dropLengthFifo_U)                                                                                                           |                                                                        rocev2_ip_rocev2_top_fifo_w4_d2_S |          5 |          5 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|               U_rocev2_top_fifo_w4_d2_S_ram                                                                                                           |                                                               rocev2_ip_rocev2_top_fifo_w4_d2_S_shiftReg |          6 |          6 |       0 |    0 |      8 |      0 |      0 |    0 |          0 |
|             rx_process_exh_512_0_U0                                                                                                                   |                                                              rocev2_ip_rocev2_top_rx_process_exh_512_0_s |        334 |        334 |       0 |    0 |    908 |      0 |      0 |    0 |          0 |
|             rx_process_ibh_512_0_U0                                                                                                                   |                                                              rocev2_ip_rocev2_top_rx_process_ibh_512_0_s |        105 |        105 |       0 |    0 |    776 |      0 |      0 |    0 |          0 |
|             rx_readEvenFifo_U                                                                                                                         |                                                                    rocev2_ip_rocev2_top_fifo_w178_d512_A |         45 |         45 |       0 |    0 |     40 |      2 |      1 |    0 |          0 |
|               (rx_readEvenFifo_U)                                                                                                                     |                                                                    rocev2_ip_rocev2_top_fifo_w178_d512_A |         33 |         33 |       0 |    0 |     31 |      0 |      0 |    0 |          0 |
|               U_rocev2_top_fifo_w178_d512_A_ram                                                                                                       |                                                                rocev2_ip_rocev2_top_fifo_w178_d512_A_ram |         12 |         12 |       0 |    0 |      9 |      2 |      1 |    0 |          0 |
|             rx_readRequestFifo_U                                                                                                                      |                                                                   rocev2_ip_rocev2_top_fifo_w145_d8_A_17 |        231 |        147 |      84 |    0 |    161 |      0 |      0 |    0 |          0 |
|               (rx_readRequestFifo_U)                                                                                                                  |                                                                   rocev2_ip_rocev2_top_fifo_w145_d8_A_17 |         65 |         65 |       0 |    0 |     13 |      0 |      0 |    0 |          0 |
|               U_rocev2_top_fifo_w145_d8_A_ram                                                                                                         |                                                                  rocev2_ip_rocev2_top_fifo_w145_d8_A_ram |        166 |         82 |      84 |    0 |    148 |      0 |      0 |    0 |          0 |
|             rx_remoteMemCmd_U                                                                                                                         |                                                                    rocev2_ip_rocev2_top_fifo_w150_d512_A |         47 |         47 |       0 |    0 |     40 |      2 |      0 |    0 |          0 |
|               (rx_remoteMemCmd_U)                                                                                                                     |                                                                    rocev2_ip_rocev2_top_fifo_w150_d512_A |         33 |         33 |       0 |    0 |     31 |      0 |      0 |    0 |          0 |
|               U_rocev2_top_fifo_w150_d512_A_ram                                                                                                       |                                                                rocev2_ip_rocev2_top_fifo_w150_d512_A_ram |         15 |         15 |       0 |    0 |      9 |      2 |      0 |    0 |          0 |
|             rx_rethSift2mergerFifo_U                                                                                                                  |                                                                  rocev2_ip_rocev2_top_fifo_w1024_d4_A_18 |        338 |          6 |     332 |    0 |    589 |      0 |      0 |    0 |          0 |
|               (rx_rethSift2mergerFifo_U)                                                                                                              |                                                                  rocev2_ip_rocev2_top_fifo_w1024_d4_A_18 |          5 |          5 |       0 |    0 |     10 |      0 |      0 |    0 |          0 |
|               U_rocev2_top_fifo_w1024_d4_A_ram                                                                                                        |                                                              rocev2_ip_rocev2_top_fifo_w1024_d4_A_ram_72 |        333 |          1 |     332 |    0 |    579 |      0 |      0 |    0 |          0 |
|             rx_shift2exhFifo_U                                                                                                                        |                                                                  rocev2_ip_rocev2_top_fifo_w1024_d2_S_19 |        584 |        584 |       0 |    0 |   1158 |      0 |      0 |    0 |          0 |
|               (rx_shift2exhFifo_U)                                                                                                                    |                                                                  rocev2_ip_rocev2_top_fifo_w1024_d2_S_19 |          5 |          5 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|               U_rocev2_top_fifo_w1024_d2_S_ram                                                                                                        |                                                         rocev2_ip_rocev2_top_fifo_w1024_d2_S_shiftReg_71 |        579 |        579 |       0 |    0 |   1154 |      0 |      0 |    0 |          0 |
|             rx_udp2ibFifo_U                                                                                                                           |                                                                  rocev2_ip_rocev2_top_fifo_w1024_d2_S_20 |        583 |        583 |       0 |    0 |   1160 |      0 |      0 |    0 |          0 |
|               (rx_udp2ibFifo_U)                                                                                                                       |                                                                  rocev2_ip_rocev2_top_fifo_w1024_d2_S_20 |          6 |          6 |       0 |    0 |      6 |      0 |      0 |    0 |          0 |
|               U_rocev2_top_fifo_w1024_d2_S_ram                                                                                                        |                                                         rocev2_ip_rocev2_top_fifo_w1024_d2_S_shiftReg_70 |        577 |        577 |       0 |    0 |   1154 |      0 |      0 |    0 |          0 |
|             rx_udp2shiftFifo_U                                                                                                                        |                                                                  rocev2_ip_rocev2_top_fifo_w1024_d2_S_21 |        598 |        598 |       0 |    0 |   1160 |      0 |      0 |    0 |          0 |
|               (rx_udp2shiftFifo_U)                                                                                                                    |                                                                  rocev2_ip_rocev2_top_fifo_w1024_d2_S_21 |          5 |          5 |       0 |    0 |      6 |      0 |      0 |    0 |          0 |
|               U_rocev2_top_fifo_w1024_d2_S_ram                                                                                                        |                                                         rocev2_ip_rocev2_top_fifo_w1024_d2_S_shiftReg_69 |        593 |        593 |       0 |    0 |   1154 |      0 |      0 |    0 |          0 |
|             rx_udpMetaFifo_U                                                                                                                          |                                                                       rocev2_ip_rocev2_top_fifo_w49_d2_S |         31 |         31 |       0 |    0 |     50 |      0 |      0 |    0 |          0 |
|               (rx_udpMetaFifo_U)                                                                                                                      |                                                                       rocev2_ip_rocev2_top_fifo_w49_d2_S |          7 |          7 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|               U_rocev2_top_fifo_w49_d2_S_ram                                                                                                          |                                                              rocev2_ip_rocev2_top_fifo_w49_d2_S_shiftReg |         24 |         24 |       0 |    0 |     46 |      0 |      0 |    0 |          0 |
|             s_axis_mem_read_data_internal_U                                                                                                           |                                                                  rocev2_ip_rocev2_top_fifo_w1024_d2_S_22 |        295 |        295 |       0 |    0 |   1158 |      0 |      0 |    0 |          0 |
|               (s_axis_mem_read_data_internal_U)                                                                                                       |                                                                  rocev2_ip_rocev2_top_fifo_w1024_d2_S_22 |          6 |          6 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|               U_rocev2_top_fifo_w1024_d2_S_ram                                                                                                        |                                                         rocev2_ip_rocev2_top_fifo_w1024_d2_S_shiftReg_68 |        289 |        289 |       0 |    0 |   1154 |      0 |      0 |    0 |          0 |
|             s_axis_rx_data_internal_U                                                                                                                 |                                                                  rocev2_ip_rocev2_top_fifo_w1024_d2_S_23 |        586 |        586 |       0 |    0 |   1160 |      0 |      0 |    0 |          0 |
|               (s_axis_rx_data_internal_U)                                                                                                             |                                                                  rocev2_ip_rocev2_top_fifo_w1024_d2_S_23 |          8 |          8 |       0 |    0 |      6 |      0 |      0 |    0 |          0 |
|               U_rocev2_top_fifo_w1024_d2_S_ram                                                                                                        |                                                         rocev2_ip_rocev2_top_fifo_w1024_d2_S_shiftReg_67 |        579 |        579 |       0 |    0 |   1154 |      0 |      0 |    0 |          0 |
|             split_tx_meta_U0                                                                                                                          |                                                                       rocev2_ip_rocev2_top_split_tx_meta |         17 |         17 |       0 |    0 |     66 |      0 |      0 |    0 |          0 |
|             stateTable2qpi_rsp_U                                                                                                                      |                                                                      rocev2_ip_rocev2_top_fifo_w123_d2_S |          3 |          3 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|             stateTable2rxIbh_rsp_U                                                                                                                    |                                                                       rocev2_ip_rocev2_top_fifo_w75_d2_S |        176 |        176 |       0 |    0 |    154 |      0 |      0 |    0 |          0 |
|               (stateTable2rxIbh_rsp_U)                                                                                                                |                                                                       rocev2_ip_rocev2_top_fifo_w75_d2_S |          4 |          4 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|               U_rocev2_top_fifo_w75_d2_S_ram                                                                                                          |                                                              rocev2_ip_rocev2_top_fifo_w75_d2_S_shiftReg |        173 |        173 |       0 |    0 |    150 |      0 |      0 |    0 |          0 |
|             stateTable2txIbh_rsp_U                                                                                                                    |                                                                   rocev2_ip_rocev2_top_fifo_w123_d2_S_24 |         53 |         53 |       0 |    0 |    100 |      0 |      0 |    0 |          0 |
|               (stateTable2txIbh_rsp_U)                                                                                                                |                                                                   rocev2_ip_rocev2_top_fifo_w123_d2_S_24 |          6 |          6 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|               U_rocev2_top_fifo_w123_d2_S_ram                                                                                                         |                                                             rocev2_ip_rocev2_top_fifo_w123_d2_S_shiftReg |         47 |         47 |       0 |    0 |     96 |      0 |      0 |    0 |          0 |
|             state_table_0_U0                                                                                                                          |                                                                     rocev2_ip_rocev2_top_state_table_0_s |        202 |        202 |       0 |    0 |    265 |      0 |      6 |    0 |          0 |
|               (state_table_0_U0)                                                                                                                      |                                                                     rocev2_ip_rocev2_top_state_table_0_s |         14 |         14 |       0 |    0 |    265 |      0 |      0 |    0 |          0 |
|               state_table_req_next_psn_V_U                                                                                                            |                        rocev2_ip_rocev2_top_state_table_0_s_state_table_req_old_unack_V_RAM_2P_BRAM_1R1W |         59 |         59 |       0 |    0 |      0 |      0 |      1 |    0 |          0 |
|               state_table_req_old_unack_V_U                                                                                                           |                     rocev2_ip_rocev2_top_state_table_0_s_state_table_req_old_unack_V_RAM_2P_BRAM_1R1W_63 |         47 |         47 |       0 |    0 |      0 |      0 |      1 |    0 |          0 |
|               state_table_req_old_valid_V_U                                                                                                           |                     rocev2_ip_rocev2_top_state_table_0_s_state_table_req_old_unack_V_RAM_2P_BRAM_1R1W_64 |         30 |         30 |       0 |    0 |      0 |      0 |      1 |    0 |          0 |
|               state_table_resp_epsn_V_U                                                                                                               |                     rocev2_ip_rocev2_top_state_table_0_s_state_table_req_old_unack_V_RAM_2P_BRAM_1R1W_65 |         49 |         49 |       0 |    0 |      0 |      0 |      1 |    0 |          0 |
|               state_table_resp_old_outstanding_V_U                                                                                                    |                     rocev2_ip_rocev2_top_state_table_0_s_state_table_req_old_unack_V_RAM_2P_BRAM_1R1W_66 |          0 |          0 |       0 |    0 |      0 |      0 |      1 |    0 |          0 |
|               state_table_retryCounter_V_U                                                                                                            |                         rocev2_ip_rocev2_top_state_table_0_s_state_table_retryCounter_V_RAM_2P_BRAM_1R1W |         14 |         14 |       0 |    0 |      0 |      0 |      1 |    0 |          0 |
|             stream_merger_ackEvent_U0                                                                                                                 |                                                            rocev2_ip_rocev2_top_stream_merger_ackEvent_s |         33 |         33 |       0 |    0 |    150 |      0 |      0 |    0 |          0 |
|             timer2retrans_req_U                                                                                                                       |                                                                    rocev2_ip_rocev2_top_fifo_w64_d2_S_25 |         22 |         22 |       0 |    0 |     36 |      0 |      0 |    0 |          0 |
|               (timer2retrans_req_U)                                                                                                                   |                                                                    rocev2_ip_rocev2_top_fifo_w64_d2_S_25 |          6 |          6 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|               U_rocev2_top_fifo_w64_d2_S_ram                                                                                                          |                                                           rocev2_ip_rocev2_top_fifo_w64_d2_S_shiftReg_62 |         16 |         16 |       0 |    0 |     32 |      0 |      0 |    0 |          0 |
|             transport_timer_0_U0                                                                                                                      |                                                                 rocev2_ip_rocev2_top_transport_timer_0_s |        211 |        211 |       0 |    0 |    248 |      1 |      0 |    0 |          0 |
|               (transport_timer_0_U0)                                                                                                                  |                                                                 rocev2_ip_rocev2_top_transport_timer_0_s |         95 |         95 |       0 |    0 |    248 |      0 |      0 |    0 |          0 |
|               transportTimerTable_U                                                                                                                   |                           rocev2_ip_rocev2_top_transport_timer_0_s_transportTimerTable_RAM_T2P_BRAM_1R1W |        118 |        118 |       0 |    0 |      0 |      1 |      0 |    0 |          0 |
|             tx2retrans_insertAddrLen_U                                                                                                                |                                                                      rocev2_ip_rocev2_top_fifo_w192_d8_A |        112 |         16 |      96 |    0 |    181 |      0 |      0 |    0 |          0 |
|               (tx2retrans_insertAddrLen_U)                                                                                                            |                                                                      rocev2_ip_rocev2_top_fifo_w192_d8_A |         13 |         13 |       0 |    0 |     13 |      0 |      0 |    0 |          0 |
|               U_rocev2_top_fifo_w192_d8_A_ram                                                                                                         |                                                               rocev2_ip_rocev2_top_fifo_w192_d8_A_ram_61 |         99 |          3 |      96 |    0 |    168 |      0 |      0 |    0 |          0 |
|             tx2retrans_insertMeta_U                                                                                                                   |                                                                    rocev2_ip_rocev2_top_fifo_w96_d2_S_26 |         76 |         76 |       0 |    0 |    148 |      0 |      0 |    0 |          0 |
|               (tx2retrans_insertMeta_U)                                                                                                               |                                                                    rocev2_ip_rocev2_top_fifo_w96_d2_S_26 |          4 |          4 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|               U_rocev2_top_fifo_w96_d2_S_ram                                                                                                          |                                                              rocev2_ip_rocev2_top_fifo_w96_d2_S_shiftReg |         72 |         72 |       0 |    0 |    144 |      0 |      0 |    0 |          0 |
|             tx2retrans_insertRequest_U                                                                                                                |                                                                   rocev2_ip_rocev2_top_fifo_w320_d2_S_27 |        244 |        244 |       0 |    0 |    479 |      0 |      0 |    0 |          0 |
|               (tx2retrans_insertRequest_U)                                                                                                            |                                                                   rocev2_ip_rocev2_top_fifo_w320_d2_S_27 |          7 |          7 |       0 |    0 |      5 |      0 |      0 |    0 |          0 |
|               U_rocev2_top_fifo_w320_d2_S_ram                                                                                                         |                                                             rocev2_ip_rocev2_top_fifo_w320_d2_S_shiftReg |        237 |        237 |       0 |    0 |    474 |      0 |      0 |    0 |          0 |
|             txExh2msnTable_req_U                                                                                                                      |                                                                    rocev2_ip_rocev2_top_fifo_w16_d2_S_28 |         14 |         14 |       0 |    0 |     22 |      0 |      0 |    0 |          0 |
|               (txExh2msnTable_req_U)                                                                                                                  |                                                                    rocev2_ip_rocev2_top_fifo_w16_d2_S_28 |          5 |          5 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|               U_rocev2_top_fifo_w16_d2_S_ram                                                                                                          |                                                           rocev2_ip_rocev2_top_fifo_w16_d2_S_shiftReg_60 |          9 |          9 |       0 |    0 |     18 |      0 |      0 |    0 |          0 |
|             txIbh2stateTable_upd_req_U                                                                                                                |                                                                       rocev2_ip_rocev2_top_fifo_w41_d2_S |         37 |         37 |       0 |    0 |     72 |      0 |      0 |    0 |          0 |
|               (txIbh2stateTable_upd_req_U)                                                                                                            |                                                                       rocev2_ip_rocev2_top_fifo_w41_d2_S |          3 |          3 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|               U_rocev2_top_fifo_w41_d2_S_ram                                                                                                          |                                                              rocev2_ip_rocev2_top_fifo_w41_d2_S_shiftReg |         34 |         34 |       0 |    0 |     68 |      0 |      0 |    0 |          0 |
|             txSetTimer_req_U                                                                                                                          |                                                                       rocev2_ip_rocev2_top_fifo_w24_d2_S |         29 |         29 |       0 |    0 |     52 |      0 |      0 |    0 |          0 |
|               (txSetTimer_req_U)                                                                                                                      |                                                                       rocev2_ip_rocev2_top_fifo_w24_d2_S |          5 |          5 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|               U_rocev2_top_fifo_w24_d2_S_ram                                                                                                          |                                                           rocev2_ip_rocev2_top_fifo_w24_d2_S_shiftReg_59 |         24 |         24 |       0 |    0 |     48 |      0 |      0 |    0 |          0 |
|             tx_aethShift2payFifo_U                                                                                                                    |                                                                  rocev2_ip_rocev2_top_fifo_w1024_d2_S_29 |        583 |        583 |       0 |    0 |   1160 |      0 |      0 |    0 |          0 |
|               (tx_aethShift2payFifo_U)                                                                                                                |                                                                  rocev2_ip_rocev2_top_fifo_w1024_d2_S_29 |          5 |          5 |       0 |    0 |      6 |      0 |      0 |    0 |          0 |
|               U_rocev2_top_fifo_w1024_d2_S_ram                                                                                                        |                                                         rocev2_ip_rocev2_top_fifo_w1024_d2_S_shiftReg_58 |        578 |        578 |       0 |    0 |   1154 |      0 |      0 |    0 |          0 |
|             tx_appMetaFifo_U                                                                                                                          |                                                                     rocev2_ip_rocev2_top_fifo_w256_d32_A |        123 |         15 |     108 |    0 |    193 |      0 |      0 |    0 |          0 |
|               (tx_appMetaFifo_U)                                                                                                                      |                                                                     rocev2_ip_rocev2_top_fifo_w256_d32_A |         10 |         10 |       0 |    0 |     19 |      0 |      0 |    0 |          0 |
|               U_rocev2_top_fifo_w256_d32_A_ram                                                                                                        |                                                                 rocev2_ip_rocev2_top_fifo_w256_d32_A_ram |        113 |          5 |     108 |    0 |    174 |      0 |      0 |    0 |          0 |
|             tx_connTable2ibh_rsp_U                                                                                                                    |                                                                      rocev2_ip_rocev2_top_fifo_w384_d8_A |         58 |         14 |      44 |    0 |     88 |      0 |      0 |    0 |          0 |
|               (tx_connTable2ibh_rsp_U)                                                                                                                |                                                                      rocev2_ip_rocev2_top_fifo_w384_d8_A |         11 |         11 |       0 |    0 |     13 |      0 |      0 |    0 |          0 |
|               U_rocev2_top_fifo_w384_d8_A_ram                                                                                                         |                                                                  rocev2_ip_rocev2_top_fifo_w384_d8_A_ram |         47 |          3 |      44 |    0 |     75 |      0 |      0 |    0 |          0 |
|             tx_dstQpFifo_U                                                                                                                            |                                                                    rocev2_ip_rocev2_top_fifo_w24_d2_S_30 |         28 |         28 |       0 |    0 |     52 |      0 |      0 |    0 |          0 |
|               (tx_dstQpFifo_U)                                                                                                                        |                                                                    rocev2_ip_rocev2_top_fifo_w24_d2_S_30 |          4 |          4 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|               U_rocev2_top_fifo_w24_d2_S_ram                                                                                                          |                                                              rocev2_ip_rocev2_top_fifo_w24_d2_S_shiftReg |         24 |         24 |       0 |    0 |     48 |      0 |      0 |    0 |          0 |
|             tx_exh2payFifo_U                                                                                                                          |                                                                  rocev2_ip_rocev2_top_fifo_w1024_d4_A_31 |        100 |          8 |      92 |    0 |    160 |      0 |      0 |    0 |          0 |
|               (tx_exh2payFifo_U)                                                                                                                      |                                                                  rocev2_ip_rocev2_top_fifo_w1024_d4_A_31 |          7 |          7 |       0 |    0 |     10 |      0 |      0 |    0 |          0 |
|               U_rocev2_top_fifo_w1024_d4_A_ram                                                                                                        |                                                              rocev2_ip_rocev2_top_fifo_w1024_d4_A_ram_57 |         93 |          1 |      92 |    0 |    150 |      0 |      0 |    0 |          0 |
|             tx_exh2shiftFifo_U                                                                                                                        |                                                                  rocev2_ip_rocev2_top_fifo_w1024_d2_S_32 |        594 |        594 |       0 |    0 |   1166 |      0 |      0 |    0 |          0 |
|               (tx_exh2shiftFifo_U)                                                                                                                    |                                                                  rocev2_ip_rocev2_top_fifo_w1024_d2_S_32 |         13 |         13 |       0 |    0 |     12 |      0 |      0 |    0 |          0 |
|               U_rocev2_top_fifo_w1024_d2_S_ram                                                                                                        |                                                         rocev2_ip_rocev2_top_fifo_w1024_d2_S_shiftReg_56 |        583 |        583 |       0 |    0 |   1154 |      0 |      0 |    0 |          0 |
|             tx_exhMetaFifo_U                                                                                                                          |                                                                      rocev2_ip_rocev2_top_fifo_w178_d4_S |        100 |         20 |       0 |   80 |      5 |      0 |      0 |    0 |          0 |
|               (tx_exhMetaFifo_U)                                                                                                                      |                                                                      rocev2_ip_rocev2_top_fifo_w178_d4_S |          6 |          6 |       0 |    0 |      5 |      0 |      0 |    0 |          0 |
|               U_rocev2_top_fifo_w178_d4_S_ram                                                                                                         |                                                             rocev2_ip_rocev2_top_fifo_w178_d4_S_shiftReg |         94 |         14 |       0 |   80 |      0 |      0 |      0 |    0 |          0 |
|             tx_ib2udpFifo_U                                                                                                                           |                                                                  rocev2_ip_rocev2_top_fifo_w1024_d2_S_33 |        590 |        590 |       0 |    0 |   1159 |      0 |      0 |    0 |          0 |
|               (tx_ib2udpFifo_U)                                                                                                                       |                                                                  rocev2_ip_rocev2_top_fifo_w1024_d2_S_33 |          7 |          7 |       0 |    0 |      5 |      0 |      0 |    0 |          0 |
|               U_rocev2_top_fifo_w1024_d2_S_ram                                                                                                        |                                                         rocev2_ip_rocev2_top_fifo_w1024_d2_S_shiftReg_55 |        584 |        584 |       0 |    0 |   1154 |      0 |      0 |    0 |          0 |
|             tx_ibhHeaderFifo_U                                                                                                                        |                                                                      rocev2_ip_rocev2_top_fifo_w113_d2_S |         62 |         62 |       0 |    0 |    120 |      0 |      0 |    0 |          0 |
|               (tx_ibhHeaderFifo_U)                                                                                                                    |                                                                      rocev2_ip_rocev2_top_fifo_w113_d2_S |          4 |          4 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|               U_rocev2_top_fifo_w113_d2_S_ram                                                                                                         |                                                             rocev2_ip_rocev2_top_fifo_w113_d2_S_shiftReg |         58 |         58 |       0 |    0 |    116 |      0 |      0 |    0 |          0 |
|             tx_ibhMetaFifo_U                                                                                                                          |                                                                   rocev2_ip_rocev2_top_fifo_w192_d8_A_34 |        104 |         16 |      88 |    0 |    111 |      0 |      0 |    0 |          0 |
|               (tx_ibhMetaFifo_U)                                                                                                                      |                                                                   rocev2_ip_rocev2_top_fifo_w192_d8_A_34 |         12 |         12 |       0 |    0 |     13 |      0 |      0 |    0 |          0 |
|               U_rocev2_top_fifo_w192_d8_A_ram                                                                                                         |                                                                  rocev2_ip_rocev2_top_fifo_w192_d8_A_ram |         92 |          4 |      88 |    0 |     98 |      0 |      0 |    0 |          0 |
|             tx_ibhconnTable_req_U                                                                                                                     |                                                                    rocev2_ip_rocev2_top_fifo_w16_d2_S_35 |         13 |         13 |       0 |    0 |     22 |      0 |      0 |    0 |          0 |
|               (tx_ibhconnTable_req_U)                                                                                                                 |                                                                    rocev2_ip_rocev2_top_fifo_w16_d2_S_35 |          4 |          4 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|               U_rocev2_top_fifo_w16_d2_S_ram                                                                                                          |                                                              rocev2_ip_rocev2_top_fifo_w16_d2_S_shiftReg |          9 |          9 |       0 |    0 |     18 |      0 |      0 |    0 |          0 |
|             tx_ip2crcFifo_U                                                                                                                           |                                                                  rocev2_ip_rocev2_top_fifo_w1024_d2_S_36 |       1045 |       1045 |       0 |    0 |   1162 |      0 |      0 |    0 |          0 |
|               (tx_ip2crcFifo_U)                                                                                                                       |                                                                  rocev2_ip_rocev2_top_fifo_w1024_d2_S_36 |         11 |         11 |       0 |    0 |      8 |      0 |      0 |    0 |          0 |
|               U_rocev2_top_fifo_w1024_d2_S_ram                                                                                                        |                                                         rocev2_ip_rocev2_top_fifo_w1024_d2_S_shiftReg_54 |       1037 |       1037 |       0 |    0 |   1154 |      0 |      0 |    0 |          0 |
|             tx_ipUdpMetaFifo_U                                                                                                                        |                                                                      rocev2_ip_rocev2_top_fifo_w256_d2_S |         69 |         69 |       0 |    0 |    132 |      0 |      0 |    0 |          0 |
|               (tx_ipUdpMetaFifo_U)                                                                                                                    |                                                                      rocev2_ip_rocev2_top_fifo_w256_d2_S |          5 |          5 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|               U_rocev2_top_fifo_w256_d2_S_ram                                                                                                         |                                                             rocev2_ip_rocev2_top_fifo_w256_d2_S_shiftReg |         64 |         64 |       0 |    0 |    128 |      0 |      0 |    0 |          0 |
|             tx_ipUdpMetaMerger_0_U0                                                                                                                   |                                                              rocev2_ip_rocev2_top_tx_ipUdpMetaMerger_0_s |          7 |          7 |       0 |    0 |     91 |      0 |      0 |    0 |          0 |
|             tx_lengthFifo_U                                                                                                                           |                                                                    rocev2_ip_rocev2_top_fifo_w16_d4_S_37 |         17 |          9 |       0 |    8 |      5 |      0 |      0 |    0 |          0 |
|               (tx_lengthFifo_U)                                                                                                                       |                                                                    rocev2_ip_rocev2_top_fifo_w16_d4_S_37 |          8 |          8 |       0 |    0 |      5 |      0 |      0 |    0 |          0 |
|               U_rocev2_top_fifo_w16_d4_S_ram                                                                                                          |                                                              rocev2_ip_rocev2_top_fifo_w16_d4_S_shiftReg |          9 |          1 |       0 |    8 |      0 |      0 |      0 |    0 |          0 |
|             tx_localMemCmdFifo_U                                                                                                                      |                                                                      rocev2_ip_rocev2_top_fifo_w150_d2_S |         63 |         63 |       0 |    0 |    176 |      0 |      0 |    0 |          0 |
|               (tx_localMemCmdFifo_U)                                                                                                                  |                                                                      rocev2_ip_rocev2_top_fifo_w150_d2_S |          4 |          4 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|               U_rocev2_top_fifo_w150_d2_S_ram                                                                                                         |                                                             rocev2_ip_rocev2_top_fifo_w150_d2_S_shiftReg |         59 |         59 |       0 |    0 |    172 |      0 |      0 |    0 |          0 |
|             tx_packetInfoFifo_U                                                                                                                       |                                                                        rocev2_ip_rocev2_top_fifo_w3_d2_S |          8 |          8 |       0 |    0 |     10 |      0 |      0 |    0 |          0 |
|               (tx_packetInfoFifo_U)                                                                                                                   |                                                                        rocev2_ip_rocev2_top_fifo_w3_d2_S |          5 |          5 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|               U_rocev2_top_fifo_w3_d2_S_ram                                                                                                           |                                                               rocev2_ip_rocev2_top_fifo_w3_d2_S_shiftReg |          3 |          3 |       0 |    0 |      6 |      0 |      0 |    0 |          0 |
|             tx_pkgInfoFifo_U                                                                                                                          |                                                                     rocev2_ip_rocev2_top_fifo_w64_d128_A |         42 |         34 |       8 |    0 |     34 |      0 |      0 |    0 |          0 |
|               (tx_pkgInfoFifo_U)                                                                                                                      |                                                                     rocev2_ip_rocev2_top_fifo_w64_d128_A |         23 |         23 |       0 |    0 |     25 |      0 |      0 |    0 |          0 |
|               U_rocev2_top_fifo_w64_d128_A_ram                                                                                                        |                                                                 rocev2_ip_rocev2_top_fifo_w64_d128_A_ram |         20 |         12 |       8 |    0 |      9 |      0 |      0 |    0 |          0 |
|             tx_pkg_arbiter_512_0_U0                                                                                                                   |                                                              rocev2_ip_rocev2_top_tx_pkg_arbiter_512_0_s |         22 |         22 |       0 |    0 |    593 |      0 |      0 |    0 |          0 |
|             tx_rawPayFifo_U                                                                                                                           |                                                                  rocev2_ip_rocev2_top_fifo_w1024_d4_A_38 |        345 |          9 |     336 |    0 |    589 |      0 |      0 |    0 |          0 |
|               (tx_rawPayFifo_U)                                                                                                                       |                                                                  rocev2_ip_rocev2_top_fifo_w1024_d4_A_38 |          7 |          7 |       0 |    0 |     10 |      0 |      0 |    0 |          0 |
|               U_rocev2_top_fifo_w1024_d4_A_ram                                                                                                        |                                                              rocev2_ip_rocev2_top_fifo_w1024_d4_A_ram_53 |        338 |          2 |     336 |    0 |    579 |      0 |      0 |    0 |          0 |
|             tx_rethMerge2rethShift_U                                                                                                                  |                                                                  rocev2_ip_rocev2_top_fifo_w1024_d4_A_39 |        353 |         17 |     336 |    0 |    593 |      0 |      0 |    0 |          0 |
|               (tx_rethMerge2rethShift_U)                                                                                                              |                                                                  rocev2_ip_rocev2_top_fifo_w1024_d4_A_39 |          7 |          7 |       0 |    0 |     10 |      0 |      0 |    0 |          0 |
|               U_rocev2_top_fifo_w1024_d4_A_ram                                                                                                        |                                                              rocev2_ip_rocev2_top_fifo_w1024_d4_A_ram_52 |        346 |         10 |     336 |    0 |    583 |      0 |      0 |    0 |          0 |
|             tx_rethShift2payFifo_U                                                                                                                    |                                                                  rocev2_ip_rocev2_top_fifo_w1024_d2_S_40 |        584 |        584 |       0 |    0 |   1162 |      0 |      0 |    0 |          0 |
|               (tx_rethShift2payFifo_U)                                                                                                                |                                                                  rocev2_ip_rocev2_top_fifo_w1024_d2_S_40 |          8 |          8 |       0 |    0 |      8 |      0 |      0 |    0 |          0 |
|               U_rocev2_top_fifo_w1024_d2_S_ram                                                                                                        |                                                         rocev2_ip_rocev2_top_fifo_w1024_d2_S_shiftReg_51 |        577 |        577 |       0 |    0 |   1154 |      0 |      0 |    0 |          0 |
|             tx_shift2ibhFifo_U                                                                                                                        |                                                                  rocev2_ip_rocev2_top_fifo_w1024_d8_A_41 |        344 |         12 |     332 |    0 |    593 |      0 |      0 |    0 |          0 |
|               (tx_shift2ibhFifo_U)                                                                                                                    |                                                                  rocev2_ip_rocev2_top_fifo_w1024_d8_A_41 |         10 |         10 |       0 |    0 |     13 |      0 |      0 |    0 |          0 |
|               U_rocev2_top_fifo_w1024_d8_A_ram                                                                                                        |                                                              rocev2_ip_rocev2_top_fifo_w1024_d8_A_ram_50 |        334 |          2 |     332 |    0 |    580 |      0 |      0 |    0 |          0 |
|             tx_shift2ipv4Fifo_U                                                                                                                       |                                                                  rocev2_ip_rocev2_top_fifo_w1024_d8_A_42 |        344 |         12 |     332 |    0 |    593 |      0 |      0 |    0 |          0 |
|               (tx_shift2ipv4Fifo_U)                                                                                                                   |                                                                  rocev2_ip_rocev2_top_fifo_w1024_d8_A_42 |         10 |         10 |       0 |    0 |     13 |      0 |      0 |    0 |          0 |
|               U_rocev2_top_fifo_w1024_d8_A_ram                                                                                                        |                                                                 rocev2_ip_rocev2_top_fifo_w1024_d8_A_ram |        334 |          2 |     332 |    0 |    580 |      0 |      0 |    0 |          0 |
|             tx_shift2udpFifo_U                                                                                                                        |                                                                  rocev2_ip_rocev2_top_fifo_w1024_d2_S_43 |        621 |        621 |       0 |    0 |   1160 |      0 |      0 |    0 |          0 |
|               (tx_shift2udpFifo_U)                                                                                                                    |                                                                  rocev2_ip_rocev2_top_fifo_w1024_d2_S_43 |          6 |          6 |       0 |    0 |      6 |      0 |      0 |    0 |          0 |
|               U_rocev2_top_fifo_w1024_d2_S_ram                                                                                                        |                                                         rocev2_ip_rocev2_top_fifo_w1024_d2_S_shiftReg_49 |        617 |        617 |       0 |    0 |   1154 |      0 |      0 |    0 |          0 |
|             tx_split2aethShift_U                                                                                                                      |                                                                  rocev2_ip_rocev2_top_fifo_w1024_d4_A_44 |        348 |         12 |     336 |    0 |    593 |      0 |      0 |    0 |          0 |
|               (tx_split2aethShift_U)                                                                                                                  |                                                                  rocev2_ip_rocev2_top_fifo_w1024_d4_A_44 |          8 |          8 |       0 |    0 |     10 |      0 |      0 |    0 |          0 |
|               U_rocev2_top_fifo_w1024_d4_A_ram                                                                                                        |                                                                 rocev2_ip_rocev2_top_fifo_w1024_d4_A_ram |        341 |          5 |     336 |    0 |    583 |      0 |      0 |    0 |          0 |
|             tx_udp2ipFifo_U                                                                                                                           |                                                                  rocev2_ip_rocev2_top_fifo_w1024_d2_S_45 |        596 |        596 |       0 |    0 |   1158 |      0 |      0 |    0 |          0 |
|               (tx_udp2ipFifo_U)                                                                                                                       |                                                                  rocev2_ip_rocev2_top_fifo_w1024_d2_S_45 |          6 |          6 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|               U_rocev2_top_fifo_w1024_d2_S_ram                                                                                                        |                                                            rocev2_ip_rocev2_top_fifo_w1024_d2_S_shiftReg |        590 |        590 |       0 |    0 |   1154 |      0 |      0 |    0 |          0 |
|             tx_udp2ipMetaFifo_U                                                                                                                       |                                                                    rocev2_ip_rocev2_top_fifo_w64_d2_S_46 |         47 |         47 |       0 |    0 |    100 |      0 |      0 |    0 |          0 |
|               (tx_udp2ipMetaFifo_U)                                                                                                                   |                                                                    rocev2_ip_rocev2_top_fifo_w64_d2_S_46 |          6 |          6 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|               U_rocev2_top_fifo_w64_d2_S_ram                                                                                                          |                                                           rocev2_ip_rocev2_top_fifo_w64_d2_S_shiftReg_48 |         42 |         42 |       0 |    0 |     96 |      0 |      0 |    0 |          0 |
|             tx_udpMetaFifo_U                                                                                                                          |                                                                    rocev2_ip_rocev2_top_fifo_w64_d2_S_47 |         36 |         36 |       0 |    0 |     68 |      0 |      0 |    0 |          0 |
|               (tx_udpMetaFifo_U)                                                                                                                      |                                                                    rocev2_ip_rocev2_top_fifo_w64_d2_S_47 |          4 |          4 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|               U_rocev2_top_fifo_w64_d2_S_ram                                                                                                          |                                                              rocev2_ip_rocev2_top_fifo_w64_d2_S_shiftReg |         32 |         32 |       0 |    0 |     64 |      0 |      0 |    0 |          0 |
|             udp_lshiftWordByOctet_512_1_U0                                                                                                            |                                                       rocev2_ip_rocev2_top_udp_lshiftWordByOctet_512_1_s |         47 |         47 |       0 |    0 |    655 |      0 |      0 |    0 |          0 |
|             udp_rshiftWordByOctet_net_axis_512_512_2_U0                                                                                               |                                          rocev2_ip_rocev2_top_udp_rshiftWordByOctet_net_axis_512_512_2_s |         41 |         41 |       0 |    0 |   1087 |      0 |      0 |    0 |          0 |
|       inst_slice_in                                                                                                                                   |                                                                      axis_reg__parameterized0__xdcDup__1 |        601 |        601 |       0 |    0 |   1161 |      0 |      0 |    0 |          0 |
|         (inst_slice_in)                                                                                                                               |                                                                      axis_reg__parameterized0__xdcDup__1 |         16 |         16 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|         inst_reg_slice                                                                                                                                |                                                                            axis_register_slice_512_HD770 |        585 |        585 |       0 |    0 |   1161 |      0 |      0 |    0 |          0 |
|           inst                                                                                                                                        |                            axis_register_slice_512_axis_register_slice_v1_1_26_axis_register_slice_HD771 |        585 |        585 |       0 |    0 |   1161 |      0 |      0 |    0 |          0 |
|             (inst)                                                                                                                                    |                            axis_register_slice_512_axis_register_slice_v1_1_26_axis_register_slice_HD771 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|             axisc_register_slice_0                                                                                                                    |                           axis_register_slice_512_axis_register_slice_v1_1_26_axisc_register_slice_HD772 |        584 |        584 |       0 |    0 |   1160 |      0 |      0 |    0 |          0 |
|       inst_slice_out_1                                                                                                                                |                                                                      axis_reg__parameterized1__xdcDup__1 |          7 |          7 |       0 |    0 |      6 |      0 |      0 |    0 |          0 |
|         inst_reg_slice                                                                                                                                |                                                                            axis_register_slice_512_HD773 |          7 |          7 |       0 |    0 |      6 |      0 |      0 |    0 |          0 |
|           inst                                                                                                                                        |                            axis_register_slice_512_axis_register_slice_v1_1_26_axis_register_slice_HD774 |          7 |          7 |       0 |    0 |      6 |      0 |      0 |    0 |          0 |
|             (inst)                                                                                                                                    |                            axis_register_slice_512_axis_register_slice_v1_1_26_axis_register_slice_HD774 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|             axisc_register_slice_0                                                                                                                    |                           axis_register_slice_512_axis_register_slice_v1_1_26_axisc_register_slice_HD775 |          6 |          6 |       0 |    0 |      5 |      0 |      0 |    0 |          0 |
|       inst_slice_out_2                                                                                                                                |                                                                axis_reg_array__parameterized8__xdcDup__1 |         36 |         36 |       0 |    0 |     16 |      0 |      0 |    0 |          0 |
|         genblk1[0].inst_reg                                                                                                                           |                                                                                     axis_reg__xdcDup__35 |         10 |         10 |       0 |    0 |      8 |      0 |      0 |    0 |          0 |
|           inst_reg_slice                                                                                                                              |                                                                            axis_register_slice_512_HD818 |         10 |         10 |       0 |    0 |      8 |      0 |      0 |    0 |          0 |
|             inst                                                                                                                                      |                            axis_register_slice_512_axis_register_slice_v1_1_26_axis_register_slice_HD819 |         10 |         10 |       0 |    0 |      8 |      0 |      0 |    0 |          0 |
|               (inst)                                                                                                                                  |                            axis_register_slice_512_axis_register_slice_v1_1_26_axis_register_slice_HD819 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|               axisc_register_slice_0                                                                                                                  |                           axis_register_slice_512_axis_register_slice_v1_1_26_axisc_register_slice_HD820 |          9 |          9 |       0 |    0 |      7 |      0 |      0 |    0 |          0 |
|         genblk1[1].inst_reg                                                                                                                           |                                                                                     axis_reg__xdcDup__36 |         26 |         26 |       0 |    0 |      8 |      0 |      0 |    0 |          0 |
|           (genblk1[1].inst_reg)                                                                                                                       |                                                                                     axis_reg__xdcDup__36 |         17 |         17 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|           inst_reg_slice                                                                                                                              |                                                                            axis_register_slice_512_HD821 |          9 |          9 |       0 |    0 |      8 |      0 |      0 |    0 |          0 |
|             inst                                                                                                                                      |                            axis_register_slice_512_axis_register_slice_v1_1_26_axis_register_slice_HD822 |          9 |          9 |       0 |    0 |      8 |      0 |      0 |    0 |          0 |
|               (inst)                                                                                                                                  |                            axis_register_slice_512_axis_register_slice_v1_1_26_axis_register_slice_HD822 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|               axisc_register_slice_0                                                                                                                  |                           axis_register_slice_512_axis_register_slice_v1_1_26_axisc_register_slice_HD823 |          8 |          8 |       0 |    0 |      7 |      0 |      0 |    0 |          0 |
|       inst_slice_out_3                                                                                                                                |                                                                axis_reg_array__parameterized9__xdcDup__1 |       1187 |       1187 |       0 |    0 |   2320 |      0 |      0 |    0 |          0 |
|         genblk1[0].inst_reg                                                                                                                           |                                                                                     axis_reg__xdcDup__37 |        585 |        585 |       0 |    0 |   1160 |      0 |      0 |    0 |          0 |
|           inst_reg_slice                                                                                                                              |                                                                            axis_register_slice_512_HD824 |        585 |        585 |       0 |    0 |   1160 |      0 |      0 |    0 |          0 |
|             inst                                                                                                                                      |                            axis_register_slice_512_axis_register_slice_v1_1_26_axis_register_slice_HD825 |        585 |        585 |       0 |    0 |   1160 |      0 |      0 |    0 |          0 |
|               (inst)                                                                                                                                  |                            axis_register_slice_512_axis_register_slice_v1_1_26_axis_register_slice_HD825 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|               axisc_register_slice_0                                                                                                                  |                           axis_register_slice_512_axis_register_slice_v1_1_26_axisc_register_slice_HD826 |        584 |        584 |       0 |    0 |   1159 |      0 |      0 |    0 |          0 |
|         genblk1[1].inst_reg                                                                                                                           |                                                                                     axis_reg__xdcDup__38 |        602 |        602 |       0 |    0 |   1160 |      0 |      0 |    0 |          0 |
|           (genblk1[1].inst_reg)                                                                                                                       |                                                                                     axis_reg__xdcDup__38 |         17 |         17 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|           inst_reg_slice                                                                                                                              |                                                                            axis_register_slice_512_HD827 |        585 |        585 |       0 |    0 |   1160 |      0 |      0 |    0 |          0 |
|             inst                                                                                                                                      |                            axis_register_slice_512_axis_register_slice_v1_1_26_axis_register_slice_HD828 |        585 |        585 |       0 |    0 |   1160 |      0 |      0 |    0 |          0 |
|               (inst)                                                                                                                                  |                            axis_register_slice_512_axis_register_slice_v1_1_26_axis_register_slice_HD828 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|               axisc_register_slice_0                                                                                                                  |                           axis_register_slice_512_axis_register_slice_v1_1_26_axisc_register_slice_HD829 |        584 |        584 |       0 |    0 |   1159 |      0 |      0 |    0 |          0 |
|       inst_slice_out_4                                                                                                                                |                                                               axis_reg_array__parameterized10__xdcDup__1 |         14 |         14 |       0 |    0 |     11 |      0 |      0 |    0 |          0 |
|         genblk1[0].inst_reg                                                                                                                           |                                                                                     axis_reg__xdcDup__39 |          6 |          6 |       0 |    0 |      5 |      0 |      0 |    0 |          0 |
|           inst_reg_slice                                                                                                                              |                                                                            axis_register_slice_512_HD776 |          6 |          6 |       0 |    0 |      5 |      0 |      0 |    0 |          0 |
|             inst                                                                                                                                      |                            axis_register_slice_512_axis_register_slice_v1_1_26_axis_register_slice_HD777 |          6 |          6 |       0 |    0 |      5 |      0 |      0 |    0 |          0 |
|               (inst)                                                                                                                                  |                            axis_register_slice_512_axis_register_slice_v1_1_26_axis_register_slice_HD777 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|               axisc_register_slice_0                                                                                                                  |                           axis_register_slice_512_axis_register_slice_v1_1_26_axisc_register_slice_HD778 |          5 |          5 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|         genblk1[1].inst_reg                                                                                                                           |                                                                                     axis_reg__xdcDup__40 |          8 |          8 |       0 |    0 |      6 |      0 |      0 |    0 |          0 |
|           inst_reg_slice                                                                                                                              |                                                                            axis_register_slice_512_HD779 |          8 |          8 |       0 |    0 |      6 |      0 |      0 |    0 |          0 |
|             inst                                                                                                                                      |                            axis_register_slice_512_axis_register_slice_v1_1_26_axis_register_slice_HD780 |          8 |          8 |       0 |    0 |      6 |      0 |      0 |    0 |          0 |
|               (inst)                                                                                                                                  |                            axis_register_slice_512_axis_register_slice_v1_1_26_axis_register_slice_HD780 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|               axisc_register_slice_0                                                                                                                  |                           axis_register_slice_512_axis_register_slice_v1_1_26_axisc_register_slice_HD781 |          7 |          7 |       0 |    0 |      5 |      0 |      0 |    0 |          0 |
|       inst_slice_out_5                                                                                                                                |                                                               axis_reg_array__parameterized11__xdcDup__1 |         14 |         14 |       0 |    0 |     11 |      0 |      0 |    0 |          0 |
|         genblk1[0].inst_reg                                                                                                                           |                                                                                     axis_reg__xdcDup__41 |          6 |          6 |       0 |    0 |      5 |      0 |      0 |    0 |          0 |
|           inst_reg_slice                                                                                                                              |                                                                            axis_register_slice_512_HD782 |          6 |          6 |       0 |    0 |      5 |      0 |      0 |    0 |          0 |
|             inst                                                                                                                                      |                            axis_register_slice_512_axis_register_slice_v1_1_26_axis_register_slice_HD783 |          6 |          6 |       0 |    0 |      5 |      0 |      0 |    0 |          0 |
|               (inst)                                                                                                                                  |                            axis_register_slice_512_axis_register_slice_v1_1_26_axis_register_slice_HD783 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|               axisc_register_slice_0                                                                                                                  |                           axis_register_slice_512_axis_register_slice_v1_1_26_axisc_register_slice_HD784 |          5 |          5 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|         genblk1[1].inst_reg                                                                                                                           |                                                                                     axis_reg__xdcDup__42 |          8 |          8 |       0 |    0 |      6 |      0 |      0 |    0 |          0 |
|           inst_reg_slice                                                                                                                              |                                                                            axis_register_slice_512_HD785 |          8 |          8 |       0 |    0 |      6 |      0 |      0 |    0 |          0 |
|             inst                                                                                                                                      |                            axis_register_slice_512_axis_register_slice_v1_1_26_axis_register_slice_HD786 |          8 |          8 |       0 |    0 |      6 |      0 |      0 |    0 |          0 |
|               (inst)                                                                                                                                  |                            axis_register_slice_512_axis_register_slice_v1_1_26_axis_register_slice_HD786 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|               axisc_register_slice_0                                                                                                                  |                           axis_register_slice_512_axis_register_slice_v1_1_26_axisc_register_slice_HD787 |          7 |          7 |       0 |    0 |      5 |      0 |      0 |    0 |          0 |
|       inst_slice_out_6                                                                                                                                |                                                               axis_reg_array__parameterized12__xdcDup__1 |       1170 |       1170 |       0 |    0 |   2320 |      0 |      0 |    0 |          0 |
|         genblk1[0].inst_reg                                                                                                                           |                                                                                     axis_reg__xdcDup__43 |        585 |        585 |       0 |    0 |   1160 |      0 |      0 |    0 |          0 |
|           inst_reg_slice                                                                                                                              |                                                                            axis_register_slice_512_HD788 |        585 |        585 |       0 |    0 |   1160 |      0 |      0 |    0 |          0 |
|             inst                                                                                                                                      |                            axis_register_slice_512_axis_register_slice_v1_1_26_axis_register_slice_HD789 |        585 |        585 |       0 |    0 |   1160 |      0 |      0 |    0 |          0 |
|               (inst)                                                                                                                                  |                            axis_register_slice_512_axis_register_slice_v1_1_26_axis_register_slice_HD789 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|               axisc_register_slice_0                                                                                                                  |                           axis_register_slice_512_axis_register_slice_v1_1_26_axisc_register_slice_HD790 |        584 |        584 |       0 |    0 |   1159 |      0 |      0 |    0 |          0 |
|         genblk1[1].inst_reg                                                                                                                           |                                                                                     axis_reg__xdcDup__44 |        585 |        585 |       0 |    0 |   1160 |      0 |      0 |    0 |          0 |
|           inst_reg_slice                                                                                                                              |                                                                            axis_register_slice_512_HD791 |        585 |        585 |       0 |    0 |   1160 |      0 |      0 |    0 |          0 |
|             inst                                                                                                                                      |                            axis_register_slice_512_axis_register_slice_v1_1_26_axis_register_slice_HD792 |        585 |        585 |       0 |    0 |   1160 |      0 |      0 |    0 |          0 |
|               (inst)                                                                                                                                  |                            axis_register_slice_512_axis_register_slice_v1_1_26_axis_register_slice_HD792 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|               axisc_register_slice_0                                                                                                                  |                           axis_register_slice_512_axis_register_slice_v1_1_26_axisc_register_slice_HD793 |        584 |        584 |       0 |    0 |   1159 |      0 |      0 |    0 |          0 |
|       inst_vio_ip                                                                                                                                     |                                                                                                   vio_ip |        335 |        335 |       0 |    0 |    649 |      0 |      0 |    0 |          0 |
|         (inst_vio_ip)                                                                                                                                 |                                                                                                   vio_ip |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|         inst                                                                                                                                          |                                                                                   vio_ip_vio_v3_0_22_vio |        335 |        335 |       0 |    0 |    649 |      0 |      0 |    0 |          0 |
|           (inst)                                                                                                                                      |                                                                                   vio_ip_vio_v3_0_22_vio |          0 |          0 |       0 |    0 |     16 |      0 |      0 |    0 |          0 |
|           DECODER_INST                                                                                                                                |                                                                               vio_ip_vio_v3_0_22_decoder |         27 |         27 |       0 |    0 |     49 |      0 |      0 |    0 |          0 |
|           PROBE_IN_INST                                                                                                                               |                                                                          vio_ip_vio_v3_0_22_probe_in_one |        231 |        231 |       0 |    0 |    423 |      0 |      0 |    0 |          0 |
|           U_XSDB_SLAVE                                                                                                                                |                                                                                vio_ip_xsdbs_v1_0_2_xsdbs |         77 |         77 |       0 |    0 |    161 |      0 |      0 |    0 |          0 |
|       ip_handler_inst                                                                                                                                 |                                                                                            ip_handler_ip |      11093 |      10734 |     332 |   27 |  26147 |      8 |      1 |    0 |          0 |
|         inst                                                                                                                                          |                                                                             ip_handler_ip_ip_handler_top |      11093 |      10734 |     332 |   27 |  26147 |      8 |      1 |    0 |          0 |
|           convert_axis_to_net_axis_512_U0                                                                                                             |                                              ip_handler_ip_ip_handler_top_convert_axis_to_net_axis_512_s |        305 |        305 |       0 |    0 |   1745 |      0 |      0 |    0 |          0 |
|             (convert_axis_to_net_axis_512_U0)                                                                                                         |                                              ip_handler_ip_ip_handler_top_convert_axis_to_net_axis_512_s |          2 |          2 |       0 |    0 |    579 |      0 |      0 |    0 |          0 |
|             regslice_both_s_axis_raw_V_data_V_U                                                                                                       |                                                            ip_handler_ip_ip_handler_top_regslice_both_46 |        261 |        261 |       0 |    0 |   1028 |      0 |      0 |    0 |          0 |
|             regslice_both_s_axis_raw_V_keep_V_U                                                                                                       |                                            ip_handler_ip_ip_handler_top_regslice_both__parameterized0_47 |         36 |         36 |       0 |    0 |    132 |      0 |      0 |    0 |          0 |
|             regslice_both_s_axis_raw_V_last_V_U                                                                                                       |                                            ip_handler_ip_ip_handler_top_regslice_both__parameterized1_48 |          6 |          6 |       0 |    0 |      6 |      0 |      0 |    0 |          0 |
|           convert_net_axis_to_axis_512_1_U0                                                                                                           |                                              ip_handler_ip_ip_handler_top_convert_net_axis_to_axis_512_1 |          4 |          4 |       0 |    0 |      6 |      0 |      0 |    0 |          0 |
|             (convert_net_axis_to_axis_512_1_U0)                                                                                                       |                                              ip_handler_ip_ip_handler_top_convert_net_axis_to_axis_512_1 |          1 |          1 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|             regslice_both_m_axis_icmpv6_V_data_V_U                                                                                                    |                                                            ip_handler_ip_ip_handler_top_regslice_both_43 |          3 |          3 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|           convert_net_axis_to_axis_512_2_U0                                                                                                           |                                              ip_handler_ip_ip_handler_top_convert_net_axis_to_axis_512_2 |          4 |          4 |       0 |    0 |      6 |      0 |      0 |    0 |          0 |
|             (convert_net_axis_to_axis_512_2_U0)                                                                                                       |                                              ip_handler_ip_ip_handler_top_convert_net_axis_to_axis_512_2 |          1 |          1 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|             regslice_both_m_axis_ipv6udp_V_data_V_U                                                                                                   |                                                            ip_handler_ip_ip_handler_top_regslice_both_40 |          4 |          4 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|           convert_net_axis_to_axis_512_3_U0                                                                                                           |                                              ip_handler_ip_ip_handler_top_convert_net_axis_to_axis_512_3 |        309 |        309 |       0 |    0 |   1747 |      0 |      0 |    0 |          0 |
|             (convert_net_axis_to_axis_512_3_U0)                                                                                                       |                                              ip_handler_ip_ip_handler_top_convert_net_axis_to_axis_512_3 |          1 |          1 |       0 |    0 |    581 |      0 |      0 |    0 |          0 |
|             regslice_both_m_axis_icmp_V_data_V_U                                                                                                      |                                                            ip_handler_ip_ip_handler_top_regslice_both_37 |        266 |        266 |       0 |    0 |   1028 |      0 |      0 |    0 |          0 |
|             regslice_both_m_axis_icmp_V_keep_V_U                                                                                                      |                                            ip_handler_ip_ip_handler_top_regslice_both__parameterized0_38 |         37 |         37 |       0 |    0 |    132 |      0 |      0 |    0 |          0 |
|             regslice_both_m_axis_icmp_V_last_V_U                                                                                                      |                                            ip_handler_ip_ip_handler_top_regslice_both__parameterized1_39 |          6 |          6 |       0 |    0 |      6 |      0 |      0 |    0 |          0 |
|           convert_net_axis_to_axis_512_4_U0                                                                                                           |                                              ip_handler_ip_ip_handler_top_convert_net_axis_to_axis_512_4 |          5 |          5 |       0 |    0 |      6 |      0 |      0 |    0 |          0 |
|             (convert_net_axis_to_axis_512_4_U0)                                                                                                       |                                              ip_handler_ip_ip_handler_top_convert_net_axis_to_axis_512_4 |          1 |          1 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|             regslice_both_m_axis_udp_V_data_V_U                                                                                                       |                                                            ip_handler_ip_ip_handler_top_regslice_both_34 |          5 |          5 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|           convert_net_axis_to_axis_512_5_U0                                                                                                           |                                              ip_handler_ip_ip_handler_top_convert_net_axis_to_axis_512_5 |         13 |         13 |       0 |    0 |     13 |      0 |      0 |    0 |          0 |
|             (convert_net_axis_to_axis_512_5_U0)                                                                                                       |                                              ip_handler_ip_ip_handler_top_convert_net_axis_to_axis_512_5 |          1 |          1 |       0 |    0 |      5 |      0 |      0 |    0 |          0 |
|             regslice_both_m_axis_tcp_V_data_V_U                                                                                                       |                                                            ip_handler_ip_ip_handler_top_regslice_both_31 |          7 |          7 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|             regslice_both_m_axis_tcp_V_last_V_U                                                                                                       |                                            ip_handler_ip_ip_handler_top_regslice_both__parameterized1_33 |          6 |          6 |       0 |    0 |      6 |      0 |      0 |    0 |          0 |
|           convert_net_axis_to_axis_512_6_U0                                                                                                           |                                              ip_handler_ip_ip_handler_top_convert_net_axis_to_axis_512_6 |        309 |        309 |       0 |    0 |   1747 |      0 |      0 |    0 |          0 |
|             (convert_net_axis_to_axis_512_6_U0)                                                                                                       |                                              ip_handler_ip_ip_handler_top_convert_net_axis_to_axis_512_6 |          1 |          1 |       0 |    0 |    581 |      0 |      0 |    0 |          0 |
|             regslice_both_m_axis_roce_V_data_V_U                                                                                                      |                                                            ip_handler_ip_ip_handler_top_regslice_both_28 |        266 |        266 |       0 |    0 |   1028 |      0 |      0 |    0 |          0 |
|             regslice_both_m_axis_roce_V_keep_V_U                                                                                                      |                                            ip_handler_ip_ip_handler_top_regslice_both__parameterized0_29 |         37 |         37 |       0 |    0 |    132 |      0 |      0 |    0 |          0 |
|             regslice_both_m_axis_roce_V_last_V_U                                                                                                      |                                            ip_handler_ip_ip_handler_top_regslice_both__parameterized1_30 |          6 |          6 |       0 |    0 |      6 |      0 |      0 |    0 |          0 |
|           convert_net_axis_to_axis_512_U0                                                                                                             |                                              ip_handler_ip_ip_handler_top_convert_net_axis_to_axis_512_s |        104 |        104 |       0 |    0 |    543 |      0 |      0 |    0 |          0 |
|             (convert_net_axis_to_axis_512_U0)                                                                                                         |                                              ip_handler_ip_ip_handler_top_convert_net_axis_to_axis_512_s |          1 |          1 |       0 |    0 |    181 |      0 |      0 |    0 |          0 |
|             regslice_both_m_axis_arp_V_data_V_U                                                                                                       |                                                               ip_handler_ip_ip_handler_top_regslice_both |         98 |         98 |       0 |    0 |    356 |      0 |      0 |    0 |          0 |
|             regslice_both_m_axis_arp_V_last_V_U                                                                                                       |                                               ip_handler_ip_ip_handler_top_regslice_both__parameterized1 |          6 |          6 |       0 |    0 |      6 |      0 |      0 |    0 |          0 |
|           cut_length_U0                                                                                                                               |                                                                  ip_handler_ip_ip_handler_top_cut_length |        579 |        579 |       0 |    0 |   1162 |      0 |      0 |    0 |          0 |
|           detect_eth_protocol_512_U0                                                                                                                  |                                                   ip_handler_ip_ip_handler_top_detect_eth_protocol_512_s |         31 |         31 |       0 |    0 |    632 |      0 |      0 |    0 |          0 |
|           detect_ipv4_protocol_512_U0                                                                                                                 |                                                  ip_handler_ip_ip_handler_top_detect_ipv4_protocol_512_s |         23 |         23 |       0 |    0 |    597 |      0 |      0 |    0 |          0 |
|           detect_ipv6_protocol_512_U0                                                                                                                 |                                                  ip_handler_ip_ip_handler_top_detect_ipv6_protocol_512_s |         14 |         14 |       0 |    0 |     28 |      0 |      0 |    0 |          0 |
|           ethDataFifo_U                                                                                                                               |                                                             ip_handler_ip_ip_handler_top_fifo_w1024_d4_A |        339 |          7 |     332 |    0 |    589 |      0 |      0 |    0 |          0 |
|             (ethDataFifo_U)                                                                                                                           |                                                             ip_handler_ip_ip_handler_top_fifo_w1024_d4_A |          6 |          6 |       0 |    0 |     10 |      0 |      0 |    0 |          0 |
|             U_ip_handler_top_fifo_w1024_d4_A_ram                                                                                                      |                                                         ip_handler_ip_ip_handler_top_fifo_w1024_d4_A_ram |        333 |          1 |     332 |    0 |    579 |      0 |      0 |    0 |          0 |
|           etherTypeFifo_U                                                                                                                             |                                                               ip_handler_ip_ip_handler_top_fifo_w16_d2_S |         21 |         21 |       0 |    0 |     36 |      0 |      0 |    0 |          0 |
|             (etherTypeFifo_U)                                                                                                                         |                                                               ip_handler_ip_ip_handler_top_fifo_w16_d2_S |          5 |          5 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|             U_ip_handler_top_fifo_w16_d2_S_ram                                                                                                        |                                                      ip_handler_ip_ip_handler_top_fifo_w16_d2_S_shiftReg |         16 |         16 |       0 |    0 |     32 |      0 |      0 |    0 |          0 |
|           extract_ip_meta_512_U0                                                                                                                      |                                                       ip_handler_ip_ip_handler_top_extract_ip_meta_512_s |         70 |         70 |       0 |    0 |    710 |      0 |      0 |    0 |          0 |
|           ipDataCheckFifo_U                                                                                                                           |                                                             ip_handler_ip_ip_handler_top_fifo_w577_d64_A |         28 |         28 |       0 |    0 |     28 |      8 |      1 |    0 |          0 |
|             (ipDataCheckFifo_U)                                                                                                                       |                                                             ip_handler_ip_ip_handler_top_fifo_w577_d64_A |         20 |         20 |       0 |    0 |     22 |      0 |      0 |    0 |          0 |
|             U_ip_handler_top_fifo_w577_d64_A_ram                                                                                                      |                                                         ip_handler_ip_ip_handler_top_fifo_w577_d64_A_ram |          8 |          8 |       0 |    0 |      6 |      8 |      1 |    0 |          0 |
|           ipDataCutFifo_U                                                                                                                             |                                                              ip_handler_ip_ip_handler_top_fifo_w577_d2_S |        585 |        585 |       0 |    0 |   1158 |      0 |      0 |    0 |          0 |
|             (ipDataCutFifo_U)                                                                                                                         |                                                              ip_handler_ip_ip_handler_top_fifo_w577_d2_S |          9 |          9 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|             U_ip_handler_top_fifo_w577_d2_S_ram                                                                                                       |                                                  ip_handler_ip_ip_handler_top_fifo_w577_d2_S_shiftReg_27 |        577 |        577 |       0 |    0 |   1154 |      0 |      0 |    0 |          0 |
|           ipDataDropFifo_U                                                                                                                            |                                                            ip_handler_ip_ip_handler_top_fifo_w577_d2_S_0 |        666 |        666 |       0 |    0 |   1160 |      0 |      0 |    0 |          0 |
|             (ipDataDropFifo_U)                                                                                                                        |                                                            ip_handler_ip_ip_handler_top_fifo_w577_d2_S_0 |          6 |          6 |       0 |    0 |      6 |      0 |      0 |    0 |          0 |
|             U_ip_handler_top_fifo_w577_d2_S_ram                                                                                                       |                                                  ip_handler_ip_ip_handler_top_fifo_w577_d2_S_shiftReg_26 |        661 |        661 |       0 |    0 |   1154 |      0 |      0 |    0 |          0 |
|           ipDataFifo_U                                                                                                                                |                                                            ip_handler_ip_ip_handler_top_fifo_w577_d2_S_1 |        628 |        628 |       0 |    0 |   1160 |      0 |      0 |    0 |          0 |
|             (ipDataFifo_U)                                                                                                                            |                                                            ip_handler_ip_ip_handler_top_fifo_w577_d2_S_1 |          9 |          9 |       0 |    0 |      6 |      0 |      0 |    0 |          0 |
|             U_ip_handler_top_fifo_w577_d2_S_ram                                                                                                       |                                                  ip_handler_ip_ip_handler_top_fifo_w577_d2_S_shiftReg_25 |        620 |        620 |       0 |    0 |   1154 |      0 |      0 |    0 |          0 |
|           ipDataMetaFifo_U                                                                                                                            |                                                             ip_handler_ip_ip_handler_top_fifo_w1024_d2_S |        601 |        601 |       0 |    0 |   1158 |      0 |      0 |    0 |          0 |
|             (ipDataMetaFifo_U)                                                                                                                        |                                                             ip_handler_ip_ip_handler_top_fifo_w1024_d2_S |          6 |          6 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|             U_ip_handler_top_fifo_w1024_d2_S_ram                                                                                                      |                                                 ip_handler_ip_ip_handler_top_fifo_w1024_d2_S_shiftReg_24 |        595 |        595 |       0 |    0 |   1154 |      0 |      0 |    0 |          0 |
|           ip_handler_check_ipv4_checksum_32_U0                                                                                                        |                                         ip_handler_ip_ip_handler_top_ip_handler_check_ipv4_checksum_32_s |       1081 |       1081 |       0 |    0 |    767 |      0 |      0 |    0 |          0 |
|           ip_handler_compute_ipv4_checksum_U0                                                                                                         |                                            ip_handler_ip_ip_handler_top_ip_handler_compute_ipv4_checksum |       1441 |       1441 |       0 |    0 |   1563 |      0 |      0 |    0 |          0 |
|           ip_handler_duplicate_stream_net_axis_512_U0                                                                                                 |                                  ip_handler_ip_ip_handler_top_ip_handler_duplicate_stream_net_axis_512_s |          1 |          1 |       0 |    0 |    578 |      0 |      0 |    0 |          0 |
|           ip_handler_rshiftWordByOctet_net_axis_512_512_1_U0                                                                                          |                           ip_handler_ip_ip_handler_top_ip_handler_rshiftWordByOctet_net_axis_512_512_1_s |         70 |         70 |       0 |    0 |   1033 |      0 |      0 |    0 |          0 |
|           ip_handler_rshiftWordByOctet_net_axis_512_512_3_U0                                                                                          |                           ip_handler_ip_ip_handler_top_ip_handler_rshiftWordByOctet_net_axis_512_512_3_s |          8 |          8 |       0 |    0 |     23 |      0 |      0 |    0 |          0 |
|           ip_invalid_dropper_512_U0                                                                                                                   |                                                    ip_handler_ip_ip_handler_top_ip_invalid_dropper_512_s |         19 |         19 |       0 |    0 |     10 |      0 |      0 |    0 |          0 |
|           iph_subSumsFifoOut_U                                                                                                                        |                                                              ip_handler_ip_ip_handler_top_fifo_w544_d2_S |        518 |        518 |       0 |    0 |    964 |      0 |      0 |    0 |          0 |
|             (iph_subSumsFifoOut_U)                                                                                                                    |                                                              ip_handler_ip_ip_handler_top_fifo_w544_d2_S |          7 |          7 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|             U_ip_handler_top_fifo_w544_d2_S_ram                                                                                                       |                                                     ip_handler_ip_ip_handler_top_fifo_w544_d2_S_shiftReg |        512 |        512 |       0 |    0 |    960 |      0 |      0 |    0 |          0 |
|           ipv4ProtocolFifo_U                                                                                                                          |                                                               ip_handler_ip_ip_handler_top_fifo_w8_d32_S |         23 |         15 |       0 |    8 |      8 |      0 |      0 |    0 |          0 |
|             (ipv4ProtocolFifo_U)                                                                                                                      |                                                               ip_handler_ip_ip_handler_top_fifo_w8_d32_S |         12 |         12 |       0 |    0 |      8 |      0 |      0 |    0 |          0 |
|             U_ip_handler_top_fifo_w8_d32_S_ram                                                                                                        |                                                      ip_handler_ip_ip_handler_top_fifo_w8_d32_S_shiftReg |         11 |          3 |       0 |    8 |      0 |      0 |      0 |    0 |          0 |
|           ipv4ShiftFifo_U                                                                                                                             |                                                           ip_handler_ip_ip_handler_top_fifo_w1024_d2_S_2 |        614 |        614 |       0 |    0 |   1160 |      0 |      0 |    0 |          0 |
|             (ipv4ShiftFifo_U)                                                                                                                         |                                                           ip_handler_ip_ip_handler_top_fifo_w1024_d2_S_2 |          6 |          6 |       0 |    0 |      6 |      0 |      0 |    0 |          0 |
|             U_ip_handler_top_fifo_w1024_d2_S_ram                                                                                                      |                                                 ip_handler_ip_ip_handler_top_fifo_w1024_d2_S_shiftReg_23 |        608 |        608 |       0 |    0 |   1154 |      0 |      0 |    0 |          0 |
|           ipv4ValidFifo_U                                                                                                                             |                                                                ip_handler_ip_ip_handler_top_fifo_w1_d8_S |          9 |          8 |       0 |    1 |      6 |      0 |      0 |    0 |          0 |
|             (ipv4ValidFifo_U)                                                                                                                         |                                                                ip_handler_ip_ip_handler_top_fifo_w1_d8_S |          5 |          5 |       0 |    0 |      6 |      0 |      0 |    0 |          0 |
|             U_ip_handler_top_fifo_w1_d8_S_ram                                                                                                         |                                                       ip_handler_ip_ip_handler_top_fifo_w1_d8_S_shiftReg |          4 |          3 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|           ipv6DataFifo_U                                                                                                                              |                                                           ip_handler_ip_ip_handler_top_fifo_w1024_d2_S_3 |         15 |         15 |       0 |    0 |     22 |      0 |      0 |    0 |          0 |
|             (ipv6DataFifo_U)                                                                                                                          |                                                           ip_handler_ip_ip_handler_top_fifo_w1024_d2_S_3 |          6 |          6 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|             U_ip_handler_top_fifo_w1024_d2_S_ram                                                                                                      |                                                 ip_handler_ip_ip_handler_top_fifo_w1024_d2_S_shiftReg_22 |          9 |          9 |       0 |    0 |     18 |      0 |      0 |    0 |          0 |
|           ipv6ShiftFifo_U                                                                                                                             |                                                           ip_handler_ip_ip_handler_top_fifo_w1024_d2_S_4 |         47 |         47 |       0 |    0 |    124 |      0 |      0 |    0 |          0 |
|             (ipv6ShiftFifo_U)                                                                                                                         |                                                           ip_handler_ip_ip_handler_top_fifo_w1024_d2_S_4 |          7 |          7 |       0 |    0 |      6 |      0 |      0 |    0 |          0 |
|             U_ip_handler_top_fifo_w1024_d2_S_ram                                                                                                      |                                                 ip_handler_ip_ip_handler_top_fifo_w1024_d2_S_shiftReg_21 |         40 |         40 |       0 |    0 |    118 |      0 |      0 |    0 |          0 |
|           m_axis_arp_internal_U                                                                                                                       |                                                           ip_handler_ip_ip_handler_top_fifo_w1024_d2_S_5 |        181 |        181 |       0 |    0 |    358 |      0 |      0 |    0 |          0 |
|             (m_axis_arp_internal_U)                                                                                                                   |                                                           ip_handler_ip_ip_handler_top_fifo_w1024_d2_S_5 |          4 |          4 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|             U_ip_handler_top_fifo_w1024_d2_S_ram                                                                                                      |                                                 ip_handler_ip_ip_handler_top_fifo_w1024_d2_S_shiftReg_20 |        177 |        177 |       0 |    0 |    354 |      0 |      0 |    0 |          0 |
|           m_axis_icmp_internal_U                                                                                                                      |                                                           ip_handler_ip_ip_handler_top_fifo_w1024_d2_S_6 |        583 |        583 |       0 |    0 |   1158 |      0 |      0 |    0 |          0 |
|             (m_axis_icmp_internal_U)                                                                                                                  |                                                           ip_handler_ip_ip_handler_top_fifo_w1024_d2_S_6 |          6 |          6 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|             U_ip_handler_top_fifo_w1024_d2_S_ram                                                                                                      |                                                 ip_handler_ip_ip_handler_top_fifo_w1024_d2_S_shiftReg_19 |        577 |        577 |       0 |    0 |   1154 |      0 |      0 |    0 |          0 |
|           m_axis_icmpv6_internal_U                                                                                                                    |                                                           ip_handler_ip_ip_handler_top_fifo_w1024_d2_S_7 |          4 |          4 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|           m_axis_ipv6udp_internal_U                                                                                                                   |                                                           ip_handler_ip_ip_handler_top_fifo_w1024_d2_S_8 |          6 |          6 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|           m_axis_roce_internal_U                                                                                                                      |                                                           ip_handler_ip_ip_handler_top_fifo_w1024_d2_S_9 |        584 |        584 |       0 |    0 |   1158 |      0 |      0 |    0 |          0 |
|             (m_axis_roce_internal_U)                                                                                                                  |                                                           ip_handler_ip_ip_handler_top_fifo_w1024_d2_S_9 |          6 |          6 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|             U_ip_handler_top_fifo_w1024_d2_S_ram                                                                                                      |                                                 ip_handler_ip_ip_handler_top_fifo_w1024_d2_S_shiftReg_16 |        578 |        578 |       0 |    0 |   1154 |      0 |      0 |    0 |          0 |
|           m_axis_tcp_internal_U                                                                                                                       |                                                          ip_handler_ip_ip_handler_top_fifo_w1024_d2_S_10 |          7 |          7 |       0 |    0 |      6 |      0 |      0 |    0 |          0 |
|             (m_axis_tcp_internal_U)                                                                                                                   |                                                          ip_handler_ip_ip_handler_top_fifo_w1024_d2_S_10 |          6 |          6 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|             U_ip_handler_top_fifo_w1024_d2_S_ram                                                                                                      |                                                 ip_handler_ip_ip_handler_top_fifo_w1024_d2_S_shiftReg_15 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|           m_axis_udp_internal_U                                                                                                                       |                                                          ip_handler_ip_ip_handler_top_fifo_w1024_d2_S_11 |          6 |          6 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|             (m_axis_udp_internal_U)                                                                                                                   |                                                          ip_handler_ip_ip_handler_top_fifo_w1024_d2_S_11 |          6 |          6 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|             U_ip_handler_top_fifo_w1024_d2_S_ram                                                                                                      |                                                 ip_handler_ip_ip_handler_top_fifo_w1024_d2_S_shiftReg_14 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|           myIpAddress_c_U                                                                                                                             |                                                               ip_handler_ip_ip_handler_top_fifo_w32_d6_S |         25 |          9 |       0 |   16 |      6 |      0 |      0 |    0 |          0 |
|             (myIpAddress_c_U)                                                                                                                         |                                                               ip_handler_ip_ip_handler_top_fifo_w32_d6_S |          7 |          7 |       0 |    0 |      6 |      0 |      0 |    0 |          0 |
|             U_ip_handler_top_fifo_w32_d6_S_ram                                                                                                        |                                                      ip_handler_ip_ip_handler_top_fifo_w32_d6_S_shiftReg |         18 |          2 |       0 |   16 |      0 |      0 |      0 |    0 |          0 |
|           route_by_eth_protocol_512_U0                                                                                                                |                                                 ip_handler_ip_ip_handler_top_route_by_eth_protocol_512_s |         41 |         41 |       0 |    0 |    631 |      0 |      0 |    0 |          0 |
|           s_axis_raw_internal_U                                                                                                                       |                                                          ip_handler_ip_ip_handler_top_fifo_w1024_d2_S_12 |        583 |        583 |       0 |    0 |   1158 |      0 |      0 |    0 |          0 |
|             (s_axis_raw_internal_U)                                                                                                                   |                                                          ip_handler_ip_ip_handler_top_fifo_w1024_d2_S_12 |          6 |          6 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|             U_ip_handler_top_fifo_w1024_d2_S_ram                                                                                                      |                                                    ip_handler_ip_ip_handler_top_fifo_w1024_d2_S_shiftReg |        577 |        577 |       0 |    0 |   1154 |      0 |      0 |    0 |          0 |
|           udpDataFifo_U                                                                                                                               |                                                           ip_handler_ip_ip_handler_top_fifo_w577_d2_S_13 |        584 |        584 |       0 |    0 |   1158 |      0 |      0 |    0 |          0 |
|             (udpDataFifo_U)                                                                                                                           |                                                           ip_handler_ip_ip_handler_top_fifo_w577_d2_S_13 |          7 |          7 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|             U_ip_handler_top_fifo_w577_d2_S_ram                                                                                                       |                                                     ip_handler_ip_ip_handler_top_fifo_w577_d2_S_shiftReg |        577 |        577 |       0 |    0 |   1154 |      0 |      0 |    0 |          0 |
|           validChecksumFifo_U                                                                                                                         |                                                                ip_handler_ip_ip_handler_top_fifo_w1_d4_S |          7 |          6 |       0 |    1 |      5 |      0 |      0 |    0 |          0 |
|             (validChecksumFifo_U)                                                                                                                     |                                                                ip_handler_ip_ip_handler_top_fifo_w1_d4_S |          5 |          5 |       0 |    0 |      5 |      0 |      0 |    0 |          0 |
|             U_ip_handler_top_fifo_w1_d4_S_ram                                                                                                         |                                                       ip_handler_ip_ip_handler_top_fifo_w1_d4_S_shiftReg |          2 |          1 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|           validIpAddressFifo_U                                                                                                                        |                                                               ip_handler_ip_ip_handler_top_fifo_w1_d32_S |         15 |         14 |       0 |    1 |      8 |      0 |      0 |    0 |          0 |
|             (validIpAddressFifo_U)                                                                                                                    |                                                               ip_handler_ip_ip_handler_top_fifo_w1_d32_S |         11 |         11 |       0 |    0 |      8 |      0 |      0 |    0 |          0 |
|             U_ip_handler_top_fifo_w1_d32_S_ram                                                                                                        |                                                      ip_handler_ip_ip_handler_top_fifo_w1_d32_S_shiftReg |          5 |          4 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|       ip_merger                                                                                                                                       |                                                                               axis_interconnect_512_4to1 |       1523 |       1523 |       0 |    0 |   3532 |      0 |      0 |    0 |          0 |
|         inst                                                                                                                                          |                         axis_interconnect_512_4to1_axis_interconnect_v1_1_20_axis_interconnect_16x16_top |       1523 |       1523 |       0 |    0 |   3532 |      0 |      0 |    0 |          0 |
|           axis_interconnect_0                                                                                                                         |                                   axis_interconnect_512_4to1_axis_interconnect_v1_1_20_axis_interconnect |       1523 |       1523 |       0 |    0 |   3532 |      0 |      0 |    0 |          0 |
|             gen_switch.axis_switch_0                                                                                                                  |                                         axis_interconnect_512_4to1_axis_interconnect_v1_1_20_axis_switch |        611 |        611 |       0 |    0 |     25 |      0 |      0 |    0 |          0 |
|               gen_arbiter.gen_int_arbiter.axis_interconnect_v1_1_20_axis_switch_arbiter                                                               |                                 axis_interconnect_512_4to1_axis_interconnect_v1_1_20_axis_switch_arbiter |        608 |        608 |       0 |    0 |     17 |      0 |      0 |    0 |          0 |
|                 gen_mi_arb[0].gen_rr.arb_rr_0                                                                                                         |                                              axis_interconnect_512_4to1_axis_interconnect_v1_1_20_arb_rr |        608 |        608 |       0 |    0 |     17 |      0 |      0 |    0 |          0 |
|               gen_decoder[0].axisc_decoder_0                                                                                                          |                                       axis_interconnect_512_4to1_axis_interconnect_v1_1_20_axisc_decoder |          1 |          1 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|               gen_decoder[1].axisc_decoder_0                                                                                                          |                                    axis_interconnect_512_4to1_axis_interconnect_v1_1_20_axisc_decoder_26 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|               gen_decoder[2].axisc_decoder_0                                                                                                          |                                    axis_interconnect_512_4to1_axis_interconnect_v1_1_20_axisc_decoder_27 |          2 |          2 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|               gen_decoder[3].axisc_decoder_0                                                                                                          |                                    axis_interconnect_512_4to1_axis_interconnect_v1_1_20_axisc_decoder_28 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|               gen_transfer_mux[0].axisc_transfer_mux_0                                                                                                |                                  axis_interconnect_512_4to1_axis_interconnect_v1_1_20_axisc_transfer_mux |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                 axisc_arb_responder                                                                                                                   |                                 axis_interconnect_512_4to1_axis_interconnect_v1_1_20_axisc_arb_responder |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|             inst_mi_datapath[0].dynamic_datapath_mi                                                                                                   |                    axis_interconnect_512_4to1_axis_interconnect_v1_1_20_dynamic_datapath__parameterized6 |        297 |        297 |       0 |    0 |   1164 |      0 |      0 |    0 |          0 |
|               gen_register_slice.axis_register_slice_0                                                                                                |                              axis_interconnect_512_4to1_axis_interconnect_v1_1_20_axis_register_slice_24 |        297 |        297 |       0 |    0 |   1164 |      0 |      0 |    0 |          0 |
|                 (gen_register_slice.axis_register_slice_0)                                                                                            |                              axis_interconnect_512_4to1_axis_interconnect_v1_1_20_axis_register_slice_24 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                 axisc_register_slice_0                                                                                                                |             axis_interconnect_512_4to1_axis_interconnect_v1_1_20_axisc_register_slice__parameterized0_25 |        296 |        296 |       0 |    0 |   1163 |      0 |      0 |    0 |          0 |
|             inst_si_datapath[0].dynamic_datapath_si                                                                                                   |                                    axis_interconnect_512_4to1_axis_interconnect_v1_1_20_dynamic_datapath |        301 |        301 |       0 |    0 |   1164 |      0 |      0 |    0 |          0 |
|               gen_nested.dynamic_datapath_0                                                                                                           |                 axis_interconnect_512_4to1_axis_interconnect_v1_1_20_dynamic_datapath__parameterized0_17 |        301 |        301 |       0 |    0 |   1164 |      0 |      0 |    0 |          0 |
|                 gen_nested.dynamic_datapath_0                                                                                                         |                 axis_interconnect_512_4to1_axis_interconnect_v1_1_20_dynamic_datapath__parameterized1_18 |        301 |        301 |       0 |    0 |   1164 |      0 |      0 |    0 |          0 |
|                   gen_nested.dynamic_datapath_0                                                                                                       |                 axis_interconnect_512_4to1_axis_interconnect_v1_1_20_dynamic_datapath__parameterized2_19 |        301 |        301 |       0 |    0 |   1164 |      0 |      0 |    0 |          0 |
|                     gen_nested.dynamic_datapath_0                                                                                                     |                 axis_interconnect_512_4to1_axis_interconnect_v1_1_20_dynamic_datapath__parameterized3_20 |        301 |        301 |       0 |    0 |   1164 |      0 |      0 |    0 |          0 |
|                       gen_nested.dynamic_datapath_0                                                                                                   |                 axis_interconnect_512_4to1_axis_interconnect_v1_1_20_dynamic_datapath__parameterized4_21 |        301 |        301 |       0 |    0 |   1164 |      0 |      0 |    0 |          0 |
|                         gen_register_slice.axis_register_slice_0                                                                                      |                              axis_interconnect_512_4to1_axis_interconnect_v1_1_20_axis_register_slice_22 |        301 |        301 |       0 |    0 |   1164 |      0 |      0 |    0 |          0 |
|                           (gen_register_slice.axis_register_slice_0)                                                                                  |                              axis_interconnect_512_4to1_axis_interconnect_v1_1_20_axis_register_slice_22 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                           axisc_register_slice_0                                                                                                      |             axis_interconnect_512_4to1_axis_interconnect_v1_1_20_axisc_register_slice__parameterized0_23 |        300 |        300 |       0 |    0 |   1163 |      0 |      0 |    0 |          0 |
|             inst_si_datapath[1].dynamic_datapath_si                                                                                                   |                                  axis_interconnect_512_4to1_axis_interconnect_v1_1_20_dynamic_datapath_0 |          9 |          9 |       0 |    0 |      8 |      0 |      0 |    0 |          0 |
|               gen_nested.dynamic_datapath_0                                                                                                           |                 axis_interconnect_512_4to1_axis_interconnect_v1_1_20_dynamic_datapath__parameterized0_10 |          9 |          9 |       0 |    0 |      8 |      0 |      0 |    0 |          0 |
|                 gen_nested.dynamic_datapath_0                                                                                                         |                 axis_interconnect_512_4to1_axis_interconnect_v1_1_20_dynamic_datapath__parameterized1_11 |          9 |          9 |       0 |    0 |      8 |      0 |      0 |    0 |          0 |
|                   gen_nested.dynamic_datapath_0                                                                                                       |                 axis_interconnect_512_4to1_axis_interconnect_v1_1_20_dynamic_datapath__parameterized2_12 |          9 |          9 |       0 |    0 |      8 |      0 |      0 |    0 |          0 |
|                     gen_nested.dynamic_datapath_0                                                                                                     |                 axis_interconnect_512_4to1_axis_interconnect_v1_1_20_dynamic_datapath__parameterized3_13 |          9 |          9 |       0 |    0 |      8 |      0 |      0 |    0 |          0 |
|                       gen_nested.dynamic_datapath_0                                                                                                   |                 axis_interconnect_512_4to1_axis_interconnect_v1_1_20_dynamic_datapath__parameterized4_14 |          9 |          9 |       0 |    0 |      8 |      0 |      0 |    0 |          0 |
|                         gen_register_slice.axis_register_slice_0                                                                                      |                              axis_interconnect_512_4to1_axis_interconnect_v1_1_20_axis_register_slice_15 |          9 |          9 |       0 |    0 |      8 |      0 |      0 |    0 |          0 |
|                           axisc_register_slice_0                                                                                                      |             axis_interconnect_512_4to1_axis_interconnect_v1_1_20_axisc_register_slice__parameterized0_16 |          9 |          9 |       0 |    0 |      8 |      0 |      0 |    0 |          0 |
|             inst_si_datapath[2].dynamic_datapath_si                                                                                                   |                                  axis_interconnect_512_4to1_axis_interconnect_v1_1_20_dynamic_datapath_1 |          9 |          9 |       0 |    0 |      8 |      0 |      0 |    0 |          0 |
|               gen_nested.dynamic_datapath_0                                                                                                           |                  axis_interconnect_512_4to1_axis_interconnect_v1_1_20_dynamic_datapath__parameterized0_3 |          9 |          9 |       0 |    0 |      8 |      0 |      0 |    0 |          0 |
|                 gen_nested.dynamic_datapath_0                                                                                                         |                  axis_interconnect_512_4to1_axis_interconnect_v1_1_20_dynamic_datapath__parameterized1_4 |          9 |          9 |       0 |    0 |      8 |      0 |      0 |    0 |          0 |
|                   gen_nested.dynamic_datapath_0                                                                                                       |                  axis_interconnect_512_4to1_axis_interconnect_v1_1_20_dynamic_datapath__parameterized2_5 |          9 |          9 |       0 |    0 |      8 |      0 |      0 |    0 |          0 |
|                     gen_nested.dynamic_datapath_0                                                                                                     |                  axis_interconnect_512_4to1_axis_interconnect_v1_1_20_dynamic_datapath__parameterized3_6 |          9 |          9 |       0 |    0 |      8 |      0 |      0 |    0 |          0 |
|                       gen_nested.dynamic_datapath_0                                                                                                   |                  axis_interconnect_512_4to1_axis_interconnect_v1_1_20_dynamic_datapath__parameterized4_7 |          9 |          9 |       0 |    0 |      8 |      0 |      0 |    0 |          0 |
|                         gen_register_slice.axis_register_slice_0                                                                                      |                               axis_interconnect_512_4to1_axis_interconnect_v1_1_20_axis_register_slice_8 |          9 |          9 |       0 |    0 |      8 |      0 |      0 |    0 |          0 |
|                           axisc_register_slice_0                                                                                                      |              axis_interconnect_512_4to1_axis_interconnect_v1_1_20_axisc_register_slice__parameterized0_9 |          9 |          9 |       0 |    0 |      8 |      0 |      0 |    0 |          0 |
|             inst_si_datapath[3].dynamic_datapath_si                                                                                                   |                                  axis_interconnect_512_4to1_axis_interconnect_v1_1_20_dynamic_datapath_2 |        300 |        300 |       0 |    0 |   1163 |      0 |      0 |    0 |          0 |
|               gen_nested.dynamic_datapath_0                                                                                                           |                    axis_interconnect_512_4to1_axis_interconnect_v1_1_20_dynamic_datapath__parameterized0 |        300 |        300 |       0 |    0 |   1163 |      0 |      0 |    0 |          0 |
|                 gen_nested.dynamic_datapath_0                                                                                                         |                    axis_interconnect_512_4to1_axis_interconnect_v1_1_20_dynamic_datapath__parameterized1 |        300 |        300 |       0 |    0 |   1163 |      0 |      0 |    0 |          0 |
|                   gen_nested.dynamic_datapath_0                                                                                                       |                    axis_interconnect_512_4to1_axis_interconnect_v1_1_20_dynamic_datapath__parameterized2 |        300 |        300 |       0 |    0 |   1163 |      0 |      0 |    0 |          0 |
|                     gen_nested.dynamic_datapath_0                                                                                                     |                    axis_interconnect_512_4to1_axis_interconnect_v1_1_20_dynamic_datapath__parameterized3 |        300 |        300 |       0 |    0 |   1163 |      0 |      0 |    0 |          0 |
|                       gen_nested.dynamic_datapath_0                                                                                                   |                    axis_interconnect_512_4to1_axis_interconnect_v1_1_20_dynamic_datapath__parameterized4 |        300 |        300 |       0 |    0 |   1163 |      0 |      0 |    0 |          0 |
|                         gen_register_slice.axis_register_slice_0                                                                                      |                                 axis_interconnect_512_4to1_axis_interconnect_v1_1_20_axis_register_slice |        300 |        300 |       0 |    0 |   1163 |      0 |      0 |    0 |          0 |
|                           axisc_register_slice_0                                                                                                      |                axis_interconnect_512_4to1_axis_interconnect_v1_1_20_axisc_register_slice__parameterized0 |        300 |        300 |       0 |    0 |   1163 |      0 |      0 |    0 |          0 |
|       mac_ip_encode_inst                                                                                                                              |                                                                                         mac_ip_encode_ip |       8685 |       8289 |     332 |   64 |  19039 |      0 |      0 |    0 |          0 |
|         inst                                                                                                                                          |                                                                       mac_ip_encode_ip_mac_ip_encode_top |       8685 |       8289 |     332 |   64 |  19039 |      0 |      0 |    0 |          0 |
|           checksumFifo_U                                                                                                                              |                                                        mac_ip_encode_ip_mac_ip_encode_top_fifo_w16_d16_S |         17 |          9 |       0 |    8 |      7 |      0 |      0 |    0 |          0 |
|             (checksumFifo_U)                                                                                                                          |                                                        mac_ip_encode_ip_mac_ip_encode_top_fifo_w16_d16_S |          7 |          7 |       0 |    0 |      7 |      0 |      0 |    0 |          0 |
|             U_mac_ip_encode_top_fifo_w16_d16_S_ram                                                                                                    |                                               mac_ip_encode_ip_mac_ip_encode_top_fifo_w16_d16_S_shiftReg |         10 |          2 |       0 |    8 |      0 |      0 |      0 |    0 |          0 |
|           convert_axis_to_net_axis_512_U0                                                                                                             |                                        mac_ip_encode_ip_mac_ip_encode_top_convert_axis_to_net_axis_512_s |        304 |        304 |       0 |    0 |   1745 |      0 |      0 |    0 |          0 |
|             (convert_axis_to_net_axis_512_U0)                                                                                                         |                                        mac_ip_encode_ip_mac_ip_encode_top_convert_axis_to_net_axis_512_s |          1 |          1 |       0 |    0 |    579 |      0 |      0 |    0 |          0 |
|             regslice_both_s_axis_ip_V_data_V_U                                                                                                        |                                                      mac_ip_encode_ip_mac_ip_encode_top_regslice_both_12 |        261 |        261 |       0 |    0 |   1028 |      0 |      0 |    0 |          0 |
|             regslice_both_s_axis_ip_V_keep_V_U                                                                                                        |                                      mac_ip_encode_ip_mac_ip_encode_top_regslice_both__parameterized0_13 |         36 |         36 |       0 |    0 |    132 |      0 |      0 |    0 |          0 |
|             regslice_both_s_axis_ip_V_last_V_U                                                                                                        |                                      mac_ip_encode_ip_mac_ip_encode_top_regslice_both__parameterized1_14 |          6 |          6 |       0 |    0 |      6 |      0 |      0 |    0 |          0 |
|           convert_net_axis_to_axis_512_U0                                                                                                             |                                        mac_ip_encode_ip_mac_ip_encode_top_convert_net_axis_to_axis_512_s |        310 |        310 |       0 |    0 |   1747 |      0 |      0 |    0 |          0 |
|             (convert_net_axis_to_axis_512_U0)                                                                                                         |                                        mac_ip_encode_ip_mac_ip_encode_top_convert_net_axis_to_axis_512_s |          1 |          1 |       0 |    0 |    581 |      0 |      0 |    0 |          0 |
|             regslice_both_m_axis_ip_V_data_V_U                                                                                                        |                                                         mac_ip_encode_ip_mac_ip_encode_top_regslice_both |        266 |        266 |       0 |    0 |   1028 |      0 |      0 |    0 |          0 |
|             regslice_both_m_axis_ip_V_keep_V_U                                                                                                        |                                         mac_ip_encode_ip_mac_ip_encode_top_regslice_both__parameterized0 |         37 |         37 |       0 |    0 |    132 |      0 |      0 |    0 |          0 |
|             regslice_both_m_axis_ip_V_last_V_U                                                                                                        |                                         mac_ip_encode_ip_mac_ip_encode_top_regslice_both__parameterized1 |          6 |          6 |       0 |    0 |      6 |      0 |      0 |    0 |          0 |
|           dataIn_internal_U                                                                                                                           |                                                       mac_ip_encode_ip_mac_ip_encode_top_fifo_w1024_d2_S |        621 |        621 |       0 |    0 |   1160 |      0 |      0 |    0 |          0 |
|             (dataIn_internal_U)                                                                                                                       |                                                       mac_ip_encode_ip_mac_ip_encode_top_fifo_w1024_d2_S |          8 |          8 |       0 |    0 |      6 |      0 |      0 |    0 |          0 |
|             U_mac_ip_encode_top_fifo_w1024_d2_S_ram                                                                                                   |                                           mac_ip_encode_ip_mac_ip_encode_top_fifo_w1024_d2_S_shiftReg_11 |        614 |        614 |       0 |    0 |   1154 |      0 |      0 |    0 |          0 |
|           dataOut_internal_U                                                                                                                          |                                                     mac_ip_encode_ip_mac_ip_encode_top_fifo_w1024_d2_S_0 |        581 |        581 |       0 |    0 |   1159 |      0 |      0 |    0 |          0 |
|             (dataOut_internal_U)                                                                                                                      |                                                     mac_ip_encode_ip_mac_ip_encode_top_fifo_w1024_d2_S_0 |          4 |          4 |       0 |    0 |      5 |      0 |      0 |    0 |          0 |
|             U_mac_ip_encode_top_fifo_w1024_d2_S_ram                                                                                                   |                                           mac_ip_encode_ip_mac_ip_encode_top_fifo_w1024_d2_S_shiftReg_10 |        577 |        577 |       0 |    0 |   1154 |      0 |      0 |    0 |          0 |
|           dataStreamBuffer0_U                                                                                                                         |                                                        mac_ip_encode_ip_mac_ip_encode_top_fifo_w577_d2_S |        605 |        605 |       0 |    0 |   1166 |      0 |      0 |    0 |          0 |
|             (dataStreamBuffer0_U)                                                                                                                     |                                                        mac_ip_encode_ip_mac_ip_encode_top_fifo_w577_d2_S |          9 |          9 |       0 |    0 |     12 |      0 |      0 |    0 |          0 |
|             U_mac_ip_encode_top_fifo_w577_d2_S_ram                                                                                                    |                                             mac_ip_encode_ip_mac_ip_encode_top_fifo_w577_d2_S_shiftReg_9 |        596 |        596 |       0 |    0 |   1154 |      0 |      0 |    0 |          0 |
|           dataStreamBuffer1_U                                                                                                                         |                                                       mac_ip_encode_ip_mac_ip_encode_top_fifo_w577_d32_A |        352 |         20 |     332 |    0 |    601 |      0 |      0 |    0 |          0 |
|             (dataStreamBuffer1_U)                                                                                                                     |                                                       mac_ip_encode_ip_mac_ip_encode_top_fifo_w577_d32_A |         14 |         14 |       0 |    0 |     19 |      0 |      0 |    0 |          0 |
|             U_mac_ip_encode_top_fifo_w577_d32_A_ram                                                                                                   |                                                   mac_ip_encode_ip_mac_ip_encode_top_fifo_w577_d32_A_ram |        338 |          6 |     332 |    0 |    582 |      0 |      0 |    0 |          0 |
|           dataStreamBuffer2_U                                                                                                                         |                                                      mac_ip_encode_ip_mac_ip_encode_top_fifo_w577_d2_S_1 |        581 |        581 |       0 |    0 |   1160 |      0 |      0 |    0 |          0 |
|             (dataStreamBuffer2_U)                                                                                                                     |                                                      mac_ip_encode_ip_mac_ip_encode_top_fifo_w577_d2_S_1 |          5 |          5 |       0 |    0 |      6 |      0 |      0 |    0 |          0 |
|             U_mac_ip_encode_top_fifo_w577_d2_S_ram                                                                                                    |                                             mac_ip_encode_ip_mac_ip_encode_top_fifo_w577_d2_S_shiftReg_8 |        577 |        577 |       0 |    0 |   1154 |      0 |      0 |    0 |          0 |
|           dataStreamBuffer3_U                                                                                                                         |                                                      mac_ip_encode_ip_mac_ip_encode_top_fifo_w577_d2_S_2 |        591 |        591 |       0 |    0 |   1160 |      0 |      0 |    0 |          0 |
|             (dataStreamBuffer3_U)                                                                                                                     |                                                      mac_ip_encode_ip_mac_ip_encode_top_fifo_w577_d2_S_2 |          6 |          6 |       0 |    0 |      6 |      0 |      0 |    0 |          0 |
|             U_mac_ip_encode_top_fifo_w577_d2_S_ram                                                                                                    |                                             mac_ip_encode_ip_mac_ip_encode_top_fifo_w577_d2_S_shiftReg_7 |        586 |        586 |       0 |    0 |   1154 |      0 |      0 |    0 |          0 |
|           dataStreamBuffer4_U                                                                                                                         |                                                      mac_ip_encode_ip_mac_ip_encode_top_fifo_w577_d2_S_3 |        581 |        581 |       0 |    0 |   1160 |      0 |      0 |    0 |          0 |
|             (dataStreamBuffer4_U)                                                                                                                     |                                                      mac_ip_encode_ip_mac_ip_encode_top_fifo_w577_d2_S_3 |          5 |          5 |       0 |    0 |      6 |      0 |      0 |    0 |          0 |
|             U_mac_ip_encode_top_fifo_w577_d2_S_ram                                                                                                    |                                               mac_ip_encode_ip_mac_ip_encode_top_fifo_w577_d2_S_shiftReg |        577 |        577 |       0 |    0 |   1154 |      0 |      0 |    0 |          0 |
|           extract_ip_address_512_U0                                                                                                                   |                                              mac_ip_encode_ip_mac_ip_encode_top_extract_ip_address_512_s |        100 |        100 |       0 |    0 |    794 |      0 |      0 |    0 |          0 |
|             (extract_ip_address_512_U0)                                                                                                               |                                              mac_ip_encode_ip_mac_ip_encode_top_extract_ip_address_512_s |         36 |         36 |       0 |    0 |    726 |      0 |      0 |    0 |          0 |
|             regslice_both_m_axis_arp_lookup_request_U                                                                                                 |                                         mac_ip_encode_ip_mac_ip_encode_top_regslice_both__parameterized2 |         64 |         64 |       0 |    0 |     68 |      0 |      0 |    0 |          0 |
|           handle_arp_reply_512_U0                                                                                                                     |                                                mac_ip_encode_ip_mac_ip_encode_top_handle_arp_reply_512_s |         45 |         45 |       0 |    0 |    736 |      0 |      0 |    0 |          0 |
|             (handle_arp_reply_512_U0)                                                                                                                 |                                                mac_ip_encode_ip_mac_ip_encode_top_handle_arp_reply_512_s |          5 |          5 |       0 |    0 |    634 |      0 |      0 |    0 |          0 |
|             regslice_both_s_axis_arp_lookup_reply_U                                                                                                   |                                         mac_ip_encode_ip_mac_ip_encode_top_regslice_both__parameterized3 |         40 |         40 |       0 |    0 |    102 |      0 |      0 |    0 |          0 |
|           headerFifo_U                                                                                                                                |                                                        mac_ip_encode_ip_mac_ip_encode_top_fifo_w129_d2_S |        101 |        101 |       0 |    0 |    196 |      0 |      0 |    0 |          0 |
|             (headerFifo_U)                                                                                                                            |                                                        mac_ip_encode_ip_mac_ip_encode_top_fifo_w129_d2_S |          5 |          5 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|             U_mac_ip_encode_top_fifo_w129_d2_S_ram                                                                                                    |                                               mac_ip_encode_ip_mac_ip_encode_top_fifo_w129_d2_S_shiftReg |         96 |         96 |       0 |    0 |    192 |      0 |      0 |    0 |          0 |
|           insert_ethernet_header_512_U0                                                                                                               |                                          mac_ip_encode_ip_mac_ip_encode_top_insert_ethernet_header_512_s |        574 |        574 |       0 |    0 |   1144 |      0 |      0 |    0 |          0 |
|           insert_ip_checksum_512_U0                                                                                                                   |                                              mac_ip_encode_ip_mac_ip_encode_top_insert_ip_checksum_512_s |        303 |        303 |       0 |    0 |   1163 |      0 |      0 |    0 |          0 |
|           mac_compute_ipv4_checksum_U0                                                                                                                |                                             mac_ip_encode_ip_mac_ip_encode_top_mac_compute_ipv4_checksum |       1395 |       1395 |       0 |    0 |   1531 |      0 |      0 |    0 |          0 |
|           mac_finalize_ipv4_checksum_32_U0                                                                                                            |                                       mac_ip_encode_ip_mac_ip_encode_top_mac_finalize_ipv4_checksum_32_s |       1048 |       1048 |       0 |    0 |    746 |      0 |      0 |    0 |          0 |
|           mac_lshiftWordByOctet_512_1_U0                                                                                                              |                                         mac_ip_encode_ip_mac_ip_encode_top_mac_lshiftWordByOctet_512_1_s |          8 |          8 |       0 |    0 |    708 |      0 |      0 |    0 |          0 |
|           myMacAddress_c_U                                                                                                                            |                                                         mac_ip_encode_ip_mac_ip_encode_top_fifo_w48_d7_S |         35 |         11 |       0 |   24 |      6 |      0 |      0 |    0 |          0 |
|             (myMacAddress_c_U)                                                                                                                        |                                                         mac_ip_encode_ip_mac_ip_encode_top_fifo_w48_d7_S |          8 |          8 |       0 |    0 |      6 |      0 |      0 |    0 |          0 |
|             U_mac_ip_encode_top_fifo_w48_d7_S_ram                                                                                                     |                                                mac_ip_encode_ip_mac_ip_encode_top_fifo_w48_d7_S_shiftReg |         27 |          3 |       0 |   24 |      0 |      0 |      0 |    0 |          0 |
|           regDefaultGateway_c_U                                                                                                                       |                                                         mac_ip_encode_ip_mac_ip_encode_top_fifo_w32_d3_S |         41 |         25 |       0 |   16 |      5 |      0 |      0 |    0 |          0 |
|             (regDefaultGateway_c_U)                                                                                                                   |                                                         mac_ip_encode_ip_mac_ip_encode_top_fifo_w32_d3_S |          4 |          4 |       0 |    0 |      5 |      0 |      0 |    0 |          0 |
|             U_mac_ip_encode_top_fifo_w32_d3_S_ram                                                                                                     |                                              mac_ip_encode_ip_mac_ip_encode_top_fifo_w32_d3_S_shiftReg_6 |         37 |         21 |       0 |   16 |      0 |      0 |      0 |    0 |          0 |
|           regSubNetMask_c_U                                                                                                                           |                                                       mac_ip_encode_ip_mac_ip_encode_top_fifo_w32_d3_S_4 |         22 |          6 |       0 |   16 |      5 |      0 |      0 |    0 |          0 |
|             (regSubNetMask_c_U)                                                                                                                       |                                                       mac_ip_encode_ip_mac_ip_encode_top_fifo_w32_d3_S_4 |          4 |          4 |       0 |    0 |      5 |      0 |      0 |    0 |          0 |
|             U_mac_ip_encode_top_fifo_w32_d3_S_ram                                                                                                     |                                                mac_ip_encode_ip_mac_ip_encode_top_fifo_w32_d3_S_shiftReg |         18 |          2 |       0 |   16 |      0 |      0 |      0 |    0 |          0 |
|           subSumFifo_U                                                                                                                                |                                                     mac_ip_encode_ip_mac_ip_encode_top_fifo_w1024_d2_S_5 |        476 |        476 |       0 |    0 |    940 |      0 |      0 |    0 |          0 |
|             (subSumFifo_U)                                                                                                                            |                                                     mac_ip_encode_ip_mac_ip_encode_top_fifo_w1024_d2_S_5 |         12 |         12 |       0 |    0 |     12 |      0 |      0 |    0 |          0 |
|             U_mac_ip_encode_top_fifo_w1024_d2_S_ram                                                                                                   |                                              mac_ip_encode_ip_mac_ip_encode_top_fifo_w1024_d2_S_shiftReg |        464 |        464 |       0 |    0 |    928 |      0 |      0 |    0 |          0 |
|       mac_merger                                                                                                                                      |                                                                               axis_interconnect_512_2to1 |       1378 |       1378 |       0 |    0 |   2982 |      0 |      0 |    0 |          0 |
|         inst                                                                                                                                          |                         axis_interconnect_512_2to1_axis_interconnect_v1_1_20_axis_interconnect_16x16_top |       1378 |       1378 |       0 |    0 |   2982 |      0 |      0 |    0 |          0 |
|           axis_interconnect_0                                                                                                                         |                                   axis_interconnect_512_2to1_axis_interconnect_v1_1_20_axis_interconnect |       1378 |       1378 |       0 |    0 |   2982 |      0 |      0 |    0 |          0 |
|             gen_switch.axis_switch_0                                                                                                                  |                                         axis_interconnect_512_2to1_axis_interconnect_v1_1_20_axis_switch |         27 |         27 |       0 |    0 |     21 |      0 |      0 |    0 |          0 |
|               gen_arbiter.gen_int_arbiter.axis_interconnect_v1_1_20_axis_switch_arbiter                                                               |                                 axis_interconnect_512_2to1_axis_interconnect_v1_1_20_axis_switch_arbiter |         23 |         23 |       0 |    0 |     17 |      0 |      0 |    0 |          0 |
|                 (gen_arbiter.gen_int_arbiter.axis_interconnect_v1_1_20_axis_switch_arbiter)                                                           |                                 axis_interconnect_512_2to1_axis_interconnect_v1_1_20_axis_switch_arbiter |          1 |          1 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                 gen_mi_arb[0].gen_rr.arb_rr_0                                                                                                         |                                              axis_interconnect_512_2to1_axis_interconnect_v1_1_20_arb_rr |         22 |         22 |       0 |    0 |     16 |      0 |      0 |    0 |          0 |
|               gen_decoder[0].axisc_decoder_0                                                                                                          |                                       axis_interconnect_512_2to1_axis_interconnect_v1_1_20_axisc_decoder |          1 |          1 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|               gen_decoder[1].axisc_decoder_0                                                                                                          |                                    axis_interconnect_512_2to1_axis_interconnect_v1_1_20_axisc_decoder_10 |          2 |          2 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|               gen_transfer_mux[0].axisc_transfer_mux_0                                                                                                |                                  axis_interconnect_512_2to1_axis_interconnect_v1_1_20_axisc_transfer_mux |          3 |          3 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|                 axisc_arb_responder                                                                                                                   |                                 axis_interconnect_512_2to1_axis_interconnect_v1_1_20_axisc_arb_responder |          3 |          3 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|             inst_mi_datapath[0].dynamic_datapath_mi                                                                                                   |                    axis_interconnect_512_2to1_axis_interconnect_v1_1_20_dynamic_datapath__parameterized6 |        585 |        585 |       0 |    0 |   1169 |      0 |      0 |    0 |          0 |
|               gen_register_slice.axis_register_slice_0                                                                                                |                               axis_interconnect_512_2to1_axis_interconnect_v1_1_20_axis_register_slice_8 |        585 |        585 |       0 |    0 |   1169 |      0 |      0 |    0 |          0 |
|                 (gen_register_slice.axis_register_slice_0)                                                                                            |                               axis_interconnect_512_2to1_axis_interconnect_v1_1_20_axis_register_slice_8 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                 axisc_register_slice_0                                                                                                                |              axis_interconnect_512_2to1_axis_interconnect_v1_1_20_axisc_register_slice__parameterized0_9 |        584 |        584 |       0 |    0 |   1168 |      0 |      0 |    0 |          0 |
|             inst_si_datapath[0].dynamic_datapath_si                                                                                                   |                                    axis_interconnect_512_2to1_axis_interconnect_v1_1_20_dynamic_datapath |        465 |        465 |       0 |    0 |    629 |      0 |      0 |    0 |          0 |
|               gen_nested.dynamic_datapath_0                                                                                                           |                  axis_interconnect_512_2to1_axis_interconnect_v1_1_20_dynamic_datapath__parameterized0_1 |        465 |        465 |       0 |    0 |    629 |      0 |      0 |    0 |          0 |
|                 gen_nested.dynamic_datapath_0                                                                                                         |                  axis_interconnect_512_2to1_axis_interconnect_v1_1_20_dynamic_datapath__parameterized1_2 |        465 |        465 |       0 |    0 |    629 |      0 |      0 |    0 |          0 |
|                   gen_nested.dynamic_datapath_0                                                                                                       |                  axis_interconnect_512_2to1_axis_interconnect_v1_1_20_dynamic_datapath__parameterized2_3 |        465 |        465 |       0 |    0 |    629 |      0 |      0 |    0 |          0 |
|                     gen_nested.dynamic_datapath_0                                                                                                     |                  axis_interconnect_512_2to1_axis_interconnect_v1_1_20_dynamic_datapath__parameterized3_4 |        465 |        465 |       0 |    0 |    629 |      0 |      0 |    0 |          0 |
|                       gen_nested.dynamic_datapath_0                                                                                                   |                  axis_interconnect_512_2to1_axis_interconnect_v1_1_20_dynamic_datapath__parameterized4_5 |        465 |        465 |       0 |    0 |    629 |      0 |      0 |    0 |          0 |
|                         gen_register_slice.axis_register_slice_0                                                                                      |                               axis_interconnect_512_2to1_axis_interconnect_v1_1_20_axis_register_slice_6 |        465 |        465 |       0 |    0 |    629 |      0 |      0 |    0 |          0 |
|                           axisc_register_slice_0                                                                                                      |              axis_interconnect_512_2to1_axis_interconnect_v1_1_20_axisc_register_slice__parameterized0_7 |        465 |        465 |       0 |    0 |    629 |      0 |      0 |    0 |          0 |
|             inst_si_datapath[1].dynamic_datapath_si                                                                                                   |                                  axis_interconnect_512_2to1_axis_interconnect_v1_1_20_dynamic_datapath_0 |        301 |        301 |       0 |    0 |   1163 |      0 |      0 |    0 |          0 |
|               gen_nested.dynamic_datapath_0                                                                                                           |                    axis_interconnect_512_2to1_axis_interconnect_v1_1_20_dynamic_datapath__parameterized0 |        301 |        301 |       0 |    0 |   1163 |      0 |      0 |    0 |          0 |
|                 gen_nested.dynamic_datapath_0                                                                                                         |                    axis_interconnect_512_2to1_axis_interconnect_v1_1_20_dynamic_datapath__parameterized1 |        301 |        301 |       0 |    0 |   1163 |      0 |      0 |    0 |          0 |
|                   gen_nested.dynamic_datapath_0                                                                                                       |                    axis_interconnect_512_2to1_axis_interconnect_v1_1_20_dynamic_datapath__parameterized2 |        301 |        301 |       0 |    0 |   1163 |      0 |      0 |    0 |          0 |
|                     gen_nested.dynamic_datapath_0                                                                                                     |                    axis_interconnect_512_2to1_axis_interconnect_v1_1_20_dynamic_datapath__parameterized3 |        301 |        301 |       0 |    0 |   1163 |      0 |      0 |    0 |          0 |
|                       gen_nested.dynamic_datapath_0                                                                                                   |                    axis_interconnect_512_2to1_axis_interconnect_v1_1_20_dynamic_datapath__parameterized4 |        301 |        301 |       0 |    0 |   1163 |      0 |      0 |    0 |          0 |
|                         gen_register_slice.axis_register_slice_0                                                                                      |                                 axis_interconnect_512_2to1_axis_interconnect_v1_1_20_axis_register_slice |        301 |        301 |       0 |    0 |   1163 |      0 |      0 |    0 |          0 |
|                           axisc_register_slice_0                                                                                                      |                axis_interconnect_512_2to1_axis_interconnect_v1_1_20_axisc_register_slice__parameterized0 |        301 |        301 |       0 |    0 |   1163 |      0 |      0 |    0 |          0 |
|     inst_rdma_clk_cross_late                                                                                                                          |                                                                              rdma_ccross_late__xdcDup__1 |        886 |        556 |     330 |    0 |   1950 |     16 |      1 |    0 |          0 |
|       (inst_rdma_clk_cross_late)                                                                                                                      |                                                                              rdma_ccross_late__xdcDup__1 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|       inst_cross_conn_interface                                                                                                                       |                                                                            axis_clock_converter_rdma_184 |        124 |         58 |      66 |    0 |    328 |      0 |      0 |    0 |          0 |
|         inst                                                                                                                                          |                          axis_clock_converter_rdma_184_axis_clock_converter_v1_1_27_axis_clock_converter |        124 |         58 |      66 |    0 |    328 |      0 |      0 |    0 |          0 |
|           gen_async_conv.axisc_async_clock_converter_0                                                                                                |                   axis_clock_converter_rdma_184_axis_clock_converter_v1_1_27_axisc_async_clock_converter |        124 |         58 |      66 |    0 |    328 |      0 |      0 |    0 |          0 |
|             (gen_async_conv.axisc_async_clock_converter_0)                                                                                            |                   axis_clock_converter_rdma_184_axis_clock_converter_v1_1_27_axisc_async_clock_converter |          2 |          2 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|             inst_xpm_cdc_sync_rst                                                                                                                     |                                                           axis_clock_converter_rdma_184_xpm_cdc_sync_rst |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|             xpm_fifo_async_inst                                                                                                                       |                                                             axis_clock_converter_rdma_184_xpm_fifo_async |        122 |         56 |      66 |    0 |    323 |      0 |      0 |    0 |          0 |
|               gnuram_async_fifo.xpm_fifo_base_inst                                                                                                    |                                                              axis_clock_converter_rdma_184_xpm_fifo_base |        122 |         56 |      66 |    0 |    323 |      0 |      0 |    0 |          0 |
|                 (gnuram_async_fifo.xpm_fifo_base_inst)                                                                                                |                                                              axis_clock_converter_rdma_184_xpm_fifo_base |          3 |          3 |       0 |    0 |      6 |      0 |      0 |    0 |          0 |
|                 gen_cdc_pntr.rd_pntr_cdc_inst                                                                                                         |                                                               axis_clock_converter_rdma_184_xpm_cdc_gray |          6 |          6 |       0 |    0 |     25 |      0 |      0 |    0 |          0 |
|                 gen_cdc_pntr.rpw_gray_reg                                                                                                             |                                                           axis_clock_converter_rdma_184_xpm_fifo_reg_vec |          2 |          2 |       0 |    0 |      5 |      0 |      0 |    0 |          0 |
|                 gen_cdc_pntr.wpr_gray_reg                                                                                                             |                                                         axis_clock_converter_rdma_184_xpm_fifo_reg_vec_0 |          3 |          3 |       0 |    0 |      5 |      0 |      0 |    0 |          0 |
|                 gen_cdc_pntr.wr_pntr_cdc_inst                                                                                                         |                                                            axis_clock_converter_rdma_184_xpm_cdc_gray__2 |          6 |          6 |       0 |    0 |     25 |      0 |      0 |    0 |          0 |
|                 gen_sdpram.xpm_memory_base_inst                                                                                                       |                                                            axis_clock_converter_rdma_184_xpm_memory_base |         66 |          0 |      66 |    0 |    210 |      0 |      0 |    0 |          0 |
|                 rdp_inst                                                                                                                              |                                           axis_clock_converter_rdma_184_xpm_counter_updn__parameterized0 |          5 |          5 |       0 |    0 |      5 |      0 |      0 |    0 |          0 |
|                 rdpp1_inst                                                                                                                            |                                           axis_clock_converter_rdma_184_xpm_counter_updn__parameterized1 |          5 |          5 |       0 |    0 |      5 |      0 |      0 |    0 |          0 |
|                 rst_d1_inst                                                                                                                           |                                                           axis_clock_converter_rdma_184_xpm_fifo_reg_bit |          2 |          2 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                 wrp_inst                                                                                                                              |                                         axis_clock_converter_rdma_184_xpm_counter_updn__parameterized0_1 |          3 |          3 |       0 |    0 |      5 |      0 |      0 |    0 |          0 |
|                 wrpp1_inst                                                                                                                            |                                         axis_clock_converter_rdma_184_xpm_counter_updn__parameterized1_2 |          4 |          4 |       0 |    0 |      5 |      0 |      0 |    0 |          0 |
|                 wrpp2_inst                                                                                                                            |                                           axis_clock_converter_rdma_184_xpm_counter_updn__parameterized2 |          4 |          4 |       0 |    0 |      5 |      0 |      0 |    0 |          0 |
|                 xpm_fifo_rst_inst                                                                                                                     |                                                               axis_clock_converter_rdma_184_xpm_fifo_rst |         15 |         15 |       0 |    0 |     21 |      0 |      0 |    0 |          0 |
|                   (xpm_fifo_rst_inst)                                                                                                                 |                                                               axis_clock_converter_rdma_184_xpm_fifo_rst |         15 |         15 |       0 |    0 |     13 |      0 |      0 |    0 |          0 |
|                   gen_rst_ic.rrst_wr_inst                                                                                                             |                                           axis_clock_converter_rdma_184_xpm_cdc_sync_rst__parameterized0 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                   gen_rst_ic.wrst_rd_inst                                                                                                             |                                        axis_clock_converter_rdma_184_xpm_cdc_sync_rst__parameterized0__2 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|       inst_cross_qp_interface                                                                                                                         |                                                                            axis_clock_converter_rdma_168 |        108 |         60 |      48 |    0 |    264 |      0 |      0 |    0 |          0 |
|         inst                                                                                                                                          |                          axis_clock_converter_rdma_168_axis_clock_converter_v1_1_27_axis_clock_converter |        108 |         60 |      48 |    0 |    264 |      0 |      0 |    0 |          0 |
|           gen_async_conv.axisc_async_clock_converter_0                                                                                                |                   axis_clock_converter_rdma_168_axis_clock_converter_v1_1_27_axisc_async_clock_converter |        108 |         60 |      48 |    0 |    264 |      0 |      0 |    0 |          0 |
|             (gen_async_conv.axisc_async_clock_converter_0)                                                                                            |                   axis_clock_converter_rdma_168_axis_clock_converter_v1_1_27_axisc_async_clock_converter |          2 |          2 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|             inst_xpm_cdc_sync_rst                                                                                                                     |                                                           axis_clock_converter_rdma_168_xpm_cdc_sync_rst |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|             xpm_fifo_async_inst                                                                                                                       |                                                             axis_clock_converter_rdma_168_xpm_fifo_async |        106 |         58 |      48 |    0 |    259 |      0 |      0 |    0 |          0 |
|               gnuram_async_fifo.xpm_fifo_base_inst                                                                                                    |                                                              axis_clock_converter_rdma_168_xpm_fifo_base |        106 |         58 |      48 |    0 |    259 |      0 |      0 |    0 |          0 |
|                 (gnuram_async_fifo.xpm_fifo_base_inst)                                                                                                |                                                              axis_clock_converter_rdma_168_xpm_fifo_base |          3 |          3 |       0 |    0 |      6 |      0 |      0 |    0 |          0 |
|                 gen_cdc_pntr.rd_pntr_cdc_inst                                                                                                         |                                                               axis_clock_converter_rdma_168_xpm_cdc_gray |          6 |          6 |       0 |    0 |     25 |      0 |      0 |    0 |          0 |
|                 gen_cdc_pntr.rpw_gray_reg                                                                                                             |                                                           axis_clock_converter_rdma_168_xpm_fifo_reg_vec |          2 |          2 |       0 |    0 |      5 |      0 |      0 |    0 |          0 |
|                 gen_cdc_pntr.wpr_gray_reg                                                                                                             |                                                         axis_clock_converter_rdma_168_xpm_fifo_reg_vec_0 |          3 |          3 |       0 |    0 |      5 |      0 |      0 |    0 |          0 |
|                 gen_cdc_pntr.wr_pntr_cdc_inst                                                                                                         |                                                            axis_clock_converter_rdma_168_xpm_cdc_gray__2 |          6 |          6 |       0 |    0 |     25 |      0 |      0 |    0 |          0 |
|                 gen_sdpram.xpm_memory_base_inst                                                                                                       |                                                            axis_clock_converter_rdma_168_xpm_memory_base |         48 |          0 |      48 |    0 |    146 |      0 |      0 |    0 |          0 |
|                 rdp_inst                                                                                                                              |                                           axis_clock_converter_rdma_168_xpm_counter_updn__parameterized0 |          5 |          5 |       0 |    0 |      5 |      0 |      0 |    0 |          0 |
|                 rdpp1_inst                                                                                                                            |                                           axis_clock_converter_rdma_168_xpm_counter_updn__parameterized1 |          5 |          5 |       0 |    0 |      5 |      0 |      0 |    0 |          0 |
|                 rst_d1_inst                                                                                                                           |                                                           axis_clock_converter_rdma_168_xpm_fifo_reg_bit |          2 |          2 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                 wrp_inst                                                                                                                              |                                         axis_clock_converter_rdma_168_xpm_counter_updn__parameterized0_1 |          3 |          3 |       0 |    0 |      5 |      0 |      0 |    0 |          0 |
|                 wrpp1_inst                                                                                                                            |                                         axis_clock_converter_rdma_168_xpm_counter_updn__parameterized1_2 |          4 |          4 |       0 |    0 |      5 |      0 |      0 |    0 |          0 |
|                 wrpp2_inst                                                                                                                            |                                           axis_clock_converter_rdma_168_xpm_counter_updn__parameterized2 |          4 |          4 |       0 |    0 |      5 |      0 |      0 |    0 |          0 |
|                 xpm_fifo_rst_inst                                                                                                                     |                                                               axis_clock_converter_rdma_168_xpm_fifo_rst |         15 |         15 |       0 |    0 |     21 |      0 |      0 |    0 |          0 |
|                   (xpm_fifo_rst_inst)                                                                                                                 |                                                               axis_clock_converter_rdma_168_xpm_fifo_rst |         15 |         15 |       0 |    0 |     13 |      0 |      0 |    0 |          0 |
|                   gen_rst_ic.rrst_wr_inst                                                                                                             |                                           axis_clock_converter_rdma_168_xpm_cdc_sync_rst__parameterized0 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                   gen_rst_ic.wrst_rd_inst                                                                                                             |                                        axis_clock_converter_rdma_168_xpm_cdc_sync_rst__parameterized0__2 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|       inst_cross_rdma_acks                                                                                                                            |                                                                            axis_data_fifo_rdma_ccross_40 |         83 |         59 |      24 |    0 |    177 |      0 |      0 |    0 |          0 |
|         inst                                                                                                                                          |                                                  axis_data_fifo_rdma_ccross_40_axis_data_fifo_v2_0_8_top |         83 |         59 |      24 |    0 |    177 |      0 |      0 |    0 |          0 |
|           (inst)                                                                                                                                      |                                                  axis_data_fifo_rdma_ccross_40_axis_data_fifo_v2_0_8_top |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|           gen_fifo.xpm_fifo_axis_inst                                                                                                                 |                                                              axis_data_fifo_rdma_ccross_40_xpm_fifo_axis |         83 |         59 |      24 |    0 |    177 |      0 |      0 |    0 |          0 |
|             (gen_fifo.xpm_fifo_axis_inst)                                                                                                             |                                                              axis_data_fifo_rdma_ccross_40_xpm_fifo_axis |          2 |          2 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|             gaxis_rst_sync.xpm_cdc_sync_rst_inst                                                                                                      |                                                        axis_data_fifo_rdma_ccross_40_xpm_cdc_sync_rst__3 |          0 |          0 |       0 |    0 |      3 |      0 |      0 |    0 |          0 |
|             xpm_fifo_base_inst                                                                                                                        |                                                              axis_data_fifo_rdma_ccross_40_xpm_fifo_base |         81 |         57 |      24 |    0 |    174 |      0 |      0 |    0 |          0 |
|               (xpm_fifo_base_inst)                                                                                                                    |                                                              axis_data_fifo_rdma_ccross_40_xpm_fifo_base |          3 |          3 |       0 |    0 |      7 |      0 |      0 |    0 |          0 |
|               gen_cdc_pntr.rd_pntr_cdc_inst                                                                                                           |                                                               axis_data_fifo_rdma_ccross_40_xpm_cdc_gray |          6 |          6 |       0 |    0 |     20 |      0 |      0 |    0 |          0 |
|               gen_cdc_pntr.rpw_gray_reg                                                                                                               |                                                           axis_data_fifo_rdma_ccross_40_xpm_fifo_reg_vec |          2 |          2 |       0 |    0 |      5 |      0 |      0 |    0 |          0 |
|               gen_cdc_pntr.wpr_gray_reg                                                                                                               |                                                         axis_data_fifo_rdma_ccross_40_xpm_fifo_reg_vec_0 |          0 |          0 |       0 |    0 |      5 |      0 |      0 |    0 |          0 |
|               gen_cdc_pntr.wr_pntr_cdc_inst                                                                                                           |                                                            axis_data_fifo_rdma_ccross_40_xpm_cdc_gray__2 |          6 |          6 |       0 |    0 |     20 |      0 |      0 |    0 |          0 |
|               gen_sdpram.xpm_memory_base_inst                                                                                                         |                                                            axis_data_fifo_rdma_ccross_40_xpm_memory_base |         24 |          0 |      24 |    0 |     72 |      0 |      0 |    0 |          0 |
|               rdp_inst                                                                                                                                |                                           axis_data_fifo_rdma_ccross_40_xpm_counter_updn__parameterized0 |          6 |          6 |       0 |    0 |      5 |      0 |      0 |    0 |          0 |
|               rdpp1_inst                                                                                                                              |                                           axis_data_fifo_rdma_ccross_40_xpm_counter_updn__parameterized1 |          6 |          6 |       0 |    0 |      5 |      0 |      0 |    0 |          0 |
|               rst_d1_inst                                                                                                                             |                                                           axis_data_fifo_rdma_ccross_40_xpm_fifo_reg_bit |          2 |          2 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|               wrp_inst                                                                                                                                |                                         axis_data_fifo_rdma_ccross_40_xpm_counter_updn__parameterized0_1 |          3 |          3 |       0 |    0 |      5 |      0 |      0 |    0 |          0 |
|               wrpp1_inst                                                                                                                              |                                         axis_data_fifo_rdma_ccross_40_xpm_counter_updn__parameterized1_2 |          7 |          7 |       0 |    0 |      5 |      0 |      0 |    0 |          0 |
|               wrpp2_inst                                                                                                                              |                                           axis_data_fifo_rdma_ccross_40_xpm_counter_updn__parameterized2 |          4 |          4 |       0 |    0 |      5 |      0 |      0 |    0 |          0 |
|               xpm_fifo_rst_inst                                                                                                                       |                                                               axis_data_fifo_rdma_ccross_40_xpm_fifo_rst |         15 |         15 |       0 |    0 |     19 |      0 |      0 |    0 |          0 |
|                 (xpm_fifo_rst_inst)                                                                                                                   |                                                               axis_data_fifo_rdma_ccross_40_xpm_fifo_rst |         15 |         15 |       0 |    0 |     13 |      0 |      0 |    0 |          0 |
|                 gen_rst_ic.rrst_wr_inst                                                                                                               |                                                           axis_data_fifo_rdma_ccross_40_xpm_cdc_sync_rst |          0 |          0 |       0 |    0 |      3 |      0 |      0 |    0 |          0 |
|                 gen_rst_ic.wrst_rd_inst                                                                                                               |                                                        axis_data_fifo_rdma_ccross_40_xpm_cdc_sync_rst__4 |          0 |          0 |       0 |    0 |      3 |      0 |      0 |    0 |          0 |
|       inst_cross_rdma_data_rd                                                                                                                         |                                                                      axis_data_fifo_rdma_ccross_data_512 |         99 |         99 |       0 |    0 |    165 |      8 |      1 |    0 |          0 |
|         inst                                                                                                                                          |                                            axis_data_fifo_rdma_ccross_data_512_axis_data_fifo_v2_0_8_top |         99 |         99 |       0 |    0 |    165 |      8 |      1 |    0 |          0 |
|           gen_fifo.xpm_fifo_axis_inst                                                                                                                 |                                                        axis_data_fifo_rdma_ccross_data_512_xpm_fifo_axis |         99 |         99 |       0 |    0 |    165 |      8 |      1 |    0 |          0 |
|             (gen_fifo.xpm_fifo_axis_inst)                                                                                                             |                                                        axis_data_fifo_rdma_ccross_data_512_xpm_fifo_axis |          2 |          2 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|             gaxis_rst_sync.xpm_cdc_sync_rst_inst                                                                                                      |                                                  axis_data_fifo_rdma_ccross_data_512_xpm_cdc_sync_rst__3 |          0 |          0 |       0 |    0 |      3 |      0 |      0 |    0 |          0 |
|             xpm_fifo_base_inst                                                                                                                        |                                                        axis_data_fifo_rdma_ccross_data_512_xpm_fifo_base |         97 |         97 |       0 |    0 |    162 |      8 |      1 |    0 |          0 |
|               (xpm_fifo_base_inst)                                                                                                                    |                                                        axis_data_fifo_rdma_ccross_data_512_xpm_fifo_base |          3 |          3 |       0 |    0 |      7 |      0 |      0 |    0 |          0 |
|               gen_cdc_pntr.rd_pntr_cdc_inst                                                                                                           |                                                         axis_data_fifo_rdma_ccross_data_512_xpm_cdc_gray |         11 |         11 |       0 |    0 |     36 |      0 |      0 |    0 |          0 |
|               gen_cdc_pntr.rpw_gray_reg                                                                                                               |                                                     axis_data_fifo_rdma_ccross_data_512_xpm_fifo_reg_vec |          9 |          9 |       0 |    0 |      9 |      0 |      0 |    0 |          0 |
|               gen_cdc_pntr.wpr_gray_reg                                                                                                               |                                                   axis_data_fifo_rdma_ccross_data_512_xpm_fifo_reg_vec_0 |          8 |          8 |       0 |    0 |      9 |      0 |      0 |    0 |          0 |
|               gen_cdc_pntr.wr_pntr_cdc_inst                                                                                                           |                                                      axis_data_fifo_rdma_ccross_data_512_xpm_cdc_gray__2 |         11 |         11 |       0 |    0 |     36 |      0 |      0 |    0 |          0 |
|               gen_sdpram.xpm_memory_base_inst                                                                                                         |                                                      axis_data_fifo_rdma_ccross_data_512_xpm_memory_base |          0 |          0 |       0 |    0 |      0 |      8 |      1 |    0 |          0 |
|               rdp_inst                                                                                                                                |                                     axis_data_fifo_rdma_ccross_data_512_xpm_counter_updn__parameterized0 |          9 |          9 |       0 |    0 |      9 |      0 |      0 |    0 |          0 |
|               rdpp1_inst                                                                                                                              |                                     axis_data_fifo_rdma_ccross_data_512_xpm_counter_updn__parameterized1 |          8 |          8 |       0 |    0 |      9 |      0 |      0 |    0 |          0 |
|               rst_d1_inst                                                                                                                             |                                                     axis_data_fifo_rdma_ccross_data_512_xpm_fifo_reg_bit |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|               wrp_inst                                                                                                                                |                                   axis_data_fifo_rdma_ccross_data_512_xpm_counter_updn__parameterized0_1 |          8 |          8 |       0 |    0 |      9 |      0 |      0 |    0 |          0 |
|               wrpp1_inst                                                                                                                              |                                   axis_data_fifo_rdma_ccross_data_512_xpm_counter_updn__parameterized1_2 |          8 |          8 |       0 |    0 |      9 |      0 |      0 |    0 |          0 |
|               wrpp2_inst                                                                                                                              |                                     axis_data_fifo_rdma_ccross_data_512_xpm_counter_updn__parameterized2 |          8 |          8 |       0 |    0 |      9 |      0 |      0 |    0 |          0 |
|               xpm_fifo_rst_inst                                                                                                                       |                                                         axis_data_fifo_rdma_ccross_data_512_xpm_fifo_rst |         15 |         15 |       0 |    0 |     19 |      0 |      0 |    0 |          0 |
|                 (xpm_fifo_rst_inst)                                                                                                                   |                                                         axis_data_fifo_rdma_ccross_data_512_xpm_fifo_rst |         15 |         15 |       0 |    0 |     13 |      0 |      0 |    0 |          0 |
|                 gen_rst_ic.rrst_wr_inst                                                                                                               |                                                     axis_data_fifo_rdma_ccross_data_512_xpm_cdc_sync_rst |          0 |          0 |       0 |    0 |      3 |      0 |      0 |    0 |          0 |
|                 gen_rst_ic.wrst_rd_inst                                                                                                               |                                                  axis_data_fifo_rdma_ccross_data_512_xpm_cdc_sync_rst__4 |          0 |          0 |       0 |    0 |      3 |      0 |      0 |    0 |          0 |
|       inst_cross_rdma_data_wr                                                                                                                         |                                                               axis_data_fifo_rdma_ccross_data_512_HD2793 |        104 |        104 |       0 |    0 |    165 |      8 |      0 |    0 |          0 |
|         inst                                                                                                                                          |                                     axis_data_fifo_rdma_ccross_data_512_axis_data_fifo_v2_0_8_top_HD2794 |        104 |        104 |       0 |    0 |    165 |      8 |      0 |    0 |          0 |
|           gen_fifo.xpm_fifo_axis_inst                                                                                                                 |                                                 axis_data_fifo_rdma_ccross_data_512_xpm_fifo_axis_HD2795 |        104 |        104 |       0 |    0 |    165 |      8 |      0 |    0 |          0 |
|             (gen_fifo.xpm_fifo_axis_inst)                                                                                                             |                                                 axis_data_fifo_rdma_ccross_data_512_xpm_fifo_axis_HD2795 |          2 |          2 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|             gaxis_rst_sync.xpm_cdc_sync_rst_inst                                                                                                      |                                           axis_data_fifo_rdma_ccross_data_512_xpm_cdc_sync_rst__3_HD2796 |          0 |          0 |       0 |    0 |      3 |      0 |      0 |    0 |          0 |
|             xpm_fifo_base_inst                                                                                                                        |                                                 axis_data_fifo_rdma_ccross_data_512_xpm_fifo_base_HD2797 |        102 |        102 |       0 |    0 |    162 |      8 |      0 |    0 |          0 |
|               (xpm_fifo_base_inst)                                                                                                                    |                                                 axis_data_fifo_rdma_ccross_data_512_xpm_fifo_base_HD2797 |          3 |          3 |       0 |    0 |      7 |      0 |      0 |    0 |          0 |
|               gen_cdc_pntr.rd_pntr_cdc_inst                                                                                                           |                                                  axis_data_fifo_rdma_ccross_data_512_xpm_cdc_gray_HD2799 |         11 |         11 |       0 |    0 |     36 |      0 |      0 |    0 |          0 |
|               gen_cdc_pntr.rpw_gray_reg                                                                                                               |                                              axis_data_fifo_rdma_ccross_data_512_xpm_fifo_reg_vec_HD2800 |          9 |          9 |       0 |    0 |      9 |      0 |      0 |    0 |          0 |
|               gen_cdc_pntr.wpr_gray_reg                                                                                                               |                                            axis_data_fifo_rdma_ccross_data_512_xpm_fifo_reg_vec_0_HD2801 |          8 |          8 |       0 |    0 |      9 |      0 |      0 |    0 |          0 |
|               gen_cdc_pntr.wr_pntr_cdc_inst                                                                                                           |                                               axis_data_fifo_rdma_ccross_data_512_xpm_cdc_gray__2_HD2803 |         11 |         11 |       0 |    0 |     36 |      0 |      0 |    0 |          0 |
|               gen_sdpram.xpm_memory_base_inst                                                                                                         |                                               axis_data_fifo_rdma_ccross_data_512_xpm_memory_base_HD2805 |          4 |          4 |       0 |    0 |      0 |      8 |      0 |    0 |          0 |
|               rdp_inst                                                                                                                                |                              axis_data_fifo_rdma_ccross_data_512_xpm_counter_updn__parameterized0_HD2806 |          9 |          9 |       0 |    0 |      9 |      0 |      0 |    0 |          0 |
|               rdpp1_inst                                                                                                                              |                              axis_data_fifo_rdma_ccross_data_512_xpm_counter_updn__parameterized1_HD2807 |          9 |          9 |       0 |    0 |      9 |      0 |      0 |    0 |          0 |
|               rst_d1_inst                                                                                                                             |                                              axis_data_fifo_rdma_ccross_data_512_xpm_fifo_reg_bit_HD2808 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|               wrp_inst                                                                                                                                |                            axis_data_fifo_rdma_ccross_data_512_xpm_counter_updn__parameterized0_1_HD2809 |          8 |          8 |       0 |    0 |      9 |      0 |      0 |    0 |          0 |
|               wrpp1_inst                                                                                                                              |                            axis_data_fifo_rdma_ccross_data_512_xpm_counter_updn__parameterized1_2_HD2810 |          8 |          8 |       0 |    0 |      9 |      0 |      0 |    0 |          0 |
|               wrpp2_inst                                                                                                                              |                              axis_data_fifo_rdma_ccross_data_512_xpm_counter_updn__parameterized2_HD2811 |          8 |          8 |       0 |    0 |      9 |      0 |      0 |    0 |          0 |
|               xpm_fifo_rst_inst                                                                                                                       |                                                  axis_data_fifo_rdma_ccross_data_512_xpm_fifo_rst_HD2812 |         15 |         15 |       0 |    0 |     19 |      0 |      0 |    0 |          0 |
|                 (xpm_fifo_rst_inst)                                                                                                                   |                                                  axis_data_fifo_rdma_ccross_data_512_xpm_fifo_rst_HD2812 |         15 |         15 |       0 |    0 |     13 |      0 |      0 |    0 |          0 |
|                 gen_rst_ic.rrst_wr_inst                                                                                                               |                                              axis_data_fifo_rdma_ccross_data_512_xpm_cdc_sync_rst_HD2813 |          0 |          0 |       0 |    0 |      3 |      0 |      0 |    0 |          0 |
|                 gen_rst_ic.wrst_rd_inst                                                                                                               |                                           axis_data_fifo_rdma_ccross_data_512_xpm_cdc_sync_rst__4_HD2814 |          0 |          0 |       0 |    0 |      3 |      0 |      0 |    0 |          0 |
|       inst_cross_rdma_host_req                                                                                                                        |                                                                           axis_data_fifo_rdma_ccross_256 |        189 |         61 |     128 |    0 |    509 |      0 |      0 |    0 |          0 |
|         inst                                                                                                                                          |                                                 axis_data_fifo_rdma_ccross_256_axis_data_fifo_v2_0_8_top |        189 |         61 |     128 |    0 |    509 |      0 |      0 |    0 |          0 |
|           (inst)                                                                                                                                      |                                                 axis_data_fifo_rdma_ccross_256_axis_data_fifo_v2_0_8_top |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|           gen_fifo.xpm_fifo_axis_inst                                                                                                                 |                                                             axis_data_fifo_rdma_ccross_256_xpm_fifo_axis |        189 |         61 |     128 |    0 |    509 |      0 |      0 |    0 |          0 |
|             (gen_fifo.xpm_fifo_axis_inst)                                                                                                             |                                                             axis_data_fifo_rdma_ccross_256_xpm_fifo_axis |          2 |          2 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|             gaxis_rst_sync.xpm_cdc_sync_rst_inst                                                                                                      |                                                       axis_data_fifo_rdma_ccross_256_xpm_cdc_sync_rst__3 |          0 |          0 |       0 |    0 |      3 |      0 |      0 |    0 |          0 |
|             xpm_fifo_base_inst                                                                                                                        |                                                             axis_data_fifo_rdma_ccross_256_xpm_fifo_base |        187 |         59 |     128 |    0 |    506 |      0 |      0 |    0 |          0 |
|               (xpm_fifo_base_inst)                                                                                                                    |                                                             axis_data_fifo_rdma_ccross_256_xpm_fifo_base |          3 |          3 |       0 |    0 |      7 |      0 |      0 |    0 |          0 |
|               gen_cdc_pntr.rd_pntr_cdc_inst                                                                                                           |                                                              axis_data_fifo_rdma_ccross_256_xpm_cdc_gray |          6 |          6 |       0 |    0 |     20 |      0 |      0 |    0 |          0 |
|               gen_cdc_pntr.rpw_gray_reg                                                                                                               |                                                          axis_data_fifo_rdma_ccross_256_xpm_fifo_reg_vec |          2 |          2 |       0 |    0 |      5 |      0 |      0 |    0 |          0 |
|               gen_cdc_pntr.wpr_gray_reg                                                                                                               |                                                        axis_data_fifo_rdma_ccross_256_xpm_fifo_reg_vec_0 |          0 |          0 |       0 |    0 |      5 |      0 |      0 |    0 |          0 |
|               gen_cdc_pntr.wr_pntr_cdc_inst                                                                                                           |                                                           axis_data_fifo_rdma_ccross_256_xpm_cdc_gray__2 |          6 |          6 |       0 |    0 |     20 |      0 |      0 |    0 |          0 |
|               gen_sdpram.xpm_memory_base_inst                                                                                                         |                                                           axis_data_fifo_rdma_ccross_256_xpm_memory_base |        128 |          0 |     128 |    0 |    404 |      0 |      0 |    0 |          0 |
|               rdp_inst                                                                                                                                |                                          axis_data_fifo_rdma_ccross_256_xpm_counter_updn__parameterized0 |          6 |          6 |       0 |    0 |      5 |      0 |      0 |    0 |          0 |
|               rdpp1_inst                                                                                                                              |                                          axis_data_fifo_rdma_ccross_256_xpm_counter_updn__parameterized1 |          6 |          6 |       0 |    0 |      5 |      0 |      0 |    0 |          0 |
|               rst_d1_inst                                                                                                                             |                                                          axis_data_fifo_rdma_ccross_256_xpm_fifo_reg_bit |          2 |          2 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|               wrp_inst                                                                                                                                |                                        axis_data_fifo_rdma_ccross_256_xpm_counter_updn__parameterized0_1 |          3 |          3 |       0 |    0 |      5 |      0 |      0 |    0 |          0 |
|               wrpp1_inst                                                                                                                              |                                        axis_data_fifo_rdma_ccross_256_xpm_counter_updn__parameterized1_2 |          7 |          7 |       0 |    0 |      5 |      0 |      0 |    0 |          0 |
|               wrpp2_inst                                                                                                                              |                                          axis_data_fifo_rdma_ccross_256_xpm_counter_updn__parameterized2 |          4 |          4 |       0 |    0 |      5 |      0 |      0 |    0 |          0 |
|               xpm_fifo_rst_inst                                                                                                                       |                                                              axis_data_fifo_rdma_ccross_256_xpm_fifo_rst |         15 |         15 |       0 |    0 |     19 |      0 |      0 |    0 |          0 |
|                 (xpm_fifo_rst_inst)                                                                                                                   |                                                              axis_data_fifo_rdma_ccross_256_xpm_fifo_rst |         15 |         15 |       0 |    0 |     13 |      0 |      0 |    0 |          0 |
|                 gen_rst_ic.rrst_wr_inst                                                                                                               |                                                          axis_data_fifo_rdma_ccross_256_xpm_cdc_sync_rst |          0 |          0 |       0 |    0 |      3 |      0 |      0 |    0 |          0 |
|                 gen_rst_ic.wrst_rd_inst                                                                                                               |                                                       axis_data_fifo_rdma_ccross_256_xpm_cdc_sync_rst__4 |          0 |          0 |       0 |    0 |      3 |      0 |      0 |    0 |          0 |
|       inst_cross_rdma_req_rd                                                                                                                          |                                                                            axis_data_fifo_rdma_ccross_96 |         91 |         59 |      32 |    0 |    165 |      0 |      0 |    0 |          0 |
|         inst                                                                                                                                          |                                                  axis_data_fifo_rdma_ccross_96_axis_data_fifo_v2_0_8_top |         91 |         59 |      32 |    0 |    165 |      0 |      0 |    0 |          0 |
|           gen_fifo.xpm_fifo_axis_inst                                                                                                                 |                                                              axis_data_fifo_rdma_ccross_96_xpm_fifo_axis |         91 |         59 |      32 |    0 |    165 |      0 |      0 |    0 |          0 |
|             (gen_fifo.xpm_fifo_axis_inst)                                                                                                             |                                                              axis_data_fifo_rdma_ccross_96_xpm_fifo_axis |          2 |          2 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|             gaxis_rst_sync.xpm_cdc_sync_rst_inst                                                                                                      |                                                        axis_data_fifo_rdma_ccross_96_xpm_cdc_sync_rst__3 |          0 |          0 |       0 |    0 |      3 |      0 |      0 |    0 |          0 |
|             xpm_fifo_base_inst                                                                                                                        |                                                              axis_data_fifo_rdma_ccross_96_xpm_fifo_base |         89 |         57 |      32 |    0 |    162 |      0 |      0 |    0 |          0 |
|               (xpm_fifo_base_inst)                                                                                                                    |                                                              axis_data_fifo_rdma_ccross_96_xpm_fifo_base |          3 |          3 |       0 |    0 |      7 |      0 |      0 |    0 |          0 |
|               gen_cdc_pntr.rd_pntr_cdc_inst                                                                                                           |                                                               axis_data_fifo_rdma_ccross_96_xpm_cdc_gray |          6 |          6 |       0 |    0 |     20 |      0 |      0 |    0 |          0 |
|               gen_cdc_pntr.rpw_gray_reg                                                                                                               |                                                           axis_data_fifo_rdma_ccross_96_xpm_fifo_reg_vec |          2 |          2 |       0 |    0 |      5 |      0 |      0 |    0 |          0 |
|               gen_cdc_pntr.wpr_gray_reg                                                                                                               |                                                         axis_data_fifo_rdma_ccross_96_xpm_fifo_reg_vec_0 |          0 |          0 |       0 |    0 |      5 |      0 |      0 |    0 |          0 |
|               gen_cdc_pntr.wr_pntr_cdc_inst                                                                                                           |                                                            axis_data_fifo_rdma_ccross_96_xpm_cdc_gray__2 |          6 |          6 |       0 |    0 |     20 |      0 |      0 |    0 |          0 |
|               gen_sdpram.xpm_memory_base_inst                                                                                                         |                                                            axis_data_fifo_rdma_ccross_96_xpm_memory_base |         32 |          0 |      32 |    0 |     60 |      0 |      0 |    0 |          0 |
|               rdp_inst                                                                                                                                |                                           axis_data_fifo_rdma_ccross_96_xpm_counter_updn__parameterized0 |          6 |          6 |       0 |    0 |      5 |      0 |      0 |    0 |          0 |
|               rdpp1_inst                                                                                                                              |                                           axis_data_fifo_rdma_ccross_96_xpm_counter_updn__parameterized1 |          6 |          6 |       0 |    0 |      5 |      0 |      0 |    0 |          0 |
|               rst_d1_inst                                                                                                                             |                                                           axis_data_fifo_rdma_ccross_96_xpm_fifo_reg_bit |          2 |          2 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|               wrp_inst                                                                                                                                |                                         axis_data_fifo_rdma_ccross_96_xpm_counter_updn__parameterized0_1 |          3 |          3 |       0 |    0 |      5 |      0 |      0 |    0 |          0 |
|               wrpp1_inst                                                                                                                              |                                         axis_data_fifo_rdma_ccross_96_xpm_counter_updn__parameterized1_2 |          7 |          7 |       0 |    0 |      5 |      0 |      0 |    0 |          0 |
|               wrpp2_inst                                                                                                                              |                                           axis_data_fifo_rdma_ccross_96_xpm_counter_updn__parameterized2 |          4 |          4 |       0 |    0 |      5 |      0 |      0 |    0 |          0 |
|               xpm_fifo_rst_inst                                                                                                                       |                                                               axis_data_fifo_rdma_ccross_96_xpm_fifo_rst |         15 |         15 |       0 |    0 |     19 |      0 |      0 |    0 |          0 |
|                 (xpm_fifo_rst_inst)                                                                                                                   |                                                               axis_data_fifo_rdma_ccross_96_xpm_fifo_rst |         15 |         15 |       0 |    0 |     13 |      0 |      0 |    0 |          0 |
|                 gen_rst_ic.rrst_wr_inst                                                                                                               |                                                           axis_data_fifo_rdma_ccross_96_xpm_cdc_sync_rst |          0 |          0 |       0 |    0 |      3 |      0 |      0 |    0 |          0 |
|                 gen_rst_ic.wrst_rd_inst                                                                                                               |                                                        axis_data_fifo_rdma_ccross_96_xpm_cdc_sync_rst__4 |          0 |          0 |       0 |    0 |      3 |      0 |      0 |    0 |          0 |
|       inst_cross_rdma_req_wr                                                                                                                          |                                                                     axis_data_fifo_rdma_ccross_96_HD2885 |         91 |         59 |      32 |    0 |    177 |      0 |      0 |    0 |          0 |
|         inst                                                                                                                                          |                                           axis_data_fifo_rdma_ccross_96_axis_data_fifo_v2_0_8_top_HD2886 |         91 |         59 |      32 |    0 |    177 |      0 |      0 |    0 |          0 |
|           gen_fifo.xpm_fifo_axis_inst                                                                                                                 |                                                       axis_data_fifo_rdma_ccross_96_xpm_fifo_axis_HD2887 |         91 |         59 |      32 |    0 |    177 |      0 |      0 |    0 |          0 |
|             (gen_fifo.xpm_fifo_axis_inst)                                                                                                             |                                                       axis_data_fifo_rdma_ccross_96_xpm_fifo_axis_HD2887 |          2 |          2 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|             gaxis_rst_sync.xpm_cdc_sync_rst_inst                                                                                                      |                                                 axis_data_fifo_rdma_ccross_96_xpm_cdc_sync_rst__3_HD2888 |          0 |          0 |       0 |    0 |      3 |      0 |      0 |    0 |          0 |
|             xpm_fifo_base_inst                                                                                                                        |                                                       axis_data_fifo_rdma_ccross_96_xpm_fifo_base_HD2889 |         89 |         57 |      32 |    0 |    174 |      0 |      0 |    0 |          0 |
|               (xpm_fifo_base_inst)                                                                                                                    |                                                       axis_data_fifo_rdma_ccross_96_xpm_fifo_base_HD2889 |          3 |          3 |       0 |    0 |      7 |      0 |      0 |    0 |          0 |
|               gen_cdc_pntr.rd_pntr_cdc_inst                                                                                                           |                                                        axis_data_fifo_rdma_ccross_96_xpm_cdc_gray_HD2891 |          6 |          6 |       0 |    0 |     20 |      0 |      0 |    0 |          0 |
|               gen_cdc_pntr.rpw_gray_reg                                                                                                               |                                                    axis_data_fifo_rdma_ccross_96_xpm_fifo_reg_vec_HD2892 |          2 |          2 |       0 |    0 |      5 |      0 |      0 |    0 |          0 |
|               gen_cdc_pntr.wpr_gray_reg                                                                                                               |                                                  axis_data_fifo_rdma_ccross_96_xpm_fifo_reg_vec_0_HD2893 |          0 |          0 |       0 |    0 |      5 |      0 |      0 |    0 |          0 |
|               gen_cdc_pntr.wr_pntr_cdc_inst                                                                                                           |                                                     axis_data_fifo_rdma_ccross_96_xpm_cdc_gray__2_HD2895 |          6 |          6 |       0 |    0 |     20 |      0 |      0 |    0 |          0 |
|               gen_sdpram.xpm_memory_base_inst                                                                                                         |                                                     axis_data_fifo_rdma_ccross_96_xpm_memory_base_HD2897 |         32 |          0 |      32 |    0 |     72 |      0 |      0 |    0 |          0 |
|               rdp_inst                                                                                                                                |                                    axis_data_fifo_rdma_ccross_96_xpm_counter_updn__parameterized0_HD2898 |          6 |          6 |       0 |    0 |      5 |      0 |      0 |    0 |          0 |
|               rdpp1_inst                                                                                                                              |                                    axis_data_fifo_rdma_ccross_96_xpm_counter_updn__parameterized1_HD2899 |          6 |          6 |       0 |    0 |      5 |      0 |      0 |    0 |          0 |
|               rst_d1_inst                                                                                                                             |                                                    axis_data_fifo_rdma_ccross_96_xpm_fifo_reg_bit_HD2900 |          2 |          2 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|               wrp_inst                                                                                                                                |                                  axis_data_fifo_rdma_ccross_96_xpm_counter_updn__parameterized0_1_HD2901 |          3 |          3 |       0 |    0 |      5 |      0 |      0 |    0 |          0 |
|               wrpp1_inst                                                                                                                              |                                  axis_data_fifo_rdma_ccross_96_xpm_counter_updn__parameterized1_2_HD2902 |          7 |          7 |       0 |    0 |      5 |      0 |      0 |    0 |          0 |
|               wrpp2_inst                                                                                                                              |                                    axis_data_fifo_rdma_ccross_96_xpm_counter_updn__parameterized2_HD2903 |          4 |          4 |       0 |    0 |      5 |      0 |      0 |    0 |          0 |
|               xpm_fifo_rst_inst                                                                                                                       |                                                        axis_data_fifo_rdma_ccross_96_xpm_fifo_rst_HD2904 |         15 |         15 |       0 |    0 |     19 |      0 |      0 |    0 |          0 |
|                 (xpm_fifo_rst_inst)                                                                                                                   |                                                        axis_data_fifo_rdma_ccross_96_xpm_fifo_rst_HD2904 |         15 |         15 |       0 |    0 |     13 |      0 |      0 |    0 |          0 |
|                 gen_rst_ic.rrst_wr_inst                                                                                                               |                                                    axis_data_fifo_rdma_ccross_96_xpm_cdc_sync_rst_HD2905 |          0 |          0 |       0 |    0 |      3 |      0 |      0 |    0 |          0 |
|                 gen_rst_ic.wrst_rd_inst                                                                                                               |                                                 axis_data_fifo_rdma_ccross_96_xpm_cdc_sync_rst__4_HD2906 |          0 |          0 |       0 |    0 |      3 |      0 |      0 |    0 |          0 |
|     inst_rdma_ctrl_array                                                                                                                              |                                                                                    rdma_slice_ctrl_array |        859 |        859 |       0 |    0 |   1632 |      0 |      0 |    0 |          0 |
|       genblk1[0].inst_rdma_conn_interface                                                                                                             |                                                                             axis_register_slice_rdma_184 |        122 |        122 |       0 |    0 |    234 |      0 |      0 |    0 |          0 |
|         inst                                                                                                                                          |                             axis_register_slice_rdma_184_axis_register_slice_v1_1_26_axis_register_slice |        122 |        122 |       0 |    0 |    234 |      0 |      0 |    0 |          0 |
|           (inst)                                                                                                                                      |                             axis_register_slice_rdma_184_axis_register_slice_v1_1_26_axis_register_slice |          1 |          1 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|           axisc_register_slice_0                                                                                                                      |                            axis_register_slice_rdma_184_axis_register_slice_v1_1_26_axisc_register_slice |        121 |        121 |       0 |    0 |    233 |      0 |      0 |    0 |          0 |
|       genblk1[0].inst_rdma_qp_interface                                                                                                               |                                                                             axis_register_slice_rdma_168 |         93 |         93 |       0 |    0 |    174 |      0 |      0 |    0 |          0 |
|         inst                                                                                                                                          |                             axis_register_slice_rdma_168_axis_register_slice_v1_1_26_axis_register_slice |         93 |         93 |       0 |    0 |    174 |      0 |      0 |    0 |          0 |
|           (inst)                                                                                                                                      |                             axis_register_slice_rdma_168_axis_register_slice_v1_1_26_axis_register_slice |          1 |          1 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|           axisc_register_slice_0                                                                                                                      |                            axis_register_slice_rdma_168_axis_register_slice_v1_1_26_axisc_register_slice |         92 |         92 |       0 |    0 |    173 |      0 |      0 |    0 |          0 |
|       genblk1[1].inst_rdma_conn_interface                                                                                                             |                                                                      axis_register_slice_rdma_184_HD2958 |        122 |        122 |       0 |    0 |    234 |      0 |      0 |    0 |          0 |
|         inst                                                                                                                                          |                      axis_register_slice_rdma_184_axis_register_slice_v1_1_26_axis_register_slice_HD2959 |        122 |        122 |       0 |    0 |    234 |      0 |      0 |    0 |          0 |
|           (inst)                                                                                                                                      |                      axis_register_slice_rdma_184_axis_register_slice_v1_1_26_axis_register_slice_HD2959 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|           axisc_register_slice_0                                                                                                                      |                     axis_register_slice_rdma_184_axis_register_slice_v1_1_26_axisc_register_slice_HD2960 |        121 |        121 |       0 |    0 |    233 |      0 |      0 |    0 |          0 |
|       genblk1[1].inst_rdma_qp_interface                                                                                                               |                                                                      axis_register_slice_rdma_168_HD2986 |         93 |         93 |       0 |    0 |    174 |      0 |      0 |    0 |          0 |
|         inst                                                                                                                                          |                      axis_register_slice_rdma_168_axis_register_slice_v1_1_26_axis_register_slice_HD2987 |         93 |         93 |       0 |    0 |    174 |      0 |      0 |    0 |          0 |
|           (inst)                                                                                                                                      |                      axis_register_slice_rdma_168_axis_register_slice_v1_1_26_axis_register_slice_HD2987 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|           axisc_register_slice_0                                                                                                                      |                     axis_register_slice_rdma_168_axis_register_slice_v1_1_26_axisc_register_slice_HD2988 |         92 |         92 |       0 |    0 |    173 |      0 |      0 |    0 |          0 |
|       genblk1[2].inst_rdma_conn_interface                                                                                                             |                                                                      axis_register_slice_rdma_184_HD2961 |        122 |        122 |       0 |    0 |    234 |      0 |      0 |    0 |          0 |
|         inst                                                                                                                                          |                      axis_register_slice_rdma_184_axis_register_slice_v1_1_26_axis_register_slice_HD2962 |        122 |        122 |       0 |    0 |    234 |      0 |      0 |    0 |          0 |
|           (inst)                                                                                                                                      |                      axis_register_slice_rdma_184_axis_register_slice_v1_1_26_axis_register_slice_HD2962 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|           axisc_register_slice_0                                                                                                                      |                     axis_register_slice_rdma_184_axis_register_slice_v1_1_26_axisc_register_slice_HD2963 |        121 |        121 |       0 |    0 |    233 |      0 |      0 |    0 |          0 |
|       genblk1[2].inst_rdma_qp_interface                                                                                                               |                                                                      axis_register_slice_rdma_168_HD2989 |         92 |         92 |       0 |    0 |    174 |      0 |      0 |    0 |          0 |
|         inst                                                                                                                                          |                      axis_register_slice_rdma_168_axis_register_slice_v1_1_26_axis_register_slice_HD2990 |         92 |         92 |       0 |    0 |    174 |      0 |      0 |    0 |          0 |
|           (inst)                                                                                                                                      |                      axis_register_slice_rdma_168_axis_register_slice_v1_1_26_axis_register_slice_HD2990 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|           axisc_register_slice_0                                                                                                                      |                     axis_register_slice_rdma_168_axis_register_slice_v1_1_26_axisc_register_slice_HD2991 |         91 |         91 |       0 |    0 |    173 |      0 |      0 |    0 |          0 |
|       genblk1[3].inst_rdma_conn_interface                                                                                                             |                                                                      axis_register_slice_rdma_184_HD2964 |        122 |        122 |       0 |    0 |    234 |      0 |      0 |    0 |          0 |
|         inst                                                                                                                                          |                      axis_register_slice_rdma_184_axis_register_slice_v1_1_26_axis_register_slice_HD2965 |        122 |        122 |       0 |    0 |    234 |      0 |      0 |    0 |          0 |
|           (inst)                                                                                                                                      |                      axis_register_slice_rdma_184_axis_register_slice_v1_1_26_axis_register_slice_HD2965 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|           axisc_register_slice_0                                                                                                                      |                     axis_register_slice_rdma_184_axis_register_slice_v1_1_26_axisc_register_slice_HD2966 |        121 |        121 |       0 |    0 |    233 |      0 |      0 |    0 |          0 |
|       genblk1[3].inst_rdma_qp_interface                                                                                                               |                                                                      axis_register_slice_rdma_168_HD2992 |         93 |         93 |       0 |    0 |    174 |      0 |      0 |    0 |          0 |
|         inst                                                                                                                                          |                      axis_register_slice_rdma_168_axis_register_slice_v1_1_26_axis_register_slice_HD2993 |         93 |         93 |       0 |    0 |    174 |      0 |      0 |    0 |          0 |
|           (inst)                                                                                                                                      |                      axis_register_slice_rdma_168_axis_register_slice_v1_1_26_axis_register_slice_HD2993 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|           axisc_register_slice_0                                                                                                                      |                     axis_register_slice_rdma_168_axis_register_slice_v1_1_26_axisc_register_slice_HD2994 |         92 |         92 |       0 |    0 |    173 |      0 |      0 |    0 |          0 |
|     inst_rdma_slice_array                                                                                                                             |                                                                                         rdma_slice_array |       6079 |       6079 |       0 |    0 |  11896 |      0 |      0 |    0 |          0 |
|       genblk1[0].inst_rdma_acks_nc                                                                                                                    |                                                                       axis_register_slice_rdma_40_HD1022 |         45 |         45 |       0 |    0 |     78 |      0 |      0 |    0 |          0 |
|         inst                                                                                                                                          |                       axis_register_slice_rdma_40_axis_register_slice_v1_1_26_axis_register_slice_HD1023 |         45 |         45 |       0 |    0 |     78 |      0 |      0 |    0 |          0 |
|           (inst)                                                                                                                                      |                       axis_register_slice_rdma_40_axis_register_slice_v1_1_26_axis_register_slice_HD1023 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|           axisc_register_slice_0                                                                                                                      |                      axis_register_slice_rdma_40_axis_register_slice_v1_1_26_axisc_register_slice_HD1024 |         44 |         44 |       0 |    0 |     77 |      0 |      0 |    0 |          0 |
|       genblk1[0].inst_rdma_data_rd_nc                                                                                                                 |                                                                 axis_register_slice_rdma_data_512_HD1122 |        585 |        585 |       0 |    0 |   1160 |      0 |      0 |    0 |          0 |
|         inst                                                                                                                                          |                 axis_register_slice_rdma_data_512_axis_register_slice_v1_1_26_axis_register_slice_HD1123 |        585 |        585 |       0 |    0 |   1160 |      0 |      0 |    0 |          0 |
|           (inst)                                                                                                                                      |                 axis_register_slice_rdma_data_512_axis_register_slice_v1_1_26_axis_register_slice_HD1123 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|           axisc_register_slice_0                                                                                                                      |                axis_register_slice_rdma_data_512_axis_register_slice_v1_1_26_axisc_register_slice_HD1124 |        584 |        584 |       0 |    0 |   1159 |      0 |      0 |    0 |          0 |
|       genblk1[0].inst_rdma_data_wr_nc                                                                                                                 |                                                                 axis_register_slice_rdma_data_512_HD1125 |        584 |        584 |       0 |    0 |   1158 |      0 |      0 |    0 |          0 |
|         inst                                                                                                                                          |                 axis_register_slice_rdma_data_512_axis_register_slice_v1_1_26_axis_register_slice_HD1126 |        584 |        584 |       0 |    0 |   1158 |      0 |      0 |    0 |          0 |
|           (inst)                                                                                                                                      |                 axis_register_slice_rdma_data_512_axis_register_slice_v1_1_26_axis_register_slice_HD1126 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|           axisc_register_slice_0                                                                                                                      |                axis_register_slice_rdma_data_512_axis_register_slice_v1_1_26_axisc_register_slice_HD1127 |        583 |        583 |       0 |    0 |   1157 |      0 |      0 |    0 |          0 |
|       genblk1[0].inst_rdma_req_rd_nc                                                                                                                  |                                                                        axis_register_slice_rdma_96_HD169 |         39 |         39 |       0 |    0 |     66 |      0 |      0 |    0 |          0 |
|         inst                                                                                                                                          |                        axis_register_slice_rdma_96_axis_register_slice_v1_1_26_axis_register_slice_HD170 |         39 |         39 |       0 |    0 |     66 |      0 |      0 |    0 |          0 |
|           (inst)                                                                                                                                      |                        axis_register_slice_rdma_96_axis_register_slice_v1_1_26_axis_register_slice_HD170 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|           axisc_register_slice_0                                                                                                                      |                       axis_register_slice_rdma_96_axis_register_slice_v1_1_26_axisc_register_slice_HD171 |         38 |         38 |       0 |    0 |     65 |      0 |      0 |    0 |          0 |
|       genblk1[0].inst_rdma_req_wr_nc                                                                                                                  |                                                                        axis_register_slice_rdma_96_HD172 |         45 |         45 |       0 |    0 |     78 |      0 |      0 |    0 |          0 |
|         inst                                                                                                                                          |                        axis_register_slice_rdma_96_axis_register_slice_v1_1_26_axis_register_slice_HD173 |         45 |         45 |       0 |    0 |     78 |      0 |      0 |    0 |          0 |
|           (inst)                                                                                                                                      |                        axis_register_slice_rdma_96_axis_register_slice_v1_1_26_axis_register_slice_HD173 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|           axisc_register_slice_0                                                                                                                      |                       axis_register_slice_rdma_96_axis_register_slice_v1_1_26_axisc_register_slice_HD174 |         44 |         44 |       0 |    0 |     77 |      0 |      0 |    0 |          0 |
|       genblk1[0].inst_rdma_sq_nc                                                                                                                      |                                                                      axis_register_slice_rdma_256_HD1206 |        222 |        222 |       0 |    0 |    434 |      0 |      0 |    0 |          0 |
|         inst                                                                                                                                          |                      axis_register_slice_rdma_256_axis_register_slice_v1_1_26_axis_register_slice_HD1207 |        222 |        222 |       0 |    0 |    434 |      0 |      0 |    0 |          0 |
|           (inst)                                                                                                                                      |                      axis_register_slice_rdma_256_axis_register_slice_v1_1_26_axis_register_slice_HD1207 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|           axisc_register_slice_0                                                                                                                      |                     axis_register_slice_rdma_256_axis_register_slice_v1_1_26_axisc_register_slice_HD1208 |        221 |        221 |       0 |    0 |    433 |      0 |      0 |    0 |          0 |
|       genblk1[1].inst_rdma_acks_nc                                                                                                                    |                                                                       axis_register_slice_rdma_40_HD1025 |         45 |         45 |       0 |    0 |     78 |      0 |      0 |    0 |          0 |
|         inst                                                                                                                                          |                       axis_register_slice_rdma_40_axis_register_slice_v1_1_26_axis_register_slice_HD1026 |         45 |         45 |       0 |    0 |     78 |      0 |      0 |    0 |          0 |
|           (inst)                                                                                                                                      |                       axis_register_slice_rdma_40_axis_register_slice_v1_1_26_axis_register_slice_HD1026 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|           axisc_register_slice_0                                                                                                                      |                      axis_register_slice_rdma_40_axis_register_slice_v1_1_26_axisc_register_slice_HD1027 |         44 |         44 |       0 |    0 |     77 |      0 |      0 |    0 |          0 |
|       genblk1[1].inst_rdma_data_rd_nc                                                                                                                 |                                                                 axis_register_slice_rdma_data_512_HD1128 |        585 |        585 |       0 |    0 |   1160 |      0 |      0 |    0 |          0 |
|         inst                                                                                                                                          |                 axis_register_slice_rdma_data_512_axis_register_slice_v1_1_26_axis_register_slice_HD1129 |        585 |        585 |       0 |    0 |   1160 |      0 |      0 |    0 |          0 |
|           (inst)                                                                                                                                      |                 axis_register_slice_rdma_data_512_axis_register_slice_v1_1_26_axis_register_slice_HD1129 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|           axisc_register_slice_0                                                                                                                      |                axis_register_slice_rdma_data_512_axis_register_slice_v1_1_26_axisc_register_slice_HD1130 |        584 |        584 |       0 |    0 |   1159 |      0 |      0 |    0 |          0 |
|       genblk1[1].inst_rdma_data_wr_nc                                                                                                                 |                                                                 axis_register_slice_rdma_data_512_HD1131 |        584 |        584 |       0 |    0 |   1158 |      0 |      0 |    0 |          0 |
|         inst                                                                                                                                          |                 axis_register_slice_rdma_data_512_axis_register_slice_v1_1_26_axis_register_slice_HD1132 |        584 |        584 |       0 |    0 |   1158 |      0 |      0 |    0 |          0 |
|           (inst)                                                                                                                                      |                 axis_register_slice_rdma_data_512_axis_register_slice_v1_1_26_axis_register_slice_HD1132 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|           axisc_register_slice_0                                                                                                                      |                axis_register_slice_rdma_data_512_axis_register_slice_v1_1_26_axisc_register_slice_HD1133 |        583 |        583 |       0 |    0 |   1157 |      0 |      0 |    0 |          0 |
|       genblk1[1].inst_rdma_req_rd_nc                                                                                                                  |                                                                        axis_register_slice_rdma_96_HD175 |         39 |         39 |       0 |    0 |     66 |      0 |      0 |    0 |          0 |
|         inst                                                                                                                                          |                        axis_register_slice_rdma_96_axis_register_slice_v1_1_26_axis_register_slice_HD176 |         39 |         39 |       0 |    0 |     66 |      0 |      0 |    0 |          0 |
|           (inst)                                                                                                                                      |                        axis_register_slice_rdma_96_axis_register_slice_v1_1_26_axis_register_slice_HD176 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|           axisc_register_slice_0                                                                                                                      |                       axis_register_slice_rdma_96_axis_register_slice_v1_1_26_axisc_register_slice_HD177 |         38 |         38 |       0 |    0 |     65 |      0 |      0 |    0 |          0 |
|       genblk1[1].inst_rdma_req_wr_nc                                                                                                                  |                                                                        axis_register_slice_rdma_96_HD178 |         45 |         45 |       0 |    0 |     78 |      0 |      0 |    0 |          0 |
|         inst                                                                                                                                          |                        axis_register_slice_rdma_96_axis_register_slice_v1_1_26_axis_register_slice_HD179 |         45 |         45 |       0 |    0 |     78 |      0 |      0 |    0 |          0 |
|           (inst)                                                                                                                                      |                        axis_register_slice_rdma_96_axis_register_slice_v1_1_26_axis_register_slice_HD179 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|           axisc_register_slice_0                                                                                                                      |                       axis_register_slice_rdma_96_axis_register_slice_v1_1_26_axisc_register_slice_HD180 |         44 |         44 |       0 |    0 |     77 |      0 |      0 |    0 |          0 |
|       genblk1[1].inst_rdma_sq_nc                                                                                                                      |                                                                      axis_register_slice_rdma_256_HD1209 |        222 |        222 |       0 |    0 |    434 |      0 |      0 |    0 |          0 |
|         inst                                                                                                                                          |                      axis_register_slice_rdma_256_axis_register_slice_v1_1_26_axis_register_slice_HD1210 |        222 |        222 |       0 |    0 |    434 |      0 |      0 |    0 |          0 |
|           (inst)                                                                                                                                      |                      axis_register_slice_rdma_256_axis_register_slice_v1_1_26_axis_register_slice_HD1210 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|           axisc_register_slice_0                                                                                                                      |                     axis_register_slice_rdma_256_axis_register_slice_v1_1_26_axisc_register_slice_HD1211 |        221 |        221 |       0 |    0 |    433 |      0 |      0 |    0 |          0 |
|       genblk1[2].inst_rdma_acks_nc                                                                                                                    |                                                                       axis_register_slice_rdma_40_HD1028 |         45 |         45 |       0 |    0 |     78 |      0 |      0 |    0 |          0 |
|         inst                                                                                                                                          |                       axis_register_slice_rdma_40_axis_register_slice_v1_1_26_axis_register_slice_HD1029 |         45 |         45 |       0 |    0 |     78 |      0 |      0 |    0 |          0 |
|           (inst)                                                                                                                                      |                       axis_register_slice_rdma_40_axis_register_slice_v1_1_26_axis_register_slice_HD1029 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|           axisc_register_slice_0                                                                                                                      |                      axis_register_slice_rdma_40_axis_register_slice_v1_1_26_axisc_register_slice_HD1030 |         44 |         44 |       0 |    0 |     77 |      0 |      0 |    0 |          0 |
|       genblk1[2].inst_rdma_data_rd_nc                                                                                                                 |                                                                 axis_register_slice_rdma_data_512_HD1134 |        586 |        586 |       0 |    0 |   1160 |      0 |      0 |    0 |          0 |
|         inst                                                                                                                                          |                 axis_register_slice_rdma_data_512_axis_register_slice_v1_1_26_axis_register_slice_HD1135 |        586 |        586 |       0 |    0 |   1160 |      0 |      0 |    0 |          0 |
|           (inst)                                                                                                                                      |                 axis_register_slice_rdma_data_512_axis_register_slice_v1_1_26_axis_register_slice_HD1135 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|           axisc_register_slice_0                                                                                                                      |                axis_register_slice_rdma_data_512_axis_register_slice_v1_1_26_axisc_register_slice_HD1136 |        585 |        585 |       0 |    0 |   1159 |      0 |      0 |    0 |          0 |
|       genblk1[2].inst_rdma_data_wr_nc                                                                                                                 |                                                                 axis_register_slice_rdma_data_512_HD1137 |        584 |        584 |       0 |    0 |   1158 |      0 |      0 |    0 |          0 |
|         inst                                                                                                                                          |                 axis_register_slice_rdma_data_512_axis_register_slice_v1_1_26_axis_register_slice_HD1138 |        584 |        584 |       0 |    0 |   1158 |      0 |      0 |    0 |          0 |
|           (inst)                                                                                                                                      |                 axis_register_slice_rdma_data_512_axis_register_slice_v1_1_26_axis_register_slice_HD1138 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|           axisc_register_slice_0                                                                                                                      |                axis_register_slice_rdma_data_512_axis_register_slice_v1_1_26_axisc_register_slice_HD1139 |        583 |        583 |       0 |    0 |   1157 |      0 |      0 |    0 |          0 |
|       genblk1[2].inst_rdma_req_rd_nc                                                                                                                  |                                                                        axis_register_slice_rdma_96_HD181 |         38 |         38 |       0 |    0 |     66 |      0 |      0 |    0 |          0 |
|         inst                                                                                                                                          |                        axis_register_slice_rdma_96_axis_register_slice_v1_1_26_axis_register_slice_HD182 |         38 |         38 |       0 |    0 |     66 |      0 |      0 |    0 |          0 |
|           (inst)                                                                                                                                      |                        axis_register_slice_rdma_96_axis_register_slice_v1_1_26_axis_register_slice_HD182 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|           axisc_register_slice_0                                                                                                                      |                       axis_register_slice_rdma_96_axis_register_slice_v1_1_26_axisc_register_slice_HD183 |         37 |         37 |       0 |    0 |     65 |      0 |      0 |    0 |          0 |
|       genblk1[2].inst_rdma_req_wr_nc                                                                                                                  |                                                                        axis_register_slice_rdma_96_HD184 |         44 |         44 |       0 |    0 |     78 |      0 |      0 |    0 |          0 |
|         inst                                                                                                                                          |                        axis_register_slice_rdma_96_axis_register_slice_v1_1_26_axis_register_slice_HD185 |         44 |         44 |       0 |    0 |     78 |      0 |      0 |    0 |          0 |
|           (inst)                                                                                                                                      |                        axis_register_slice_rdma_96_axis_register_slice_v1_1_26_axis_register_slice_HD185 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|           axisc_register_slice_0                                                                                                                      |                       axis_register_slice_rdma_96_axis_register_slice_v1_1_26_axisc_register_slice_HD186 |         43 |         43 |       0 |    0 |     77 |      0 |      0 |    0 |          0 |
|       genblk1[2].inst_rdma_sq_nc                                                                                                                      |                                                                      axis_register_slice_rdma_256_HD1212 |        222 |        222 |       0 |    0 |    434 |      0 |      0 |    0 |          0 |
|         inst                                                                                                                                          |                      axis_register_slice_rdma_256_axis_register_slice_v1_1_26_axis_register_slice_HD1213 |        222 |        222 |       0 |    0 |    434 |      0 |      0 |    0 |          0 |
|           (inst)                                                                                                                                      |                      axis_register_slice_rdma_256_axis_register_slice_v1_1_26_axis_register_slice_HD1213 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|           axisc_register_slice_0                                                                                                                      |                     axis_register_slice_rdma_256_axis_register_slice_v1_1_26_axisc_register_slice_HD1214 |        221 |        221 |       0 |    0 |    433 |      0 |      0 |    0 |          0 |
|       genblk1[3].inst_rdma_acks_nc                                                                                                                    |                                                                       axis_register_slice_rdma_40_HD1031 |         45 |         45 |       0 |    0 |     78 |      0 |      0 |    0 |          0 |
|         inst                                                                                                                                          |                       axis_register_slice_rdma_40_axis_register_slice_v1_1_26_axis_register_slice_HD1032 |         45 |         45 |       0 |    0 |     78 |      0 |      0 |    0 |          0 |
|           (inst)                                                                                                                                      |                       axis_register_slice_rdma_40_axis_register_slice_v1_1_26_axis_register_slice_HD1032 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|           axisc_register_slice_0                                                                                                                      |                      axis_register_slice_rdma_40_axis_register_slice_v1_1_26_axisc_register_slice_HD1033 |         44 |         44 |       0 |    0 |     77 |      0 |      0 |    0 |          0 |
|       genblk1[3].inst_rdma_data_rd_nc                                                                                                                 |                                                                 axis_register_slice_rdma_data_512_HD1140 |        585 |        585 |       0 |    0 |   1160 |      0 |      0 |    0 |          0 |
|         inst                                                                                                                                          |                 axis_register_slice_rdma_data_512_axis_register_slice_v1_1_26_axis_register_slice_HD1141 |        585 |        585 |       0 |    0 |   1160 |      0 |      0 |    0 |          0 |
|           (inst)                                                                                                                                      |                 axis_register_slice_rdma_data_512_axis_register_slice_v1_1_26_axis_register_slice_HD1141 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|           axisc_register_slice_0                                                                                                                      |                axis_register_slice_rdma_data_512_axis_register_slice_v1_1_26_axisc_register_slice_HD1142 |        584 |        584 |       0 |    0 |   1159 |      0 |      0 |    0 |          0 |
|       genblk1[3].inst_rdma_data_wr_nc                                                                                                                 |                                                                 axis_register_slice_rdma_data_512_HD1143 |        585 |        585 |       0 |    0 |   1158 |      0 |      0 |    0 |          0 |
|         inst                                                                                                                                          |                 axis_register_slice_rdma_data_512_axis_register_slice_v1_1_26_axis_register_slice_HD1144 |        585 |        585 |       0 |    0 |   1158 |      0 |      0 |    0 |          0 |
|           (inst)                                                                                                                                      |                 axis_register_slice_rdma_data_512_axis_register_slice_v1_1_26_axis_register_slice_HD1144 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|           axisc_register_slice_0                                                                                                                      |                axis_register_slice_rdma_data_512_axis_register_slice_v1_1_26_axisc_register_slice_HD1145 |        584 |        584 |       0 |    0 |   1157 |      0 |      0 |    0 |          0 |
|       genblk1[3].inst_rdma_req_rd_nc                                                                                                                  |                                                                        axis_register_slice_rdma_96_HD187 |         39 |         39 |       0 |    0 |     66 |      0 |      0 |    0 |          0 |
|         inst                                                                                                                                          |                        axis_register_slice_rdma_96_axis_register_slice_v1_1_26_axis_register_slice_HD188 |         39 |         39 |       0 |    0 |     66 |      0 |      0 |    0 |          0 |
|           (inst)                                                                                                                                      |                        axis_register_slice_rdma_96_axis_register_slice_v1_1_26_axis_register_slice_HD188 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|           axisc_register_slice_0                                                                                                                      |                       axis_register_slice_rdma_96_axis_register_slice_v1_1_26_axisc_register_slice_HD189 |         38 |         38 |       0 |    0 |     65 |      0 |      0 |    0 |          0 |
|       genblk1[3].inst_rdma_req_wr_nc                                                                                                                  |                                                                        axis_register_slice_rdma_96_HD190 |         45 |         45 |       0 |    0 |     78 |      0 |      0 |    0 |          0 |
|         inst                                                                                                                                          |                        axis_register_slice_rdma_96_axis_register_slice_v1_1_26_axis_register_slice_HD191 |         45 |         45 |       0 |    0 |     78 |      0 |      0 |    0 |          0 |
|           (inst)                                                                                                                                      |                        axis_register_slice_rdma_96_axis_register_slice_v1_1_26_axis_register_slice_HD191 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|           axisc_register_slice_0                                                                                                                      |                       axis_register_slice_rdma_96_axis_register_slice_v1_1_26_axisc_register_slice_HD192 |         44 |         44 |       0 |    0 |     77 |      0 |      0 |    0 |          0 |
|       genblk1[3].inst_rdma_sq_nc                                                                                                                      |                                                                      axis_register_slice_rdma_256_HD1215 |        222 |        222 |       0 |    0 |    434 |      0 |      0 |    0 |          0 |
|         inst                                                                                                                                          |                      axis_register_slice_rdma_256_axis_register_slice_v1_1_26_axis_register_slice_HD1216 |        222 |        222 |       0 |    0 |    434 |      0 |      0 |    0 |          0 |
|           (inst)                                                                                                                                      |                      axis_register_slice_rdma_256_axis_register_slice_v1_1_26_axis_register_slice_HD1216 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|           axisc_register_slice_0                                                                                                                      |                     axis_register_slice_rdma_256_axis_register_slice_v1_1_26_axisc_register_slice_HD1217 |        221 |        221 |       0 |    0 |    433 |      0 |      0 |    0 |          0 |
|   inst_network_top_1                                                                                                                                  |                                                                              network_top__parameterized0 |      85712 |      77782 |    7060 |  870 | 211909 |     91 |     31 |    0 |          0 |
|     inst_early_ccross                                                                                                                                 |                                                                                     network_ccross_early |       7228 |       7228 |       0 |    0 |  14257 |     16 |      2 |    0 |          0 |
|       (inst_early_ccross)                                                                                                                             |                                                                                     network_ccross_early |          1 |          1 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|       inst_1                                                                                                                                          |                                                                           axis_reg_array__parameterized3 |       1754 |       1754 |       0 |    0 |   3480 |      0 |      0 |    0 |          0 |
|         genblk1[0].inst_reg                                                                                                                           |                                                                                     axis_reg__xdcDup__55 |        585 |        585 |       0 |    0 |   1160 |      0 |      0 |    0 |          0 |
|           inst_reg_slice                                                                                                                              |                                                                            axis_register_slice_512_HD830 |        585 |        585 |       0 |    0 |   1160 |      0 |      0 |    0 |          0 |
|             inst                                                                                                                                      |                            axis_register_slice_512_axis_register_slice_v1_1_26_axis_register_slice_HD831 |        585 |        585 |       0 |    0 |   1160 |      0 |      0 |    0 |          0 |
|               (inst)                                                                                                                                  |                            axis_register_slice_512_axis_register_slice_v1_1_26_axis_register_slice_HD831 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|               axisc_register_slice_0                                                                                                                  |                           axis_register_slice_512_axis_register_slice_v1_1_26_axisc_register_slice_HD832 |        584 |        584 |       0 |    0 |   1159 |      0 |      0 |    0 |          0 |
|         genblk1[1].inst_reg                                                                                                                           |                                                                                     axis_reg__xdcDup__56 |        585 |        585 |       0 |    0 |   1160 |      0 |      0 |    0 |          0 |
|           inst_reg_slice                                                                                                                              |                                                                            axis_register_slice_512_HD833 |        585 |        585 |       0 |    0 |   1160 |      0 |      0 |    0 |          0 |
|             inst                                                                                                                                      |                            axis_register_slice_512_axis_register_slice_v1_1_26_axis_register_slice_HD834 |        585 |        585 |       0 |    0 |   1160 |      0 |      0 |    0 |          0 |
|               (inst)                                                                                                                                  |                            axis_register_slice_512_axis_register_slice_v1_1_26_axis_register_slice_HD834 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|               axisc_register_slice_0                                                                                                                  |                           axis_register_slice_512_axis_register_slice_v1_1_26_axisc_register_slice_HD835 |        584 |        584 |       0 |    0 |   1159 |      0 |      0 |    0 |          0 |
|         genblk1[2].inst_reg                                                                                                                           |                                                                                     axis_reg__xdcDup__57 |        585 |        585 |       0 |    0 |   1160 |      0 |      0 |    0 |          0 |
|           inst_reg_slice                                                                                                                              |                                                                            axis_register_slice_512_HD836 |        585 |        585 |       0 |    0 |   1160 |      0 |      0 |    0 |          0 |
|             inst                                                                                                                                      |                            axis_register_slice_512_axis_register_slice_v1_1_26_axis_register_slice_HD837 |        585 |        585 |       0 |    0 |   1160 |      0 |      0 |    0 |          0 |
|               (inst)                                                                                                                                  |                            axis_register_slice_512_axis_register_slice_v1_1_26_axis_register_slice_HD837 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|               axisc_register_slice_0                                                                                                                  |                           axis_register_slice_512_axis_register_slice_v1_1_26_axisc_register_slice_HD838 |        584 |        584 |       0 |    0 |   1159 |      0 |      0 |    0 |          0 |
|       inst_2                                                                                                                                          |                                                                           axis_reg_array__parameterized4 |       1755 |       1755 |       0 |    0 |   3480 |      0 |      0 |    0 |          0 |
|         genblk1[0].inst_reg                                                                                                                           |                                                                                     axis_reg__xdcDup__58 |        585 |        585 |       0 |    0 |   1160 |      0 |      0 |    0 |          0 |
|           inst_reg_slice                                                                                                                              |                                                                            axis_register_slice_512_HD839 |        585 |        585 |       0 |    0 |   1160 |      0 |      0 |    0 |          0 |
|             inst                                                                                                                                      |                            axis_register_slice_512_axis_register_slice_v1_1_26_axis_register_slice_HD840 |        585 |        585 |       0 |    0 |   1160 |      0 |      0 |    0 |          0 |
|               (inst)                                                                                                                                  |                            axis_register_slice_512_axis_register_slice_v1_1_26_axis_register_slice_HD840 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|               axisc_register_slice_0                                                                                                                  |                           axis_register_slice_512_axis_register_slice_v1_1_26_axisc_register_slice_HD841 |        584 |        584 |       0 |    0 |   1159 |      0 |      0 |    0 |          0 |
|         genblk1[1].inst_reg                                                                                                                           |                                                                                     axis_reg__xdcDup__59 |        585 |        585 |       0 |    0 |   1160 |      0 |      0 |    0 |          0 |
|           inst_reg_slice                                                                                                                              |                                                                            axis_register_slice_512_HD842 |        585 |        585 |       0 |    0 |   1160 |      0 |      0 |    0 |          0 |
|             inst                                                                                                                                      |                            axis_register_slice_512_axis_register_slice_v1_1_26_axis_register_slice_HD843 |        585 |        585 |       0 |    0 |   1160 |      0 |      0 |    0 |          0 |
|               (inst)                                                                                                                                  |                            axis_register_slice_512_axis_register_slice_v1_1_26_axis_register_slice_HD843 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|               axisc_register_slice_0                                                                                                                  |                           axis_register_slice_512_axis_register_slice_v1_1_26_axisc_register_slice_HD844 |        584 |        584 |       0 |    0 |   1159 |      0 |      0 |    0 |          0 |
|         genblk1[2].inst_reg                                                                                                                           |                                                                                     axis_reg__xdcDup__60 |        585 |        585 |       0 |    0 |   1160 |      0 |      0 |    0 |          0 |
|           inst_reg_slice                                                                                                                              |                                                                            axis_register_slice_512_HD845 |        585 |        585 |       0 |    0 |   1160 |      0 |      0 |    0 |          0 |
|             inst                                                                                                                                      |                            axis_register_slice_512_axis_register_slice_v1_1_26_axis_register_slice_HD846 |        585 |        585 |       0 |    0 |   1160 |      0 |      0 |    0 |          0 |
|               (inst)                                                                                                                                  |                            axis_register_slice_512_axis_register_slice_v1_1_26_axis_register_slice_HD846 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|               axisc_register_slice_0                                                                                                                  |                           axis_register_slice_512_axis_register_slice_v1_1_26_axisc_register_slice_HD847 |        584 |        584 |       0 |    0 |   1159 |      0 |      0 |    0 |          0 |
|       inst_3                                                                                                                                          |                                                                           axis_reg_array__parameterized5 |       1756 |       1756 |       0 |    0 |   3483 |      0 |      0 |    0 |          0 |
|         genblk1[0].inst_reg                                                                                                                           |                                                                                     axis_reg__xdcDup__61 |        585 |        585 |       0 |    0 |   1160 |      0 |      0 |    0 |          0 |
|           inst_reg_slice                                                                                                                              |                                                                            axis_register_slice_512_HD848 |        585 |        585 |       0 |    0 |   1160 |      0 |      0 |    0 |          0 |
|             inst                                                                                                                                      |                            axis_register_slice_512_axis_register_slice_v1_1_26_axis_register_slice_HD849 |        585 |        585 |       0 |    0 |   1160 |      0 |      0 |    0 |          0 |
|               (inst)                                                                                                                                  |                            axis_register_slice_512_axis_register_slice_v1_1_26_axis_register_slice_HD849 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|               axisc_register_slice_0                                                                                                                  |                           axis_register_slice_512_axis_register_slice_v1_1_26_axisc_register_slice_HD850 |        584 |        584 |       0 |    0 |   1159 |      0 |      0 |    0 |          0 |
|         genblk1[1].inst_reg                                                                                                                           |                                                                                     axis_reg__xdcDup__62 |        585 |        585 |       0 |    0 |   1161 |      0 |      0 |    0 |          0 |
|           inst_reg_slice                                                                                                                              |                                                                            axis_register_slice_512_HD851 |        585 |        585 |       0 |    0 |   1161 |      0 |      0 |    0 |          0 |
|             inst                                                                                                                                      |                            axis_register_slice_512_axis_register_slice_v1_1_26_axis_register_slice_HD852 |        585 |        585 |       0 |    0 |   1161 |      0 |      0 |    0 |          0 |
|               (inst)                                                                                                                                  |                            axis_register_slice_512_axis_register_slice_v1_1_26_axis_register_slice_HD852 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|               axisc_register_slice_0                                                                                                                  |                           axis_register_slice_512_axis_register_slice_v1_1_26_axisc_register_slice_HD853 |        584 |        584 |       0 |    0 |   1160 |      0 |      0 |    0 |          0 |
|         genblk1[2].inst_reg                                                                                                                           |                                                                                     axis_reg__xdcDup__63 |        586 |        586 |       0 |    0 |   1162 |      0 |      0 |    0 |          0 |
|           inst_reg_slice                                                                                                                              |                                                                            axis_register_slice_512_HD854 |        586 |        586 |       0 |    0 |   1162 |      0 |      0 |    0 |          0 |
|             inst                                                                                                                                      |                            axis_register_slice_512_axis_register_slice_v1_1_26_axis_register_slice_HD855 |        586 |        586 |       0 |    0 |   1162 |      0 |      0 |    0 |          0 |
|               (inst)                                                                                                                                  |                            axis_register_slice_512_axis_register_slice_v1_1_26_axis_register_slice_HD855 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|               axisc_register_slice_0                                                                                                                  |                           axis_register_slice_512_axis_register_slice_v1_1_26_axisc_register_slice_HD856 |        585 |        585 |       0 |    0 |   1161 |      0 |      0 |    0 |          0 |
|       inst_4                                                                                                                                          |                                                                           axis_reg_array__parameterized6 |       1756 |       1756 |       0 |    0 |   3483 |      0 |      0 |    0 |          0 |
|         genblk1[0].inst_reg                                                                                                                           |                                                                                     axis_reg__xdcDup__64 |        585 |        585 |       0 |    0 |   1161 |      0 |      0 |    0 |          0 |
|           inst_reg_slice                                                                                                                              |                                                                            axis_register_slice_512_HD857 |        585 |        585 |       0 |    0 |   1161 |      0 |      0 |    0 |          0 |
|             inst                                                                                                                                      |                            axis_register_slice_512_axis_register_slice_v1_1_26_axis_register_slice_HD858 |        585 |        585 |       0 |    0 |   1161 |      0 |      0 |    0 |          0 |
|               (inst)                                                                                                                                  |                            axis_register_slice_512_axis_register_slice_v1_1_26_axis_register_slice_HD858 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|               axisc_register_slice_0                                                                                                                  |                           axis_register_slice_512_axis_register_slice_v1_1_26_axisc_register_slice_HD859 |        584 |        584 |       0 |    0 |   1160 |      0 |      0 |    0 |          0 |
|         genblk1[1].inst_reg                                                                                                                           |                                                                                     axis_reg__xdcDup__65 |        586 |        586 |       0 |    0 |   1162 |      0 |      0 |    0 |          0 |
|           inst_reg_slice                                                                                                                              |                                                                            axis_register_slice_512_HD860 |        586 |        586 |       0 |    0 |   1162 |      0 |      0 |    0 |          0 |
|             inst                                                                                                                                      |                            axis_register_slice_512_axis_register_slice_v1_1_26_axis_register_slice_HD861 |        586 |        586 |       0 |    0 |   1162 |      0 |      0 |    0 |          0 |
|               (inst)                                                                                                                                  |                            axis_register_slice_512_axis_register_slice_v1_1_26_axis_register_slice_HD861 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|               axisc_register_slice_0                                                                                                                  |                           axis_register_slice_512_axis_register_slice_v1_1_26_axisc_register_slice_HD862 |        585 |        585 |       0 |    0 |   1161 |      0 |      0 |    0 |          0 |
|         genblk1[2].inst_reg                                                                                                                           |                                                                                     axis_reg__xdcDup__66 |        586 |        586 |       0 |    0 |   1160 |      0 |      0 |    0 |          0 |
|           (genblk1[2].inst_reg)                                                                                                                       |                                                                                     axis_reg__xdcDup__66 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|           inst_reg_slice                                                                                                                              |                                                                            axis_register_slice_512_HD863 |        585 |        585 |       0 |    0 |   1160 |      0 |      0 |    0 |          0 |
|             inst                                                                                                                                      |                            axis_register_slice_512_axis_register_slice_v1_1_26_axis_register_slice_HD864 |        585 |        585 |       0 |    0 |   1160 |      0 |      0 |    0 |          0 |
|               (inst)                                                                                                                                  |                            axis_register_slice_512_axis_register_slice_v1_1_26_axis_register_slice_HD864 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|               axisc_register_slice_0                                                                                                                  |                           axis_register_slice_512_axis_register_slice_v1_1_26_axisc_register_slice_HD865 |        584 |        584 |       0 |    0 |   1159 |      0 |      0 |    0 |          0 |
|       inst_cross_nr_ns                                                                                                                                |                                                               axis_data_fifo_net_ccross_early_512_HD1700 |        103 |        103 |       0 |    0 |    165 |      8 |      1 |    0 |          0 |
|         inst                                                                                                                                          |                                     axis_data_fifo_net_ccross_early_512_axis_data_fifo_v2_0_8_top_HD1701 |        103 |        103 |       0 |    0 |    165 |      8 |      1 |    0 |          0 |
|           gen_fifo.xpm_fifo_axis_inst                                                                                                                 |                                                 axis_data_fifo_net_ccross_early_512_xpm_fifo_axis_HD1702 |        103 |        103 |       0 |    0 |    165 |      8 |      1 |    0 |          0 |
|             (gen_fifo.xpm_fifo_axis_inst)                                                                                                             |                                                 axis_data_fifo_net_ccross_early_512_xpm_fifo_axis_HD1702 |          2 |          2 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|             gaxis_rst_sync.xpm_cdc_sync_rst_inst                                                                                                      |                                           axis_data_fifo_net_ccross_early_512_xpm_cdc_sync_rst__3_HD1703 |          0 |          0 |       0 |    0 |      3 |      0 |      0 |    0 |          0 |
|             xpm_fifo_base_inst                                                                                                                        |                                                 axis_data_fifo_net_ccross_early_512_xpm_fifo_base_HD1704 |        101 |        101 |       0 |    0 |    162 |      8 |      1 |    0 |          0 |
|               (xpm_fifo_base_inst)                                                                                                                    |                                                 axis_data_fifo_net_ccross_early_512_xpm_fifo_base_HD1704 |          3 |          3 |       0 |    0 |      7 |      0 |      0 |    0 |          0 |
|               gen_cdc_pntr.rd_pntr_cdc_inst                                                                                                           |                                                  axis_data_fifo_net_ccross_early_512_xpm_cdc_gray_HD1706 |         11 |         11 |       0 |    0 |     36 |      0 |      0 |    0 |          0 |
|               gen_cdc_pntr.rpw_gray_reg                                                                                                               |                                              axis_data_fifo_net_ccross_early_512_xpm_fifo_reg_vec_HD1707 |          9 |          9 |       0 |    0 |      9 |      0 |      0 |    0 |          0 |
|               gen_cdc_pntr.wpr_gray_reg                                                                                                               |                                            axis_data_fifo_net_ccross_early_512_xpm_fifo_reg_vec_0_HD1708 |          8 |          8 |       0 |    0 |      9 |      0 |      0 |    0 |          0 |
|               gen_cdc_pntr.wr_pntr_cdc_inst                                                                                                           |                                               axis_data_fifo_net_ccross_early_512_xpm_cdc_gray__2_HD1710 |         10 |         10 |       0 |    0 |     36 |      0 |      0 |    0 |          0 |
|               gen_sdpram.xpm_memory_base_inst                                                                                                         |                                               axis_data_fifo_net_ccross_early_512_xpm_memory_base_HD1712 |          5 |          5 |       0 |    0 |      0 |      8 |      1 |    0 |          0 |
|               rdp_inst                                                                                                                                |                              axis_data_fifo_net_ccross_early_512_xpm_counter_updn__parameterized0_HD1713 |          9 |          9 |       0 |    0 |      9 |      0 |      0 |    0 |          0 |
|               rdpp1_inst                                                                                                                              |                              axis_data_fifo_net_ccross_early_512_xpm_counter_updn__parameterized1_HD1714 |          8 |          8 |       0 |    0 |      9 |      0 |      0 |    0 |          0 |
|               rst_d1_inst                                                                                                                             |                                              axis_data_fifo_net_ccross_early_512_xpm_fifo_reg_bit_HD1715 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|               wrp_inst                                                                                                                                |                            axis_data_fifo_net_ccross_early_512_xpm_counter_updn__parameterized0_1_HD1716 |          8 |          8 |       0 |    0 |      9 |      0 |      0 |    0 |          0 |
|               wrpp1_inst                                                                                                                              |                            axis_data_fifo_net_ccross_early_512_xpm_counter_updn__parameterized1_2_HD1717 |          8 |          8 |       0 |    0 |      9 |      0 |      0 |    0 |          0 |
|               wrpp2_inst                                                                                                                              |                              axis_data_fifo_net_ccross_early_512_xpm_counter_updn__parameterized2_HD1718 |          8 |          8 |       0 |    0 |      9 |      0 |      0 |    0 |          0 |
|               xpm_fifo_rst_inst                                                                                                                       |                                                  axis_data_fifo_net_ccross_early_512_xpm_fifo_rst_HD1719 |         15 |         15 |       0 |    0 |     19 |      0 |      0 |    0 |          0 |
|                 (xpm_fifo_rst_inst)                                                                                                                   |                                                  axis_data_fifo_net_ccross_early_512_xpm_fifo_rst_HD1719 |         15 |         15 |       0 |    0 |     13 |      0 |      0 |    0 |          0 |
|                 gen_rst_ic.rrst_wr_inst                                                                                                               |                                              axis_data_fifo_net_ccross_early_512_xpm_cdc_sync_rst_HD1720 |          0 |          0 |       0 |    0 |      3 |      0 |      0 |    0 |          0 |
|                 gen_rst_ic.wrst_rd_inst                                                                                                               |                                           axis_data_fifo_net_ccross_early_512_xpm_cdc_sync_rst__4_HD1721 |          0 |          0 |       0 |    0 |      3 |      0 |      0 |    0 |          0 |
|       inst_cross_ns_nr                                                                                                                                |                                                               axis_data_fifo_net_ccross_early_512_HD1722 |        105 |        105 |       0 |    0 |    165 |      8 |      1 |    0 |          0 |
|         inst                                                                                                                                          |                                     axis_data_fifo_net_ccross_early_512_axis_data_fifo_v2_0_8_top_HD1723 |        105 |        105 |       0 |    0 |    165 |      8 |      1 |    0 |          0 |
|           gen_fifo.xpm_fifo_axis_inst                                                                                                                 |                                                 axis_data_fifo_net_ccross_early_512_xpm_fifo_axis_HD1724 |        105 |        105 |       0 |    0 |    165 |      8 |      1 |    0 |          0 |
|             (gen_fifo.xpm_fifo_axis_inst)                                                                                                             |                                                 axis_data_fifo_net_ccross_early_512_xpm_fifo_axis_HD1724 |          2 |          2 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|             gaxis_rst_sync.xpm_cdc_sync_rst_inst                                                                                                      |                                           axis_data_fifo_net_ccross_early_512_xpm_cdc_sync_rst__3_HD1725 |          0 |          0 |       0 |    0 |      3 |      0 |      0 |    0 |          0 |
|             xpm_fifo_base_inst                                                                                                                        |                                                 axis_data_fifo_net_ccross_early_512_xpm_fifo_base_HD1726 |        103 |        103 |       0 |    0 |    162 |      8 |      1 |    0 |          0 |
|               (xpm_fifo_base_inst)                                                                                                                    |                                                 axis_data_fifo_net_ccross_early_512_xpm_fifo_base_HD1726 |          3 |          3 |       0 |    0 |      7 |      0 |      0 |    0 |          0 |
|               gen_cdc_pntr.rd_pntr_cdc_inst                                                                                                           |                                                  axis_data_fifo_net_ccross_early_512_xpm_cdc_gray_HD1728 |         11 |         11 |       0 |    0 |     36 |      0 |      0 |    0 |          0 |
|               gen_cdc_pntr.rpw_gray_reg                                                                                                               |                                              axis_data_fifo_net_ccross_early_512_xpm_fifo_reg_vec_HD1729 |          9 |          9 |       0 |    0 |      9 |      0 |      0 |    0 |          0 |
|               gen_cdc_pntr.wpr_gray_reg                                                                                                               |                                            axis_data_fifo_net_ccross_early_512_xpm_fifo_reg_vec_0_HD1730 |          8 |          8 |       0 |    0 |      9 |      0 |      0 |    0 |          0 |
|               gen_cdc_pntr.wr_pntr_cdc_inst                                                                                                           |                                               axis_data_fifo_net_ccross_early_512_xpm_cdc_gray__2_HD1732 |         11 |         11 |       0 |    0 |     36 |      0 |      0 |    0 |          0 |
|               gen_sdpram.xpm_memory_base_inst                                                                                                         |                                               axis_data_fifo_net_ccross_early_512_xpm_memory_base_HD1734 |          5 |          5 |       0 |    0 |      0 |      8 |      1 |    0 |          0 |
|               rdp_inst                                                                                                                                |                              axis_data_fifo_net_ccross_early_512_xpm_counter_updn__parameterized0_HD1735 |          9 |          9 |       0 |    0 |      9 |      0 |      0 |    0 |          0 |
|               rdpp1_inst                                                                                                                              |                              axis_data_fifo_net_ccross_early_512_xpm_counter_updn__parameterized1_HD1736 |          9 |          9 |       0 |    0 |      9 |      0 |      0 |    0 |          0 |
|               rst_d1_inst                                                                                                                             |                                              axis_data_fifo_net_ccross_early_512_xpm_fifo_reg_bit_HD1737 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|               wrp_inst                                                                                                                                |                            axis_data_fifo_net_ccross_early_512_xpm_counter_updn__parameterized0_1_HD1738 |          8 |          8 |       0 |    0 |      9 |      0 |      0 |    0 |          0 |
|               wrpp1_inst                                                                                                                              |                            axis_data_fifo_net_ccross_early_512_xpm_counter_updn__parameterized1_2_HD1739 |          8 |          8 |       0 |    0 |      9 |      0 |      0 |    0 |          0 |
|               wrpp2_inst                                                                                                                              |                              axis_data_fifo_net_ccross_early_512_xpm_counter_updn__parameterized2_HD1740 |          8 |          8 |       0 |    0 |      9 |      0 |      0 |    0 |          0 |
|               xpm_fifo_rst_inst                                                                                                                       |                                                  axis_data_fifo_net_ccross_early_512_xpm_fifo_rst_HD1741 |         15 |         15 |       0 |    0 |     19 |      0 |      0 |    0 |          0 |
|                 (xpm_fifo_rst_inst)                                                                                                                   |                                                  axis_data_fifo_net_ccross_early_512_xpm_fifo_rst_HD1741 |         15 |         15 |       0 |    0 |     13 |      0 |      0 |    0 |          0 |
|                 gen_rst_ic.rrst_wr_inst                                                                                                               |                                              axis_data_fifo_net_ccross_early_512_xpm_cdc_sync_rst_HD1742 |          0 |          0 |       0 |    0 |      3 |      0 |      0 |    0 |          0 |
|                 gen_rst_ic.wrst_rd_inst                                                                                                               |                                           axis_data_fifo_net_ccross_early_512_xpm_cdc_sync_rst__4_HD1743 |          0 |          0 |       0 |    0 |      3 |      0 |      0 |    0 |          0 |
|     inst_network_ccross_late                                                                                                                          |                                                                                      network_ccross_late |        632 |        292 |     340 |    0 |   1742 |      0 |      0 |    0 |          0 |
|       (inst_network_ccross_late)                                                                                                                      |                                                                                      network_ccross_late |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|       inst_ccross_qp_interface                                                                                                                        |                                                                      axis_clock_converter_net_512_HD1745 |        330 |         58 |     272 |    0 |   1046 |      0 |      0 |    0 |          0 |
|         inst                                                                                                                                          |                    axis_clock_converter_net_512_axis_clock_converter_v1_1_27_axis_clock_converter_HD1746 |        330 |         58 |     272 |    0 |   1046 |      0 |      0 |    0 |          0 |
|           gen_async_conv.axisc_async_clock_converter_0                                                                                                |             axis_clock_converter_net_512_axis_clock_converter_v1_1_27_axisc_async_clock_converter_HD1747 |        330 |         58 |     272 |    0 |   1046 |      0 |      0 |    0 |          0 |
|             (gen_async_conv.axisc_async_clock_converter_0)                                                                                            |             axis_clock_converter_net_512_axis_clock_converter_v1_1_27_axisc_async_clock_converter_HD1747 |          2 |          2 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|             inst_xpm_cdc_sync_rst                                                                                                                     |                                                     axis_clock_converter_net_512_xpm_cdc_sync_rst_HD1748 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|             xpm_fifo_async_inst                                                                                                                       |                                                       axis_clock_converter_net_512_xpm_fifo_async_HD1749 |        328 |         56 |     272 |    0 |   1041 |      0 |      0 |    0 |          0 |
|               gnuram_async_fifo.xpm_fifo_base_inst                                                                                                    |                                                        axis_clock_converter_net_512_xpm_fifo_base_HD1750 |        328 |         56 |     272 |    0 |   1041 |      0 |      0 |    0 |          0 |
|                 (gnuram_async_fifo.xpm_fifo_base_inst)                                                                                                |                                                        axis_clock_converter_net_512_xpm_fifo_base_HD1750 |          2 |          2 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                 gen_cdc_pntr.rd_pntr_cdc_inst                                                                                                         |                                                         axis_clock_converter_net_512_xpm_cdc_gray_HD1752 |          6 |          6 |       0 |    0 |     25 |      0 |      0 |    0 |          0 |
|                 gen_cdc_pntr.rpw_gray_reg                                                                                                             |                                                     axis_clock_converter_net_512_xpm_fifo_reg_vec_HD1753 |          2 |          2 |       0 |    0 |      5 |      0 |      0 |    0 |          0 |
|                 gen_cdc_pntr.wpr_gray_reg                                                                                                             |                                                   axis_clock_converter_net_512_xpm_fifo_reg_vec_0_HD1754 |          3 |          3 |       0 |    0 |      5 |      0 |      0 |    0 |          0 |
|                 gen_cdc_pntr.wr_pntr_cdc_inst                                                                                                         |                                                      axis_clock_converter_net_512_xpm_cdc_gray__2_HD1756 |          6 |          6 |       0 |    0 |     25 |      0 |      0 |    0 |          0 |
|                 gen_sdpram.xpm_memory_base_inst                                                                                                       |                                                      axis_clock_converter_net_512_xpm_memory_base_HD1758 |        272 |          0 |     272 |    0 |    930 |      0 |      0 |    0 |          0 |
|                 rdp_inst                                                                                                                              |                                     axis_clock_converter_net_512_xpm_counter_updn__parameterized0_HD1759 |          5 |          5 |       0 |    0 |      5 |      0 |      0 |    0 |          0 |
|                 rdpp1_inst                                                                                                                            |                                     axis_clock_converter_net_512_xpm_counter_updn__parameterized1_HD1760 |          5 |          5 |       0 |    0 |      5 |      0 |      0 |    0 |          0 |
|                 rst_d1_inst                                                                                                                           |                                                     axis_clock_converter_net_512_xpm_fifo_reg_bit_HD1761 |          2 |          2 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                 wrp_inst                                                                                                                              |                                   axis_clock_converter_net_512_xpm_counter_updn__parameterized0_1_HD1762 |          3 |          3 |       0 |    0 |      5 |      0 |      0 |    0 |          0 |
|                 wrpp1_inst                                                                                                                            |                                   axis_clock_converter_net_512_xpm_counter_updn__parameterized1_2_HD1763 |          4 |          4 |       0 |    0 |      5 |      0 |      0 |    0 |          0 |
|                 wrpp2_inst                                                                                                                            |                                     axis_clock_converter_net_512_xpm_counter_updn__parameterized2_HD1764 |          4 |          4 |       0 |    0 |      5 |      0 |      0 |    0 |          0 |
|                 xpm_fifo_rst_inst                                                                                                                     |                                                         axis_clock_converter_net_512_xpm_fifo_rst_HD1765 |         15 |         15 |       0 |    0 |     21 |      0 |      0 |    0 |          0 |
|                   (xpm_fifo_rst_inst)                                                                                                                 |                                                         axis_clock_converter_net_512_xpm_fifo_rst_HD1765 |         15 |         15 |       0 |    0 |     13 |      0 |      0 |    0 |          0 |
|                   gen_rst_ic.rrst_wr_inst                                                                                                             |                                     axis_clock_converter_net_512_xpm_cdc_sync_rst__parameterized0_HD1766 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                   gen_rst_ic.wrst_rd_inst                                                                                                             |                                  axis_clock_converter_net_512_xpm_cdc_sync_rst__parameterized0__2_HD1767 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|       inst_cross_arp_reply                                                                                                                            |                                                                       axis_clock_converter_net_56_HD1769 |         59 |         59 |       0 |    0 |    118 |      0 |      0 |    0 |          0 |
|         inst                                                                                                                                          |                     axis_clock_converter_net_56_axis_clock_converter_v1_1_27_axis_clock_converter_HD1770 |         59 |         59 |       0 |    0 |    118 |      0 |      0 |    0 |          0 |
|           gen_async_conv.axisc_async_clock_converter_0                                                                                                |              axis_clock_converter_net_56_axis_clock_converter_v1_1_27_axisc_async_clock_converter_HD1771 |         59 |         59 |       0 |    0 |    118 |      0 |      0 |    0 |          0 |
|             (gen_async_conv.axisc_async_clock_converter_0)                                                                                            |              axis_clock_converter_net_56_axis_clock_converter_v1_1_27_axisc_async_clock_converter_HD1771 |          2 |          2 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|             inst_xpm_cdc_sync_rst                                                                                                                     |                                                      axis_clock_converter_net_56_xpm_cdc_sync_rst_HD1772 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|             xpm_fifo_async_inst                                                                                                                       |                                                        axis_clock_converter_net_56_xpm_fifo_async_HD1773 |         57 |         57 |       0 |    0 |    113 |      0 |      0 |    0 |          0 |
|               gnuram_async_fifo.xpm_fifo_base_inst                                                                                                    |                                                         axis_clock_converter_net_56_xpm_fifo_base_HD1774 |         57 |         57 |       0 |    0 |    113 |      0 |      0 |    0 |          0 |
|                 (gnuram_async_fifo.xpm_fifo_base_inst)                                                                                                |                                                         axis_clock_converter_net_56_xpm_fifo_base_HD1774 |          3 |          3 |       0 |    0 |      6 |      0 |      0 |    0 |          0 |
|                 gen_cdc_pntr.rd_pntr_cdc_inst                                                                                                         |                                                          axis_clock_converter_net_56_xpm_cdc_gray_HD1776 |          6 |          6 |       0 |    0 |     25 |      0 |      0 |    0 |          0 |
|                 gen_cdc_pntr.rpw_gray_reg                                                                                                             |                                                      axis_clock_converter_net_56_xpm_fifo_reg_vec_HD1777 |          2 |          2 |       0 |    0 |      5 |      0 |      0 |    0 |          0 |
|                 gen_cdc_pntr.wpr_gray_reg                                                                                                             |                                                    axis_clock_converter_net_56_xpm_fifo_reg_vec_0_HD1778 |          3 |          3 |       0 |    0 |      5 |      0 |      0 |    0 |          0 |
|                 gen_cdc_pntr.wr_pntr_cdc_inst                                                                                                         |                                                       axis_clock_converter_net_56_xpm_cdc_gray__2_HD1780 |          5 |          5 |       0 |    0 |     25 |      0 |      0 |    0 |          0 |
|                 rdp_inst                                                                                                                              |                                      axis_clock_converter_net_56_xpm_counter_updn__parameterized0_HD1783 |          5 |          5 |       0 |    0 |      5 |      0 |      0 |    0 |          0 |
|                 rdpp1_inst                                                                                                                            |                                      axis_clock_converter_net_56_xpm_counter_updn__parameterized1_HD1784 |          5 |          5 |       0 |    0 |      5 |      0 |      0 |    0 |          0 |
|                 rst_d1_inst                                                                                                                           |                                                      axis_clock_converter_net_56_xpm_fifo_reg_bit_HD1785 |          2 |          2 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                 wrp_inst                                                                                                                              |                                    axis_clock_converter_net_56_xpm_counter_updn__parameterized0_1_HD1786 |          3 |          3 |       0 |    0 |      5 |      0 |      0 |    0 |          0 |
|                 wrpp1_inst                                                                                                                            |                                    axis_clock_converter_net_56_xpm_counter_updn__parameterized1_2_HD1787 |          4 |          4 |       0 |    0 |      5 |      0 |      0 |    0 |          0 |
|                 wrpp2_inst                                                                                                                            |                                      axis_clock_converter_net_56_xpm_counter_updn__parameterized2_HD1788 |          4 |          4 |       0 |    0 |      5 |      0 |      0 |    0 |          0 |
|                 xpm_fifo_rst_inst                                                                                                                     |                                                          axis_clock_converter_net_56_xpm_fifo_rst_HD1789 |         15 |         15 |       0 |    0 |     21 |      0 |      0 |    0 |          0 |
|                   (xpm_fifo_rst_inst)                                                                                                                 |                                                          axis_clock_converter_net_56_xpm_fifo_rst_HD1789 |         15 |         15 |       0 |    0 |     13 |      0 |      0 |    0 |          0 |
|                   gen_rst_ic.rrst_wr_inst                                                                                                             |                                      axis_clock_converter_net_56_xpm_cdc_sync_rst__parameterized0_HD1790 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                   gen_rst_ic.wrst_rd_inst                                                                                                             |                                   axis_clock_converter_net_56_xpm_cdc_sync_rst__parameterized0__2_HD1791 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|       inst_cross_arp_request                                                                                                                          |                                                                       axis_clock_converter_net_32_HD1818 |         79 |         59 |      20 |    0 |    182 |      0 |      0 |    0 |          0 |
|         inst                                                                                                                                          |                     axis_clock_converter_net_32_axis_clock_converter_v1_1_27_axis_clock_converter_HD1819 |         79 |         59 |      20 |    0 |    182 |      0 |      0 |    0 |          0 |
|           gen_async_conv.axisc_async_clock_converter_0                                                                                                |              axis_clock_converter_net_32_axis_clock_converter_v1_1_27_axisc_async_clock_converter_HD1820 |         79 |         59 |      20 |    0 |    182 |      0 |      0 |    0 |          0 |
|             (gen_async_conv.axisc_async_clock_converter_0)                                                                                            |              axis_clock_converter_net_32_axis_clock_converter_v1_1_27_axisc_async_clock_converter_HD1820 |          2 |          2 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|             inst_xpm_cdc_sync_rst                                                                                                                     |                                                      axis_clock_converter_net_32_xpm_cdc_sync_rst_HD1821 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|             xpm_fifo_async_inst                                                                                                                       |                                                        axis_clock_converter_net_32_xpm_fifo_async_HD1822 |         77 |         57 |      20 |    0 |    177 |      0 |      0 |    0 |          0 |
|               gnuram_async_fifo.xpm_fifo_base_inst                                                                                                    |                                                         axis_clock_converter_net_32_xpm_fifo_base_HD1823 |         77 |         57 |      20 |    0 |    177 |      0 |      0 |    0 |          0 |
|                 (gnuram_async_fifo.xpm_fifo_base_inst)                                                                                                |                                                         axis_clock_converter_net_32_xpm_fifo_base_HD1823 |          3 |          3 |       0 |    0 |      6 |      0 |      0 |    0 |          0 |
|                 gen_cdc_pntr.rd_pntr_cdc_inst                                                                                                         |                                                          axis_clock_converter_net_32_xpm_cdc_gray_HD1825 |          6 |          6 |       0 |    0 |     25 |      0 |      0 |    0 |          0 |
|                 gen_cdc_pntr.rpw_gray_reg                                                                                                             |                                                      axis_clock_converter_net_32_xpm_fifo_reg_vec_HD1826 |          2 |          2 |       0 |    0 |      5 |      0 |      0 |    0 |          0 |
|                 gen_cdc_pntr.wpr_gray_reg                                                                                                             |                                                    axis_clock_converter_net_32_xpm_fifo_reg_vec_0_HD1827 |          3 |          3 |       0 |    0 |      5 |      0 |      0 |    0 |          0 |
|                 gen_cdc_pntr.wr_pntr_cdc_inst                                                                                                         |                                                       axis_clock_converter_net_32_xpm_cdc_gray__2_HD1829 |          6 |          6 |       0 |    0 |     25 |      0 |      0 |    0 |          0 |
|                 gen_sdpram.xpm_memory_base_inst                                                                                                       |                                                       axis_clock_converter_net_32_xpm_memory_base_HD1831 |         20 |          0 |      20 |    0 |     64 |      0 |      0 |    0 |          0 |
|                 rdp_inst                                                                                                                              |                                      axis_clock_converter_net_32_xpm_counter_updn__parameterized0_HD1832 |          5 |          5 |       0 |    0 |      5 |      0 |      0 |    0 |          0 |
|                 rdpp1_inst                                                                                                                            |                                      axis_clock_converter_net_32_xpm_counter_updn__parameterized1_HD1833 |          5 |          5 |       0 |    0 |      5 |      0 |      0 |    0 |          0 |
|                 rst_d1_inst                                                                                                                           |                                                      axis_clock_converter_net_32_xpm_fifo_reg_bit_HD1834 |          2 |          2 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                 wrp_inst                                                                                                                              |                                    axis_clock_converter_net_32_xpm_counter_updn__parameterized0_1_HD1835 |          3 |          3 |       0 |    0 |      5 |      0 |      0 |    0 |          0 |
|                 wrpp1_inst                                                                                                                            |                                    axis_clock_converter_net_32_xpm_counter_updn__parameterized1_2_HD1836 |          4 |          4 |       0 |    0 |      5 |      0 |      0 |    0 |          0 |
|                 wrpp2_inst                                                                                                                            |                                      axis_clock_converter_net_32_xpm_counter_updn__parameterized2_HD1837 |          4 |          4 |       0 |    0 |      5 |      0 |      0 |    0 |          0 |
|                 xpm_fifo_rst_inst                                                                                                                     |                                                          axis_clock_converter_net_32_xpm_fifo_rst_HD1838 |         15 |         15 |       0 |    0 |     21 |      0 |      0 |    0 |          0 |
|                   (xpm_fifo_rst_inst)                                                                                                                 |                                                          axis_clock_converter_net_32_xpm_fifo_rst_HD1838 |         15 |         15 |       0 |    0 |     13 |      0 |      0 |    0 |          0 |
|                   gen_rst_ic.rrst_wr_inst                                                                                                             |                                      axis_clock_converter_net_32_xpm_cdc_sync_rst__parameterized0_HD1839 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                   gen_rst_ic.wrst_rd_inst                                                                                                             |                                   axis_clock_converter_net_32_xpm_cdc_sync_rst__parameterized0__2_HD1840 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|       inst_cross_set_ip_addr                                                                                                                          |                                                                       axis_clock_converter_net_32_HD1841 |         79 |         59 |      20 |    0 |    182 |      0 |      0 |    0 |          0 |
|         inst                                                                                                                                          |                     axis_clock_converter_net_32_axis_clock_converter_v1_1_27_axis_clock_converter_HD1842 |         79 |         59 |      20 |    0 |    182 |      0 |      0 |    0 |          0 |
|           gen_async_conv.axisc_async_clock_converter_0                                                                                                |              axis_clock_converter_net_32_axis_clock_converter_v1_1_27_axisc_async_clock_converter_HD1843 |         79 |         59 |      20 |    0 |    182 |      0 |      0 |    0 |          0 |
|             (gen_async_conv.axisc_async_clock_converter_0)                                                                                            |              axis_clock_converter_net_32_axis_clock_converter_v1_1_27_axisc_async_clock_converter_HD1843 |          2 |          2 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|             inst_xpm_cdc_sync_rst                                                                                                                     |                                                      axis_clock_converter_net_32_xpm_cdc_sync_rst_HD1844 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|             xpm_fifo_async_inst                                                                                                                       |                                                        axis_clock_converter_net_32_xpm_fifo_async_HD1845 |         77 |         57 |      20 |    0 |    177 |      0 |      0 |    0 |          0 |
|               gnuram_async_fifo.xpm_fifo_base_inst                                                                                                    |                                                         axis_clock_converter_net_32_xpm_fifo_base_HD1846 |         77 |         57 |      20 |    0 |    177 |      0 |      0 |    0 |          0 |
|                 (gnuram_async_fifo.xpm_fifo_base_inst)                                                                                                |                                                         axis_clock_converter_net_32_xpm_fifo_base_HD1846 |          3 |          3 |       0 |    0 |      6 |      0 |      0 |    0 |          0 |
|                 gen_cdc_pntr.rd_pntr_cdc_inst                                                                                                         |                                                          axis_clock_converter_net_32_xpm_cdc_gray_HD1848 |          6 |          6 |       0 |    0 |     25 |      0 |      0 |    0 |          0 |
|                 gen_cdc_pntr.rpw_gray_reg                                                                                                             |                                                      axis_clock_converter_net_32_xpm_fifo_reg_vec_HD1849 |          2 |          2 |       0 |    0 |      5 |      0 |      0 |    0 |          0 |
|                 gen_cdc_pntr.wpr_gray_reg                                                                                                             |                                                    axis_clock_converter_net_32_xpm_fifo_reg_vec_0_HD1850 |          3 |          3 |       0 |    0 |      5 |      0 |      0 |    0 |          0 |
|                 gen_cdc_pntr.wr_pntr_cdc_inst                                                                                                         |                                                       axis_clock_converter_net_32_xpm_cdc_gray__2_HD1852 |          6 |          6 |       0 |    0 |     25 |      0 |      0 |    0 |          0 |
|                 gen_sdpram.xpm_memory_base_inst                                                                                                       |                                                       axis_clock_converter_net_32_xpm_memory_base_HD1854 |         20 |          0 |      20 |    0 |     64 |      0 |      0 |    0 |          0 |
|                 rdp_inst                                                                                                                              |                                      axis_clock_converter_net_32_xpm_counter_updn__parameterized0_HD1855 |          5 |          5 |       0 |    0 |      5 |      0 |      0 |    0 |          0 |
|                 rdpp1_inst                                                                                                                            |                                      axis_clock_converter_net_32_xpm_counter_updn__parameterized1_HD1856 |          5 |          5 |       0 |    0 |      5 |      0 |      0 |    0 |          0 |
|                 rst_d1_inst                                                                                                                           |                                                      axis_clock_converter_net_32_xpm_fifo_reg_bit_HD1857 |          2 |          2 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                 wrp_inst                                                                                                                              |                                    axis_clock_converter_net_32_xpm_counter_updn__parameterized0_1_HD1858 |          3 |          3 |       0 |    0 |      5 |      0 |      0 |    0 |          0 |
|                 wrpp1_inst                                                                                                                            |                                    axis_clock_converter_net_32_xpm_counter_updn__parameterized1_2_HD1859 |          4 |          4 |       0 |    0 |      5 |      0 |      0 |    0 |          0 |
|                 wrpp2_inst                                                                                                                            |                                      axis_clock_converter_net_32_xpm_counter_updn__parameterized2_HD1860 |          4 |          4 |       0 |    0 |      5 |      0 |      0 |    0 |          0 |
|                 xpm_fifo_rst_inst                                                                                                                     |                                                          axis_clock_converter_net_32_xpm_fifo_rst_HD1861 |         15 |         15 |       0 |    0 |     21 |      0 |      0 |    0 |          0 |
|                   (xpm_fifo_rst_inst)                                                                                                                 |                                                          axis_clock_converter_net_32_xpm_fifo_rst_HD1861 |         15 |         15 |       0 |    0 |     13 |      0 |      0 |    0 |          0 |
|                   gen_rst_ic.rrst_wr_inst                                                                                                             |                                      axis_clock_converter_net_32_xpm_cdc_sync_rst__parameterized0_HD1862 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                   gen_rst_ic.wrst_rd_inst                                                                                                             |                                   axis_clock_converter_net_32_xpm_cdc_sync_rst__parameterized0__2_HD1863 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|       inst_cross_set_mac_addr                                                                                                                         |                                                                       axis_clock_converter_net_48_HD1865 |         87 |         59 |      28 |    0 |    214 |      0 |      0 |    0 |          0 |
|         inst                                                                                                                                          |                     axis_clock_converter_net_48_axis_clock_converter_v1_1_27_axis_clock_converter_HD1866 |         87 |         59 |      28 |    0 |    214 |      0 |      0 |    0 |          0 |
|           gen_async_conv.axisc_async_clock_converter_0                                                                                                |              axis_clock_converter_net_48_axis_clock_converter_v1_1_27_axisc_async_clock_converter_HD1867 |         87 |         59 |      28 |    0 |    214 |      0 |      0 |    0 |          0 |
|             (gen_async_conv.axisc_async_clock_converter_0)                                                                                            |              axis_clock_converter_net_48_axis_clock_converter_v1_1_27_axisc_async_clock_converter_HD1867 |          2 |          2 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|             inst_xpm_cdc_sync_rst                                                                                                                     |                                                      axis_clock_converter_net_48_xpm_cdc_sync_rst_HD1868 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|             xpm_fifo_async_inst                                                                                                                       |                                                        axis_clock_converter_net_48_xpm_fifo_async_HD1869 |         85 |         57 |      28 |    0 |    209 |      0 |      0 |    0 |          0 |
|               gnuram_async_fifo.xpm_fifo_base_inst                                                                                                    |                                                         axis_clock_converter_net_48_xpm_fifo_base_HD1870 |         85 |         57 |      28 |    0 |    209 |      0 |      0 |    0 |          0 |
|                 (gnuram_async_fifo.xpm_fifo_base_inst)                                                                                                |                                                         axis_clock_converter_net_48_xpm_fifo_base_HD1870 |          3 |          3 |       0 |    0 |      6 |      0 |      0 |    0 |          0 |
|                 gen_cdc_pntr.rd_pntr_cdc_inst                                                                                                         |                                                          axis_clock_converter_net_48_xpm_cdc_gray_HD1872 |          6 |          6 |       0 |    0 |     25 |      0 |      0 |    0 |          0 |
|                 gen_cdc_pntr.rpw_gray_reg                                                                                                             |                                                      axis_clock_converter_net_48_xpm_fifo_reg_vec_HD1873 |          2 |          2 |       0 |    0 |      5 |      0 |      0 |    0 |          0 |
|                 gen_cdc_pntr.wpr_gray_reg                                                                                                             |                                                    axis_clock_converter_net_48_xpm_fifo_reg_vec_0_HD1874 |          3 |          3 |       0 |    0 |      5 |      0 |      0 |    0 |          0 |
|                 gen_cdc_pntr.wr_pntr_cdc_inst                                                                                                         |                                                       axis_clock_converter_net_48_xpm_cdc_gray__2_HD1876 |          6 |          6 |       0 |    0 |     25 |      0 |      0 |    0 |          0 |
|                 gen_sdpram.xpm_memory_base_inst                                                                                                       |                                                       axis_clock_converter_net_48_xpm_memory_base_HD1878 |         28 |          0 |      28 |    0 |     96 |      0 |      0 |    0 |          0 |
|                 rdp_inst                                                                                                                              |                                      axis_clock_converter_net_48_xpm_counter_updn__parameterized0_HD1879 |          5 |          5 |       0 |    0 |      5 |      0 |      0 |    0 |          0 |
|                 rdpp1_inst                                                                                                                            |                                      axis_clock_converter_net_48_xpm_counter_updn__parameterized1_HD1880 |          5 |          5 |       0 |    0 |      5 |      0 |      0 |    0 |          0 |
|                 rst_d1_inst                                                                                                                           |                                                      axis_clock_converter_net_48_xpm_fifo_reg_bit_HD1881 |          2 |          2 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                 wrp_inst                                                                                                                              |                                    axis_clock_converter_net_48_xpm_counter_updn__parameterized0_1_HD1882 |          3 |          3 |       0 |    0 |      5 |      0 |      0 |    0 |          0 |
|                 wrpp1_inst                                                                                                                            |                                    axis_clock_converter_net_48_xpm_counter_updn__parameterized1_2_HD1883 |          4 |          4 |       0 |    0 |      5 |      0 |      0 |    0 |          0 |
|                 wrpp2_inst                                                                                                                            |                                      axis_clock_converter_net_48_xpm_counter_updn__parameterized2_HD1884 |          4 |          4 |       0 |    0 |      5 |      0 |      0 |    0 |          0 |
|                 xpm_fifo_rst_inst                                                                                                                     |                                                          axis_clock_converter_net_48_xpm_fifo_rst_HD1885 |         15 |         15 |       0 |    0 |     21 |      0 |      0 |    0 |          0 |
|                   (xpm_fifo_rst_inst)                                                                                                                 |                                                          axis_clock_converter_net_48_xpm_fifo_rst_HD1885 |         15 |         15 |       0 |    0 |     13 |      0 |      0 |    0 |          0 |
|                   gen_rst_ic.rrst_wr_inst                                                                                                             |                                      axis_clock_converter_net_48_xpm_cdc_sync_rst__parameterized0_HD1886 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                   gen_rst_ic.wrst_rd_inst                                                                                                             |                                   axis_clock_converter_net_48_xpm_cdc_sync_rst__parameterized0__2_HD1887 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|     inst_network_module                                                                                                                               |                                                                           network_module__parameterized0 |       5814 |       5205 |     320 |  289 |  28962 |     24 |      3 |    0 |          0 |
|       (inst_network_module)                                                                                                                           |                                                                           network_module__parameterized0 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|       axis_pkg_fifo_512                                                                                                                               |                                                                                 axis_pkg_fifo_512_HD1889 |        132 |        132 |       0 |    0 |     97 |      8 |      1 |    0 |          0 |
|         inst                                                                                                                                          |                                                       axis_pkg_fifo_512_axis_data_fifo_v2_0_8_top_HD1890 |        132 |        132 |       0 |    0 |     97 |      8 |      1 |    0 |          0 |
|           gen_fifo.xpm_fifo_axis_inst                                                                                                                 |                                                                   axis_pkg_fifo_512_xpm_fifo_axis_HD1891 |        132 |        132 |       0 |    0 |     97 |      8 |      1 |    0 |          0 |
|             (gen_fifo.xpm_fifo_axis_inst)                                                                                                             |                                                                   axis_pkg_fifo_512_xpm_fifo_axis_HD1891 |         60 |         60 |       0 |    0 |     34 |      0 |      0 |    0 |          0 |
|             gaxis_rst_sync.xpm_cdc_sync_rst_inst                                                                                                      |                                                                axis_pkg_fifo_512_xpm_cdc_sync_rst_HD1892 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|             xpm_fifo_base_inst                                                                                                                        |                                                                   axis_pkg_fifo_512_xpm_fifo_base_HD1893 |         72 |         72 |       0 |    0 |     59 |      8 |      1 |    0 |          0 |
|               (xpm_fifo_base_inst)                                                                                                                    |                                                                   axis_pkg_fifo_512_xpm_fifo_base_HD1893 |          4 |          4 |       0 |    0 |      8 |      0 |      0 |    0 |          0 |
|               gen_sdpram.xpm_memory_base_inst                                                                                                         |                                                                 axis_pkg_fifo_512_xpm_memory_base_HD1894 |          5 |          5 |       0 |    0 |      0 |      8 |      1 |    0 |          0 |
|               rdp_inst                                                                                                                                |                                                axis_pkg_fifo_512_xpm_counter_updn__parameterized2_HD1895 |         22 |         22 |       0 |    0 |      9 |      0 |      0 |    0 |          0 |
|               rdpp1_inst                                                                                                                              |                                                axis_pkg_fifo_512_xpm_counter_updn__parameterized3_HD1896 |          9 |          9 |       0 |    0 |      9 |      0 |      0 |    0 |          0 |
|               rst_d1_inst                                                                                                                             |                                                                axis_pkg_fifo_512_xpm_fifo_reg_bit_HD1897 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|               wrp_inst                                                                                                                                |                                              axis_pkg_fifo_512_xpm_counter_updn__parameterized2_0_HD1898 |         13 |         13 |       0 |    0 |      9 |      0 |      0 |    0 |          0 |
|               wrpp1_inst                                                                                                                              |                                              axis_pkg_fifo_512_xpm_counter_updn__parameterized3_1_HD1899 |          8 |          8 |       0 |    0 |      9 |      0 |      0 |    0 |          0 |
|               wrpp2_inst                                                                                                                              |                                                axis_pkg_fifo_512_xpm_counter_updn__parameterized0_HD1900 |          8 |          8 |       0 |    0 |      9 |      0 |      0 |    0 |          0 |
|               xpm_fifo_rst_inst                                                                                                                       |                                                                    axis_pkg_fifo_512_xpm_fifo_rst_HD1901 |          4 |          4 |       0 |    0 |      5 |      0 |      0 |    0 |          0 |
|       cmac_wrapper_inst                                                                                                                               |                                                                        cmac_axis_wrapper__parameterized0 |       1616 |       1296 |     320 |    0 |   3725 |      0 |      0 |    0 |          0 |
|         (cmac_wrapper_inst)                                                                                                                           |                                                                        cmac_axis_wrapper__parameterized0 |          9 |          9 |       0 |    0 |     15 |      0 |      0 |    0 |          0 |
|         inst_cmac_1                                                                                                                                   |                                                                                       cmac_usplus_axis_1 |       1474 |       1154 |     320 |    0 |   3419 |      0 |      0 |    0 |          0 |
|           inst                                                                                                                                        |                                                                               cmac_usplus_axis_1_wrapper |       1474 |       1154 |     320 |    0 |   3419 |      0 |      0 |    0 |          0 |
|             (inst)                                                                                                                                    |                                                                               cmac_usplus_axis_1_wrapper |        356 |         36 |     320 |    0 |     31 |      0 |      0 |    0 |          0 |
|             cmac_gtwiz_userclk_rx_inst                                                                                                                |                                                                 cmac_usplus_axis_1_ultrascale_rx_userclk |          1 |          1 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|             cmac_gtwiz_userclk_tx_inst                                                                                                                |                                                                 cmac_usplus_axis_1_ultrascale_tx_userclk |          2 |          2 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|             cmac_usplus_axis_1_gt_i                                                                                                                   |                                                                                    cmac_usplus_axis_1_gt |        102 |        102 |       0 |    0 |    288 |      0 |      0 |    0 |          0 |
|               inst                                                                                                                                    |                                                                       cmac_usplus_axis_1_gt_gtwizard_top |        102 |        102 |       0 |    0 |    288 |      0 |      0 |    0 |          0 |
|                 gen_gtwizard_gtye4_top.cmac_usplus_axis_1_gt_gtwizard_gtye4_inst                                                                      |                                                                     cmac_usplus_axis_1_gt_gtwizard_gtye4 |        102 |        102 |       0 |    0 |    288 |      0 |      0 |    0 |          0 |
|                   (gen_gtwizard_gtye4_top.cmac_usplus_axis_1_gt_gtwizard_gtye4_inst)                                                                  |                                                                     cmac_usplus_axis_1_gt_gtwizard_gtye4 |          2 |          2 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                   gen_gtwizard_gtye4.gen_channel_container[11].gen_enabled_channel.gtye4_channel_wrapper_inst                                         |                                                              cmac_usplus_axis_1_gt_gtye4_channel_wrapper |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                     channel_inst                                                                                                                      |                                             cmac_usplus_axis_1_gtwizard_ultrascale_v1_7_13_gtye4_channel |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                   gen_gtwizard_gtye4.gen_common.gen_common_container[11].gen_enabled_common.gtye4_common_wrapper_inst                                 |                                                               cmac_usplus_axis_1_gt_gtye4_common_wrapper |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                     common_inst                                                                                                                       |                                              cmac_usplus_axis_1_gtwizard_ultrascale_v1_7_13_gtye4_common |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                   gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst                                                                   |                                     cmac_usplus_axis_1_gtwizard_ultrascale_v1_7_13_gtye4_delay_powergood |          3 |          3 |       0 |    0 |     15 |      0 |      0 |    0 |          0 |
|                   gen_gtwizard_gtye4.gen_pwrgood_delay_inst[1].delay_powergood_inst                                                                   |                                  cmac_usplus_axis_1_gtwizard_ultrascale_v1_7_13_gtye4_delay_powergood_28 |          3 |          3 |       0 |    0 |     15 |      0 |      0 |    0 |          0 |
|                   gen_gtwizard_gtye4.gen_pwrgood_delay_inst[2].delay_powergood_inst                                                                   |                                  cmac_usplus_axis_1_gtwizard_ultrascale_v1_7_13_gtye4_delay_powergood_29 |          3 |          3 |       0 |    0 |     15 |      0 |      0 |    0 |          0 |
|                   gen_gtwizard_gtye4.gen_pwrgood_delay_inst[3].delay_powergood_inst                                                                   |                                  cmac_usplus_axis_1_gtwizard_ultrascale_v1_7_13_gtye4_delay_powergood_30 |          3 |          3 |       0 |    0 |     15 |      0 |      0 |    0 |          0 |
|                   gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[0].bit_synchronizer_rxresetdone_inst                |                                          cmac_usplus_axis_1_gtwizard_ultrascale_v1_7_13_bit_synchronizer |          0 |          0 |       0 |    0 |      5 |      0 |      0 |    0 |          0 |
|                   gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[0].bit_synchronizer_txresetdone_inst                |                                       cmac_usplus_axis_1_gtwizard_ultrascale_v1_7_13_bit_synchronizer_31 |          0 |          0 |       0 |    0 |      5 |      0 |      0 |    0 |          0 |
|                   gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[1].bit_synchronizer_rxresetdone_inst                |                                       cmac_usplus_axis_1_gtwizard_ultrascale_v1_7_13_bit_synchronizer_32 |          0 |          0 |       0 |    0 |      5 |      0 |      0 |    0 |          0 |
|                   gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[1].bit_synchronizer_txresetdone_inst                |                                       cmac_usplus_axis_1_gtwizard_ultrascale_v1_7_13_bit_synchronizer_33 |          0 |          0 |       0 |    0 |      5 |      0 |      0 |    0 |          0 |
|                   gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[2].bit_synchronizer_rxresetdone_inst                |                                       cmac_usplus_axis_1_gtwizard_ultrascale_v1_7_13_bit_synchronizer_34 |          0 |          0 |       0 |    0 |      5 |      0 |      0 |    0 |          0 |
|                   gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[2].bit_synchronizer_txresetdone_inst                |                                       cmac_usplus_axis_1_gtwizard_ultrascale_v1_7_13_bit_synchronizer_35 |          0 |          0 |       0 |    0 |      5 |      0 |      0 |    0 |          0 |
|                   gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[3].bit_synchronizer_rxresetdone_inst                |                                       cmac_usplus_axis_1_gtwizard_ultrascale_v1_7_13_bit_synchronizer_36 |          0 |          0 |       0 |    0 |      5 |      0 |      0 |    0 |          0 |
|                   gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[3].bit_synchronizer_txresetdone_inst                |                                       cmac_usplus_axis_1_gtwizard_ultrascale_v1_7_13_bit_synchronizer_37 |          0 |          0 |       0 |    0 |      5 |      0 |      0 |    0 |          0 |
|                   gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst                                               |                                               cmac_usplus_axis_1_gtwizard_ultrascale_v1_7_13_gtwiz_reset |         89 |         89 |       0 |    0 |    188 |      0 |      0 |    0 |          0 |
|                     (gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst)                                           |                                               cmac_usplus_axis_1_gtwizard_ultrascale_v1_7_13_gtwiz_reset |         60 |         60 |       0 |    0 |     88 |      0 |      0 |    0 |          0 |
|                     bit_synchronizer_gtpowergood_inst                                                                                                 |                                       cmac_usplus_axis_1_gtwizard_ultrascale_v1_7_13_bit_synchronizer_38 |          1 |          1 |       0 |    0 |      5 |      0 |      0 |    0 |          0 |
|                     bit_synchronizer_gtwiz_reset_rx_datapath_dly_inst                                                                                 |                                       cmac_usplus_axis_1_gtwizard_ultrascale_v1_7_13_bit_synchronizer_39 |          2 |          2 |       0 |    0 |      5 |      0 |      0 |    0 |          0 |
|                     bit_synchronizer_gtwiz_reset_rx_pll_and_datapath_dly_inst                                                                         |                                       cmac_usplus_axis_1_gtwizard_ultrascale_v1_7_13_bit_synchronizer_40 |          1 |          1 |       0 |    0 |      5 |      0 |      0 |    0 |          0 |
|                     bit_synchronizer_gtwiz_reset_tx_datapath_dly_inst                                                                                 |                                       cmac_usplus_axis_1_gtwizard_ultrascale_v1_7_13_bit_synchronizer_41 |          1 |          1 |       0 |    0 |      5 |      0 |      0 |    0 |          0 |
|                     bit_synchronizer_gtwiz_reset_tx_pll_and_datapath_dly_inst                                                                         |                                       cmac_usplus_axis_1_gtwizard_ultrascale_v1_7_13_bit_synchronizer_42 |          1 |          1 |       0 |    0 |      5 |      0 |      0 |    0 |          0 |
|                     bit_synchronizer_gtwiz_reset_userclk_rx_active_inst                                                                               |                                       cmac_usplus_axis_1_gtwizard_ultrascale_v1_7_13_bit_synchronizer_43 |          1 |          1 |       0 |    0 |      5 |      0 |      0 |    0 |          0 |
|                     bit_synchronizer_gtwiz_reset_userclk_tx_active_inst                                                                               |                                       cmac_usplus_axis_1_gtwizard_ultrascale_v1_7_13_bit_synchronizer_44 |          3 |          3 |       0 |    0 |      5 |      0 |      0 |    0 |          0 |
|                     bit_synchronizer_plllock_rx_inst                                                                                                  |                                       cmac_usplus_axis_1_gtwizard_ultrascale_v1_7_13_bit_synchronizer_45 |          6 |          6 |       0 |    0 |      5 |      0 |      0 |    0 |          0 |
|                     bit_synchronizer_plllock_tx_inst                                                                                                  |                                       cmac_usplus_axis_1_gtwizard_ultrascale_v1_7_13_bit_synchronizer_46 |          6 |          6 |       0 |    0 |      5 |      0 |      0 |    0 |          0 |
|                     bit_synchronizer_rxcdrlock_inst                                                                                                   |                                       cmac_usplus_axis_1_gtwizard_ultrascale_v1_7_13_bit_synchronizer_47 |          3 |          3 |       0 |    0 |      5 |      0 |      0 |    0 |          0 |
|                     reset_synchronizer_gtwiz_reset_all_inst                                                                                           |                                        cmac_usplus_axis_1_gtwizard_ultrascale_v1_7_13_reset_synchronizer |          0 |          0 |       0 |    0 |      5 |      0 |      0 |    0 |          0 |
|                     reset_synchronizer_gtwiz_reset_rx_any_inst                                                                                        |                                     cmac_usplus_axis_1_gtwizard_ultrascale_v1_7_13_reset_synchronizer_48 |          3 |          3 |       0 |    0 |      5 |      0 |      0 |    0 |          0 |
|                     reset_synchronizer_gtwiz_reset_rx_datapath_inst                                                                                   |                                     cmac_usplus_axis_1_gtwizard_ultrascale_v1_7_13_reset_synchronizer_49 |          1 |          1 |       0 |    0 |      5 |      0 |      0 |    0 |          0 |
|                     reset_synchronizer_gtwiz_reset_rx_pll_and_datapath_inst                                                                           |                                     cmac_usplus_axis_1_gtwizard_ultrascale_v1_7_13_reset_synchronizer_50 |          0 |          0 |       0 |    0 |      5 |      0 |      0 |    0 |          0 |
|                     reset_synchronizer_gtwiz_reset_tx_any_inst                                                                                        |                                     cmac_usplus_axis_1_gtwizard_ultrascale_v1_7_13_reset_synchronizer_51 |          1 |          1 |       0 |    0 |      5 |      0 |      0 |    0 |          0 |
|                     reset_synchronizer_gtwiz_reset_tx_datapath_inst                                                                                   |                                     cmac_usplus_axis_1_gtwizard_ultrascale_v1_7_13_reset_synchronizer_52 |          0 |          0 |       0 |    0 |      5 |      0 |      0 |    0 |          0 |
|                     reset_synchronizer_gtwiz_reset_tx_pll_and_datapath_inst                                                                           |                                     cmac_usplus_axis_1_gtwizard_ultrascale_v1_7_13_reset_synchronizer_53 |          0 |          0 |       0 |    0 |      5 |      0 |      0 |    0 |          0 |
|                     reset_synchronizer_rx_done_inst                                                                                                   |                                    cmac_usplus_axis_1_gtwizard_ultrascale_v1_7_13_reset_inv_synchronizer |          0 |          0 |       0 |    0 |      5 |      0 |      0 |    0 |          0 |
|                     reset_synchronizer_tx_done_inst                                                                                                   |                                 cmac_usplus_axis_1_gtwizard_ultrascale_v1_7_13_reset_inv_synchronizer_54 |          0 |          0 |       0 |    0 |      5 |      0 |      0 |    0 |          0 |
|                     reset_synchronizer_txprogdivreset_inst                                                                                            |                                     cmac_usplus_axis_1_gtwizard_ultrascale_v1_7_13_reset_synchronizer_55 |          0 |          0 |       0 |    0 |      5 |      0 |      0 |    0 |          0 |
|             i_cmac_usplus_axis_1_axis2lbus                                                                                                            |                                                               cmac_usplus_axis_1_axis2lbus_segmented_top |         74 |         74 |       0 |    0 |    539 |      0 |      0 |    0 |          0 |
|               i_cmac_usplus_axis_1_axis2lbus_segmented_corelogic                                                                                      |                                                         cmac_usplus_axis_1_axis2lbus_segmented_corelogic |         74 |         74 |       0 |    0 |    539 |      0 |      0 |    0 |          0 |
|             i_cmac_usplus_axis_1_cmac_cdc_sync_core_drp_reset_rx_clk                                                                                  |                                                                              cmac_usplus_axis_1_cdc_sync |          1 |          1 |       0 |    0 |      3 |      0 |      0 |    0 |          0 |
|             i_cmac_usplus_axis_1_cmac_cdc_sync_core_drp_reset_tx_clk                                                                                  |                                                                            cmac_usplus_axis_1_cdc_sync_0 |          1 |          1 |       0 |    0 |      3 |      0 |      0 |    0 |          0 |
|             i_cmac_usplus_axis_1_cmac_cdc_sync_core_rx_reset                                                                                          |                                                                            cmac_usplus_axis_1_cdc_sync_1 |          0 |          0 |       0 |    0 |      3 |      0 |      0 |    0 |          0 |
|             i_cmac_usplus_axis_1_cmac_cdc_sync_core_tx_reset                                                                                          |                                                                            cmac_usplus_axis_1_cdc_sync_2 |          0 |          0 |       0 |    0 |      3 |      0 |      0 |    0 |          0 |
|             i_cmac_usplus_axis_1_cmac_cdc_sync_gt_rxresetdone_int                                                                                     |                                                                            cmac_usplus_axis_1_cdc_sync_3 |          1 |          1 |       0 |    0 |      3 |      0 |      0 |    0 |          0 |
|             i_cmac_usplus_axis_1_cmac_cdc_sync_gt_rxresetdone_reg_rxusrclk2                                                                           |                                                                            cmac_usplus_axis_1_cdc_sync_4 |          1 |          1 |       0 |    0 |      3 |      0 |      0 |    0 |          0 |
|             i_cmac_usplus_axis_1_cmac_cdc_sync_gt_txresetdone_int                                                                                     |                                                                            cmac_usplus_axis_1_cdc_sync_5 |          0 |          0 |       0 |    0 |      3 |      0 |      0 |    0 |          0 |
|             i_cmac_usplus_axis_1_cmac_cdc_sync_gt_txresetdone_int3                                                                                    |                                                                            cmac_usplus_axis_1_cdc_sync_6 |          0 |          0 |       0 |    0 |      3 |      0 |      0 |    0 |          0 |
|             i_cmac_usplus_axis_1_cmac_cdc_sync_rx_reset_done_init_clk                                                                                 |                                                                            cmac_usplus_axis_1_cdc_sync_7 |          0 |          0 |       0 |    0 |      3 |      0 |      0 |    0 |          0 |
|             i_cmac_usplus_axis_1_cmac_cdc_sync_stat_rx_aligned                                                                                        |                                                                            cmac_usplus_axis_1_cdc_sync_8 |          0 |          0 |       0 |    0 |      3 |      0 |      0 |    0 |          0 |
|             i_cmac_usplus_axis_1_cmac_cdc_sync_tx_reset_done_init_clk                                                                                 |                                                                            cmac_usplus_axis_1_cdc_sync_9 |          1 |          1 |       0 |    0 |      3 |      0 |      0 |    0 |          0 |
|             i_cmac_usplus_axis_1_lbus2axis                                                                                                            |                                                               cmac_usplus_axis_1_lbus2axis_segmented_top |        935 |        935 |       0 |    0 |    604 |      0 |      0 |    0 |          0 |
|               (i_cmac_usplus_axis_1_lbus2axis)                                                                                                        |                                                               cmac_usplus_axis_1_lbus2axis_segmented_top |          0 |          0 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|               SEG_LOOP3[0].fifo_sync_inst                                                                                                             |                                                                                  cmac_usplus_axis_1_fifo |         19 |         19 |       0 |    0 |      6 |      0 |      0 |    0 |          0 |
|               SEG_LOOP3[1].fifo_sync_inst                                                                                                             |                                                                               cmac_usplus_axis_1_fifo_23 |         19 |         19 |       0 |    0 |      6 |      0 |      0 |    0 |          0 |
|               SEG_LOOP3[2].fifo_sync_inst                                                                                                             |                                                                               cmac_usplus_axis_1_fifo_24 |         14 |         14 |       0 |    0 |      6 |      0 |      0 |    0 |          0 |
|               SEG_LOOP3[3].fifo_sync_inst                                                                                                             |                                                                               cmac_usplus_axis_1_fifo_25 |         13 |         13 |       0 |    0 |      6 |      0 |      0 |    0 |          0 |
|               i_cmac_usplus_axis_1_lbus2axis_segmented_corelogic                                                                                      |                                                         cmac_usplus_axis_1_lbus2axis_segmented_corelogic |        871 |        871 |       0 |    0 |    578 |      0 |      0 |    0 |          0 |
|             i_cmac_usplus_axis_1_pipeline_sync_512bit_txdata                                                                                          |                                                                  cmac_usplus_axis_1_pipeline_sync_512bit |          0 |          0 |       0 |    0 |    256 |      0 |      0 |    0 |          0 |
|             i_cmac_usplus_axis_1_pipeline_sync_64bit_txctrl0                                                                                          |                                                                   cmac_usplus_axis_1_pipeline_sync_64bit |          0 |          0 |       0 |    0 |     32 |      0 |      0 |    0 |          0 |
|             i_cmac_usplus_axis_1_pipeline_sync_64bit_txctrl1                                                                                          |                                                                cmac_usplus_axis_1_pipeline_sync_64bit_10 |          0 |          0 |       0 |    0 |     32 |      0 |      0 |    0 |          0 |
|             i_cmac_usplus_axis_1_rx_16bit_pipeline_sync_alt_data0                                                                                     |                                                                cmac_usplus_axis_1_rx_16bit_pipeline_sync |          0 |          0 |       0 |    0 |     16 |      0 |      0 |    0 |          0 |
|             i_cmac_usplus_axis_1_rx_16bit_pipeline_sync_alt_data1                                                                                     |                                                             cmac_usplus_axis_1_rx_16bit_pipeline_sync_11 |          0 |          0 |       0 |    0 |     16 |      0 |      0 |    0 |          0 |
|             i_cmac_usplus_axis_1_rx_16bit_pipeline_sync_alt_data2                                                                                     |                                                             cmac_usplus_axis_1_rx_16bit_pipeline_sync_12 |          0 |          0 |       0 |    0 |     16 |      0 |      0 |    0 |          0 |
|             i_cmac_usplus_axis_1_rx_16bit_pipeline_sync_alt_data3                                                                                     |                                                             cmac_usplus_axis_1_rx_16bit_pipeline_sync_13 |          0 |          0 |       0 |    0 |     16 |      0 |      0 |    0 |          0 |
|             i_cmac_usplus_axis_1_rx_16bit_sync_alt_data0                                                                                              |                                                                         cmac_usplus_axis_1_rx_16bit_sync |          0 |          0 |       0 |    0 |     32 |      0 |      0 |    0 |          0 |
|             i_cmac_usplus_axis_1_rx_16bit_sync_alt_data1                                                                                              |                                                                      cmac_usplus_axis_1_rx_16bit_sync_14 |          0 |          0 |       0 |    0 |     32 |      0 |      0 |    0 |          0 |
|             i_cmac_usplus_axis_1_rx_16bit_sync_alt_data2                                                                                              |                                                                      cmac_usplus_axis_1_rx_16bit_sync_15 |          0 |          0 |       0 |    0 |     32 |      0 |      0 |    0 |          0 |
|             i_cmac_usplus_axis_1_rx_16bit_sync_alt_data3                                                                                              |                                                                      cmac_usplus_axis_1_rx_16bit_sync_16 |          0 |          0 |       0 |    0 |     32 |      0 |      0 |    0 |          0 |
|             i_cmac_usplus_axis_1_rx_64bit_pipeline_sync_serdes_data0                                                                                  |                                                                cmac_usplus_axis_1_rx_64bit_pipeline_sync |          0 |          0 |       0 |    0 |     64 |      0 |      0 |    0 |          0 |
|             i_cmac_usplus_axis_1_rx_64bit_pipeline_sync_serdes_data1                                                                                  |                                                             cmac_usplus_axis_1_rx_64bit_pipeline_sync_17 |          0 |          0 |       0 |    0 |     64 |      0 |      0 |    0 |          0 |
|             i_cmac_usplus_axis_1_rx_64bit_pipeline_sync_serdes_data2                                                                                  |                                                             cmac_usplus_axis_1_rx_64bit_pipeline_sync_18 |          0 |          0 |       0 |    0 |     64 |      0 |      0 |    0 |          0 |
|             i_cmac_usplus_axis_1_rx_64bit_pipeline_sync_serdes_data3                                                                                  |                                                             cmac_usplus_axis_1_rx_64bit_pipeline_sync_19 |          0 |          0 |       0 |    0 |     64 |      0 |      0 |    0 |          0 |
|             i_cmac_usplus_axis_1_rx_64bit_sync_serdes_data0                                                                                           |                                                                         cmac_usplus_axis_1_rx_64bit_sync |          0 |          0 |       0 |    0 |    128 |      0 |      0 |    0 |          0 |
|             i_cmac_usplus_axis_1_rx_64bit_sync_serdes_data1                                                                                           |                                                                      cmac_usplus_axis_1_rx_64bit_sync_20 |          0 |          0 |       0 |    0 |    128 |      0 |      0 |    0 |          0 |
|             i_cmac_usplus_axis_1_rx_64bit_sync_serdes_data2                                                                                           |                                                                      cmac_usplus_axis_1_rx_64bit_sync_21 |          0 |          0 |       0 |    0 |    128 |      0 |      0 |    0 |          0 |
|             i_cmac_usplus_axis_1_rx_64bit_sync_serdes_data3                                                                                           |                                                                      cmac_usplus_axis_1_rx_64bit_sync_22 |          0 |          0 |       0 |    0 |    128 |      0 |      0 |    0 |          0 |
|             i_cmac_usplus_axis_1_top                                                                                                                  |                                                                cmac_usplus_axis_1_cmac_usplus_v3_1_9_top |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|             i_cmac_usplus_axis_1_tx_sync                                                                                                              |                                                                               cmac_usplus_axis_1_tx_sync |          0 |          0 |       0 |    0 |    640 |      0 |      0 |    0 |          0 |
|         inst_vio_link                                                                                                                                 |                                                                                          vio_link_HD1941 |        133 |        133 |       0 |    0 |    291 |      0 |      0 |    0 |          0 |
|           (inst_vio_link)                                                                                                                             |                                                                                          vio_link_HD1941 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|           inst                                                                                                                                        |                                                                          vio_link_vio_v3_0_22_vio_HD1942 |        133 |        133 |       0 |    0 |    291 |      0 |      0 |    0 |          0 |
|             (inst)                                                                                                                                    |                                                                          vio_link_vio_v3_0_22_vio_HD1942 |          0 |          0 |       0 |    0 |     16 |      0 |      0 |    0 |          0 |
|             DECODER_INST                                                                                                                              |                                                                      vio_link_vio_v3_0_22_decoder_HD1943 |         28 |         28 |       0 |    0 |     50 |      0 |      0 |    0 |          0 |
|             PROBE_IN_INST                                                                                                                             |                                                                 vio_link_vio_v3_0_22_probe_in_one_HD1944 |         29 |         29 |       0 |    0 |     61 |      0 |      0 |    0 |          0 |
|             PROBE_IN_WIDTH_INST                                                                                                                       |                                                                  vio_link_vio_v3_0_22_probe_width_HD1945 |          0 |          0 |       0 |    0 |      3 |      0 |      0 |    0 |          0 |
|             U_XSDB_SLAVE                                                                                                                              |                                                                       vio_link_xsdbs_v1_0_2_xsdbs_HD1946 |         77 |         77 |       0 |    0 |    161 |      0 |      0 |    0 |          0 |
|       ethernet_frame_padding_inst                                                                                                                     |                                                                     ethernet_frame_padding_512_ip_HD1903 |       1593 |       1304 |       0 |  289 |  20378 |      0 |      0 |    0 |          0 |
|         inst                                                                                                                                          |                                          ethernet_frame_padding_512_ip_ethernet_frame_padding_512_HD1904 |       1593 |       1304 |       0 |  289 |  20378 |      0 |      0 |    0 |          0 |
|           (inst)                                                                                                                                      |                                          ethernet_frame_padding_512_ip_ethernet_frame_padding_512_HD1904 |        339 |         50 |       0 |  289 |  18046 |      0 |      0 |    0 |          0 |
|           regslice_both_m_axis_V_data_V_U                                                                                                             |                            ethernet_frame_padding_512_ip_ethernet_frame_padding_512_regslice_both_HD1905 |        833 |        833 |       0 |    0 |   1028 |      0 |      0 |    0 |          0 |
|           regslice_both_m_axis_V_keep_V_U                                                                                                             |            ethernet_frame_padding_512_ip_ethernet_frame_padding_512_regslice_both__parameterized0_HD1906 |        103 |        103 |       0 |    0 |    132 |      0 |      0 |    0 |          0 |
|           regslice_both_m_axis_V_last_V_U                                                                                                             |            ethernet_frame_padding_512_ip_ethernet_frame_padding_512_regslice_both__parameterized1_HD1907 |          7 |          7 |       0 |    0 |      6 |      0 |      0 |    0 |          0 |
|           regslice_both_s_axis_V_data_V_U                                                                                                             |                          ethernet_frame_padding_512_ip_ethernet_frame_padding_512_regslice_both_1_HD1909 |        261 |        261 |       0 |    0 |   1028 |      0 |      0 |    0 |          0 |
|           regslice_both_s_axis_V_keep_V_U                                                                                                             |          ethernet_frame_padding_512_ip_ethernet_frame_padding_512_regslice_both__parameterized0_2_HD1910 |         41 |         41 |       0 |    0 |    132 |      0 |      0 |    0 |          0 |
|           regslice_both_s_axis_V_last_V_U                                                                                                             |          ethernet_frame_padding_512_ip_ethernet_frame_padding_512_regslice_both__parameterized1_3_HD1911 |          9 |          9 |       0 |    0 |      6 |      0 |      0 |    0 |          0 |
|       inst_network_bp_drop                                                                                                                            |                                                                                          network_bp_drop |       2343 |       2343 |       0 |    0 |   4642 |      0 |      0 |    0 |          0 |
|         (inst_network_bp_drop)                                                                                                                        |                                                                                          network_bp_drop |          2 |          2 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|         inst_rx                                                                                                                                       |                                                                           axis_reg_array__parameterized1 |       1171 |       1171 |       0 |    0 |   2320 |      0 |      0 |    0 |          0 |
|           genblk1[0].inst_reg                                                                                                                         |                                                                                     axis_reg__xdcDup__51 |        587 |        587 |       0 |    0 |   1160 |      0 |      0 |    0 |          0 |
|             (genblk1[0].inst_reg)                                                                                                                     |                                                                                     axis_reg__xdcDup__51 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|             inst_reg_slice                                                                                                                            |                                                                            axis_register_slice_512_HD866 |        586 |        586 |       0 |    0 |   1160 |      0 |      0 |    0 |          0 |
|               inst                                                                                                                                    |                            axis_register_slice_512_axis_register_slice_v1_1_26_axis_register_slice_HD867 |        586 |        586 |       0 |    0 |   1160 |      0 |      0 |    0 |          0 |
|                 (inst)                                                                                                                                |                            axis_register_slice_512_axis_register_slice_v1_1_26_axis_register_slice_HD867 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                 axisc_register_slice_0                                                                                                                |                           axis_register_slice_512_axis_register_slice_v1_1_26_axisc_register_slice_HD868 |        585 |        585 |       0 |    0 |   1159 |      0 |      0 |    0 |          0 |
|           genblk1[1].inst_reg                                                                                                                         |                                                                                     axis_reg__xdcDup__52 |        585 |        585 |       0 |    0 |   1160 |      0 |      0 |    0 |          0 |
|             inst_reg_slice                                                                                                                            |                                                                            axis_register_slice_512_HD869 |        585 |        585 |       0 |    0 |   1160 |      0 |      0 |    0 |          0 |
|               inst                                                                                                                                    |                            axis_register_slice_512_axis_register_slice_v1_1_26_axis_register_slice_HD870 |        585 |        585 |       0 |    0 |   1160 |      0 |      0 |    0 |          0 |
|                 (inst)                                                                                                                                |                            axis_register_slice_512_axis_register_slice_v1_1_26_axis_register_slice_HD870 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                 axisc_register_slice_0                                                                                                                |                           axis_register_slice_512_axis_register_slice_v1_1_26_axisc_register_slice_HD871 |        584 |        584 |       0 |    0 |   1159 |      0 |      0 |    0 |          0 |
|         inst_tx                                                                                                                                       |                                                                           axis_reg_array__parameterized2 |       1171 |       1171 |       0 |    0 |   2320 |      0 |      0 |    0 |          0 |
|           genblk1[0].inst_reg                                                                                                                         |                                                                                     axis_reg__xdcDup__53 |        585 |        585 |       0 |    0 |   1160 |      0 |      0 |    0 |          0 |
|             inst_reg_slice                                                                                                                            |                                                                            axis_register_slice_512_HD872 |        585 |        585 |       0 |    0 |   1160 |      0 |      0 |    0 |          0 |
|               inst                                                                                                                                    |                            axis_register_slice_512_axis_register_slice_v1_1_26_axis_register_slice_HD873 |        585 |        585 |       0 |    0 |   1160 |      0 |      0 |    0 |          0 |
|                 (inst)                                                                                                                                |                            axis_register_slice_512_axis_register_slice_v1_1_26_axis_register_slice_HD873 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                 axisc_register_slice_0                                                                                                                |                           axis_register_slice_512_axis_register_slice_v1_1_26_axisc_register_slice_HD874 |        584 |        584 |       0 |    0 |   1159 |      0 |      0 |    0 |          0 |
|           genblk1[1].inst_reg                                                                                                                         |                                                                                     axis_reg__xdcDup__54 |        586 |        586 |       0 |    0 |   1160 |      0 |      0 |    0 |          0 |
|             inst_reg_slice                                                                                                                            |                                                                            axis_register_slice_512_HD875 |        586 |        586 |       0 |    0 |   1160 |      0 |      0 |    0 |          0 |
|               inst                                                                                                                                    |                            axis_register_slice_512_axis_register_slice_v1_1_26_axis_register_slice_HD876 |        586 |        586 |       0 |    0 |   1160 |      0 |      0 |    0 |          0 |
|                 (inst)                                                                                                                                |                            axis_register_slice_512_axis_register_slice_v1_1_26_axis_register_slice_HD876 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                 axisc_register_slice_0                                                                                                                |                           axis_register_slice_512_axis_register_slice_v1_1_26_axisc_register_slice_HD877 |        585 |        585 |       0 |    0 |   1159 |      0 |      0 |    0 |          0 |
|       rx_crossing                                                                                                                                     |                                                                          axis_data_fifo_512_cc_rx_HD1914 |         73 |         73 |       0 |    0 |     65 |      8 |      1 |    0 |          0 |
|         inst                                                                                                                                          |                                                axis_data_fifo_512_cc_rx_axis_data_fifo_v2_0_8_top_HD1915 |         73 |         73 |       0 |    0 |     65 |      8 |      1 |    0 |          0 |
|           gen_fifo.xpm_fifo_axis_inst                                                                                                                 |                                                            axis_data_fifo_512_cc_rx_xpm_fifo_axis_HD1916 |         73 |         73 |       0 |    0 |     65 |      8 |      1 |    0 |          0 |
|             (gen_fifo.xpm_fifo_axis_inst)                                                                                                             |                                                            axis_data_fifo_512_cc_rx_xpm_fifo_axis_HD1916 |          2 |          2 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|             gaxis_rst_sync.xpm_cdc_sync_rst_inst                                                                                                      |                                                         axis_data_fifo_512_cc_rx_xpm_cdc_sync_rst_HD1917 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|             xpm_fifo_base_inst                                                                                                                        |                                                            axis_data_fifo_512_cc_rx_xpm_fifo_base_HD1918 |         71 |         71 |       0 |    0 |     61 |      8 |      1 |    0 |          0 |
|               (xpm_fifo_base_inst)                                                                                                                    |                                                            axis_data_fifo_512_cc_rx_xpm_fifo_base_HD1918 |          5 |          5 |       0 |    0 |     19 |      0 |      0 |    0 |          0 |
|               gen_sdpram.xpm_memory_base_inst                                                                                                         |                                                          axis_data_fifo_512_cc_rx_xpm_memory_base_HD1920 |          5 |          5 |       0 |    0 |      0 |      8 |      1 |    0 |          0 |
|               rdp_inst                                                                                                                                |                                         axis_data_fifo_512_cc_rx_xpm_counter_updn__parameterized0_HD1921 |         19 |         19 |       0 |    0 |      9 |      0 |      0 |    0 |          0 |
|               rdpp1_inst                                                                                                                              |                                         axis_data_fifo_512_cc_rx_xpm_counter_updn__parameterized1_HD1922 |          8 |          8 |       0 |    0 |      9 |      0 |      0 |    0 |          0 |
|               rst_d1_inst                                                                                                                             |                                                         axis_data_fifo_512_cc_rx_xpm_fifo_reg_bit_HD1923 |          3 |          3 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|               wrp_inst                                                                                                                                |                                       axis_data_fifo_512_cc_rx_xpm_counter_updn__parameterized0_0_HD1924 |         13 |         13 |       0 |    0 |      9 |      0 |      0 |    0 |          0 |
|               wrpp1_inst                                                                                                                              |                                       axis_data_fifo_512_cc_rx_xpm_counter_updn__parameterized1_1_HD1925 |         17 |         17 |       0 |    0 |      9 |      0 |      0 |    0 |          0 |
|               xpm_fifo_rst_inst                                                                                                                       |                                                             axis_data_fifo_512_cc_rx_xpm_fifo_rst_HD1926 |          2 |          2 |       0 |    0 |      5 |      0 |      0 |    0 |          0 |
|       tx_crossing                                                                                                                                     |                                                                          axis_data_fifo_512_cc_tx_HD1928 |         59 |         59 |       0 |    0 |     53 |      8 |      1 |    0 |          0 |
|         inst                                                                                                                                          |                                                axis_data_fifo_512_cc_tx_axis_data_fifo_v2_0_8_top_HD1929 |         59 |         59 |       0 |    0 |     53 |      8 |      1 |    0 |          0 |
|           gen_fifo.xpm_fifo_axis_inst                                                                                                                 |                                                            axis_data_fifo_512_cc_tx_xpm_fifo_axis_HD1930 |         59 |         59 |       0 |    0 |     53 |      8 |      1 |    0 |          0 |
|             (gen_fifo.xpm_fifo_axis_inst)                                                                                                             |                                                            axis_data_fifo_512_cc_tx_xpm_fifo_axis_HD1930 |          2 |          2 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|             gaxis_rst_sync.xpm_cdc_sync_rst_inst                                                                                                      |                                                         axis_data_fifo_512_cc_tx_xpm_cdc_sync_rst_HD1931 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|             xpm_fifo_base_inst                                                                                                                        |                                                            axis_data_fifo_512_cc_tx_xpm_fifo_base_HD1932 |         57 |         57 |       0 |    0 |     49 |      8 |      1 |    0 |          0 |
|               (xpm_fifo_base_inst)                                                                                                                    |                                                            axis_data_fifo_512_cc_tx_xpm_fifo_base_HD1932 |          3 |          3 |       0 |    0 |      7 |      0 |      0 |    0 |          0 |
|               gen_sdpram.xpm_memory_base_inst                                                                                                         |                                                          axis_data_fifo_512_cc_tx_xpm_memory_base_HD1933 |          5 |          5 |       0 |    0 |      0 |      8 |      1 |    0 |          0 |
|               rdp_inst                                                                                                                                |                                         axis_data_fifo_512_cc_tx_xpm_counter_updn__parameterized0_HD1934 |         18 |         18 |       0 |    0 |      9 |      0 |      0 |    0 |          0 |
|               rdpp1_inst                                                                                                                              |                                         axis_data_fifo_512_cc_tx_xpm_counter_updn__parameterized1_HD1935 |          9 |          9 |       0 |    0 |      9 |      0 |      0 |    0 |          0 |
|               rst_d1_inst                                                                                                                             |                                                         axis_data_fifo_512_cc_tx_xpm_fifo_reg_bit_HD1936 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|               wrp_inst                                                                                                                                |                                       axis_data_fifo_512_cc_tx_xpm_counter_updn__parameterized0_0_HD1937 |         13 |         13 |       0 |    0 |      9 |      0 |      0 |    0 |          0 |
|               wrpp1_inst                                                                                                                              |                                       axis_data_fifo_512_cc_tx_xpm_counter_updn__parameterized1_1_HD1938 |          8 |          8 |       0 |    0 |      9 |      0 |      0 |    0 |          0 |
|               xpm_fifo_rst_inst                                                                                                                       |                                                             axis_data_fifo_512_cc_tx_xpm_fifo_rst_HD1939 |          2 |          2 |       0 |    0 |      5 |      0 |      0 |    0 |          0 |
|     inst_network_slice_array                                                                                                                          |                                                                      network_slice_array__parameterized0 |        584 |        584 |       0 |    0 |   2852 |      0 |      0 |    0 |          0 |
|       genblk1[0].nolabel_line115                                                                                                                      |                                                                        axis_register_slice_net_32_HD1983 |         41 |         41 |       0 |    0 |     70 |      0 |      0 |    0 |          0 |
|         inst                                                                                                                                          |                        axis_register_slice_net_32_axis_register_slice_v1_1_26_axis_register_slice_HD1984 |         41 |         41 |       0 |    0 |     70 |      0 |      0 |    0 |          0 |
|           (inst)                                                                                                                                      |                        axis_register_slice_net_32_axis_register_slice_v1_1_26_axis_register_slice_HD1984 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|           axisc_register_slice_0                                                                                                                      |                       axis_register_slice_net_32_axis_register_slice_v1_1_26_axisc_register_slice_HD1985 |         40 |         40 |       0 |    0 |     69 |      0 |      0 |    0 |          0 |
|       genblk1[0].nolabel_line127                                                                                                                      |                                                                        axis_register_slice_net_56_HD2023 |          8 |          8 |       0 |    0 |      6 |      0 |      0 |    0 |          0 |
|         inst                                                                                                                                          |                        axis_register_slice_net_56_axis_register_slice_v1_1_26_axis_register_slice_HD2024 |          8 |          8 |       0 |    0 |      6 |      0 |      0 |    0 |          0 |
|           (inst)                                                                                                                                      |                        axis_register_slice_net_56_axis_register_slice_v1_1_26_axis_register_slice_HD2024 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|           axisc_register_slice_0                                                                                                                      |                       axis_register_slice_net_56_axis_register_slice_v1_1_26_axisc_register_slice_HD2025 |          7 |          7 |       0 |    0 |      5 |      0 |      0 |    0 |          0 |
|       genblk1[0].nolabel_line139                                                                                                                      |                                                                        axis_register_slice_net_32_HD1986 |         41 |         41 |       0 |    0 |     70 |      0 |      0 |    0 |          0 |
|         inst                                                                                                                                          |                        axis_register_slice_net_32_axis_register_slice_v1_1_26_axis_register_slice_HD1987 |         41 |         41 |       0 |    0 |     70 |      0 |      0 |    0 |          0 |
|           (inst)                                                                                                                                      |                        axis_register_slice_net_32_axis_register_slice_v1_1_26_axis_register_slice_HD1987 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|           axisc_register_slice_0                                                                                                                      |                       axis_register_slice_net_32_axis_register_slice_v1_1_26_axisc_register_slice_HD1988 |         40 |         40 |       0 |    0 |     69 |      0 |      0 |    0 |          0 |
|       genblk1[0].nolabel_line151                                                                                                                      |                                                                        axis_register_slice_net_48_HD2051 |         57 |         57 |       0 |    0 |    102 |      0 |      0 |    0 |          0 |
|         inst                                                                                                                                          |                        axis_register_slice_net_48_axis_register_slice_v1_1_26_axis_register_slice_HD2052 |         57 |         57 |       0 |    0 |    102 |      0 |      0 |    0 |          0 |
|           (inst)                                                                                                                                      |                        axis_register_slice_net_48_axis_register_slice_v1_1_26_axis_register_slice_HD2052 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|           axisc_register_slice_0                                                                                                                      |                       axis_register_slice_net_48_axis_register_slice_v1_1_26_axisc_register_slice_HD2053 |         56 |         56 |       0 |    0 |    101 |      0 |      0 |    0 |          0 |
|       genblk1[0].nolabel_line164                                                                                                                      |                                                                       axis_register_slice_net_512_HD2079 |          0 |          0 |       0 |    0 |    465 |      0 |      0 |    0 |          0 |
|         inst                                                                                                                                          |                       axis_register_slice_net_512_axis_register_slice_v1_1_26_axis_register_slice_HD2080 |          0 |          0 |       0 |    0 |    465 |      0 |      0 |    0 |          0 |
|           axisc_register_slice_0                                                                                                                      |                      axis_register_slice_net_512_axis_register_slice_v1_1_26_axisc_register_slice_HD2081 |          0 |          0 |       0 |    0 |    465 |      0 |      0 |    0 |          0 |
|       genblk1[1].nolabel_line115                                                                                                                      |                                                                        axis_register_slice_net_32_HD1989 |         40 |         40 |       0 |    0 |     70 |      0 |      0 |    0 |          0 |
|         inst                                                                                                                                          |                        axis_register_slice_net_32_axis_register_slice_v1_1_26_axis_register_slice_HD1990 |         40 |         40 |       0 |    0 |     70 |      0 |      0 |    0 |          0 |
|           (inst)                                                                                                                                      |                        axis_register_slice_net_32_axis_register_slice_v1_1_26_axis_register_slice_HD1990 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|           axisc_register_slice_0                                                                                                                      |                       axis_register_slice_net_32_axis_register_slice_v1_1_26_axisc_register_slice_HD1991 |         39 |         39 |       0 |    0 |     69 |      0 |      0 |    0 |          0 |
|       genblk1[1].nolabel_line127                                                                                                                      |                                                                        axis_register_slice_net_56_HD2026 |          8 |          8 |       0 |    0 |      6 |      0 |      0 |    0 |          0 |
|         inst                                                                                                                                          |                        axis_register_slice_net_56_axis_register_slice_v1_1_26_axis_register_slice_HD2027 |          8 |          8 |       0 |    0 |      6 |      0 |      0 |    0 |          0 |
|           (inst)                                                                                                                                      |                        axis_register_slice_net_56_axis_register_slice_v1_1_26_axis_register_slice_HD2027 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|           axisc_register_slice_0                                                                                                                      |                       axis_register_slice_net_56_axis_register_slice_v1_1_26_axisc_register_slice_HD2028 |          7 |          7 |       0 |    0 |      5 |      0 |      0 |    0 |          0 |
|       genblk1[1].nolabel_line139                                                                                                                      |                                                                        axis_register_slice_net_32_HD1992 |         41 |         41 |       0 |    0 |     70 |      0 |      0 |    0 |          0 |
|         inst                                                                                                                                          |                        axis_register_slice_net_32_axis_register_slice_v1_1_26_axis_register_slice_HD1993 |         41 |         41 |       0 |    0 |     70 |      0 |      0 |    0 |          0 |
|           (inst)                                                                                                                                      |                        axis_register_slice_net_32_axis_register_slice_v1_1_26_axis_register_slice_HD1993 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|           axisc_register_slice_0                                                                                                                      |                       axis_register_slice_net_32_axis_register_slice_v1_1_26_axisc_register_slice_HD1994 |         40 |         40 |       0 |    0 |     69 |      0 |      0 |    0 |          0 |
|       genblk1[1].nolabel_line151                                                                                                                      |                                                                        axis_register_slice_net_48_HD2054 |         57 |         57 |       0 |    0 |    102 |      0 |      0 |    0 |          0 |
|         inst                                                                                                                                          |                        axis_register_slice_net_48_axis_register_slice_v1_1_26_axis_register_slice_HD2055 |         57 |         57 |       0 |    0 |    102 |      0 |      0 |    0 |          0 |
|           (inst)                                                                                                                                      |                        axis_register_slice_net_48_axis_register_slice_v1_1_26_axis_register_slice_HD2055 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|           axisc_register_slice_0                                                                                                                      |                       axis_register_slice_net_48_axis_register_slice_v1_1_26_axisc_register_slice_HD2056 |         56 |         56 |       0 |    0 |    101 |      0 |      0 |    0 |          0 |
|       genblk1[1].nolabel_line164                                                                                                                      |                                                                       axis_register_slice_net_512_HD2082 |          0 |          0 |       0 |    0 |    465 |      0 |      0 |    0 |          0 |
|         inst                                                                                                                                          |                       axis_register_slice_net_512_axis_register_slice_v1_1_26_axis_register_slice_HD2083 |          0 |          0 |       0 |    0 |    465 |      0 |      0 |    0 |          0 |
|           axisc_register_slice_0                                                                                                                      |                      axis_register_slice_net_512_axis_register_slice_v1_1_26_axisc_register_slice_HD2084 |          0 |          0 |       0 |    0 |    465 |      0 |      0 |    0 |          0 |
|       genblk1[2].nolabel_line115                                                                                                                      |                                                                        axis_register_slice_net_32_HD1995 |         41 |         41 |       0 |    0 |     70 |      0 |      0 |    0 |          0 |
|         inst                                                                                                                                          |                        axis_register_slice_net_32_axis_register_slice_v1_1_26_axis_register_slice_HD1996 |         41 |         41 |       0 |    0 |     70 |      0 |      0 |    0 |          0 |
|           (inst)                                                                                                                                      |                        axis_register_slice_net_32_axis_register_slice_v1_1_26_axis_register_slice_HD1996 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|           axisc_register_slice_0                                                                                                                      |                       axis_register_slice_net_32_axis_register_slice_v1_1_26_axisc_register_slice_HD1997 |         40 |         40 |       0 |    0 |     69 |      0 |      0 |    0 |          0 |
|       genblk1[2].nolabel_line127                                                                                                                      |                                                                        axis_register_slice_net_56_HD2029 |          8 |          8 |       0 |    0 |      6 |      0 |      0 |    0 |          0 |
|         inst                                                                                                                                          |                        axis_register_slice_net_56_axis_register_slice_v1_1_26_axis_register_slice_HD2030 |          8 |          8 |       0 |    0 |      6 |      0 |      0 |    0 |          0 |
|           (inst)                                                                                                                                      |                        axis_register_slice_net_56_axis_register_slice_v1_1_26_axis_register_slice_HD2030 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|           axisc_register_slice_0                                                                                                                      |                       axis_register_slice_net_56_axis_register_slice_v1_1_26_axisc_register_slice_HD2031 |          7 |          7 |       0 |    0 |      5 |      0 |      0 |    0 |          0 |
|       genblk1[2].nolabel_line139                                                                                                                      |                                                                        axis_register_slice_net_32_HD1998 |         41 |         41 |       0 |    0 |     70 |      0 |      0 |    0 |          0 |
|         inst                                                                                                                                          |                        axis_register_slice_net_32_axis_register_slice_v1_1_26_axis_register_slice_HD1999 |         41 |         41 |       0 |    0 |     70 |      0 |      0 |    0 |          0 |
|           (inst)                                                                                                                                      |                        axis_register_slice_net_32_axis_register_slice_v1_1_26_axis_register_slice_HD1999 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|           axisc_register_slice_0                                                                                                                      |                       axis_register_slice_net_32_axis_register_slice_v1_1_26_axisc_register_slice_HD2000 |         40 |         40 |       0 |    0 |     69 |      0 |      0 |    0 |          0 |
|       genblk1[2].nolabel_line151                                                                                                                      |                                                                        axis_register_slice_net_48_HD2057 |         57 |         57 |       0 |    0 |    102 |      0 |      0 |    0 |          0 |
|         inst                                                                                                                                          |                        axis_register_slice_net_48_axis_register_slice_v1_1_26_axis_register_slice_HD2058 |         57 |         57 |       0 |    0 |    102 |      0 |      0 |    0 |          0 |
|           (inst)                                                                                                                                      |                        axis_register_slice_net_48_axis_register_slice_v1_1_26_axis_register_slice_HD2058 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|           axisc_register_slice_0                                                                                                                      |                       axis_register_slice_net_48_axis_register_slice_v1_1_26_axisc_register_slice_HD2059 |         56 |         56 |       0 |    0 |    101 |      0 |      0 |    0 |          0 |
|       genblk1[2].nolabel_line164                                                                                                                      |                                                                       axis_register_slice_net_512_HD2085 |          0 |          0 |       0 |    0 |    465 |      0 |      0 |    0 |          0 |
|         inst                                                                                                                                          |                       axis_register_slice_net_512_axis_register_slice_v1_1_26_axis_register_slice_HD2086 |          0 |          0 |       0 |    0 |    465 |      0 |      0 |    0 |          0 |
|           axisc_register_slice_0                                                                                                                      |                      axis_register_slice_net_512_axis_register_slice_v1_1_26_axisc_register_slice_HD2087 |          0 |          0 |       0 |    0 |    465 |      0 |      0 |    0 |          0 |
|       genblk1[3].nolabel_line115                                                                                                                      |                                                                        axis_register_slice_net_32_HD2001 |         41 |         41 |       0 |    0 |     70 |      0 |      0 |    0 |          0 |
|         inst                                                                                                                                          |                        axis_register_slice_net_32_axis_register_slice_v1_1_26_axis_register_slice_HD2002 |         41 |         41 |       0 |    0 |     70 |      0 |      0 |    0 |          0 |
|           (inst)                                                                                                                                      |                        axis_register_slice_net_32_axis_register_slice_v1_1_26_axis_register_slice_HD2002 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|           axisc_register_slice_0                                                                                                                      |                       axis_register_slice_net_32_axis_register_slice_v1_1_26_axisc_register_slice_HD2003 |         40 |         40 |       0 |    0 |     69 |      0 |      0 |    0 |          0 |
|       genblk1[3].nolabel_line127                                                                                                                      |                                                                        axis_register_slice_net_56_HD2032 |          7 |          7 |       0 |    0 |      6 |      0 |      0 |    0 |          0 |
|         inst                                                                                                                                          |                        axis_register_slice_net_56_axis_register_slice_v1_1_26_axis_register_slice_HD2033 |          7 |          7 |       0 |    0 |      6 |      0 |      0 |    0 |          0 |
|           (inst)                                                                                                                                      |                        axis_register_slice_net_56_axis_register_slice_v1_1_26_axis_register_slice_HD2033 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|           axisc_register_slice_0                                                                                                                      |                       axis_register_slice_net_56_axis_register_slice_v1_1_26_axisc_register_slice_HD2034 |          6 |          6 |       0 |    0 |      5 |      0 |      0 |    0 |          0 |
|       genblk1[3].nolabel_line139                                                                                                                      |                                                                        axis_register_slice_net_32_HD2004 |         40 |         40 |       0 |    0 |     70 |      0 |      0 |    0 |          0 |
|         inst                                                                                                                                          |                        axis_register_slice_net_32_axis_register_slice_v1_1_26_axis_register_slice_HD2005 |         40 |         40 |       0 |    0 |     70 |      0 |      0 |    0 |          0 |
|           (inst)                                                                                                                                      |                        axis_register_slice_net_32_axis_register_slice_v1_1_26_axis_register_slice_HD2005 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|           axisc_register_slice_0                                                                                                                      |                       axis_register_slice_net_32_axis_register_slice_v1_1_26_axisc_register_slice_HD2006 |         39 |         39 |       0 |    0 |     69 |      0 |      0 |    0 |          0 |
|       genblk1[3].nolabel_line151                                                                                                                      |                                                                        axis_register_slice_net_48_HD2060 |         56 |         56 |       0 |    0 |    102 |      0 |      0 |    0 |          0 |
|         inst                                                                                                                                          |                        axis_register_slice_net_48_axis_register_slice_v1_1_26_axis_register_slice_HD2061 |         56 |         56 |       0 |    0 |    102 |      0 |      0 |    0 |          0 |
|           (inst)                                                                                                                                      |                        axis_register_slice_net_48_axis_register_slice_v1_1_26_axis_register_slice_HD2061 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|           axisc_register_slice_0                                                                                                                      |                       axis_register_slice_net_48_axis_register_slice_v1_1_26_axisc_register_slice_HD2062 |         55 |         55 |       0 |    0 |    101 |      0 |      0 |    0 |          0 |
|       genblk1[3].nolabel_line164                                                                                                                      |                                                                       axis_register_slice_net_512_HD2088 |          0 |          0 |       0 |    0 |    465 |      0 |      0 |    0 |          0 |
|         inst                                                                                                                                          |                       axis_register_slice_net_512_axis_register_slice_v1_1_26_axis_register_slice_HD2089 |          0 |          0 |       0 |    0 |    465 |      0 |      0 |    0 |          0 |
|           axisc_register_slice_0                                                                                                                      |                      axis_register_slice_net_512_axis_register_slice_v1_1_26_axisc_register_slice_HD2090 |          0 |          0 |       0 |    0 |    465 |      0 |      0 |    0 |          0 |
|     inst_network_stack                                                                                                                                |                                                                                            network_stack |      63639 |      56988 |    6070 |  581 | 148618 |     35 |     25 |    0 |          0 |
|       (inst_network_stack)                                                                                                                            |                                                                                            network_stack |        580 |        371 |       0 |  209 |    884 |      0 |      0 |    0 |          0 |
|       arp_server_inst                                                                                                                                 |                                                                              arp_server_subnet_ip_HD2092 |       1233 |       1081 |       0 |  152 |   3765 |      0 |      3 |    0 |          0 |
|         (arp_server_inst)                                                                                                                             |                                                                              arp_server_subnet_ip_HD2092 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|         inst                                                                                                                                          |                                                        arp_server_subnet_ip_arp_server_subnet_top_HD2093 |       1233 |       1081 |       0 |  152 |   3765 |      0 |      3 |    0 |          0 |
|           arpDataIn_internal_U                                                                                                                        |                                        arp_server_subnet_ip_arp_server_subnet_top_fifo_w1024_d2_S_HD2094 |        183 |        183 |       0 |    0 |    358 |      0 |      0 |    0 |          0 |
|             (arpDataIn_internal_U)                                                                                                                    |                                        arp_server_subnet_ip_arp_server_subnet_top_fifo_w1024_d2_S_HD2094 |          6 |          6 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|             U_arp_server_subnet_top_fifo_w1024_d2_S_ram                                                                                               |                             arp_server_subnet_ip_arp_server_subnet_top_fifo_w1024_d2_S_shiftReg_5_HD2095 |        177 |        177 |       0 |    0 |    354 |      0 |      0 |    0 |          0 |
|           arpDataOut_internal_U                                                                                                                       |                                      arp_server_subnet_ip_arp_server_subnet_top_fifo_w1024_d2_S_0_HD2096 |        215 |        215 |       0 |    0 |    427 |      0 |      0 |    0 |          0 |
|             (arpDataOut_internal_U)                                                                                                                   |                                      arp_server_subnet_ip_arp_server_subnet_top_fifo_w1024_d2_S_0_HD2096 |          4 |          4 |       0 |    0 |      5 |      0 |      0 |    0 |          0 |
|             U_arp_server_subnet_top_fifo_w1024_d2_S_ram                                                                                               |                               arp_server_subnet_ip_arp_server_subnet_top_fifo_w1024_d2_S_shiftReg_HD2097 |        211 |        211 |       0 |    0 |    422 |      0 |      0 |    0 |          0 |
|           arpReplyMetaFifo_U                                                                                                                          |                                         arp_server_subnet_ip_arp_server_subnet_top_fifo_w128_d4_S_HD2098 |         91 |         27 |       0 |   64 |      5 |      0 |      0 |    0 |          0 |
|             (arpReplyMetaFifo_U)                                                                                                                      |                                         arp_server_subnet_ip_arp_server_subnet_top_fifo_w128_d4_S_HD2098 |          9 |          9 |       0 |    0 |      5 |      0 |      0 |    0 |          0 |
|             U_arp_server_subnet_top_fifo_w128_d4_S_ram                                                                                                |                                arp_server_subnet_ip_arp_server_subnet_top_fifo_w128_d4_S_shiftReg_HD2099 |         82 |         18 |       0 |   64 |      0 |      0 |      0 |    0 |          0 |
|           arpRequestMetaFifo_U                                                                                                                        |                                          arp_server_subnet_ip_arp_server_subnet_top_fifo_w32_d4_S_HD2100 |         22 |          6 |       0 |   16 |      5 |      0 |      0 |    0 |          0 |
|             (arpRequestMetaFifo_U)                                                                                                                    |                                          arp_server_subnet_ip_arp_server_subnet_top_fifo_w32_d4_S_HD2100 |          5 |          5 |       0 |    0 |      5 |      0 |      0 |    0 |          0 |
|             U_arp_server_subnet_top_fifo_w32_d4_S_ram                                                                                                 |                                 arp_server_subnet_ip_arp_server_subnet_top_fifo_w32_d4_S_shiftReg_HD2101 |         17 |          1 |       0 |   16 |      0 |      0 |      0 |    0 |          0 |
|           arpTableInsertFifo_U                                                                                                                        |                                          arp_server_subnet_ip_arp_server_subnet_top_fifo_w81_d4_S_HD2102 |         41 |          9 |       0 |   32 |      5 |      0 |      0 |    0 |          0 |
|             (arpTableInsertFifo_U)                                                                                                                    |                                          arp_server_subnet_ip_arp_server_subnet_top_fifo_w81_d4_S_HD2102 |          7 |          7 |       0 |    0 |      5 |      0 |      0 |    0 |          0 |
|             U_arp_server_subnet_top_fifo_w81_d4_S_ram                                                                                                 |                                 arp_server_subnet_ip_arp_server_subnet_top_fifo_w81_d4_S_shiftReg_HD2103 |         34 |          2 |       0 |   32 |      0 |      0 |      0 |    0 |          0 |
|           arp_table_U0                                                                                                                                |                                              arp_server_subnet_ip_arp_server_subnet_top_arp_table_HD2104 |        126 |        126 |       0 |    0 |    503 |      0 |      3 |    0 |          0 |
|             (arp_table_U0)                                                                                                                            |                                              arp_server_subnet_ip_arp_server_subnet_top_arp_table_HD2104 |         33 |         33 |       0 |    0 |    263 |      0 |      0 |    0 |          0 |
|             arpTable_macAddress_V_U                                                                                                                   |       arp_server_subnet_ip_arp_server_subnet_top_arp_table_arpTable_macAddress_V_RAM_1P_BRAM_1R1W_HD2105 |          8 |          8 |       0 |    0 |      0 |      0 |      2 |    0 |          0 |
|             arpTable_valid_U                                                                                                                          |              arp_server_subnet_ip_arp_server_subnet_top_arp_table_arpTable_valid_RAM_1P_BRAM_1R1W_HD2106 |          0 |          0 |       0 |    0 |      0 |      0 |      1 |    0 |          0 |
|             regslice_both_m_axis_arp_lookup_reply_U                                                                                                   |                          arp_server_subnet_ip_arp_server_subnet_top_regslice_both__parameterized3_HD2107 |         33 |         33 |       0 |    0 |    102 |      0 |      0 |    0 |          0 |
|             regslice_both_m_axis_host_arp_lookup_reply_U                                                                                              |                        arp_server_subnet_ip_arp_server_subnet_top_regslice_both__parameterized3_3_HD2108 |         10 |         10 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|             regslice_both_s_axis_arp_lookup_request_U                                                                                                 |                          arp_server_subnet_ip_arp_server_subnet_top_regslice_both__parameterized2_HD2109 |         21 |         21 |       0 |    0 |     68 |      0 |      0 |    0 |          0 |
|             regslice_both_s_axis_host_arp_lookup_request_U                                                                                            |                        arp_server_subnet_ip_arp_server_subnet_top_regslice_both__parameterized2_4_HD2110 |         21 |         21 |       0 |    0 |     68 |      0 |      0 |    0 |          0 |
|           convert_axis_to_net_axis_512_U0                                                                                                             |                         arp_server_subnet_ip_arp_server_subnet_top_convert_axis_to_net_axis_512_s_HD2111 |        100 |        100 |       0 |    0 |    541 |      0 |      0 |    0 |          0 |
|             (convert_axis_to_net_axis_512_U0)                                                                                                         |                         arp_server_subnet_ip_arp_server_subnet_top_convert_axis_to_net_axis_512_s_HD2111 |          1 |          1 |       0 |    0 |    179 |      0 |      0 |    0 |          0 |
|             regslice_both_s_axis_V_data_V_U                                                                                                           |                                        arp_server_subnet_ip_arp_server_subnet_top_regslice_both_1_HD2112 |         93 |         93 |       0 |    0 |    356 |      0 |      0 |    0 |          0 |
|             regslice_both_s_axis_V_last_V_U                                                                                                           |                        arp_server_subnet_ip_arp_server_subnet_top_regslice_both__parameterized1_2_HD2113 |          6 |          6 |       0 |    0 |      6 |      0 |      0 |    0 |          0 |
|           convert_net_axis_to_axis_512_U0                                                                                                             |                         arp_server_subnet_ip_arp_server_subnet_top_convert_net_axis_to_axis_512_s_HD2114 |        119 |        119 |       0 |    0 |    647 |      0 |      0 |    0 |          0 |
|             (convert_net_axis_to_axis_512_U0)                                                                                                         |                         arp_server_subnet_ip_arp_server_subnet_top_convert_net_axis_to_axis_512_s_HD2114 |          1 |          1 |       0 |    0 |    215 |      0 |      0 |    0 |          0 |
|             regslice_both_m_axis_V_data_V_U                                                                                                           |                                          arp_server_subnet_ip_arp_server_subnet_top_regslice_both_HD2115 |        117 |        117 |       0 |    0 |    426 |      0 |      0 |    0 |          0 |
|             regslice_both_m_axis_V_last_V_U                                                                                                           |                          arp_server_subnet_ip_arp_server_subnet_top_regslice_both__parameterized1_HD2116 |          2 |          2 |       0 |    0 |      6 |      0 |      0 |    0 |          0 |
|           generate_arp_pkg_512_U0                                                                                                                     |                                 arp_server_subnet_ip_arp_server_subnet_top_generate_arp_pkg_512_s_HD2117 |         12 |         12 |       0 |    0 |    440 |      0 |      0 |    0 |          0 |
|           myIpAddress_c16_U                                                                                                                           |                                          arp_server_subnet_ip_arp_server_subnet_top_fifo_w32_d3_S_HD2118 |         26 |         10 |       0 |   16 |      5 |      0 |      0 |    0 |          0 |
|             (myIpAddress_c16_U)                                                                                                                       |                                          arp_server_subnet_ip_arp_server_subnet_top_fifo_w32_d3_S_HD2118 |          7 |          7 |       0 |    0 |      5 |      0 |      0 |    0 |          0 |
|             U_arp_server_subnet_top_fifo_w32_d3_S_ram                                                                                                 |                                 arp_server_subnet_ip_arp_server_subnet_top_fifo_w32_d3_S_shiftReg_HD2119 |         19 |          3 |       0 |   16 |      0 |      0 |      0 |    0 |          0 |
|           myIpAddress_c_U                                                                                                                             |                                          arp_server_subnet_ip_arp_server_subnet_top_fifo_w32_d2_S_HD2120 |         38 |         38 |       0 |    0 |     68 |      0 |      0 |    0 |          0 |
|             (myIpAddress_c_U)                                                                                                                         |                                          arp_server_subnet_ip_arp_server_subnet_top_fifo_w32_d2_S_HD2120 |          5 |          5 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|             U_arp_server_subnet_top_fifo_w32_d2_S_ram                                                                                                 |                                 arp_server_subnet_ip_arp_server_subnet_top_fifo_w32_d2_S_shiftReg_HD2121 |         33 |         33 |       0 |    0 |     64 |      0 |      0 |    0 |          0 |
|           myMacAddress_c_U                                                                                                                            |                                          arp_server_subnet_ip_arp_server_subnet_top_fifo_w48_d4_S_HD2122 |         33 |          9 |       0 |   24 |      5 |      0 |      0 |    0 |          0 |
|             (myMacAddress_c_U)                                                                                                                        |                                          arp_server_subnet_ip_arp_server_subnet_top_fifo_w48_d4_S_HD2122 |          7 |          7 |       0 |    0 |      5 |      0 |      0 |    0 |          0 |
|             U_arp_server_subnet_top_fifo_w48_d4_S_ram                                                                                                 |                                 arp_server_subnet_ip_arp_server_subnet_top_fifo_w48_d4_S_shiftReg_HD2123 |         26 |          2 |       0 |   24 |      0 |      0 |      0 |    0 |          0 |
|           process_arp_pkg_512_U0                                                                                                                      |                                  arp_server_subnet_ip_arp_server_subnet_top_process_arp_pkg_512_s_HD2124 |        233 |        233 |       0 |    0 |    756 |      0 |      0 |    0 |          0 |
|       icmp_in_data_converter                                                                                                                          |                                                                          axis_512_to_64_converter_HD2126 |        322 |        322 |       0 |    0 |    667 |      0 |      0 |    0 |          0 |
|         inst                                                                                                                                          |                      axis_512_to_64_converter_axis_dwidth_converter_v1_1_25_axis_dwidth_converter_HD2127 |        322 |        322 |       0 |    0 |    667 |      0 |      0 |    0 |          0 |
|           (inst)                                                                                                                                      |                      axis_512_to_64_converter_axis_dwidth_converter_v1_1_25_axis_dwidth_converter_HD2127 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|           gen_downsizer_conversion.axisc_downsizer_0                                                                                                  |                            axis_512_to_64_converter_axis_dwidth_converter_v1_1_25_axisc_downsizer_HD2128 |        321 |        321 |       0 |    0 |    666 |      0 |      0 |    0 |          0 |
|       icmp_out_data_converter                                                                                                                         |                                                                          axis_64_to_512_converter_HD2130 |         20 |         20 |       0 |    0 |    663 |      0 |      0 |    0 |          0 |
|         inst                                                                                                                                          |                      axis_64_to_512_converter_axis_dwidth_converter_v1_1_25_axis_dwidth_converter_HD2131 |         20 |         20 |       0 |    0 |    663 |      0 |      0 |    0 |          0 |
|           (inst)                                                                                                                                      |                      axis_64_to_512_converter_axis_dwidth_converter_v1_1_25_axis_dwidth_converter_HD2131 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|           gen_upsizer_conversion.axisc_upsizer_0                                                                                                      |                              axis_64_to_512_converter_axis_dwidth_converter_v1_1_25_axisc_upsizer_HD2132 |         19 |         19 |       0 |    0 |    662 |      0 |      0 |    0 |          0 |
|       icmp_server_inst                                                                                                                                |                                                                                    icmp_server_ip_HD2134 |       1687 |       1416 |     254 |   17 |   2117 |      1 |      1 |    0 |          0 |
|         inst                                                                                                                                          |                                                                    icmp_server_ip_icmp_server_top_HD2135 |       1687 |       1416 |     254 |   17 |   2117 |      1 |      1 |    0 |          0 |
|           check_icmp_checksum_U0                                                                                                                      |                                                icmp_server_ip_icmp_server_top_check_icmp_checksum_HD2136 |        541 |        541 |       0 |    0 |    446 |      0 |      0 |    0 |          0 |
|           convert_axis_to_net_axis_64_1_U0                                                                                                            |                                      icmp_server_ip_icmp_server_top_convert_axis_to_net_axis_64_1_HD2137 |         10 |         10 |       0 |    0 |     10 |      0 |      0 |    0 |          0 |
|             (convert_axis_to_net_axis_64_1_U0)                                                                                                        |                                      icmp_server_ip_icmp_server_top_convert_axis_to_net_axis_64_1_HD2137 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|             regslice_both_udpIn_V_data_V_U                                                                                                            |                                                   icmp_server_ip_icmp_server_top_regslice_both_16_HD2138 |          4 |          4 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|             regslice_both_udpIn_V_last_V_U                                                                                                            |                                   icmp_server_ip_icmp_server_top_regslice_both__parameterized1_18_HD2140 |          6 |          6 |       0 |    0 |      6 |      0 |      0 |    0 |          0 |
|           convert_axis_to_net_axis_64_2_U0                                                                                                            |                                      icmp_server_ip_icmp_server_top_convert_axis_to_net_axis_64_2_HD2141 |         10 |         10 |       0 |    0 |     10 |      0 |      0 |    0 |          0 |
|             (convert_axis_to_net_axis_64_2_U0)                                                                                                        |                                      icmp_server_ip_icmp_server_top_convert_axis_to_net_axis_64_2_HD2141 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|             regslice_both_ttlIn_V_data_V_U                                                                                                            |                                                   icmp_server_ip_icmp_server_top_regslice_both_13_HD2142 |          4 |          4 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|             regslice_both_ttlIn_V_last_V_U                                                                                                            |                                   icmp_server_ip_icmp_server_top_regslice_both__parameterized1_15_HD2144 |          6 |          6 |       0 |    0 |      6 |      0 |      0 |    0 |          0 |
|           convert_axis_to_net_axis_64_U0                                                                                                              |                                      icmp_server_ip_icmp_server_top_convert_axis_to_net_axis_64_s_HD2145 |         53 |         53 |       0 |    0 |    233 |      0 |      0 |    0 |          0 |
|             (convert_axis_to_net_axis_64_U0)                                                                                                          |                                      icmp_server_ip_icmp_server_top_convert_axis_to_net_axis_64_s_HD2145 |          1 |          1 |       0 |    0 |     75 |      0 |      0 |    0 |          0 |
|             regslice_both_s_axis_V_data_V_U                                                                                                           |                                                   icmp_server_ip_icmp_server_top_regslice_both_10_HD2146 |         38 |         38 |       0 |    0 |    132 |      0 |      0 |    0 |          0 |
|             regslice_both_s_axis_V_keep_V_U                                                                                                           |                                   icmp_server_ip_icmp_server_top_regslice_both__parameterized0_11_HD2147 |          8 |          8 |       0 |    0 |     20 |      0 |      0 |    0 |          0 |
|             regslice_both_s_axis_V_last_V_U                                                                                                           |                                   icmp_server_ip_icmp_server_top_regslice_both__parameterized1_12_HD2148 |          6 |          6 |       0 |    0 |      6 |      0 |      0 |    0 |          0 |
|           convert_net_axis_to_axis_64_U0                                                                                                              |                                      icmp_server_ip_icmp_server_top_convert_net_axis_to_axis_64_s_HD2149 |         57 |         57 |       0 |    0 |    235 |      0 |      0 |    0 |          0 |
|             (convert_net_axis_to_axis_64_U0)                                                                                                          |                                      icmp_server_ip_icmp_server_top_convert_net_axis_to_axis_64_s_HD2149 |          1 |          1 |       0 |    0 |     77 |      0 |      0 |    0 |          0 |
|             regslice_both_m_axis_V_data_V_U                                                                                                           |                                                      icmp_server_ip_icmp_server_top_regslice_both_HD2150 |         42 |         42 |       0 |    0 |    132 |      0 |      0 |    0 |          0 |
|             regslice_both_m_axis_V_keep_V_U                                                                                                           |                                      icmp_server_ip_icmp_server_top_regslice_both__parameterized0_HD2151 |          9 |          9 |       0 |    0 |     20 |      0 |      0 |    0 |          0 |
|             regslice_both_m_axis_V_last_V_U                                                                                                           |                                      icmp_server_ip_icmp_server_top_regslice_both__parameterized1_HD2152 |          6 |          6 |       0 |    0 |      6 |      0 |      0 |    0 |          0 |
|           dataIn_internal_U                                                                                                                           |                                                     icmp_server_ip_icmp_server_top_fifo_w128_d2_S_HD2153 |         80 |         80 |       0 |    0 |    150 |      0 |      0 |    0 |          0 |
|             (dataIn_internal_U)                                                                                                                       |                                                     icmp_server_ip_icmp_server_top_fifo_w128_d2_S_HD2153 |          6 |          6 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|             U_icmp_server_top_fifo_w128_d2_S_ram                                                                                                      |                                          icmp_server_ip_icmp_server_top_fifo_w128_d2_S_shiftReg_9_HD2154 |         74 |         74 |       0 |    0 |    146 |      0 |      0 |    0 |          0 |
|           dataOut_internal_U                                                                                                                          |                                                   icmp_server_ip_icmp_server_top_fifo_w128_d2_S_0_HD2155 |         76 |         76 |       0 |    0 |    150 |      0 |      0 |    0 |          0 |
|             (dataOut_internal_U)                                                                                                                      |                                                   icmp_server_ip_icmp_server_top_fifo_w128_d2_S_0_HD2155 |          3 |          3 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|             U_icmp_server_top_fifo_w128_d2_S_ram                                                                                                      |                                          icmp_server_ip_icmp_server_top_fifo_w128_d2_S_shiftReg_8_HD2156 |         73 |         73 |       0 |    0 |    146 |      0 |      0 |    0 |          0 |
|           dropper_U0                                                                                                                                  |                                                            icmp_server_ip_icmp_server_top_dropper_HD2157 |         13 |         13 |       0 |    0 |     81 |      0 |      0 |    0 |          0 |
|           icmp_server_stream_stream_stream_stream_net_axis_64_0_checksumStreams_1_U                                                                   |                                                     icmp_server_ip_icmp_server_top_fifo_w16_d16_S_HD2158 |         24 |         16 |       0 |    8 |      7 |      0 |      0 |    0 |          0 |
|             (icmp_server_stream_stream_stream_stream_net_axis_64_0_checksumStreams_1_U)                                                               |                                                     icmp_server_ip_icmp_server_top_fifo_w16_d16_S_HD2158 |          6 |          6 |       0 |    0 |      7 |      0 |      0 |    0 |          0 |
|             U_icmp_server_top_fifo_w16_d16_S_ram                                                                                                      |                                          icmp_server_ip_icmp_server_top_fifo_w16_d16_S_shiftReg_7_HD2159 |         18 |         10 |       0 |    8 |      0 |      0 |      0 |    0 |          0 |
|           icmp_server_stream_stream_stream_stream_net_axis_64_0_checksumStreams_U                                                                     |                                                   icmp_server_ip_icmp_server_top_fifo_w16_d16_S_1_HD2160 |         29 |         21 |       0 |    8 |      7 |      0 |      0 |    0 |          0 |
|             (icmp_server_stream_stream_stream_stream_net_axis_64_0_checksumStreams_U)                                                                 |                                                   icmp_server_ip_icmp_server_top_fifo_w16_d16_S_1_HD2160 |          8 |          8 |       0 |    0 |      7 |      0 |      0 |    0 |          0 |
|             U_icmp_server_top_fifo_w16_d16_S_ram                                                                                                      |                                            icmp_server_ip_icmp_server_top_fifo_w16_d16_S_shiftReg_HD2161 |         21 |         13 |       0 |    8 |      0 |      0 |      0 |    0 |          0 |
|           icmp_server_stream_stream_stream_stream_net_axis_64_0_dataStreams_1_U                                                                       |                                                    icmp_server_ip_icmp_server_top_fifo_w128_d16_A_HD2162 |         64 |         16 |      48 |    0 |     93 |      0 |      0 |    0 |          0 |
|             (icmp_server_stream_stream_stream_stream_net_axis_64_0_dataStreams_1_U)                                                                   |                                                    icmp_server_ip_icmp_server_top_fifo_w128_d16_A_HD2162 |         12 |         12 |       0 |    0 |     16 |      0 |      0 |    0 |          0 |
|             U_icmp_server_top_fifo_w128_d16_A_ram                                                                                                     |                                              icmp_server_ip_icmp_server_top_fifo_w128_d16_A_ram_6_HD2163 |         52 |          4 |      48 |    0 |     77 |      0 |      0 |    0 |          0 |
|           icmp_server_stream_stream_stream_stream_net_axis_64_0_dataStreams_U                                                                         |                                                  icmp_server_ip_icmp_server_top_fifo_w128_d16_A_2_HD2164 |        164 |        116 |      48 |    0 |     93 |      0 |      0 |    0 |          0 |
|             (icmp_server_stream_stream_stream_stream_net_axis_64_0_dataStreams_U)                                                                     |                                                  icmp_server_ip_icmp_server_top_fifo_w128_d16_A_2_HD2164 |         12 |         12 |       0 |    0 |     16 |      0 |      0 |    0 |          0 |
|             U_icmp_server_top_fifo_w128_d16_A_ram                                                                                                     |                                                icmp_server_ip_icmp_server_top_fifo_w128_d16_A_ram_HD2165 |        152 |        104 |      48 |    0 |     77 |      0 |      0 |    0 |          0 |
|           insertChecksum_U0                                                                                                                           |                                                     icmp_server_ip_icmp_server_top_insertChecksum_HD2166 |        108 |        108 |       0 |    0 |    257 |      0 |      0 |    0 |          0 |
|           packageBuffer1_U                                                                                                                            |                                                     icmp_server_ip_icmp_server_top_fifo_w73_d64_A_HD2167 |        112 |         28 |      84 |    0 |    101 |      0 |      0 |    0 |          0 |
|             (packageBuffer1_U)                                                                                                                        |                                                     icmp_server_ip_icmp_server_top_fifo_w73_d64_A_HD2167 |         19 |         19 |       0 |    0 |     22 |      0 |      0 |    0 |          0 |
|             U_icmp_server_top_fifo_w73_d64_A_ram                                                                                                      |                                                 icmp_server_ip_icmp_server_top_fifo_w73_d64_A_ram_HD2168 |         94 |         10 |      84 |    0 |     79 |      0 |      0 |    0 |          0 |
|           ttlIn_internal_U                                                                                                                            |                                                   icmp_server_ip_icmp_server_top_fifo_w128_d2_S_3_HD2169 |         11 |         11 |       0 |    0 |      6 |      0 |      0 |    0 |          0 |
|             (ttlIn_internal_U)                                                                                                                        |                                                   icmp_server_ip_icmp_server_top_fifo_w128_d2_S_3_HD2169 |          6 |          6 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|             U_icmp_server_top_fifo_w128_d2_S_ram                                                                                                      |                                          icmp_server_ip_icmp_server_top_fifo_w128_d2_S_shiftReg_5_HD2170 |          5 |          5 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|           udpAddIpHeader_U0                                                                                                                           |                                                     icmp_server_ip_icmp_server_top_udpAddIpHeader_HD2171 |        128 |        128 |       0 |    0 |     72 |      0 |      0 |    0 |          0 |
|           udpIn_internal_U                                                                                                                            |                                                   icmp_server_ip_icmp_server_top_fifo_w128_d2_S_4_HD2172 |          7 |          7 |       0 |    0 |      6 |      0 |      0 |    0 |          0 |
|             (udpIn_internal_U)                                                                                                                        |                                                   icmp_server_ip_icmp_server_top_fifo_w128_d2_S_4_HD2172 |          6 |          6 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|             U_icmp_server_top_fifo_w128_d2_S_ram                                                                                                      |                                            icmp_server_ip_icmp_server_top_fifo_w128_d2_S_shiftReg_HD2173 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|           udpPort2addIpHeader_data_U                                                                                                                  |                                                   icmp_server_ip_icmp_server_top_fifo_w128_d192_A_HD2174 |         35 |         35 |       0 |    0 |     36 |      1 |      1 |    0 |          0 |
|             (udpPort2addIpHeader_data_U)                                                                                                              |                                                   icmp_server_ip_icmp_server_top_fifo_w128_d192_A_HD2174 |         23 |         23 |       0 |    0 |     28 |      0 |      0 |    0 |          0 |
|             U_icmp_server_top_fifo_w128_d192_A_ram                                                                                                    |                                               icmp_server_ip_icmp_server_top_fifo_w128_d192_A_ram_HD2175 |         12 |         12 |       0 |    0 |      8 |      1 |      1 |    0 |          0 |
|           udpPort2addIpHeader_header_U                                                                                                                |                                                     icmp_server_ip_icmp_server_top_fifo_w64_d64_A_HD2176 |        115 |         41 |      74 |    0 |     92 |      0 |      0 |    0 |          0 |
|             (udpPort2addIpHeader_header_U)                                                                                                            |                                                     icmp_server_ip_icmp_server_top_fifo_w64_d64_A_HD2176 |         19 |         19 |       0 |    0 |     22 |      0 |      0 |    0 |          0 |
|             U_icmp_server_top_fifo_w64_d64_A_ram                                                                                                      |                                                 icmp_server_ip_icmp_server_top_fifo_w64_d64_A_ram_HD2177 |         97 |         23 |      74 |    0 |     70 |      0 |      0 |    0 |          0 |
|           udpPortUnreachable_U0                                                                                                                       |                                                 icmp_server_ip_icmp_server_top_udpPortUnreachable_HD2178 |         50 |         50 |       0 |    0 |     26 |      0 |      0 |    0 |          0 |
|           validFifo_U                                                                                                                                 |                                                       icmp_server_ip_icmp_server_top_fifo_w1_d8_S_HD2179 |          8 |          7 |       0 |    1 |      6 |      0 |      0 |    0 |          0 |
|             (validFifo_U)                                                                                                                             |                                                       icmp_server_ip_icmp_server_top_fifo_w1_d8_S_HD2179 |          5 |          5 |       0 |    0 |      6 |      0 |      0 |    0 |          0 |
|             U_icmp_server_top_fifo_w1_d8_S_ram                                                                                                        |                                              icmp_server_ip_icmp_server_top_fifo_w1_d8_S_shiftReg_HD2180 |          3 |          2 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|       inst_meta_slice_00                                                                                                                              |                                                                                           meta_reg_array |         82 |         82 |       0 |    0 |    140 |      0 |      0 |    0 |          0 |
|         genblk1[0].inst_reg                                                                                                                           |                                                                                      meta_reg__xdcDup__3 |         41 |         41 |       0 |    0 |     70 |      0 |      0 |    0 |          0 |
|           inst_reg_slice                                                                                                                              |                                                                       axis_register_slice_meta_32_HD2417 |         41 |         41 |       0 |    0 |     70 |      0 |      0 |    0 |          0 |
|             inst                                                                                                                                      |                       axis_register_slice_meta_32_axis_register_slice_v1_1_26_axis_register_slice_HD2418 |         41 |         41 |       0 |    0 |     70 |      0 |      0 |    0 |          0 |
|               (inst)                                                                                                                                  |                       axis_register_slice_meta_32_axis_register_slice_v1_1_26_axis_register_slice_HD2418 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|               axisc_register_slice_0                                                                                                                  |                      axis_register_slice_meta_32_axis_register_slice_v1_1_26_axisc_register_slice_HD2419 |         40 |         40 |       0 |    0 |     69 |      0 |      0 |    0 |          0 |
|         genblk1[1].inst_reg                                                                                                                           |                                                                                                 meta_reg |         41 |         41 |       0 |    0 |     70 |      0 |      0 |    0 |          0 |
|           inst_reg_slice                                                                                                                              |                                                                       axis_register_slice_meta_32_HD2414 |         41 |         41 |       0 |    0 |     70 |      0 |      0 |    0 |          0 |
|             inst                                                                                                                                      |                       axis_register_slice_meta_32_axis_register_slice_v1_1_26_axis_register_slice_HD2415 |         41 |         41 |       0 |    0 |     70 |      0 |      0 |    0 |          0 |
|               (inst)                                                                                                                                  |                       axis_register_slice_meta_32_axis_register_slice_v1_1_26_axis_register_slice_HD2415 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|               axisc_register_slice_0                                                                                                                  |                      axis_register_slice_meta_32_axis_register_slice_v1_1_26_axisc_register_slice_HD2416 |         40 |         40 |       0 |    0 |     69 |      0 |      0 |    0 |          0 |
|       inst_meta_slice_10                                                                                                                              |                                                                           meta_reg_array__parameterized0 |        116 |        116 |       0 |    0 |    208 |      0 |      0 |    0 |          0 |
|         genblk1[0].inst_reg                                                                                                                           |                                                                      meta_reg__parameterized0__xdcDup__3 |         58 |         58 |       0 |    0 |    104 |      0 |      0 |    0 |          0 |
|           inst_reg_slice                                                                                                                              |                                                                       axis_register_slice_meta_56_HD2429 |         58 |         58 |       0 |    0 |    104 |      0 |      0 |    0 |          0 |
|             inst                                                                                                                                      |                       axis_register_slice_meta_56_axis_register_slice_v1_1_26_axis_register_slice_HD2430 |         58 |         58 |       0 |    0 |    104 |      0 |      0 |    0 |          0 |
|               (inst)                                                                                                                                  |                       axis_register_slice_meta_56_axis_register_slice_v1_1_26_axis_register_slice_HD2430 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|               axisc_register_slice_0                                                                                                                  |                      axis_register_slice_meta_56_axis_register_slice_v1_1_26_axisc_register_slice_HD2431 |         57 |         57 |       0 |    0 |    103 |      0 |      0 |    0 |          0 |
|         genblk1[1].inst_reg                                                                                                                           |                                                                                 meta_reg__parameterized0 |         58 |         58 |       0 |    0 |    104 |      0 |      0 |    0 |          0 |
|           inst_reg_slice                                                                                                                              |                                                                       axis_register_slice_meta_56_HD2426 |         58 |         58 |       0 |    0 |    104 |      0 |      0 |    0 |          0 |
|             inst                                                                                                                                      |                       axis_register_slice_meta_56_axis_register_slice_v1_1_26_axis_register_slice_HD2427 |         58 |         58 |       0 |    0 |    104 |      0 |      0 |    0 |          0 |
|               (inst)                                                                                                                                  |                       axis_register_slice_meta_56_axis_register_slice_v1_1_26_axis_register_slice_HD2427 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|               axisc_register_slice_0                                                                                                                  |                      axis_register_slice_meta_56_axis_register_slice_v1_1_26_axisc_register_slice_HD2428 |         57 |         57 |       0 |    0 |    103 |      0 |      0 |    0 |          0 |
|       inst_reg_array_0                                                                                                                                |                                                                           axis_reg_array__parameterized7 |        387 |        387 |       0 |    0 |    720 |      0 |      0 |    0 |          0 |
|         genblk1[0].inst_reg                                                                                                                           |                                                                                     axis_reg__xdcDup__67 |        185 |        185 |       0 |    0 |    360 |      0 |      0 |    0 |          0 |
|           inst_reg_slice                                                                                                                              |                                                                            axis_register_slice_512_HD920 |        185 |        185 |       0 |    0 |    360 |      0 |      0 |    0 |          0 |
|             inst                                                                                                                                      |                            axis_register_slice_512_axis_register_slice_v1_1_26_axis_register_slice_HD921 |        185 |        185 |       0 |    0 |    360 |      0 |      0 |    0 |          0 |
|               (inst)                                                                                                                                  |                            axis_register_slice_512_axis_register_slice_v1_1_26_axis_register_slice_HD921 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|               axisc_register_slice_0                                                                                                                  |                           axis_register_slice_512_axis_register_slice_v1_1_26_axisc_register_slice_HD922 |        184 |        184 |       0 |    0 |    359 |      0 |      0 |    0 |          0 |
|         genblk1[1].inst_reg                                                                                                                           |                                                                                     axis_reg__xdcDup__68 |        202 |        202 |       0 |    0 |    360 |      0 |      0 |    0 |          0 |
|           (genblk1[1].inst_reg)                                                                                                                       |                                                                                     axis_reg__xdcDup__68 |         17 |         17 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|           inst_reg_slice                                                                                                                              |                                                                            axis_register_slice_512_HD923 |        185 |        185 |       0 |    0 |    360 |      0 |      0 |    0 |          0 |
|             inst                                                                                                                                      |                            axis_register_slice_512_axis_register_slice_v1_1_26_axis_register_slice_HD924 |        185 |        185 |       0 |    0 |    360 |      0 |      0 |    0 |          0 |
|               (inst)                                                                                                                                  |                            axis_register_slice_512_axis_register_slice_v1_1_26_axis_register_slice_HD924 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|               axisc_register_slice_0                                                                                                                  |                           axis_register_slice_512_axis_register_slice_v1_1_26_axisc_register_slice_HD925 |        184 |        184 |       0 |    0 |    359 |      0 |      0 |    0 |          0 |
|       inst_reg_slice_arp_r                                                                                                                            |                                                                          axis_reg_array__parameterized15 |        652 |        652 |       0 |    0 |   1248 |      0 |      0 |    0 |          0 |
|         genblk1[0].inst_reg                                                                                                                           |                                                                                     axis_reg__xdcDup__83 |        335 |        335 |       0 |    0 |    624 |      0 |      0 |    0 |          0 |
|           (genblk1[0].inst_reg)                                                                                                                       |                                                                                     axis_reg__xdcDup__83 |         18 |         18 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|           inst_reg_slice                                                                                                                              |                                                                            axis_register_slice_512_HD914 |        317 |        317 |       0 |    0 |    624 |      0 |      0 |    0 |          0 |
|             inst                                                                                                                                      |                            axis_register_slice_512_axis_register_slice_v1_1_26_axis_register_slice_HD915 |        317 |        317 |       0 |    0 |    624 |      0 |      0 |    0 |          0 |
|               (inst)                                                                                                                                  |                            axis_register_slice_512_axis_register_slice_v1_1_26_axis_register_slice_HD915 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|               axisc_register_slice_0                                                                                                                  |                           axis_register_slice_512_axis_register_slice_v1_1_26_axisc_register_slice_HD916 |        316 |        316 |       0 |    0 |    623 |      0 |      0 |    0 |          0 |
|         genblk1[1].inst_reg                                                                                                                           |                                                                                     axis_reg__xdcDup__84 |        317 |        317 |       0 |    0 |    624 |      0 |      0 |    0 |          0 |
|           inst_reg_slice                                                                                                                              |                                                                            axis_register_slice_512_HD917 |        317 |        317 |       0 |    0 |    624 |      0 |      0 |    0 |          0 |
|             inst                                                                                                                                      |                            axis_register_slice_512_axis_register_slice_v1_1_26_axis_register_slice_HD918 |        317 |        317 |       0 |    0 |    624 |      0 |      0 |    0 |          0 |
|               (inst)                                                                                                                                  |                            axis_register_slice_512_axis_register_slice_v1_1_26_axis_register_slice_HD918 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|               axisc_register_slice_0                                                                                                                  |                           axis_register_slice_512_axis_register_slice_v1_1_26_axisc_register_slice_HD919 |        316 |        316 |       0 |    0 |    623 |      0 |      0 |    0 |          0 |
|       inst_reg_slice_mie                                                                                                                              |                                                                          axis_reg_array__parameterized13 |       1170 |       1170 |       0 |    0 |   2320 |      0 |      0 |    0 |          0 |
|         genblk1[0].inst_reg                                                                                                                           |                                                                                     axis_reg__xdcDup__79 |        585 |        585 |       0 |    0 |   1160 |      0 |      0 |    0 |          0 |
|           inst_reg_slice                                                                                                                              |                                                                            axis_register_slice_512_HD902 |        585 |        585 |       0 |    0 |   1160 |      0 |      0 |    0 |          0 |
|             inst                                                                                                                                      |                            axis_register_slice_512_axis_register_slice_v1_1_26_axis_register_slice_HD903 |        585 |        585 |       0 |    0 |   1160 |      0 |      0 |    0 |          0 |
|               (inst)                                                                                                                                  |                            axis_register_slice_512_axis_register_slice_v1_1_26_axis_register_slice_HD903 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|               axisc_register_slice_0                                                                                                                  |                           axis_register_slice_512_axis_register_slice_v1_1_26_axisc_register_slice_HD904 |        584 |        584 |       0 |    0 |   1159 |      0 |      0 |    0 |          0 |
|         genblk1[1].inst_reg                                                                                                                           |                                                                                     axis_reg__xdcDup__80 |        585 |        585 |       0 |    0 |   1160 |      0 |      0 |    0 |          0 |
|           inst_reg_slice                                                                                                                              |                                                                            axis_register_slice_512_HD905 |        585 |        585 |       0 |    0 |   1160 |      0 |      0 |    0 |          0 |
|             inst                                                                                                                                      |                            axis_register_slice_512_axis_register_slice_v1_1_26_axis_register_slice_HD906 |        585 |        585 |       0 |    0 |   1160 |      0 |      0 |    0 |          0 |
|               (inst)                                                                                                                                  |                            axis_register_slice_512_axis_register_slice_v1_1_26_axis_register_slice_HD906 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|               axisc_register_slice_0                                                                                                                  |                           axis_register_slice_512_axis_register_slice_v1_1_26_axisc_register_slice_HD907 |        584 |        584 |       0 |    0 |   1159 |      0 |      0 |    0 |          0 |
|       inst_reg_slice_mie_ic                                                                                                                           |                                                                          axis_reg_array__parameterized14 |       1170 |       1170 |       0 |    0 |   2320 |      0 |      0 |    0 |          0 |
|         genblk1[0].inst_reg                                                                                                                           |                                                                                     axis_reg__xdcDup__81 |        585 |        585 |       0 |    0 |   1160 |      0 |      0 |    0 |          0 |
|           inst_reg_slice                                                                                                                              |                                                                            axis_register_slice_512_HD908 |        585 |        585 |       0 |    0 |   1160 |      0 |      0 |    0 |          0 |
|             inst                                                                                                                                      |                            axis_register_slice_512_axis_register_slice_v1_1_26_axis_register_slice_HD909 |        585 |        585 |       0 |    0 |   1160 |      0 |      0 |    0 |          0 |
|               (inst)                                                                                                                                  |                            axis_register_slice_512_axis_register_slice_v1_1_26_axis_register_slice_HD909 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|               axisc_register_slice_0                                                                                                                  |                           axis_register_slice_512_axis_register_slice_v1_1_26_axisc_register_slice_HD910 |        584 |        584 |       0 |    0 |   1159 |      0 |      0 |    0 |          0 |
|         genblk1[1].inst_reg                                                                                                                           |                                                                                     axis_reg__xdcDup__82 |        585 |        585 |       0 |    0 |   1160 |      0 |      0 |    0 |          0 |
|           inst_reg_slice                                                                                                                              |                                                                            axis_register_slice_512_HD911 |        585 |        585 |       0 |    0 |   1160 |      0 |      0 |    0 |          0 |
|             inst                                                                                                                                      |                            axis_register_slice_512_axis_register_slice_v1_1_26_axis_register_slice_HD912 |        585 |        585 |       0 |    0 |   1160 |      0 |      0 |    0 |          0 |
|               (inst)                                                                                                                                  |                            axis_register_slice_512_axis_register_slice_v1_1_26_axis_register_slice_HD912 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|               axisc_register_slice_0                                                                                                                  |                           axis_register_slice_512_axis_register_slice_v1_1_26_axisc_register_slice_HD913 |        584 |        584 |       0 |    0 |   1159 |      0 |      0 |    0 |          0 |
|       inst_roce_stack                                                                                                                                 |                                                                                               roce_stack |      30174 |      24910 |    5152 |  112 |  75375 |     26 |     20 |    0 |          0 |
|         (inst_roce_stack)                                                                                                                             |                                                                                               roce_stack |         17 |         17 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|         inst_rdma_flow                                                                                                                                |                                                                                                rdma_flow |         32 |         32 |       0 |    0 |    658 |      4 |      0 |    0 |          0 |
|           (inst_rdma_flow)                                                                                                                            |                                                                                                rdma_flow |         12 |         12 |       0 |    0 |    117 |      0 |      0 |    0 |          0 |
|           inst_cq                                                                                                                                     |                                                                                               queue_meta |         20 |         20 |       0 |    0 |    541 |      0 |      0 |    0 |          0 |
|             inst_fifo                                                                                                                                 |                                                                                                     fifo |         20 |         20 |       0 |    0 |    541 |      0 |      0 |    0 |          0 |
|           inst_ssn                                                                                                                                    |                                                                                                ram_sp_nc |          1 |          1 |       0 |    0 |      0 |      4 |      0 |    0 |          0 |
|         rocev2_inst                                                                                                                                   |                                                                                         rocev2_ip_HD2433 |      30125 |      24861 |    5152 |  112 |  74717 |     22 |     20 |    0 |          0 |
|           (rocev2_inst)                                                                                                                               |                                                                                         rocev2_ip_HD2433 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|           inst                                                                                                                                        |                                                                              rocev2_ip_rocev2_top_HD2434 |      30125 |      24861 |    5152 |  112 |  74717 |     22 |     20 |    0 |          0 |
|             append_payload_512_0_U0                                                                                                                   |                                                       rocev2_ip_rocev2_top_append_payload_512_0_s_HD2435 |        716 |        716 |       0 |    0 |   2022 |      0 |      0 |    0 |          0 |
|             conn_table_0_U0                                                                                                                           |                                                               rocev2_ip_rocev2_top_conn_table_0_s_HD2436 |         64 |         64 |       0 |    0 |    229 |      1 |      2 |    0 |          0 |
|               (conn_table_0_U0)                                                                                                                       |                                                               rocev2_ip_rocev2_top_conn_table_0_s_HD2436 |          5 |          5 |       0 |    0 |     15 |      0 |      0 |    0 |          0 |
|               conn_table_remote_ip_address_V_U                                                                                                        |                  rocev2_ip_rocev2_top_conn_table_0_s_conn_table_remote_ip_address_V_RAM_AUTO_1R1W_HD2437 |          1 |          1 |       0 |    0 |      0 |      1 |      0 |    0 |          0 |
|               conn_table_remote_qpn_V_U                                                                                                               |                         rocev2_ip_rocev2_top_conn_table_0_s_conn_table_remote_qpn_V_RAM_AUTO_1R1W_HD2438 |          1 |          1 |       0 |    0 |      0 |      0 |      1 |    0 |          0 |
|               conn_table_remote_udp_port_V_U                                                                                                          |                    rocev2_ip_rocev2_top_conn_table_0_s_conn_table_remote_udp_port_V_RAM_AUTO_1R1W_HD2439 |          2 |          2 |       0 |    0 |      0 |      0 |      1 |    0 |          0 |
|               regslice_both_s_axis_qp_conn_interface_U                                                                                                |                                            rocev2_ip_rocev2_top_regslice_both__parameterized2_114_HD2440 |         58 |         58 |       0 |    0 |    214 |      0 |      0 |    0 |          0 |
|             convert_axis_to_net_axis_512_1_U0                                                                                                         |                                               rocev2_ip_rocev2_top_convert_axis_to_net_axis_512_1_HD2441 |        305 |        305 |       0 |    0 |   1745 |      0 |      0 |    0 |          0 |
|               (convert_axis_to_net_axis_512_1_U0)                                                                                                     |                                               rocev2_ip_rocev2_top_convert_axis_to_net_axis_512_1_HD2441 |          2 |          2 |       0 |    0 |    579 |      0 |      0 |    0 |          0 |
|               regslice_both_s_axis_mem_read_data_V_data_V_U                                                                                           |                                                            rocev2_ip_rocev2_top_regslice_both_111_HD2442 |        261 |        261 |       0 |    0 |   1028 |      0 |      0 |    0 |          0 |
|               regslice_both_s_axis_mem_read_data_V_keep_V_U                                                                                           |                                            rocev2_ip_rocev2_top_regslice_both__parameterized0_112_HD2443 |         36 |         36 |       0 |    0 |    132 |      0 |      0 |    0 |          0 |
|               regslice_both_s_axis_mem_read_data_V_last_V_U                                                                                           |                                            rocev2_ip_rocev2_top_regslice_both__parameterized1_113_HD2444 |          6 |          6 |       0 |    0 |      6 |      0 |      0 |    0 |          0 |
|             convert_axis_to_net_axis_512_U0                                                                                                           |                                               rocev2_ip_rocev2_top_convert_axis_to_net_axis_512_s_HD2445 |        305 |        305 |       0 |    0 |   1745 |      0 |      0 |    0 |          0 |
|               (convert_axis_to_net_axis_512_U0)                                                                                                       |                                               rocev2_ip_rocev2_top_convert_axis_to_net_axis_512_s_HD2445 |          2 |          2 |       0 |    0 |    579 |      0 |      0 |    0 |          0 |
|               regslice_both_s_axis_rx_data_V_data_V_U                                                                                                 |                                                            rocev2_ip_rocev2_top_regslice_both_108_HD2446 |        261 |        261 |       0 |    0 |   1028 |      0 |      0 |    0 |          0 |
|               regslice_both_s_axis_rx_data_V_keep_V_U                                                                                                 |                                            rocev2_ip_rocev2_top_regslice_both__parameterized0_109_HD2447 |         36 |         36 |       0 |    0 |    132 |      0 |      0 |    0 |          0 |
|               regslice_both_s_axis_rx_data_V_last_V_U                                                                                                 |                                            rocev2_ip_rocev2_top_regslice_both__parameterized1_110_HD2448 |          6 |          6 |       0 |    0 |      6 |      0 |      0 |    0 |          0 |
|             convert_net_axis_to_axis_512_2_U0                                                                                                         |                                               rocev2_ip_rocev2_top_convert_net_axis_to_axis_512_2_HD2449 |        302 |        302 |       0 |    0 |   1740 |      0 |      0 |    0 |          0 |
|               (convert_net_axis_to_axis_512_2_U0)                                                                                                     |                                               rocev2_ip_rocev2_top_convert_net_axis_to_axis_512_2_HD2449 |          1 |          1 |       0 |    0 |    580 |      0 |      0 |    0 |          0 |
|               regslice_both_m_axis_mem_write_data_V_data_V_U                                                                                          |                                                            rocev2_ip_rocev2_top_regslice_both_105_HD2450 |        265 |        265 |       0 |    0 |   1028 |      0 |      0 |    0 |          0 |
|               regslice_both_m_axis_mem_write_data_V_keep_V_U                                                                                          |                                            rocev2_ip_rocev2_top_regslice_both__parameterized0_106_HD2451 |         37 |         37 |       0 |    0 |    132 |      0 |      0 |    0 |          0 |
|             convert_net_axis_to_axis_512_U0                                                                                                           |                                               rocev2_ip_rocev2_top_convert_net_axis_to_axis_512_s_HD2453 |        306 |        306 |       0 |    0 |   1747 |      0 |      0 |    0 |          0 |
|               (convert_net_axis_to_axis_512_U0)                                                                                                       |                                               rocev2_ip_rocev2_top_convert_net_axis_to_axis_512_s_HD2453 |          0 |          0 |       0 |    0 |    581 |      0 |      0 |    0 |          0 |
|               regslice_both_m_axis_tx_data_V_data_V_U                                                                                                 |                                                                rocev2_ip_rocev2_top_regslice_both_HD2454 |        264 |        264 |       0 |    0 |   1028 |      0 |      0 |    0 |          0 |
|               regslice_both_m_axis_tx_data_V_keep_V_U                                                                                                 |                                                rocev2_ip_rocev2_top_regslice_both__parameterized0_HD2455 |         36 |         36 |       0 |    0 |    132 |      0 |      0 |    0 |          0 |
|               regslice_both_m_axis_tx_data_V_last_V_U                                                                                                 |                                                rocev2_ip_rocev2_top_regslice_both__parameterized1_HD2456 |          6 |          6 |       0 |    0 |      6 |      0 |      0 |    0 |          0 |
|             drop_ooo_ibh_512_0_U0                                                                                                                     |                                                         rocev2_ip_rocev2_top_drop_ooo_ibh_512_0_s_HD2457 |          9 |          9 |       0 |    0 |    584 |      0 |      0 |    0 |          0 |
|             exh_lengthFifo_U                                                                                                                          |                                                                rocev2_ip_rocev2_top_fifo_w16_d4_S_HD2458 |         14 |          6 |       0 |    8 |      5 |      0 |      0 |    0 |          0 |
|               (exh_lengthFifo_U)                                                                                                                      |                                                                rocev2_ip_rocev2_top_fifo_w16_d4_S_HD2458 |          5 |          5 |       0 |    0 |      5 |      0 |      0 |    0 |          0 |
|               U_rocev2_top_fifo_w16_d4_S_ram                                                                                                          |                                                   rocev2_ip_rocev2_top_fifo_w16_d4_S_shiftReg_104_HD2459 |          9 |          1 |       0 |    8 |      0 |      0 |      0 |    0 |          0 |
|             extract_icrc_512_0_U0                                                                                                                     |                                                         rocev2_ip_rocev2_top_extract_icrc_512_0_s_HD2460 |        529 |        529 |       0 |    0 |   1225 |      0 |      0 |    0 |          0 |
|             freelist_handler_0_U0                                                                                                                     |                                                         rocev2_ip_rocev2_top_freelist_handler_0_s_HD2461 |         20 |         20 |       0 |    0 |     29 |      0 |      0 |    0 |          0 |
|             generate_exh_512_0_U0                                                                                                                     |                                                         rocev2_ip_rocev2_top_generate_exh_512_0_s_HD2462 |        181 |        181 |       0 |    0 |    421 |      0 |      0 |    0 |          0 |
|             generate_ibh_512_0_U0                                                                                                                     |                                                         rocev2_ip_rocev2_top_generate_ibh_512_0_s_HD2463 |        143 |        143 |       0 |    0 |    281 |      0 |      0 |    0 |          0 |
|             generate_udp_512_U0                                                                                                                       |                                                           rocev2_ip_rocev2_top_generate_udp_512_s_HD2464 |        599 |        599 |       0 |    0 |   1258 |      0 |      0 |    0 |          0 |
|             handle_read_requests_0_U0                                                                                                                 |                                                     rocev2_ip_rocev2_top_handle_read_requests_0_s_HD2465 |        112 |        112 |       0 |    0 |    375 |      0 |      0 |    0 |          0 |
|             if2msnTable_init_U                                                                                                                        |                                                                rocev2_ip_rocev2_top_fifo_w48_d2_S_HD2466 |         29 |         29 |       0 |    0 |     54 |      0 |      0 |    0 |          0 |
|               (if2msnTable_init_U)                                                                                                                    |                                                                rocev2_ip_rocev2_top_fifo_w48_d2_S_HD2466 |          4 |          4 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|               U_rocev2_top_fifo_w48_d2_S_ram                                                                                                          |                                                   rocev2_ip_rocev2_top_fifo_w48_d2_S_shiftReg_103_HD2467 |         25 |         25 |       0 |    0 |     50 |      0 |      0 |    0 |          0 |
|             insert_icrc_512_0_U0                                                                                                                      |                                                          rocev2_ip_rocev2_top_insert_icrc_512_0_s_HD2468 |        294 |        294 |       0 |    0 |    581 |      0 |      0 |    0 |          0 |
|             ipUdpMetaHandler_512_0_U0                                                                                                                 |                                                     rocev2_ip_rocev2_top_ipUdpMetaHandler_512_0_s_HD2469 |          5 |          5 |       0 |    0 |    118 |      0 |      0 |    0 |          0 |
|             ipv4_drop_optional_ip_header_512_U0                                                                                                       |                                           rocev2_ip_rocev2_top_ipv4_drop_optional_ip_header_512_s_HD2470 |       1334 |       1334 |       0 |    0 |   3205 |      0 |      0 |    0 |          0 |
|             ipv4_generate_ipv4_512_3_U0                                                                                                               |                                                     rocev2_ip_rocev2_top_ipv4_generate_ipv4_512_3_HD2471 |        701 |        701 |       0 |    0 |   1339 |      0 |      0 |    0 |          0 |
|             ipv4_lshiftWordByOctet_512_2_U0                                                                                                           |                                               rocev2_ip_rocev2_top_ipv4_lshiftWordByOctet_512_2_s_HD2472 |        300 |        300 |       0 |    0 |    768 |      0 |      0 |    0 |          0 |
|             local_ip_address_c_U                                                                                                                      |                                                               rocev2_ip_rocev2_top_fifo_w128_d3_S_HD2473 |         23 |          7 |       0 |   16 |      5 |      0 |      0 |    0 |          0 |
|               (local_ip_address_c_U)                                                                                                                  |                                                               rocev2_ip_rocev2_top_fifo_w128_d3_S_HD2473 |          6 |          6 |       0 |    0 |      5 |      0 |      0 |    0 |          0 |
|               U_rocev2_top_fifo_w128_d3_S_ram                                                                                                         |                                                      rocev2_ip_rocev2_top_fifo_w128_d3_S_shiftReg_HD2474 |         17 |          1 |       0 |   16 |      0 |      0 |      0 |    0 |          0 |
|             local_req_handler_0_U0                                                                                                                    |                                                        rocev2_ip_rocev2_top_local_req_handler_0_s_HD2475 |        295 |        295 |       0 |    0 |    839 |      0 |      0 |    0 |          0 |
|               (local_req_handler_0_U0)                                                                                                                |                                                        rocev2_ip_rocev2_top_local_req_handler_0_s_HD2475 |        191 |        191 |       0 |    0 |    472 |      0 |      0 |    0 |          0 |
|               regslice_both_s_axis_sq_meta_U                                                                                                          |                                                rocev2_ip_rocev2_top_regslice_both__parameterized5_HD2476 |        106 |        106 |       0 |    0 |    367 |      0 |      0 |    0 |          0 |
|             lshiftWordByOctet_512_11_0_U0                                                                                                             |                                                 rocev2_ip_rocev2_top_lshiftWordByOctet_512_11_0_s_HD2477 |        302 |        302 |       0 |    0 |    695 |      0 |      0 |    0 |          0 |
|             lshiftWordByOctet_512_12_0_U0                                                                                                             |                                                 rocev2_ip_rocev2_top_lshiftWordByOctet_512_12_0_s_HD2478 |         28 |         28 |       0 |    0 |    619 |      0 |      0 |    0 |          0 |
|             lshiftWordByOctet_512_13_0_U0                                                                                                             |                                                 rocev2_ip_rocev2_top_lshiftWordByOctet_512_13_0_s_HD2479 |          9 |          9 |       0 |    0 |    727 |      0 |      0 |    0 |          0 |
|             m_axis_mem_write_data_internal_U                                                                                                          |                                                              rocev2_ip_rocev2_top_fifo_w1024_d2_S_HD2480 |        583 |        583 |       0 |    0 |   1156 |      0 |      0 |    0 |          0 |
|               (m_axis_mem_write_data_internal_U)                                                                                                      |                                                              rocev2_ip_rocev2_top_fifo_w1024_d2_S_HD2480 |          7 |          7 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|               U_rocev2_top_fifo_w1024_d2_S_ram                                                                                                        |                                                 rocev2_ip_rocev2_top_fifo_w1024_d2_S_shiftReg_102_HD2481 |        576 |        576 |       0 |    0 |   1152 |      0 |      0 |    0 |          0 |
|             m_axis_tx_data_internal_U                                                                                                                 |                                                            rocev2_ip_rocev2_top_fifo_w1024_d2_S_0_HD2482 |        581 |        581 |       0 |    0 |   1158 |      0 |      0 |    0 |          0 |
|               (m_axis_tx_data_internal_U)                                                                                                             |                                                            rocev2_ip_rocev2_top_fifo_w1024_d2_S_0_HD2482 |          4 |          4 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|               U_rocev2_top_fifo_w1024_d2_S_ram                                                                                                        |                                                 rocev2_ip_rocev2_top_fifo_w1024_d2_S_shiftReg_101_HD2483 |        578 |        578 |       0 |    0 |   1154 |      0 |      0 |    0 |          0 |
|             mem_cmd_merger_512_0_U0                                                                                                                   |                                                       rocev2_ip_rocev2_top_mem_cmd_merger_512_0_s_HD2484 |        169 |        169 |       0 |    0 |    285 |      0 |      0 |    0 |          0 |
|               (mem_cmd_merger_512_0_U0)                                                                                                               |                                                       rocev2_ip_rocev2_top_mem_cmd_merger_512_0_s_HD2484 |          4 |          4 |       0 |    0 |    179 |      0 |      0 |    0 |          0 |
|               regslice_both_m_axis_mem_read_cmd_U                                                                                                     |                                            rocev2_ip_rocev2_top_regslice_both__parameterized4_100_HD2485 |        167 |        167 |       0 |    0 |    106 |      0 |      0 |    0 |          0 |
|             merge_retrans_request_U0                                                                                                                  |                                                        rocev2_ip_rocev2_top_merge_retrans_request_HD2486 |          6 |          6 |       0 |    0 |    240 |      0 |      0 |    0 |          0 |
|             merge_rx_meta_U0                                                                                                                          |                                                                rocev2_ip_rocev2_top_merge_rx_meta_HD2487 |          4 |          4 |       0 |    0 |     26 |      0 |      0 |    0 |          0 |
|             merge_rx_pkgs_512_0_U0                                                                                                                    |                                                        rocev2_ip_rocev2_top_merge_rx_pkgs_512_0_s_HD2488 |        598 |        598 |       0 |    0 |   1736 |      0 |      0 |    0 |          0 |
|             meta_merger_0_U0                                                                                                                          |                                                              rocev2_ip_rocev2_top_meta_merger_0_s_HD2489 |        222 |        222 |       0 |    0 |    527 |      0 |      0 |    0 |          0 |
|             msnTable2rxExh_rsp_U                                                                                                                      |                                                               rocev2_ip_rocev2_top_fifo_w153_d2_S_HD2490 |         93 |         93 |       0 |    0 |    182 |      0 |      0 |    0 |          0 |
|               (msnTable2rxExh_rsp_U)                                                                                                                  |                                                               rocev2_ip_rocev2_top_fifo_w153_d2_S_HD2490 |          4 |          4 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|               U_rocev2_top_fifo_w153_d2_S_ram                                                                                                         |                                                      rocev2_ip_rocev2_top_fifo_w153_d2_S_shiftReg_HD2491 |         89 |         89 |       0 |    0 |    178 |      0 |      0 |    0 |          0 |
|             msnTable2txExh_rsp_U                                                                                                                      |                                                                rocev2_ip_rocev2_top_fifo_w56_d2_S_HD2492 |         61 |         61 |       0 |    0 |    116 |      0 |      0 |    0 |          0 |
|               (msnTable2txExh_rsp_U)                                                                                                                  |                                                                rocev2_ip_rocev2_top_fifo_w56_d2_S_HD2492 |          5 |          5 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|               U_rocev2_top_fifo_w56_d2_S_ram                                                                                                          |                                                    rocev2_ip_rocev2_top_fifo_w56_d2_S_shiftReg_99_HD2493 |         56 |         56 |       0 |    0 |    112 |      0 |      0 |    0 |          0 |
|             msn_table_0_U0                                                                                                                            |                                                                rocev2_ip_rocev2_top_msn_table_0_s_HD2494 |         90 |         90 |       0 |    0 |    357 |      1 |      3 |    0 |          0 |
|               (msn_table_0_U0)                                                                                                                        |                                                                rocev2_ip_rocev2_top_msn_table_0_s_HD2494 |         12 |         12 |       0 |    0 |    357 |      0 |      0 |    0 |          0 |
|               msn_table_lst_V_U                                                                                                                       |                               rocev2_ip_rocev2_top_msn_table_0_s_msn_table_lst_V_RAM_2P_BRAM_1R1W_HD2495 |          1 |          1 |       0 |    0 |      0 |      0 |      1 |    0 |          0 |
|               msn_table_msn_V_U                                                                                                                       |              rocev2_ip_rocev2_top_state_table_0_s_state_table_req_old_unack_V_RAM_2P_BRAM_1R1W_98_HD2496 |         22 |         22 |       0 |    0 |      0 |      0 |      1 |    0 |          0 |
|               msn_table_r_key_V_U                                                                                                                     |                        rocev2_ip_rocev2_top_msn_table_0_s_msn_table_dma_length_V_RAM_2P_BRAM_1R1W_HD2497 |         13 |         13 |       0 |    0 |      0 |      0 |      1 |    0 |          0 |
|               msn_table_vaddr_V_U                                                                                                                     |                             rocev2_ip_rocev2_top_msn_table_0_s_msn_table_vaddr_V_RAM_2P_BRAM_1R1W_HD2498 |         44 |         44 |       0 |    0 |      0 |      1 |      0 |    0 |          0 |
|             prepend_ibh_header_512_0_U0                                                                                                               |                                                   rocev2_ip_rocev2_top_prepend_ibh_header_512_0_s_HD2499 |        718 |        718 |       0 |    0 |   1372 |      0 |      0 |    0 |          0 |
|             process_ipv4_512_U0                                                                                                                       |                                                           rocev2_ip_rocev2_top_process_ipv4_512_s_HD2500 |         16 |         16 |       0 |    0 |    606 |      0 |      0 |    0 |          0 |
|             process_retransmissions_0_U0                                                                                                              |                                                  rocev2_ip_rocev2_top_process_retransmissions_0_s_HD2501 |        551 |        551 |       0 |    0 |   1248 |      0 |      0 |    0 |          0 |
|             process_udp_512_4_U0                                                                                                                      |                                                            rocev2_ip_rocev2_top_process_udp_512_4_HD2502 |         55 |         55 |       0 |    0 |   1821 |      0 |      0 |    0 |          0 |
|             qp_interface_0_U0                                                                                                                         |                                                             rocev2_ip_rocev2_top_qp_interface_0_s_HD2503 |         61 |         61 |       0 |    0 |    237 |      0 |      0 |    0 |          0 |
|               (qp_interface_0_U0)                                                                                                                     |                                                             rocev2_ip_rocev2_top_qp_interface_0_s_HD2503 |         17 |         17 |       0 |    0 |     87 |      0 |      0 |    0 |          0 |
|               regslice_both_s_axis_qp_interface_U                                                                                                     |                                                rocev2_ip_rocev2_top_regslice_both__parameterized2_HD2504 |         44 |         44 |       0 |    0 |    150 |      0 |      0 |    0 |          0 |
|             qpi2stateTable_upd_req_U                                                                                                                  |                                                                rocev2_ip_rocev2_top_fifo_w97_d2_S_HD2505 |         61 |         61 |       0 |    0 |    120 |      0 |      0 |    0 |          0 |
|               (qpi2stateTable_upd_req_U)                                                                                                              |                                                                rocev2_ip_rocev2_top_fifo_w97_d2_S_HD2505 |          3 |          3 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|               U_rocev2_top_fifo_w97_d2_S_ram                                                                                                          |                                                       rocev2_ip_rocev2_top_fifo_w97_d2_S_shiftReg_HD2506 |         58 |         58 |       0 |    0 |    116 |      0 |      0 |    0 |          0 |
|             retrans2rx_init_U                                                                                                                         |                                                              rocev2_ip_rocev2_top_fifo_w128_d16_A_HD2507 |         52 |         12 |      40 |    0 |     85 |      0 |      0 |    0 |          0 |
|               (retrans2rx_init_U)                                                                                                                     |                                                              rocev2_ip_rocev2_top_fifo_w128_d16_A_HD2507 |         10 |         10 |       0 |    0 |     16 |      0 |      0 |    0 |          0 |
|               U_rocev2_top_fifo_w128_d16_A_ram                                                                                                        |                                                          rocev2_ip_rocev2_top_fifo_w128_d16_A_ram_HD2508 |         42 |          2 |      40 |    0 |     69 |      0 |      0 |    0 |          0 |
|             retrans_meta_table_0_U0                                                                                                                   |                                                       rocev2_ip_rocev2_top_retrans_meta_table_0_s_HD2509 |         12 |         12 |       0 |    0 |    261 |     14 |      5 |    0 |          0 |
|               (retrans_meta_table_0_U0)                                                                                                               |                                                       rocev2_ip_rocev2_top_retrans_meta_table_0_s_HD2509 |          4 |          4 |       0 |    0 |    261 |      0 |      0 |    0 |          0 |
|               meta_table_isTail_U                                                                                                                     |                    rocev2_ip_rocev2_top_retrans_meta_table_0_s_meta_table_lst_V_RAM_T2P_BRAM_1R1W_HD2510 |          2 |          2 |       0 |    0 |      0 |      0 |      1 |    0 |          0 |
|               meta_table_length_V_U                                                                                                                   |                   rocev2_ip_rocev2_top_retrans_meta_table_0_s_meta_table_opCode_RAM_T2P_BRAM_1R1W_HD2511 |          1 |          1 |       0 |    0 |      0 |      2 |      0 |    0 |          0 |
|               meta_table_localAddr_V_U                                                                                                                |              rocev2_ip_rocev2_top_retrans_meta_table_0_s_meta_table_localAddr_V_RAM_T2P_BRAM_1R1W_HD2512 |          4 |          4 |       0 |    0 |      0 |      4 |      0 |    0 |          0 |
|               meta_table_lst_V_U                                                                                                                      |                 rocev2_ip_rocev2_top_retrans_meta_table_0_s_meta_table_lst_V_RAM_T2P_BRAM_1R1W_94_HD2513 |          0 |          0 |       0 |    0 |      0 |      0 |      1 |    0 |          0 |
|               meta_table_next_V_U                                                                                                                     |                   rocev2_ip_rocev2_top_retrans_meta_table_0_s_meta_table_next_V_RAM_T2P_BRAM_1R1W_HD2514 |          1 |          1 |       0 |    0 |      0 |      1 |      0 |    0 |          0 |
|               meta_table_offs_V_U                                                                                                                     |                   rocev2_ip_rocev2_top_retrans_meta_table_0_s_meta_table_offs_V_RAM_T2P_BRAM_1R1W_HD2515 |          0 |          0 |       0 |    0 |      0 |      0 |      1 |    0 |          0 |
|               meta_table_opCode_U                                                                                                                     |                rocev2_ip_rocev2_top_retrans_meta_table_0_s_meta_table_opCode_RAM_T2P_BRAM_1R1W_95_HD2516 |          0 |          0 |       0 |    0 |      0 |      2 |      0 |    0 |          0 |
|               meta_table_psn_V_U                                                                                                                      |                    rocev2_ip_rocev2_top_retrans_meta_table_0_s_meta_table_psn_V_RAM_T2P_BRAM_1R1W_HD2517 |          0 |          0 |       0 |    0 |      0 |      1 |      1 |    0 |          0 |
|               meta_table_remoteAddr_V_U                                                                                                               |           rocev2_ip_rocev2_top_retrans_meta_table_0_s_meta_table_localAddr_V_RAM_T2P_BRAM_1R1W_96_HD2518 |          3 |          3 |       0 |    0 |      0 |      4 |      0 |    0 |          0 |
|               meta_table_valid_U                                                                                                                      |                 rocev2_ip_rocev2_top_retrans_meta_table_0_s_meta_table_lst_V_RAM_T2P_BRAM_1R1W_97_HD2519 |          0 |          0 |       0 |    0 |      0 |      0 |      1 |    0 |          0 |
|             retrans_pointer_table_0_U0                                                                                                                |                                                    rocev2_ip_rocev2_top_retrans_pointer_table_0_s_HD2520 |         34 |         34 |       0 |    0 |    124 |      0 |      3 |    0 |          0 |
|               (retrans_pointer_table_0_U0)                                                                                                            |                                                    rocev2_ip_rocev2_top_retrans_pointer_table_0_s_HD2520 |         21 |         21 |       0 |    0 |    124 |      0 |      0 |    0 |          0 |
|               ptr_table_head_V_U                                                                                                                      |                 rocev2_ip_rocev2_top_retrans_pointer_table_0_s_ptr_table_head_V_RAM_T2P_BRAM_1R1W_HD2521 |          2 |          2 |       0 |    0 |      0 |      0 |      1 |    0 |          0 |
|               ptr_table_tail_V_U                                                                                                                      |              rocev2_ip_rocev2_top_retrans_pointer_table_0_s_ptr_table_head_V_RAM_T2P_BRAM_1R1W_93_HD2522 |          3 |          3 |       0 |    0 |      0 |      0 |      1 |    0 |          0 |
|               ptr_table_valid_U                                                                                                                       |                  rocev2_ip_rocev2_top_retrans_pointer_table_0_s_ptr_table_valid_RAM_T2P_BRAM_1R1W_HD2523 |         11 |         11 |       0 |    0 |      0 |      0 |      1 |    0 |          0 |
|             retransmitter2exh_eventFifo_U                                                                                                             |                                                               rocev2_ip_rocev2_top_fifo_w320_d8_A_HD2524 |        164 |         24 |     140 |    0 |    201 |      0 |      0 |    0 |          0 |
|               (retransmitter2exh_eventFifo_U)                                                                                                         |                                                               rocev2_ip_rocev2_top_fifo_w320_d8_A_HD2524 |         12 |         12 |       0 |    0 |     13 |      0 |      0 |    0 |          0 |
|               U_rocev2_top_fifo_w320_d8_A_ram                                                                                                         |                                                           rocev2_ip_rocev2_top_fifo_w320_d8_A_ram_HD2525 |        153 |         13 |     140 |    0 |    188 |      0 |      0 |    0 |          0 |
|             rshiftWordByOctet_net_axis_512_512_11_0_U0                                                                                                |                                    rocev2_ip_rocev2_top_rshiftWordByOctet_net_axis_512_512_11_0_s_HD2526 |          8 |          8 |       0 |    0 |   1051 |      0 |      0 |    0 |          0 |
|             rshiftWordByOctet_net_axis_512_512_12_0_U0                                                                                                |                                    rocev2_ip_rocev2_top_rshiftWordByOctet_net_axis_512_512_12_0_s_HD2527 |         80 |         80 |       0 |    0 |   1015 |      0 |      0 |    0 |          0 |
|             rshiftWordByOctet_net_axis_512_512_13_0_U0                                                                                                |                                    rocev2_ip_rocev2_top_rshiftWordByOctet_net_axis_512_512_13_0_s_HD2528 |         27 |         27 |       0 |    0 |   1123 |      0 |      0 |    0 |          0 |
|             rt_freeListFifo_U                                                                                                                         |                                                             rocev2_ip_rocev2_top_fifo_w16_d2000_A_HD2529 |         58 |         58 |       0 |    0 |     48 |      1 |      0 |    0 |          0 |
|               (rt_freeListFifo_U)                                                                                                                     |                                                             rocev2_ip_rocev2_top_fifo_w16_d2000_A_HD2529 |         38 |         38 |       0 |    0 |     37 |      0 |      0 |    0 |          0 |
|               U_rocev2_top_fifo_w16_d2000_A_ram                                                                                                       |                                                         rocev2_ip_rocev2_top_fifo_w16_d2000_A_ram_HD2530 |         20 |         20 |       0 |    0 |     11 |      1 |      0 |    0 |          0 |
|             rt_metaReqFifo_U                                                                                                                          |                                                               rocev2_ip_rocev2_top_fifo_w448_d2_S_HD2531 |        256 |        256 |       0 |    0 |    506 |      0 |      0 |    0 |          0 |
|               (rt_metaReqFifo_U)                                                                                                                      |                                                               rocev2_ip_rocev2_top_fifo_w448_d2_S_HD2531 |          5 |          5 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|               U_rocev2_top_fifo_w448_d2_S_ram                                                                                                         |                                                      rocev2_ip_rocev2_top_fifo_w448_d2_S_shiftReg_HD2532 |        251 |        251 |       0 |    0 |    502 |      0 |      0 |    0 |          0 |
|             rt_metaRspFifo_U                                                                                                                          |                                                               rocev2_ip_rocev2_top_fifo_w320_d2_S_HD2533 |        253 |        253 |       0 |    0 |    483 |      0 |      0 |    0 |          0 |
|               (rt_metaRspFifo_U)                                                                                                                      |                                                               rocev2_ip_rocev2_top_fifo_w320_d2_S_HD2533 |          5 |          5 |       0 |    0 |      5 |      0 |      0 |    0 |          0 |
|               U_rocev2_top_fifo_w320_d2_S_ram                                                                                                         |                                                   rocev2_ip_rocev2_top_fifo_w320_d2_S_shiftReg_92_HD2534 |        250 |        250 |       0 |    0 |    478 |      0 |      0 |    0 |          0 |
|             rt_pointerReqFifo_U                                                                                                                       |                                                                rocev2_ip_rocev2_top_fifo_w32_d2_S_HD2535 |         38 |         38 |       0 |    0 |     38 |      0 |      0 |    0 |          0 |
|               (rt_pointerReqFifo_U)                                                                                                                   |                                                                rocev2_ip_rocev2_top_fifo_w32_d2_S_HD2535 |          4 |          4 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|               U_rocev2_top_fifo_w32_d2_S_ram                                                                                                          |                                                    rocev2_ip_rocev2_top_fifo_w32_d2_S_shiftReg_91_HD2536 |         34 |         34 |       0 |    0 |     34 |      0 |      0 |    0 |          0 |
|             rt_pointerRspFifo_U                                                                                                                       |                                                              rocev2_ip_rocev2_top_fifo_w48_d2_S_1_HD2537 |         75 |         75 |       0 |    0 |     70 |      0 |      0 |    0 |          0 |
|               (rt_pointerRspFifo_U)                                                                                                                   |                                                              rocev2_ip_rocev2_top_fifo_w48_d2_S_1_HD2537 |          7 |          7 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|               U_rocev2_top_fifo_w48_d2_S_ram                                                                                                          |                                                       rocev2_ip_rocev2_top_fifo_w48_d2_S_shiftReg_HD2538 |         68 |         68 |       0 |    0 |     66 |      0 |      0 |    0 |          0 |
|             rt_pointerUpdFifo_U                                                                                                                       |                                                                rocev2_ip_rocev2_top_fifo_w64_d2_S_HD2539 |         55 |         55 |       0 |    0 |    102 |      0 |      0 |    0 |          0 |
|               (rt_pointerUpdFifo_U)                                                                                                                   |                                                                rocev2_ip_rocev2_top_fifo_w64_d2_S_HD2539 |          6 |          6 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|               U_rocev2_top_fifo_w64_d2_S_ram                                                                                                          |                                                    rocev2_ip_rocev2_top_fifo_w64_d2_S_shiftReg_90_HD2540 |         49 |         49 |       0 |    0 |     98 |      0 |      0 |    0 |          0 |
|             rt_releaseFifo_U                                                                                                                          |                                                                rocev2_ip_rocev2_top_fifo_w16_d2_S_HD2541 |         20 |         20 |       0 |    0 |     36 |      0 |      0 |    0 |          0 |
|               (rt_releaseFifo_U)                                                                                                                      |                                                                rocev2_ip_rocev2_top_fifo_w16_d2_S_HD2541 |          4 |          4 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|               U_rocev2_top_fifo_w16_d2_S_ram                                                                                                          |                                                    rocev2_ip_rocev2_top_fifo_w16_d2_S_shiftReg_89_HD2542 |         16 |         16 |       0 |    0 |     32 |      0 |      0 |    0 |          0 |
|             rx2retrans_req_U                                                                                                                          |                                                              rocev2_ip_rocev2_top_fifo_w64_d2_S_2_HD2543 |         44 |         44 |       0 |    0 |     84 |      0 |      0 |    0 |          0 |
|               (rx2retrans_req_U)                                                                                                                      |                                                              rocev2_ip_rocev2_top_fifo_w64_d2_S_2_HD2543 |          4 |          4 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|               U_rocev2_top_fifo_w64_d2_S_ram                                                                                                          |                                                    rocev2_ip_rocev2_top_fifo_w64_d2_S_shiftReg_88_HD2544 |         40 |         40 |       0 |    0 |     80 |      0 |      0 |    0 |          0 |
|             rx2retrans_upd_U                                                                                                                          |                                                                rocev2_ip_rocev2_top_fifo_w96_d2_S_HD2545 |         29 |         29 |       0 |    0 |     52 |      0 |      0 |    0 |          0 |
|               (rx2retrans_upd_U)                                                                                                                      |                                                                rocev2_ip_rocev2_top_fifo_w96_d2_S_HD2545 |          5 |          5 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|               U_rocev2_top_fifo_w96_d2_S_ram                                                                                                          |                                                    rocev2_ip_rocev2_top_fifo_w96_d2_S_shiftReg_87_HD2546 |         24 |         24 |       0 |    0 |     48 |      0 |      0 |    0 |          0 |
|             rxClearTimer_req_U                                                                                                                        |                                                              rocev2_ip_rocev2_top_fifo_w32_d2_S_3_HD2547 |         14 |         14 |       0 |    0 |     24 |      0 |      0 |    0 |          0 |
|               (rxClearTimer_req_U)                                                                                                                    |                                                              rocev2_ip_rocev2_top_fifo_w32_d2_S_3_HD2547 |          4 |          4 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|               U_rocev2_top_fifo_w32_d2_S_ram                                                                                                          |                                                    rocev2_ip_rocev2_top_fifo_w32_d2_S_shiftReg_86_HD2548 |         10 |         10 |       0 |    0 |     20 |      0 |      0 |    0 |          0 |
|             rxExh2msnTable_upd_req_U                                                                                                                  |                                                               rocev2_ip_rocev2_top_fifo_w138_d2_S_HD2549 |        104 |        104 |       0 |    0 |    202 |      0 |      0 |    0 |          0 |
|               (rxExh2msnTable_upd_req_U)                                                                                                              |                                                               rocev2_ip_rocev2_top_fifo_w138_d2_S_HD2549 |          5 |          5 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|               U_rocev2_top_fifo_w138_d2_S_ram                                                                                                         |                                                      rocev2_ip_rocev2_top_fifo_w138_d2_S_shiftReg_HD2550 |         99 |         99 |       0 |    0 |    198 |      0 |      0 |    0 |          0 |
|             rxIbh2stateTable_upd_req_U                                                                                                                |                                                                rocev2_ip_rocev2_top_fifo_w45_d2_S_HD2551 |         43 |         43 |       0 |    0 |     80 |      0 |      0 |    0 |          0 |
|               (rxIbh2stateTable_upd_req_U)                                                                                                            |                                                                rocev2_ip_rocev2_top_fifo_w45_d2_S_HD2551 |          5 |          5 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|               U_rocev2_top_fifo_w45_d2_S_ram                                                                                                          |                                                       rocev2_ip_rocev2_top_fifo_w45_d2_S_shiftReg_HD2552 |         38 |         38 |       0 |    0 |     76 |      0 |      0 |    0 |          0 |
|             rx_ackEventFifo_U                                                                                                                         |                                                               rocev2_ip_rocev2_top_fifo_w50_d32_A_HD2553 |         52 |         20 |      32 |    0 |     74 |      0 |      0 |    0 |          0 |
|               (rx_ackEventFifo_U)                                                                                                                     |                                                               rocev2_ip_rocev2_top_fifo_w50_d32_A_HD2553 |         13 |         13 |       0 |    0 |     19 |      0 |      0 |    0 |          0 |
|               U_rocev2_top_fifo_w50_d32_A_ram                                                                                                         |                                                           rocev2_ip_rocev2_top_fifo_w50_d32_A_ram_HD2554 |         39 |          7 |      32 |    0 |     55 |      0 |      0 |    0 |          0 |
|             rx_aethSift2mergerFifo_U                                                                                                                  |                                                              rocev2_ip_rocev2_top_fifo_w1024_d4_A_HD2555 |        338 |          6 |     332 |    0 |    589 |      0 |      0 |    0 |          0 |
|               (rx_aethSift2mergerFifo_U)                                                                                                              |                                                              rocev2_ip_rocev2_top_fifo_w1024_d4_A_HD2555 |          5 |          5 |       0 |    0 |     10 |      0 |      0 |    0 |          0 |
|               U_rocev2_top_fifo_w1024_d4_A_ram                                                                                                        |                                                       rocev2_ip_rocev2_top_fifo_w1024_d4_A_ram_85_HD2556 |        333 |          1 |     332 |    0 |    579 |      0 |      0 |    0 |          0 |
|             rx_crc2ipFifo_U                                                                                                                           |                                                            rocev2_ip_rocev2_top_fifo_w1024_d2_S_4_HD2557 |        584 |        584 |       0 |    0 |   1158 |      0 |      0 |    0 |          0 |
|               (rx_crc2ipFifo_U)                                                                                                                       |                                                            rocev2_ip_rocev2_top_fifo_w1024_d2_S_4_HD2557 |          6 |          6 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|               U_rocev2_top_fifo_w1024_d2_S_ram                                                                                                        |                                                  rocev2_ip_rocev2_top_fifo_w1024_d2_S_shiftReg_84_HD2558 |        579 |        579 |       0 |    0 |   1154 |      0 |      0 |    0 |          0 |
|             rx_drop2exhFsm_MetaFifo_U                                                                                                                 |                                                               rocev2_ip_rocev2_top_fifo_w145_d2_S_HD2559 |        104 |        104 |       0 |    0 |    196 |      0 |      0 |    0 |          0 |
|               (rx_drop2exhFsm_MetaFifo_U)                                                                                                             |                                                               rocev2_ip_rocev2_top_fifo_w145_d2_S_HD2559 |          8 |          8 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|               U_rocev2_top_fifo_w145_d2_S_ram                                                                                                         |                                                      rocev2_ip_rocev2_top_fifo_w145_d2_S_shiftReg_HD2560 |         96 |         96 |       0 |    0 |    192 |      0 |      0 |    0 |          0 |
|             rx_exh2aethShiftFifo_U                                                                                                                    |                                                            rocev2_ip_rocev2_top_fifo_w1024_d4_A_5_HD2561 |        362 |         26 |     336 |    0 |    589 |      0 |      0 |    0 |          0 |
|               (rx_exh2aethShiftFifo_U)                                                                                                                |                                                            rocev2_ip_rocev2_top_fifo_w1024_d4_A_5_HD2561 |          5 |          5 |       0 |    0 |     10 |      0 |      0 |    0 |          0 |
|               U_rocev2_top_fifo_w1024_d4_A_ram                                                                                                        |                                                       rocev2_ip_rocev2_top_fifo_w1024_d4_A_ram_83_HD2562 |        357 |         21 |     336 |    0 |    579 |      0 |      0 |    0 |          0 |
|             rx_exh2dropFifo_U                                                                                                                         |                                                             rocev2_ip_rocev2_top_fifo_w1024_d32_A_HD2563 |        349 |         17 |     332 |    0 |    602 |      0 |      0 |    0 |          0 |
|               (rx_exh2dropFifo_U)                                                                                                                     |                                                             rocev2_ip_rocev2_top_fifo_w1024_d32_A_HD2563 |         12 |         12 |       0 |    0 |     19 |      0 |      0 |    0 |          0 |
|               U_rocev2_top_fifo_w1024_d32_A_ram                                                                                                       |                                                      rocev2_ip_rocev2_top_fifo_w1024_d32_A_ram_82_HD2564 |        337 |          5 |     332 |    0 |    583 |      0 |      0 |    0 |          0 |
|             rx_exh2drop_MetaFifo_U                                                                                                                    |                                                               rocev2_ip_rocev2_top_fifo_w145_d8_A_HD2565 |         77 |         17 |      60 |    0 |    112 |      0 |      0 |    0 |          0 |
|               (rx_exh2drop_MetaFifo_U)                                                                                                                |                                                               rocev2_ip_rocev2_top_fifo_w145_d8_A_HD2565 |         14 |         14 |       0 |    0 |     13 |      0 |      0 |    0 |          0 |
|               U_rocev2_top_fifo_w145_d8_A_ram                                                                                                         |                                                        rocev2_ip_rocev2_top_fifo_w145_d8_A_ram_81_HD2566 |         64 |          4 |      60 |    0 |     99 |      0 |      0 |    0 |          0 |
|             rx_exh2rethShiftFifo_U                                                                                                                    |                                                            rocev2_ip_rocev2_top_fifo_w1024_d4_A_6_HD2567 |        360 |         24 |     336 |    0 |    591 |      0 |      0 |    0 |          0 |
|               (rx_exh2rethShiftFifo_U)                                                                                                                |                                                            rocev2_ip_rocev2_top_fifo_w1024_d4_A_6_HD2567 |          5 |          5 |       0 |    0 |     10 |      0 |      0 |    0 |          0 |
|               U_rocev2_top_fifo_w1024_d4_A_ram                                                                                                        |                                                       rocev2_ip_rocev2_top_fifo_w1024_d4_A_ram_80_HD2568 |        355 |         19 |     336 |    0 |    581 |      0 |      0 |    0 |          0 |
|             rx_exhEventMetaFifo_U                                                                                                                     |                                                                rocev2_ip_rocev2_top_fifo_w50_d2_S_HD2569 |         52 |         52 |       0 |    0 |    100 |      0 |      0 |    0 |          0 |
|               (rx_exhEventMetaFifo_U)                                                                                                                 |                                                                rocev2_ip_rocev2_top_fifo_w50_d2_S_HD2569 |          4 |          4 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|               U_rocev2_top_fifo_w50_d2_S_ram                                                                                                          |                                                    rocev2_ip_rocev2_top_fifo_w50_d2_S_shiftReg_79_HD2570 |         48 |         48 |       0 |    0 |     96 |      0 |      0 |    0 |          0 |
|             rx_exhMetaFifo_U                                                                                                                          |                                                                rocev2_ip_rocev2_top_fifo_w23_d2_S_HD2571 |         28 |         28 |       0 |    0 |     48 |      0 |      0 |    0 |          0 |
|               (rx_exhMetaFifo_U)                                                                                                                      |                                                                rocev2_ip_rocev2_top_fifo_w23_d2_S_HD2571 |          5 |          5 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|               U_rocev2_top_fifo_w23_d2_S_ram                                                                                                          |                                                       rocev2_ip_rocev2_top_fifo_w23_d2_S_shiftReg_HD2572 |         23 |         23 |       0 |    0 |     44 |      0 |      0 |    0 |          0 |
|             rx_exhNoShiftFifo_U                                                                                                                       |                                                            rocev2_ip_rocev2_top_fifo_w1024_d4_A_7_HD2573 |        342 |          6 |     336 |    0 |    589 |      0 |      0 |    0 |          0 |
|               (rx_exhNoShiftFifo_U)                                                                                                                   |                                                            rocev2_ip_rocev2_top_fifo_w1024_d4_A_7_HD2573 |          5 |          5 |       0 |    0 |     10 |      0 |      0 |    0 |          0 |
|               U_rocev2_top_fifo_w1024_d4_A_ram                                                                                                        |                                                       rocev2_ip_rocev2_top_fifo_w1024_d4_A_ram_78_HD2574 |        337 |          1 |     336 |    0 |    579 |      0 |      0 |    0 |          0 |
|             rx_exh_fsm_512_0_U0                                                                                                                       |                                                           rocev2_ip_rocev2_top_rx_exh_fsm_512_0_s_HD2575 |        652 |        652 |       0 |    0 |    828 |      0 |      0 |    0 |          0 |
|               (rx_exh_fsm_512_0_U0)                                                                                                                   |                                                           rocev2_ip_rocev2_top_rx_exh_fsm_512_0_s_HD2575 |        497 |        497 |       0 |    0 |    746 |      0 |      0 |    0 |          0 |
|               regslice_both_m_axis_mem_write_cmd_U                                                                                                    |                                                rocev2_ip_rocev2_top_regslice_both__parameterized4_HD2576 |        160 |        160 |       0 |    0 |     82 |      0 |      0 |    0 |          0 |
|             rx_exh_payload_512_0_U0                                                                                                                   |                                                       rocev2_ip_rocev2_top_rx_exh_payload_512_0_s_HD2577 |          9 |          9 |       0 |    0 |    592 |      0 |      0 |    0 |          0 |
|             rx_fsm2exh_MetaFifo_U                                                                                                                     |                                                               rocev2_ip_rocev2_top_fifo_w119_d2_S_HD2578 |         66 |         66 |       0 |    0 |    116 |      0 |      0 |    0 |          0 |
|               (rx_fsm2exh_MetaFifo_U)                                                                                                                 |                                                               rocev2_ip_rocev2_top_fifo_w119_d2_S_HD2578 |          7 |          7 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|               U_rocev2_top_fifo_w119_d2_S_ram                                                                                                         |                                                   rocev2_ip_rocev2_top_fifo_w119_d2_S_shiftReg_77_HD2579 |         59 |         59 |       0 |    0 |    112 |      0 |      0 |    0 |          0 |
|             rx_ibh2exh_MetaFifo_U                                                                                                                     |                                                              rocev2_ip_rocev2_top_fifo_w32_d2_S_8_HD2580 |         20 |         20 |       0 |    0 |     20 |      0 |      0 |    0 |          0 |
|               (rx_ibh2exh_MetaFifo_U)                                                                                                                 |                                                              rocev2_ip_rocev2_top_fifo_w32_d2_S_8_HD2580 |          5 |          5 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|               U_rocev2_top_fifo_w32_d2_S_ram                                                                                                          |                                                    rocev2_ip_rocev2_top_fifo_w32_d2_S_shiftReg_76_HD2581 |         15 |         15 |       0 |    0 |     16 |      0 |      0 |    0 |          0 |
|             rx_ibh2fsm_MetaFifo_U                                                                                                                     |                                                             rocev2_ip_rocev2_top_fifo_w119_d2_S_9_HD2582 |         69 |         69 |       0 |    0 |    116 |      0 |      0 |    0 |          0 |
|               (rx_ibh2fsm_MetaFifo_U)                                                                                                                 |                                                             rocev2_ip_rocev2_top_fifo_w119_d2_S_9_HD2582 |          6 |          6 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|               U_rocev2_top_fifo_w119_d2_S_ram                                                                                                         |                                                      rocev2_ip_rocev2_top_fifo_w119_d2_S_shiftReg_HD2583 |         63 |         63 |       0 |    0 |    112 |      0 |      0 |    0 |          0 |
|             rx_ibh2shiftFifo_U                                                                                                                        |                                                           rocev2_ip_rocev2_top_fifo_w1024_d2_S_10_HD2584 |        615 |        615 |       0 |    0 |   1160 |      0 |      0 |    0 |          0 |
|               (rx_ibh2shiftFifo_U)                                                                                                                    |                                                           rocev2_ip_rocev2_top_fifo_w1024_d2_S_10_HD2584 |          6 |          6 |       0 |    0 |      6 |      0 |      0 |    0 |          0 |
|               U_rocev2_top_fifo_w1024_d2_S_ram                                                                                                        |                                                  rocev2_ip_rocev2_top_fifo_w1024_d2_S_shiftReg_75_HD2585 |        609 |        609 |       0 |    0 |   1154 |      0 |      0 |    0 |          0 |
|             rx_ibhDrop2exhFifo_U                                                                                                                      |                                                          rocev2_ip_rocev2_top_fifo_w1024_d32_A_11_HD2586 |        352 |         20 |     332 |    0 |    602 |      0 |      0 |    0 |          0 |
|               (rx_ibhDrop2exhFifo_U)                                                                                                                  |                                                          rocev2_ip_rocev2_top_fifo_w1024_d32_A_11_HD2586 |         12 |         12 |       0 |    0 |     19 |      0 |      0 |    0 |          0 |
|               U_rocev2_top_fifo_w1024_d32_A_ram                                                                                                       |                                                         rocev2_ip_rocev2_top_fifo_w1024_d32_A_ram_HD2587 |        340 |          8 |     332 |    0 |    583 |      0 |      0 |    0 |          0 |
|             rx_ibhDropFifo_U                                                                                                                          |                                                                 rocev2_ip_rocev2_top_fifo_w1_d2_S_HD2588 |          6 |          6 |       0 |    0 |      6 |      0 |      0 |    0 |          0 |
|               (rx_ibhDropFifo_U)                                                                                                                      |                                                                 rocev2_ip_rocev2_top_fifo_w1_d2_S_HD2588 |          4 |          4 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|               U_rocev2_top_fifo_w1_d2_S_ram                                                                                                           |                                                        rocev2_ip_rocev2_top_fifo_w1_d2_S_shiftReg_HD2589 |          2 |          2 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|             rx_ibhDropMetaFifo_U                                                                                                                      |                                                                 rocev2_ip_rocev2_top_fifo_w2_d2_S_HD2590 |          8 |          8 |       0 |    0 |      8 |      0 |      0 |    0 |          0 |
|               (rx_ibhDropMetaFifo_U)                                                                                                                  |                                                                 rocev2_ip_rocev2_top_fifo_w2_d2_S_HD2590 |          6 |          6 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|               U_rocev2_top_fifo_w2_d2_S_ram                                                                                                           |                                                        rocev2_ip_rocev2_top_fifo_w2_d2_S_shiftReg_HD2591 |          2 |          2 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|             rx_ibhEventFifo_U                                                                                                                         |                                                             rocev2_ip_rocev2_top_fifo_w50_d2_S_12_HD2592 |         53 |         53 |       0 |    0 |    102 |      0 |      0 |    0 |          0 |
|               (rx_ibhEventFifo_U)                                                                                                                     |                                                             rocev2_ip_rocev2_top_fifo_w50_d2_S_12_HD2592 |          4 |          4 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|               U_rocev2_top_fifo_w50_d2_S_ram                                                                                                          |                                                       rocev2_ip_rocev2_top_fifo_w50_d2_S_shiftReg_HD2593 |         49 |         49 |       0 |    0 |     98 |      0 |      0 |    0 |          0 |
|             rx_ibh_fsm_0_U0                                                                                                                           |                                                               rocev2_ip_rocev2_top_rx_ibh_fsm_0_s_HD2594 |        241 |        241 |       0 |    0 |    436 |      0 |      0 |    0 |          0 |
|               (rx_ibh_fsm_0_U0)                                                                                                                       |                                                               rocev2_ip_rocev2_top_rx_ibh_fsm_0_s_HD2594 |        178 |        178 |       0 |    0 |    416 |      0 |      0 |    0 |          0 |
|               regslice_both_m_axis_rx_ack_meta_U                                                                                                      |                                                rocev2_ip_rocev2_top_regslice_both__parameterized3_HD2595 |         64 |         64 |       0 |    0 |     20 |      0 |      0 |    0 |          0 |
|             rx_ip2udpFifo_U                                                                                                                           |                                                           rocev2_ip_rocev2_top_fifo_w1024_d2_S_13_HD2596 |        583 |        583 |       0 |    0 |   1160 |      0 |      0 |    0 |          0 |
|               (rx_ip2udpFifo_U)                                                                                                                       |                                                           rocev2_ip_rocev2_top_fifo_w1024_d2_S_13_HD2596 |          6 |          6 |       0 |    0 |      6 |      0 |      0 |    0 |          0 |
|               U_rocev2_top_fifo_w1024_d2_S_ram                                                                                                        |                                                  rocev2_ip_rocev2_top_fifo_w1024_d2_S_shiftReg_74_HD2597 |        577 |        577 |       0 |    0 |   1154 |      0 |      0 |    0 |          0 |
|             rx_ip2udpMetaFifo_U                                                                                                                       |                                                             rocev2_ip_rocev2_top_fifo_w64_d2_S_14_HD2598 |          6 |          6 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|             rx_ipUdpMetaFifo_U                                                                                                                        |                                                               rocev2_ip_rocev2_top_fifo_w256_d8_A_HD2599 |         30 |         14 |      16 |    0 |     32 |      0 |      0 |    0 |          0 |
|               (rx_ipUdpMetaFifo_U)                                                                                                                    |                                                               rocev2_ip_rocev2_top_fifo_w256_d8_A_HD2599 |         11 |         11 |       0 |    0 |     13 |      0 |      0 |    0 |          0 |
|               U_rocev2_top_fifo_w256_d8_A_ram                                                                                                         |                                                           rocev2_ip_rocev2_top_fifo_w256_d8_A_ram_HD2600 |         20 |          4 |      16 |    0 |     19 |      0 |      0 |    0 |          0 |
|             rx_pkgShiftTypeFifo_U                                                                                                                     |                                                             rocev2_ip_rocev2_top_fifo_w56_d2_S_15_HD2601 |          8 |          8 |       0 |    0 |      8 |      0 |      0 |    0 |          0 |
|               (rx_pkgShiftTypeFifo_U)                                                                                                                 |                                                             rocev2_ip_rocev2_top_fifo_w56_d2_S_15_HD2601 |          5 |          5 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|               U_rocev2_top_fifo_w56_d2_S_ram                                                                                                          |                                                       rocev2_ip_rocev2_top_fifo_w56_d2_S_shiftReg_HD2602 |          3 |          3 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|             rx_pkgSplitTypeFifo_U                                                                                                                     |                                                             rocev2_ip_rocev2_top_fifo_w32_d2_S_16_HD2603 |         11 |         11 |       0 |    0 |     14 |      0 |      0 |    0 |          0 |
|               (rx_pkgSplitTypeFifo_U)                                                                                                                 |                                                             rocev2_ip_rocev2_top_fifo_w32_d2_S_16_HD2603 |          5 |          5 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|               U_rocev2_top_fifo_w32_d2_S_ram                                                                                                          |                                                       rocev2_ip_rocev2_top_fifo_w32_d2_S_shiftReg_HD2604 |          6 |          6 |       0 |    0 |     10 |      0 |      0 |    0 |          0 |
|             rx_process2dropFifo_U                                                                                                                     |                                                              rocev2_ip_rocev2_top_fifo_w1024_d8_A_HD2605 |        350 |         14 |     336 |    0 |    599 |      0 |      0 |    0 |          0 |
|               (rx_process2dropFifo_U)                                                                                                                 |                                                              rocev2_ip_rocev2_top_fifo_w1024_d8_A_HD2605 |          8 |          8 |       0 |    0 |     13 |      0 |      0 |    0 |          0 |
|               U_rocev2_top_fifo_w1024_d8_A_ram                                                                                                        |                                                       rocev2_ip_rocev2_top_fifo_w1024_d8_A_ram_73_HD2606 |        342 |          6 |     336 |    0 |    586 |      0 |      0 |    0 |          0 |
|             rx_process2dropLengthFifo_U                                                                                                               |                                                                 rocev2_ip_rocev2_top_fifo_w4_d2_S_HD2607 |         11 |         11 |       0 |    0 |     12 |      0 |      0 |    0 |          0 |
|               (rx_process2dropLengthFifo_U)                                                                                                           |                                                                 rocev2_ip_rocev2_top_fifo_w4_d2_S_HD2607 |          5 |          5 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|               U_rocev2_top_fifo_w4_d2_S_ram                                                                                                           |                                                        rocev2_ip_rocev2_top_fifo_w4_d2_S_shiftReg_HD2608 |          6 |          6 |       0 |    0 |      8 |      0 |      0 |    0 |          0 |
|             rx_process_exh_512_0_U0                                                                                                                   |                                                       rocev2_ip_rocev2_top_rx_process_exh_512_0_s_HD2609 |        335 |        335 |       0 |    0 |    908 |      0 |      0 |    0 |          0 |
|             rx_process_ibh_512_0_U0                                                                                                                   |                                                       rocev2_ip_rocev2_top_rx_process_ibh_512_0_s_HD2610 |        105 |        105 |       0 |    0 |    776 |      0 |      0 |    0 |          0 |
|             rx_readEvenFifo_U                                                                                                                         |                                                             rocev2_ip_rocev2_top_fifo_w178_d512_A_HD2611 |         45 |         45 |       0 |    0 |     40 |      2 |      1 |    0 |          0 |
|               (rx_readEvenFifo_U)                                                                                                                     |                                                             rocev2_ip_rocev2_top_fifo_w178_d512_A_HD2611 |         33 |         33 |       0 |    0 |     31 |      0 |      0 |    0 |          0 |
|               U_rocev2_top_fifo_w178_d512_A_ram                                                                                                       |                                                         rocev2_ip_rocev2_top_fifo_w178_d512_A_ram_HD2612 |         12 |         12 |       0 |    0 |      9 |      2 |      1 |    0 |          0 |
|             rx_readRequestFifo_U                                                                                                                      |                                                            rocev2_ip_rocev2_top_fifo_w145_d8_A_17_HD2613 |        231 |        147 |      84 |    0 |    161 |      0 |      0 |    0 |          0 |
|               (rx_readRequestFifo_U)                                                                                                                  |                                                            rocev2_ip_rocev2_top_fifo_w145_d8_A_17_HD2613 |         65 |         65 |       0 |    0 |     13 |      0 |      0 |    0 |          0 |
|               U_rocev2_top_fifo_w145_d8_A_ram                                                                                                         |                                                           rocev2_ip_rocev2_top_fifo_w145_d8_A_ram_HD2614 |        166 |         82 |      84 |    0 |    148 |      0 |      0 |    0 |          0 |
|             rx_remoteMemCmd_U                                                                                                                         |                                                             rocev2_ip_rocev2_top_fifo_w150_d512_A_HD2615 |         47 |         47 |       0 |    0 |     40 |      2 |      0 |    0 |          0 |
|               (rx_remoteMemCmd_U)                                                                                                                     |                                                             rocev2_ip_rocev2_top_fifo_w150_d512_A_HD2615 |         33 |         33 |       0 |    0 |     31 |      0 |      0 |    0 |          0 |
|               U_rocev2_top_fifo_w150_d512_A_ram                                                                                                       |                                                         rocev2_ip_rocev2_top_fifo_w150_d512_A_ram_HD2616 |         15 |         15 |       0 |    0 |      9 |      2 |      0 |    0 |          0 |
|             rx_rethSift2mergerFifo_U                                                                                                                  |                                                           rocev2_ip_rocev2_top_fifo_w1024_d4_A_18_HD2617 |        338 |          6 |     332 |    0 |    589 |      0 |      0 |    0 |          0 |
|               (rx_rethSift2mergerFifo_U)                                                                                                              |                                                           rocev2_ip_rocev2_top_fifo_w1024_d4_A_18_HD2617 |          5 |          5 |       0 |    0 |     10 |      0 |      0 |    0 |          0 |
|               U_rocev2_top_fifo_w1024_d4_A_ram                                                                                                        |                                                       rocev2_ip_rocev2_top_fifo_w1024_d4_A_ram_72_HD2618 |        333 |          1 |     332 |    0 |    579 |      0 |      0 |    0 |          0 |
|             rx_shift2exhFifo_U                                                                                                                        |                                                           rocev2_ip_rocev2_top_fifo_w1024_d2_S_19_HD2619 |        584 |        584 |       0 |    0 |   1158 |      0 |      0 |    0 |          0 |
|               (rx_shift2exhFifo_U)                                                                                                                    |                                                           rocev2_ip_rocev2_top_fifo_w1024_d2_S_19_HD2619 |          5 |          5 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|               U_rocev2_top_fifo_w1024_d2_S_ram                                                                                                        |                                                  rocev2_ip_rocev2_top_fifo_w1024_d2_S_shiftReg_71_HD2620 |        579 |        579 |       0 |    0 |   1154 |      0 |      0 |    0 |          0 |
|             rx_udp2ibFifo_U                                                                                                                           |                                                           rocev2_ip_rocev2_top_fifo_w1024_d2_S_20_HD2621 |        583 |        583 |       0 |    0 |   1160 |      0 |      0 |    0 |          0 |
|               (rx_udp2ibFifo_U)                                                                                                                       |                                                           rocev2_ip_rocev2_top_fifo_w1024_d2_S_20_HD2621 |          6 |          6 |       0 |    0 |      6 |      0 |      0 |    0 |          0 |
|               U_rocev2_top_fifo_w1024_d2_S_ram                                                                                                        |                                                  rocev2_ip_rocev2_top_fifo_w1024_d2_S_shiftReg_70_HD2622 |        577 |        577 |       0 |    0 |   1154 |      0 |      0 |    0 |          0 |
|             rx_udp2shiftFifo_U                                                                                                                        |                                                           rocev2_ip_rocev2_top_fifo_w1024_d2_S_21_HD2623 |        598 |        598 |       0 |    0 |   1160 |      0 |      0 |    0 |          0 |
|               (rx_udp2shiftFifo_U)                                                                                                                    |                                                           rocev2_ip_rocev2_top_fifo_w1024_d2_S_21_HD2623 |          5 |          5 |       0 |    0 |      6 |      0 |      0 |    0 |          0 |
|               U_rocev2_top_fifo_w1024_d2_S_ram                                                                                                        |                                                  rocev2_ip_rocev2_top_fifo_w1024_d2_S_shiftReg_69_HD2624 |        593 |        593 |       0 |    0 |   1154 |      0 |      0 |    0 |          0 |
|             rx_udpMetaFifo_U                                                                                                                          |                                                                rocev2_ip_rocev2_top_fifo_w49_d2_S_HD2625 |         31 |         31 |       0 |    0 |     50 |      0 |      0 |    0 |          0 |
|               (rx_udpMetaFifo_U)                                                                                                                      |                                                                rocev2_ip_rocev2_top_fifo_w49_d2_S_HD2625 |          7 |          7 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|               U_rocev2_top_fifo_w49_d2_S_ram                                                                                                          |                                                       rocev2_ip_rocev2_top_fifo_w49_d2_S_shiftReg_HD2626 |         24 |         24 |       0 |    0 |     46 |      0 |      0 |    0 |          0 |
|             s_axis_mem_read_data_internal_U                                                                                                           |                                                           rocev2_ip_rocev2_top_fifo_w1024_d2_S_22_HD2627 |        295 |        295 |       0 |    0 |   1158 |      0 |      0 |    0 |          0 |
|               (s_axis_mem_read_data_internal_U)                                                                                                       |                                                           rocev2_ip_rocev2_top_fifo_w1024_d2_S_22_HD2627 |          6 |          6 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|               U_rocev2_top_fifo_w1024_d2_S_ram                                                                                                        |                                                  rocev2_ip_rocev2_top_fifo_w1024_d2_S_shiftReg_68_HD2628 |        289 |        289 |       0 |    0 |   1154 |      0 |      0 |    0 |          0 |
|             s_axis_rx_data_internal_U                                                                                                                 |                                                           rocev2_ip_rocev2_top_fifo_w1024_d2_S_23_HD2629 |        586 |        586 |       0 |    0 |   1160 |      0 |      0 |    0 |          0 |
|               (s_axis_rx_data_internal_U)                                                                                                             |                                                           rocev2_ip_rocev2_top_fifo_w1024_d2_S_23_HD2629 |          8 |          8 |       0 |    0 |      6 |      0 |      0 |    0 |          0 |
|               U_rocev2_top_fifo_w1024_d2_S_ram                                                                                                        |                                                  rocev2_ip_rocev2_top_fifo_w1024_d2_S_shiftReg_67_HD2630 |        579 |        579 |       0 |    0 |   1154 |      0 |      0 |    0 |          0 |
|             split_tx_meta_U0                                                                                                                          |                                                                rocev2_ip_rocev2_top_split_tx_meta_HD2631 |         17 |         17 |       0 |    0 |     66 |      0 |      0 |    0 |          0 |
|             stateTable2qpi_rsp_U                                                                                                                      |                                                               rocev2_ip_rocev2_top_fifo_w123_d2_S_HD2632 |          3 |          3 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|             stateTable2rxIbh_rsp_U                                                                                                                    |                                                                rocev2_ip_rocev2_top_fifo_w75_d2_S_HD2633 |        176 |        176 |       0 |    0 |    154 |      0 |      0 |    0 |          0 |
|               (stateTable2rxIbh_rsp_U)                                                                                                                |                                                                rocev2_ip_rocev2_top_fifo_w75_d2_S_HD2633 |          4 |          4 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|               U_rocev2_top_fifo_w75_d2_S_ram                                                                                                          |                                                       rocev2_ip_rocev2_top_fifo_w75_d2_S_shiftReg_HD2634 |        173 |        173 |       0 |    0 |    150 |      0 |      0 |    0 |          0 |
|             stateTable2txIbh_rsp_U                                                                                                                    |                                                            rocev2_ip_rocev2_top_fifo_w123_d2_S_24_HD2635 |         53 |         53 |       0 |    0 |    100 |      0 |      0 |    0 |          0 |
|               (stateTable2txIbh_rsp_U)                                                                                                                |                                                            rocev2_ip_rocev2_top_fifo_w123_d2_S_24_HD2635 |          6 |          6 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|               U_rocev2_top_fifo_w123_d2_S_ram                                                                                                         |                                                      rocev2_ip_rocev2_top_fifo_w123_d2_S_shiftReg_HD2636 |         47 |         47 |       0 |    0 |     96 |      0 |      0 |    0 |          0 |
|             state_table_0_U0                                                                                                                          |                                                              rocev2_ip_rocev2_top_state_table_0_s_HD2637 |        202 |        202 |       0 |    0 |    265 |      0 |      6 |    0 |          0 |
|               (state_table_0_U0)                                                                                                                      |                                                              rocev2_ip_rocev2_top_state_table_0_s_HD2637 |         14 |         14 |       0 |    0 |    265 |      0 |      0 |    0 |          0 |
|               state_table_req_next_psn_V_U                                                                                                            |                 rocev2_ip_rocev2_top_state_table_0_s_state_table_req_old_unack_V_RAM_2P_BRAM_1R1W_HD2638 |         59 |         59 |       0 |    0 |      0 |      0 |      1 |    0 |          0 |
|               state_table_req_old_unack_V_U                                                                                                           |              rocev2_ip_rocev2_top_state_table_0_s_state_table_req_old_unack_V_RAM_2P_BRAM_1R1W_63_HD2639 |         47 |         47 |       0 |    0 |      0 |      0 |      1 |    0 |          0 |
|               state_table_req_old_valid_V_U                                                                                                           |              rocev2_ip_rocev2_top_state_table_0_s_state_table_req_old_unack_V_RAM_2P_BRAM_1R1W_64_HD2640 |         30 |         30 |       0 |    0 |      0 |      0 |      1 |    0 |          0 |
|               state_table_resp_epsn_V_U                                                                                                               |              rocev2_ip_rocev2_top_state_table_0_s_state_table_req_old_unack_V_RAM_2P_BRAM_1R1W_65_HD2641 |         49 |         49 |       0 |    0 |      0 |      0 |      1 |    0 |          0 |
|               state_table_resp_old_outstanding_V_U                                                                                                    |              rocev2_ip_rocev2_top_state_table_0_s_state_table_req_old_unack_V_RAM_2P_BRAM_1R1W_66_HD2642 |          0 |          0 |       0 |    0 |      0 |      0 |      1 |    0 |          0 |
|               state_table_retryCounter_V_U                                                                                                            |                  rocev2_ip_rocev2_top_state_table_0_s_state_table_retryCounter_V_RAM_2P_BRAM_1R1W_HD2643 |         14 |         14 |       0 |    0 |      0 |      0 |      1 |    0 |          0 |
|             stream_merger_ackEvent_U0                                                                                                                 |                                                     rocev2_ip_rocev2_top_stream_merger_ackEvent_s_HD2644 |         33 |         33 |       0 |    0 |    150 |      0 |      0 |    0 |          0 |
|             timer2retrans_req_U                                                                                                                       |                                                             rocev2_ip_rocev2_top_fifo_w64_d2_S_25_HD2645 |         22 |         22 |       0 |    0 |     36 |      0 |      0 |    0 |          0 |
|               (timer2retrans_req_U)                                                                                                                   |                                                             rocev2_ip_rocev2_top_fifo_w64_d2_S_25_HD2645 |          6 |          6 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|               U_rocev2_top_fifo_w64_d2_S_ram                                                                                                          |                                                    rocev2_ip_rocev2_top_fifo_w64_d2_S_shiftReg_62_HD2646 |         16 |         16 |       0 |    0 |     32 |      0 |      0 |    0 |          0 |
|             transport_timer_0_U0                                                                                                                      |                                                          rocev2_ip_rocev2_top_transport_timer_0_s_HD2647 |        211 |        211 |       0 |    0 |    248 |      1 |      0 |    0 |          0 |
|               (transport_timer_0_U0)                                                                                                                  |                                                          rocev2_ip_rocev2_top_transport_timer_0_s_HD2647 |         95 |         95 |       0 |    0 |    248 |      0 |      0 |    0 |          0 |
|               transportTimerTable_U                                                                                                                   |                    rocev2_ip_rocev2_top_transport_timer_0_s_transportTimerTable_RAM_T2P_BRAM_1R1W_HD2648 |        118 |        118 |       0 |    0 |      0 |      1 |      0 |    0 |          0 |
|             tx2retrans_insertAddrLen_U                                                                                                                |                                                               rocev2_ip_rocev2_top_fifo_w192_d8_A_HD2649 |        112 |         16 |      96 |    0 |    181 |      0 |      0 |    0 |          0 |
|               (tx2retrans_insertAddrLen_U)                                                                                                            |                                                               rocev2_ip_rocev2_top_fifo_w192_d8_A_HD2649 |         13 |         13 |       0 |    0 |     13 |      0 |      0 |    0 |          0 |
|               U_rocev2_top_fifo_w192_d8_A_ram                                                                                                         |                                                        rocev2_ip_rocev2_top_fifo_w192_d8_A_ram_61_HD2650 |         99 |          3 |      96 |    0 |    168 |      0 |      0 |    0 |          0 |
|             tx2retrans_insertMeta_U                                                                                                                   |                                                             rocev2_ip_rocev2_top_fifo_w96_d2_S_26_HD2651 |         76 |         76 |       0 |    0 |    148 |      0 |      0 |    0 |          0 |
|               (tx2retrans_insertMeta_U)                                                                                                               |                                                             rocev2_ip_rocev2_top_fifo_w96_d2_S_26_HD2651 |          4 |          4 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|               U_rocev2_top_fifo_w96_d2_S_ram                                                                                                          |                                                       rocev2_ip_rocev2_top_fifo_w96_d2_S_shiftReg_HD2652 |         72 |         72 |       0 |    0 |    144 |      0 |      0 |    0 |          0 |
|             tx2retrans_insertRequest_U                                                                                                                |                                                            rocev2_ip_rocev2_top_fifo_w320_d2_S_27_HD2653 |        243 |        243 |       0 |    0 |    479 |      0 |      0 |    0 |          0 |
|               (tx2retrans_insertRequest_U)                                                                                                            |                                                            rocev2_ip_rocev2_top_fifo_w320_d2_S_27_HD2653 |          6 |          6 |       0 |    0 |      5 |      0 |      0 |    0 |          0 |
|               U_rocev2_top_fifo_w320_d2_S_ram                                                                                                         |                                                      rocev2_ip_rocev2_top_fifo_w320_d2_S_shiftReg_HD2654 |        237 |        237 |       0 |    0 |    474 |      0 |      0 |    0 |          0 |
|             txExh2msnTable_req_U                                                                                                                      |                                                             rocev2_ip_rocev2_top_fifo_w16_d2_S_28_HD2655 |         14 |         14 |       0 |    0 |     22 |      0 |      0 |    0 |          0 |
|               (txExh2msnTable_req_U)                                                                                                                  |                                                             rocev2_ip_rocev2_top_fifo_w16_d2_S_28_HD2655 |          5 |          5 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|               U_rocev2_top_fifo_w16_d2_S_ram                                                                                                          |                                                    rocev2_ip_rocev2_top_fifo_w16_d2_S_shiftReg_60_HD2656 |          9 |          9 |       0 |    0 |     18 |      0 |      0 |    0 |          0 |
|             txIbh2stateTable_upd_req_U                                                                                                                |                                                                rocev2_ip_rocev2_top_fifo_w41_d2_S_HD2657 |         37 |         37 |       0 |    0 |     72 |      0 |      0 |    0 |          0 |
|               (txIbh2stateTable_upd_req_U)                                                                                                            |                                                                rocev2_ip_rocev2_top_fifo_w41_d2_S_HD2657 |          3 |          3 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|               U_rocev2_top_fifo_w41_d2_S_ram                                                                                                          |                                                       rocev2_ip_rocev2_top_fifo_w41_d2_S_shiftReg_HD2658 |         34 |         34 |       0 |    0 |     68 |      0 |      0 |    0 |          0 |
|             txSetTimer_req_U                                                                                                                          |                                                                rocev2_ip_rocev2_top_fifo_w24_d2_S_HD2659 |         29 |         29 |       0 |    0 |     52 |      0 |      0 |    0 |          0 |
|               (txSetTimer_req_U)                                                                                                                      |                                                                rocev2_ip_rocev2_top_fifo_w24_d2_S_HD2659 |          5 |          5 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|               U_rocev2_top_fifo_w24_d2_S_ram                                                                                                          |                                                    rocev2_ip_rocev2_top_fifo_w24_d2_S_shiftReg_59_HD2660 |         24 |         24 |       0 |    0 |     48 |      0 |      0 |    0 |          0 |
|             tx_aethShift2payFifo_U                                                                                                                    |                                                           rocev2_ip_rocev2_top_fifo_w1024_d2_S_29_HD2661 |        583 |        583 |       0 |    0 |   1160 |      0 |      0 |    0 |          0 |
|               (tx_aethShift2payFifo_U)                                                                                                                |                                                           rocev2_ip_rocev2_top_fifo_w1024_d2_S_29_HD2661 |          5 |          5 |       0 |    0 |      6 |      0 |      0 |    0 |          0 |
|               U_rocev2_top_fifo_w1024_d2_S_ram                                                                                                        |                                                  rocev2_ip_rocev2_top_fifo_w1024_d2_S_shiftReg_58_HD2662 |        578 |        578 |       0 |    0 |   1154 |      0 |      0 |    0 |          0 |
|             tx_appMetaFifo_U                                                                                                                          |                                                              rocev2_ip_rocev2_top_fifo_w256_d32_A_HD2663 |        123 |         15 |     108 |    0 |    193 |      0 |      0 |    0 |          0 |
|               (tx_appMetaFifo_U)                                                                                                                      |                                                              rocev2_ip_rocev2_top_fifo_w256_d32_A_HD2663 |         10 |         10 |       0 |    0 |     19 |      0 |      0 |    0 |          0 |
|               U_rocev2_top_fifo_w256_d32_A_ram                                                                                                        |                                                          rocev2_ip_rocev2_top_fifo_w256_d32_A_ram_HD2664 |        113 |          5 |     108 |    0 |    174 |      0 |      0 |    0 |          0 |
|             tx_connTable2ibh_rsp_U                                                                                                                    |                                                               rocev2_ip_rocev2_top_fifo_w384_d8_A_HD2665 |         58 |         14 |      44 |    0 |     88 |      0 |      0 |    0 |          0 |
|               (tx_connTable2ibh_rsp_U)                                                                                                                |                                                               rocev2_ip_rocev2_top_fifo_w384_d8_A_HD2665 |         11 |         11 |       0 |    0 |     13 |      0 |      0 |    0 |          0 |
|               U_rocev2_top_fifo_w384_d8_A_ram                                                                                                         |                                                           rocev2_ip_rocev2_top_fifo_w384_d8_A_ram_HD2666 |         47 |          3 |      44 |    0 |     75 |      0 |      0 |    0 |          0 |
|             tx_dstQpFifo_U                                                                                                                            |                                                             rocev2_ip_rocev2_top_fifo_w24_d2_S_30_HD2667 |         28 |         28 |       0 |    0 |     52 |      0 |      0 |    0 |          0 |
|               (tx_dstQpFifo_U)                                                                                                                        |                                                             rocev2_ip_rocev2_top_fifo_w24_d2_S_30_HD2667 |          4 |          4 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|               U_rocev2_top_fifo_w24_d2_S_ram                                                                                                          |                                                       rocev2_ip_rocev2_top_fifo_w24_d2_S_shiftReg_HD2668 |         24 |         24 |       0 |    0 |     48 |      0 |      0 |    0 |          0 |
|             tx_exh2payFifo_U                                                                                                                          |                                                           rocev2_ip_rocev2_top_fifo_w1024_d4_A_31_HD2669 |        100 |          8 |      92 |    0 |    160 |      0 |      0 |    0 |          0 |
|               (tx_exh2payFifo_U)                                                                                                                      |                                                           rocev2_ip_rocev2_top_fifo_w1024_d4_A_31_HD2669 |          7 |          7 |       0 |    0 |     10 |      0 |      0 |    0 |          0 |
|               U_rocev2_top_fifo_w1024_d4_A_ram                                                                                                        |                                                       rocev2_ip_rocev2_top_fifo_w1024_d4_A_ram_57_HD2670 |         93 |          1 |      92 |    0 |    150 |      0 |      0 |    0 |          0 |
|             tx_exh2shiftFifo_U                                                                                                                        |                                                           rocev2_ip_rocev2_top_fifo_w1024_d2_S_32_HD2671 |        595 |        595 |       0 |    0 |   1166 |      0 |      0 |    0 |          0 |
|               (tx_exh2shiftFifo_U)                                                                                                                    |                                                           rocev2_ip_rocev2_top_fifo_w1024_d2_S_32_HD2671 |         12 |         12 |       0 |    0 |     12 |      0 |      0 |    0 |          0 |
|               U_rocev2_top_fifo_w1024_d2_S_ram                                                                                                        |                                                  rocev2_ip_rocev2_top_fifo_w1024_d2_S_shiftReg_56_HD2672 |        583 |        583 |       0 |    0 |   1154 |      0 |      0 |    0 |          0 |
|             tx_exhMetaFifo_U                                                                                                                          |                                                               rocev2_ip_rocev2_top_fifo_w178_d4_S_HD2673 |        100 |         20 |       0 |   80 |      5 |      0 |      0 |    0 |          0 |
|               (tx_exhMetaFifo_U)                                                                                                                      |                                                               rocev2_ip_rocev2_top_fifo_w178_d4_S_HD2673 |          6 |          6 |       0 |    0 |      5 |      0 |      0 |    0 |          0 |
|               U_rocev2_top_fifo_w178_d4_S_ram                                                                                                         |                                                      rocev2_ip_rocev2_top_fifo_w178_d4_S_shiftReg_HD2674 |         94 |         14 |       0 |   80 |      0 |      0 |      0 |    0 |          0 |
|             tx_ib2udpFifo_U                                                                                                                           |                                                           rocev2_ip_rocev2_top_fifo_w1024_d2_S_33_HD2675 |        590 |        590 |       0 |    0 |   1159 |      0 |      0 |    0 |          0 |
|               (tx_ib2udpFifo_U)                                                                                                                       |                                                           rocev2_ip_rocev2_top_fifo_w1024_d2_S_33_HD2675 |          7 |          7 |       0 |    0 |      5 |      0 |      0 |    0 |          0 |
|               U_rocev2_top_fifo_w1024_d2_S_ram                                                                                                        |                                                  rocev2_ip_rocev2_top_fifo_w1024_d2_S_shiftReg_55_HD2676 |        584 |        584 |       0 |    0 |   1154 |      0 |      0 |    0 |          0 |
|             tx_ibhHeaderFifo_U                                                                                                                        |                                                               rocev2_ip_rocev2_top_fifo_w113_d2_S_HD2677 |         62 |         62 |       0 |    0 |    120 |      0 |      0 |    0 |          0 |
|               (tx_ibhHeaderFifo_U)                                                                                                                    |                                                               rocev2_ip_rocev2_top_fifo_w113_d2_S_HD2677 |          4 |          4 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|               U_rocev2_top_fifo_w113_d2_S_ram                                                                                                         |                                                      rocev2_ip_rocev2_top_fifo_w113_d2_S_shiftReg_HD2678 |         58 |         58 |       0 |    0 |    116 |      0 |      0 |    0 |          0 |
|             tx_ibhMetaFifo_U                                                                                                                          |                                                            rocev2_ip_rocev2_top_fifo_w192_d8_A_34_HD2679 |        104 |         16 |      88 |    0 |    111 |      0 |      0 |    0 |          0 |
|               (tx_ibhMetaFifo_U)                                                                                                                      |                                                            rocev2_ip_rocev2_top_fifo_w192_d8_A_34_HD2679 |         12 |         12 |       0 |    0 |     13 |      0 |      0 |    0 |          0 |
|               U_rocev2_top_fifo_w192_d8_A_ram                                                                                                         |                                                           rocev2_ip_rocev2_top_fifo_w192_d8_A_ram_HD2680 |         92 |          4 |      88 |    0 |     98 |      0 |      0 |    0 |          0 |
|             tx_ibhconnTable_req_U                                                                                                                     |                                                             rocev2_ip_rocev2_top_fifo_w16_d2_S_35_HD2681 |         13 |         13 |       0 |    0 |     22 |      0 |      0 |    0 |          0 |
|               (tx_ibhconnTable_req_U)                                                                                                                 |                                                             rocev2_ip_rocev2_top_fifo_w16_d2_S_35_HD2681 |          4 |          4 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|               U_rocev2_top_fifo_w16_d2_S_ram                                                                                                          |                                                       rocev2_ip_rocev2_top_fifo_w16_d2_S_shiftReg_HD2682 |          9 |          9 |       0 |    0 |     18 |      0 |      0 |    0 |          0 |
|             tx_ip2crcFifo_U                                                                                                                           |                                                           rocev2_ip_rocev2_top_fifo_w1024_d2_S_36_HD2683 |       1045 |       1045 |       0 |    0 |   1162 |      0 |      0 |    0 |          0 |
|               (tx_ip2crcFifo_U)                                                                                                                       |                                                           rocev2_ip_rocev2_top_fifo_w1024_d2_S_36_HD2683 |         11 |         11 |       0 |    0 |      8 |      0 |      0 |    0 |          0 |
|               U_rocev2_top_fifo_w1024_d2_S_ram                                                                                                        |                                                  rocev2_ip_rocev2_top_fifo_w1024_d2_S_shiftReg_54_HD2684 |       1037 |       1037 |       0 |    0 |   1154 |      0 |      0 |    0 |          0 |
|             tx_ipUdpMetaFifo_U                                                                                                                        |                                                               rocev2_ip_rocev2_top_fifo_w256_d2_S_HD2685 |         69 |         69 |       0 |    0 |    132 |      0 |      0 |    0 |          0 |
|               (tx_ipUdpMetaFifo_U)                                                                                                                    |                                                               rocev2_ip_rocev2_top_fifo_w256_d2_S_HD2685 |          5 |          5 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|               U_rocev2_top_fifo_w256_d2_S_ram                                                                                                         |                                                      rocev2_ip_rocev2_top_fifo_w256_d2_S_shiftReg_HD2686 |         64 |         64 |       0 |    0 |    128 |      0 |      0 |    0 |          0 |
|             tx_ipUdpMetaMerger_0_U0                                                                                                                   |                                                       rocev2_ip_rocev2_top_tx_ipUdpMetaMerger_0_s_HD2687 |          7 |          7 |       0 |    0 |     91 |      0 |      0 |    0 |          0 |
|             tx_lengthFifo_U                                                                                                                           |                                                             rocev2_ip_rocev2_top_fifo_w16_d4_S_37_HD2688 |         17 |          9 |       0 |    8 |      5 |      0 |      0 |    0 |          0 |
|               (tx_lengthFifo_U)                                                                                                                       |                                                             rocev2_ip_rocev2_top_fifo_w16_d4_S_37_HD2688 |          8 |          8 |       0 |    0 |      5 |      0 |      0 |    0 |          0 |
|               U_rocev2_top_fifo_w16_d4_S_ram                                                                                                          |                                                       rocev2_ip_rocev2_top_fifo_w16_d4_S_shiftReg_HD2689 |          9 |          1 |       0 |    8 |      0 |      0 |      0 |    0 |          0 |
|             tx_localMemCmdFifo_U                                                                                                                      |                                                               rocev2_ip_rocev2_top_fifo_w150_d2_S_HD2690 |         63 |         63 |       0 |    0 |    176 |      0 |      0 |    0 |          0 |
|               (tx_localMemCmdFifo_U)                                                                                                                  |                                                               rocev2_ip_rocev2_top_fifo_w150_d2_S_HD2690 |          4 |          4 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|               U_rocev2_top_fifo_w150_d2_S_ram                                                                                                         |                                                      rocev2_ip_rocev2_top_fifo_w150_d2_S_shiftReg_HD2691 |         59 |         59 |       0 |    0 |    172 |      0 |      0 |    0 |          0 |
|             tx_packetInfoFifo_U                                                                                                                       |                                                                 rocev2_ip_rocev2_top_fifo_w3_d2_S_HD2692 |          8 |          8 |       0 |    0 |     10 |      0 |      0 |    0 |          0 |
|               (tx_packetInfoFifo_U)                                                                                                                   |                                                                 rocev2_ip_rocev2_top_fifo_w3_d2_S_HD2692 |          5 |          5 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|               U_rocev2_top_fifo_w3_d2_S_ram                                                                                                           |                                                        rocev2_ip_rocev2_top_fifo_w3_d2_S_shiftReg_HD2693 |          3 |          3 |       0 |    0 |      6 |      0 |      0 |    0 |          0 |
|             tx_pkgInfoFifo_U                                                                                                                          |                                                              rocev2_ip_rocev2_top_fifo_w64_d128_A_HD2694 |         42 |         34 |       8 |    0 |     34 |      0 |      0 |    0 |          0 |
|               (tx_pkgInfoFifo_U)                                                                                                                      |                                                              rocev2_ip_rocev2_top_fifo_w64_d128_A_HD2694 |         23 |         23 |       0 |    0 |     25 |      0 |      0 |    0 |          0 |
|               U_rocev2_top_fifo_w64_d128_A_ram                                                                                                        |                                                          rocev2_ip_rocev2_top_fifo_w64_d128_A_ram_HD2695 |         20 |         12 |       8 |    0 |      9 |      0 |      0 |    0 |          0 |
|             tx_pkg_arbiter_512_0_U0                                                                                                                   |                                                       rocev2_ip_rocev2_top_tx_pkg_arbiter_512_0_s_HD2696 |         22 |         22 |       0 |    0 |    593 |      0 |      0 |    0 |          0 |
|             tx_rawPayFifo_U                                                                                                                           |                                                           rocev2_ip_rocev2_top_fifo_w1024_d4_A_38_HD2697 |        345 |          9 |     336 |    0 |    589 |      0 |      0 |    0 |          0 |
|               (tx_rawPayFifo_U)                                                                                                                       |                                                           rocev2_ip_rocev2_top_fifo_w1024_d4_A_38_HD2697 |          7 |          7 |       0 |    0 |     10 |      0 |      0 |    0 |          0 |
|               U_rocev2_top_fifo_w1024_d4_A_ram                                                                                                        |                                                       rocev2_ip_rocev2_top_fifo_w1024_d4_A_ram_53_HD2698 |        338 |          2 |     336 |    0 |    579 |      0 |      0 |    0 |          0 |
|             tx_rethMerge2rethShift_U                                                                                                                  |                                                           rocev2_ip_rocev2_top_fifo_w1024_d4_A_39_HD2699 |        353 |         17 |     336 |    0 |    593 |      0 |      0 |    0 |          0 |
|               (tx_rethMerge2rethShift_U)                                                                                                              |                                                           rocev2_ip_rocev2_top_fifo_w1024_d4_A_39_HD2699 |          7 |          7 |       0 |    0 |     10 |      0 |      0 |    0 |          0 |
|               U_rocev2_top_fifo_w1024_d4_A_ram                                                                                                        |                                                       rocev2_ip_rocev2_top_fifo_w1024_d4_A_ram_52_HD2700 |        346 |         10 |     336 |    0 |    583 |      0 |      0 |    0 |          0 |
|             tx_rethShift2payFifo_U                                                                                                                    |                                                           rocev2_ip_rocev2_top_fifo_w1024_d2_S_40_HD2701 |        584 |        584 |       0 |    0 |   1162 |      0 |      0 |    0 |          0 |
|               (tx_rethShift2payFifo_U)                                                                                                                |                                                           rocev2_ip_rocev2_top_fifo_w1024_d2_S_40_HD2701 |          8 |          8 |       0 |    0 |      8 |      0 |      0 |    0 |          0 |
|               U_rocev2_top_fifo_w1024_d2_S_ram                                                                                                        |                                                  rocev2_ip_rocev2_top_fifo_w1024_d2_S_shiftReg_51_HD2702 |        577 |        577 |       0 |    0 |   1154 |      0 |      0 |    0 |          0 |
|             tx_shift2ibhFifo_U                                                                                                                        |                                                           rocev2_ip_rocev2_top_fifo_w1024_d8_A_41_HD2703 |        344 |         12 |     332 |    0 |    593 |      0 |      0 |    0 |          0 |
|               (tx_shift2ibhFifo_U)                                                                                                                    |                                                           rocev2_ip_rocev2_top_fifo_w1024_d8_A_41_HD2703 |         10 |         10 |       0 |    0 |     13 |      0 |      0 |    0 |          0 |
|               U_rocev2_top_fifo_w1024_d8_A_ram                                                                                                        |                                                       rocev2_ip_rocev2_top_fifo_w1024_d8_A_ram_50_HD2704 |        334 |          2 |     332 |    0 |    580 |      0 |      0 |    0 |          0 |
|             tx_shift2ipv4Fifo_U                                                                                                                       |                                                           rocev2_ip_rocev2_top_fifo_w1024_d8_A_42_HD2705 |        344 |         12 |     332 |    0 |    593 |      0 |      0 |    0 |          0 |
|               (tx_shift2ipv4Fifo_U)                                                                                                                   |                                                           rocev2_ip_rocev2_top_fifo_w1024_d8_A_42_HD2705 |         10 |         10 |       0 |    0 |     13 |      0 |      0 |    0 |          0 |
|               U_rocev2_top_fifo_w1024_d8_A_ram                                                                                                        |                                                          rocev2_ip_rocev2_top_fifo_w1024_d8_A_ram_HD2706 |        334 |          2 |     332 |    0 |    580 |      0 |      0 |    0 |          0 |
|             tx_shift2udpFifo_U                                                                                                                        |                                                           rocev2_ip_rocev2_top_fifo_w1024_d2_S_43_HD2707 |        621 |        621 |       0 |    0 |   1160 |      0 |      0 |    0 |          0 |
|               (tx_shift2udpFifo_U)                                                                                                                    |                                                           rocev2_ip_rocev2_top_fifo_w1024_d2_S_43_HD2707 |          6 |          6 |       0 |    0 |      6 |      0 |      0 |    0 |          0 |
|               U_rocev2_top_fifo_w1024_d2_S_ram                                                                                                        |                                                  rocev2_ip_rocev2_top_fifo_w1024_d2_S_shiftReg_49_HD2708 |        617 |        617 |       0 |    0 |   1154 |      0 |      0 |    0 |          0 |
|             tx_split2aethShift_U                                                                                                                      |                                                           rocev2_ip_rocev2_top_fifo_w1024_d4_A_44_HD2709 |        348 |         12 |     336 |    0 |    593 |      0 |      0 |    0 |          0 |
|               (tx_split2aethShift_U)                                                                                                                  |                                                           rocev2_ip_rocev2_top_fifo_w1024_d4_A_44_HD2709 |          8 |          8 |       0 |    0 |     10 |      0 |      0 |    0 |          0 |
|               U_rocev2_top_fifo_w1024_d4_A_ram                                                                                                        |                                                          rocev2_ip_rocev2_top_fifo_w1024_d4_A_ram_HD2710 |        341 |          5 |     336 |    0 |    583 |      0 |      0 |    0 |          0 |
|             tx_udp2ipFifo_U                                                                                                                           |                                                           rocev2_ip_rocev2_top_fifo_w1024_d2_S_45_HD2711 |        597 |        597 |       0 |    0 |   1158 |      0 |      0 |    0 |          0 |
|               (tx_udp2ipFifo_U)                                                                                                                       |                                                           rocev2_ip_rocev2_top_fifo_w1024_d2_S_45_HD2711 |          7 |          7 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|               U_rocev2_top_fifo_w1024_d2_S_ram                                                                                                        |                                                     rocev2_ip_rocev2_top_fifo_w1024_d2_S_shiftReg_HD2712 |        590 |        590 |       0 |    0 |   1154 |      0 |      0 |    0 |          0 |
|             tx_udp2ipMetaFifo_U                                                                                                                       |                                                             rocev2_ip_rocev2_top_fifo_w64_d2_S_46_HD2713 |         48 |         48 |       0 |    0 |    100 |      0 |      0 |    0 |          0 |
|               (tx_udp2ipMetaFifo_U)                                                                                                                   |                                                             rocev2_ip_rocev2_top_fifo_w64_d2_S_46_HD2713 |          6 |          6 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|               U_rocev2_top_fifo_w64_d2_S_ram                                                                                                          |                                                    rocev2_ip_rocev2_top_fifo_w64_d2_S_shiftReg_48_HD2714 |         42 |         42 |       0 |    0 |     96 |      0 |      0 |    0 |          0 |
|             tx_udpMetaFifo_U                                                                                                                          |                                                             rocev2_ip_rocev2_top_fifo_w64_d2_S_47_HD2715 |         36 |         36 |       0 |    0 |     68 |      0 |      0 |    0 |          0 |
|               (tx_udpMetaFifo_U)                                                                                                                      |                                                             rocev2_ip_rocev2_top_fifo_w64_d2_S_47_HD2715 |          4 |          4 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|               U_rocev2_top_fifo_w64_d2_S_ram                                                                                                          |                                                       rocev2_ip_rocev2_top_fifo_w64_d2_S_shiftReg_HD2716 |         32 |         32 |       0 |    0 |     64 |      0 |      0 |    0 |          0 |
|             udp_lshiftWordByOctet_512_1_U0                                                                                                            |                                                rocev2_ip_rocev2_top_udp_lshiftWordByOctet_512_1_s_HD2717 |         46 |         46 |       0 |    0 |    654 |      0 |      0 |    0 |          0 |
|             udp_rshiftWordByOctet_net_axis_512_512_2_U0                                                                                               |                                   rocev2_ip_rocev2_top_udp_rshiftWordByOctet_net_axis_512_512_2_s_HD2718 |         41 |         41 |       0 |    0 |   1087 |      0 |      0 |    0 |          0 |
|       inst_slice_in                                                                                                                                   |                                                                                 axis_reg__parameterized0 |        601 |        601 |       0 |    0 |   1160 |      0 |      0 |    0 |          0 |
|         (inst_slice_in)                                                                                                                               |                                                                                 axis_reg__parameterized0 |         16 |         16 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|         inst_reg_slice                                                                                                                                |                                                                            axis_register_slice_512_HD878 |        585 |        585 |       0 |    0 |   1160 |      0 |      0 |    0 |          0 |
|           inst                                                                                                                                        |                            axis_register_slice_512_axis_register_slice_v1_1_26_axis_register_slice_HD879 |        585 |        585 |       0 |    0 |   1160 |      0 |      0 |    0 |          0 |
|             (inst)                                                                                                                                    |                            axis_register_slice_512_axis_register_slice_v1_1_26_axis_register_slice_HD879 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|             axisc_register_slice_0                                                                                                                    |                           axis_register_slice_512_axis_register_slice_v1_1_26_axisc_register_slice_HD880 |        584 |        584 |       0 |    0 |   1159 |      0 |      0 |    0 |          0 |
|       inst_slice_out_1                                                                                                                                |                                                                                 axis_reg__parameterized1 |          7 |          7 |       0 |    0 |      6 |      0 |      0 |    0 |          0 |
|         inst_reg_slice                                                                                                                                |                                                                            axis_register_slice_512_HD881 |          7 |          7 |       0 |    0 |      6 |      0 |      0 |    0 |          0 |
|           inst                                                                                                                                        |                            axis_register_slice_512_axis_register_slice_v1_1_26_axis_register_slice_HD882 |          7 |          7 |       0 |    0 |      6 |      0 |      0 |    0 |          0 |
|             (inst)                                                                                                                                    |                            axis_register_slice_512_axis_register_slice_v1_1_26_axis_register_slice_HD882 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|             axisc_register_slice_0                                                                                                                    |                           axis_register_slice_512_axis_register_slice_v1_1_26_axisc_register_slice_HD883 |          6 |          6 |       0 |    0 |      5 |      0 |      0 |    0 |          0 |
|       inst_slice_out_2                                                                                                                                |                                                                           axis_reg_array__parameterized8 |         36 |         36 |       0 |    0 |     16 |      0 |      0 |    0 |          0 |
|         genblk1[0].inst_reg                                                                                                                           |                                                                                     axis_reg__xdcDup__69 |         10 |         10 |       0 |    0 |      8 |      0 |      0 |    0 |          0 |
|           inst_reg_slice                                                                                                                              |                                                                            axis_register_slice_512_HD926 |         10 |         10 |       0 |    0 |      8 |      0 |      0 |    0 |          0 |
|             inst                                                                                                                                      |                            axis_register_slice_512_axis_register_slice_v1_1_26_axis_register_slice_HD927 |         10 |         10 |       0 |    0 |      8 |      0 |      0 |    0 |          0 |
|               (inst)                                                                                                                                  |                            axis_register_slice_512_axis_register_slice_v1_1_26_axis_register_slice_HD927 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|               axisc_register_slice_0                                                                                                                  |                           axis_register_slice_512_axis_register_slice_v1_1_26_axisc_register_slice_HD928 |          9 |          9 |       0 |    0 |      7 |      0 |      0 |    0 |          0 |
|         genblk1[1].inst_reg                                                                                                                           |                                                                                     axis_reg__xdcDup__70 |         26 |         26 |       0 |    0 |      8 |      0 |      0 |    0 |          0 |
|           (genblk1[1].inst_reg)                                                                                                                       |                                                                                     axis_reg__xdcDup__70 |         17 |         17 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|           inst_reg_slice                                                                                                                              |                                                                            axis_register_slice_512_HD929 |          9 |          9 |       0 |    0 |      8 |      0 |      0 |    0 |          0 |
|             inst                                                                                                                                      |                            axis_register_slice_512_axis_register_slice_v1_1_26_axis_register_slice_HD930 |          9 |          9 |       0 |    0 |      8 |      0 |      0 |    0 |          0 |
|               (inst)                                                                                                                                  |                            axis_register_slice_512_axis_register_slice_v1_1_26_axis_register_slice_HD930 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|               axisc_register_slice_0                                                                                                                  |                           axis_register_slice_512_axis_register_slice_v1_1_26_axisc_register_slice_HD931 |          8 |          8 |       0 |    0 |      7 |      0 |      0 |    0 |          0 |
|       inst_slice_out_3                                                                                                                                |                                                                           axis_reg_array__parameterized9 |       1187 |       1187 |       0 |    0 |   2320 |      0 |      0 |    0 |          0 |
|         genblk1[0].inst_reg                                                                                                                           |                                                                                     axis_reg__xdcDup__71 |        585 |        585 |       0 |    0 |   1160 |      0 |      0 |    0 |          0 |
|           inst_reg_slice                                                                                                                              |                                                                            axis_register_slice_512_HD932 |        585 |        585 |       0 |    0 |   1160 |      0 |      0 |    0 |          0 |
|             inst                                                                                                                                      |                            axis_register_slice_512_axis_register_slice_v1_1_26_axis_register_slice_HD933 |        585 |        585 |       0 |    0 |   1160 |      0 |      0 |    0 |          0 |
|               (inst)                                                                                                                                  |                            axis_register_slice_512_axis_register_slice_v1_1_26_axis_register_slice_HD933 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|               axisc_register_slice_0                                                                                                                  |                           axis_register_slice_512_axis_register_slice_v1_1_26_axisc_register_slice_HD934 |        584 |        584 |       0 |    0 |   1159 |      0 |      0 |    0 |          0 |
|         genblk1[1].inst_reg                                                                                                                           |                                                                                     axis_reg__xdcDup__72 |        602 |        602 |       0 |    0 |   1160 |      0 |      0 |    0 |          0 |
|           (genblk1[1].inst_reg)                                                                                                                       |                                                                                     axis_reg__xdcDup__72 |         17 |         17 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|           inst_reg_slice                                                                                                                              |                                                                            axis_register_slice_512_HD935 |        585 |        585 |       0 |    0 |   1160 |      0 |      0 |    0 |          0 |
|             inst                                                                                                                                      |                            axis_register_slice_512_axis_register_slice_v1_1_26_axis_register_slice_HD936 |        585 |        585 |       0 |    0 |   1160 |      0 |      0 |    0 |          0 |
|               (inst)                                                                                                                                  |                            axis_register_slice_512_axis_register_slice_v1_1_26_axis_register_slice_HD936 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|               axisc_register_slice_0                                                                                                                  |                           axis_register_slice_512_axis_register_slice_v1_1_26_axisc_register_slice_HD937 |        584 |        584 |       0 |    0 |   1159 |      0 |      0 |    0 |          0 |
|       inst_slice_out_4                                                                                                                                |                                                                          axis_reg_array__parameterized10 |         14 |         14 |       0 |    0 |     11 |      0 |      0 |    0 |          0 |
|         genblk1[0].inst_reg                                                                                                                           |                                                                                     axis_reg__xdcDup__73 |          6 |          6 |       0 |    0 |      5 |      0 |      0 |    0 |          0 |
|           inst_reg_slice                                                                                                                              |                                                                            axis_register_slice_512_HD884 |          6 |          6 |       0 |    0 |      5 |      0 |      0 |    0 |          0 |
|             inst                                                                                                                                      |                            axis_register_slice_512_axis_register_slice_v1_1_26_axis_register_slice_HD885 |          6 |          6 |       0 |    0 |      5 |      0 |      0 |    0 |          0 |
|               (inst)                                                                                                                                  |                            axis_register_slice_512_axis_register_slice_v1_1_26_axis_register_slice_HD885 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|               axisc_register_slice_0                                                                                                                  |                           axis_register_slice_512_axis_register_slice_v1_1_26_axisc_register_slice_HD886 |          5 |          5 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|         genblk1[1].inst_reg                                                                                                                           |                                                                                     axis_reg__xdcDup__74 |          8 |          8 |       0 |    0 |      6 |      0 |      0 |    0 |          0 |
|           inst_reg_slice                                                                                                                              |                                                                            axis_register_slice_512_HD887 |          8 |          8 |       0 |    0 |      6 |      0 |      0 |    0 |          0 |
|             inst                                                                                                                                      |                            axis_register_slice_512_axis_register_slice_v1_1_26_axis_register_slice_HD888 |          8 |          8 |       0 |    0 |      6 |      0 |      0 |    0 |          0 |
|               (inst)                                                                                                                                  |                            axis_register_slice_512_axis_register_slice_v1_1_26_axis_register_slice_HD888 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|               axisc_register_slice_0                                                                                                                  |                           axis_register_slice_512_axis_register_slice_v1_1_26_axisc_register_slice_HD889 |          7 |          7 |       0 |    0 |      5 |      0 |      0 |    0 |          0 |
|       inst_slice_out_5                                                                                                                                |                                                                          axis_reg_array__parameterized11 |         14 |         14 |       0 |    0 |     11 |      0 |      0 |    0 |          0 |
|         genblk1[0].inst_reg                                                                                                                           |                                                                                     axis_reg__xdcDup__75 |          6 |          6 |       0 |    0 |      5 |      0 |      0 |    0 |          0 |
|           inst_reg_slice                                                                                                                              |                                                                            axis_register_slice_512_HD890 |          6 |          6 |       0 |    0 |      5 |      0 |      0 |    0 |          0 |
|             inst                                                                                                                                      |                            axis_register_slice_512_axis_register_slice_v1_1_26_axis_register_slice_HD891 |          6 |          6 |       0 |    0 |      5 |      0 |      0 |    0 |          0 |
|               (inst)                                                                                                                                  |                            axis_register_slice_512_axis_register_slice_v1_1_26_axis_register_slice_HD891 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|               axisc_register_slice_0                                                                                                                  |                           axis_register_slice_512_axis_register_slice_v1_1_26_axisc_register_slice_HD892 |          5 |          5 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|         genblk1[1].inst_reg                                                                                                                           |                                                                                     axis_reg__xdcDup__76 |          8 |          8 |       0 |    0 |      6 |      0 |      0 |    0 |          0 |
|           inst_reg_slice                                                                                                                              |                                                                            axis_register_slice_512_HD893 |          8 |          8 |       0 |    0 |      6 |      0 |      0 |    0 |          0 |
|             inst                                                                                                                                      |                            axis_register_slice_512_axis_register_slice_v1_1_26_axis_register_slice_HD894 |          8 |          8 |       0 |    0 |      6 |      0 |      0 |    0 |          0 |
|               (inst)                                                                                                                                  |                            axis_register_slice_512_axis_register_slice_v1_1_26_axis_register_slice_HD894 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|               axisc_register_slice_0                                                                                                                  |                           axis_register_slice_512_axis_register_slice_v1_1_26_axisc_register_slice_HD895 |          7 |          7 |       0 |    0 |      5 |      0 |      0 |    0 |          0 |
|       inst_slice_out_6                                                                                                                                |                                                                          axis_reg_array__parameterized12 |       1170 |       1170 |       0 |    0 |   2320 |      0 |      0 |    0 |          0 |
|         genblk1[0].inst_reg                                                                                                                           |                                                                                     axis_reg__xdcDup__77 |        585 |        585 |       0 |    0 |   1160 |      0 |      0 |    0 |          0 |
|           inst_reg_slice                                                                                                                              |                                                                            axis_register_slice_512_HD896 |        585 |        585 |       0 |    0 |   1160 |      0 |      0 |    0 |          0 |
|             inst                                                                                                                                      |                            axis_register_slice_512_axis_register_slice_v1_1_26_axis_register_slice_HD897 |        585 |        585 |       0 |    0 |   1160 |      0 |      0 |    0 |          0 |
|               (inst)                                                                                                                                  |                            axis_register_slice_512_axis_register_slice_v1_1_26_axis_register_slice_HD897 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|               axisc_register_slice_0                                                                                                                  |                           axis_register_slice_512_axis_register_slice_v1_1_26_axisc_register_slice_HD898 |        584 |        584 |       0 |    0 |   1159 |      0 |      0 |    0 |          0 |
|         genblk1[1].inst_reg                                                                                                                           |                                                                                     axis_reg__xdcDup__78 |        585 |        585 |       0 |    0 |   1160 |      0 |      0 |    0 |          0 |
|           inst_reg_slice                                                                                                                              |                                                                            axis_register_slice_512_HD899 |        585 |        585 |       0 |    0 |   1160 |      0 |      0 |    0 |          0 |
|             inst                                                                                                                                      |                            axis_register_slice_512_axis_register_slice_v1_1_26_axis_register_slice_HD900 |        585 |        585 |       0 |    0 |   1160 |      0 |      0 |    0 |          0 |
|               (inst)                                                                                                                                  |                            axis_register_slice_512_axis_register_slice_v1_1_26_axis_register_slice_HD900 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|               axisc_register_slice_0                                                                                                                  |                           axis_register_slice_512_axis_register_slice_v1_1_26_axisc_register_slice_HD901 |        584 |        584 |       0 |    0 |   1159 |      0 |      0 |    0 |          0 |
|       inst_vio_ip                                                                                                                                     |                                                                                            vio_ip_HD2182 |        335 |        335 |       0 |    0 |    649 |      0 |      0 |    0 |          0 |
|         (inst_vio_ip)                                                                                                                                 |                                                                                            vio_ip_HD2182 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|         inst                                                                                                                                          |                                                                            vio_ip_vio_v3_0_22_vio_HD2183 |        335 |        335 |       0 |    0 |    649 |      0 |      0 |    0 |          0 |
|           (inst)                                                                                                                                      |                                                                            vio_ip_vio_v3_0_22_vio_HD2183 |          0 |          0 |       0 |    0 |     16 |      0 |      0 |    0 |          0 |
|           DECODER_INST                                                                                                                                |                                                                        vio_ip_vio_v3_0_22_decoder_HD2184 |         27 |         27 |       0 |    0 |     49 |      0 |      0 |    0 |          0 |
|           PROBE_IN_INST                                                                                                                               |                                                                   vio_ip_vio_v3_0_22_probe_in_one_HD2185 |        231 |        231 |       0 |    0 |    423 |      0 |      0 |    0 |          0 |
|           U_XSDB_SLAVE                                                                                                                                |                                                                         vio_ip_xsdbs_v1_0_2_xsdbs_HD2186 |         77 |         77 |       0 |    0 |    161 |      0 |      0 |    0 |          0 |
|       ip_handler_inst                                                                                                                                 |                                                                                     ip_handler_ip_HD2188 |      11099 |      10740 |     332 |   27 |  26147 |      8 |      1 |    0 |          0 |
|         inst                                                                                                                                          |                                                                      ip_handler_ip_ip_handler_top_HD2189 |      11099 |      10740 |     332 |   27 |  26147 |      8 |      1 |    0 |          0 |
|           convert_axis_to_net_axis_512_U0                                                                                                             |                                       ip_handler_ip_ip_handler_top_convert_axis_to_net_axis_512_s_HD2190 |        305 |        305 |       0 |    0 |   1745 |      0 |      0 |    0 |          0 |
|             (convert_axis_to_net_axis_512_U0)                                                                                                         |                                       ip_handler_ip_ip_handler_top_convert_axis_to_net_axis_512_s_HD2190 |          2 |          2 |       0 |    0 |    579 |      0 |      0 |    0 |          0 |
|             regslice_both_s_axis_raw_V_data_V_U                                                                                                       |                                                     ip_handler_ip_ip_handler_top_regslice_both_46_HD2191 |        261 |        261 |       0 |    0 |   1028 |      0 |      0 |    0 |          0 |
|             regslice_both_s_axis_raw_V_keep_V_U                                                                                                       |                                     ip_handler_ip_ip_handler_top_regslice_both__parameterized0_47_HD2192 |         36 |         36 |       0 |    0 |    132 |      0 |      0 |    0 |          0 |
|             regslice_both_s_axis_raw_V_last_V_U                                                                                                       |                                     ip_handler_ip_ip_handler_top_regslice_both__parameterized1_48_HD2193 |          6 |          6 |       0 |    0 |      6 |      0 |      0 |    0 |          0 |
|           convert_net_axis_to_axis_512_1_U0                                                                                                           |                                       ip_handler_ip_ip_handler_top_convert_net_axis_to_axis_512_1_HD2194 |          4 |          4 |       0 |    0 |      6 |      0 |      0 |    0 |          0 |
|             (convert_net_axis_to_axis_512_1_U0)                                                                                                       |                                       ip_handler_ip_ip_handler_top_convert_net_axis_to_axis_512_1_HD2194 |          1 |          1 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|             regslice_both_m_axis_icmpv6_V_data_V_U                                                                                                    |                                                     ip_handler_ip_ip_handler_top_regslice_both_43_HD2195 |          3 |          3 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|           convert_net_axis_to_axis_512_2_U0                                                                                                           |                                       ip_handler_ip_ip_handler_top_convert_net_axis_to_axis_512_2_HD2198 |          4 |          4 |       0 |    0 |      6 |      0 |      0 |    0 |          0 |
|             (convert_net_axis_to_axis_512_2_U0)                                                                                                       |                                       ip_handler_ip_ip_handler_top_convert_net_axis_to_axis_512_2_HD2198 |          1 |          1 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|             regslice_both_m_axis_ipv6udp_V_data_V_U                                                                                                   |                                                     ip_handler_ip_ip_handler_top_regslice_both_40_HD2199 |          4 |          4 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|           convert_net_axis_to_axis_512_3_U0                                                                                                           |                                       ip_handler_ip_ip_handler_top_convert_net_axis_to_axis_512_3_HD2202 |        309 |        309 |       0 |    0 |   1747 |      0 |      0 |    0 |          0 |
|             (convert_net_axis_to_axis_512_3_U0)                                                                                                       |                                       ip_handler_ip_ip_handler_top_convert_net_axis_to_axis_512_3_HD2202 |          1 |          1 |       0 |    0 |    581 |      0 |      0 |    0 |          0 |
|             regslice_both_m_axis_icmp_V_data_V_U                                                                                                      |                                                     ip_handler_ip_ip_handler_top_regslice_both_37_HD2203 |        266 |        266 |       0 |    0 |   1028 |      0 |      0 |    0 |          0 |
|             regslice_both_m_axis_icmp_V_keep_V_U                                                                                                      |                                     ip_handler_ip_ip_handler_top_regslice_both__parameterized0_38_HD2204 |         37 |         37 |       0 |    0 |    132 |      0 |      0 |    0 |          0 |
|             regslice_both_m_axis_icmp_V_last_V_U                                                                                                      |                                     ip_handler_ip_ip_handler_top_regslice_both__parameterized1_39_HD2205 |          6 |          6 |       0 |    0 |      6 |      0 |      0 |    0 |          0 |
|           convert_net_axis_to_axis_512_4_U0                                                                                                           |                                       ip_handler_ip_ip_handler_top_convert_net_axis_to_axis_512_4_HD2206 |          5 |          5 |       0 |    0 |      6 |      0 |      0 |    0 |          0 |
|             (convert_net_axis_to_axis_512_4_U0)                                                                                                       |                                       ip_handler_ip_ip_handler_top_convert_net_axis_to_axis_512_4_HD2206 |          1 |          1 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|             regslice_both_m_axis_udp_V_data_V_U                                                                                                       |                                                     ip_handler_ip_ip_handler_top_regslice_both_34_HD2207 |          5 |          5 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|           convert_net_axis_to_axis_512_5_U0                                                                                                           |                                       ip_handler_ip_ip_handler_top_convert_net_axis_to_axis_512_5_HD2210 |         13 |         13 |       0 |    0 |     13 |      0 |      0 |    0 |          0 |
|             (convert_net_axis_to_axis_512_5_U0)                                                                                                       |                                       ip_handler_ip_ip_handler_top_convert_net_axis_to_axis_512_5_HD2210 |          1 |          1 |       0 |    0 |      5 |      0 |      0 |    0 |          0 |
|             regslice_both_m_axis_tcp_V_data_V_U                                                                                                       |                                                     ip_handler_ip_ip_handler_top_regslice_both_31_HD2211 |          7 |          7 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|             regslice_both_m_axis_tcp_V_last_V_U                                                                                                       |                                     ip_handler_ip_ip_handler_top_regslice_both__parameterized1_33_HD2213 |          6 |          6 |       0 |    0 |      6 |      0 |      0 |    0 |          0 |
|           convert_net_axis_to_axis_512_6_U0                                                                                                           |                                       ip_handler_ip_ip_handler_top_convert_net_axis_to_axis_512_6_HD2214 |        309 |        309 |       0 |    0 |   1747 |      0 |      0 |    0 |          0 |
|             (convert_net_axis_to_axis_512_6_U0)                                                                                                       |                                       ip_handler_ip_ip_handler_top_convert_net_axis_to_axis_512_6_HD2214 |          1 |          1 |       0 |    0 |    581 |      0 |      0 |    0 |          0 |
|             regslice_both_m_axis_roce_V_data_V_U                                                                                                      |                                                     ip_handler_ip_ip_handler_top_regslice_both_28_HD2215 |        266 |        266 |       0 |    0 |   1028 |      0 |      0 |    0 |          0 |
|             regslice_both_m_axis_roce_V_keep_V_U                                                                                                      |                                     ip_handler_ip_ip_handler_top_regslice_both__parameterized0_29_HD2216 |         37 |         37 |       0 |    0 |    132 |      0 |      0 |    0 |          0 |
|             regslice_both_m_axis_roce_V_last_V_U                                                                                                      |                                     ip_handler_ip_ip_handler_top_regslice_both__parameterized1_30_HD2217 |          6 |          6 |       0 |    0 |      6 |      0 |      0 |    0 |          0 |
|           convert_net_axis_to_axis_512_U0                                                                                                             |                                       ip_handler_ip_ip_handler_top_convert_net_axis_to_axis_512_s_HD2218 |        105 |        105 |       0 |    0 |    543 |      0 |      0 |    0 |          0 |
|             (convert_net_axis_to_axis_512_U0)                                                                                                         |                                       ip_handler_ip_ip_handler_top_convert_net_axis_to_axis_512_s_HD2218 |          1 |          1 |       0 |    0 |    181 |      0 |      0 |    0 |          0 |
|             regslice_both_m_axis_arp_V_data_V_U                                                                                                       |                                                        ip_handler_ip_ip_handler_top_regslice_both_HD2219 |         99 |         99 |       0 |    0 |    356 |      0 |      0 |    0 |          0 |
|             regslice_both_m_axis_arp_V_last_V_U                                                                                                       |                                        ip_handler_ip_ip_handler_top_regslice_both__parameterized1_HD2221 |          6 |          6 |       0 |    0 |      6 |      0 |      0 |    0 |          0 |
|           cut_length_U0                                                                                                                               |                                                           ip_handler_ip_ip_handler_top_cut_length_HD2222 |        579 |        579 |       0 |    0 |   1162 |      0 |      0 |    0 |          0 |
|           detect_eth_protocol_512_U0                                                                                                                  |                                            ip_handler_ip_ip_handler_top_detect_eth_protocol_512_s_HD2223 |         31 |         31 |       0 |    0 |    632 |      0 |      0 |    0 |          0 |
|           detect_ipv4_protocol_512_U0                                                                                                                 |                                           ip_handler_ip_ip_handler_top_detect_ipv4_protocol_512_s_HD2224 |         23 |         23 |       0 |    0 |    597 |      0 |      0 |    0 |          0 |
|           detect_ipv6_protocol_512_U0                                                                                                                 |                                           ip_handler_ip_ip_handler_top_detect_ipv6_protocol_512_s_HD2225 |         14 |         14 |       0 |    0 |     28 |      0 |      0 |    0 |          0 |
|           ethDataFifo_U                                                                                                                               |                                                      ip_handler_ip_ip_handler_top_fifo_w1024_d4_A_HD2226 |        339 |          7 |     332 |    0 |    589 |      0 |      0 |    0 |          0 |
|             (ethDataFifo_U)                                                                                                                           |                                                      ip_handler_ip_ip_handler_top_fifo_w1024_d4_A_HD2226 |          6 |          6 |       0 |    0 |     10 |      0 |      0 |    0 |          0 |
|             U_ip_handler_top_fifo_w1024_d4_A_ram                                                                                                      |                                                  ip_handler_ip_ip_handler_top_fifo_w1024_d4_A_ram_HD2227 |        333 |          1 |     332 |    0 |    579 |      0 |      0 |    0 |          0 |
|           etherTypeFifo_U                                                                                                                             |                                                        ip_handler_ip_ip_handler_top_fifo_w16_d2_S_HD2228 |         21 |         21 |       0 |    0 |     36 |      0 |      0 |    0 |          0 |
|             (etherTypeFifo_U)                                                                                                                         |                                                        ip_handler_ip_ip_handler_top_fifo_w16_d2_S_HD2228 |          5 |          5 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|             U_ip_handler_top_fifo_w16_d2_S_ram                                                                                                        |                                               ip_handler_ip_ip_handler_top_fifo_w16_d2_S_shiftReg_HD2229 |         16 |         16 |       0 |    0 |     32 |      0 |      0 |    0 |          0 |
|           extract_ip_meta_512_U0                                                                                                                      |                                                ip_handler_ip_ip_handler_top_extract_ip_meta_512_s_HD2230 |         70 |         70 |       0 |    0 |    710 |      0 |      0 |    0 |          0 |
|           ipDataCheckFifo_U                                                                                                                           |                                                      ip_handler_ip_ip_handler_top_fifo_w577_d64_A_HD2231 |         28 |         28 |       0 |    0 |     28 |      8 |      1 |    0 |          0 |
|             (ipDataCheckFifo_U)                                                                                                                       |                                                      ip_handler_ip_ip_handler_top_fifo_w577_d64_A_HD2231 |         20 |         20 |       0 |    0 |     22 |      0 |      0 |    0 |          0 |
|             U_ip_handler_top_fifo_w577_d64_A_ram                                                                                                      |                                                  ip_handler_ip_ip_handler_top_fifo_w577_d64_A_ram_HD2232 |          8 |          8 |       0 |    0 |      6 |      8 |      1 |    0 |          0 |
|           ipDataCutFifo_U                                                                                                                             |                                                       ip_handler_ip_ip_handler_top_fifo_w577_d2_S_HD2233 |        585 |        585 |       0 |    0 |   1158 |      0 |      0 |    0 |          0 |
|             (ipDataCutFifo_U)                                                                                                                         |                                                       ip_handler_ip_ip_handler_top_fifo_w577_d2_S_HD2233 |          9 |          9 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|             U_ip_handler_top_fifo_w577_d2_S_ram                                                                                                       |                                           ip_handler_ip_ip_handler_top_fifo_w577_d2_S_shiftReg_27_HD2234 |        577 |        577 |       0 |    0 |   1154 |      0 |      0 |    0 |          0 |
|           ipDataDropFifo_U                                                                                                                            |                                                     ip_handler_ip_ip_handler_top_fifo_w577_d2_S_0_HD2235 |        666 |        666 |       0 |    0 |   1160 |      0 |      0 |    0 |          0 |
|             (ipDataDropFifo_U)                                                                                                                        |                                                     ip_handler_ip_ip_handler_top_fifo_w577_d2_S_0_HD2235 |          6 |          6 |       0 |    0 |      6 |      0 |      0 |    0 |          0 |
|             U_ip_handler_top_fifo_w577_d2_S_ram                                                                                                       |                                           ip_handler_ip_ip_handler_top_fifo_w577_d2_S_shiftReg_26_HD2236 |        661 |        661 |       0 |    0 |   1154 |      0 |      0 |    0 |          0 |
|           ipDataFifo_U                                                                                                                                |                                                     ip_handler_ip_ip_handler_top_fifo_w577_d2_S_1_HD2237 |        628 |        628 |       0 |    0 |   1160 |      0 |      0 |    0 |          0 |
|             (ipDataFifo_U)                                                                                                                            |                                                     ip_handler_ip_ip_handler_top_fifo_w577_d2_S_1_HD2237 |          9 |          9 |       0 |    0 |      6 |      0 |      0 |    0 |          0 |
|             U_ip_handler_top_fifo_w577_d2_S_ram                                                                                                       |                                           ip_handler_ip_ip_handler_top_fifo_w577_d2_S_shiftReg_25_HD2238 |        620 |        620 |       0 |    0 |   1154 |      0 |      0 |    0 |          0 |
|           ipDataMetaFifo_U                                                                                                                            |                                                      ip_handler_ip_ip_handler_top_fifo_w1024_d2_S_HD2239 |        603 |        603 |       0 |    0 |   1158 |      0 |      0 |    0 |          0 |
|             (ipDataMetaFifo_U)                                                                                                                        |                                                      ip_handler_ip_ip_handler_top_fifo_w1024_d2_S_HD2239 |          7 |          7 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|             U_ip_handler_top_fifo_w1024_d2_S_ram                                                                                                      |                                          ip_handler_ip_ip_handler_top_fifo_w1024_d2_S_shiftReg_24_HD2240 |        596 |        596 |       0 |    0 |   1154 |      0 |      0 |    0 |          0 |
|           ip_handler_check_ipv4_checksum_32_U0                                                                                                        |                                  ip_handler_ip_ip_handler_top_ip_handler_check_ipv4_checksum_32_s_HD2241 |       1081 |       1081 |       0 |    0 |    767 |      0 |      0 |    0 |          0 |
|           ip_handler_compute_ipv4_checksum_U0                                                                                                         |                                     ip_handler_ip_ip_handler_top_ip_handler_compute_ipv4_checksum_HD2242 |       1443 |       1443 |       0 |    0 |   1563 |      0 |      0 |    0 |          0 |
|           ip_handler_duplicate_stream_net_axis_512_U0                                                                                                 |                           ip_handler_ip_ip_handler_top_ip_handler_duplicate_stream_net_axis_512_s_HD2243 |          1 |          1 |       0 |    0 |    578 |      0 |      0 |    0 |          0 |
|           ip_handler_rshiftWordByOctet_net_axis_512_512_1_U0                                                                                          |                    ip_handler_ip_ip_handler_top_ip_handler_rshiftWordByOctet_net_axis_512_512_1_s_HD2244 |         70 |         70 |       0 |    0 |   1033 |      0 |      0 |    0 |          0 |
|           ip_handler_rshiftWordByOctet_net_axis_512_512_3_U0                                                                                          |                    ip_handler_ip_ip_handler_top_ip_handler_rshiftWordByOctet_net_axis_512_512_3_s_HD2245 |          8 |          8 |       0 |    0 |     23 |      0 |      0 |    0 |          0 |
|           ip_invalid_dropper_512_U0                                                                                                                   |                                             ip_handler_ip_ip_handler_top_ip_invalid_dropper_512_s_HD2246 |         19 |         19 |       0 |    0 |     10 |      0 |      0 |    0 |          0 |
|           iph_subSumsFifoOut_U                                                                                                                        |                                                       ip_handler_ip_ip_handler_top_fifo_w544_d2_S_HD2247 |        518 |        518 |       0 |    0 |    964 |      0 |      0 |    0 |          0 |
|             (iph_subSumsFifoOut_U)                                                                                                                    |                                                       ip_handler_ip_ip_handler_top_fifo_w544_d2_S_HD2247 |          7 |          7 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|             U_ip_handler_top_fifo_w544_d2_S_ram                                                                                                       |                                              ip_handler_ip_ip_handler_top_fifo_w544_d2_S_shiftReg_HD2248 |        512 |        512 |       0 |    0 |    960 |      0 |      0 |    0 |          0 |
|           ipv4ProtocolFifo_U                                                                                                                          |                                                        ip_handler_ip_ip_handler_top_fifo_w8_d32_S_HD2249 |         23 |         15 |       0 |    8 |      8 |      0 |      0 |    0 |          0 |
|             (ipv4ProtocolFifo_U)                                                                                                                      |                                                        ip_handler_ip_ip_handler_top_fifo_w8_d32_S_HD2249 |         12 |         12 |       0 |    0 |      8 |      0 |      0 |    0 |          0 |
|             U_ip_handler_top_fifo_w8_d32_S_ram                                                                                                        |                                               ip_handler_ip_ip_handler_top_fifo_w8_d32_S_shiftReg_HD2250 |         11 |          3 |       0 |    8 |      0 |      0 |      0 |    0 |          0 |
|           ipv4ShiftFifo_U                                                                                                                             |                                                    ip_handler_ip_ip_handler_top_fifo_w1024_d2_S_2_HD2251 |        614 |        614 |       0 |    0 |   1160 |      0 |      0 |    0 |          0 |
|             (ipv4ShiftFifo_U)                                                                                                                         |                                                    ip_handler_ip_ip_handler_top_fifo_w1024_d2_S_2_HD2251 |          6 |          6 |       0 |    0 |      6 |      0 |      0 |    0 |          0 |
|             U_ip_handler_top_fifo_w1024_d2_S_ram                                                                                                      |                                          ip_handler_ip_ip_handler_top_fifo_w1024_d2_S_shiftReg_23_HD2252 |        608 |        608 |       0 |    0 |   1154 |      0 |      0 |    0 |          0 |
|           ipv4ValidFifo_U                                                                                                                             |                                                         ip_handler_ip_ip_handler_top_fifo_w1_d8_S_HD2253 |          9 |          8 |       0 |    1 |      6 |      0 |      0 |    0 |          0 |
|             (ipv4ValidFifo_U)                                                                                                                         |                                                         ip_handler_ip_ip_handler_top_fifo_w1_d8_S_HD2253 |          5 |          5 |       0 |    0 |      6 |      0 |      0 |    0 |          0 |
|             U_ip_handler_top_fifo_w1_d8_S_ram                                                                                                         |                                                ip_handler_ip_ip_handler_top_fifo_w1_d8_S_shiftReg_HD2254 |          4 |          3 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|           ipv6DataFifo_U                                                                                                                              |                                                    ip_handler_ip_ip_handler_top_fifo_w1024_d2_S_3_HD2255 |         15 |         15 |       0 |    0 |     22 |      0 |      0 |    0 |          0 |
|             (ipv6DataFifo_U)                                                                                                                          |                                                    ip_handler_ip_ip_handler_top_fifo_w1024_d2_S_3_HD2255 |          6 |          6 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|             U_ip_handler_top_fifo_w1024_d2_S_ram                                                                                                      |                                          ip_handler_ip_ip_handler_top_fifo_w1024_d2_S_shiftReg_22_HD2256 |          9 |          9 |       0 |    0 |     18 |      0 |      0 |    0 |          0 |
|           ipv6ShiftFifo_U                                                                                                                             |                                                    ip_handler_ip_ip_handler_top_fifo_w1024_d2_S_4_HD2257 |         47 |         47 |       0 |    0 |    124 |      0 |      0 |    0 |          0 |
|             (ipv6ShiftFifo_U)                                                                                                                         |                                                    ip_handler_ip_ip_handler_top_fifo_w1024_d2_S_4_HD2257 |          7 |          7 |       0 |    0 |      6 |      0 |      0 |    0 |          0 |
|             U_ip_handler_top_fifo_w1024_d2_S_ram                                                                                                      |                                          ip_handler_ip_ip_handler_top_fifo_w1024_d2_S_shiftReg_21_HD2258 |         40 |         40 |       0 |    0 |    118 |      0 |      0 |    0 |          0 |
|           m_axis_arp_internal_U                                                                                                                       |                                                    ip_handler_ip_ip_handler_top_fifo_w1024_d2_S_5_HD2259 |        181 |        181 |       0 |    0 |    358 |      0 |      0 |    0 |          0 |
|             (m_axis_arp_internal_U)                                                                                                                   |                                                    ip_handler_ip_ip_handler_top_fifo_w1024_d2_S_5_HD2259 |          4 |          4 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|             U_ip_handler_top_fifo_w1024_d2_S_ram                                                                                                      |                                          ip_handler_ip_ip_handler_top_fifo_w1024_d2_S_shiftReg_20_HD2260 |        177 |        177 |       0 |    0 |    354 |      0 |      0 |    0 |          0 |
|           m_axis_icmp_internal_U                                                                                                                      |                                                    ip_handler_ip_ip_handler_top_fifo_w1024_d2_S_6_HD2261 |        583 |        583 |       0 |    0 |   1158 |      0 |      0 |    0 |          0 |
|             (m_axis_icmp_internal_U)                                                                                                                  |                                                    ip_handler_ip_ip_handler_top_fifo_w1024_d2_S_6_HD2261 |          6 |          6 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|             U_ip_handler_top_fifo_w1024_d2_S_ram                                                                                                      |                                          ip_handler_ip_ip_handler_top_fifo_w1024_d2_S_shiftReg_19_HD2262 |        577 |        577 |       0 |    0 |   1154 |      0 |      0 |    0 |          0 |
|           m_axis_icmpv6_internal_U                                                                                                                    |                                                    ip_handler_ip_ip_handler_top_fifo_w1024_d2_S_7_HD2263 |          4 |          4 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|           m_axis_ipv6udp_internal_U                                                                                                                   |                                                    ip_handler_ip_ip_handler_top_fifo_w1024_d2_S_8_HD2265 |          6 |          6 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|           m_axis_roce_internal_U                                                                                                                      |                                                    ip_handler_ip_ip_handler_top_fifo_w1024_d2_S_9_HD2267 |        584 |        584 |       0 |    0 |   1158 |      0 |      0 |    0 |          0 |
|             (m_axis_roce_internal_U)                                                                                                                  |                                                    ip_handler_ip_ip_handler_top_fifo_w1024_d2_S_9_HD2267 |          6 |          6 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|             U_ip_handler_top_fifo_w1024_d2_S_ram                                                                                                      |                                          ip_handler_ip_ip_handler_top_fifo_w1024_d2_S_shiftReg_16_HD2268 |        578 |        578 |       0 |    0 |   1154 |      0 |      0 |    0 |          0 |
|           m_axis_tcp_internal_U                                                                                                                       |                                                   ip_handler_ip_ip_handler_top_fifo_w1024_d2_S_10_HD2269 |          7 |          7 |       0 |    0 |      6 |      0 |      0 |    0 |          0 |
|             (m_axis_tcp_internal_U)                                                                                                                   |                                                   ip_handler_ip_ip_handler_top_fifo_w1024_d2_S_10_HD2269 |          6 |          6 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|             U_ip_handler_top_fifo_w1024_d2_S_ram                                                                                                      |                                          ip_handler_ip_ip_handler_top_fifo_w1024_d2_S_shiftReg_15_HD2270 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|           m_axis_udp_internal_U                                                                                                                       |                                                   ip_handler_ip_ip_handler_top_fifo_w1024_d2_S_11_HD2271 |          7 |          7 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|             (m_axis_udp_internal_U)                                                                                                                   |                                                   ip_handler_ip_ip_handler_top_fifo_w1024_d2_S_11_HD2271 |          6 |          6 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|             U_ip_handler_top_fifo_w1024_d2_S_ram                                                                                                      |                                          ip_handler_ip_ip_handler_top_fifo_w1024_d2_S_shiftReg_14_HD2272 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|           myIpAddress_c_U                                                                                                                             |                                                        ip_handler_ip_ip_handler_top_fifo_w32_d6_S_HD2273 |         25 |          9 |       0 |   16 |      6 |      0 |      0 |    0 |          0 |
|             (myIpAddress_c_U)                                                                                                                         |                                                        ip_handler_ip_ip_handler_top_fifo_w32_d6_S_HD2273 |          7 |          7 |       0 |    0 |      6 |      0 |      0 |    0 |          0 |
|             U_ip_handler_top_fifo_w32_d6_S_ram                                                                                                        |                                               ip_handler_ip_ip_handler_top_fifo_w32_d6_S_shiftReg_HD2274 |         18 |          2 |       0 |   16 |      0 |      0 |      0 |    0 |          0 |
|           route_by_eth_protocol_512_U0                                                                                                                |                                          ip_handler_ip_ip_handler_top_route_by_eth_protocol_512_s_HD2275 |         41 |         41 |       0 |    0 |    631 |      0 |      0 |    0 |          0 |
|           s_axis_raw_internal_U                                                                                                                       |                                                   ip_handler_ip_ip_handler_top_fifo_w1024_d2_S_12_HD2276 |        583 |        583 |       0 |    0 |   1158 |      0 |      0 |    0 |          0 |
|             (s_axis_raw_internal_U)                                                                                                                   |                                                   ip_handler_ip_ip_handler_top_fifo_w1024_d2_S_12_HD2276 |          6 |          6 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|             U_ip_handler_top_fifo_w1024_d2_S_ram                                                                                                      |                                             ip_handler_ip_ip_handler_top_fifo_w1024_d2_S_shiftReg_HD2277 |        577 |        577 |       0 |    0 |   1154 |      0 |      0 |    0 |          0 |
|           udpDataFifo_U                                                                                                                               |                                                    ip_handler_ip_ip_handler_top_fifo_w577_d2_S_13_HD2278 |        584 |        584 |       0 |    0 |   1158 |      0 |      0 |    0 |          0 |
|             (udpDataFifo_U)                                                                                                                           |                                                    ip_handler_ip_ip_handler_top_fifo_w577_d2_S_13_HD2278 |          7 |          7 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|             U_ip_handler_top_fifo_w577_d2_S_ram                                                                                                       |                                              ip_handler_ip_ip_handler_top_fifo_w577_d2_S_shiftReg_HD2279 |        577 |        577 |       0 |    0 |   1154 |      0 |      0 |    0 |          0 |
|           validChecksumFifo_U                                                                                                                         |                                                         ip_handler_ip_ip_handler_top_fifo_w1_d4_S_HD2280 |          7 |          6 |       0 |    1 |      5 |      0 |      0 |    0 |          0 |
|             (validChecksumFifo_U)                                                                                                                     |                                                         ip_handler_ip_ip_handler_top_fifo_w1_d4_S_HD2280 |          5 |          5 |       0 |    0 |      5 |      0 |      0 |    0 |          0 |
|             U_ip_handler_top_fifo_w1_d4_S_ram                                                                                                         |                                                ip_handler_ip_ip_handler_top_fifo_w1_d4_S_shiftReg_HD2281 |          2 |          1 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|           validIpAddressFifo_U                                                                                                                        |                                                        ip_handler_ip_ip_handler_top_fifo_w1_d32_S_HD2282 |         15 |         14 |       0 |    1 |      8 |      0 |      0 |    0 |          0 |
|             (validIpAddressFifo_U)                                                                                                                    |                                                        ip_handler_ip_ip_handler_top_fifo_w1_d32_S_HD2282 |         11 |         11 |       0 |    0 |      8 |      0 |      0 |    0 |          0 |
|             U_ip_handler_top_fifo_w1_d32_S_ram                                                                                                        |                                               ip_handler_ip_ip_handler_top_fifo_w1_d32_S_shiftReg_HD2283 |          5 |          4 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|       ip_merger                                                                                                                                       |                                                                        axis_interconnect_512_4to1_HD2285 |       1523 |       1523 |       0 |    0 |   3532 |      0 |      0 |    0 |          0 |
|         inst                                                                                                                                          |                  axis_interconnect_512_4to1_axis_interconnect_v1_1_20_axis_interconnect_16x16_top_HD2286 |       1523 |       1523 |       0 |    0 |   3532 |      0 |      0 |    0 |          0 |
|           axis_interconnect_0                                                                                                                         |                            axis_interconnect_512_4to1_axis_interconnect_v1_1_20_axis_interconnect_HD2287 |       1523 |       1523 |       0 |    0 |   3532 |      0 |      0 |    0 |          0 |
|             gen_switch.axis_switch_0                                                                                                                  |                                  axis_interconnect_512_4to1_axis_interconnect_v1_1_20_axis_switch_HD2288 |        611 |        611 |       0 |    0 |     25 |      0 |      0 |    0 |          0 |
|               gen_arbiter.gen_int_arbiter.axis_interconnect_v1_1_20_axis_switch_arbiter                                                               |                          axis_interconnect_512_4to1_axis_interconnect_v1_1_20_axis_switch_arbiter_HD2289 |        608 |        608 |       0 |    0 |     17 |      0 |      0 |    0 |          0 |
|                 gen_mi_arb[0].gen_rr.arb_rr_0                                                                                                         |                                       axis_interconnect_512_4to1_axis_interconnect_v1_1_20_arb_rr_HD2290 |        608 |        608 |       0 |    0 |     17 |      0 |      0 |    0 |          0 |
|               gen_decoder[0].axisc_decoder_0                                                                                                          |                                axis_interconnect_512_4to1_axis_interconnect_v1_1_20_axisc_decoder_HD2291 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|               gen_decoder[1].axisc_decoder_0                                                                                                          |                             axis_interconnect_512_4to1_axis_interconnect_v1_1_20_axisc_decoder_26_HD2292 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|               gen_decoder[2].axisc_decoder_0                                                                                                          |                             axis_interconnect_512_4to1_axis_interconnect_v1_1_20_axisc_decoder_27_HD2293 |          2 |          2 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|               gen_decoder[3].axisc_decoder_0                                                                                                          |                             axis_interconnect_512_4to1_axis_interconnect_v1_1_20_axisc_decoder_28_HD2294 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|               gen_transfer_mux[0].axisc_transfer_mux_0                                                                                                |                           axis_interconnect_512_4to1_axis_interconnect_v1_1_20_axisc_transfer_mux_HD2295 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                 axisc_arb_responder                                                                                                                   |                          axis_interconnect_512_4to1_axis_interconnect_v1_1_20_axisc_arb_responder_HD2296 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|             inst_mi_datapath[0].dynamic_datapath_mi                                                                                                   |             axis_interconnect_512_4to1_axis_interconnect_v1_1_20_dynamic_datapath__parameterized6_HD2297 |        297 |        297 |       0 |    0 |   1164 |      0 |      0 |    0 |          0 |
|               gen_register_slice.axis_register_slice_0                                                                                                |                       axis_interconnect_512_4to1_axis_interconnect_v1_1_20_axis_register_slice_24_HD2298 |        297 |        297 |       0 |    0 |   1164 |      0 |      0 |    0 |          0 |
|                 (gen_register_slice.axis_register_slice_0)                                                                                            |                       axis_interconnect_512_4to1_axis_interconnect_v1_1_20_axis_register_slice_24_HD2298 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                 axisc_register_slice_0                                                                                                                |      axis_interconnect_512_4to1_axis_interconnect_v1_1_20_axisc_register_slice__parameterized0_25_HD2299 |        296 |        296 |       0 |    0 |   1163 |      0 |      0 |    0 |          0 |
|             inst_si_datapath[0].dynamic_datapath_si                                                                                                   |                             axis_interconnect_512_4to1_axis_interconnect_v1_1_20_dynamic_datapath_HD2300 |        301 |        301 |       0 |    0 |   1164 |      0 |      0 |    0 |          0 |
|               gen_nested.dynamic_datapath_0                                                                                                           |          axis_interconnect_512_4to1_axis_interconnect_v1_1_20_dynamic_datapath__parameterized0_17_HD2301 |        301 |        301 |       0 |    0 |   1164 |      0 |      0 |    0 |          0 |
|                 gen_nested.dynamic_datapath_0                                                                                                         |          axis_interconnect_512_4to1_axis_interconnect_v1_1_20_dynamic_datapath__parameterized1_18_HD2302 |        301 |        301 |       0 |    0 |   1164 |      0 |      0 |    0 |          0 |
|                   gen_nested.dynamic_datapath_0                                                                                                       |          axis_interconnect_512_4to1_axis_interconnect_v1_1_20_dynamic_datapath__parameterized2_19_HD2303 |        301 |        301 |       0 |    0 |   1164 |      0 |      0 |    0 |          0 |
|                     gen_nested.dynamic_datapath_0                                                                                                     |          axis_interconnect_512_4to1_axis_interconnect_v1_1_20_dynamic_datapath__parameterized3_20_HD2304 |        301 |        301 |       0 |    0 |   1164 |      0 |      0 |    0 |          0 |
|                       gen_nested.dynamic_datapath_0                                                                                                   |          axis_interconnect_512_4to1_axis_interconnect_v1_1_20_dynamic_datapath__parameterized4_21_HD2305 |        301 |        301 |       0 |    0 |   1164 |      0 |      0 |    0 |          0 |
|                         gen_register_slice.axis_register_slice_0                                                                                      |                       axis_interconnect_512_4to1_axis_interconnect_v1_1_20_axis_register_slice_22_HD2306 |        301 |        301 |       0 |    0 |   1164 |      0 |      0 |    0 |          0 |
|                           (gen_register_slice.axis_register_slice_0)                                                                                  |                       axis_interconnect_512_4to1_axis_interconnect_v1_1_20_axis_register_slice_22_HD2306 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                           axisc_register_slice_0                                                                                                      |      axis_interconnect_512_4to1_axis_interconnect_v1_1_20_axisc_register_slice__parameterized0_23_HD2307 |        300 |        300 |       0 |    0 |   1163 |      0 |      0 |    0 |          0 |
|             inst_si_datapath[1].dynamic_datapath_si                                                                                                   |                           axis_interconnect_512_4to1_axis_interconnect_v1_1_20_dynamic_datapath_0_HD2308 |          9 |          9 |       0 |    0 |      8 |      0 |      0 |    0 |          0 |
|               gen_nested.dynamic_datapath_0                                                                                                           |          axis_interconnect_512_4to1_axis_interconnect_v1_1_20_dynamic_datapath__parameterized0_10_HD2309 |          9 |          9 |       0 |    0 |      8 |      0 |      0 |    0 |          0 |
|                 gen_nested.dynamic_datapath_0                                                                                                         |          axis_interconnect_512_4to1_axis_interconnect_v1_1_20_dynamic_datapath__parameterized1_11_HD2310 |          9 |          9 |       0 |    0 |      8 |      0 |      0 |    0 |          0 |
|                   gen_nested.dynamic_datapath_0                                                                                                       |          axis_interconnect_512_4to1_axis_interconnect_v1_1_20_dynamic_datapath__parameterized2_12_HD2311 |          9 |          9 |       0 |    0 |      8 |      0 |      0 |    0 |          0 |
|                     gen_nested.dynamic_datapath_0                                                                                                     |          axis_interconnect_512_4to1_axis_interconnect_v1_1_20_dynamic_datapath__parameterized3_13_HD2312 |          9 |          9 |       0 |    0 |      8 |      0 |      0 |    0 |          0 |
|                       gen_nested.dynamic_datapath_0                                                                                                   |          axis_interconnect_512_4to1_axis_interconnect_v1_1_20_dynamic_datapath__parameterized4_14_HD2313 |          9 |          9 |       0 |    0 |      8 |      0 |      0 |    0 |          0 |
|                         gen_register_slice.axis_register_slice_0                                                                                      |                       axis_interconnect_512_4to1_axis_interconnect_v1_1_20_axis_register_slice_15_HD2314 |          9 |          9 |       0 |    0 |      8 |      0 |      0 |    0 |          0 |
|                           axisc_register_slice_0                                                                                                      |      axis_interconnect_512_4to1_axis_interconnect_v1_1_20_axisc_register_slice__parameterized0_16_HD2315 |          9 |          9 |       0 |    0 |      8 |      0 |      0 |    0 |          0 |
|             inst_si_datapath[2].dynamic_datapath_si                                                                                                   |                           axis_interconnect_512_4to1_axis_interconnect_v1_1_20_dynamic_datapath_1_HD2316 |          9 |          9 |       0 |    0 |      8 |      0 |      0 |    0 |          0 |
|               gen_nested.dynamic_datapath_0                                                                                                           |           axis_interconnect_512_4to1_axis_interconnect_v1_1_20_dynamic_datapath__parameterized0_3_HD2317 |          9 |          9 |       0 |    0 |      8 |      0 |      0 |    0 |          0 |
|                 gen_nested.dynamic_datapath_0                                                                                                         |           axis_interconnect_512_4to1_axis_interconnect_v1_1_20_dynamic_datapath__parameterized1_4_HD2318 |          9 |          9 |       0 |    0 |      8 |      0 |      0 |    0 |          0 |
|                   gen_nested.dynamic_datapath_0                                                                                                       |           axis_interconnect_512_4to1_axis_interconnect_v1_1_20_dynamic_datapath__parameterized2_5_HD2319 |          9 |          9 |       0 |    0 |      8 |      0 |      0 |    0 |          0 |
|                     gen_nested.dynamic_datapath_0                                                                                                     |           axis_interconnect_512_4to1_axis_interconnect_v1_1_20_dynamic_datapath__parameterized3_6_HD2320 |          9 |          9 |       0 |    0 |      8 |      0 |      0 |    0 |          0 |
|                       gen_nested.dynamic_datapath_0                                                                                                   |           axis_interconnect_512_4to1_axis_interconnect_v1_1_20_dynamic_datapath__parameterized4_7_HD2321 |          9 |          9 |       0 |    0 |      8 |      0 |      0 |    0 |          0 |
|                         gen_register_slice.axis_register_slice_0                                                                                      |                        axis_interconnect_512_4to1_axis_interconnect_v1_1_20_axis_register_slice_8_HD2322 |          9 |          9 |       0 |    0 |      8 |      0 |      0 |    0 |          0 |
|                           axisc_register_slice_0                                                                                                      |       axis_interconnect_512_4to1_axis_interconnect_v1_1_20_axisc_register_slice__parameterized0_9_HD2323 |          9 |          9 |       0 |    0 |      8 |      0 |      0 |    0 |          0 |
|             inst_si_datapath[3].dynamic_datapath_si                                                                                                   |                           axis_interconnect_512_4to1_axis_interconnect_v1_1_20_dynamic_datapath_2_HD2324 |        300 |        300 |       0 |    0 |   1163 |      0 |      0 |    0 |          0 |
|               gen_nested.dynamic_datapath_0                                                                                                           |             axis_interconnect_512_4to1_axis_interconnect_v1_1_20_dynamic_datapath__parameterized0_HD2325 |        300 |        300 |       0 |    0 |   1163 |      0 |      0 |    0 |          0 |
|                 gen_nested.dynamic_datapath_0                                                                                                         |             axis_interconnect_512_4to1_axis_interconnect_v1_1_20_dynamic_datapath__parameterized1_HD2326 |        300 |        300 |       0 |    0 |   1163 |      0 |      0 |    0 |          0 |
|                   gen_nested.dynamic_datapath_0                                                                                                       |             axis_interconnect_512_4to1_axis_interconnect_v1_1_20_dynamic_datapath__parameterized2_HD2327 |        300 |        300 |       0 |    0 |   1163 |      0 |      0 |    0 |          0 |
|                     gen_nested.dynamic_datapath_0                                                                                                     |             axis_interconnect_512_4to1_axis_interconnect_v1_1_20_dynamic_datapath__parameterized3_HD2328 |        300 |        300 |       0 |    0 |   1163 |      0 |      0 |    0 |          0 |
|                       gen_nested.dynamic_datapath_0                                                                                                   |             axis_interconnect_512_4to1_axis_interconnect_v1_1_20_dynamic_datapath__parameterized4_HD2329 |        300 |        300 |       0 |    0 |   1163 |      0 |      0 |    0 |          0 |
|                         gen_register_slice.axis_register_slice_0                                                                                      |                          axis_interconnect_512_4to1_axis_interconnect_v1_1_20_axis_register_slice_HD2330 |        300 |        300 |       0 |    0 |   1163 |      0 |      0 |    0 |          0 |
|                           axisc_register_slice_0                                                                                                      |         axis_interconnect_512_4to1_axis_interconnect_v1_1_20_axisc_register_slice__parameterized0_HD2331 |        300 |        300 |       0 |    0 |   1163 |      0 |      0 |    0 |          0 |
|       mac_ip_encode_inst                                                                                                                              |                                                                                  mac_ip_encode_ip_HD2333 |       8687 |       8291 |     332 |   64 |  19039 |      0 |      0 |    0 |          0 |
|         inst                                                                                                                                          |                                                                mac_ip_encode_ip_mac_ip_encode_top_HD2334 |       8687 |       8291 |     332 |   64 |  19039 |      0 |      0 |    0 |          0 |
|           checksumFifo_U                                                                                                                              |                                                 mac_ip_encode_ip_mac_ip_encode_top_fifo_w16_d16_S_HD2335 |         17 |          9 |       0 |    8 |      7 |      0 |      0 |    0 |          0 |
|             (checksumFifo_U)                                                                                                                          |                                                 mac_ip_encode_ip_mac_ip_encode_top_fifo_w16_d16_S_HD2335 |          7 |          7 |       0 |    0 |      7 |      0 |      0 |    0 |          0 |
|             U_mac_ip_encode_top_fifo_w16_d16_S_ram                                                                                                    |                                        mac_ip_encode_ip_mac_ip_encode_top_fifo_w16_d16_S_shiftReg_HD2336 |         10 |          2 |       0 |    8 |      0 |      0 |      0 |    0 |          0 |
|           convert_axis_to_net_axis_512_U0                                                                                                             |                                 mac_ip_encode_ip_mac_ip_encode_top_convert_axis_to_net_axis_512_s_HD2337 |        304 |        304 |       0 |    0 |   1745 |      0 |      0 |    0 |          0 |
|             (convert_axis_to_net_axis_512_U0)                                                                                                         |                                 mac_ip_encode_ip_mac_ip_encode_top_convert_axis_to_net_axis_512_s_HD2337 |          1 |          1 |       0 |    0 |    579 |      0 |      0 |    0 |          0 |
|             regslice_both_s_axis_ip_V_data_V_U                                                                                                        |                                               mac_ip_encode_ip_mac_ip_encode_top_regslice_both_12_HD2338 |        261 |        261 |       0 |    0 |   1028 |      0 |      0 |    0 |          0 |
|             regslice_both_s_axis_ip_V_keep_V_U                                                                                                        |                               mac_ip_encode_ip_mac_ip_encode_top_regslice_both__parameterized0_13_HD2339 |         36 |         36 |       0 |    0 |    132 |      0 |      0 |    0 |          0 |
|             regslice_both_s_axis_ip_V_last_V_U                                                                                                        |                               mac_ip_encode_ip_mac_ip_encode_top_regslice_both__parameterized1_14_HD2340 |          6 |          6 |       0 |    0 |      6 |      0 |      0 |    0 |          0 |
|           convert_net_axis_to_axis_512_U0                                                                                                             |                                 mac_ip_encode_ip_mac_ip_encode_top_convert_net_axis_to_axis_512_s_HD2341 |        310 |        310 |       0 |    0 |   1747 |      0 |      0 |    0 |          0 |
|             (convert_net_axis_to_axis_512_U0)                                                                                                         |                                 mac_ip_encode_ip_mac_ip_encode_top_convert_net_axis_to_axis_512_s_HD2341 |          1 |          1 |       0 |    0 |    581 |      0 |      0 |    0 |          0 |
|             regslice_both_m_axis_ip_V_data_V_U                                                                                                        |                                                  mac_ip_encode_ip_mac_ip_encode_top_regslice_both_HD2342 |        266 |        266 |       0 |    0 |   1028 |      0 |      0 |    0 |          0 |
|             regslice_both_m_axis_ip_V_keep_V_U                                                                                                        |                                  mac_ip_encode_ip_mac_ip_encode_top_regslice_both__parameterized0_HD2343 |         37 |         37 |       0 |    0 |    132 |      0 |      0 |    0 |          0 |
|             regslice_both_m_axis_ip_V_last_V_U                                                                                                        |                                  mac_ip_encode_ip_mac_ip_encode_top_regslice_both__parameterized1_HD2344 |          6 |          6 |       0 |    0 |      6 |      0 |      0 |    0 |          0 |
|           dataIn_internal_U                                                                                                                           |                                                mac_ip_encode_ip_mac_ip_encode_top_fifo_w1024_d2_S_HD2345 |        621 |        621 |       0 |    0 |   1160 |      0 |      0 |    0 |          0 |
|             (dataIn_internal_U)                                                                                                                       |                                                mac_ip_encode_ip_mac_ip_encode_top_fifo_w1024_d2_S_HD2345 |          8 |          8 |       0 |    0 |      6 |      0 |      0 |    0 |          0 |
|             U_mac_ip_encode_top_fifo_w1024_d2_S_ram                                                                                                   |                                    mac_ip_encode_ip_mac_ip_encode_top_fifo_w1024_d2_S_shiftReg_11_HD2346 |        614 |        614 |       0 |    0 |   1154 |      0 |      0 |    0 |          0 |
|           dataOut_internal_U                                                                                                                          |                                              mac_ip_encode_ip_mac_ip_encode_top_fifo_w1024_d2_S_0_HD2347 |        581 |        581 |       0 |    0 |   1159 |      0 |      0 |    0 |          0 |
|             (dataOut_internal_U)                                                                                                                      |                                              mac_ip_encode_ip_mac_ip_encode_top_fifo_w1024_d2_S_0_HD2347 |          4 |          4 |       0 |    0 |      5 |      0 |      0 |    0 |          0 |
|             U_mac_ip_encode_top_fifo_w1024_d2_S_ram                                                                                                   |                                    mac_ip_encode_ip_mac_ip_encode_top_fifo_w1024_d2_S_shiftReg_10_HD2348 |        577 |        577 |       0 |    0 |   1154 |      0 |      0 |    0 |          0 |
|           dataStreamBuffer0_U                                                                                                                         |                                                 mac_ip_encode_ip_mac_ip_encode_top_fifo_w577_d2_S_HD2349 |        606 |        606 |       0 |    0 |   1166 |      0 |      0 |    0 |          0 |
|             (dataStreamBuffer0_U)                                                                                                                     |                                                 mac_ip_encode_ip_mac_ip_encode_top_fifo_w577_d2_S_HD2349 |          9 |          9 |       0 |    0 |     12 |      0 |      0 |    0 |          0 |
|             U_mac_ip_encode_top_fifo_w577_d2_S_ram                                                                                                    |                                      mac_ip_encode_ip_mac_ip_encode_top_fifo_w577_d2_S_shiftReg_9_HD2350 |        597 |        597 |       0 |    0 |   1154 |      0 |      0 |    0 |          0 |
|           dataStreamBuffer1_U                                                                                                                         |                                                mac_ip_encode_ip_mac_ip_encode_top_fifo_w577_d32_A_HD2351 |        352 |         20 |     332 |    0 |    601 |      0 |      0 |    0 |          0 |
|             (dataStreamBuffer1_U)                                                                                                                     |                                                mac_ip_encode_ip_mac_ip_encode_top_fifo_w577_d32_A_HD2351 |         14 |         14 |       0 |    0 |     19 |      0 |      0 |    0 |          0 |
|             U_mac_ip_encode_top_fifo_w577_d32_A_ram                                                                                                   |                                            mac_ip_encode_ip_mac_ip_encode_top_fifo_w577_d32_A_ram_HD2352 |        338 |          6 |     332 |    0 |    582 |      0 |      0 |    0 |          0 |
|           dataStreamBuffer2_U                                                                                                                         |                                               mac_ip_encode_ip_mac_ip_encode_top_fifo_w577_d2_S_1_HD2353 |        582 |        582 |       0 |    0 |   1160 |      0 |      0 |    0 |          0 |
|             (dataStreamBuffer2_U)                                                                                                                     |                                               mac_ip_encode_ip_mac_ip_encode_top_fifo_w577_d2_S_1_HD2353 |          5 |          5 |       0 |    0 |      6 |      0 |      0 |    0 |          0 |
|             U_mac_ip_encode_top_fifo_w577_d2_S_ram                                                                                                    |                                      mac_ip_encode_ip_mac_ip_encode_top_fifo_w577_d2_S_shiftReg_8_HD2354 |        577 |        577 |       0 |    0 |   1154 |      0 |      0 |    0 |          0 |
|           dataStreamBuffer3_U                                                                                                                         |                                               mac_ip_encode_ip_mac_ip_encode_top_fifo_w577_d2_S_2_HD2355 |        592 |        592 |       0 |    0 |   1160 |      0 |      0 |    0 |          0 |
|             (dataStreamBuffer3_U)                                                                                                                     |                                               mac_ip_encode_ip_mac_ip_encode_top_fifo_w577_d2_S_2_HD2355 |          6 |          6 |       0 |    0 |      6 |      0 |      0 |    0 |          0 |
|             U_mac_ip_encode_top_fifo_w577_d2_S_ram                                                                                                    |                                      mac_ip_encode_ip_mac_ip_encode_top_fifo_w577_d2_S_shiftReg_7_HD2356 |        586 |        586 |       0 |    0 |   1154 |      0 |      0 |    0 |          0 |
|           dataStreamBuffer4_U                                                                                                                         |                                               mac_ip_encode_ip_mac_ip_encode_top_fifo_w577_d2_S_3_HD2357 |        581 |        581 |       0 |    0 |   1160 |      0 |      0 |    0 |          0 |
|             (dataStreamBuffer4_U)                                                                                                                     |                                               mac_ip_encode_ip_mac_ip_encode_top_fifo_w577_d2_S_3_HD2357 |          5 |          5 |       0 |    0 |      6 |      0 |      0 |    0 |          0 |
|             U_mac_ip_encode_top_fifo_w577_d2_S_ram                                                                                                    |                                        mac_ip_encode_ip_mac_ip_encode_top_fifo_w577_d2_S_shiftReg_HD2358 |        577 |        577 |       0 |    0 |   1154 |      0 |      0 |    0 |          0 |
|           extract_ip_address_512_U0                                                                                                                   |                                       mac_ip_encode_ip_mac_ip_encode_top_extract_ip_address_512_s_HD2359 |        100 |        100 |       0 |    0 |    794 |      0 |      0 |    0 |          0 |
|             (extract_ip_address_512_U0)                                                                                                               |                                       mac_ip_encode_ip_mac_ip_encode_top_extract_ip_address_512_s_HD2359 |         36 |         36 |       0 |    0 |    726 |      0 |      0 |    0 |          0 |
|             regslice_both_m_axis_arp_lookup_request_U                                                                                                 |                                  mac_ip_encode_ip_mac_ip_encode_top_regslice_both__parameterized2_HD2360 |         64 |         64 |       0 |    0 |     68 |      0 |      0 |    0 |          0 |
|           handle_arp_reply_512_U0                                                                                                                     |                                         mac_ip_encode_ip_mac_ip_encode_top_handle_arp_reply_512_s_HD2361 |         45 |         45 |       0 |    0 |    736 |      0 |      0 |    0 |          0 |
|             (handle_arp_reply_512_U0)                                                                                                                 |                                         mac_ip_encode_ip_mac_ip_encode_top_handle_arp_reply_512_s_HD2361 |          5 |          5 |       0 |    0 |    634 |      0 |      0 |    0 |          0 |
|             regslice_both_s_axis_arp_lookup_reply_U                                                                                                   |                                  mac_ip_encode_ip_mac_ip_encode_top_regslice_both__parameterized3_HD2362 |         40 |         40 |       0 |    0 |    102 |      0 |      0 |    0 |          0 |
|           headerFifo_U                                                                                                                                |                                                 mac_ip_encode_ip_mac_ip_encode_top_fifo_w129_d2_S_HD2363 |        101 |        101 |       0 |    0 |    196 |      0 |      0 |    0 |          0 |
|             (headerFifo_U)                                                                                                                            |                                                 mac_ip_encode_ip_mac_ip_encode_top_fifo_w129_d2_S_HD2363 |          5 |          5 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|             U_mac_ip_encode_top_fifo_w129_d2_S_ram                                                                                                    |                                        mac_ip_encode_ip_mac_ip_encode_top_fifo_w129_d2_S_shiftReg_HD2364 |         96 |         96 |       0 |    0 |    192 |      0 |      0 |    0 |          0 |
|           insert_ethernet_header_512_U0                                                                                                               |                                   mac_ip_encode_ip_mac_ip_encode_top_insert_ethernet_header_512_s_HD2365 |        574 |        574 |       0 |    0 |   1144 |      0 |      0 |    0 |          0 |
|           insert_ip_checksum_512_U0                                                                                                                   |                                       mac_ip_encode_ip_mac_ip_encode_top_insert_ip_checksum_512_s_HD2366 |        303 |        303 |       0 |    0 |   1163 |      0 |      0 |    0 |          0 |
|           mac_compute_ipv4_checksum_U0                                                                                                                |                                      mac_ip_encode_ip_mac_ip_encode_top_mac_compute_ipv4_checksum_HD2367 |       1394 |       1394 |       0 |    0 |   1531 |      0 |      0 |    0 |          0 |
|           mac_finalize_ipv4_checksum_32_U0                                                                                                            |                                mac_ip_encode_ip_mac_ip_encode_top_mac_finalize_ipv4_checksum_32_s_HD2368 |       1047 |       1047 |       0 |    0 |    746 |      0 |      0 |    0 |          0 |
|           mac_lshiftWordByOctet_512_1_U0                                                                                                              |                                  mac_ip_encode_ip_mac_ip_encode_top_mac_lshiftWordByOctet_512_1_s_HD2369 |          8 |          8 |       0 |    0 |    708 |      0 |      0 |    0 |          0 |
|           myMacAddress_c_U                                                                                                                            |                                                  mac_ip_encode_ip_mac_ip_encode_top_fifo_w48_d7_S_HD2370 |         35 |         11 |       0 |   24 |      6 |      0 |      0 |    0 |          0 |
|             (myMacAddress_c_U)                                                                                                                        |                                                  mac_ip_encode_ip_mac_ip_encode_top_fifo_w48_d7_S_HD2370 |          8 |          8 |       0 |    0 |      6 |      0 |      0 |    0 |          0 |
|             U_mac_ip_encode_top_fifo_w48_d7_S_ram                                                                                                     |                                         mac_ip_encode_ip_mac_ip_encode_top_fifo_w48_d7_S_shiftReg_HD2371 |         27 |          3 |       0 |   24 |      0 |      0 |      0 |    0 |          0 |
|           regDefaultGateway_c_U                                                                                                                       |                                                  mac_ip_encode_ip_mac_ip_encode_top_fifo_w32_d3_S_HD2372 |         41 |         25 |       0 |   16 |      5 |      0 |      0 |    0 |          0 |
|             (regDefaultGateway_c_U)                                                                                                                   |                                                  mac_ip_encode_ip_mac_ip_encode_top_fifo_w32_d3_S_HD2372 |          4 |          4 |       0 |    0 |      5 |      0 |      0 |    0 |          0 |
|             U_mac_ip_encode_top_fifo_w32_d3_S_ram                                                                                                     |                                       mac_ip_encode_ip_mac_ip_encode_top_fifo_w32_d3_S_shiftReg_6_HD2373 |         37 |         21 |       0 |   16 |      0 |      0 |      0 |    0 |          0 |
|           regSubNetMask_c_U                                                                                                                           |                                                mac_ip_encode_ip_mac_ip_encode_top_fifo_w32_d3_S_4_HD2374 |         22 |          6 |       0 |   16 |      5 |      0 |      0 |    0 |          0 |
|             (regSubNetMask_c_U)                                                                                                                       |                                                mac_ip_encode_ip_mac_ip_encode_top_fifo_w32_d3_S_4_HD2374 |          4 |          4 |       0 |    0 |      5 |      0 |      0 |    0 |          0 |
|             U_mac_ip_encode_top_fifo_w32_d3_S_ram                                                                                                     |                                         mac_ip_encode_ip_mac_ip_encode_top_fifo_w32_d3_S_shiftReg_HD2375 |         18 |          2 |       0 |   16 |      0 |      0 |      0 |    0 |          0 |
|           subSumFifo_U                                                                                                                                |                                              mac_ip_encode_ip_mac_ip_encode_top_fifo_w1024_d2_S_5_HD2376 |        476 |        476 |       0 |    0 |    940 |      0 |      0 |    0 |          0 |
|             (subSumFifo_U)                                                                                                                            |                                              mac_ip_encode_ip_mac_ip_encode_top_fifo_w1024_d2_S_5_HD2376 |         12 |         12 |       0 |    0 |     12 |      0 |      0 |    0 |          0 |
|             U_mac_ip_encode_top_fifo_w1024_d2_S_ram                                                                                                   |                                       mac_ip_encode_ip_mac_ip_encode_top_fifo_w1024_d2_S_shiftReg_HD2377 |        464 |        464 |       0 |    0 |    928 |      0 |      0 |    0 |          0 |
|       mac_merger                                                                                                                                      |                                                                        axis_interconnect_512_2to1_HD2379 |       1378 |       1378 |       0 |    0 |   2980 |      0 |      0 |    0 |          0 |
|         inst                                                                                                                                          |                  axis_interconnect_512_2to1_axis_interconnect_v1_1_20_axis_interconnect_16x16_top_HD2380 |       1378 |       1378 |       0 |    0 |   2980 |      0 |      0 |    0 |          0 |
|           axis_interconnect_0                                                                                                                         |                            axis_interconnect_512_2to1_axis_interconnect_v1_1_20_axis_interconnect_HD2381 |       1378 |       1378 |       0 |    0 |   2980 |      0 |      0 |    0 |          0 |
|             gen_switch.axis_switch_0                                                                                                                  |                                  axis_interconnect_512_2to1_axis_interconnect_v1_1_20_axis_switch_HD2382 |         27 |         27 |       0 |    0 |     21 |      0 |      0 |    0 |          0 |
|               gen_arbiter.gen_int_arbiter.axis_interconnect_v1_1_20_axis_switch_arbiter                                                               |                          axis_interconnect_512_2to1_axis_interconnect_v1_1_20_axis_switch_arbiter_HD2383 |         23 |         23 |       0 |    0 |     17 |      0 |      0 |    0 |          0 |
|                 (gen_arbiter.gen_int_arbiter.axis_interconnect_v1_1_20_axis_switch_arbiter)                                                           |                          axis_interconnect_512_2to1_axis_interconnect_v1_1_20_axis_switch_arbiter_HD2383 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                 gen_mi_arb[0].gen_rr.arb_rr_0                                                                                                         |                                       axis_interconnect_512_2to1_axis_interconnect_v1_1_20_arb_rr_HD2384 |         22 |         22 |       0 |    0 |     16 |      0 |      0 |    0 |          0 |
|               gen_decoder[0].axisc_decoder_0                                                                                                          |                                axis_interconnect_512_2to1_axis_interconnect_v1_1_20_axisc_decoder_HD2385 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|               gen_decoder[1].axisc_decoder_0                                                                                                          |                             axis_interconnect_512_2to1_axis_interconnect_v1_1_20_axisc_decoder_10_HD2386 |          2 |          2 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|               gen_transfer_mux[0].axisc_transfer_mux_0                                                                                                |                           axis_interconnect_512_2to1_axis_interconnect_v1_1_20_axisc_transfer_mux_HD2387 |          3 |          3 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|                 axisc_arb_responder                                                                                                                   |                          axis_interconnect_512_2to1_axis_interconnect_v1_1_20_axisc_arb_responder_HD2388 |          3 |          3 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|             inst_mi_datapath[0].dynamic_datapath_mi                                                                                                   |             axis_interconnect_512_2to1_axis_interconnect_v1_1_20_dynamic_datapath__parameterized6_HD2389 |        585 |        585 |       0 |    0 |   1167 |      0 |      0 |    0 |          0 |
|               gen_register_slice.axis_register_slice_0                                                                                                |                        axis_interconnect_512_2to1_axis_interconnect_v1_1_20_axis_register_slice_8_HD2390 |        585 |        585 |       0 |    0 |   1167 |      0 |      0 |    0 |          0 |
|                 (gen_register_slice.axis_register_slice_0)                                                                                            |                        axis_interconnect_512_2to1_axis_interconnect_v1_1_20_axis_register_slice_8_HD2390 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                 axisc_register_slice_0                                                                                                                |       axis_interconnect_512_2to1_axis_interconnect_v1_1_20_axisc_register_slice__parameterized0_9_HD2391 |        584 |        584 |       0 |    0 |   1166 |      0 |      0 |    0 |          0 |
|             inst_si_datapath[0].dynamic_datapath_si                                                                                                   |                             axis_interconnect_512_2to1_axis_interconnect_v1_1_20_dynamic_datapath_HD2392 |        465 |        465 |       0 |    0 |    629 |      0 |      0 |    0 |          0 |
|               gen_nested.dynamic_datapath_0                                                                                                           |           axis_interconnect_512_2to1_axis_interconnect_v1_1_20_dynamic_datapath__parameterized0_1_HD2393 |        465 |        465 |       0 |    0 |    629 |      0 |      0 |    0 |          0 |
|                 gen_nested.dynamic_datapath_0                                                                                                         |           axis_interconnect_512_2to1_axis_interconnect_v1_1_20_dynamic_datapath__parameterized1_2_HD2394 |        465 |        465 |       0 |    0 |    629 |      0 |      0 |    0 |          0 |
|                   gen_nested.dynamic_datapath_0                                                                                                       |           axis_interconnect_512_2to1_axis_interconnect_v1_1_20_dynamic_datapath__parameterized2_3_HD2395 |        465 |        465 |       0 |    0 |    629 |      0 |      0 |    0 |          0 |
|                     gen_nested.dynamic_datapath_0                                                                                                     |           axis_interconnect_512_2to1_axis_interconnect_v1_1_20_dynamic_datapath__parameterized3_4_HD2396 |        465 |        465 |       0 |    0 |    629 |      0 |      0 |    0 |          0 |
|                       gen_nested.dynamic_datapath_0                                                                                                   |           axis_interconnect_512_2to1_axis_interconnect_v1_1_20_dynamic_datapath__parameterized4_5_HD2397 |        465 |        465 |       0 |    0 |    629 |      0 |      0 |    0 |          0 |
|                         gen_register_slice.axis_register_slice_0                                                                                      |                        axis_interconnect_512_2to1_axis_interconnect_v1_1_20_axis_register_slice_6_HD2398 |        465 |        465 |       0 |    0 |    629 |      0 |      0 |    0 |          0 |
|                           axisc_register_slice_0                                                                                                      |       axis_interconnect_512_2to1_axis_interconnect_v1_1_20_axisc_register_slice__parameterized0_7_HD2399 |        465 |        465 |       0 |    0 |    629 |      0 |      0 |    0 |          0 |
|             inst_si_datapath[1].dynamic_datapath_si                                                                                                   |                           axis_interconnect_512_2to1_axis_interconnect_v1_1_20_dynamic_datapath_0_HD2400 |        301 |        301 |       0 |    0 |   1163 |      0 |      0 |    0 |          0 |
|               gen_nested.dynamic_datapath_0                                                                                                           |             axis_interconnect_512_2to1_axis_interconnect_v1_1_20_dynamic_datapath__parameterized0_HD2401 |        301 |        301 |       0 |    0 |   1163 |      0 |      0 |    0 |          0 |
|                 gen_nested.dynamic_datapath_0                                                                                                         |             axis_interconnect_512_2to1_axis_interconnect_v1_1_20_dynamic_datapath__parameterized1_HD2402 |        301 |        301 |       0 |    0 |   1163 |      0 |      0 |    0 |          0 |
|                   gen_nested.dynamic_datapath_0                                                                                                       |             axis_interconnect_512_2to1_axis_interconnect_v1_1_20_dynamic_datapath__parameterized2_HD2403 |        301 |        301 |       0 |    0 |   1163 |      0 |      0 |    0 |          0 |
|                     gen_nested.dynamic_datapath_0                                                                                                     |             axis_interconnect_512_2to1_axis_interconnect_v1_1_20_dynamic_datapath__parameterized3_HD2404 |        301 |        301 |       0 |    0 |   1163 |      0 |      0 |    0 |          0 |
|                       gen_nested.dynamic_datapath_0                                                                                                   |             axis_interconnect_512_2to1_axis_interconnect_v1_1_20_dynamic_datapath__parameterized4_HD2405 |        301 |        301 |       0 |    0 |   1163 |      0 |      0 |    0 |          0 |
|                         gen_register_slice.axis_register_slice_0                                                                                      |                          axis_interconnect_512_2to1_axis_interconnect_v1_1_20_axis_register_slice_HD2406 |        301 |        301 |       0 |    0 |   1163 |      0 |      0 |    0 |          0 |
|                           axisc_register_slice_0                                                                                                      |         axis_interconnect_512_2to1_axis_interconnect_v1_1_20_axisc_register_slice__parameterized0_HD2407 |        301 |        301 |       0 |    0 |   1163 |      0 |      0 |    0 |          0 |
|     inst_rdma_clk_cross_late                                                                                                                          |                                                                                         rdma_ccross_late |        885 |        555 |     330 |    0 |   1950 |     16 |      1 |    0 |          0 |
|       (inst_rdma_clk_cross_late)                                                                                                                      |                                                                                         rdma_ccross_late |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|       inst_cross_conn_interface                                                                                                                       |                                                                     axis_clock_converter_rdma_184_HD2720 |        122 |         56 |      66 |    0 |    328 |      0 |      0 |    0 |          0 |
|         inst                                                                                                                                          |                   axis_clock_converter_rdma_184_axis_clock_converter_v1_1_27_axis_clock_converter_HD2721 |        122 |         56 |      66 |    0 |    328 |      0 |      0 |    0 |          0 |
|           gen_async_conv.axisc_async_clock_converter_0                                                                                                |            axis_clock_converter_rdma_184_axis_clock_converter_v1_1_27_axisc_async_clock_converter_HD2722 |        122 |         56 |      66 |    0 |    328 |      0 |      0 |    0 |          0 |
|             (gen_async_conv.axisc_async_clock_converter_0)                                                                                            |            axis_clock_converter_rdma_184_axis_clock_converter_v1_1_27_axisc_async_clock_converter_HD2722 |          2 |          2 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|             inst_xpm_cdc_sync_rst                                                                                                                     |                                                    axis_clock_converter_rdma_184_xpm_cdc_sync_rst_HD2723 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|             xpm_fifo_async_inst                                                                                                                       |                                                      axis_clock_converter_rdma_184_xpm_fifo_async_HD2724 |        120 |         54 |      66 |    0 |    323 |      0 |      0 |    0 |          0 |
|               gnuram_async_fifo.xpm_fifo_base_inst                                                                                                    |                                                       axis_clock_converter_rdma_184_xpm_fifo_base_HD2725 |        120 |         54 |      66 |    0 |    323 |      0 |      0 |    0 |          0 |
|                 (gnuram_async_fifo.xpm_fifo_base_inst)                                                                                                |                                                       axis_clock_converter_rdma_184_xpm_fifo_base_HD2725 |          3 |          3 |       0 |    0 |      6 |      0 |      0 |    0 |          0 |
|                 gen_cdc_pntr.rd_pntr_cdc_inst                                                                                                         |                                                        axis_clock_converter_rdma_184_xpm_cdc_gray_HD2727 |          6 |          6 |       0 |    0 |     25 |      0 |      0 |    0 |          0 |
|                 gen_cdc_pntr.rpw_gray_reg                                                                                                             |                                                    axis_clock_converter_rdma_184_xpm_fifo_reg_vec_HD2728 |          2 |          2 |       0 |    0 |      5 |      0 |      0 |    0 |          0 |
|                 gen_cdc_pntr.wpr_gray_reg                                                                                                             |                                                  axis_clock_converter_rdma_184_xpm_fifo_reg_vec_0_HD2729 |          3 |          3 |       0 |    0 |      5 |      0 |      0 |    0 |          0 |
|                 gen_cdc_pntr.wr_pntr_cdc_inst                                                                                                         |                                                     axis_clock_converter_rdma_184_xpm_cdc_gray__2_HD2731 |          6 |          6 |       0 |    0 |     25 |      0 |      0 |    0 |          0 |
|                 gen_sdpram.xpm_memory_base_inst                                                                                                       |                                                     axis_clock_converter_rdma_184_xpm_memory_base_HD2733 |         66 |          0 |      66 |    0 |    210 |      0 |      0 |    0 |          0 |
|                 rdp_inst                                                                                                                              |                                    axis_clock_converter_rdma_184_xpm_counter_updn__parameterized0_HD2734 |          5 |          5 |       0 |    0 |      5 |      0 |      0 |    0 |          0 |
|                 rdpp1_inst                                                                                                                            |                                    axis_clock_converter_rdma_184_xpm_counter_updn__parameterized1_HD2735 |          5 |          5 |       0 |    0 |      5 |      0 |      0 |    0 |          0 |
|                 rst_d1_inst                                                                                                                           |                                                    axis_clock_converter_rdma_184_xpm_fifo_reg_bit_HD2736 |          2 |          2 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                 wrp_inst                                                                                                                              |                                  axis_clock_converter_rdma_184_xpm_counter_updn__parameterized0_1_HD2737 |          3 |          3 |       0 |    0 |      5 |      0 |      0 |    0 |          0 |
|                 wrpp1_inst                                                                                                                            |                                  axis_clock_converter_rdma_184_xpm_counter_updn__parameterized1_2_HD2738 |          4 |          4 |       0 |    0 |      5 |      0 |      0 |    0 |          0 |
|                 wrpp2_inst                                                                                                                            |                                    axis_clock_converter_rdma_184_xpm_counter_updn__parameterized2_HD2739 |          4 |          4 |       0 |    0 |      5 |      0 |      0 |    0 |          0 |
|                 xpm_fifo_rst_inst                                                                                                                     |                                                        axis_clock_converter_rdma_184_xpm_fifo_rst_HD2740 |         14 |         14 |       0 |    0 |     21 |      0 |      0 |    0 |          0 |
|                   (xpm_fifo_rst_inst)                                                                                                                 |                                                        axis_clock_converter_rdma_184_xpm_fifo_rst_HD2740 |         14 |         14 |       0 |    0 |     13 |      0 |      0 |    0 |          0 |
|                   gen_rst_ic.rrst_wr_inst                                                                                                             |                                    axis_clock_converter_rdma_184_xpm_cdc_sync_rst__parameterized0_HD2741 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                   gen_rst_ic.wrst_rd_inst                                                                                                             |                                 axis_clock_converter_rdma_184_xpm_cdc_sync_rst__parameterized0__2_HD2742 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|       inst_cross_qp_interface                                                                                                                         |                                                                     axis_clock_converter_rdma_168_HD2744 |        107 |         59 |      48 |    0 |    264 |      0 |      0 |    0 |          0 |
|         inst                                                                                                                                          |                   axis_clock_converter_rdma_168_axis_clock_converter_v1_1_27_axis_clock_converter_HD2745 |        107 |         59 |      48 |    0 |    264 |      0 |      0 |    0 |          0 |
|           gen_async_conv.axisc_async_clock_converter_0                                                                                                |            axis_clock_converter_rdma_168_axis_clock_converter_v1_1_27_axisc_async_clock_converter_HD2746 |        107 |         59 |      48 |    0 |    264 |      0 |      0 |    0 |          0 |
|             (gen_async_conv.axisc_async_clock_converter_0)                                                                                            |            axis_clock_converter_rdma_168_axis_clock_converter_v1_1_27_axisc_async_clock_converter_HD2746 |          2 |          2 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|             inst_xpm_cdc_sync_rst                                                                                                                     |                                                    axis_clock_converter_rdma_168_xpm_cdc_sync_rst_HD2747 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|             xpm_fifo_async_inst                                                                                                                       |                                                      axis_clock_converter_rdma_168_xpm_fifo_async_HD2748 |        105 |         57 |      48 |    0 |    259 |      0 |      0 |    0 |          0 |
|               gnuram_async_fifo.xpm_fifo_base_inst                                                                                                    |                                                       axis_clock_converter_rdma_168_xpm_fifo_base_HD2749 |        105 |         57 |      48 |    0 |    259 |      0 |      0 |    0 |          0 |
|                 (gnuram_async_fifo.xpm_fifo_base_inst)                                                                                                |                                                       axis_clock_converter_rdma_168_xpm_fifo_base_HD2749 |          3 |          3 |       0 |    0 |      6 |      0 |      0 |    0 |          0 |
|                 gen_cdc_pntr.rd_pntr_cdc_inst                                                                                                         |                                                        axis_clock_converter_rdma_168_xpm_cdc_gray_HD2751 |          6 |          6 |       0 |    0 |     25 |      0 |      0 |    0 |          0 |
|                 gen_cdc_pntr.rpw_gray_reg                                                                                                             |                                                    axis_clock_converter_rdma_168_xpm_fifo_reg_vec_HD2752 |          2 |          2 |       0 |    0 |      5 |      0 |      0 |    0 |          0 |
|                 gen_cdc_pntr.wpr_gray_reg                                                                                                             |                                                  axis_clock_converter_rdma_168_xpm_fifo_reg_vec_0_HD2753 |          3 |          3 |       0 |    0 |      5 |      0 |      0 |    0 |          0 |
|                 gen_cdc_pntr.wr_pntr_cdc_inst                                                                                                         |                                                     axis_clock_converter_rdma_168_xpm_cdc_gray__2_HD2755 |          6 |          6 |       0 |    0 |     25 |      0 |      0 |    0 |          0 |
|                 gen_sdpram.xpm_memory_base_inst                                                                                                       |                                                     axis_clock_converter_rdma_168_xpm_memory_base_HD2757 |         48 |          0 |      48 |    0 |    146 |      0 |      0 |    0 |          0 |
|                 rdp_inst                                                                                                                              |                                    axis_clock_converter_rdma_168_xpm_counter_updn__parameterized0_HD2758 |          5 |          5 |       0 |    0 |      5 |      0 |      0 |    0 |          0 |
|                 rdpp1_inst                                                                                                                            |                                    axis_clock_converter_rdma_168_xpm_counter_updn__parameterized1_HD2759 |          5 |          5 |       0 |    0 |      5 |      0 |      0 |    0 |          0 |
|                 rst_d1_inst                                                                                                                           |                                                    axis_clock_converter_rdma_168_xpm_fifo_reg_bit_HD2760 |          2 |          2 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                 wrp_inst                                                                                                                              |                                  axis_clock_converter_rdma_168_xpm_counter_updn__parameterized0_1_HD2761 |          3 |          3 |       0 |    0 |      5 |      0 |      0 |    0 |          0 |
|                 wrpp1_inst                                                                                                                            |                                  axis_clock_converter_rdma_168_xpm_counter_updn__parameterized1_2_HD2762 |          4 |          4 |       0 |    0 |      5 |      0 |      0 |    0 |          0 |
|                 wrpp2_inst                                                                                                                            |                                    axis_clock_converter_rdma_168_xpm_counter_updn__parameterized2_HD2763 |          4 |          4 |       0 |    0 |      5 |      0 |      0 |    0 |          0 |
|                 xpm_fifo_rst_inst                                                                                                                     |                                                        axis_clock_converter_rdma_168_xpm_fifo_rst_HD2764 |         15 |         15 |       0 |    0 |     21 |      0 |      0 |    0 |          0 |
|                   (xpm_fifo_rst_inst)                                                                                                                 |                                                        axis_clock_converter_rdma_168_xpm_fifo_rst_HD2764 |         15 |         15 |       0 |    0 |     13 |      0 |      0 |    0 |          0 |
|                   gen_rst_ic.rrst_wr_inst                                                                                                             |                                    axis_clock_converter_rdma_168_xpm_cdc_sync_rst__parameterized0_HD2765 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                   gen_rst_ic.wrst_rd_inst                                                                                                             |                                 axis_clock_converter_rdma_168_xpm_cdc_sync_rst__parameterized0__2_HD2766 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|       inst_cross_rdma_acks                                                                                                                            |                                                                     axis_data_fifo_rdma_ccross_40_HD2768 |         83 |         59 |      24 |    0 |    177 |      0 |      0 |    0 |          0 |
|         inst                                                                                                                                          |                                           axis_data_fifo_rdma_ccross_40_axis_data_fifo_v2_0_8_top_HD2769 |         83 |         59 |      24 |    0 |    177 |      0 |      0 |    0 |          0 |
|           (inst)                                                                                                                                      |                                           axis_data_fifo_rdma_ccross_40_axis_data_fifo_v2_0_8_top_HD2769 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|           gen_fifo.xpm_fifo_axis_inst                                                                                                                 |                                                       axis_data_fifo_rdma_ccross_40_xpm_fifo_axis_HD2770 |         83 |         59 |      24 |    0 |    177 |      0 |      0 |    0 |          0 |
|             (gen_fifo.xpm_fifo_axis_inst)                                                                                                             |                                                       axis_data_fifo_rdma_ccross_40_xpm_fifo_axis_HD2770 |          2 |          2 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|             gaxis_rst_sync.xpm_cdc_sync_rst_inst                                                                                                      |                                                 axis_data_fifo_rdma_ccross_40_xpm_cdc_sync_rst__3_HD2771 |          0 |          0 |       0 |    0 |      3 |      0 |      0 |    0 |          0 |
|             xpm_fifo_base_inst                                                                                                                        |                                                       axis_data_fifo_rdma_ccross_40_xpm_fifo_base_HD2772 |         81 |         57 |      24 |    0 |    174 |      0 |      0 |    0 |          0 |
|               (xpm_fifo_base_inst)                                                                                                                    |                                                       axis_data_fifo_rdma_ccross_40_xpm_fifo_base_HD2772 |          3 |          3 |       0 |    0 |      7 |      0 |      0 |    0 |          0 |
|               gen_cdc_pntr.rd_pntr_cdc_inst                                                                                                           |                                                        axis_data_fifo_rdma_ccross_40_xpm_cdc_gray_HD2774 |          6 |          6 |       0 |    0 |     20 |      0 |      0 |    0 |          0 |
|               gen_cdc_pntr.rpw_gray_reg                                                                                                               |                                                    axis_data_fifo_rdma_ccross_40_xpm_fifo_reg_vec_HD2775 |          2 |          2 |       0 |    0 |      5 |      0 |      0 |    0 |          0 |
|               gen_cdc_pntr.wpr_gray_reg                                                                                                               |                                                  axis_data_fifo_rdma_ccross_40_xpm_fifo_reg_vec_0_HD2776 |          0 |          0 |       0 |    0 |      5 |      0 |      0 |    0 |          0 |
|               gen_cdc_pntr.wr_pntr_cdc_inst                                                                                                           |                                                     axis_data_fifo_rdma_ccross_40_xpm_cdc_gray__2_HD2778 |          6 |          6 |       0 |    0 |     20 |      0 |      0 |    0 |          0 |
|               gen_sdpram.xpm_memory_base_inst                                                                                                         |                                                     axis_data_fifo_rdma_ccross_40_xpm_memory_base_HD2780 |         24 |          0 |      24 |    0 |     72 |      0 |      0 |    0 |          0 |
|               rdp_inst                                                                                                                                |                                    axis_data_fifo_rdma_ccross_40_xpm_counter_updn__parameterized0_HD2781 |          6 |          6 |       0 |    0 |      5 |      0 |      0 |    0 |          0 |
|               rdpp1_inst                                                                                                                              |                                    axis_data_fifo_rdma_ccross_40_xpm_counter_updn__parameterized1_HD2782 |          6 |          6 |       0 |    0 |      5 |      0 |      0 |    0 |          0 |
|               rst_d1_inst                                                                                                                             |                                                    axis_data_fifo_rdma_ccross_40_xpm_fifo_reg_bit_HD2783 |          2 |          2 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|               wrp_inst                                                                                                                                |                                  axis_data_fifo_rdma_ccross_40_xpm_counter_updn__parameterized0_1_HD2784 |          3 |          3 |       0 |    0 |      5 |      0 |      0 |    0 |          0 |
|               wrpp1_inst                                                                                                                              |                                  axis_data_fifo_rdma_ccross_40_xpm_counter_updn__parameterized1_2_HD2785 |          7 |          7 |       0 |    0 |      5 |      0 |      0 |    0 |          0 |
|               wrpp2_inst                                                                                                                              |                                    axis_data_fifo_rdma_ccross_40_xpm_counter_updn__parameterized2_HD2786 |          4 |          4 |       0 |    0 |      5 |      0 |      0 |    0 |          0 |
|               xpm_fifo_rst_inst                                                                                                                       |                                                        axis_data_fifo_rdma_ccross_40_xpm_fifo_rst_HD2787 |         15 |         15 |       0 |    0 |     19 |      0 |      0 |    0 |          0 |
|                 (xpm_fifo_rst_inst)                                                                                                                   |                                                        axis_data_fifo_rdma_ccross_40_xpm_fifo_rst_HD2787 |         15 |         15 |       0 |    0 |     13 |      0 |      0 |    0 |          0 |
|                 gen_rst_ic.rrst_wr_inst                                                                                                               |                                                    axis_data_fifo_rdma_ccross_40_xpm_cdc_sync_rst_HD2788 |          0 |          0 |       0 |    0 |      3 |      0 |      0 |    0 |          0 |
|                 gen_rst_ic.wrst_rd_inst                                                                                                               |                                                 axis_data_fifo_rdma_ccross_40_xpm_cdc_sync_rst__4_HD2789 |          0 |          0 |       0 |    0 |      3 |      0 |      0 |    0 |          0 |
|       inst_cross_rdma_data_rd                                                                                                                         |                                                               axis_data_fifo_rdma_ccross_data_512_HD2815 |        101 |        101 |       0 |    0 |    165 |      8 |      1 |    0 |          0 |
|         inst                                                                                                                                          |                                     axis_data_fifo_rdma_ccross_data_512_axis_data_fifo_v2_0_8_top_HD2816 |        101 |        101 |       0 |    0 |    165 |      8 |      1 |    0 |          0 |
|           gen_fifo.xpm_fifo_axis_inst                                                                                                                 |                                                 axis_data_fifo_rdma_ccross_data_512_xpm_fifo_axis_HD2817 |        101 |        101 |       0 |    0 |    165 |      8 |      1 |    0 |          0 |
|             (gen_fifo.xpm_fifo_axis_inst)                                                                                                             |                                                 axis_data_fifo_rdma_ccross_data_512_xpm_fifo_axis_HD2817 |          2 |          2 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|             gaxis_rst_sync.xpm_cdc_sync_rst_inst                                                                                                      |                                           axis_data_fifo_rdma_ccross_data_512_xpm_cdc_sync_rst__3_HD2818 |          0 |          0 |       0 |    0 |      3 |      0 |      0 |    0 |          0 |
|             xpm_fifo_base_inst                                                                                                                        |                                                 axis_data_fifo_rdma_ccross_data_512_xpm_fifo_base_HD2819 |         99 |         99 |       0 |    0 |    162 |      8 |      1 |    0 |          0 |
|               (xpm_fifo_base_inst)                                                                                                                    |                                                 axis_data_fifo_rdma_ccross_data_512_xpm_fifo_base_HD2819 |          3 |          3 |       0 |    0 |      7 |      0 |      0 |    0 |          0 |
|               gen_cdc_pntr.rd_pntr_cdc_inst                                                                                                           |                                                  axis_data_fifo_rdma_ccross_data_512_xpm_cdc_gray_HD2821 |         11 |         11 |       0 |    0 |     36 |      0 |      0 |    0 |          0 |
|               gen_cdc_pntr.rpw_gray_reg                                                                                                               |                                              axis_data_fifo_rdma_ccross_data_512_xpm_fifo_reg_vec_HD2822 |          9 |          9 |       0 |    0 |      9 |      0 |      0 |    0 |          0 |
|               gen_cdc_pntr.wpr_gray_reg                                                                                                               |                                            axis_data_fifo_rdma_ccross_data_512_xpm_fifo_reg_vec_0_HD2823 |          8 |          8 |       0 |    0 |      9 |      0 |      0 |    0 |          0 |
|               gen_cdc_pntr.wr_pntr_cdc_inst                                                                                                           |                                               axis_data_fifo_rdma_ccross_data_512_xpm_cdc_gray__2_HD2825 |         11 |         11 |       0 |    0 |     36 |      0 |      0 |    0 |          0 |
|               gen_sdpram.xpm_memory_base_inst                                                                                                         |                                               axis_data_fifo_rdma_ccross_data_512_xpm_memory_base_HD2827 |          0 |          0 |       0 |    0 |      0 |      8 |      1 |    0 |          0 |
|               rdp_inst                                                                                                                                |                              axis_data_fifo_rdma_ccross_data_512_xpm_counter_updn__parameterized0_HD2828 |          9 |          9 |       0 |    0 |      9 |      0 |      0 |    0 |          0 |
|               rdpp1_inst                                                                                                                              |                              axis_data_fifo_rdma_ccross_data_512_xpm_counter_updn__parameterized1_HD2829 |          9 |          9 |       0 |    0 |      9 |      0 |      0 |    0 |          0 |
|               rst_d1_inst                                                                                                                             |                                              axis_data_fifo_rdma_ccross_data_512_xpm_fifo_reg_bit_HD2830 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|               wrp_inst                                                                                                                                |                            axis_data_fifo_rdma_ccross_data_512_xpm_counter_updn__parameterized0_1_HD2831 |          8 |          8 |       0 |    0 |      9 |      0 |      0 |    0 |          0 |
|               wrpp1_inst                                                                                                                              |                            axis_data_fifo_rdma_ccross_data_512_xpm_counter_updn__parameterized1_2_HD2832 |          8 |          8 |       0 |    0 |      9 |      0 |      0 |    0 |          0 |
|               wrpp2_inst                                                                                                                              |                              axis_data_fifo_rdma_ccross_data_512_xpm_counter_updn__parameterized2_HD2833 |          8 |          8 |       0 |    0 |      9 |      0 |      0 |    0 |          0 |
|               xpm_fifo_rst_inst                                                                                                                       |                                                  axis_data_fifo_rdma_ccross_data_512_xpm_fifo_rst_HD2834 |         15 |         15 |       0 |    0 |     19 |      0 |      0 |    0 |          0 |
|                 (xpm_fifo_rst_inst)                                                                                                                   |                                                  axis_data_fifo_rdma_ccross_data_512_xpm_fifo_rst_HD2834 |         15 |         15 |       0 |    0 |     13 |      0 |      0 |    0 |          0 |
|                 gen_rst_ic.rrst_wr_inst                                                                                                               |                                              axis_data_fifo_rdma_ccross_data_512_xpm_cdc_sync_rst_HD2835 |          0 |          0 |       0 |    0 |      3 |      0 |      0 |    0 |          0 |
|                 gen_rst_ic.wrst_rd_inst                                                                                                               |                                           axis_data_fifo_rdma_ccross_data_512_xpm_cdc_sync_rst__4_HD2836 |          0 |          0 |       0 |    0 |      3 |      0 |      0 |    0 |          0 |
|       inst_cross_rdma_data_wr                                                                                                                         |                                                               axis_data_fifo_rdma_ccross_data_512_HD2837 |        103 |        103 |       0 |    0 |    165 |      8 |      0 |    0 |          0 |
|         inst                                                                                                                                          |                                     axis_data_fifo_rdma_ccross_data_512_axis_data_fifo_v2_0_8_top_HD2838 |        103 |        103 |       0 |    0 |    165 |      8 |      0 |    0 |          0 |
|           gen_fifo.xpm_fifo_axis_inst                                                                                                                 |                                                 axis_data_fifo_rdma_ccross_data_512_xpm_fifo_axis_HD2839 |        103 |        103 |       0 |    0 |    165 |      8 |      0 |    0 |          0 |
|             (gen_fifo.xpm_fifo_axis_inst)                                                                                                             |                                                 axis_data_fifo_rdma_ccross_data_512_xpm_fifo_axis_HD2839 |          2 |          2 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|             gaxis_rst_sync.xpm_cdc_sync_rst_inst                                                                                                      |                                           axis_data_fifo_rdma_ccross_data_512_xpm_cdc_sync_rst__3_HD2840 |          0 |          0 |       0 |    0 |      3 |      0 |      0 |    0 |          0 |
|             xpm_fifo_base_inst                                                                                                                        |                                                 axis_data_fifo_rdma_ccross_data_512_xpm_fifo_base_HD2841 |        101 |        101 |       0 |    0 |    162 |      8 |      0 |    0 |          0 |
|               (xpm_fifo_base_inst)                                                                                                                    |                                                 axis_data_fifo_rdma_ccross_data_512_xpm_fifo_base_HD2841 |          3 |          3 |       0 |    0 |      7 |      0 |      0 |    0 |          0 |
|               gen_cdc_pntr.rd_pntr_cdc_inst                                                                                                           |                                                  axis_data_fifo_rdma_ccross_data_512_xpm_cdc_gray_HD2843 |         11 |         11 |       0 |    0 |     36 |      0 |      0 |    0 |          0 |
|               gen_cdc_pntr.rpw_gray_reg                                                                                                               |                                              axis_data_fifo_rdma_ccross_data_512_xpm_fifo_reg_vec_HD2844 |          9 |          9 |       0 |    0 |      9 |      0 |      0 |    0 |          0 |
|               gen_cdc_pntr.wpr_gray_reg                                                                                                               |                                            axis_data_fifo_rdma_ccross_data_512_xpm_fifo_reg_vec_0_HD2845 |          8 |          8 |       0 |    0 |      9 |      0 |      0 |    0 |          0 |
|               gen_cdc_pntr.wr_pntr_cdc_inst                                                                                                           |                                               axis_data_fifo_rdma_ccross_data_512_xpm_cdc_gray__2_HD2847 |         11 |         11 |       0 |    0 |     36 |      0 |      0 |    0 |          0 |
|               gen_sdpram.xpm_memory_base_inst                                                                                                         |                                               axis_data_fifo_rdma_ccross_data_512_xpm_memory_base_HD2849 |          4 |          4 |       0 |    0 |      0 |      8 |      0 |    0 |          0 |
|               rdp_inst                                                                                                                                |                              axis_data_fifo_rdma_ccross_data_512_xpm_counter_updn__parameterized0_HD2850 |          9 |          9 |       0 |    0 |      9 |      0 |      0 |    0 |          0 |
|               rdpp1_inst                                                                                                                              |                              axis_data_fifo_rdma_ccross_data_512_xpm_counter_updn__parameterized1_HD2851 |          8 |          8 |       0 |    0 |      9 |      0 |      0 |    0 |          0 |
|               rst_d1_inst                                                                                                                             |                                              axis_data_fifo_rdma_ccross_data_512_xpm_fifo_reg_bit_HD2852 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|               wrp_inst                                                                                                                                |                            axis_data_fifo_rdma_ccross_data_512_xpm_counter_updn__parameterized0_1_HD2853 |          8 |          8 |       0 |    0 |      9 |      0 |      0 |    0 |          0 |
|               wrpp1_inst                                                                                                                              |                            axis_data_fifo_rdma_ccross_data_512_xpm_counter_updn__parameterized1_2_HD2854 |          8 |          8 |       0 |    0 |      9 |      0 |      0 |    0 |          0 |
|               wrpp2_inst                                                                                                                              |                              axis_data_fifo_rdma_ccross_data_512_xpm_counter_updn__parameterized2_HD2855 |          8 |          8 |       0 |    0 |      9 |      0 |      0 |    0 |          0 |
|               xpm_fifo_rst_inst                                                                                                                       |                                                  axis_data_fifo_rdma_ccross_data_512_xpm_fifo_rst_HD2856 |         15 |         15 |       0 |    0 |     19 |      0 |      0 |    0 |          0 |
|                 (xpm_fifo_rst_inst)                                                                                                                   |                                                  axis_data_fifo_rdma_ccross_data_512_xpm_fifo_rst_HD2856 |         15 |         15 |       0 |    0 |     13 |      0 |      0 |    0 |          0 |
|                 gen_rst_ic.rrst_wr_inst                                                                                                               |                                              axis_data_fifo_rdma_ccross_data_512_xpm_cdc_sync_rst_HD2857 |          0 |          0 |       0 |    0 |      3 |      0 |      0 |    0 |          0 |
|                 gen_rst_ic.wrst_rd_inst                                                                                                               |                                           axis_data_fifo_rdma_ccross_data_512_xpm_cdc_sync_rst__4_HD2858 |          0 |          0 |       0 |    0 |      3 |      0 |      0 |    0 |          0 |
|       inst_cross_rdma_host_req                                                                                                                        |                                                                    axis_data_fifo_rdma_ccross_256_HD2860 |        189 |         61 |     128 |    0 |    509 |      0 |      0 |    0 |          0 |
|         inst                                                                                                                                          |                                          axis_data_fifo_rdma_ccross_256_axis_data_fifo_v2_0_8_top_HD2861 |        189 |         61 |     128 |    0 |    509 |      0 |      0 |    0 |          0 |
|           (inst)                                                                                                                                      |                                          axis_data_fifo_rdma_ccross_256_axis_data_fifo_v2_0_8_top_HD2861 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|           gen_fifo.xpm_fifo_axis_inst                                                                                                                 |                                                      axis_data_fifo_rdma_ccross_256_xpm_fifo_axis_HD2862 |        189 |         61 |     128 |    0 |    509 |      0 |      0 |    0 |          0 |
|             (gen_fifo.xpm_fifo_axis_inst)                                                                                                             |                                                      axis_data_fifo_rdma_ccross_256_xpm_fifo_axis_HD2862 |          2 |          2 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|             gaxis_rst_sync.xpm_cdc_sync_rst_inst                                                                                                      |                                                axis_data_fifo_rdma_ccross_256_xpm_cdc_sync_rst__3_HD2863 |          0 |          0 |       0 |    0 |      3 |      0 |      0 |    0 |          0 |
|             xpm_fifo_base_inst                                                                                                                        |                                                      axis_data_fifo_rdma_ccross_256_xpm_fifo_base_HD2864 |        187 |         59 |     128 |    0 |    506 |      0 |      0 |    0 |          0 |
|               (xpm_fifo_base_inst)                                                                                                                    |                                                      axis_data_fifo_rdma_ccross_256_xpm_fifo_base_HD2864 |          3 |          3 |       0 |    0 |      7 |      0 |      0 |    0 |          0 |
|               gen_cdc_pntr.rd_pntr_cdc_inst                                                                                                           |                                                       axis_data_fifo_rdma_ccross_256_xpm_cdc_gray_HD2866 |          6 |          6 |       0 |    0 |     20 |      0 |      0 |    0 |          0 |
|               gen_cdc_pntr.rpw_gray_reg                                                                                                               |                                                   axis_data_fifo_rdma_ccross_256_xpm_fifo_reg_vec_HD2867 |          2 |          2 |       0 |    0 |      5 |      0 |      0 |    0 |          0 |
|               gen_cdc_pntr.wpr_gray_reg                                                                                                               |                                                 axis_data_fifo_rdma_ccross_256_xpm_fifo_reg_vec_0_HD2868 |          0 |          0 |       0 |    0 |      5 |      0 |      0 |    0 |          0 |
|               gen_cdc_pntr.wr_pntr_cdc_inst                                                                                                           |                                                    axis_data_fifo_rdma_ccross_256_xpm_cdc_gray__2_HD2870 |          6 |          6 |       0 |    0 |     20 |      0 |      0 |    0 |          0 |
|               gen_sdpram.xpm_memory_base_inst                                                                                                         |                                                    axis_data_fifo_rdma_ccross_256_xpm_memory_base_HD2872 |        128 |          0 |     128 |    0 |    404 |      0 |      0 |    0 |          0 |
|               rdp_inst                                                                                                                                |                                   axis_data_fifo_rdma_ccross_256_xpm_counter_updn__parameterized0_HD2873 |          6 |          6 |       0 |    0 |      5 |      0 |      0 |    0 |          0 |
|               rdpp1_inst                                                                                                                              |                                   axis_data_fifo_rdma_ccross_256_xpm_counter_updn__parameterized1_HD2874 |          6 |          6 |       0 |    0 |      5 |      0 |      0 |    0 |          0 |
|               rst_d1_inst                                                                                                                             |                                                   axis_data_fifo_rdma_ccross_256_xpm_fifo_reg_bit_HD2875 |          2 |          2 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|               wrp_inst                                                                                                                                |                                 axis_data_fifo_rdma_ccross_256_xpm_counter_updn__parameterized0_1_HD2876 |          3 |          3 |       0 |    0 |      5 |      0 |      0 |    0 |          0 |
|               wrpp1_inst                                                                                                                              |                                 axis_data_fifo_rdma_ccross_256_xpm_counter_updn__parameterized1_2_HD2877 |          7 |          7 |       0 |    0 |      5 |      0 |      0 |    0 |          0 |
|               wrpp2_inst                                                                                                                              |                                   axis_data_fifo_rdma_ccross_256_xpm_counter_updn__parameterized2_HD2878 |          4 |          4 |       0 |    0 |      5 |      0 |      0 |    0 |          0 |
|               xpm_fifo_rst_inst                                                                                                                       |                                                       axis_data_fifo_rdma_ccross_256_xpm_fifo_rst_HD2879 |         15 |         15 |       0 |    0 |     19 |      0 |      0 |    0 |          0 |
|                 (xpm_fifo_rst_inst)                                                                                                                   |                                                       axis_data_fifo_rdma_ccross_256_xpm_fifo_rst_HD2879 |         15 |         15 |       0 |    0 |     13 |      0 |      0 |    0 |          0 |
|                 gen_rst_ic.rrst_wr_inst                                                                                                               |                                                   axis_data_fifo_rdma_ccross_256_xpm_cdc_sync_rst_HD2880 |          0 |          0 |       0 |    0 |      3 |      0 |      0 |    0 |          0 |
|                 gen_rst_ic.wrst_rd_inst                                                                                                               |                                                axis_data_fifo_rdma_ccross_256_xpm_cdc_sync_rst__4_HD2881 |          0 |          0 |       0 |    0 |      3 |      0 |      0 |    0 |          0 |
|       inst_cross_rdma_req_rd                                                                                                                          |                                                                     axis_data_fifo_rdma_ccross_96_HD2907 |         91 |         59 |      32 |    0 |    165 |      0 |      0 |    0 |          0 |
|         inst                                                                                                                                          |                                           axis_data_fifo_rdma_ccross_96_axis_data_fifo_v2_0_8_top_HD2908 |         91 |         59 |      32 |    0 |    165 |      0 |      0 |    0 |          0 |
|           gen_fifo.xpm_fifo_axis_inst                                                                                                                 |                                                       axis_data_fifo_rdma_ccross_96_xpm_fifo_axis_HD2909 |         91 |         59 |      32 |    0 |    165 |      0 |      0 |    0 |          0 |
|             (gen_fifo.xpm_fifo_axis_inst)                                                                                                             |                                                       axis_data_fifo_rdma_ccross_96_xpm_fifo_axis_HD2909 |          2 |          2 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|             gaxis_rst_sync.xpm_cdc_sync_rst_inst                                                                                                      |                                                 axis_data_fifo_rdma_ccross_96_xpm_cdc_sync_rst__3_HD2910 |          0 |          0 |       0 |    0 |      3 |      0 |      0 |    0 |          0 |
|             xpm_fifo_base_inst                                                                                                                        |                                                       axis_data_fifo_rdma_ccross_96_xpm_fifo_base_HD2911 |         89 |         57 |      32 |    0 |    162 |      0 |      0 |    0 |          0 |
|               (xpm_fifo_base_inst)                                                                                                                    |                                                       axis_data_fifo_rdma_ccross_96_xpm_fifo_base_HD2911 |          3 |          3 |       0 |    0 |      7 |      0 |      0 |    0 |          0 |
|               gen_cdc_pntr.rd_pntr_cdc_inst                                                                                                           |                                                        axis_data_fifo_rdma_ccross_96_xpm_cdc_gray_HD2913 |          6 |          6 |       0 |    0 |     20 |      0 |      0 |    0 |          0 |
|               gen_cdc_pntr.rpw_gray_reg                                                                                                               |                                                    axis_data_fifo_rdma_ccross_96_xpm_fifo_reg_vec_HD2914 |          2 |          2 |       0 |    0 |      5 |      0 |      0 |    0 |          0 |
|               gen_cdc_pntr.wpr_gray_reg                                                                                                               |                                                  axis_data_fifo_rdma_ccross_96_xpm_fifo_reg_vec_0_HD2915 |          0 |          0 |       0 |    0 |      5 |      0 |      0 |    0 |          0 |
|               gen_cdc_pntr.wr_pntr_cdc_inst                                                                                                           |                                                     axis_data_fifo_rdma_ccross_96_xpm_cdc_gray__2_HD2917 |          6 |          6 |       0 |    0 |     20 |      0 |      0 |    0 |          0 |
|               gen_sdpram.xpm_memory_base_inst                                                                                                         |                                                     axis_data_fifo_rdma_ccross_96_xpm_memory_base_HD2919 |         32 |          0 |      32 |    0 |     60 |      0 |      0 |    0 |          0 |
|               rdp_inst                                                                                                                                |                                    axis_data_fifo_rdma_ccross_96_xpm_counter_updn__parameterized0_HD2920 |          6 |          6 |       0 |    0 |      5 |      0 |      0 |    0 |          0 |
|               rdpp1_inst                                                                                                                              |                                    axis_data_fifo_rdma_ccross_96_xpm_counter_updn__parameterized1_HD2921 |          6 |          6 |       0 |    0 |      5 |      0 |      0 |    0 |          0 |
|               rst_d1_inst                                                                                                                             |                                                    axis_data_fifo_rdma_ccross_96_xpm_fifo_reg_bit_HD2922 |          2 |          2 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|               wrp_inst                                                                                                                                |                                  axis_data_fifo_rdma_ccross_96_xpm_counter_updn__parameterized0_1_HD2923 |          3 |          3 |       0 |    0 |      5 |      0 |      0 |    0 |          0 |
|               wrpp1_inst                                                                                                                              |                                  axis_data_fifo_rdma_ccross_96_xpm_counter_updn__parameterized1_2_HD2924 |          7 |          7 |       0 |    0 |      5 |      0 |      0 |    0 |          0 |
|               wrpp2_inst                                                                                                                              |                                    axis_data_fifo_rdma_ccross_96_xpm_counter_updn__parameterized2_HD2925 |          4 |          4 |       0 |    0 |      5 |      0 |      0 |    0 |          0 |
|               xpm_fifo_rst_inst                                                                                                                       |                                                        axis_data_fifo_rdma_ccross_96_xpm_fifo_rst_HD2926 |         15 |         15 |       0 |    0 |     19 |      0 |      0 |    0 |          0 |
|                 (xpm_fifo_rst_inst)                                                                                                                   |                                                        axis_data_fifo_rdma_ccross_96_xpm_fifo_rst_HD2926 |         15 |         15 |       0 |    0 |     13 |      0 |      0 |    0 |          0 |
|                 gen_rst_ic.rrst_wr_inst                                                                                                               |                                                    axis_data_fifo_rdma_ccross_96_xpm_cdc_sync_rst_HD2927 |          0 |          0 |       0 |    0 |      3 |      0 |      0 |    0 |          0 |
|                 gen_rst_ic.wrst_rd_inst                                                                                                               |                                                 axis_data_fifo_rdma_ccross_96_xpm_cdc_sync_rst__4_HD2928 |          0 |          0 |       0 |    0 |      3 |      0 |      0 |    0 |          0 |
|       inst_cross_rdma_req_wr                                                                                                                          |                                                                     axis_data_fifo_rdma_ccross_96_HD2929 |         92 |         60 |      32 |    0 |    177 |      0 |      0 |    0 |          0 |
|         inst                                                                                                                                          |                                           axis_data_fifo_rdma_ccross_96_axis_data_fifo_v2_0_8_top_HD2930 |         92 |         60 |      32 |    0 |    177 |      0 |      0 |    0 |          0 |
|           gen_fifo.xpm_fifo_axis_inst                                                                                                                 |                                                       axis_data_fifo_rdma_ccross_96_xpm_fifo_axis_HD2931 |         92 |         60 |      32 |    0 |    177 |      0 |      0 |    0 |          0 |
|             (gen_fifo.xpm_fifo_axis_inst)                                                                                                             |                                                       axis_data_fifo_rdma_ccross_96_xpm_fifo_axis_HD2931 |          2 |          2 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|             gaxis_rst_sync.xpm_cdc_sync_rst_inst                                                                                                      |                                                 axis_data_fifo_rdma_ccross_96_xpm_cdc_sync_rst__3_HD2932 |          0 |          0 |       0 |    0 |      3 |      0 |      0 |    0 |          0 |
|             xpm_fifo_base_inst                                                                                                                        |                                                       axis_data_fifo_rdma_ccross_96_xpm_fifo_base_HD2933 |         90 |         58 |      32 |    0 |    174 |      0 |      0 |    0 |          0 |
|               (xpm_fifo_base_inst)                                                                                                                    |                                                       axis_data_fifo_rdma_ccross_96_xpm_fifo_base_HD2933 |          3 |          3 |       0 |    0 |      7 |      0 |      0 |    0 |          0 |
|               gen_cdc_pntr.rd_pntr_cdc_inst                                                                                                           |                                                        axis_data_fifo_rdma_ccross_96_xpm_cdc_gray_HD2935 |          6 |          6 |       0 |    0 |     20 |      0 |      0 |    0 |          0 |
|               gen_cdc_pntr.rpw_gray_reg                                                                                                               |                                                    axis_data_fifo_rdma_ccross_96_xpm_fifo_reg_vec_HD2936 |          2 |          2 |       0 |    0 |      5 |      0 |      0 |    0 |          0 |
|               gen_cdc_pntr.wpr_gray_reg                                                                                                               |                                                  axis_data_fifo_rdma_ccross_96_xpm_fifo_reg_vec_0_HD2937 |          0 |          0 |       0 |    0 |      5 |      0 |      0 |    0 |          0 |
|               gen_cdc_pntr.wr_pntr_cdc_inst                                                                                                           |                                                     axis_data_fifo_rdma_ccross_96_xpm_cdc_gray__2_HD2939 |          6 |          6 |       0 |    0 |     20 |      0 |      0 |    0 |          0 |
|               gen_sdpram.xpm_memory_base_inst                                                                                                         |                                                     axis_data_fifo_rdma_ccross_96_xpm_memory_base_HD2941 |         32 |          0 |      32 |    0 |     72 |      0 |      0 |    0 |          0 |
|               rdp_inst                                                                                                                                |                                    axis_data_fifo_rdma_ccross_96_xpm_counter_updn__parameterized0_HD2942 |          6 |          6 |       0 |    0 |      5 |      0 |      0 |    0 |          0 |
|               rdpp1_inst                                                                                                                              |                                    axis_data_fifo_rdma_ccross_96_xpm_counter_updn__parameterized1_HD2943 |          6 |          6 |       0 |    0 |      5 |      0 |      0 |    0 |          0 |
|               rst_d1_inst                                                                                                                             |                                                    axis_data_fifo_rdma_ccross_96_xpm_fifo_reg_bit_HD2944 |          2 |          2 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|               wrp_inst                                                                                                                                |                                  axis_data_fifo_rdma_ccross_96_xpm_counter_updn__parameterized0_1_HD2945 |          3 |          3 |       0 |    0 |      5 |      0 |      0 |    0 |          0 |
|               wrpp1_inst                                                                                                                              |                                  axis_data_fifo_rdma_ccross_96_xpm_counter_updn__parameterized1_2_HD2946 |          7 |          7 |       0 |    0 |      5 |      0 |      0 |    0 |          0 |
|               wrpp2_inst                                                                                                                              |                                    axis_data_fifo_rdma_ccross_96_xpm_counter_updn__parameterized2_HD2947 |          4 |          4 |       0 |    0 |      5 |      0 |      0 |    0 |          0 |
|               xpm_fifo_rst_inst                                                                                                                       |                                                        axis_data_fifo_rdma_ccross_96_xpm_fifo_rst_HD2948 |         15 |         15 |       0 |    0 |     19 |      0 |      0 |    0 |          0 |
|                 (xpm_fifo_rst_inst)                                                                                                                   |                                                        axis_data_fifo_rdma_ccross_96_xpm_fifo_rst_HD2948 |         15 |         15 |       0 |    0 |     13 |      0 |      0 |    0 |          0 |
|                 gen_rst_ic.rrst_wr_inst                                                                                                               |                                                    axis_data_fifo_rdma_ccross_96_xpm_cdc_sync_rst_HD2949 |          0 |          0 |       0 |    0 |      3 |      0 |      0 |    0 |          0 |
|                 gen_rst_ic.wrst_rd_inst                                                                                                               |                                                 axis_data_fifo_rdma_ccross_96_xpm_cdc_sync_rst__4_HD2950 |          0 |          0 |       0 |    0 |      3 |      0 |      0 |    0 |          0 |
|     inst_rdma_ctrl_array                                                                                                                              |                                                                    rdma_slice_ctrl_array__parameterized0 |        859 |        859 |       0 |    0 |   1632 |      0 |      0 |    0 |          0 |
|       genblk1[0].inst_rdma_conn_interface                                                                                                             |                                                                      axis_register_slice_rdma_184_HD2967 |        122 |        122 |       0 |    0 |    234 |      0 |      0 |    0 |          0 |
|         inst                                                                                                                                          |                      axis_register_slice_rdma_184_axis_register_slice_v1_1_26_axis_register_slice_HD2968 |        122 |        122 |       0 |    0 |    234 |      0 |      0 |    0 |          0 |
|           (inst)                                                                                                                                      |                      axis_register_slice_rdma_184_axis_register_slice_v1_1_26_axis_register_slice_HD2968 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|           axisc_register_slice_0                                                                                                                      |                     axis_register_slice_rdma_184_axis_register_slice_v1_1_26_axisc_register_slice_HD2969 |        121 |        121 |       0 |    0 |    233 |      0 |      0 |    0 |          0 |
|       genblk1[0].inst_rdma_qp_interface                                                                                                               |                                                                      axis_register_slice_rdma_168_HD2995 |         93 |         93 |       0 |    0 |    174 |      0 |      0 |    0 |          0 |
|         inst                                                                                                                                          |                      axis_register_slice_rdma_168_axis_register_slice_v1_1_26_axis_register_slice_HD2996 |         93 |         93 |       0 |    0 |    174 |      0 |      0 |    0 |          0 |
|           (inst)                                                                                                                                      |                      axis_register_slice_rdma_168_axis_register_slice_v1_1_26_axis_register_slice_HD2996 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|           axisc_register_slice_0                                                                                                                      |                     axis_register_slice_rdma_168_axis_register_slice_v1_1_26_axisc_register_slice_HD2997 |         92 |         92 |       0 |    0 |    173 |      0 |      0 |    0 |          0 |
|       genblk1[1].inst_rdma_conn_interface                                                                                                             |                                                                      axis_register_slice_rdma_184_HD2970 |        122 |        122 |       0 |    0 |    234 |      0 |      0 |    0 |          0 |
|         inst                                                                                                                                          |                      axis_register_slice_rdma_184_axis_register_slice_v1_1_26_axis_register_slice_HD2971 |        122 |        122 |       0 |    0 |    234 |      0 |      0 |    0 |          0 |
|           (inst)                                                                                                                                      |                      axis_register_slice_rdma_184_axis_register_slice_v1_1_26_axis_register_slice_HD2971 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|           axisc_register_slice_0                                                                                                                      |                     axis_register_slice_rdma_184_axis_register_slice_v1_1_26_axisc_register_slice_HD2972 |        121 |        121 |       0 |    0 |    233 |      0 |      0 |    0 |          0 |
|       genblk1[1].inst_rdma_qp_interface                                                                                                               |                                                                      axis_register_slice_rdma_168_HD2998 |         93 |         93 |       0 |    0 |    174 |      0 |      0 |    0 |          0 |
|         inst                                                                                                                                          |                      axis_register_slice_rdma_168_axis_register_slice_v1_1_26_axis_register_slice_HD2999 |         93 |         93 |       0 |    0 |    174 |      0 |      0 |    0 |          0 |
|           (inst)                                                                                                                                      |                      axis_register_slice_rdma_168_axis_register_slice_v1_1_26_axis_register_slice_HD2999 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|           axisc_register_slice_0                                                                                                                      |                     axis_register_slice_rdma_168_axis_register_slice_v1_1_26_axisc_register_slice_HD3000 |         92 |         92 |       0 |    0 |    173 |      0 |      0 |    0 |          0 |
|       genblk1[2].inst_rdma_conn_interface                                                                                                             |                                                                      axis_register_slice_rdma_184_HD2973 |        122 |        122 |       0 |    0 |    234 |      0 |      0 |    0 |          0 |
|         inst                                                                                                                                          |                      axis_register_slice_rdma_184_axis_register_slice_v1_1_26_axis_register_slice_HD2974 |        122 |        122 |       0 |    0 |    234 |      0 |      0 |    0 |          0 |
|           (inst)                                                                                                                                      |                      axis_register_slice_rdma_184_axis_register_slice_v1_1_26_axis_register_slice_HD2974 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|           axisc_register_slice_0                                                                                                                      |                     axis_register_slice_rdma_184_axis_register_slice_v1_1_26_axisc_register_slice_HD2975 |        121 |        121 |       0 |    0 |    233 |      0 |      0 |    0 |          0 |
|       genblk1[2].inst_rdma_qp_interface                                                                                                               |                                                                      axis_register_slice_rdma_168_HD3001 |         92 |         92 |       0 |    0 |    174 |      0 |      0 |    0 |          0 |
|         inst                                                                                                                                          |                      axis_register_slice_rdma_168_axis_register_slice_v1_1_26_axis_register_slice_HD3002 |         92 |         92 |       0 |    0 |    174 |      0 |      0 |    0 |          0 |
|           (inst)                                                                                                                                      |                      axis_register_slice_rdma_168_axis_register_slice_v1_1_26_axis_register_slice_HD3002 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|           axisc_register_slice_0                                                                                                                      |                     axis_register_slice_rdma_168_axis_register_slice_v1_1_26_axisc_register_slice_HD3003 |         91 |         91 |       0 |    0 |    173 |      0 |      0 |    0 |          0 |
|       genblk1[3].inst_rdma_conn_interface                                                                                                             |                                                                      axis_register_slice_rdma_184_HD2976 |        122 |        122 |       0 |    0 |    234 |      0 |      0 |    0 |          0 |
|         inst                                                                                                                                          |                      axis_register_slice_rdma_184_axis_register_slice_v1_1_26_axis_register_slice_HD2977 |        122 |        122 |       0 |    0 |    234 |      0 |      0 |    0 |          0 |
|           (inst)                                                                                                                                      |                      axis_register_slice_rdma_184_axis_register_slice_v1_1_26_axis_register_slice_HD2977 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|           axisc_register_slice_0                                                                                                                      |                     axis_register_slice_rdma_184_axis_register_slice_v1_1_26_axisc_register_slice_HD2978 |        121 |        121 |       0 |    0 |    233 |      0 |      0 |    0 |          0 |
|       genblk1[3].inst_rdma_qp_interface                                                                                                               |                                                                      axis_register_slice_rdma_168_HD3004 |         93 |         93 |       0 |    0 |    174 |      0 |      0 |    0 |          0 |
|         inst                                                                                                                                          |                      axis_register_slice_rdma_168_axis_register_slice_v1_1_26_axis_register_slice_HD3005 |         93 |         93 |       0 |    0 |    174 |      0 |      0 |    0 |          0 |
|           (inst)                                                                                                                                      |                      axis_register_slice_rdma_168_axis_register_slice_v1_1_26_axis_register_slice_HD3005 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|           axisc_register_slice_0                                                                                                                      |                     axis_register_slice_rdma_168_axis_register_slice_v1_1_26_axisc_register_slice_HD3006 |         92 |         92 |       0 |    0 |    173 |      0 |      0 |    0 |          0 |
|     inst_rdma_slice_array                                                                                                                             |                                                                         rdma_slice_array__parameterized0 |       6078 |       6078 |       0 |    0 |  11896 |      0 |      0 |    0 |          0 |
|       genblk1[0].inst_rdma_acks_nc                                                                                                                    |                                                                       axis_register_slice_rdma_40_HD1034 |         45 |         45 |       0 |    0 |     78 |      0 |      0 |    0 |          0 |
|         inst                                                                                                                                          |                       axis_register_slice_rdma_40_axis_register_slice_v1_1_26_axis_register_slice_HD1035 |         45 |         45 |       0 |    0 |     78 |      0 |      0 |    0 |          0 |
|           (inst)                                                                                                                                      |                       axis_register_slice_rdma_40_axis_register_slice_v1_1_26_axis_register_slice_HD1035 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|           axisc_register_slice_0                                                                                                                      |                      axis_register_slice_rdma_40_axis_register_slice_v1_1_26_axisc_register_slice_HD1036 |         44 |         44 |       0 |    0 |     77 |      0 |      0 |    0 |          0 |
|       genblk1[0].inst_rdma_data_rd_nc                                                                                                                 |                                                                 axis_register_slice_rdma_data_512_HD1146 |        585 |        585 |       0 |    0 |   1160 |      0 |      0 |    0 |          0 |
|         inst                                                                                                                                          |                 axis_register_slice_rdma_data_512_axis_register_slice_v1_1_26_axis_register_slice_HD1147 |        585 |        585 |       0 |    0 |   1160 |      0 |      0 |    0 |          0 |
|           (inst)                                                                                                                                      |                 axis_register_slice_rdma_data_512_axis_register_slice_v1_1_26_axis_register_slice_HD1147 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|           axisc_register_slice_0                                                                                                                      |                axis_register_slice_rdma_data_512_axis_register_slice_v1_1_26_axisc_register_slice_HD1148 |        584 |        584 |       0 |    0 |   1159 |      0 |      0 |    0 |          0 |
|       genblk1[0].inst_rdma_data_wr_nc                                                                                                                 |                                                                 axis_register_slice_rdma_data_512_HD1149 |        584 |        584 |       0 |    0 |   1158 |      0 |      0 |    0 |          0 |
|         inst                                                                                                                                          |                 axis_register_slice_rdma_data_512_axis_register_slice_v1_1_26_axis_register_slice_HD1150 |        584 |        584 |       0 |    0 |   1158 |      0 |      0 |    0 |          0 |
|           (inst)                                                                                                                                      |                 axis_register_slice_rdma_data_512_axis_register_slice_v1_1_26_axis_register_slice_HD1150 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|           axisc_register_slice_0                                                                                                                      |                axis_register_slice_rdma_data_512_axis_register_slice_v1_1_26_axisc_register_slice_HD1151 |        583 |        583 |       0 |    0 |   1157 |      0 |      0 |    0 |          0 |
|       genblk1[0].inst_rdma_req_rd_nc                                                                                                                  |                                                                        axis_register_slice_rdma_96_HD193 |         39 |         39 |       0 |    0 |     66 |      0 |      0 |    0 |          0 |
|         inst                                                                                                                                          |                        axis_register_slice_rdma_96_axis_register_slice_v1_1_26_axis_register_slice_HD194 |         39 |         39 |       0 |    0 |     66 |      0 |      0 |    0 |          0 |
|           (inst)                                                                                                                                      |                        axis_register_slice_rdma_96_axis_register_slice_v1_1_26_axis_register_slice_HD194 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|           axisc_register_slice_0                                                                                                                      |                       axis_register_slice_rdma_96_axis_register_slice_v1_1_26_axisc_register_slice_HD195 |         38 |         38 |       0 |    0 |     65 |      0 |      0 |    0 |          0 |
|       genblk1[0].inst_rdma_req_wr_nc                                                                                                                  |                                                                        axis_register_slice_rdma_96_HD196 |         45 |         45 |       0 |    0 |     78 |      0 |      0 |    0 |          0 |
|         inst                                                                                                                                          |                        axis_register_slice_rdma_96_axis_register_slice_v1_1_26_axis_register_slice_HD197 |         45 |         45 |       0 |    0 |     78 |      0 |      0 |    0 |          0 |
|           (inst)                                                                                                                                      |                        axis_register_slice_rdma_96_axis_register_slice_v1_1_26_axis_register_slice_HD197 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|           axisc_register_slice_0                                                                                                                      |                       axis_register_slice_rdma_96_axis_register_slice_v1_1_26_axisc_register_slice_HD198 |         44 |         44 |       0 |    0 |     77 |      0 |      0 |    0 |          0 |
|       genblk1[0].inst_rdma_sq_nc                                                                                                                      |                                                                      axis_register_slice_rdma_256_HD1218 |        222 |        222 |       0 |    0 |    434 |      0 |      0 |    0 |          0 |
|         inst                                                                                                                                          |                      axis_register_slice_rdma_256_axis_register_slice_v1_1_26_axis_register_slice_HD1219 |        222 |        222 |       0 |    0 |    434 |      0 |      0 |    0 |          0 |
|           (inst)                                                                                                                                      |                      axis_register_slice_rdma_256_axis_register_slice_v1_1_26_axis_register_slice_HD1219 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|           axisc_register_slice_0                                                                                                                      |                     axis_register_slice_rdma_256_axis_register_slice_v1_1_26_axisc_register_slice_HD1220 |        221 |        221 |       0 |    0 |    433 |      0 |      0 |    0 |          0 |
|       genblk1[1].inst_rdma_acks_nc                                                                                                                    |                                                                       axis_register_slice_rdma_40_HD1037 |         45 |         45 |       0 |    0 |     78 |      0 |      0 |    0 |          0 |
|         inst                                                                                                                                          |                       axis_register_slice_rdma_40_axis_register_slice_v1_1_26_axis_register_slice_HD1038 |         45 |         45 |       0 |    0 |     78 |      0 |      0 |    0 |          0 |
|           (inst)                                                                                                                                      |                       axis_register_slice_rdma_40_axis_register_slice_v1_1_26_axis_register_slice_HD1038 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|           axisc_register_slice_0                                                                                                                      |                      axis_register_slice_rdma_40_axis_register_slice_v1_1_26_axisc_register_slice_HD1039 |         44 |         44 |       0 |    0 |     77 |      0 |      0 |    0 |          0 |
|       genblk1[1].inst_rdma_data_rd_nc                                                                                                                 |                                                                 axis_register_slice_rdma_data_512_HD1152 |        586 |        586 |       0 |    0 |   1160 |      0 |      0 |    0 |          0 |
|         inst                                                                                                                                          |                 axis_register_slice_rdma_data_512_axis_register_slice_v1_1_26_axis_register_slice_HD1153 |        586 |        586 |       0 |    0 |   1160 |      0 |      0 |    0 |          0 |
|           (inst)                                                                                                                                      |                 axis_register_slice_rdma_data_512_axis_register_slice_v1_1_26_axis_register_slice_HD1153 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|           axisc_register_slice_0                                                                                                                      |                axis_register_slice_rdma_data_512_axis_register_slice_v1_1_26_axisc_register_slice_HD1154 |        585 |        585 |       0 |    0 |   1159 |      0 |      0 |    0 |          0 |
|       genblk1[1].inst_rdma_data_wr_nc                                                                                                                 |                                                                 axis_register_slice_rdma_data_512_HD1155 |        584 |        584 |       0 |    0 |   1158 |      0 |      0 |    0 |          0 |
|         inst                                                                                                                                          |                 axis_register_slice_rdma_data_512_axis_register_slice_v1_1_26_axis_register_slice_HD1156 |        584 |        584 |       0 |    0 |   1158 |      0 |      0 |    0 |          0 |
|           (inst)                                                                                                                                      |                 axis_register_slice_rdma_data_512_axis_register_slice_v1_1_26_axis_register_slice_HD1156 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|           axisc_register_slice_0                                                                                                                      |                axis_register_slice_rdma_data_512_axis_register_slice_v1_1_26_axisc_register_slice_HD1157 |        583 |        583 |       0 |    0 |   1157 |      0 |      0 |    0 |          0 |
|       genblk1[1].inst_rdma_req_rd_nc                                                                                                                  |                                                                        axis_register_slice_rdma_96_HD199 |         39 |         39 |       0 |    0 |     66 |      0 |      0 |    0 |          0 |
|         inst                                                                                                                                          |                        axis_register_slice_rdma_96_axis_register_slice_v1_1_26_axis_register_slice_HD200 |         39 |         39 |       0 |    0 |     66 |      0 |      0 |    0 |          0 |
|           (inst)                                                                                                                                      |                        axis_register_slice_rdma_96_axis_register_slice_v1_1_26_axis_register_slice_HD200 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|           axisc_register_slice_0                                                                                                                      |                       axis_register_slice_rdma_96_axis_register_slice_v1_1_26_axisc_register_slice_HD201 |         38 |         38 |       0 |    0 |     65 |      0 |      0 |    0 |          0 |
|       genblk1[1].inst_rdma_req_wr_nc                                                                                                                  |                                                                        axis_register_slice_rdma_96_HD202 |         45 |         45 |       0 |    0 |     78 |      0 |      0 |    0 |          0 |
|         inst                                                                                                                                          |                        axis_register_slice_rdma_96_axis_register_slice_v1_1_26_axis_register_slice_HD203 |         45 |         45 |       0 |    0 |     78 |      0 |      0 |    0 |          0 |
|           (inst)                                                                                                                                      |                        axis_register_slice_rdma_96_axis_register_slice_v1_1_26_axis_register_slice_HD203 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|           axisc_register_slice_0                                                                                                                      |                       axis_register_slice_rdma_96_axis_register_slice_v1_1_26_axisc_register_slice_HD204 |         44 |         44 |       0 |    0 |     77 |      0 |      0 |    0 |          0 |
|       genblk1[1].inst_rdma_sq_nc                                                                                                                      |                                                                      axis_register_slice_rdma_256_HD1221 |        222 |        222 |       0 |    0 |    434 |      0 |      0 |    0 |          0 |
|         inst                                                                                                                                          |                      axis_register_slice_rdma_256_axis_register_slice_v1_1_26_axis_register_slice_HD1222 |        222 |        222 |       0 |    0 |    434 |      0 |      0 |    0 |          0 |
|           (inst)                                                                                                                                      |                      axis_register_slice_rdma_256_axis_register_slice_v1_1_26_axis_register_slice_HD1222 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|           axisc_register_slice_0                                                                                                                      |                     axis_register_slice_rdma_256_axis_register_slice_v1_1_26_axisc_register_slice_HD1223 |        221 |        221 |       0 |    0 |    433 |      0 |      0 |    0 |          0 |
|       genblk1[2].inst_rdma_acks_nc                                                                                                                    |                                                                       axis_register_slice_rdma_40_HD1040 |         44 |         44 |       0 |    0 |     78 |      0 |      0 |    0 |          0 |
|         inst                                                                                                                                          |                       axis_register_slice_rdma_40_axis_register_slice_v1_1_26_axis_register_slice_HD1041 |         44 |         44 |       0 |    0 |     78 |      0 |      0 |    0 |          0 |
|           (inst)                                                                                                                                      |                       axis_register_slice_rdma_40_axis_register_slice_v1_1_26_axis_register_slice_HD1041 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|           axisc_register_slice_0                                                                                                                      |                      axis_register_slice_rdma_40_axis_register_slice_v1_1_26_axisc_register_slice_HD1042 |         43 |         43 |       0 |    0 |     77 |      0 |      0 |    0 |          0 |
|       genblk1[2].inst_rdma_data_rd_nc                                                                                                                 |                                                                 axis_register_slice_rdma_data_512_HD1158 |        585 |        585 |       0 |    0 |   1160 |      0 |      0 |    0 |          0 |
|         inst                                                                                                                                          |                 axis_register_slice_rdma_data_512_axis_register_slice_v1_1_26_axis_register_slice_HD1159 |        585 |        585 |       0 |    0 |   1160 |      0 |      0 |    0 |          0 |
|           (inst)                                                                                                                                      |                 axis_register_slice_rdma_data_512_axis_register_slice_v1_1_26_axis_register_slice_HD1159 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|           axisc_register_slice_0                                                                                                                      |                axis_register_slice_rdma_data_512_axis_register_slice_v1_1_26_axisc_register_slice_HD1160 |        584 |        584 |       0 |    0 |   1159 |      0 |      0 |    0 |          0 |
|       genblk1[2].inst_rdma_data_wr_nc                                                                                                                 |                                                                 axis_register_slice_rdma_data_512_HD1161 |        584 |        584 |       0 |    0 |   1158 |      0 |      0 |    0 |          0 |
|         inst                                                                                                                                          |                 axis_register_slice_rdma_data_512_axis_register_slice_v1_1_26_axis_register_slice_HD1162 |        584 |        584 |       0 |    0 |   1158 |      0 |      0 |    0 |          0 |
|           (inst)                                                                                                                                      |                 axis_register_slice_rdma_data_512_axis_register_slice_v1_1_26_axis_register_slice_HD1162 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|           axisc_register_slice_0                                                                                                                      |                axis_register_slice_rdma_data_512_axis_register_slice_v1_1_26_axisc_register_slice_HD1163 |        583 |        583 |       0 |    0 |   1157 |      0 |      0 |    0 |          0 |
|       genblk1[2].inst_rdma_req_rd_nc                                                                                                                  |                                                                        axis_register_slice_rdma_96_HD205 |         38 |         38 |       0 |    0 |     66 |      0 |      0 |    0 |          0 |
|         inst                                                                                                                                          |                        axis_register_slice_rdma_96_axis_register_slice_v1_1_26_axis_register_slice_HD206 |         38 |         38 |       0 |    0 |     66 |      0 |      0 |    0 |          0 |
|           (inst)                                                                                                                                      |                        axis_register_slice_rdma_96_axis_register_slice_v1_1_26_axis_register_slice_HD206 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|           axisc_register_slice_0                                                                                                                      |                       axis_register_slice_rdma_96_axis_register_slice_v1_1_26_axisc_register_slice_HD207 |         37 |         37 |       0 |    0 |     65 |      0 |      0 |    0 |          0 |
|       genblk1[2].inst_rdma_req_wr_nc                                                                                                                  |                                                                        axis_register_slice_rdma_96_HD208 |         45 |         45 |       0 |    0 |     78 |      0 |      0 |    0 |          0 |
|         inst                                                                                                                                          |                        axis_register_slice_rdma_96_axis_register_slice_v1_1_26_axis_register_slice_HD209 |         45 |         45 |       0 |    0 |     78 |      0 |      0 |    0 |          0 |
|           (inst)                                                                                                                                      |                        axis_register_slice_rdma_96_axis_register_slice_v1_1_26_axis_register_slice_HD209 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|           axisc_register_slice_0                                                                                                                      |                       axis_register_slice_rdma_96_axis_register_slice_v1_1_26_axisc_register_slice_HD210 |         44 |         44 |       0 |    0 |     77 |      0 |      0 |    0 |          0 |
|       genblk1[2].inst_rdma_sq_nc                                                                                                                      |                                                                      axis_register_slice_rdma_256_HD1224 |        222 |        222 |       0 |    0 |    434 |      0 |      0 |    0 |          0 |
|         inst                                                                                                                                          |                      axis_register_slice_rdma_256_axis_register_slice_v1_1_26_axis_register_slice_HD1225 |        222 |        222 |       0 |    0 |    434 |      0 |      0 |    0 |          0 |
|           (inst)                                                                                                                                      |                      axis_register_slice_rdma_256_axis_register_slice_v1_1_26_axis_register_slice_HD1225 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|           axisc_register_slice_0                                                                                                                      |                     axis_register_slice_rdma_256_axis_register_slice_v1_1_26_axisc_register_slice_HD1226 |        221 |        221 |       0 |    0 |    433 |      0 |      0 |    0 |          0 |
|       genblk1[3].inst_rdma_acks_nc                                                                                                                    |                                                                       axis_register_slice_rdma_40_HD1043 |         45 |         45 |       0 |    0 |     78 |      0 |      0 |    0 |          0 |
|         inst                                                                                                                                          |                       axis_register_slice_rdma_40_axis_register_slice_v1_1_26_axis_register_slice_HD1044 |         45 |         45 |       0 |    0 |     78 |      0 |      0 |    0 |          0 |
|           (inst)                                                                                                                                      |                       axis_register_slice_rdma_40_axis_register_slice_v1_1_26_axis_register_slice_HD1044 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|           axisc_register_slice_0                                                                                                                      |                      axis_register_slice_rdma_40_axis_register_slice_v1_1_26_axisc_register_slice_HD1045 |         44 |         44 |       0 |    0 |     77 |      0 |      0 |    0 |          0 |
|       genblk1[3].inst_rdma_data_rd_nc                                                                                                                 |                                                                 axis_register_slice_rdma_data_512_HD1164 |        585 |        585 |       0 |    0 |   1160 |      0 |      0 |    0 |          0 |
|         inst                                                                                                                                          |                 axis_register_slice_rdma_data_512_axis_register_slice_v1_1_26_axis_register_slice_HD1165 |        585 |        585 |       0 |    0 |   1160 |      0 |      0 |    0 |          0 |
|           (inst)                                                                                                                                      |                 axis_register_slice_rdma_data_512_axis_register_slice_v1_1_26_axis_register_slice_HD1165 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|           axisc_register_slice_0                                                                                                                      |                axis_register_slice_rdma_data_512_axis_register_slice_v1_1_26_axisc_register_slice_HD1166 |        584 |        584 |       0 |    0 |   1159 |      0 |      0 |    0 |          0 |
|       genblk1[3].inst_rdma_data_wr_nc                                                                                                                 |                                                                 axis_register_slice_rdma_data_512_HD1167 |        584 |        584 |       0 |    0 |   1158 |      0 |      0 |    0 |          0 |
|         inst                                                                                                                                          |                 axis_register_slice_rdma_data_512_axis_register_slice_v1_1_26_axis_register_slice_HD1168 |        584 |        584 |       0 |    0 |   1158 |      0 |      0 |    0 |          0 |
|           (inst)                                                                                                                                      |                 axis_register_slice_rdma_data_512_axis_register_slice_v1_1_26_axis_register_slice_HD1168 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|           axisc_register_slice_0                                                                                                                      |                axis_register_slice_rdma_data_512_axis_register_slice_v1_1_26_axisc_register_slice_HD1169 |        583 |        583 |       0 |    0 |   1157 |      0 |      0 |    0 |          0 |
|       genblk1[3].inst_rdma_req_rd_nc                                                                                                                  |                                                                        axis_register_slice_rdma_96_HD211 |         39 |         39 |       0 |    0 |     66 |      0 |      0 |    0 |          0 |
|         inst                                                                                                                                          |                        axis_register_slice_rdma_96_axis_register_slice_v1_1_26_axis_register_slice_HD212 |         39 |         39 |       0 |    0 |     66 |      0 |      0 |    0 |          0 |
|           (inst)                                                                                                                                      |                        axis_register_slice_rdma_96_axis_register_slice_v1_1_26_axis_register_slice_HD212 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|           axisc_register_slice_0                                                                                                                      |                       axis_register_slice_rdma_96_axis_register_slice_v1_1_26_axisc_register_slice_HD213 |         38 |         38 |       0 |    0 |     65 |      0 |      0 |    0 |          0 |
|       genblk1[3].inst_rdma_req_wr_nc                                                                                                                  |                                                                        axis_register_slice_rdma_96_HD214 |         45 |         45 |       0 |    0 |     78 |      0 |      0 |    0 |          0 |
|         inst                                                                                                                                          |                        axis_register_slice_rdma_96_axis_register_slice_v1_1_26_axis_register_slice_HD215 |         45 |         45 |       0 |    0 |     78 |      0 |      0 |    0 |          0 |
|           (inst)                                                                                                                                      |                        axis_register_slice_rdma_96_axis_register_slice_v1_1_26_axis_register_slice_HD215 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|           axisc_register_slice_0                                                                                                                      |                       axis_register_slice_rdma_96_axis_register_slice_v1_1_26_axisc_register_slice_HD216 |         44 |         44 |       0 |    0 |     77 |      0 |      0 |    0 |          0 |
|       genblk1[3].inst_rdma_sq_nc                                                                                                                      |                                                                      axis_register_slice_rdma_256_HD1227 |        222 |        222 |       0 |    0 |    434 |      0 |      0 |    0 |          0 |
|         inst                                                                                                                                          |                      axis_register_slice_rdma_256_axis_register_slice_v1_1_26_axis_register_slice_HD1228 |        222 |        222 |       0 |    0 |    434 |      0 |      0 |    0 |          0 |
|           (inst)                                                                                                                                      |                      axis_register_slice_rdma_256_axis_register_slice_v1_1_26_axis_register_slice_HD1228 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|           axisc_register_slice_0                                                                                                                      |                     axis_register_slice_rdma_256_axis_register_slice_v1_1_26_axisc_register_slice_HD1229 |        221 |        221 |       0 |    0 |    433 |      0 |      0 |    0 |          0 |
|   inst_stat_clk_cnvrt                                                                                                                                 |                                                                                         static_clk_cnvrt |      14926 |      13402 |    1520 |    4 |  35037 |      0 |      0 |    0 |          0 |
|     (inst_stat_clk_cnvrt)                                                                                                                             |                                                                                         static_clk_cnvrt |          2 |          2 |       0 |    0 |      3 |      0 |      0 |    0 |          0 |
|     genblk10[0].inst_dma_wr_req_ccross                                                                                                                |                                                                dma_req_ccross__parameterized0__xdcDup__1 |        166 |        118 |      48 |    0 |    323 |      0 |      0 |    0 |          0 |
|       inst_ccross_dma_rsp                                                                                                                             |                                                                      axis_clock_converter_dma_rsp_HD3033 |         58 |         58 |       0 |    0 |     93 |      0 |      0 |    0 |          0 |
|         inst                                                                                                                                          |                    axis_clock_converter_dma_rsp_axis_clock_converter_v1_1_27_axis_clock_converter_HD3034 |         58 |         58 |       0 |    0 |     93 |      0 |      0 |    0 |          0 |
|           gen_async_conv.axisc_async_clock_converter_0                                                                                                |             axis_clock_converter_dma_rsp_axis_clock_converter_v1_1_27_axisc_async_clock_converter_HD3035 |         58 |         58 |       0 |    0 |     93 |      0 |      0 |    0 |          0 |
|             (gen_async_conv.axisc_async_clock_converter_0)                                                                                            |             axis_clock_converter_dma_rsp_axis_clock_converter_v1_1_27_axisc_async_clock_converter_HD3035 |          2 |          2 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|             inst_xpm_cdc_sync_rst                                                                                                                     |                                                     axis_clock_converter_dma_rsp_xpm_cdc_sync_rst_HD3036 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|             xpm_fifo_async_inst                                                                                                                       |                                                       axis_clock_converter_dma_rsp_xpm_fifo_async_HD3037 |         56 |         56 |       0 |    0 |     90 |      0 |      0 |    0 |          0 |
|               gnuram_async_fifo.xpm_fifo_base_inst                                                                                                    |                                                        axis_clock_converter_dma_rsp_xpm_fifo_base_HD3038 |         56 |         56 |       0 |    0 |     90 |      0 |      0 |    0 |          0 |
|                 (gnuram_async_fifo.xpm_fifo_base_inst)                                                                                                |                                                        axis_clock_converter_dma_rsp_xpm_fifo_base_HD3038 |          3 |          3 |       0 |    0 |      7 |      0 |      0 |    0 |          0 |
|                 gen_cdc_pntr.rd_pntr_cdc_inst                                                                                                         |                                                         axis_clock_converter_dma_rsp_xpm_cdc_gray_HD3040 |          6 |          6 |       0 |    0 |     15 |      0 |      0 |    0 |          0 |
|                 gen_cdc_pntr.rpw_gray_reg                                                                                                             |                                                     axis_clock_converter_dma_rsp_xpm_fifo_reg_vec_HD3041 |          2 |          2 |       0 |    0 |      5 |      0 |      0 |    0 |          0 |
|                 gen_cdc_pntr.wpr_gray_reg                                                                                                             |                                                   axis_clock_converter_dma_rsp_xpm_fifo_reg_vec_0_HD3042 |          3 |          3 |       0 |    0 |      5 |      0 |      0 |    0 |          0 |
|                 gen_cdc_pntr.wr_pntr_cdc_inst                                                                                                         |                                                      axis_clock_converter_dma_rsp_xpm_cdc_gray__2_HD3044 |          5 |          5 |       0 |    0 |     15 |      0 |      0 |    0 |          0 |
|                 rdp_inst                                                                                                                              |                                     axis_clock_converter_dma_rsp_xpm_counter_updn__parameterized0_HD3047 |          5 |          5 |       0 |    0 |      5 |      0 |      0 |    0 |          0 |
|                 rdpp1_inst                                                                                                                            |                                     axis_clock_converter_dma_rsp_xpm_counter_updn__parameterized1_HD3048 |          4 |          4 |       0 |    0 |      5 |      0 |      0 |    0 |          0 |
|                 rst_d1_inst                                                                                                                           |                                                     axis_clock_converter_dma_rsp_xpm_fifo_reg_bit_HD3049 |          2 |          2 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                 wrp_inst                                                                                                                              |                                   axis_clock_converter_dma_rsp_xpm_counter_updn__parameterized0_1_HD3050 |          3 |          3 |       0 |    0 |      5 |      0 |      0 |    0 |          0 |
|                 wrpp1_inst                                                                                                                            |                                   axis_clock_converter_dma_rsp_xpm_counter_updn__parameterized1_2_HD3051 |          4 |          4 |       0 |    0 |      5 |      0 |      0 |    0 |          0 |
|                 wrpp2_inst                                                                                                                            |                                     axis_clock_converter_dma_rsp_xpm_counter_updn__parameterized2_HD3052 |          4 |          4 |       0 |    0 |      5 |      0 |      0 |    0 |          0 |
|                 xpm_fifo_rst_inst                                                                                                                     |                                                         axis_clock_converter_dma_rsp_xpm_fifo_rst_HD3053 |         15 |         15 |       0 |    0 |     17 |      0 |      0 |    0 |          0 |
|                   (xpm_fifo_rst_inst)                                                                                                                 |                                                         axis_clock_converter_dma_rsp_xpm_fifo_rst_HD3053 |         15 |         15 |       0 |    0 |     13 |      0 |      0 |    0 |          0 |
|                   gen_rst_ic.rrst_wr_inst                                                                                                             |                                     axis_clock_converter_dma_rsp_xpm_cdc_sync_rst__parameterized0_HD3054 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|                   gen_rst_ic.wrst_rd_inst                                                                                                             |                                  axis_clock_converter_dma_rsp_xpm_cdc_sync_rst__parameterized0__2_HD3055 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|       nolabel_line15                                                                                                                                  |                                                                           axis_clock_converter_96_HD3105 |        108 |         60 |      48 |    0 |    230 |      0 |      0 |    0 |          0 |
|         inst                                                                                                                                          |                         axis_clock_converter_96_axis_clock_converter_v1_1_27_axis_clock_converter_HD3106 |        108 |         60 |      48 |    0 |    230 |      0 |      0 |    0 |          0 |
|           gen_async_conv.axisc_async_clock_converter_0                                                                                                |                  axis_clock_converter_96_axis_clock_converter_v1_1_27_axisc_async_clock_converter_HD3107 |        108 |         60 |      48 |    0 |    230 |      0 |      0 |    0 |          0 |
|             (gen_async_conv.axisc_async_clock_converter_0)                                                                                            |                  axis_clock_converter_96_axis_clock_converter_v1_1_27_axisc_async_clock_converter_HD3107 |          2 |          2 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|             inst_xpm_cdc_sync_rst                                                                                                                     |                                                          axis_clock_converter_96_xpm_cdc_sync_rst_HD3108 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|             xpm_fifo_async_inst                                                                                                                       |                                                            axis_clock_converter_96_xpm_fifo_async_HD3109 |        106 |         58 |      48 |    0 |    227 |      0 |      0 |    0 |          0 |
|               gnuram_async_fifo.xpm_fifo_base_inst                                                                                                    |                                                             axis_clock_converter_96_xpm_fifo_base_HD3110 |        106 |         58 |      48 |    0 |    227 |      0 |      0 |    0 |          0 |
|                 (gnuram_async_fifo.xpm_fifo_base_inst)                                                                                                |                                                             axis_clock_converter_96_xpm_fifo_base_HD3110 |          3 |          3 |       0 |    0 |      6 |      0 |      0 |    0 |          0 |
|                 gen_cdc_pntr.rd_pntr_cdc_inst                                                                                                         |                                                              axis_clock_converter_96_xpm_cdc_gray_HD3112 |          6 |          6 |       0 |    0 |     15 |      0 |      0 |    0 |          0 |
|                 gen_cdc_pntr.rpw_gray_reg                                                                                                             |                                                          axis_clock_converter_96_xpm_fifo_reg_vec_HD3113 |          2 |          2 |       0 |    0 |      5 |      0 |      0 |    0 |          0 |
|                 gen_cdc_pntr.wpr_gray_reg                                                                                                             |                                                        axis_clock_converter_96_xpm_fifo_reg_vec_0_HD3114 |          3 |          3 |       0 |    0 |      5 |      0 |      0 |    0 |          0 |
|                 gen_cdc_pntr.wr_pntr_cdc_inst                                                                                                         |                                                           axis_clock_converter_96_xpm_cdc_gray__2_HD3116 |          6 |          6 |       0 |    0 |     15 |      0 |      0 |    0 |          0 |
|                 gen_sdpram.xpm_memory_base_inst                                                                                                       |                                                           axis_clock_converter_96_xpm_memory_base_HD3118 |         48 |          0 |      48 |    0 |    138 |      0 |      0 |    0 |          0 |
|                 rdp_inst                                                                                                                              |                                          axis_clock_converter_96_xpm_counter_updn__parameterized0_HD3119 |          5 |          5 |       0 |    0 |      5 |      0 |      0 |    0 |          0 |
|                 rdpp1_inst                                                                                                                            |                                          axis_clock_converter_96_xpm_counter_updn__parameterized1_HD3120 |          5 |          5 |       0 |    0 |      5 |      0 |      0 |    0 |          0 |
|                 rst_d1_inst                                                                                                                           |                                                          axis_clock_converter_96_xpm_fifo_reg_bit_HD3121 |          2 |          2 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                 wrp_inst                                                                                                                              |                                        axis_clock_converter_96_xpm_counter_updn__parameterized0_1_HD3122 |          3 |          3 |       0 |    0 |      5 |      0 |      0 |    0 |          0 |
|                 wrpp1_inst                                                                                                                            |                                        axis_clock_converter_96_xpm_counter_updn__parameterized1_2_HD3123 |          4 |          4 |       0 |    0 |      5 |      0 |      0 |    0 |          0 |
|                 wrpp2_inst                                                                                                                            |                                          axis_clock_converter_96_xpm_counter_updn__parameterized2_HD3124 |          4 |          4 |       0 |    0 |      5 |      0 |      0 |    0 |          0 |
|                 xpm_fifo_rst_inst                                                                                                                     |                                                              axis_clock_converter_96_xpm_fifo_rst_HD3125 |         15 |         15 |       0 |    0 |     17 |      0 |      0 |    0 |          0 |
|                   (xpm_fifo_rst_inst)                                                                                                                 |                                                              axis_clock_converter_96_xpm_fifo_rst_HD3125 |         15 |         15 |       0 |    0 |     13 |      0 |      0 |    0 |          0 |
|                   gen_rst_ic.rrst_wr_inst                                                                                                             |                                          axis_clock_converter_96_xpm_cdc_sync_rst__parameterized0_HD3126 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|                   gen_rst_ic.wrst_rd_inst                                                                                                             |                                       axis_clock_converter_96_xpm_cdc_sync_rst__parameterized0__2_HD3127 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|     genblk10[1].inst_dma_wr_req_ccross                                                                                                                |                                                                           dma_req_ccross__parameterized0 |        167 |        119 |      48 |    0 |    323 |      0 |      0 |    0 |          0 |
|       inst_ccross_dma_rsp                                                                                                                             |                                                                      axis_clock_converter_dma_rsp_HD3010 |         59 |         59 |       0 |    0 |     93 |      0 |      0 |    0 |          0 |
|         inst                                                                                                                                          |                    axis_clock_converter_dma_rsp_axis_clock_converter_v1_1_27_axis_clock_converter_HD3011 |         59 |         59 |       0 |    0 |     93 |      0 |      0 |    0 |          0 |
|           gen_async_conv.axisc_async_clock_converter_0                                                                                                |             axis_clock_converter_dma_rsp_axis_clock_converter_v1_1_27_axisc_async_clock_converter_HD3012 |         59 |         59 |       0 |    0 |     93 |      0 |      0 |    0 |          0 |
|             (gen_async_conv.axisc_async_clock_converter_0)                                                                                            |             axis_clock_converter_dma_rsp_axis_clock_converter_v1_1_27_axisc_async_clock_converter_HD3012 |          2 |          2 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|             inst_xpm_cdc_sync_rst                                                                                                                     |                                                     axis_clock_converter_dma_rsp_xpm_cdc_sync_rst_HD3013 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|             xpm_fifo_async_inst                                                                                                                       |                                                       axis_clock_converter_dma_rsp_xpm_fifo_async_HD3014 |         57 |         57 |       0 |    0 |     90 |      0 |      0 |    0 |          0 |
|               gnuram_async_fifo.xpm_fifo_base_inst                                                                                                    |                                                        axis_clock_converter_dma_rsp_xpm_fifo_base_HD3015 |         57 |         57 |       0 |    0 |     90 |      0 |      0 |    0 |          0 |
|                 (gnuram_async_fifo.xpm_fifo_base_inst)                                                                                                |                                                        axis_clock_converter_dma_rsp_xpm_fifo_base_HD3015 |          3 |          3 |       0 |    0 |      7 |      0 |      0 |    0 |          0 |
|                 gen_cdc_pntr.rd_pntr_cdc_inst                                                                                                         |                                                         axis_clock_converter_dma_rsp_xpm_cdc_gray_HD3017 |          6 |          6 |       0 |    0 |     15 |      0 |      0 |    0 |          0 |
|                 gen_cdc_pntr.rpw_gray_reg                                                                                                             |                                                     axis_clock_converter_dma_rsp_xpm_fifo_reg_vec_HD3018 |          2 |          2 |       0 |    0 |      5 |      0 |      0 |    0 |          0 |
|                 gen_cdc_pntr.wpr_gray_reg                                                                                                             |                                                   axis_clock_converter_dma_rsp_xpm_fifo_reg_vec_0_HD3019 |          3 |          3 |       0 |    0 |      5 |      0 |      0 |    0 |          0 |
|                 gen_cdc_pntr.wr_pntr_cdc_inst                                                                                                         |                                                      axis_clock_converter_dma_rsp_xpm_cdc_gray__2_HD3021 |          5 |          5 |       0 |    0 |     15 |      0 |      0 |    0 |          0 |
|                 rdp_inst                                                                                                                              |                                     axis_clock_converter_dma_rsp_xpm_counter_updn__parameterized0_HD3024 |          5 |          5 |       0 |    0 |      5 |      0 |      0 |    0 |          0 |
|                 rdpp1_inst                                                                                                                            |                                     axis_clock_converter_dma_rsp_xpm_counter_updn__parameterized1_HD3025 |          5 |          5 |       0 |    0 |      5 |      0 |      0 |    0 |          0 |
|                 rst_d1_inst                                                                                                                           |                                                     axis_clock_converter_dma_rsp_xpm_fifo_reg_bit_HD3026 |          2 |          2 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                 wrp_inst                                                                                                                              |                                   axis_clock_converter_dma_rsp_xpm_counter_updn__parameterized0_1_HD3027 |          3 |          3 |       0 |    0 |      5 |      0 |      0 |    0 |          0 |
|                 wrpp1_inst                                                                                                                            |                                   axis_clock_converter_dma_rsp_xpm_counter_updn__parameterized1_2_HD3028 |          4 |          4 |       0 |    0 |      5 |      0 |      0 |    0 |          0 |
|                 wrpp2_inst                                                                                                                            |                                     axis_clock_converter_dma_rsp_xpm_counter_updn__parameterized2_HD3029 |          4 |          4 |       0 |    0 |      5 |      0 |      0 |    0 |          0 |
|                 xpm_fifo_rst_inst                                                                                                                     |                                                         axis_clock_converter_dma_rsp_xpm_fifo_rst_HD3030 |         15 |         15 |       0 |    0 |     17 |      0 |      0 |    0 |          0 |
|                   (xpm_fifo_rst_inst)                                                                                                                 |                                                         axis_clock_converter_dma_rsp_xpm_fifo_rst_HD3030 |         15 |         15 |       0 |    0 |     13 |      0 |      0 |    0 |          0 |
|                   gen_rst_ic.rrst_wr_inst                                                                                                             |                                     axis_clock_converter_dma_rsp_xpm_cdc_sync_rst__parameterized0_HD3031 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|                   gen_rst_ic.wrst_rd_inst                                                                                                             |                                  axis_clock_converter_dma_rsp_xpm_cdc_sync_rst__parameterized0__2_HD3032 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|       nolabel_line15                                                                                                                                  |                                                                           axis_clock_converter_96_HD3082 |        108 |         60 |      48 |    0 |    230 |      0 |      0 |    0 |          0 |
|         inst                                                                                                                                          |                         axis_clock_converter_96_axis_clock_converter_v1_1_27_axis_clock_converter_HD3083 |        108 |         60 |      48 |    0 |    230 |      0 |      0 |    0 |          0 |
|           gen_async_conv.axisc_async_clock_converter_0                                                                                                |                  axis_clock_converter_96_axis_clock_converter_v1_1_27_axisc_async_clock_converter_HD3084 |        108 |         60 |      48 |    0 |    230 |      0 |      0 |    0 |          0 |
|             (gen_async_conv.axisc_async_clock_converter_0)                                                                                            |                  axis_clock_converter_96_axis_clock_converter_v1_1_27_axisc_async_clock_converter_HD3084 |          2 |          2 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|             inst_xpm_cdc_sync_rst                                                                                                                     |                                                          axis_clock_converter_96_xpm_cdc_sync_rst_HD3085 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|             xpm_fifo_async_inst                                                                                                                       |                                                            axis_clock_converter_96_xpm_fifo_async_HD3086 |        106 |         58 |      48 |    0 |    227 |      0 |      0 |    0 |          0 |
|               gnuram_async_fifo.xpm_fifo_base_inst                                                                                                    |                                                             axis_clock_converter_96_xpm_fifo_base_HD3087 |        106 |         58 |      48 |    0 |    227 |      0 |      0 |    0 |          0 |
|                 (gnuram_async_fifo.xpm_fifo_base_inst)                                                                                                |                                                             axis_clock_converter_96_xpm_fifo_base_HD3087 |          3 |          3 |       0 |    0 |      6 |      0 |      0 |    0 |          0 |
|                 gen_cdc_pntr.rd_pntr_cdc_inst                                                                                                         |                                                              axis_clock_converter_96_xpm_cdc_gray_HD3089 |          6 |          6 |       0 |    0 |     15 |      0 |      0 |    0 |          0 |
|                 gen_cdc_pntr.rpw_gray_reg                                                                                                             |                                                          axis_clock_converter_96_xpm_fifo_reg_vec_HD3090 |          2 |          2 |       0 |    0 |      5 |      0 |      0 |    0 |          0 |
|                 gen_cdc_pntr.wpr_gray_reg                                                                                                             |                                                        axis_clock_converter_96_xpm_fifo_reg_vec_0_HD3091 |          3 |          3 |       0 |    0 |      5 |      0 |      0 |    0 |          0 |
|                 gen_cdc_pntr.wr_pntr_cdc_inst                                                                                                         |                                                           axis_clock_converter_96_xpm_cdc_gray__2_HD3093 |          6 |          6 |       0 |    0 |     15 |      0 |      0 |    0 |          0 |
|                 gen_sdpram.xpm_memory_base_inst                                                                                                       |                                                           axis_clock_converter_96_xpm_memory_base_HD3095 |         48 |          0 |      48 |    0 |    138 |      0 |      0 |    0 |          0 |
|                 rdp_inst                                                                                                                              |                                          axis_clock_converter_96_xpm_counter_updn__parameterized0_HD3096 |          5 |          5 |       0 |    0 |      5 |      0 |      0 |    0 |          0 |
|                 rdpp1_inst                                                                                                                            |                                          axis_clock_converter_96_xpm_counter_updn__parameterized1_HD3097 |          5 |          5 |       0 |    0 |      5 |      0 |      0 |    0 |          0 |
|                 rst_d1_inst                                                                                                                           |                                                          axis_clock_converter_96_xpm_fifo_reg_bit_HD3098 |          2 |          2 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                 wrp_inst                                                                                                                              |                                        axis_clock_converter_96_xpm_counter_updn__parameterized0_1_HD3099 |          3 |          3 |       0 |    0 |      5 |      0 |      0 |    0 |          0 |
|                 wrpp1_inst                                                                                                                            |                                        axis_clock_converter_96_xpm_counter_updn__parameterized1_2_HD3100 |          4 |          4 |       0 |    0 |      5 |      0 |      0 |    0 |          0 |
|                 wrpp2_inst                                                                                                                            |                                          axis_clock_converter_96_xpm_counter_updn__parameterized2_HD3101 |          4 |          4 |       0 |    0 |      5 |      0 |      0 |    0 |          0 |
|                 xpm_fifo_rst_inst                                                                                                                     |                                                              axis_clock_converter_96_xpm_fifo_rst_HD3102 |         15 |         15 |       0 |    0 |     17 |      0 |      0 |    0 |          0 |
|                   (xpm_fifo_rst_inst)                                                                                                                 |                                                              axis_clock_converter_96_xpm_fifo_rst_HD3102 |         15 |         15 |       0 |    0 |     13 |      0 |      0 |    0 |          0 |
|                   gen_rst_ic.rrst_wr_inst                                                                                                             |                                          axis_clock_converter_96_xpm_cdc_sync_rst__parameterized0_HD3103 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|                   gen_rst_ic.wrst_rd_inst                                                                                                             |                                       axis_clock_converter_96_xpm_cdc_sync_rst__parameterized0__2_HD3104 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|     genblk1[0].nolabel_line49                                                                                                                         |                                                                                           axil_reg_array |        517 |        517 |       0 |    0 |   1936 |      0 |      0 |    0 |          0 |
|       genblk1[0].inst_reg                                                                                                                             |                                                                                      axil_reg__xdcDup__1 |        130 |        130 |       0 |    0 |    484 |      0 |      0 |    0 |          0 |
|         nolabel_line13                                                                                                                                |                                                                                axil_register_slice_HD281 |        130 |        130 |       0 |    0 |    484 |      0 |      0 |    0 |          0 |
|           inst                                                                                                                                        |                                  axil_register_slice_axi_register_slice_v2_1_26_axi_register_slice_HD282 |        130 |        130 |       0 |    0 |    484 |      0 |      0 |    0 |          0 |
|             ar.ar_pipe                                                                                                                                |                                 axil_register_slice_axi_register_slice_v2_1_26_axic_register_slice_HD283 |         27 |         27 |       0 |    0 |    100 |      0 |      0 |    0 |          0 |
|             aw.aw_pipe                                                                                                                                |                               axil_register_slice_axi_register_slice_v2_1_26_axic_register_slice_0_HD284 |         28 |         28 |       0 |    0 |    101 |      0 |      0 |    0 |          0 |
|             b.b_pipe                                                                                                                                  |                 axil_register_slice_axi_register_slice_v2_1_26_axic_register_slice__parameterized1_HD285 |          2 |          2 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|             r.r_pipe                                                                                                                                  |                 axil_register_slice_axi_register_slice_v2_1_26_axic_register_slice__parameterized2_HD286 |         35 |         35 |       0 |    0 |    134 |      0 |      0 |    0 |          0 |
|             w.w_pipe                                                                                                                                  |                 axil_register_slice_axi_register_slice_v2_1_26_axic_register_slice__parameterized0_HD287 |         38 |         38 |       0 |    0 |    147 |      0 |      0 |    0 |          0 |
|       genblk1[1].inst_reg                                                                                                                             |                                                                                      axil_reg__xdcDup__2 |        130 |        130 |       0 |    0 |    484 |      0 |      0 |    0 |          0 |
|         nolabel_line13                                                                                                                                |                                                                                axil_register_slice_HD288 |        130 |        130 |       0 |    0 |    484 |      0 |      0 |    0 |          0 |
|           inst                                                                                                                                        |                                  axil_register_slice_axi_register_slice_v2_1_26_axi_register_slice_HD289 |        130 |        130 |       0 |    0 |    484 |      0 |      0 |    0 |          0 |
|             ar.ar_pipe                                                                                                                                |                                 axil_register_slice_axi_register_slice_v2_1_26_axic_register_slice_HD290 |         27 |         27 |       0 |    0 |    100 |      0 |      0 |    0 |          0 |
|             aw.aw_pipe                                                                                                                                |                               axil_register_slice_axi_register_slice_v2_1_26_axic_register_slice_0_HD291 |         28 |         28 |       0 |    0 |    101 |      0 |      0 |    0 |          0 |
|             b.b_pipe                                                                                                                                  |                 axil_register_slice_axi_register_slice_v2_1_26_axic_register_slice__parameterized1_HD292 |          2 |          2 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|             r.r_pipe                                                                                                                                  |                 axil_register_slice_axi_register_slice_v2_1_26_axic_register_slice__parameterized2_HD293 |         35 |         35 |       0 |    0 |    134 |      0 |      0 |    0 |          0 |
|             w.w_pipe                                                                                                                                  |                 axil_register_slice_axi_register_slice_v2_1_26_axic_register_slice__parameterized0_HD294 |         38 |         38 |       0 |    0 |    147 |      0 |      0 |    0 |          0 |
|       genblk1[2].inst_reg                                                                                                                             |                                                                                      axil_reg__xdcDup__3 |        130 |        130 |       0 |    0 |    484 |      0 |      0 |    0 |          0 |
|         nolabel_line13                                                                                                                                |                                                                                axil_register_slice_HD295 |        130 |        130 |       0 |    0 |    484 |      0 |      0 |    0 |          0 |
|           inst                                                                                                                                        |                                  axil_register_slice_axi_register_slice_v2_1_26_axi_register_slice_HD296 |        130 |        130 |       0 |    0 |    484 |      0 |      0 |    0 |          0 |
|             ar.ar_pipe                                                                                                                                |                                 axil_register_slice_axi_register_slice_v2_1_26_axic_register_slice_HD297 |         27 |         27 |       0 |    0 |    100 |      0 |      0 |    0 |          0 |
|             aw.aw_pipe                                                                                                                                |                               axil_register_slice_axi_register_slice_v2_1_26_axic_register_slice_0_HD298 |         28 |         28 |       0 |    0 |    101 |      0 |      0 |    0 |          0 |
|             b.b_pipe                                                                                                                                  |                 axil_register_slice_axi_register_slice_v2_1_26_axic_register_slice__parameterized1_HD299 |          2 |          2 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|             r.r_pipe                                                                                                                                  |                 axil_register_slice_axi_register_slice_v2_1_26_axic_register_slice__parameterized2_HD300 |         35 |         35 |       0 |    0 |    134 |      0 |      0 |    0 |          0 |
|             w.w_pipe                                                                                                                                  |                 axil_register_slice_axi_register_slice_v2_1_26_axic_register_slice__parameterized0_HD301 |         38 |         38 |       0 |    0 |    147 |      0 |      0 |    0 |          0 |
|       genblk1[3].inst_reg                                                                                                                             |                                                                                      axil_reg__xdcDup__4 |        130 |        130 |       0 |    0 |    484 |      0 |      0 |    0 |          0 |
|         nolabel_line13                                                                                                                                |                                                                                axil_register_slice_HD302 |        130 |        130 |       0 |    0 |    484 |      0 |      0 |    0 |          0 |
|           inst                                                                                                                                        |                                  axil_register_slice_axi_register_slice_v2_1_26_axi_register_slice_HD303 |        130 |        130 |       0 |    0 |    484 |      0 |      0 |    0 |          0 |
|             ar.ar_pipe                                                                                                                                |                                 axil_register_slice_axi_register_slice_v2_1_26_axic_register_slice_HD304 |         27 |         27 |       0 |    0 |    100 |      0 |      0 |    0 |          0 |
|             aw.aw_pipe                                                                                                                                |                               axil_register_slice_axi_register_slice_v2_1_26_axic_register_slice_0_HD305 |         28 |         28 |       0 |    0 |    101 |      0 |      0 |    0 |          0 |
|             b.b_pipe                                                                                                                                  |                 axil_register_slice_axi_register_slice_v2_1_26_axic_register_slice__parameterized1_HD306 |          2 |          2 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|             r.r_pipe                                                                                                                                  |                 axil_register_slice_axi_register_slice_v2_1_26_axic_register_slice__parameterized2_HD307 |         35 |         35 |       0 |    0 |    134 |      0 |      0 |    0 |          0 |
|             w.w_pipe                                                                                                                                  |                 axil_register_slice_axi_register_slice_v2_1_26_axic_register_slice__parameterized0_HD308 |         38 |         38 |       0 |    0 |    147 |      0 |      0 |    0 |          0 |
|     genblk2[0].nolabel_line54                                                                                                                         |                                                                                           axim_reg_array |       1215 |       1215 |       0 |    0 |   4688 |      0 |      0 |    0 |          0 |
|       genblk1[0].inst_reg                                                                                                                             |                                                                                      axim_reg__xdcDup__1 |        304 |        304 |       0 |    0 |   1172 |      0 |      0 |    0 |          0 |
|         nolabel_line13                                                                                                                                |                                                                                axim_register_slice_HD365 |        304 |        304 |       0 |    0 |   1172 |      0 |      0 |    0 |          0 |
|           inst                                                                                                                                        |                                  axim_register_slice_axi_register_slice_v2_1_26_axi_register_slice_HD366 |        304 |        304 |       0 |    0 |   1172 |      0 |      0 |    0 |          0 |
|             ar.ar_pipe                                                                                                                                |                                 axim_register_slice_axi_register_slice_v2_1_26_axic_register_slice_HD367 |         12 |         12 |       0 |    0 |     36 |      0 |      0 |    0 |          0 |
|             aw.aw_pipe                                                                                                                                |                               axim_register_slice_axi_register_slice_v2_1_26_axic_register_slice_0_HD368 |         12 |         12 |       0 |    0 |     37 |      0 |      0 |    0 |          0 |
|             b.b_pipe                                                                                                                                  |                 axim_register_slice_axi_register_slice_v2_1_26_axic_register_slice__parameterized1_HD369 |          2 |          2 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|             r.r_pipe                                                                                                                                  |                 axim_register_slice_axi_register_slice_v2_1_26_axic_register_slice__parameterized2_HD370 |        131 |        131 |       0 |    0 |    516 |      0 |      0 |    0 |          0 |
|             w.w_pipe                                                                                                                                  |                 axim_register_slice_axi_register_slice_v2_1_26_axic_register_slice__parameterized0_HD371 |        147 |        147 |       0 |    0 |    581 |      0 |      0 |    0 |          0 |
|       genblk1[1].inst_reg                                                                                                                             |                                                                                      axim_reg__xdcDup__2 |        303 |        303 |       0 |    0 |   1172 |      0 |      0 |    0 |          0 |
|         nolabel_line13                                                                                                                                |                                                                                axim_register_slice_HD372 |        303 |        303 |       0 |    0 |   1172 |      0 |      0 |    0 |          0 |
|           inst                                                                                                                                        |                                  axim_register_slice_axi_register_slice_v2_1_26_axi_register_slice_HD373 |        303 |        303 |       0 |    0 |   1172 |      0 |      0 |    0 |          0 |
|             ar.ar_pipe                                                                                                                                |                                 axim_register_slice_axi_register_slice_v2_1_26_axic_register_slice_HD374 |         11 |         11 |       0 |    0 |     36 |      0 |      0 |    0 |          0 |
|             aw.aw_pipe                                                                                                                                |                               axim_register_slice_axi_register_slice_v2_1_26_axic_register_slice_0_HD375 |         12 |         12 |       0 |    0 |     37 |      0 |      0 |    0 |          0 |
|             b.b_pipe                                                                                                                                  |                 axim_register_slice_axi_register_slice_v2_1_26_axic_register_slice__parameterized1_HD376 |          2 |          2 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|             r.r_pipe                                                                                                                                  |                 axim_register_slice_axi_register_slice_v2_1_26_axic_register_slice__parameterized2_HD377 |        131 |        131 |       0 |    0 |    516 |      0 |      0 |    0 |          0 |
|             w.w_pipe                                                                                                                                  |                 axim_register_slice_axi_register_slice_v2_1_26_axic_register_slice__parameterized0_HD378 |        147 |        147 |       0 |    0 |    581 |      0 |      0 |    0 |          0 |
|       genblk1[2].inst_reg                                                                                                                             |                                                                                      axim_reg__xdcDup__3 |        304 |        304 |       0 |    0 |   1172 |      0 |      0 |    0 |          0 |
|         nolabel_line13                                                                                                                                |                                                                                axim_register_slice_HD379 |        304 |        304 |       0 |    0 |   1172 |      0 |      0 |    0 |          0 |
|           inst                                                                                                                                        |                                  axim_register_slice_axi_register_slice_v2_1_26_axi_register_slice_HD380 |        304 |        304 |       0 |    0 |   1172 |      0 |      0 |    0 |          0 |
|             ar.ar_pipe                                                                                                                                |                                 axim_register_slice_axi_register_slice_v2_1_26_axic_register_slice_HD381 |         12 |         12 |       0 |    0 |     36 |      0 |      0 |    0 |          0 |
|             aw.aw_pipe                                                                                                                                |                               axim_register_slice_axi_register_slice_v2_1_26_axic_register_slice_0_HD382 |         12 |         12 |       0 |    0 |     37 |      0 |      0 |    0 |          0 |
|             b.b_pipe                                                                                                                                  |                 axim_register_slice_axi_register_slice_v2_1_26_axic_register_slice__parameterized1_HD383 |          2 |          2 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|             r.r_pipe                                                                                                                                  |                 axim_register_slice_axi_register_slice_v2_1_26_axic_register_slice__parameterized2_HD384 |        131 |        131 |       0 |    0 |    516 |      0 |      0 |    0 |          0 |
|             w.w_pipe                                                                                                                                  |                 axim_register_slice_axi_register_slice_v2_1_26_axic_register_slice__parameterized0_HD385 |        147 |        147 |       0 |    0 |    581 |      0 |      0 |    0 |          0 |
|       genblk1[3].inst_reg                                                                                                                             |                                                                                      axim_reg__xdcDup__4 |        304 |        304 |       0 |    0 |   1172 |      0 |      0 |    0 |          0 |
|         nolabel_line13                                                                                                                                |                                                                                axim_register_slice_HD386 |        304 |        304 |       0 |    0 |   1172 |      0 |      0 |    0 |          0 |
|           inst                                                                                                                                        |                                  axim_register_slice_axi_register_slice_v2_1_26_axi_register_slice_HD387 |        304 |        304 |       0 |    0 |   1172 |      0 |      0 |    0 |          0 |
|             ar.ar_pipe                                                                                                                                |                                 axim_register_slice_axi_register_slice_v2_1_26_axic_register_slice_HD388 |         12 |         12 |       0 |    0 |     36 |      0 |      0 |    0 |          0 |
|             aw.aw_pipe                                                                                                                                |                               axim_register_slice_axi_register_slice_v2_1_26_axic_register_slice_0_HD389 |         12 |         12 |       0 |    0 |     37 |      0 |      0 |    0 |          0 |
|             b.b_pipe                                                                                                                                  |                 axim_register_slice_axi_register_slice_v2_1_26_axic_register_slice__parameterized1_HD390 |          2 |          2 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|             r.r_pipe                                                                                                                                  |                 axim_register_slice_axi_register_slice_v2_1_26_axic_register_slice__parameterized2_HD391 |        131 |        131 |       0 |    0 |    516 |      0 |      0 |    0 |          0 |
|             w.w_pipe                                                                                                                                  |                 axim_register_slice_axi_register_slice_v2_1_26_axic_register_slice__parameterized0_HD392 |        147 |        147 |       0 |    0 |    581 |      0 |      0 |    0 |          0 |
|     genblk3[0].nolabel_line60                                                                                                                         |                                                                                axis_reg_array__xdcDup__1 |       2340 |       2340 |       0 |    0 |   4640 |      0 |      0 |    0 |          0 |
|       genblk1[0].inst_reg                                                                                                                             |                                                                                      axis_reg__xdcDup__1 |        585 |        585 |       0 |    0 |   1160 |      0 |      0 |    0 |          0 |
|         inst_reg_slice                                                                                                                                |                                                                            axis_register_slice_512_HD974 |        585 |        585 |       0 |    0 |   1160 |      0 |      0 |    0 |          0 |
|           inst                                                                                                                                        |                            axis_register_slice_512_axis_register_slice_v1_1_26_axis_register_slice_HD975 |        585 |        585 |       0 |    0 |   1160 |      0 |      0 |    0 |          0 |
|             (inst)                                                                                                                                    |                            axis_register_slice_512_axis_register_slice_v1_1_26_axis_register_slice_HD975 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|             axisc_register_slice_0                                                                                                                    |                           axis_register_slice_512_axis_register_slice_v1_1_26_axisc_register_slice_HD976 |        584 |        584 |       0 |    0 |   1159 |      0 |      0 |    0 |          0 |
|       genblk1[1].inst_reg                                                                                                                             |                                                                                      axis_reg__xdcDup__2 |        585 |        585 |       0 |    0 |   1160 |      0 |      0 |    0 |          0 |
|         inst_reg_slice                                                                                                                                |                                                                            axis_register_slice_512_HD977 |        585 |        585 |       0 |    0 |   1160 |      0 |      0 |    0 |          0 |
|           inst                                                                                                                                        |                            axis_register_slice_512_axis_register_slice_v1_1_26_axis_register_slice_HD978 |        585 |        585 |       0 |    0 |   1160 |      0 |      0 |    0 |          0 |
|             (inst)                                                                                                                                    |                            axis_register_slice_512_axis_register_slice_v1_1_26_axis_register_slice_HD978 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|             axisc_register_slice_0                                                                                                                    |                           axis_register_slice_512_axis_register_slice_v1_1_26_axisc_register_slice_HD979 |        584 |        584 |       0 |    0 |   1159 |      0 |      0 |    0 |          0 |
|       genblk1[2].inst_reg                                                                                                                             |                                                                                      axis_reg__xdcDup__3 |        585 |        585 |       0 |    0 |   1160 |      0 |      0 |    0 |          0 |
|         inst_reg_slice                                                                                                                                |                                                                            axis_register_slice_512_HD980 |        585 |        585 |       0 |    0 |   1160 |      0 |      0 |    0 |          0 |
|           inst                                                                                                                                        |                            axis_register_slice_512_axis_register_slice_v1_1_26_axis_register_slice_HD981 |        585 |        585 |       0 |    0 |   1160 |      0 |      0 |    0 |          0 |
|             (inst)                                                                                                                                    |                            axis_register_slice_512_axis_register_slice_v1_1_26_axis_register_slice_HD981 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|             axisc_register_slice_0                                                                                                                    |                           axis_register_slice_512_axis_register_slice_v1_1_26_axisc_register_slice_HD982 |        584 |        584 |       0 |    0 |   1159 |      0 |      0 |    0 |          0 |
|       genblk1[3].inst_reg                                                                                                                             |                                                                                      axis_reg__xdcDup__4 |        585 |        585 |       0 |    0 |   1160 |      0 |      0 |    0 |          0 |
|         inst_reg_slice                                                                                                                                |                                                                            axis_register_slice_512_HD983 |        585 |        585 |       0 |    0 |   1160 |      0 |      0 |    0 |          0 |
|           inst                                                                                                                                        |                            axis_register_slice_512_axis_register_slice_v1_1_26_axis_register_slice_HD984 |        585 |        585 |       0 |    0 |   1160 |      0 |      0 |    0 |          0 |
|             (inst)                                                                                                                                    |                            axis_register_slice_512_axis_register_slice_v1_1_26_axis_register_slice_HD984 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|             axisc_register_slice_0                                                                                                                    |                           axis_register_slice_512_axis_register_slice_v1_1_26_axisc_register_slice_HD985 |        584 |        584 |       0 |    0 |   1159 |      0 |      0 |    0 |          0 |
|     genblk3[1].nolabel_line60                                                                                                                         |                                                                                           axis_reg_array |       2340 |       2340 |       0 |    0 |   4640 |      0 |      0 |    0 |          0 |
|       genblk1[0].inst_reg                                                                                                                             |                                                                                      axis_reg__xdcDup__5 |        585 |        585 |       0 |    0 |   1160 |      0 |      0 |    0 |          0 |
|         inst_reg_slice                                                                                                                                |                                                                            axis_register_slice_512_HD938 |        585 |        585 |       0 |    0 |   1160 |      0 |      0 |    0 |          0 |
|           inst                                                                                                                                        |                            axis_register_slice_512_axis_register_slice_v1_1_26_axis_register_slice_HD939 |        585 |        585 |       0 |    0 |   1160 |      0 |      0 |    0 |          0 |
|             (inst)                                                                                                                                    |                            axis_register_slice_512_axis_register_slice_v1_1_26_axis_register_slice_HD939 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|             axisc_register_slice_0                                                                                                                    |                           axis_register_slice_512_axis_register_slice_v1_1_26_axisc_register_slice_HD940 |        584 |        584 |       0 |    0 |   1159 |      0 |      0 |    0 |          0 |
|       genblk1[1].inst_reg                                                                                                                             |                                                                                      axis_reg__xdcDup__6 |        585 |        585 |       0 |    0 |   1160 |      0 |      0 |    0 |          0 |
|         inst_reg_slice                                                                                                                                |                                                                            axis_register_slice_512_HD941 |        585 |        585 |       0 |    0 |   1160 |      0 |      0 |    0 |          0 |
|           inst                                                                                                                                        |                            axis_register_slice_512_axis_register_slice_v1_1_26_axis_register_slice_HD942 |        585 |        585 |       0 |    0 |   1160 |      0 |      0 |    0 |          0 |
|             (inst)                                                                                                                                    |                            axis_register_slice_512_axis_register_slice_v1_1_26_axis_register_slice_HD942 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|             axisc_register_slice_0                                                                                                                    |                           axis_register_slice_512_axis_register_slice_v1_1_26_axisc_register_slice_HD943 |        584 |        584 |       0 |    0 |   1159 |      0 |      0 |    0 |          0 |
|       genblk1[2].inst_reg                                                                                                                             |                                                                                      axis_reg__xdcDup__7 |        585 |        585 |       0 |    0 |   1160 |      0 |      0 |    0 |          0 |
|         inst_reg_slice                                                                                                                                |                                                                            axis_register_slice_512_HD944 |        585 |        585 |       0 |    0 |   1160 |      0 |      0 |    0 |          0 |
|           inst                                                                                                                                        |                            axis_register_slice_512_axis_register_slice_v1_1_26_axis_register_slice_HD945 |        585 |        585 |       0 |    0 |   1160 |      0 |      0 |    0 |          0 |
|             (inst)                                                                                                                                    |                            axis_register_slice_512_axis_register_slice_v1_1_26_axis_register_slice_HD945 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|             axisc_register_slice_0                                                                                                                    |                           axis_register_slice_512_axis_register_slice_v1_1_26_axisc_register_slice_HD946 |        584 |        584 |       0 |    0 |   1159 |      0 |      0 |    0 |          0 |
|       genblk1[3].inst_reg                                                                                                                             |                                                                                      axis_reg__xdcDup__8 |        585 |        585 |       0 |    0 |   1160 |      0 |      0 |    0 |          0 |
|         inst_reg_slice                                                                                                                                |                                                                            axis_register_slice_512_HD947 |        585 |        585 |       0 |    0 |   1160 |      0 |      0 |    0 |          0 |
|           inst                                                                                                                                        |                            axis_register_slice_512_axis_register_slice_v1_1_26_axis_register_slice_HD948 |        585 |        585 |       0 |    0 |   1160 |      0 |      0 |    0 |          0 |
|             (inst)                                                                                                                                    |                            axis_register_slice_512_axis_register_slice_v1_1_26_axis_register_slice_HD948 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|             axisc_register_slice_0                                                                                                                    |                           axis_register_slice_512_axis_register_slice_v1_1_26_axisc_register_slice_HD949 |        584 |        584 |       0 |    0 |   1159 |      0 |      0 |    0 |          0 |
|     genblk4[0].nolabel_line64                                                                                                                         |                                                                axis_reg_array__parameterized0__xdcDup__1 |       2340 |       2340 |       0 |    0 |   4640 |      0 |      0 |    0 |          0 |
|       genblk1[0].inst_reg                                                                                                                             |                                                                                      axis_reg__xdcDup__9 |        585 |        585 |       0 |    0 |   1160 |      0 |      0 |    0 |          0 |
|         inst_reg_slice                                                                                                                                |                                                                            axis_register_slice_512_HD971 |        585 |        585 |       0 |    0 |   1160 |      0 |      0 |    0 |          0 |
|           inst                                                                                                                                        |                            axis_register_slice_512_axis_register_slice_v1_1_26_axis_register_slice_HD972 |        585 |        585 |       0 |    0 |   1160 |      0 |      0 |    0 |          0 |
|             (inst)                                                                                                                                    |                            axis_register_slice_512_axis_register_slice_v1_1_26_axis_register_slice_HD972 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|             axisc_register_slice_0                                                                                                                    |                           axis_register_slice_512_axis_register_slice_v1_1_26_axisc_register_slice_HD973 |        584 |        584 |       0 |    0 |   1159 |      0 |      0 |    0 |          0 |
|       genblk1[1].inst_reg                                                                                                                             |                                                                                     axis_reg__xdcDup__10 |        585 |        585 |       0 |    0 |   1160 |      0 |      0 |    0 |          0 |
|         inst_reg_slice                                                                                                                                |                                                                            axis_register_slice_512_HD962 |        585 |        585 |       0 |    0 |   1160 |      0 |      0 |    0 |          0 |
|           inst                                                                                                                                        |                            axis_register_slice_512_axis_register_slice_v1_1_26_axis_register_slice_HD963 |        585 |        585 |       0 |    0 |   1160 |      0 |      0 |    0 |          0 |
|             (inst)                                                                                                                                    |                            axis_register_slice_512_axis_register_slice_v1_1_26_axis_register_slice_HD963 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|             axisc_register_slice_0                                                                                                                    |                           axis_register_slice_512_axis_register_slice_v1_1_26_axisc_register_slice_HD964 |        584 |        584 |       0 |    0 |   1159 |      0 |      0 |    0 |          0 |
|       genblk1[2].inst_reg                                                                                                                             |                                                                                     axis_reg__xdcDup__11 |        585 |        585 |       0 |    0 |   1160 |      0 |      0 |    0 |          0 |
|         inst_reg_slice                                                                                                                                |                                                                            axis_register_slice_512_HD965 |        585 |        585 |       0 |    0 |   1160 |      0 |      0 |    0 |          0 |
|           inst                                                                                                                                        |                            axis_register_slice_512_axis_register_slice_v1_1_26_axis_register_slice_HD966 |        585 |        585 |       0 |    0 |   1160 |      0 |      0 |    0 |          0 |
|             (inst)                                                                                                                                    |                            axis_register_slice_512_axis_register_slice_v1_1_26_axis_register_slice_HD966 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|             axisc_register_slice_0                                                                                                                    |                           axis_register_slice_512_axis_register_slice_v1_1_26_axisc_register_slice_HD967 |        584 |        584 |       0 |    0 |   1159 |      0 |      0 |    0 |          0 |
|       genblk1[3].inst_reg                                                                                                                             |                                                                                     axis_reg__xdcDup__12 |        585 |        585 |       0 |    0 |   1160 |      0 |      0 |    0 |          0 |
|         inst_reg_slice                                                                                                                                |                                                                            axis_register_slice_512_HD968 |        585 |        585 |       0 |    0 |   1160 |      0 |      0 |    0 |          0 |
|           inst                                                                                                                                        |                            axis_register_slice_512_axis_register_slice_v1_1_26_axis_register_slice_HD969 |        585 |        585 |       0 |    0 |   1160 |      0 |      0 |    0 |          0 |
|             (inst)                                                                                                                                    |                            axis_register_slice_512_axis_register_slice_v1_1_26_axis_register_slice_HD969 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|             axisc_register_slice_0                                                                                                                    |                           axis_register_slice_512_axis_register_slice_v1_1_26_axisc_register_slice_HD970 |        584 |        584 |       0 |    0 |   1159 |      0 |      0 |    0 |          0 |
|     genblk4[1].nolabel_line64                                                                                                                         |                                                                           axis_reg_array__parameterized0 |       2340 |       2340 |       0 |    0 |   4640 |      0 |      0 |    0 |          0 |
|       genblk1[0].inst_reg                                                                                                                             |                                                                                     axis_reg__xdcDup__13 |        585 |        585 |       0 |    0 |   1160 |      0 |      0 |    0 |          0 |
|         inst_reg_slice                                                                                                                                |                                                                            axis_register_slice_512_HD950 |        585 |        585 |       0 |    0 |   1160 |      0 |      0 |    0 |          0 |
|           inst                                                                                                                                        |                            axis_register_slice_512_axis_register_slice_v1_1_26_axis_register_slice_HD951 |        585 |        585 |       0 |    0 |   1160 |      0 |      0 |    0 |          0 |
|             (inst)                                                                                                                                    |                            axis_register_slice_512_axis_register_slice_v1_1_26_axis_register_slice_HD951 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|             axisc_register_slice_0                                                                                                                    |                           axis_register_slice_512_axis_register_slice_v1_1_26_axisc_register_slice_HD952 |        584 |        584 |       0 |    0 |   1159 |      0 |      0 |    0 |          0 |
|       genblk1[1].inst_reg                                                                                                                             |                                                                                     axis_reg__xdcDup__14 |        585 |        585 |       0 |    0 |   1160 |      0 |      0 |    0 |          0 |
|         inst_reg_slice                                                                                                                                |                                                                            axis_register_slice_512_HD953 |        585 |        585 |       0 |    0 |   1160 |      0 |      0 |    0 |          0 |
|           inst                                                                                                                                        |                            axis_register_slice_512_axis_register_slice_v1_1_26_axis_register_slice_HD954 |        585 |        585 |       0 |    0 |   1160 |      0 |      0 |    0 |          0 |
|             (inst)                                                                                                                                    |                            axis_register_slice_512_axis_register_slice_v1_1_26_axis_register_slice_HD954 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|             axisc_register_slice_0                                                                                                                    |                           axis_register_slice_512_axis_register_slice_v1_1_26_axisc_register_slice_HD955 |        584 |        584 |       0 |    0 |   1159 |      0 |      0 |    0 |          0 |
|       genblk1[2].inst_reg                                                                                                                             |                                                                                     axis_reg__xdcDup__15 |        586 |        586 |       0 |    0 |   1160 |      0 |      0 |    0 |          0 |
|         inst_reg_slice                                                                                                                                |                                                                            axis_register_slice_512_HD956 |        586 |        586 |       0 |    0 |   1160 |      0 |      0 |    0 |          0 |
|           inst                                                                                                                                        |                            axis_register_slice_512_axis_register_slice_v1_1_26_axis_register_slice_HD957 |        586 |        586 |       0 |    0 |   1160 |      0 |      0 |    0 |          0 |
|             (inst)                                                                                                                                    |                            axis_register_slice_512_axis_register_slice_v1_1_26_axis_register_slice_HD957 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|             axisc_register_slice_0                                                                                                                    |                           axis_register_slice_512_axis_register_slice_v1_1_26_axisc_register_slice_HD958 |        585 |        585 |       0 |    0 |   1159 |      0 |      0 |    0 |          0 |
|       genblk1[3].inst_reg                                                                                                                             |                                                                                     axis_reg__xdcDup__16 |        585 |        585 |       0 |    0 |   1160 |      0 |      0 |    0 |          0 |
|         inst_reg_slice                                                                                                                                |                                                                            axis_register_slice_512_HD959 |        585 |        585 |       0 |    0 |   1160 |      0 |      0 |    0 |          0 |
|           inst                                                                                                                                        |                            axis_register_slice_512_axis_register_slice_v1_1_26_axis_register_slice_HD960 |        585 |        585 |       0 |    0 |   1160 |      0 |      0 |    0 |          0 |
|             (inst)                                                                                                                                    |                            axis_register_slice_512_axis_register_slice_v1_1_26_axis_register_slice_HD960 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|             axisc_register_slice_0                                                                                                                    |                           axis_register_slice_512_axis_register_slice_v1_1_26_axisc_register_slice_HD961 |        584 |        584 |       0 |    0 |   1159 |      0 |      0 |    0 |          0 |
|     genblk5[0].nolabel_line68                                                                                                                         |                                                                                 dma_reg_array__xdcDup__1 |        312 |        311 |       0 |    1 |    578 |      0 |      0 |    0 |          0 |
|       genblk1[0].inst_reg                                                                                                                             |                                                                                       dma_reg__xdcDup__1 |         78 |         78 |       0 |    0 |    145 |      0 |      0 |    0 |          0 |
|         (genblk1[0].inst_reg)                                                                                                                         |                                                                                       dma_reg__xdcDup__1 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|         inst_reg_slice                                                                                                                                |                                                                        axis_register_slice_req_96_HD1636 |         78 |         78 |       0 |    0 |    144 |      0 |      0 |    0 |          0 |
|           inst                                                                                                                                        |                        axis_register_slice_req_96_axis_register_slice_v1_1_26_axis_register_slice_HD1637 |         78 |         78 |       0 |    0 |    144 |      0 |      0 |    0 |          0 |
|             (inst)                                                                                                                                    |                        axis_register_slice_req_96_axis_register_slice_v1_1_26_axis_register_slice_HD1637 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|             axisc_register_slice_0                                                                                                                    |                       axis_register_slice_req_96_axis_register_slice_v1_1_26_axisc_register_slice_HD1638 |         77 |         77 |       0 |    0 |    143 |      0 |      0 |    0 |          0 |
|       genblk1[1].inst_reg                                                                                                                             |                                                                                       dma_reg__xdcDup__2 |         78 |         78 |       0 |    0 |    145 |      0 |      0 |    0 |          0 |
|         (genblk1[1].inst_reg)                                                                                                                         |                                                                                       dma_reg__xdcDup__2 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|         inst_reg_slice                                                                                                                                |                                                                        axis_register_slice_req_96_HD1639 |         78 |         78 |       0 |    0 |    144 |      0 |      0 |    0 |          0 |
|           inst                                                                                                                                        |                        axis_register_slice_req_96_axis_register_slice_v1_1_26_axis_register_slice_HD1640 |         78 |         78 |       0 |    0 |    144 |      0 |      0 |    0 |          0 |
|             (inst)                                                                                                                                    |                        axis_register_slice_req_96_axis_register_slice_v1_1_26_axis_register_slice_HD1640 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|             axisc_register_slice_0                                                                                                                    |                       axis_register_slice_req_96_axis_register_slice_v1_1_26_axisc_register_slice_HD1641 |         77 |         77 |       0 |    0 |    143 |      0 |      0 |    0 |          0 |
|       genblk1[2].inst_reg                                                                                                                             |                                                                                       dma_reg__xdcDup__3 |         78 |         77 |       0 |    1 |    144 |      0 |      0 |    0 |          0 |
|         (genblk1[2].inst_reg)                                                                                                                         |                                                                                       dma_reg__xdcDup__3 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|         inst_reg_slice                                                                                                                                |                                                                        axis_register_slice_req_96_HD1642 |         77 |         77 |       0 |    0 |    144 |      0 |      0 |    0 |          0 |
|           inst                                                                                                                                        |                        axis_register_slice_req_96_axis_register_slice_v1_1_26_axis_register_slice_HD1643 |         77 |         77 |       0 |    0 |    144 |      0 |      0 |    0 |          0 |
|             (inst)                                                                                                                                    |                        axis_register_slice_req_96_axis_register_slice_v1_1_26_axis_register_slice_HD1643 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|             axisc_register_slice_0                                                                                                                    |                       axis_register_slice_req_96_axis_register_slice_v1_1_26_axisc_register_slice_HD1644 |         76 |         76 |       0 |    0 |    143 |      0 |      0 |    0 |          0 |
|       genblk1[3].inst_reg                                                                                                                             |                                                                                       dma_reg__xdcDup__4 |         78 |         78 |       0 |    0 |    144 |      0 |      0 |    0 |          0 |
|         (genblk1[3].inst_reg)                                                                                                                         |                                                                                       dma_reg__xdcDup__4 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|         inst_reg_slice                                                                                                                                |                                                                        axis_register_slice_req_96_HD1645 |         78 |         78 |       0 |    0 |    144 |      0 |      0 |    0 |          0 |
|           inst                                                                                                                                        |                        axis_register_slice_req_96_axis_register_slice_v1_1_26_axis_register_slice_HD1646 |         78 |         78 |       0 |    0 |    144 |      0 |      0 |    0 |          0 |
|             (inst)                                                                                                                                    |                        axis_register_slice_req_96_axis_register_slice_v1_1_26_axis_register_slice_HD1646 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|             axisc_register_slice_0                                                                                                                    |                       axis_register_slice_req_96_axis_register_slice_v1_1_26_axisc_register_slice_HD1647 |         77 |         77 |       0 |    0 |    143 |      0 |      0 |    0 |          0 |
|     genblk5[1].nolabel_line68                                                                                                                         |                                                                                            dma_reg_array |        313 |        312 |       0 |    1 |    578 |      0 |      0 |    0 |          0 |
|       genblk1[0].inst_reg                                                                                                                             |                                                                                       dma_reg__xdcDup__5 |         78 |         78 |       0 |    0 |    145 |      0 |      0 |    0 |          0 |
|         (genblk1[0].inst_reg)                                                                                                                         |                                                                                       dma_reg__xdcDup__5 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|         inst_reg_slice                                                                                                                                |                                                                        axis_register_slice_req_96_HD1600 |         78 |         78 |       0 |    0 |    144 |      0 |      0 |    0 |          0 |
|           inst                                                                                                                                        |                        axis_register_slice_req_96_axis_register_slice_v1_1_26_axis_register_slice_HD1601 |         78 |         78 |       0 |    0 |    144 |      0 |      0 |    0 |          0 |
|             (inst)                                                                                                                                    |                        axis_register_slice_req_96_axis_register_slice_v1_1_26_axis_register_slice_HD1601 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|             axisc_register_slice_0                                                                                                                    |                       axis_register_slice_req_96_axis_register_slice_v1_1_26_axisc_register_slice_HD1602 |         77 |         77 |       0 |    0 |    143 |      0 |      0 |    0 |          0 |
|       genblk1[1].inst_reg                                                                                                                             |                                                                                       dma_reg__xdcDup__6 |         78 |         78 |       0 |    0 |    145 |      0 |      0 |    0 |          0 |
|         (genblk1[1].inst_reg)                                                                                                                         |                                                                                       dma_reg__xdcDup__6 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|         inst_reg_slice                                                                                                                                |                                                                        axis_register_slice_req_96_HD1603 |         78 |         78 |       0 |    0 |    144 |      0 |      0 |    0 |          0 |
|           inst                                                                                                                                        |                        axis_register_slice_req_96_axis_register_slice_v1_1_26_axis_register_slice_HD1604 |         78 |         78 |       0 |    0 |    144 |      0 |      0 |    0 |          0 |
|             (inst)                                                                                                                                    |                        axis_register_slice_req_96_axis_register_slice_v1_1_26_axis_register_slice_HD1604 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|             axisc_register_slice_0                                                                                                                    |                       axis_register_slice_req_96_axis_register_slice_v1_1_26_axisc_register_slice_HD1605 |         77 |         77 |       0 |    0 |    143 |      0 |      0 |    0 |          0 |
|       genblk1[2].inst_reg                                                                                                                             |                                                                                       dma_reg__xdcDup__7 |         79 |         78 |       0 |    1 |    144 |      0 |      0 |    0 |          0 |
|         (genblk1[2].inst_reg)                                                                                                                         |                                                                                       dma_reg__xdcDup__7 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|         inst_reg_slice                                                                                                                                |                                                                        axis_register_slice_req_96_HD1606 |         78 |         78 |       0 |    0 |    144 |      0 |      0 |    0 |          0 |
|           inst                                                                                                                                        |                        axis_register_slice_req_96_axis_register_slice_v1_1_26_axis_register_slice_HD1607 |         78 |         78 |       0 |    0 |    144 |      0 |      0 |    0 |          0 |
|             (inst)                                                                                                                                    |                        axis_register_slice_req_96_axis_register_slice_v1_1_26_axis_register_slice_HD1607 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|             axisc_register_slice_0                                                                                                                    |                       axis_register_slice_req_96_axis_register_slice_v1_1_26_axisc_register_slice_HD1608 |         77 |         77 |       0 |    0 |    143 |      0 |      0 |    0 |          0 |
|       genblk1[3].inst_reg                                                                                                                             |                                                                                       dma_reg__xdcDup__8 |         78 |         78 |       0 |    0 |    144 |      0 |      0 |    0 |          0 |
|         (genblk1[3].inst_reg)                                                                                                                         |                                                                                       dma_reg__xdcDup__8 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|         inst_reg_slice                                                                                                                                |                                                                        axis_register_slice_req_96_HD1609 |         78 |         78 |       0 |    0 |    144 |      0 |      0 |    0 |          0 |
|           inst                                                                                                                                        |                        axis_register_slice_req_96_axis_register_slice_v1_1_26_axis_register_slice_HD1610 |         78 |         78 |       0 |    0 |    144 |      0 |      0 |    0 |          0 |
|             (inst)                                                                                                                                    |                        axis_register_slice_req_96_axis_register_slice_v1_1_26_axis_register_slice_HD1610 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|             axisc_register_slice_0                                                                                                                    |                       axis_register_slice_req_96_axis_register_slice_v1_1_26_axisc_register_slice_HD1611 |         77 |         77 |       0 |    0 |    143 |      0 |      0 |    0 |          0 |
|     genblk6[0].nolabel_line72                                                                                                                         |                                                                 dma_reg_array__parameterized0__xdcDup__1 |        312 |        311 |       0 |    1 |    578 |      0 |      0 |    0 |          0 |
|       genblk1[0].inst_reg                                                                                                                             |                                                                                       dma_reg__xdcDup__9 |         78 |         78 |       0 |    0 |    145 |      0 |      0 |    0 |          0 |
|         (genblk1[0].inst_reg)                                                                                                                         |                                                                                       dma_reg__xdcDup__9 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|         inst_reg_slice                                                                                                                                |                                                                        axis_register_slice_req_96_HD1633 |         78 |         78 |       0 |    0 |    144 |      0 |      0 |    0 |          0 |
|           inst                                                                                                                                        |                        axis_register_slice_req_96_axis_register_slice_v1_1_26_axis_register_slice_HD1634 |         78 |         78 |       0 |    0 |    144 |      0 |      0 |    0 |          0 |
|             (inst)                                                                                                                                    |                        axis_register_slice_req_96_axis_register_slice_v1_1_26_axis_register_slice_HD1634 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|             axisc_register_slice_0                                                                                                                    |                       axis_register_slice_req_96_axis_register_slice_v1_1_26_axisc_register_slice_HD1635 |         77 |         77 |       0 |    0 |    143 |      0 |      0 |    0 |          0 |
|       genblk1[1].inst_reg                                                                                                                             |                                                                                      dma_reg__xdcDup__10 |         77 |         77 |       0 |    0 |    145 |      0 |      0 |    0 |          0 |
|         (genblk1[1].inst_reg)                                                                                                                         |                                                                                      dma_reg__xdcDup__10 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|         inst_reg_slice                                                                                                                                |                                                                        axis_register_slice_req_96_HD1624 |         77 |         77 |       0 |    0 |    144 |      0 |      0 |    0 |          0 |
|           inst                                                                                                                                        |                        axis_register_slice_req_96_axis_register_slice_v1_1_26_axis_register_slice_HD1625 |         77 |         77 |       0 |    0 |    144 |      0 |      0 |    0 |          0 |
|             (inst)                                                                                                                                    |                        axis_register_slice_req_96_axis_register_slice_v1_1_26_axis_register_slice_HD1625 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|             axisc_register_slice_0                                                                                                                    |                       axis_register_slice_req_96_axis_register_slice_v1_1_26_axisc_register_slice_HD1626 |         76 |         76 |       0 |    0 |    143 |      0 |      0 |    0 |          0 |
|       genblk1[2].inst_reg                                                                                                                             |                                                                                      dma_reg__xdcDup__11 |         79 |         78 |       0 |    1 |    144 |      0 |      0 |    0 |          0 |
|         (genblk1[2].inst_reg)                                                                                                                         |                                                                                      dma_reg__xdcDup__11 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|         inst_reg_slice                                                                                                                                |                                                                        axis_register_slice_req_96_HD1627 |         78 |         78 |       0 |    0 |    144 |      0 |      0 |    0 |          0 |
|           inst                                                                                                                                        |                        axis_register_slice_req_96_axis_register_slice_v1_1_26_axis_register_slice_HD1628 |         78 |         78 |       0 |    0 |    144 |      0 |      0 |    0 |          0 |
|             (inst)                                                                                                                                    |                        axis_register_slice_req_96_axis_register_slice_v1_1_26_axis_register_slice_HD1628 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|             axisc_register_slice_0                                                                                                                    |                       axis_register_slice_req_96_axis_register_slice_v1_1_26_axisc_register_slice_HD1629 |         77 |         77 |       0 |    0 |    143 |      0 |      0 |    0 |          0 |
|       genblk1[3].inst_reg                                                                                                                             |                                                                                      dma_reg__xdcDup__12 |         78 |         78 |       0 |    0 |    144 |      0 |      0 |    0 |          0 |
|         (genblk1[3].inst_reg)                                                                                                                         |                                                                                      dma_reg__xdcDup__12 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|         inst_reg_slice                                                                                                                                |                                                                        axis_register_slice_req_96_HD1630 |         78 |         78 |       0 |    0 |    144 |      0 |      0 |    0 |          0 |
|           inst                                                                                                                                        |                        axis_register_slice_req_96_axis_register_slice_v1_1_26_axis_register_slice_HD1631 |         78 |         78 |       0 |    0 |    144 |      0 |      0 |    0 |          0 |
|             (inst)                                                                                                                                    |                        axis_register_slice_req_96_axis_register_slice_v1_1_26_axis_register_slice_HD1631 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|             axisc_register_slice_0                                                                                                                    |                       axis_register_slice_req_96_axis_register_slice_v1_1_26_axisc_register_slice_HD1632 |         77 |         77 |       0 |    0 |    143 |      0 |      0 |    0 |          0 |
|     genblk6[1].nolabel_line72                                                                                                                         |                                                                            dma_reg_array__parameterized0 |        312 |        311 |       0 |    1 |    578 |      0 |      0 |    0 |          0 |
|       genblk1[0].inst_reg                                                                                                                             |                                                                                      dma_reg__xdcDup__13 |         78 |         78 |       0 |    0 |    145 |      0 |      0 |    0 |          0 |
|         (genblk1[0].inst_reg)                                                                                                                         |                                                                                      dma_reg__xdcDup__13 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|         inst_reg_slice                                                                                                                                |                                                                        axis_register_slice_req_96_HD1612 |         78 |         78 |       0 |    0 |    144 |      0 |      0 |    0 |          0 |
|           inst                                                                                                                                        |                        axis_register_slice_req_96_axis_register_slice_v1_1_26_axis_register_slice_HD1613 |         78 |         78 |       0 |    0 |    144 |      0 |      0 |    0 |          0 |
|             (inst)                                                                                                                                    |                        axis_register_slice_req_96_axis_register_slice_v1_1_26_axis_register_slice_HD1613 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|             axisc_register_slice_0                                                                                                                    |                       axis_register_slice_req_96_axis_register_slice_v1_1_26_axisc_register_slice_HD1614 |         77 |         77 |       0 |    0 |    143 |      0 |      0 |    0 |          0 |
|       genblk1[1].inst_reg                                                                                                                             |                                                                                      dma_reg__xdcDup__14 |         77 |         77 |       0 |    0 |    145 |      0 |      0 |    0 |          0 |
|         (genblk1[1].inst_reg)                                                                                                                         |                                                                                      dma_reg__xdcDup__14 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|         inst_reg_slice                                                                                                                                |                                                                        axis_register_slice_req_96_HD1615 |         77 |         77 |       0 |    0 |    144 |      0 |      0 |    0 |          0 |
|           inst                                                                                                                                        |                        axis_register_slice_req_96_axis_register_slice_v1_1_26_axis_register_slice_HD1616 |         77 |         77 |       0 |    0 |    144 |      0 |      0 |    0 |          0 |
|             (inst)                                                                                                                                    |                        axis_register_slice_req_96_axis_register_slice_v1_1_26_axis_register_slice_HD1616 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|             axisc_register_slice_0                                                                                                                    |                       axis_register_slice_req_96_axis_register_slice_v1_1_26_axisc_register_slice_HD1617 |         76 |         76 |       0 |    0 |    143 |      0 |      0 |    0 |          0 |
|       genblk1[2].inst_reg                                                                                                                             |                                                                                      dma_reg__xdcDup__15 |         79 |         78 |       0 |    1 |    144 |      0 |      0 |    0 |          0 |
|         (genblk1[2].inst_reg)                                                                                                                         |                                                                                      dma_reg__xdcDup__15 |          1 |          0 |       0 |    1 |      0 |      0 |      0 |    0 |          0 |
|         inst_reg_slice                                                                                                                                |                                                                        axis_register_slice_req_96_HD1618 |         78 |         78 |       0 |    0 |    144 |      0 |      0 |    0 |          0 |
|           inst                                                                                                                                        |                        axis_register_slice_req_96_axis_register_slice_v1_1_26_axis_register_slice_HD1619 |         78 |         78 |       0 |    0 |    144 |      0 |      0 |    0 |          0 |
|             (inst)                                                                                                                                    |                        axis_register_slice_req_96_axis_register_slice_v1_1_26_axis_register_slice_HD1619 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|             axisc_register_slice_0                                                                                                                    |                       axis_register_slice_req_96_axis_register_slice_v1_1_26_axisc_register_slice_HD1620 |         77 |         77 |       0 |    0 |    143 |      0 |      0 |    0 |          0 |
|       genblk1[3].inst_reg                                                                                                                             |                                                                                      dma_reg__xdcDup__16 |         78 |         78 |       0 |    0 |    144 |      0 |      0 |    0 |          0 |
|         (genblk1[3].inst_reg)                                                                                                                         |                                                                                      dma_reg__xdcDup__16 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|         inst_reg_slice                                                                                                                                |                                                                        axis_register_slice_req_96_HD1621 |         78 |         78 |       0 |    0 |    144 |      0 |      0 |    0 |          0 |
|           inst                                                                                                                                        |                        axis_register_slice_req_96_axis_register_slice_v1_1_26_axis_register_slice_HD1622 |         78 |         78 |       0 |    0 |    144 |      0 |      0 |    0 |          0 |
|             (inst)                                                                                                                                    |                        axis_register_slice_req_96_axis_register_slice_v1_1_26_axis_register_slice_HD1622 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|             axisc_register_slice_0                                                                                                                    |                       axis_register_slice_req_96_axis_register_slice_v1_1_26_axisc_register_slice_HD1623 |         77 |         77 |       0 |    0 |    143 |      0 |      0 |    0 |          0 |
|     genblk7[0].inst_axis_dyn_out_ccross                                                                                                               |                                                                                   axis_ccross__xdcDup__1 |        391 |         59 |     332 |    0 |   1246 |      0 |      0 |    0 |          0 |
|       (genblk7[0].inst_axis_dyn_out_ccross)                                                                                                           |                                                                                   axis_ccross__xdcDup__1 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|       inst_reg_slice                                                                                                                                  |                                                                          axis_clock_converter_512_HD3200 |        390 |         58 |     332 |    0 |   1246 |      0 |      0 |    0 |          0 |
|         inst                                                                                                                                          |                        axis_clock_converter_512_axis_clock_converter_v1_1_27_axis_clock_converter_HD3201 |        390 |         58 |     332 |    0 |   1246 |      0 |      0 |    0 |          0 |
|           gen_async_conv.axisc_async_clock_converter_0                                                                                                |                 axis_clock_converter_512_axis_clock_converter_v1_1_27_axisc_async_clock_converter_HD3202 |        390 |         58 |     332 |    0 |   1246 |      0 |      0 |    0 |          0 |
|             (gen_async_conv.axisc_async_clock_converter_0)                                                                                            |                 axis_clock_converter_512_axis_clock_converter_v1_1_27_axisc_async_clock_converter_HD3202 |          2 |          2 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|             inst_xpm_cdc_sync_rst                                                                                                                     |                                                         axis_clock_converter_512_xpm_cdc_sync_rst_HD3203 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|             xpm_fifo_async_inst                                                                                                                       |                                                           axis_clock_converter_512_xpm_fifo_async_HD3204 |        388 |         56 |     332 |    0 |   1243 |      0 |      0 |    0 |          0 |
|               gnuram_async_fifo.xpm_fifo_base_inst                                                                                                    |                                                            axis_clock_converter_512_xpm_fifo_base_HD3205 |        388 |         56 |     332 |    0 |   1243 |      0 |      0 |    0 |          0 |
|                 (gnuram_async_fifo.xpm_fifo_base_inst)                                                                                                |                                                            axis_clock_converter_512_xpm_fifo_base_HD3205 |          3 |          3 |       0 |    0 |      6 |      0 |      0 |    0 |          0 |
|                 gen_cdc_pntr.rd_pntr_cdc_inst                                                                                                         |                                                             axis_clock_converter_512_xpm_cdc_gray_HD3207 |          6 |          6 |       0 |    0 |     15 |      0 |      0 |    0 |          0 |
|                 gen_cdc_pntr.rpw_gray_reg                                                                                                             |                                                         axis_clock_converter_512_xpm_fifo_reg_vec_HD3208 |          2 |          2 |       0 |    0 |      5 |      0 |      0 |    0 |          0 |
|                 gen_cdc_pntr.wpr_gray_reg                                                                                                             |                                                       axis_clock_converter_512_xpm_fifo_reg_vec_0_HD3209 |          3 |          3 |       0 |    0 |      5 |      0 |      0 |    0 |          0 |
|                 gen_cdc_pntr.wr_pntr_cdc_inst                                                                                                         |                                                          axis_clock_converter_512_xpm_cdc_gray__2_HD3211 |          6 |          6 |       0 |    0 |     15 |      0 |      0 |    0 |          0 |
|                 gen_sdpram.xpm_memory_base_inst                                                                                                       |                                                          axis_clock_converter_512_xpm_memory_base_HD3213 |        332 |          0 |     332 |    0 |   1154 |      0 |      0 |    0 |          0 |
|                 rdp_inst                                                                                                                              |                                         axis_clock_converter_512_xpm_counter_updn__parameterized0_HD3214 |          5 |          5 |       0 |    0 |      5 |      0 |      0 |    0 |          0 |
|                 rdpp1_inst                                                                                                                            |                                         axis_clock_converter_512_xpm_counter_updn__parameterized1_HD3215 |          5 |          5 |       0 |    0 |      5 |      0 |      0 |    0 |          0 |
|                 rst_d1_inst                                                                                                                           |                                                         axis_clock_converter_512_xpm_fifo_reg_bit_HD3216 |          2 |          2 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                 wrp_inst                                                                                                                              |                                       axis_clock_converter_512_xpm_counter_updn__parameterized0_1_HD3217 |          3 |          3 |       0 |    0 |      5 |      0 |      0 |    0 |          0 |
|                 wrpp1_inst                                                                                                                            |                                       axis_clock_converter_512_xpm_counter_updn__parameterized1_2_HD3218 |          4 |          4 |       0 |    0 |      5 |      0 |      0 |    0 |          0 |
|                 wrpp2_inst                                                                                                                            |                                         axis_clock_converter_512_xpm_counter_updn__parameterized2_HD3219 |          4 |          4 |       0 |    0 |      5 |      0 |      0 |    0 |          0 |
|                 xpm_fifo_rst_inst                                                                                                                     |                                                             axis_clock_converter_512_xpm_fifo_rst_HD3220 |         15 |         15 |       0 |    0 |     17 |      0 |      0 |    0 |          0 |
|                   (xpm_fifo_rst_inst)                                                                                                                 |                                                             axis_clock_converter_512_xpm_fifo_rst_HD3220 |         15 |         15 |       0 |    0 |     13 |      0 |      0 |    0 |          0 |
|                   gen_rst_ic.rrst_wr_inst                                                                                                             |                                         axis_clock_converter_512_xpm_cdc_sync_rst__parameterized0_HD3221 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|                   gen_rst_ic.wrst_rd_inst                                                                                                             |                                      axis_clock_converter_512_xpm_cdc_sync_rst__parameterized0__2_HD3222 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|     genblk7[1].inst_axis_dyn_out_ccross                                                                                                               |                                                                                              axis_ccross |        392 |         60 |     332 |    0 |   1244 |      0 |      0 |    0 |          0 |
|       (genblk7[1].inst_axis_dyn_out_ccross)                                                                                                           |                                                                                              axis_ccross |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|       inst_reg_slice                                                                                                                                  |                                                                                 axis_clock_converter_512 |        391 |         59 |     332 |    0 |   1244 |      0 |      0 |    0 |          0 |
|         inst                                                                                                                                          |                               axis_clock_converter_512_axis_clock_converter_v1_1_27_axis_clock_converter |        391 |         59 |     332 |    0 |   1244 |      0 |      0 |    0 |          0 |
|           gen_async_conv.axisc_async_clock_converter_0                                                                                                |                        axis_clock_converter_512_axis_clock_converter_v1_1_27_axisc_async_clock_converter |        391 |         59 |     332 |    0 |   1244 |      0 |      0 |    0 |          0 |
|             (gen_async_conv.axisc_async_clock_converter_0)                                                                                            |                        axis_clock_converter_512_axis_clock_converter_v1_1_27_axisc_async_clock_converter |          2 |          2 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|             inst_xpm_cdc_sync_rst                                                                                                                     |                                                                axis_clock_converter_512_xpm_cdc_sync_rst |          0 |          0 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|             xpm_fifo_async_inst                                                                                                                       |                                                                  axis_clock_converter_512_xpm_fifo_async |        389 |         57 |     332 |    0 |   1241 |      0 |      0 |    0 |          0 |
|               gnuram_async_fifo.xpm_fifo_base_inst                                                                                                    |                                                                   axis_clock_converter_512_xpm_fifo_base |        389 |         57 |     332 |    0 |   1241 |      0 |      0 |    0 |          0 |
|                 (gnuram_async_fifo.xpm_fifo_base_inst)                                                                                                |                                                                   axis_clock_converter_512_xpm_fifo_base |          3 |          3 |       0 |    0 |      6 |      0 |      0 |    0 |          0 |
|                 gen_cdc_pntr.rd_pntr_cdc_inst                                                                                                         |                                                                    axis_clock_converter_512_xpm_cdc_gray |          6 |          6 |       0 |    0 |     15 |      0 |      0 |    0 |          0 |
|                 gen_cdc_pntr.rpw_gray_reg                                                                                                             |                                                                axis_clock_converter_512_xpm_fifo_reg_vec |          2 |          2 |       0 |    0 |      5 |      0 |      0 |    0 |          0 |
|                 gen_cdc_pntr.wpr_gray_reg                                                                                                             |                                                              axis_clock_converter_512_xpm_fifo_reg_vec_0 |          3 |          3 |       0 |    0 |      5 |      0 |      0 |    0 |          0 |
|                 gen_cdc_pntr.wr_pntr_cdc_inst                                                                                                         |                                                                 axis_clock_converter_512_xpm_cdc_gray__2 |          6 |          6 |       0 |    0 |     15 |      0 |      0 |    0 |          0 |
|                 gen_sdpram.xpm_memory_base_inst                                                                                                       |                                                                 axis_clock_converter_512_xpm_memory_base |        332 |          0 |     332 |    0 |   1152 |      0 |      0 |    0 |          0 |
|                 rdp_inst                                                                                                                              |                                                axis_clock_converter_512_xpm_counter_updn__parameterized0 |          5 |          5 |       0 |    0 |      5 |      0 |      0 |    0 |          0 |
|                 rdpp1_inst                                                                                                                            |                                                axis_clock_converter_512_xpm_counter_updn__parameterized1 |          5 |          5 |       0 |    0 |      5 |      0 |      0 |    0 |          0 |
|                 rst_d1_inst                                                                                                                           |                                                                axis_clock_converter_512_xpm_fifo_reg_bit |          2 |          2 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                 wrp_inst                                                                                                                              |                                              axis_clock_converter_512_xpm_counter_updn__parameterized0_1 |          3 |          3 |       0 |    0 |      5 |      0 |      0 |    0 |          0 |
|                 wrpp1_inst                                                                                                                            |                                              axis_clock_converter_512_xpm_counter_updn__parameterized1_2 |          4 |          4 |       0 |    0 |      5 |      0 |      0 |    0 |          0 |
|                 wrpp2_inst                                                                                                                            |                                                axis_clock_converter_512_xpm_counter_updn__parameterized2 |          4 |          4 |       0 |    0 |      5 |      0 |      0 |    0 |          0 |
|                 xpm_fifo_rst_inst                                                                                                                     |                                                                    axis_clock_converter_512_xpm_fifo_rst |         15 |         15 |       0 |    0 |     17 |      0 |      0 |    0 |          0 |
|                   (xpm_fifo_rst_inst)                                                                                                                 |                                                                    axis_clock_converter_512_xpm_fifo_rst |         15 |         15 |       0 |    0 |     13 |      0 |      0 |    0 |          0 |
|                   gen_rst_ic.rrst_wr_inst                                                                                                             |                                                axis_clock_converter_512_xpm_cdc_sync_rst__parameterized0 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|                   gen_rst_ic.wrst_rd_inst                                                                                                             |                                             axis_clock_converter_512_xpm_cdc_sync_rst__parameterized0__2 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|     genblk8[0].inst_axis_dyn_in_ccross                                                                                                                |                                                                   axis_ccross__parameterized0__xdcDup__1 |        391 |         59 |     332 |    0 |   1246 |      0 |      0 |    0 |          0 |
|       inst_reg_slice                                                                                                                                  |                                                                          axis_clock_converter_512_HD3177 |        391 |         59 |     332 |    0 |   1246 |      0 |      0 |    0 |          0 |
|         inst                                                                                                                                          |                        axis_clock_converter_512_axis_clock_converter_v1_1_27_axis_clock_converter_HD3178 |        391 |         59 |     332 |    0 |   1246 |      0 |      0 |    0 |          0 |
|           gen_async_conv.axisc_async_clock_converter_0                                                                                                |                 axis_clock_converter_512_axis_clock_converter_v1_1_27_axisc_async_clock_converter_HD3179 |        391 |         59 |     332 |    0 |   1246 |      0 |      0 |    0 |          0 |
|             (gen_async_conv.axisc_async_clock_converter_0)                                                                                            |                 axis_clock_converter_512_axis_clock_converter_v1_1_27_axisc_async_clock_converter_HD3179 |          2 |          2 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|             inst_xpm_cdc_sync_rst                                                                                                                     |                                                         axis_clock_converter_512_xpm_cdc_sync_rst_HD3180 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|             xpm_fifo_async_inst                                                                                                                       |                                                           axis_clock_converter_512_xpm_fifo_async_HD3181 |        389 |         57 |     332 |    0 |   1243 |      0 |      0 |    0 |          0 |
|               gnuram_async_fifo.xpm_fifo_base_inst                                                                                                    |                                                            axis_clock_converter_512_xpm_fifo_base_HD3182 |        389 |         57 |     332 |    0 |   1243 |      0 |      0 |    0 |          0 |
|                 (gnuram_async_fifo.xpm_fifo_base_inst)                                                                                                |                                                            axis_clock_converter_512_xpm_fifo_base_HD3182 |          3 |          3 |       0 |    0 |      6 |      0 |      0 |    0 |          0 |
|                 gen_cdc_pntr.rd_pntr_cdc_inst                                                                                                         |                                                             axis_clock_converter_512_xpm_cdc_gray_HD3184 |          6 |          6 |       0 |    0 |     15 |      0 |      0 |    0 |          0 |
|                 gen_cdc_pntr.rpw_gray_reg                                                                                                             |                                                         axis_clock_converter_512_xpm_fifo_reg_vec_HD3185 |          2 |          2 |       0 |    0 |      5 |      0 |      0 |    0 |          0 |
|                 gen_cdc_pntr.wpr_gray_reg                                                                                                             |                                                       axis_clock_converter_512_xpm_fifo_reg_vec_0_HD3186 |          3 |          3 |       0 |    0 |      5 |      0 |      0 |    0 |          0 |
|                 gen_cdc_pntr.wr_pntr_cdc_inst                                                                                                         |                                                          axis_clock_converter_512_xpm_cdc_gray__2_HD3188 |          6 |          6 |       0 |    0 |     15 |      0 |      0 |    0 |          0 |
|                 gen_sdpram.xpm_memory_base_inst                                                                                                       |                                                          axis_clock_converter_512_xpm_memory_base_HD3190 |        332 |          0 |     332 |    0 |   1154 |      0 |      0 |    0 |          0 |
|                 rdp_inst                                                                                                                              |                                         axis_clock_converter_512_xpm_counter_updn__parameterized0_HD3191 |          5 |          5 |       0 |    0 |      5 |      0 |      0 |    0 |          0 |
|                 rdpp1_inst                                                                                                                            |                                         axis_clock_converter_512_xpm_counter_updn__parameterized1_HD3192 |          5 |          5 |       0 |    0 |      5 |      0 |      0 |    0 |          0 |
|                 rst_d1_inst                                                                                                                           |                                                         axis_clock_converter_512_xpm_fifo_reg_bit_HD3193 |          2 |          2 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                 wrp_inst                                                                                                                              |                                       axis_clock_converter_512_xpm_counter_updn__parameterized0_1_HD3194 |          3 |          3 |       0 |    0 |      5 |      0 |      0 |    0 |          0 |
|                 wrpp1_inst                                                                                                                            |                                       axis_clock_converter_512_xpm_counter_updn__parameterized1_2_HD3195 |          4 |          4 |       0 |    0 |      5 |      0 |      0 |    0 |          0 |
|                 wrpp2_inst                                                                                                                            |                                         axis_clock_converter_512_xpm_counter_updn__parameterized2_HD3196 |          4 |          4 |       0 |    0 |      5 |      0 |      0 |    0 |          0 |
|                 xpm_fifo_rst_inst                                                                                                                     |                                                             axis_clock_converter_512_xpm_fifo_rst_HD3197 |         15 |         15 |       0 |    0 |     17 |      0 |      0 |    0 |          0 |
|                   (xpm_fifo_rst_inst)                                                                                                                 |                                                             axis_clock_converter_512_xpm_fifo_rst_HD3197 |         15 |         15 |       0 |    0 |     13 |      0 |      0 |    0 |          0 |
|                   gen_rst_ic.rrst_wr_inst                                                                                                             |                                         axis_clock_converter_512_xpm_cdc_sync_rst__parameterized0_HD3198 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|                   gen_rst_ic.wrst_rd_inst                                                                                                             |                                      axis_clock_converter_512_xpm_cdc_sync_rst__parameterized0__2_HD3199 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|     genblk8[1].inst_axis_dyn_in_ccross                                                                                                                |                                                                              axis_ccross__parameterized0 |        392 |         60 |     332 |    0 |   1246 |      0 |      0 |    0 |          0 |
|       inst_reg_slice                                                                                                                                  |                                                                          axis_clock_converter_512_HD3154 |        392 |         60 |     332 |    0 |   1246 |      0 |      0 |    0 |          0 |
|         inst                                                                                                                                          |                        axis_clock_converter_512_axis_clock_converter_v1_1_27_axis_clock_converter_HD3155 |        392 |         60 |     332 |    0 |   1246 |      0 |      0 |    0 |          0 |
|           gen_async_conv.axisc_async_clock_converter_0                                                                                                |                 axis_clock_converter_512_axis_clock_converter_v1_1_27_axisc_async_clock_converter_HD3156 |        392 |         60 |     332 |    0 |   1246 |      0 |      0 |    0 |          0 |
|             (gen_async_conv.axisc_async_clock_converter_0)                                                                                            |                 axis_clock_converter_512_axis_clock_converter_v1_1_27_axisc_async_clock_converter_HD3156 |          2 |          2 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|             inst_xpm_cdc_sync_rst                                                                                                                     |                                                         axis_clock_converter_512_xpm_cdc_sync_rst_HD3157 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|             xpm_fifo_async_inst                                                                                                                       |                                                           axis_clock_converter_512_xpm_fifo_async_HD3158 |        390 |         58 |     332 |    0 |   1243 |      0 |      0 |    0 |          0 |
|               gnuram_async_fifo.xpm_fifo_base_inst                                                                                                    |                                                            axis_clock_converter_512_xpm_fifo_base_HD3159 |        390 |         58 |     332 |    0 |   1243 |      0 |      0 |    0 |          0 |
|                 (gnuram_async_fifo.xpm_fifo_base_inst)                                                                                                |                                                            axis_clock_converter_512_xpm_fifo_base_HD3159 |          3 |          3 |       0 |    0 |      6 |      0 |      0 |    0 |          0 |
|                 gen_cdc_pntr.rd_pntr_cdc_inst                                                                                                         |                                                             axis_clock_converter_512_xpm_cdc_gray_HD3161 |          6 |          6 |       0 |    0 |     15 |      0 |      0 |    0 |          0 |
|                 gen_cdc_pntr.rpw_gray_reg                                                                                                             |                                                         axis_clock_converter_512_xpm_fifo_reg_vec_HD3162 |          2 |          2 |       0 |    0 |      5 |      0 |      0 |    0 |          0 |
|                 gen_cdc_pntr.wpr_gray_reg                                                                                                             |                                                       axis_clock_converter_512_xpm_fifo_reg_vec_0_HD3163 |          3 |          3 |       0 |    0 |      5 |      0 |      0 |    0 |          0 |
|                 gen_cdc_pntr.wr_pntr_cdc_inst                                                                                                         |                                                          axis_clock_converter_512_xpm_cdc_gray__2_HD3165 |          6 |          6 |       0 |    0 |     15 |      0 |      0 |    0 |          0 |
|                 gen_sdpram.xpm_memory_base_inst                                                                                                       |                                                          axis_clock_converter_512_xpm_memory_base_HD3167 |        332 |          0 |     332 |    0 |   1154 |      0 |      0 |    0 |          0 |
|                 rdp_inst                                                                                                                              |                                         axis_clock_converter_512_xpm_counter_updn__parameterized0_HD3168 |          5 |          5 |       0 |    0 |      5 |      0 |      0 |    0 |          0 |
|                 rdpp1_inst                                                                                                                            |                                         axis_clock_converter_512_xpm_counter_updn__parameterized1_HD3169 |          5 |          5 |       0 |    0 |      5 |      0 |      0 |    0 |          0 |
|                 rst_d1_inst                                                                                                                           |                                                         axis_clock_converter_512_xpm_fifo_reg_bit_HD3170 |          2 |          2 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                 wrp_inst                                                                                                                              |                                       axis_clock_converter_512_xpm_counter_updn__parameterized0_1_HD3171 |          3 |          3 |       0 |    0 |      5 |      0 |      0 |    0 |          0 |
|                 wrpp1_inst                                                                                                                            |                                       axis_clock_converter_512_xpm_counter_updn__parameterized1_2_HD3172 |          4 |          4 |       0 |    0 |      5 |      0 |      0 |    0 |          0 |
|                 wrpp2_inst                                                                                                                            |                                         axis_clock_converter_512_xpm_counter_updn__parameterized2_HD3173 |          4 |          4 |       0 |    0 |      5 |      0 |      0 |    0 |          0 |
|                 xpm_fifo_rst_inst                                                                                                                     |                                                             axis_clock_converter_512_xpm_fifo_rst_HD3174 |         15 |         15 |       0 |    0 |     17 |      0 |      0 |    0 |          0 |
|                   (xpm_fifo_rst_inst)                                                                                                                 |                                                             axis_clock_converter_512_xpm_fifo_rst_HD3174 |         15 |         15 |       0 |    0 |     13 |      0 |      0 |    0 |          0 |
|                   gen_rst_ic.rrst_wr_inst                                                                                                             |                                         axis_clock_converter_512_xpm_cdc_sync_rst__parameterized0_HD3175 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|                   gen_rst_ic.wrst_rd_inst                                                                                                             |                                      axis_clock_converter_512_xpm_cdc_sync_rst__parameterized0__2_HD3176 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|     genblk9[0].inst_dma_rd_req_ccross                                                                                                                 |                                                                                dma_req_ccross__xdcDup__1 |        165 |        117 |      48 |    0 |    323 |      0 |      0 |    0 |          0 |
|       inst_ccross_dma_rsp                                                                                                                             |                                                                      axis_clock_converter_dma_rsp_HD3056 |         57 |         57 |       0 |    0 |     93 |      0 |      0 |    0 |          0 |
|         inst                                                                                                                                          |                    axis_clock_converter_dma_rsp_axis_clock_converter_v1_1_27_axis_clock_converter_HD3057 |         57 |         57 |       0 |    0 |     93 |      0 |      0 |    0 |          0 |
|           gen_async_conv.axisc_async_clock_converter_0                                                                                                |             axis_clock_converter_dma_rsp_axis_clock_converter_v1_1_27_axisc_async_clock_converter_HD3058 |         57 |         57 |       0 |    0 |     93 |      0 |      0 |    0 |          0 |
|             (gen_async_conv.axisc_async_clock_converter_0)                                                                                            |             axis_clock_converter_dma_rsp_axis_clock_converter_v1_1_27_axisc_async_clock_converter_HD3058 |          2 |          2 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|             inst_xpm_cdc_sync_rst                                                                                                                     |                                                     axis_clock_converter_dma_rsp_xpm_cdc_sync_rst_HD3059 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|             xpm_fifo_async_inst                                                                                                                       |                                                       axis_clock_converter_dma_rsp_xpm_fifo_async_HD3060 |         55 |         55 |       0 |    0 |     90 |      0 |      0 |    0 |          0 |
|               gnuram_async_fifo.xpm_fifo_base_inst                                                                                                    |                                                        axis_clock_converter_dma_rsp_xpm_fifo_base_HD3061 |         55 |         55 |       0 |    0 |     90 |      0 |      0 |    0 |          0 |
|                 (gnuram_async_fifo.xpm_fifo_base_inst)                                                                                                |                                                        axis_clock_converter_dma_rsp_xpm_fifo_base_HD3061 |          3 |          3 |       0 |    0 |      7 |      0 |      0 |    0 |          0 |
|                 gen_cdc_pntr.rd_pntr_cdc_inst                                                                                                         |                                                         axis_clock_converter_dma_rsp_xpm_cdc_gray_HD3063 |          6 |          6 |       0 |    0 |     15 |      0 |      0 |    0 |          0 |
|                 gen_cdc_pntr.rpw_gray_reg                                                                                                             |                                                     axis_clock_converter_dma_rsp_xpm_fifo_reg_vec_HD3064 |          2 |          2 |       0 |    0 |      5 |      0 |      0 |    0 |          0 |
|                 gen_cdc_pntr.wpr_gray_reg                                                                                                             |                                                   axis_clock_converter_dma_rsp_xpm_fifo_reg_vec_0_HD3065 |          3 |          3 |       0 |    0 |      5 |      0 |      0 |    0 |          0 |
|                 gen_cdc_pntr.wr_pntr_cdc_inst                                                                                                         |                                                      axis_clock_converter_dma_rsp_xpm_cdc_gray__2_HD3067 |          5 |          5 |       0 |    0 |     15 |      0 |      0 |    0 |          0 |
|                 rdp_inst                                                                                                                              |                                     axis_clock_converter_dma_rsp_xpm_counter_updn__parameterized0_HD3070 |          5 |          5 |       0 |    0 |      5 |      0 |      0 |    0 |          0 |
|                 rdpp1_inst                                                                                                                            |                                     axis_clock_converter_dma_rsp_xpm_counter_updn__parameterized1_HD3071 |          4 |          4 |       0 |    0 |      5 |      0 |      0 |    0 |          0 |
|                 rst_d1_inst                                                                                                                           |                                                     axis_clock_converter_dma_rsp_xpm_fifo_reg_bit_HD3072 |          2 |          2 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                 wrp_inst                                                                                                                              |                                   axis_clock_converter_dma_rsp_xpm_counter_updn__parameterized0_1_HD3073 |          3 |          3 |       0 |    0 |      5 |      0 |      0 |    0 |          0 |
|                 wrpp1_inst                                                                                                                            |                                   axis_clock_converter_dma_rsp_xpm_counter_updn__parameterized1_2_HD3074 |          4 |          4 |       0 |    0 |      5 |      0 |      0 |    0 |          0 |
|                 wrpp2_inst                                                                                                                            |                                     axis_clock_converter_dma_rsp_xpm_counter_updn__parameterized2_HD3075 |          4 |          4 |       0 |    0 |      5 |      0 |      0 |    0 |          0 |
|                 xpm_fifo_rst_inst                                                                                                                     |                                                         axis_clock_converter_dma_rsp_xpm_fifo_rst_HD3076 |         15 |         15 |       0 |    0 |     17 |      0 |      0 |    0 |          0 |
|                   (xpm_fifo_rst_inst)                                                                                                                 |                                                         axis_clock_converter_dma_rsp_xpm_fifo_rst_HD3076 |         15 |         15 |       0 |    0 |     13 |      0 |      0 |    0 |          0 |
|                   gen_rst_ic.rrst_wr_inst                                                                                                             |                                     axis_clock_converter_dma_rsp_xpm_cdc_sync_rst__parameterized0_HD3077 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|                   gen_rst_ic.wrst_rd_inst                                                                                                             |                                  axis_clock_converter_dma_rsp_xpm_cdc_sync_rst__parameterized0__2_HD3078 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|       nolabel_line15                                                                                                                                  |                                                                           axis_clock_converter_96_HD3128 |        108 |         60 |      48 |    0 |    230 |      0 |      0 |    0 |          0 |
|         inst                                                                                                                                          |                         axis_clock_converter_96_axis_clock_converter_v1_1_27_axis_clock_converter_HD3129 |        108 |         60 |      48 |    0 |    230 |      0 |      0 |    0 |          0 |
|           gen_async_conv.axisc_async_clock_converter_0                                                                                                |                  axis_clock_converter_96_axis_clock_converter_v1_1_27_axisc_async_clock_converter_HD3130 |        108 |         60 |      48 |    0 |    230 |      0 |      0 |    0 |          0 |
|             (gen_async_conv.axisc_async_clock_converter_0)                                                                                            |                  axis_clock_converter_96_axis_clock_converter_v1_1_27_axisc_async_clock_converter_HD3130 |          2 |          2 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|             inst_xpm_cdc_sync_rst                                                                                                                     |                                                          axis_clock_converter_96_xpm_cdc_sync_rst_HD3131 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|             xpm_fifo_async_inst                                                                                                                       |                                                            axis_clock_converter_96_xpm_fifo_async_HD3132 |        106 |         58 |      48 |    0 |    227 |      0 |      0 |    0 |          0 |
|               gnuram_async_fifo.xpm_fifo_base_inst                                                                                                    |                                                             axis_clock_converter_96_xpm_fifo_base_HD3133 |        106 |         58 |      48 |    0 |    227 |      0 |      0 |    0 |          0 |
|                 (gnuram_async_fifo.xpm_fifo_base_inst)                                                                                                |                                                             axis_clock_converter_96_xpm_fifo_base_HD3133 |          3 |          3 |       0 |    0 |      6 |      0 |      0 |    0 |          0 |
|                 gen_cdc_pntr.rd_pntr_cdc_inst                                                                                                         |                                                              axis_clock_converter_96_xpm_cdc_gray_HD3135 |          6 |          6 |       0 |    0 |     15 |      0 |      0 |    0 |          0 |
|                 gen_cdc_pntr.rpw_gray_reg                                                                                                             |                                                          axis_clock_converter_96_xpm_fifo_reg_vec_HD3136 |          2 |          2 |       0 |    0 |      5 |      0 |      0 |    0 |          0 |
|                 gen_cdc_pntr.wpr_gray_reg                                                                                                             |                                                        axis_clock_converter_96_xpm_fifo_reg_vec_0_HD3137 |          3 |          3 |       0 |    0 |      5 |      0 |      0 |    0 |          0 |
|                 gen_cdc_pntr.wr_pntr_cdc_inst                                                                                                         |                                                           axis_clock_converter_96_xpm_cdc_gray__2_HD3139 |          6 |          6 |       0 |    0 |     15 |      0 |      0 |    0 |          0 |
|                 gen_sdpram.xpm_memory_base_inst                                                                                                       |                                                           axis_clock_converter_96_xpm_memory_base_HD3141 |         48 |          0 |      48 |    0 |    138 |      0 |      0 |    0 |          0 |
|                 rdp_inst                                                                                                                              |                                          axis_clock_converter_96_xpm_counter_updn__parameterized0_HD3142 |          5 |          5 |       0 |    0 |      5 |      0 |      0 |    0 |          0 |
|                 rdpp1_inst                                                                                                                            |                                          axis_clock_converter_96_xpm_counter_updn__parameterized1_HD3143 |          5 |          5 |       0 |    0 |      5 |      0 |      0 |    0 |          0 |
|                 rst_d1_inst                                                                                                                           |                                                          axis_clock_converter_96_xpm_fifo_reg_bit_HD3144 |          2 |          2 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                 wrp_inst                                                                                                                              |                                        axis_clock_converter_96_xpm_counter_updn__parameterized0_1_HD3145 |          3 |          3 |       0 |    0 |      5 |      0 |      0 |    0 |          0 |
|                 wrpp1_inst                                                                                                                            |                                        axis_clock_converter_96_xpm_counter_updn__parameterized1_2_HD3146 |          4 |          4 |       0 |    0 |      5 |      0 |      0 |    0 |          0 |
|                 wrpp2_inst                                                                                                                            |                                          axis_clock_converter_96_xpm_counter_updn__parameterized2_HD3147 |          4 |          4 |       0 |    0 |      5 |      0 |      0 |    0 |          0 |
|                 xpm_fifo_rst_inst                                                                                                                     |                                                              axis_clock_converter_96_xpm_fifo_rst_HD3148 |         15 |         15 |       0 |    0 |     17 |      0 |      0 |    0 |          0 |
|                   (xpm_fifo_rst_inst)                                                                                                                 |                                                              axis_clock_converter_96_xpm_fifo_rst_HD3148 |         15 |         15 |       0 |    0 |     13 |      0 |      0 |    0 |          0 |
|                   gen_rst_ic.rrst_wr_inst                                                                                                             |                                          axis_clock_converter_96_xpm_cdc_sync_rst__parameterized0_HD3149 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|                   gen_rst_ic.wrst_rd_inst                                                                                                             |                                       axis_clock_converter_96_xpm_cdc_sync_rst__parameterized0__2_HD3150 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|     genblk9[1].inst_dma_rd_req_ccross                                                                                                                 |                                                                                           dma_req_ccross |        163 |        115 |      48 |    0 |    322 |      0 |      0 |    0 |          0 |
|       inst_ccross_dma_rsp                                                                                                                             |                                                                             axis_clock_converter_dma_rsp |         56 |         56 |       0 |    0 |     92 |      0 |      0 |    0 |          0 |
|         inst                                                                                                                                          |                           axis_clock_converter_dma_rsp_axis_clock_converter_v1_1_27_axis_clock_converter |         56 |         56 |       0 |    0 |     92 |      0 |      0 |    0 |          0 |
|           gen_async_conv.axisc_async_clock_converter_0                                                                                                |                    axis_clock_converter_dma_rsp_axis_clock_converter_v1_1_27_axisc_async_clock_converter |         56 |         56 |       0 |    0 |     92 |      0 |      0 |    0 |          0 |
|             (gen_async_conv.axisc_async_clock_converter_0)                                                                                            |                    axis_clock_converter_dma_rsp_axis_clock_converter_v1_1_27_axisc_async_clock_converter |          2 |          2 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|             inst_xpm_cdc_sync_rst                                                                                                                     |                                                            axis_clock_converter_dma_rsp_xpm_cdc_sync_rst |          0 |          0 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|             xpm_fifo_async_inst                                                                                                                       |                                                              axis_clock_converter_dma_rsp_xpm_fifo_async |         55 |         55 |       0 |    0 |     89 |      0 |      0 |    0 |          0 |
|               gnuram_async_fifo.xpm_fifo_base_inst                                                                                                    |                                                               axis_clock_converter_dma_rsp_xpm_fifo_base |         55 |         55 |       0 |    0 |     89 |      0 |      0 |    0 |          0 |
|                 (gnuram_async_fifo.xpm_fifo_base_inst)                                                                                                |                                                               axis_clock_converter_dma_rsp_xpm_fifo_base |          3 |          3 |       0 |    0 |      6 |      0 |      0 |    0 |          0 |
|                 gen_cdc_pntr.rd_pntr_cdc_inst                                                                                                         |                                                                axis_clock_converter_dma_rsp_xpm_cdc_gray |          6 |          6 |       0 |    0 |     15 |      0 |      0 |    0 |          0 |
|                 gen_cdc_pntr.rpw_gray_reg                                                                                                             |                                                            axis_clock_converter_dma_rsp_xpm_fifo_reg_vec |          2 |          2 |       0 |    0 |      5 |      0 |      0 |    0 |          0 |
|                 gen_cdc_pntr.wpr_gray_reg                                                                                                             |                                                          axis_clock_converter_dma_rsp_xpm_fifo_reg_vec_0 |          3 |          3 |       0 |    0 |      5 |      0 |      0 |    0 |          0 |
|                 gen_cdc_pntr.wr_pntr_cdc_inst                                                                                                         |                                                             axis_clock_converter_dma_rsp_xpm_cdc_gray__2 |          5 |          5 |       0 |    0 |     15 |      0 |      0 |    0 |          0 |
|                 rdp_inst                                                                                                                              |                                            axis_clock_converter_dma_rsp_xpm_counter_updn__parameterized0 |          5 |          5 |       0 |    0 |      5 |      0 |      0 |    0 |          0 |
|                 rdpp1_inst                                                                                                                            |                                            axis_clock_converter_dma_rsp_xpm_counter_updn__parameterized1 |          4 |          4 |       0 |    0 |      5 |      0 |      0 |    0 |          0 |
|                 rst_d1_inst                                                                                                                           |                                                            axis_clock_converter_dma_rsp_xpm_fifo_reg_bit |          2 |          2 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                 wrp_inst                                                                                                                              |                                          axis_clock_converter_dma_rsp_xpm_counter_updn__parameterized0_1 |          3 |          3 |       0 |    0 |      5 |      0 |      0 |    0 |          0 |
|                 wrpp1_inst                                                                                                                            |                                          axis_clock_converter_dma_rsp_xpm_counter_updn__parameterized1_2 |          4 |          4 |       0 |    0 |      5 |      0 |      0 |    0 |          0 |
|                 wrpp2_inst                                                                                                                            |                                            axis_clock_converter_dma_rsp_xpm_counter_updn__parameterized2 |          4 |          4 |       0 |    0 |      5 |      0 |      0 |    0 |          0 |
|                 xpm_fifo_rst_inst                                                                                                                     |                                                                axis_clock_converter_dma_rsp_xpm_fifo_rst |         15 |         15 |       0 |    0 |     17 |      0 |      0 |    0 |          0 |
|                   (xpm_fifo_rst_inst)                                                                                                                 |                                                                axis_clock_converter_dma_rsp_xpm_fifo_rst |         15 |         15 |       0 |    0 |     13 |      0 |      0 |    0 |          0 |
|                   gen_rst_ic.rrst_wr_inst                                                                                                             |                                            axis_clock_converter_dma_rsp_xpm_cdc_sync_rst__parameterized0 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|                   gen_rst_ic.wrst_rd_inst                                                                                                             |                                         axis_clock_converter_dma_rsp_xpm_cdc_sync_rst__parameterized0__2 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|       nolabel_line15                                                                                                                                  |                                                                                  axis_clock_converter_96 |        107 |         59 |      48 |    0 |    230 |      0 |      0 |    0 |          0 |
|         inst                                                                                                                                          |                                axis_clock_converter_96_axis_clock_converter_v1_1_27_axis_clock_converter |        107 |         59 |      48 |    0 |    230 |      0 |      0 |    0 |          0 |
|           gen_async_conv.axisc_async_clock_converter_0                                                                                                |                         axis_clock_converter_96_axis_clock_converter_v1_1_27_axisc_async_clock_converter |        107 |         59 |      48 |    0 |    230 |      0 |      0 |    0 |          0 |
|             (gen_async_conv.axisc_async_clock_converter_0)                                                                                            |                         axis_clock_converter_96_axis_clock_converter_v1_1_27_axisc_async_clock_converter |          2 |          2 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|             inst_xpm_cdc_sync_rst                                                                                                                     |                                                                 axis_clock_converter_96_xpm_cdc_sync_rst |          0 |          0 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|             xpm_fifo_async_inst                                                                                                                       |                                                                   axis_clock_converter_96_xpm_fifo_async |        105 |         57 |      48 |    0 |    227 |      0 |      0 |    0 |          0 |
|               gnuram_async_fifo.xpm_fifo_base_inst                                                                                                    |                                                                    axis_clock_converter_96_xpm_fifo_base |        105 |         57 |      48 |    0 |    227 |      0 |      0 |    0 |          0 |
|                 (gnuram_async_fifo.xpm_fifo_base_inst)                                                                                                |                                                                    axis_clock_converter_96_xpm_fifo_base |          3 |          3 |       0 |    0 |      6 |      0 |      0 |    0 |          0 |
|                 gen_cdc_pntr.rd_pntr_cdc_inst                                                                                                         |                                                                     axis_clock_converter_96_xpm_cdc_gray |          6 |          6 |       0 |    0 |     15 |      0 |      0 |    0 |          0 |
|                 gen_cdc_pntr.rpw_gray_reg                                                                                                             |                                                                 axis_clock_converter_96_xpm_fifo_reg_vec |          2 |          2 |       0 |    0 |      5 |      0 |      0 |    0 |          0 |
|                 gen_cdc_pntr.wpr_gray_reg                                                                                                             |                                                               axis_clock_converter_96_xpm_fifo_reg_vec_0 |          3 |          3 |       0 |    0 |      5 |      0 |      0 |    0 |          0 |
|                 gen_cdc_pntr.wr_pntr_cdc_inst                                                                                                         |                                                                  axis_clock_converter_96_xpm_cdc_gray__2 |          6 |          6 |       0 |    0 |     15 |      0 |      0 |    0 |          0 |
|                 gen_sdpram.xpm_memory_base_inst                                                                                                       |                                                                  axis_clock_converter_96_xpm_memory_base |         48 |          0 |      48 |    0 |    138 |      0 |      0 |    0 |          0 |
|                 rdp_inst                                                                                                                              |                                                 axis_clock_converter_96_xpm_counter_updn__parameterized0 |          5 |          5 |       0 |    0 |      5 |      0 |      0 |    0 |          0 |
|                 rdpp1_inst                                                                                                                            |                                                 axis_clock_converter_96_xpm_counter_updn__parameterized1 |          5 |          5 |       0 |    0 |      5 |      0 |      0 |    0 |          0 |
|                 rst_d1_inst                                                                                                                           |                                                                 axis_clock_converter_96_xpm_fifo_reg_bit |          2 |          2 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                 wrp_inst                                                                                                                              |                                               axis_clock_converter_96_xpm_counter_updn__parameterized0_1 |          3 |          3 |       0 |    0 |      5 |      0 |      0 |    0 |          0 |
|                 wrpp1_inst                                                                                                                            |                                               axis_clock_converter_96_xpm_counter_updn__parameterized1_2 |          4 |          4 |       0 |    0 |      5 |      0 |      0 |    0 |          0 |
|                 wrpp2_inst                                                                                                                            |                                                 axis_clock_converter_96_xpm_counter_updn__parameterized2 |          4 |          4 |       0 |    0 |      5 |      0 |      0 |    0 |          0 |
|                 xpm_fifo_rst_inst                                                                                                                     |                                                                     axis_clock_converter_96_xpm_fifo_rst |         15 |         15 |       0 |    0 |     17 |      0 |      0 |    0 |          0 |
|                   (xpm_fifo_rst_inst)                                                                                                                 |                                                                     axis_clock_converter_96_xpm_fifo_rst |         15 |         15 |       0 |    0 |     13 |      0 |      0 |    0 |          0 |
|                   gen_rst_ic.rrst_wr_inst                                                                                                             |                                                 axis_clock_converter_96_xpm_cdc_sync_rst__parameterized0 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|                   gen_rst_ic.wrst_rd_inst                                                                                                             |                                              axis_clock_converter_96_xpm_cdc_sync_rst__parameterized0__2 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|     nolabel_line46                                                                                                                                    |                                                                           axil_reg_array__parameterized0 |        362 |        362 |       0 |    0 |   1265 |      0 |      0 |    0 |          0 |
|       genblk1[0].inst_reg                                                                                                                             |                                                                                      axil_reg__xdcDup__5 |         88 |         88 |       0 |    0 |    317 |      0 |      0 |    0 |          0 |
|         nolabel_line13                                                                                                                                |                                                                                axil_register_slice_HD309 |         88 |         88 |       0 |    0 |    317 |      0 |      0 |    0 |          0 |
|           inst                                                                                                                                        |                                  axil_register_slice_axi_register_slice_v2_1_26_axi_register_slice_HD310 |         88 |         88 |       0 |    0 |    317 |      0 |      0 |    0 |          0 |
|             ar.ar_pipe                                                                                                                                |                                 axil_register_slice_axi_register_slice_v2_1_26_axic_register_slice_HD311 |          7 |          7 |       0 |    0 |     18 |      0 |      0 |    0 |          0 |
|             aw.aw_pipe                                                                                                                                |                               axil_register_slice_axi_register_slice_v2_1_26_axic_register_slice_0_HD312 |          7 |          7 |       0 |    0 |     19 |      0 |      0 |    0 |          0 |
|             b.b_pipe                                                                                                                                  |                 axil_register_slice_axi_register_slice_v2_1_26_axic_register_slice__parameterized1_HD313 |          2 |          2 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|             r.r_pipe                                                                                                                                  |                 axil_register_slice_axi_register_slice_v2_1_26_axic_register_slice__parameterized2_HD314 |         34 |         34 |       0 |    0 |    130 |      0 |      0 |    0 |          0 |
|             w.w_pipe                                                                                                                                  |                 axil_register_slice_axi_register_slice_v2_1_26_axic_register_slice__parameterized0_HD315 |         38 |         38 |       0 |    0 |    148 |      0 |      0 |    0 |          0 |
|       genblk1[1].inst_reg                                                                                                                             |                                                                                      axil_reg__xdcDup__6 |         88 |         88 |       0 |    0 |    316 |      0 |      0 |    0 |          0 |
|         nolabel_line13                                                                                                                                |                                                                                axil_register_slice_HD316 |         88 |         88 |       0 |    0 |    316 |      0 |      0 |    0 |          0 |
|           inst                                                                                                                                        |                                  axil_register_slice_axi_register_slice_v2_1_26_axi_register_slice_HD317 |         88 |         88 |       0 |    0 |    316 |      0 |      0 |    0 |          0 |
|             ar.ar_pipe                                                                                                                                |                                 axil_register_slice_axi_register_slice_v2_1_26_axic_register_slice_HD318 |          7 |          7 |       0 |    0 |     18 |      0 |      0 |    0 |          0 |
|             aw.aw_pipe                                                                                                                                |                               axil_register_slice_axi_register_slice_v2_1_26_axic_register_slice_0_HD319 |          7 |          7 |       0 |    0 |     19 |      0 |      0 |    0 |          0 |
|             b.b_pipe                                                                                                                                  |                 axil_register_slice_axi_register_slice_v2_1_26_axic_register_slice__parameterized1_HD320 |          2 |          2 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|             r.r_pipe                                                                                                                                  |                 axil_register_slice_axi_register_slice_v2_1_26_axic_register_slice__parameterized2_HD321 |         34 |         34 |       0 |    0 |    130 |      0 |      0 |    0 |          0 |
|             w.w_pipe                                                                                                                                  |                 axil_register_slice_axi_register_slice_v2_1_26_axic_register_slice__parameterized0_HD322 |         38 |         38 |       0 |    0 |    147 |      0 |      0 |    0 |          0 |
|       genblk1[2].inst_reg                                                                                                                             |                                                                                      axil_reg__xdcDup__7 |         89 |         89 |       0 |    0 |    316 |      0 |      0 |    0 |          0 |
|         nolabel_line13                                                                                                                                |                                                                                axil_register_slice_HD323 |         89 |         89 |       0 |    0 |    316 |      0 |      0 |    0 |          0 |
|           inst                                                                                                                                        |                                  axil_register_slice_axi_register_slice_v2_1_26_axi_register_slice_HD324 |         89 |         89 |       0 |    0 |    316 |      0 |      0 |    0 |          0 |
|             ar.ar_pipe                                                                                                                                |                                 axil_register_slice_axi_register_slice_v2_1_26_axic_register_slice_HD325 |          7 |          7 |       0 |    0 |     18 |      0 |      0 |    0 |          0 |
|             aw.aw_pipe                                                                                                                                |                               axil_register_slice_axi_register_slice_v2_1_26_axic_register_slice_0_HD326 |          8 |          8 |       0 |    0 |     19 |      0 |      0 |    0 |          0 |
|             b.b_pipe                                                                                                                                  |                 axil_register_slice_axi_register_slice_v2_1_26_axic_register_slice__parameterized1_HD327 |          2 |          2 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|             r.r_pipe                                                                                                                                  |                 axil_register_slice_axi_register_slice_v2_1_26_axic_register_slice__parameterized2_HD328 |         34 |         34 |       0 |    0 |    130 |      0 |      0 |    0 |          0 |
|             w.w_pipe                                                                                                                                  |                 axil_register_slice_axi_register_slice_v2_1_26_axic_register_slice__parameterized0_HD329 |         38 |         38 |       0 |    0 |    147 |      0 |      0 |    0 |          0 |
|       genblk1[3].inst_reg                                                                                                                             |                                                                                      axil_reg__xdcDup__8 |         97 |         97 |       0 |    0 |    316 |      0 |      0 |    0 |          0 |
|         (genblk1[3].inst_reg)                                                                                                                         |                                                                                      axil_reg__xdcDup__8 |          8 |          8 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|         nolabel_line13                                                                                                                                |                                                                                axil_register_slice_HD330 |         90 |         90 |       0 |    0 |    316 |      0 |      0 |    0 |          0 |
|           inst                                                                                                                                        |                                  axil_register_slice_axi_register_slice_v2_1_26_axi_register_slice_HD331 |         90 |         90 |       0 |    0 |    316 |      0 |      0 |    0 |          0 |
|             ar.ar_pipe                                                                                                                                |                                 axil_register_slice_axi_register_slice_v2_1_26_axic_register_slice_HD332 |          8 |          8 |       0 |    0 |     18 |      0 |      0 |    0 |          0 |
|             aw.aw_pipe                                                                                                                                |                               axil_register_slice_axi_register_slice_v2_1_26_axic_register_slice_0_HD333 |          8 |          8 |       0 |    0 |     19 |      0 |      0 |    0 |          0 |
|             b.b_pipe                                                                                                                                  |                 axil_register_slice_axi_register_slice_v2_1_26_axic_register_slice__parameterized1_HD334 |          2 |          2 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|             r.r_pipe                                                                                                                                  |                 axil_register_slice_axi_register_slice_v2_1_26_axic_register_slice__parameterized2_HD335 |         34 |         34 |       0 |    0 |    130 |      0 |      0 |    0 |          0 |
|             w.w_pipe                                                                                                                                  |                 axil_register_slice_axi_register_slice_v2_1_26_axic_register_slice__parameterized0_HD336 |         38 |         38 |       0 |    0 |    147 |      0 |      0 |    0 |          0 |
|   inst_static_slave                                                                                                                                   |                                                                                             static_slave |       1144 |       1144 |       0 |    0 |   1109 |      0 |      0 |    0 |          0 |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+------------+------------+---------+------+--------+--------+--------+------+------------+
* Note: The sum of lower-level cells may be larger than their parent cells total, due to cross-hierarchy LUT combining


