--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 1
-n 3 -fastpaths -xml glib_top.twx glib_top.ncd -o glib_top.twr glib_top.pcf

Design file:              glib_top.ncd
Physical constraint file: glib_top.pcf
Device,package,speed:     xc6vlx130t,ff1156,C,-1 (PRODUCTION 1.17 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more 
   information, see the TSI report.  Please consult the Xilinx Command Line 
   Tools User Guide for information on generating a TSI report.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_gtx_clk = PERIOD TIMEGRP "gtx_clk" 6.25 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.538ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_gtx_clk = PERIOD TIMEGRP "gtx_clk" 6.25 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 4.712ns (period - min period limit)
  Period: 6.250ns
  Min period limit: 1.538ns (650.195MHz) (Tgtxper_REFCLK(Fgclk))
  Physical resource: usr/gtx_wrapper_inst/gtx_2_inst/gtxe1_i/MGTREFCLKRX0
  Logical resource: usr/gtx_wrapper_inst/gtx_2_inst/gtxe1_i/MGTREFCLKRX0
  Location pin: GTXE1_X0Y2.SOUTHREFCLKRX1
  Clock network: usr/gtx_wrapper_inst/gtx_clk
--------------------------------------------------------------------------------
Slack: 4.712ns (period - min period limit)
  Period: 6.250ns
  Min period limit: 1.538ns (650.195MHz) (Tgtxper_REFCLK(Fgclk))
  Physical resource: usr/gtx_wrapper_inst/gtx_2_inst/gtxe1_i/MGTREFCLKTX0
  Logical resource: usr/gtx_wrapper_inst/gtx_2_inst/gtxe1_i/MGTREFCLKTX0
  Location pin: GTXE1_X0Y2.SOUTHREFCLKTX1
  Clock network: usr/gtx_wrapper_inst/gtx_clk
--------------------------------------------------------------------------------
Slack: 4.712ns (period - min period limit)
  Period: 6.250ns
  Min period limit: 1.538ns (650.195MHz) (Tgtxper_REFCLK(Fgclk))
  Physical resource: usr/gtx_wrapper_inst/gtx_1_inst/gtxe1_i/MGTREFCLKRX0
  Logical resource: usr/gtx_wrapper_inst/gtx_1_inst/gtxe1_i/MGTREFCLKRX0
  Location pin: GTXE1_X0Y1.SOUTHREFCLKRX1
  Clock network: usr/gtx_wrapper_inst/gtx_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_gtx0_tx_out_clk = PERIOD TIMEGRP "gtx0_tx_out_clk" 6.25 
ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   4.000ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_gtx0_tx_out_clk = PERIOD TIMEGRP "gtx0_tx_out_clk" 6.25 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 2.250ns (period - min period limit)
  Period: 6.250ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: usr/gtx_wrapper_inst/gtx_2_inst/gtxe1_i/RXUSRCLK2
  Logical resource: usr/gtx_wrapper_inst/gtx_2_inst/gtxe1_i/RXUSRCLK2
  Location pin: GTXE1_X0Y2.RXUSRCLK2
  Clock network: usr/gtx_clk
--------------------------------------------------------------------------------
Slack: 2.250ns (period - min period limit)
  Period: 6.250ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: usr/gtx_wrapper_inst/gtx_2_inst/gtxe1_i/TXUSRCLK2
  Logical resource: usr/gtx_wrapper_inst/gtx_2_inst/gtxe1_i/TXUSRCLK2
  Location pin: GTXE1_X0Y2.TXUSRCLK2
  Clock network: usr/gtx_clk
--------------------------------------------------------------------------------
Slack: 2.250ns (period - min period limit)
  Period: 6.250ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: usr/gtx_wrapper_inst/gtx_1_inst/gtxe1_i/RXUSRCLK2
  Logical resource: usr/gtx_wrapper_inst/gtx_1_inst/gtxe1_i/RXUSRCLK2
  Location pin: GTXE1_X0Y1.RXUSRCLK2
  Clock network: usr/gtx_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_usr_gtx_clk = PERIOD TIMEGRP "usr_gtx_clk" 6.25 ns HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 11454 paths analyzed, 5975 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   5.088ns.
--------------------------------------------------------------------------------

Paths for end point usr/link_tracking_1_inst/gtx_rx_mux_inst/data_28 (SLICE_X62Y15.CE), 4 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.162ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/gtx_wrapper_inst/gtx_1_inst/gtxe1_i (HSIO)
  Destination:          usr/link_tracking_1_inst/gtx_rx_mux_inst/data_28 (FF)
  Requirement:          6.250ns
  Data Path Delay:      4.654ns (Levels of Logic = 1)
  Clock Path Skew:      -0.399ns (0.901 - 1.300)
  Source Clock:         usr/gtx_clk rising at 0.000ns
  Destination Clock:    usr/gtx_clk rising at 6.250ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/gtx_wrapper_inst/gtx_1_inst/gtxe1_i to usr/link_tracking_1_inst/gtx_rx_mux_inst/data_28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    GTXE1_X0Y1.RXCHARISK1Tgtxcko_RXCHARISK     0.541   usr/gtx_wrapper_inst/gtx_1_inst/gtxe1_i
                                                       usr/gtx_wrapper_inst/gtx_1_inst/gtxe1_i
    SLICE_X97Y13.D5      net (fanout=4)        1.097   usr/rx_kchar<3>
    SLICE_X97Y13.DMUX    Tilo                  0.191   usr/link_tracking_1_inst/gtx_rx_mux_inst/state_FSM_FFd1
                                                       usr/link_tracking_1_inst/gtx_rx_mux_inst/_n0444_inv1
    SLICE_X62Y15.CE      net (fanout=56)       2.507   usr/link_tracking_1_inst/gtx_rx_mux_inst/_n0444_inv
    SLICE_X62Y15.CLK     Tceck                 0.318   usr/link_tracking_1_inst/gtx_rx_mux_inst/data<31>
                                                       usr/link_tracking_1_inst/gtx_rx_mux_inst/data_28
    -------------------------------------------------  ---------------------------
    Total                                      4.654ns (1.050ns logic, 3.604ns route)
                                                       (22.6% logic, 77.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.189ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/gtx_wrapper_inst/gtx_1_inst/gtxe1_i (HSIO)
  Destination:          usr/link_tracking_1_inst/gtx_rx_mux_inst/data_28 (FF)
  Requirement:          6.250ns
  Data Path Delay:      4.627ns (Levels of Logic = 1)
  Clock Path Skew:      -0.399ns (0.901 - 1.300)
  Source Clock:         usr/gtx_clk rising at 0.000ns
  Destination Clock:    usr/gtx_clk rising at 6.250ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/gtx_wrapper_inst/gtx_1_inst/gtxe1_i to usr/link_tracking_1_inst/gtx_rx_mux_inst/data_28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    GTXE1_X0Y1.RXCHARISK0Tgtxcko_RXCHARISK     0.541   usr/gtx_wrapper_inst/gtx_1_inst/gtxe1_i
                                                       usr/gtx_wrapper_inst/gtx_1_inst/gtxe1_i
    SLICE_X97Y13.D3      net (fanout=4)        1.080   usr/rx_kchar<2>
    SLICE_X97Y13.DMUX    Tilo                  0.181   usr/link_tracking_1_inst/gtx_rx_mux_inst/state_FSM_FFd1
                                                       usr/link_tracking_1_inst/gtx_rx_mux_inst/_n0444_inv1
    SLICE_X62Y15.CE      net (fanout=56)       2.507   usr/link_tracking_1_inst/gtx_rx_mux_inst/_n0444_inv
    SLICE_X62Y15.CLK     Tceck                 0.318   usr/link_tracking_1_inst/gtx_rx_mux_inst/data<31>
                                                       usr/link_tracking_1_inst/gtx_rx_mux_inst/data_28
    -------------------------------------------------  ---------------------------
    Total                                      4.627ns (1.040ns logic, 3.587ns route)
                                                       (22.5% logic, 77.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.182ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/link_tracking_1_inst/gtx_rx_mux_inst/state_FSM_FFd2 (FF)
  Destination:          usr/link_tracking_1_inst/gtx_rx_mux_inst/data_28 (FF)
  Requirement:          6.250ns
  Data Path Delay:      4.012ns (Levels of Logic = 1)
  Clock Path Skew:      -0.021ns (0.901 - 0.922)
  Source Clock:         usr/gtx_clk rising at 0.000ns
  Destination Clock:    usr/gtx_clk rising at 6.250ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/link_tracking_1_inst/gtx_rx_mux_inst/state_FSM_FFd2 to usr/link_tracking_1_inst/gtx_rx_mux_inst/data_28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X96Y13.DQ      Tcko                  0.381   usr/link_tracking_1_inst/gtx_rx_mux_inst/state_FSM_FFd2
                                                       usr/link_tracking_1_inst/gtx_rx_mux_inst/state_FSM_FFd2
    SLICE_X97Y13.D2      net (fanout=12)       0.615   usr/link_tracking_1_inst/gtx_rx_mux_inst/state_FSM_FFd2
    SLICE_X97Y13.DMUX    Tilo                  0.191   usr/link_tracking_1_inst/gtx_rx_mux_inst/state_FSM_FFd1
                                                       usr/link_tracking_1_inst/gtx_rx_mux_inst/_n0444_inv1
    SLICE_X62Y15.CE      net (fanout=56)       2.507   usr/link_tracking_1_inst/gtx_rx_mux_inst/_n0444_inv
    SLICE_X62Y15.CLK     Tceck                 0.318   usr/link_tracking_1_inst/gtx_rx_mux_inst/data<31>
                                                       usr/link_tracking_1_inst/gtx_rx_mux_inst/data_28
    -------------------------------------------------  ---------------------------
    Total                                      4.012ns (0.890ns logic, 3.122ns route)
                                                       (22.2% logic, 77.8% route)

--------------------------------------------------------------------------------

Paths for end point usr/link_tracking_1_inst/gtx_rx_mux_inst/data_29 (SLICE_X62Y15.CE), 4 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.162ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/gtx_wrapper_inst/gtx_1_inst/gtxe1_i (HSIO)
  Destination:          usr/link_tracking_1_inst/gtx_rx_mux_inst/data_29 (FF)
  Requirement:          6.250ns
  Data Path Delay:      4.654ns (Levels of Logic = 1)
  Clock Path Skew:      -0.399ns (0.901 - 1.300)
  Source Clock:         usr/gtx_clk rising at 0.000ns
  Destination Clock:    usr/gtx_clk rising at 6.250ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/gtx_wrapper_inst/gtx_1_inst/gtxe1_i to usr/link_tracking_1_inst/gtx_rx_mux_inst/data_29
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    GTXE1_X0Y1.RXCHARISK1Tgtxcko_RXCHARISK     0.541   usr/gtx_wrapper_inst/gtx_1_inst/gtxe1_i
                                                       usr/gtx_wrapper_inst/gtx_1_inst/gtxe1_i
    SLICE_X97Y13.D5      net (fanout=4)        1.097   usr/rx_kchar<3>
    SLICE_X97Y13.DMUX    Tilo                  0.191   usr/link_tracking_1_inst/gtx_rx_mux_inst/state_FSM_FFd1
                                                       usr/link_tracking_1_inst/gtx_rx_mux_inst/_n0444_inv1
    SLICE_X62Y15.CE      net (fanout=56)       2.507   usr/link_tracking_1_inst/gtx_rx_mux_inst/_n0444_inv
    SLICE_X62Y15.CLK     Tceck                 0.318   usr/link_tracking_1_inst/gtx_rx_mux_inst/data<31>
                                                       usr/link_tracking_1_inst/gtx_rx_mux_inst/data_29
    -------------------------------------------------  ---------------------------
    Total                                      4.654ns (1.050ns logic, 3.604ns route)
                                                       (22.6% logic, 77.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.189ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/gtx_wrapper_inst/gtx_1_inst/gtxe1_i (HSIO)
  Destination:          usr/link_tracking_1_inst/gtx_rx_mux_inst/data_29 (FF)
  Requirement:          6.250ns
  Data Path Delay:      4.627ns (Levels of Logic = 1)
  Clock Path Skew:      -0.399ns (0.901 - 1.300)
  Source Clock:         usr/gtx_clk rising at 0.000ns
  Destination Clock:    usr/gtx_clk rising at 6.250ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/gtx_wrapper_inst/gtx_1_inst/gtxe1_i to usr/link_tracking_1_inst/gtx_rx_mux_inst/data_29
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    GTXE1_X0Y1.RXCHARISK0Tgtxcko_RXCHARISK     0.541   usr/gtx_wrapper_inst/gtx_1_inst/gtxe1_i
                                                       usr/gtx_wrapper_inst/gtx_1_inst/gtxe1_i
    SLICE_X97Y13.D3      net (fanout=4)        1.080   usr/rx_kchar<2>
    SLICE_X97Y13.DMUX    Tilo                  0.181   usr/link_tracking_1_inst/gtx_rx_mux_inst/state_FSM_FFd1
                                                       usr/link_tracking_1_inst/gtx_rx_mux_inst/_n0444_inv1
    SLICE_X62Y15.CE      net (fanout=56)       2.507   usr/link_tracking_1_inst/gtx_rx_mux_inst/_n0444_inv
    SLICE_X62Y15.CLK     Tceck                 0.318   usr/link_tracking_1_inst/gtx_rx_mux_inst/data<31>
                                                       usr/link_tracking_1_inst/gtx_rx_mux_inst/data_29
    -------------------------------------------------  ---------------------------
    Total                                      4.627ns (1.040ns logic, 3.587ns route)
                                                       (22.5% logic, 77.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.182ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/link_tracking_1_inst/gtx_rx_mux_inst/state_FSM_FFd2 (FF)
  Destination:          usr/link_tracking_1_inst/gtx_rx_mux_inst/data_29 (FF)
  Requirement:          6.250ns
  Data Path Delay:      4.012ns (Levels of Logic = 1)
  Clock Path Skew:      -0.021ns (0.901 - 0.922)
  Source Clock:         usr/gtx_clk rising at 0.000ns
  Destination Clock:    usr/gtx_clk rising at 6.250ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/link_tracking_1_inst/gtx_rx_mux_inst/state_FSM_FFd2 to usr/link_tracking_1_inst/gtx_rx_mux_inst/data_29
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X96Y13.DQ      Tcko                  0.381   usr/link_tracking_1_inst/gtx_rx_mux_inst/state_FSM_FFd2
                                                       usr/link_tracking_1_inst/gtx_rx_mux_inst/state_FSM_FFd2
    SLICE_X97Y13.D2      net (fanout=12)       0.615   usr/link_tracking_1_inst/gtx_rx_mux_inst/state_FSM_FFd2
    SLICE_X97Y13.DMUX    Tilo                  0.191   usr/link_tracking_1_inst/gtx_rx_mux_inst/state_FSM_FFd1
                                                       usr/link_tracking_1_inst/gtx_rx_mux_inst/_n0444_inv1
    SLICE_X62Y15.CE      net (fanout=56)       2.507   usr/link_tracking_1_inst/gtx_rx_mux_inst/_n0444_inv
    SLICE_X62Y15.CLK     Tceck                 0.318   usr/link_tracking_1_inst/gtx_rx_mux_inst/data<31>
                                                       usr/link_tracking_1_inst/gtx_rx_mux_inst/data_29
    -------------------------------------------------  ---------------------------
    Total                                      4.012ns (0.890ns logic, 3.122ns route)
                                                       (22.2% logic, 77.8% route)

--------------------------------------------------------------------------------

Paths for end point usr/link_tracking_1_inst/gtx_rx_mux_inst/data_30 (SLICE_X62Y15.CE), 4 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.162ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/gtx_wrapper_inst/gtx_1_inst/gtxe1_i (HSIO)
  Destination:          usr/link_tracking_1_inst/gtx_rx_mux_inst/data_30 (FF)
  Requirement:          6.250ns
  Data Path Delay:      4.654ns (Levels of Logic = 1)
  Clock Path Skew:      -0.399ns (0.901 - 1.300)
  Source Clock:         usr/gtx_clk rising at 0.000ns
  Destination Clock:    usr/gtx_clk rising at 6.250ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/gtx_wrapper_inst/gtx_1_inst/gtxe1_i to usr/link_tracking_1_inst/gtx_rx_mux_inst/data_30
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    GTXE1_X0Y1.RXCHARISK1Tgtxcko_RXCHARISK     0.541   usr/gtx_wrapper_inst/gtx_1_inst/gtxe1_i
                                                       usr/gtx_wrapper_inst/gtx_1_inst/gtxe1_i
    SLICE_X97Y13.D5      net (fanout=4)        1.097   usr/rx_kchar<3>
    SLICE_X97Y13.DMUX    Tilo                  0.191   usr/link_tracking_1_inst/gtx_rx_mux_inst/state_FSM_FFd1
                                                       usr/link_tracking_1_inst/gtx_rx_mux_inst/_n0444_inv1
    SLICE_X62Y15.CE      net (fanout=56)       2.507   usr/link_tracking_1_inst/gtx_rx_mux_inst/_n0444_inv
    SLICE_X62Y15.CLK     Tceck                 0.318   usr/link_tracking_1_inst/gtx_rx_mux_inst/data<31>
                                                       usr/link_tracking_1_inst/gtx_rx_mux_inst/data_30
    -------------------------------------------------  ---------------------------
    Total                                      4.654ns (1.050ns logic, 3.604ns route)
                                                       (22.6% logic, 77.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.189ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/gtx_wrapper_inst/gtx_1_inst/gtxe1_i (HSIO)
  Destination:          usr/link_tracking_1_inst/gtx_rx_mux_inst/data_30 (FF)
  Requirement:          6.250ns
  Data Path Delay:      4.627ns (Levels of Logic = 1)
  Clock Path Skew:      -0.399ns (0.901 - 1.300)
  Source Clock:         usr/gtx_clk rising at 0.000ns
  Destination Clock:    usr/gtx_clk rising at 6.250ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/gtx_wrapper_inst/gtx_1_inst/gtxe1_i to usr/link_tracking_1_inst/gtx_rx_mux_inst/data_30
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    GTXE1_X0Y1.RXCHARISK0Tgtxcko_RXCHARISK     0.541   usr/gtx_wrapper_inst/gtx_1_inst/gtxe1_i
                                                       usr/gtx_wrapper_inst/gtx_1_inst/gtxe1_i
    SLICE_X97Y13.D3      net (fanout=4)        1.080   usr/rx_kchar<2>
    SLICE_X97Y13.DMUX    Tilo                  0.181   usr/link_tracking_1_inst/gtx_rx_mux_inst/state_FSM_FFd1
                                                       usr/link_tracking_1_inst/gtx_rx_mux_inst/_n0444_inv1
    SLICE_X62Y15.CE      net (fanout=56)       2.507   usr/link_tracking_1_inst/gtx_rx_mux_inst/_n0444_inv
    SLICE_X62Y15.CLK     Tceck                 0.318   usr/link_tracking_1_inst/gtx_rx_mux_inst/data<31>
                                                       usr/link_tracking_1_inst/gtx_rx_mux_inst/data_30
    -------------------------------------------------  ---------------------------
    Total                                      4.627ns (1.040ns logic, 3.587ns route)
                                                       (22.5% logic, 77.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.182ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/link_tracking_1_inst/gtx_rx_mux_inst/state_FSM_FFd2 (FF)
  Destination:          usr/link_tracking_1_inst/gtx_rx_mux_inst/data_30 (FF)
  Requirement:          6.250ns
  Data Path Delay:      4.012ns (Levels of Logic = 1)
  Clock Path Skew:      -0.021ns (0.901 - 0.922)
  Source Clock:         usr/gtx_clk rising at 0.000ns
  Destination Clock:    usr/gtx_clk rising at 6.250ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/link_tracking_1_inst/gtx_rx_mux_inst/state_FSM_FFd2 to usr/link_tracking_1_inst/gtx_rx_mux_inst/data_30
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X96Y13.DQ      Tcko                  0.381   usr/link_tracking_1_inst/gtx_rx_mux_inst/state_FSM_FFd2
                                                       usr/link_tracking_1_inst/gtx_rx_mux_inst/state_FSM_FFd2
    SLICE_X97Y13.D2      net (fanout=12)       0.615   usr/link_tracking_1_inst/gtx_rx_mux_inst/state_FSM_FFd2
    SLICE_X97Y13.DMUX    Tilo                  0.191   usr/link_tracking_1_inst/gtx_rx_mux_inst/state_FSM_FFd1
                                                       usr/link_tracking_1_inst/gtx_rx_mux_inst/_n0444_inv1
    SLICE_X62Y15.CE      net (fanout=56)       2.507   usr/link_tracking_1_inst/gtx_rx_mux_inst/_n0444_inv
    SLICE_X62Y15.CLK     Tceck                 0.318   usr/link_tracking_1_inst/gtx_rx_mux_inst/data<31>
                                                       usr/link_tracking_1_inst/gtx_rx_mux_inst/data_30
    -------------------------------------------------  ---------------------------
    Total                                      4.012ns (0.890ns logic, 3.122ns route)
                                                       (22.2% logic, 77.8% route)

--------------------------------------------------------------------------------

Hold Paths: TS_usr_gtx_clk = PERIOD TIMEGRP "usr_gtx_clk" 6.25 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point usr/link_tracking_1_inst/ipb_tracking_inst/tracking_data_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram (RAMB36_X5Y2.DIBDI17), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.023ns (requirement - (clock path skew + uncertainty - data path))
  Source:               usr/link_tracking_1_inst/gtx_rx_mux_inst/track_data_o_214 (FF)
  Destination:          usr/link_tracking_1_inst/ipb_tracking_inst/tracking_data_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.166ns (Levels of Logic = 0)
  Clock Path Skew:      0.143ns (0.539 - 0.396)
  Source Clock:         usr/gtx_clk rising at 6.250ns
  Destination Clock:    usr/gtx_clk rising at 6.250ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: usr/link_tracking_1_inst/gtx_rx_mux_inst/track_data_o_214 to usr/link_tracking_1_inst/ipb_tracking_inst/tracking_data_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X94Y9.CMUX       Tshcko                0.128   usr/link_tracking_1_inst/track_rx_data<223>
                                                         usr/link_tracking_1_inst/gtx_rx_mux_inst/track_data_o_214
    RAMB36_X5Y2.DIBDI17    net (fanout=1)        0.236   usr/link_tracking_1_inst/track_rx_data<214>
    RAMB36_X5Y2.CLKBWRCLKL Trckd_DIA   (-Th)     0.198   usr/link_tracking_1_inst/ipb_tracking_inst/tracking_data_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram
                                                         usr/link_tracking_1_inst/ipb_tracking_inst/tracking_data_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram
    ---------------------------------------------------  ---------------------------
    Total                                        0.166ns (-0.070ns logic, 0.236ns route)
                                                         (-42.2% logic, 142.2% route)

--------------------------------------------------------------------------------

Paths for end point usr/link_tracking_1_inst/ipb_tracking_inst/tracking_data_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram (RAMB36_X5Y3.DIBDI10), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.023ns (requirement - (clock path skew + uncertainty - data path))
  Source:               usr/link_tracking_1_inst/gtx_rx_mux_inst/track_data_o_83 (FF)
  Destination:          usr/link_tracking_1_inst/ipb_tracking_inst/tracking_data_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.165ns (Levels of Logic = 0)
  Clock Path Skew:      0.142ns (0.533 - 0.391)
  Source Clock:         usr/gtx_clk rising at 6.250ns
  Destination Clock:    usr/gtx_clk rising at 6.250ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: usr/link_tracking_1_inst/gtx_rx_mux_inst/track_data_o_83 to usr/link_tracking_1_inst/ipb_tracking_inst/tracking_data_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X95Y14.DQ        Tcko                  0.098   usr/link_tracking_1_inst/track_rx_data<83>
                                                         usr/link_tracking_1_inst/gtx_rx_mux_inst/track_data_o_83
    RAMB36_X5Y3.DIBDI10    net (fanout=1)        0.265   usr/link_tracking_1_inst/track_rx_data<83>
    RAMB36_X5Y3.CLKBWRCLKL Trckd_DIA   (-Th)     0.198   usr/link_tracking_1_inst/ipb_tracking_inst/tracking_data_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram
                                                         usr/link_tracking_1_inst/ipb_tracking_inst/tracking_data_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram
    ---------------------------------------------------  ---------------------------
    Total                                        0.165ns (-0.100ns logic, 0.265ns route)
                                                         (-60.6% logic, 160.6% route)

--------------------------------------------------------------------------------

Paths for end point usr/link_tracking_1_inst/ipb_tracking_inst/tracking_data_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram (RAMB36_X5Y3.DIBDI23), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.024ns (requirement - (clock path skew + uncertainty - data path))
  Source:               usr/link_tracking_1_inst/gtx_rx_mux_inst/track_data_o_97 (FF)
  Destination:          usr/link_tracking_1_inst/ipb_tracking_inst/tracking_data_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.167ns (Levels of Logic = 0)
  Clock Path Skew:      0.143ns (0.533 - 0.390)
  Source Clock:         usr/gtx_clk rising at 6.250ns
  Destination Clock:    usr/gtx_clk rising at 6.250ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: usr/link_tracking_1_inst/gtx_rx_mux_inst/track_data_o_97 to usr/link_tracking_1_inst/ipb_tracking_inst/tracking_data_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X94Y16.BQ        Tcko                  0.098   usr/link_tracking_1_inst/track_rx_data<99>
                                                         usr/link_tracking_1_inst/gtx_rx_mux_inst/track_data_o_97
    RAMB36_X5Y3.DIBDI23    net (fanout=1)        0.267   usr/link_tracking_1_inst/track_rx_data<97>
    RAMB36_X5Y3.CLKBWRCLKL Trckd_DIA   (-Th)     0.198   usr/link_tracking_1_inst/ipb_tracking_inst/tracking_data_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram
                                                         usr/link_tracking_1_inst/ipb_tracking_inst/tracking_data_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram
    ---------------------------------------------------  ---------------------------
    Total                                        0.167ns (-0.100ns logic, 0.267ns route)
                                                         (-59.9% logic, 159.9% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_usr_gtx_clk = PERIOD TIMEGRP "usr_gtx_clk" 6.25 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 2.250ns (period - min period limit)
  Period: 6.250ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: usr/gtx_wrapper_inst/gtx_2_inst/gtxe1_i/RXUSRCLK2
  Logical resource: usr/gtx_wrapper_inst/gtx_2_inst/gtxe1_i/RXUSRCLK2
  Location pin: GTXE1_X0Y2.RXUSRCLK2
  Clock network: usr/gtx_clk
--------------------------------------------------------------------------------
Slack: 2.250ns (period - min period limit)
  Period: 6.250ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: usr/gtx_wrapper_inst/gtx_2_inst/gtxe1_i/TXUSRCLK2
  Logical resource: usr/gtx_wrapper_inst/gtx_2_inst/gtxe1_i/TXUSRCLK2
  Location pin: GTXE1_X0Y2.TXUSRCLK2
  Clock network: usr/gtx_clk
--------------------------------------------------------------------------------
Slack: 2.250ns (period - min period limit)
  Period: 6.250ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: usr/gtx_wrapper_inst/gtx_1_inst/gtxe1_i/RXUSRCLK2
  Logical resource: usr/gtx_wrapper_inst/gtx_1_inst/gtxe1_i/RXUSRCLK2
  Location pin: GTXE1_X0Y1.RXUSRCLK2
  Clock network: usr/gtx_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_clk125_2_p = PERIOD TIMEGRP "clk125_2_p" 8 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   4.000ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk125_2_p = PERIOD TIMEGRP "clk125_2_p" 8 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 4.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 2.000ns (Tdcmpw_CLKIN_100_150)
  Physical resource: system/pll/mmcm_adv_inst/CLKIN1
  Logical resource: system/pll/mmcm_adv_inst/CLKIN1
  Location pin: MMCM_ADV_X0Y0.CLKIN1
  Clock network: user_clk125_2_bufg
--------------------------------------------------------------------------------
Slack: 4.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 2.000ns (Tdcmpw_CLKIN_100_150)
  Physical resource: system/pll/mmcm_adv_inst/CLKIN1
  Logical resource: system/pll/mmcm_adv_inst/CLKIN1
  Location pin: MMCM_ADV_X0Y0.CLKIN1
  Clock network: user_clk125_2_bufg
--------------------------------------------------------------------------------
Slack: 4.668ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.332ns (300.120MHz) (Tbrper_I)
  Physical resource: system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/bufr_clk_ds/I
  Logical resource: system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/bufr_clk_ds/I
  Location pin: BUFR_X2Y7.I
  Clock network: user_clk125_2
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_clk125_2_n = PERIOD TIMEGRP "clk125_2_n" TS_clk125_2_p 
PHASE 4 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 2456 paths analyzed, 401 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.000ns.
--------------------------------------------------------------------------------

Paths for end point system/rst/rst (SLICE_X34Y45.CE), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     4.043ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/rst/clkdiv/d25 (FF)
  Destination:          system/rst/rst (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.001ns (Levels of Logic = 1)
  Clock Path Skew:      0.079ns (1.509 - 1.430)
  Source Clock:         user_clk125_2_bufg rising at 4.000ns
  Destination Clock:    user_clk125_2_bufg rising at 12.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/rst/clkdiv/d25 to system/rst/rst
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y107.AQ     Tcko                  0.337   system/rst/d25
                                                       system/rst/clkdiv/d25
    SLICE_X20Y80.A5      net (fanout=2)        1.366   system/rst/d25
    SLICE_X20Y80.A       Tilo                  0.068   system/rst/d25_d
                                                       system/rst/d25_d25_d_AND_3_o1
    SLICE_X34Y45.CE      net (fanout=2)        1.912   system/rst/d25_d25_d_AND_3_o
    SLICE_X34Y45.CLK     Tceck                 0.318   system/rst/rst
                                                       system/rst/rst
    -------------------------------------------------  ---------------------------
    Total                                      4.001ns (0.723ns logic, 3.278ns route)
                                                       (18.1% logic, 81.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.952ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/rst/d25_d (FF)
  Destination:          system/rst/rst (FF)
  Requirement:          8.000ns
  Data Path Delay:      3.084ns (Levels of Logic = 1)
  Clock Path Skew:      0.071ns (1.509 - 1.438)
  Source Clock:         user_clk125_2_bufg rising at 4.000ns
  Destination Clock:    user_clk125_2_bufg rising at 12.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/rst/d25_d to system/rst/rst
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y80.AQ      Tcko                  0.381   system/rst/d25_d
                                                       system/rst/d25_d
    SLICE_X20Y80.A4      net (fanout=1)        0.405   system/rst/d25_d
    SLICE_X20Y80.A       Tilo                  0.068   system/rst/d25_d
                                                       system/rst/d25_d25_d_AND_3_o1
    SLICE_X34Y45.CE      net (fanout=2)        1.912   system/rst/d25_d25_d_AND_3_o
    SLICE_X34Y45.CLK     Tceck                 0.318   system/rst/rst
                                                       system/rst/rst
    -------------------------------------------------  ---------------------------
    Total                                      3.084ns (0.767ns logic, 2.317ns route)
                                                       (24.9% logic, 75.1% route)

--------------------------------------------------------------------------------

Paths for end point system/rst/nuke_d2 (SLICE_X20Y53.CE), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     4.645ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/rst/clkdiv/d25 (FF)
  Destination:          system/rst/nuke_d2 (FF)
  Requirement:          8.000ns
  Data Path Delay:      3.341ns (Levels of Logic = 1)
  Clock Path Skew:      0.021ns (1.451 - 1.430)
  Source Clock:         user_clk125_2_bufg rising at 4.000ns
  Destination Clock:    user_clk125_2_bufg rising at 12.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/rst/clkdiv/d25 to system/rst/nuke_d2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y107.AQ     Tcko                  0.337   system/rst/d25
                                                       system/rst/clkdiv/d25
    SLICE_X20Y80.A5      net (fanout=2)        1.366   system/rst/d25
    SLICE_X20Y80.A       Tilo                  0.068   system/rst/d25_d
                                                       system/rst/d25_d25_d_AND_3_o1
    SLICE_X20Y53.CE      net (fanout=2)        1.286   system/rst/d25_d25_d_AND_3_o
    SLICE_X20Y53.CLK     Tceck                 0.284   system/rst/nuke_d2
                                                       system/rst/nuke_d2
    -------------------------------------------------  ---------------------------
    Total                                      3.341ns (0.689ns logic, 2.652ns route)
                                                       (20.6% logic, 79.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.554ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/rst/d25_d (FF)
  Destination:          system/rst/nuke_d2 (FF)
  Requirement:          8.000ns
  Data Path Delay:      2.424ns (Levels of Logic = 1)
  Clock Path Skew:      0.013ns (1.451 - 1.438)
  Source Clock:         user_clk125_2_bufg rising at 4.000ns
  Destination Clock:    user_clk125_2_bufg rising at 12.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/rst/d25_d to system/rst/nuke_d2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y80.AQ      Tcko                  0.381   system/rst/d25_d
                                                       system/rst/d25_d
    SLICE_X20Y80.A4      net (fanout=1)        0.405   system/rst/d25_d
    SLICE_X20Y80.A       Tilo                  0.068   system/rst/d25_d
                                                       system/rst/d25_d25_d_AND_3_o1
    SLICE_X20Y53.CE      net (fanout=2)        1.286   system/rst/d25_d25_d_AND_3_o
    SLICE_X20Y53.CLK     Tceck                 0.284   system/rst/nuke_d2
                                                       system/rst/nuke_d2
    -------------------------------------------------  ---------------------------
    Total                                      2.424ns (0.733ns logic, 1.691ns route)
                                                       (30.2% logic, 69.8% route)

--------------------------------------------------------------------------------

Paths for end point system/rst/Mshreg_nuke_d2 (SLICE_X20Y53.CE), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     4.836ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/rst/clkdiv/d25 (FF)
  Destination:          system/rst/Mshreg_nuke_d2 (FF)
  Requirement:          8.000ns
  Data Path Delay:      3.150ns (Levels of Logic = 1)
  Clock Path Skew:      0.021ns (1.451 - 1.430)
  Source Clock:         user_clk125_2_bufg rising at 4.000ns
  Destination Clock:    user_clk125_2_bufg rising at 12.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/rst/clkdiv/d25 to system/rst/Mshreg_nuke_d2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y107.AQ     Tcko                  0.337   system/rst/d25
                                                       system/rst/clkdiv/d25
    SLICE_X20Y80.A5      net (fanout=2)        1.366   system/rst/d25
    SLICE_X20Y80.A       Tilo                  0.068   system/rst/d25_d
                                                       system/rst/d25_d25_d_AND_3_o1
    SLICE_X20Y53.CE      net (fanout=2)        1.286   system/rst/d25_d25_d_AND_3_o
    SLICE_X20Y53.CLK     Tceck                 0.093   system/rst/nuke_d2
                                                       system/rst/Mshreg_nuke_d2
    -------------------------------------------------  ---------------------------
    Total                                      3.150ns (0.498ns logic, 2.652ns route)
                                                       (15.8% logic, 84.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.745ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/rst/d25_d (FF)
  Destination:          system/rst/Mshreg_nuke_d2 (FF)
  Requirement:          8.000ns
  Data Path Delay:      2.233ns (Levels of Logic = 1)
  Clock Path Skew:      0.013ns (1.451 - 1.438)
  Source Clock:         user_clk125_2_bufg rising at 4.000ns
  Destination Clock:    user_clk125_2_bufg rising at 12.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/rst/d25_d to system/rst/Mshreg_nuke_d2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y80.AQ      Tcko                  0.381   system/rst/d25_d
                                                       system/rst/d25_d
    SLICE_X20Y80.A4      net (fanout=1)        0.405   system/rst/d25_d
    SLICE_X20Y80.A       Tilo                  0.068   system/rst/d25_d
                                                       system/rst/d25_d25_d_AND_3_o1
    SLICE_X20Y53.CE      net (fanout=2)        1.286   system/rst/d25_d25_d_AND_3_o
    SLICE_X20Y53.CLK     Tceck                 0.093   system/rst/nuke_d2
                                                       system/rst/Mshreg_nuke_d2
    -------------------------------------------------  ---------------------------
    Total                                      2.233ns (0.542ns logic, 1.691ns route)
                                                       (24.3% logic, 75.7% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clk125_2_n = PERIOD TIMEGRP "clk125_2_n" TS_clk125_2_p PHASE 4 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_double_reset_i/reset_dly_done (SLICE_X83Y124.A5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.109ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_double_reset_i/reset_dly_done (FF)
  Destination:          system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_double_reset_i/reset_dly_done (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.109ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/clk_ds_i rising at 12.000ns
  Destination Clock:    system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/clk_ds_i rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_double_reset_i/reset_dly_done to system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_double_reset_i/reset_dly_done
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X83Y124.AQ     Tcko                  0.098   system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_gtxtest_bit1
                                                       system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_double_reset_i/reset_dly_done
    SLICE_X83Y124.A5     net (fanout=2)        0.066   system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_gtxtest_bit1
    SLICE_X83Y124.CLK    Tah         (-Th)     0.055   system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_gtxtest_bit1
                                                       system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_double_reset_i/reset_dly_done_rstpot1
                                                       system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_double_reset_i/reset_dly_done
    -------------------------------------------------  ---------------------------
    Total                                      0.109ns (0.043ns logic, 0.066ns route)
                                                       (39.4% logic, 60.6% route)

--------------------------------------------------------------------------------

Paths for end point system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_double_reset_i/reset_dly_done (SLICE_X93Y110.B4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.138ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_double_reset_i/reset_dly_done (FF)
  Destination:          system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_double_reset_i/reset_dly_done (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.138ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/clk_ds_i rising at 12.000ns
  Destination Clock:    system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/clk_ds_i rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_double_reset_i/reset_dly_done to system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_double_reset_i/reset_dly_done
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X93Y110.BQ     Tcko                  0.098   system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_gtxtest_bit1
                                                       system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_double_reset_i/reset_dly_done
    SLICE_X93Y110.B4     net (fanout=2)        0.097   system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_gtxtest_bit1
    SLICE_X93Y110.CLK    Tah         (-Th)     0.057   system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_gtxtest_bit1
                                                       system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_double_reset_i/reset_dly_done_rstpot1
                                                       system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_double_reset_i/reset_dly_done
    -------------------------------------------------  ---------------------------
    Total                                      0.138ns (0.041ns logic, 0.097ns route)
                                                       (29.7% logic, 70.3% route)

--------------------------------------------------------------------------------

Paths for end point system/rst/clkdiv/cnt_0 (SLICE_X20Y106.A5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.143ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/rst/clkdiv/cnt_0 (FF)
  Destination:          system/rst/clkdiv/cnt_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.143ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         user_clk125_2_bufg rising at 12.000ns
  Destination Clock:    user_clk125_2_bufg rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/rst/clkdiv/cnt_0 to system/rst/clkdiv/cnt_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y106.AQ     Tcko                  0.115   system/rst/clkdiv/cnt<3>
                                                       system/rst/clkdiv/cnt_0
    SLICE_X20Y106.A5     net (fanout=1)        0.067   system/rst/clkdiv/cnt<0>
    SLICE_X20Y106.CLK    Tah         (-Th)     0.039   system/rst/clkdiv/cnt<3>
                                                       system/rst/clkdiv/Mcount_cnt_lut<0>_INV_0
                                                       system/rst/clkdiv/Mcount_cnt_cy<3>
                                                       system/rst/clkdiv/cnt_0
    -------------------------------------------------  ---------------------------
    Total                                      0.143ns (0.076ns logic, 0.067ns route)
                                                       (53.1% logic, 46.9% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk125_2_n = PERIOD TIMEGRP "clk125_2_n" TS_clk125_2_p PHASE 4 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 4.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 2.000ns (Tdcmpw_CLKIN_100_150)
  Physical resource: system/pll/mmcm_adv_inst/CLKIN1
  Logical resource: system/pll/mmcm_adv_inst/CLKIN1
  Location pin: MMCM_ADV_X0Y0.CLKIN1
  Clock network: user_clk125_2_bufg
--------------------------------------------------------------------------------
Slack: 4.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 2.000ns (Tdcmpw_CLKIN_100_150)
  Physical resource: system/pll/mmcm_adv_inst/CLKIN1
  Logical resource: system/pll/mmcm_adv_inst/CLKIN1
  Location pin: MMCM_ADV_X0Y0.CLKIN1
  Clock network: user_clk125_2_bufg
--------------------------------------------------------------------------------
Slack: 4.668ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.332ns (300.120MHz) (Tbrper_I)
  Physical resource: system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/bufr_clk_ds/I
  Logical resource: system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/bufr_clk_ds/I
  Location pin: BUFR_X2Y7.I
  Clock network: user_clk125_2
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_system_phy_en_phy_eth_clk125_out = PERIOD TIMEGRP         
"system/phy_en.phy_eth/clk125_out" 8 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 44477 paths analyzed, 13540 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   7.651ns.
--------------------------------------------------------------------------------

Paths for end point system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/ip_pkt.pkt_mask_23 (SLICE_X65Y155.CE), 3 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.349ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid (FF)
  Destination:          system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/ip_pkt.pkt_mask_23 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.518ns (Levels of Logic = 2)
  Clock Path Skew:      -0.098ns (0.862 - 0.960)
  Source Clock:         system/mac_clk<2> rising at 0.000ns
  Destination Clock:    system/mac_clk<2> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid to system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/ip_pkt.pkt_mask_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X84Y119.BMUX   Tshcko                0.468   system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/rx_axi_shim/rx_state_FSM_FFd2
                                                       system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid
    SLICE_X84Y142.A2     net (fanout=138)      1.534   system/mac_rx_valid<2>
    SLICE_X84Y142.A      Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/rx_reset_block/rx_reset_buf.reset_latch
                                                       system/phy_en.phy_ipb_ctrl/udp_if/rx_reset_block/rx_reset1
    SLICE_X60Y124.C5     net (fanout=535)      2.673   system/phy_en.phy_ipb_ctrl/udp_if/rx_reset
    SLICE_X60Y124.CMUX   Tilo                  0.198   system/phy_en.phy_ipb_ctrl/udp_if/tx_byte_sum/lo_byte_calc.hi_byte_int<8>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/_n0386_inv1
    SLICE_X65Y155.CE     net (fanout=28)       2.259   system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/_n0386_inv
    SLICE_X65Y155.CLK    Tceck                 0.318   system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/ip_pkt.pkt_mask<28>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/ip_pkt.pkt_mask_23
    -------------------------------------------------  ---------------------------
    Total                                      7.518ns (1.052ns logic, 6.466ns route)
                                                       (14.0% logic, 86.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.765ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/phy_en.phy_ipb_ctrl/udp_if/rx_reset_block/rx_reset_buf.reset_latch (FF)
  Destination:          system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/ip_pkt.pkt_mask_23 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.087ns (Levels of Logic = 2)
  Clock Path Skew:      -0.113ns (0.643 - 0.756)
  Source Clock:         system/mac_clk<2> rising at 0.000ns
  Destination Clock:    system/mac_clk<2> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/phy_en.phy_ipb_ctrl/udp_if/rx_reset_block/rx_reset_buf.reset_latch to system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/ip_pkt.pkt_mask_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X84Y142.AQ     Tcko                  0.381   system/phy_en.phy_ipb_ctrl/udp_if/rx_reset_block/rx_reset_buf.reset_latch
                                                       system/phy_en.phy_ipb_ctrl/udp_if/rx_reset_block/rx_reset_buf.reset_latch
    SLICE_X84Y142.A5     net (fanout=1)        0.190   system/phy_en.phy_ipb_ctrl/udp_if/rx_reset_block/rx_reset_buf.reset_latch
    SLICE_X84Y142.A      Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/rx_reset_block/rx_reset_buf.reset_latch
                                                       system/phy_en.phy_ipb_ctrl/udp_if/rx_reset_block/rx_reset1
    SLICE_X60Y124.C5     net (fanout=535)      2.673   system/phy_en.phy_ipb_ctrl/udp_if/rx_reset
    SLICE_X60Y124.CMUX   Tilo                  0.198   system/phy_en.phy_ipb_ctrl/udp_if/tx_byte_sum/lo_byte_calc.hi_byte_int<8>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/_n0386_inv1
    SLICE_X65Y155.CE     net (fanout=28)       2.259   system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/_n0386_inv
    SLICE_X65Y155.CLK    Tceck                 0.318   system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/ip_pkt.pkt_mask<28>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/ip_pkt.pkt_mask_23
    -------------------------------------------------  ---------------------------
    Total                                      6.087ns (0.965ns logic, 5.122ns route)
                                                       (15.9% logic, 84.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.784ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid (FF)
  Destination:          system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/ip_pkt.pkt_mask_23 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.083ns (Levels of Logic = 1)
  Clock Path Skew:      -0.098ns (0.862 - 0.960)
  Source Clock:         system/mac_clk<2> rising at 0.000ns
  Destination Clock:    system/mac_clk<2> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid to system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/ip_pkt.pkt_mask_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X84Y119.BMUX   Tshcko                0.468   system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/rx_axi_shim/rx_state_FSM_FFd2
                                                       system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid
    SLICE_X60Y124.C4     net (fanout=138)      1.844   system/mac_rx_valid<2>
    SLICE_X60Y124.CMUX   Tilo                  0.194   system/phy_en.phy_ipb_ctrl/udp_if/tx_byte_sum/lo_byte_calc.hi_byte_int<8>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/_n0386_inv1
    SLICE_X65Y155.CE     net (fanout=28)       2.259   system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/_n0386_inv
    SLICE_X65Y155.CLK    Tceck                 0.318   system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/ip_pkt.pkt_mask<28>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/ip_pkt.pkt_mask_23
    -------------------------------------------------  ---------------------------
    Total                                      5.083ns (0.980ns logic, 4.103ns route)
                                                       (19.3% logic, 80.7% route)

--------------------------------------------------------------------------------

Paths for end point system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/ip_pkt.pkt_mask_25 (SLICE_X65Y155.CE), 3 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.349ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid (FF)
  Destination:          system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/ip_pkt.pkt_mask_25 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.518ns (Levels of Logic = 2)
  Clock Path Skew:      -0.098ns (0.862 - 0.960)
  Source Clock:         system/mac_clk<2> rising at 0.000ns
  Destination Clock:    system/mac_clk<2> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid to system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/ip_pkt.pkt_mask_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X84Y119.BMUX   Tshcko                0.468   system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/rx_axi_shim/rx_state_FSM_FFd2
                                                       system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid
    SLICE_X84Y142.A2     net (fanout=138)      1.534   system/mac_rx_valid<2>
    SLICE_X84Y142.A      Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/rx_reset_block/rx_reset_buf.reset_latch
                                                       system/phy_en.phy_ipb_ctrl/udp_if/rx_reset_block/rx_reset1
    SLICE_X60Y124.C5     net (fanout=535)      2.673   system/phy_en.phy_ipb_ctrl/udp_if/rx_reset
    SLICE_X60Y124.CMUX   Tilo                  0.198   system/phy_en.phy_ipb_ctrl/udp_if/tx_byte_sum/lo_byte_calc.hi_byte_int<8>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/_n0386_inv1
    SLICE_X65Y155.CE     net (fanout=28)       2.259   system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/_n0386_inv
    SLICE_X65Y155.CLK    Tceck                 0.318   system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/ip_pkt.pkt_mask<28>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/ip_pkt.pkt_mask_25
    -------------------------------------------------  ---------------------------
    Total                                      7.518ns (1.052ns logic, 6.466ns route)
                                                       (14.0% logic, 86.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.765ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/phy_en.phy_ipb_ctrl/udp_if/rx_reset_block/rx_reset_buf.reset_latch (FF)
  Destination:          system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/ip_pkt.pkt_mask_25 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.087ns (Levels of Logic = 2)
  Clock Path Skew:      -0.113ns (0.643 - 0.756)
  Source Clock:         system/mac_clk<2> rising at 0.000ns
  Destination Clock:    system/mac_clk<2> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/phy_en.phy_ipb_ctrl/udp_if/rx_reset_block/rx_reset_buf.reset_latch to system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/ip_pkt.pkt_mask_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X84Y142.AQ     Tcko                  0.381   system/phy_en.phy_ipb_ctrl/udp_if/rx_reset_block/rx_reset_buf.reset_latch
                                                       system/phy_en.phy_ipb_ctrl/udp_if/rx_reset_block/rx_reset_buf.reset_latch
    SLICE_X84Y142.A5     net (fanout=1)        0.190   system/phy_en.phy_ipb_ctrl/udp_if/rx_reset_block/rx_reset_buf.reset_latch
    SLICE_X84Y142.A      Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/rx_reset_block/rx_reset_buf.reset_latch
                                                       system/phy_en.phy_ipb_ctrl/udp_if/rx_reset_block/rx_reset1
    SLICE_X60Y124.C5     net (fanout=535)      2.673   system/phy_en.phy_ipb_ctrl/udp_if/rx_reset
    SLICE_X60Y124.CMUX   Tilo                  0.198   system/phy_en.phy_ipb_ctrl/udp_if/tx_byte_sum/lo_byte_calc.hi_byte_int<8>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/_n0386_inv1
    SLICE_X65Y155.CE     net (fanout=28)       2.259   system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/_n0386_inv
    SLICE_X65Y155.CLK    Tceck                 0.318   system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/ip_pkt.pkt_mask<28>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/ip_pkt.pkt_mask_25
    -------------------------------------------------  ---------------------------
    Total                                      6.087ns (0.965ns logic, 5.122ns route)
                                                       (15.9% logic, 84.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.784ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid (FF)
  Destination:          system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/ip_pkt.pkt_mask_25 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.083ns (Levels of Logic = 1)
  Clock Path Skew:      -0.098ns (0.862 - 0.960)
  Source Clock:         system/mac_clk<2> rising at 0.000ns
  Destination Clock:    system/mac_clk<2> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid to system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/ip_pkt.pkt_mask_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X84Y119.BMUX   Tshcko                0.468   system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/rx_axi_shim/rx_state_FSM_FFd2
                                                       system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid
    SLICE_X60Y124.C4     net (fanout=138)      1.844   system/mac_rx_valid<2>
    SLICE_X60Y124.CMUX   Tilo                  0.194   system/phy_en.phy_ipb_ctrl/udp_if/tx_byte_sum/lo_byte_calc.hi_byte_int<8>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/_n0386_inv1
    SLICE_X65Y155.CE     net (fanout=28)       2.259   system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/_n0386_inv
    SLICE_X65Y155.CLK    Tceck                 0.318   system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/ip_pkt.pkt_mask<28>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/ip_pkt.pkt_mask_25
    -------------------------------------------------  ---------------------------
    Total                                      5.083ns (0.980ns logic, 4.103ns route)
                                                       (19.3% logic, 80.7% route)

--------------------------------------------------------------------------------

Paths for end point system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/ip_pkt.pkt_mask_26 (SLICE_X65Y155.CE), 3 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.349ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid (FF)
  Destination:          system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/ip_pkt.pkt_mask_26 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.518ns (Levels of Logic = 2)
  Clock Path Skew:      -0.098ns (0.862 - 0.960)
  Source Clock:         system/mac_clk<2> rising at 0.000ns
  Destination Clock:    system/mac_clk<2> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid to system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/ip_pkt.pkt_mask_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X84Y119.BMUX   Tshcko                0.468   system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/rx_axi_shim/rx_state_FSM_FFd2
                                                       system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid
    SLICE_X84Y142.A2     net (fanout=138)      1.534   system/mac_rx_valid<2>
    SLICE_X84Y142.A      Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/rx_reset_block/rx_reset_buf.reset_latch
                                                       system/phy_en.phy_ipb_ctrl/udp_if/rx_reset_block/rx_reset1
    SLICE_X60Y124.C5     net (fanout=535)      2.673   system/phy_en.phy_ipb_ctrl/udp_if/rx_reset
    SLICE_X60Y124.CMUX   Tilo                  0.198   system/phy_en.phy_ipb_ctrl/udp_if/tx_byte_sum/lo_byte_calc.hi_byte_int<8>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/_n0386_inv1
    SLICE_X65Y155.CE     net (fanout=28)       2.259   system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/_n0386_inv
    SLICE_X65Y155.CLK    Tceck                 0.318   system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/ip_pkt.pkt_mask<28>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/ip_pkt.pkt_mask_26
    -------------------------------------------------  ---------------------------
    Total                                      7.518ns (1.052ns logic, 6.466ns route)
                                                       (14.0% logic, 86.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.765ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/phy_en.phy_ipb_ctrl/udp_if/rx_reset_block/rx_reset_buf.reset_latch (FF)
  Destination:          system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/ip_pkt.pkt_mask_26 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.087ns (Levels of Logic = 2)
  Clock Path Skew:      -0.113ns (0.643 - 0.756)
  Source Clock:         system/mac_clk<2> rising at 0.000ns
  Destination Clock:    system/mac_clk<2> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/phy_en.phy_ipb_ctrl/udp_if/rx_reset_block/rx_reset_buf.reset_latch to system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/ip_pkt.pkt_mask_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X84Y142.AQ     Tcko                  0.381   system/phy_en.phy_ipb_ctrl/udp_if/rx_reset_block/rx_reset_buf.reset_latch
                                                       system/phy_en.phy_ipb_ctrl/udp_if/rx_reset_block/rx_reset_buf.reset_latch
    SLICE_X84Y142.A5     net (fanout=1)        0.190   system/phy_en.phy_ipb_ctrl/udp_if/rx_reset_block/rx_reset_buf.reset_latch
    SLICE_X84Y142.A      Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/rx_reset_block/rx_reset_buf.reset_latch
                                                       system/phy_en.phy_ipb_ctrl/udp_if/rx_reset_block/rx_reset1
    SLICE_X60Y124.C5     net (fanout=535)      2.673   system/phy_en.phy_ipb_ctrl/udp_if/rx_reset
    SLICE_X60Y124.CMUX   Tilo                  0.198   system/phy_en.phy_ipb_ctrl/udp_if/tx_byte_sum/lo_byte_calc.hi_byte_int<8>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/_n0386_inv1
    SLICE_X65Y155.CE     net (fanout=28)       2.259   system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/_n0386_inv
    SLICE_X65Y155.CLK    Tceck                 0.318   system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/ip_pkt.pkt_mask<28>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/ip_pkt.pkt_mask_26
    -------------------------------------------------  ---------------------------
    Total                                      6.087ns (0.965ns logic, 5.122ns route)
                                                       (15.9% logic, 84.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.784ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid (FF)
  Destination:          system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/ip_pkt.pkt_mask_26 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.083ns (Levels of Logic = 1)
  Clock Path Skew:      -0.098ns (0.862 - 0.960)
  Source Clock:         system/mac_clk<2> rising at 0.000ns
  Destination Clock:    system/mac_clk<2> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid to system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/ip_pkt.pkt_mask_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X84Y119.BMUX   Tshcko                0.468   system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/rx_axi_shim/rx_state_FSM_FFd2
                                                       system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid
    SLICE_X60Y124.C4     net (fanout=138)      1.844   system/mac_rx_valid<2>
    SLICE_X60Y124.CMUX   Tilo                  0.194   system/phy_en.phy_ipb_ctrl/udp_if/tx_byte_sum/lo_byte_calc.hi_byte_int<8>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/_n0386_inv1
    SLICE_X65Y155.CE     net (fanout=28)       2.259   system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/_n0386_inv
    SLICE_X65Y155.CLK    Tceck                 0.318   system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/ip_pkt.pkt_mask<28>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/ip_pkt.pkt_mask_26
    -------------------------------------------------  ---------------------------
    Total                                      5.083ns (0.980ns logic, 4.103ns route)
                                                       (19.3% logic, 80.7% route)

--------------------------------------------------------------------------------

Hold Paths: TS_system_phy_en_phy_eth_clk125_out = PERIOD TIMEGRP
        "system/phy_en.phy_eth/clk125_out" 8 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point system/phy_en.phy_ipb_ctrl/udp_if/internal_ram/Mram_ram (RAMB36_X5Y25.DIADI0), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.032ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/phy_en.phy_ipb_ctrl/udp_if/rx_ram_mux/dia_0 (FF)
  Destination:          system/phy_en.phy_ipb_ctrl/udp_if/internal_ram/Mram_ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.187ns (Levels of Logic = 0)
  Clock Path Skew:      0.155ns (0.474 - 0.319)
  Source Clock:         system/mac_clk<2> rising at 8.000ns
  Destination Clock:    system/mac_clk<2> rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/phy_en.phy_ipb_ctrl/udp_if/rx_ram_mux/dia_0 to system/phy_en.phy_ipb_ctrl/udp_if/internal_ram/Mram_ram
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X86Y129.AQ        Tcko                  0.115   system/phy_en.phy_ipb_ctrl/udp_if/dia<3>
                                                          system/phy_en.phy_ipb_ctrl/udp_if/rx_ram_mux/dia_0
    RAMB36_X5Y25.DIADI0     net (fanout=1)        0.270   system/phy_en.phy_ipb_ctrl/udp_if/dia<0>
    RAMB36_X5Y25.CLKARDCLKL Trckd_DIA   (-Th)     0.198   system/phy_en.phy_ipb_ctrl/udp_if/internal_ram/Mram_ram
                                                          system/phy_en.phy_ipb_ctrl/udp_if/internal_ram/Mram_ram
    ----------------------------------------------------  ---------------------------
    Total                                         0.187ns (-0.083ns logic, 0.270ns route)
                                                          (-44.4% logic, 144.4% route)

--------------------------------------------------------------------------------

Paths for end point system/phy_en.phy_ipb_ctrl/udp_if/internal_ram/Mram_ram (RAMB36_X5Y25.DIADI1), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.037ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/phy_en.phy_ipb_ctrl/udp_if/rx_ram_mux/dia_1 (FF)
  Destination:          system/phy_en.phy_ipb_ctrl/udp_if/internal_ram/Mram_ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.192ns (Levels of Logic = 0)
  Clock Path Skew:      0.155ns (0.474 - 0.319)
  Source Clock:         system/mac_clk<2> rising at 8.000ns
  Destination Clock:    system/mac_clk<2> rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/phy_en.phy_ipb_ctrl/udp_if/rx_ram_mux/dia_1 to system/phy_en.phy_ipb_ctrl/udp_if/internal_ram/Mram_ram
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X86Y129.BQ        Tcko                  0.115   system/phy_en.phy_ipb_ctrl/udp_if/dia<3>
                                                          system/phy_en.phy_ipb_ctrl/udp_if/rx_ram_mux/dia_1
    RAMB36_X5Y25.DIADI1     net (fanout=1)        0.275   system/phy_en.phy_ipb_ctrl/udp_if/dia<1>
    RAMB36_X5Y25.CLKARDCLKL Trckd_DIA   (-Th)     0.198   system/phy_en.phy_ipb_ctrl/udp_if/internal_ram/Mram_ram
                                                          system/phy_en.phy_ipb_ctrl/udp_if/internal_ram/Mram_ram
    ----------------------------------------------------  ---------------------------
    Total                                         0.192ns (-0.083ns logic, 0.275ns route)
                                                          (-43.2% logic, 143.2% route)

--------------------------------------------------------------------------------

Paths for end point system/phy_en.phy_ipb_ctrl/udp_if/RARP_block/rarp_end_addr_0 (SLICE_X76Y157.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.055ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/phy_en.phy_ipb_ctrl/udp_if/RARP_block/send_packet.last_we (FF)
  Destination:          system/phy_en.phy_ipb_ctrl/udp_if/RARP_block/rarp_end_addr_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.067ns (Levels of Logic = 1)
  Clock Path Skew:      0.012ns (0.066 - 0.054)
  Source Clock:         system/mac_clk<2> rising at 8.000ns
  Destination Clock:    system/mac_clk<2> rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/phy_en.phy_ipb_ctrl/udp_if/RARP_block/send_packet.last_we to system/phy_en.phy_ipb_ctrl/udp_if/RARP_block/rarp_end_addr_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X77Y157.BQ     Tcko                  0.098   system/phy_en.phy_ipb_ctrl/udp_if/RARP_block/send_packet.last_we
                                                       system/phy_en.phy_ipb_ctrl/udp_if/RARP_block/send_packet.last_we
    SLICE_X76Y157.A6     net (fanout=1)        0.045   system/phy_en.phy_ipb_ctrl/udp_if/RARP_block/send_packet.last_we
    SLICE_X76Y157.CLK    Tah         (-Th)     0.076   system/phy_en.phy_ipb_ctrl/udp_if/rarp_end_addr<0>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/RARP_block/rarp_end_addr_0_rstpot1
                                                       system/phy_en.phy_ipb_ctrl/udp_if/RARP_block/rarp_end_addr_0
    -------------------------------------------------  ---------------------------
    Total                                      0.067ns (0.022ns logic, 0.045ns route)
                                                       (32.8% logic, 67.2% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_system_phy_en_phy_eth_clk125_out = PERIOD TIMEGRP
        "system/phy_en.phy_eth/clk125_out" 8 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 4.668ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.332ns (300.120MHz) (Tbrper_I)
  Physical resource: system/phy_en.phy_eth/clkbuf/I
  Logical resource: system/phy_en.phy_eth/clkbuf/I
  Location pin: BUFR_X2Y5.I
  Clock network: system/phy_en.phy_eth/clk125_out
--------------------------------------------------------------------------------
Slack: 4.800ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.200ns (312.500MHz) (Tgtxper_USRCLK)
  Physical resource: system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_v6_gtxwizard_i/gtxe1_i/RXUSRCLK2
  Logical resource: system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_v6_gtxwizard_i/gtxe1_i/RXUSRCLK2
  Location pin: GTXE1_X0Y10.RXUSRCLK2
  Clock network: system/mac_clk<2>
--------------------------------------------------------------------------------
Slack: 4.800ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.200ns (312.500MHz) (Tgtxper_USRCLK)
  Physical resource: system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_v6_gtxwizard_i/gtxe1_i/TXUSRCLK2
  Logical resource: system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_v6_gtxwizard_i/gtxe1_i/TXUSRCLK2
  Location pin: GTXE1_X0Y10.TXUSRCLK2
  Clock network: system/mac_clk<2>
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_system_amc_p0_en_amc_p0_eth_clk125_out = PERIOD TIMEGRP   
      "system/amc_p0_en.amc_p0_eth/clk125_out" 8 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 44518 paths analyzed, 13547 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   6.300ns.
--------------------------------------------------------------------------------

Paths for end point system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/tx_byte_sum/lo_byte_7 (SLICE_X97Y97.CIN), 144 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.700ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram7 (RAM)
  Destination:          system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/tx_byte_sum/lo_byte_7 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.084ns (Levels of Logic = 3)
  Clock Path Skew:      -0.181ns (0.885 - 1.066)
  Source Clock:         system/mac_clk<0> rising at 0.000ns
  Destination Clock:    system/mac_clk<0> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram7 to system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/tx_byte_sum/lo_byte_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y15.DOBDO0  Trcko_DOB             2.073   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram7
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram7
    SLICE_X89Y80.A1      net (fanout=1)        1.838   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_tx_ram/ram_out<24>
    SLICE_X89Y80.A       Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/tx_main/udp_build_data.pay_len<3>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_tx_ram/Mmux_tx_dob11
    SLICE_X97Y96.A3      net (fanout=4)        1.503   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/udpdob<0>
    SLICE_X97Y96.COUT    Topcya                0.409   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/tx_byte_sum/lo_byte<3>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/tx_byte_sum/Madd_lo_byte_calc.hi_byte_int[8]_lo_byte_calc.lo_byte_int[8]_add_7_OUT_lut<0>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/tx_byte_sum/Madd_lo_byte_calc.hi_byte_int[8]_lo_byte_calc.lo_byte_int[8]_add_7_OUT_cy<3>
    SLICE_X97Y97.CIN     net (fanout=1)        0.000   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/tx_byte_sum/Madd_lo_byte_calc.hi_byte_int[8]_lo_byte_calc.lo_byte_int[8]_add_7_OUT_cy<3>
    SLICE_X97Y97.CLK     Tcinck                0.193   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/tx_byte_sum/lo_byte<7>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/tx_byte_sum/Madd_lo_byte_calc.hi_byte_int[8]_lo_byte_calc.lo_byte_int[8]_add_7_OUT_cy<7>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/tx_byte_sum/lo_byte_7
    -------------------------------------------------  ---------------------------
    Total                                      6.084ns (2.743ns logic, 3.341ns route)
                                                       (45.1% logic, 54.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.148ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram5 (RAM)
  Destination:          system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/tx_byte_sum/lo_byte_7 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.582ns (Levels of Logic = 3)
  Clock Path Skew:      -0.235ns (0.885 - 1.120)
  Source Clock:         system/mac_clk<0> rising at 0.000ns
  Destination Clock:    system/mac_clk<0> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram5 to system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/tx_byte_sum/lo_byte_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X5Y12.DOBDO2  Trcko_DOB             2.073   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram5
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram5
    SLICE_X87Y80.A3      net (fanout=1)        1.467   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_tx_ram/ram_out<18>
    SLICE_X87Y80.A       Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/tx_main/udp_build_data.pay_len<7>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_tx_ram/Mmux_tx_dob31
    SLICE_X97Y96.C3      net (fanout=4)        1.443   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/udpdob<2>
    SLICE_X97Y96.COUT    Topcyc                0.338   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/tx_byte_sum/lo_byte<3>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/tx_byte_sum/Madd_lo_byte_calc.hi_byte_int[8]_lo_byte_calc.lo_byte_int[8]_add_7_OUT_lut<2>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/tx_byte_sum/Madd_lo_byte_calc.hi_byte_int[8]_lo_byte_calc.lo_byte_int[8]_add_7_OUT_cy<3>
    SLICE_X97Y97.CIN     net (fanout=1)        0.000   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/tx_byte_sum/Madd_lo_byte_calc.hi_byte_int[8]_lo_byte_calc.lo_byte_int[8]_add_7_OUT_cy<3>
    SLICE_X97Y97.CLK     Tcinck                0.193   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/tx_byte_sum/lo_byte<7>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/tx_byte_sum/Madd_lo_byte_calc.hi_byte_int[8]_lo_byte_calc.lo_byte_int[8]_add_7_OUT_cy<7>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/tx_byte_sum/lo_byte_7
    -------------------------------------------------  ---------------------------
    Total                                      5.582ns (2.672ns logic, 2.910ns route)
                                                       (47.9% logic, 52.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.243ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram5 (RAM)
  Destination:          system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/tx_byte_sum/lo_byte_7 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.487ns (Levels of Logic = 3)
  Clock Path Skew:      -0.235ns (0.885 - 1.120)
  Source Clock:         system/mac_clk<0> rising at 0.000ns
  Destination Clock:    system/mac_clk<0> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram5 to system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/tx_byte_sum/lo_byte_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X5Y12.DOBDO0  Trcko_DOB             2.073   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram5
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram5
    SLICE_X89Y80.A5      net (fanout=1)        1.241   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_tx_ram/ram_out<16>
    SLICE_X89Y80.A       Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/tx_main/udp_build_data.pay_len<3>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_tx_ram/Mmux_tx_dob11
    SLICE_X97Y96.A3      net (fanout=4)        1.503   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/udpdob<0>
    SLICE_X97Y96.COUT    Topcya                0.409   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/tx_byte_sum/lo_byte<3>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/tx_byte_sum/Madd_lo_byte_calc.hi_byte_int[8]_lo_byte_calc.lo_byte_int[8]_add_7_OUT_lut<0>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/tx_byte_sum/Madd_lo_byte_calc.hi_byte_int[8]_lo_byte_calc.lo_byte_int[8]_add_7_OUT_cy<3>
    SLICE_X97Y97.CIN     net (fanout=1)        0.000   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/tx_byte_sum/Madd_lo_byte_calc.hi_byte_int[8]_lo_byte_calc.lo_byte_int[8]_add_7_OUT_cy<3>
    SLICE_X97Y97.CLK     Tcinck                0.193   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/tx_byte_sum/lo_byte<7>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/tx_byte_sum/Madd_lo_byte_calc.hi_byte_int[8]_lo_byte_calc.lo_byte_int[8]_add_7_OUT_cy<7>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/tx_byte_sum/lo_byte_7
    -------------------------------------------------  ---------------------------
    Total                                      5.487ns (2.743ns logic, 2.744ns route)
                                                       (50.0% logic, 50.0% route)

--------------------------------------------------------------------------------

Paths for end point system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/tx_byte_sum/lo_byte_8 (SLICE_X97Y98.CIN), 288 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.720ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram7 (RAM)
  Destination:          system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/tx_byte_sum/lo_byte_8 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.063ns (Levels of Logic = 4)
  Clock Path Skew:      -0.182ns (0.884 - 1.066)
  Source Clock:         system/mac_clk<0> rising at 0.000ns
  Destination Clock:    system/mac_clk<0> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram7 to system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/tx_byte_sum/lo_byte_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y15.DOBDO0  Trcko_DOB             2.073   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram7
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram7
    SLICE_X89Y80.A1      net (fanout=1)        1.838   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_tx_ram/ram_out<24>
    SLICE_X89Y80.A       Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/tx_main/udp_build_data.pay_len<3>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_tx_ram/Mmux_tx_dob11
    SLICE_X97Y96.A3      net (fanout=4)        1.503   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/udpdob<0>
    SLICE_X97Y96.COUT    Topcya                0.409   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/tx_byte_sum/lo_byte<3>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/tx_byte_sum/Madd_lo_byte_calc.hi_byte_int[8]_lo_byte_calc.lo_byte_int[8]_add_7_OUT_lut<0>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/tx_byte_sum/Madd_lo_byte_calc.hi_byte_int[8]_lo_byte_calc.lo_byte_int[8]_add_7_OUT_cy<3>
    SLICE_X97Y97.CIN     net (fanout=1)        0.000   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/tx_byte_sum/Madd_lo_byte_calc.hi_byte_int[8]_lo_byte_calc.lo_byte_int[8]_add_7_OUT_cy<3>
    SLICE_X97Y97.COUT    Tbyp                  0.078   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/tx_byte_sum/lo_byte<7>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/tx_byte_sum/Madd_lo_byte_calc.hi_byte_int[8]_lo_byte_calc.lo_byte_int[8]_add_7_OUT_cy<7>
    SLICE_X97Y98.CIN     net (fanout=1)        0.000   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/tx_byte_sum/Madd_lo_byte_calc.hi_byte_int[8]_lo_byte_calc.lo_byte_int[8]_add_7_OUT_cy<7>
    SLICE_X97Y98.CLK     Tcinck                0.094   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/tx_byte_sum/lo_byte<8>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/tx_byte_sum/Madd_lo_byte_calc.hi_byte_int[8]_lo_byte_calc.lo_byte_int[8]_add_7_OUT_xor<8>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/tx_byte_sum/lo_byte_8
    -------------------------------------------------  ---------------------------
    Total                                      6.063ns (2.722ns logic, 3.341ns route)
                                                       (44.9% logic, 55.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.128ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram4 (RAM)
  Destination:          system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/tx_byte_sum/lo_byte_8 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.587ns (Levels of Logic = 3)
  Clock Path Skew:      -0.250ns (0.884 - 1.134)
  Source Clock:         system/mac_clk<0> rising at 0.000ns
  Destination Clock:    system/mac_clk<0> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram4 to system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/tx_byte_sum/lo_byte_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X5Y14.DOBDO0  Trcko_DOB             2.073   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram4
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram4
    SLICE_X87Y78.C1      net (fanout=1)        1.222   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_tx_ram/ram_out<12>
    SLICE_X87Y78.C       Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/tx_main/udp_build_data.pay_len<9>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_tx_ram/Mmux_tx_dob51
    SLICE_X97Y97.A3      net (fanout=4)        1.721   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/udpdob<4>
    SLICE_X97Y97.COUT    Topcya                0.409   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/tx_byte_sum/lo_byte<7>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/tx_byte_sum/Madd_lo_byte_calc.hi_byte_int[8]_lo_byte_calc.lo_byte_int[8]_add_7_OUT_lut<4>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/tx_byte_sum/Madd_lo_byte_calc.hi_byte_int[8]_lo_byte_calc.lo_byte_int[8]_add_7_OUT_cy<7>
    SLICE_X97Y98.CIN     net (fanout=1)        0.000   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/tx_byte_sum/Madd_lo_byte_calc.hi_byte_int[8]_lo_byte_calc.lo_byte_int[8]_add_7_OUT_cy<7>
    SLICE_X97Y98.CLK     Tcinck                0.094   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/tx_byte_sum/lo_byte<8>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/tx_byte_sum/Madd_lo_byte_calc.hi_byte_int[8]_lo_byte_calc.lo_byte_int[8]_add_7_OUT_xor<8>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/tx_byte_sum/lo_byte_8
    -------------------------------------------------  ---------------------------
    Total                                      5.587ns (2.644ns logic, 2.943ns route)
                                                       (47.3% logic, 52.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.160ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram4 (RAM)
  Destination:          system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/tx_byte_sum/lo_byte_8 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.555ns (Levels of Logic = 3)
  Clock Path Skew:      -0.250ns (0.884 - 1.134)
  Source Clock:         system/mac_clk<0> rising at 0.000ns
  Destination Clock:    system/mac_clk<0> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram4 to system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/tx_byte_sum/lo_byte_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X5Y14.DOBDO1  Trcko_DOB             2.073   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram4
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram4
    SLICE_X87Y80.D1      net (fanout=1)        1.325   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_tx_ram/ram_out<13>
    SLICE_X87Y80.D       Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/tx_main/udp_build_data.pay_len<7>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_tx_ram/Mmux_tx_dob61
    SLICE_X97Y97.B2      net (fanout=4)        1.591   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/udpdob<5>
    SLICE_X97Y97.COUT    Topcyb                0.404   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/tx_byte_sum/lo_byte<7>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/tx_byte_sum/Madd_lo_byte_calc.hi_byte_int[8]_lo_byte_calc.lo_byte_int[8]_add_7_OUT_lut<5>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/tx_byte_sum/Madd_lo_byte_calc.hi_byte_int[8]_lo_byte_calc.lo_byte_int[8]_add_7_OUT_cy<7>
    SLICE_X97Y98.CIN     net (fanout=1)        0.000   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/tx_byte_sum/Madd_lo_byte_calc.hi_byte_int[8]_lo_byte_calc.lo_byte_int[8]_add_7_OUT_cy<7>
    SLICE_X97Y98.CLK     Tcinck                0.094   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/tx_byte_sum/lo_byte<8>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/tx_byte_sum/Madd_lo_byte_calc.hi_byte_int[8]_lo_byte_calc.lo_byte_int[8]_add_7_OUT_xor<8>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/tx_byte_sum/lo_byte_8
    -------------------------------------------------  ---------------------------
    Total                                      5.555ns (2.639ns logic, 2.916ns route)
                                                       (47.5% logic, 52.5% route)

--------------------------------------------------------------------------------

Paths for end point system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/tx_byte_sum/lo_byte_5 (SLICE_X97Y97.CIN), 144 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.740ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram7 (RAM)
  Destination:          system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/tx_byte_sum/lo_byte_5 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.044ns (Levels of Logic = 3)
  Clock Path Skew:      -0.181ns (0.885 - 1.066)
  Source Clock:         system/mac_clk<0> rising at 0.000ns
  Destination Clock:    system/mac_clk<0> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram7 to system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/tx_byte_sum/lo_byte_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y15.DOBDO0  Trcko_DOB             2.073   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram7
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram7
    SLICE_X89Y80.A1      net (fanout=1)        1.838   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_tx_ram/ram_out<24>
    SLICE_X89Y80.A       Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/tx_main/udp_build_data.pay_len<3>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_tx_ram/Mmux_tx_dob11
    SLICE_X97Y96.A3      net (fanout=4)        1.503   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/udpdob<0>
    SLICE_X97Y96.COUT    Topcya                0.409   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/tx_byte_sum/lo_byte<3>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/tx_byte_sum/Madd_lo_byte_calc.hi_byte_int[8]_lo_byte_calc.lo_byte_int[8]_add_7_OUT_lut<0>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/tx_byte_sum/Madd_lo_byte_calc.hi_byte_int[8]_lo_byte_calc.lo_byte_int[8]_add_7_OUT_cy<3>
    SLICE_X97Y97.CIN     net (fanout=1)        0.000   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/tx_byte_sum/Madd_lo_byte_calc.hi_byte_int[8]_lo_byte_calc.lo_byte_int[8]_add_7_OUT_cy<3>
    SLICE_X97Y97.CLK     Tcinck                0.153   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/tx_byte_sum/lo_byte<7>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/tx_byte_sum/Madd_lo_byte_calc.hi_byte_int[8]_lo_byte_calc.lo_byte_int[8]_add_7_OUT_cy<7>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/tx_byte_sum/lo_byte_5
    -------------------------------------------------  ---------------------------
    Total                                      6.044ns (2.703ns logic, 3.341ns route)
                                                       (44.7% logic, 55.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.188ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram5 (RAM)
  Destination:          system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/tx_byte_sum/lo_byte_5 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.542ns (Levels of Logic = 3)
  Clock Path Skew:      -0.235ns (0.885 - 1.120)
  Source Clock:         system/mac_clk<0> rising at 0.000ns
  Destination Clock:    system/mac_clk<0> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram5 to system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/tx_byte_sum/lo_byte_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X5Y12.DOBDO2  Trcko_DOB             2.073   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram5
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram5
    SLICE_X87Y80.A3      net (fanout=1)        1.467   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_tx_ram/ram_out<18>
    SLICE_X87Y80.A       Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/tx_main/udp_build_data.pay_len<7>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_tx_ram/Mmux_tx_dob31
    SLICE_X97Y96.C3      net (fanout=4)        1.443   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/udpdob<2>
    SLICE_X97Y96.COUT    Topcyc                0.338   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/tx_byte_sum/lo_byte<3>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/tx_byte_sum/Madd_lo_byte_calc.hi_byte_int[8]_lo_byte_calc.lo_byte_int[8]_add_7_OUT_lut<2>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/tx_byte_sum/Madd_lo_byte_calc.hi_byte_int[8]_lo_byte_calc.lo_byte_int[8]_add_7_OUT_cy<3>
    SLICE_X97Y97.CIN     net (fanout=1)        0.000   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/tx_byte_sum/Madd_lo_byte_calc.hi_byte_int[8]_lo_byte_calc.lo_byte_int[8]_add_7_OUT_cy<3>
    SLICE_X97Y97.CLK     Tcinck                0.153   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/tx_byte_sum/lo_byte<7>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/tx_byte_sum/Madd_lo_byte_calc.hi_byte_int[8]_lo_byte_calc.lo_byte_int[8]_add_7_OUT_cy<7>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/tx_byte_sum/lo_byte_5
    -------------------------------------------------  ---------------------------
    Total                                      5.542ns (2.632ns logic, 2.910ns route)
                                                       (47.5% logic, 52.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.283ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram5 (RAM)
  Destination:          system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/tx_byte_sum/lo_byte_5 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.447ns (Levels of Logic = 3)
  Clock Path Skew:      -0.235ns (0.885 - 1.120)
  Source Clock:         system/mac_clk<0> rising at 0.000ns
  Destination Clock:    system/mac_clk<0> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram5 to system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/tx_byte_sum/lo_byte_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X5Y12.DOBDO0  Trcko_DOB             2.073   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram5
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram5
    SLICE_X89Y80.A5      net (fanout=1)        1.241   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_tx_ram/ram_out<16>
    SLICE_X89Y80.A       Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/tx_main/udp_build_data.pay_len<3>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_tx_ram/Mmux_tx_dob11
    SLICE_X97Y96.A3      net (fanout=4)        1.503   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/udpdob<0>
    SLICE_X97Y96.COUT    Topcya                0.409   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/tx_byte_sum/lo_byte<3>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/tx_byte_sum/Madd_lo_byte_calc.hi_byte_int[8]_lo_byte_calc.lo_byte_int[8]_add_7_OUT_lut<0>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/tx_byte_sum/Madd_lo_byte_calc.hi_byte_int[8]_lo_byte_calc.lo_byte_int[8]_add_7_OUT_cy<3>
    SLICE_X97Y97.CIN     net (fanout=1)        0.000   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/tx_byte_sum/Madd_lo_byte_calc.hi_byte_int[8]_lo_byte_calc.lo_byte_int[8]_add_7_OUT_cy<3>
    SLICE_X97Y97.CLK     Tcinck                0.153   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/tx_byte_sum/lo_byte<7>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/tx_byte_sum/Madd_lo_byte_calc.hi_byte_int[8]_lo_byte_calc.lo_byte_int[8]_add_7_OUT_cy<7>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/tx_byte_sum/lo_byte_5
    -------------------------------------------------  ---------------------------
    Total                                      5.447ns (2.703ns logic, 2.744ns route)
                                                       (49.6% logic, 50.4% route)

--------------------------------------------------------------------------------

Hold Paths: TS_system_amc_p0_en_amc_p0_eth_clk125_out = PERIOD TIMEGRP
        "system/amc_p0_en.amc_p0_eth/clk125_out" 8 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/v6_emac (TEMAC_X0Y0.PHYEMACRXNOTINTABLE), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.019ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/amc_p0_en.amc_p0_eth/basex/rxnotintable_r (FF)
  Destination:          system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/v6_emac (CPU)
  Requirement:          0.000ns
  Data Path Delay:      0.056ns (Levels of Logic = 0)
  Clock Path Skew:      0.037ns (0.365 - 0.328)
  Source Clock:         system/mac_clk<0> rising at 8.000ns
  Destination Clock:    system/mac_clk<0> rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/amc_p0_en.amc_p0_eth/basex/rxnotintable_r to system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/v6_emac
    Location                       Delay type         Delay(ns)  Physical Resource
                                                                 Logical Resource(s)
    -----------------------------------------------------------  -------------------
    SLICE_X95Y85.CQ                Tcko                  0.098   system/amc_p0_en.amc_p0_eth/basex/rxnotintable_r
                                                                 system/amc_p0_en.amc_p0_eth/basex/rxnotintable_r
    TEMAC_X0Y0.PHYEMACRXNOTINTABLE net (fanout=1)        0.228   system/amc_p0_en.amc_p0_eth/basex/rxnotintable_r
    TEMAC_X0Y0.PHYEMACGTXCLK       Tmacckd_NOTINT(-Th)     0.270   system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/v6_emac
                                                                 system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/v6_emac
    -----------------------------------------------------------  ---------------------------
    Total                                                0.056ns (-0.172ns logic, 0.228ns route)
                                                                 (-307.1% logic, 407.1% route)

--------------------------------------------------------------------------------

Paths for end point system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram12 (RAMB36_X3Y10.DIADI1), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.024ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/payload/payload_data_sig_5 (FF)
  Destination:          system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram12 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.158ns (Levels of Logic = 0)
  Clock Path Skew:      0.134ns (0.425 - 0.291)
  Source Clock:         system/mac_clk<0> rising at 8.000ns
  Destination Clock:    system/mac_clk<0> rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/payload/payload_data_sig_5 to system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram12
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X70Y51.BQ         Tcko                  0.115   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/payload_data<7>
                                                          system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/payload/payload_data_sig_5
    RAMB36_X3Y10.DIADI1     net (fanout=5)        0.241   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/payload_data<5>
    RAMB36_X3Y10.CLKARDCLKL Trckd_DIA   (-Th)     0.198   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram12
                                                          system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram12
    ----------------------------------------------------  ---------------------------
    Total                                         0.158ns (-0.083ns logic, 0.241ns route)
                                                          (-52.5% logic, 152.5% route)

--------------------------------------------------------------------------------

Paths for end point system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/v6_emac (TEMAC_X0Y0.PHYEMACRXCLKCORCNT2), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.024ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/amc_p0_en.amc_p0_eth/basex/rxclkcorcnt_r_2 (FF)
  Destination:          system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/v6_emac (CPU)
  Requirement:          0.000ns
  Data Path Delay:      0.088ns (Levels of Logic = 0)
  Clock Path Skew:      0.064ns (0.788 - 0.724)
  Source Clock:         system/mac_clk<0> rising at 8.000ns
  Destination Clock:    system/mac_clk<0> rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Slow Process Corner: system/amc_p0_en.amc_p0_eth/basex/rxclkcorcnt_r_2 to system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/v6_emac
    Location                       Delay type         Delay(ns)  Physical Resource
                                                                 Logical Resource(s)
    -----------------------------------------------------------  -------------------
    SLICE_X97Y88.CQ                Tcko                  0.270   system/amc_p0_en.amc_p0_eth/basex/rxclkcorcnt_r<2>
                                                                 system/amc_p0_en.amc_p0_eth/basex/rxclkcorcnt_r_2
    TEMAC_X0Y0.PHYEMACRXCLKCORCNT2 net (fanout=1)        0.525   system/amc_p0_en.amc_p0_eth/basex/rxclkcorcnt_r<2>
    TEMAC_X0Y0.PHYEMACGTXCLK       Tmacckd_CORCNT(-Th)     0.707   system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/v6_emac
                                                                 system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/v6_emac
    -----------------------------------------------------------  ---------------------------
    Total                                                0.088ns (-0.437ns logic, 0.525ns route)
                                                                 (-496.6% logic, 596.6% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_system_amc_p0_en_amc_p0_eth_clk125_out = PERIOD TIMEGRP
        "system/amc_p0_en.amc_p0_eth/clk125_out" 8 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 4.668ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.332ns (300.120MHz) (Tbrper_I)
  Physical resource: system/amc_p0_en.amc_p0_eth/clkbuf/I
  Logical resource: system/amc_p0_en.amc_p0_eth/clkbuf/I
  Location pin: BUFR_X2Y4.I
  Clock network: system/amc_p0_en.amc_p0_eth/clk125_out
--------------------------------------------------------------------------------
Slack: 4.800ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.200ns (312.500MHz) (Tgtxper_USRCLK)
  Physical resource: system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_v6_gtxwizard_i/gtxe1_i/RXUSRCLK2
  Logical resource: system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_v6_gtxwizard_i/gtxe1_i/RXUSRCLK2
  Location pin: GTXE1_X0Y9.RXUSRCLK2
  Clock network: system/mac_clk<0>
--------------------------------------------------------------------------------
Slack: 4.800ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.200ns (312.500MHz) (Tgtxper_USRCLK)
  Physical resource: system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_v6_gtxwizard_i/gtxe1_i/TXUSRCLK2
  Logical resource: system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_v6_gtxwizard_i/gtxe1_i/TXUSRCLK2
  Location pin: GTXE1_X0Y9.TXUSRCLK2
  Clock network: system/mac_clk<0>
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_xpoint1_clk1_p = PERIOD TIMEGRP "xpoint1_clk1_p" 25 ns 
HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is  10.000ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_xpoint1_clk1_p = PERIOD TIMEGRP "xpoint1_clk1_p" 25 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 2.739ns (period - min period limit)
  Period: 4.167ns
  Min period limit: 1.428ns (700.280MHz) (Tmmcmper_CLKOUT(Foutmax))
  Physical resource: system/gbt_phase_monitoring/ttclk_pll/mmcm_adv_inst/CLKOUT0
  Logical resource: system/gbt_phase_monitoring/ttclk_pll/mmcm_adv_inst/CLKOUT0
  Location pin: MMCM_ADV_X0Y5.CLKOUT0
  Clock network: system/gbt_phase_monitoring/ttclk_pll/clkout0
--------------------------------------------------------------------------------
Slack: 15.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 25.000ns
  Low pulse: 12.500ns
  Low pulse limit: 5.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: system/gbt_phase_monitoring/ttclk_pll/mmcm_adv_inst/CLKIN1
  Logical resource: system/gbt_phase_monitoring/ttclk_pll/mmcm_adv_inst/CLKIN1
  Location pin: MMCM_ADV_X0Y5.CLKIN1
  Clock network: system/xpoint1_clk1
--------------------------------------------------------------------------------
Slack: 15.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 25.000ns
  High pulse: 12.500ns
  High pulse limit: 5.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: system/gbt_phase_monitoring/ttclk_pll/mmcm_adv_inst/CLKIN1
  Logical resource: system/gbt_phase_monitoring/ttclk_pll/mmcm_adv_inst/CLKIN1
  Location pin: MMCM_ADV_X0Y5.CLKIN1
  Clock network: system/xpoint1_clk1
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_xpoint1_clk1_n = PERIOD TIMEGRP "xpoint1_clk1_n" 
TS_xpoint1_clk1_p PHASE         12.5 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 721 paths analyzed, 111 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  10.000ns.
--------------------------------------------------------------------------------

Paths for end point system/cdce_synch/fsm_sync (SLICE_X31Y36.CE), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     19.665ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/cdce_synch/cdce_control.state_FSM_FFd1 (FF)
  Destination:          system/cdce_synch/fsm_sync (FF)
  Requirement:          25.000ns
  Data Path Delay:      5.462ns (Levels of Logic = 1)
  Clock Path Skew:      0.162ns (1.603 - 1.441)
  Source Clock:         system/cdce_synch/clk_from_bufg_mux rising at 12.500ns
  Destination Clock:    system/cdce_synch/clk_from_bufg_mux rising at 37.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/cdce_synch/cdce_control.state_FSM_FFd1 to system/cdce_synch/fsm_sync
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y119.BMUX   Tshcko                0.420   system/cdce_synch/cdce_control.state_FSM_FFd2
                                                       system/cdce_synch/cdce_control.state_FSM_FFd1
    SLICE_X30Y65.A4      net (fanout=23)       2.966   system/cdce_synch/cdce_control.state_FSM_FFd1
    SLICE_X30Y65.A       Tilo                  0.068   system/cdce_synch/fsm_pwrdown
                                                       system/cdce_synch/_n0067_inv1
    SLICE_X31Y36.CE      net (fanout=2)        1.690   system/cdce_synch/_n0067_inv
    SLICE_X31Y36.CLK     Tceck                 0.318   cdce_sync_OBUF
                                                       system/cdce_synch/fsm_sync
    -------------------------------------------------  ---------------------------
    Total                                      5.462ns (0.806ns logic, 4.656ns route)
                                                       (14.8% logic, 85.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     19.761ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/cdce_synch/cdce_control.state_FSM_FFd2 (FF)
  Destination:          system/cdce_synch/fsm_sync (FF)
  Requirement:          25.000ns
  Data Path Delay:      5.366ns (Levels of Logic = 1)
  Clock Path Skew:      0.162ns (1.603 - 1.441)
  Source Clock:         system/cdce_synch/clk_from_bufg_mux rising at 12.500ns
  Destination Clock:    system/cdce_synch/clk_from_bufg_mux rising at 37.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/cdce_synch/cdce_control.state_FSM_FFd2 to system/cdce_synch/fsm_sync
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y119.BQ     Tcko                  0.337   system/cdce_synch/cdce_control.state_FSM_FFd2
                                                       system/cdce_synch/cdce_control.state_FSM_FFd2
    SLICE_X30Y65.A2      net (fanout=22)       2.953   system/cdce_synch/cdce_control.state_FSM_FFd2
    SLICE_X30Y65.A       Tilo                  0.068   system/cdce_synch/fsm_pwrdown
                                                       system/cdce_synch/_n0067_inv1
    SLICE_X31Y36.CE      net (fanout=2)        1.690   system/cdce_synch/_n0067_inv
    SLICE_X31Y36.CLK     Tceck                 0.318   cdce_sync_OBUF
                                                       system/cdce_synch/fsm_sync
    -------------------------------------------------  ---------------------------
    Total                                      5.366ns (0.723ns logic, 4.643ns route)
                                                       (13.5% logic, 86.5% route)

--------------------------------------------------------------------------------

Paths for end point system/cdce_synch/fsm_sync (SLICE_X31Y36.AX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     20.558ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/cdce_synch/cdce_control.state_FSM_FFd1 (FF)
  Destination:          system/cdce_synch/fsm_sync (FF)
  Requirement:          25.000ns
  Data Path Delay:      4.569ns (Levels of Logic = 0)
  Clock Path Skew:      0.162ns (1.603 - 1.441)
  Source Clock:         system/cdce_synch/clk_from_bufg_mux rising at 12.500ns
  Destination Clock:    system/cdce_synch/clk_from_bufg_mux rising at 37.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/cdce_synch/cdce_control.state_FSM_FFd1 to system/cdce_synch/fsm_sync
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y119.BMUX   Tshcko                0.420   system/cdce_synch/cdce_control.state_FSM_FFd2
                                                       system/cdce_synch/cdce_control.state_FSM_FFd1
    SLICE_X31Y36.AX      net (fanout=23)       4.115   system/cdce_synch/cdce_control.state_FSM_FFd1
    SLICE_X31Y36.CLK     Tdick                 0.034   cdce_sync_OBUF
                                                       system/cdce_synch/fsm_sync
    -------------------------------------------------  ---------------------------
    Total                                      4.569ns (0.454ns logic, 4.115ns route)
                                                       (9.9% logic, 90.1% route)

--------------------------------------------------------------------------------

Paths for end point system/cdce_synch/fsm_pwrdown (SLICE_X30Y65.CE), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     21.019ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/cdce_synch/cdce_control.state_FSM_FFd1 (FF)
  Destination:          system/cdce_synch/fsm_pwrdown (FF)
  Requirement:          25.000ns
  Data Path Delay:      3.992ns (Levels of Logic = 1)
  Clock Path Skew:      0.046ns (1.487 - 1.441)
  Source Clock:         system/cdce_synch/clk_from_bufg_mux rising at 12.500ns
  Destination Clock:    system/cdce_synch/clk_from_bufg_mux rising at 37.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/cdce_synch/cdce_control.state_FSM_FFd1 to system/cdce_synch/fsm_pwrdown
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y119.BMUX   Tshcko                0.420   system/cdce_synch/cdce_control.state_FSM_FFd2
                                                       system/cdce_synch/cdce_control.state_FSM_FFd1
    SLICE_X30Y65.A4      net (fanout=23)       2.966   system/cdce_synch/cdce_control.state_FSM_FFd1
    SLICE_X30Y65.A       Tilo                  0.068   system/cdce_synch/fsm_pwrdown
                                                       system/cdce_synch/_n0067_inv1
    SLICE_X30Y65.CE      net (fanout=2)        0.254   system/cdce_synch/_n0067_inv
    SLICE_X30Y65.CLK     Tceck                 0.284   system/cdce_synch/fsm_pwrdown
                                                       system/cdce_synch/fsm_pwrdown
    -------------------------------------------------  ---------------------------
    Total                                      3.992ns (0.772ns logic, 3.220ns route)
                                                       (19.3% logic, 80.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     21.115ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/cdce_synch/cdce_control.state_FSM_FFd2 (FF)
  Destination:          system/cdce_synch/fsm_pwrdown (FF)
  Requirement:          25.000ns
  Data Path Delay:      3.896ns (Levels of Logic = 1)
  Clock Path Skew:      0.046ns (1.487 - 1.441)
  Source Clock:         system/cdce_synch/clk_from_bufg_mux rising at 12.500ns
  Destination Clock:    system/cdce_synch/clk_from_bufg_mux rising at 37.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/cdce_synch/cdce_control.state_FSM_FFd2 to system/cdce_synch/fsm_pwrdown
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y119.BQ     Tcko                  0.337   system/cdce_synch/cdce_control.state_FSM_FFd2
                                                       system/cdce_synch/cdce_control.state_FSM_FFd2
    SLICE_X30Y65.A2      net (fanout=22)       2.953   system/cdce_synch/cdce_control.state_FSM_FFd2
    SLICE_X30Y65.A       Tilo                  0.068   system/cdce_synch/fsm_pwrdown
                                                       system/cdce_synch/_n0067_inv1
    SLICE_X30Y65.CE      net (fanout=2)        0.254   system/cdce_synch/_n0067_inv
    SLICE_X30Y65.CLK     Tceck                 0.284   system/cdce_synch/fsm_pwrdown
                                                       system/cdce_synch/fsm_pwrdown
    -------------------------------------------------  ---------------------------
    Total                                      3.896ns (0.689ns logic, 3.207ns route)
                                                       (17.7% logic, 82.3% route)

--------------------------------------------------------------------------------

Hold Paths: TS_xpoint1_clk1_n = PERIOD TIMEGRP "xpoint1_clk1_n" TS_xpoint1_clk1_p PHASE
        12.5 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point system/cdce_synch/cdce_control.timer_6 (SLICE_X21Y118.C5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.108ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/cdce_synch/cdce_control.timer_6 (FF)
  Destination:          system/cdce_synch/cdce_control.timer_6 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.108ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         system/cdce_synch/clk_from_bufg_mux rising at 37.500ns
  Destination Clock:    system/cdce_synch/clk_from_bufg_mux rising at 37.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/cdce_synch/cdce_control.timer_6 to system/cdce_synch/cdce_control.timer_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y118.CQ     Tcko                  0.098   system/cdce_synch/cdce_control.timer_7
                                                       system/cdce_synch/cdce_control.timer_6
    SLICE_X21Y118.C5     net (fanout=3)        0.066   system/cdce_synch/cdce_control.timer_6
    SLICE_X21Y118.CLK    Tah         (-Th)     0.056   system/cdce_synch/cdce_control.timer_7
                                                       system/cdce_synch/Mmux_cdce_control.state[1]_cdce_control.timer[19]_wide_mux_13_OUT171
                                                       system/cdce_synch/cdce_control.timer_6
    -------------------------------------------------  ---------------------------
    Total                                      0.108ns (0.042ns logic, 0.066ns route)
                                                       (38.9% logic, 61.1% route)

--------------------------------------------------------------------------------

Paths for end point system/cdce_synch/cdce_control.timer_10 (SLICE_X21Y120.C5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.108ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/cdce_synch/cdce_control.timer_10 (FF)
  Destination:          system/cdce_synch/cdce_control.timer_10 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.108ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         system/cdce_synch/clk_from_bufg_mux rising at 37.500ns
  Destination Clock:    system/cdce_synch/clk_from_bufg_mux rising at 37.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/cdce_synch/cdce_control.timer_10 to system/cdce_synch/cdce_control.timer_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y120.CQ     Tcko                  0.098   system/cdce_synch/cdce_control.timer_11
                                                       system/cdce_synch/cdce_control.timer_10
    SLICE_X21Y120.C5     net (fanout=3)        0.066   system/cdce_synch/cdce_control.timer_10
    SLICE_X21Y120.CLK    Tah         (-Th)     0.056   system/cdce_synch/cdce_control.timer_11
                                                       system/cdce_synch/Mmux_cdce_control.state[1]_cdce_control.timer[19]_wide_mux_13_OUT21
                                                       system/cdce_synch/cdce_control.timer_10
    -------------------------------------------------  ---------------------------
    Total                                      0.108ns (0.042ns logic, 0.066ns route)
                                                       (38.9% logic, 61.1% route)

--------------------------------------------------------------------------------

Paths for end point system/cdce_synch/cdce_control.timer_18 (SLICE_X21Y122.C5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.108ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/cdce_synch/cdce_control.timer_18 (FF)
  Destination:          system/cdce_synch/cdce_control.timer_18 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.108ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         system/cdce_synch/clk_from_bufg_mux rising at 37.500ns
  Destination Clock:    system/cdce_synch/clk_from_bufg_mux rising at 37.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/cdce_synch/cdce_control.timer_18 to system/cdce_synch/cdce_control.timer_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y122.CQ     Tcko                  0.098   system/cdce_synch/cdce_control.timer_19
                                                       system/cdce_synch/cdce_control.timer_18
    SLICE_X21Y122.C5     net (fanout=3)        0.066   system/cdce_synch/cdce_control.timer_18
    SLICE_X21Y122.CLK    Tah         (-Th)     0.056   system/cdce_synch/cdce_control.timer_19
                                                       system/cdce_synch/Mmux_cdce_control.state[1]_cdce_control.timer[19]_wide_mux_13_OUT101
                                                       system/cdce_synch/cdce_control.timer_18
    -------------------------------------------------  ---------------------------
    Total                                      0.108ns (0.042ns logic, 0.066ns route)
                                                       (38.9% logic, 61.1% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_xpoint1_clk1_n = PERIOD TIMEGRP "xpoint1_clk1_n" TS_xpoint1_clk1_p PHASE
        12.5 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 2.739ns (period - min period limit)
  Period: 4.167ns
  Min period limit: 1.428ns (700.280MHz) (Tmmcmper_CLKOUT(Foutmax))
  Physical resource: system/gbt_phase_monitoring/ttclk_pll/mmcm_adv_inst/CLKOUT0
  Logical resource: system/gbt_phase_monitoring/ttclk_pll/mmcm_adv_inst/CLKOUT0
  Location pin: MMCM_ADV_X0Y5.CLKOUT0
  Clock network: system/gbt_phase_monitoring/ttclk_pll/clkout0
--------------------------------------------------------------------------------
Slack: 15.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 25.000ns
  Low pulse: 12.500ns
  Low pulse limit: 5.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: system/gbt_phase_monitoring/ttclk_pll/mmcm_adv_inst/CLKIN1
  Logical resource: system/gbt_phase_monitoring/ttclk_pll/mmcm_adv_inst/CLKIN1
  Location pin: MMCM_ADV_X0Y5.CLKIN1
  Clock network: system/xpoint1_clk1
--------------------------------------------------------------------------------
Slack: 15.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 25.000ns
  High pulse: 12.500ns
  High pulse limit: 5.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: system/gbt_phase_monitoring/ttclk_pll/mmcm_adv_inst/CLKIN1
  Logical resource: system/gbt_phase_monitoring/ttclk_pll/mmcm_adv_inst/CLKIN1
  Location pin: MMCM_ADV_X0Y5.CLKIN1
  Clock network: system/xpoint1_clk1
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_system_glib_pll_clkout_31_25_c = PERIOD TIMEGRP         
"system_glib_pll_clkout_31_25_c" TS_clk125_2_p / 0.25 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.429ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_system_glib_pll_clkout_31_25_c = PERIOD TIMEGRP
        "system_glib_pll_clkout_31_25_c" TS_clk125_2_p / 0.25 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 30.571ns (period - min period limit)
  Period: 32.000ns
  Min period limit: 1.429ns (699.790MHz) (Tbcper_I)
  Physical resource: system/sram2_if/sramInterfaceIoControl/clk_bufgmux/I0
  Logical resource: system/sram2_if/sramInterfaceIoControl/clk_bufgmux/I0
  Location pin: BUFGCTRL_X0Y2.I0
  Clock network: system/glib_pll_clkout_31_25_c
--------------------------------------------------------------------------------
Slack: 30.592ns (period - min period limit)
  Period: 32.000ns
  Min period limit: 1.408ns (710.227MHz) (Tockper)
  Physical resource: system/buffers/clk_from_oddr<2>/CLK
  Logical resource: system/buffers/sramClockInverter_generate[2].sramClockInverter/CK
  Location pin: OLOGIC_X2Y101.CLK
  Clock network: system/sram_w[2]_clk
--------------------------------------------------------------------------------
Slack: 31.168ns (period - (min high pulse limit / (high pulse / period)))
  Period: 32.000ns
  High pulse: 16.000ns
  High pulse limit: 0.416ns (Trpw)
  Physical resource: system/sram2_if/bist/main_process.addressCounter<3>/SR
  Logical resource: system/sram2_if/bist/main_process.addressCounter_0/SR
  Location pin: SLICE_X8Y84.SR
  Clock network: system/sram2_if/bistReset_from_sramInterfaceIoControl
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_system_glib_pll_clkout_31_25_a = PERIOD TIMEGRP         
"system_glib_pll_clkout_31_25_a" TS_clk125_2_p / 0.25 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   2.222ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_system_glib_pll_clkout_31_25_a = PERIOD TIMEGRP
        "system_glib_pll_clkout_31_25_a" TS_clk125_2_p / 0.25 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 29.778ns (period - min period limit)
  Period: 32.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKB)
  Physical resource: system/phy_en.phy_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram11/CLKBWRCLKL
  Logical resource: system/phy_en.phy_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram11/CLKBWRCLKL
  Location pin: RAMB36_X3Y23.CLKBWRCLKL
  Clock network: user_ipb_clk
--------------------------------------------------------------------------------
Slack: 29.778ns (period - min period limit)
  Period: 32.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKB)
  Physical resource: system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram11/CLKBWRCLKL
  Logical resource: system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram11/CLKBWRCLKL
  Location pin: RAMB36_X3Y13.CLKBWRCLKL
  Clock network: user_ipb_clk
--------------------------------------------------------------------------------
Slack: 29.778ns (period - min period limit)
  Period: 32.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKB)
  Physical resource: system/phy_en.phy_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram12/CLKBWRCLKL
  Logical resource: system/phy_en.phy_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram12/CLKBWRCLKL
  Location pin: RAMB36_X3Y24.CLKBWRCLKL
  Clock network: user_ipb_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_system_glib_pll_clkout_31_25_b = PERIOD TIMEGRP         
"system_glib_pll_clkout_31_25_b" TS_clk125_2_p / 0.25 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.429ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_system_glib_pll_clkout_31_25_b = PERIOD TIMEGRP
        "system_glib_pll_clkout_31_25_b" TS_clk125_2_p / 0.25 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 30.571ns (period - min period limit)
  Period: 32.000ns
  Min period limit: 1.429ns (699.790MHz) (Tbcper_I)
  Physical resource: system/sram1_if/sramInterfaceIoControl/clk_bufgmux/I0
  Logical resource: system/sram1_if/sramInterfaceIoControl/clk_bufgmux/I0
  Location pin: BUFGCTRL_X0Y3.I0
  Clock network: system/glib_pll_clkout_31_25_b
--------------------------------------------------------------------------------
Slack: 30.592ns (period - min period limit)
  Period: 32.000ns
  Min period limit: 1.408ns (710.227MHz) (Tockper)
  Physical resource: system/buffers/clk_from_oddr<1>/CLK
  Logical resource: system/buffers/sramClockInverter_generate[1].sramClockInverter/CK
  Location pin: OLOGIC_X2Y21.CLK
  Clock network: system/sram_w[1]_clk
--------------------------------------------------------------------------------
Slack: 31.168ns (period - (min high pulse limit / (high pulse / period)))
  Period: 32.000ns
  High pulse: 16.000ns
  High pulse limit: 0.416ns (Trpw)
  Physical resource: system/sram1_if/bist/main_process.addressCounter<3>/SR
  Logical resource: system/sram1_if/bist/main_process.addressCounter_0/SR
  Location pin: SLICE_X26Y6.SR
  Clock network: system/sram1_if/bistReset_from_sramInterfaceIoControl
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_system_glib_pll_clkout_31_25_c_0 = PERIOD TIMEGRP         
"system_glib_pll_clkout_31_25_c_0" TS_clk125_2_n / 0.25 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 137543 paths analyzed, 1679 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  15.421ns.
--------------------------------------------------------------------------------

Paths for end point system/sram2_if/sramInterface/DATA_O_28 (SLICE_X39Y61.SR), 524 paths
--------------------------------------------------------------------------------
Slack (setup path):     16.579ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/phy_en.phy_ipb_ctrl/trans/sm/rmw_write (FF)
  Destination:          system/sram2_if/sramInterface/DATA_O_28 (FF)
  Requirement:          32.000ns
  Data Path Delay:      15.143ns (Levels of Logic = 5)
  Clock Path Skew:      -0.073ns (3.071 - 3.144)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/sram_w[2]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/phy_en.phy_ipb_ctrl/trans/sm/rmw_write to system/sram2_if/sramInterface/DATA_O_28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y91.BQ      Tcko                  0.381   system/phy_en.phy_ipb_ctrl/trans/sm/rmw_write
                                                       system/phy_en.phy_ipb_ctrl/trans/sm/rmw_write
    SLICE_X32Y87.A1      net (fanout=7)        1.109   system/phy_en.phy_ipb_ctrl/trans/sm/rmw_write
    SLICE_X32Y87.A       Tilo                  0.068   system/ipb_from_masters[2]_ipb_write
                                                       system/phy_en.phy_ipb_ctrl/trans/sm/write1
    SLICE_X57Y38.C4      net (fanout=2)        3.050   system/ipb_from_masters[2]_ipb_write
    SLICE_X57Y38.C       Tilo                  0.068   system/ipb_from_slaves[2]_ipb_ack
                                                       system/ipb_arb/Mmux_ipb_out_ipb_write11
    SLICE_X20Y85.A1      net (fanout=22)       5.705   usr/link_tracking_1_inst/ipb_vi2c_inst/ipb_mosi_i_ipb_write_INV_1804_o
    SLICE_X20Y85.A       Tilo                  0.068   system/sram2_if/write_from_sramInterfaceIoControl
                                                       system/sram2_if/sramInterfaceIoControl/Mmux_SRAMINT_WRITE_O11
    SLICE_X23Y93.A4      net (fanout=2)        0.824   system/sram2_if/write_from_sramInterfaceIoControl
    SLICE_X23Y93.A       Tilo                  0.068   system/sram2_if/sramInterface/control_process.startRead
                                                       system/sram2_if/sramInterface/Mmux_control_process.startRead_control_process.startRead_MUX_1994_o11
    SLICE_X24Y93.D1      net (fanout=7)        0.780   system/sram2_if/sramInterface/control_process.startRead_control_process.startRead_MUX_1994_o
    SLICE_X24Y93.D       Tilo                  0.068   system/sram2_if/sramInterface/_n0147
                                                       system/sram2_if/sramInterface/_n01471
    SLICE_X39Y61.SR      net (fanout=15)       2.441   system/sram2_if/sramInterface/_n0147
    SLICE_X39Y61.CLK     Tsrck                 0.513   system/sram2_if/bistData_from_sramInterfaceIoControl<27>
                                                       system/sram2_if/sramInterface/DATA_O_28
    -------------------------------------------------  ---------------------------
    Total                                     15.143ns (1.234ns logic, 13.909ns route)
                                                       (8.1% logic, 91.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     16.696ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/phy_en.phy_ipb_ctrl/trans/sm/hdr_6 (FF)
  Destination:          system/sram2_if/sramInterface/DATA_O_28 (FF)
  Requirement:          32.000ns
  Data Path Delay:      15.019ns (Levels of Logic = 5)
  Clock Path Skew:      -0.080ns (3.071 - 3.151)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/sram_w[2]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/phy_en.phy_ipb_ctrl/trans/sm/hdr_6 to system/sram2_if/sramInterface/DATA_O_28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y86.CQ      Tcko                  0.337   system/phy_en.phy_ipb_ctrl/trans/sm/hdr<17>
                                                       system/phy_en.phy_ipb_ctrl/trans/sm/hdr_6
    SLICE_X32Y87.A2      net (fanout=43)       1.029   system/phy_en.phy_ipb_ctrl/trans/sm/hdr<6>
    SLICE_X32Y87.A       Tilo                  0.068   system/ipb_from_masters[2]_ipb_write
                                                       system/phy_en.phy_ipb_ctrl/trans/sm/write1
    SLICE_X57Y38.C4      net (fanout=2)        3.050   system/ipb_from_masters[2]_ipb_write
    SLICE_X57Y38.C       Tilo                  0.068   system/ipb_from_slaves[2]_ipb_ack
                                                       system/ipb_arb/Mmux_ipb_out_ipb_write11
    SLICE_X20Y85.A1      net (fanout=22)       5.705   usr/link_tracking_1_inst/ipb_vi2c_inst/ipb_mosi_i_ipb_write_INV_1804_o
    SLICE_X20Y85.A       Tilo                  0.068   system/sram2_if/write_from_sramInterfaceIoControl
                                                       system/sram2_if/sramInterfaceIoControl/Mmux_SRAMINT_WRITE_O11
    SLICE_X23Y93.A4      net (fanout=2)        0.824   system/sram2_if/write_from_sramInterfaceIoControl
    SLICE_X23Y93.A       Tilo                  0.068   system/sram2_if/sramInterface/control_process.startRead
                                                       system/sram2_if/sramInterface/Mmux_control_process.startRead_control_process.startRead_MUX_1994_o11
    SLICE_X24Y93.D1      net (fanout=7)        0.780   system/sram2_if/sramInterface/control_process.startRead_control_process.startRead_MUX_1994_o
    SLICE_X24Y93.D       Tilo                  0.068   system/sram2_if/sramInterface/_n0147
                                                       system/sram2_if/sramInterface/_n01471
    SLICE_X39Y61.SR      net (fanout=15)       2.441   system/sram2_if/sramInterface/_n0147
    SLICE_X39Y61.CLK     Tsrck                 0.513   system/sram2_if/bistData_from_sramInterfaceIoControl<27>
                                                       system/sram2_if/sramInterface/DATA_O_28
    -------------------------------------------------  ---------------------------
    Total                                     15.019ns (1.190ns logic, 13.829ns route)
                                                       (7.9% logic, 92.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     16.829ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/phy_en.phy_ipb_ctrl/trans/sm/hdr_4 (FF)
  Destination:          system/sram2_if/sramInterface/DATA_O_28 (FF)
  Requirement:          32.000ns
  Data Path Delay:      14.891ns (Levels of Logic = 5)
  Clock Path Skew:      -0.075ns (3.071 - 3.146)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/sram_w[2]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/phy_en.phy_ipb_ctrl/trans/sm/hdr_4 to system/sram2_if/sramInterface/DATA_O_28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y90.CQ      Tcko                  0.381   system/phy_en.phy_ipb_ctrl/trans/sm/hdr<4>
                                                       system/phy_en.phy_ipb_ctrl/trans/sm/hdr_4
    SLICE_X32Y87.A4      net (fanout=6)        0.857   system/phy_en.phy_ipb_ctrl/trans/sm/hdr<4>
    SLICE_X32Y87.A       Tilo                  0.068   system/ipb_from_masters[2]_ipb_write
                                                       system/phy_en.phy_ipb_ctrl/trans/sm/write1
    SLICE_X57Y38.C4      net (fanout=2)        3.050   system/ipb_from_masters[2]_ipb_write
    SLICE_X57Y38.C       Tilo                  0.068   system/ipb_from_slaves[2]_ipb_ack
                                                       system/ipb_arb/Mmux_ipb_out_ipb_write11
    SLICE_X20Y85.A1      net (fanout=22)       5.705   usr/link_tracking_1_inst/ipb_vi2c_inst/ipb_mosi_i_ipb_write_INV_1804_o
    SLICE_X20Y85.A       Tilo                  0.068   system/sram2_if/write_from_sramInterfaceIoControl
                                                       system/sram2_if/sramInterfaceIoControl/Mmux_SRAMINT_WRITE_O11
    SLICE_X23Y93.A4      net (fanout=2)        0.824   system/sram2_if/write_from_sramInterfaceIoControl
    SLICE_X23Y93.A       Tilo                  0.068   system/sram2_if/sramInterface/control_process.startRead
                                                       system/sram2_if/sramInterface/Mmux_control_process.startRead_control_process.startRead_MUX_1994_o11
    SLICE_X24Y93.D1      net (fanout=7)        0.780   system/sram2_if/sramInterface/control_process.startRead_control_process.startRead_MUX_1994_o
    SLICE_X24Y93.D       Tilo                  0.068   system/sram2_if/sramInterface/_n0147
                                                       system/sram2_if/sramInterface/_n01471
    SLICE_X39Y61.SR      net (fanout=15)       2.441   system/sram2_if/sramInterface/_n0147
    SLICE_X39Y61.CLK     Tsrck                 0.513   system/sram2_if/bistData_from_sramInterfaceIoControl<27>
                                                       system/sram2_if/sramInterface/DATA_O_28
    -------------------------------------------------  ---------------------------
    Total                                     14.891ns (1.234ns logic, 13.657ns route)
                                                       (8.3% logic, 91.7% route)

--------------------------------------------------------------------------------

Paths for end point system/sram2_if/sramInterface/DATA_O_27 (SLICE_X39Y61.SR), 524 paths
--------------------------------------------------------------------------------
Slack (setup path):     16.579ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/phy_en.phy_ipb_ctrl/trans/sm/rmw_write (FF)
  Destination:          system/sram2_if/sramInterface/DATA_O_27 (FF)
  Requirement:          32.000ns
  Data Path Delay:      15.143ns (Levels of Logic = 5)
  Clock Path Skew:      -0.073ns (3.071 - 3.144)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/sram_w[2]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/phy_en.phy_ipb_ctrl/trans/sm/rmw_write to system/sram2_if/sramInterface/DATA_O_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y91.BQ      Tcko                  0.381   system/phy_en.phy_ipb_ctrl/trans/sm/rmw_write
                                                       system/phy_en.phy_ipb_ctrl/trans/sm/rmw_write
    SLICE_X32Y87.A1      net (fanout=7)        1.109   system/phy_en.phy_ipb_ctrl/trans/sm/rmw_write
    SLICE_X32Y87.A       Tilo                  0.068   system/ipb_from_masters[2]_ipb_write
                                                       system/phy_en.phy_ipb_ctrl/trans/sm/write1
    SLICE_X57Y38.C4      net (fanout=2)        3.050   system/ipb_from_masters[2]_ipb_write
    SLICE_X57Y38.C       Tilo                  0.068   system/ipb_from_slaves[2]_ipb_ack
                                                       system/ipb_arb/Mmux_ipb_out_ipb_write11
    SLICE_X20Y85.A1      net (fanout=22)       5.705   usr/link_tracking_1_inst/ipb_vi2c_inst/ipb_mosi_i_ipb_write_INV_1804_o
    SLICE_X20Y85.A       Tilo                  0.068   system/sram2_if/write_from_sramInterfaceIoControl
                                                       system/sram2_if/sramInterfaceIoControl/Mmux_SRAMINT_WRITE_O11
    SLICE_X23Y93.A4      net (fanout=2)        0.824   system/sram2_if/write_from_sramInterfaceIoControl
    SLICE_X23Y93.A       Tilo                  0.068   system/sram2_if/sramInterface/control_process.startRead
                                                       system/sram2_if/sramInterface/Mmux_control_process.startRead_control_process.startRead_MUX_1994_o11
    SLICE_X24Y93.D1      net (fanout=7)        0.780   system/sram2_if/sramInterface/control_process.startRead_control_process.startRead_MUX_1994_o
    SLICE_X24Y93.D       Tilo                  0.068   system/sram2_if/sramInterface/_n0147
                                                       system/sram2_if/sramInterface/_n01471
    SLICE_X39Y61.SR      net (fanout=15)       2.441   system/sram2_if/sramInterface/_n0147
    SLICE_X39Y61.CLK     Tsrck                 0.513   system/sram2_if/bistData_from_sramInterfaceIoControl<27>
                                                       system/sram2_if/sramInterface/DATA_O_27
    -------------------------------------------------  ---------------------------
    Total                                     15.143ns (1.234ns logic, 13.909ns route)
                                                       (8.1% logic, 91.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     16.696ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/phy_en.phy_ipb_ctrl/trans/sm/hdr_6 (FF)
  Destination:          system/sram2_if/sramInterface/DATA_O_27 (FF)
  Requirement:          32.000ns
  Data Path Delay:      15.019ns (Levels of Logic = 5)
  Clock Path Skew:      -0.080ns (3.071 - 3.151)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/sram_w[2]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/phy_en.phy_ipb_ctrl/trans/sm/hdr_6 to system/sram2_if/sramInterface/DATA_O_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y86.CQ      Tcko                  0.337   system/phy_en.phy_ipb_ctrl/trans/sm/hdr<17>
                                                       system/phy_en.phy_ipb_ctrl/trans/sm/hdr_6
    SLICE_X32Y87.A2      net (fanout=43)       1.029   system/phy_en.phy_ipb_ctrl/trans/sm/hdr<6>
    SLICE_X32Y87.A       Tilo                  0.068   system/ipb_from_masters[2]_ipb_write
                                                       system/phy_en.phy_ipb_ctrl/trans/sm/write1
    SLICE_X57Y38.C4      net (fanout=2)        3.050   system/ipb_from_masters[2]_ipb_write
    SLICE_X57Y38.C       Tilo                  0.068   system/ipb_from_slaves[2]_ipb_ack
                                                       system/ipb_arb/Mmux_ipb_out_ipb_write11
    SLICE_X20Y85.A1      net (fanout=22)       5.705   usr/link_tracking_1_inst/ipb_vi2c_inst/ipb_mosi_i_ipb_write_INV_1804_o
    SLICE_X20Y85.A       Tilo                  0.068   system/sram2_if/write_from_sramInterfaceIoControl
                                                       system/sram2_if/sramInterfaceIoControl/Mmux_SRAMINT_WRITE_O11
    SLICE_X23Y93.A4      net (fanout=2)        0.824   system/sram2_if/write_from_sramInterfaceIoControl
    SLICE_X23Y93.A       Tilo                  0.068   system/sram2_if/sramInterface/control_process.startRead
                                                       system/sram2_if/sramInterface/Mmux_control_process.startRead_control_process.startRead_MUX_1994_o11
    SLICE_X24Y93.D1      net (fanout=7)        0.780   system/sram2_if/sramInterface/control_process.startRead_control_process.startRead_MUX_1994_o
    SLICE_X24Y93.D       Tilo                  0.068   system/sram2_if/sramInterface/_n0147
                                                       system/sram2_if/sramInterface/_n01471
    SLICE_X39Y61.SR      net (fanout=15)       2.441   system/sram2_if/sramInterface/_n0147
    SLICE_X39Y61.CLK     Tsrck                 0.513   system/sram2_if/bistData_from_sramInterfaceIoControl<27>
                                                       system/sram2_if/sramInterface/DATA_O_27
    -------------------------------------------------  ---------------------------
    Total                                     15.019ns (1.190ns logic, 13.829ns route)
                                                       (7.9% logic, 92.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     16.829ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/phy_en.phy_ipb_ctrl/trans/sm/hdr_4 (FF)
  Destination:          system/sram2_if/sramInterface/DATA_O_27 (FF)
  Requirement:          32.000ns
  Data Path Delay:      14.891ns (Levels of Logic = 5)
  Clock Path Skew:      -0.075ns (3.071 - 3.146)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/sram_w[2]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/phy_en.phy_ipb_ctrl/trans/sm/hdr_4 to system/sram2_if/sramInterface/DATA_O_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y90.CQ      Tcko                  0.381   system/phy_en.phy_ipb_ctrl/trans/sm/hdr<4>
                                                       system/phy_en.phy_ipb_ctrl/trans/sm/hdr_4
    SLICE_X32Y87.A4      net (fanout=6)        0.857   system/phy_en.phy_ipb_ctrl/trans/sm/hdr<4>
    SLICE_X32Y87.A       Tilo                  0.068   system/ipb_from_masters[2]_ipb_write
                                                       system/phy_en.phy_ipb_ctrl/trans/sm/write1
    SLICE_X57Y38.C4      net (fanout=2)        3.050   system/ipb_from_masters[2]_ipb_write
    SLICE_X57Y38.C       Tilo                  0.068   system/ipb_from_slaves[2]_ipb_ack
                                                       system/ipb_arb/Mmux_ipb_out_ipb_write11
    SLICE_X20Y85.A1      net (fanout=22)       5.705   usr/link_tracking_1_inst/ipb_vi2c_inst/ipb_mosi_i_ipb_write_INV_1804_o
    SLICE_X20Y85.A       Tilo                  0.068   system/sram2_if/write_from_sramInterfaceIoControl
                                                       system/sram2_if/sramInterfaceIoControl/Mmux_SRAMINT_WRITE_O11
    SLICE_X23Y93.A4      net (fanout=2)        0.824   system/sram2_if/write_from_sramInterfaceIoControl
    SLICE_X23Y93.A       Tilo                  0.068   system/sram2_if/sramInterface/control_process.startRead
                                                       system/sram2_if/sramInterface/Mmux_control_process.startRead_control_process.startRead_MUX_1994_o11
    SLICE_X24Y93.D1      net (fanout=7)        0.780   system/sram2_if/sramInterface/control_process.startRead_control_process.startRead_MUX_1994_o
    SLICE_X24Y93.D       Tilo                  0.068   system/sram2_if/sramInterface/_n0147
                                                       system/sram2_if/sramInterface/_n01471
    SLICE_X39Y61.SR      net (fanout=15)       2.441   system/sram2_if/sramInterface/_n0147
    SLICE_X39Y61.CLK     Tsrck                 0.513   system/sram2_if/bistData_from_sramInterfaceIoControl<27>
                                                       system/sram2_if/sramInterface/DATA_O_27
    -------------------------------------------------  ---------------------------
    Total                                     14.891ns (1.234ns logic, 13.657ns route)
                                                       (8.3% logic, 91.7% route)

--------------------------------------------------------------------------------

Paths for end point system/sram2_if/sramInterface/DATA_O_25 (SLICE_X34Y80.SR), 524 paths
--------------------------------------------------------------------------------
Slack (setup path):     17.525ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/phy_en.phy_ipb_ctrl/trans/sm/rmw_write (FF)
  Destination:          system/sram2_if/sramInterface/DATA_O_25 (FF)
  Requirement:          32.000ns
  Data Path Delay:      14.075ns (Levels of Logic = 5)
  Clock Path Skew:      -0.195ns (2.949 - 3.144)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/sram_w[2]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/phy_en.phy_ipb_ctrl/trans/sm/rmw_write to system/sram2_if/sramInterface/DATA_O_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y91.BQ      Tcko                  0.381   system/phy_en.phy_ipb_ctrl/trans/sm/rmw_write
                                                       system/phy_en.phy_ipb_ctrl/trans/sm/rmw_write
    SLICE_X32Y87.A1      net (fanout=7)        1.109   system/phy_en.phy_ipb_ctrl/trans/sm/rmw_write
    SLICE_X32Y87.A       Tilo                  0.068   system/ipb_from_masters[2]_ipb_write
                                                       system/phy_en.phy_ipb_ctrl/trans/sm/write1
    SLICE_X57Y38.C4      net (fanout=2)        3.050   system/ipb_from_masters[2]_ipb_write
    SLICE_X57Y38.C       Tilo                  0.068   system/ipb_from_slaves[2]_ipb_ack
                                                       system/ipb_arb/Mmux_ipb_out_ipb_write11
    SLICE_X20Y85.A1      net (fanout=22)       5.705   usr/link_tracking_1_inst/ipb_vi2c_inst/ipb_mosi_i_ipb_write_INV_1804_o
    SLICE_X20Y85.A       Tilo                  0.068   system/sram2_if/write_from_sramInterfaceIoControl
                                                       system/sram2_if/sramInterfaceIoControl/Mmux_SRAMINT_WRITE_O11
    SLICE_X23Y93.A4      net (fanout=2)        0.824   system/sram2_if/write_from_sramInterfaceIoControl
    SLICE_X23Y93.A       Tilo                  0.068   system/sram2_if/sramInterface/control_process.startRead
                                                       system/sram2_if/sramInterface/Mmux_control_process.startRead_control_process.startRead_MUX_1994_o11
    SLICE_X24Y93.D1      net (fanout=7)        0.780   system/sram2_if/sramInterface/control_process.startRead_control_process.startRead_MUX_1994_o
    SLICE_X24Y93.D       Tilo                  0.068   system/sram2_if/sramInterface/_n0147
                                                       system/sram2_if/sramInterface/_n01471
    SLICE_X34Y80.SR      net (fanout=15)       1.373   system/sram2_if/sramInterface/_n0147
    SLICE_X34Y80.CLK     Tsrck                 0.513   system/sram2_if/bistData_from_sramInterfaceIoControl<24>
                                                       system/sram2_if/sramInterface/DATA_O_25
    -------------------------------------------------  ---------------------------
    Total                                     14.075ns (1.234ns logic, 12.841ns route)
                                                       (8.8% logic, 91.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     17.642ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/phy_en.phy_ipb_ctrl/trans/sm/hdr_6 (FF)
  Destination:          system/sram2_if/sramInterface/DATA_O_25 (FF)
  Requirement:          32.000ns
  Data Path Delay:      13.951ns (Levels of Logic = 5)
  Clock Path Skew:      -0.202ns (2.949 - 3.151)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/sram_w[2]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/phy_en.phy_ipb_ctrl/trans/sm/hdr_6 to system/sram2_if/sramInterface/DATA_O_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y86.CQ      Tcko                  0.337   system/phy_en.phy_ipb_ctrl/trans/sm/hdr<17>
                                                       system/phy_en.phy_ipb_ctrl/trans/sm/hdr_6
    SLICE_X32Y87.A2      net (fanout=43)       1.029   system/phy_en.phy_ipb_ctrl/trans/sm/hdr<6>
    SLICE_X32Y87.A       Tilo                  0.068   system/ipb_from_masters[2]_ipb_write
                                                       system/phy_en.phy_ipb_ctrl/trans/sm/write1
    SLICE_X57Y38.C4      net (fanout=2)        3.050   system/ipb_from_masters[2]_ipb_write
    SLICE_X57Y38.C       Tilo                  0.068   system/ipb_from_slaves[2]_ipb_ack
                                                       system/ipb_arb/Mmux_ipb_out_ipb_write11
    SLICE_X20Y85.A1      net (fanout=22)       5.705   usr/link_tracking_1_inst/ipb_vi2c_inst/ipb_mosi_i_ipb_write_INV_1804_o
    SLICE_X20Y85.A       Tilo                  0.068   system/sram2_if/write_from_sramInterfaceIoControl
                                                       system/sram2_if/sramInterfaceIoControl/Mmux_SRAMINT_WRITE_O11
    SLICE_X23Y93.A4      net (fanout=2)        0.824   system/sram2_if/write_from_sramInterfaceIoControl
    SLICE_X23Y93.A       Tilo                  0.068   system/sram2_if/sramInterface/control_process.startRead
                                                       system/sram2_if/sramInterface/Mmux_control_process.startRead_control_process.startRead_MUX_1994_o11
    SLICE_X24Y93.D1      net (fanout=7)        0.780   system/sram2_if/sramInterface/control_process.startRead_control_process.startRead_MUX_1994_o
    SLICE_X24Y93.D       Tilo                  0.068   system/sram2_if/sramInterface/_n0147
                                                       system/sram2_if/sramInterface/_n01471
    SLICE_X34Y80.SR      net (fanout=15)       1.373   system/sram2_if/sramInterface/_n0147
    SLICE_X34Y80.CLK     Tsrck                 0.513   system/sram2_if/bistData_from_sramInterfaceIoControl<24>
                                                       system/sram2_if/sramInterface/DATA_O_25
    -------------------------------------------------  ---------------------------
    Total                                     13.951ns (1.190ns logic, 12.761ns route)
                                                       (8.5% logic, 91.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     17.775ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/phy_en.phy_ipb_ctrl/trans/sm/hdr_4 (FF)
  Destination:          system/sram2_if/sramInterface/DATA_O_25 (FF)
  Requirement:          32.000ns
  Data Path Delay:      13.823ns (Levels of Logic = 5)
  Clock Path Skew:      -0.197ns (2.949 - 3.146)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/sram_w[2]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/phy_en.phy_ipb_ctrl/trans/sm/hdr_4 to system/sram2_if/sramInterface/DATA_O_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y90.CQ      Tcko                  0.381   system/phy_en.phy_ipb_ctrl/trans/sm/hdr<4>
                                                       system/phy_en.phy_ipb_ctrl/trans/sm/hdr_4
    SLICE_X32Y87.A4      net (fanout=6)        0.857   system/phy_en.phy_ipb_ctrl/trans/sm/hdr<4>
    SLICE_X32Y87.A       Tilo                  0.068   system/ipb_from_masters[2]_ipb_write
                                                       system/phy_en.phy_ipb_ctrl/trans/sm/write1
    SLICE_X57Y38.C4      net (fanout=2)        3.050   system/ipb_from_masters[2]_ipb_write
    SLICE_X57Y38.C       Tilo                  0.068   system/ipb_from_slaves[2]_ipb_ack
                                                       system/ipb_arb/Mmux_ipb_out_ipb_write11
    SLICE_X20Y85.A1      net (fanout=22)       5.705   usr/link_tracking_1_inst/ipb_vi2c_inst/ipb_mosi_i_ipb_write_INV_1804_o
    SLICE_X20Y85.A       Tilo                  0.068   system/sram2_if/write_from_sramInterfaceIoControl
                                                       system/sram2_if/sramInterfaceIoControl/Mmux_SRAMINT_WRITE_O11
    SLICE_X23Y93.A4      net (fanout=2)        0.824   system/sram2_if/write_from_sramInterfaceIoControl
    SLICE_X23Y93.A       Tilo                  0.068   system/sram2_if/sramInterface/control_process.startRead
                                                       system/sram2_if/sramInterface/Mmux_control_process.startRead_control_process.startRead_MUX_1994_o11
    SLICE_X24Y93.D1      net (fanout=7)        0.780   system/sram2_if/sramInterface/control_process.startRead_control_process.startRead_MUX_1994_o
    SLICE_X24Y93.D       Tilo                  0.068   system/sram2_if/sramInterface/_n0147
                                                       system/sram2_if/sramInterface/_n01471
    SLICE_X34Y80.SR      net (fanout=15)       1.373   system/sram2_if/sramInterface/_n0147
    SLICE_X34Y80.CLK     Tsrck                 0.513   system/sram2_if/bistData_from_sramInterfaceIoControl<24>
                                                       system/sram2_if/sramInterface/DATA_O_25
    -------------------------------------------------  ---------------------------
    Total                                     13.823ns (1.234ns logic, 12.589ns route)
                                                       (8.9% logic, 91.1% route)

--------------------------------------------------------------------------------

Hold Paths: TS_system_glib_pll_clkout_31_25_c_0 = PERIOD TIMEGRP
        "system_glib_pll_clkout_31_25_c_0" TS_clk125_2_n / 0.25 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point system/sram2_if/sramInterface/ADDR_O_16 (SLICE_X38Y77.C6), 4 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.010ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/ipb_arb/src_1 (FF)
  Destination:          system/sram2_if/sramInterface/ADDR_O_16 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.310ns (Levels of Logic = 2)
  Clock Path Skew:      0.095ns (1.490 - 1.395)
  Source Clock:         user_ipb_clk rising at 36.000ns
  Destination Clock:    system/sram_w[2]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: system/ipb_arb/src_1 to system/sram2_if/sramInterface/ADDR_O_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y77.CQ      Tcko                  0.115   system/ipb_arb/src<1>
                                                       system/ipb_arb/src_1
    SLICE_X38Y77.B6      net (fanout=68)       0.109   system/ipb_arb/src<1>
    SLICE_X38Y77.B       Tilo                  0.034   system/sram_w[2]_addr<17>
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr81
    SLICE_X38Y77.C6      net (fanout=8)        0.108   user_ipb_mosi[0]_ipb_addr<16>
    SLICE_X38Y77.CLK     Tah         (-Th)     0.056   system/sram_w[2]_addr<17>
                                                       system/sram2_if/sramInterfaceIoControl/Mmux_SRAMINT_ADDR_O81
                                                       system/sram2_if/sramInterface/ADDR_O_16
    -------------------------------------------------  ---------------------------
    Total                                      0.310ns (0.093ns logic, 0.217ns route)
                                                       (30.0% logic, 70.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.062ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/ipb_arb/src_0 (FF)
  Destination:          system/sram2_if/sramInterface/ADDR_O_16 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.362ns (Levels of Logic = 2)
  Clock Path Skew:      0.095ns (1.490 - 1.395)
  Source Clock:         user_ipb_clk rising at 36.000ns
  Destination Clock:    system/sram_w[2]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: system/ipb_arb/src_0 to system/sram2_if/sramInterface/ADDR_O_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y77.AQ      Tcko                  0.115   system/ipb_arb/src<1>
                                                       system/ipb_arb/src_0
    SLICE_X38Y77.B4      net (fanout=69)       0.161   system/ipb_arb/src<0>
    SLICE_X38Y77.B       Tilo                  0.034   system/sram_w[2]_addr<17>
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr81
    SLICE_X38Y77.C6      net (fanout=8)        0.108   user_ipb_mosi[0]_ipb_addr<16>
    SLICE_X38Y77.CLK     Tah         (-Th)     0.056   system/sram_w[2]_addr<17>
                                                       system/sram2_if/sramInterfaceIoControl/Mmux_SRAMINT_ADDR_O81
                                                       system/sram2_if/sramInterface/ADDR_O_16
    -------------------------------------------------  ---------------------------
    Total                                      0.362ns (0.093ns logic, 0.269ns route)
                                                       (25.7% logic, 74.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.106ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/phy_en.phy_ipb_ctrl/trans/sm/addr_16 (FF)
  Destination:          system/sram2_if/sramInterface/ADDR_O_16 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.462ns (Levels of Logic = 2)
  Clock Path Skew:      0.151ns (1.490 - 1.339)
  Source Clock:         user_ipb_clk rising at 36.000ns
  Destination Clock:    system/sram_w[2]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: system/phy_en.phy_ipb_ctrl/trans/sm/addr_16 to system/sram2_if/sramInterface/ADDR_O_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y82.AQ      Tcko                  0.098   system/ipb_from_masters[2]_ipb_addr<19>
                                                       system/phy_en.phy_ipb_ctrl/trans/sm/addr_16
    SLICE_X38Y77.B2      net (fanout=2)        0.278   system/ipb_from_masters[2]_ipb_addr<16>
    SLICE_X38Y77.B       Tilo                  0.034   system/sram_w[2]_addr<17>
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr81
    SLICE_X38Y77.C6      net (fanout=8)        0.108   user_ipb_mosi[0]_ipb_addr<16>
    SLICE_X38Y77.CLK     Tah         (-Th)     0.056   system/sram_w[2]_addr<17>
                                                       system/sram2_if/sramInterfaceIoControl/Mmux_SRAMINT_ADDR_O81
                                                       system/sram2_if/sramInterface/ADDR_O_16
    -------------------------------------------------  ---------------------------
    Total                                      0.462ns (0.076ns logic, 0.386ns route)
                                                       (16.5% logic, 83.5% route)

--------------------------------------------------------------------------------

Paths for end point system/sram2_if/sramInterface/ADDR_O_14 (SLICE_X41Y77.D3), 4 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.048ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/ipb_arb/src_1 (FF)
  Destination:          system/sram2_if/sramInterface/ADDR_O_14 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.348ns (Levels of Logic = 2)
  Clock Path Skew:      0.095ns (1.490 - 1.395)
  Source Clock:         user_ipb_clk rising at 36.000ns
  Destination Clock:    system/sram_w[2]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: system/ipb_arb/src_1 to system/sram2_if/sramInterface/ADDR_O_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y77.CQ      Tcko                  0.115   system/ipb_arb/src<1>
                                                       system/ipb_arb/src_1
    SLICE_X41Y77.C5      net (fanout=68)       0.133   system/ipb_arb/src<1>
    SLICE_X41Y77.C       Tilo                  0.034   system/sram_w[2]_addr<14>
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr61
    SLICE_X41Y77.D3      net (fanout=8)        0.123   user_ipb_mosi[0]_ipb_addr<14>
    SLICE_X41Y77.CLK     Tah         (-Th)     0.057   system/sram_w[2]_addr<14>
                                                       system/sram2_if/sramInterfaceIoControl/Mmux_SRAMINT_ADDR_O61
                                                       system/sram2_if/sramInterface/ADDR_O_14
    -------------------------------------------------  ---------------------------
    Total                                      0.348ns (0.092ns logic, 0.256ns route)
                                                       (26.4% logic, 73.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.102ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/phy_en.phy_ipb_ctrl/trans/sm/addr_14 (FF)
  Destination:          system/sram2_if/sramInterface/ADDR_O_14 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.458ns (Levels of Logic = 2)
  Clock Path Skew:      0.151ns (1.490 - 1.339)
  Source Clock:         user_ipb_clk rising at 36.000ns
  Destination Clock:    system/sram_w[2]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: system/phy_en.phy_ipb_ctrl/trans/sm/addr_14 to system/sram2_if/sramInterface/ADDR_O_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y81.CQ      Tcko                  0.098   system/ipb_from_masters[2]_ipb_addr<15>
                                                       system/phy_en.phy_ipb_ctrl/trans/sm/addr_14
    SLICE_X41Y77.C2      net (fanout=2)        0.260   system/ipb_from_masters[2]_ipb_addr<14>
    SLICE_X41Y77.C       Tilo                  0.034   system/sram_w[2]_addr<14>
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr61
    SLICE_X41Y77.D3      net (fanout=8)        0.123   user_ipb_mosi[0]_ipb_addr<14>
    SLICE_X41Y77.CLK     Tah         (-Th)     0.057   system/sram_w[2]_addr<14>
                                                       system/sram2_if/sramInterfaceIoControl/Mmux_SRAMINT_ADDR_O61
                                                       system/sram2_if/sramInterface/ADDR_O_14
    -------------------------------------------------  ---------------------------
    Total                                      0.458ns (0.075ns logic, 0.383ns route)
                                                       (16.4% logic, 83.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.105ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/ipb_arb/src_0 (FF)
  Destination:          system/sram2_if/sramInterface/ADDR_O_14 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.405ns (Levels of Logic = 2)
  Clock Path Skew:      0.095ns (1.490 - 1.395)
  Source Clock:         user_ipb_clk rising at 36.000ns
  Destination Clock:    system/sram_w[2]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: system/ipb_arb/src_0 to system/sram2_if/sramInterface/ADDR_O_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y77.AQ      Tcko                  0.115   system/ipb_arb/src<1>
                                                       system/ipb_arb/src_0
    SLICE_X41Y77.C3      net (fanout=69)       0.190   system/ipb_arb/src<0>
    SLICE_X41Y77.C       Tilo                  0.034   system/sram_w[2]_addr<14>
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr61
    SLICE_X41Y77.D3      net (fanout=8)        0.123   user_ipb_mosi[0]_ipb_addr<14>
    SLICE_X41Y77.CLK     Tah         (-Th)     0.057   system/sram_w[2]_addr<14>
                                                       system/sram2_if/sramInterfaceIoControl/Mmux_SRAMINT_ADDR_O61
                                                       system/sram2_if/sramInterface/ADDR_O_14
    -------------------------------------------------  ---------------------------
    Total                                      0.405ns (0.092ns logic, 0.313ns route)
                                                       (22.7% logic, 77.3% route)

--------------------------------------------------------------------------------

Paths for end point system/sram2_if/sramInterface/ADDR_O_13 (SLICE_X41Y77.B3), 4 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.054ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/ipb_arb/src_0 (FF)
  Destination:          system/sram2_if/sramInterface/ADDR_O_13 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.354ns (Levels of Logic = 2)
  Clock Path Skew:      0.095ns (1.490 - 1.395)
  Source Clock:         user_ipb_clk rising at 36.000ns
  Destination Clock:    system/sram_w[2]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: system/ipb_arb/src_0 to system/sram2_if/sramInterface/ADDR_O_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y77.AQ      Tcko                  0.115   system/ipb_arb/src<1>
                                                       system/ipb_arb/src_0
    SLICE_X41Y77.A5      net (fanout=69)       0.138   system/ipb_arb/src<0>
    SLICE_X41Y77.A       Tilo                  0.034   system/sram_w[2]_addr<14>
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr51
    SLICE_X41Y77.B3      net (fanout=8)        0.124   user_ipb_mosi[0]_ipb_addr<13>
    SLICE_X41Y77.CLK     Tah         (-Th)     0.057   system/sram_w[2]_addr<14>
                                                       system/sram2_if/sramInterfaceIoControl/Mmux_SRAMINT_ADDR_O51
                                                       system/sram2_if/sramInterface/ADDR_O_13
    -------------------------------------------------  ---------------------------
    Total                                      0.354ns (0.092ns logic, 0.262ns route)
                                                       (26.0% logic, 74.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.103ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/phy_en.phy_ipb_ctrl/trans/sm/addr_13 (FF)
  Destination:          system/sram2_if/sramInterface/ADDR_O_13 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.459ns (Levels of Logic = 2)
  Clock Path Skew:      0.151ns (1.490 - 1.339)
  Source Clock:         user_ipb_clk rising at 36.000ns
  Destination Clock:    system/sram_w[2]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: system/phy_en.phy_ipb_ctrl/trans/sm/addr_13 to system/sram2_if/sramInterface/ADDR_O_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y81.BQ      Tcko                  0.098   system/ipb_from_masters[2]_ipb_addr<15>
                                                       system/phy_en.phy_ipb_ctrl/trans/sm/addr_13
    SLICE_X41Y77.A1      net (fanout=2)        0.260   system/ipb_from_masters[2]_ipb_addr<13>
    SLICE_X41Y77.A       Tilo                  0.034   system/sram_w[2]_addr<14>
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr51
    SLICE_X41Y77.B3      net (fanout=8)        0.124   user_ipb_mosi[0]_ipb_addr<13>
    SLICE_X41Y77.CLK     Tah         (-Th)     0.057   system/sram_w[2]_addr<14>
                                                       system/sram2_if/sramInterfaceIoControl/Mmux_SRAMINT_ADDR_O51
                                                       system/sram2_if/sramInterface/ADDR_O_13
    -------------------------------------------------  ---------------------------
    Total                                      0.459ns (0.075ns logic, 0.384ns route)
                                                       (16.3% logic, 83.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.104ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/ipb_arb/src_1 (FF)
  Destination:          system/sram2_if/sramInterface/ADDR_O_13 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.404ns (Levels of Logic = 2)
  Clock Path Skew:      0.095ns (1.490 - 1.395)
  Source Clock:         user_ipb_clk rising at 36.000ns
  Destination Clock:    system/sram_w[2]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: system/ipb_arb/src_1 to system/sram2_if/sramInterface/ADDR_O_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y77.CQ      Tcko                  0.115   system/ipb_arb/src<1>
                                                       system/ipb_arb/src_1
    SLICE_X41Y77.A3      net (fanout=68)       0.188   system/ipb_arb/src<1>
    SLICE_X41Y77.A       Tilo                  0.034   system/sram_w[2]_addr<14>
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr51
    SLICE_X41Y77.B3      net (fanout=8)        0.124   user_ipb_mosi[0]_ipb_addr<13>
    SLICE_X41Y77.CLK     Tah         (-Th)     0.057   system/sram_w[2]_addr<14>
                                                       system/sram2_if/sramInterfaceIoControl/Mmux_SRAMINT_ADDR_O51
                                                       system/sram2_if/sramInterface/ADDR_O_13
    -------------------------------------------------  ---------------------------
    Total                                      0.404ns (0.092ns logic, 0.312ns route)
                                                       (22.8% logic, 77.2% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_system_glib_pll_clkout_31_25_c_0 = PERIOD TIMEGRP
        "system_glib_pll_clkout_31_25_c_0" TS_clk125_2_n / 0.25 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 30.571ns (period - min period limit)
  Period: 32.000ns
  Min period limit: 1.429ns (699.790MHz) (Tbcper_I)
  Physical resource: system/sram2_if/sramInterfaceIoControl/clk_bufgmux/I0
  Logical resource: system/sram2_if/sramInterfaceIoControl/clk_bufgmux/I0
  Location pin: BUFGCTRL_X0Y2.I0
  Clock network: system/glib_pll_clkout_31_25_c
--------------------------------------------------------------------------------
Slack: 30.592ns (period - min period limit)
  Period: 32.000ns
  Min period limit: 1.408ns (710.227MHz) (Tockper)
  Physical resource: system/buffers/clk_from_oddr<2>/CLK
  Logical resource: system/buffers/sramClockInverter_generate[2].sramClockInverter/CK
  Location pin: OLOGIC_X2Y101.CLK
  Clock network: system/sram_w[2]_clk
--------------------------------------------------------------------------------
Slack: 31.168ns (period - (min high pulse limit / (high pulse / period)))
  Period: 32.000ns
  High pulse: 16.000ns
  High pulse limit: 0.416ns (Trpw)
  Physical resource: system/sram2_if/bist/main_process.addressCounter<3>/SR
  Logical resource: system/sram2_if/bist/main_process.addressCounter_0/SR
  Location pin: SLICE_X8Y84.SR
  Clock network: system/sram2_if/bistReset_from_sramInterfaceIoControl
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_system_glib_pll_clkout_31_25_a_0 = PERIOD TIMEGRP         
"system_glib_pll_clkout_31_25_a_0" TS_clk125_2_n / 0.25 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 10747014 paths analyzed, 14420 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  21.213ns.
--------------------------------------------------------------------------------

Paths for end point system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram7 (RAMB36_X4Y16.WEAU2), 13607 paths
--------------------------------------------------------------------------------
Slack (setup path):     10.787ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_0 (FF)
  Destination:          system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram7 (RAM)
  Requirement:          32.000ns
  Data Path Delay:      21.004ns (Levels of Logic = 13)
  Clock Path Skew:      -0.124ns (1.501 - 1.625)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    user_ipb_clk rising at 36.000ns
  Clock Uncertainty:    0.085ns

  Clock Uncertainty:          0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_0 to system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram7
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X36Y77.AQ         Tcko                  0.381   system/ipb_arb/src<1>
                                                          system/ipb_arb/src_0
    SLICE_X49Y50.C3         net (fanout=69)       2.576   system/ipb_arb/src<0>
    SLICE_X49Y50.C          Tilo                  0.068   usr/link_tracking_1_inst/ipb_vi2c_inst/_i000073<5>
                                                          system/ipb_arb/Mmux_ipb_out_ipb_addr281
    SLICE_X48Y79.B1         net (fanout=10)       2.048   user_ipb_mosi[0]_ipb_addr<5>
    SLICE_X48Y79.B          Tilo                  0.068   usr/link_tracking_1_inst/ipb_vi2c_inst/_i000073<7>
                                                          system/ipb_usr_fabric/GND_364_o_GND_364_o_OR_1009_o2
    SLICE_X44Y62.A1         net (fanout=1)        1.313   system/ipb_usr_fabric/GND_364_o_GND_364_o_OR_1009_o2
    SLICE_X44Y62.A          Tilo                  0.068   system/ipb_usr_fabric/GND_364_o_GND_364_o_OR_1009_o3
                                                          system/ipb_usr_fabric/GND_364_o_GND_364_o_OR_1009_o4
    SLICE_X44Y58.A5         net (fanout=4)        0.471   system/ipb_usr_fabric/GND_364_o_GND_364_o_OR_1009_o
    SLICE_X44Y58.A          Tilo                  0.068   system/ipb_usr_fabric/Mmux_n0398122
                                                          system/ipb_usr_fabric/Mmux_n0398122
    SLICE_X44Y56.A2         net (fanout=1)        0.729   system/ipb_usr_fabric/Mmux_n0398122
    SLICE_X44Y56.A          Tilo                  0.068   system/ipb_usr_fabric/n0398<0>
                                                          system/ipb_usr_fabric/Mmux_n0398123
    SLICE_X44Y56.B3         net (fanout=1)        0.346   system/ipb_usr_fabric/Mmux_n0398123
    SLICE_X44Y56.B          Tilo                  0.068   system/ipb_usr_fabric/n0398<0>
                                                          system/ipb_usr_fabric/Mmux_n039811
    SLICE_X67Y32.B1         net (fanout=35)       2.638   system/ipb_usr_fabric/n0398<0>
    SLICE_X67Y32.BMUX       Tilo                  0.222   usr/link_tracking_1_inst/ipb_tracking_inst/ipb_ack
                                                          system/ipb_usr_fabric/Mmux_ipb_to_slaves[4]_ipb_strobe11
    SLICE_X67Y32.C2         net (fanout=5)        0.468   user_ipb_mosi[4]_ipb_strobe
    SLICE_X67Y32.C          Tilo                  0.068   usr/link_tracking_1_inst/ipb_tracking_inst/ipb_ack
                                                          usr/link_tracking_1_inst/ipb_tracking_inst/ipb_miso_o_ipb_ack1
    SLICE_X54Y41.B4         net (fanout=1)        1.266   user_ipb_miso[4]_ipb_ack
    SLICE_X54Y41.B          Tilo                  0.068   system/ipb_from_slaves[5]_ipb_ack
                                                          system/ipb_usr_fabric/ored_ack<0>1
    SLICE_X54Y41.A6         net (fanout=1)        0.125   system/ipb_from_slaves[5]_ipb_ack
    SLICE_X54Y41.A          Tilo                  0.068   system/ipb_from_slaves[5]_ipb_ack
                                                          system/ipb_fabric/ored_ack<0>1
    SLICE_X36Y91.A4         net (fanout=18)       2.902   system/ipb_from_fabric_ipb_ack
    SLICE_X36Y91.A          Tilo                  0.068   system/phy_en.phy_ipb_ctrl/trans/sm/rmw_write
                                                          system/phy_en.phy_ipb_ctrl/trans/sm/tx_we1
    SLICE_X36Y91.B3         net (fanout=1)        0.340   system/phy_en.phy_ipb_ctrl/trans/sm/tx_we1
    SLICE_X36Y91.B          Tilo                  0.068   system/phy_en.phy_ipb_ctrl/trans/sm/rmw_write
                                                          system/phy_en.phy_ipb_ctrl/trans/sm/tx_we2
    SLICE_X65Y99.B5         net (fanout=7)        1.609   system/phy_en.phy_ipb_ctrl/trans/tx_we
    SLICE_X65Y99.B          Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/clock_crossing_if/we_buf<0>
                                                          system/phy_en.phy_ipb_ctrl/trans/iface/trans_out_we1
    RAMB36_X4Y16.WEAU2      net (fanout=64)       2.239   system/phy_en.phy_ipb_ctrl/trans_out_we
    RAMB36_X4Y16.CLKARDCLKU Trcck_WEA             0.515   system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram7
                                                          system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram7
    ----------------------------------------------------  ---------------------------
    Total                                        21.004ns (1.934ns logic, 19.070ns route)
                                                          (9.2% logic, 90.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     10.844ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_0 (FF)
  Destination:          system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram7 (RAM)
  Requirement:          32.000ns
  Data Path Delay:      20.947ns (Levels of Logic = 13)
  Clock Path Skew:      -0.124ns (1.501 - 1.625)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    user_ipb_clk rising at 36.000ns
  Clock Uncertainty:    0.085ns

  Clock Uncertainty:          0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_0 to system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram7
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X36Y77.AQ         Tcko                  0.381   system/ipb_arb/src<1>
                                                          system/ipb_arb/src_0
    SLICE_X49Y50.C3         net (fanout=69)       2.576   system/ipb_arb/src<0>
    SLICE_X49Y50.C          Tilo                  0.068   usr/link_tracking_1_inst/ipb_vi2c_inst/_i000073<5>
                                                          system/ipb_arb/Mmux_ipb_out_ipb_addr281
    SLICE_X48Y79.B1         net (fanout=10)       2.048   user_ipb_mosi[0]_ipb_addr<5>
    SLICE_X48Y79.B          Tilo                  0.068   usr/link_tracking_1_inst/ipb_vi2c_inst/_i000073<7>
                                                          system/ipb_usr_fabric/GND_364_o_GND_364_o_OR_1009_o2
    SLICE_X44Y62.A1         net (fanout=1)        1.313   system/ipb_usr_fabric/GND_364_o_GND_364_o_OR_1009_o2
    SLICE_X44Y62.A          Tilo                  0.068   system/ipb_usr_fabric/GND_364_o_GND_364_o_OR_1009_o3
                                                          system/ipb_usr_fabric/GND_364_o_GND_364_o_OR_1009_o4
    SLICE_X44Y58.A5         net (fanout=4)        0.471   system/ipb_usr_fabric/GND_364_o_GND_364_o_OR_1009_o
    SLICE_X44Y58.A          Tilo                  0.068   system/ipb_usr_fabric/Mmux_n0398122
                                                          system/ipb_usr_fabric/Mmux_n0398122
    SLICE_X44Y56.A2         net (fanout=1)        0.729   system/ipb_usr_fabric/Mmux_n0398122
    SLICE_X44Y56.A          Tilo                  0.068   system/ipb_usr_fabric/n0398<0>
                                                          system/ipb_usr_fabric/Mmux_n0398123
    SLICE_X44Y56.B3         net (fanout=1)        0.346   system/ipb_usr_fabric/Mmux_n0398123
    SLICE_X44Y56.B          Tilo                  0.068   system/ipb_usr_fabric/n0398<0>
                                                          system/ipb_usr_fabric/Mmux_n039811
    SLICE_X67Y32.B1         net (fanout=35)       2.638   system/ipb_usr_fabric/n0398<0>
    SLICE_X67Y32.B          Tilo                  0.068   usr/link_tracking_1_inst/ipb_tracking_inst/ipb_ack
                                                          system/ipb_usr_fabric/Mmux_ipb_to_slaves[7]_ipb_strobe11
    SLICE_X54Y32.A3         net (fanout=3)        0.953   user_ipb_mosi[7]_ipb_strobe
    SLICE_X54Y32.A          Tilo                  0.068   user_ipb_miso[7]_ipb_ack
                                                          usr/link_tracking_1_inst/ipb_registers_inst/ipb_miso_o_ipb_ack1
    SLICE_X54Y41.B1         net (fanout=1)        0.878   user_ipb_miso[7]_ipb_ack
    SLICE_X54Y41.B          Tilo                  0.068   system/ipb_from_slaves[5]_ipb_ack
                                                          system/ipb_usr_fabric/ored_ack<0>1
    SLICE_X54Y41.A6         net (fanout=1)        0.125   system/ipb_from_slaves[5]_ipb_ack
    SLICE_X54Y41.A          Tilo                  0.068   system/ipb_from_slaves[5]_ipb_ack
                                                          system/ipb_fabric/ored_ack<0>1
    SLICE_X36Y91.A4         net (fanout=18)       2.902   system/ipb_from_fabric_ipb_ack
    SLICE_X36Y91.A          Tilo                  0.068   system/phy_en.phy_ipb_ctrl/trans/sm/rmw_write
                                                          system/phy_en.phy_ipb_ctrl/trans/sm/tx_we1
    SLICE_X36Y91.B3         net (fanout=1)        0.340   system/phy_en.phy_ipb_ctrl/trans/sm/tx_we1
    SLICE_X36Y91.B          Tilo                  0.068   system/phy_en.phy_ipb_ctrl/trans/sm/rmw_write
                                                          system/phy_en.phy_ipb_ctrl/trans/sm/tx_we2
    SLICE_X65Y99.B5         net (fanout=7)        1.609   system/phy_en.phy_ipb_ctrl/trans/tx_we
    SLICE_X65Y99.B          Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/clock_crossing_if/we_buf<0>
                                                          system/phy_en.phy_ipb_ctrl/trans/iface/trans_out_we1
    RAMB36_X4Y16.WEAU2      net (fanout=64)       2.239   system/phy_en.phy_ipb_ctrl/trans_out_we
    RAMB36_X4Y16.CLKARDCLKU Trcck_WEA             0.515   system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram7
                                                          system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram7
    ----------------------------------------------------  ---------------------------
    Total                                        20.947ns (1.780ns logic, 19.167ns route)
                                                          (8.5% logic, 91.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     11.154ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_0 (FF)
  Destination:          system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram7 (RAM)
  Requirement:          32.000ns
  Data Path Delay:      20.637ns (Levels of Logic = 13)
  Clock Path Skew:      -0.124ns (1.501 - 1.625)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    user_ipb_clk rising at 36.000ns
  Clock Uncertainty:    0.085ns

  Clock Uncertainty:          0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_0 to system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram7
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X36Y77.AQ         Tcko                  0.381   system/ipb_arb/src<1>
                                                          system/ipb_arb/src_0
    SLICE_X49Y49.C6         net (fanout=69)       2.221   system/ipb_arb/src<0>
    SLICE_X49Y49.C          Tilo                  0.068   usr/link_tracking_1_inst/ipb_vi2c_inst/_i000073<3>
                                                          system/ipb_arb/Mmux_ipb_out_ipb_addr231
    SLICE_X48Y79.B5         net (fanout=162)      2.036   user_ipb_mosi[0]_ipb_addr<2>
    SLICE_X48Y79.B          Tilo                  0.068   usr/link_tracking_1_inst/ipb_vi2c_inst/_i000073<7>
                                                          system/ipb_usr_fabric/GND_364_o_GND_364_o_OR_1009_o2
    SLICE_X44Y62.A1         net (fanout=1)        1.313   system/ipb_usr_fabric/GND_364_o_GND_364_o_OR_1009_o2
    SLICE_X44Y62.A          Tilo                  0.068   system/ipb_usr_fabric/GND_364_o_GND_364_o_OR_1009_o3
                                                          system/ipb_usr_fabric/GND_364_o_GND_364_o_OR_1009_o4
    SLICE_X44Y58.A5         net (fanout=4)        0.471   system/ipb_usr_fabric/GND_364_o_GND_364_o_OR_1009_o
    SLICE_X44Y58.A          Tilo                  0.068   system/ipb_usr_fabric/Mmux_n0398122
                                                          system/ipb_usr_fabric/Mmux_n0398122
    SLICE_X44Y56.A2         net (fanout=1)        0.729   system/ipb_usr_fabric/Mmux_n0398122
    SLICE_X44Y56.A          Tilo                  0.068   system/ipb_usr_fabric/n0398<0>
                                                          system/ipb_usr_fabric/Mmux_n0398123
    SLICE_X44Y56.B3         net (fanout=1)        0.346   system/ipb_usr_fabric/Mmux_n0398123
    SLICE_X44Y56.B          Tilo                  0.068   system/ipb_usr_fabric/n0398<0>
                                                          system/ipb_usr_fabric/Mmux_n039811
    SLICE_X67Y32.B1         net (fanout=35)       2.638   system/ipb_usr_fabric/n0398<0>
    SLICE_X67Y32.BMUX       Tilo                  0.222   usr/link_tracking_1_inst/ipb_tracking_inst/ipb_ack
                                                          system/ipb_usr_fabric/Mmux_ipb_to_slaves[4]_ipb_strobe11
    SLICE_X67Y32.C2         net (fanout=5)        0.468   user_ipb_mosi[4]_ipb_strobe
    SLICE_X67Y32.C          Tilo                  0.068   usr/link_tracking_1_inst/ipb_tracking_inst/ipb_ack
                                                          usr/link_tracking_1_inst/ipb_tracking_inst/ipb_miso_o_ipb_ack1
    SLICE_X54Y41.B4         net (fanout=1)        1.266   user_ipb_miso[4]_ipb_ack
    SLICE_X54Y41.B          Tilo                  0.068   system/ipb_from_slaves[5]_ipb_ack
                                                          system/ipb_usr_fabric/ored_ack<0>1
    SLICE_X54Y41.A6         net (fanout=1)        0.125   system/ipb_from_slaves[5]_ipb_ack
    SLICE_X54Y41.A          Tilo                  0.068   system/ipb_from_slaves[5]_ipb_ack
                                                          system/ipb_fabric/ored_ack<0>1
    SLICE_X36Y91.A4         net (fanout=18)       2.902   system/ipb_from_fabric_ipb_ack
    SLICE_X36Y91.A          Tilo                  0.068   system/phy_en.phy_ipb_ctrl/trans/sm/rmw_write
                                                          system/phy_en.phy_ipb_ctrl/trans/sm/tx_we1
    SLICE_X36Y91.B3         net (fanout=1)        0.340   system/phy_en.phy_ipb_ctrl/trans/sm/tx_we1
    SLICE_X36Y91.B          Tilo                  0.068   system/phy_en.phy_ipb_ctrl/trans/sm/rmw_write
                                                          system/phy_en.phy_ipb_ctrl/trans/sm/tx_we2
    SLICE_X65Y99.B5         net (fanout=7)        1.609   system/phy_en.phy_ipb_ctrl/trans/tx_we
    SLICE_X65Y99.B          Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/clock_crossing_if/we_buf<0>
                                                          system/phy_en.phy_ipb_ctrl/trans/iface/trans_out_we1
    RAMB36_X4Y16.WEAU2      net (fanout=64)       2.239   system/phy_en.phy_ipb_ctrl/trans_out_we
    RAMB36_X4Y16.CLKARDCLKU Trcck_WEA             0.515   system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram7
                                                          system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram7
    ----------------------------------------------------  ---------------------------
    Total                                        20.637ns (1.934ns logic, 18.703ns route)
                                                          (9.4% logic, 90.6% route)

--------------------------------------------------------------------------------

Paths for end point system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram7 (RAMB36_X4Y16.WEAU3), 13607 paths
--------------------------------------------------------------------------------
Slack (setup path):     10.787ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_0 (FF)
  Destination:          system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram7 (RAM)
  Requirement:          32.000ns
  Data Path Delay:      21.004ns (Levels of Logic = 13)
  Clock Path Skew:      -0.124ns (1.501 - 1.625)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    user_ipb_clk rising at 36.000ns
  Clock Uncertainty:    0.085ns

  Clock Uncertainty:          0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_0 to system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram7
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X36Y77.AQ         Tcko                  0.381   system/ipb_arb/src<1>
                                                          system/ipb_arb/src_0
    SLICE_X49Y50.C3         net (fanout=69)       2.576   system/ipb_arb/src<0>
    SLICE_X49Y50.C          Tilo                  0.068   usr/link_tracking_1_inst/ipb_vi2c_inst/_i000073<5>
                                                          system/ipb_arb/Mmux_ipb_out_ipb_addr281
    SLICE_X48Y79.B1         net (fanout=10)       2.048   user_ipb_mosi[0]_ipb_addr<5>
    SLICE_X48Y79.B          Tilo                  0.068   usr/link_tracking_1_inst/ipb_vi2c_inst/_i000073<7>
                                                          system/ipb_usr_fabric/GND_364_o_GND_364_o_OR_1009_o2
    SLICE_X44Y62.A1         net (fanout=1)        1.313   system/ipb_usr_fabric/GND_364_o_GND_364_o_OR_1009_o2
    SLICE_X44Y62.A          Tilo                  0.068   system/ipb_usr_fabric/GND_364_o_GND_364_o_OR_1009_o3
                                                          system/ipb_usr_fabric/GND_364_o_GND_364_o_OR_1009_o4
    SLICE_X44Y58.A5         net (fanout=4)        0.471   system/ipb_usr_fabric/GND_364_o_GND_364_o_OR_1009_o
    SLICE_X44Y58.A          Tilo                  0.068   system/ipb_usr_fabric/Mmux_n0398122
                                                          system/ipb_usr_fabric/Mmux_n0398122
    SLICE_X44Y56.A2         net (fanout=1)        0.729   system/ipb_usr_fabric/Mmux_n0398122
    SLICE_X44Y56.A          Tilo                  0.068   system/ipb_usr_fabric/n0398<0>
                                                          system/ipb_usr_fabric/Mmux_n0398123
    SLICE_X44Y56.B3         net (fanout=1)        0.346   system/ipb_usr_fabric/Mmux_n0398123
    SLICE_X44Y56.B          Tilo                  0.068   system/ipb_usr_fabric/n0398<0>
                                                          system/ipb_usr_fabric/Mmux_n039811
    SLICE_X67Y32.B1         net (fanout=35)       2.638   system/ipb_usr_fabric/n0398<0>
    SLICE_X67Y32.BMUX       Tilo                  0.222   usr/link_tracking_1_inst/ipb_tracking_inst/ipb_ack
                                                          system/ipb_usr_fabric/Mmux_ipb_to_slaves[4]_ipb_strobe11
    SLICE_X67Y32.C2         net (fanout=5)        0.468   user_ipb_mosi[4]_ipb_strobe
    SLICE_X67Y32.C          Tilo                  0.068   usr/link_tracking_1_inst/ipb_tracking_inst/ipb_ack
                                                          usr/link_tracking_1_inst/ipb_tracking_inst/ipb_miso_o_ipb_ack1
    SLICE_X54Y41.B4         net (fanout=1)        1.266   user_ipb_miso[4]_ipb_ack
    SLICE_X54Y41.B          Tilo                  0.068   system/ipb_from_slaves[5]_ipb_ack
                                                          system/ipb_usr_fabric/ored_ack<0>1
    SLICE_X54Y41.A6         net (fanout=1)        0.125   system/ipb_from_slaves[5]_ipb_ack
    SLICE_X54Y41.A          Tilo                  0.068   system/ipb_from_slaves[5]_ipb_ack
                                                          system/ipb_fabric/ored_ack<0>1
    SLICE_X36Y91.A4         net (fanout=18)       2.902   system/ipb_from_fabric_ipb_ack
    SLICE_X36Y91.A          Tilo                  0.068   system/phy_en.phy_ipb_ctrl/trans/sm/rmw_write
                                                          system/phy_en.phy_ipb_ctrl/trans/sm/tx_we1
    SLICE_X36Y91.B3         net (fanout=1)        0.340   system/phy_en.phy_ipb_ctrl/trans/sm/tx_we1
    SLICE_X36Y91.B          Tilo                  0.068   system/phy_en.phy_ipb_ctrl/trans/sm/rmw_write
                                                          system/phy_en.phy_ipb_ctrl/trans/sm/tx_we2
    SLICE_X65Y99.B5         net (fanout=7)        1.609   system/phy_en.phy_ipb_ctrl/trans/tx_we
    SLICE_X65Y99.B          Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/clock_crossing_if/we_buf<0>
                                                          system/phy_en.phy_ipb_ctrl/trans/iface/trans_out_we1
    RAMB36_X4Y16.WEAU3      net (fanout=64)       2.239   system/phy_en.phy_ipb_ctrl/trans_out_we
    RAMB36_X4Y16.CLKARDCLKU Trcck_WEA             0.515   system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram7
                                                          system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram7
    ----------------------------------------------------  ---------------------------
    Total                                        21.004ns (1.934ns logic, 19.070ns route)
                                                          (9.2% logic, 90.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     10.844ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_0 (FF)
  Destination:          system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram7 (RAM)
  Requirement:          32.000ns
  Data Path Delay:      20.947ns (Levels of Logic = 13)
  Clock Path Skew:      -0.124ns (1.501 - 1.625)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    user_ipb_clk rising at 36.000ns
  Clock Uncertainty:    0.085ns

  Clock Uncertainty:          0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_0 to system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram7
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X36Y77.AQ         Tcko                  0.381   system/ipb_arb/src<1>
                                                          system/ipb_arb/src_0
    SLICE_X49Y50.C3         net (fanout=69)       2.576   system/ipb_arb/src<0>
    SLICE_X49Y50.C          Tilo                  0.068   usr/link_tracking_1_inst/ipb_vi2c_inst/_i000073<5>
                                                          system/ipb_arb/Mmux_ipb_out_ipb_addr281
    SLICE_X48Y79.B1         net (fanout=10)       2.048   user_ipb_mosi[0]_ipb_addr<5>
    SLICE_X48Y79.B          Tilo                  0.068   usr/link_tracking_1_inst/ipb_vi2c_inst/_i000073<7>
                                                          system/ipb_usr_fabric/GND_364_o_GND_364_o_OR_1009_o2
    SLICE_X44Y62.A1         net (fanout=1)        1.313   system/ipb_usr_fabric/GND_364_o_GND_364_o_OR_1009_o2
    SLICE_X44Y62.A          Tilo                  0.068   system/ipb_usr_fabric/GND_364_o_GND_364_o_OR_1009_o3
                                                          system/ipb_usr_fabric/GND_364_o_GND_364_o_OR_1009_o4
    SLICE_X44Y58.A5         net (fanout=4)        0.471   system/ipb_usr_fabric/GND_364_o_GND_364_o_OR_1009_o
    SLICE_X44Y58.A          Tilo                  0.068   system/ipb_usr_fabric/Mmux_n0398122
                                                          system/ipb_usr_fabric/Mmux_n0398122
    SLICE_X44Y56.A2         net (fanout=1)        0.729   system/ipb_usr_fabric/Mmux_n0398122
    SLICE_X44Y56.A          Tilo                  0.068   system/ipb_usr_fabric/n0398<0>
                                                          system/ipb_usr_fabric/Mmux_n0398123
    SLICE_X44Y56.B3         net (fanout=1)        0.346   system/ipb_usr_fabric/Mmux_n0398123
    SLICE_X44Y56.B          Tilo                  0.068   system/ipb_usr_fabric/n0398<0>
                                                          system/ipb_usr_fabric/Mmux_n039811
    SLICE_X67Y32.B1         net (fanout=35)       2.638   system/ipb_usr_fabric/n0398<0>
    SLICE_X67Y32.B          Tilo                  0.068   usr/link_tracking_1_inst/ipb_tracking_inst/ipb_ack
                                                          system/ipb_usr_fabric/Mmux_ipb_to_slaves[7]_ipb_strobe11
    SLICE_X54Y32.A3         net (fanout=3)        0.953   user_ipb_mosi[7]_ipb_strobe
    SLICE_X54Y32.A          Tilo                  0.068   user_ipb_miso[7]_ipb_ack
                                                          usr/link_tracking_1_inst/ipb_registers_inst/ipb_miso_o_ipb_ack1
    SLICE_X54Y41.B1         net (fanout=1)        0.878   user_ipb_miso[7]_ipb_ack
    SLICE_X54Y41.B          Tilo                  0.068   system/ipb_from_slaves[5]_ipb_ack
                                                          system/ipb_usr_fabric/ored_ack<0>1
    SLICE_X54Y41.A6         net (fanout=1)        0.125   system/ipb_from_slaves[5]_ipb_ack
    SLICE_X54Y41.A          Tilo                  0.068   system/ipb_from_slaves[5]_ipb_ack
                                                          system/ipb_fabric/ored_ack<0>1
    SLICE_X36Y91.A4         net (fanout=18)       2.902   system/ipb_from_fabric_ipb_ack
    SLICE_X36Y91.A          Tilo                  0.068   system/phy_en.phy_ipb_ctrl/trans/sm/rmw_write
                                                          system/phy_en.phy_ipb_ctrl/trans/sm/tx_we1
    SLICE_X36Y91.B3         net (fanout=1)        0.340   system/phy_en.phy_ipb_ctrl/trans/sm/tx_we1
    SLICE_X36Y91.B          Tilo                  0.068   system/phy_en.phy_ipb_ctrl/trans/sm/rmw_write
                                                          system/phy_en.phy_ipb_ctrl/trans/sm/tx_we2
    SLICE_X65Y99.B5         net (fanout=7)        1.609   system/phy_en.phy_ipb_ctrl/trans/tx_we
    SLICE_X65Y99.B          Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/clock_crossing_if/we_buf<0>
                                                          system/phy_en.phy_ipb_ctrl/trans/iface/trans_out_we1
    RAMB36_X4Y16.WEAU3      net (fanout=64)       2.239   system/phy_en.phy_ipb_ctrl/trans_out_we
    RAMB36_X4Y16.CLKARDCLKU Trcck_WEA             0.515   system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram7
                                                          system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram7
    ----------------------------------------------------  ---------------------------
    Total                                        20.947ns (1.780ns logic, 19.167ns route)
                                                          (8.5% logic, 91.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     11.154ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_0 (FF)
  Destination:          system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram7 (RAM)
  Requirement:          32.000ns
  Data Path Delay:      20.637ns (Levels of Logic = 13)
  Clock Path Skew:      -0.124ns (1.501 - 1.625)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    user_ipb_clk rising at 36.000ns
  Clock Uncertainty:    0.085ns

  Clock Uncertainty:          0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_0 to system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram7
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X36Y77.AQ         Tcko                  0.381   system/ipb_arb/src<1>
                                                          system/ipb_arb/src_0
    SLICE_X49Y49.C6         net (fanout=69)       2.221   system/ipb_arb/src<0>
    SLICE_X49Y49.C          Tilo                  0.068   usr/link_tracking_1_inst/ipb_vi2c_inst/_i000073<3>
                                                          system/ipb_arb/Mmux_ipb_out_ipb_addr231
    SLICE_X48Y79.B5         net (fanout=162)      2.036   user_ipb_mosi[0]_ipb_addr<2>
    SLICE_X48Y79.B          Tilo                  0.068   usr/link_tracking_1_inst/ipb_vi2c_inst/_i000073<7>
                                                          system/ipb_usr_fabric/GND_364_o_GND_364_o_OR_1009_o2
    SLICE_X44Y62.A1         net (fanout=1)        1.313   system/ipb_usr_fabric/GND_364_o_GND_364_o_OR_1009_o2
    SLICE_X44Y62.A          Tilo                  0.068   system/ipb_usr_fabric/GND_364_o_GND_364_o_OR_1009_o3
                                                          system/ipb_usr_fabric/GND_364_o_GND_364_o_OR_1009_o4
    SLICE_X44Y58.A5         net (fanout=4)        0.471   system/ipb_usr_fabric/GND_364_o_GND_364_o_OR_1009_o
    SLICE_X44Y58.A          Tilo                  0.068   system/ipb_usr_fabric/Mmux_n0398122
                                                          system/ipb_usr_fabric/Mmux_n0398122
    SLICE_X44Y56.A2         net (fanout=1)        0.729   system/ipb_usr_fabric/Mmux_n0398122
    SLICE_X44Y56.A          Tilo                  0.068   system/ipb_usr_fabric/n0398<0>
                                                          system/ipb_usr_fabric/Mmux_n0398123
    SLICE_X44Y56.B3         net (fanout=1)        0.346   system/ipb_usr_fabric/Mmux_n0398123
    SLICE_X44Y56.B          Tilo                  0.068   system/ipb_usr_fabric/n0398<0>
                                                          system/ipb_usr_fabric/Mmux_n039811
    SLICE_X67Y32.B1         net (fanout=35)       2.638   system/ipb_usr_fabric/n0398<0>
    SLICE_X67Y32.BMUX       Tilo                  0.222   usr/link_tracking_1_inst/ipb_tracking_inst/ipb_ack
                                                          system/ipb_usr_fabric/Mmux_ipb_to_slaves[4]_ipb_strobe11
    SLICE_X67Y32.C2         net (fanout=5)        0.468   user_ipb_mosi[4]_ipb_strobe
    SLICE_X67Y32.C          Tilo                  0.068   usr/link_tracking_1_inst/ipb_tracking_inst/ipb_ack
                                                          usr/link_tracking_1_inst/ipb_tracking_inst/ipb_miso_o_ipb_ack1
    SLICE_X54Y41.B4         net (fanout=1)        1.266   user_ipb_miso[4]_ipb_ack
    SLICE_X54Y41.B          Tilo                  0.068   system/ipb_from_slaves[5]_ipb_ack
                                                          system/ipb_usr_fabric/ored_ack<0>1
    SLICE_X54Y41.A6         net (fanout=1)        0.125   system/ipb_from_slaves[5]_ipb_ack
    SLICE_X54Y41.A          Tilo                  0.068   system/ipb_from_slaves[5]_ipb_ack
                                                          system/ipb_fabric/ored_ack<0>1
    SLICE_X36Y91.A4         net (fanout=18)       2.902   system/ipb_from_fabric_ipb_ack
    SLICE_X36Y91.A          Tilo                  0.068   system/phy_en.phy_ipb_ctrl/trans/sm/rmw_write
                                                          system/phy_en.phy_ipb_ctrl/trans/sm/tx_we1
    SLICE_X36Y91.B3         net (fanout=1)        0.340   system/phy_en.phy_ipb_ctrl/trans/sm/tx_we1
    SLICE_X36Y91.B          Tilo                  0.068   system/phy_en.phy_ipb_ctrl/trans/sm/rmw_write
                                                          system/phy_en.phy_ipb_ctrl/trans/sm/tx_we2
    SLICE_X65Y99.B5         net (fanout=7)        1.609   system/phy_en.phy_ipb_ctrl/trans/tx_we
    SLICE_X65Y99.B          Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/clock_crossing_if/we_buf<0>
                                                          system/phy_en.phy_ipb_ctrl/trans/iface/trans_out_we1
    RAMB36_X4Y16.WEAU3      net (fanout=64)       2.239   system/phy_en.phy_ipb_ctrl/trans_out_we
    RAMB36_X4Y16.CLKARDCLKU Trcck_WEA             0.515   system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram7
                                                          system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram7
    ----------------------------------------------------  ---------------------------
    Total                                        20.637ns (1.934ns logic, 18.703ns route)
                                                          (9.4% logic, 90.6% route)

--------------------------------------------------------------------------------

Paths for end point system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram7 (RAMB36_X4Y16.WEAL2), 13607 paths
--------------------------------------------------------------------------------
Slack (setup path):     10.792ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_0 (FF)
  Destination:          system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram7 (RAM)
  Requirement:          32.000ns
  Data Path Delay:      20.999ns (Levels of Logic = 13)
  Clock Path Skew:      -0.124ns (1.501 - 1.625)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    user_ipb_clk rising at 36.000ns
  Clock Uncertainty:    0.085ns

  Clock Uncertainty:          0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_0 to system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram7
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X36Y77.AQ         Tcko                  0.381   system/ipb_arb/src<1>
                                                          system/ipb_arb/src_0
    SLICE_X49Y50.C3         net (fanout=69)       2.576   system/ipb_arb/src<0>
    SLICE_X49Y50.C          Tilo                  0.068   usr/link_tracking_1_inst/ipb_vi2c_inst/_i000073<5>
                                                          system/ipb_arb/Mmux_ipb_out_ipb_addr281
    SLICE_X48Y79.B1         net (fanout=10)       2.048   user_ipb_mosi[0]_ipb_addr<5>
    SLICE_X48Y79.B          Tilo                  0.068   usr/link_tracking_1_inst/ipb_vi2c_inst/_i000073<7>
                                                          system/ipb_usr_fabric/GND_364_o_GND_364_o_OR_1009_o2
    SLICE_X44Y62.A1         net (fanout=1)        1.313   system/ipb_usr_fabric/GND_364_o_GND_364_o_OR_1009_o2
    SLICE_X44Y62.A          Tilo                  0.068   system/ipb_usr_fabric/GND_364_o_GND_364_o_OR_1009_o3
                                                          system/ipb_usr_fabric/GND_364_o_GND_364_o_OR_1009_o4
    SLICE_X44Y58.A5         net (fanout=4)        0.471   system/ipb_usr_fabric/GND_364_o_GND_364_o_OR_1009_o
    SLICE_X44Y58.A          Tilo                  0.068   system/ipb_usr_fabric/Mmux_n0398122
                                                          system/ipb_usr_fabric/Mmux_n0398122
    SLICE_X44Y56.A2         net (fanout=1)        0.729   system/ipb_usr_fabric/Mmux_n0398122
    SLICE_X44Y56.A          Tilo                  0.068   system/ipb_usr_fabric/n0398<0>
                                                          system/ipb_usr_fabric/Mmux_n0398123
    SLICE_X44Y56.B3         net (fanout=1)        0.346   system/ipb_usr_fabric/Mmux_n0398123
    SLICE_X44Y56.B          Tilo                  0.068   system/ipb_usr_fabric/n0398<0>
                                                          system/ipb_usr_fabric/Mmux_n039811
    SLICE_X67Y32.B1         net (fanout=35)       2.638   system/ipb_usr_fabric/n0398<0>
    SLICE_X67Y32.BMUX       Tilo                  0.222   usr/link_tracking_1_inst/ipb_tracking_inst/ipb_ack
                                                          system/ipb_usr_fabric/Mmux_ipb_to_slaves[4]_ipb_strobe11
    SLICE_X67Y32.C2         net (fanout=5)        0.468   user_ipb_mosi[4]_ipb_strobe
    SLICE_X67Y32.C          Tilo                  0.068   usr/link_tracking_1_inst/ipb_tracking_inst/ipb_ack
                                                          usr/link_tracking_1_inst/ipb_tracking_inst/ipb_miso_o_ipb_ack1
    SLICE_X54Y41.B4         net (fanout=1)        1.266   user_ipb_miso[4]_ipb_ack
    SLICE_X54Y41.B          Tilo                  0.068   system/ipb_from_slaves[5]_ipb_ack
                                                          system/ipb_usr_fabric/ored_ack<0>1
    SLICE_X54Y41.A6         net (fanout=1)        0.125   system/ipb_from_slaves[5]_ipb_ack
    SLICE_X54Y41.A          Tilo                  0.068   system/ipb_from_slaves[5]_ipb_ack
                                                          system/ipb_fabric/ored_ack<0>1
    SLICE_X36Y91.A4         net (fanout=18)       2.902   system/ipb_from_fabric_ipb_ack
    SLICE_X36Y91.A          Tilo                  0.068   system/phy_en.phy_ipb_ctrl/trans/sm/rmw_write
                                                          system/phy_en.phy_ipb_ctrl/trans/sm/tx_we1
    SLICE_X36Y91.B3         net (fanout=1)        0.340   system/phy_en.phy_ipb_ctrl/trans/sm/tx_we1
    SLICE_X36Y91.B          Tilo                  0.068   system/phy_en.phy_ipb_ctrl/trans/sm/rmw_write
                                                          system/phy_en.phy_ipb_ctrl/trans/sm/tx_we2
    SLICE_X65Y99.B5         net (fanout=7)        1.609   system/phy_en.phy_ipb_ctrl/trans/tx_we
    SLICE_X65Y99.B          Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/clock_crossing_if/we_buf<0>
                                                          system/phy_en.phy_ipb_ctrl/trans/iface/trans_out_we1
    RAMB36_X4Y16.WEAL2      net (fanout=64)       2.234   system/phy_en.phy_ipb_ctrl/trans_out_we
    RAMB36_X4Y16.CLKARDCLKL Trcck_WEA             0.515   system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram7
                                                          system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram7
    ----------------------------------------------------  ---------------------------
    Total                                        20.999ns (1.934ns logic, 19.065ns route)
                                                          (9.2% logic, 90.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     10.849ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_0 (FF)
  Destination:          system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram7 (RAM)
  Requirement:          32.000ns
  Data Path Delay:      20.942ns (Levels of Logic = 13)
  Clock Path Skew:      -0.124ns (1.501 - 1.625)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    user_ipb_clk rising at 36.000ns
  Clock Uncertainty:    0.085ns

  Clock Uncertainty:          0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_0 to system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram7
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X36Y77.AQ         Tcko                  0.381   system/ipb_arb/src<1>
                                                          system/ipb_arb/src_0
    SLICE_X49Y50.C3         net (fanout=69)       2.576   system/ipb_arb/src<0>
    SLICE_X49Y50.C          Tilo                  0.068   usr/link_tracking_1_inst/ipb_vi2c_inst/_i000073<5>
                                                          system/ipb_arb/Mmux_ipb_out_ipb_addr281
    SLICE_X48Y79.B1         net (fanout=10)       2.048   user_ipb_mosi[0]_ipb_addr<5>
    SLICE_X48Y79.B          Tilo                  0.068   usr/link_tracking_1_inst/ipb_vi2c_inst/_i000073<7>
                                                          system/ipb_usr_fabric/GND_364_o_GND_364_o_OR_1009_o2
    SLICE_X44Y62.A1         net (fanout=1)        1.313   system/ipb_usr_fabric/GND_364_o_GND_364_o_OR_1009_o2
    SLICE_X44Y62.A          Tilo                  0.068   system/ipb_usr_fabric/GND_364_o_GND_364_o_OR_1009_o3
                                                          system/ipb_usr_fabric/GND_364_o_GND_364_o_OR_1009_o4
    SLICE_X44Y58.A5         net (fanout=4)        0.471   system/ipb_usr_fabric/GND_364_o_GND_364_o_OR_1009_o
    SLICE_X44Y58.A          Tilo                  0.068   system/ipb_usr_fabric/Mmux_n0398122
                                                          system/ipb_usr_fabric/Mmux_n0398122
    SLICE_X44Y56.A2         net (fanout=1)        0.729   system/ipb_usr_fabric/Mmux_n0398122
    SLICE_X44Y56.A          Tilo                  0.068   system/ipb_usr_fabric/n0398<0>
                                                          system/ipb_usr_fabric/Mmux_n0398123
    SLICE_X44Y56.B3         net (fanout=1)        0.346   system/ipb_usr_fabric/Mmux_n0398123
    SLICE_X44Y56.B          Tilo                  0.068   system/ipb_usr_fabric/n0398<0>
                                                          system/ipb_usr_fabric/Mmux_n039811
    SLICE_X67Y32.B1         net (fanout=35)       2.638   system/ipb_usr_fabric/n0398<0>
    SLICE_X67Y32.B          Tilo                  0.068   usr/link_tracking_1_inst/ipb_tracking_inst/ipb_ack
                                                          system/ipb_usr_fabric/Mmux_ipb_to_slaves[7]_ipb_strobe11
    SLICE_X54Y32.A3         net (fanout=3)        0.953   user_ipb_mosi[7]_ipb_strobe
    SLICE_X54Y32.A          Tilo                  0.068   user_ipb_miso[7]_ipb_ack
                                                          usr/link_tracking_1_inst/ipb_registers_inst/ipb_miso_o_ipb_ack1
    SLICE_X54Y41.B1         net (fanout=1)        0.878   user_ipb_miso[7]_ipb_ack
    SLICE_X54Y41.B          Tilo                  0.068   system/ipb_from_slaves[5]_ipb_ack
                                                          system/ipb_usr_fabric/ored_ack<0>1
    SLICE_X54Y41.A6         net (fanout=1)        0.125   system/ipb_from_slaves[5]_ipb_ack
    SLICE_X54Y41.A          Tilo                  0.068   system/ipb_from_slaves[5]_ipb_ack
                                                          system/ipb_fabric/ored_ack<0>1
    SLICE_X36Y91.A4         net (fanout=18)       2.902   system/ipb_from_fabric_ipb_ack
    SLICE_X36Y91.A          Tilo                  0.068   system/phy_en.phy_ipb_ctrl/trans/sm/rmw_write
                                                          system/phy_en.phy_ipb_ctrl/trans/sm/tx_we1
    SLICE_X36Y91.B3         net (fanout=1)        0.340   system/phy_en.phy_ipb_ctrl/trans/sm/tx_we1
    SLICE_X36Y91.B          Tilo                  0.068   system/phy_en.phy_ipb_ctrl/trans/sm/rmw_write
                                                          system/phy_en.phy_ipb_ctrl/trans/sm/tx_we2
    SLICE_X65Y99.B5         net (fanout=7)        1.609   system/phy_en.phy_ipb_ctrl/trans/tx_we
    SLICE_X65Y99.B          Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/clock_crossing_if/we_buf<0>
                                                          system/phy_en.phy_ipb_ctrl/trans/iface/trans_out_we1
    RAMB36_X4Y16.WEAL2      net (fanout=64)       2.234   system/phy_en.phy_ipb_ctrl/trans_out_we
    RAMB36_X4Y16.CLKARDCLKL Trcck_WEA             0.515   system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram7
                                                          system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram7
    ----------------------------------------------------  ---------------------------
    Total                                        20.942ns (1.780ns logic, 19.162ns route)
                                                          (8.5% logic, 91.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     11.159ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_0 (FF)
  Destination:          system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram7 (RAM)
  Requirement:          32.000ns
  Data Path Delay:      20.632ns (Levels of Logic = 13)
  Clock Path Skew:      -0.124ns (1.501 - 1.625)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    user_ipb_clk rising at 36.000ns
  Clock Uncertainty:    0.085ns

  Clock Uncertainty:          0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_0 to system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram7
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X36Y77.AQ         Tcko                  0.381   system/ipb_arb/src<1>
                                                          system/ipb_arb/src_0
    SLICE_X49Y49.C6         net (fanout=69)       2.221   system/ipb_arb/src<0>
    SLICE_X49Y49.C          Tilo                  0.068   usr/link_tracking_1_inst/ipb_vi2c_inst/_i000073<3>
                                                          system/ipb_arb/Mmux_ipb_out_ipb_addr231
    SLICE_X48Y79.B5         net (fanout=162)      2.036   user_ipb_mosi[0]_ipb_addr<2>
    SLICE_X48Y79.B          Tilo                  0.068   usr/link_tracking_1_inst/ipb_vi2c_inst/_i000073<7>
                                                          system/ipb_usr_fabric/GND_364_o_GND_364_o_OR_1009_o2
    SLICE_X44Y62.A1         net (fanout=1)        1.313   system/ipb_usr_fabric/GND_364_o_GND_364_o_OR_1009_o2
    SLICE_X44Y62.A          Tilo                  0.068   system/ipb_usr_fabric/GND_364_o_GND_364_o_OR_1009_o3
                                                          system/ipb_usr_fabric/GND_364_o_GND_364_o_OR_1009_o4
    SLICE_X44Y58.A5         net (fanout=4)        0.471   system/ipb_usr_fabric/GND_364_o_GND_364_o_OR_1009_o
    SLICE_X44Y58.A          Tilo                  0.068   system/ipb_usr_fabric/Mmux_n0398122
                                                          system/ipb_usr_fabric/Mmux_n0398122
    SLICE_X44Y56.A2         net (fanout=1)        0.729   system/ipb_usr_fabric/Mmux_n0398122
    SLICE_X44Y56.A          Tilo                  0.068   system/ipb_usr_fabric/n0398<0>
                                                          system/ipb_usr_fabric/Mmux_n0398123
    SLICE_X44Y56.B3         net (fanout=1)        0.346   system/ipb_usr_fabric/Mmux_n0398123
    SLICE_X44Y56.B          Tilo                  0.068   system/ipb_usr_fabric/n0398<0>
                                                          system/ipb_usr_fabric/Mmux_n039811
    SLICE_X67Y32.B1         net (fanout=35)       2.638   system/ipb_usr_fabric/n0398<0>
    SLICE_X67Y32.BMUX       Tilo                  0.222   usr/link_tracking_1_inst/ipb_tracking_inst/ipb_ack
                                                          system/ipb_usr_fabric/Mmux_ipb_to_slaves[4]_ipb_strobe11
    SLICE_X67Y32.C2         net (fanout=5)        0.468   user_ipb_mosi[4]_ipb_strobe
    SLICE_X67Y32.C          Tilo                  0.068   usr/link_tracking_1_inst/ipb_tracking_inst/ipb_ack
                                                          usr/link_tracking_1_inst/ipb_tracking_inst/ipb_miso_o_ipb_ack1
    SLICE_X54Y41.B4         net (fanout=1)        1.266   user_ipb_miso[4]_ipb_ack
    SLICE_X54Y41.B          Tilo                  0.068   system/ipb_from_slaves[5]_ipb_ack
                                                          system/ipb_usr_fabric/ored_ack<0>1
    SLICE_X54Y41.A6         net (fanout=1)        0.125   system/ipb_from_slaves[5]_ipb_ack
    SLICE_X54Y41.A          Tilo                  0.068   system/ipb_from_slaves[5]_ipb_ack
                                                          system/ipb_fabric/ored_ack<0>1
    SLICE_X36Y91.A4         net (fanout=18)       2.902   system/ipb_from_fabric_ipb_ack
    SLICE_X36Y91.A          Tilo                  0.068   system/phy_en.phy_ipb_ctrl/trans/sm/rmw_write
                                                          system/phy_en.phy_ipb_ctrl/trans/sm/tx_we1
    SLICE_X36Y91.B3         net (fanout=1)        0.340   system/phy_en.phy_ipb_ctrl/trans/sm/tx_we1
    SLICE_X36Y91.B          Tilo                  0.068   system/phy_en.phy_ipb_ctrl/trans/sm/rmw_write
                                                          system/phy_en.phy_ipb_ctrl/trans/sm/tx_we2
    SLICE_X65Y99.B5         net (fanout=7)        1.609   system/phy_en.phy_ipb_ctrl/trans/tx_we
    SLICE_X65Y99.B          Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/clock_crossing_if/we_buf<0>
                                                          system/phy_en.phy_ipb_ctrl/trans/iface/trans_out_we1
    RAMB36_X4Y16.WEAL2      net (fanout=64)       2.234   system/phy_en.phy_ipb_ctrl/trans_out_we
    RAMB36_X4Y16.CLKARDCLKL Trcck_WEA             0.515   system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram7
                                                          system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram7
    ----------------------------------------------------  ---------------------------
    Total                                        20.632ns (1.934ns logic, 18.698ns route)
                                                          (9.4% logic, 90.6% route)

--------------------------------------------------------------------------------

Hold Paths: TS_system_glib_pll_clkout_31_25_a_0 = PERIOD TIMEGRP
        "system_glib_pll_clkout_31_25_a_0" TS_clk125_2_n / 0.25 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point usr/link_tracking_1_inst/ipb_vi2c_inst/tx_data_5 (SLICE_X65Y39.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.009ns (requirement - (clock path skew + uncertainty - data path))
  Source:               usr/link_tracking_1_inst/ipb_vi2c_inst/_i000077_5 (FF)
  Destination:          usr/link_tracking_1_inst/ipb_vi2c_inst/tx_data_5 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.114ns (Levels of Logic = 0)
  Clock Path Skew:      0.105ns (0.734 - 0.629)
  Source Clock:         user_ipb_clk rising at 36.000ns
  Destination Clock:    user_ipb_clk rising at 36.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: usr/link_tracking_1_inst/ipb_vi2c_inst/_i000077_5 to usr/link_tracking_1_inst/ipb_vi2c_inst/tx_data_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X65Y40.BQ      Tcko                  0.098   usr/link_tracking_1_inst/ipb_vi2c_inst/_i000077<7>
                                                       usr/link_tracking_1_inst/ipb_vi2c_inst/_i000077_5
    SLICE_X65Y39.BX      net (fanout=1)        0.092   usr/link_tracking_1_inst/ipb_vi2c_inst/_i000077<5>
    SLICE_X65Y39.CLK     Tckdi       (-Th)     0.076   usr/link_tracking_1_inst/ipb_vi2c_inst/tx_data<7>
                                                       usr/link_tracking_1_inst/ipb_vi2c_inst/tx_data_5
    -------------------------------------------------  ---------------------------
    Total                                      0.114ns (0.022ns logic, 0.092ns route)
                                                       (19.3% logic, 80.7% route)

--------------------------------------------------------------------------------

Paths for end point usr/link_tracking_1_inst/ipb_vi2c_inst/tx_data_6 (SLICE_X65Y39.CX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.009ns (requirement - (clock path skew + uncertainty - data path))
  Source:               usr/link_tracking_1_inst/ipb_vi2c_inst/_i000077_6 (FF)
  Destination:          usr/link_tracking_1_inst/ipb_vi2c_inst/tx_data_6 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.114ns (Levels of Logic = 0)
  Clock Path Skew:      0.105ns (0.734 - 0.629)
  Source Clock:         user_ipb_clk rising at 36.000ns
  Destination Clock:    user_ipb_clk rising at 36.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: usr/link_tracking_1_inst/ipb_vi2c_inst/_i000077_6 to usr/link_tracking_1_inst/ipb_vi2c_inst/tx_data_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X65Y40.CQ      Tcko                  0.098   usr/link_tracking_1_inst/ipb_vi2c_inst/_i000077<7>
                                                       usr/link_tracking_1_inst/ipb_vi2c_inst/_i000077_6
    SLICE_X65Y39.CX      net (fanout=1)        0.092   usr/link_tracking_1_inst/ipb_vi2c_inst/_i000077<6>
    SLICE_X65Y39.CLK     Tckdi       (-Th)     0.076   usr/link_tracking_1_inst/ipb_vi2c_inst/tx_data<7>
                                                       usr/link_tracking_1_inst/ipb_vi2c_inst/tx_data_6
    -------------------------------------------------  ---------------------------
    Total                                      0.114ns (0.022ns logic, 0.092ns route)
                                                       (19.3% logic, 80.7% route)

--------------------------------------------------------------------------------

Paths for end point usr/link_tracking_1_inst/ipb_vi2c_inst/tx_data_4 (SLICE_X65Y39.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.010ns (requirement - (clock path skew + uncertainty - data path))
  Source:               usr/link_tracking_1_inst/ipb_vi2c_inst/_i000077_4 (FF)
  Destination:          usr/link_tracking_1_inst/ipb_vi2c_inst/tx_data_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.115ns (Levels of Logic = 0)
  Clock Path Skew:      0.105ns (0.734 - 0.629)
  Source Clock:         user_ipb_clk rising at 36.000ns
  Destination Clock:    user_ipb_clk rising at 36.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: usr/link_tracking_1_inst/ipb_vi2c_inst/_i000077_4 to usr/link_tracking_1_inst/ipb_vi2c_inst/tx_data_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X65Y40.AQ      Tcko                  0.098   usr/link_tracking_1_inst/ipb_vi2c_inst/_i000077<7>
                                                       usr/link_tracking_1_inst/ipb_vi2c_inst/_i000077_4
    SLICE_X65Y39.AX      net (fanout=1)        0.093   usr/link_tracking_1_inst/ipb_vi2c_inst/_i000077<4>
    SLICE_X65Y39.CLK     Tckdi       (-Th)     0.076   usr/link_tracking_1_inst/ipb_vi2c_inst/tx_data<7>
                                                       usr/link_tracking_1_inst/ipb_vi2c_inst/tx_data_4
    -------------------------------------------------  ---------------------------
    Total                                      0.115ns (0.022ns logic, 0.093ns route)
                                                       (19.1% logic, 80.9% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_system_glib_pll_clkout_31_25_a_0 = PERIOD TIMEGRP
        "system_glib_pll_clkout_31_25_a_0" TS_clk125_2_n / 0.25 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 29.778ns (period - min period limit)
  Period: 32.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKB)
  Physical resource: system/phy_en.phy_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram11/CLKBWRCLKL
  Logical resource: system/phy_en.phy_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram11/CLKBWRCLKL
  Location pin: RAMB36_X3Y23.CLKBWRCLKL
  Clock network: user_ipb_clk
--------------------------------------------------------------------------------
Slack: 29.778ns (period - min period limit)
  Period: 32.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKB)
  Physical resource: system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram11/CLKBWRCLKL
  Logical resource: system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram11/CLKBWRCLKL
  Location pin: RAMB36_X3Y13.CLKBWRCLKL
  Clock network: user_ipb_clk
--------------------------------------------------------------------------------
Slack: 29.778ns (period - min period limit)
  Period: 32.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKB)
  Physical resource: system/phy_en.phy_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram12/CLKBWRCLKL
  Logical resource: system/phy_en.phy_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram12/CLKBWRCLKL
  Location pin: RAMB36_X3Y24.CLKBWRCLKL
  Clock network: user_ipb_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_system_glib_pll_clkout_31_25_b_0 = PERIOD TIMEGRP         
"system_glib_pll_clkout_31_25_b_0" TS_clk125_2_n / 0.25 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 98303 paths analyzed, 1639 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  14.015ns.
--------------------------------------------------------------------------------

Paths for end point system/sram1_if/sramInterface/data_i_rr_10 (SLICE_X35Y61.B2), 290 paths
--------------------------------------------------------------------------------
Slack (setup path):     17.985ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_0 (FF)
  Destination:          system/sram1_if/sramInterface/data_i_rr_10 (FF)
  Requirement:          32.000ns
  Data Path Delay:      13.586ns (Levels of Logic = 9)
  Clock Path Skew:      -0.224ns (3.049 - 3.273)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/sram_w[1]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_0 to system/sram1_if/sramInterface/data_i_rr_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y77.AQ      Tcko                  0.381   system/ipb_arb/src<1>
                                                       system/ipb_arb/src_0
    SLICE_X49Y34.B5      net (fanout=69)       2.983   system/ipb_arb/src<0>
    SLICE_X49Y34.B       Tilo                  0.068   usr/link_tracking_1_inst/ipb_registers_inst/register_byte<3>
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr121
    SLICE_X42Y63.A4      net (fanout=302)      1.895   user_ipb_mosi[0]_ipb_addr<1>
    SLICE_X42Y63.A       Tilo                  0.068   system/ipb_fabric/N01
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X40Y63.D5      net (fanout=1)        0.321   system/ipb_fabric/N01
    SLICE_X40Y63.D       Tilo                  0.068   system/ipb_fabric/mux_rdata<0><0>6
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X38Y67.A2      net (fanout=39)       0.889   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X38Y67.A       Tilo                  0.068   system/ipb_fabric/mux_rdata<0><0>8
                                                       system/ipb_fabric/mux_rdata<0><0>8
    SLICE_X40Y44.A5      net (fanout=33)       1.730   system/ipb_fabric/mux_rdata<0><0>8
    SLICE_X40Y44.A       Tilo                  0.068   system/sram1_if/bistReset_from_sramInterfaceIoControl
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[1]_ipb_strobe11
    SLICE_X40Y44.B3      net (fanout=4)        0.346   system/ipb_to_slaves[1]_ipb_strobe
    SLICE_X40Y44.BMUX    Tilo                  0.198   system/sram1_if/bistReset_from_sramInterfaceIoControl
                                                       system/sram1_if/sramInterfaceIoControl/Mmux_SRAMINT_CS_O11
    SLICE_X43Y41.A2      net (fanout=7)        0.745   system/sram1_if/cs_from_sramInterfaceIoControl
    SLICE_X43Y41.A       Tilo                  0.068   system/sram1_if/sramInterface/control_process.startWrite
                                                       system/sram1_if/sramInterface/Mmux_control_process.startWrite_control_process.startWrite_MUX_1993_o11
    SLICE_X40Y47.A3      net (fanout=3)        0.867   system/sram1_if/sramInterface/control_process.startWrite_control_process.startWrite_MUX_1993_o
    SLICE_X40Y47.A       Tilo                  0.068   system/sram_w[1]_data<9>
                                                       system/sram1_if/sramInterface/Mmux_control_process.writeState[1]_X_72_o_Mux_9_o31
    SLICE_X35Y61.B2      net (fanout=70)       2.685   system/sram1_if/sramInterface/control_process.writeState[1]_X_72_o_Mux_9_o
    SLICE_X35Y61.CLK     Tas                   0.070   system/sram1_if/sramInterface/data_i_rr<14>
                                                       system/sram1_if/sramInterface/Mmux_GND_371_o_DATA_I[35]_mux_17_OUT1111
                                                       system/sram1_if/sramInterface/data_i_rr_10
    -------------------------------------------------  ---------------------------
    Total                                     13.586ns (1.125ns logic, 12.461ns route)
                                                       (8.3% logic, 91.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     18.230ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_1 (FF)
  Destination:          system/sram1_if/sramInterface/data_i_rr_10 (FF)
  Requirement:          32.000ns
  Data Path Delay:      13.341ns (Levels of Logic = 9)
  Clock Path Skew:      -0.224ns (3.049 - 3.273)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/sram_w[1]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_1 to system/sram1_if/sramInterface/data_i_rr_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y77.CQ      Tcko                  0.381   system/ipb_arb/src<1>
                                                       system/ipb_arb/src_1
    SLICE_X49Y34.B2      net (fanout=68)       2.738   system/ipb_arb/src<1>
    SLICE_X49Y34.B       Tilo                  0.068   usr/link_tracking_1_inst/ipb_registers_inst/register_byte<3>
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr121
    SLICE_X42Y63.A4      net (fanout=302)      1.895   user_ipb_mosi[0]_ipb_addr<1>
    SLICE_X42Y63.A       Tilo                  0.068   system/ipb_fabric/N01
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X40Y63.D5      net (fanout=1)        0.321   system/ipb_fabric/N01
    SLICE_X40Y63.D       Tilo                  0.068   system/ipb_fabric/mux_rdata<0><0>6
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X38Y67.A2      net (fanout=39)       0.889   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X38Y67.A       Tilo                  0.068   system/ipb_fabric/mux_rdata<0><0>8
                                                       system/ipb_fabric/mux_rdata<0><0>8
    SLICE_X40Y44.A5      net (fanout=33)       1.730   system/ipb_fabric/mux_rdata<0><0>8
    SLICE_X40Y44.A       Tilo                  0.068   system/sram1_if/bistReset_from_sramInterfaceIoControl
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[1]_ipb_strobe11
    SLICE_X40Y44.B3      net (fanout=4)        0.346   system/ipb_to_slaves[1]_ipb_strobe
    SLICE_X40Y44.BMUX    Tilo                  0.198   system/sram1_if/bistReset_from_sramInterfaceIoControl
                                                       system/sram1_if/sramInterfaceIoControl/Mmux_SRAMINT_CS_O11
    SLICE_X43Y41.A2      net (fanout=7)        0.745   system/sram1_if/cs_from_sramInterfaceIoControl
    SLICE_X43Y41.A       Tilo                  0.068   system/sram1_if/sramInterface/control_process.startWrite
                                                       system/sram1_if/sramInterface/Mmux_control_process.startWrite_control_process.startWrite_MUX_1993_o11
    SLICE_X40Y47.A3      net (fanout=3)        0.867   system/sram1_if/sramInterface/control_process.startWrite_control_process.startWrite_MUX_1993_o
    SLICE_X40Y47.A       Tilo                  0.068   system/sram_w[1]_data<9>
                                                       system/sram1_if/sramInterface/Mmux_control_process.writeState[1]_X_72_o_Mux_9_o31
    SLICE_X35Y61.B2      net (fanout=70)       2.685   system/sram1_if/sramInterface/control_process.writeState[1]_X_72_o_Mux_9_o
    SLICE_X35Y61.CLK     Tas                   0.070   system/sram1_if/sramInterface/data_i_rr<14>
                                                       system/sram1_if/sramInterface/Mmux_GND_371_o_DATA_I[35]_mux_17_OUT1111
                                                       system/sram1_if/sramInterface/data_i_rr_10
    -------------------------------------------------  ---------------------------
    Total                                     13.341ns (1.125ns logic, 12.216ns route)
                                                       (8.4% logic, 91.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     18.564ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/phy_en.phy_ipb_ctrl/trans/sm/addr_1 (FF)
  Destination:          system/sram1_if/sramInterface/data_i_rr_10 (FF)
  Requirement:          32.000ns
  Data Path Delay:      13.005ns (Levels of Logic = 9)
  Clock Path Skew:      -0.226ns (3.049 - 3.275)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/sram_w[1]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/phy_en.phy_ipb_ctrl/trans/sm/addr_1 to system/sram1_if/sramInterface/data_i_rr_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y78.BQ      Tcko                  0.337   system/ipb_from_masters[2]_ipb_addr<3>
                                                       system/phy_en.phy_ipb_ctrl/trans/sm/addr_1
    SLICE_X49Y34.B1      net (fanout=35)       2.446   system/ipb_from_masters[2]_ipb_addr<1>
    SLICE_X49Y34.B       Tilo                  0.068   usr/link_tracking_1_inst/ipb_registers_inst/register_byte<3>
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr121
    SLICE_X42Y63.A4      net (fanout=302)      1.895   user_ipb_mosi[0]_ipb_addr<1>
    SLICE_X42Y63.A       Tilo                  0.068   system/ipb_fabric/N01
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X40Y63.D5      net (fanout=1)        0.321   system/ipb_fabric/N01
    SLICE_X40Y63.D       Tilo                  0.068   system/ipb_fabric/mux_rdata<0><0>6
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X38Y67.A2      net (fanout=39)       0.889   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X38Y67.A       Tilo                  0.068   system/ipb_fabric/mux_rdata<0><0>8
                                                       system/ipb_fabric/mux_rdata<0><0>8
    SLICE_X40Y44.A5      net (fanout=33)       1.730   system/ipb_fabric/mux_rdata<0><0>8
    SLICE_X40Y44.A       Tilo                  0.068   system/sram1_if/bistReset_from_sramInterfaceIoControl
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[1]_ipb_strobe11
    SLICE_X40Y44.B3      net (fanout=4)        0.346   system/ipb_to_slaves[1]_ipb_strobe
    SLICE_X40Y44.BMUX    Tilo                  0.198   system/sram1_if/bistReset_from_sramInterfaceIoControl
                                                       system/sram1_if/sramInterfaceIoControl/Mmux_SRAMINT_CS_O11
    SLICE_X43Y41.A2      net (fanout=7)        0.745   system/sram1_if/cs_from_sramInterfaceIoControl
    SLICE_X43Y41.A       Tilo                  0.068   system/sram1_if/sramInterface/control_process.startWrite
                                                       system/sram1_if/sramInterface/Mmux_control_process.startWrite_control_process.startWrite_MUX_1993_o11
    SLICE_X40Y47.A3      net (fanout=3)        0.867   system/sram1_if/sramInterface/control_process.startWrite_control_process.startWrite_MUX_1993_o
    SLICE_X40Y47.A       Tilo                  0.068   system/sram_w[1]_data<9>
                                                       system/sram1_if/sramInterface/Mmux_control_process.writeState[1]_X_72_o_Mux_9_o31
    SLICE_X35Y61.B2      net (fanout=70)       2.685   system/sram1_if/sramInterface/control_process.writeState[1]_X_72_o_Mux_9_o
    SLICE_X35Y61.CLK     Tas                   0.070   system/sram1_if/sramInterface/data_i_rr<14>
                                                       system/sram1_if/sramInterface/Mmux_GND_371_o_DATA_I[35]_mux_17_OUT1111
                                                       system/sram1_if/sramInterface/data_i_rr_10
    -------------------------------------------------  ---------------------------
    Total                                     13.005ns (1.081ns logic, 11.924ns route)
                                                       (8.3% logic, 91.7% route)

--------------------------------------------------------------------------------

Paths for end point system/sram1_if/sramInterface/data_i_rr_12 (SLICE_X35Y61.C2), 290 paths
--------------------------------------------------------------------------------
Slack (setup path):     17.993ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_0 (FF)
  Destination:          system/sram1_if/sramInterface/data_i_rr_12 (FF)
  Requirement:          32.000ns
  Data Path Delay:      13.578ns (Levels of Logic = 9)
  Clock Path Skew:      -0.224ns (3.049 - 3.273)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/sram_w[1]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_0 to system/sram1_if/sramInterface/data_i_rr_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y77.AQ      Tcko                  0.381   system/ipb_arb/src<1>
                                                       system/ipb_arb/src_0
    SLICE_X49Y34.B5      net (fanout=69)       2.983   system/ipb_arb/src<0>
    SLICE_X49Y34.B       Tilo                  0.068   usr/link_tracking_1_inst/ipb_registers_inst/register_byte<3>
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr121
    SLICE_X42Y63.A4      net (fanout=302)      1.895   user_ipb_mosi[0]_ipb_addr<1>
    SLICE_X42Y63.A       Tilo                  0.068   system/ipb_fabric/N01
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X40Y63.D5      net (fanout=1)        0.321   system/ipb_fabric/N01
    SLICE_X40Y63.D       Tilo                  0.068   system/ipb_fabric/mux_rdata<0><0>6
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X38Y67.A2      net (fanout=39)       0.889   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X38Y67.A       Tilo                  0.068   system/ipb_fabric/mux_rdata<0><0>8
                                                       system/ipb_fabric/mux_rdata<0><0>8
    SLICE_X40Y44.A5      net (fanout=33)       1.730   system/ipb_fabric/mux_rdata<0><0>8
    SLICE_X40Y44.A       Tilo                  0.068   system/sram1_if/bistReset_from_sramInterfaceIoControl
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[1]_ipb_strobe11
    SLICE_X40Y44.B3      net (fanout=4)        0.346   system/ipb_to_slaves[1]_ipb_strobe
    SLICE_X40Y44.BMUX    Tilo                  0.198   system/sram1_if/bistReset_from_sramInterfaceIoControl
                                                       system/sram1_if/sramInterfaceIoControl/Mmux_SRAMINT_CS_O11
    SLICE_X43Y41.A2      net (fanout=7)        0.745   system/sram1_if/cs_from_sramInterfaceIoControl
    SLICE_X43Y41.A       Tilo                  0.068   system/sram1_if/sramInterface/control_process.startWrite
                                                       system/sram1_if/sramInterface/Mmux_control_process.startWrite_control_process.startWrite_MUX_1993_o11
    SLICE_X40Y47.A3      net (fanout=3)        0.867   system/sram1_if/sramInterface/control_process.startWrite_control_process.startWrite_MUX_1993_o
    SLICE_X40Y47.A       Tilo                  0.068   system/sram_w[1]_data<9>
                                                       system/sram1_if/sramInterface/Mmux_control_process.writeState[1]_X_72_o_Mux_9_o31
    SLICE_X35Y61.C2      net (fanout=70)       2.674   system/sram1_if/sramInterface/control_process.writeState[1]_X_72_o_Mux_9_o
    SLICE_X35Y61.CLK     Tas                   0.073   system/sram1_if/sramInterface/data_i_rr<14>
                                                       system/sram1_if/sramInterface/Mmux_GND_371_o_DATA_I[35]_mux_17_OUT1131
                                                       system/sram1_if/sramInterface/data_i_rr_12
    -------------------------------------------------  ---------------------------
    Total                                     13.578ns (1.128ns logic, 12.450ns route)
                                                       (8.3% logic, 91.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     18.238ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_1 (FF)
  Destination:          system/sram1_if/sramInterface/data_i_rr_12 (FF)
  Requirement:          32.000ns
  Data Path Delay:      13.333ns (Levels of Logic = 9)
  Clock Path Skew:      -0.224ns (3.049 - 3.273)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/sram_w[1]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_1 to system/sram1_if/sramInterface/data_i_rr_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y77.CQ      Tcko                  0.381   system/ipb_arb/src<1>
                                                       system/ipb_arb/src_1
    SLICE_X49Y34.B2      net (fanout=68)       2.738   system/ipb_arb/src<1>
    SLICE_X49Y34.B       Tilo                  0.068   usr/link_tracking_1_inst/ipb_registers_inst/register_byte<3>
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr121
    SLICE_X42Y63.A4      net (fanout=302)      1.895   user_ipb_mosi[0]_ipb_addr<1>
    SLICE_X42Y63.A       Tilo                  0.068   system/ipb_fabric/N01
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X40Y63.D5      net (fanout=1)        0.321   system/ipb_fabric/N01
    SLICE_X40Y63.D       Tilo                  0.068   system/ipb_fabric/mux_rdata<0><0>6
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X38Y67.A2      net (fanout=39)       0.889   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X38Y67.A       Tilo                  0.068   system/ipb_fabric/mux_rdata<0><0>8
                                                       system/ipb_fabric/mux_rdata<0><0>8
    SLICE_X40Y44.A5      net (fanout=33)       1.730   system/ipb_fabric/mux_rdata<0><0>8
    SLICE_X40Y44.A       Tilo                  0.068   system/sram1_if/bistReset_from_sramInterfaceIoControl
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[1]_ipb_strobe11
    SLICE_X40Y44.B3      net (fanout=4)        0.346   system/ipb_to_slaves[1]_ipb_strobe
    SLICE_X40Y44.BMUX    Tilo                  0.198   system/sram1_if/bistReset_from_sramInterfaceIoControl
                                                       system/sram1_if/sramInterfaceIoControl/Mmux_SRAMINT_CS_O11
    SLICE_X43Y41.A2      net (fanout=7)        0.745   system/sram1_if/cs_from_sramInterfaceIoControl
    SLICE_X43Y41.A       Tilo                  0.068   system/sram1_if/sramInterface/control_process.startWrite
                                                       system/sram1_if/sramInterface/Mmux_control_process.startWrite_control_process.startWrite_MUX_1993_o11
    SLICE_X40Y47.A3      net (fanout=3)        0.867   system/sram1_if/sramInterface/control_process.startWrite_control_process.startWrite_MUX_1993_o
    SLICE_X40Y47.A       Tilo                  0.068   system/sram_w[1]_data<9>
                                                       system/sram1_if/sramInterface/Mmux_control_process.writeState[1]_X_72_o_Mux_9_o31
    SLICE_X35Y61.C2      net (fanout=70)       2.674   system/sram1_if/sramInterface/control_process.writeState[1]_X_72_o_Mux_9_o
    SLICE_X35Y61.CLK     Tas                   0.073   system/sram1_if/sramInterface/data_i_rr<14>
                                                       system/sram1_if/sramInterface/Mmux_GND_371_o_DATA_I[35]_mux_17_OUT1131
                                                       system/sram1_if/sramInterface/data_i_rr_12
    -------------------------------------------------  ---------------------------
    Total                                     13.333ns (1.128ns logic, 12.205ns route)
                                                       (8.5% logic, 91.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     18.572ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/phy_en.phy_ipb_ctrl/trans/sm/addr_1 (FF)
  Destination:          system/sram1_if/sramInterface/data_i_rr_12 (FF)
  Requirement:          32.000ns
  Data Path Delay:      12.997ns (Levels of Logic = 9)
  Clock Path Skew:      -0.226ns (3.049 - 3.275)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/sram_w[1]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/phy_en.phy_ipb_ctrl/trans/sm/addr_1 to system/sram1_if/sramInterface/data_i_rr_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y78.BQ      Tcko                  0.337   system/ipb_from_masters[2]_ipb_addr<3>
                                                       system/phy_en.phy_ipb_ctrl/trans/sm/addr_1
    SLICE_X49Y34.B1      net (fanout=35)       2.446   system/ipb_from_masters[2]_ipb_addr<1>
    SLICE_X49Y34.B       Tilo                  0.068   usr/link_tracking_1_inst/ipb_registers_inst/register_byte<3>
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr121
    SLICE_X42Y63.A4      net (fanout=302)      1.895   user_ipb_mosi[0]_ipb_addr<1>
    SLICE_X42Y63.A       Tilo                  0.068   system/ipb_fabric/N01
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X40Y63.D5      net (fanout=1)        0.321   system/ipb_fabric/N01
    SLICE_X40Y63.D       Tilo                  0.068   system/ipb_fabric/mux_rdata<0><0>6
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X38Y67.A2      net (fanout=39)       0.889   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X38Y67.A       Tilo                  0.068   system/ipb_fabric/mux_rdata<0><0>8
                                                       system/ipb_fabric/mux_rdata<0><0>8
    SLICE_X40Y44.A5      net (fanout=33)       1.730   system/ipb_fabric/mux_rdata<0><0>8
    SLICE_X40Y44.A       Tilo                  0.068   system/sram1_if/bistReset_from_sramInterfaceIoControl
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[1]_ipb_strobe11
    SLICE_X40Y44.B3      net (fanout=4)        0.346   system/ipb_to_slaves[1]_ipb_strobe
    SLICE_X40Y44.BMUX    Tilo                  0.198   system/sram1_if/bistReset_from_sramInterfaceIoControl
                                                       system/sram1_if/sramInterfaceIoControl/Mmux_SRAMINT_CS_O11
    SLICE_X43Y41.A2      net (fanout=7)        0.745   system/sram1_if/cs_from_sramInterfaceIoControl
    SLICE_X43Y41.A       Tilo                  0.068   system/sram1_if/sramInterface/control_process.startWrite
                                                       system/sram1_if/sramInterface/Mmux_control_process.startWrite_control_process.startWrite_MUX_1993_o11
    SLICE_X40Y47.A3      net (fanout=3)        0.867   system/sram1_if/sramInterface/control_process.startWrite_control_process.startWrite_MUX_1993_o
    SLICE_X40Y47.A       Tilo                  0.068   system/sram_w[1]_data<9>
                                                       system/sram1_if/sramInterface/Mmux_control_process.writeState[1]_X_72_o_Mux_9_o31
    SLICE_X35Y61.C2      net (fanout=70)       2.674   system/sram1_if/sramInterface/control_process.writeState[1]_X_72_o_Mux_9_o
    SLICE_X35Y61.CLK     Tas                   0.073   system/sram1_if/sramInterface/data_i_rr<14>
                                                       system/sram1_if/sramInterface/Mmux_GND_371_o_DATA_I[35]_mux_17_OUT1131
                                                       system/sram1_if/sramInterface/data_i_rr_12
    -------------------------------------------------  ---------------------------
    Total                                     12.997ns (1.084ns logic, 11.913ns route)
                                                       (8.3% logic, 91.7% route)

--------------------------------------------------------------------------------

Paths for end point system/sram1_if/sramInterface/data_i_rr_0 (SLICE_X35Y61.B2), 290 paths
--------------------------------------------------------------------------------
Slack (setup path):     18.008ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_0 (FF)
  Destination:          system/sram1_if/sramInterface/data_i_rr_0 (FF)
  Requirement:          32.000ns
  Data Path Delay:      13.563ns (Levels of Logic = 9)
  Clock Path Skew:      -0.224ns (3.049 - 3.273)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/sram_w[1]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_0 to system/sram1_if/sramInterface/data_i_rr_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y77.AQ      Tcko                  0.381   system/ipb_arb/src<1>
                                                       system/ipb_arb/src_0
    SLICE_X49Y34.B5      net (fanout=69)       2.983   system/ipb_arb/src<0>
    SLICE_X49Y34.B       Tilo                  0.068   usr/link_tracking_1_inst/ipb_registers_inst/register_byte<3>
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr121
    SLICE_X42Y63.A4      net (fanout=302)      1.895   user_ipb_mosi[0]_ipb_addr<1>
    SLICE_X42Y63.A       Tilo                  0.068   system/ipb_fabric/N01
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X40Y63.D5      net (fanout=1)        0.321   system/ipb_fabric/N01
    SLICE_X40Y63.D       Tilo                  0.068   system/ipb_fabric/mux_rdata<0><0>6
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X38Y67.A2      net (fanout=39)       0.889   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X38Y67.A       Tilo                  0.068   system/ipb_fabric/mux_rdata<0><0>8
                                                       system/ipb_fabric/mux_rdata<0><0>8
    SLICE_X40Y44.A5      net (fanout=33)       1.730   system/ipb_fabric/mux_rdata<0><0>8
    SLICE_X40Y44.A       Tilo                  0.068   system/sram1_if/bistReset_from_sramInterfaceIoControl
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[1]_ipb_strobe11
    SLICE_X40Y44.B3      net (fanout=4)        0.346   system/ipb_to_slaves[1]_ipb_strobe
    SLICE_X40Y44.BMUX    Tilo                  0.198   system/sram1_if/bistReset_from_sramInterfaceIoControl
                                                       system/sram1_if/sramInterfaceIoControl/Mmux_SRAMINT_CS_O11
    SLICE_X43Y41.A2      net (fanout=7)        0.745   system/sram1_if/cs_from_sramInterfaceIoControl
    SLICE_X43Y41.A       Tilo                  0.068   system/sram1_if/sramInterface/control_process.startWrite
                                                       system/sram1_if/sramInterface/Mmux_control_process.startWrite_control_process.startWrite_MUX_1993_o11
    SLICE_X40Y47.A3      net (fanout=3)        0.867   system/sram1_if/sramInterface/control_process.startWrite_control_process.startWrite_MUX_1993_o
    SLICE_X40Y47.A       Tilo                  0.068   system/sram_w[1]_data<9>
                                                       system/sram1_if/sramInterface/Mmux_control_process.writeState[1]_X_72_o_Mux_9_o31
    SLICE_X35Y61.B2      net (fanout=70)       2.685   system/sram1_if/sramInterface/control_process.writeState[1]_X_72_o_Mux_9_o
    SLICE_X35Y61.CLK     Tas                   0.047   system/sram1_if/sramInterface/data_i_rr<14>
                                                       system/sram1_if/sramInterface/Mmux_GND_371_o_DATA_I[35]_mux_17_OUT1101
                                                       system/sram1_if/sramInterface/data_i_rr_0
    -------------------------------------------------  ---------------------------
    Total                                     13.563ns (1.102ns logic, 12.461ns route)
                                                       (8.1% logic, 91.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     18.253ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_1 (FF)
  Destination:          system/sram1_if/sramInterface/data_i_rr_0 (FF)
  Requirement:          32.000ns
  Data Path Delay:      13.318ns (Levels of Logic = 9)
  Clock Path Skew:      -0.224ns (3.049 - 3.273)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/sram_w[1]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_1 to system/sram1_if/sramInterface/data_i_rr_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y77.CQ      Tcko                  0.381   system/ipb_arb/src<1>
                                                       system/ipb_arb/src_1
    SLICE_X49Y34.B2      net (fanout=68)       2.738   system/ipb_arb/src<1>
    SLICE_X49Y34.B       Tilo                  0.068   usr/link_tracking_1_inst/ipb_registers_inst/register_byte<3>
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr121
    SLICE_X42Y63.A4      net (fanout=302)      1.895   user_ipb_mosi[0]_ipb_addr<1>
    SLICE_X42Y63.A       Tilo                  0.068   system/ipb_fabric/N01
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X40Y63.D5      net (fanout=1)        0.321   system/ipb_fabric/N01
    SLICE_X40Y63.D       Tilo                  0.068   system/ipb_fabric/mux_rdata<0><0>6
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X38Y67.A2      net (fanout=39)       0.889   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X38Y67.A       Tilo                  0.068   system/ipb_fabric/mux_rdata<0><0>8
                                                       system/ipb_fabric/mux_rdata<0><0>8
    SLICE_X40Y44.A5      net (fanout=33)       1.730   system/ipb_fabric/mux_rdata<0><0>8
    SLICE_X40Y44.A       Tilo                  0.068   system/sram1_if/bistReset_from_sramInterfaceIoControl
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[1]_ipb_strobe11
    SLICE_X40Y44.B3      net (fanout=4)        0.346   system/ipb_to_slaves[1]_ipb_strobe
    SLICE_X40Y44.BMUX    Tilo                  0.198   system/sram1_if/bistReset_from_sramInterfaceIoControl
                                                       system/sram1_if/sramInterfaceIoControl/Mmux_SRAMINT_CS_O11
    SLICE_X43Y41.A2      net (fanout=7)        0.745   system/sram1_if/cs_from_sramInterfaceIoControl
    SLICE_X43Y41.A       Tilo                  0.068   system/sram1_if/sramInterface/control_process.startWrite
                                                       system/sram1_if/sramInterface/Mmux_control_process.startWrite_control_process.startWrite_MUX_1993_o11
    SLICE_X40Y47.A3      net (fanout=3)        0.867   system/sram1_if/sramInterface/control_process.startWrite_control_process.startWrite_MUX_1993_o
    SLICE_X40Y47.A       Tilo                  0.068   system/sram_w[1]_data<9>
                                                       system/sram1_if/sramInterface/Mmux_control_process.writeState[1]_X_72_o_Mux_9_o31
    SLICE_X35Y61.B2      net (fanout=70)       2.685   system/sram1_if/sramInterface/control_process.writeState[1]_X_72_o_Mux_9_o
    SLICE_X35Y61.CLK     Tas                   0.047   system/sram1_if/sramInterface/data_i_rr<14>
                                                       system/sram1_if/sramInterface/Mmux_GND_371_o_DATA_I[35]_mux_17_OUT1101
                                                       system/sram1_if/sramInterface/data_i_rr_0
    -------------------------------------------------  ---------------------------
    Total                                     13.318ns (1.102ns logic, 12.216ns route)
                                                       (8.3% logic, 91.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     18.587ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/phy_en.phy_ipb_ctrl/trans/sm/addr_1 (FF)
  Destination:          system/sram1_if/sramInterface/data_i_rr_0 (FF)
  Requirement:          32.000ns
  Data Path Delay:      12.982ns (Levels of Logic = 9)
  Clock Path Skew:      -0.226ns (3.049 - 3.275)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/sram_w[1]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/phy_en.phy_ipb_ctrl/trans/sm/addr_1 to system/sram1_if/sramInterface/data_i_rr_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y78.BQ      Tcko                  0.337   system/ipb_from_masters[2]_ipb_addr<3>
                                                       system/phy_en.phy_ipb_ctrl/trans/sm/addr_1
    SLICE_X49Y34.B1      net (fanout=35)       2.446   system/ipb_from_masters[2]_ipb_addr<1>
    SLICE_X49Y34.B       Tilo                  0.068   usr/link_tracking_1_inst/ipb_registers_inst/register_byte<3>
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr121
    SLICE_X42Y63.A4      net (fanout=302)      1.895   user_ipb_mosi[0]_ipb_addr<1>
    SLICE_X42Y63.A       Tilo                  0.068   system/ipb_fabric/N01
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X40Y63.D5      net (fanout=1)        0.321   system/ipb_fabric/N01
    SLICE_X40Y63.D       Tilo                  0.068   system/ipb_fabric/mux_rdata<0><0>6
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X38Y67.A2      net (fanout=39)       0.889   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X38Y67.A       Tilo                  0.068   system/ipb_fabric/mux_rdata<0><0>8
                                                       system/ipb_fabric/mux_rdata<0><0>8
    SLICE_X40Y44.A5      net (fanout=33)       1.730   system/ipb_fabric/mux_rdata<0><0>8
    SLICE_X40Y44.A       Tilo                  0.068   system/sram1_if/bistReset_from_sramInterfaceIoControl
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[1]_ipb_strobe11
    SLICE_X40Y44.B3      net (fanout=4)        0.346   system/ipb_to_slaves[1]_ipb_strobe
    SLICE_X40Y44.BMUX    Tilo                  0.198   system/sram1_if/bistReset_from_sramInterfaceIoControl
                                                       system/sram1_if/sramInterfaceIoControl/Mmux_SRAMINT_CS_O11
    SLICE_X43Y41.A2      net (fanout=7)        0.745   system/sram1_if/cs_from_sramInterfaceIoControl
    SLICE_X43Y41.A       Tilo                  0.068   system/sram1_if/sramInterface/control_process.startWrite
                                                       system/sram1_if/sramInterface/Mmux_control_process.startWrite_control_process.startWrite_MUX_1993_o11
    SLICE_X40Y47.A3      net (fanout=3)        0.867   system/sram1_if/sramInterface/control_process.startWrite_control_process.startWrite_MUX_1993_o
    SLICE_X40Y47.A       Tilo                  0.068   system/sram_w[1]_data<9>
                                                       system/sram1_if/sramInterface/Mmux_control_process.writeState[1]_X_72_o_Mux_9_o31
    SLICE_X35Y61.B2      net (fanout=70)       2.685   system/sram1_if/sramInterface/control_process.writeState[1]_X_72_o_Mux_9_o
    SLICE_X35Y61.CLK     Tas                   0.047   system/sram1_if/sramInterface/data_i_rr<14>
                                                       system/sram1_if/sramInterface/Mmux_GND_371_o_DATA_I[35]_mux_17_OUT1101
                                                       system/sram1_if/sramInterface/data_i_rr_0
    -------------------------------------------------  ---------------------------
    Total                                     12.982ns (1.058ns logic, 11.924ns route)
                                                       (8.1% logic, 91.9% route)

--------------------------------------------------------------------------------

Hold Paths: TS_system_glib_pll_clkout_31_25_b_0 = PERIOD TIMEGRP
        "system_glib_pll_clkout_31_25_b_0" TS_clk125_2_n / 0.25 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point system/sram1_if/sramInterface/ADDR_O_20 (SLICE_X34Y68.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.002ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/ipb_sys_regs/regs_8_0 (FF)
  Destination:          system/sram1_if/sramInterface/ADDR_O_20 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.310ns (Levels of Logic = 1)
  Clock Path Skew:      0.103ns (1.471 - 1.368)
  Source Clock:         user_ipb_clk rising at 36.000ns
  Destination Clock:    system/sram_w[1]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: system/ipb_sys_regs/regs_8_0 to system/sram1_if/sramInterface/ADDR_O_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y67.AQ      Tcko                  0.115   system/regs_from_ipbus<8><17>
                                                       system/ipb_sys_regs/regs_8_0
    SLICE_X34Y68.A6      net (fanout=75)       0.250   system/regs_from_ipbus<8><0>
    SLICE_X34Y68.CLK     Tah         (-Th)     0.055   system/sram_w[1]_addr<20>
                                                       system/sram1_if/sramInterfaceIoControl/Mmux_SRAMINT_ADDR_O131
                                                       system/sram1_if/sramInterface/ADDR_O_20
    -------------------------------------------------  ---------------------------
    Total                                      0.310ns (0.060ns logic, 0.250ns route)
                                                       (19.4% logic, 80.6% route)

--------------------------------------------------------------------------------

Paths for end point system/sram1_if/sramInterfaceIoControl/ack_process.ack_ctrl_FSM_FFd2 (SLICE_X55Y37.A5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.082ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/sram1_if/sramInterfaceIoControl/ack_process.ack_ctrl_FSM_FFd1 (FF)
  Destination:          system/sram1_if/sramInterfaceIoControl/ack_process.ack_ctrl_FSM_FFd2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.082ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         system/glib_pll_clkout_31_25_b rising at 36.000ns
  Destination Clock:    system/glib_pll_clkout_31_25_b rising at 36.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/sram1_if/sramInterfaceIoControl/ack_process.ack_ctrl_FSM_FFd1 to system/sram1_if/sramInterfaceIoControl/ack_process.ack_ctrl_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y37.AQ      Tcko                  0.098   system/sram1_if/sramInterfaceIoControl/ack_process.ack_ctrl_FSM_FFd3
                                                       system/sram1_if/sramInterfaceIoControl/ack_process.ack_ctrl_FSM_FFd1
    SLICE_X55Y37.A5      net (fanout=3)        0.066   system/sram1_if/sramInterfaceIoControl/ack_process.ack_ctrl_FSM_FFd1
    SLICE_X55Y37.CLK     Tah         (-Th)     0.082   system/sram1_if/sramInterfaceIoControl/ack_process.ack_ctrl_FSM_FFd3
                                                       system/sram1_if/sramInterfaceIoControl/ack_process.ack_ctrl_FSM_FFd2-In1
                                                       system/sram1_if/sramInterfaceIoControl/ack_process.ack_ctrl_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      0.082ns (0.016ns logic, 0.066ns route)
                                                       (19.5% logic, 80.5% route)

--------------------------------------------------------------------------------

Paths for end point system/sram1_if/sramInterfaceIoControl/BIST_ENABLE_O (SLICE_X13Y40.A5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.083ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/sram1_if/sramInterfaceIoControl/testModeFsm_process.state (FF)
  Destination:          system/sram1_if/sramInterfaceIoControl/BIST_ENABLE_O (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.083ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         system/sram_w[1]_clk rising at 36.000ns
  Destination Clock:    system/sram_w[1]_clk rising at 36.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/sram1_if/sramInterfaceIoControl/testModeFsm_process.state to system/sram1_if/sramInterfaceIoControl/BIST_ENABLE_O
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y40.AQ      Tcko                  0.098   system/sram1_if/sramInterfaceIoControl/testModeFsm_process.state
                                                       system/sram1_if/sramInterfaceIoControl/testModeFsm_process.state
    SLICE_X13Y40.A5      net (fanout=58)       0.067   system/sram1_if/sramInterfaceIoControl/testModeFsm_process.state
    SLICE_X13Y40.CLK     Tah         (-Th)     0.082   system/sram1_if/sramInterfaceIoControl/testModeFsm_process.state
                                                       system/sram1_if/sramInterfaceIoControl/BIST_ENABLE_O_rstpot
                                                       system/sram1_if/sramInterfaceIoControl/BIST_ENABLE_O
    -------------------------------------------------  ---------------------------
    Total                                      0.083ns (0.016ns logic, 0.067ns route)
                                                       (19.3% logic, 80.7% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_system_glib_pll_clkout_31_25_b_0 = PERIOD TIMEGRP
        "system_glib_pll_clkout_31_25_b_0" TS_clk125_2_n / 0.25 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 30.571ns (period - min period limit)
  Period: 32.000ns
  Min period limit: 1.429ns (699.790MHz) (Tbcper_I)
  Physical resource: system/sram1_if/sramInterfaceIoControl/clk_bufgmux/I0
  Logical resource: system/sram1_if/sramInterfaceIoControl/clk_bufgmux/I0
  Location pin: BUFGCTRL_X0Y3.I0
  Clock network: system/glib_pll_clkout_31_25_b
--------------------------------------------------------------------------------
Slack: 30.592ns (period - min period limit)
  Period: 32.000ns
  Min period limit: 1.408ns (710.227MHz) (Tockper)
  Physical resource: system/buffers/clk_from_oddr<1>/CLK
  Logical resource: system/buffers/sramClockInverter_generate[1].sramClockInverter/CK
  Location pin: OLOGIC_X2Y21.CLK
  Clock network: system/sram_w[1]_clk
--------------------------------------------------------------------------------
Slack: 31.168ns (period - (min high pulse limit / (high pulse / period)))
  Period: 32.000ns
  High pulse: 16.000ns
  High pulse limit: 0.416ns (Trpw)
  Physical resource: system/sram1_if/bist/main_process.addressCounter<3>/SR
  Logical resource: system/sram1_if/bist/main_process.addressCounter_0/SR
  Location pin: SLICE_X26Y6.SR
  Clock network: system/sram1_if/bistReset_from_sramInterfaceIoControl
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_system_gbt_phase_monitoring_ttclk_pll_clkout0 = PERIOD 
TIMEGRP         "system_gbt_phase_monitoring_ttclk_pll_clkout0" 
TS_xpoint1_clk1_p / 6         PHASE 2.08333333 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   2.000ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_system_gbt_phase_monitoring_ttclk_pll_clkout0 = PERIOD TIMEGRP
        "system_gbt_phase_monitoring_ttclk_pll_clkout0" TS_xpoint1_clk1_p / 6
        PHASE 2.08333333 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 2.166ns (period - (min low pulse limit / (low pulse / period)))
  Period: 4.166ns
  Low pulse: 2.083ns
  Low pulse limit: 1.000ns (Tmpw)
  Physical resource: system/gbt_phase_monitoring/sfp_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_input<5>/CLK
  Logical resource: system/gbt_phase_monitoring/sfp_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram1_RAMA/CLK
  Location pin: SLICE_X56Y91.CLK
  Clock network: system/gbt_phase_monitoring/ttclk_x6
--------------------------------------------------------------------------------
Slack: 2.166ns (period - (min high pulse limit / (high pulse / period)))
  Period: 4.166ns
  High pulse: 2.083ns
  High pulse limit: 1.000ns (Tmpw)
  Physical resource: system/gbt_phase_monitoring/sfp_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_input<5>/CLK
  Logical resource: system/gbt_phase_monitoring/sfp_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram1_RAMA/CLK
  Location pin: SLICE_X56Y91.CLK
  Clock network: system/gbt_phase_monitoring/ttclk_x6
--------------------------------------------------------------------------------
Slack: 2.166ns (period - (min low pulse limit / (low pulse / period)))
  Period: 4.166ns
  Low pulse: 2.083ns
  Low pulse limit: 1.000ns (Tmpw)
  Physical resource: system/gbt_phase_monitoring/sfp_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_input<5>/CLK
  Logical resource: system/gbt_phase_monitoring/sfp_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram1_RAMA_D1/CLK
  Location pin: SLICE_X56Y91.CLK
  Clock network: system/gbt_phase_monitoring/ttclk_x6
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_system_gbt_phase_monitoring_ttclk_pll_clkout0_0 = PERIOD 
TIMEGRP         "system_gbt_phase_monitoring_ttclk_pll_clkout0_0" 
TS_xpoint1_clk1_n /         6 PHASE 2.08333333 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1922 paths analyzed, 334 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   3.535ns.
--------------------------------------------------------------------------------

Paths for end point system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_0 (SLICE_X83Y82.CE), 18 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.631ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/gbt_phase_monitoring/fmc1_cdce_pm/timer_13 (FF)
  Destination:          system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_0 (FF)
  Requirement:          4.166ns
  Data Path Delay:      3.337ns (Levels of Logic = 2)
  Clock Path Skew:      -0.115ns (0.853 - 0.968)
  Source Clock:         system/gbt_phase_monitoring/ttclk_x6 rising at 2.085ns
  Destination Clock:    system/gbt_phase_monitoring/ttclk_x6 rising at 6.251ns
  Clock Uncertainty:    0.083ns

  Clock Uncertainty:          0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.149ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/gbt_phase_monitoring/fmc1_cdce_pm/timer_13 to system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X61Y86.BQ      Tcko                  0.337   system/gbt_phase_monitoring/fmc1_cdce_pm/timer<15>
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/timer_13
    SLICE_X60Y86.A2      net (fanout=2)        0.482   system/gbt_phase_monitoring/fmc1_cdce_pm/timer<13>
    SLICE_X60Y86.A       Tilo                  0.068   system/gbt_phase_monitoring/fmc1_cdce_pm/GND_500_o_INV_1783_o<16>2
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/GND_500_o_INV_1783_o<16>3
    SLICE_X68Y86.D3      net (fanout=2)        1.027   system/gbt_phase_monitoring/fmc1_cdce_pm/GND_500_o_INV_1783_o<16>2
    SLICE_X68Y86.D       Tilo                  0.068   system/gbt_phase_monitoring/fmc1_cdce_pm/_n0046_inv
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/_n0046_inv1
    SLICE_X83Y82.CE      net (fanout=4)        1.037   system/gbt_phase_monitoring/fmc1_cdce_pm/_n0046_inv
    SLICE_X83Y82.CLK     Tceck                 0.318   system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats<3>
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_0
    -------------------------------------------------  ---------------------------
    Total                                      3.337ns (0.791ns logic, 2.546ns route)
                                                       (23.7% logic, 76.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.703ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/gbt_phase_monitoring/fmc1_cdce_pm/timer_12 (FF)
  Destination:          system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_0 (FF)
  Requirement:          4.166ns
  Data Path Delay:      3.265ns (Levels of Logic = 2)
  Clock Path Skew:      -0.115ns (0.853 - 0.968)
  Source Clock:         system/gbt_phase_monitoring/ttclk_x6 rising at 2.085ns
  Destination Clock:    system/gbt_phase_monitoring/ttclk_x6 rising at 6.251ns
  Clock Uncertainty:    0.083ns

  Clock Uncertainty:          0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.149ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/gbt_phase_monitoring/fmc1_cdce_pm/timer_12 to system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X61Y86.AQ      Tcko                  0.337   system/gbt_phase_monitoring/fmc1_cdce_pm/timer<15>
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/timer_12
    SLICE_X60Y86.A4      net (fanout=2)        0.410   system/gbt_phase_monitoring/fmc1_cdce_pm/timer<12>
    SLICE_X60Y86.A       Tilo                  0.068   system/gbt_phase_monitoring/fmc1_cdce_pm/GND_500_o_INV_1783_o<16>2
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/GND_500_o_INV_1783_o<16>3
    SLICE_X68Y86.D3      net (fanout=2)        1.027   system/gbt_phase_monitoring/fmc1_cdce_pm/GND_500_o_INV_1783_o<16>2
    SLICE_X68Y86.D       Tilo                  0.068   system/gbt_phase_monitoring/fmc1_cdce_pm/_n0046_inv
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/_n0046_inv1
    SLICE_X83Y82.CE      net (fanout=4)        1.037   system/gbt_phase_monitoring/fmc1_cdce_pm/_n0046_inv
    SLICE_X83Y82.CLK     Tceck                 0.318   system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats<3>
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_0
    -------------------------------------------------  ---------------------------
    Total                                      3.265ns (0.791ns logic, 2.474ns route)
                                                       (24.2% logic, 75.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.723ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/gbt_phase_monitoring/fmc1_cdce_pm/xor_ffd (FF)
  Destination:          system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_0 (FF)
  Requirement:          4.166ns
  Data Path Delay:      3.261ns (Levels of Logic = 1)
  Clock Path Skew:      -0.099ns (0.853 - 0.952)
  Source Clock:         system/gbt_phase_monitoring/ttclk_x6 rising at 2.085ns
  Destination Clock:    system/gbt_phase_monitoring/ttclk_x6 rising at 6.251ns
  Clock Uncertainty:    0.083ns

  Clock Uncertainty:          0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.149ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/gbt_phase_monitoring/fmc1_cdce_pm/xor_ffd to system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X59Y100.AQ     Tcko                  0.337   system/gbt_phase_monitoring/fmc1_cdce_pm/debug_test_xor_mclk_o
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/xor_ffd
    SLICE_X68Y86.D5      net (fanout=1)        1.501   system/gbt_phase_monitoring/fmc1_cdce_pm/debug_test_xor_mclk_o
    SLICE_X68Y86.D       Tilo                  0.068   system/gbt_phase_monitoring/fmc1_cdce_pm/_n0046_inv
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/_n0046_inv1
    SLICE_X83Y82.CE      net (fanout=4)        1.037   system/gbt_phase_monitoring/fmc1_cdce_pm/_n0046_inv
    SLICE_X83Y82.CLK     Tceck                 0.318   system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats<3>
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_0
    -------------------------------------------------  ---------------------------
    Total                                      3.261ns (0.723ns logic, 2.538ns route)
                                                       (22.2% logic, 77.8% route)

--------------------------------------------------------------------------------

Paths for end point system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_1 (SLICE_X83Y82.CE), 18 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.631ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/gbt_phase_monitoring/fmc1_cdce_pm/timer_13 (FF)
  Destination:          system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_1 (FF)
  Requirement:          4.166ns
  Data Path Delay:      3.337ns (Levels of Logic = 2)
  Clock Path Skew:      -0.115ns (0.853 - 0.968)
  Source Clock:         system/gbt_phase_monitoring/ttclk_x6 rising at 2.085ns
  Destination Clock:    system/gbt_phase_monitoring/ttclk_x6 rising at 6.251ns
  Clock Uncertainty:    0.083ns

  Clock Uncertainty:          0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.149ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/gbt_phase_monitoring/fmc1_cdce_pm/timer_13 to system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X61Y86.BQ      Tcko                  0.337   system/gbt_phase_monitoring/fmc1_cdce_pm/timer<15>
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/timer_13
    SLICE_X60Y86.A2      net (fanout=2)        0.482   system/gbt_phase_monitoring/fmc1_cdce_pm/timer<13>
    SLICE_X60Y86.A       Tilo                  0.068   system/gbt_phase_monitoring/fmc1_cdce_pm/GND_500_o_INV_1783_o<16>2
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/GND_500_o_INV_1783_o<16>3
    SLICE_X68Y86.D3      net (fanout=2)        1.027   system/gbt_phase_monitoring/fmc1_cdce_pm/GND_500_o_INV_1783_o<16>2
    SLICE_X68Y86.D       Tilo                  0.068   system/gbt_phase_monitoring/fmc1_cdce_pm/_n0046_inv
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/_n0046_inv1
    SLICE_X83Y82.CE      net (fanout=4)        1.037   system/gbt_phase_monitoring/fmc1_cdce_pm/_n0046_inv
    SLICE_X83Y82.CLK     Tceck                 0.318   system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats<3>
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_1
    -------------------------------------------------  ---------------------------
    Total                                      3.337ns (0.791ns logic, 2.546ns route)
                                                       (23.7% logic, 76.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.703ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/gbt_phase_monitoring/fmc1_cdce_pm/timer_12 (FF)
  Destination:          system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_1 (FF)
  Requirement:          4.166ns
  Data Path Delay:      3.265ns (Levels of Logic = 2)
  Clock Path Skew:      -0.115ns (0.853 - 0.968)
  Source Clock:         system/gbt_phase_monitoring/ttclk_x6 rising at 2.085ns
  Destination Clock:    system/gbt_phase_monitoring/ttclk_x6 rising at 6.251ns
  Clock Uncertainty:    0.083ns

  Clock Uncertainty:          0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.149ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/gbt_phase_monitoring/fmc1_cdce_pm/timer_12 to system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X61Y86.AQ      Tcko                  0.337   system/gbt_phase_monitoring/fmc1_cdce_pm/timer<15>
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/timer_12
    SLICE_X60Y86.A4      net (fanout=2)        0.410   system/gbt_phase_monitoring/fmc1_cdce_pm/timer<12>
    SLICE_X60Y86.A       Tilo                  0.068   system/gbt_phase_monitoring/fmc1_cdce_pm/GND_500_o_INV_1783_o<16>2
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/GND_500_o_INV_1783_o<16>3
    SLICE_X68Y86.D3      net (fanout=2)        1.027   system/gbt_phase_monitoring/fmc1_cdce_pm/GND_500_o_INV_1783_o<16>2
    SLICE_X68Y86.D       Tilo                  0.068   system/gbt_phase_monitoring/fmc1_cdce_pm/_n0046_inv
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/_n0046_inv1
    SLICE_X83Y82.CE      net (fanout=4)        1.037   system/gbt_phase_monitoring/fmc1_cdce_pm/_n0046_inv
    SLICE_X83Y82.CLK     Tceck                 0.318   system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats<3>
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_1
    -------------------------------------------------  ---------------------------
    Total                                      3.265ns (0.791ns logic, 2.474ns route)
                                                       (24.2% logic, 75.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.723ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/gbt_phase_monitoring/fmc1_cdce_pm/xor_ffd (FF)
  Destination:          system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_1 (FF)
  Requirement:          4.166ns
  Data Path Delay:      3.261ns (Levels of Logic = 1)
  Clock Path Skew:      -0.099ns (0.853 - 0.952)
  Source Clock:         system/gbt_phase_monitoring/ttclk_x6 rising at 2.085ns
  Destination Clock:    system/gbt_phase_monitoring/ttclk_x6 rising at 6.251ns
  Clock Uncertainty:    0.083ns

  Clock Uncertainty:          0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.149ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/gbt_phase_monitoring/fmc1_cdce_pm/xor_ffd to system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X59Y100.AQ     Tcko                  0.337   system/gbt_phase_monitoring/fmc1_cdce_pm/debug_test_xor_mclk_o
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/xor_ffd
    SLICE_X68Y86.D5      net (fanout=1)        1.501   system/gbt_phase_monitoring/fmc1_cdce_pm/debug_test_xor_mclk_o
    SLICE_X68Y86.D       Tilo                  0.068   system/gbt_phase_monitoring/fmc1_cdce_pm/_n0046_inv
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/_n0046_inv1
    SLICE_X83Y82.CE      net (fanout=4)        1.037   system/gbt_phase_monitoring/fmc1_cdce_pm/_n0046_inv
    SLICE_X83Y82.CLK     Tceck                 0.318   system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats<3>
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_1
    -------------------------------------------------  ---------------------------
    Total                                      3.261ns (0.723ns logic, 2.538ns route)
                                                       (22.2% logic, 77.8% route)

--------------------------------------------------------------------------------

Paths for end point system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_2 (SLICE_X83Y82.CE), 18 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.631ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/gbt_phase_monitoring/fmc1_cdce_pm/timer_13 (FF)
  Destination:          system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_2 (FF)
  Requirement:          4.166ns
  Data Path Delay:      3.337ns (Levels of Logic = 2)
  Clock Path Skew:      -0.115ns (0.853 - 0.968)
  Source Clock:         system/gbt_phase_monitoring/ttclk_x6 rising at 2.085ns
  Destination Clock:    system/gbt_phase_monitoring/ttclk_x6 rising at 6.251ns
  Clock Uncertainty:    0.083ns

  Clock Uncertainty:          0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.149ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/gbt_phase_monitoring/fmc1_cdce_pm/timer_13 to system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X61Y86.BQ      Tcko                  0.337   system/gbt_phase_monitoring/fmc1_cdce_pm/timer<15>
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/timer_13
    SLICE_X60Y86.A2      net (fanout=2)        0.482   system/gbt_phase_monitoring/fmc1_cdce_pm/timer<13>
    SLICE_X60Y86.A       Tilo                  0.068   system/gbt_phase_monitoring/fmc1_cdce_pm/GND_500_o_INV_1783_o<16>2
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/GND_500_o_INV_1783_o<16>3
    SLICE_X68Y86.D3      net (fanout=2)        1.027   system/gbt_phase_monitoring/fmc1_cdce_pm/GND_500_o_INV_1783_o<16>2
    SLICE_X68Y86.D       Tilo                  0.068   system/gbt_phase_monitoring/fmc1_cdce_pm/_n0046_inv
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/_n0046_inv1
    SLICE_X83Y82.CE      net (fanout=4)        1.037   system/gbt_phase_monitoring/fmc1_cdce_pm/_n0046_inv
    SLICE_X83Y82.CLK     Tceck                 0.318   system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats<3>
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_2
    -------------------------------------------------  ---------------------------
    Total                                      3.337ns (0.791ns logic, 2.546ns route)
                                                       (23.7% logic, 76.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.703ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/gbt_phase_monitoring/fmc1_cdce_pm/timer_12 (FF)
  Destination:          system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_2 (FF)
  Requirement:          4.166ns
  Data Path Delay:      3.265ns (Levels of Logic = 2)
  Clock Path Skew:      -0.115ns (0.853 - 0.968)
  Source Clock:         system/gbt_phase_monitoring/ttclk_x6 rising at 2.085ns
  Destination Clock:    system/gbt_phase_monitoring/ttclk_x6 rising at 6.251ns
  Clock Uncertainty:    0.083ns

  Clock Uncertainty:          0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.149ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/gbt_phase_monitoring/fmc1_cdce_pm/timer_12 to system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X61Y86.AQ      Tcko                  0.337   system/gbt_phase_monitoring/fmc1_cdce_pm/timer<15>
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/timer_12
    SLICE_X60Y86.A4      net (fanout=2)        0.410   system/gbt_phase_monitoring/fmc1_cdce_pm/timer<12>
    SLICE_X60Y86.A       Tilo                  0.068   system/gbt_phase_monitoring/fmc1_cdce_pm/GND_500_o_INV_1783_o<16>2
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/GND_500_o_INV_1783_o<16>3
    SLICE_X68Y86.D3      net (fanout=2)        1.027   system/gbt_phase_monitoring/fmc1_cdce_pm/GND_500_o_INV_1783_o<16>2
    SLICE_X68Y86.D       Tilo                  0.068   system/gbt_phase_monitoring/fmc1_cdce_pm/_n0046_inv
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/_n0046_inv1
    SLICE_X83Y82.CE      net (fanout=4)        1.037   system/gbt_phase_monitoring/fmc1_cdce_pm/_n0046_inv
    SLICE_X83Y82.CLK     Tceck                 0.318   system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats<3>
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_2
    -------------------------------------------------  ---------------------------
    Total                                      3.265ns (0.791ns logic, 2.474ns route)
                                                       (24.2% logic, 75.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.723ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/gbt_phase_monitoring/fmc1_cdce_pm/xor_ffd (FF)
  Destination:          system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_2 (FF)
  Requirement:          4.166ns
  Data Path Delay:      3.261ns (Levels of Logic = 1)
  Clock Path Skew:      -0.099ns (0.853 - 0.952)
  Source Clock:         system/gbt_phase_monitoring/ttclk_x6 rising at 2.085ns
  Destination Clock:    system/gbt_phase_monitoring/ttclk_x6 rising at 6.251ns
  Clock Uncertainty:    0.083ns

  Clock Uncertainty:          0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.149ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/gbt_phase_monitoring/fmc1_cdce_pm/xor_ffd to system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X59Y100.AQ     Tcko                  0.337   system/gbt_phase_monitoring/fmc1_cdce_pm/debug_test_xor_mclk_o
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/xor_ffd
    SLICE_X68Y86.D5      net (fanout=1)        1.501   system/gbt_phase_monitoring/fmc1_cdce_pm/debug_test_xor_mclk_o
    SLICE_X68Y86.D       Tilo                  0.068   system/gbt_phase_monitoring/fmc1_cdce_pm/_n0046_inv
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/_n0046_inv1
    SLICE_X83Y82.CE      net (fanout=4)        1.037   system/gbt_phase_monitoring/fmc1_cdce_pm/_n0046_inv
    SLICE_X83Y82.CLK     Tceck                 0.318   system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats<3>
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_2
    -------------------------------------------------  ---------------------------
    Total                                      3.261ns (0.723ns logic, 2.538ns route)
                                                       (22.2% logic, 77.8% route)

--------------------------------------------------------------------------------

Hold Paths: TS_system_gbt_phase_monitoring_ttclk_pll_clkout0_0 = PERIOD TIMEGRP
        "system_gbt_phase_monitoring_ttclk_pll_clkout0_0" TS_xpoint1_clk1_n /
        6 PHASE 2.08333333 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point system/gbt_phase_monitoring/fmc1_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram1_RAMA (SLICE_X82Y82.AI), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.053ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_0 (FF)
  Destination:          system/gbt_phase_monitoring/fmc1_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram1_RAMA (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.065ns (Levels of Logic = 0)
  Clock Path Skew:      0.012ns (0.066 - 0.054)
  Source Clock:         system/gbt_phase_monitoring/ttclk_x6 rising at 2.085ns
  Destination Clock:    system/gbt_phase_monitoring/ttclk_x6 rising at 2.085ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_0 to system/gbt_phase_monitoring/fmc1_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram1_RAMA
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X83Y82.AQ      Tcko                  0.098   system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats<3>
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_0
    SLICE_X82Y82.AI      net (fanout=2)        0.054   system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats<0>
    SLICE_X82Y82.CLK     Tdh         (-Th)     0.087   system/gbt_phase_monitoring/fmc1_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_input<5>
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram1_RAMA
    -------------------------------------------------  ---------------------------
    Total                                      0.065ns (0.011ns logic, 0.054ns route)
                                                       (16.9% logic, 83.1% route)

--------------------------------------------------------------------------------

Paths for end point system/gbt_phase_monitoring/sfp_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram1_RAMA (SLICE_X56Y91.AI), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.079ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats_0 (FF)
  Destination:          system/gbt_phase_monitoring/sfp_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram1_RAMA (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.112ns (Levels of Logic = 0)
  Clock Path Skew:      0.033ns (0.450 - 0.417)
  Source Clock:         system/gbt_phase_monitoring/ttclk_x6 rising at 2.085ns
  Destination Clock:    system/gbt_phase_monitoring/ttclk_x6 rising at 2.085ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats_0 to system/gbt_phase_monitoring/sfp_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram1_RAMA
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X59Y91.AQ      Tcko                  0.098   system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats<3>
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats_0
    SLICE_X56Y91.AI      net (fanout=2)        0.101   system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats<0>
    SLICE_X56Y91.CLK     Tdh         (-Th)     0.087   system/gbt_phase_monitoring/sfp_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_input<5>
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram1_RAMA
    -------------------------------------------------  ---------------------------
    Total                                      0.112ns (0.011ns logic, 0.101ns route)
                                                       (9.8% logic, 90.2% route)

--------------------------------------------------------------------------------

Paths for end point system/gbt_phase_monitoring/fmc1_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram1_RAMC (SLICE_X82Y82.CI), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.104ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_4 (FF)
  Destination:          system/gbt_phase_monitoring/fmc1_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram1_RAMC (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.116ns (Levels of Logic = 0)
  Clock Path Skew:      0.012ns (0.066 - 0.054)
  Source Clock:         system/gbt_phase_monitoring/ttclk_x6 rising at 2.085ns
  Destination Clock:    system/gbt_phase_monitoring/ttclk_x6 rising at 2.085ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_4 to system/gbt_phase_monitoring/fmc1_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram1_RAMC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X83Y83.AQ      Tcko                  0.098   system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats<7>
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_4
    SLICE_X82Y82.CI      net (fanout=2)        0.103   system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats<4>
    SLICE_X82Y82.CLK     Tdh         (-Th)     0.085   system/gbt_phase_monitoring/fmc1_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_input<5>
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram1_RAMC
    -------------------------------------------------  ---------------------------
    Total                                      0.116ns (0.013ns logic, 0.103ns route)
                                                       (11.2% logic, 88.8% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_system_gbt_phase_monitoring_ttclk_pll_clkout0_0 = PERIOD TIMEGRP
        "system_gbt_phase_monitoring_ttclk_pll_clkout0_0" TS_xpoint1_clk1_n /
        6 PHASE 2.08333333 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 2.166ns (period - (min low pulse limit / (low pulse / period)))
  Period: 4.166ns
  Low pulse: 2.083ns
  Low pulse limit: 1.000ns (Tmpw)
  Physical resource: system/gbt_phase_monitoring/sfp_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_input<5>/CLK
  Logical resource: system/gbt_phase_monitoring/sfp_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram1_RAMA/CLK
  Location pin: SLICE_X56Y91.CLK
  Clock network: system/gbt_phase_monitoring/ttclk_x6
--------------------------------------------------------------------------------
Slack: 2.166ns (period - (min high pulse limit / (high pulse / period)))
  Period: 4.166ns
  High pulse: 2.083ns
  High pulse limit: 1.000ns (Tmpw)
  Physical resource: system/gbt_phase_monitoring/sfp_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_input<5>/CLK
  Logical resource: system/gbt_phase_monitoring/sfp_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram1_RAMA/CLK
  Location pin: SLICE_X56Y91.CLK
  Clock network: system/gbt_phase_monitoring/ttclk_x6
--------------------------------------------------------------------------------
Slack: 2.166ns (period - (min low pulse limit / (low pulse / period)))
  Period: 4.166ns
  Low pulse: 2.083ns
  Low pulse limit: 1.000ns (Tmpw)
  Physical resource: system/gbt_phase_monitoring/sfp_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_input<5>/CLK
  Logical resource: system/gbt_phase_monitoring/sfp_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram1_RAMA_D1/CLK
  Location pin: SLICE_X56Y91.CLK
  Clock network: system/gbt_phase_monitoring/ttclk_x6
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_systemip_macmac_addr_3_LDC = MAXDELAY TO TIMEGRP       
  "TO_systemip_macmac_addr_3_LDC" TS_system_glib_pll_clkout_31_25_a         
DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 2 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   5.125ns.
--------------------------------------------------------------------------------

Paths for end point system/ip_mac/mac_addr_3_LDC (SLICE_X36Y76.SR), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  26.875ns (requirement - data path)
  Source:               v6_cpld<3> (PAD)
  Destination:          system/ip_mac/mac_addr_3_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      5.125ns (Levels of Logic = 2)
  Destination Clock:    system/ip_mac/reset_i_user_mac_addr_i[3]_AND_109_o falling

  Maximum Data Path at Slow Process Corner: v6_cpld<3> to system/ip_mac/mac_addr_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG33.I               Tiopi                 0.760   v6_cpld<3>
                                                       v6_cpld<3>
                                                       v6_cpld_3_IBUF
    SLICE_X36Y75.A5      net (fanout=3)        3.685   user_mac_addr<3>
    SLICE_X36Y75.AMUX    Tilo                  0.196   system/ip_mac/mac_addr_1_C_1
                                                       system/ip_mac/reset_i_user_mac_addr_i[3]_AND_110_o1
    SLICE_X36Y76.SR      net (fanout=2)        0.230   system/ip_mac/reset_i_user_mac_addr_i[3]_AND_110_o
    SLICE_X36Y76.CLK     Trck                  0.254   system/ip_mac/mac_addr_3_LDC
                                                       system/ip_mac/mac_addr_3_LDC
    -------------------------------------------------  ---------------------------
    Total                                      5.125ns (1.210ns logic, 3.915ns route)
                                                       (23.6% logic, 76.4% route)

--------------------------------------------------------------------------------

Paths for end point system/ip_mac/mac_addr_3_LDC (SLICE_X36Y76.CLK), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  27.018ns (requirement - data path)
  Source:               v6_cpld<3> (PAD)
  Destination:          system/ip_mac/mac_addr_3_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      4.982ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: v6_cpld<3> to system/ip_mac/mac_addr_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG33.I               Tiopi                 0.760   v6_cpld<3>
                                                       v6_cpld<3>
                                                       v6_cpld_3_IBUF
    SLICE_X36Y75.A5      net (fanout=3)        3.685   user_mac_addr<3>
    SLICE_X36Y75.A       Tilo                  0.068   system/ip_mac/mac_addr_1_C_1
                                                       system/ip_mac/reset_i_user_mac_addr_i[3]_AND_109_o1
    SLICE_X36Y76.CLK     net (fanout=2)        0.469   system/ip_mac/reset_i_user_mac_addr_i[3]_AND_109_o
    -------------------------------------------------  ---------------------------
    Total                                      4.982ns (0.828ns logic, 4.154ns route)
                                                       (16.6% logic, 83.4% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_systemip_macmac_addr_3_LDC = MAXDELAY TO TIMEGRP         "TO_systemip_macmac_addr_3_LDC" TS_system_glib_pll_clkout_31_25_a         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point system/ip_mac/mac_addr_3_LDC (SLICE_X36Y76.SR), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   2.478ns (data path)
  Source:               v6_cpld<3> (PAD)
  Destination:          system/ip_mac/mac_addr_3_LDC (LATCH)
  Data Path Delay:      2.478ns (Levels of Logic = 2)
  Destination Clock:    system/ip_mac/reset_i_user_mac_addr_i[3]_AND_109_o falling

  Minimum Data Path at Fast Process Corner: v6_cpld<3> to system/ip_mac/mac_addr_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG33.I               Tiopi                 0.366   v6_cpld<3>
                                                       v6_cpld<3>
                                                       v6_cpld_3_IBUF
    SLICE_X36Y75.A5      net (fanout=3)        1.891   user_mac_addr<3>
    SLICE_X36Y75.AMUX    Tilo                  0.079   system/ip_mac/mac_addr_1_C_1
                                                       system/ip_mac/reset_i_user_mac_addr_i[3]_AND_110_o1
    SLICE_X36Y76.SR      net (fanout=2)        0.088   system/ip_mac/reset_i_user_mac_addr_i[3]_AND_110_o
    SLICE_X36Y76.CLK     Tremck      (-Th)    -0.054   system/ip_mac/mac_addr_3_LDC
                                                       system/ip_mac/mac_addr_3_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.478ns (0.499ns logic, 1.979ns route)
                                                       (20.1% logic, 79.9% route)
--------------------------------------------------------------------------------

Paths for end point system/ip_mac/mac_addr_3_LDC (SLICE_X36Y76.CLK), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   2.480ns (data path)
  Source:               v6_cpld<3> (PAD)
  Destination:          system/ip_mac/mac_addr_3_LDC (LATCH)
  Data Path Delay:      2.480ns (Levels of Logic = 2)

  Minimum Data Path at Fast Process Corner: v6_cpld<3> to system/ip_mac/mac_addr_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG33.I               Tiopi                 0.366   v6_cpld<3>
                                                       v6_cpld<3>
                                                       v6_cpld_3_IBUF
    SLICE_X36Y75.A5      net (fanout=3)        1.891   user_mac_addr<3>
    SLICE_X36Y75.A       Tilo                  0.034   system/ip_mac/mac_addr_1_C_1
                                                       system/ip_mac/reset_i_user_mac_addr_i[3]_AND_109_o1
    SLICE_X36Y76.CLK     net (fanout=2)        0.189   system/ip_mac/reset_i_user_mac_addr_i[3]_AND_109_o
    -------------------------------------------------  ---------------------------
    Total                                      2.480ns (0.400ns logic, 2.080ns route)
                                                       (16.1% logic, 83.9% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_systemip_macmac_addr_2_LDC = MAXDELAY TO TIMEGRP       
  "TO_systemip_macmac_addr_2_LDC" TS_system_glib_pll_clkout_31_25_a         
DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 2 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   5.046ns.
--------------------------------------------------------------------------------

Paths for end point system/ip_mac/mac_addr_2_LDC (SLICE_X37Y75.SR), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  26.954ns (requirement - data path)
  Source:               v6_cpld<2> (PAD)
  Destination:          system/ip_mac/mac_addr_2_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      5.046ns (Levels of Logic = 2)
  Destination Clock:    system/ip_mac/reset_i_user_mac_addr_i[2]_AND_111_o falling

  Maximum Data Path at Slow Process Corner: v6_cpld<2> to system/ip_mac/mac_addr_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AC27.I               Tiopi                 0.698   v6_cpld<2>
                                                       v6_cpld<2>
                                                       v6_cpld_2_IBUF
    SLICE_X37Y75.A5      net (fanout=3)        3.385   user_mac_addr<2>
    SLICE_X37Y75.AMUX    Tilo                  0.193   system/ip_mac/mac_addr_2_LDC
                                                       system/ip_mac/reset_i_user_mac_addr_i[2]_AND_112_o1
    SLICE_X37Y75.SR      net (fanout=2)        0.473   system/ip_mac/reset_i_user_mac_addr_i[2]_AND_112_o
    SLICE_X37Y75.CLK     Trck                  0.297   system/ip_mac/mac_addr_2_LDC
                                                       system/ip_mac/mac_addr_2_LDC
    -------------------------------------------------  ---------------------------
    Total                                      5.046ns (1.188ns logic, 3.858ns route)
                                                       (23.5% logic, 76.5% route)

--------------------------------------------------------------------------------

Paths for end point system/ip_mac/mac_addr_2_LDC (SLICE_X37Y75.CLK), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  27.372ns (requirement - data path)
  Source:               v6_cpld<2> (PAD)
  Destination:          system/ip_mac/mac_addr_2_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      4.628ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: v6_cpld<2> to system/ip_mac/mac_addr_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AC27.I               Tiopi                 0.698   v6_cpld<2>
                                                       v6_cpld<2>
                                                       v6_cpld_2_IBUF
    SLICE_X37Y75.A5      net (fanout=3)        3.385   user_mac_addr<2>
    SLICE_X37Y75.A       Tilo                  0.068   system/ip_mac/mac_addr_2_LDC
                                                       system/ip_mac/reset_i_user_mac_addr_i[2]_AND_111_o1
    SLICE_X37Y75.CLK     net (fanout=2)        0.477   system/ip_mac/reset_i_user_mac_addr_i[2]_AND_111_o
    -------------------------------------------------  ---------------------------
    Total                                      4.628ns (0.766ns logic, 3.862ns route)
                                                       (16.6% logic, 83.4% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_systemip_macmac_addr_2_LDC = MAXDELAY TO TIMEGRP         "TO_systemip_macmac_addr_2_LDC" TS_system_glib_pll_clkout_31_25_a         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point system/ip_mac/mac_addr_2_LDC (SLICE_X37Y75.SR), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   2.250ns (data path)
  Source:               v6_cpld<2> (PAD)
  Destination:          system/ip_mac/mac_addr_2_LDC (LATCH)
  Data Path Delay:      2.250ns (Levels of Logic = 2)
  Destination Clock:    system/ip_mac/reset_i_user_mac_addr_i[2]_AND_111_o falling

  Minimum Data Path at Fast Process Corner: v6_cpld<2> to system/ip_mac/mac_addr_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AC27.I               Tiopi                 0.312   v6_cpld<2>
                                                       v6_cpld<2>
                                                       v6_cpld_2_IBUF
    SLICE_X37Y75.A5      net (fanout=3)        1.604   user_mac_addr<2>
    SLICE_X37Y75.AMUX    Tilo                  0.078   system/ip_mac/mac_addr_2_LDC
                                                       system/ip_mac/reset_i_user_mac_addr_i[2]_AND_112_o1
    SLICE_X37Y75.SR      net (fanout=2)        0.181   system/ip_mac/reset_i_user_mac_addr_i[2]_AND_112_o
    SLICE_X37Y75.CLK     Tremck      (-Th)    -0.075   system/ip_mac/mac_addr_2_LDC
                                                       system/ip_mac/mac_addr_2_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.250ns (0.465ns logic, 1.785ns route)
                                                       (20.7% logic, 79.3% route)
--------------------------------------------------------------------------------

Paths for end point system/ip_mac/mac_addr_2_LDC (SLICE_X37Y75.CLK), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   2.142ns (data path)
  Source:               v6_cpld<2> (PAD)
  Destination:          system/ip_mac/mac_addr_2_LDC (LATCH)
  Data Path Delay:      2.142ns (Levels of Logic = 2)

  Minimum Data Path at Fast Process Corner: v6_cpld<2> to system/ip_mac/mac_addr_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AC27.I               Tiopi                 0.312   v6_cpld<2>
                                                       v6_cpld<2>
                                                       v6_cpld_2_IBUF
    SLICE_X37Y75.A5      net (fanout=3)        1.604   user_mac_addr<2>
    SLICE_X37Y75.A       Tilo                  0.034   system/ip_mac/mac_addr_2_LDC
                                                       system/ip_mac/reset_i_user_mac_addr_i[2]_AND_111_o1
    SLICE_X37Y75.CLK     net (fanout=2)        0.192   system/ip_mac/reset_i_user_mac_addr_i[2]_AND_111_o
    -------------------------------------------------  ---------------------------
    Total                                      2.142ns (0.346ns logic, 1.796ns route)
                                                       (16.2% logic, 83.8% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_systemip_macmac_addr_1_LDC = MAXDELAY TO TIMEGRP       
  "TO_systemip_macmac_addr_1_LDC" TS_system_glib_pll_clkout_31_25_a         
DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 2 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   5.111ns.
--------------------------------------------------------------------------------

Paths for end point system/ip_mac/mac_addr_1_LDC (SLICE_X37Y74.SR), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  26.889ns (requirement - data path)
  Source:               v6_cpld<1> (PAD)
  Destination:          system/ip_mac/mac_addr_1_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      5.111ns (Levels of Logic = 2)
  Destination Clock:    system/ip_mac/reset_i_user_mac_addr_i[1]_AND_113_o falling

  Maximum Data Path at Slow Process Corner: v6_cpld<1> to system/ip_mac/mac_addr_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB27.I               Tiopi                 0.694   v6_cpld<1>
                                                       v6_cpld<1>
                                                       v6_cpld_1_IBUF
    SLICE_X37Y74.A3      net (fanout=3)        3.452   user_mac_addr<1>
    SLICE_X37Y74.AMUX    Tilo                  0.182   system/ip_mac/mac_addr_1_LDC
                                                       system/ip_mac/reset_i_user_mac_addr_i[1]_AND_114_o1
    SLICE_X37Y74.SR      net (fanout=2)        0.486   system/ip_mac/reset_i_user_mac_addr_i[1]_AND_114_o
    SLICE_X37Y74.CLK     Trck                  0.297   system/ip_mac/mac_addr_1_LDC
                                                       system/ip_mac/mac_addr_1_LDC
    -------------------------------------------------  ---------------------------
    Total                                      5.111ns (1.173ns logic, 3.938ns route)
                                                       (23.0% logic, 77.0% route)

--------------------------------------------------------------------------------

Paths for end point system/ip_mac/mac_addr_1_LDC (SLICE_X37Y74.CLK), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  27.310ns (requirement - data path)
  Source:               v6_cpld<1> (PAD)
  Destination:          system/ip_mac/mac_addr_1_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      4.690ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: v6_cpld<1> to system/ip_mac/mac_addr_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB27.I               Tiopi                 0.694   v6_cpld<1>
                                                       v6_cpld<1>
                                                       v6_cpld_1_IBUF
    SLICE_X37Y74.A3      net (fanout=3)        3.452   user_mac_addr<1>
    SLICE_X37Y74.A       Tilo                  0.068   system/ip_mac/mac_addr_1_LDC
                                                       system/ip_mac/reset_i_user_mac_addr_i[1]_AND_113_o1
    SLICE_X37Y74.CLK     net (fanout=2)        0.476   system/ip_mac/reset_i_user_mac_addr_i[1]_AND_113_o
    -------------------------------------------------  ---------------------------
    Total                                      4.690ns (0.762ns logic, 3.928ns route)
                                                       (16.2% logic, 83.8% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_systemip_macmac_addr_1_LDC = MAXDELAY TO TIMEGRP         "TO_systemip_macmac_addr_1_LDC" TS_system_glib_pll_clkout_31_25_a         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point system/ip_mac/mac_addr_1_LDC (SLICE_X37Y74.SR), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   2.239ns (data path)
  Source:               v6_cpld<1> (PAD)
  Destination:          system/ip_mac/mac_addr_1_LDC (LATCH)
  Data Path Delay:      2.239ns (Levels of Logic = 2)
  Destination Clock:    system/ip_mac/reset_i_user_mac_addr_i[1]_AND_113_o falling

  Minimum Data Path at Fast Process Corner: v6_cpld<1> to system/ip_mac/mac_addr_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB27.I               Tiopi                 0.309   v6_cpld<1>
                                                       v6_cpld<1>
                                                       v6_cpld_1_IBUF
    SLICE_X37Y74.A3      net (fanout=3)        1.590   user_mac_addr<1>
    SLICE_X37Y74.AMUX    Tilo                  0.079   system/ip_mac/mac_addr_1_LDC
                                                       system/ip_mac/reset_i_user_mac_addr_i[1]_AND_114_o1
    SLICE_X37Y74.SR      net (fanout=2)        0.186   system/ip_mac/reset_i_user_mac_addr_i[1]_AND_114_o
    SLICE_X37Y74.CLK     Tremck      (-Th)    -0.075   system/ip_mac/mac_addr_1_LDC
                                                       system/ip_mac/mac_addr_1_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.239ns (0.463ns logic, 1.776ns route)
                                                       (20.7% logic, 79.3% route)
--------------------------------------------------------------------------------

Paths for end point system/ip_mac/mac_addr_1_LDC (SLICE_X37Y74.CLK), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   2.122ns (data path)
  Source:               v6_cpld<1> (PAD)
  Destination:          system/ip_mac/mac_addr_1_LDC (LATCH)
  Data Path Delay:      2.122ns (Levels of Logic = 2)

  Minimum Data Path at Fast Process Corner: v6_cpld<1> to system/ip_mac/mac_addr_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB27.I               Tiopi                 0.309   v6_cpld<1>
                                                       v6_cpld<1>
                                                       v6_cpld_1_IBUF
    SLICE_X37Y74.A3      net (fanout=3)        1.590   user_mac_addr<1>
    SLICE_X37Y74.A       Tilo                  0.034   system/ip_mac/mac_addr_1_LDC
                                                       system/ip_mac/reset_i_user_mac_addr_i[1]_AND_113_o1
    SLICE_X37Y74.CLK     net (fanout=2)        0.189   system/ip_mac/reset_i_user_mac_addr_i[1]_AND_113_o
    -------------------------------------------------  ---------------------------
    Total                                      2.122ns (0.343ns logic, 1.779ns route)
                                                       (16.2% logic, 83.8% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_systemip_macmac_addr_0_LDC = MAXDELAY TO TIMEGRP       
  "TO_systemip_macmac_addr_0_LDC" TS_system_glib_pll_clkout_31_25_a         
DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 2 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   5.089ns.
--------------------------------------------------------------------------------

Paths for end point system/ip_mac/mac_addr_0_LDC (SLICE_X41Y76.SR), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  26.911ns (requirement - data path)
  Source:               v6_cpld<0> (PAD)
  Destination:          system/ip_mac/mac_addr_0_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      5.089ns (Levels of Logic = 2)
  Destination Clock:    system/ip_mac/reset_i_user_mac_addr_i[0]_AND_115_o falling

  Maximum Data Path at Slow Process Corner: v6_cpld<0> to system/ip_mac/mac_addr_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AE32.I               Tiopi                 0.741   v6_cpld<0>
                                                       v6_cpld<0>
                                                       v6_cpld_0_IBUF
    SLICE_X40Y76.B4      net (fanout=3)        3.609   user_mac_addr<0>
    SLICE_X40Y76.BMUX    Tilo                  0.201   system/ip_mac/mac_addr_0_P_0
                                                       system/ip_mac/reset_i_user_mac_addr_i[0]_AND_116_o1
    SLICE_X41Y76.SR      net (fanout=2)        0.241   system/ip_mac/reset_i_user_mac_addr_i[0]_AND_116_o
    SLICE_X41Y76.CLK     Trck                  0.297   system/ip_mac/mac_addr_0_LDC
                                                       system/ip_mac/mac_addr_0_LDC
    -------------------------------------------------  ---------------------------
    Total                                      5.089ns (1.239ns logic, 3.850ns route)
                                                       (24.3% logic, 75.7% route)

--------------------------------------------------------------------------------

Paths for end point system/ip_mac/mac_addr_0_LDC (SLICE_X41Y76.CLK), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  27.218ns (requirement - data path)
  Source:               v6_cpld<0> (PAD)
  Destination:          system/ip_mac/mac_addr_0_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      4.782ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: v6_cpld<0> to system/ip_mac/mac_addr_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AE32.I               Tiopi                 0.741   v6_cpld<0>
                                                       v6_cpld<0>
                                                       v6_cpld_0_IBUF
    SLICE_X40Y76.B4      net (fanout=3)        3.609   user_mac_addr<0>
    SLICE_X40Y76.B       Tilo                  0.068   system/ip_mac/mac_addr_0_P_0
                                                       system/ip_mac/reset_i_user_mac_addr_i[0]_AND_115_o1
    SLICE_X41Y76.CLK     net (fanout=2)        0.364   system/ip_mac/reset_i_user_mac_addr_i[0]_AND_115_o
    -------------------------------------------------  ---------------------------
    Total                                      4.782ns (0.809ns logic, 3.973ns route)
                                                       (16.9% logic, 83.1% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_systemip_macmac_addr_0_LDC = MAXDELAY TO TIMEGRP         "TO_systemip_macmac_addr_0_LDC" TS_system_glib_pll_clkout_31_25_a         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point system/ip_mac/mac_addr_0_LDC (SLICE_X41Y76.SR), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   2.304ns (data path)
  Source:               v6_cpld<0> (PAD)
  Destination:          system/ip_mac/mac_addr_0_LDC (LATCH)
  Data Path Delay:      2.304ns (Levels of Logic = 2)
  Destination Clock:    system/ip_mac/reset_i_user_mac_addr_i[0]_AND_115_o falling

  Minimum Data Path at Fast Process Corner: v6_cpld<0> to system/ip_mac/mac_addr_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AE32.I               Tiopi                 0.349   v6_cpld<0>
                                                       v6_cpld<0>
                                                       v6_cpld_0_IBUF
    SLICE_X40Y76.B4      net (fanout=3)        1.705   user_mac_addr<0>
    SLICE_X40Y76.BMUX    Tilo                  0.083   system/ip_mac/mac_addr_0_P_0
                                                       system/ip_mac/reset_i_user_mac_addr_i[0]_AND_116_o1
    SLICE_X41Y76.SR      net (fanout=2)        0.092   system/ip_mac/reset_i_user_mac_addr_i[0]_AND_116_o
    SLICE_X41Y76.CLK     Tremck      (-Th)    -0.075   system/ip_mac/mac_addr_0_LDC
                                                       system/ip_mac/mac_addr_0_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.304ns (0.507ns logic, 1.797ns route)
                                                       (22.0% logic, 78.0% route)
--------------------------------------------------------------------------------

Paths for end point system/ip_mac/mac_addr_0_LDC (SLICE_X41Y76.CLK), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   2.235ns (data path)
  Source:               v6_cpld<0> (PAD)
  Destination:          system/ip_mac/mac_addr_0_LDC (LATCH)
  Data Path Delay:      2.235ns (Levels of Logic = 2)

  Minimum Data Path at Fast Process Corner: v6_cpld<0> to system/ip_mac/mac_addr_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AE32.I               Tiopi                 0.349   v6_cpld<0>
                                                       v6_cpld<0>
                                                       v6_cpld_0_IBUF
    SLICE_X40Y76.B4      net (fanout=3)        1.705   user_mac_addr<0>
    SLICE_X40Y76.B       Tilo                  0.034   system/ip_mac/mac_addr_0_P_0
                                                       system/ip_mac/reset_i_user_mac_addr_i[0]_AND_115_o1
    SLICE_X41Y76.CLK     net (fanout=2)        0.147   system/ip_mac/reset_i_user_mac_addr_i[0]_AND_115_o
    -------------------------------------------------  ---------------------------
    Total                                      2.235ns (0.383ns logic, 1.852ns route)
                                                       (17.1% logic, 82.9% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_systemspisck_LDC = MAXDELAY TO TIMEGRP 
"TO_systemspisck_LDC"         TS_system_glib_pll_clkout_31_25_a DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 2 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   1.883ns.
--------------------------------------------------------------------------------

Paths for end point system/spi/sck_LDC (SLICE_X11Y42.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    30.117ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_sys_regs/regs_11_12 (FF)
  Destination:          system/spi/sck_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      1.883ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/spi/reset_i_cpol_i_AND_934_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: system/ipb_sys_regs/regs_11_12 to system/spi/sck_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y46.AQ      Tcko                  0.381   system/regs_from_ipbus<11><15>
                                                       system/ipb_sys_regs/regs_11_12
    SLICE_X11Y43.D4      net (fanout=5)        0.792   system/regs_from_ipbus<11><12>
    SLICE_X11Y43.DMUX    Tilo                  0.186   system/spi/shiftreg.fo<6>
                                                       system/spi/reset_i_cpol_i_AND_935_o1
    SLICE_X11Y42.SR      net (fanout=2)        0.227   system/spi/reset_i_cpol_i_AND_935_o
    SLICE_X11Y42.CLK     Trck                  0.297   system/spi/sck_LDC
                                                       system/spi/sck_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.883ns (0.864ns logic, 1.019ns route)
                                                       (45.9% logic, 54.1% route)

--------------------------------------------------------------------------------

Paths for end point system/spi/sck_LDC (SLICE_X11Y42.CLK), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  30.280ns (requirement - data path)
  Source:               system/ipb_sys_regs/regs_11_12 (FF)
  Destination:          system/spi/sck_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      1.720ns (Levels of Logic = 1)
  Source Clock:         user_ipb_clk rising at 4.000ns

  Maximum Data Path at Slow Process Corner: system/ipb_sys_regs/regs_11_12 to system/spi/sck_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y46.AQ      Tcko                  0.381   system/regs_from_ipbus<11><15>
                                                       system/ipb_sys_regs/regs_11_12
    SLICE_X11Y43.D4      net (fanout=5)        0.792   system/regs_from_ipbus<11><12>
    SLICE_X11Y43.D       Tilo                  0.068   system/spi/shiftreg.fo<6>
                                                       system/spi/reset_i_cpol_i_AND_934_o1
    SLICE_X11Y42.CLK     net (fanout=2)        0.479   system/spi/reset_i_cpol_i_AND_934_o
    -------------------------------------------------  ---------------------------
    Total                                      1.720ns (0.449ns logic, 1.271ns route)
                                                       (26.1% logic, 73.9% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_systemspisck_LDC = MAXDELAY TO TIMEGRP "TO_systemspisck_LDC"         TS_system_glib_pll_clkout_31_25_a DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point system/spi/sck_LDC (SLICE_X11Y42.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.663ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/ipb_sys_regs/regs_11_12 (FF)
  Destination:          system/spi/sck_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      0.663ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/spi/reset_i_cpol_i_AND_934_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/ipb_sys_regs/regs_11_12 to system/spi/sck_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y46.AQ      Tcko                  0.115   system/regs_from_ipbus<11><15>
                                                       system/ipb_sys_regs/regs_11_12
    SLICE_X11Y43.D4      net (fanout=5)        0.309   system/regs_from_ipbus<11><12>
    SLICE_X11Y43.DMUX    Tilo                  0.078   system/spi/shiftreg.fo<6>
                                                       system/spi/reset_i_cpol_i_AND_935_o1
    SLICE_X11Y42.SR      net (fanout=2)        0.086   system/spi/reset_i_cpol_i_AND_935_o
    SLICE_X11Y42.CLK     Tremck      (-Th)    -0.075   system/spi/sck_LDC
                                                       system/spi/sck_LDC
    -------------------------------------------------  ---------------------------
    Total                                      0.663ns (0.268ns logic, 0.395ns route)
                                                       (40.4% logic, 59.6% route)
--------------------------------------------------------------------------------

Paths for end point system/spi/sck_LDC (SLICE_X11Y42.CLK), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   0.651ns (data path)
  Source:               system/ipb_sys_regs/regs_11_12 (FF)
  Destination:          system/spi/sck_LDC (LATCH)
  Data Path Delay:      0.651ns (Levels of Logic = 1)
  Source Clock:         user_ipb_clk rising at 4.000ns

  Minimum Data Path at Fast Process Corner: system/ipb_sys_regs/regs_11_12 to system/spi/sck_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y46.AQ      Tcko                  0.115   system/regs_from_ipbus<11><15>
                                                       system/ipb_sys_regs/regs_11_12
    SLICE_X11Y43.D4      net (fanout=5)        0.309   system/regs_from_ipbus<11><12>
    SLICE_X11Y43.D       Tilo                  0.034   system/spi/shiftreg.fo<6>
                                                       system/spi/reset_i_cpol_i_AND_934_o1
    SLICE_X11Y42.CLK     net (fanout=2)        0.193   system/spi/reset_i_cpol_i_AND_934_o
    -------------------------------------------------  ---------------------------
    Total                                      0.651ns (0.149ns logic, 0.502ns route)
                                                       (22.9% logic, 77.1% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_systemi2c_sregs_6_1_LDC = MAXDELAY TO TIMEGRP         
"TO_systemi2c_sregs_6_1_LDC" TS_system_glib_pll_clkout_31_25_a         
DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 2 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   4.623ns.
--------------------------------------------------------------------------------

Paths for end point system/i2c_s/regs_6_1_LDC (SLICE_X35Y73.SR), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  27.377ns (requirement - data path)
  Source:               v6_cpld<1> (PAD)
  Destination:          system/i2c_s/regs_6_1_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      4.623ns (Levels of Logic = 2)
  Destination Clock:    system/i2c_s/reset_regs_i[6][1]_AND_771_o falling

  Maximum Data Path at Slow Process Corner: v6_cpld<1> to system/i2c_s/regs_6_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB27.I               Tiopi                 0.694   v6_cpld<1>
                                                       v6_cpld<1>
                                                       v6_cpld_1_IBUF
    SLICE_X34Y73.D2      net (fanout=3)        3.200   user_mac_addr<1>
    SLICE_X34Y73.DMUX    Tilo                  0.191   system/i2c_s/reset_regs_i[6][1]_AND_771_o
                                                       system/i2c_s/reset_regs_i[6][1]_AND_772_o1
    SLICE_X35Y73.SR      net (fanout=2)        0.241   system/i2c_s/reset_regs_i[6][1]_AND_772_o
    SLICE_X35Y73.CLK     Trck                  0.297   system/i2c_s/regs_6_1_LDC
                                                       system/i2c_s/regs_6_1_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.623ns (1.182ns logic, 3.441ns route)
                                                       (25.6% logic, 74.4% route)

--------------------------------------------------------------------------------

Paths for end point system/i2c_s/regs_6_1_LDC (SLICE_X35Y73.CLK), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  27.569ns (requirement - data path)
  Source:               v6_cpld<1> (PAD)
  Destination:          system/i2c_s/regs_6_1_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      4.431ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: v6_cpld<1> to system/i2c_s/regs_6_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB27.I               Tiopi                 0.694   v6_cpld<1>
                                                       v6_cpld<1>
                                                       v6_cpld_1_IBUF
    SLICE_X34Y73.D2      net (fanout=3)        3.200   user_mac_addr<1>
    SLICE_X34Y73.D       Tilo                  0.068   system/i2c_s/reset_regs_i[6][1]_AND_771_o
                                                       system/i2c_s/reset_regs_i[6][1]_AND_771_o1
    SLICE_X35Y73.CLK     net (fanout=2)        0.469   system/i2c_s/reset_regs_i[6][1]_AND_771_o
    -------------------------------------------------  ---------------------------
    Total                                      4.431ns (0.762ns logic, 3.669ns route)
                                                       (17.2% logic, 82.8% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_systemi2c_sregs_6_1_LDC = MAXDELAY TO TIMEGRP         "TO_systemi2c_sregs_6_1_LDC" TS_system_glib_pll_clkout_31_25_a         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point system/i2c_s/regs_6_1_LDC (SLICE_X35Y73.SR), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   1.955ns (data path)
  Source:               v6_cpld<1> (PAD)
  Destination:          system/i2c_s/regs_6_1_LDC (LATCH)
  Data Path Delay:      1.955ns (Levels of Logic = 2)
  Destination Clock:    system/i2c_s/reset_regs_i[6][1]_AND_771_o falling

  Minimum Data Path at Fast Process Corner: v6_cpld<1> to system/i2c_s/regs_6_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB27.I               Tiopi                 0.309   v6_cpld<1>
                                                       v6_cpld<1>
                                                       v6_cpld_1_IBUF
    SLICE_X34Y73.D2      net (fanout=3)        1.405   user_mac_addr<1>
    SLICE_X34Y73.DMUX    Tilo                  0.074   system/i2c_s/reset_regs_i[6][1]_AND_771_o
                                                       system/i2c_s/reset_regs_i[6][1]_AND_772_o1
    SLICE_X35Y73.SR      net (fanout=2)        0.092   system/i2c_s/reset_regs_i[6][1]_AND_772_o
    SLICE_X35Y73.CLK     Tremck      (-Th)    -0.075   system/i2c_s/regs_6_1_LDC
                                                       system/i2c_s/regs_6_1_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.955ns (0.458ns logic, 1.497ns route)
                                                       (23.4% logic, 76.6% route)
--------------------------------------------------------------------------------

Paths for end point system/i2c_s/regs_6_1_LDC (SLICE_X35Y73.CLK), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   1.938ns (data path)
  Source:               v6_cpld<1> (PAD)
  Destination:          system/i2c_s/regs_6_1_LDC (LATCH)
  Data Path Delay:      1.938ns (Levels of Logic = 2)

  Minimum Data Path at Fast Process Corner: v6_cpld<1> to system/i2c_s/regs_6_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB27.I               Tiopi                 0.309   v6_cpld<1>
                                                       v6_cpld<1>
                                                       v6_cpld_1_IBUF
    SLICE_X34Y73.D2      net (fanout=3)        1.405   user_mac_addr<1>
    SLICE_X34Y73.D       Tilo                  0.034   system/i2c_s/reset_regs_i[6][1]_AND_771_o
                                                       system/i2c_s/reset_regs_i[6][1]_AND_771_o1
    SLICE_X35Y73.CLK     net (fanout=2)        0.190   system/i2c_s/reset_regs_i[6][1]_AND_771_o
    -------------------------------------------------  ---------------------------
    Total                                      1.938ns (0.343ns logic, 1.595ns route)
                                                       (17.7% logic, 82.3% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_systemi2c_sregs_6_3_LDC = MAXDELAY TO TIMEGRP         
"TO_systemi2c_sregs_6_3_LDC" TS_system_glib_pll_clkout_31_25_a         
DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 2 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   4.894ns.
--------------------------------------------------------------------------------

Paths for end point system/i2c_s/regs_6_3_LDC (SLICE_X39Y70.SR), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  27.106ns (requirement - data path)
  Source:               v6_cpld<3> (PAD)
  Destination:          system/i2c_s/regs_6_3_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      4.894ns (Levels of Logic = 2)
  Destination Clock:    system/i2c_s/reset_regs_i[6][3]_AND_767_o falling

  Maximum Data Path at Slow Process Corner: v6_cpld<3> to system/i2c_s/regs_6_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG33.I               Tiopi                 0.760   v6_cpld<3>
                                                       v6_cpld<3>
                                                       v6_cpld_3_IBUF
    SLICE_X35Y69.A5      net (fanout=3)        3.137   user_mac_addr<3>
    SLICE_X35Y69.AMUX    Tilo                  0.193   system/i2c_s/reset_regs_i[6][3]_AND_767_o
                                                       system/i2c_s/reset_regs_i[6][3]_AND_768_o1
    SLICE_X39Y70.SR      net (fanout=2)        0.507   system/i2c_s/reset_regs_i[6][3]_AND_768_o
    SLICE_X39Y70.CLK     Trck                  0.297   system/i2c_s/regs_6_3_LDC
                                                       system/i2c_s/regs_6_3_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.894ns (1.250ns logic, 3.644ns route)
                                                       (25.5% logic, 74.5% route)

--------------------------------------------------------------------------------

Paths for end point system/i2c_s/regs_6_3_LDC (SLICE_X39Y70.CLK), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  27.290ns (requirement - data path)
  Source:               v6_cpld<3> (PAD)
  Destination:          system/i2c_s/regs_6_3_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      4.710ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: v6_cpld<3> to system/i2c_s/regs_6_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG33.I               Tiopi                 0.760   v6_cpld<3>
                                                       v6_cpld<3>
                                                       v6_cpld_3_IBUF
    SLICE_X35Y69.A5      net (fanout=3)        3.137   user_mac_addr<3>
    SLICE_X35Y69.A       Tilo                  0.068   system/i2c_s/reset_regs_i[6][3]_AND_767_o
                                                       system/i2c_s/reset_regs_i[6][3]_AND_767_o1
    SLICE_X39Y70.CLK     net (fanout=2)        0.745   system/i2c_s/reset_regs_i[6][3]_AND_767_o
    -------------------------------------------------  ---------------------------
    Total                                      4.710ns (0.828ns logic, 3.882ns route)
                                                       (17.6% logic, 82.4% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_systemi2c_sregs_6_3_LDC = MAXDELAY TO TIMEGRP         "TO_systemi2c_sregs_6_3_LDC" TS_system_glib_pll_clkout_31_25_a         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point system/i2c_s/regs_6_3_LDC (SLICE_X39Y70.SR), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   2.393ns (data path)
  Source:               v6_cpld<3> (PAD)
  Destination:          system/i2c_s/regs_6_3_LDC (LATCH)
  Data Path Delay:      2.393ns (Levels of Logic = 2)
  Destination Clock:    system/i2c_s/reset_regs_i[6][3]_AND_767_o falling

  Minimum Data Path at Fast Process Corner: v6_cpld<3> to system/i2c_s/regs_6_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG33.I               Tiopi                 0.366   v6_cpld<3>
                                                       v6_cpld<3>
                                                       v6_cpld_3_IBUF
    SLICE_X35Y69.A5      net (fanout=3)        1.598   user_mac_addr<3>
    SLICE_X35Y69.AMUX    Tilo                  0.078   system/i2c_s/reset_regs_i[6][3]_AND_767_o
                                                       system/i2c_s/reset_regs_i[6][3]_AND_768_o1
    SLICE_X39Y70.SR      net (fanout=2)        0.276   system/i2c_s/reset_regs_i[6][3]_AND_768_o
    SLICE_X39Y70.CLK     Tremck      (-Th)    -0.075   system/i2c_s/regs_6_3_LDC
                                                       system/i2c_s/regs_6_3_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.393ns (0.519ns logic, 1.874ns route)
                                                       (21.7% logic, 78.3% route)
--------------------------------------------------------------------------------

Paths for end point system/i2c_s/regs_6_3_LDC (SLICE_X39Y70.CLK), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   2.376ns (data path)
  Source:               v6_cpld<3> (PAD)
  Destination:          system/i2c_s/regs_6_3_LDC (LATCH)
  Data Path Delay:      2.376ns (Levels of Logic = 2)

  Minimum Data Path at Fast Process Corner: v6_cpld<3> to system/i2c_s/regs_6_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG33.I               Tiopi                 0.366   v6_cpld<3>
                                                       v6_cpld<3>
                                                       v6_cpld_3_IBUF
    SLICE_X35Y69.A5      net (fanout=3)        1.598   user_mac_addr<3>
    SLICE_X35Y69.A       Tilo                  0.034   system/i2c_s/reset_regs_i[6][3]_AND_767_o
                                                       system/i2c_s/reset_regs_i[6][3]_AND_767_o1
    SLICE_X39Y70.CLK     net (fanout=2)        0.378   system/i2c_s/reset_regs_i[6][3]_AND_767_o
    -------------------------------------------------  ---------------------------
    Total                                      2.376ns (0.400ns logic, 1.976ns route)
                                                       (16.8% logic, 83.2% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_systemi2c_sregs_6_2_LDC = MAXDELAY TO TIMEGRP         
"TO_systemi2c_sregs_6_2_LDC" TS_system_glib_pll_clkout_31_25_a         
DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 2 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   4.660ns.
--------------------------------------------------------------------------------

Paths for end point system/i2c_s/regs_6_2_LDC (SLICE_X36Y70.SR), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  27.340ns (requirement - data path)
  Source:               v6_cpld<2> (PAD)
  Destination:          system/i2c_s/regs_6_2_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      4.660ns (Levels of Logic = 2)
  Destination Clock:    system/i2c_s/reset_regs_i[6][2]_AND_769_o falling

  Maximum Data Path at Slow Process Corner: v6_cpld<2> to system/i2c_s/regs_6_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AC27.I               Tiopi                 0.698   v6_cpld<2>
                                                       v6_cpld<2>
                                                       v6_cpld_2_IBUF
    SLICE_X36Y70.A5      net (fanout=3)        3.133   user_mac_addr<2>
    SLICE_X36Y70.AMUX    Tilo                  0.196   system/i2c_s/regs_6_2_LDC
                                                       system/i2c_s/reset_regs_i[6][2]_AND_770_o1
    SLICE_X36Y70.SR      net (fanout=2)        0.379   system/i2c_s/reset_regs_i[6][2]_AND_770_o
    SLICE_X36Y70.CLK     Trck                  0.254   system/i2c_s/regs_6_2_LDC
                                                       system/i2c_s/regs_6_2_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.660ns (1.148ns logic, 3.512ns route)
                                                       (24.6% logic, 75.4% route)

--------------------------------------------------------------------------------

Paths for end point system/i2c_s/regs_6_2_LDC (SLICE_X36Y70.CLK), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  27.629ns (requirement - data path)
  Source:               v6_cpld<2> (PAD)
  Destination:          system/i2c_s/regs_6_2_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      4.371ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: v6_cpld<2> to system/i2c_s/regs_6_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AC27.I               Tiopi                 0.698   v6_cpld<2>
                                                       v6_cpld<2>
                                                       v6_cpld_2_IBUF
    SLICE_X36Y70.A5      net (fanout=3)        3.133   user_mac_addr<2>
    SLICE_X36Y70.A       Tilo                  0.068   system/i2c_s/regs_6_2_LDC
                                                       system/i2c_s/reset_regs_i[6][2]_AND_769_o1
    SLICE_X36Y70.CLK     net (fanout=2)        0.472   system/i2c_s/reset_regs_i[6][2]_AND_769_o
    -------------------------------------------------  ---------------------------
    Total                                      4.371ns (0.766ns logic, 3.605ns route)
                                                       (17.5% logic, 82.5% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_systemi2c_sregs_6_2_LDC = MAXDELAY TO TIMEGRP         "TO_systemi2c_sregs_6_2_LDC" TS_system_glib_pll_clkout_31_25_a         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point system/i2c_s/regs_6_2_LDC (SLICE_X36Y70.SR), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   2.101ns (data path)
  Source:               v6_cpld<2> (PAD)
  Destination:          system/i2c_s/regs_6_2_LDC (LATCH)
  Data Path Delay:      2.101ns (Levels of Logic = 2)
  Destination Clock:    system/i2c_s/reset_regs_i[6][2]_AND_769_o falling

  Minimum Data Path at Fast Process Corner: v6_cpld<2> to system/i2c_s/regs_6_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AC27.I               Tiopi                 0.312   v6_cpld<2>
                                                       v6_cpld<2>
                                                       v6_cpld_2_IBUF
    SLICE_X36Y70.A5      net (fanout=3)        1.509   user_mac_addr<2>
    SLICE_X36Y70.AMUX    Tilo                  0.079   system/i2c_s/regs_6_2_LDC
                                                       system/i2c_s/reset_regs_i[6][2]_AND_770_o1
    SLICE_X36Y70.SR      net (fanout=2)        0.147   system/i2c_s/reset_regs_i[6][2]_AND_770_o
    SLICE_X36Y70.CLK     Tremck      (-Th)    -0.054   system/i2c_s/regs_6_2_LDC
                                                       system/i2c_s/regs_6_2_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.101ns (0.445ns logic, 1.656ns route)
                                                       (21.2% logic, 78.8% route)
--------------------------------------------------------------------------------

Paths for end point system/i2c_s/regs_6_2_LDC (SLICE_X36Y70.CLK), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   2.045ns (data path)
  Source:               v6_cpld<2> (PAD)
  Destination:          system/i2c_s/regs_6_2_LDC (LATCH)
  Data Path Delay:      2.045ns (Levels of Logic = 2)

  Minimum Data Path at Fast Process Corner: v6_cpld<2> to system/i2c_s/regs_6_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AC27.I               Tiopi                 0.312   v6_cpld<2>
                                                       v6_cpld<2>
                                                       v6_cpld_2_IBUF
    SLICE_X36Y70.A5      net (fanout=3)        1.509   user_mac_addr<2>
    SLICE_X36Y70.A       Tilo                  0.034   system/i2c_s/regs_6_2_LDC
                                                       system/i2c_s/reset_regs_i[6][2]_AND_769_o1
    SLICE_X36Y70.CLK     net (fanout=2)        0.190   system/i2c_s/reset_regs_i[6][2]_AND_769_o
    -------------------------------------------------  ---------------------------
    Total                                      2.045ns (0.346ns logic, 1.699ns route)
                                                       (16.9% logic, 83.1% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_systemi2c_sregs_6_0_LDC = MAXDELAY TO TIMEGRP         
"TO_systemi2c_sregs_6_0_LDC" TS_system_glib_pll_clkout_31_25_a         
DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 2 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   4.943ns.
--------------------------------------------------------------------------------

Paths for end point system/i2c_s/regs_6_0_LDC (SLICE_X38Y74.SR), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  27.057ns (requirement - data path)
  Source:               v6_cpld<0> (PAD)
  Destination:          system/i2c_s/regs_6_0_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      4.943ns (Levels of Logic = 2)
  Destination Clock:    system/i2c_s/reset_regs_i[6][0]_AND_773_o falling

  Maximum Data Path at Slow Process Corner: v6_cpld<0> to system/i2c_s/regs_6_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AE32.I               Tiopi                 0.741   v6_cpld<0>
                                                       v6_cpld<0>
                                                       v6_cpld_0_IBUF
    SLICE_X38Y74.C4      net (fanout=3)        3.364   user_mac_addr<0>
    SLICE_X38Y74.CMUX    Tilo                  0.186   system/i2c_s/regs_6_0_LDC
                                                       system/i2c_s/reset_regs_i[6][0]_AND_774_o1
    SLICE_X38Y74.SR      net (fanout=2)        0.355   system/i2c_s/reset_regs_i[6][0]_AND_774_o
    SLICE_X38Y74.CLK     Trck                  0.297   system/i2c_s/regs_6_0_LDC
                                                       system/i2c_s/regs_6_0_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.943ns (1.224ns logic, 3.719ns route)
                                                       (24.8% logic, 75.2% route)

--------------------------------------------------------------------------------

Paths for end point system/i2c_s/regs_6_0_LDC (SLICE_X38Y74.CLK), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  27.318ns (requirement - data path)
  Source:               v6_cpld<0> (PAD)
  Destination:          system/i2c_s/regs_6_0_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      4.682ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: v6_cpld<0> to system/i2c_s/regs_6_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AE32.I               Tiopi                 0.741   v6_cpld<0>
                                                       v6_cpld<0>
                                                       v6_cpld_0_IBUF
    SLICE_X38Y74.C4      net (fanout=3)        3.364   user_mac_addr<0>
    SLICE_X38Y74.C       Tilo                  0.068   system/i2c_s/regs_6_0_LDC
                                                       system/i2c_s/reset_regs_i[6][0]_AND_773_o1
    SLICE_X38Y74.CLK     net (fanout=2)        0.509   system/i2c_s/reset_regs_i[6][0]_AND_773_o
    -------------------------------------------------  ---------------------------
    Total                                      4.682ns (0.809ns logic, 3.873ns route)
                                                       (17.3% logic, 82.7% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_systemi2c_sregs_6_0_LDC = MAXDELAY TO TIMEGRP         "TO_systemi2c_sregs_6_0_LDC" TS_system_glib_pll_clkout_31_25_a         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point system/i2c_s/regs_6_0_LDC (SLICE_X38Y74.SR), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   2.251ns (data path)
  Source:               v6_cpld<0> (PAD)
  Destination:          system/i2c_s/regs_6_0_LDC (LATCH)
  Data Path Delay:      2.251ns (Levels of Logic = 2)
  Destination Clock:    system/i2c_s/reset_regs_i[6][0]_AND_773_o falling

  Minimum Data Path at Fast Process Corner: v6_cpld<0> to system/i2c_s/regs_6_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AE32.I               Tiopi                 0.349   v6_cpld<0>
                                                       v6_cpld<0>
                                                       v6_cpld_0_IBUF
    SLICE_X38Y74.C4      net (fanout=3)        1.614   user_mac_addr<0>
    SLICE_X38Y74.CMUX    Tilo                  0.077   system/i2c_s/regs_6_0_LDC
                                                       system/i2c_s/reset_regs_i[6][0]_AND_774_o1
    SLICE_X38Y74.SR      net (fanout=2)        0.136   system/i2c_s/reset_regs_i[6][0]_AND_774_o
    SLICE_X38Y74.CLK     Tremck      (-Th)    -0.075   system/i2c_s/regs_6_0_LDC
                                                       system/i2c_s/regs_6_0_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.251ns (0.501ns logic, 1.750ns route)
                                                       (22.3% logic, 77.7% route)
--------------------------------------------------------------------------------

Paths for end point system/i2c_s/regs_6_0_LDC (SLICE_X38Y74.CLK), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   2.206ns (data path)
  Source:               v6_cpld<0> (PAD)
  Destination:          system/i2c_s/regs_6_0_LDC (LATCH)
  Data Path Delay:      2.206ns (Levels of Logic = 2)

  Minimum Data Path at Fast Process Corner: v6_cpld<0> to system/i2c_s/regs_6_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AE32.I               Tiopi                 0.349   v6_cpld<0>
                                                       v6_cpld<0>
                                                       v6_cpld_0_IBUF
    SLICE_X38Y74.C4      net (fanout=3)        1.614   user_mac_addr<0>
    SLICE_X38Y74.C       Tilo                  0.034   system/i2c_s/regs_6_0_LDC
                                                       system/i2c_s/reset_regs_i[6][0]_AND_773_o1
    SLICE_X38Y74.CLK     net (fanout=2)        0.209   system/i2c_s/reset_regs_i[6][0]_AND_773_o
    -------------------------------------------------  ---------------------------
    Total                                      2.206ns (0.383ns logic, 1.823ns route)
                                                       (17.4% logic, 82.6% route)
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_clk125_2_p
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_clk125_2_p                  |      8.000ns|      4.000ns|      5.303ns|            0|            0|            0|     10985334|
| TS_clk125_2_n                 |      8.000ns|      4.000ns|      5.303ns|            0|            0|         2456|     10982860|
|  TS_system_glib_pll_clkout_31_|     32.000ns|     15.421ns|          N/A|            0|            0|       137543|            0|
|  25_c_0                       |             |             |             |             |             |             |             |
|  TS_system_glib_pll_clkout_31_|     32.000ns|     21.213ns|          N/A|            0|            0|     10747014|            0|
|  25_a_0                       |             |             |             |             |             |             |             |
|  TS_system_glib_pll_clkout_31_|     32.000ns|     14.015ns|          N/A|            0|            0|        98303|            0|
|  25_b_0                       |             |             |             |             |             |             |             |
| TS_system_glib_pll_clkout_31_2|     32.000ns|      1.429ns|          N/A|            0|            0|            0|            0|
| 5_c                           |             |             |             |             |             |             |             |
| TS_system_glib_pll_clkout_31_2|     32.000ns|      2.222ns|      5.125ns|            0|            0|            0|           18|
| 5_a                           |             |             |             |             |             |             |             |
|  TS_TO_systemip_macmac_addr_3_|     32.000ns|      5.125ns|          N/A|            0|            0|            2|            0|
|  LDC                          |             |             |             |             |             |             |             |
|  TS_TO_systemip_macmac_addr_2_|     32.000ns|      5.046ns|          N/A|            0|            0|            2|            0|
|  LDC                          |             |             |             |             |             |             |             |
|  TS_TO_systemip_macmac_addr_1_|     32.000ns|      5.111ns|          N/A|            0|            0|            2|            0|
|  LDC                          |             |             |             |             |             |             |             |
|  TS_TO_systemip_macmac_addr_0_|     32.000ns|      5.089ns|          N/A|            0|            0|            2|            0|
|  LDC                          |             |             |             |             |             |             |             |
|  TS_TO_systemspisck_LDC       |     32.000ns|      1.883ns|          N/A|            0|            0|            2|            0|
|  TS_TO_systemi2c_sregs_6_1_LDC|     32.000ns|      4.623ns|          N/A|            0|            0|            2|            0|
|  TS_TO_systemi2c_sregs_6_3_LDC|     32.000ns|      4.894ns|          N/A|            0|            0|            2|            0|
|  TS_TO_systemi2c_sregs_6_2_LDC|     32.000ns|      4.660ns|          N/A|            0|            0|            2|            0|
|  TS_TO_systemi2c_sregs_6_0_LDC|     32.000ns|      4.943ns|          N/A|            0|            0|            2|            0|
| TS_system_glib_pll_clkout_31_2|     32.000ns|      1.429ns|          N/A|            0|            0|            0|            0|
| 5_b                           |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

Derived Constraints for TS_xpoint1_clk1_p
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_xpoint1_clk1_p              |     25.000ns|     10.000ns|     21.210ns|            0|            0|            0|         2643|
| TS_xpoint1_clk1_n             |     25.000ns|     10.000ns|     21.210ns|            0|            0|          721|         1922|
|  TS_system_gbt_phase_monitorin|      4.167ns|      3.535ns|          N/A|            0|            0|         1922|            0|
|  g_ttclk_pll_clkout0_0        |             |             |             |             |             |             |             |
| TS_system_gbt_phase_monitoring|      4.167ns|      2.000ns|          N/A|            0|            0|            0|            0|
| _ttclk_pll_clkout0            |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk125_2_n
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk125_2_n     |   21.213|         |         |         |
clk125_2_p     |   21.213|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk125_2_p
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk125_2_n     |   21.213|         |         |         |
clk125_2_p     |   21.213|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock v6_cpld<0>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
v6_cpld<0>     |         |         |    1.096|    1.096|
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock v6_cpld<1>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
v6_cpld<1>     |         |         |    1.206|    1.206|
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock v6_cpld<2>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
v6_cpld<2>     |         |         |    1.197|    1.197|
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock v6_cpld<3>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
v6_cpld<3>     |         |         |    0.934|    0.934|
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock xpoint1_clk1_n
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
xpoint1_clk1_n |    5.335|         |         |         |
xpoint1_clk1_p |    5.335|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock xpoint1_clk1_p
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
xpoint1_clk1_n |    5.335|         |         |         |
xpoint1_clk1_p |    5.335|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 11088426 paths, 0 nets, and 56351 connections

Design statistics:
   Minimum period:  21.213ns{1}   (Maximum frequency:  47.141MHz)
   Maximum path delay from/to any node:   5.125ns


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Tue Nov 18 16:10:41 2014 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 761 MB



