Vivado Simulator 2016.1
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.1/bin/unwrapped/win64.o/xelab.exe -wto 7b37b0f6c3d143ba835825f0dabcda9f --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot FULL_ADDER_behav xil_defaultlib.FULL_ADDER -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling architecture dataflow of entity xil_defaultlib.HALF_ADDER [half_adder_default]
Compiling architecture dataflow of entity xil_defaultlib.OR_GATE [or_gate_default]
Compiling architecture structural of entity xil_defaultlib.FULL_ADDER_STR [full_adder_str_default]
Compiling architecture structural of entity xil_defaultlib.full_adder
Built simulation snapshot FULL_ADDER_behav
