SEU fault evaluation and characteristics for SRAM-based FPGA architectures and synthesis algorithms