============================================================
   Tang Dynasty, V4.3.815
   Copyright:   Shanghai Anlogic Infotech Co., Ltd.
                2011 - 2021
   Executable = C:/Anlogic/TD4.3.815/bin/td.exe
   Built at =   18:48:55 Dec 28 2018
   Run by =     SalieriNUC
   Run Date =   Wed May  8 20:07:46 2019

   Run on =     NUC8I7HVK
============================================================
RUN-1002 : start command "import_device eagle_s20.db -package QFN88 -basic"
ARC-1001 : Device Initialization.
ARC-1001 : ---------------------------------------------------------------
ARC-1001 :            OPTION            |        IO         |   SETTING   
ARC-1001 : ---------------------------------------------------------------
ARC-1001 :   cso_b/cclk/mosi/miso/dout  |  P69/P82/P81/P80  |    gpio    
ARC-1001 :             done             |        P8         |    gpio    
ARC-1001 :           program_b          |        P67        |  dedicated  
ARC-1001 :        tdi/tms/tck/tdo       |  P25/P22/P26/P21  |  dedicated  
ARC-1001 : ---------------------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
RUN-1002 : start command "read_verilog -file al_ip/cpuregs.v"
HDL-1007 : analyze verilog file al_ip/cpuregs.v
HDL-1007 : elaborate module regfile_dp in al_ip/cpuregs.v(14)
HDL-1007 : elaborate module EG_LOGIC_BRAM(DATA_WIDTH_A=32,DATA_WIDTH_B=32,ADDR_WIDTH_A=5,ADDR_WIDTH_B=5,DATA_DEPTH_A=32,DATA_DEPTH_B=32,INIT_FILE="zero.mif") in C:/Anlogic/TD4.3.815/arch/eagle_macro.v(1062)
HDL-1200 : Current top model is regfile_dp
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file C:/Anlogic/TD4.3.815/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "regfile_dp"
SYN-1011 : Flatten model regfile_dp
SYN-1014 : Optimize round 1
SYN-1032 : 147/0 useful/useless nets, 2/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 1, 0 better
RUN-1002 : start command "map_macro -nopad"
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2512 : LOGIC BRAM "inst"
SYN-2541 : Reading BRAM "inst" init file "C:/Users\SalieriNUC\Desktop\Github-salieri\SparkRoad-FPGA\RISC-V\hardware\Picorv32\al_ip\zero.mif"
SYN-2542 : Parsing MIF init file
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 148/0 useful/useless nets, 7/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 148/0 useful/useless nets, 7/0 useful/useless insts
SYN-2501 : Optimize round 1, 0 better
SYN-1032 : 148/0 useful/useless nets, 7/0 useful/useless insts
RUN-1002 : start command "write_verilog al_ip/cpuregs_sim.v"
HDL-1201 : write out verilog file al_ip/cpuregs_sim.v
