// Seed: 93102983
module module_0 (
    output tri id_0,
    output supply0 id_1,
    input tri1 id_2,
    output wire id_3
    , id_8,
    output tri1 id_4,
    input tri module_0,
    input supply0 id_6
);
endmodule
module module_1 (
    input supply0 id_0,
    input wand id_1,
    input tri1 id_2,
    output wire id_3,
    input wand id_4,
    input wand id_5,
    output tri0 id_6,
    output wand id_7,
    output wor id_8,
    input wor id_9,
    input uwire id_10,
    input wor id_11,
    input wor id_12,
    input supply0 id_13
);
  logic [-1 : 1] id_15;
  module_0 modCall_1 (
      id_8,
      id_6,
      id_4,
      id_6,
      id_8,
      id_4,
      id_0
  );
  assign modCall_1.id_1 = 0;
endmodule
