<stg><name>network</name>


<trans_list>

<trans id="279" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="280" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="296" from="3" to="2">
<condition id="-1">
<or_exp><and_exp><literal name="input_data_last_V_tm" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="297" from="3" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="input_data_last_V_tm" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="299" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="300" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="301" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="302" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="303" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="304" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="305" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="306" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="307" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="308" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="309" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="310" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="311" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="312" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="313" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="314" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="315" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="316" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="317" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="318" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="319" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="320" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="321" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="322" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="323" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="324" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="325" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="326" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="327" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="328" from="33" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="329" from="34" to="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="330" from="35" to="36">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="331" from="36" to="37">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="332" from="37" to="38">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="333" from="38" to="39">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="334" from="39" to="40">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="335" from="40" to="41">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="349" from="41" to="43">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="350" from="41" to="42">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="348" from="42" to="41">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="340" from="43" to="44">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="354" from="44" to="47">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln170" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="355" from="44" to="45">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln170" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="352" from="45" to="46">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="353" from="46" to="44">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="346" from="47" to="48">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
.preheader40.preheader:0  call void (...)* @_ssdm_op_SpecBitsMap(i16* %input_data_data_V), !map !113

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="0" op_1_bw="2">
<![CDATA[
.preheader40.preheader:1  call void (...)* @_ssdm_op_SpecBitsMap(i2* %input_data_keep_V), !map !119

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="0" op_1_bw="2">
<![CDATA[
.preheader40.preheader:2  call void (...)* @_ssdm_op_SpecBitsMap(i2* %input_data_strb_V), !map !123

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
.preheader40.preheader:3  call void (...)* @_ssdm_op_SpecBitsMap(i1* %input_data_user_V), !map !127

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
.preheader40.preheader:4  call void (...)* @_ssdm_op_SpecBitsMap(i1* %input_data_last_V), !map !131

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
.preheader40.preheader:5  call void (...)* @_ssdm_op_SpecBitsMap(i1* %input_data_id_V), !map !135

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
.preheader40.preheader:6  call void (...)* @_ssdm_op_SpecBitsMap(i1* %input_data_dest_V), !map !139

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
.preheader40.preheader:7  call void (...)* @_ssdm_op_SpecBitsMap(i16* %output_data_data_V), !map !143

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="0" op_0_bw="0" op_1_bw="2">
<![CDATA[
.preheader40.preheader:8  call void (...)* @_ssdm_op_SpecBitsMap(i2* %output_data_keep_V), !map !147

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="0" op_1_bw="2">
<![CDATA[
.preheader40.preheader:9  call void (...)* @_ssdm_op_SpecBitsMap(i2* %output_data_strb_V), !map !151

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
.preheader40.preheader:10  call void (...)* @_ssdm_op_SpecBitsMap(i1* %output_data_user_V), !map !155

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
.preheader40.preheader:11  call void (...)* @_ssdm_op_SpecBitsMap(i1* %output_data_last_V), !map !159

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
.preheader40.preheader:12  call void (...)* @_ssdm_op_SpecBitsMap(i1* %output_data_id_V), !map !163

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
.preheader40.preheader:13  call void (...)* @_ssdm_op_SpecBitsMap(i1* %output_data_dest_V), !map !167

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
.preheader40.preheader:14  call void (...)* @_ssdm_op_SpecBitsMap(i32 0) nounwind, !map !171

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="64" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.preheader40.preheader:15  call void (...)* @_ssdm_op_SpecTopModule([8 x i8]* @network_str) nounwind

]]></Node>
<StgValue><ssdm name="spectopmodule_ln0"/></StgValue>
</operation>

<operation id="65" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="16" op_0_bw="64">
<![CDATA[
.preheader40.preheader:16  %MemBank_A_0 = alloca [900 x i16], align 2

]]></Node>
<StgValue><ssdm name="MemBank_A_0"/></StgValue>
</operation>

<operation id="66" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="16" op_0_bw="64">
<![CDATA[
.preheader40.preheader:17  %MemBank_A_1 = alloca [900 x i16], align 2

]]></Node>
<StgValue><ssdm name="MemBank_A_1"/></StgValue>
</operation>

<operation id="67" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="16" op_0_bw="64">
<![CDATA[
.preheader40.preheader:18  %MemBank_A_2 = alloca [900 x i16], align 2

]]></Node>
<StgValue><ssdm name="MemBank_A_2"/></StgValue>
</operation>

<operation id="68" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="16" op_0_bw="64">
<![CDATA[
.preheader40.preheader:19  %MemBank_A_3 = alloca [900 x i16], align 2

]]></Node>
<StgValue><ssdm name="MemBank_A_3"/></StgValue>
</operation>

<operation id="69" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="16" op_0_bw="64">
<![CDATA[
.preheader40.preheader:20  %MemBank_A_4 = alloca [900 x i16], align 2

]]></Node>
<StgValue><ssdm name="MemBank_A_4"/></StgValue>
</operation>

<operation id="70" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="16" op_0_bw="64">
<![CDATA[
.preheader40.preheader:21  %MemBank_A_5 = alloca [900 x i16], align 2

]]></Node>
<StgValue><ssdm name="MemBank_A_5"/></StgValue>
</operation>

<operation id="71" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="16" op_0_bw="64">
<![CDATA[
.preheader40.preheader:22  %MemBank_A_6 = alloca [900 x i16], align 2

]]></Node>
<StgValue><ssdm name="MemBank_A_6"/></StgValue>
</operation>

<operation id="72" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="16" op_0_bw="64">
<![CDATA[
.preheader40.preheader:23  %MemBank_A_7 = alloca [900 x i16], align 2

]]></Node>
<StgValue><ssdm name="MemBank_A_7"/></StgValue>
</operation>

<operation id="73" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="16" op_0_bw="64">
<![CDATA[
.preheader40.preheader:24  %MemBank_A_8 = alloca [900 x i16], align 2

]]></Node>
<StgValue><ssdm name="MemBank_A_8"/></StgValue>
</operation>

<operation id="74" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="16" op_0_bw="64">
<![CDATA[
.preheader40.preheader:25  %MemBank_A_9 = alloca [900 x i16], align 2

]]></Node>
<StgValue><ssdm name="MemBank_A_9"/></StgValue>
</operation>

<operation id="75" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="16" op_0_bw="64">
<![CDATA[
.preheader40.preheader:26  %MemBank_A_10 = alloca [900 x i16], align 2

]]></Node>
<StgValue><ssdm name="MemBank_A_10"/></StgValue>
</operation>

<operation id="76" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="16" op_0_bw="64">
<![CDATA[
.preheader40.preheader:27  %MemBank_A_11 = alloca [900 x i16], align 2

]]></Node>
<StgValue><ssdm name="MemBank_A_11"/></StgValue>
</operation>

<operation id="77" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="16" op_0_bw="64">
<![CDATA[
.preheader40.preheader:28  %MemBank_A_12 = alloca [900 x i16], align 2

]]></Node>
<StgValue><ssdm name="MemBank_A_12"/></StgValue>
</operation>

<operation id="78" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="16" op_0_bw="64">
<![CDATA[
.preheader40.preheader:29  %MemBank_A_13 = alloca [900 x i16], align 2

]]></Node>
<StgValue><ssdm name="MemBank_A_13"/></StgValue>
</operation>

<operation id="79" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="16" op_0_bw="64">
<![CDATA[
.preheader40.preheader:30  %MemBank_A_14 = alloca [900 x i16], align 2

]]></Node>
<StgValue><ssdm name="MemBank_A_14"/></StgValue>
</operation>

<operation id="80" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="16" op_0_bw="64">
<![CDATA[
.preheader40.preheader:31  %MemBank_A_15 = alloca [900 x i16], align 2

]]></Node>
<StgValue><ssdm name="MemBank_A_15"/></StgValue>
</operation>

<operation id="81" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="16" op_0_bw="64">
<![CDATA[
.preheader40.preheader:32  %MemBank_B_0 = alloca [900 x i16], align 2

]]></Node>
<StgValue><ssdm name="MemBank_B_0"/></StgValue>
</operation>

<operation id="82" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="16" op_0_bw="64">
<![CDATA[
.preheader40.preheader:33  %MemBank_B_1 = alloca [900 x i16], align 2

]]></Node>
<StgValue><ssdm name="MemBank_B_1"/></StgValue>
</operation>

<operation id="83" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="16" op_0_bw="64">
<![CDATA[
.preheader40.preheader:34  %MemBank_B_2 = alloca [900 x i16], align 2

]]></Node>
<StgValue><ssdm name="MemBank_B_2"/></StgValue>
</operation>

<operation id="84" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="16" op_0_bw="64">
<![CDATA[
.preheader40.preheader:35  %MemBank_B_3 = alloca [900 x i16], align 2

]]></Node>
<StgValue><ssdm name="MemBank_B_3"/></StgValue>
</operation>

<operation id="85" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="16" op_0_bw="64">
<![CDATA[
.preheader40.preheader:36  %MemBank_B_4 = alloca [900 x i16], align 2

]]></Node>
<StgValue><ssdm name="MemBank_B_4"/></StgValue>
</operation>

<operation id="86" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="16" op_0_bw="64">
<![CDATA[
.preheader40.preheader:37  %MemBank_B_5 = alloca [900 x i16], align 2

]]></Node>
<StgValue><ssdm name="MemBank_B_5"/></StgValue>
</operation>

<operation id="87" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="16" op_0_bw="64">
<![CDATA[
.preheader40.preheader:38  %MemBank_B_6 = alloca [900 x i16], align 2

]]></Node>
<StgValue><ssdm name="MemBank_B_6"/></StgValue>
</operation>

<operation id="88" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="16" op_0_bw="64">
<![CDATA[
.preheader40.preheader:39  %MemBank_B_7 = alloca [900 x i16], align 2

]]></Node>
<StgValue><ssdm name="MemBank_B_7"/></StgValue>
</operation>

<operation id="89" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="16" op_0_bw="64">
<![CDATA[
.preheader40.preheader:40  %MemBank_B_8 = alloca [900 x i16], align 2

]]></Node>
<StgValue><ssdm name="MemBank_B_8"/></StgValue>
</operation>

<operation id="90" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="16" op_0_bw="64">
<![CDATA[
.preheader40.preheader:41  %MemBank_B_9 = alloca [900 x i16], align 2

]]></Node>
<StgValue><ssdm name="MemBank_B_9"/></StgValue>
</operation>

<operation id="91" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="16" op_0_bw="64">
<![CDATA[
.preheader40.preheader:42  %MemBank_B_10 = alloca [900 x i16], align 2

]]></Node>
<StgValue><ssdm name="MemBank_B_10"/></StgValue>
</operation>

<operation id="92" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="16" op_0_bw="64">
<![CDATA[
.preheader40.preheader:43  %MemBank_B_11 = alloca [900 x i16], align 2

]]></Node>
<StgValue><ssdm name="MemBank_B_11"/></StgValue>
</operation>

<operation id="93" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="16" op_0_bw="64">
<![CDATA[
.preheader40.preheader:44  %MemBank_B_12 = alloca [900 x i16], align 2

]]></Node>
<StgValue><ssdm name="MemBank_B_12"/></StgValue>
</operation>

<operation id="94" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="16" op_0_bw="64">
<![CDATA[
.preheader40.preheader:45  %MemBank_B_13 = alloca [900 x i16], align 2

]]></Node>
<StgValue><ssdm name="MemBank_B_13"/></StgValue>
</operation>

<operation id="95" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="16" op_0_bw="64">
<![CDATA[
.preheader40.preheader:46  %MemBank_B_14 = alloca [900 x i16], align 2

]]></Node>
<StgValue><ssdm name="MemBank_B_14"/></StgValue>
</operation>

<operation id="96" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="16" op_0_bw="64">
<![CDATA[
.preheader40.preheader:47  %MemBank_B_15 = alloca [900 x i16], align 2

]]></Node>
<StgValue><ssdm name="MemBank_B_15"/></StgValue>
</operation>

<operation id="97" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="16" op_0_bw="64">
<![CDATA[
.preheader40.preheader:48  %MemBank_Out = alloca [784 x i16], align 16

]]></Node>
<StgValue><ssdm name="MemBank_Out"/></StgValue>
</operation>

<operation id="98" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="2" op_0_bw="64">
<![CDATA[
.preheader40.preheader:49  %sig_buffer_keep_V = alloca [784 x i2], align 1

]]></Node>
<StgValue><ssdm name="sig_buffer_keep_V"/></StgValue>
</operation>

<operation id="99" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="2" op_0_bw="64">
<![CDATA[
.preheader40.preheader:50  %sig_buffer_strb_V = alloca [784 x i2], align 1

]]></Node>
<StgValue><ssdm name="sig_buffer_strb_V"/></StgValue>
</operation>

<operation id="100" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="1" op_0_bw="64">
<![CDATA[
.preheader40.preheader:51  %sig_buffer_user_V = alloca [784 x i1], align 1

]]></Node>
<StgValue><ssdm name="sig_buffer_user_V"/></StgValue>
</operation>

<operation id="101" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="1" op_0_bw="64">
<![CDATA[
.preheader40.preheader:52  %sig_buffer_last_V = alloca [784 x i1], align 1

]]></Node>
<StgValue><ssdm name="sig_buffer_last_V"/></StgValue>
</operation>

<operation id="102" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="1" op_0_bw="64">
<![CDATA[
.preheader40.preheader:53  %sig_buffer_id_V = alloca [784 x i1], align 1

]]></Node>
<StgValue><ssdm name="sig_buffer_id_V"/></StgValue>
</operation>

<operation id="103" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="1" op_0_bw="64">
<![CDATA[
.preheader40.preheader:54  %sig_buffer_dest_V = alloca [784 x i1], align 1

]]></Node>
<StgValue><ssdm name="sig_buffer_dest_V"/></StgValue>
</operation>

<operation id="104" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="2" op_3_bw="2" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="0" op_9_bw="32" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="32" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="32" op_21_bw="0" op_22_bw="0">
<![CDATA[
.preheader40.preheader:55  call void (...)* @_ssdm_op_SpecInterface(i16* %input_data_data_V, i2* %input_data_keep_V, i2* %input_data_strb_V, i1* %input_data_user_V, i1* %input_data_last_V, i1* %input_data_id_V, i1* %input_data_dest_V, [5 x i8]* @p_str15, i32 1, i32 1, [5 x i8]* @p_str116, i32 0, i32 0, [1 x i8]* @p_str217, [1 x i8]* @p_str217, [1 x i8]* @p_str217, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str217, [1 x i8]* @p_str217)

]]></Node>
<StgValue><ssdm name="specinterface_ln29"/></StgValue>
</operation>

<operation id="105" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="2" op_3_bw="2" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="0" op_9_bw="32" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="32" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="32" op_21_bw="0" op_22_bw="0">
<![CDATA[
.preheader40.preheader:56  call void (...)* @_ssdm_op_SpecInterface(i16* %output_data_data_V, i2* %output_data_keep_V, i2* %output_data_strb_V, i1* %output_data_user_V, i1* %output_data_last_V, i1* %output_data_id_V, i1* %output_data_dest_V, [5 x i8]* @p_str15, i32 1, i32 1, [5 x i8]* @p_str116, i32 0, i32 0, [1 x i8]* @p_str217, [1 x i8]* @p_str217, [1 x i8]* @p_str217, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str217, [1 x i8]* @p_str217)

]]></Node>
<StgValue><ssdm name="specinterface_ln30"/></StgValue>
</operation>

<operation id="106" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.preheader40.preheader:57  call void (...)* @_ssdm_op_SpecInterface(i32 0, [10 x i8]* @p_str318, i32 1, i32 1, [1 x i8]* @p_str217, i32 0, i32 0, [1 x i8]* @p_str217, [1 x i8]* @p_str217, [1 x i8]* @p_str217, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str217, [1 x i8]* @p_str217) nounwind

]]></Node>
<StgValue><ssdm name="specinterface_ln31"/></StgValue>
</operation>

<operation id="107" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="0" op_0_bw="0">
<![CDATA[
.preheader40.preheader:58  br label %.preheader40

]]></Node>
<StgValue><ssdm name="br_ln45"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="108" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
.preheader40:0  %i_0 = phi i32 [ %i, %.preheader4093 ], [ 0, %.preheader40.preheader ]

]]></Node>
<StgValue><ssdm name="i_0"/></StgValue>
</operation>

<operation id="109" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="75" op_0_bw="75" op_1_bw="0" op_2_bw="75" op_3_bw="0">
<![CDATA[
.preheader40:1  %phi_mul = phi i75 [ %add_ln46, %.preheader4093 ], [ 0, %.preheader40.preheader ]

]]></Node>
<StgValue><ssdm name="phi_mul"/></StgValue>
</operation>

<operation id="110" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
.preheader40:2  %phi_urem = phi i32 [ %select_ln321, %.preheader4093 ], [ 0, %.preheader40.preheader ]

]]></Node>
<StgValue><ssdm name="phi_urem"/></StgValue>
</operation>

<operation id="111" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="64" op_0_bw="32">
<![CDATA[
.preheader40:3  %sext_ln45 = sext i32 %i_0 to i64

]]></Node>
<StgValue><ssdm name="sext_ln45"/></StgValue>
</operation>

<operation id="112" st_id="2" stage="1" lat="1">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="2" op_3_bw="2" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1">
<![CDATA[
.preheader40:4  %empty = call { i16, i2, i2, i1, i1, i1, i1 } @_ssdm_op_Read.axis.volatile.i16P.i2P.i2P.i1P.i1P.i1P.i1P(i16* %input_data_data_V, i2* %input_data_keep_V, i2* %input_data_strb_V, i1* %input_data_user_V, i1* %input_data_last_V, i1* %input_data_id_V, i1* %input_data_dest_V)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="113" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="16" op_0_bw="24">
<![CDATA[
.preheader40:5  %input_data_data_V_tm = extractvalue { i16, i2, i2, i1, i1, i1, i1 } %empty, 0

]]></Node>
<StgValue><ssdm name="input_data_data_V_tm"/></StgValue>
</operation>

<operation id="114" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="2" op_0_bw="24">
<![CDATA[
.preheader40:6  %input_data_keep_V_tm = extractvalue { i16, i2, i2, i1, i1, i1, i1 } %empty, 1

]]></Node>
<StgValue><ssdm name="input_data_keep_V_tm"/></StgValue>
</operation>

<operation id="115" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="2" op_0_bw="24">
<![CDATA[
.preheader40:7  %input_data_strb_V_tm = extractvalue { i16, i2, i2, i1, i1, i1, i1 } %empty, 2

]]></Node>
<StgValue><ssdm name="input_data_strb_V_tm"/></StgValue>
</operation>

<operation id="116" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="1" op_0_bw="24">
<![CDATA[
.preheader40:8  %input_data_user_V_tm = extractvalue { i16, i2, i2, i1, i1, i1, i1 } %empty, 3

]]></Node>
<StgValue><ssdm name="input_data_user_V_tm"/></StgValue>
</operation>

<operation id="117" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="1" op_0_bw="24">
<![CDATA[
.preheader40:9  %input_data_last_V_tm = extractvalue { i16, i2, i2, i1, i1, i1, i1 } %empty, 4

]]></Node>
<StgValue><ssdm name="input_data_last_V_tm"/></StgValue>
</operation>

<operation id="118" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="1" op_0_bw="24">
<![CDATA[
.preheader40:10  %input_data_id_V_tmp = extractvalue { i16, i2, i2, i1, i1, i1, i1 } %empty, 5

]]></Node>
<StgValue><ssdm name="input_data_id_V_tmp"/></StgValue>
</operation>

<operation id="119" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="1" op_0_bw="24">
<![CDATA[
.preheader40:11  %input_data_dest_V_tm = extractvalue { i16, i2, i2, i1, i1, i1, i1 } %empty, 6

]]></Node>
<StgValue><ssdm name="input_data_dest_V_tm"/></StgValue>
</operation>

<operation id="120" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="75" op_0_bw="75" op_1_bw="75">
<![CDATA[
.preheader40:12  %add_ln46 = add i75 %phi_mul, 4886718346

]]></Node>
<StgValue><ssdm name="add_ln46"/></StgValue>
</operation>

<operation id="121" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="32" op_0_bw="32" op_1_bw="75" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader40:13  %udiv_ln = call i32 @_ssdm_op_PartSelect.i32.i75.i32.i32(i75 %phi_mul, i32 42, i32 73)

]]></Node>
<StgValue><ssdm name="udiv_ln"/></StgValue>
</operation>

<operation id="122" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="64" op_0_bw="32">
<![CDATA[
.preheader40:14  %zext_ln46 = zext i32 %phi_urem to i64

]]></Node>
<StgValue><ssdm name="zext_ln46"/></StgValue>
</operation>

<operation id="123" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader40:15  %MemBank_A_0_addr = getelementptr [900 x i16]* %MemBank_A_0, i64 0, i64 %zext_ln46

]]></Node>
<StgValue><ssdm name="MemBank_A_0_addr"/></StgValue>
</operation>

<operation id="124" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader40:16  %MemBank_A_1_addr = getelementptr [900 x i16]* %MemBank_A_1, i64 0, i64 %zext_ln46

]]></Node>
<StgValue><ssdm name="MemBank_A_1_addr"/></StgValue>
</operation>

<operation id="125" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader40:17  %MemBank_A_2_addr = getelementptr [900 x i16]* %MemBank_A_2, i64 0, i64 %zext_ln46

]]></Node>
<StgValue><ssdm name="MemBank_A_2_addr"/></StgValue>
</operation>

<operation id="126" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader40:18  %MemBank_A_3_addr = getelementptr [900 x i16]* %MemBank_A_3, i64 0, i64 %zext_ln46

]]></Node>
<StgValue><ssdm name="MemBank_A_3_addr"/></StgValue>
</operation>

<operation id="127" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader40:19  %MemBank_A_4_addr = getelementptr [900 x i16]* %MemBank_A_4, i64 0, i64 %zext_ln46

]]></Node>
<StgValue><ssdm name="MemBank_A_4_addr"/></StgValue>
</operation>

<operation id="128" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader40:20  %MemBank_A_5_addr = getelementptr [900 x i16]* %MemBank_A_5, i64 0, i64 %zext_ln46

]]></Node>
<StgValue><ssdm name="MemBank_A_5_addr"/></StgValue>
</operation>

<operation id="129" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader40:21  %MemBank_A_6_addr = getelementptr [900 x i16]* %MemBank_A_6, i64 0, i64 %zext_ln46

]]></Node>
<StgValue><ssdm name="MemBank_A_6_addr"/></StgValue>
</operation>

<operation id="130" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader40:22  %MemBank_A_7_addr = getelementptr [900 x i16]* %MemBank_A_7, i64 0, i64 %zext_ln46

]]></Node>
<StgValue><ssdm name="MemBank_A_7_addr"/></StgValue>
</operation>

<operation id="131" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader40:23  %MemBank_A_8_addr = getelementptr [900 x i16]* %MemBank_A_8, i64 0, i64 %zext_ln46

]]></Node>
<StgValue><ssdm name="MemBank_A_8_addr"/></StgValue>
</operation>

<operation id="132" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader40:24  %MemBank_A_9_addr = getelementptr [900 x i16]* %MemBank_A_9, i64 0, i64 %zext_ln46

]]></Node>
<StgValue><ssdm name="MemBank_A_9_addr"/></StgValue>
</operation>

<operation id="133" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader40:25  %MemBank_A_10_addr = getelementptr [900 x i16]* %MemBank_A_10, i64 0, i64 %zext_ln46

]]></Node>
<StgValue><ssdm name="MemBank_A_10_addr"/></StgValue>
</operation>

<operation id="134" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader40:26  %MemBank_A_11_addr = getelementptr [900 x i16]* %MemBank_A_11, i64 0, i64 %zext_ln46

]]></Node>
<StgValue><ssdm name="MemBank_A_11_addr"/></StgValue>
</operation>

<operation id="135" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader40:27  %MemBank_A_12_addr = getelementptr [900 x i16]* %MemBank_A_12, i64 0, i64 %zext_ln46

]]></Node>
<StgValue><ssdm name="MemBank_A_12_addr"/></StgValue>
</operation>

<operation id="136" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader40:28  %MemBank_A_13_addr = getelementptr [900 x i16]* %MemBank_A_13, i64 0, i64 %zext_ln46

]]></Node>
<StgValue><ssdm name="MemBank_A_13_addr"/></StgValue>
</operation>

<operation id="137" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader40:29  %MemBank_A_14_addr = getelementptr [900 x i16]* %MemBank_A_14, i64 0, i64 %zext_ln46

]]></Node>
<StgValue><ssdm name="MemBank_A_14_addr"/></StgValue>
</operation>

<operation id="138" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader40:30  %MemBank_A_15_addr = getelementptr [900 x i16]* %MemBank_A_15, i64 0, i64 %zext_ln46

]]></Node>
<StgValue><ssdm name="MemBank_A_15_addr"/></StgValue>
</operation>

<operation id="139" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader40:31  %i = add nsw i32 %i_0, 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="140" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="0" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="0" op_14_bw="32" op_15_bw="0" op_16_bw="32" op_17_bw="0" op_18_bw="32" op_19_bw="0" op_20_bw="32" op_21_bw="0" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0">
<![CDATA[
.preheader40:32  switch i32 %udiv_ln, label %branch15 [
    i32 0, label %branch0
    i32 1, label %branch1
    i32 2, label %branch2
    i32 3, label %branch3
    i32 4, label %branch4
    i32 5, label %branch5
    i32 6, label %branch6
    i32 7, label %branch7
    i32 8, label %branch8
    i32 9, label %branch9
    i32 10, label %branch10
    i32 11, label %branch11
    i32 12, label %branch12
    i32 13, label %branch13
    i32 14, label %branch14
  ]

]]></Node>
<StgValue><ssdm name="switch_ln46"/></StgValue>
</operation>

<operation id="141" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="udiv_ln" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="0" op_0_bw="16" op_1_bw="10">
<![CDATA[
branch14:0  store i16 %input_data_data_V_tm, i16* %MemBank_A_14_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln46"/></StgValue>
</operation>

<operation id="142" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="udiv_ln" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="0" op_0_bw="0">
<![CDATA[
branch14:1  br label %.preheader4093

]]></Node>
<StgValue><ssdm name="br_ln46"/></StgValue>
</operation>

<operation id="143" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="udiv_ln" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="0" op_0_bw="16" op_1_bw="10">
<![CDATA[
branch13:0  store i16 %input_data_data_V_tm, i16* %MemBank_A_13_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln46"/></StgValue>
</operation>

<operation id="144" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="udiv_ln" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="0" op_0_bw="0">
<![CDATA[
branch13:1  br label %.preheader4093

]]></Node>
<StgValue><ssdm name="br_ln46"/></StgValue>
</operation>

<operation id="145" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="udiv_ln" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="0" op_0_bw="16" op_1_bw="10">
<![CDATA[
branch12:0  store i16 %input_data_data_V_tm, i16* %MemBank_A_12_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln46"/></StgValue>
</operation>

<operation id="146" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="udiv_ln" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="0" op_0_bw="0">
<![CDATA[
branch12:1  br label %.preheader4093

]]></Node>
<StgValue><ssdm name="br_ln46"/></StgValue>
</operation>

<operation id="147" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="udiv_ln" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="0" op_0_bw="16" op_1_bw="10">
<![CDATA[
branch11:0  store i16 %input_data_data_V_tm, i16* %MemBank_A_11_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln46"/></StgValue>
</operation>

<operation id="148" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="udiv_ln" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="0" op_0_bw="0">
<![CDATA[
branch11:1  br label %.preheader4093

]]></Node>
<StgValue><ssdm name="br_ln46"/></StgValue>
</operation>

<operation id="149" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="udiv_ln" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="0" op_0_bw="16" op_1_bw="10">
<![CDATA[
branch10:0  store i16 %input_data_data_V_tm, i16* %MemBank_A_10_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln46"/></StgValue>
</operation>

<operation id="150" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="udiv_ln" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="0" op_0_bw="0">
<![CDATA[
branch10:1  br label %.preheader4093

]]></Node>
<StgValue><ssdm name="br_ln46"/></StgValue>
</operation>

<operation id="151" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="udiv_ln" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="0" op_0_bw="16" op_1_bw="10">
<![CDATA[
branch9:0  store i16 %input_data_data_V_tm, i16* %MemBank_A_9_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln46"/></StgValue>
</operation>

<operation id="152" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="udiv_ln" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="0" op_0_bw="0">
<![CDATA[
branch9:1  br label %.preheader4093

]]></Node>
<StgValue><ssdm name="br_ln46"/></StgValue>
</operation>

<operation id="153" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="udiv_ln" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="0" op_0_bw="16" op_1_bw="10">
<![CDATA[
branch8:0  store i16 %input_data_data_V_tm, i16* %MemBank_A_8_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln46"/></StgValue>
</operation>

<operation id="154" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="udiv_ln" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="0" op_0_bw="0">
<![CDATA[
branch8:1  br label %.preheader4093

]]></Node>
<StgValue><ssdm name="br_ln46"/></StgValue>
</operation>

<operation id="155" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="udiv_ln" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="0" op_0_bw="16" op_1_bw="10">
<![CDATA[
branch7:0  store i16 %input_data_data_V_tm, i16* %MemBank_A_7_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln46"/></StgValue>
</operation>

<operation id="156" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="udiv_ln" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="0" op_0_bw="0">
<![CDATA[
branch7:1  br label %.preheader4093

]]></Node>
<StgValue><ssdm name="br_ln46"/></StgValue>
</operation>

<operation id="157" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="udiv_ln" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="0" op_0_bw="16" op_1_bw="10">
<![CDATA[
branch6:0  store i16 %input_data_data_V_tm, i16* %MemBank_A_6_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln46"/></StgValue>
</operation>

<operation id="158" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="udiv_ln" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="0" op_0_bw="0">
<![CDATA[
branch6:1  br label %.preheader4093

]]></Node>
<StgValue><ssdm name="br_ln46"/></StgValue>
</operation>

<operation id="159" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="udiv_ln" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="0" op_0_bw="16" op_1_bw="10">
<![CDATA[
branch5:0  store i16 %input_data_data_V_tm, i16* %MemBank_A_5_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln46"/></StgValue>
</operation>

<operation id="160" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="udiv_ln" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="0" op_0_bw="0">
<![CDATA[
branch5:1  br label %.preheader4093

]]></Node>
<StgValue><ssdm name="br_ln46"/></StgValue>
</operation>

<operation id="161" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="udiv_ln" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="0" op_0_bw="16" op_1_bw="10">
<![CDATA[
branch4:0  store i16 %input_data_data_V_tm, i16* %MemBank_A_4_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln46"/></StgValue>
</operation>

<operation id="162" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="udiv_ln" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="0" op_0_bw="0">
<![CDATA[
branch4:1  br label %.preheader4093

]]></Node>
<StgValue><ssdm name="br_ln46"/></StgValue>
</operation>

<operation id="163" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="udiv_ln" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="0" op_0_bw="16" op_1_bw="10">
<![CDATA[
branch3:0  store i16 %input_data_data_V_tm, i16* %MemBank_A_3_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln46"/></StgValue>
</operation>

<operation id="164" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="udiv_ln" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="0" op_0_bw="0">
<![CDATA[
branch3:1  br label %.preheader4093

]]></Node>
<StgValue><ssdm name="br_ln46"/></StgValue>
</operation>

<operation id="165" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="udiv_ln" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="0" op_0_bw="16" op_1_bw="10">
<![CDATA[
branch2:0  store i16 %input_data_data_V_tm, i16* %MemBank_A_2_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln46"/></StgValue>
</operation>

<operation id="166" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="udiv_ln" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="0" op_0_bw="0">
<![CDATA[
branch2:1  br label %.preheader4093

]]></Node>
<StgValue><ssdm name="br_ln46"/></StgValue>
</operation>

<operation id="167" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="udiv_ln" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="0" op_0_bw="16" op_1_bw="10">
<![CDATA[
branch1:0  store i16 %input_data_data_V_tm, i16* %MemBank_A_1_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln46"/></StgValue>
</operation>

<operation id="168" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="udiv_ln" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="0" op_0_bw="0">
<![CDATA[
branch1:1  br label %.preheader4093

]]></Node>
<StgValue><ssdm name="br_ln46"/></StgValue>
</operation>

<operation id="169" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="udiv_ln" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="0" op_0_bw="16" op_1_bw="10">
<![CDATA[
branch0:0  store i16 %input_data_data_V_tm, i16* %MemBank_A_0_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln46"/></StgValue>
</operation>

<operation id="170" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="udiv_ln" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="0" op_0_bw="0">
<![CDATA[
branch0:1  br label %.preheader4093

]]></Node>
<StgValue><ssdm name="br_ln46"/></StgValue>
</operation>

<operation id="171" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="udiv_ln" val="!0"/>
<literal name="udiv_ln" val="!1"/>
<literal name="udiv_ln" val="!2"/>
<literal name="udiv_ln" val="!3"/>
<literal name="udiv_ln" val="!4"/>
<literal name="udiv_ln" val="!5"/>
<literal name="udiv_ln" val="!6"/>
<literal name="udiv_ln" val="!7"/>
<literal name="udiv_ln" val="!8"/>
<literal name="udiv_ln" val="!9"/>
<literal name="udiv_ln" val="!10"/>
<literal name="udiv_ln" val="!11"/>
<literal name="udiv_ln" val="!12"/>
<literal name="udiv_ln" val="!13"/>
<literal name="udiv_ln" val="!14"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="0" op_0_bw="16" op_1_bw="10">
<![CDATA[
branch15:0  store i16 %input_data_data_V_tm, i16* %MemBank_A_15_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln46"/></StgValue>
</operation>

<operation id="172" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="udiv_ln" val="!0"/>
<literal name="udiv_ln" val="!1"/>
<literal name="udiv_ln" val="!2"/>
<literal name="udiv_ln" val="!3"/>
<literal name="udiv_ln" val="!4"/>
<literal name="udiv_ln" val="!5"/>
<literal name="udiv_ln" val="!6"/>
<literal name="udiv_ln" val="!7"/>
<literal name="udiv_ln" val="!8"/>
<literal name="udiv_ln" val="!9"/>
<literal name="udiv_ln" val="!10"/>
<literal name="udiv_ln" val="!11"/>
<literal name="udiv_ln" val="!12"/>
<literal name="udiv_ln" val="!13"/>
<literal name="udiv_ln" val="!14"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="0" op_0_bw="0">
<![CDATA[
branch15:1  br label %.preheader4093

]]></Node>
<StgValue><ssdm name="br_ln46"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="173" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader4093:0  %add_ln321 = add i32 %phi_urem, 1

]]></Node>
<StgValue><ssdm name="add_ln321"/></StgValue>
</operation>

<operation id="174" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader4093:1  %icmp_ln321 = icmp ult i32 %add_ln321, 900

]]></Node>
<StgValue><ssdm name="icmp_ln321"/></StgValue>
</operation>

<operation id="175" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader4093:2  %select_ln321 = select i1 %icmp_ln321, i32 %add_ln321, i32 0

]]></Node>
<StgValue><ssdm name="select_ln321"/></StgValue>
</operation>

<operation id="176" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="10" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader4093:3  %sig_buffer_keep_V_ad = getelementptr [784 x i2]* %sig_buffer_keep_V, i64 0, i64 %sext_ln45

]]></Node>
<StgValue><ssdm name="sig_buffer_keep_V_ad"/></StgValue>
</operation>

<operation id="177" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="0" op_0_bw="2" op_1_bw="10">
<![CDATA[
.preheader4093:4  store i2 %input_data_keep_V_tm, i2* %sig_buffer_keep_V_ad, align 2

]]></Node>
<StgValue><ssdm name="store_ln47"/></StgValue>
</operation>

<operation id="178" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="10" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader4093:5  %sig_buffer_strb_V_ad = getelementptr [784 x i2]* %sig_buffer_strb_V, i64 0, i64 %sext_ln45

]]></Node>
<StgValue><ssdm name="sig_buffer_strb_V_ad"/></StgValue>
</operation>

<operation id="179" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="0" op_0_bw="2" op_1_bw="10">
<![CDATA[
.preheader4093:6  store i2 %input_data_strb_V_tm, i2* %sig_buffer_strb_V_ad, align 1

]]></Node>
<StgValue><ssdm name="store_ln48"/></StgValue>
</operation>

<operation id="180" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="10" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader4093:7  %sig_buffer_user_V_ad = getelementptr [784 x i1]* %sig_buffer_user_V, i64 0, i64 %sext_ln45

]]></Node>
<StgValue><ssdm name="sig_buffer_user_V_ad"/></StgValue>
</operation>

<operation id="181" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="0" op_0_bw="1" op_1_bw="10">
<![CDATA[
.preheader4093:8  store i1 %input_data_user_V_tm, i1* %sig_buffer_user_V_ad, align 4

]]></Node>
<StgValue><ssdm name="store_ln49"/></StgValue>
</operation>

<operation id="182" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="10" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader4093:9  %sig_buffer_last_V_ad = getelementptr [784 x i1]* %sig_buffer_last_V, i64 0, i64 %sext_ln45

]]></Node>
<StgValue><ssdm name="sig_buffer_last_V_ad"/></StgValue>
</operation>

<operation id="183" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="0" op_0_bw="1" op_1_bw="10">
<![CDATA[
.preheader4093:10  store i1 %input_data_last_V_tm, i1* %sig_buffer_last_V_ad, align 1

]]></Node>
<StgValue><ssdm name="store_ln50"/></StgValue>
</operation>

<operation id="184" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="10" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader4093:11  %sig_buffer_id_V_addr = getelementptr [784 x i1]* %sig_buffer_id_V, i64 0, i64 %sext_ln45

]]></Node>
<StgValue><ssdm name="sig_buffer_id_V_addr"/></StgValue>
</operation>

<operation id="185" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="0" op_0_bw="1" op_1_bw="10">
<![CDATA[
.preheader4093:12  store i1 %input_data_id_V_tmp, i1* %sig_buffer_id_V_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln51"/></StgValue>
</operation>

<operation id="186" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="10" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader4093:13  %sig_buffer_dest_V_ad = getelementptr [784 x i1]* %sig_buffer_dest_V, i64 0, i64 %sext_ln45

]]></Node>
<StgValue><ssdm name="sig_buffer_dest_V_ad"/></StgValue>
</operation>

<operation id="187" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="0" op_0_bw="1" op_1_bw="10">
<![CDATA[
.preheader4093:14  store i1 %input_data_dest_V_tm, i1* %sig_buffer_dest_V_ad, align 1

]]></Node>
<StgValue><ssdm name="store_ln52"/></StgValue>
</operation>

<operation id="188" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader4093:15  br i1 %input_data_last_V_tm, label %0, label %.preheader40

]]></Node>
<StgValue><ssdm name="br_ln54"/></StgValue>
</operation>

<operation id="189" st_id="3" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="input_data_last_V_tm" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="0" op_0_bw="0" op_1_bw="7" op_2_bw="6" op_3_bw="6" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16" op_19_bw="16" op_20_bw="16" op_21_bw="16" op_22_bw="16" op_23_bw="16" op_24_bw="16" op_25_bw="16" op_26_bw="16" op_27_bw="16" op_28_bw="16" op_29_bw="16" op_30_bw="16" op_31_bw="16" op_32_bw="16" op_33_bw="16" op_34_bw="16" op_35_bw="16" op_36_bw="0" op_37_bw="0" op_38_bw="0" op_39_bw="0" op_40_bw="0" op_41_bw="0" op_42_bw="0" op_43_bw="0" op_44_bw="0" op_45_bw="0" op_46_bw="0" op_47_bw="0" op_48_bw="0" op_49_bw="0" op_50_bw="0" op_51_bw="0">
<![CDATA[
:0  call fastcc void @padding2d_fix16(i7 zeroext 1, i6 zeroext 28, i6 zeroext 28, [900 x i16]* %MemBank_A_0, [900 x i16]* %MemBank_A_1, [900 x i16]* %MemBank_A_2, [900 x i16]* %MemBank_A_3, [900 x i16]* %MemBank_A_4, [900 x i16]* %MemBank_A_5, [900 x i16]* %MemBank_A_6, [900 x i16]* %MemBank_A_7, [900 x i16]* %MemBank_A_8, [900 x i16]* %MemBank_A_9, [900 x i16]* %MemBank_A_10, [900 x i16]* %MemBank_A_11, [900 x i16]* %MemBank_A_12, [900 x i16]* %MemBank_A_13, [900 x i16]* %MemBank_A_14, [900 x i16]* %MemBank_A_15, [900 x i16]* %MemBank_B_0, [900 x i16]* %MemBank_B_1, [900 x i16]* %MemBank_B_2, [900 x i16]* %MemBank_B_3, [900 x i16]* %MemBank_B_4, [900 x i16]* %MemBank_B_5, [900 x i16]* %MemBank_B_6, [900 x i16]* %MemBank_B_7, [900 x i16]* %MemBank_B_8, [900 x i16]* %MemBank_B_9, [900 x i16]* %MemBank_B_10, [900 x i16]* %MemBank_B_11, [900 x i16]* %MemBank_B_12, [900 x i16]* %MemBank_B_13, [900 x i16]* %MemBank_B_14, [900 x i16]* %MemBank_B_15)

]]></Node>
<StgValue><ssdm name="call_ln61"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="190" st_id="4" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="0" op_0_bw="0" op_1_bw="7" op_2_bw="6" op_3_bw="6" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16" op_19_bw="16" op_20_bw="16" op_21_bw="16" op_22_bw="16" op_23_bw="16" op_24_bw="16" op_25_bw="16" op_26_bw="16" op_27_bw="16" op_28_bw="16" op_29_bw="16" op_30_bw="16" op_31_bw="16" op_32_bw="16" op_33_bw="16" op_34_bw="16" op_35_bw="16" op_36_bw="0" op_37_bw="0" op_38_bw="0" op_39_bw="0" op_40_bw="0" op_41_bw="0" op_42_bw="0" op_43_bw="0" op_44_bw="0" op_45_bw="0" op_46_bw="0" op_47_bw="0" op_48_bw="0" op_49_bw="0" op_50_bw="0" op_51_bw="0">
<![CDATA[
:0  call fastcc void @padding2d_fix16(i7 zeroext 1, i6 zeroext 28, i6 zeroext 28, [900 x i16]* %MemBank_A_0, [900 x i16]* %MemBank_A_1, [900 x i16]* %MemBank_A_2, [900 x i16]* %MemBank_A_3, [900 x i16]* %MemBank_A_4, [900 x i16]* %MemBank_A_5, [900 x i16]* %MemBank_A_6, [900 x i16]* %MemBank_A_7, [900 x i16]* %MemBank_A_8, [900 x i16]* %MemBank_A_9, [900 x i16]* %MemBank_A_10, [900 x i16]* %MemBank_A_11, [900 x i16]* %MemBank_A_12, [900 x i16]* %MemBank_A_13, [900 x i16]* %MemBank_A_14, [900 x i16]* %MemBank_A_15, [900 x i16]* %MemBank_B_0, [900 x i16]* %MemBank_B_1, [900 x i16]* %MemBank_B_2, [900 x i16]* %MemBank_B_3, [900 x i16]* %MemBank_B_4, [900 x i16]* %MemBank_B_5, [900 x i16]* %MemBank_B_6, [900 x i16]* %MemBank_B_7, [900 x i16]* %MemBank_B_8, [900 x i16]* %MemBank_B_9, [900 x i16]* %MemBank_B_10, [900 x i16]* %MemBank_B_11, [900 x i16]* %MemBank_B_12, [900 x i16]* %MemBank_B_13, [900 x i16]* %MemBank_B_14, [900 x i16]* %MemBank_B_15)

]]></Node>
<StgValue><ssdm name="call_ln61"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="191" st_id="5" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16" op_19_bw="16" op_20_bw="16" op_21_bw="16" op_22_bw="16" op_23_bw="16" op_24_bw="16" op_25_bw="16" op_26_bw="16" op_27_bw="16" op_28_bw="16" op_29_bw="16" op_30_bw="16" op_31_bw="16" op_32_bw="16" op_33_bw="0" op_34_bw="0">
<![CDATA[
:1  call fastcc void @depthwise_conv2d_fix([900 x i16]* %MemBank_B_0, [900 x i16]* %MemBank_B_1, [900 x i16]* %MemBank_B_2, [900 x i16]* %MemBank_B_3, [900 x i16]* %MemBank_B_4, [900 x i16]* %MemBank_B_5, [900 x i16]* %MemBank_B_6, [900 x i16]* %MemBank_B_7, [900 x i16]* %MemBank_B_8, [900 x i16]* %MemBank_B_9, [900 x i16]* %MemBank_B_10, [900 x i16]* %MemBank_B_11, [900 x i16]* %MemBank_B_12, [900 x i16]* %MemBank_B_13, [900 x i16]* %MemBank_B_14, [900 x i16]* %MemBank_B_15, [900 x i16]* %MemBank_A_0, [900 x i16]* %MemBank_A_1, [900 x i16]* %MemBank_A_2, [900 x i16]* %MemBank_A_3, [900 x i16]* %MemBank_A_4, [900 x i16]* %MemBank_A_5, [900 x i16]* %MemBank_A_6, [900 x i16]* %MemBank_A_7, [900 x i16]* %MemBank_A_8, [900 x i16]* %MemBank_A_9, [900 x i16]* %MemBank_A_10, [900 x i16]* %MemBank_A_11, [900 x i16]* %MemBank_A_12, [900 x i16]* %MemBank_A_13, [900 x i16]* %MemBank_A_14, [900 x i16]* %MemBank_A_15)

]]></Node>
<StgValue><ssdm name="call_ln65"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="192" st_id="6" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16" op_19_bw="16" op_20_bw="16" op_21_bw="16" op_22_bw="16" op_23_bw="16" op_24_bw="16" op_25_bw="16" op_26_bw="16" op_27_bw="16" op_28_bw="16" op_29_bw="16" op_30_bw="16" op_31_bw="16" op_32_bw="16" op_33_bw="0" op_34_bw="0">
<![CDATA[
:1  call fastcc void @depthwise_conv2d_fix([900 x i16]* %MemBank_B_0, [900 x i16]* %MemBank_B_1, [900 x i16]* %MemBank_B_2, [900 x i16]* %MemBank_B_3, [900 x i16]* %MemBank_B_4, [900 x i16]* %MemBank_B_5, [900 x i16]* %MemBank_B_6, [900 x i16]* %MemBank_B_7, [900 x i16]* %MemBank_B_8, [900 x i16]* %MemBank_B_9, [900 x i16]* %MemBank_B_10, [900 x i16]* %MemBank_B_11, [900 x i16]* %MemBank_B_12, [900 x i16]* %MemBank_B_13, [900 x i16]* %MemBank_B_14, [900 x i16]* %MemBank_B_15, [900 x i16]* %MemBank_A_0, [900 x i16]* %MemBank_A_1, [900 x i16]* %MemBank_A_2, [900 x i16]* %MemBank_A_3, [900 x i16]* %MemBank_A_4, [900 x i16]* %MemBank_A_5, [900 x i16]* %MemBank_A_6, [900 x i16]* %MemBank_A_7, [900 x i16]* %MemBank_A_8, [900 x i16]* %MemBank_A_9, [900 x i16]* %MemBank_A_10, [900 x i16]* %MemBank_A_11, [900 x i16]* %MemBank_A_12, [900 x i16]* %MemBank_A_13, [900 x i16]* %MemBank_A_14, [900 x i16]* %MemBank_A_15)

]]></Node>
<StgValue><ssdm name="call_ln65"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="193" st_id="7" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16" op_19_bw="16" op_20_bw="16" op_21_bw="16" op_22_bw="16" op_23_bw="16" op_24_bw="16" op_25_bw="16" op_26_bw="16" op_27_bw="16" op_28_bw="16" op_29_bw="16" op_30_bw="16" op_31_bw="16" op_32_bw="16" op_33_bw="13" op_34_bw="15" op_35_bw="0" op_36_bw="0">
<![CDATA[
:2  call fastcc void @pointwise_conv2d_fix([900 x i16]* %MemBank_A_0, [900 x i16]* %MemBank_A_1, [900 x i16]* %MemBank_A_2, [900 x i16]* %MemBank_A_3, [900 x i16]* %MemBank_A_4, [900 x i16]* %MemBank_A_5, [900 x i16]* %MemBank_A_6, [900 x i16]* %MemBank_A_7, [900 x i16]* %MemBank_A_8, [900 x i16]* %MemBank_A_9, [900 x i16]* %MemBank_A_10, [900 x i16]* %MemBank_A_11, [900 x i16]* %MemBank_A_12, [900 x i16]* %MemBank_A_13, [900 x i16]* %MemBank_A_14, [900 x i16]* %MemBank_A_15, [900 x i16]* %MemBank_B_0, [900 x i16]* %MemBank_B_1, [900 x i16]* %MemBank_B_2, [900 x i16]* %MemBank_B_3, [900 x i16]* %MemBank_B_4, [900 x i16]* %MemBank_B_5, [900 x i16]* %MemBank_B_6, [900 x i16]* %MemBank_B_7, [900 x i16]* %MemBank_B_8, [900 x i16]* %MemBank_B_9, [900 x i16]* %MemBank_B_10, [900 x i16]* %MemBank_B_11, [900 x i16]* %MemBank_B_12, [900 x i16]* %MemBank_B_13, [900 x i16]* %MemBank_B_14, [900 x i16]* %MemBank_B_15)

]]></Node>
<StgValue><ssdm name="call_ln70"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="194" st_id="8" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16" op_19_bw="16" op_20_bw="16" op_21_bw="16" op_22_bw="16" op_23_bw="16" op_24_bw="16" op_25_bw="16" op_26_bw="16" op_27_bw="16" op_28_bw="16" op_29_bw="16" op_30_bw="16" op_31_bw="16" op_32_bw="16" op_33_bw="13" op_34_bw="15" op_35_bw="0" op_36_bw="0">
<![CDATA[
:2  call fastcc void @pointwise_conv2d_fix([900 x i16]* %MemBank_A_0, [900 x i16]* %MemBank_A_1, [900 x i16]* %MemBank_A_2, [900 x i16]* %MemBank_A_3, [900 x i16]* %MemBank_A_4, [900 x i16]* %MemBank_A_5, [900 x i16]* %MemBank_A_6, [900 x i16]* %MemBank_A_7, [900 x i16]* %MemBank_A_8, [900 x i16]* %MemBank_A_9, [900 x i16]* %MemBank_A_10, [900 x i16]* %MemBank_A_11, [900 x i16]* %MemBank_A_12, [900 x i16]* %MemBank_A_13, [900 x i16]* %MemBank_A_14, [900 x i16]* %MemBank_A_15, [900 x i16]* %MemBank_B_0, [900 x i16]* %MemBank_B_1, [900 x i16]* %MemBank_B_2, [900 x i16]* %MemBank_B_3, [900 x i16]* %MemBank_B_4, [900 x i16]* %MemBank_B_5, [900 x i16]* %MemBank_B_6, [900 x i16]* %MemBank_B_7, [900 x i16]* %MemBank_B_8, [900 x i16]* %MemBank_B_9, [900 x i16]* %MemBank_B_10, [900 x i16]* %MemBank_B_11, [900 x i16]* %MemBank_B_12, [900 x i16]* %MemBank_B_13, [900 x i16]* %MemBank_B_14, [900 x i16]* %MemBank_B_15)

]]></Node>
<StgValue><ssdm name="call_ln70"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="195" st_id="9" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="0" op_0_bw="0" op_1_bw="7" op_2_bw="6" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16" op_19_bw="6" op_20_bw="5" op_21_bw="5" op_22_bw="16" op_23_bw="16" op_24_bw="16" op_25_bw="16" op_26_bw="16" op_27_bw="16" op_28_bw="16" op_29_bw="16" op_30_bw="16" op_31_bw="16" op_32_bw="16" op_33_bw="16" op_34_bw="16" op_35_bw="16" op_36_bw="16" op_37_bw="16" op_38_bw="0" op_39_bw="0">
<![CDATA[
:3  call fastcc void @max_pooling2d_fix16(i7 zeroext 28, i6 zeroext 28, [900 x i16]* %MemBank_B_0, [900 x i16]* %MemBank_B_1, [900 x i16]* %MemBank_B_2, [900 x i16]* %MemBank_B_3, [900 x i16]* %MemBank_B_4, [900 x i16]* %MemBank_B_5, [900 x i16]* %MemBank_B_6, [900 x i16]* %MemBank_B_7, [900 x i16]* %MemBank_B_8, [900 x i16]* %MemBank_B_9, [900 x i16]* %MemBank_B_10, [900 x i16]* %MemBank_B_11, [900 x i16]* %MemBank_B_12, [900 x i16]* %MemBank_B_13, [900 x i16]* %MemBank_B_14, [900 x i16]* %MemBank_B_15, i6 zeroext 16, i5 zeroext 14, i5 zeroext 14, [900 x i16]* %MemBank_A_0, [900 x i16]* %MemBank_A_1, [900 x i16]* %MemBank_A_2, [900 x i16]* %MemBank_A_3, [900 x i16]* %MemBank_A_4, [900 x i16]* %MemBank_A_5, [900 x i16]* %MemBank_A_6, [900 x i16]* %MemBank_A_7, [900 x i16]* %MemBank_A_8, [900 x i16]* %MemBank_A_9, [900 x i16]* %MemBank_A_10, [900 x i16]* %MemBank_A_11, [900 x i16]* %MemBank_A_12, [900 x i16]* %MemBank_A_13, [900 x i16]* %MemBank_A_14, [900 x i16]* %MemBank_A_15)

]]></Node>
<StgValue><ssdm name="call_ln75"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="196" st_id="10" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="0" op_0_bw="0" op_1_bw="7" op_2_bw="6" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16" op_19_bw="6" op_20_bw="5" op_21_bw="5" op_22_bw="16" op_23_bw="16" op_24_bw="16" op_25_bw="16" op_26_bw="16" op_27_bw="16" op_28_bw="16" op_29_bw="16" op_30_bw="16" op_31_bw="16" op_32_bw="16" op_33_bw="16" op_34_bw="16" op_35_bw="16" op_36_bw="16" op_37_bw="16" op_38_bw="0" op_39_bw="0">
<![CDATA[
:3  call fastcc void @max_pooling2d_fix16(i7 zeroext 28, i6 zeroext 28, [900 x i16]* %MemBank_B_0, [900 x i16]* %MemBank_B_1, [900 x i16]* %MemBank_B_2, [900 x i16]* %MemBank_B_3, [900 x i16]* %MemBank_B_4, [900 x i16]* %MemBank_B_5, [900 x i16]* %MemBank_B_6, [900 x i16]* %MemBank_B_7, [900 x i16]* %MemBank_B_8, [900 x i16]* %MemBank_B_9, [900 x i16]* %MemBank_B_10, [900 x i16]* %MemBank_B_11, [900 x i16]* %MemBank_B_12, [900 x i16]* %MemBank_B_13, [900 x i16]* %MemBank_B_14, [900 x i16]* %MemBank_B_15, i6 zeroext 16, i5 zeroext 14, i5 zeroext 14, [900 x i16]* %MemBank_A_0, [900 x i16]* %MemBank_A_1, [900 x i16]* %MemBank_A_2, [900 x i16]* %MemBank_A_3, [900 x i16]* %MemBank_A_4, [900 x i16]* %MemBank_A_5, [900 x i16]* %MemBank_A_6, [900 x i16]* %MemBank_A_7, [900 x i16]* %MemBank_A_8, [900 x i16]* %MemBank_A_9, [900 x i16]* %MemBank_A_10, [900 x i16]* %MemBank_A_11, [900 x i16]* %MemBank_A_12, [900 x i16]* %MemBank_A_13, [900 x i16]* %MemBank_A_14, [900 x i16]* %MemBank_A_15)

]]></Node>
<StgValue><ssdm name="call_ln75"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="197" st_id="11" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="0" op_0_bw="0" op_1_bw="7" op_2_bw="6" op_3_bw="6" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16" op_19_bw="16" op_20_bw="16" op_21_bw="16" op_22_bw="16" op_23_bw="16" op_24_bw="16" op_25_bw="16" op_26_bw="16" op_27_bw="16" op_28_bw="16" op_29_bw="16" op_30_bw="16" op_31_bw="16" op_32_bw="16" op_33_bw="16" op_34_bw="16" op_35_bw="16" op_36_bw="0" op_37_bw="0">
<![CDATA[
:4  call fastcc void @padding2d_fix16(i7 zeroext 16, i6 zeroext 14, i6 zeroext 14, [900 x i16]* %MemBank_A_0, [900 x i16]* %MemBank_A_1, [900 x i16]* %MemBank_A_2, [900 x i16]* %MemBank_A_3, [900 x i16]* %MemBank_A_4, [900 x i16]* %MemBank_A_5, [900 x i16]* %MemBank_A_6, [900 x i16]* %MemBank_A_7, [900 x i16]* %MemBank_A_8, [900 x i16]* %MemBank_A_9, [900 x i16]* %MemBank_A_10, [900 x i16]* %MemBank_A_11, [900 x i16]* %MemBank_A_12, [900 x i16]* %MemBank_A_13, [900 x i16]* %MemBank_A_14, [900 x i16]* %MemBank_A_15, [900 x i16]* %MemBank_B_0, [900 x i16]* %MemBank_B_1, [900 x i16]* %MemBank_B_2, [900 x i16]* %MemBank_B_3, [900 x i16]* %MemBank_B_4, [900 x i16]* %MemBank_B_5, [900 x i16]* %MemBank_B_6, [900 x i16]* %MemBank_B_7, [900 x i16]* %MemBank_B_8, [900 x i16]* %MemBank_B_9, [900 x i16]* %MemBank_B_10, [900 x i16]* %MemBank_B_11, [900 x i16]* %MemBank_B_12, [900 x i16]* %MemBank_B_13, [900 x i16]* %MemBank_B_14, [900 x i16]* %MemBank_B_15)

]]></Node>
<StgValue><ssdm name="call_ln79"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="198" st_id="12" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="0" op_0_bw="0" op_1_bw="7" op_2_bw="6" op_3_bw="6" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16" op_19_bw="16" op_20_bw="16" op_21_bw="16" op_22_bw="16" op_23_bw="16" op_24_bw="16" op_25_bw="16" op_26_bw="16" op_27_bw="16" op_28_bw="16" op_29_bw="16" op_30_bw="16" op_31_bw="16" op_32_bw="16" op_33_bw="16" op_34_bw="16" op_35_bw="16" op_36_bw="0" op_37_bw="0">
<![CDATA[
:4  call fastcc void @padding2d_fix16(i7 zeroext 16, i6 zeroext 14, i6 zeroext 14, [900 x i16]* %MemBank_A_0, [900 x i16]* %MemBank_A_1, [900 x i16]* %MemBank_A_2, [900 x i16]* %MemBank_A_3, [900 x i16]* %MemBank_A_4, [900 x i16]* %MemBank_A_5, [900 x i16]* %MemBank_A_6, [900 x i16]* %MemBank_A_7, [900 x i16]* %MemBank_A_8, [900 x i16]* %MemBank_A_9, [900 x i16]* %MemBank_A_10, [900 x i16]* %MemBank_A_11, [900 x i16]* %MemBank_A_12, [900 x i16]* %MemBank_A_13, [900 x i16]* %MemBank_A_14, [900 x i16]* %MemBank_A_15, [900 x i16]* %MemBank_B_0, [900 x i16]* %MemBank_B_1, [900 x i16]* %MemBank_B_2, [900 x i16]* %MemBank_B_3, [900 x i16]* %MemBank_B_4, [900 x i16]* %MemBank_B_5, [900 x i16]* %MemBank_B_6, [900 x i16]* %MemBank_B_7, [900 x i16]* %MemBank_B_8, [900 x i16]* %MemBank_B_9, [900 x i16]* %MemBank_B_10, [900 x i16]* %MemBank_B_11, [900 x i16]* %MemBank_B_12, [900 x i16]* %MemBank_B_13, [900 x i16]* %MemBank_B_14, [900 x i16]* %MemBank_B_15)

]]></Node>
<StgValue><ssdm name="call_ln79"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="199" st_id="13" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="0" op_0_bw="0" op_1_bw="7" op_2_bw="6" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16" op_19_bw="6" op_20_bw="6" op_21_bw="16" op_22_bw="16" op_23_bw="16" op_24_bw="16" op_25_bw="16" op_26_bw="16" op_27_bw="16" op_28_bw="16" op_29_bw="16" op_30_bw="16" op_31_bw="16" op_32_bw="16" op_33_bw="16" op_34_bw="16" op_35_bw="16" op_36_bw="16" op_37_bw="16" op_38_bw="16" op_39_bw="0" op_40_bw="0">
<![CDATA[
:5  call fastcc void @depthwise_conv2d_fix.2(i7 16, i6 16, [900 x i16]* %MemBank_B_0, [900 x i16]* %MemBank_B_1, [900 x i16]* %MemBank_B_2, [900 x i16]* %MemBank_B_3, [900 x i16]* %MemBank_B_4, [900 x i16]* %MemBank_B_5, [900 x i16]* %MemBank_B_6, [900 x i16]* %MemBank_B_7, [900 x i16]* %MemBank_B_8, [900 x i16]* %MemBank_B_9, [900 x i16]* %MemBank_B_10, [900 x i16]* %MemBank_B_11, [900 x i16]* %MemBank_B_12, [900 x i16]* %MemBank_B_13, [900 x i16]* %MemBank_B_14, [900 x i16]* %MemBank_B_15, i6 14, i6 14, [900 x i16]* %MemBank_A_0, [900 x i16]* %MemBank_A_1, [900 x i16]* %MemBank_A_2, [900 x i16]* %MemBank_A_3, [900 x i16]* %MemBank_A_4, [900 x i16]* %MemBank_A_5, [900 x i16]* %MemBank_A_6, [900 x i16]* %MemBank_A_7, [900 x i16]* %MemBank_A_8, [900 x i16]* %MemBank_A_9, [900 x i16]* %MemBank_A_10, [900 x i16]* %MemBank_A_11, [900 x i16]* %MemBank_A_12, [900 x i16]* %MemBank_A_13, [900 x i16]* %MemBank_A_14, [900 x i16]* %MemBank_A_15, [16 x i16]* @SeparableConv2D_1_b_1, [144 x i16]* @SeparableConv2D_1_w_1)

]]></Node>
<StgValue><ssdm name="call_ln83"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="200" st_id="14" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="0" op_0_bw="0" op_1_bw="7" op_2_bw="6" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16" op_19_bw="6" op_20_bw="6" op_21_bw="16" op_22_bw="16" op_23_bw="16" op_24_bw="16" op_25_bw="16" op_26_bw="16" op_27_bw="16" op_28_bw="16" op_29_bw="16" op_30_bw="16" op_31_bw="16" op_32_bw="16" op_33_bw="16" op_34_bw="16" op_35_bw="16" op_36_bw="16" op_37_bw="16" op_38_bw="16" op_39_bw="0" op_40_bw="0">
<![CDATA[
:5  call fastcc void @depthwise_conv2d_fix.2(i7 16, i6 16, [900 x i16]* %MemBank_B_0, [900 x i16]* %MemBank_B_1, [900 x i16]* %MemBank_B_2, [900 x i16]* %MemBank_B_3, [900 x i16]* %MemBank_B_4, [900 x i16]* %MemBank_B_5, [900 x i16]* %MemBank_B_6, [900 x i16]* %MemBank_B_7, [900 x i16]* %MemBank_B_8, [900 x i16]* %MemBank_B_9, [900 x i16]* %MemBank_B_10, [900 x i16]* %MemBank_B_11, [900 x i16]* %MemBank_B_12, [900 x i16]* %MemBank_B_13, [900 x i16]* %MemBank_B_14, [900 x i16]* %MemBank_B_15, i6 14, i6 14, [900 x i16]* %MemBank_A_0, [900 x i16]* %MemBank_A_1, [900 x i16]* %MemBank_A_2, [900 x i16]* %MemBank_A_3, [900 x i16]* %MemBank_A_4, [900 x i16]* %MemBank_A_5, [900 x i16]* %MemBank_A_6, [900 x i16]* %MemBank_A_7, [900 x i16]* %MemBank_A_8, [900 x i16]* %MemBank_A_9, [900 x i16]* %MemBank_A_10, [900 x i16]* %MemBank_A_11, [900 x i16]* %MemBank_A_12, [900 x i16]* %MemBank_A_13, [900 x i16]* %MemBank_A_14, [900 x i16]* %MemBank_A_15, [16 x i16]* @SeparableConv2D_1_b_1, [144 x i16]* @SeparableConv2D_1_w_1)

]]></Node>
<StgValue><ssdm name="call_ln83"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="201" st_id="15" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16" op_19_bw="16" op_20_bw="16" op_21_bw="16" op_22_bw="16" op_23_bw="16" op_24_bw="16" op_25_bw="16" op_26_bw="16" op_27_bw="16" op_28_bw="13" op_29_bw="15" op_30_bw="0" op_31_bw="0">
<![CDATA[
:6  call fastcc void @pointwise_conv2d_fix.1([900 x i16]* %MemBank_A_0, [900 x i16]* %MemBank_A_1, [900 x i16]* %MemBank_A_2, [900 x i16]* %MemBank_A_3, [900 x i16]* %MemBank_A_4, [900 x i16]* %MemBank_A_5, [900 x i16]* %MemBank_A_6, [900 x i16]* %MemBank_A_7, [900 x i16]* %MemBank_A_8, [900 x i16]* %MemBank_A_9, [900 x i16]* %MemBank_A_10, [900 x i16]* %MemBank_A_11, [900 x i16]* %MemBank_A_12, [900 x i16]* %MemBank_A_13, [900 x i16]* %MemBank_A_14, [900 x i16]* %MemBank_A_15, [900 x i16]* %MemBank_B_0, [900 x i16]* %MemBank_B_1, [900 x i16]* %MemBank_B_2, [900 x i16]* %MemBank_B_3, [900 x i16]* %MemBank_B_4, [900 x i16]* %MemBank_B_5, [900 x i16]* %MemBank_B_6, [900 x i16]* %MemBank_B_7, [900 x i16]* %MemBank_B_8, [900 x i16]* %MemBank_B_9, [900 x i16]* %MemBank_B_15)

]]></Node>
<StgValue><ssdm name="call_ln88"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="202" st_id="16" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16" op_19_bw="16" op_20_bw="16" op_21_bw="16" op_22_bw="16" op_23_bw="16" op_24_bw="16" op_25_bw="16" op_26_bw="16" op_27_bw="16" op_28_bw="13" op_29_bw="15" op_30_bw="0" op_31_bw="0">
<![CDATA[
:6  call fastcc void @pointwise_conv2d_fix.1([900 x i16]* %MemBank_A_0, [900 x i16]* %MemBank_A_1, [900 x i16]* %MemBank_A_2, [900 x i16]* %MemBank_A_3, [900 x i16]* %MemBank_A_4, [900 x i16]* %MemBank_A_5, [900 x i16]* %MemBank_A_6, [900 x i16]* %MemBank_A_7, [900 x i16]* %MemBank_A_8, [900 x i16]* %MemBank_A_9, [900 x i16]* %MemBank_A_10, [900 x i16]* %MemBank_A_11, [900 x i16]* %MemBank_A_12, [900 x i16]* %MemBank_A_13, [900 x i16]* %MemBank_A_14, [900 x i16]* %MemBank_A_15, [900 x i16]* %MemBank_B_0, [900 x i16]* %MemBank_B_1, [900 x i16]* %MemBank_B_2, [900 x i16]* %MemBank_B_3, [900 x i16]* %MemBank_B_4, [900 x i16]* %MemBank_B_5, [900 x i16]* %MemBank_B_6, [900 x i16]* %MemBank_B_7, [900 x i16]* %MemBank_B_8, [900 x i16]* %MemBank_B_9, [900 x i16]* %MemBank_B_15)

]]></Node>
<StgValue><ssdm name="call_ln88"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="203" st_id="17" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="0" op_0_bw="0" op_1_bw="7" op_2_bw="6" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16" op_19_bw="6" op_20_bw="5" op_21_bw="5" op_22_bw="16" op_23_bw="16" op_24_bw="16" op_25_bw="16" op_26_bw="16" op_27_bw="16" op_28_bw="16" op_29_bw="16" op_30_bw="16" op_31_bw="16" op_32_bw="16" op_33_bw="16" op_34_bw="16" op_35_bw="16" op_36_bw="16" op_37_bw="16" op_38_bw="0" op_39_bw="0">
<![CDATA[
:7  call fastcc void @max_pooling2d_fix16(i7 zeroext 14, i6 zeroext 14, [900 x i16]* %MemBank_B_0, [900 x i16]* %MemBank_B_1, [900 x i16]* %MemBank_B_2, [900 x i16]* %MemBank_B_3, [900 x i16]* %MemBank_B_4, [900 x i16]* %MemBank_B_5, [900 x i16]* %MemBank_B_6, [900 x i16]* %MemBank_B_7, [900 x i16]* %MemBank_B_8, [900 x i16]* %MemBank_B_9, [900 x i16]* %MemBank_B_10, [900 x i16]* %MemBank_B_11, [900 x i16]* %MemBank_B_12, [900 x i16]* %MemBank_B_13, [900 x i16]* %MemBank_B_14, [900 x i16]* %MemBank_B_15, i6 zeroext 8, i5 zeroext 7, i5 zeroext 7, [900 x i16]* %MemBank_A_0, [900 x i16]* %MemBank_A_1, [900 x i16]* %MemBank_A_2, [900 x i16]* %MemBank_A_3, [900 x i16]* %MemBank_A_4, [900 x i16]* %MemBank_A_5, [900 x i16]* %MemBank_A_6, [900 x i16]* %MemBank_A_7, [900 x i16]* %MemBank_A_8, [900 x i16]* %MemBank_A_9, [900 x i16]* %MemBank_A_10, [900 x i16]* %MemBank_A_11, [900 x i16]* %MemBank_A_12, [900 x i16]* %MemBank_A_13, [900 x i16]* %MemBank_A_14, [900 x i16]* %MemBank_A_15)

]]></Node>
<StgValue><ssdm name="call_ln93"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="204" st_id="18" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="0" op_0_bw="0" op_1_bw="7" op_2_bw="6" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16" op_19_bw="6" op_20_bw="5" op_21_bw="5" op_22_bw="16" op_23_bw="16" op_24_bw="16" op_25_bw="16" op_26_bw="16" op_27_bw="16" op_28_bw="16" op_29_bw="16" op_30_bw="16" op_31_bw="16" op_32_bw="16" op_33_bw="16" op_34_bw="16" op_35_bw="16" op_36_bw="16" op_37_bw="16" op_38_bw="0" op_39_bw="0">
<![CDATA[
:7  call fastcc void @max_pooling2d_fix16(i7 zeroext 14, i6 zeroext 14, [900 x i16]* %MemBank_B_0, [900 x i16]* %MemBank_B_1, [900 x i16]* %MemBank_B_2, [900 x i16]* %MemBank_B_3, [900 x i16]* %MemBank_B_4, [900 x i16]* %MemBank_B_5, [900 x i16]* %MemBank_B_6, [900 x i16]* %MemBank_B_7, [900 x i16]* %MemBank_B_8, [900 x i16]* %MemBank_B_9, [900 x i16]* %MemBank_B_10, [900 x i16]* %MemBank_B_11, [900 x i16]* %MemBank_B_12, [900 x i16]* %MemBank_B_13, [900 x i16]* %MemBank_B_14, [900 x i16]* %MemBank_B_15, i6 zeroext 8, i5 zeroext 7, i5 zeroext 7, [900 x i16]* %MemBank_A_0, [900 x i16]* %MemBank_A_1, [900 x i16]* %MemBank_A_2, [900 x i16]* %MemBank_A_3, [900 x i16]* %MemBank_A_4, [900 x i16]* %MemBank_A_5, [900 x i16]* %MemBank_A_6, [900 x i16]* %MemBank_A_7, [900 x i16]* %MemBank_A_8, [900 x i16]* %MemBank_A_9, [900 x i16]* %MemBank_A_10, [900 x i16]* %MemBank_A_11, [900 x i16]* %MemBank_A_12, [900 x i16]* %MemBank_A_13, [900 x i16]* %MemBank_A_14, [900 x i16]* %MemBank_A_15)

]]></Node>
<StgValue><ssdm name="call_ln93"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="205" st_id="19" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="0" op_0_bw="0" op_1_bw="7" op_2_bw="6" op_3_bw="6" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16" op_19_bw="16" op_20_bw="16" op_21_bw="16" op_22_bw="16" op_23_bw="16" op_24_bw="16" op_25_bw="16" op_26_bw="16" op_27_bw="16" op_28_bw="16" op_29_bw="16" op_30_bw="16" op_31_bw="16" op_32_bw="16" op_33_bw="16" op_34_bw="16" op_35_bw="16" op_36_bw="0" op_37_bw="0">
<![CDATA[
:8  call fastcc void @padding2d_fix16(i7 zeroext 8, i6 zeroext 7, i6 zeroext 7, [900 x i16]* %MemBank_A_0, [900 x i16]* %MemBank_A_1, [900 x i16]* %MemBank_A_2, [900 x i16]* %MemBank_A_3, [900 x i16]* %MemBank_A_4, [900 x i16]* %MemBank_A_5, [900 x i16]* %MemBank_A_6, [900 x i16]* %MemBank_A_7, [900 x i16]* %MemBank_A_8, [900 x i16]* %MemBank_A_9, [900 x i16]* %MemBank_A_10, [900 x i16]* %MemBank_A_11, [900 x i16]* %MemBank_A_12, [900 x i16]* %MemBank_A_13, [900 x i16]* %MemBank_A_14, [900 x i16]* %MemBank_A_15, [900 x i16]* %MemBank_B_0, [900 x i16]* %MemBank_B_1, [900 x i16]* %MemBank_B_2, [900 x i16]* %MemBank_B_3, [900 x i16]* %MemBank_B_4, [900 x i16]* %MemBank_B_5, [900 x i16]* %MemBank_B_6, [900 x i16]* %MemBank_B_7, [900 x i16]* %MemBank_B_8, [900 x i16]* %MemBank_B_9, [900 x i16]* %MemBank_B_10, [900 x i16]* %MemBank_B_11, [900 x i16]* %MemBank_B_12, [900 x i16]* %MemBank_B_13, [900 x i16]* %MemBank_B_14, [900 x i16]* %MemBank_B_15)

]]></Node>
<StgValue><ssdm name="call_ln97"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="206" st_id="20" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="0" op_0_bw="0" op_1_bw="7" op_2_bw="6" op_3_bw="6" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16" op_19_bw="16" op_20_bw="16" op_21_bw="16" op_22_bw="16" op_23_bw="16" op_24_bw="16" op_25_bw="16" op_26_bw="16" op_27_bw="16" op_28_bw="16" op_29_bw="16" op_30_bw="16" op_31_bw="16" op_32_bw="16" op_33_bw="16" op_34_bw="16" op_35_bw="16" op_36_bw="0" op_37_bw="0">
<![CDATA[
:8  call fastcc void @padding2d_fix16(i7 zeroext 8, i6 zeroext 7, i6 zeroext 7, [900 x i16]* %MemBank_A_0, [900 x i16]* %MemBank_A_1, [900 x i16]* %MemBank_A_2, [900 x i16]* %MemBank_A_3, [900 x i16]* %MemBank_A_4, [900 x i16]* %MemBank_A_5, [900 x i16]* %MemBank_A_6, [900 x i16]* %MemBank_A_7, [900 x i16]* %MemBank_A_8, [900 x i16]* %MemBank_A_9, [900 x i16]* %MemBank_A_10, [900 x i16]* %MemBank_A_11, [900 x i16]* %MemBank_A_12, [900 x i16]* %MemBank_A_13, [900 x i16]* %MemBank_A_14, [900 x i16]* %MemBank_A_15, [900 x i16]* %MemBank_B_0, [900 x i16]* %MemBank_B_1, [900 x i16]* %MemBank_B_2, [900 x i16]* %MemBank_B_3, [900 x i16]* %MemBank_B_4, [900 x i16]* %MemBank_B_5, [900 x i16]* %MemBank_B_6, [900 x i16]* %MemBank_B_7, [900 x i16]* %MemBank_B_8, [900 x i16]* %MemBank_B_9, [900 x i16]* %MemBank_B_10, [900 x i16]* %MemBank_B_11, [900 x i16]* %MemBank_B_12, [900 x i16]* %MemBank_B_13, [900 x i16]* %MemBank_B_14, [900 x i16]* %MemBank_B_15)

]]></Node>
<StgValue><ssdm name="call_ln97"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="207" st_id="21" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="0" op_0_bw="0" op_1_bw="6" op_2_bw="6" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16" op_19_bw="5" op_20_bw="5" op_21_bw="16" op_22_bw="16" op_23_bw="16" op_24_bw="16" op_25_bw="16" op_26_bw="16" op_27_bw="16" op_28_bw="16" op_29_bw="16" op_30_bw="16" op_31_bw="16" op_32_bw="16" op_33_bw="16" op_34_bw="16" op_35_bw="16" op_36_bw="16" op_37_bw="16" op_38_bw="16" op_39_bw="0" op_40_bw="0">
<![CDATA[
:9  call fastcc void @depthwise_conv2d_fix.1(i6 9, i6 9, [900 x i16]* %MemBank_B_0, [900 x i16]* %MemBank_B_1, [900 x i16]* %MemBank_B_2, [900 x i16]* %MemBank_B_3, [900 x i16]* %MemBank_B_4, [900 x i16]* %MemBank_B_5, [900 x i16]* %MemBank_B_6, [900 x i16]* %MemBank_B_7, [900 x i16]* %MemBank_B_8, [900 x i16]* %MemBank_B_9, [900 x i16]* %MemBank_B_10, [900 x i16]* %MemBank_B_11, [900 x i16]* %MemBank_B_12, [900 x i16]* %MemBank_B_13, [900 x i16]* %MemBank_B_14, [900 x i16]* %MemBank_B_15, i5 7, i5 7, [900 x i16]* %MemBank_A_0, [900 x i16]* %MemBank_A_1, [900 x i16]* %MemBank_A_2, [900 x i16]* %MemBank_A_3, [900 x i16]* %MemBank_A_4, [900 x i16]* %MemBank_A_5, [900 x i16]* %MemBank_A_6, [900 x i16]* %MemBank_A_7, [900 x i16]* %MemBank_A_8, [900 x i16]* %MemBank_A_9, [900 x i16]* %MemBank_A_10, [900 x i16]* %MemBank_A_11, [900 x i16]* %MemBank_A_12, [900 x i16]* %MemBank_A_13, [900 x i16]* %MemBank_A_14, [900 x i16]* %MemBank_A_15, [8 x i16]* @SeparableConv2D_2_b_1, [72 x i16]* @SeparableConv2D_2_w_1)

]]></Node>
<StgValue><ssdm name="call_ln101"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="208" st_id="22" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="0" op_0_bw="0" op_1_bw="6" op_2_bw="6" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16" op_19_bw="5" op_20_bw="5" op_21_bw="16" op_22_bw="16" op_23_bw="16" op_24_bw="16" op_25_bw="16" op_26_bw="16" op_27_bw="16" op_28_bw="16" op_29_bw="16" op_30_bw="16" op_31_bw="16" op_32_bw="16" op_33_bw="16" op_34_bw="16" op_35_bw="16" op_36_bw="16" op_37_bw="16" op_38_bw="16" op_39_bw="0" op_40_bw="0">
<![CDATA[
:9  call fastcc void @depthwise_conv2d_fix.1(i6 9, i6 9, [900 x i16]* %MemBank_B_0, [900 x i16]* %MemBank_B_1, [900 x i16]* %MemBank_B_2, [900 x i16]* %MemBank_B_3, [900 x i16]* %MemBank_B_4, [900 x i16]* %MemBank_B_5, [900 x i16]* %MemBank_B_6, [900 x i16]* %MemBank_B_7, [900 x i16]* %MemBank_B_8, [900 x i16]* %MemBank_B_9, [900 x i16]* %MemBank_B_10, [900 x i16]* %MemBank_B_11, [900 x i16]* %MemBank_B_12, [900 x i16]* %MemBank_B_13, [900 x i16]* %MemBank_B_14, [900 x i16]* %MemBank_B_15, i5 7, i5 7, [900 x i16]* %MemBank_A_0, [900 x i16]* %MemBank_A_1, [900 x i16]* %MemBank_A_2, [900 x i16]* %MemBank_A_3, [900 x i16]* %MemBank_A_4, [900 x i16]* %MemBank_A_5, [900 x i16]* %MemBank_A_6, [900 x i16]* %MemBank_A_7, [900 x i16]* %MemBank_A_8, [900 x i16]* %MemBank_A_9, [900 x i16]* %MemBank_A_10, [900 x i16]* %MemBank_A_11, [900 x i16]* %MemBank_A_12, [900 x i16]* %MemBank_A_13, [900 x i16]* %MemBank_A_14, [900 x i16]* %MemBank_A_15, [8 x i16]* @SeparableConv2D_2_b_1, [72 x i16]* @SeparableConv2D_2_w_1)

]]></Node>
<StgValue><ssdm name="call_ln101"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="209" st_id="23" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16" op_19_bw="16" op_20_bw="16" op_21_bw="13" op_22_bw="15" op_23_bw="0" op_24_bw="0">
<![CDATA[
:10  call fastcc void @pointwise_conv2d_fix.2([900 x i16]* %MemBank_A_0, [900 x i16]* %MemBank_A_1, [900 x i16]* %MemBank_A_2, [900 x i16]* %MemBank_A_3, [900 x i16]* %MemBank_A_4, [900 x i16]* %MemBank_A_5, [900 x i16]* %MemBank_A_6, [900 x i16]* %MemBank_A_7, [900 x i16]* %MemBank_A_8, [900 x i16]* %MemBank_A_9, [900 x i16]* %MemBank_A_10, [900 x i16]* %MemBank_A_11, [900 x i16]* %MemBank_A_12, [900 x i16]* %MemBank_A_13, [900 x i16]* %MemBank_A_14, [900 x i16]* %MemBank_A_15, [900 x i16]* %MemBank_B_0, [900 x i16]* %MemBank_B_1, [900 x i16]* %MemBank_B_2, [900 x i16]* %MemBank_B_15)

]]></Node>
<StgValue><ssdm name="call_ln106"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="210" st_id="24" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16" op_19_bw="16" op_20_bw="16" op_21_bw="13" op_22_bw="15" op_23_bw="0" op_24_bw="0">
<![CDATA[
:10  call fastcc void @pointwise_conv2d_fix.2([900 x i16]* %MemBank_A_0, [900 x i16]* %MemBank_A_1, [900 x i16]* %MemBank_A_2, [900 x i16]* %MemBank_A_3, [900 x i16]* %MemBank_A_4, [900 x i16]* %MemBank_A_5, [900 x i16]* %MemBank_A_6, [900 x i16]* %MemBank_A_7, [900 x i16]* %MemBank_A_8, [900 x i16]* %MemBank_A_9, [900 x i16]* %MemBank_A_10, [900 x i16]* %MemBank_A_11, [900 x i16]* %MemBank_A_12, [900 x i16]* %MemBank_A_13, [900 x i16]* %MemBank_A_14, [900 x i16]* %MemBank_A_15, [900 x i16]* %MemBank_B_0, [900 x i16]* %MemBank_B_1, [900 x i16]* %MemBank_B_2, [900 x i16]* %MemBank_B_15)

]]></Node>
<StgValue><ssdm name="call_ln106"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="211" st_id="25" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="0" op_0_bw="0" op_1_bw="5" op_2_bw="5" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16" op_19_bw="6" op_20_bw="6" op_21_bw="6" op_22_bw="16" op_23_bw="16" op_24_bw="16" op_25_bw="16" op_26_bw="16" op_27_bw="16" op_28_bw="16" op_29_bw="16" op_30_bw="16" op_31_bw="16" op_32_bw="16" op_33_bw="16" op_34_bw="16" op_35_bw="16" op_36_bw="16" op_37_bw="16" op_38_bw="0" op_39_bw="0">
<![CDATA[
:11  call fastcc void @up_sampling2d_fix16(i5 zeroext 7, i5 zeroext 7, [900 x i16]* %MemBank_B_0, [900 x i16]* %MemBank_B_1, [900 x i16]* %MemBank_B_2, [900 x i16]* %MemBank_B_3, [900 x i16]* %MemBank_B_4, [900 x i16]* %MemBank_B_5, [900 x i16]* %MemBank_B_6, [900 x i16]* %MemBank_B_7, [900 x i16]* %MemBank_B_8, [900 x i16]* %MemBank_B_9, [900 x i16]* %MemBank_B_10, [900 x i16]* %MemBank_B_11, [900 x i16]* %MemBank_B_12, [900 x i16]* %MemBank_B_13, [900 x i16]* %MemBank_B_14, [900 x i16]* %MemBank_B_15, i6 zeroext 8, i6 zeroext 14, i6 zeroext 14, [900 x i16]* %MemBank_A_0, [900 x i16]* %MemBank_A_1, [900 x i16]* %MemBank_A_2, [900 x i16]* %MemBank_A_3, [900 x i16]* %MemBank_A_4, [900 x i16]* %MemBank_A_5, [900 x i16]* %MemBank_A_6, [900 x i16]* %MemBank_A_7, [900 x i16]* %MemBank_A_8, [900 x i16]* %MemBank_A_9, [900 x i16]* %MemBank_A_10, [900 x i16]* %MemBank_A_11, [900 x i16]* %MemBank_A_12, [900 x i16]* %MemBank_A_13, [900 x i16]* %MemBank_A_14, [900 x i16]* %MemBank_A_15)

]]></Node>
<StgValue><ssdm name="call_ln111"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="212" st_id="26" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="0" op_0_bw="0" op_1_bw="5" op_2_bw="5" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16" op_19_bw="6" op_20_bw="6" op_21_bw="6" op_22_bw="16" op_23_bw="16" op_24_bw="16" op_25_bw="16" op_26_bw="16" op_27_bw="16" op_28_bw="16" op_29_bw="16" op_30_bw="16" op_31_bw="16" op_32_bw="16" op_33_bw="16" op_34_bw="16" op_35_bw="16" op_36_bw="16" op_37_bw="16" op_38_bw="0" op_39_bw="0">
<![CDATA[
:11  call fastcc void @up_sampling2d_fix16(i5 zeroext 7, i5 zeroext 7, [900 x i16]* %MemBank_B_0, [900 x i16]* %MemBank_B_1, [900 x i16]* %MemBank_B_2, [900 x i16]* %MemBank_B_3, [900 x i16]* %MemBank_B_4, [900 x i16]* %MemBank_B_5, [900 x i16]* %MemBank_B_6, [900 x i16]* %MemBank_B_7, [900 x i16]* %MemBank_B_8, [900 x i16]* %MemBank_B_9, [900 x i16]* %MemBank_B_10, [900 x i16]* %MemBank_B_11, [900 x i16]* %MemBank_B_12, [900 x i16]* %MemBank_B_13, [900 x i16]* %MemBank_B_14, [900 x i16]* %MemBank_B_15, i6 zeroext 8, i6 zeroext 14, i6 zeroext 14, [900 x i16]* %MemBank_A_0, [900 x i16]* %MemBank_A_1, [900 x i16]* %MemBank_A_2, [900 x i16]* %MemBank_A_3, [900 x i16]* %MemBank_A_4, [900 x i16]* %MemBank_A_5, [900 x i16]* %MemBank_A_6, [900 x i16]* %MemBank_A_7, [900 x i16]* %MemBank_A_8, [900 x i16]* %MemBank_A_9, [900 x i16]* %MemBank_A_10, [900 x i16]* %MemBank_A_11, [900 x i16]* %MemBank_A_12, [900 x i16]* %MemBank_A_13, [900 x i16]* %MemBank_A_14, [900 x i16]* %MemBank_A_15)

]]></Node>
<StgValue><ssdm name="call_ln111"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="213" st_id="27" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="0" op_0_bw="0" op_1_bw="7" op_2_bw="6" op_3_bw="6" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16" op_19_bw="16" op_20_bw="16" op_21_bw="16" op_22_bw="16" op_23_bw="16" op_24_bw="16" op_25_bw="16" op_26_bw="16" op_27_bw="16" op_28_bw="16" op_29_bw="16" op_30_bw="16" op_31_bw="16" op_32_bw="16" op_33_bw="16" op_34_bw="16" op_35_bw="16" op_36_bw="0" op_37_bw="0">
<![CDATA[
:12  call fastcc void @padding2d_fix16(i7 zeroext 8, i6 zeroext 14, i6 zeroext 14, [900 x i16]* %MemBank_A_0, [900 x i16]* %MemBank_A_1, [900 x i16]* %MemBank_A_2, [900 x i16]* %MemBank_A_3, [900 x i16]* %MemBank_A_4, [900 x i16]* %MemBank_A_5, [900 x i16]* %MemBank_A_6, [900 x i16]* %MemBank_A_7, [900 x i16]* %MemBank_A_8, [900 x i16]* %MemBank_A_9, [900 x i16]* %MemBank_A_10, [900 x i16]* %MemBank_A_11, [900 x i16]* %MemBank_A_12, [900 x i16]* %MemBank_A_13, [900 x i16]* %MemBank_A_14, [900 x i16]* %MemBank_A_15, [900 x i16]* %MemBank_B_0, [900 x i16]* %MemBank_B_1, [900 x i16]* %MemBank_B_2, [900 x i16]* %MemBank_B_3, [900 x i16]* %MemBank_B_4, [900 x i16]* %MemBank_B_5, [900 x i16]* %MemBank_B_6, [900 x i16]* %MemBank_B_7, [900 x i16]* %MemBank_B_8, [900 x i16]* %MemBank_B_9, [900 x i16]* %MemBank_B_10, [900 x i16]* %MemBank_B_11, [900 x i16]* %MemBank_B_12, [900 x i16]* %MemBank_B_13, [900 x i16]* %MemBank_B_14, [900 x i16]* %MemBank_B_15)

]]></Node>
<StgValue><ssdm name="call_ln115"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="214" st_id="28" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="0" op_0_bw="0" op_1_bw="7" op_2_bw="6" op_3_bw="6" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16" op_19_bw="16" op_20_bw="16" op_21_bw="16" op_22_bw="16" op_23_bw="16" op_24_bw="16" op_25_bw="16" op_26_bw="16" op_27_bw="16" op_28_bw="16" op_29_bw="16" op_30_bw="16" op_31_bw="16" op_32_bw="16" op_33_bw="16" op_34_bw="16" op_35_bw="16" op_36_bw="0" op_37_bw="0">
<![CDATA[
:12  call fastcc void @padding2d_fix16(i7 zeroext 8, i6 zeroext 14, i6 zeroext 14, [900 x i16]* %MemBank_A_0, [900 x i16]* %MemBank_A_1, [900 x i16]* %MemBank_A_2, [900 x i16]* %MemBank_A_3, [900 x i16]* %MemBank_A_4, [900 x i16]* %MemBank_A_5, [900 x i16]* %MemBank_A_6, [900 x i16]* %MemBank_A_7, [900 x i16]* %MemBank_A_8, [900 x i16]* %MemBank_A_9, [900 x i16]* %MemBank_A_10, [900 x i16]* %MemBank_A_11, [900 x i16]* %MemBank_A_12, [900 x i16]* %MemBank_A_13, [900 x i16]* %MemBank_A_14, [900 x i16]* %MemBank_A_15, [900 x i16]* %MemBank_B_0, [900 x i16]* %MemBank_B_1, [900 x i16]* %MemBank_B_2, [900 x i16]* %MemBank_B_3, [900 x i16]* %MemBank_B_4, [900 x i16]* %MemBank_B_5, [900 x i16]* %MemBank_B_6, [900 x i16]* %MemBank_B_7, [900 x i16]* %MemBank_B_8, [900 x i16]* %MemBank_B_9, [900 x i16]* %MemBank_B_10, [900 x i16]* %MemBank_B_11, [900 x i16]* %MemBank_B_12, [900 x i16]* %MemBank_B_13, [900 x i16]* %MemBank_B_14, [900 x i16]* %MemBank_B_15)

]]></Node>
<StgValue><ssdm name="call_ln115"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="215" st_id="29" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="0" op_0_bw="0" op_1_bw="6" op_2_bw="6" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16" op_19_bw="5" op_20_bw="5" op_21_bw="16" op_22_bw="16" op_23_bw="16" op_24_bw="16" op_25_bw="16" op_26_bw="16" op_27_bw="16" op_28_bw="16" op_29_bw="16" op_30_bw="16" op_31_bw="16" op_32_bw="16" op_33_bw="16" op_34_bw="16" op_35_bw="16" op_36_bw="16" op_37_bw="16" op_38_bw="16" op_39_bw="0" op_40_bw="0">
<![CDATA[
:13  call fastcc void @depthwise_conv2d_fix.1(i6 16, i6 16, [900 x i16]* %MemBank_B_0, [900 x i16]* %MemBank_B_1, [900 x i16]* %MemBank_B_2, [900 x i16]* %MemBank_B_3, [900 x i16]* %MemBank_B_4, [900 x i16]* %MemBank_B_5, [900 x i16]* %MemBank_B_6, [900 x i16]* %MemBank_B_7, [900 x i16]* %MemBank_B_8, [900 x i16]* %MemBank_B_9, [900 x i16]* %MemBank_B_10, [900 x i16]* %MemBank_B_11, [900 x i16]* %MemBank_B_12, [900 x i16]* %MemBank_B_13, [900 x i16]* %MemBank_B_14, [900 x i16]* %MemBank_B_15, i5 14, i5 14, [900 x i16]* %MemBank_A_0, [900 x i16]* %MemBank_A_1, [900 x i16]* %MemBank_A_2, [900 x i16]* %MemBank_A_3, [900 x i16]* %MemBank_A_4, [900 x i16]* %MemBank_A_5, [900 x i16]* %MemBank_A_6, [900 x i16]* %MemBank_A_7, [900 x i16]* %MemBank_A_8, [900 x i16]* %MemBank_A_9, [900 x i16]* %MemBank_A_10, [900 x i16]* %MemBank_A_11, [900 x i16]* %MemBank_A_12, [900 x i16]* %MemBank_A_13, [900 x i16]* %MemBank_A_14, [900 x i16]* %MemBank_A_15, [8 x i16]* @SeparableConv2D_3_b_1, [72 x i16]* @SeparableConv2D_3_w_1)

]]></Node>
<StgValue><ssdm name="call_ln119"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="216" st_id="30" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="0" op_0_bw="0" op_1_bw="6" op_2_bw="6" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16" op_19_bw="5" op_20_bw="5" op_21_bw="16" op_22_bw="16" op_23_bw="16" op_24_bw="16" op_25_bw="16" op_26_bw="16" op_27_bw="16" op_28_bw="16" op_29_bw="16" op_30_bw="16" op_31_bw="16" op_32_bw="16" op_33_bw="16" op_34_bw="16" op_35_bw="16" op_36_bw="16" op_37_bw="16" op_38_bw="16" op_39_bw="0" op_40_bw="0">
<![CDATA[
:13  call fastcc void @depthwise_conv2d_fix.1(i6 16, i6 16, [900 x i16]* %MemBank_B_0, [900 x i16]* %MemBank_B_1, [900 x i16]* %MemBank_B_2, [900 x i16]* %MemBank_B_3, [900 x i16]* %MemBank_B_4, [900 x i16]* %MemBank_B_5, [900 x i16]* %MemBank_B_6, [900 x i16]* %MemBank_B_7, [900 x i16]* %MemBank_B_8, [900 x i16]* %MemBank_B_9, [900 x i16]* %MemBank_B_10, [900 x i16]* %MemBank_B_11, [900 x i16]* %MemBank_B_12, [900 x i16]* %MemBank_B_13, [900 x i16]* %MemBank_B_14, [900 x i16]* %MemBank_B_15, i5 14, i5 14, [900 x i16]* %MemBank_A_0, [900 x i16]* %MemBank_A_1, [900 x i16]* %MemBank_A_2, [900 x i16]* %MemBank_A_3, [900 x i16]* %MemBank_A_4, [900 x i16]* %MemBank_A_5, [900 x i16]* %MemBank_A_6, [900 x i16]* %MemBank_A_7, [900 x i16]* %MemBank_A_8, [900 x i16]* %MemBank_A_9, [900 x i16]* %MemBank_A_10, [900 x i16]* %MemBank_A_11, [900 x i16]* %MemBank_A_12, [900 x i16]* %MemBank_A_13, [900 x i16]* %MemBank_A_14, [900 x i16]* %MemBank_A_15, [8 x i16]* @SeparableConv2D_3_b_1, [72 x i16]* @SeparableConv2D_3_w_1)

]]></Node>
<StgValue><ssdm name="call_ln119"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="217" st_id="31" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16" op_19_bw="16" op_20_bw="16" op_21_bw="16" op_22_bw="16" op_23_bw="16" op_24_bw="16" op_25_bw="16" op_26_bw="16" op_27_bw="16" op_28_bw="16" op_29_bw="16" op_30_bw="16" op_31_bw="16" op_32_bw="16" op_33_bw="14" op_34_bw="15" op_35_bw="0" op_36_bw="0">
<![CDATA[
:14  call fastcc void @pointwise_conv2d_fix.3([900 x i16]* %MemBank_A_0, [900 x i16]* %MemBank_A_1, [900 x i16]* %MemBank_A_2, [900 x i16]* %MemBank_A_3, [900 x i16]* %MemBank_A_4, [900 x i16]* %MemBank_A_5, [900 x i16]* %MemBank_A_6, [900 x i16]* %MemBank_A_7, [900 x i16]* %MemBank_A_8, [900 x i16]* %MemBank_A_9, [900 x i16]* %MemBank_A_10, [900 x i16]* %MemBank_A_11, [900 x i16]* %MemBank_A_12, [900 x i16]* %MemBank_A_13, [900 x i16]* %MemBank_A_14, [900 x i16]* %MemBank_A_15, [900 x i16]* %MemBank_B_0, [900 x i16]* %MemBank_B_1, [900 x i16]* %MemBank_B_2, [900 x i16]* %MemBank_B_3, [900 x i16]* %MemBank_B_4, [900 x i16]* %MemBank_B_5, [900 x i16]* %MemBank_B_6, [900 x i16]* %MemBank_B_7, [900 x i16]* %MemBank_B_8, [900 x i16]* %MemBank_B_9, [900 x i16]* %MemBank_B_10, [900 x i16]* %MemBank_B_11, [900 x i16]* %MemBank_B_12, [900 x i16]* %MemBank_B_13, [900 x i16]* %MemBank_B_14, [900 x i16]* %MemBank_B_15)

]]></Node>
<StgValue><ssdm name="call_ln124"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="218" st_id="32" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16" op_19_bw="16" op_20_bw="16" op_21_bw="16" op_22_bw="16" op_23_bw="16" op_24_bw="16" op_25_bw="16" op_26_bw="16" op_27_bw="16" op_28_bw="16" op_29_bw="16" op_30_bw="16" op_31_bw="16" op_32_bw="16" op_33_bw="14" op_34_bw="15" op_35_bw="0" op_36_bw="0">
<![CDATA[
:14  call fastcc void @pointwise_conv2d_fix.3([900 x i16]* %MemBank_A_0, [900 x i16]* %MemBank_A_1, [900 x i16]* %MemBank_A_2, [900 x i16]* %MemBank_A_3, [900 x i16]* %MemBank_A_4, [900 x i16]* %MemBank_A_5, [900 x i16]* %MemBank_A_6, [900 x i16]* %MemBank_A_7, [900 x i16]* %MemBank_A_8, [900 x i16]* %MemBank_A_9, [900 x i16]* %MemBank_A_10, [900 x i16]* %MemBank_A_11, [900 x i16]* %MemBank_A_12, [900 x i16]* %MemBank_A_13, [900 x i16]* %MemBank_A_14, [900 x i16]* %MemBank_A_15, [900 x i16]* %MemBank_B_0, [900 x i16]* %MemBank_B_1, [900 x i16]* %MemBank_B_2, [900 x i16]* %MemBank_B_3, [900 x i16]* %MemBank_B_4, [900 x i16]* %MemBank_B_5, [900 x i16]* %MemBank_B_6, [900 x i16]* %MemBank_B_7, [900 x i16]* %MemBank_B_8, [900 x i16]* %MemBank_B_9, [900 x i16]* %MemBank_B_10, [900 x i16]* %MemBank_B_11, [900 x i16]* %MemBank_B_12, [900 x i16]* %MemBank_B_13, [900 x i16]* %MemBank_B_14, [900 x i16]* %MemBank_B_15)

]]></Node>
<StgValue><ssdm name="call_ln124"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="219" st_id="33" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="0" op_0_bw="0" op_1_bw="5" op_2_bw="5" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16" op_19_bw="6" op_20_bw="6" op_21_bw="6" op_22_bw="16" op_23_bw="16" op_24_bw="16" op_25_bw="16" op_26_bw="16" op_27_bw="16" op_28_bw="16" op_29_bw="16" op_30_bw="16" op_31_bw="16" op_32_bw="16" op_33_bw="16" op_34_bw="16" op_35_bw="16" op_36_bw="16" op_37_bw="16" op_38_bw="0" op_39_bw="0">
<![CDATA[
:15  call fastcc void @up_sampling2d_fix16(i5 zeroext 14, i5 zeroext 14, [900 x i16]* %MemBank_B_0, [900 x i16]* %MemBank_B_1, [900 x i16]* %MemBank_B_2, [900 x i16]* %MemBank_B_3, [900 x i16]* %MemBank_B_4, [900 x i16]* %MemBank_B_5, [900 x i16]* %MemBank_B_6, [900 x i16]* %MemBank_B_7, [900 x i16]* %MemBank_B_8, [900 x i16]* %MemBank_B_9, [900 x i16]* %MemBank_B_10, [900 x i16]* %MemBank_B_11, [900 x i16]* %MemBank_B_12, [900 x i16]* %MemBank_B_13, [900 x i16]* %MemBank_B_14, [900 x i16]* %MemBank_B_15, i6 zeroext 16, i6 zeroext 28, i6 zeroext 28, [900 x i16]* %MemBank_A_0, [900 x i16]* %MemBank_A_1, [900 x i16]* %MemBank_A_2, [900 x i16]* %MemBank_A_3, [900 x i16]* %MemBank_A_4, [900 x i16]* %MemBank_A_5, [900 x i16]* %MemBank_A_6, [900 x i16]* %MemBank_A_7, [900 x i16]* %MemBank_A_8, [900 x i16]* %MemBank_A_9, [900 x i16]* %MemBank_A_10, [900 x i16]* %MemBank_A_11, [900 x i16]* %MemBank_A_12, [900 x i16]* %MemBank_A_13, [900 x i16]* %MemBank_A_14, [900 x i16]* %MemBank_A_15)

]]></Node>
<StgValue><ssdm name="call_ln129"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="220" st_id="34" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="0" op_0_bw="0" op_1_bw="5" op_2_bw="5" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16" op_19_bw="6" op_20_bw="6" op_21_bw="6" op_22_bw="16" op_23_bw="16" op_24_bw="16" op_25_bw="16" op_26_bw="16" op_27_bw="16" op_28_bw="16" op_29_bw="16" op_30_bw="16" op_31_bw="16" op_32_bw="16" op_33_bw="16" op_34_bw="16" op_35_bw="16" op_36_bw="16" op_37_bw="16" op_38_bw="0" op_39_bw="0">
<![CDATA[
:15  call fastcc void @up_sampling2d_fix16(i5 zeroext 14, i5 zeroext 14, [900 x i16]* %MemBank_B_0, [900 x i16]* %MemBank_B_1, [900 x i16]* %MemBank_B_2, [900 x i16]* %MemBank_B_3, [900 x i16]* %MemBank_B_4, [900 x i16]* %MemBank_B_5, [900 x i16]* %MemBank_B_6, [900 x i16]* %MemBank_B_7, [900 x i16]* %MemBank_B_8, [900 x i16]* %MemBank_B_9, [900 x i16]* %MemBank_B_10, [900 x i16]* %MemBank_B_11, [900 x i16]* %MemBank_B_12, [900 x i16]* %MemBank_B_13, [900 x i16]* %MemBank_B_14, [900 x i16]* %MemBank_B_15, i6 zeroext 16, i6 zeroext 28, i6 zeroext 28, [900 x i16]* %MemBank_A_0, [900 x i16]* %MemBank_A_1, [900 x i16]* %MemBank_A_2, [900 x i16]* %MemBank_A_3, [900 x i16]* %MemBank_A_4, [900 x i16]* %MemBank_A_5, [900 x i16]* %MemBank_A_6, [900 x i16]* %MemBank_A_7, [900 x i16]* %MemBank_A_8, [900 x i16]* %MemBank_A_9, [900 x i16]* %MemBank_A_10, [900 x i16]* %MemBank_A_11, [900 x i16]* %MemBank_A_12, [900 x i16]* %MemBank_A_13, [900 x i16]* %MemBank_A_14, [900 x i16]* %MemBank_A_15)

]]></Node>
<StgValue><ssdm name="call_ln129"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="221" st_id="35" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="0" op_0_bw="0" op_1_bw="7" op_2_bw="6" op_3_bw="6" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16" op_19_bw="16" op_20_bw="16" op_21_bw="16" op_22_bw="16" op_23_bw="16" op_24_bw="16" op_25_bw="16" op_26_bw="16" op_27_bw="16" op_28_bw="16" op_29_bw="16" op_30_bw="16" op_31_bw="16" op_32_bw="16" op_33_bw="16" op_34_bw="16" op_35_bw="16" op_36_bw="0" op_37_bw="0">
<![CDATA[
:16  call fastcc void @padding2d_fix16(i7 zeroext 16, i6 zeroext 28, i6 zeroext 28, [900 x i16]* %MemBank_A_0, [900 x i16]* %MemBank_A_1, [900 x i16]* %MemBank_A_2, [900 x i16]* %MemBank_A_3, [900 x i16]* %MemBank_A_4, [900 x i16]* %MemBank_A_5, [900 x i16]* %MemBank_A_6, [900 x i16]* %MemBank_A_7, [900 x i16]* %MemBank_A_8, [900 x i16]* %MemBank_A_9, [900 x i16]* %MemBank_A_10, [900 x i16]* %MemBank_A_11, [900 x i16]* %MemBank_A_12, [900 x i16]* %MemBank_A_13, [900 x i16]* %MemBank_A_14, [900 x i16]* %MemBank_A_15, [900 x i16]* %MemBank_B_0, [900 x i16]* %MemBank_B_1, [900 x i16]* %MemBank_B_2, [900 x i16]* %MemBank_B_3, [900 x i16]* %MemBank_B_4, [900 x i16]* %MemBank_B_5, [900 x i16]* %MemBank_B_6, [900 x i16]* %MemBank_B_7, [900 x i16]* %MemBank_B_8, [900 x i16]* %MemBank_B_9, [900 x i16]* %MemBank_B_10, [900 x i16]* %MemBank_B_11, [900 x i16]* %MemBank_B_12, [900 x i16]* %MemBank_B_13, [900 x i16]* %MemBank_B_14, [900 x i16]* %MemBank_B_15)

]]></Node>
<StgValue><ssdm name="call_ln133"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="222" st_id="36" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="0" op_0_bw="0" op_1_bw="7" op_2_bw="6" op_3_bw="6" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16" op_19_bw="16" op_20_bw="16" op_21_bw="16" op_22_bw="16" op_23_bw="16" op_24_bw="16" op_25_bw="16" op_26_bw="16" op_27_bw="16" op_28_bw="16" op_29_bw="16" op_30_bw="16" op_31_bw="16" op_32_bw="16" op_33_bw="16" op_34_bw="16" op_35_bw="16" op_36_bw="0" op_37_bw="0">
<![CDATA[
:16  call fastcc void @padding2d_fix16(i7 zeroext 16, i6 zeroext 28, i6 zeroext 28, [900 x i16]* %MemBank_A_0, [900 x i16]* %MemBank_A_1, [900 x i16]* %MemBank_A_2, [900 x i16]* %MemBank_A_3, [900 x i16]* %MemBank_A_4, [900 x i16]* %MemBank_A_5, [900 x i16]* %MemBank_A_6, [900 x i16]* %MemBank_A_7, [900 x i16]* %MemBank_A_8, [900 x i16]* %MemBank_A_9, [900 x i16]* %MemBank_A_10, [900 x i16]* %MemBank_A_11, [900 x i16]* %MemBank_A_12, [900 x i16]* %MemBank_A_13, [900 x i16]* %MemBank_A_14, [900 x i16]* %MemBank_A_15, [900 x i16]* %MemBank_B_0, [900 x i16]* %MemBank_B_1, [900 x i16]* %MemBank_B_2, [900 x i16]* %MemBank_B_3, [900 x i16]* %MemBank_B_4, [900 x i16]* %MemBank_B_5, [900 x i16]* %MemBank_B_6, [900 x i16]* %MemBank_B_7, [900 x i16]* %MemBank_B_8, [900 x i16]* %MemBank_B_9, [900 x i16]* %MemBank_B_10, [900 x i16]* %MemBank_B_11, [900 x i16]* %MemBank_B_12, [900 x i16]* %MemBank_B_13, [900 x i16]* %MemBank_B_14, [900 x i16]* %MemBank_B_15)

]]></Node>
<StgValue><ssdm name="call_ln133"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="223" st_id="37" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="0" op_0_bw="0" op_1_bw="7" op_2_bw="6" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16" op_19_bw="6" op_20_bw="6" op_21_bw="16" op_22_bw="16" op_23_bw="16" op_24_bw="16" op_25_bw="16" op_26_bw="16" op_27_bw="16" op_28_bw="16" op_29_bw="16" op_30_bw="16" op_31_bw="16" op_32_bw="16" op_33_bw="16" op_34_bw="16" op_35_bw="16" op_36_bw="16" op_37_bw="16" op_38_bw="16" op_39_bw="0" op_40_bw="0">
<![CDATA[
:17  call fastcc void @depthwise_conv2d_fix.2(i7 30, i6 30, [900 x i16]* %MemBank_B_0, [900 x i16]* %MemBank_B_1, [900 x i16]* %MemBank_B_2, [900 x i16]* %MemBank_B_3, [900 x i16]* %MemBank_B_4, [900 x i16]* %MemBank_B_5, [900 x i16]* %MemBank_B_6, [900 x i16]* %MemBank_B_7, [900 x i16]* %MemBank_B_8, [900 x i16]* %MemBank_B_9, [900 x i16]* %MemBank_B_10, [900 x i16]* %MemBank_B_11, [900 x i16]* %MemBank_B_12, [900 x i16]* %MemBank_B_13, [900 x i16]* %MemBank_B_14, [900 x i16]* %MemBank_B_15, i6 28, i6 28, [900 x i16]* %MemBank_A_0, [900 x i16]* %MemBank_A_1, [900 x i16]* %MemBank_A_2, [900 x i16]* %MemBank_A_3, [900 x i16]* %MemBank_A_4, [900 x i16]* %MemBank_A_5, [900 x i16]* %MemBank_A_6, [900 x i16]* %MemBank_A_7, [900 x i16]* %MemBank_A_8, [900 x i16]* %MemBank_A_9, [900 x i16]* %MemBank_A_10, [900 x i16]* %MemBank_A_11, [900 x i16]* %MemBank_A_12, [900 x i16]* %MemBank_A_13, [900 x i16]* %MemBank_A_14, [900 x i16]* %MemBank_A_15, [16 x i16]* @SeparableConv2D_4_b_s, [144 x i16]* @SeparableConv2D_4_w_s)

]]></Node>
<StgValue><ssdm name="call_ln137"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="224" st_id="38" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="0" op_0_bw="0" op_1_bw="7" op_2_bw="6" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16" op_19_bw="6" op_20_bw="6" op_21_bw="16" op_22_bw="16" op_23_bw="16" op_24_bw="16" op_25_bw="16" op_26_bw="16" op_27_bw="16" op_28_bw="16" op_29_bw="16" op_30_bw="16" op_31_bw="16" op_32_bw="16" op_33_bw="16" op_34_bw="16" op_35_bw="16" op_36_bw="16" op_37_bw="16" op_38_bw="16" op_39_bw="0" op_40_bw="0">
<![CDATA[
:17  call fastcc void @depthwise_conv2d_fix.2(i7 30, i6 30, [900 x i16]* %MemBank_B_0, [900 x i16]* %MemBank_B_1, [900 x i16]* %MemBank_B_2, [900 x i16]* %MemBank_B_3, [900 x i16]* %MemBank_B_4, [900 x i16]* %MemBank_B_5, [900 x i16]* %MemBank_B_6, [900 x i16]* %MemBank_B_7, [900 x i16]* %MemBank_B_8, [900 x i16]* %MemBank_B_9, [900 x i16]* %MemBank_B_10, [900 x i16]* %MemBank_B_11, [900 x i16]* %MemBank_B_12, [900 x i16]* %MemBank_B_13, [900 x i16]* %MemBank_B_14, [900 x i16]* %MemBank_B_15, i6 28, i6 28, [900 x i16]* %MemBank_A_0, [900 x i16]* %MemBank_A_1, [900 x i16]* %MemBank_A_2, [900 x i16]* %MemBank_A_3, [900 x i16]* %MemBank_A_4, [900 x i16]* %MemBank_A_5, [900 x i16]* %MemBank_A_6, [900 x i16]* %MemBank_A_7, [900 x i16]* %MemBank_A_8, [900 x i16]* %MemBank_A_9, [900 x i16]* %MemBank_A_10, [900 x i16]* %MemBank_A_11, [900 x i16]* %MemBank_A_12, [900 x i16]* %MemBank_A_13, [900 x i16]* %MemBank_A_14, [900 x i16]* %MemBank_A_15, [16 x i16]* @SeparableConv2D_4_b_s, [144 x i16]* @SeparableConv2D_4_w_s)

]]></Node>
<StgValue><ssdm name="call_ln137"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="225" st_id="39" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16" op_19_bw="16" op_20_bw="16" op_21_bw="16" op_22_bw="16" op_23_bw="16" op_24_bw="16" op_25_bw="16" op_26_bw="16" op_27_bw="16" op_28_bw="0" op_29_bw="0">
<![CDATA[
:18  call fastcc void @pointwise_conv2d_fix.4([900 x i16]* %MemBank_A_0, [900 x i16]* %MemBank_A_1, [900 x i16]* %MemBank_A_2, [900 x i16]* %MemBank_A_3, [900 x i16]* %MemBank_A_4, [900 x i16]* %MemBank_A_5, [900 x i16]* %MemBank_A_6, [900 x i16]* %MemBank_A_7, [900 x i16]* %MemBank_A_8, [900 x i16]* %MemBank_A_9, [900 x i16]* %MemBank_A_10, [900 x i16]* %MemBank_A_11, [900 x i16]* %MemBank_A_12, [900 x i16]* %MemBank_A_13, [900 x i16]* %MemBank_A_14, [900 x i16]* %MemBank_A_15, [900 x i16]* %MemBank_B_0, [900 x i16]* %MemBank_B_1, [900 x i16]* %MemBank_B_2, [900 x i16]* %MemBank_B_3, [900 x i16]* %MemBank_B_4, [900 x i16]* %MemBank_B_5, [900 x i16]* %MemBank_B_6, [900 x i16]* %MemBank_B_7, [900 x i16]* %MemBank_B_8, [900 x i16]* %MemBank_B_9, [900 x i16]* %MemBank_B_15)

]]></Node>
<StgValue><ssdm name="call_ln142"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="226" st_id="40" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16" op_19_bw="16" op_20_bw="16" op_21_bw="16" op_22_bw="16" op_23_bw="16" op_24_bw="16" op_25_bw="16" op_26_bw="16" op_27_bw="16" op_28_bw="0" op_29_bw="0">
<![CDATA[
:18  call fastcc void @pointwise_conv2d_fix.4([900 x i16]* %MemBank_A_0, [900 x i16]* %MemBank_A_1, [900 x i16]* %MemBank_A_2, [900 x i16]* %MemBank_A_3, [900 x i16]* %MemBank_A_4, [900 x i16]* %MemBank_A_5, [900 x i16]* %MemBank_A_6, [900 x i16]* %MemBank_A_7, [900 x i16]* %MemBank_A_8, [900 x i16]* %MemBank_A_9, [900 x i16]* %MemBank_A_10, [900 x i16]* %MemBank_A_11, [900 x i16]* %MemBank_A_12, [900 x i16]* %MemBank_A_13, [900 x i16]* %MemBank_A_14, [900 x i16]* %MemBank_A_15, [900 x i16]* %MemBank_B_0, [900 x i16]* %MemBank_B_1, [900 x i16]* %MemBank_B_2, [900 x i16]* %MemBank_B_3, [900 x i16]* %MemBank_B_4, [900 x i16]* %MemBank_B_5, [900 x i16]* %MemBank_B_6, [900 x i16]* %MemBank_B_7, [900 x i16]* %MemBank_B_8, [900 x i16]* %MemBank_B_9, [900 x i16]* %MemBank_B_15)

]]></Node>
<StgValue><ssdm name="call_ln142"/></StgValue>
</operation>

<operation id="227" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="0" op_0_bw="0">
<![CDATA[
:19  br label %1

]]></Node>
<StgValue><ssdm name="br_ln147"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="228" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="10" op_0_bw="10" op_1_bw="0" op_2_bw="10" op_3_bw="0">
<![CDATA[
:0  %i_1 = phi i10 [ 0, %0 ], [ %i_3, %hls_label_0 ]

]]></Node>
<StgValue><ssdm name="i_1"/></StgValue>
</operation>

<operation id="229" st_id="41" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
:1  %icmp_ln147 = icmp eq i10 %i_1, -240

]]></Node>
<StgValue><ssdm name="icmp_ln147"/></StgValue>
</operation>

<operation id="230" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty_102 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 784, i64 784, i64 784)

]]></Node>
<StgValue><ssdm name="empty_102"/></StgValue>
</operation>

<operation id="231" st_id="41" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:3  %i_3 = add i10 %i_1, 1

]]></Node>
<StgValue><ssdm name="i_3"/></StgValue>
</operation>

<operation id="232" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %icmp_ln147, label %.preheader.preheader, label %hls_label_0

]]></Node>
<StgValue><ssdm name="br_ln147"/></StgValue>
</operation>

<operation id="233" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="64" op_0_bw="10">
<![CDATA[
hls_label_0:2  %zext_ln149 = zext i10 %i_1 to i64

]]></Node>
<StgValue><ssdm name="zext_ln149"/></StgValue>
</operation>

<operation id="234" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:3  %MemBank_B_0_addr = getelementptr [900 x i16]* %MemBank_B_0, i64 0, i64 %zext_ln149

]]></Node>
<StgValue><ssdm name="MemBank_B_0_addr"/></StgValue>
</operation>

<operation id="235" st_id="41" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="16" op_0_bw="10">
<![CDATA[
hls_label_0:4  %MemBank_B_0_load = load i16* %MemBank_B_0_addr, align 2

]]></Node>
<StgValue><ssdm name="MemBank_B_0_load"/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="236" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_0:0  %tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str520)

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="237" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
hls_label_0:1  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str217) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln148"/></StgValue>
</operation>

<operation id="238" st_id="42" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="16" op_0_bw="10">
<![CDATA[
hls_label_0:4  %MemBank_B_0_load = load i16* %MemBank_B_0_addr, align 2

]]></Node>
<StgValue><ssdm name="MemBank_B_0_load"/></StgValue>
</operation>

<operation id="239" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:5  %MemBank_Out_addr = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 %zext_ln149

]]></Node>
<StgValue><ssdm name="MemBank_Out_addr"/></StgValue>
</operation>

<operation id="240" st_id="42" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="0" op_0_bw="16" op_1_bw="10">
<![CDATA[
hls_label_0:6  store i16 %MemBank_B_0_load, i16* %MemBank_Out_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln149"/></StgValue>
</operation>

<operation id="241" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_0:7  %empty_103 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str520, i32 %tmp)

]]></Node>
<StgValue><ssdm name="empty_103"/></StgValue>
</operation>

<operation id="242" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="225" bw="0" op_0_bw="0">
<![CDATA[
hls_label_0:8  br label %1

]]></Node>
<StgValue><ssdm name="br_ln147"/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="243" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader:0  br label %.preheader

]]></Node>
<StgValue><ssdm name="br_ln170"/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="244" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="10" op_0_bw="10" op_1_bw="0" op_2_bw="10" op_3_bw="0">
<![CDATA[
.preheader:0  %i_2 = phi i10 [ %i_4, %hls_label_1 ], [ 0, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="i_2"/></StgValue>
</operation>

<operation id="245" st_id="44" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader:1  %icmp_ln170 = icmp eq i10 %i_2, -240

]]></Node>
<StgValue><ssdm name="icmp_ln170"/></StgValue>
</operation>

<operation id="246" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader:2  %empty_104 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 784, i64 784, i64 784)

]]></Node>
<StgValue><ssdm name="empty_104"/></StgValue>
</operation>

<operation id="247" st_id="44" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader:3  %i_4 = add i10 %i_2, 1

]]></Node>
<StgValue><ssdm name="i_4"/></StgValue>
</operation>

<operation id="248" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader:4  br i1 %icmp_ln170, label %2, label %hls_label_1

]]></Node>
<StgValue><ssdm name="br_ln170"/></StgValue>
</operation>

<operation id="249" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln170" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="237" bw="64" op_0_bw="10">
<![CDATA[
hls_label_1:2  %zext_ln172 = zext i10 %i_2 to i64

]]></Node>
<StgValue><ssdm name="zext_ln172"/></StgValue>
</operation>

<operation id="250" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln170" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="238" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1:3  %MemBank_Out_addr_1 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 %zext_ln172

]]></Node>
<StgValue><ssdm name="MemBank_Out_addr_1"/></StgValue>
</operation>

<operation id="251" st_id="44" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln170" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="239" bw="16" op_0_bw="10">
<![CDATA[
hls_label_1:4  %MemBank_Out_load = load i16* %MemBank_Out_addr_1, align 2

]]></Node>
<StgValue><ssdm name="MemBank_Out_load"/></StgValue>
</operation>

<operation id="252" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln170" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="240" bw="10" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1:5  %sig_buffer_keep_V_ad_1 = getelementptr [784 x i2]* %sig_buffer_keep_V, i64 0, i64 %zext_ln172

]]></Node>
<StgValue><ssdm name="sig_buffer_keep_V_ad_1"/></StgValue>
</operation>

<operation id="253" st_id="44" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln170" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="241" bw="2" op_0_bw="10">
<![CDATA[
hls_label_1:6  %sig_buffer_keep_V_lo = load i2* %sig_buffer_keep_V_ad_1, align 2

]]></Node>
<StgValue><ssdm name="sig_buffer_keep_V_lo"/></StgValue>
</operation>

<operation id="254" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln170" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="242" bw="10" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1:7  %sig_buffer_strb_V_ad_1 = getelementptr [784 x i2]* %sig_buffer_strb_V, i64 0, i64 %zext_ln172

]]></Node>
<StgValue><ssdm name="sig_buffer_strb_V_ad_1"/></StgValue>
</operation>

<operation id="255" st_id="44" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln170" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="243" bw="2" op_0_bw="10">
<![CDATA[
hls_label_1:8  %sig_buffer_strb_V_lo = load i2* %sig_buffer_strb_V_ad_1, align 1

]]></Node>
<StgValue><ssdm name="sig_buffer_strb_V_lo"/></StgValue>
</operation>

<operation id="256" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln170" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="244" bw="10" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1:9  %sig_buffer_user_V_ad_1 = getelementptr [784 x i1]* %sig_buffer_user_V, i64 0, i64 %zext_ln172

]]></Node>
<StgValue><ssdm name="sig_buffer_user_V_ad_1"/></StgValue>
</operation>

<operation id="257" st_id="44" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln170" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="245" bw="1" op_0_bw="10">
<![CDATA[
hls_label_1:10  %sig_buffer_user_V_lo = load i1* %sig_buffer_user_V_ad_1, align 4

]]></Node>
<StgValue><ssdm name="sig_buffer_user_V_lo"/></StgValue>
</operation>

<operation id="258" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln170" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="246" bw="10" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1:11  %sig_buffer_last_V_ad_1 = getelementptr [784 x i1]* %sig_buffer_last_V, i64 0, i64 %zext_ln172

]]></Node>
<StgValue><ssdm name="sig_buffer_last_V_ad_1"/></StgValue>
</operation>

<operation id="259" st_id="44" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln170" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="247" bw="1" op_0_bw="10">
<![CDATA[
hls_label_1:12  %sig_buffer_last_V_lo = load i1* %sig_buffer_last_V_ad_1, align 1

]]></Node>
<StgValue><ssdm name="sig_buffer_last_V_lo"/></StgValue>
</operation>

<operation id="260" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln170" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="248" bw="10" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1:13  %sig_buffer_id_V_addr_1 = getelementptr [784 x i1]* %sig_buffer_id_V, i64 0, i64 %zext_ln172

]]></Node>
<StgValue><ssdm name="sig_buffer_id_V_addr_1"/></StgValue>
</operation>

<operation id="261" st_id="44" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln170" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="249" bw="1" op_0_bw="10">
<![CDATA[
hls_label_1:14  %sig_buffer_id_V_load = load i1* %sig_buffer_id_V_addr_1, align 2

]]></Node>
<StgValue><ssdm name="sig_buffer_id_V_load"/></StgValue>
</operation>

<operation id="262" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln170" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="10" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1:15  %sig_buffer_dest_V_ad_1 = getelementptr [784 x i1]* %sig_buffer_dest_V, i64 0, i64 %zext_ln172

]]></Node>
<StgValue><ssdm name="sig_buffer_dest_V_ad_1"/></StgValue>
</operation>

<operation id="263" st_id="44" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln170" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="251" bw="1" op_0_bw="10">
<![CDATA[
hls_label_1:16  %sig_buffer_dest_V_lo = load i1* %sig_buffer_dest_V_ad_1, align 1

]]></Node>
<StgValue><ssdm name="sig_buffer_dest_V_lo"/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="264" st_id="45" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln170" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="239" bw="16" op_0_bw="10">
<![CDATA[
hls_label_1:4  %MemBank_Out_load = load i16* %MemBank_Out_addr_1, align 2

]]></Node>
<StgValue><ssdm name="MemBank_Out_load"/></StgValue>
</operation>

<operation id="265" st_id="45" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln170" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="241" bw="2" op_0_bw="10">
<![CDATA[
hls_label_1:6  %sig_buffer_keep_V_lo = load i2* %sig_buffer_keep_V_ad_1, align 2

]]></Node>
<StgValue><ssdm name="sig_buffer_keep_V_lo"/></StgValue>
</operation>

<operation id="266" st_id="45" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln170" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="243" bw="2" op_0_bw="10">
<![CDATA[
hls_label_1:8  %sig_buffer_strb_V_lo = load i2* %sig_buffer_strb_V_ad_1, align 1

]]></Node>
<StgValue><ssdm name="sig_buffer_strb_V_lo"/></StgValue>
</operation>

<operation id="267" st_id="45" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln170" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="245" bw="1" op_0_bw="10">
<![CDATA[
hls_label_1:10  %sig_buffer_user_V_lo = load i1* %sig_buffer_user_V_ad_1, align 4

]]></Node>
<StgValue><ssdm name="sig_buffer_user_V_lo"/></StgValue>
</operation>

<operation id="268" st_id="45" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln170" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="247" bw="1" op_0_bw="10">
<![CDATA[
hls_label_1:12  %sig_buffer_last_V_lo = load i1* %sig_buffer_last_V_ad_1, align 1

]]></Node>
<StgValue><ssdm name="sig_buffer_last_V_lo"/></StgValue>
</operation>

<operation id="269" st_id="45" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln170" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="249" bw="1" op_0_bw="10">
<![CDATA[
hls_label_1:14  %sig_buffer_id_V_load = load i1* %sig_buffer_id_V_addr_1, align 2

]]></Node>
<StgValue><ssdm name="sig_buffer_id_V_load"/></StgValue>
</operation>

<operation id="270" st_id="45" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln170" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="251" bw="1" op_0_bw="10">
<![CDATA[
hls_label_1:16  %sig_buffer_dest_V_lo = load i1* %sig_buffer_dest_V_ad_1, align 1

]]></Node>
<StgValue><ssdm name="sig_buffer_dest_V_lo"/></StgValue>
</operation>

<operation id="271" st_id="45" stage="2" lat="2">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln170" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="252" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="2" op_3_bw="2" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="16" op_9_bw="2" op_10_bw="2" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1">
<![CDATA[
hls_label_1:17  call void @_ssdm_op_Write.axis.volatile.i16P.i2P.i2P.i1P.i1P.i1P.i1P(i16* %output_data_data_V, i2* %output_data_keep_V, i2* %output_data_strb_V, i1* %output_data_user_V, i1* %output_data_last_V, i1* %output_data_id_V, i1* %output_data_dest_V, i16 %MemBank_Out_load, i2 %sig_buffer_keep_V_lo, i2 %sig_buffer_strb_V_lo, i1 %sig_buffer_user_V_lo, i1 %sig_buffer_last_V_lo, i1 %sig_buffer_id_V_load, i1 %sig_buffer_dest_V_lo)

]]></Node>
<StgValue><ssdm name="write_ln28"/></StgValue>
</operation>
</state>

<state id="46" st_id="46">

<operation id="272" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln170" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="235" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_1:0  %tmp_s = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str621)

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="273" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln170" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="236" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
hls_label_1:1  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str217) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln171"/></StgValue>
</operation>

<operation id="274" st_id="46" stage="1" lat="2">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln170" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="252" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="2" op_3_bw="2" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="16" op_9_bw="2" op_10_bw="2" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1">
<![CDATA[
hls_label_1:17  call void @_ssdm_op_Write.axis.volatile.i16P.i2P.i2P.i1P.i1P.i1P.i1P(i16* %output_data_data_V, i2* %output_data_keep_V, i2* %output_data_strb_V, i1* %output_data_user_V, i1* %output_data_last_V, i1* %output_data_id_V, i1* %output_data_dest_V, i16 %MemBank_Out_load, i2 %sig_buffer_keep_V_lo, i2 %sig_buffer_strb_V_lo, i1 %sig_buffer_user_V_lo, i1 %sig_buffer_last_V_lo, i1 %sig_buffer_id_V_load, i1 %sig_buffer_dest_V_lo)

]]></Node>
<StgValue><ssdm name="write_ln28"/></StgValue>
</operation>

<operation id="275" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln170" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="253" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_1:18  %empty_105 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str621, i32 %tmp_s)

]]></Node>
<StgValue><ssdm name="empty_105"/></StgValue>
</operation>

<operation id="276" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln170" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="254" bw="0" op_0_bw="0">
<![CDATA[
hls_label_1:19  br label %.preheader

]]></Node>
<StgValue><ssdm name="br_ln170"/></StgValue>
</operation>
</state>

<state id="47" st_id="47">

<operation id="277" st_id="47" stage="2" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="0" op_0_bw="32">
<![CDATA[
:0  ret i32 0

]]></Node>
<StgValue><ssdm name="ret_ln181"/></StgValue>
</operation>
</state>

<state id="48" st_id="48">

<operation id="278" st_id="48" stage="1" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="0" op_0_bw="32">
<![CDATA[
:0  ret i32 0

]]></Node>
<StgValue><ssdm name="ret_ln181"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
