Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado2020.1/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto c95a9881a71d457c83278834b39d6246 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TM_behav xil_defaultlib.TM xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Xilinx/Vivado2020.1/Vivado/2020.1/examples/2020_VSP/Lab04/all/Lab04.srcs/sources_1/imports/all/counter.v" Line 8. Module counter doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Xilinx/Vivado2020.1/Vivado/2020.1/examples/2020_VSP/Lab04/all/Lab04.srcs/sources_1/imports/all/counter.v" Line 8. Module counter doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.counter
Compiling module xil_defaultlib.TM
Compiling module xil_defaultlib.glbl
Built simulation snapshot TM_behav
