{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 08 14:30:46 2018 " "Info: Processing started: Tue May 08 14:30:46 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off convert_and_display -c convert_and_display --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off convert_and_display -c convert_and_display --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "CLOCK_50 " "Info: Assuming node \"CLOCK_50\" is an undefined clock" {  } { { "convert_and_display.bdf" "" { Schematic "C:/Users/student/WilliamsonC/lab4/convert_and_display.bdf" { { 504 264 432 520 "CLOCK_50" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLOCK_50" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "2 " "Warning: Found 2 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "keyboard:inst7\|keyboard_clk_filtered " "Info: Detected ripple clock \"keyboard:inst7\|keyboard_clk_filtered\" as buffer" {  } { { "keyboard.vhd" "" { Text "c:/users/student/desktop/lab4/de2core/keyboard.vhd" 18 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "keyboard:inst7\|keyboard_clk_filtered" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "keyboard:inst7\|ready_set " "Info: Detected ripple clock \"keyboard:inst7\|ready_set\" as buffer" {  } { { "keyboard.vhd" "" { Text "c:/users/student/desktop/lab4/de2core/keyboard.vhd" 17 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "keyboard:inst7\|ready_set" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "CLOCK_50 register keyboard:inst7\|scan_code\[6\] register reg8:inst9\|state\[6\] 177.46 MHz 5.635 ns Internal " "Info: Clock \"CLOCK_50\" has Internal fmax of 177.46 MHz between source register \"keyboard:inst7\|scan_code\[6\]\" and destination register \"reg8:inst9\|state\[6\]\" (period= 5.635 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.076 ns + Longest register register " "Info: + Longest register to register delay is 1.076 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns keyboard:inst7\|scan_code\[6\] 1 REG LCFF_X45_Y9_N29 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X45_Y9_N29; Fanout = 2; REG Node = 'keyboard:inst7\|scan_code\[6\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { keyboard:inst7|scan_code[6] } "NODE_NAME" } } { "keyboard.vhd" "" { Text "c:/users/student/desktop/lab4/de2core/keyboard.vhd" 75 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.710 ns) + CELL(0.366 ns) 1.076 ns reg8:inst9\|state\[6\] 2 REG LCFF_X44_Y9_N23 1 " "Info: 2: + IC(0.710 ns) + CELL(0.366 ns) = 1.076 ns; Loc. = LCFF_X44_Y9_N23; Fanout = 1; REG Node = 'reg8:inst9\|state\[6\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.076 ns" { keyboard:inst7|scan_code[6] reg8:inst9|state[6] } "NODE_NAME" } } { "reg8.vhd" "" { Text "C:/Users/student/WilliamsonC/lab4/reg8.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.366 ns ( 34.01 % ) " "Info: Total cell delay = 0.366 ns ( 34.01 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.710 ns ( 65.99 % ) " "Info: Total interconnect delay = 0.710 ns ( 65.99 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.076 ns" { keyboard:inst7|scan_code[6] reg8:inst9|state[6] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "1.076 ns" { keyboard:inst7|scan_code[6] {} reg8:inst9|state[6] {} } { 0.000ns 0.710ns } { 0.000ns 0.366ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-4.345 ns - Smallest " "Info: - Smallest clock skew is -4.345 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 destination 2.655 ns + Shortest register " "Info: + Shortest clock path from clock \"CLOCK_50\" to destination register is 2.655 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLOCK_50 1 CLK PIN_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'CLOCK_50'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "convert_and_display.bdf" "" { Schematic "C:/Users/student/WilliamsonC/lab4/convert_and_display.bdf" { { 504 264 432 520 "CLOCK_50" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns CLOCK_50~clkctrl 2 COMB CLKCTRL_G2 43 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G2; Fanout = 43; COMB Node = 'CLOCK_50~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { CLOCK_50 CLOCK_50~clkctrl } "NODE_NAME" } } { "convert_and_display.bdf" "" { Schematic "C:/Users/student/WilliamsonC/lab4/convert_and_display.bdf" { { 504 264 432 520 "CLOCK_50" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.001 ns) + CELL(0.537 ns) 2.655 ns reg8:inst9\|state\[6\] 3 REG LCFF_X44_Y9_N23 1 " "Info: 3: + IC(1.001 ns) + CELL(0.537 ns) = 2.655 ns; Loc. = LCFF_X44_Y9_N23; Fanout = 1; REG Node = 'reg8:inst9\|state\[6\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.538 ns" { CLOCK_50~clkctrl reg8:inst9|state[6] } "NODE_NAME" } } { "reg8.vhd" "" { Text "C:/Users/student/WilliamsonC/lab4/reg8.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.85 % ) " "Info: Total cell delay = 1.536 ns ( 57.85 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.119 ns ( 42.15 % ) " "Info: Total interconnect delay = 1.119 ns ( 42.15 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.655 ns" { CLOCK_50 CLOCK_50~clkctrl reg8:inst9|state[6] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.655 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} reg8:inst9|state[6] {} } { 0.000ns 0.000ns 0.118ns 1.001ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 source 7.000 ns - Longest register " "Info: - Longest clock path from clock \"CLOCK_50\" to source register is 7.000 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLOCK_50 1 CLK PIN_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'CLOCK_50'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "convert_and_display.bdf" "" { Schematic "C:/Users/student/WilliamsonC/lab4/convert_and_display.bdf" { { 504 264 432 520 "CLOCK_50" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.823 ns) + CELL(0.787 ns) 3.609 ns keyboard:inst7\|keyboard_clk_filtered 2 REG LCFF_X41_Y11_N19 5 " "Info: 2: + IC(1.823 ns) + CELL(0.787 ns) = 3.609 ns; Loc. = LCFF_X41_Y11_N19; Fanout = 5; REG Node = 'keyboard:inst7\|keyboard_clk_filtered'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.610 ns" { CLOCK_50 keyboard:inst7|keyboard_clk_filtered } "NODE_NAME" } } { "keyboard.vhd" "" { Text "c:/users/student/desktop/lab4/de2core/keyboard.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.868 ns) + CELL(0.000 ns) 5.477 ns keyboard:inst7\|keyboard_clk_filtered~clkctrl 3 COMB CLKCTRL_G14 22 " "Info: 3: + IC(1.868 ns) + CELL(0.000 ns) = 5.477 ns; Loc. = CLKCTRL_G14; Fanout = 22; COMB Node = 'keyboard:inst7\|keyboard_clk_filtered~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.868 ns" { keyboard:inst7|keyboard_clk_filtered keyboard:inst7|keyboard_clk_filtered~clkctrl } "NODE_NAME" } } { "keyboard.vhd" "" { Text "c:/users/student/desktop/lab4/de2core/keyboard.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.986 ns) + CELL(0.537 ns) 7.000 ns keyboard:inst7\|scan_code\[6\] 4 REG LCFF_X45_Y9_N29 2 " "Info: 4: + IC(0.986 ns) + CELL(0.537 ns) = 7.000 ns; Loc. = LCFF_X45_Y9_N29; Fanout = 2; REG Node = 'keyboard:inst7\|scan_code\[6\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.523 ns" { keyboard:inst7|keyboard_clk_filtered~clkctrl keyboard:inst7|scan_code[6] } "NODE_NAME" } } { "keyboard.vhd" "" { Text "c:/users/student/desktop/lab4/de2core/keyboard.vhd" 75 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.323 ns ( 33.19 % ) " "Info: Total cell delay = 2.323 ns ( 33.19 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.677 ns ( 66.81 % ) " "Info: Total interconnect delay = 4.677 ns ( 66.81 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.000 ns" { CLOCK_50 keyboard:inst7|keyboard_clk_filtered keyboard:inst7|keyboard_clk_filtered~clkctrl keyboard:inst7|scan_code[6] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.000 ns" { CLOCK_50 {} CLOCK_50~combout {} keyboard:inst7|keyboard_clk_filtered {} keyboard:inst7|keyboard_clk_filtered~clkctrl {} keyboard:inst7|scan_code[6] {} } { 0.000ns 0.000ns 1.823ns 1.868ns 0.986ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.655 ns" { CLOCK_50 CLOCK_50~clkctrl reg8:inst9|state[6] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.655 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} reg8:inst9|state[6] {} } { 0.000ns 0.000ns 0.118ns 1.001ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.000 ns" { CLOCK_50 keyboard:inst7|keyboard_clk_filtered keyboard:inst7|keyboard_clk_filtered~clkctrl keyboard:inst7|scan_code[6] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.000 ns" { CLOCK_50 {} CLOCK_50~combout {} keyboard:inst7|keyboard_clk_filtered {} keyboard:inst7|keyboard_clk_filtered~clkctrl {} keyboard:inst7|scan_code[6] {} } { 0.000ns 0.000ns 1.823ns 1.868ns 0.986ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "keyboard.vhd" "" { Text "c:/users/student/desktop/lab4/de2core/keyboard.vhd" 75 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "reg8.vhd" "" { Text "C:/Users/student/WilliamsonC/lab4/reg8.vhd" 20 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.076 ns" { keyboard:inst7|scan_code[6] reg8:inst9|state[6] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "1.076 ns" { keyboard:inst7|scan_code[6] {} reg8:inst9|state[6] {} } { 0.000ns 0.710ns } { 0.000ns 0.366ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.655 ns" { CLOCK_50 CLOCK_50~clkctrl reg8:inst9|state[6] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.655 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} reg8:inst9|state[6] {} } { 0.000ns 0.000ns 0.118ns 1.001ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.000 ns" { CLOCK_50 keyboard:inst7|keyboard_clk_filtered keyboard:inst7|keyboard_clk_filtered~clkctrl keyboard:inst7|scan_code[6] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.000 ns" { CLOCK_50 {} CLOCK_50~combout {} keyboard:inst7|keyboard_clk_filtered {} keyboard:inst7|keyboard_clk_filtered~clkctrl {} keyboard:inst7|scan_code[6] {} } { 0.000ns 0.000ns 1.823ns 1.868ns 0.986ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "keyboard:inst7\|filter\[7\] PS2_CLK CLOCK_50 4.900 ns register " "Info: tsu for register \"keyboard:inst7\|filter\[7\]\" (data pin = \"PS2_CLK\", clock pin = \"CLOCK_50\") is 4.900 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.588 ns + Longest pin register " "Info: + Longest pin to register delay is 7.588 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.872 ns) 0.872 ns PS2_CLK 1 PIN PIN_D26 1 " "Info: 1: + IC(0.000 ns) + CELL(0.872 ns) = 0.872 ns; Loc. = PIN_D26; Fanout = 1; PIN Node = 'PS2_CLK'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { PS2_CLK } "NODE_NAME" } } { "convert_and_display.bdf" "" { Schematic "C:/Users/student/WilliamsonC/lab4/convert_and_display.bdf" { { 472 264 432 488 "PS2_CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.350 ns) + CELL(0.366 ns) 7.588 ns keyboard:inst7\|filter\[7\] 2 REG LCFF_X41_Y11_N27 2 " "Info: 2: + IC(6.350 ns) + CELL(0.366 ns) = 7.588 ns; Loc. = LCFF_X41_Y11_N27; Fanout = 2; REG Node = 'keyboard:inst7\|filter\[7\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.716 ns" { PS2_CLK keyboard:inst7|filter[7] } "NODE_NAME" } } { "keyboard.vhd" "" { Text "c:/users/student/desktop/lab4/de2core/keyboard.vhd" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.238 ns ( 16.32 % ) " "Info: Total cell delay = 1.238 ns ( 16.32 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.350 ns ( 83.68 % ) " "Info: Total interconnect delay = 6.350 ns ( 83.68 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.588 ns" { PS2_CLK keyboard:inst7|filter[7] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.588 ns" { PS2_CLK {} PS2_CLK~combout {} keyboard:inst7|filter[7] {} } { 0.000ns 0.000ns 6.350ns } { 0.000ns 0.872ns 0.366ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "keyboard.vhd" "" { Text "c:/users/student/desktop/lab4/de2core/keyboard.vhd" 32 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 destination 2.652 ns - Shortest register " "Info: - Shortest clock path from clock \"CLOCK_50\" to destination register is 2.652 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLOCK_50 1 CLK PIN_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'CLOCK_50'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "convert_and_display.bdf" "" { Schematic "C:/Users/student/WilliamsonC/lab4/convert_and_display.bdf" { { 504 264 432 520 "CLOCK_50" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns CLOCK_50~clkctrl 2 COMB CLKCTRL_G2 43 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G2; Fanout = 43; COMB Node = 'CLOCK_50~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { CLOCK_50 CLOCK_50~clkctrl } "NODE_NAME" } } { "convert_and_display.bdf" "" { Schematic "C:/Users/student/WilliamsonC/lab4/convert_and_display.bdf" { { 504 264 432 520 "CLOCK_50" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.998 ns) + CELL(0.537 ns) 2.652 ns keyboard:inst7\|filter\[7\] 3 REG LCFF_X41_Y11_N27 2 " "Info: 3: + IC(0.998 ns) + CELL(0.537 ns) = 2.652 ns; Loc. = LCFF_X41_Y11_N27; Fanout = 2; REG Node = 'keyboard:inst7\|filter\[7\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.535 ns" { CLOCK_50~clkctrl keyboard:inst7|filter[7] } "NODE_NAME" } } { "keyboard.vhd" "" { Text "c:/users/student/desktop/lab4/de2core/keyboard.vhd" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.92 % ) " "Info: Total cell delay = 1.536 ns ( 57.92 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.116 ns ( 42.08 % ) " "Info: Total interconnect delay = 1.116 ns ( 42.08 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.652 ns" { CLOCK_50 CLOCK_50~clkctrl keyboard:inst7|filter[7] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.652 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} keyboard:inst7|filter[7] {} } { 0.000ns 0.000ns 0.118ns 0.998ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.588 ns" { PS2_CLK keyboard:inst7|filter[7] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.588 ns" { PS2_CLK {} PS2_CLK~combout {} keyboard:inst7|filter[7] {} } { 0.000ns 0.000ns 6.350ns } { 0.000ns 0.872ns 0.366ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.652 ns" { CLOCK_50 CLOCK_50~clkctrl keyboard:inst7|filter[7] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.652 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} keyboard:inst7|filter[7] {} } { 0.000ns 0.000ns 0.118ns 0.998ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "CLOCK_50 LEDR\[0\] reg8:inst8\|state\[6\] 9.435 ns register " "Info: tco from clock \"CLOCK_50\" to destination pin \"LEDR\[0\]\" through register \"reg8:inst8\|state\[6\]\" is 9.435 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 source 2.655 ns + Longest register " "Info: + Longest clock path from clock \"CLOCK_50\" to source register is 2.655 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLOCK_50 1 CLK PIN_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'CLOCK_50'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "convert_and_display.bdf" "" { Schematic "C:/Users/student/WilliamsonC/lab4/convert_and_display.bdf" { { 504 264 432 520 "CLOCK_50" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns CLOCK_50~clkctrl 2 COMB CLKCTRL_G2 43 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G2; Fanout = 43; COMB Node = 'CLOCK_50~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { CLOCK_50 CLOCK_50~clkctrl } "NODE_NAME" } } { "convert_and_display.bdf" "" { Schematic "C:/Users/student/WilliamsonC/lab4/convert_and_display.bdf" { { 504 264 432 520 "CLOCK_50" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.001 ns) + CELL(0.537 ns) 2.655 ns reg8:inst8\|state\[6\] 3 REG LCFF_X45_Y9_N21 2 " "Info: 3: + IC(1.001 ns) + CELL(0.537 ns) = 2.655 ns; Loc. = LCFF_X45_Y9_N21; Fanout = 2; REG Node = 'reg8:inst8\|state\[6\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.538 ns" { CLOCK_50~clkctrl reg8:inst8|state[6] } "NODE_NAME" } } { "reg8.vhd" "" { Text "C:/Users/student/WilliamsonC/lab4/reg8.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.85 % ) " "Info: Total cell delay = 1.536 ns ( 57.85 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.119 ns ( 42.15 % ) " "Info: Total interconnect delay = 1.119 ns ( 42.15 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.655 ns" { CLOCK_50 CLOCK_50~clkctrl reg8:inst8|state[6] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.655 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} reg8:inst8|state[6] {} } { 0.000ns 0.000ns 0.118ns 1.001ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "reg8.vhd" "" { Text "C:/Users/student/WilliamsonC/lab4/reg8.vhd" 20 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.530 ns + Longest register pin " "Info: + Longest register to pin delay is 6.530 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns reg8:inst8\|state\[6\] 1 REG LCFF_X45_Y9_N21 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X45_Y9_N21; Fanout = 2; REG Node = 'reg8:inst8\|state\[6\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { reg8:inst8|state[6] } "NODE_NAME" } } { "reg8.vhd" "" { Text "C:/Users/student/WilliamsonC/lab4/reg8.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.733 ns) + CELL(0.438 ns) 1.171 ns COMPARE:inst5\|Equal0~3 2 COMB LCCOMB_X44_Y9_N22 1 " "Info: 2: + IC(0.733 ns) + CELL(0.438 ns) = 1.171 ns; Loc. = LCCOMB_X44_Y9_N22; Fanout = 1; COMB Node = 'COMPARE:inst5\|Equal0~3'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.171 ns" { reg8:inst8|state[6] COMPARE:inst5|Equal0~3 } "NODE_NAME" } } { "compare.vhd" "" { Text "C:/Users/student/WilliamsonC/lab4/compare.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.252 ns) + CELL(0.393 ns) 1.816 ns COMPARE:inst5\|Equal0~4 3 COMB LCCOMB_X44_Y9_N16 1 " "Info: 3: + IC(0.252 ns) + CELL(0.393 ns) = 1.816 ns; Loc. = LCCOMB_X44_Y9_N16; Fanout = 1; COMB Node = 'COMPARE:inst5\|Equal0~4'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.645 ns" { COMPARE:inst5|Equal0~3 COMPARE:inst5|Equal0~4 } "NODE_NAME" } } { "compare.vhd" "" { Text "C:/Users/student/WilliamsonC/lab4/compare.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.896 ns) + CELL(2.818 ns) 6.530 ns LEDR\[0\] 4 PIN PIN_AE23 0 " "Info: 4: + IC(1.896 ns) + CELL(2.818 ns) = 6.530 ns; Loc. = PIN_AE23; Fanout = 0; PIN Node = 'LEDR\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.714 ns" { COMPARE:inst5|Equal0~4 LEDR[0] } "NODE_NAME" } } { "convert_and_display.bdf" "" { Schematic "C:/Users/student/WilliamsonC/lab4/convert_and_display.bdf" { { 600 1320 1496 616 "LEDR\[0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.649 ns ( 55.88 % ) " "Info: Total cell delay = 3.649 ns ( 55.88 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.881 ns ( 44.12 % ) " "Info: Total interconnect delay = 2.881 ns ( 44.12 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.530 ns" { reg8:inst8|state[6] COMPARE:inst5|Equal0~3 COMPARE:inst5|Equal0~4 LEDR[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.530 ns" { reg8:inst8|state[6] {} COMPARE:inst5|Equal0~3 {} COMPARE:inst5|Equal0~4 {} LEDR[0] {} } { 0.000ns 0.733ns 0.252ns 1.896ns } { 0.000ns 0.438ns 0.393ns 2.818ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.655 ns" { CLOCK_50 CLOCK_50~clkctrl reg8:inst8|state[6] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.655 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} reg8:inst8|state[6] {} } { 0.000ns 0.000ns 0.118ns 1.001ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.530 ns" { reg8:inst8|state[6] COMPARE:inst5|Equal0~3 COMPARE:inst5|Equal0~4 LEDR[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.530 ns" { reg8:inst8|state[6] {} COMPARE:inst5|Equal0~3 {} COMPARE:inst5|Equal0~4 {} LEDR[0] {} } { 0.000ns 0.733ns 0.252ns 1.896ns } { 0.000ns 0.438ns 0.393ns 2.818ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "keyboard:inst7\|INCNT\[2\] KEY\[3\] CLOCK_50 0.922 ns register " "Info: th for register \"keyboard:inst7\|INCNT\[2\]\" (data pin = \"KEY\[3\]\", clock pin = \"CLOCK_50\") is 0.922 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 destination 7.000 ns + Longest register " "Info: + Longest clock path from clock \"CLOCK_50\" to destination register is 7.000 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLOCK_50 1 CLK PIN_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'CLOCK_50'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "convert_and_display.bdf" "" { Schematic "C:/Users/student/WilliamsonC/lab4/convert_and_display.bdf" { { 504 264 432 520 "CLOCK_50" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.823 ns) + CELL(0.787 ns) 3.609 ns keyboard:inst7\|keyboard_clk_filtered 2 REG LCFF_X41_Y11_N19 5 " "Info: 2: + IC(1.823 ns) + CELL(0.787 ns) = 3.609 ns; Loc. = LCFF_X41_Y11_N19; Fanout = 5; REG Node = 'keyboard:inst7\|keyboard_clk_filtered'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.610 ns" { CLOCK_50 keyboard:inst7|keyboard_clk_filtered } "NODE_NAME" } } { "keyboard.vhd" "" { Text "c:/users/student/desktop/lab4/de2core/keyboard.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.868 ns) + CELL(0.000 ns) 5.477 ns keyboard:inst7\|keyboard_clk_filtered~clkctrl 3 COMB CLKCTRL_G14 22 " "Info: 3: + IC(1.868 ns) + CELL(0.000 ns) = 5.477 ns; Loc. = CLKCTRL_G14; Fanout = 22; COMB Node = 'keyboard:inst7\|keyboard_clk_filtered~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.868 ns" { keyboard:inst7|keyboard_clk_filtered keyboard:inst7|keyboard_clk_filtered~clkctrl } "NODE_NAME" } } { "keyboard.vhd" "" { Text "c:/users/student/desktop/lab4/de2core/keyboard.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.986 ns) + CELL(0.537 ns) 7.000 ns keyboard:inst7\|INCNT\[2\] 4 REG LCFF_X43_Y9_N27 3 " "Info: 4: + IC(0.986 ns) + CELL(0.537 ns) = 7.000 ns; Loc. = LCFF_X43_Y9_N27; Fanout = 3; REG Node = 'keyboard:inst7\|INCNT\[2\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.523 ns" { keyboard:inst7|keyboard_clk_filtered~clkctrl keyboard:inst7|INCNT[2] } "NODE_NAME" } } { "keyboard.vhd" "" { Text "c:/users/student/desktop/lab4/de2core/keyboard.vhd" 75 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.323 ns ( 33.19 % ) " "Info: Total cell delay = 2.323 ns ( 33.19 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.677 ns ( 66.81 % ) " "Info: Total interconnect delay = 4.677 ns ( 66.81 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.000 ns" { CLOCK_50 keyboard:inst7|keyboard_clk_filtered keyboard:inst7|keyboard_clk_filtered~clkctrl keyboard:inst7|INCNT[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.000 ns" { CLOCK_50 {} CLOCK_50~combout {} keyboard:inst7|keyboard_clk_filtered {} keyboard:inst7|keyboard_clk_filtered~clkctrl {} keyboard:inst7|INCNT[2] {} } { 0.000ns 0.000ns 1.823ns 1.868ns 0.986ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "keyboard.vhd" "" { Text "c:/users/student/desktop/lab4/de2core/keyboard.vhd" 75 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.344 ns - Shortest pin register " "Info: - Shortest pin to register delay is 6.344 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.862 ns) 0.862 ns KEY\[3\] 1 PIN PIN_W26 13 " "Info: 1: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = PIN_W26; Fanout = 13; PIN Node = 'KEY\[3\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { KEY[3] } "NODE_NAME" } } { "convert_and_display.bdf" "" { Schematic "C:/Users/student/WilliamsonC/lab4/convert_and_display.bdf" { { 520 264 432 536 "KEY\[3\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.248 ns) + CELL(0.150 ns) 6.260 ns keyboard:inst7\|INCNT~3 2 COMB LCCOMB_X43_Y9_N26 1 " "Info: 2: + IC(5.248 ns) + CELL(0.150 ns) = 6.260 ns; Loc. = LCCOMB_X43_Y9_N26; Fanout = 1; COMB Node = 'keyboard:inst7\|INCNT~3'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.398 ns" { KEY[3] keyboard:inst7|INCNT~3 } "NODE_NAME" } } { "keyboard.vhd" "" { Text "c:/users/student/desktop/lab4/de2core/keyboard.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 6.344 ns keyboard:inst7\|INCNT\[2\] 3 REG LCFF_X43_Y9_N27 3 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 6.344 ns; Loc. = LCFF_X43_Y9_N27; Fanout = 3; REG Node = 'keyboard:inst7\|INCNT\[2\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { keyboard:inst7|INCNT~3 keyboard:inst7|INCNT[2] } "NODE_NAME" } } { "keyboard.vhd" "" { Text "c:/users/student/desktop/lab4/de2core/keyboard.vhd" 75 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.096 ns ( 17.28 % ) " "Info: Total cell delay = 1.096 ns ( 17.28 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.248 ns ( 82.72 % ) " "Info: Total interconnect delay = 5.248 ns ( 82.72 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.344 ns" { KEY[3] keyboard:inst7|INCNT~3 keyboard:inst7|INCNT[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.344 ns" { KEY[3] {} KEY[3]~combout {} keyboard:inst7|INCNT~3 {} keyboard:inst7|INCNT[2] {} } { 0.000ns 0.000ns 5.248ns 0.000ns } { 0.000ns 0.862ns 0.150ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.000 ns" { CLOCK_50 keyboard:inst7|keyboard_clk_filtered keyboard:inst7|keyboard_clk_filtered~clkctrl keyboard:inst7|INCNT[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.000 ns" { CLOCK_50 {} CLOCK_50~combout {} keyboard:inst7|keyboard_clk_filtered {} keyboard:inst7|keyboard_clk_filtered~clkctrl {} keyboard:inst7|INCNT[2] {} } { 0.000ns 0.000ns 1.823ns 1.868ns 0.986ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.344 ns" { KEY[3] keyboard:inst7|INCNT~3 keyboard:inst7|INCNT[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.344 ns" { KEY[3] {} KEY[3]~combout {} keyboard:inst7|INCNT~3 {} keyboard:inst7|INCNT[2] {} } { 0.000ns 0.000ns 5.248ns 0.000ns } { 0.000ns 0.862ns 0.150ns 0.084ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 2 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "169 " "Info: Peak virtual memory: 169 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue May 08 14:30:46 2018 " "Info: Processing ended: Tue May 08 14:30:46 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
