<?xml version="1.0" encoding="UTF-8"?>
<BaliMessageLog>
    <Task name="PAR">
        <Message>
            <ID>66011008</ID>
            <Severity>Warning</Severity>
            <Dynamic>
   Signal=c_c loads=2 clock_loads=2</Dynamic>
        </Message>
        <Message>
            <ID>66011008</ID>
            <Severity>Warning</Severity>
            <Dynamic>
   Signal=c_c loads=2 clock_loads=2</Dynamic>
        </Message>
    </Task>
    <Task name="Synplify_Synthesis">
        <Message>
            <ID>2011000</ID>
            <Severity>Info</Severity>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CG296 :&quot;C:\Users\asdf1\Documents\DigitalDesign\Practica2DSD\1\A\shifter2.vhd&quot;:17:0:17:6|Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.</Dynamic>
            <Navigation>CG296</Navigation>
            <Navigation>C:\Users\asdf1\Documents\DigitalDesign\Practica2DSD\1\A\shifter2.vhd</Navigation>
            <Navigation>17</Navigation>
            <Navigation>0</Navigation>
            <Navigation>17</Navigation>
            <Navigation>6</Navigation>
            <Navigation>Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CG290 :&quot;C:\Users\asdf1\Documents\DigitalDesign\Practica2DSD\1\A\shifter2.vhd&quot;:22:6:22:7|Referenced variable pn is not in sensitivity list.</Dynamic>
            <Navigation>CG290</Navigation>
            <Navigation>C:\Users\asdf1\Documents\DigitalDesign\Practica2DSD\1\A\shifter2.vhd</Navigation>
            <Navigation>22</Navigation>
            <Navigation>6</Navigation>
            <Navigation>22</Navigation>
            <Navigation>7</Navigation>
            <Navigation>Referenced variable pn is not in sensitivity list.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL117 :&quot;C:\Users\asdf1\Documents\DigitalDesign\Practica2DSD\1\A\shifter2.vhd&quot;:20:0:20:1|Latch generated from process for signal aux(3); possible missing assignment in an if or case statement.</Dynamic>
            <Navigation>CL117</Navigation>
            <Navigation>C:\Users\asdf1\Documents\DigitalDesign\Practica2DSD\1\A\shifter2.vhd</Navigation>
            <Navigation>20</Navigation>
            <Navigation>0</Navigation>
            <Navigation>20</Navigation>
            <Navigation>1</Navigation>
            <Navigation>Latch generated from process for signal aux(3); possible missing assignment in an if or case statement.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL117 :&quot;C:\Users\asdf1\Documents\DigitalDesign\Practica2DSD\1\A\shifter2.vhd&quot;:20:0:20:1|Latch generated from process for signal aux(2); possible missing assignment in an if or case statement.</Dynamic>
            <Navigation>CL117</Navigation>
            <Navigation>C:\Users\asdf1\Documents\DigitalDesign\Practica2DSD\1\A\shifter2.vhd</Navigation>
            <Navigation>20</Navigation>
            <Navigation>0</Navigation>
            <Navigation>20</Navigation>
            <Navigation>1</Navigation>
            <Navigation>Latch generated from process for signal aux(2); possible missing assignment in an if or case statement.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL117 :&quot;C:\Users\asdf1\Documents\DigitalDesign\Practica2DSD\1\A\shifter2.vhd&quot;:20:0:20:1|Latch generated from process for signal aux(1); possible missing assignment in an if or case statement.</Dynamic>
            <Navigation>CL117</Navigation>
            <Navigation>C:\Users\asdf1\Documents\DigitalDesign\Practica2DSD\1\A\shifter2.vhd</Navigation>
            <Navigation>20</Navigation>
            <Navigation>0</Navigation>
            <Navigation>20</Navigation>
            <Navigation>1</Navigation>
            <Navigation>Latch generated from process for signal aux(1); possible missing assignment in an if or case statement.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL117 :&quot;C:\Users\asdf1\Documents\DigitalDesign\Practica2DSD\1\A\shifter2.vhd&quot;:20:0:20:1|Latch generated from process for signal aux(0); possible missing assignment in an if or case statement.</Dynamic>
            <Navigation>CL117</Navigation>
            <Navigation>C:\Users\asdf1\Documents\DigitalDesign\Practica2DSD\1\A\shifter2.vhd</Navigation>
            <Navigation>20</Navigation>
            <Navigation>0</Navigation>
            <Navigation>20</Navigation>
            <Navigation>1</Navigation>
            <Navigation>Latch generated from process for signal aux(0); possible missing assignment in an if or case statement.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>MT529 :&quot;c:\users\asdf1\documents\digitaldesign\practica2dsd\1\a\shifter2.vhd&quot;:20:0:20:1|Found inferred clock shifter|c which controls 4 sequential elements including aux[3]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance.</Dynamic>
            <Navigation>MT529</Navigation>
            <Navigation>c:\users\asdf1\documents\digitaldesign\practica2dsd\1\a\shifter2.vhd</Navigation>
            <Navigation>20</Navigation>
            <Navigation>0</Navigation>
            <Navigation>20</Navigation>
            <Navigation>1</Navigation>
            <Navigation>Found inferred clock shifter|c which controls 4 sequential elements including aux[3]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. </Navigation>
        </Message>
        <Message>
            <ID>2019993</ID>
            <Severity>Warning</Severity>
            <Dynamic>MT420 |Found inferred clock shifter|c with period 1000.00ns. Please declare a user-defined clock on object &quot;p:c&quot;</Dynamic>
            <Navigation>MT420</Navigation>
            <Navigation>Found inferred clock shifter|c with period 1000.00ns. Please declare a user-defined clock on object &quot;p:c&quot;</Navigation>
        </Message>
    </Task>
</BaliMessageLog>