// Seed: 1961024759
module module_0 (
    input tri id_0,
    input wor id_1,
    output wire id_2,
    output supply0 id_3,
    input tri0 id_4,
    input supply1 id_5,
    output tri id_6,
    output tri1 id_7
);
  wire id_9;
  assign id_3 = 1;
endmodule
module module_1 (
    input tri id_0,
    input supply1 id_1,
    input tri1 id_2,
    input tri1 id_3,
    output wand id_4,
    output tri0 id_5,
    input supply1 id_6,
    output supply1 id_7,
    input tri id_8,
    input tri0 id_9,
    input supply1 id_10,
    output tri id_11,
    input supply0 id_12,
    input wire id_13,
    output wire id_14,
    output tri0 id_15,
    input wand id_16,
    input supply0 id_17,
    input wire id_18,
    input tri1 id_19,
    input supply0 id_20
);
  wire id_22, id_23;
  module_0(
      id_20, id_10, id_11, id_15, id_3, id_0, id_14, id_11
  );
endmodule
