// Copyright (C) 2022  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and any partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details, at
// https://fpgasoftware.intel.com/eula.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition"

// DATE "07/17/2023 22:41:03"

// 
// Device: Altera EP4CE115F29C7 Package FBGA780
// 

// 
// This Verilog file should be used for ModelSim (Verilog) only
// 

`timescale 1 ps/ 1 ps

module xm23_cpu (
	SW,
	HEX0,
	HEX1,
	HEX2,
	HEX3,
	LEDG,
	LEDG7,
	LEDR,
	LEDR16_17,
	KEY,
	CLOCK_50);
input 	[17:0] SW;
output 	[6:0] HEX0;
output 	[6:0] HEX1;
output 	[6:0] HEX2;
output 	[6:0] HEX3;
output 	[5:0] LEDG;
output 	LEDG7;
output 	[15:0] LEDR;
output 	[1:0] LEDR16_17;
input 	[3:0] KEY;
input 	CLOCK_50;

// Design Ports Information
// HEX0[0]	=>  Location: PIN_AF21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[1]	=>  Location: PIN_AE19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[2]	=>  Location: PIN_AE21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[3]	=>  Location: PIN_AF20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[4]	=>  Location: PIN_AF24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[5]	=>  Location: PIN_AD18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[6]	=>  Location: PIN_AF19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[0]	=>  Location: PIN_AH21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[1]	=>  Location: PIN_AC17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[2]	=>  Location: PIN_AH23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[3]	=>  Location: PIN_AE20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[4]	=>  Location: PIN_AD17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[5]	=>  Location: PIN_AG21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[6]	=>  Location: PIN_AG23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[0]	=>  Location: PIN_AB15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[1]	=>  Location: PIN_AE17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[2]	=>  Location: PIN_AF17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[3]	=>  Location: PIN_AF16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[4]	=>  Location: PIN_AG18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[5]	=>  Location: PIN_AA16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[6]	=>  Location: PIN_AE16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[0]	=>  Location: PIN_AE18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[1]	=>  Location: PIN_AF18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[2]	=>  Location: PIN_AG22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[3]	=>  Location: PIN_AH22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[4]	=>  Location: PIN_AG19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[5]	=>  Location: PIN_AF25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[6]	=>  Location: PIN_AH19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDG[0]	=>  Location: PIN_R2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDG[1]	=>  Location: PIN_R7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDG[2]	=>  Location: PIN_V4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDG[3]	=>  Location: PIN_V3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDG[4]	=>  Location: PIN_AC1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDG[5]	=>  Location: PIN_U2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDG7	=>  Location: PIN_R1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[0]	=>  Location: PIN_AD15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[1]	=>  Location: PIN_AD11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[2]	=>  Location: PIN_AE14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[3]	=>  Location: PIN_AF14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[4]	=>  Location: PIN_AB13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[5]	=>  Location: PIN_Y13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[6]	=>  Location: PIN_AA12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[7]	=>  Location: PIN_AD12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[8]	=>  Location: PIN_AA14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[9]	=>  Location: PIN_Y15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[10]	=>  Location: PIN_Y14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[11]	=>  Location: PIN_AG11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[12]	=>  Location: PIN_AC11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[13]	=>  Location: PIN_AB16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[14]	=>  Location: PIN_AG12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[15]	=>  Location: PIN_AG17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR16_17[0]	=>  Location: PIN_AC18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR16_17[1]	=>  Location: PIN_AB12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[17]	=>  Location: PIN_Y2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[16]	=>  Location: PIN_AC12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// KEY[3]	=>  Location: PIN_J1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// KEY[1]	=>  Location: PIN_R4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// KEY[2]	=>  Location: PIN_Y3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[0]	=>  Location: PIN_V6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[1]	=>  Location: PIN_AF11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[2]	=>  Location: PIN_AH11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[3]	=>  Location: PIN_AG4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[4]	=>  Location: PIN_Y12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[5]	=>  Location: PIN_AB14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[6]	=>  Location: PIN_AH12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[7]	=>  Location: PIN_AA13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[8]	=>  Location: PIN_AD14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[9]	=>  Location: PIN_AC15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[10]	=>  Location: PIN_AF15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[11]	=>  Location: PIN_AC14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[12]	=>  Location: PIN_AE13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[13]	=>  Location: PIN_AH18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[14]	=>  Location: PIN_AG25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[15]	=>  Location: PIN_AH17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// CLOCK_50	=>  Location: PIN_AA15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// KEY[0]	=>  Location: PIN_AE15,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \HEX0[0]~output_o ;
wire \HEX0[1]~output_o ;
wire \HEX0[2]~output_o ;
wire \HEX0[3]~output_o ;
wire \HEX0[4]~output_o ;
wire \HEX0[5]~output_o ;
wire \HEX0[6]~output_o ;
wire \HEX1[0]~output_o ;
wire \HEX1[1]~output_o ;
wire \HEX1[2]~output_o ;
wire \HEX1[3]~output_o ;
wire \HEX1[4]~output_o ;
wire \HEX1[5]~output_o ;
wire \HEX1[6]~output_o ;
wire \HEX2[0]~output_o ;
wire \HEX2[1]~output_o ;
wire \HEX2[2]~output_o ;
wire \HEX2[3]~output_o ;
wire \HEX2[4]~output_o ;
wire \HEX2[5]~output_o ;
wire \HEX2[6]~output_o ;
wire \HEX3[0]~output_o ;
wire \HEX3[1]~output_o ;
wire \HEX3[2]~output_o ;
wire \HEX3[3]~output_o ;
wire \HEX3[4]~output_o ;
wire \HEX3[5]~output_o ;
wire \HEX3[6]~output_o ;
wire \LEDG[0]~output_o ;
wire \LEDG[1]~output_o ;
wire \LEDG[2]~output_o ;
wire \LEDG[3]~output_o ;
wire \LEDG[4]~output_o ;
wire \LEDG[5]~output_o ;
wire \LEDG7~output_o ;
wire \LEDR[0]~output_o ;
wire \LEDR[1]~output_o ;
wire \LEDR[2]~output_o ;
wire \LEDR[3]~output_o ;
wire \LEDR[4]~output_o ;
wire \LEDR[5]~output_o ;
wire \LEDR[6]~output_o ;
wire \LEDR[7]~output_o ;
wire \LEDR[8]~output_o ;
wire \LEDR[9]~output_o ;
wire \LEDR[10]~output_o ;
wire \LEDR[11]~output_o ;
wire \LEDR[12]~output_o ;
wire \LEDR[13]~output_o ;
wire \LEDR[14]~output_o ;
wire \LEDR[15]~output_o ;
wire \LEDR16_17[0]~output_o ;
wire \LEDR16_17[1]~output_o ;
wire \KEY[3]~input_o ;
wire \KEY[3]~inputclkctrl_outclk ;
wire \KEY[1]~input_o ;
wire \KEY[2]~input_o ;
wire \data_viewer|Equal0~0_combout ;
wire \data_viewer|Equal1~0_combout ;
wire \data_viewer|data[0]~29_combout ;
wire \data_viewer|data[0]~30_combout ;
wire \data_viewer|data[0]~30clkctrl_outclk ;
wire \SW[2]~input_o ;
wire \SW[4]~input_o ;
wire \SW[3]~input_o ;
wire \SW[0]~input_o ;
wire \Mux12~4_combout ;
wire \Mux12~0_combout ;
wire \Mux12~1_combout ;
wire \Mux12~2_combout ;
wire \SW[1]~input_o ;
wire \SW[5]~input_o ;
wire \Mux12~3_combout ;
wire \Mux12~5_combout ;
wire \SW[7]~input_o ;
wire \data_viewer|data[13]~28_combout ;
wire \SW[6]~input_o ;
wire \data_viewer|Equal2~0_combout ;
wire \KEY[0]~input_o ;
wire \SW[16]~input_o ;
wire \CLOCK_50~input_o ;
wire \Clock~combout ;
wire \Clock~clkctrl_outclk ;
wire \ctrl_unit|cpucycle[0]~3_combout ;
wire \reg_file[16][10]~feeder_combout ;
wire \ctrl_unit|Add8~0_combout ;
wire \ctrl_unit|data_bus_ctrl~20_combout ;
wire \ctrl_unit|alu_op[1]~8_combout ;
wire \ctrl_unit|alu_op[1]~7_combout ;
wire \ctrl_unit|alu_op[1]~25_combout ;
wire \ctrl_unit|Add5~1 ;
wire \ctrl_unit|Add5~3 ;
wire \ctrl_unit|Add5~5 ;
wire \ctrl_unit|Add5~6_combout ;
wire \ctrl_unit|alu_op[1]~5_combout ;
wire \ctrl_unit|alu_rnum_src[0]~5_combout ;
wire \ctrl_unit|alu_op[1]~6_combout ;
wire \ctrl_unit|Add4~1 ;
wire \ctrl_unit|Add4~3 ;
wire \ctrl_unit|Add4~5 ;
wire \ctrl_unit|Add4~6_combout ;
wire \ctrl_unit|Mux26~0_combout ;
wire \ctrl_unit|addr_rnum_src[0]~2_combout ;
wire \ctrl_unit|Selector100~2_combout ;
wire \ctrl_unit|Selector39~10_combout ;
wire \ctrl_unit|Selector100~8_combout ;
wire \ctrl_unit|Selector100~3_combout ;
wire \reg_file~2_combout ;
wire \ctrl_unit|ctrl_reg_bus~2_combout ;
wire \ctrl_unit|ctrl_reg_bus~3_combout ;
wire \ctrl_unit|addr_rnum_src[0]~1_combout ;
wire \ctrl_unit|bm_op[2]~2_combout ;
wire \ctrl_unit|enables~7_combout ;
wire \ctrl_unit|Selector42~12_combout ;
wire \ctrl_unit|enables~8_combout ;
wire \ctrl_unit|enables[12]~clkctrl_outclk ;
wire \ctrl_unit|dbus_rnum_dst[2]~34_combout ;
wire \ctrl_unit|bm_op[1]~8_combout ;
wire \ctrl_unit|ctrl_reg_bus~4_combout ;
wire \ctrl_unit|bm_op[1]~6_combout ;
wire \ctrl_unit|bm_op[1]~7_combout ;
wire \ID|ImByte[3]~feeder_combout ;
wire \ctrl_unit|data_bus_ctrl~12_combout ;
wire \ctrl_unit|data_bus_ctrl~25_combout ;
wire \ctrl_unit|data_bus_ctrl~22_combout ;
wire \ctrl_unit|data_bus_ctrl~21_combout ;
wire \ctrl_unit|ctrl_reg_bus~6_combout ;
wire \ctrl_unit|ctrl_reg_bus~10_combout ;
wire \ctrl_unit|data_bus_ctrl~23_combout ;
wire \ctrl_unit|Selector39~11_combout ;
wire \ctrl_unit|Selector40~6_combout ;
wire \ctrl_unit|Selector40~7_combout ;
wire \ctrl_unit|Selector40~8_combout ;
wire \ctrl_unit|Selector39~21_combout ;
wire \ctrl_unit|alu_op[1]~4_combout ;
wire \ctrl_unit|Selector40~3_combout ;
wire \ctrl_unit|Selector40~4_combout ;
wire \ctrl_unit|Selector40~1_combout ;
wire \ctrl_unit|Selector40~2_combout ;
wire \ctrl_unit|Selector40~5_combout ;
wire \ctrl_unit|Selector40~0_combout ;
wire \ctrl_unit|Selector40~10_combout ;
wire \ctrl_unit|Selector40~11_combout ;
wire \ctrl_unit|Selector40~9_combout ;
wire \ctrl_unit|dbus_rnum_dst[1]~5_combout ;
wire \reg_file[12][0]~39_combout ;
wire \ctrl_unit|Selector42~2_combout ;
wire \ctrl_unit|alu_rnum_dst[2]~15_combout ;
wire \ctrl_unit|dbus_rnum_dst[2]~6_combout ;
wire \ctrl_unit|addr_rnum_src[0]~0_combout ;
wire \ctrl_unit|dbus_rnum_dst[2]~7_combout ;
wire \ctrl_unit|Mux36~0_combout ;
wire \ctrl_unit|dbus_rnum_dst[2]~8_combout ;
wire \ctrl_unit|dbus_rnum_dst[2]~9_combout ;
wire \reg_file[7][7]~5_combout ;
wire \reg_file[7][7]~6_combout ;
wire \reg_file[16][0]~73_combout ;
wire \reg_file[16][3]~q ;
wire \ctrl_unit|ctrl_reg_bus~5_combout ;
wire \ctrl_unit|Selector23~4_combout ;
wire \ctrl_unit|Selector23~5_combout ;
wire \ctrl_unit|Selector23~6_combout ;
wire \ctrl_unit|Selector23~7_combout ;
wire \ctrl_unit|Selector23~13_combout ;
wire \ctrl_unit|Selector23~9_combout ;
wire \ctrl_unit|Selector23~8_combout ;
wire \ctrl_unit|Selector23~10_combout ;
wire \ctrl_unit|Selector23~11_combout ;
wire \ctrl_unit|Selector23~14_combout ;
wire \ctrl_unit|Selector23~12_combout ;
wire \ctrl_unit|dbus_rnum_src[3]~7_combout ;
wire \ctrl_unit|dbus_rnum_src[0]~5_combout ;
wire \ctrl_unit|Mux4~0_combout ;
wire \ctrl_unit|dbus_rnum_src[2]~6_combout ;
wire \ctrl_unit|dbus_rnum_src[2]~9_combout ;
wire \ctrl_unit|dbus_rnum_src[2]~10_combout ;
wire \ctrl_unit|dbus_rnum_src[2]~8_combout ;
wire \ctrl_unit|alu_rnum_dst[2]~13_combout ;
wire \ctrl_unit|dbus_rnum_src[2]~13_combout ;
wire \ctrl_unit|dbus_rnum_src[2]~11_combout ;
wire \ctrl_unit|dbus_rnum_src[2]~12_combout ;
wire \reg_file[12][0]~40_combout ;
wire \ctrl_unit|Selector33~2_combout ;
wire \ctrl_unit|Selector49~0_combout ;
wire \ctrl_unit|Selector48~0_combout ;
wire \ctrl_unit|alu_rnum_src[4]~13_combout ;
wire \ctrl_unit|Selector49~1_combout ;
wire \ctrl_unit|alu_rnum_src[4]~14_combout ;
wire \ctrl_unit|alu_rnum_src[4]~15_combout ;
wire \ID|SRCCON[0]~1_combout ;
wire \ctrl_unit|Add5~7 ;
wire \ctrl_unit|Add5~8_combout ;
wire \ctrl_unit|Add4~7 ;
wire \ctrl_unit|Add4~8_combout ;
wire \ctrl_unit|Mux25~0_combout ;
wire \ctrl_unit|Add5~0_combout ;
wire \ctrl_unit|Add4~0_combout ;
wire \ctrl_unit|Mux29~0_combout ;
wire \ctrl_unit|alu_rnum_dst[2]~9_combout ;
wire \ctrl_unit|alu_rnum_dst[2]~10_combout ;
wire \ctrl_unit|alu_rnum_dst[2]~36_combout ;
wire \ctrl_unit|alu_rnum_dst[2]~14_combout ;
wire \ctrl_unit|alu_rnum_dst[2]~18_combout ;
wire \ctrl_unit|alu_rnum_dst[2]~17_combout ;
wire \ctrl_unit|Add5~4_combout ;
wire \ctrl_unit|Add4~4_combout ;
wire \ctrl_unit|Mux27~0_combout ;
wire \ctrl_unit|Mux24~0_combout ;
wire \ctrl_unit|alu_rnum_src[0]~6_combout ;
wire \ctrl_unit|alu_rnum_src[0]~16_combout ;
wire \ctrl_unit|alu_rnum_src[0]~7_combout ;
wire \ctrl_unit|alu_rnum_dst[2]~16_combout ;
wire \ctrl_unit|alu_rnum_src[0]~4_combout ;
wire \ctrl_unit|alu_rnum_src[0]~8_combout ;
wire \reg_file[15][6]~feeder_combout ;
wire \reg_file[15][6]~q ;
wire \ctrl_unit|Mux6~3_combout ;
wire \ctrl_unit|Selector39~14_combout ;
wire \ctrl_unit|Selector39~15_combout ;
wire \ctrl_unit|Selector39~16_combout ;
wire \ctrl_unit|Selector39~17_combout ;
wire \ctrl_unit|Selector39~23_combout ;
wire \ctrl_unit|Selector39~25_combout ;
wire \ctrl_unit|Selector39~26_combout ;
wire \ctrl_unit|Selector39~24_combout ;
wire \ctrl_unit|Selector39~18_combout ;
wire \ctrl_unit|Selector39~12_combout ;
wire \ctrl_unit|Selector39~13_combout ;
wire \ctrl_unit|Selector39~22_combout ;
wire \ctrl_unit|Selector39~19_combout ;
wire \Decoder0~4_combout ;
wire \reg_file[11][0]~48_combout ;
wire \reg_file[11][6]~q ;
wire \ctrl_unit|alu_rnum_src[2]~9_combout ;
wire \ctrl_unit|alu_rnum_src[2]~10_combout ;
wire \ctrl_unit|alu_rnum_src[2]~11_combout ;
wire \ctrl_unit|alu_rnum_src[2]~12_combout ;
wire \Decoder0~2_combout ;
wire \reg_file[14][0]~44_combout ;
wire \reg_file[14][6]~q ;
wire \Decoder0~6_combout ;
wire \reg_file[10][0]~52_combout ;
wire \reg_file[10][6]~q ;
wire \s_bus[6]~73_combout ;
wire \s_bus[6]~74_combout ;
wire \reg_file[7][7]~7_combout ;
wire \reg_file[7][6]~q ;
wire \reg_file[6][0]~42_combout ;
wire \reg_file[6][6]~q ;
wire \reg_file[2][0]~50_combout ;
wire \reg_file[2][6]~q ;
wire \reg_file[3][0]~46_combout ;
wire \reg_file[3][6]~q ;
wire \s_bus[6]~66_combout ;
wire \s_bus[6]~67_combout ;
wire \ctrl_unit|alu_rnum_src[3]~2_combout ;
wire \ctrl_unit|Selector48~1_combout ;
wire \ID|RC~0_combout ;
wire \ID|Mux12~0_combout ;
wire \ID|RC~1_combout ;
wire \ID|RC~q ;
wire \ctrl_unit|Selector48~2_combout ;
wire \ctrl_unit|Selector48~3_combout ;
wire \ctrl_unit|alu_rnum_src[3]~3_combout ;
wire \Decoder0~7_combout ;
wire \reg_file[5][0]~54_combout ;
wire \reg_file[5][6]~q ;
wire \reg_file[1][6]~feeder_combout ;
wire \Decoder0~3_combout ;
wire \reg_file[1][0]~47_combout ;
wire \reg_file[1][6]~q ;
wire \Decoder0~5_combout ;
wire \reg_file[0][0]~51_combout ;
wire \reg_file[0][6]~q ;
wire \s_bus[6]~70_combout ;
wire \reg_file[4][0]~43_combout ;
wire \reg_file[4][6]~q ;
wire \s_bus[6]~71_combout ;
wire \reg_file[9][0]~45_combout ;
wire \reg_file[9][6]~q ;
wire \reg_file[13][0]~53_combout ;
wire \reg_file[13][6]~q ;
wire \reg_file[12][0]~41_combout ;
wire \reg_file[12][6]~q ;
wire \reg_file[8][0]~49_combout ;
wire \reg_file[8][6]~q ;
wire \s_bus[6]~68_combout ;
wire \s_bus[6]~69_combout ;
wire \s_bus[6]~72_combout ;
wire \s_bus[6]~75_combout ;
wire \s_bus[6]~76_combout ;
wire \ctrl_unit|Selector45~0_combout ;
wire \byte_manipulator|dst_val[8]~feeder_combout ;
wire \ctrl_unit|bm_op[2]~4_combout ;
wire \ctrl_unit|bm_op[2]~3_combout ;
wire \ctrl_unit|bm_op[2]~5_combout ;
wire \byte_manipulator|dst_val~2_combout ;
wire \byte_manipulator|Mux15~0_combout ;
wire \byte_manipulator|dst_out[15]~0_combout ;
wire \reg_file[13][8]~feeder_combout ;
wire \reg_file[13][8]~63_combout ;
wire \reg_file[13][8]~q ;
wire \reg_file[12][8]~q ;
wire \reg_file[8][8]~69_combout ;
wire \reg_file[8][8]~q ;
wire \reg_file[9][8]~68_combout ;
wire \reg_file[9][8]~q ;
wire \s_bus[8]~88_combout ;
wire \s_bus[8]~89_combout ;
wire \reg_file[15][8]~66_combout ;
wire \reg_file[15][8]~q ;
wire \reg_file[14][8]~64_combout ;
wire \reg_file[14][8]~q ;
wire \reg_file[10][8]~67_combout ;
wire \reg_file[10][8]~q ;
wire \reg_file[11][8]~70_combout ;
wire \reg_file[11][8]~q ;
wire \s_bus[8]~95_combout ;
wire \s_bus[8]~96_combout ;
wire \reg_file[5][8]~56_combout ;
wire \reg_file[5][8]~q ;
wire \reg_file[4][8]~58_combout ;
wire \reg_file[4][8]~q ;
wire \reg_file[0][8]~61_combout ;
wire \reg_file[0][8]~q ;
wire \reg_file[1][8]~60_combout ;
wire \reg_file[1][8]~q ;
wire \s_bus[8]~92_combout ;
wire \s_bus[8]~93_combout ;
wire \reg_file[7][15]~24_combout ;
wire \reg_file[7][8]~q ;
wire \reg_file[3][8]~62_combout ;
wire \reg_file[3][8]~q ;
wire \reg_file[2][8]~59_combout ;
wire \reg_file[2][8]~q ;
wire \reg_file[6][8]~57_combout ;
wire \reg_file[6][8]~q ;
wire \s_bus[8]~90_combout ;
wire \s_bus[8]~91_combout ;
wire \s_bus[8]~94_combout ;
wire \s_bus[8]~97_combout ;
wire \s_bus[8]~109_combout ;
wire \ID|INC~feeder_combout ;
wire \ID|Decoder4~0_combout ;
wire \ID|PRPO~0_combout ;
wire \ID|INC~q ;
wire \ctrl_unit|alu_op~23_combout ;
wire \ctrl_unit|Selector13~5_combout ;
wire \ctrl_unit|Selector15~10_combout ;
wire \ctrl_unit|Selector15~11_combout ;
wire \ctrl_unit|Selector13~2_combout ;
wire \ctrl_unit|Selector15~13_combout ;
wire \ctrl_unit|Selector39~20_combout ;
wire \ctrl_unit|dbus_rnum_dst[2]~13_combout ;
wire \ctrl_unit|Selector9~4_combout ;
wire \ctrl_unit|Selector13~1_combout ;
wire \ctrl_unit|Decoder0~0_combout ;
wire \ctrl_unit|Selector9~5_combout ;
wire \ctrl_unit|Selector15~15_combout ;
wire \ctrl_unit|Selector15~14_combout ;
wire \ctrl_unit|Selector15~16_combout ;
wire \ctrl_unit|Selector15~17_combout ;
wire \ctrl_unit|Selector13~6_combout ;
wire \ctrl_unit|Selector15~8_combout ;
wire \ctrl_unit|Selector13~4_combout ;
wire \ctrl_unit|Selector15~9_combout ;
wire \ctrl_unit|Selector15~20_combout ;
wire \ctrl_unit|Selector15~12_combout ;
wire \ctrl_unit|Selector15~18_combout ;
wire \ctrl_unit|Selector15~19_combout ;
wire \s_bus[8]~98_combout ;
wire \ctrl_unit|Selector5~11_combout ;
wire \ctrl_unit|Selector37~9_combout ;
wire \ctrl_unit|Selector5~14_combout ;
wire \ctrl_unit|data_bus_ctrl~5_combout ;
wire \ctrl_unit|Selector5~6_combout ;
wire \ctrl_unit|Selector5~7_combout ;
wire \ctrl_unit|Selector5~8_combout ;
wire \ctrl_unit|Selector5~9_combout ;
wire \ctrl_unit|Selector5~4_combout ;
wire \ctrl_unit|Selector5~5_combout ;
wire \ctrl_unit|Selector5~10_combout ;
wire \ctrl_unit|Selector5~13_combout ;
wire \ctrl_unit|Selector5~12_combout ;
wire \reg_file[15][1]~feeder_combout ;
wire \reg_file[15][1]~q ;
wire \reg_file[3][1]~q ;
wire \reg_file[7][1]~q ;
wire \Mux46~7_combout ;
wire \reg_file[11][1]~q ;
wire \Mux46~8_combout ;
wire \reg_file[9][1]~q ;
wire \reg_file[13][1]~q ;
wire \reg_file[5][1]~q ;
wire \reg_file[1][1]~q ;
wire \Mux46~0_combout ;
wire \Mux46~1_combout ;
wire \reg_file[5][4]~feeder_combout ;
wire \reg_file[5][4]~q ;
wire \reg_file[6][4]~q ;
wire \reg_file[4][4]~q ;
wire \Mux43~0_combout ;
wire \reg_file[7][4]~q ;
wire \Mux43~1_combout ;
wire \reg_file[15][4]~q ;
wire \reg_file[12][4]~q ;
wire \reg_file[14][4]~q ;
wire \Mux43~7_combout ;
wire \reg_file[13][4]~q ;
wire \Mux43~8_combout ;
wire \reg_file[3][4]~q ;
wire \reg_file[0][4]~q ;
wire \reg_file[1][4]~q ;
wire \Mux43~4_combout ;
wire \reg_file[2][4]~q ;
wire \Mux43~5_combout ;
wire \reg_file[10][4]~feeder_combout ;
wire \reg_file[10][4]~q ;
wire \reg_file[11][4]~q ;
wire \reg_file[8][4]~q ;
wire \reg_file[9][4]~q ;
wire \Mux43~2_combout ;
wire \Mux43~3_combout ;
wire \Mux43~6_combout ;
wire \Mux43~9_combout ;
wire \s_bus[4]~44_combout ;
wire \s_bus[4]~45_combout ;
wire \s_bus[4]~51_combout ;
wire \s_bus[4]~52_combout ;
wire \s_bus[4]~48_combout ;
wire \s_bus[4]~49_combout ;
wire \s_bus[4]~46_combout ;
wire \s_bus[4]~47_combout ;
wire \s_bus[4]~50_combout ;
wire \s_bus[4]~53_combout ;
wire \s_bus[4]~54_combout ;
wire \reg_file[13][3]~feeder_combout ;
wire \reg_file[13][3]~q ;
wire \reg_file[5][3]~q ;
wire \s_bus[3]~40_combout ;
wire \s_bus[3]~41_combout ;
wire \reg_file[3][3]~q ;
wire \reg_file[1][3]~feeder_combout ;
wire \reg_file[1][3]~q ;
wire \reg_file[9][3]~feeder_combout ;
wire \reg_file[9][3]~q ;
wire \s_bus[3]~33_combout ;
wire \reg_file[11][3]~q ;
wire \s_bus[3]~34_combout ;
wire \reg_file[12][3]~feeder_combout ;
wire \reg_file[12][3]~q ;
wire \reg_file[14][3]~q ;
wire \reg_file[4][3]~q ;
wire \reg_file[6][3]~q ;
wire \s_bus[3]~35_combout ;
wire \s_bus[3]~36_combout ;
wire \reg_file[2][3]~feeder_combout ;
wire \reg_file[2][3]~q ;
wire \reg_file[10][3]~q ;
wire \reg_file[8][3]~feeder_combout ;
wire \reg_file[8][3]~q ;
wire \reg_file[0][3]~q ;
wire \s_bus[3]~37_combout ;
wire \s_bus[3]~38_combout ;
wire \s_bus[3]~39_combout ;
wire \s_bus[3]~42_combout ;
wire \s_bus[3]~43_combout ;
wire \Mux44~0_combout ;
wire \Mux44~1_combout ;
wire \Mux44~7_combout ;
wire \Mux44~8_combout ;
wire \Mux44~2_combout ;
wire \Mux44~3_combout ;
wire \Mux44~4_combout ;
wire \Mux44~5_combout ;
wire \Mux44~6_combout ;
wire \Mux44~9_combout ;
wire \reg_file[7][2]~q ;
wire \reg_file[6][2]~q ;
wire \reg_file[3][2]~q ;
wire \reg_file[2][2]~q ;
wire \s_bus[2]~22_combout ;
wire \s_bus[2]~23_combout ;
wire \reg_file[13][2]~q ;
wire \reg_file[9][2]~q ;
wire \reg_file[8][2]~q ;
wire \reg_file[12][2]~feeder_combout ;
wire \reg_file[12][2]~q ;
wire \s_bus[2]~24_combout ;
wire \s_bus[2]~25_combout ;
wire \reg_file[5][2]~q ;
wire \reg_file[4][2]~q ;
wire \reg_file[0][2]~q ;
wire \reg_file[1][2]~q ;
wire \s_bus[2]~26_combout ;
wire \s_bus[2]~27_combout ;
wire \s_bus[2]~28_combout ;
wire \reg_file[11][2]~q ;
wire \reg_file[15][2]~q ;
wire \reg_file[14][2]~q ;
wire \reg_file[10][2]~q ;
wire \s_bus[2]~29_combout ;
wire \s_bus[2]~30_combout ;
wire \s_bus[2]~31_combout ;
wire \s_bus[2]~32_combout ;
wire \Mux45~0_combout ;
wire \Mux45~1_combout ;
wire \Mux45~4_combout ;
wire \Mux45~5_combout ;
wire \Mux45~2_combout ;
wire \Mux45~3_combout ;
wire \Mux45~6_combout ;
wire \Mux45~7_combout ;
wire \Mux45~8_combout ;
wire \Mux45~9_combout ;
wire \reg_file[12][0]~q ;
wire \reg_file[13][0]~q ;
wire \reg_file[9][0]~feeder_combout ;
wire \reg_file[9][0]~q ;
wire \reg_file[8][0]~q ;
wire \s_bus[0]~11_combout ;
wire \s_bus[0]~12_combout ;
wire \reg_file[3][0]~q ;
wire \reg_file[7][0]~feeder_combout ;
wire \reg_file[7][0]~q ;
wire \reg_file[2][0]~feeder_combout ;
wire \reg_file[2][0]~q ;
wire \reg_file[6][0]~feeder_combout ;
wire \reg_file[6][0]~q ;
wire \s_bus[0]~13_combout ;
wire \s_bus[0]~14_combout ;
wire \reg_file[5][0]~feeder_combout ;
wire \reg_file[5][0]~q ;
wire \reg_file[4][0]~q ;
wire \reg_file[1][0]~q ;
wire \reg_file[0][0]~q ;
wire \s_bus[0]~15_combout ;
wire \s_bus[0]~16_combout ;
wire \s_bus[0]~17_combout ;
wire \reg_file[14][0]~q ;
wire \reg_file[15][0]~q ;
wire \reg_file[11][0]~q ;
wire \reg_file[10][0]~feeder_combout ;
wire \reg_file[10][0]~q ;
wire \s_bus[0]~18_combout ;
wire \s_bus[0]~19_combout ;
wire \s_bus[0]~20_combout ;
wire \s_bus[0]~21_combout ;
wire \arithmetic_logic_unit|Add11~1 ;
wire \arithmetic_logic_unit|Add11~3 ;
wire \arithmetic_logic_unit|Add11~5 ;
wire \arithmetic_logic_unit|Add11~7 ;
wire \arithmetic_logic_unit|Add11~8_combout ;
wire \arithmetic_logic_unit|Reg3[4]~33_combout ;
wire \arithmetic_logic_unit|Reg3~38_combout ;
wire \arithmetic_logic_unit|Reg3[2]~22_combout ;
wire \arithmetic_logic_unit|Add12~1 ;
wire \arithmetic_logic_unit|Add12~3 ;
wire \arithmetic_logic_unit|Add12~5 ;
wire \arithmetic_logic_unit|Add12~7 ;
wire \arithmetic_logic_unit|Add12~8_combout ;
wire \arithmetic_logic_unit|Add12~6_combout ;
wire \arithmetic_logic_unit|Add12~4_combout ;
wire \ID|PSWb[0]~feeder_combout ;
wire \ID|PSWb[3]~0_combout ;
wire \ID|PSWb[3]~1_combout ;
wire \ID|PSWb[3]~2_combout ;
wire \ctrl_unit|psw[0]~0_combout ;
wire \ctrl_unit|psw[0]~feeder_combout ;
wire \arithmetic_logic_unit|Mux3~4_combout ;
wire \arithmetic_logic_unit|PSW_o[0]~0_combout ;
wire \arithmetic_logic_unit|PSW_o[0]~feeder_combout ;
wire \ctrl_unit|psw_update~0_combout ;
wire \ctrl_unit|psw_update~1_combout ;
wire \ctrl_unit|psw_update~2_combout ;
wire \ctrl_unit|dbus_rnum_dst[2]~4_combout ;
wire \ctrl_unit|enables~4_combout ;
wire \ctrl_unit|enables~5_combout ;
wire \ctrl_unit|psw_update~3_combout ;
wire \ctrl_unit|psw_update~q ;
wire \arithmetic_logic_unit|sum1[0]~1 ;
wire \arithmetic_logic_unit|sum1[1]~3 ;
wire \arithmetic_logic_unit|sum1[2]~4_combout ;
wire \arithmetic_logic_unit|sum1[2]~5 ;
wire \arithmetic_logic_unit|sum1[3]~6_combout ;
wire \arithmetic_logic_unit|sum1[1]~2_combout ;
wire \arithmetic_logic_unit|LessThan2~0_combout ;
wire \arithmetic_logic_unit|Mux3~12_combout ;
wire \reg_file[14][7]~q ;
wire \reg_file[10][7]~feeder_combout ;
wire \reg_file[10][7]~q ;
wire \reg_file[6][7]~feeder_combout ;
wire \reg_file[6][7]~q ;
wire \reg_file[2][7]~q ;
wire \Mux40~0_combout ;
wire \Mux40~1_combout ;
wire \reg_file[13][7]~feeder_combout ;
wire \reg_file[13][7]~q ;
wire \reg_file[5][7]~feeder_combout ;
wire \reg_file[5][7]~q ;
wire \reg_file[9][7]~feeder_combout ;
wire \reg_file[9][7]~q ;
wire \reg_file[1][7]~q ;
wire \Mux40~2_combout ;
wire \Mux40~3_combout ;
wire \reg_file[8][7]~q ;
wire \reg_file[12][7]~q ;
wire \reg_file[4][7]~q ;
wire \reg_file[0][7]~q ;
wire \Mux40~4_combout ;
wire \Mux40~5_combout ;
wire \Mux40~6_combout ;
wire \reg_file[7][7]~feeder_combout ;
wire \reg_file[7][7]~q ;
wire \reg_file[15][7]~feeder_combout ;
wire \reg_file[15][7]~q ;
wire \reg_file[11][7]~feeder_combout ;
wire \reg_file[11][7]~q ;
wire \reg_file[3][7]~feeder_combout ;
wire \reg_file[3][7]~q ;
wire \Mux40~7_combout ;
wire \Mux40~8_combout ;
wire \Mux40~9_combout ;
wire \s_bus[7]~84_combout ;
wire \s_bus[7]~85_combout ;
wire \s_bus[7]~79_combout ;
wire \s_bus[7]~80_combout ;
wire \s_bus[7]~81_combout ;
wire \s_bus[7]~82_combout ;
wire \s_bus[7]~83_combout ;
wire \s_bus[7]~77_combout ;
wire \s_bus[7]~78_combout ;
wire \s_bus[7]~86_combout ;
wire \s_bus[7]~87_combout ;
wire \arithmetic_logic_unit|Mux3~7_combout ;
wire \arithmetic_logic_unit|Mux3~13_combout ;
wire \reg_file[9][15]~q ;
wire \reg_file[11][15]~q ;
wire \reg_file[8][15]~q ;
wire \reg_file[10][15]~q ;
wire \s_bus[15]~166_combout ;
wire \s_bus[15]~167_combout ;
wire \reg_file[13][15]~feeder_combout ;
wire \reg_file[13][15]~q ;
wire \reg_file[15][15]~q ;
wire \reg_file[14][15]~q ;
wire \reg_file[12][15]~q ;
wire \s_bus[15]~173_combout ;
wire \s_bus[15]~174_combout ;
wire \reg_file[3][15]~q ;
wire \reg_file[2][15]~feeder_combout ;
wire \reg_file[2][15]~q ;
wire \reg_file[0][15]~feeder_combout ;
wire \reg_file[0][15]~q ;
wire \reg_file[1][15]~feeder_combout ;
wire \reg_file[1][15]~q ;
wire \s_bus[15]~170_combout ;
wire \s_bus[15]~171_combout ;
wire \reg_file[7][15]~q ;
wire \reg_file[6][15]~q ;
wire \reg_file[5][15]~feeder_combout ;
wire \reg_file[5][15]~q ;
wire \reg_file[4][15]~q ;
wire \s_bus[15]~168_combout ;
wire \s_bus[15]~169_combout ;
wire \s_bus[15]~172_combout ;
wire \s_bus[15]~175_combout ;
wire \s_bus[15]~176_combout ;
wire \Mux32~0_combout ;
wire \Mux32~1_combout ;
wire \Mux32~7_combout ;
wire \Mux32~8_combout ;
wire \Mux32~4_combout ;
wire \Mux32~5_combout ;
wire \Mux32~2_combout ;
wire \Mux32~3_combout ;
wire \Mux32~6_combout ;
wire \Mux32~9_combout ;
wire \ID|ImByte[6]~feeder_combout ;
wire \byte_manipulator|dst_val[14]~feeder_combout ;
wire \byte_manipulator|Mux9~0_combout ;
wire \reg_file[13][14]~feeder_combout ;
wire \reg_file[13][14]~q ;
wire \reg_file[9][14]~feeder_combout ;
wire \reg_file[9][14]~q ;
wire \reg_file[11][14]~q ;
wire \Mux33~7_combout ;
wire \reg_file[15][14]~q ;
wire \Mux33~8_combout ;
wire \reg_file[6][14]~q ;
wire \reg_file[4][14]~q ;
wire \reg_file[2][14]~feeder_combout ;
wire \reg_file[2][14]~q ;
wire \reg_file[0][14]~feeder_combout ;
wire \reg_file[0][14]~q ;
wire \Mux33~4_combout ;
wire \Mux33~5_combout ;
wire \reg_file[7][14]~q ;
wire \reg_file[5][14]~feeder_combout ;
wire \reg_file[5][14]~q ;
wire \reg_file[3][14]~q ;
wire \reg_file[1][14]~feeder_combout ;
wire \reg_file[1][14]~q ;
wire \Mux33~2_combout ;
wire \Mux33~3_combout ;
wire \Mux33~6_combout ;
wire \reg_file[12][14]~q ;
wire \reg_file[14][14]~q ;
wire \reg_file[8][14]~q ;
wire \reg_file[10][14]~q ;
wire \Mux33~0_combout ;
wire \Mux33~1_combout ;
wire \Mux33~9_combout ;
wire \arithmetic_logic_unit|Reg3[12]~47_combout ;
wire \arithmetic_logic_unit|Reg3[12]~67_combout ;
wire \arithmetic_logic_unit|Reg3[12]~45_combout ;
wire \arithmetic_logic_unit|Reg3[10]~15_combout ;
wire \reg_file[14][11]~q ;
wire \reg_file[10][11]~feeder_combout ;
wire \reg_file[10][11]~q ;
wire \reg_file[2][11]~q ;
wire \reg_file[6][11]~q ;
wire \Mux36~0_combout ;
wire \Mux36~1_combout ;
wire \reg_file[15][11]~q ;
wire \reg_file[11][11]~feeder_combout ;
wire \reg_file[11][11]~q ;
wire \reg_file[7][11]~q ;
wire \reg_file[3][11]~q ;
wire \Mux36~7_combout ;
wire \Mux36~8_combout ;
wire \reg_file[12][11]~q ;
wire \reg_file[8][11]~q ;
wire \reg_file[0][11]~feeder_combout ;
wire \reg_file[0][11]~q ;
wire \reg_file[4][11]~q ;
wire \Mux36~4_combout ;
wire \Mux36~5_combout ;
wire \reg_file[9][11]~feeder_combout ;
wire \reg_file[9][11]~q ;
wire \reg_file[13][11]~q ;
wire \reg_file[5][11]~q ;
wire \reg_file[1][11]~q ;
wire \Mux36~2_combout ;
wire \Mux36~3_combout ;
wire \Mux36~6_combout ;
wire \Mux36~9_combout ;
wire \reg_file[14][9]~q ;
wire \reg_file[2][9]~feeder_combout ;
wire \reg_file[2][9]~q ;
wire \reg_file[6][9]~q ;
wire \Mux38~2_combout ;
wire \reg_file[10][9]~q ;
wire \Mux38~3_combout ;
wire \reg_file[12][9]~q ;
wire \reg_file[8][9]~q ;
wire \reg_file[4][9]~q ;
wire \reg_file[0][9]~q ;
wire \Mux38~4_combout ;
wire \Mux38~5_combout ;
wire \Mux38~6_combout ;
wire \reg_file[9][9]~feeder_combout ;
wire \reg_file[9][9]~q ;
wire \reg_file[13][9]~q ;
wire \reg_file[5][9]~q ;
wire \reg_file[1][9]~q ;
wire \Mux38~0_combout ;
wire \Mux38~1_combout ;
wire \reg_file[11][9]~q ;
wire \reg_file[7][9]~q ;
wire \reg_file[3][9]~q ;
wire \Mux38~7_combout ;
wire \Mux38~8_combout ;
wire \Mux38~9_combout ;
wire \reg_file[6][10]~q ;
wire \reg_file[4][10]~q ;
wire \reg_file[5][10]~feeder_combout ;
wire \reg_file[5][10]~q ;
wire \Mux37~2_combout ;
wire \Mux37~3_combout ;
wire \reg_file[1][10]~feeder_combout ;
wire \reg_file[1][10]~q ;
wire \reg_file[3][10]~q ;
wire \reg_file[0][10]~feeder_combout ;
wire \reg_file[0][10]~q ;
wire \reg_file[2][10]~q ;
wire \Mux37~4_combout ;
wire \Mux37~5_combout ;
wire \Mux37~6_combout ;
wire \reg_file[11][10]~feeder_combout ;
wire \reg_file[11][10]~q ;
wire \reg_file[10][10]~q ;
wire \reg_file[8][10]~q ;
wire \Mux37~0_combout ;
wire \reg_file[9][10]~feeder_combout ;
wire \reg_file[9][10]~q ;
wire \Mux37~1_combout ;
wire \reg_file[13][10]~q ;
wire \reg_file[12][10]~q ;
wire \Mux37~7_combout ;
wire \reg_file[14][10]~q ;
wire \reg_file[15][10]~q ;
wire \Mux37~8_combout ;
wire \Mux37~9_combout ;
wire \Mux39~7_combout ;
wire \Mux39~8_combout ;
wire \Mux39~2_combout ;
wire \Mux39~3_combout ;
wire \Mux39~4_combout ;
wire \Mux39~5_combout ;
wire \Mux39~6_combout ;
wire \Mux39~0_combout ;
wire \Mux39~1_combout ;
wire \Mux39~9_combout ;
wire \arithmetic_logic_unit|Reg3[10]~12_combout ;
wire \reg_file[11][12]~feeder_combout ;
wire \reg_file[11][12]~q ;
wire \reg_file[10][12]~q ;
wire \reg_file[8][12]~q ;
wire \reg_file[9][12]~q ;
wire \Mux35~0_combout ;
wire \Mux35~1_combout ;
wire \reg_file[7][12]~q ;
wire \reg_file[6][12]~q ;
wire \reg_file[5][12]~q ;
wire \reg_file[4][12]~feeder_combout ;
wire \reg_file[4][12]~q ;
wire \Mux35~2_combout ;
wire \Mux35~3_combout ;
wire \reg_file[3][12]~q ;
wire \reg_file[2][12]~q ;
wire \reg_file[1][12]~q ;
wire \reg_file[0][12]~q ;
wire \Mux35~4_combout ;
wire \Mux35~5_combout ;
wire \Mux35~6_combout ;
wire \reg_file[15][12]~feeder_combout ;
wire \reg_file[15][12]~q ;
wire \reg_file[12][12]~q ;
wire \reg_file[14][12]~q ;
wire \Mux35~7_combout ;
wire \reg_file[13][12]~feeder_combout ;
wire \reg_file[13][12]~q ;
wire \Mux35~8_combout ;
wire \Mux35~9_combout ;
wire \arithmetic_logic_unit|Reg3[10]~11_combout ;
wire \arithmetic_logic_unit|Reg3[10]~16_combout ;
wire \arithmetic_logic_unit|Reg3[12]~46_combout ;
wire \arithmetic_logic_unit|Reg3[12]~68_combout ;
wire \arithmetic_logic_unit|Reg3[12]~65_combout ;
wire \arithmetic_logic_unit|Reg3[12]~66_combout ;
wire \arithmetic_logic_unit|ShiftLeft0~10_combout ;
wire \arithmetic_logic_unit|Reg3~72_combout ;
wire \arithmetic_logic_unit|Reg3[10]~54_combout ;
wire \arithmetic_logic_unit|Reg3[10]~77_combout ;
wire \arithmetic_logic_unit|Reg3[10]~42_combout ;
wire \arithmetic_logic_unit|Reg3[10]~53_combout ;
wire \arithmetic_logic_unit|Mux5~0_combout ;
wire \arithmetic_logic_unit|Mux5~1_combout ;
wire \arithmetic_logic_unit|ShiftLeft0~11_combout ;
wire \arithmetic_logic_unit|Mux5~2_combout ;
wire \reg_file[8][13]~feeder_combout ;
wire \reg_file[8][13]~q ;
wire \reg_file[10][13]~feeder_combout ;
wire \reg_file[10][13]~q ;
wire \reg_file[0][13]~feeder_combout ;
wire \reg_file[0][13]~q ;
wire \reg_file[2][13]~feeder_combout ;
wire \reg_file[2][13]~q ;
wire \s_bus[13]~148_combout ;
wire \s_bus[13]~149_combout ;
wire \reg_file[11][13]~feeder_combout ;
wire \reg_file[11][13]~q ;
wire \reg_file[9][13]~q ;
wire \reg_file[3][13]~q ;
wire \reg_file[1][13]~q ;
wire \s_bus[13]~146_combout ;
wire \s_bus[13]~147_combout ;
wire \s_bus[13]~150_combout ;
wire \reg_file[13][13]~q ;
wire \reg_file[15][13]~q ;
wire \reg_file[5][13]~feeder_combout ;
wire \reg_file[5][13]~q ;
wire \reg_file[7][13]~q ;
wire \s_bus[13]~151_combout ;
wire \s_bus[13]~152_combout ;
wire \reg_file[14][13]~feeder_combout ;
wire \reg_file[14][13]~q ;
wire \reg_file[4][13]~q ;
wire \reg_file[6][13]~feeder_combout ;
wire \reg_file[6][13]~q ;
wire \s_bus[13]~144_combout ;
wire \s_bus[13]~145_combout ;
wire \s_bus[13]~153_combout ;
wire \s_bus[13]~154_combout ;
wire \s_bus[12]~110_combout ;
wire \s_bus[12]~111_combout ;
wire \s_bus[12]~114_combout ;
wire \s_bus[12]~115_combout ;
wire \s_bus[12]~112_combout ;
wire \s_bus[12]~113_combout ;
wire \s_bus[12]~116_combout ;
wire \s_bus[12]~117_combout ;
wire \s_bus[12]~118_combout ;
wire \s_bus[12]~119_combout ;
wire \s_bus[12]~120_combout ;
wire \s_bus[11]~128_combout ;
wire \s_bus[11]~129_combout ;
wire \s_bus[11]~123_combout ;
wire \s_bus[11]~124_combout ;
wire \s_bus[11]~125_combout ;
wire \s_bus[11]~126_combout ;
wire \s_bus[11]~127_combout ;
wire \s_bus[11]~121_combout ;
wire \s_bus[11]~122_combout ;
wire \s_bus[11]~130_combout ;
wire \s_bus[11]~131_combout ;
wire \s_bus[10]~139_combout ;
wire \s_bus[10]~140_combout ;
wire \s_bus[10]~134_combout ;
wire \s_bus[10]~135_combout ;
wire \s_bus[10]~136_combout ;
wire \s_bus[10]~137_combout ;
wire \s_bus[10]~138_combout ;
wire \s_bus[10]~132_combout ;
wire \s_bus[10]~133_combout ;
wire \s_bus[10]~141_combout ;
wire \s_bus[10]~142_combout ;
wire \Mux41~0_combout ;
wire \Mux41~1_combout ;
wire \Mux41~4_combout ;
wire \Mux41~5_combout ;
wire \Mux41~2_combout ;
wire \Mux41~3_combout ;
wire \Mux41~6_combout ;
wire \Mux41~7_combout ;
wire \Mux41~8_combout ;
wire \Mux41~9_combout ;
wire \reg_file[11][5]~feeder_combout ;
wire \reg_file[11][5]~q ;
wire \reg_file[9][5]~q ;
wire \reg_file[1][5]~q ;
wire \reg_file[3][5]~q ;
wire \s_bus[5]~55_combout ;
wire \s_bus[5]~56_combout ;
wire \reg_file[7][5]~feeder_combout ;
wire \reg_file[7][5]~q ;
wire \reg_file[15][5]~feeder_combout ;
wire \reg_file[15][5]~q ;
wire \reg_file[13][5]~feeder_combout ;
wire \reg_file[13][5]~q ;
wire \reg_file[5][5]~feeder_combout ;
wire \reg_file[5][5]~q ;
wire \s_bus[5]~62_combout ;
wire \s_bus[5]~63_combout ;
wire \reg_file[6][5]~q ;
wire \reg_file[14][5]~q ;
wire \reg_file[4][5]~q ;
wire \reg_file[12][5]~feeder_combout ;
wire \reg_file[12][5]~q ;
wire \s_bus[5]~57_combout ;
wire \s_bus[5]~58_combout ;
wire \reg_file[8][5]~feeder_combout ;
wire \reg_file[8][5]~q ;
wire \reg_file[10][5]~q ;
wire \reg_file[2][5]~feeder_combout ;
wire \reg_file[2][5]~q ;
wire \reg_file[0][5]~feeder_combout ;
wire \reg_file[0][5]~q ;
wire \s_bus[5]~59_combout ;
wire \s_bus[5]~60_combout ;
wire \s_bus[5]~61_combout ;
wire \s_bus[5]~64_combout ;
wire \s_bus[5]~65_combout ;
wire \arithmetic_logic_unit|Add11~9 ;
wire \arithmetic_logic_unit|Add11~11 ;
wire \arithmetic_logic_unit|Add11~13 ;
wire \arithmetic_logic_unit|Add11~15 ;
wire \arithmetic_logic_unit|Add11~17 ;
wire \arithmetic_logic_unit|Add11~19 ;
wire \arithmetic_logic_unit|Add11~21 ;
wire \arithmetic_logic_unit|Add11~23 ;
wire \arithmetic_logic_unit|Add11~25 ;
wire \arithmetic_logic_unit|Add11~27 ;
wire \arithmetic_logic_unit|Add11~28_combout ;
wire \arithmetic_logic_unit|Mux5~3_combout ;
wire \arithmetic_logic_unit|Mux5~4_combout ;
wire \arithmetic_logic_unit|sum1[3]~7 ;
wire \arithmetic_logic_unit|Add0~1 ;
wire \arithmetic_logic_unit|Add0~3 ;
wire \arithmetic_logic_unit|Add0~5 ;
wire \arithmetic_logic_unit|Add0~7 ;
wire \arithmetic_logic_unit|sum1[8]~9 ;
wire \arithmetic_logic_unit|sum1[9]~11 ;
wire \arithmetic_logic_unit|sum1[10]~13 ;
wire \arithmetic_logic_unit|sum1[11]~15 ;
wire \arithmetic_logic_unit|sum1[12]~17 ;
wire \arithmetic_logic_unit|sum1[13]~19 ;
wire \arithmetic_logic_unit|sum1[14]~20_combout ;
wire \arithmetic_logic_unit|Reg3[12]~26_combout ;
wire \arithmetic_logic_unit|sum1[13]~18_combout ;
wire \arithmetic_logic_unit|sum1[12]~16_combout ;
wire \arithmetic_logic_unit|sum1[11]~14_combout ;
wire \arithmetic_logic_unit|sum1[10]~12_combout ;
wire \arithmetic_logic_unit|sum1[9]~10_combout ;
wire \arithmetic_logic_unit|sum1[8]~8_combout ;
wire \arithmetic_logic_unit|Add0~6_combout ;
wire \arithmetic_logic_unit|Add0~4_combout ;
wire \arithmetic_logic_unit|Add0~2_combout ;
wire \arithmetic_logic_unit|Add0~0_combout ;
wire \arithmetic_logic_unit|sum1[0]~0_combout ;
wire \arithmetic_logic_unit|Add1~1 ;
wire \arithmetic_logic_unit|Add1~3 ;
wire \arithmetic_logic_unit|Add1~5 ;
wire \arithmetic_logic_unit|Add1~7 ;
wire \arithmetic_logic_unit|Add1~9 ;
wire \arithmetic_logic_unit|Add1~11 ;
wire \arithmetic_logic_unit|Add1~13 ;
wire \arithmetic_logic_unit|Add1~15 ;
wire \arithmetic_logic_unit|Add1~17 ;
wire \arithmetic_logic_unit|Add1~19 ;
wire \arithmetic_logic_unit|Add1~21 ;
wire \arithmetic_logic_unit|Add1~23 ;
wire \arithmetic_logic_unit|Add1~25 ;
wire \arithmetic_logic_unit|Add1~27 ;
wire \arithmetic_logic_unit|Add1~28_combout ;
wire \arithmetic_logic_unit|Reg3[12]~25_combout ;
wire \arithmetic_logic_unit|Reg3~73_combout ;
wire \arithmetic_logic_unit|Add11~26_combout ;
wire \arithmetic_logic_unit|Add11~24_combout ;
wire \arithmetic_logic_unit|Add11~22_combout ;
wire \arithmetic_logic_unit|Add11~20_combout ;
wire \arithmetic_logic_unit|Add11~18_combout ;
wire \arithmetic_logic_unit|Add11~16_combout ;
wire \arithmetic_logic_unit|Add11~14_combout ;
wire \arithmetic_logic_unit|Add11~12_combout ;
wire \arithmetic_logic_unit|Add11~10_combout ;
wire \arithmetic_logic_unit|Add11~6_combout ;
wire \arithmetic_logic_unit|Add11~4_combout ;
wire \arithmetic_logic_unit|Add11~2_combout ;
wire \arithmetic_logic_unit|Add11~0_combout ;
wire \arithmetic_logic_unit|Add4~1 ;
wire \arithmetic_logic_unit|Add4~3 ;
wire \arithmetic_logic_unit|Add4~5 ;
wire \arithmetic_logic_unit|Add4~7 ;
wire \arithmetic_logic_unit|Add4~9 ;
wire \arithmetic_logic_unit|Add4~11 ;
wire \arithmetic_logic_unit|Add4~13 ;
wire \arithmetic_logic_unit|Add4~15 ;
wire \arithmetic_logic_unit|Add4~17 ;
wire \arithmetic_logic_unit|Add4~19 ;
wire \arithmetic_logic_unit|Add4~21 ;
wire \arithmetic_logic_unit|Add4~23 ;
wire \arithmetic_logic_unit|Add4~25 ;
wire \arithmetic_logic_unit|Add4~27 ;
wire \arithmetic_logic_unit|Add4~28_combout ;
wire \arithmetic_logic_unit|Mux5~5_combout ;
wire \arithmetic_logic_unit|Mux5~6_combout ;
wire \arithmetic_logic_unit|Mux5~7_combout ;
wire \arithmetic_logic_unit|Mux5~8_combout ;
wire \arithmetic_logic_unit|Reg3[10]~58_combout ;
wire \arithmetic_logic_unit|Reg3[10]~59_combout ;
wire \reg_file~35_combout ;
wire \mdr[14]~6_combout ;
wire \ctrl_unit|Selector54~0_combout ;
wire \ctrl_unit|addr_rnum_src[0]~3_combout ;
wire \ctrl_unit|Selector55~0_combout ;
wire \ctrl_unit|Selector56~0_combout ;
wire \mar~73_combout ;
wire \mar~74_combout ;
wire \mar~75_combout ;
wire \mar~76_combout ;
wire \mar[14]~14_combout ;
wire \ctrl_unit|addr_bus_ctrl~1_combout ;
wire \ctrl_unit|WideOr18~0_combout ;
wire \ctrl_unit|addr_bus_ctrl~0_combout ;
wire \Equal10~0_combout ;
wire \reg_file~72_combout ;
wire \mar[15]~20_combout ;
wire \mar~16_combout ;
wire \mar~17_combout ;
wire \mar~18_combout ;
wire \mar~19_combout ;
wire \mar[13]~13_combout ;
wire \mar~23_combout ;
wire \mar~24_combout ;
wire \mar~21_combout ;
wire \mar~22_combout ;
wire \mar[12]~12_combout ;
wire \arithmetic_logic_unit|ShiftLeft0~8_combout ;
wire \arithmetic_logic_unit|Reg3~64_combout ;
wire \arithmetic_logic_unit|Mux7~3_combout ;
wire \arithmetic_logic_unit|Mux7~0_combout ;
wire \arithmetic_logic_unit|Mux7~1_combout ;
wire \arithmetic_logic_unit|ShiftLeft0~9_combout ;
wire \arithmetic_logic_unit|Mux7~2_combout ;
wire \arithmetic_logic_unit|Mux7~4_combout ;
wire \arithmetic_logic_unit|Add1~24_combout ;
wire \arithmetic_logic_unit|Reg3~69_combout ;
wire \arithmetic_logic_unit|Add4~24_combout ;
wire \arithmetic_logic_unit|Mux7~5_combout ;
wire \arithmetic_logic_unit|Mux7~6_combout ;
wire \arithmetic_logic_unit|Mux7~7_combout ;
wire \arithmetic_logic_unit|Mux7~8_combout ;
wire \arithmetic_logic_unit|result[12]~feeder_combout ;
wire \mar~27_combout ;
wire \mar~28_combout ;
wire \mar~25_combout ;
wire \mar~26_combout ;
wire \mar[11]~11_combout ;
wire \arithmetic_logic_unit|ShiftLeft0~6_combout ;
wire \arithmetic_logic_unit|Reg3~62_combout ;
wire \arithmetic_logic_unit|ShiftLeft0~1_combout ;
wire \arithmetic_logic_unit|Mux8~2_combout ;
wire \arithmetic_logic_unit|Mux8~3_combout ;
wire \arithmetic_logic_unit|Reg3~63_combout ;
wire \arithmetic_logic_unit|Mux8~4_combout ;
wire \arithmetic_logic_unit|Reg3[10]~56_combout ;
wire \arithmetic_logic_unit|Reg3[10]~57_combout ;
wire \arithmetic_logic_unit|Add1~22_combout ;
wire \arithmetic_logic_unit|Add4~22_combout ;
wire \arithmetic_logic_unit|Mux8~9_combout ;
wire \arithmetic_logic_unit|Reg3[10]~55_combout ;
wire \arithmetic_logic_unit|Mux8~5_combout ;
wire \arithmetic_logic_unit|Add6~0_combout ;
wire \arithmetic_logic_unit|Mux8~6_combout ;
wire \arithmetic_logic_unit|Mux8~7_combout ;
wire \arithmetic_logic_unit|Mux8~8_combout ;
wire \arithmetic_logic_unit|Mux8~10_combout ;
wire \arithmetic_logic_unit|Mux8~11_combout ;
wire \arithmetic_logic_unit|Mux8~12_combout ;
wire \arithmetic_logic_unit|Reg3[10]~76_combout ;
wire \arithmetic_logic_unit|Mux8~0_combout ;
wire \arithmetic_logic_unit|Reg3[10]~49_combout ;
wire \arithmetic_logic_unit|Reg3[10]~50_combout ;
wire \arithmetic_logic_unit|Reg3[10]~51_combout ;
wire \arithmetic_logic_unit|Add6~1 ;
wire \arithmetic_logic_unit|Add6~2_combout ;
wire \arithmetic_logic_unit|Add6~3 ;
wire \arithmetic_logic_unit|Add6~4_combout ;
wire \arithmetic_logic_unit|Add6~5 ;
wire \arithmetic_logic_unit|Add6~6_combout ;
wire \arithmetic_logic_unit|LessThan0~0_combout ;
wire \arithmetic_logic_unit|Add6~7 ;
wire \arithmetic_logic_unit|Add6~9 ;
wire \arithmetic_logic_unit|Add6~10_combout ;
wire \arithmetic_logic_unit|Add6~8_combout ;
wire \arithmetic_logic_unit|sum1[14]~21 ;
wire \arithmetic_logic_unit|sum1[15]~22_combout ;
wire \arithmetic_logic_unit|Add6~11 ;
wire \arithmetic_logic_unit|Add6~13 ;
wire \arithmetic_logic_unit|Add6~14_combout ;
wire \arithmetic_logic_unit|Add6~12_combout ;
wire \arithmetic_logic_unit|LessThan0~1_combout ;
wire \arithmetic_logic_unit|Reg3[10]~48_combout ;
wire \arithmetic_logic_unit|Mux10~12_combout ;
wire \arithmetic_logic_unit|Mux8~1_combout ;
wire \arithmetic_logic_unit|Mux8~13_combout ;
wire \arithmetic_logic_unit|result[11]~feeder_combout ;
wire \mar~31_combout ;
wire \mar~32_combout ;
wire \mar~29_combout ;
wire \mar~30_combout ;
wire \mar[10]~10_combout ;
wire \arithmetic_logic_unit|Mux9~1_combout ;
wire \arithmetic_logic_unit|Mux9~0_combout ;
wire \arithmetic_logic_unit|Reg3~60_combout ;
wire \arithmetic_logic_unit|Mux9~2_combout ;
wire \arithmetic_logic_unit|Mux9~3_combout ;
wire \arithmetic_logic_unit|ShiftLeft0~7_combout ;
wire \arithmetic_logic_unit|Mux9~4_combout ;
wire \arithmetic_logic_unit|Add4~20_combout ;
wire \arithmetic_logic_unit|Reg3~61_combout ;
wire \arithmetic_logic_unit|Mux9~5_combout ;
wire \arithmetic_logic_unit|Mux9~6_combout ;
wire \arithmetic_logic_unit|Add8~0_combout ;
wire \arithmetic_logic_unit|Mux9~7_combout ;
wire \arithmetic_logic_unit|Add1~20_combout ;
wire \arithmetic_logic_unit|Mux9~8_combout ;
wire \arithmetic_logic_unit|Mux9~9_combout ;
wire \arithmetic_logic_unit|Mux9~10_combout ;
wire \arithmetic_logic_unit|Mux9~11_combout ;
wire \arithmetic_logic_unit|Mux9~12_combout ;
wire \mar~35_combout ;
wire \mar~36_combout ;
wire \mar~33_combout ;
wire \mar~34_combout ;
wire \mar[9]~9_combout ;
wire \mar~39_combout ;
wire \mar~40_combout ;
wire \mar~37_combout ;
wire \mar~38_combout ;
wire \mar[8]~8_combout ;
wire \mar~43_combout ;
wire \mar~44_combout ;
wire \mar~41_combout ;
wire \mar~42_combout ;
wire \mar[7]~7_combout ;
wire \mar~47_combout ;
wire \mar~48_combout ;
wire \mar~45_combout ;
wire \mar~46_combout ;
wire \mar[6]~6_combout ;
wire \mar~51_combout ;
wire \mar~52_combout ;
wire \mar~49_combout ;
wire \mar~50_combout ;
wire \mar[5]~5_combout ;
wire \mar~55_combout ;
wire \mar~56_combout ;
wire \mar~53_combout ;
wire \mar~54_combout ;
wire \mar[4]~4_combout ;
wire \mar~59_combout ;
wire \mar~60_combout ;
wire \mar~57_combout ;
wire \mar~58_combout ;
wire \mar[3]~3_combout ;
wire \arithmetic_logic_unit|Reg3[2]~23_combout ;
wire \arithmetic_logic_unit|Reg3[2]~24_combout ;
wire \arithmetic_logic_unit|Reg3[2]~17_combout ;
wire \arithmetic_logic_unit|Add5~6_combout ;
wire \arithmetic_logic_unit|Reg3[12]~20_combout ;
wire \arithmetic_logic_unit|Reg3[2]~21_combout ;
wire \arithmetic_logic_unit|Add10~0_combout ;
wire \arithmetic_logic_unit|Add2~1 ;
wire \arithmetic_logic_unit|Add2~3 ;
wire \arithmetic_logic_unit|Add2~5 ;
wire \arithmetic_logic_unit|Add2~6_combout ;
wire \arithmetic_logic_unit|Add2~4_combout ;
wire \arithmetic_logic_unit|Add2~2_combout ;
wire \arithmetic_logic_unit|Add2~0_combout ;
wire \arithmetic_logic_unit|Add3~1 ;
wire \arithmetic_logic_unit|Add3~3 ;
wire \arithmetic_logic_unit|Add3~5 ;
wire \arithmetic_logic_unit|Add3~6_combout ;
wire \arithmetic_logic_unit|Reg3[2]~18_combout ;
wire \arithmetic_logic_unit|Add4~6_combout ;
wire \arithmetic_logic_unit|Reg3[10]~19_combout ;
wire \arithmetic_logic_unit|Add1~6_combout ;
wire \arithmetic_logic_unit|Mux16~0_combout ;
wire \arithmetic_logic_unit|Mux16~1_combout ;
wire \arithmetic_logic_unit|Mux16~2_combout ;
wire \arithmetic_logic_unit|Mux16~3_combout ;
wire \arithmetic_logic_unit|Mux16~4_combout ;
wire \arithmetic_logic_unit|Mux16~5_combout ;
wire \arithmetic_logic_unit|Reg3[3]~2_combout ;
wire \arithmetic_logic_unit|LessThan4~0_combout ;
wire \arithmetic_logic_unit|ShiftLeft0~2_combout ;
wire \arithmetic_logic_unit|Reg3[2]~78_combout ;
wire \arithmetic_logic_unit|Mux16~10_combout ;
wire \arithmetic_logic_unit|Reg3[2]~28_combout ;
wire \arithmetic_logic_unit|Reg3~31_combout ;
wire \arithmetic_logic_unit|Mux16~6_combout ;
wire \arithmetic_logic_unit|Mux16~7_combout ;
wire \arithmetic_logic_unit|Mux16~8_combout ;
wire \arithmetic_logic_unit|Mux16~9_combout ;
wire \arithmetic_logic_unit|Mux16~11_combout ;
wire \arithmetic_logic_unit|Reg3[2]~29_combout ;
wire \arithmetic_logic_unit|result[3]~feeder_combout ;
wire \mar~63_combout ;
wire \mar~64_combout ;
wire \mar~61_combout ;
wire \mar~62_combout ;
wire \mar[2]~2_combout ;
wire \reg_file[2][1]~q ;
wire \reg_file[0][1]~q ;
wire \mar~65_combout ;
wire \mar~66_combout ;
wire \reg_file[6][1]~q ;
wire \reg_file[4][1]~q ;
wire \mar~67_combout ;
wire \mar~68_combout ;
wire \mar[1]~1_combout ;
wire \mar~71_combout ;
wire \mar~72_combout ;
wire \mar~69_combout ;
wire \mar~70_combout ;
wire \mar[0]~0_combout ;
wire \mem_ub_addr[0]~1 ;
wire \mem_ub_addr[1]~3 ;
wire \mem_ub_addr[2]~5 ;
wire \mem_ub_addr[3]~7 ;
wire \mem_ub_addr[4]~9 ;
wire \mem_ub_addr[5]~11 ;
wire \mem_ub_addr[6]~13 ;
wire \mem_ub_addr[7]~15 ;
wire \mem_ub_addr[8]~17 ;
wire \mem_ub_addr[9]~19 ;
wire \mem_ub_addr[10]~21 ;
wire \mem_ub_addr[11]~23 ;
wire \mem_ub_addr[12]~25 ;
wire \mem_ub_addr[13]~27 ;
wire \mem_ub_addr[14]~28_combout ;
wire \mem_ub_addr[13]~26_combout ;
wire \ctrl_unit|ctrl_reg_bus~7_combout ;
wire \ctrl_unit|ctrl_reg_bus~8_combout ;
wire \ctrl_reg[1]~feeder_combout ;
wire \mar~77_combout ;
wire \mar~78_combout ;
wire \mar~79_combout ;
wire \mar~80_combout ;
wire \mar[15]~15_combout ;
wire \arithmetic_logic_unit|result[15]~feeder_combout ;
wire \mem_ub_addr[14]~29 ;
wire \mem_ub_addr[15]~30_combout ;
wire \ram|memory_rtl_0|auto_generated|decode2|w_anode874w[3]~0_combout ;
wire \ctrl_unit|Mux12~0_combout ;
wire \ctrl_unit|ctrl_reg_bus~9_combout ;
wire \ram|memory_rtl_0|auto_generated|decode3|w_anode874w[3]~0_combout ;
wire \mem_ub_addr[0]~0_combout ;
wire \mem_ub_addr[1]~2_combout ;
wire \mem_ub_addr[2]~4_combout ;
wire \mem_ub_addr[3]~6_combout ;
wire \mem_ub_addr[4]~8_combout ;
wire \mem_ub_addr[5]~10_combout ;
wire \mem_ub_addr[6]~12_combout ;
wire \mem_ub_addr[7]~14_combout ;
wire \mem_ub_addr[8]~16_combout ;
wire \mem_ub_addr[9]~18_combout ;
wire \mem_ub_addr[10]~20_combout ;
wire \mem_ub_addr[11]~22_combout ;
wire \mem_ub_addr[12]~24_combout ;
wire \ram|memory_rtl_0|auto_generated|ram_block1a38~portadataout ;
wire \ram|memory_rtl_0|auto_generated|decode2|w_anode884w[3]~0_combout ;
wire \ram|memory_rtl_0|auto_generated|decode3|w_anode884w[3]~0_combout ;
wire \ram|memory_rtl_0|auto_generated|ram_block1a46~portadataout ;
wire \ram|memory_rtl_0|auto_generated|mux4|result_node[6]~39_combout ;
wire \ram|memory_rtl_0|auto_generated|decode2|w_anode894w[3]~0_combout ;
wire \ram|memory_rtl_0|auto_generated|decode3|w_anode894w[3]~0_combout ;
wire \ram|memory_rtl_0|auto_generated|ram_block1a54~portadataout ;
wire \ram|memory_rtl_0|auto_generated|decode2|w_anode904w[3]~0_combout ;
wire \ram|memory_rtl_0|auto_generated|decode3|w_anode904w[3]~0_combout ;
wire \ram|memory_rtl_0|auto_generated|ram_block1a62~portadataout ;
wire \ram|memory_rtl_0|auto_generated|mux4|result_node[6]~40_combout ;
wire \ram|memory_rtl_0|auto_generated|decode2|w_anode864w[3]~0_combout ;
wire \ram|memory_rtl_0|auto_generated|decode3|w_anode864w[3]~0_combout ;
wire \ram|memory_rtl_0|auto_generated|ram_block1a30~portadataout ;
wire \ram|memory_rtl_0|auto_generated|decode2|w_anode854w[3]~0_combout ;
wire \ram|memory_rtl_0|auto_generated|decode3|w_anode854w[3]~0_combout ;
wire \ram|memory_rtl_0|auto_generated|ram_block1a22~portadataout ;
wire \ram|memory_rtl_0|auto_generated|mux4|result_node[6]~37_combout ;
wire \ram|memory_rtl_0|auto_generated|decode2|w_anode827w[3]~0_combout ;
wire \ram|memory_rtl_0|auto_generated|decode3|w_anode827w[3]~0_combout ;
wire \ram|memory_rtl_0|auto_generated|ram_block1a6~portadataout ;
wire \ram|memory_rtl_0|auto_generated|decode2|w_anode844w[3]~0_combout ;
wire \ram|memory_rtl_0|auto_generated|decode3|w_anode844w[3]~0_combout ;
wire \ram|memory_rtl_0|auto_generated|ram_block1a14~portadataout ;
wire \ram|memory_rtl_0|auto_generated|mux4|result_node[6]~36_combout ;
wire \ram|memory_rtl_0|auto_generated|mux4|result_node[6]~38_combout ;
wire \ram|memory_rtl_0|auto_generated|mux4|result_node[6]~41_combout ;
wire \mdr[1]~16_combout ;
wire \reg_file~36_combout ;
wire \reg_file[16][14]~feeder_combout ;
wire \reg_file[16][14]~q ;
wire \s_bus[14]~155_combout ;
wire \s_bus[14]~156_combout ;
wire \s_bus[14]~162_combout ;
wire \s_bus[14]~163_combout ;
wire \s_bus[14]~157_combout ;
wire \s_bus[14]~158_combout ;
wire \s_bus[14]~159_combout ;
wire \s_bus[14]~160_combout ;
wire \s_bus[14]~161_combout ;
wire \s_bus[14]~164_combout ;
wire \s_bus[14]~165_combout ;
wire \arithmetic_logic_unit|Mux4~21_combout ;
wire \arithmetic_logic_unit|Mux4~22_combout ;
wire \arithmetic_logic_unit|Mux4~23_combout ;
wire \arithmetic_logic_unit|Mux4~20_combout ;
wire \arithmetic_logic_unit|Mux4~24_combout ;
wire \arithmetic_logic_unit|Reg3[10]~34_combout ;
wire \arithmetic_logic_unit|Mux4~17_combout ;
wire \arithmetic_logic_unit|Mux4~18_combout ;
wire \arithmetic_logic_unit|Mux4~19_combout ;
wire \arithmetic_logic_unit|Mux4~25_combout ;
wire \arithmetic_logic_unit|Mux4~30_combout ;
wire \arithmetic_logic_unit|Add1~29 ;
wire \arithmetic_logic_unit|Add1~30_combout ;
wire \arithmetic_logic_unit|Mux4~29_combout ;
wire \arithmetic_logic_unit|Add11~29 ;
wire \arithmetic_logic_unit|Add11~30_combout ;
wire \arithmetic_logic_unit|Add4~29 ;
wire \arithmetic_logic_unit|Add4~30_combout ;
wire \arithmetic_logic_unit|Mux4~28_combout ;
wire \arithmetic_logic_unit|Mux4~33_combout ;
wire \arithmetic_logic_unit|Mux4~34_combout ;
wire \arithmetic_logic_unit|Mux4~26_combout ;
wire \arithmetic_logic_unit|Mux4~27_combout ;
wire \arithmetic_logic_unit|Mux4~31_combout ;
wire \arithmetic_logic_unit|Mux4~32_combout ;
wire \arithmetic_logic_unit|Mux11~2_combout ;
wire \arithmetic_logic_unit|Mux3~6_combout ;
wire \arithmetic_logic_unit|Mux3~8_combout ;
wire \arithmetic_logic_unit|Mux3~9_combout ;
wire \arithmetic_logic_unit|PSW_o~1_combout ;
wire \arithmetic_logic_unit|PSW_o~2_combout ;
wire \arithmetic_logic_unit|Reg3~74_combout ;
wire \arithmetic_logic_unit|Reg3~75_combout ;
wire \arithmetic_logic_unit|Mux3~5_combout ;
wire \arithmetic_logic_unit|Mux3~11_combout ;
wire \arithmetic_logic_unit|Mux3~10_combout ;
wire \psw_in[0]~feeder_combout ;
wire \ctrl_unit|Selector22~0_combout ;
wire \ctrl_unit|psw[1]~10_combout ;
wire \ctrl_unit|psw[1]~9_combout ;
wire \arithmetic_logic_unit|Add12~0_combout ;
wire \arithmetic_logic_unit|Add5~1 ;
wire \arithmetic_logic_unit|Add5~3 ;
wire \arithmetic_logic_unit|Add5~5 ;
wire \arithmetic_logic_unit|Add5~7 ;
wire \arithmetic_logic_unit|Add5~8_combout ;
wire \arithmetic_logic_unit|Reg3[4]~37_combout ;
wire \arithmetic_logic_unit|Reg3[4]~36_combout ;
wire \arithmetic_logic_unit|Reg3~35_combout ;
wire \arithmetic_logic_unit|Add2~7 ;
wire \arithmetic_logic_unit|Add2~8_combout ;
wire \arithmetic_logic_unit|Add1~8_combout ;
wire \arithmetic_logic_unit|Mux15~5_combout ;
wire \arithmetic_logic_unit|Add3~7 ;
wire \arithmetic_logic_unit|Add3~8_combout ;
wire \arithmetic_logic_unit|Mux15~6_combout ;
wire \arithmetic_logic_unit|Mux15~7_combout ;
wire \arithmetic_logic_unit|Add4~8_combout ;
wire \arithmetic_logic_unit|Mux15~8_combout ;
wire \arithmetic_logic_unit|Mux15~9_combout ;
wire \arithmetic_logic_unit|Mux15~10_combout ;
wire \arithmetic_logic_unit|Reg3~32_combout ;
wire \arithmetic_logic_unit|Mux15~0_combout ;
wire \arithmetic_logic_unit|Mux15~1_combout ;
wire \arithmetic_logic_unit|Mux15~2_combout ;
wire \arithmetic_logic_unit|Mux15~3_combout ;
wire \arithmetic_logic_unit|Mux15~4_combout ;
wire \arithmetic_logic_unit|ShiftLeft0~3_combout ;
wire \arithmetic_logic_unit|Mux15~12_combout ;
wire \arithmetic_logic_unit|Mux15~13_combout ;
wire \arithmetic_logic_unit|Mux15~11_combout ;
wire \arithmetic_logic_unit|result[4]~feeder_combout ;
wire \ID|ImByte[4]~feeder_combout ;
wire \byte_manipulator|dst_val[2]~0_combout ;
wire \byte_manipulator|Mux3~0_combout ;
wire \byte_manipulator|dst_val[2]~1_combout ;
wire \byte_manipulator|dst_out[4]~feeder_combout ;
wire \reg_file~14_combout ;
wire \mdr[4]~12_combout ;
wire \ram|memory_rtl_0|auto_generated|address_reg_b[1]~feeder_combout ;
wire \ram|memory_rtl_0|auto_generated|address_reg_b[0]~feeder_combout ;
wire \mdr[12]~4_combout ;
wire \ram|memory_rtl_0|auto_generated|ram_block1a52~portadataout ;
wire \ram|memory_rtl_0|auto_generated|ram_block1a60~portadataout ;
wire \ram|memory_rtl_0|auto_generated|mux4|result_node[4]~28_combout ;
wire \ram|memory_rtl_0|auto_generated|ram_block1a44~portadataout ;
wire \ram|memory_rtl_0|auto_generated|ram_block1a36~portadataout ;
wire \ram|memory_rtl_0|auto_generated|mux4|result_node[4]~27_combout ;
wire \ram|memory_rtl_0|auto_generated|ram_block1a4~portadataout ;
wire \ram|memory_rtl_0|auto_generated|ram_block1a12~portadataout ;
wire \ram|memory_rtl_0|auto_generated|mux4|result_node[4]~24_combout ;
wire \ram|memory_rtl_0|auto_generated|ram_block1a28~portadataout ;
wire \ram|memory_rtl_0|auto_generated|ram_block1a20~portadataout ;
wire \ram|memory_rtl_0|auto_generated|mux4|result_node[4]~25_combout ;
wire \ram|memory_rtl_0|auto_generated|mux4|result_node[4]~26_combout ;
wire \ram|memory_rtl_0|auto_generated|mux4|result_node[4]~29_combout ;
wire \ram|memory_rtl_0|auto_generated|ram_block1a36~PORTBDATAOUT0 ;
wire \ram|memory_rtl_0|auto_generated|ram_block1a44~PORTBDATAOUT0 ;
wire \ram|memory_rtl_0|auto_generated|mux5|result_node[4]~27_combout ;
wire \ram|memory_rtl_0|auto_generated|address_reg_b[2]~feeder_combout ;
wire \ram|memory_rtl_0|auto_generated|ram_block1a52~PORTBDATAOUT0 ;
wire \ram|memory_rtl_0|auto_generated|ram_block1a60~PORTBDATAOUT0 ;
wire \ram|memory_rtl_0|auto_generated|mux5|result_node[4]~28_combout ;
wire \ram|memory_rtl_0|auto_generated|ram_block1a12~PORTBDATAOUT0 ;
wire \ram|memory_rtl_0|auto_generated|ram_block1a4~PORTBDATAOUT0 ;
wire \ram|memory_rtl_0|auto_generated|mux5|result_node[4]~24_combout ;
wire \ram|memory_rtl_0|auto_generated|ram_block1a28~PORTBDATAOUT0 ;
wire \ram|memory_rtl_0|auto_generated|ram_block1a20~PORTBDATAOUT0 ;
wire \ram|memory_rtl_0|auto_generated|mux5|result_node[4]~25_combout ;
wire \ram|memory_rtl_0|auto_generated|mux5|result_node[4]~26_combout ;
wire \ram|memory_rtl_0|auto_generated|mux5|result_node[4]~29_combout ;
wire \reg_file~15_combout ;
wire \reg_file[16][4]~feeder_combout ;
wire \reg_file[16][4]~q ;
wire \ctrl_unit|Mux3~0_combout ;
wire \ctrl_unit|Mux2~0_combout ;
wire \Mux107~0_combout ;
wire \Mux107~1_combout ;
wire \Mux107~7_combout ;
wire \Mux107~8_combout ;
wire \Mux107~4_combout ;
wire \Mux107~5_combout ;
wire \Mux107~2_combout ;
wire \Mux107~3_combout ;
wire \Mux107~6_combout ;
wire \Mux107~9_combout ;
wire \instr_reg[4]~10_combout ;
wire \instr_reg[4]~feeder_combout ;
wire \ID|SRCCON[1]~feeder_combout ;
wire \ID|SRCCON[0]~0_combout ;
wire \ID|SRCCON[0]~2_combout ;
wire \ctrl_unit|Mux18~0_combout ;
wire \ctrl_unit|alu_rnum_dst[1]~feeder_combout ;
wire \ctrl_unit|dbus_rnum_dst[2]~18_combout ;
wire \ctrl_unit|alu_rnum_dst[2]~19_combout ;
wire \ctrl_unit|alu_rnum_dst[2]~34_combout ;
wire \ctrl_unit|alu_rnum_dst[2]~24_combout ;
wire \ctrl_unit|alu_rnum_dst[2]~35_combout ;
wire \ctrl_unit|alu_rnum_dst[2]~25_combout ;
wire \ctrl_unit|alu_rnum_dst[2]~26_combout ;
wire \ctrl_unit|alu_rnum_dst[2]~27_combout ;
wire \ctrl_unit|alu_rnum_dst[2]~28_combout ;
wire \ctrl_unit|alu_rnum_dst[2]~29_combout ;
wire \ctrl_unit|alu_rnum_dst[2]~30_combout ;
wire \ctrl_unit|alu_rnum_dst[2]~22_combout ;
wire \ctrl_unit|alu_rnum_dst[2]~20_combout ;
wire \ctrl_unit|alu_rnum_dst[2]~21_combout ;
wire \ctrl_unit|dbus_rnum_dst[2]~19_combout ;
wire \ctrl_unit|alu_rnum_dst[2]~23_combout ;
wire \ctrl_unit|alu_rnum_dst[2]~31_combout ;
wire \ctrl_unit|alu_op[3]~9_combout ;
wire \ctrl_unit|alu_rnum_dst[2]~33_combout ;
wire \ctrl_unit|alu_rnum_dst[2]~32_combout ;
wire \reg_file[12][1]~feeder_combout ;
wire \reg_file[12][1]~q ;
wire \reg_file[8][1]~feeder_combout ;
wire \reg_file[8][1]~q ;
wire \Mux46~4_combout ;
wire \Mux46~5_combout ;
wire \reg_file[14][1]~q ;
wire \reg_file[10][1]~feeder_combout ;
wire \reg_file[10][1]~q ;
wire \Mux46~2_combout ;
wire \Mux46~3_combout ;
wire \Mux46~6_combout ;
wire \Mux46~9_combout ;
wire \arithmetic_logic_unit|ShiftLeft0~5_combout ;
wire \arithmetic_logic_unit|Reg3~43_combout ;
wire \arithmetic_logic_unit|Mux4~12_combout ;
wire \arithmetic_logic_unit|Mux4~13_combout ;
wire \arithmetic_logic_unit|Mux4~10_combout ;
wire \arithmetic_logic_unit|Mux4~11_combout ;
wire \reg_file[16][9]~q ;
wire \s_bus[9]~106_combout ;
wire \s_bus[9]~107_combout ;
wire \s_bus[9]~99_combout ;
wire \s_bus[9]~100_combout ;
wire \s_bus[9]~101_combout ;
wire \s_bus[9]~102_combout ;
wire \s_bus[9]~103_combout ;
wire \s_bus[9]~104_combout ;
wire \s_bus[9]~105_combout ;
wire \s_bus[9]~108_combout ;
wire \arithmetic_logic_unit|Mux11~3_combout ;
wire \arithmetic_logic_unit|Mux11~4_combout ;
wire \arithmetic_logic_unit|Mux11~5_combout ;
wire \arithmetic_logic_unit|Mux11~12_combout ;
wire \arithmetic_logic_unit|Mux4~16_combout ;
wire \arithmetic_logic_unit|Add4~16_combout ;
wire \arithmetic_logic_unit|Add1~16_combout ;
wire \arithmetic_logic_unit|Mux11~6_combout ;
wire \arithmetic_logic_unit|Mux11~7_combout ;
wire \arithmetic_logic_unit|Mux11~8_combout ;
wire \arithmetic_logic_unit|Mux11~9_combout ;
wire \arithmetic_logic_unit|Reg3~44_combout ;
wire \arithmetic_logic_unit|Mux4~14_combout ;
wire \arithmetic_logic_unit|Mux4~15_combout ;
wire \arithmetic_logic_unit|Mux11~10_combout ;
wire \arithmetic_logic_unit|Mux11~11_combout ;
wire \arithmetic_logic_unit|result[8]~feeder_combout ;
wire \reg_file~22_combout ;
wire \mdr[8]~0_combout ;
wire \mdr[0]~8_combout ;
wire \ram|memory_rtl_0|auto_generated|ram_block1a48~PORTBDATAOUT0 ;
wire \ram|memory_rtl_0|auto_generated|ram_block1a56~PORTBDATAOUT0 ;
wire \ram|memory_rtl_0|auto_generated|mux5|result_node[0]~4_combout ;
wire \ram|memory_rtl_0|auto_generated|ram_block1a40~PORTBDATAOUT0 ;
wire \ram|memory_rtl_0|auto_generated|ram_block1a32~PORTBDATAOUT0 ;
wire \ram|memory_rtl_0|auto_generated|mux5|result_node[0]~3_combout ;
wire \ram|memory_rtl_0|auto_generated|ram_block1a8~PORTBDATAOUT0 ;
wire \ram|memory_rtl_0|auto_generated|ram_block1a0~PORTBDATAOUT0 ;
wire \ram|memory_rtl_0|auto_generated|mux5|result_node[0]~0_combout ;
wire \ram|memory_rtl_0|auto_generated|ram_block1a16~PORTBDATAOUT0 ;
wire \ram|memory_rtl_0|auto_generated|ram_block1a24~PORTBDATAOUT0 ;
wire \ram|memory_rtl_0|auto_generated|mux5|result_node[0]~1_combout ;
wire \ram|memory_rtl_0|auto_generated|mux5|result_node[0]~2_combout ;
wire \ram|memory_rtl_0|auto_generated|mux5|result_node[0]~5_combout ;
wire \ram|memory_rtl_0|auto_generated|ram_block1a56~portadataout ;
wire \ram|memory_rtl_0|auto_generated|ram_block1a48~portadataout ;
wire \ram|memory_rtl_0|auto_generated|mux4|result_node[0]~4_combout ;
wire \ram|memory_rtl_0|auto_generated|ram_block1a40~portadataout ;
wire \ram|memory_rtl_0|auto_generated|ram_block1a32~portadataout ;
wire \ram|memory_rtl_0|auto_generated|mux4|result_node[0]~3_combout ;
wire \ram|memory_rtl_0|auto_generated|ram_block1a24~portadataout ;
wire \ram|memory_rtl_0|auto_generated|ram_block1a16~portadataout ;
wire \ram|memory_rtl_0|auto_generated|mux4|result_node[0]~1_combout ;
wire \ram|memory_rtl_0|auto_generated|ram_block1a0~portadataout ;
wire \ram|memory_rtl_0|auto_generated|ram_block1a8~portadataout ;
wire \ram|memory_rtl_0|auto_generated|mux4|result_node[0]~0_combout ;
wire \ram|memory_rtl_0|auto_generated|mux4|result_node[0]~2_combout ;
wire \ram|memory_rtl_0|auto_generated|mux4|result_node[0]~5_combout ;
wire \reg_file~23_combout ;
wire \reg_file[16][8]~feeder_combout ;
wire \reg_file[16][8]~q ;
wire \Mux103~7_combout ;
wire \Mux103~8_combout ;
wire \Mux103~0_combout ;
wire \Mux103~1_combout ;
wire \Mux103~2_combout ;
wire \Mux103~3_combout ;
wire \Mux103~4_combout ;
wire \Mux103~5_combout ;
wire \Mux103~6_combout ;
wire \Mux103~9_combout ;
wire \instr_reg[8]~4_combout ;
wire \ID|DEC~q ;
wire \ctrl_unit|alu_op~24_combout ;
wire \ctrl_unit|Selector13~7_combout ;
wire \ctrl_unit|Add4~2_combout ;
wire \ctrl_unit|Selector13~21_combout ;
wire \ctrl_unit|Selector13~22_combout ;
wire \ctrl_unit|Selector13~18_combout ;
wire \ctrl_unit|Selector13~15_combout ;
wire \ctrl_unit|Add5~2_combout ;
wire \ctrl_unit|Selector13~16_combout ;
wire \ctrl_unit|Selector13~17_combout ;
wire \ctrl_unit|Selector13~19_combout ;
wire \ctrl_unit|Selector13~20_combout ;
wire \ctrl_unit|Selector13~10_combout ;
wire \ctrl_unit|Selector13~23_combout ;
wire \ctrl_unit|Selector13~8_combout ;
wire \ctrl_unit|Selector13~9_combout ;
wire \ctrl_unit|Selector13~11_combout ;
wire \ctrl_unit|Selector13~12_combout ;
wire \ctrl_unit|Selector13~13_combout ;
wire \ctrl_unit|Selector13~14_combout ;
wire \ctrl_unit|Selector13~24_combout ;
wire \ctrl_unit|Selector13~25_combout ;
wire \arithmetic_logic_unit|Mux14~10_combout ;
wire \arithmetic_logic_unit|Mux14~0_combout ;
wire \arithmetic_logic_unit|Mux14~2_combout ;
wire \arithmetic_logic_unit|Mux14~12_combout ;
wire \arithmetic_logic_unit|Mux14~13_combout ;
wire \arithmetic_logic_unit|Mux14~1_combout ;
wire \arithmetic_logic_unit|Mux14~3_combout ;
wire \arithmetic_logic_unit|Mux14~5_combout ;
wire \arithmetic_logic_unit|Add12~9 ;
wire \arithmetic_logic_unit|Add12~10_combout ;
wire \arithmetic_logic_unit|Mux14~4_combout ;
wire \arithmetic_logic_unit|Mux14~6_combout ;
wire \arithmetic_logic_unit|Add5~9 ;
wire \arithmetic_logic_unit|Add5~10_combout ;
wire \arithmetic_logic_unit|Mux4~3_combout ;
wire \arithmetic_logic_unit|Add4~10_combout ;
wire \arithmetic_logic_unit|Mux4~0_combout ;
wire \arithmetic_logic_unit|Add1~10_combout ;
wire \arithmetic_logic_unit|Mux4~2_combout ;
wire \arithmetic_logic_unit|Add2~9 ;
wire \arithmetic_logic_unit|Add2~10_combout ;
wire \arithmetic_logic_unit|Add3~9 ;
wire \arithmetic_logic_unit|Add3~10_combout ;
wire \arithmetic_logic_unit|Mux4~1_combout ;
wire \arithmetic_logic_unit|Mux14~7_combout ;
wire \arithmetic_logic_unit|Mux14~8_combout ;
wire \arithmetic_logic_unit|Mux14~9_combout ;
wire \arithmetic_logic_unit|Mux14~11_combout ;
wire \arithmetic_logic_unit|result[5]~feeder_combout ;
wire \mdr[5]~13_combout ;
wire \mdr[13]~5_combout ;
wire \ram|memory_rtl_0|auto_generated|ram_block1a37~portadataout ;
wire \ram|memory_rtl_0|auto_generated|ram_block1a45~portadataout ;
wire \ram|memory_rtl_0|auto_generated|mux4|result_node[5]~33_combout ;
wire \ram|memory_rtl_0|auto_generated|ram_block1a61~portadataout ;
wire \ram|memory_rtl_0|auto_generated|ram_block1a53~portadataout ;
wire \ram|memory_rtl_0|auto_generated|mux4|result_node[5]~34_combout ;
wire \ram|memory_rtl_0|auto_generated|ram_block1a13~portadataout ;
wire \ram|memory_rtl_0|auto_generated|ram_block1a5~portadataout ;
wire \ram|memory_rtl_0|auto_generated|mux4|result_node[5]~30_combout ;
wire \ram|memory_rtl_0|auto_generated|ram_block1a29~portadataout ;
wire \ram|memory_rtl_0|auto_generated|ram_block1a21~portadataout ;
wire \ram|memory_rtl_0|auto_generated|mux4|result_node[5]~31_combout ;
wire \ram|memory_rtl_0|auto_generated|mux4|result_node[5]~32_combout ;
wire \ram|memory_rtl_0|auto_generated|mux4|result_node[5]~35_combout ;
wire \ram|memory_rtl_0|auto_generated|ram_block1a61~PORTBDATAOUT0 ;
wire \ram|memory_rtl_0|auto_generated|ram_block1a53~PORTBDATAOUT0 ;
wire \ram|memory_rtl_0|auto_generated|mux5|result_node[5]~34_combout ;
wire \ram|memory_rtl_0|auto_generated|ram_block1a37~PORTBDATAOUT0 ;
wire \ram|memory_rtl_0|auto_generated|ram_block1a45~PORTBDATAOUT0 ;
wire \ram|memory_rtl_0|auto_generated|mux5|result_node[5]~33_combout ;
wire \ram|memory_rtl_0|auto_generated|ram_block1a13~PORTBDATAOUT0 ;
wire \ram|memory_rtl_0|auto_generated|ram_block1a5~PORTBDATAOUT0 ;
wire \ram|memory_rtl_0|auto_generated|mux5|result_node[5]~30_combout ;
wire \ram|memory_rtl_0|auto_generated|ram_block1a21~PORTBDATAOUT0 ;
wire \ram|memory_rtl_0|auto_generated|ram_block1a29~PORTBDATAOUT0 ;
wire \ram|memory_rtl_0|auto_generated|mux5|result_node[5]~31_combout ;
wire \ram|memory_rtl_0|auto_generated|mux5|result_node[5]~32_combout ;
wire \ram|memory_rtl_0|auto_generated|mux5|result_node[5]~35_combout ;
wire \ID|ImByte[5]~feeder_combout ;
wire \byte_manipulator|Mux2~0_combout ;
wire \byte_manipulator|dst_out[5]~feeder_combout ;
wire \reg_file~16_combout ;
wire \reg_file~17_combout ;
wire \reg_file[16][5]~feeder_combout ;
wire \reg_file[16][5]~q ;
wire \Mux106~0_combout ;
wire \Mux106~1_combout ;
wire \Mux106~4_combout ;
wire \Mux106~5_combout ;
wire \Mux106~2_combout ;
wire \Mux106~3_combout ;
wire \Mux106~6_combout ;
wire \Mux106~7_combout ;
wire \Mux106~8_combout ;
wire \Mux106~9_combout ;
wire \instr_reg[5]~2_combout ;
wire \instr_reg[5]~feeder_combout ;
wire \ctrl_unit|Mux17~0_combout ;
wire \ctrl_unit|alu_rnum_dst[2]~feeder_combout ;
wire \Mux47~7_combout ;
wire \Mux47~8_combout ;
wire \Mux47~0_combout ;
wire \Mux47~1_combout ;
wire \Mux47~2_combout ;
wire \Mux47~3_combout ;
wire \Mux47~4_combout ;
wire \Mux47~5_combout ;
wire \Mux47~6_combout ;
wire \Mux47~9_combout ;
wire \arithmetic_logic_unit|Mux19~0_combout ;
wire \arithmetic_logic_unit|ShiftLeft0~0_combout ;
wire \arithmetic_logic_unit|Mux19~1_combout ;
wire \arithmetic_logic_unit|Mux19~2_combout ;
wire \arithmetic_logic_unit|Mux19~3_combout ;
wire \arithmetic_logic_unit|Mux19~4_combout ;
wire \arithmetic_logic_unit|Mux19~5_combout ;
wire \arithmetic_logic_unit|Mux19~11_combout ;
wire \arithmetic_logic_unit|Mux19~12_combout ;
wire \arithmetic_logic_unit|Mux19~8_combout ;
wire \arithmetic_logic_unit|Mux19~9_combout ;
wire \arithmetic_logic_unit|Add5~0_combout ;
wire \arithmetic_logic_unit|Add3~0_combout ;
wire \arithmetic_logic_unit|Add1~0_combout ;
wire \arithmetic_logic_unit|Mux19~6_combout ;
wire \arithmetic_logic_unit|Add4~0_combout ;
wire \arithmetic_logic_unit|Mux19~7_combout ;
wire \arithmetic_logic_unit|Mux19~10_combout ;
wire \arithmetic_logic_unit|Mux19~13_combout ;
wire \arithmetic_logic_unit|Mux19~14_combout ;
wire \arithmetic_logic_unit|result[0]~feeder_combout ;
wire \byte_manipulator|Mux7~0_combout ;
wire \byte_manipulator|dst_out[0]~feeder_combout ;
wire \reg_file~3_combout ;
wire \reg_file~4_combout ;
wire \reg_file[16][0]~feeder_combout ;
wire \reg_file[16][0]~q ;
wire \Mux111~7_combout ;
wire \Mux111~8_combout ;
wire \Mux111~0_combout ;
wire \Mux111~1_combout ;
wire \Mux111~2_combout ;
wire \Mux111~3_combout ;
wire \Mux111~4_combout ;
wire \Mux111~5_combout ;
wire \Mux111~6_combout ;
wire \Mux111~9_combout ;
wire \instr_reg[0]~11_combout ;
wire \instr_reg[0]~feeder_combout ;
wire \ID|DST[0]~feeder_combout ;
wire \ID|DST[2]~0_combout ;
wire \ID|DST[2]~1_combout ;
wire \ctrl_unit|Mux19~0_combout ;
wire \ctrl_unit|alu_rnum_dst[0]~feeder_combout ;
wire \Mux42~7_combout ;
wire \Mux42~8_combout ;
wire \Mux42~0_combout ;
wire \Mux42~1_combout ;
wire \Mux42~2_combout ;
wire \Mux42~3_combout ;
wire \Mux42~4_combout ;
wire \Mux42~5_combout ;
wire \Mux42~6_combout ;
wire \Mux42~9_combout ;
wire \arithmetic_logic_unit|Reg3[10]~13_combout ;
wire \arithmetic_logic_unit|Reg3[10]~14_combout ;
wire \arithmetic_logic_unit|Mux12~3_combout ;
wire \arithmetic_logic_unit|Mux12~4_combout ;
wire \arithmetic_logic_unit|Mux12~12_combout ;
wire \arithmetic_logic_unit|Mux12~2_combout ;
wire \arithmetic_logic_unit|Mux12~13_combout ;
wire \arithmetic_logic_unit|ShiftLeft0~4_combout ;
wire \arithmetic_logic_unit|Mux12~6_combout ;
wire \arithmetic_logic_unit|Mux12~7_combout ;
wire \arithmetic_logic_unit|Mux12~5_combout ;
wire \arithmetic_logic_unit|Mux12~8_combout ;
wire \arithmetic_logic_unit|Mux12~14_combout ;
wire \arithmetic_logic_unit|Mux4~9_combout ;
wire \arithmetic_logic_unit|Add12~11 ;
wire \arithmetic_logic_unit|Add12~13 ;
wire \arithmetic_logic_unit|Add12~14_combout ;
wire \arithmetic_logic_unit|Add4~14_combout ;
wire \arithmetic_logic_unit|Mux4~5_combout ;
wire \arithmetic_logic_unit|Add12~12_combout ;
wire \arithmetic_logic_unit|Add5~11 ;
wire \arithmetic_logic_unit|Add5~13 ;
wire \arithmetic_logic_unit|Add5~14_combout ;
wire \arithmetic_logic_unit|Mux4~6_combout ;
wire \arithmetic_logic_unit|Add2~11 ;
wire \arithmetic_logic_unit|Add2~13 ;
wire \arithmetic_logic_unit|Add2~14_combout ;
wire \arithmetic_logic_unit|Add2~12_combout ;
wire \arithmetic_logic_unit|Add3~11 ;
wire \arithmetic_logic_unit|Add3~13 ;
wire \arithmetic_logic_unit|Add3~14_combout ;
wire \arithmetic_logic_unit|Add1~14_combout ;
wire \arithmetic_logic_unit|Mux4~7_combout ;
wire \arithmetic_logic_unit|Mux4~8_combout ;
wire \arithmetic_logic_unit|Mux12~9_combout ;
wire \arithmetic_logic_unit|Mux4~4_combout ;
wire \arithmetic_logic_unit|Mux12~10_combout ;
wire \arithmetic_logic_unit|Mux12~11_combout ;
wire \arithmetic_logic_unit|result[7]~feeder_combout ;
wire \mdr[7]~15_combout ;
wire \ram|memory_rtl_0|auto_generated|ram_block1a63~PORTBDATAOUT0 ;
wire \ram|memory_rtl_0|auto_generated|ram_block1a55~PORTBDATAOUT0 ;
wire \ram|memory_rtl_0|auto_generated|mux5|result_node[7]~46_combout ;
wire \ram|memory_rtl_0|auto_generated|ram_block1a23~PORTBDATAOUT0 ;
wire \ram|memory_rtl_0|auto_generated|ram_block1a31~PORTBDATAOUT0 ;
wire \ram|memory_rtl_0|auto_generated|mux5|result_node[7]~43_combout ;
wire \ram|memory_rtl_0|auto_generated|ram_block1a7~PORTBDATAOUT0 ;
wire \ram|memory_rtl_0|auto_generated|ram_block1a15~PORTBDATAOUT0 ;
wire \ram|memory_rtl_0|auto_generated|mux5|result_node[7]~42_combout ;
wire \ram|memory_rtl_0|auto_generated|mux5|result_node[7]~44_combout ;
wire \ram|memory_rtl_0|auto_generated|ram_block1a47~PORTBDATAOUT0 ;
wire \ram|memory_rtl_0|auto_generated|ram_block1a39~PORTBDATAOUT0 ;
wire \ram|memory_rtl_0|auto_generated|mux5|result_node[7]~45_combout ;
wire \ram|memory_rtl_0|auto_generated|mux5|result_node[7]~47_combout ;
wire \ID|ImByte[7]~feeder_combout ;
wire \byte_manipulator|Mux0~0_combout ;
wire \byte_manipulator|dst_out[7]~feeder_combout ;
wire \reg_file~20_combout ;
wire \reg_file~21_combout ;
wire \reg_file[16][7]~feeder_combout ;
wire \reg_file[16][7]~q ;
wire \Mux104~0_combout ;
wire \Mux104~1_combout ;
wire \Mux104~2_combout ;
wire \Mux104~3_combout ;
wire \Mux104~4_combout ;
wire \Mux104~5_combout ;
wire \Mux104~6_combout ;
wire \Mux104~7_combout ;
wire \Mux104~8_combout ;
wire \Mux104~9_combout ;
wire \instr_reg[7]~3_combout ;
wire \ID|Mux43~0_combout ;
wire \ID|Mux43~1_combout ;
wire \ID|WB~0_combout ;
wire \ID|WB~q ;
wire \ctrl_unit|Mux23~0_combout ;
wire \ctrl_unit|alu_rnum_src[1]~feeder_combout ;
wire \s_bus[1]~7_combout ;
wire \s_bus[1]~8_combout ;
wire \s_bus[1]~0_combout ;
wire \s_bus[1]~1_combout ;
wire \s_bus[1]~2_combout ;
wire \s_bus[1]~3_combout ;
wire \s_bus[1]~4_combout ;
wire \s_bus[1]~5_combout ;
wire \s_bus[1]~6_combout ;
wire \s_bus[1]~9_combout ;
wire \s_bus[1]~10_combout ;
wire \arithmetic_logic_unit|Add12~2_combout ;
wire \arithmetic_logic_unit|Add5~2_combout ;
wire \arithmetic_logic_unit|Mux18~2_combout ;
wire \arithmetic_logic_unit|Add3~2_combout ;
wire \arithmetic_logic_unit|Add4~2_combout ;
wire \arithmetic_logic_unit|Add1~2_combout ;
wire \arithmetic_logic_unit|Mux18~0_combout ;
wire \arithmetic_logic_unit|Mux18~1_combout ;
wire \arithmetic_logic_unit|Mux18~3_combout ;
wire \arithmetic_logic_unit|Mux18~4_combout ;
wire \arithmetic_logic_unit|Mux18~5_combout ;
wire \arithmetic_logic_unit|Reg3[1]~0_combout ;
wire \arithmetic_logic_unit|Mux18~10_combout ;
wire \arithmetic_logic_unit|Mux18~6_combout ;
wire \arithmetic_logic_unit|Mux18~7_combout ;
wire \arithmetic_logic_unit|Reg3~27_combout ;
wire \arithmetic_logic_unit|Mux18~8_combout ;
wire \arithmetic_logic_unit|Mux18~9_combout ;
wire \arithmetic_logic_unit|Mux18~11_combout ;
wire \arithmetic_logic_unit|result[1]~feeder_combout ;
wire \mdr[1]~9_combout ;
wire \ram|memory_rtl_0|auto_generated|ram_block1a57~PORTBDATAOUT0 ;
wire \ram|memory_rtl_0|auto_generated|ram_block1a49~PORTBDATAOUT0 ;
wire \ram|memory_rtl_0|auto_generated|mux5|result_node[1]~10_combout ;
wire \ram|memory_rtl_0|auto_generated|ram_block1a25~PORTBDATAOUT0 ;
wire \ram|memory_rtl_0|auto_generated|ram_block1a17~PORTBDATAOUT0 ;
wire \ram|memory_rtl_0|auto_generated|mux5|result_node[1]~7_combout ;
wire \ram|memory_rtl_0|auto_generated|ram_block1a9~PORTBDATAOUT0 ;
wire \ram|memory_rtl_0|auto_generated|ram_block1a1~PORTBDATAOUT0 ;
wire \ram|memory_rtl_0|auto_generated|mux5|result_node[1]~6_combout ;
wire \ram|memory_rtl_0|auto_generated|mux5|result_node[1]~8_combout ;
wire \ram|memory_rtl_0|auto_generated|ram_block1a33~PORTBDATAOUT0 ;
wire \ram|memory_rtl_0|auto_generated|ram_block1a41~PORTBDATAOUT0 ;
wire \ram|memory_rtl_0|auto_generated|mux5|result_node[1]~9_combout ;
wire \ram|memory_rtl_0|auto_generated|mux5|result_node[1]~11_combout ;
wire \ID|ImByte[1]~feeder_combout ;
wire \byte_manipulator|dst_val[9]~feeder_combout ;
wire \byte_manipulator|Mux6~0_combout ;
wire \byte_manipulator|dst_out[1]~feeder_combout ;
wire \reg_file~8_combout ;
wire \reg_file~9_combout ;
wire \reg_file[16][1]~feeder_combout ;
wire \reg_file[16][1]~q ;
wire \Mux110~7_combout ;
wire \Mux110~8_combout ;
wire \Mux110~2_combout ;
wire \Mux110~3_combout ;
wire \Mux110~4_combout ;
wire \Mux110~5_combout ;
wire \Mux110~6_combout ;
wire \Mux110~0_combout ;
wire \Mux110~1_combout ;
wire \Mux110~9_combout ;
wire \instr_reg[1]~12_combout ;
wire \ctrl_unit|Selector42~11_combout ;
wire \ctrl_unit|Selector42~13_combout ;
wire \ctrl_unit|Selector42~15_combout ;
wire \ctrl_unit|Selector42~14_combout ;
wire \ctrl_unit|Selector42~16_combout ;
wire \ctrl_unit|Selector42~17_combout ;
wire \ctrl_unit|Selector42~19_combout ;
wire \ctrl_unit|Selector42~20_combout ;
wire \ctrl_unit|Selector42~21_combout ;
wire \ctrl_unit|Selector42~18_combout ;
wire \ctrl_unit|Selector42~22_combout ;
wire \ctrl_unit|Selector42~23_combout ;
wire \ctrl_unit|Selector42~9_combout ;
wire \ctrl_unit|Selector42~8_combout ;
wire \ctrl_unit|Selector42~10_combout ;
wire \ctrl_unit|Selector42~24_combout ;
wire \ctrl_unit|Selector42~4_combout ;
wire \ctrl_unit|Selector42~3_combout ;
wire \ctrl_unit|Selector42~5_combout ;
wire \ctrl_unit|Selector42~6_combout ;
wire \ctrl_unit|Selector42~26_combout ;
wire \ctrl_unit|Selector42~7_combout ;
wire \ctrl_unit|Selector42~25_combout ;
wire \ctrl_unit|dbus_rnum_dst[1]~33_combout ;
wire \Decoder0~0_combout ;
wire \reg_file[15][0]~55_combout ;
wire \reg_file[15][3]~q ;
wire \Mux108~7_combout ;
wire \Mux108~8_combout ;
wire \Mux108~2_combout ;
wire \Mux108~3_combout ;
wire \Mux108~4_combout ;
wire \Mux108~5_combout ;
wire \Mux108~6_combout ;
wire \Mux108~0_combout ;
wire \Mux108~1_combout ;
wire \Mux108~9_combout ;
wire \instr_reg[3]~8_combout ;
wire \mdr[3]~11_combout ;
wire \mdr[11]~3_combout ;
wire \ram|memory_rtl_0|auto_generated|ram_block1a3~portadataout ;
wire \ram|memory_rtl_0|auto_generated|ram_block1a11~portadataout ;
wire \ram|memory_rtl_0|auto_generated|mux4|result_node[3]~18_combout ;
wire \ram|memory_rtl_0|auto_generated|ram_block1a27~portadataout ;
wire \ram|memory_rtl_0|auto_generated|ram_block1a19~portadataout ;
wire \ram|memory_rtl_0|auto_generated|mux4|result_node[3]~19_combout ;
wire \ram|memory_rtl_0|auto_generated|mux4|result_node[3]~20_combout ;
wire \ram|memory_rtl_0|auto_generated|ram_block1a35~portadataout ;
wire \ram|memory_rtl_0|auto_generated|ram_block1a43~portadataout ;
wire \ram|memory_rtl_0|auto_generated|mux4|result_node[3]~21_combout ;
wire \ram|memory_rtl_0|auto_generated|ram_block1a51~portadataout ;
wire \ram|memory_rtl_0|auto_generated|ram_block1a59~portadataout ;
wire \ram|memory_rtl_0|auto_generated|mux4|result_node[3]~22_combout ;
wire \ram|memory_rtl_0|auto_generated|mux4|result_node[3]~23_combout ;
wire \ram|memory_rtl_0|auto_generated|ram_block1a59~PORTBDATAOUT0 ;
wire \ram|memory_rtl_0|auto_generated|ram_block1a51~PORTBDATAOUT0 ;
wire \ram|memory_rtl_0|auto_generated|mux5|result_node[3]~22_combout ;
wire \ram|memory_rtl_0|auto_generated|ram_block1a3~PORTBDATAOUT0 ;
wire \ram|memory_rtl_0|auto_generated|ram_block1a11~PORTBDATAOUT0 ;
wire \ram|memory_rtl_0|auto_generated|mux5|result_node[3]~18_combout ;
wire \ram|memory_rtl_0|auto_generated|ram_block1a19~PORTBDATAOUT0 ;
wire \ram|memory_rtl_0|auto_generated|ram_block1a27~PORTBDATAOUT0 ;
wire \ram|memory_rtl_0|auto_generated|mux5|result_node[3]~19_combout ;
wire \ram|memory_rtl_0|auto_generated|mux5|result_node[3]~20_combout ;
wire \ram|memory_rtl_0|auto_generated|ram_block1a43~PORTBDATAOUT0 ;
wire \ram|memory_rtl_0|auto_generated|ram_block1a35~PORTBDATAOUT0 ;
wire \ram|memory_rtl_0|auto_generated|mux5|result_node[3]~21_combout ;
wire \ram|memory_rtl_0|auto_generated|mux5|result_node[3]~23_combout ;
wire \ctrl_unit|dbus_rnum_dst[2]~10_combout ;
wire \ctrl_unit|dbus_rnum_dst[2]~11_combout ;
wire \ctrl_unit|dbus_rnum_dst[2]~12_combout ;
wire \ctrl_unit|dbus_rnum_dst[2]~14_combout ;
wire \ctrl_unit|Mux36~1_combout ;
wire \ctrl_unit|Mux36~2_combout ;
wire \ctrl_unit|dbus_rnum_dst[2]~16_combout ;
wire \ctrl_unit|dbus_rnum_dst[2]~15_combout ;
wire \ctrl_unit|dbus_rnum_dst[2]~17_combout ;
wire \ctrl_unit|dbus_rnum_dst[2]~26_combout ;
wire \ctrl_unit|dbus_rnum_dst[2]~27_combout ;
wire \ctrl_unit|dbus_rnum_dst[2]~20_combout ;
wire \ctrl_unit|dbus_rnum_dst[2]~21_combout ;
wire \ctrl_unit|dbus_rnum_dst[2]~22_combout ;
wire \ctrl_unit|dbus_rnum_dst[2]~23_combout ;
wire \ctrl_unit|dbus_rnum_dst[2]~24_combout ;
wire \ctrl_unit|dbus_rnum_dst[2]~36_combout ;
wire \ctrl_unit|dbus_rnum_dst[2]~35_combout ;
wire \ctrl_unit|dbus_rnum_dst[2]~25_combout ;
wire \ctrl_unit|dbus_rnum_dst[2]~29_combout ;
wire \ctrl_unit|dbus_rnum_dst[2]~28_combout ;
wire \ctrl_unit|dbus_rnum_dst[2]~30_combout ;
wire \ctrl_unit|dbus_rnum_dst[2]~31_combout ;
wire \ctrl_unit|dbus_rnum_dst[2]~32_combout ;
wire \Decoder0~1_combout ;
wire \reg_file[12][8]~65_combout ;
wire \reg_file[12][13]~q ;
wire \Mux34~0_combout ;
wire \Mux34~1_combout ;
wire \Mux34~4_combout ;
wire \Mux34~5_combout ;
wire \Mux34~2_combout ;
wire \Mux34~3_combout ;
wire \Mux34~6_combout ;
wire \Mux34~7_combout ;
wire \Mux34~8_combout ;
wire \Mux34~9_combout ;
wire \arithmetic_logic_unit|Mux6~0_combout ;
wire \arithmetic_logic_unit|Mux6~1_combout ;
wire \arithmetic_logic_unit|Mux6~2_combout ;
wire \arithmetic_logic_unit|Reg3~70_combout ;
wire \arithmetic_logic_unit|Mux6~3_combout ;
wire \arithmetic_logic_unit|Mux6~4_combout ;
wire \arithmetic_logic_unit|Add4~26_combout ;
wire \arithmetic_logic_unit|Reg3~71_combout ;
wire \arithmetic_logic_unit|Mux6~5_combout ;
wire \arithmetic_logic_unit|Add1~26_combout ;
wire \arithmetic_logic_unit|Mux6~6_combout ;
wire \arithmetic_logic_unit|Mux6~7_combout ;
wire \arithmetic_logic_unit|Mux6~8_combout ;
wire \arithmetic_logic_unit|result[13]~feeder_combout ;
wire \byte_manipulator|Mux10~0_combout ;
wire \reg_file~33_combout ;
wire \reg_file~34_combout ;
wire \reg_file[16][13]~feeder_combout ;
wire \reg_file[16][13]~q ;
wire \Mux98~0_combout ;
wire \Mux98~1_combout ;
wire \Mux98~7_combout ;
wire \Mux98~8_combout ;
wire \Mux98~4_combout ;
wire \Mux98~5_combout ;
wire \Mux98~2_combout ;
wire \Mux98~3_combout ;
wire \Mux98~6_combout ;
wire \Mux98~9_combout ;
wire \instr_reg[13]~0_combout ;
wire \ID|Decoder4~1_combout ;
wire \byte_manipulator|dst_val[11]~feeder_combout ;
wire \byte_manipulator|Mux12~0_combout ;
wire \reg_file~29_combout ;
wire \reg_file~30_combout ;
wire \reg_file[16][11]~feeder_combout ;
wire \reg_file[16][11]~q ;
wire \Mux100~0_combout ;
wire \Mux100~1_combout ;
wire \Mux100~4_combout ;
wire \Mux100~5_combout ;
wire \Mux100~2_combout ;
wire \Mux100~3_combout ;
wire \Mux100~6_combout ;
wire \Mux100~7_combout ;
wire \Mux100~8_combout ;
wire \Mux100~9_combout ;
wire \instr_reg[11]~9_combout ;
wire \ID|T[2]~0_combout ;
wire \ctrl_unit|code[3]~14_combout ;
wire \ctrl_unit|code[3]~13_combout ;
wire \ctrl_unit|code[3]~15_combout ;
wire \ctrl_unit|code[3]~2_combout ;
wire \ctrl_unit|code[3]~3_combout ;
wire \ctrl_unit|code[3]~16_combout ;
wire \ctrl_unit|code[0]~8_combout ;
wire \ctrl_unit|code[0]~9_combout ;
wire \ctrl_unit|code[0]~10_combout ;
wire \ID|C[1]~feeder_combout ;
wire \ctrl_unit|Selector59~0_combout ;
wire \ctrl_unit|Selector62~0_combout ;
wire \ctrl_unit|code[1]~0_combout ;
wire \ctrl_unit|Selector59~1_combout ;
wire \ctrl_unit|Decoder0~1_combout ;
wire \ctrl_unit|code[2]~11_combout ;
wire \ctrl_unit|code[2]~12_combout ;
wire \ctrl_unit|Selector58~0_combout ;
wire \ctrl_unit|Add2~0_combout ;
wire \ctrl_unit|code[2]~1_combout ;
wire \ctrl_unit|Selector58~1_combout ;
wire \ID|PSWb[4]~feeder_combout ;
wire \ctrl_unit|psw[4]~3_combout ;
wire \ctrl_unit|psw[4]~feeder_combout ;
wire \arithmetic_logic_unit|PSW_o~5_combout ;
wire \arithmetic_logic_unit|Mux0~0_combout ;
wire \arithmetic_logic_unit|PSW_o~6_combout ;
wire \arithmetic_logic_unit|Mux0~5_combout ;
wire \arithmetic_logic_unit|Mux0~1_combout ;
wire \arithmetic_logic_unit|Mux0~2_combout ;
wire \arithmetic_logic_unit|Mux0~3_combout ;
wire \arithmetic_logic_unit|Mux0~4_combout ;
wire \arithmetic_logic_unit|Mux0~6_combout ;
wire \arithmetic_logic_unit|PSW_o[4]~7_combout ;
wire \arithmetic_logic_unit|PSW_o[4]~feeder_combout ;
wire \ID|PSWb[2]~feeder_combout ;
wire \ctrl_unit|psw[2]~2_combout ;
wire \ctrl_unit|psw[2]~feeder_combout ;
wire \arithmetic_logic_unit|Mux1~0_combout ;
wire \arithmetic_logic_unit|PSW_o[1]~3_combout ;
wire \arithmetic_logic_unit|PSW_o[1]~4_combout ;
wire \psw_in[2]~feeder_combout ;
wire \ctrl_unit|cex_code_ctrl|Mux1~0_combout ;
wire \ctrl_unit|cex_code_ctrl|Mux1~1_combout ;
wire \ctrl_unit|code[0]~5_combout ;
wire \ctrl_unit|code[0]~4_combout ;
wire \ctrl_unit|code[0]~6_combout ;
wire \ctrl_unit|code[0]~7_combout ;
wire \ID|PSWb[1]~feeder_combout ;
wire \ctrl_unit|psw[1]~1_combout ;
wire \ctrl_unit|psw[1]~feeder_combout ;
wire \arithmetic_logic_unit|Add5~4_combout ;
wire \arithmetic_logic_unit|Mux17~2_combout ;
wire \arithmetic_logic_unit|Add3~4_combout ;
wire \arithmetic_logic_unit|Add4~4_combout ;
wire \arithmetic_logic_unit|Add1~4_combout ;
wire \arithmetic_logic_unit|Mux17~3_combout ;
wire \arithmetic_logic_unit|Mux17~4_combout ;
wire \arithmetic_logic_unit|Mux17~5_combout ;
wire \arithmetic_logic_unit|Mux17~12_combout ;
wire \arithmetic_logic_unit|Mux17~6_combout ;
wire \arithmetic_logic_unit|Mux17~7_combout ;
wire \arithmetic_logic_unit|Reg3[2]~1_combout ;
wire \arithmetic_logic_unit|Mux17~13_combout ;
wire \arithmetic_logic_unit|Reg3~30_combout ;
wire \arithmetic_logic_unit|Mux17~8_combout ;
wire \arithmetic_logic_unit|Mux17~9_combout ;
wire \arithmetic_logic_unit|Mux17~10_combout ;
wire \arithmetic_logic_unit|Mux17~11_combout ;
wire \arithmetic_logic_unit|Mux17~14_combout ;
wire \arithmetic_logic_unit|Mux2~0_combout ;
wire \arithmetic_logic_unit|Mux2~1_combout ;
wire \arithmetic_logic_unit|Mux2~3_combout ;
wire \arithmetic_logic_unit|Mux2~2_combout ;
wire \arithmetic_logic_unit|Mux2~4_combout ;
wire \arithmetic_logic_unit|Mux2~5_combout ;
wire \psw_in[1]~feeder_combout ;
wire \ctrl_unit|cex_code_ctrl|Mux1~2_combout ;
wire \ctrl_unit|cex_code_ctrl|Mux1~3_combout ;
wire \ctrl_unit|cex_code_ctrl|Mux1~5_combout ;
wire \ctrl_unit|cex_code_ctrl|Mux1~4_combout ;
wire \ctrl_unit|cex_code_ctrl|Mux1~6_combout ;
wire \ctrl_unit|cex_code_ctrl|Mux0~0_combout ;
wire \ctrl_unit|cex_code_ctrl|result~combout ;
wire \ctrl_unit|Selector13~3_combout ;
wire \ctrl_unit|Selector9~6_combout ;
wire \ctrl_unit|Selector9~10_combout ;
wire \ctrl_unit|Selector13~0_combout ;
wire \ctrl_unit|Selector9~7_combout ;
wire \ctrl_unit|Selector9~8_combout ;
wire \ctrl_unit|Selector9~11_combout ;
wire \ctrl_unit|Selector9~9_combout ;
wire \ctrl_unit|Selector100~4_combout ;
wire \ctrl_unit|Selector100~5_combout ;
wire \ctrl_unit|Selector100~6_combout ;
wire \ctrl_unit|Selector100~7_combout ;
wire \ctrl_unit|s_bus_ctrl~0_combout ;
wire \ctrl_unit|s_bus_ctrl~q ;
wire \s_bus[9]~143_combout ;
wire \arithmetic_logic_unit|Mux10~0_combout ;
wire \arithmetic_logic_unit|Reg3~52_combout ;
wire \arithmetic_logic_unit|Mux10~3_combout ;
wire \arithmetic_logic_unit|Mux10~2_combout ;
wire \arithmetic_logic_unit|Mux10~4_combout ;
wire \arithmetic_logic_unit|Mux10~5_combout ;
wire \arithmetic_logic_unit|Add1~18_combout ;
wire \arithmetic_logic_unit|Add4~18_combout ;
wire \arithmetic_logic_unit|Mux10~8_combout ;
wire \arithmetic_logic_unit|Mux10~6_combout ;
wire \arithmetic_logic_unit|Mux10~7_combout ;
wire \arithmetic_logic_unit|Mux10~9_combout ;
wire \arithmetic_logic_unit|Mux10~10_combout ;
wire \arithmetic_logic_unit|Mux10~11_combout ;
wire \arithmetic_logic_unit|Mux10~1_combout ;
wire \arithmetic_logic_unit|Mux10~13_combout ;
wire \arithmetic_logic_unit|result[9]~feeder_combout ;
wire \mdr[9]~1_combout ;
wire \ram|memory_rtl_0|auto_generated|ram_block1a17~portadataout ;
wire \ram|memory_rtl_0|auto_generated|ram_block1a25~portadataout ;
wire \ram|memory_rtl_0|auto_generated|mux4|result_node[1]~7_combout ;
wire \ram|memory_rtl_0|auto_generated|ram_block1a9~portadataout ;
wire \ram|memory_rtl_0|auto_generated|ram_block1a1~portadataout ;
wire \ram|memory_rtl_0|auto_generated|mux4|result_node[1]~6_combout ;
wire \ram|memory_rtl_0|auto_generated|mux4|result_node[1]~8_combout ;
wire \ram|memory_rtl_0|auto_generated|ram_block1a41~portadataout ;
wire \ram|memory_rtl_0|auto_generated|ram_block1a33~portadataout ;
wire \ram|memory_rtl_0|auto_generated|mux4|result_node[1]~9_combout ;
wire \ram|memory_rtl_0|auto_generated|ram_block1a49~portadataout ;
wire \ram|memory_rtl_0|auto_generated|ram_block1a57~portadataout ;
wire \ram|memory_rtl_0|auto_generated|mux4|result_node[1]~10_combout ;
wire \ram|memory_rtl_0|auto_generated|mux4|result_node[1]~11_combout ;
wire \byte_manipulator|Mux14~0_combout ;
wire \reg_file~25_combout ;
wire \reg_file~26_combout ;
wire \reg_file[15][9]~q ;
wire \Mux102~7_combout ;
wire \Mux102~8_combout ;
wire \Mux102~4_combout ;
wire \Mux102~5_combout ;
wire \Mux102~2_combout ;
wire \Mux102~3_combout ;
wire \Mux102~6_combout ;
wire \Mux102~0_combout ;
wire \Mux102~1_combout ;
wire \Mux102~9_combout ;
wire \instr_reg[9]~5_combout ;
wire \instr_reg[9]~feeder_combout ;
wire \ID|PRPO~feeder_combout ;
wire \ID|PRPO~q ;
wire \ctrl_unit|alu_op[3]~10_combout ;
wire \ctrl_unit|alu_op[1]~14_combout ;
wire \ctrl_unit|alu_op[1]~15_combout ;
wire \ctrl_unit|alu_op[1]~16_combout ;
wire \ctrl_unit|alu_op[1]~26_combout ;
wire \ctrl_unit|alu_op[1]~17_combout ;
wire \ctrl_unit|alu_op[1]~18_combout ;
wire \ctrl_unit|alu_op[1]~19_combout ;
wire \ctrl_unit|alu_op[1]~20_combout ;
wire \ctrl_unit|alu_op[3]~11_combout ;
wire \ctrl_unit|alu_op[3]~12_combout ;
wire \ctrl_unit|alu_op[3]~13_combout ;
wire \ctrl_unit|alu_op[3]~21_combout ;
wire \ctrl_unit|alu_op[3]~22_combout ;
wire \arithmetic_logic_unit|Mux13~11_combout ;
wire \arithmetic_logic_unit|Reg3~39_combout ;
wire \arithmetic_logic_unit|Mux13~0_combout ;
wire \arithmetic_logic_unit|Mux13~1_combout ;
wire \arithmetic_logic_unit|Mux13~2_combout ;
wire \arithmetic_logic_unit|Mux13~3_combout ;
wire \arithmetic_logic_unit|Mux13~12_combout ;
wire \arithmetic_logic_unit|Reg3~41_combout ;
wire \arithmetic_logic_unit|Add4~12_combout ;
wire \arithmetic_logic_unit|Add5~12_combout ;
wire \arithmetic_logic_unit|Reg3~40_combout ;
wire \arithmetic_logic_unit|Add3~12_combout ;
wire \arithmetic_logic_unit|Add1~12_combout ;
wire \arithmetic_logic_unit|Mux13~4_combout ;
wire \arithmetic_logic_unit|Mux13~5_combout ;
wire \arithmetic_logic_unit|Mux13~6_combout ;
wire \arithmetic_logic_unit|Mux13~7_combout ;
wire \arithmetic_logic_unit|Mux13~8_combout ;
wire \arithmetic_logic_unit|Mux13~9_combout ;
wire \arithmetic_logic_unit|Mux13~10_combout ;
wire \mdr[6]~14_combout ;
wire \ram|memory_rtl_0|auto_generated|ram_block1a38~PORTBDATAOUT0 ;
wire \ram|memory_rtl_0|auto_generated|ram_block1a46~PORTBDATAOUT0 ;
wire \ram|memory_rtl_0|auto_generated|mux5|result_node[6]~39_combout ;
wire \ram|memory_rtl_0|auto_generated|ram_block1a30~PORTBDATAOUT0 ;
wire \ram|memory_rtl_0|auto_generated|ram_block1a22~PORTBDATAOUT0 ;
wire \ram|memory_rtl_0|auto_generated|mux5|result_node[6]~37_combout ;
wire \ram|memory_rtl_0|auto_generated|ram_block1a6~PORTBDATAOUT0 ;
wire \ram|memory_rtl_0|auto_generated|ram_block1a14~PORTBDATAOUT0 ;
wire \ram|memory_rtl_0|auto_generated|mux5|result_node[6]~36_combout ;
wire \ram|memory_rtl_0|auto_generated|mux5|result_node[6]~38_combout ;
wire \ram|memory_rtl_0|auto_generated|ram_block1a62~PORTBDATAOUT0 ;
wire \ram|memory_rtl_0|auto_generated|ram_block1a54~PORTBDATAOUT0 ;
wire \ram|memory_rtl_0|auto_generated|mux5|result_node[6]~40_combout ;
wire \ram|memory_rtl_0|auto_generated|mux5|result_node[6]~41_combout ;
wire \byte_manipulator|Mux1~0_combout ;
wire \reg_file~18_combout ;
wire \reg_file~19_combout ;
wire \reg_file[16][6]~q ;
wire \Mux105~0_combout ;
wire \Mux105~1_combout ;
wire \Mux105~7_combout ;
wire \Mux105~8_combout ;
wire \Mux105~4_combout ;
wire \Mux105~5_combout ;
wire \Mux105~2_combout ;
wire \Mux105~3_combout ;
wire \Mux105~6_combout ;
wire \Mux105~9_combout ;
wire \instr_reg[6]~14_combout ;
wire \instr_reg[6]~feeder_combout ;
wire \ID|Equal2~1_combout ;
wire \ID|Equal2~0_combout ;
wire \ID|Equal2~2_combout ;
wire \ID|Mux26~4_combout ;
wire \ID|OP[4]~0_combout ;
wire \ID|OP[4]~1_combout ;
wire \ID|OP[4]~2_combout ;
wire \ID|OP[4]~3_combout ;
wire \ctrl_unit|Selector28~1_combout ;
wire \ctrl_unit|Mux6~4_combout ;
wire \ctrl_unit|Selector30~0_combout ;
wire \ctrl_unit|Mux6~5_combout ;
wire \ctrl_unit|Mux6~6_combout ;
wire \ctrl_unit|Mux6~7_combout ;
wire \ctrl_unit|data_bus_ctrl~24_combout ;
wire \instr_reg[13]~16_combout ;
wire \ID|Mux26~0_combout ;
wire \ID|Mux25~1_combout ;
wire \ID|Mux25~0_combout ;
wire \ID|Mux25~2_combout ;
wire \ctrl_unit|Selector37~10_combout ;
wire \ctrl_unit|Selector37~14_combout ;
wire \ctrl_unit|Selector37~11_combout ;
wire \ctrl_unit|Selector37~12_combout ;
wire \ctrl_unit|Selector37~8_combout ;
wire \ctrl_unit|Selector37~13_combout ;
wire \ctrl_unit|enables~6_combout ;
wire \ctrl_unit|enables~9_combout ;
wire \ctrl_unit|enables[15]~clkctrl_outclk ;
wire \arithmetic_logic_unit|result[2]~feeder_combout ;
wire \mdr[2]~10_combout ;
wire \ram|memory_rtl_0|auto_generated|ram_block1a50~PORTBDATAOUT0 ;
wire \ram|memory_rtl_0|auto_generated|ram_block1a58~PORTBDATAOUT0 ;
wire \ram|memory_rtl_0|auto_generated|mux5|result_node[2]~16_combout ;
wire \ram|memory_rtl_0|auto_generated|ram_block1a34~PORTBDATAOUT0 ;
wire \ram|memory_rtl_0|auto_generated|ram_block1a42~PORTBDATAOUT0 ;
wire \ram|memory_rtl_0|auto_generated|mux5|result_node[2]~15_combout ;
wire \ram|memory_rtl_0|auto_generated|ram_block1a26~PORTBDATAOUT0 ;
wire \ram|memory_rtl_0|auto_generated|ram_block1a18~PORTBDATAOUT0 ;
wire \ram|memory_rtl_0|auto_generated|mux5|result_node[2]~13_combout ;
wire \ram|memory_rtl_0|auto_generated|ram_block1a2~PORTBDATAOUT0 ;
wire \ram|memory_rtl_0|auto_generated|ram_block1a10~PORTBDATAOUT0 ;
wire \ram|memory_rtl_0|auto_generated|mux5|result_node[2]~12_combout ;
wire \ram|memory_rtl_0|auto_generated|mux5|result_node[2]~14_combout ;
wire \ram|memory_rtl_0|auto_generated|mux5|result_node[2]~17_combout ;
wire \ID|ImByte[2]~feeder_combout ;
wire \byte_manipulator|dst_val[10]~feeder_combout ;
wire \byte_manipulator|Mux5~0_combout ;
wire \byte_manipulator|dst_out[2]~feeder_combout ;
wire \reg_file~10_combout ;
wire \reg_file~11_combout ;
wire \reg_file[16][2]~q ;
wire \Mux109~7_combout ;
wire \Mux109~8_combout ;
wire \Mux109~0_combout ;
wire \Mux109~1_combout ;
wire \Mux109~2_combout ;
wire \Mux109~3_combout ;
wire \Mux109~4_combout ;
wire \Mux109~5_combout ;
wire \Mux109~6_combout ;
wire \Mux109~9_combout ;
wire \instr_reg[2]~13_combout ;
wire \ID|DST[2]~feeder_combout ;
wire \ctrl_unit|Mux34~0_combout ;
wire \ctrl_unit|Mux34~1_combout ;
wire \Decoder0~8_combout ;
wire \reg_file[16][8]~74_combout ;
wire \reg_file[16][10]~q ;
wire \Mux101~0_combout ;
wire \Mux101~1_combout ;
wire \Mux101~7_combout ;
wire \Mux101~8_combout ;
wire \Mux101~2_combout ;
wire \Mux101~3_combout ;
wire \Mux101~4_combout ;
wire \Mux101~5_combout ;
wire \Mux101~6_combout ;
wire \Mux101~9_combout ;
wire \instr_reg[10]~6_combout ;
wire \mdr[10]~2_combout ;
wire \ram|memory_rtl_0|auto_generated|ram_block1a58~portadataout ;
wire \ram|memory_rtl_0|auto_generated|ram_block1a50~portadataout ;
wire \ram|memory_rtl_0|auto_generated|mux4|result_node[2]~16_combout ;
wire \ram|memory_rtl_0|auto_generated|ram_block1a10~portadataout ;
wire \ram|memory_rtl_0|auto_generated|ram_block1a2~portadataout ;
wire \ram|memory_rtl_0|auto_generated|mux4|result_node[2]~12_combout ;
wire \ram|memory_rtl_0|auto_generated|ram_block1a18~portadataout ;
wire \ram|memory_rtl_0|auto_generated|ram_block1a26~portadataout ;
wire \ram|memory_rtl_0|auto_generated|mux4|result_node[2]~13_combout ;
wire \ram|memory_rtl_0|auto_generated|mux4|result_node[2]~14_combout ;
wire \ram|memory_rtl_0|auto_generated|ram_block1a42~portadataout ;
wire \ram|memory_rtl_0|auto_generated|ram_block1a34~portadataout ;
wire \ram|memory_rtl_0|auto_generated|mux4|result_node[2]~15_combout ;
wire \ram|memory_rtl_0|auto_generated|mux4|result_node[2]~17_combout ;
wire \byte_manipulator|Mux13~0_combout ;
wire \reg_file~27_combout ;
wire \reg_file~28_combout ;
wire \reg_file[7][10]~q ;
wire \SW[10]~input_o ;
wire \SW[17]~input_o ;
wire \SW[17]~inputclkctrl_outclk ;
wire \SW[11]~input_o ;
wire \ctrl_unit|Equal0~6_combout ;
wire \SW[8]~input_o ;
wire \SW[9]~input_o ;
wire \ctrl_unit|Equal0~5_combout ;
wire \SW[14]~input_o ;
wire \SW[15]~input_o ;
wire \ctrl_unit|Equal0~8_combout ;
wire \SW[13]~input_o ;
wire \SW[12]~input_o ;
wire \ctrl_unit|Equal0~7_combout ;
wire \ctrl_unit|Equal0~9_combout ;
wire \ctrl_unit|cpucycle[2]~1_combout ;
wire \ctrl_unit|data_bus_ctrl~16_combout ;
wire \ctrl_unit|data_bus_ctrl~26_combout ;
wire \ctrl_unit|data_bus_ctrl~17_combout ;
wire \ctrl_unit|Selector73~0_combout ;
wire \ctrl_unit|data_bus_ctrl~18_combout ;
wire \ctrl_unit|data_bus_ctrl~19_combout ;
wire \reg_file~71_combout ;
wire \mdr[15]~7_combout ;
wire \ram|memory_rtl_0|auto_generated|ram_block1a23~portadataout ;
wire \ram|memory_rtl_0|auto_generated|ram_block1a31~portadataout ;
wire \ram|memory_rtl_0|auto_generated|mux4|result_node[7]~43_combout ;
wire \ram|memory_rtl_0|auto_generated|ram_block1a15~portadataout ;
wire \ram|memory_rtl_0|auto_generated|ram_block1a7~portadataout ;
wire \ram|memory_rtl_0|auto_generated|mux4|result_node[7]~42_combout ;
wire \ram|memory_rtl_0|auto_generated|mux4|result_node[7]~44_combout ;
wire \ram|memory_rtl_0|auto_generated|ram_block1a63~portadataout ;
wire \ram|memory_rtl_0|auto_generated|ram_block1a55~portadataout ;
wire \ram|memory_rtl_0|auto_generated|mux4|result_node[7]~46_combout ;
wire \ram|memory_rtl_0|auto_generated|ram_block1a39~portadataout ;
wire \ram|memory_rtl_0|auto_generated|ram_block1a47~portadataout ;
wire \ram|memory_rtl_0|auto_generated|mux4|result_node[7]~45_combout ;
wire \ram|memory_rtl_0|auto_generated|mux4|result_node[7]~47_combout ;
wire \byte_manipulator|Mux8~0_combout ;
wire \reg_file~37_combout ;
wire \reg_file~38_combout ;
wire \reg_file[16][15]~q ;
wire \Mux96~0_combout ;
wire \Mux96~1_combout ;
wire \Mux96~7_combout ;
wire \Mux96~8_combout ;
wire \Mux96~2_combout ;
wire \Mux96~3_combout ;
wire \Mux96~4_combout ;
wire \Mux96~5_combout ;
wire \Mux96~6_combout ;
wire \Mux96~9_combout ;
wire \instr_reg[15]~15_combout ;
wire \ID|Add0~0_combout ;
wire \ID|Add0~1_combout ;
wire \ID|Add0~2_combout ;
wire \ID|Add0~3_combout ;
wire \ID|Add0~7_combout ;
wire \ID|Mux26~7_combout ;
wire \ID|Mux26~2_combout ;
wire \ID|Mux26~3_combout ;
wire \ID|Mux26~5_combout ;
wire \ID|Mux26~1_combout ;
wire \ID|Mux26~6_combout ;
wire \ID|Mux26~8_combout ;
wire \ctrl_unit|data_bus_ctrl~7_combout ;
wire \ctrl_unit|data_bus_ctrl~8_combout ;
wire \ctrl_unit|data_bus_ctrl~9_combout ;
wire \ctrl_unit|data_bus_ctrl~6_combout ;
wire \ctrl_unit|data_bus_ctrl~2_combout ;
wire \ctrl_unit|data_bus_ctrl~3_combout ;
wire \ctrl_unit|data_bus_ctrl~4_combout ;
wire \ctrl_unit|data_bus_ctrl~10_combout ;
wire \ctrl_unit|data_bus_ctrl~11_combout ;
wire \reg_file~0_combout ;
wire \byte_manipulator|Mux11~0_combout ;
wire \reg_file~31_combout ;
wire \reg_file~32_combout ;
wire \reg_file[16][12]~q ;
wire \Mux99~0_combout ;
wire \Mux99~1_combout ;
wire \Mux99~7_combout ;
wire \Mux99~8_combout ;
wire \Mux99~4_combout ;
wire \Mux99~5_combout ;
wire \Mux99~2_combout ;
wire \Mux99~3_combout ;
wire \Mux99~6_combout ;
wire \Mux99~9_combout ;
wire \instr_reg[12]~7_combout ;
wire \ID|Add0~5_combout ;
wire \ID|Add0~6_combout ;
wire \ID|Add0~8_combout ;
wire \ID|Mux27~3_combout ;
wire \ID|Mux27~4_combout ;
wire \ID|Mux27~5_combout ;
wire \ID|Mux27~6_combout ;
wire \ID|Mux27~2_combout ;
wire \ID|Mux27~7_combout ;
wire \ID|Mux27~8_combout ;
wire \ID|Mux27~9_combout ;
wire \ctrl_unit|Selector34~0_combout ;
wire \ctrl_unit|Selector22~7_combout ;
wire \ctrl_unit|Selector22~2_combout ;
wire \ctrl_unit|Selector22~3_combout ;
wire \ctrl_unit|Selector22~4_combout ;
wire \ctrl_unit|Selector22~1_combout ;
wire \ctrl_unit|Selector22~5_combout ;
wire \ctrl_unit|Selector22~6_combout ;
wire \ctrl_unit|Selector22~8_combout ;
wire \Mux97~0_combout ;
wire \Mux97~1_combout ;
wire \Mux97~2_combout ;
wire \Mux97~3_combout ;
wire \Mux97~4_combout ;
wire \Mux97~5_combout ;
wire \Mux97~6_combout ;
wire \Mux97~7_combout ;
wire \Mux97~8_combout ;
wire \Mux97~9_combout ;
wire \instr_reg[14]~1_combout ;
wire \ID|Mux29~2_combout ;
wire \ID|Mux17~4_combout ;
wire \ID|Mux17~5_combout ;
wire \ID|Mux17~2_combout ;
wire \ID|Mux17~0_combout ;
wire \ID|Mux17~1_combout ;
wire \ID|Mux17~3_combout ;
wire \ID|Mux29~3_combout ;
wire \ID|Mux29~4_combout ;
wire \ctrl_unit|Mux6~1_combout ;
wire \ctrl_unit|Mux6~0_combout ;
wire \ctrl_unit|Mux6~2_combout ;
wire \ctrl_unit|data_bus_ctrl~13_combout ;
wire \ctrl_unit|Selector28~0_combout ;
wire \ctrl_unit|data_bus_ctrl~14_combout ;
wire \ctrl_unit|data_bus_ctrl~15_combout ;
wire \reg_file~1_combout ;
wire \byte_manipulator|Mux4~0_combout ;
wire \byte_manipulator|dst_out[3]~feeder_combout ;
wire \reg_file~12_combout ;
wire \reg_file~13_combout ;
wire \reg_file[7][3]~q ;
wire \ctrl_unit|Equal0~1_combout ;
wire \ctrl_unit|Equal0~0_combout ;
wire \ctrl_unit|Equal0~3_combout ;
wire \ctrl_unit|Equal0~2_combout ;
wire \ctrl_unit|Equal0~4_combout ;
wire \ctrl_unit|Equal0~10_combout ;
wire \ctrl_unit|cpucycle[2]~0_combout ;
wire \ctrl_unit|cpucycle[3]~2_combout ;
wire \ctrl_unit|dbus_rnum_src[3]~4_combout ;
wire \ctrl_unit|cex_state[6]~10_combout ;
wire \ctrl_unit|cex_state[6]~6_combout ;
wire \ctrl_unit|cex_state[3]~7_combout ;
wire \ctrl_unit|cex_state[3]~8_combout ;
wire \ID|T[0]~feeder_combout ;
wire \ctrl_unit|cex_state[3]~9_combout ;
wire \ctrl_unit|Add0~0_combout ;
wire \ID|T[1]~feeder_combout ;
wire \ctrl_unit|Add0~1_combout ;
wire \ID|T[2]~feeder_combout ;
wire \ctrl_unit|cex_state[3]~2_combout ;
wire \ctrl_unit|cex_state[0]~3_combout ;
wire \ctrl_unit|cex_state[0]~4_combout ;
wire \ID|F[0]~feeder_combout ;
wire \ctrl_unit|cex_state[0]~5_combout ;
wire \ctrl_unit|Add1~0_combout ;
wire \ID|F[1]~feeder_combout ;
wire \ctrl_unit|Add1~1_combout ;
wire \ID|F[2]~feeder_combout ;
wire \ctrl_unit|always0~0_combout ;
wire \ctrl_unit|enables~2_combout ;
wire \ctrl_unit|enables~3_combout ;
wire \ctrl_unit|enables[14]~clkctrl_outclk ;
wire \ID|Add0~4_combout ;
wire \ID|Mux28~2_combout ;
wire \ID|Mux28~8_combout ;
wire \ID|Mux28~9_combout ;
wire \ID|Mux28~4_combout ;
wire \ID|Mux28~5_combout ;
wire \ID|Mux28~6_combout ;
wire \ID|Mux28~7_combout ;
wire \ID|Mux28~3_combout ;
wire \ID|Mux28~10_combout ;
wire \ID|Mux28~11_combout ;
wire \ID|PSWb[3]~feeder_combout ;
wire \ctrl_unit|psw~6_combout ;
wire \ctrl_unit|psw~7_combout ;
wire \ctrl_unit|psw~8_combout ;
wire \data_viewer|data[3]~62_combout ;
wire \data_viewer|data[3]~63_combout ;
wire \data_viewer|data[3]~55_combout ;
wire \data_viewer|data[3]~56_combout ;
wire \data_viewer|data[3]~59_combout ;
wire \data_viewer|data[3]~60_combout ;
wire \data_viewer|data[3]~57_combout ;
wire \data_viewer|data[3]~58_combout ;
wire \data_viewer|data[3]~61_combout ;
wire \data_viewer|data[3]~64_combout ;
wire \data_viewer|data[3]~65_combout ;
wire \data_viewer|data[3]~66_combout ;
wire \Mux14~4_combout ;
wire \Mux14~0_combout ;
wire \Mux14~1_combout ;
wire \Mux14~2_combout ;
wire \Mux14~3_combout ;
wire \Mux14~5_combout ;
wire \data_viewer|data[1]~38_combout ;
wire \data_viewer|data[1]~39_combout ;
wire \data_viewer|data[1]~31_combout ;
wire \data_viewer|data[1]~32_combout ;
wire \data_viewer|data[1]~33_combout ;
wire \data_viewer|data[1]~34_combout ;
wire \data_viewer|data[1]~35_combout ;
wire \data_viewer|data[1]~36_combout ;
wire \data_viewer|data[1]~37_combout ;
wire \data_viewer|data[1]~40_combout ;
wire \data_viewer|data[1]~41_combout ;
wire \data_viewer|data[1]~42_combout ;
wire \Mux13~6_combout ;
wire \Mux13~2_combout ;
wire \Mux13~1_combout ;
wire \Mux13~3_combout ;
wire \Mux13~4_combout ;
wire \Mux13~0_combout ;
wire \Mux13~5_combout ;
wire \data_viewer|data[2]~25_combout ;
wire \data_viewer|data[2]~54_combout ;
wire \data_viewer|data[2]~50_combout ;
wire \data_viewer|data[2]~51_combout ;
wire \data_viewer|data[2]~43_combout ;
wire \data_viewer|data[2]~44_combout ;
wire \data_viewer|data[2]~47_combout ;
wire \data_viewer|data[2]~48_combout ;
wire \data_viewer|data[2]~45_combout ;
wire \data_viewer|data[2]~46_combout ;
wire \data_viewer|data[2]~49_combout ;
wire \data_viewer|data[2]~52_combout ;
wire \data_viewer|data[2]~53_combout ;
wire \data_viewer|data[2]~222_combout ;
wire \data_viewer|data[0]~26_combout ;
wire \Mux15~3_combout ;
wire \Mux15~1_combout ;
wire \Mux15~2_combout ;
wire \Mux15~0_combout ;
wire \Mux15~4_combout ;
wire \data_viewer|data[0]~27_combout ;
wire \data_viewer|data[0]~21_combout ;
wire \data_viewer|data[0]~22_combout ;
wire \data_viewer|data[0]~16_combout ;
wire \data_viewer|data[0]~17_combout ;
wire \data_viewer|data[0]~18_combout ;
wire \data_viewer|data[0]~19_combout ;
wire \data_viewer|data[0]~20_combout ;
wire \data_viewer|data[0]~14_combout ;
wire \data_viewer|data[0]~15_combout ;
wire \data_viewer|data[0]~23_combout ;
wire \data_viewer|data[0]~24_combout ;
wire \data_viewer|data[0]~221_combout ;
wire \data_viewer|decode1|WideOr6~0_combout ;
wire \data_viewer|decode1|WideOr5~0_combout ;
wire \data_viewer|decode1|WideOr4~0_combout ;
wire \data_viewer|decode1|WideOr3~0_combout ;
wire \data_viewer|decode1|WideOr2~0_combout ;
wire \data_viewer|decode1|WideOr1~0_combout ;
wire \data_viewer|decode1|WideOr0~0_combout ;
wire \Mux8~1_combout ;
wire \Mux8~0_combout ;
wire \data_viewer|data[7]~118_combout ;
wire \Mux9~4_combout ;
wire \data_viewer|data[15]~116_combout ;
wire \data_viewer|data[7]~117_combout ;
wire \data_viewer|data[7]~119_combout ;
wire \ctrl_unit|psw[5]~feeder_combout ;
wire \data_viewer|data[7]~114_combout ;
wire \data_viewer|data[7]~113_combout ;
wire \data_viewer|data[7]~115_combout ;
wire \data_viewer|data[7]~106_combout ;
wire \data_viewer|data[7]~107_combout ;
wire \data_viewer|data[7]~110_combout ;
wire \data_viewer|data[7]~111_combout ;
wire \data_viewer|data[7]~108_combout ;
wire \data_viewer|data[7]~109_combout ;
wire \data_viewer|data[7]~112_combout ;
wire \data_viewer|data[7]~228_combout ;
wire \data_viewer|data[7]~229_combout ;
wire \data_viewer|data[7]~225_combout ;
wire \Mux9~2_combout ;
wire \Mux9~1_combout ;
wire \Mux9~3_combout ;
wire \Mux9~0_combout ;
wire \Mux9~5_combout ;
wire \data_viewer|data[6]~105_combout ;
wire \data_viewer|data[6]~92_combout ;
wire \data_viewer|data[6]~93_combout ;
wire \data_viewer|data[6]~94_combout ;
wire \data_viewer|data[6]~91_combout ;
wire \data_viewer|data[6]~95_combout ;
wire \data_viewer|data[6]~101_combout ;
wire \data_viewer|data[6]~102_combout ;
wire \data_viewer|data[6]~103_combout ;
wire \data_viewer|data[6]~96_combout ;
wire \data_viewer|data[6]~97_combout ;
wire \data_viewer|data[6]~98_combout ;
wire \data_viewer|data[6]~99_combout ;
wire \data_viewer|data[6]~100_combout ;
wire \data_viewer|data[6]~104_combout ;
wire \data_viewer|data[6]~224_combout ;
wire \Mux11~4_combout ;
wire \Mux11~1_combout ;
wire \Mux11~2_combout ;
wire \Mux11~3_combout ;
wire \Mux11~0_combout ;
wire \Mux11~5_combout ;
wire \data_viewer|data[4]~78_combout ;
wire \data_viewer|data[4]~67_combout ;
wire \data_viewer|data[4]~68_combout ;
wire \data_viewer|data[4]~69_combout ;
wire \data_viewer|data[4]~70_combout ;
wire \data_viewer|data[4]~71_combout ;
wire \data_viewer|data[4]~72_combout ;
wire \data_viewer|data[4]~73_combout ;
wire \data_viewer|data[4]~74_combout ;
wire \data_viewer|data[4]~75_combout ;
wire \data_viewer|data[4]~76_combout ;
wire \data_viewer|data[4]~77_combout ;
wire \data_viewer|data[4]~223_combout ;
wire \Mux10~0_combout ;
wire \Mux10~1_combout ;
wire \Mux10~3_combout ;
wire \Mux10~2_combout ;
wire \Mux10~4_combout ;
wire \data_viewer|data[5]~86_combout ;
wire \data_viewer|data[5]~87_combout ;
wire \data_viewer|data[5]~79_combout ;
wire \data_viewer|data[5]~80_combout ;
wire \data_viewer|data[5]~83_combout ;
wire \data_viewer|data[5]~84_combout ;
wire \data_viewer|data[5]~81_combout ;
wire \data_viewer|data[5]~82_combout ;
wire \data_viewer|data[5]~85_combout ;
wire \data_viewer|data[5]~88_combout ;
wire \data_viewer|data[5]~89_combout ;
wire \data_viewer|data[5]~90_combout ;
wire \data_viewer|decode2|WideOr6~0_combout ;
wire \data_viewer|decode2|WideOr5~0_combout ;
wire \data_viewer|decode2|WideOr4~0_combout ;
wire \data_viewer|decode2|WideOr3~0_combout ;
wire \data_viewer|decode2|WideOr2~0_combout ;
wire \data_viewer|decode2|WideOr1~0_combout ;
wire \data_viewer|decode2|WideOr0~0_combout ;
wire \data_viewer|data[12]~147_combout ;
wire \Mux5~4_combout ;
wire \Mux5~2_combout ;
wire \Mux5~1_combout ;
wire \Mux5~3_combout ;
wire \Mux5~0_combout ;
wire \Mux5~5_combout ;
wire \data_viewer|data[10]~148_combout ;
wire \data_viewer|data[10]~149_combout ;
wire \data_viewer|data[10]~150_combout ;
wire \data_viewer|data[10]~151_combout ;
wire \data_viewer|data[10]~152_combout ;
wire \data_viewer|data[10]~153_combout ;
wire \data_viewer|data[11]~127_combout ;
wire \data_viewer|data[10]~154_combout ;
wire \data_viewer|data[10]~155_combout ;
wire \data_viewer|data[10]~156_combout ;
wire \data_viewer|data[10]~157_combout ;
wire \data_viewer|data[10]~158_combout ;
wire \data_viewer|data[10]~159_combout ;
wire \Mux7~4_combout ;
wire \Mux7~0_combout ;
wire \Mux7~1_combout ;
wire \Mux7~2_combout ;
wire \Mux7~3_combout ;
wire \Mux7~5_combout ;
wire \data_viewer|data[15]~120_combout ;
wire \data_viewer|data[8]~121_combout ;
wire \data_viewer|data[8]~128_combout ;
wire \data_viewer|data[8]~129_combout ;
wire \data_viewer|data[8]~130_combout ;
wire \data_viewer|data[8]~131_combout ;
wire \data_viewer|data[8]~132_combout ;
wire \data_viewer|data[8]~124_combout ;
wire \data_viewer|data[8]~125_combout ;
wire \data_viewer|data[8]~122_combout ;
wire \data_viewer|data[8]~123_combout ;
wire \data_viewer|data[8]~126_combout ;
wire \data_viewer|data[8]~133_combout ;
wire \Mux4~0_combout ;
wire \Mux4~4_combout ;
wire \Mux4~2_combout ;
wire \Mux4~1_combout ;
wire \Mux4~3_combout ;
wire \Mux4~5_combout ;
wire \data_viewer|data[11]~226_combout ;
wire \data_viewer|data[11]~160_combout ;
wire \data_viewer|data[11]~161_combout ;
wire \data_viewer|data[11]~162_combout ;
wire \data_viewer|data[11]~163_combout ;
wire \data_viewer|data[11]~164_combout ;
wire \data_viewer|data[11]~165_combout ;
wire \data_viewer|data[11]~166_combout ;
wire \data_viewer|data[11]~167_combout ;
wire \data_viewer|data[11]~168_combout ;
wire \data_viewer|data[11]~169_combout ;
wire \data_viewer|data[11]~170_combout ;
wire \Mux6~4_combout ;
wire \Mux6~2_combout ;
wire \Mux6~1_combout ;
wire \Mux6~3_combout ;
wire \Mux6~0_combout ;
wire \Mux6~5_combout ;
wire \data_viewer|data[9]~134_combout ;
wire \data_viewer|data[9]~135_combout ;
wire \data_viewer|data[9]~143_combout ;
wire \data_viewer|data[9]~144_combout ;
wire \data_viewer|data[9]~141_combout ;
wire \data_viewer|data[9]~142_combout ;
wire \data_viewer|data[9]~145_combout ;
wire \data_viewer|data[9]~136_combout ;
wire \data_viewer|data[9]~137_combout ;
wire \data_viewer|data[9]~138_combout ;
wire \data_viewer|data[9]~139_combout ;
wire \data_viewer|data[9]~140_combout ;
wire \data_viewer|data[9]~146_combout ;
wire \data_viewer|decode3|WideOr6~0_combout ;
wire \data_viewer|decode3|WideOr5~0_combout ;
wire \data_viewer|decode3|WideOr4~0_combout ;
wire \data_viewer|decode3|WideOr3~0_combout ;
wire \data_viewer|decode3|WideOr2~0_combout ;
wire \data_viewer|decode3|WideOr1~0_combout ;
wire \data_viewer|decode3|WideOr0~0_combout ;
wire \Mux0~0_combout ;
wire \data_viewer|data[15]~218_combout ;
wire \data_viewer|data[15]~219_combout ;
wire \data_viewer|data[15]~212_combout ;
wire \data_viewer|data[15]~213_combout ;
wire \data_viewer|data[15]~214_combout ;
wire \data_viewer|data[15]~215_combout ;
wire \data_viewer|data[15]~216_combout ;
wire \data_viewer|data[15]~207_combout ;
wire \data_viewer|data[15]~208_combout ;
wire \data_viewer|data[15]~209_combout ;
wire \data_viewer|data[15]~210_combout ;
wire \data_viewer|data[15]~211_combout ;
wire \data_viewer|data[15]~217_combout ;
wire \data_viewer|data[15]~220_combout ;
wire \Mux3~0_combout ;
wire \Mux3~1_combout ;
wire \Mux3~2_combout ;
wire \data_viewer|data[12]~171_combout ;
wire \data_viewer|data[12]~177_combout ;
wire \data_viewer|data[12]~178_combout ;
wire \data_viewer|data[12]~179_combout ;
wire \data_viewer|data[12]~180_combout ;
wire \data_viewer|data[12]~181_combout ;
wire \data_viewer|data[12]~174_combout ;
wire \data_viewer|data[12]~175_combout ;
wire \data_viewer|data[12]~172_combout ;
wire \data_viewer|data[12]~173_combout ;
wire \data_viewer|data[12]~176_combout ;
wire \data_viewer|data[12]~182_combout ;
wire \Mux1~2_combout ;
wire \Mux1~0_combout ;
wire \Mux1~1_combout ;
wire \Mux1~3_combout ;
wire \data_viewer|data[14]~206_combout ;
wire \data_viewer|data[14]~202_combout ;
wire \data_viewer|data[14]~203_combout ;
wire \data_viewer|data[14]~199_combout ;
wire \data_viewer|data[14]~200_combout ;
wire \data_viewer|data[14]~197_combout ;
wire \data_viewer|data[14]~198_combout ;
wire \data_viewer|data[14]~201_combout ;
wire \data_viewer|data[14]~195_combout ;
wire \data_viewer|data[14]~196_combout ;
wire \data_viewer|data[14]~204_combout ;
wire \data_viewer|data[14]~205_combout ;
wire \data_viewer|data[14]~227_combout ;
wire \Mux2~0_combout ;
wire \Mux2~1_combout ;
wire \Mux2~3_combout ;
wire \Mux2~2_combout ;
wire \Mux2~4_combout ;
wire \data_viewer|data[13]~187_combout ;
wire \data_viewer|data[13]~188_combout ;
wire \data_viewer|data[13]~185_combout ;
wire \data_viewer|data[13]~186_combout ;
wire \data_viewer|data[13]~189_combout ;
wire \data_viewer|data[13]~183_combout ;
wire \data_viewer|data[13]~184_combout ;
wire \data_viewer|data[13]~190_combout ;
wire \data_viewer|data[13]~191_combout ;
wire \data_viewer|data[13]~192_combout ;
wire \data_viewer|data[13]~193_combout ;
wire \data_viewer|data[13]~194_combout ;
wire \data_viewer|decode4|WideOr6~0_combout ;
wire \data_viewer|decode4|WideOr5~0_combout ;
wire \data_viewer|decode4|WideOr4~0_combout ;
wire \data_viewer|decode4|WideOr3~0_combout ;
wire \data_viewer|decode4|WideOr2~0_combout ;
wire \data_viewer|decode4|WideOr1~0_combout ;
wire \data_viewer|decode4|WideOr0~0_combout ;
wire \data_viewer|LEDG[5]~1_combout ;
wire \data_viewer|LEDG[5]~0_combout ;
wire \data_viewer|LEDG[5]~0clkctrl_outclk ;
wire \data_viewer|LEDR[0]~0_combout ;
wire \data_viewer|LEDR[15]~1_combout ;
wire \data_viewer|LEDR[15]~1clkctrl_outclk ;
wire \data_viewer|LEDR[1]~2_combout ;
wire \data_viewer|LEDR[2]~3_combout ;
wire \data_viewer|LEDR[3]~4_combout ;
wire \data_viewer|LEDR[4]~5_combout ;
wire \data_viewer|LEDR[5]~6_combout ;
wire \data_viewer|LEDR[6]~7_combout ;
wire \data_viewer|LEDR[7]~8_combout ;
wire \data_viewer|LEDR[8]~9_combout ;
wire \data_viewer|LEDR[9]~10_combout ;
wire \data_viewer|LEDR[10]~11_combout ;
wire \data_viewer|LEDR[11]~12_combout ;
wire \data_viewer|LEDR[12]~13_combout ;
wire \data_viewer|LEDR[13]~14_combout ;
wire \data_viewer|LEDR[14]~15_combout ;
wire \data_viewer|LEDR[15]~16_combout ;
wire [15:0] \arithmetic_logic_unit|PSW_o ;
wire [2:0] \ID|DST ;
wire [7:0] \ctrl_unit|cex_state ;
wire [6:0] \data_viewer|decode2|HEX0 ;
wire [15:0] \ctrl_unit|psw ;
wire [15:0] \arithmetic_logic_unit|Reg3 ;
wire [15:0] instr_reg;
wire [15:0] mdr;
wire [2:0] \ID|T ;
wire [4:0] \ctrl_unit|dbus_rnum_src ;
wire [2:0] \ID|SRCCON ;
wire [4:0] \ctrl_unit|dbus_rnum_dst ;
wire [6:0] \data_viewer|decode4|HEX0 ;
wire [15:0] mar;
wire [2:0] \ID|F ;
wire [3:0] \ctrl_unit|code ;
wire [4:0] \ctrl_unit|alu_rnum_src ;
wire [15:0] \data_viewer|data ;
wire [4:0] \ctrl_unit|alu_rnum_dst ;
wire [15:0] \data_viewer|LEDR ;
wire [5:0] \ctrl_unit|alu_op ;
wire [6:0] \data_viewer|decode1|HEX0 ;
wire [6:0] \data_viewer|decode3|HEX0 ;
wire [6:0] \ctrl_unit|data_bus_ctrl ;
wire [4:0] \ID|PSWb ;
wire [2:0] \ctrl_unit|ctrl_reg_bus ;
wire [6:0] \ID|OP ;
wire [7:0] \ID|ImByte ;
wire [3:0] \ctrl_unit|cpucycle ;
wire [15:0] \ctrl_unit|enables ;
wire [15:0] \arithmetic_logic_unit|result ;
wire [6:0] \ctrl_unit|addr_bus_ctrl ;
wire [15:0] \byte_manipulator|dst_out ;
wire [15:0] psw_in;
wire [2:0] \ram|memory_rtl_0|auto_generated|address_reg_b ;
wire [5:0] \data_viewer|LEDG ;
wire [4:0] \ctrl_unit|addr_rnum_src ;
wire [15:0] \byte_manipulator|dst_val ;
wire [3:0] \ID|C ;
wire [2:0] \ctrl_unit|bm_op ;
wire [2:0] \ram|memory_rtl_0|auto_generated|address_reg_a ;
wire [2:0] ctrl_reg;
wire [15:0] bkpnt;

wire [0:0] \ram|memory_rtl_0|auto_generated|ram_block1a8_PORTADATAOUT_bus ;
wire [0:0] \ram|memory_rtl_0|auto_generated|ram_block1a8_PORTBDATAOUT_bus ;
wire [0:0] \ram|memory_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [0:0] \ram|memory_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;
wire [0:0] \ram|memory_rtl_0|auto_generated|ram_block1a24_PORTADATAOUT_bus ;
wire [0:0] \ram|memory_rtl_0|auto_generated|ram_block1a24_PORTBDATAOUT_bus ;
wire [0:0] \ram|memory_rtl_0|auto_generated|ram_block1a16_PORTADATAOUT_bus ;
wire [0:0] \ram|memory_rtl_0|auto_generated|ram_block1a16_PORTBDATAOUT_bus ;
wire [0:0] \ram|memory_rtl_0|auto_generated|ram_block1a40_PORTADATAOUT_bus ;
wire [0:0] \ram|memory_rtl_0|auto_generated|ram_block1a40_PORTBDATAOUT_bus ;
wire [0:0] \ram|memory_rtl_0|auto_generated|ram_block1a32_PORTADATAOUT_bus ;
wire [0:0] \ram|memory_rtl_0|auto_generated|ram_block1a32_PORTBDATAOUT_bus ;
wire [0:0] \ram|memory_rtl_0|auto_generated|ram_block1a56_PORTADATAOUT_bus ;
wire [0:0] \ram|memory_rtl_0|auto_generated|ram_block1a56_PORTBDATAOUT_bus ;
wire [0:0] \ram|memory_rtl_0|auto_generated|ram_block1a48_PORTADATAOUT_bus ;
wire [0:0] \ram|memory_rtl_0|auto_generated|ram_block1a48_PORTBDATAOUT_bus ;
wire [0:0] \ram|memory_rtl_0|auto_generated|ram_block1a9_PORTADATAOUT_bus ;
wire [0:0] \ram|memory_rtl_0|auto_generated|ram_block1a9_PORTBDATAOUT_bus ;
wire [0:0] \ram|memory_rtl_0|auto_generated|ram_block1a1_PORTADATAOUT_bus ;
wire [0:0] \ram|memory_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus ;
wire [0:0] \ram|memory_rtl_0|auto_generated|ram_block1a25_PORTADATAOUT_bus ;
wire [0:0] \ram|memory_rtl_0|auto_generated|ram_block1a25_PORTBDATAOUT_bus ;
wire [0:0] \ram|memory_rtl_0|auto_generated|ram_block1a17_PORTADATAOUT_bus ;
wire [0:0] \ram|memory_rtl_0|auto_generated|ram_block1a17_PORTBDATAOUT_bus ;
wire [0:0] \ram|memory_rtl_0|auto_generated|ram_block1a41_PORTADATAOUT_bus ;
wire [0:0] \ram|memory_rtl_0|auto_generated|ram_block1a41_PORTBDATAOUT_bus ;
wire [0:0] \ram|memory_rtl_0|auto_generated|ram_block1a33_PORTADATAOUT_bus ;
wire [0:0] \ram|memory_rtl_0|auto_generated|ram_block1a33_PORTBDATAOUT_bus ;
wire [0:0] \ram|memory_rtl_0|auto_generated|ram_block1a57_PORTADATAOUT_bus ;
wire [0:0] \ram|memory_rtl_0|auto_generated|ram_block1a57_PORTBDATAOUT_bus ;
wire [0:0] \ram|memory_rtl_0|auto_generated|ram_block1a49_PORTADATAOUT_bus ;
wire [0:0] \ram|memory_rtl_0|auto_generated|ram_block1a49_PORTBDATAOUT_bus ;
wire [0:0] \ram|memory_rtl_0|auto_generated|ram_block1a10_PORTADATAOUT_bus ;
wire [0:0] \ram|memory_rtl_0|auto_generated|ram_block1a10_PORTBDATAOUT_bus ;
wire [0:0] \ram|memory_rtl_0|auto_generated|ram_block1a2_PORTADATAOUT_bus ;
wire [0:0] \ram|memory_rtl_0|auto_generated|ram_block1a2_PORTBDATAOUT_bus ;
wire [0:0] \ram|memory_rtl_0|auto_generated|ram_block1a26_PORTADATAOUT_bus ;
wire [0:0] \ram|memory_rtl_0|auto_generated|ram_block1a26_PORTBDATAOUT_bus ;
wire [0:0] \ram|memory_rtl_0|auto_generated|ram_block1a18_PORTADATAOUT_bus ;
wire [0:0] \ram|memory_rtl_0|auto_generated|ram_block1a18_PORTBDATAOUT_bus ;
wire [0:0] \ram|memory_rtl_0|auto_generated|ram_block1a42_PORTADATAOUT_bus ;
wire [0:0] \ram|memory_rtl_0|auto_generated|ram_block1a42_PORTBDATAOUT_bus ;
wire [0:0] \ram|memory_rtl_0|auto_generated|ram_block1a34_PORTADATAOUT_bus ;
wire [0:0] \ram|memory_rtl_0|auto_generated|ram_block1a34_PORTBDATAOUT_bus ;
wire [0:0] \ram|memory_rtl_0|auto_generated|ram_block1a58_PORTADATAOUT_bus ;
wire [0:0] \ram|memory_rtl_0|auto_generated|ram_block1a58_PORTBDATAOUT_bus ;
wire [0:0] \ram|memory_rtl_0|auto_generated|ram_block1a50_PORTADATAOUT_bus ;
wire [0:0] \ram|memory_rtl_0|auto_generated|ram_block1a50_PORTBDATAOUT_bus ;
wire [0:0] \ram|memory_rtl_0|auto_generated|ram_block1a11_PORTADATAOUT_bus ;
wire [0:0] \ram|memory_rtl_0|auto_generated|ram_block1a11_PORTBDATAOUT_bus ;
wire [0:0] \ram|memory_rtl_0|auto_generated|ram_block1a3_PORTADATAOUT_bus ;
wire [0:0] \ram|memory_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus ;
wire [0:0] \ram|memory_rtl_0|auto_generated|ram_block1a27_PORTADATAOUT_bus ;
wire [0:0] \ram|memory_rtl_0|auto_generated|ram_block1a27_PORTBDATAOUT_bus ;
wire [0:0] \ram|memory_rtl_0|auto_generated|ram_block1a19_PORTADATAOUT_bus ;
wire [0:0] \ram|memory_rtl_0|auto_generated|ram_block1a19_PORTBDATAOUT_bus ;
wire [0:0] \ram|memory_rtl_0|auto_generated|ram_block1a43_PORTADATAOUT_bus ;
wire [0:0] \ram|memory_rtl_0|auto_generated|ram_block1a43_PORTBDATAOUT_bus ;
wire [0:0] \ram|memory_rtl_0|auto_generated|ram_block1a35_PORTADATAOUT_bus ;
wire [0:0] \ram|memory_rtl_0|auto_generated|ram_block1a35_PORTBDATAOUT_bus ;
wire [0:0] \ram|memory_rtl_0|auto_generated|ram_block1a59_PORTADATAOUT_bus ;
wire [0:0] \ram|memory_rtl_0|auto_generated|ram_block1a59_PORTBDATAOUT_bus ;
wire [0:0] \ram|memory_rtl_0|auto_generated|ram_block1a51_PORTADATAOUT_bus ;
wire [0:0] \ram|memory_rtl_0|auto_generated|ram_block1a51_PORTBDATAOUT_bus ;
wire [0:0] \ram|memory_rtl_0|auto_generated|ram_block1a12_PORTADATAOUT_bus ;
wire [0:0] \ram|memory_rtl_0|auto_generated|ram_block1a12_PORTBDATAOUT_bus ;
wire [0:0] \ram|memory_rtl_0|auto_generated|ram_block1a4_PORTADATAOUT_bus ;
wire [0:0] \ram|memory_rtl_0|auto_generated|ram_block1a4_PORTBDATAOUT_bus ;
wire [0:0] \ram|memory_rtl_0|auto_generated|ram_block1a28_PORTADATAOUT_bus ;
wire [0:0] \ram|memory_rtl_0|auto_generated|ram_block1a28_PORTBDATAOUT_bus ;
wire [0:0] \ram|memory_rtl_0|auto_generated|ram_block1a20_PORTADATAOUT_bus ;
wire [0:0] \ram|memory_rtl_0|auto_generated|ram_block1a20_PORTBDATAOUT_bus ;
wire [0:0] \ram|memory_rtl_0|auto_generated|ram_block1a44_PORTADATAOUT_bus ;
wire [0:0] \ram|memory_rtl_0|auto_generated|ram_block1a44_PORTBDATAOUT_bus ;
wire [0:0] \ram|memory_rtl_0|auto_generated|ram_block1a36_PORTADATAOUT_bus ;
wire [0:0] \ram|memory_rtl_0|auto_generated|ram_block1a36_PORTBDATAOUT_bus ;
wire [0:0] \ram|memory_rtl_0|auto_generated|ram_block1a60_PORTADATAOUT_bus ;
wire [0:0] \ram|memory_rtl_0|auto_generated|ram_block1a60_PORTBDATAOUT_bus ;
wire [0:0] \ram|memory_rtl_0|auto_generated|ram_block1a52_PORTADATAOUT_bus ;
wire [0:0] \ram|memory_rtl_0|auto_generated|ram_block1a52_PORTBDATAOUT_bus ;
wire [0:0] \ram|memory_rtl_0|auto_generated|ram_block1a13_PORTADATAOUT_bus ;
wire [0:0] \ram|memory_rtl_0|auto_generated|ram_block1a13_PORTBDATAOUT_bus ;
wire [0:0] \ram|memory_rtl_0|auto_generated|ram_block1a5_PORTADATAOUT_bus ;
wire [0:0] \ram|memory_rtl_0|auto_generated|ram_block1a5_PORTBDATAOUT_bus ;
wire [0:0] \ram|memory_rtl_0|auto_generated|ram_block1a29_PORTADATAOUT_bus ;
wire [0:0] \ram|memory_rtl_0|auto_generated|ram_block1a29_PORTBDATAOUT_bus ;
wire [0:0] \ram|memory_rtl_0|auto_generated|ram_block1a21_PORTADATAOUT_bus ;
wire [0:0] \ram|memory_rtl_0|auto_generated|ram_block1a21_PORTBDATAOUT_bus ;
wire [0:0] \ram|memory_rtl_0|auto_generated|ram_block1a45_PORTADATAOUT_bus ;
wire [0:0] \ram|memory_rtl_0|auto_generated|ram_block1a45_PORTBDATAOUT_bus ;
wire [0:0] \ram|memory_rtl_0|auto_generated|ram_block1a37_PORTADATAOUT_bus ;
wire [0:0] \ram|memory_rtl_0|auto_generated|ram_block1a37_PORTBDATAOUT_bus ;
wire [0:0] \ram|memory_rtl_0|auto_generated|ram_block1a61_PORTADATAOUT_bus ;
wire [0:0] \ram|memory_rtl_0|auto_generated|ram_block1a61_PORTBDATAOUT_bus ;
wire [0:0] \ram|memory_rtl_0|auto_generated|ram_block1a53_PORTADATAOUT_bus ;
wire [0:0] \ram|memory_rtl_0|auto_generated|ram_block1a53_PORTBDATAOUT_bus ;
wire [0:0] \ram|memory_rtl_0|auto_generated|ram_block1a14_PORTADATAOUT_bus ;
wire [0:0] \ram|memory_rtl_0|auto_generated|ram_block1a14_PORTBDATAOUT_bus ;
wire [0:0] \ram|memory_rtl_0|auto_generated|ram_block1a6_PORTADATAOUT_bus ;
wire [0:0] \ram|memory_rtl_0|auto_generated|ram_block1a6_PORTBDATAOUT_bus ;
wire [0:0] \ram|memory_rtl_0|auto_generated|ram_block1a30_PORTADATAOUT_bus ;
wire [0:0] \ram|memory_rtl_0|auto_generated|ram_block1a30_PORTBDATAOUT_bus ;
wire [0:0] \ram|memory_rtl_0|auto_generated|ram_block1a22_PORTADATAOUT_bus ;
wire [0:0] \ram|memory_rtl_0|auto_generated|ram_block1a22_PORTBDATAOUT_bus ;
wire [0:0] \ram|memory_rtl_0|auto_generated|ram_block1a46_PORTADATAOUT_bus ;
wire [0:0] \ram|memory_rtl_0|auto_generated|ram_block1a46_PORTBDATAOUT_bus ;
wire [0:0] \ram|memory_rtl_0|auto_generated|ram_block1a38_PORTADATAOUT_bus ;
wire [0:0] \ram|memory_rtl_0|auto_generated|ram_block1a38_PORTBDATAOUT_bus ;
wire [0:0] \ram|memory_rtl_0|auto_generated|ram_block1a62_PORTADATAOUT_bus ;
wire [0:0] \ram|memory_rtl_0|auto_generated|ram_block1a62_PORTBDATAOUT_bus ;
wire [0:0] \ram|memory_rtl_0|auto_generated|ram_block1a54_PORTADATAOUT_bus ;
wire [0:0] \ram|memory_rtl_0|auto_generated|ram_block1a54_PORTBDATAOUT_bus ;
wire [0:0] \ram|memory_rtl_0|auto_generated|ram_block1a15_PORTADATAOUT_bus ;
wire [0:0] \ram|memory_rtl_0|auto_generated|ram_block1a15_PORTBDATAOUT_bus ;
wire [0:0] \ram|memory_rtl_0|auto_generated|ram_block1a7_PORTADATAOUT_bus ;
wire [0:0] \ram|memory_rtl_0|auto_generated|ram_block1a7_PORTBDATAOUT_bus ;
wire [0:0] \ram|memory_rtl_0|auto_generated|ram_block1a31_PORTADATAOUT_bus ;
wire [0:0] \ram|memory_rtl_0|auto_generated|ram_block1a31_PORTBDATAOUT_bus ;
wire [0:0] \ram|memory_rtl_0|auto_generated|ram_block1a23_PORTADATAOUT_bus ;
wire [0:0] \ram|memory_rtl_0|auto_generated|ram_block1a23_PORTBDATAOUT_bus ;
wire [0:0] \ram|memory_rtl_0|auto_generated|ram_block1a47_PORTADATAOUT_bus ;
wire [0:0] \ram|memory_rtl_0|auto_generated|ram_block1a47_PORTBDATAOUT_bus ;
wire [0:0] \ram|memory_rtl_0|auto_generated|ram_block1a39_PORTADATAOUT_bus ;
wire [0:0] \ram|memory_rtl_0|auto_generated|ram_block1a39_PORTBDATAOUT_bus ;
wire [0:0] \ram|memory_rtl_0|auto_generated|ram_block1a63_PORTADATAOUT_bus ;
wire [0:0] \ram|memory_rtl_0|auto_generated|ram_block1a63_PORTBDATAOUT_bus ;
wire [0:0] \ram|memory_rtl_0|auto_generated|ram_block1a55_PORTADATAOUT_bus ;
wire [0:0] \ram|memory_rtl_0|auto_generated|ram_block1a55_PORTBDATAOUT_bus ;

assign \ram|memory_rtl_0|auto_generated|ram_block1a8~portadataout  = \ram|memory_rtl_0|auto_generated|ram_block1a8_PORTADATAOUT_bus [0];

assign \ram|memory_rtl_0|auto_generated|ram_block1a8~PORTBDATAOUT0  = \ram|memory_rtl_0|auto_generated|ram_block1a8_PORTBDATAOUT_bus [0];

assign \ram|memory_rtl_0|auto_generated|ram_block1a0~portadataout  = \ram|memory_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];

assign \ram|memory_rtl_0|auto_generated|ram_block1a0~PORTBDATAOUT0  = \ram|memory_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];

assign \ram|memory_rtl_0|auto_generated|ram_block1a24~portadataout  = \ram|memory_rtl_0|auto_generated|ram_block1a24_PORTADATAOUT_bus [0];

assign \ram|memory_rtl_0|auto_generated|ram_block1a24~PORTBDATAOUT0  = \ram|memory_rtl_0|auto_generated|ram_block1a24_PORTBDATAOUT_bus [0];

assign \ram|memory_rtl_0|auto_generated|ram_block1a16~portadataout  = \ram|memory_rtl_0|auto_generated|ram_block1a16_PORTADATAOUT_bus [0];

assign \ram|memory_rtl_0|auto_generated|ram_block1a16~PORTBDATAOUT0  = \ram|memory_rtl_0|auto_generated|ram_block1a16_PORTBDATAOUT_bus [0];

assign \ram|memory_rtl_0|auto_generated|ram_block1a40~portadataout  = \ram|memory_rtl_0|auto_generated|ram_block1a40_PORTADATAOUT_bus [0];

assign \ram|memory_rtl_0|auto_generated|ram_block1a40~PORTBDATAOUT0  = \ram|memory_rtl_0|auto_generated|ram_block1a40_PORTBDATAOUT_bus [0];

assign \ram|memory_rtl_0|auto_generated|ram_block1a32~portadataout  = \ram|memory_rtl_0|auto_generated|ram_block1a32_PORTADATAOUT_bus [0];

assign \ram|memory_rtl_0|auto_generated|ram_block1a32~PORTBDATAOUT0  = \ram|memory_rtl_0|auto_generated|ram_block1a32_PORTBDATAOUT_bus [0];

assign \ram|memory_rtl_0|auto_generated|ram_block1a56~portadataout  = \ram|memory_rtl_0|auto_generated|ram_block1a56_PORTADATAOUT_bus [0];

assign \ram|memory_rtl_0|auto_generated|ram_block1a56~PORTBDATAOUT0  = \ram|memory_rtl_0|auto_generated|ram_block1a56_PORTBDATAOUT_bus [0];

assign \ram|memory_rtl_0|auto_generated|ram_block1a48~portadataout  = \ram|memory_rtl_0|auto_generated|ram_block1a48_PORTADATAOUT_bus [0];

assign \ram|memory_rtl_0|auto_generated|ram_block1a48~PORTBDATAOUT0  = \ram|memory_rtl_0|auto_generated|ram_block1a48_PORTBDATAOUT_bus [0];

assign \ram|memory_rtl_0|auto_generated|ram_block1a9~portadataout  = \ram|memory_rtl_0|auto_generated|ram_block1a9_PORTADATAOUT_bus [0];

assign \ram|memory_rtl_0|auto_generated|ram_block1a9~PORTBDATAOUT0  = \ram|memory_rtl_0|auto_generated|ram_block1a9_PORTBDATAOUT_bus [0];

assign \ram|memory_rtl_0|auto_generated|ram_block1a1~portadataout  = \ram|memory_rtl_0|auto_generated|ram_block1a1_PORTADATAOUT_bus [0];

assign \ram|memory_rtl_0|auto_generated|ram_block1a1~PORTBDATAOUT0  = \ram|memory_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus [0];

assign \ram|memory_rtl_0|auto_generated|ram_block1a25~portadataout  = \ram|memory_rtl_0|auto_generated|ram_block1a25_PORTADATAOUT_bus [0];

assign \ram|memory_rtl_0|auto_generated|ram_block1a25~PORTBDATAOUT0  = \ram|memory_rtl_0|auto_generated|ram_block1a25_PORTBDATAOUT_bus [0];

assign \ram|memory_rtl_0|auto_generated|ram_block1a17~portadataout  = \ram|memory_rtl_0|auto_generated|ram_block1a17_PORTADATAOUT_bus [0];

assign \ram|memory_rtl_0|auto_generated|ram_block1a17~PORTBDATAOUT0  = \ram|memory_rtl_0|auto_generated|ram_block1a17_PORTBDATAOUT_bus [0];

assign \ram|memory_rtl_0|auto_generated|ram_block1a41~portadataout  = \ram|memory_rtl_0|auto_generated|ram_block1a41_PORTADATAOUT_bus [0];

assign \ram|memory_rtl_0|auto_generated|ram_block1a41~PORTBDATAOUT0  = \ram|memory_rtl_0|auto_generated|ram_block1a41_PORTBDATAOUT_bus [0];

assign \ram|memory_rtl_0|auto_generated|ram_block1a33~portadataout  = \ram|memory_rtl_0|auto_generated|ram_block1a33_PORTADATAOUT_bus [0];

assign \ram|memory_rtl_0|auto_generated|ram_block1a33~PORTBDATAOUT0  = \ram|memory_rtl_0|auto_generated|ram_block1a33_PORTBDATAOUT_bus [0];

assign \ram|memory_rtl_0|auto_generated|ram_block1a57~portadataout  = \ram|memory_rtl_0|auto_generated|ram_block1a57_PORTADATAOUT_bus [0];

assign \ram|memory_rtl_0|auto_generated|ram_block1a57~PORTBDATAOUT0  = \ram|memory_rtl_0|auto_generated|ram_block1a57_PORTBDATAOUT_bus [0];

assign \ram|memory_rtl_0|auto_generated|ram_block1a49~portadataout  = \ram|memory_rtl_0|auto_generated|ram_block1a49_PORTADATAOUT_bus [0];

assign \ram|memory_rtl_0|auto_generated|ram_block1a49~PORTBDATAOUT0  = \ram|memory_rtl_0|auto_generated|ram_block1a49_PORTBDATAOUT_bus [0];

assign \ram|memory_rtl_0|auto_generated|ram_block1a10~portadataout  = \ram|memory_rtl_0|auto_generated|ram_block1a10_PORTADATAOUT_bus [0];

assign \ram|memory_rtl_0|auto_generated|ram_block1a10~PORTBDATAOUT0  = \ram|memory_rtl_0|auto_generated|ram_block1a10_PORTBDATAOUT_bus [0];

assign \ram|memory_rtl_0|auto_generated|ram_block1a2~portadataout  = \ram|memory_rtl_0|auto_generated|ram_block1a2_PORTADATAOUT_bus [0];

assign \ram|memory_rtl_0|auto_generated|ram_block1a2~PORTBDATAOUT0  = \ram|memory_rtl_0|auto_generated|ram_block1a2_PORTBDATAOUT_bus [0];

assign \ram|memory_rtl_0|auto_generated|ram_block1a26~portadataout  = \ram|memory_rtl_0|auto_generated|ram_block1a26_PORTADATAOUT_bus [0];

assign \ram|memory_rtl_0|auto_generated|ram_block1a26~PORTBDATAOUT0  = \ram|memory_rtl_0|auto_generated|ram_block1a26_PORTBDATAOUT_bus [0];

assign \ram|memory_rtl_0|auto_generated|ram_block1a18~portadataout  = \ram|memory_rtl_0|auto_generated|ram_block1a18_PORTADATAOUT_bus [0];

assign \ram|memory_rtl_0|auto_generated|ram_block1a18~PORTBDATAOUT0  = \ram|memory_rtl_0|auto_generated|ram_block1a18_PORTBDATAOUT_bus [0];

assign \ram|memory_rtl_0|auto_generated|ram_block1a42~portadataout  = \ram|memory_rtl_0|auto_generated|ram_block1a42_PORTADATAOUT_bus [0];

assign \ram|memory_rtl_0|auto_generated|ram_block1a42~PORTBDATAOUT0  = \ram|memory_rtl_0|auto_generated|ram_block1a42_PORTBDATAOUT_bus [0];

assign \ram|memory_rtl_0|auto_generated|ram_block1a34~portadataout  = \ram|memory_rtl_0|auto_generated|ram_block1a34_PORTADATAOUT_bus [0];

assign \ram|memory_rtl_0|auto_generated|ram_block1a34~PORTBDATAOUT0  = \ram|memory_rtl_0|auto_generated|ram_block1a34_PORTBDATAOUT_bus [0];

assign \ram|memory_rtl_0|auto_generated|ram_block1a58~portadataout  = \ram|memory_rtl_0|auto_generated|ram_block1a58_PORTADATAOUT_bus [0];

assign \ram|memory_rtl_0|auto_generated|ram_block1a58~PORTBDATAOUT0  = \ram|memory_rtl_0|auto_generated|ram_block1a58_PORTBDATAOUT_bus [0];

assign \ram|memory_rtl_0|auto_generated|ram_block1a50~portadataout  = \ram|memory_rtl_0|auto_generated|ram_block1a50_PORTADATAOUT_bus [0];

assign \ram|memory_rtl_0|auto_generated|ram_block1a50~PORTBDATAOUT0  = \ram|memory_rtl_0|auto_generated|ram_block1a50_PORTBDATAOUT_bus [0];

assign \ram|memory_rtl_0|auto_generated|ram_block1a11~portadataout  = \ram|memory_rtl_0|auto_generated|ram_block1a11_PORTADATAOUT_bus [0];

assign \ram|memory_rtl_0|auto_generated|ram_block1a11~PORTBDATAOUT0  = \ram|memory_rtl_0|auto_generated|ram_block1a11_PORTBDATAOUT_bus [0];

assign \ram|memory_rtl_0|auto_generated|ram_block1a3~portadataout  = \ram|memory_rtl_0|auto_generated|ram_block1a3_PORTADATAOUT_bus [0];

assign \ram|memory_rtl_0|auto_generated|ram_block1a3~PORTBDATAOUT0  = \ram|memory_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus [0];

assign \ram|memory_rtl_0|auto_generated|ram_block1a27~portadataout  = \ram|memory_rtl_0|auto_generated|ram_block1a27_PORTADATAOUT_bus [0];

assign \ram|memory_rtl_0|auto_generated|ram_block1a27~PORTBDATAOUT0  = \ram|memory_rtl_0|auto_generated|ram_block1a27_PORTBDATAOUT_bus [0];

assign \ram|memory_rtl_0|auto_generated|ram_block1a19~portadataout  = \ram|memory_rtl_0|auto_generated|ram_block1a19_PORTADATAOUT_bus [0];

assign \ram|memory_rtl_0|auto_generated|ram_block1a19~PORTBDATAOUT0  = \ram|memory_rtl_0|auto_generated|ram_block1a19_PORTBDATAOUT_bus [0];

assign \ram|memory_rtl_0|auto_generated|ram_block1a43~portadataout  = \ram|memory_rtl_0|auto_generated|ram_block1a43_PORTADATAOUT_bus [0];

assign \ram|memory_rtl_0|auto_generated|ram_block1a43~PORTBDATAOUT0  = \ram|memory_rtl_0|auto_generated|ram_block1a43_PORTBDATAOUT_bus [0];

assign \ram|memory_rtl_0|auto_generated|ram_block1a35~portadataout  = \ram|memory_rtl_0|auto_generated|ram_block1a35_PORTADATAOUT_bus [0];

assign \ram|memory_rtl_0|auto_generated|ram_block1a35~PORTBDATAOUT0  = \ram|memory_rtl_0|auto_generated|ram_block1a35_PORTBDATAOUT_bus [0];

assign \ram|memory_rtl_0|auto_generated|ram_block1a59~portadataout  = \ram|memory_rtl_0|auto_generated|ram_block1a59_PORTADATAOUT_bus [0];

assign \ram|memory_rtl_0|auto_generated|ram_block1a59~PORTBDATAOUT0  = \ram|memory_rtl_0|auto_generated|ram_block1a59_PORTBDATAOUT_bus [0];

assign \ram|memory_rtl_0|auto_generated|ram_block1a51~portadataout  = \ram|memory_rtl_0|auto_generated|ram_block1a51_PORTADATAOUT_bus [0];

assign \ram|memory_rtl_0|auto_generated|ram_block1a51~PORTBDATAOUT0  = \ram|memory_rtl_0|auto_generated|ram_block1a51_PORTBDATAOUT_bus [0];

assign \ram|memory_rtl_0|auto_generated|ram_block1a12~portadataout  = \ram|memory_rtl_0|auto_generated|ram_block1a12_PORTADATAOUT_bus [0];

assign \ram|memory_rtl_0|auto_generated|ram_block1a12~PORTBDATAOUT0  = \ram|memory_rtl_0|auto_generated|ram_block1a12_PORTBDATAOUT_bus [0];

assign \ram|memory_rtl_0|auto_generated|ram_block1a4~portadataout  = \ram|memory_rtl_0|auto_generated|ram_block1a4_PORTADATAOUT_bus [0];

assign \ram|memory_rtl_0|auto_generated|ram_block1a4~PORTBDATAOUT0  = \ram|memory_rtl_0|auto_generated|ram_block1a4_PORTBDATAOUT_bus [0];

assign \ram|memory_rtl_0|auto_generated|ram_block1a28~portadataout  = \ram|memory_rtl_0|auto_generated|ram_block1a28_PORTADATAOUT_bus [0];

assign \ram|memory_rtl_0|auto_generated|ram_block1a28~PORTBDATAOUT0  = \ram|memory_rtl_0|auto_generated|ram_block1a28_PORTBDATAOUT_bus [0];

assign \ram|memory_rtl_0|auto_generated|ram_block1a20~portadataout  = \ram|memory_rtl_0|auto_generated|ram_block1a20_PORTADATAOUT_bus [0];

assign \ram|memory_rtl_0|auto_generated|ram_block1a20~PORTBDATAOUT0  = \ram|memory_rtl_0|auto_generated|ram_block1a20_PORTBDATAOUT_bus [0];

assign \ram|memory_rtl_0|auto_generated|ram_block1a44~portadataout  = \ram|memory_rtl_0|auto_generated|ram_block1a44_PORTADATAOUT_bus [0];

assign \ram|memory_rtl_0|auto_generated|ram_block1a44~PORTBDATAOUT0  = \ram|memory_rtl_0|auto_generated|ram_block1a44_PORTBDATAOUT_bus [0];

assign \ram|memory_rtl_0|auto_generated|ram_block1a36~portadataout  = \ram|memory_rtl_0|auto_generated|ram_block1a36_PORTADATAOUT_bus [0];

assign \ram|memory_rtl_0|auto_generated|ram_block1a36~PORTBDATAOUT0  = \ram|memory_rtl_0|auto_generated|ram_block1a36_PORTBDATAOUT_bus [0];

assign \ram|memory_rtl_0|auto_generated|ram_block1a60~portadataout  = \ram|memory_rtl_0|auto_generated|ram_block1a60_PORTADATAOUT_bus [0];

assign \ram|memory_rtl_0|auto_generated|ram_block1a60~PORTBDATAOUT0  = \ram|memory_rtl_0|auto_generated|ram_block1a60_PORTBDATAOUT_bus [0];

assign \ram|memory_rtl_0|auto_generated|ram_block1a52~portadataout  = \ram|memory_rtl_0|auto_generated|ram_block1a52_PORTADATAOUT_bus [0];

assign \ram|memory_rtl_0|auto_generated|ram_block1a52~PORTBDATAOUT0  = \ram|memory_rtl_0|auto_generated|ram_block1a52_PORTBDATAOUT_bus [0];

assign \ram|memory_rtl_0|auto_generated|ram_block1a13~portadataout  = \ram|memory_rtl_0|auto_generated|ram_block1a13_PORTADATAOUT_bus [0];

assign \ram|memory_rtl_0|auto_generated|ram_block1a13~PORTBDATAOUT0  = \ram|memory_rtl_0|auto_generated|ram_block1a13_PORTBDATAOUT_bus [0];

assign \ram|memory_rtl_0|auto_generated|ram_block1a5~portadataout  = \ram|memory_rtl_0|auto_generated|ram_block1a5_PORTADATAOUT_bus [0];

assign \ram|memory_rtl_0|auto_generated|ram_block1a5~PORTBDATAOUT0  = \ram|memory_rtl_0|auto_generated|ram_block1a5_PORTBDATAOUT_bus [0];

assign \ram|memory_rtl_0|auto_generated|ram_block1a29~portadataout  = \ram|memory_rtl_0|auto_generated|ram_block1a29_PORTADATAOUT_bus [0];

assign \ram|memory_rtl_0|auto_generated|ram_block1a29~PORTBDATAOUT0  = \ram|memory_rtl_0|auto_generated|ram_block1a29_PORTBDATAOUT_bus [0];

assign \ram|memory_rtl_0|auto_generated|ram_block1a21~portadataout  = \ram|memory_rtl_0|auto_generated|ram_block1a21_PORTADATAOUT_bus [0];

assign \ram|memory_rtl_0|auto_generated|ram_block1a21~PORTBDATAOUT0  = \ram|memory_rtl_0|auto_generated|ram_block1a21_PORTBDATAOUT_bus [0];

assign \ram|memory_rtl_0|auto_generated|ram_block1a45~portadataout  = \ram|memory_rtl_0|auto_generated|ram_block1a45_PORTADATAOUT_bus [0];

assign \ram|memory_rtl_0|auto_generated|ram_block1a45~PORTBDATAOUT0  = \ram|memory_rtl_0|auto_generated|ram_block1a45_PORTBDATAOUT_bus [0];

assign \ram|memory_rtl_0|auto_generated|ram_block1a37~portadataout  = \ram|memory_rtl_0|auto_generated|ram_block1a37_PORTADATAOUT_bus [0];

assign \ram|memory_rtl_0|auto_generated|ram_block1a37~PORTBDATAOUT0  = \ram|memory_rtl_0|auto_generated|ram_block1a37_PORTBDATAOUT_bus [0];

assign \ram|memory_rtl_0|auto_generated|ram_block1a61~portadataout  = \ram|memory_rtl_0|auto_generated|ram_block1a61_PORTADATAOUT_bus [0];

assign \ram|memory_rtl_0|auto_generated|ram_block1a61~PORTBDATAOUT0  = \ram|memory_rtl_0|auto_generated|ram_block1a61_PORTBDATAOUT_bus [0];

assign \ram|memory_rtl_0|auto_generated|ram_block1a53~portadataout  = \ram|memory_rtl_0|auto_generated|ram_block1a53_PORTADATAOUT_bus [0];

assign \ram|memory_rtl_0|auto_generated|ram_block1a53~PORTBDATAOUT0  = \ram|memory_rtl_0|auto_generated|ram_block1a53_PORTBDATAOUT_bus [0];

assign \ram|memory_rtl_0|auto_generated|ram_block1a14~portadataout  = \ram|memory_rtl_0|auto_generated|ram_block1a14_PORTADATAOUT_bus [0];

assign \ram|memory_rtl_0|auto_generated|ram_block1a14~PORTBDATAOUT0  = \ram|memory_rtl_0|auto_generated|ram_block1a14_PORTBDATAOUT_bus [0];

assign \ram|memory_rtl_0|auto_generated|ram_block1a6~portadataout  = \ram|memory_rtl_0|auto_generated|ram_block1a6_PORTADATAOUT_bus [0];

assign \ram|memory_rtl_0|auto_generated|ram_block1a6~PORTBDATAOUT0  = \ram|memory_rtl_0|auto_generated|ram_block1a6_PORTBDATAOUT_bus [0];

assign \ram|memory_rtl_0|auto_generated|ram_block1a30~portadataout  = \ram|memory_rtl_0|auto_generated|ram_block1a30_PORTADATAOUT_bus [0];

assign \ram|memory_rtl_0|auto_generated|ram_block1a30~PORTBDATAOUT0  = \ram|memory_rtl_0|auto_generated|ram_block1a30_PORTBDATAOUT_bus [0];

assign \ram|memory_rtl_0|auto_generated|ram_block1a22~portadataout  = \ram|memory_rtl_0|auto_generated|ram_block1a22_PORTADATAOUT_bus [0];

assign \ram|memory_rtl_0|auto_generated|ram_block1a22~PORTBDATAOUT0  = \ram|memory_rtl_0|auto_generated|ram_block1a22_PORTBDATAOUT_bus [0];

assign \ram|memory_rtl_0|auto_generated|ram_block1a46~portadataout  = \ram|memory_rtl_0|auto_generated|ram_block1a46_PORTADATAOUT_bus [0];

assign \ram|memory_rtl_0|auto_generated|ram_block1a46~PORTBDATAOUT0  = \ram|memory_rtl_0|auto_generated|ram_block1a46_PORTBDATAOUT_bus [0];

assign \ram|memory_rtl_0|auto_generated|ram_block1a38~portadataout  = \ram|memory_rtl_0|auto_generated|ram_block1a38_PORTADATAOUT_bus [0];

assign \ram|memory_rtl_0|auto_generated|ram_block1a38~PORTBDATAOUT0  = \ram|memory_rtl_0|auto_generated|ram_block1a38_PORTBDATAOUT_bus [0];

assign \ram|memory_rtl_0|auto_generated|ram_block1a62~portadataout  = \ram|memory_rtl_0|auto_generated|ram_block1a62_PORTADATAOUT_bus [0];

assign \ram|memory_rtl_0|auto_generated|ram_block1a62~PORTBDATAOUT0  = \ram|memory_rtl_0|auto_generated|ram_block1a62_PORTBDATAOUT_bus [0];

assign \ram|memory_rtl_0|auto_generated|ram_block1a54~portadataout  = \ram|memory_rtl_0|auto_generated|ram_block1a54_PORTADATAOUT_bus [0];

assign \ram|memory_rtl_0|auto_generated|ram_block1a54~PORTBDATAOUT0  = \ram|memory_rtl_0|auto_generated|ram_block1a54_PORTBDATAOUT_bus [0];

assign \ram|memory_rtl_0|auto_generated|ram_block1a15~portadataout  = \ram|memory_rtl_0|auto_generated|ram_block1a15_PORTADATAOUT_bus [0];

assign \ram|memory_rtl_0|auto_generated|ram_block1a15~PORTBDATAOUT0  = \ram|memory_rtl_0|auto_generated|ram_block1a15_PORTBDATAOUT_bus [0];

assign \ram|memory_rtl_0|auto_generated|ram_block1a7~portadataout  = \ram|memory_rtl_0|auto_generated|ram_block1a7_PORTADATAOUT_bus [0];

assign \ram|memory_rtl_0|auto_generated|ram_block1a7~PORTBDATAOUT0  = \ram|memory_rtl_0|auto_generated|ram_block1a7_PORTBDATAOUT_bus [0];

assign \ram|memory_rtl_0|auto_generated|ram_block1a31~portadataout  = \ram|memory_rtl_0|auto_generated|ram_block1a31_PORTADATAOUT_bus [0];

assign \ram|memory_rtl_0|auto_generated|ram_block1a31~PORTBDATAOUT0  = \ram|memory_rtl_0|auto_generated|ram_block1a31_PORTBDATAOUT_bus [0];

assign \ram|memory_rtl_0|auto_generated|ram_block1a23~portadataout  = \ram|memory_rtl_0|auto_generated|ram_block1a23_PORTADATAOUT_bus [0];

assign \ram|memory_rtl_0|auto_generated|ram_block1a23~PORTBDATAOUT0  = \ram|memory_rtl_0|auto_generated|ram_block1a23_PORTBDATAOUT_bus [0];

assign \ram|memory_rtl_0|auto_generated|ram_block1a47~portadataout  = \ram|memory_rtl_0|auto_generated|ram_block1a47_PORTADATAOUT_bus [0];

assign \ram|memory_rtl_0|auto_generated|ram_block1a47~PORTBDATAOUT0  = \ram|memory_rtl_0|auto_generated|ram_block1a47_PORTBDATAOUT_bus [0];

assign \ram|memory_rtl_0|auto_generated|ram_block1a39~portadataout  = \ram|memory_rtl_0|auto_generated|ram_block1a39_PORTADATAOUT_bus [0];

assign \ram|memory_rtl_0|auto_generated|ram_block1a39~PORTBDATAOUT0  = \ram|memory_rtl_0|auto_generated|ram_block1a39_PORTBDATAOUT_bus [0];

assign \ram|memory_rtl_0|auto_generated|ram_block1a63~portadataout  = \ram|memory_rtl_0|auto_generated|ram_block1a63_PORTADATAOUT_bus [0];

assign \ram|memory_rtl_0|auto_generated|ram_block1a63~PORTBDATAOUT0  = \ram|memory_rtl_0|auto_generated|ram_block1a63_PORTBDATAOUT_bus [0];

assign \ram|memory_rtl_0|auto_generated|ram_block1a55~portadataout  = \ram|memory_rtl_0|auto_generated|ram_block1a55_PORTADATAOUT_bus [0];

assign \ram|memory_rtl_0|auto_generated|ram_block1a55~PORTBDATAOUT0  = \ram|memory_rtl_0|auto_generated|ram_block1a55_PORTBDATAOUT_bus [0];

hard_block auto_generated_inst(
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

// Location: IOOBUF_X87_Y0_N23
cycloneive_io_obuf \HEX0[0]~output (
	.i(\data_viewer|decode1|HEX0 [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX0[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX0[0]~output .bus_hold = "false";
defparam \HEX0[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X83_Y0_N23
cycloneive_io_obuf \HEX0[1]~output (
	.i(\data_viewer|decode1|HEX0 [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX0[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX0[1]~output .bus_hold = "false";
defparam \HEX0[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X85_Y0_N2
cycloneive_io_obuf \HEX0[2]~output (
	.i(\data_viewer|decode1|HEX0 [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX0[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX0[2]~output .bus_hold = "false";
defparam \HEX0[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X85_Y0_N16
cycloneive_io_obuf \HEX0[3]~output (
	.i(\data_viewer|decode1|HEX0 [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX0[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX0[3]~output .bus_hold = "false";
defparam \HEX0[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X83_Y0_N9
cycloneive_io_obuf \HEX0[4]~output (
	.i(\data_viewer|decode1|HEX0 [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX0[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX0[4]~output .bus_hold = "false";
defparam \HEX0[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X85_Y0_N9
cycloneive_io_obuf \HEX0[5]~output (
	.i(\data_viewer|decode1|HEX0 [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX0[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX0[5]~output .bus_hold = "false";
defparam \HEX0[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X83_Y0_N16
cycloneive_io_obuf \HEX0[6]~output (
	.i(\data_viewer|decode1|HEX0 [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX0[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX0[6]~output .bus_hold = "false";
defparam \HEX0[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y0_N2
cycloneive_io_obuf \HEX1[0]~output (
	.i(\data_viewer|decode2|HEX0 [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX1[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX1[0]~output .bus_hold = "false";
defparam \HEX1[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y0_N23
cycloneive_io_obuf \HEX1[1]~output (
	.i(\data_viewer|decode2|HEX0 [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX1[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX1[1]~output .bus_hold = "false";
defparam \HEX1[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X81_Y0_N16
cycloneive_io_obuf \HEX1[2]~output (
	.i(\data_viewer|decode2|HEX0 [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX1[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX1[2]~output .bus_hold = "false";
defparam \HEX1[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X85_Y0_N23
cycloneive_io_obuf \HEX1[3]~output (
	.i(\data_viewer|decode2|HEX0 [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX1[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX1[3]~output .bus_hold = "false";
defparam \HEX1[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y0_N16
cycloneive_io_obuf \HEX1[4]~output (
	.i(\data_viewer|decode2|HEX0 [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX1[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX1[4]~output .bus_hold = "false";
defparam \HEX1[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y0_N9
cycloneive_io_obuf \HEX1[5]~output (
	.i(\data_viewer|decode2|HEX0 [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX1[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX1[5]~output .bus_hold = "false";
defparam \HEX1[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X81_Y0_N23
cycloneive_io_obuf \HEX1[6]~output (
	.i(\data_viewer|decode2|HEX0 [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX1[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX1[6]~output .bus_hold = "false";
defparam \HEX1[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y0_N16
cycloneive_io_obuf \HEX2[0]~output (
	.i(\data_viewer|decode3|HEX0 [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX2[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX2[0]~output .bus_hold = "false";
defparam \HEX2[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y0_N9
cycloneive_io_obuf \HEX2[1]~output (
	.i(\data_viewer|decode3|HEX0 [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX2[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX2[1]~output .bus_hold = "false";
defparam \HEX2[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y0_N2
cycloneive_io_obuf \HEX2[2]~output (
	.i(\data_viewer|decode3|HEX0 [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX2[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX2[2]~output .bus_hold = "false";
defparam \HEX2[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y0_N16
cycloneive_io_obuf \HEX2[3]~output (
	.i(\data_viewer|decode3|HEX0 [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX2[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX2[3]~output .bus_hold = "false";
defparam \HEX2[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y0_N9
cycloneive_io_obuf \HEX2[4]~output (
	.i(\data_viewer|decode3|HEX0 [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX2[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX2[4]~output .bus_hold = "false";
defparam \HEX2[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y0_N9
cycloneive_io_obuf \HEX2[5]~output (
	.i(\data_viewer|decode3|HEX0 [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX2[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX2[5]~output .bus_hold = "false";
defparam \HEX2[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y0_N23
cycloneive_io_obuf \HEX2[6]~output (
	.i(\data_viewer|decode3|HEX0 [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX2[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX2[6]~output .bus_hold = "false";
defparam \HEX2[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X79_Y0_N23
cycloneive_io_obuf \HEX3[0]~output (
	.i(\data_viewer|decode4|HEX0 [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX3[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX3[0]~output .bus_hold = "false";
defparam \HEX3[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X79_Y0_N16
cycloneive_io_obuf \HEX3[1]~output (
	.i(\data_viewer|decode4|HEX0 [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX3[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX3[1]~output .bus_hold = "false";
defparam \HEX3[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X79_Y0_N9
cycloneive_io_obuf \HEX3[2]~output (
	.i(\data_viewer|decode4|HEX0 [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX3[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX3[2]~output .bus_hold = "false";
defparam \HEX3[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X79_Y0_N2
cycloneive_io_obuf \HEX3[3]~output (
	.i(\data_viewer|decode4|HEX0 [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX3[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX3[3]~output .bus_hold = "false";
defparam \HEX3[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y0_N9
cycloneive_io_obuf \HEX3[4]~output (
	.i(\data_viewer|decode4|HEX0 [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX3[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX3[4]~output .bus_hold = "false";
defparam \HEX3[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X83_Y0_N2
cycloneive_io_obuf \HEX3[5]~output (
	.i(\data_viewer|decode4|HEX0 [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX3[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX3[5]~output .bus_hold = "false";
defparam \HEX3[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y0_N2
cycloneive_io_obuf \HEX3[6]~output (
	.i(\data_viewer|decode4|HEX0 [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX3[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX3[6]~output .bus_hold = "false";
defparam \HEX3[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y35_N2
cycloneive_io_obuf \LEDG[0]~output (
	.i(\data_viewer|LEDG [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDG[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDG[0]~output .bus_hold = "false";
defparam \LEDG[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y35_N16
cycloneive_io_obuf \LEDG[1]~output (
	.i(\data_viewer|LEDG [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDG[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDG[1]~output .bus_hold = "false";
defparam \LEDG[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y29_N16
cycloneive_io_obuf \LEDG[2]~output (
	.i(\data_viewer|LEDG [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDG[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDG[2]~output .bus_hold = "false";
defparam \LEDG[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y29_N23
cycloneive_io_obuf \LEDG[3]~output (
	.i(\data_viewer|LEDG [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDG[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDG[3]~output .bus_hold = "false";
defparam \LEDG[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y23_N16
cycloneive_io_obuf \LEDG[4]~output (
	.i(\data_viewer|LEDG [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDG[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDG[4]~output .bus_hold = "false";
defparam \LEDG[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y30_N2
cycloneive_io_obuf \LEDG[5]~output (
	.i(\data_viewer|LEDG [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDG[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDG[5]~output .bus_hold = "false";
defparam \LEDG[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y35_N9
cycloneive_io_obuf \LEDG7~output (
	.i(\SW[17]~input_o ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDG7~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDG7~output .bus_hold = "false";
defparam \LEDG7~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N16
cycloneive_io_obuf \LEDR[0]~output (
	.i(\data_viewer|LEDR [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDR[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDR[0]~output .bus_hold = "false";
defparam \LEDR[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X49_Y0_N2
cycloneive_io_obuf \LEDR[1]~output (
	.i(\data_viewer|LEDR [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDR[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDR[1]~output .bus_hold = "false";
defparam \LEDR[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X49_Y0_N23
cycloneive_io_obuf \LEDR[2]~output (
	.i(\data_viewer|LEDR [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDR[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDR[2]~output .bus_hold = "false";
defparam \LEDR[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X49_Y0_N16
cycloneive_io_obuf \LEDR[3]~output (
	.i(\data_viewer|LEDR [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDR[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDR[3]~output .bus_hold = "false";
defparam \LEDR[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X47_Y0_N9
cycloneive_io_obuf \LEDR[4]~output (
	.i(\data_viewer|LEDR [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDR[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDR[4]~output .bus_hold = "false";
defparam \LEDR[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N9
cycloneive_io_obuf \LEDR[5]~output (
	.i(\data_viewer|LEDR [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDR[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDR[5]~output .bus_hold = "false";
defparam \LEDR[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N16
cycloneive_io_obuf \LEDR[6]~output (
	.i(\data_viewer|LEDR [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDR[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDR[6]~output .bus_hold = "false";
defparam \LEDR[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X47_Y0_N2
cycloneive_io_obuf \LEDR[7]~output (
	.i(\data_viewer|LEDR [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDR[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDR[7]~output .bus_hold = "false";
defparam \LEDR[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N23
cycloneive_io_obuf \LEDR[8]~output (
	.i(\data_viewer|LEDR [8]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDR[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDR[8]~output .bus_hold = "false";
defparam \LEDR[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y0_N2
cycloneive_io_obuf \LEDR[9]~output (
	.i(\data_viewer|LEDR [9]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDR[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDR[9]~output .bus_hold = "false";
defparam \LEDR[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y0_N9
cycloneive_io_obuf \LEDR[10]~output (
	.i(\data_viewer|LEDR [10]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDR[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDR[10]~output .bus_hold = "false";
defparam \LEDR[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N23
cycloneive_io_obuf \LEDR[11]~output (
	.i(\data_viewer|LEDR [11]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDR[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDR[11]~output .bus_hold = "false";
defparam \LEDR[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X49_Y0_N9
cycloneive_io_obuf \LEDR[12]~output (
	.i(\data_viewer|LEDR [12]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDR[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDR[12]~output .bus_hold = "false";
defparam \LEDR[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y0_N2
cycloneive_io_obuf \LEDR[13]~output (
	.i(\data_viewer|LEDR [13]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDR[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDR[13]~output .bus_hold = "false";
defparam \LEDR[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N9
cycloneive_io_obuf \LEDR[14]~output (
	.i(\data_viewer|LEDR [14]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDR[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDR[14]~output .bus_hold = "false";
defparam \LEDR[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y0_N23
cycloneive_io_obuf \LEDR[15]~output (
	.i(\data_viewer|LEDR [15]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDR[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDR[15]~output .bus_hold = "false";
defparam \LEDR[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X87_Y0_N16
cycloneive_io_obuf \LEDR16_17[0]~output (
	.i(!\ctrl_unit|psw [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDR16_17[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDR16_17[0]~output .bus_hold = "false";
defparam \LEDR16_17[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X45_Y0_N16
cycloneive_io_obuf \LEDR16_17[1]~output (
	.i(\SW[16]~input_o ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDR16_17[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDR16_17[1]~output .bus_hold = "false";
defparam \LEDR16_17[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X0_Y36_N8
cycloneive_io_ibuf \KEY[3]~input (
	.i(KEY[3]),
	.ibar(gnd),
	.o(\KEY[3]~input_o ));
// synopsys translate_off
defparam \KEY[3]~input .bus_hold = "false";
defparam \KEY[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G2
cycloneive_clkctrl \KEY[3]~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\KEY[3]~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\KEY[3]~inputclkctrl_outclk ));
// synopsys translate_off
defparam \KEY[3]~inputclkctrl .clock_type = "global clock";
defparam \KEY[3]~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: IOIBUF_X0_Y33_N15
cycloneive_io_ibuf \KEY[1]~input (
	.i(KEY[1]),
	.ibar(gnd),
	.o(\KEY[1]~input_o ));
// synopsys translate_off
defparam \KEY[1]~input .bus_hold = "false";
defparam \KEY[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y24_N15
cycloneive_io_ibuf \KEY[2]~input (
	.i(KEY[2]),
	.ibar(gnd),
	.o(\KEY[2]~input_o ));
// synopsys translate_off
defparam \KEY[2]~input .bus_hold = "false";
defparam \KEY[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X1_Y36_N24
cycloneive_lcell_comb \data_viewer|Equal0~0 (
// Equation(s):
// \data_viewer|Equal0~0_combout  = (!\KEY[1]~input_o  & \KEY[2]~input_o )

	.dataa(\KEY[1]~input_o ),
	.datab(gnd),
	.datac(\KEY[2]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\data_viewer|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \data_viewer|Equal0~0 .lut_mask = 16'h5050;
defparam \data_viewer|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y36_N30
cycloneive_lcell_comb \data_viewer|Equal1~0 (
// Equation(s):
// \data_viewer|Equal1~0_combout  = (\KEY[1]~input_o  & !\KEY[2]~input_o )

	.dataa(\KEY[1]~input_o ),
	.datab(gnd),
	.datac(\KEY[2]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\data_viewer|Equal1~0_combout ),
	.cout());
// synopsys translate_off
defparam \data_viewer|Equal1~0 .lut_mask = 16'h0A0A;
defparam \data_viewer|Equal1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y36_N2
cycloneive_lcell_comb \data_viewer|LEDG[0] (
// Equation(s):
// \data_viewer|LEDG [0] = (!\data_viewer|Equal1~0_combout  & ((\data_viewer|Equal0~0_combout ) # (\data_viewer|LEDG [0])))

	.dataa(gnd),
	.datab(\data_viewer|Equal0~0_combout ),
	.datac(\data_viewer|Equal1~0_combout ),
	.datad(\data_viewer|LEDG [0]),
	.cin(gnd),
	.combout(\data_viewer|LEDG [0]),
	.cout());
// synopsys translate_off
defparam \data_viewer|LEDG[0] .lut_mask = 16'h0F0C;
defparam \data_viewer|LEDG[0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y36_N6
cycloneive_lcell_comb \data_viewer|LEDG[1] (
// Equation(s):
// \data_viewer|LEDG [1] = (!\data_viewer|Equal0~0_combout  & ((\data_viewer|Equal1~0_combout ) # (\data_viewer|LEDG [1])))

	.dataa(gnd),
	.datab(\data_viewer|Equal0~0_combout ),
	.datac(\data_viewer|Equal1~0_combout ),
	.datad(\data_viewer|LEDG [1]),
	.cin(gnd),
	.combout(\data_viewer|LEDG [1]),
	.cout());
// synopsys translate_off
defparam \data_viewer|LEDG[1] .lut_mask = 16'h3330;
defparam \data_viewer|LEDG[1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y36_N18
cycloneive_lcell_comb \data_viewer|data[0]~29 (
// Equation(s):
// \data_viewer|data[0]~29_combout  = (\data_viewer|LEDG [0] & (\KEY[1]~input_o  $ ((!\KEY[2]~input_o )))) # (!\data_viewer|LEDG [0] & (\data_viewer|LEDG [1] & (\KEY[1]~input_o  $ (!\KEY[2]~input_o ))))

	.dataa(\KEY[1]~input_o ),
	.datab(\data_viewer|LEDG [0]),
	.datac(\KEY[2]~input_o ),
	.datad(\data_viewer|LEDG [1]),
	.cin(gnd),
	.combout(\data_viewer|data[0]~29_combout ),
	.cout());
// synopsys translate_off
defparam \data_viewer|data[0]~29 .lut_mask = 16'hA584;
defparam \data_viewer|data[0]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y36_N12
cycloneive_lcell_comb \data_viewer|data[0]~30 (
// Equation(s):
// \data_viewer|data[0]~30_combout  = (\data_viewer|data[0]~29_combout  & !\KEY[3]~input_o )

	.dataa(gnd),
	.datab(\data_viewer|data[0]~29_combout ),
	.datac(gnd),
	.datad(\KEY[3]~input_o ),
	.cin(gnd),
	.combout(\data_viewer|data[0]~30_combout ),
	.cout());
// synopsys translate_off
defparam \data_viewer|data[0]~30 .lut_mask = 16'h00CC;
defparam \data_viewer|data[0]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: CLKCTRL_G0
cycloneive_clkctrl \data_viewer|data[0]~30clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\data_viewer|data[0]~30_combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\data_viewer|data[0]~30clkctrl_outclk ));
// synopsys translate_off
defparam \data_viewer|data[0]~30clkctrl .clock_type = "global clock";
defparam \data_viewer|data[0]~30clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: IOIBUF_X40_Y0_N15
cycloneive_io_ibuf \SW[2]~input (
	.i(SW[2]),
	.ibar(gnd),
	.o(\SW[2]~input_o ));
// synopsys translate_off
defparam \SW[2]~input .bus_hold = "false";
defparam \SW[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X52_Y0_N22
cycloneive_io_ibuf \SW[4]~input (
	.i(SW[4]),
	.ibar(gnd),
	.o(\SW[4]~input_o ));
// synopsys translate_off
defparam \SW[4]~input .bus_hold = "false";
defparam \SW[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X9_Y0_N22
cycloneive_io_ibuf \SW[3]~input (
	.i(SW[3]),
	.ibar(gnd),
	.o(\SW[3]~input_o ));
// synopsys translate_off
defparam \SW[3]~input .bus_hold = "false";
defparam \SW[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y16_N22
cycloneive_io_ibuf \SW[0]~input (
	.i(SW[0]),
	.ibar(gnd),
	.o(\SW[0]~input_o ));
// synopsys translate_off
defparam \SW[0]~input .bus_hold = "false";
defparam \SW[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X72_Y19_N24
cycloneive_lcell_comb \Mux12~4 (
// Equation(s):
// \Mux12~4_combout  = (\SW[2]~input_o  & (\SW[4]~input_o  $ (((!\SW[0]~input_o ))))) # (!\SW[2]~input_o  & (\SW[3]~input_o  & (\SW[4]~input_o  $ (!\SW[0]~input_o ))))

	.dataa(\SW[2]~input_o ),
	.datab(\SW[4]~input_o ),
	.datac(\SW[3]~input_o ),
	.datad(\SW[0]~input_o ),
	.cin(gnd),
	.combout(\Mux12~4_combout ),
	.cout());
// synopsys translate_off
defparam \Mux12~4 .lut_mask = 16'hC832;
defparam \Mux12~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y19_N12
cycloneive_lcell_comb \Mux12~0 (
// Equation(s):
// \Mux12~0_combout  = (\SW[0]~input_o ) # ((!\SW[3]~input_o  & \SW[4]~input_o ))

	.dataa(\SW[3]~input_o ),
	.datab(\SW[4]~input_o ),
	.datac(gnd),
	.datad(\SW[0]~input_o ),
	.cin(gnd),
	.combout(\Mux12~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux12~0 .lut_mask = 16'hFF44;
defparam \Mux12~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y19_N6
cycloneive_lcell_comb \Mux12~1 (
// Equation(s):
// \Mux12~1_combout  = (\SW[4]~input_o  & (\SW[0]~input_o  & ((!\SW[3]~input_o ) # (!\SW[2]~input_o )))) # (!\SW[4]~input_o  & (\SW[2]~input_o  $ (\SW[3]~input_o  $ (\SW[0]~input_o ))))

	.dataa(\SW[2]~input_o ),
	.datab(\SW[4]~input_o ),
	.datac(\SW[3]~input_o ),
	.datad(\SW[0]~input_o ),
	.cin(gnd),
	.combout(\Mux12~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux12~1 .lut_mask = 16'h6D12;
defparam \Mux12~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y19_N0
cycloneive_lcell_comb \Mux12~2 (
// Equation(s):
// \Mux12~2_combout  = (!\SW[4]~input_o  & (\SW[3]~input_o  $ (((\SW[2]~input_o  & !\SW[0]~input_o )))))

	.dataa(\SW[2]~input_o ),
	.datab(\SW[4]~input_o ),
	.datac(\SW[3]~input_o ),
	.datad(\SW[0]~input_o ),
	.cin(gnd),
	.combout(\Mux12~2_combout ),
	.cout());
// synopsys translate_off
defparam \Mux12~2 .lut_mask = 16'h3012;
defparam \Mux12~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X35_Y0_N15
cycloneive_io_ibuf \SW[1]~input (
	.i(SW[1]),
	.ibar(gnd),
	.o(\SW[1]~input_o ));
// synopsys translate_off
defparam \SW[1]~input .bus_hold = "false";
defparam \SW[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X54_Y0_N15
cycloneive_io_ibuf \SW[5]~input (
	.i(SW[5]),
	.ibar(gnd),
	.o(\SW[5]~input_o ));
// synopsys translate_off
defparam \SW[5]~input .bus_hold = "false";
defparam \SW[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X72_Y19_N22
cycloneive_lcell_comb \Mux12~3 (
// Equation(s):
// \Mux12~3_combout  = (\SW[1]~input_o  & (((\SW[5]~input_o )) # (!\Mux12~1_combout ))) # (!\SW[1]~input_o  & (((\Mux12~2_combout  & !\SW[5]~input_o ))))

	.dataa(\Mux12~1_combout ),
	.datab(\Mux12~2_combout ),
	.datac(\SW[1]~input_o ),
	.datad(\SW[5]~input_o ),
	.cin(gnd),
	.combout(\Mux12~3_combout ),
	.cout());
// synopsys translate_off
defparam \Mux12~3 .lut_mask = 16'hF05C;
defparam \Mux12~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y19_N2
cycloneive_lcell_comb \Mux12~5 (
// Equation(s):
// \Mux12~5_combout  = (\Mux12~3_combout  & (((!\SW[5]~input_o )) # (!\Mux12~4_combout ))) # (!\Mux12~3_combout  & (((\Mux12~0_combout  & \SW[5]~input_o ))))

	.dataa(\Mux12~4_combout ),
	.datab(\Mux12~0_combout ),
	.datac(\Mux12~3_combout ),
	.datad(\SW[5]~input_o ),
	.cin(gnd),
	.combout(\Mux12~5_combout ),
	.cout());
// synopsys translate_off
defparam \Mux12~5 .lut_mask = 16'h5CF0;
defparam \Mux12~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X52_Y0_N1
cycloneive_io_ibuf \SW[7]~input (
	.i(SW[7]),
	.ibar(gnd),
	.o(\SW[7]~input_o ));
// synopsys translate_off
defparam \SW[7]~input .bus_hold = "false";
defparam \SW[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X75_Y19_N20
cycloneive_lcell_comb \data_viewer|data[13]~28 (
// Equation(s):
// \data_viewer|data[13]~28_combout  = (\data_viewer|LEDG [0] & !\SW[7]~input_o )

	.dataa(gnd),
	.datab(\data_viewer|LEDG [0]),
	.datac(gnd),
	.datad(\SW[7]~input_o ),
	.cin(gnd),
	.combout(\data_viewer|data[13]~28_combout ),
	.cout());
// synopsys translate_off
defparam \data_viewer|data[13]~28 .lut_mask = 16'h00CC;
defparam \data_viewer|data[13]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X54_Y0_N1
cycloneive_io_ibuf \SW[6]~input (
	.i(SW[6]),
	.ibar(gnd),
	.o(\SW[6]~input_o ));
// synopsys translate_off
defparam \SW[6]~input .bus_hold = "false";
defparam \SW[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X74_Y24_N8
cycloneive_lcell_comb \data_viewer|Equal2~0 (
// Equation(s):
// \data_viewer|Equal2~0_combout  = (!\SW[1]~input_o  & (\SW[3]~input_o  & (!\SW[2]~input_o  & !\SW[0]~input_o )))

	.dataa(\SW[1]~input_o ),
	.datab(\SW[3]~input_o ),
	.datac(\SW[2]~input_o ),
	.datad(\SW[0]~input_o ),
	.cin(gnd),
	.combout(\data_viewer|Equal2~0_combout ),
	.cout());
// synopsys translate_off
defparam \data_viewer|Equal2~0 .lut_mask = 16'h0004;
defparam \data_viewer|Equal2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X60_Y0_N8
cycloneive_io_ibuf \KEY[0]~input (
	.i(KEY[0]),
	.ibar(gnd),
	.o(\KEY[0]~input_o ));
// synopsys translate_off
defparam \KEY[0]~input .bus_hold = "false";
defparam \KEY[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X45_Y0_N22
cycloneive_io_ibuf \SW[16]~input (
	.i(SW[16]),
	.ibar(gnd),
	.o(\SW[16]~input_o ));
// synopsys translate_off
defparam \SW[16]~input .bus_hold = "false";
defparam \SW[16]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X67_Y0_N22
cycloneive_io_ibuf \CLOCK_50~input (
	.i(CLOCK_50),
	.ibar(gnd),
	.o(\CLOCK_50~input_o ));
// synopsys translate_off
defparam \CLOCK_50~input .bus_hold = "false";
defparam \CLOCK_50~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X67_Y23_N8
cycloneive_lcell_comb Clock(
// Equation(s):
// \Clock~combout  = LCELL((\SW[16]~input_o  & ((\CLOCK_50~input_o ))) # (!\SW[16]~input_o  & (\KEY[0]~input_o )))

	.dataa(gnd),
	.datab(\KEY[0]~input_o ),
	.datac(\SW[16]~input_o ),
	.datad(\CLOCK_50~input_o ),
	.cin(gnd),
	.combout(\Clock~combout ),
	.cout());
// synopsys translate_off
defparam Clock.lut_mask = 16'hFC0C;
defparam Clock.sum_lutc_input = "datac";
// synopsys translate_on

// Location: CLKCTRL_G16
cycloneive_clkctrl \Clock~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\Clock~combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\Clock~clkctrl_outclk ));
// synopsys translate_off
defparam \Clock~clkctrl .clock_type = "global clock";
defparam \Clock~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X70_Y26_N26
cycloneive_lcell_comb \ctrl_unit|cpucycle[0]~3 (
// Equation(s):
// \ctrl_unit|cpucycle[0]~3_combout  = !\ctrl_unit|cpucycle [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(\ctrl_unit|cpucycle [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\ctrl_unit|cpucycle[0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|cpucycle[0]~3 .lut_mask = 16'h0F0F;
defparam \ctrl_unit|cpucycle[0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y23_N30
cycloneive_lcell_comb \reg_file[16][10]~feeder (
// Equation(s):
// \reg_file[16][10]~feeder_combout  = \reg_file~28_combout 

	.dataa(gnd),
	.datab(\reg_file~28_combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg_file[16][10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file[16][10]~feeder .lut_mask = 16'hCCCC;
defparam \reg_file[16][10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y26_N20
cycloneive_lcell_comb \ctrl_unit|Add8~0 (
// Equation(s):
// \ctrl_unit|Add8~0_combout  = \ctrl_unit|cpucycle [1] $ (!\ctrl_unit|cpucycle [0])

	.dataa(gnd),
	.datab(gnd),
	.datac(\ctrl_unit|cpucycle [1]),
	.datad(\ctrl_unit|cpucycle [0]),
	.cin(gnd),
	.combout(\ctrl_unit|Add8~0_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|Add8~0 .lut_mask = 16'hF00F;
defparam \ctrl_unit|Add8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y26_N21
dffeas \ctrl_unit|cpucycle[1] (
	.clk(\Clock~clkctrl_outclk ),
	.d(\ctrl_unit|Add8~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ctrl_unit|Equal0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ctrl_unit|cpucycle [1]),
	.prn(vcc));
// synopsys translate_off
defparam \ctrl_unit|cpucycle[1] .is_wysiwyg = "true";
defparam \ctrl_unit|cpucycle[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y26_N12
cycloneive_lcell_comb \ctrl_unit|data_bus_ctrl~20 (
// Equation(s):
// \ctrl_unit|data_bus_ctrl~20_combout  = (\ctrl_unit|dbus_rnum_src[3]~4_combout  & (\ctrl_unit|cpucycle [1] $ (\ctrl_unit|cpucycle [2])))

	.dataa(gnd),
	.datab(\ctrl_unit|cpucycle [1]),
	.datac(\ctrl_unit|dbus_rnum_src[3]~4_combout ),
	.datad(\ctrl_unit|cpucycle [2]),
	.cin(gnd),
	.combout(\ctrl_unit|data_bus_ctrl~20_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|data_bus_ctrl~20 .lut_mask = 16'h30C0;
defparam \ctrl_unit|data_bus_ctrl~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y23_N18
cycloneive_lcell_comb \ctrl_unit|alu_op[1]~8 (
// Equation(s):
// \ctrl_unit|alu_op[1]~8_combout  = (\ID|OP [0]) # (!\ID|OP [3])

	.dataa(\ID|OP [0]),
	.datab(gnd),
	.datac(\ID|OP [3]),
	.datad(gnd),
	.cin(gnd),
	.combout(\ctrl_unit|alu_op[1]~8_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|alu_op[1]~8 .lut_mask = 16'hAFAF;
defparam \ctrl_unit|alu_op[1]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y23_N2
cycloneive_lcell_comb \ctrl_unit|alu_op[1]~7 (
// Equation(s):
// \ctrl_unit|alu_op[1]~7_combout  = (\ID|OP [3] & (\ID|OP [1] & ((!\ID|OP [4]) # (!\ID|OP [0]))))

	.dataa(\ID|OP [3]),
	.datab(\ID|OP [1]),
	.datac(\ID|OP [0]),
	.datad(\ID|OP [4]),
	.cin(gnd),
	.combout(\ctrl_unit|alu_op[1]~7_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|alu_op[1]~7 .lut_mask = 16'h0888;
defparam \ctrl_unit|alu_op[1]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y23_N30
cycloneive_lcell_comb \ctrl_unit|alu_op[1]~25 (
// Equation(s):
// \ctrl_unit|alu_op[1]~25_combout  = (\ctrl_unit|alu_op[1]~7_combout ) # ((\ID|OP [2] & ((!\ID|OP [1]))) # (!\ID|OP [2] & ((\ctrl_unit|alu_op[1]~8_combout ) # (\ID|OP [1]))))

	.dataa(\ctrl_unit|alu_op[1]~8_combout ),
	.datab(\ID|OP [2]),
	.datac(\ctrl_unit|alu_op[1]~7_combout ),
	.datad(\ID|OP [1]),
	.cin(gnd),
	.combout(\ctrl_unit|alu_op[1]~25_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|alu_op[1]~25 .lut_mask = 16'hF3FE;
defparam \ctrl_unit|alu_op[1]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y28_N22
cycloneive_lcell_comb \ctrl_unit|Add5~0 (
// Equation(s):
// \ctrl_unit|Add5~0_combout  = \ID|OP [0] $ (VCC)
// \ctrl_unit|Add5~1  = CARRY(\ID|OP [0])

	.dataa(gnd),
	.datab(\ID|OP [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\ctrl_unit|Add5~0_combout ),
	.cout(\ctrl_unit|Add5~1 ));
// synopsys translate_off
defparam \ctrl_unit|Add5~0 .lut_mask = 16'h33CC;
defparam \ctrl_unit|Add5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y28_N24
cycloneive_lcell_comb \ctrl_unit|Add5~2 (
// Equation(s):
// \ctrl_unit|Add5~2_combout  = (\ID|OP [1] & (!\ctrl_unit|Add5~1 )) # (!\ID|OP [1] & ((\ctrl_unit|Add5~1 ) # (GND)))
// \ctrl_unit|Add5~3  = CARRY((!\ctrl_unit|Add5~1 ) # (!\ID|OP [1]))

	.dataa(gnd),
	.datab(\ID|OP [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ctrl_unit|Add5~1 ),
	.combout(\ctrl_unit|Add5~2_combout ),
	.cout(\ctrl_unit|Add5~3 ));
// synopsys translate_off
defparam \ctrl_unit|Add5~2 .lut_mask = 16'h3C3F;
defparam \ctrl_unit|Add5~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X73_Y28_N26
cycloneive_lcell_comb \ctrl_unit|Add5~4 (
// Equation(s):
// \ctrl_unit|Add5~4_combout  = (\ID|OP [2] & ((GND) # (!\ctrl_unit|Add5~3 ))) # (!\ID|OP [2] & (\ctrl_unit|Add5~3  $ (GND)))
// \ctrl_unit|Add5~5  = CARRY((\ID|OP [2]) # (!\ctrl_unit|Add5~3 ))

	.dataa(gnd),
	.datab(\ID|OP [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ctrl_unit|Add5~3 ),
	.combout(\ctrl_unit|Add5~4_combout ),
	.cout(\ctrl_unit|Add5~5 ));
// synopsys translate_off
defparam \ctrl_unit|Add5~4 .lut_mask = 16'h3CCF;
defparam \ctrl_unit|Add5~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X73_Y28_N28
cycloneive_lcell_comb \ctrl_unit|Add5~6 (
// Equation(s):
// \ctrl_unit|Add5~6_combout  = (\ID|OP [3] & (!\ctrl_unit|Add5~5 )) # (!\ID|OP [3] & ((\ctrl_unit|Add5~5 ) # (GND)))
// \ctrl_unit|Add5~7  = CARRY((!\ctrl_unit|Add5~5 ) # (!\ID|OP [3]))

	.dataa(gnd),
	.datab(\ID|OP [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ctrl_unit|Add5~5 ),
	.combout(\ctrl_unit|Add5~6_combout ),
	.cout(\ctrl_unit|Add5~7 ));
// synopsys translate_off
defparam \ctrl_unit|Add5~6 .lut_mask = 16'h3C3F;
defparam \ctrl_unit|Add5~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X69_Y24_N8
cycloneive_lcell_comb \ctrl_unit|alu_op[1]~5 (
// Equation(s):
// \ctrl_unit|alu_op[1]~5_combout  = (\ID|OP [4] & ((\ID|OP [1] $ (!\ID|OP [0])) # (!\ID|OP [2])))

	.dataa(\ID|OP [2]),
	.datab(\ID|OP [1]),
	.datac(\ID|OP [0]),
	.datad(\ID|OP [4]),
	.cin(gnd),
	.combout(\ctrl_unit|alu_op[1]~5_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|alu_op[1]~5 .lut_mask = 16'hD700;
defparam \ctrl_unit|alu_op[1]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y24_N10
cycloneive_lcell_comb \ctrl_unit|alu_rnum_src[0]~5 (
// Equation(s):
// \ctrl_unit|alu_rnum_src[0]~5_combout  = ((!\ID|OP [2] & (!\ID|OP [0] & !\ID|OP [1]))) # (!\ID|OP [3])

	.dataa(\ID|OP [2]),
	.datab(\ID|OP [3]),
	.datac(\ID|OP [0]),
	.datad(\ID|OP [1]),
	.cin(gnd),
	.combout(\ctrl_unit|alu_rnum_src[0]~5_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|alu_rnum_src[0]~5 .lut_mask = 16'h3337;
defparam \ctrl_unit|alu_rnum_src[0]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y27_N10
cycloneive_lcell_comb \ctrl_unit|alu_op[1]~6 (
// Equation(s):
// \ctrl_unit|alu_op[1]~6_combout  = (\ctrl_unit|cpucycle [0] & (!\ctrl_unit|cpucycle [1] & ((\ctrl_unit|alu_op[1]~5_combout ) # (!\ctrl_unit|alu_rnum_src[0]~5_combout ))))

	.dataa(\ctrl_unit|alu_op[1]~5_combout ),
	.datab(\ctrl_unit|alu_rnum_src[0]~5_combout ),
	.datac(\ctrl_unit|cpucycle [0]),
	.datad(\ctrl_unit|cpucycle [1]),
	.cin(gnd),
	.combout(\ctrl_unit|alu_op[1]~6_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|alu_op[1]~6 .lut_mask = 16'h00B0;
defparam \ctrl_unit|alu_op[1]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y27_N22
cycloneive_lcell_comb \ctrl_unit|Add4~0 (
// Equation(s):
// \ctrl_unit|Add4~0_combout  = \ID|OP [0] $ (VCC)
// \ctrl_unit|Add4~1  = CARRY(\ID|OP [0])

	.dataa(\ID|OP [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\ctrl_unit|Add4~0_combout ),
	.cout(\ctrl_unit|Add4~1 ));
// synopsys translate_off
defparam \ctrl_unit|Add4~0 .lut_mask = 16'h55AA;
defparam \ctrl_unit|Add4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y27_N24
cycloneive_lcell_comb \ctrl_unit|Add4~2 (
// Equation(s):
// \ctrl_unit|Add4~2_combout  = (\ID|OP [1] & (\ctrl_unit|Add4~1  & VCC)) # (!\ID|OP [1] & (!\ctrl_unit|Add4~1 ))
// \ctrl_unit|Add4~3  = CARRY((!\ID|OP [1] & !\ctrl_unit|Add4~1 ))

	.dataa(\ID|OP [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\ctrl_unit|Add4~1 ),
	.combout(\ctrl_unit|Add4~2_combout ),
	.cout(\ctrl_unit|Add4~3 ));
// synopsys translate_off
defparam \ctrl_unit|Add4~2 .lut_mask = 16'hA505;
defparam \ctrl_unit|Add4~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X73_Y27_N26
cycloneive_lcell_comb \ctrl_unit|Add4~4 (
// Equation(s):
// \ctrl_unit|Add4~4_combout  = (\ID|OP [2] & ((GND) # (!\ctrl_unit|Add4~3 ))) # (!\ID|OP [2] & (\ctrl_unit|Add4~3  $ (GND)))
// \ctrl_unit|Add4~5  = CARRY((\ID|OP [2]) # (!\ctrl_unit|Add4~3 ))

	.dataa(\ID|OP [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\ctrl_unit|Add4~3 ),
	.combout(\ctrl_unit|Add4~4_combout ),
	.cout(\ctrl_unit|Add4~5 ));
// synopsys translate_off
defparam \ctrl_unit|Add4~4 .lut_mask = 16'h5AAF;
defparam \ctrl_unit|Add4~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X73_Y27_N28
cycloneive_lcell_comb \ctrl_unit|Add4~6 (
// Equation(s):
// \ctrl_unit|Add4~6_combout  = (\ID|OP [3] & (!\ctrl_unit|Add4~5 )) # (!\ID|OP [3] & ((\ctrl_unit|Add4~5 ) # (GND)))
// \ctrl_unit|Add4~7  = CARRY((!\ctrl_unit|Add4~5 ) # (!\ID|OP [3]))

	.dataa(gnd),
	.datab(\ID|OP [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ctrl_unit|Add4~5 ),
	.combout(\ctrl_unit|Add4~6_combout ),
	.cout(\ctrl_unit|Add4~7 ));
// synopsys translate_off
defparam \ctrl_unit|Add4~6 .lut_mask = 16'h3C3F;
defparam \ctrl_unit|Add4~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X73_Y27_N8
cycloneive_lcell_comb \ctrl_unit|Mux26~0 (
// Equation(s):
// \ctrl_unit|Mux26~0_combout  = (\ctrl_unit|alu_op[1]~6_combout  & ((\ctrl_unit|alu_op[1]~25_combout  & ((\ctrl_unit|Add4~6_combout ))) # (!\ctrl_unit|alu_op[1]~25_combout  & (\ctrl_unit|Add5~6_combout ))))

	.dataa(\ctrl_unit|alu_op[1]~25_combout ),
	.datab(\ctrl_unit|Add5~6_combout ),
	.datac(\ctrl_unit|alu_op[1]~6_combout ),
	.datad(\ctrl_unit|Add4~6_combout ),
	.cin(gnd),
	.combout(\ctrl_unit|Mux26~0_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|Mux26~0 .lut_mask = 16'hE040;
defparam \ctrl_unit|Mux26~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y24_N6
cycloneive_lcell_comb \ctrl_unit|addr_rnum_src[0]~2 (
// Equation(s):
// \ctrl_unit|addr_rnum_src[0]~2_combout  = (!\ID|OP [3] & (!\ID|OP [2] & (!\ID|OP [4] & !\ID|OP [1])))

	.dataa(\ID|OP [3]),
	.datab(\ID|OP [2]),
	.datac(\ID|OP [4]),
	.datad(\ID|OP [1]),
	.cin(gnd),
	.combout(\ctrl_unit|addr_rnum_src[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|addr_rnum_src[0]~2 .lut_mask = 16'h0001;
defparam \ctrl_unit|addr_rnum_src[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y26_N26
cycloneive_lcell_comb \ctrl_unit|Selector100~2 (
// Equation(s):
// \ctrl_unit|Selector100~2_combout  = (\ID|PRPO~q ) # (((!\ID|OP [5] & \ID|OP [0])) # (!\ctrl_unit|addr_rnum_src[0]~2_combout ))

	.dataa(\ID|OP [5]),
	.datab(\ID|OP [0]),
	.datac(\ID|PRPO~q ),
	.datad(\ctrl_unit|addr_rnum_src[0]~2_combout ),
	.cin(gnd),
	.combout(\ctrl_unit|Selector100~2_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|Selector100~2 .lut_mask = 16'hF4FF;
defparam \ctrl_unit|Selector100~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y27_N8
cycloneive_lcell_comb \ctrl_unit|Selector39~10 (
// Equation(s):
// \ctrl_unit|Selector39~10_combout  = (!\ID|OP [1] & (!\ID|OP [0] & !\ID|OP [2]))

	.dataa(gnd),
	.datab(\ID|OP [1]),
	.datac(\ID|OP [0]),
	.datad(\ID|OP [2]),
	.cin(gnd),
	.combout(\ctrl_unit|Selector39~10_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|Selector39~10 .lut_mask = 16'h0003;
defparam \ctrl_unit|Selector39~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y28_N18
cycloneive_lcell_comb \ctrl_unit|Selector100~8 (
// Equation(s):
// \ctrl_unit|Selector100~8_combout  = (\ctrl_unit|Selector39~10_combout  & (!\ID|OP [5] & (!\ID|OP [3] & !\ID|OP [4])))

	.dataa(\ctrl_unit|Selector39~10_combout ),
	.datab(\ID|OP [5]),
	.datac(\ID|OP [3]),
	.datad(\ID|OP [4]),
	.cin(gnd),
	.combout(\ctrl_unit|Selector100~8_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|Selector100~8 .lut_mask = 16'h0002;
defparam \ctrl_unit|Selector100~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y26_N30
cycloneive_lcell_comb \ctrl_unit|Selector100~3 (
// Equation(s):
// \ctrl_unit|Selector100~3_combout  = (!\ctrl_unit|cpucycle [0] & ((\ctrl_unit|Selector100~8_combout ) # ((\ctrl_unit|s_bus_ctrl~q  & \ctrl_unit|Selector100~2_combout ))))

	.dataa(\ctrl_unit|s_bus_ctrl~q ),
	.datab(\ctrl_unit|Selector100~2_combout ),
	.datac(\ctrl_unit|Selector100~8_combout ),
	.datad(\ctrl_unit|cpucycle [0]),
	.cin(gnd),
	.combout(\ctrl_unit|Selector100~3_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|Selector100~3 .lut_mask = 16'h00F8;
defparam \ctrl_unit|Selector100~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y24_N16
cycloneive_lcell_comb \reg_file~2 (
// Equation(s):
// \reg_file~2_combout  = (\ctrl_unit|data_bus_ctrl [4] & ((\ctrl_unit|data_bus_ctrl [5]) # (!\ctrl_unit|data_bus_ctrl [3]))) # (!\ctrl_unit|data_bus_ctrl [4] & ((\ctrl_unit|data_bus_ctrl [3])))

	.dataa(gnd),
	.datab(\ctrl_unit|data_bus_ctrl [5]),
	.datac(\ctrl_unit|data_bus_ctrl [4]),
	.datad(\ctrl_unit|data_bus_ctrl [3]),
	.cin(gnd),
	.combout(\reg_file~2_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file~2 .lut_mask = 16'hCFF0;
defparam \reg_file~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y23_N28
cycloneive_lcell_comb \ctrl_unit|ctrl_reg_bus~2 (
// Equation(s):
// \ctrl_unit|ctrl_reg_bus~2_combout  = (!\ctrl_unit|cpucycle [1] & !\ctrl_unit|cpucycle [3])

	.dataa(gnd),
	.datab(\ctrl_unit|cpucycle [1]),
	.datac(gnd),
	.datad(\ctrl_unit|cpucycle [3]),
	.cin(gnd),
	.combout(\ctrl_unit|ctrl_reg_bus~2_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|ctrl_reg_bus~2 .lut_mask = 16'h0033;
defparam \ctrl_unit|ctrl_reg_bus~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y23_N14
cycloneive_lcell_comb \ctrl_unit|ctrl_reg_bus~3 (
// Equation(s):
// \ctrl_unit|ctrl_reg_bus~3_combout  = (\ctrl_unit|cpucycle [2] & (\ctrl_unit|ctrl_reg_bus~2_combout  & ((!\ctrl_unit|Equal0~9_combout ) # (!\ctrl_unit|Equal0~4_combout ))))

	.dataa(\ctrl_unit|cpucycle [2]),
	.datab(\ctrl_unit|ctrl_reg_bus~2_combout ),
	.datac(\ctrl_unit|Equal0~4_combout ),
	.datad(\ctrl_unit|Equal0~9_combout ),
	.cin(gnd),
	.combout(\ctrl_unit|ctrl_reg_bus~3_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|ctrl_reg_bus~3 .lut_mask = 16'h0888;
defparam \ctrl_unit|ctrl_reg_bus~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y24_N0
cycloneive_lcell_comb \ctrl_unit|addr_rnum_src[0]~1 (
// Equation(s):
// \ctrl_unit|addr_rnum_src[0]~1_combout  = (!\ID|OP [2] & !\ID|OP [1])

	.dataa(gnd),
	.datab(\ID|OP [2]),
	.datac(gnd),
	.datad(\ID|OP [1]),
	.cin(gnd),
	.combout(\ctrl_unit|addr_rnum_src[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|addr_rnum_src[0]~1 .lut_mask = 16'h0033;
defparam \ctrl_unit|addr_rnum_src[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y25_N8
cycloneive_lcell_comb \ctrl_unit|bm_op[2]~2 (
// Equation(s):
// \ctrl_unit|bm_op[2]~2_combout  = (!\ID|OP [5] & (\ID|OP [0] & (\ctrl_unit|addr_rnum_src[0]~1_combout  & \ID|OP [3])))

	.dataa(\ID|OP [5]),
	.datab(\ID|OP [0]),
	.datac(\ctrl_unit|addr_rnum_src[0]~1_combout ),
	.datad(\ID|OP [3]),
	.cin(gnd),
	.combout(\ctrl_unit|bm_op[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|bm_op[2]~2 .lut_mask = 16'h4000;
defparam \ctrl_unit|bm_op[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y25_N4
cycloneive_lcell_comb \ctrl_unit|enables~7 (
// Equation(s):
// \ctrl_unit|enables~7_combout  = (\ctrl_unit|bm_op[2]~2_combout ) # ((!\ID|OP [3] & (\ctrl_unit|Selector34~0_combout  & \ID|OP [5])))

	.dataa(\ctrl_unit|bm_op[2]~2_combout ),
	.datab(\ID|OP [3]),
	.datac(\ctrl_unit|Selector34~0_combout ),
	.datad(\ID|OP [5]),
	.cin(gnd),
	.combout(\ctrl_unit|enables~7_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|enables~7 .lut_mask = 16'hBAAA;
defparam \ctrl_unit|enables~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y28_N28
cycloneive_lcell_comb \ctrl_unit|Selector42~12 (
// Equation(s):
// \ctrl_unit|Selector42~12_combout  = \ID|OP [4] $ (\ID|OP [5])

	.dataa(gnd),
	.datab(gnd),
	.datac(\ID|OP [4]),
	.datad(\ID|OP [5]),
	.cin(gnd),
	.combout(\ctrl_unit|Selector42~12_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|Selector42~12 .lut_mask = 16'h0FF0;
defparam \ctrl_unit|Selector42~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y25_N16
cycloneive_lcell_comb \ctrl_unit|enables~8 (
// Equation(s):
// \ctrl_unit|enables~8_combout  = (\ctrl_unit|ctrl_reg_bus~3_combout  & (\ctrl_unit|enables~7_combout  & (\ctrl_unit|cpucycle [0] & \ctrl_unit|Selector42~12_combout )))

	.dataa(\ctrl_unit|ctrl_reg_bus~3_combout ),
	.datab(\ctrl_unit|enables~7_combout ),
	.datac(\ctrl_unit|cpucycle [0]),
	.datad(\ctrl_unit|Selector42~12_combout ),
	.cin(gnd),
	.combout(\ctrl_unit|enables~8_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|enables~8 .lut_mask = 16'h8000;
defparam \ctrl_unit|enables~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y25_N17
dffeas \ctrl_unit|enables[12] (
	.clk(\Clock~clkctrl_outclk ),
	.d(\ctrl_unit|enables~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ctrl_unit|enables [12]),
	.prn(vcc));
// synopsys translate_off
defparam \ctrl_unit|enables[12] .is_wysiwyg = "true";
defparam \ctrl_unit|enables[12] .power_up = "low";
// synopsys translate_on

// Location: CLKCTRL_G15
cycloneive_clkctrl \ctrl_unit|enables[12]~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\ctrl_unit|enables [12]}),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\ctrl_unit|enables[12]~clkctrl_outclk ));
// synopsys translate_off
defparam \ctrl_unit|enables[12]~clkctrl .clock_type = "global clock";
defparam \ctrl_unit|enables[12]~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X62_Y25_N28
cycloneive_lcell_comb \ctrl_unit|dbus_rnum_dst[2]~34 (
// Equation(s):
// \ctrl_unit|dbus_rnum_dst[2]~34_combout  = (!\ID|OP [4] & \ID|OP [0])

	.dataa(\ID|OP [4]),
	.datab(\ID|OP [0]),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\ctrl_unit|dbus_rnum_dst[2]~34_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|dbus_rnum_dst[2]~34 .lut_mask = 16'h4444;
defparam \ctrl_unit|dbus_rnum_dst[2]~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y28_N12
cycloneive_lcell_comb \ctrl_unit|bm_op[1]~8 (
// Equation(s):
// \ctrl_unit|bm_op[1]~8_combout  = (\ID|OP [4] & (\ID|OP [0] & (!\ID|OP [5] & \ID|OP [3])))

	.dataa(\ID|OP [4]),
	.datab(\ID|OP [0]),
	.datac(\ID|OP [5]),
	.datad(\ID|OP [3]),
	.cin(gnd),
	.combout(\ctrl_unit|bm_op[1]~8_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|bm_op[1]~8 .lut_mask = 16'h0800;
defparam \ctrl_unit|bm_op[1]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y28_N6
cycloneive_lcell_comb \ctrl_unit|ctrl_reg_bus~4 (
// Equation(s):
// \ctrl_unit|ctrl_reg_bus~4_combout  = (!\ID|OP [4] & (!\ID|OP [3] & \ID|OP [5]))

	.dataa(\ID|OP [4]),
	.datab(\ID|OP [3]),
	.datac(gnd),
	.datad(\ID|OP [5]),
	.cin(gnd),
	.combout(\ctrl_unit|ctrl_reg_bus~4_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|ctrl_reg_bus~4 .lut_mask = 16'h1100;
defparam \ctrl_unit|ctrl_reg_bus~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y28_N16
cycloneive_lcell_comb \ctrl_unit|bm_op[1]~6 (
// Equation(s):
// \ctrl_unit|bm_op[1]~6_combout  = (\ID|OP [2] & (((!\ID|OP [1] & \ctrl_unit|ctrl_reg_bus~4_combout )))) # (!\ID|OP [2] & ((\ID|OP [1] & ((\ctrl_unit|ctrl_reg_bus~4_combout ))) # (!\ID|OP [1] & (\ctrl_unit|bm_op[1]~8_combout ))))

	.dataa(\ctrl_unit|bm_op[1]~8_combout ),
	.datab(\ID|OP [2]),
	.datac(\ID|OP [1]),
	.datad(\ctrl_unit|ctrl_reg_bus~4_combout ),
	.cin(gnd),
	.combout(\ctrl_unit|bm_op[1]~6_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|bm_op[1]~6 .lut_mask = 16'h3E02;
defparam \ctrl_unit|bm_op[1]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y28_N14
cycloneive_lcell_comb \ctrl_unit|bm_op[1]~7 (
// Equation(s):
// \ctrl_unit|bm_op[1]~7_combout  = (\ctrl_unit|cpucycle [0] & (\ctrl_unit|bm_op[1]~6_combout  & \ctrl_unit|ctrl_reg_bus~3_combout ))

	.dataa(\ctrl_unit|cpucycle [0]),
	.datab(\ctrl_unit|bm_op[1]~6_combout ),
	.datac(gnd),
	.datad(\ctrl_unit|ctrl_reg_bus~3_combout ),
	.cin(gnd),
	.combout(\ctrl_unit|bm_op[1]~7_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|bm_op[1]~7 .lut_mask = 16'h8800;
defparam \ctrl_unit|bm_op[1]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y25_N29
dffeas \ctrl_unit|bm_op[0] (
	.clk(\Clock~clkctrl_outclk ),
	.d(gnd),
	.asdata(\ctrl_unit|dbus_rnum_dst[2]~34_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ctrl_unit|bm_op[1]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ctrl_unit|bm_op [0]),
	.prn(vcc));
// synopsys translate_off
defparam \ctrl_unit|bm_op[0] .is_wysiwyg = "true";
defparam \ctrl_unit|bm_op[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y26_N4
cycloneive_lcell_comb \ID|ImByte[3]~feeder (
// Equation(s):
// \ID|ImByte[3]~feeder_combout  = instr_reg[6]

	.dataa(gnd),
	.datab(gnd),
	.datac(instr_reg[6]),
	.datad(gnd),
	.cin(gnd),
	.combout(\ID|ImByte[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ID|ImByte[3]~feeder .lut_mask = 16'hF0F0;
defparam \ID|ImByte[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y24_N0
cycloneive_lcell_comb \ctrl_unit|data_bus_ctrl~12 (
// Equation(s):
// \ctrl_unit|data_bus_ctrl~12_combout  = (\ctrl_unit|dbus_rnum_src[3]~4_combout  & ((\ctrl_unit|cpucycle [2]) # (\ctrl_unit|cpucycle [0] $ (!\ctrl_unit|cpucycle [1]))))

	.dataa(\ctrl_unit|dbus_rnum_src[3]~4_combout ),
	.datab(\ctrl_unit|cpucycle [0]),
	.datac(\ctrl_unit|cpucycle [2]),
	.datad(\ctrl_unit|cpucycle [1]),
	.cin(gnd),
	.combout(\ctrl_unit|data_bus_ctrl~12_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|data_bus_ctrl~12 .lut_mask = 16'hA8A2;
defparam \ctrl_unit|data_bus_ctrl~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y24_N28
cycloneive_lcell_comb \ctrl_unit|data_bus_ctrl~25 (
// Equation(s):
// \ctrl_unit|data_bus_ctrl~25_combout  = ((\ctrl_unit|cpucycle [2] & ((\ctrl_unit|Mux6~7_combout ) # (\ctrl_unit|cpucycle [1])))) # (!\ctrl_unit|data_bus_ctrl~12_combout )

	.dataa(\ctrl_unit|Mux6~7_combout ),
	.datab(\ctrl_unit|data_bus_ctrl~12_combout ),
	.datac(\ctrl_unit|cpucycle [2]),
	.datad(\ctrl_unit|cpucycle [1]),
	.cin(gnd),
	.combout(\ctrl_unit|data_bus_ctrl~25_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|data_bus_ctrl~25 .lut_mask = 16'hF3B3;
defparam \ctrl_unit|data_bus_ctrl~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y24_N29
dffeas \ctrl_unit|data_bus_ctrl[2] (
	.clk(\Clock~clkctrl_outclk ),
	.d(\ctrl_unit|data_bus_ctrl~25_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ctrl_unit|data_bus_ctrl [2]),
	.prn(vcc));
// synopsys translate_off
defparam \ctrl_unit|data_bus_ctrl[2] .is_wysiwyg = "true";
defparam \ctrl_unit|data_bus_ctrl[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y25_N6
cycloneive_lcell_comb \ctrl_unit|data_bus_ctrl~22 (
// Equation(s):
// \ctrl_unit|data_bus_ctrl~22_combout  = (\ID|OP [5] & (\ctrl_unit|cpucycle [0] & \ctrl_unit|ctrl_reg_bus~3_combout ))

	.dataa(\ID|OP [5]),
	.datab(gnd),
	.datac(\ctrl_unit|cpucycle [0]),
	.datad(\ctrl_unit|ctrl_reg_bus~3_combout ),
	.cin(gnd),
	.combout(\ctrl_unit|data_bus_ctrl~22_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|data_bus_ctrl~22 .lut_mask = 16'hA000;
defparam \ctrl_unit|data_bus_ctrl~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y25_N26
cycloneive_lcell_comb \ctrl_unit|data_bus_ctrl~21 (
// Equation(s):
// \ctrl_unit|data_bus_ctrl~21_combout  = (\ctrl_unit|cpucycle [0]) # ((\ctrl_unit|cpucycle [2]) # ((\ctrl_unit|cpucycle [1]) # (!\ctrl_unit|dbus_rnum_src[3]~4_combout )))

	.dataa(\ctrl_unit|cpucycle [0]),
	.datab(\ctrl_unit|cpucycle [2]),
	.datac(\ctrl_unit|cpucycle [1]),
	.datad(\ctrl_unit|dbus_rnum_src[3]~4_combout ),
	.cin(gnd),
	.combout(\ctrl_unit|data_bus_ctrl~21_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|data_bus_ctrl~21 .lut_mask = 16'hFEFF;
defparam \ctrl_unit|data_bus_ctrl~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y21_N22
cycloneive_lcell_comb \ctrl_unit|ctrl_reg_bus~6 (
// Equation(s):
// \ctrl_unit|ctrl_reg_bus~6_combout  = (!\ID|OP [3] & (!\ID|OP [4] & (\ID|OP [2] $ (!\ID|OP [1]))))

	.dataa(\ID|OP [3]),
	.datab(\ID|OP [4]),
	.datac(\ID|OP [2]),
	.datad(\ID|OP [1]),
	.cin(gnd),
	.combout(\ctrl_unit|ctrl_reg_bus~6_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|ctrl_reg_bus~6 .lut_mask = 16'h1001;
defparam \ctrl_unit|ctrl_reg_bus~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y25_N14
cycloneive_lcell_comb \ctrl_unit|ctrl_reg_bus~10 (
// Equation(s):
// \ctrl_unit|ctrl_reg_bus~10_combout  = (\ctrl_unit|ctrl_reg_bus~6_combout  & ((\ID|OP [1]) # (!\ID|PRPO~q )))

	.dataa(gnd),
	.datab(\ID|PRPO~q ),
	.datac(\ID|OP [1]),
	.datad(\ctrl_unit|ctrl_reg_bus~6_combout ),
	.cin(gnd),
	.combout(\ctrl_unit|ctrl_reg_bus~10_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|ctrl_reg_bus~10 .lut_mask = 16'hF300;
defparam \ctrl_unit|ctrl_reg_bus~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y25_N30
cycloneive_lcell_comb \ctrl_unit|data_bus_ctrl~23 (
// Equation(s):
// \ctrl_unit|data_bus_ctrl~23_combout  = (\ctrl_unit|data_bus_ctrl~21_combout  & (((!\ctrl_unit|ctrl_reg_bus~10_combout ) # (!\ID|OP [0])) # (!\ctrl_unit|data_bus_ctrl~22_combout )))

	.dataa(\ctrl_unit|data_bus_ctrl~22_combout ),
	.datab(\ID|OP [0]),
	.datac(\ctrl_unit|data_bus_ctrl~21_combout ),
	.datad(\ctrl_unit|ctrl_reg_bus~10_combout ),
	.cin(gnd),
	.combout(\ctrl_unit|data_bus_ctrl~23_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|data_bus_ctrl~23 .lut_mask = 16'h70F0;
defparam \ctrl_unit|data_bus_ctrl~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y25_N31
dffeas \ctrl_unit|data_bus_ctrl[0] (
	.clk(\Clock~clkctrl_outclk ),
	.d(\ctrl_unit|data_bus_ctrl~23_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ctrl_unit|data_bus_ctrl [0]),
	.prn(vcc));
// synopsys translate_off
defparam \ctrl_unit|data_bus_ctrl[0] .is_wysiwyg = "true";
defparam \ctrl_unit|data_bus_ctrl[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y28_N4
cycloneive_lcell_comb \ctrl_unit|Selector39~11 (
// Equation(s):
// \ctrl_unit|Selector39~11_combout  = (\ID|OP [0] & ((\ID|PRPO~q ) # (!\ID|OP [5])))

	.dataa(\ID|PRPO~q ),
	.datab(\ID|OP [0]),
	.datac(\ID|OP [5]),
	.datad(gnd),
	.cin(gnd),
	.combout(\ctrl_unit|Selector39~11_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|Selector39~11 .lut_mask = 16'h8C8C;
defparam \ctrl_unit|Selector39~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y28_N14
cycloneive_lcell_comb \ctrl_unit|Selector40~6 (
// Equation(s):
// \ctrl_unit|Selector40~6_combout  = (!\ID|OP [2] & ((\ID|OP [1]) # ((\ctrl_unit|Selector39~11_combout ) # (\ID|OP [4]))))

	.dataa(\ID|OP [2]),
	.datab(\ID|OP [1]),
	.datac(\ctrl_unit|Selector39~11_combout ),
	.datad(\ID|OP [4]),
	.cin(gnd),
	.combout(\ctrl_unit|Selector40~6_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|Selector40~6 .lut_mask = 16'h5554;
defparam \ctrl_unit|Selector40~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y28_N24
cycloneive_lcell_comb \ctrl_unit|Selector40~7 (
// Equation(s):
// \ctrl_unit|Selector40~7_combout  = (\ID|OP [1] & (!\ID|OP [5] & (!\ID|OP [0] & \ID|OP [4])))

	.dataa(\ID|OP [1]),
	.datab(\ID|OP [5]),
	.datac(\ID|OP [0]),
	.datad(\ID|OP [4]),
	.cin(gnd),
	.combout(\ctrl_unit|Selector40~7_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|Selector40~7 .lut_mask = 16'h0200;
defparam \ctrl_unit|Selector40~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y28_N30
cycloneive_lcell_comb \ctrl_unit|Selector40~8 (
// Equation(s):
// \ctrl_unit|Selector40~8_combout  = (\ctrl_unit|Selector40~6_combout ) # ((\ID|OP [3]) # ((!\ctrl_unit|Selector40~7_combout  & \ID|OP [2])))

	.dataa(\ctrl_unit|Selector40~6_combout ),
	.datab(\ctrl_unit|Selector40~7_combout ),
	.datac(\ID|OP [2]),
	.datad(\ID|OP [3]),
	.cin(gnd),
	.combout(\ctrl_unit|Selector40~8_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|Selector40~8 .lut_mask = 16'hFFBA;
defparam \ctrl_unit|Selector40~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y28_N8
cycloneive_lcell_comb \ctrl_unit|Selector39~21 (
// Equation(s):
// \ctrl_unit|Selector39~21_combout  = (\ctrl_unit|cex_code_ctrl|result~combout ) # (\ID|OP [5])

	.dataa(gnd),
	.datab(\ctrl_unit|cex_code_ctrl|result~combout ),
	.datac(gnd),
	.datad(\ID|OP [5]),
	.cin(gnd),
	.combout(\ctrl_unit|Selector39~21_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|Selector39~21 .lut_mask = 16'hFFCC;
defparam \ctrl_unit|Selector39~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y27_N22
cycloneive_lcell_comb \ctrl_unit|alu_op[1]~4 (
// Equation(s):
// \ctrl_unit|alu_op[1]~4_combout  = (\ID|OP [5] & ((!\ID|PRPO~q ))) # (!\ID|OP [5] & (!\ctrl_unit|cex_code_ctrl|result~combout ))

	.dataa(gnd),
	.datab(\ID|OP [5]),
	.datac(\ctrl_unit|cex_code_ctrl|result~combout ),
	.datad(\ID|PRPO~q ),
	.cin(gnd),
	.combout(\ctrl_unit|alu_op[1]~4_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|alu_op[1]~4 .lut_mask = 16'h03CF;
defparam \ctrl_unit|alu_op[1]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y28_N2
cycloneive_lcell_comb \ctrl_unit|Selector40~3 (
// Equation(s):
// \ctrl_unit|Selector40~3_combout  = (\ID|OP [1] & (!\ctrl_unit|Selector39~21_combout )) # (!\ID|OP [1] & (((\ID|OP [0] & \ctrl_unit|alu_op[1]~4_combout ))))

	.dataa(\ctrl_unit|Selector39~21_combout ),
	.datab(\ID|OP [0]),
	.datac(\ID|OP [1]),
	.datad(\ctrl_unit|alu_op[1]~4_combout ),
	.cin(gnd),
	.combout(\ctrl_unit|Selector40~3_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|Selector40~3 .lut_mask = 16'h5C50;
defparam \ctrl_unit|Selector40~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y28_N24
cycloneive_lcell_comb \ctrl_unit|Selector40~4 (
// Equation(s):
// \ctrl_unit|Selector40~4_combout  = (\ctrl_unit|dbus_rnum_dst [3] & ((\ID|OP [4] & (\ID|OP [5])) # (!\ID|OP [4] & ((\ctrl_unit|Selector40~3_combout )))))

	.dataa(\ID|OP [5]),
	.datab(\ctrl_unit|dbus_rnum_dst [3]),
	.datac(\ctrl_unit|Selector40~3_combout ),
	.datad(\ID|OP [4]),
	.cin(gnd),
	.combout(\ctrl_unit|Selector40~4_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|Selector40~4 .lut_mask = 16'h88C0;
defparam \ctrl_unit|Selector40~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y28_N0
cycloneive_lcell_comb \ctrl_unit|Selector40~1 (
// Equation(s):
// \ctrl_unit|Selector40~1_combout  = (\ID|OP [4] & (((\ID|OP [1] & \ID|OP [0])))) # (!\ID|OP [4] & (!\ctrl_unit|cex_code_ctrl|result~combout  & (!\ID|OP [1] & !\ID|OP [0])))

	.dataa(\ID|OP [4]),
	.datab(\ctrl_unit|cex_code_ctrl|result~combout ),
	.datac(\ID|OP [1]),
	.datad(\ID|OP [0]),
	.cin(gnd),
	.combout(\ctrl_unit|Selector40~1_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|Selector40~1 .lut_mask = 16'hA001;
defparam \ctrl_unit|Selector40~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y28_N26
cycloneive_lcell_comb \ctrl_unit|Selector40~2 (
// Equation(s):
// \ctrl_unit|Selector40~2_combout  = (\ctrl_unit|dbus_rnum_dst [3] & ((\ID|OP [5]) # (\ctrl_unit|Selector40~1_combout )))

	.dataa(\ID|OP [5]),
	.datab(\ctrl_unit|dbus_rnum_dst [3]),
	.datac(gnd),
	.datad(\ctrl_unit|Selector40~1_combout ),
	.cin(gnd),
	.combout(\ctrl_unit|Selector40~2_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|Selector40~2 .lut_mask = 16'hCC88;
defparam \ctrl_unit|Selector40~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y28_N22
cycloneive_lcell_comb \ctrl_unit|Selector40~5 (
// Equation(s):
// \ctrl_unit|Selector40~5_combout  = (\ID|OP [3] & (((\ctrl_unit|Selector40~2_combout ) # (\ID|OP [2])))) # (!\ID|OP [3] & (\ctrl_unit|Selector40~4_combout  & ((!\ID|OP [2]))))

	.dataa(\ID|OP [3]),
	.datab(\ctrl_unit|Selector40~4_combout ),
	.datac(\ctrl_unit|Selector40~2_combout ),
	.datad(\ID|OP [2]),
	.cin(gnd),
	.combout(\ctrl_unit|Selector40~5_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|Selector40~5 .lut_mask = 16'hAAE4;
defparam \ctrl_unit|Selector40~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y28_N6
cycloneive_lcell_comb \ctrl_unit|Selector40~0 (
// Equation(s):
// \ctrl_unit|Selector40~0_combout  = (\ID|OP [5] & (\ID|OP [1] & ((\ID|OP [0])))) # (!\ID|OP [5] & (((!\ctrl_unit|cex_code_ctrl|result~combout ))))

	.dataa(\ID|OP [1]),
	.datab(\ID|OP [5]),
	.datac(\ctrl_unit|cex_code_ctrl|result~combout ),
	.datad(\ID|OP [0]),
	.cin(gnd),
	.combout(\ctrl_unit|Selector40~0_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|Selector40~0 .lut_mask = 16'h8B03;
defparam \ctrl_unit|Selector40~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y28_N18
cycloneive_lcell_comb \ctrl_unit|Selector40~10 (
// Equation(s):
// \ctrl_unit|Selector40~10_combout  = (\ctrl_unit|Selector40~5_combout  & ((\ID|OP [5]) # ((\ID|OP [4])))) # (!\ctrl_unit|Selector40~5_combout  & ((\ID|OP [4] & (\ID|OP [5])) # (!\ID|OP [4] & ((\ctrl_unit|Selector40~0_combout )))))

	.dataa(\ctrl_unit|Selector40~5_combout ),
	.datab(\ID|OP [5]),
	.datac(\ID|OP [4]),
	.datad(\ctrl_unit|Selector40~0_combout ),
	.cin(gnd),
	.combout(\ctrl_unit|Selector40~10_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|Selector40~10 .lut_mask = 16'hEDE8;
defparam \ctrl_unit|Selector40~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y28_N16
cycloneive_lcell_comb \ctrl_unit|Selector40~11 (
// Equation(s):
// \ctrl_unit|Selector40~11_combout  = (\ID|OP [2] & (((\ctrl_unit|Selector40~10_combout  & \ctrl_unit|dbus_rnum_dst [3])))) # (!\ID|OP [2] & (\ctrl_unit|Selector40~5_combout ))

	.dataa(\ctrl_unit|Selector40~5_combout ),
	.datab(\ID|OP [2]),
	.datac(\ctrl_unit|Selector40~10_combout ),
	.datad(\ctrl_unit|dbus_rnum_dst [3]),
	.cin(gnd),
	.combout(\ctrl_unit|Selector40~11_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|Selector40~11 .lut_mask = 16'hE222;
defparam \ctrl_unit|Selector40~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y28_N20
cycloneive_lcell_comb \ctrl_unit|Selector40~9 (
// Equation(s):
// \ctrl_unit|Selector40~9_combout  = (\ctrl_unit|cpucycle [0] & (((\ctrl_unit|Selector40~11_combout )))) # (!\ctrl_unit|cpucycle [0] & (\ctrl_unit|Selector40~8_combout  & ((\ctrl_unit|dbus_rnum_dst [3]))))

	.dataa(\ctrl_unit|Selector40~8_combout ),
	.datab(\ctrl_unit|Selector40~11_combout ),
	.datac(\ctrl_unit|dbus_rnum_dst [3]),
	.datad(\ctrl_unit|cpucycle [0]),
	.cin(gnd),
	.combout(\ctrl_unit|Selector40~9_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|Selector40~9 .lut_mask = 16'hCCA0;
defparam \ctrl_unit|Selector40~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y26_N30
cycloneive_lcell_comb \ctrl_unit|dbus_rnum_dst[1]~5 (
// Equation(s):
// \ctrl_unit|dbus_rnum_dst[1]~5_combout  = (\ctrl_unit|dbus_rnum_src[3]~4_combout  & ((\ctrl_unit|cpucycle [2] & ((!\ctrl_unit|cpucycle [1]))) # (!\ctrl_unit|cpucycle [2] & (\ctrl_unit|cpucycle [0] & \ctrl_unit|cpucycle [1]))))

	.dataa(\ctrl_unit|cpucycle [0]),
	.datab(\ctrl_unit|cpucycle [2]),
	.datac(\ctrl_unit|dbus_rnum_src[3]~4_combout ),
	.datad(\ctrl_unit|cpucycle [1]),
	.cin(gnd),
	.combout(\ctrl_unit|dbus_rnum_dst[1]~5_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|dbus_rnum_dst[1]~5 .lut_mask = 16'h20C0;
defparam \ctrl_unit|dbus_rnum_dst[1]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y28_N21
dffeas \ctrl_unit|dbus_rnum_dst[3] (
	.clk(\Clock~clkctrl_outclk ),
	.d(\ctrl_unit|Selector40~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\ctrl_unit|cpucycle [2]),
	.sload(gnd),
	.ena(\ctrl_unit|dbus_rnum_dst[1]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ctrl_unit|dbus_rnum_dst [3]),
	.prn(vcc));
// synopsys translate_off
defparam \ctrl_unit|dbus_rnum_dst[3] .is_wysiwyg = "true";
defparam \ctrl_unit|dbus_rnum_dst[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y24_N26
cycloneive_lcell_comb \reg_file[12][0]~39 (
// Equation(s):
// \reg_file[12][0]~39_combout  = (!\ctrl_unit|data_bus_ctrl [1] & (!\ctrl_unit|data_bus_ctrl [2] & (\ctrl_unit|data_bus_ctrl [0] & \ctrl_unit|dbus_rnum_dst [3])))

	.dataa(\ctrl_unit|data_bus_ctrl [1]),
	.datab(\ctrl_unit|data_bus_ctrl [2]),
	.datac(\ctrl_unit|data_bus_ctrl [0]),
	.datad(\ctrl_unit|dbus_rnum_dst [3]),
	.cin(gnd),
	.combout(\reg_file[12][0]~39_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file[12][0]~39 .lut_mask = 16'h1000;
defparam \reg_file[12][0]~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y25_N8
cycloneive_lcell_comb \ctrl_unit|Selector42~2 (
// Equation(s):
// \ctrl_unit|Selector42~2_combout  = (!\ID|OP [0] & !\ID|OP [2])

	.dataa(\ID|OP [0]),
	.datab(\ID|OP [2]),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\ctrl_unit|Selector42~2_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|Selector42~2 .lut_mask = 16'h1111;
defparam \ctrl_unit|Selector42~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y24_N14
cycloneive_lcell_comb \ctrl_unit|alu_rnum_dst[2]~15 (
// Equation(s):
// \ctrl_unit|alu_rnum_dst[2]~15_combout  = (!\ID|OP [2] & (\ID|OP [3] & (!\ID|OP [1] & !\ID|OP [4])))

	.dataa(\ID|OP [2]),
	.datab(\ID|OP [3]),
	.datac(\ID|OP [1]),
	.datad(\ID|OP [4]),
	.cin(gnd),
	.combout(\ctrl_unit|alu_rnum_dst[2]~15_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|alu_rnum_dst[2]~15 .lut_mask = 16'h0004;
defparam \ctrl_unit|alu_rnum_dst[2]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y24_N8
cycloneive_lcell_comb \ctrl_unit|dbus_rnum_dst[2]~6 (
// Equation(s):
// \ctrl_unit|dbus_rnum_dst[2]~6_combout  = (\ID|OP [2] & (((\ID|OP [1] & \ID|OP [0])) # (!\ID|OP [5]))) # (!\ID|OP [2] & (!\ID|OP [5] & ((\ID|OP [1]) # (\ID|OP [0]))))

	.dataa(\ID|OP [2]),
	.datab(\ID|OP [5]),
	.datac(\ID|OP [1]),
	.datad(\ID|OP [0]),
	.cin(gnd),
	.combout(\ctrl_unit|dbus_rnum_dst[2]~6_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|dbus_rnum_dst[2]~6 .lut_mask = 16'hB332;
defparam \ctrl_unit|dbus_rnum_dst[2]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y24_N16
cycloneive_lcell_comb \ctrl_unit|addr_rnum_src[0]~0 (
// Equation(s):
// \ctrl_unit|addr_rnum_src[0]~0_combout  = (!\ID|OP [4] & !\ID|OP [3])

	.dataa(gnd),
	.datab(gnd),
	.datac(\ID|OP [4]),
	.datad(\ID|OP [3]),
	.cin(gnd),
	.combout(\ctrl_unit|addr_rnum_src[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|addr_rnum_src[0]~0 .lut_mask = 16'h000F;
defparam \ctrl_unit|addr_rnum_src[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y24_N0
cycloneive_lcell_comb \ctrl_unit|dbus_rnum_dst[2]~7 (
// Equation(s):
// \ctrl_unit|dbus_rnum_dst[2]~7_combout  = (\ID|OP [0] & (((\ctrl_unit|dbus_rnum_dst[2]~6_combout  & \ctrl_unit|addr_rnum_src[0]~0_combout )))) # (!\ID|OP [0] & ((\ctrl_unit|alu_rnum_dst[2]~15_combout ) # ((\ctrl_unit|dbus_rnum_dst[2]~6_combout  & 
// \ctrl_unit|addr_rnum_src[0]~0_combout ))))

	.dataa(\ID|OP [0]),
	.datab(\ctrl_unit|alu_rnum_dst[2]~15_combout ),
	.datac(\ctrl_unit|dbus_rnum_dst[2]~6_combout ),
	.datad(\ctrl_unit|addr_rnum_src[0]~0_combout ),
	.cin(gnd),
	.combout(\ctrl_unit|dbus_rnum_dst[2]~7_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|dbus_rnum_dst[2]~7 .lut_mask = 16'hF444;
defparam \ctrl_unit|dbus_rnum_dst[2]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y25_N12
cycloneive_lcell_comb \ctrl_unit|Mux36~0 (
// Equation(s):
// \ctrl_unit|Mux36~0_combout  = (\ctrl_unit|dbus_rnum_dst[2]~7_combout ) # ((!\ID|OP [5] & ((\ctrl_unit|Selector42~2_combout ) # (!\ctrl_unit|cpucycle [0]))))

	.dataa(\ctrl_unit|cpucycle [0]),
	.datab(\ID|OP [5]),
	.datac(\ctrl_unit|Selector42~2_combout ),
	.datad(\ctrl_unit|dbus_rnum_dst[2]~7_combout ),
	.cin(gnd),
	.combout(\ctrl_unit|Mux36~0_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|Mux36~0 .lut_mask = 16'hFF31;
defparam \ctrl_unit|Mux36~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y25_N26
cycloneive_lcell_comb \ctrl_unit|dbus_rnum_dst[2]~8 (
// Equation(s):
// \ctrl_unit|dbus_rnum_dst[2]~8_combout  = (\ctrl_unit|cpucycle [0] & (!\ID|OP [2] & ((\ID|OP [5]) # (\ID|OP [0]))))

	.dataa(\ctrl_unit|cpucycle [0]),
	.datab(\ID|OP [5]),
	.datac(\ID|OP [0]),
	.datad(\ID|OP [2]),
	.cin(gnd),
	.combout(\ctrl_unit|dbus_rnum_dst[2]~8_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|dbus_rnum_dst[2]~8 .lut_mask = 16'h00A8;
defparam \ctrl_unit|dbus_rnum_dst[2]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y25_N0
cycloneive_lcell_comb \ctrl_unit|dbus_rnum_dst[2]~9 (
// Equation(s):
// \ctrl_unit|dbus_rnum_dst[2]~9_combout  = (\ctrl_unit|cpucycle [0] & (\ctrl_unit|dbus_rnum_dst[2]~8_combout  & ((!\ctrl_unit|dbus_rnum_dst[2]~7_combout )))) # (!\ctrl_unit|cpucycle [0] & ((\ID|OP [5]) # ((\ctrl_unit|dbus_rnum_dst[2]~8_combout  & 
// !\ctrl_unit|dbus_rnum_dst[2]~7_combout ))))

	.dataa(\ctrl_unit|cpucycle [0]),
	.datab(\ctrl_unit|dbus_rnum_dst[2]~8_combout ),
	.datac(\ID|OP [5]),
	.datad(\ctrl_unit|dbus_rnum_dst[2]~7_combout ),
	.cin(gnd),
	.combout(\ctrl_unit|dbus_rnum_dst[2]~9_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|dbus_rnum_dst[2]~9 .lut_mask = 16'h50DC;
defparam \ctrl_unit|dbus_rnum_dst[2]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y24_N2
cycloneive_lcell_comb \reg_file[7][7]~5 (
// Equation(s):
// \reg_file[7][7]~5_combout  = (!\ctrl_unit|data_bus_ctrl [1] & (!\ctrl_unit|data_bus_ctrl [2] & (\ctrl_unit|data_bus_ctrl [0] & !\ctrl_unit|dbus_rnum_dst [3])))

	.dataa(\ctrl_unit|data_bus_ctrl [1]),
	.datab(\ctrl_unit|data_bus_ctrl [2]),
	.datac(\ctrl_unit|data_bus_ctrl [0]),
	.datad(\ctrl_unit|dbus_rnum_dst [3]),
	.cin(gnd),
	.combout(\reg_file[7][7]~5_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file[7][7]~5 .lut_mask = 16'h0010;
defparam \reg_file[7][7]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y24_N8
cycloneive_lcell_comb \reg_file[7][7]~6 (
// Equation(s):
// \reg_file[7][7]~6_combout  = (\reg_file[7][7]~5_combout  & (((\ctrl_unit|data_bus_ctrl [3] & !\ctrl_unit|data_bus_ctrl [5])) # (!\ctrl_unit|data_bus_ctrl [4])))

	.dataa(\ctrl_unit|data_bus_ctrl [3]),
	.datab(\ctrl_unit|data_bus_ctrl [5]),
	.datac(\ctrl_unit|data_bus_ctrl [4]),
	.datad(\reg_file[7][7]~5_combout ),
	.cin(gnd),
	.combout(\reg_file[7][7]~6_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file[7][7]~6 .lut_mask = 16'h2F00;
defparam \reg_file[7][7]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y20_N10
cycloneive_lcell_comb \reg_file[16][0]~73 (
// Equation(s):
// \reg_file[16][0]~73_combout  = (\Decoder0~8_combout  & \reg_file[7][7]~6_combout )

	.dataa(gnd),
	.datab(\Decoder0~8_combout ),
	.datac(gnd),
	.datad(\reg_file[7][7]~6_combout ),
	.cin(gnd),
	.combout(\reg_file[16][0]~73_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file[16][0]~73 .lut_mask = 16'hCC00;
defparam \reg_file[16][0]~73 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y26_N5
dffeas \reg_file[16][3] (
	.clk(!\Clock~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg_file~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file[16][0]~73_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file[16][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file[16][3] .is_wysiwyg = "true";
defparam \reg_file[16][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y24_N2
cycloneive_lcell_comb \ctrl_unit|ctrl_reg_bus~5 (
// Equation(s):
// \ctrl_unit|ctrl_reg_bus~5_combout  = (!\ID|OP [3] & (!\ID|OP [4] & !\ID|OP [2]))

	.dataa(gnd),
	.datab(\ID|OP [3]),
	.datac(\ID|OP [4]),
	.datad(\ID|OP [2]),
	.cin(gnd),
	.combout(\ctrl_unit|ctrl_reg_bus~5_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|ctrl_reg_bus~5 .lut_mask = 16'h0003;
defparam \ctrl_unit|ctrl_reg_bus~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y26_N20
cycloneive_lcell_comb \ctrl_unit|Selector23~4 (
// Equation(s):
// \ctrl_unit|Selector23~4_combout  = (!\ID|PRPO~q  & (!\ID|OP [3] & (!\ID|OP [4] & \ID|OP [5])))

	.dataa(\ID|PRPO~q ),
	.datab(\ID|OP [3]),
	.datac(\ID|OP [4]),
	.datad(\ID|OP [5]),
	.cin(gnd),
	.combout(\ctrl_unit|Selector23~4_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|Selector23~4 .lut_mask = 16'h0100;
defparam \ctrl_unit|Selector23~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y21_N6
cycloneive_lcell_comb \ctrl_unit|Selector23~5 (
// Equation(s):
// \ctrl_unit|Selector23~5_combout  = (\ID|OP [0] & (((\ctrl_unit|Selector23~4_combout )))) # (!\ID|OP [0] & (\ctrl_unit|ctrl_reg_bus~5_combout  & (!\ID|OP [5])))

	.dataa(\ctrl_unit|ctrl_reg_bus~5_combout ),
	.datab(\ID|OP [5]),
	.datac(\ID|OP [0]),
	.datad(\ctrl_unit|Selector23~4_combout ),
	.cin(gnd),
	.combout(\ctrl_unit|Selector23~5_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|Selector23~5 .lut_mask = 16'hF202;
defparam \ctrl_unit|Selector23~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y21_N12
cycloneive_lcell_comb \ctrl_unit|Selector23~6 (
// Equation(s):
// \ctrl_unit|Selector23~6_combout  = (\ID|OP [1] & ((\ctrl_unit|ctrl_reg_bus~4_combout ))) # (!\ID|OP [1] & (\ctrl_unit|Selector23~5_combout ))

	.dataa(\ctrl_unit|Selector23~5_combout ),
	.datab(\ID|OP [1]),
	.datac(gnd),
	.datad(\ctrl_unit|ctrl_reg_bus~4_combout ),
	.cin(gnd),
	.combout(\ctrl_unit|Selector23~6_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|Selector23~6 .lut_mask = 16'hEE22;
defparam \ctrl_unit|Selector23~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y21_N14
cycloneive_lcell_comb \ctrl_unit|Selector23~7 (
// Equation(s):
// \ctrl_unit|Selector23~7_combout  = \ID|OP [1] $ (((\ID|OP [2] & \ID|OP [0])))

	.dataa(\ID|OP [2]),
	.datab(\ID|OP [1]),
	.datac(gnd),
	.datad(\ID|OP [0]),
	.cin(gnd),
	.combout(\ctrl_unit|Selector23~7_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|Selector23~7 .lut_mask = 16'h66CC;
defparam \ctrl_unit|Selector23~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y28_N28
cycloneive_lcell_comb \ctrl_unit|Selector23~13 (
// Equation(s):
// \ctrl_unit|Selector23~13_combout  = (!\ID|OP [5] & (\ID|OP [2] & (!\ID|OP [3] & \ID|OP [4])))

	.dataa(\ID|OP [5]),
	.datab(\ID|OP [2]),
	.datac(\ID|OP [3]),
	.datad(\ID|OP [4]),
	.cin(gnd),
	.combout(\ctrl_unit|Selector23~13_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|Selector23~13 .lut_mask = 16'h0400;
defparam \ctrl_unit|Selector23~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y21_N8
cycloneive_lcell_comb \ctrl_unit|Selector23~9 (
// Equation(s):
// \ctrl_unit|Selector23~9_combout  = (\ctrl_unit|dbus_rnum_src [3] & ((\ctrl_unit|Selector23~7_combout  & ((!\ctrl_unit|Selector23~13_combout ))) # (!\ctrl_unit|Selector23~7_combout  & (!\ctrl_unit|Selector23~6_combout ))))

	.dataa(\ctrl_unit|Selector23~6_combout ),
	.datab(\ctrl_unit|dbus_rnum_src [3]),
	.datac(\ctrl_unit|Selector23~7_combout ),
	.datad(\ctrl_unit|Selector23~13_combout ),
	.cin(gnd),
	.combout(\ctrl_unit|Selector23~9_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|Selector23~9 .lut_mask = 16'h04C4;
defparam \ctrl_unit|Selector23~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y27_N28
cycloneive_lcell_comb \ctrl_unit|Selector23~8 (
// Equation(s):
// \ctrl_unit|Selector23~8_combout  = (!\ID|OP [5] & (!\ID|OP [3] & \ID|OP [4]))

	.dataa(\ID|OP [5]),
	.datab(\ID|OP [3]),
	.datac(gnd),
	.datad(\ID|OP [4]),
	.cin(gnd),
	.combout(\ctrl_unit|Selector23~8_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|Selector23~8 .lut_mask = 16'h1100;
defparam \ctrl_unit|Selector23~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y23_N18
cycloneive_lcell_comb \ctrl_unit|Selector23~10 (
// Equation(s):
// \ctrl_unit|Selector23~10_combout  = (\ID|PRPO~q  & (\ctrl_unit|addr_rnum_src[0]~0_combout  & (\ID|OP [5] & !\ID|OP [2])))

	.dataa(\ID|PRPO~q ),
	.datab(\ctrl_unit|addr_rnum_src[0]~0_combout ),
	.datac(\ID|OP [5]),
	.datad(\ID|OP [2]),
	.cin(gnd),
	.combout(\ctrl_unit|Selector23~10_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|Selector23~10 .lut_mask = 16'h0080;
defparam \ctrl_unit|Selector23~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y23_N12
cycloneive_lcell_comb \ctrl_unit|Selector23~11 (
// Equation(s):
// \ctrl_unit|Selector23~11_combout  = (\ID|OP [1] & (\ID|OP [2] & (\ctrl_unit|Selector23~8_combout ))) # (!\ID|OP [1] & (((\ctrl_unit|Selector23~10_combout ))))

	.dataa(\ID|OP [2]),
	.datab(\ctrl_unit|Selector23~8_combout ),
	.datac(\ctrl_unit|Selector23~10_combout ),
	.datad(\ID|OP [1]),
	.cin(gnd),
	.combout(\ctrl_unit|Selector23~11_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|Selector23~11 .lut_mask = 16'h88F0;
defparam \ctrl_unit|Selector23~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y23_N2
cycloneive_lcell_comb \ctrl_unit|Selector23~14 (
// Equation(s):
// \ctrl_unit|Selector23~14_combout  = (\ctrl_unit|dbus_rnum_src [3] & ((\ID|OP [0] $ (!\ID|OP [1])) # (!\ctrl_unit|Selector23~11_combout )))

	.dataa(\ID|OP [0]),
	.datab(\ctrl_unit|Selector23~11_combout ),
	.datac(\ctrl_unit|dbus_rnum_src [3]),
	.datad(\ID|OP [1]),
	.cin(gnd),
	.combout(\ctrl_unit|Selector23~14_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|Selector23~14 .lut_mask = 16'hB070;
defparam \ctrl_unit|Selector23~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y23_N8
cycloneive_lcell_comb \ctrl_unit|Selector23~12 (
// Equation(s):
// \ctrl_unit|Selector23~12_combout  = (\ctrl_unit|cpucycle [0] & (\ctrl_unit|Selector23~9_combout )) # (!\ctrl_unit|cpucycle [0] & ((\ctrl_unit|Selector23~14_combout )))

	.dataa(\ctrl_unit|Selector23~9_combout ),
	.datab(gnd),
	.datac(\ctrl_unit|Selector23~14_combout ),
	.datad(\ctrl_unit|cpucycle [0]),
	.cin(gnd),
	.combout(\ctrl_unit|Selector23~12_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|Selector23~12 .lut_mask = 16'hAAF0;
defparam \ctrl_unit|Selector23~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y26_N18
cycloneive_lcell_comb \ctrl_unit|dbus_rnum_src[3]~7 (
// Equation(s):
// \ctrl_unit|dbus_rnum_src[3]~7_combout  = (!\ctrl_unit|cpucycle [1] & (\ctrl_unit|dbus_rnum_src[3]~4_combout  & ((\ctrl_unit|cpucycle [2]) # (!\ctrl_unit|cpucycle [0]))))

	.dataa(\ctrl_unit|cpucycle [0]),
	.datab(\ctrl_unit|cpucycle [1]),
	.datac(\ctrl_unit|dbus_rnum_src[3]~4_combout ),
	.datad(\ctrl_unit|cpucycle [2]),
	.cin(gnd),
	.combout(\ctrl_unit|dbus_rnum_src[3]~7_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|dbus_rnum_src[3]~7 .lut_mask = 16'h3010;
defparam \ctrl_unit|dbus_rnum_src[3]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y23_N9
dffeas \ctrl_unit|dbus_rnum_src[3] (
	.clk(\Clock~clkctrl_outclk ),
	.d(\ctrl_unit|Selector23~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\ctrl_unit|cpucycle [2]),
	.sload(gnd),
	.ena(\ctrl_unit|dbus_rnum_src[3]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ctrl_unit|dbus_rnum_src [3]),
	.prn(vcc));
// synopsys translate_off
defparam \ctrl_unit|dbus_rnum_src[3] .is_wysiwyg = "true";
defparam \ctrl_unit|dbus_rnum_src[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y22_N14
cycloneive_lcell_comb \ctrl_unit|dbus_rnum_src[0]~5 (
// Equation(s):
// \ctrl_unit|dbus_rnum_src[0]~5_combout  = (\ctrl_unit|cpucycle [2] & ((\ID|OP [1] & ((\ctrl_unit|cpucycle [0]))) # (!\ID|OP [1] & ((\ID|OP [0]) # (!\ctrl_unit|cpucycle [0])))))

	.dataa(\ID|OP [0]),
	.datab(\ID|OP [1]),
	.datac(\ctrl_unit|cpucycle [2]),
	.datad(\ctrl_unit|cpucycle [0]),
	.cin(gnd),
	.combout(\ctrl_unit|dbus_rnum_src[0]~5_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|dbus_rnum_src[0]~5 .lut_mask = 16'hE030;
defparam \ctrl_unit|dbus_rnum_src[0]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y22_N28
cycloneive_lcell_comb \ctrl_unit|Mux4~0 (
// Equation(s):
// \ctrl_unit|Mux4~0_combout  = (\ctrl_unit|dbus_rnum_src[0]~5_combout  & (((\ID|SRCCON [0])))) # (!\ctrl_unit|dbus_rnum_src[0]~5_combout  & ((\ctrl_unit|cpucycle [0]) # ((!\ctrl_unit|cpucycle [2]))))

	.dataa(\ctrl_unit|cpucycle [0]),
	.datab(\ctrl_unit|dbus_rnum_src[0]~5_combout ),
	.datac(\ctrl_unit|cpucycle [2]),
	.datad(\ID|SRCCON [0]),
	.cin(gnd),
	.combout(\ctrl_unit|Mux4~0_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|Mux4~0 .lut_mask = 16'hEF23;
defparam \ctrl_unit|Mux4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y26_N16
cycloneive_lcell_comb \ctrl_unit|dbus_rnum_src[2]~6 (
// Equation(s):
// \ctrl_unit|dbus_rnum_src[2]~6_combout  = (\ID|OP [0] & ((\ID|OP [5] & ((\ID|OP [4]))) # (!\ID|OP [5] & (\ID|OP [1])))) # (!\ID|OP [0] & ((\ID|OP [5]) # ((!\ID|OP [1] & \ID|OP [4]))))

	.dataa(\ID|OP [1]),
	.datab(\ID|OP [0]),
	.datac(\ID|OP [4]),
	.datad(\ID|OP [5]),
	.cin(gnd),
	.combout(\ctrl_unit|dbus_rnum_src[2]~6_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|dbus_rnum_src[2]~6 .lut_mask = 16'hF398;
defparam \ctrl_unit|dbus_rnum_src[2]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y26_N2
cycloneive_lcell_comb \ctrl_unit|dbus_rnum_src[2]~9 (
// Equation(s):
// \ctrl_unit|dbus_rnum_src[2]~9_combout  = (\ID|OP [0] & (((\ctrl_unit|cpucycle [0] & \ID|PRPO~q )) # (!\ID|OP [5])))

	.dataa(\ID|OP [0]),
	.datab(\ctrl_unit|cpucycle [0]),
	.datac(\ID|PRPO~q ),
	.datad(\ID|OP [5]),
	.cin(gnd),
	.combout(\ctrl_unit|dbus_rnum_src[2]~9_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|dbus_rnum_src[2]~9 .lut_mask = 16'h80AA;
defparam \ctrl_unit|dbus_rnum_src[2]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y26_N12
cycloneive_lcell_comb \ctrl_unit|dbus_rnum_src[2]~10 (
// Equation(s):
// \ctrl_unit|dbus_rnum_src[2]~10_combout  = (\ID|OP [3]) # ((!\ID|OP [2] & ((\ID|OP [1]) # (\ctrl_unit|dbus_rnum_src[2]~9_combout ))))

	.dataa(\ID|OP [1]),
	.datab(\ID|OP [2]),
	.datac(\ID|OP [3]),
	.datad(\ctrl_unit|dbus_rnum_src[2]~9_combout ),
	.cin(gnd),
	.combout(\ctrl_unit|dbus_rnum_src[2]~10_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|dbus_rnum_src[2]~10 .lut_mask = 16'hF3F2;
defparam \ctrl_unit|dbus_rnum_src[2]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y26_N8
cycloneive_lcell_comb \ctrl_unit|dbus_rnum_src[2]~8 (
// Equation(s):
// \ctrl_unit|dbus_rnum_src[2]~8_combout  = (\ID|OP [4] & (!\ID|OP [5] & ((!\ID|OP [1])))) # (!\ID|OP [4] & (((!\ID|OP [5] & !\ID|OP [1])) # (!\ID|PRPO~q )))

	.dataa(\ID|OP [4]),
	.datab(\ID|OP [5]),
	.datac(\ID|PRPO~q ),
	.datad(\ID|OP [1]),
	.cin(gnd),
	.combout(\ctrl_unit|dbus_rnum_src[2]~8_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|dbus_rnum_src[2]~8 .lut_mask = 16'h0537;
defparam \ctrl_unit|dbus_rnum_src[2]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y23_N24
cycloneive_lcell_comb \ctrl_unit|alu_rnum_dst[2]~13 (
// Equation(s):
// \ctrl_unit|alu_rnum_dst[2]~13_combout  = (\ctrl_unit|cpucycle [0] & \ID|OP [5])

	.dataa(gnd),
	.datab(\ctrl_unit|cpucycle [0]),
	.datac(gnd),
	.datad(\ID|OP [5]),
	.cin(gnd),
	.combout(\ctrl_unit|alu_rnum_dst[2]~13_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|alu_rnum_dst[2]~13 .lut_mask = 16'hCC00;
defparam \ctrl_unit|alu_rnum_dst[2]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y26_N6
cycloneive_lcell_comb \ctrl_unit|dbus_rnum_src[2]~13 (
// Equation(s):
// \ctrl_unit|dbus_rnum_src[2]~13_combout  = (\ID|OP [2] & (!\ID|OP [4] & ((!\ctrl_unit|alu_rnum_dst[2]~13_combout ) # (!\ID|OP [1]))))

	.dataa(\ID|OP [1]),
	.datab(\ID|OP [2]),
	.datac(\ID|OP [4]),
	.datad(\ctrl_unit|alu_rnum_dst[2]~13_combout ),
	.cin(gnd),
	.combout(\ctrl_unit|dbus_rnum_src[2]~13_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|dbus_rnum_src[2]~13 .lut_mask = 16'h040C;
defparam \ctrl_unit|dbus_rnum_src[2]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y26_N18
cycloneive_lcell_comb \ctrl_unit|dbus_rnum_src[2]~11 (
// Equation(s):
// \ctrl_unit|dbus_rnum_src[2]~11_combout  = (\ctrl_unit|dbus_rnum_src[2]~10_combout ) # ((\ctrl_unit|dbus_rnum_src[2]~13_combout ) # ((!\ctrl_unit|cpucycle [0] & \ctrl_unit|dbus_rnum_src[2]~8_combout )))

	.dataa(\ctrl_unit|dbus_rnum_src[2]~10_combout ),
	.datab(\ctrl_unit|cpucycle [0]),
	.datac(\ctrl_unit|dbus_rnum_src[2]~8_combout ),
	.datad(\ctrl_unit|dbus_rnum_src[2]~13_combout ),
	.cin(gnd),
	.combout(\ctrl_unit|dbus_rnum_src[2]~11_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|dbus_rnum_src[2]~11 .lut_mask = 16'hFFBA;
defparam \ctrl_unit|dbus_rnum_src[2]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y26_N24
cycloneive_lcell_comb \ctrl_unit|dbus_rnum_src[2]~12 (
// Equation(s):
// \ctrl_unit|dbus_rnum_src[2]~12_combout  = (\ctrl_unit|dbus_rnum_src[3]~7_combout  & (((!\ctrl_unit|dbus_rnum_src[2]~6_combout  & !\ctrl_unit|dbus_rnum_src[2]~11_combout )) # (!\ctrl_unit|cpucycle [2])))

	.dataa(\ctrl_unit|cpucycle [2]),
	.datab(\ctrl_unit|dbus_rnum_src[2]~6_combout ),
	.datac(\ctrl_unit|dbus_rnum_src[2]~11_combout ),
	.datad(\ctrl_unit|dbus_rnum_src[3]~7_combout ),
	.cin(gnd),
	.combout(\ctrl_unit|dbus_rnum_src[2]~12_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|dbus_rnum_src[2]~12 .lut_mask = 16'h5700;
defparam \ctrl_unit|dbus_rnum_src[2]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y22_N29
dffeas \ctrl_unit|dbus_rnum_src[0] (
	.clk(\Clock~clkctrl_outclk ),
	.d(\ctrl_unit|Mux4~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ctrl_unit|dbus_rnum_src[2]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ctrl_unit|dbus_rnum_src [0]),
	.prn(vcc));
// synopsys translate_off
defparam \ctrl_unit|dbus_rnum_src[0] .is_wysiwyg = "true";
defparam \ctrl_unit|dbus_rnum_src[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y24_N20
cycloneive_lcell_comb \reg_file[12][0]~40 (
// Equation(s):
// \reg_file[12][0]~40_combout  = (\reg_file[12][0]~39_combout  & (((!\ctrl_unit|data_bus_ctrl [5] & \ctrl_unit|data_bus_ctrl [3])) # (!\ctrl_unit|data_bus_ctrl [4])))

	.dataa(\reg_file[12][0]~39_combout ),
	.datab(\ctrl_unit|data_bus_ctrl [5]),
	.datac(\ctrl_unit|data_bus_ctrl [4]),
	.datad(\ctrl_unit|data_bus_ctrl [3]),
	.cin(gnd),
	.combout(\reg_file[12][0]~40_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file[12][0]~40 .lut_mask = 16'h2A0A;
defparam \reg_file[12][0]~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y24_N20
cycloneive_lcell_comb \ctrl_unit|Selector33~2 (
// Equation(s):
// \ctrl_unit|Selector33~2_combout  = (\ID|OP [1]) # ((\ID|OP [2]) # (!\ctrl_unit|Selector23~4_combout ))

	.dataa(gnd),
	.datab(\ID|OP [1]),
	.datac(\ID|OP [2]),
	.datad(\ctrl_unit|Selector23~4_combout ),
	.cin(gnd),
	.combout(\ctrl_unit|Selector33~2_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|Selector33~2 .lut_mask = 16'hFCFF;
defparam \ctrl_unit|Selector33~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y22_N16
cycloneive_lcell_comb \ctrl_unit|Selector49~0 (
// Equation(s):
// \ctrl_unit|Selector49~0_combout  = (\ID|OP [4] & (!\ID|OP [3] & (\ID|OP [1] $ (!\ID|OP [0])))) # (!\ID|OP [4] & (\ID|OP [3]))

	.dataa(\ID|OP [4]),
	.datab(\ID|OP [3]),
	.datac(\ID|OP [1]),
	.datad(\ID|OP [0]),
	.cin(gnd),
	.combout(\ctrl_unit|Selector49~0_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|Selector49~0 .lut_mask = 16'h6446;
defparam \ctrl_unit|Selector49~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y26_N26
cycloneive_lcell_comb \ctrl_unit|Selector48~0 (
// Equation(s):
// \ctrl_unit|Selector48~0_combout  = (\ID|PRPO~q  & !\ID|OP [1])

	.dataa(gnd),
	.datab(gnd),
	.datac(\ID|PRPO~q ),
	.datad(\ID|OP [1]),
	.cin(gnd),
	.combout(\ctrl_unit|Selector48~0_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|Selector48~0 .lut_mask = 16'h00F0;
defparam \ctrl_unit|Selector48~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y22_N8
cycloneive_lcell_comb \ctrl_unit|alu_rnum_src[4]~13 (
// Equation(s):
// \ctrl_unit|alu_rnum_src[4]~13_combout  = (\ID|OP [5] & (((\ctrl_unit|addr_rnum_src[0]~0_combout  & \ctrl_unit|Selector48~0_combout )))) # (!\ID|OP [5] & (\ctrl_unit|Selector49~0_combout ))

	.dataa(\ID|OP [5]),
	.datab(\ctrl_unit|Selector49~0_combout ),
	.datac(\ctrl_unit|addr_rnum_src[0]~0_combout ),
	.datad(\ctrl_unit|Selector48~0_combout ),
	.cin(gnd),
	.combout(\ctrl_unit|alu_rnum_src[4]~13_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|alu_rnum_src[4]~13 .lut_mask = 16'hE444;
defparam \ctrl_unit|alu_rnum_src[4]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y22_N22
cycloneive_lcell_comb \ctrl_unit|Selector49~1 (
// Equation(s):
// \ctrl_unit|Selector49~1_combout  = \ID|OP [4] $ (((\ID|OP [3] & ((\ID|OP [1]) # (\ID|OP [0])))))

	.dataa(\ID|OP [4]),
	.datab(\ID|OP [3]),
	.datac(\ID|OP [1]),
	.datad(\ID|OP [0]),
	.cin(gnd),
	.combout(\ctrl_unit|Selector49~1_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|Selector49~1 .lut_mask = 16'h666A;
defparam \ctrl_unit|Selector49~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y22_N6
cycloneive_lcell_comb \ctrl_unit|alu_rnum_src[4]~14 (
// Equation(s):
// \ctrl_unit|alu_rnum_src[4]~14_combout  = (\ID|OP [5] & (\ctrl_unit|alu_rnum_src[4]~13_combout  & (!\ID|OP [2]))) # (!\ID|OP [5] & ((\ID|OP [2] & (\ctrl_unit|alu_rnum_src[4]~13_combout )) # (!\ID|OP [2] & ((\ctrl_unit|Selector49~1_combout )))))

	.dataa(\ctrl_unit|alu_rnum_src[4]~13_combout ),
	.datab(\ID|OP [5]),
	.datac(\ID|OP [2]),
	.datad(\ctrl_unit|Selector49~1_combout ),
	.cin(gnd),
	.combout(\ctrl_unit|alu_rnum_src[4]~14_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|alu_rnum_src[4]~14 .lut_mask = 16'h2B28;
defparam \ctrl_unit|alu_rnum_src[4]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y22_N18
cycloneive_lcell_comb \ctrl_unit|alu_rnum_src[4]~15 (
// Equation(s):
// \ctrl_unit|alu_rnum_src[4]~15_combout  = (\ctrl_unit|alu_rnum_src [4] & ((\ctrl_unit|cpucycle [0] & ((!\ctrl_unit|alu_rnum_src[4]~14_combout ))) # (!\ctrl_unit|cpucycle [0] & (\ctrl_unit|Selector33~2_combout ))))

	.dataa(\ctrl_unit|Selector33~2_combout ),
	.datab(\ctrl_unit|alu_rnum_src[4]~14_combout ),
	.datac(\ctrl_unit|alu_rnum_src [4]),
	.datad(\ctrl_unit|cpucycle [0]),
	.cin(gnd),
	.combout(\ctrl_unit|alu_rnum_src[4]~15_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|alu_rnum_src[4]~15 .lut_mask = 16'h30A0;
defparam \ctrl_unit|alu_rnum_src[4]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y22_N19
dffeas \ctrl_unit|alu_rnum_src[4] (
	.clk(\Clock~clkctrl_outclk ),
	.d(\ctrl_unit|alu_rnum_src[4]~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\ctrl_unit|cpucycle [2]),
	.sload(gnd),
	.ena(\ctrl_unit|dbus_rnum_dst[1]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ctrl_unit|alu_rnum_src [4]),
	.prn(vcc));
// synopsys translate_off
defparam \ctrl_unit|alu_rnum_src[4] .is_wysiwyg = "true";
defparam \ctrl_unit|alu_rnum_src[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y26_N26
cycloneive_lcell_comb \ID|SRCCON[0]~1 (
// Equation(s):
// \ID|SRCCON[0]~1_combout  = (instr_reg[14] & (!instr_reg[13] & ((instr_reg[11]) # (!instr_reg[12]))))

	.dataa(instr_reg[11]),
	.datab(instr_reg[12]),
	.datac(instr_reg[14]),
	.datad(instr_reg[13]),
	.cin(gnd),
	.combout(\ID|SRCCON[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \ID|SRCCON[0]~1 .lut_mask = 16'h00B0;
defparam \ID|SRCCON[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y28_N30
cycloneive_lcell_comb \ctrl_unit|Add5~8 (
// Equation(s):
// \ctrl_unit|Add5~8_combout  = \ID|OP [4] $ (\ctrl_unit|Add5~7 )

	.dataa(\ID|OP [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\ctrl_unit|Add5~7 ),
	.combout(\ctrl_unit|Add5~8_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|Add5~8 .lut_mask = 16'h5A5A;
defparam \ctrl_unit|Add5~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X73_Y27_N30
cycloneive_lcell_comb \ctrl_unit|Add4~8 (
// Equation(s):
// \ctrl_unit|Add4~8_combout  = \ID|OP [4] $ (\ctrl_unit|Add4~7 )

	.dataa(gnd),
	.datab(\ID|OP [4]),
	.datac(gnd),
	.datad(gnd),
	.cin(\ctrl_unit|Add4~7 ),
	.combout(\ctrl_unit|Add4~8_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|Add4~8 .lut_mask = 16'h3C3C;
defparam \ctrl_unit|Add4~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X73_Y27_N14
cycloneive_lcell_comb \ctrl_unit|Mux25~0 (
// Equation(s):
// \ctrl_unit|Mux25~0_combout  = (\ctrl_unit|alu_op[1]~6_combout  & ((\ctrl_unit|alu_op[1]~25_combout  & ((\ctrl_unit|Add4~8_combout ))) # (!\ctrl_unit|alu_op[1]~25_combout  & (\ctrl_unit|Add5~8_combout ))))

	.dataa(\ctrl_unit|alu_op[1]~25_combout ),
	.datab(\ctrl_unit|Add5~8_combout ),
	.datac(\ctrl_unit|alu_op[1]~6_combout ),
	.datad(\ctrl_unit|Add4~8_combout ),
	.cin(gnd),
	.combout(\ctrl_unit|Mux25~0_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|Mux25~0 .lut_mask = 16'hE040;
defparam \ctrl_unit|Mux25~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y27_N15
dffeas \ctrl_unit|alu_op[5] (
	.clk(\Clock~clkctrl_outclk ),
	.d(\ctrl_unit|Mux25~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ctrl_unit|alu_op[3]~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ctrl_unit|alu_op [5]),
	.prn(vcc));
// synopsys translate_off
defparam \ctrl_unit|alu_op[5] .is_wysiwyg = "true";
defparam \ctrl_unit|alu_op[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y27_N10
cycloneive_lcell_comb \ctrl_unit|Mux29~0 (
// Equation(s):
// \ctrl_unit|Mux29~0_combout  = (\ctrl_unit|alu_op[1]~6_combout  & ((\ctrl_unit|alu_op[1]~25_combout  & ((\ctrl_unit|Add4~0_combout ))) # (!\ctrl_unit|alu_op[1]~25_combout  & (\ctrl_unit|Add5~0_combout ))))

	.dataa(\ctrl_unit|alu_op[1]~25_combout ),
	.datab(\ctrl_unit|Add5~0_combout ),
	.datac(\ctrl_unit|alu_op[1]~6_combout ),
	.datad(\ctrl_unit|Add4~0_combout ),
	.cin(gnd),
	.combout(\ctrl_unit|Mux29~0_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|Mux29~0 .lut_mask = 16'hE040;
defparam \ctrl_unit|Mux29~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y27_N11
dffeas \ctrl_unit|alu_op[1] (
	.clk(\Clock~clkctrl_outclk ),
	.d(\ctrl_unit|Mux29~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ctrl_unit|alu_op[3]~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ctrl_unit|alu_op [1]),
	.prn(vcc));
// synopsys translate_off
defparam \ctrl_unit|alu_op[1] .is_wysiwyg = "true";
defparam \ctrl_unit|alu_op[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y24_N22
cycloneive_lcell_comb \ctrl_unit|alu_rnum_dst[2]~9 (
// Equation(s):
// \ctrl_unit|alu_rnum_dst[2]~9_combout  = (\ID|OP [5] & (\ID|OP [1] $ ((\ID|OP [2])))) # (!\ID|OP [5] & ((\ID|OP [1]) # ((\ID|OP [2]) # (\ID|OP [0]))))

	.dataa(\ID|OP [5]),
	.datab(\ID|OP [1]),
	.datac(\ID|OP [2]),
	.datad(\ID|OP [0]),
	.cin(gnd),
	.combout(\ctrl_unit|alu_rnum_dst[2]~9_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|alu_rnum_dst[2]~9 .lut_mask = 16'h7D7C;
defparam \ctrl_unit|alu_rnum_dst[2]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y24_N4
cycloneive_lcell_comb \ctrl_unit|alu_rnum_dst[2]~10 (
// Equation(s):
// \ctrl_unit|alu_rnum_dst[2]~10_combout  = (!\ID|OP [1] & (!\ID|OP [2] & !\ID|OP [0]))

	.dataa(gnd),
	.datab(\ID|OP [1]),
	.datac(\ID|OP [2]),
	.datad(\ID|OP [0]),
	.cin(gnd),
	.combout(\ctrl_unit|alu_rnum_dst[2]~10_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|alu_rnum_dst[2]~10 .lut_mask = 16'h0003;
defparam \ctrl_unit|alu_rnum_dst[2]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y24_N18
cycloneive_lcell_comb \ctrl_unit|alu_rnum_dst[2]~36 (
// Equation(s):
// \ctrl_unit|alu_rnum_dst[2]~36_combout  = (!\ID|OP [4] & ((\ID|OP [3] & ((\ctrl_unit|alu_rnum_dst[2]~10_combout ))) # (!\ID|OP [3] & (\ctrl_unit|alu_rnum_dst[2]~9_combout ))))

	.dataa(\ID|OP [3]),
	.datab(\ID|OP [4]),
	.datac(\ctrl_unit|alu_rnum_dst[2]~9_combout ),
	.datad(\ctrl_unit|alu_rnum_dst[2]~10_combout ),
	.cin(gnd),
	.combout(\ctrl_unit|alu_rnum_dst[2]~36_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|alu_rnum_dst[2]~36 .lut_mask = 16'h3210;
defparam \ctrl_unit|alu_rnum_dst[2]~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y27_N12
cycloneive_lcell_comb \ctrl_unit|alu_rnum_dst[2]~14 (
// Equation(s):
// \ctrl_unit|alu_rnum_dst[2]~14_combout  = (\ID|OP [4]) # ((\ID|OP [3]) # (\ID|OP [2] $ (\ID|OP [1])))

	.dataa(\ID|OP [4]),
	.datab(\ID|OP [3]),
	.datac(\ID|OP [2]),
	.datad(\ID|OP [1]),
	.cin(gnd),
	.combout(\ctrl_unit|alu_rnum_dst[2]~14_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|alu_rnum_dst[2]~14 .lut_mask = 16'hEFFE;
defparam \ctrl_unit|alu_rnum_dst[2]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y24_N0
cycloneive_lcell_comb \ctrl_unit|alu_rnum_dst[2]~18 (
// Equation(s):
// \ctrl_unit|alu_rnum_dst[2]~18_combout  = (\ctrl_unit|cpucycle [0] & (!\ctrl_unit|alu_rnum_dst[2]~36_combout  & ((\ID|OP [0]) # (\ctrl_unit|alu_rnum_dst[2]~14_combout )))) # (!\ctrl_unit|cpucycle [0] & (\ID|OP [0]))

	.dataa(\ID|OP [0]),
	.datab(\ctrl_unit|alu_rnum_dst[2]~36_combout ),
	.datac(\ctrl_unit|cpucycle [0]),
	.datad(\ctrl_unit|alu_rnum_dst[2]~14_combout ),
	.cin(gnd),
	.combout(\ctrl_unit|alu_rnum_dst[2]~18_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|alu_rnum_dst[2]~18 .lut_mask = 16'h3A2A;
defparam \ctrl_unit|alu_rnum_dst[2]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y24_N26
cycloneive_lcell_comb \ctrl_unit|alu_rnum_dst[2]~17 (
// Equation(s):
// \ctrl_unit|alu_rnum_dst[2]~17_combout  = (\ctrl_unit|cpucycle [0] & (!\ID|OP [0] & (!\ctrl_unit|alu_rnum_dst[2]~36_combout ))) # (!\ctrl_unit|cpucycle [0] & (((\ID|OP [5]))))

	.dataa(\ID|OP [0]),
	.datab(\ctrl_unit|alu_rnum_dst[2]~36_combout ),
	.datac(\ctrl_unit|cpucycle [0]),
	.datad(\ID|OP [5]),
	.cin(gnd),
	.combout(\ctrl_unit|alu_rnum_dst[2]~17_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|alu_rnum_dst[2]~17 .lut_mask = 16'h1F10;
defparam \ctrl_unit|alu_rnum_dst[2]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y27_N0
cycloneive_lcell_comb \ctrl_unit|Mux27~0 (
// Equation(s):
// \ctrl_unit|Mux27~0_combout  = (\ctrl_unit|alu_op[1]~6_combout  & ((\ctrl_unit|alu_op[1]~25_combout  & ((\ctrl_unit|Add4~4_combout ))) # (!\ctrl_unit|alu_op[1]~25_combout  & (\ctrl_unit|Add5~4_combout ))))

	.dataa(\ctrl_unit|alu_op[1]~25_combout ),
	.datab(\ctrl_unit|Add5~4_combout ),
	.datac(\ctrl_unit|alu_op[1]~6_combout ),
	.datad(\ctrl_unit|Add4~4_combout ),
	.cin(gnd),
	.combout(\ctrl_unit|Mux27~0_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|Mux27~0 .lut_mask = 16'hE040;
defparam \ctrl_unit|Mux27~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y27_N1
dffeas \ctrl_unit|alu_op[3] (
	.clk(\Clock~clkctrl_outclk ),
	.d(\ctrl_unit|Mux27~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ctrl_unit|alu_op[3]~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ctrl_unit|alu_op [3]),
	.prn(vcc));
// synopsys translate_off
defparam \ctrl_unit|alu_op[3] .is_wysiwyg = "true";
defparam \ctrl_unit|alu_op[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y26_N8
cycloneive_lcell_comb \ctrl_unit|Mux24~0 (
// Equation(s):
// \ctrl_unit|Mux24~0_combout  = (\ID|OP [5] & (((\ID|WB~q )))) # (!\ID|OP [5] & ((\ctrl_unit|cpucycle [0] & (\ID|SRCCON [0])) # (!\ctrl_unit|cpucycle [0] & ((\ID|WB~q )))))

	.dataa(\ID|OP [5]),
	.datab(\ID|SRCCON [0]),
	.datac(\ctrl_unit|cpucycle [0]),
	.datad(\ID|WB~q ),
	.cin(gnd),
	.combout(\ctrl_unit|Mux24~0_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|Mux24~0 .lut_mask = 16'hEF40;
defparam \ctrl_unit|Mux24~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y24_N12
cycloneive_lcell_comb \ctrl_unit|alu_rnum_src[0]~6 (
// Equation(s):
// \ctrl_unit|alu_rnum_src[0]~6_combout  = (\ID|OP [2] & ((\ID|OP [3]) # (\ID|OP [0] $ (\ID|OP [1])))) # (!\ID|OP [2] & (\ID|OP [3] & ((\ID|OP [0]) # (\ID|OP [1]))))

	.dataa(\ID|OP [2]),
	.datab(\ID|OP [3]),
	.datac(\ID|OP [0]),
	.datad(\ID|OP [1]),
	.cin(gnd),
	.combout(\ctrl_unit|alu_rnum_src[0]~6_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|alu_rnum_src[0]~6 .lut_mask = 16'hCEE8;
defparam \ctrl_unit|alu_rnum_src[0]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y24_N4
cycloneive_lcell_comb \ctrl_unit|alu_rnum_src[0]~16 (
// Equation(s):
// \ctrl_unit|alu_rnum_src[0]~16_combout  = (\ID|OP [4] & (\ctrl_unit|alu_rnum_src[0]~6_combout )) # (!\ID|OP [4] & (((!\ID|OP [5] & \ctrl_unit|alu_rnum_src[0]~5_combout ))))

	.dataa(\ctrl_unit|alu_rnum_src[0]~6_combout ),
	.datab(\ID|OP [5]),
	.datac(\ID|OP [4]),
	.datad(\ctrl_unit|alu_rnum_src[0]~5_combout ),
	.cin(gnd),
	.combout(\ctrl_unit|alu_rnum_src[0]~16_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|alu_rnum_src[0]~16 .lut_mask = 16'hA3A0;
defparam \ctrl_unit|alu_rnum_src[0]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y24_N18
cycloneive_lcell_comb \ctrl_unit|alu_rnum_src[0]~7 (
// Equation(s):
// \ctrl_unit|alu_rnum_src[0]~7_combout  = (\ctrl_unit|alu_rnum_src[0]~16_combout ) # ((\ID|OP [5] & ((!\ID|PRPO~q ) # (!\ctrl_unit|addr_rnum_src[0]~2_combout ))))

	.dataa(\ctrl_unit|addr_rnum_src[0]~2_combout ),
	.datab(\ID|OP [5]),
	.datac(\ctrl_unit|alu_rnum_src[0]~16_combout ),
	.datad(\ID|PRPO~q ),
	.cin(gnd),
	.combout(\ctrl_unit|alu_rnum_src[0]~7_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|alu_rnum_src[0]~7 .lut_mask = 16'hF4FC;
defparam \ctrl_unit|alu_rnum_src[0]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y26_N0
cycloneive_lcell_comb \ctrl_unit|alu_rnum_dst[2]~16 (
// Equation(s):
// \ctrl_unit|alu_rnum_dst[2]~16_combout  = (\ctrl_unit|cpucycle [0] & !\ctrl_unit|cpucycle [1])

	.dataa(gnd),
	.datab(\ctrl_unit|cpucycle [0]),
	.datac(gnd),
	.datad(\ctrl_unit|cpucycle [1]),
	.cin(gnd),
	.combout(\ctrl_unit|alu_rnum_dst[2]~16_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|alu_rnum_dst[2]~16 .lut_mask = 16'h00CC;
defparam \ctrl_unit|alu_rnum_dst[2]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y26_N14
cycloneive_lcell_comb \ctrl_unit|alu_rnum_src[0]~4 (
// Equation(s):
// \ctrl_unit|alu_rnum_src[0]~4_combout  = (!\ctrl_unit|cpucycle [0] & (((\ctrl_unit|cpucycle [1]) # (!\ctrl_unit|addr_rnum_src[0]~1_combout )) # (!\ctrl_unit|Selector23~4_combout )))

	.dataa(\ctrl_unit|Selector23~4_combout ),
	.datab(\ctrl_unit|cpucycle [0]),
	.datac(\ctrl_unit|addr_rnum_src[0]~1_combout ),
	.datad(\ctrl_unit|cpucycle [1]),
	.cin(gnd),
	.combout(\ctrl_unit|alu_rnum_src[0]~4_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|alu_rnum_src[0]~4 .lut_mask = 16'h3313;
defparam \ctrl_unit|alu_rnum_src[0]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y26_N22
cycloneive_lcell_comb \ctrl_unit|alu_rnum_src[0]~8 (
// Equation(s):
// \ctrl_unit|alu_rnum_src[0]~8_combout  = (\ctrl_unit|data_bus_ctrl~20_combout  & (!\ctrl_unit|alu_rnum_src[0]~4_combout  & ((!\ctrl_unit|alu_rnum_dst[2]~16_combout ) # (!\ctrl_unit|alu_rnum_src[0]~7_combout ))))

	.dataa(\ctrl_unit|alu_rnum_src[0]~7_combout ),
	.datab(\ctrl_unit|alu_rnum_dst[2]~16_combout ),
	.datac(\ctrl_unit|data_bus_ctrl~20_combout ),
	.datad(\ctrl_unit|alu_rnum_src[0]~4_combout ),
	.cin(gnd),
	.combout(\ctrl_unit|alu_rnum_src[0]~8_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|alu_rnum_src[0]~8 .lut_mask = 16'h0070;
defparam \ctrl_unit|alu_rnum_src[0]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y22_N1
dffeas \ctrl_unit|alu_rnum_src[0] (
	.clk(\Clock~clkctrl_outclk ),
	.d(gnd),
	.asdata(\ctrl_unit|Mux24~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\ctrl_unit|cpucycle [1]),
	.sload(vcc),
	.ena(\ctrl_unit|alu_rnum_src[0]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ctrl_unit|alu_rnum_src [0]),
	.prn(vcc));
// synopsys translate_off
defparam \ctrl_unit|alu_rnum_src[0] .is_wysiwyg = "true";
defparam \ctrl_unit|alu_rnum_src[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y22_N12
cycloneive_lcell_comb \reg_file[15][6]~feeder (
// Equation(s):
// \reg_file[15][6]~feeder_combout  = \reg_file~19_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\reg_file~19_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg_file[15][6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file[15][6]~feeder .lut_mask = 16'hF0F0;
defparam \reg_file[15][6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y22_N13
dffeas \reg_file[15][6] (
	.clk(!\Clock~clkctrl_outclk ),
	.d(\reg_file[15][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file[15][0]~55_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file[15][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file[15][6] .is_wysiwyg = "true";
defparam \reg_file[15][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y26_N10
cycloneive_lcell_comb \ctrl_unit|Mux6~3 (
// Equation(s):
// \ctrl_unit|Mux6~3_combout  = (!\ID|OP [2] & ((!\ID|OP [0]) # (!\ID|OP [1])))

	.dataa(gnd),
	.datab(\ID|OP [2]),
	.datac(\ID|OP [1]),
	.datad(\ID|OP [0]),
	.cin(gnd),
	.combout(\ctrl_unit|Mux6~3_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|Mux6~3 .lut_mask = 16'h0333;
defparam \ctrl_unit|Mux6~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y27_N30
cycloneive_lcell_comb \ctrl_unit|Selector39~14 (
// Equation(s):
// \ctrl_unit|Selector39~14_combout  = (\ID|OP [5]) # ((\ID|OP [4] & !\ctrl_unit|Mux6~3_combout ))

	.dataa(gnd),
	.datab(\ID|OP [5]),
	.datac(\ID|OP [4]),
	.datad(\ctrl_unit|Mux6~3_combout ),
	.cin(gnd),
	.combout(\ctrl_unit|Selector39~14_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|Selector39~14 .lut_mask = 16'hCCFC;
defparam \ctrl_unit|Selector39~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y28_N20
cycloneive_lcell_comb \ctrl_unit|Selector39~15 (
// Equation(s):
// \ctrl_unit|Selector39~15_combout  = (\ctrl_unit|dbus_rnum_dst [4] & ((\ctrl_unit|Selector39~14_combout ) # ((\ctrl_unit|Selector39~10_combout  & \ctrl_unit|Selector28~1_combout ))))

	.dataa(\ctrl_unit|Selector39~10_combout ),
	.datab(\ctrl_unit|dbus_rnum_dst [4]),
	.datac(\ctrl_unit|Selector39~14_combout ),
	.datad(\ctrl_unit|Selector28~1_combout ),
	.cin(gnd),
	.combout(\ctrl_unit|Selector39~15_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|Selector39~15 .lut_mask = 16'hC8C0;
defparam \ctrl_unit|Selector39~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y28_N4
cycloneive_lcell_comb \ctrl_unit|Selector39~16 (
// Equation(s):
// \ctrl_unit|Selector39~16_combout  = (\ctrl_unit|Selector34~0_combout  & (\ctrl_unit|cex_code_ctrl|result~combout )) # (!\ctrl_unit|Selector34~0_combout  & (((\ID|OP [0] & \ctrl_unit|alu_op[1]~4_combout ))))

	.dataa(\ctrl_unit|Selector34~0_combout ),
	.datab(\ctrl_unit|cex_code_ctrl|result~combout ),
	.datac(\ID|OP [0]),
	.datad(\ctrl_unit|alu_op[1]~4_combout ),
	.cin(gnd),
	.combout(\ctrl_unit|Selector39~16_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|Selector39~16 .lut_mask = 16'hD888;
defparam \ctrl_unit|Selector39~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y28_N22
cycloneive_lcell_comb \ctrl_unit|Selector39~17 (
// Equation(s):
// \ctrl_unit|Selector39~17_combout  = (\ID|OP [4] & ((\ID|OP [5] $ (\ctrl_unit|Selector34~0_combout )))) # (!\ID|OP [4] & ((\ctrl_unit|Selector39~16_combout ) # ((\ID|OP [5] & \ctrl_unit|Selector34~0_combout ))))

	.dataa(\ctrl_unit|Selector39~16_combout ),
	.datab(\ID|OP [4]),
	.datac(\ID|OP [5]),
	.datad(\ctrl_unit|Selector34~0_combout ),
	.cin(gnd),
	.combout(\ctrl_unit|Selector39~17_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|Selector39~17 .lut_mask = 16'h3EE2;
defparam \ctrl_unit|Selector39~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y28_N6
cycloneive_lcell_comb \ctrl_unit|Selector39~23 (
// Equation(s):
// \ctrl_unit|Selector39~23_combout  = (\ctrl_unit|dbus_rnum_dst [4] & ((\ID|OP [2] & (!\ctrl_unit|Selector39~17_combout  & !\ID|OP [1])) # (!\ID|OP [2] & (\ctrl_unit|Selector39~17_combout  $ (\ID|OP [1])))))

	.dataa(\ID|OP [2]),
	.datab(\ctrl_unit|Selector39~17_combout ),
	.datac(\ID|OP [1]),
	.datad(\ctrl_unit|dbus_rnum_dst [4]),
	.cin(gnd),
	.combout(\ctrl_unit|Selector39~23_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|Selector39~23 .lut_mask = 16'h1600;
defparam \ctrl_unit|Selector39~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y28_N12
cycloneive_lcell_comb \ctrl_unit|Selector39~25 (
// Equation(s):
// \ctrl_unit|Selector39~25_combout  = (\ID|OP [5] & (((\ID|OP [0]) # (\ID|OP [4])))) # (!\ID|OP [5] & ((\ID|OP [4] & ((!\ID|OP [0]))) # (!\ID|OP [4] & (!\ctrl_unit|cex_code_ctrl|result~combout ))))

	.dataa(\ctrl_unit|cex_code_ctrl|result~combout ),
	.datab(\ID|OP [0]),
	.datac(\ID|OP [5]),
	.datad(\ID|OP [4]),
	.cin(gnd),
	.combout(\ctrl_unit|Selector39~25_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|Selector39~25 .lut_mask = 16'hF3C5;
defparam \ctrl_unit|Selector39~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y28_N26
cycloneive_lcell_comb \ctrl_unit|Selector39~26 (
// Equation(s):
// \ctrl_unit|Selector39~26_combout  = (\ctrl_unit|Selector39~25_combout  & ((\ctrl_unit|dbus_rnum_dst [4]) # ((\ID|OP [4] & !\ID|OP [5]))))

	.dataa(\ctrl_unit|Selector39~25_combout ),
	.datab(\ID|OP [4]),
	.datac(\ID|OP [5]),
	.datad(\ctrl_unit|dbus_rnum_dst [4]),
	.cin(gnd),
	.combout(\ctrl_unit|Selector39~26_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|Selector39~26 .lut_mask = 16'hAA08;
defparam \ctrl_unit|Selector39~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y28_N0
cycloneive_lcell_comb \ctrl_unit|Selector39~24 (
// Equation(s):
// \ctrl_unit|Selector39~24_combout  = (\ctrl_unit|Selector39~23_combout ) # ((\ID|OP [1] & (\ID|OP [2] & \ctrl_unit|Selector39~26_combout )))

	.dataa(\ctrl_unit|Selector39~23_combout ),
	.datab(\ID|OP [1]),
	.datac(\ID|OP [2]),
	.datad(\ctrl_unit|Selector39~26_combout ),
	.cin(gnd),
	.combout(\ctrl_unit|Selector39~24_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|Selector39~24 .lut_mask = 16'hEAAA;
defparam \ctrl_unit|Selector39~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y28_N16
cycloneive_lcell_comb \ctrl_unit|Selector39~18 (
// Equation(s):
// \ctrl_unit|Selector39~18_combout  = (\ctrl_unit|cpucycle [0] & ((\ID|OP [3] & (\ctrl_unit|Selector39~15_combout )) # (!\ID|OP [3] & ((\ctrl_unit|Selector39~24_combout ))))) # (!\ctrl_unit|cpucycle [0] & (((\ID|OP [3]))))

	.dataa(\ctrl_unit|cpucycle [0]),
	.datab(\ctrl_unit|Selector39~15_combout ),
	.datac(\ctrl_unit|Selector39~24_combout ),
	.datad(\ID|OP [3]),
	.cin(gnd),
	.combout(\ctrl_unit|Selector39~18_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|Selector39~18 .lut_mask = 16'hDDA0;
defparam \ctrl_unit|Selector39~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y27_N30
cycloneive_lcell_comb \ctrl_unit|Selector39~12 (
// Equation(s):
// \ctrl_unit|Selector39~12_combout  = (!\ID|OP [0] & !\ID|OP [5])

	.dataa(gnd),
	.datab(gnd),
	.datac(\ID|OP [0]),
	.datad(\ID|OP [5]),
	.cin(gnd),
	.combout(\ctrl_unit|Selector39~12_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|Selector39~12 .lut_mask = 16'h000F;
defparam \ctrl_unit|Selector39~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y28_N10
cycloneive_lcell_comb \ctrl_unit|Selector39~13 (
// Equation(s):
// \ctrl_unit|Selector39~13_combout  = (\ID|OP [2] & (((!\ctrl_unit|Selector39~12_combout )) # (!\ID|OP [4]))) # (!\ID|OP [2] & ((\ID|OP [4]) # ((\ctrl_unit|Selector39~11_combout ))))

	.dataa(\ID|OP [2]),
	.datab(\ID|OP [4]),
	.datac(\ctrl_unit|Selector39~11_combout ),
	.datad(\ctrl_unit|Selector39~12_combout ),
	.cin(gnd),
	.combout(\ctrl_unit|Selector39~13_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|Selector39~13 .lut_mask = 16'h76FE;
defparam \ctrl_unit|Selector39~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y28_N8
cycloneive_lcell_comb \ctrl_unit|Selector39~22 (
// Equation(s):
// \ctrl_unit|Selector39~22_combout  = (\ctrl_unit|Selector39~13_combout ) # (\ID|OP [1] $ (\ID|OP [2]))

	.dataa(gnd),
	.datab(\ctrl_unit|Selector39~13_combout ),
	.datac(\ID|OP [1]),
	.datad(\ID|OP [2]),
	.cin(gnd),
	.combout(\ctrl_unit|Selector39~22_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|Selector39~22 .lut_mask = 16'hCFFC;
defparam \ctrl_unit|Selector39~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y28_N28
cycloneive_lcell_comb \ctrl_unit|Selector39~19 (
// Equation(s):
// \ctrl_unit|Selector39~19_combout  = (\ctrl_unit|cpucycle [0] & (\ctrl_unit|Selector39~18_combout )) # (!\ctrl_unit|cpucycle [0] & (\ctrl_unit|dbus_rnum_dst [4] & ((\ctrl_unit|Selector39~18_combout ) # (\ctrl_unit|Selector39~22_combout ))))

	.dataa(\ctrl_unit|Selector39~18_combout ),
	.datab(\ctrl_unit|Selector39~22_combout ),
	.datac(\ctrl_unit|dbus_rnum_dst [4]),
	.datad(\ctrl_unit|cpucycle [0]),
	.cin(gnd),
	.combout(\ctrl_unit|Selector39~19_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|Selector39~19 .lut_mask = 16'hAAE0;
defparam \ctrl_unit|Selector39~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y28_N29
dffeas \ctrl_unit|dbus_rnum_dst[4] (
	.clk(\Clock~clkctrl_outclk ),
	.d(\ctrl_unit|Selector39~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\ctrl_unit|cpucycle [2]),
	.sload(gnd),
	.ena(\ctrl_unit|dbus_rnum_dst[1]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ctrl_unit|dbus_rnum_dst [4]),
	.prn(vcc));
// synopsys translate_off
defparam \ctrl_unit|dbus_rnum_dst[4] .is_wysiwyg = "true";
defparam \ctrl_unit|dbus_rnum_dst[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y20_N22
cycloneive_lcell_comb \Decoder0~4 (
// Equation(s):
// \Decoder0~4_combout  = (!\ctrl_unit|dbus_rnum_dst [2] & (\ctrl_unit|dbus_rnum_dst [0] & (\ctrl_unit|dbus_rnum_dst [1] & !\ctrl_unit|dbus_rnum_dst [4])))

	.dataa(\ctrl_unit|dbus_rnum_dst [2]),
	.datab(\ctrl_unit|dbus_rnum_dst [0]),
	.datac(\ctrl_unit|dbus_rnum_dst [1]),
	.datad(\ctrl_unit|dbus_rnum_dst [4]),
	.cin(gnd),
	.combout(\Decoder0~4_combout ),
	.cout());
// synopsys translate_off
defparam \Decoder0~4 .lut_mask = 16'h0040;
defparam \Decoder0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y20_N26
cycloneive_lcell_comb \reg_file[11][0]~48 (
// Equation(s):
// \reg_file[11][0]~48_combout  = (\Decoder0~4_combout  & \reg_file[12][0]~40_combout )

	.dataa(gnd),
	.datab(\Decoder0~4_combout ),
	.datac(\reg_file[12][0]~40_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg_file[11][0]~48_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file[11][0]~48 .lut_mask = 16'hC0C0;
defparam \reg_file[11][0]~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y19_N15
dffeas \reg_file[11][6] (
	.clk(!\Clock~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg_file~19_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file[11][0]~48_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file[11][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file[11][6] .is_wysiwyg = "true";
defparam \reg_file[11][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y22_N10
cycloneive_lcell_comb \ctrl_unit|alu_rnum_src[2]~9 (
// Equation(s):
// \ctrl_unit|alu_rnum_src[2]~9_combout  = (\ID|OP [5] & (\ctrl_unit|addr_rnum_src[0]~0_combout  & (!\ID|OP [2] & \ctrl_unit|Selector48~0_combout ))) # (!\ID|OP [5] & (((\ID|OP [2]))))

	.dataa(\ID|OP [5]),
	.datab(\ctrl_unit|addr_rnum_src[0]~0_combout ),
	.datac(\ID|OP [2]),
	.datad(\ctrl_unit|Selector48~0_combout ),
	.cin(gnd),
	.combout(\ctrl_unit|alu_rnum_src[2]~9_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|alu_rnum_src[2]~9 .lut_mask = 16'h5850;
defparam \ctrl_unit|alu_rnum_src[2]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y22_N24
cycloneive_lcell_comb \ctrl_unit|alu_rnum_src[2]~10 (
// Equation(s):
// \ctrl_unit|alu_rnum_src[2]~10_combout  = (\ctrl_unit|alu_rnum_src[2]~9_combout  & ((\ctrl_unit|Selector49~0_combout ) # ((\ID|OP [5])))) # (!\ctrl_unit|alu_rnum_src[2]~9_combout  & (((\ctrl_unit|Selector49~1_combout  & !\ID|OP [5]))))

	.dataa(\ctrl_unit|Selector49~0_combout ),
	.datab(\ctrl_unit|alu_rnum_src[2]~9_combout ),
	.datac(\ctrl_unit|Selector49~1_combout ),
	.datad(\ID|OP [5]),
	.cin(gnd),
	.combout(\ctrl_unit|alu_rnum_src[2]~10_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|alu_rnum_src[2]~10 .lut_mask = 16'hCCB8;
defparam \ctrl_unit|alu_rnum_src[2]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y22_N26
cycloneive_lcell_comb \ctrl_unit|alu_rnum_src[2]~11 (
// Equation(s):
// \ctrl_unit|alu_rnum_src[2]~11_combout  = (\ctrl_unit|cpucycle [0] & (!\ID|OP [5] & ((\ID|SRCCON [2])))) # (!\ctrl_unit|cpucycle [0] & (((\ctrl_unit|Selector33~2_combout ))))

	.dataa(\ctrl_unit|cpucycle [0]),
	.datab(\ID|OP [5]),
	.datac(\ctrl_unit|Selector33~2_combout ),
	.datad(\ID|SRCCON [2]),
	.cin(gnd),
	.combout(\ctrl_unit|alu_rnum_src[2]~11_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|alu_rnum_src[2]~11 .lut_mask = 16'h7250;
defparam \ctrl_unit|alu_rnum_src[2]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y22_N0
cycloneive_lcell_comb \ctrl_unit|alu_rnum_src[2]~12 (
// Equation(s):
// \ctrl_unit|alu_rnum_src[2]~12_combout  = (\ctrl_unit|cpucycle [0] & ((\ctrl_unit|alu_rnum_src[2]~10_combout  & (\ctrl_unit|alu_rnum_src[2]~11_combout )) # (!\ctrl_unit|alu_rnum_src[2]~10_combout  & ((\ctrl_unit|alu_rnum_src [2]))))) # 
// (!\ctrl_unit|cpucycle [0] & (((\ctrl_unit|alu_rnum_src[2]~11_combout  & \ctrl_unit|alu_rnum_src [2]))))

	.dataa(\ctrl_unit|alu_rnum_src[2]~10_combout ),
	.datab(\ctrl_unit|alu_rnum_src[2]~11_combout ),
	.datac(\ctrl_unit|alu_rnum_src [2]),
	.datad(\ctrl_unit|cpucycle [0]),
	.cin(gnd),
	.combout(\ctrl_unit|alu_rnum_src[2]~12_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|alu_rnum_src[2]~12 .lut_mask = 16'hD8C0;
defparam \ctrl_unit|alu_rnum_src[2]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y22_N1
dffeas \ctrl_unit|alu_rnum_src[2] (
	.clk(\Clock~clkctrl_outclk ),
	.d(\ctrl_unit|alu_rnum_src[2]~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\ctrl_unit|cpucycle [2]),
	.sload(gnd),
	.ena(\ctrl_unit|dbus_rnum_dst[1]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ctrl_unit|alu_rnum_src [2]),
	.prn(vcc));
// synopsys translate_off
defparam \ctrl_unit|alu_rnum_src[2] .is_wysiwyg = "true";
defparam \ctrl_unit|alu_rnum_src[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y20_N8
cycloneive_lcell_comb \Decoder0~2 (
// Equation(s):
// \Decoder0~2_combout  = (\ctrl_unit|dbus_rnum_dst [2] & (!\ctrl_unit|dbus_rnum_dst [0] & (\ctrl_unit|dbus_rnum_dst [1] & !\ctrl_unit|dbus_rnum_dst [4])))

	.dataa(\ctrl_unit|dbus_rnum_dst [2]),
	.datab(\ctrl_unit|dbus_rnum_dst [0]),
	.datac(\ctrl_unit|dbus_rnum_dst [1]),
	.datad(\ctrl_unit|dbus_rnum_dst [4]),
	.cin(gnd),
	.combout(\Decoder0~2_combout ),
	.cout());
// synopsys translate_off
defparam \Decoder0~2 .lut_mask = 16'h0020;
defparam \Decoder0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y20_N16
cycloneive_lcell_comb \reg_file[14][0]~44 (
// Equation(s):
// \reg_file[14][0]~44_combout  = (\reg_file[12][0]~40_combout  & \Decoder0~2_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\reg_file[12][0]~40_combout ),
	.datad(\Decoder0~2_combout ),
	.cin(gnd),
	.combout(\reg_file[14][0]~44_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file[14][0]~44 .lut_mask = 16'hF000;
defparam \reg_file[14][0]~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y20_N7
dffeas \reg_file[14][6] (
	.clk(!\Clock~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg_file~19_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file[14][0]~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file[14][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file[14][6] .is_wysiwyg = "true";
defparam \reg_file[14][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y20_N6
cycloneive_lcell_comb \Decoder0~6 (
// Equation(s):
// \Decoder0~6_combout  = (!\ctrl_unit|dbus_rnum_dst [2] & (!\ctrl_unit|dbus_rnum_dst [0] & (\ctrl_unit|dbus_rnum_dst [1] & !\ctrl_unit|dbus_rnum_dst [4])))

	.dataa(\ctrl_unit|dbus_rnum_dst [2]),
	.datab(\ctrl_unit|dbus_rnum_dst [0]),
	.datac(\ctrl_unit|dbus_rnum_dst [1]),
	.datad(\ctrl_unit|dbus_rnum_dst [4]),
	.cin(gnd),
	.combout(\Decoder0~6_combout ),
	.cout());
// synopsys translate_off
defparam \Decoder0~6 .lut_mask = 16'h0010;
defparam \Decoder0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y20_N4
cycloneive_lcell_comb \reg_file[10][0]~52 (
// Equation(s):
// \reg_file[10][0]~52_combout  = (\reg_file[12][0]~40_combout  & \Decoder0~6_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\reg_file[12][0]~40_combout ),
	.datad(\Decoder0~6_combout ),
	.cin(gnd),
	.combout(\reg_file[10][0]~52_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file[10][0]~52 .lut_mask = 16'hF000;
defparam \reg_file[10][0]~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y19_N13
dffeas \reg_file[10][6] (
	.clk(!\Clock~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg_file~19_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file[10][0]~52_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file[10][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file[10][6] .is_wysiwyg = "true";
defparam \reg_file[10][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y19_N12
cycloneive_lcell_comb \s_bus[6]~73 (
// Equation(s):
// \s_bus[6]~73_combout  = (\ctrl_unit|alu_rnum_src [2] & ((\reg_file[14][6]~q ) # ((\ctrl_unit|alu_rnum_src [0])))) # (!\ctrl_unit|alu_rnum_src [2] & (((\reg_file[10][6]~q  & !\ctrl_unit|alu_rnum_src [0]))))

	.dataa(\ctrl_unit|alu_rnum_src [2]),
	.datab(\reg_file[14][6]~q ),
	.datac(\reg_file[10][6]~q ),
	.datad(\ctrl_unit|alu_rnum_src [0]),
	.cin(gnd),
	.combout(\s_bus[6]~73_combout ),
	.cout());
// synopsys translate_off
defparam \s_bus[6]~73 .lut_mask = 16'hAAD8;
defparam \s_bus[6]~73 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y19_N14
cycloneive_lcell_comb \s_bus[6]~74 (
// Equation(s):
// \s_bus[6]~74_combout  = (\ctrl_unit|alu_rnum_src [0] & ((\s_bus[6]~73_combout  & (\reg_file[15][6]~q )) # (!\s_bus[6]~73_combout  & ((\reg_file[11][6]~q ))))) # (!\ctrl_unit|alu_rnum_src [0] & (((\s_bus[6]~73_combout ))))

	.dataa(\ctrl_unit|alu_rnum_src [0]),
	.datab(\reg_file[15][6]~q ),
	.datac(\reg_file[11][6]~q ),
	.datad(\s_bus[6]~73_combout ),
	.cin(gnd),
	.combout(\s_bus[6]~74_combout ),
	.cout());
// synopsys translate_off
defparam \s_bus[6]~74 .lut_mask = 16'hDDA0;
defparam \s_bus[6]~74 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y20_N6
cycloneive_lcell_comb \reg_file[7][7]~7 (
// Equation(s):
// \reg_file[7][7]~7_combout  = (\Decoder0~0_combout  & \reg_file[7][7]~6_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Decoder0~0_combout ),
	.datad(\reg_file[7][7]~6_combout ),
	.cin(gnd),
	.combout(\reg_file[7][7]~7_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file[7][7]~7 .lut_mask = 16'hF000;
defparam \reg_file[7][7]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y23_N25
dffeas \reg_file[7][6] (
	.clk(!\Clock~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg_file~19_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file[7][7]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file[7][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file[7][6] .is_wysiwyg = "true";
defparam \reg_file[7][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y20_N2
cycloneive_lcell_comb \reg_file[6][0]~42 (
// Equation(s):
// \reg_file[6][0]~42_combout  = (\Decoder0~2_combout  & \reg_file[7][7]~6_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Decoder0~2_combout ),
	.datad(\reg_file[7][7]~6_combout ),
	.cin(gnd),
	.combout(\reg_file[6][0]~42_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file[6][0]~42 .lut_mask = 16'hF000;
defparam \reg_file[6][0]~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y22_N3
dffeas \reg_file[6][6] (
	.clk(!\Clock~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg_file~19_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file[6][0]~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file[6][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file[6][6] .is_wysiwyg = "true";
defparam \reg_file[6][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y22_N6
cycloneive_lcell_comb \reg_file[2][0]~50 (
// Equation(s):
// \reg_file[2][0]~50_combout  = (\reg_file[7][7]~6_combout  & \Decoder0~6_combout )

	.dataa(gnd),
	.datab(\reg_file[7][7]~6_combout ),
	.datac(gnd),
	.datad(\Decoder0~6_combout ),
	.cin(gnd),
	.combout(\reg_file[2][0]~50_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file[2][0]~50 .lut_mask = 16'hCC00;
defparam \reg_file[2][0]~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y22_N1
dffeas \reg_file[2][6] (
	.clk(!\Clock~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg_file~19_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file[2][0]~50_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file[2][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file[2][6] .is_wysiwyg = "true";
defparam \reg_file[2][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y20_N12
cycloneive_lcell_comb \reg_file[3][0]~46 (
// Equation(s):
// \reg_file[3][0]~46_combout  = (\Decoder0~4_combout  & \reg_file[7][7]~6_combout )

	.dataa(\Decoder0~4_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\reg_file[7][7]~6_combout ),
	.cin(gnd),
	.combout(\reg_file[3][0]~46_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file[3][0]~46 .lut_mask = 16'hAA00;
defparam \reg_file[3][0]~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y23_N5
dffeas \reg_file[3][6] (
	.clk(!\Clock~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg_file~19_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file[3][0]~46_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file[3][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file[3][6] .is_wysiwyg = "true";
defparam \reg_file[3][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y22_N0
cycloneive_lcell_comb \s_bus[6]~66 (
// Equation(s):
// \s_bus[6]~66_combout  = (\ctrl_unit|alu_rnum_src [0] & ((\ctrl_unit|alu_rnum_src [2]) # ((\reg_file[3][6]~q )))) # (!\ctrl_unit|alu_rnum_src [0] & (!\ctrl_unit|alu_rnum_src [2] & (\reg_file[2][6]~q )))

	.dataa(\ctrl_unit|alu_rnum_src [0]),
	.datab(\ctrl_unit|alu_rnum_src [2]),
	.datac(\reg_file[2][6]~q ),
	.datad(\reg_file[3][6]~q ),
	.cin(gnd),
	.combout(\s_bus[6]~66_combout ),
	.cout());
// synopsys translate_off
defparam \s_bus[6]~66 .lut_mask = 16'hBA98;
defparam \s_bus[6]~66 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y22_N26
cycloneive_lcell_comb \s_bus[6]~67 (
// Equation(s):
// \s_bus[6]~67_combout  = (\ctrl_unit|alu_rnum_src [2] & ((\s_bus[6]~66_combout  & (\reg_file[7][6]~q )) # (!\s_bus[6]~66_combout  & ((\reg_file[6][6]~q ))))) # (!\ctrl_unit|alu_rnum_src [2] & (((\s_bus[6]~66_combout ))))

	.dataa(\reg_file[7][6]~q ),
	.datab(\reg_file[6][6]~q ),
	.datac(\ctrl_unit|alu_rnum_src [2]),
	.datad(\s_bus[6]~66_combout ),
	.cin(gnd),
	.combout(\s_bus[6]~67_combout ),
	.cout());
// synopsys translate_off
defparam \s_bus[6]~67 .lut_mask = 16'hAFC0;
defparam \s_bus[6]~67 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y23_N10
cycloneive_lcell_comb \ctrl_unit|alu_rnum_src[3]~2 (
// Equation(s):
// \ctrl_unit|alu_rnum_src[3]~2_combout  = (!\ctrl_unit|cpucycle [0] & ((\ctrl_unit|alu_rnum_src [3]) # ((\ctrl_unit|addr_rnum_src[0]~1_combout  & \ctrl_unit|Selector23~4_combout ))))

	.dataa(\ctrl_unit|alu_rnum_src [3]),
	.datab(\ctrl_unit|addr_rnum_src[0]~1_combout ),
	.datac(\ctrl_unit|Selector23~4_combout ),
	.datad(\ctrl_unit|cpucycle [0]),
	.cin(gnd),
	.combout(\ctrl_unit|alu_rnum_src[3]~2_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|alu_rnum_src[3]~2 .lut_mask = 16'h00EA;
defparam \ctrl_unit|alu_rnum_src[3]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y22_N20
cycloneive_lcell_comb \ctrl_unit|Selector48~1 (
// Equation(s):
// \ctrl_unit|Selector48~1_combout  = (\ID|OP [5] & (\ID|OP [2])) # (!\ID|OP [5] & ((\ID|OP [2] & ((\ctrl_unit|Selector49~0_combout ))) # (!\ID|OP [2] & (\ctrl_unit|Selector49~1_combout ))))

	.dataa(\ID|OP [5]),
	.datab(\ID|OP [2]),
	.datac(\ctrl_unit|Selector49~1_combout ),
	.datad(\ctrl_unit|Selector49~0_combout ),
	.cin(gnd),
	.combout(\ctrl_unit|Selector48~1_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|Selector48~1 .lut_mask = 16'hDC98;
defparam \ctrl_unit|Selector48~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y26_N12
cycloneive_lcell_comb \ID|RC~0 (
// Equation(s):
// \ID|RC~0_combout  = (!instr_reg[12] & (!instr_reg[15] & (instr_reg[14] & !instr_reg[13])))

	.dataa(instr_reg[12]),
	.datab(instr_reg[15]),
	.datac(instr_reg[14]),
	.datad(instr_reg[13]),
	.cin(gnd),
	.combout(\ID|RC~0_combout ),
	.cout());
// synopsys translate_off
defparam \ID|RC~0 .lut_mask = 16'h0010;
defparam \ID|RC~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y25_N0
cycloneive_lcell_comb \ID|Mux12~0 (
// Equation(s):
// \ID|Mux12~0_combout  = (instr_reg[10] & instr_reg[11])

	.dataa(gnd),
	.datab(instr_reg[10]),
	.datac(gnd),
	.datad(instr_reg[11]),
	.cin(gnd),
	.combout(\ID|Mux12~0_combout ),
	.cout());
// synopsys translate_off
defparam \ID|Mux12~0 .lut_mask = 16'hCC00;
defparam \ID|Mux12~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y26_N24
cycloneive_lcell_comb \ID|RC~1 (
// Equation(s):
// \ID|RC~1_combout  = (\ID|RC~0_combout  & ((\ID|Mux12~0_combout  & (\ID|RC~q )) # (!\ID|Mux12~0_combout  & ((instr_reg[7]))))) # (!\ID|RC~0_combout  & (((\ID|RC~q ))))

	.dataa(\ID|RC~0_combout ),
	.datab(\ID|Mux12~0_combout ),
	.datac(\ID|RC~q ),
	.datad(instr_reg[7]),
	.cin(gnd),
	.combout(\ID|RC~1_combout ),
	.cout());
// synopsys translate_off
defparam \ID|RC~1 .lut_mask = 16'hF2D0;
defparam \ID|RC~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y26_N25
dffeas \ID|RC (
	.clk(\ctrl_unit|enables[14]~clkctrl_outclk ),
	.d(\ID|RC~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ID|RC~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ID|RC .is_wysiwyg = "true";
defparam \ID|RC .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y22_N2
cycloneive_lcell_comb \ctrl_unit|Selector48~2 (
// Equation(s):
// \ctrl_unit|Selector48~2_combout  = (\ID|OP [5] & (((\ctrl_unit|addr_rnum_src[0]~0_combout  & \ctrl_unit|Selector48~0_combout )))) # (!\ID|OP [5] & (\ID|RC~q ))

	.dataa(\ID|OP [5]),
	.datab(\ID|RC~q ),
	.datac(\ctrl_unit|addr_rnum_src[0]~0_combout ),
	.datad(\ctrl_unit|Selector48~0_combout ),
	.cin(gnd),
	.combout(\ctrl_unit|Selector48~2_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|Selector48~2 .lut_mask = 16'hE444;
defparam \ctrl_unit|Selector48~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y22_N12
cycloneive_lcell_comb \ctrl_unit|Selector48~3 (
// Equation(s):
// \ctrl_unit|Selector48~3_combout  = (\ctrl_unit|Selector48~1_combout  & ((\ID|OP [5] & ((\ctrl_unit|alu_rnum_src [3]))) # (!\ID|OP [5] & (\ctrl_unit|Selector48~2_combout )))) # (!\ctrl_unit|Selector48~1_combout  & ((\ctrl_unit|alu_rnum_src [3]) # 
// ((\ctrl_unit|Selector48~2_combout  & \ID|OP [5]))))

	.dataa(\ctrl_unit|Selector48~1_combout ),
	.datab(\ctrl_unit|Selector48~2_combout ),
	.datac(\ctrl_unit|alu_rnum_src [3]),
	.datad(\ID|OP [5]),
	.cin(gnd),
	.combout(\ctrl_unit|Selector48~3_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|Selector48~3 .lut_mask = 16'hF4D8;
defparam \ctrl_unit|Selector48~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y21_N10
cycloneive_lcell_comb \ctrl_unit|alu_rnum_src[3]~3 (
// Equation(s):
// \ctrl_unit|alu_rnum_src[3]~3_combout  = (\ctrl_unit|alu_rnum_src[3]~2_combout ) # (((\ctrl_unit|cpucycle [0] & \ctrl_unit|Selector48~3_combout )) # (!\ctrl_unit|cpucycle [2]))

	.dataa(\ctrl_unit|cpucycle [0]),
	.datab(\ctrl_unit|alu_rnum_src[3]~2_combout ),
	.datac(\ctrl_unit|Selector48~3_combout ),
	.datad(\ctrl_unit|cpucycle [2]),
	.cin(gnd),
	.combout(\ctrl_unit|alu_rnum_src[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|alu_rnum_src[3]~3 .lut_mask = 16'hECFF;
defparam \ctrl_unit|alu_rnum_src[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y21_N11
dffeas \ctrl_unit|alu_rnum_src[3] (
	.clk(\Clock~clkctrl_outclk ),
	.d(\ctrl_unit|alu_rnum_src[3]~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ctrl_unit|dbus_rnum_dst[1]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ctrl_unit|alu_rnum_src [3]),
	.prn(vcc));
// synopsys translate_off
defparam \ctrl_unit|alu_rnum_src[3] .is_wysiwyg = "true";
defparam \ctrl_unit|alu_rnum_src[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y20_N16
cycloneive_lcell_comb \Decoder0~7 (
// Equation(s):
// \Decoder0~7_combout  = (\ctrl_unit|dbus_rnum_dst [2] & (\ctrl_unit|dbus_rnum_dst [0] & (!\ctrl_unit|dbus_rnum_dst [1] & !\ctrl_unit|dbus_rnum_dst [4])))

	.dataa(\ctrl_unit|dbus_rnum_dst [2]),
	.datab(\ctrl_unit|dbus_rnum_dst [0]),
	.datac(\ctrl_unit|dbus_rnum_dst [1]),
	.datad(\ctrl_unit|dbus_rnum_dst [4]),
	.cin(gnd),
	.combout(\Decoder0~7_combout ),
	.cout());
// synopsys translate_off
defparam \Decoder0~7 .lut_mask = 16'h0008;
defparam \Decoder0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y20_N26
cycloneive_lcell_comb \reg_file[5][0]~54 (
// Equation(s):
// \reg_file[5][0]~54_combout  = (\Decoder0~7_combout  & \reg_file[7][7]~6_combout )

	.dataa(gnd),
	.datab(\Decoder0~7_combout ),
	.datac(gnd),
	.datad(\reg_file[7][7]~6_combout ),
	.cin(gnd),
	.combout(\reg_file[5][0]~54_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file[5][0]~54 .lut_mask = 16'hCC00;
defparam \reg_file[5][0]~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y20_N27
dffeas \reg_file[5][6] (
	.clk(!\Clock~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg_file~19_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file[5][0]~54_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file[5][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file[5][6] .is_wysiwyg = "true";
defparam \reg_file[5][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y23_N26
cycloneive_lcell_comb \reg_file[1][6]~feeder (
// Equation(s):
// \reg_file[1][6]~feeder_combout  = \reg_file~19_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\reg_file~19_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg_file[1][6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file[1][6]~feeder .lut_mask = 16'hF0F0;
defparam \reg_file[1][6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y20_N24
cycloneive_lcell_comb \Decoder0~3 (
// Equation(s):
// \Decoder0~3_combout  = (!\ctrl_unit|dbus_rnum_dst [2] & (\ctrl_unit|dbus_rnum_dst [0] & (!\ctrl_unit|dbus_rnum_dst [1] & !\ctrl_unit|dbus_rnum_dst [4])))

	.dataa(\ctrl_unit|dbus_rnum_dst [2]),
	.datab(\ctrl_unit|dbus_rnum_dst [0]),
	.datac(\ctrl_unit|dbus_rnum_dst [1]),
	.datad(\ctrl_unit|dbus_rnum_dst [4]),
	.cin(gnd),
	.combout(\Decoder0~3_combout ),
	.cout());
// synopsys translate_off
defparam \Decoder0~3 .lut_mask = 16'h0004;
defparam \Decoder0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y20_N18
cycloneive_lcell_comb \reg_file[1][0]~47 (
// Equation(s):
// \reg_file[1][0]~47_combout  = (\reg_file[7][7]~6_combout  & \Decoder0~3_combout )

	.dataa(\reg_file[7][7]~6_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\Decoder0~3_combout ),
	.cin(gnd),
	.combout(\reg_file[1][0]~47_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file[1][0]~47 .lut_mask = 16'hAA00;
defparam \reg_file[1][0]~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y23_N27
dffeas \reg_file[1][6] (
	.clk(!\Clock~clkctrl_outclk ),
	.d(\reg_file[1][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file[1][0]~47_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file[1][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file[1][6] .is_wysiwyg = "true";
defparam \reg_file[1][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y20_N4
cycloneive_lcell_comb \Decoder0~5 (
// Equation(s):
// \Decoder0~5_combout  = (!\ctrl_unit|dbus_rnum_dst [2] & (!\ctrl_unit|dbus_rnum_dst [0] & (!\ctrl_unit|dbus_rnum_dst [1] & !\ctrl_unit|dbus_rnum_dst [4])))

	.dataa(\ctrl_unit|dbus_rnum_dst [2]),
	.datab(\ctrl_unit|dbus_rnum_dst [0]),
	.datac(\ctrl_unit|dbus_rnum_dst [1]),
	.datad(\ctrl_unit|dbus_rnum_dst [4]),
	.cin(gnd),
	.combout(\Decoder0~5_combout ),
	.cout());
// synopsys translate_off
defparam \Decoder0~5 .lut_mask = 16'h0001;
defparam \Decoder0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y20_N2
cycloneive_lcell_comb \reg_file[0][0]~51 (
// Equation(s):
// \reg_file[0][0]~51_combout  = (\reg_file[7][7]~6_combout  & \Decoder0~5_combout )

	.dataa(\reg_file[7][7]~6_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\Decoder0~5_combout ),
	.cin(gnd),
	.combout(\reg_file[0][0]~51_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file[0][0]~51 .lut_mask = 16'hAA00;
defparam \reg_file[0][0]~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y23_N7
dffeas \reg_file[0][6] (
	.clk(!\Clock~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg_file~19_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file[0][0]~51_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file[0][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file[0][6] .is_wysiwyg = "true";
defparam \reg_file[0][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y23_N6
cycloneive_lcell_comb \s_bus[6]~70 (
// Equation(s):
// \s_bus[6]~70_combout  = (\ctrl_unit|alu_rnum_src [2] & (((\ctrl_unit|alu_rnum_src [0])))) # (!\ctrl_unit|alu_rnum_src [2] & ((\ctrl_unit|alu_rnum_src [0] & (\reg_file[1][6]~q )) # (!\ctrl_unit|alu_rnum_src [0] & ((\reg_file[0][6]~q )))))

	.dataa(\reg_file[1][6]~q ),
	.datab(\ctrl_unit|alu_rnum_src [2]),
	.datac(\reg_file[0][6]~q ),
	.datad(\ctrl_unit|alu_rnum_src [0]),
	.cin(gnd),
	.combout(\s_bus[6]~70_combout ),
	.cout());
// synopsys translate_off
defparam \s_bus[6]~70 .lut_mask = 16'hEE30;
defparam \s_bus[6]~70 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y20_N30
cycloneive_lcell_comb \reg_file[4][0]~43 (
// Equation(s):
// \reg_file[4][0]~43_combout  = (\Decoder0~1_combout  & \reg_file[7][7]~6_combout )

	.dataa(\Decoder0~1_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\reg_file[7][7]~6_combout ),
	.cin(gnd),
	.combout(\reg_file[4][0]~43_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file[4][0]~43 .lut_mask = 16'hAA00;
defparam \reg_file[4][0]~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y20_N13
dffeas \reg_file[4][6] (
	.clk(!\Clock~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg_file~19_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file[4][0]~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file[4][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file[4][6] .is_wysiwyg = "true";
defparam \reg_file[4][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y23_N14
cycloneive_lcell_comb \s_bus[6]~71 (
// Equation(s):
// \s_bus[6]~71_combout  = (\s_bus[6]~70_combout  & ((\reg_file[5][6]~q ) # ((!\ctrl_unit|alu_rnum_src [2])))) # (!\s_bus[6]~70_combout  & (((\ctrl_unit|alu_rnum_src [2] & \reg_file[4][6]~q ))))

	.dataa(\reg_file[5][6]~q ),
	.datab(\s_bus[6]~70_combout ),
	.datac(\ctrl_unit|alu_rnum_src [2]),
	.datad(\reg_file[4][6]~q ),
	.cin(gnd),
	.combout(\s_bus[6]~71_combout ),
	.cout());
// synopsys translate_off
defparam \s_bus[6]~71 .lut_mask = 16'hBC8C;
defparam \s_bus[6]~71 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y20_N20
cycloneive_lcell_comb \reg_file[9][0]~45 (
// Equation(s):
// \reg_file[9][0]~45_combout  = (\Decoder0~3_combout  & \reg_file[12][0]~40_combout )

	.dataa(gnd),
	.datab(\Decoder0~3_combout ),
	.datac(gnd),
	.datad(\reg_file[12][0]~40_combout ),
	.cin(gnd),
	.combout(\reg_file[9][0]~45_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file[9][0]~45 .lut_mask = 16'hCC00;
defparam \reg_file[9][0]~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y23_N29
dffeas \reg_file[9][6] (
	.clk(!\Clock~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg_file~19_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file[9][0]~45_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file[9][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file[9][6] .is_wysiwyg = "true";
defparam \reg_file[9][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y20_N22
cycloneive_lcell_comb \reg_file[13][0]~53 (
// Equation(s):
// \reg_file[13][0]~53_combout  = (\reg_file[12][0]~40_combout  & \Decoder0~7_combout )

	.dataa(gnd),
	.datab(\reg_file[12][0]~40_combout ),
	.datac(\Decoder0~7_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg_file[13][0]~53_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file[13][0]~53 .lut_mask = 16'hC0C0;
defparam \reg_file[13][0]~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y23_N31
dffeas \reg_file[13][6] (
	.clk(!\Clock~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg_file~19_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file[13][0]~53_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file[13][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file[13][6] .is_wysiwyg = "true";
defparam \reg_file[13][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y20_N0
cycloneive_lcell_comb \reg_file[12][0]~41 (
// Equation(s):
// \reg_file[12][0]~41_combout  = (\Decoder0~1_combout  & \reg_file[12][0]~40_combout )

	.dataa(\Decoder0~1_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\reg_file[12][0]~40_combout ),
	.cin(gnd),
	.combout(\reg_file[12][0]~41_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file[12][0]~41 .lut_mask = 16'hAA00;
defparam \reg_file[12][0]~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y23_N29
dffeas \reg_file[12][6] (
	.clk(!\Clock~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg_file~19_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file[12][0]~41_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file[12][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file[12][6] .is_wysiwyg = "true";
defparam \reg_file[12][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y20_N4
cycloneive_lcell_comb \reg_file[8][0]~49 (
// Equation(s):
// \reg_file[8][0]~49_combout  = (\Decoder0~5_combout  & \reg_file[12][0]~40_combout )

	.dataa(\Decoder0~5_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\reg_file[12][0]~40_combout ),
	.cin(gnd),
	.combout(\reg_file[8][0]~49_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file[8][0]~49 .lut_mask = 16'hAA00;
defparam \reg_file[8][0]~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y23_N27
dffeas \reg_file[8][6] (
	.clk(!\Clock~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg_file~19_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file[8][0]~49_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file[8][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file[8][6] .is_wysiwyg = "true";
defparam \reg_file[8][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y23_N26
cycloneive_lcell_comb \s_bus[6]~68 (
// Equation(s):
// \s_bus[6]~68_combout  = (\ctrl_unit|alu_rnum_src [0] & (((\ctrl_unit|alu_rnum_src [2])))) # (!\ctrl_unit|alu_rnum_src [0] & ((\ctrl_unit|alu_rnum_src [2] & (\reg_file[12][6]~q )) # (!\ctrl_unit|alu_rnum_src [2] & ((\reg_file[8][6]~q )))))

	.dataa(\reg_file[12][6]~q ),
	.datab(\ctrl_unit|alu_rnum_src [0]),
	.datac(\reg_file[8][6]~q ),
	.datad(\ctrl_unit|alu_rnum_src [2]),
	.cin(gnd),
	.combout(\s_bus[6]~68_combout ),
	.cout());
// synopsys translate_off
defparam \s_bus[6]~68 .lut_mask = 16'hEE30;
defparam \s_bus[6]~68 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y23_N20
cycloneive_lcell_comb \s_bus[6]~69 (
// Equation(s):
// \s_bus[6]~69_combout  = (\ctrl_unit|alu_rnum_src [0] & ((\s_bus[6]~68_combout  & ((\reg_file[13][6]~q ))) # (!\s_bus[6]~68_combout  & (\reg_file[9][6]~q )))) # (!\ctrl_unit|alu_rnum_src [0] & (((\s_bus[6]~68_combout ))))

	.dataa(\reg_file[9][6]~q ),
	.datab(\reg_file[13][6]~q ),
	.datac(\ctrl_unit|alu_rnum_src [0]),
	.datad(\s_bus[6]~68_combout ),
	.cin(gnd),
	.combout(\s_bus[6]~69_combout ),
	.cout());
// synopsys translate_off
defparam \s_bus[6]~69 .lut_mask = 16'hCFA0;
defparam \s_bus[6]~69 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y23_N24
cycloneive_lcell_comb \s_bus[6]~72 (
// Equation(s):
// \s_bus[6]~72_combout  = (\ctrl_unit|alu_rnum_src [3] & ((\ctrl_unit|alu_rnum_src [1]) # ((\s_bus[6]~69_combout )))) # (!\ctrl_unit|alu_rnum_src [3] & (!\ctrl_unit|alu_rnum_src [1] & (\s_bus[6]~71_combout )))

	.dataa(\ctrl_unit|alu_rnum_src [3]),
	.datab(\ctrl_unit|alu_rnum_src [1]),
	.datac(\s_bus[6]~71_combout ),
	.datad(\s_bus[6]~69_combout ),
	.cin(gnd),
	.combout(\s_bus[6]~72_combout ),
	.cout());
// synopsys translate_off
defparam \s_bus[6]~72 .lut_mask = 16'hBA98;
defparam \s_bus[6]~72 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y23_N2
cycloneive_lcell_comb \s_bus[6]~75 (
// Equation(s):
// \s_bus[6]~75_combout  = (\ctrl_unit|alu_rnum_src [1] & ((\s_bus[6]~72_combout  & (\s_bus[6]~74_combout )) # (!\s_bus[6]~72_combout  & ((\s_bus[6]~67_combout ))))) # (!\ctrl_unit|alu_rnum_src [1] & (((\s_bus[6]~72_combout ))))

	.dataa(\s_bus[6]~74_combout ),
	.datab(\ctrl_unit|alu_rnum_src [1]),
	.datac(\s_bus[6]~67_combout ),
	.datad(\s_bus[6]~72_combout ),
	.cin(gnd),
	.combout(\s_bus[6]~75_combout ),
	.cout());
// synopsys translate_off
defparam \s_bus[6]~75 .lut_mask = 16'hBBC0;
defparam \s_bus[6]~75 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y23_N26
cycloneive_lcell_comb \s_bus[6]~76 (
// Equation(s):
// \s_bus[6]~76_combout  = (\ctrl_unit|s_bus_ctrl~q ) # ((\ctrl_unit|alu_rnum_src [4] & (\reg_file[16][6]~q )) # (!\ctrl_unit|alu_rnum_src [4] & ((\s_bus[6]~75_combout ))))

	.dataa(\ctrl_unit|alu_rnum_src [4]),
	.datab(\ctrl_unit|s_bus_ctrl~q ),
	.datac(\reg_file[16][6]~q ),
	.datad(\s_bus[6]~75_combout ),
	.cin(gnd),
	.combout(\s_bus[6]~76_combout ),
	.cout());
// synopsys translate_off
defparam \s_bus[6]~76 .lut_mask = 16'hFDEC;
defparam \s_bus[6]~76 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y25_N28
cycloneive_lcell_comb \ctrl_unit|Selector45~0 (
// Equation(s):
// \ctrl_unit|Selector45~0_combout  = (\ID|OP [2] & !\ID|OP [4])

	.dataa(\ID|OP [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(\ID|OP [4]),
	.cin(gnd),
	.combout(\ctrl_unit|Selector45~0_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|Selector45~0 .lut_mask = 16'h00AA;
defparam \ctrl_unit|Selector45~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y25_N9
dffeas \ctrl_unit|bm_op[1] (
	.clk(\Clock~clkctrl_outclk ),
	.d(gnd),
	.asdata(\ctrl_unit|Selector45~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ctrl_unit|bm_op[1]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ctrl_unit|bm_op [1]),
	.prn(vcc));
// synopsys translate_off
defparam \ctrl_unit|bm_op[1] .is_wysiwyg = "true";
defparam \ctrl_unit|bm_op[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y26_N11
dffeas \ID|ImByte[0] (
	.clk(\ctrl_unit|enables[14]~clkctrl_outclk ),
	.d(gnd),
	.asdata(instr_reg[3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ID|Decoder4~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ID|ImByte [0]),
	.prn(vcc));
// synopsys translate_off
defparam \ID|ImByte[0] .is_wysiwyg = "true";
defparam \ID|ImByte[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y26_N18
cycloneive_lcell_comb \byte_manipulator|dst_val[8]~feeder (
// Equation(s):
// \byte_manipulator|dst_val[8]~feeder_combout  = \ID|ImByte [0]

	.dataa(gnd),
	.datab(\ID|ImByte [0]),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\byte_manipulator|dst_val[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \byte_manipulator|dst_val[8]~feeder .lut_mask = 16'hCCCC;
defparam \byte_manipulator|dst_val[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y25_N10
cycloneive_lcell_comb \ctrl_unit|bm_op[2]~4 (
// Equation(s):
// \ctrl_unit|bm_op[2]~4_combout  = (\ID|OP [3]) # ((\ID|OP [4] $ (!\ID|OP [5])) # (!\ctrl_unit|Selector34~0_combout ))

	.dataa(\ID|OP [4]),
	.datab(\ID|OP [3]),
	.datac(\ID|OP [5]),
	.datad(\ctrl_unit|Selector34~0_combout ),
	.cin(gnd),
	.combout(\ctrl_unit|bm_op[2]~4_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|bm_op[2]~4 .lut_mask = 16'hEDFF;
defparam \ctrl_unit|bm_op[2]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y25_N18
cycloneive_lcell_comb \ctrl_unit|bm_op[2]~3 (
// Equation(s):
// \ctrl_unit|bm_op[2]~3_combout  = (\ctrl_unit|ctrl_reg_bus~3_combout  & (\ctrl_unit|bm_op[2]~2_combout  & (\ctrl_unit|cpucycle [0] & \ctrl_unit|Selector42~12_combout )))

	.dataa(\ctrl_unit|ctrl_reg_bus~3_combout ),
	.datab(\ctrl_unit|bm_op[2]~2_combout ),
	.datac(\ctrl_unit|cpucycle [0]),
	.datad(\ctrl_unit|Selector42~12_combout ),
	.cin(gnd),
	.combout(\ctrl_unit|bm_op[2]~3_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|bm_op[2]~3 .lut_mask = 16'h8000;
defparam \ctrl_unit|bm_op[2]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y25_N18
cycloneive_lcell_comb \ctrl_unit|bm_op[2]~5 (
// Equation(s):
// \ctrl_unit|bm_op[2]~5_combout  = (\ctrl_unit|bm_op[2]~3_combout ) # ((\ctrl_unit|bm_op [2] & ((\ctrl_unit|bm_op[2]~4_combout ) # (!\ctrl_unit|data_bus_ctrl~22_combout ))))

	.dataa(\ctrl_unit|bm_op[2]~4_combout ),
	.datab(\ctrl_unit|bm_op[2]~3_combout ),
	.datac(\ctrl_unit|bm_op [2]),
	.datad(\ctrl_unit|data_bus_ctrl~22_combout ),
	.cin(gnd),
	.combout(\ctrl_unit|bm_op[2]~5_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|bm_op[2]~5 .lut_mask = 16'hECFC;
defparam \ctrl_unit|bm_op[2]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y25_N19
dffeas \ctrl_unit|bm_op[2] (
	.clk(\Clock~clkctrl_outclk ),
	.d(\ctrl_unit|bm_op[2]~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ctrl_unit|bm_op [2]),
	.prn(vcc));
// synopsys translate_off
defparam \ctrl_unit|bm_op[2] .is_wysiwyg = "true";
defparam \ctrl_unit|bm_op[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y26_N8
cycloneive_lcell_comb \byte_manipulator|dst_val~2 (
// Equation(s):
// \byte_manipulator|dst_val~2_combout  = (\ctrl_unit|bm_op [2] & (!\ctrl_unit|bm_op [1] & !\ctrl_unit|bm_op [0])) # (!\ctrl_unit|bm_op [2] & (\ctrl_unit|bm_op [1] & \ctrl_unit|bm_op [0]))

	.dataa(\ctrl_unit|bm_op [2]),
	.datab(\ctrl_unit|bm_op [1]),
	.datac(gnd),
	.datad(\ctrl_unit|bm_op [0]),
	.cin(gnd),
	.combout(\byte_manipulator|dst_val~2_combout ),
	.cout());
// synopsys translate_off
defparam \byte_manipulator|dst_val~2 .lut_mask = 16'h4422;
defparam \byte_manipulator|dst_val~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y26_N19
dffeas \byte_manipulator|dst_val[8] (
	.clk(\ctrl_unit|enables[12]~clkctrl_outclk ),
	.d(\byte_manipulator|dst_val[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\byte_manipulator|dst_val~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\byte_manipulator|dst_val [8]),
	.prn(vcc));
// synopsys translate_off
defparam \byte_manipulator|dst_val[8] .is_wysiwyg = "true";
defparam \byte_manipulator|dst_val[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y26_N20
cycloneive_lcell_comb \byte_manipulator|Mux15~0 (
// Equation(s):
// \byte_manipulator|Mux15~0_combout  = (\ctrl_unit|bm_op [1] & ((\byte_manipulator|dst_val [8]) # (!\ctrl_unit|bm_op [0]))) # (!\ctrl_unit|bm_op [1] & (!\ctrl_unit|bm_op [0] & \byte_manipulator|dst_val [8]))

	.dataa(gnd),
	.datab(\ctrl_unit|bm_op [1]),
	.datac(\ctrl_unit|bm_op [0]),
	.datad(\byte_manipulator|dst_val [8]),
	.cin(gnd),
	.combout(\byte_manipulator|Mux15~0_combout ),
	.cout());
// synopsys translate_off
defparam \byte_manipulator|Mux15~0 .lut_mask = 16'hCF0C;
defparam \byte_manipulator|Mux15~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y25_N30
cycloneive_lcell_comb \byte_manipulator|dst_out[15]~0 (
// Equation(s):
// \byte_manipulator|dst_out[15]~0_combout  = ((!\ctrl_unit|bm_op [0] & !\ctrl_unit|bm_op [1])) # (!\ctrl_unit|bm_op [2])

	.dataa(gnd),
	.datab(\ctrl_unit|bm_op [0]),
	.datac(\ctrl_unit|bm_op [1]),
	.datad(\ctrl_unit|bm_op [2]),
	.cin(gnd),
	.combout(\byte_manipulator|dst_out[15]~0_combout ),
	.cout());
// synopsys translate_off
defparam \byte_manipulator|dst_out[15]~0 .lut_mask = 16'h03FF;
defparam \byte_manipulator|dst_out[15]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y26_N21
dffeas \byte_manipulator|dst_out[8] (
	.clk(\ctrl_unit|enables[12]~clkctrl_outclk ),
	.d(\byte_manipulator|Mux15~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\byte_manipulator|dst_out[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\byte_manipulator|dst_out [8]),
	.prn(vcc));
// synopsys translate_off
defparam \byte_manipulator|dst_out[8] .is_wysiwyg = "true";
defparam \byte_manipulator|dst_out[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y22_N20
cycloneive_lcell_comb \reg_file[13][8]~feeder (
// Equation(s):
// \reg_file[13][8]~feeder_combout  = \reg_file~23_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\reg_file~23_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg_file[13][8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file[13][8]~feeder .lut_mask = 16'hF0F0;
defparam \reg_file[13][8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y20_N12
cycloneive_lcell_comb \reg_file[13][8]~63 (
// Equation(s):
// \reg_file[13][8]~63_combout  = (\reg_file[12][0]~39_combout  & (!\ctrl_unit|data_bus_ctrl [4] & \Decoder0~7_combout ))

	.dataa(gnd),
	.datab(\reg_file[12][0]~39_combout ),
	.datac(\ctrl_unit|data_bus_ctrl [4]),
	.datad(\Decoder0~7_combout ),
	.cin(gnd),
	.combout(\reg_file[13][8]~63_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file[13][8]~63 .lut_mask = 16'h0C00;
defparam \reg_file[13][8]~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y22_N21
dffeas \reg_file[13][8] (
	.clk(!\Clock~clkctrl_outclk ),
	.d(\reg_file[13][8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file[13][8]~63_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file[13][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file[13][8] .is_wysiwyg = "true";
defparam \reg_file[13][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y21_N7
dffeas \reg_file[12][8] (
	.clk(!\Clock~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg_file~23_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file[12][8]~65_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file[12][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file[12][8] .is_wysiwyg = "true";
defparam \reg_file[12][8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y20_N2
cycloneive_lcell_comb \reg_file[8][8]~69 (
// Equation(s):
// \reg_file[8][8]~69_combout  = (\Decoder0~5_combout  & (!\ctrl_unit|data_bus_ctrl [4] & \reg_file[12][0]~39_combout ))

	.dataa(\Decoder0~5_combout ),
	.datab(\ctrl_unit|data_bus_ctrl [4]),
	.datac(gnd),
	.datad(\reg_file[12][0]~39_combout ),
	.cin(gnd),
	.combout(\reg_file[8][8]~69_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file[8][8]~69 .lut_mask = 16'h2200;
defparam \reg_file[8][8]~69 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y22_N15
dffeas \reg_file[8][8] (
	.clk(!\Clock~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg_file~23_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file[8][8]~69_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file[8][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file[8][8] .is_wysiwyg = "true";
defparam \reg_file[8][8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y20_N20
cycloneive_lcell_comb \reg_file[9][8]~68 (
// Equation(s):
// \reg_file[9][8]~68_combout  = (!\ctrl_unit|data_bus_ctrl [4] & (\reg_file[12][0]~39_combout  & \Decoder0~3_combout ))

	.dataa(\ctrl_unit|data_bus_ctrl [4]),
	.datab(\reg_file[12][0]~39_combout ),
	.datac(gnd),
	.datad(\Decoder0~3_combout ),
	.cin(gnd),
	.combout(\reg_file[9][8]~68_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file[9][8]~68 .lut_mask = 16'h4400;
defparam \reg_file[9][8]~68 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y22_N19
dffeas \reg_file[9][8] (
	.clk(!\Clock~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg_file~23_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file[9][8]~68_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file[9][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file[9][8] .is_wysiwyg = "true";
defparam \reg_file[9][8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y22_N18
cycloneive_lcell_comb \s_bus[8]~88 (
// Equation(s):
// \s_bus[8]~88_combout  = (\ctrl_unit|alu_rnum_src [0] & (((\reg_file[9][8]~q ) # (\ctrl_unit|alu_rnum_src [2])))) # (!\ctrl_unit|alu_rnum_src [0] & (\reg_file[8][8]~q  & ((!\ctrl_unit|alu_rnum_src [2]))))

	.dataa(\ctrl_unit|alu_rnum_src [0]),
	.datab(\reg_file[8][8]~q ),
	.datac(\reg_file[9][8]~q ),
	.datad(\ctrl_unit|alu_rnum_src [2]),
	.cin(gnd),
	.combout(\s_bus[8]~88_combout ),
	.cout());
// synopsys translate_off
defparam \s_bus[8]~88 .lut_mask = 16'hAAE4;
defparam \s_bus[8]~88 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y22_N12
cycloneive_lcell_comb \s_bus[8]~89 (
// Equation(s):
// \s_bus[8]~89_combout  = (\ctrl_unit|alu_rnum_src [2] & ((\s_bus[8]~88_combout  & (\reg_file[13][8]~q )) # (!\s_bus[8]~88_combout  & ((\reg_file[12][8]~q ))))) # (!\ctrl_unit|alu_rnum_src [2] & (((\s_bus[8]~88_combout ))))

	.dataa(\ctrl_unit|alu_rnum_src [2]),
	.datab(\reg_file[13][8]~q ),
	.datac(\reg_file[12][8]~q ),
	.datad(\s_bus[8]~88_combout ),
	.cin(gnd),
	.combout(\s_bus[8]~89_combout ),
	.cout());
// synopsys translate_off
defparam \s_bus[8]~89 .lut_mask = 16'hDDA0;
defparam \s_bus[8]~89 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y21_N8
cycloneive_lcell_comb \reg_file[15][8]~66 (
// Equation(s):
// \reg_file[15][8]~66_combout  = (\reg_file[12][0]~39_combout  & (\Decoder0~0_combout  & !\ctrl_unit|data_bus_ctrl [4]))

	.dataa(\reg_file[12][0]~39_combout ),
	.datab(\Decoder0~0_combout ),
	.datac(gnd),
	.datad(\ctrl_unit|data_bus_ctrl [4]),
	.cin(gnd),
	.combout(\reg_file[15][8]~66_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file[15][8]~66 .lut_mask = 16'h0088;
defparam \reg_file[15][8]~66 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y21_N17
dffeas \reg_file[15][8] (
	.clk(!\Clock~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg_file~23_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file[15][8]~66_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file[15][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file[15][8] .is_wysiwyg = "true";
defparam \reg_file[15][8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y20_N8
cycloneive_lcell_comb \reg_file[14][8]~64 (
// Equation(s):
// \reg_file[14][8]~64_combout  = (!\ctrl_unit|data_bus_ctrl [4] & (\reg_file[12][0]~39_combout  & \Decoder0~2_combout ))

	.dataa(\ctrl_unit|data_bus_ctrl [4]),
	.datab(\reg_file[12][0]~39_combout ),
	.datac(gnd),
	.datad(\Decoder0~2_combout ),
	.cin(gnd),
	.combout(\reg_file[14][8]~64_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file[14][8]~64 .lut_mask = 16'h4400;
defparam \reg_file[14][8]~64 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y21_N1
dffeas \reg_file[14][8] (
	.clk(!\Clock~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg_file~23_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file[14][8]~64_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file[14][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file[14][8] .is_wysiwyg = "true";
defparam \reg_file[14][8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y22_N4
cycloneive_lcell_comb \reg_file[10][8]~67 (
// Equation(s):
// \reg_file[10][8]~67_combout  = (\reg_file[12][0]~39_combout  & (!\ctrl_unit|data_bus_ctrl [4] & \Decoder0~6_combout ))

	.dataa(\reg_file[12][0]~39_combout ),
	.datab(\ctrl_unit|data_bus_ctrl [4]),
	.datac(gnd),
	.datad(\Decoder0~6_combout ),
	.cin(gnd),
	.combout(\reg_file[10][8]~67_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file[10][8]~67 .lut_mask = 16'h2200;
defparam \reg_file[10][8]~67 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y22_N29
dffeas \reg_file[10][8] (
	.clk(!\Clock~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg_file~23_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file[10][8]~67_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file[10][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file[10][8] .is_wysiwyg = "true";
defparam \reg_file[10][8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y20_N14
cycloneive_lcell_comb \reg_file[11][8]~70 (
// Equation(s):
// \reg_file[11][8]~70_combout  = (\Decoder0~4_combout  & (!\ctrl_unit|data_bus_ctrl [4] & \reg_file[12][0]~39_combout ))

	.dataa(\Decoder0~4_combout ),
	.datab(\ctrl_unit|data_bus_ctrl [4]),
	.datac(gnd),
	.datad(\reg_file[12][0]~39_combout ),
	.cin(gnd),
	.combout(\reg_file[11][8]~70_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file[11][8]~70 .lut_mask = 16'h2200;
defparam \reg_file[11][8]~70 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y18_N1
dffeas \reg_file[11][8] (
	.clk(!\Clock~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg_file~23_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file[11][8]~70_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file[11][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file[11][8] .is_wysiwyg = "true";
defparam \reg_file[11][8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y22_N28
cycloneive_lcell_comb \s_bus[8]~95 (
// Equation(s):
// \s_bus[8]~95_combout  = (\ctrl_unit|alu_rnum_src [2] & (\ctrl_unit|alu_rnum_src [0])) # (!\ctrl_unit|alu_rnum_src [2] & ((\ctrl_unit|alu_rnum_src [0] & ((\reg_file[11][8]~q ))) # (!\ctrl_unit|alu_rnum_src [0] & (\reg_file[10][8]~q ))))

	.dataa(\ctrl_unit|alu_rnum_src [2]),
	.datab(\ctrl_unit|alu_rnum_src [0]),
	.datac(\reg_file[10][8]~q ),
	.datad(\reg_file[11][8]~q ),
	.cin(gnd),
	.combout(\s_bus[8]~95_combout ),
	.cout());
// synopsys translate_off
defparam \s_bus[8]~95 .lut_mask = 16'hDC98;
defparam \s_bus[8]~95 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y21_N0
cycloneive_lcell_comb \s_bus[8]~96 (
// Equation(s):
// \s_bus[8]~96_combout  = (\ctrl_unit|alu_rnum_src [2] & ((\s_bus[8]~95_combout  & (\reg_file[15][8]~q )) # (!\s_bus[8]~95_combout  & ((\reg_file[14][8]~q ))))) # (!\ctrl_unit|alu_rnum_src [2] & (((\s_bus[8]~95_combout ))))

	.dataa(\reg_file[15][8]~q ),
	.datab(\ctrl_unit|alu_rnum_src [2]),
	.datac(\reg_file[14][8]~q ),
	.datad(\s_bus[8]~95_combout ),
	.cin(gnd),
	.combout(\s_bus[8]~96_combout ),
	.cout());
// synopsys translate_off
defparam \s_bus[8]~96 .lut_mask = 16'hBBC0;
defparam \s_bus[8]~96 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y20_N30
cycloneive_lcell_comb \reg_file[5][8]~56 (
// Equation(s):
// \reg_file[5][8]~56_combout  = (!\ctrl_unit|data_bus_ctrl [4] & (\reg_file[7][7]~5_combout  & \Decoder0~7_combout ))

	.dataa(\ctrl_unit|data_bus_ctrl [4]),
	.datab(\reg_file[7][7]~5_combout ),
	.datac(gnd),
	.datad(\Decoder0~7_combout ),
	.cin(gnd),
	.combout(\reg_file[5][8]~56_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file[5][8]~56 .lut_mask = 16'h4400;
defparam \reg_file[5][8]~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y22_N5
dffeas \reg_file[5][8] (
	.clk(!\Clock~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg_file~23_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file[5][8]~56_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file[5][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file[5][8] .is_wysiwyg = "true";
defparam \reg_file[5][8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y20_N12
cycloneive_lcell_comb \reg_file[4][8]~58 (
// Equation(s):
// \reg_file[4][8]~58_combout  = (!\ctrl_unit|data_bus_ctrl [4] & (\reg_file[7][7]~5_combout  & \Decoder0~1_combout ))

	.dataa(\ctrl_unit|data_bus_ctrl [4]),
	.datab(\reg_file[7][7]~5_combout ),
	.datac(gnd),
	.datad(\Decoder0~1_combout ),
	.cin(gnd),
	.combout(\reg_file[4][8]~58_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file[4][8]~58 .lut_mask = 16'h4400;
defparam \reg_file[4][8]~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y22_N15
dffeas \reg_file[4][8] (
	.clk(!\Clock~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg_file~23_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file[4][8]~58_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file[4][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file[4][8] .is_wysiwyg = "true";
defparam \reg_file[4][8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y20_N30
cycloneive_lcell_comb \reg_file[0][8]~61 (
// Equation(s):
// \reg_file[0][8]~61_combout  = (\Decoder0~5_combout  & (!\ctrl_unit|data_bus_ctrl [4] & \reg_file[7][7]~5_combout ))

	.dataa(\Decoder0~5_combout ),
	.datab(gnd),
	.datac(\ctrl_unit|data_bus_ctrl [4]),
	.datad(\reg_file[7][7]~5_combout ),
	.cin(gnd),
	.combout(\reg_file[0][8]~61_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file[0][8]~61 .lut_mask = 16'h0A00;
defparam \reg_file[0][8]~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y19_N19
dffeas \reg_file[0][8] (
	.clk(!\Clock~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg_file~23_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file[0][8]~61_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file[0][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file[0][8] .is_wysiwyg = "true";
defparam \reg_file[0][8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y20_N4
cycloneive_lcell_comb \reg_file[1][8]~60 (
// Equation(s):
// \reg_file[1][8]~60_combout  = (!\ctrl_unit|data_bus_ctrl [4] & (\reg_file[7][7]~5_combout  & \Decoder0~3_combout ))

	.dataa(\ctrl_unit|data_bus_ctrl [4]),
	.datab(\reg_file[7][7]~5_combout ),
	.datac(gnd),
	.datad(\Decoder0~3_combout ),
	.cin(gnd),
	.combout(\reg_file[1][8]~60_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file[1][8]~60 .lut_mask = 16'h4400;
defparam \reg_file[1][8]~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y19_N5
dffeas \reg_file[1][8] (
	.clk(!\Clock~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg_file~23_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file[1][8]~60_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file[1][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file[1][8] .is_wysiwyg = "true";
defparam \reg_file[1][8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y19_N4
cycloneive_lcell_comb \s_bus[8]~92 (
// Equation(s):
// \s_bus[8]~92_combout  = (\ctrl_unit|alu_rnum_src [0] & (((\reg_file[1][8]~q ) # (\ctrl_unit|alu_rnum_src [2])))) # (!\ctrl_unit|alu_rnum_src [0] & (\reg_file[0][8]~q  & ((!\ctrl_unit|alu_rnum_src [2]))))

	.dataa(\ctrl_unit|alu_rnum_src [0]),
	.datab(\reg_file[0][8]~q ),
	.datac(\reg_file[1][8]~q ),
	.datad(\ctrl_unit|alu_rnum_src [2]),
	.cin(gnd),
	.combout(\s_bus[8]~92_combout ),
	.cout());
// synopsys translate_off
defparam \s_bus[8]~92 .lut_mask = 16'hAAE4;
defparam \s_bus[8]~92 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y22_N22
cycloneive_lcell_comb \s_bus[8]~93 (
// Equation(s):
// \s_bus[8]~93_combout  = (\ctrl_unit|alu_rnum_src [2] & ((\s_bus[8]~92_combout  & (\reg_file[5][8]~q )) # (!\s_bus[8]~92_combout  & ((\reg_file[4][8]~q ))))) # (!\ctrl_unit|alu_rnum_src [2] & (((\s_bus[8]~92_combout ))))

	.dataa(\ctrl_unit|alu_rnum_src [2]),
	.datab(\reg_file[5][8]~q ),
	.datac(\reg_file[4][8]~q ),
	.datad(\s_bus[8]~92_combout ),
	.cin(gnd),
	.combout(\s_bus[8]~93_combout ),
	.cout());
// synopsys translate_off
defparam \s_bus[8]~93 .lut_mask = 16'hDDA0;
defparam \s_bus[8]~93 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y20_N30
cycloneive_lcell_comb \reg_file[7][15]~24 (
// Equation(s):
// \reg_file[7][15]~24_combout  = (!\ctrl_unit|data_bus_ctrl [4] & (\Decoder0~0_combout  & \reg_file[7][7]~5_combout ))

	.dataa(\ctrl_unit|data_bus_ctrl [4]),
	.datab(gnd),
	.datac(\Decoder0~0_combout ),
	.datad(\reg_file[7][7]~5_combout ),
	.cin(gnd),
	.combout(\reg_file[7][15]~24_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file[7][15]~24 .lut_mask = 16'h5000;
defparam \reg_file[7][15]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y23_N13
dffeas \reg_file[7][8] (
	.clk(!\Clock~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg_file~23_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file[7][15]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file[7][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file[7][8] .is_wysiwyg = "true";
defparam \reg_file[7][8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y20_N20
cycloneive_lcell_comb \reg_file[3][8]~62 (
// Equation(s):
// \reg_file[3][8]~62_combout  = (\Decoder0~4_combout  & (!\ctrl_unit|data_bus_ctrl [4] & \reg_file[7][7]~5_combout ))

	.dataa(gnd),
	.datab(\Decoder0~4_combout ),
	.datac(\ctrl_unit|data_bus_ctrl [4]),
	.datad(\reg_file[7][7]~5_combout ),
	.cin(gnd),
	.combout(\reg_file[3][8]~62_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file[3][8]~62 .lut_mask = 16'h0C00;
defparam \reg_file[3][8]~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y20_N11
dffeas \reg_file[3][8] (
	.clk(!\Clock~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg_file~23_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file[3][8]~62_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file[3][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file[3][8] .is_wysiwyg = "true";
defparam \reg_file[3][8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y20_N24
cycloneive_lcell_comb \reg_file[2][8]~59 (
// Equation(s):
// \reg_file[2][8]~59_combout  = (\Decoder0~6_combout  & (!\ctrl_unit|data_bus_ctrl [4] & \reg_file[7][7]~5_combout ))

	.dataa(\Decoder0~6_combout ),
	.datab(gnd),
	.datac(\ctrl_unit|data_bus_ctrl [4]),
	.datad(\reg_file[7][7]~5_combout ),
	.cin(gnd),
	.combout(\reg_file[2][8]~59_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file[2][8]~59 .lut_mask = 16'h0A00;
defparam \reg_file[2][8]~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y20_N9
dffeas \reg_file[2][8] (
	.clk(!\Clock~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg_file~23_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file[2][8]~59_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file[2][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file[2][8] .is_wysiwyg = "true";
defparam \reg_file[2][8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y20_N10
cycloneive_lcell_comb \reg_file[6][8]~57 (
// Equation(s):
// \reg_file[6][8]~57_combout  = (\reg_file[7][7]~5_combout  & (\Decoder0~2_combout  & !\ctrl_unit|data_bus_ctrl [4]))

	.dataa(gnd),
	.datab(\reg_file[7][7]~5_combout ),
	.datac(\Decoder0~2_combout ),
	.datad(\ctrl_unit|data_bus_ctrl [4]),
	.cin(gnd),
	.combout(\reg_file[6][8]~57_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file[6][8]~57 .lut_mask = 16'h00C0;
defparam \reg_file[6][8]~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y22_N9
dffeas \reg_file[6][8] (
	.clk(!\Clock~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg_file~23_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file[6][8]~57_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file[6][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file[6][8] .is_wysiwyg = "true";
defparam \reg_file[6][8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y20_N0
cycloneive_lcell_comb \s_bus[8]~90 (
// Equation(s):
// \s_bus[8]~90_combout  = (\ctrl_unit|alu_rnum_src [0] & (((\ctrl_unit|alu_rnum_src [2])))) # (!\ctrl_unit|alu_rnum_src [0] & ((\ctrl_unit|alu_rnum_src [2] & ((\reg_file[6][8]~q ))) # (!\ctrl_unit|alu_rnum_src [2] & (\reg_file[2][8]~q ))))

	.dataa(\ctrl_unit|alu_rnum_src [0]),
	.datab(\reg_file[2][8]~q ),
	.datac(\reg_file[6][8]~q ),
	.datad(\ctrl_unit|alu_rnum_src [2]),
	.cin(gnd),
	.combout(\s_bus[8]~90_combout ),
	.cout());
// synopsys translate_off
defparam \s_bus[8]~90 .lut_mask = 16'hFA44;
defparam \s_bus[8]~90 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y20_N10
cycloneive_lcell_comb \s_bus[8]~91 (
// Equation(s):
// \s_bus[8]~91_combout  = (\ctrl_unit|alu_rnum_src [0] & ((\s_bus[8]~90_combout  & (\reg_file[7][8]~q )) # (!\s_bus[8]~90_combout  & ((\reg_file[3][8]~q ))))) # (!\ctrl_unit|alu_rnum_src [0] & (((\s_bus[8]~90_combout ))))

	.dataa(\ctrl_unit|alu_rnum_src [0]),
	.datab(\reg_file[7][8]~q ),
	.datac(\reg_file[3][8]~q ),
	.datad(\s_bus[8]~90_combout ),
	.cin(gnd),
	.combout(\s_bus[8]~91_combout ),
	.cout());
// synopsys translate_off
defparam \s_bus[8]~91 .lut_mask = 16'hDDA0;
defparam \s_bus[8]~91 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y22_N28
cycloneive_lcell_comb \s_bus[8]~94 (
// Equation(s):
// \s_bus[8]~94_combout  = (\ctrl_unit|alu_rnum_src [3] & (\ctrl_unit|alu_rnum_src [1])) # (!\ctrl_unit|alu_rnum_src [3] & ((\ctrl_unit|alu_rnum_src [1] & ((\s_bus[8]~91_combout ))) # (!\ctrl_unit|alu_rnum_src [1] & (\s_bus[8]~93_combout ))))

	.dataa(\ctrl_unit|alu_rnum_src [3]),
	.datab(\ctrl_unit|alu_rnum_src [1]),
	.datac(\s_bus[8]~93_combout ),
	.datad(\s_bus[8]~91_combout ),
	.cin(gnd),
	.combout(\s_bus[8]~94_combout ),
	.cout());
// synopsys translate_off
defparam \s_bus[8]~94 .lut_mask = 16'hDC98;
defparam \s_bus[8]~94 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y22_N6
cycloneive_lcell_comb \s_bus[8]~97 (
// Equation(s):
// \s_bus[8]~97_combout  = (\ctrl_unit|alu_rnum_src [3] & ((\s_bus[8]~94_combout  & ((\s_bus[8]~96_combout ))) # (!\s_bus[8]~94_combout  & (\s_bus[8]~89_combout )))) # (!\ctrl_unit|alu_rnum_src [3] & (((\s_bus[8]~94_combout ))))

	.dataa(\s_bus[8]~89_combout ),
	.datab(\ctrl_unit|alu_rnum_src [3]),
	.datac(\s_bus[8]~96_combout ),
	.datad(\s_bus[8]~94_combout ),
	.cin(gnd),
	.combout(\s_bus[8]~97_combout ),
	.cout());
// synopsys translate_off
defparam \s_bus[8]~97 .lut_mask = 16'hF388;
defparam \s_bus[8]~97 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y22_N26
cycloneive_lcell_comb \s_bus[8]~109 (
// Equation(s):
// \s_bus[8]~109_combout  = (\ctrl_unit|alu_rnum_src [4] & (\reg_file[16][8]~q )) # (!\ctrl_unit|alu_rnum_src [4] & ((\s_bus[8]~97_combout )))

	.dataa(\reg_file[16][8]~q ),
	.datab(gnd),
	.datac(\ctrl_unit|alu_rnum_src [4]),
	.datad(\s_bus[8]~97_combout ),
	.cin(gnd),
	.combout(\s_bus[8]~109_combout ),
	.cout());
// synopsys translate_off
defparam \s_bus[8]~109 .lut_mask = 16'hAFA0;
defparam \s_bus[8]~109 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y26_N4
cycloneive_lcell_comb \ID|INC~feeder (
// Equation(s):
// \ID|INC~feeder_combout  = instr_reg[7]

	.dataa(gnd),
	.datab(gnd),
	.datac(instr_reg[7]),
	.datad(gnd),
	.cin(gnd),
	.combout(\ID|INC~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ID|INC~feeder .lut_mask = 16'hF0F0;
defparam \ID|INC~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y26_N10
cycloneive_lcell_comb \ID|Decoder4~0 (
// Equation(s):
// \ID|Decoder4~0_combout  = (!instr_reg[15] & (instr_reg[14] & !instr_reg[13]))

	.dataa(gnd),
	.datab(instr_reg[15]),
	.datac(instr_reg[14]),
	.datad(instr_reg[13]),
	.cin(gnd),
	.combout(\ID|Decoder4~0_combout ),
	.cout());
// synopsys translate_off
defparam \ID|Decoder4~0 .lut_mask = 16'h0030;
defparam \ID|Decoder4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y26_N22
cycloneive_lcell_comb \ID|PRPO~0 (
// Equation(s):
// \ID|PRPO~0_combout  = (instr_reg[11] & (instr_reg[12] & \ID|Decoder4~0_combout ))

	.dataa(instr_reg[11]),
	.datab(gnd),
	.datac(instr_reg[12]),
	.datad(\ID|Decoder4~0_combout ),
	.cin(gnd),
	.combout(\ID|PRPO~0_combout ),
	.cout());
// synopsys translate_off
defparam \ID|PRPO~0 .lut_mask = 16'hA000;
defparam \ID|PRPO~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y26_N5
dffeas \ID|INC (
	.clk(\ctrl_unit|enables[14]~clkctrl_outclk ),
	.d(\ID|INC~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ID|PRPO~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ID|INC~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ID|INC .is_wysiwyg = "true";
defparam \ID|INC .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y28_N2
cycloneive_lcell_comb \ctrl_unit|alu_op~23 (
// Equation(s):
// \ctrl_unit|alu_op~23_combout  = (\ID|PRPO~q  & ((\ctrl_unit|alu_op [0]))) # (!\ID|PRPO~q  & (\ID|INC~q ))

	.dataa(gnd),
	.datab(\ID|PRPO~q ),
	.datac(\ID|INC~q ),
	.datad(\ctrl_unit|alu_op [0]),
	.cin(gnd),
	.combout(\ctrl_unit|alu_op~23_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|alu_op~23 .lut_mask = 16'hFC30;
defparam \ctrl_unit|alu_op~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y28_N0
cycloneive_lcell_comb \ctrl_unit|Selector13~5 (
// Equation(s):
// \ctrl_unit|Selector13~5_combout  = (\ID|OP [5] & (!\ID|OP [1] & (!\ID|OP [4] & !\ID|OP [3])))

	.dataa(\ID|OP [5]),
	.datab(\ID|OP [1]),
	.datac(\ID|OP [4]),
	.datad(\ID|OP [3]),
	.cin(gnd),
	.combout(\ctrl_unit|Selector13~5_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|Selector13~5 .lut_mask = 16'h0002;
defparam \ctrl_unit|Selector13~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y28_N28
cycloneive_lcell_comb \ctrl_unit|Selector15~10 (
// Equation(s):
// \ctrl_unit|Selector15~10_combout  = (\ID|OP [1]) # (((\ID|OP [0] & !\ID|OP [5])) # (!\ctrl_unit|addr_rnum_src[0]~0_combout ))

	.dataa(\ID|OP [1]),
	.datab(\ID|OP [0]),
	.datac(\ctrl_unit|addr_rnum_src[0]~0_combout ),
	.datad(\ID|OP [5]),
	.cin(gnd),
	.combout(\ctrl_unit|Selector15~10_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|Selector15~10 .lut_mask = 16'hAFEF;
defparam \ctrl_unit|Selector15~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y28_N10
cycloneive_lcell_comb \ctrl_unit|Selector15~11 (
// Equation(s):
// \ctrl_unit|Selector15~11_combout  = (\ctrl_unit|alu_op [0] & ((\ctrl_unit|Selector15~10_combout ) # ((\ctrl_unit|alu_op~23_combout  & \ctrl_unit|Selector13~5_combout )))) # (!\ctrl_unit|alu_op [0] & (\ctrl_unit|alu_op~23_combout  & 
// (\ctrl_unit|Selector13~5_combout )))

	.dataa(\ctrl_unit|alu_op [0]),
	.datab(\ctrl_unit|alu_op~23_combout ),
	.datac(\ctrl_unit|Selector13~5_combout ),
	.datad(\ctrl_unit|Selector15~10_combout ),
	.cin(gnd),
	.combout(\ctrl_unit|Selector15~11_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|Selector15~11 .lut_mask = 16'hEAC0;
defparam \ctrl_unit|Selector15~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y28_N2
cycloneive_lcell_comb \ctrl_unit|Selector13~2 (
// Equation(s):
// \ctrl_unit|Selector13~2_combout  = (!\ID|OP [5] & ((\ID|OP [4] & ((!\ID|OP [3]))) # (!\ID|OP [4] & ((\ctrl_unit|cex_code_ctrl|result~combout ) # (\ID|OP [3])))))

	.dataa(\ctrl_unit|cex_code_ctrl|result~combout ),
	.datab(\ID|OP [4]),
	.datac(\ID|OP [3]),
	.datad(\ID|OP [5]),
	.cin(gnd),
	.combout(\ctrl_unit|Selector13~2_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|Selector13~2 .lut_mask = 16'h003E;
defparam \ctrl_unit|Selector13~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y28_N6
cycloneive_lcell_comb \ctrl_unit|Selector15~13 (
// Equation(s):
// \ctrl_unit|Selector15~13_combout  = (\ctrl_unit|Selector13~2_combout  & (\ID|WB~q  & ((!\ctrl_unit|addr_rnum_src[0]~0_combout )))) # (!\ctrl_unit|Selector13~2_combout  & (((\ctrl_unit|alu_op [0]))))

	.dataa(\ctrl_unit|Selector13~2_combout ),
	.datab(\ID|WB~q ),
	.datac(\ctrl_unit|alu_op [0]),
	.datad(\ctrl_unit|addr_rnum_src[0]~0_combout ),
	.cin(gnd),
	.combout(\ctrl_unit|Selector15~13_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|Selector15~13 .lut_mask = 16'h50D8;
defparam \ctrl_unit|Selector15~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y27_N6
cycloneive_lcell_comb \ctrl_unit|Selector39~20 (
// Equation(s):
// \ctrl_unit|Selector39~20_combout  = (\ctrl_unit|cex_code_ctrl|result~combout  & !\ID|OP [5])

	.dataa(gnd),
	.datab(\ctrl_unit|cex_code_ctrl|result~combout ),
	.datac(\ID|OP [5]),
	.datad(gnd),
	.cin(gnd),
	.combout(\ctrl_unit|Selector39~20_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|Selector39~20 .lut_mask = 16'h0C0C;
defparam \ctrl_unit|Selector39~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y26_N24
cycloneive_lcell_comb \ctrl_unit|dbus_rnum_dst[2]~13 (
// Equation(s):
// \ctrl_unit|dbus_rnum_dst[2]~13_combout  = (\ID|PRPO~q  & \ID|OP [5])

	.dataa(gnd),
	.datab(gnd),
	.datac(\ID|PRPO~q ),
	.datad(\ID|OP [5]),
	.cin(gnd),
	.combout(\ctrl_unit|dbus_rnum_dst[2]~13_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|dbus_rnum_dst[2]~13 .lut_mask = 16'hF000;
defparam \ctrl_unit|dbus_rnum_dst[2]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y28_N26
cycloneive_lcell_comb \ctrl_unit|Selector9~4 (
// Equation(s):
// \ctrl_unit|Selector9~4_combout  = (!\ID|OP [4] & ((\ID|OP [3] & (\ctrl_unit|Selector39~20_combout )) # (!\ID|OP [3] & ((\ctrl_unit|dbus_rnum_dst[2]~13_combout )))))

	.dataa(\ctrl_unit|Selector39~20_combout ),
	.datab(\ID|OP [4]),
	.datac(\ID|OP [3]),
	.datad(\ctrl_unit|dbus_rnum_dst[2]~13_combout ),
	.cin(gnd),
	.combout(\ctrl_unit|Selector9~4_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|Selector9~4 .lut_mask = 16'h2320;
defparam \ctrl_unit|Selector9~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y28_N12
cycloneive_lcell_comb \ctrl_unit|Selector13~1 (
// Equation(s):
// \ctrl_unit|Selector13~1_combout  = (\ID|OP [3] & (!\ID|OP [5] & ((!\ID|OP [4])))) # (!\ID|OP [3] & ((\ID|OP [4] & (!\ID|OP [5])) # (!\ID|OP [4] & ((!\ctrl_unit|alu_op[1]~4_combout )))))

	.dataa(\ID|OP [5]),
	.datab(\ctrl_unit|alu_op[1]~4_combout ),
	.datac(\ID|OP [3]),
	.datad(\ID|OP [4]),
	.cin(gnd),
	.combout(\ctrl_unit|Selector13~1_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|Selector13~1 .lut_mask = 16'h0553;
defparam \ctrl_unit|Selector13~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y28_N20
cycloneive_lcell_comb \ctrl_unit|Decoder0~0 (
// Equation(s):
// \ctrl_unit|Decoder0~0_combout  = (\ID|OP [4] & !\ID|OP [5])

	.dataa(gnd),
	.datab(\ID|OP [4]),
	.datac(gnd),
	.datad(\ID|OP [5]),
	.cin(gnd),
	.combout(\ctrl_unit|Decoder0~0_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|Decoder0~0 .lut_mask = 16'h00CC;
defparam \ctrl_unit|Decoder0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y28_N28
cycloneive_lcell_comb \ctrl_unit|Selector9~5 (
// Equation(s):
// \ctrl_unit|Selector9~5_combout  = (\ID|OP [0] & (((\ctrl_unit|Selector13~1_combout )))) # (!\ID|OP [0] & ((\ctrl_unit|Selector9~4_combout ) # ((\ctrl_unit|Decoder0~0_combout ))))

	.dataa(\ID|OP [0]),
	.datab(\ctrl_unit|Selector9~4_combout ),
	.datac(\ctrl_unit|Selector13~1_combout ),
	.datad(\ctrl_unit|Decoder0~0_combout ),
	.cin(gnd),
	.combout(\ctrl_unit|Selector9~5_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|Selector9~5 .lut_mask = 16'hF5E4;
defparam \ctrl_unit|Selector9~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y28_N18
cycloneive_lcell_comb \ctrl_unit|Selector15~15 (
// Equation(s):
// \ctrl_unit|Selector15~15_combout  = (\ID|INC~q  & (\ctrl_unit|addr_rnum_src[0]~0_combout  & ((\ID|OP [5]) # (!\ID|OP [0]))))

	.dataa(\ID|OP [0]),
	.datab(\ID|INC~q ),
	.datac(\ID|OP [5]),
	.datad(\ctrl_unit|addr_rnum_src[0]~0_combout ),
	.cin(gnd),
	.combout(\ctrl_unit|Selector15~15_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|Selector15~15 .lut_mask = 16'hC400;
defparam \ctrl_unit|Selector15~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y28_N4
cycloneive_lcell_comb \ctrl_unit|Selector15~14 (
// Equation(s):
// \ctrl_unit|Selector15~14_combout  = (\ID|WB~q  & ((\ID|OP [4]) # ((\ID|OP [0] & \ID|OP [3]))))

	.dataa(\ID|OP [0]),
	.datab(\ID|OP [4]),
	.datac(\ID|OP [3]),
	.datad(\ID|WB~q ),
	.cin(gnd),
	.combout(\ctrl_unit|Selector15~14_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|Selector15~14 .lut_mask = 16'hEC00;
defparam \ctrl_unit|Selector15~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y28_N8
cycloneive_lcell_comb \ctrl_unit|Selector15~16 (
// Equation(s):
// \ctrl_unit|Selector15~16_combout  = (\ctrl_unit|Selector9~5_combout  & ((\ctrl_unit|Selector15~15_combout ) # ((\ctrl_unit|Selector15~14_combout )))) # (!\ctrl_unit|Selector9~5_combout  & (((\ctrl_unit|alu_op [0]))))

	.dataa(\ctrl_unit|Selector9~5_combout ),
	.datab(\ctrl_unit|Selector15~15_combout ),
	.datac(\ctrl_unit|Selector15~14_combout ),
	.datad(\ctrl_unit|alu_op [0]),
	.cin(gnd),
	.combout(\ctrl_unit|Selector15~16_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|Selector15~16 .lut_mask = 16'hFDA8;
defparam \ctrl_unit|Selector15~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y28_N22
cycloneive_lcell_comb \ctrl_unit|Selector15~17 (
// Equation(s):
// \ctrl_unit|Selector15~17_combout  = (\ID|OP [1] & (\ctrl_unit|Selector15~13_combout )) # (!\ID|OP [1] & ((\ctrl_unit|Selector15~16_combout )))

	.dataa(\ctrl_unit|Selector15~13_combout ),
	.datab(\ctrl_unit|Selector15~16_combout ),
	.datac(\ID|OP [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\ctrl_unit|Selector15~17_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|Selector15~17 .lut_mask = 16'hACAC;
defparam \ctrl_unit|Selector15~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y28_N10
cycloneive_lcell_comb \ctrl_unit|Selector13~6 (
// Equation(s):
// \ctrl_unit|Selector13~6_combout  = (!\ID|OP [4] & (!\ID|OP [5] & ((\ctrl_unit|cex_code_ctrl|result~combout ) # (\ID|OP [3]))))

	.dataa(\ID|OP [4]),
	.datab(\ctrl_unit|cex_code_ctrl|result~combout ),
	.datac(\ID|OP [3]),
	.datad(\ID|OP [5]),
	.cin(gnd),
	.combout(\ctrl_unit|Selector13~6_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|Selector13~6 .lut_mask = 16'h0054;
defparam \ctrl_unit|Selector13~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y28_N30
cycloneive_lcell_comb \ctrl_unit|Selector15~8 (
// Equation(s):
// \ctrl_unit|Selector15~8_combout  = (\ID|OP [1] & (((\ID|OP [0])))) # (!\ID|OP [1] & ((\ID|OP [0] & ((\ctrl_unit|Selector13~6_combout ))) # (!\ID|OP [0] & (\ctrl_unit|Selector13~2_combout ))))

	.dataa(\ctrl_unit|Selector13~2_combout ),
	.datab(\ctrl_unit|Selector13~6_combout ),
	.datac(\ID|OP [1]),
	.datad(\ID|OP [0]),
	.cin(gnd),
	.combout(\ctrl_unit|Selector15~8_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|Selector15~8 .lut_mask = 16'hFC0A;
defparam \ctrl_unit|Selector15~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y26_N18
cycloneive_lcell_comb \ctrl_unit|Selector13~4 (
// Equation(s):
// \ctrl_unit|Selector13~4_combout  = (\ID|OP [4] & (((!\ID|OP [5] & !\ID|OP [3])))) # (!\ID|OP [4] & ((\ID|OP [5] & ((!\ID|OP [3]))) # (!\ID|OP [5] & ((\ctrl_unit|cex_code_ctrl|result~combout ) # (\ID|OP [3])))))

	.dataa(\ID|OP [4]),
	.datab(\ctrl_unit|cex_code_ctrl|result~combout ),
	.datac(\ID|OP [5]),
	.datad(\ID|OP [3]),
	.cin(gnd),
	.combout(\ctrl_unit|Selector13~4_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|Selector13~4 .lut_mask = 16'h055E;
defparam \ctrl_unit|Selector13~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y28_N0
cycloneive_lcell_comb \ctrl_unit|Selector15~9 (
// Equation(s):
// \ctrl_unit|Selector15~9_combout  = (\ctrl_unit|Selector15~8_combout  & (((\ctrl_unit|Selector13~4_combout ) # (!\ID|OP [1])))) # (!\ctrl_unit|Selector15~8_combout  & (\ctrl_unit|Selector13~3_combout  & (\ID|OP [1])))

	.dataa(\ctrl_unit|Selector15~8_combout ),
	.datab(\ctrl_unit|Selector13~3_combout ),
	.datac(\ID|OP [1]),
	.datad(\ctrl_unit|Selector13~4_combout ),
	.cin(gnd),
	.combout(\ctrl_unit|Selector15~9_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|Selector15~9 .lut_mask = 16'hEA4A;
defparam \ctrl_unit|Selector15~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y28_N16
cycloneive_lcell_comb \ctrl_unit|Selector15~20 (
// Equation(s):
// \ctrl_unit|Selector15~20_combout  = (!\ID|OP [3] & ((\ID|OP [0] $ (\ID|OP [1])) # (!\ID|OP [4])))

	.dataa(\ID|OP [0]),
	.datab(\ID|OP [4]),
	.datac(\ID|OP [3]),
	.datad(\ID|OP [1]),
	.cin(gnd),
	.combout(\ctrl_unit|Selector15~20_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|Selector15~20 .lut_mask = 16'h070B;
defparam \ctrl_unit|Selector15~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y28_N12
cycloneive_lcell_comb \ctrl_unit|Selector15~12 (
// Equation(s):
// \ctrl_unit|Selector15~12_combout  = (\ctrl_unit|Selector15~9_combout  & (((\ID|WB~q  & !\ctrl_unit|Selector15~20_combout )))) # (!\ctrl_unit|Selector15~9_combout  & (\ctrl_unit|alu_op [0]))

	.dataa(\ctrl_unit|alu_op [0]),
	.datab(\ID|WB~q ),
	.datac(\ctrl_unit|Selector15~9_combout ),
	.datad(\ctrl_unit|Selector15~20_combout ),
	.cin(gnd),
	.combout(\ctrl_unit|Selector15~12_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|Selector15~12 .lut_mask = 16'h0ACA;
defparam \ctrl_unit|Selector15~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y28_N30
cycloneive_lcell_comb \ctrl_unit|Selector15~18 (
// Equation(s):
// \ctrl_unit|Selector15~18_combout  = (\ctrl_unit|cpucycle [0] & ((\ID|OP [2] & ((\ctrl_unit|Selector15~12_combout ))) # (!\ID|OP [2] & (\ctrl_unit|Selector15~17_combout )))) # (!\ctrl_unit|cpucycle [0] & (((\ID|OP [2]))))

	.dataa(\ctrl_unit|cpucycle [0]),
	.datab(\ctrl_unit|Selector15~17_combout ),
	.datac(\ID|OP [2]),
	.datad(\ctrl_unit|Selector15~12_combout ),
	.cin(gnd),
	.combout(\ctrl_unit|Selector15~18_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|Selector15~18 .lut_mask = 16'hF858;
defparam \ctrl_unit|Selector15~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y28_N10
cycloneive_lcell_comb \ctrl_unit|Selector15~19 (
// Equation(s):
// \ctrl_unit|Selector15~19_combout  = (\ctrl_unit|Selector15~18_combout  & (((\ctrl_unit|alu_op [0]) # (\ctrl_unit|cpucycle [0])))) # (!\ctrl_unit|Selector15~18_combout  & (\ctrl_unit|Selector15~11_combout  & ((!\ctrl_unit|cpucycle [0]))))

	.dataa(\ctrl_unit|Selector15~11_combout ),
	.datab(\ctrl_unit|Selector15~18_combout ),
	.datac(\ctrl_unit|alu_op [0]),
	.datad(\ctrl_unit|cpucycle [0]),
	.cin(gnd),
	.combout(\ctrl_unit|Selector15~19_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|Selector15~19 .lut_mask = 16'hCCE2;
defparam \ctrl_unit|Selector15~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y28_N11
dffeas \ctrl_unit|alu_op[0] (
	.clk(\Clock~clkctrl_outclk ),
	.d(\ctrl_unit|Selector15~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\ctrl_unit|cpucycle [2]),
	.sload(gnd),
	.ena(\ctrl_unit|dbus_rnum_dst[1]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ctrl_unit|alu_op [0]),
	.prn(vcc));
// synopsys translate_off
defparam \ctrl_unit|alu_op[0] .is_wysiwyg = "true";
defparam \ctrl_unit|alu_op[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y22_N0
cycloneive_lcell_comb \s_bus[8]~98 (
// Equation(s):
// \s_bus[8]~98_combout  = (\ctrl_unit|s_bus_ctrl~q ) # ((\ctrl_unit|alu_rnum_src [4] & (\reg_file[16][8]~q )) # (!\ctrl_unit|alu_rnum_src [4] & ((\s_bus[8]~97_combout ))))

	.dataa(\ctrl_unit|alu_rnum_src [4]),
	.datab(\reg_file[16][8]~q ),
	.datac(\ctrl_unit|s_bus_ctrl~q ),
	.datad(\s_bus[8]~97_combout ),
	.cin(gnd),
	.combout(\s_bus[8]~98_combout ),
	.cout());
// synopsys translate_off
defparam \s_bus[8]~98 .lut_mask = 16'hFDF8;
defparam \s_bus[8]~98 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y24_N0
cycloneive_lcell_comb \ctrl_unit|Selector5~11 (
// Equation(s):
// \ctrl_unit|Selector5~11_combout  = (\ctrl_unit|alu_rnum_dst [3] & ((\ID|PRPO~q ) # (!\ctrl_unit|addr_rnum_src[0]~2_combout )))

	.dataa(gnd),
	.datab(\ID|PRPO~q ),
	.datac(\ctrl_unit|addr_rnum_src[0]~2_combout ),
	.datad(\ctrl_unit|alu_rnum_dst [3]),
	.cin(gnd),
	.combout(\ctrl_unit|Selector5~11_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|Selector5~11 .lut_mask = 16'hCF00;
defparam \ctrl_unit|Selector5~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y23_N22
cycloneive_lcell_comb \ctrl_unit|Selector37~9 (
// Equation(s):
// \ctrl_unit|Selector37~9_combout  = (\ID|OP [3] & ((!\ID|OP [4]))) # (!\ID|OP [3] & ((\ctrl_unit|cex_code_ctrl|result~combout ) # (\ID|OP [4])))

	.dataa(gnd),
	.datab(\ctrl_unit|cex_code_ctrl|result~combout ),
	.datac(\ID|OP [3]),
	.datad(\ID|OP [4]),
	.cin(gnd),
	.combout(\ctrl_unit|Selector37~9_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|Selector37~9 .lut_mask = 16'h0FFC;
defparam \ctrl_unit|Selector37~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y23_N20
cycloneive_lcell_comb \ctrl_unit|Selector5~14 (
// Equation(s):
// \ctrl_unit|Selector5~14_combout  = ((\ID|OP [2] & ((!\ID|OP [1]) # (!\ID|OP [0]))) # (!\ID|OP [2] & (!\ID|OP [0] & !\ID|OP [1]))) # (!\ctrl_unit|Selector37~9_combout )

	.dataa(\ID|OP [2]),
	.datab(\ctrl_unit|Selector37~9_combout ),
	.datac(\ID|OP [0]),
	.datad(\ID|OP [1]),
	.cin(gnd),
	.combout(\ctrl_unit|Selector5~14_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|Selector5~14 .lut_mask = 16'h3BBF;
defparam \ctrl_unit|Selector5~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y23_N30
cycloneive_lcell_comb \ctrl_unit|data_bus_ctrl~5 (
// Equation(s):
// \ctrl_unit|data_bus_ctrl~5_combout  = (!\ID|OP [0] & !\ID|OP [1])

	.dataa(gnd),
	.datab(gnd),
	.datac(\ID|OP [0]),
	.datad(\ID|OP [1]),
	.cin(gnd),
	.combout(\ctrl_unit|data_bus_ctrl~5_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|data_bus_ctrl~5 .lut_mask = 16'h000F;
defparam \ctrl_unit|data_bus_ctrl~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y23_N30
cycloneive_lcell_comb \ctrl_unit|Selector5~6 (
// Equation(s):
// \ctrl_unit|Selector5~6_combout  = (\ID|OP [2] & (!\ID|OP [4] & ((!\ID|OP [0]) # (!\ID|OP [1]))))

	.dataa(\ID|OP [2]),
	.datab(\ID|OP [1]),
	.datac(\ID|OP [0]),
	.datad(\ID|OP [4]),
	.cin(gnd),
	.combout(\ctrl_unit|Selector5~6_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|Selector5~6 .lut_mask = 16'h002A;
defparam \ctrl_unit|Selector5~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y23_N26
cycloneive_lcell_comb \ctrl_unit|Selector5~7 (
// Equation(s):
// \ctrl_unit|Selector5~7_combout  = (\ctrl_unit|alu_rnum_dst [3] & (((!\ctrl_unit|cex_code_ctrl|result~combout  & !\ID|OP [3])) # (!\ctrl_unit|Selector5~6_combout )))

	.dataa(\ctrl_unit|Selector5~6_combout ),
	.datab(\ctrl_unit|cex_code_ctrl|result~combout ),
	.datac(\ID|OP [3]),
	.datad(\ctrl_unit|alu_rnum_dst [3]),
	.cin(gnd),
	.combout(\ctrl_unit|Selector5~7_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|Selector5~7 .lut_mask = 16'h5700;
defparam \ctrl_unit|Selector5~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y23_N2
cycloneive_lcell_comb \ctrl_unit|Selector5~8 (
// Equation(s):
// \ctrl_unit|Selector5~8_combout  = (\ID|OP [3] & (!\ID|OP [2] & ((\ctrl_unit|cex_code_ctrl|result~combout ) # (\ID|OP [4])))) # (!\ID|OP [3] & (((\ID|OP [4]))))

	.dataa(\ID|OP [3]),
	.datab(\ctrl_unit|cex_code_ctrl|result~combout ),
	.datac(\ID|OP [2]),
	.datad(\ID|OP [4]),
	.cin(gnd),
	.combout(\ctrl_unit|Selector5~8_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|Selector5~8 .lut_mask = 16'h5F08;
defparam \ctrl_unit|Selector5~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y23_N24
cycloneive_lcell_comb \ctrl_unit|Selector5~9 (
// Equation(s):
// \ctrl_unit|Selector5~9_combout  = (\ctrl_unit|Selector5~14_combout  & (\ctrl_unit|Selector5~7_combout  & ((!\ctrl_unit|Selector5~8_combout ) # (!\ctrl_unit|data_bus_ctrl~5_combout ))))

	.dataa(\ctrl_unit|Selector5~14_combout ),
	.datab(\ctrl_unit|data_bus_ctrl~5_combout ),
	.datac(\ctrl_unit|Selector5~7_combout ),
	.datad(\ctrl_unit|Selector5~8_combout ),
	.cin(gnd),
	.combout(\ctrl_unit|Selector5~9_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|Selector5~9 .lut_mask = 16'h20A0;
defparam \ctrl_unit|Selector5~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y24_N26
cycloneive_lcell_comb \ctrl_unit|Selector5~4 (
// Equation(s):
// \ctrl_unit|Selector5~4_combout  = (\ID|OP [4]) # (((\ID|OP [3]) # (!\ID|OP [1])) # (!\ID|OP [2]))

	.dataa(\ID|OP [4]),
	.datab(\ID|OP [2]),
	.datac(\ID|OP [3]),
	.datad(\ID|OP [1]),
	.cin(gnd),
	.combout(\ctrl_unit|Selector5~4_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|Selector5~4 .lut_mask = 16'hFBFF;
defparam \ctrl_unit|Selector5~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y24_N20
cycloneive_lcell_comb \ctrl_unit|Selector5~5 (
// Equation(s):
// \ctrl_unit|Selector5~5_combout  = (\ctrl_unit|Selector5~4_combout  & (\ctrl_unit|alu_rnum_dst [3] & ((!\ID|PRPO~q ) # (!\ctrl_unit|addr_rnum_src[0]~2_combout ))))

	.dataa(\ctrl_unit|addr_rnum_src[0]~2_combout ),
	.datab(\ID|PRPO~q ),
	.datac(\ctrl_unit|Selector5~4_combout ),
	.datad(\ctrl_unit|alu_rnum_dst [3]),
	.cin(gnd),
	.combout(\ctrl_unit|Selector5~5_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|Selector5~5 .lut_mask = 16'h7000;
defparam \ctrl_unit|Selector5~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y24_N6
cycloneive_lcell_comb \ctrl_unit|Selector5~10 (
// Equation(s):
// \ctrl_unit|Selector5~10_combout  = (\ID|OP [5] & (((\ctrl_unit|Selector5~5_combout ) # (!\ctrl_unit|cpucycle [0])))) # (!\ID|OP [5] & (\ctrl_unit|Selector5~9_combout  & ((\ctrl_unit|cpucycle [0]))))

	.dataa(\ctrl_unit|Selector5~9_combout ),
	.datab(\ID|OP [5]),
	.datac(\ctrl_unit|Selector5~5_combout ),
	.datad(\ctrl_unit|cpucycle [0]),
	.cin(gnd),
	.combout(\ctrl_unit|Selector5~10_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|Selector5~10 .lut_mask = 16'hE2CC;
defparam \ctrl_unit|Selector5~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y24_N30
cycloneive_lcell_comb \ctrl_unit|Selector5~13 (
// Equation(s):
// \ctrl_unit|Selector5~13_combout  = (\ctrl_unit|alu_rnum_dst [3] & ((\ID|OP [0]) # ((\ID|OP [1]) # (!\ctrl_unit|ctrl_reg_bus~5_combout ))))

	.dataa(\ID|OP [0]),
	.datab(\ctrl_unit|alu_rnum_dst [3]),
	.datac(\ID|OP [1]),
	.datad(\ctrl_unit|ctrl_reg_bus~5_combout ),
	.cin(gnd),
	.combout(\ctrl_unit|Selector5~13_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|Selector5~13 .lut_mask = 16'hC8CC;
defparam \ctrl_unit|Selector5~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y24_N16
cycloneive_lcell_comb \ctrl_unit|Selector5~12 (
// Equation(s):
// \ctrl_unit|Selector5~12_combout  = (\ctrl_unit|Selector5~10_combout  & ((\ctrl_unit|Selector5~11_combout ) # ((\ctrl_unit|cpucycle [0])))) # (!\ctrl_unit|Selector5~10_combout  & (((\ctrl_unit|Selector5~13_combout  & !\ctrl_unit|cpucycle [0]))))

	.dataa(\ctrl_unit|Selector5~11_combout ),
	.datab(\ctrl_unit|Selector5~10_combout ),
	.datac(\ctrl_unit|Selector5~13_combout ),
	.datad(\ctrl_unit|cpucycle [0]),
	.cin(gnd),
	.combout(\ctrl_unit|Selector5~12_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|Selector5~12 .lut_mask = 16'hCCB8;
defparam \ctrl_unit|Selector5~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y24_N17
dffeas \ctrl_unit|alu_rnum_dst[3] (
	.clk(\Clock~clkctrl_outclk ),
	.d(\ctrl_unit|Selector5~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\ctrl_unit|cpucycle [2]),
	.sload(gnd),
	.ena(\ctrl_unit|dbus_rnum_dst[1]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ctrl_unit|alu_rnum_dst [3]),
	.prn(vcc));
// synopsys translate_off
defparam \ctrl_unit|alu_rnum_dst[3] .is_wysiwyg = "true";
defparam \ctrl_unit|alu_rnum_dst[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y24_N28
cycloneive_lcell_comb \reg_file[15][1]~feeder (
// Equation(s):
// \reg_file[15][1]~feeder_combout  = \reg_file~9_combout 

	.dataa(gnd),
	.datab(\reg_file~9_combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg_file[15][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file[15][1]~feeder .lut_mask = 16'hCCCC;
defparam \reg_file[15][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y24_N29
dffeas \reg_file[15][1] (
	.clk(!\Clock~clkctrl_outclk ),
	.d(\reg_file[15][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file[15][0]~55_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file[15][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file[15][1] .is_wysiwyg = "true";
defparam \reg_file[15][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y25_N23
dffeas \reg_file[3][1] (
	.clk(!\Clock~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg_file~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file[3][0]~46_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file[3][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file[3][1] .is_wysiwyg = "true";
defparam \reg_file[3][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y23_N9
dffeas \reg_file[7][1] (
	.clk(!\Clock~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg_file~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file[7][7]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file[7][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file[7][1] .is_wysiwyg = "true";
defparam \reg_file[7][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y25_N26
cycloneive_lcell_comb \Mux46~7 (
// Equation(s):
// \Mux46~7_combout  = (\ctrl_unit|alu_rnum_dst [3] & (\ctrl_unit|alu_rnum_dst [2])) # (!\ctrl_unit|alu_rnum_dst [3] & ((\ctrl_unit|alu_rnum_dst [2] & ((\reg_file[7][1]~q ))) # (!\ctrl_unit|alu_rnum_dst [2] & (\reg_file[3][1]~q ))))

	.dataa(\ctrl_unit|alu_rnum_dst [3]),
	.datab(\ctrl_unit|alu_rnum_dst [2]),
	.datac(\reg_file[3][1]~q ),
	.datad(\reg_file[7][1]~q ),
	.cin(gnd),
	.combout(\Mux46~7_combout ),
	.cout());
// synopsys translate_off
defparam \Mux46~7 .lut_mask = 16'hDC98;
defparam \Mux46~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y24_N15
dffeas \reg_file[11][1] (
	.clk(!\Clock~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg_file~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file[11][0]~48_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file[11][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file[11][1] .is_wysiwyg = "true";
defparam \reg_file[11][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y25_N8
cycloneive_lcell_comb \Mux46~8 (
// Equation(s):
// \Mux46~8_combout  = (\ctrl_unit|alu_rnum_dst [3] & ((\Mux46~7_combout  & (\reg_file[15][1]~q )) # (!\Mux46~7_combout  & ((\reg_file[11][1]~q ))))) # (!\ctrl_unit|alu_rnum_dst [3] & (((\Mux46~7_combout ))))

	.dataa(\ctrl_unit|alu_rnum_dst [3]),
	.datab(\reg_file[15][1]~q ),
	.datac(\Mux46~7_combout ),
	.datad(\reg_file[11][1]~q ),
	.cin(gnd),
	.combout(\Mux46~8_combout ),
	.cout());
// synopsys translate_off
defparam \Mux46~8 .lut_mask = 16'hDAD0;
defparam \Mux46~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y24_N17
dffeas \reg_file[9][1] (
	.clk(!\Clock~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg_file~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file[9][0]~45_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file[9][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file[9][1] .is_wysiwyg = "true";
defparam \reg_file[9][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y24_N21
dffeas \reg_file[13][1] (
	.clk(!\Clock~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg_file~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file[13][0]~53_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file[13][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file[13][1] .is_wysiwyg = "true";
defparam \reg_file[13][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y20_N13
dffeas \reg_file[5][1] (
	.clk(!\Clock~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg_file~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file[5][0]~54_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file[5][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file[5][1] .is_wysiwyg = "true";
defparam \reg_file[5][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y25_N17
dffeas \reg_file[1][1] (
	.clk(!\Clock~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg_file~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file[1][0]~47_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file[1][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file[1][1] .is_wysiwyg = "true";
defparam \reg_file[1][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y24_N6
cycloneive_lcell_comb \Mux46~0 (
// Equation(s):
// \Mux46~0_combout  = (\ctrl_unit|alu_rnum_dst [3] & (\ctrl_unit|alu_rnum_dst [2])) # (!\ctrl_unit|alu_rnum_dst [3] & ((\ctrl_unit|alu_rnum_dst [2] & (\reg_file[5][1]~q )) # (!\ctrl_unit|alu_rnum_dst [2] & ((\reg_file[1][1]~q )))))

	.dataa(\ctrl_unit|alu_rnum_dst [3]),
	.datab(\ctrl_unit|alu_rnum_dst [2]),
	.datac(\reg_file[5][1]~q ),
	.datad(\reg_file[1][1]~q ),
	.cin(gnd),
	.combout(\Mux46~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux46~0 .lut_mask = 16'hD9C8;
defparam \Mux46~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y24_N20
cycloneive_lcell_comb \Mux46~1 (
// Equation(s):
// \Mux46~1_combout  = (\ctrl_unit|alu_rnum_dst [3] & ((\Mux46~0_combout  & ((\reg_file[13][1]~q ))) # (!\Mux46~0_combout  & (\reg_file[9][1]~q )))) # (!\ctrl_unit|alu_rnum_dst [3] & (((\Mux46~0_combout ))))

	.dataa(\ctrl_unit|alu_rnum_dst [3]),
	.datab(\reg_file[9][1]~q ),
	.datac(\reg_file[13][1]~q ),
	.datad(\Mux46~0_combout ),
	.cin(gnd),
	.combout(\Mux46~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux46~1 .lut_mask = 16'hF588;
defparam \Mux46~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y26_N8
cycloneive_lcell_comb \reg_file[5][4]~feeder (
// Equation(s):
// \reg_file[5][4]~feeder_combout  = \reg_file~15_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\reg_file~15_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg_file[5][4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file[5][4]~feeder .lut_mask = 16'hF0F0;
defparam \reg_file[5][4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y26_N9
dffeas \reg_file[5][4] (
	.clk(!\Clock~clkctrl_outclk ),
	.d(\reg_file[5][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file[5][0]~54_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file[5][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file[5][4] .is_wysiwyg = "true";
defparam \reg_file[5][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y24_N11
dffeas \reg_file[6][4] (
	.clk(!\Clock~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg_file~15_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file[6][0]~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file[6][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file[6][4] .is_wysiwyg = "true";
defparam \reg_file[6][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y24_N21
dffeas \reg_file[4][4] (
	.clk(!\Clock~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg_file~15_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file[4][0]~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file[4][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file[4][4] .is_wysiwyg = "true";
defparam \reg_file[4][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y24_N22
cycloneive_lcell_comb \Mux43~0 (
// Equation(s):
// \Mux43~0_combout  = (\ctrl_unit|alu_rnum_dst [1] & ((\reg_file[6][4]~q ) # ((\ctrl_unit|alu_rnum_dst [0])))) # (!\ctrl_unit|alu_rnum_dst [1] & (((!\ctrl_unit|alu_rnum_dst [0] & \reg_file[4][4]~q ))))

	.dataa(\reg_file[6][4]~q ),
	.datab(\ctrl_unit|alu_rnum_dst [1]),
	.datac(\ctrl_unit|alu_rnum_dst [0]),
	.datad(\reg_file[4][4]~q ),
	.cin(gnd),
	.combout(\Mux43~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux43~0 .lut_mask = 16'hCBC8;
defparam \Mux43~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y23_N21
dffeas \reg_file[7][4] (
	.clk(!\Clock~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg_file~15_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file[7][7]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file[7][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file[7][4] .is_wysiwyg = "true";
defparam \reg_file[7][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y26_N12
cycloneive_lcell_comb \Mux43~1 (
// Equation(s):
// \Mux43~1_combout  = (\ctrl_unit|alu_rnum_dst [0] & ((\Mux43~0_combout  & ((\reg_file[7][4]~q ))) # (!\Mux43~0_combout  & (\reg_file[5][4]~q )))) # (!\ctrl_unit|alu_rnum_dst [0] & (((\Mux43~0_combout ))))

	.dataa(\ctrl_unit|alu_rnum_dst [0]),
	.datab(\reg_file[5][4]~q ),
	.datac(\Mux43~0_combout ),
	.datad(\reg_file[7][4]~q ),
	.cin(gnd),
	.combout(\Mux43~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux43~1 .lut_mask = 16'hF858;
defparam \Mux43~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y23_N9
dffeas \reg_file[15][4] (
	.clk(!\Clock~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg_file~15_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file[15][0]~55_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file[15][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file[15][4] .is_wysiwyg = "true";
defparam \reg_file[15][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y23_N23
dffeas \reg_file[12][4] (
	.clk(!\Clock~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg_file~15_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file[12][0]~41_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file[12][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file[12][4] .is_wysiwyg = "true";
defparam \reg_file[12][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y24_N11
dffeas \reg_file[14][4] (
	.clk(!\Clock~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg_file~15_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file[14][0]~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file[14][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file[14][4] .is_wysiwyg = "true";
defparam \reg_file[14][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y23_N22
cycloneive_lcell_comb \Mux43~7 (
// Equation(s):
// \Mux43~7_combout  = (\ctrl_unit|alu_rnum_dst [0] & (\ctrl_unit|alu_rnum_dst [1])) # (!\ctrl_unit|alu_rnum_dst [0] & ((\ctrl_unit|alu_rnum_dst [1] & ((\reg_file[14][4]~q ))) # (!\ctrl_unit|alu_rnum_dst [1] & (\reg_file[12][4]~q ))))

	.dataa(\ctrl_unit|alu_rnum_dst [0]),
	.datab(\ctrl_unit|alu_rnum_dst [1]),
	.datac(\reg_file[12][4]~q ),
	.datad(\reg_file[14][4]~q ),
	.cin(gnd),
	.combout(\Mux43~7_combout ),
	.cout());
// synopsys translate_off
defparam \Mux43~7 .lut_mask = 16'hDC98;
defparam \Mux43~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y22_N3
dffeas \reg_file[13][4] (
	.clk(!\Clock~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg_file~15_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file[13][0]~53_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file[13][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file[13][4] .is_wysiwyg = "true";
defparam \reg_file[13][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y23_N10
cycloneive_lcell_comb \Mux43~8 (
// Equation(s):
// \Mux43~8_combout  = (\ctrl_unit|alu_rnum_dst [0] & ((\Mux43~7_combout  & (\reg_file[15][4]~q )) # (!\Mux43~7_combout  & ((\reg_file[13][4]~q ))))) # (!\ctrl_unit|alu_rnum_dst [0] & (((\Mux43~7_combout ))))

	.dataa(\ctrl_unit|alu_rnum_dst [0]),
	.datab(\reg_file[15][4]~q ),
	.datac(\Mux43~7_combout ),
	.datad(\reg_file[13][4]~q ),
	.cin(gnd),
	.combout(\Mux43~8_combout ),
	.cout());
// synopsys translate_off
defparam \Mux43~8 .lut_mask = 16'hDAD0;
defparam \Mux43~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y23_N21
dffeas \reg_file[3][4] (
	.clk(!\Clock~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg_file~15_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file[3][0]~46_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file[3][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file[3][4] .is_wysiwyg = "true";
defparam \reg_file[3][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y25_N7
dffeas \reg_file[0][4] (
	.clk(!\Clock~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg_file~15_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file[0][0]~51_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file[0][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file[0][4] .is_wysiwyg = "true";
defparam \reg_file[0][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y23_N19
dffeas \reg_file[1][4] (
	.clk(!\Clock~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg_file~15_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file[1][0]~47_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file[1][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file[1][4] .is_wysiwyg = "true";
defparam \reg_file[1][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y26_N16
cycloneive_lcell_comb \Mux43~4 (
// Equation(s):
// \Mux43~4_combout  = (\ctrl_unit|alu_rnum_dst [1] & (\ctrl_unit|alu_rnum_dst [0])) # (!\ctrl_unit|alu_rnum_dst [1] & ((\ctrl_unit|alu_rnum_dst [0] & ((\reg_file[1][4]~q ))) # (!\ctrl_unit|alu_rnum_dst [0] & (\reg_file[0][4]~q ))))

	.dataa(\ctrl_unit|alu_rnum_dst [1]),
	.datab(\ctrl_unit|alu_rnum_dst [0]),
	.datac(\reg_file[0][4]~q ),
	.datad(\reg_file[1][4]~q ),
	.cin(gnd),
	.combout(\Mux43~4_combout ),
	.cout());
// synopsys translate_off
defparam \Mux43~4 .lut_mask = 16'hDC98;
defparam \Mux43~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y24_N1
dffeas \reg_file[2][4] (
	.clk(!\Clock~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg_file~15_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file[2][0]~50_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file[2][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file[2][4] .is_wysiwyg = "true";
defparam \reg_file[2][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y26_N14
cycloneive_lcell_comb \Mux43~5 (
// Equation(s):
// \Mux43~5_combout  = (\Mux43~4_combout  & ((\reg_file[3][4]~q ) # ((!\ctrl_unit|alu_rnum_dst [1])))) # (!\Mux43~4_combout  & (((\ctrl_unit|alu_rnum_dst [1] & \reg_file[2][4]~q ))))

	.dataa(\reg_file[3][4]~q ),
	.datab(\Mux43~4_combout ),
	.datac(\ctrl_unit|alu_rnum_dst [1]),
	.datad(\reg_file[2][4]~q ),
	.cin(gnd),
	.combout(\Mux43~5_combout ),
	.cout());
// synopsys translate_off
defparam \Mux43~5 .lut_mask = 16'hBC8C;
defparam \Mux43~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y21_N10
cycloneive_lcell_comb \reg_file[10][4]~feeder (
// Equation(s):
// \reg_file[10][4]~feeder_combout  = \reg_file~15_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\reg_file~15_combout ),
	.cin(gnd),
	.combout(\reg_file[10][4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file[10][4]~feeder .lut_mask = 16'hFF00;
defparam \reg_file[10][4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y21_N11
dffeas \reg_file[10][4] (
	.clk(!\Clock~clkctrl_outclk ),
	.d(\reg_file[10][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file[10][0]~52_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file[10][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file[10][4] .is_wysiwyg = "true";
defparam \reg_file[10][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y19_N21
dffeas \reg_file[11][4] (
	.clk(!\Clock~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg_file~15_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file[11][0]~48_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file[11][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file[11][4] .is_wysiwyg = "true";
defparam \reg_file[11][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X69_Y22_N15
dffeas \reg_file[8][4] (
	.clk(!\Clock~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg_file~15_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file[8][0]~49_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file[8][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file[8][4] .is_wysiwyg = "true";
defparam \reg_file[8][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X69_Y22_N13
dffeas \reg_file[9][4] (
	.clk(!\Clock~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg_file~15_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file[9][0]~45_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file[9][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file[9][4] .is_wysiwyg = "true";
defparam \reg_file[9][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y22_N12
cycloneive_lcell_comb \Mux43~2 (
// Equation(s):
// \Mux43~2_combout  = (\ctrl_unit|alu_rnum_dst [0] & (((\reg_file[9][4]~q ) # (\ctrl_unit|alu_rnum_dst [1])))) # (!\ctrl_unit|alu_rnum_dst [0] & (\reg_file[8][4]~q  & ((!\ctrl_unit|alu_rnum_dst [1]))))

	.dataa(\ctrl_unit|alu_rnum_dst [0]),
	.datab(\reg_file[8][4]~q ),
	.datac(\reg_file[9][4]~q ),
	.datad(\ctrl_unit|alu_rnum_dst [1]),
	.cin(gnd),
	.combout(\Mux43~2_combout ),
	.cout());
// synopsys translate_off
defparam \Mux43~2 .lut_mask = 16'hAAE4;
defparam \Mux43~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y26_N10
cycloneive_lcell_comb \Mux43~3 (
// Equation(s):
// \Mux43~3_combout  = (\ctrl_unit|alu_rnum_dst [1] & ((\Mux43~2_combout  & ((\reg_file[11][4]~q ))) # (!\Mux43~2_combout  & (\reg_file[10][4]~q )))) # (!\ctrl_unit|alu_rnum_dst [1] & (((\Mux43~2_combout ))))

	.dataa(\ctrl_unit|alu_rnum_dst [1]),
	.datab(\reg_file[10][4]~q ),
	.datac(\reg_file[11][4]~q ),
	.datad(\Mux43~2_combout ),
	.cin(gnd),
	.combout(\Mux43~3_combout ),
	.cout());
// synopsys translate_off
defparam \Mux43~3 .lut_mask = 16'hF588;
defparam \Mux43~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y26_N28
cycloneive_lcell_comb \Mux43~6 (
// Equation(s):
// \Mux43~6_combout  = (\ctrl_unit|alu_rnum_dst [2] & (((\ctrl_unit|alu_rnum_dst [3])))) # (!\ctrl_unit|alu_rnum_dst [2] & ((\ctrl_unit|alu_rnum_dst [3] & ((\Mux43~3_combout ))) # (!\ctrl_unit|alu_rnum_dst [3] & (\Mux43~5_combout ))))

	.dataa(\ctrl_unit|alu_rnum_dst [2]),
	.datab(\Mux43~5_combout ),
	.datac(\ctrl_unit|alu_rnum_dst [3]),
	.datad(\Mux43~3_combout ),
	.cin(gnd),
	.combout(\Mux43~6_combout ),
	.cout());
// synopsys translate_off
defparam \Mux43~6 .lut_mask = 16'hF4A4;
defparam \Mux43~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y26_N30
cycloneive_lcell_comb \Mux43~9 (
// Equation(s):
// \Mux43~9_combout  = (\ctrl_unit|alu_rnum_dst [2] & ((\Mux43~6_combout  & ((\Mux43~8_combout ))) # (!\Mux43~6_combout  & (\Mux43~1_combout )))) # (!\ctrl_unit|alu_rnum_dst [2] & (((\Mux43~6_combout ))))

	.dataa(\Mux43~1_combout ),
	.datab(\Mux43~8_combout ),
	.datac(\ctrl_unit|alu_rnum_dst [2]),
	.datad(\Mux43~6_combout ),
	.cin(gnd),
	.combout(\Mux43~9_combout ),
	.cout());
// synopsys translate_off
defparam \Mux43~9 .lut_mask = 16'hCFA0;
defparam \Mux43~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y22_N14
cycloneive_lcell_comb \s_bus[4]~44 (
// Equation(s):
// \s_bus[4]~44_combout  = (\ctrl_unit|alu_rnum_src [0] & ((\ctrl_unit|alu_rnum_src [2]) # ((\reg_file[9][4]~q )))) # (!\ctrl_unit|alu_rnum_src [0] & (!\ctrl_unit|alu_rnum_src [2] & (\reg_file[8][4]~q )))

	.dataa(\ctrl_unit|alu_rnum_src [0]),
	.datab(\ctrl_unit|alu_rnum_src [2]),
	.datac(\reg_file[8][4]~q ),
	.datad(\reg_file[9][4]~q ),
	.cin(gnd),
	.combout(\s_bus[4]~44_combout ),
	.cout());
// synopsys translate_off
defparam \s_bus[4]~44 .lut_mask = 16'hBA98;
defparam \s_bus[4]~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y22_N2
cycloneive_lcell_comb \s_bus[4]~45 (
// Equation(s):
// \s_bus[4]~45_combout  = (\ctrl_unit|alu_rnum_src [2] & ((\s_bus[4]~44_combout  & ((\reg_file[13][4]~q ))) # (!\s_bus[4]~44_combout  & (\reg_file[12][4]~q )))) # (!\ctrl_unit|alu_rnum_src [2] & (((\s_bus[4]~44_combout ))))

	.dataa(\reg_file[12][4]~q ),
	.datab(\ctrl_unit|alu_rnum_src [2]),
	.datac(\reg_file[13][4]~q ),
	.datad(\s_bus[4]~44_combout ),
	.cin(gnd),
	.combout(\s_bus[4]~45_combout ),
	.cout());
// synopsys translate_off
defparam \s_bus[4]~45 .lut_mask = 16'hF388;
defparam \s_bus[4]~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y21_N14
cycloneive_lcell_comb \s_bus[4]~51 (
// Equation(s):
// \s_bus[4]~51_combout  = (\ctrl_unit|alu_rnum_src [2] & (((\ctrl_unit|alu_rnum_src [0])))) # (!\ctrl_unit|alu_rnum_src [2] & ((\ctrl_unit|alu_rnum_src [0] & ((\reg_file[11][4]~q ))) # (!\ctrl_unit|alu_rnum_src [0] & (\reg_file[10][4]~q ))))

	.dataa(\ctrl_unit|alu_rnum_src [2]),
	.datab(\reg_file[10][4]~q ),
	.datac(\ctrl_unit|alu_rnum_src [0]),
	.datad(\reg_file[11][4]~q ),
	.cin(gnd),
	.combout(\s_bus[4]~51_combout ),
	.cout());
// synopsys translate_off
defparam \s_bus[4]~51 .lut_mask = 16'hF4A4;
defparam \s_bus[4]~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y23_N8
cycloneive_lcell_comb \s_bus[4]~52 (
// Equation(s):
// \s_bus[4]~52_combout  = (\ctrl_unit|alu_rnum_src [2] & ((\s_bus[4]~51_combout  & ((\reg_file[15][4]~q ))) # (!\s_bus[4]~51_combout  & (\reg_file[14][4]~q )))) # (!\ctrl_unit|alu_rnum_src [2] & (((\s_bus[4]~51_combout ))))

	.dataa(\ctrl_unit|alu_rnum_src [2]),
	.datab(\reg_file[14][4]~q ),
	.datac(\reg_file[15][4]~q ),
	.datad(\s_bus[4]~51_combout ),
	.cin(gnd),
	.combout(\s_bus[4]~52_combout ),
	.cout());
// synopsys translate_off
defparam \s_bus[4]~52 .lut_mask = 16'hF588;
defparam \s_bus[4]~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y26_N20
cycloneive_lcell_comb \s_bus[4]~48 (
// Equation(s):
// \s_bus[4]~48_combout  = (\ctrl_unit|alu_rnum_src [0] & ((\reg_file[1][4]~q ) # ((\ctrl_unit|alu_rnum_src [2])))) # (!\ctrl_unit|alu_rnum_src [0] & (((!\ctrl_unit|alu_rnum_src [2] & \reg_file[0][4]~q ))))

	.dataa(\ctrl_unit|alu_rnum_src [0]),
	.datab(\reg_file[1][4]~q ),
	.datac(\ctrl_unit|alu_rnum_src [2]),
	.datad(\reg_file[0][4]~q ),
	.cin(gnd),
	.combout(\s_bus[4]~48_combout ),
	.cout());
// synopsys translate_off
defparam \s_bus[4]~48 .lut_mask = 16'hADA8;
defparam \s_bus[4]~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y26_N26
cycloneive_lcell_comb \s_bus[4]~49 (
// Equation(s):
// \s_bus[4]~49_combout  = (\ctrl_unit|alu_rnum_src [2] & ((\s_bus[4]~48_combout  & ((\reg_file[5][4]~q ))) # (!\s_bus[4]~48_combout  & (\reg_file[4][4]~q )))) # (!\ctrl_unit|alu_rnum_src [2] & (((\s_bus[4]~48_combout ))))

	.dataa(\reg_file[4][4]~q ),
	.datab(\ctrl_unit|alu_rnum_src [2]),
	.datac(\reg_file[5][4]~q ),
	.datad(\s_bus[4]~48_combout ),
	.cin(gnd),
	.combout(\s_bus[4]~49_combout ),
	.cout());
// synopsys translate_off
defparam \s_bus[4]~49 .lut_mask = 16'hF388;
defparam \s_bus[4]~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y24_N28
cycloneive_lcell_comb \s_bus[4]~46 (
// Equation(s):
// \s_bus[4]~46_combout  = (\ctrl_unit|alu_rnum_src [0] & (((\ctrl_unit|alu_rnum_src [2])))) # (!\ctrl_unit|alu_rnum_src [0] & ((\ctrl_unit|alu_rnum_src [2] & (\reg_file[6][4]~q )) # (!\ctrl_unit|alu_rnum_src [2] & ((\reg_file[2][4]~q )))))

	.dataa(\reg_file[6][4]~q ),
	.datab(\reg_file[2][4]~q ),
	.datac(\ctrl_unit|alu_rnum_src [0]),
	.datad(\ctrl_unit|alu_rnum_src [2]),
	.cin(gnd),
	.combout(\s_bus[4]~46_combout ),
	.cout());
// synopsys translate_off
defparam \s_bus[4]~46 .lut_mask = 16'hFA0C;
defparam \s_bus[4]~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y23_N20
cycloneive_lcell_comb \s_bus[4]~47 (
// Equation(s):
// \s_bus[4]~47_combout  = (\ctrl_unit|alu_rnum_src [0] & ((\s_bus[4]~46_combout  & (\reg_file[7][4]~q )) # (!\s_bus[4]~46_combout  & ((\reg_file[3][4]~q ))))) # (!\ctrl_unit|alu_rnum_src [0] & (((\s_bus[4]~46_combout ))))

	.dataa(\reg_file[7][4]~q ),
	.datab(\ctrl_unit|alu_rnum_src [0]),
	.datac(\reg_file[3][4]~q ),
	.datad(\s_bus[4]~46_combout ),
	.cin(gnd),
	.combout(\s_bus[4]~47_combout ),
	.cout());
// synopsys translate_off
defparam \s_bus[4]~47 .lut_mask = 16'hBBC0;
defparam \s_bus[4]~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y26_N24
cycloneive_lcell_comb \s_bus[4]~50 (
// Equation(s):
// \s_bus[4]~50_combout  = (\ctrl_unit|alu_rnum_src [3] & (\ctrl_unit|alu_rnum_src [1])) # (!\ctrl_unit|alu_rnum_src [3] & ((\ctrl_unit|alu_rnum_src [1] & ((\s_bus[4]~47_combout ))) # (!\ctrl_unit|alu_rnum_src [1] & (\s_bus[4]~49_combout ))))

	.dataa(\ctrl_unit|alu_rnum_src [3]),
	.datab(\ctrl_unit|alu_rnum_src [1]),
	.datac(\s_bus[4]~49_combout ),
	.datad(\s_bus[4]~47_combout ),
	.cin(gnd),
	.combout(\s_bus[4]~50_combout ),
	.cout());
// synopsys translate_off
defparam \s_bus[4]~50 .lut_mask = 16'hDC98;
defparam \s_bus[4]~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y26_N2
cycloneive_lcell_comb \s_bus[4]~53 (
// Equation(s):
// \s_bus[4]~53_combout  = (\ctrl_unit|alu_rnum_src [3] & ((\s_bus[4]~50_combout  & ((\s_bus[4]~52_combout ))) # (!\s_bus[4]~50_combout  & (\s_bus[4]~45_combout )))) # (!\ctrl_unit|alu_rnum_src [3] & (((\s_bus[4]~50_combout ))))

	.dataa(\ctrl_unit|alu_rnum_src [3]),
	.datab(\s_bus[4]~45_combout ),
	.datac(\s_bus[4]~52_combout ),
	.datad(\s_bus[4]~50_combout ),
	.cin(gnd),
	.combout(\s_bus[4]~53_combout ),
	.cout());
// synopsys translate_off
defparam \s_bus[4]~53 .lut_mask = 16'hF588;
defparam \s_bus[4]~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y26_N0
cycloneive_lcell_comb \s_bus[4]~54 (
// Equation(s):
// \s_bus[4]~54_combout  = (\ctrl_unit|s_bus_ctrl~q ) # ((\ctrl_unit|alu_rnum_src [4] & (\reg_file[16][4]~q )) # (!\ctrl_unit|alu_rnum_src [4] & ((\s_bus[4]~53_combout ))))

	.dataa(\ctrl_unit|s_bus_ctrl~q ),
	.datab(\ctrl_unit|alu_rnum_src [4]),
	.datac(\reg_file[16][4]~q ),
	.datad(\s_bus[4]~53_combout ),
	.cin(gnd),
	.combout(\s_bus[4]~54_combout ),
	.cout());
// synopsys translate_off
defparam \s_bus[4]~54 .lut_mask = 16'hFBEA;
defparam \s_bus[4]~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y23_N18
cycloneive_lcell_comb \reg_file[13][3]~feeder (
// Equation(s):
// \reg_file[13][3]~feeder_combout  = \reg_file~13_combout 

	.dataa(gnd),
	.datab(\reg_file~13_combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg_file[13][3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file[13][3]~feeder .lut_mask = 16'hCCCC;
defparam \reg_file[13][3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y23_N19
dffeas \reg_file[13][3] (
	.clk(!\Clock~clkctrl_outclk ),
	.d(\reg_file[13][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file[13][0]~53_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file[13][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file[13][3] .is_wysiwyg = "true";
defparam \reg_file[13][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y23_N17
dffeas \reg_file[5][3] (
	.clk(!\Clock~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg_file~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file[5][0]~54_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file[5][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file[5][3] .is_wysiwyg = "true";
defparam \reg_file[5][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y23_N16
cycloneive_lcell_comb \s_bus[3]~40 (
// Equation(s):
// \s_bus[3]~40_combout  = (\ctrl_unit|alu_rnum_src [3] & (((\ctrl_unit|alu_rnum_src [1])))) # (!\ctrl_unit|alu_rnum_src [3] & ((\ctrl_unit|alu_rnum_src [1] & (\reg_file[7][3]~q )) # (!\ctrl_unit|alu_rnum_src [1] & ((\reg_file[5][3]~q )))))

	.dataa(\reg_file[7][3]~q ),
	.datab(\ctrl_unit|alu_rnum_src [3]),
	.datac(\reg_file[5][3]~q ),
	.datad(\ctrl_unit|alu_rnum_src [1]),
	.cin(gnd),
	.combout(\s_bus[3]~40_combout ),
	.cout());
// synopsys translate_off
defparam \s_bus[3]~40 .lut_mask = 16'hEE30;
defparam \s_bus[3]~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y23_N4
cycloneive_lcell_comb \s_bus[3]~41 (
// Equation(s):
// \s_bus[3]~41_combout  = (\ctrl_unit|alu_rnum_src [3] & ((\s_bus[3]~40_combout  & ((\reg_file[15][3]~q ))) # (!\s_bus[3]~40_combout  & (\reg_file[13][3]~q )))) # (!\ctrl_unit|alu_rnum_src [3] & (((\s_bus[3]~40_combout ))))

	.dataa(\reg_file[13][3]~q ),
	.datab(\ctrl_unit|alu_rnum_src [3]),
	.datac(\reg_file[15][3]~q ),
	.datad(\s_bus[3]~40_combout ),
	.cin(gnd),
	.combout(\s_bus[3]~41_combout ),
	.cout());
// synopsys translate_off
defparam \s_bus[3]~41 .lut_mask = 16'hF388;
defparam \s_bus[3]~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y21_N25
dffeas \reg_file[3][3] (
	.clk(!\Clock~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg_file~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file[3][0]~46_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file[3][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file[3][3] .is_wysiwyg = "true";
defparam \reg_file[3][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y21_N24
cycloneive_lcell_comb \reg_file[1][3]~feeder (
// Equation(s):
// \reg_file[1][3]~feeder_combout  = \reg_file~13_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\reg_file~13_combout ),
	.cin(gnd),
	.combout(\reg_file[1][3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file[1][3]~feeder .lut_mask = 16'hFF00;
defparam \reg_file[1][3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y21_N25
dffeas \reg_file[1][3] (
	.clk(!\Clock~clkctrl_outclk ),
	.d(\reg_file[1][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file[1][0]~47_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file[1][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file[1][3] .is_wysiwyg = "true";
defparam \reg_file[1][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y23_N14
cycloneive_lcell_comb \reg_file[9][3]~feeder (
// Equation(s):
// \reg_file[9][3]~feeder_combout  = \reg_file~13_combout 

	.dataa(gnd),
	.datab(\reg_file~13_combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg_file[9][3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file[9][3]~feeder .lut_mask = 16'hCCCC;
defparam \reg_file[9][3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y23_N15
dffeas \reg_file[9][3] (
	.clk(!\Clock~clkctrl_outclk ),
	.d(\reg_file[9][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file[9][0]~45_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file[9][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file[9][3] .is_wysiwyg = "true";
defparam \reg_file[9][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y21_N8
cycloneive_lcell_comb \s_bus[3]~33 (
// Equation(s):
// \s_bus[3]~33_combout  = (\ctrl_unit|alu_rnum_src [3] & (((\ctrl_unit|alu_rnum_src [1]) # (\reg_file[9][3]~q )))) # (!\ctrl_unit|alu_rnum_src [3] & (\reg_file[1][3]~q  & (!\ctrl_unit|alu_rnum_src [1])))

	.dataa(\ctrl_unit|alu_rnum_src [3]),
	.datab(\reg_file[1][3]~q ),
	.datac(\ctrl_unit|alu_rnum_src [1]),
	.datad(\reg_file[9][3]~q ),
	.cin(gnd),
	.combout(\s_bus[3]~33_combout ),
	.cout());
// synopsys translate_off
defparam \s_bus[3]~33 .lut_mask = 16'hAEA4;
defparam \s_bus[3]~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y21_N15
dffeas \reg_file[11][3] (
	.clk(!\Clock~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg_file~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file[11][0]~48_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file[11][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file[11][3] .is_wysiwyg = "true";
defparam \reg_file[11][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y23_N30
cycloneive_lcell_comb \s_bus[3]~34 (
// Equation(s):
// \s_bus[3]~34_combout  = (\ctrl_unit|alu_rnum_src [1] & ((\s_bus[3]~33_combout  & ((\reg_file[11][3]~q ))) # (!\s_bus[3]~33_combout  & (\reg_file[3][3]~q )))) # (!\ctrl_unit|alu_rnum_src [1] & (((\s_bus[3]~33_combout ))))

	.dataa(\ctrl_unit|alu_rnum_src [1]),
	.datab(\reg_file[3][3]~q ),
	.datac(\s_bus[3]~33_combout ),
	.datad(\reg_file[11][3]~q ),
	.cin(gnd),
	.combout(\s_bus[3]~34_combout ),
	.cout());
// synopsys translate_off
defparam \s_bus[3]~34 .lut_mask = 16'hF858;
defparam \s_bus[3]~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y23_N18
cycloneive_lcell_comb \reg_file[12][3]~feeder (
// Equation(s):
// \reg_file[12][3]~feeder_combout  = \reg_file~13_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\reg_file~13_combout ),
	.cin(gnd),
	.combout(\reg_file[12][3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file[12][3]~feeder .lut_mask = 16'hFF00;
defparam \reg_file[12][3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y23_N19
dffeas \reg_file[12][3] (
	.clk(!\Clock~clkctrl_outclk ),
	.d(\reg_file[12][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file[12][0]~41_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file[12][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file[12][3] .is_wysiwyg = "true";
defparam \reg_file[12][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y24_N31
dffeas \reg_file[14][3] (
	.clk(!\Clock~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg_file~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file[14][0]~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file[14][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file[14][3] .is_wysiwyg = "true";
defparam \reg_file[14][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y24_N1
dffeas \reg_file[4][3] (
	.clk(!\Clock~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg_file~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file[4][0]~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file[4][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file[4][3] .is_wysiwyg = "true";
defparam \reg_file[4][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y24_N9
dffeas \reg_file[6][3] (
	.clk(!\Clock~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg_file~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file[6][0]~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file[6][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file[6][3] .is_wysiwyg = "true";
defparam \reg_file[6][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y24_N18
cycloneive_lcell_comb \s_bus[3]~35 (
// Equation(s):
// \s_bus[3]~35_combout  = (\ctrl_unit|alu_rnum_src [1] & (((\ctrl_unit|alu_rnum_src [3]) # (\reg_file[6][3]~q )))) # (!\ctrl_unit|alu_rnum_src [1] & (\reg_file[4][3]~q  & (!\ctrl_unit|alu_rnum_src [3])))

	.dataa(\ctrl_unit|alu_rnum_src [1]),
	.datab(\reg_file[4][3]~q ),
	.datac(\ctrl_unit|alu_rnum_src [3]),
	.datad(\reg_file[6][3]~q ),
	.cin(gnd),
	.combout(\s_bus[3]~35_combout ),
	.cout());
// synopsys translate_off
defparam \s_bus[3]~35 .lut_mask = 16'hAEA4;
defparam \s_bus[3]~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y24_N30
cycloneive_lcell_comb \s_bus[3]~36 (
// Equation(s):
// \s_bus[3]~36_combout  = (\ctrl_unit|alu_rnum_src [3] & ((\s_bus[3]~35_combout  & ((\reg_file[14][3]~q ))) # (!\s_bus[3]~35_combout  & (\reg_file[12][3]~q )))) # (!\ctrl_unit|alu_rnum_src [3] & (((\s_bus[3]~35_combout ))))

	.dataa(\reg_file[12][3]~q ),
	.datab(\ctrl_unit|alu_rnum_src [3]),
	.datac(\reg_file[14][3]~q ),
	.datad(\s_bus[3]~35_combout ),
	.cin(gnd),
	.combout(\s_bus[3]~36_combout ),
	.cout());
// synopsys translate_off
defparam \s_bus[3]~36 .lut_mask = 16'hF388;
defparam \s_bus[3]~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y21_N30
cycloneive_lcell_comb \reg_file[2][3]~feeder (
// Equation(s):
// \reg_file[2][3]~feeder_combout  = \reg_file~13_combout 

	.dataa(gnd),
	.datab(\reg_file~13_combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg_file[2][3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file[2][3]~feeder .lut_mask = 16'hCCCC;
defparam \reg_file[2][3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y21_N31
dffeas \reg_file[2][3] (
	.clk(!\Clock~clkctrl_outclk ),
	.d(\reg_file[2][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file[2][0]~50_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file[2][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file[2][3] .is_wysiwyg = "true";
defparam \reg_file[2][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y21_N25
dffeas \reg_file[10][3] (
	.clk(!\Clock~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg_file~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file[10][0]~52_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file[10][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file[10][3] .is_wysiwyg = "true";
defparam \reg_file[10][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y24_N4
cycloneive_lcell_comb \reg_file[8][3]~feeder (
// Equation(s):
// \reg_file[8][3]~feeder_combout  = \reg_file~13_combout 

	.dataa(gnd),
	.datab(\reg_file~13_combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg_file[8][3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file[8][3]~feeder .lut_mask = 16'hCCCC;
defparam \reg_file[8][3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y24_N5
dffeas \reg_file[8][3] (
	.clk(!\Clock~clkctrl_outclk ),
	.d(\reg_file[8][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file[8][0]~49_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file[8][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file[8][3] .is_wysiwyg = "true";
defparam \reg_file[8][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y25_N19
dffeas \reg_file[0][3] (
	.clk(!\Clock~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg_file~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file[0][0]~51_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file[0][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file[0][3] .is_wysiwyg = "true";
defparam \reg_file[0][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y24_N18
cycloneive_lcell_comb \s_bus[3]~37 (
// Equation(s):
// \s_bus[3]~37_combout  = (\ctrl_unit|alu_rnum_src [1] & (((\ctrl_unit|alu_rnum_src [3])))) # (!\ctrl_unit|alu_rnum_src [1] & ((\ctrl_unit|alu_rnum_src [3] & (\reg_file[8][3]~q )) # (!\ctrl_unit|alu_rnum_src [3] & ((\reg_file[0][3]~q )))))

	.dataa(\ctrl_unit|alu_rnum_src [1]),
	.datab(\reg_file[8][3]~q ),
	.datac(\ctrl_unit|alu_rnum_src [3]),
	.datad(\reg_file[0][3]~q ),
	.cin(gnd),
	.combout(\s_bus[3]~37_combout ),
	.cout());
// synopsys translate_off
defparam \s_bus[3]~37 .lut_mask = 16'hE5E0;
defparam \s_bus[3]~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y21_N24
cycloneive_lcell_comb \s_bus[3]~38 (
// Equation(s):
// \s_bus[3]~38_combout  = (\ctrl_unit|alu_rnum_src [1] & ((\s_bus[3]~37_combout  & ((\reg_file[10][3]~q ))) # (!\s_bus[3]~37_combout  & (\reg_file[2][3]~q )))) # (!\ctrl_unit|alu_rnum_src [1] & (((\s_bus[3]~37_combout ))))

	.dataa(\reg_file[2][3]~q ),
	.datab(\ctrl_unit|alu_rnum_src [1]),
	.datac(\reg_file[10][3]~q ),
	.datad(\s_bus[3]~37_combout ),
	.cin(gnd),
	.combout(\s_bus[3]~38_combout ),
	.cout());
// synopsys translate_off
defparam \s_bus[3]~38 .lut_mask = 16'hF388;
defparam \s_bus[3]~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y23_N20
cycloneive_lcell_comb \s_bus[3]~39 (
// Equation(s):
// \s_bus[3]~39_combout  = (\ctrl_unit|alu_rnum_src [0] & (\ctrl_unit|alu_rnum_src [2])) # (!\ctrl_unit|alu_rnum_src [0] & ((\ctrl_unit|alu_rnum_src [2] & (\s_bus[3]~36_combout )) # (!\ctrl_unit|alu_rnum_src [2] & ((\s_bus[3]~38_combout )))))

	.dataa(\ctrl_unit|alu_rnum_src [0]),
	.datab(\ctrl_unit|alu_rnum_src [2]),
	.datac(\s_bus[3]~36_combout ),
	.datad(\s_bus[3]~38_combout ),
	.cin(gnd),
	.combout(\s_bus[3]~39_combout ),
	.cout());
// synopsys translate_off
defparam \s_bus[3]~39 .lut_mask = 16'hD9C8;
defparam \s_bus[3]~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y23_N14
cycloneive_lcell_comb \s_bus[3]~42 (
// Equation(s):
// \s_bus[3]~42_combout  = (\ctrl_unit|alu_rnum_src [0] & ((\s_bus[3]~39_combout  & (\s_bus[3]~41_combout )) # (!\s_bus[3]~39_combout  & ((\s_bus[3]~34_combout ))))) # (!\ctrl_unit|alu_rnum_src [0] & (((\s_bus[3]~39_combout ))))

	.dataa(\ctrl_unit|alu_rnum_src [0]),
	.datab(\s_bus[3]~41_combout ),
	.datac(\s_bus[3]~34_combout ),
	.datad(\s_bus[3]~39_combout ),
	.cin(gnd),
	.combout(\s_bus[3]~42_combout ),
	.cout());
// synopsys translate_off
defparam \s_bus[3]~42 .lut_mask = 16'hDDA0;
defparam \s_bus[3]~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y26_N8
cycloneive_lcell_comb \s_bus[3]~43 (
// Equation(s):
// \s_bus[3]~43_combout  = (\ctrl_unit|s_bus_ctrl~q ) # ((\ctrl_unit|alu_rnum_src [4] & (\reg_file[16][3]~q )) # (!\ctrl_unit|alu_rnum_src [4] & ((\s_bus[3]~42_combout ))))

	.dataa(\ctrl_unit|s_bus_ctrl~q ),
	.datab(\ctrl_unit|alu_rnum_src [4]),
	.datac(\reg_file[16][3]~q ),
	.datad(\s_bus[3]~42_combout ),
	.cin(gnd),
	.combout(\s_bus[3]~43_combout ),
	.cout());
// synopsys translate_off
defparam \s_bus[3]~43 .lut_mask = 16'hFBEA;
defparam \s_bus[3]~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y23_N4
cycloneive_lcell_comb \Mux44~0 (
// Equation(s):
// \Mux44~0_combout  = (\ctrl_unit|alu_rnum_dst [2] & (((\ctrl_unit|alu_rnum_dst [3])) # (!\reg_file[6][3]~q ))) # (!\ctrl_unit|alu_rnum_dst [2] & (((!\ctrl_unit|alu_rnum_dst [3] & !\reg_file[2][3]~q ))))

	.dataa(\ctrl_unit|alu_rnum_dst [2]),
	.datab(\reg_file[6][3]~q ),
	.datac(\ctrl_unit|alu_rnum_dst [3]),
	.datad(\reg_file[2][3]~q ),
	.cin(gnd),
	.combout(\Mux44~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux44~0 .lut_mask = 16'hA2A7;
defparam \Mux44~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y23_N30
cycloneive_lcell_comb \Mux44~1 (
// Equation(s):
// \Mux44~1_combout  = (\ctrl_unit|alu_rnum_dst [3] & ((\Mux44~0_combout  & (!\reg_file[14][3]~q )) # (!\Mux44~0_combout  & ((!\reg_file[10][3]~q ))))) # (!\ctrl_unit|alu_rnum_dst [3] & (((\Mux44~0_combout ))))

	.dataa(\reg_file[14][3]~q ),
	.datab(\ctrl_unit|alu_rnum_dst [3]),
	.datac(\Mux44~0_combout ),
	.datad(\reg_file[10][3]~q ),
	.cin(gnd),
	.combout(\Mux44~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux44~1 .lut_mask = 16'h707C;
defparam \Mux44~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y21_N24
cycloneive_lcell_comb \Mux44~7 (
// Equation(s):
// \Mux44~7_combout  = (\ctrl_unit|alu_rnum_dst [2] & (((\ctrl_unit|alu_rnum_dst [3])))) # (!\ctrl_unit|alu_rnum_dst [2] & ((\ctrl_unit|alu_rnum_dst [3] & (!\reg_file[11][3]~q )) # (!\ctrl_unit|alu_rnum_dst [3] & ((!\reg_file[3][3]~q )))))

	.dataa(\reg_file[11][3]~q ),
	.datab(\ctrl_unit|alu_rnum_dst [2]),
	.datac(\reg_file[3][3]~q ),
	.datad(\ctrl_unit|alu_rnum_dst [3]),
	.cin(gnd),
	.combout(\Mux44~7_combout ),
	.cout());
// synopsys translate_off
defparam \Mux44~7 .lut_mask = 16'hDD03;
defparam \Mux44~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y23_N12
cycloneive_lcell_comb \Mux44~8 (
// Equation(s):
// \Mux44~8_combout  = (\Mux44~7_combout  & (((!\ctrl_unit|alu_rnum_dst [2])) # (!\reg_file[15][3]~q ))) # (!\Mux44~7_combout  & (((!\reg_file[7][3]~q  & \ctrl_unit|alu_rnum_dst [2]))))

	.dataa(\Mux44~7_combout ),
	.datab(\reg_file[15][3]~q ),
	.datac(\reg_file[7][3]~q ),
	.datad(\ctrl_unit|alu_rnum_dst [2]),
	.cin(gnd),
	.combout(\Mux44~8_combout ),
	.cout());
// synopsys translate_off
defparam \Mux44~8 .lut_mask = 16'h27AA;
defparam \Mux44~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y23_N24
cycloneive_lcell_comb \Mux44~2 (
// Equation(s):
// \Mux44~2_combout  = (\ctrl_unit|alu_rnum_dst [2] & (((\ctrl_unit|alu_rnum_dst [3])))) # (!\ctrl_unit|alu_rnum_dst [2] & ((\ctrl_unit|alu_rnum_dst [3] & (!\reg_file[9][3]~q )) # (!\ctrl_unit|alu_rnum_dst [3] & ((!\reg_file[1][3]~q )))))

	.dataa(\ctrl_unit|alu_rnum_dst [2]),
	.datab(\reg_file[9][3]~q ),
	.datac(\ctrl_unit|alu_rnum_dst [3]),
	.datad(\reg_file[1][3]~q ),
	.cin(gnd),
	.combout(\Mux44~2_combout ),
	.cout());
// synopsys translate_off
defparam \Mux44~2 .lut_mask = 16'hB0B5;
defparam \Mux44~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y23_N22
cycloneive_lcell_comb \Mux44~3 (
// Equation(s):
// \Mux44~3_combout  = (\ctrl_unit|alu_rnum_dst [2] & ((\Mux44~2_combout  & ((!\reg_file[13][3]~q ))) # (!\Mux44~2_combout  & (!\reg_file[5][3]~q )))) # (!\ctrl_unit|alu_rnum_dst [2] & (((\Mux44~2_combout ))))

	.dataa(\reg_file[5][3]~q ),
	.datab(\reg_file[13][3]~q ),
	.datac(\ctrl_unit|alu_rnum_dst [2]),
	.datad(\Mux44~2_combout ),
	.cin(gnd),
	.combout(\Mux44~3_combout ),
	.cout());
// synopsys translate_off
defparam \Mux44~3 .lut_mask = 16'h3F50;
defparam \Mux44~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y25_N26
cycloneive_lcell_comb \Mux44~4 (
// Equation(s):
// \Mux44~4_combout  = (\ctrl_unit|alu_rnum_dst [3] & (((\ctrl_unit|alu_rnum_dst [2])))) # (!\ctrl_unit|alu_rnum_dst [3] & ((\ctrl_unit|alu_rnum_dst [2] & (!\reg_file[4][3]~q )) # (!\ctrl_unit|alu_rnum_dst [2] & ((!\reg_file[0][3]~q )))))

	.dataa(\ctrl_unit|alu_rnum_dst [3]),
	.datab(\reg_file[4][3]~q ),
	.datac(\ctrl_unit|alu_rnum_dst [2]),
	.datad(\reg_file[0][3]~q ),
	.cin(gnd),
	.combout(\Mux44~4_combout ),
	.cout());
// synopsys translate_off
defparam \Mux44~4 .lut_mask = 16'hB0B5;
defparam \Mux44~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y23_N16
cycloneive_lcell_comb \Mux44~5 (
// Equation(s):
// \Mux44~5_combout  = (\ctrl_unit|alu_rnum_dst [3] & ((\Mux44~4_combout  & ((!\reg_file[12][3]~q ))) # (!\Mux44~4_combout  & (!\reg_file[8][3]~q )))) # (!\ctrl_unit|alu_rnum_dst [3] & (((\Mux44~4_combout ))))

	.dataa(\reg_file[8][3]~q ),
	.datab(\reg_file[12][3]~q ),
	.datac(\ctrl_unit|alu_rnum_dst [3]),
	.datad(\Mux44~4_combout ),
	.cin(gnd),
	.combout(\Mux44~5_combout ),
	.cout());
// synopsys translate_off
defparam \Mux44~5 .lut_mask = 16'h3F50;
defparam \Mux44~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y23_N20
cycloneive_lcell_comb \Mux44~6 (
// Equation(s):
// \Mux44~6_combout  = (\ctrl_unit|alu_rnum_dst [0] & ((\Mux44~3_combout ) # ((\ctrl_unit|alu_rnum_dst [1])))) # (!\ctrl_unit|alu_rnum_dst [0] & (((!\ctrl_unit|alu_rnum_dst [1] & \Mux44~5_combout ))))

	.dataa(\Mux44~3_combout ),
	.datab(\ctrl_unit|alu_rnum_dst [0]),
	.datac(\ctrl_unit|alu_rnum_dst [1]),
	.datad(\Mux44~5_combout ),
	.cin(gnd),
	.combout(\Mux44~6_combout ),
	.cout());
// synopsys translate_off
defparam \Mux44~6 .lut_mask = 16'hCBC8;
defparam \Mux44~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y23_N2
cycloneive_lcell_comb \Mux44~9 (
// Equation(s):
// \Mux44~9_combout  = (\ctrl_unit|alu_rnum_dst [1] & ((\Mux44~6_combout  & ((\Mux44~8_combout ))) # (!\Mux44~6_combout  & (\Mux44~1_combout )))) # (!\ctrl_unit|alu_rnum_dst [1] & (((\Mux44~6_combout ))))

	.dataa(\Mux44~1_combout ),
	.datab(\ctrl_unit|alu_rnum_dst [1]),
	.datac(\Mux44~8_combout ),
	.datad(\Mux44~6_combout ),
	.cin(gnd),
	.combout(\Mux44~9_combout ),
	.cout());
// synopsys translate_off
defparam \Mux44~9 .lut_mask = 16'hF388;
defparam \Mux44~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y23_N31
dffeas \reg_file[7][2] (
	.clk(!\Clock~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg_file~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file[7][7]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file[7][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file[7][2] .is_wysiwyg = "true";
defparam \reg_file[7][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y25_N29
dffeas \reg_file[6][2] (
	.clk(!\Clock~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg_file~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file[6][0]~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file[6][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file[6][2] .is_wysiwyg = "true";
defparam \reg_file[6][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y25_N21
dffeas \reg_file[3][2] (
	.clk(!\Clock~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg_file~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file[3][0]~46_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file[3][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file[3][2] .is_wysiwyg = "true";
defparam \reg_file[3][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y25_N3
dffeas \reg_file[2][2] (
	.clk(!\Clock~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg_file~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file[2][0]~50_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file[2][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file[2][2] .is_wysiwyg = "true";
defparam \reg_file[2][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y25_N18
cycloneive_lcell_comb \s_bus[2]~22 (
// Equation(s):
// \s_bus[2]~22_combout  = (\ctrl_unit|alu_rnum_src [2] & (((\ctrl_unit|alu_rnum_src [0])))) # (!\ctrl_unit|alu_rnum_src [2] & ((\ctrl_unit|alu_rnum_src [0] & (\reg_file[3][2]~q )) # (!\ctrl_unit|alu_rnum_src [0] & ((\reg_file[2][2]~q )))))

	.dataa(\reg_file[3][2]~q ),
	.datab(\reg_file[2][2]~q ),
	.datac(\ctrl_unit|alu_rnum_src [2]),
	.datad(\ctrl_unit|alu_rnum_src [0]),
	.cin(gnd),
	.combout(\s_bus[2]~22_combout ),
	.cout());
// synopsys translate_off
defparam \s_bus[2]~22 .lut_mask = 16'hFA0C;
defparam \s_bus[2]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y25_N28
cycloneive_lcell_comb \s_bus[2]~23 (
// Equation(s):
// \s_bus[2]~23_combout  = (\ctrl_unit|alu_rnum_src [2] & ((\s_bus[2]~22_combout  & (\reg_file[7][2]~q )) # (!\s_bus[2]~22_combout  & ((\reg_file[6][2]~q ))))) # (!\ctrl_unit|alu_rnum_src [2] & (((\s_bus[2]~22_combout ))))

	.dataa(\reg_file[7][2]~q ),
	.datab(\ctrl_unit|alu_rnum_src [2]),
	.datac(\reg_file[6][2]~q ),
	.datad(\s_bus[2]~22_combout ),
	.cin(gnd),
	.combout(\s_bus[2]~23_combout ),
	.cout());
// synopsys translate_off
defparam \s_bus[2]~23 .lut_mask = 16'hBBC0;
defparam \s_bus[2]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y22_N1
dffeas \reg_file[13][2] (
	.clk(!\Clock~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg_file~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file[13][0]~53_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file[13][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file[13][2] .is_wysiwyg = "true";
defparam \reg_file[13][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y24_N1
dffeas \reg_file[9][2] (
	.clk(!\Clock~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg_file~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file[9][0]~45_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file[9][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file[9][2] .is_wysiwyg = "true";
defparam \reg_file[9][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y24_N27
dffeas \reg_file[8][2] (
	.clk(!\Clock~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg_file~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file[8][0]~49_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file[8][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file[8][2] .is_wysiwyg = "true";
defparam \reg_file[8][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y23_N2
cycloneive_lcell_comb \reg_file[12][2]~feeder (
// Equation(s):
// \reg_file[12][2]~feeder_combout  = \reg_file~11_combout 

	.dataa(gnd),
	.datab(\reg_file~11_combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg_file[12][2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file[12][2]~feeder .lut_mask = 16'hCCCC;
defparam \reg_file[12][2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y23_N3
dffeas \reg_file[12][2] (
	.clk(!\Clock~clkctrl_outclk ),
	.d(\reg_file[12][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file[12][0]~41_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file[12][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file[12][2] .is_wysiwyg = "true";
defparam \reg_file[12][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y24_N26
cycloneive_lcell_comb \s_bus[2]~24 (
// Equation(s):
// \s_bus[2]~24_combout  = (\ctrl_unit|alu_rnum_src [0] & (\ctrl_unit|alu_rnum_src [2])) # (!\ctrl_unit|alu_rnum_src [0] & ((\ctrl_unit|alu_rnum_src [2] & ((\reg_file[12][2]~q ))) # (!\ctrl_unit|alu_rnum_src [2] & (\reg_file[8][2]~q ))))

	.dataa(\ctrl_unit|alu_rnum_src [0]),
	.datab(\ctrl_unit|alu_rnum_src [2]),
	.datac(\reg_file[8][2]~q ),
	.datad(\reg_file[12][2]~q ),
	.cin(gnd),
	.combout(\s_bus[2]~24_combout ),
	.cout());
// synopsys translate_off
defparam \s_bus[2]~24 .lut_mask = 16'hDC98;
defparam \s_bus[2]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y22_N8
cycloneive_lcell_comb \s_bus[2]~25 (
// Equation(s):
// \s_bus[2]~25_combout  = (\ctrl_unit|alu_rnum_src [0] & ((\s_bus[2]~24_combout  & (\reg_file[13][2]~q )) # (!\s_bus[2]~24_combout  & ((\reg_file[9][2]~q ))))) # (!\ctrl_unit|alu_rnum_src [0] & (((\s_bus[2]~24_combout ))))

	.dataa(\ctrl_unit|alu_rnum_src [0]),
	.datab(\reg_file[13][2]~q ),
	.datac(\reg_file[9][2]~q ),
	.datad(\s_bus[2]~24_combout ),
	.cin(gnd),
	.combout(\s_bus[2]~25_combout ),
	.cout());
// synopsys translate_off
defparam \s_bus[2]~25 .lut_mask = 16'hDDA0;
defparam \s_bus[2]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y22_N7
dffeas \reg_file[5][2] (
	.clk(!\Clock~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg_file~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file[5][0]~54_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file[5][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file[5][2] .is_wysiwyg = "true";
defparam \reg_file[5][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y24_N27
dffeas \reg_file[4][2] (
	.clk(!\Clock~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg_file~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file[4][0]~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file[4][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file[4][2] .is_wysiwyg = "true";
defparam \reg_file[4][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y25_N9
dffeas \reg_file[0][2] (
	.clk(!\Clock~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg_file~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file[0][0]~51_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file[0][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file[0][2] .is_wysiwyg = "true";
defparam \reg_file[0][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y25_N7
dffeas \reg_file[1][2] (
	.clk(!\Clock~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg_file~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file[1][0]~47_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file[1][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file[1][2] .is_wysiwyg = "true";
defparam \reg_file[1][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y22_N2
cycloneive_lcell_comb \s_bus[2]~26 (
// Equation(s):
// \s_bus[2]~26_combout  = (\ctrl_unit|alu_rnum_src [2] & (\ctrl_unit|alu_rnum_src [0])) # (!\ctrl_unit|alu_rnum_src [2] & ((\ctrl_unit|alu_rnum_src [0] & ((\reg_file[1][2]~q ))) # (!\ctrl_unit|alu_rnum_src [0] & (\reg_file[0][2]~q ))))

	.dataa(\ctrl_unit|alu_rnum_src [2]),
	.datab(\ctrl_unit|alu_rnum_src [0]),
	.datac(\reg_file[0][2]~q ),
	.datad(\reg_file[1][2]~q ),
	.cin(gnd),
	.combout(\s_bus[2]~26_combout ),
	.cout());
// synopsys translate_off
defparam \s_bus[2]~26 .lut_mask = 16'hDC98;
defparam \s_bus[2]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y22_N18
cycloneive_lcell_comb \s_bus[2]~27 (
// Equation(s):
// \s_bus[2]~27_combout  = (\ctrl_unit|alu_rnum_src [2] & ((\s_bus[2]~26_combout  & (\reg_file[5][2]~q )) # (!\s_bus[2]~26_combout  & ((\reg_file[4][2]~q ))))) # (!\ctrl_unit|alu_rnum_src [2] & (((\s_bus[2]~26_combout ))))

	.dataa(\reg_file[5][2]~q ),
	.datab(\ctrl_unit|alu_rnum_src [2]),
	.datac(\reg_file[4][2]~q ),
	.datad(\s_bus[2]~26_combout ),
	.cin(gnd),
	.combout(\s_bus[2]~27_combout ),
	.cout());
// synopsys translate_off
defparam \s_bus[2]~27 .lut_mask = 16'hBBC0;
defparam \s_bus[2]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y22_N24
cycloneive_lcell_comb \s_bus[2]~28 (
// Equation(s):
// \s_bus[2]~28_combout  = (\ctrl_unit|alu_rnum_src [3] & ((\ctrl_unit|alu_rnum_src [1]) # ((\s_bus[2]~25_combout )))) # (!\ctrl_unit|alu_rnum_src [3] & (!\ctrl_unit|alu_rnum_src [1] & ((\s_bus[2]~27_combout ))))

	.dataa(\ctrl_unit|alu_rnum_src [3]),
	.datab(\ctrl_unit|alu_rnum_src [1]),
	.datac(\s_bus[2]~25_combout ),
	.datad(\s_bus[2]~27_combout ),
	.cin(gnd),
	.combout(\s_bus[2]~28_combout ),
	.cout());
// synopsys translate_off
defparam \s_bus[2]~28 .lut_mask = 16'hB9A8;
defparam \s_bus[2]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y24_N23
dffeas \reg_file[11][2] (
	.clk(!\Clock~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg_file~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file[11][0]~48_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file[11][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file[11][2] .is_wysiwyg = "true";
defparam \reg_file[11][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y23_N29
dffeas \reg_file[15][2] (
	.clk(!\Clock~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg_file~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file[15][0]~55_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file[15][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file[15][2] .is_wysiwyg = "true";
defparam \reg_file[15][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y21_N5
dffeas \reg_file[14][2] (
	.clk(!\Clock~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg_file~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file[14][0]~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file[14][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file[14][2] .is_wysiwyg = "true";
defparam \reg_file[14][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y21_N23
dffeas \reg_file[10][2] (
	.clk(!\Clock~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg_file~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file[10][0]~52_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file[10][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file[10][2] .is_wysiwyg = "true";
defparam \reg_file[10][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y21_N22
cycloneive_lcell_comb \s_bus[2]~29 (
// Equation(s):
// \s_bus[2]~29_combout  = (\ctrl_unit|alu_rnum_src [2] & ((\reg_file[14][2]~q ) # ((\ctrl_unit|alu_rnum_src [0])))) # (!\ctrl_unit|alu_rnum_src [2] & (((\reg_file[10][2]~q  & !\ctrl_unit|alu_rnum_src [0]))))

	.dataa(\ctrl_unit|alu_rnum_src [2]),
	.datab(\reg_file[14][2]~q ),
	.datac(\reg_file[10][2]~q ),
	.datad(\ctrl_unit|alu_rnum_src [0]),
	.cin(gnd),
	.combout(\s_bus[2]~29_combout ),
	.cout());
// synopsys translate_off
defparam \s_bus[2]~29 .lut_mask = 16'hAAD8;
defparam \s_bus[2]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y23_N28
cycloneive_lcell_comb \s_bus[2]~30 (
// Equation(s):
// \s_bus[2]~30_combout  = (\ctrl_unit|alu_rnum_src [0] & ((\s_bus[2]~29_combout  & ((\reg_file[15][2]~q ))) # (!\s_bus[2]~29_combout  & (\reg_file[11][2]~q )))) # (!\ctrl_unit|alu_rnum_src [0] & (((\s_bus[2]~29_combout ))))

	.dataa(\ctrl_unit|alu_rnum_src [0]),
	.datab(\reg_file[11][2]~q ),
	.datac(\reg_file[15][2]~q ),
	.datad(\s_bus[2]~29_combout ),
	.cin(gnd),
	.combout(\s_bus[2]~30_combout ),
	.cout());
// synopsys translate_off
defparam \s_bus[2]~30 .lut_mask = 16'hF588;
defparam \s_bus[2]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y26_N0
cycloneive_lcell_comb \s_bus[2]~31 (
// Equation(s):
// \s_bus[2]~31_combout  = (\ctrl_unit|alu_rnum_src [1] & ((\s_bus[2]~28_combout  & ((\s_bus[2]~30_combout ))) # (!\s_bus[2]~28_combout  & (\s_bus[2]~23_combout )))) # (!\ctrl_unit|alu_rnum_src [1] & (((\s_bus[2]~28_combout ))))

	.dataa(\s_bus[2]~23_combout ),
	.datab(\ctrl_unit|alu_rnum_src [1]),
	.datac(\s_bus[2]~28_combout ),
	.datad(\s_bus[2]~30_combout ),
	.cin(gnd),
	.combout(\s_bus[2]~31_combout ),
	.cout());
// synopsys translate_off
defparam \s_bus[2]~31 .lut_mask = 16'hF838;
defparam \s_bus[2]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y26_N14
cycloneive_lcell_comb \s_bus[2]~32 (
// Equation(s):
// \s_bus[2]~32_combout  = (\ctrl_unit|s_bus_ctrl~q ) # ((\ctrl_unit|alu_rnum_src [4] & (\reg_file[16][2]~q )) # (!\ctrl_unit|alu_rnum_src [4] & ((\s_bus[2]~31_combout ))))

	.dataa(\reg_file[16][2]~q ),
	.datab(\ctrl_unit|alu_rnum_src [4]),
	.datac(\ctrl_unit|s_bus_ctrl~q ),
	.datad(\s_bus[2]~31_combout ),
	.cin(gnd),
	.combout(\s_bus[2]~32_combout ),
	.cout());
// synopsys translate_off
defparam \s_bus[2]~32 .lut_mask = 16'hFBF8;
defparam \s_bus[2]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y24_N24
cycloneive_lcell_comb \Mux45~0 (
// Equation(s):
// \Mux45~0_combout  = (\ctrl_unit|alu_rnum_dst [0] & (((\ctrl_unit|alu_rnum_dst [1])))) # (!\ctrl_unit|alu_rnum_dst [0] & ((\ctrl_unit|alu_rnum_dst [1] & (\reg_file[10][2]~q )) # (!\ctrl_unit|alu_rnum_dst [1] & ((\reg_file[8][2]~q )))))

	.dataa(\ctrl_unit|alu_rnum_dst [0]),
	.datab(\reg_file[10][2]~q ),
	.datac(\reg_file[8][2]~q ),
	.datad(\ctrl_unit|alu_rnum_dst [1]),
	.cin(gnd),
	.combout(\Mux45~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux45~0 .lut_mask = 16'hEE50;
defparam \Mux45~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y24_N0
cycloneive_lcell_comb \Mux45~1 (
// Equation(s):
// \Mux45~1_combout  = (\ctrl_unit|alu_rnum_dst [0] & ((\Mux45~0_combout  & (\reg_file[11][2]~q )) # (!\Mux45~0_combout  & ((\reg_file[9][2]~q ))))) # (!\ctrl_unit|alu_rnum_dst [0] & (((\Mux45~0_combout ))))

	.dataa(\reg_file[11][2]~q ),
	.datab(\ctrl_unit|alu_rnum_dst [0]),
	.datac(\reg_file[9][2]~q ),
	.datad(\Mux45~0_combout ),
	.cin(gnd),
	.combout(\Mux45~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux45~1 .lut_mask = 16'hBBC0;
defparam \Mux45~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y25_N18
cycloneive_lcell_comb \Mux45~4 (
// Equation(s):
// \Mux45~4_combout  = (\ctrl_unit|alu_rnum_dst [0] & (\ctrl_unit|alu_rnum_dst [1])) # (!\ctrl_unit|alu_rnum_dst [0] & ((\ctrl_unit|alu_rnum_dst [1] & ((\reg_file[2][2]~q ))) # (!\ctrl_unit|alu_rnum_dst [1] & (\reg_file[0][2]~q ))))

	.dataa(\ctrl_unit|alu_rnum_dst [0]),
	.datab(\ctrl_unit|alu_rnum_dst [1]),
	.datac(\reg_file[0][2]~q ),
	.datad(\reg_file[2][2]~q ),
	.cin(gnd),
	.combout(\Mux45~4_combout ),
	.cout());
// synopsys translate_off
defparam \Mux45~4 .lut_mask = 16'hDC98;
defparam \Mux45~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y25_N6
cycloneive_lcell_comb \Mux45~5 (
// Equation(s):
// \Mux45~5_combout  = (\ctrl_unit|alu_rnum_dst [0] & ((\Mux45~4_combout  & (\reg_file[3][2]~q )) # (!\Mux45~4_combout  & ((\reg_file[1][2]~q ))))) # (!\ctrl_unit|alu_rnum_dst [0] & (((\Mux45~4_combout ))))

	.dataa(\ctrl_unit|alu_rnum_dst [0]),
	.datab(\reg_file[3][2]~q ),
	.datac(\reg_file[1][2]~q ),
	.datad(\Mux45~4_combout ),
	.cin(gnd),
	.combout(\Mux45~5_combout ),
	.cout());
// synopsys translate_off
defparam \Mux45~5 .lut_mask = 16'hDDA0;
defparam \Mux45~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y24_N26
cycloneive_lcell_comb \Mux45~2 (
// Equation(s):
// \Mux45~2_combout  = (\ctrl_unit|alu_rnum_dst [1] & (\ctrl_unit|alu_rnum_dst [0])) # (!\ctrl_unit|alu_rnum_dst [1] & ((\ctrl_unit|alu_rnum_dst [0] & ((\reg_file[5][2]~q ))) # (!\ctrl_unit|alu_rnum_dst [0] & (\reg_file[4][2]~q ))))

	.dataa(\ctrl_unit|alu_rnum_dst [1]),
	.datab(\ctrl_unit|alu_rnum_dst [0]),
	.datac(\reg_file[4][2]~q ),
	.datad(\reg_file[5][2]~q ),
	.cin(gnd),
	.combout(\Mux45~2_combout ),
	.cout());
// synopsys translate_off
defparam \Mux45~2 .lut_mask = 16'hDC98;
defparam \Mux45~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y25_N24
cycloneive_lcell_comb \Mux45~3 (
// Equation(s):
// \Mux45~3_combout  = (\ctrl_unit|alu_rnum_dst [1] & ((\Mux45~2_combout  & (\reg_file[7][2]~q )) # (!\Mux45~2_combout  & ((\reg_file[6][2]~q ))))) # (!\ctrl_unit|alu_rnum_dst [1] & (((\Mux45~2_combout ))))

	.dataa(\reg_file[7][2]~q ),
	.datab(\ctrl_unit|alu_rnum_dst [1]),
	.datac(\reg_file[6][2]~q ),
	.datad(\Mux45~2_combout ),
	.cin(gnd),
	.combout(\Mux45~3_combout ),
	.cout());
// synopsys translate_off
defparam \Mux45~3 .lut_mask = 16'hBBC0;
defparam \Mux45~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y25_N14
cycloneive_lcell_comb \Mux45~6 (
// Equation(s):
// \Mux45~6_combout  = (\ctrl_unit|alu_rnum_dst [3] & (\ctrl_unit|alu_rnum_dst [2])) # (!\ctrl_unit|alu_rnum_dst [3] & ((\ctrl_unit|alu_rnum_dst [2] & ((\Mux45~3_combout ))) # (!\ctrl_unit|alu_rnum_dst [2] & (\Mux45~5_combout ))))

	.dataa(\ctrl_unit|alu_rnum_dst [3]),
	.datab(\ctrl_unit|alu_rnum_dst [2]),
	.datac(\Mux45~5_combout ),
	.datad(\Mux45~3_combout ),
	.cin(gnd),
	.combout(\Mux45~6_combout ),
	.cout());
// synopsys translate_off
defparam \Mux45~6 .lut_mask = 16'hDC98;
defparam \Mux45~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y23_N6
cycloneive_lcell_comb \Mux45~7 (
// Equation(s):
// \Mux45~7_combout  = (\ctrl_unit|alu_rnum_dst [1] & (((\ctrl_unit|alu_rnum_dst [0])))) # (!\ctrl_unit|alu_rnum_dst [1] & ((\ctrl_unit|alu_rnum_dst [0] & (\reg_file[13][2]~q )) # (!\ctrl_unit|alu_rnum_dst [0] & ((\reg_file[12][2]~q )))))

	.dataa(\reg_file[13][2]~q ),
	.datab(\reg_file[12][2]~q ),
	.datac(\ctrl_unit|alu_rnum_dst [1]),
	.datad(\ctrl_unit|alu_rnum_dst [0]),
	.cin(gnd),
	.combout(\Mux45~7_combout ),
	.cout());
// synopsys translate_off
defparam \Mux45~7 .lut_mask = 16'hFA0C;
defparam \Mux45~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y21_N4
cycloneive_lcell_comb \Mux45~8 (
// Equation(s):
// \Mux45~8_combout  = (\ctrl_unit|alu_rnum_dst [1] & ((\Mux45~7_combout  & (\reg_file[15][2]~q )) # (!\Mux45~7_combout  & ((\reg_file[14][2]~q ))))) # (!\ctrl_unit|alu_rnum_dst [1] & (((\Mux45~7_combout ))))

	.dataa(\ctrl_unit|alu_rnum_dst [1]),
	.datab(\reg_file[15][2]~q ),
	.datac(\reg_file[14][2]~q ),
	.datad(\Mux45~7_combout ),
	.cin(gnd),
	.combout(\Mux45~8_combout ),
	.cout());
// synopsys translate_off
defparam \Mux45~8 .lut_mask = 16'hDDA0;
defparam \Mux45~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y25_N0
cycloneive_lcell_comb \Mux45~9 (
// Equation(s):
// \Mux45~9_combout  = (\ctrl_unit|alu_rnum_dst [3] & ((\Mux45~6_combout  & ((\Mux45~8_combout ))) # (!\Mux45~6_combout  & (\Mux45~1_combout )))) # (!\ctrl_unit|alu_rnum_dst [3] & (((\Mux45~6_combout ))))

	.dataa(\ctrl_unit|alu_rnum_dst [3]),
	.datab(\Mux45~1_combout ),
	.datac(\Mux45~6_combout ),
	.datad(\Mux45~8_combout ),
	.cin(gnd),
	.combout(\Mux45~9_combout ),
	.cout());
// synopsys translate_off
defparam \Mux45~9 .lut_mask = 16'hF858;
defparam \Mux45~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y23_N1
dffeas \reg_file[12][0] (
	.clk(!\Clock~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg_file~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file[12][0]~41_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file[12][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file[12][0] .is_wysiwyg = "true";
defparam \reg_file[12][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y24_N23
dffeas \reg_file[13][0] (
	.clk(!\Clock~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg_file~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file[13][0]~53_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file[13][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file[13][0] .is_wysiwyg = "true";
defparam \reg_file[13][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y24_N28
cycloneive_lcell_comb \reg_file[9][0]~feeder (
// Equation(s):
// \reg_file[9][0]~feeder_combout  = \reg_file~4_combout 

	.dataa(gnd),
	.datab(\reg_file~4_combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg_file[9][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file[9][0]~feeder .lut_mask = 16'hCCCC;
defparam \reg_file[9][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y24_N29
dffeas \reg_file[9][0] (
	.clk(!\Clock~clkctrl_outclk ),
	.d(\reg_file[9][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file[9][0]~45_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file[9][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file[9][0] .is_wysiwyg = "true";
defparam \reg_file[9][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y24_N13
dffeas \reg_file[8][0] (
	.clk(!\Clock~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg_file~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file[8][0]~49_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file[8][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file[8][0] .is_wysiwyg = "true";
defparam \reg_file[8][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y24_N12
cycloneive_lcell_comb \s_bus[0]~11 (
// Equation(s):
// \s_bus[0]~11_combout  = (\ctrl_unit|alu_rnum_src [0] & ((\reg_file[9][0]~q ) # ((\ctrl_unit|alu_rnum_src [2])))) # (!\ctrl_unit|alu_rnum_src [0] & (((\reg_file[8][0]~q  & !\ctrl_unit|alu_rnum_src [2]))))

	.dataa(\ctrl_unit|alu_rnum_src [0]),
	.datab(\reg_file[9][0]~q ),
	.datac(\reg_file[8][0]~q ),
	.datad(\ctrl_unit|alu_rnum_src [2]),
	.cin(gnd),
	.combout(\s_bus[0]~11_combout ),
	.cout());
// synopsys translate_off
defparam \s_bus[0]~11 .lut_mask = 16'hAAD8;
defparam \s_bus[0]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y24_N22
cycloneive_lcell_comb \s_bus[0]~12 (
// Equation(s):
// \s_bus[0]~12_combout  = (\ctrl_unit|alu_rnum_src [2] & ((\s_bus[0]~11_combout  & ((\reg_file[13][0]~q ))) # (!\s_bus[0]~11_combout  & (\reg_file[12][0]~q )))) # (!\ctrl_unit|alu_rnum_src [2] & (((\s_bus[0]~11_combout ))))

	.dataa(\reg_file[12][0]~q ),
	.datab(\ctrl_unit|alu_rnum_src [2]),
	.datac(\reg_file[13][0]~q ),
	.datad(\s_bus[0]~11_combout ),
	.cin(gnd),
	.combout(\s_bus[0]~12_combout ),
	.cout());
// synopsys translate_off
defparam \s_bus[0]~12 .lut_mask = 16'hF388;
defparam \s_bus[0]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y25_N29
dffeas \reg_file[3][0] (
	.clk(!\Clock~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg_file~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file[3][0]~46_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file[3][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file[3][0] .is_wysiwyg = "true";
defparam \reg_file[3][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y22_N16
cycloneive_lcell_comb \reg_file[7][0]~feeder (
// Equation(s):
// \reg_file[7][0]~feeder_combout  = \reg_file~4_combout 

	.dataa(\reg_file~4_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg_file[7][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file[7][0]~feeder .lut_mask = 16'hAAAA;
defparam \reg_file[7][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y22_N17
dffeas \reg_file[7][0] (
	.clk(!\Clock~clkctrl_outclk ),
	.d(\reg_file[7][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file[7][7]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file[7][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file[7][0] .is_wysiwyg = "true";
defparam \reg_file[7][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y22_N16
cycloneive_lcell_comb \reg_file[2][0]~feeder (
// Equation(s):
// \reg_file[2][0]~feeder_combout  = \reg_file~4_combout 

	.dataa(gnd),
	.datab(\reg_file~4_combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg_file[2][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file[2][0]~feeder .lut_mask = 16'hCCCC;
defparam \reg_file[2][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y22_N17
dffeas \reg_file[2][0] (
	.clk(!\Clock~clkctrl_outclk ),
	.d(\reg_file[2][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file[2][0]~50_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file[2][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file[2][0] .is_wysiwyg = "true";
defparam \reg_file[2][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y22_N4
cycloneive_lcell_comb \reg_file[6][0]~feeder (
// Equation(s):
// \reg_file[6][0]~feeder_combout  = \reg_file~4_combout 

	.dataa(gnd),
	.datab(\reg_file~4_combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg_file[6][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file[6][0]~feeder .lut_mask = 16'hCCCC;
defparam \reg_file[6][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y22_N5
dffeas \reg_file[6][0] (
	.clk(!\Clock~clkctrl_outclk ),
	.d(\reg_file[6][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file[6][0]~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file[6][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file[6][0] .is_wysiwyg = "true";
defparam \reg_file[6][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y22_N20
cycloneive_lcell_comb \s_bus[0]~13 (
// Equation(s):
// \s_bus[0]~13_combout  = (\ctrl_unit|alu_rnum_src [2] & (((\reg_file[6][0]~q ) # (\ctrl_unit|alu_rnum_src [0])))) # (!\ctrl_unit|alu_rnum_src [2] & (\reg_file[2][0]~q  & ((!\ctrl_unit|alu_rnum_src [0]))))

	.dataa(\reg_file[2][0]~q ),
	.datab(\ctrl_unit|alu_rnum_src [2]),
	.datac(\reg_file[6][0]~q ),
	.datad(\ctrl_unit|alu_rnum_src [0]),
	.cin(gnd),
	.combout(\s_bus[0]~13_combout ),
	.cout());
// synopsys translate_off
defparam \s_bus[0]~13 .lut_mask = 16'hCCE2;
defparam \s_bus[0]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y22_N14
cycloneive_lcell_comb \s_bus[0]~14 (
// Equation(s):
// \s_bus[0]~14_combout  = (\ctrl_unit|alu_rnum_src [0] & ((\s_bus[0]~13_combout  & ((\reg_file[7][0]~q ))) # (!\s_bus[0]~13_combout  & (\reg_file[3][0]~q )))) # (!\ctrl_unit|alu_rnum_src [0] & (((\s_bus[0]~13_combout ))))

	.dataa(\reg_file[3][0]~q ),
	.datab(\reg_file[7][0]~q ),
	.datac(\ctrl_unit|alu_rnum_src [0]),
	.datad(\s_bus[0]~13_combout ),
	.cin(gnd),
	.combout(\s_bus[0]~14_combout ),
	.cout());
// synopsys translate_off
defparam \s_bus[0]~14 .lut_mask = 16'hCFA0;
defparam \s_bus[0]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y25_N30
cycloneive_lcell_comb \reg_file[5][0]~feeder (
// Equation(s):
// \reg_file[5][0]~feeder_combout  = \reg_file~4_combout 

	.dataa(\reg_file~4_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg_file[5][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file[5][0]~feeder .lut_mask = 16'hAAAA;
defparam \reg_file[5][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y25_N31
dffeas \reg_file[5][0] (
	.clk(!\Clock~clkctrl_outclk ),
	.d(\reg_file[5][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file[5][0]~54_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file[5][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file[5][0] .is_wysiwyg = "true";
defparam \reg_file[5][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y22_N1
dffeas \reg_file[4][0] (
	.clk(!\Clock~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg_file~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file[4][0]~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file[4][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file[4][0] .is_wysiwyg = "true";
defparam \reg_file[4][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y25_N11
dffeas \reg_file[1][0] (
	.clk(!\Clock~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg_file~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file[1][0]~47_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file[1][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file[1][0] .is_wysiwyg = "true";
defparam \reg_file[1][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y25_N25
dffeas \reg_file[0][0] (
	.clk(!\Clock~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg_file~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file[0][0]~51_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file[0][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file[0][0] .is_wysiwyg = "true";
defparam \reg_file[0][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y25_N24
cycloneive_lcell_comb \s_bus[0]~15 (
// Equation(s):
// \s_bus[0]~15_combout  = (\ctrl_unit|alu_rnum_src [2] & (((\ctrl_unit|alu_rnum_src [0])))) # (!\ctrl_unit|alu_rnum_src [2] & ((\ctrl_unit|alu_rnum_src [0] & (\reg_file[1][0]~q )) # (!\ctrl_unit|alu_rnum_src [0] & ((\reg_file[0][0]~q )))))

	.dataa(\ctrl_unit|alu_rnum_src [2]),
	.datab(\reg_file[1][0]~q ),
	.datac(\reg_file[0][0]~q ),
	.datad(\ctrl_unit|alu_rnum_src [0]),
	.cin(gnd),
	.combout(\s_bus[0]~15_combout ),
	.cout());
// synopsys translate_off
defparam \s_bus[0]~15 .lut_mask = 16'hEE50;
defparam \s_bus[0]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y25_N6
cycloneive_lcell_comb \s_bus[0]~16 (
// Equation(s):
// \s_bus[0]~16_combout  = (\ctrl_unit|alu_rnum_src [2] & ((\s_bus[0]~15_combout  & (\reg_file[5][0]~q )) # (!\s_bus[0]~15_combout  & ((\reg_file[4][0]~q ))))) # (!\ctrl_unit|alu_rnum_src [2] & (((\s_bus[0]~15_combout ))))

	.dataa(\reg_file[5][0]~q ),
	.datab(\ctrl_unit|alu_rnum_src [2]),
	.datac(\reg_file[4][0]~q ),
	.datad(\s_bus[0]~15_combout ),
	.cin(gnd),
	.combout(\s_bus[0]~16_combout ),
	.cout());
// synopsys translate_off
defparam \s_bus[0]~16 .lut_mask = 16'hBBC0;
defparam \s_bus[0]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y25_N8
cycloneive_lcell_comb \s_bus[0]~17 (
// Equation(s):
// \s_bus[0]~17_combout  = (\ctrl_unit|alu_rnum_src [3] & (\ctrl_unit|alu_rnum_src [1])) # (!\ctrl_unit|alu_rnum_src [3] & ((\ctrl_unit|alu_rnum_src [1] & (\s_bus[0]~14_combout )) # (!\ctrl_unit|alu_rnum_src [1] & ((\s_bus[0]~16_combout )))))

	.dataa(\ctrl_unit|alu_rnum_src [3]),
	.datab(\ctrl_unit|alu_rnum_src [1]),
	.datac(\s_bus[0]~14_combout ),
	.datad(\s_bus[0]~16_combout ),
	.cin(gnd),
	.combout(\s_bus[0]~17_combout ),
	.cout());
// synopsys translate_off
defparam \s_bus[0]~17 .lut_mask = 16'hD9C8;
defparam \s_bus[0]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y21_N17
dffeas \reg_file[14][0] (
	.clk(!\Clock~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg_file~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file[14][0]~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file[14][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file[14][0] .is_wysiwyg = "true";
defparam \reg_file[14][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y23_N27
dffeas \reg_file[15][0] (
	.clk(!\Clock~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg_file~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file[15][0]~55_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file[15][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file[15][0] .is_wysiwyg = "true";
defparam \reg_file[15][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y24_N7
dffeas \reg_file[11][0] (
	.clk(!\Clock~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg_file~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file[11][0]~48_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file[11][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file[11][0] .is_wysiwyg = "true";
defparam \reg_file[11][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y21_N20
cycloneive_lcell_comb \reg_file[10][0]~feeder (
// Equation(s):
// \reg_file[10][0]~feeder_combout  = \reg_file~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\reg_file~4_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg_file[10][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file[10][0]~feeder .lut_mask = 16'hF0F0;
defparam \reg_file[10][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y21_N21
dffeas \reg_file[10][0] (
	.clk(!\Clock~clkctrl_outclk ),
	.d(\reg_file[10][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file[10][0]~52_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file[10][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file[10][0] .is_wysiwyg = "true";
defparam \reg_file[10][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y21_N26
cycloneive_lcell_comb \s_bus[0]~18 (
// Equation(s):
// \s_bus[0]~18_combout  = (\ctrl_unit|alu_rnum_src [2] & (((\ctrl_unit|alu_rnum_src [0])))) # (!\ctrl_unit|alu_rnum_src [2] & ((\ctrl_unit|alu_rnum_src [0] & (\reg_file[11][0]~q )) # (!\ctrl_unit|alu_rnum_src [0] & ((\reg_file[10][0]~q )))))

	.dataa(\reg_file[11][0]~q ),
	.datab(\reg_file[10][0]~q ),
	.datac(\ctrl_unit|alu_rnum_src [2]),
	.datad(\ctrl_unit|alu_rnum_src [0]),
	.cin(gnd),
	.combout(\s_bus[0]~18_combout ),
	.cout());
// synopsys translate_off
defparam \s_bus[0]~18 .lut_mask = 16'hFA0C;
defparam \s_bus[0]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y23_N26
cycloneive_lcell_comb \s_bus[0]~19 (
// Equation(s):
// \s_bus[0]~19_combout  = (\ctrl_unit|alu_rnum_src [2] & ((\s_bus[0]~18_combout  & ((\reg_file[15][0]~q ))) # (!\s_bus[0]~18_combout  & (\reg_file[14][0]~q )))) # (!\ctrl_unit|alu_rnum_src [2] & (((\s_bus[0]~18_combout ))))

	.dataa(\reg_file[14][0]~q ),
	.datab(\ctrl_unit|alu_rnum_src [2]),
	.datac(\reg_file[15][0]~q ),
	.datad(\s_bus[0]~18_combout ),
	.cin(gnd),
	.combout(\s_bus[0]~19_combout ),
	.cout());
// synopsys translate_off
defparam \s_bus[0]~19 .lut_mask = 16'hF388;
defparam \s_bus[0]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y25_N10
cycloneive_lcell_comb \s_bus[0]~20 (
// Equation(s):
// \s_bus[0]~20_combout  = (\ctrl_unit|alu_rnum_src [3] & ((\s_bus[0]~17_combout  & ((\s_bus[0]~19_combout ))) # (!\s_bus[0]~17_combout  & (\s_bus[0]~12_combout )))) # (!\ctrl_unit|alu_rnum_src [3] & (((\s_bus[0]~17_combout ))))

	.dataa(\s_bus[0]~12_combout ),
	.datab(\ctrl_unit|alu_rnum_src [3]),
	.datac(\s_bus[0]~17_combout ),
	.datad(\s_bus[0]~19_combout ),
	.cin(gnd),
	.combout(\s_bus[0]~20_combout ),
	.cout());
// synopsys translate_off
defparam \s_bus[0]~20 .lut_mask = 16'hF838;
defparam \s_bus[0]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y25_N0
cycloneive_lcell_comb \s_bus[0]~21 (
// Equation(s):
// \s_bus[0]~21_combout  = (\ctrl_unit|s_bus_ctrl~q ) # ((\ctrl_unit|alu_rnum_src [4] & (\reg_file[16][0]~q )) # (!\ctrl_unit|alu_rnum_src [4] & ((\s_bus[0]~20_combout ))))

	.dataa(\ctrl_unit|alu_rnum_src [4]),
	.datab(\reg_file[16][0]~q ),
	.datac(\ctrl_unit|s_bus_ctrl~q ),
	.datad(\s_bus[0]~20_combout ),
	.cin(gnd),
	.combout(\s_bus[0]~21_combout ),
	.cout());
// synopsys translate_off
defparam \s_bus[0]~21 .lut_mask = 16'hFDF8;
defparam \s_bus[0]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y27_N0
cycloneive_lcell_comb \arithmetic_logic_unit|Add11~0 (
// Equation(s):
// \arithmetic_logic_unit|Add11~0_combout  = (\s_bus[0]~21_combout  & ((GND) # (!\Mux47~9_combout ))) # (!\s_bus[0]~21_combout  & (\Mux47~9_combout  $ (GND)))
// \arithmetic_logic_unit|Add11~1  = CARRY((\s_bus[0]~21_combout ) # (!\Mux47~9_combout ))

	.dataa(\s_bus[0]~21_combout ),
	.datab(\Mux47~9_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\arithmetic_logic_unit|Add11~0_combout ),
	.cout(\arithmetic_logic_unit|Add11~1 ));
// synopsys translate_off
defparam \arithmetic_logic_unit|Add11~0 .lut_mask = 16'h66BB;
defparam \arithmetic_logic_unit|Add11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y27_N2
cycloneive_lcell_comb \arithmetic_logic_unit|Add11~2 (
// Equation(s):
// \arithmetic_logic_unit|Add11~2_combout  = (\Mux46~9_combout  & ((\s_bus[1]~10_combout  & (!\arithmetic_logic_unit|Add11~1 )) # (!\s_bus[1]~10_combout  & ((\arithmetic_logic_unit|Add11~1 ) # (GND))))) # (!\Mux46~9_combout  & ((\s_bus[1]~10_combout  & 
// (\arithmetic_logic_unit|Add11~1  & VCC)) # (!\s_bus[1]~10_combout  & (!\arithmetic_logic_unit|Add11~1 ))))
// \arithmetic_logic_unit|Add11~3  = CARRY((\Mux46~9_combout  & ((!\arithmetic_logic_unit|Add11~1 ) # (!\s_bus[1]~10_combout ))) # (!\Mux46~9_combout  & (!\s_bus[1]~10_combout  & !\arithmetic_logic_unit|Add11~1 )))

	.dataa(\Mux46~9_combout ),
	.datab(\s_bus[1]~10_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\arithmetic_logic_unit|Add11~1 ),
	.combout(\arithmetic_logic_unit|Add11~2_combout ),
	.cout(\arithmetic_logic_unit|Add11~3 ));
// synopsys translate_off
defparam \arithmetic_logic_unit|Add11~2 .lut_mask = 16'h692B;
defparam \arithmetic_logic_unit|Add11~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X76_Y27_N4
cycloneive_lcell_comb \arithmetic_logic_unit|Add11~4 (
// Equation(s):
// \arithmetic_logic_unit|Add11~4_combout  = ((\s_bus[2]~32_combout  $ (\Mux45~9_combout  $ (\arithmetic_logic_unit|Add11~3 )))) # (GND)
// \arithmetic_logic_unit|Add11~5  = CARRY((\s_bus[2]~32_combout  & ((!\arithmetic_logic_unit|Add11~3 ) # (!\Mux45~9_combout ))) # (!\s_bus[2]~32_combout  & (!\Mux45~9_combout  & !\arithmetic_logic_unit|Add11~3 )))

	.dataa(\s_bus[2]~32_combout ),
	.datab(\Mux45~9_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\arithmetic_logic_unit|Add11~3 ),
	.combout(\arithmetic_logic_unit|Add11~4_combout ),
	.cout(\arithmetic_logic_unit|Add11~5 ));
// synopsys translate_off
defparam \arithmetic_logic_unit|Add11~4 .lut_mask = 16'h962B;
defparam \arithmetic_logic_unit|Add11~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X76_Y27_N6
cycloneive_lcell_comb \arithmetic_logic_unit|Add11~6 (
// Equation(s):
// \arithmetic_logic_unit|Add11~6_combout  = (\s_bus[3]~43_combout  & ((\Mux44~9_combout  & (\arithmetic_logic_unit|Add11~5  & VCC)) # (!\Mux44~9_combout  & (!\arithmetic_logic_unit|Add11~5 )))) # (!\s_bus[3]~43_combout  & ((\Mux44~9_combout  & 
// (!\arithmetic_logic_unit|Add11~5 )) # (!\Mux44~9_combout  & ((\arithmetic_logic_unit|Add11~5 ) # (GND)))))
// \arithmetic_logic_unit|Add11~7  = CARRY((\s_bus[3]~43_combout  & (!\Mux44~9_combout  & !\arithmetic_logic_unit|Add11~5 )) # (!\s_bus[3]~43_combout  & ((!\arithmetic_logic_unit|Add11~5 ) # (!\Mux44~9_combout ))))

	.dataa(\s_bus[3]~43_combout ),
	.datab(\Mux44~9_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\arithmetic_logic_unit|Add11~5 ),
	.combout(\arithmetic_logic_unit|Add11~6_combout ),
	.cout(\arithmetic_logic_unit|Add11~7 ));
// synopsys translate_off
defparam \arithmetic_logic_unit|Add11~6 .lut_mask = 16'h9617;
defparam \arithmetic_logic_unit|Add11~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X76_Y27_N8
cycloneive_lcell_comb \arithmetic_logic_unit|Add11~8 (
// Equation(s):
// \arithmetic_logic_unit|Add11~8_combout  = ((\Mux43~9_combout  $ (\s_bus[4]~54_combout  $ (\arithmetic_logic_unit|Add11~7 )))) # (GND)
// \arithmetic_logic_unit|Add11~9  = CARRY((\Mux43~9_combout  & (\s_bus[4]~54_combout  & !\arithmetic_logic_unit|Add11~7 )) # (!\Mux43~9_combout  & ((\s_bus[4]~54_combout ) # (!\arithmetic_logic_unit|Add11~7 ))))

	.dataa(\Mux43~9_combout ),
	.datab(\s_bus[4]~54_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\arithmetic_logic_unit|Add11~7 ),
	.combout(\arithmetic_logic_unit|Add11~8_combout ),
	.cout(\arithmetic_logic_unit|Add11~9 ));
// synopsys translate_off
defparam \arithmetic_logic_unit|Add11~8 .lut_mask = 16'h964D;
defparam \arithmetic_logic_unit|Add11~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X81_Y25_N26
cycloneive_lcell_comb \arithmetic_logic_unit|Reg3[4]~33 (
// Equation(s):
// \arithmetic_logic_unit|Reg3[4]~33_combout  = (\ctrl_unit|alu_op [3] & (\ctrl_unit|alu_op [1] & ((\ctrl_unit|alu_op [2]) # (!\ctrl_unit|alu_op [0])))) # (!\ctrl_unit|alu_op [3] & (!\ctrl_unit|alu_op [0] & (\ctrl_unit|alu_op [2] & !\ctrl_unit|alu_op [1])))

	.dataa(\ctrl_unit|alu_op [0]),
	.datab(\ctrl_unit|alu_op [2]),
	.datac(\ctrl_unit|alu_op [3]),
	.datad(\ctrl_unit|alu_op [1]),
	.cin(gnd),
	.combout(\arithmetic_logic_unit|Reg3[4]~33_combout ),
	.cout());
// synopsys translate_off
defparam \arithmetic_logic_unit|Reg3[4]~33 .lut_mask = 16'hD004;
defparam \arithmetic_logic_unit|Reg3[4]~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y25_N4
cycloneive_lcell_comb \arithmetic_logic_unit|Reg3~38 (
// Equation(s):
// \arithmetic_logic_unit|Reg3~38_combout  = (\Mux43~9_combout  & \s_bus[4]~54_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Mux43~9_combout ),
	.datad(\s_bus[4]~54_combout ),
	.cin(gnd),
	.combout(\arithmetic_logic_unit|Reg3~38_combout ),
	.cout());
// synopsys translate_off
defparam \arithmetic_logic_unit|Reg3~38 .lut_mask = 16'hF000;
defparam \arithmetic_logic_unit|Reg3~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y24_N26
cycloneive_lcell_comb \arithmetic_logic_unit|Reg3[2]~22 (
// Equation(s):
// \arithmetic_logic_unit|Reg3[2]~22_combout  = (\ctrl_unit|alu_op [1] & ((\ctrl_unit|alu_op [2]) # (!\ctrl_unit|alu_op [3]))) # (!\ctrl_unit|alu_op [1] & ((\ctrl_unit|alu_op [3]) # (!\ctrl_unit|alu_op [2])))

	.dataa(\ctrl_unit|alu_op [1]),
	.datab(\ctrl_unit|alu_op [3]),
	.datac(gnd),
	.datad(\ctrl_unit|alu_op [2]),
	.cin(gnd),
	.combout(\arithmetic_logic_unit|Reg3[2]~22_combout ),
	.cout());
// synopsys translate_off
defparam \arithmetic_logic_unit|Reg3[2]~22 .lut_mask = 16'hEE77;
defparam \arithmetic_logic_unit|Reg3[2]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y25_N0
cycloneive_lcell_comb \arithmetic_logic_unit|Add12~0 (
// Equation(s):
// \arithmetic_logic_unit|Add12~0_combout  = (\s_bus[0]~21_combout  & ((GND) # (!\Mux47~9_combout ))) # (!\s_bus[0]~21_combout  & (\Mux47~9_combout  $ (GND)))
// \arithmetic_logic_unit|Add12~1  = CARRY((\s_bus[0]~21_combout ) # (!\Mux47~9_combout ))

	.dataa(\s_bus[0]~21_combout ),
	.datab(\Mux47~9_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\arithmetic_logic_unit|Add12~0_combout ),
	.cout(\arithmetic_logic_unit|Add12~1 ));
// synopsys translate_off
defparam \arithmetic_logic_unit|Add12~0 .lut_mask = 16'h66BB;
defparam \arithmetic_logic_unit|Add12~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y25_N2
cycloneive_lcell_comb \arithmetic_logic_unit|Add12~2 (
// Equation(s):
// \arithmetic_logic_unit|Add12~2_combout  = (\s_bus[1]~10_combout  & ((\Mux46~9_combout  & (!\arithmetic_logic_unit|Add12~1 )) # (!\Mux46~9_combout  & (\arithmetic_logic_unit|Add12~1  & VCC)))) # (!\s_bus[1]~10_combout  & ((\Mux46~9_combout  & 
// ((\arithmetic_logic_unit|Add12~1 ) # (GND))) # (!\Mux46~9_combout  & (!\arithmetic_logic_unit|Add12~1 ))))
// \arithmetic_logic_unit|Add12~3  = CARRY((\s_bus[1]~10_combout  & (\Mux46~9_combout  & !\arithmetic_logic_unit|Add12~1 )) # (!\s_bus[1]~10_combout  & ((\Mux46~9_combout ) # (!\arithmetic_logic_unit|Add12~1 ))))

	.dataa(\s_bus[1]~10_combout ),
	.datab(\Mux46~9_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\arithmetic_logic_unit|Add12~1 ),
	.combout(\arithmetic_logic_unit|Add12~2_combout ),
	.cout(\arithmetic_logic_unit|Add12~3 ));
// synopsys translate_off
defparam \arithmetic_logic_unit|Add12~2 .lut_mask = 16'h694D;
defparam \arithmetic_logic_unit|Add12~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X77_Y25_N4
cycloneive_lcell_comb \arithmetic_logic_unit|Add12~4 (
// Equation(s):
// \arithmetic_logic_unit|Add12~4_combout  = ((\Mux45~9_combout  $ (\s_bus[2]~32_combout  $ (\arithmetic_logic_unit|Add12~3 )))) # (GND)
// \arithmetic_logic_unit|Add12~5  = CARRY((\Mux45~9_combout  & (\s_bus[2]~32_combout  & !\arithmetic_logic_unit|Add12~3 )) # (!\Mux45~9_combout  & ((\s_bus[2]~32_combout ) # (!\arithmetic_logic_unit|Add12~3 ))))

	.dataa(\Mux45~9_combout ),
	.datab(\s_bus[2]~32_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\arithmetic_logic_unit|Add12~3 ),
	.combout(\arithmetic_logic_unit|Add12~4_combout ),
	.cout(\arithmetic_logic_unit|Add12~5 ));
// synopsys translate_off
defparam \arithmetic_logic_unit|Add12~4 .lut_mask = 16'h964D;
defparam \arithmetic_logic_unit|Add12~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X77_Y25_N6
cycloneive_lcell_comb \arithmetic_logic_unit|Add12~6 (
// Equation(s):
// \arithmetic_logic_unit|Add12~6_combout  = (\s_bus[3]~43_combout  & ((\Mux44~9_combout  & (\arithmetic_logic_unit|Add12~5  & VCC)) # (!\Mux44~9_combout  & (!\arithmetic_logic_unit|Add12~5 )))) # (!\s_bus[3]~43_combout  & ((\Mux44~9_combout  & 
// (!\arithmetic_logic_unit|Add12~5 )) # (!\Mux44~9_combout  & ((\arithmetic_logic_unit|Add12~5 ) # (GND)))))
// \arithmetic_logic_unit|Add12~7  = CARRY((\s_bus[3]~43_combout  & (!\Mux44~9_combout  & !\arithmetic_logic_unit|Add12~5 )) # (!\s_bus[3]~43_combout  & ((!\arithmetic_logic_unit|Add12~5 ) # (!\Mux44~9_combout ))))

	.dataa(\s_bus[3]~43_combout ),
	.datab(\Mux44~9_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\arithmetic_logic_unit|Add12~5 ),
	.combout(\arithmetic_logic_unit|Add12~6_combout ),
	.cout(\arithmetic_logic_unit|Add12~7 ));
// synopsys translate_off
defparam \arithmetic_logic_unit|Add12~6 .lut_mask = 16'h9617;
defparam \arithmetic_logic_unit|Add12~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X77_Y25_N8
cycloneive_lcell_comb \arithmetic_logic_unit|Add12~8 (
// Equation(s):
// \arithmetic_logic_unit|Add12~8_combout  = ((\Mux43~9_combout  $ (\s_bus[4]~54_combout  $ (\arithmetic_logic_unit|Add12~7 )))) # (GND)
// \arithmetic_logic_unit|Add12~9  = CARRY((\Mux43~9_combout  & (\s_bus[4]~54_combout  & !\arithmetic_logic_unit|Add12~7 )) # (!\Mux43~9_combout  & ((\s_bus[4]~54_combout ) # (!\arithmetic_logic_unit|Add12~7 ))))

	.dataa(\Mux43~9_combout ),
	.datab(\s_bus[4]~54_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\arithmetic_logic_unit|Add12~7 ),
	.combout(\arithmetic_logic_unit|Add12~8_combout ),
	.cout(\arithmetic_logic_unit|Add12~9 ));
// synopsys translate_off
defparam \arithmetic_logic_unit|Add12~8 .lut_mask = 16'h964D;
defparam \arithmetic_logic_unit|Add12~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X69_Y25_N26
cycloneive_lcell_comb \ID|PSWb[0]~feeder (
// Equation(s):
// \ID|PSWb[0]~feeder_combout  = instr_reg[0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(instr_reg[0]),
	.cin(gnd),
	.combout(\ID|PSWb[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ID|PSWb[0]~feeder .lut_mask = 16'hFF00;
defparam \ID|PSWb[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y26_N16
cycloneive_lcell_comb \ID|PSWb[3]~0 (
// Equation(s):
// \ID|PSWb[3]~0_combout  = (instr_reg[11] & (instr_reg[10] & !instr_reg[12]))

	.dataa(instr_reg[11]),
	.datab(gnd),
	.datac(instr_reg[10]),
	.datad(instr_reg[12]),
	.cin(gnd),
	.combout(\ID|PSWb[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \ID|PSWb[3]~0 .lut_mask = 16'h00A0;
defparam \ID|PSWb[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y26_N2
cycloneive_lcell_comb \ID|PSWb[3]~1 (
// Equation(s):
// \ID|PSWb[3]~1_combout  = (instr_reg[7] & (instr_reg[8] & (instr_reg[6] & \ID|PSWb[3]~0_combout )))

	.dataa(instr_reg[7]),
	.datab(instr_reg[8]),
	.datac(instr_reg[6]),
	.datad(\ID|PSWb[3]~0_combout ),
	.cin(gnd),
	.combout(\ID|PSWb[3]~1_combout ),
	.cout());
// synopsys translate_off
defparam \ID|PSWb[3]~1 .lut_mask = 16'h8000;
defparam \ID|PSWb[3]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y26_N28
cycloneive_lcell_comb \ID|PSWb[3]~2 (
// Equation(s):
// \ID|PSWb[3]~2_combout  = (\ID|Decoder4~0_combout  & (!instr_reg[9] & \ID|PSWb[3]~1_combout ))

	.dataa(\ID|Decoder4~0_combout ),
	.datab(gnd),
	.datac(instr_reg[9]),
	.datad(\ID|PSWb[3]~1_combout ),
	.cin(gnd),
	.combout(\ID|PSWb[3]~2_combout ),
	.cout());
// synopsys translate_off
defparam \ID|PSWb[3]~2 .lut_mask = 16'h0A00;
defparam \ID|PSWb[3]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y25_N27
dffeas \ID|PSWb[0] (
	.clk(\ctrl_unit|enables[14]~clkctrl_outclk ),
	.d(\ID|PSWb[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ID|PSWb[3]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ID|PSWb [0]),
	.prn(vcc));
// synopsys translate_off
defparam \ID|PSWb[0] .is_wysiwyg = "true";
defparam \ID|PSWb[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y27_N18
cycloneive_lcell_comb \ctrl_unit|psw[0]~0 (
// Equation(s):
// \ctrl_unit|psw[0]~0_combout  = (\ID|PSWb [0] & (!\ID|OP [1])) # (!\ID|PSWb [0] & ((\ctrl_unit|psw [0])))

	.dataa(\ID|OP [1]),
	.datab(\ID|PSWb [0]),
	.datac(\ctrl_unit|psw [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\ctrl_unit|psw[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|psw[0]~0 .lut_mask = 16'h7474;
defparam \ctrl_unit|psw[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y27_N6
cycloneive_lcell_comb \ctrl_unit|psw[0]~feeder (
// Equation(s):
// \ctrl_unit|psw[0]~feeder_combout  = \ctrl_unit|psw[0]~0_combout 

	.dataa(\ctrl_unit|psw[0]~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\ctrl_unit|psw[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|psw[0]~feeder .lut_mask = 16'hAAAA;
defparam \ctrl_unit|psw[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y27_N30
cycloneive_lcell_comb \arithmetic_logic_unit|Mux3~4 (
// Equation(s):
// \arithmetic_logic_unit|Mux3~4_combout  = (\ctrl_unit|alu_op [1] & (!\ctrl_unit|alu_op [2] & \ctrl_unit|alu_op [3]))

	.dataa(gnd),
	.datab(\ctrl_unit|alu_op [1]),
	.datac(\ctrl_unit|alu_op [2]),
	.datad(\ctrl_unit|alu_op [3]),
	.cin(gnd),
	.combout(\arithmetic_logic_unit|Mux3~4_combout ),
	.cout());
// synopsys translate_off
defparam \arithmetic_logic_unit|Mux3~4 .lut_mask = 16'h0C00;
defparam \arithmetic_logic_unit|Mux3~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y27_N28
cycloneive_lcell_comb \arithmetic_logic_unit|PSW_o[0]~0 (
// Equation(s):
// \arithmetic_logic_unit|PSW_o[0]~0_combout  = (\arithmetic_logic_unit|Mux3~4_combout  & ((\s_bus[0]~21_combout ))) # (!\arithmetic_logic_unit|Mux3~4_combout  & (\arithmetic_logic_unit|PSW_o [0]))

	.dataa(gnd),
	.datab(\arithmetic_logic_unit|PSW_o [0]),
	.datac(\arithmetic_logic_unit|Mux3~4_combout ),
	.datad(\s_bus[0]~21_combout ),
	.cin(gnd),
	.combout(\arithmetic_logic_unit|PSW_o[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \arithmetic_logic_unit|PSW_o[0]~0 .lut_mask = 16'hFC0C;
defparam \arithmetic_logic_unit|PSW_o[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y27_N0
cycloneive_lcell_comb \arithmetic_logic_unit|PSW_o[0]~feeder (
// Equation(s):
// \arithmetic_logic_unit|PSW_o[0]~feeder_combout  = \arithmetic_logic_unit|PSW_o[0]~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\arithmetic_logic_unit|PSW_o[0]~0_combout ),
	.cin(gnd),
	.combout(\arithmetic_logic_unit|PSW_o[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \arithmetic_logic_unit|PSW_o[0]~feeder .lut_mask = 16'hFF00;
defparam \arithmetic_logic_unit|PSW_o[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y25_N0
cycloneive_lcell_comb \ctrl_unit|psw_update~0 (
// Equation(s):
// \ctrl_unit|psw_update~0_combout  = (\ID|OP [3] & ((\ID|OP [1]) # ((\ID|OP [0]) # (\ID|OP [2])))) # (!\ID|OP [3] & (\ID|OP [2] & (\ID|OP [1] $ (\ID|OP [0]))))

	.dataa(\ID|OP [3]),
	.datab(\ID|OP [1]),
	.datac(\ID|OP [0]),
	.datad(\ID|OP [2]),
	.cin(gnd),
	.combout(\ctrl_unit|psw_update~0_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|psw_update~0 .lut_mask = 16'hBEA8;
defparam \ctrl_unit|psw_update~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y25_N2
cycloneive_lcell_comb \ctrl_unit|psw_update~1 (
// Equation(s):
// \ctrl_unit|psw_update~1_combout  = (\ID|OP [4] & ((!\ctrl_unit|psw_update~0_combout ))) # (!\ID|OP [4] & (\ID|OP [3] & \ctrl_unit|psw_update~0_combout ))

	.dataa(\ID|OP [3]),
	.datab(gnd),
	.datac(\ID|OP [4]),
	.datad(\ctrl_unit|psw_update~0_combout ),
	.cin(gnd),
	.combout(\ctrl_unit|psw_update~1_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|psw_update~1 .lut_mask = 16'h0AF0;
defparam \ctrl_unit|psw_update~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y27_N12
cycloneive_lcell_comb \ctrl_unit|psw_update~2 (
// Equation(s):
// \ctrl_unit|psw_update~2_combout  = (\ctrl_unit|cpucycle [2] & (((\ID|OP [5]) # (!\ctrl_unit|cpucycle [0])) # (!\ctrl_unit|psw_update~1_combout )))

	.dataa(\ctrl_unit|psw_update~1_combout ),
	.datab(\ID|OP [5]),
	.datac(\ctrl_unit|cpucycle [2]),
	.datad(\ctrl_unit|cpucycle [0]),
	.cin(gnd),
	.combout(\ctrl_unit|psw_update~2_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|psw_update~2 .lut_mask = 16'hD0F0;
defparam \ctrl_unit|psw_update~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y27_N22
cycloneive_lcell_comb \ctrl_unit|dbus_rnum_dst[2]~4 (
// Equation(s):
// \ctrl_unit|dbus_rnum_dst[2]~4_combout  = (!\ctrl_unit|cpucycle [0] & !\ID|OP [1])

	.dataa(gnd),
	.datab(\ctrl_unit|cpucycle [0]),
	.datac(\ID|OP [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\ctrl_unit|dbus_rnum_dst[2]~4_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|dbus_rnum_dst[2]~4 .lut_mask = 16'h0303;
defparam \ctrl_unit|dbus_rnum_dst[2]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y27_N8
cycloneive_lcell_comb \ctrl_unit|enables~4 (
// Equation(s):
// \ctrl_unit|enables~4_combout  = (\ctrl_unit|dbus_rnum_dst[2]~4_combout  & ((\ID|OP [5]) # ((!\ID|OP [0] & \ctrl_unit|ctrl_reg_bus~5_combout ))))

	.dataa(\ID|OP [5]),
	.datab(\ID|OP [0]),
	.datac(\ctrl_unit|dbus_rnum_dst[2]~4_combout ),
	.datad(\ctrl_unit|ctrl_reg_bus~5_combout ),
	.cin(gnd),
	.combout(\ctrl_unit|enables~4_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|enables~4 .lut_mask = 16'hB0A0;
defparam \ctrl_unit|enables~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y27_N6
cycloneive_lcell_comb \ctrl_unit|enables~5 (
// Equation(s):
// \ctrl_unit|enables~5_combout  = (\ctrl_unit|enables~4_combout  & (((\ctrl_unit|ctrl_reg_bus~5_combout  & !\ID|PRPO~q )) # (!\ID|OP [5])))

	.dataa(\ctrl_unit|ctrl_reg_bus~5_combout ),
	.datab(\ID|PRPO~q ),
	.datac(\ID|OP [5]),
	.datad(\ctrl_unit|enables~4_combout ),
	.cin(gnd),
	.combout(\ctrl_unit|enables~5_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|enables~5 .lut_mask = 16'h2F00;
defparam \ctrl_unit|enables~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y27_N4
cycloneive_lcell_comb \ctrl_unit|psw_update~3 (
// Equation(s):
// \ctrl_unit|psw_update~3_combout  = (\ctrl_unit|data_bus_ctrl~20_combout  & ((\ctrl_unit|psw_update~2_combout  & (\ctrl_unit|enables~5_combout )) # (!\ctrl_unit|psw_update~2_combout  & ((\ctrl_unit|cpucycle [0])))))

	.dataa(\ctrl_unit|psw_update~2_combout ),
	.datab(\ctrl_unit|data_bus_ctrl~20_combout ),
	.datac(\ctrl_unit|enables~5_combout ),
	.datad(\ctrl_unit|cpucycle [0]),
	.cin(gnd),
	.combout(\ctrl_unit|psw_update~3_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|psw_update~3 .lut_mask = 16'hC480;
defparam \ctrl_unit|psw_update~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y27_N5
dffeas \ctrl_unit|psw_update (
	.clk(\Clock~clkctrl_outclk ),
	.d(\ctrl_unit|psw_update~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ctrl_unit|psw_update~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ctrl_unit|psw_update .is_wysiwyg = "true";
defparam \ctrl_unit|psw_update .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y26_N0
cycloneive_lcell_comb \arithmetic_logic_unit|sum1[0]~0 (
// Equation(s):
// \arithmetic_logic_unit|sum1[0]~0_combout  = (\Mux47~9_combout  & (\s_bus[0]~21_combout  $ (VCC))) # (!\Mux47~9_combout  & (\s_bus[0]~21_combout  & VCC))
// \arithmetic_logic_unit|sum1[0]~1  = CARRY((\Mux47~9_combout  & \s_bus[0]~21_combout ))

	.dataa(\Mux47~9_combout ),
	.datab(\s_bus[0]~21_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\arithmetic_logic_unit|sum1[0]~0_combout ),
	.cout(\arithmetic_logic_unit|sum1[0]~1 ));
// synopsys translate_off
defparam \arithmetic_logic_unit|sum1[0]~0 .lut_mask = 16'h6688;
defparam \arithmetic_logic_unit|sum1[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y26_N2
cycloneive_lcell_comb \arithmetic_logic_unit|sum1[1]~2 (
// Equation(s):
// \arithmetic_logic_unit|sum1[1]~2_combout  = (\s_bus[1]~10_combout  & ((\Mux46~9_combout  & (\arithmetic_logic_unit|sum1[0]~1  & VCC)) # (!\Mux46~9_combout  & (!\arithmetic_logic_unit|sum1[0]~1 )))) # (!\s_bus[1]~10_combout  & ((\Mux46~9_combout  & 
// (!\arithmetic_logic_unit|sum1[0]~1 )) # (!\Mux46~9_combout  & ((\arithmetic_logic_unit|sum1[0]~1 ) # (GND)))))
// \arithmetic_logic_unit|sum1[1]~3  = CARRY((\s_bus[1]~10_combout  & (!\Mux46~9_combout  & !\arithmetic_logic_unit|sum1[0]~1 )) # (!\s_bus[1]~10_combout  & ((!\arithmetic_logic_unit|sum1[0]~1 ) # (!\Mux46~9_combout ))))

	.dataa(\s_bus[1]~10_combout ),
	.datab(\Mux46~9_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\arithmetic_logic_unit|sum1[0]~1 ),
	.combout(\arithmetic_logic_unit|sum1[1]~2_combout ),
	.cout(\arithmetic_logic_unit|sum1[1]~3 ));
// synopsys translate_off
defparam \arithmetic_logic_unit|sum1[1]~2 .lut_mask = 16'h9617;
defparam \arithmetic_logic_unit|sum1[1]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X80_Y26_N4
cycloneive_lcell_comb \arithmetic_logic_unit|sum1[2]~4 (
// Equation(s):
// \arithmetic_logic_unit|sum1[2]~4_combout  = ((\s_bus[2]~32_combout  $ (\Mux45~9_combout  $ (!\arithmetic_logic_unit|sum1[1]~3 )))) # (GND)
// \arithmetic_logic_unit|sum1[2]~5  = CARRY((\s_bus[2]~32_combout  & ((\Mux45~9_combout ) # (!\arithmetic_logic_unit|sum1[1]~3 ))) # (!\s_bus[2]~32_combout  & (\Mux45~9_combout  & !\arithmetic_logic_unit|sum1[1]~3 )))

	.dataa(\s_bus[2]~32_combout ),
	.datab(\Mux45~9_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\arithmetic_logic_unit|sum1[1]~3 ),
	.combout(\arithmetic_logic_unit|sum1[2]~4_combout ),
	.cout(\arithmetic_logic_unit|sum1[2]~5 ));
// synopsys translate_off
defparam \arithmetic_logic_unit|sum1[2]~4 .lut_mask = 16'h698E;
defparam \arithmetic_logic_unit|sum1[2]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X80_Y26_N6
cycloneive_lcell_comb \arithmetic_logic_unit|sum1[3]~6 (
// Equation(s):
// \arithmetic_logic_unit|sum1[3]~6_combout  = (\s_bus[3]~43_combout  & ((\Mux44~9_combout  & (!\arithmetic_logic_unit|sum1[2]~5 )) # (!\Mux44~9_combout  & (\arithmetic_logic_unit|sum1[2]~5  & VCC)))) # (!\s_bus[3]~43_combout  & ((\Mux44~9_combout  & 
// ((\arithmetic_logic_unit|sum1[2]~5 ) # (GND))) # (!\Mux44~9_combout  & (!\arithmetic_logic_unit|sum1[2]~5 ))))
// \arithmetic_logic_unit|sum1[3]~7  = CARRY((\s_bus[3]~43_combout  & (\Mux44~9_combout  & !\arithmetic_logic_unit|sum1[2]~5 )) # (!\s_bus[3]~43_combout  & ((\Mux44~9_combout ) # (!\arithmetic_logic_unit|sum1[2]~5 ))))

	.dataa(\s_bus[3]~43_combout ),
	.datab(\Mux44~9_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\arithmetic_logic_unit|sum1[2]~5 ),
	.combout(\arithmetic_logic_unit|sum1[3]~6_combout ),
	.cout(\arithmetic_logic_unit|sum1[3]~7 ));
// synopsys translate_off
defparam \arithmetic_logic_unit|sum1[3]~6 .lut_mask = 16'h694D;
defparam \arithmetic_logic_unit|sum1[3]~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X81_Y26_N28
cycloneive_lcell_comb \arithmetic_logic_unit|LessThan2~0 (
// Equation(s):
// \arithmetic_logic_unit|LessThan2~0_combout  = ((!\arithmetic_logic_unit|sum1[2]~4_combout  & !\arithmetic_logic_unit|sum1[1]~2_combout )) # (!\arithmetic_logic_unit|sum1[3]~6_combout )

	.dataa(gnd),
	.datab(\arithmetic_logic_unit|sum1[2]~4_combout ),
	.datac(\arithmetic_logic_unit|sum1[3]~6_combout ),
	.datad(\arithmetic_logic_unit|sum1[1]~2_combout ),
	.cin(gnd),
	.combout(\arithmetic_logic_unit|LessThan2~0_combout ),
	.cout());
// synopsys translate_off
defparam \arithmetic_logic_unit|LessThan2~0 .lut_mask = 16'h0F3F;
defparam \arithmetic_logic_unit|LessThan2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y27_N22
cycloneive_lcell_comb \arithmetic_logic_unit|Mux3~12 (
// Equation(s):
// \arithmetic_logic_unit|Mux3~12_combout  = (!\ctrl_unit|alu_op [2] & ((\ctrl_unit|alu_op [1] & (\ctrl_unit|psw_update~q )) # (!\ctrl_unit|alu_op [1] & ((!\arithmetic_logic_unit|LessThan2~0_combout )))))

	.dataa(\ctrl_unit|alu_op [1]),
	.datab(\ctrl_unit|psw_update~q ),
	.datac(\ctrl_unit|alu_op [2]),
	.datad(\arithmetic_logic_unit|LessThan2~0_combout ),
	.cin(gnd),
	.combout(\arithmetic_logic_unit|Mux3~12_combout ),
	.cout());
// synopsys translate_off
defparam \arithmetic_logic_unit|Mux3~12 .lut_mask = 16'h080D;
defparam \arithmetic_logic_unit|Mux3~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y22_N29
dffeas \reg_file[14][7] (
	.clk(!\Clock~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg_file~21_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file[14][0]~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file[14][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file[14][7] .is_wysiwyg = "true";
defparam \reg_file[14][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y23_N8
cycloneive_lcell_comb \reg_file[10][7]~feeder (
// Equation(s):
// \reg_file[10][7]~feeder_combout  = \reg_file~21_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\reg_file~21_combout ),
	.cin(gnd),
	.combout(\reg_file[10][7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file[10][7]~feeder .lut_mask = 16'hFF00;
defparam \reg_file[10][7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y23_N9
dffeas \reg_file[10][7] (
	.clk(!\Clock~clkctrl_outclk ),
	.d(\reg_file[10][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file[10][0]~52_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file[10][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file[10][7] .is_wysiwyg = "true";
defparam \reg_file[10][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y22_N8
cycloneive_lcell_comb \reg_file[6][7]~feeder (
// Equation(s):
// \reg_file[6][7]~feeder_combout  = \reg_file~21_combout 

	.dataa(gnd),
	.datab(\reg_file~21_combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg_file[6][7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file[6][7]~feeder .lut_mask = 16'hCCCC;
defparam \reg_file[6][7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y22_N9
dffeas \reg_file[6][7] (
	.clk(!\Clock~clkctrl_outclk ),
	.d(\reg_file[6][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file[6][0]~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file[6][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file[6][7] .is_wysiwyg = "true";
defparam \reg_file[6][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y22_N25
dffeas \reg_file[2][7] (
	.clk(!\Clock~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg_file~21_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file[2][0]~50_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file[2][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file[2][7] .is_wysiwyg = "true";
defparam \reg_file[2][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y23_N28
cycloneive_lcell_comb \Mux40~0 (
// Equation(s):
// \Mux40~0_combout  = (\ctrl_unit|alu_rnum_dst [2] & ((\reg_file[6][7]~q ) # ((\ctrl_unit|alu_rnum_dst [3])))) # (!\ctrl_unit|alu_rnum_dst [2] & (((\reg_file[2][7]~q  & !\ctrl_unit|alu_rnum_dst [3]))))

	.dataa(\ctrl_unit|alu_rnum_dst [2]),
	.datab(\reg_file[6][7]~q ),
	.datac(\reg_file[2][7]~q ),
	.datad(\ctrl_unit|alu_rnum_dst [3]),
	.cin(gnd),
	.combout(\Mux40~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux40~0 .lut_mask = 16'hAAD8;
defparam \Mux40~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y23_N26
cycloneive_lcell_comb \Mux40~1 (
// Equation(s):
// \Mux40~1_combout  = (\ctrl_unit|alu_rnum_dst [3] & ((\Mux40~0_combout  & (\reg_file[14][7]~q )) # (!\Mux40~0_combout  & ((\reg_file[10][7]~q ))))) # (!\ctrl_unit|alu_rnum_dst [3] & (((\Mux40~0_combout ))))

	.dataa(\reg_file[14][7]~q ),
	.datab(\ctrl_unit|alu_rnum_dst [3]),
	.datac(\reg_file[10][7]~q ),
	.datad(\Mux40~0_combout ),
	.cin(gnd),
	.combout(\Mux40~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux40~1 .lut_mask = 16'hBBC0;
defparam \Mux40~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y22_N22
cycloneive_lcell_comb \reg_file[13][7]~feeder (
// Equation(s):
// \reg_file[13][7]~feeder_combout  = \reg_file~21_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\reg_file~21_combout ),
	.cin(gnd),
	.combout(\reg_file[13][7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file[13][7]~feeder .lut_mask = 16'hFF00;
defparam \reg_file[13][7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y22_N23
dffeas \reg_file[13][7] (
	.clk(!\Clock~clkctrl_outclk ),
	.d(\reg_file[13][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file[13][0]~53_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file[13][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file[13][7] .is_wysiwyg = "true";
defparam \reg_file[13][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y22_N20
cycloneive_lcell_comb \reg_file[5][7]~feeder (
// Equation(s):
// \reg_file[5][7]~feeder_combout  = \reg_file~21_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\reg_file~21_combout ),
	.cin(gnd),
	.combout(\reg_file[5][7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file[5][7]~feeder .lut_mask = 16'hFF00;
defparam \reg_file[5][7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y22_N21
dffeas \reg_file[5][7] (
	.clk(!\Clock~clkctrl_outclk ),
	.d(\reg_file[5][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file[5][0]~54_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file[5][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file[5][7] .is_wysiwyg = "true";
defparam \reg_file[5][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y23_N14
cycloneive_lcell_comb \reg_file[9][7]~feeder (
// Equation(s):
// \reg_file[9][7]~feeder_combout  = \reg_file~21_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\reg_file~21_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg_file[9][7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file[9][7]~feeder .lut_mask = 16'hF0F0;
defparam \reg_file[9][7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y23_N15
dffeas \reg_file[9][7] (
	.clk(!\Clock~clkctrl_outclk ),
	.d(\reg_file[9][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file[9][0]~45_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file[9][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file[9][7] .is_wysiwyg = "true";
defparam \reg_file[9][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y20_N11
dffeas \reg_file[1][7] (
	.clk(!\Clock~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg_file~21_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file[1][0]~47_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file[1][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file[1][7] .is_wysiwyg = "true";
defparam \reg_file[1][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y23_N12
cycloneive_lcell_comb \Mux40~2 (
// Equation(s):
// \Mux40~2_combout  = (\ctrl_unit|alu_rnum_dst [2] & (((\ctrl_unit|alu_rnum_dst [3])))) # (!\ctrl_unit|alu_rnum_dst [2] & ((\ctrl_unit|alu_rnum_dst [3] & (\reg_file[9][7]~q )) # (!\ctrl_unit|alu_rnum_dst [3] & ((\reg_file[1][7]~q )))))

	.dataa(\reg_file[9][7]~q ),
	.datab(\reg_file[1][7]~q ),
	.datac(\ctrl_unit|alu_rnum_dst [2]),
	.datad(\ctrl_unit|alu_rnum_dst [3]),
	.cin(gnd),
	.combout(\Mux40~2_combout ),
	.cout());
// synopsys translate_off
defparam \Mux40~2 .lut_mask = 16'hFA0C;
defparam \Mux40~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y23_N22
cycloneive_lcell_comb \Mux40~3 (
// Equation(s):
// \Mux40~3_combout  = (\ctrl_unit|alu_rnum_dst [2] & ((\Mux40~2_combout  & (\reg_file[13][7]~q )) # (!\Mux40~2_combout  & ((\reg_file[5][7]~q ))))) # (!\ctrl_unit|alu_rnum_dst [2] & (((\Mux40~2_combout ))))

	.dataa(\ctrl_unit|alu_rnum_dst [2]),
	.datab(\reg_file[13][7]~q ),
	.datac(\reg_file[5][7]~q ),
	.datad(\Mux40~2_combout ),
	.cin(gnd),
	.combout(\Mux40~3_combout ),
	.cout());
// synopsys translate_off
defparam \Mux40~3 .lut_mask = 16'hDDA0;
defparam \Mux40~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y19_N13
dffeas \reg_file[8][7] (
	.clk(!\Clock~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg_file~21_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file[8][0]~49_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file[8][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file[8][7] .is_wysiwyg = "true";
defparam \reg_file[8][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y19_N15
dffeas \reg_file[12][7] (
	.clk(!\Clock~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg_file~21_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file[12][0]~41_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file[12][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file[12][7] .is_wysiwyg = "true";
defparam \reg_file[12][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y22_N19
dffeas \reg_file[4][7] (
	.clk(!\Clock~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg_file~21_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file[4][0]~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file[4][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file[4][7] .is_wysiwyg = "true";
defparam \reg_file[4][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y23_N13
dffeas \reg_file[0][7] (
	.clk(!\Clock~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg_file~21_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file[0][0]~51_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file[0][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file[0][7] .is_wysiwyg = "true";
defparam \reg_file[0][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y23_N20
cycloneive_lcell_comb \Mux40~4 (
// Equation(s):
// \Mux40~4_combout  = (\ctrl_unit|alu_rnum_dst [2] & ((\reg_file[4][7]~q ) # ((\ctrl_unit|alu_rnum_dst [3])))) # (!\ctrl_unit|alu_rnum_dst [2] & (((\reg_file[0][7]~q  & !\ctrl_unit|alu_rnum_dst [3]))))

	.dataa(\ctrl_unit|alu_rnum_dst [2]),
	.datab(\reg_file[4][7]~q ),
	.datac(\reg_file[0][7]~q ),
	.datad(\ctrl_unit|alu_rnum_dst [3]),
	.cin(gnd),
	.combout(\Mux40~4_combout ),
	.cout());
// synopsys translate_off
defparam \Mux40~4 .lut_mask = 16'hAAD8;
defparam \Mux40~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y23_N10
cycloneive_lcell_comb \Mux40~5 (
// Equation(s):
// \Mux40~5_combout  = (\ctrl_unit|alu_rnum_dst [3] & ((\Mux40~4_combout  & ((\reg_file[12][7]~q ))) # (!\Mux40~4_combout  & (\reg_file[8][7]~q )))) # (!\ctrl_unit|alu_rnum_dst [3] & (((\Mux40~4_combout ))))

	.dataa(\reg_file[8][7]~q ),
	.datab(\ctrl_unit|alu_rnum_dst [3]),
	.datac(\reg_file[12][7]~q ),
	.datad(\Mux40~4_combout ),
	.cin(gnd),
	.combout(\Mux40~5_combout ),
	.cout());
// synopsys translate_off
defparam \Mux40~5 .lut_mask = 16'hF388;
defparam \Mux40~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y23_N4
cycloneive_lcell_comb \Mux40~6 (
// Equation(s):
// \Mux40~6_combout  = (\ctrl_unit|alu_rnum_dst [0] & ((\ctrl_unit|alu_rnum_dst [1]) # ((\Mux40~3_combout )))) # (!\ctrl_unit|alu_rnum_dst [0] & (!\ctrl_unit|alu_rnum_dst [1] & ((\Mux40~5_combout ))))

	.dataa(\ctrl_unit|alu_rnum_dst [0]),
	.datab(\ctrl_unit|alu_rnum_dst [1]),
	.datac(\Mux40~3_combout ),
	.datad(\Mux40~5_combout ),
	.cin(gnd),
	.combout(\Mux40~6_combout ),
	.cout());
// synopsys translate_off
defparam \Mux40~6 .lut_mask = 16'hB9A8;
defparam \Mux40~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y22_N0
cycloneive_lcell_comb \reg_file[7][7]~feeder (
// Equation(s):
// \reg_file[7][7]~feeder_combout  = \reg_file~21_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\reg_file~21_combout ),
	.cin(gnd),
	.combout(\reg_file[7][7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file[7][7]~feeder .lut_mask = 16'hFF00;
defparam \reg_file[7][7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y22_N1
dffeas \reg_file[7][7] (
	.clk(!\Clock~clkctrl_outclk ),
	.d(\reg_file[7][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file[7][7]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file[7][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file[7][7] .is_wysiwyg = "true";
defparam \reg_file[7][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y22_N30
cycloneive_lcell_comb \reg_file[15][7]~feeder (
// Equation(s):
// \reg_file[15][7]~feeder_combout  = \reg_file~21_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\reg_file~21_combout ),
	.cin(gnd),
	.combout(\reg_file[15][7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file[15][7]~feeder .lut_mask = 16'hFF00;
defparam \reg_file[15][7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y22_N31
dffeas \reg_file[15][7] (
	.clk(!\Clock~clkctrl_outclk ),
	.d(\reg_file[15][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file[15][0]~55_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file[15][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file[15][7] .is_wysiwyg = "true";
defparam \reg_file[15][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y19_N6
cycloneive_lcell_comb \reg_file[11][7]~feeder (
// Equation(s):
// \reg_file[11][7]~feeder_combout  = \reg_file~21_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\reg_file~21_combout ),
	.cin(gnd),
	.combout(\reg_file[11][7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file[11][7]~feeder .lut_mask = 16'hFF00;
defparam \reg_file[11][7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y19_N7
dffeas \reg_file[11][7] (
	.clk(!\Clock~clkctrl_outclk ),
	.d(\reg_file[11][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file[11][0]~48_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file[11][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file[11][7] .is_wysiwyg = "true";
defparam \reg_file[11][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y19_N4
cycloneive_lcell_comb \reg_file[3][7]~feeder (
// Equation(s):
// \reg_file[3][7]~feeder_combout  = \reg_file~21_combout 

	.dataa(gnd),
	.datab(\reg_file~21_combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg_file[3][7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file[3][7]~feeder .lut_mask = 16'hCCCC;
defparam \reg_file[3][7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y19_N5
dffeas \reg_file[3][7] (
	.clk(!\Clock~clkctrl_outclk ),
	.d(\reg_file[3][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file[3][0]~46_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file[3][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file[3][7] .is_wysiwyg = "true";
defparam \reg_file[3][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y22_N28
cycloneive_lcell_comb \Mux40~7 (
// Equation(s):
// \Mux40~7_combout  = (\ctrl_unit|alu_rnum_dst [3] & ((\ctrl_unit|alu_rnum_dst [2]) # ((\reg_file[11][7]~q )))) # (!\ctrl_unit|alu_rnum_dst [3] & (!\ctrl_unit|alu_rnum_dst [2] & ((\reg_file[3][7]~q ))))

	.dataa(\ctrl_unit|alu_rnum_dst [3]),
	.datab(\ctrl_unit|alu_rnum_dst [2]),
	.datac(\reg_file[11][7]~q ),
	.datad(\reg_file[3][7]~q ),
	.cin(gnd),
	.combout(\Mux40~7_combout ),
	.cout());
// synopsys translate_off
defparam \Mux40~7 .lut_mask = 16'hB9A8;
defparam \Mux40~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y22_N26
cycloneive_lcell_comb \Mux40~8 (
// Equation(s):
// \Mux40~8_combout  = (\ctrl_unit|alu_rnum_dst [2] & ((\Mux40~7_combout  & ((\reg_file[15][7]~q ))) # (!\Mux40~7_combout  & (\reg_file[7][7]~q )))) # (!\ctrl_unit|alu_rnum_dst [2] & (((\Mux40~7_combout ))))

	.dataa(\ctrl_unit|alu_rnum_dst [2]),
	.datab(\reg_file[7][7]~q ),
	.datac(\reg_file[15][7]~q ),
	.datad(\Mux40~7_combout ),
	.cin(gnd),
	.combout(\Mux40~8_combout ),
	.cout());
// synopsys translate_off
defparam \Mux40~8 .lut_mask = 16'hF588;
defparam \Mux40~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y23_N18
cycloneive_lcell_comb \Mux40~9 (
// Equation(s):
// \Mux40~9_combout  = (\ctrl_unit|alu_rnum_dst [1] & ((\Mux40~6_combout  & ((\Mux40~8_combout ))) # (!\Mux40~6_combout  & (\Mux40~1_combout )))) # (!\ctrl_unit|alu_rnum_dst [1] & (((\Mux40~6_combout ))))

	.dataa(\Mux40~1_combout ),
	.datab(\ctrl_unit|alu_rnum_dst [1]),
	.datac(\Mux40~6_combout ),
	.datad(\Mux40~8_combout ),
	.cin(gnd),
	.combout(\Mux40~9_combout ),
	.cout());
// synopsys translate_off
defparam \Mux40~9 .lut_mask = 16'hF838;
defparam \Mux40~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y22_N6
cycloneive_lcell_comb \s_bus[7]~84 (
// Equation(s):
// \s_bus[7]~84_combout  = (\ctrl_unit|alu_rnum_src [1] & ((\reg_file[7][7]~q ) # ((\ctrl_unit|alu_rnum_src [3])))) # (!\ctrl_unit|alu_rnum_src [1] & (((\reg_file[5][7]~q  & !\ctrl_unit|alu_rnum_src [3]))))

	.dataa(\reg_file[7][7]~q ),
	.datab(\reg_file[5][7]~q ),
	.datac(\ctrl_unit|alu_rnum_src [1]),
	.datad(\ctrl_unit|alu_rnum_src [3]),
	.cin(gnd),
	.combout(\s_bus[7]~84_combout ),
	.cout());
// synopsys translate_off
defparam \s_bus[7]~84 .lut_mask = 16'hF0AC;
defparam \s_bus[7]~84 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y22_N0
cycloneive_lcell_comb \s_bus[7]~85 (
// Equation(s):
// \s_bus[7]~85_combout  = (\ctrl_unit|alu_rnum_src [3] & ((\s_bus[7]~84_combout  & (\reg_file[15][7]~q )) # (!\s_bus[7]~84_combout  & ((\reg_file[13][7]~q ))))) # (!\ctrl_unit|alu_rnum_src [3] & (((\s_bus[7]~84_combout ))))

	.dataa(\ctrl_unit|alu_rnum_src [3]),
	.datab(\reg_file[15][7]~q ),
	.datac(\reg_file[13][7]~q ),
	.datad(\s_bus[7]~84_combout ),
	.cin(gnd),
	.combout(\s_bus[7]~85_combout ),
	.cout());
// synopsys translate_off
defparam \s_bus[7]~85 .lut_mask = 16'hDDA0;
defparam \s_bus[7]~85 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y22_N20
cycloneive_lcell_comb \s_bus[7]~79 (
// Equation(s):
// \s_bus[7]~79_combout  = (\ctrl_unit|alu_rnum_src [1] & (((\ctrl_unit|alu_rnum_src [3]) # (\reg_file[6][7]~q )))) # (!\ctrl_unit|alu_rnum_src [1] & (\reg_file[4][7]~q  & (!\ctrl_unit|alu_rnum_src [3])))

	.dataa(\ctrl_unit|alu_rnum_src [1]),
	.datab(\reg_file[4][7]~q ),
	.datac(\ctrl_unit|alu_rnum_src [3]),
	.datad(\reg_file[6][7]~q ),
	.cin(gnd),
	.combout(\s_bus[7]~79_combout ),
	.cout());
// synopsys translate_off
defparam \s_bus[7]~79 .lut_mask = 16'hAEA4;
defparam \s_bus[7]~79 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y22_N28
cycloneive_lcell_comb \s_bus[7]~80 (
// Equation(s):
// \s_bus[7]~80_combout  = (\ctrl_unit|alu_rnum_src [3] & ((\s_bus[7]~79_combout  & ((\reg_file[14][7]~q ))) # (!\s_bus[7]~79_combout  & (\reg_file[12][7]~q )))) # (!\ctrl_unit|alu_rnum_src [3] & (((\s_bus[7]~79_combout ))))

	.dataa(\reg_file[12][7]~q ),
	.datab(\ctrl_unit|alu_rnum_src [3]),
	.datac(\reg_file[14][7]~q ),
	.datad(\s_bus[7]~79_combout ),
	.cin(gnd),
	.combout(\s_bus[7]~80_combout ),
	.cout());
// synopsys translate_off
defparam \s_bus[7]~80 .lut_mask = 16'hF388;
defparam \s_bus[7]~80 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y23_N12
cycloneive_lcell_comb \s_bus[7]~81 (
// Equation(s):
// \s_bus[7]~81_combout  = (\ctrl_unit|alu_rnum_src [3] & ((\ctrl_unit|alu_rnum_src [1]) # ((\reg_file[8][7]~q )))) # (!\ctrl_unit|alu_rnum_src [3] & (!\ctrl_unit|alu_rnum_src [1] & (\reg_file[0][7]~q )))

	.dataa(\ctrl_unit|alu_rnum_src [3]),
	.datab(\ctrl_unit|alu_rnum_src [1]),
	.datac(\reg_file[0][7]~q ),
	.datad(\reg_file[8][7]~q ),
	.cin(gnd),
	.combout(\s_bus[7]~81_combout ),
	.cout());
// synopsys translate_off
defparam \s_bus[7]~81 .lut_mask = 16'hBA98;
defparam \s_bus[7]~81 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y23_N24
cycloneive_lcell_comb \s_bus[7]~82 (
// Equation(s):
// \s_bus[7]~82_combout  = (\ctrl_unit|alu_rnum_src [1] & ((\s_bus[7]~81_combout  & (\reg_file[10][7]~q )) # (!\s_bus[7]~81_combout  & ((\reg_file[2][7]~q ))))) # (!\ctrl_unit|alu_rnum_src [1] & (((\s_bus[7]~81_combout ))))

	.dataa(\ctrl_unit|alu_rnum_src [1]),
	.datab(\reg_file[10][7]~q ),
	.datac(\reg_file[2][7]~q ),
	.datad(\s_bus[7]~81_combout ),
	.cin(gnd),
	.combout(\s_bus[7]~82_combout ),
	.cout());
// synopsys translate_off
defparam \s_bus[7]~82 .lut_mask = 16'hDDA0;
defparam \s_bus[7]~82 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y23_N30
cycloneive_lcell_comb \s_bus[7]~83 (
// Equation(s):
// \s_bus[7]~83_combout  = (\ctrl_unit|alu_rnum_src [2] & ((\ctrl_unit|alu_rnum_src [0]) # ((\s_bus[7]~80_combout )))) # (!\ctrl_unit|alu_rnum_src [2] & (!\ctrl_unit|alu_rnum_src [0] & ((\s_bus[7]~82_combout ))))

	.dataa(\ctrl_unit|alu_rnum_src [2]),
	.datab(\ctrl_unit|alu_rnum_src [0]),
	.datac(\s_bus[7]~80_combout ),
	.datad(\s_bus[7]~82_combout ),
	.cin(gnd),
	.combout(\s_bus[7]~83_combout ),
	.cout());
// synopsys translate_off
defparam \s_bus[7]~83 .lut_mask = 16'hB9A8;
defparam \s_bus[7]~83 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y20_N18
cycloneive_lcell_comb \s_bus[7]~77 (
// Equation(s):
// \s_bus[7]~77_combout  = (\ctrl_unit|alu_rnum_src [3] & (((\reg_file[9][7]~q ) # (\ctrl_unit|alu_rnum_src [1])))) # (!\ctrl_unit|alu_rnum_src [3] & (\reg_file[1][7]~q  & ((!\ctrl_unit|alu_rnum_src [1]))))

	.dataa(\ctrl_unit|alu_rnum_src [3]),
	.datab(\reg_file[1][7]~q ),
	.datac(\reg_file[9][7]~q ),
	.datad(\ctrl_unit|alu_rnum_src [1]),
	.cin(gnd),
	.combout(\s_bus[7]~77_combout ),
	.cout());
// synopsys translate_off
defparam \s_bus[7]~77 .lut_mask = 16'hAAE4;
defparam \s_bus[7]~77 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y19_N16
cycloneive_lcell_comb \s_bus[7]~78 (
// Equation(s):
// \s_bus[7]~78_combout  = (\ctrl_unit|alu_rnum_src [1] & ((\s_bus[7]~77_combout  & (\reg_file[11][7]~q )) # (!\s_bus[7]~77_combout  & ((\reg_file[3][7]~q ))))) # (!\ctrl_unit|alu_rnum_src [1] & (((\s_bus[7]~77_combout ))))

	.dataa(\reg_file[11][7]~q ),
	.datab(\reg_file[3][7]~q ),
	.datac(\ctrl_unit|alu_rnum_src [1]),
	.datad(\s_bus[7]~77_combout ),
	.cin(gnd),
	.combout(\s_bus[7]~78_combout ),
	.cout());
// synopsys translate_off
defparam \s_bus[7]~78 .lut_mask = 16'hAFC0;
defparam \s_bus[7]~78 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y23_N16
cycloneive_lcell_comb \s_bus[7]~86 (
// Equation(s):
// \s_bus[7]~86_combout  = (\ctrl_unit|alu_rnum_src [0] & ((\s_bus[7]~83_combout  & (\s_bus[7]~85_combout )) # (!\s_bus[7]~83_combout  & ((\s_bus[7]~78_combout ))))) # (!\ctrl_unit|alu_rnum_src [0] & (((\s_bus[7]~83_combout ))))

	.dataa(\ctrl_unit|alu_rnum_src [0]),
	.datab(\s_bus[7]~85_combout ),
	.datac(\s_bus[7]~83_combout ),
	.datad(\s_bus[7]~78_combout ),
	.cin(gnd),
	.combout(\s_bus[7]~86_combout ),
	.cout());
// synopsys translate_off
defparam \s_bus[7]~86 .lut_mask = 16'hDAD0;
defparam \s_bus[7]~86 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y23_N6
cycloneive_lcell_comb \s_bus[7]~87 (
// Equation(s):
// \s_bus[7]~87_combout  = (\ctrl_unit|s_bus_ctrl~q ) # ((\ctrl_unit|alu_rnum_src [4] & (\reg_file[16][7]~q )) # (!\ctrl_unit|alu_rnum_src [4] & ((\s_bus[7]~86_combout ))))

	.dataa(\ctrl_unit|s_bus_ctrl~q ),
	.datab(\ctrl_unit|alu_rnum_src [4]),
	.datac(\reg_file[16][7]~q ),
	.datad(\s_bus[7]~86_combout ),
	.cin(gnd),
	.combout(\s_bus[7]~87_combout ),
	.cout());
// synopsys translate_off
defparam \s_bus[7]~87 .lut_mask = 16'hFBEA;
defparam \s_bus[7]~87 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y27_N18
cycloneive_lcell_comb \arithmetic_logic_unit|Mux3~7 (
// Equation(s):
// \arithmetic_logic_unit|Mux3~7_combout  = (\Mux40~9_combout  & ((\s_bus[7]~87_combout ) # (!\arithmetic_logic_unit|Reg3 [7]))) # (!\Mux40~9_combout  & (\s_bus[7]~87_combout  & !\arithmetic_logic_unit|Reg3 [7]))

	.dataa(\Mux40~9_combout ),
	.datab(gnd),
	.datac(\s_bus[7]~87_combout ),
	.datad(\arithmetic_logic_unit|Reg3 [7]),
	.cin(gnd),
	.combout(\arithmetic_logic_unit|Mux3~7_combout ),
	.cout());
// synopsys translate_off
defparam \arithmetic_logic_unit|Mux3~7 .lut_mask = 16'hA0FA;
defparam \arithmetic_logic_unit|Mux3~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y27_N26
cycloneive_lcell_comb \arithmetic_logic_unit|Mux3~13 (
// Equation(s):
// \arithmetic_logic_unit|Mux3~13_combout  = (\arithmetic_logic_unit|Mux3~12_combout  & (((\arithmetic_logic_unit|Mux3~7_combout )) # (!\ctrl_unit|alu_op [1]))) # (!\arithmetic_logic_unit|Mux3~12_combout  & (((\arithmetic_logic_unit|PSW_o [0]))))

	.dataa(\ctrl_unit|alu_op [1]),
	.datab(\arithmetic_logic_unit|PSW_o [0]),
	.datac(\arithmetic_logic_unit|Mux3~12_combout ),
	.datad(\arithmetic_logic_unit|Mux3~7_combout ),
	.cin(gnd),
	.combout(\arithmetic_logic_unit|Mux3~13_combout ),
	.cout());
// synopsys translate_off
defparam \arithmetic_logic_unit|Mux3~13 .lut_mask = 16'hFC5C;
defparam \arithmetic_logic_unit|Mux3~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y22_N5
dffeas \reg_file[9][15] (
	.clk(!\Clock~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg_file~38_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file[9][8]~68_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file[9][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file[9][15] .is_wysiwyg = "true";
defparam \reg_file[9][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y20_N13
dffeas \reg_file[11][15] (
	.clk(!\Clock~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg_file~38_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file[11][8]~70_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file[11][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file[11][15] .is_wysiwyg = "true";
defparam \reg_file[11][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y22_N7
dffeas \reg_file[8][15] (
	.clk(!\Clock~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg_file~38_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file[8][8]~69_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file[8][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file[8][15] .is_wysiwyg = "true";
defparam \reg_file[8][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y22_N13
dffeas \reg_file[10][15] (
	.clk(!\Clock~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg_file~38_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file[10][8]~67_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file[10][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file[10][15] .is_wysiwyg = "true";
defparam \reg_file[10][15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y22_N12
cycloneive_lcell_comb \s_bus[15]~166 (
// Equation(s):
// \s_bus[15]~166_combout  = (\ctrl_unit|alu_rnum_src [0] & (((\ctrl_unit|alu_rnum_src [1])))) # (!\ctrl_unit|alu_rnum_src [0] & ((\ctrl_unit|alu_rnum_src [1] & ((\reg_file[10][15]~q ))) # (!\ctrl_unit|alu_rnum_src [1] & (\reg_file[8][15]~q ))))

	.dataa(\reg_file[8][15]~q ),
	.datab(\ctrl_unit|alu_rnum_src [0]),
	.datac(\reg_file[10][15]~q ),
	.datad(\ctrl_unit|alu_rnum_src [1]),
	.cin(gnd),
	.combout(\s_bus[15]~166_combout ),
	.cout());
// synopsys translate_off
defparam \s_bus[15]~166 .lut_mask = 16'hFC22;
defparam \s_bus[15]~166 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y22_N30
cycloneive_lcell_comb \s_bus[15]~167 (
// Equation(s):
// \s_bus[15]~167_combout  = (\ctrl_unit|alu_rnum_src [0] & ((\s_bus[15]~166_combout  & ((\reg_file[11][15]~q ))) # (!\s_bus[15]~166_combout  & (\reg_file[9][15]~q )))) # (!\ctrl_unit|alu_rnum_src [0] & (((\s_bus[15]~166_combout ))))

	.dataa(\ctrl_unit|alu_rnum_src [0]),
	.datab(\reg_file[9][15]~q ),
	.datac(\reg_file[11][15]~q ),
	.datad(\s_bus[15]~166_combout ),
	.cin(gnd),
	.combout(\s_bus[15]~167_combout ),
	.cout());
// synopsys translate_off
defparam \s_bus[15]~167 .lut_mask = 16'hF588;
defparam \s_bus[15]~167 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y20_N28
cycloneive_lcell_comb \reg_file[13][15]~feeder (
// Equation(s):
// \reg_file[13][15]~feeder_combout  = \reg_file~38_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\reg_file~38_combout ),
	.cin(gnd),
	.combout(\reg_file[13][15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file[13][15]~feeder .lut_mask = 16'hFF00;
defparam \reg_file[13][15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y20_N29
dffeas \reg_file[13][15] (
	.clk(!\Clock~clkctrl_outclk ),
	.d(\reg_file[13][15]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file[13][8]~63_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file[13][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file[13][15] .is_wysiwyg = "true";
defparam \reg_file[13][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y20_N23
dffeas \reg_file[15][15] (
	.clk(!\Clock~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg_file~38_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file[15][8]~66_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file[15][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file[15][15] .is_wysiwyg = "true";
defparam \reg_file[15][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y21_N31
dffeas \reg_file[14][15] (
	.clk(!\Clock~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg_file~38_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file[14][8]~64_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file[14][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file[14][15] .is_wysiwyg = "true";
defparam \reg_file[14][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y21_N5
dffeas \reg_file[12][15] (
	.clk(!\Clock~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg_file~38_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file[12][8]~65_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file[12][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file[12][15] .is_wysiwyg = "true";
defparam \reg_file[12][15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y21_N4
cycloneive_lcell_comb \s_bus[15]~173 (
// Equation(s):
// \s_bus[15]~173_combout  = (\ctrl_unit|alu_rnum_src [1] & ((\reg_file[14][15]~q ) # ((\ctrl_unit|alu_rnum_src [0])))) # (!\ctrl_unit|alu_rnum_src [1] & (((\reg_file[12][15]~q  & !\ctrl_unit|alu_rnum_src [0]))))

	.dataa(\reg_file[14][15]~q ),
	.datab(\ctrl_unit|alu_rnum_src [1]),
	.datac(\reg_file[12][15]~q ),
	.datad(\ctrl_unit|alu_rnum_src [0]),
	.cin(gnd),
	.combout(\s_bus[15]~173_combout ),
	.cout());
// synopsys translate_off
defparam \s_bus[15]~173 .lut_mask = 16'hCCB8;
defparam \s_bus[15]~173 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y20_N10
cycloneive_lcell_comb \s_bus[15]~174 (
// Equation(s):
// \s_bus[15]~174_combout  = (\ctrl_unit|alu_rnum_src [0] & ((\s_bus[15]~173_combout  & ((\reg_file[15][15]~q ))) # (!\s_bus[15]~173_combout  & (\reg_file[13][15]~q )))) # (!\ctrl_unit|alu_rnum_src [0] & (((\s_bus[15]~173_combout ))))

	.dataa(\ctrl_unit|alu_rnum_src [0]),
	.datab(\reg_file[13][15]~q ),
	.datac(\reg_file[15][15]~q ),
	.datad(\s_bus[15]~173_combout ),
	.cin(gnd),
	.combout(\s_bus[15]~174_combout ),
	.cout());
// synopsys translate_off
defparam \s_bus[15]~174 .lut_mask = 16'hF588;
defparam \s_bus[15]~174 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y20_N15
dffeas \reg_file[3][15] (
	.clk(!\Clock~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg_file~38_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file[3][8]~62_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file[3][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file[3][15] .is_wysiwyg = "true";
defparam \reg_file[3][15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y20_N8
cycloneive_lcell_comb \reg_file[2][15]~feeder (
// Equation(s):
// \reg_file[2][15]~feeder_combout  = \reg_file~38_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\reg_file~38_combout ),
	.cin(gnd),
	.combout(\reg_file[2][15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file[2][15]~feeder .lut_mask = 16'hFF00;
defparam \reg_file[2][15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y20_N9
dffeas \reg_file[2][15] (
	.clk(!\Clock~clkctrl_outclk ),
	.d(\reg_file[2][15]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file[2][8]~59_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file[2][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file[2][15] .is_wysiwyg = "true";
defparam \reg_file[2][15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y23_N22
cycloneive_lcell_comb \reg_file[0][15]~feeder (
// Equation(s):
// \reg_file[0][15]~feeder_combout  = \reg_file~38_combout 

	.dataa(\reg_file~38_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg_file[0][15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file[0][15]~feeder .lut_mask = 16'hAAAA;
defparam \reg_file[0][15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y23_N23
dffeas \reg_file[0][15] (
	.clk(!\Clock~clkctrl_outclk ),
	.d(\reg_file[0][15]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file[0][8]~61_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file[0][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file[0][15] .is_wysiwyg = "true";
defparam \reg_file[0][15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y23_N20
cycloneive_lcell_comb \reg_file[1][15]~feeder (
// Equation(s):
// \reg_file[1][15]~feeder_combout  = \reg_file~38_combout 

	.dataa(\reg_file~38_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg_file[1][15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file[1][15]~feeder .lut_mask = 16'hAAAA;
defparam \reg_file[1][15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y23_N21
dffeas \reg_file[1][15] (
	.clk(!\Clock~clkctrl_outclk ),
	.d(\reg_file[1][15]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file[1][8]~60_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file[1][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file[1][15] .is_wysiwyg = "true";
defparam \reg_file[1][15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y23_N26
cycloneive_lcell_comb \s_bus[15]~170 (
// Equation(s):
// \s_bus[15]~170_combout  = (\ctrl_unit|alu_rnum_src [0] & (((\reg_file[1][15]~q ) # (\ctrl_unit|alu_rnum_src [1])))) # (!\ctrl_unit|alu_rnum_src [0] & (\reg_file[0][15]~q  & ((!\ctrl_unit|alu_rnum_src [1]))))

	.dataa(\reg_file[0][15]~q ),
	.datab(\reg_file[1][15]~q ),
	.datac(\ctrl_unit|alu_rnum_src [0]),
	.datad(\ctrl_unit|alu_rnum_src [1]),
	.cin(gnd),
	.combout(\s_bus[15]~170_combout ),
	.cout());
// synopsys translate_off
defparam \s_bus[15]~170 .lut_mask = 16'hF0CA;
defparam \s_bus[15]~170 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y20_N26
cycloneive_lcell_comb \s_bus[15]~171 (
// Equation(s):
// \s_bus[15]~171_combout  = (\ctrl_unit|alu_rnum_src [1] & ((\s_bus[15]~170_combout  & (\reg_file[3][15]~q )) # (!\s_bus[15]~170_combout  & ((\reg_file[2][15]~q ))))) # (!\ctrl_unit|alu_rnum_src [1] & (((\s_bus[15]~170_combout ))))

	.dataa(\ctrl_unit|alu_rnum_src [1]),
	.datab(\reg_file[3][15]~q ),
	.datac(\reg_file[2][15]~q ),
	.datad(\s_bus[15]~170_combout ),
	.cin(gnd),
	.combout(\s_bus[15]~171_combout ),
	.cout());
// synopsys translate_off
defparam \s_bus[15]~171 .lut_mask = 16'hDDA0;
defparam \s_bus[15]~171 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y20_N31
dffeas \reg_file[7][15] (
	.clk(!\Clock~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg_file~38_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file[7][15]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file[7][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file[7][15] .is_wysiwyg = "true";
defparam \reg_file[7][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y22_N21
dffeas \reg_file[6][15] (
	.clk(!\Clock~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg_file~38_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file[6][8]~57_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file[6][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file[6][15] .is_wysiwyg = "true";
defparam \reg_file[6][15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y20_N6
cycloneive_lcell_comb \reg_file[5][15]~feeder (
// Equation(s):
// \reg_file[5][15]~feeder_combout  = \reg_file~38_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\reg_file~38_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg_file[5][15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file[5][15]~feeder .lut_mask = 16'hF0F0;
defparam \reg_file[5][15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y20_N7
dffeas \reg_file[5][15] (
	.clk(!\Clock~clkctrl_outclk ),
	.d(\reg_file[5][15]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file[5][8]~56_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file[5][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file[5][15] .is_wysiwyg = "true";
defparam \reg_file[5][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y22_N3
dffeas \reg_file[4][15] (
	.clk(!\Clock~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg_file~38_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file[4][8]~58_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file[4][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file[4][15] .is_wysiwyg = "true";
defparam \reg_file[4][15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y20_N4
cycloneive_lcell_comb \s_bus[15]~168 (
// Equation(s):
// \s_bus[15]~168_combout  = (\ctrl_unit|alu_rnum_src [0] & ((\reg_file[5][15]~q ) # ((\ctrl_unit|alu_rnum_src [1])))) # (!\ctrl_unit|alu_rnum_src [0] & (((!\ctrl_unit|alu_rnum_src [1] & \reg_file[4][15]~q ))))

	.dataa(\reg_file[5][15]~q ),
	.datab(\ctrl_unit|alu_rnum_src [0]),
	.datac(\ctrl_unit|alu_rnum_src [1]),
	.datad(\reg_file[4][15]~q ),
	.cin(gnd),
	.combout(\s_bus[15]~168_combout ),
	.cout());
// synopsys translate_off
defparam \s_bus[15]~168 .lut_mask = 16'hCBC8;
defparam \s_bus[15]~168 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y20_N16
cycloneive_lcell_comb \s_bus[15]~169 (
// Equation(s):
// \s_bus[15]~169_combout  = (\ctrl_unit|alu_rnum_src [1] & ((\s_bus[15]~168_combout  & (\reg_file[7][15]~q )) # (!\s_bus[15]~168_combout  & ((\reg_file[6][15]~q ))))) # (!\ctrl_unit|alu_rnum_src [1] & (((\s_bus[15]~168_combout ))))

	.dataa(\ctrl_unit|alu_rnum_src [1]),
	.datab(\reg_file[7][15]~q ),
	.datac(\reg_file[6][15]~q ),
	.datad(\s_bus[15]~168_combout ),
	.cin(gnd),
	.combout(\s_bus[15]~169_combout ),
	.cout());
// synopsys translate_off
defparam \s_bus[15]~169 .lut_mask = 16'hDDA0;
defparam \s_bus[15]~169 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y20_N28
cycloneive_lcell_comb \s_bus[15]~172 (
// Equation(s):
// \s_bus[15]~172_combout  = (\ctrl_unit|alu_rnum_src [2] & ((\ctrl_unit|alu_rnum_src [3]) # ((\s_bus[15]~169_combout )))) # (!\ctrl_unit|alu_rnum_src [2] & (!\ctrl_unit|alu_rnum_src [3] & (\s_bus[15]~171_combout )))

	.dataa(\ctrl_unit|alu_rnum_src [2]),
	.datab(\ctrl_unit|alu_rnum_src [3]),
	.datac(\s_bus[15]~171_combout ),
	.datad(\s_bus[15]~169_combout ),
	.cin(gnd),
	.combout(\s_bus[15]~172_combout ),
	.cout());
// synopsys translate_off
defparam \s_bus[15]~172 .lut_mask = 16'hBA98;
defparam \s_bus[15]~172 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y20_N18
cycloneive_lcell_comb \s_bus[15]~175 (
// Equation(s):
// \s_bus[15]~175_combout  = (\ctrl_unit|alu_rnum_src [3] & ((\s_bus[15]~172_combout  & ((\s_bus[15]~174_combout ))) # (!\s_bus[15]~172_combout  & (\s_bus[15]~167_combout )))) # (!\ctrl_unit|alu_rnum_src [3] & (((\s_bus[15]~172_combout ))))

	.dataa(\s_bus[15]~167_combout ),
	.datab(\ctrl_unit|alu_rnum_src [3]),
	.datac(\s_bus[15]~174_combout ),
	.datad(\s_bus[15]~172_combout ),
	.cin(gnd),
	.combout(\s_bus[15]~175_combout ),
	.cout());
// synopsys translate_off
defparam \s_bus[15]~175 .lut_mask = 16'hF388;
defparam \s_bus[15]~175 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y20_N0
cycloneive_lcell_comb \s_bus[15]~176 (
// Equation(s):
// \s_bus[15]~176_combout  = (\ctrl_unit|s_bus_ctrl~q ) # ((\ctrl_unit|alu_rnum_src [4] & (\reg_file[16][15]~q )) # (!\ctrl_unit|alu_rnum_src [4] & ((\s_bus[15]~175_combout ))))

	.dataa(\ctrl_unit|alu_rnum_src [4]),
	.datab(\ctrl_unit|s_bus_ctrl~q ),
	.datac(\reg_file[16][15]~q ),
	.datad(\s_bus[15]~175_combout ),
	.cin(gnd),
	.combout(\s_bus[15]~176_combout ),
	.cout());
// synopsys translate_off
defparam \s_bus[15]~176 .lut_mask = 16'hFDEC;
defparam \s_bus[15]~176 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y22_N14
cycloneive_lcell_comb \Mux32~0 (
// Equation(s):
// \Mux32~0_combout  = (\ctrl_unit|alu_rnum_dst [0] & (((\reg_file[9][15]~q ) # (\ctrl_unit|alu_rnum_dst [1])))) # (!\ctrl_unit|alu_rnum_dst [0] & (\reg_file[8][15]~q  & ((!\ctrl_unit|alu_rnum_dst [1]))))

	.dataa(\ctrl_unit|alu_rnum_dst [0]),
	.datab(\reg_file[8][15]~q ),
	.datac(\reg_file[9][15]~q ),
	.datad(\ctrl_unit|alu_rnum_dst [1]),
	.cin(gnd),
	.combout(\Mux32~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux32~0 .lut_mask = 16'hAAE4;
defparam \Mux32~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y22_N0
cycloneive_lcell_comb \Mux32~1 (
// Equation(s):
// \Mux32~1_combout  = (\ctrl_unit|alu_rnum_dst [1] & ((\Mux32~0_combout  & (\reg_file[11][15]~q )) # (!\Mux32~0_combout  & ((\reg_file[10][15]~q ))))) # (!\ctrl_unit|alu_rnum_dst [1] & (\Mux32~0_combout ))

	.dataa(\ctrl_unit|alu_rnum_dst [1]),
	.datab(\Mux32~0_combout ),
	.datac(\reg_file[11][15]~q ),
	.datad(\reg_file[10][15]~q ),
	.cin(gnd),
	.combout(\Mux32~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux32~1 .lut_mask = 16'hE6C4;
defparam \Mux32~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y23_N10
cycloneive_lcell_comb \Mux32~7 (
// Equation(s):
// \Mux32~7_combout  = (\ctrl_unit|alu_rnum_dst [1] & ((\reg_file[14][15]~q ) # ((\ctrl_unit|alu_rnum_dst [0])))) # (!\ctrl_unit|alu_rnum_dst [1] & (((!\ctrl_unit|alu_rnum_dst [0] & \reg_file[12][15]~q ))))

	.dataa(\reg_file[14][15]~q ),
	.datab(\ctrl_unit|alu_rnum_dst [1]),
	.datac(\ctrl_unit|alu_rnum_dst [0]),
	.datad(\reg_file[12][15]~q ),
	.cin(gnd),
	.combout(\Mux32~7_combout ),
	.cout());
// synopsys translate_off
defparam \Mux32~7 .lut_mask = 16'hCBC8;
defparam \Mux32~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y23_N8
cycloneive_lcell_comb \Mux32~8 (
// Equation(s):
// \Mux32~8_combout  = (\ctrl_unit|alu_rnum_dst [0] & ((\Mux32~7_combout  & ((\reg_file[15][15]~q ))) # (!\Mux32~7_combout  & (\reg_file[13][15]~q )))) # (!\ctrl_unit|alu_rnum_dst [0] & (((\Mux32~7_combout ))))

	.dataa(\reg_file[13][15]~q ),
	.datab(\reg_file[15][15]~q ),
	.datac(\ctrl_unit|alu_rnum_dst [0]),
	.datad(\Mux32~7_combout ),
	.cin(gnd),
	.combout(\Mux32~8_combout ),
	.cout());
// synopsys translate_off
defparam \Mux32~8 .lut_mask = 16'hCFA0;
defparam \Mux32~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y23_N20
cycloneive_lcell_comb \Mux32~4 (
// Equation(s):
// \Mux32~4_combout  = (\ctrl_unit|alu_rnum_dst [1] & (((\ctrl_unit|alu_rnum_dst [0])))) # (!\ctrl_unit|alu_rnum_dst [1] & ((\ctrl_unit|alu_rnum_dst [0] & ((\reg_file[1][15]~q ))) # (!\ctrl_unit|alu_rnum_dst [0] & (\reg_file[0][15]~q ))))

	.dataa(\reg_file[0][15]~q ),
	.datab(\ctrl_unit|alu_rnum_dst [1]),
	.datac(\ctrl_unit|alu_rnum_dst [0]),
	.datad(\reg_file[1][15]~q ),
	.cin(gnd),
	.combout(\Mux32~4_combout ),
	.cout());
// synopsys translate_off
defparam \Mux32~4 .lut_mask = 16'hF2C2;
defparam \Mux32~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y23_N26
cycloneive_lcell_comb \Mux32~5 (
// Equation(s):
// \Mux32~5_combout  = (\ctrl_unit|alu_rnum_dst [1] & ((\Mux32~4_combout  & (\reg_file[3][15]~q )) # (!\Mux32~4_combout  & ((\reg_file[2][15]~q ))))) # (!\ctrl_unit|alu_rnum_dst [1] & (((\Mux32~4_combout ))))

	.dataa(\reg_file[3][15]~q ),
	.datab(\ctrl_unit|alu_rnum_dst [1]),
	.datac(\reg_file[2][15]~q ),
	.datad(\Mux32~4_combout ),
	.cin(gnd),
	.combout(\Mux32~5_combout ),
	.cout());
// synopsys translate_off
defparam \Mux32~5 .lut_mask = 16'hBBC0;
defparam \Mux32~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y22_N2
cycloneive_lcell_comb \Mux32~2 (
// Equation(s):
// \Mux32~2_combout  = (\ctrl_unit|alu_rnum_dst [0] & (((\ctrl_unit|alu_rnum_dst [1])))) # (!\ctrl_unit|alu_rnum_dst [0] & ((\ctrl_unit|alu_rnum_dst [1] & (\reg_file[6][15]~q )) # (!\ctrl_unit|alu_rnum_dst [1] & ((\reg_file[4][15]~q )))))

	.dataa(\reg_file[6][15]~q ),
	.datab(\ctrl_unit|alu_rnum_dst [0]),
	.datac(\reg_file[4][15]~q ),
	.datad(\ctrl_unit|alu_rnum_dst [1]),
	.cin(gnd),
	.combout(\Mux32~2_combout ),
	.cout());
// synopsys translate_off
defparam \Mux32~2 .lut_mask = 16'hEE30;
defparam \Mux32~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y23_N16
cycloneive_lcell_comb \Mux32~3 (
// Equation(s):
// \Mux32~3_combout  = (\ctrl_unit|alu_rnum_dst [0] & ((\Mux32~2_combout  & (\reg_file[7][15]~q )) # (!\Mux32~2_combout  & ((\reg_file[5][15]~q ))))) # (!\ctrl_unit|alu_rnum_dst [0] & (((\Mux32~2_combout ))))

	.dataa(\reg_file[7][15]~q ),
	.datab(\ctrl_unit|alu_rnum_dst [0]),
	.datac(\Mux32~2_combout ),
	.datad(\reg_file[5][15]~q ),
	.cin(gnd),
	.combout(\Mux32~3_combout ),
	.cout());
// synopsys translate_off
defparam \Mux32~3 .lut_mask = 16'hBCB0;
defparam \Mux32~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y23_N12
cycloneive_lcell_comb \Mux32~6 (
// Equation(s):
// \Mux32~6_combout  = (\ctrl_unit|alu_rnum_dst [2] & ((\ctrl_unit|alu_rnum_dst [3]) # ((\Mux32~3_combout )))) # (!\ctrl_unit|alu_rnum_dst [2] & (!\ctrl_unit|alu_rnum_dst [3] & (\Mux32~5_combout )))

	.dataa(\ctrl_unit|alu_rnum_dst [2]),
	.datab(\ctrl_unit|alu_rnum_dst [3]),
	.datac(\Mux32~5_combout ),
	.datad(\Mux32~3_combout ),
	.cin(gnd),
	.combout(\Mux32~6_combout ),
	.cout());
// synopsys translate_off
defparam \Mux32~6 .lut_mask = 16'hBA98;
defparam \Mux32~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y23_N6
cycloneive_lcell_comb \Mux32~9 (
// Equation(s):
// \Mux32~9_combout  = (\ctrl_unit|alu_rnum_dst [3] & ((\Mux32~6_combout  & ((\Mux32~8_combout ))) # (!\Mux32~6_combout  & (\Mux32~1_combout )))) # (!\ctrl_unit|alu_rnum_dst [3] & (((\Mux32~6_combout ))))

	.dataa(\Mux32~1_combout ),
	.datab(\ctrl_unit|alu_rnum_dst [3]),
	.datac(\Mux32~8_combout ),
	.datad(\Mux32~6_combout ),
	.cin(gnd),
	.combout(\Mux32~9_combout ),
	.cout());
// synopsys translate_off
defparam \Mux32~9 .lut_mask = 16'hF388;
defparam \Mux32~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y26_N16
cycloneive_lcell_comb \ID|ImByte[6]~feeder (
// Equation(s):
// \ID|ImByte[6]~feeder_combout  = instr_reg[9]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(instr_reg[9]),
	.cin(gnd),
	.combout(\ID|ImByte[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ID|ImByte[6]~feeder .lut_mask = 16'hFF00;
defparam \ID|ImByte[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y26_N17
dffeas \ID|ImByte[6] (
	.clk(\ctrl_unit|enables[14]~clkctrl_outclk ),
	.d(\ID|ImByte[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ID|Decoder4~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ID|ImByte [6]),
	.prn(vcc));
// synopsys translate_off
defparam \ID|ImByte[6] .is_wysiwyg = "true";
defparam \ID|ImByte[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y26_N0
cycloneive_lcell_comb \byte_manipulator|dst_val[14]~feeder (
// Equation(s):
// \byte_manipulator|dst_val[14]~feeder_combout  = \ID|ImByte [6]

	.dataa(gnd),
	.datab(gnd),
	.datac(\ID|ImByte [6]),
	.datad(gnd),
	.cin(gnd),
	.combout(\byte_manipulator|dst_val[14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \byte_manipulator|dst_val[14]~feeder .lut_mask = 16'hF0F0;
defparam \byte_manipulator|dst_val[14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y26_N1
dffeas \byte_manipulator|dst_val[14] (
	.clk(\ctrl_unit|enables[12]~clkctrl_outclk ),
	.d(\byte_manipulator|dst_val[14]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\byte_manipulator|dst_val~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\byte_manipulator|dst_val [14]),
	.prn(vcc));
// synopsys translate_off
defparam \byte_manipulator|dst_val[14] .is_wysiwyg = "true";
defparam \byte_manipulator|dst_val[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y24_N20
cycloneive_lcell_comb \byte_manipulator|Mux9~0 (
// Equation(s):
// \byte_manipulator|Mux9~0_combout  = (\ctrl_unit|bm_op [1] & ((\byte_manipulator|dst_val [14]) # (!\ctrl_unit|bm_op [0]))) # (!\ctrl_unit|bm_op [1] & (!\ctrl_unit|bm_op [0] & \byte_manipulator|dst_val [14]))

	.dataa(\ctrl_unit|bm_op [1]),
	.datab(gnd),
	.datac(\ctrl_unit|bm_op [0]),
	.datad(\byte_manipulator|dst_val [14]),
	.cin(gnd),
	.combout(\byte_manipulator|Mux9~0_combout ),
	.cout());
// synopsys translate_off
defparam \byte_manipulator|Mux9~0 .lut_mask = 16'hAF0A;
defparam \byte_manipulator|Mux9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y24_N21
dffeas \byte_manipulator|dst_out[14] (
	.clk(\ctrl_unit|enables[12]~clkctrl_outclk ),
	.d(\byte_manipulator|Mux9~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\byte_manipulator|dst_out[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\byte_manipulator|dst_out [14]),
	.prn(vcc));
// synopsys translate_off
defparam \byte_manipulator|dst_out[14] .is_wysiwyg = "true";
defparam \byte_manipulator|dst_out[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y20_N0
cycloneive_lcell_comb \reg_file[13][14]~feeder (
// Equation(s):
// \reg_file[13][14]~feeder_combout  = \reg_file~36_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\reg_file~36_combout ),
	.cin(gnd),
	.combout(\reg_file[13][14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file[13][14]~feeder .lut_mask = 16'hFF00;
defparam \reg_file[13][14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y20_N1
dffeas \reg_file[13][14] (
	.clk(!\Clock~clkctrl_outclk ),
	.d(\reg_file[13][14]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file[13][8]~63_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file[13][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file[13][14] .is_wysiwyg = "true";
defparam \reg_file[13][14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y20_N0
cycloneive_lcell_comb \reg_file[9][14]~feeder (
// Equation(s):
// \reg_file[9][14]~feeder_combout  = \reg_file~36_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\reg_file~36_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg_file[9][14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file[9][14]~feeder .lut_mask = 16'hF0F0;
defparam \reg_file[9][14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y20_N1
dffeas \reg_file[9][14] (
	.clk(!\Clock~clkctrl_outclk ),
	.d(\reg_file[9][14]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file[9][8]~68_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file[9][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file[9][14] .is_wysiwyg = "true";
defparam \reg_file[9][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X69_Y20_N21
dffeas \reg_file[11][14] (
	.clk(!\Clock~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg_file~36_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file[11][8]~70_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file[11][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file[11][14] .is_wysiwyg = "true";
defparam \reg_file[11][14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y21_N22
cycloneive_lcell_comb \Mux33~7 (
// Equation(s):
// \Mux33~7_combout  = (\ctrl_unit|alu_rnum_dst [2] & (((\ctrl_unit|alu_rnum_dst [1])))) # (!\ctrl_unit|alu_rnum_dst [2] & ((\ctrl_unit|alu_rnum_dst [1] & ((\reg_file[11][14]~q ))) # (!\ctrl_unit|alu_rnum_dst [1] & (\reg_file[9][14]~q ))))

	.dataa(\ctrl_unit|alu_rnum_dst [2]),
	.datab(\reg_file[9][14]~q ),
	.datac(\ctrl_unit|alu_rnum_dst [1]),
	.datad(\reg_file[11][14]~q ),
	.cin(gnd),
	.combout(\Mux33~7_combout ),
	.cout());
// synopsys translate_off
defparam \Mux33~7 .lut_mask = 16'hF4A4;
defparam \Mux33~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y21_N23
dffeas \reg_file[15][14] (
	.clk(!\Clock~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg_file~36_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file[15][8]~66_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file[15][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file[15][14] .is_wysiwyg = "true";
defparam \reg_file[15][14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y21_N16
cycloneive_lcell_comb \Mux33~8 (
// Equation(s):
// \Mux33~8_combout  = (\ctrl_unit|alu_rnum_dst [2] & ((\Mux33~7_combout  & ((\reg_file[15][14]~q ))) # (!\Mux33~7_combout  & (\reg_file[13][14]~q )))) # (!\ctrl_unit|alu_rnum_dst [2] & (((\Mux33~7_combout ))))

	.dataa(\ctrl_unit|alu_rnum_dst [2]),
	.datab(\reg_file[13][14]~q ),
	.datac(\Mux33~7_combout ),
	.datad(\reg_file[15][14]~q ),
	.cin(gnd),
	.combout(\Mux33~8_combout ),
	.cout());
// synopsys translate_off
defparam \Mux33~8 .lut_mask = 16'hF858;
defparam \Mux33~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y20_N21
dffeas \reg_file[6][14] (
	.clk(!\Clock~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg_file~36_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file[6][8]~57_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file[6][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file[6][14] .is_wysiwyg = "true";
defparam \reg_file[6][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y20_N7
dffeas \reg_file[4][14] (
	.clk(!\Clock~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg_file~36_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file[4][8]~58_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file[4][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file[4][14] .is_wysiwyg = "true";
defparam \reg_file[4][14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y20_N24
cycloneive_lcell_comb \reg_file[2][14]~feeder (
// Equation(s):
// \reg_file[2][14]~feeder_combout  = \reg_file~36_combout 

	.dataa(gnd),
	.datab(\reg_file~36_combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg_file[2][14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file[2][14]~feeder .lut_mask = 16'hCCCC;
defparam \reg_file[2][14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y20_N25
dffeas \reg_file[2][14] (
	.clk(!\Clock~clkctrl_outclk ),
	.d(\reg_file[2][14]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file[2][8]~59_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file[2][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file[2][14] .is_wysiwyg = "true";
defparam \reg_file[2][14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y20_N10
cycloneive_lcell_comb \reg_file[0][14]~feeder (
// Equation(s):
// \reg_file[0][14]~feeder_combout  = \reg_file~36_combout 

	.dataa(gnd),
	.datab(\reg_file~36_combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg_file[0][14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file[0][14]~feeder .lut_mask = 16'hCCCC;
defparam \reg_file[0][14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y20_N11
dffeas \reg_file[0][14] (
	.clk(!\Clock~clkctrl_outclk ),
	.d(\reg_file[0][14]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file[0][8]~61_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file[0][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file[0][14] .is_wysiwyg = "true";
defparam \reg_file[0][14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y21_N0
cycloneive_lcell_comb \Mux33~4 (
// Equation(s):
// \Mux33~4_combout  = (\ctrl_unit|alu_rnum_dst [2] & (((\ctrl_unit|alu_rnum_dst [1])))) # (!\ctrl_unit|alu_rnum_dst [2] & ((\ctrl_unit|alu_rnum_dst [1] & (\reg_file[2][14]~q )) # (!\ctrl_unit|alu_rnum_dst [1] & ((\reg_file[0][14]~q )))))

	.dataa(\ctrl_unit|alu_rnum_dst [2]),
	.datab(\reg_file[2][14]~q ),
	.datac(\ctrl_unit|alu_rnum_dst [1]),
	.datad(\reg_file[0][14]~q ),
	.cin(gnd),
	.combout(\Mux33~4_combout ),
	.cout());
// synopsys translate_off
defparam \Mux33~4 .lut_mask = 16'hE5E0;
defparam \Mux33~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y21_N2
cycloneive_lcell_comb \Mux33~5 (
// Equation(s):
// \Mux33~5_combout  = (\ctrl_unit|alu_rnum_dst [2] & ((\Mux33~4_combout  & (\reg_file[6][14]~q )) # (!\Mux33~4_combout  & ((\reg_file[4][14]~q ))))) # (!\ctrl_unit|alu_rnum_dst [2] & (((\Mux33~4_combout ))))

	.dataa(\ctrl_unit|alu_rnum_dst [2]),
	.datab(\reg_file[6][14]~q ),
	.datac(\reg_file[4][14]~q ),
	.datad(\Mux33~4_combout ),
	.cin(gnd),
	.combout(\Mux33~5_combout ),
	.cout());
// synopsys translate_off
defparam \Mux33~5 .lut_mask = 16'hDDA0;
defparam \Mux33~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y20_N29
dffeas \reg_file[7][14] (
	.clk(!\Clock~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg_file~36_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file[7][15]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file[7][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file[7][14] .is_wysiwyg = "true";
defparam \reg_file[7][14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y21_N28
cycloneive_lcell_comb \reg_file[5][14]~feeder (
// Equation(s):
// \reg_file[5][14]~feeder_combout  = \reg_file~36_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\reg_file~36_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg_file[5][14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file[5][14]~feeder .lut_mask = 16'hF0F0;
defparam \reg_file[5][14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y21_N29
dffeas \reg_file[5][14] (
	.clk(!\Clock~clkctrl_outclk ),
	.d(\reg_file[5][14]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file[5][8]~56_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file[5][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file[5][14] .is_wysiwyg = "true";
defparam \reg_file[5][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y21_N13
dffeas \reg_file[3][14] (
	.clk(!\Clock~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg_file~36_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file[3][8]~62_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file[3][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file[3][14] .is_wysiwyg = "true";
defparam \reg_file[3][14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y20_N8
cycloneive_lcell_comb \reg_file[1][14]~feeder (
// Equation(s):
// \reg_file[1][14]~feeder_combout  = \reg_file~36_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\reg_file~36_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg_file[1][14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file[1][14]~feeder .lut_mask = 16'hF0F0;
defparam \reg_file[1][14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y20_N9
dffeas \reg_file[1][14] (
	.clk(!\Clock~clkctrl_outclk ),
	.d(\reg_file[1][14]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file[1][8]~60_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file[1][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file[1][14] .is_wysiwyg = "true";
defparam \reg_file[1][14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y21_N28
cycloneive_lcell_comb \Mux33~2 (
// Equation(s):
// \Mux33~2_combout  = (\ctrl_unit|alu_rnum_dst [2] & (((\ctrl_unit|alu_rnum_dst [1])))) # (!\ctrl_unit|alu_rnum_dst [2] & ((\ctrl_unit|alu_rnum_dst [1] & (\reg_file[3][14]~q )) # (!\ctrl_unit|alu_rnum_dst [1] & ((\reg_file[1][14]~q )))))

	.dataa(\reg_file[3][14]~q ),
	.datab(\ctrl_unit|alu_rnum_dst [2]),
	.datac(\ctrl_unit|alu_rnum_dst [1]),
	.datad(\reg_file[1][14]~q ),
	.cin(gnd),
	.combout(\Mux33~2_combout ),
	.cout());
// synopsys translate_off
defparam \Mux33~2 .lut_mask = 16'hE3E0;
defparam \Mux33~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y21_N18
cycloneive_lcell_comb \Mux33~3 (
// Equation(s):
// \Mux33~3_combout  = (\ctrl_unit|alu_rnum_dst [2] & ((\Mux33~2_combout  & (\reg_file[7][14]~q )) # (!\Mux33~2_combout  & ((\reg_file[5][14]~q ))))) # (!\ctrl_unit|alu_rnum_dst [2] & (((\Mux33~2_combout ))))

	.dataa(\ctrl_unit|alu_rnum_dst [2]),
	.datab(\reg_file[7][14]~q ),
	.datac(\reg_file[5][14]~q ),
	.datad(\Mux33~2_combout ),
	.cin(gnd),
	.combout(\Mux33~3_combout ),
	.cout());
// synopsys translate_off
defparam \Mux33~3 .lut_mask = 16'hDDA0;
defparam \Mux33~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y21_N8
cycloneive_lcell_comb \Mux33~6 (
// Equation(s):
// \Mux33~6_combout  = (\ctrl_unit|alu_rnum_dst [3] & (((\ctrl_unit|alu_rnum_dst [0])))) # (!\ctrl_unit|alu_rnum_dst [3] & ((\ctrl_unit|alu_rnum_dst [0] & ((\Mux33~3_combout ))) # (!\ctrl_unit|alu_rnum_dst [0] & (\Mux33~5_combout ))))

	.dataa(\ctrl_unit|alu_rnum_dst [3]),
	.datab(\Mux33~5_combout ),
	.datac(\ctrl_unit|alu_rnum_dst [0]),
	.datad(\Mux33~3_combout ),
	.cin(gnd),
	.combout(\Mux33~6_combout ),
	.cout());
// synopsys translate_off
defparam \Mux33~6 .lut_mask = 16'hF4A4;
defparam \Mux33~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y21_N23
dffeas \reg_file[12][14] (
	.clk(!\Clock~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg_file~36_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file[12][8]~65_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file[12][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file[12][14] .is_wysiwyg = "true";
defparam \reg_file[12][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y21_N17
dffeas \reg_file[14][14] (
	.clk(!\Clock~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg_file~36_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file[14][8]~64_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file[14][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file[14][14] .is_wysiwyg = "true";
defparam \reg_file[14][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y22_N31
dffeas \reg_file[8][14] (
	.clk(!\Clock~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg_file~36_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file[8][8]~69_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file[8][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file[8][14] .is_wysiwyg = "true";
defparam \reg_file[8][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y22_N1
dffeas \reg_file[10][14] (
	.clk(!\Clock~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg_file~36_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file[10][8]~67_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file[10][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file[10][14] .is_wysiwyg = "true";
defparam \reg_file[10][14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y22_N20
cycloneive_lcell_comb \Mux33~0 (
// Equation(s):
// \Mux33~0_combout  = (\ctrl_unit|alu_rnum_dst [1] & (((\reg_file[10][14]~q ) # (\ctrl_unit|alu_rnum_dst [2])))) # (!\ctrl_unit|alu_rnum_dst [1] & (\reg_file[8][14]~q  & ((!\ctrl_unit|alu_rnum_dst [2]))))

	.dataa(\reg_file[8][14]~q ),
	.datab(\reg_file[10][14]~q ),
	.datac(\ctrl_unit|alu_rnum_dst [1]),
	.datad(\ctrl_unit|alu_rnum_dst [2]),
	.cin(gnd),
	.combout(\Mux33~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux33~0 .lut_mask = 16'hF0CA;
defparam \Mux33~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y21_N16
cycloneive_lcell_comb \Mux33~1 (
// Equation(s):
// \Mux33~1_combout  = (\ctrl_unit|alu_rnum_dst [2] & ((\Mux33~0_combout  & ((\reg_file[14][14]~q ))) # (!\Mux33~0_combout  & (\reg_file[12][14]~q )))) # (!\ctrl_unit|alu_rnum_dst [2] & (((\Mux33~0_combout ))))

	.dataa(\reg_file[12][14]~q ),
	.datab(\ctrl_unit|alu_rnum_dst [2]),
	.datac(\reg_file[14][14]~q ),
	.datad(\Mux33~0_combout ),
	.cin(gnd),
	.combout(\Mux33~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux33~1 .lut_mask = 16'hF388;
defparam \Mux33~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y21_N6
cycloneive_lcell_comb \Mux33~9 (
// Equation(s):
// \Mux33~9_combout  = (\ctrl_unit|alu_rnum_dst [3] & ((\Mux33~6_combout  & (\Mux33~8_combout )) # (!\Mux33~6_combout  & ((\Mux33~1_combout ))))) # (!\ctrl_unit|alu_rnum_dst [3] & (((\Mux33~6_combout ))))

	.dataa(\ctrl_unit|alu_rnum_dst [3]),
	.datab(\Mux33~8_combout ),
	.datac(\Mux33~6_combout ),
	.datad(\Mux33~1_combout ),
	.cin(gnd),
	.combout(\Mux33~9_combout ),
	.cout());
// synopsys translate_off
defparam \Mux33~9 .lut_mask = 16'hDAD0;
defparam \Mux33~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y27_N28
cycloneive_lcell_comb \arithmetic_logic_unit|Reg3[12]~47 (
// Equation(s):
// \arithmetic_logic_unit|Reg3[12]~47_combout  = (!\ctrl_unit|alu_op [3] & \ctrl_unit|alu_op [4])

	.dataa(gnd),
	.datab(gnd),
	.datac(\ctrl_unit|alu_op [3]),
	.datad(\ctrl_unit|alu_op [4]),
	.cin(gnd),
	.combout(\arithmetic_logic_unit|Reg3[12]~47_combout ),
	.cout());
// synopsys translate_off
defparam \arithmetic_logic_unit|Reg3[12]~47 .lut_mask = 16'h0F00;
defparam \arithmetic_logic_unit|Reg3[12]~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y25_N16
cycloneive_lcell_comb \arithmetic_logic_unit|Reg3[12]~67 (
// Equation(s):
// \arithmetic_logic_unit|Reg3[12]~67_combout  = (\ctrl_unit|alu_op [2] & (\ctrl_unit|alu_op [3] & (!\ctrl_unit|alu_op [4] & \ctrl_unit|alu_op [1])))

	.dataa(\ctrl_unit|alu_op [2]),
	.datab(\ctrl_unit|alu_op [3]),
	.datac(\ctrl_unit|alu_op [4]),
	.datad(\ctrl_unit|alu_op [1]),
	.cin(gnd),
	.combout(\arithmetic_logic_unit|Reg3[12]~67_combout ),
	.cout());
// synopsys translate_off
defparam \arithmetic_logic_unit|Reg3[12]~67 .lut_mask = 16'h0800;
defparam \arithmetic_logic_unit|Reg3[12]~67 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y25_N4
cycloneive_lcell_comb \arithmetic_logic_unit|Reg3[12]~45 (
// Equation(s):
// \arithmetic_logic_unit|Reg3[12]~45_combout  = (!\ctrl_unit|alu_op [3] & (\ctrl_unit|alu_op [4] & !\ctrl_unit|alu_op [1]))

	.dataa(gnd),
	.datab(\ctrl_unit|alu_op [3]),
	.datac(\ctrl_unit|alu_op [4]),
	.datad(\ctrl_unit|alu_op [1]),
	.cin(gnd),
	.combout(\arithmetic_logic_unit|Reg3[12]~45_combout ),
	.cout());
// synopsys translate_off
defparam \arithmetic_logic_unit|Reg3[12]~45 .lut_mask = 16'h0030;
defparam \arithmetic_logic_unit|Reg3[12]~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y23_N12
cycloneive_lcell_comb \arithmetic_logic_unit|Reg3[10]~15 (
// Equation(s):
// \arithmetic_logic_unit|Reg3[10]~15_combout  = (\ctrl_unit|alu_op [0] & !\Mux44~9_combout )

	.dataa(gnd),
	.datab(\ctrl_unit|alu_op [0]),
	.datac(gnd),
	.datad(\Mux44~9_combout ),
	.cin(gnd),
	.combout(\arithmetic_logic_unit|Reg3[10]~15_combout ),
	.cout());
// synopsys translate_off
defparam \arithmetic_logic_unit|Reg3[10]~15 .lut_mask = 16'h00CC;
defparam \arithmetic_logic_unit|Reg3[10]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y21_N29
dffeas \reg_file[14][11] (
	.clk(!\Clock~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg_file~30_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file[14][8]~64_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file[14][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file[14][11] .is_wysiwyg = "true";
defparam \reg_file[14][11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y18_N26
cycloneive_lcell_comb \reg_file[10][11]~feeder (
// Equation(s):
// \reg_file[10][11]~feeder_combout  = \reg_file~30_combout 

	.dataa(gnd),
	.datab(\reg_file~30_combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg_file[10][11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file[10][11]~feeder .lut_mask = 16'hCCCC;
defparam \reg_file[10][11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y18_N27
dffeas \reg_file[10][11] (
	.clk(!\Clock~clkctrl_outclk ),
	.d(\reg_file[10][11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file[10][8]~67_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file[10][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file[10][11] .is_wysiwyg = "true";
defparam \reg_file[10][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y20_N23
dffeas \reg_file[2][11] (
	.clk(!\Clock~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg_file~30_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file[2][8]~59_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file[2][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file[2][11] .is_wysiwyg = "true";
defparam \reg_file[2][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y20_N11
dffeas \reg_file[6][11] (
	.clk(!\Clock~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg_file~30_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file[6][8]~57_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file[6][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file[6][11] .is_wysiwyg = "true";
defparam \reg_file[6][11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y21_N16
cycloneive_lcell_comb \Mux36~0 (
// Equation(s):
// \Mux36~0_combout  = (\ctrl_unit|alu_rnum_dst [2] & ((\ctrl_unit|alu_rnum_dst [3]) # ((\reg_file[6][11]~q )))) # (!\ctrl_unit|alu_rnum_dst [2] & (!\ctrl_unit|alu_rnum_dst [3] & (\reg_file[2][11]~q )))

	.dataa(\ctrl_unit|alu_rnum_dst [2]),
	.datab(\ctrl_unit|alu_rnum_dst [3]),
	.datac(\reg_file[2][11]~q ),
	.datad(\reg_file[6][11]~q ),
	.cin(gnd),
	.combout(\Mux36~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux36~0 .lut_mask = 16'hBA98;
defparam \Mux36~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y21_N18
cycloneive_lcell_comb \Mux36~1 (
// Equation(s):
// \Mux36~1_combout  = (\ctrl_unit|alu_rnum_dst [3] & ((\Mux36~0_combout  & (\reg_file[14][11]~q )) # (!\Mux36~0_combout  & ((\reg_file[10][11]~q ))))) # (!\ctrl_unit|alu_rnum_dst [3] & (((\Mux36~0_combout ))))

	.dataa(\reg_file[14][11]~q ),
	.datab(\ctrl_unit|alu_rnum_dst [3]),
	.datac(\reg_file[10][11]~q ),
	.datad(\Mux36~0_combout ),
	.cin(gnd),
	.combout(\Mux36~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux36~1 .lut_mask = 16'hBBC0;
defparam \Mux36~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y21_N1
dffeas \reg_file[15][11] (
	.clk(!\Clock~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg_file~30_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file[15][8]~66_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file[15][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file[15][11] .is_wysiwyg = "true";
defparam \reg_file[15][11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y19_N14
cycloneive_lcell_comb \reg_file[11][11]~feeder (
// Equation(s):
// \reg_file[11][11]~feeder_combout  = \reg_file~30_combout 

	.dataa(gnd),
	.datab(\reg_file~30_combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg_file[11][11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file[11][11]~feeder .lut_mask = 16'hCCCC;
defparam \reg_file[11][11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y19_N15
dffeas \reg_file[11][11] (
	.clk(!\Clock~clkctrl_outclk ),
	.d(\reg_file[11][11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file[11][8]~70_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file[11][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file[11][11] .is_wysiwyg = "true";
defparam \reg_file[11][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y23_N15
dffeas \reg_file[7][11] (
	.clk(!\Clock~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg_file~30_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file[7][15]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file[7][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file[7][11] .is_wysiwyg = "true";
defparam \reg_file[7][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y20_N5
dffeas \reg_file[3][11] (
	.clk(!\Clock~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg_file~30_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file[3][8]~62_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file[3][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file[3][11] .is_wysiwyg = "true";
defparam \reg_file[3][11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y21_N2
cycloneive_lcell_comb \Mux36~7 (
// Equation(s):
// \Mux36~7_combout  = (\ctrl_unit|alu_rnum_dst [3] & (((\ctrl_unit|alu_rnum_dst [2])))) # (!\ctrl_unit|alu_rnum_dst [3] & ((\ctrl_unit|alu_rnum_dst [2] & (\reg_file[7][11]~q )) # (!\ctrl_unit|alu_rnum_dst [2] & ((\reg_file[3][11]~q )))))

	.dataa(\reg_file[7][11]~q ),
	.datab(\ctrl_unit|alu_rnum_dst [3]),
	.datac(\ctrl_unit|alu_rnum_dst [2]),
	.datad(\reg_file[3][11]~q ),
	.cin(gnd),
	.combout(\Mux36~7_combout ),
	.cout());
// synopsys translate_off
defparam \Mux36~7 .lut_mask = 16'hE3E0;
defparam \Mux36~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y21_N4
cycloneive_lcell_comb \Mux36~8 (
// Equation(s):
// \Mux36~8_combout  = (\ctrl_unit|alu_rnum_dst [3] & ((\Mux36~7_combout  & (\reg_file[15][11]~q )) # (!\Mux36~7_combout  & ((\reg_file[11][11]~q ))))) # (!\ctrl_unit|alu_rnum_dst [3] & (((\Mux36~7_combout ))))

	.dataa(\reg_file[15][11]~q ),
	.datab(\ctrl_unit|alu_rnum_dst [3]),
	.datac(\reg_file[11][11]~q ),
	.datad(\Mux36~7_combout ),
	.cin(gnd),
	.combout(\Mux36~8_combout ),
	.cout());
// synopsys translate_off
defparam \Mux36~8 .lut_mask = 16'hBBC0;
defparam \Mux36~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y21_N19
dffeas \reg_file[12][11] (
	.clk(!\Clock~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg_file~30_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file[12][8]~65_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file[12][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file[12][11] .is_wysiwyg = "true";
defparam \reg_file[12][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y22_N23
dffeas \reg_file[8][11] (
	.clk(!\Clock~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg_file~30_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file[8][8]~69_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file[8][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file[8][11] .is_wysiwyg = "true";
defparam \reg_file[8][11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y19_N8
cycloneive_lcell_comb \reg_file[0][11]~feeder (
// Equation(s):
// \reg_file[0][11]~feeder_combout  = \reg_file~30_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\reg_file~30_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg_file[0][11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file[0][11]~feeder .lut_mask = 16'hF0F0;
defparam \reg_file[0][11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y19_N9
dffeas \reg_file[0][11] (
	.clk(!\Clock~clkctrl_outclk ),
	.d(\reg_file[0][11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file[0][8]~61_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file[0][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file[0][11] .is_wysiwyg = "true";
defparam \reg_file[0][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y20_N13
dffeas \reg_file[4][11] (
	.clk(!\Clock~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg_file~30_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file[4][8]~58_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file[4][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file[4][11] .is_wysiwyg = "true";
defparam \reg_file[4][11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y21_N20
cycloneive_lcell_comb \Mux36~4 (
// Equation(s):
// \Mux36~4_combout  = (\ctrl_unit|alu_rnum_dst [2] & (((\reg_file[4][11]~q ) # (\ctrl_unit|alu_rnum_dst [3])))) # (!\ctrl_unit|alu_rnum_dst [2] & (\reg_file[0][11]~q  & ((!\ctrl_unit|alu_rnum_dst [3]))))

	.dataa(\reg_file[0][11]~q ),
	.datab(\ctrl_unit|alu_rnum_dst [2]),
	.datac(\reg_file[4][11]~q ),
	.datad(\ctrl_unit|alu_rnum_dst [3]),
	.cin(gnd),
	.combout(\Mux36~4_combout ),
	.cout());
// synopsys translate_off
defparam \Mux36~4 .lut_mask = 16'hCCE2;
defparam \Mux36~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y21_N22
cycloneive_lcell_comb \Mux36~5 (
// Equation(s):
// \Mux36~5_combout  = (\ctrl_unit|alu_rnum_dst [3] & ((\Mux36~4_combout  & (\reg_file[12][11]~q )) # (!\Mux36~4_combout  & ((\reg_file[8][11]~q ))))) # (!\ctrl_unit|alu_rnum_dst [3] & (((\Mux36~4_combout ))))

	.dataa(\reg_file[12][11]~q ),
	.datab(\ctrl_unit|alu_rnum_dst [3]),
	.datac(\reg_file[8][11]~q ),
	.datad(\Mux36~4_combout ),
	.cin(gnd),
	.combout(\Mux36~5_combout ),
	.cout());
// synopsys translate_off
defparam \Mux36~5 .lut_mask = 16'hBBC0;
defparam \Mux36~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y21_N30
cycloneive_lcell_comb \reg_file[9][11]~feeder (
// Equation(s):
// \reg_file[9][11]~feeder_combout  = \reg_file~30_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\reg_file~30_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg_file[9][11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file[9][11]~feeder .lut_mask = 16'hF0F0;
defparam \reg_file[9][11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y21_N31
dffeas \reg_file[9][11] (
	.clk(!\Clock~clkctrl_outclk ),
	.d(\reg_file[9][11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file[9][8]~68_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file[9][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file[9][11] .is_wysiwyg = "true";
defparam \reg_file[9][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y21_N5
dffeas \reg_file[13][11] (
	.clk(!\Clock~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg_file~30_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file[13][8]~63_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file[13][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file[13][11] .is_wysiwyg = "true";
defparam \reg_file[13][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y21_N27
dffeas \reg_file[5][11] (
	.clk(!\Clock~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg_file~30_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file[5][8]~56_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file[5][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file[5][11] .is_wysiwyg = "true";
defparam \reg_file[5][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y19_N7
dffeas \reg_file[1][11] (
	.clk(!\Clock~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg_file~30_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file[1][8]~60_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file[1][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file[1][11] .is_wysiwyg = "true";
defparam \reg_file[1][11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y21_N14
cycloneive_lcell_comb \Mux36~2 (
// Equation(s):
// \Mux36~2_combout  = (\ctrl_unit|alu_rnum_dst [3] & (((\ctrl_unit|alu_rnum_dst [2])))) # (!\ctrl_unit|alu_rnum_dst [3] & ((\ctrl_unit|alu_rnum_dst [2] & (\reg_file[5][11]~q )) # (!\ctrl_unit|alu_rnum_dst [2] & ((\reg_file[1][11]~q )))))

	.dataa(\reg_file[5][11]~q ),
	.datab(\ctrl_unit|alu_rnum_dst [3]),
	.datac(\reg_file[1][11]~q ),
	.datad(\ctrl_unit|alu_rnum_dst [2]),
	.cin(gnd),
	.combout(\Mux36~2_combout ),
	.cout());
// synopsys translate_off
defparam \Mux36~2 .lut_mask = 16'hEE30;
defparam \Mux36~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y21_N16
cycloneive_lcell_comb \Mux36~3 (
// Equation(s):
// \Mux36~3_combout  = (\Mux36~2_combout  & (((\reg_file[13][11]~q ) # (!\ctrl_unit|alu_rnum_dst [3])))) # (!\Mux36~2_combout  & (\reg_file[9][11]~q  & ((\ctrl_unit|alu_rnum_dst [3]))))

	.dataa(\reg_file[9][11]~q ),
	.datab(\reg_file[13][11]~q ),
	.datac(\Mux36~2_combout ),
	.datad(\ctrl_unit|alu_rnum_dst [3]),
	.cin(gnd),
	.combout(\Mux36~3_combout ),
	.cout());
// synopsys translate_off
defparam \Mux36~3 .lut_mask = 16'hCAF0;
defparam \Mux36~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y21_N0
cycloneive_lcell_comb \Mux36~6 (
// Equation(s):
// \Mux36~6_combout  = (\ctrl_unit|alu_rnum_dst [1] & (\ctrl_unit|alu_rnum_dst [0])) # (!\ctrl_unit|alu_rnum_dst [1] & ((\ctrl_unit|alu_rnum_dst [0] & ((\Mux36~3_combout ))) # (!\ctrl_unit|alu_rnum_dst [0] & (\Mux36~5_combout ))))

	.dataa(\ctrl_unit|alu_rnum_dst [1]),
	.datab(\ctrl_unit|alu_rnum_dst [0]),
	.datac(\Mux36~5_combout ),
	.datad(\Mux36~3_combout ),
	.cin(gnd),
	.combout(\Mux36~6_combout ),
	.cout());
// synopsys translate_off
defparam \Mux36~6 .lut_mask = 16'hDC98;
defparam \Mux36~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y21_N10
cycloneive_lcell_comb \Mux36~9 (
// Equation(s):
// \Mux36~9_combout  = (\ctrl_unit|alu_rnum_dst [1] & ((\Mux36~6_combout  & ((\Mux36~8_combout ))) # (!\Mux36~6_combout  & (\Mux36~1_combout )))) # (!\ctrl_unit|alu_rnum_dst [1] & (((\Mux36~6_combout ))))

	.dataa(\ctrl_unit|alu_rnum_dst [1]),
	.datab(\Mux36~1_combout ),
	.datac(\Mux36~8_combout ),
	.datad(\Mux36~6_combout ),
	.cin(gnd),
	.combout(\Mux36~9_combout ),
	.cout());
// synopsys translate_off
defparam \Mux36~9 .lut_mask = 16'hF588;
defparam \Mux36~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y21_N9
dffeas \reg_file[14][9] (
	.clk(!\Clock~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg_file~26_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file[14][8]~64_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file[14][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file[14][9] .is_wysiwyg = "true";
defparam \reg_file[14][9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y19_N0
cycloneive_lcell_comb \reg_file[2][9]~feeder (
// Equation(s):
// \reg_file[2][9]~feeder_combout  = \reg_file~26_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\reg_file~26_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg_file[2][9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file[2][9]~feeder .lut_mask = 16'hF0F0;
defparam \reg_file[2][9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y19_N1
dffeas \reg_file[2][9] (
	.clk(!\Clock~clkctrl_outclk ),
	.d(\reg_file[2][9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file[2][8]~59_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file[2][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file[2][9] .is_wysiwyg = "true";
defparam \reg_file[2][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y20_N25
dffeas \reg_file[6][9] (
	.clk(!\Clock~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg_file~26_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file[6][8]~57_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file[6][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file[6][9] .is_wysiwyg = "true";
defparam \reg_file[6][9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y20_N24
cycloneive_lcell_comb \Mux38~2 (
// Equation(s):
// \Mux38~2_combout  = (\ctrl_unit|alu_rnum_dst [3] & (((\ctrl_unit|alu_rnum_dst [2])))) # (!\ctrl_unit|alu_rnum_dst [3] & ((\ctrl_unit|alu_rnum_dst [2] & ((\reg_file[6][9]~q ))) # (!\ctrl_unit|alu_rnum_dst [2] & (\reg_file[2][9]~q ))))

	.dataa(\reg_file[2][9]~q ),
	.datab(\ctrl_unit|alu_rnum_dst [3]),
	.datac(\reg_file[6][9]~q ),
	.datad(\ctrl_unit|alu_rnum_dst [2]),
	.cin(gnd),
	.combout(\Mux38~2_combout ),
	.cout());
// synopsys translate_off
defparam \Mux38~2 .lut_mask = 16'hFC22;
defparam \Mux38~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y21_N5
dffeas \reg_file[10][9] (
	.clk(!\Clock~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg_file~26_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file[10][8]~67_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file[10][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file[10][9] .is_wysiwyg = "true";
defparam \reg_file[10][9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y22_N26
cycloneive_lcell_comb \Mux38~3 (
// Equation(s):
// \Mux38~3_combout  = (\ctrl_unit|alu_rnum_dst [3] & ((\Mux38~2_combout  & (\reg_file[14][9]~q )) # (!\Mux38~2_combout  & ((\reg_file[10][9]~q ))))) # (!\ctrl_unit|alu_rnum_dst [3] & (((\Mux38~2_combout ))))

	.dataa(\ctrl_unit|alu_rnum_dst [3]),
	.datab(\reg_file[14][9]~q ),
	.datac(\Mux38~2_combout ),
	.datad(\reg_file[10][9]~q ),
	.cin(gnd),
	.combout(\Mux38~3_combout ),
	.cout());
// synopsys translate_off
defparam \Mux38~3 .lut_mask = 16'hDAD0;
defparam \Mux38~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y21_N3
dffeas \reg_file[12][9] (
	.clk(!\Clock~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg_file~26_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file[12][8]~65_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file[12][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file[12][9] .is_wysiwyg = "true";
defparam \reg_file[12][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y22_N5
dffeas \reg_file[8][9] (
	.clk(!\Clock~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg_file~26_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file[8][8]~69_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file[8][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file[8][9] .is_wysiwyg = "true";
defparam \reg_file[8][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y20_N15
dffeas \reg_file[4][9] (
	.clk(!\Clock~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg_file~26_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file[4][8]~58_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file[4][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file[4][9] .is_wysiwyg = "true";
defparam \reg_file[4][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y19_N27
dffeas \reg_file[0][9] (
	.clk(!\Clock~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg_file~26_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file[0][8]~61_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file[0][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file[0][9] .is_wysiwyg = "true";
defparam \reg_file[0][9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y22_N16
cycloneive_lcell_comb \Mux38~4 (
// Equation(s):
// \Mux38~4_combout  = (\ctrl_unit|alu_rnum_dst [2] & ((\reg_file[4][9]~q ) # ((\ctrl_unit|alu_rnum_dst [3])))) # (!\ctrl_unit|alu_rnum_dst [2] & (((!\ctrl_unit|alu_rnum_dst [3] & \reg_file[0][9]~q ))))

	.dataa(\reg_file[4][9]~q ),
	.datab(\ctrl_unit|alu_rnum_dst [2]),
	.datac(\ctrl_unit|alu_rnum_dst [3]),
	.datad(\reg_file[0][9]~q ),
	.cin(gnd),
	.combout(\Mux38~4_combout ),
	.cout());
// synopsys translate_off
defparam \Mux38~4 .lut_mask = 16'hCBC8;
defparam \Mux38~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y22_N10
cycloneive_lcell_comb \Mux38~5 (
// Equation(s):
// \Mux38~5_combout  = (\ctrl_unit|alu_rnum_dst [3] & ((\Mux38~4_combout  & (\reg_file[12][9]~q )) # (!\Mux38~4_combout  & ((\reg_file[8][9]~q ))))) # (!\ctrl_unit|alu_rnum_dst [3] & (((\Mux38~4_combout ))))

	.dataa(\reg_file[12][9]~q ),
	.datab(\reg_file[8][9]~q ),
	.datac(\ctrl_unit|alu_rnum_dst [3]),
	.datad(\Mux38~4_combout ),
	.cin(gnd),
	.combout(\Mux38~5_combout ),
	.cout());
// synopsys translate_off
defparam \Mux38~5 .lut_mask = 16'hAFC0;
defparam \Mux38~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y22_N4
cycloneive_lcell_comb \Mux38~6 (
// Equation(s):
// \Mux38~6_combout  = (\ctrl_unit|alu_rnum_dst [0] & (\ctrl_unit|alu_rnum_dst [1])) # (!\ctrl_unit|alu_rnum_dst [0] & ((\ctrl_unit|alu_rnum_dst [1] & (\Mux38~3_combout )) # (!\ctrl_unit|alu_rnum_dst [1] & ((\Mux38~5_combout )))))

	.dataa(\ctrl_unit|alu_rnum_dst [0]),
	.datab(\ctrl_unit|alu_rnum_dst [1]),
	.datac(\Mux38~3_combout ),
	.datad(\Mux38~5_combout ),
	.cin(gnd),
	.combout(\Mux38~6_combout ),
	.cout());
// synopsys translate_off
defparam \Mux38~6 .lut_mask = 16'hD9C8;
defparam \Mux38~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y21_N2
cycloneive_lcell_comb \reg_file[9][9]~feeder (
// Equation(s):
// \reg_file[9][9]~feeder_combout  = \reg_file~26_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\reg_file~26_combout ),
	.cin(gnd),
	.combout(\reg_file[9][9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file[9][9]~feeder .lut_mask = 16'hFF00;
defparam \reg_file[9][9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y21_N3
dffeas \reg_file[9][9] (
	.clk(!\Clock~clkctrl_outclk ),
	.d(\reg_file[9][9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file[9][8]~68_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file[9][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file[9][9] .is_wysiwyg = "true";
defparam \reg_file[9][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y21_N9
dffeas \reg_file[13][9] (
	.clk(!\Clock~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg_file~26_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file[13][8]~63_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file[13][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file[13][9] .is_wysiwyg = "true";
defparam \reg_file[13][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y21_N9
dffeas \reg_file[5][9] (
	.clk(!\Clock~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg_file~26_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file[5][8]~56_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file[5][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file[5][9] .is_wysiwyg = "true";
defparam \reg_file[5][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y19_N17
dffeas \reg_file[1][9] (
	.clk(!\Clock~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg_file~26_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file[1][8]~60_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file[1][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file[1][9] .is_wysiwyg = "true";
defparam \reg_file[1][9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y21_N26
cycloneive_lcell_comb \Mux38~0 (
// Equation(s):
// \Mux38~0_combout  = (\ctrl_unit|alu_rnum_dst [3] & (((\ctrl_unit|alu_rnum_dst [2])))) # (!\ctrl_unit|alu_rnum_dst [3] & ((\ctrl_unit|alu_rnum_dst [2] & (\reg_file[5][9]~q )) # (!\ctrl_unit|alu_rnum_dst [2] & ((\reg_file[1][9]~q )))))

	.dataa(\reg_file[5][9]~q ),
	.datab(\ctrl_unit|alu_rnum_dst [3]),
	.datac(\reg_file[1][9]~q ),
	.datad(\ctrl_unit|alu_rnum_dst [2]),
	.cin(gnd),
	.combout(\Mux38~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux38~0 .lut_mask = 16'hEE30;
defparam \Mux38~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y21_N24
cycloneive_lcell_comb \Mux38~1 (
// Equation(s):
// \Mux38~1_combout  = (\Mux38~0_combout  & (((\reg_file[13][9]~q ) # (!\ctrl_unit|alu_rnum_dst [3])))) # (!\Mux38~0_combout  & (\reg_file[9][9]~q  & ((\ctrl_unit|alu_rnum_dst [3]))))

	.dataa(\reg_file[9][9]~q ),
	.datab(\reg_file[13][9]~q ),
	.datac(\Mux38~0_combout ),
	.datad(\ctrl_unit|alu_rnum_dst [3]),
	.cin(gnd),
	.combout(\Mux38~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux38~1 .lut_mask = 16'hCAF0;
defparam \Mux38~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y18_N29
dffeas \reg_file[11][9] (
	.clk(!\Clock~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg_file~26_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file[11][8]~70_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file[11][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file[11][9] .is_wysiwyg = "true";
defparam \reg_file[11][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y23_N9
dffeas \reg_file[7][9] (
	.clk(!\Clock~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg_file~26_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file[7][15]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file[7][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file[7][9] .is_wysiwyg = "true";
defparam \reg_file[7][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X69_Y18_N1
dffeas \reg_file[3][9] (
	.clk(!\Clock~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg_file~26_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file[3][8]~62_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file[3][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file[3][9] .is_wysiwyg = "true";
defparam \reg_file[3][9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y21_N18
cycloneive_lcell_comb \Mux38~7 (
// Equation(s):
// \Mux38~7_combout  = (\ctrl_unit|alu_rnum_dst [2] & ((\reg_file[7][9]~q ) # ((\ctrl_unit|alu_rnum_dst [3])))) # (!\ctrl_unit|alu_rnum_dst [2] & (((\reg_file[3][9]~q  & !\ctrl_unit|alu_rnum_dst [3]))))

	.dataa(\reg_file[7][9]~q ),
	.datab(\ctrl_unit|alu_rnum_dst [2]),
	.datac(\reg_file[3][9]~q ),
	.datad(\ctrl_unit|alu_rnum_dst [3]),
	.cin(gnd),
	.combout(\Mux38~7_combout ),
	.cout());
// synopsys translate_off
defparam \Mux38~7 .lut_mask = 16'hCCB8;
defparam \Mux38~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y21_N0
cycloneive_lcell_comb \Mux38~8 (
// Equation(s):
// \Mux38~8_combout  = (\ctrl_unit|alu_rnum_dst [3] & ((\Mux38~7_combout  & (\reg_file[15][9]~q )) # (!\Mux38~7_combout  & ((\reg_file[11][9]~q ))))) # (!\ctrl_unit|alu_rnum_dst [3] & (((\Mux38~7_combout ))))

	.dataa(\reg_file[15][9]~q ),
	.datab(\ctrl_unit|alu_rnum_dst [3]),
	.datac(\reg_file[11][9]~q ),
	.datad(\Mux38~7_combout ),
	.cin(gnd),
	.combout(\Mux38~8_combout ),
	.cout());
// synopsys translate_off
defparam \Mux38~8 .lut_mask = 16'hBBC0;
defparam \Mux38~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y22_N6
cycloneive_lcell_comb \Mux38~9 (
// Equation(s):
// \Mux38~9_combout  = (\ctrl_unit|alu_rnum_dst [0] & ((\Mux38~6_combout  & ((\Mux38~8_combout ))) # (!\Mux38~6_combout  & (\Mux38~1_combout )))) # (!\ctrl_unit|alu_rnum_dst [0] & (\Mux38~6_combout ))

	.dataa(\ctrl_unit|alu_rnum_dst [0]),
	.datab(\Mux38~6_combout ),
	.datac(\Mux38~1_combout ),
	.datad(\Mux38~8_combout ),
	.cin(gnd),
	.combout(\Mux38~9_combout ),
	.cout());
// synopsys translate_off
defparam \Mux38~9 .lut_mask = 16'hEC64;
defparam \Mux38~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y20_N19
dffeas \reg_file[6][10] (
	.clk(!\Clock~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg_file~28_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file[6][8]~57_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file[6][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file[6][10] .is_wysiwyg = "true";
defparam \reg_file[6][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y20_N17
dffeas \reg_file[4][10] (
	.clk(!\Clock~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg_file~28_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file[4][8]~58_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file[4][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file[4][10] .is_wysiwyg = "true";
defparam \reg_file[4][10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y23_N0
cycloneive_lcell_comb \reg_file[5][10]~feeder (
// Equation(s):
// \reg_file[5][10]~feeder_combout  = \reg_file~28_combout 

	.dataa(gnd),
	.datab(\reg_file~28_combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg_file[5][10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file[5][10]~feeder .lut_mask = 16'hCCCC;
defparam \reg_file[5][10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y23_N1
dffeas \reg_file[5][10] (
	.clk(!\Clock~clkctrl_outclk ),
	.d(\reg_file[5][10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file[5][8]~56_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file[5][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file[5][10] .is_wysiwyg = "true";
defparam \reg_file[5][10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y23_N10
cycloneive_lcell_comb \Mux37~2 (
// Equation(s):
// \Mux37~2_combout  = (\ctrl_unit|alu_rnum_dst [0] & ((\ctrl_unit|alu_rnum_dst [1]) # ((\reg_file[5][10]~q )))) # (!\ctrl_unit|alu_rnum_dst [0] & (!\ctrl_unit|alu_rnum_dst [1] & (\reg_file[4][10]~q )))

	.dataa(\ctrl_unit|alu_rnum_dst [0]),
	.datab(\ctrl_unit|alu_rnum_dst [1]),
	.datac(\reg_file[4][10]~q ),
	.datad(\reg_file[5][10]~q ),
	.cin(gnd),
	.combout(\Mux37~2_combout ),
	.cout());
// synopsys translate_off
defparam \Mux37~2 .lut_mask = 16'hBA98;
defparam \Mux37~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y23_N12
cycloneive_lcell_comb \Mux37~3 (
// Equation(s):
// \Mux37~3_combout  = (\ctrl_unit|alu_rnum_dst [1] & ((\Mux37~2_combout  & (\reg_file[7][10]~q )) # (!\Mux37~2_combout  & ((\reg_file[6][10]~q ))))) # (!\ctrl_unit|alu_rnum_dst [1] & (((\Mux37~2_combout ))))

	.dataa(\reg_file[7][10]~q ),
	.datab(\ctrl_unit|alu_rnum_dst [1]),
	.datac(\reg_file[6][10]~q ),
	.datad(\Mux37~2_combout ),
	.cin(gnd),
	.combout(\Mux37~3_combout ),
	.cout());
// synopsys translate_off
defparam \Mux37~3 .lut_mask = 16'hBBC0;
defparam \Mux37~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y19_N28
cycloneive_lcell_comb \reg_file[1][10]~feeder (
// Equation(s):
// \reg_file[1][10]~feeder_combout  = \reg_file~28_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\reg_file~28_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg_file[1][10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file[1][10]~feeder .lut_mask = 16'hF0F0;
defparam \reg_file[1][10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y19_N29
dffeas \reg_file[1][10] (
	.clk(!\Clock~clkctrl_outclk ),
	.d(\reg_file[1][10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file[1][8]~60_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file[1][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file[1][10] .is_wysiwyg = "true";
defparam \reg_file[1][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y20_N15
dffeas \reg_file[3][10] (
	.clk(!\Clock~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg_file~28_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file[3][8]~62_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file[3][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file[3][10] .is_wysiwyg = "true";
defparam \reg_file[3][10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y19_N30
cycloneive_lcell_comb \reg_file[0][10]~feeder (
// Equation(s):
// \reg_file[0][10]~feeder_combout  = \reg_file~28_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\reg_file~28_combout ),
	.cin(gnd),
	.combout(\reg_file[0][10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file[0][10]~feeder .lut_mask = 16'hFF00;
defparam \reg_file[0][10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y19_N31
dffeas \reg_file[0][10] (
	.clk(!\Clock~clkctrl_outclk ),
	.d(\reg_file[0][10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file[0][8]~61_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file[0][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file[0][10] .is_wysiwyg = "true";
defparam \reg_file[0][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y20_N13
dffeas \reg_file[2][10] (
	.clk(!\Clock~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg_file~28_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file[2][8]~59_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file[2][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file[2][10] .is_wysiwyg = "true";
defparam \reg_file[2][10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y23_N2
cycloneive_lcell_comb \Mux37~4 (
// Equation(s):
// \Mux37~4_combout  = (\ctrl_unit|alu_rnum_dst [0] & (((\ctrl_unit|alu_rnum_dst [1])))) # (!\ctrl_unit|alu_rnum_dst [0] & ((\ctrl_unit|alu_rnum_dst [1] & ((\reg_file[2][10]~q ))) # (!\ctrl_unit|alu_rnum_dst [1] & (\reg_file[0][10]~q ))))

	.dataa(\reg_file[0][10]~q ),
	.datab(\reg_file[2][10]~q ),
	.datac(\ctrl_unit|alu_rnum_dst [0]),
	.datad(\ctrl_unit|alu_rnum_dst [1]),
	.cin(gnd),
	.combout(\Mux37~4_combout ),
	.cout());
// synopsys translate_off
defparam \Mux37~4 .lut_mask = 16'hFC0A;
defparam \Mux37~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y23_N16
cycloneive_lcell_comb \Mux37~5 (
// Equation(s):
// \Mux37~5_combout  = (\ctrl_unit|alu_rnum_dst [0] & ((\Mux37~4_combout  & ((\reg_file[3][10]~q ))) # (!\Mux37~4_combout  & (\reg_file[1][10]~q )))) # (!\ctrl_unit|alu_rnum_dst [0] & (((\Mux37~4_combout ))))

	.dataa(\reg_file[1][10]~q ),
	.datab(\reg_file[3][10]~q ),
	.datac(\ctrl_unit|alu_rnum_dst [0]),
	.datad(\Mux37~4_combout ),
	.cin(gnd),
	.combout(\Mux37~5_combout ),
	.cout());
// synopsys translate_off
defparam \Mux37~5 .lut_mask = 16'hCFA0;
defparam \Mux37~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y23_N26
cycloneive_lcell_comb \Mux37~6 (
// Equation(s):
// \Mux37~6_combout  = (\ctrl_unit|alu_rnum_dst [2] & ((\Mux37~3_combout ) # ((\ctrl_unit|alu_rnum_dst [3])))) # (!\ctrl_unit|alu_rnum_dst [2] & (((!\ctrl_unit|alu_rnum_dst [3] & \Mux37~5_combout ))))

	.dataa(\Mux37~3_combout ),
	.datab(\ctrl_unit|alu_rnum_dst [2]),
	.datac(\ctrl_unit|alu_rnum_dst [3]),
	.datad(\Mux37~5_combout ),
	.cin(gnd),
	.combout(\Mux37~6_combout ),
	.cout());
// synopsys translate_off
defparam \Mux37~6 .lut_mask = 16'hCBC8;
defparam \Mux37~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y19_N26
cycloneive_lcell_comb \reg_file[11][10]~feeder (
// Equation(s):
// \reg_file[11][10]~feeder_combout  = \reg_file~28_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\reg_file~28_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg_file[11][10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file[11][10]~feeder .lut_mask = 16'hF0F0;
defparam \reg_file[11][10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y19_N27
dffeas \reg_file[11][10] (
	.clk(!\Clock~clkctrl_outclk ),
	.d(\reg_file[11][10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file[11][8]~70_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file[11][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file[11][10] .is_wysiwyg = "true";
defparam \reg_file[11][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y22_N11
dffeas \reg_file[10][10] (
	.clk(!\Clock~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg_file~28_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file[10][8]~67_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file[10][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file[10][10] .is_wysiwyg = "true";
defparam \reg_file[10][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y22_N17
dffeas \reg_file[8][10] (
	.clk(!\Clock~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg_file~28_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file[8][8]~69_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file[8][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file[8][10] .is_wysiwyg = "true";
defparam \reg_file[8][10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y24_N30
cycloneive_lcell_comb \Mux37~0 (
// Equation(s):
// \Mux37~0_combout  = (\ctrl_unit|alu_rnum_dst [1] & ((\reg_file[10][10]~q ) # ((\ctrl_unit|alu_rnum_dst [0])))) # (!\ctrl_unit|alu_rnum_dst [1] & (((!\ctrl_unit|alu_rnum_dst [0] & \reg_file[8][10]~q ))))

	.dataa(\reg_file[10][10]~q ),
	.datab(\ctrl_unit|alu_rnum_dst [1]),
	.datac(\ctrl_unit|alu_rnum_dst [0]),
	.datad(\reg_file[8][10]~q ),
	.cin(gnd),
	.combout(\Mux37~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux37~0 .lut_mask = 16'hCBC8;
defparam \Mux37~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y22_N14
cycloneive_lcell_comb \reg_file[9][10]~feeder (
// Equation(s):
// \reg_file[9][10]~feeder_combout  = \reg_file~28_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\reg_file~28_combout ),
	.cin(gnd),
	.combout(\reg_file[9][10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file[9][10]~feeder .lut_mask = 16'hFF00;
defparam \reg_file[9][10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y22_N15
dffeas \reg_file[9][10] (
	.clk(!\Clock~clkctrl_outclk ),
	.d(\reg_file[9][10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file[9][8]~68_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file[9][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file[9][10] .is_wysiwyg = "true";
defparam \reg_file[9][10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y23_N20
cycloneive_lcell_comb \Mux37~1 (
// Equation(s):
// \Mux37~1_combout  = (\ctrl_unit|alu_rnum_dst [0] & ((\Mux37~0_combout  & (\reg_file[11][10]~q )) # (!\Mux37~0_combout  & ((\reg_file[9][10]~q ))))) # (!\ctrl_unit|alu_rnum_dst [0] & (((\Mux37~0_combout ))))

	.dataa(\ctrl_unit|alu_rnum_dst [0]),
	.datab(\reg_file[11][10]~q ),
	.datac(\Mux37~0_combout ),
	.datad(\reg_file[9][10]~q ),
	.cin(gnd),
	.combout(\Mux37~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux37~1 .lut_mask = 16'hDAD0;
defparam \Mux37~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y22_N1
dffeas \reg_file[13][10] (
	.clk(!\Clock~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg_file~28_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file[13][8]~63_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file[13][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file[13][10] .is_wysiwyg = "true";
defparam \reg_file[13][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y21_N11
dffeas \reg_file[12][10] (
	.clk(!\Clock~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg_file~28_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file[12][8]~65_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file[12][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file[12][10] .is_wysiwyg = "true";
defparam \reg_file[12][10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y22_N24
cycloneive_lcell_comb \Mux37~7 (
// Equation(s):
// \Mux37~7_combout  = (\ctrl_unit|alu_rnum_dst [0] & ((\reg_file[13][10]~q ) # ((\ctrl_unit|alu_rnum_dst [1])))) # (!\ctrl_unit|alu_rnum_dst [0] & (((\reg_file[12][10]~q  & !\ctrl_unit|alu_rnum_dst [1]))))

	.dataa(\ctrl_unit|alu_rnum_dst [0]),
	.datab(\reg_file[13][10]~q ),
	.datac(\reg_file[12][10]~q ),
	.datad(\ctrl_unit|alu_rnum_dst [1]),
	.cin(gnd),
	.combout(\Mux37~7_combout ),
	.cout());
// synopsys translate_off
defparam \Mux37~7 .lut_mask = 16'hAAD8;
defparam \Mux37~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y21_N13
dffeas \reg_file[14][10] (
	.clk(!\Clock~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg_file~28_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file[14][8]~64_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file[14][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file[14][10] .is_wysiwyg = "true";
defparam \reg_file[14][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y21_N7
dffeas \reg_file[15][10] (
	.clk(!\Clock~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg_file~28_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file[15][8]~66_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file[15][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file[15][10] .is_wysiwyg = "true";
defparam \reg_file[15][10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y21_N12
cycloneive_lcell_comb \Mux37~8 (
// Equation(s):
// \Mux37~8_combout  = (\Mux37~7_combout  & (((\reg_file[15][10]~q )) # (!\ctrl_unit|alu_rnum_dst [1]))) # (!\Mux37~7_combout  & (\ctrl_unit|alu_rnum_dst [1] & (\reg_file[14][10]~q )))

	.dataa(\Mux37~7_combout ),
	.datab(\ctrl_unit|alu_rnum_dst [1]),
	.datac(\reg_file[14][10]~q ),
	.datad(\reg_file[15][10]~q ),
	.cin(gnd),
	.combout(\Mux37~8_combout ),
	.cout());
// synopsys translate_off
defparam \Mux37~8 .lut_mask = 16'hEA62;
defparam \Mux37~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y23_N24
cycloneive_lcell_comb \Mux37~9 (
// Equation(s):
// \Mux37~9_combout  = (\Mux37~6_combout  & (((\Mux37~8_combout ) # (!\ctrl_unit|alu_rnum_dst [3])))) # (!\Mux37~6_combout  & (\Mux37~1_combout  & (\ctrl_unit|alu_rnum_dst [3])))

	.dataa(\Mux37~6_combout ),
	.datab(\Mux37~1_combout ),
	.datac(\ctrl_unit|alu_rnum_dst [3]),
	.datad(\Mux37~8_combout ),
	.cin(gnd),
	.combout(\Mux37~9_combout ),
	.cout());
// synopsys translate_off
defparam \Mux37~9 .lut_mask = 16'hEA4A;
defparam \Mux37~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y22_N16
cycloneive_lcell_comb \Mux39~7 (
// Equation(s):
// \Mux39~7_combout  = (\ctrl_unit|alu_rnum_dst [1] & (((\reg_file[14][8]~q ) # (\ctrl_unit|alu_rnum_dst [0])))) # (!\ctrl_unit|alu_rnum_dst [1] & (\reg_file[12][8]~q  & ((!\ctrl_unit|alu_rnum_dst [0]))))

	.dataa(\reg_file[12][8]~q ),
	.datab(\reg_file[14][8]~q ),
	.datac(\ctrl_unit|alu_rnum_dst [1]),
	.datad(\ctrl_unit|alu_rnum_dst [0]),
	.cin(gnd),
	.combout(\Mux39~7_combout ),
	.cout());
// synopsys translate_off
defparam \Mux39~7 .lut_mask = 16'hF0CA;
defparam \Mux39~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y22_N6
cycloneive_lcell_comb \Mux39~8 (
// Equation(s):
// \Mux39~8_combout  = (\ctrl_unit|alu_rnum_dst [0] & ((\Mux39~7_combout  & ((\reg_file[15][8]~q ))) # (!\Mux39~7_combout  & (\reg_file[13][8]~q )))) # (!\ctrl_unit|alu_rnum_dst [0] & (((\Mux39~7_combout ))))

	.dataa(\reg_file[13][8]~q ),
	.datab(\ctrl_unit|alu_rnum_dst [0]),
	.datac(\reg_file[15][8]~q ),
	.datad(\Mux39~7_combout ),
	.cin(gnd),
	.combout(\Mux39~8_combout ),
	.cout());
// synopsys translate_off
defparam \Mux39~8 .lut_mask = 16'hF388;
defparam \Mux39~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y22_N28
cycloneive_lcell_comb \Mux39~2 (
// Equation(s):
// \Mux39~2_combout  = (\ctrl_unit|alu_rnum_dst [0] & ((\reg_file[9][8]~q ) # ((\ctrl_unit|alu_rnum_dst [1])))) # (!\ctrl_unit|alu_rnum_dst [0] & (((\reg_file[8][8]~q  & !\ctrl_unit|alu_rnum_dst [1]))))

	.dataa(\ctrl_unit|alu_rnum_dst [0]),
	.datab(\reg_file[9][8]~q ),
	.datac(\reg_file[8][8]~q ),
	.datad(\ctrl_unit|alu_rnum_dst [1]),
	.cin(gnd),
	.combout(\Mux39~2_combout ),
	.cout());
// synopsys translate_off
defparam \Mux39~2 .lut_mask = 16'hAAD8;
defparam \Mux39~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y22_N22
cycloneive_lcell_comb \Mux39~3 (
// Equation(s):
// \Mux39~3_combout  = (\ctrl_unit|alu_rnum_dst [1] & ((\Mux39~2_combout  & ((\reg_file[11][8]~q ))) # (!\Mux39~2_combout  & (\reg_file[10][8]~q )))) # (!\ctrl_unit|alu_rnum_dst [1] & (((\Mux39~2_combout ))))

	.dataa(\ctrl_unit|alu_rnum_dst [1]),
	.datab(\reg_file[10][8]~q ),
	.datac(\reg_file[11][8]~q ),
	.datad(\Mux39~2_combout ),
	.cin(gnd),
	.combout(\Mux39~3_combout ),
	.cout());
// synopsys translate_off
defparam \Mux39~3 .lut_mask = 16'hF588;
defparam \Mux39~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y22_N18
cycloneive_lcell_comb \Mux39~4 (
// Equation(s):
// \Mux39~4_combout  = (\ctrl_unit|alu_rnum_dst [1] & (((\ctrl_unit|alu_rnum_dst [0])))) # (!\ctrl_unit|alu_rnum_dst [1] & ((\ctrl_unit|alu_rnum_dst [0] & (\reg_file[1][8]~q )) # (!\ctrl_unit|alu_rnum_dst [0] & ((\reg_file[0][8]~q )))))

	.dataa(\reg_file[1][8]~q ),
	.datab(\reg_file[0][8]~q ),
	.datac(\ctrl_unit|alu_rnum_dst [1]),
	.datad(\ctrl_unit|alu_rnum_dst [0]),
	.cin(gnd),
	.combout(\Mux39~4_combout ),
	.cout());
// synopsys translate_off
defparam \Mux39~4 .lut_mask = 16'hFA0C;
defparam \Mux39~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y22_N12
cycloneive_lcell_comb \Mux39~5 (
// Equation(s):
// \Mux39~5_combout  = (\ctrl_unit|alu_rnum_dst [1] & ((\Mux39~4_combout  & ((\reg_file[3][8]~q ))) # (!\Mux39~4_combout  & (\reg_file[2][8]~q )))) # (!\ctrl_unit|alu_rnum_dst [1] & (((\Mux39~4_combout ))))

	.dataa(\reg_file[2][8]~q ),
	.datab(\reg_file[3][8]~q ),
	.datac(\ctrl_unit|alu_rnum_dst [1]),
	.datad(\Mux39~4_combout ),
	.cin(gnd),
	.combout(\Mux39~5_combout ),
	.cout());
// synopsys translate_off
defparam \Mux39~5 .lut_mask = 16'hCFA0;
defparam \Mux39~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y22_N30
cycloneive_lcell_comb \Mux39~6 (
// Equation(s):
// \Mux39~6_combout  = (\ctrl_unit|alu_rnum_dst [3] & ((\ctrl_unit|alu_rnum_dst [2]) # ((\Mux39~3_combout )))) # (!\ctrl_unit|alu_rnum_dst [3] & (!\ctrl_unit|alu_rnum_dst [2] & ((\Mux39~5_combout ))))

	.dataa(\ctrl_unit|alu_rnum_dst [3]),
	.datab(\ctrl_unit|alu_rnum_dst [2]),
	.datac(\Mux39~3_combout ),
	.datad(\Mux39~5_combout ),
	.cin(gnd),
	.combout(\Mux39~6_combout ),
	.cout());
// synopsys translate_off
defparam \Mux39~6 .lut_mask = 16'hB9A8;
defparam \Mux39~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y22_N8
cycloneive_lcell_comb \Mux39~0 (
// Equation(s):
// \Mux39~0_combout  = (\ctrl_unit|alu_rnum_dst [1] & (((\reg_file[6][8]~q ) # (\ctrl_unit|alu_rnum_dst [0])))) # (!\ctrl_unit|alu_rnum_dst [1] & (\reg_file[4][8]~q  & ((!\ctrl_unit|alu_rnum_dst [0]))))

	.dataa(\reg_file[4][8]~q ),
	.datab(\ctrl_unit|alu_rnum_dst [1]),
	.datac(\reg_file[6][8]~q ),
	.datad(\ctrl_unit|alu_rnum_dst [0]),
	.cin(gnd),
	.combout(\Mux39~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux39~0 .lut_mask = 16'hCCE2;
defparam \Mux39~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y22_N0
cycloneive_lcell_comb \Mux39~1 (
// Equation(s):
// \Mux39~1_combout  = (\ctrl_unit|alu_rnum_dst [0] & ((\Mux39~0_combout  & ((\reg_file[7][8]~q ))) # (!\Mux39~0_combout  & (\reg_file[5][8]~q )))) # (!\ctrl_unit|alu_rnum_dst [0] & (((\Mux39~0_combout ))))

	.dataa(\reg_file[5][8]~q ),
	.datab(\ctrl_unit|alu_rnum_dst [0]),
	.datac(\Mux39~0_combout ),
	.datad(\reg_file[7][8]~q ),
	.cin(gnd),
	.combout(\Mux39~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux39~1 .lut_mask = 16'hF838;
defparam \Mux39~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y22_N24
cycloneive_lcell_comb \Mux39~9 (
// Equation(s):
// \Mux39~9_combout  = (\ctrl_unit|alu_rnum_dst [2] & ((\Mux39~6_combout  & (\Mux39~8_combout )) # (!\Mux39~6_combout  & ((\Mux39~1_combout ))))) # (!\ctrl_unit|alu_rnum_dst [2] & (((\Mux39~6_combout ))))

	.dataa(\Mux39~8_combout ),
	.datab(\ctrl_unit|alu_rnum_dst [2]),
	.datac(\Mux39~6_combout ),
	.datad(\Mux39~1_combout ),
	.cin(gnd),
	.combout(\Mux39~9_combout ),
	.cout());
// synopsys translate_off
defparam \Mux39~9 .lut_mask = 16'hBCB0;
defparam \Mux39~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y23_N14
cycloneive_lcell_comb \arithmetic_logic_unit|Reg3[10]~12 (
// Equation(s):
// \arithmetic_logic_unit|Reg3[10]~12_combout  = (!\Mux36~9_combout  & (!\Mux38~9_combout  & (!\Mux37~9_combout  & !\Mux39~9_combout )))

	.dataa(\Mux36~9_combout ),
	.datab(\Mux38~9_combout ),
	.datac(\Mux37~9_combout ),
	.datad(\Mux39~9_combout ),
	.cin(gnd),
	.combout(\arithmetic_logic_unit|Reg3[10]~12_combout ),
	.cout());
// synopsys translate_off
defparam \arithmetic_logic_unit|Reg3[10]~12 .lut_mask = 16'h0001;
defparam \arithmetic_logic_unit|Reg3[10]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y18_N16
cycloneive_lcell_comb \reg_file[11][12]~feeder (
// Equation(s):
// \reg_file[11][12]~feeder_combout  = \reg_file~32_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\reg_file~32_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg_file[11][12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file[11][12]~feeder .lut_mask = 16'hF0F0;
defparam \reg_file[11][12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y18_N17
dffeas \reg_file[11][12] (
	.clk(!\Clock~clkctrl_outclk ),
	.d(\reg_file[11][12]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file[11][8]~70_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file[11][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file[11][12] .is_wysiwyg = "true";
defparam \reg_file[11][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y22_N9
dffeas \reg_file[10][12] (
	.clk(!\Clock~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg_file~32_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file[10][8]~67_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file[10][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file[10][12] .is_wysiwyg = "true";
defparam \reg_file[10][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y22_N3
dffeas \reg_file[8][12] (
	.clk(!\Clock~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg_file~32_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file[8][8]~69_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file[8][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file[8][12] .is_wysiwyg = "true";
defparam \reg_file[8][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y22_N31
dffeas \reg_file[9][12] (
	.clk(!\Clock~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg_file~32_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file[9][8]~68_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file[9][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file[9][12] .is_wysiwyg = "true";
defparam \reg_file[9][12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y20_N18
cycloneive_lcell_comb \Mux35~0 (
// Equation(s):
// \Mux35~0_combout  = (\ctrl_unit|alu_rnum_dst [1] & (\ctrl_unit|alu_rnum_dst [0])) # (!\ctrl_unit|alu_rnum_dst [1] & ((\ctrl_unit|alu_rnum_dst [0] & ((\reg_file[9][12]~q ))) # (!\ctrl_unit|alu_rnum_dst [0] & (\reg_file[8][12]~q ))))

	.dataa(\ctrl_unit|alu_rnum_dst [1]),
	.datab(\ctrl_unit|alu_rnum_dst [0]),
	.datac(\reg_file[8][12]~q ),
	.datad(\reg_file[9][12]~q ),
	.cin(gnd),
	.combout(\Mux35~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux35~0 .lut_mask = 16'hDC98;
defparam \Mux35~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y20_N12
cycloneive_lcell_comb \Mux35~1 (
// Equation(s):
// \Mux35~1_combout  = (\ctrl_unit|alu_rnum_dst [1] & ((\Mux35~0_combout  & (\reg_file[11][12]~q )) # (!\Mux35~0_combout  & ((\reg_file[10][12]~q ))))) # (!\ctrl_unit|alu_rnum_dst [1] & (((\Mux35~0_combout ))))

	.dataa(\ctrl_unit|alu_rnum_dst [1]),
	.datab(\reg_file[11][12]~q ),
	.datac(\reg_file[10][12]~q ),
	.datad(\Mux35~0_combout ),
	.cin(gnd),
	.combout(\Mux35~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux35~1 .lut_mask = 16'hDDA0;
defparam \Mux35~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y19_N9
dffeas \reg_file[7][12] (
	.clk(!\Clock~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg_file~32_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file[7][15]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file[7][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file[7][12] .is_wysiwyg = "true";
defparam \reg_file[7][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y20_N3
dffeas \reg_file[6][12] (
	.clk(!\Clock~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg_file~32_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file[6][8]~57_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file[6][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file[6][12] .is_wysiwyg = "true";
defparam \reg_file[6][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y20_N23
dffeas \reg_file[5][12] (
	.clk(!\Clock~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg_file~32_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file[5][8]~56_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file[5][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file[5][12] .is_wysiwyg = "true";
defparam \reg_file[5][12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y20_N8
cycloneive_lcell_comb \reg_file[4][12]~feeder (
// Equation(s):
// \reg_file[4][12]~feeder_combout  = \reg_file~32_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\reg_file~32_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg_file[4][12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file[4][12]~feeder .lut_mask = 16'hF0F0;
defparam \reg_file[4][12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y20_N9
dffeas \reg_file[4][12] (
	.clk(!\Clock~clkctrl_outclk ),
	.d(\reg_file[4][12]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file[4][8]~58_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file[4][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file[4][12] .is_wysiwyg = "true";
defparam \reg_file[4][12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y20_N6
cycloneive_lcell_comb \Mux35~2 (
// Equation(s):
// \Mux35~2_combout  = (\ctrl_unit|alu_rnum_dst [1] & (((\ctrl_unit|alu_rnum_dst [0])))) # (!\ctrl_unit|alu_rnum_dst [1] & ((\ctrl_unit|alu_rnum_dst [0] & (\reg_file[5][12]~q )) # (!\ctrl_unit|alu_rnum_dst [0] & ((\reg_file[4][12]~q )))))

	.dataa(\ctrl_unit|alu_rnum_dst [1]),
	.datab(\reg_file[5][12]~q ),
	.datac(\reg_file[4][12]~q ),
	.datad(\ctrl_unit|alu_rnum_dst [0]),
	.cin(gnd),
	.combout(\Mux35~2_combout ),
	.cout());
// synopsys translate_off
defparam \Mux35~2 .lut_mask = 16'hEE50;
defparam \Mux35~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y20_N30
cycloneive_lcell_comb \Mux35~3 (
// Equation(s):
// \Mux35~3_combout  = (\ctrl_unit|alu_rnum_dst [1] & ((\Mux35~2_combout  & (\reg_file[7][12]~q )) # (!\Mux35~2_combout  & ((\reg_file[6][12]~q ))))) # (!\ctrl_unit|alu_rnum_dst [1] & (((\Mux35~2_combout ))))

	.dataa(\reg_file[7][12]~q ),
	.datab(\ctrl_unit|alu_rnum_dst [1]),
	.datac(\reg_file[6][12]~q ),
	.datad(\Mux35~2_combout ),
	.cin(gnd),
	.combout(\Mux35~3_combout ),
	.cout());
// synopsys translate_off
defparam \Mux35~3 .lut_mask = 16'hBBC0;
defparam \Mux35~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y18_N29
dffeas \reg_file[3][12] (
	.clk(!\Clock~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg_file~32_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file[3][8]~62_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file[3][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file[3][12] .is_wysiwyg = "true";
defparam \reg_file[3][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y20_N17
dffeas \reg_file[2][12] (
	.clk(!\Clock~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg_file~32_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file[2][8]~59_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file[2][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file[2][12] .is_wysiwyg = "true";
defparam \reg_file[2][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y19_N25
dffeas \reg_file[1][12] (
	.clk(!\Clock~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg_file~32_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file[1][8]~60_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file[1][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file[1][12] .is_wysiwyg = "true";
defparam \reg_file[1][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y19_N23
dffeas \reg_file[0][12] (
	.clk(!\Clock~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg_file~32_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file[0][8]~61_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file[0][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file[0][12] .is_wysiwyg = "true";
defparam \reg_file[0][12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y20_N24
cycloneive_lcell_comb \Mux35~4 (
// Equation(s):
// \Mux35~4_combout  = (\ctrl_unit|alu_rnum_dst [1] & (\ctrl_unit|alu_rnum_dst [0])) # (!\ctrl_unit|alu_rnum_dst [1] & ((\ctrl_unit|alu_rnum_dst [0] & (\reg_file[1][12]~q )) # (!\ctrl_unit|alu_rnum_dst [0] & ((\reg_file[0][12]~q )))))

	.dataa(\ctrl_unit|alu_rnum_dst [1]),
	.datab(\ctrl_unit|alu_rnum_dst [0]),
	.datac(\reg_file[1][12]~q ),
	.datad(\reg_file[0][12]~q ),
	.cin(gnd),
	.combout(\Mux35~4_combout ),
	.cout());
// synopsys translate_off
defparam \Mux35~4 .lut_mask = 16'hD9C8;
defparam \Mux35~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y20_N10
cycloneive_lcell_comb \Mux35~5 (
// Equation(s):
// \Mux35~5_combout  = (\ctrl_unit|alu_rnum_dst [1] & ((\Mux35~4_combout  & (\reg_file[3][12]~q )) # (!\Mux35~4_combout  & ((\reg_file[2][12]~q ))))) # (!\ctrl_unit|alu_rnum_dst [1] & (((\Mux35~4_combout ))))

	.dataa(\ctrl_unit|alu_rnum_dst [1]),
	.datab(\reg_file[3][12]~q ),
	.datac(\reg_file[2][12]~q ),
	.datad(\Mux35~4_combout ),
	.cin(gnd),
	.combout(\Mux35~5_combout ),
	.cout());
// synopsys translate_off
defparam \Mux35~5 .lut_mask = 16'hDDA0;
defparam \Mux35~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y20_N8
cycloneive_lcell_comb \Mux35~6 (
// Equation(s):
// \Mux35~6_combout  = (\ctrl_unit|alu_rnum_dst [2] & ((\ctrl_unit|alu_rnum_dst [3]) # ((\Mux35~3_combout )))) # (!\ctrl_unit|alu_rnum_dst [2] & (!\ctrl_unit|alu_rnum_dst [3] & ((\Mux35~5_combout ))))

	.dataa(\ctrl_unit|alu_rnum_dst [2]),
	.datab(\ctrl_unit|alu_rnum_dst [3]),
	.datac(\Mux35~3_combout ),
	.datad(\Mux35~5_combout ),
	.cin(gnd),
	.combout(\Mux35~6_combout ),
	.cout());
// synopsys translate_off
defparam \Mux35~6 .lut_mask = 16'hB9A8;
defparam \Mux35~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y21_N4
cycloneive_lcell_comb \reg_file[15][12]~feeder (
// Equation(s):
// \reg_file[15][12]~feeder_combout  = \reg_file~32_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\reg_file~32_combout ),
	.cin(gnd),
	.combout(\reg_file[15][12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file[15][12]~feeder .lut_mask = 16'hFF00;
defparam \reg_file[15][12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y21_N5
dffeas \reg_file[15][12] (
	.clk(!\Clock~clkctrl_outclk ),
	.d(\reg_file[15][12]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file[15][8]~66_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file[15][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file[15][12] .is_wysiwyg = "true";
defparam \reg_file[15][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y21_N27
dffeas \reg_file[12][12] (
	.clk(!\Clock~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg_file~32_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file[12][8]~65_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file[12][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file[12][12] .is_wysiwyg = "true";
defparam \reg_file[12][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y21_N25
dffeas \reg_file[14][12] (
	.clk(!\Clock~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg_file~32_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file[14][8]~64_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file[14][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file[14][12] .is_wysiwyg = "true";
defparam \reg_file[14][12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y20_N4
cycloneive_lcell_comb \Mux35~7 (
// Equation(s):
// \Mux35~7_combout  = (\ctrl_unit|alu_rnum_dst [1] & ((\ctrl_unit|alu_rnum_dst [0]) # ((\reg_file[14][12]~q )))) # (!\ctrl_unit|alu_rnum_dst [1] & (!\ctrl_unit|alu_rnum_dst [0] & (\reg_file[12][12]~q )))

	.dataa(\ctrl_unit|alu_rnum_dst [1]),
	.datab(\ctrl_unit|alu_rnum_dst [0]),
	.datac(\reg_file[12][12]~q ),
	.datad(\reg_file[14][12]~q ),
	.cin(gnd),
	.combout(\Mux35~7_combout ),
	.cout());
// synopsys translate_off
defparam \Mux35~7 .lut_mask = 16'hBA98;
defparam \Mux35~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y22_N12
cycloneive_lcell_comb \reg_file[13][12]~feeder (
// Equation(s):
// \reg_file[13][12]~feeder_combout  = \reg_file~32_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\reg_file~32_combout ),
	.cin(gnd),
	.combout(\reg_file[13][12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file[13][12]~feeder .lut_mask = 16'hFF00;
defparam \reg_file[13][12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y22_N13
dffeas \reg_file[13][12] (
	.clk(!\Clock~clkctrl_outclk ),
	.d(\reg_file[13][12]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file[13][8]~63_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file[13][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file[13][12] .is_wysiwyg = "true";
defparam \reg_file[13][12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y20_N22
cycloneive_lcell_comb \Mux35~8 (
// Equation(s):
// \Mux35~8_combout  = (\ctrl_unit|alu_rnum_dst [0] & ((\Mux35~7_combout  & (\reg_file[15][12]~q )) # (!\Mux35~7_combout  & ((\reg_file[13][12]~q ))))) # (!\ctrl_unit|alu_rnum_dst [0] & (((\Mux35~7_combout ))))

	.dataa(\reg_file[15][12]~q ),
	.datab(\ctrl_unit|alu_rnum_dst [0]),
	.datac(\Mux35~7_combout ),
	.datad(\reg_file[13][12]~q ),
	.cin(gnd),
	.combout(\Mux35~8_combout ),
	.cout());
// synopsys translate_off
defparam \Mux35~8 .lut_mask = 16'hBCB0;
defparam \Mux35~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y20_N14
cycloneive_lcell_comb \Mux35~9 (
// Equation(s):
// \Mux35~9_combout  = (\ctrl_unit|alu_rnum_dst [3] & ((\Mux35~6_combout  & ((\Mux35~8_combout ))) # (!\Mux35~6_combout  & (\Mux35~1_combout )))) # (!\ctrl_unit|alu_rnum_dst [3] & (((\Mux35~6_combout ))))

	.dataa(\Mux35~1_combout ),
	.datab(\ctrl_unit|alu_rnum_dst [3]),
	.datac(\Mux35~6_combout ),
	.datad(\Mux35~8_combout ),
	.cin(gnd),
	.combout(\Mux35~9_combout ),
	.cout());
// synopsys translate_off
defparam \Mux35~9 .lut_mask = 16'hF838;
defparam \Mux35~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y23_N28
cycloneive_lcell_comb \arithmetic_logic_unit|Reg3[10]~11 (
// Equation(s):
// \arithmetic_logic_unit|Reg3[10]~11_combout  = (!\Mux34~9_combout  & (!\Mux35~9_combout  & (!\Mux33~9_combout  & !\Mux32~9_combout )))

	.dataa(\Mux34~9_combout ),
	.datab(\Mux35~9_combout ),
	.datac(\Mux33~9_combout ),
	.datad(\Mux32~9_combout ),
	.cin(gnd),
	.combout(\arithmetic_logic_unit|Reg3[10]~11_combout ),
	.cout());
// synopsys translate_off
defparam \arithmetic_logic_unit|Reg3[10]~11 .lut_mask = 16'h0001;
defparam \arithmetic_logic_unit|Reg3[10]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y23_N26
cycloneive_lcell_comb \arithmetic_logic_unit|Reg3[10]~16 (
// Equation(s):
// \arithmetic_logic_unit|Reg3[10]~16_combout  = (\arithmetic_logic_unit|Reg3[10]~15_combout ) # (((!\arithmetic_logic_unit|Reg3[10]~11_combout ) # (!\arithmetic_logic_unit|Reg3[10]~13_combout )) # (!\arithmetic_logic_unit|Reg3[10]~12_combout ))

	.dataa(\arithmetic_logic_unit|Reg3[10]~15_combout ),
	.datab(\arithmetic_logic_unit|Reg3[10]~12_combout ),
	.datac(\arithmetic_logic_unit|Reg3[10]~13_combout ),
	.datad(\arithmetic_logic_unit|Reg3[10]~11_combout ),
	.cin(gnd),
	.combout(\arithmetic_logic_unit|Reg3[10]~16_combout ),
	.cout());
// synopsys translate_off
defparam \arithmetic_logic_unit|Reg3[10]~16 .lut_mask = 16'hBFFF;
defparam \arithmetic_logic_unit|Reg3[10]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y25_N18
cycloneive_lcell_comb \arithmetic_logic_unit|Reg3[12]~46 (
// Equation(s):
// \arithmetic_logic_unit|Reg3[12]~46_combout  = (\arithmetic_logic_unit|Reg3[12]~45_combout  & ((\ctrl_unit|alu_op [2] & ((\arithmetic_logic_unit|Reg3[10]~16_combout ))) # (!\ctrl_unit|alu_op [2] & (\ctrl_unit|alu_op [0]))))

	.dataa(\ctrl_unit|alu_op [0]),
	.datab(\arithmetic_logic_unit|Reg3[12]~45_combout ),
	.datac(\ctrl_unit|alu_op [2]),
	.datad(\arithmetic_logic_unit|Reg3[10]~16_combout ),
	.cin(gnd),
	.combout(\arithmetic_logic_unit|Reg3[12]~46_combout ),
	.cout());
// synopsys translate_off
defparam \arithmetic_logic_unit|Reg3[12]~46 .lut_mask = 16'hC808;
defparam \arithmetic_logic_unit|Reg3[12]~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y25_N30
cycloneive_lcell_comb \arithmetic_logic_unit|Reg3[12]~68 (
// Equation(s):
// \arithmetic_logic_unit|Reg3[12]~68_combout  = (\arithmetic_logic_unit|Reg3[12]~67_combout ) # ((\arithmetic_logic_unit|Reg3[12]~46_combout ) # ((!\arithmetic_logic_unit|Reg3[12]~47_combout  & \ctrl_unit|alu_op [0])))

	.dataa(\arithmetic_logic_unit|Reg3[12]~47_combout ),
	.datab(\arithmetic_logic_unit|Reg3[12]~67_combout ),
	.datac(\ctrl_unit|alu_op [0]),
	.datad(\arithmetic_logic_unit|Reg3[12]~46_combout ),
	.cin(gnd),
	.combout(\arithmetic_logic_unit|Reg3[12]~68_combout ),
	.cout());
// synopsys translate_off
defparam \arithmetic_logic_unit|Reg3[12]~68 .lut_mask = 16'hFFDC;
defparam \arithmetic_logic_unit|Reg3[12]~68 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y25_N22
cycloneive_lcell_comb \arithmetic_logic_unit|Reg3[12]~65 (
// Equation(s):
// \arithmetic_logic_unit|Reg3[12]~65_combout  = (!\ctrl_unit|alu_op [4] & ((\ctrl_unit|alu_op [2] & ((\ctrl_unit|alu_op [3]) # (\ctrl_unit|alu_op [1]))) # (!\ctrl_unit|alu_op [2] & ((!\ctrl_unit|alu_op [1]) # (!\ctrl_unit|alu_op [3])))))

	.dataa(\ctrl_unit|alu_op [2]),
	.datab(\ctrl_unit|alu_op [3]),
	.datac(\ctrl_unit|alu_op [4]),
	.datad(\ctrl_unit|alu_op [1]),
	.cin(gnd),
	.combout(\arithmetic_logic_unit|Reg3[12]~65_combout ),
	.cout());
// synopsys translate_off
defparam \arithmetic_logic_unit|Reg3[12]~65 .lut_mask = 16'h0B0D;
defparam \arithmetic_logic_unit|Reg3[12]~65 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y25_N22
cycloneive_lcell_comb \arithmetic_logic_unit|Reg3[12]~66 (
// Equation(s):
// \arithmetic_logic_unit|Reg3[12]~66_combout  = (\ctrl_unit|alu_op [0]) # (!\arithmetic_logic_unit|Reg3[12]~65_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\ctrl_unit|alu_op [0]),
	.datad(\arithmetic_logic_unit|Reg3[12]~65_combout ),
	.cin(gnd),
	.combout(\arithmetic_logic_unit|Reg3[12]~66_combout ),
	.cout());
// synopsys translate_off
defparam \arithmetic_logic_unit|Reg3[12]~66 .lut_mask = 16'hF0FF;
defparam \arithmetic_logic_unit|Reg3[12]~66 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y25_N24
cycloneive_lcell_comb \arithmetic_logic_unit|ShiftLeft0~10 (
// Equation(s):
// \arithmetic_logic_unit|ShiftLeft0~10_combout  = (!\Mux44~9_combout  & (\Mux46~9_combout  & (\Mux45~9_combout  & \arithmetic_logic_unit|Reg3[10]~14_combout )))

	.dataa(\Mux44~9_combout ),
	.datab(\Mux46~9_combout ),
	.datac(\Mux45~9_combout ),
	.datad(\arithmetic_logic_unit|Reg3[10]~14_combout ),
	.cin(gnd),
	.combout(\arithmetic_logic_unit|ShiftLeft0~10_combout ),
	.cout());
// synopsys translate_off
defparam \arithmetic_logic_unit|ShiftLeft0~10 .lut_mask = 16'h4000;
defparam \arithmetic_logic_unit|ShiftLeft0~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y25_N10
cycloneive_lcell_comb \arithmetic_logic_unit|Reg3~72 (
// Equation(s):
// \arithmetic_logic_unit|Reg3~72_combout  = (!\Mux47~9_combout  & (\s_bus[14]~165_combout  & \arithmetic_logic_unit|ShiftLeft0~10_combout ))

	.dataa(\Mux47~9_combout ),
	.datab(gnd),
	.datac(\s_bus[14]~165_combout ),
	.datad(\arithmetic_logic_unit|ShiftLeft0~10_combout ),
	.cin(gnd),
	.combout(\arithmetic_logic_unit|Reg3~72_combout ),
	.cout());
// synopsys translate_off
defparam \arithmetic_logic_unit|Reg3~72 .lut_mask = 16'h5000;
defparam \arithmetic_logic_unit|Reg3~72 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y27_N14
cycloneive_lcell_comb \arithmetic_logic_unit|Reg3[10]~54 (
// Equation(s):
// \arithmetic_logic_unit|Reg3[10]~54_combout  = (\ctrl_unit|alu_op [4] & ((\ctrl_unit|alu_op [3]) # ((!\ctrl_unit|alu_op [2] & \ctrl_unit|alu_op [1]))))

	.dataa(\ctrl_unit|alu_op [2]),
	.datab(\ctrl_unit|alu_op [4]),
	.datac(\ctrl_unit|alu_op [1]),
	.datad(\ctrl_unit|alu_op [3]),
	.cin(gnd),
	.combout(\arithmetic_logic_unit|Reg3[10]~54_combout ),
	.cout());
// synopsys translate_off
defparam \arithmetic_logic_unit|Reg3[10]~54 .lut_mask = 16'hCC40;
defparam \arithmetic_logic_unit|Reg3[10]~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y27_N30
cycloneive_lcell_comb \arithmetic_logic_unit|Reg3[10]~77 (
// Equation(s):
// \arithmetic_logic_unit|Reg3[10]~77_combout  = (\ctrl_unit|alu_op [4] & (!\ctrl_unit|alu_op [3] & ((!\arithmetic_logic_unit|Reg3[10]~16_combout ) # (!\arithmetic_logic_unit|Reg3[10]~54_combout ))))

	.dataa(\ctrl_unit|alu_op [4]),
	.datab(\ctrl_unit|alu_op [3]),
	.datac(\arithmetic_logic_unit|Reg3[10]~54_combout ),
	.datad(\arithmetic_logic_unit|Reg3[10]~16_combout ),
	.cin(gnd),
	.combout(\arithmetic_logic_unit|Reg3[10]~77_combout ),
	.cout());
// synopsys translate_off
defparam \arithmetic_logic_unit|Reg3[10]~77 .lut_mask = 16'h0222;
defparam \arithmetic_logic_unit|Reg3[10]~77 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y25_N0
cycloneive_lcell_comb \arithmetic_logic_unit|Reg3[10]~42 (
// Equation(s):
// \arithmetic_logic_unit|Reg3[10]~42_combout  = (\ctrl_unit|alu_op [2] & \ctrl_unit|alu_op [1])

	.dataa(gnd),
	.datab(gnd),
	.datac(\ctrl_unit|alu_op [2]),
	.datad(\ctrl_unit|alu_op [1]),
	.cin(gnd),
	.combout(\arithmetic_logic_unit|Reg3[10]~42_combout ),
	.cout());
// synopsys translate_off
defparam \arithmetic_logic_unit|Reg3[10]~42 .lut_mask = 16'hF000;
defparam \arithmetic_logic_unit|Reg3[10]~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y25_N2
cycloneive_lcell_comb \arithmetic_logic_unit|Reg3[10]~53 (
// Equation(s):
// \arithmetic_logic_unit|Reg3[10]~53_combout  = (\ctrl_unit|alu_op [2] & ((\ctrl_unit|alu_op [0]) # (!\ctrl_unit|alu_op [1])))

	.dataa(\ctrl_unit|alu_op [0]),
	.datab(gnd),
	.datac(\ctrl_unit|alu_op [2]),
	.datad(\ctrl_unit|alu_op [1]),
	.cin(gnd),
	.combout(\arithmetic_logic_unit|Reg3[10]~53_combout ),
	.cout());
// synopsys translate_off
defparam \arithmetic_logic_unit|Reg3[10]~53 .lut_mask = 16'hA0F0;
defparam \arithmetic_logic_unit|Reg3[10]~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y25_N26
cycloneive_lcell_comb \arithmetic_logic_unit|Mux5~0 (
// Equation(s):
// \arithmetic_logic_unit|Mux5~0_combout  = (\arithmetic_logic_unit|Reg3[10]~53_combout  & (((!\Mux47~9_combout  & \arithmetic_logic_unit|ShiftLeft0~10_combout )))) # (!\arithmetic_logic_unit|Reg3[10]~53_combout  & (\Mux33~9_combout ))

	.dataa(\Mux33~9_combout ),
	.datab(\arithmetic_logic_unit|Reg3[10]~53_combout ),
	.datac(\Mux47~9_combout ),
	.datad(\arithmetic_logic_unit|ShiftLeft0~10_combout ),
	.cin(gnd),
	.combout(\arithmetic_logic_unit|Mux5~0_combout ),
	.cout());
// synopsys translate_off
defparam \arithmetic_logic_unit|Mux5~0 .lut_mask = 16'h2E22;
defparam \arithmetic_logic_unit|Mux5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y25_N8
cycloneive_lcell_comb \arithmetic_logic_unit|Mux5~1 (
// Equation(s):
// \arithmetic_logic_unit|Mux5~1_combout  = (\arithmetic_logic_unit|Reg3[10]~42_combout  & (((\arithmetic_logic_unit|Reg3[10]~53_combout )))) # (!\arithmetic_logic_unit|Reg3[10]~42_combout  & ((\arithmetic_logic_unit|Mux5~0_combout  & 
// ((!\arithmetic_logic_unit|Reg3[10]~53_combout ))) # (!\arithmetic_logic_unit|Mux5~0_combout  & (\s_bus[14]~165_combout ))))

	.dataa(\arithmetic_logic_unit|Mux5~0_combout ),
	.datab(\arithmetic_logic_unit|Reg3[10]~42_combout ),
	.datac(\s_bus[14]~165_combout ),
	.datad(\arithmetic_logic_unit|Reg3[10]~53_combout ),
	.cin(gnd),
	.combout(\arithmetic_logic_unit|Mux5~1_combout ),
	.cout());
// synopsys translate_off
defparam \arithmetic_logic_unit|Mux5~1 .lut_mask = 16'hDC32;
defparam \arithmetic_logic_unit|Mux5~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y25_N28
cycloneive_lcell_comb \arithmetic_logic_unit|ShiftLeft0~11 (
// Equation(s):
// \arithmetic_logic_unit|ShiftLeft0~11_combout  = (!\Mux47~9_combout  & (\arithmetic_logic_unit|Reg3[10]~14_combout  & \arithmetic_logic_unit|ShiftLeft0~10_combout ))

	.dataa(\Mux47~9_combout ),
	.datab(gnd),
	.datac(\arithmetic_logic_unit|Reg3[10]~14_combout ),
	.datad(\arithmetic_logic_unit|ShiftLeft0~10_combout ),
	.cin(gnd),
	.combout(\arithmetic_logic_unit|ShiftLeft0~11_combout ),
	.cout());
// synopsys translate_off
defparam \arithmetic_logic_unit|ShiftLeft0~11 .lut_mask = 16'h5000;
defparam \arithmetic_logic_unit|ShiftLeft0~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y25_N30
cycloneive_lcell_comb \arithmetic_logic_unit|Mux5~2 (
// Equation(s):
// \arithmetic_logic_unit|Mux5~2_combout  = (\arithmetic_logic_unit|Reg3[10]~42_combout  & ((\s_bus[14]~165_combout ) # ((!\arithmetic_logic_unit|Mux5~1_combout  & \arithmetic_logic_unit|ShiftLeft0~11_combout )))) # 
// (!\arithmetic_logic_unit|Reg3[10]~42_combout  & (((\arithmetic_logic_unit|Mux5~1_combout ))))

	.dataa(\arithmetic_logic_unit|Reg3[10]~42_combout ),
	.datab(\s_bus[14]~165_combout ),
	.datac(\arithmetic_logic_unit|Mux5~1_combout ),
	.datad(\arithmetic_logic_unit|ShiftLeft0~11_combout ),
	.cin(gnd),
	.combout(\arithmetic_logic_unit|Mux5~2_combout ),
	.cout());
// synopsys translate_off
defparam \arithmetic_logic_unit|Mux5~2 .lut_mask = 16'hDAD8;
defparam \arithmetic_logic_unit|Mux5~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y19_N16
cycloneive_lcell_comb \reg_file[8][13]~feeder (
// Equation(s):
// \reg_file[8][13]~feeder_combout  = \reg_file~34_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\reg_file~34_combout ),
	.cin(gnd),
	.combout(\reg_file[8][13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file[8][13]~feeder .lut_mask = 16'hFF00;
defparam \reg_file[8][13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y19_N17
dffeas \reg_file[8][13] (
	.clk(!\Clock~clkctrl_outclk ),
	.d(\reg_file[8][13]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file[8][8]~69_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file[8][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file[8][13] .is_wysiwyg = "true";
defparam \reg_file[8][13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y19_N16
cycloneive_lcell_comb \reg_file[10][13]~feeder (
// Equation(s):
// \reg_file[10][13]~feeder_combout  = \reg_file~34_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\reg_file~34_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg_file[10][13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file[10][13]~feeder .lut_mask = 16'hF0F0;
defparam \reg_file[10][13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y19_N17
dffeas \reg_file[10][13] (
	.clk(!\Clock~clkctrl_outclk ),
	.d(\reg_file[10][13]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file[10][8]~67_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file[10][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file[10][13] .is_wysiwyg = "true";
defparam \reg_file[10][13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y19_N8
cycloneive_lcell_comb \reg_file[0][13]~feeder (
// Equation(s):
// \reg_file[0][13]~feeder_combout  = \reg_file~34_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\reg_file~34_combout ),
	.cin(gnd),
	.combout(\reg_file[0][13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file[0][13]~feeder .lut_mask = 16'hFF00;
defparam \reg_file[0][13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y19_N9
dffeas \reg_file[0][13] (
	.clk(!\Clock~clkctrl_outclk ),
	.d(\reg_file[0][13]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file[0][8]~61_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file[0][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file[0][13] .is_wysiwyg = "true";
defparam \reg_file[0][13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y19_N30
cycloneive_lcell_comb \reg_file[2][13]~feeder (
// Equation(s):
// \reg_file[2][13]~feeder_combout  = \reg_file~34_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\reg_file~34_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg_file[2][13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file[2][13]~feeder .lut_mask = 16'hF0F0;
defparam \reg_file[2][13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y19_N31
dffeas \reg_file[2][13] (
	.clk(!\Clock~clkctrl_outclk ),
	.d(\reg_file[2][13]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file[2][8]~59_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file[2][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file[2][13] .is_wysiwyg = "true";
defparam \reg_file[2][13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y19_N14
cycloneive_lcell_comb \s_bus[13]~148 (
// Equation(s):
// \s_bus[13]~148_combout  = (\ctrl_unit|alu_rnum_src [1] & (((\reg_file[2][13]~q ) # (\ctrl_unit|alu_rnum_src [3])))) # (!\ctrl_unit|alu_rnum_src [1] & (\reg_file[0][13]~q  & ((!\ctrl_unit|alu_rnum_src [3]))))

	.dataa(\ctrl_unit|alu_rnum_src [1]),
	.datab(\reg_file[0][13]~q ),
	.datac(\reg_file[2][13]~q ),
	.datad(\ctrl_unit|alu_rnum_src [3]),
	.cin(gnd),
	.combout(\s_bus[13]~148_combout ),
	.cout());
// synopsys translate_off
defparam \s_bus[13]~148 .lut_mask = 16'hAAE4;
defparam \s_bus[13]~148 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y19_N12
cycloneive_lcell_comb \s_bus[13]~149 (
// Equation(s):
// \s_bus[13]~149_combout  = (\ctrl_unit|alu_rnum_src [3] & ((\s_bus[13]~148_combout  & ((\reg_file[10][13]~q ))) # (!\s_bus[13]~148_combout  & (\reg_file[8][13]~q )))) # (!\ctrl_unit|alu_rnum_src [3] & (((\s_bus[13]~148_combout ))))

	.dataa(\reg_file[8][13]~q ),
	.datab(\reg_file[10][13]~q ),
	.datac(\ctrl_unit|alu_rnum_src [3]),
	.datad(\s_bus[13]~148_combout ),
	.cin(gnd),
	.combout(\s_bus[13]~149_combout ),
	.cout());
// synopsys translate_off
defparam \s_bus[13]~149 .lut_mask = 16'hCFA0;
defparam \s_bus[13]~149 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y19_N12
cycloneive_lcell_comb \reg_file[11][13]~feeder (
// Equation(s):
// \reg_file[11][13]~feeder_combout  = \reg_file~34_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\reg_file~34_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg_file[11][13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file[11][13]~feeder .lut_mask = 16'hF0F0;
defparam \reg_file[11][13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y19_N13
dffeas \reg_file[11][13] (
	.clk(!\Clock~clkctrl_outclk ),
	.d(\reg_file[11][13]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file[11][8]~70_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file[11][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file[11][13] .is_wysiwyg = "true";
defparam \reg_file[11][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y19_N23
dffeas \reg_file[9][13] (
	.clk(!\Clock~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg_file~34_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file[9][8]~68_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file[9][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file[9][13] .is_wysiwyg = "true";
defparam \reg_file[9][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y20_N31
dffeas \reg_file[3][13] (
	.clk(!\Clock~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg_file~34_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file[3][8]~62_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file[3][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file[3][13] .is_wysiwyg = "true";
defparam \reg_file[3][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y19_N11
dffeas \reg_file[1][13] (
	.clk(!\Clock~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg_file~34_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file[1][8]~60_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file[1][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file[1][13] .is_wysiwyg = "true";
defparam \reg_file[1][13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y19_N10
cycloneive_lcell_comb \s_bus[13]~146 (
// Equation(s):
// \s_bus[13]~146_combout  = (\ctrl_unit|alu_rnum_src [1] & ((\reg_file[3][13]~q ) # ((\ctrl_unit|alu_rnum_src [3])))) # (!\ctrl_unit|alu_rnum_src [1] & (((\reg_file[1][13]~q  & !\ctrl_unit|alu_rnum_src [3]))))

	.dataa(\ctrl_unit|alu_rnum_src [1]),
	.datab(\reg_file[3][13]~q ),
	.datac(\reg_file[1][13]~q ),
	.datad(\ctrl_unit|alu_rnum_src [3]),
	.cin(gnd),
	.combout(\s_bus[13]~146_combout ),
	.cout());
// synopsys translate_off
defparam \s_bus[13]~146 .lut_mask = 16'hAAD8;
defparam \s_bus[13]~146 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y19_N22
cycloneive_lcell_comb \s_bus[13]~147 (
// Equation(s):
// \s_bus[13]~147_combout  = (\ctrl_unit|alu_rnum_src [3] & ((\s_bus[13]~146_combout  & (\reg_file[11][13]~q )) # (!\s_bus[13]~146_combout  & ((\reg_file[9][13]~q ))))) # (!\ctrl_unit|alu_rnum_src [3] & (((\s_bus[13]~146_combout ))))

	.dataa(\reg_file[11][13]~q ),
	.datab(\ctrl_unit|alu_rnum_src [3]),
	.datac(\reg_file[9][13]~q ),
	.datad(\s_bus[13]~146_combout ),
	.cin(gnd),
	.combout(\s_bus[13]~147_combout ),
	.cout());
// synopsys translate_off
defparam \s_bus[13]~147 .lut_mask = 16'hBBC0;
defparam \s_bus[13]~147 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y19_N6
cycloneive_lcell_comb \s_bus[13]~150 (
// Equation(s):
// \s_bus[13]~150_combout  = (\ctrl_unit|alu_rnum_src [2] & (((\ctrl_unit|alu_rnum_src [0])))) # (!\ctrl_unit|alu_rnum_src [2] & ((\ctrl_unit|alu_rnum_src [0] & ((\s_bus[13]~147_combout ))) # (!\ctrl_unit|alu_rnum_src [0] & (\s_bus[13]~149_combout ))))

	.dataa(\s_bus[13]~149_combout ),
	.datab(\ctrl_unit|alu_rnum_src [2]),
	.datac(\ctrl_unit|alu_rnum_src [0]),
	.datad(\s_bus[13]~147_combout ),
	.cin(gnd),
	.combout(\s_bus[13]~150_combout ),
	.cout());
// synopsys translate_off
defparam \s_bus[13]~150 .lut_mask = 16'hF2C2;
defparam \s_bus[13]~150 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y19_N27
dffeas \reg_file[13][13] (
	.clk(!\Clock~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg_file~34_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file[13][8]~63_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file[13][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file[13][13] .is_wysiwyg = "true";
defparam \reg_file[13][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y21_N31
dffeas \reg_file[15][13] (
	.clk(!\Clock~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg_file~34_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file[15][8]~66_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file[15][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file[15][13] .is_wysiwyg = "true";
defparam \reg_file[15][13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y21_N24
cycloneive_lcell_comb \reg_file[5][13]~feeder (
// Equation(s):
// \reg_file[5][13]~feeder_combout  = \reg_file~34_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\reg_file~34_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg_file[5][13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file[5][13]~feeder .lut_mask = 16'hF0F0;
defparam \reg_file[5][13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y21_N25
dffeas \reg_file[5][13] (
	.clk(!\Clock~clkctrl_outclk ),
	.d(\reg_file[5][13]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file[5][8]~56_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file[5][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file[5][13] .is_wysiwyg = "true";
defparam \reg_file[5][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X69_Y19_N15
dffeas \reg_file[7][13] (
	.clk(!\Clock~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg_file~34_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file[7][15]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file[7][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file[7][13] .is_wysiwyg = "true";
defparam \reg_file[7][13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y21_N12
cycloneive_lcell_comb \s_bus[13]~151 (
// Equation(s):
// \s_bus[13]~151_combout  = (\ctrl_unit|alu_rnum_src [3] & (((\ctrl_unit|alu_rnum_src [1])))) # (!\ctrl_unit|alu_rnum_src [3] & ((\ctrl_unit|alu_rnum_src [1] & ((\reg_file[7][13]~q ))) # (!\ctrl_unit|alu_rnum_src [1] & (\reg_file[5][13]~q ))))

	.dataa(\ctrl_unit|alu_rnum_src [3]),
	.datab(\reg_file[5][13]~q ),
	.datac(\reg_file[7][13]~q ),
	.datad(\ctrl_unit|alu_rnum_src [1]),
	.cin(gnd),
	.combout(\s_bus[13]~151_combout ),
	.cout());
// synopsys translate_off
defparam \s_bus[13]~151 .lut_mask = 16'hFA44;
defparam \s_bus[13]~151 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y19_N20
cycloneive_lcell_comb \s_bus[13]~152 (
// Equation(s):
// \s_bus[13]~152_combout  = (\ctrl_unit|alu_rnum_src [3] & ((\s_bus[13]~151_combout  & ((\reg_file[15][13]~q ))) # (!\s_bus[13]~151_combout  & (\reg_file[13][13]~q )))) # (!\ctrl_unit|alu_rnum_src [3] & (((\s_bus[13]~151_combout ))))

	.dataa(\reg_file[13][13]~q ),
	.datab(\reg_file[15][13]~q ),
	.datac(\ctrl_unit|alu_rnum_src [3]),
	.datad(\s_bus[13]~151_combout ),
	.cin(gnd),
	.combout(\s_bus[13]~152_combout ),
	.cout());
// synopsys translate_off
defparam \s_bus[13]~152 .lut_mask = 16'hCFA0;
defparam \s_bus[13]~152 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y19_N24
cycloneive_lcell_comb \reg_file[14][13]~feeder (
// Equation(s):
// \reg_file[14][13]~feeder_combout  = \reg_file~34_combout 

	.dataa(gnd),
	.datab(\reg_file~34_combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg_file[14][13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file[14][13]~feeder .lut_mask = 16'hCCCC;
defparam \reg_file[14][13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y19_N25
dffeas \reg_file[14][13] (
	.clk(!\Clock~clkctrl_outclk ),
	.d(\reg_file[14][13]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file[14][8]~64_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file[14][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file[14][13] .is_wysiwyg = "true";
defparam \reg_file[14][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y20_N1
dffeas \reg_file[4][13] (
	.clk(!\Clock~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg_file~34_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file[4][8]~58_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file[4][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file[4][13] .is_wysiwyg = "true";
defparam \reg_file[4][13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y19_N30
cycloneive_lcell_comb \reg_file[6][13]~feeder (
// Equation(s):
// \reg_file[6][13]~feeder_combout  = \reg_file~34_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\reg_file~34_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg_file[6][13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file[6][13]~feeder .lut_mask = 16'hF0F0;
defparam \reg_file[6][13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y19_N31
dffeas \reg_file[6][13] (
	.clk(!\Clock~clkctrl_outclk ),
	.d(\reg_file[6][13]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file[6][8]~57_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file[6][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file[6][13] .is_wysiwyg = "true";
defparam \reg_file[6][13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y20_N0
cycloneive_lcell_comb \s_bus[13]~144 (
// Equation(s):
// \s_bus[13]~144_combout  = (\ctrl_unit|alu_rnum_src [1] & ((\ctrl_unit|alu_rnum_src [3]) # ((\reg_file[6][13]~q )))) # (!\ctrl_unit|alu_rnum_src [1] & (!\ctrl_unit|alu_rnum_src [3] & (\reg_file[4][13]~q )))

	.dataa(\ctrl_unit|alu_rnum_src [1]),
	.datab(\ctrl_unit|alu_rnum_src [3]),
	.datac(\reg_file[4][13]~q ),
	.datad(\reg_file[6][13]~q ),
	.cin(gnd),
	.combout(\s_bus[13]~144_combout ),
	.cout());
// synopsys translate_off
defparam \s_bus[13]~144 .lut_mask = 16'hBA98;
defparam \s_bus[13]~144 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y21_N20
cycloneive_lcell_comb \s_bus[13]~145 (
// Equation(s):
// \s_bus[13]~145_combout  = (\ctrl_unit|alu_rnum_src [3] & ((\s_bus[13]~144_combout  & (\reg_file[14][13]~q )) # (!\s_bus[13]~144_combout  & ((\reg_file[12][13]~q ))))) # (!\ctrl_unit|alu_rnum_src [3] & (((\s_bus[13]~144_combout ))))

	.dataa(\ctrl_unit|alu_rnum_src [3]),
	.datab(\reg_file[14][13]~q ),
	.datac(\reg_file[12][13]~q ),
	.datad(\s_bus[13]~144_combout ),
	.cin(gnd),
	.combout(\s_bus[13]~145_combout ),
	.cout());
// synopsys translate_off
defparam \s_bus[13]~145 .lut_mask = 16'hDDA0;
defparam \s_bus[13]~145 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y19_N20
cycloneive_lcell_comb \s_bus[13]~153 (
// Equation(s):
// \s_bus[13]~153_combout  = (\s_bus[13]~150_combout  & (((\s_bus[13]~152_combout )) # (!\ctrl_unit|alu_rnum_src [2]))) # (!\s_bus[13]~150_combout  & (\ctrl_unit|alu_rnum_src [2] & ((\s_bus[13]~145_combout ))))

	.dataa(\s_bus[13]~150_combout ),
	.datab(\ctrl_unit|alu_rnum_src [2]),
	.datac(\s_bus[13]~152_combout ),
	.datad(\s_bus[13]~145_combout ),
	.cin(gnd),
	.combout(\s_bus[13]~153_combout ),
	.cout());
// synopsys translate_off
defparam \s_bus[13]~153 .lut_mask = 16'hE6A2;
defparam \s_bus[13]~153 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y19_N22
cycloneive_lcell_comb \s_bus[13]~154 (
// Equation(s):
// \s_bus[13]~154_combout  = (\ctrl_unit|s_bus_ctrl~q ) # ((\ctrl_unit|alu_rnum_src [4] & (\reg_file[16][13]~q )) # (!\ctrl_unit|alu_rnum_src [4] & ((\s_bus[13]~153_combout ))))

	.dataa(\ctrl_unit|s_bus_ctrl~q ),
	.datab(\ctrl_unit|alu_rnum_src [4]),
	.datac(\reg_file[16][13]~q ),
	.datad(\s_bus[13]~153_combout ),
	.cin(gnd),
	.combout(\s_bus[13]~154_combout ),
	.cout());
// synopsys translate_off
defparam \s_bus[13]~154 .lut_mask = 16'hFBEA;
defparam \s_bus[13]~154 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y22_N30
cycloneive_lcell_comb \s_bus[12]~110 (
// Equation(s):
// \s_bus[12]~110_combout  = (\ctrl_unit|alu_rnum_src [0] & (((\reg_file[9][12]~q ) # (\ctrl_unit|alu_rnum_src [2])))) # (!\ctrl_unit|alu_rnum_src [0] & (\reg_file[8][12]~q  & ((!\ctrl_unit|alu_rnum_src [2]))))

	.dataa(\ctrl_unit|alu_rnum_src [0]),
	.datab(\reg_file[8][12]~q ),
	.datac(\reg_file[9][12]~q ),
	.datad(\ctrl_unit|alu_rnum_src [2]),
	.cin(gnd),
	.combout(\s_bus[12]~110_combout ),
	.cout());
// synopsys translate_off
defparam \s_bus[12]~110 .lut_mask = 16'hAAE4;
defparam \s_bus[12]~110 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y22_N8
cycloneive_lcell_comb \s_bus[12]~111 (
// Equation(s):
// \s_bus[12]~111_combout  = (\ctrl_unit|alu_rnum_src [2] & ((\s_bus[12]~110_combout  & ((\reg_file[13][12]~q ))) # (!\s_bus[12]~110_combout  & (\reg_file[12][12]~q )))) # (!\ctrl_unit|alu_rnum_src [2] & (((\s_bus[12]~110_combout ))))

	.dataa(\ctrl_unit|alu_rnum_src [2]),
	.datab(\reg_file[12][12]~q ),
	.datac(\s_bus[12]~110_combout ),
	.datad(\reg_file[13][12]~q ),
	.cin(gnd),
	.combout(\s_bus[12]~111_combout ),
	.cout());
// synopsys translate_off
defparam \s_bus[12]~111 .lut_mask = 16'hF858;
defparam \s_bus[12]~111 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y19_N24
cycloneive_lcell_comb \s_bus[12]~114 (
// Equation(s):
// \s_bus[12]~114_combout  = (\ctrl_unit|alu_rnum_src [0] & (((\reg_file[1][12]~q ) # (\ctrl_unit|alu_rnum_src [2])))) # (!\ctrl_unit|alu_rnum_src [0] & (\reg_file[0][12]~q  & ((!\ctrl_unit|alu_rnum_src [2]))))

	.dataa(\ctrl_unit|alu_rnum_src [0]),
	.datab(\reg_file[0][12]~q ),
	.datac(\reg_file[1][12]~q ),
	.datad(\ctrl_unit|alu_rnum_src [2]),
	.cin(gnd),
	.combout(\s_bus[12]~114_combout ),
	.cout());
// synopsys translate_off
defparam \s_bus[12]~114 .lut_mask = 16'hAAE4;
defparam \s_bus[12]~114 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y20_N26
cycloneive_lcell_comb \s_bus[12]~115 (
// Equation(s):
// \s_bus[12]~115_combout  = (\ctrl_unit|alu_rnum_src [2] & ((\s_bus[12]~114_combout  & (\reg_file[5][12]~q )) # (!\s_bus[12]~114_combout  & ((\reg_file[4][12]~q ))))) # (!\ctrl_unit|alu_rnum_src [2] & (((\s_bus[12]~114_combout ))))

	.dataa(\reg_file[5][12]~q ),
	.datab(\ctrl_unit|alu_rnum_src [2]),
	.datac(\reg_file[4][12]~q ),
	.datad(\s_bus[12]~114_combout ),
	.cin(gnd),
	.combout(\s_bus[12]~115_combout ),
	.cout());
// synopsys translate_off
defparam \s_bus[12]~115 .lut_mask = 16'hBBC0;
defparam \s_bus[12]~115 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y20_N2
cycloneive_lcell_comb \s_bus[12]~112 (
// Equation(s):
// \s_bus[12]~112_combout  = (\ctrl_unit|alu_rnum_src [0] & (((\reg_file[3][12]~q ) # (\ctrl_unit|alu_rnum_src [2])))) # (!\ctrl_unit|alu_rnum_src [0] & (\reg_file[2][12]~q  & ((!\ctrl_unit|alu_rnum_src [2]))))

	.dataa(\ctrl_unit|alu_rnum_src [0]),
	.datab(\reg_file[2][12]~q ),
	.datac(\reg_file[3][12]~q ),
	.datad(\ctrl_unit|alu_rnum_src [2]),
	.cin(gnd),
	.combout(\s_bus[12]~112_combout ),
	.cout());
// synopsys translate_off
defparam \s_bus[12]~112 .lut_mask = 16'hAAE4;
defparam \s_bus[12]~112 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y20_N2
cycloneive_lcell_comb \s_bus[12]~113 (
// Equation(s):
// \s_bus[12]~113_combout  = (\ctrl_unit|alu_rnum_src [2] & ((\s_bus[12]~112_combout  & (\reg_file[7][12]~q )) # (!\s_bus[12]~112_combout  & ((\reg_file[6][12]~q ))))) # (!\ctrl_unit|alu_rnum_src [2] & (((\s_bus[12]~112_combout ))))

	.dataa(\reg_file[7][12]~q ),
	.datab(\ctrl_unit|alu_rnum_src [2]),
	.datac(\reg_file[6][12]~q ),
	.datad(\s_bus[12]~112_combout ),
	.cin(gnd),
	.combout(\s_bus[12]~113_combout ),
	.cout());
// synopsys translate_off
defparam \s_bus[12]~113 .lut_mask = 16'hBBC0;
defparam \s_bus[12]~113 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y20_N14
cycloneive_lcell_comb \s_bus[12]~116 (
// Equation(s):
// \s_bus[12]~116_combout  = (\ctrl_unit|alu_rnum_src [1] & ((\ctrl_unit|alu_rnum_src [3]) # ((\s_bus[12]~113_combout )))) # (!\ctrl_unit|alu_rnum_src [1] & (!\ctrl_unit|alu_rnum_src [3] & (\s_bus[12]~115_combout )))

	.dataa(\ctrl_unit|alu_rnum_src [1]),
	.datab(\ctrl_unit|alu_rnum_src [3]),
	.datac(\s_bus[12]~115_combout ),
	.datad(\s_bus[12]~113_combout ),
	.cin(gnd),
	.combout(\s_bus[12]~116_combout ),
	.cout());
// synopsys translate_off
defparam \s_bus[12]~116 .lut_mask = 16'hBA98;
defparam \s_bus[12]~116 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y22_N8
cycloneive_lcell_comb \s_bus[12]~117 (
// Equation(s):
// \s_bus[12]~117_combout  = (\ctrl_unit|alu_rnum_src [2] & (\ctrl_unit|alu_rnum_src [0])) # (!\ctrl_unit|alu_rnum_src [2] & ((\ctrl_unit|alu_rnum_src [0] & ((\reg_file[11][12]~q ))) # (!\ctrl_unit|alu_rnum_src [0] & (\reg_file[10][12]~q ))))

	.dataa(\ctrl_unit|alu_rnum_src [2]),
	.datab(\ctrl_unit|alu_rnum_src [0]),
	.datac(\reg_file[10][12]~q ),
	.datad(\reg_file[11][12]~q ),
	.cin(gnd),
	.combout(\s_bus[12]~117_combout ),
	.cout());
// synopsys translate_off
defparam \s_bus[12]~117 .lut_mask = 16'hDC98;
defparam \s_bus[12]~117 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y21_N24
cycloneive_lcell_comb \s_bus[12]~118 (
// Equation(s):
// \s_bus[12]~118_combout  = (\ctrl_unit|alu_rnum_src [2] & ((\s_bus[12]~117_combout  & (\reg_file[15][12]~q )) # (!\s_bus[12]~117_combout  & ((\reg_file[14][12]~q ))))) # (!\ctrl_unit|alu_rnum_src [2] & (((\s_bus[12]~117_combout ))))

	.dataa(\ctrl_unit|alu_rnum_src [2]),
	.datab(\reg_file[15][12]~q ),
	.datac(\reg_file[14][12]~q ),
	.datad(\s_bus[12]~117_combout ),
	.cin(gnd),
	.combout(\s_bus[12]~118_combout ),
	.cout());
// synopsys translate_off
defparam \s_bus[12]~118 .lut_mask = 16'hDDA0;
defparam \s_bus[12]~118 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y20_N20
cycloneive_lcell_comb \s_bus[12]~119 (
// Equation(s):
// \s_bus[12]~119_combout  = (\ctrl_unit|alu_rnum_src [3] & ((\s_bus[12]~116_combout  & ((\s_bus[12]~118_combout ))) # (!\s_bus[12]~116_combout  & (\s_bus[12]~111_combout )))) # (!\ctrl_unit|alu_rnum_src [3] & (((\s_bus[12]~116_combout ))))

	.dataa(\s_bus[12]~111_combout ),
	.datab(\ctrl_unit|alu_rnum_src [3]),
	.datac(\s_bus[12]~116_combout ),
	.datad(\s_bus[12]~118_combout ),
	.cin(gnd),
	.combout(\s_bus[12]~119_combout ),
	.cout());
// synopsys translate_off
defparam \s_bus[12]~119 .lut_mask = 16'hF838;
defparam \s_bus[12]~119 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y20_N26
cycloneive_lcell_comb \s_bus[12]~120 (
// Equation(s):
// \s_bus[12]~120_combout  = (\ctrl_unit|s_bus_ctrl~q ) # ((\ctrl_unit|alu_rnum_src [4] & (\reg_file[16][12]~q )) # (!\ctrl_unit|alu_rnum_src [4] & ((\s_bus[12]~119_combout ))))

	.dataa(\ctrl_unit|s_bus_ctrl~q ),
	.datab(\reg_file[16][12]~q ),
	.datac(\ctrl_unit|alu_rnum_src [4]),
	.datad(\s_bus[12]~119_combout ),
	.cin(gnd),
	.combout(\s_bus[12]~120_combout ),
	.cout());
// synopsys translate_off
defparam \s_bus[12]~120 .lut_mask = 16'hEFEA;
defparam \s_bus[12]~120 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y21_N18
cycloneive_lcell_comb \s_bus[11]~128 (
// Equation(s):
// \s_bus[11]~128_combout  = (\ctrl_unit|alu_rnum_src [3] & (((\ctrl_unit|alu_rnum_src [1])))) # (!\ctrl_unit|alu_rnum_src [3] & ((\ctrl_unit|alu_rnum_src [1] & ((\reg_file[7][11]~q ))) # (!\ctrl_unit|alu_rnum_src [1] & (\reg_file[5][11]~q ))))

	.dataa(\reg_file[5][11]~q ),
	.datab(\reg_file[7][11]~q ),
	.datac(\ctrl_unit|alu_rnum_src [3]),
	.datad(\ctrl_unit|alu_rnum_src [1]),
	.cin(gnd),
	.combout(\s_bus[11]~128_combout ),
	.cout());
// synopsys translate_off
defparam \s_bus[11]~128 .lut_mask = 16'hFC0A;
defparam \s_bus[11]~128 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y21_N4
cycloneive_lcell_comb \s_bus[11]~129 (
// Equation(s):
// \s_bus[11]~129_combout  = (\ctrl_unit|alu_rnum_src [3] & ((\s_bus[11]~128_combout  & (\reg_file[15][11]~q )) # (!\s_bus[11]~128_combout  & ((\reg_file[13][11]~q ))))) # (!\ctrl_unit|alu_rnum_src [3] & (((\s_bus[11]~128_combout ))))

	.dataa(\ctrl_unit|alu_rnum_src [3]),
	.datab(\reg_file[15][11]~q ),
	.datac(\reg_file[13][11]~q ),
	.datad(\s_bus[11]~128_combout ),
	.cin(gnd),
	.combout(\s_bus[11]~129_combout ),
	.cout());
// synopsys translate_off
defparam \s_bus[11]~129 .lut_mask = 16'hDDA0;
defparam \s_bus[11]~129 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y19_N20
cycloneive_lcell_comb \s_bus[11]~123 (
// Equation(s):
// \s_bus[11]~123_combout  = (\ctrl_unit|alu_rnum_src [1] & (((\reg_file[3][11]~q ) # (\ctrl_unit|alu_rnum_src [3])))) # (!\ctrl_unit|alu_rnum_src [1] & (\reg_file[1][11]~q  & ((!\ctrl_unit|alu_rnum_src [3]))))

	.dataa(\reg_file[1][11]~q ),
	.datab(\reg_file[3][11]~q ),
	.datac(\ctrl_unit|alu_rnum_src [1]),
	.datad(\ctrl_unit|alu_rnum_src [3]),
	.cin(gnd),
	.combout(\s_bus[11]~123_combout ),
	.cout());
// synopsys translate_off
defparam \s_bus[11]~123 .lut_mask = 16'hF0CA;
defparam \s_bus[11]~123 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y19_N30
cycloneive_lcell_comb \s_bus[11]~124 (
// Equation(s):
// \s_bus[11]~124_combout  = (\ctrl_unit|alu_rnum_src [3] & ((\s_bus[11]~123_combout  & ((\reg_file[11][11]~q ))) # (!\s_bus[11]~123_combout  & (\reg_file[9][11]~q )))) # (!\ctrl_unit|alu_rnum_src [3] & (((\s_bus[11]~123_combout ))))

	.dataa(\reg_file[9][11]~q ),
	.datab(\ctrl_unit|alu_rnum_src [3]),
	.datac(\reg_file[11][11]~q ),
	.datad(\s_bus[11]~123_combout ),
	.cin(gnd),
	.combout(\s_bus[11]~124_combout ),
	.cout());
// synopsys translate_off
defparam \s_bus[11]~124 .lut_mask = 16'hF388;
defparam \s_bus[11]~124 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y20_N28
cycloneive_lcell_comb \s_bus[11]~125 (
// Equation(s):
// \s_bus[11]~125_combout  = (\ctrl_unit|alu_rnum_src [3] & (((\ctrl_unit|alu_rnum_src [1])))) # (!\ctrl_unit|alu_rnum_src [3] & ((\ctrl_unit|alu_rnum_src [1] & (\reg_file[2][11]~q )) # (!\ctrl_unit|alu_rnum_src [1] & ((\reg_file[0][11]~q )))))

	.dataa(\reg_file[2][11]~q ),
	.datab(\ctrl_unit|alu_rnum_src [3]),
	.datac(\ctrl_unit|alu_rnum_src [1]),
	.datad(\reg_file[0][11]~q ),
	.cin(gnd),
	.combout(\s_bus[11]~125_combout ),
	.cout());
// synopsys translate_off
defparam \s_bus[11]~125 .lut_mask = 16'hE3E0;
defparam \s_bus[11]~125 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y18_N18
cycloneive_lcell_comb \s_bus[11]~126 (
// Equation(s):
// \s_bus[11]~126_combout  = (\ctrl_unit|alu_rnum_src [3] & ((\s_bus[11]~125_combout  & (\reg_file[10][11]~q )) # (!\s_bus[11]~125_combout  & ((\reg_file[8][11]~q ))))) # (!\ctrl_unit|alu_rnum_src [3] & (((\s_bus[11]~125_combout ))))

	.dataa(\reg_file[10][11]~q ),
	.datab(\ctrl_unit|alu_rnum_src [3]),
	.datac(\reg_file[8][11]~q ),
	.datad(\s_bus[11]~125_combout ),
	.cin(gnd),
	.combout(\s_bus[11]~126_combout ),
	.cout());
// synopsys translate_off
defparam \s_bus[11]~126 .lut_mask = 16'hBBC0;
defparam \s_bus[11]~126 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y18_N4
cycloneive_lcell_comb \s_bus[11]~127 (
// Equation(s):
// \s_bus[11]~127_combout  = (\ctrl_unit|alu_rnum_src [2] & (\ctrl_unit|alu_rnum_src [0])) # (!\ctrl_unit|alu_rnum_src [2] & ((\ctrl_unit|alu_rnum_src [0] & (\s_bus[11]~124_combout )) # (!\ctrl_unit|alu_rnum_src [0] & ((\s_bus[11]~126_combout )))))

	.dataa(\ctrl_unit|alu_rnum_src [2]),
	.datab(\ctrl_unit|alu_rnum_src [0]),
	.datac(\s_bus[11]~124_combout ),
	.datad(\s_bus[11]~126_combout ),
	.cin(gnd),
	.combout(\s_bus[11]~127_combout ),
	.cout());
// synopsys translate_off
defparam \s_bus[11]~127 .lut_mask = 16'hD9C8;
defparam \s_bus[11]~127 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y20_N10
cycloneive_lcell_comb \s_bus[11]~121 (
// Equation(s):
// \s_bus[11]~121_combout  = (\ctrl_unit|alu_rnum_src [1] & (((\reg_file[6][11]~q ) # (\ctrl_unit|alu_rnum_src [3])))) # (!\ctrl_unit|alu_rnum_src [1] & (\reg_file[4][11]~q  & ((!\ctrl_unit|alu_rnum_src [3]))))

	.dataa(\ctrl_unit|alu_rnum_src [1]),
	.datab(\reg_file[4][11]~q ),
	.datac(\reg_file[6][11]~q ),
	.datad(\ctrl_unit|alu_rnum_src [3]),
	.cin(gnd),
	.combout(\s_bus[11]~121_combout ),
	.cout());
// synopsys translate_off
defparam \s_bus[11]~121 .lut_mask = 16'hAAE4;
defparam \s_bus[11]~121 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y21_N28
cycloneive_lcell_comb \s_bus[11]~122 (
// Equation(s):
// \s_bus[11]~122_combout  = (\ctrl_unit|alu_rnum_src [3] & ((\s_bus[11]~121_combout  & ((\reg_file[14][11]~q ))) # (!\s_bus[11]~121_combout  & (\reg_file[12][11]~q )))) # (!\ctrl_unit|alu_rnum_src [3] & (((\s_bus[11]~121_combout ))))

	.dataa(\ctrl_unit|alu_rnum_src [3]),
	.datab(\reg_file[12][11]~q ),
	.datac(\reg_file[14][11]~q ),
	.datad(\s_bus[11]~121_combout ),
	.cin(gnd),
	.combout(\s_bus[11]~122_combout ),
	.cout());
// synopsys translate_off
defparam \s_bus[11]~122 .lut_mask = 16'hF588;
defparam \s_bus[11]~122 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y18_N10
cycloneive_lcell_comb \s_bus[11]~130 (
// Equation(s):
// \s_bus[11]~130_combout  = (\ctrl_unit|alu_rnum_src [2] & ((\s_bus[11]~127_combout  & (\s_bus[11]~129_combout )) # (!\s_bus[11]~127_combout  & ((\s_bus[11]~122_combout ))))) # (!\ctrl_unit|alu_rnum_src [2] & (((\s_bus[11]~127_combout ))))

	.dataa(\s_bus[11]~129_combout ),
	.datab(\ctrl_unit|alu_rnum_src [2]),
	.datac(\s_bus[11]~127_combout ),
	.datad(\s_bus[11]~122_combout ),
	.cin(gnd),
	.combout(\s_bus[11]~130_combout ),
	.cout());
// synopsys translate_off
defparam \s_bus[11]~130 .lut_mask = 16'hBCB0;
defparam \s_bus[11]~130 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y18_N8
cycloneive_lcell_comb \s_bus[11]~131 (
// Equation(s):
// \s_bus[11]~131_combout  = (\ctrl_unit|s_bus_ctrl~q ) # ((\ctrl_unit|alu_rnum_src [4] & (\reg_file[16][11]~q )) # (!\ctrl_unit|alu_rnum_src [4] & ((\s_bus[11]~130_combout ))))

	.dataa(\ctrl_unit|s_bus_ctrl~q ),
	.datab(\reg_file[16][11]~q ),
	.datac(\ctrl_unit|alu_rnum_src [4]),
	.datad(\s_bus[11]~130_combout ),
	.cin(gnd),
	.combout(\s_bus[11]~131_combout ),
	.cout());
// synopsys translate_off
defparam \s_bus[11]~131 .lut_mask = 16'hEFEA;
defparam \s_bus[11]~131 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y22_N10
cycloneive_lcell_comb \s_bus[10]~139 (
// Equation(s):
// \s_bus[10]~139_combout  = (\ctrl_unit|alu_rnum_src [2] & ((\reg_file[14][10]~q ) # ((\ctrl_unit|alu_rnum_src [0])))) # (!\ctrl_unit|alu_rnum_src [2] & (((\reg_file[10][10]~q  & !\ctrl_unit|alu_rnum_src [0]))))

	.dataa(\ctrl_unit|alu_rnum_src [2]),
	.datab(\reg_file[14][10]~q ),
	.datac(\reg_file[10][10]~q ),
	.datad(\ctrl_unit|alu_rnum_src [0]),
	.cin(gnd),
	.combout(\s_bus[10]~139_combout ),
	.cout());
// synopsys translate_off
defparam \s_bus[10]~139 .lut_mask = 16'hAAD8;
defparam \s_bus[10]~139 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y23_N22
cycloneive_lcell_comb \s_bus[10]~140 (
// Equation(s):
// \s_bus[10]~140_combout  = (\s_bus[10]~139_combout  & ((\reg_file[15][10]~q ) # ((!\ctrl_unit|alu_rnum_src [0])))) # (!\s_bus[10]~139_combout  & (((\reg_file[11][10]~q  & \ctrl_unit|alu_rnum_src [0]))))

	.dataa(\reg_file[15][10]~q ),
	.datab(\reg_file[11][10]~q ),
	.datac(\s_bus[10]~139_combout ),
	.datad(\ctrl_unit|alu_rnum_src [0]),
	.cin(gnd),
	.combout(\s_bus[10]~140_combout ),
	.cout());
// synopsys translate_off
defparam \s_bus[10]~140 .lut_mask = 16'hACF0;
defparam \s_bus[10]~140 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y22_N2
cycloneive_lcell_comb \s_bus[10]~134 (
// Equation(s):
// \s_bus[10]~134_combout  = (\ctrl_unit|alu_rnum_src [0] & (((\reg_file[9][10]~q ) # (\ctrl_unit|alu_rnum_src [2])))) # (!\ctrl_unit|alu_rnum_src [0] & (\reg_file[8][10]~q  & ((!\ctrl_unit|alu_rnum_src [2]))))

	.dataa(\ctrl_unit|alu_rnum_src [0]),
	.datab(\reg_file[8][10]~q ),
	.datac(\reg_file[9][10]~q ),
	.datad(\ctrl_unit|alu_rnum_src [2]),
	.cin(gnd),
	.combout(\s_bus[10]~134_combout ),
	.cout());
// synopsys translate_off
defparam \s_bus[10]~134 .lut_mask = 16'hAAE4;
defparam \s_bus[10]~134 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y22_N0
cycloneive_lcell_comb \s_bus[10]~135 (
// Equation(s):
// \s_bus[10]~135_combout  = (\ctrl_unit|alu_rnum_src [2] & ((\s_bus[10]~134_combout  & ((\reg_file[13][10]~q ))) # (!\s_bus[10]~134_combout  & (\reg_file[12][10]~q )))) # (!\ctrl_unit|alu_rnum_src [2] & (((\s_bus[10]~134_combout ))))

	.dataa(\ctrl_unit|alu_rnum_src [2]),
	.datab(\reg_file[12][10]~q ),
	.datac(\reg_file[13][10]~q ),
	.datad(\s_bus[10]~134_combout ),
	.cin(gnd),
	.combout(\s_bus[10]~135_combout ),
	.cout());
// synopsys translate_off
defparam \s_bus[10]~135 .lut_mask = 16'hF588;
defparam \s_bus[10]~135 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y19_N14
cycloneive_lcell_comb \s_bus[10]~136 (
// Equation(s):
// \s_bus[10]~136_combout  = (\ctrl_unit|alu_rnum_src [0] & (((\reg_file[1][10]~q ) # (\ctrl_unit|alu_rnum_src [2])))) # (!\ctrl_unit|alu_rnum_src [0] & (\reg_file[0][10]~q  & ((!\ctrl_unit|alu_rnum_src [2]))))

	.dataa(\reg_file[0][10]~q ),
	.datab(\reg_file[1][10]~q ),
	.datac(\ctrl_unit|alu_rnum_src [0]),
	.datad(\ctrl_unit|alu_rnum_src [2]),
	.cin(gnd),
	.combout(\s_bus[10]~136_combout ),
	.cout());
// synopsys translate_off
defparam \s_bus[10]~136 .lut_mask = 16'hF0CA;
defparam \s_bus[10]~136 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y23_N18
cycloneive_lcell_comb \s_bus[10]~137 (
// Equation(s):
// \s_bus[10]~137_combout  = (\ctrl_unit|alu_rnum_src [2] & ((\s_bus[10]~136_combout  & (\reg_file[5][10]~q )) # (!\s_bus[10]~136_combout  & ((\reg_file[4][10]~q ))))) # (!\ctrl_unit|alu_rnum_src [2] & (((\s_bus[10]~136_combout ))))

	.dataa(\ctrl_unit|alu_rnum_src [2]),
	.datab(\reg_file[5][10]~q ),
	.datac(\reg_file[4][10]~q ),
	.datad(\s_bus[10]~136_combout ),
	.cin(gnd),
	.combout(\s_bus[10]~137_combout ),
	.cout());
// synopsys translate_off
defparam \s_bus[10]~137 .lut_mask = 16'hDDA0;
defparam \s_bus[10]~137 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y23_N8
cycloneive_lcell_comb \s_bus[10]~138 (
// Equation(s):
// \s_bus[10]~138_combout  = (\ctrl_unit|alu_rnum_src [1] & (((\ctrl_unit|alu_rnum_src [3])))) # (!\ctrl_unit|alu_rnum_src [1] & ((\ctrl_unit|alu_rnum_src [3] & (\s_bus[10]~135_combout )) # (!\ctrl_unit|alu_rnum_src [3] & ((\s_bus[10]~137_combout )))))

	.dataa(\ctrl_unit|alu_rnum_src [1]),
	.datab(\s_bus[10]~135_combout ),
	.datac(\ctrl_unit|alu_rnum_src [3]),
	.datad(\s_bus[10]~137_combout ),
	.cin(gnd),
	.combout(\s_bus[10]~138_combout ),
	.cout());
// synopsys translate_off
defparam \s_bus[10]~138 .lut_mask = 16'hE5E0;
defparam \s_bus[10]~138 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y20_N26
cycloneive_lcell_comb \s_bus[10]~132 (
// Equation(s):
// \s_bus[10]~132_combout  = (\ctrl_unit|alu_rnum_src [0] & (((\reg_file[3][10]~q ) # (\ctrl_unit|alu_rnum_src [2])))) # (!\ctrl_unit|alu_rnum_src [0] & (\reg_file[2][10]~q  & ((!\ctrl_unit|alu_rnum_src [2]))))

	.dataa(\reg_file[2][10]~q ),
	.datab(\reg_file[3][10]~q ),
	.datac(\ctrl_unit|alu_rnum_src [0]),
	.datad(\ctrl_unit|alu_rnum_src [2]),
	.cin(gnd),
	.combout(\s_bus[10]~132_combout ),
	.cout());
// synopsys translate_off
defparam \s_bus[10]~132 .lut_mask = 16'hF0CA;
defparam \s_bus[10]~132 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y20_N18
cycloneive_lcell_comb \s_bus[10]~133 (
// Equation(s):
// \s_bus[10]~133_combout  = (\ctrl_unit|alu_rnum_src [2] & ((\s_bus[10]~132_combout  & (\reg_file[7][10]~q )) # (!\s_bus[10]~132_combout  & ((\reg_file[6][10]~q ))))) # (!\ctrl_unit|alu_rnum_src [2] & (((\s_bus[10]~132_combout ))))

	.dataa(\ctrl_unit|alu_rnum_src [2]),
	.datab(\reg_file[7][10]~q ),
	.datac(\reg_file[6][10]~q ),
	.datad(\s_bus[10]~132_combout ),
	.cin(gnd),
	.combout(\s_bus[10]~133_combout ),
	.cout());
// synopsys translate_off
defparam \s_bus[10]~133 .lut_mask = 16'hDDA0;
defparam \s_bus[10]~133 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y23_N28
cycloneive_lcell_comb \s_bus[10]~141 (
// Equation(s):
// \s_bus[10]~141_combout  = (\ctrl_unit|alu_rnum_src [1] & ((\s_bus[10]~138_combout  & (\s_bus[10]~140_combout )) # (!\s_bus[10]~138_combout  & ((\s_bus[10]~133_combout ))))) # (!\ctrl_unit|alu_rnum_src [1] & (((\s_bus[10]~138_combout ))))

	.dataa(\s_bus[10]~140_combout ),
	.datab(\ctrl_unit|alu_rnum_src [1]),
	.datac(\s_bus[10]~138_combout ),
	.datad(\s_bus[10]~133_combout ),
	.cin(gnd),
	.combout(\s_bus[10]~141_combout ),
	.cout());
// synopsys translate_off
defparam \s_bus[10]~141 .lut_mask = 16'hBCB0;
defparam \s_bus[10]~141 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y23_N6
cycloneive_lcell_comb \s_bus[10]~142 (
// Equation(s):
// \s_bus[10]~142_combout  = (\ctrl_unit|s_bus_ctrl~q ) # ((\ctrl_unit|alu_rnum_src [4] & (\reg_file[16][10]~q )) # (!\ctrl_unit|alu_rnum_src [4] & ((\s_bus[10]~141_combout ))))

	.dataa(\ctrl_unit|s_bus_ctrl~q ),
	.datab(\ctrl_unit|alu_rnum_src [4]),
	.datac(\reg_file[16][10]~q ),
	.datad(\s_bus[10]~141_combout ),
	.cin(gnd),
	.combout(\s_bus[10]~142_combout ),
	.cout());
// synopsys translate_off
defparam \s_bus[10]~142 .lut_mask = 16'hFBEA;
defparam \s_bus[10]~142 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y23_N24
cycloneive_lcell_comb \Mux41~0 (
// Equation(s):
// \Mux41~0_combout  = (\ctrl_unit|alu_rnum_dst [1] & (((\ctrl_unit|alu_rnum_dst [0]) # (\reg_file[10][6]~q )))) # (!\ctrl_unit|alu_rnum_dst [1] & (\reg_file[8][6]~q  & (!\ctrl_unit|alu_rnum_dst [0])))

	.dataa(\reg_file[8][6]~q ),
	.datab(\ctrl_unit|alu_rnum_dst [1]),
	.datac(\ctrl_unit|alu_rnum_dst [0]),
	.datad(\reg_file[10][6]~q ),
	.cin(gnd),
	.combout(\Mux41~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux41~0 .lut_mask = 16'hCEC2;
defparam \Mux41~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y23_N30
cycloneive_lcell_comb \Mux41~1 (
// Equation(s):
// \Mux41~1_combout  = (\ctrl_unit|alu_rnum_dst [0] & ((\Mux41~0_combout  & (\reg_file[11][6]~q )) # (!\Mux41~0_combout  & ((\reg_file[9][6]~q ))))) # (!\ctrl_unit|alu_rnum_dst [0] & (((\Mux41~0_combout ))))

	.dataa(\reg_file[11][6]~q ),
	.datab(\reg_file[9][6]~q ),
	.datac(\ctrl_unit|alu_rnum_dst [0]),
	.datad(\Mux41~0_combout ),
	.cin(gnd),
	.combout(\Mux41~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux41~1 .lut_mask = 16'hAFC0;
defparam \Mux41~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y23_N12
cycloneive_lcell_comb \Mux41~4 (
// Equation(s):
// \Mux41~4_combout  = (\ctrl_unit|alu_rnum_dst [0] & (((\ctrl_unit|alu_rnum_dst [1])))) # (!\ctrl_unit|alu_rnum_dst [0] & ((\ctrl_unit|alu_rnum_dst [1] & ((\reg_file[2][6]~q ))) # (!\ctrl_unit|alu_rnum_dst [1] & (\reg_file[0][6]~q ))))

	.dataa(\reg_file[0][6]~q ),
	.datab(\reg_file[2][6]~q ),
	.datac(\ctrl_unit|alu_rnum_dst [0]),
	.datad(\ctrl_unit|alu_rnum_dst [1]),
	.cin(gnd),
	.combout(\Mux41~4_combout ),
	.cout());
// synopsys translate_off
defparam \Mux41~4 .lut_mask = 16'hFC0A;
defparam \Mux41~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y23_N6
cycloneive_lcell_comb \Mux41~5 (
// Equation(s):
// \Mux41~5_combout  = (\ctrl_unit|alu_rnum_dst [0] & ((\Mux41~4_combout  & ((\reg_file[3][6]~q ))) # (!\Mux41~4_combout  & (\reg_file[1][6]~q )))) # (!\ctrl_unit|alu_rnum_dst [0] & (((\Mux41~4_combout ))))

	.dataa(\reg_file[1][6]~q ),
	.datab(\reg_file[3][6]~q ),
	.datac(\ctrl_unit|alu_rnum_dst [0]),
	.datad(\Mux41~4_combout ),
	.cin(gnd),
	.combout(\Mux41~5_combout ),
	.cout());
// synopsys translate_off
defparam \Mux41~5 .lut_mask = 16'hCFA0;
defparam \Mux41~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y23_N0
cycloneive_lcell_comb \Mux41~2 (
// Equation(s):
// \Mux41~2_combout  = (\ctrl_unit|alu_rnum_dst [1] & (((\ctrl_unit|alu_rnum_dst [0])))) # (!\ctrl_unit|alu_rnum_dst [1] & ((\ctrl_unit|alu_rnum_dst [0] & ((\reg_file[5][6]~q ))) # (!\ctrl_unit|alu_rnum_dst [0] & (\reg_file[4][6]~q ))))

	.dataa(\reg_file[4][6]~q ),
	.datab(\ctrl_unit|alu_rnum_dst [1]),
	.datac(\ctrl_unit|alu_rnum_dst [0]),
	.datad(\reg_file[5][6]~q ),
	.cin(gnd),
	.combout(\Mux41~2_combout ),
	.cout());
// synopsys translate_off
defparam \Mux41~2 .lut_mask = 16'hF2C2;
defparam \Mux41~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y23_N14
cycloneive_lcell_comb \Mux41~3 (
// Equation(s):
// \Mux41~3_combout  = (\ctrl_unit|alu_rnum_dst [1] & ((\Mux41~2_combout  & (\reg_file[7][6]~q )) # (!\Mux41~2_combout  & ((\reg_file[6][6]~q ))))) # (!\ctrl_unit|alu_rnum_dst [1] & (((\Mux41~2_combout ))))

	.dataa(\ctrl_unit|alu_rnum_dst [1]),
	.datab(\reg_file[7][6]~q ),
	.datac(\reg_file[6][6]~q ),
	.datad(\Mux41~2_combout ),
	.cin(gnd),
	.combout(\Mux41~3_combout ),
	.cout());
// synopsys translate_off
defparam \Mux41~3 .lut_mask = 16'hDDA0;
defparam \Mux41~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y23_N28
cycloneive_lcell_comb \Mux41~6 (
// Equation(s):
// \Mux41~6_combout  = (\ctrl_unit|alu_rnum_dst [3] & (((\ctrl_unit|alu_rnum_dst [2])))) # (!\ctrl_unit|alu_rnum_dst [3] & ((\ctrl_unit|alu_rnum_dst [2] & ((\Mux41~3_combout ))) # (!\ctrl_unit|alu_rnum_dst [2] & (\Mux41~5_combout ))))

	.dataa(\Mux41~5_combout ),
	.datab(\Mux41~3_combout ),
	.datac(\ctrl_unit|alu_rnum_dst [3]),
	.datad(\ctrl_unit|alu_rnum_dst [2]),
	.cin(gnd),
	.combout(\Mux41~6_combout ),
	.cout());
// synopsys translate_off
defparam \Mux41~6 .lut_mask = 16'hFC0A;
defparam \Mux41~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y23_N8
cycloneive_lcell_comb \Mux41~7 (
// Equation(s):
// \Mux41~7_combout  = (\ctrl_unit|alu_rnum_dst [0] & (((\ctrl_unit|alu_rnum_dst [1]) # (\reg_file[13][6]~q )))) # (!\ctrl_unit|alu_rnum_dst [0] & (\reg_file[12][6]~q  & (!\ctrl_unit|alu_rnum_dst [1])))

	.dataa(\ctrl_unit|alu_rnum_dst [0]),
	.datab(\reg_file[12][6]~q ),
	.datac(\ctrl_unit|alu_rnum_dst [1]),
	.datad(\reg_file[13][6]~q ),
	.cin(gnd),
	.combout(\Mux41~7_combout ),
	.cout());
// synopsys translate_off
defparam \Mux41~7 .lut_mask = 16'hAEA4;
defparam \Mux41~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y23_N2
cycloneive_lcell_comb \Mux41~8 (
// Equation(s):
// \Mux41~8_combout  = (\ctrl_unit|alu_rnum_dst [1] & ((\Mux41~7_combout  & ((\reg_file[15][6]~q ))) # (!\Mux41~7_combout  & (\reg_file[14][6]~q )))) # (!\ctrl_unit|alu_rnum_dst [1] & (((\Mux41~7_combout ))))

	.dataa(\ctrl_unit|alu_rnum_dst [1]),
	.datab(\reg_file[14][6]~q ),
	.datac(\reg_file[15][6]~q ),
	.datad(\Mux41~7_combout ),
	.cin(gnd),
	.combout(\Mux41~8_combout ),
	.cout());
// synopsys translate_off
defparam \Mux41~8 .lut_mask = 16'hF588;
defparam \Mux41~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y23_N16
cycloneive_lcell_comb \Mux41~9 (
// Equation(s):
// \Mux41~9_combout  = (\Mux41~6_combout  & (((\Mux41~8_combout ) # (!\ctrl_unit|alu_rnum_dst [3])))) # (!\Mux41~6_combout  & (\Mux41~1_combout  & (\ctrl_unit|alu_rnum_dst [3])))

	.dataa(\Mux41~1_combout ),
	.datab(\Mux41~6_combout ),
	.datac(\ctrl_unit|alu_rnum_dst [3]),
	.datad(\Mux41~8_combout ),
	.cin(gnd),
	.combout(\Mux41~9_combout ),
	.cout());
// synopsys translate_off
defparam \Mux41~9 .lut_mask = 16'hEC2C;
defparam \Mux41~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y21_N28
cycloneive_lcell_comb \reg_file[11][5]~feeder (
// Equation(s):
// \reg_file[11][5]~feeder_combout  = \reg_file~17_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\reg_file~17_combout ),
	.cin(gnd),
	.combout(\reg_file[11][5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file[11][5]~feeder .lut_mask = 16'hFF00;
defparam \reg_file[11][5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y21_N29
dffeas \reg_file[11][5] (
	.clk(!\Clock~clkctrl_outclk ),
	.d(\reg_file[11][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file[11][0]~48_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file[11][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file[11][5] .is_wysiwyg = "true";
defparam \reg_file[11][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y23_N9
dffeas \reg_file[9][5] (
	.clk(!\Clock~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg_file~17_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file[9][0]~45_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file[9][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file[9][5] .is_wysiwyg = "true";
defparam \reg_file[9][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y21_N7
dffeas \reg_file[1][5] (
	.clk(!\Clock~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg_file~17_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file[1][0]~47_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file[1][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file[1][5] .is_wysiwyg = "true";
defparam \reg_file[1][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y23_N9
dffeas \reg_file[3][5] (
	.clk(!\Clock~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg_file~17_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file[3][0]~46_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file[3][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file[3][5] .is_wysiwyg = "true";
defparam \reg_file[3][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y21_N18
cycloneive_lcell_comb \s_bus[5]~55 (
// Equation(s):
// \s_bus[5]~55_combout  = (\ctrl_unit|alu_rnum_src [3] & (((\ctrl_unit|alu_rnum_src [1])))) # (!\ctrl_unit|alu_rnum_src [3] & ((\ctrl_unit|alu_rnum_src [1] & ((\reg_file[3][5]~q ))) # (!\ctrl_unit|alu_rnum_src [1] & (\reg_file[1][5]~q ))))

	.dataa(\ctrl_unit|alu_rnum_src [3]),
	.datab(\reg_file[1][5]~q ),
	.datac(\ctrl_unit|alu_rnum_src [1]),
	.datad(\reg_file[3][5]~q ),
	.cin(gnd),
	.combout(\s_bus[5]~55_combout ),
	.cout());
// synopsys translate_off
defparam \s_bus[5]~55 .lut_mask = 16'hF4A4;
defparam \s_bus[5]~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y21_N0
cycloneive_lcell_comb \s_bus[5]~56 (
// Equation(s):
// \s_bus[5]~56_combout  = (\ctrl_unit|alu_rnum_src [3] & ((\s_bus[5]~55_combout  & (\reg_file[11][5]~q )) # (!\s_bus[5]~55_combout  & ((\reg_file[9][5]~q ))))) # (!\ctrl_unit|alu_rnum_src [3] & (((\s_bus[5]~55_combout ))))

	.dataa(\reg_file[11][5]~q ),
	.datab(\reg_file[9][5]~q ),
	.datac(\ctrl_unit|alu_rnum_src [3]),
	.datad(\s_bus[5]~55_combout ),
	.cin(gnd),
	.combout(\s_bus[5]~56_combout ),
	.cout());
// synopsys translate_off
defparam \s_bus[5]~56 .lut_mask = 16'hAFC0;
defparam \s_bus[5]~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y22_N10
cycloneive_lcell_comb \reg_file[7][5]~feeder (
// Equation(s):
// \reg_file[7][5]~feeder_combout  = \reg_file~17_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\reg_file~17_combout ),
	.cin(gnd),
	.combout(\reg_file[7][5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file[7][5]~feeder .lut_mask = 16'hFF00;
defparam \reg_file[7][5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y22_N11
dffeas \reg_file[7][5] (
	.clk(!\Clock~clkctrl_outclk ),
	.d(\reg_file[7][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file[7][7]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file[7][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file[7][5] .is_wysiwyg = "true";
defparam \reg_file[7][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y22_N18
cycloneive_lcell_comb \reg_file[15][5]~feeder (
// Equation(s):
// \reg_file[15][5]~feeder_combout  = \reg_file~17_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\reg_file~17_combout ),
	.cin(gnd),
	.combout(\reg_file[15][5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file[15][5]~feeder .lut_mask = 16'hFF00;
defparam \reg_file[15][5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y22_N19
dffeas \reg_file[15][5] (
	.clk(!\Clock~clkctrl_outclk ),
	.d(\reg_file[15][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file[15][0]~55_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file[15][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file[15][5] .is_wysiwyg = "true";
defparam \reg_file[15][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y22_N28
cycloneive_lcell_comb \reg_file[13][5]~feeder (
// Equation(s):
// \reg_file[13][5]~feeder_combout  = \reg_file~17_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\reg_file~17_combout ),
	.cin(gnd),
	.combout(\reg_file[13][5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file[13][5]~feeder .lut_mask = 16'hFF00;
defparam \reg_file[13][5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y22_N29
dffeas \reg_file[13][5] (
	.clk(!\Clock~clkctrl_outclk ),
	.d(\reg_file[13][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file[13][0]~53_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file[13][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file[13][5] .is_wysiwyg = "true";
defparam \reg_file[13][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y22_N4
cycloneive_lcell_comb \reg_file[5][5]~feeder (
// Equation(s):
// \reg_file[5][5]~feeder_combout  = \reg_file~17_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\reg_file~17_combout ),
	.cin(gnd),
	.combout(\reg_file[5][5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file[5][5]~feeder .lut_mask = 16'hFF00;
defparam \reg_file[5][5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y22_N5
dffeas \reg_file[5][5] (
	.clk(!\Clock~clkctrl_outclk ),
	.d(\reg_file[5][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file[5][0]~54_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file[5][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file[5][5] .is_wysiwyg = "true";
defparam \reg_file[5][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y22_N12
cycloneive_lcell_comb \s_bus[5]~62 (
// Equation(s):
// \s_bus[5]~62_combout  = (\ctrl_unit|alu_rnum_src [1] & (((\ctrl_unit|alu_rnum_src [3])))) # (!\ctrl_unit|alu_rnum_src [1] & ((\ctrl_unit|alu_rnum_src [3] & (\reg_file[13][5]~q )) # (!\ctrl_unit|alu_rnum_src [3] & ((\reg_file[5][5]~q )))))

	.dataa(\ctrl_unit|alu_rnum_src [1]),
	.datab(\reg_file[13][5]~q ),
	.datac(\reg_file[5][5]~q ),
	.datad(\ctrl_unit|alu_rnum_src [3]),
	.cin(gnd),
	.combout(\s_bus[5]~62_combout ),
	.cout());
// synopsys translate_off
defparam \s_bus[5]~62 .lut_mask = 16'hEE50;
defparam \s_bus[5]~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y22_N8
cycloneive_lcell_comb \s_bus[5]~63 (
// Equation(s):
// \s_bus[5]~63_combout  = (\s_bus[5]~62_combout  & (((\reg_file[15][5]~q ) # (!\ctrl_unit|alu_rnum_src [1])))) # (!\s_bus[5]~62_combout  & (\reg_file[7][5]~q  & ((\ctrl_unit|alu_rnum_src [1]))))

	.dataa(\reg_file[7][5]~q ),
	.datab(\reg_file[15][5]~q ),
	.datac(\s_bus[5]~62_combout ),
	.datad(\ctrl_unit|alu_rnum_src [1]),
	.cin(gnd),
	.combout(\s_bus[5]~63_combout ),
	.cout());
// synopsys translate_off
defparam \s_bus[5]~63 .lut_mask = 16'hCAF0;
defparam \s_bus[5]~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y22_N7
dffeas \reg_file[6][5] (
	.clk(!\Clock~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg_file~17_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file[6][0]~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file[6][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file[6][5] .is_wysiwyg = "true";
defparam \reg_file[6][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y22_N13
dffeas \reg_file[14][5] (
	.clk(!\Clock~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg_file~17_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file[14][0]~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file[14][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file[14][5] .is_wysiwyg = "true";
defparam \reg_file[14][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y22_N3
dffeas \reg_file[4][5] (
	.clk(!\Clock~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg_file~17_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file[4][0]~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file[4][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file[4][5] .is_wysiwyg = "true";
defparam \reg_file[4][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y20_N16
cycloneive_lcell_comb \reg_file[12][5]~feeder (
// Equation(s):
// \reg_file[12][5]~feeder_combout  = \reg_file~17_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\reg_file~17_combout ),
	.cin(gnd),
	.combout(\reg_file[12][5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file[12][5]~feeder .lut_mask = 16'hFF00;
defparam \reg_file[12][5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y20_N17
dffeas \reg_file[12][5] (
	.clk(!\Clock~clkctrl_outclk ),
	.d(\reg_file[12][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file[12][0]~41_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file[12][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file[12][5] .is_wysiwyg = "true";
defparam \reg_file[12][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y22_N2
cycloneive_lcell_comb \s_bus[5]~57 (
// Equation(s):
// \s_bus[5]~57_combout  = (\ctrl_unit|alu_rnum_src [1] & (\ctrl_unit|alu_rnum_src [3])) # (!\ctrl_unit|alu_rnum_src [1] & ((\ctrl_unit|alu_rnum_src [3] & ((\reg_file[12][5]~q ))) # (!\ctrl_unit|alu_rnum_src [3] & (\reg_file[4][5]~q ))))

	.dataa(\ctrl_unit|alu_rnum_src [1]),
	.datab(\ctrl_unit|alu_rnum_src [3]),
	.datac(\reg_file[4][5]~q ),
	.datad(\reg_file[12][5]~q ),
	.cin(gnd),
	.combout(\s_bus[5]~57_combout ),
	.cout());
// synopsys translate_off
defparam \s_bus[5]~57 .lut_mask = 16'hDC98;
defparam \s_bus[5]~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y22_N12
cycloneive_lcell_comb \s_bus[5]~58 (
// Equation(s):
// \s_bus[5]~58_combout  = (\ctrl_unit|alu_rnum_src [1] & ((\s_bus[5]~57_combout  & ((\reg_file[14][5]~q ))) # (!\s_bus[5]~57_combout  & (\reg_file[6][5]~q )))) # (!\ctrl_unit|alu_rnum_src [1] & (((\s_bus[5]~57_combout ))))

	.dataa(\ctrl_unit|alu_rnum_src [1]),
	.datab(\reg_file[6][5]~q ),
	.datac(\reg_file[14][5]~q ),
	.datad(\s_bus[5]~57_combout ),
	.cin(gnd),
	.combout(\s_bus[5]~58_combout ),
	.cout());
// synopsys translate_off
defparam \s_bus[5]~58 .lut_mask = 16'hF588;
defparam \s_bus[5]~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y20_N10
cycloneive_lcell_comb \reg_file[8][5]~feeder (
// Equation(s):
// \reg_file[8][5]~feeder_combout  = \reg_file~17_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\reg_file~17_combout ),
	.cin(gnd),
	.combout(\reg_file[8][5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file[8][5]~feeder .lut_mask = 16'hFF00;
defparam \reg_file[8][5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y20_N11
dffeas \reg_file[8][5] (
	.clk(!\Clock~clkctrl_outclk ),
	.d(\reg_file[8][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file[8][0]~49_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file[8][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file[8][5] .is_wysiwyg = "true";
defparam \reg_file[8][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y21_N5
dffeas \reg_file[10][5] (
	.clk(!\Clock~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg_file~17_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file[10][0]~52_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file[10][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file[10][5] .is_wysiwyg = "true";
defparam \reg_file[10][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y21_N4
cycloneive_lcell_comb \reg_file[2][5]~feeder (
// Equation(s):
// \reg_file[2][5]~feeder_combout  = \reg_file~17_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\reg_file~17_combout ),
	.cin(gnd),
	.combout(\reg_file[2][5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file[2][5]~feeder .lut_mask = 16'hFF00;
defparam \reg_file[2][5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y21_N5
dffeas \reg_file[2][5] (
	.clk(!\Clock~clkctrl_outclk ),
	.d(\reg_file[2][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file[2][0]~50_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file[2][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file[2][5] .is_wysiwyg = "true";
defparam \reg_file[2][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y23_N4
cycloneive_lcell_comb \reg_file[0][5]~feeder (
// Equation(s):
// \reg_file[0][5]~feeder_combout  = \reg_file~17_combout 

	.dataa(gnd),
	.datab(\reg_file~17_combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg_file[0][5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file[0][5]~feeder .lut_mask = 16'hCCCC;
defparam \reg_file[0][5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y23_N5
dffeas \reg_file[0][5] (
	.clk(!\Clock~clkctrl_outclk ),
	.d(\reg_file[0][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file[0][0]~51_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file[0][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file[0][5] .is_wysiwyg = "true";
defparam \reg_file[0][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y21_N16
cycloneive_lcell_comb \s_bus[5]~59 (
// Equation(s):
// \s_bus[5]~59_combout  = (\ctrl_unit|alu_rnum_src [3] & (\ctrl_unit|alu_rnum_src [1])) # (!\ctrl_unit|alu_rnum_src [3] & ((\ctrl_unit|alu_rnum_src [1] & (\reg_file[2][5]~q )) # (!\ctrl_unit|alu_rnum_src [1] & ((\reg_file[0][5]~q )))))

	.dataa(\ctrl_unit|alu_rnum_src [3]),
	.datab(\ctrl_unit|alu_rnum_src [1]),
	.datac(\reg_file[2][5]~q ),
	.datad(\reg_file[0][5]~q ),
	.cin(gnd),
	.combout(\s_bus[5]~59_combout ),
	.cout());
// synopsys translate_off
defparam \s_bus[5]~59 .lut_mask = 16'hD9C8;
defparam \s_bus[5]~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y21_N6
cycloneive_lcell_comb \s_bus[5]~60 (
// Equation(s):
// \s_bus[5]~60_combout  = (\ctrl_unit|alu_rnum_src [3] & ((\s_bus[5]~59_combout  & ((\reg_file[10][5]~q ))) # (!\s_bus[5]~59_combout  & (\reg_file[8][5]~q )))) # (!\ctrl_unit|alu_rnum_src [3] & (((\s_bus[5]~59_combout ))))

	.dataa(\reg_file[8][5]~q ),
	.datab(\ctrl_unit|alu_rnum_src [3]),
	.datac(\reg_file[10][5]~q ),
	.datad(\s_bus[5]~59_combout ),
	.cin(gnd),
	.combout(\s_bus[5]~60_combout ),
	.cout());
// synopsys translate_off
defparam \s_bus[5]~60 .lut_mask = 16'hF388;
defparam \s_bus[5]~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y22_N2
cycloneive_lcell_comb \s_bus[5]~61 (
// Equation(s):
// \s_bus[5]~61_combout  = (\ctrl_unit|alu_rnum_src [2] & ((\s_bus[5]~58_combout ) # ((\ctrl_unit|alu_rnum_src [0])))) # (!\ctrl_unit|alu_rnum_src [2] & (((!\ctrl_unit|alu_rnum_src [0] & \s_bus[5]~60_combout ))))

	.dataa(\s_bus[5]~58_combout ),
	.datab(\ctrl_unit|alu_rnum_src [2]),
	.datac(\ctrl_unit|alu_rnum_src [0]),
	.datad(\s_bus[5]~60_combout ),
	.cin(gnd),
	.combout(\s_bus[5]~61_combout ),
	.cout());
// synopsys translate_off
defparam \s_bus[5]~61 .lut_mask = 16'hCBC8;
defparam \s_bus[5]~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y22_N22
cycloneive_lcell_comb \s_bus[5]~64 (
// Equation(s):
// \s_bus[5]~64_combout  = (\ctrl_unit|alu_rnum_src [0] & ((\s_bus[5]~61_combout  & ((\s_bus[5]~63_combout ))) # (!\s_bus[5]~61_combout  & (\s_bus[5]~56_combout )))) # (!\ctrl_unit|alu_rnum_src [0] & (((\s_bus[5]~61_combout ))))

	.dataa(\ctrl_unit|alu_rnum_src [0]),
	.datab(\s_bus[5]~56_combout ),
	.datac(\s_bus[5]~63_combout ),
	.datad(\s_bus[5]~61_combout ),
	.cin(gnd),
	.combout(\s_bus[5]~64_combout ),
	.cout());
// synopsys translate_off
defparam \s_bus[5]~64 .lut_mask = 16'hF588;
defparam \s_bus[5]~64 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y26_N0
cycloneive_lcell_comb \s_bus[5]~65 (
// Equation(s):
// \s_bus[5]~65_combout  = (\ctrl_unit|s_bus_ctrl~q ) # ((\ctrl_unit|alu_rnum_src [4] & (\reg_file[16][5]~q )) # (!\ctrl_unit|alu_rnum_src [4] & ((\s_bus[5]~64_combout ))))

	.dataa(\ctrl_unit|alu_rnum_src [4]),
	.datab(\ctrl_unit|s_bus_ctrl~q ),
	.datac(\reg_file[16][5]~q ),
	.datad(\s_bus[5]~64_combout ),
	.cin(gnd),
	.combout(\s_bus[5]~65_combout ),
	.cout());
// synopsys translate_off
defparam \s_bus[5]~65 .lut_mask = 16'hFDEC;
defparam \s_bus[5]~65 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y27_N10
cycloneive_lcell_comb \arithmetic_logic_unit|Add11~10 (
// Equation(s):
// \arithmetic_logic_unit|Add11~10_combout  = (\Mux42~9_combout  & ((\s_bus[5]~65_combout  & (!\arithmetic_logic_unit|Add11~9 )) # (!\s_bus[5]~65_combout  & ((\arithmetic_logic_unit|Add11~9 ) # (GND))))) # (!\Mux42~9_combout  & ((\s_bus[5]~65_combout  & 
// (\arithmetic_logic_unit|Add11~9  & VCC)) # (!\s_bus[5]~65_combout  & (!\arithmetic_logic_unit|Add11~9 ))))
// \arithmetic_logic_unit|Add11~11  = CARRY((\Mux42~9_combout  & ((!\arithmetic_logic_unit|Add11~9 ) # (!\s_bus[5]~65_combout ))) # (!\Mux42~9_combout  & (!\s_bus[5]~65_combout  & !\arithmetic_logic_unit|Add11~9 )))

	.dataa(\Mux42~9_combout ),
	.datab(\s_bus[5]~65_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\arithmetic_logic_unit|Add11~9 ),
	.combout(\arithmetic_logic_unit|Add11~10_combout ),
	.cout(\arithmetic_logic_unit|Add11~11 ));
// synopsys translate_off
defparam \arithmetic_logic_unit|Add11~10 .lut_mask = 16'h692B;
defparam \arithmetic_logic_unit|Add11~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X76_Y27_N12
cycloneive_lcell_comb \arithmetic_logic_unit|Add11~12 (
// Equation(s):
// \arithmetic_logic_unit|Add11~12_combout  = ((\Mux41~9_combout  $ (\s_bus[6]~76_combout  $ (\arithmetic_logic_unit|Add11~11 )))) # (GND)
// \arithmetic_logic_unit|Add11~13  = CARRY((\Mux41~9_combout  & (\s_bus[6]~76_combout  & !\arithmetic_logic_unit|Add11~11 )) # (!\Mux41~9_combout  & ((\s_bus[6]~76_combout ) # (!\arithmetic_logic_unit|Add11~11 ))))

	.dataa(\Mux41~9_combout ),
	.datab(\s_bus[6]~76_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\arithmetic_logic_unit|Add11~11 ),
	.combout(\arithmetic_logic_unit|Add11~12_combout ),
	.cout(\arithmetic_logic_unit|Add11~13 ));
// synopsys translate_off
defparam \arithmetic_logic_unit|Add11~12 .lut_mask = 16'h964D;
defparam \arithmetic_logic_unit|Add11~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X76_Y27_N14
cycloneive_lcell_comb \arithmetic_logic_unit|Add11~14 (
// Equation(s):
// \arithmetic_logic_unit|Add11~14_combout  = (\s_bus[7]~87_combout  & ((\Mux40~9_combout  & (!\arithmetic_logic_unit|Add11~13 )) # (!\Mux40~9_combout  & (\arithmetic_logic_unit|Add11~13  & VCC)))) # (!\s_bus[7]~87_combout  & ((\Mux40~9_combout  & 
// ((\arithmetic_logic_unit|Add11~13 ) # (GND))) # (!\Mux40~9_combout  & (!\arithmetic_logic_unit|Add11~13 ))))
// \arithmetic_logic_unit|Add11~15  = CARRY((\s_bus[7]~87_combout  & (\Mux40~9_combout  & !\arithmetic_logic_unit|Add11~13 )) # (!\s_bus[7]~87_combout  & ((\Mux40~9_combout ) # (!\arithmetic_logic_unit|Add11~13 ))))

	.dataa(\s_bus[7]~87_combout ),
	.datab(\Mux40~9_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\arithmetic_logic_unit|Add11~13 ),
	.combout(\arithmetic_logic_unit|Add11~14_combout ),
	.cout(\arithmetic_logic_unit|Add11~15 ));
// synopsys translate_off
defparam \arithmetic_logic_unit|Add11~14 .lut_mask = 16'h694D;
defparam \arithmetic_logic_unit|Add11~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X76_Y27_N16
cycloneive_lcell_comb \arithmetic_logic_unit|Add11~16 (
// Equation(s):
// \arithmetic_logic_unit|Add11~16_combout  = ((\Mux39~9_combout  $ (\s_bus[8]~98_combout  $ (\arithmetic_logic_unit|Add11~15 )))) # (GND)
// \arithmetic_logic_unit|Add11~17  = CARRY((\Mux39~9_combout  & (\s_bus[8]~98_combout  & !\arithmetic_logic_unit|Add11~15 )) # (!\Mux39~9_combout  & ((\s_bus[8]~98_combout ) # (!\arithmetic_logic_unit|Add11~15 ))))

	.dataa(\Mux39~9_combout ),
	.datab(\s_bus[8]~98_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\arithmetic_logic_unit|Add11~15 ),
	.combout(\arithmetic_logic_unit|Add11~16_combout ),
	.cout(\arithmetic_logic_unit|Add11~17 ));
// synopsys translate_off
defparam \arithmetic_logic_unit|Add11~16 .lut_mask = 16'h964D;
defparam \arithmetic_logic_unit|Add11~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X76_Y27_N18
cycloneive_lcell_comb \arithmetic_logic_unit|Add11~18 (
// Equation(s):
// \arithmetic_logic_unit|Add11~18_combout  = (\Mux38~9_combout  & ((\s_bus[9]~143_combout  & (!\arithmetic_logic_unit|Add11~17 )) # (!\s_bus[9]~143_combout  & ((\arithmetic_logic_unit|Add11~17 ) # (GND))))) # (!\Mux38~9_combout  & ((\s_bus[9]~143_combout  & 
// (\arithmetic_logic_unit|Add11~17  & VCC)) # (!\s_bus[9]~143_combout  & (!\arithmetic_logic_unit|Add11~17 ))))
// \arithmetic_logic_unit|Add11~19  = CARRY((\Mux38~9_combout  & ((!\arithmetic_logic_unit|Add11~17 ) # (!\s_bus[9]~143_combout ))) # (!\Mux38~9_combout  & (!\s_bus[9]~143_combout  & !\arithmetic_logic_unit|Add11~17 )))

	.dataa(\Mux38~9_combout ),
	.datab(\s_bus[9]~143_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\arithmetic_logic_unit|Add11~17 ),
	.combout(\arithmetic_logic_unit|Add11~18_combout ),
	.cout(\arithmetic_logic_unit|Add11~19 ));
// synopsys translate_off
defparam \arithmetic_logic_unit|Add11~18 .lut_mask = 16'h692B;
defparam \arithmetic_logic_unit|Add11~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X76_Y27_N20
cycloneive_lcell_comb \arithmetic_logic_unit|Add11~20 (
// Equation(s):
// \arithmetic_logic_unit|Add11~20_combout  = ((\Mux37~9_combout  $ (\s_bus[10]~142_combout  $ (\arithmetic_logic_unit|Add11~19 )))) # (GND)
// \arithmetic_logic_unit|Add11~21  = CARRY((\Mux37~9_combout  & (\s_bus[10]~142_combout  & !\arithmetic_logic_unit|Add11~19 )) # (!\Mux37~9_combout  & ((\s_bus[10]~142_combout ) # (!\arithmetic_logic_unit|Add11~19 ))))

	.dataa(\Mux37~9_combout ),
	.datab(\s_bus[10]~142_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\arithmetic_logic_unit|Add11~19 ),
	.combout(\arithmetic_logic_unit|Add11~20_combout ),
	.cout(\arithmetic_logic_unit|Add11~21 ));
// synopsys translate_off
defparam \arithmetic_logic_unit|Add11~20 .lut_mask = 16'h964D;
defparam \arithmetic_logic_unit|Add11~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X76_Y27_N22
cycloneive_lcell_comb \arithmetic_logic_unit|Add11~22 (
// Equation(s):
// \arithmetic_logic_unit|Add11~22_combout  = (\s_bus[11]~131_combout  & ((\Mux36~9_combout  & (!\arithmetic_logic_unit|Add11~21 )) # (!\Mux36~9_combout  & (\arithmetic_logic_unit|Add11~21  & VCC)))) # (!\s_bus[11]~131_combout  & ((\Mux36~9_combout  & 
// ((\arithmetic_logic_unit|Add11~21 ) # (GND))) # (!\Mux36~9_combout  & (!\arithmetic_logic_unit|Add11~21 ))))
// \arithmetic_logic_unit|Add11~23  = CARRY((\s_bus[11]~131_combout  & (\Mux36~9_combout  & !\arithmetic_logic_unit|Add11~21 )) # (!\s_bus[11]~131_combout  & ((\Mux36~9_combout ) # (!\arithmetic_logic_unit|Add11~21 ))))

	.dataa(\s_bus[11]~131_combout ),
	.datab(\Mux36~9_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\arithmetic_logic_unit|Add11~21 ),
	.combout(\arithmetic_logic_unit|Add11~22_combout ),
	.cout(\arithmetic_logic_unit|Add11~23 ));
// synopsys translate_off
defparam \arithmetic_logic_unit|Add11~22 .lut_mask = 16'h694D;
defparam \arithmetic_logic_unit|Add11~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X76_Y27_N24
cycloneive_lcell_comb \arithmetic_logic_unit|Add11~24 (
// Equation(s):
// \arithmetic_logic_unit|Add11~24_combout  = ((\Mux35~9_combout  $ (\s_bus[12]~120_combout  $ (\arithmetic_logic_unit|Add11~23 )))) # (GND)
// \arithmetic_logic_unit|Add11~25  = CARRY((\Mux35~9_combout  & (\s_bus[12]~120_combout  & !\arithmetic_logic_unit|Add11~23 )) # (!\Mux35~9_combout  & ((\s_bus[12]~120_combout ) # (!\arithmetic_logic_unit|Add11~23 ))))

	.dataa(\Mux35~9_combout ),
	.datab(\s_bus[12]~120_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\arithmetic_logic_unit|Add11~23 ),
	.combout(\arithmetic_logic_unit|Add11~24_combout ),
	.cout(\arithmetic_logic_unit|Add11~25 ));
// synopsys translate_off
defparam \arithmetic_logic_unit|Add11~24 .lut_mask = 16'h964D;
defparam \arithmetic_logic_unit|Add11~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X76_Y27_N26
cycloneive_lcell_comb \arithmetic_logic_unit|Add11~26 (
// Equation(s):
// \arithmetic_logic_unit|Add11~26_combout  = (\s_bus[13]~154_combout  & ((\Mux34~9_combout  & (!\arithmetic_logic_unit|Add11~25 )) # (!\Mux34~9_combout  & (\arithmetic_logic_unit|Add11~25  & VCC)))) # (!\s_bus[13]~154_combout  & ((\Mux34~9_combout  & 
// ((\arithmetic_logic_unit|Add11~25 ) # (GND))) # (!\Mux34~9_combout  & (!\arithmetic_logic_unit|Add11~25 ))))
// \arithmetic_logic_unit|Add11~27  = CARRY((\s_bus[13]~154_combout  & (\Mux34~9_combout  & !\arithmetic_logic_unit|Add11~25 )) # (!\s_bus[13]~154_combout  & ((\Mux34~9_combout ) # (!\arithmetic_logic_unit|Add11~25 ))))

	.dataa(\s_bus[13]~154_combout ),
	.datab(\Mux34~9_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\arithmetic_logic_unit|Add11~25 ),
	.combout(\arithmetic_logic_unit|Add11~26_combout ),
	.cout(\arithmetic_logic_unit|Add11~27 ));
// synopsys translate_off
defparam \arithmetic_logic_unit|Add11~26 .lut_mask = 16'h694D;
defparam \arithmetic_logic_unit|Add11~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X76_Y27_N28
cycloneive_lcell_comb \arithmetic_logic_unit|Add11~28 (
// Equation(s):
// \arithmetic_logic_unit|Add11~28_combout  = ((\Mux33~9_combout  $ (\s_bus[14]~165_combout  $ (\arithmetic_logic_unit|Add11~27 )))) # (GND)
// \arithmetic_logic_unit|Add11~29  = CARRY((\Mux33~9_combout  & (\s_bus[14]~165_combout  & !\arithmetic_logic_unit|Add11~27 )) # (!\Mux33~9_combout  & ((\s_bus[14]~165_combout ) # (!\arithmetic_logic_unit|Add11~27 ))))

	.dataa(\Mux33~9_combout ),
	.datab(\s_bus[14]~165_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\arithmetic_logic_unit|Add11~27 ),
	.combout(\arithmetic_logic_unit|Add11~28_combout ),
	.cout(\arithmetic_logic_unit|Add11~29 ));
// synopsys translate_off
defparam \arithmetic_logic_unit|Add11~28 .lut_mask = 16'h964D;
defparam \arithmetic_logic_unit|Add11~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X83_Y25_N20
cycloneive_lcell_comb \arithmetic_logic_unit|Mux5~3 (
// Equation(s):
// \arithmetic_logic_unit|Mux5~3_combout  = (\arithmetic_logic_unit|Reg3[10]~54_combout  & (\s_bus[15]~176_combout  & (!\arithmetic_logic_unit|Reg3[12]~47_combout ))) # (!\arithmetic_logic_unit|Reg3[10]~54_combout  & 
// (((\arithmetic_logic_unit|Reg3[12]~47_combout ) # (\arithmetic_logic_unit|Add11~28_combout ))))

	.dataa(\s_bus[15]~176_combout ),
	.datab(\arithmetic_logic_unit|Reg3[10]~54_combout ),
	.datac(\arithmetic_logic_unit|Reg3[12]~47_combout ),
	.datad(\arithmetic_logic_unit|Add11~28_combout ),
	.cin(gnd),
	.combout(\arithmetic_logic_unit|Mux5~3_combout ),
	.cout());
// synopsys translate_off
defparam \arithmetic_logic_unit|Mux5~3 .lut_mask = 16'h3B38;
defparam \arithmetic_logic_unit|Mux5~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y25_N14
cycloneive_lcell_comb \arithmetic_logic_unit|Mux5~4 (
// Equation(s):
// \arithmetic_logic_unit|Mux5~4_combout  = (\arithmetic_logic_unit|Reg3[10]~77_combout  & ((\arithmetic_logic_unit|Mux5~3_combout  & ((\arithmetic_logic_unit|Mux5~2_combout ))) # (!\arithmetic_logic_unit|Mux5~3_combout  & 
// (\arithmetic_logic_unit|Reg3~72_combout )))) # (!\arithmetic_logic_unit|Reg3[10]~77_combout  & (((\arithmetic_logic_unit|Mux5~3_combout ))))

	.dataa(\arithmetic_logic_unit|Reg3~72_combout ),
	.datab(\arithmetic_logic_unit|Reg3[10]~77_combout ),
	.datac(\arithmetic_logic_unit|Mux5~2_combout ),
	.datad(\arithmetic_logic_unit|Mux5~3_combout ),
	.cin(gnd),
	.combout(\arithmetic_logic_unit|Mux5~4_combout ),
	.cout());
// synopsys translate_off
defparam \arithmetic_logic_unit|Mux5~4 .lut_mask = 16'hF388;
defparam \arithmetic_logic_unit|Mux5~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y26_N8
cycloneive_lcell_comb \arithmetic_logic_unit|Add0~0 (
// Equation(s):
// \arithmetic_logic_unit|Add0~0_combout  = ((\Mux43~9_combout  $ (\s_bus[4]~54_combout  $ (!\arithmetic_logic_unit|sum1[3]~7 )))) # (GND)
// \arithmetic_logic_unit|Add0~1  = CARRY((\Mux43~9_combout  & ((\s_bus[4]~54_combout ) # (!\arithmetic_logic_unit|sum1[3]~7 ))) # (!\Mux43~9_combout  & (\s_bus[4]~54_combout  & !\arithmetic_logic_unit|sum1[3]~7 )))

	.dataa(\Mux43~9_combout ),
	.datab(\s_bus[4]~54_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\arithmetic_logic_unit|sum1[3]~7 ),
	.combout(\arithmetic_logic_unit|Add0~0_combout ),
	.cout(\arithmetic_logic_unit|Add0~1 ));
// synopsys translate_off
defparam \arithmetic_logic_unit|Add0~0 .lut_mask = 16'h698E;
defparam \arithmetic_logic_unit|Add0~0 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X80_Y26_N10
cycloneive_lcell_comb \arithmetic_logic_unit|Add0~2 (
// Equation(s):
// \arithmetic_logic_unit|Add0~2_combout  = (\s_bus[5]~65_combout  & ((\Mux42~9_combout  & (\arithmetic_logic_unit|Add0~1  & VCC)) # (!\Mux42~9_combout  & (!\arithmetic_logic_unit|Add0~1 )))) # (!\s_bus[5]~65_combout  & ((\Mux42~9_combout  & 
// (!\arithmetic_logic_unit|Add0~1 )) # (!\Mux42~9_combout  & ((\arithmetic_logic_unit|Add0~1 ) # (GND)))))
// \arithmetic_logic_unit|Add0~3  = CARRY((\s_bus[5]~65_combout  & (!\Mux42~9_combout  & !\arithmetic_logic_unit|Add0~1 )) # (!\s_bus[5]~65_combout  & ((!\arithmetic_logic_unit|Add0~1 ) # (!\Mux42~9_combout ))))

	.dataa(\s_bus[5]~65_combout ),
	.datab(\Mux42~9_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\arithmetic_logic_unit|Add0~1 ),
	.combout(\arithmetic_logic_unit|Add0~2_combout ),
	.cout(\arithmetic_logic_unit|Add0~3 ));
// synopsys translate_off
defparam \arithmetic_logic_unit|Add0~2 .lut_mask = 16'h9617;
defparam \arithmetic_logic_unit|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X80_Y26_N12
cycloneive_lcell_comb \arithmetic_logic_unit|Add0~4 (
// Equation(s):
// \arithmetic_logic_unit|Add0~4_combout  = ((\s_bus[6]~76_combout  $ (\Mux41~9_combout  $ (!\arithmetic_logic_unit|Add0~3 )))) # (GND)
// \arithmetic_logic_unit|Add0~5  = CARRY((\s_bus[6]~76_combout  & ((\Mux41~9_combout ) # (!\arithmetic_logic_unit|Add0~3 ))) # (!\s_bus[6]~76_combout  & (\Mux41~9_combout  & !\arithmetic_logic_unit|Add0~3 )))

	.dataa(\s_bus[6]~76_combout ),
	.datab(\Mux41~9_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\arithmetic_logic_unit|Add0~3 ),
	.combout(\arithmetic_logic_unit|Add0~4_combout ),
	.cout(\arithmetic_logic_unit|Add0~5 ));
// synopsys translate_off
defparam \arithmetic_logic_unit|Add0~4 .lut_mask = 16'h698E;
defparam \arithmetic_logic_unit|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X80_Y26_N14
cycloneive_lcell_comb \arithmetic_logic_unit|Add0~6 (
// Equation(s):
// \arithmetic_logic_unit|Add0~6_combout  = (\Mux40~9_combout  & ((\s_bus[7]~87_combout  & (\arithmetic_logic_unit|Add0~5  & VCC)) # (!\s_bus[7]~87_combout  & (!\arithmetic_logic_unit|Add0~5 )))) # (!\Mux40~9_combout  & ((\s_bus[7]~87_combout  & 
// (!\arithmetic_logic_unit|Add0~5 )) # (!\s_bus[7]~87_combout  & ((\arithmetic_logic_unit|Add0~5 ) # (GND)))))
// \arithmetic_logic_unit|Add0~7  = CARRY((\Mux40~9_combout  & (!\s_bus[7]~87_combout  & !\arithmetic_logic_unit|Add0~5 )) # (!\Mux40~9_combout  & ((!\arithmetic_logic_unit|Add0~5 ) # (!\s_bus[7]~87_combout ))))

	.dataa(\Mux40~9_combout ),
	.datab(\s_bus[7]~87_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\arithmetic_logic_unit|Add0~5 ),
	.combout(\arithmetic_logic_unit|Add0~6_combout ),
	.cout(\arithmetic_logic_unit|Add0~7 ));
// synopsys translate_off
defparam \arithmetic_logic_unit|Add0~6 .lut_mask = 16'h9617;
defparam \arithmetic_logic_unit|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X80_Y26_N16
cycloneive_lcell_comb \arithmetic_logic_unit|sum1[8]~8 (
// Equation(s):
// \arithmetic_logic_unit|sum1[8]~8_combout  = ((\s_bus[8]~98_combout  $ (\Mux39~9_combout  $ (!\arithmetic_logic_unit|Add0~7 )))) # (GND)
// \arithmetic_logic_unit|sum1[8]~9  = CARRY((\s_bus[8]~98_combout  & ((\Mux39~9_combout ) # (!\arithmetic_logic_unit|Add0~7 ))) # (!\s_bus[8]~98_combout  & (\Mux39~9_combout  & !\arithmetic_logic_unit|Add0~7 )))

	.dataa(\s_bus[8]~98_combout ),
	.datab(\Mux39~9_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\arithmetic_logic_unit|Add0~7 ),
	.combout(\arithmetic_logic_unit|sum1[8]~8_combout ),
	.cout(\arithmetic_logic_unit|sum1[8]~9 ));
// synopsys translate_off
defparam \arithmetic_logic_unit|sum1[8]~8 .lut_mask = 16'h698E;
defparam \arithmetic_logic_unit|sum1[8]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X80_Y26_N18
cycloneive_lcell_comb \arithmetic_logic_unit|sum1[9]~10 (
// Equation(s):
// \arithmetic_logic_unit|sum1[9]~10_combout  = (\s_bus[9]~143_combout  & ((\Mux38~9_combout  & (\arithmetic_logic_unit|sum1[8]~9  & VCC)) # (!\Mux38~9_combout  & (!\arithmetic_logic_unit|sum1[8]~9 )))) # (!\s_bus[9]~143_combout  & ((\Mux38~9_combout  & 
// (!\arithmetic_logic_unit|sum1[8]~9 )) # (!\Mux38~9_combout  & ((\arithmetic_logic_unit|sum1[8]~9 ) # (GND)))))
// \arithmetic_logic_unit|sum1[9]~11  = CARRY((\s_bus[9]~143_combout  & (!\Mux38~9_combout  & !\arithmetic_logic_unit|sum1[8]~9 )) # (!\s_bus[9]~143_combout  & ((!\arithmetic_logic_unit|sum1[8]~9 ) # (!\Mux38~9_combout ))))

	.dataa(\s_bus[9]~143_combout ),
	.datab(\Mux38~9_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\arithmetic_logic_unit|sum1[8]~9 ),
	.combout(\arithmetic_logic_unit|sum1[9]~10_combout ),
	.cout(\arithmetic_logic_unit|sum1[9]~11 ));
// synopsys translate_off
defparam \arithmetic_logic_unit|sum1[9]~10 .lut_mask = 16'h9617;
defparam \arithmetic_logic_unit|sum1[9]~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X80_Y26_N20
cycloneive_lcell_comb \arithmetic_logic_unit|sum1[10]~12 (
// Equation(s):
// \arithmetic_logic_unit|sum1[10]~12_combout  = ((\Mux37~9_combout  $ (\s_bus[10]~142_combout  $ (!\arithmetic_logic_unit|sum1[9]~11 )))) # (GND)
// \arithmetic_logic_unit|sum1[10]~13  = CARRY((\Mux37~9_combout  & ((\s_bus[10]~142_combout ) # (!\arithmetic_logic_unit|sum1[9]~11 ))) # (!\Mux37~9_combout  & (\s_bus[10]~142_combout  & !\arithmetic_logic_unit|sum1[9]~11 )))

	.dataa(\Mux37~9_combout ),
	.datab(\s_bus[10]~142_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\arithmetic_logic_unit|sum1[9]~11 ),
	.combout(\arithmetic_logic_unit|sum1[10]~12_combout ),
	.cout(\arithmetic_logic_unit|sum1[10]~13 ));
// synopsys translate_off
defparam \arithmetic_logic_unit|sum1[10]~12 .lut_mask = 16'h698E;
defparam \arithmetic_logic_unit|sum1[10]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X80_Y26_N22
cycloneive_lcell_comb \arithmetic_logic_unit|sum1[11]~14 (
// Equation(s):
// \arithmetic_logic_unit|sum1[11]~14_combout  = (\s_bus[11]~131_combout  & ((\Mux36~9_combout  & (\arithmetic_logic_unit|sum1[10]~13  & VCC)) # (!\Mux36~9_combout  & (!\arithmetic_logic_unit|sum1[10]~13 )))) # (!\s_bus[11]~131_combout  & ((\Mux36~9_combout  
// & (!\arithmetic_logic_unit|sum1[10]~13 )) # (!\Mux36~9_combout  & ((\arithmetic_logic_unit|sum1[10]~13 ) # (GND)))))
// \arithmetic_logic_unit|sum1[11]~15  = CARRY((\s_bus[11]~131_combout  & (!\Mux36~9_combout  & !\arithmetic_logic_unit|sum1[10]~13 )) # (!\s_bus[11]~131_combout  & ((!\arithmetic_logic_unit|sum1[10]~13 ) # (!\Mux36~9_combout ))))

	.dataa(\s_bus[11]~131_combout ),
	.datab(\Mux36~9_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\arithmetic_logic_unit|sum1[10]~13 ),
	.combout(\arithmetic_logic_unit|sum1[11]~14_combout ),
	.cout(\arithmetic_logic_unit|sum1[11]~15 ));
// synopsys translate_off
defparam \arithmetic_logic_unit|sum1[11]~14 .lut_mask = 16'h9617;
defparam \arithmetic_logic_unit|sum1[11]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X80_Y26_N24
cycloneive_lcell_comb \arithmetic_logic_unit|sum1[12]~16 (
// Equation(s):
// \arithmetic_logic_unit|sum1[12]~16_combout  = ((\Mux35~9_combout  $ (\s_bus[12]~120_combout  $ (!\arithmetic_logic_unit|sum1[11]~15 )))) # (GND)
// \arithmetic_logic_unit|sum1[12]~17  = CARRY((\Mux35~9_combout  & ((\s_bus[12]~120_combout ) # (!\arithmetic_logic_unit|sum1[11]~15 ))) # (!\Mux35~9_combout  & (\s_bus[12]~120_combout  & !\arithmetic_logic_unit|sum1[11]~15 )))

	.dataa(\Mux35~9_combout ),
	.datab(\s_bus[12]~120_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\arithmetic_logic_unit|sum1[11]~15 ),
	.combout(\arithmetic_logic_unit|sum1[12]~16_combout ),
	.cout(\arithmetic_logic_unit|sum1[12]~17 ));
// synopsys translate_off
defparam \arithmetic_logic_unit|sum1[12]~16 .lut_mask = 16'h698E;
defparam \arithmetic_logic_unit|sum1[12]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X80_Y26_N26
cycloneive_lcell_comb \arithmetic_logic_unit|sum1[13]~18 (
// Equation(s):
// \arithmetic_logic_unit|sum1[13]~18_combout  = (\Mux34~9_combout  & ((\s_bus[13]~154_combout  & (\arithmetic_logic_unit|sum1[12]~17  & VCC)) # (!\s_bus[13]~154_combout  & (!\arithmetic_logic_unit|sum1[12]~17 )))) # (!\Mux34~9_combout  & 
// ((\s_bus[13]~154_combout  & (!\arithmetic_logic_unit|sum1[12]~17 )) # (!\s_bus[13]~154_combout  & ((\arithmetic_logic_unit|sum1[12]~17 ) # (GND)))))
// \arithmetic_logic_unit|sum1[13]~19  = CARRY((\Mux34~9_combout  & (!\s_bus[13]~154_combout  & !\arithmetic_logic_unit|sum1[12]~17 )) # (!\Mux34~9_combout  & ((!\arithmetic_logic_unit|sum1[12]~17 ) # (!\s_bus[13]~154_combout ))))

	.dataa(\Mux34~9_combout ),
	.datab(\s_bus[13]~154_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\arithmetic_logic_unit|sum1[12]~17 ),
	.combout(\arithmetic_logic_unit|sum1[13]~18_combout ),
	.cout(\arithmetic_logic_unit|sum1[13]~19 ));
// synopsys translate_off
defparam \arithmetic_logic_unit|sum1[13]~18 .lut_mask = 16'h9617;
defparam \arithmetic_logic_unit|sum1[13]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X80_Y26_N28
cycloneive_lcell_comb \arithmetic_logic_unit|sum1[14]~20 (
// Equation(s):
// \arithmetic_logic_unit|sum1[14]~20_combout  = ((\Mux33~9_combout  $ (\s_bus[14]~165_combout  $ (!\arithmetic_logic_unit|sum1[13]~19 )))) # (GND)
// \arithmetic_logic_unit|sum1[14]~21  = CARRY((\Mux33~9_combout  & ((\s_bus[14]~165_combout ) # (!\arithmetic_logic_unit|sum1[13]~19 ))) # (!\Mux33~9_combout  & (\s_bus[14]~165_combout  & !\arithmetic_logic_unit|sum1[13]~19 )))

	.dataa(\Mux33~9_combout ),
	.datab(\s_bus[14]~165_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\arithmetic_logic_unit|sum1[13]~19 ),
	.combout(\arithmetic_logic_unit|sum1[14]~20_combout ),
	.cout(\arithmetic_logic_unit|sum1[14]~21 ));
// synopsys translate_off
defparam \arithmetic_logic_unit|sum1[14]~20 .lut_mask = 16'h698E;
defparam \arithmetic_logic_unit|sum1[14]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X81_Y23_N22
cycloneive_lcell_comb \arithmetic_logic_unit|Reg3[12]~26 (
// Equation(s):
// \arithmetic_logic_unit|Reg3[12]~26_combout  = (\ctrl_unit|alu_op [2]) # (\ctrl_unit|alu_op [3])

	.dataa(gnd),
	.datab(\ctrl_unit|alu_op [2]),
	.datac(\ctrl_unit|alu_op [3]),
	.datad(gnd),
	.cin(gnd),
	.combout(\arithmetic_logic_unit|Reg3[12]~26_combout ),
	.cout());
// synopsys translate_off
defparam \arithmetic_logic_unit|Reg3[12]~26 .lut_mask = 16'hFCFC;
defparam \arithmetic_logic_unit|Reg3[12]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y26_N0
cycloneive_lcell_comb \arithmetic_logic_unit|Add1~0 (
// Equation(s):
// \arithmetic_logic_unit|Add1~0_combout  = (\ctrl_unit|psw [0] & (\arithmetic_logic_unit|sum1[0]~0_combout  $ (VCC))) # (!\ctrl_unit|psw [0] & (\arithmetic_logic_unit|sum1[0]~0_combout  & VCC))
// \arithmetic_logic_unit|Add1~1  = CARRY((\ctrl_unit|psw [0] & \arithmetic_logic_unit|sum1[0]~0_combout ))

	.dataa(\ctrl_unit|psw [0]),
	.datab(\arithmetic_logic_unit|sum1[0]~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\arithmetic_logic_unit|Add1~0_combout ),
	.cout(\arithmetic_logic_unit|Add1~1 ));
// synopsys translate_off
defparam \arithmetic_logic_unit|Add1~0 .lut_mask = 16'h6688;
defparam \arithmetic_logic_unit|Add1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y26_N2
cycloneive_lcell_comb \arithmetic_logic_unit|Add1~2 (
// Equation(s):
// \arithmetic_logic_unit|Add1~2_combout  = (\arithmetic_logic_unit|sum1[1]~2_combout  & (!\arithmetic_logic_unit|Add1~1 )) # (!\arithmetic_logic_unit|sum1[1]~2_combout  & ((\arithmetic_logic_unit|Add1~1 ) # (GND)))
// \arithmetic_logic_unit|Add1~3  = CARRY((!\arithmetic_logic_unit|Add1~1 ) # (!\arithmetic_logic_unit|sum1[1]~2_combout ))

	.dataa(\arithmetic_logic_unit|sum1[1]~2_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\arithmetic_logic_unit|Add1~1 ),
	.combout(\arithmetic_logic_unit|Add1~2_combout ),
	.cout(\arithmetic_logic_unit|Add1~3 ));
// synopsys translate_off
defparam \arithmetic_logic_unit|Add1~2 .lut_mask = 16'h5A5F;
defparam \arithmetic_logic_unit|Add1~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X79_Y26_N4
cycloneive_lcell_comb \arithmetic_logic_unit|Add1~4 (
// Equation(s):
// \arithmetic_logic_unit|Add1~4_combout  = (\arithmetic_logic_unit|sum1[2]~4_combout  & (\arithmetic_logic_unit|Add1~3  $ (GND))) # (!\arithmetic_logic_unit|sum1[2]~4_combout  & (!\arithmetic_logic_unit|Add1~3  & VCC))
// \arithmetic_logic_unit|Add1~5  = CARRY((\arithmetic_logic_unit|sum1[2]~4_combout  & !\arithmetic_logic_unit|Add1~3 ))

	.dataa(\arithmetic_logic_unit|sum1[2]~4_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\arithmetic_logic_unit|Add1~3 ),
	.combout(\arithmetic_logic_unit|Add1~4_combout ),
	.cout(\arithmetic_logic_unit|Add1~5 ));
// synopsys translate_off
defparam \arithmetic_logic_unit|Add1~4 .lut_mask = 16'hA50A;
defparam \arithmetic_logic_unit|Add1~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X79_Y26_N6
cycloneive_lcell_comb \arithmetic_logic_unit|Add1~6 (
// Equation(s):
// \arithmetic_logic_unit|Add1~6_combout  = (\arithmetic_logic_unit|sum1[3]~6_combout  & (!\arithmetic_logic_unit|Add1~5 )) # (!\arithmetic_logic_unit|sum1[3]~6_combout  & ((\arithmetic_logic_unit|Add1~5 ) # (GND)))
// \arithmetic_logic_unit|Add1~7  = CARRY((!\arithmetic_logic_unit|Add1~5 ) # (!\arithmetic_logic_unit|sum1[3]~6_combout ))

	.dataa(\arithmetic_logic_unit|sum1[3]~6_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\arithmetic_logic_unit|Add1~5 ),
	.combout(\arithmetic_logic_unit|Add1~6_combout ),
	.cout(\arithmetic_logic_unit|Add1~7 ));
// synopsys translate_off
defparam \arithmetic_logic_unit|Add1~6 .lut_mask = 16'h5A5F;
defparam \arithmetic_logic_unit|Add1~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X79_Y26_N8
cycloneive_lcell_comb \arithmetic_logic_unit|Add1~8 (
// Equation(s):
// \arithmetic_logic_unit|Add1~8_combout  = (\arithmetic_logic_unit|Add0~0_combout  & (\arithmetic_logic_unit|Add1~7  $ (GND))) # (!\arithmetic_logic_unit|Add0~0_combout  & (!\arithmetic_logic_unit|Add1~7  & VCC))
// \arithmetic_logic_unit|Add1~9  = CARRY((\arithmetic_logic_unit|Add0~0_combout  & !\arithmetic_logic_unit|Add1~7 ))

	.dataa(gnd),
	.datab(\arithmetic_logic_unit|Add0~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\arithmetic_logic_unit|Add1~7 ),
	.combout(\arithmetic_logic_unit|Add1~8_combout ),
	.cout(\arithmetic_logic_unit|Add1~9 ));
// synopsys translate_off
defparam \arithmetic_logic_unit|Add1~8 .lut_mask = 16'hC30C;
defparam \arithmetic_logic_unit|Add1~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X79_Y26_N10
cycloneive_lcell_comb \arithmetic_logic_unit|Add1~10 (
// Equation(s):
// \arithmetic_logic_unit|Add1~10_combout  = (\arithmetic_logic_unit|Add0~2_combout  & (!\arithmetic_logic_unit|Add1~9 )) # (!\arithmetic_logic_unit|Add0~2_combout  & ((\arithmetic_logic_unit|Add1~9 ) # (GND)))
// \arithmetic_logic_unit|Add1~11  = CARRY((!\arithmetic_logic_unit|Add1~9 ) # (!\arithmetic_logic_unit|Add0~2_combout ))

	.dataa(gnd),
	.datab(\arithmetic_logic_unit|Add0~2_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\arithmetic_logic_unit|Add1~9 ),
	.combout(\arithmetic_logic_unit|Add1~10_combout ),
	.cout(\arithmetic_logic_unit|Add1~11 ));
// synopsys translate_off
defparam \arithmetic_logic_unit|Add1~10 .lut_mask = 16'h3C3F;
defparam \arithmetic_logic_unit|Add1~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X79_Y26_N12
cycloneive_lcell_comb \arithmetic_logic_unit|Add1~12 (
// Equation(s):
// \arithmetic_logic_unit|Add1~12_combout  = (\arithmetic_logic_unit|Add0~4_combout  & (\arithmetic_logic_unit|Add1~11  $ (GND))) # (!\arithmetic_logic_unit|Add0~4_combout  & (!\arithmetic_logic_unit|Add1~11  & VCC))
// \arithmetic_logic_unit|Add1~13  = CARRY((\arithmetic_logic_unit|Add0~4_combout  & !\arithmetic_logic_unit|Add1~11 ))

	.dataa(gnd),
	.datab(\arithmetic_logic_unit|Add0~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\arithmetic_logic_unit|Add1~11 ),
	.combout(\arithmetic_logic_unit|Add1~12_combout ),
	.cout(\arithmetic_logic_unit|Add1~13 ));
// synopsys translate_off
defparam \arithmetic_logic_unit|Add1~12 .lut_mask = 16'hC30C;
defparam \arithmetic_logic_unit|Add1~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X79_Y26_N14
cycloneive_lcell_comb \arithmetic_logic_unit|Add1~14 (
// Equation(s):
// \arithmetic_logic_unit|Add1~14_combout  = (\arithmetic_logic_unit|Add0~6_combout  & (!\arithmetic_logic_unit|Add1~13 )) # (!\arithmetic_logic_unit|Add0~6_combout  & ((\arithmetic_logic_unit|Add1~13 ) # (GND)))
// \arithmetic_logic_unit|Add1~15  = CARRY((!\arithmetic_logic_unit|Add1~13 ) # (!\arithmetic_logic_unit|Add0~6_combout ))

	.dataa(gnd),
	.datab(\arithmetic_logic_unit|Add0~6_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\arithmetic_logic_unit|Add1~13 ),
	.combout(\arithmetic_logic_unit|Add1~14_combout ),
	.cout(\arithmetic_logic_unit|Add1~15 ));
// synopsys translate_off
defparam \arithmetic_logic_unit|Add1~14 .lut_mask = 16'h3C3F;
defparam \arithmetic_logic_unit|Add1~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X79_Y26_N16
cycloneive_lcell_comb \arithmetic_logic_unit|Add1~16 (
// Equation(s):
// \arithmetic_logic_unit|Add1~16_combout  = (\arithmetic_logic_unit|sum1[8]~8_combout  & (\arithmetic_logic_unit|Add1~15  $ (GND))) # (!\arithmetic_logic_unit|sum1[8]~8_combout  & (!\arithmetic_logic_unit|Add1~15  & VCC))
// \arithmetic_logic_unit|Add1~17  = CARRY((\arithmetic_logic_unit|sum1[8]~8_combout  & !\arithmetic_logic_unit|Add1~15 ))

	.dataa(gnd),
	.datab(\arithmetic_logic_unit|sum1[8]~8_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\arithmetic_logic_unit|Add1~15 ),
	.combout(\arithmetic_logic_unit|Add1~16_combout ),
	.cout(\arithmetic_logic_unit|Add1~17 ));
// synopsys translate_off
defparam \arithmetic_logic_unit|Add1~16 .lut_mask = 16'hC30C;
defparam \arithmetic_logic_unit|Add1~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X79_Y26_N18
cycloneive_lcell_comb \arithmetic_logic_unit|Add1~18 (
// Equation(s):
// \arithmetic_logic_unit|Add1~18_combout  = (\arithmetic_logic_unit|sum1[9]~10_combout  & (!\arithmetic_logic_unit|Add1~17 )) # (!\arithmetic_logic_unit|sum1[9]~10_combout  & ((\arithmetic_logic_unit|Add1~17 ) # (GND)))
// \arithmetic_logic_unit|Add1~19  = CARRY((!\arithmetic_logic_unit|Add1~17 ) # (!\arithmetic_logic_unit|sum1[9]~10_combout ))

	.dataa(gnd),
	.datab(\arithmetic_logic_unit|sum1[9]~10_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\arithmetic_logic_unit|Add1~17 ),
	.combout(\arithmetic_logic_unit|Add1~18_combout ),
	.cout(\arithmetic_logic_unit|Add1~19 ));
// synopsys translate_off
defparam \arithmetic_logic_unit|Add1~18 .lut_mask = 16'h3C3F;
defparam \arithmetic_logic_unit|Add1~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X79_Y26_N20
cycloneive_lcell_comb \arithmetic_logic_unit|Add1~20 (
// Equation(s):
// \arithmetic_logic_unit|Add1~20_combout  = (\arithmetic_logic_unit|sum1[10]~12_combout  & (\arithmetic_logic_unit|Add1~19  $ (GND))) # (!\arithmetic_logic_unit|sum1[10]~12_combout  & (!\arithmetic_logic_unit|Add1~19  & VCC))
// \arithmetic_logic_unit|Add1~21  = CARRY((\arithmetic_logic_unit|sum1[10]~12_combout  & !\arithmetic_logic_unit|Add1~19 ))

	.dataa(\arithmetic_logic_unit|sum1[10]~12_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\arithmetic_logic_unit|Add1~19 ),
	.combout(\arithmetic_logic_unit|Add1~20_combout ),
	.cout(\arithmetic_logic_unit|Add1~21 ));
// synopsys translate_off
defparam \arithmetic_logic_unit|Add1~20 .lut_mask = 16'hA50A;
defparam \arithmetic_logic_unit|Add1~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X79_Y26_N22
cycloneive_lcell_comb \arithmetic_logic_unit|Add1~22 (
// Equation(s):
// \arithmetic_logic_unit|Add1~22_combout  = (\arithmetic_logic_unit|sum1[11]~14_combout  & (!\arithmetic_logic_unit|Add1~21 )) # (!\arithmetic_logic_unit|sum1[11]~14_combout  & ((\arithmetic_logic_unit|Add1~21 ) # (GND)))
// \arithmetic_logic_unit|Add1~23  = CARRY((!\arithmetic_logic_unit|Add1~21 ) # (!\arithmetic_logic_unit|sum1[11]~14_combout ))

	.dataa(gnd),
	.datab(\arithmetic_logic_unit|sum1[11]~14_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\arithmetic_logic_unit|Add1~21 ),
	.combout(\arithmetic_logic_unit|Add1~22_combout ),
	.cout(\arithmetic_logic_unit|Add1~23 ));
// synopsys translate_off
defparam \arithmetic_logic_unit|Add1~22 .lut_mask = 16'h3C3F;
defparam \arithmetic_logic_unit|Add1~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X79_Y26_N24
cycloneive_lcell_comb \arithmetic_logic_unit|Add1~24 (
// Equation(s):
// \arithmetic_logic_unit|Add1~24_combout  = (\arithmetic_logic_unit|sum1[12]~16_combout  & (\arithmetic_logic_unit|Add1~23  $ (GND))) # (!\arithmetic_logic_unit|sum1[12]~16_combout  & (!\arithmetic_logic_unit|Add1~23  & VCC))
// \arithmetic_logic_unit|Add1~25  = CARRY((\arithmetic_logic_unit|sum1[12]~16_combout  & !\arithmetic_logic_unit|Add1~23 ))

	.dataa(gnd),
	.datab(\arithmetic_logic_unit|sum1[12]~16_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\arithmetic_logic_unit|Add1~23 ),
	.combout(\arithmetic_logic_unit|Add1~24_combout ),
	.cout(\arithmetic_logic_unit|Add1~25 ));
// synopsys translate_off
defparam \arithmetic_logic_unit|Add1~24 .lut_mask = 16'hC30C;
defparam \arithmetic_logic_unit|Add1~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X79_Y26_N26
cycloneive_lcell_comb \arithmetic_logic_unit|Add1~26 (
// Equation(s):
// \arithmetic_logic_unit|Add1~26_combout  = (\arithmetic_logic_unit|sum1[13]~18_combout  & (!\arithmetic_logic_unit|Add1~25 )) # (!\arithmetic_logic_unit|sum1[13]~18_combout  & ((\arithmetic_logic_unit|Add1~25 ) # (GND)))
// \arithmetic_logic_unit|Add1~27  = CARRY((!\arithmetic_logic_unit|Add1~25 ) # (!\arithmetic_logic_unit|sum1[13]~18_combout ))

	.dataa(\arithmetic_logic_unit|sum1[13]~18_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\arithmetic_logic_unit|Add1~25 ),
	.combout(\arithmetic_logic_unit|Add1~26_combout ),
	.cout(\arithmetic_logic_unit|Add1~27 ));
// synopsys translate_off
defparam \arithmetic_logic_unit|Add1~26 .lut_mask = 16'h5A5F;
defparam \arithmetic_logic_unit|Add1~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X79_Y26_N28
cycloneive_lcell_comb \arithmetic_logic_unit|Add1~28 (
// Equation(s):
// \arithmetic_logic_unit|Add1~28_combout  = (\arithmetic_logic_unit|sum1[14]~20_combout  & (\arithmetic_logic_unit|Add1~27  $ (GND))) # (!\arithmetic_logic_unit|sum1[14]~20_combout  & (!\arithmetic_logic_unit|Add1~27  & VCC))
// \arithmetic_logic_unit|Add1~29  = CARRY((\arithmetic_logic_unit|sum1[14]~20_combout  & !\arithmetic_logic_unit|Add1~27 ))

	.dataa(gnd),
	.datab(\arithmetic_logic_unit|sum1[14]~20_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\arithmetic_logic_unit|Add1~27 ),
	.combout(\arithmetic_logic_unit|Add1~28_combout ),
	.cout(\arithmetic_logic_unit|Add1~29 ));
// synopsys translate_off
defparam \arithmetic_logic_unit|Add1~28 .lut_mask = 16'hC30C;
defparam \arithmetic_logic_unit|Add1~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X81_Y23_N24
cycloneive_lcell_comb \arithmetic_logic_unit|Reg3[12]~25 (
// Equation(s):
// \arithmetic_logic_unit|Reg3[12]~25_combout  = (\ctrl_unit|alu_op [3]) # ((\ctrl_unit|alu_op [1] & !\ctrl_unit|alu_op [2]))

	.dataa(\ctrl_unit|alu_op [3]),
	.datab(\ctrl_unit|alu_op [1]),
	.datac(\ctrl_unit|alu_op [2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\arithmetic_logic_unit|Reg3[12]~25_combout ),
	.cout());
// synopsys translate_off
defparam \arithmetic_logic_unit|Reg3[12]~25 .lut_mask = 16'hAEAE;
defparam \arithmetic_logic_unit|Reg3[12]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y27_N8
cycloneive_lcell_comb \arithmetic_logic_unit|Reg3~73 (
// Equation(s):
// \arithmetic_logic_unit|Reg3~73_combout  = \s_bus[14]~165_combout  $ (\Mux33~9_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\s_bus[14]~165_combout ),
	.datad(\Mux33~9_combout ),
	.cin(gnd),
	.combout(\arithmetic_logic_unit|Reg3~73_combout ),
	.cout());
// synopsys translate_off
defparam \arithmetic_logic_unit|Reg3~73 .lut_mask = 16'h0FF0;
defparam \arithmetic_logic_unit|Reg3~73 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y27_N0
cycloneive_lcell_comb \arithmetic_logic_unit|Add4~0 (
// Equation(s):
// \arithmetic_logic_unit|Add4~0_combout  = (\arithmetic_logic_unit|Add11~0_combout  & ((\ctrl_unit|psw [0]) # (GND))) # (!\arithmetic_logic_unit|Add11~0_combout  & (\ctrl_unit|psw [0] $ (VCC)))
// \arithmetic_logic_unit|Add4~1  = CARRY((\arithmetic_logic_unit|Add11~0_combout ) # (\ctrl_unit|psw [0]))

	.dataa(\arithmetic_logic_unit|Add11~0_combout ),
	.datab(\ctrl_unit|psw [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\arithmetic_logic_unit|Add4~0_combout ),
	.cout(\arithmetic_logic_unit|Add4~1 ));
// synopsys translate_off
defparam \arithmetic_logic_unit|Add4~0 .lut_mask = 16'h99EE;
defparam \arithmetic_logic_unit|Add4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y27_N2
cycloneive_lcell_comb \arithmetic_logic_unit|Add4~2 (
// Equation(s):
// \arithmetic_logic_unit|Add4~2_combout  = (\arithmetic_logic_unit|Add11~2_combout  & (!\arithmetic_logic_unit|Add4~1 )) # (!\arithmetic_logic_unit|Add11~2_combout  & ((\arithmetic_logic_unit|Add4~1 ) # (GND)))
// \arithmetic_logic_unit|Add4~3  = CARRY((!\arithmetic_logic_unit|Add4~1 ) # (!\arithmetic_logic_unit|Add11~2_combout ))

	.dataa(\arithmetic_logic_unit|Add11~2_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\arithmetic_logic_unit|Add4~1 ),
	.combout(\arithmetic_logic_unit|Add4~2_combout ),
	.cout(\arithmetic_logic_unit|Add4~3 ));
// synopsys translate_off
defparam \arithmetic_logic_unit|Add4~2 .lut_mask = 16'h5A5F;
defparam \arithmetic_logic_unit|Add4~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X77_Y27_N4
cycloneive_lcell_comb \arithmetic_logic_unit|Add4~4 (
// Equation(s):
// \arithmetic_logic_unit|Add4~4_combout  = (\arithmetic_logic_unit|Add11~4_combout  & (\arithmetic_logic_unit|Add4~3  $ (GND))) # (!\arithmetic_logic_unit|Add11~4_combout  & (!\arithmetic_logic_unit|Add4~3  & VCC))
// \arithmetic_logic_unit|Add4~5  = CARRY((\arithmetic_logic_unit|Add11~4_combout  & !\arithmetic_logic_unit|Add4~3 ))

	.dataa(gnd),
	.datab(\arithmetic_logic_unit|Add11~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\arithmetic_logic_unit|Add4~3 ),
	.combout(\arithmetic_logic_unit|Add4~4_combout ),
	.cout(\arithmetic_logic_unit|Add4~5 ));
// synopsys translate_off
defparam \arithmetic_logic_unit|Add4~4 .lut_mask = 16'hC30C;
defparam \arithmetic_logic_unit|Add4~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X77_Y27_N6
cycloneive_lcell_comb \arithmetic_logic_unit|Add4~6 (
// Equation(s):
// \arithmetic_logic_unit|Add4~6_combout  = (\arithmetic_logic_unit|Add11~6_combout  & (!\arithmetic_logic_unit|Add4~5 )) # (!\arithmetic_logic_unit|Add11~6_combout  & ((\arithmetic_logic_unit|Add4~5 ) # (GND)))
// \arithmetic_logic_unit|Add4~7  = CARRY((!\arithmetic_logic_unit|Add4~5 ) # (!\arithmetic_logic_unit|Add11~6_combout ))

	.dataa(gnd),
	.datab(\arithmetic_logic_unit|Add11~6_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\arithmetic_logic_unit|Add4~5 ),
	.combout(\arithmetic_logic_unit|Add4~6_combout ),
	.cout(\arithmetic_logic_unit|Add4~7 ));
// synopsys translate_off
defparam \arithmetic_logic_unit|Add4~6 .lut_mask = 16'h3C3F;
defparam \arithmetic_logic_unit|Add4~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X77_Y27_N8
cycloneive_lcell_comb \arithmetic_logic_unit|Add4~8 (
// Equation(s):
// \arithmetic_logic_unit|Add4~8_combout  = (\arithmetic_logic_unit|Add11~8_combout  & (\arithmetic_logic_unit|Add4~7  $ (GND))) # (!\arithmetic_logic_unit|Add11~8_combout  & (!\arithmetic_logic_unit|Add4~7  & VCC))
// \arithmetic_logic_unit|Add4~9  = CARRY((\arithmetic_logic_unit|Add11~8_combout  & !\arithmetic_logic_unit|Add4~7 ))

	.dataa(\arithmetic_logic_unit|Add11~8_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\arithmetic_logic_unit|Add4~7 ),
	.combout(\arithmetic_logic_unit|Add4~8_combout ),
	.cout(\arithmetic_logic_unit|Add4~9 ));
// synopsys translate_off
defparam \arithmetic_logic_unit|Add4~8 .lut_mask = 16'hA50A;
defparam \arithmetic_logic_unit|Add4~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X77_Y27_N10
cycloneive_lcell_comb \arithmetic_logic_unit|Add4~10 (
// Equation(s):
// \arithmetic_logic_unit|Add4~10_combout  = (\arithmetic_logic_unit|Add11~10_combout  & (!\arithmetic_logic_unit|Add4~9 )) # (!\arithmetic_logic_unit|Add11~10_combout  & ((\arithmetic_logic_unit|Add4~9 ) # (GND)))
// \arithmetic_logic_unit|Add4~11  = CARRY((!\arithmetic_logic_unit|Add4~9 ) # (!\arithmetic_logic_unit|Add11~10_combout ))

	.dataa(\arithmetic_logic_unit|Add11~10_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\arithmetic_logic_unit|Add4~9 ),
	.combout(\arithmetic_logic_unit|Add4~10_combout ),
	.cout(\arithmetic_logic_unit|Add4~11 ));
// synopsys translate_off
defparam \arithmetic_logic_unit|Add4~10 .lut_mask = 16'h5A5F;
defparam \arithmetic_logic_unit|Add4~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X77_Y27_N12
cycloneive_lcell_comb \arithmetic_logic_unit|Add4~12 (
// Equation(s):
// \arithmetic_logic_unit|Add4~12_combout  = (\arithmetic_logic_unit|Add11~12_combout  & (\arithmetic_logic_unit|Add4~11  $ (GND))) # (!\arithmetic_logic_unit|Add11~12_combout  & (!\arithmetic_logic_unit|Add4~11  & VCC))
// \arithmetic_logic_unit|Add4~13  = CARRY((\arithmetic_logic_unit|Add11~12_combout  & !\arithmetic_logic_unit|Add4~11 ))

	.dataa(\arithmetic_logic_unit|Add11~12_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\arithmetic_logic_unit|Add4~11 ),
	.combout(\arithmetic_logic_unit|Add4~12_combout ),
	.cout(\arithmetic_logic_unit|Add4~13 ));
// synopsys translate_off
defparam \arithmetic_logic_unit|Add4~12 .lut_mask = 16'hA50A;
defparam \arithmetic_logic_unit|Add4~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X77_Y27_N14
cycloneive_lcell_comb \arithmetic_logic_unit|Add4~14 (
// Equation(s):
// \arithmetic_logic_unit|Add4~14_combout  = (\arithmetic_logic_unit|Add11~14_combout  & (!\arithmetic_logic_unit|Add4~13 )) # (!\arithmetic_logic_unit|Add11~14_combout  & ((\arithmetic_logic_unit|Add4~13 ) # (GND)))
// \arithmetic_logic_unit|Add4~15  = CARRY((!\arithmetic_logic_unit|Add4~13 ) # (!\arithmetic_logic_unit|Add11~14_combout ))

	.dataa(\arithmetic_logic_unit|Add11~14_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\arithmetic_logic_unit|Add4~13 ),
	.combout(\arithmetic_logic_unit|Add4~14_combout ),
	.cout(\arithmetic_logic_unit|Add4~15 ));
// synopsys translate_off
defparam \arithmetic_logic_unit|Add4~14 .lut_mask = 16'h5A5F;
defparam \arithmetic_logic_unit|Add4~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X77_Y27_N16
cycloneive_lcell_comb \arithmetic_logic_unit|Add4~16 (
// Equation(s):
// \arithmetic_logic_unit|Add4~16_combout  = (\arithmetic_logic_unit|Add11~16_combout  & (\arithmetic_logic_unit|Add4~15  $ (GND))) # (!\arithmetic_logic_unit|Add11~16_combout  & (!\arithmetic_logic_unit|Add4~15  & VCC))
// \arithmetic_logic_unit|Add4~17  = CARRY((\arithmetic_logic_unit|Add11~16_combout  & !\arithmetic_logic_unit|Add4~15 ))

	.dataa(\arithmetic_logic_unit|Add11~16_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\arithmetic_logic_unit|Add4~15 ),
	.combout(\arithmetic_logic_unit|Add4~16_combout ),
	.cout(\arithmetic_logic_unit|Add4~17 ));
// synopsys translate_off
defparam \arithmetic_logic_unit|Add4~16 .lut_mask = 16'hA50A;
defparam \arithmetic_logic_unit|Add4~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X77_Y27_N18
cycloneive_lcell_comb \arithmetic_logic_unit|Add4~18 (
// Equation(s):
// \arithmetic_logic_unit|Add4~18_combout  = (\arithmetic_logic_unit|Add11~18_combout  & (!\arithmetic_logic_unit|Add4~17 )) # (!\arithmetic_logic_unit|Add11~18_combout  & ((\arithmetic_logic_unit|Add4~17 ) # (GND)))
// \arithmetic_logic_unit|Add4~19  = CARRY((!\arithmetic_logic_unit|Add4~17 ) # (!\arithmetic_logic_unit|Add11~18_combout ))

	.dataa(gnd),
	.datab(\arithmetic_logic_unit|Add11~18_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\arithmetic_logic_unit|Add4~17 ),
	.combout(\arithmetic_logic_unit|Add4~18_combout ),
	.cout(\arithmetic_logic_unit|Add4~19 ));
// synopsys translate_off
defparam \arithmetic_logic_unit|Add4~18 .lut_mask = 16'h3C3F;
defparam \arithmetic_logic_unit|Add4~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X77_Y27_N20
cycloneive_lcell_comb \arithmetic_logic_unit|Add4~20 (
// Equation(s):
// \arithmetic_logic_unit|Add4~20_combout  = (\arithmetic_logic_unit|Add11~20_combout  & (\arithmetic_logic_unit|Add4~19  $ (GND))) # (!\arithmetic_logic_unit|Add11~20_combout  & (!\arithmetic_logic_unit|Add4~19  & VCC))
// \arithmetic_logic_unit|Add4~21  = CARRY((\arithmetic_logic_unit|Add11~20_combout  & !\arithmetic_logic_unit|Add4~19 ))

	.dataa(gnd),
	.datab(\arithmetic_logic_unit|Add11~20_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\arithmetic_logic_unit|Add4~19 ),
	.combout(\arithmetic_logic_unit|Add4~20_combout ),
	.cout(\arithmetic_logic_unit|Add4~21 ));
// synopsys translate_off
defparam \arithmetic_logic_unit|Add4~20 .lut_mask = 16'hC30C;
defparam \arithmetic_logic_unit|Add4~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X77_Y27_N22
cycloneive_lcell_comb \arithmetic_logic_unit|Add4~22 (
// Equation(s):
// \arithmetic_logic_unit|Add4~22_combout  = (\arithmetic_logic_unit|Add11~22_combout  & (!\arithmetic_logic_unit|Add4~21 )) # (!\arithmetic_logic_unit|Add11~22_combout  & ((\arithmetic_logic_unit|Add4~21 ) # (GND)))
// \arithmetic_logic_unit|Add4~23  = CARRY((!\arithmetic_logic_unit|Add4~21 ) # (!\arithmetic_logic_unit|Add11~22_combout ))

	.dataa(gnd),
	.datab(\arithmetic_logic_unit|Add11~22_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\arithmetic_logic_unit|Add4~21 ),
	.combout(\arithmetic_logic_unit|Add4~22_combout ),
	.cout(\arithmetic_logic_unit|Add4~23 ));
// synopsys translate_off
defparam \arithmetic_logic_unit|Add4~22 .lut_mask = 16'h3C3F;
defparam \arithmetic_logic_unit|Add4~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X77_Y27_N24
cycloneive_lcell_comb \arithmetic_logic_unit|Add4~24 (
// Equation(s):
// \arithmetic_logic_unit|Add4~24_combout  = (\arithmetic_logic_unit|Add11~24_combout  & (\arithmetic_logic_unit|Add4~23  $ (GND))) # (!\arithmetic_logic_unit|Add11~24_combout  & (!\arithmetic_logic_unit|Add4~23  & VCC))
// \arithmetic_logic_unit|Add4~25  = CARRY((\arithmetic_logic_unit|Add11~24_combout  & !\arithmetic_logic_unit|Add4~23 ))

	.dataa(gnd),
	.datab(\arithmetic_logic_unit|Add11~24_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\arithmetic_logic_unit|Add4~23 ),
	.combout(\arithmetic_logic_unit|Add4~24_combout ),
	.cout(\arithmetic_logic_unit|Add4~25 ));
// synopsys translate_off
defparam \arithmetic_logic_unit|Add4~24 .lut_mask = 16'hC30C;
defparam \arithmetic_logic_unit|Add4~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X77_Y27_N26
cycloneive_lcell_comb \arithmetic_logic_unit|Add4~26 (
// Equation(s):
// \arithmetic_logic_unit|Add4~26_combout  = (\arithmetic_logic_unit|Add11~26_combout  & (!\arithmetic_logic_unit|Add4~25 )) # (!\arithmetic_logic_unit|Add11~26_combout  & ((\arithmetic_logic_unit|Add4~25 ) # (GND)))
// \arithmetic_logic_unit|Add4~27  = CARRY((!\arithmetic_logic_unit|Add4~25 ) # (!\arithmetic_logic_unit|Add11~26_combout ))

	.dataa(\arithmetic_logic_unit|Add11~26_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\arithmetic_logic_unit|Add4~25 ),
	.combout(\arithmetic_logic_unit|Add4~26_combout ),
	.cout(\arithmetic_logic_unit|Add4~27 ));
// synopsys translate_off
defparam \arithmetic_logic_unit|Add4~26 .lut_mask = 16'h5A5F;
defparam \arithmetic_logic_unit|Add4~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X77_Y27_N28
cycloneive_lcell_comb \arithmetic_logic_unit|Add4~28 (
// Equation(s):
// \arithmetic_logic_unit|Add4~28_combout  = (\arithmetic_logic_unit|Add11~28_combout  & (\arithmetic_logic_unit|Add4~27  $ (GND))) # (!\arithmetic_logic_unit|Add11~28_combout  & (!\arithmetic_logic_unit|Add4~27  & VCC))
// \arithmetic_logic_unit|Add4~29  = CARRY((\arithmetic_logic_unit|Add11~28_combout  & !\arithmetic_logic_unit|Add4~27 ))

	.dataa(gnd),
	.datab(\arithmetic_logic_unit|Add11~28_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\arithmetic_logic_unit|Add4~27 ),
	.combout(\arithmetic_logic_unit|Add4~28_combout ),
	.cout(\arithmetic_logic_unit|Add4~29 ));
// synopsys translate_off
defparam \arithmetic_logic_unit|Add4~28 .lut_mask = 16'hC30C;
defparam \arithmetic_logic_unit|Add4~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X82_Y27_N6
cycloneive_lcell_comb \arithmetic_logic_unit|Mux5~5 (
// Equation(s):
// \arithmetic_logic_unit|Mux5~5_combout  = (\ctrl_unit|alu_op [2] & ((\arithmetic_logic_unit|Reg3[12]~25_combout  & (\arithmetic_logic_unit|Reg3~73_combout )) # (!\arithmetic_logic_unit|Reg3[12]~25_combout  & ((\arithmetic_logic_unit|Add4~28_combout ))))) # 
// (!\ctrl_unit|alu_op [2] & (!\arithmetic_logic_unit|Reg3[12]~25_combout ))

	.dataa(\ctrl_unit|alu_op [2]),
	.datab(\arithmetic_logic_unit|Reg3[12]~25_combout ),
	.datac(\arithmetic_logic_unit|Reg3~73_combout ),
	.datad(\arithmetic_logic_unit|Add4~28_combout ),
	.cin(gnd),
	.combout(\arithmetic_logic_unit|Mux5~5_combout ),
	.cout());
// synopsys translate_off
defparam \arithmetic_logic_unit|Mux5~5 .lut_mask = 16'hB391;
defparam \arithmetic_logic_unit|Mux5~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y27_N24
cycloneive_lcell_comb \arithmetic_logic_unit|Mux5~6 (
// Equation(s):
// \arithmetic_logic_unit|Mux5~6_combout  = (\arithmetic_logic_unit|Reg3[12]~26_combout  & (((\arithmetic_logic_unit|Mux5~5_combout )))) # (!\arithmetic_logic_unit|Reg3[12]~26_combout  & ((\arithmetic_logic_unit|Mux5~5_combout  & 
// (\arithmetic_logic_unit|sum1[14]~20_combout )) # (!\arithmetic_logic_unit|Mux5~5_combout  & ((\arithmetic_logic_unit|Add1~28_combout )))))

	.dataa(\arithmetic_logic_unit|sum1[14]~20_combout ),
	.datab(\arithmetic_logic_unit|Reg3[12]~26_combout ),
	.datac(\arithmetic_logic_unit|Add1~28_combout ),
	.datad(\arithmetic_logic_unit|Mux5~5_combout ),
	.cin(gnd),
	.combout(\arithmetic_logic_unit|Mux5~6_combout ),
	.cout());
// synopsys translate_off
defparam \arithmetic_logic_unit|Mux5~6 .lut_mask = 16'hEE30;
defparam \arithmetic_logic_unit|Mux5~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y27_N0
cycloneive_lcell_comb \arithmetic_logic_unit|Mux5~7 (
// Equation(s):
// \arithmetic_logic_unit|Mux5~7_combout  = (\arithmetic_logic_unit|Reg3[12]~66_combout  & ((\arithmetic_logic_unit|Reg3[12]~68_combout ) # ((\arithmetic_logic_unit|Mux5~4_combout )))) # (!\arithmetic_logic_unit|Reg3[12]~66_combout  & 
// (!\arithmetic_logic_unit|Reg3[12]~68_combout  & ((\arithmetic_logic_unit|Mux5~6_combout ))))

	.dataa(\arithmetic_logic_unit|Reg3[12]~66_combout ),
	.datab(\arithmetic_logic_unit|Reg3[12]~68_combout ),
	.datac(\arithmetic_logic_unit|Mux5~4_combout ),
	.datad(\arithmetic_logic_unit|Mux5~6_combout ),
	.cin(gnd),
	.combout(\arithmetic_logic_unit|Mux5~7_combout ),
	.cout());
// synopsys translate_off
defparam \arithmetic_logic_unit|Mux5~7 .lut_mask = 16'hB9A8;
defparam \arithmetic_logic_unit|Mux5~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y27_N4
cycloneive_lcell_comb \arithmetic_logic_unit|Mux5~8 (
// Equation(s):
// \arithmetic_logic_unit|Mux5~8_combout  = (\arithmetic_logic_unit|Reg3[12]~68_combout  & (\s_bus[14]~165_combout  & ((\Mux33~9_combout ) # (\arithmetic_logic_unit|Mux5~7_combout )))) # (!\arithmetic_logic_unit|Reg3[12]~68_combout  & 
// (((\arithmetic_logic_unit|Mux5~7_combout ))))

	.dataa(\s_bus[14]~165_combout ),
	.datab(\Mux33~9_combout ),
	.datac(\arithmetic_logic_unit|Reg3[12]~68_combout ),
	.datad(\arithmetic_logic_unit|Mux5~7_combout ),
	.cin(gnd),
	.combout(\arithmetic_logic_unit|Mux5~8_combout ),
	.cout());
// synopsys translate_off
defparam \arithmetic_logic_unit|Mux5~8 .lut_mask = 16'hAF80;
defparam \arithmetic_logic_unit|Mux5~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y27_N26
cycloneive_lcell_comb \arithmetic_logic_unit|Reg3[10]~58 (
// Equation(s):
// \arithmetic_logic_unit|Reg3[10]~58_combout  = (\ctrl_unit|alu_op [4] & (((\ctrl_unit|alu_op [2])))) # (!\ctrl_unit|alu_op [4] & (\ctrl_unit|alu_op [0] & (!\ctrl_unit|alu_op [1] & !\ctrl_unit|alu_op [2])))

	.dataa(\ctrl_unit|alu_op [4]),
	.datab(\ctrl_unit|alu_op [0]),
	.datac(\ctrl_unit|alu_op [1]),
	.datad(\ctrl_unit|alu_op [2]),
	.cin(gnd),
	.combout(\arithmetic_logic_unit|Reg3[10]~58_combout ),
	.cout());
// synopsys translate_off
defparam \arithmetic_logic_unit|Reg3[10]~58 .lut_mask = 16'hAA04;
defparam \arithmetic_logic_unit|Reg3[10]~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y27_N20
cycloneive_lcell_comb \arithmetic_logic_unit|Reg3[10]~59 (
// Equation(s):
// \arithmetic_logic_unit|Reg3[10]~59_combout  = (!\ctrl_unit|alu_op [5] & ((!\ctrl_unit|alu_op [3]) # (!\arithmetic_logic_unit|Reg3[10]~58_combout )))

	.dataa(\arithmetic_logic_unit|Reg3[10]~58_combout ),
	.datab(\ctrl_unit|alu_op [5]),
	.datac(gnd),
	.datad(\ctrl_unit|alu_op [3]),
	.cin(gnd),
	.combout(\arithmetic_logic_unit|Reg3[10]~59_combout ),
	.cout());
// synopsys translate_off
defparam \arithmetic_logic_unit|Reg3[10]~59 .lut_mask = 16'h1133;
defparam \arithmetic_logic_unit|Reg3[10]~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X82_Y27_N5
dffeas \arithmetic_logic_unit|Reg3[14] (
	.clk(\ctrl_unit|enables[15]~clkctrl_outclk ),
	.d(\arithmetic_logic_unit|Mux5~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\arithmetic_logic_unit|Reg3[10]~59_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\arithmetic_logic_unit|Reg3 [14]),
	.prn(vcc));
// synopsys translate_off
defparam \arithmetic_logic_unit|Reg3[14] .is_wysiwyg = "true";
defparam \arithmetic_logic_unit|Reg3[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y24_N25
dffeas \arithmetic_logic_unit|result[14] (
	.clk(\ctrl_unit|enables[15]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\arithmetic_logic_unit|Reg3 [14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\arithmetic_logic_unit|result [14]),
	.prn(vcc));
// synopsys translate_off
defparam \arithmetic_logic_unit|result[14] .is_wysiwyg = "true";
defparam \arithmetic_logic_unit|result[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y24_N2
cycloneive_lcell_comb \reg_file~35 (
// Equation(s):
// \reg_file~35_combout  = (\reg_file~2_combout  & (\reg_file~1_combout  & (\byte_manipulator|dst_out [14]))) # (!\reg_file~2_combout  & (((\arithmetic_logic_unit|result [14])) # (!\reg_file~1_combout )))

	.dataa(\reg_file~2_combout ),
	.datab(\reg_file~1_combout ),
	.datac(\byte_manipulator|dst_out [14]),
	.datad(\arithmetic_logic_unit|result [14]),
	.cin(gnd),
	.combout(\reg_file~35_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file~35 .lut_mask = 16'hD591;
defparam \reg_file~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y24_N30
cycloneive_lcell_comb \mdr[14]~6 (
// Equation(s):
// \mdr[14]~6_combout  = (\reg_file~71_combout  & (\instr_reg[14]~1_combout )) # (!\reg_file~71_combout  & ((\arithmetic_logic_unit|result [14])))

	.dataa(\instr_reg[14]~1_combout ),
	.datab(\reg_file~71_combout ),
	.datac(gnd),
	.datad(\arithmetic_logic_unit|result [14]),
	.cin(gnd),
	.combout(\mdr[14]~6_combout ),
	.cout());
// synopsys translate_off
defparam \mdr[14]~6 .lut_mask = 16'hBB88;
defparam \mdr[14]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y24_N24
cycloneive_lcell_comb \ctrl_unit|Selector54~0 (
// Equation(s):
// \ctrl_unit|Selector54~0_combout  = (\ID|OP [0] & (\ID|DST [2])) # (!\ID|OP [0] & ((\ID|SRCCON [2])))

	.dataa(gnd),
	.datab(\ID|OP [0]),
	.datac(\ID|DST [2]),
	.datad(\ID|SRCCON [2]),
	.cin(gnd),
	.combout(\ctrl_unit|Selector54~0_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|Selector54~0 .lut_mask = 16'hF3C0;
defparam \ctrl_unit|Selector54~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y25_N12
cycloneive_lcell_comb \ctrl_unit|addr_rnum_src[0]~3 (
// Equation(s):
// \ctrl_unit|addr_rnum_src[0]~3_combout  = (\ctrl_unit|addr_rnum_src[0]~2_combout  & (!\ID|PRPO~q  & \ctrl_unit|data_bus_ctrl~22_combout ))

	.dataa(\ctrl_unit|addr_rnum_src[0]~2_combout ),
	.datab(\ID|PRPO~q ),
	.datac(gnd),
	.datad(\ctrl_unit|data_bus_ctrl~22_combout ),
	.cin(gnd),
	.combout(\ctrl_unit|addr_rnum_src[0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|addr_rnum_src[0]~3 .lut_mask = 16'h2200;
defparam \ctrl_unit|addr_rnum_src[0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y25_N13
dffeas \ctrl_unit|addr_rnum_src[2] (
	.clk(\Clock~clkctrl_outclk ),
	.d(gnd),
	.asdata(\ctrl_unit|Selector54~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ctrl_unit|addr_rnum_src[0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ctrl_unit|addr_rnum_src [2]),
	.prn(vcc));
// synopsys translate_off
defparam \ctrl_unit|addr_rnum_src[2] .is_wysiwyg = "true";
defparam \ctrl_unit|addr_rnum_src[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y25_N20
cycloneive_lcell_comb \ctrl_unit|Selector55~0 (
// Equation(s):
// \ctrl_unit|Selector55~0_combout  = (\ID|OP [0] & (\ID|DST [1])) # (!\ID|OP [0] & ((\ID|SRCCON [1])))

	.dataa(\ID|DST [1]),
	.datab(\ID|OP [0]),
	.datac(gnd),
	.datad(\ID|SRCCON [1]),
	.cin(gnd),
	.combout(\ctrl_unit|Selector55~0_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|Selector55~0 .lut_mask = 16'hBB88;
defparam \ctrl_unit|Selector55~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y25_N29
dffeas \ctrl_unit|addr_rnum_src[1] (
	.clk(\Clock~clkctrl_outclk ),
	.d(gnd),
	.asdata(\ctrl_unit|Selector55~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ctrl_unit|addr_rnum_src[0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ctrl_unit|addr_rnum_src [1]),
	.prn(vcc));
// synopsys translate_off
defparam \ctrl_unit|addr_rnum_src[1] .is_wysiwyg = "true";
defparam \ctrl_unit|addr_rnum_src[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y24_N16
cycloneive_lcell_comb \ctrl_unit|Selector56~0 (
// Equation(s):
// \ctrl_unit|Selector56~0_combout  = (\ID|OP [0] & ((\ID|DST [0]))) # (!\ID|OP [0] & (\ID|SRCCON [0]))

	.dataa(\ID|OP [0]),
	.datab(\ID|SRCCON [0]),
	.datac(\ID|DST [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\ctrl_unit|Selector56~0_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|Selector56~0 .lut_mask = 16'hE4E4;
defparam \ctrl_unit|Selector56~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y25_N21
dffeas \ctrl_unit|addr_rnum_src[0] (
	.clk(\Clock~clkctrl_outclk ),
	.d(gnd),
	.asdata(\ctrl_unit|Selector56~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ctrl_unit|addr_rnum_src[0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ctrl_unit|addr_rnum_src [0]),
	.prn(vcc));
// synopsys translate_off
defparam \ctrl_unit|addr_rnum_src[0] .is_wysiwyg = "true";
defparam \ctrl_unit|addr_rnum_src[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y21_N8
cycloneive_lcell_comb \mar~73 (
// Equation(s):
// \mar~73_combout  = (\ctrl_unit|addr_rnum_src [1] & (((\ctrl_unit|addr_rnum_src [0])))) # (!\ctrl_unit|addr_rnum_src [1] & ((\ctrl_unit|addr_rnum_src [0] & (\reg_file[1][14]~q )) # (!\ctrl_unit|addr_rnum_src [0] & ((\reg_file[0][14]~q )))))

	.dataa(\ctrl_unit|addr_rnum_src [1]),
	.datab(\reg_file[1][14]~q ),
	.datac(\reg_file[0][14]~q ),
	.datad(\ctrl_unit|addr_rnum_src [0]),
	.cin(gnd),
	.combout(\mar~73_combout ),
	.cout());
// synopsys translate_off
defparam \mar~73 .lut_mask = 16'hEE50;
defparam \mar~73 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y21_N12
cycloneive_lcell_comb \mar~74 (
// Equation(s):
// \mar~74_combout  = (\mar~73_combout  & (((\reg_file[3][14]~q )) # (!\ctrl_unit|addr_rnum_src [1]))) # (!\mar~73_combout  & (\ctrl_unit|addr_rnum_src [1] & ((\reg_file[2][14]~q ))))

	.dataa(\mar~73_combout ),
	.datab(\ctrl_unit|addr_rnum_src [1]),
	.datac(\reg_file[3][14]~q ),
	.datad(\reg_file[2][14]~q ),
	.cin(gnd),
	.combout(\mar~74_combout ),
	.cout());
// synopsys translate_off
defparam \mar~74 .lut_mask = 16'hE6A2;
defparam \mar~74 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y21_N18
cycloneive_lcell_comb \mar~75 (
// Equation(s):
// \mar~75_combout  = (\ctrl_unit|addr_rnum_src [0] & (((\ctrl_unit|addr_rnum_src [1])))) # (!\ctrl_unit|addr_rnum_src [0] & ((\ctrl_unit|addr_rnum_src [1] & (\reg_file[6][14]~q )) # (!\ctrl_unit|addr_rnum_src [1] & ((\reg_file[4][14]~q )))))

	.dataa(\reg_file[6][14]~q ),
	.datab(\ctrl_unit|addr_rnum_src [0]),
	.datac(\reg_file[4][14]~q ),
	.datad(\ctrl_unit|addr_rnum_src [1]),
	.cin(gnd),
	.combout(\mar~75_combout ),
	.cout());
// synopsys translate_off
defparam \mar~75 .lut_mask = 16'hEE30;
defparam \mar~75 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y21_N0
cycloneive_lcell_comb \mar~76 (
// Equation(s):
// \mar~76_combout  = (\ctrl_unit|addr_rnum_src [0] & ((\mar~75_combout  & ((\reg_file[7][14]~q ))) # (!\mar~75_combout  & (\reg_file[5][14]~q )))) # (!\ctrl_unit|addr_rnum_src [0] & (((\mar~75_combout ))))

	.dataa(\reg_file[5][14]~q ),
	.datab(\ctrl_unit|addr_rnum_src [0]),
	.datac(\reg_file[7][14]~q ),
	.datad(\mar~75_combout ),
	.cin(gnd),
	.combout(\mar~76_combout ),
	.cout());
// synopsys translate_off
defparam \mar~76 .lut_mask = 16'hF388;
defparam \mar~76 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y21_N2
cycloneive_lcell_comb \mar[14]~14 (
// Equation(s):
// \mar[14]~14_combout  = (\ctrl_unit|addr_rnum_src [2] & ((\mar~76_combout ))) # (!\ctrl_unit|addr_rnum_src [2] & (\mar~74_combout ))

	.dataa(\ctrl_unit|addr_rnum_src [2]),
	.datab(\mar~74_combout ),
	.datac(gnd),
	.datad(\mar~76_combout ),
	.cin(gnd),
	.combout(\mar[14]~14_combout ),
	.cout());
// synopsys translate_off
defparam \mar[14]~14 .lut_mask = 16'hEE44;
defparam \mar[14]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y25_N22
cycloneive_lcell_comb \ctrl_unit|addr_bus_ctrl~1 (
// Equation(s):
// \ctrl_unit|addr_bus_ctrl~1_combout  = (\ctrl_unit|data_bus_ctrl~21_combout  & (((\ctrl_unit|Selector33~2_combout ) # (!\ctrl_unit|ctrl_reg_bus~3_combout )) # (!\ctrl_unit|cpucycle [0])))

	.dataa(\ctrl_unit|cpucycle [0]),
	.datab(\ctrl_unit|Selector33~2_combout ),
	.datac(\ctrl_unit|data_bus_ctrl~21_combout ),
	.datad(\ctrl_unit|ctrl_reg_bus~3_combout ),
	.cin(gnd),
	.combout(\ctrl_unit|addr_bus_ctrl~1_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|addr_bus_ctrl~1 .lut_mask = 16'hD0F0;
defparam \ctrl_unit|addr_bus_ctrl~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y25_N23
dffeas \ctrl_unit|addr_bus_ctrl[4] (
	.clk(\Clock~clkctrl_outclk ),
	.d(\ctrl_unit|addr_bus_ctrl~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ctrl_unit|addr_bus_ctrl [4]),
	.prn(vcc));
// synopsys translate_off
defparam \ctrl_unit|addr_bus_ctrl[4] .is_wysiwyg = "true";
defparam \ctrl_unit|addr_bus_ctrl[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y25_N10
cycloneive_lcell_comb \ctrl_unit|WideOr18~0 (
// Equation(s):
// \ctrl_unit|WideOr18~0_combout  = (\ID|OP [4]) # ((\ID|OP [3]) # (\ID|OP [2] $ (\ID|OP [1])))

	.dataa(\ID|OP [4]),
	.datab(\ID|OP [3]),
	.datac(\ID|OP [2]),
	.datad(\ID|OP [1]),
	.cin(gnd),
	.combout(\ctrl_unit|WideOr18~0_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|WideOr18~0 .lut_mask = 16'hEFFE;
defparam \ctrl_unit|WideOr18~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y25_N24
cycloneive_lcell_comb \ctrl_unit|addr_bus_ctrl~0 (
// Equation(s):
// \ctrl_unit|addr_bus_ctrl~0_combout  = (\ctrl_unit|data_bus_ctrl~21_combout  & ((\ctrl_unit|WideOr18~0_combout ) # (!\ctrl_unit|data_bus_ctrl~22_combout )))

	.dataa(\ctrl_unit|data_bus_ctrl~22_combout ),
	.datab(gnd),
	.datac(\ctrl_unit|data_bus_ctrl~21_combout ),
	.datad(\ctrl_unit|WideOr18~0_combout ),
	.cin(gnd),
	.combout(\ctrl_unit|addr_bus_ctrl~0_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|addr_bus_ctrl~0 .lut_mask = 16'hF050;
defparam \ctrl_unit|addr_bus_ctrl~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y25_N25
dffeas \ctrl_unit|addr_bus_ctrl[0] (
	.clk(\Clock~clkctrl_outclk ),
	.d(\ctrl_unit|addr_bus_ctrl~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ctrl_unit|addr_bus_ctrl [0]),
	.prn(vcc));
// synopsys translate_off
defparam \ctrl_unit|addr_bus_ctrl[0] .is_wysiwyg = "true";
defparam \ctrl_unit|addr_bus_ctrl[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y21_N4
cycloneive_lcell_comb \Equal10~0 (
// Equation(s):
// \Equal10~0_combout  = (\ctrl_unit|addr_bus_ctrl [4]) # (\ctrl_unit|addr_bus_ctrl [0])

	.dataa(gnd),
	.datab(gnd),
	.datac(\ctrl_unit|addr_bus_ctrl [4]),
	.datad(\ctrl_unit|addr_bus_ctrl [0]),
	.cin(gnd),
	.combout(\Equal10~0_combout ),
	.cout());
// synopsys translate_off
defparam \Equal10~0 .lut_mask = 16'hFFF0;
defparam \Equal10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y24_N12
cycloneive_lcell_comb \reg_file~72 (
// Equation(s):
// \reg_file~72_combout  = (!\ctrl_unit|data_bus_ctrl [5] & \ctrl_unit|data_bus_ctrl [3])

	.dataa(gnd),
	.datab(gnd),
	.datac(\ctrl_unit|data_bus_ctrl [5]),
	.datad(\ctrl_unit|data_bus_ctrl [3]),
	.cin(gnd),
	.combout(\reg_file~72_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file~72 .lut_mask = 16'h0F00;
defparam \reg_file~72 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y21_N10
cycloneive_lcell_comb \mar[15]~20 (
// Equation(s):
// \mar[15]~20_combout  = (!\ctrl_unit|addr_bus_ctrl [0] & (((\ctrl_unit|data_bus_ctrl [4] & \reg_file~72_combout )) # (!\ctrl_unit|addr_bus_ctrl [4])))

	.dataa(\ctrl_unit|data_bus_ctrl [4]),
	.datab(\ctrl_unit|addr_bus_ctrl [0]),
	.datac(\ctrl_unit|addr_bus_ctrl [4]),
	.datad(\reg_file~72_combout ),
	.cin(gnd),
	.combout(\mar[15]~20_combout ),
	.cout());
// synopsys translate_off
defparam \mar[15]~20 .lut_mask = 16'h2303;
defparam \mar[15]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y21_N3
dffeas \mar[14] (
	.clk(!\Clock~clkctrl_outclk ),
	.d(\mar[14]~14_combout ),
	.asdata(\arithmetic_logic_unit|result [14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\Equal10~0_combout ),
	.ena(\mar[15]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(mar[14]),
	.prn(vcc));
// synopsys translate_off
defparam \mar[14] .is_wysiwyg = "true";
defparam \mar[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y19_N4
cycloneive_lcell_comb \mar~16 (
// Equation(s):
// \mar~16_combout  = (\ctrl_unit|addr_rnum_src [0] & (((\reg_file[1][13]~q ) # (\ctrl_unit|addr_rnum_src [1])))) # (!\ctrl_unit|addr_rnum_src [0] & (\reg_file[0][13]~q  & ((!\ctrl_unit|addr_rnum_src [1]))))

	.dataa(\ctrl_unit|addr_rnum_src [0]),
	.datab(\reg_file[0][13]~q ),
	.datac(\reg_file[1][13]~q ),
	.datad(\ctrl_unit|addr_rnum_src [1]),
	.cin(gnd),
	.combout(\mar~16_combout ),
	.cout());
// synopsys translate_off
defparam \mar~16 .lut_mask = 16'hAAE4;
defparam \mar~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y19_N22
cycloneive_lcell_comb \mar~17 (
// Equation(s):
// \mar~17_combout  = (\mar~16_combout  & (((\reg_file[3][13]~q ) # (!\ctrl_unit|addr_rnum_src [1])))) # (!\mar~16_combout  & (\reg_file[2][13]~q  & ((\ctrl_unit|addr_rnum_src [1]))))

	.dataa(\reg_file[2][13]~q ),
	.datab(\reg_file[3][13]~q ),
	.datac(\mar~16_combout ),
	.datad(\ctrl_unit|addr_rnum_src [1]),
	.cin(gnd),
	.combout(\mar~17_combout ),
	.cout());
// synopsys translate_off
defparam \mar~17 .lut_mask = 16'hCAF0;
defparam \mar~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y20_N2
cycloneive_lcell_comb \mar~18 (
// Equation(s):
// \mar~18_combout  = (\ctrl_unit|addr_rnum_src [1] & ((\reg_file[6][13]~q ) # ((\ctrl_unit|addr_rnum_src [0])))) # (!\ctrl_unit|addr_rnum_src [1] & (((\reg_file[4][13]~q  & !\ctrl_unit|addr_rnum_src [0]))))

	.dataa(\reg_file[6][13]~q ),
	.datab(\reg_file[4][13]~q ),
	.datac(\ctrl_unit|addr_rnum_src [1]),
	.datad(\ctrl_unit|addr_rnum_src [0]),
	.cin(gnd),
	.combout(\mar~18_combout ),
	.cout());
// synopsys translate_off
defparam \mar~18 .lut_mask = 16'hF0AC;
defparam \mar~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y20_N0
cycloneive_lcell_comb \mar~19 (
// Equation(s):
// \mar~19_combout  = (\ctrl_unit|addr_rnum_src [0] & ((\mar~18_combout  & ((\reg_file[7][13]~q ))) # (!\mar~18_combout  & (\reg_file[5][13]~q )))) # (!\ctrl_unit|addr_rnum_src [0] & (((\mar~18_combout ))))

	.dataa(\ctrl_unit|addr_rnum_src [0]),
	.datab(\reg_file[5][13]~q ),
	.datac(\reg_file[7][13]~q ),
	.datad(\mar~18_combout ),
	.cin(gnd),
	.combout(\mar~19_combout ),
	.cout());
// synopsys translate_off
defparam \mar~19 .lut_mask = 16'hF588;
defparam \mar~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y25_N28
cycloneive_lcell_comb \mar[13]~13 (
// Equation(s):
// \mar[13]~13_combout  = (\ctrl_unit|addr_rnum_src [2] & ((\mar~19_combout ))) # (!\ctrl_unit|addr_rnum_src [2] & (\mar~17_combout ))

	.dataa(\mar~17_combout ),
	.datab(\ctrl_unit|addr_rnum_src [2]),
	.datac(gnd),
	.datad(\mar~19_combout ),
	.cin(gnd),
	.combout(\mar[13]~13_combout ),
	.cout());
// synopsys translate_off
defparam \mar[13]~13 .lut_mask = 16'hEE22;
defparam \mar[13]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y25_N29
dffeas \mar[13] (
	.clk(!\Clock~clkctrl_outclk ),
	.d(\mar[13]~13_combout ),
	.asdata(\arithmetic_logic_unit|result [13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\Equal10~0_combout ),
	.ena(\mar[15]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(mar[13]),
	.prn(vcc));
// synopsys translate_off
defparam \mar[13] .is_wysiwyg = "true";
defparam \mar[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y20_N10
cycloneive_lcell_comb \mar~23 (
// Equation(s):
// \mar~23_combout  = (\ctrl_unit|addr_rnum_src [0] & (\ctrl_unit|addr_rnum_src [1])) # (!\ctrl_unit|addr_rnum_src [0] & ((\ctrl_unit|addr_rnum_src [1] & ((\reg_file[6][12]~q ))) # (!\ctrl_unit|addr_rnum_src [1] & (\reg_file[4][12]~q ))))

	.dataa(\ctrl_unit|addr_rnum_src [0]),
	.datab(\ctrl_unit|addr_rnum_src [1]),
	.datac(\reg_file[4][12]~q ),
	.datad(\reg_file[6][12]~q ),
	.cin(gnd),
	.combout(\mar~23_combout ),
	.cout());
// synopsys translate_off
defparam \mar~23 .lut_mask = 16'hDC98;
defparam \mar~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y20_N22
cycloneive_lcell_comb \mar~24 (
// Equation(s):
// \mar~24_combout  = (\ctrl_unit|addr_rnum_src [0] & ((\mar~23_combout  & (\reg_file[7][12]~q )) # (!\mar~23_combout  & ((\reg_file[5][12]~q ))))) # (!\ctrl_unit|addr_rnum_src [0] & (((\mar~23_combout ))))

	.dataa(\ctrl_unit|addr_rnum_src [0]),
	.datab(\reg_file[7][12]~q ),
	.datac(\reg_file[5][12]~q ),
	.datad(\mar~23_combout ),
	.cin(gnd),
	.combout(\mar~24_combout ),
	.cout());
// synopsys translate_off
defparam \mar~24 .lut_mask = 16'hDDA0;
defparam \mar~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y19_N22
cycloneive_lcell_comb \mar~21 (
// Equation(s):
// \mar~21_combout  = (\ctrl_unit|addr_rnum_src [1] & (((\ctrl_unit|addr_rnum_src [0])))) # (!\ctrl_unit|addr_rnum_src [1] & ((\ctrl_unit|addr_rnum_src [0] & (\reg_file[1][12]~q )) # (!\ctrl_unit|addr_rnum_src [0] & ((\reg_file[0][12]~q )))))

	.dataa(\ctrl_unit|addr_rnum_src [1]),
	.datab(\reg_file[1][12]~q ),
	.datac(\reg_file[0][12]~q ),
	.datad(\ctrl_unit|addr_rnum_src [0]),
	.cin(gnd),
	.combout(\mar~21_combout ),
	.cout());
// synopsys translate_off
defparam \mar~21 .lut_mask = 16'hEE50;
defparam \mar~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y20_N16
cycloneive_lcell_comb \mar~22 (
// Equation(s):
// \mar~22_combout  = (\mar~21_combout  & ((\reg_file[3][12]~q ) # ((!\ctrl_unit|addr_rnum_src [1])))) # (!\mar~21_combout  & (((\reg_file[2][12]~q  & \ctrl_unit|addr_rnum_src [1]))))

	.dataa(\mar~21_combout ),
	.datab(\reg_file[3][12]~q ),
	.datac(\reg_file[2][12]~q ),
	.datad(\ctrl_unit|addr_rnum_src [1]),
	.cin(gnd),
	.combout(\mar~22_combout ),
	.cout());
// synopsys translate_off
defparam \mar~22 .lut_mask = 16'hD8AA;
defparam \mar~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y22_N24
cycloneive_lcell_comb \mar[12]~12 (
// Equation(s):
// \mar[12]~12_combout  = (\ctrl_unit|addr_rnum_src [2] & (\mar~24_combout )) # (!\ctrl_unit|addr_rnum_src [2] & ((\mar~22_combout )))

	.dataa(\ctrl_unit|addr_rnum_src [2]),
	.datab(\mar~24_combout ),
	.datac(gnd),
	.datad(\mar~22_combout ),
	.cin(gnd),
	.combout(\mar[12]~12_combout ),
	.cout());
// synopsys translate_off
defparam \mar[12]~12 .lut_mask = 16'hDD88;
defparam \mar[12]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y27_N10
cycloneive_lcell_comb \arithmetic_logic_unit|ShiftLeft0~8 (
// Equation(s):
// \arithmetic_logic_unit|ShiftLeft0~8_combout  = (!\Mux46~9_combout  & (!\Mux44~9_combout  & (\Mux45~9_combout  & \arithmetic_logic_unit|Reg3[10]~14_combout )))

	.dataa(\Mux46~9_combout ),
	.datab(\Mux44~9_combout ),
	.datac(\Mux45~9_combout ),
	.datad(\arithmetic_logic_unit|Reg3[10]~14_combout ),
	.cin(gnd),
	.combout(\arithmetic_logic_unit|ShiftLeft0~8_combout ),
	.cout());
// synopsys translate_off
defparam \arithmetic_logic_unit|ShiftLeft0~8 .lut_mask = 16'h1000;
defparam \arithmetic_logic_unit|ShiftLeft0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y27_N24
cycloneive_lcell_comb \arithmetic_logic_unit|Reg3~64 (
// Equation(s):
// \arithmetic_logic_unit|Reg3~64_combout  = (!\Mux47~9_combout  & (\s_bus[12]~120_combout  & \arithmetic_logic_unit|ShiftLeft0~8_combout ))

	.dataa(gnd),
	.datab(\Mux47~9_combout ),
	.datac(\s_bus[12]~120_combout ),
	.datad(\arithmetic_logic_unit|ShiftLeft0~8_combout ),
	.cin(gnd),
	.combout(\arithmetic_logic_unit|Reg3~64_combout ),
	.cout());
// synopsys translate_off
defparam \arithmetic_logic_unit|Reg3~64 .lut_mask = 16'h3000;
defparam \arithmetic_logic_unit|Reg3~64 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y27_N22
cycloneive_lcell_comb \arithmetic_logic_unit|Mux7~3 (
// Equation(s):
// \arithmetic_logic_unit|Mux7~3_combout  = (\arithmetic_logic_unit|Reg3[12]~47_combout  & (((!\arithmetic_logic_unit|Reg3[10]~54_combout )))) # (!\arithmetic_logic_unit|Reg3[12]~47_combout  & ((\arithmetic_logic_unit|Reg3[10]~54_combout  & 
// (\s_bus[13]~154_combout )) # (!\arithmetic_logic_unit|Reg3[10]~54_combout  & ((\arithmetic_logic_unit|Add11~24_combout )))))

	.dataa(\s_bus[13]~154_combout ),
	.datab(\arithmetic_logic_unit|Reg3[12]~47_combout ),
	.datac(\arithmetic_logic_unit|Reg3[10]~54_combout ),
	.datad(\arithmetic_logic_unit|Add11~24_combout ),
	.cin(gnd),
	.combout(\arithmetic_logic_unit|Mux7~3_combout ),
	.cout());
// synopsys translate_off
defparam \arithmetic_logic_unit|Mux7~3 .lut_mask = 16'h2F2C;
defparam \arithmetic_logic_unit|Mux7~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y27_N0
cycloneive_lcell_comb \arithmetic_logic_unit|Mux7~0 (
// Equation(s):
// \arithmetic_logic_unit|Mux7~0_combout  = (\arithmetic_logic_unit|Reg3[10]~53_combout  & (\arithmetic_logic_unit|ShiftLeft0~8_combout  & ((!\Mux47~9_combout )))) # (!\arithmetic_logic_unit|Reg3[10]~53_combout  & (((\Mux35~9_combout ))))

	.dataa(\arithmetic_logic_unit|ShiftLeft0~8_combout ),
	.datab(\arithmetic_logic_unit|Reg3[10]~53_combout ),
	.datac(\Mux35~9_combout ),
	.datad(\Mux47~9_combout ),
	.cin(gnd),
	.combout(\arithmetic_logic_unit|Mux7~0_combout ),
	.cout());
// synopsys translate_off
defparam \arithmetic_logic_unit|Mux7~0 .lut_mask = 16'h30B8;
defparam \arithmetic_logic_unit|Mux7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y27_N14
cycloneive_lcell_comb \arithmetic_logic_unit|Mux7~1 (
// Equation(s):
// \arithmetic_logic_unit|Mux7~1_combout  = (\arithmetic_logic_unit|Reg3[10]~42_combout  & (\arithmetic_logic_unit|Reg3[10]~53_combout )) # (!\arithmetic_logic_unit|Reg3[10]~42_combout  & ((\arithmetic_logic_unit|Mux7~0_combout  & 
// (!\arithmetic_logic_unit|Reg3[10]~53_combout )) # (!\arithmetic_logic_unit|Mux7~0_combout  & ((\s_bus[12]~120_combout )))))

	.dataa(\arithmetic_logic_unit|Reg3[10]~42_combout ),
	.datab(\arithmetic_logic_unit|Reg3[10]~53_combout ),
	.datac(\s_bus[12]~120_combout ),
	.datad(\arithmetic_logic_unit|Mux7~0_combout ),
	.cin(gnd),
	.combout(\arithmetic_logic_unit|Mux7~1_combout ),
	.cout());
// synopsys translate_off
defparam \arithmetic_logic_unit|Mux7~1 .lut_mask = 16'h99D8;
defparam \arithmetic_logic_unit|Mux7~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y27_N6
cycloneive_lcell_comb \arithmetic_logic_unit|ShiftLeft0~9 (
// Equation(s):
// \arithmetic_logic_unit|ShiftLeft0~9_combout  = (\arithmetic_logic_unit|Reg3[10]~14_combout  & (!\Mux47~9_combout  & \arithmetic_logic_unit|ShiftLeft0~8_combout ))

	.dataa(\arithmetic_logic_unit|Reg3[10]~14_combout ),
	.datab(\Mux47~9_combout ),
	.datac(gnd),
	.datad(\arithmetic_logic_unit|ShiftLeft0~8_combout ),
	.cin(gnd),
	.combout(\arithmetic_logic_unit|ShiftLeft0~9_combout ),
	.cout());
// synopsys translate_off
defparam \arithmetic_logic_unit|ShiftLeft0~9 .lut_mask = 16'h2200;
defparam \arithmetic_logic_unit|ShiftLeft0~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y27_N12
cycloneive_lcell_comb \arithmetic_logic_unit|Mux7~2 (
// Equation(s):
// \arithmetic_logic_unit|Mux7~2_combout  = (\arithmetic_logic_unit|Reg3[10]~42_combout  & ((\s_bus[12]~120_combout ) # ((!\arithmetic_logic_unit|Mux7~1_combout  & \arithmetic_logic_unit|ShiftLeft0~9_combout )))) # 
// (!\arithmetic_logic_unit|Reg3[10]~42_combout  & (\arithmetic_logic_unit|Mux7~1_combout ))

	.dataa(\arithmetic_logic_unit|Reg3[10]~42_combout ),
	.datab(\arithmetic_logic_unit|Mux7~1_combout ),
	.datac(\s_bus[12]~120_combout ),
	.datad(\arithmetic_logic_unit|ShiftLeft0~9_combout ),
	.cin(gnd),
	.combout(\arithmetic_logic_unit|Mux7~2_combout ),
	.cout());
// synopsys translate_off
defparam \arithmetic_logic_unit|Mux7~2 .lut_mask = 16'hE6E4;
defparam \arithmetic_logic_unit|Mux7~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y27_N8
cycloneive_lcell_comb \arithmetic_logic_unit|Mux7~4 (
// Equation(s):
// \arithmetic_logic_unit|Mux7~4_combout  = (\arithmetic_logic_unit|Reg3[10]~77_combout  & ((\arithmetic_logic_unit|Mux7~3_combout  & ((\arithmetic_logic_unit|Mux7~2_combout ))) # (!\arithmetic_logic_unit|Mux7~3_combout  & 
// (\arithmetic_logic_unit|Reg3~64_combout )))) # (!\arithmetic_logic_unit|Reg3[10]~77_combout  & (((\arithmetic_logic_unit|Mux7~3_combout ))))

	.dataa(\arithmetic_logic_unit|Reg3[10]~77_combout ),
	.datab(\arithmetic_logic_unit|Reg3~64_combout ),
	.datac(\arithmetic_logic_unit|Mux7~3_combout ),
	.datad(\arithmetic_logic_unit|Mux7~2_combout ),
	.cin(gnd),
	.combout(\arithmetic_logic_unit|Mux7~4_combout ),
	.cout());
// synopsys translate_off
defparam \arithmetic_logic_unit|Mux7~4 .lut_mask = 16'hF858;
defparam \arithmetic_logic_unit|Mux7~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y27_N26
cycloneive_lcell_comb \arithmetic_logic_unit|Reg3~69 (
// Equation(s):
// \arithmetic_logic_unit|Reg3~69_combout  = \Mux35~9_combout  $ (\s_bus[12]~120_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Mux35~9_combout ),
	.datad(\s_bus[12]~120_combout ),
	.cin(gnd),
	.combout(\arithmetic_logic_unit|Reg3~69_combout ),
	.cout());
// synopsys translate_off
defparam \arithmetic_logic_unit|Reg3~69 .lut_mask = 16'h0FF0;
defparam \arithmetic_logic_unit|Reg3~69 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y27_N12
cycloneive_lcell_comb \arithmetic_logic_unit|Mux7~5 (
// Equation(s):
// \arithmetic_logic_unit|Mux7~5_combout  = (\ctrl_unit|alu_op [2] & ((\arithmetic_logic_unit|Reg3[12]~25_combout  & (\arithmetic_logic_unit|Reg3~69_combout )) # (!\arithmetic_logic_unit|Reg3[12]~25_combout  & ((\arithmetic_logic_unit|Add4~24_combout ))))) # 
// (!\ctrl_unit|alu_op [2] & (!\arithmetic_logic_unit|Reg3[12]~25_combout ))

	.dataa(\ctrl_unit|alu_op [2]),
	.datab(\arithmetic_logic_unit|Reg3[12]~25_combout ),
	.datac(\arithmetic_logic_unit|Reg3~69_combout ),
	.datad(\arithmetic_logic_unit|Add4~24_combout ),
	.cin(gnd),
	.combout(\arithmetic_logic_unit|Mux7~5_combout ),
	.cout());
// synopsys translate_off
defparam \arithmetic_logic_unit|Mux7~5 .lut_mask = 16'hB391;
defparam \arithmetic_logic_unit|Mux7~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y27_N18
cycloneive_lcell_comb \arithmetic_logic_unit|Mux7~6 (
// Equation(s):
// \arithmetic_logic_unit|Mux7~6_combout  = (\arithmetic_logic_unit|Reg3[12]~26_combout  & (((\arithmetic_logic_unit|Mux7~5_combout )))) # (!\arithmetic_logic_unit|Reg3[12]~26_combout  & ((\arithmetic_logic_unit|Mux7~5_combout  & 
// ((\arithmetic_logic_unit|sum1[12]~16_combout ))) # (!\arithmetic_logic_unit|Mux7~5_combout  & (\arithmetic_logic_unit|Add1~24_combout ))))

	.dataa(\arithmetic_logic_unit|Add1~24_combout ),
	.datab(\arithmetic_logic_unit|Reg3[12]~26_combout ),
	.datac(\arithmetic_logic_unit|sum1[12]~16_combout ),
	.datad(\arithmetic_logic_unit|Mux7~5_combout ),
	.cin(gnd),
	.combout(\arithmetic_logic_unit|Mux7~6_combout ),
	.cout());
// synopsys translate_off
defparam \arithmetic_logic_unit|Mux7~6 .lut_mask = 16'hFC22;
defparam \arithmetic_logic_unit|Mux7~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y27_N2
cycloneive_lcell_comb \arithmetic_logic_unit|Mux7~7 (
// Equation(s):
// \arithmetic_logic_unit|Mux7~7_combout  = (\arithmetic_logic_unit|Reg3[12]~66_combout  & ((\arithmetic_logic_unit|Reg3[12]~68_combout ) # ((\arithmetic_logic_unit|Mux7~4_combout )))) # (!\arithmetic_logic_unit|Reg3[12]~66_combout  & 
// (!\arithmetic_logic_unit|Reg3[12]~68_combout  & ((\arithmetic_logic_unit|Mux7~6_combout ))))

	.dataa(\arithmetic_logic_unit|Reg3[12]~66_combout ),
	.datab(\arithmetic_logic_unit|Reg3[12]~68_combout ),
	.datac(\arithmetic_logic_unit|Mux7~4_combout ),
	.datad(\arithmetic_logic_unit|Mux7~6_combout ),
	.cin(gnd),
	.combout(\arithmetic_logic_unit|Mux7~7_combout ),
	.cout());
// synopsys translate_off
defparam \arithmetic_logic_unit|Mux7~7 .lut_mask = 16'hB9A8;
defparam \arithmetic_logic_unit|Mux7~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y27_N20
cycloneive_lcell_comb \arithmetic_logic_unit|Mux7~8 (
// Equation(s):
// \arithmetic_logic_unit|Mux7~8_combout  = (\arithmetic_logic_unit|Reg3[12]~68_combout  & (\s_bus[12]~120_combout  & ((\Mux35~9_combout ) # (\arithmetic_logic_unit|Mux7~7_combout )))) # (!\arithmetic_logic_unit|Reg3[12]~68_combout  & 
// (((\arithmetic_logic_unit|Mux7~7_combout ))))

	.dataa(\Mux35~9_combout ),
	.datab(\s_bus[12]~120_combout ),
	.datac(\arithmetic_logic_unit|Reg3[12]~68_combout ),
	.datad(\arithmetic_logic_unit|Mux7~7_combout ),
	.cin(gnd),
	.combout(\arithmetic_logic_unit|Mux7~8_combout ),
	.cout());
// synopsys translate_off
defparam \arithmetic_logic_unit|Mux7~8 .lut_mask = 16'hCF80;
defparam \arithmetic_logic_unit|Mux7~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X82_Y27_N21
dffeas \arithmetic_logic_unit|Reg3[12] (
	.clk(\ctrl_unit|enables[15]~clkctrl_outclk ),
	.d(\arithmetic_logic_unit|Mux7~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\arithmetic_logic_unit|Reg3[10]~59_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\arithmetic_logic_unit|Reg3 [12]),
	.prn(vcc));
// synopsys translate_off
defparam \arithmetic_logic_unit|Reg3[12] .is_wysiwyg = "true";
defparam \arithmetic_logic_unit|Reg3[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y26_N6
cycloneive_lcell_comb \arithmetic_logic_unit|result[12]~feeder (
// Equation(s):
// \arithmetic_logic_unit|result[12]~feeder_combout  = \arithmetic_logic_unit|Reg3 [12]

	.dataa(gnd),
	.datab(gnd),
	.datac(\arithmetic_logic_unit|Reg3 [12]),
	.datad(gnd),
	.cin(gnd),
	.combout(\arithmetic_logic_unit|result[12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \arithmetic_logic_unit|result[12]~feeder .lut_mask = 16'hF0F0;
defparam \arithmetic_logic_unit|result[12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y26_N7
dffeas \arithmetic_logic_unit|result[12] (
	.clk(\ctrl_unit|enables[15]~clkctrl_outclk ),
	.d(\arithmetic_logic_unit|result[12]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\arithmetic_logic_unit|result [12]),
	.prn(vcc));
// synopsys translate_off
defparam \arithmetic_logic_unit|result[12] .is_wysiwyg = "true";
defparam \arithmetic_logic_unit|result[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y22_N25
dffeas \mar[12] (
	.clk(!\Clock~clkctrl_outclk ),
	.d(\mar[12]~12_combout ),
	.asdata(\arithmetic_logic_unit|result [12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\Equal10~0_combout ),
	.ena(\mar[15]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(mar[12]),
	.prn(vcc));
// synopsys translate_off
defparam \mar[12] .is_wysiwyg = "true";
defparam \mar[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y19_N28
cycloneive_lcell_comb \mar~27 (
// Equation(s):
// \mar~27_combout  = (\ctrl_unit|addr_rnum_src [0] & (((\ctrl_unit|addr_rnum_src [1])))) # (!\ctrl_unit|addr_rnum_src [0] & ((\ctrl_unit|addr_rnum_src [1] & ((\reg_file[6][11]~q ))) # (!\ctrl_unit|addr_rnum_src [1] & (\reg_file[4][11]~q ))))

	.dataa(\ctrl_unit|addr_rnum_src [0]),
	.datab(\reg_file[4][11]~q ),
	.datac(\ctrl_unit|addr_rnum_src [1]),
	.datad(\reg_file[6][11]~q ),
	.cin(gnd),
	.combout(\mar~27_combout ),
	.cout());
// synopsys translate_off
defparam \mar~27 .lut_mask = 16'hF4A4;
defparam \mar~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y19_N22
cycloneive_lcell_comb \mar~28 (
// Equation(s):
// \mar~28_combout  = (\ctrl_unit|addr_rnum_src [0] & ((\mar~27_combout  & ((\reg_file[7][11]~q ))) # (!\mar~27_combout  & (\reg_file[5][11]~q )))) # (!\ctrl_unit|addr_rnum_src [0] & (\mar~27_combout ))

	.dataa(\ctrl_unit|addr_rnum_src [0]),
	.datab(\mar~27_combout ),
	.datac(\reg_file[5][11]~q ),
	.datad(\reg_file[7][11]~q ),
	.cin(gnd),
	.combout(\mar~28_combout ),
	.cout());
// synopsys translate_off
defparam \mar~28 .lut_mask = 16'hEC64;
defparam \mar~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y19_N6
cycloneive_lcell_comb \mar~25 (
// Equation(s):
// \mar~25_combout  = (\ctrl_unit|addr_rnum_src [0] & (((\reg_file[1][11]~q ) # (\ctrl_unit|addr_rnum_src [1])))) # (!\ctrl_unit|addr_rnum_src [0] & (\reg_file[0][11]~q  & ((!\ctrl_unit|addr_rnum_src [1]))))

	.dataa(\ctrl_unit|addr_rnum_src [0]),
	.datab(\reg_file[0][11]~q ),
	.datac(\reg_file[1][11]~q ),
	.datad(\ctrl_unit|addr_rnum_src [1]),
	.cin(gnd),
	.combout(\mar~25_combout ),
	.cout());
// synopsys translate_off
defparam \mar~25 .lut_mask = 16'hAAE4;
defparam \mar~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y20_N22
cycloneive_lcell_comb \mar~26 (
// Equation(s):
// \mar~26_combout  = (\mar~25_combout  & ((\reg_file[3][11]~q ) # ((!\ctrl_unit|addr_rnum_src [1])))) # (!\mar~25_combout  & (((\reg_file[2][11]~q  & \ctrl_unit|addr_rnum_src [1]))))

	.dataa(\mar~25_combout ),
	.datab(\reg_file[3][11]~q ),
	.datac(\reg_file[2][11]~q ),
	.datad(\ctrl_unit|addr_rnum_src [1]),
	.cin(gnd),
	.combout(\mar~26_combout ),
	.cout());
// synopsys translate_off
defparam \mar~26 .lut_mask = 16'hD8AA;
defparam \mar~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y21_N20
cycloneive_lcell_comb \mar[11]~11 (
// Equation(s):
// \mar[11]~11_combout  = (\ctrl_unit|addr_rnum_src [2] & (\mar~28_combout )) # (!\ctrl_unit|addr_rnum_src [2] & ((\mar~26_combout )))

	.dataa(\ctrl_unit|addr_rnum_src [2]),
	.datab(\mar~28_combout ),
	.datac(gnd),
	.datad(\mar~26_combout ),
	.cin(gnd),
	.combout(\mar[11]~11_combout ),
	.cout());
// synopsys translate_off
defparam \mar[11]~11 .lut_mask = 16'hDD88;
defparam \mar[11]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y23_N2
cycloneive_lcell_comb \arithmetic_logic_unit|ShiftLeft0~6 (
// Equation(s):
// \arithmetic_logic_unit|ShiftLeft0~6_combout  = (!\Mux44~9_combout  & (!\Mux45~9_combout  & (\Mux46~9_combout  & \arithmetic_logic_unit|Reg3[10]~14_combout )))

	.dataa(\Mux44~9_combout ),
	.datab(\Mux45~9_combout ),
	.datac(\Mux46~9_combout ),
	.datad(\arithmetic_logic_unit|Reg3[10]~14_combout ),
	.cin(gnd),
	.combout(\arithmetic_logic_unit|ShiftLeft0~6_combout ),
	.cout());
// synopsys translate_off
defparam \arithmetic_logic_unit|ShiftLeft0~6 .lut_mask = 16'h1000;
defparam \arithmetic_logic_unit|ShiftLeft0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y26_N24
cycloneive_lcell_comb \arithmetic_logic_unit|Reg3~62 (
// Equation(s):
// \arithmetic_logic_unit|Reg3~62_combout  = (\Mux47~9_combout  & (\s_bus[11]~131_combout  & \arithmetic_logic_unit|ShiftLeft0~6_combout ))

	.dataa(\Mux47~9_combout ),
	.datab(gnd),
	.datac(\s_bus[11]~131_combout ),
	.datad(\arithmetic_logic_unit|ShiftLeft0~6_combout ),
	.cin(gnd),
	.combout(\arithmetic_logic_unit|Reg3~62_combout ),
	.cout());
// synopsys translate_off
defparam \arithmetic_logic_unit|Reg3~62 .lut_mask = 16'hA000;
defparam \arithmetic_logic_unit|Reg3~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y23_N24
cycloneive_lcell_comb \arithmetic_logic_unit|ShiftLeft0~1 (
// Equation(s):
// \arithmetic_logic_unit|ShiftLeft0~1_combout  = (\Mux47~9_combout  & (\arithmetic_logic_unit|Reg3[10]~13_combout  & (\arithmetic_logic_unit|Reg3[10]~12_combout  & \arithmetic_logic_unit|Reg3[10]~11_combout )))

	.dataa(\Mux47~9_combout ),
	.datab(\arithmetic_logic_unit|Reg3[10]~13_combout ),
	.datac(\arithmetic_logic_unit|Reg3[10]~12_combout ),
	.datad(\arithmetic_logic_unit|Reg3[10]~11_combout ),
	.cin(gnd),
	.combout(\arithmetic_logic_unit|ShiftLeft0~1_combout ),
	.cout());
// synopsys translate_off
defparam \arithmetic_logic_unit|ShiftLeft0~1 .lut_mask = 16'h8000;
defparam \arithmetic_logic_unit|ShiftLeft0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y26_N8
cycloneive_lcell_comb \arithmetic_logic_unit|Mux8~2 (
// Equation(s):
// \arithmetic_logic_unit|Mux8~2_combout  = (\arithmetic_logic_unit|Reg3[10]~53_combout  & (\arithmetic_logic_unit|Reg3[10]~42_combout )) # (!\arithmetic_logic_unit|Reg3[10]~53_combout  & ((\s_bus[11]~131_combout ) # 
// ((!\arithmetic_logic_unit|Reg3[10]~42_combout  & \Mux36~9_combout ))))

	.dataa(\arithmetic_logic_unit|Reg3[10]~53_combout ),
	.datab(\arithmetic_logic_unit|Reg3[10]~42_combout ),
	.datac(\s_bus[11]~131_combout ),
	.datad(\Mux36~9_combout ),
	.cin(gnd),
	.combout(\arithmetic_logic_unit|Mux8~2_combout ),
	.cout());
// synopsys translate_off
defparam \arithmetic_logic_unit|Mux8~2 .lut_mask = 16'hD9D8;
defparam \arithmetic_logic_unit|Mux8~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y26_N26
cycloneive_lcell_comb \arithmetic_logic_unit|Mux8~3 (
// Equation(s):
// \arithmetic_logic_unit|Mux8~3_combout  = (\arithmetic_logic_unit|Mux8~2_combout ) # ((\arithmetic_logic_unit|ShiftLeft0~1_combout  & (\arithmetic_logic_unit|Reg3[10]~42_combout  & \arithmetic_logic_unit|ShiftLeft0~6_combout )))

	.dataa(\arithmetic_logic_unit|ShiftLeft0~1_combout ),
	.datab(\arithmetic_logic_unit|Reg3[10]~42_combout ),
	.datac(\arithmetic_logic_unit|Mux8~2_combout ),
	.datad(\arithmetic_logic_unit|ShiftLeft0~6_combout ),
	.cin(gnd),
	.combout(\arithmetic_logic_unit|Mux8~3_combout ),
	.cout());
// synopsys translate_off
defparam \arithmetic_logic_unit|Mux8~3 .lut_mask = 16'hF8F0;
defparam \arithmetic_logic_unit|Mux8~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y26_N18
cycloneive_lcell_comb \arithmetic_logic_unit|Reg3~63 (
// Equation(s):
// \arithmetic_logic_unit|Reg3~63_combout  = (\Mux47~9_combout  & \arithmetic_logic_unit|ShiftLeft0~6_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Mux47~9_combout ),
	.datad(\arithmetic_logic_unit|ShiftLeft0~6_combout ),
	.cin(gnd),
	.combout(\arithmetic_logic_unit|Reg3~63_combout ),
	.cout());
// synopsys translate_off
defparam \arithmetic_logic_unit|Reg3~63 .lut_mask = 16'hF000;
defparam \arithmetic_logic_unit|Reg3~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y26_N16
cycloneive_lcell_comb \arithmetic_logic_unit|Mux8~4 (
// Equation(s):
// \arithmetic_logic_unit|Mux8~4_combout  = (\arithmetic_logic_unit|Reg3[10]~53_combout  & (\s_bus[11]~131_combout  & ((\arithmetic_logic_unit|Mux8~3_combout ) # (!\arithmetic_logic_unit|Reg3~63_combout )))) # (!\arithmetic_logic_unit|Reg3[10]~53_combout  & 
// (((\arithmetic_logic_unit|Mux8~3_combout ))))

	.dataa(\arithmetic_logic_unit|Reg3[10]~53_combout ),
	.datab(\s_bus[11]~131_combout ),
	.datac(\arithmetic_logic_unit|Mux8~3_combout ),
	.datad(\arithmetic_logic_unit|Reg3~63_combout ),
	.cin(gnd),
	.combout(\arithmetic_logic_unit|Mux8~4_combout ),
	.cout());
// synopsys translate_off
defparam \arithmetic_logic_unit|Mux8~4 .lut_mask = 16'hD0D8;
defparam \arithmetic_logic_unit|Mux8~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y26_N10
cycloneive_lcell_comb \arithmetic_logic_unit|Reg3[10]~56 (
// Equation(s):
// \arithmetic_logic_unit|Reg3[10]~56_combout  = (\ctrl_unit|alu_op [3]) # ((\ctrl_unit|alu_op [2] & !\ctrl_unit|alu_op [1]))

	.dataa(\ctrl_unit|alu_op [2]),
	.datab(\ctrl_unit|alu_op [1]),
	.datac(gnd),
	.datad(\ctrl_unit|alu_op [3]),
	.cin(gnd),
	.combout(\arithmetic_logic_unit|Reg3[10]~56_combout ),
	.cout());
// synopsys translate_off
defparam \arithmetic_logic_unit|Reg3[10]~56 .lut_mask = 16'hFF22;
defparam \arithmetic_logic_unit|Reg3[10]~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y26_N28
cycloneive_lcell_comb \arithmetic_logic_unit|Reg3[10]~57 (
// Equation(s):
// \arithmetic_logic_unit|Reg3[10]~57_combout  = (\ctrl_unit|alu_op [2] & ((!\ctrl_unit|alu_op [3]))) # (!\ctrl_unit|alu_op [2] & (\ctrl_unit|alu_op [1] & \ctrl_unit|alu_op [3]))

	.dataa(\ctrl_unit|alu_op [2]),
	.datab(\ctrl_unit|alu_op [1]),
	.datac(gnd),
	.datad(\ctrl_unit|alu_op [3]),
	.cin(gnd),
	.combout(\arithmetic_logic_unit|Reg3[10]~57_combout ),
	.cout());
// synopsys translate_off
defparam \arithmetic_logic_unit|Reg3[10]~57 .lut_mask = 16'h44AA;
defparam \arithmetic_logic_unit|Reg3[10]~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y26_N4
cycloneive_lcell_comb \arithmetic_logic_unit|Mux8~9 (
// Equation(s):
// \arithmetic_logic_unit|Mux8~9_combout  = (\arithmetic_logic_unit|Reg3[10]~56_combout  & (\arithmetic_logic_unit|Reg3[10]~57_combout )) # (!\arithmetic_logic_unit|Reg3[10]~56_combout  & ((\arithmetic_logic_unit|Reg3[10]~57_combout  & 
// ((\arithmetic_logic_unit|Add4~22_combout ))) # (!\arithmetic_logic_unit|Reg3[10]~57_combout  & (\arithmetic_logic_unit|Add1~22_combout ))))

	.dataa(\arithmetic_logic_unit|Reg3[10]~56_combout ),
	.datab(\arithmetic_logic_unit|Reg3[10]~57_combout ),
	.datac(\arithmetic_logic_unit|Add1~22_combout ),
	.datad(\arithmetic_logic_unit|Add4~22_combout ),
	.cin(gnd),
	.combout(\arithmetic_logic_unit|Mux8~9_combout ),
	.cout());
// synopsys translate_off
defparam \arithmetic_logic_unit|Mux8~9 .lut_mask = 16'hDC98;
defparam \arithmetic_logic_unit|Mux8~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y26_N2
cycloneive_lcell_comb \arithmetic_logic_unit|Reg3[10]~55 (
// Equation(s):
// \arithmetic_logic_unit|Reg3[10]~55_combout  = (\ctrl_unit|alu_op [2] & (\ctrl_unit|alu_op [1])) # (!\ctrl_unit|alu_op [2] & ((!\arithmetic_logic_unit|LessThan2~0_combout )))

	.dataa(\ctrl_unit|alu_op [1]),
	.datab(\ctrl_unit|alu_op [2]),
	.datac(gnd),
	.datad(\arithmetic_logic_unit|LessThan2~0_combout ),
	.cin(gnd),
	.combout(\arithmetic_logic_unit|Reg3[10]~55_combout ),
	.cout());
// synopsys translate_off
defparam \arithmetic_logic_unit|Reg3[10]~55 .lut_mask = 16'h88BB;
defparam \arithmetic_logic_unit|Reg3[10]~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y26_N22
cycloneive_lcell_comb \arithmetic_logic_unit|Mux8~5 (
// Equation(s):
// \arithmetic_logic_unit|Mux8~5_combout  = (\ctrl_unit|alu_op [2] & ((\s_bus[11]~131_combout  & (\Mux36~9_combout  $ (!\arithmetic_logic_unit|Reg3[10]~55_combout ))) # (!\s_bus[11]~131_combout  & (\Mux36~9_combout  & 
// !\arithmetic_logic_unit|Reg3[10]~55_combout )))) # (!\ctrl_unit|alu_op [2] & (((\arithmetic_logic_unit|Reg3[10]~55_combout ))))

	.dataa(\s_bus[11]~131_combout ),
	.datab(\ctrl_unit|alu_op [2]),
	.datac(\Mux36~9_combout ),
	.datad(\arithmetic_logic_unit|Reg3[10]~55_combout ),
	.cin(gnd),
	.combout(\arithmetic_logic_unit|Mux8~5_combout ),
	.cout());
// synopsys translate_off
defparam \arithmetic_logic_unit|Mux8~5 .lut_mask = 16'hB348;
defparam \arithmetic_logic_unit|Mux8~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y26_N0
cycloneive_lcell_comb \arithmetic_logic_unit|Add6~0 (
// Equation(s):
// \arithmetic_logic_unit|Add6~0_combout  = (\arithmetic_logic_unit|sum1[8]~8_combout  & (\arithmetic_logic_unit|sum1[9]~10_combout  $ (VCC))) # (!\arithmetic_logic_unit|sum1[8]~8_combout  & (\arithmetic_logic_unit|sum1[9]~10_combout  & VCC))
// \arithmetic_logic_unit|Add6~1  = CARRY((\arithmetic_logic_unit|sum1[8]~8_combout  & \arithmetic_logic_unit|sum1[9]~10_combout ))

	.dataa(\arithmetic_logic_unit|sum1[8]~8_combout ),
	.datab(\arithmetic_logic_unit|sum1[9]~10_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\arithmetic_logic_unit|Add6~0_combout ),
	.cout(\arithmetic_logic_unit|Add6~1 ));
// synopsys translate_off
defparam \arithmetic_logic_unit|Add6~0 .lut_mask = 16'h6688;
defparam \arithmetic_logic_unit|Add6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y26_N30
cycloneive_lcell_comb \arithmetic_logic_unit|Mux8~6 (
// Equation(s):
// \arithmetic_logic_unit|Mux8~6_combout  = (\arithmetic_logic_unit|sum1[9]~10_combout  & ((\arithmetic_logic_unit|sum1[8]~8_combout ) # (!\arithmetic_logic_unit|Mux8~5_combout )))

	.dataa(gnd),
	.datab(\arithmetic_logic_unit|sum1[9]~10_combout ),
	.datac(\arithmetic_logic_unit|sum1[8]~8_combout ),
	.datad(\arithmetic_logic_unit|Mux8~5_combout ),
	.cin(gnd),
	.combout(\arithmetic_logic_unit|Mux8~6_combout ),
	.cout());
// synopsys translate_off
defparam \arithmetic_logic_unit|Mux8~6 .lut_mask = 16'hC0CC;
defparam \arithmetic_logic_unit|Mux8~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y26_N20
cycloneive_lcell_comb \arithmetic_logic_unit|Mux8~7 (
// Equation(s):
// \arithmetic_logic_unit|Mux8~7_combout  = (\arithmetic_logic_unit|sum1[10]~12_combout  & (((!\arithmetic_logic_unit|Mux8~5_combout ) # (!\arithmetic_logic_unit|Mux8~6_combout )) # (!\arithmetic_logic_unit|Add6~0_combout ))) # 
// (!\arithmetic_logic_unit|sum1[10]~12_combout  & ((\arithmetic_logic_unit|Mux8~6_combout ) # ((\arithmetic_logic_unit|Add6~0_combout  & \arithmetic_logic_unit|Mux8~5_combout ))))

	.dataa(\arithmetic_logic_unit|Add6~0_combout ),
	.datab(\arithmetic_logic_unit|sum1[10]~12_combout ),
	.datac(\arithmetic_logic_unit|Mux8~6_combout ),
	.datad(\arithmetic_logic_unit|Mux8~5_combout ),
	.cin(gnd),
	.combout(\arithmetic_logic_unit|Mux8~7_combout ),
	.cout());
// synopsys translate_off
defparam \arithmetic_logic_unit|Mux8~7 .lut_mask = 16'h7EFC;
defparam \arithmetic_logic_unit|Mux8~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y26_N22
cycloneive_lcell_comb \arithmetic_logic_unit|Mux8~8 (
// Equation(s):
// \arithmetic_logic_unit|Mux8~8_combout  = (\ctrl_unit|alu_op [2] & (((\arithmetic_logic_unit|Mux8~5_combout )))) # (!\ctrl_unit|alu_op [2] & (\arithmetic_logic_unit|sum1[11]~14_combout  $ (((\arithmetic_logic_unit|Mux8~7_combout )))))

	.dataa(\arithmetic_logic_unit|sum1[11]~14_combout ),
	.datab(\arithmetic_logic_unit|Mux8~5_combout ),
	.datac(\ctrl_unit|alu_op [2]),
	.datad(\arithmetic_logic_unit|Mux8~7_combout ),
	.cin(gnd),
	.combout(\arithmetic_logic_unit|Mux8~8_combout ),
	.cout());
// synopsys translate_off
defparam \arithmetic_logic_unit|Mux8~8 .lut_mask = 16'hC5CA;
defparam \arithmetic_logic_unit|Mux8~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y26_N18
cycloneive_lcell_comb \arithmetic_logic_unit|Mux8~10 (
// Equation(s):
// \arithmetic_logic_unit|Mux8~10_combout  = (\arithmetic_logic_unit|Reg3[10]~56_combout  & ((\arithmetic_logic_unit|Mux8~9_combout  & (\arithmetic_logic_unit|Add11~22_combout )) # (!\arithmetic_logic_unit|Mux8~9_combout  & 
// ((\arithmetic_logic_unit|Mux8~8_combout ))))) # (!\arithmetic_logic_unit|Reg3[10]~56_combout  & (((\arithmetic_logic_unit|Mux8~9_combout ))))

	.dataa(\arithmetic_logic_unit|Reg3[10]~56_combout ),
	.datab(\arithmetic_logic_unit|Add11~22_combout ),
	.datac(\arithmetic_logic_unit|Mux8~9_combout ),
	.datad(\arithmetic_logic_unit|Mux8~8_combout ),
	.cin(gnd),
	.combout(\arithmetic_logic_unit|Mux8~10_combout ),
	.cout());
// synopsys translate_off
defparam \arithmetic_logic_unit|Mux8~10 .lut_mask = 16'hDAD0;
defparam \arithmetic_logic_unit|Mux8~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y26_N12
cycloneive_lcell_comb \arithmetic_logic_unit|Mux8~11 (
// Equation(s):
// \arithmetic_logic_unit|Mux8~11_combout  = (\arithmetic_logic_unit|Reg3[12]~47_combout  & (((!\arithmetic_logic_unit|Reg3[10]~54_combout )))) # (!\arithmetic_logic_unit|Reg3[12]~47_combout  & ((\arithmetic_logic_unit|Reg3[10]~54_combout  & 
// (\s_bus[12]~120_combout )) # (!\arithmetic_logic_unit|Reg3[10]~54_combout  & ((\arithmetic_logic_unit|Mux8~10_combout )))))

	.dataa(\arithmetic_logic_unit|Reg3[12]~47_combout ),
	.datab(\s_bus[12]~120_combout ),
	.datac(\arithmetic_logic_unit|Reg3[10]~54_combout ),
	.datad(\arithmetic_logic_unit|Mux8~10_combout ),
	.cin(gnd),
	.combout(\arithmetic_logic_unit|Mux8~11_combout ),
	.cout());
// synopsys translate_off
defparam \arithmetic_logic_unit|Mux8~11 .lut_mask = 16'h4F4A;
defparam \arithmetic_logic_unit|Mux8~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y26_N22
cycloneive_lcell_comb \arithmetic_logic_unit|Mux8~12 (
// Equation(s):
// \arithmetic_logic_unit|Mux8~12_combout  = (\arithmetic_logic_unit|Reg3[10]~77_combout  & ((\arithmetic_logic_unit|Mux8~11_combout  & ((\arithmetic_logic_unit|Mux8~4_combout ))) # (!\arithmetic_logic_unit|Mux8~11_combout  & 
// (\arithmetic_logic_unit|Reg3~62_combout )))) # (!\arithmetic_logic_unit|Reg3[10]~77_combout  & (((\arithmetic_logic_unit|Mux8~11_combout ))))

	.dataa(\arithmetic_logic_unit|Reg3~62_combout ),
	.datab(\arithmetic_logic_unit|Reg3[10]~77_combout ),
	.datac(\arithmetic_logic_unit|Mux8~4_combout ),
	.datad(\arithmetic_logic_unit|Mux8~11_combout ),
	.cin(gnd),
	.combout(\arithmetic_logic_unit|Mux8~12_combout ),
	.cout());
// synopsys translate_off
defparam \arithmetic_logic_unit|Mux8~12 .lut_mask = 16'hF388;
defparam \arithmetic_logic_unit|Mux8~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y25_N0
cycloneive_lcell_comb \arithmetic_logic_unit|Reg3[10]~76 (
// Equation(s):
// \arithmetic_logic_unit|Reg3[10]~76_combout  = (\ctrl_unit|alu_op [4] & ((\arithmetic_logic_unit|Reg3[12]~46_combout ) # ((\ctrl_unit|alu_op [0] & \ctrl_unit|alu_op [3])))) # (!\ctrl_unit|alu_op [4] & (\ctrl_unit|alu_op [0]))

	.dataa(\ctrl_unit|alu_op [0]),
	.datab(\ctrl_unit|alu_op [3]),
	.datac(\ctrl_unit|alu_op [4]),
	.datad(\arithmetic_logic_unit|Reg3[12]~46_combout ),
	.cin(gnd),
	.combout(\arithmetic_logic_unit|Reg3[10]~76_combout ),
	.cout());
// synopsys translate_off
defparam \arithmetic_logic_unit|Reg3[10]~76 .lut_mask = 16'hFA8A;
defparam \arithmetic_logic_unit|Reg3[10]~76 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y25_N12
cycloneive_lcell_comb \arithmetic_logic_unit|Mux8~0 (
// Equation(s):
// \arithmetic_logic_unit|Mux8~0_combout  = (\s_bus[11]~131_combout  & \arithmetic_logic_unit|Reg3[10]~76_combout )

	.dataa(gnd),
	.datab(\s_bus[11]~131_combout ),
	.datac(gnd),
	.datad(\arithmetic_logic_unit|Reg3[10]~76_combout ),
	.cin(gnd),
	.combout(\arithmetic_logic_unit|Mux8~0_combout ),
	.cout());
// synopsys translate_off
defparam \arithmetic_logic_unit|Mux8~0 .lut_mask = 16'hCC00;
defparam \arithmetic_logic_unit|Mux8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y26_N14
cycloneive_lcell_comb \arithmetic_logic_unit|Reg3[10]~49 (
// Equation(s):
// \arithmetic_logic_unit|Reg3[10]~49_combout  = (\ctrl_unit|alu_op [2]) # ((\ctrl_unit|alu_op [4]) # ((\ctrl_unit|alu_op [0]) # (\ctrl_unit|alu_op [1])))

	.dataa(\ctrl_unit|alu_op [2]),
	.datab(\ctrl_unit|alu_op [4]),
	.datac(\ctrl_unit|alu_op [0]),
	.datad(\ctrl_unit|alu_op [1]),
	.cin(gnd),
	.combout(\arithmetic_logic_unit|Reg3[10]~49_combout ),
	.cout());
// synopsys translate_off
defparam \arithmetic_logic_unit|Reg3[10]~49 .lut_mask = 16'hFFFE;
defparam \arithmetic_logic_unit|Reg3[10]~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y26_N16
cycloneive_lcell_comb \arithmetic_logic_unit|Reg3[10]~50 (
// Equation(s):
// \arithmetic_logic_unit|Reg3[10]~50_combout  = (\arithmetic_logic_unit|sum1[11]~14_combout  & (\arithmetic_logic_unit|LessThan2~0_combout  & ((\arithmetic_logic_unit|sum1[9]~10_combout ) # (\arithmetic_logic_unit|sum1[10]~12_combout ))))

	.dataa(\arithmetic_logic_unit|sum1[11]~14_combout ),
	.datab(\arithmetic_logic_unit|sum1[9]~10_combout ),
	.datac(\arithmetic_logic_unit|sum1[10]~12_combout ),
	.datad(\arithmetic_logic_unit|LessThan2~0_combout ),
	.cin(gnd),
	.combout(\arithmetic_logic_unit|Reg3[10]~50_combout ),
	.cout());
// synopsys translate_off
defparam \arithmetic_logic_unit|Reg3[10]~50 .lut_mask = 16'hA800;
defparam \arithmetic_logic_unit|Reg3[10]~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y26_N26
cycloneive_lcell_comb \arithmetic_logic_unit|Reg3[10]~51 (
// Equation(s):
// \arithmetic_logic_unit|Reg3[10]~51_combout  = (\arithmetic_logic_unit|Reg3[10]~49_combout ) # ((\ctrl_unit|alu_op [3] & \arithmetic_logic_unit|Reg3[10]~50_combout ))

	.dataa(gnd),
	.datab(\ctrl_unit|alu_op [3]),
	.datac(\arithmetic_logic_unit|Reg3[10]~49_combout ),
	.datad(\arithmetic_logic_unit|Reg3[10]~50_combout ),
	.cin(gnd),
	.combout(\arithmetic_logic_unit|Reg3[10]~51_combout ),
	.cout());
// synopsys translate_off
defparam \arithmetic_logic_unit|Reg3[10]~51 .lut_mask = 16'hFCF0;
defparam \arithmetic_logic_unit|Reg3[10]~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y26_N2
cycloneive_lcell_comb \arithmetic_logic_unit|Add6~2 (
// Equation(s):
// \arithmetic_logic_unit|Add6~2_combout  = (\arithmetic_logic_unit|sum1[10]~12_combout  & (!\arithmetic_logic_unit|Add6~1 )) # (!\arithmetic_logic_unit|sum1[10]~12_combout  & ((\arithmetic_logic_unit|Add6~1 ) # (GND)))
// \arithmetic_logic_unit|Add6~3  = CARRY((!\arithmetic_logic_unit|Add6~1 ) # (!\arithmetic_logic_unit|sum1[10]~12_combout ))

	.dataa(gnd),
	.datab(\arithmetic_logic_unit|sum1[10]~12_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\arithmetic_logic_unit|Add6~1 ),
	.combout(\arithmetic_logic_unit|Add6~2_combout ),
	.cout(\arithmetic_logic_unit|Add6~3 ));
// synopsys translate_off
defparam \arithmetic_logic_unit|Add6~2 .lut_mask = 16'h3C3F;
defparam \arithmetic_logic_unit|Add6~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X81_Y26_N4
cycloneive_lcell_comb \arithmetic_logic_unit|Add6~4 (
// Equation(s):
// \arithmetic_logic_unit|Add6~4_combout  = (\arithmetic_logic_unit|sum1[11]~14_combout  & (\arithmetic_logic_unit|Add6~3  $ (GND))) # (!\arithmetic_logic_unit|sum1[11]~14_combout  & (!\arithmetic_logic_unit|Add6~3  & VCC))
// \arithmetic_logic_unit|Add6~5  = CARRY((\arithmetic_logic_unit|sum1[11]~14_combout  & !\arithmetic_logic_unit|Add6~3 ))

	.dataa(gnd),
	.datab(\arithmetic_logic_unit|sum1[11]~14_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\arithmetic_logic_unit|Add6~3 ),
	.combout(\arithmetic_logic_unit|Add6~4_combout ),
	.cout(\arithmetic_logic_unit|Add6~5 ));
// synopsys translate_off
defparam \arithmetic_logic_unit|Add6~4 .lut_mask = 16'hC30C;
defparam \arithmetic_logic_unit|Add6~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X81_Y26_N6
cycloneive_lcell_comb \arithmetic_logic_unit|Add6~6 (
// Equation(s):
// \arithmetic_logic_unit|Add6~6_combout  = (\arithmetic_logic_unit|sum1[12]~16_combout  & (!\arithmetic_logic_unit|Add6~5 )) # (!\arithmetic_logic_unit|sum1[12]~16_combout  & ((\arithmetic_logic_unit|Add6~5 ) # (GND)))
// \arithmetic_logic_unit|Add6~7  = CARRY((!\arithmetic_logic_unit|Add6~5 ) # (!\arithmetic_logic_unit|sum1[12]~16_combout ))

	.dataa(gnd),
	.datab(\arithmetic_logic_unit|sum1[12]~16_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\arithmetic_logic_unit|Add6~5 ),
	.combout(\arithmetic_logic_unit|Add6~6_combout ),
	.cout(\arithmetic_logic_unit|Add6~7 ));
// synopsys translate_off
defparam \arithmetic_logic_unit|Add6~6 .lut_mask = 16'h3C3F;
defparam \arithmetic_logic_unit|Add6~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X81_Y26_N18
cycloneive_lcell_comb \arithmetic_logic_unit|LessThan0~0 (
// Equation(s):
// \arithmetic_logic_unit|LessThan0~0_combout  = (\arithmetic_logic_unit|Add6~6_combout ) # ((\arithmetic_logic_unit|Add6~4_combout  & ((\arithmetic_logic_unit|Add6~0_combout ) # (\arithmetic_logic_unit|Add6~2_combout ))))

	.dataa(\arithmetic_logic_unit|Add6~0_combout ),
	.datab(\arithmetic_logic_unit|Add6~2_combout ),
	.datac(\arithmetic_logic_unit|Add6~4_combout ),
	.datad(\arithmetic_logic_unit|Add6~6_combout ),
	.cin(gnd),
	.combout(\arithmetic_logic_unit|LessThan0~0_combout ),
	.cout());
// synopsys translate_off
defparam \arithmetic_logic_unit|LessThan0~0 .lut_mask = 16'hFFE0;
defparam \arithmetic_logic_unit|LessThan0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y26_N8
cycloneive_lcell_comb \arithmetic_logic_unit|Add6~8 (
// Equation(s):
// \arithmetic_logic_unit|Add6~8_combout  = (\arithmetic_logic_unit|sum1[13]~18_combout  & (\arithmetic_logic_unit|Add6~7  $ (GND))) # (!\arithmetic_logic_unit|sum1[13]~18_combout  & (!\arithmetic_logic_unit|Add6~7  & VCC))
// \arithmetic_logic_unit|Add6~9  = CARRY((\arithmetic_logic_unit|sum1[13]~18_combout  & !\arithmetic_logic_unit|Add6~7 ))

	.dataa(\arithmetic_logic_unit|sum1[13]~18_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\arithmetic_logic_unit|Add6~7 ),
	.combout(\arithmetic_logic_unit|Add6~8_combout ),
	.cout(\arithmetic_logic_unit|Add6~9 ));
// synopsys translate_off
defparam \arithmetic_logic_unit|Add6~8 .lut_mask = 16'hA50A;
defparam \arithmetic_logic_unit|Add6~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X81_Y26_N10
cycloneive_lcell_comb \arithmetic_logic_unit|Add6~10 (
// Equation(s):
// \arithmetic_logic_unit|Add6~10_combout  = (\arithmetic_logic_unit|sum1[14]~20_combout  & (!\arithmetic_logic_unit|Add6~9 )) # (!\arithmetic_logic_unit|sum1[14]~20_combout  & ((\arithmetic_logic_unit|Add6~9 ) # (GND)))
// \arithmetic_logic_unit|Add6~11  = CARRY((!\arithmetic_logic_unit|Add6~9 ) # (!\arithmetic_logic_unit|sum1[14]~20_combout ))

	.dataa(gnd),
	.datab(\arithmetic_logic_unit|sum1[14]~20_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\arithmetic_logic_unit|Add6~9 ),
	.combout(\arithmetic_logic_unit|Add6~10_combout ),
	.cout(\arithmetic_logic_unit|Add6~11 ));
// synopsys translate_off
defparam \arithmetic_logic_unit|Add6~10 .lut_mask = 16'h3C3F;
defparam \arithmetic_logic_unit|Add6~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X80_Y26_N30
cycloneive_lcell_comb \arithmetic_logic_unit|sum1[15]~22 (
// Equation(s):
// \arithmetic_logic_unit|sum1[15]~22_combout  = \Mux32~9_combout  $ (\arithmetic_logic_unit|sum1[14]~21  $ (\s_bus[15]~176_combout ))

	.dataa(gnd),
	.datab(\Mux32~9_combout ),
	.datac(gnd),
	.datad(\s_bus[15]~176_combout ),
	.cin(\arithmetic_logic_unit|sum1[14]~21 ),
	.combout(\arithmetic_logic_unit|sum1[15]~22_combout ),
	.cout());
// synopsys translate_off
defparam \arithmetic_logic_unit|sum1[15]~22 .lut_mask = 16'hC33C;
defparam \arithmetic_logic_unit|sum1[15]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X81_Y26_N12
cycloneive_lcell_comb \arithmetic_logic_unit|Add6~12 (
// Equation(s):
// \arithmetic_logic_unit|Add6~12_combout  = (\arithmetic_logic_unit|sum1[15]~22_combout  & (\arithmetic_logic_unit|Add6~11  $ (GND))) # (!\arithmetic_logic_unit|sum1[15]~22_combout  & (!\arithmetic_logic_unit|Add6~11  & VCC))
// \arithmetic_logic_unit|Add6~13  = CARRY((\arithmetic_logic_unit|sum1[15]~22_combout  & !\arithmetic_logic_unit|Add6~11 ))

	.dataa(gnd),
	.datab(\arithmetic_logic_unit|sum1[15]~22_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\arithmetic_logic_unit|Add6~11 ),
	.combout(\arithmetic_logic_unit|Add6~12_combout ),
	.cout(\arithmetic_logic_unit|Add6~13 ));
// synopsys translate_off
defparam \arithmetic_logic_unit|Add6~12 .lut_mask = 16'hC30C;
defparam \arithmetic_logic_unit|Add6~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X81_Y26_N14
cycloneive_lcell_comb \arithmetic_logic_unit|Add6~14 (
// Equation(s):
// \arithmetic_logic_unit|Add6~14_combout  = \arithmetic_logic_unit|Add6~13 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\arithmetic_logic_unit|Add6~13 ),
	.combout(\arithmetic_logic_unit|Add6~14_combout ),
	.cout());
// synopsys translate_off
defparam \arithmetic_logic_unit|Add6~14 .lut_mask = 16'hF0F0;
defparam \arithmetic_logic_unit|Add6~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X81_Y26_N24
cycloneive_lcell_comb \arithmetic_logic_unit|LessThan0~1 (
// Equation(s):
// \arithmetic_logic_unit|LessThan0~1_combout  = (\arithmetic_logic_unit|Add6~10_combout ) # ((\arithmetic_logic_unit|Add6~8_combout ) # ((\arithmetic_logic_unit|Add6~14_combout ) # (\arithmetic_logic_unit|Add6~12_combout )))

	.dataa(\arithmetic_logic_unit|Add6~10_combout ),
	.datab(\arithmetic_logic_unit|Add6~8_combout ),
	.datac(\arithmetic_logic_unit|Add6~14_combout ),
	.datad(\arithmetic_logic_unit|Add6~12_combout ),
	.cin(gnd),
	.combout(\arithmetic_logic_unit|LessThan0~1_combout ),
	.cout());
// synopsys translate_off
defparam \arithmetic_logic_unit|LessThan0~1 .lut_mask = 16'hFFFE;
defparam \arithmetic_logic_unit|LessThan0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y26_N24
cycloneive_lcell_comb \arithmetic_logic_unit|Reg3[10]~48 (
// Equation(s):
// \arithmetic_logic_unit|Reg3[10]~48_combout  = (\ctrl_unit|alu_op [3] & (!\arithmetic_logic_unit|LessThan2~0_combout  & ((\arithmetic_logic_unit|LessThan0~0_combout ) # (\arithmetic_logic_unit|LessThan0~1_combout ))))

	.dataa(\arithmetic_logic_unit|LessThan0~0_combout ),
	.datab(\ctrl_unit|alu_op [3]),
	.datac(\arithmetic_logic_unit|LessThan0~1_combout ),
	.datad(\arithmetic_logic_unit|LessThan2~0_combout ),
	.cin(gnd),
	.combout(\arithmetic_logic_unit|Reg3[10]~48_combout ),
	.cout());
// synopsys translate_off
defparam \arithmetic_logic_unit|Reg3[10]~48 .lut_mask = 16'h00C8;
defparam \arithmetic_logic_unit|Reg3[10]~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y26_N6
cycloneive_lcell_comb \arithmetic_logic_unit|Mux10~12 (
// Equation(s):
// \arithmetic_logic_unit|Mux10~12_combout  = (!\arithmetic_logic_unit|Reg3[10]~76_combout  & ((\arithmetic_logic_unit|Reg3[10]~51_combout ) # (\arithmetic_logic_unit|Reg3[10]~48_combout )))

	.dataa(gnd),
	.datab(\arithmetic_logic_unit|Reg3[10]~76_combout ),
	.datac(\arithmetic_logic_unit|Reg3[10]~51_combout ),
	.datad(\arithmetic_logic_unit|Reg3[10]~48_combout ),
	.cin(gnd),
	.combout(\arithmetic_logic_unit|Mux10~12_combout ),
	.cout());
// synopsys translate_off
defparam \arithmetic_logic_unit|Mux10~12 .lut_mask = 16'h3330;
defparam \arithmetic_logic_unit|Mux10~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y26_N30
cycloneive_lcell_comb \arithmetic_logic_unit|Mux8~1 (
// Equation(s):
// \arithmetic_logic_unit|Mux8~1_combout  = (\arithmetic_logic_unit|sum1[11]~14_combout  & (!\arithmetic_logic_unit|Reg3[10]~76_combout  & (!\arithmetic_logic_unit|Reg3[10]~51_combout  & !\arithmetic_logic_unit|Reg3[10]~48_combout )))

	.dataa(\arithmetic_logic_unit|sum1[11]~14_combout ),
	.datab(\arithmetic_logic_unit|Reg3[10]~76_combout ),
	.datac(\arithmetic_logic_unit|Reg3[10]~51_combout ),
	.datad(\arithmetic_logic_unit|Reg3[10]~48_combout ),
	.cin(gnd),
	.combout(\arithmetic_logic_unit|Mux8~1_combout ),
	.cout());
// synopsys translate_off
defparam \arithmetic_logic_unit|Mux8~1 .lut_mask = 16'h0002;
defparam \arithmetic_logic_unit|Mux8~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y26_N0
cycloneive_lcell_comb \arithmetic_logic_unit|Mux8~13 (
// Equation(s):
// \arithmetic_logic_unit|Mux8~13_combout  = (\arithmetic_logic_unit|Mux8~0_combout ) # ((\arithmetic_logic_unit|Mux8~1_combout ) # ((\arithmetic_logic_unit|Mux8~12_combout  & \arithmetic_logic_unit|Mux10~12_combout )))

	.dataa(\arithmetic_logic_unit|Mux8~12_combout ),
	.datab(\arithmetic_logic_unit|Mux8~0_combout ),
	.datac(\arithmetic_logic_unit|Mux10~12_combout ),
	.datad(\arithmetic_logic_unit|Mux8~1_combout ),
	.cin(gnd),
	.combout(\arithmetic_logic_unit|Mux8~13_combout ),
	.cout());
// synopsys translate_off
defparam \arithmetic_logic_unit|Mux8~13 .lut_mask = 16'hFFEC;
defparam \arithmetic_logic_unit|Mux8~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y26_N1
dffeas \arithmetic_logic_unit|Reg3[11] (
	.clk(\ctrl_unit|enables[15]~clkctrl_outclk ),
	.d(\arithmetic_logic_unit|Mux8~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\arithmetic_logic_unit|Reg3[10]~59_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\arithmetic_logic_unit|Reg3 [11]),
	.prn(vcc));
// synopsys translate_off
defparam \arithmetic_logic_unit|Reg3[11] .is_wysiwyg = "true";
defparam \arithmetic_logic_unit|Reg3[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y25_N16
cycloneive_lcell_comb \arithmetic_logic_unit|result[11]~feeder (
// Equation(s):
// \arithmetic_logic_unit|result[11]~feeder_combout  = \arithmetic_logic_unit|Reg3 [11]

	.dataa(gnd),
	.datab(gnd),
	.datac(\arithmetic_logic_unit|Reg3 [11]),
	.datad(gnd),
	.cin(gnd),
	.combout(\arithmetic_logic_unit|result[11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \arithmetic_logic_unit|result[11]~feeder .lut_mask = 16'hF0F0;
defparam \arithmetic_logic_unit|result[11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y25_N17
dffeas \arithmetic_logic_unit|result[11] (
	.clk(\ctrl_unit|enables[15]~clkctrl_outclk ),
	.d(\arithmetic_logic_unit|result[11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\arithmetic_logic_unit|result [11]),
	.prn(vcc));
// synopsys translate_off
defparam \arithmetic_logic_unit|result[11] .is_wysiwyg = "true";
defparam \arithmetic_logic_unit|result[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y21_N21
dffeas \mar[11] (
	.clk(!\Clock~clkctrl_outclk ),
	.d(\mar[11]~11_combout ),
	.asdata(\arithmetic_logic_unit|result [11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\Equal10~0_combout ),
	.ena(\mar[15]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(mar[11]),
	.prn(vcc));
// synopsys translate_off
defparam \mar[11] .is_wysiwyg = "true";
defparam \mar[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y20_N16
cycloneive_lcell_comb \mar~31 (
// Equation(s):
// \mar~31_combout  = (\ctrl_unit|addr_rnum_src [1] & ((\ctrl_unit|addr_rnum_src [0]) # ((\reg_file[6][10]~q )))) # (!\ctrl_unit|addr_rnum_src [1] & (!\ctrl_unit|addr_rnum_src [0] & (\reg_file[4][10]~q )))

	.dataa(\ctrl_unit|addr_rnum_src [1]),
	.datab(\ctrl_unit|addr_rnum_src [0]),
	.datac(\reg_file[4][10]~q ),
	.datad(\reg_file[6][10]~q ),
	.cin(gnd),
	.combout(\mar~31_combout ),
	.cout());
// synopsys translate_off
defparam \mar~31 .lut_mask = 16'hBA98;
defparam \mar~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y20_N26
cycloneive_lcell_comb \mar~32 (
// Equation(s):
// \mar~32_combout  = (\ctrl_unit|addr_rnum_src [0] & ((\mar~31_combout  & ((\reg_file[7][10]~q ))) # (!\mar~31_combout  & (\reg_file[5][10]~q )))) # (!\ctrl_unit|addr_rnum_src [0] & (((\mar~31_combout ))))

	.dataa(\reg_file[5][10]~q ),
	.datab(\ctrl_unit|addr_rnum_src [0]),
	.datac(\mar~31_combout ),
	.datad(\reg_file[7][10]~q ),
	.cin(gnd),
	.combout(\mar~32_combout ),
	.cout());
// synopsys translate_off
defparam \mar~32 .lut_mask = 16'hF838;
defparam \mar~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y23_N14
cycloneive_lcell_comb \mar~29 (
// Equation(s):
// \mar~29_combout  = (\ctrl_unit|addr_rnum_src [0] & (((\reg_file[1][10]~q ) # (\ctrl_unit|addr_rnum_src [1])))) # (!\ctrl_unit|addr_rnum_src [0] & (\reg_file[0][10]~q  & ((!\ctrl_unit|addr_rnum_src [1]))))

	.dataa(\reg_file[0][10]~q ),
	.datab(\ctrl_unit|addr_rnum_src [0]),
	.datac(\reg_file[1][10]~q ),
	.datad(\ctrl_unit|addr_rnum_src [1]),
	.cin(gnd),
	.combout(\mar~29_combout ),
	.cout());
// synopsys translate_off
defparam \mar~29 .lut_mask = 16'hCCE2;
defparam \mar~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y23_N20
cycloneive_lcell_comb \mar~30 (
// Equation(s):
// \mar~30_combout  = (\mar~29_combout  & ((\reg_file[3][10]~q ) # ((!\ctrl_unit|addr_rnum_src [1])))) # (!\mar~29_combout  & (((\reg_file[2][10]~q  & \ctrl_unit|addr_rnum_src [1]))))

	.dataa(\reg_file[3][10]~q ),
	.datab(\mar~29_combout ),
	.datac(\reg_file[2][10]~q ),
	.datad(\ctrl_unit|addr_rnum_src [1]),
	.cin(gnd),
	.combout(\mar~30_combout ),
	.cout());
// synopsys translate_off
defparam \mar~30 .lut_mask = 16'hB8CC;
defparam \mar~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y22_N14
cycloneive_lcell_comb \mar[10]~10 (
// Equation(s):
// \mar[10]~10_combout  = (\ctrl_unit|addr_rnum_src [2] & (\mar~32_combout )) # (!\ctrl_unit|addr_rnum_src [2] & ((\mar~30_combout )))

	.dataa(\ctrl_unit|addr_rnum_src [2]),
	.datab(\mar~32_combout ),
	.datac(gnd),
	.datad(\mar~30_combout ),
	.cin(gnd),
	.combout(\mar[10]~10_combout ),
	.cout());
// synopsys translate_off
defparam \mar[10]~10 .lut_mask = 16'hDD88;
defparam \mar[10]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y26_N8
cycloneive_lcell_comb \arithmetic_logic_unit|Mux9~1 (
// Equation(s):
// \arithmetic_logic_unit|Mux9~1_combout  = (\arithmetic_logic_unit|sum1[10]~12_combout  & (!\arithmetic_logic_unit|Reg3[10]~76_combout  & (!\arithmetic_logic_unit|Reg3[10]~51_combout  & !\arithmetic_logic_unit|Reg3[10]~48_combout )))

	.dataa(\arithmetic_logic_unit|sum1[10]~12_combout ),
	.datab(\arithmetic_logic_unit|Reg3[10]~76_combout ),
	.datac(\arithmetic_logic_unit|Reg3[10]~51_combout ),
	.datad(\arithmetic_logic_unit|Reg3[10]~48_combout ),
	.cin(gnd),
	.combout(\arithmetic_logic_unit|Mux9~1_combout ),
	.cout());
// synopsys translate_off
defparam \arithmetic_logic_unit|Mux9~1 .lut_mask = 16'h0002;
defparam \arithmetic_logic_unit|Mux9~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y26_N10
cycloneive_lcell_comb \arithmetic_logic_unit|Mux9~0 (
// Equation(s):
// \arithmetic_logic_unit|Mux9~0_combout  = (\s_bus[10]~142_combout  & \arithmetic_logic_unit|Reg3[10]~76_combout )

	.dataa(\s_bus[10]~142_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\arithmetic_logic_unit|Reg3[10]~76_combout ),
	.cin(gnd),
	.combout(\arithmetic_logic_unit|Mux9~0_combout ),
	.cout());
// synopsys translate_off
defparam \arithmetic_logic_unit|Mux9~0 .lut_mask = 16'hAA00;
defparam \arithmetic_logic_unit|Mux9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y26_N30
cycloneive_lcell_comb \arithmetic_logic_unit|Reg3~60 (
// Equation(s):
// \arithmetic_logic_unit|Reg3~60_combout  = (!\Mux47~9_combout  & (\s_bus[10]~142_combout  & \arithmetic_logic_unit|ShiftLeft0~6_combout ))

	.dataa(\Mux47~9_combout ),
	.datab(gnd),
	.datac(\s_bus[10]~142_combout ),
	.datad(\arithmetic_logic_unit|ShiftLeft0~6_combout ),
	.cin(gnd),
	.combout(\arithmetic_logic_unit|Reg3~60_combout ),
	.cout());
// synopsys translate_off
defparam \arithmetic_logic_unit|Reg3~60 .lut_mask = 16'h5000;
defparam \arithmetic_logic_unit|Reg3~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y26_N6
cycloneive_lcell_comb \arithmetic_logic_unit|Mux9~2 (
// Equation(s):
// \arithmetic_logic_unit|Mux9~2_combout  = (\arithmetic_logic_unit|Reg3[10]~53_combout  & (((!\Mux47~9_combout  & \arithmetic_logic_unit|ShiftLeft0~6_combout )))) # (!\arithmetic_logic_unit|Reg3[10]~53_combout  & (\Mux37~9_combout ))

	.dataa(\arithmetic_logic_unit|Reg3[10]~53_combout ),
	.datab(\Mux37~9_combout ),
	.datac(\Mux47~9_combout ),
	.datad(\arithmetic_logic_unit|ShiftLeft0~6_combout ),
	.cin(gnd),
	.combout(\arithmetic_logic_unit|Mux9~2_combout ),
	.cout());
// synopsys translate_off
defparam \arithmetic_logic_unit|Mux9~2 .lut_mask = 16'h4E44;
defparam \arithmetic_logic_unit|Mux9~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y26_N0
cycloneive_lcell_comb \arithmetic_logic_unit|Mux9~3 (
// Equation(s):
// \arithmetic_logic_unit|Mux9~3_combout  = (\arithmetic_logic_unit|Reg3[10]~42_combout  & (\arithmetic_logic_unit|Reg3[10]~53_combout )) # (!\arithmetic_logic_unit|Reg3[10]~42_combout  & ((\arithmetic_logic_unit|Mux9~2_combout  & 
// (!\arithmetic_logic_unit|Reg3[10]~53_combout )) # (!\arithmetic_logic_unit|Mux9~2_combout  & ((\s_bus[10]~142_combout )))))

	.dataa(\arithmetic_logic_unit|Reg3[10]~53_combout ),
	.datab(\arithmetic_logic_unit|Reg3[10]~42_combout ),
	.datac(\s_bus[10]~142_combout ),
	.datad(\arithmetic_logic_unit|Mux9~2_combout ),
	.cin(gnd),
	.combout(\arithmetic_logic_unit|Mux9~3_combout ),
	.cout());
// synopsys translate_off
defparam \arithmetic_logic_unit|Mux9~3 .lut_mask = 16'h99B8;
defparam \arithmetic_logic_unit|Mux9~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y26_N20
cycloneive_lcell_comb \arithmetic_logic_unit|ShiftLeft0~7 (
// Equation(s):
// \arithmetic_logic_unit|ShiftLeft0~7_combout  = (\arithmetic_logic_unit|ShiftLeft0~6_combout  & (\arithmetic_logic_unit|Reg3[10]~14_combout  & !\Mux47~9_combout ))

	.dataa(\arithmetic_logic_unit|ShiftLeft0~6_combout ),
	.datab(\arithmetic_logic_unit|Reg3[10]~14_combout ),
	.datac(\Mux47~9_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\arithmetic_logic_unit|ShiftLeft0~7_combout ),
	.cout());
// synopsys translate_off
defparam \arithmetic_logic_unit|ShiftLeft0~7 .lut_mask = 16'h0808;
defparam \arithmetic_logic_unit|ShiftLeft0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y26_N14
cycloneive_lcell_comb \arithmetic_logic_unit|Mux9~4 (
// Equation(s):
// \arithmetic_logic_unit|Mux9~4_combout  = (\arithmetic_logic_unit|Reg3[10]~42_combout  & ((\s_bus[10]~142_combout ) # ((!\arithmetic_logic_unit|Mux9~3_combout  & \arithmetic_logic_unit|ShiftLeft0~7_combout )))) # 
// (!\arithmetic_logic_unit|Reg3[10]~42_combout  & (\arithmetic_logic_unit|Mux9~3_combout ))

	.dataa(\arithmetic_logic_unit|Reg3[10]~42_combout ),
	.datab(\arithmetic_logic_unit|Mux9~3_combout ),
	.datac(\s_bus[10]~142_combout ),
	.datad(\arithmetic_logic_unit|ShiftLeft0~7_combout ),
	.cin(gnd),
	.combout(\arithmetic_logic_unit|Mux9~4_combout ),
	.cout());
// synopsys translate_off
defparam \arithmetic_logic_unit|Mux9~4 .lut_mask = 16'hE6E4;
defparam \arithmetic_logic_unit|Mux9~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y26_N26
cycloneive_lcell_comb \arithmetic_logic_unit|Reg3~61 (
// Equation(s):
// \arithmetic_logic_unit|Reg3~61_combout  = (\s_bus[10]~142_combout  & \Mux37~9_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\s_bus[10]~142_combout ),
	.datad(\Mux37~9_combout ),
	.cin(gnd),
	.combout(\arithmetic_logic_unit|Reg3~61_combout ),
	.cout());
// synopsys translate_off
defparam \arithmetic_logic_unit|Reg3~61 .lut_mask = 16'hF000;
defparam \arithmetic_logic_unit|Reg3~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y26_N30
cycloneive_lcell_comb \arithmetic_logic_unit|Mux9~5 (
// Equation(s):
// \arithmetic_logic_unit|Mux9~5_combout  = (\ctrl_unit|alu_op [2] & (\Mux37~9_combout )) # (!\ctrl_unit|alu_op [2] & ((\arithmetic_logic_unit|sum1[10]~12_combout  $ (\arithmetic_logic_unit|sum1[9]~10_combout ))))

	.dataa(\ctrl_unit|alu_op [2]),
	.datab(\Mux37~9_combout ),
	.datac(\arithmetic_logic_unit|sum1[10]~12_combout ),
	.datad(\arithmetic_logic_unit|sum1[9]~10_combout ),
	.cin(gnd),
	.combout(\arithmetic_logic_unit|Mux9~5_combout ),
	.cout());
// synopsys translate_off
defparam \arithmetic_logic_unit|Mux9~5 .lut_mask = 16'h8DD8;
defparam \arithmetic_logic_unit|Mux9~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y26_N8
cycloneive_lcell_comb \arithmetic_logic_unit|Mux9~6 (
// Equation(s):
// \arithmetic_logic_unit|Mux9~6_combout  = (\arithmetic_logic_unit|Reg3[10]~55_combout  & (\ctrl_unit|alu_op [2])) # (!\arithmetic_logic_unit|Reg3[10]~55_combout  & (\arithmetic_logic_unit|Mux9~5_combout  $ (((\s_bus[10]~142_combout ) # (!\ctrl_unit|alu_op 
// [2])))))

	.dataa(\ctrl_unit|alu_op [2]),
	.datab(\s_bus[10]~142_combout ),
	.datac(\arithmetic_logic_unit|Mux9~5_combout ),
	.datad(\arithmetic_logic_unit|Reg3[10]~55_combout ),
	.cin(gnd),
	.combout(\arithmetic_logic_unit|Mux9~6_combout ),
	.cout());
// synopsys translate_off
defparam \arithmetic_logic_unit|Mux9~6 .lut_mask = 16'hAA2D;
defparam \arithmetic_logic_unit|Mux9~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y26_N28
cycloneive_lcell_comb \arithmetic_logic_unit|Add8~0 (
// Equation(s):
// \arithmetic_logic_unit|Add8~0_combout  = \arithmetic_logic_unit|Add6~0_combout  $ (\arithmetic_logic_unit|sum1[10]~12_combout  $ (((\arithmetic_logic_unit|sum1[8]~8_combout  & \arithmetic_logic_unit|sum1[9]~10_combout ))))

	.dataa(\arithmetic_logic_unit|sum1[8]~8_combout ),
	.datab(\arithmetic_logic_unit|sum1[9]~10_combout ),
	.datac(\arithmetic_logic_unit|Add6~0_combout ),
	.datad(\arithmetic_logic_unit|sum1[10]~12_combout ),
	.cin(gnd),
	.combout(\arithmetic_logic_unit|Add8~0_combout ),
	.cout());
// synopsys translate_off
defparam \arithmetic_logic_unit|Add8~0 .lut_mask = 16'h8778;
defparam \arithmetic_logic_unit|Add8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y26_N4
cycloneive_lcell_comb \arithmetic_logic_unit|Mux9~7 (
// Equation(s):
// \arithmetic_logic_unit|Mux9~7_combout  = (\arithmetic_logic_unit|Reg3[10]~55_combout  & ((\arithmetic_logic_unit|Mux9~6_combout  & (\arithmetic_logic_unit|Reg3~61_combout )) # (!\arithmetic_logic_unit|Mux9~6_combout  & 
// ((!\arithmetic_logic_unit|Add8~0_combout ))))) # (!\arithmetic_logic_unit|Reg3[10]~55_combout  & (((\arithmetic_logic_unit|Mux9~6_combout ))))

	.dataa(\arithmetic_logic_unit|Reg3~61_combout ),
	.datab(\arithmetic_logic_unit|Reg3[10]~55_combout ),
	.datac(\arithmetic_logic_unit|Mux9~6_combout ),
	.datad(\arithmetic_logic_unit|Add8~0_combout ),
	.cin(gnd),
	.combout(\arithmetic_logic_unit|Mux9~7_combout ),
	.cout());
// synopsys translate_off
defparam \arithmetic_logic_unit|Mux9~7 .lut_mask = 16'hB0BC;
defparam \arithmetic_logic_unit|Mux9~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y26_N16
cycloneive_lcell_comb \arithmetic_logic_unit|Mux9~8 (
// Equation(s):
// \arithmetic_logic_unit|Mux9~8_combout  = (\arithmetic_logic_unit|Reg3[10]~56_combout  & ((\arithmetic_logic_unit|Reg3[10]~57_combout ) # ((\arithmetic_logic_unit|Mux9~7_combout )))) # (!\arithmetic_logic_unit|Reg3[10]~56_combout  & 
// (!\arithmetic_logic_unit|Reg3[10]~57_combout  & ((\arithmetic_logic_unit|Add1~20_combout ))))

	.dataa(\arithmetic_logic_unit|Reg3[10]~56_combout ),
	.datab(\arithmetic_logic_unit|Reg3[10]~57_combout ),
	.datac(\arithmetic_logic_unit|Mux9~7_combout ),
	.datad(\arithmetic_logic_unit|Add1~20_combout ),
	.cin(gnd),
	.combout(\arithmetic_logic_unit|Mux9~8_combout ),
	.cout());
// synopsys translate_off
defparam \arithmetic_logic_unit|Mux9~8 .lut_mask = 16'hB9A8;
defparam \arithmetic_logic_unit|Mux9~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y26_N2
cycloneive_lcell_comb \arithmetic_logic_unit|Mux9~9 (
// Equation(s):
// \arithmetic_logic_unit|Mux9~9_combout  = (\arithmetic_logic_unit|Reg3[10]~57_combout  & ((\arithmetic_logic_unit|Mux9~8_combout  & (\arithmetic_logic_unit|Add11~20_combout )) # (!\arithmetic_logic_unit|Mux9~8_combout  & 
// ((\arithmetic_logic_unit|Add4~20_combout ))))) # (!\arithmetic_logic_unit|Reg3[10]~57_combout  & (((\arithmetic_logic_unit|Mux9~8_combout ))))

	.dataa(\arithmetic_logic_unit|Add11~20_combout ),
	.datab(\arithmetic_logic_unit|Reg3[10]~57_combout ),
	.datac(\arithmetic_logic_unit|Add4~20_combout ),
	.datad(\arithmetic_logic_unit|Mux9~8_combout ),
	.cin(gnd),
	.combout(\arithmetic_logic_unit|Mux9~9_combout ),
	.cout());
// synopsys translate_off
defparam \arithmetic_logic_unit|Mux9~9 .lut_mask = 16'hBBC0;
defparam \arithmetic_logic_unit|Mux9~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y26_N20
cycloneive_lcell_comb \arithmetic_logic_unit|Mux9~10 (
// Equation(s):
// \arithmetic_logic_unit|Mux9~10_combout  = (\arithmetic_logic_unit|Reg3[12]~47_combout  & (!\arithmetic_logic_unit|Reg3[10]~54_combout )) # (!\arithmetic_logic_unit|Reg3[12]~47_combout  & ((\arithmetic_logic_unit|Reg3[10]~54_combout  & 
// (\s_bus[11]~131_combout )) # (!\arithmetic_logic_unit|Reg3[10]~54_combout  & ((\arithmetic_logic_unit|Mux9~9_combout )))))

	.dataa(\arithmetic_logic_unit|Reg3[12]~47_combout ),
	.datab(\arithmetic_logic_unit|Reg3[10]~54_combout ),
	.datac(\s_bus[11]~131_combout ),
	.datad(\arithmetic_logic_unit|Mux9~9_combout ),
	.cin(gnd),
	.combout(\arithmetic_logic_unit|Mux9~10_combout ),
	.cout());
// synopsys translate_off
defparam \arithmetic_logic_unit|Mux9~10 .lut_mask = 16'h7362;
defparam \arithmetic_logic_unit|Mux9~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y26_N6
cycloneive_lcell_comb \arithmetic_logic_unit|Mux9~11 (
// Equation(s):
// \arithmetic_logic_unit|Mux9~11_combout  = (\arithmetic_logic_unit|Reg3[10]~77_combout  & ((\arithmetic_logic_unit|Mux9~10_combout  & ((\arithmetic_logic_unit|Mux9~4_combout ))) # (!\arithmetic_logic_unit|Mux9~10_combout  & 
// (\arithmetic_logic_unit|Reg3~60_combout )))) # (!\arithmetic_logic_unit|Reg3[10]~77_combout  & (((\arithmetic_logic_unit|Mux9~10_combout ))))

	.dataa(\arithmetic_logic_unit|Reg3~60_combout ),
	.datab(\arithmetic_logic_unit|Reg3[10]~77_combout ),
	.datac(\arithmetic_logic_unit|Mux9~4_combout ),
	.datad(\arithmetic_logic_unit|Mux9~10_combout ),
	.cin(gnd),
	.combout(\arithmetic_logic_unit|Mux9~11_combout ),
	.cout());
// synopsys translate_off
defparam \arithmetic_logic_unit|Mux9~11 .lut_mask = 16'hF388;
defparam \arithmetic_logic_unit|Mux9~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y26_N14
cycloneive_lcell_comb \arithmetic_logic_unit|Mux9~12 (
// Equation(s):
// \arithmetic_logic_unit|Mux9~12_combout  = (\arithmetic_logic_unit|Mux9~1_combout ) # ((\arithmetic_logic_unit|Mux9~0_combout ) # ((\arithmetic_logic_unit|Mux10~12_combout  & \arithmetic_logic_unit|Mux9~11_combout )))

	.dataa(\arithmetic_logic_unit|Mux9~1_combout ),
	.datab(\arithmetic_logic_unit|Mux9~0_combout ),
	.datac(\arithmetic_logic_unit|Mux10~12_combout ),
	.datad(\arithmetic_logic_unit|Mux9~11_combout ),
	.cin(gnd),
	.combout(\arithmetic_logic_unit|Mux9~12_combout ),
	.cout());
// synopsys translate_off
defparam \arithmetic_logic_unit|Mux9~12 .lut_mask = 16'hFEEE;
defparam \arithmetic_logic_unit|Mux9~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y26_N15
dffeas \arithmetic_logic_unit|Reg3[10] (
	.clk(\ctrl_unit|enables[15]~clkctrl_outclk ),
	.d(\arithmetic_logic_unit|Mux9~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\arithmetic_logic_unit|Reg3[10]~59_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\arithmetic_logic_unit|Reg3 [10]),
	.prn(vcc));
// synopsys translate_off
defparam \arithmetic_logic_unit|Reg3[10] .is_wysiwyg = "true";
defparam \arithmetic_logic_unit|Reg3[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y23_N1
dffeas \arithmetic_logic_unit|result[10] (
	.clk(\ctrl_unit|enables[15]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\arithmetic_logic_unit|Reg3 [10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\arithmetic_logic_unit|result [10]),
	.prn(vcc));
// synopsys translate_off
defparam \arithmetic_logic_unit|result[10] .is_wysiwyg = "true";
defparam \arithmetic_logic_unit|result[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y22_N15
dffeas \mar[10] (
	.clk(!\Clock~clkctrl_outclk ),
	.d(\mar[10]~10_combout ),
	.asdata(\arithmetic_logic_unit|result [10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\Equal10~0_combout ),
	.ena(\mar[15]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(mar[10]),
	.prn(vcc));
// synopsys translate_off
defparam \mar[10] .is_wysiwyg = "true";
defparam \mar[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y21_N28
cycloneive_lcell_comb \mar~35 (
// Equation(s):
// \mar~35_combout  = (\ctrl_unit|addr_rnum_src [1] & ((\ctrl_unit|addr_rnum_src [0]) # ((\reg_file[6][9]~q )))) # (!\ctrl_unit|addr_rnum_src [1] & (!\ctrl_unit|addr_rnum_src [0] & ((\reg_file[4][9]~q ))))

	.dataa(\ctrl_unit|addr_rnum_src [1]),
	.datab(\ctrl_unit|addr_rnum_src [0]),
	.datac(\reg_file[6][9]~q ),
	.datad(\reg_file[4][9]~q ),
	.cin(gnd),
	.combout(\mar~35_combout ),
	.cout());
// synopsys translate_off
defparam \mar~35 .lut_mask = 16'hB9A8;
defparam \mar~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y21_N10
cycloneive_lcell_comb \mar~36 (
// Equation(s):
// \mar~36_combout  = (\mar~35_combout  & (((\reg_file[7][9]~q ) # (!\ctrl_unit|addr_rnum_src [0])))) # (!\mar~35_combout  & (\reg_file[5][9]~q  & (\ctrl_unit|addr_rnum_src [0])))

	.dataa(\reg_file[5][9]~q ),
	.datab(\mar~35_combout ),
	.datac(\ctrl_unit|addr_rnum_src [0]),
	.datad(\reg_file[7][9]~q ),
	.cin(gnd),
	.combout(\mar~36_combout ),
	.cout());
// synopsys translate_off
defparam \mar~36 .lut_mask = 16'hEC2C;
defparam \mar~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y21_N20
cycloneive_lcell_comb \mar~33 (
// Equation(s):
// \mar~33_combout  = (\ctrl_unit|addr_rnum_src [0] & ((\reg_file[1][9]~q ) # ((\ctrl_unit|addr_rnum_src [1])))) # (!\ctrl_unit|addr_rnum_src [0] & (((\reg_file[0][9]~q  & !\ctrl_unit|addr_rnum_src [1]))))

	.dataa(\ctrl_unit|addr_rnum_src [0]),
	.datab(\reg_file[1][9]~q ),
	.datac(\reg_file[0][9]~q ),
	.datad(\ctrl_unit|addr_rnum_src [1]),
	.cin(gnd),
	.combout(\mar~33_combout ),
	.cout());
// synopsys translate_off
defparam \mar~33 .lut_mask = 16'hAAD8;
defparam \mar~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y21_N22
cycloneive_lcell_comb \mar~34 (
// Equation(s):
// \mar~34_combout  = (\ctrl_unit|addr_rnum_src [1] & ((\mar~33_combout  & ((\reg_file[3][9]~q ))) # (!\mar~33_combout  & (\reg_file[2][9]~q )))) # (!\ctrl_unit|addr_rnum_src [1] & (((\mar~33_combout ))))

	.dataa(\ctrl_unit|addr_rnum_src [1]),
	.datab(\reg_file[2][9]~q ),
	.datac(\reg_file[3][9]~q ),
	.datad(\mar~33_combout ),
	.cin(gnd),
	.combout(\mar~34_combout ),
	.cout());
// synopsys translate_off
defparam \mar~34 .lut_mask = 16'hF588;
defparam \mar~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y25_N2
cycloneive_lcell_comb \mar[9]~9 (
// Equation(s):
// \mar[9]~9_combout  = (\ctrl_unit|addr_rnum_src [2] & (\mar~36_combout )) # (!\ctrl_unit|addr_rnum_src [2] & ((\mar~34_combout )))

	.dataa(\mar~36_combout ),
	.datab(\ctrl_unit|addr_rnum_src [2]),
	.datac(gnd),
	.datad(\mar~34_combout ),
	.cin(gnd),
	.combout(\mar[9]~9_combout ),
	.cout());
// synopsys translate_off
defparam \mar[9]~9 .lut_mask = 16'hBB88;
defparam \mar[9]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y25_N3
dffeas \mar[9] (
	.clk(!\Clock~clkctrl_outclk ),
	.d(\mar[9]~9_combout ),
	.asdata(\arithmetic_logic_unit|result [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\Equal10~0_combout ),
	.ena(\mar[15]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(mar[9]),
	.prn(vcc));
// synopsys translate_off
defparam \mar[9] .is_wysiwyg = "true";
defparam \mar[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y22_N14
cycloneive_lcell_comb \mar~39 (
// Equation(s):
// \mar~39_combout  = (\ctrl_unit|addr_rnum_src [0] & (\ctrl_unit|addr_rnum_src [1])) # (!\ctrl_unit|addr_rnum_src [0] & ((\ctrl_unit|addr_rnum_src [1] & ((\reg_file[6][8]~q ))) # (!\ctrl_unit|addr_rnum_src [1] & (\reg_file[4][8]~q ))))

	.dataa(\ctrl_unit|addr_rnum_src [0]),
	.datab(\ctrl_unit|addr_rnum_src [1]),
	.datac(\reg_file[4][8]~q ),
	.datad(\reg_file[6][8]~q ),
	.cin(gnd),
	.combout(\mar~39_combout ),
	.cout());
// synopsys translate_off
defparam \mar~39 .lut_mask = 16'hDC98;
defparam \mar~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y22_N26
cycloneive_lcell_comb \mar~40 (
// Equation(s):
// \mar~40_combout  = (\mar~39_combout  & (((\reg_file[7][8]~q ) # (!\ctrl_unit|addr_rnum_src [0])))) # (!\mar~39_combout  & (\reg_file[5][8]~q  & ((\ctrl_unit|addr_rnum_src [0]))))

	.dataa(\reg_file[5][8]~q ),
	.datab(\reg_file[7][8]~q ),
	.datac(\mar~39_combout ),
	.datad(\ctrl_unit|addr_rnum_src [0]),
	.cin(gnd),
	.combout(\mar~40_combout ),
	.cout());
// synopsys translate_off
defparam \mar~40 .lut_mask = 16'hCAF0;
defparam \mar~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y22_N22
cycloneive_lcell_comb \mar~37 (
// Equation(s):
// \mar~37_combout  = (\ctrl_unit|addr_rnum_src [1] & (((\ctrl_unit|addr_rnum_src [0])))) # (!\ctrl_unit|addr_rnum_src [1] & ((\ctrl_unit|addr_rnum_src [0] & (\reg_file[1][8]~q )) # (!\ctrl_unit|addr_rnum_src [0] & ((\reg_file[0][8]~q )))))

	.dataa(\reg_file[1][8]~q ),
	.datab(\reg_file[0][8]~q ),
	.datac(\ctrl_unit|addr_rnum_src [1]),
	.datad(\ctrl_unit|addr_rnum_src [0]),
	.cin(gnd),
	.combout(\mar~37_combout ),
	.cout());
// synopsys translate_off
defparam \mar~37 .lut_mask = 16'hFA0C;
defparam \mar~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y22_N28
cycloneive_lcell_comb \mar~38 (
// Equation(s):
// \mar~38_combout  = (\ctrl_unit|addr_rnum_src [1] & ((\mar~37_combout  & ((\reg_file[3][8]~q ))) # (!\mar~37_combout  & (\reg_file[2][8]~q )))) # (!\ctrl_unit|addr_rnum_src [1] & (((\mar~37_combout ))))

	.dataa(\reg_file[2][8]~q ),
	.datab(\ctrl_unit|addr_rnum_src [1]),
	.datac(\reg_file[3][8]~q ),
	.datad(\mar~37_combout ),
	.cin(gnd),
	.combout(\mar~38_combout ),
	.cout());
// synopsys translate_off
defparam \mar~38 .lut_mask = 16'hF388;
defparam \mar~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y22_N16
cycloneive_lcell_comb \mar[8]~8 (
// Equation(s):
// \mar[8]~8_combout  = (\ctrl_unit|addr_rnum_src [2] & (\mar~40_combout )) # (!\ctrl_unit|addr_rnum_src [2] & ((\mar~38_combout )))

	.dataa(\ctrl_unit|addr_rnum_src [2]),
	.datab(\mar~40_combout ),
	.datac(gnd),
	.datad(\mar~38_combout ),
	.cin(gnd),
	.combout(\mar[8]~8_combout ),
	.cout());
// synopsys translate_off
defparam \mar[8]~8 .lut_mask = 16'hDD88;
defparam \mar[8]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y22_N17
dffeas \mar[8] (
	.clk(!\Clock~clkctrl_outclk ),
	.d(\mar[8]~8_combout ),
	.asdata(\arithmetic_logic_unit|result [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\Equal10~0_combout ),
	.ena(\mar[15]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(mar[8]),
	.prn(vcc));
// synopsys translate_off
defparam \mar[8] .is_wysiwyg = "true";
defparam \mar[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y22_N18
cycloneive_lcell_comb \mar~43 (
// Equation(s):
// \mar~43_combout  = (\ctrl_unit|addr_rnum_src [0] & (\ctrl_unit|addr_rnum_src [1])) # (!\ctrl_unit|addr_rnum_src [0] & ((\ctrl_unit|addr_rnum_src [1] & ((\reg_file[6][7]~q ))) # (!\ctrl_unit|addr_rnum_src [1] & (\reg_file[4][7]~q ))))

	.dataa(\ctrl_unit|addr_rnum_src [0]),
	.datab(\ctrl_unit|addr_rnum_src [1]),
	.datac(\reg_file[4][7]~q ),
	.datad(\reg_file[6][7]~q ),
	.cin(gnd),
	.combout(\mar~43_combout ),
	.cout());
// synopsys translate_off
defparam \mar~43 .lut_mask = 16'hDC98;
defparam \mar~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y22_N30
cycloneive_lcell_comb \mar~44 (
// Equation(s):
// \mar~44_combout  = (\ctrl_unit|addr_rnum_src [0] & ((\mar~43_combout  & (\reg_file[7][7]~q )) # (!\mar~43_combout  & ((\reg_file[5][7]~q ))))) # (!\ctrl_unit|addr_rnum_src [0] & (((\mar~43_combout ))))

	.dataa(\reg_file[7][7]~q ),
	.datab(\ctrl_unit|addr_rnum_src [0]),
	.datac(\mar~43_combout ),
	.datad(\reg_file[5][7]~q ),
	.cin(gnd),
	.combout(\mar~44_combout ),
	.cout());
// synopsys translate_off
defparam \mar~44 .lut_mask = 16'hBCB0;
defparam \mar~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y22_N28
cycloneive_lcell_comb \mar~41 (
// Equation(s):
// \mar~41_combout  = (\ctrl_unit|addr_rnum_src [0] & ((\reg_file[1][7]~q ) # ((\ctrl_unit|addr_rnum_src [1])))) # (!\ctrl_unit|addr_rnum_src [0] & (((\reg_file[0][7]~q  & !\ctrl_unit|addr_rnum_src [1]))))

	.dataa(\reg_file[1][7]~q ),
	.datab(\ctrl_unit|addr_rnum_src [0]),
	.datac(\reg_file[0][7]~q ),
	.datad(\ctrl_unit|addr_rnum_src [1]),
	.cin(gnd),
	.combout(\mar~41_combout ),
	.cout());
// synopsys translate_off
defparam \mar~41 .lut_mask = 16'hCCB8;
defparam \mar~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y22_N24
cycloneive_lcell_comb \mar~42 (
// Equation(s):
// \mar~42_combout  = (\ctrl_unit|addr_rnum_src [1] & ((\mar~41_combout  & (\reg_file[3][7]~q )) # (!\mar~41_combout  & ((\reg_file[2][7]~q ))))) # (!\ctrl_unit|addr_rnum_src [1] & (((\mar~41_combout ))))

	.dataa(\ctrl_unit|addr_rnum_src [1]),
	.datab(\reg_file[3][7]~q ),
	.datac(\reg_file[2][7]~q ),
	.datad(\mar~41_combout ),
	.cin(gnd),
	.combout(\mar~42_combout ),
	.cout());
// synopsys translate_off
defparam \mar~42 .lut_mask = 16'hDDA0;
defparam \mar~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y25_N0
cycloneive_lcell_comb \mar[7]~7 (
// Equation(s):
// \mar[7]~7_combout  = (\ctrl_unit|addr_rnum_src [2] & (\mar~44_combout )) # (!\ctrl_unit|addr_rnum_src [2] & ((\mar~42_combout )))

	.dataa(\mar~44_combout ),
	.datab(\ctrl_unit|addr_rnum_src [2]),
	.datac(gnd),
	.datad(\mar~42_combout ),
	.cin(gnd),
	.combout(\mar[7]~7_combout ),
	.cout());
// synopsys translate_off
defparam \mar[7]~7 .lut_mask = 16'hBB88;
defparam \mar[7]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y25_N1
dffeas \mar[7] (
	.clk(!\Clock~clkctrl_outclk ),
	.d(\mar[7]~7_combout ),
	.asdata(\arithmetic_logic_unit|result [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\Equal10~0_combout ),
	.ena(\mar[15]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(mar[7]),
	.prn(vcc));
// synopsys translate_off
defparam \mar[7] .is_wysiwyg = "true";
defparam \mar[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y22_N2
cycloneive_lcell_comb \mar~47 (
// Equation(s):
// \mar~47_combout  = (\ctrl_unit|addr_rnum_src [1] & (((\reg_file[6][6]~q ) # (\ctrl_unit|addr_rnum_src [0])))) # (!\ctrl_unit|addr_rnum_src [1] & (\reg_file[4][6]~q  & ((!\ctrl_unit|addr_rnum_src [0]))))

	.dataa(\ctrl_unit|addr_rnum_src [1]),
	.datab(\reg_file[4][6]~q ),
	.datac(\reg_file[6][6]~q ),
	.datad(\ctrl_unit|addr_rnum_src [0]),
	.cin(gnd),
	.combout(\mar~47_combout ),
	.cout());
// synopsys translate_off
defparam \mar~47 .lut_mask = 16'hAAE4;
defparam \mar~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y22_N10
cycloneive_lcell_comb \mar~48 (
// Equation(s):
// \mar~48_combout  = (\mar~47_combout  & (((\reg_file[7][6]~q ) # (!\ctrl_unit|addr_rnum_src [0])))) # (!\mar~47_combout  & (\reg_file[5][6]~q  & ((\ctrl_unit|addr_rnum_src [0]))))

	.dataa(\reg_file[5][6]~q ),
	.datab(\reg_file[7][6]~q ),
	.datac(\mar~47_combout ),
	.datad(\ctrl_unit|addr_rnum_src [0]),
	.cin(gnd),
	.combout(\mar~48_combout ),
	.cout());
// synopsys translate_off
defparam \mar~48 .lut_mask = 16'hCAF0;
defparam \mar~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y23_N10
cycloneive_lcell_comb \mar~45 (
// Equation(s):
// \mar~45_combout  = (\ctrl_unit|addr_rnum_src [1] & (((\ctrl_unit|addr_rnum_src [0])))) # (!\ctrl_unit|addr_rnum_src [1] & ((\ctrl_unit|addr_rnum_src [0] & ((\reg_file[1][6]~q ))) # (!\ctrl_unit|addr_rnum_src [0] & (\reg_file[0][6]~q ))))

	.dataa(\reg_file[0][6]~q ),
	.datab(\reg_file[1][6]~q ),
	.datac(\ctrl_unit|addr_rnum_src [1]),
	.datad(\ctrl_unit|addr_rnum_src [0]),
	.cin(gnd),
	.combout(\mar~45_combout ),
	.cout());
// synopsys translate_off
defparam \mar~45 .lut_mask = 16'hFC0A;
defparam \mar~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y23_N4
cycloneive_lcell_comb \mar~46 (
// Equation(s):
// \mar~46_combout  = (\ctrl_unit|addr_rnum_src [1] & ((\mar~45_combout  & ((\reg_file[3][6]~q ))) # (!\mar~45_combout  & (\reg_file[2][6]~q )))) # (!\ctrl_unit|addr_rnum_src [1] & (((\mar~45_combout ))))

	.dataa(\ctrl_unit|addr_rnum_src [1]),
	.datab(\reg_file[2][6]~q ),
	.datac(\reg_file[3][6]~q ),
	.datad(\mar~45_combout ),
	.cin(gnd),
	.combout(\mar~46_combout ),
	.cout());
// synopsys translate_off
defparam \mar~46 .lut_mask = 16'hF588;
defparam \mar~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y25_N6
cycloneive_lcell_comb \mar[6]~6 (
// Equation(s):
// \mar[6]~6_combout  = (\ctrl_unit|addr_rnum_src [2] & (\mar~48_combout )) # (!\ctrl_unit|addr_rnum_src [2] & ((\mar~46_combout )))

	.dataa(\mar~48_combout ),
	.datab(\ctrl_unit|addr_rnum_src [2]),
	.datac(gnd),
	.datad(\mar~46_combout ),
	.cin(gnd),
	.combout(\mar[6]~6_combout ),
	.cout());
// synopsys translate_off
defparam \mar[6]~6 .lut_mask = 16'hBB88;
defparam \mar[6]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y25_N7
dffeas \mar[6] (
	.clk(!\Clock~clkctrl_outclk ),
	.d(\mar[6]~6_combout ),
	.asdata(\arithmetic_logic_unit|result [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\Equal10~0_combout ),
	.ena(\mar[15]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(mar[6]),
	.prn(vcc));
// synopsys translate_off
defparam \mar[6] .is_wysiwyg = "true";
defparam \mar[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y21_N12
cycloneive_lcell_comb \mar~51 (
// Equation(s):
// \mar~51_combout  = (\ctrl_unit|addr_rnum_src [0] & (((\ctrl_unit|addr_rnum_src [1])))) # (!\ctrl_unit|addr_rnum_src [0] & ((\ctrl_unit|addr_rnum_src [1] & ((\reg_file[6][5]~q ))) # (!\ctrl_unit|addr_rnum_src [1] & (\reg_file[4][5]~q ))))

	.dataa(\ctrl_unit|addr_rnum_src [0]),
	.datab(\reg_file[4][5]~q ),
	.datac(\ctrl_unit|addr_rnum_src [1]),
	.datad(\reg_file[6][5]~q ),
	.cin(gnd),
	.combout(\mar~51_combout ),
	.cout());
// synopsys translate_off
defparam \mar~51 .lut_mask = 16'hF4A4;
defparam \mar~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y21_N2
cycloneive_lcell_comb \mar~52 (
// Equation(s):
// \mar~52_combout  = (\ctrl_unit|addr_rnum_src [0] & ((\mar~51_combout  & ((\reg_file[7][5]~q ))) # (!\mar~51_combout  & (\reg_file[5][5]~q )))) # (!\ctrl_unit|addr_rnum_src [0] & (((\mar~51_combout ))))

	.dataa(\ctrl_unit|addr_rnum_src [0]),
	.datab(\reg_file[5][5]~q ),
	.datac(\reg_file[7][5]~q ),
	.datad(\mar~51_combout ),
	.cin(gnd),
	.combout(\mar~52_combout ),
	.cout());
// synopsys translate_off
defparam \mar~52 .lut_mask = 16'hF588;
defparam \mar~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y21_N6
cycloneive_lcell_comb \mar~49 (
// Equation(s):
// \mar~49_combout  = (\ctrl_unit|addr_rnum_src [0] & (((\reg_file[1][5]~q ) # (\ctrl_unit|addr_rnum_src [1])))) # (!\ctrl_unit|addr_rnum_src [0] & (\reg_file[0][5]~q  & ((!\ctrl_unit|addr_rnum_src [1]))))

	.dataa(\ctrl_unit|addr_rnum_src [0]),
	.datab(\reg_file[0][5]~q ),
	.datac(\reg_file[1][5]~q ),
	.datad(\ctrl_unit|addr_rnum_src [1]),
	.cin(gnd),
	.combout(\mar~49_combout ),
	.cout());
// synopsys translate_off
defparam \mar~49 .lut_mask = 16'hAAE4;
defparam \mar~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y21_N14
cycloneive_lcell_comb \mar~50 (
// Equation(s):
// \mar~50_combout  = (\ctrl_unit|addr_rnum_src [1] & ((\mar~49_combout  & ((\reg_file[3][5]~q ))) # (!\mar~49_combout  & (\reg_file[2][5]~q )))) # (!\ctrl_unit|addr_rnum_src [1] & (((\mar~49_combout ))))

	.dataa(\reg_file[2][5]~q ),
	.datab(\ctrl_unit|addr_rnum_src [1]),
	.datac(\reg_file[3][5]~q ),
	.datad(\mar~49_combout ),
	.cin(gnd),
	.combout(\mar~50_combout ),
	.cout());
// synopsys translate_off
defparam \mar~50 .lut_mask = 16'hF388;
defparam \mar~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y25_N10
cycloneive_lcell_comb \mar[5]~5 (
// Equation(s):
// \mar[5]~5_combout  = (\ctrl_unit|addr_rnum_src [2] & (\mar~52_combout )) # (!\ctrl_unit|addr_rnum_src [2] & ((\mar~50_combout )))

	.dataa(\mar~52_combout ),
	.datab(\ctrl_unit|addr_rnum_src [2]),
	.datac(gnd),
	.datad(\mar~50_combout ),
	.cin(gnd),
	.combout(\mar[5]~5_combout ),
	.cout());
// synopsys translate_off
defparam \mar[5]~5 .lut_mask = 16'hBB88;
defparam \mar[5]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y25_N11
dffeas \mar[5] (
	.clk(!\Clock~clkctrl_outclk ),
	.d(\mar[5]~5_combout ),
	.asdata(\arithmetic_logic_unit|result [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\Equal10~0_combout ),
	.ena(\mar[15]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(mar[5]),
	.prn(vcc));
// synopsys translate_off
defparam \mar[5] .is_wysiwyg = "true";
defparam \mar[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y24_N10
cycloneive_lcell_comb \mar~55 (
// Equation(s):
// \mar~55_combout  = (\ctrl_unit|addr_rnum_src [0] & (((\ctrl_unit|addr_rnum_src [1])))) # (!\ctrl_unit|addr_rnum_src [0] & ((\ctrl_unit|addr_rnum_src [1] & ((\reg_file[6][4]~q ))) # (!\ctrl_unit|addr_rnum_src [1] & (\reg_file[4][4]~q ))))

	.dataa(\ctrl_unit|addr_rnum_src [0]),
	.datab(\reg_file[4][4]~q ),
	.datac(\reg_file[6][4]~q ),
	.datad(\ctrl_unit|addr_rnum_src [1]),
	.cin(gnd),
	.combout(\mar~55_combout ),
	.cout());
// synopsys translate_off
defparam \mar~55 .lut_mask = 16'hFA44;
defparam \mar~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y24_N2
cycloneive_lcell_comb \mar~56 (
// Equation(s):
// \mar~56_combout  = (\ctrl_unit|addr_rnum_src [0] & ((\mar~55_combout  & ((\reg_file[7][4]~q ))) # (!\mar~55_combout  & (\reg_file[5][4]~q )))) # (!\ctrl_unit|addr_rnum_src [0] & (((\mar~55_combout ))))

	.dataa(\ctrl_unit|addr_rnum_src [0]),
	.datab(\reg_file[5][4]~q ),
	.datac(\reg_file[7][4]~q ),
	.datad(\mar~55_combout ),
	.cin(gnd),
	.combout(\mar~56_combout ),
	.cout());
// synopsys translate_off
defparam \mar~56 .lut_mask = 16'hF588;
defparam \mar~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y23_N22
cycloneive_lcell_comb \mar~53 (
// Equation(s):
// \mar~53_combout  = (\ctrl_unit|addr_rnum_src [0] & (((\reg_file[1][4]~q ) # (\ctrl_unit|addr_rnum_src [1])))) # (!\ctrl_unit|addr_rnum_src [0] & (\reg_file[0][4]~q  & ((!\ctrl_unit|addr_rnum_src [1]))))

	.dataa(\ctrl_unit|addr_rnum_src [0]),
	.datab(\reg_file[0][4]~q ),
	.datac(\reg_file[1][4]~q ),
	.datad(\ctrl_unit|addr_rnum_src [1]),
	.cin(gnd),
	.combout(\mar~53_combout ),
	.cout());
// synopsys translate_off
defparam \mar~53 .lut_mask = 16'hAAE4;
defparam \mar~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y24_N0
cycloneive_lcell_comb \mar~54 (
// Equation(s):
// \mar~54_combout  = (\mar~53_combout  & ((\reg_file[3][4]~q ) # ((!\ctrl_unit|addr_rnum_src [1])))) # (!\mar~53_combout  & (((\reg_file[2][4]~q  & \ctrl_unit|addr_rnum_src [1]))))

	.dataa(\reg_file[3][4]~q ),
	.datab(\mar~53_combout ),
	.datac(\reg_file[2][4]~q ),
	.datad(\ctrl_unit|addr_rnum_src [1]),
	.cin(gnd),
	.combout(\mar~54_combout ),
	.cout());
// synopsys translate_off
defparam \mar~54 .lut_mask = 16'hB8CC;
defparam \mar~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y25_N20
cycloneive_lcell_comb \mar[4]~4 (
// Equation(s):
// \mar[4]~4_combout  = (\ctrl_unit|addr_rnum_src [2] & (\mar~56_combout )) # (!\ctrl_unit|addr_rnum_src [2] & ((\mar~54_combout )))

	.dataa(\mar~56_combout ),
	.datab(\ctrl_unit|addr_rnum_src [2]),
	.datac(gnd),
	.datad(\mar~54_combout ),
	.cin(gnd),
	.combout(\mar[4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \mar[4]~4 .lut_mask = 16'hBB88;
defparam \mar[4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y25_N21
dffeas \mar[4] (
	.clk(!\Clock~clkctrl_outclk ),
	.d(\mar[4]~4_combout ),
	.asdata(\arithmetic_logic_unit|result [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\Equal10~0_combout ),
	.ena(\mar[15]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(mar[4]),
	.prn(vcc));
// synopsys translate_off
defparam \mar[4] .is_wysiwyg = "true";
defparam \mar[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y24_N0
cycloneive_lcell_comb \mar~59 (
// Equation(s):
// \mar~59_combout  = (\ctrl_unit|addr_rnum_src [1] & ((\ctrl_unit|addr_rnum_src [0]) # ((\reg_file[6][3]~q )))) # (!\ctrl_unit|addr_rnum_src [1] & (!\ctrl_unit|addr_rnum_src [0] & (\reg_file[4][3]~q )))

	.dataa(\ctrl_unit|addr_rnum_src [1]),
	.datab(\ctrl_unit|addr_rnum_src [0]),
	.datac(\reg_file[4][3]~q ),
	.datad(\reg_file[6][3]~q ),
	.cin(gnd),
	.combout(\mar~59_combout ),
	.cout());
// synopsys translate_off
defparam \mar~59 .lut_mask = 16'hBA98;
defparam \mar~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y24_N16
cycloneive_lcell_comb \mar~60 (
// Equation(s):
// \mar~60_combout  = (\ctrl_unit|addr_rnum_src [0] & ((\mar~59_combout  & ((\reg_file[7][3]~q ))) # (!\mar~59_combout  & (\reg_file[5][3]~q )))) # (!\ctrl_unit|addr_rnum_src [0] & (((\mar~59_combout ))))

	.dataa(\reg_file[5][3]~q ),
	.datab(\ctrl_unit|addr_rnum_src [0]),
	.datac(\reg_file[7][3]~q ),
	.datad(\mar~59_combout ),
	.cin(gnd),
	.combout(\mar~60_combout ),
	.cout());
// synopsys translate_off
defparam \mar~60 .lut_mask = 16'hF388;
defparam \mar~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y25_N18
cycloneive_lcell_comb \mar~57 (
// Equation(s):
// \mar~57_combout  = (\ctrl_unit|addr_rnum_src [0] & ((\ctrl_unit|addr_rnum_src [1]) # ((\reg_file[1][3]~q )))) # (!\ctrl_unit|addr_rnum_src [0] & (!\ctrl_unit|addr_rnum_src [1] & (\reg_file[0][3]~q )))

	.dataa(\ctrl_unit|addr_rnum_src [0]),
	.datab(\ctrl_unit|addr_rnum_src [1]),
	.datac(\reg_file[0][3]~q ),
	.datad(\reg_file[1][3]~q ),
	.cin(gnd),
	.combout(\mar~57_combout ),
	.cout());
// synopsys translate_off
defparam \mar~57 .lut_mask = 16'hBA98;
defparam \mar~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y25_N4
cycloneive_lcell_comb \mar~58 (
// Equation(s):
// \mar~58_combout  = (\ctrl_unit|addr_rnum_src [1] & ((\mar~57_combout  & ((\reg_file[3][3]~q ))) # (!\mar~57_combout  & (\reg_file[2][3]~q )))) # (!\ctrl_unit|addr_rnum_src [1] & (((\mar~57_combout ))))

	.dataa(\reg_file[2][3]~q ),
	.datab(\ctrl_unit|addr_rnum_src [1]),
	.datac(\reg_file[3][3]~q ),
	.datad(\mar~57_combout ),
	.cin(gnd),
	.combout(\mar~58_combout ),
	.cout());
// synopsys translate_off
defparam \mar~58 .lut_mask = 16'hF388;
defparam \mar~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y25_N4
cycloneive_lcell_comb \mar[3]~3 (
// Equation(s):
// \mar[3]~3_combout  = (\ctrl_unit|addr_rnum_src [2] & (\mar~60_combout )) # (!\ctrl_unit|addr_rnum_src [2] & ((\mar~58_combout )))

	.dataa(\mar~60_combout ),
	.datab(\ctrl_unit|addr_rnum_src [2]),
	.datac(gnd),
	.datad(\mar~58_combout ),
	.cin(gnd),
	.combout(\mar[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \mar[3]~3 .lut_mask = 16'hBB88;
defparam \mar[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y26_N22
cycloneive_lcell_comb \arithmetic_logic_unit|Reg3[2]~23 (
// Equation(s):
// \arithmetic_logic_unit|Reg3[2]~23_combout  = (!\ctrl_unit|alu_op [2] & !\ctrl_unit|alu_op [1])

	.dataa(\ctrl_unit|alu_op [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(\ctrl_unit|alu_op [1]),
	.cin(gnd),
	.combout(\arithmetic_logic_unit|Reg3[2]~23_combout ),
	.cout());
// synopsys translate_off
defparam \arithmetic_logic_unit|Reg3[2]~23 .lut_mask = 16'h0055;
defparam \arithmetic_logic_unit|Reg3[2]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y24_N12
cycloneive_lcell_comb \arithmetic_logic_unit|Reg3[2]~24 (
// Equation(s):
// \arithmetic_logic_unit|Reg3[2]~24_combout  = (\arithmetic_logic_unit|Reg3[2]~23_combout  & ((\ctrl_unit|alu_op [3] & ((\arithmetic_logic_unit|LessThan2~0_combout ))) # (!\ctrl_unit|alu_op [3] & (!\ctrl_unit|alu_op [0]))))

	.dataa(\arithmetic_logic_unit|Reg3[2]~23_combout ),
	.datab(\ctrl_unit|alu_op [0]),
	.datac(\ctrl_unit|alu_op [3]),
	.datad(\arithmetic_logic_unit|LessThan2~0_combout ),
	.cin(gnd),
	.combout(\arithmetic_logic_unit|Reg3[2]~24_combout ),
	.cout());
// synopsys translate_off
defparam \arithmetic_logic_unit|Reg3[2]~24 .lut_mask = 16'hA202;
defparam \arithmetic_logic_unit|Reg3[2]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y24_N22
cycloneive_lcell_comb \arithmetic_logic_unit|Reg3[2]~17 (
// Equation(s):
// \arithmetic_logic_unit|Reg3[2]~17_combout  = (\ctrl_unit|alu_op [3] & (\ctrl_unit|alu_op [1] & (!\ctrl_unit|alu_op [0] & !\ctrl_unit|alu_op [2]))) # (!\ctrl_unit|alu_op [3] & (\ctrl_unit|alu_op [2] & (\ctrl_unit|alu_op [1] $ (!\ctrl_unit|alu_op [0]))))

	.dataa(\ctrl_unit|alu_op [1]),
	.datab(\ctrl_unit|alu_op [0]),
	.datac(\ctrl_unit|alu_op [3]),
	.datad(\ctrl_unit|alu_op [2]),
	.cin(gnd),
	.combout(\arithmetic_logic_unit|Reg3[2]~17_combout ),
	.cout());
// synopsys translate_off
defparam \arithmetic_logic_unit|Reg3[2]~17 .lut_mask = 16'h0920;
defparam \arithmetic_logic_unit|Reg3[2]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y25_N22
cycloneive_lcell_comb \arithmetic_logic_unit|Add5~6 (
// Equation(s):
// \arithmetic_logic_unit|Add5~6_combout  = (\arithmetic_logic_unit|Add12~6_combout  & (!\arithmetic_logic_unit|Add5~5 )) # (!\arithmetic_logic_unit|Add12~6_combout  & ((\arithmetic_logic_unit|Add5~5 ) # (GND)))
// \arithmetic_logic_unit|Add5~7  = CARRY((!\arithmetic_logic_unit|Add5~5 ) # (!\arithmetic_logic_unit|Add12~6_combout ))

	.dataa(\arithmetic_logic_unit|Add12~6_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\arithmetic_logic_unit|Add5~5 ),
	.combout(\arithmetic_logic_unit|Add5~6_combout ),
	.cout(\arithmetic_logic_unit|Add5~7 ));
// synopsys translate_off
defparam \arithmetic_logic_unit|Add5~6 .lut_mask = 16'h5A5F;
defparam \arithmetic_logic_unit|Add5~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X79_Y24_N30
cycloneive_lcell_comb \arithmetic_logic_unit|Reg3[12]~20 (
// Equation(s):
// \arithmetic_logic_unit|Reg3[12]~20_combout  = (\ctrl_unit|alu_op [2] & \ctrl_unit|alu_op [3])

	.dataa(\ctrl_unit|alu_op [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(\ctrl_unit|alu_op [3]),
	.cin(gnd),
	.combout(\arithmetic_logic_unit|Reg3[12]~20_combout ),
	.cout());
// synopsys translate_off
defparam \arithmetic_logic_unit|Reg3[12]~20 .lut_mask = 16'hAA00;
defparam \arithmetic_logic_unit|Reg3[12]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y24_N8
cycloneive_lcell_comb \arithmetic_logic_unit|Reg3[2]~21 (
// Equation(s):
// \arithmetic_logic_unit|Reg3[2]~21_combout  = (\ctrl_unit|alu_op [3] & ((\ctrl_unit|alu_op [1]) # (!\ctrl_unit|alu_op [2])))

	.dataa(\ctrl_unit|alu_op [1]),
	.datab(\ctrl_unit|alu_op [3]),
	.datac(gnd),
	.datad(\ctrl_unit|alu_op [2]),
	.cin(gnd),
	.combout(\arithmetic_logic_unit|Reg3[2]~21_combout ),
	.cout());
// synopsys translate_off
defparam \arithmetic_logic_unit|Reg3[2]~21 .lut_mask = 16'h88CC;
defparam \arithmetic_logic_unit|Reg3[2]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y24_N4
cycloneive_lcell_comb \arithmetic_logic_unit|Add10~0 (
// Equation(s):
// \arithmetic_logic_unit|Add10~0_combout  = \arithmetic_logic_unit|sum1[3]~6_combout  $ (((\arithmetic_logic_unit|sum1[2]~4_combout ) # (\arithmetic_logic_unit|sum1[1]~2_combout )))

	.dataa(gnd),
	.datab(\arithmetic_logic_unit|sum1[2]~4_combout ),
	.datac(\arithmetic_logic_unit|sum1[1]~2_combout ),
	.datad(\arithmetic_logic_unit|sum1[3]~6_combout ),
	.cin(gnd),
	.combout(\arithmetic_logic_unit|Add10~0_combout ),
	.cout());
// synopsys translate_off
defparam \arithmetic_logic_unit|Add10~0 .lut_mask = 16'h03FC;
defparam \arithmetic_logic_unit|Add10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y25_N16
cycloneive_lcell_comb \arithmetic_logic_unit|Add2~0 (
// Equation(s):
// \arithmetic_logic_unit|Add2~0_combout  = (\Mux47~9_combout  & (\s_bus[0]~21_combout  $ (VCC))) # (!\Mux47~9_combout  & (\s_bus[0]~21_combout  & VCC))
// \arithmetic_logic_unit|Add2~1  = CARRY((\Mux47~9_combout  & \s_bus[0]~21_combout ))

	.dataa(\Mux47~9_combout ),
	.datab(\s_bus[0]~21_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\arithmetic_logic_unit|Add2~0_combout ),
	.cout(\arithmetic_logic_unit|Add2~1 ));
// synopsys translate_off
defparam \arithmetic_logic_unit|Add2~0 .lut_mask = 16'h6688;
defparam \arithmetic_logic_unit|Add2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y25_N18
cycloneive_lcell_comb \arithmetic_logic_unit|Add2~2 (
// Equation(s):
// \arithmetic_logic_unit|Add2~2_combout  = (\Mux46~9_combout  & ((\s_bus[1]~10_combout  & (\arithmetic_logic_unit|Add2~1  & VCC)) # (!\s_bus[1]~10_combout  & (!\arithmetic_logic_unit|Add2~1 )))) # (!\Mux46~9_combout  & ((\s_bus[1]~10_combout  & 
// (!\arithmetic_logic_unit|Add2~1 )) # (!\s_bus[1]~10_combout  & ((\arithmetic_logic_unit|Add2~1 ) # (GND)))))
// \arithmetic_logic_unit|Add2~3  = CARRY((\Mux46~9_combout  & (!\s_bus[1]~10_combout  & !\arithmetic_logic_unit|Add2~1 )) # (!\Mux46~9_combout  & ((!\arithmetic_logic_unit|Add2~1 ) # (!\s_bus[1]~10_combout ))))

	.dataa(\Mux46~9_combout ),
	.datab(\s_bus[1]~10_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\arithmetic_logic_unit|Add2~1 ),
	.combout(\arithmetic_logic_unit|Add2~2_combout ),
	.cout(\arithmetic_logic_unit|Add2~3 ));
// synopsys translate_off
defparam \arithmetic_logic_unit|Add2~2 .lut_mask = 16'h9617;
defparam \arithmetic_logic_unit|Add2~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X79_Y25_N20
cycloneive_lcell_comb \arithmetic_logic_unit|Add2~4 (
// Equation(s):
// \arithmetic_logic_unit|Add2~4_combout  = ((\s_bus[2]~32_combout  $ (\Mux45~9_combout  $ (!\arithmetic_logic_unit|Add2~3 )))) # (GND)
// \arithmetic_logic_unit|Add2~5  = CARRY((\s_bus[2]~32_combout  & ((\Mux45~9_combout ) # (!\arithmetic_logic_unit|Add2~3 ))) # (!\s_bus[2]~32_combout  & (\Mux45~9_combout  & !\arithmetic_logic_unit|Add2~3 )))

	.dataa(\s_bus[2]~32_combout ),
	.datab(\Mux45~9_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\arithmetic_logic_unit|Add2~3 ),
	.combout(\arithmetic_logic_unit|Add2~4_combout ),
	.cout(\arithmetic_logic_unit|Add2~5 ));
// synopsys translate_off
defparam \arithmetic_logic_unit|Add2~4 .lut_mask = 16'h698E;
defparam \arithmetic_logic_unit|Add2~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X79_Y25_N22
cycloneive_lcell_comb \arithmetic_logic_unit|Add2~6 (
// Equation(s):
// \arithmetic_logic_unit|Add2~6_combout  = (\Mux44~9_combout  & ((\s_bus[3]~43_combout  & (!\arithmetic_logic_unit|Add2~5 )) # (!\s_bus[3]~43_combout  & ((\arithmetic_logic_unit|Add2~5 ) # (GND))))) # (!\Mux44~9_combout  & ((\s_bus[3]~43_combout  & 
// (\arithmetic_logic_unit|Add2~5  & VCC)) # (!\s_bus[3]~43_combout  & (!\arithmetic_logic_unit|Add2~5 ))))
// \arithmetic_logic_unit|Add2~7  = CARRY((\Mux44~9_combout  & ((!\arithmetic_logic_unit|Add2~5 ) # (!\s_bus[3]~43_combout ))) # (!\Mux44~9_combout  & (!\s_bus[3]~43_combout  & !\arithmetic_logic_unit|Add2~5 )))

	.dataa(\Mux44~9_combout ),
	.datab(\s_bus[3]~43_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\arithmetic_logic_unit|Add2~5 ),
	.combout(\arithmetic_logic_unit|Add2~6_combout ),
	.cout(\arithmetic_logic_unit|Add2~7 ));
// synopsys translate_off
defparam \arithmetic_logic_unit|Add2~6 .lut_mask = 16'h692B;
defparam \arithmetic_logic_unit|Add2~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X79_Y25_N0
cycloneive_lcell_comb \arithmetic_logic_unit|Add3~0 (
// Equation(s):
// \arithmetic_logic_unit|Add3~0_combout  = (\ctrl_unit|psw [0] & (\arithmetic_logic_unit|Add2~0_combout  $ (VCC))) # (!\ctrl_unit|psw [0] & (\arithmetic_logic_unit|Add2~0_combout  & VCC))
// \arithmetic_logic_unit|Add3~1  = CARRY((\ctrl_unit|psw [0] & \arithmetic_logic_unit|Add2~0_combout ))

	.dataa(\ctrl_unit|psw [0]),
	.datab(\arithmetic_logic_unit|Add2~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\arithmetic_logic_unit|Add3~0_combout ),
	.cout(\arithmetic_logic_unit|Add3~1 ));
// synopsys translate_off
defparam \arithmetic_logic_unit|Add3~0 .lut_mask = 16'h6688;
defparam \arithmetic_logic_unit|Add3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y25_N2
cycloneive_lcell_comb \arithmetic_logic_unit|Add3~2 (
// Equation(s):
// \arithmetic_logic_unit|Add3~2_combout  = (\arithmetic_logic_unit|Add2~2_combout  & (!\arithmetic_logic_unit|Add3~1 )) # (!\arithmetic_logic_unit|Add2~2_combout  & ((\arithmetic_logic_unit|Add3~1 ) # (GND)))
// \arithmetic_logic_unit|Add3~3  = CARRY((!\arithmetic_logic_unit|Add3~1 ) # (!\arithmetic_logic_unit|Add2~2_combout ))

	.dataa(gnd),
	.datab(\arithmetic_logic_unit|Add2~2_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\arithmetic_logic_unit|Add3~1 ),
	.combout(\arithmetic_logic_unit|Add3~2_combout ),
	.cout(\arithmetic_logic_unit|Add3~3 ));
// synopsys translate_off
defparam \arithmetic_logic_unit|Add3~2 .lut_mask = 16'h3C3F;
defparam \arithmetic_logic_unit|Add3~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X79_Y25_N4
cycloneive_lcell_comb \arithmetic_logic_unit|Add3~4 (
// Equation(s):
// \arithmetic_logic_unit|Add3~4_combout  = (\arithmetic_logic_unit|Add2~4_combout  & (\arithmetic_logic_unit|Add3~3  $ (GND))) # (!\arithmetic_logic_unit|Add2~4_combout  & (!\arithmetic_logic_unit|Add3~3  & VCC))
// \arithmetic_logic_unit|Add3~5  = CARRY((\arithmetic_logic_unit|Add2~4_combout  & !\arithmetic_logic_unit|Add3~3 ))

	.dataa(gnd),
	.datab(\arithmetic_logic_unit|Add2~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\arithmetic_logic_unit|Add3~3 ),
	.combout(\arithmetic_logic_unit|Add3~4_combout ),
	.cout(\arithmetic_logic_unit|Add3~5 ));
// synopsys translate_off
defparam \arithmetic_logic_unit|Add3~4 .lut_mask = 16'hC30C;
defparam \arithmetic_logic_unit|Add3~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X79_Y25_N6
cycloneive_lcell_comb \arithmetic_logic_unit|Add3~6 (
// Equation(s):
// \arithmetic_logic_unit|Add3~6_combout  = (\arithmetic_logic_unit|Add2~6_combout  & (!\arithmetic_logic_unit|Add3~5 )) # (!\arithmetic_logic_unit|Add2~6_combout  & ((\arithmetic_logic_unit|Add3~5 ) # (GND)))
// \arithmetic_logic_unit|Add3~7  = CARRY((!\arithmetic_logic_unit|Add3~5 ) # (!\arithmetic_logic_unit|Add2~6_combout ))

	.dataa(\arithmetic_logic_unit|Add2~6_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\arithmetic_logic_unit|Add3~5 ),
	.combout(\arithmetic_logic_unit|Add3~6_combout ),
	.cout(\arithmetic_logic_unit|Add3~7 ));
// synopsys translate_off
defparam \arithmetic_logic_unit|Add3~6 .lut_mask = 16'h5A5F;
defparam \arithmetic_logic_unit|Add3~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X79_Y24_N24
cycloneive_lcell_comb \arithmetic_logic_unit|Reg3[2]~18 (
// Equation(s):
// \arithmetic_logic_unit|Reg3[2]~18_combout  = (\ctrl_unit|alu_op [2]) # ((\ctrl_unit|alu_op [0] & \ctrl_unit|alu_op [1]))

	.dataa(\ctrl_unit|alu_op [2]),
	.datab(\ctrl_unit|alu_op [0]),
	.datac(gnd),
	.datad(\ctrl_unit|alu_op [1]),
	.cin(gnd),
	.combout(\arithmetic_logic_unit|Reg3[2]~18_combout ),
	.cout());
// synopsys translate_off
defparam \arithmetic_logic_unit|Reg3[2]~18 .lut_mask = 16'hEEAA;
defparam \arithmetic_logic_unit|Reg3[2]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y25_N20
cycloneive_lcell_comb \arithmetic_logic_unit|Reg3[10]~19 (
// Equation(s):
// \arithmetic_logic_unit|Reg3[10]~19_combout  = (!\ctrl_unit|alu_op [2] & \ctrl_unit|alu_op [1])

	.dataa(gnd),
	.datab(gnd),
	.datac(\ctrl_unit|alu_op [2]),
	.datad(\ctrl_unit|alu_op [1]),
	.cin(gnd),
	.combout(\arithmetic_logic_unit|Reg3[10]~19_combout ),
	.cout());
// synopsys translate_off
defparam \arithmetic_logic_unit|Reg3[10]~19 .lut_mask = 16'h0F00;
defparam \arithmetic_logic_unit|Reg3[10]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y24_N2
cycloneive_lcell_comb \arithmetic_logic_unit|Mux16~0 (
// Equation(s):
// \arithmetic_logic_unit|Mux16~0_combout  = (\arithmetic_logic_unit|Reg3[10]~19_combout  & ((\arithmetic_logic_unit|Reg3[2]~18_combout ) # ((\arithmetic_logic_unit|Add1~6_combout )))) # (!\arithmetic_logic_unit|Reg3[10]~19_combout  & 
// (!\arithmetic_logic_unit|Reg3[2]~18_combout  & ((\arithmetic_logic_unit|Add2~6_combout ))))

	.dataa(\arithmetic_logic_unit|Reg3[10]~19_combout ),
	.datab(\arithmetic_logic_unit|Reg3[2]~18_combout ),
	.datac(\arithmetic_logic_unit|Add1~6_combout ),
	.datad(\arithmetic_logic_unit|Add2~6_combout ),
	.cin(gnd),
	.combout(\arithmetic_logic_unit|Mux16~0_combout ),
	.cout());
// synopsys translate_off
defparam \arithmetic_logic_unit|Mux16~0 .lut_mask = 16'hB9A8;
defparam \arithmetic_logic_unit|Mux16~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y24_N16
cycloneive_lcell_comb \arithmetic_logic_unit|Mux16~1 (
// Equation(s):
// \arithmetic_logic_unit|Mux16~1_combout  = (\arithmetic_logic_unit|Reg3[2]~18_combout  & ((\arithmetic_logic_unit|Mux16~0_combout  & (\arithmetic_logic_unit|Add3~6_combout )) # (!\arithmetic_logic_unit|Mux16~0_combout  & 
// ((\arithmetic_logic_unit|Add4~6_combout ))))) # (!\arithmetic_logic_unit|Reg3[2]~18_combout  & (((\arithmetic_logic_unit|Mux16~0_combout ))))

	.dataa(\arithmetic_logic_unit|Add3~6_combout ),
	.datab(\arithmetic_logic_unit|Reg3[2]~18_combout ),
	.datac(\arithmetic_logic_unit|Add4~6_combout ),
	.datad(\arithmetic_logic_unit|Mux16~0_combout ),
	.cin(gnd),
	.combout(\arithmetic_logic_unit|Mux16~1_combout ),
	.cout());
// synopsys translate_off
defparam \arithmetic_logic_unit|Mux16~1 .lut_mask = 16'hBBC0;
defparam \arithmetic_logic_unit|Mux16~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y24_N18
cycloneive_lcell_comb \arithmetic_logic_unit|Mux16~2 (
// Equation(s):
// \arithmetic_logic_unit|Mux16~2_combout  = (\arithmetic_logic_unit|Reg3[12]~20_combout  & (\arithmetic_logic_unit|Reg3[2]~21_combout )) # (!\arithmetic_logic_unit|Reg3[12]~20_combout  & ((\arithmetic_logic_unit|Reg3[2]~21_combout  & 
// (\arithmetic_logic_unit|Add10~0_combout )) # (!\arithmetic_logic_unit|Reg3[2]~21_combout  & ((\arithmetic_logic_unit|Mux16~1_combout )))))

	.dataa(\arithmetic_logic_unit|Reg3[12]~20_combout ),
	.datab(\arithmetic_logic_unit|Reg3[2]~21_combout ),
	.datac(\arithmetic_logic_unit|Add10~0_combout ),
	.datad(\arithmetic_logic_unit|Mux16~1_combout ),
	.cin(gnd),
	.combout(\arithmetic_logic_unit|Mux16~2_combout ),
	.cout());
// synopsys translate_off
defparam \arithmetic_logic_unit|Mux16~2 .lut_mask = 16'hD9C8;
defparam \arithmetic_logic_unit|Mux16~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y24_N20
cycloneive_lcell_comb \arithmetic_logic_unit|Mux16~3 (
// Equation(s):
// \arithmetic_logic_unit|Mux16~3_combout  = (\arithmetic_logic_unit|Reg3[12]~20_combout  & ((\Mux44~9_combout  & (\s_bus[3]~43_combout  & !\arithmetic_logic_unit|Mux16~2_combout )) # (!\Mux44~9_combout  & (\s_bus[3]~43_combout  $ 
// (!\arithmetic_logic_unit|Mux16~2_combout ))))) # (!\arithmetic_logic_unit|Reg3[12]~20_combout  & (((\arithmetic_logic_unit|Mux16~2_combout ))))

	.dataa(\arithmetic_logic_unit|Reg3[12]~20_combout ),
	.datab(\Mux44~9_combout ),
	.datac(\s_bus[3]~43_combout ),
	.datad(\arithmetic_logic_unit|Mux16~2_combout ),
	.cin(gnd),
	.combout(\arithmetic_logic_unit|Mux16~3_combout ),
	.cout());
// synopsys translate_off
defparam \arithmetic_logic_unit|Mux16~3 .lut_mask = 16'h7582;
defparam \arithmetic_logic_unit|Mux16~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y24_N6
cycloneive_lcell_comb \arithmetic_logic_unit|Mux16~4 (
// Equation(s):
// \arithmetic_logic_unit|Mux16~4_combout  = (\arithmetic_logic_unit|Reg3[2]~17_combout  & (\arithmetic_logic_unit|Reg3[2]~22_combout )) # (!\arithmetic_logic_unit|Reg3[2]~17_combout  & ((\arithmetic_logic_unit|Reg3[2]~22_combout  & 
// ((\arithmetic_logic_unit|Mux16~3_combout ))) # (!\arithmetic_logic_unit|Reg3[2]~22_combout  & (\arithmetic_logic_unit|Add12~6_combout ))))

	.dataa(\arithmetic_logic_unit|Reg3[2]~17_combout ),
	.datab(\arithmetic_logic_unit|Reg3[2]~22_combout ),
	.datac(\arithmetic_logic_unit|Add12~6_combout ),
	.datad(\arithmetic_logic_unit|Mux16~3_combout ),
	.cin(gnd),
	.combout(\arithmetic_logic_unit|Mux16~4_combout ),
	.cout());
// synopsys translate_off
defparam \arithmetic_logic_unit|Mux16~4 .lut_mask = 16'hDC98;
defparam \arithmetic_logic_unit|Mux16~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y24_N28
cycloneive_lcell_comb \arithmetic_logic_unit|Mux16~5 (
// Equation(s):
// \arithmetic_logic_unit|Mux16~5_combout  = (\arithmetic_logic_unit|Reg3[2]~17_combout  & ((\arithmetic_logic_unit|Mux16~4_combout  & ((\arithmetic_logic_unit|Add5~6_combout ))) # (!\arithmetic_logic_unit|Mux16~4_combout  & 
// (\arithmetic_logic_unit|Add11~6_combout )))) # (!\arithmetic_logic_unit|Reg3[2]~17_combout  & (((\arithmetic_logic_unit|Mux16~4_combout ))))

	.dataa(\arithmetic_logic_unit|Reg3[2]~17_combout ),
	.datab(\arithmetic_logic_unit|Add11~6_combout ),
	.datac(\arithmetic_logic_unit|Add5~6_combout ),
	.datad(\arithmetic_logic_unit|Mux16~4_combout ),
	.cin(gnd),
	.combout(\arithmetic_logic_unit|Mux16~5_combout ),
	.cout());
// synopsys translate_off
defparam \arithmetic_logic_unit|Mux16~5 .lut_mask = 16'hF588;
defparam \arithmetic_logic_unit|Mux16~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y24_N0
cycloneive_lcell_comb \arithmetic_logic_unit|Reg3[3]~2 (
// Equation(s):
// \arithmetic_logic_unit|Reg3[3]~2_combout  = (\arithmetic_logic_unit|Reg3[2]~24_combout  & (\arithmetic_logic_unit|sum1[3]~6_combout )) # (!\arithmetic_logic_unit|Reg3[2]~24_combout  & ((\arithmetic_logic_unit|Mux16~5_combout )))

	.dataa(\arithmetic_logic_unit|Reg3[2]~24_combout ),
	.datab(\arithmetic_logic_unit|sum1[3]~6_combout ),
	.datac(gnd),
	.datad(\arithmetic_logic_unit|Mux16~5_combout ),
	.cin(gnd),
	.combout(\arithmetic_logic_unit|Reg3[3]~2_combout ),
	.cout());
// synopsys translate_off
defparam \arithmetic_logic_unit|Reg3[3]~2 .lut_mask = 16'hDD88;
defparam \arithmetic_logic_unit|Reg3[3]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y23_N18
cycloneive_lcell_comb \arithmetic_logic_unit|LessThan4~0 (
// Equation(s):
// \arithmetic_logic_unit|LessThan4~0_combout  = (((!\arithmetic_logic_unit|Reg3[10]~11_combout ) # (!\arithmetic_logic_unit|Reg3[10]~12_combout )) # (!\arithmetic_logic_unit|Reg3[10]~13_combout )) # (!\Mux44~9_combout )

	.dataa(\Mux44~9_combout ),
	.datab(\arithmetic_logic_unit|Reg3[10]~13_combout ),
	.datac(\arithmetic_logic_unit|Reg3[10]~12_combout ),
	.datad(\arithmetic_logic_unit|Reg3[10]~11_combout ),
	.cin(gnd),
	.combout(\arithmetic_logic_unit|LessThan4~0_combout ),
	.cout());
// synopsys translate_off
defparam \arithmetic_logic_unit|LessThan4~0 .lut_mask = 16'h7FFF;
defparam \arithmetic_logic_unit|LessThan4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y24_N2
cycloneive_lcell_comb \arithmetic_logic_unit|ShiftLeft0~2 (
// Equation(s):
// \arithmetic_logic_unit|ShiftLeft0~2_combout  = (!\Mux45~9_combout  & (\Mux46~9_combout  & !\arithmetic_logic_unit|LessThan4~0_combout ))

	.dataa(gnd),
	.datab(\Mux45~9_combout ),
	.datac(\Mux46~9_combout ),
	.datad(\arithmetic_logic_unit|LessThan4~0_combout ),
	.cin(gnd),
	.combout(\arithmetic_logic_unit|ShiftLeft0~2_combout ),
	.cout());
// synopsys translate_off
defparam \arithmetic_logic_unit|ShiftLeft0~2 .lut_mask = 16'h0030;
defparam \arithmetic_logic_unit|ShiftLeft0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y24_N0
cycloneive_lcell_comb \arithmetic_logic_unit|Reg3[2]~78 (
// Equation(s):
// \arithmetic_logic_unit|Reg3[2]~78_combout  = (!\ctrl_unit|alu_op [3] & (!\ctrl_unit|alu_op [2] & ((!\ctrl_unit|alu_op [1]) # (!\arithmetic_logic_unit|Reg3[10]~16_combout ))))

	.dataa(\ctrl_unit|alu_op [3]),
	.datab(\ctrl_unit|alu_op [2]),
	.datac(\arithmetic_logic_unit|Reg3[10]~16_combout ),
	.datad(\ctrl_unit|alu_op [1]),
	.cin(gnd),
	.combout(\arithmetic_logic_unit|Reg3[2]~78_combout ),
	.cout());
// synopsys translate_off
defparam \arithmetic_logic_unit|Reg3[2]~78 .lut_mask = 16'h0111;
defparam \arithmetic_logic_unit|Reg3[2]~78 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y24_N30
cycloneive_lcell_comb \arithmetic_logic_unit|Mux16~10 (
// Equation(s):
// \arithmetic_logic_unit|Mux16~10_combout  = (\s_bus[3]~43_combout  & (\Mux47~9_combout  & (\arithmetic_logic_unit|ShiftLeft0~2_combout  & \arithmetic_logic_unit|Reg3[2]~78_combout ))) # (!\s_bus[3]~43_combout  & 
// (((!\arithmetic_logic_unit|Reg3[2]~78_combout ))))

	.dataa(\Mux47~9_combout ),
	.datab(\s_bus[3]~43_combout ),
	.datac(\arithmetic_logic_unit|ShiftLeft0~2_combout ),
	.datad(\arithmetic_logic_unit|Reg3[2]~78_combout ),
	.cin(gnd),
	.combout(\arithmetic_logic_unit|Mux16~10_combout ),
	.cout());
// synopsys translate_off
defparam \arithmetic_logic_unit|Mux16~10 .lut_mask = 16'h8033;
defparam \arithmetic_logic_unit|Mux16~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y24_N26
cycloneive_lcell_comb \arithmetic_logic_unit|Reg3[2]~28 (
// Equation(s):
// \arithmetic_logic_unit|Reg3[2]~28_combout  = (\ctrl_unit|alu_op [1] & (((\ctrl_unit|alu_op [0])))) # (!\ctrl_unit|alu_op [1] & (\ctrl_unit|alu_op [2] & (\arithmetic_logic_unit|Reg3[10]~16_combout )))

	.dataa(\ctrl_unit|alu_op [1]),
	.datab(\ctrl_unit|alu_op [2]),
	.datac(\arithmetic_logic_unit|Reg3[10]~16_combout ),
	.datad(\ctrl_unit|alu_op [0]),
	.cin(gnd),
	.combout(\arithmetic_logic_unit|Reg3[2]~28_combout ),
	.cout());
// synopsys translate_off
defparam \arithmetic_logic_unit|Reg3[2]~28 .lut_mask = 16'hEA40;
defparam \arithmetic_logic_unit|Reg3[2]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y24_N4
cycloneive_lcell_comb \arithmetic_logic_unit|Reg3~31 (
// Equation(s):
// \arithmetic_logic_unit|Reg3~31_combout  = (!\Mux45~9_combout  & (\Mux47~9_combout  & (\Mux46~9_combout  & !\arithmetic_logic_unit|LessThan4~0_combout )))

	.dataa(\Mux45~9_combout ),
	.datab(\Mux47~9_combout ),
	.datac(\Mux46~9_combout ),
	.datad(\arithmetic_logic_unit|LessThan4~0_combout ),
	.cin(gnd),
	.combout(\arithmetic_logic_unit|Reg3~31_combout ),
	.cout());
// synopsys translate_off
defparam \arithmetic_logic_unit|Reg3~31 .lut_mask = 16'h0040;
defparam \arithmetic_logic_unit|Reg3~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y24_N18
cycloneive_lcell_comb \arithmetic_logic_unit|Mux16~6 (
// Equation(s):
// \arithmetic_logic_unit|Mux16~6_combout  = (\arithmetic_logic_unit|ShiftLeft0~2_combout  & ((\ctrl_unit|alu_op [1] & ((\arithmetic_logic_unit|ShiftLeft0~1_combout ))) # (!\ctrl_unit|alu_op [1] & (\Mux47~9_combout ))))

	.dataa(\ctrl_unit|alu_op [1]),
	.datab(\Mux47~9_combout ),
	.datac(\arithmetic_logic_unit|ShiftLeft0~1_combout ),
	.datad(\arithmetic_logic_unit|ShiftLeft0~2_combout ),
	.cin(gnd),
	.combout(\arithmetic_logic_unit|Mux16~6_combout ),
	.cout());
// synopsys translate_off
defparam \arithmetic_logic_unit|Mux16~6 .lut_mask = 16'hE400;
defparam \arithmetic_logic_unit|Mux16~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y24_N16
cycloneive_lcell_comb \arithmetic_logic_unit|Mux16~7 (
// Equation(s):
// \arithmetic_logic_unit|Mux16~7_combout  = (\arithmetic_logic_unit|Reg3[2]~28_combout  & (\ctrl_unit|alu_op [1])) # (!\arithmetic_logic_unit|Reg3[2]~28_combout  & ((\arithmetic_logic_unit|Mux16~6_combout  & (\ctrl_unit|alu_op [1])) # 
// (!\arithmetic_logic_unit|Mux16~6_combout  & ((\s_bus[3]~43_combout )))))

	.dataa(\ctrl_unit|alu_op [1]),
	.datab(\s_bus[3]~43_combout ),
	.datac(\arithmetic_logic_unit|Reg3[2]~28_combout ),
	.datad(\arithmetic_logic_unit|Mux16~6_combout ),
	.cin(gnd),
	.combout(\arithmetic_logic_unit|Mux16~7_combout ),
	.cout());
// synopsys translate_off
defparam \arithmetic_logic_unit|Mux16~7 .lut_mask = 16'hAAAC;
defparam \arithmetic_logic_unit|Mux16~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y24_N10
cycloneive_lcell_comb \arithmetic_logic_unit|Mux16~8 (
// Equation(s):
// \arithmetic_logic_unit|Mux16~8_combout  = (\arithmetic_logic_unit|Reg3[2]~28_combout  & ((\s_bus[3]~43_combout ) # ((\arithmetic_logic_unit|Reg3~31_combout  & \arithmetic_logic_unit|Mux16~7_combout )))) # (!\arithmetic_logic_unit|Reg3[2]~28_combout  & 
// (((\arithmetic_logic_unit|Mux16~7_combout ))))

	.dataa(\arithmetic_logic_unit|Reg3[2]~28_combout ),
	.datab(\s_bus[3]~43_combout ),
	.datac(\arithmetic_logic_unit|Reg3~31_combout ),
	.datad(\arithmetic_logic_unit|Mux16~7_combout ),
	.cin(gnd),
	.combout(\arithmetic_logic_unit|Mux16~8_combout ),
	.cout());
// synopsys translate_off
defparam \arithmetic_logic_unit|Mux16~8 .lut_mask = 16'hFD88;
defparam \arithmetic_logic_unit|Mux16~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y24_N12
cycloneive_lcell_comb \arithmetic_logic_unit|Mux16~9 (
// Equation(s):
// \arithmetic_logic_unit|Mux16~9_combout  = (\arithmetic_logic_unit|Reg3[12]~26_combout  & ((\arithmetic_logic_unit|Reg3[12]~25_combout  & (\s_bus[4]~54_combout )) # (!\arithmetic_logic_unit|Reg3[12]~25_combout  & ((\arithmetic_logic_unit|Mux16~8_combout 
// ))))) # (!\arithmetic_logic_unit|Reg3[12]~26_combout  & (!\arithmetic_logic_unit|Reg3[12]~25_combout ))

	.dataa(\arithmetic_logic_unit|Reg3[12]~26_combout ),
	.datab(\arithmetic_logic_unit|Reg3[12]~25_combout ),
	.datac(\s_bus[4]~54_combout ),
	.datad(\arithmetic_logic_unit|Mux16~8_combout ),
	.cin(gnd),
	.combout(\arithmetic_logic_unit|Mux16~9_combout ),
	.cout());
// synopsys translate_off
defparam \arithmetic_logic_unit|Mux16~9 .lut_mask = 16'hB391;
defparam \arithmetic_logic_unit|Mux16~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y24_N24
cycloneive_lcell_comb \arithmetic_logic_unit|Mux16~11 (
// Equation(s):
// \arithmetic_logic_unit|Mux16~11_combout  = (\s_bus[3]~43_combout  & (((\arithmetic_logic_unit|Mux16~10_combout ) # (\arithmetic_logic_unit|Mux16~9_combout )))) # (!\s_bus[3]~43_combout  & (\arithmetic_logic_unit|Mux16~9_combout  & 
// ((\arithmetic_logic_unit|Mux16~10_combout ) # (!\Mux44~9_combout ))))

	.dataa(\Mux44~9_combout ),
	.datab(\s_bus[3]~43_combout ),
	.datac(\arithmetic_logic_unit|Mux16~10_combout ),
	.datad(\arithmetic_logic_unit|Mux16~9_combout ),
	.cin(gnd),
	.combout(\arithmetic_logic_unit|Mux16~11_combout ),
	.cout());
// synopsys translate_off
defparam \arithmetic_logic_unit|Mux16~11 .lut_mask = 16'hFDC0;
defparam \arithmetic_logic_unit|Mux16~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y24_N10
cycloneive_lcell_comb \arithmetic_logic_unit|Reg3[2]~29 (
// Equation(s):
// \arithmetic_logic_unit|Reg3[2]~29_combout  = (!\ctrl_unit|alu_op [5] & (((!\ctrl_unit|alu_op [2]) # (!\ctrl_unit|alu_op [3])) # (!\ctrl_unit|alu_op [4])))

	.dataa(\ctrl_unit|alu_op [5]),
	.datab(\ctrl_unit|alu_op [4]),
	.datac(\ctrl_unit|alu_op [3]),
	.datad(\ctrl_unit|alu_op [2]),
	.cin(gnd),
	.combout(\arithmetic_logic_unit|Reg3[2]~29_combout ),
	.cout());
// synopsys translate_off
defparam \arithmetic_logic_unit|Reg3[2]~29 .lut_mask = 16'h1555;
defparam \arithmetic_logic_unit|Reg3[2]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y24_N1
dffeas \arithmetic_logic_unit|Reg3[3] (
	.clk(\ctrl_unit|enables[15]~clkctrl_outclk ),
	.d(\arithmetic_logic_unit|Reg3[3]~2_combout ),
	.asdata(\arithmetic_logic_unit|Mux16~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\ctrl_unit|alu_op [4]),
	.ena(\arithmetic_logic_unit|Reg3[2]~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\arithmetic_logic_unit|Reg3 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \arithmetic_logic_unit|Reg3[3] .is_wysiwyg = "true";
defparam \arithmetic_logic_unit|Reg3[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y25_N26
cycloneive_lcell_comb \arithmetic_logic_unit|result[3]~feeder (
// Equation(s):
// \arithmetic_logic_unit|result[3]~feeder_combout  = \arithmetic_logic_unit|Reg3 [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(\arithmetic_logic_unit|Reg3 [3]),
	.datad(gnd),
	.cin(gnd),
	.combout(\arithmetic_logic_unit|result[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \arithmetic_logic_unit|result[3]~feeder .lut_mask = 16'hF0F0;
defparam \arithmetic_logic_unit|result[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y25_N27
dffeas \arithmetic_logic_unit|result[3] (
	.clk(\ctrl_unit|enables[15]~clkctrl_outclk ),
	.d(\arithmetic_logic_unit|result[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\arithmetic_logic_unit|result [3]),
	.prn(vcc));
// synopsys translate_off
defparam \arithmetic_logic_unit|result[3] .is_wysiwyg = "true";
defparam \arithmetic_logic_unit|result[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y25_N5
dffeas \mar[3] (
	.clk(!\Clock~clkctrl_outclk ),
	.d(\mar[3]~3_combout ),
	.asdata(\arithmetic_logic_unit|result [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\Equal10~0_combout ),
	.ena(\mar[15]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(mar[3]),
	.prn(vcc));
// synopsys translate_off
defparam \mar[3] .is_wysiwyg = "true";
defparam \mar[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y22_N30
cycloneive_lcell_comb \mar~63 (
// Equation(s):
// \mar~63_combout  = (\ctrl_unit|addr_rnum_src [1] & (((\reg_file[6][2]~q ) # (\ctrl_unit|addr_rnum_src [0])))) # (!\ctrl_unit|addr_rnum_src [1] & (\reg_file[4][2]~q  & ((!\ctrl_unit|addr_rnum_src [0]))))

	.dataa(\reg_file[4][2]~q ),
	.datab(\reg_file[6][2]~q ),
	.datac(\ctrl_unit|addr_rnum_src [1]),
	.datad(\ctrl_unit|addr_rnum_src [0]),
	.cin(gnd),
	.combout(\mar~63_combout ),
	.cout());
// synopsys translate_off
defparam \mar~63 .lut_mask = 16'hF0CA;
defparam \mar~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y22_N6
cycloneive_lcell_comb \mar~64 (
// Equation(s):
// \mar~64_combout  = (\mar~63_combout  & ((\reg_file[7][2]~q ) # ((!\ctrl_unit|addr_rnum_src [0])))) # (!\mar~63_combout  & (((\reg_file[5][2]~q  & \ctrl_unit|addr_rnum_src [0]))))

	.dataa(\mar~63_combout ),
	.datab(\reg_file[7][2]~q ),
	.datac(\reg_file[5][2]~q ),
	.datad(\ctrl_unit|addr_rnum_src [0]),
	.cin(gnd),
	.combout(\mar~64_combout ),
	.cout());
// synopsys translate_off
defparam \mar~64 .lut_mask = 16'hD8AA;
defparam \mar~64 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y25_N16
cycloneive_lcell_comb \mar~61 (
// Equation(s):
// \mar~61_combout  = (\ctrl_unit|addr_rnum_src [0] & (((\reg_file[1][2]~q ) # (\ctrl_unit|addr_rnum_src [1])))) # (!\ctrl_unit|addr_rnum_src [0] & (\reg_file[0][2]~q  & ((!\ctrl_unit|addr_rnum_src [1]))))

	.dataa(\ctrl_unit|addr_rnum_src [0]),
	.datab(\reg_file[0][2]~q ),
	.datac(\reg_file[1][2]~q ),
	.datad(\ctrl_unit|addr_rnum_src [1]),
	.cin(gnd),
	.combout(\mar~61_combout ),
	.cout());
// synopsys translate_off
defparam \mar~61 .lut_mask = 16'hAAE4;
defparam \mar~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y25_N2
cycloneive_lcell_comb \mar~62 (
// Equation(s):
// \mar~62_combout  = (\ctrl_unit|addr_rnum_src [1] & ((\mar~61_combout  & ((\reg_file[3][2]~q ))) # (!\mar~61_combout  & (\reg_file[2][2]~q )))) # (!\ctrl_unit|addr_rnum_src [1] & (\mar~61_combout ))

	.dataa(\ctrl_unit|addr_rnum_src [1]),
	.datab(\mar~61_combout ),
	.datac(\reg_file[2][2]~q ),
	.datad(\reg_file[3][2]~q ),
	.cin(gnd),
	.combout(\mar~62_combout ),
	.cout());
// synopsys translate_off
defparam \mar~62 .lut_mask = 16'hEC64;
defparam \mar~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y25_N12
cycloneive_lcell_comb \mar[2]~2 (
// Equation(s):
// \mar[2]~2_combout  = (\ctrl_unit|addr_rnum_src [2] & (\mar~64_combout )) # (!\ctrl_unit|addr_rnum_src [2] & ((\mar~62_combout )))

	.dataa(\mar~64_combout ),
	.datab(\ctrl_unit|addr_rnum_src [2]),
	.datac(gnd),
	.datad(\mar~62_combout ),
	.cin(gnd),
	.combout(\mar[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \mar[2]~2 .lut_mask = 16'hBB88;
defparam \mar[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y25_N13
dffeas \mar[2] (
	.clk(!\Clock~clkctrl_outclk ),
	.d(\mar[2]~2_combout ),
	.asdata(\arithmetic_logic_unit|result [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\Equal10~0_combout ),
	.ena(\mar[15]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(mar[2]),
	.prn(vcc));
// synopsys translate_off
defparam \mar[2] .is_wysiwyg = "true";
defparam \mar[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y21_N13
dffeas \reg_file[2][1] (
	.clk(!\Clock~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg_file~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file[2][0]~50_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file[2][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file[2][1] .is_wysiwyg = "true";
defparam \reg_file[2][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y25_N17
dffeas \reg_file[0][1] (
	.clk(!\Clock~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg_file~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file[0][0]~51_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file[0][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file[0][1] .is_wysiwyg = "true";
defparam \reg_file[0][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y25_N16
cycloneive_lcell_comb \mar~65 (
// Equation(s):
// \mar~65_combout  = (\ctrl_unit|addr_rnum_src [0] & ((\reg_file[1][1]~q ) # ((\ctrl_unit|addr_rnum_src [1])))) # (!\ctrl_unit|addr_rnum_src [0] & (((\reg_file[0][1]~q  & !\ctrl_unit|addr_rnum_src [1]))))

	.dataa(\ctrl_unit|addr_rnum_src [0]),
	.datab(\reg_file[1][1]~q ),
	.datac(\reg_file[0][1]~q ),
	.datad(\ctrl_unit|addr_rnum_src [1]),
	.cin(gnd),
	.combout(\mar~65_combout ),
	.cout());
// synopsys translate_off
defparam \mar~65 .lut_mask = 16'hAAD8;
defparam \mar~65 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y25_N22
cycloneive_lcell_comb \mar~66 (
// Equation(s):
// \mar~66_combout  = (\ctrl_unit|addr_rnum_src [1] & ((\mar~65_combout  & (\reg_file[3][1]~q )) # (!\mar~65_combout  & ((\reg_file[2][1]~q ))))) # (!\ctrl_unit|addr_rnum_src [1] & (((\mar~65_combout ))))

	.dataa(\reg_file[3][1]~q ),
	.datab(\ctrl_unit|addr_rnum_src [1]),
	.datac(\reg_file[2][1]~q ),
	.datad(\mar~65_combout ),
	.cin(gnd),
	.combout(\mar~66_combout ),
	.cout());
// synopsys translate_off
defparam \mar~66 .lut_mask = 16'hBBC0;
defparam \mar~66 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y25_N3
dffeas \reg_file[6][1] (
	.clk(!\Clock~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg_file~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file[6][0]~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file[6][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file[6][1] .is_wysiwyg = "true";
defparam \reg_file[6][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y24_N9
dffeas \reg_file[4][1] (
	.clk(!\Clock~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg_file~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file[4][0]~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file[4][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file[4][1] .is_wysiwyg = "true";
defparam \reg_file[4][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y24_N8
cycloneive_lcell_comb \mar~67 (
// Equation(s):
// \mar~67_combout  = (\ctrl_unit|addr_rnum_src [1] & ((\reg_file[6][1]~q ) # ((\ctrl_unit|addr_rnum_src [0])))) # (!\ctrl_unit|addr_rnum_src [1] & (((\reg_file[4][1]~q  & !\ctrl_unit|addr_rnum_src [0]))))

	.dataa(\ctrl_unit|addr_rnum_src [1]),
	.datab(\reg_file[6][1]~q ),
	.datac(\reg_file[4][1]~q ),
	.datad(\ctrl_unit|addr_rnum_src [0]),
	.cin(gnd),
	.combout(\mar~67_combout ),
	.cout());
// synopsys translate_off
defparam \mar~67 .lut_mask = 16'hAAD8;
defparam \mar~67 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y24_N6
cycloneive_lcell_comb \mar~68 (
// Equation(s):
// \mar~68_combout  = (\mar~67_combout  & (((\reg_file[7][1]~q ) # (!\ctrl_unit|addr_rnum_src [0])))) # (!\mar~67_combout  & (\reg_file[5][1]~q  & (\ctrl_unit|addr_rnum_src [0])))

	.dataa(\mar~67_combout ),
	.datab(\reg_file[5][1]~q ),
	.datac(\ctrl_unit|addr_rnum_src [0]),
	.datad(\reg_file[7][1]~q ),
	.cin(gnd),
	.combout(\mar~68_combout ),
	.cout());
// synopsys translate_off
defparam \mar~68 .lut_mask = 16'hEA4A;
defparam \mar~68 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y25_N18
cycloneive_lcell_comb \mar[1]~1 (
// Equation(s):
// \mar[1]~1_combout  = (\ctrl_unit|addr_rnum_src [2] & ((\mar~68_combout ))) # (!\ctrl_unit|addr_rnum_src [2] & (\mar~66_combout ))

	.dataa(\mar~66_combout ),
	.datab(\ctrl_unit|addr_rnum_src [2]),
	.datac(gnd),
	.datad(\mar~68_combout ),
	.cin(gnd),
	.combout(\mar[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \mar[1]~1 .lut_mask = 16'hEE22;
defparam \mar[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y25_N19
dffeas \mar[1] (
	.clk(!\Clock~clkctrl_outclk ),
	.d(\mar[1]~1_combout ),
	.asdata(\arithmetic_logic_unit|result [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\Equal10~0_combout ),
	.ena(\mar[15]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(mar[1]),
	.prn(vcc));
// synopsys translate_off
defparam \mar[1] .is_wysiwyg = "true";
defparam \mar[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y24_N24
cycloneive_lcell_comb \mar~71 (
// Equation(s):
// \mar~71_combout  = (\ctrl_unit|addr_rnum_src [0] & (((\ctrl_unit|addr_rnum_src [1])))) # (!\ctrl_unit|addr_rnum_src [0] & ((\ctrl_unit|addr_rnum_src [1] & (\reg_file[6][0]~q )) # (!\ctrl_unit|addr_rnum_src [1] & ((\reg_file[4][0]~q )))))

	.dataa(\reg_file[6][0]~q ),
	.datab(\ctrl_unit|addr_rnum_src [0]),
	.datac(\reg_file[4][0]~q ),
	.datad(\ctrl_unit|addr_rnum_src [1]),
	.cin(gnd),
	.combout(\mar~71_combout ),
	.cout());
// synopsys translate_off
defparam \mar~71 .lut_mask = 16'hEE30;
defparam \mar~71 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y24_N18
cycloneive_lcell_comb \mar~72 (
// Equation(s):
// \mar~72_combout  = (\ctrl_unit|addr_rnum_src [0] & ((\mar~71_combout  & ((\reg_file[7][0]~q ))) # (!\mar~71_combout  & (\reg_file[5][0]~q )))) # (!\ctrl_unit|addr_rnum_src [0] & (((\mar~71_combout ))))

	.dataa(\reg_file[5][0]~q ),
	.datab(\ctrl_unit|addr_rnum_src [0]),
	.datac(\reg_file[7][0]~q ),
	.datad(\mar~71_combout ),
	.cin(gnd),
	.combout(\mar~72_combout ),
	.cout());
// synopsys translate_off
defparam \mar~72 .lut_mask = 16'hF388;
defparam \mar~72 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y25_N30
cycloneive_lcell_comb \mar~69 (
// Equation(s):
// \mar~69_combout  = (\ctrl_unit|addr_rnum_src [0] & ((\reg_file[1][0]~q ) # ((\ctrl_unit|addr_rnum_src [1])))) # (!\ctrl_unit|addr_rnum_src [0] & (((\reg_file[0][0]~q  & !\ctrl_unit|addr_rnum_src [1]))))

	.dataa(\ctrl_unit|addr_rnum_src [0]),
	.datab(\reg_file[1][0]~q ),
	.datac(\reg_file[0][0]~q ),
	.datad(\ctrl_unit|addr_rnum_src [1]),
	.cin(gnd),
	.combout(\mar~69_combout ),
	.cout());
// synopsys translate_off
defparam \mar~69 .lut_mask = 16'hAAD8;
defparam \mar~69 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y24_N30
cycloneive_lcell_comb \mar~70 (
// Equation(s):
// \mar~70_combout  = (\mar~69_combout  & (((\reg_file[3][0]~q ) # (!\ctrl_unit|addr_rnum_src [1])))) # (!\mar~69_combout  & (\reg_file[2][0]~q  & ((\ctrl_unit|addr_rnum_src [1]))))

	.dataa(\mar~69_combout ),
	.datab(\reg_file[2][0]~q ),
	.datac(\reg_file[3][0]~q ),
	.datad(\ctrl_unit|addr_rnum_src [1]),
	.cin(gnd),
	.combout(\mar~70_combout ),
	.cout());
// synopsys translate_off
defparam \mar~70 .lut_mask = 16'hE4AA;
defparam \mar~70 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y25_N24
cycloneive_lcell_comb \mar[0]~0 (
// Equation(s):
// \mar[0]~0_combout  = (\ctrl_unit|addr_rnum_src [2] & (\mar~72_combout )) # (!\ctrl_unit|addr_rnum_src [2] & ((\mar~70_combout )))

	.dataa(\mar~72_combout ),
	.datab(\ctrl_unit|addr_rnum_src [2]),
	.datac(gnd),
	.datad(\mar~70_combout ),
	.cin(gnd),
	.combout(\mar[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \mar[0]~0 .lut_mask = 16'hBB88;
defparam \mar[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y25_N25
dffeas \mar[0] (
	.clk(!\Clock~clkctrl_outclk ),
	.d(\mar[0]~0_combout ),
	.asdata(\arithmetic_logic_unit|result [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\Equal10~0_combout ),
	.ena(\mar[15]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(mar[0]),
	.prn(vcc));
// synopsys translate_off
defparam \mar[0] .is_wysiwyg = "true";
defparam \mar[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y29_N0
cycloneive_lcell_comb \mem_ub_addr[0]~0 (
// Equation(s):
// \mem_ub_addr[0]~0_combout  = mar[0] $ (VCC)
// \mem_ub_addr[0]~1  = CARRY(mar[0])

	.dataa(gnd),
	.datab(mar[0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\mem_ub_addr[0]~0_combout ),
	.cout(\mem_ub_addr[0]~1 ));
// synopsys translate_off
defparam \mem_ub_addr[0]~0 .lut_mask = 16'h33CC;
defparam \mem_ub_addr[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y29_N2
cycloneive_lcell_comb \mem_ub_addr[1]~2 (
// Equation(s):
// \mem_ub_addr[1]~2_combout  = (mar[1] & (!\mem_ub_addr[0]~1 )) # (!mar[1] & ((\mem_ub_addr[0]~1 ) # (GND)))
// \mem_ub_addr[1]~3  = CARRY((!\mem_ub_addr[0]~1 ) # (!mar[1]))

	.dataa(gnd),
	.datab(mar[1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\mem_ub_addr[0]~1 ),
	.combout(\mem_ub_addr[1]~2_combout ),
	.cout(\mem_ub_addr[1]~3 ));
// synopsys translate_off
defparam \mem_ub_addr[1]~2 .lut_mask = 16'h3C3F;
defparam \mem_ub_addr[1]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X63_Y29_N4
cycloneive_lcell_comb \mem_ub_addr[2]~4 (
// Equation(s):
// \mem_ub_addr[2]~4_combout  = (mar[2] & (\mem_ub_addr[1]~3  $ (GND))) # (!mar[2] & (!\mem_ub_addr[1]~3  & VCC))
// \mem_ub_addr[2]~5  = CARRY((mar[2] & !\mem_ub_addr[1]~3 ))

	.dataa(gnd),
	.datab(mar[2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\mem_ub_addr[1]~3 ),
	.combout(\mem_ub_addr[2]~4_combout ),
	.cout(\mem_ub_addr[2]~5 ));
// synopsys translate_off
defparam \mem_ub_addr[2]~4 .lut_mask = 16'hC30C;
defparam \mem_ub_addr[2]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X63_Y29_N6
cycloneive_lcell_comb \mem_ub_addr[3]~6 (
// Equation(s):
// \mem_ub_addr[3]~6_combout  = (mar[3] & (!\mem_ub_addr[2]~5 )) # (!mar[3] & ((\mem_ub_addr[2]~5 ) # (GND)))
// \mem_ub_addr[3]~7  = CARRY((!\mem_ub_addr[2]~5 ) # (!mar[3]))

	.dataa(gnd),
	.datab(mar[3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\mem_ub_addr[2]~5 ),
	.combout(\mem_ub_addr[3]~6_combout ),
	.cout(\mem_ub_addr[3]~7 ));
// synopsys translate_off
defparam \mem_ub_addr[3]~6 .lut_mask = 16'h3C3F;
defparam \mem_ub_addr[3]~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X63_Y29_N8
cycloneive_lcell_comb \mem_ub_addr[4]~8 (
// Equation(s):
// \mem_ub_addr[4]~8_combout  = (mar[4] & (\mem_ub_addr[3]~7  $ (GND))) # (!mar[4] & (!\mem_ub_addr[3]~7  & VCC))
// \mem_ub_addr[4]~9  = CARRY((mar[4] & !\mem_ub_addr[3]~7 ))

	.dataa(mar[4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\mem_ub_addr[3]~7 ),
	.combout(\mem_ub_addr[4]~8_combout ),
	.cout(\mem_ub_addr[4]~9 ));
// synopsys translate_off
defparam \mem_ub_addr[4]~8 .lut_mask = 16'hA50A;
defparam \mem_ub_addr[4]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X63_Y29_N10
cycloneive_lcell_comb \mem_ub_addr[5]~10 (
// Equation(s):
// \mem_ub_addr[5]~10_combout  = (mar[5] & (!\mem_ub_addr[4]~9 )) # (!mar[5] & ((\mem_ub_addr[4]~9 ) # (GND)))
// \mem_ub_addr[5]~11  = CARRY((!\mem_ub_addr[4]~9 ) # (!mar[5]))

	.dataa(mar[5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\mem_ub_addr[4]~9 ),
	.combout(\mem_ub_addr[5]~10_combout ),
	.cout(\mem_ub_addr[5]~11 ));
// synopsys translate_off
defparam \mem_ub_addr[5]~10 .lut_mask = 16'h5A5F;
defparam \mem_ub_addr[5]~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X63_Y29_N12
cycloneive_lcell_comb \mem_ub_addr[6]~12 (
// Equation(s):
// \mem_ub_addr[6]~12_combout  = (mar[6] & (\mem_ub_addr[5]~11  $ (GND))) # (!mar[6] & (!\mem_ub_addr[5]~11  & VCC))
// \mem_ub_addr[6]~13  = CARRY((mar[6] & !\mem_ub_addr[5]~11 ))

	.dataa(mar[6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\mem_ub_addr[5]~11 ),
	.combout(\mem_ub_addr[6]~12_combout ),
	.cout(\mem_ub_addr[6]~13 ));
// synopsys translate_off
defparam \mem_ub_addr[6]~12 .lut_mask = 16'hA50A;
defparam \mem_ub_addr[6]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X63_Y29_N14
cycloneive_lcell_comb \mem_ub_addr[7]~14 (
// Equation(s):
// \mem_ub_addr[7]~14_combout  = (mar[7] & (!\mem_ub_addr[6]~13 )) # (!mar[7] & ((\mem_ub_addr[6]~13 ) # (GND)))
// \mem_ub_addr[7]~15  = CARRY((!\mem_ub_addr[6]~13 ) # (!mar[7]))

	.dataa(mar[7]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\mem_ub_addr[6]~13 ),
	.combout(\mem_ub_addr[7]~14_combout ),
	.cout(\mem_ub_addr[7]~15 ));
// synopsys translate_off
defparam \mem_ub_addr[7]~14 .lut_mask = 16'h5A5F;
defparam \mem_ub_addr[7]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X63_Y29_N16
cycloneive_lcell_comb \mem_ub_addr[8]~16 (
// Equation(s):
// \mem_ub_addr[8]~16_combout  = (mar[8] & (\mem_ub_addr[7]~15  $ (GND))) # (!mar[8] & (!\mem_ub_addr[7]~15  & VCC))
// \mem_ub_addr[8]~17  = CARRY((mar[8] & !\mem_ub_addr[7]~15 ))

	.dataa(mar[8]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\mem_ub_addr[7]~15 ),
	.combout(\mem_ub_addr[8]~16_combout ),
	.cout(\mem_ub_addr[8]~17 ));
// synopsys translate_off
defparam \mem_ub_addr[8]~16 .lut_mask = 16'hA50A;
defparam \mem_ub_addr[8]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X63_Y29_N18
cycloneive_lcell_comb \mem_ub_addr[9]~18 (
// Equation(s):
// \mem_ub_addr[9]~18_combout  = (mar[9] & (!\mem_ub_addr[8]~17 )) # (!mar[9] & ((\mem_ub_addr[8]~17 ) # (GND)))
// \mem_ub_addr[9]~19  = CARRY((!\mem_ub_addr[8]~17 ) # (!mar[9]))

	.dataa(gnd),
	.datab(mar[9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\mem_ub_addr[8]~17 ),
	.combout(\mem_ub_addr[9]~18_combout ),
	.cout(\mem_ub_addr[9]~19 ));
// synopsys translate_off
defparam \mem_ub_addr[9]~18 .lut_mask = 16'h3C3F;
defparam \mem_ub_addr[9]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X63_Y29_N20
cycloneive_lcell_comb \mem_ub_addr[10]~20 (
// Equation(s):
// \mem_ub_addr[10]~20_combout  = (mar[10] & (\mem_ub_addr[9]~19  $ (GND))) # (!mar[10] & (!\mem_ub_addr[9]~19  & VCC))
// \mem_ub_addr[10]~21  = CARRY((mar[10] & !\mem_ub_addr[9]~19 ))

	.dataa(mar[10]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\mem_ub_addr[9]~19 ),
	.combout(\mem_ub_addr[10]~20_combout ),
	.cout(\mem_ub_addr[10]~21 ));
// synopsys translate_off
defparam \mem_ub_addr[10]~20 .lut_mask = 16'hA50A;
defparam \mem_ub_addr[10]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X63_Y29_N22
cycloneive_lcell_comb \mem_ub_addr[11]~22 (
// Equation(s):
// \mem_ub_addr[11]~22_combout  = (mar[11] & (!\mem_ub_addr[10]~21 )) # (!mar[11] & ((\mem_ub_addr[10]~21 ) # (GND)))
// \mem_ub_addr[11]~23  = CARRY((!\mem_ub_addr[10]~21 ) # (!mar[11]))

	.dataa(gnd),
	.datab(mar[11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\mem_ub_addr[10]~21 ),
	.combout(\mem_ub_addr[11]~22_combout ),
	.cout(\mem_ub_addr[11]~23 ));
// synopsys translate_off
defparam \mem_ub_addr[11]~22 .lut_mask = 16'h3C3F;
defparam \mem_ub_addr[11]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X63_Y29_N24
cycloneive_lcell_comb \mem_ub_addr[12]~24 (
// Equation(s):
// \mem_ub_addr[12]~24_combout  = (mar[12] & (\mem_ub_addr[11]~23  $ (GND))) # (!mar[12] & (!\mem_ub_addr[11]~23  & VCC))
// \mem_ub_addr[12]~25  = CARRY((mar[12] & !\mem_ub_addr[11]~23 ))

	.dataa(mar[12]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\mem_ub_addr[11]~23 ),
	.combout(\mem_ub_addr[12]~24_combout ),
	.cout(\mem_ub_addr[12]~25 ));
// synopsys translate_off
defparam \mem_ub_addr[12]~24 .lut_mask = 16'hA50A;
defparam \mem_ub_addr[12]~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X63_Y29_N26
cycloneive_lcell_comb \mem_ub_addr[13]~26 (
// Equation(s):
// \mem_ub_addr[13]~26_combout  = (mar[13] & (!\mem_ub_addr[12]~25 )) # (!mar[13] & ((\mem_ub_addr[12]~25 ) # (GND)))
// \mem_ub_addr[13]~27  = CARRY((!\mem_ub_addr[12]~25 ) # (!mar[13]))

	.dataa(gnd),
	.datab(mar[13]),
	.datac(gnd),
	.datad(vcc),
	.cin(\mem_ub_addr[12]~25 ),
	.combout(\mem_ub_addr[13]~26_combout ),
	.cout(\mem_ub_addr[13]~27 ));
// synopsys translate_off
defparam \mem_ub_addr[13]~26 .lut_mask = 16'h3C3F;
defparam \mem_ub_addr[13]~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X63_Y29_N28
cycloneive_lcell_comb \mem_ub_addr[14]~28 (
// Equation(s):
// \mem_ub_addr[14]~28_combout  = (mar[14] & (\mem_ub_addr[13]~27  $ (GND))) # (!mar[14] & (!\mem_ub_addr[13]~27  & VCC))
// \mem_ub_addr[14]~29  = CARRY((mar[14] & !\mem_ub_addr[13]~27 ))

	.dataa(mar[14]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\mem_ub_addr[13]~27 ),
	.combout(\mem_ub_addr[14]~28_combout ),
	.cout(\mem_ub_addr[14]~29 ));
// synopsys translate_off
defparam \mem_ub_addr[14]~28 .lut_mask = 16'hA50A;
defparam \mem_ub_addr[14]~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X63_Y29_N29
dffeas \ram|memory_rtl_0|auto_generated|address_reg_a[1] (
	.clk(\Clock~clkctrl_outclk ),
	.d(\mem_ub_addr[14]~28_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram|memory_rtl_0|auto_generated|address_reg_a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \ram|memory_rtl_0|auto_generated|address_reg_a[1] .is_wysiwyg = "true";
defparam \ram|memory_rtl_0|auto_generated|address_reg_a[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y29_N27
dffeas \ram|memory_rtl_0|auto_generated|address_reg_a[0] (
	.clk(\Clock~clkctrl_outclk ),
	.d(\mem_ub_addr[13]~26_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram|memory_rtl_0|auto_generated|address_reg_a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \ram|memory_rtl_0|auto_generated|address_reg_a[0] .is_wysiwyg = "true";
defparam \ram|memory_rtl_0|auto_generated|address_reg_a[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y21_N16
cycloneive_lcell_comb \ctrl_unit|ctrl_reg_bus~7 (
// Equation(s):
// \ctrl_unit|ctrl_reg_bus~7_combout  = (\ctrl_unit|Selector48~0_combout  & (((\ctrl_unit|ctrl_reg_bus~5_combout  & !\ctrl_unit|cpucycle [0])))) # (!\ctrl_unit|Selector48~0_combout  & (\ctrl_unit|ctrl_reg_bus~6_combout  & ((\ctrl_unit|cpucycle [0]))))

	.dataa(\ctrl_unit|ctrl_reg_bus~6_combout ),
	.datab(\ctrl_unit|Selector48~0_combout ),
	.datac(\ctrl_unit|ctrl_reg_bus~5_combout ),
	.datad(\ctrl_unit|cpucycle [0]),
	.cin(gnd),
	.combout(\ctrl_unit|ctrl_reg_bus~7_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|ctrl_reg_bus~7 .lut_mask = 16'h22C0;
defparam \ctrl_unit|ctrl_reg_bus~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y21_N18
cycloneive_lcell_comb \ctrl_unit|ctrl_reg_bus~8 (
// Equation(s):
// \ctrl_unit|ctrl_reg_bus~8_combout  = (\ctrl_unit|ctrl_reg_bus~7_combout  & (\ID|OP [0] & (\ID|OP [5] & \ctrl_unit|ctrl_reg_bus~3_combout )))

	.dataa(\ctrl_unit|ctrl_reg_bus~7_combout ),
	.datab(\ID|OP [0]),
	.datac(\ID|OP [5]),
	.datad(\ctrl_unit|ctrl_reg_bus~3_combout ),
	.cin(gnd),
	.combout(\ctrl_unit|ctrl_reg_bus~8_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|ctrl_reg_bus~8 .lut_mask = 16'h8000;
defparam \ctrl_unit|ctrl_reg_bus~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y21_N19
dffeas \ctrl_unit|ctrl_reg_bus[1] (
	.clk(\Clock~clkctrl_outclk ),
	.d(\ctrl_unit|ctrl_reg_bus~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ctrl_unit|ctrl_reg_bus [1]),
	.prn(vcc));
// synopsys translate_off
defparam \ctrl_unit|ctrl_reg_bus[1] .is_wysiwyg = "true";
defparam \ctrl_unit|ctrl_reg_bus[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y29_N28
cycloneive_lcell_comb \ctrl_reg[1]~feeder (
// Equation(s):
// \ctrl_reg[1]~feeder_combout  = \ctrl_unit|ctrl_reg_bus [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\ctrl_unit|ctrl_reg_bus [1]),
	.cin(gnd),
	.combout(\ctrl_reg[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_reg[1]~feeder .lut_mask = 16'hFF00;
defparam \ctrl_reg[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y29_N29
dffeas \ctrl_reg[1] (
	.clk(\Clock~clkctrl_outclk ),
	.d(\ctrl_reg[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(ctrl_reg[1]),
	.prn(vcc));
// synopsys translate_off
defparam \ctrl_reg[1] .is_wysiwyg = "true";
defparam \ctrl_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y23_N28
cycloneive_lcell_comb \mar~77 (
// Equation(s):
// \mar~77_combout  = (\ctrl_unit|addr_rnum_src [1] & (((\ctrl_unit|addr_rnum_src [0])))) # (!\ctrl_unit|addr_rnum_src [1] & ((\ctrl_unit|addr_rnum_src [0] & (\reg_file[1][15]~q )) # (!\ctrl_unit|addr_rnum_src [0] & ((\reg_file[0][15]~q )))))

	.dataa(\reg_file[1][15]~q ),
	.datab(\reg_file[0][15]~q ),
	.datac(\ctrl_unit|addr_rnum_src [1]),
	.datad(\ctrl_unit|addr_rnum_src [0]),
	.cin(gnd),
	.combout(\mar~77_combout ),
	.cout());
// synopsys translate_off
defparam \mar~77 .lut_mask = 16'hFA0C;
defparam \mar~77 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y23_N30
cycloneive_lcell_comb \mar~78 (
// Equation(s):
// \mar~78_combout  = (\ctrl_unit|addr_rnum_src [1] & ((\mar~77_combout  & ((\reg_file[3][15]~q ))) # (!\mar~77_combout  & (\reg_file[2][15]~q )))) # (!\ctrl_unit|addr_rnum_src [1] & (((\mar~77_combout ))))

	.dataa(\reg_file[2][15]~q ),
	.datab(\reg_file[3][15]~q ),
	.datac(\ctrl_unit|addr_rnum_src [1]),
	.datad(\mar~77_combout ),
	.cin(gnd),
	.combout(\mar~78_combout ),
	.cout());
// synopsys translate_off
defparam \mar~78 .lut_mask = 16'hCFA0;
defparam \mar~78 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y22_N16
cycloneive_lcell_comb \mar~79 (
// Equation(s):
// \mar~79_combout  = (\ctrl_unit|addr_rnum_src [1] & ((\reg_file[6][15]~q ) # ((\ctrl_unit|addr_rnum_src [0])))) # (!\ctrl_unit|addr_rnum_src [1] & (((\reg_file[4][15]~q  & !\ctrl_unit|addr_rnum_src [0]))))

	.dataa(\ctrl_unit|addr_rnum_src [1]),
	.datab(\reg_file[6][15]~q ),
	.datac(\reg_file[4][15]~q ),
	.datad(\ctrl_unit|addr_rnum_src [0]),
	.cin(gnd),
	.combout(\mar~79_combout ),
	.cout());
// synopsys translate_off
defparam \mar~79 .lut_mask = 16'hAAD8;
defparam \mar~79 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y22_N10
cycloneive_lcell_comb \mar~80 (
// Equation(s):
// \mar~80_combout  = (\ctrl_unit|addr_rnum_src [0] & ((\mar~79_combout  & (\reg_file[7][15]~q )) # (!\mar~79_combout  & ((\reg_file[5][15]~q ))))) # (!\ctrl_unit|addr_rnum_src [0] & (((\mar~79_combout ))))

	.dataa(\reg_file[7][15]~q ),
	.datab(\ctrl_unit|addr_rnum_src [0]),
	.datac(\reg_file[5][15]~q ),
	.datad(\mar~79_combout ),
	.cin(gnd),
	.combout(\mar~80_combout ),
	.cout());
// synopsys translate_off
defparam \mar~80 .lut_mask = 16'hBBC0;
defparam \mar~80 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y22_N2
cycloneive_lcell_comb \mar[15]~15 (
// Equation(s):
// \mar[15]~15_combout  = (\ctrl_unit|addr_rnum_src [2] & ((\mar~80_combout ))) # (!\ctrl_unit|addr_rnum_src [2] & (\mar~78_combout ))

	.dataa(\ctrl_unit|addr_rnum_src [2]),
	.datab(\mar~78_combout ),
	.datac(gnd),
	.datad(\mar~80_combout ),
	.cin(gnd),
	.combout(\mar[15]~15_combout ),
	.cout());
// synopsys translate_off
defparam \mar[15]~15 .lut_mask = 16'hEE44;
defparam \mar[15]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y26_N24
cycloneive_lcell_comb \arithmetic_logic_unit|result[15]~feeder (
// Equation(s):
// \arithmetic_logic_unit|result[15]~feeder_combout  = \arithmetic_logic_unit|Reg3 [15]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\arithmetic_logic_unit|Reg3 [15]),
	.cin(gnd),
	.combout(\arithmetic_logic_unit|result[15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \arithmetic_logic_unit|result[15]~feeder .lut_mask = 16'hFF00;
defparam \arithmetic_logic_unit|result[15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y26_N25
dffeas \arithmetic_logic_unit|result[15] (
	.clk(\ctrl_unit|enables[15]~clkctrl_outclk ),
	.d(\arithmetic_logic_unit|result[15]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\arithmetic_logic_unit|result [15]),
	.prn(vcc));
// synopsys translate_off
defparam \arithmetic_logic_unit|result[15] .is_wysiwyg = "true";
defparam \arithmetic_logic_unit|result[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y22_N3
dffeas \mar[15] (
	.clk(!\Clock~clkctrl_outclk ),
	.d(\mar[15]~15_combout ),
	.asdata(\arithmetic_logic_unit|result [15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\Equal10~0_combout ),
	.ena(\mar[15]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(mar[15]),
	.prn(vcc));
// synopsys translate_off
defparam \mar[15] .is_wysiwyg = "true";
defparam \mar[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y29_N30
cycloneive_lcell_comb \mem_ub_addr[15]~30 (
// Equation(s):
// \mem_ub_addr[15]~30_combout  = \mem_ub_addr[14]~29  $ (mar[15])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(mar[15]),
	.cin(\mem_ub_addr[14]~29 ),
	.combout(\mem_ub_addr[15]~30_combout ),
	.cout());
// synopsys translate_off
defparam \mem_ub_addr[15]~30 .lut_mask = 16'h0FF0;
defparam \mem_ub_addr[15]~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y29_N8
cycloneive_lcell_comb \ram|memory_rtl_0|auto_generated|decode2|w_anode874w[3]~0 (
// Equation(s):
// \ram|memory_rtl_0|auto_generated|decode2|w_anode874w[3]~0_combout  = (ctrl_reg[1] & (!\mem_ub_addr[13]~26_combout  & (\mem_ub_addr[15]~30_combout  & !\mem_ub_addr[14]~28_combout )))

	.dataa(ctrl_reg[1]),
	.datab(\mem_ub_addr[13]~26_combout ),
	.datac(\mem_ub_addr[15]~30_combout ),
	.datad(\mem_ub_addr[14]~28_combout ),
	.cin(gnd),
	.combout(\ram|memory_rtl_0|auto_generated|decode2|w_anode874w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \ram|memory_rtl_0|auto_generated|decode2|w_anode874w[3]~0 .lut_mask = 16'h0020;
defparam \ram|memory_rtl_0|auto_generated|decode2|w_anode874w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y28_N30
cycloneive_lcell_comb \ctrl_unit|Mux12~0 (
// Equation(s):
// \ctrl_unit|Mux12~0_combout  = (\ID|OP [2] & (\ID|OP [1] & ((\ctrl_unit|cpucycle [0])))) # (!\ID|OP [2] & (!\ID|OP [1] & (\ID|PRPO~q  $ (\ctrl_unit|cpucycle [0]))))

	.dataa(\ID|OP [2]),
	.datab(\ID|OP [1]),
	.datac(\ID|PRPO~q ),
	.datad(\ctrl_unit|cpucycle [0]),
	.cin(gnd),
	.combout(\ctrl_unit|Mux12~0_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|Mux12~0 .lut_mask = 16'h8910;
defparam \ctrl_unit|Mux12~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y28_N26
cycloneive_lcell_comb \ctrl_unit|ctrl_reg_bus~9 (
// Equation(s):
// \ctrl_unit|ctrl_reg_bus~9_combout  = (\ctrl_unit|Mux12~0_combout  & (\ID|WB~q  & (\ctrl_unit|ctrl_reg_bus~3_combout  & \ctrl_unit|ctrl_reg_bus~4_combout )))

	.dataa(\ctrl_unit|Mux12~0_combout ),
	.datab(\ID|WB~q ),
	.datac(\ctrl_unit|ctrl_reg_bus~3_combout ),
	.datad(\ctrl_unit|ctrl_reg_bus~4_combout ),
	.cin(gnd),
	.combout(\ctrl_unit|ctrl_reg_bus~9_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|ctrl_reg_bus~9 .lut_mask = 16'h8000;
defparam \ctrl_unit|ctrl_reg_bus~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y28_N27
dffeas \ctrl_unit|ctrl_reg_bus[2] (
	.clk(\Clock~clkctrl_outclk ),
	.d(\ctrl_unit|ctrl_reg_bus~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ctrl_unit|ctrl_reg_bus [2]),
	.prn(vcc));
// synopsys translate_off
defparam \ctrl_unit|ctrl_reg_bus[2] .is_wysiwyg = "true";
defparam \ctrl_unit|ctrl_reg_bus[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y28_N7
dffeas \ctrl_reg[2] (
	.clk(\Clock~clkctrl_outclk ),
	.d(gnd),
	.asdata(\ctrl_unit|ctrl_reg_bus [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(ctrl_reg[2]),
	.prn(vcc));
// synopsys translate_off
defparam \ctrl_reg[2] .is_wysiwyg = "true";
defparam \ctrl_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y28_N24
cycloneive_lcell_comb \ram|memory_rtl_0|auto_generated|decode3|w_anode874w[3]~0 (
// Equation(s):
// \ram|memory_rtl_0|auto_generated|decode3|w_anode874w[3]~0_combout  = (!mar[13] & (ctrl_reg[2] & (mar[15] & !mar[14])))

	.dataa(mar[13]),
	.datab(ctrl_reg[2]),
	.datac(mar[15]),
	.datad(mar[14]),
	.cin(gnd),
	.combout(\ram|memory_rtl_0|auto_generated|decode3|w_anode874w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \ram|memory_rtl_0|auto_generated|decode3|w_anode874w[3]~0 .lut_mask = 16'h0040;
defparam \ram|memory_rtl_0|auto_generated|decode3|w_anode874w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y21_N0
cycloneive_ram_block \ram|memory_rtl_0|auto_generated|ram_block1a38 (
	.portawe(\ram|memory_rtl_0|auto_generated|decode2|w_anode874w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\ram|memory_rtl_0|auto_generated|decode3|w_anode874w[3]~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Clock~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({mdr[14]}),
	.portaaddr({\mem_ub_addr[12]~24_combout ,\mem_ub_addr[11]~22_combout ,\mem_ub_addr[10]~20_combout ,\mem_ub_addr[9]~18_combout ,\mem_ub_addr[8]~16_combout ,\mem_ub_addr[7]~14_combout ,\mem_ub_addr[6]~12_combout ,\mem_ub_addr[5]~10_combout ,\mem_ub_addr[4]~8_combout ,
\mem_ub_addr[3]~6_combout ,\mem_ub_addr[2]~4_combout ,\mem_ub_addr[1]~2_combout ,\mem_ub_addr[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({mdr[6]}),
	.portbaddr({mar[12],mar[11],mar[10],mar[9],mar[8],mar[7],mar[6],mar[5],mar[4],mar[3],mar[2],mar[1],mar[0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram|memory_rtl_0|auto_generated|ram_block1a38_PORTADATAOUT_bus ),
	.portbdataout(\ram|memory_rtl_0|auto_generated|ram_block1a38_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \ram|memory_rtl_0|auto_generated|ram_block1a38 .data_interleave_offset_in_bits = 1;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a38 .data_interleave_width_in_bits = 1;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a38 .init_file = "db/xm23_cpu.ram0_memory_e411fb78.hdl.mif";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a38 .init_file_layout = "port_a";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a38 .logical_ram_name = "memory:ram|altsyncram:memory_rtl_0|altsyncram_2s72:auto_generated|ALTSYNCRAM";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a38 .mixed_port_feed_through_mode = "old";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a38 .operation_mode = "bidir_dual_port";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a38 .port_a_address_clear = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a38 .port_a_address_width = 13;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a38 .port_a_byte_enable_clock = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a38 .port_a_data_out_clear = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a38 .port_a_data_out_clock = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a38 .port_a_data_width = 1;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a38 .port_a_first_address = 0;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a38 .port_a_first_bit_number = 6;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a38 .port_a_last_address = 8191;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a38 .port_a_logical_ram_depth = 65536;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a38 .port_a_logical_ram_width = 8;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a38 .port_a_read_during_write_mode = "old_data";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a38 .port_b_address_clear = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a38 .port_b_address_clock = "clock0";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a38 .port_b_address_width = 13;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a38 .port_b_data_in_clock = "clock0";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a38 .port_b_data_out_clear = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a38 .port_b_data_out_clock = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a38 .port_b_data_width = 1;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a38 .port_b_first_address = 0;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a38 .port_b_first_bit_number = 6;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a38 .port_b_last_address = 8191;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a38 .port_b_logical_ram_depth = 65536;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a38 .port_b_logical_ram_width = 8;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a38 .port_b_read_during_write_mode = "old_data";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a38 .port_b_read_enable_clock = "clock0";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a38 .port_b_write_enable_clock = "clock0";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a38 .ram_block_type = "M9K";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a38 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a38 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a38 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a38 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X62_Y29_N22
cycloneive_lcell_comb \ram|memory_rtl_0|auto_generated|decode2|w_anode884w[3]~0 (
// Equation(s):
// \ram|memory_rtl_0|auto_generated|decode2|w_anode884w[3]~0_combout  = (ctrl_reg[1] & (\mem_ub_addr[13]~26_combout  & (\mem_ub_addr[15]~30_combout  & !\mem_ub_addr[14]~28_combout )))

	.dataa(ctrl_reg[1]),
	.datab(\mem_ub_addr[13]~26_combout ),
	.datac(\mem_ub_addr[15]~30_combout ),
	.datad(\mem_ub_addr[14]~28_combout ),
	.cin(gnd),
	.combout(\ram|memory_rtl_0|auto_generated|decode2|w_anode884w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \ram|memory_rtl_0|auto_generated|decode2|w_anode884w[3]~0 .lut_mask = 16'h0080;
defparam \ram|memory_rtl_0|auto_generated|decode2|w_anode884w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y28_N10
cycloneive_lcell_comb \ram|memory_rtl_0|auto_generated|decode3|w_anode884w[3]~0 (
// Equation(s):
// \ram|memory_rtl_0|auto_generated|decode3|w_anode884w[3]~0_combout  = (mar[13] & (ctrl_reg[2] & (mar[15] & !mar[14])))

	.dataa(mar[13]),
	.datab(ctrl_reg[2]),
	.datac(mar[15]),
	.datad(mar[14]),
	.cin(gnd),
	.combout(\ram|memory_rtl_0|auto_generated|decode3|w_anode884w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \ram|memory_rtl_0|auto_generated|decode3|w_anode884w[3]~0 .lut_mask = 16'h0080;
defparam \ram|memory_rtl_0|auto_generated|decode3|w_anode884w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y20_N0
cycloneive_ram_block \ram|memory_rtl_0|auto_generated|ram_block1a46 (
	.portawe(\ram|memory_rtl_0|auto_generated|decode2|w_anode884w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\ram|memory_rtl_0|auto_generated|decode3|w_anode884w[3]~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Clock~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({mdr[14]}),
	.portaaddr({\mem_ub_addr[12]~24_combout ,\mem_ub_addr[11]~22_combout ,\mem_ub_addr[10]~20_combout ,\mem_ub_addr[9]~18_combout ,\mem_ub_addr[8]~16_combout ,\mem_ub_addr[7]~14_combout ,\mem_ub_addr[6]~12_combout ,\mem_ub_addr[5]~10_combout ,\mem_ub_addr[4]~8_combout ,
\mem_ub_addr[3]~6_combout ,\mem_ub_addr[2]~4_combout ,\mem_ub_addr[1]~2_combout ,\mem_ub_addr[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({mdr[6]}),
	.portbaddr({mar[12],mar[11],mar[10],mar[9],mar[8],mar[7],mar[6],mar[5],mar[4],mar[3],mar[2],mar[1],mar[0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram|memory_rtl_0|auto_generated|ram_block1a46_PORTADATAOUT_bus ),
	.portbdataout(\ram|memory_rtl_0|auto_generated|ram_block1a46_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \ram|memory_rtl_0|auto_generated|ram_block1a46 .data_interleave_offset_in_bits = 1;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a46 .data_interleave_width_in_bits = 1;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a46 .init_file = "db/xm23_cpu.ram0_memory_e411fb78.hdl.mif";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a46 .init_file_layout = "port_a";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a46 .logical_ram_name = "memory:ram|altsyncram:memory_rtl_0|altsyncram_2s72:auto_generated|ALTSYNCRAM";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a46 .mixed_port_feed_through_mode = "old";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a46 .operation_mode = "bidir_dual_port";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a46 .port_a_address_clear = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a46 .port_a_address_width = 13;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a46 .port_a_byte_enable_clock = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a46 .port_a_data_out_clear = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a46 .port_a_data_out_clock = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a46 .port_a_data_width = 1;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a46 .port_a_first_address = 0;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a46 .port_a_first_bit_number = 6;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a46 .port_a_last_address = 8191;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a46 .port_a_logical_ram_depth = 65536;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a46 .port_a_logical_ram_width = 8;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a46 .port_a_read_during_write_mode = "old_data";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a46 .port_b_address_clear = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a46 .port_b_address_clock = "clock0";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a46 .port_b_address_width = 13;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a46 .port_b_data_in_clock = "clock0";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a46 .port_b_data_out_clear = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a46 .port_b_data_out_clock = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a46 .port_b_data_width = 1;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a46 .port_b_first_address = 0;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a46 .port_b_first_bit_number = 6;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a46 .port_b_last_address = 8191;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a46 .port_b_logical_ram_depth = 65536;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a46 .port_b_logical_ram_width = 8;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a46 .port_b_read_during_write_mode = "old_data";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a46 .port_b_read_enable_clock = "clock0";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a46 .port_b_write_enable_clock = "clock0";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a46 .ram_block_type = "M9K";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a46 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a46 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a46 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a46 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X65_Y24_N6
cycloneive_lcell_comb \ram|memory_rtl_0|auto_generated|mux4|result_node[6]~39 (
// Equation(s):
// \ram|memory_rtl_0|auto_generated|mux4|result_node[6]~39_combout  = (!\ram|memory_rtl_0|auto_generated|address_reg_a [1] & ((\ram|memory_rtl_0|auto_generated|address_reg_a [0] & ((\ram|memory_rtl_0|auto_generated|ram_block1a46~portadataout ))) # 
// (!\ram|memory_rtl_0|auto_generated|address_reg_a [0] & (\ram|memory_rtl_0|auto_generated|ram_block1a38~portadataout ))))

	.dataa(\ram|memory_rtl_0|auto_generated|address_reg_a [1]),
	.datab(\ram|memory_rtl_0|auto_generated|address_reg_a [0]),
	.datac(\ram|memory_rtl_0|auto_generated|ram_block1a38~portadataout ),
	.datad(\ram|memory_rtl_0|auto_generated|ram_block1a46~portadataout ),
	.cin(gnd),
	.combout(\ram|memory_rtl_0|auto_generated|mux4|result_node[6]~39_combout ),
	.cout());
// synopsys translate_off
defparam \ram|memory_rtl_0|auto_generated|mux4|result_node[6]~39 .lut_mask = 16'h5410;
defparam \ram|memory_rtl_0|auto_generated|mux4|result_node[6]~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y29_N12
cycloneive_lcell_comb \ram|memory_rtl_0|auto_generated|decode2|w_anode894w[3]~0 (
// Equation(s):
// \ram|memory_rtl_0|auto_generated|decode2|w_anode894w[3]~0_combout  = (ctrl_reg[1] & (!\mem_ub_addr[13]~26_combout  & (\mem_ub_addr[15]~30_combout  & \mem_ub_addr[14]~28_combout )))

	.dataa(ctrl_reg[1]),
	.datab(\mem_ub_addr[13]~26_combout ),
	.datac(\mem_ub_addr[15]~30_combout ),
	.datad(\mem_ub_addr[14]~28_combout ),
	.cin(gnd),
	.combout(\ram|memory_rtl_0|auto_generated|decode2|w_anode894w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \ram|memory_rtl_0|auto_generated|decode2|w_anode894w[3]~0 .lut_mask = 16'h2000;
defparam \ram|memory_rtl_0|auto_generated|decode2|w_anode894w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y28_N2
cycloneive_lcell_comb \ram|memory_rtl_0|auto_generated|decode3|w_anode894w[3]~0 (
// Equation(s):
// \ram|memory_rtl_0|auto_generated|decode3|w_anode894w[3]~0_combout  = (!mar[13] & (ctrl_reg[2] & (mar[15] & mar[14])))

	.dataa(mar[13]),
	.datab(ctrl_reg[2]),
	.datac(mar[15]),
	.datad(mar[14]),
	.cin(gnd),
	.combout(\ram|memory_rtl_0|auto_generated|decode3|w_anode894w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \ram|memory_rtl_0|auto_generated|decode3|w_anode894w[3]~0 .lut_mask = 16'h4000;
defparam \ram|memory_rtl_0|auto_generated|decode3|w_anode894w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y22_N0
cycloneive_ram_block \ram|memory_rtl_0|auto_generated|ram_block1a54 (
	.portawe(\ram|memory_rtl_0|auto_generated|decode2|w_anode894w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\ram|memory_rtl_0|auto_generated|decode3|w_anode894w[3]~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Clock~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({mdr[14]}),
	.portaaddr({\mem_ub_addr[12]~24_combout ,\mem_ub_addr[11]~22_combout ,\mem_ub_addr[10]~20_combout ,\mem_ub_addr[9]~18_combout ,\mem_ub_addr[8]~16_combout ,\mem_ub_addr[7]~14_combout ,\mem_ub_addr[6]~12_combout ,\mem_ub_addr[5]~10_combout ,\mem_ub_addr[4]~8_combout ,
\mem_ub_addr[3]~6_combout ,\mem_ub_addr[2]~4_combout ,\mem_ub_addr[1]~2_combout ,\mem_ub_addr[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({mdr[6]}),
	.portbaddr({mar[12],mar[11],mar[10],mar[9],mar[8],mar[7],mar[6],mar[5],mar[4],mar[3],mar[2],mar[1],mar[0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram|memory_rtl_0|auto_generated|ram_block1a54_PORTADATAOUT_bus ),
	.portbdataout(\ram|memory_rtl_0|auto_generated|ram_block1a54_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \ram|memory_rtl_0|auto_generated|ram_block1a54 .data_interleave_offset_in_bits = 1;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a54 .data_interleave_width_in_bits = 1;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a54 .init_file = "db/xm23_cpu.ram0_memory_e411fb78.hdl.mif";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a54 .init_file_layout = "port_a";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a54 .logical_ram_name = "memory:ram|altsyncram:memory_rtl_0|altsyncram_2s72:auto_generated|ALTSYNCRAM";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a54 .mixed_port_feed_through_mode = "old";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a54 .operation_mode = "bidir_dual_port";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a54 .port_a_address_clear = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a54 .port_a_address_width = 13;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a54 .port_a_byte_enable_clock = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a54 .port_a_data_out_clear = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a54 .port_a_data_out_clock = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a54 .port_a_data_width = 1;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a54 .port_a_first_address = 0;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a54 .port_a_first_bit_number = 6;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a54 .port_a_last_address = 8191;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a54 .port_a_logical_ram_depth = 65536;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a54 .port_a_logical_ram_width = 8;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a54 .port_a_read_during_write_mode = "old_data";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a54 .port_b_address_clear = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a54 .port_b_address_clock = "clock0";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a54 .port_b_address_width = 13;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a54 .port_b_data_in_clock = "clock0";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a54 .port_b_data_out_clear = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a54 .port_b_data_out_clock = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a54 .port_b_data_width = 1;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a54 .port_b_first_address = 0;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a54 .port_b_first_bit_number = 6;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a54 .port_b_last_address = 8191;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a54 .port_b_logical_ram_depth = 65536;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a54 .port_b_logical_ram_width = 8;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a54 .port_b_read_during_write_mode = "old_data";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a54 .port_b_read_enable_clock = "clock0";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a54 .port_b_write_enable_clock = "clock0";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a54 .ram_block_type = "M9K";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a54 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a54 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a54 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a54 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X62_Y29_N26
cycloneive_lcell_comb \ram|memory_rtl_0|auto_generated|decode2|w_anode904w[3]~0 (
// Equation(s):
// \ram|memory_rtl_0|auto_generated|decode2|w_anode904w[3]~0_combout  = (ctrl_reg[1] & (\mem_ub_addr[14]~28_combout  & (\mem_ub_addr[15]~30_combout  & \mem_ub_addr[13]~26_combout )))

	.dataa(ctrl_reg[1]),
	.datab(\mem_ub_addr[14]~28_combout ),
	.datac(\mem_ub_addr[15]~30_combout ),
	.datad(\mem_ub_addr[13]~26_combout ),
	.cin(gnd),
	.combout(\ram|memory_rtl_0|auto_generated|decode2|w_anode904w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \ram|memory_rtl_0|auto_generated|decode2|w_anode904w[3]~0 .lut_mask = 16'h8000;
defparam \ram|memory_rtl_0|auto_generated|decode2|w_anode904w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y28_N0
cycloneive_lcell_comb \ram|memory_rtl_0|auto_generated|decode3|w_anode904w[3]~0 (
// Equation(s):
// \ram|memory_rtl_0|auto_generated|decode3|w_anode904w[3]~0_combout  = (mar[13] & (ctrl_reg[2] & (mar[15] & mar[14])))

	.dataa(mar[13]),
	.datab(ctrl_reg[2]),
	.datac(mar[15]),
	.datad(mar[14]),
	.cin(gnd),
	.combout(\ram|memory_rtl_0|auto_generated|decode3|w_anode904w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \ram|memory_rtl_0|auto_generated|decode3|w_anode904w[3]~0 .lut_mask = 16'h8000;
defparam \ram|memory_rtl_0|auto_generated|decode3|w_anode904w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y27_N0
cycloneive_ram_block \ram|memory_rtl_0|auto_generated|ram_block1a62 (
	.portawe(\ram|memory_rtl_0|auto_generated|decode2|w_anode904w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\ram|memory_rtl_0|auto_generated|decode3|w_anode904w[3]~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Clock~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({mdr[14]}),
	.portaaddr({\mem_ub_addr[12]~24_combout ,\mem_ub_addr[11]~22_combout ,\mem_ub_addr[10]~20_combout ,\mem_ub_addr[9]~18_combout ,\mem_ub_addr[8]~16_combout ,\mem_ub_addr[7]~14_combout ,\mem_ub_addr[6]~12_combout ,\mem_ub_addr[5]~10_combout ,\mem_ub_addr[4]~8_combout ,
\mem_ub_addr[3]~6_combout ,\mem_ub_addr[2]~4_combout ,\mem_ub_addr[1]~2_combout ,\mem_ub_addr[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({mdr[6]}),
	.portbaddr({mar[12],mar[11],mar[10],mar[9],mar[8],mar[7],mar[6],mar[5],mar[4],mar[3],mar[2],mar[1],mar[0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram|memory_rtl_0|auto_generated|ram_block1a62_PORTADATAOUT_bus ),
	.portbdataout(\ram|memory_rtl_0|auto_generated|ram_block1a62_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \ram|memory_rtl_0|auto_generated|ram_block1a62 .data_interleave_offset_in_bits = 1;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a62 .data_interleave_width_in_bits = 1;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a62 .init_file = "db/xm23_cpu.ram0_memory_e411fb78.hdl.mif";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a62 .init_file_layout = "port_a";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a62 .logical_ram_name = "memory:ram|altsyncram:memory_rtl_0|altsyncram_2s72:auto_generated|ALTSYNCRAM";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a62 .mixed_port_feed_through_mode = "old";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a62 .operation_mode = "bidir_dual_port";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a62 .port_a_address_clear = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a62 .port_a_address_width = 13;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a62 .port_a_byte_enable_clock = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a62 .port_a_data_out_clear = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a62 .port_a_data_out_clock = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a62 .port_a_data_width = 1;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a62 .port_a_first_address = 0;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a62 .port_a_first_bit_number = 6;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a62 .port_a_last_address = 8191;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a62 .port_a_logical_ram_depth = 65536;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a62 .port_a_logical_ram_width = 8;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a62 .port_a_read_during_write_mode = "old_data";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a62 .port_b_address_clear = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a62 .port_b_address_clock = "clock0";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a62 .port_b_address_width = 13;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a62 .port_b_data_in_clock = "clock0";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a62 .port_b_data_out_clear = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a62 .port_b_data_out_clock = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a62 .port_b_data_width = 1;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a62 .port_b_first_address = 0;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a62 .port_b_first_bit_number = 6;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a62 .port_b_last_address = 8191;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a62 .port_b_logical_ram_depth = 65536;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a62 .port_b_logical_ram_width = 8;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a62 .port_b_read_during_write_mode = "old_data";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a62 .port_b_read_enable_clock = "clock0";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a62 .port_b_write_enable_clock = "clock0";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a62 .ram_block_type = "M9K";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a62 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a62 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a62 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a62 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X65_Y24_N24
cycloneive_lcell_comb \ram|memory_rtl_0|auto_generated|mux4|result_node[6]~40 (
// Equation(s):
// \ram|memory_rtl_0|auto_generated|mux4|result_node[6]~40_combout  = (\ram|memory_rtl_0|auto_generated|address_reg_a [1] & ((\ram|memory_rtl_0|auto_generated|address_reg_a [0] & ((\ram|memory_rtl_0|auto_generated|ram_block1a62~portadataout ))) # 
// (!\ram|memory_rtl_0|auto_generated|address_reg_a [0] & (\ram|memory_rtl_0|auto_generated|ram_block1a54~portadataout ))))

	.dataa(\ram|memory_rtl_0|auto_generated|address_reg_a [1]),
	.datab(\ram|memory_rtl_0|auto_generated|address_reg_a [0]),
	.datac(\ram|memory_rtl_0|auto_generated|ram_block1a54~portadataout ),
	.datad(\ram|memory_rtl_0|auto_generated|ram_block1a62~portadataout ),
	.cin(gnd),
	.combout(\ram|memory_rtl_0|auto_generated|mux4|result_node[6]~40_combout ),
	.cout());
// synopsys translate_off
defparam \ram|memory_rtl_0|auto_generated|mux4|result_node[6]~40 .lut_mask = 16'hA820;
defparam \ram|memory_rtl_0|auto_generated|mux4|result_node[6]~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y29_N31
dffeas \ram|memory_rtl_0|auto_generated|address_reg_a[2] (
	.clk(\Clock~clkctrl_outclk ),
	.d(\mem_ub_addr[15]~30_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram|memory_rtl_0|auto_generated|address_reg_a [2]),
	.prn(vcc));
// synopsys translate_off
defparam \ram|memory_rtl_0|auto_generated|address_reg_a[2] .is_wysiwyg = "true";
defparam \ram|memory_rtl_0|auto_generated|address_reg_a[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y29_N6
cycloneive_lcell_comb \ram|memory_rtl_0|auto_generated|decode2|w_anode864w[3]~0 (
// Equation(s):
// \ram|memory_rtl_0|auto_generated|decode2|w_anode864w[3]~0_combout  = (ctrl_reg[1] & (\mem_ub_addr[13]~26_combout  & (!\mem_ub_addr[15]~30_combout  & \mem_ub_addr[14]~28_combout )))

	.dataa(ctrl_reg[1]),
	.datab(\mem_ub_addr[13]~26_combout ),
	.datac(\mem_ub_addr[15]~30_combout ),
	.datad(\mem_ub_addr[14]~28_combout ),
	.cin(gnd),
	.combout(\ram|memory_rtl_0|auto_generated|decode2|w_anode864w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \ram|memory_rtl_0|auto_generated|decode2|w_anode864w[3]~0 .lut_mask = 16'h0800;
defparam \ram|memory_rtl_0|auto_generated|decode2|w_anode864w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y28_N22
cycloneive_lcell_comb \ram|memory_rtl_0|auto_generated|decode3|w_anode864w[3]~0 (
// Equation(s):
// \ram|memory_rtl_0|auto_generated|decode3|w_anode864w[3]~0_combout  = (mar[13] & (ctrl_reg[2] & (!mar[15] & mar[14])))

	.dataa(mar[13]),
	.datab(ctrl_reg[2]),
	.datac(mar[15]),
	.datad(mar[14]),
	.cin(gnd),
	.combout(\ram|memory_rtl_0|auto_generated|decode3|w_anode864w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \ram|memory_rtl_0|auto_generated|decode3|w_anode864w[3]~0 .lut_mask = 16'h0800;
defparam \ram|memory_rtl_0|auto_generated|decode3|w_anode864w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y23_N0
cycloneive_ram_block \ram|memory_rtl_0|auto_generated|ram_block1a30 (
	.portawe(\ram|memory_rtl_0|auto_generated|decode2|w_anode864w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\ram|memory_rtl_0|auto_generated|decode3|w_anode864w[3]~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Clock~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({mdr[14]}),
	.portaaddr({\mem_ub_addr[12]~24_combout ,\mem_ub_addr[11]~22_combout ,\mem_ub_addr[10]~20_combout ,\mem_ub_addr[9]~18_combout ,\mem_ub_addr[8]~16_combout ,\mem_ub_addr[7]~14_combout ,\mem_ub_addr[6]~12_combout ,\mem_ub_addr[5]~10_combout ,\mem_ub_addr[4]~8_combout ,
\mem_ub_addr[3]~6_combout ,\mem_ub_addr[2]~4_combout ,\mem_ub_addr[1]~2_combout ,\mem_ub_addr[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({mdr[6]}),
	.portbaddr({mar[12],mar[11],mar[10],mar[9],mar[8],mar[7],mar[6],mar[5],mar[4],mar[3],mar[2],mar[1],mar[0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram|memory_rtl_0|auto_generated|ram_block1a30_PORTADATAOUT_bus ),
	.portbdataout(\ram|memory_rtl_0|auto_generated|ram_block1a30_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \ram|memory_rtl_0|auto_generated|ram_block1a30 .data_interleave_offset_in_bits = 1;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a30 .data_interleave_width_in_bits = 1;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a30 .init_file = "db/xm23_cpu.ram0_memory_e411fb78.hdl.mif";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a30 .init_file_layout = "port_a";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a30 .logical_ram_name = "memory:ram|altsyncram:memory_rtl_0|altsyncram_2s72:auto_generated|ALTSYNCRAM";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a30 .mixed_port_feed_through_mode = "old";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a30 .operation_mode = "bidir_dual_port";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a30 .port_a_address_clear = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a30 .port_a_address_width = 13;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a30 .port_a_byte_enable_clock = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a30 .port_a_data_out_clear = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a30 .port_a_data_out_clock = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a30 .port_a_data_width = 1;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a30 .port_a_first_address = 0;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a30 .port_a_first_bit_number = 6;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a30 .port_a_last_address = 8191;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a30 .port_a_logical_ram_depth = 65536;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a30 .port_a_logical_ram_width = 8;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a30 .port_a_read_during_write_mode = "old_data";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a30 .port_b_address_clear = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a30 .port_b_address_clock = "clock0";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a30 .port_b_address_width = 13;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a30 .port_b_data_in_clock = "clock0";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a30 .port_b_data_out_clear = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a30 .port_b_data_out_clock = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a30 .port_b_data_width = 1;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a30 .port_b_first_address = 0;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a30 .port_b_first_bit_number = 6;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a30 .port_b_last_address = 8191;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a30 .port_b_logical_ram_depth = 65536;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a30 .port_b_logical_ram_width = 8;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a30 .port_b_read_during_write_mode = "old_data";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a30 .port_b_read_enable_clock = "clock0";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a30 .port_b_write_enable_clock = "clock0";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a30 .ram_block_type = "M9K";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a30 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a30 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a30 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a30 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X62_Y29_N24
cycloneive_lcell_comb \ram|memory_rtl_0|auto_generated|decode2|w_anode854w[3]~0 (
// Equation(s):
// \ram|memory_rtl_0|auto_generated|decode2|w_anode854w[3]~0_combout  = (ctrl_reg[1] & (!\mem_ub_addr[13]~26_combout  & (!\mem_ub_addr[15]~30_combout  & \mem_ub_addr[14]~28_combout )))

	.dataa(ctrl_reg[1]),
	.datab(\mem_ub_addr[13]~26_combout ),
	.datac(\mem_ub_addr[15]~30_combout ),
	.datad(\mem_ub_addr[14]~28_combout ),
	.cin(gnd),
	.combout(\ram|memory_rtl_0|auto_generated|decode2|w_anode854w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \ram|memory_rtl_0|auto_generated|decode2|w_anode854w[3]~0 .lut_mask = 16'h0200;
defparam \ram|memory_rtl_0|auto_generated|decode2|w_anode854w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y28_N28
cycloneive_lcell_comb \ram|memory_rtl_0|auto_generated|decode3|w_anode854w[3]~0 (
// Equation(s):
// \ram|memory_rtl_0|auto_generated|decode3|w_anode854w[3]~0_combout  = (!mar[13] & (ctrl_reg[2] & (!mar[15] & mar[14])))

	.dataa(mar[13]),
	.datab(ctrl_reg[2]),
	.datac(mar[15]),
	.datad(mar[14]),
	.cin(gnd),
	.combout(\ram|memory_rtl_0|auto_generated|decode3|w_anode854w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \ram|memory_rtl_0|auto_generated|decode3|w_anode854w[3]~0 .lut_mask = 16'h0400;
defparam \ram|memory_rtl_0|auto_generated|decode3|w_anode854w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y24_N0
cycloneive_ram_block \ram|memory_rtl_0|auto_generated|ram_block1a22 (
	.portawe(\ram|memory_rtl_0|auto_generated|decode2|w_anode854w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\ram|memory_rtl_0|auto_generated|decode3|w_anode854w[3]~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Clock~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({mdr[14]}),
	.portaaddr({\mem_ub_addr[12]~24_combout ,\mem_ub_addr[11]~22_combout ,\mem_ub_addr[10]~20_combout ,\mem_ub_addr[9]~18_combout ,\mem_ub_addr[8]~16_combout ,\mem_ub_addr[7]~14_combout ,\mem_ub_addr[6]~12_combout ,\mem_ub_addr[5]~10_combout ,\mem_ub_addr[4]~8_combout ,
\mem_ub_addr[3]~6_combout ,\mem_ub_addr[2]~4_combout ,\mem_ub_addr[1]~2_combout ,\mem_ub_addr[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({mdr[6]}),
	.portbaddr({mar[12],mar[11],mar[10],mar[9],mar[8],mar[7],mar[6],mar[5],mar[4],mar[3],mar[2],mar[1],mar[0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram|memory_rtl_0|auto_generated|ram_block1a22_PORTADATAOUT_bus ),
	.portbdataout(\ram|memory_rtl_0|auto_generated|ram_block1a22_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \ram|memory_rtl_0|auto_generated|ram_block1a22 .data_interleave_offset_in_bits = 1;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a22 .data_interleave_width_in_bits = 1;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a22 .init_file = "db/xm23_cpu.ram0_memory_e411fb78.hdl.mif";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a22 .init_file_layout = "port_a";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a22 .logical_ram_name = "memory:ram|altsyncram:memory_rtl_0|altsyncram_2s72:auto_generated|ALTSYNCRAM";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a22 .mixed_port_feed_through_mode = "old";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a22 .operation_mode = "bidir_dual_port";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a22 .port_a_address_clear = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a22 .port_a_address_width = 13;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a22 .port_a_byte_enable_clock = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a22 .port_a_data_out_clear = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a22 .port_a_data_out_clock = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a22 .port_a_data_width = 1;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a22 .port_a_first_address = 0;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a22 .port_a_first_bit_number = 6;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a22 .port_a_last_address = 8191;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a22 .port_a_logical_ram_depth = 65536;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a22 .port_a_logical_ram_width = 8;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a22 .port_a_read_during_write_mode = "old_data";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a22 .port_b_address_clear = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a22 .port_b_address_clock = "clock0";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a22 .port_b_address_width = 13;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a22 .port_b_data_in_clock = "clock0";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a22 .port_b_data_out_clear = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a22 .port_b_data_out_clock = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a22 .port_b_data_width = 1;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a22 .port_b_first_address = 0;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a22 .port_b_first_bit_number = 6;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a22 .port_b_last_address = 8191;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a22 .port_b_logical_ram_depth = 65536;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a22 .port_b_logical_ram_width = 8;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a22 .port_b_read_during_write_mode = "old_data";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a22 .port_b_read_enable_clock = "clock0";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a22 .port_b_write_enable_clock = "clock0";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a22 .ram_block_type = "M9K";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a22 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a22 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a22 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a22 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X65_Y24_N26
cycloneive_lcell_comb \ram|memory_rtl_0|auto_generated|mux4|result_node[6]~37 (
// Equation(s):
// \ram|memory_rtl_0|auto_generated|mux4|result_node[6]~37_combout  = (\ram|memory_rtl_0|auto_generated|address_reg_a [1] & ((\ram|memory_rtl_0|auto_generated|address_reg_a [0] & (\ram|memory_rtl_0|auto_generated|ram_block1a30~portadataout )) # 
// (!\ram|memory_rtl_0|auto_generated|address_reg_a [0] & ((\ram|memory_rtl_0|auto_generated|ram_block1a22~portadataout )))))

	.dataa(\ram|memory_rtl_0|auto_generated|address_reg_a [1]),
	.datab(\ram|memory_rtl_0|auto_generated|address_reg_a [0]),
	.datac(\ram|memory_rtl_0|auto_generated|ram_block1a30~portadataout ),
	.datad(\ram|memory_rtl_0|auto_generated|ram_block1a22~portadataout ),
	.cin(gnd),
	.combout(\ram|memory_rtl_0|auto_generated|mux4|result_node[6]~37_combout ),
	.cout());
// synopsys translate_off
defparam \ram|memory_rtl_0|auto_generated|mux4|result_node[6]~37 .lut_mask = 16'hA280;
defparam \ram|memory_rtl_0|auto_generated|mux4|result_node[6]~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y29_N20
cycloneive_lcell_comb \ram|memory_rtl_0|auto_generated|decode2|w_anode827w[3]~0 (
// Equation(s):
// \ram|memory_rtl_0|auto_generated|decode2|w_anode827w[3]~0_combout  = (!\mem_ub_addr[15]~30_combout  & (!\mem_ub_addr[14]~28_combout  & (ctrl_reg[1] & !\mem_ub_addr[13]~26_combout )))

	.dataa(\mem_ub_addr[15]~30_combout ),
	.datab(\mem_ub_addr[14]~28_combout ),
	.datac(ctrl_reg[1]),
	.datad(\mem_ub_addr[13]~26_combout ),
	.cin(gnd),
	.combout(\ram|memory_rtl_0|auto_generated|decode2|w_anode827w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \ram|memory_rtl_0|auto_generated|decode2|w_anode827w[3]~0 .lut_mask = 16'h0010;
defparam \ram|memory_rtl_0|auto_generated|decode2|w_anode827w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y28_N20
cycloneive_lcell_comb \ram|memory_rtl_0|auto_generated|decode3|w_anode827w[3]~0 (
// Equation(s):
// \ram|memory_rtl_0|auto_generated|decode3|w_anode827w[3]~0_combout  = (!mar[13] & (ctrl_reg[2] & (!mar[15] & !mar[14])))

	.dataa(mar[13]),
	.datab(ctrl_reg[2]),
	.datac(mar[15]),
	.datad(mar[14]),
	.cin(gnd),
	.combout(\ram|memory_rtl_0|auto_generated|decode3|w_anode827w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \ram|memory_rtl_0|auto_generated|decode3|w_anode827w[3]~0 .lut_mask = 16'h0004;
defparam \ram|memory_rtl_0|auto_generated|decode3|w_anode827w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y24_N0
cycloneive_ram_block \ram|memory_rtl_0|auto_generated|ram_block1a6 (
	.portawe(\ram|memory_rtl_0|auto_generated|decode2|w_anode827w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\ram|memory_rtl_0|auto_generated|decode3|w_anode827w[3]~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Clock~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({mdr[14]}),
	.portaaddr({\mem_ub_addr[12]~24_combout ,\mem_ub_addr[11]~22_combout ,\mem_ub_addr[10]~20_combout ,\mem_ub_addr[9]~18_combout ,\mem_ub_addr[8]~16_combout ,\mem_ub_addr[7]~14_combout ,\mem_ub_addr[6]~12_combout ,\mem_ub_addr[5]~10_combout ,\mem_ub_addr[4]~8_combout ,
\mem_ub_addr[3]~6_combout ,\mem_ub_addr[2]~4_combout ,\mem_ub_addr[1]~2_combout ,\mem_ub_addr[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({mdr[6]}),
	.portbaddr({mar[12],mar[11],mar[10],mar[9],mar[8],mar[7],mar[6],mar[5],mar[4],mar[3],mar[2],mar[1],mar[0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram|memory_rtl_0|auto_generated|ram_block1a6_PORTADATAOUT_bus ),
	.portbdataout(\ram|memory_rtl_0|auto_generated|ram_block1a6_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \ram|memory_rtl_0|auto_generated|ram_block1a6 .data_interleave_offset_in_bits = 1;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a6 .data_interleave_width_in_bits = 1;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a6 .init_file = "db/xm23_cpu.ram0_memory_e411fb78.hdl.mif";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a6 .init_file_layout = "port_a";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a6 .logical_ram_name = "memory:ram|altsyncram:memory_rtl_0|altsyncram_2s72:auto_generated|ALTSYNCRAM";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a6 .mixed_port_feed_through_mode = "old";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a6 .operation_mode = "bidir_dual_port";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a6 .port_a_address_clear = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a6 .port_a_address_width = 13;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a6 .port_a_byte_enable_clock = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a6 .port_a_data_out_clear = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a6 .port_a_data_out_clock = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a6 .port_a_data_width = 1;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a6 .port_a_first_address = 0;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a6 .port_a_first_bit_number = 6;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a6 .port_a_last_address = 8191;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a6 .port_a_logical_ram_depth = 65536;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a6 .port_a_logical_ram_width = 8;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a6 .port_a_read_during_write_mode = "old_data";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a6 .port_b_address_clear = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a6 .port_b_address_clock = "clock0";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a6 .port_b_address_width = 13;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a6 .port_b_data_in_clock = "clock0";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a6 .port_b_data_out_clear = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a6 .port_b_data_out_clock = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a6 .port_b_data_width = 1;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a6 .port_b_first_address = 0;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a6 .port_b_first_bit_number = 6;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a6 .port_b_last_address = 8191;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a6 .port_b_logical_ram_depth = 65536;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a6 .port_b_logical_ram_width = 8;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a6 .port_b_read_during_write_mode = "old_data";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a6 .port_b_read_enable_clock = "clock0";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a6 .port_b_write_enable_clock = "clock0";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a6 .ram_block_type = "M9K";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a6 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a6 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000050;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a6 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a6 .mem_init0 = 2048'h000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000A6AFABAAEEEEED010;
// synopsys translate_on

// Location: LCCOMB_X62_Y29_N30
cycloneive_lcell_comb \ram|memory_rtl_0|auto_generated|decode2|w_anode844w[3]~0 (
// Equation(s):
// \ram|memory_rtl_0|auto_generated|decode2|w_anode844w[3]~0_combout  = (!\mem_ub_addr[15]~30_combout  & (!\mem_ub_addr[14]~28_combout  & (ctrl_reg[1] & \mem_ub_addr[13]~26_combout )))

	.dataa(\mem_ub_addr[15]~30_combout ),
	.datab(\mem_ub_addr[14]~28_combout ),
	.datac(ctrl_reg[1]),
	.datad(\mem_ub_addr[13]~26_combout ),
	.cin(gnd),
	.combout(\ram|memory_rtl_0|auto_generated|decode2|w_anode844w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \ram|memory_rtl_0|auto_generated|decode2|w_anode844w[3]~0 .lut_mask = 16'h1000;
defparam \ram|memory_rtl_0|auto_generated|decode2|w_anode844w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y28_N8
cycloneive_lcell_comb \ram|memory_rtl_0|auto_generated|decode3|w_anode844w[3]~0 (
// Equation(s):
// \ram|memory_rtl_0|auto_generated|decode3|w_anode844w[3]~0_combout  = (mar[13] & (ctrl_reg[2] & (!mar[15] & !mar[14])))

	.dataa(mar[13]),
	.datab(ctrl_reg[2]),
	.datac(mar[15]),
	.datad(mar[14]),
	.cin(gnd),
	.combout(\ram|memory_rtl_0|auto_generated|decode3|w_anode844w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \ram|memory_rtl_0|auto_generated|decode3|w_anode844w[3]~0 .lut_mask = 16'h0008;
defparam \ram|memory_rtl_0|auto_generated|decode3|w_anode844w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y27_N0
cycloneive_ram_block \ram|memory_rtl_0|auto_generated|ram_block1a14 (
	.portawe(\ram|memory_rtl_0|auto_generated|decode2|w_anode844w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\ram|memory_rtl_0|auto_generated|decode3|w_anode844w[3]~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Clock~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({mdr[14]}),
	.portaaddr({\mem_ub_addr[12]~24_combout ,\mem_ub_addr[11]~22_combout ,\mem_ub_addr[10]~20_combout ,\mem_ub_addr[9]~18_combout ,\mem_ub_addr[8]~16_combout ,\mem_ub_addr[7]~14_combout ,\mem_ub_addr[6]~12_combout ,\mem_ub_addr[5]~10_combout ,\mem_ub_addr[4]~8_combout ,
\mem_ub_addr[3]~6_combout ,\mem_ub_addr[2]~4_combout ,\mem_ub_addr[1]~2_combout ,\mem_ub_addr[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({mdr[6]}),
	.portbaddr({mar[12],mar[11],mar[10],mar[9],mar[8],mar[7],mar[6],mar[5],mar[4],mar[3],mar[2],mar[1],mar[0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram|memory_rtl_0|auto_generated|ram_block1a14_PORTADATAOUT_bus ),
	.portbdataout(\ram|memory_rtl_0|auto_generated|ram_block1a14_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \ram|memory_rtl_0|auto_generated|ram_block1a14 .data_interleave_offset_in_bits = 1;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a14 .data_interleave_width_in_bits = 1;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a14 .init_file = "db/xm23_cpu.ram0_memory_e411fb78.hdl.mif";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a14 .init_file_layout = "port_a";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a14 .logical_ram_name = "memory:ram|altsyncram:memory_rtl_0|altsyncram_2s72:auto_generated|ALTSYNCRAM";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a14 .mixed_port_feed_through_mode = "old";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a14 .operation_mode = "bidir_dual_port";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a14 .port_a_address_clear = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a14 .port_a_address_width = 13;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a14 .port_a_byte_enable_clock = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a14 .port_a_data_out_clear = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a14 .port_a_data_out_clock = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a14 .port_a_data_width = 1;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a14 .port_a_first_address = 0;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a14 .port_a_first_bit_number = 6;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a14 .port_a_last_address = 8191;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a14 .port_a_logical_ram_depth = 65536;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a14 .port_a_logical_ram_width = 8;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a14 .port_a_read_during_write_mode = "old_data";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a14 .port_b_address_clear = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a14 .port_b_address_clock = "clock0";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a14 .port_b_address_width = 13;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a14 .port_b_data_in_clock = "clock0";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a14 .port_b_data_out_clear = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a14 .port_b_data_out_clock = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a14 .port_b_data_width = 1;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a14 .port_b_first_address = 0;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a14 .port_b_first_bit_number = 6;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a14 .port_b_last_address = 8191;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a14 .port_b_logical_ram_depth = 65536;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a14 .port_b_logical_ram_width = 8;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a14 .port_b_read_during_write_mode = "old_data";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a14 .port_b_read_enable_clock = "clock0";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a14 .port_b_write_enable_clock = "clock0";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a14 .ram_block_type = "M9K";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a14 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a14 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a14 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a14 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X52_Y24_N8
cycloneive_lcell_comb \ram|memory_rtl_0|auto_generated|mux4|result_node[6]~36 (
// Equation(s):
// \ram|memory_rtl_0|auto_generated|mux4|result_node[6]~36_combout  = (!\ram|memory_rtl_0|auto_generated|address_reg_a [1] & ((\ram|memory_rtl_0|auto_generated|address_reg_a [0] & ((\ram|memory_rtl_0|auto_generated|ram_block1a14~portadataout ))) # 
// (!\ram|memory_rtl_0|auto_generated|address_reg_a [0] & (\ram|memory_rtl_0|auto_generated|ram_block1a6~portadataout ))))

	.dataa(\ram|memory_rtl_0|auto_generated|address_reg_a [0]),
	.datab(\ram|memory_rtl_0|auto_generated|address_reg_a [1]),
	.datac(\ram|memory_rtl_0|auto_generated|ram_block1a6~portadataout ),
	.datad(\ram|memory_rtl_0|auto_generated|ram_block1a14~portadataout ),
	.cin(gnd),
	.combout(\ram|memory_rtl_0|auto_generated|mux4|result_node[6]~36_combout ),
	.cout());
// synopsys translate_off
defparam \ram|memory_rtl_0|auto_generated|mux4|result_node[6]~36 .lut_mask = 16'h3210;
defparam \ram|memory_rtl_0|auto_generated|mux4|result_node[6]~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y24_N16
cycloneive_lcell_comb \ram|memory_rtl_0|auto_generated|mux4|result_node[6]~38 (
// Equation(s):
// \ram|memory_rtl_0|auto_generated|mux4|result_node[6]~38_combout  = (!\ram|memory_rtl_0|auto_generated|address_reg_a [2] & ((\ram|memory_rtl_0|auto_generated|mux4|result_node[6]~37_combout ) # 
// (\ram|memory_rtl_0|auto_generated|mux4|result_node[6]~36_combout )))

	.dataa(gnd),
	.datab(\ram|memory_rtl_0|auto_generated|address_reg_a [2]),
	.datac(\ram|memory_rtl_0|auto_generated|mux4|result_node[6]~37_combout ),
	.datad(\ram|memory_rtl_0|auto_generated|mux4|result_node[6]~36_combout ),
	.cin(gnd),
	.combout(\ram|memory_rtl_0|auto_generated|mux4|result_node[6]~38_combout ),
	.cout());
// synopsys translate_off
defparam \ram|memory_rtl_0|auto_generated|mux4|result_node[6]~38 .lut_mask = 16'h3330;
defparam \ram|memory_rtl_0|auto_generated|mux4|result_node[6]~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y24_N22
cycloneive_lcell_comb \ram|memory_rtl_0|auto_generated|mux4|result_node[6]~41 (
// Equation(s):
// \ram|memory_rtl_0|auto_generated|mux4|result_node[6]~41_combout  = (\ram|memory_rtl_0|auto_generated|mux4|result_node[6]~38_combout ) # ((\ram|memory_rtl_0|auto_generated|address_reg_a [2] & 
// ((\ram|memory_rtl_0|auto_generated|mux4|result_node[6]~39_combout ) # (\ram|memory_rtl_0|auto_generated|mux4|result_node[6]~40_combout ))))

	.dataa(\ram|memory_rtl_0|auto_generated|mux4|result_node[6]~39_combout ),
	.datab(\ram|memory_rtl_0|auto_generated|mux4|result_node[6]~40_combout ),
	.datac(\ram|memory_rtl_0|auto_generated|address_reg_a [2]),
	.datad(\ram|memory_rtl_0|auto_generated|mux4|result_node[6]~38_combout ),
	.cin(gnd),
	.combout(\ram|memory_rtl_0|auto_generated|mux4|result_node[6]~41_combout ),
	.cout());
// synopsys translate_off
defparam \ram|memory_rtl_0|auto_generated|mux4|result_node[6]~41 .lut_mask = 16'hFFE0;
defparam \ram|memory_rtl_0|auto_generated|mux4|result_node[6]~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y24_N30
cycloneive_lcell_comb \mdr[1]~16 (
// Equation(s):
// \mdr[1]~16_combout  = (\ctrl_unit|data_bus_ctrl [1]) # ((\ctrl_unit|data_bus_ctrl [2]) # ((\ctrl_unit|data_bus_ctrl [0]) # (!\reg_file~72_combout )))

	.dataa(\ctrl_unit|data_bus_ctrl [1]),
	.datab(\ctrl_unit|data_bus_ctrl [2]),
	.datac(\ctrl_unit|data_bus_ctrl [0]),
	.datad(\reg_file~72_combout ),
	.cin(gnd),
	.combout(\mdr[1]~16_combout ),
	.cout());
// synopsys translate_off
defparam \mdr[1]~16 .lut_mask = 16'hFEFF;
defparam \mdr[1]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y24_N31
dffeas \mdr[14] (
	.clk(!\Clock~clkctrl_outclk ),
	.d(\mdr[14]~6_combout ),
	.asdata(\ram|memory_rtl_0|auto_generated|mux4|result_node[6]~41_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\mdr[1]~16_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(mdr[14]),
	.prn(vcc));
// synopsys translate_off
defparam \mdr[14] .is_wysiwyg = "true";
defparam \mdr[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y24_N0
cycloneive_lcell_comb \reg_file~36 (
// Equation(s):
// \reg_file~36_combout  = (\reg_file~0_combout  & ((\reg_file~35_combout  & (mdr[14])) # (!\reg_file~35_combout  & ((\instr_reg[14]~1_combout ))))) # (!\reg_file~0_combout  & (\reg_file~35_combout ))

	.dataa(\reg_file~0_combout ),
	.datab(\reg_file~35_combout ),
	.datac(mdr[14]),
	.datad(\instr_reg[14]~1_combout ),
	.cin(gnd),
	.combout(\reg_file~36_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file~36 .lut_mask = 16'hE6C4;
defparam \reg_file~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y21_N30
cycloneive_lcell_comb \reg_file[16][14]~feeder (
// Equation(s):
// \reg_file[16][14]~feeder_combout  = \reg_file~36_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\reg_file~36_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg_file[16][14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file[16][14]~feeder .lut_mask = 16'hF0F0;
defparam \reg_file[16][14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y21_N31
dffeas \reg_file[16][14] (
	.clk(!\Clock~clkctrl_outclk ),
	.d(\reg_file[16][14]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file[16][8]~74_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file[16][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file[16][14] .is_wysiwyg = "true";
defparam \reg_file[16][14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y21_N2
cycloneive_lcell_comb \s_bus[14]~155 (
// Equation(s):
// \s_bus[14]~155_combout  = (\ctrl_unit|alu_rnum_src [1] & (((\ctrl_unit|alu_rnum_src [0])))) # (!\ctrl_unit|alu_rnum_src [1] & ((\ctrl_unit|alu_rnum_src [0] & (\reg_file[5][14]~q )) # (!\ctrl_unit|alu_rnum_src [0] & ((\reg_file[4][14]~q )))))

	.dataa(\ctrl_unit|alu_rnum_src [1]),
	.datab(\reg_file[5][14]~q ),
	.datac(\reg_file[4][14]~q ),
	.datad(\ctrl_unit|alu_rnum_src [0]),
	.cin(gnd),
	.combout(\s_bus[14]~155_combout ),
	.cout());
// synopsys translate_off
defparam \s_bus[14]~155 .lut_mask = 16'hEE50;
defparam \s_bus[14]~155 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y21_N4
cycloneive_lcell_comb \s_bus[14]~156 (
// Equation(s):
// \s_bus[14]~156_combout  = (\ctrl_unit|alu_rnum_src [1] & ((\s_bus[14]~155_combout  & ((\reg_file[7][14]~q ))) # (!\s_bus[14]~155_combout  & (\reg_file[6][14]~q )))) # (!\ctrl_unit|alu_rnum_src [1] & (((\s_bus[14]~155_combout ))))

	.dataa(\ctrl_unit|alu_rnum_src [1]),
	.datab(\reg_file[6][14]~q ),
	.datac(\s_bus[14]~155_combout ),
	.datad(\reg_file[7][14]~q ),
	.cin(gnd),
	.combout(\s_bus[14]~156_combout ),
	.cout());
// synopsys translate_off
defparam \s_bus[14]~156 .lut_mask = 16'hF858;
defparam \s_bus[14]~156 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y21_N22
cycloneive_lcell_comb \s_bus[14]~162 (
// Equation(s):
// \s_bus[14]~162_combout  = (\ctrl_unit|alu_rnum_src [1] & ((\ctrl_unit|alu_rnum_src [0]) # ((\reg_file[14][14]~q )))) # (!\ctrl_unit|alu_rnum_src [1] & (!\ctrl_unit|alu_rnum_src [0] & (\reg_file[12][14]~q )))

	.dataa(\ctrl_unit|alu_rnum_src [1]),
	.datab(\ctrl_unit|alu_rnum_src [0]),
	.datac(\reg_file[12][14]~q ),
	.datad(\reg_file[14][14]~q ),
	.cin(gnd),
	.combout(\s_bus[14]~162_combout ),
	.cout());
// synopsys translate_off
defparam \s_bus[14]~162 .lut_mask = 16'hBA98;
defparam \s_bus[14]~162 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y21_N22
cycloneive_lcell_comb \s_bus[14]~163 (
// Equation(s):
// \s_bus[14]~163_combout  = (\s_bus[14]~162_combout  & (((\reg_file[15][14]~q ) # (!\ctrl_unit|alu_rnum_src [0])))) # (!\s_bus[14]~162_combout  & (\reg_file[13][14]~q  & ((\ctrl_unit|alu_rnum_src [0]))))

	.dataa(\s_bus[14]~162_combout ),
	.datab(\reg_file[13][14]~q ),
	.datac(\reg_file[15][14]~q ),
	.datad(\ctrl_unit|alu_rnum_src [0]),
	.cin(gnd),
	.combout(\s_bus[14]~163_combout ),
	.cout());
// synopsys translate_off
defparam \s_bus[14]~163 .lut_mask = 16'hE4AA;
defparam \s_bus[14]~163 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y22_N26
cycloneive_lcell_comb \s_bus[14]~157 (
// Equation(s):
// \s_bus[14]~157_combout  = (\ctrl_unit|alu_rnum_src [0] & (((\ctrl_unit|alu_rnum_src [1])))) # (!\ctrl_unit|alu_rnum_src [0] & ((\ctrl_unit|alu_rnum_src [1] & ((\reg_file[10][14]~q ))) # (!\ctrl_unit|alu_rnum_src [1] & (\reg_file[8][14]~q ))))

	.dataa(\reg_file[8][14]~q ),
	.datab(\reg_file[10][14]~q ),
	.datac(\ctrl_unit|alu_rnum_src [0]),
	.datad(\ctrl_unit|alu_rnum_src [1]),
	.cin(gnd),
	.combout(\s_bus[14]~157_combout ),
	.cout());
// synopsys translate_off
defparam \s_bus[14]~157 .lut_mask = 16'hFC0A;
defparam \s_bus[14]~157 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y21_N14
cycloneive_lcell_comb \s_bus[14]~158 (
// Equation(s):
// \s_bus[14]~158_combout  = (\s_bus[14]~157_combout  & ((\reg_file[11][14]~q ) # ((!\ctrl_unit|alu_rnum_src [0])))) # (!\s_bus[14]~157_combout  & (((\reg_file[9][14]~q  & \ctrl_unit|alu_rnum_src [0]))))

	.dataa(\reg_file[11][14]~q ),
	.datab(\reg_file[9][14]~q ),
	.datac(\s_bus[14]~157_combout ),
	.datad(\ctrl_unit|alu_rnum_src [0]),
	.cin(gnd),
	.combout(\s_bus[14]~158_combout ),
	.cout());
// synopsys translate_off
defparam \s_bus[14]~158 .lut_mask = 16'hACF0;
defparam \s_bus[14]~158 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y20_N22
cycloneive_lcell_comb \s_bus[14]~159 (
// Equation(s):
// \s_bus[14]~159_combout  = (\ctrl_unit|alu_rnum_src [0] & (((\reg_file[1][14]~q ) # (\ctrl_unit|alu_rnum_src [1])))) # (!\ctrl_unit|alu_rnum_src [0] & (\reg_file[0][14]~q  & ((!\ctrl_unit|alu_rnum_src [1]))))

	.dataa(\reg_file[0][14]~q ),
	.datab(\reg_file[1][14]~q ),
	.datac(\ctrl_unit|alu_rnum_src [0]),
	.datad(\ctrl_unit|alu_rnum_src [1]),
	.cin(gnd),
	.combout(\s_bus[14]~159_combout ),
	.cout());
// synopsys translate_off
defparam \s_bus[14]~159 .lut_mask = 16'hF0CA;
defparam \s_bus[14]~159 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y21_N20
cycloneive_lcell_comb \s_bus[14]~160 (
// Equation(s):
// \s_bus[14]~160_combout  = (\ctrl_unit|alu_rnum_src [1] & ((\s_bus[14]~159_combout  & (\reg_file[3][14]~q )) # (!\s_bus[14]~159_combout  & ((\reg_file[2][14]~q ))))) # (!\ctrl_unit|alu_rnum_src [1] & (((\s_bus[14]~159_combout ))))

	.dataa(\reg_file[3][14]~q ),
	.datab(\reg_file[2][14]~q ),
	.datac(\ctrl_unit|alu_rnum_src [1]),
	.datad(\s_bus[14]~159_combout ),
	.cin(gnd),
	.combout(\s_bus[14]~160_combout ),
	.cout());
// synopsys translate_off
defparam \s_bus[14]~160 .lut_mask = 16'hAFC0;
defparam \s_bus[14]~160 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y21_N10
cycloneive_lcell_comb \s_bus[14]~161 (
// Equation(s):
// \s_bus[14]~161_combout  = (\ctrl_unit|alu_rnum_src [2] & (\ctrl_unit|alu_rnum_src [3])) # (!\ctrl_unit|alu_rnum_src [2] & ((\ctrl_unit|alu_rnum_src [3] & (\s_bus[14]~158_combout )) # (!\ctrl_unit|alu_rnum_src [3] & ((\s_bus[14]~160_combout )))))

	.dataa(\ctrl_unit|alu_rnum_src [2]),
	.datab(\ctrl_unit|alu_rnum_src [3]),
	.datac(\s_bus[14]~158_combout ),
	.datad(\s_bus[14]~160_combout ),
	.cin(gnd),
	.combout(\s_bus[14]~161_combout ),
	.cout());
// synopsys translate_off
defparam \s_bus[14]~161 .lut_mask = 16'hD9C8;
defparam \s_bus[14]~161 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y21_N24
cycloneive_lcell_comb \s_bus[14]~164 (
// Equation(s):
// \s_bus[14]~164_combout  = (\ctrl_unit|alu_rnum_src [2] & ((\s_bus[14]~161_combout  & ((\s_bus[14]~163_combout ))) # (!\s_bus[14]~161_combout  & (\s_bus[14]~156_combout )))) # (!\ctrl_unit|alu_rnum_src [2] & (((\s_bus[14]~161_combout ))))

	.dataa(\ctrl_unit|alu_rnum_src [2]),
	.datab(\s_bus[14]~156_combout ),
	.datac(\s_bus[14]~163_combout ),
	.datad(\s_bus[14]~161_combout ),
	.cin(gnd),
	.combout(\s_bus[14]~164_combout ),
	.cout());
// synopsys translate_off
defparam \s_bus[14]~164 .lut_mask = 16'hF588;
defparam \s_bus[14]~164 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y21_N26
cycloneive_lcell_comb \s_bus[14]~165 (
// Equation(s):
// \s_bus[14]~165_combout  = (\ctrl_unit|s_bus_ctrl~q ) # ((\ctrl_unit|alu_rnum_src [4] & (\reg_file[16][14]~q )) # (!\ctrl_unit|alu_rnum_src [4] & ((\s_bus[14]~164_combout ))))

	.dataa(\reg_file[16][14]~q ),
	.datab(\ctrl_unit|alu_rnum_src [4]),
	.datac(\ctrl_unit|s_bus_ctrl~q ),
	.datad(\s_bus[14]~164_combout ),
	.cin(gnd),
	.combout(\s_bus[14]~165_combout ),
	.cout());
// synopsys translate_off
defparam \s_bus[14]~165 .lut_mask = 16'hFBF8;
defparam \s_bus[14]~165 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y27_N4
cycloneive_lcell_comb \arithmetic_logic_unit|Mux4~21 (
// Equation(s):
// \arithmetic_logic_unit|Mux4~21_combout  = (\ctrl_unit|alu_op [3] & ((\ctrl_unit|alu_op [1] & (\ctrl_unit|psw [0])) # (!\ctrl_unit|alu_op [1] & ((\s_bus[14]~165_combout ))))) # (!\ctrl_unit|alu_op [3] & (((\ctrl_unit|alu_op [1]))))

	.dataa(\ctrl_unit|alu_op [3]),
	.datab(\ctrl_unit|psw [0]),
	.datac(\ctrl_unit|alu_op [1]),
	.datad(\s_bus[14]~165_combout ),
	.cin(gnd),
	.combout(\arithmetic_logic_unit|Mux4~21_combout ),
	.cout());
// synopsys translate_off
defparam \arithmetic_logic_unit|Mux4~21 .lut_mask = 16'hDAD0;
defparam \arithmetic_logic_unit|Mux4~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y27_N22
cycloneive_lcell_comb \arithmetic_logic_unit|Mux4~22 (
// Equation(s):
// \arithmetic_logic_unit|Mux4~22_combout  = (!\ctrl_unit|alu_op [0] & ((\arithmetic_logic_unit|Mux4~21_combout ) # ((!\ctrl_unit|alu_op [3] & \Mux32~9_combout ))))

	.dataa(\ctrl_unit|alu_op [3]),
	.datab(\arithmetic_logic_unit|Mux4~21_combout ),
	.datac(\ctrl_unit|alu_op [0]),
	.datad(\Mux32~9_combout ),
	.cin(gnd),
	.combout(\arithmetic_logic_unit|Mux4~22_combout ),
	.cout());
// synopsys translate_off
defparam \arithmetic_logic_unit|Mux4~22 .lut_mask = 16'h0D0C;
defparam \arithmetic_logic_unit|Mux4~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y27_N24
cycloneive_lcell_comb \arithmetic_logic_unit|Mux4~23 (
// Equation(s):
// \arithmetic_logic_unit|Mux4~23_combout  = (\arithmetic_logic_unit|Mux4~21_combout  & ((!\ctrl_unit|alu_op [3]))) # (!\arithmetic_logic_unit|Mux4~21_combout  & (!\ctrl_unit|alu_op [0] & \ctrl_unit|alu_op [3]))

	.dataa(gnd),
	.datab(\arithmetic_logic_unit|Mux4~21_combout ),
	.datac(\ctrl_unit|alu_op [0]),
	.datad(\ctrl_unit|alu_op [3]),
	.cin(gnd),
	.combout(\arithmetic_logic_unit|Mux4~23_combout ),
	.cout());
// synopsys translate_off
defparam \arithmetic_logic_unit|Mux4~23 .lut_mask = 16'h03CC;
defparam \arithmetic_logic_unit|Mux4~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y27_N6
cycloneive_lcell_comb \arithmetic_logic_unit|Mux4~20 (
// Equation(s):
// \arithmetic_logic_unit|Mux4~20_combout  = (\arithmetic_logic_unit|Reg3[10]~14_combout  & ((!\arithmetic_logic_unit|ShiftLeft0~10_combout ) # (!\Mux47~9_combout )))

	.dataa(\arithmetic_logic_unit|Reg3[10]~14_combout ),
	.datab(\Mux47~9_combout ),
	.datac(gnd),
	.datad(\arithmetic_logic_unit|ShiftLeft0~10_combout ),
	.cin(gnd),
	.combout(\arithmetic_logic_unit|Mux4~20_combout ),
	.cout());
// synopsys translate_off
defparam \arithmetic_logic_unit|Mux4~20 .lut_mask = 16'h22AA;
defparam \arithmetic_logic_unit|Mux4~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y27_N30
cycloneive_lcell_comb \arithmetic_logic_unit|Mux4~24 (
// Equation(s):
// \arithmetic_logic_unit|Mux4~24_combout  = (\arithmetic_logic_unit|Mux4~22_combout  & (((\s_bus[15]~176_combout  & !\arithmetic_logic_unit|Mux4~20_combout )) # (!\arithmetic_logic_unit|Mux4~23_combout ))) # (!\arithmetic_logic_unit|Mux4~22_combout  & 
// (!\arithmetic_logic_unit|Mux4~23_combout  & (\s_bus[15]~176_combout )))

	.dataa(\arithmetic_logic_unit|Mux4~22_combout ),
	.datab(\arithmetic_logic_unit|Mux4~23_combout ),
	.datac(\s_bus[15]~176_combout ),
	.datad(\arithmetic_logic_unit|Mux4~20_combout ),
	.cin(gnd),
	.combout(\arithmetic_logic_unit|Mux4~24_combout ),
	.cout());
// synopsys translate_off
defparam \arithmetic_logic_unit|Mux4~24 .lut_mask = 16'h32B2;
defparam \arithmetic_logic_unit|Mux4~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y27_N12
cycloneive_lcell_comb \arithmetic_logic_unit|Reg3[10]~34 (
// Equation(s):
// \arithmetic_logic_unit|Reg3[10]~34_combout  = (\ctrl_unit|alu_op [2] & !\ctrl_unit|alu_op [3])

	.dataa(gnd),
	.datab(gnd),
	.datac(\ctrl_unit|alu_op [2]),
	.datad(\ctrl_unit|alu_op [3]),
	.cin(gnd),
	.combout(\arithmetic_logic_unit|Reg3[10]~34_combout ),
	.cout());
// synopsys translate_off
defparam \arithmetic_logic_unit|Reg3[10]~34 .lut_mask = 16'h00F0;
defparam \arithmetic_logic_unit|Reg3[10]~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y27_N20
cycloneive_lcell_comb \arithmetic_logic_unit|Mux4~17 (
// Equation(s):
// \arithmetic_logic_unit|Mux4~17_combout  = (\Mux47~9_combout  & ((!\arithmetic_logic_unit|LessThan4~0_combout ) # (!\ctrl_unit|alu_op [0])))

	.dataa(gnd),
	.datab(\Mux47~9_combout ),
	.datac(\ctrl_unit|alu_op [0]),
	.datad(\arithmetic_logic_unit|LessThan4~0_combout ),
	.cin(gnd),
	.combout(\arithmetic_logic_unit|Mux4~17_combout ),
	.cout());
// synopsys translate_off
defparam \arithmetic_logic_unit|Mux4~17 .lut_mask = 16'h0CCC;
defparam \arithmetic_logic_unit|Mux4~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y27_N10
cycloneive_lcell_comb \arithmetic_logic_unit|Mux4~18 (
// Equation(s):
// \arithmetic_logic_unit|Mux4~18_combout  = (\arithmetic_logic_unit|Reg3[10]~14_combout  & (((!\arithmetic_logic_unit|Mux4~17_combout )) # (!\arithmetic_logic_unit|ShiftLeft0~10_combout ))) # (!\arithmetic_logic_unit|Reg3[10]~14_combout  & 
// (\ctrl_unit|alu_op [0] & ((!\arithmetic_logic_unit|Mux4~17_combout ) # (!\arithmetic_logic_unit|ShiftLeft0~10_combout ))))

	.dataa(\arithmetic_logic_unit|Reg3[10]~14_combout ),
	.datab(\arithmetic_logic_unit|ShiftLeft0~10_combout ),
	.datac(\ctrl_unit|alu_op [0]),
	.datad(\arithmetic_logic_unit|Mux4~17_combout ),
	.cin(gnd),
	.combout(\arithmetic_logic_unit|Mux4~18_combout ),
	.cout());
// synopsys translate_off
defparam \arithmetic_logic_unit|Mux4~18 .lut_mask = 16'h32FA;
defparam \arithmetic_logic_unit|Mux4~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y27_N28
cycloneive_lcell_comb \arithmetic_logic_unit|Mux4~19 (
// Equation(s):
// \arithmetic_logic_unit|Mux4~19_combout  = (\arithmetic_logic_unit|Reg3[10]~34_combout  & ((\arithmetic_logic_unit|Mux4~18_combout  & ((\s_bus[15]~176_combout ))) # (!\arithmetic_logic_unit|Mux4~18_combout  & (\ctrl_unit|alu_op [1]))))

	.dataa(\arithmetic_logic_unit|Reg3[10]~34_combout ),
	.datab(\ctrl_unit|alu_op [1]),
	.datac(\s_bus[15]~176_combout ),
	.datad(\arithmetic_logic_unit|Mux4~18_combout ),
	.cin(gnd),
	.combout(\arithmetic_logic_unit|Mux4~19_combout ),
	.cout());
// synopsys translate_off
defparam \arithmetic_logic_unit|Mux4~19 .lut_mask = 16'hA088;
defparam \arithmetic_logic_unit|Mux4~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y27_N16
cycloneive_lcell_comb \arithmetic_logic_unit|Mux4~25 (
// Equation(s):
// \arithmetic_logic_unit|Mux4~25_combout  = (\ctrl_unit|alu_op [4] & ((\arithmetic_logic_unit|Mux4~19_combout ) # ((!\ctrl_unit|alu_op [2] & \arithmetic_logic_unit|Mux4~24_combout ))))

	.dataa(\ctrl_unit|alu_op [2]),
	.datab(\ctrl_unit|alu_op [4]),
	.datac(\arithmetic_logic_unit|Mux4~24_combout ),
	.datad(\arithmetic_logic_unit|Mux4~19_combout ),
	.cin(gnd),
	.combout(\arithmetic_logic_unit|Mux4~25_combout ),
	.cout());
// synopsys translate_off
defparam \arithmetic_logic_unit|Mux4~25 .lut_mask = 16'hCC40;
defparam \arithmetic_logic_unit|Mux4~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y27_N26
cycloneive_lcell_comb \arithmetic_logic_unit|Mux4~30 (
// Equation(s):
// \arithmetic_logic_unit|Mux4~30_combout  = (\s_bus[15]~176_combout  & ((\ctrl_unit|alu_op [0]) # (\Mux32~9_combout  $ (!\ctrl_unit|alu_op [1])))) # (!\s_bus[15]~176_combout  & (\Mux32~9_combout  & (!\ctrl_unit|alu_op [0] & !\ctrl_unit|alu_op [1])))

	.dataa(\s_bus[15]~176_combout ),
	.datab(\Mux32~9_combout ),
	.datac(\ctrl_unit|alu_op [0]),
	.datad(\ctrl_unit|alu_op [1]),
	.cin(gnd),
	.combout(\arithmetic_logic_unit|Mux4~30_combout ),
	.cout());
// synopsys translate_off
defparam \arithmetic_logic_unit|Mux4~30 .lut_mask = 16'hA8A6;
defparam \arithmetic_logic_unit|Mux4~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y26_N30
cycloneive_lcell_comb \arithmetic_logic_unit|Add1~30 (
// Equation(s):
// \arithmetic_logic_unit|Add1~30_combout  = \arithmetic_logic_unit|sum1[15]~22_combout  $ (\arithmetic_logic_unit|Add1~29 )

	.dataa(\arithmetic_logic_unit|sum1[15]~22_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\arithmetic_logic_unit|Add1~29 ),
	.combout(\arithmetic_logic_unit|Add1~30_combout ),
	.cout());
// synopsys translate_off
defparam \arithmetic_logic_unit|Add1~30 .lut_mask = 16'h5A5A;
defparam \arithmetic_logic_unit|Add1~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X80_Y27_N30
cycloneive_lcell_comb \arithmetic_logic_unit|Mux4~29 (
// Equation(s):
// \arithmetic_logic_unit|Mux4~29_combout  = (\ctrl_unit|alu_op [1] & ((\arithmetic_logic_unit|Add1~30_combout ))) # (!\ctrl_unit|alu_op [1] & (\arithmetic_logic_unit|sum1[15]~22_combout ))

	.dataa(gnd),
	.datab(\ctrl_unit|alu_op [1]),
	.datac(\arithmetic_logic_unit|sum1[15]~22_combout ),
	.datad(\arithmetic_logic_unit|Add1~30_combout ),
	.cin(gnd),
	.combout(\arithmetic_logic_unit|Mux4~29_combout ),
	.cout());
// synopsys translate_off
defparam \arithmetic_logic_unit|Mux4~29 .lut_mask = 16'hFC30;
defparam \arithmetic_logic_unit|Mux4~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y27_N30
cycloneive_lcell_comb \arithmetic_logic_unit|Add11~30 (
// Equation(s):
// \arithmetic_logic_unit|Add11~30_combout  = \Mux32~9_combout  $ (\arithmetic_logic_unit|Add11~29  $ (!\s_bus[15]~176_combout ))

	.dataa(gnd),
	.datab(\Mux32~9_combout ),
	.datac(gnd),
	.datad(\s_bus[15]~176_combout ),
	.cin(\arithmetic_logic_unit|Add11~29 ),
	.combout(\arithmetic_logic_unit|Add11~30_combout ),
	.cout());
// synopsys translate_off
defparam \arithmetic_logic_unit|Add11~30 .lut_mask = 16'h3CC3;
defparam \arithmetic_logic_unit|Add11~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X77_Y27_N30
cycloneive_lcell_comb \arithmetic_logic_unit|Add4~30 (
// Equation(s):
// \arithmetic_logic_unit|Add4~30_combout  = \arithmetic_logic_unit|Add4~29  $ (\arithmetic_logic_unit|Add11~30_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\arithmetic_logic_unit|Add11~30_combout ),
	.cin(\arithmetic_logic_unit|Add4~29 ),
	.combout(\arithmetic_logic_unit|Add4~30_combout ),
	.cout());
// synopsys translate_off
defparam \arithmetic_logic_unit|Add4~30 .lut_mask = 16'h0FF0;
defparam \arithmetic_logic_unit|Add4~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X80_Y27_N20
cycloneive_lcell_comb \arithmetic_logic_unit|Mux4~28 (
// Equation(s):
// \arithmetic_logic_unit|Mux4~28_combout  = (\ctrl_unit|alu_op [1] & ((\arithmetic_logic_unit|Add4~30_combout ))) # (!\ctrl_unit|alu_op [1] & (\arithmetic_logic_unit|Add11~30_combout ))

	.dataa(gnd),
	.datab(\ctrl_unit|alu_op [1]),
	.datac(\arithmetic_logic_unit|Add11~30_combout ),
	.datad(\arithmetic_logic_unit|Add4~30_combout ),
	.cin(gnd),
	.combout(\arithmetic_logic_unit|Mux4~28_combout ),
	.cout());
// synopsys translate_off
defparam \arithmetic_logic_unit|Mux4~28 .lut_mask = 16'hFC30;
defparam \arithmetic_logic_unit|Mux4~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y27_N12
cycloneive_lcell_comb \arithmetic_logic_unit|Mux4~33 (
// Equation(s):
// \arithmetic_logic_unit|Mux4~33_combout  = (\ctrl_unit|alu_op [3] & (\ctrl_unit|alu_op [2])) # (!\ctrl_unit|alu_op [3] & ((\ctrl_unit|alu_op [2] & ((\arithmetic_logic_unit|Mux4~28_combout ))) # (!\ctrl_unit|alu_op [2] & 
// (\arithmetic_logic_unit|Mux4~29_combout ))))

	.dataa(\ctrl_unit|alu_op [3]),
	.datab(\ctrl_unit|alu_op [2]),
	.datac(\arithmetic_logic_unit|Mux4~29_combout ),
	.datad(\arithmetic_logic_unit|Mux4~28_combout ),
	.cin(gnd),
	.combout(\arithmetic_logic_unit|Mux4~33_combout ),
	.cout());
// synopsys translate_off
defparam \arithmetic_logic_unit|Mux4~33 .lut_mask = 16'hDC98;
defparam \arithmetic_logic_unit|Mux4~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y27_N22
cycloneive_lcell_comb \arithmetic_logic_unit|Mux4~34 (
// Equation(s):
// \arithmetic_logic_unit|Mux4~34_combout  = (\ctrl_unit|alu_op [3] & (((\arithmetic_logic_unit|Mux4~33_combout )))) # (!\ctrl_unit|alu_op [3] & ((\ctrl_unit|alu_op [0] & (\s_bus[15]~176_combout )) # (!\ctrl_unit|alu_op [0] & 
// ((\arithmetic_logic_unit|Mux4~33_combout )))))

	.dataa(\ctrl_unit|alu_op [3]),
	.datab(\ctrl_unit|alu_op [0]),
	.datac(\s_bus[15]~176_combout ),
	.datad(\arithmetic_logic_unit|Mux4~33_combout ),
	.cin(gnd),
	.combout(\arithmetic_logic_unit|Mux4~34_combout ),
	.cout());
// synopsys translate_off
defparam \arithmetic_logic_unit|Mux4~34 .lut_mask = 16'hFB40;
defparam \arithmetic_logic_unit|Mux4~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y27_N28
cycloneive_lcell_comb \arithmetic_logic_unit|Mux4~26 (
// Equation(s):
// \arithmetic_logic_unit|Mux4~26_combout  = (\ctrl_unit|alu_op [0] & ((\ctrl_unit|alu_op [1] & (\s_bus[15]~176_combout )) # (!\ctrl_unit|alu_op [1] & ((\arithmetic_logic_unit|Reg3 [15])))))

	.dataa(\ctrl_unit|alu_op [0]),
	.datab(\ctrl_unit|alu_op [1]),
	.datac(\s_bus[15]~176_combout ),
	.datad(\arithmetic_logic_unit|Reg3 [15]),
	.cin(gnd),
	.combout(\arithmetic_logic_unit|Mux4~26_combout ),
	.cout());
// synopsys translate_off
defparam \arithmetic_logic_unit|Mux4~26 .lut_mask = 16'hA280;
defparam \arithmetic_logic_unit|Mux4~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y27_N6
cycloneive_lcell_comb \arithmetic_logic_unit|Mux4~27 (
// Equation(s):
// \arithmetic_logic_unit|Mux4~27_combout  = (\arithmetic_logic_unit|Mux4~26_combout ) # ((!\ctrl_unit|alu_op [0] & (\ctrl_unit|alu_op [1] & \arithmetic_logic_unit|Add11~30_combout )))

	.dataa(\ctrl_unit|alu_op [0]),
	.datab(\ctrl_unit|alu_op [1]),
	.datac(\arithmetic_logic_unit|Add11~30_combout ),
	.datad(\arithmetic_logic_unit|Mux4~26_combout ),
	.cin(gnd),
	.combout(\arithmetic_logic_unit|Mux4~27_combout ),
	.cout());
// synopsys translate_off
defparam \arithmetic_logic_unit|Mux4~27 .lut_mask = 16'hFF40;
defparam \arithmetic_logic_unit|Mux4~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y27_N16
cycloneive_lcell_comb \arithmetic_logic_unit|Mux4~31 (
// Equation(s):
// \arithmetic_logic_unit|Mux4~31_combout  = (\ctrl_unit|alu_op [3] & ((\arithmetic_logic_unit|Mux4~34_combout  & (\arithmetic_logic_unit|Mux4~30_combout )) # (!\arithmetic_logic_unit|Mux4~34_combout  & ((\arithmetic_logic_unit|Mux4~27_combout ))))) # 
// (!\ctrl_unit|alu_op [3] & (((\arithmetic_logic_unit|Mux4~34_combout ))))

	.dataa(\arithmetic_logic_unit|Mux4~30_combout ),
	.datab(\ctrl_unit|alu_op [3]),
	.datac(\arithmetic_logic_unit|Mux4~34_combout ),
	.datad(\arithmetic_logic_unit|Mux4~27_combout ),
	.cin(gnd),
	.combout(\arithmetic_logic_unit|Mux4~31_combout ),
	.cout());
// synopsys translate_off
defparam \arithmetic_logic_unit|Mux4~31 .lut_mask = 16'hBCB0;
defparam \arithmetic_logic_unit|Mux4~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y27_N18
cycloneive_lcell_comb \arithmetic_logic_unit|Mux4~32 (
// Equation(s):
// \arithmetic_logic_unit|Mux4~32_combout  = (!\ctrl_unit|alu_op [5] & ((\arithmetic_logic_unit|Mux4~25_combout ) # ((!\ctrl_unit|alu_op [4] & \arithmetic_logic_unit|Mux4~31_combout ))))

	.dataa(\ctrl_unit|alu_op [4]),
	.datab(\ctrl_unit|alu_op [5]),
	.datac(\arithmetic_logic_unit|Mux4~25_combout ),
	.datad(\arithmetic_logic_unit|Mux4~31_combout ),
	.cin(gnd),
	.combout(\arithmetic_logic_unit|Mux4~32_combout ),
	.cout());
// synopsys translate_off
defparam \arithmetic_logic_unit|Mux4~32 .lut_mask = 16'h3130;
defparam \arithmetic_logic_unit|Mux4~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y27_N24
cycloneive_lcell_comb \arithmetic_logic_unit|Mux11~2 (
// Equation(s):
// \arithmetic_logic_unit|Mux11~2_combout  = (!\ctrl_unit|alu_op [5] & (((!\ctrl_unit|alu_op [3]) # (!\ctrl_unit|alu_op [2])) # (!\ctrl_unit|alu_op [4])))

	.dataa(\ctrl_unit|alu_op [4]),
	.datab(\ctrl_unit|alu_op [5]),
	.datac(\ctrl_unit|alu_op [2]),
	.datad(\ctrl_unit|alu_op [3]),
	.cin(gnd),
	.combout(\arithmetic_logic_unit|Mux11~2_combout ),
	.cout());
// synopsys translate_off
defparam \arithmetic_logic_unit|Mux11~2 .lut_mask = 16'h1333;
defparam \arithmetic_logic_unit|Mux11~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y27_N19
dffeas \arithmetic_logic_unit|Reg3[15] (
	.clk(\ctrl_unit|enables[15]~clkctrl_outclk ),
	.d(\arithmetic_logic_unit|Mux4~32_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\arithmetic_logic_unit|Mux11~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\arithmetic_logic_unit|Reg3 [15]),
	.prn(vcc));
// synopsys translate_off
defparam \arithmetic_logic_unit|Reg3[15] .is_wysiwyg = "true";
defparam \arithmetic_logic_unit|Reg3[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y27_N14
cycloneive_lcell_comb \arithmetic_logic_unit|Mux3~6 (
// Equation(s):
// \arithmetic_logic_unit|Mux3~6_combout  = (\s_bus[15]~176_combout  & ((\Mux32~9_combout ) # (!\arithmetic_logic_unit|Reg3 [15]))) # (!\s_bus[15]~176_combout  & (\Mux32~9_combout  & !\arithmetic_logic_unit|Reg3 [15]))

	.dataa(gnd),
	.datab(\s_bus[15]~176_combout ),
	.datac(\Mux32~9_combout ),
	.datad(\arithmetic_logic_unit|Reg3 [15]),
	.cin(gnd),
	.combout(\arithmetic_logic_unit|Mux3~6_combout ),
	.cout());
// synopsys translate_off
defparam \arithmetic_logic_unit|Mux3~6 .lut_mask = 16'hC0FC;
defparam \arithmetic_logic_unit|Mux3~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y27_N28
cycloneive_lcell_comb \arithmetic_logic_unit|Mux3~8 (
// Equation(s):
// \arithmetic_logic_unit|Mux3~8_combout  = (\ctrl_unit|alu_op [3] & (\ctrl_unit|alu_op [0])) # (!\ctrl_unit|alu_op [3] & ((\ctrl_unit|alu_op [0] & ((\arithmetic_logic_unit|Mux3~7_combout ))) # (!\ctrl_unit|alu_op [0] & (\arithmetic_logic_unit|Mux3~6_combout 
// ))))

	.dataa(\ctrl_unit|alu_op [3]),
	.datab(\ctrl_unit|alu_op [0]),
	.datac(\arithmetic_logic_unit|Mux3~6_combout ),
	.datad(\arithmetic_logic_unit|Mux3~7_combout ),
	.cin(gnd),
	.combout(\arithmetic_logic_unit|Mux3~8_combout ),
	.cout());
// synopsys translate_off
defparam \arithmetic_logic_unit|Mux3~8 .lut_mask = 16'hDC98;
defparam \arithmetic_logic_unit|Mux3~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y27_N4
cycloneive_lcell_comb \arithmetic_logic_unit|Mux3~9 (
// Equation(s):
// \arithmetic_logic_unit|Mux3~9_combout  = (\ctrl_unit|alu_op [3] & (((\arithmetic_logic_unit|Mux3~8_combout )))) # (!\ctrl_unit|alu_op [3] & ((\ctrl_unit|psw_update~q  & ((\arithmetic_logic_unit|Mux3~8_combout ))) # (!\ctrl_unit|psw_update~q  & 
// (\arithmetic_logic_unit|PSW_o [0]))))

	.dataa(\ctrl_unit|alu_op [3]),
	.datab(\arithmetic_logic_unit|PSW_o [0]),
	.datac(\ctrl_unit|psw_update~q ),
	.datad(\arithmetic_logic_unit|Mux3~8_combout ),
	.cin(gnd),
	.combout(\arithmetic_logic_unit|Mux3~9_combout ),
	.cout());
// synopsys translate_off
defparam \arithmetic_logic_unit|Mux3~9 .lut_mask = 16'hFE04;
defparam \arithmetic_logic_unit|Mux3~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y27_N6
cycloneive_lcell_comb \arithmetic_logic_unit|PSW_o~1 (
// Equation(s):
// \arithmetic_logic_unit|PSW_o~1_combout  = (\ctrl_unit|psw_update~q  & ((\Mux32~9_combout  & ((\s_bus[15]~176_combout ) # (!\arithmetic_logic_unit|Reg3 [15]))) # (!\Mux32~9_combout  & (\s_bus[15]~176_combout  & !\arithmetic_logic_unit|Reg3 [15]))))

	.dataa(\Mux32~9_combout ),
	.datab(\s_bus[15]~176_combout ),
	.datac(\ctrl_unit|psw_update~q ),
	.datad(\arithmetic_logic_unit|Reg3 [15]),
	.cin(gnd),
	.combout(\arithmetic_logic_unit|PSW_o~1_combout ),
	.cout());
// synopsys translate_off
defparam \arithmetic_logic_unit|PSW_o~1 .lut_mask = 16'h80E0;
defparam \arithmetic_logic_unit|PSW_o~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y27_N8
cycloneive_lcell_comb \arithmetic_logic_unit|PSW_o~2 (
// Equation(s):
// \arithmetic_logic_unit|PSW_o~2_combout  = (\arithmetic_logic_unit|PSW_o~1_combout ) # ((\arithmetic_logic_unit|PSW_o [0] & !\ctrl_unit|psw_update~q ))

	.dataa(gnd),
	.datab(\arithmetic_logic_unit|PSW_o [0]),
	.datac(\ctrl_unit|psw_update~q ),
	.datad(\arithmetic_logic_unit|PSW_o~1_combout ),
	.cin(gnd),
	.combout(\arithmetic_logic_unit|PSW_o~2_combout ),
	.cout());
// synopsys translate_off
defparam \arithmetic_logic_unit|PSW_o~2 .lut_mask = 16'hFF0C;
defparam \arithmetic_logic_unit|PSW_o~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y27_N2
cycloneive_lcell_comb \arithmetic_logic_unit|Reg3~74 (
// Equation(s):
// \arithmetic_logic_unit|Reg3~74_combout  = (!\arithmetic_logic_unit|Add6~8_combout  & (!\arithmetic_logic_unit|Add6~10_combout  & !\arithmetic_logic_unit|LessThan0~0_combout ))

	.dataa(gnd),
	.datab(\arithmetic_logic_unit|Add6~8_combout ),
	.datac(\arithmetic_logic_unit|Add6~10_combout ),
	.datad(\arithmetic_logic_unit|LessThan0~0_combout ),
	.cin(gnd),
	.combout(\arithmetic_logic_unit|Reg3~74_combout ),
	.cout());
// synopsys translate_off
defparam \arithmetic_logic_unit|Reg3~74 .lut_mask = 16'h0003;
defparam \arithmetic_logic_unit|Reg3~74 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y27_N28
cycloneive_lcell_comb \arithmetic_logic_unit|Reg3~75 (
// Equation(s):
// \arithmetic_logic_unit|Reg3~75_combout  = (\arithmetic_logic_unit|LessThan2~0_combout ) # ((!\arithmetic_logic_unit|Add6~14_combout  & (!\arithmetic_logic_unit|Add6~12_combout  & \arithmetic_logic_unit|Reg3~74_combout )))

	.dataa(\arithmetic_logic_unit|Add6~14_combout ),
	.datab(\arithmetic_logic_unit|LessThan2~0_combout ),
	.datac(\arithmetic_logic_unit|Add6~12_combout ),
	.datad(\arithmetic_logic_unit|Reg3~74_combout ),
	.cin(gnd),
	.combout(\arithmetic_logic_unit|Reg3~75_combout ),
	.cout());
// synopsys translate_off
defparam \arithmetic_logic_unit|Reg3~75 .lut_mask = 16'hCDCC;
defparam \arithmetic_logic_unit|Reg3~75 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y27_N10
cycloneive_lcell_comb \arithmetic_logic_unit|Mux3~5 (
// Equation(s):
// \arithmetic_logic_unit|Mux3~5_combout  = (\ctrl_unit|alu_op [1] & (((\arithmetic_logic_unit|PSW_o~2_combout )))) # (!\ctrl_unit|alu_op [1] & ((\arithmetic_logic_unit|Reg3[10]~50_combout ) # ((!\arithmetic_logic_unit|Reg3~75_combout ))))

	.dataa(\arithmetic_logic_unit|Reg3[10]~50_combout ),
	.datab(\ctrl_unit|alu_op [1]),
	.datac(\arithmetic_logic_unit|PSW_o~2_combout ),
	.datad(\arithmetic_logic_unit|Reg3~75_combout ),
	.cin(gnd),
	.combout(\arithmetic_logic_unit|Mux3~5_combout ),
	.cout());
// synopsys translate_off
defparam \arithmetic_logic_unit|Mux3~5 .lut_mask = 16'hE2F3;
defparam \arithmetic_logic_unit|Mux3~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y27_N24
cycloneive_lcell_comb \arithmetic_logic_unit|Mux3~11 (
// Equation(s):
// \arithmetic_logic_unit|Mux3~11_combout  = (\ctrl_unit|alu_op [2] & (\arithmetic_logic_unit|PSW_o [0])) # (!\ctrl_unit|alu_op [2] & ((\arithmetic_logic_unit|Mux3~5_combout ) # ((\arithmetic_logic_unit|PSW_o [0] & !\ctrl_unit|alu_op [1]))))

	.dataa(\ctrl_unit|alu_op [2]),
	.datab(\arithmetic_logic_unit|PSW_o [0]),
	.datac(\ctrl_unit|alu_op [1]),
	.datad(\arithmetic_logic_unit|Mux3~5_combout ),
	.cin(gnd),
	.combout(\arithmetic_logic_unit|Mux3~11_combout ),
	.cout());
// synopsys translate_off
defparam \arithmetic_logic_unit|Mux3~11 .lut_mask = 16'hDD8C;
defparam \arithmetic_logic_unit|Mux3~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y27_N14
cycloneive_lcell_comb \arithmetic_logic_unit|Mux3~10 (
// Equation(s):
// \arithmetic_logic_unit|Mux3~10_combout  = (\ctrl_unit|alu_op [3] & ((\arithmetic_logic_unit|Mux3~9_combout  & (\arithmetic_logic_unit|Mux3~13_combout )) # (!\arithmetic_logic_unit|Mux3~9_combout  & ((\arithmetic_logic_unit|Mux3~11_combout ))))) # 
// (!\ctrl_unit|alu_op [3] & (((\arithmetic_logic_unit|Mux3~9_combout ))))

	.dataa(\arithmetic_logic_unit|Mux3~13_combout ),
	.datab(\ctrl_unit|alu_op [3]),
	.datac(\arithmetic_logic_unit|Mux3~9_combout ),
	.datad(\arithmetic_logic_unit|Mux3~11_combout ),
	.cin(gnd),
	.combout(\arithmetic_logic_unit|Mux3~10_combout ),
	.cout());
// synopsys translate_off
defparam \arithmetic_logic_unit|Mux3~10 .lut_mask = 16'hBCB0;
defparam \arithmetic_logic_unit|Mux3~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y27_N1
dffeas \arithmetic_logic_unit|PSW_o[0] (
	.clk(\ctrl_unit|enables[15]~clkctrl_outclk ),
	.d(\arithmetic_logic_unit|PSW_o[0]~feeder_combout ),
	.asdata(\arithmetic_logic_unit|Mux3~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\ctrl_unit|alu_op [4]),
	.ena(!\ctrl_unit|alu_op [5]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\arithmetic_logic_unit|PSW_o [0]),
	.prn(vcc));
// synopsys translate_off
defparam \arithmetic_logic_unit|PSW_o[0] .is_wysiwyg = "true";
defparam \arithmetic_logic_unit|PSW_o[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y27_N2
cycloneive_lcell_comb \psw_in[0]~feeder (
// Equation(s):
// \psw_in[0]~feeder_combout  = \arithmetic_logic_unit|PSW_o [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(\arithmetic_logic_unit|PSW_o [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\psw_in[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \psw_in[0]~feeder .lut_mask = 16'hF0F0;
defparam \psw_in[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y27_N3
dffeas \psw_in[0] (
	.clk(\Clock~clkctrl_outclk ),
	.d(\psw_in[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(psw_in[0]),
	.prn(vcc));
// synopsys translate_off
defparam \psw_in[0] .is_wysiwyg = "true";
defparam \psw_in[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y23_N0
cycloneive_lcell_comb \ctrl_unit|Selector22~0 (
// Equation(s):
// \ctrl_unit|Selector22~0_combout  = (!\ID|OP [5] & (\ID|OP [2] & \ID|OP [4]))

	.dataa(\ID|OP [5]),
	.datab(gnd),
	.datac(\ID|OP [2]),
	.datad(\ID|OP [4]),
	.cin(gnd),
	.combout(\ctrl_unit|Selector22~0_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|Selector22~0 .lut_mask = 16'h5000;
defparam \ctrl_unit|Selector22~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y23_N28
cycloneive_lcell_comb \ctrl_unit|psw[1]~10 (
// Equation(s):
// \ctrl_unit|psw[1]~10_combout  = (\ctrl_unit|Selector22~0_combout  & (\ID|OP [3] & (\ID|OP [0] $ (\ID|OP [1]))))

	.dataa(\ID|OP [0]),
	.datab(\ctrl_unit|Selector22~0_combout ),
	.datac(\ID|OP [3]),
	.datad(\ID|OP [1]),
	.cin(gnd),
	.combout(\ctrl_unit|psw[1]~10_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|psw[1]~10 .lut_mask = 16'h4080;
defparam \ctrl_unit|psw[1]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y27_N26
cycloneive_lcell_comb \ctrl_unit|psw[1]~9 (
// Equation(s):
// \ctrl_unit|psw[1]~9_combout  = ((!\ctrl_unit|cpucycle [0]) # (!\ctrl_unit|psw[1]~10_combout )) # (!\ctrl_unit|ctrl_reg_bus~3_combout )

	.dataa(\ctrl_unit|ctrl_reg_bus~3_combout ),
	.datab(gnd),
	.datac(\ctrl_unit|psw[1]~10_combout ),
	.datad(\ctrl_unit|cpucycle [0]),
	.cin(gnd),
	.combout(\ctrl_unit|psw[1]~9_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|psw[1]~9 .lut_mask = 16'h5FFF;
defparam \ctrl_unit|psw[1]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y27_N7
dffeas \ctrl_unit|psw[0] (
	.clk(\Clock~clkctrl_outclk ),
	.d(\ctrl_unit|psw[0]~feeder_combout ),
	.asdata(psw_in[0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\ctrl_unit|psw[1]~9_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ctrl_unit|psw [0]),
	.prn(vcc));
// synopsys translate_off
defparam \ctrl_unit|psw[0] .is_wysiwyg = "true";
defparam \ctrl_unit|psw[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y25_N16
cycloneive_lcell_comb \arithmetic_logic_unit|Add5~0 (
// Equation(s):
// \arithmetic_logic_unit|Add5~0_combout  = (\ctrl_unit|psw [0] & ((\arithmetic_logic_unit|Add12~0_combout ) # (GND))) # (!\ctrl_unit|psw [0] & (\arithmetic_logic_unit|Add12~0_combout  $ (VCC)))
// \arithmetic_logic_unit|Add5~1  = CARRY((\ctrl_unit|psw [0]) # (\arithmetic_logic_unit|Add12~0_combout ))

	.dataa(\ctrl_unit|psw [0]),
	.datab(\arithmetic_logic_unit|Add12~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\arithmetic_logic_unit|Add5~0_combout ),
	.cout(\arithmetic_logic_unit|Add5~1 ));
// synopsys translate_off
defparam \arithmetic_logic_unit|Add5~0 .lut_mask = 16'h99EE;
defparam \arithmetic_logic_unit|Add5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y25_N18
cycloneive_lcell_comb \arithmetic_logic_unit|Add5~2 (
// Equation(s):
// \arithmetic_logic_unit|Add5~2_combout  = (\arithmetic_logic_unit|Add12~2_combout  & (!\arithmetic_logic_unit|Add5~1 )) # (!\arithmetic_logic_unit|Add12~2_combout  & ((\arithmetic_logic_unit|Add5~1 ) # (GND)))
// \arithmetic_logic_unit|Add5~3  = CARRY((!\arithmetic_logic_unit|Add5~1 ) # (!\arithmetic_logic_unit|Add12~2_combout ))

	.dataa(gnd),
	.datab(\arithmetic_logic_unit|Add12~2_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\arithmetic_logic_unit|Add5~1 ),
	.combout(\arithmetic_logic_unit|Add5~2_combout ),
	.cout(\arithmetic_logic_unit|Add5~3 ));
// synopsys translate_off
defparam \arithmetic_logic_unit|Add5~2 .lut_mask = 16'h3C3F;
defparam \arithmetic_logic_unit|Add5~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X77_Y25_N20
cycloneive_lcell_comb \arithmetic_logic_unit|Add5~4 (
// Equation(s):
// \arithmetic_logic_unit|Add5~4_combout  = (\arithmetic_logic_unit|Add12~4_combout  & (\arithmetic_logic_unit|Add5~3  $ (GND))) # (!\arithmetic_logic_unit|Add12~4_combout  & (!\arithmetic_logic_unit|Add5~3  & VCC))
// \arithmetic_logic_unit|Add5~5  = CARRY((\arithmetic_logic_unit|Add12~4_combout  & !\arithmetic_logic_unit|Add5~3 ))

	.dataa(gnd),
	.datab(\arithmetic_logic_unit|Add12~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\arithmetic_logic_unit|Add5~3 ),
	.combout(\arithmetic_logic_unit|Add5~4_combout ),
	.cout(\arithmetic_logic_unit|Add5~5 ));
// synopsys translate_off
defparam \arithmetic_logic_unit|Add5~4 .lut_mask = 16'hC30C;
defparam \arithmetic_logic_unit|Add5~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X77_Y25_N24
cycloneive_lcell_comb \arithmetic_logic_unit|Add5~8 (
// Equation(s):
// \arithmetic_logic_unit|Add5~8_combout  = (\arithmetic_logic_unit|Add12~8_combout  & (\arithmetic_logic_unit|Add5~7  $ (GND))) # (!\arithmetic_logic_unit|Add12~8_combout  & (!\arithmetic_logic_unit|Add5~7  & VCC))
// \arithmetic_logic_unit|Add5~9  = CARRY((\arithmetic_logic_unit|Add12~8_combout  & !\arithmetic_logic_unit|Add5~7 ))

	.dataa(gnd),
	.datab(\arithmetic_logic_unit|Add12~8_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\arithmetic_logic_unit|Add5~7 ),
	.combout(\arithmetic_logic_unit|Add5~8_combout ),
	.cout(\arithmetic_logic_unit|Add5~9 ));
// synopsys translate_off
defparam \arithmetic_logic_unit|Add5~8 .lut_mask = 16'hC30C;
defparam \arithmetic_logic_unit|Add5~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X81_Y25_N6
cycloneive_lcell_comb \arithmetic_logic_unit|Reg3[4]~37 (
// Equation(s):
// \arithmetic_logic_unit|Reg3[4]~37_combout  = (\ctrl_unit|alu_op [3]) # ((\ctrl_unit|alu_op [2] & \ctrl_unit|alu_op [0]))

	.dataa(gnd),
	.datab(\ctrl_unit|alu_op [2]),
	.datac(\ctrl_unit|alu_op [0]),
	.datad(\ctrl_unit|alu_op [3]),
	.cin(gnd),
	.combout(\arithmetic_logic_unit|Reg3[4]~37_combout ),
	.cout());
// synopsys translate_off
defparam \arithmetic_logic_unit|Reg3[4]~37 .lut_mask = 16'hFFC0;
defparam \arithmetic_logic_unit|Reg3[4]~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y25_N8
cycloneive_lcell_comb \arithmetic_logic_unit|Reg3[4]~36 (
// Equation(s):
// \arithmetic_logic_unit|Reg3[4]~36_combout  = \ctrl_unit|alu_op [3] $ (\ctrl_unit|alu_op [2])

	.dataa(gnd),
	.datab(\ctrl_unit|alu_op [3]),
	.datac(\ctrl_unit|alu_op [2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\arithmetic_logic_unit|Reg3[4]~36_combout ),
	.cout());
// synopsys translate_off
defparam \arithmetic_logic_unit|Reg3[4]~36 .lut_mask = 16'h3C3C;
defparam \arithmetic_logic_unit|Reg3[4]~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y25_N8
cycloneive_lcell_comb \arithmetic_logic_unit|Reg3~35 (
// Equation(s):
// \arithmetic_logic_unit|Reg3~35_combout  = \Mux43~9_combout  $ (\s_bus[4]~54_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Mux43~9_combout ),
	.datad(\s_bus[4]~54_combout ),
	.cin(gnd),
	.combout(\arithmetic_logic_unit|Reg3~35_combout ),
	.cout());
// synopsys translate_off
defparam \arithmetic_logic_unit|Reg3~35 .lut_mask = 16'h0FF0;
defparam \arithmetic_logic_unit|Reg3~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y25_N24
cycloneive_lcell_comb \arithmetic_logic_unit|Add2~8 (
// Equation(s):
// \arithmetic_logic_unit|Add2~8_combout  = ((\s_bus[4]~54_combout  $ (\Mux43~9_combout  $ (!\arithmetic_logic_unit|Add2~7 )))) # (GND)
// \arithmetic_logic_unit|Add2~9  = CARRY((\s_bus[4]~54_combout  & ((\Mux43~9_combout ) # (!\arithmetic_logic_unit|Add2~7 ))) # (!\s_bus[4]~54_combout  & (\Mux43~9_combout  & !\arithmetic_logic_unit|Add2~7 )))

	.dataa(\s_bus[4]~54_combout ),
	.datab(\Mux43~9_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\arithmetic_logic_unit|Add2~7 ),
	.combout(\arithmetic_logic_unit|Add2~8_combout ),
	.cout(\arithmetic_logic_unit|Add2~9 ));
// synopsys translate_off
defparam \arithmetic_logic_unit|Add2~8 .lut_mask = 16'h698E;
defparam \arithmetic_logic_unit|Add2~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X80_Y25_N30
cycloneive_lcell_comb \arithmetic_logic_unit|Mux15~5 (
// Equation(s):
// \arithmetic_logic_unit|Mux15~5_combout  = (\ctrl_unit|alu_op [1] & ((\ctrl_unit|alu_op [0]) # ((\arithmetic_logic_unit|Add1~8_combout )))) # (!\ctrl_unit|alu_op [1] & (!\ctrl_unit|alu_op [0] & (\arithmetic_logic_unit|Add0~0_combout )))

	.dataa(\ctrl_unit|alu_op [1]),
	.datab(\ctrl_unit|alu_op [0]),
	.datac(\arithmetic_logic_unit|Add0~0_combout ),
	.datad(\arithmetic_logic_unit|Add1~8_combout ),
	.cin(gnd),
	.combout(\arithmetic_logic_unit|Mux15~5_combout ),
	.cout());
// synopsys translate_off
defparam \arithmetic_logic_unit|Mux15~5 .lut_mask = 16'hBA98;
defparam \arithmetic_logic_unit|Mux15~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y25_N8
cycloneive_lcell_comb \arithmetic_logic_unit|Add3~8 (
// Equation(s):
// \arithmetic_logic_unit|Add3~8_combout  = (\arithmetic_logic_unit|Add2~8_combout  & (\arithmetic_logic_unit|Add3~7  $ (GND))) # (!\arithmetic_logic_unit|Add2~8_combout  & (!\arithmetic_logic_unit|Add3~7  & VCC))
// \arithmetic_logic_unit|Add3~9  = CARRY((\arithmetic_logic_unit|Add2~8_combout  & !\arithmetic_logic_unit|Add3~7 ))

	.dataa(gnd),
	.datab(\arithmetic_logic_unit|Add2~8_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\arithmetic_logic_unit|Add3~7 ),
	.combout(\arithmetic_logic_unit|Add3~8_combout ),
	.cout(\arithmetic_logic_unit|Add3~9 ));
// synopsys translate_off
defparam \arithmetic_logic_unit|Add3~8 .lut_mask = 16'hC30C;
defparam \arithmetic_logic_unit|Add3~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X80_Y25_N24
cycloneive_lcell_comb \arithmetic_logic_unit|Mux15~6 (
// Equation(s):
// \arithmetic_logic_unit|Mux15~6_combout  = (\ctrl_unit|alu_op [0] & ((\arithmetic_logic_unit|Mux15~5_combout  & ((\arithmetic_logic_unit|Add3~8_combout ))) # (!\arithmetic_logic_unit|Mux15~5_combout  & (\arithmetic_logic_unit|Add2~8_combout )))) # 
// (!\ctrl_unit|alu_op [0] & (((\arithmetic_logic_unit|Mux15~5_combout ))))

	.dataa(\ctrl_unit|alu_op [0]),
	.datab(\arithmetic_logic_unit|Add2~8_combout ),
	.datac(\arithmetic_logic_unit|Mux15~5_combout ),
	.datad(\arithmetic_logic_unit|Add3~8_combout ),
	.cin(gnd),
	.combout(\arithmetic_logic_unit|Mux15~6_combout ),
	.cout());
// synopsys translate_off
defparam \arithmetic_logic_unit|Mux15~6 .lut_mask = 16'hF858;
defparam \arithmetic_logic_unit|Mux15~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y25_N26
cycloneive_lcell_comb \arithmetic_logic_unit|Mux15~7 (
// Equation(s):
// \arithmetic_logic_unit|Mux15~7_combout  = (\arithmetic_logic_unit|Reg3[4]~37_combout  & (!\arithmetic_logic_unit|Reg3[4]~36_combout  & (\arithmetic_logic_unit|Reg3~35_combout ))) # (!\arithmetic_logic_unit|Reg3[4]~37_combout  & 
// ((\arithmetic_logic_unit|Reg3[4]~36_combout ) # ((\arithmetic_logic_unit|Mux15~6_combout ))))

	.dataa(\arithmetic_logic_unit|Reg3[4]~37_combout ),
	.datab(\arithmetic_logic_unit|Reg3[4]~36_combout ),
	.datac(\arithmetic_logic_unit|Reg3~35_combout ),
	.datad(\arithmetic_logic_unit|Mux15~6_combout ),
	.cin(gnd),
	.combout(\arithmetic_logic_unit|Mux15~7_combout ),
	.cout());
// synopsys translate_off
defparam \arithmetic_logic_unit|Mux15~7 .lut_mask = 16'h7564;
defparam \arithmetic_logic_unit|Mux15~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y25_N0
cycloneive_lcell_comb \arithmetic_logic_unit|Mux15~8 (
// Equation(s):
// \arithmetic_logic_unit|Mux15~8_combout  = (\arithmetic_logic_unit|Reg3[10]~34_combout  & ((\arithmetic_logic_unit|Mux15~7_combout  & ((\arithmetic_logic_unit|Add4~8_combout ))) # (!\arithmetic_logic_unit|Mux15~7_combout  & 
// (\arithmetic_logic_unit|Add5~8_combout )))) # (!\arithmetic_logic_unit|Reg3[10]~34_combout  & (((\arithmetic_logic_unit|Mux15~7_combout ))))

	.dataa(\arithmetic_logic_unit|Add5~8_combout ),
	.datab(\arithmetic_logic_unit|Reg3[10]~34_combout ),
	.datac(\arithmetic_logic_unit|Mux15~7_combout ),
	.datad(\arithmetic_logic_unit|Add4~8_combout ),
	.cin(gnd),
	.combout(\arithmetic_logic_unit|Mux15~8_combout ),
	.cout());
// synopsys translate_off
defparam \arithmetic_logic_unit|Mux15~8 .lut_mask = 16'hF838;
defparam \arithmetic_logic_unit|Mux15~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y25_N10
cycloneive_lcell_comb \arithmetic_logic_unit|Mux15~9 (
// Equation(s):
// \arithmetic_logic_unit|Mux15~9_combout  = (\arithmetic_logic_unit|Reg3[2]~22_combout  & ((\arithmetic_logic_unit|Reg3[4]~33_combout ) # ((\arithmetic_logic_unit|Mux15~8_combout )))) # (!\arithmetic_logic_unit|Reg3[2]~22_combout  & 
// (!\arithmetic_logic_unit|Reg3[4]~33_combout  & (\arithmetic_logic_unit|Add12~8_combout )))

	.dataa(\arithmetic_logic_unit|Reg3[2]~22_combout ),
	.datab(\arithmetic_logic_unit|Reg3[4]~33_combout ),
	.datac(\arithmetic_logic_unit|Add12~8_combout ),
	.datad(\arithmetic_logic_unit|Mux15~8_combout ),
	.cin(gnd),
	.combout(\arithmetic_logic_unit|Mux15~9_combout ),
	.cout());
// synopsys translate_off
defparam \arithmetic_logic_unit|Mux15~9 .lut_mask = 16'hBA98;
defparam \arithmetic_logic_unit|Mux15~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y25_N22
cycloneive_lcell_comb \arithmetic_logic_unit|Mux15~10 (
// Equation(s):
// \arithmetic_logic_unit|Mux15~10_combout  = (\arithmetic_logic_unit|Reg3[4]~33_combout  & ((\arithmetic_logic_unit|Mux15~9_combout  & ((\arithmetic_logic_unit|Reg3~38_combout ))) # (!\arithmetic_logic_unit|Mux15~9_combout  & 
// (\arithmetic_logic_unit|Add11~8_combout )))) # (!\arithmetic_logic_unit|Reg3[4]~33_combout  & (((\arithmetic_logic_unit|Mux15~9_combout ))))

	.dataa(\arithmetic_logic_unit|Add11~8_combout ),
	.datab(\arithmetic_logic_unit|Reg3[4]~33_combout ),
	.datac(\arithmetic_logic_unit|Reg3~38_combout ),
	.datad(\arithmetic_logic_unit|Mux15~9_combout ),
	.cin(gnd),
	.combout(\arithmetic_logic_unit|Mux15~10_combout ),
	.cout());
// synopsys translate_off
defparam \arithmetic_logic_unit|Mux15~10 .lut_mask = 16'hF388;
defparam \arithmetic_logic_unit|Mux15~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y24_N10
cycloneive_lcell_comb \arithmetic_logic_unit|Reg3~32 (
// Equation(s):
// \arithmetic_logic_unit|Reg3~32_combout  = ((\arithmetic_logic_unit|LessThan4~0_combout ) # ((\Mux47~9_combout ) # (\Mux46~9_combout ))) # (!\Mux45~9_combout )

	.dataa(\Mux45~9_combout ),
	.datab(\arithmetic_logic_unit|LessThan4~0_combout ),
	.datac(\Mux47~9_combout ),
	.datad(\Mux46~9_combout ),
	.cin(gnd),
	.combout(\arithmetic_logic_unit|Reg3~32_combout ),
	.cout());
// synopsys translate_off
defparam \arithmetic_logic_unit|Reg3~32 .lut_mask = 16'hFFFD;
defparam \arithmetic_logic_unit|Reg3~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y24_N6
cycloneive_lcell_comb \arithmetic_logic_unit|Mux15~0 (
// Equation(s):
// \arithmetic_logic_unit|Mux15~0_combout  = (\Mux45~9_combout  & (!\Mux46~9_combout  & !\Mux47~9_combout ))

	.dataa(gnd),
	.datab(\Mux45~9_combout ),
	.datac(\Mux46~9_combout ),
	.datad(\Mux47~9_combout ),
	.cin(gnd),
	.combout(\arithmetic_logic_unit|Mux15~0_combout ),
	.cout());
// synopsys translate_off
defparam \arithmetic_logic_unit|Mux15~0 .lut_mask = 16'h000C;
defparam \arithmetic_logic_unit|Mux15~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y24_N20
cycloneive_lcell_comb \arithmetic_logic_unit|Mux15~1 (
// Equation(s):
// \arithmetic_logic_unit|Mux15~1_combout  = (!\arithmetic_logic_unit|LessThan4~0_combout  & (\arithmetic_logic_unit|Mux15~0_combout  & ((\arithmetic_logic_unit|Reg3[10]~14_combout ) # (!\ctrl_unit|alu_op [1]))))

	.dataa(\ctrl_unit|alu_op [1]),
	.datab(\arithmetic_logic_unit|Reg3[10]~14_combout ),
	.datac(\arithmetic_logic_unit|LessThan4~0_combout ),
	.datad(\arithmetic_logic_unit|Mux15~0_combout ),
	.cin(gnd),
	.combout(\arithmetic_logic_unit|Mux15~1_combout ),
	.cout());
// synopsys translate_off
defparam \arithmetic_logic_unit|Mux15~1 .lut_mask = 16'h0D00;
defparam \arithmetic_logic_unit|Mux15~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y24_N18
cycloneive_lcell_comb \arithmetic_logic_unit|Mux15~2 (
// Equation(s):
// \arithmetic_logic_unit|Mux15~2_combout  = (\arithmetic_logic_unit|Mux15~1_combout  & (((\ctrl_unit|alu_op [1])))) # (!\arithmetic_logic_unit|Mux15~1_combout  & ((\arithmetic_logic_unit|Reg3[2]~28_combout  & ((\ctrl_unit|alu_op [1]))) # 
// (!\arithmetic_logic_unit|Reg3[2]~28_combout  & (\s_bus[4]~54_combout ))))

	.dataa(\s_bus[4]~54_combout ),
	.datab(\arithmetic_logic_unit|Mux15~1_combout ),
	.datac(\ctrl_unit|alu_op [1]),
	.datad(\arithmetic_logic_unit|Reg3[2]~28_combout ),
	.cin(gnd),
	.combout(\arithmetic_logic_unit|Mux15~2_combout ),
	.cout());
// synopsys translate_off
defparam \arithmetic_logic_unit|Mux15~2 .lut_mask = 16'hF0E2;
defparam \arithmetic_logic_unit|Mux15~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y24_N24
cycloneive_lcell_comb \arithmetic_logic_unit|Mux15~3 (
// Equation(s):
// \arithmetic_logic_unit|Mux15~3_combout  = (\arithmetic_logic_unit|Reg3[2]~28_combout  & ((\s_bus[4]~54_combout ) # ((!\arithmetic_logic_unit|Reg3~32_combout  & \arithmetic_logic_unit|Mux15~2_combout )))) # (!\arithmetic_logic_unit|Reg3[2]~28_combout  & 
// (((\arithmetic_logic_unit|Mux15~2_combout ))))

	.dataa(\arithmetic_logic_unit|Reg3~32_combout ),
	.datab(\arithmetic_logic_unit|Mux15~2_combout ),
	.datac(\s_bus[4]~54_combout ),
	.datad(\arithmetic_logic_unit|Reg3[2]~28_combout ),
	.cin(gnd),
	.combout(\arithmetic_logic_unit|Mux15~3_combout ),
	.cout());
// synopsys translate_off
defparam \arithmetic_logic_unit|Mux15~3 .lut_mask = 16'hF4CC;
defparam \arithmetic_logic_unit|Mux15~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y24_N6
cycloneive_lcell_comb \arithmetic_logic_unit|Mux15~4 (
// Equation(s):
// \arithmetic_logic_unit|Mux15~4_combout  = (\arithmetic_logic_unit|Reg3[12]~26_combout  & ((\arithmetic_logic_unit|Reg3[12]~25_combout  & (\s_bus[5]~65_combout )) # (!\arithmetic_logic_unit|Reg3[12]~25_combout  & ((\arithmetic_logic_unit|Mux15~3_combout 
// ))))) # (!\arithmetic_logic_unit|Reg3[12]~26_combout  & (((!\arithmetic_logic_unit|Reg3[12]~25_combout ))))

	.dataa(\s_bus[5]~65_combout ),
	.datab(\arithmetic_logic_unit|Reg3[12]~26_combout ),
	.datac(\arithmetic_logic_unit|Reg3[12]~25_combout ),
	.datad(\arithmetic_logic_unit|Mux15~3_combout ),
	.cin(gnd),
	.combout(\arithmetic_logic_unit|Mux15~4_combout ),
	.cout());
// synopsys translate_off
defparam \arithmetic_logic_unit|Mux15~4 .lut_mask = 16'h8F83;
defparam \arithmetic_logic_unit|Mux15~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y24_N0
cycloneive_lcell_comb \arithmetic_logic_unit|ShiftLeft0~3 (
// Equation(s):
// \arithmetic_logic_unit|ShiftLeft0~3_combout  = (\Mux45~9_combout  & (!\arithmetic_logic_unit|LessThan4~0_combout  & !\Mux46~9_combout ))

	.dataa(\Mux45~9_combout ),
	.datab(gnd),
	.datac(\arithmetic_logic_unit|LessThan4~0_combout ),
	.datad(\Mux46~9_combout ),
	.cin(gnd),
	.combout(\arithmetic_logic_unit|ShiftLeft0~3_combout ),
	.cout());
// synopsys translate_off
defparam \arithmetic_logic_unit|ShiftLeft0~3 .lut_mask = 16'h000A;
defparam \arithmetic_logic_unit|ShiftLeft0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y24_N12
cycloneive_lcell_comb \arithmetic_logic_unit|Mux15~12 (
// Equation(s):
// \arithmetic_logic_unit|Mux15~12_combout  = (\arithmetic_logic_unit|Reg3[2]~78_combout  & (!\Mux47~9_combout  & (\s_bus[4]~54_combout  & \arithmetic_logic_unit|ShiftLeft0~3_combout ))) # (!\arithmetic_logic_unit|Reg3[2]~78_combout  & 
// (((!\s_bus[4]~54_combout ))))

	.dataa(\Mux47~9_combout ),
	.datab(\arithmetic_logic_unit|Reg3[2]~78_combout ),
	.datac(\s_bus[4]~54_combout ),
	.datad(\arithmetic_logic_unit|ShiftLeft0~3_combout ),
	.cin(gnd),
	.combout(\arithmetic_logic_unit|Mux15~12_combout ),
	.cout());
// synopsys translate_off
defparam \arithmetic_logic_unit|Mux15~12 .lut_mask = 16'h4303;
defparam \arithmetic_logic_unit|Mux15~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y24_N30
cycloneive_lcell_comb \arithmetic_logic_unit|Mux15~13 (
// Equation(s):
// \arithmetic_logic_unit|Mux15~13_combout  = (\arithmetic_logic_unit|Mux15~4_combout  & ((\Mux43~9_combout ) # ((\s_bus[4]~54_combout ) # (\arithmetic_logic_unit|Mux15~12_combout )))) # (!\arithmetic_logic_unit|Mux15~4_combout  & (((\s_bus[4]~54_combout  & 
// \arithmetic_logic_unit|Mux15~12_combout ))))

	.dataa(\arithmetic_logic_unit|Mux15~4_combout ),
	.datab(\Mux43~9_combout ),
	.datac(\s_bus[4]~54_combout ),
	.datad(\arithmetic_logic_unit|Mux15~12_combout ),
	.cin(gnd),
	.combout(\arithmetic_logic_unit|Mux15~13_combout ),
	.cout());
// synopsys translate_off
defparam \arithmetic_logic_unit|Mux15~13 .lut_mask = 16'hFAA8;
defparam \arithmetic_logic_unit|Mux15~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y25_N12
cycloneive_lcell_comb \arithmetic_logic_unit|Mux15~11 (
// Equation(s):
// \arithmetic_logic_unit|Mux15~11_combout  = (\ctrl_unit|alu_op [4] & ((\arithmetic_logic_unit|Mux15~13_combout ))) # (!\ctrl_unit|alu_op [4] & (\arithmetic_logic_unit|Mux15~10_combout ))

	.dataa(\ctrl_unit|alu_op [4]),
	.datab(gnd),
	.datac(\arithmetic_logic_unit|Mux15~10_combout ),
	.datad(\arithmetic_logic_unit|Mux15~13_combout ),
	.cin(gnd),
	.combout(\arithmetic_logic_unit|Mux15~11_combout ),
	.cout());
// synopsys translate_off
defparam \arithmetic_logic_unit|Mux15~11 .lut_mask = 16'hFA50;
defparam \arithmetic_logic_unit|Mux15~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y25_N13
dffeas \arithmetic_logic_unit|Reg3[4] (
	.clk(\ctrl_unit|enables[15]~clkctrl_outclk ),
	.d(\arithmetic_logic_unit|Mux15~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\arithmetic_logic_unit|Reg3[2]~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\arithmetic_logic_unit|Reg3 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \arithmetic_logic_unit|Reg3[4] .is_wysiwyg = "true";
defparam \arithmetic_logic_unit|Reg3[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y29_N12
cycloneive_lcell_comb \arithmetic_logic_unit|result[4]~feeder (
// Equation(s):
// \arithmetic_logic_unit|result[4]~feeder_combout  = \arithmetic_logic_unit|Reg3 [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\arithmetic_logic_unit|Reg3 [4]),
	.cin(gnd),
	.combout(\arithmetic_logic_unit|result[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \arithmetic_logic_unit|result[4]~feeder .lut_mask = 16'hFF00;
defparam \arithmetic_logic_unit|result[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y29_N13
dffeas \arithmetic_logic_unit|result[4] (
	.clk(\ctrl_unit|enables[15]~clkctrl_outclk ),
	.d(\arithmetic_logic_unit|result[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\arithmetic_logic_unit|result [4]),
	.prn(vcc));
// synopsys translate_off
defparam \arithmetic_logic_unit|result[4] .is_wysiwyg = "true";
defparam \arithmetic_logic_unit|result[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y26_N26
cycloneive_lcell_comb \ID|ImByte[4]~feeder (
// Equation(s):
// \ID|ImByte[4]~feeder_combout  = instr_reg[7]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(instr_reg[7]),
	.cin(gnd),
	.combout(\ID|ImByte[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ID|ImByte[4]~feeder .lut_mask = 16'hFF00;
defparam \ID|ImByte[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y26_N27
dffeas \ID|ImByte[4] (
	.clk(\ctrl_unit|enables[14]~clkctrl_outclk ),
	.d(\ID|ImByte[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ID|Decoder4~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ID|ImByte [4]),
	.prn(vcc));
// synopsys translate_off
defparam \ID|ImByte[4] .is_wysiwyg = "true";
defparam \ID|ImByte[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y26_N4
cycloneive_lcell_comb \byte_manipulator|dst_val[2]~0 (
// Equation(s):
// \byte_manipulator|dst_val[2]~0_combout  = (\ctrl_unit|bm_op [0]) # ((\ctrl_unit|bm_op [1]) # (!\ctrl_unit|bm_op [2]))

	.dataa(\ctrl_unit|bm_op [0]),
	.datab(\ctrl_unit|bm_op [1]),
	.datac(gnd),
	.datad(\ctrl_unit|bm_op [2]),
	.cin(gnd),
	.combout(\byte_manipulator|dst_val[2]~0_combout ),
	.cout());
// synopsys translate_off
defparam \byte_manipulator|dst_val[2]~0 .lut_mask = 16'hEEFF;
defparam \byte_manipulator|dst_val[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y26_N9
dffeas \byte_manipulator|dst_val[12] (
	.clk(\ctrl_unit|enables[12]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\ID|ImByte [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\byte_manipulator|dst_val~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\byte_manipulator|dst_val [12]),
	.prn(vcc));
// synopsys translate_off
defparam \byte_manipulator|dst_val[12] .is_wysiwyg = "true";
defparam \byte_manipulator|dst_val[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y26_N6
cycloneive_lcell_comb \byte_manipulator|Mux3~0 (
// Equation(s):
// \byte_manipulator|Mux3~0_combout  = (\byte_manipulator|dst_val[2]~0_combout  & (\ID|ImByte [4])) # (!\byte_manipulator|dst_val[2]~0_combout  & ((\byte_manipulator|dst_val [12])))

	.dataa(\ID|ImByte [4]),
	.datab(gnd),
	.datac(\byte_manipulator|dst_val[2]~0_combout ),
	.datad(\byte_manipulator|dst_val [12]),
	.cin(gnd),
	.combout(\byte_manipulator|Mux3~0_combout ),
	.cout());
// synopsys translate_off
defparam \byte_manipulator|Mux3~0 .lut_mask = 16'hAFA0;
defparam \byte_manipulator|Mux3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y26_N10
cycloneive_lcell_comb \byte_manipulator|dst_val[2]~1 (
// Equation(s):
// \byte_manipulator|dst_val[2]~1_combout  = (\ctrl_unit|bm_op [0] & (!\ctrl_unit|bm_op [1] & !\ctrl_unit|bm_op [2])) # (!\ctrl_unit|bm_op [0] & ((!\ctrl_unit|bm_op [2]) # (!\ctrl_unit|bm_op [1])))

	.dataa(\ctrl_unit|bm_op [0]),
	.datab(gnd),
	.datac(\ctrl_unit|bm_op [1]),
	.datad(\ctrl_unit|bm_op [2]),
	.cin(gnd),
	.combout(\byte_manipulator|dst_val[2]~1_combout ),
	.cout());
// synopsys translate_off
defparam \byte_manipulator|dst_val[2]~1 .lut_mask = 16'h055F;
defparam \byte_manipulator|dst_val[2]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y26_N7
dffeas \byte_manipulator|dst_val[4] (
	.clk(\ctrl_unit|enables[12]~clkctrl_outclk ),
	.d(\byte_manipulator|Mux3~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\byte_manipulator|dst_val[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\byte_manipulator|dst_val [4]),
	.prn(vcc));
// synopsys translate_off
defparam \byte_manipulator|dst_val[4] .is_wysiwyg = "true";
defparam \byte_manipulator|dst_val[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y29_N6
cycloneive_lcell_comb \byte_manipulator|dst_out[4]~feeder (
// Equation(s):
// \byte_manipulator|dst_out[4]~feeder_combout  = \byte_manipulator|dst_val [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\byte_manipulator|dst_val [4]),
	.cin(gnd),
	.combout(\byte_manipulator|dst_out[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \byte_manipulator|dst_out[4]~feeder .lut_mask = 16'hFF00;
defparam \byte_manipulator|dst_out[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y29_N7
dffeas \byte_manipulator|dst_out[4] (
	.clk(\ctrl_unit|enables[12]~clkctrl_outclk ),
	.d(\byte_manipulator|dst_out[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\byte_manipulator|dst_out[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\byte_manipulator|dst_out [4]),
	.prn(vcc));
// synopsys translate_off
defparam \byte_manipulator|dst_out[4] .is_wysiwyg = "true";
defparam \byte_manipulator|dst_out[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y29_N4
cycloneive_lcell_comb \reg_file~14 (
// Equation(s):
// \reg_file~14_combout  = (\reg_file~2_combout  & (((\byte_manipulator|dst_out [4] & \reg_file~1_combout )))) # (!\reg_file~2_combout  & ((\arithmetic_logic_unit|result [4]) # ((!\reg_file~1_combout ))))

	.dataa(\arithmetic_logic_unit|result [4]),
	.datab(\byte_manipulator|dst_out [4]),
	.datac(\reg_file~2_combout ),
	.datad(\reg_file~1_combout ),
	.cin(gnd),
	.combout(\reg_file~14_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file~14 .lut_mask = 16'hCA0F;
defparam \reg_file~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y29_N16
cycloneive_lcell_comb \mdr[4]~12 (
// Equation(s):
// \mdr[4]~12_combout  = (\reg_file~71_combout  & (\instr_reg[4]~10_combout )) # (!\reg_file~71_combout  & ((\arithmetic_logic_unit|result [4])))

	.dataa(\instr_reg[4]~10_combout ),
	.datab(\reg_file~71_combout ),
	.datac(gnd),
	.datad(\arithmetic_logic_unit|result [4]),
	.cin(gnd),
	.combout(\mdr[4]~12_combout ),
	.cout());
// synopsys translate_off
defparam \mdr[4]~12 .lut_mask = 16'hBB88;
defparam \mdr[4]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y28_N18
cycloneive_lcell_comb \ram|memory_rtl_0|auto_generated|address_reg_b[1]~feeder (
// Equation(s):
// \ram|memory_rtl_0|auto_generated|address_reg_b[1]~feeder_combout  = mar[14]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(mar[14]),
	.cin(gnd),
	.combout(\ram|memory_rtl_0|auto_generated|address_reg_b[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram|memory_rtl_0|auto_generated|address_reg_b[1]~feeder .lut_mask = 16'hFF00;
defparam \ram|memory_rtl_0|auto_generated|address_reg_b[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y28_N19
dffeas \ram|memory_rtl_0|auto_generated|address_reg_b[1] (
	.clk(\Clock~clkctrl_outclk ),
	.d(\ram|memory_rtl_0|auto_generated|address_reg_b[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram|memory_rtl_0|auto_generated|address_reg_b [1]),
	.prn(vcc));
// synopsys translate_off
defparam \ram|memory_rtl_0|auto_generated|address_reg_b[1] .is_wysiwyg = "true";
defparam \ram|memory_rtl_0|auto_generated|address_reg_b[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y28_N26
cycloneive_lcell_comb \ram|memory_rtl_0|auto_generated|address_reg_b[0]~feeder (
// Equation(s):
// \ram|memory_rtl_0|auto_generated|address_reg_b[0]~feeder_combout  = mar[13]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(mar[13]),
	.cin(gnd),
	.combout(\ram|memory_rtl_0|auto_generated|address_reg_b[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram|memory_rtl_0|auto_generated|address_reg_b[0]~feeder .lut_mask = 16'hFF00;
defparam \ram|memory_rtl_0|auto_generated|address_reg_b[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y28_N27
dffeas \ram|memory_rtl_0|auto_generated|address_reg_b[0] (
	.clk(\Clock~clkctrl_outclk ),
	.d(\ram|memory_rtl_0|auto_generated|address_reg_b[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram|memory_rtl_0|auto_generated|address_reg_b [0]),
	.prn(vcc));
// synopsys translate_off
defparam \ram|memory_rtl_0|auto_generated|address_reg_b[0] .is_wysiwyg = "true";
defparam \ram|memory_rtl_0|auto_generated|address_reg_b[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y30_N24
cycloneive_lcell_comb \mdr[12]~4 (
// Equation(s):
// \mdr[12]~4_combout  = (\reg_file~71_combout  & ((\instr_reg[12]~7_combout ))) # (!\reg_file~71_combout  & (\arithmetic_logic_unit|result [12]))

	.dataa(\arithmetic_logic_unit|result [12]),
	.datab(\instr_reg[12]~7_combout ),
	.datac(gnd),
	.datad(\reg_file~71_combout ),
	.cin(gnd),
	.combout(\mdr[12]~4_combout ),
	.cout());
// synopsys translate_off
defparam \mdr[12]~4 .lut_mask = 16'hCCAA;
defparam \mdr[12]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y35_N0
cycloneive_ram_block \ram|memory_rtl_0|auto_generated|ram_block1a52 (
	.portawe(\ram|memory_rtl_0|auto_generated|decode2|w_anode894w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\ram|memory_rtl_0|auto_generated|decode3|w_anode894w[3]~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Clock~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({mdr[12]}),
	.portaaddr({\mem_ub_addr[12]~24_combout ,\mem_ub_addr[11]~22_combout ,\mem_ub_addr[10]~20_combout ,\mem_ub_addr[9]~18_combout ,\mem_ub_addr[8]~16_combout ,\mem_ub_addr[7]~14_combout ,\mem_ub_addr[6]~12_combout ,\mem_ub_addr[5]~10_combout ,\mem_ub_addr[4]~8_combout ,
\mem_ub_addr[3]~6_combout ,\mem_ub_addr[2]~4_combout ,\mem_ub_addr[1]~2_combout ,\mem_ub_addr[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({mdr[4]}),
	.portbaddr({mar[12],mar[11],mar[10],mar[9],mar[8],mar[7],mar[6],mar[5],mar[4],mar[3],mar[2],mar[1],mar[0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram|memory_rtl_0|auto_generated|ram_block1a52_PORTADATAOUT_bus ),
	.portbdataout(\ram|memory_rtl_0|auto_generated|ram_block1a52_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \ram|memory_rtl_0|auto_generated|ram_block1a52 .data_interleave_offset_in_bits = 1;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a52 .data_interleave_width_in_bits = 1;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a52 .init_file = "db/xm23_cpu.ram0_memory_e411fb78.hdl.mif";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a52 .init_file_layout = "port_a";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a52 .logical_ram_name = "memory:ram|altsyncram:memory_rtl_0|altsyncram_2s72:auto_generated|ALTSYNCRAM";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a52 .mixed_port_feed_through_mode = "old";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a52 .operation_mode = "bidir_dual_port";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a52 .port_a_address_clear = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a52 .port_a_address_width = 13;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a52 .port_a_byte_enable_clock = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a52 .port_a_data_out_clear = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a52 .port_a_data_out_clock = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a52 .port_a_data_width = 1;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a52 .port_a_first_address = 0;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a52 .port_a_first_bit_number = 4;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a52 .port_a_last_address = 8191;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a52 .port_a_logical_ram_depth = 65536;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a52 .port_a_logical_ram_width = 8;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a52 .port_a_read_during_write_mode = "old_data";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a52 .port_b_address_clear = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a52 .port_b_address_clock = "clock0";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a52 .port_b_address_width = 13;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a52 .port_b_data_in_clock = "clock0";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a52 .port_b_data_out_clear = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a52 .port_b_data_out_clock = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a52 .port_b_data_width = 1;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a52 .port_b_first_address = 0;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a52 .port_b_first_bit_number = 4;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a52 .port_b_last_address = 8191;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a52 .port_b_logical_ram_depth = 65536;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a52 .port_b_logical_ram_width = 8;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a52 .port_b_read_during_write_mode = "old_data";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a52 .port_b_read_enable_clock = "clock0";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a52 .port_b_write_enable_clock = "clock0";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a52 .ram_block_type = "M9K";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a52 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a52 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a52 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a52 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X64_Y38_N0
cycloneive_ram_block \ram|memory_rtl_0|auto_generated|ram_block1a60 (
	.portawe(\ram|memory_rtl_0|auto_generated|decode2|w_anode904w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\ram|memory_rtl_0|auto_generated|decode3|w_anode904w[3]~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Clock~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({mdr[12]}),
	.portaaddr({\mem_ub_addr[12]~24_combout ,\mem_ub_addr[11]~22_combout ,\mem_ub_addr[10]~20_combout ,\mem_ub_addr[9]~18_combout ,\mem_ub_addr[8]~16_combout ,\mem_ub_addr[7]~14_combout ,\mem_ub_addr[6]~12_combout ,\mem_ub_addr[5]~10_combout ,\mem_ub_addr[4]~8_combout ,
\mem_ub_addr[3]~6_combout ,\mem_ub_addr[2]~4_combout ,\mem_ub_addr[1]~2_combout ,\mem_ub_addr[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({mdr[4]}),
	.portbaddr({mar[12],mar[11],mar[10],mar[9],mar[8],mar[7],mar[6],mar[5],mar[4],mar[3],mar[2],mar[1],mar[0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram|memory_rtl_0|auto_generated|ram_block1a60_PORTADATAOUT_bus ),
	.portbdataout(\ram|memory_rtl_0|auto_generated|ram_block1a60_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \ram|memory_rtl_0|auto_generated|ram_block1a60 .data_interleave_offset_in_bits = 1;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a60 .data_interleave_width_in_bits = 1;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a60 .init_file = "db/xm23_cpu.ram0_memory_e411fb78.hdl.mif";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a60 .init_file_layout = "port_a";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a60 .logical_ram_name = "memory:ram|altsyncram:memory_rtl_0|altsyncram_2s72:auto_generated|ALTSYNCRAM";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a60 .mixed_port_feed_through_mode = "old";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a60 .operation_mode = "bidir_dual_port";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a60 .port_a_address_clear = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a60 .port_a_address_width = 13;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a60 .port_a_byte_enable_clock = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a60 .port_a_data_out_clear = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a60 .port_a_data_out_clock = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a60 .port_a_data_width = 1;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a60 .port_a_first_address = 0;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a60 .port_a_first_bit_number = 4;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a60 .port_a_last_address = 8191;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a60 .port_a_logical_ram_depth = 65536;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a60 .port_a_logical_ram_width = 8;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a60 .port_a_read_during_write_mode = "old_data";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a60 .port_b_address_clear = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a60 .port_b_address_clock = "clock0";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a60 .port_b_address_width = 13;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a60 .port_b_data_in_clock = "clock0";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a60 .port_b_data_out_clear = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a60 .port_b_data_out_clock = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a60 .port_b_data_width = 1;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a60 .port_b_first_address = 0;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a60 .port_b_first_bit_number = 4;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a60 .port_b_last_address = 8191;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a60 .port_b_logical_ram_depth = 65536;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a60 .port_b_logical_ram_width = 8;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a60 .port_b_read_during_write_mode = "old_data";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a60 .port_b_read_enable_clock = "clock0";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a60 .port_b_write_enable_clock = "clock0";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a60 .ram_block_type = "M9K";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a60 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a60 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a60 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a60 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X65_Y30_N6
cycloneive_lcell_comb \ram|memory_rtl_0|auto_generated|mux4|result_node[4]~28 (
// Equation(s):
// \ram|memory_rtl_0|auto_generated|mux4|result_node[4]~28_combout  = (\ram|memory_rtl_0|auto_generated|address_reg_a [1] & ((\ram|memory_rtl_0|auto_generated|address_reg_a [0] & ((\ram|memory_rtl_0|auto_generated|ram_block1a60~portadataout ))) # 
// (!\ram|memory_rtl_0|auto_generated|address_reg_a [0] & (\ram|memory_rtl_0|auto_generated|ram_block1a52~portadataout ))))

	.dataa(\ram|memory_rtl_0|auto_generated|address_reg_a [1]),
	.datab(\ram|memory_rtl_0|auto_generated|address_reg_a [0]),
	.datac(\ram|memory_rtl_0|auto_generated|ram_block1a52~portadataout ),
	.datad(\ram|memory_rtl_0|auto_generated|ram_block1a60~portadataout ),
	.cin(gnd),
	.combout(\ram|memory_rtl_0|auto_generated|mux4|result_node[4]~28_combout ),
	.cout());
// synopsys translate_off
defparam \ram|memory_rtl_0|auto_generated|mux4|result_node[4]~28 .lut_mask = 16'hA820;
defparam \ram|memory_rtl_0|auto_generated|mux4|result_node[4]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y37_N0
cycloneive_ram_block \ram|memory_rtl_0|auto_generated|ram_block1a44 (
	.portawe(\ram|memory_rtl_0|auto_generated|decode2|w_anode884w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\ram|memory_rtl_0|auto_generated|decode3|w_anode884w[3]~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Clock~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({mdr[12]}),
	.portaaddr({\mem_ub_addr[12]~24_combout ,\mem_ub_addr[11]~22_combout ,\mem_ub_addr[10]~20_combout ,\mem_ub_addr[9]~18_combout ,\mem_ub_addr[8]~16_combout ,\mem_ub_addr[7]~14_combout ,\mem_ub_addr[6]~12_combout ,\mem_ub_addr[5]~10_combout ,\mem_ub_addr[4]~8_combout ,
\mem_ub_addr[3]~6_combout ,\mem_ub_addr[2]~4_combout ,\mem_ub_addr[1]~2_combout ,\mem_ub_addr[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({mdr[4]}),
	.portbaddr({mar[12],mar[11],mar[10],mar[9],mar[8],mar[7],mar[6],mar[5],mar[4],mar[3],mar[2],mar[1],mar[0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram|memory_rtl_0|auto_generated|ram_block1a44_PORTADATAOUT_bus ),
	.portbdataout(\ram|memory_rtl_0|auto_generated|ram_block1a44_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \ram|memory_rtl_0|auto_generated|ram_block1a44 .data_interleave_offset_in_bits = 1;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a44 .data_interleave_width_in_bits = 1;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a44 .init_file = "db/xm23_cpu.ram0_memory_e411fb78.hdl.mif";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a44 .init_file_layout = "port_a";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a44 .logical_ram_name = "memory:ram|altsyncram:memory_rtl_0|altsyncram_2s72:auto_generated|ALTSYNCRAM";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a44 .mixed_port_feed_through_mode = "old";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a44 .operation_mode = "bidir_dual_port";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a44 .port_a_address_clear = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a44 .port_a_address_width = 13;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a44 .port_a_byte_enable_clock = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a44 .port_a_data_out_clear = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a44 .port_a_data_out_clock = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a44 .port_a_data_width = 1;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a44 .port_a_first_address = 0;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a44 .port_a_first_bit_number = 4;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a44 .port_a_last_address = 8191;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a44 .port_a_logical_ram_depth = 65536;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a44 .port_a_logical_ram_width = 8;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a44 .port_a_read_during_write_mode = "old_data";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a44 .port_b_address_clear = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a44 .port_b_address_clock = "clock0";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a44 .port_b_address_width = 13;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a44 .port_b_data_in_clock = "clock0";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a44 .port_b_data_out_clear = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a44 .port_b_data_out_clock = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a44 .port_b_data_width = 1;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a44 .port_b_first_address = 0;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a44 .port_b_first_bit_number = 4;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a44 .port_b_last_address = 8191;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a44 .port_b_logical_ram_depth = 65536;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a44 .port_b_logical_ram_width = 8;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a44 .port_b_read_during_write_mode = "old_data";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a44 .port_b_read_enable_clock = "clock0";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a44 .port_b_write_enable_clock = "clock0";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a44 .ram_block_type = "M9K";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a44 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a44 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a44 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a44 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X78_Y32_N0
cycloneive_ram_block \ram|memory_rtl_0|auto_generated|ram_block1a36 (
	.portawe(\ram|memory_rtl_0|auto_generated|decode2|w_anode874w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\ram|memory_rtl_0|auto_generated|decode3|w_anode874w[3]~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Clock~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({mdr[12]}),
	.portaaddr({\mem_ub_addr[12]~24_combout ,\mem_ub_addr[11]~22_combout ,\mem_ub_addr[10]~20_combout ,\mem_ub_addr[9]~18_combout ,\mem_ub_addr[8]~16_combout ,\mem_ub_addr[7]~14_combout ,\mem_ub_addr[6]~12_combout ,\mem_ub_addr[5]~10_combout ,\mem_ub_addr[4]~8_combout ,
\mem_ub_addr[3]~6_combout ,\mem_ub_addr[2]~4_combout ,\mem_ub_addr[1]~2_combout ,\mem_ub_addr[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({mdr[4]}),
	.portbaddr({mar[12],mar[11],mar[10],mar[9],mar[8],mar[7],mar[6],mar[5],mar[4],mar[3],mar[2],mar[1],mar[0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram|memory_rtl_0|auto_generated|ram_block1a36_PORTADATAOUT_bus ),
	.portbdataout(\ram|memory_rtl_0|auto_generated|ram_block1a36_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \ram|memory_rtl_0|auto_generated|ram_block1a36 .data_interleave_offset_in_bits = 1;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a36 .data_interleave_width_in_bits = 1;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a36 .init_file = "db/xm23_cpu.ram0_memory_e411fb78.hdl.mif";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a36 .init_file_layout = "port_a";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a36 .logical_ram_name = "memory:ram|altsyncram:memory_rtl_0|altsyncram_2s72:auto_generated|ALTSYNCRAM";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a36 .mixed_port_feed_through_mode = "old";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a36 .operation_mode = "bidir_dual_port";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a36 .port_a_address_clear = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a36 .port_a_address_width = 13;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a36 .port_a_byte_enable_clock = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a36 .port_a_data_out_clear = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a36 .port_a_data_out_clock = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a36 .port_a_data_width = 1;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a36 .port_a_first_address = 0;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a36 .port_a_first_bit_number = 4;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a36 .port_a_last_address = 8191;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a36 .port_a_logical_ram_depth = 65536;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a36 .port_a_logical_ram_width = 8;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a36 .port_a_read_during_write_mode = "old_data";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a36 .port_b_address_clear = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a36 .port_b_address_clock = "clock0";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a36 .port_b_address_width = 13;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a36 .port_b_data_in_clock = "clock0";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a36 .port_b_data_out_clear = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a36 .port_b_data_out_clock = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a36 .port_b_data_width = 1;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a36 .port_b_first_address = 0;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a36 .port_b_first_bit_number = 4;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a36 .port_b_last_address = 8191;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a36 .port_b_logical_ram_depth = 65536;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a36 .port_b_logical_ram_width = 8;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a36 .port_b_read_during_write_mode = "old_data";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a36 .port_b_read_enable_clock = "clock0";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a36 .port_b_write_enable_clock = "clock0";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a36 .ram_block_type = "M9K";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a36 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a36 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a36 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a36 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X65_Y30_N4
cycloneive_lcell_comb \ram|memory_rtl_0|auto_generated|mux4|result_node[4]~27 (
// Equation(s):
// \ram|memory_rtl_0|auto_generated|mux4|result_node[4]~27_combout  = (!\ram|memory_rtl_0|auto_generated|address_reg_a [1] & ((\ram|memory_rtl_0|auto_generated|address_reg_a [0] & (\ram|memory_rtl_0|auto_generated|ram_block1a44~portadataout )) # 
// (!\ram|memory_rtl_0|auto_generated|address_reg_a [0] & ((\ram|memory_rtl_0|auto_generated|ram_block1a36~portadataout )))))

	.dataa(\ram|memory_rtl_0|auto_generated|address_reg_a [1]),
	.datab(\ram|memory_rtl_0|auto_generated|address_reg_a [0]),
	.datac(\ram|memory_rtl_0|auto_generated|ram_block1a44~portadataout ),
	.datad(\ram|memory_rtl_0|auto_generated|ram_block1a36~portadataout ),
	.cin(gnd),
	.combout(\ram|memory_rtl_0|auto_generated|mux4|result_node[4]~27_combout ),
	.cout());
// synopsys translate_off
defparam \ram|memory_rtl_0|auto_generated|mux4|result_node[4]~27 .lut_mask = 16'h5140;
defparam \ram|memory_rtl_0|auto_generated|mux4|result_node[4]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y30_N0
cycloneive_ram_block \ram|memory_rtl_0|auto_generated|ram_block1a4 (
	.portawe(\ram|memory_rtl_0|auto_generated|decode2|w_anode827w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\ram|memory_rtl_0|auto_generated|decode3|w_anode827w[3]~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Clock~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({mdr[12]}),
	.portaaddr({\mem_ub_addr[12]~24_combout ,\mem_ub_addr[11]~22_combout ,\mem_ub_addr[10]~20_combout ,\mem_ub_addr[9]~18_combout ,\mem_ub_addr[8]~16_combout ,\mem_ub_addr[7]~14_combout ,\mem_ub_addr[6]~12_combout ,\mem_ub_addr[5]~10_combout ,\mem_ub_addr[4]~8_combout ,
\mem_ub_addr[3]~6_combout ,\mem_ub_addr[2]~4_combout ,\mem_ub_addr[1]~2_combout ,\mem_ub_addr[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({mdr[4]}),
	.portbaddr({mar[12],mar[11],mar[10],mar[9],mar[8],mar[7],mar[6],mar[5],mar[4],mar[3],mar[2],mar[1],mar[0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram|memory_rtl_0|auto_generated|ram_block1a4_PORTADATAOUT_bus ),
	.portbdataout(\ram|memory_rtl_0|auto_generated|ram_block1a4_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \ram|memory_rtl_0|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a4 .init_file = "db/xm23_cpu.ram0_memory_e411fb78.hdl.mif";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a4 .init_file_layout = "port_a";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a4 .logical_ram_name = "memory:ram|altsyncram:memory_rtl_0|altsyncram_2s72:auto_generated|ALTSYNCRAM";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a4 .mixed_port_feed_through_mode = "old";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a4 .operation_mode = "bidir_dual_port";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a4 .port_a_address_width = 13;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a4 .port_a_data_out_clock = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a4 .port_a_data_width = 1;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a4 .port_a_first_bit_number = 4;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a4 .port_a_last_address = 8191;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 65536;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a4 .port_a_logical_ram_width = 8;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a4 .port_a_read_during_write_mode = "old_data";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a4 .port_b_address_clear = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a4 .port_b_address_clock = "clock0";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a4 .port_b_address_width = 13;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a4 .port_b_data_in_clock = "clock0";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a4 .port_b_data_out_clear = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a4 .port_b_data_out_clock = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a4 .port_b_data_width = 1;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a4 .port_b_first_address = 0;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a4 .port_b_first_bit_number = 4;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a4 .port_b_last_address = 8191;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a4 .port_b_logical_ram_depth = 65536;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a4 .port_b_logical_ram_width = 8;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a4 .port_b_read_during_write_mode = "old_data";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a4 .port_b_read_enable_clock = "clock0";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a4 .port_b_write_enable_clock = "clock0";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a4 .ram_block_type = "M9K";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a4 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a4 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000254;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a4 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a4 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000092868015111111100;
// synopsys translate_on

// Location: M9K_X78_Y29_N0
cycloneive_ram_block \ram|memory_rtl_0|auto_generated|ram_block1a12 (
	.portawe(\ram|memory_rtl_0|auto_generated|decode2|w_anode844w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\ram|memory_rtl_0|auto_generated|decode3|w_anode844w[3]~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Clock~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({mdr[12]}),
	.portaaddr({\mem_ub_addr[12]~24_combout ,\mem_ub_addr[11]~22_combout ,\mem_ub_addr[10]~20_combout ,\mem_ub_addr[9]~18_combout ,\mem_ub_addr[8]~16_combout ,\mem_ub_addr[7]~14_combout ,\mem_ub_addr[6]~12_combout ,\mem_ub_addr[5]~10_combout ,\mem_ub_addr[4]~8_combout ,
\mem_ub_addr[3]~6_combout ,\mem_ub_addr[2]~4_combout ,\mem_ub_addr[1]~2_combout ,\mem_ub_addr[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({mdr[4]}),
	.portbaddr({mar[12],mar[11],mar[10],mar[9],mar[8],mar[7],mar[6],mar[5],mar[4],mar[3],mar[2],mar[1],mar[0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram|memory_rtl_0|auto_generated|ram_block1a12_PORTADATAOUT_bus ),
	.portbdataout(\ram|memory_rtl_0|auto_generated|ram_block1a12_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \ram|memory_rtl_0|auto_generated|ram_block1a12 .data_interleave_offset_in_bits = 1;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a12 .data_interleave_width_in_bits = 1;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a12 .init_file = "db/xm23_cpu.ram0_memory_e411fb78.hdl.mif";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a12 .init_file_layout = "port_a";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a12 .logical_ram_name = "memory:ram|altsyncram:memory_rtl_0|altsyncram_2s72:auto_generated|ALTSYNCRAM";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a12 .mixed_port_feed_through_mode = "old";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a12 .operation_mode = "bidir_dual_port";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a12 .port_a_address_clear = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a12 .port_a_address_width = 13;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a12 .port_a_byte_enable_clock = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a12 .port_a_data_out_clear = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a12 .port_a_data_out_clock = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a12 .port_a_data_width = 1;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a12 .port_a_first_address = 0;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a12 .port_a_first_bit_number = 4;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a12 .port_a_last_address = 8191;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a12 .port_a_logical_ram_depth = 65536;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a12 .port_a_logical_ram_width = 8;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a12 .port_a_read_during_write_mode = "old_data";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a12 .port_b_address_clear = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a12 .port_b_address_clock = "clock0";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a12 .port_b_address_width = 13;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a12 .port_b_data_in_clock = "clock0";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a12 .port_b_data_out_clear = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a12 .port_b_data_out_clock = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a12 .port_b_data_width = 1;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a12 .port_b_first_address = 0;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a12 .port_b_first_bit_number = 4;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a12 .port_b_last_address = 8191;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a12 .port_b_logical_ram_depth = 65536;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a12 .port_b_logical_ram_width = 8;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a12 .port_b_read_during_write_mode = "old_data";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a12 .port_b_read_enable_clock = "clock0";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a12 .port_b_write_enable_clock = "clock0";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a12 .ram_block_type = "M9K";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a12 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a12 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a12 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a12 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X65_Y30_N22
cycloneive_lcell_comb \ram|memory_rtl_0|auto_generated|mux4|result_node[4]~24 (
// Equation(s):
// \ram|memory_rtl_0|auto_generated|mux4|result_node[4]~24_combout  = (!\ram|memory_rtl_0|auto_generated|address_reg_a [1] & ((\ram|memory_rtl_0|auto_generated|address_reg_a [0] & ((\ram|memory_rtl_0|auto_generated|ram_block1a12~portadataout ))) # 
// (!\ram|memory_rtl_0|auto_generated|address_reg_a [0] & (\ram|memory_rtl_0|auto_generated|ram_block1a4~portadataout ))))

	.dataa(\ram|memory_rtl_0|auto_generated|address_reg_a [1]),
	.datab(\ram|memory_rtl_0|auto_generated|address_reg_a [0]),
	.datac(\ram|memory_rtl_0|auto_generated|ram_block1a4~portadataout ),
	.datad(\ram|memory_rtl_0|auto_generated|ram_block1a12~portadataout ),
	.cin(gnd),
	.combout(\ram|memory_rtl_0|auto_generated|mux4|result_node[4]~24_combout ),
	.cout());
// synopsys translate_off
defparam \ram|memory_rtl_0|auto_generated|mux4|result_node[4]~24 .lut_mask = 16'h5410;
defparam \ram|memory_rtl_0|auto_generated|mux4|result_node[4]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y35_N0
cycloneive_ram_block \ram|memory_rtl_0|auto_generated|ram_block1a28 (
	.portawe(\ram|memory_rtl_0|auto_generated|decode2|w_anode864w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\ram|memory_rtl_0|auto_generated|decode3|w_anode864w[3]~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Clock~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({mdr[12]}),
	.portaaddr({\mem_ub_addr[12]~24_combout ,\mem_ub_addr[11]~22_combout ,\mem_ub_addr[10]~20_combout ,\mem_ub_addr[9]~18_combout ,\mem_ub_addr[8]~16_combout ,\mem_ub_addr[7]~14_combout ,\mem_ub_addr[6]~12_combout ,\mem_ub_addr[5]~10_combout ,\mem_ub_addr[4]~8_combout ,
\mem_ub_addr[3]~6_combout ,\mem_ub_addr[2]~4_combout ,\mem_ub_addr[1]~2_combout ,\mem_ub_addr[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({mdr[4]}),
	.portbaddr({mar[12],mar[11],mar[10],mar[9],mar[8],mar[7],mar[6],mar[5],mar[4],mar[3],mar[2],mar[1],mar[0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram|memory_rtl_0|auto_generated|ram_block1a28_PORTADATAOUT_bus ),
	.portbdataout(\ram|memory_rtl_0|auto_generated|ram_block1a28_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \ram|memory_rtl_0|auto_generated|ram_block1a28 .data_interleave_offset_in_bits = 1;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a28 .data_interleave_width_in_bits = 1;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a28 .init_file = "db/xm23_cpu.ram0_memory_e411fb78.hdl.mif";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a28 .init_file_layout = "port_a";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a28 .logical_ram_name = "memory:ram|altsyncram:memory_rtl_0|altsyncram_2s72:auto_generated|ALTSYNCRAM";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a28 .mixed_port_feed_through_mode = "old";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a28 .operation_mode = "bidir_dual_port";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a28 .port_a_address_clear = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a28 .port_a_address_width = 13;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a28 .port_a_byte_enable_clock = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a28 .port_a_data_out_clear = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a28 .port_a_data_out_clock = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a28 .port_a_data_width = 1;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a28 .port_a_first_address = 0;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a28 .port_a_first_bit_number = 4;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a28 .port_a_last_address = 8191;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a28 .port_a_logical_ram_depth = 65536;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a28 .port_a_logical_ram_width = 8;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a28 .port_a_read_during_write_mode = "old_data";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a28 .port_b_address_clear = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a28 .port_b_address_clock = "clock0";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a28 .port_b_address_width = 13;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a28 .port_b_data_in_clock = "clock0";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a28 .port_b_data_out_clear = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a28 .port_b_data_out_clock = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a28 .port_b_data_width = 1;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a28 .port_b_first_address = 0;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a28 .port_b_first_bit_number = 4;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a28 .port_b_last_address = 8191;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a28 .port_b_logical_ram_depth = 65536;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a28 .port_b_logical_ram_width = 8;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a28 .port_b_read_during_write_mode = "old_data";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a28 .port_b_read_enable_clock = "clock0";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a28 .port_b_write_enable_clock = "clock0";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a28 .ram_block_type = "M9K";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a28 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a28 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a28 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a28 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X78_Y38_N0
cycloneive_ram_block \ram|memory_rtl_0|auto_generated|ram_block1a20 (
	.portawe(\ram|memory_rtl_0|auto_generated|decode2|w_anode854w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\ram|memory_rtl_0|auto_generated|decode3|w_anode854w[3]~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Clock~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({mdr[12]}),
	.portaaddr({\mem_ub_addr[12]~24_combout ,\mem_ub_addr[11]~22_combout ,\mem_ub_addr[10]~20_combout ,\mem_ub_addr[9]~18_combout ,\mem_ub_addr[8]~16_combout ,\mem_ub_addr[7]~14_combout ,\mem_ub_addr[6]~12_combout ,\mem_ub_addr[5]~10_combout ,\mem_ub_addr[4]~8_combout ,
\mem_ub_addr[3]~6_combout ,\mem_ub_addr[2]~4_combout ,\mem_ub_addr[1]~2_combout ,\mem_ub_addr[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({mdr[4]}),
	.portbaddr({mar[12],mar[11],mar[10],mar[9],mar[8],mar[7],mar[6],mar[5],mar[4],mar[3],mar[2],mar[1],mar[0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram|memory_rtl_0|auto_generated|ram_block1a20_PORTADATAOUT_bus ),
	.portbdataout(\ram|memory_rtl_0|auto_generated|ram_block1a20_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \ram|memory_rtl_0|auto_generated|ram_block1a20 .data_interleave_offset_in_bits = 1;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a20 .data_interleave_width_in_bits = 1;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a20 .init_file = "db/xm23_cpu.ram0_memory_e411fb78.hdl.mif";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a20 .init_file_layout = "port_a";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a20 .logical_ram_name = "memory:ram|altsyncram:memory_rtl_0|altsyncram_2s72:auto_generated|ALTSYNCRAM";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a20 .mixed_port_feed_through_mode = "old";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a20 .operation_mode = "bidir_dual_port";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a20 .port_a_address_clear = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a20 .port_a_address_width = 13;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a20 .port_a_byte_enable_clock = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a20 .port_a_data_out_clear = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a20 .port_a_data_out_clock = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a20 .port_a_data_width = 1;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a20 .port_a_first_address = 0;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a20 .port_a_first_bit_number = 4;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a20 .port_a_last_address = 8191;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a20 .port_a_logical_ram_depth = 65536;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a20 .port_a_logical_ram_width = 8;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a20 .port_a_read_during_write_mode = "old_data";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a20 .port_b_address_clear = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a20 .port_b_address_clock = "clock0";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a20 .port_b_address_width = 13;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a20 .port_b_data_in_clock = "clock0";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a20 .port_b_data_out_clear = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a20 .port_b_data_out_clock = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a20 .port_b_data_width = 1;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a20 .port_b_first_address = 0;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a20 .port_b_first_bit_number = 4;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a20 .port_b_last_address = 8191;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a20 .port_b_logical_ram_depth = 65536;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a20 .port_b_logical_ram_width = 8;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a20 .port_b_read_during_write_mode = "old_data";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a20 .port_b_read_enable_clock = "clock0";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a20 .port_b_write_enable_clock = "clock0";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a20 .ram_block_type = "M9K";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a20 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a20 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a20 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a20 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X65_Y30_N16
cycloneive_lcell_comb \ram|memory_rtl_0|auto_generated|mux4|result_node[4]~25 (
// Equation(s):
// \ram|memory_rtl_0|auto_generated|mux4|result_node[4]~25_combout  = (\ram|memory_rtl_0|auto_generated|address_reg_a [1] & ((\ram|memory_rtl_0|auto_generated|address_reg_a [0] & (\ram|memory_rtl_0|auto_generated|ram_block1a28~portadataout )) # 
// (!\ram|memory_rtl_0|auto_generated|address_reg_a [0] & ((\ram|memory_rtl_0|auto_generated|ram_block1a20~portadataout )))))

	.dataa(\ram|memory_rtl_0|auto_generated|address_reg_a [1]),
	.datab(\ram|memory_rtl_0|auto_generated|address_reg_a [0]),
	.datac(\ram|memory_rtl_0|auto_generated|ram_block1a28~portadataout ),
	.datad(\ram|memory_rtl_0|auto_generated|ram_block1a20~portadataout ),
	.cin(gnd),
	.combout(\ram|memory_rtl_0|auto_generated|mux4|result_node[4]~25_combout ),
	.cout());
// synopsys translate_off
defparam \ram|memory_rtl_0|auto_generated|mux4|result_node[4]~25 .lut_mask = 16'hA280;
defparam \ram|memory_rtl_0|auto_generated|mux4|result_node[4]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y30_N10
cycloneive_lcell_comb \ram|memory_rtl_0|auto_generated|mux4|result_node[4]~26 (
// Equation(s):
// \ram|memory_rtl_0|auto_generated|mux4|result_node[4]~26_combout  = (!\ram|memory_rtl_0|auto_generated|address_reg_a [2] & ((\ram|memory_rtl_0|auto_generated|mux4|result_node[4]~24_combout ) # 
// (\ram|memory_rtl_0|auto_generated|mux4|result_node[4]~25_combout )))

	.dataa(gnd),
	.datab(\ram|memory_rtl_0|auto_generated|address_reg_a [2]),
	.datac(\ram|memory_rtl_0|auto_generated|mux4|result_node[4]~24_combout ),
	.datad(\ram|memory_rtl_0|auto_generated|mux4|result_node[4]~25_combout ),
	.cin(gnd),
	.combout(\ram|memory_rtl_0|auto_generated|mux4|result_node[4]~26_combout ),
	.cout());
// synopsys translate_off
defparam \ram|memory_rtl_0|auto_generated|mux4|result_node[4]~26 .lut_mask = 16'h3330;
defparam \ram|memory_rtl_0|auto_generated|mux4|result_node[4]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y30_N8
cycloneive_lcell_comb \ram|memory_rtl_0|auto_generated|mux4|result_node[4]~29 (
// Equation(s):
// \ram|memory_rtl_0|auto_generated|mux4|result_node[4]~29_combout  = (\ram|memory_rtl_0|auto_generated|mux4|result_node[4]~26_combout ) # ((\ram|memory_rtl_0|auto_generated|address_reg_a [2] & 
// ((\ram|memory_rtl_0|auto_generated|mux4|result_node[4]~28_combout ) # (\ram|memory_rtl_0|auto_generated|mux4|result_node[4]~27_combout ))))

	.dataa(\ram|memory_rtl_0|auto_generated|mux4|result_node[4]~28_combout ),
	.datab(\ram|memory_rtl_0|auto_generated|address_reg_a [2]),
	.datac(\ram|memory_rtl_0|auto_generated|mux4|result_node[4]~27_combout ),
	.datad(\ram|memory_rtl_0|auto_generated|mux4|result_node[4]~26_combout ),
	.cin(gnd),
	.combout(\ram|memory_rtl_0|auto_generated|mux4|result_node[4]~29_combout ),
	.cout());
// synopsys translate_off
defparam \ram|memory_rtl_0|auto_generated|mux4|result_node[4]~29 .lut_mask = 16'hFFC8;
defparam \ram|memory_rtl_0|auto_generated|mux4|result_node[4]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y30_N25
dffeas \mdr[12] (
	.clk(!\Clock~clkctrl_outclk ),
	.d(\mdr[12]~4_combout ),
	.asdata(\ram|memory_rtl_0|auto_generated|mux4|result_node[4]~29_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\mdr[1]~16_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(mdr[12]),
	.prn(vcc));
// synopsys translate_off
defparam \mdr[12] .is_wysiwyg = "true";
defparam \mdr[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y29_N30
cycloneive_lcell_comb \ram|memory_rtl_0|auto_generated|mux5|result_node[4]~27 (
// Equation(s):
// \ram|memory_rtl_0|auto_generated|mux5|result_node[4]~27_combout  = (!\ram|memory_rtl_0|auto_generated|address_reg_b [1] & ((\ram|memory_rtl_0|auto_generated|address_reg_b [0] & ((\ram|memory_rtl_0|auto_generated|ram_block1a44~PORTBDATAOUT0 ))) # 
// (!\ram|memory_rtl_0|auto_generated|address_reg_b [0] & (\ram|memory_rtl_0|auto_generated|ram_block1a36~PORTBDATAOUT0 ))))

	.dataa(\ram|memory_rtl_0|auto_generated|address_reg_b [1]),
	.datab(\ram|memory_rtl_0|auto_generated|address_reg_b [0]),
	.datac(\ram|memory_rtl_0|auto_generated|ram_block1a36~PORTBDATAOUT0 ),
	.datad(\ram|memory_rtl_0|auto_generated|ram_block1a44~PORTBDATAOUT0 ),
	.cin(gnd),
	.combout(\ram|memory_rtl_0|auto_generated|mux5|result_node[4]~27_combout ),
	.cout());
// synopsys translate_off
defparam \ram|memory_rtl_0|auto_generated|mux5|result_node[4]~27 .lut_mask = 16'h5410;
defparam \ram|memory_rtl_0|auto_generated|mux5|result_node[4]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y27_N16
cycloneive_lcell_comb \ram|memory_rtl_0|auto_generated|address_reg_b[2]~feeder (
// Equation(s):
// \ram|memory_rtl_0|auto_generated|address_reg_b[2]~feeder_combout  = mar[15]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(mar[15]),
	.cin(gnd),
	.combout(\ram|memory_rtl_0|auto_generated|address_reg_b[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram|memory_rtl_0|auto_generated|address_reg_b[2]~feeder .lut_mask = 16'hFF00;
defparam \ram|memory_rtl_0|auto_generated|address_reg_b[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y27_N17
dffeas \ram|memory_rtl_0|auto_generated|address_reg_b[2] (
	.clk(\Clock~clkctrl_outclk ),
	.d(\ram|memory_rtl_0|auto_generated|address_reg_b[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram|memory_rtl_0|auto_generated|address_reg_b [2]),
	.prn(vcc));
// synopsys translate_off
defparam \ram|memory_rtl_0|auto_generated|address_reg_b[2] .is_wysiwyg = "true";
defparam \ram|memory_rtl_0|auto_generated|address_reg_b[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y35_N4
cycloneive_lcell_comb \ram|memory_rtl_0|auto_generated|mux5|result_node[4]~28 (
// Equation(s):
// \ram|memory_rtl_0|auto_generated|mux5|result_node[4]~28_combout  = (\ram|memory_rtl_0|auto_generated|address_reg_b [1] & ((\ram|memory_rtl_0|auto_generated|address_reg_b [0] & ((\ram|memory_rtl_0|auto_generated|ram_block1a60~PORTBDATAOUT0 ))) # 
// (!\ram|memory_rtl_0|auto_generated|address_reg_b [0] & (\ram|memory_rtl_0|auto_generated|ram_block1a52~PORTBDATAOUT0 ))))

	.dataa(\ram|memory_rtl_0|auto_generated|address_reg_b [1]),
	.datab(\ram|memory_rtl_0|auto_generated|address_reg_b [0]),
	.datac(\ram|memory_rtl_0|auto_generated|ram_block1a52~PORTBDATAOUT0 ),
	.datad(\ram|memory_rtl_0|auto_generated|ram_block1a60~PORTBDATAOUT0 ),
	.cin(gnd),
	.combout(\ram|memory_rtl_0|auto_generated|mux5|result_node[4]~28_combout ),
	.cout());
// synopsys translate_off
defparam \ram|memory_rtl_0|auto_generated|mux5|result_node[4]~28 .lut_mask = 16'hA820;
defparam \ram|memory_rtl_0|auto_generated|mux5|result_node[4]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y29_N22
cycloneive_lcell_comb \ram|memory_rtl_0|auto_generated|mux5|result_node[4]~24 (
// Equation(s):
// \ram|memory_rtl_0|auto_generated|mux5|result_node[4]~24_combout  = (!\ram|memory_rtl_0|auto_generated|address_reg_b [1] & ((\ram|memory_rtl_0|auto_generated|address_reg_b [0] & (\ram|memory_rtl_0|auto_generated|ram_block1a12~PORTBDATAOUT0 )) # 
// (!\ram|memory_rtl_0|auto_generated|address_reg_b [0] & ((\ram|memory_rtl_0|auto_generated|ram_block1a4~PORTBDATAOUT0 )))))

	.dataa(\ram|memory_rtl_0|auto_generated|address_reg_b [1]),
	.datab(\ram|memory_rtl_0|auto_generated|address_reg_b [0]),
	.datac(\ram|memory_rtl_0|auto_generated|ram_block1a12~PORTBDATAOUT0 ),
	.datad(\ram|memory_rtl_0|auto_generated|ram_block1a4~PORTBDATAOUT0 ),
	.cin(gnd),
	.combout(\ram|memory_rtl_0|auto_generated|mux5|result_node[4]~24_combout ),
	.cout());
// synopsys translate_off
defparam \ram|memory_rtl_0|auto_generated|mux5|result_node[4]~24 .lut_mask = 16'h5140;
defparam \ram|memory_rtl_0|auto_generated|mux5|result_node[4]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y35_N20
cycloneive_lcell_comb \ram|memory_rtl_0|auto_generated|mux5|result_node[4]~25 (
// Equation(s):
// \ram|memory_rtl_0|auto_generated|mux5|result_node[4]~25_combout  = (\ram|memory_rtl_0|auto_generated|address_reg_b [1] & ((\ram|memory_rtl_0|auto_generated|address_reg_b [0] & (\ram|memory_rtl_0|auto_generated|ram_block1a28~PORTBDATAOUT0 )) # 
// (!\ram|memory_rtl_0|auto_generated|address_reg_b [0] & ((\ram|memory_rtl_0|auto_generated|ram_block1a20~PORTBDATAOUT0 )))))

	.dataa(\ram|memory_rtl_0|auto_generated|address_reg_b [1]),
	.datab(\ram|memory_rtl_0|auto_generated|address_reg_b [0]),
	.datac(\ram|memory_rtl_0|auto_generated|ram_block1a28~PORTBDATAOUT0 ),
	.datad(\ram|memory_rtl_0|auto_generated|ram_block1a20~PORTBDATAOUT0 ),
	.cin(gnd),
	.combout(\ram|memory_rtl_0|auto_generated|mux5|result_node[4]~25_combout ),
	.cout());
// synopsys translate_off
defparam \ram|memory_rtl_0|auto_generated|mux5|result_node[4]~25 .lut_mask = 16'hA280;
defparam \ram|memory_rtl_0|auto_generated|mux5|result_node[4]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y29_N12
cycloneive_lcell_comb \ram|memory_rtl_0|auto_generated|mux5|result_node[4]~26 (
// Equation(s):
// \ram|memory_rtl_0|auto_generated|mux5|result_node[4]~26_combout  = (!\ram|memory_rtl_0|auto_generated|address_reg_b [2] & ((\ram|memory_rtl_0|auto_generated|mux5|result_node[4]~24_combout ) # 
// (\ram|memory_rtl_0|auto_generated|mux5|result_node[4]~25_combout )))

	.dataa(\ram|memory_rtl_0|auto_generated|address_reg_b [2]),
	.datab(gnd),
	.datac(\ram|memory_rtl_0|auto_generated|mux5|result_node[4]~24_combout ),
	.datad(\ram|memory_rtl_0|auto_generated|mux5|result_node[4]~25_combout ),
	.cin(gnd),
	.combout(\ram|memory_rtl_0|auto_generated|mux5|result_node[4]~26_combout ),
	.cout());
// synopsys translate_off
defparam \ram|memory_rtl_0|auto_generated|mux5|result_node[4]~26 .lut_mask = 16'h5550;
defparam \ram|memory_rtl_0|auto_generated|mux5|result_node[4]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y29_N4
cycloneive_lcell_comb \ram|memory_rtl_0|auto_generated|mux5|result_node[4]~29 (
// Equation(s):
// \ram|memory_rtl_0|auto_generated|mux5|result_node[4]~29_combout  = (\ram|memory_rtl_0|auto_generated|mux5|result_node[4]~26_combout ) # ((\ram|memory_rtl_0|auto_generated|address_reg_b [2] & 
// ((\ram|memory_rtl_0|auto_generated|mux5|result_node[4]~27_combout ) # (\ram|memory_rtl_0|auto_generated|mux5|result_node[4]~28_combout ))))

	.dataa(\ram|memory_rtl_0|auto_generated|mux5|result_node[4]~27_combout ),
	.datab(\ram|memory_rtl_0|auto_generated|address_reg_b [2]),
	.datac(\ram|memory_rtl_0|auto_generated|mux5|result_node[4]~28_combout ),
	.datad(\ram|memory_rtl_0|auto_generated|mux5|result_node[4]~26_combout ),
	.cin(gnd),
	.combout(\ram|memory_rtl_0|auto_generated|mux5|result_node[4]~29_combout ),
	.cout());
// synopsys translate_off
defparam \ram|memory_rtl_0|auto_generated|mux5|result_node[4]~29 .lut_mask = 16'hFFC8;
defparam \ram|memory_rtl_0|auto_generated|mux5|result_node[4]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y29_N17
dffeas \mdr[4] (
	.clk(!\Clock~clkctrl_outclk ),
	.d(\mdr[4]~12_combout ),
	.asdata(\ram|memory_rtl_0|auto_generated|mux5|result_node[4]~29_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\mdr[1]~16_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(mdr[4]),
	.prn(vcc));
// synopsys translate_off
defparam \mdr[4] .is_wysiwyg = "true";
defparam \mdr[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y29_N10
cycloneive_lcell_comb \reg_file~15 (
// Equation(s):
// \reg_file~15_combout  = (\reg_file~14_combout  & ((mdr[4]) # ((!\reg_file~0_combout )))) # (!\reg_file~14_combout  & (((\reg_file~0_combout  & \instr_reg[4]~10_combout ))))

	.dataa(\reg_file~14_combout ),
	.datab(mdr[4]),
	.datac(\reg_file~0_combout ),
	.datad(\instr_reg[4]~10_combout ),
	.cin(gnd),
	.combout(\reg_file~15_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file~15 .lut_mask = 16'hDA8A;
defparam \reg_file~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y26_N22
cycloneive_lcell_comb \reg_file[16][4]~feeder (
// Equation(s):
// \reg_file[16][4]~feeder_combout  = \reg_file~15_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\reg_file~15_combout ),
	.cin(gnd),
	.combout(\reg_file[16][4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file[16][4]~feeder .lut_mask = 16'hFF00;
defparam \reg_file[16][4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y26_N23
dffeas \reg_file[16][4] (
	.clk(!\Clock~clkctrl_outclk ),
	.d(\reg_file[16][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file[16][0]~73_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file[16][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file[16][4] .is_wysiwyg = "true";
defparam \reg_file[16][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y22_N30
cycloneive_lcell_comb \ctrl_unit|Mux3~0 (
// Equation(s):
// \ctrl_unit|Mux3~0_combout  = (\ctrl_unit|dbus_rnum_src[0]~5_combout  & (\ID|SRCCON [1])) # (!\ctrl_unit|dbus_rnum_src[0]~5_combout  & (((\ctrl_unit|cpucycle [0]) # (!\ctrl_unit|cpucycle [2]))))

	.dataa(\ID|SRCCON [1]),
	.datab(\ctrl_unit|dbus_rnum_src[0]~5_combout ),
	.datac(\ctrl_unit|cpucycle [2]),
	.datad(\ctrl_unit|cpucycle [0]),
	.cin(gnd),
	.combout(\ctrl_unit|Mux3~0_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|Mux3~0 .lut_mask = 16'hBB8B;
defparam \ctrl_unit|Mux3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y22_N31
dffeas \ctrl_unit|dbus_rnum_src[1] (
	.clk(\Clock~clkctrl_outclk ),
	.d(\ctrl_unit|Mux3~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ctrl_unit|dbus_rnum_src[2]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ctrl_unit|dbus_rnum_src [1]),
	.prn(vcc));
// synopsys translate_off
defparam \ctrl_unit|dbus_rnum_src[1] .is_wysiwyg = "true";
defparam \ctrl_unit|dbus_rnum_src[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y22_N4
cycloneive_lcell_comb \ctrl_unit|Mux2~0 (
// Equation(s):
// \ctrl_unit|Mux2~0_combout  = (\ctrl_unit|dbus_rnum_src[0]~5_combout  & (((\ID|SRCCON [2])))) # (!\ctrl_unit|dbus_rnum_src[0]~5_combout  & (((\ctrl_unit|cpucycle [0])) # (!\ctrl_unit|cpucycle [2])))

	.dataa(\ctrl_unit|cpucycle [2]),
	.datab(\ID|SRCCON [2]),
	.datac(\ctrl_unit|dbus_rnum_src[0]~5_combout ),
	.datad(\ctrl_unit|cpucycle [0]),
	.cin(gnd),
	.combout(\ctrl_unit|Mux2~0_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|Mux2~0 .lut_mask = 16'hCFC5;
defparam \ctrl_unit|Mux2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y22_N5
dffeas \ctrl_unit|dbus_rnum_src[2] (
	.clk(\Clock~clkctrl_outclk ),
	.d(\ctrl_unit|Mux2~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ctrl_unit|dbus_rnum_src[2]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ctrl_unit|dbus_rnum_src [2]),
	.prn(vcc));
// synopsys translate_off
defparam \ctrl_unit|dbus_rnum_src[2] .is_wysiwyg = "true";
defparam \ctrl_unit|dbus_rnum_src[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y24_N18
cycloneive_lcell_comb \Mux107~0 (
// Equation(s):
// \Mux107~0_combout  = (\ctrl_unit|dbus_rnum_src [3] & ((\reg_file[10][4]~q ) # ((\ctrl_unit|dbus_rnum_src [2])))) # (!\ctrl_unit|dbus_rnum_src [3] & (((\reg_file[2][4]~q  & !\ctrl_unit|dbus_rnum_src [2]))))

	.dataa(\reg_file[10][4]~q ),
	.datab(\reg_file[2][4]~q ),
	.datac(\ctrl_unit|dbus_rnum_src [3]),
	.datad(\ctrl_unit|dbus_rnum_src [2]),
	.cin(gnd),
	.combout(\Mux107~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux107~0 .lut_mask = 16'hF0AC;
defparam \Mux107~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y24_N20
cycloneive_lcell_comb \Mux107~1 (
// Equation(s):
// \Mux107~1_combout  = (\Mux107~0_combout  & (((\reg_file[14][4]~q ) # (!\ctrl_unit|dbus_rnum_src [2])))) # (!\Mux107~0_combout  & (\reg_file[6][4]~q  & ((\ctrl_unit|dbus_rnum_src [2]))))

	.dataa(\reg_file[6][4]~q ),
	.datab(\Mux107~0_combout ),
	.datac(\reg_file[14][4]~q ),
	.datad(\ctrl_unit|dbus_rnum_src [2]),
	.cin(gnd),
	.combout(\Mux107~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux107~1 .lut_mask = 16'hE2CC;
defparam \Mux107~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y24_N12
cycloneive_lcell_comb \Mux107~7 (
// Equation(s):
// \Mux107~7_combout  = (\ctrl_unit|dbus_rnum_src [3] & (((\ctrl_unit|dbus_rnum_src [2])))) # (!\ctrl_unit|dbus_rnum_src [3] & ((\ctrl_unit|dbus_rnum_src [2] & (\reg_file[7][4]~q )) # (!\ctrl_unit|dbus_rnum_src [2] & ((\reg_file[3][4]~q )))))

	.dataa(\ctrl_unit|dbus_rnum_src [3]),
	.datab(\reg_file[7][4]~q ),
	.datac(\reg_file[3][4]~q ),
	.datad(\ctrl_unit|dbus_rnum_src [2]),
	.cin(gnd),
	.combout(\Mux107~7_combout ),
	.cout());
// synopsys translate_off
defparam \Mux107~7 .lut_mask = 16'hEE50;
defparam \Mux107~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y24_N14
cycloneive_lcell_comb \Mux107~8 (
// Equation(s):
// \Mux107~8_combout  = (\ctrl_unit|dbus_rnum_src [3] & ((\Mux107~7_combout  & ((\reg_file[15][4]~q ))) # (!\Mux107~7_combout  & (\reg_file[11][4]~q )))) # (!\ctrl_unit|dbus_rnum_src [3] & (((\Mux107~7_combout ))))

	.dataa(\reg_file[11][4]~q ),
	.datab(\reg_file[15][4]~q ),
	.datac(\ctrl_unit|dbus_rnum_src [3]),
	.datad(\Mux107~7_combout ),
	.cin(gnd),
	.combout(\Mux107~8_combout ),
	.cout());
// synopsys translate_off
defparam \Mux107~8 .lut_mask = 16'hCFA0;
defparam \Mux107~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y24_N26
cycloneive_lcell_comb \Mux107~4 (
// Equation(s):
// \Mux107~4_combout  = (\ctrl_unit|dbus_rnum_src [3] & ((\reg_file[8][4]~q ) # ((\ctrl_unit|dbus_rnum_src [2])))) # (!\ctrl_unit|dbus_rnum_src [3] & (((\reg_file[0][4]~q  & !\ctrl_unit|dbus_rnum_src [2]))))

	.dataa(\reg_file[8][4]~q ),
	.datab(\ctrl_unit|dbus_rnum_src [3]),
	.datac(\reg_file[0][4]~q ),
	.datad(\ctrl_unit|dbus_rnum_src [2]),
	.cin(gnd),
	.combout(\Mux107~4_combout ),
	.cout());
// synopsys translate_off
defparam \Mux107~4 .lut_mask = 16'hCCB8;
defparam \Mux107~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y24_N4
cycloneive_lcell_comb \Mux107~5 (
// Equation(s):
// \Mux107~5_combout  = (\ctrl_unit|dbus_rnum_src [2] & ((\Mux107~4_combout  & ((\reg_file[12][4]~q ))) # (!\Mux107~4_combout  & (\reg_file[4][4]~q )))) # (!\ctrl_unit|dbus_rnum_src [2] & (((\Mux107~4_combout ))))

	.dataa(\ctrl_unit|dbus_rnum_src [2]),
	.datab(\reg_file[4][4]~q ),
	.datac(\Mux107~4_combout ),
	.datad(\reg_file[12][4]~q ),
	.cin(gnd),
	.combout(\Mux107~5_combout ),
	.cout());
// synopsys translate_off
defparam \Mux107~5 .lut_mask = 16'hF858;
defparam \Mux107~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y24_N30
cycloneive_lcell_comb \Mux107~2 (
// Equation(s):
// \Mux107~2_combout  = (\ctrl_unit|dbus_rnum_src [3] & (((\ctrl_unit|dbus_rnum_src [2])))) # (!\ctrl_unit|dbus_rnum_src [3] & ((\ctrl_unit|dbus_rnum_src [2] & (\reg_file[5][4]~q )) # (!\ctrl_unit|dbus_rnum_src [2] & ((\reg_file[1][4]~q )))))

	.dataa(\ctrl_unit|dbus_rnum_src [3]),
	.datab(\reg_file[5][4]~q ),
	.datac(\reg_file[1][4]~q ),
	.datad(\ctrl_unit|dbus_rnum_src [2]),
	.cin(gnd),
	.combout(\Mux107~2_combout ),
	.cout());
// synopsys translate_off
defparam \Mux107~2 .lut_mask = 16'hEE50;
defparam \Mux107~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y24_N16
cycloneive_lcell_comb \Mux107~3 (
// Equation(s):
// \Mux107~3_combout  = (\ctrl_unit|dbus_rnum_src [3] & ((\Mux107~2_combout  & ((\reg_file[13][4]~q ))) # (!\Mux107~2_combout  & (\reg_file[9][4]~q )))) # (!\ctrl_unit|dbus_rnum_src [3] & (((\Mux107~2_combout ))))

	.dataa(\reg_file[9][4]~q ),
	.datab(\reg_file[13][4]~q ),
	.datac(\ctrl_unit|dbus_rnum_src [3]),
	.datad(\Mux107~2_combout ),
	.cin(gnd),
	.combout(\Mux107~3_combout ),
	.cout());
// synopsys translate_off
defparam \Mux107~3 .lut_mask = 16'hCFA0;
defparam \Mux107~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y24_N6
cycloneive_lcell_comb \Mux107~6 (
// Equation(s):
// \Mux107~6_combout  = (\ctrl_unit|dbus_rnum_src [1] & (\ctrl_unit|dbus_rnum_src [0])) # (!\ctrl_unit|dbus_rnum_src [1] & ((\ctrl_unit|dbus_rnum_src [0] & ((\Mux107~3_combout ))) # (!\ctrl_unit|dbus_rnum_src [0] & (\Mux107~5_combout ))))

	.dataa(\ctrl_unit|dbus_rnum_src [1]),
	.datab(\ctrl_unit|dbus_rnum_src [0]),
	.datac(\Mux107~5_combout ),
	.datad(\Mux107~3_combout ),
	.cin(gnd),
	.combout(\Mux107~6_combout ),
	.cout());
// synopsys translate_off
defparam \Mux107~6 .lut_mask = 16'hDC98;
defparam \Mux107~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y24_N24
cycloneive_lcell_comb \Mux107~9 (
// Equation(s):
// \Mux107~9_combout  = (\ctrl_unit|dbus_rnum_src [1] & ((\Mux107~6_combout  & ((\Mux107~8_combout ))) # (!\Mux107~6_combout  & (\Mux107~1_combout )))) # (!\ctrl_unit|dbus_rnum_src [1] & (((\Mux107~6_combout ))))

	.dataa(\ctrl_unit|dbus_rnum_src [1]),
	.datab(\Mux107~1_combout ),
	.datac(\Mux107~8_combout ),
	.datad(\Mux107~6_combout ),
	.cin(gnd),
	.combout(\Mux107~9_combout ),
	.cout());
// synopsys translate_off
defparam \Mux107~9 .lut_mask = 16'hF588;
defparam \Mux107~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y26_N16
cycloneive_lcell_comb \instr_reg[4]~10 (
// Equation(s):
// \instr_reg[4]~10_combout  = (\ctrl_unit|dbus_rnum_src [4] & (\reg_file[16][4]~q )) # (!\ctrl_unit|dbus_rnum_src [4] & ((\Mux107~9_combout )))

	.dataa(gnd),
	.datab(\reg_file[16][4]~q ),
	.datac(\ctrl_unit|dbus_rnum_src [4]),
	.datad(\Mux107~9_combout ),
	.cin(gnd),
	.combout(\instr_reg[4]~10_combout ),
	.cout());
// synopsys translate_off
defparam \instr_reg[4]~10 .lut_mask = 16'hCFC0;
defparam \instr_reg[4]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y25_N14
cycloneive_lcell_comb \instr_reg[4]~feeder (
// Equation(s):
// \instr_reg[4]~feeder_combout  = \instr_reg[4]~10_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\instr_reg[4]~10_combout ),
	.cin(gnd),
	.combout(\instr_reg[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \instr_reg[4]~feeder .lut_mask = 16'hFF00;
defparam \instr_reg[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y25_N15
dffeas \instr_reg[4] (
	.clk(!\Clock~clkctrl_outclk ),
	.d(\instr_reg[4]~feeder_combout ),
	.asdata(mdr[4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\reg_file~71_combout ),
	.ena(\instr_reg[13]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(instr_reg[4]),
	.prn(vcc));
// synopsys translate_off
defparam \instr_reg[4] .is_wysiwyg = "true";
defparam \instr_reg[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y26_N18
cycloneive_lcell_comb \ID|SRCCON[1]~feeder (
// Equation(s):
// \ID|SRCCON[1]~feeder_combout  = instr_reg[4]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(instr_reg[4]),
	.cin(gnd),
	.combout(\ID|SRCCON[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ID|SRCCON[1]~feeder .lut_mask = 16'hFF00;
defparam \ID|SRCCON[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y26_N24
cycloneive_lcell_comb \ID|SRCCON[0]~0 (
// Equation(s):
// \ID|SRCCON[0]~0_combout  = (instr_reg[9]) # (instr_reg[8])

	.dataa(gnd),
	.datab(instr_reg[9]),
	.datac(gnd),
	.datad(instr_reg[8]),
	.cin(gnd),
	.combout(\ID|SRCCON[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \ID|SRCCON[0]~0 .lut_mask = 16'hFFCC;
defparam \ID|SRCCON[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y26_N0
cycloneive_lcell_comb \ID|SRCCON[0]~2 (
// Equation(s):
// \ID|SRCCON[0]~2_combout  = (instr_reg[15]) # ((\ID|SRCCON[0]~1_combout  & ((!\ID|PSWb[3]~0_combout ) # (!\ID|SRCCON[0]~0_combout ))))

	.dataa(instr_reg[15]),
	.datab(\ID|SRCCON[0]~0_combout ),
	.datac(\ID|SRCCON[0]~1_combout ),
	.datad(\ID|PSWb[3]~0_combout ),
	.cin(gnd),
	.combout(\ID|SRCCON[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \ID|SRCCON[0]~2 .lut_mask = 16'hBAFA;
defparam \ID|SRCCON[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y26_N19
dffeas \ID|SRCCON[1] (
	.clk(\ctrl_unit|enables[14]~clkctrl_outclk ),
	.d(\ID|SRCCON[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ID|SRCCON[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ID|SRCCON [1]),
	.prn(vcc));
// synopsys translate_off
defparam \ID|SRCCON[1] .is_wysiwyg = "true";
defparam \ID|SRCCON[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y24_N12
cycloneive_lcell_comb \ctrl_unit|Mux18~0 (
// Equation(s):
// \ctrl_unit|Mux18~0_combout  = (\ctrl_unit|alu_rnum_dst[2]~18_combout  & (((\ID|DST [1])))) # (!\ctrl_unit|alu_rnum_dst[2]~18_combout  & (((\ID|SRCCON [1])) # (!\ctrl_unit|alu_rnum_dst[2]~17_combout )))

	.dataa(\ctrl_unit|alu_rnum_dst[2]~17_combout ),
	.datab(\ID|DST [1]),
	.datac(\ctrl_unit|alu_rnum_dst[2]~18_combout ),
	.datad(\ID|SRCCON [1]),
	.cin(gnd),
	.combout(\ctrl_unit|Mux18~0_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|Mux18~0 .lut_mask = 16'hCFC5;
defparam \ctrl_unit|Mux18~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y24_N30
cycloneive_lcell_comb \ctrl_unit|alu_rnum_dst[1]~feeder (
// Equation(s):
// \ctrl_unit|alu_rnum_dst[1]~feeder_combout  = \ctrl_unit|Mux18~0_combout 

	.dataa(gnd),
	.datab(\ctrl_unit|Mux18~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\ctrl_unit|alu_rnum_dst[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|alu_rnum_dst[1]~feeder .lut_mask = 16'hCCCC;
defparam \ctrl_unit|alu_rnum_dst[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y26_N14
cycloneive_lcell_comb \ctrl_unit|dbus_rnum_dst[2]~18 (
// Equation(s):
// \ctrl_unit|dbus_rnum_dst[2]~18_combout  = (\ID|PRPO~q  & (!\ctrl_unit|cpucycle [0] & !\ID|OP [1]))

	.dataa(\ID|PRPO~q ),
	.datab(\ctrl_unit|cpucycle [0]),
	.datac(gnd),
	.datad(\ID|OP [1]),
	.cin(gnd),
	.combout(\ctrl_unit|dbus_rnum_dst[2]~18_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|dbus_rnum_dst[2]~18 .lut_mask = 16'h0022;
defparam \ctrl_unit|dbus_rnum_dst[2]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y22_N24
cycloneive_lcell_comb \ctrl_unit|alu_rnum_dst[2]~19 (
// Equation(s):
// \ctrl_unit|alu_rnum_dst[2]~19_combout  = (\ID|OP [3] & ((\ID|OP [2]) # (\ID|OP [0]))) # (!\ID|OP [3] & (\ID|OP [2] & \ID|OP [0]))

	.dataa(\ID|OP [3]),
	.datab(gnd),
	.datac(\ID|OP [2]),
	.datad(\ID|OP [0]),
	.cin(gnd),
	.combout(\ctrl_unit|alu_rnum_dst[2]~19_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|alu_rnum_dst[2]~19 .lut_mask = 16'hFAA0;
defparam \ctrl_unit|alu_rnum_dst[2]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y22_N16
cycloneive_lcell_comb \ctrl_unit|alu_rnum_dst[2]~34 (
// Equation(s):
// \ctrl_unit|alu_rnum_dst[2]~34_combout  = (\ID|OP [1]) # ((\ID|OP [4] & ((\ctrl_unit|alu_rnum_dst[2]~19_combout ))) # (!\ID|OP [4] & (\ID|OP [0])))

	.dataa(\ID|OP [4]),
	.datab(\ID|OP [0]),
	.datac(\ID|OP [1]),
	.datad(\ctrl_unit|alu_rnum_dst[2]~19_combout ),
	.cin(gnd),
	.combout(\ctrl_unit|alu_rnum_dst[2]~34_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|alu_rnum_dst[2]~34 .lut_mask = 16'hFEF4;
defparam \ctrl_unit|alu_rnum_dst[2]~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y22_N8
cycloneive_lcell_comb \ctrl_unit|alu_rnum_dst[2]~24 (
// Equation(s):
// \ctrl_unit|alu_rnum_dst[2]~24_combout  = (\ID|OP [4] & (((!\ctrl_unit|dbus_rnum_dst[2]~18_combout  & !\ctrl_unit|alu_rnum_dst[2]~34_combout )))) # (!\ID|OP [4] & ((\ctrl_unit|alu_rnum_dst[2]~34_combout  & ((!\ctrl_unit|dbus_rnum_dst[2]~18_combout ))) # 
// (!\ctrl_unit|alu_rnum_dst[2]~34_combout  & (\ctrl_unit|Selector39~20_combout ))))

	.dataa(\ctrl_unit|Selector39~20_combout ),
	.datab(\ID|OP [4]),
	.datac(\ctrl_unit|dbus_rnum_dst[2]~18_combout ),
	.datad(\ctrl_unit|alu_rnum_dst[2]~34_combout ),
	.cin(gnd),
	.combout(\ctrl_unit|alu_rnum_dst[2]~24_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|alu_rnum_dst[2]~24 .lut_mask = 16'h032E;
defparam \ctrl_unit|alu_rnum_dst[2]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y22_N18
cycloneive_lcell_comb \ctrl_unit|alu_rnum_dst[2]~35 (
// Equation(s):
// \ctrl_unit|alu_rnum_dst[2]~35_combout  = ((\ID|OP [5] & \ctrl_unit|cpucycle [0])) # (!\ctrl_unit|alu_rnum_dst[2]~24_combout )

	.dataa(\ctrl_unit|alu_rnum_dst[2]~24_combout ),
	.datab(\ID|OP [5]),
	.datac(gnd),
	.datad(\ctrl_unit|cpucycle [0]),
	.cin(gnd),
	.combout(\ctrl_unit|alu_rnum_dst[2]~35_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|alu_rnum_dst[2]~35 .lut_mask = 16'hDD55;
defparam \ctrl_unit|alu_rnum_dst[2]~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y22_N14
cycloneive_lcell_comb \ctrl_unit|alu_rnum_dst[2]~25 (
// Equation(s):
// \ctrl_unit|alu_rnum_dst[2]~25_combout  = (\ID|OP [5] & (((!\ctrl_unit|Selector48~0_combout )))) # (!\ID|OP [5] & (((\ctrl_unit|data_bus_ctrl~5_combout )) # (!\ctrl_unit|cex_code_ctrl|result~combout )))

	.dataa(\ctrl_unit|cex_code_ctrl|result~combout ),
	.datab(\ID|OP [5]),
	.datac(\ctrl_unit|data_bus_ctrl~5_combout ),
	.datad(\ctrl_unit|Selector48~0_combout ),
	.cin(gnd),
	.combout(\ctrl_unit|alu_rnum_dst[2]~25_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|alu_rnum_dst[2]~25 .lut_mask = 16'h31FD;
defparam \ctrl_unit|alu_rnum_dst[2]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y22_N4
cycloneive_lcell_comb \ctrl_unit|alu_rnum_dst[2]~26 (
// Equation(s):
// \ctrl_unit|alu_rnum_dst[2]~26_combout  = (\ID|OP [4] & ((\ctrl_unit|dbus_rnum_dst[2]~18_combout ) # ((\ctrl_unit|alu_rnum_dst[2]~13_combout )))) # (!\ID|OP [4] & (((\ctrl_unit|alu_rnum_dst[2]~25_combout ))))

	.dataa(\ID|OP [4]),
	.datab(\ctrl_unit|dbus_rnum_dst[2]~18_combout ),
	.datac(\ctrl_unit|alu_rnum_dst[2]~25_combout ),
	.datad(\ctrl_unit|alu_rnum_dst[2]~13_combout ),
	.cin(gnd),
	.combout(\ctrl_unit|alu_rnum_dst[2]~26_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|alu_rnum_dst[2]~26 .lut_mask = 16'hFAD8;
defparam \ctrl_unit|alu_rnum_dst[2]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y22_N22
cycloneive_lcell_comb \ctrl_unit|alu_rnum_dst[2]~27 (
// Equation(s):
// \ctrl_unit|alu_rnum_dst[2]~27_combout  = (\ID|OP [2] & (((\ID|OP [3])))) # (!\ID|OP [2] & ((\ID|OP [3] & (\ctrl_unit|alu_rnum_dst[2]~35_combout )) # (!\ID|OP [3] & ((\ctrl_unit|alu_rnum_dst[2]~26_combout )))))

	.dataa(\ctrl_unit|alu_rnum_dst[2]~35_combout ),
	.datab(\ctrl_unit|alu_rnum_dst[2]~26_combout ),
	.datac(\ID|OP [2]),
	.datad(\ID|OP [3]),
	.cin(gnd),
	.combout(\ctrl_unit|alu_rnum_dst[2]~27_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|alu_rnum_dst[2]~27 .lut_mask = 16'hFA0C;
defparam \ctrl_unit|alu_rnum_dst[2]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y22_N12
cycloneive_lcell_comb \ctrl_unit|alu_rnum_dst[2]~28 (
// Equation(s):
// \ctrl_unit|alu_rnum_dst[2]~28_combout  = (\ID|OP [3] & ((\ID|OP [2] & ((\ID|OP [4]))) # (!\ID|OP [2] & (\ID|OP [0])))) # (!\ID|OP [3] & (\ID|OP [0] & (\ID|OP [2])))

	.dataa(\ID|OP [3]),
	.datab(\ID|OP [0]),
	.datac(\ID|OP [2]),
	.datad(\ID|OP [4]),
	.cin(gnd),
	.combout(\ctrl_unit|alu_rnum_dst[2]~28_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|alu_rnum_dst[2]~28 .lut_mask = 16'hE848;
defparam \ctrl_unit|alu_rnum_dst[2]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y22_N6
cycloneive_lcell_comb \ctrl_unit|alu_rnum_dst[2]~29 (
// Equation(s):
// \ctrl_unit|alu_rnum_dst[2]~29_combout  = (!\ctrl_unit|dbus_rnum_dst[2]~18_combout  & ((\ID|OP [1] & (!\ID|OP [4])) # (!\ID|OP [1] & ((!\ctrl_unit|alu_rnum_dst[2]~28_combout )))))

	.dataa(\ID|OP [1]),
	.datab(\ID|OP [4]),
	.datac(\ctrl_unit|dbus_rnum_dst[2]~18_combout ),
	.datad(\ctrl_unit|alu_rnum_dst[2]~28_combout ),
	.cin(gnd),
	.combout(\ctrl_unit|alu_rnum_dst[2]~29_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|alu_rnum_dst[2]~29 .lut_mask = 16'h0207;
defparam \ctrl_unit|alu_rnum_dst[2]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y22_N0
cycloneive_lcell_comb \ctrl_unit|alu_rnum_dst[2]~30 (
// Equation(s):
// \ctrl_unit|alu_rnum_dst[2]~30_combout  = ((\ctrl_unit|cpucycle [0] & \ID|OP [5])) # (!\ctrl_unit|alu_rnum_dst[2]~29_combout )

	.dataa(\ctrl_unit|alu_rnum_dst[2]~29_combout ),
	.datab(\ctrl_unit|cpucycle [0]),
	.datac(gnd),
	.datad(\ID|OP [5]),
	.cin(gnd),
	.combout(\ctrl_unit|alu_rnum_dst[2]~30_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|alu_rnum_dst[2]~30 .lut_mask = 16'hDD55;
defparam \ctrl_unit|alu_rnum_dst[2]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y26_N30
cycloneive_lcell_comb \ctrl_unit|alu_rnum_dst[2]~22 (
// Equation(s):
// \ctrl_unit|alu_rnum_dst[2]~22_combout  = (\ctrl_unit|cpucycle [0] & (\ID|OP [0] & !\ID|OP [5]))

	.dataa(\ctrl_unit|cpucycle [0]),
	.datab(\ID|OP [0]),
	.datac(\ID|OP [5]),
	.datad(gnd),
	.cin(gnd),
	.combout(\ctrl_unit|alu_rnum_dst[2]~22_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|alu_rnum_dst[2]~22 .lut_mask = 16'h0808;
defparam \ctrl_unit|alu_rnum_dst[2]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y22_N30
cycloneive_lcell_comb \ctrl_unit|alu_rnum_dst[2]~20 (
// Equation(s):
// \ctrl_unit|alu_rnum_dst[2]~20_combout  = (\ctrl_unit|dbus_rnum_dst[2]~18_combout ) # ((\ctrl_unit|alu_rnum_dst[2]~19_combout ) # ((\ctrl_unit|cpucycle [0] & \ID|OP [5])))

	.dataa(\ctrl_unit|cpucycle [0]),
	.datab(\ID|OP [5]),
	.datac(\ctrl_unit|dbus_rnum_dst[2]~18_combout ),
	.datad(\ctrl_unit|alu_rnum_dst[2]~19_combout ),
	.cin(gnd),
	.combout(\ctrl_unit|alu_rnum_dst[2]~20_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|alu_rnum_dst[2]~20 .lut_mask = 16'hFFF8;
defparam \ctrl_unit|alu_rnum_dst[2]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y22_N20
cycloneive_lcell_comb \ctrl_unit|alu_rnum_dst[2]~21 (
// Equation(s):
// \ctrl_unit|alu_rnum_dst[2]~21_combout  = (\ID|OP [1] & (\ID|OP [4])) # (!\ID|OP [1] & ((\ID|OP [4] & (\ctrl_unit|alu_rnum_dst[2]~20_combout )) # (!\ID|OP [4] & ((!\ctrl_unit|Selector39~20_combout )))))

	.dataa(\ID|OP [1]),
	.datab(\ID|OP [4]),
	.datac(\ctrl_unit|alu_rnum_dst[2]~20_combout ),
	.datad(\ctrl_unit|Selector39~20_combout ),
	.cin(gnd),
	.combout(\ctrl_unit|alu_rnum_dst[2]~21_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|alu_rnum_dst[2]~21 .lut_mask = 16'hC8D9;
defparam \ctrl_unit|alu_rnum_dst[2]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y26_N28
cycloneive_lcell_comb \ctrl_unit|dbus_rnum_dst[2]~19 (
// Equation(s):
// \ctrl_unit|dbus_rnum_dst[2]~19_combout  = (\ID|OP [5] & ((\ctrl_unit|dbus_rnum_dst[2]~18_combout ))) # (!\ID|OP [5] & (!\ctrl_unit|cex_code_ctrl|result~combout ))

	.dataa(\ID|OP [5]),
	.datab(gnd),
	.datac(\ctrl_unit|cex_code_ctrl|result~combout ),
	.datad(\ctrl_unit|dbus_rnum_dst[2]~18_combout ),
	.cin(gnd),
	.combout(\ctrl_unit|dbus_rnum_dst[2]~19_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|dbus_rnum_dst[2]~19 .lut_mask = 16'hAF05;
defparam \ctrl_unit|dbus_rnum_dst[2]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y22_N10
cycloneive_lcell_comb \ctrl_unit|alu_rnum_dst[2]~23 (
// Equation(s):
// \ctrl_unit|alu_rnum_dst[2]~23_combout  = (\ID|OP [1] & ((\ctrl_unit|alu_rnum_dst[2]~21_combout  & (!\ctrl_unit|alu_rnum_dst[2]~22_combout )) # (!\ctrl_unit|alu_rnum_dst[2]~21_combout  & ((\ctrl_unit|dbus_rnum_dst[2]~19_combout ))))) # (!\ID|OP [1] & 
// (((\ctrl_unit|alu_rnum_dst[2]~21_combout ))))

	.dataa(\ID|OP [1]),
	.datab(\ctrl_unit|alu_rnum_dst[2]~22_combout ),
	.datac(\ctrl_unit|alu_rnum_dst[2]~21_combout ),
	.datad(\ctrl_unit|dbus_rnum_dst[2]~19_combout ),
	.cin(gnd),
	.combout(\ctrl_unit|alu_rnum_dst[2]~23_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|alu_rnum_dst[2]~23 .lut_mask = 16'h7A70;
defparam \ctrl_unit|alu_rnum_dst[2]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y22_N28
cycloneive_lcell_comb \ctrl_unit|alu_rnum_dst[2]~31 (
// Equation(s):
// \ctrl_unit|alu_rnum_dst[2]~31_combout  = (\ID|OP [2] & ((\ctrl_unit|alu_rnum_dst[2]~27_combout  & (\ctrl_unit|alu_rnum_dst[2]~30_combout )) # (!\ctrl_unit|alu_rnum_dst[2]~27_combout  & ((\ctrl_unit|alu_rnum_dst[2]~23_combout ))))) # (!\ID|OP [2] & 
// (\ctrl_unit|alu_rnum_dst[2]~27_combout ))

	.dataa(\ID|OP [2]),
	.datab(\ctrl_unit|alu_rnum_dst[2]~27_combout ),
	.datac(\ctrl_unit|alu_rnum_dst[2]~30_combout ),
	.datad(\ctrl_unit|alu_rnum_dst[2]~23_combout ),
	.cin(gnd),
	.combout(\ctrl_unit|alu_rnum_dst[2]~31_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|alu_rnum_dst[2]~31 .lut_mask = 16'hE6C4;
defparam \ctrl_unit|alu_rnum_dst[2]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y26_N24
cycloneive_lcell_comb \ctrl_unit|alu_op[3]~9 (
// Equation(s):
// \ctrl_unit|alu_op[3]~9_combout  = (!\ctrl_unit|cpucycle [1] & (\ctrl_unit|addr_rnum_src[0]~2_combout  & ((\ID|OP [5]) # (!\ID|OP [0]))))

	.dataa(\ID|OP [5]),
	.datab(\ID|OP [0]),
	.datac(\ctrl_unit|cpucycle [1]),
	.datad(\ctrl_unit|addr_rnum_src[0]~2_combout ),
	.cin(gnd),
	.combout(\ctrl_unit|alu_op[3]~9_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|alu_op[3]~9 .lut_mask = 16'h0B00;
defparam \ctrl_unit|alu_op[3]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y26_N14
cycloneive_lcell_comb \ctrl_unit|alu_rnum_dst[2]~33 (
// Equation(s):
// \ctrl_unit|alu_rnum_dst[2]~33_combout  = (!\ctrl_unit|cpucycle [0] & (((\ID|OP [5] & \ID|PRPO~q )) # (!\ctrl_unit|alu_op[3]~9_combout )))

	.dataa(\ID|OP [5]),
	.datab(\ctrl_unit|cpucycle [0]),
	.datac(\ID|PRPO~q ),
	.datad(\ctrl_unit|alu_op[3]~9_combout ),
	.cin(gnd),
	.combout(\ctrl_unit|alu_rnum_dst[2]~33_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|alu_rnum_dst[2]~33 .lut_mask = 16'h2033;
defparam \ctrl_unit|alu_rnum_dst[2]~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y22_N26
cycloneive_lcell_comb \ctrl_unit|alu_rnum_dst[2]~32 (
// Equation(s):
// \ctrl_unit|alu_rnum_dst[2]~32_combout  = (\ctrl_unit|data_bus_ctrl~20_combout  & (!\ctrl_unit|alu_rnum_dst[2]~33_combout  & ((!\ctrl_unit|alu_rnum_dst[2]~16_combout ) # (!\ctrl_unit|alu_rnum_dst[2]~31_combout ))))

	.dataa(\ctrl_unit|alu_rnum_dst[2]~31_combout ),
	.datab(\ctrl_unit|alu_rnum_dst[2]~16_combout ),
	.datac(\ctrl_unit|data_bus_ctrl~20_combout ),
	.datad(\ctrl_unit|alu_rnum_dst[2]~33_combout ),
	.cin(gnd),
	.combout(\ctrl_unit|alu_rnum_dst[2]~32_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|alu_rnum_dst[2]~32 .lut_mask = 16'h0070;
defparam \ctrl_unit|alu_rnum_dst[2]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y24_N31
dffeas \ctrl_unit|alu_rnum_dst[1] (
	.clk(\Clock~clkctrl_outclk ),
	.d(\ctrl_unit|alu_rnum_dst[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\ctrl_unit|cpucycle [1]),
	.ena(\ctrl_unit|alu_rnum_dst[2]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ctrl_unit|alu_rnum_dst [1]),
	.prn(vcc));
// synopsys translate_off
defparam \ctrl_unit|alu_rnum_dst[1] .is_wysiwyg = "true";
defparam \ctrl_unit|alu_rnum_dst[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y23_N24
cycloneive_lcell_comb \reg_file[12][1]~feeder (
// Equation(s):
// \reg_file[12][1]~feeder_combout  = \reg_file~9_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\reg_file~9_combout ),
	.cin(gnd),
	.combout(\reg_file[12][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file[12][1]~feeder .lut_mask = 16'hFF00;
defparam \reg_file[12][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y23_N25
dffeas \reg_file[12][1] (
	.clk(!\Clock~clkctrl_outclk ),
	.d(\reg_file[12][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file[12][0]~41_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file[12][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file[12][1] .is_wysiwyg = "true";
defparam \reg_file[12][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y24_N10
cycloneive_lcell_comb \reg_file[8][1]~feeder (
// Equation(s):
// \reg_file[8][1]~feeder_combout  = \reg_file~9_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\reg_file~9_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg_file[8][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file[8][1]~feeder .lut_mask = 16'hF0F0;
defparam \reg_file[8][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y24_N11
dffeas \reg_file[8][1] (
	.clk(!\Clock~clkctrl_outclk ),
	.d(\reg_file[8][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file[8][0]~49_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file[8][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file[8][1] .is_wysiwyg = "true";
defparam \reg_file[8][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y24_N28
cycloneive_lcell_comb \Mux46~4 (
// Equation(s):
// \Mux46~4_combout  = (\ctrl_unit|alu_rnum_dst [2] & (((\ctrl_unit|alu_rnum_dst [3])))) # (!\ctrl_unit|alu_rnum_dst [2] & ((\ctrl_unit|alu_rnum_dst [3] & (\reg_file[8][1]~q )) # (!\ctrl_unit|alu_rnum_dst [3] & ((\reg_file[0][1]~q )))))

	.dataa(\reg_file[8][1]~q ),
	.datab(\ctrl_unit|alu_rnum_dst [2]),
	.datac(\reg_file[0][1]~q ),
	.datad(\ctrl_unit|alu_rnum_dst [3]),
	.cin(gnd),
	.combout(\Mux46~4_combout ),
	.cout());
// synopsys translate_off
defparam \Mux46~4 .lut_mask = 16'hEE30;
defparam \Mux46~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y23_N12
cycloneive_lcell_comb \Mux46~5 (
// Equation(s):
// \Mux46~5_combout  = (\ctrl_unit|alu_rnum_dst [2] & ((\Mux46~4_combout  & (\reg_file[12][1]~q )) # (!\Mux46~4_combout  & ((\reg_file[4][1]~q ))))) # (!\ctrl_unit|alu_rnum_dst [2] & (((\Mux46~4_combout ))))

	.dataa(\ctrl_unit|alu_rnum_dst [2]),
	.datab(\reg_file[12][1]~q ),
	.datac(\reg_file[4][1]~q ),
	.datad(\Mux46~4_combout ),
	.cin(gnd),
	.combout(\Mux46~5_combout ),
	.cout());
// synopsys translate_off
defparam \Mux46~5 .lut_mask = 16'hDDA0;
defparam \Mux46~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y24_N13
dffeas \reg_file[14][1] (
	.clk(!\Clock~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg_file~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file[14][0]~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file[14][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file[14][1] .is_wysiwyg = "true";
defparam \reg_file[14][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y21_N26
cycloneive_lcell_comb \reg_file[10][1]~feeder (
// Equation(s):
// \reg_file[10][1]~feeder_combout  = \reg_file~9_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\reg_file~9_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg_file[10][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file[10][1]~feeder .lut_mask = 16'hF0F0;
defparam \reg_file[10][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y21_N27
dffeas \reg_file[10][1] (
	.clk(!\Clock~clkctrl_outclk ),
	.d(\reg_file[10][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file[10][0]~52_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file[10][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file[10][1] .is_wysiwyg = "true";
defparam \reg_file[10][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y25_N0
cycloneive_lcell_comb \Mux46~2 (
// Equation(s):
// \Mux46~2_combout  = (\ctrl_unit|alu_rnum_dst [3] & (((\ctrl_unit|alu_rnum_dst [2]) # (\reg_file[10][1]~q )))) # (!\ctrl_unit|alu_rnum_dst [3] & (\reg_file[2][1]~q  & (!\ctrl_unit|alu_rnum_dst [2])))

	.dataa(\ctrl_unit|alu_rnum_dst [3]),
	.datab(\reg_file[2][1]~q ),
	.datac(\ctrl_unit|alu_rnum_dst [2]),
	.datad(\reg_file[10][1]~q ),
	.cin(gnd),
	.combout(\Mux46~2_combout ),
	.cout());
// synopsys translate_off
defparam \Mux46~2 .lut_mask = 16'hAEA4;
defparam \Mux46~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y25_N14
cycloneive_lcell_comb \Mux46~3 (
// Equation(s):
// \Mux46~3_combout  = (\ctrl_unit|alu_rnum_dst [2] & ((\Mux46~2_combout  & (\reg_file[14][1]~q )) # (!\Mux46~2_combout  & ((\reg_file[6][1]~q ))))) # (!\ctrl_unit|alu_rnum_dst [2] & (((\Mux46~2_combout ))))

	.dataa(\reg_file[14][1]~q ),
	.datab(\reg_file[6][1]~q ),
	.datac(\ctrl_unit|alu_rnum_dst [2]),
	.datad(\Mux46~2_combout ),
	.cin(gnd),
	.combout(\Mux46~3_combout ),
	.cout());
// synopsys translate_off
defparam \Mux46~3 .lut_mask = 16'hAFC0;
defparam \Mux46~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y25_N12
cycloneive_lcell_comb \Mux46~6 (
// Equation(s):
// \Mux46~6_combout  = (\ctrl_unit|alu_rnum_dst [0] & (\ctrl_unit|alu_rnum_dst [1])) # (!\ctrl_unit|alu_rnum_dst [0] & ((\ctrl_unit|alu_rnum_dst [1] & ((\Mux46~3_combout ))) # (!\ctrl_unit|alu_rnum_dst [1] & (\Mux46~5_combout ))))

	.dataa(\ctrl_unit|alu_rnum_dst [0]),
	.datab(\ctrl_unit|alu_rnum_dst [1]),
	.datac(\Mux46~5_combout ),
	.datad(\Mux46~3_combout ),
	.cin(gnd),
	.combout(\Mux46~6_combout ),
	.cout());
// synopsys translate_off
defparam \Mux46~6 .lut_mask = 16'hDC98;
defparam \Mux46~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y25_N2
cycloneive_lcell_comb \Mux46~9 (
// Equation(s):
// \Mux46~9_combout  = (\ctrl_unit|alu_rnum_dst [0] & ((\Mux46~6_combout  & (\Mux46~8_combout )) # (!\Mux46~6_combout  & ((\Mux46~1_combout ))))) # (!\ctrl_unit|alu_rnum_dst [0] & (((\Mux46~6_combout ))))

	.dataa(\ctrl_unit|alu_rnum_dst [0]),
	.datab(\Mux46~8_combout ),
	.datac(\Mux46~1_combout ),
	.datad(\Mux46~6_combout ),
	.cin(gnd),
	.combout(\Mux46~9_combout ),
	.cout());
// synopsys translate_off
defparam \Mux46~9 .lut_mask = 16'hDDA0;
defparam \Mux46~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y23_N4
cycloneive_lcell_comb \arithmetic_logic_unit|ShiftLeft0~5 (
// Equation(s):
// \arithmetic_logic_unit|ShiftLeft0~5_combout  = (!\Mux46~9_combout  & (!\Mux44~9_combout  & !\Mux45~9_combout ))

	.dataa(\Mux46~9_combout ),
	.datab(\Mux44~9_combout ),
	.datac(gnd),
	.datad(\Mux45~9_combout ),
	.cin(gnd),
	.combout(\arithmetic_logic_unit|ShiftLeft0~5_combout ),
	.cout());
// synopsys translate_off
defparam \arithmetic_logic_unit|ShiftLeft0~5 .lut_mask = 16'h0011;
defparam \arithmetic_logic_unit|ShiftLeft0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y23_N18
cycloneive_lcell_comb \arithmetic_logic_unit|Reg3~43 (
// Equation(s):
// \arithmetic_logic_unit|Reg3~43_combout  = (!\Mux47~9_combout  & (\arithmetic_logic_unit|ShiftLeft0~5_combout  & \arithmetic_logic_unit|Reg3[10]~14_combout ))

	.dataa(gnd),
	.datab(\Mux47~9_combout ),
	.datac(\arithmetic_logic_unit|ShiftLeft0~5_combout ),
	.datad(\arithmetic_logic_unit|Reg3[10]~14_combout ),
	.cin(gnd),
	.combout(\arithmetic_logic_unit|Reg3~43_combout ),
	.cout());
// synopsys translate_off
defparam \arithmetic_logic_unit|Reg3~43 .lut_mask = 16'h3000;
defparam \arithmetic_logic_unit|Reg3~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y23_N2
cycloneive_lcell_comb \arithmetic_logic_unit|Mux4~12 (
// Equation(s):
// \arithmetic_logic_unit|Mux4~12_combout  = (\ctrl_unit|alu_op [0] & (((\ctrl_unit|alu_op [1])))) # (!\ctrl_unit|alu_op [0] & ((\arithmetic_logic_unit|Reg3~43_combout  & ((\ctrl_unit|alu_op [1]))) # (!\arithmetic_logic_unit|Reg3~43_combout  & 
// (\s_bus[8]~98_combout ))))

	.dataa(\s_bus[8]~98_combout ),
	.datab(\ctrl_unit|alu_op [0]),
	.datac(\ctrl_unit|alu_op [1]),
	.datad(\arithmetic_logic_unit|Reg3~43_combout ),
	.cin(gnd),
	.combout(\arithmetic_logic_unit|Mux4~12_combout ),
	.cout());
// synopsys translate_off
defparam \arithmetic_logic_unit|Mux4~12 .lut_mask = 16'hF0E2;
defparam \arithmetic_logic_unit|Mux4~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y23_N8
cycloneive_lcell_comb \arithmetic_logic_unit|Mux4~13 (
// Equation(s):
// \arithmetic_logic_unit|Mux4~13_combout  = (\ctrl_unit|alu_op [0] & ((\s_bus[8]~109_combout ) # ((\ctrl_unit|s_bus_ctrl~q )))) # (!\ctrl_unit|alu_op [0] & (((\arithmetic_logic_unit|Mux4~12_combout ))))

	.dataa(\s_bus[8]~109_combout ),
	.datab(\ctrl_unit|s_bus_ctrl~q ),
	.datac(\ctrl_unit|alu_op [0]),
	.datad(\arithmetic_logic_unit|Mux4~12_combout ),
	.cin(gnd),
	.combout(\arithmetic_logic_unit|Mux4~13_combout ),
	.cout());
// synopsys translate_off
defparam \arithmetic_logic_unit|Mux4~13 .lut_mask = 16'hEFE0;
defparam \arithmetic_logic_unit|Mux4~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y23_N12
cycloneive_lcell_comb \arithmetic_logic_unit|Mux4~10 (
// Equation(s):
// \arithmetic_logic_unit|Mux4~10_combout  = (\ctrl_unit|alu_op [1] & (((\ctrl_unit|alu_op [0])))) # (!\ctrl_unit|alu_op [1] & ((\s_bus[8]~98_combout ) # ((!\ctrl_unit|alu_op [0] & \Mux39~9_combout ))))

	.dataa(\s_bus[8]~98_combout ),
	.datab(\ctrl_unit|alu_op [0]),
	.datac(\ctrl_unit|alu_op [1]),
	.datad(\Mux39~9_combout ),
	.cin(gnd),
	.combout(\arithmetic_logic_unit|Mux4~10_combout ),
	.cout());
// synopsys translate_off
defparam \arithmetic_logic_unit|Mux4~10 .lut_mask = 16'hCBCA;
defparam \arithmetic_logic_unit|Mux4~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y23_N30
cycloneive_lcell_comb \arithmetic_logic_unit|Mux4~11 (
// Equation(s):
// \arithmetic_logic_unit|Mux4~11_combout  = (\arithmetic_logic_unit|Mux4~10_combout  & (!\ctrl_unit|alu_op [1])) # (!\arithmetic_logic_unit|Mux4~10_combout  & (\ctrl_unit|alu_op [1] & (\s_bus[8]~98_combout  & \arithmetic_logic_unit|Reg3~43_combout )))

	.dataa(\arithmetic_logic_unit|Mux4~10_combout ),
	.datab(\ctrl_unit|alu_op [1]),
	.datac(\s_bus[8]~98_combout ),
	.datad(\arithmetic_logic_unit|Reg3~43_combout ),
	.cin(gnd),
	.combout(\arithmetic_logic_unit|Mux4~11_combout ),
	.cout());
// synopsys translate_off
defparam \arithmetic_logic_unit|Mux4~11 .lut_mask = 16'h6222;
defparam \arithmetic_logic_unit|Mux4~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y21_N21
dffeas \reg_file[16][9] (
	.clk(!\Clock~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg_file~26_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file[16][8]~74_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file[16][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file[16][9] .is_wysiwyg = "true";
defparam \reg_file[16][9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y21_N20
cycloneive_lcell_comb \s_bus[9]~106 (
// Equation(s):
// \s_bus[9]~106_combout  = (\ctrl_unit|alu_rnum_src [1] & (((\ctrl_unit|alu_rnum_src [3])))) # (!\ctrl_unit|alu_rnum_src [1] & ((\ctrl_unit|alu_rnum_src [3] & ((\reg_file[13][9]~q ))) # (!\ctrl_unit|alu_rnum_src [3] & (\reg_file[5][9]~q ))))

	.dataa(\ctrl_unit|alu_rnum_src [1]),
	.datab(\reg_file[5][9]~q ),
	.datac(\ctrl_unit|alu_rnum_src [3]),
	.datad(\reg_file[13][9]~q ),
	.cin(gnd),
	.combout(\s_bus[9]~106_combout ),
	.cout());
// synopsys translate_off
defparam \s_bus[9]~106 .lut_mask = 16'hF4A4;
defparam \s_bus[9]~106 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y21_N30
cycloneive_lcell_comb \s_bus[9]~107 (
// Equation(s):
// \s_bus[9]~107_combout  = (\ctrl_unit|alu_rnum_src [1] & ((\s_bus[9]~106_combout  & (\reg_file[15][9]~q )) # (!\s_bus[9]~106_combout  & ((\reg_file[7][9]~q ))))) # (!\ctrl_unit|alu_rnum_src [1] & (((\s_bus[9]~106_combout ))))

	.dataa(\reg_file[15][9]~q ),
	.datab(\reg_file[7][9]~q ),
	.datac(\ctrl_unit|alu_rnum_src [1]),
	.datad(\s_bus[9]~106_combout ),
	.cin(gnd),
	.combout(\s_bus[9]~107_combout ),
	.cout());
// synopsys translate_off
defparam \s_bus[9]~107 .lut_mask = 16'hAFC0;
defparam \s_bus[9]~107 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y19_N16
cycloneive_lcell_comb \s_bus[9]~99 (
// Equation(s):
// \s_bus[9]~99_combout  = (\ctrl_unit|alu_rnum_src [1] & ((\reg_file[3][9]~q ) # ((\ctrl_unit|alu_rnum_src [3])))) # (!\ctrl_unit|alu_rnum_src [1] & (((\reg_file[1][9]~q  & !\ctrl_unit|alu_rnum_src [3]))))

	.dataa(\ctrl_unit|alu_rnum_src [1]),
	.datab(\reg_file[3][9]~q ),
	.datac(\reg_file[1][9]~q ),
	.datad(\ctrl_unit|alu_rnum_src [3]),
	.cin(gnd),
	.combout(\s_bus[9]~99_combout ),
	.cout());
// synopsys translate_off
defparam \s_bus[9]~99 .lut_mask = 16'hAAD8;
defparam \s_bus[9]~99 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y21_N6
cycloneive_lcell_comb \s_bus[9]~100 (
// Equation(s):
// \s_bus[9]~100_combout  = (\ctrl_unit|alu_rnum_src [3] & ((\s_bus[9]~99_combout  & ((\reg_file[11][9]~q ))) # (!\s_bus[9]~99_combout  & (\reg_file[9][9]~q )))) # (!\ctrl_unit|alu_rnum_src [3] & (((\s_bus[9]~99_combout ))))

	.dataa(\ctrl_unit|alu_rnum_src [3]),
	.datab(\reg_file[9][9]~q ),
	.datac(\reg_file[11][9]~q ),
	.datad(\s_bus[9]~99_combout ),
	.cin(gnd),
	.combout(\s_bus[9]~100_combout ),
	.cout());
// synopsys translate_off
defparam \s_bus[9]~100 .lut_mask = 16'hF588;
defparam \s_bus[9]~100 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y21_N14
cycloneive_lcell_comb \s_bus[9]~101 (
// Equation(s):
// \s_bus[9]~101_combout  = (\ctrl_unit|alu_rnum_src [3] & ((\reg_file[12][9]~q ) # ((\ctrl_unit|alu_rnum_src [1])))) # (!\ctrl_unit|alu_rnum_src [3] & (((!\ctrl_unit|alu_rnum_src [1] & \reg_file[4][9]~q ))))

	.dataa(\ctrl_unit|alu_rnum_src [3]),
	.datab(\reg_file[12][9]~q ),
	.datac(\ctrl_unit|alu_rnum_src [1]),
	.datad(\reg_file[4][9]~q ),
	.cin(gnd),
	.combout(\s_bus[9]~101_combout ),
	.cout());
// synopsys translate_off
defparam \s_bus[9]~101 .lut_mask = 16'hADA8;
defparam \s_bus[9]~101 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y21_N8
cycloneive_lcell_comb \s_bus[9]~102 (
// Equation(s):
// \s_bus[9]~102_combout  = (\ctrl_unit|alu_rnum_src [1] & ((\s_bus[9]~101_combout  & (\reg_file[14][9]~q )) # (!\s_bus[9]~101_combout  & ((\reg_file[6][9]~q ))))) # (!\ctrl_unit|alu_rnum_src [1] & (\s_bus[9]~101_combout ))

	.dataa(\ctrl_unit|alu_rnum_src [1]),
	.datab(\s_bus[9]~101_combout ),
	.datac(\reg_file[14][9]~q ),
	.datad(\reg_file[6][9]~q ),
	.cin(gnd),
	.combout(\s_bus[9]~102_combout ),
	.cout());
// synopsys translate_off
defparam \s_bus[9]~102 .lut_mask = 16'hE6C4;
defparam \s_bus[9]~102 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y19_N16
cycloneive_lcell_comb \s_bus[9]~103 (
// Equation(s):
// \s_bus[9]~103_combout  = (\ctrl_unit|alu_rnum_src [1] & ((\reg_file[2][9]~q ) # ((\ctrl_unit|alu_rnum_src [3])))) # (!\ctrl_unit|alu_rnum_src [1] & (((\reg_file[0][9]~q  & !\ctrl_unit|alu_rnum_src [3]))))

	.dataa(\ctrl_unit|alu_rnum_src [1]),
	.datab(\reg_file[2][9]~q ),
	.datac(\reg_file[0][9]~q ),
	.datad(\ctrl_unit|alu_rnum_src [3]),
	.cin(gnd),
	.combout(\s_bus[9]~103_combout ),
	.cout());
// synopsys translate_off
defparam \s_bus[9]~103 .lut_mask = 16'hAAD8;
defparam \s_bus[9]~103 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y21_N18
cycloneive_lcell_comb \s_bus[9]~104 (
// Equation(s):
// \s_bus[9]~104_combout  = (\ctrl_unit|alu_rnum_src [3] & ((\s_bus[9]~103_combout  & (\reg_file[10][9]~q )) # (!\s_bus[9]~103_combout  & ((\reg_file[8][9]~q ))))) # (!\ctrl_unit|alu_rnum_src [3] & (((\s_bus[9]~103_combout ))))

	.dataa(\reg_file[10][9]~q ),
	.datab(\ctrl_unit|alu_rnum_src [3]),
	.datac(\reg_file[8][9]~q ),
	.datad(\s_bus[9]~103_combout ),
	.cin(gnd),
	.combout(\s_bus[9]~104_combout ),
	.cout());
// synopsys translate_off
defparam \s_bus[9]~104 .lut_mask = 16'hBBC0;
defparam \s_bus[9]~104 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y21_N28
cycloneive_lcell_comb \s_bus[9]~105 (
// Equation(s):
// \s_bus[9]~105_combout  = (\ctrl_unit|alu_rnum_src [2] & ((\ctrl_unit|alu_rnum_src [0]) # ((\s_bus[9]~102_combout )))) # (!\ctrl_unit|alu_rnum_src [2] & (!\ctrl_unit|alu_rnum_src [0] & ((\s_bus[9]~104_combout ))))

	.dataa(\ctrl_unit|alu_rnum_src [2]),
	.datab(\ctrl_unit|alu_rnum_src [0]),
	.datac(\s_bus[9]~102_combout ),
	.datad(\s_bus[9]~104_combout ),
	.cin(gnd),
	.combout(\s_bus[9]~105_combout ),
	.cout());
// synopsys translate_off
defparam \s_bus[9]~105 .lut_mask = 16'hB9A8;
defparam \s_bus[9]~105 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y21_N0
cycloneive_lcell_comb \s_bus[9]~108 (
// Equation(s):
// \s_bus[9]~108_combout  = (\ctrl_unit|alu_rnum_src [0] & ((\s_bus[9]~105_combout  & (\s_bus[9]~107_combout )) # (!\s_bus[9]~105_combout  & ((\s_bus[9]~100_combout ))))) # (!\ctrl_unit|alu_rnum_src [0] & (((\s_bus[9]~105_combout ))))

	.dataa(\s_bus[9]~107_combout ),
	.datab(\ctrl_unit|alu_rnum_src [0]),
	.datac(\s_bus[9]~100_combout ),
	.datad(\s_bus[9]~105_combout ),
	.cin(gnd),
	.combout(\s_bus[9]~108_combout ),
	.cout());
// synopsys translate_off
defparam \s_bus[9]~108 .lut_mask = 16'hBBC0;
defparam \s_bus[9]~108 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y21_N20
cycloneive_lcell_comb \arithmetic_logic_unit|Mux11~3 (
// Equation(s):
// \arithmetic_logic_unit|Mux11~3_combout  = (!\ctrl_unit|alu_op [0] & ((\ctrl_unit|alu_rnum_src [4] & (\reg_file[16][9]~q )) # (!\ctrl_unit|alu_rnum_src [4] & ((\s_bus[9]~108_combout )))))

	.dataa(\ctrl_unit|alu_op [0]),
	.datab(\ctrl_unit|alu_rnum_src [4]),
	.datac(\reg_file[16][9]~q ),
	.datad(\s_bus[9]~108_combout ),
	.cin(gnd),
	.combout(\arithmetic_logic_unit|Mux11~3_combout ),
	.cout());
// synopsys translate_off
defparam \arithmetic_logic_unit|Mux11~3 .lut_mask = 16'h5140;
defparam \arithmetic_logic_unit|Mux11~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y23_N6
cycloneive_lcell_comb \arithmetic_logic_unit|Mux11~4 (
// Equation(s):
// \arithmetic_logic_unit|Mux11~4_combout  = (\ctrl_unit|s_bus_ctrl~q ) # ((\arithmetic_logic_unit|Mux11~3_combout ) # ((\ctrl_unit|alu_op [0] & \s_bus[8]~109_combout )))

	.dataa(\ctrl_unit|s_bus_ctrl~q ),
	.datab(\arithmetic_logic_unit|Mux11~3_combout ),
	.datac(\ctrl_unit|alu_op [0]),
	.datad(\s_bus[8]~109_combout ),
	.cin(gnd),
	.combout(\arithmetic_logic_unit|Mux11~4_combout ),
	.cout());
// synopsys translate_off
defparam \arithmetic_logic_unit|Mux11~4 .lut_mask = 16'hFEEE;
defparam \arithmetic_logic_unit|Mux11~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y23_N28
cycloneive_lcell_comb \arithmetic_logic_unit|Mux11~5 (
// Equation(s):
// \arithmetic_logic_unit|Mux11~5_combout  = (!\ctrl_unit|alu_op [2] & ((\ctrl_unit|alu_op [3] & ((\arithmetic_logic_unit|Mux11~4_combout ))) # (!\ctrl_unit|alu_op [3] & (\arithmetic_logic_unit|Mux4~11_combout ))))

	.dataa(\ctrl_unit|alu_op [3]),
	.datab(\ctrl_unit|alu_op [2]),
	.datac(\arithmetic_logic_unit|Mux4~11_combout ),
	.datad(\arithmetic_logic_unit|Mux11~4_combout ),
	.cin(gnd),
	.combout(\arithmetic_logic_unit|Mux11~5_combout ),
	.cout());
// synopsys translate_off
defparam \arithmetic_logic_unit|Mux11~5 .lut_mask = 16'h3210;
defparam \arithmetic_logic_unit|Mux11~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y23_N0
cycloneive_lcell_comb \arithmetic_logic_unit|Mux11~12 (
// Equation(s):
// \arithmetic_logic_unit|Mux11~12_combout  = (\arithmetic_logic_unit|Mux11~5_combout ) # ((!\ctrl_unit|alu_op [3] & (\ctrl_unit|alu_op [2] & \arithmetic_logic_unit|Mux4~13_combout )))

	.dataa(\ctrl_unit|alu_op [3]),
	.datab(\ctrl_unit|alu_op [2]),
	.datac(\arithmetic_logic_unit|Mux4~13_combout ),
	.datad(\arithmetic_logic_unit|Mux11~5_combout ),
	.cin(gnd),
	.combout(\arithmetic_logic_unit|Mux11~12_combout ),
	.cout());
// synopsys translate_off
defparam \arithmetic_logic_unit|Mux11~12 .lut_mask = 16'hFF40;
defparam \arithmetic_logic_unit|Mux11~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y23_N10
cycloneive_lcell_comb \arithmetic_logic_unit|Mux4~16 (
// Equation(s):
// \arithmetic_logic_unit|Mux4~16_combout  = (\s_bus[8]~98_combout  & ((\ctrl_unit|alu_op [0]) # (\ctrl_unit|alu_op [1] $ (!\Mux39~9_combout )))) # (!\s_bus[8]~98_combout  & (!\ctrl_unit|alu_op [0] & (!\ctrl_unit|alu_op [1] & \Mux39~9_combout )))

	.dataa(\s_bus[8]~98_combout ),
	.datab(\ctrl_unit|alu_op [0]),
	.datac(\ctrl_unit|alu_op [1]),
	.datad(\Mux39~9_combout ),
	.cin(gnd),
	.combout(\arithmetic_logic_unit|Mux4~16_combout ),
	.cout());
// synopsys translate_off
defparam \arithmetic_logic_unit|Mux4~16 .lut_mask = 16'hA98A;
defparam \arithmetic_logic_unit|Mux4~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y26_N16
cycloneive_lcell_comb \arithmetic_logic_unit|Mux11~6 (
// Equation(s):
// \arithmetic_logic_unit|Mux11~6_combout  = (\ctrl_unit|alu_op [1] & ((\ctrl_unit|alu_op [2]) # ((\arithmetic_logic_unit|Add1~16_combout )))) # (!\ctrl_unit|alu_op [1] & (!\ctrl_unit|alu_op [2] & ((\arithmetic_logic_unit|sum1[8]~8_combout ))))

	.dataa(\ctrl_unit|alu_op [1]),
	.datab(\ctrl_unit|alu_op [2]),
	.datac(\arithmetic_logic_unit|Add1~16_combout ),
	.datad(\arithmetic_logic_unit|sum1[8]~8_combout ),
	.cin(gnd),
	.combout(\arithmetic_logic_unit|Mux11~6_combout ),
	.cout());
// synopsys translate_off
defparam \arithmetic_logic_unit|Mux11~6 .lut_mask = 16'hB9A8;
defparam \arithmetic_logic_unit|Mux11~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y26_N6
cycloneive_lcell_comb \arithmetic_logic_unit|Mux11~7 (
// Equation(s):
// \arithmetic_logic_unit|Mux11~7_combout  = (\ctrl_unit|alu_op [2] & ((\arithmetic_logic_unit|Mux11~6_combout  & ((\arithmetic_logic_unit|Add4~16_combout ))) # (!\arithmetic_logic_unit|Mux11~6_combout  & (\arithmetic_logic_unit|Add11~16_combout )))) # 
// (!\ctrl_unit|alu_op [2] & (((\arithmetic_logic_unit|Mux11~6_combout ))))

	.dataa(\ctrl_unit|alu_op [2]),
	.datab(\arithmetic_logic_unit|Add11~16_combout ),
	.datac(\arithmetic_logic_unit|Add4~16_combout ),
	.datad(\arithmetic_logic_unit|Mux11~6_combout ),
	.cin(gnd),
	.combout(\arithmetic_logic_unit|Mux11~7_combout ),
	.cout());
// synopsys translate_off
defparam \arithmetic_logic_unit|Mux11~7 .lut_mask = 16'hF588;
defparam \arithmetic_logic_unit|Mux11~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y26_N20
cycloneive_lcell_comb \arithmetic_logic_unit|Mux11~8 (
// Equation(s):
// \arithmetic_logic_unit|Mux11~8_combout  = (\ctrl_unit|alu_op [0] & (\s_bus[8]~98_combout )) # (!\ctrl_unit|alu_op [0] & ((\arithmetic_logic_unit|Mux11~7_combout )))

	.dataa(\s_bus[8]~98_combout ),
	.datab(\ctrl_unit|alu_op [0]),
	.datac(gnd),
	.datad(\arithmetic_logic_unit|Mux11~7_combout ),
	.cin(gnd),
	.combout(\arithmetic_logic_unit|Mux11~8_combout ),
	.cout());
// synopsys translate_off
defparam \arithmetic_logic_unit|Mux11~8 .lut_mask = 16'hBB88;
defparam \arithmetic_logic_unit|Mux11~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y26_N14
cycloneive_lcell_comb \arithmetic_logic_unit|Mux11~9 (
// Equation(s):
// \arithmetic_logic_unit|Mux11~9_combout  = (\ctrl_unit|alu_op [3] & (\ctrl_unit|alu_op [2])) # (!\ctrl_unit|alu_op [3] & ((\arithmetic_logic_unit|Mux11~8_combout )))

	.dataa(gnd),
	.datab(\ctrl_unit|alu_op [3]),
	.datac(\ctrl_unit|alu_op [2]),
	.datad(\arithmetic_logic_unit|Mux11~8_combout ),
	.cin(gnd),
	.combout(\arithmetic_logic_unit|Mux11~9_combout ),
	.cout());
// synopsys translate_off
defparam \arithmetic_logic_unit|Mux11~9 .lut_mask = 16'hF3C0;
defparam \arithmetic_logic_unit|Mux11~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y26_N18
cycloneive_lcell_comb \arithmetic_logic_unit|Reg3~44 (
// Equation(s):
// \arithmetic_logic_unit|Reg3~44_combout  = \arithmetic_logic_unit|sum1[8]~8_combout  $ (((\arithmetic_logic_unit|LessThan2~0_combout ) # ((!\arithmetic_logic_unit|LessThan0~0_combout  & !\arithmetic_logic_unit|LessThan0~1_combout ))))

	.dataa(\arithmetic_logic_unit|sum1[8]~8_combout ),
	.datab(\arithmetic_logic_unit|LessThan2~0_combout ),
	.datac(\arithmetic_logic_unit|LessThan0~0_combout ),
	.datad(\arithmetic_logic_unit|LessThan0~1_combout ),
	.cin(gnd),
	.combout(\arithmetic_logic_unit|Reg3~44_combout ),
	.cout());
// synopsys translate_off
defparam \arithmetic_logic_unit|Reg3~44 .lut_mask = 16'h6665;
defparam \arithmetic_logic_unit|Reg3~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y26_N24
cycloneive_lcell_comb \arithmetic_logic_unit|Mux4~14 (
// Equation(s):
// \arithmetic_logic_unit|Mux4~14_combout  = (\ctrl_unit|alu_op [1] & ((\ctrl_unit|alu_op [0]) # ((\arithmetic_logic_unit|Add11~16_combout )))) # (!\ctrl_unit|alu_op [1] & (!\ctrl_unit|alu_op [0] & ((!\arithmetic_logic_unit|Reg3~44_combout ))))

	.dataa(\ctrl_unit|alu_op [1]),
	.datab(\ctrl_unit|alu_op [0]),
	.datac(\arithmetic_logic_unit|Add11~16_combout ),
	.datad(\arithmetic_logic_unit|Reg3~44_combout ),
	.cin(gnd),
	.combout(\arithmetic_logic_unit|Mux4~14_combout ),
	.cout());
// synopsys translate_off
defparam \arithmetic_logic_unit|Mux4~14 .lut_mask = 16'hA8B9;
defparam \arithmetic_logic_unit|Mux4~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y26_N10
cycloneive_lcell_comb \arithmetic_logic_unit|Mux4~15 (
// Equation(s):
// \arithmetic_logic_unit|Mux4~15_combout  = (\ctrl_unit|alu_op [0] & ((\arithmetic_logic_unit|Mux4~14_combout  & (\s_bus[8]~98_combout )) # (!\arithmetic_logic_unit|Mux4~14_combout  & ((\arithmetic_logic_unit|Reg3 [8]))))) # (!\ctrl_unit|alu_op [0] & 
// (((\arithmetic_logic_unit|Mux4~14_combout ))))

	.dataa(\s_bus[8]~98_combout ),
	.datab(\arithmetic_logic_unit|Reg3 [8]),
	.datac(\ctrl_unit|alu_op [0]),
	.datad(\arithmetic_logic_unit|Mux4~14_combout ),
	.cin(gnd),
	.combout(\arithmetic_logic_unit|Mux4~15_combout ),
	.cout());
// synopsys translate_off
defparam \arithmetic_logic_unit|Mux4~15 .lut_mask = 16'hAFC0;
defparam \arithmetic_logic_unit|Mux4~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y26_N12
cycloneive_lcell_comb \arithmetic_logic_unit|Mux11~10 (
// Equation(s):
// \arithmetic_logic_unit|Mux11~10_combout  = (\ctrl_unit|alu_op [3] & ((\arithmetic_logic_unit|Mux11~9_combout  & (\arithmetic_logic_unit|Mux4~16_combout )) # (!\arithmetic_logic_unit|Mux11~9_combout  & ((\arithmetic_logic_unit|Mux4~15_combout ))))) # 
// (!\ctrl_unit|alu_op [3] & (((\arithmetic_logic_unit|Mux11~9_combout ))))

	.dataa(\arithmetic_logic_unit|Mux4~16_combout ),
	.datab(\ctrl_unit|alu_op [3]),
	.datac(\arithmetic_logic_unit|Mux11~9_combout ),
	.datad(\arithmetic_logic_unit|Mux4~15_combout ),
	.cin(gnd),
	.combout(\arithmetic_logic_unit|Mux11~10_combout ),
	.cout());
// synopsys translate_off
defparam \arithmetic_logic_unit|Mux11~10 .lut_mask = 16'hBCB0;
defparam \arithmetic_logic_unit|Mux11~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y26_N0
cycloneive_lcell_comb \arithmetic_logic_unit|Mux11~11 (
// Equation(s):
// \arithmetic_logic_unit|Mux11~11_combout  = (!\ctrl_unit|alu_op [5] & ((\ctrl_unit|alu_op [4] & (\arithmetic_logic_unit|Mux11~12_combout )) # (!\ctrl_unit|alu_op [4] & ((\arithmetic_logic_unit|Mux11~10_combout )))))

	.dataa(\ctrl_unit|alu_op [5]),
	.datab(\ctrl_unit|alu_op [4]),
	.datac(\arithmetic_logic_unit|Mux11~12_combout ),
	.datad(\arithmetic_logic_unit|Mux11~10_combout ),
	.cin(gnd),
	.combout(\arithmetic_logic_unit|Mux11~11_combout ),
	.cout());
// synopsys translate_off
defparam \arithmetic_logic_unit|Mux11~11 .lut_mask = 16'h5140;
defparam \arithmetic_logic_unit|Mux11~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X82_Y26_N1
dffeas \arithmetic_logic_unit|Reg3[8] (
	.clk(\ctrl_unit|enables[15]~clkctrl_outclk ),
	.d(\arithmetic_logic_unit|Mux11~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\arithmetic_logic_unit|Mux11~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\arithmetic_logic_unit|Reg3 [8]),
	.prn(vcc));
// synopsys translate_off
defparam \arithmetic_logic_unit|Reg3[8] .is_wysiwyg = "true";
defparam \arithmetic_logic_unit|Reg3[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y22_N8
cycloneive_lcell_comb \arithmetic_logic_unit|result[8]~feeder (
// Equation(s):
// \arithmetic_logic_unit|result[8]~feeder_combout  = \arithmetic_logic_unit|Reg3 [8]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\arithmetic_logic_unit|Reg3 [8]),
	.cin(gnd),
	.combout(\arithmetic_logic_unit|result[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \arithmetic_logic_unit|result[8]~feeder .lut_mask = 16'hFF00;
defparam \arithmetic_logic_unit|result[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y22_N9
dffeas \arithmetic_logic_unit|result[8] (
	.clk(\ctrl_unit|enables[15]~clkctrl_outclk ),
	.d(\arithmetic_logic_unit|result[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\arithmetic_logic_unit|result [8]),
	.prn(vcc));
// synopsys translate_off
defparam \arithmetic_logic_unit|result[8] .is_wysiwyg = "true";
defparam \arithmetic_logic_unit|result[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y22_N24
cycloneive_lcell_comb \reg_file~22 (
// Equation(s):
// \reg_file~22_combout  = (\reg_file~1_combout  & ((\reg_file~2_combout  & (\byte_manipulator|dst_out [8])) # (!\reg_file~2_combout  & ((\arithmetic_logic_unit|result [8]))))) # (!\reg_file~1_combout  & (!\reg_file~2_combout ))

	.dataa(\reg_file~1_combout ),
	.datab(\reg_file~2_combout ),
	.datac(\byte_manipulator|dst_out [8]),
	.datad(\arithmetic_logic_unit|result [8]),
	.cin(gnd),
	.combout(\reg_file~22_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file~22 .lut_mask = 16'hB391;
defparam \reg_file~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y30_N12
cycloneive_lcell_comb \mdr[8]~0 (
// Equation(s):
// \mdr[8]~0_combout  = (\reg_file~71_combout  & (\instr_reg[8]~4_combout )) # (!\reg_file~71_combout  & ((\arithmetic_logic_unit|result [8])))

	.dataa(\reg_file~71_combout ),
	.datab(\instr_reg[8]~4_combout ),
	.datac(gnd),
	.datad(\arithmetic_logic_unit|result [8]),
	.cin(gnd),
	.combout(\mdr[8]~0_combout ),
	.cout());
// synopsys translate_off
defparam \mdr[8]~0 .lut_mask = 16'hDD88;
defparam \mdr[8]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y25_N28
cycloneive_lcell_comb \mdr[0]~8 (
// Equation(s):
// \mdr[0]~8_combout  = (\reg_file~71_combout  & ((\instr_reg[0]~11_combout ))) # (!\reg_file~71_combout  & (\arithmetic_logic_unit|result [0]))

	.dataa(\arithmetic_logic_unit|result [0]),
	.datab(\instr_reg[0]~11_combout ),
	.datac(gnd),
	.datad(\reg_file~71_combout ),
	.cin(gnd),
	.combout(\mdr[0]~8_combout ),
	.cout());
// synopsys translate_off
defparam \mdr[0]~8 .lut_mask = 16'hCCAA;
defparam \mdr[0]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y34_N0
cycloneive_ram_block \ram|memory_rtl_0|auto_generated|ram_block1a48 (
	.portawe(\ram|memory_rtl_0|auto_generated|decode2|w_anode894w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\ram|memory_rtl_0|auto_generated|decode3|w_anode894w[3]~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Clock~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({mdr[8]}),
	.portaaddr({\mem_ub_addr[12]~24_combout ,\mem_ub_addr[11]~22_combout ,\mem_ub_addr[10]~20_combout ,\mem_ub_addr[9]~18_combout ,\mem_ub_addr[8]~16_combout ,\mem_ub_addr[7]~14_combout ,\mem_ub_addr[6]~12_combout ,\mem_ub_addr[5]~10_combout ,\mem_ub_addr[4]~8_combout ,
\mem_ub_addr[3]~6_combout ,\mem_ub_addr[2]~4_combout ,\mem_ub_addr[1]~2_combout ,\mem_ub_addr[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({mdr[0]}),
	.portbaddr({mar[12],mar[11],mar[10],mar[9],mar[8],mar[7],mar[6],mar[5],mar[4],mar[3],mar[2],mar[1],mar[0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram|memory_rtl_0|auto_generated|ram_block1a48_PORTADATAOUT_bus ),
	.portbdataout(\ram|memory_rtl_0|auto_generated|ram_block1a48_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \ram|memory_rtl_0|auto_generated|ram_block1a48 .data_interleave_offset_in_bits = 1;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a48 .data_interleave_width_in_bits = 1;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a48 .init_file = "db/xm23_cpu.ram0_memory_e411fb78.hdl.mif";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a48 .init_file_layout = "port_a";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a48 .logical_ram_name = "memory:ram|altsyncram:memory_rtl_0|altsyncram_2s72:auto_generated|ALTSYNCRAM";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a48 .mixed_port_feed_through_mode = "old";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a48 .operation_mode = "bidir_dual_port";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a48 .port_a_address_clear = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a48 .port_a_address_width = 13;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a48 .port_a_byte_enable_clock = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a48 .port_a_data_out_clear = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a48 .port_a_data_out_clock = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a48 .port_a_data_width = 1;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a48 .port_a_first_address = 0;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a48 .port_a_first_bit_number = 0;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a48 .port_a_last_address = 8191;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a48 .port_a_logical_ram_depth = 65536;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a48 .port_a_logical_ram_width = 8;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a48 .port_a_read_during_write_mode = "old_data";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a48 .port_b_address_clear = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a48 .port_b_address_clock = "clock0";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a48 .port_b_address_width = 13;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a48 .port_b_data_in_clock = "clock0";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a48 .port_b_data_out_clear = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a48 .port_b_data_out_clock = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a48 .port_b_data_width = 1;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a48 .port_b_first_address = 0;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a48 .port_b_first_bit_number = 0;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a48 .port_b_last_address = 8191;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a48 .port_b_logical_ram_depth = 65536;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a48 .port_b_logical_ram_width = 8;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a48 .port_b_read_during_write_mode = "old_data";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a48 .port_b_read_enable_clock = "clock0";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a48 .port_b_write_enable_clock = "clock0";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a48 .ram_block_type = "M9K";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a48 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a48 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a48 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a48 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X51_Y30_N0
cycloneive_ram_block \ram|memory_rtl_0|auto_generated|ram_block1a56 (
	.portawe(\ram|memory_rtl_0|auto_generated|decode2|w_anode904w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\ram|memory_rtl_0|auto_generated|decode3|w_anode904w[3]~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Clock~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({mdr[8]}),
	.portaaddr({\mem_ub_addr[12]~24_combout ,\mem_ub_addr[11]~22_combout ,\mem_ub_addr[10]~20_combout ,\mem_ub_addr[9]~18_combout ,\mem_ub_addr[8]~16_combout ,\mem_ub_addr[7]~14_combout ,\mem_ub_addr[6]~12_combout ,\mem_ub_addr[5]~10_combout ,\mem_ub_addr[4]~8_combout ,
\mem_ub_addr[3]~6_combout ,\mem_ub_addr[2]~4_combout ,\mem_ub_addr[1]~2_combout ,\mem_ub_addr[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({mdr[0]}),
	.portbaddr({mar[12],mar[11],mar[10],mar[9],mar[8],mar[7],mar[6],mar[5],mar[4],mar[3],mar[2],mar[1],mar[0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram|memory_rtl_0|auto_generated|ram_block1a56_PORTADATAOUT_bus ),
	.portbdataout(\ram|memory_rtl_0|auto_generated|ram_block1a56_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \ram|memory_rtl_0|auto_generated|ram_block1a56 .data_interleave_offset_in_bits = 1;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a56 .data_interleave_width_in_bits = 1;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a56 .init_file = "db/xm23_cpu.ram0_memory_e411fb78.hdl.mif";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a56 .init_file_layout = "port_a";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a56 .logical_ram_name = "memory:ram|altsyncram:memory_rtl_0|altsyncram_2s72:auto_generated|ALTSYNCRAM";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a56 .mixed_port_feed_through_mode = "old";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a56 .operation_mode = "bidir_dual_port";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a56 .port_a_address_clear = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a56 .port_a_address_width = 13;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a56 .port_a_byte_enable_clock = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a56 .port_a_data_out_clear = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a56 .port_a_data_out_clock = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a56 .port_a_data_width = 1;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a56 .port_a_first_address = 0;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a56 .port_a_first_bit_number = 0;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a56 .port_a_last_address = 8191;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a56 .port_a_logical_ram_depth = 65536;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a56 .port_a_logical_ram_width = 8;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a56 .port_a_read_during_write_mode = "old_data";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a56 .port_b_address_clear = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a56 .port_b_address_clock = "clock0";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a56 .port_b_address_width = 13;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a56 .port_b_data_in_clock = "clock0";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a56 .port_b_data_out_clear = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a56 .port_b_data_out_clock = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a56 .port_b_data_width = 1;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a56 .port_b_first_address = 0;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a56 .port_b_first_bit_number = 0;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a56 .port_b_last_address = 8191;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a56 .port_b_logical_ram_depth = 65536;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a56 .port_b_logical_ram_width = 8;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a56 .port_b_read_during_write_mode = "old_data";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a56 .port_b_read_enable_clock = "clock0";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a56 .port_b_write_enable_clock = "clock0";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a56 .ram_block_type = "M9K";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a56 .mem_init3 = 2048'hC0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a56 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a56 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a56 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X52_Y30_N28
cycloneive_lcell_comb \ram|memory_rtl_0|auto_generated|mux5|result_node[0]~4 (
// Equation(s):
// \ram|memory_rtl_0|auto_generated|mux5|result_node[0]~4_combout  = (\ram|memory_rtl_0|auto_generated|address_reg_b [1] & ((\ram|memory_rtl_0|auto_generated|address_reg_b [0] & ((\ram|memory_rtl_0|auto_generated|ram_block1a56~PORTBDATAOUT0 ))) # 
// (!\ram|memory_rtl_0|auto_generated|address_reg_b [0] & (\ram|memory_rtl_0|auto_generated|ram_block1a48~PORTBDATAOUT0 ))))

	.dataa(\ram|memory_rtl_0|auto_generated|address_reg_b [1]),
	.datab(\ram|memory_rtl_0|auto_generated|address_reg_b [0]),
	.datac(\ram|memory_rtl_0|auto_generated|ram_block1a48~PORTBDATAOUT0 ),
	.datad(\ram|memory_rtl_0|auto_generated|ram_block1a56~PORTBDATAOUT0 ),
	.cin(gnd),
	.combout(\ram|memory_rtl_0|auto_generated|mux5|result_node[0]~4_combout ),
	.cout());
// synopsys translate_off
defparam \ram|memory_rtl_0|auto_generated|mux5|result_node[0]~4 .lut_mask = 16'hA820;
defparam \ram|memory_rtl_0|auto_generated|mux5|result_node[0]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y38_N0
cycloneive_ram_block \ram|memory_rtl_0|auto_generated|ram_block1a40 (
	.portawe(\ram|memory_rtl_0|auto_generated|decode2|w_anode884w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\ram|memory_rtl_0|auto_generated|decode3|w_anode884w[3]~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Clock~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({mdr[8]}),
	.portaaddr({\mem_ub_addr[12]~24_combout ,\mem_ub_addr[11]~22_combout ,\mem_ub_addr[10]~20_combout ,\mem_ub_addr[9]~18_combout ,\mem_ub_addr[8]~16_combout ,\mem_ub_addr[7]~14_combout ,\mem_ub_addr[6]~12_combout ,\mem_ub_addr[5]~10_combout ,\mem_ub_addr[4]~8_combout ,
\mem_ub_addr[3]~6_combout ,\mem_ub_addr[2]~4_combout ,\mem_ub_addr[1]~2_combout ,\mem_ub_addr[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({mdr[0]}),
	.portbaddr({mar[12],mar[11],mar[10],mar[9],mar[8],mar[7],mar[6],mar[5],mar[4],mar[3],mar[2],mar[1],mar[0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram|memory_rtl_0|auto_generated|ram_block1a40_PORTADATAOUT_bus ),
	.portbdataout(\ram|memory_rtl_0|auto_generated|ram_block1a40_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \ram|memory_rtl_0|auto_generated|ram_block1a40 .data_interleave_offset_in_bits = 1;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a40 .data_interleave_width_in_bits = 1;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a40 .init_file = "db/xm23_cpu.ram0_memory_e411fb78.hdl.mif";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a40 .init_file_layout = "port_a";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a40 .logical_ram_name = "memory:ram|altsyncram:memory_rtl_0|altsyncram_2s72:auto_generated|ALTSYNCRAM";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a40 .mixed_port_feed_through_mode = "old";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a40 .operation_mode = "bidir_dual_port";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a40 .port_a_address_clear = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a40 .port_a_address_width = 13;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a40 .port_a_byte_enable_clock = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a40 .port_a_data_out_clear = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a40 .port_a_data_out_clock = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a40 .port_a_data_width = 1;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a40 .port_a_first_address = 0;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a40 .port_a_first_bit_number = 0;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a40 .port_a_last_address = 8191;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a40 .port_a_logical_ram_depth = 65536;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a40 .port_a_logical_ram_width = 8;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a40 .port_a_read_during_write_mode = "old_data";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a40 .port_b_address_clear = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a40 .port_b_address_clock = "clock0";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a40 .port_b_address_width = 13;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a40 .port_b_data_in_clock = "clock0";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a40 .port_b_data_out_clear = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a40 .port_b_data_out_clock = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a40 .port_b_data_width = 1;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a40 .port_b_first_address = 0;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a40 .port_b_first_bit_number = 0;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a40 .port_b_last_address = 8191;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a40 .port_b_logical_ram_depth = 65536;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a40 .port_b_logical_ram_width = 8;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a40 .port_b_read_during_write_mode = "old_data";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a40 .port_b_read_enable_clock = "clock0";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a40 .port_b_write_enable_clock = "clock0";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a40 .ram_block_type = "M9K";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a40 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a40 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a40 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a40 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X78_Y36_N0
cycloneive_ram_block \ram|memory_rtl_0|auto_generated|ram_block1a32 (
	.portawe(\ram|memory_rtl_0|auto_generated|decode2|w_anode874w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\ram|memory_rtl_0|auto_generated|decode3|w_anode874w[3]~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Clock~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({mdr[8]}),
	.portaaddr({\mem_ub_addr[12]~24_combout ,\mem_ub_addr[11]~22_combout ,\mem_ub_addr[10]~20_combout ,\mem_ub_addr[9]~18_combout ,\mem_ub_addr[8]~16_combout ,\mem_ub_addr[7]~14_combout ,\mem_ub_addr[6]~12_combout ,\mem_ub_addr[5]~10_combout ,\mem_ub_addr[4]~8_combout ,
\mem_ub_addr[3]~6_combout ,\mem_ub_addr[2]~4_combout ,\mem_ub_addr[1]~2_combout ,\mem_ub_addr[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({mdr[0]}),
	.portbaddr({mar[12],mar[11],mar[10],mar[9],mar[8],mar[7],mar[6],mar[5],mar[4],mar[3],mar[2],mar[1],mar[0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram|memory_rtl_0|auto_generated|ram_block1a32_PORTADATAOUT_bus ),
	.portbdataout(\ram|memory_rtl_0|auto_generated|ram_block1a32_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \ram|memory_rtl_0|auto_generated|ram_block1a32 .data_interleave_offset_in_bits = 1;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a32 .data_interleave_width_in_bits = 1;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a32 .init_file = "db/xm23_cpu.ram0_memory_e411fb78.hdl.mif";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a32 .init_file_layout = "port_a";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a32 .logical_ram_name = "memory:ram|altsyncram:memory_rtl_0|altsyncram_2s72:auto_generated|ALTSYNCRAM";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a32 .mixed_port_feed_through_mode = "old";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a32 .operation_mode = "bidir_dual_port";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a32 .port_a_address_clear = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a32 .port_a_address_width = 13;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a32 .port_a_byte_enable_clock = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a32 .port_a_data_out_clear = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a32 .port_a_data_out_clock = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a32 .port_a_data_width = 1;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a32 .port_a_first_address = 0;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a32 .port_a_first_bit_number = 0;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a32 .port_a_last_address = 8191;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a32 .port_a_logical_ram_depth = 65536;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a32 .port_a_logical_ram_width = 8;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a32 .port_a_read_during_write_mode = "old_data";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a32 .port_b_address_clear = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a32 .port_b_address_clock = "clock0";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a32 .port_b_address_width = 13;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a32 .port_b_data_in_clock = "clock0";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a32 .port_b_data_out_clear = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a32 .port_b_data_out_clock = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a32 .port_b_data_width = 1;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a32 .port_b_first_address = 0;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a32 .port_b_first_bit_number = 0;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a32 .port_b_last_address = 8191;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a32 .port_b_logical_ram_depth = 65536;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a32 .port_b_logical_ram_width = 8;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a32 .port_b_read_during_write_mode = "old_data";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a32 .port_b_read_enable_clock = "clock0";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a32 .port_b_write_enable_clock = "clock0";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a32 .ram_block_type = "M9K";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a32 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a32 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a32 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a32 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X72_Y25_N8
cycloneive_lcell_comb \ram|memory_rtl_0|auto_generated|mux5|result_node[0]~3 (
// Equation(s):
// \ram|memory_rtl_0|auto_generated|mux5|result_node[0]~3_combout  = (!\ram|memory_rtl_0|auto_generated|address_reg_b [1] & ((\ram|memory_rtl_0|auto_generated|address_reg_b [0] & (\ram|memory_rtl_0|auto_generated|ram_block1a40~PORTBDATAOUT0 )) # 
// (!\ram|memory_rtl_0|auto_generated|address_reg_b [0] & ((\ram|memory_rtl_0|auto_generated|ram_block1a32~PORTBDATAOUT0 )))))

	.dataa(\ram|memory_rtl_0|auto_generated|address_reg_b [0]),
	.datab(\ram|memory_rtl_0|auto_generated|address_reg_b [1]),
	.datac(\ram|memory_rtl_0|auto_generated|ram_block1a40~PORTBDATAOUT0 ),
	.datad(\ram|memory_rtl_0|auto_generated|ram_block1a32~PORTBDATAOUT0 ),
	.cin(gnd),
	.combout(\ram|memory_rtl_0|auto_generated|mux5|result_node[0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \ram|memory_rtl_0|auto_generated|mux5|result_node[0]~3 .lut_mask = 16'h3120;
defparam \ram|memory_rtl_0|auto_generated|mux5|result_node[0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y28_N0
cycloneive_ram_block \ram|memory_rtl_0|auto_generated|ram_block1a8 (
	.portawe(\ram|memory_rtl_0|auto_generated|decode2|w_anode844w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\ram|memory_rtl_0|auto_generated|decode3|w_anode844w[3]~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Clock~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({mdr[8]}),
	.portaaddr({\mem_ub_addr[12]~24_combout ,\mem_ub_addr[11]~22_combout ,\mem_ub_addr[10]~20_combout ,\mem_ub_addr[9]~18_combout ,\mem_ub_addr[8]~16_combout ,\mem_ub_addr[7]~14_combout ,\mem_ub_addr[6]~12_combout ,\mem_ub_addr[5]~10_combout ,\mem_ub_addr[4]~8_combout ,
\mem_ub_addr[3]~6_combout ,\mem_ub_addr[2]~4_combout ,\mem_ub_addr[1]~2_combout ,\mem_ub_addr[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({mdr[0]}),
	.portbaddr({mar[12],mar[11],mar[10],mar[9],mar[8],mar[7],mar[6],mar[5],mar[4],mar[3],mar[2],mar[1],mar[0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram|memory_rtl_0|auto_generated|ram_block1a8_PORTADATAOUT_bus ),
	.portbdataout(\ram|memory_rtl_0|auto_generated|ram_block1a8_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \ram|memory_rtl_0|auto_generated|ram_block1a8 .data_interleave_offset_in_bits = 1;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a8 .data_interleave_width_in_bits = 1;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a8 .init_file = "db/xm23_cpu.ram0_memory_e411fb78.hdl.mif";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a8 .init_file_layout = "port_a";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a8 .logical_ram_name = "memory:ram|altsyncram:memory_rtl_0|altsyncram_2s72:auto_generated|ALTSYNCRAM";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a8 .mixed_port_feed_through_mode = "old";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a8 .operation_mode = "bidir_dual_port";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a8 .port_a_address_clear = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a8 .port_a_address_width = 13;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a8 .port_a_byte_enable_clock = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a8 .port_a_data_out_clear = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a8 .port_a_data_out_clock = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a8 .port_a_data_width = 1;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a8 .port_a_first_address = 0;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a8 .port_a_first_bit_number = 0;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a8 .port_a_last_address = 8191;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a8 .port_a_logical_ram_depth = 65536;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a8 .port_a_logical_ram_width = 8;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a8 .port_a_read_during_write_mode = "old_data";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a8 .port_b_address_clear = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a8 .port_b_address_clock = "clock0";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a8 .port_b_address_width = 13;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a8 .port_b_data_in_clock = "clock0";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a8 .port_b_data_out_clear = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a8 .port_b_data_out_clock = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a8 .port_b_data_width = 1;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a8 .port_b_first_address = 0;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a8 .port_b_first_bit_number = 0;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a8 .port_b_last_address = 8191;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a8 .port_b_logical_ram_depth = 65536;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a8 .port_b_logical_ram_width = 8;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a8 .port_b_read_during_write_mode = "old_data";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a8 .port_b_read_enable_clock = "clock0";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a8 .port_b_write_enable_clock = "clock0";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a8 .ram_block_type = "M9K";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a8 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a8 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a8 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a8 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X78_Y31_N0
cycloneive_ram_block \ram|memory_rtl_0|auto_generated|ram_block1a0 (
	.portawe(\ram|memory_rtl_0|auto_generated|decode2|w_anode827w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\ram|memory_rtl_0|auto_generated|decode3|w_anode827w[3]~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Clock~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({mdr[8]}),
	.portaaddr({\mem_ub_addr[12]~24_combout ,\mem_ub_addr[11]~22_combout ,\mem_ub_addr[10]~20_combout ,\mem_ub_addr[9]~18_combout ,\mem_ub_addr[8]~16_combout ,\mem_ub_addr[7]~14_combout ,\mem_ub_addr[6]~12_combout ,\mem_ub_addr[5]~10_combout ,\mem_ub_addr[4]~8_combout ,
\mem_ub_addr[3]~6_combout ,\mem_ub_addr[2]~4_combout ,\mem_ub_addr[1]~2_combout ,\mem_ub_addr[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({mdr[0]}),
	.portbaddr({mar[12],mar[11],mar[10],mar[9],mar[8],mar[7],mar[6],mar[5],mar[4],mar[3],mar[2],mar[1],mar[0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram|memory_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout(\ram|memory_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \ram|memory_rtl_0|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a0 .init_file = "db/xm23_cpu.ram0_memory_e411fb78.hdl.mif";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a0 .logical_ram_name = "memory:ram|altsyncram:memory_rtl_0|altsyncram_2s72:auto_generated|ALTSYNCRAM";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "old";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a0 .operation_mode = "bidir_dual_port";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a0 .port_a_address_width = 13;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a0 .port_a_data_width = 1;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a0 .port_a_last_address = 8191;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 65536;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_width = 8;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "old_data";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a0 .port_b_address_clock = "clock0";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a0 .port_b_address_width = 13;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a0 .port_b_data_in_clock = "clock0";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clock = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a0 .port_b_data_width = 1;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a0 .port_b_last_address = 8191;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 65536;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_width = 8;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a0 .port_b_read_during_write_mode = "old_data";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a0 .port_b_read_enable_clock = "clock0";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a0 .port_b_write_enable_clock = "clock0";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a0 .ram_block_type = "M9K";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a0 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a0 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000354;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a0 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a0 .mem_init0 = 2048'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003598C3D3333331144;
// synopsys translate_on

// Location: LCCOMB_X72_Y25_N4
cycloneive_lcell_comb \ram|memory_rtl_0|auto_generated|mux5|result_node[0]~0 (
// Equation(s):
// \ram|memory_rtl_0|auto_generated|mux5|result_node[0]~0_combout  = (!\ram|memory_rtl_0|auto_generated|address_reg_b [1] & ((\ram|memory_rtl_0|auto_generated|address_reg_b [0] & (\ram|memory_rtl_0|auto_generated|ram_block1a8~PORTBDATAOUT0 )) # 
// (!\ram|memory_rtl_0|auto_generated|address_reg_b [0] & ((\ram|memory_rtl_0|auto_generated|ram_block1a0~PORTBDATAOUT0 )))))

	.dataa(\ram|memory_rtl_0|auto_generated|address_reg_b [0]),
	.datab(\ram|memory_rtl_0|auto_generated|address_reg_b [1]),
	.datac(\ram|memory_rtl_0|auto_generated|ram_block1a8~PORTBDATAOUT0 ),
	.datad(\ram|memory_rtl_0|auto_generated|ram_block1a0~PORTBDATAOUT0 ),
	.cin(gnd),
	.combout(\ram|memory_rtl_0|auto_generated|mux5|result_node[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \ram|memory_rtl_0|auto_generated|mux5|result_node[0]~0 .lut_mask = 16'h3120;
defparam \ram|memory_rtl_0|auto_generated|mux5|result_node[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y34_N0
cycloneive_ram_block \ram|memory_rtl_0|auto_generated|ram_block1a16 (
	.portawe(\ram|memory_rtl_0|auto_generated|decode2|w_anode854w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\ram|memory_rtl_0|auto_generated|decode3|w_anode854w[3]~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Clock~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({mdr[8]}),
	.portaaddr({\mem_ub_addr[12]~24_combout ,\mem_ub_addr[11]~22_combout ,\mem_ub_addr[10]~20_combout ,\mem_ub_addr[9]~18_combout ,\mem_ub_addr[8]~16_combout ,\mem_ub_addr[7]~14_combout ,\mem_ub_addr[6]~12_combout ,\mem_ub_addr[5]~10_combout ,\mem_ub_addr[4]~8_combout ,
\mem_ub_addr[3]~6_combout ,\mem_ub_addr[2]~4_combout ,\mem_ub_addr[1]~2_combout ,\mem_ub_addr[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({mdr[0]}),
	.portbaddr({mar[12],mar[11],mar[10],mar[9],mar[8],mar[7],mar[6],mar[5],mar[4],mar[3],mar[2],mar[1],mar[0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram|memory_rtl_0|auto_generated|ram_block1a16_PORTADATAOUT_bus ),
	.portbdataout(\ram|memory_rtl_0|auto_generated|ram_block1a16_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \ram|memory_rtl_0|auto_generated|ram_block1a16 .data_interleave_offset_in_bits = 1;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a16 .data_interleave_width_in_bits = 1;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a16 .init_file = "db/xm23_cpu.ram0_memory_e411fb78.hdl.mif";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a16 .init_file_layout = "port_a";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a16 .logical_ram_name = "memory:ram|altsyncram:memory_rtl_0|altsyncram_2s72:auto_generated|ALTSYNCRAM";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a16 .mixed_port_feed_through_mode = "old";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a16 .operation_mode = "bidir_dual_port";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a16 .port_a_address_clear = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a16 .port_a_address_width = 13;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a16 .port_a_byte_enable_clock = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a16 .port_a_data_out_clear = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a16 .port_a_data_out_clock = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a16 .port_a_data_width = 1;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a16 .port_a_first_address = 0;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a16 .port_a_first_bit_number = 0;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a16 .port_a_last_address = 8191;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a16 .port_a_logical_ram_depth = 65536;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a16 .port_a_logical_ram_width = 8;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a16 .port_a_read_during_write_mode = "old_data";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a16 .port_b_address_clear = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a16 .port_b_address_clock = "clock0";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a16 .port_b_address_width = 13;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a16 .port_b_data_in_clock = "clock0";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a16 .port_b_data_out_clear = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a16 .port_b_data_out_clock = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a16 .port_b_data_width = 1;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a16 .port_b_first_address = 0;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a16 .port_b_first_bit_number = 0;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a16 .port_b_last_address = 8191;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a16 .port_b_logical_ram_depth = 65536;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a16 .port_b_logical_ram_width = 8;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a16 .port_b_read_during_write_mode = "old_data";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a16 .port_b_read_enable_clock = "clock0";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a16 .port_b_write_enable_clock = "clock0";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a16 .ram_block_type = "M9K";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a16 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a16 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a16 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a16 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X78_Y33_N0
cycloneive_ram_block \ram|memory_rtl_0|auto_generated|ram_block1a24 (
	.portawe(\ram|memory_rtl_0|auto_generated|decode2|w_anode864w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\ram|memory_rtl_0|auto_generated|decode3|w_anode864w[3]~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Clock~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({mdr[8]}),
	.portaaddr({\mem_ub_addr[12]~24_combout ,\mem_ub_addr[11]~22_combout ,\mem_ub_addr[10]~20_combout ,\mem_ub_addr[9]~18_combout ,\mem_ub_addr[8]~16_combout ,\mem_ub_addr[7]~14_combout ,\mem_ub_addr[6]~12_combout ,\mem_ub_addr[5]~10_combout ,\mem_ub_addr[4]~8_combout ,
\mem_ub_addr[3]~6_combout ,\mem_ub_addr[2]~4_combout ,\mem_ub_addr[1]~2_combout ,\mem_ub_addr[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({mdr[0]}),
	.portbaddr({mar[12],mar[11],mar[10],mar[9],mar[8],mar[7],mar[6],mar[5],mar[4],mar[3],mar[2],mar[1],mar[0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram|memory_rtl_0|auto_generated|ram_block1a24_PORTADATAOUT_bus ),
	.portbdataout(\ram|memory_rtl_0|auto_generated|ram_block1a24_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \ram|memory_rtl_0|auto_generated|ram_block1a24 .data_interleave_offset_in_bits = 1;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a24 .data_interleave_width_in_bits = 1;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a24 .init_file = "db/xm23_cpu.ram0_memory_e411fb78.hdl.mif";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a24 .init_file_layout = "port_a";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a24 .logical_ram_name = "memory:ram|altsyncram:memory_rtl_0|altsyncram_2s72:auto_generated|ALTSYNCRAM";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a24 .mixed_port_feed_through_mode = "old";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a24 .operation_mode = "bidir_dual_port";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a24 .port_a_address_clear = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a24 .port_a_address_width = 13;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a24 .port_a_byte_enable_clock = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a24 .port_a_data_out_clear = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a24 .port_a_data_out_clock = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a24 .port_a_data_width = 1;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a24 .port_a_first_address = 0;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a24 .port_a_first_bit_number = 0;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a24 .port_a_last_address = 8191;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a24 .port_a_logical_ram_depth = 65536;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a24 .port_a_logical_ram_width = 8;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a24 .port_a_read_during_write_mode = "old_data";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a24 .port_b_address_clear = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a24 .port_b_address_clock = "clock0";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a24 .port_b_address_width = 13;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a24 .port_b_data_in_clock = "clock0";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a24 .port_b_data_out_clear = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a24 .port_b_data_out_clock = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a24 .port_b_data_width = 1;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a24 .port_b_first_address = 0;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a24 .port_b_first_bit_number = 0;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a24 .port_b_last_address = 8191;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a24 .port_b_logical_ram_depth = 65536;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a24 .port_b_logical_ram_width = 8;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a24 .port_b_read_during_write_mode = "old_data";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a24 .port_b_read_enable_clock = "clock0";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a24 .port_b_write_enable_clock = "clock0";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a24 .ram_block_type = "M9K";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a24 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a24 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a24 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a24 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X77_Y34_N28
cycloneive_lcell_comb \ram|memory_rtl_0|auto_generated|mux5|result_node[0]~1 (
// Equation(s):
// \ram|memory_rtl_0|auto_generated|mux5|result_node[0]~1_combout  = (\ram|memory_rtl_0|auto_generated|address_reg_b [1] & ((\ram|memory_rtl_0|auto_generated|address_reg_b [0] & ((\ram|memory_rtl_0|auto_generated|ram_block1a24~PORTBDATAOUT0 ))) # 
// (!\ram|memory_rtl_0|auto_generated|address_reg_b [0] & (\ram|memory_rtl_0|auto_generated|ram_block1a16~PORTBDATAOUT0 ))))

	.dataa(\ram|memory_rtl_0|auto_generated|address_reg_b [0]),
	.datab(\ram|memory_rtl_0|auto_generated|address_reg_b [1]),
	.datac(\ram|memory_rtl_0|auto_generated|ram_block1a16~PORTBDATAOUT0 ),
	.datad(\ram|memory_rtl_0|auto_generated|ram_block1a24~PORTBDATAOUT0 ),
	.cin(gnd),
	.combout(\ram|memory_rtl_0|auto_generated|mux5|result_node[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \ram|memory_rtl_0|auto_generated|mux5|result_node[0]~1 .lut_mask = 16'hC840;
defparam \ram|memory_rtl_0|auto_generated|mux5|result_node[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y25_N6
cycloneive_lcell_comb \ram|memory_rtl_0|auto_generated|mux5|result_node[0]~2 (
// Equation(s):
// \ram|memory_rtl_0|auto_generated|mux5|result_node[0]~2_combout  = (!\ram|memory_rtl_0|auto_generated|address_reg_b [2] & ((\ram|memory_rtl_0|auto_generated|mux5|result_node[0]~0_combout ) # (\ram|memory_rtl_0|auto_generated|mux5|result_node[0]~1_combout 
// )))

	.dataa(gnd),
	.datab(\ram|memory_rtl_0|auto_generated|address_reg_b [2]),
	.datac(\ram|memory_rtl_0|auto_generated|mux5|result_node[0]~0_combout ),
	.datad(\ram|memory_rtl_0|auto_generated|mux5|result_node[0]~1_combout ),
	.cin(gnd),
	.combout(\ram|memory_rtl_0|auto_generated|mux5|result_node[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \ram|memory_rtl_0|auto_generated|mux5|result_node[0]~2 .lut_mask = 16'h3330;
defparam \ram|memory_rtl_0|auto_generated|mux5|result_node[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y25_N30
cycloneive_lcell_comb \ram|memory_rtl_0|auto_generated|mux5|result_node[0]~5 (
// Equation(s):
// \ram|memory_rtl_0|auto_generated|mux5|result_node[0]~5_combout  = (\ram|memory_rtl_0|auto_generated|mux5|result_node[0]~2_combout ) # ((\ram|memory_rtl_0|auto_generated|address_reg_b [2] & ((\ram|memory_rtl_0|auto_generated|mux5|result_node[0]~4_combout ) 
// # (\ram|memory_rtl_0|auto_generated|mux5|result_node[0]~3_combout ))))

	.dataa(\ram|memory_rtl_0|auto_generated|address_reg_b [2]),
	.datab(\ram|memory_rtl_0|auto_generated|mux5|result_node[0]~4_combout ),
	.datac(\ram|memory_rtl_0|auto_generated|mux5|result_node[0]~3_combout ),
	.datad(\ram|memory_rtl_0|auto_generated|mux5|result_node[0]~2_combout ),
	.cin(gnd),
	.combout(\ram|memory_rtl_0|auto_generated|mux5|result_node[0]~5_combout ),
	.cout());
// synopsys translate_off
defparam \ram|memory_rtl_0|auto_generated|mux5|result_node[0]~5 .lut_mask = 16'hFFA8;
defparam \ram|memory_rtl_0|auto_generated|mux5|result_node[0]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y25_N29
dffeas \mdr[0] (
	.clk(!\Clock~clkctrl_outclk ),
	.d(\mdr[0]~8_combout ),
	.asdata(\ram|memory_rtl_0|auto_generated|mux5|result_node[0]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\mdr[1]~16_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(mdr[0]),
	.prn(vcc));
// synopsys translate_off
defparam \mdr[0] .is_wysiwyg = "true";
defparam \mdr[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y30_N6
cycloneive_lcell_comb \ram|memory_rtl_0|auto_generated|mux4|result_node[0]~4 (
// Equation(s):
// \ram|memory_rtl_0|auto_generated|mux4|result_node[0]~4_combout  = (\ram|memory_rtl_0|auto_generated|address_reg_a [1] & ((\ram|memory_rtl_0|auto_generated|address_reg_a [0] & (\ram|memory_rtl_0|auto_generated|ram_block1a56~portadataout )) # 
// (!\ram|memory_rtl_0|auto_generated|address_reg_a [0] & ((\ram|memory_rtl_0|auto_generated|ram_block1a48~portadataout )))))

	.dataa(\ram|memory_rtl_0|auto_generated|address_reg_a [0]),
	.datab(\ram|memory_rtl_0|auto_generated|address_reg_a [1]),
	.datac(\ram|memory_rtl_0|auto_generated|ram_block1a56~portadataout ),
	.datad(\ram|memory_rtl_0|auto_generated|ram_block1a48~portadataout ),
	.cin(gnd),
	.combout(\ram|memory_rtl_0|auto_generated|mux4|result_node[0]~4_combout ),
	.cout());
// synopsys translate_off
defparam \ram|memory_rtl_0|auto_generated|mux4|result_node[0]~4 .lut_mask = 16'hC480;
defparam \ram|memory_rtl_0|auto_generated|mux4|result_node[0]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y30_N14
cycloneive_lcell_comb \ram|memory_rtl_0|auto_generated|mux4|result_node[0]~3 (
// Equation(s):
// \ram|memory_rtl_0|auto_generated|mux4|result_node[0]~3_combout  = (!\ram|memory_rtl_0|auto_generated|address_reg_a [1] & ((\ram|memory_rtl_0|auto_generated|address_reg_a [0] & (\ram|memory_rtl_0|auto_generated|ram_block1a40~portadataout )) # 
// (!\ram|memory_rtl_0|auto_generated|address_reg_a [0] & ((\ram|memory_rtl_0|auto_generated|ram_block1a32~portadataout )))))

	.dataa(\ram|memory_rtl_0|auto_generated|address_reg_a [1]),
	.datab(\ram|memory_rtl_0|auto_generated|address_reg_a [0]),
	.datac(\ram|memory_rtl_0|auto_generated|ram_block1a40~portadataout ),
	.datad(\ram|memory_rtl_0|auto_generated|ram_block1a32~portadataout ),
	.cin(gnd),
	.combout(\ram|memory_rtl_0|auto_generated|mux4|result_node[0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \ram|memory_rtl_0|auto_generated|mux4|result_node[0]~3 .lut_mask = 16'h5140;
defparam \ram|memory_rtl_0|auto_generated|mux4|result_node[0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y30_N30
cycloneive_lcell_comb \ram|memory_rtl_0|auto_generated|mux4|result_node[0]~1 (
// Equation(s):
// \ram|memory_rtl_0|auto_generated|mux4|result_node[0]~1_combout  = (\ram|memory_rtl_0|auto_generated|address_reg_a [1] & ((\ram|memory_rtl_0|auto_generated|address_reg_a [0] & (\ram|memory_rtl_0|auto_generated|ram_block1a24~portadataout )) # 
// (!\ram|memory_rtl_0|auto_generated|address_reg_a [0] & ((\ram|memory_rtl_0|auto_generated|ram_block1a16~portadataout )))))

	.dataa(\ram|memory_rtl_0|auto_generated|address_reg_a [1]),
	.datab(\ram|memory_rtl_0|auto_generated|address_reg_a [0]),
	.datac(\ram|memory_rtl_0|auto_generated|ram_block1a24~portadataout ),
	.datad(\ram|memory_rtl_0|auto_generated|ram_block1a16~portadataout ),
	.cin(gnd),
	.combout(\ram|memory_rtl_0|auto_generated|mux4|result_node[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \ram|memory_rtl_0|auto_generated|mux4|result_node[0]~1 .lut_mask = 16'hA280;
defparam \ram|memory_rtl_0|auto_generated|mux4|result_node[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y30_N0
cycloneive_lcell_comb \ram|memory_rtl_0|auto_generated|mux4|result_node[0]~0 (
// Equation(s):
// \ram|memory_rtl_0|auto_generated|mux4|result_node[0]~0_combout  = (!\ram|memory_rtl_0|auto_generated|address_reg_a [1] & ((\ram|memory_rtl_0|auto_generated|address_reg_a [0] & ((\ram|memory_rtl_0|auto_generated|ram_block1a8~portadataout ))) # 
// (!\ram|memory_rtl_0|auto_generated|address_reg_a [0] & (\ram|memory_rtl_0|auto_generated|ram_block1a0~portadataout ))))

	.dataa(\ram|memory_rtl_0|auto_generated|address_reg_a [1]),
	.datab(\ram|memory_rtl_0|auto_generated|address_reg_a [0]),
	.datac(\ram|memory_rtl_0|auto_generated|ram_block1a0~portadataout ),
	.datad(\ram|memory_rtl_0|auto_generated|ram_block1a8~portadataout ),
	.cin(gnd),
	.combout(\ram|memory_rtl_0|auto_generated|mux4|result_node[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \ram|memory_rtl_0|auto_generated|mux4|result_node[0]~0 .lut_mask = 16'h5410;
defparam \ram|memory_rtl_0|auto_generated|mux4|result_node[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y30_N16
cycloneive_lcell_comb \ram|memory_rtl_0|auto_generated|mux4|result_node[0]~2 (
// Equation(s):
// \ram|memory_rtl_0|auto_generated|mux4|result_node[0]~2_combout  = (!\ram|memory_rtl_0|auto_generated|address_reg_a [2] & ((\ram|memory_rtl_0|auto_generated|mux4|result_node[0]~1_combout ) # (\ram|memory_rtl_0|auto_generated|mux4|result_node[0]~0_combout 
// )))

	.dataa(gnd),
	.datab(\ram|memory_rtl_0|auto_generated|address_reg_a [2]),
	.datac(\ram|memory_rtl_0|auto_generated|mux4|result_node[0]~1_combout ),
	.datad(\ram|memory_rtl_0|auto_generated|mux4|result_node[0]~0_combout ),
	.cin(gnd),
	.combout(\ram|memory_rtl_0|auto_generated|mux4|result_node[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \ram|memory_rtl_0|auto_generated|mux4|result_node[0]~2 .lut_mask = 16'h3330;
defparam \ram|memory_rtl_0|auto_generated|mux4|result_node[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y30_N8
cycloneive_lcell_comb \ram|memory_rtl_0|auto_generated|mux4|result_node[0]~5 (
// Equation(s):
// \ram|memory_rtl_0|auto_generated|mux4|result_node[0]~5_combout  = (\ram|memory_rtl_0|auto_generated|mux4|result_node[0]~2_combout ) # ((\ram|memory_rtl_0|auto_generated|address_reg_a [2] & ((\ram|memory_rtl_0|auto_generated|mux4|result_node[0]~4_combout ) 
// # (\ram|memory_rtl_0|auto_generated|mux4|result_node[0]~3_combout ))))

	.dataa(\ram|memory_rtl_0|auto_generated|mux4|result_node[0]~4_combout ),
	.datab(\ram|memory_rtl_0|auto_generated|address_reg_a [2]),
	.datac(\ram|memory_rtl_0|auto_generated|mux4|result_node[0]~3_combout ),
	.datad(\ram|memory_rtl_0|auto_generated|mux4|result_node[0]~2_combout ),
	.cin(gnd),
	.combout(\ram|memory_rtl_0|auto_generated|mux4|result_node[0]~5_combout ),
	.cout());
// synopsys translate_off
defparam \ram|memory_rtl_0|auto_generated|mux4|result_node[0]~5 .lut_mask = 16'hFFC8;
defparam \ram|memory_rtl_0|auto_generated|mux4|result_node[0]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y30_N13
dffeas \mdr[8] (
	.clk(!\Clock~clkctrl_outclk ),
	.d(\mdr[8]~0_combout ),
	.asdata(\ram|memory_rtl_0|auto_generated|mux4|result_node[0]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\mdr[1]~16_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(mdr[8]),
	.prn(vcc));
// synopsys translate_off
defparam \mdr[8] .is_wysiwyg = "true";
defparam \mdr[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y22_N2
cycloneive_lcell_comb \reg_file~23 (
// Equation(s):
// \reg_file~23_combout  = (\reg_file~22_combout  & ((mdr[8]) # ((!\reg_file~0_combout )))) # (!\reg_file~22_combout  & (((\reg_file~0_combout  & \instr_reg[8]~4_combout ))))

	.dataa(\reg_file~22_combout ),
	.datab(mdr[8]),
	.datac(\reg_file~0_combout ),
	.datad(\instr_reg[8]~4_combout ),
	.cin(gnd),
	.combout(\reg_file~23_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file~23 .lut_mask = 16'hDA8A;
defparam \reg_file~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y22_N10
cycloneive_lcell_comb \reg_file[16][8]~feeder (
// Equation(s):
// \reg_file[16][8]~feeder_combout  = \reg_file~23_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\reg_file~23_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg_file[16][8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file[16][8]~feeder .lut_mask = 16'hF0F0;
defparam \reg_file[16][8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y22_N11
dffeas \reg_file[16][8] (
	.clk(!\Clock~clkctrl_outclk ),
	.d(\reg_file[16][8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file[16][8]~74_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file[16][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file[16][8] .is_wysiwyg = "true";
defparam \reg_file[16][8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y22_N8
cycloneive_lcell_comb \Mux103~7 (
// Equation(s):
// \Mux103~7_combout  = (\ctrl_unit|dbus_rnum_src [0] & (((\ctrl_unit|dbus_rnum_src [1])))) # (!\ctrl_unit|dbus_rnum_src [0] & ((\ctrl_unit|dbus_rnum_src [1] & ((\reg_file[14][8]~q ))) # (!\ctrl_unit|dbus_rnum_src [1] & (\reg_file[12][8]~q ))))

	.dataa(\reg_file[12][8]~q ),
	.datab(\ctrl_unit|dbus_rnum_src [0]),
	.datac(\ctrl_unit|dbus_rnum_src [1]),
	.datad(\reg_file[14][8]~q ),
	.cin(gnd),
	.combout(\Mux103~7_combout ),
	.cout());
// synopsys translate_off
defparam \Mux103~7 .lut_mask = 16'hF2C2;
defparam \Mux103~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y22_N6
cycloneive_lcell_comb \Mux103~8 (
// Equation(s):
// \Mux103~8_combout  = (\Mux103~7_combout  & ((\reg_file[15][8]~q ) # ((!\ctrl_unit|dbus_rnum_src [0])))) # (!\Mux103~7_combout  & (((\reg_file[13][8]~q  & \ctrl_unit|dbus_rnum_src [0]))))

	.dataa(\reg_file[15][8]~q ),
	.datab(\Mux103~7_combout ),
	.datac(\reg_file[13][8]~q ),
	.datad(\ctrl_unit|dbus_rnum_src [0]),
	.cin(gnd),
	.combout(\Mux103~8_combout ),
	.cout());
// synopsys translate_off
defparam \Mux103~8 .lut_mask = 16'hB8CC;
defparam \Mux103~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y22_N26
cycloneive_lcell_comb \Mux103~0 (
// Equation(s):
// \Mux103~0_combout  = (\ctrl_unit|dbus_rnum_src [0] & (((\ctrl_unit|dbus_rnum_src [1])))) # (!\ctrl_unit|dbus_rnum_src [0] & ((\ctrl_unit|dbus_rnum_src [1] & ((\reg_file[6][8]~q ))) # (!\ctrl_unit|dbus_rnum_src [1] & (\reg_file[4][8]~q ))))

	.dataa(\reg_file[4][8]~q ),
	.datab(\ctrl_unit|dbus_rnum_src [0]),
	.datac(\ctrl_unit|dbus_rnum_src [1]),
	.datad(\reg_file[6][8]~q ),
	.cin(gnd),
	.combout(\Mux103~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux103~0 .lut_mask = 16'hF2C2;
defparam \Mux103~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y22_N28
cycloneive_lcell_comb \Mux103~1 (
// Equation(s):
// \Mux103~1_combout  = (\Mux103~0_combout  & (((\reg_file[7][8]~q ) # (!\ctrl_unit|dbus_rnum_src [0])))) # (!\Mux103~0_combout  & (\reg_file[5][8]~q  & ((\ctrl_unit|dbus_rnum_src [0]))))

	.dataa(\reg_file[5][8]~q ),
	.datab(\reg_file[7][8]~q ),
	.datac(\Mux103~0_combout ),
	.datad(\ctrl_unit|dbus_rnum_src [0]),
	.cin(gnd),
	.combout(\Mux103~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux103~1 .lut_mask = 16'hCAF0;
defparam \Mux103~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y22_N2
cycloneive_lcell_comb \Mux103~2 (
// Equation(s):
// \Mux103~2_combout  = (\ctrl_unit|dbus_rnum_src [1] & (((\ctrl_unit|dbus_rnum_src [0])))) # (!\ctrl_unit|dbus_rnum_src [1] & ((\ctrl_unit|dbus_rnum_src [0] & (\reg_file[9][8]~q )) # (!\ctrl_unit|dbus_rnum_src [0] & ((\reg_file[8][8]~q )))))

	.dataa(\reg_file[9][8]~q ),
	.datab(\reg_file[8][8]~q ),
	.datac(\ctrl_unit|dbus_rnum_src [1]),
	.datad(\ctrl_unit|dbus_rnum_src [0]),
	.cin(gnd),
	.combout(\Mux103~2_combout ),
	.cout());
// synopsys translate_off
defparam \Mux103~2 .lut_mask = 16'hFA0C;
defparam \Mux103~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y22_N20
cycloneive_lcell_comb \Mux103~3 (
// Equation(s):
// \Mux103~3_combout  = (\ctrl_unit|dbus_rnum_src [1] & ((\Mux103~2_combout  & (\reg_file[11][8]~q )) # (!\Mux103~2_combout  & ((\reg_file[10][8]~q ))))) # (!\ctrl_unit|dbus_rnum_src [1] & (((\Mux103~2_combout ))))

	.dataa(\reg_file[11][8]~q ),
	.datab(\reg_file[10][8]~q ),
	.datac(\ctrl_unit|dbus_rnum_src [1]),
	.datad(\Mux103~2_combout ),
	.cin(gnd),
	.combout(\Mux103~3_combout ),
	.cout());
// synopsys translate_off
defparam \Mux103~3 .lut_mask = 16'hAFC0;
defparam \Mux103~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y22_N22
cycloneive_lcell_comb \Mux103~4 (
// Equation(s):
// \Mux103~4_combout  = (\ctrl_unit|dbus_rnum_src [1] & (\ctrl_unit|dbus_rnum_src [0])) # (!\ctrl_unit|dbus_rnum_src [1] & ((\ctrl_unit|dbus_rnum_src [0] & (\reg_file[1][8]~q )) # (!\ctrl_unit|dbus_rnum_src [0] & ((\reg_file[0][8]~q )))))

	.dataa(\ctrl_unit|dbus_rnum_src [1]),
	.datab(\ctrl_unit|dbus_rnum_src [0]),
	.datac(\reg_file[1][8]~q ),
	.datad(\reg_file[0][8]~q ),
	.cin(gnd),
	.combout(\Mux103~4_combout ),
	.cout());
// synopsys translate_off
defparam \Mux103~4 .lut_mask = 16'hD9C8;
defparam \Mux103~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y22_N16
cycloneive_lcell_comb \Mux103~5 (
// Equation(s):
// \Mux103~5_combout  = (\ctrl_unit|dbus_rnum_src [1] & ((\Mux103~4_combout  & (\reg_file[3][8]~q )) # (!\Mux103~4_combout  & ((\reg_file[2][8]~q ))))) # (!\ctrl_unit|dbus_rnum_src [1] & (((\Mux103~4_combout ))))

	.dataa(\ctrl_unit|dbus_rnum_src [1]),
	.datab(\reg_file[3][8]~q ),
	.datac(\Mux103~4_combout ),
	.datad(\reg_file[2][8]~q ),
	.cin(gnd),
	.combout(\Mux103~5_combout ),
	.cout());
// synopsys translate_off
defparam \Mux103~5 .lut_mask = 16'hDAD0;
defparam \Mux103~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y22_N10
cycloneive_lcell_comb \Mux103~6 (
// Equation(s):
// \Mux103~6_combout  = (\ctrl_unit|dbus_rnum_src [3] & ((\Mux103~3_combout ) # ((\ctrl_unit|dbus_rnum_src [2])))) # (!\ctrl_unit|dbus_rnum_src [3] & (((!\ctrl_unit|dbus_rnum_src [2] & \Mux103~5_combout ))))

	.dataa(\ctrl_unit|dbus_rnum_src [3]),
	.datab(\Mux103~3_combout ),
	.datac(\ctrl_unit|dbus_rnum_src [2]),
	.datad(\Mux103~5_combout ),
	.cin(gnd),
	.combout(\Mux103~6_combout ),
	.cout());
// synopsys translate_off
defparam \Mux103~6 .lut_mask = 16'hADA8;
defparam \Mux103~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y22_N24
cycloneive_lcell_comb \Mux103~9 (
// Equation(s):
// \Mux103~9_combout  = (\ctrl_unit|dbus_rnum_src [2] & ((\Mux103~6_combout  & (\Mux103~8_combout )) # (!\Mux103~6_combout  & ((\Mux103~1_combout ))))) # (!\ctrl_unit|dbus_rnum_src [2] & (((\Mux103~6_combout ))))

	.dataa(\Mux103~8_combout ),
	.datab(\Mux103~1_combout ),
	.datac(\ctrl_unit|dbus_rnum_src [2]),
	.datad(\Mux103~6_combout ),
	.cin(gnd),
	.combout(\Mux103~9_combout ),
	.cout());
// synopsys translate_off
defparam \Mux103~9 .lut_mask = 16'hAFC0;
defparam \Mux103~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y25_N24
cycloneive_lcell_comb \instr_reg[8]~4 (
// Equation(s):
// \instr_reg[8]~4_combout  = (\ctrl_unit|dbus_rnum_src [4] & (\reg_file[16][8]~q )) # (!\ctrl_unit|dbus_rnum_src [4] & ((\Mux103~9_combout )))

	.dataa(\ctrl_unit|dbus_rnum_src [4]),
	.datab(\reg_file[16][8]~q ),
	.datac(gnd),
	.datad(\Mux103~9_combout ),
	.cin(gnd),
	.combout(\instr_reg[8]~4_combout ),
	.cout());
// synopsys translate_off
defparam \instr_reg[8]~4 .lut_mask = 16'hDD88;
defparam \instr_reg[8]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y25_N25
dffeas \instr_reg[8] (
	.clk(!\Clock~clkctrl_outclk ),
	.d(\instr_reg[8]~4_combout ),
	.asdata(mdr[8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\reg_file~71_combout ),
	.ena(\instr_reg[13]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(instr_reg[8]),
	.prn(vcc));
// synopsys translate_off
defparam \instr_reg[8] .is_wysiwyg = "true";
defparam \instr_reg[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y27_N27
dffeas \ID|DEC (
	.clk(\ctrl_unit|enables[14]~clkctrl_outclk ),
	.d(gnd),
	.asdata(instr_reg[8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ID|PRPO~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ID|DEC~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ID|DEC .is_wysiwyg = "true";
defparam \ID|DEC .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y28_N24
cycloneive_lcell_comb \ctrl_unit|alu_op~24 (
// Equation(s):
// \ctrl_unit|alu_op~24_combout  = (\ID|PRPO~q  & (\ctrl_unit|alu_op [2])) # (!\ID|PRPO~q  & ((\ID|DEC~q )))

	.dataa(gnd),
	.datab(\ctrl_unit|alu_op [2]),
	.datac(\ID|PRPO~q ),
	.datad(\ID|DEC~q ),
	.cin(gnd),
	.combout(\ctrl_unit|alu_op~24_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|alu_op~24 .lut_mask = 16'hCFC0;
defparam \ctrl_unit|alu_op~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y28_N6
cycloneive_lcell_comb \ctrl_unit|Selector13~7 (
// Equation(s):
// \ctrl_unit|Selector13~7_combout  = (\ctrl_unit|alu_op~24_combout  & ((\ctrl_unit|Selector13~5_combout ) # ((\ctrl_unit|alu_op [2] & \ctrl_unit|Selector15~10_combout )))) # (!\ctrl_unit|alu_op~24_combout  & (((\ctrl_unit|alu_op [2] & 
// \ctrl_unit|Selector15~10_combout ))))

	.dataa(\ctrl_unit|alu_op~24_combout ),
	.datab(\ctrl_unit|Selector13~5_combout ),
	.datac(\ctrl_unit|alu_op [2]),
	.datad(\ctrl_unit|Selector15~10_combout ),
	.cin(gnd),
	.combout(\ctrl_unit|Selector13~7_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|Selector13~7 .lut_mask = 16'hF888;
defparam \ctrl_unit|Selector13~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y28_N0
cycloneive_lcell_comb \ctrl_unit|Selector13~21 (
// Equation(s):
// \ctrl_unit|Selector13~21_combout  = (\ctrl_unit|addr_rnum_src[0]~0_combout  & (\ID|OP [5] & (\ID|DEC~q ))) # (!\ctrl_unit|addr_rnum_src[0]~0_combout  & (((\ctrl_unit|Add4~2_combout ))))

	.dataa(\ID|OP [5]),
	.datab(\ID|DEC~q ),
	.datac(\ctrl_unit|addr_rnum_src[0]~0_combout ),
	.datad(\ctrl_unit|Add4~2_combout ),
	.cin(gnd),
	.combout(\ctrl_unit|Selector13~21_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|Selector13~21 .lut_mask = 16'h8F80;
defparam \ctrl_unit|Selector13~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y28_N14
cycloneive_lcell_comb \ctrl_unit|Selector13~22 (
// Equation(s):
// \ctrl_unit|Selector13~22_combout  = (\ID|OP [0] & ((\ctrl_unit|Selector13~1_combout  & ((\ctrl_unit|Selector13~21_combout ))) # (!\ctrl_unit|Selector13~1_combout  & (\ctrl_unit|alu_op [2]))))

	.dataa(\ctrl_unit|Selector13~1_combout ),
	.datab(\ID|OP [0]),
	.datac(\ctrl_unit|alu_op [2]),
	.datad(\ctrl_unit|Selector13~21_combout ),
	.cin(gnd),
	.combout(\ctrl_unit|Selector13~22_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|Selector13~22 .lut_mask = 16'hC840;
defparam \ctrl_unit|Selector13~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y28_N16
cycloneive_lcell_comb \ctrl_unit|Selector13~18 (
// Equation(s):
// \ctrl_unit|Selector13~18_combout  = (\ID|OP [4] & ((!\ID|OP [5]))) # (!\ID|OP [4] & (\ID|DEC~q  & \ID|OP [5]))

	.dataa(\ID|DEC~q ),
	.datab(gnd),
	.datac(\ID|OP [4]),
	.datad(\ID|OP [5]),
	.cin(gnd),
	.combout(\ctrl_unit|Selector13~18_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|Selector13~18 .lut_mask = 16'h0AF0;
defparam \ctrl_unit|Selector13~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y28_N8
cycloneive_lcell_comb \ctrl_unit|Selector13~15 (
// Equation(s):
// \ctrl_unit|Selector13~15_combout  = (\ID|OP [3] & (!\ID|OP [5])) # (!\ID|OP [3] & (\ID|OP [5] & \ID|PRPO~q ))

	.dataa(\ID|OP [3]),
	.datab(gnd),
	.datac(\ID|OP [5]),
	.datad(\ID|PRPO~q ),
	.cin(gnd),
	.combout(\ctrl_unit|Selector13~15_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|Selector13~15 .lut_mask = 16'h5A0A;
defparam \ctrl_unit|Selector13~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y28_N8
cycloneive_lcell_comb \ctrl_unit|Selector13~16 (
// Equation(s):
// \ctrl_unit|Selector13~16_combout  = (\ctrl_unit|Selector13~15_combout  & ((\ctrl_unit|Add5~2_combout ) # ((!\ID|OP [4])))) # (!\ctrl_unit|Selector13~15_combout  & (((\ID|OP [4] & \ctrl_unit|Add4~2_combout ))))

	.dataa(\ctrl_unit|Selector13~15_combout ),
	.datab(\ctrl_unit|Add5~2_combout ),
	.datac(\ID|OP [4]),
	.datad(\ctrl_unit|Add4~2_combout ),
	.cin(gnd),
	.combout(\ctrl_unit|Selector13~16_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|Selector13~16 .lut_mask = 16'hDA8A;
defparam \ctrl_unit|Selector13~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y28_N18
cycloneive_lcell_comb \ctrl_unit|Selector13~17 (
// Equation(s):
// \ctrl_unit|Selector13~17_combout  = (\ID|OP [5] & (!\ID|DEC~q  & (!\ID|OP [4]))) # (!\ID|OP [5] & (((\ID|OP [4]) # (\ctrl_unit|cex_code_ctrl|result~combout ))))

	.dataa(\ID|DEC~q ),
	.datab(\ID|OP [5]),
	.datac(\ID|OP [4]),
	.datad(\ctrl_unit|cex_code_ctrl|result~combout ),
	.cin(gnd),
	.combout(\ctrl_unit|Selector13~17_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|Selector13~17 .lut_mask = 16'h3734;
defparam \ctrl_unit|Selector13~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y28_N10
cycloneive_lcell_comb \ctrl_unit|Selector13~19 (
// Equation(s):
// \ctrl_unit|Selector13~19_combout  = (\ctrl_unit|alu_op [2] & ((\ctrl_unit|Selector13~18_combout  $ (!\ctrl_unit|Selector13~16_combout )) # (!\ctrl_unit|Selector13~17_combout ))) # (!\ctrl_unit|alu_op [2] & (\ctrl_unit|Selector13~18_combout  & 
// (\ctrl_unit|Selector13~16_combout )))

	.dataa(\ctrl_unit|Selector13~18_combout ),
	.datab(\ctrl_unit|alu_op [2]),
	.datac(\ctrl_unit|Selector13~16_combout ),
	.datad(\ctrl_unit|Selector13~17_combout ),
	.cin(gnd),
	.combout(\ctrl_unit|Selector13~19_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|Selector13~19 .lut_mask = 16'hA4EC;
defparam \ctrl_unit|Selector13~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y28_N30
cycloneive_lcell_comb \ctrl_unit|Selector13~20 (
// Equation(s):
// \ctrl_unit|Selector13~20_combout  = (\ctrl_unit|Selector13~19_combout  & !\ID|OP [0])

	.dataa(gnd),
	.datab(\ctrl_unit|Selector13~19_combout ),
	.datac(gnd),
	.datad(\ID|OP [0]),
	.cin(gnd),
	.combout(\ctrl_unit|Selector13~20_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|Selector13~20 .lut_mask = 16'h00CC;
defparam \ctrl_unit|Selector13~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y28_N18
cycloneive_lcell_comb \ctrl_unit|Selector13~10 (
// Equation(s):
// \ctrl_unit|Selector13~10_combout  = (\ctrl_unit|Selector13~2_combout  & (((!\ctrl_unit|addr_rnum_src[0]~0_combout  & \ctrl_unit|Add4~2_combout )))) # (!\ctrl_unit|Selector13~2_combout  & (\ctrl_unit|alu_op [2]))

	.dataa(\ctrl_unit|Selector13~2_combout ),
	.datab(\ctrl_unit|alu_op [2]),
	.datac(\ctrl_unit|addr_rnum_src[0]~0_combout ),
	.datad(\ctrl_unit|Add4~2_combout ),
	.cin(gnd),
	.combout(\ctrl_unit|Selector13~10_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|Selector13~10 .lut_mask = 16'h4E44;
defparam \ctrl_unit|Selector13~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y28_N20
cycloneive_lcell_comb \ctrl_unit|Selector13~23 (
// Equation(s):
// \ctrl_unit|Selector13~23_combout  = (\ID|OP [1] & (((\ctrl_unit|Selector13~10_combout )))) # (!\ID|OP [1] & ((\ctrl_unit|Selector13~22_combout ) # ((\ctrl_unit|Selector13~20_combout ))))

	.dataa(\ctrl_unit|Selector13~22_combout ),
	.datab(\ctrl_unit|Selector13~20_combout ),
	.datac(\ctrl_unit|Selector13~10_combout ),
	.datad(\ID|OP [1]),
	.cin(gnd),
	.combout(\ctrl_unit|Selector13~23_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|Selector13~23 .lut_mask = 16'hF0EE;
defparam \ctrl_unit|Selector13~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y28_N2
cycloneive_lcell_comb \ctrl_unit|Selector13~8 (
// Equation(s):
// \ctrl_unit|Selector13~8_combout  = (\ctrl_unit|Selector13~3_combout  & (\ID|OP [3] & ((\ctrl_unit|Add4~2_combout )))) # (!\ctrl_unit|Selector13~3_combout  & (((\ctrl_unit|alu_op [2]))))

	.dataa(\ID|OP [3]),
	.datab(\ctrl_unit|alu_op [2]),
	.datac(\ctrl_unit|Selector13~3_combout ),
	.datad(\ctrl_unit|Add4~2_combout ),
	.cin(gnd),
	.combout(\ctrl_unit|Selector13~8_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|Selector13~8 .lut_mask = 16'hAC0C;
defparam \ctrl_unit|Selector13~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y28_N16
cycloneive_lcell_comb \ctrl_unit|Selector13~9 (
// Equation(s):
// \ctrl_unit|Selector13~9_combout  = (\ctrl_unit|Selector13~6_combout  & (\ID|OP [3] & ((\ctrl_unit|Add4~2_combout )))) # (!\ctrl_unit|Selector13~6_combout  & (((\ctrl_unit|alu_op [2]))))

	.dataa(\ID|OP [3]),
	.datab(\ctrl_unit|Selector13~6_combout ),
	.datac(\ctrl_unit|alu_op [2]),
	.datad(\ctrl_unit|Add4~2_combout ),
	.cin(gnd),
	.combout(\ctrl_unit|Selector13~9_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|Selector13~9 .lut_mask = 16'hB830;
defparam \ctrl_unit|Selector13~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y28_N12
cycloneive_lcell_comb \ctrl_unit|Selector13~11 (
// Equation(s):
// \ctrl_unit|Selector13~11_combout  = (\ID|OP [0] & (((\ctrl_unit|Selector13~9_combout ) # (\ID|OP [1])))) # (!\ID|OP [0] & (\ctrl_unit|Selector13~10_combout  & ((!\ID|OP [1]))))

	.dataa(\ctrl_unit|Selector13~10_combout ),
	.datab(\ID|OP [0]),
	.datac(\ctrl_unit|Selector13~9_combout ),
	.datad(\ID|OP [1]),
	.cin(gnd),
	.combout(\ctrl_unit|Selector13~11_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|Selector13~11 .lut_mask = 16'hCCE2;
defparam \ctrl_unit|Selector13~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y28_N12
cycloneive_lcell_comb \ctrl_unit|Selector13~12 (
// Equation(s):
// \ctrl_unit|Selector13~12_combout  = (\ID|OP [4] & (((\ctrl_unit|Add5~2_combout )))) # (!\ID|OP [4] & (\ID|OP [3] & ((\ctrl_unit|Add4~2_combout ))))

	.dataa(\ID|OP [3]),
	.datab(\ctrl_unit|Add5~2_combout ),
	.datac(\ID|OP [4]),
	.datad(\ctrl_unit|Add4~2_combout ),
	.cin(gnd),
	.combout(\ctrl_unit|Selector13~12_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|Selector13~12 .lut_mask = 16'hCAC0;
defparam \ctrl_unit|Selector13~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y28_N6
cycloneive_lcell_comb \ctrl_unit|Selector13~13 (
// Equation(s):
// \ctrl_unit|Selector13~13_combout  = (\ctrl_unit|Selector13~4_combout  & ((\ctrl_unit|Selector13~12_combout ))) # (!\ctrl_unit|Selector13~4_combout  & (\ctrl_unit|alu_op [2]))

	.dataa(gnd),
	.datab(\ctrl_unit|alu_op [2]),
	.datac(\ctrl_unit|Selector13~4_combout ),
	.datad(\ctrl_unit|Selector13~12_combout ),
	.cin(gnd),
	.combout(\ctrl_unit|Selector13~13_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|Selector13~13 .lut_mask = 16'hFC0C;
defparam \ctrl_unit|Selector13~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y28_N26
cycloneive_lcell_comb \ctrl_unit|Selector13~14 (
// Equation(s):
// \ctrl_unit|Selector13~14_combout  = (\ID|OP [1] & ((\ctrl_unit|Selector13~11_combout  & ((\ctrl_unit|Selector13~13_combout ))) # (!\ctrl_unit|Selector13~11_combout  & (\ctrl_unit|Selector13~8_combout )))) # (!\ID|OP [1] & 
// (((\ctrl_unit|Selector13~11_combout ))))

	.dataa(\ID|OP [1]),
	.datab(\ctrl_unit|Selector13~8_combout ),
	.datac(\ctrl_unit|Selector13~11_combout ),
	.datad(\ctrl_unit|Selector13~13_combout ),
	.cin(gnd),
	.combout(\ctrl_unit|Selector13~14_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|Selector13~14 .lut_mask = 16'hF858;
defparam \ctrl_unit|Selector13~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y28_N22
cycloneive_lcell_comb \ctrl_unit|Selector13~24 (
// Equation(s):
// \ctrl_unit|Selector13~24_combout  = (\ctrl_unit|cpucycle [0] & ((\ID|OP [2] & ((\ctrl_unit|Selector13~14_combout ))) # (!\ID|OP [2] & (\ctrl_unit|Selector13~23_combout )))) # (!\ctrl_unit|cpucycle [0] & (((\ID|OP [2]))))

	.dataa(\ctrl_unit|cpucycle [0]),
	.datab(\ctrl_unit|Selector13~23_combout ),
	.datac(\ctrl_unit|Selector13~14_combout ),
	.datad(\ID|OP [2]),
	.cin(gnd),
	.combout(\ctrl_unit|Selector13~24_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|Selector13~24 .lut_mask = 16'hF588;
defparam \ctrl_unit|Selector13~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y28_N4
cycloneive_lcell_comb \ctrl_unit|Selector13~25 (
// Equation(s):
// \ctrl_unit|Selector13~25_combout  = (\ctrl_unit|Selector13~24_combout  & (((\ctrl_unit|alu_op [2]) # (\ctrl_unit|cpucycle [0])))) # (!\ctrl_unit|Selector13~24_combout  & (\ctrl_unit|Selector13~7_combout  & ((!\ctrl_unit|cpucycle [0]))))

	.dataa(\ctrl_unit|Selector13~7_combout ),
	.datab(\ctrl_unit|Selector13~24_combout ),
	.datac(\ctrl_unit|alu_op [2]),
	.datad(\ctrl_unit|cpucycle [0]),
	.cin(gnd),
	.combout(\ctrl_unit|Selector13~25_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|Selector13~25 .lut_mask = 16'hCCE2;
defparam \ctrl_unit|Selector13~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y28_N5
dffeas \ctrl_unit|alu_op[2] (
	.clk(\Clock~clkctrl_outclk ),
	.d(\ctrl_unit|Selector13~25_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\ctrl_unit|cpucycle [2]),
	.sload(gnd),
	.ena(\ctrl_unit|dbus_rnum_dst[1]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ctrl_unit|alu_op [2]),
	.prn(vcc));
// synopsys translate_off
defparam \ctrl_unit|alu_op[2] .is_wysiwyg = "true";
defparam \ctrl_unit|alu_op[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y23_N4
cycloneive_lcell_comb \arithmetic_logic_unit|Mux14~10 (
// Equation(s):
// \arithmetic_logic_unit|Mux14~10_combout  = (\ctrl_unit|alu_op [2] & ((\arithmetic_logic_unit|Reg3 [5]))) # (!\ctrl_unit|alu_op [2] & (\s_bus[6]~76_combout ))

	.dataa(\s_bus[6]~76_combout ),
	.datab(\arithmetic_logic_unit|Reg3 [5]),
	.datac(\ctrl_unit|alu_op [2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\arithmetic_logic_unit|Mux14~10_combout ),
	.cout());
// synopsys translate_off
defparam \arithmetic_logic_unit|Mux14~10 .lut_mask = 16'hCACA;
defparam \arithmetic_logic_unit|Mux14~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y23_N4
cycloneive_lcell_comb \arithmetic_logic_unit|Mux14~0 (
// Equation(s):
// \arithmetic_logic_unit|Mux14~0_combout  = (\Mux45~9_combout  & (!\Mux46~9_combout  & !\arithmetic_logic_unit|LessThan4~0_combout ))

	.dataa(\Mux45~9_combout ),
	.datab(gnd),
	.datac(\Mux46~9_combout ),
	.datad(\arithmetic_logic_unit|LessThan4~0_combout ),
	.cin(gnd),
	.combout(\arithmetic_logic_unit|Mux14~0_combout ),
	.cout());
// synopsys translate_off
defparam \arithmetic_logic_unit|Mux14~0 .lut_mask = 16'h000A;
defparam \arithmetic_logic_unit|Mux14~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y23_N12
cycloneive_lcell_comb \arithmetic_logic_unit|Mux14~2 (
// Equation(s):
// \arithmetic_logic_unit|Mux14~2_combout  = (\ctrl_unit|alu_op [1] & (((\s_bus[5]~65_combout  & \arithmetic_logic_unit|Mux14~0_combout )))) # (!\ctrl_unit|alu_op [1] & ((\Mux42~9_combout ) # ((\s_bus[5]~65_combout ))))

	.dataa(\ctrl_unit|alu_op [1]),
	.datab(\Mux42~9_combout ),
	.datac(\s_bus[5]~65_combout ),
	.datad(\arithmetic_logic_unit|Mux14~0_combout ),
	.cin(gnd),
	.combout(\arithmetic_logic_unit|Mux14~2_combout ),
	.cout());
// synopsys translate_off
defparam \arithmetic_logic_unit|Mux14~2 .lut_mask = 16'hF454;
defparam \arithmetic_logic_unit|Mux14~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y23_N22
cycloneive_lcell_comb \arithmetic_logic_unit|Mux14~12 (
// Equation(s):
// \arithmetic_logic_unit|Mux14~12_combout  = (\ctrl_unit|alu_op [0] & (\Mux47~9_combout )) # (!\ctrl_unit|alu_op [0] & ((\arithmetic_logic_unit|ShiftLeft0~1_combout )))

	.dataa(gnd),
	.datab(\Mux47~9_combout ),
	.datac(\ctrl_unit|alu_op [0]),
	.datad(\arithmetic_logic_unit|ShiftLeft0~1_combout ),
	.cin(gnd),
	.combout(\arithmetic_logic_unit|Mux14~12_combout ),
	.cout());
// synopsys translate_off
defparam \arithmetic_logic_unit|Mux14~12 .lut_mask = 16'hCFC0;
defparam \arithmetic_logic_unit|Mux14~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y23_N30
cycloneive_lcell_comb \arithmetic_logic_unit|Mux14~13 (
// Equation(s):
// \arithmetic_logic_unit|Mux14~13_combout  = (\ctrl_unit|alu_op [2] & (((\arithmetic_logic_unit|Mux14~12_combout )))) # (!\ctrl_unit|alu_op [2] & (\arithmetic_logic_unit|Mux14~2_combout  & ((\arithmetic_logic_unit|Mux14~12_combout ) # (!\ctrl_unit|alu_op 
// [1]))))

	.dataa(\arithmetic_logic_unit|Mux14~2_combout ),
	.datab(\ctrl_unit|alu_op [1]),
	.datac(\ctrl_unit|alu_op [2]),
	.datad(\arithmetic_logic_unit|Mux14~12_combout ),
	.cin(gnd),
	.combout(\arithmetic_logic_unit|Mux14~13_combout ),
	.cout());
// synopsys translate_off
defparam \arithmetic_logic_unit|Mux14~13 .lut_mask = 16'hFA02;
defparam \arithmetic_logic_unit|Mux14~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y23_N10
cycloneive_lcell_comb \arithmetic_logic_unit|Mux14~1 (
// Equation(s):
// \arithmetic_logic_unit|Mux14~1_combout  = (\arithmetic_logic_unit|Mux14~0_combout  & (\ctrl_unit|alu_op [1] $ (\s_bus[5]~65_combout )))

	.dataa(gnd),
	.datab(\ctrl_unit|alu_op [1]),
	.datac(\s_bus[5]~65_combout ),
	.datad(\arithmetic_logic_unit|Mux14~0_combout ),
	.cin(gnd),
	.combout(\arithmetic_logic_unit|Mux14~1_combout ),
	.cout());
// synopsys translate_off
defparam \arithmetic_logic_unit|Mux14~1 .lut_mask = 16'h3C00;
defparam \arithmetic_logic_unit|Mux14~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y23_N14
cycloneive_lcell_comb \arithmetic_logic_unit|Mux14~3 (
// Equation(s):
// \arithmetic_logic_unit|Mux14~3_combout  = (\ctrl_unit|alu_op [2] & (\s_bus[5]~65_combout  $ (((\arithmetic_logic_unit|Mux14~13_combout  & \arithmetic_logic_unit|Mux14~1_combout ))))) # (!\ctrl_unit|alu_op [2] & (((\arithmetic_logic_unit|Mux14~13_combout 
// ))))

	.dataa(\ctrl_unit|alu_op [2]),
	.datab(\s_bus[5]~65_combout ),
	.datac(\arithmetic_logic_unit|Mux14~13_combout ),
	.datad(\arithmetic_logic_unit|Mux14~1_combout ),
	.cin(gnd),
	.combout(\arithmetic_logic_unit|Mux14~3_combout ),
	.cout());
// synopsys translate_off
defparam \arithmetic_logic_unit|Mux14~3 .lut_mask = 16'h78D8;
defparam \arithmetic_logic_unit|Mux14~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y23_N6
cycloneive_lcell_comb \arithmetic_logic_unit|Mux14~5 (
// Equation(s):
// \arithmetic_logic_unit|Mux14~5_combout  = (\ctrl_unit|alu_op [2] & ((\ctrl_unit|alu_op [1] & (\s_bus[5]~65_combout  & \Mux42~9_combout )) # (!\ctrl_unit|alu_op [1] & (\s_bus[5]~65_combout  $ (\Mux42~9_combout )))))

	.dataa(\ctrl_unit|alu_op [2]),
	.datab(\ctrl_unit|alu_op [1]),
	.datac(\s_bus[5]~65_combout ),
	.datad(\Mux42~9_combout ),
	.cin(gnd),
	.combout(\arithmetic_logic_unit|Mux14~5_combout ),
	.cout());
// synopsys translate_off
defparam \arithmetic_logic_unit|Mux14~5 .lut_mask = 16'h8220;
defparam \arithmetic_logic_unit|Mux14~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y25_N10
cycloneive_lcell_comb \arithmetic_logic_unit|Add12~10 (
// Equation(s):
// \arithmetic_logic_unit|Add12~10_combout  = (\Mux42~9_combout  & ((\s_bus[5]~65_combout  & (!\arithmetic_logic_unit|Add12~9 )) # (!\s_bus[5]~65_combout  & ((\arithmetic_logic_unit|Add12~9 ) # (GND))))) # (!\Mux42~9_combout  & ((\s_bus[5]~65_combout  & 
// (\arithmetic_logic_unit|Add12~9  & VCC)) # (!\s_bus[5]~65_combout  & (!\arithmetic_logic_unit|Add12~9 ))))
// \arithmetic_logic_unit|Add12~11  = CARRY((\Mux42~9_combout  & ((!\arithmetic_logic_unit|Add12~9 ) # (!\s_bus[5]~65_combout ))) # (!\Mux42~9_combout  & (!\s_bus[5]~65_combout  & !\arithmetic_logic_unit|Add12~9 )))

	.dataa(\Mux42~9_combout ),
	.datab(\s_bus[5]~65_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\arithmetic_logic_unit|Add12~9 ),
	.combout(\arithmetic_logic_unit|Add12~10_combout ),
	.cout(\arithmetic_logic_unit|Add12~11 ));
// synopsys translate_off
defparam \arithmetic_logic_unit|Add12~10 .lut_mask = 16'h692B;
defparam \arithmetic_logic_unit|Add12~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X80_Y23_N28
cycloneive_lcell_comb \arithmetic_logic_unit|Mux14~4 (
// Equation(s):
// \arithmetic_logic_unit|Mux14~4_combout  = (\arithmetic_logic_unit|Reg3[10]~19_combout  & ((\ctrl_unit|alu_op [0] & ((\arithmetic_logic_unit|Add12~10_combout ))) # (!\ctrl_unit|alu_op [0] & (\arithmetic_logic_unit|Add11~10_combout ))))

	.dataa(\ctrl_unit|alu_op [0]),
	.datab(\arithmetic_logic_unit|Reg3[10]~19_combout ),
	.datac(\arithmetic_logic_unit|Add11~10_combout ),
	.datad(\arithmetic_logic_unit|Add12~10_combout ),
	.cin(gnd),
	.combout(\arithmetic_logic_unit|Mux14~4_combout ),
	.cout());
// synopsys translate_off
defparam \arithmetic_logic_unit|Mux14~4 .lut_mask = 16'hC840;
defparam \arithmetic_logic_unit|Mux14~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y23_N8
cycloneive_lcell_comb \arithmetic_logic_unit|Mux14~6 (
// Equation(s):
// \arithmetic_logic_unit|Mux14~6_combout  = (\arithmetic_logic_unit|Mux14~5_combout ) # (\arithmetic_logic_unit|Mux14~4_combout )

	.dataa(\arithmetic_logic_unit|Mux14~5_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\arithmetic_logic_unit|Mux14~4_combout ),
	.cin(gnd),
	.combout(\arithmetic_logic_unit|Mux14~6_combout ),
	.cout());
// synopsys translate_off
defparam \arithmetic_logic_unit|Mux14~6 .lut_mask = 16'hFFAA;
defparam \arithmetic_logic_unit|Mux14~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y25_N26
cycloneive_lcell_comb \arithmetic_logic_unit|Add5~10 (
// Equation(s):
// \arithmetic_logic_unit|Add5~10_combout  = (\arithmetic_logic_unit|Add12~10_combout  & (!\arithmetic_logic_unit|Add5~9 )) # (!\arithmetic_logic_unit|Add12~10_combout  & ((\arithmetic_logic_unit|Add5~9 ) # (GND)))
// \arithmetic_logic_unit|Add5~11  = CARRY((!\arithmetic_logic_unit|Add5~9 ) # (!\arithmetic_logic_unit|Add12~10_combout ))

	.dataa(\arithmetic_logic_unit|Add12~10_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\arithmetic_logic_unit|Add5~9 ),
	.combout(\arithmetic_logic_unit|Add5~10_combout ),
	.cout(\arithmetic_logic_unit|Add5~11 ));
// synopsys translate_off
defparam \arithmetic_logic_unit|Add5~10 .lut_mask = 16'h5A5F;
defparam \arithmetic_logic_unit|Add5~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X80_Y23_N18
cycloneive_lcell_comb \arithmetic_logic_unit|Mux4~3 (
// Equation(s):
// \arithmetic_logic_unit|Mux4~3_combout  = (\ctrl_unit|alu_op [1] & (\arithmetic_logic_unit|Add5~10_combout )) # (!\ctrl_unit|alu_op [1] & ((\arithmetic_logic_unit|Add12~10_combout )))

	.dataa(gnd),
	.datab(\ctrl_unit|alu_op [1]),
	.datac(\arithmetic_logic_unit|Add5~10_combout ),
	.datad(\arithmetic_logic_unit|Add12~10_combout ),
	.cin(gnd),
	.combout(\arithmetic_logic_unit|Mux4~3_combout ),
	.cout());
// synopsys translate_off
defparam \arithmetic_logic_unit|Mux4~3 .lut_mask = 16'hF3C0;
defparam \arithmetic_logic_unit|Mux4~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y23_N22
cycloneive_lcell_comb \arithmetic_logic_unit|Mux4~0 (
// Equation(s):
// \arithmetic_logic_unit|Mux4~0_combout  = (\ctrl_unit|alu_op [1] & ((\arithmetic_logic_unit|Add4~10_combout ))) # (!\ctrl_unit|alu_op [1] & (\arithmetic_logic_unit|Add11~10_combout ))

	.dataa(gnd),
	.datab(\ctrl_unit|alu_op [1]),
	.datac(\arithmetic_logic_unit|Add11~10_combout ),
	.datad(\arithmetic_logic_unit|Add4~10_combout ),
	.cin(gnd),
	.combout(\arithmetic_logic_unit|Mux4~0_combout ),
	.cout());
// synopsys translate_off
defparam \arithmetic_logic_unit|Mux4~0 .lut_mask = 16'hFC30;
defparam \arithmetic_logic_unit|Mux4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y23_N26
cycloneive_lcell_comb \arithmetic_logic_unit|Mux4~2 (
// Equation(s):
// \arithmetic_logic_unit|Mux4~2_combout  = (\ctrl_unit|alu_op [1] & ((\arithmetic_logic_unit|Add1~10_combout ))) # (!\ctrl_unit|alu_op [1] & (\arithmetic_logic_unit|Add0~2_combout ))

	.dataa(gnd),
	.datab(\ctrl_unit|alu_op [1]),
	.datac(\arithmetic_logic_unit|Add0~2_combout ),
	.datad(\arithmetic_logic_unit|Add1~10_combout ),
	.cin(gnd),
	.combout(\arithmetic_logic_unit|Mux4~2_combout ),
	.cout());
// synopsys translate_off
defparam \arithmetic_logic_unit|Mux4~2 .lut_mask = 16'hFC30;
defparam \arithmetic_logic_unit|Mux4~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y25_N26
cycloneive_lcell_comb \arithmetic_logic_unit|Add2~10 (
// Equation(s):
// \arithmetic_logic_unit|Add2~10_combout  = (\Mux42~9_combout  & ((\s_bus[5]~65_combout  & (\arithmetic_logic_unit|Add2~9  & VCC)) # (!\s_bus[5]~65_combout  & (!\arithmetic_logic_unit|Add2~9 )))) # (!\Mux42~9_combout  & ((\s_bus[5]~65_combout  & 
// (!\arithmetic_logic_unit|Add2~9 )) # (!\s_bus[5]~65_combout  & ((\arithmetic_logic_unit|Add2~9 ) # (GND)))))
// \arithmetic_logic_unit|Add2~11  = CARRY((\Mux42~9_combout  & (!\s_bus[5]~65_combout  & !\arithmetic_logic_unit|Add2~9 )) # (!\Mux42~9_combout  & ((!\arithmetic_logic_unit|Add2~9 ) # (!\s_bus[5]~65_combout ))))

	.dataa(\Mux42~9_combout ),
	.datab(\s_bus[5]~65_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\arithmetic_logic_unit|Add2~9 ),
	.combout(\arithmetic_logic_unit|Add2~10_combout ),
	.cout(\arithmetic_logic_unit|Add2~11 ));
// synopsys translate_off
defparam \arithmetic_logic_unit|Add2~10 .lut_mask = 16'h9617;
defparam \arithmetic_logic_unit|Add2~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X79_Y25_N10
cycloneive_lcell_comb \arithmetic_logic_unit|Add3~10 (
// Equation(s):
// \arithmetic_logic_unit|Add3~10_combout  = (\arithmetic_logic_unit|Add2~10_combout  & (!\arithmetic_logic_unit|Add3~9 )) # (!\arithmetic_logic_unit|Add2~10_combout  & ((\arithmetic_logic_unit|Add3~9 ) # (GND)))
// \arithmetic_logic_unit|Add3~11  = CARRY((!\arithmetic_logic_unit|Add3~9 ) # (!\arithmetic_logic_unit|Add2~10_combout ))

	.dataa(\arithmetic_logic_unit|Add2~10_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\arithmetic_logic_unit|Add3~9 ),
	.combout(\arithmetic_logic_unit|Add3~10_combout ),
	.cout(\arithmetic_logic_unit|Add3~11 ));
// synopsys translate_off
defparam \arithmetic_logic_unit|Add3~10 .lut_mask = 16'h5A5F;
defparam \arithmetic_logic_unit|Add3~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X80_Y23_N24
cycloneive_lcell_comb \arithmetic_logic_unit|Mux4~1 (
// Equation(s):
// \arithmetic_logic_unit|Mux4~1_combout  = (\ctrl_unit|alu_op [1] & ((\arithmetic_logic_unit|Add3~10_combout ))) # (!\ctrl_unit|alu_op [1] & (\arithmetic_logic_unit|Add2~10_combout ))

	.dataa(gnd),
	.datab(\arithmetic_logic_unit|Add2~10_combout ),
	.datac(\ctrl_unit|alu_op [1]),
	.datad(\arithmetic_logic_unit|Add3~10_combout ),
	.cin(gnd),
	.combout(\arithmetic_logic_unit|Mux4~1_combout ),
	.cout());
// synopsys translate_off
defparam \arithmetic_logic_unit|Mux4~1 .lut_mask = 16'hFC0C;
defparam \arithmetic_logic_unit|Mux4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y23_N20
cycloneive_lcell_comb \arithmetic_logic_unit|Mux14~7 (
// Equation(s):
// \arithmetic_logic_unit|Mux14~7_combout  = (\ctrl_unit|alu_op [2] & (\ctrl_unit|alu_op [0])) # (!\ctrl_unit|alu_op [2] & ((\ctrl_unit|alu_op [0] & ((\arithmetic_logic_unit|Mux4~1_combout ))) # (!\ctrl_unit|alu_op [0] & 
// (\arithmetic_logic_unit|Mux4~2_combout ))))

	.dataa(\ctrl_unit|alu_op [2]),
	.datab(\ctrl_unit|alu_op [0]),
	.datac(\arithmetic_logic_unit|Mux4~2_combout ),
	.datad(\arithmetic_logic_unit|Mux4~1_combout ),
	.cin(gnd),
	.combout(\arithmetic_logic_unit|Mux14~7_combout ),
	.cout());
// synopsys translate_off
defparam \arithmetic_logic_unit|Mux14~7 .lut_mask = 16'hDC98;
defparam \arithmetic_logic_unit|Mux14~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y23_N16
cycloneive_lcell_comb \arithmetic_logic_unit|Mux14~8 (
// Equation(s):
// \arithmetic_logic_unit|Mux14~8_combout  = (\ctrl_unit|alu_op [2] & ((\arithmetic_logic_unit|Mux14~7_combout  & (\arithmetic_logic_unit|Mux4~3_combout )) # (!\arithmetic_logic_unit|Mux14~7_combout  & ((\arithmetic_logic_unit|Mux4~0_combout ))))) # 
// (!\ctrl_unit|alu_op [2] & (((\arithmetic_logic_unit|Mux14~7_combout ))))

	.dataa(\ctrl_unit|alu_op [2]),
	.datab(\arithmetic_logic_unit|Mux4~3_combout ),
	.datac(\arithmetic_logic_unit|Mux4~0_combout ),
	.datad(\arithmetic_logic_unit|Mux14~7_combout ),
	.cin(gnd),
	.combout(\arithmetic_logic_unit|Mux14~8_combout ),
	.cout());
// synopsys translate_off
defparam \arithmetic_logic_unit|Mux14~8 .lut_mask = 16'hDDA0;
defparam \arithmetic_logic_unit|Mux14~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y23_N2
cycloneive_lcell_comb \arithmetic_logic_unit|Mux14~9 (
// Equation(s):
// \arithmetic_logic_unit|Mux14~9_combout  = (\ctrl_unit|alu_op [3] & ((\ctrl_unit|alu_op [4]) # ((\arithmetic_logic_unit|Mux14~6_combout )))) # (!\ctrl_unit|alu_op [3] & (!\ctrl_unit|alu_op [4] & ((\arithmetic_logic_unit|Mux14~8_combout ))))

	.dataa(\ctrl_unit|alu_op [3]),
	.datab(\ctrl_unit|alu_op [4]),
	.datac(\arithmetic_logic_unit|Mux14~6_combout ),
	.datad(\arithmetic_logic_unit|Mux14~8_combout ),
	.cin(gnd),
	.combout(\arithmetic_logic_unit|Mux14~9_combout ),
	.cout());
// synopsys translate_off
defparam \arithmetic_logic_unit|Mux14~9 .lut_mask = 16'hB9A8;
defparam \arithmetic_logic_unit|Mux14~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y23_N0
cycloneive_lcell_comb \arithmetic_logic_unit|Mux14~11 (
// Equation(s):
// \arithmetic_logic_unit|Mux14~11_combout  = (\ctrl_unit|alu_op [4] & ((\arithmetic_logic_unit|Mux14~9_combout  & (\arithmetic_logic_unit|Mux14~10_combout )) # (!\arithmetic_logic_unit|Mux14~9_combout  & ((\arithmetic_logic_unit|Mux14~3_combout ))))) # 
// (!\ctrl_unit|alu_op [4] & (((\arithmetic_logic_unit|Mux14~9_combout ))))

	.dataa(\ctrl_unit|alu_op [4]),
	.datab(\arithmetic_logic_unit|Mux14~10_combout ),
	.datac(\arithmetic_logic_unit|Mux14~3_combout ),
	.datad(\arithmetic_logic_unit|Mux14~9_combout ),
	.cin(gnd),
	.combout(\arithmetic_logic_unit|Mux14~11_combout ),
	.cout());
// synopsys translate_off
defparam \arithmetic_logic_unit|Mux14~11 .lut_mask = 16'hDDA0;
defparam \arithmetic_logic_unit|Mux14~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y23_N1
dffeas \arithmetic_logic_unit|Reg3[5] (
	.clk(\ctrl_unit|enables[15]~clkctrl_outclk ),
	.d(\arithmetic_logic_unit|Mux14~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\ctrl_unit|alu_op [5]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\arithmetic_logic_unit|Reg3 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \arithmetic_logic_unit|Reg3[5] .is_wysiwyg = "true";
defparam \arithmetic_logic_unit|Reg3[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y26_N6
cycloneive_lcell_comb \arithmetic_logic_unit|result[5]~feeder (
// Equation(s):
// \arithmetic_logic_unit|result[5]~feeder_combout  = \arithmetic_logic_unit|Reg3 [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(\arithmetic_logic_unit|Reg3 [5]),
	.datad(gnd),
	.cin(gnd),
	.combout(\arithmetic_logic_unit|result[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \arithmetic_logic_unit|result[5]~feeder .lut_mask = 16'hF0F0;
defparam \arithmetic_logic_unit|result[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y26_N7
dffeas \arithmetic_logic_unit|result[5] (
	.clk(\ctrl_unit|enables[15]~clkctrl_outclk ),
	.d(\arithmetic_logic_unit|result[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\arithmetic_logic_unit|result [5]),
	.prn(vcc));
// synopsys translate_off
defparam \arithmetic_logic_unit|result[5] .is_wysiwyg = "true";
defparam \arithmetic_logic_unit|result[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y25_N24
cycloneive_lcell_comb \mdr[5]~13 (
// Equation(s):
// \mdr[5]~13_combout  = (\reg_file~71_combout  & (\instr_reg[5]~2_combout )) # (!\reg_file~71_combout  & ((\arithmetic_logic_unit|result [5])))

	.dataa(\instr_reg[5]~2_combout ),
	.datab(\arithmetic_logic_unit|result [5]),
	.datac(gnd),
	.datad(\reg_file~71_combout ),
	.cin(gnd),
	.combout(\mdr[5]~13_combout ),
	.cout());
// synopsys translate_off
defparam \mdr[5]~13 .lut_mask = 16'hAACC;
defparam \mdr[5]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y25_N6
cycloneive_lcell_comb \mdr[13]~5 (
// Equation(s):
// \mdr[13]~5_combout  = (\reg_file~71_combout  & ((\instr_reg[13]~0_combout ))) # (!\reg_file~71_combout  & (\arithmetic_logic_unit|result [13]))

	.dataa(\arithmetic_logic_unit|result [13]),
	.datab(\instr_reg[13]~0_combout ),
	.datac(gnd),
	.datad(\reg_file~71_combout ),
	.cin(gnd),
	.combout(\mdr[13]~5_combout ),
	.cout());
// synopsys translate_off
defparam \mdr[13]~5 .lut_mask = 16'hCCAA;
defparam \mdr[13]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y22_N0
cycloneive_ram_block \ram|memory_rtl_0|auto_generated|ram_block1a37 (
	.portawe(\ram|memory_rtl_0|auto_generated|decode2|w_anode874w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\ram|memory_rtl_0|auto_generated|decode3|w_anode874w[3]~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Clock~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({mdr[13]}),
	.portaaddr({\mem_ub_addr[12]~24_combout ,\mem_ub_addr[11]~22_combout ,\mem_ub_addr[10]~20_combout ,\mem_ub_addr[9]~18_combout ,\mem_ub_addr[8]~16_combout ,\mem_ub_addr[7]~14_combout ,\mem_ub_addr[6]~12_combout ,\mem_ub_addr[5]~10_combout ,\mem_ub_addr[4]~8_combout ,
\mem_ub_addr[3]~6_combout ,\mem_ub_addr[2]~4_combout ,\mem_ub_addr[1]~2_combout ,\mem_ub_addr[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({mdr[5]}),
	.portbaddr({mar[12],mar[11],mar[10],mar[9],mar[8],mar[7],mar[6],mar[5],mar[4],mar[3],mar[2],mar[1],mar[0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram|memory_rtl_0|auto_generated|ram_block1a37_PORTADATAOUT_bus ),
	.portbdataout(\ram|memory_rtl_0|auto_generated|ram_block1a37_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \ram|memory_rtl_0|auto_generated|ram_block1a37 .data_interleave_offset_in_bits = 1;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a37 .data_interleave_width_in_bits = 1;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a37 .init_file = "db/xm23_cpu.ram0_memory_e411fb78.hdl.mif";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a37 .init_file_layout = "port_a";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a37 .logical_ram_name = "memory:ram|altsyncram:memory_rtl_0|altsyncram_2s72:auto_generated|ALTSYNCRAM";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a37 .mixed_port_feed_through_mode = "old";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a37 .operation_mode = "bidir_dual_port";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a37 .port_a_address_clear = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a37 .port_a_address_width = 13;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a37 .port_a_byte_enable_clock = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a37 .port_a_data_out_clear = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a37 .port_a_data_out_clock = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a37 .port_a_data_width = 1;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a37 .port_a_first_address = 0;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a37 .port_a_first_bit_number = 5;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a37 .port_a_last_address = 8191;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a37 .port_a_logical_ram_depth = 65536;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a37 .port_a_logical_ram_width = 8;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a37 .port_a_read_during_write_mode = "old_data";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a37 .port_b_address_clear = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a37 .port_b_address_clock = "clock0";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a37 .port_b_address_width = 13;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a37 .port_b_data_in_clock = "clock0";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a37 .port_b_data_out_clear = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a37 .port_b_data_out_clock = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a37 .port_b_data_width = 1;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a37 .port_b_first_address = 0;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a37 .port_b_first_bit_number = 5;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a37 .port_b_last_address = 8191;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a37 .port_b_logical_ram_depth = 65536;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a37 .port_b_logical_ram_width = 8;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a37 .port_b_read_during_write_mode = "old_data";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a37 .port_b_read_enable_clock = "clock0";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a37 .port_b_write_enable_clock = "clock0";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a37 .ram_block_type = "M9K";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a37 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a37 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a37 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a37 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X37_Y25_N0
cycloneive_ram_block \ram|memory_rtl_0|auto_generated|ram_block1a45 (
	.portawe(\ram|memory_rtl_0|auto_generated|decode2|w_anode884w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\ram|memory_rtl_0|auto_generated|decode3|w_anode884w[3]~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Clock~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({mdr[13]}),
	.portaaddr({\mem_ub_addr[12]~24_combout ,\mem_ub_addr[11]~22_combout ,\mem_ub_addr[10]~20_combout ,\mem_ub_addr[9]~18_combout ,\mem_ub_addr[8]~16_combout ,\mem_ub_addr[7]~14_combout ,\mem_ub_addr[6]~12_combout ,\mem_ub_addr[5]~10_combout ,\mem_ub_addr[4]~8_combout ,
\mem_ub_addr[3]~6_combout ,\mem_ub_addr[2]~4_combout ,\mem_ub_addr[1]~2_combout ,\mem_ub_addr[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({mdr[5]}),
	.portbaddr({mar[12],mar[11],mar[10],mar[9],mar[8],mar[7],mar[6],mar[5],mar[4],mar[3],mar[2],mar[1],mar[0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram|memory_rtl_0|auto_generated|ram_block1a45_PORTADATAOUT_bus ),
	.portbdataout(\ram|memory_rtl_0|auto_generated|ram_block1a45_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \ram|memory_rtl_0|auto_generated|ram_block1a45 .data_interleave_offset_in_bits = 1;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a45 .data_interleave_width_in_bits = 1;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a45 .init_file = "db/xm23_cpu.ram0_memory_e411fb78.hdl.mif";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a45 .init_file_layout = "port_a";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a45 .logical_ram_name = "memory:ram|altsyncram:memory_rtl_0|altsyncram_2s72:auto_generated|ALTSYNCRAM";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a45 .mixed_port_feed_through_mode = "old";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a45 .operation_mode = "bidir_dual_port";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a45 .port_a_address_clear = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a45 .port_a_address_width = 13;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a45 .port_a_byte_enable_clock = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a45 .port_a_data_out_clear = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a45 .port_a_data_out_clock = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a45 .port_a_data_width = 1;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a45 .port_a_first_address = 0;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a45 .port_a_first_bit_number = 5;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a45 .port_a_last_address = 8191;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a45 .port_a_logical_ram_depth = 65536;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a45 .port_a_logical_ram_width = 8;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a45 .port_a_read_during_write_mode = "old_data";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a45 .port_b_address_clear = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a45 .port_b_address_clock = "clock0";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a45 .port_b_address_width = 13;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a45 .port_b_data_in_clock = "clock0";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a45 .port_b_data_out_clear = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a45 .port_b_data_out_clock = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a45 .port_b_data_width = 1;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a45 .port_b_first_address = 0;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a45 .port_b_first_bit_number = 5;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a45 .port_b_last_address = 8191;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a45 .port_b_logical_ram_depth = 65536;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a45 .port_b_logical_ram_width = 8;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a45 .port_b_read_during_write_mode = "old_data";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a45 .port_b_read_enable_clock = "clock0";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a45 .port_b_write_enable_clock = "clock0";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a45 .ram_block_type = "M9K";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a45 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a45 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a45 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a45 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X59_Y25_N24
cycloneive_lcell_comb \ram|memory_rtl_0|auto_generated|mux4|result_node[5]~33 (
// Equation(s):
// \ram|memory_rtl_0|auto_generated|mux4|result_node[5]~33_combout  = (!\ram|memory_rtl_0|auto_generated|address_reg_a [1] & ((\ram|memory_rtl_0|auto_generated|address_reg_a [0] & ((\ram|memory_rtl_0|auto_generated|ram_block1a45~portadataout ))) # 
// (!\ram|memory_rtl_0|auto_generated|address_reg_a [0] & (\ram|memory_rtl_0|auto_generated|ram_block1a37~portadataout ))))

	.dataa(\ram|memory_rtl_0|auto_generated|address_reg_a [1]),
	.datab(\ram|memory_rtl_0|auto_generated|address_reg_a [0]),
	.datac(\ram|memory_rtl_0|auto_generated|ram_block1a37~portadataout ),
	.datad(\ram|memory_rtl_0|auto_generated|ram_block1a45~portadataout ),
	.cin(gnd),
	.combout(\ram|memory_rtl_0|auto_generated|mux4|result_node[5]~33_combout ),
	.cout());
// synopsys translate_off
defparam \ram|memory_rtl_0|auto_generated|mux4|result_node[5]~33 .lut_mask = 16'h5410;
defparam \ram|memory_rtl_0|auto_generated|mux4|result_node[5]~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y26_N0
cycloneive_ram_block \ram|memory_rtl_0|auto_generated|ram_block1a61 (
	.portawe(\ram|memory_rtl_0|auto_generated|decode2|w_anode904w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\ram|memory_rtl_0|auto_generated|decode3|w_anode904w[3]~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Clock~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({mdr[13]}),
	.portaaddr({\mem_ub_addr[12]~24_combout ,\mem_ub_addr[11]~22_combout ,\mem_ub_addr[10]~20_combout ,\mem_ub_addr[9]~18_combout ,\mem_ub_addr[8]~16_combout ,\mem_ub_addr[7]~14_combout ,\mem_ub_addr[6]~12_combout ,\mem_ub_addr[5]~10_combout ,\mem_ub_addr[4]~8_combout ,
\mem_ub_addr[3]~6_combout ,\mem_ub_addr[2]~4_combout ,\mem_ub_addr[1]~2_combout ,\mem_ub_addr[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({mdr[5]}),
	.portbaddr({mar[12],mar[11],mar[10],mar[9],mar[8],mar[7],mar[6],mar[5],mar[4],mar[3],mar[2],mar[1],mar[0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram|memory_rtl_0|auto_generated|ram_block1a61_PORTADATAOUT_bus ),
	.portbdataout(\ram|memory_rtl_0|auto_generated|ram_block1a61_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \ram|memory_rtl_0|auto_generated|ram_block1a61 .data_interleave_offset_in_bits = 1;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a61 .data_interleave_width_in_bits = 1;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a61 .init_file = "db/xm23_cpu.ram0_memory_e411fb78.hdl.mif";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a61 .init_file_layout = "port_a";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a61 .logical_ram_name = "memory:ram|altsyncram:memory_rtl_0|altsyncram_2s72:auto_generated|ALTSYNCRAM";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a61 .mixed_port_feed_through_mode = "old";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a61 .operation_mode = "bidir_dual_port";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a61 .port_a_address_clear = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a61 .port_a_address_width = 13;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a61 .port_a_byte_enable_clock = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a61 .port_a_data_out_clear = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a61 .port_a_data_out_clock = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a61 .port_a_data_width = 1;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a61 .port_a_first_address = 0;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a61 .port_a_first_bit_number = 5;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a61 .port_a_last_address = 8191;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a61 .port_a_logical_ram_depth = 65536;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a61 .port_a_logical_ram_width = 8;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a61 .port_a_read_during_write_mode = "old_data";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a61 .port_b_address_clear = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a61 .port_b_address_clock = "clock0";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a61 .port_b_address_width = 13;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a61 .port_b_data_in_clock = "clock0";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a61 .port_b_data_out_clear = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a61 .port_b_data_out_clock = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a61 .port_b_data_width = 1;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a61 .port_b_first_address = 0;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a61 .port_b_first_bit_number = 5;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a61 .port_b_last_address = 8191;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a61 .port_b_logical_ram_depth = 65536;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a61 .port_b_logical_ram_width = 8;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a61 .port_b_read_during_write_mode = "old_data";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a61 .port_b_read_enable_clock = "clock0";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a61 .port_b_write_enable_clock = "clock0";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a61 .ram_block_type = "M9K";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a61 .mem_init3 = 2048'h80000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a61 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a61 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a61 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X51_Y23_N0
cycloneive_ram_block \ram|memory_rtl_0|auto_generated|ram_block1a53 (
	.portawe(\ram|memory_rtl_0|auto_generated|decode2|w_anode894w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\ram|memory_rtl_0|auto_generated|decode3|w_anode894w[3]~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Clock~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({mdr[13]}),
	.portaaddr({\mem_ub_addr[12]~24_combout ,\mem_ub_addr[11]~22_combout ,\mem_ub_addr[10]~20_combout ,\mem_ub_addr[9]~18_combout ,\mem_ub_addr[8]~16_combout ,\mem_ub_addr[7]~14_combout ,\mem_ub_addr[6]~12_combout ,\mem_ub_addr[5]~10_combout ,\mem_ub_addr[4]~8_combout ,
\mem_ub_addr[3]~6_combout ,\mem_ub_addr[2]~4_combout ,\mem_ub_addr[1]~2_combout ,\mem_ub_addr[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({mdr[5]}),
	.portbaddr({mar[12],mar[11],mar[10],mar[9],mar[8],mar[7],mar[6],mar[5],mar[4],mar[3],mar[2],mar[1],mar[0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram|memory_rtl_0|auto_generated|ram_block1a53_PORTADATAOUT_bus ),
	.portbdataout(\ram|memory_rtl_0|auto_generated|ram_block1a53_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \ram|memory_rtl_0|auto_generated|ram_block1a53 .data_interleave_offset_in_bits = 1;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a53 .data_interleave_width_in_bits = 1;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a53 .init_file = "db/xm23_cpu.ram0_memory_e411fb78.hdl.mif";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a53 .init_file_layout = "port_a";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a53 .logical_ram_name = "memory:ram|altsyncram:memory_rtl_0|altsyncram_2s72:auto_generated|ALTSYNCRAM";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a53 .mixed_port_feed_through_mode = "old";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a53 .operation_mode = "bidir_dual_port";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a53 .port_a_address_clear = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a53 .port_a_address_width = 13;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a53 .port_a_byte_enable_clock = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a53 .port_a_data_out_clear = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a53 .port_a_data_out_clock = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a53 .port_a_data_width = 1;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a53 .port_a_first_address = 0;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a53 .port_a_first_bit_number = 5;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a53 .port_a_last_address = 8191;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a53 .port_a_logical_ram_depth = 65536;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a53 .port_a_logical_ram_width = 8;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a53 .port_a_read_during_write_mode = "old_data";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a53 .port_b_address_clear = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a53 .port_b_address_clock = "clock0";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a53 .port_b_address_width = 13;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a53 .port_b_data_in_clock = "clock0";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a53 .port_b_data_out_clear = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a53 .port_b_data_out_clock = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a53 .port_b_data_width = 1;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a53 .port_b_first_address = 0;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a53 .port_b_first_bit_number = 5;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a53 .port_b_last_address = 8191;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a53 .port_b_logical_ram_depth = 65536;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a53 .port_b_logical_ram_width = 8;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a53 .port_b_read_during_write_mode = "old_data";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a53 .port_b_read_enable_clock = "clock0";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a53 .port_b_write_enable_clock = "clock0";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a53 .ram_block_type = "M9K";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a53 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a53 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a53 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a53 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X63_Y25_N12
cycloneive_lcell_comb \ram|memory_rtl_0|auto_generated|mux4|result_node[5]~34 (
// Equation(s):
// \ram|memory_rtl_0|auto_generated|mux4|result_node[5]~34_combout  = (\ram|memory_rtl_0|auto_generated|address_reg_a [1] & ((\ram|memory_rtl_0|auto_generated|address_reg_a [0] & (\ram|memory_rtl_0|auto_generated|ram_block1a61~portadataout )) # 
// (!\ram|memory_rtl_0|auto_generated|address_reg_a [0] & ((\ram|memory_rtl_0|auto_generated|ram_block1a53~portadataout )))))

	.dataa(\ram|memory_rtl_0|auto_generated|address_reg_a [1]),
	.datab(\ram|memory_rtl_0|auto_generated|address_reg_a [0]),
	.datac(\ram|memory_rtl_0|auto_generated|ram_block1a61~portadataout ),
	.datad(\ram|memory_rtl_0|auto_generated|ram_block1a53~portadataout ),
	.cin(gnd),
	.combout(\ram|memory_rtl_0|auto_generated|mux4|result_node[5]~34_combout ),
	.cout());
// synopsys translate_off
defparam \ram|memory_rtl_0|auto_generated|mux4|result_node[5]~34 .lut_mask = 16'hA280;
defparam \ram|memory_rtl_0|auto_generated|mux4|result_node[5]~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y28_N0
cycloneive_ram_block \ram|memory_rtl_0|auto_generated|ram_block1a13 (
	.portawe(\ram|memory_rtl_0|auto_generated|decode2|w_anode844w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\ram|memory_rtl_0|auto_generated|decode3|w_anode844w[3]~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Clock~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({mdr[13]}),
	.portaaddr({\mem_ub_addr[12]~24_combout ,\mem_ub_addr[11]~22_combout ,\mem_ub_addr[10]~20_combout ,\mem_ub_addr[9]~18_combout ,\mem_ub_addr[8]~16_combout ,\mem_ub_addr[7]~14_combout ,\mem_ub_addr[6]~12_combout ,\mem_ub_addr[5]~10_combout ,\mem_ub_addr[4]~8_combout ,
\mem_ub_addr[3]~6_combout ,\mem_ub_addr[2]~4_combout ,\mem_ub_addr[1]~2_combout ,\mem_ub_addr[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({mdr[5]}),
	.portbaddr({mar[12],mar[11],mar[10],mar[9],mar[8],mar[7],mar[6],mar[5],mar[4],mar[3],mar[2],mar[1],mar[0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram|memory_rtl_0|auto_generated|ram_block1a13_PORTADATAOUT_bus ),
	.portbdataout(\ram|memory_rtl_0|auto_generated|ram_block1a13_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \ram|memory_rtl_0|auto_generated|ram_block1a13 .data_interleave_offset_in_bits = 1;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a13 .data_interleave_width_in_bits = 1;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a13 .init_file = "db/xm23_cpu.ram0_memory_e411fb78.hdl.mif";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a13 .init_file_layout = "port_a";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a13 .logical_ram_name = "memory:ram|altsyncram:memory_rtl_0|altsyncram_2s72:auto_generated|ALTSYNCRAM";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a13 .mixed_port_feed_through_mode = "old";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a13 .operation_mode = "bidir_dual_port";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a13 .port_a_address_clear = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a13 .port_a_address_width = 13;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a13 .port_a_byte_enable_clock = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a13 .port_a_data_out_clear = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a13 .port_a_data_out_clock = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a13 .port_a_data_width = 1;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a13 .port_a_first_address = 0;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a13 .port_a_first_bit_number = 5;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a13 .port_a_last_address = 8191;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a13 .port_a_logical_ram_depth = 65536;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a13 .port_a_logical_ram_width = 8;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a13 .port_a_read_during_write_mode = "old_data";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a13 .port_b_address_clear = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a13 .port_b_address_clock = "clock0";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a13 .port_b_address_width = 13;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a13 .port_b_data_in_clock = "clock0";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a13 .port_b_data_out_clear = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a13 .port_b_data_out_clock = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a13 .port_b_data_width = 1;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a13 .port_b_first_address = 0;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a13 .port_b_first_bit_number = 5;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a13 .port_b_last_address = 8191;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a13 .port_b_logical_ram_depth = 65536;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a13 .port_b_logical_ram_width = 8;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a13 .port_b_read_during_write_mode = "old_data";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a13 .port_b_read_enable_clock = "clock0";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a13 .port_b_write_enable_clock = "clock0";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a13 .ram_block_type = "M9K";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a13 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a13 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a13 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a13 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X51_Y29_N0
cycloneive_ram_block \ram|memory_rtl_0|auto_generated|ram_block1a5 (
	.portawe(\ram|memory_rtl_0|auto_generated|decode2|w_anode827w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\ram|memory_rtl_0|auto_generated|decode3|w_anode827w[3]~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Clock~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({mdr[13]}),
	.portaaddr({\mem_ub_addr[12]~24_combout ,\mem_ub_addr[11]~22_combout ,\mem_ub_addr[10]~20_combout ,\mem_ub_addr[9]~18_combout ,\mem_ub_addr[8]~16_combout ,\mem_ub_addr[7]~14_combout ,\mem_ub_addr[6]~12_combout ,\mem_ub_addr[5]~10_combout ,\mem_ub_addr[4]~8_combout ,
\mem_ub_addr[3]~6_combout ,\mem_ub_addr[2]~4_combout ,\mem_ub_addr[1]~2_combout ,\mem_ub_addr[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({mdr[5]}),
	.portbaddr({mar[12],mar[11],mar[10],mar[9],mar[8],mar[7],mar[6],mar[5],mar[4],mar[3],mar[2],mar[1],mar[0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram|memory_rtl_0|auto_generated|ram_block1a5_PORTADATAOUT_bus ),
	.portbdataout(\ram|memory_rtl_0|auto_generated|ram_block1a5_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \ram|memory_rtl_0|auto_generated|ram_block1a5 .data_interleave_offset_in_bits = 1;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a5 .data_interleave_width_in_bits = 1;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a5 .init_file = "db/xm23_cpu.ram0_memory_e411fb78.hdl.mif";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a5 .init_file_layout = "port_a";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a5 .logical_ram_name = "memory:ram|altsyncram:memory_rtl_0|altsyncram_2s72:auto_generated|ALTSYNCRAM";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a5 .mixed_port_feed_through_mode = "old";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a5 .operation_mode = "bidir_dual_port";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a5 .port_a_address_clear = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a5 .port_a_address_width = 13;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a5 .port_a_byte_enable_clock = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a5 .port_a_data_out_clear = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a5 .port_a_data_out_clock = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a5 .port_a_data_width = 1;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a5 .port_a_first_address = 0;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a5 .port_a_first_bit_number = 5;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a5 .port_a_last_address = 8191;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a5 .port_a_logical_ram_depth = 65536;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a5 .port_a_logical_ram_width = 8;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a5 .port_a_read_during_write_mode = "old_data";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a5 .port_b_address_clear = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a5 .port_b_address_clock = "clock0";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a5 .port_b_address_width = 13;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a5 .port_b_data_in_clock = "clock0";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a5 .port_b_data_out_clear = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a5 .port_b_data_out_clock = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a5 .port_b_data_width = 1;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a5 .port_b_first_address = 0;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a5 .port_b_first_bit_number = 5;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a5 .port_b_last_address = 8191;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a5 .port_b_logical_ram_depth = 65536;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a5 .port_b_logical_ram_width = 8;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a5 .port_b_read_during_write_mode = "old_data";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a5 .port_b_read_enable_clock = "clock0";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a5 .port_b_write_enable_clock = "clock0";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a5 .ram_block_type = "M9K";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a5 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a5 .mem_init2 = 2048'h000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000002E8;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a5 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a5 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000002BC4005111112EAC;
// synopsys translate_on

// Location: LCCOMB_X52_Y28_N12
cycloneive_lcell_comb \ram|memory_rtl_0|auto_generated|mux4|result_node[5]~30 (
// Equation(s):
// \ram|memory_rtl_0|auto_generated|mux4|result_node[5]~30_combout  = (!\ram|memory_rtl_0|auto_generated|address_reg_a [1] & ((\ram|memory_rtl_0|auto_generated|address_reg_a [0] & (\ram|memory_rtl_0|auto_generated|ram_block1a13~portadataout )) # 
// (!\ram|memory_rtl_0|auto_generated|address_reg_a [0] & ((\ram|memory_rtl_0|auto_generated|ram_block1a5~portadataout )))))

	.dataa(\ram|memory_rtl_0|auto_generated|address_reg_a [0]),
	.datab(\ram|memory_rtl_0|auto_generated|address_reg_a [1]),
	.datac(\ram|memory_rtl_0|auto_generated|ram_block1a13~portadataout ),
	.datad(\ram|memory_rtl_0|auto_generated|ram_block1a5~portadataout ),
	.cin(gnd),
	.combout(\ram|memory_rtl_0|auto_generated|mux4|result_node[5]~30_combout ),
	.cout());
// synopsys translate_off
defparam \ram|memory_rtl_0|auto_generated|mux4|result_node[5]~30 .lut_mask = 16'h3120;
defparam \ram|memory_rtl_0|auto_generated|mux4|result_node[5]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y25_N0
cycloneive_ram_block \ram|memory_rtl_0|auto_generated|ram_block1a29 (
	.portawe(\ram|memory_rtl_0|auto_generated|decode2|w_anode864w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\ram|memory_rtl_0|auto_generated|decode3|w_anode864w[3]~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Clock~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({mdr[13]}),
	.portaaddr({\mem_ub_addr[12]~24_combout ,\mem_ub_addr[11]~22_combout ,\mem_ub_addr[10]~20_combout ,\mem_ub_addr[9]~18_combout ,\mem_ub_addr[8]~16_combout ,\mem_ub_addr[7]~14_combout ,\mem_ub_addr[6]~12_combout ,\mem_ub_addr[5]~10_combout ,\mem_ub_addr[4]~8_combout ,
\mem_ub_addr[3]~6_combout ,\mem_ub_addr[2]~4_combout ,\mem_ub_addr[1]~2_combout ,\mem_ub_addr[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({mdr[5]}),
	.portbaddr({mar[12],mar[11],mar[10],mar[9],mar[8],mar[7],mar[6],mar[5],mar[4],mar[3],mar[2],mar[1],mar[0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram|memory_rtl_0|auto_generated|ram_block1a29_PORTADATAOUT_bus ),
	.portbdataout(\ram|memory_rtl_0|auto_generated|ram_block1a29_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \ram|memory_rtl_0|auto_generated|ram_block1a29 .data_interleave_offset_in_bits = 1;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a29 .data_interleave_width_in_bits = 1;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a29 .init_file = "db/xm23_cpu.ram0_memory_e411fb78.hdl.mif";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a29 .init_file_layout = "port_a";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a29 .logical_ram_name = "memory:ram|altsyncram:memory_rtl_0|altsyncram_2s72:auto_generated|ALTSYNCRAM";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a29 .mixed_port_feed_through_mode = "old";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a29 .operation_mode = "bidir_dual_port";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a29 .port_a_address_clear = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a29 .port_a_address_width = 13;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a29 .port_a_byte_enable_clock = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a29 .port_a_data_out_clear = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a29 .port_a_data_out_clock = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a29 .port_a_data_width = 1;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a29 .port_a_first_address = 0;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a29 .port_a_first_bit_number = 5;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a29 .port_a_last_address = 8191;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a29 .port_a_logical_ram_depth = 65536;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a29 .port_a_logical_ram_width = 8;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a29 .port_a_read_during_write_mode = "old_data";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a29 .port_b_address_clear = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a29 .port_b_address_clock = "clock0";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a29 .port_b_address_width = 13;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a29 .port_b_data_in_clock = "clock0";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a29 .port_b_data_out_clear = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a29 .port_b_data_out_clock = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a29 .port_b_data_width = 1;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a29 .port_b_first_address = 0;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a29 .port_b_first_bit_number = 5;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a29 .port_b_last_address = 8191;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a29 .port_b_logical_ram_depth = 65536;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a29 .port_b_logical_ram_width = 8;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a29 .port_b_read_during_write_mode = "old_data";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a29 .port_b_read_enable_clock = "clock0";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a29 .port_b_write_enable_clock = "clock0";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a29 .ram_block_type = "M9K";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a29 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a29 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a29 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a29 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X37_Y29_N0
cycloneive_ram_block \ram|memory_rtl_0|auto_generated|ram_block1a21 (
	.portawe(\ram|memory_rtl_0|auto_generated|decode2|w_anode854w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\ram|memory_rtl_0|auto_generated|decode3|w_anode854w[3]~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Clock~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({mdr[13]}),
	.portaaddr({\mem_ub_addr[12]~24_combout ,\mem_ub_addr[11]~22_combout ,\mem_ub_addr[10]~20_combout ,\mem_ub_addr[9]~18_combout ,\mem_ub_addr[8]~16_combout ,\mem_ub_addr[7]~14_combout ,\mem_ub_addr[6]~12_combout ,\mem_ub_addr[5]~10_combout ,\mem_ub_addr[4]~8_combout ,
\mem_ub_addr[3]~6_combout ,\mem_ub_addr[2]~4_combout ,\mem_ub_addr[1]~2_combout ,\mem_ub_addr[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({mdr[5]}),
	.portbaddr({mar[12],mar[11],mar[10],mar[9],mar[8],mar[7],mar[6],mar[5],mar[4],mar[3],mar[2],mar[1],mar[0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram|memory_rtl_0|auto_generated|ram_block1a21_PORTADATAOUT_bus ),
	.portbdataout(\ram|memory_rtl_0|auto_generated|ram_block1a21_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \ram|memory_rtl_0|auto_generated|ram_block1a21 .data_interleave_offset_in_bits = 1;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a21 .data_interleave_width_in_bits = 1;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a21 .init_file = "db/xm23_cpu.ram0_memory_e411fb78.hdl.mif";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a21 .init_file_layout = "port_a";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a21 .logical_ram_name = "memory:ram|altsyncram:memory_rtl_0|altsyncram_2s72:auto_generated|ALTSYNCRAM";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a21 .mixed_port_feed_through_mode = "old";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a21 .operation_mode = "bidir_dual_port";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a21 .port_a_address_clear = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a21 .port_a_address_width = 13;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a21 .port_a_byte_enable_clock = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a21 .port_a_data_out_clear = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a21 .port_a_data_out_clock = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a21 .port_a_data_width = 1;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a21 .port_a_first_address = 0;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a21 .port_a_first_bit_number = 5;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a21 .port_a_last_address = 8191;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a21 .port_a_logical_ram_depth = 65536;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a21 .port_a_logical_ram_width = 8;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a21 .port_a_read_during_write_mode = "old_data";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a21 .port_b_address_clear = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a21 .port_b_address_clock = "clock0";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a21 .port_b_address_width = 13;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a21 .port_b_data_in_clock = "clock0";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a21 .port_b_data_out_clear = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a21 .port_b_data_out_clock = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a21 .port_b_data_width = 1;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a21 .port_b_first_address = 0;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a21 .port_b_first_bit_number = 5;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a21 .port_b_last_address = 8191;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a21 .port_b_logical_ram_depth = 65536;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a21 .port_b_logical_ram_width = 8;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a21 .port_b_read_during_write_mode = "old_data";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a21 .port_b_read_enable_clock = "clock0";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a21 .port_b_write_enable_clock = "clock0";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a21 .ram_block_type = "M9K";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a21 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a21 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a21 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a21 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X63_Y25_N4
cycloneive_lcell_comb \ram|memory_rtl_0|auto_generated|mux4|result_node[5]~31 (
// Equation(s):
// \ram|memory_rtl_0|auto_generated|mux4|result_node[5]~31_combout  = (\ram|memory_rtl_0|auto_generated|address_reg_a [1] & ((\ram|memory_rtl_0|auto_generated|address_reg_a [0] & (\ram|memory_rtl_0|auto_generated|ram_block1a29~portadataout )) # 
// (!\ram|memory_rtl_0|auto_generated|address_reg_a [0] & ((\ram|memory_rtl_0|auto_generated|ram_block1a21~portadataout )))))

	.dataa(\ram|memory_rtl_0|auto_generated|address_reg_a [1]),
	.datab(\ram|memory_rtl_0|auto_generated|address_reg_a [0]),
	.datac(\ram|memory_rtl_0|auto_generated|ram_block1a29~portadataout ),
	.datad(\ram|memory_rtl_0|auto_generated|ram_block1a21~portadataout ),
	.cin(gnd),
	.combout(\ram|memory_rtl_0|auto_generated|mux4|result_node[5]~31_combout ),
	.cout());
// synopsys translate_off
defparam \ram|memory_rtl_0|auto_generated|mux4|result_node[5]~31 .lut_mask = 16'hA280;
defparam \ram|memory_rtl_0|auto_generated|mux4|result_node[5]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y25_N2
cycloneive_lcell_comb \ram|memory_rtl_0|auto_generated|mux4|result_node[5]~32 (
// Equation(s):
// \ram|memory_rtl_0|auto_generated|mux4|result_node[5]~32_combout  = (!\ram|memory_rtl_0|auto_generated|address_reg_a [2] & ((\ram|memory_rtl_0|auto_generated|mux4|result_node[5]~30_combout ) # 
// (\ram|memory_rtl_0|auto_generated|mux4|result_node[5]~31_combout )))

	.dataa(\ram|memory_rtl_0|auto_generated|address_reg_a [2]),
	.datab(\ram|memory_rtl_0|auto_generated|mux4|result_node[5]~30_combout ),
	.datac(\ram|memory_rtl_0|auto_generated|mux4|result_node[5]~31_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ram|memory_rtl_0|auto_generated|mux4|result_node[5]~32_combout ),
	.cout());
// synopsys translate_off
defparam \ram|memory_rtl_0|auto_generated|mux4|result_node[5]~32 .lut_mask = 16'h5454;
defparam \ram|memory_rtl_0|auto_generated|mux4|result_node[5]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y25_N14
cycloneive_lcell_comb \ram|memory_rtl_0|auto_generated|mux4|result_node[5]~35 (
// Equation(s):
// \ram|memory_rtl_0|auto_generated|mux4|result_node[5]~35_combout  = (\ram|memory_rtl_0|auto_generated|mux4|result_node[5]~32_combout ) # ((\ram|memory_rtl_0|auto_generated|address_reg_a [2] & 
// ((\ram|memory_rtl_0|auto_generated|mux4|result_node[5]~33_combout ) # (\ram|memory_rtl_0|auto_generated|mux4|result_node[5]~34_combout ))))

	.dataa(\ram|memory_rtl_0|auto_generated|address_reg_a [2]),
	.datab(\ram|memory_rtl_0|auto_generated|mux4|result_node[5]~33_combout ),
	.datac(\ram|memory_rtl_0|auto_generated|mux4|result_node[5]~34_combout ),
	.datad(\ram|memory_rtl_0|auto_generated|mux4|result_node[5]~32_combout ),
	.cin(gnd),
	.combout(\ram|memory_rtl_0|auto_generated|mux4|result_node[5]~35_combout ),
	.cout());
// synopsys translate_off
defparam \ram|memory_rtl_0|auto_generated|mux4|result_node[5]~35 .lut_mask = 16'hFFA8;
defparam \ram|memory_rtl_0|auto_generated|mux4|result_node[5]~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y25_N7
dffeas \mdr[13] (
	.clk(!\Clock~clkctrl_outclk ),
	.d(\mdr[13]~5_combout ),
	.asdata(\ram|memory_rtl_0|auto_generated|mux4|result_node[5]~35_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\mdr[1]~16_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(mdr[13]),
	.prn(vcc));
// synopsys translate_off
defparam \mdr[13] .is_wysiwyg = "true";
defparam \mdr[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y25_N16
cycloneive_lcell_comb \ram|memory_rtl_0|auto_generated|mux5|result_node[5]~34 (
// Equation(s):
// \ram|memory_rtl_0|auto_generated|mux5|result_node[5]~34_combout  = (\ram|memory_rtl_0|auto_generated|address_reg_b [1] & ((\ram|memory_rtl_0|auto_generated|address_reg_b [0] & (\ram|memory_rtl_0|auto_generated|ram_block1a61~PORTBDATAOUT0 )) # 
// (!\ram|memory_rtl_0|auto_generated|address_reg_b [0] & ((\ram|memory_rtl_0|auto_generated|ram_block1a53~PORTBDATAOUT0 )))))

	.dataa(\ram|memory_rtl_0|auto_generated|address_reg_b [1]),
	.datab(\ram|memory_rtl_0|auto_generated|address_reg_b [0]),
	.datac(\ram|memory_rtl_0|auto_generated|ram_block1a61~PORTBDATAOUT0 ),
	.datad(\ram|memory_rtl_0|auto_generated|ram_block1a53~PORTBDATAOUT0 ),
	.cin(gnd),
	.combout(\ram|memory_rtl_0|auto_generated|mux5|result_node[5]~34_combout ),
	.cout());
// synopsys translate_off
defparam \ram|memory_rtl_0|auto_generated|mux5|result_node[5]~34 .lut_mask = 16'hA280;
defparam \ram|memory_rtl_0|auto_generated|mux5|result_node[5]~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y25_N22
cycloneive_lcell_comb \ram|memory_rtl_0|auto_generated|mux5|result_node[5]~33 (
// Equation(s):
// \ram|memory_rtl_0|auto_generated|mux5|result_node[5]~33_combout  = (!\ram|memory_rtl_0|auto_generated|address_reg_b [1] & ((\ram|memory_rtl_0|auto_generated|address_reg_b [0] & ((\ram|memory_rtl_0|auto_generated|ram_block1a45~PORTBDATAOUT0 ))) # 
// (!\ram|memory_rtl_0|auto_generated|address_reg_b [0] & (\ram|memory_rtl_0|auto_generated|ram_block1a37~PORTBDATAOUT0 ))))

	.dataa(\ram|memory_rtl_0|auto_generated|address_reg_b [1]),
	.datab(\ram|memory_rtl_0|auto_generated|address_reg_b [0]),
	.datac(\ram|memory_rtl_0|auto_generated|ram_block1a37~PORTBDATAOUT0 ),
	.datad(\ram|memory_rtl_0|auto_generated|ram_block1a45~PORTBDATAOUT0 ),
	.cin(gnd),
	.combout(\ram|memory_rtl_0|auto_generated|mux5|result_node[5]~33_combout ),
	.cout());
// synopsys translate_off
defparam \ram|memory_rtl_0|auto_generated|mux5|result_node[5]~33 .lut_mask = 16'h5410;
defparam \ram|memory_rtl_0|auto_generated|mux5|result_node[5]~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y25_N8
cycloneive_lcell_comb \ram|memory_rtl_0|auto_generated|mux5|result_node[5]~30 (
// Equation(s):
// \ram|memory_rtl_0|auto_generated|mux5|result_node[5]~30_combout  = (!\ram|memory_rtl_0|auto_generated|address_reg_b [1] & ((\ram|memory_rtl_0|auto_generated|address_reg_b [0] & (\ram|memory_rtl_0|auto_generated|ram_block1a13~PORTBDATAOUT0 )) # 
// (!\ram|memory_rtl_0|auto_generated|address_reg_b [0] & ((\ram|memory_rtl_0|auto_generated|ram_block1a5~PORTBDATAOUT0 )))))

	.dataa(\ram|memory_rtl_0|auto_generated|address_reg_b [1]),
	.datab(\ram|memory_rtl_0|auto_generated|address_reg_b [0]),
	.datac(\ram|memory_rtl_0|auto_generated|ram_block1a13~PORTBDATAOUT0 ),
	.datad(\ram|memory_rtl_0|auto_generated|ram_block1a5~PORTBDATAOUT0 ),
	.cin(gnd),
	.combout(\ram|memory_rtl_0|auto_generated|mux5|result_node[5]~30_combout ),
	.cout());
// synopsys translate_off
defparam \ram|memory_rtl_0|auto_generated|mux5|result_node[5]~30 .lut_mask = 16'h5140;
defparam \ram|memory_rtl_0|auto_generated|mux5|result_node[5]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y25_N10
cycloneive_lcell_comb \ram|memory_rtl_0|auto_generated|mux5|result_node[5]~31 (
// Equation(s):
// \ram|memory_rtl_0|auto_generated|mux5|result_node[5]~31_combout  = (\ram|memory_rtl_0|auto_generated|address_reg_b [1] & ((\ram|memory_rtl_0|auto_generated|address_reg_b [0] & ((\ram|memory_rtl_0|auto_generated|ram_block1a29~PORTBDATAOUT0 ))) # 
// (!\ram|memory_rtl_0|auto_generated|address_reg_b [0] & (\ram|memory_rtl_0|auto_generated|ram_block1a21~PORTBDATAOUT0 ))))

	.dataa(\ram|memory_rtl_0|auto_generated|address_reg_b [1]),
	.datab(\ram|memory_rtl_0|auto_generated|address_reg_b [0]),
	.datac(\ram|memory_rtl_0|auto_generated|ram_block1a21~PORTBDATAOUT0 ),
	.datad(\ram|memory_rtl_0|auto_generated|ram_block1a29~PORTBDATAOUT0 ),
	.cin(gnd),
	.combout(\ram|memory_rtl_0|auto_generated|mux5|result_node[5]~31_combout ),
	.cout());
// synopsys translate_off
defparam \ram|memory_rtl_0|auto_generated|mux5|result_node[5]~31 .lut_mask = 16'hA820;
defparam \ram|memory_rtl_0|auto_generated|mux5|result_node[5]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y25_N28
cycloneive_lcell_comb \ram|memory_rtl_0|auto_generated|mux5|result_node[5]~32 (
// Equation(s):
// \ram|memory_rtl_0|auto_generated|mux5|result_node[5]~32_combout  = (!\ram|memory_rtl_0|auto_generated|address_reg_b [2] & ((\ram|memory_rtl_0|auto_generated|mux5|result_node[5]~30_combout ) # 
// (\ram|memory_rtl_0|auto_generated|mux5|result_node[5]~31_combout )))

	.dataa(\ram|memory_rtl_0|auto_generated|address_reg_b [2]),
	.datab(gnd),
	.datac(\ram|memory_rtl_0|auto_generated|mux5|result_node[5]~30_combout ),
	.datad(\ram|memory_rtl_0|auto_generated|mux5|result_node[5]~31_combout ),
	.cin(gnd),
	.combout(\ram|memory_rtl_0|auto_generated|mux5|result_node[5]~32_combout ),
	.cout());
// synopsys translate_off
defparam \ram|memory_rtl_0|auto_generated|mux5|result_node[5]~32 .lut_mask = 16'h5550;
defparam \ram|memory_rtl_0|auto_generated|mux5|result_node[5]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y25_N26
cycloneive_lcell_comb \ram|memory_rtl_0|auto_generated|mux5|result_node[5]~35 (
// Equation(s):
// \ram|memory_rtl_0|auto_generated|mux5|result_node[5]~35_combout  = (\ram|memory_rtl_0|auto_generated|mux5|result_node[5]~32_combout ) # ((\ram|memory_rtl_0|auto_generated|address_reg_b [2] & 
// ((\ram|memory_rtl_0|auto_generated|mux5|result_node[5]~34_combout ) # (\ram|memory_rtl_0|auto_generated|mux5|result_node[5]~33_combout ))))

	.dataa(\ram|memory_rtl_0|auto_generated|address_reg_b [2]),
	.datab(\ram|memory_rtl_0|auto_generated|mux5|result_node[5]~34_combout ),
	.datac(\ram|memory_rtl_0|auto_generated|mux5|result_node[5]~33_combout ),
	.datad(\ram|memory_rtl_0|auto_generated|mux5|result_node[5]~32_combout ),
	.cin(gnd),
	.combout(\ram|memory_rtl_0|auto_generated|mux5|result_node[5]~35_combout ),
	.cout());
// synopsys translate_off
defparam \ram|memory_rtl_0|auto_generated|mux5|result_node[5]~35 .lut_mask = 16'hFFA8;
defparam \ram|memory_rtl_0|auto_generated|mux5|result_node[5]~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y25_N25
dffeas \mdr[5] (
	.clk(!\Clock~clkctrl_outclk ),
	.d(\mdr[5]~13_combout ),
	.asdata(\ram|memory_rtl_0|auto_generated|mux5|result_node[5]~35_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\mdr[1]~16_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(mdr[5]),
	.prn(vcc));
// synopsys translate_off
defparam \mdr[5] .is_wysiwyg = "true";
defparam \mdr[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y26_N20
cycloneive_lcell_comb \ID|ImByte[5]~feeder (
// Equation(s):
// \ID|ImByte[5]~feeder_combout  = instr_reg[8]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(instr_reg[8]),
	.cin(gnd),
	.combout(\ID|ImByte[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ID|ImByte[5]~feeder .lut_mask = 16'hFF00;
defparam \ID|ImByte[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y26_N21
dffeas \ID|ImByte[5] (
	.clk(\ctrl_unit|enables[14]~clkctrl_outclk ),
	.d(\ID|ImByte[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ID|Decoder4~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ID|ImByte [5]),
	.prn(vcc));
// synopsys translate_off
defparam \ID|ImByte[5] .is_wysiwyg = "true";
defparam \ID|ImByte[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y26_N31
dffeas \byte_manipulator|dst_val[13] (
	.clk(\ctrl_unit|enables[12]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\ID|ImByte [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\byte_manipulator|dst_val~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\byte_manipulator|dst_val [13]),
	.prn(vcc));
// synopsys translate_off
defparam \byte_manipulator|dst_val[13] .is_wysiwyg = "true";
defparam \byte_manipulator|dst_val[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y26_N8
cycloneive_lcell_comb \byte_manipulator|Mux2~0 (
// Equation(s):
// \byte_manipulator|Mux2~0_combout  = (\byte_manipulator|dst_val[2]~0_combout  & (\ID|ImByte [5])) # (!\byte_manipulator|dst_val[2]~0_combout  & ((\byte_manipulator|dst_val [13])))

	.dataa(\ID|ImByte [5]),
	.datab(gnd),
	.datac(\byte_manipulator|dst_val[2]~0_combout ),
	.datad(\byte_manipulator|dst_val [13]),
	.cin(gnd),
	.combout(\byte_manipulator|Mux2~0_combout ),
	.cout());
// synopsys translate_off
defparam \byte_manipulator|Mux2~0 .lut_mask = 16'hAFA0;
defparam \byte_manipulator|Mux2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y26_N9
dffeas \byte_manipulator|dst_val[5] (
	.clk(\ctrl_unit|enables[12]~clkctrl_outclk ),
	.d(\byte_manipulator|Mux2~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\byte_manipulator|dst_val[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\byte_manipulator|dst_val [5]),
	.prn(vcc));
// synopsys translate_off
defparam \byte_manipulator|dst_val[5] .is_wysiwyg = "true";
defparam \byte_manipulator|dst_val[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y26_N20
cycloneive_lcell_comb \byte_manipulator|dst_out[5]~feeder (
// Equation(s):
// \byte_manipulator|dst_out[5]~feeder_combout  = \byte_manipulator|dst_val [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\byte_manipulator|dst_val [5]),
	.cin(gnd),
	.combout(\byte_manipulator|dst_out[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \byte_manipulator|dst_out[5]~feeder .lut_mask = 16'hFF00;
defparam \byte_manipulator|dst_out[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y26_N21
dffeas \byte_manipulator|dst_out[5] (
	.clk(\ctrl_unit|enables[12]~clkctrl_outclk ),
	.d(\byte_manipulator|dst_out[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\byte_manipulator|dst_out[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\byte_manipulator|dst_out [5]),
	.prn(vcc));
// synopsys translate_off
defparam \byte_manipulator|dst_out[5] .is_wysiwyg = "true";
defparam \byte_manipulator|dst_out[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y26_N10
cycloneive_lcell_comb \reg_file~16 (
// Equation(s):
// \reg_file~16_combout  = (\reg_file~2_combout  & (\reg_file~1_combout  & (\byte_manipulator|dst_out [5]))) # (!\reg_file~2_combout  & (((\arithmetic_logic_unit|result [5])) # (!\reg_file~1_combout )))

	.dataa(\reg_file~2_combout ),
	.datab(\reg_file~1_combout ),
	.datac(\byte_manipulator|dst_out [5]),
	.datad(\arithmetic_logic_unit|result [5]),
	.cin(gnd),
	.combout(\reg_file~16_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file~16 .lut_mask = 16'hD591;
defparam \reg_file~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y26_N8
cycloneive_lcell_comb \reg_file~17 (
// Equation(s):
// \reg_file~17_combout  = (\reg_file~0_combout  & ((\reg_file~16_combout  & (mdr[5])) # (!\reg_file~16_combout  & ((\instr_reg[5]~2_combout ))))) # (!\reg_file~0_combout  & (((\reg_file~16_combout ))))

	.dataa(mdr[5]),
	.datab(\reg_file~0_combout ),
	.datac(\reg_file~16_combout ),
	.datad(\instr_reg[5]~2_combout ),
	.cin(gnd),
	.combout(\reg_file~17_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file~17 .lut_mask = 16'hBCB0;
defparam \reg_file~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y26_N4
cycloneive_lcell_comb \reg_file[16][5]~feeder (
// Equation(s):
// \reg_file[16][5]~feeder_combout  = \reg_file~17_combout 

	.dataa(\reg_file~17_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg_file[16][5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file[16][5]~feeder .lut_mask = 16'hAAAA;
defparam \reg_file[16][5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y26_N5
dffeas \reg_file[16][5] (
	.clk(!\Clock~clkctrl_outclk ),
	.d(\reg_file[16][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file[16][0]~73_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file[16][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file[16][5] .is_wysiwyg = "true";
defparam \reg_file[16][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y21_N16
cycloneive_lcell_comb \Mux106~0 (
// Equation(s):
// \Mux106~0_combout  = (\ctrl_unit|dbus_rnum_src [0] & (((\ctrl_unit|dbus_rnum_src [1]) # (\reg_file[5][5]~q )))) # (!\ctrl_unit|dbus_rnum_src [0] & (\reg_file[4][5]~q  & (!\ctrl_unit|dbus_rnum_src [1])))

	.dataa(\ctrl_unit|dbus_rnum_src [0]),
	.datab(\reg_file[4][5]~q ),
	.datac(\ctrl_unit|dbus_rnum_src [1]),
	.datad(\reg_file[5][5]~q ),
	.cin(gnd),
	.combout(\Mux106~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux106~0 .lut_mask = 16'hAEA4;
defparam \Mux106~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y21_N26
cycloneive_lcell_comb \Mux106~1 (
// Equation(s):
// \Mux106~1_combout  = (\ctrl_unit|dbus_rnum_src [1] & ((\Mux106~0_combout  & ((\reg_file[7][5]~q ))) # (!\Mux106~0_combout  & (\reg_file[6][5]~q )))) # (!\ctrl_unit|dbus_rnum_src [1] & (((\Mux106~0_combout ))))

	.dataa(\ctrl_unit|dbus_rnum_src [1]),
	.datab(\reg_file[6][5]~q ),
	.datac(\reg_file[7][5]~q ),
	.datad(\Mux106~0_combout ),
	.cin(gnd),
	.combout(\Mux106~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux106~1 .lut_mask = 16'hF588;
defparam \Mux106~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y21_N30
cycloneive_lcell_comb \Mux106~4 (
// Equation(s):
// \Mux106~4_combout  = (\ctrl_unit|dbus_rnum_src [0] & (((\ctrl_unit|dbus_rnum_src [1])))) # (!\ctrl_unit|dbus_rnum_src [0] & ((\ctrl_unit|dbus_rnum_src [1] & ((\reg_file[2][5]~q ))) # (!\ctrl_unit|dbus_rnum_src [1] & (\reg_file[0][5]~q ))))

	.dataa(\ctrl_unit|dbus_rnum_src [0]),
	.datab(\reg_file[0][5]~q ),
	.datac(\ctrl_unit|dbus_rnum_src [1]),
	.datad(\reg_file[2][5]~q ),
	.cin(gnd),
	.combout(\Mux106~4_combout ),
	.cout());
// synopsys translate_off
defparam \Mux106~4 .lut_mask = 16'hF4A4;
defparam \Mux106~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y21_N4
cycloneive_lcell_comb \Mux106~5 (
// Equation(s):
// \Mux106~5_combout  = (\ctrl_unit|dbus_rnum_src [0] & ((\Mux106~4_combout  & ((\reg_file[3][5]~q ))) # (!\Mux106~4_combout  & (\reg_file[1][5]~q )))) # (!\ctrl_unit|dbus_rnum_src [0] & (((\Mux106~4_combout ))))

	.dataa(\ctrl_unit|dbus_rnum_src [0]),
	.datab(\reg_file[1][5]~q ),
	.datac(\Mux106~4_combout ),
	.datad(\reg_file[3][5]~q ),
	.cin(gnd),
	.combout(\Mux106~5_combout ),
	.cout());
// synopsys translate_off
defparam \Mux106~5 .lut_mask = 16'hF858;
defparam \Mux106~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y21_N4
cycloneive_lcell_comb \Mux106~2 (
// Equation(s):
// \Mux106~2_combout  = (\ctrl_unit|dbus_rnum_src [0] & (\ctrl_unit|dbus_rnum_src [1])) # (!\ctrl_unit|dbus_rnum_src [0] & ((\ctrl_unit|dbus_rnum_src [1] & (\reg_file[10][5]~q )) # (!\ctrl_unit|dbus_rnum_src [1] & ((\reg_file[8][5]~q )))))

	.dataa(\ctrl_unit|dbus_rnum_src [0]),
	.datab(\ctrl_unit|dbus_rnum_src [1]),
	.datac(\reg_file[10][5]~q ),
	.datad(\reg_file[8][5]~q ),
	.cin(gnd),
	.combout(\Mux106~2_combout ),
	.cout());
// synopsys translate_off
defparam \Mux106~2 .lut_mask = 16'hD9C8;
defparam \Mux106~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y21_N28
cycloneive_lcell_comb \Mux106~3 (
// Equation(s):
// \Mux106~3_combout  = (\Mux106~2_combout  & ((\reg_file[11][5]~q ) # ((!\ctrl_unit|dbus_rnum_src [0])))) # (!\Mux106~2_combout  & (((\reg_file[9][5]~q  & \ctrl_unit|dbus_rnum_src [0]))))

	.dataa(\reg_file[11][5]~q ),
	.datab(\reg_file[9][5]~q ),
	.datac(\Mux106~2_combout ),
	.datad(\ctrl_unit|dbus_rnum_src [0]),
	.cin(gnd),
	.combout(\Mux106~3_combout ),
	.cout());
// synopsys translate_off
defparam \Mux106~3 .lut_mask = 16'hACF0;
defparam \Mux106~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y21_N22
cycloneive_lcell_comb \Mux106~6 (
// Equation(s):
// \Mux106~6_combout  = (\ctrl_unit|dbus_rnum_src [3] & ((\ctrl_unit|dbus_rnum_src [2]) # ((\Mux106~3_combout )))) # (!\ctrl_unit|dbus_rnum_src [3] & (!\ctrl_unit|dbus_rnum_src [2] & (\Mux106~5_combout )))

	.dataa(\ctrl_unit|dbus_rnum_src [3]),
	.datab(\ctrl_unit|dbus_rnum_src [2]),
	.datac(\Mux106~5_combout ),
	.datad(\Mux106~3_combout ),
	.cin(gnd),
	.combout(\Mux106~6_combout ),
	.cout());
// synopsys translate_off
defparam \Mux106~6 .lut_mask = 16'hBA98;
defparam \Mux106~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y21_N8
cycloneive_lcell_comb \Mux106~7 (
// Equation(s):
// \Mux106~7_combout  = (\ctrl_unit|dbus_rnum_src [1] & (((\ctrl_unit|dbus_rnum_src [0])))) # (!\ctrl_unit|dbus_rnum_src [1] & ((\ctrl_unit|dbus_rnum_src [0] & ((\reg_file[13][5]~q ))) # (!\ctrl_unit|dbus_rnum_src [0] & (\reg_file[12][5]~q ))))

	.dataa(\reg_file[12][5]~q ),
	.datab(\ctrl_unit|dbus_rnum_src [1]),
	.datac(\ctrl_unit|dbus_rnum_src [0]),
	.datad(\reg_file[13][5]~q ),
	.cin(gnd),
	.combout(\Mux106~7_combout ),
	.cout());
// synopsys translate_off
defparam \Mux106~7 .lut_mask = 16'hF2C2;
defparam \Mux106~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y21_N22
cycloneive_lcell_comb \Mux106~8 (
// Equation(s):
// \Mux106~8_combout  = (\Mux106~7_combout  & ((\reg_file[15][5]~q ) # ((!\ctrl_unit|dbus_rnum_src [1])))) # (!\Mux106~7_combout  & (((\ctrl_unit|dbus_rnum_src [1] & \reg_file[14][5]~q ))))

	.dataa(\reg_file[15][5]~q ),
	.datab(\Mux106~7_combout ),
	.datac(\ctrl_unit|dbus_rnum_src [1]),
	.datad(\reg_file[14][5]~q ),
	.cin(gnd),
	.combout(\Mux106~8_combout ),
	.cout());
// synopsys translate_off
defparam \Mux106~8 .lut_mask = 16'hBC8C;
defparam \Mux106~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y21_N20
cycloneive_lcell_comb \Mux106~9 (
// Equation(s):
// \Mux106~9_combout  = (\ctrl_unit|dbus_rnum_src [2] & ((\Mux106~6_combout  & ((\Mux106~8_combout ))) # (!\Mux106~6_combout  & (\Mux106~1_combout )))) # (!\ctrl_unit|dbus_rnum_src [2] & (((\Mux106~6_combout ))))

	.dataa(\Mux106~1_combout ),
	.datab(\ctrl_unit|dbus_rnum_src [2]),
	.datac(\Mux106~6_combout ),
	.datad(\Mux106~8_combout ),
	.cin(gnd),
	.combout(\Mux106~9_combout ),
	.cout());
// synopsys translate_off
defparam \Mux106~9 .lut_mask = 16'hF838;
defparam \Mux106~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y25_N18
cycloneive_lcell_comb \instr_reg[5]~2 (
// Equation(s):
// \instr_reg[5]~2_combout  = (\ctrl_unit|dbus_rnum_src [4] & (\reg_file[16][5]~q )) # (!\ctrl_unit|dbus_rnum_src [4] & ((\Mux106~9_combout )))

	.dataa(gnd),
	.datab(\ctrl_unit|dbus_rnum_src [4]),
	.datac(\reg_file[16][5]~q ),
	.datad(\Mux106~9_combout ),
	.cin(gnd),
	.combout(\instr_reg[5]~2_combout ),
	.cout());
// synopsys translate_off
defparam \instr_reg[5]~2 .lut_mask = 16'hF3C0;
defparam \instr_reg[5]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y24_N12
cycloneive_lcell_comb \instr_reg[5]~feeder (
// Equation(s):
// \instr_reg[5]~feeder_combout  = \instr_reg[5]~2_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\instr_reg[5]~2_combout ),
	.cin(gnd),
	.combout(\instr_reg[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \instr_reg[5]~feeder .lut_mask = 16'hFF00;
defparam \instr_reg[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y24_N13
dffeas \instr_reg[5] (
	.clk(!\Clock~clkctrl_outclk ),
	.d(\instr_reg[5]~feeder_combout ),
	.asdata(mdr[5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\reg_file~71_combout ),
	.ena(\instr_reg[13]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(instr_reg[5]),
	.prn(vcc));
// synopsys translate_off
defparam \instr_reg[5] .is_wysiwyg = "true";
defparam \instr_reg[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y26_N25
dffeas \ID|SRCCON[2] (
	.clk(\ctrl_unit|enables[14]~clkctrl_outclk ),
	.d(gnd),
	.asdata(instr_reg[5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ID|SRCCON[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ID|SRCCON [2]),
	.prn(vcc));
// synopsys translate_off
defparam \ID|SRCCON[2] .is_wysiwyg = "true";
defparam \ID|SRCCON[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y24_N6
cycloneive_lcell_comb \ctrl_unit|Mux17~0 (
// Equation(s):
// \ctrl_unit|Mux17~0_combout  = (\ctrl_unit|alu_rnum_dst[2]~18_combout  & (((\ID|DST [2])))) # (!\ctrl_unit|alu_rnum_dst[2]~18_combout  & ((\ID|SRCCON [2]) # ((!\ctrl_unit|alu_rnum_dst[2]~17_combout ))))

	.dataa(\ID|SRCCON [2]),
	.datab(\ctrl_unit|alu_rnum_dst[2]~18_combout ),
	.datac(\ctrl_unit|alu_rnum_dst[2]~17_combout ),
	.datad(\ID|DST [2]),
	.cin(gnd),
	.combout(\ctrl_unit|Mux17~0_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|Mux17~0 .lut_mask = 16'hEF23;
defparam \ctrl_unit|Mux17~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y24_N8
cycloneive_lcell_comb \ctrl_unit|alu_rnum_dst[2]~feeder (
// Equation(s):
// \ctrl_unit|alu_rnum_dst[2]~feeder_combout  = \ctrl_unit|Mux17~0_combout 

	.dataa(gnd),
	.datab(\ctrl_unit|Mux17~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\ctrl_unit|alu_rnum_dst[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|alu_rnum_dst[2]~feeder .lut_mask = 16'hCCCC;
defparam \ctrl_unit|alu_rnum_dst[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y24_N9
dffeas \ctrl_unit|alu_rnum_dst[2] (
	.clk(\Clock~clkctrl_outclk ),
	.d(\ctrl_unit|alu_rnum_dst[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\ctrl_unit|cpucycle [1]),
	.ena(\ctrl_unit|alu_rnum_dst[2]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ctrl_unit|alu_rnum_dst [2]),
	.prn(vcc));
// synopsys translate_off
defparam \ctrl_unit|alu_rnum_dst[2] .is_wysiwyg = "true";
defparam \ctrl_unit|alu_rnum_dst[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y23_N0
cycloneive_lcell_comb \Mux47~7 (
// Equation(s):
// \Mux47~7_combout  = (\ctrl_unit|alu_rnum_dst [0] & (\ctrl_unit|alu_rnum_dst [1])) # (!\ctrl_unit|alu_rnum_dst [0] & ((\ctrl_unit|alu_rnum_dst [1] & ((\reg_file[14][0]~q ))) # (!\ctrl_unit|alu_rnum_dst [1] & (\reg_file[12][0]~q ))))

	.dataa(\ctrl_unit|alu_rnum_dst [0]),
	.datab(\ctrl_unit|alu_rnum_dst [1]),
	.datac(\reg_file[12][0]~q ),
	.datad(\reg_file[14][0]~q ),
	.cin(gnd),
	.combout(\Mux47~7_combout ),
	.cout());
// synopsys translate_off
defparam \Mux47~7 .lut_mask = 16'hDC98;
defparam \Mux47~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y25_N14
cycloneive_lcell_comb \Mux47~8 (
// Equation(s):
// \Mux47~8_combout  = (\ctrl_unit|alu_rnum_dst [0] & ((\Mux47~7_combout  & (\reg_file[15][0]~q )) # (!\Mux47~7_combout  & ((\reg_file[13][0]~q ))))) # (!\ctrl_unit|alu_rnum_dst [0] & (((\Mux47~7_combout ))))

	.dataa(\reg_file[15][0]~q ),
	.datab(\ctrl_unit|alu_rnum_dst [0]),
	.datac(\reg_file[13][0]~q ),
	.datad(\Mux47~7_combout ),
	.cin(gnd),
	.combout(\Mux47~8_combout ),
	.cout());
// synopsys translate_off
defparam \Mux47~8 .lut_mask = 16'hBBC0;
defparam \Mux47~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y22_N0
cycloneive_lcell_comb \Mux47~0 (
// Equation(s):
// \Mux47~0_combout  = (\ctrl_unit|alu_rnum_dst [0] & (\ctrl_unit|alu_rnum_dst [1])) # (!\ctrl_unit|alu_rnum_dst [0] & ((\ctrl_unit|alu_rnum_dst [1] & ((\reg_file[6][0]~q ))) # (!\ctrl_unit|alu_rnum_dst [1] & (\reg_file[4][0]~q ))))

	.dataa(\ctrl_unit|alu_rnum_dst [0]),
	.datab(\ctrl_unit|alu_rnum_dst [1]),
	.datac(\reg_file[4][0]~q ),
	.datad(\reg_file[6][0]~q ),
	.cin(gnd),
	.combout(\Mux47~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux47~0 .lut_mask = 16'hDC98;
defparam \Mux47~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y25_N26
cycloneive_lcell_comb \Mux47~1 (
// Equation(s):
// \Mux47~1_combout  = (\ctrl_unit|alu_rnum_dst [0] & ((\Mux47~0_combout  & (\reg_file[7][0]~q )) # (!\Mux47~0_combout  & ((\reg_file[5][0]~q ))))) # (!\ctrl_unit|alu_rnum_dst [0] & (((\Mux47~0_combout ))))

	.dataa(\reg_file[7][0]~q ),
	.datab(\ctrl_unit|alu_rnum_dst [0]),
	.datac(\reg_file[5][0]~q ),
	.datad(\Mux47~0_combout ),
	.cin(gnd),
	.combout(\Mux47~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux47~1 .lut_mask = 16'hBBC0;
defparam \Mux47~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y24_N10
cycloneive_lcell_comb \Mux47~2 (
// Equation(s):
// \Mux47~2_combout  = (\ctrl_unit|alu_rnum_dst [0] & (((\reg_file[9][0]~q ) # (\ctrl_unit|alu_rnum_dst [1])))) # (!\ctrl_unit|alu_rnum_dst [0] & (\reg_file[8][0]~q  & ((!\ctrl_unit|alu_rnum_dst [1]))))

	.dataa(\reg_file[8][0]~q ),
	.datab(\reg_file[9][0]~q ),
	.datac(\ctrl_unit|alu_rnum_dst [0]),
	.datad(\ctrl_unit|alu_rnum_dst [1]),
	.cin(gnd),
	.combout(\Mux47~2_combout ),
	.cout());
// synopsys translate_off
defparam \Mux47~2 .lut_mask = 16'hF0CA;
defparam \Mux47~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y24_N20
cycloneive_lcell_comb \Mux47~3 (
// Equation(s):
// \Mux47~3_combout  = (\ctrl_unit|alu_rnum_dst [1] & ((\Mux47~2_combout  & (\reg_file[11][0]~q )) # (!\Mux47~2_combout  & ((\reg_file[10][0]~q ))))) # (!\ctrl_unit|alu_rnum_dst [1] & (((\Mux47~2_combout ))))

	.dataa(\reg_file[11][0]~q ),
	.datab(\ctrl_unit|alu_rnum_dst [1]),
	.datac(\reg_file[10][0]~q ),
	.datad(\Mux47~2_combout ),
	.cin(gnd),
	.combout(\Mux47~3_combout ),
	.cout());
// synopsys translate_off
defparam \Mux47~3 .lut_mask = 16'hBBC0;
defparam \Mux47~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y25_N10
cycloneive_lcell_comb \Mux47~4 (
// Equation(s):
// \Mux47~4_combout  = (\ctrl_unit|alu_rnum_dst [0] & (((\reg_file[1][0]~q ) # (\ctrl_unit|alu_rnum_dst [1])))) # (!\ctrl_unit|alu_rnum_dst [0] & (\reg_file[0][0]~q  & ((!\ctrl_unit|alu_rnum_dst [1]))))

	.dataa(\ctrl_unit|alu_rnum_dst [0]),
	.datab(\reg_file[0][0]~q ),
	.datac(\reg_file[1][0]~q ),
	.datad(\ctrl_unit|alu_rnum_dst [1]),
	.cin(gnd),
	.combout(\Mux47~4_combout ),
	.cout());
// synopsys translate_off
defparam \Mux47~4 .lut_mask = 16'hAAE4;
defparam \Mux47~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y25_N28
cycloneive_lcell_comb \Mux47~5 (
// Equation(s):
// \Mux47~5_combout  = (\ctrl_unit|alu_rnum_dst [1] & ((\Mux47~4_combout  & ((\reg_file[3][0]~q ))) # (!\Mux47~4_combout  & (\reg_file[2][0]~q )))) # (!\ctrl_unit|alu_rnum_dst [1] & (((\Mux47~4_combout ))))

	.dataa(\reg_file[2][0]~q ),
	.datab(\ctrl_unit|alu_rnum_dst [1]),
	.datac(\reg_file[3][0]~q ),
	.datad(\Mux47~4_combout ),
	.cin(gnd),
	.combout(\Mux47~5_combout ),
	.cout());
// synopsys translate_off
defparam \Mux47~5 .lut_mask = 16'hF388;
defparam \Mux47~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y25_N12
cycloneive_lcell_comb \Mux47~6 (
// Equation(s):
// \Mux47~6_combout  = (\ctrl_unit|alu_rnum_dst [2] & (\ctrl_unit|alu_rnum_dst [3])) # (!\ctrl_unit|alu_rnum_dst [2] & ((\ctrl_unit|alu_rnum_dst [3] & (\Mux47~3_combout )) # (!\ctrl_unit|alu_rnum_dst [3] & ((\Mux47~5_combout )))))

	.dataa(\ctrl_unit|alu_rnum_dst [2]),
	.datab(\ctrl_unit|alu_rnum_dst [3]),
	.datac(\Mux47~3_combout ),
	.datad(\Mux47~5_combout ),
	.cin(gnd),
	.combout(\Mux47~6_combout ),
	.cout());
// synopsys translate_off
defparam \Mux47~6 .lut_mask = 16'hD9C8;
defparam \Mux47~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y25_N24
cycloneive_lcell_comb \Mux47~9 (
// Equation(s):
// \Mux47~9_combout  = (\ctrl_unit|alu_rnum_dst [2] & ((\Mux47~6_combout  & (\Mux47~8_combout )) # (!\Mux47~6_combout  & ((\Mux47~1_combout ))))) # (!\ctrl_unit|alu_rnum_dst [2] & (((\Mux47~6_combout ))))

	.dataa(\ctrl_unit|alu_rnum_dst [2]),
	.datab(\Mux47~8_combout ),
	.datac(\Mux47~1_combout ),
	.datad(\Mux47~6_combout ),
	.cin(gnd),
	.combout(\Mux47~9_combout ),
	.cout());
// synopsys translate_off
defparam \Mux47~9 .lut_mask = 16'hDDA0;
defparam \Mux47~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y25_N10
cycloneive_lcell_comb \arithmetic_logic_unit|Mux19~0 (
// Equation(s):
// \arithmetic_logic_unit|Mux19~0_combout  = (!\Mux47~9_combout  & ((\ctrl_unit|alu_op [0] & (!\arithmetic_logic_unit|LessThan4~0_combout )) # (!\ctrl_unit|alu_op [0] & ((\arithmetic_logic_unit|Reg3[10]~14_combout )))))

	.dataa(\Mux47~9_combout ),
	.datab(\ctrl_unit|alu_op [0]),
	.datac(\arithmetic_logic_unit|LessThan4~0_combout ),
	.datad(\arithmetic_logic_unit|Reg3[10]~14_combout ),
	.cin(gnd),
	.combout(\arithmetic_logic_unit|Mux19~0_combout ),
	.cout());
// synopsys translate_off
defparam \arithmetic_logic_unit|Mux19~0 .lut_mask = 16'h1504;
defparam \arithmetic_logic_unit|Mux19~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y23_N0
cycloneive_lcell_comb \arithmetic_logic_unit|ShiftLeft0~0 (
// Equation(s):
// \arithmetic_logic_unit|ShiftLeft0~0_combout  = (!\Mux45~9_combout  & (!\Mux46~9_combout  & !\arithmetic_logic_unit|LessThan4~0_combout ))

	.dataa(gnd),
	.datab(\Mux45~9_combout ),
	.datac(\Mux46~9_combout ),
	.datad(\arithmetic_logic_unit|LessThan4~0_combout ),
	.cin(gnd),
	.combout(\arithmetic_logic_unit|ShiftLeft0~0_combout ),
	.cout());
// synopsys translate_off
defparam \arithmetic_logic_unit|ShiftLeft0~0 .lut_mask = 16'h0003;
defparam \arithmetic_logic_unit|ShiftLeft0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y25_N16
cycloneive_lcell_comb \arithmetic_logic_unit|Mux19~1 (
// Equation(s):
// \arithmetic_logic_unit|Mux19~1_combout  = (\arithmetic_logic_unit|Mux19~0_combout  & ((\arithmetic_logic_unit|ShiftLeft0~0_combout  & (\ctrl_unit|alu_op [1])) # (!\arithmetic_logic_unit|ShiftLeft0~0_combout  & ((\s_bus[0]~21_combout ))))) # 
// (!\arithmetic_logic_unit|Mux19~0_combout  & (((\s_bus[0]~21_combout ))))

	.dataa(\arithmetic_logic_unit|Mux19~0_combout ),
	.datab(\ctrl_unit|alu_op [1]),
	.datac(\s_bus[0]~21_combout ),
	.datad(\arithmetic_logic_unit|ShiftLeft0~0_combout ),
	.cin(gnd),
	.combout(\arithmetic_logic_unit|Mux19~1_combout ),
	.cout());
// synopsys translate_off
defparam \arithmetic_logic_unit|Mux19~1 .lut_mask = 16'hD8F0;
defparam \arithmetic_logic_unit|Mux19~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y25_N18
cycloneive_lcell_comb \arithmetic_logic_unit|Mux19~2 (
// Equation(s):
// \arithmetic_logic_unit|Mux19~2_combout  = (!\Mux47~9_combout  & (!\arithmetic_logic_unit|Reg3[10]~16_combout  & (\s_bus[0]~21_combout  & \arithmetic_logic_unit|ShiftLeft0~0_combout )))

	.dataa(\Mux47~9_combout ),
	.datab(\arithmetic_logic_unit|Reg3[10]~16_combout ),
	.datac(\s_bus[0]~21_combout ),
	.datad(\arithmetic_logic_unit|ShiftLeft0~0_combout ),
	.cin(gnd),
	.combout(\arithmetic_logic_unit|Mux19~2_combout ),
	.cout());
// synopsys translate_off
defparam \arithmetic_logic_unit|Mux19~2 .lut_mask = 16'h1000;
defparam \arithmetic_logic_unit|Mux19~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y25_N24
cycloneive_lcell_comb \arithmetic_logic_unit|Mux19~3 (
// Equation(s):
// \arithmetic_logic_unit|Mux19~3_combout  = (\arithmetic_logic_unit|Mux19~2_combout ) # ((!\ctrl_unit|alu_op [1] & ((\Mux47~9_combout ) # (\s_bus[0]~21_combout ))))

	.dataa(\Mux47~9_combout ),
	.datab(\ctrl_unit|alu_op [1]),
	.datac(\s_bus[0]~21_combout ),
	.datad(\arithmetic_logic_unit|Mux19~2_combout ),
	.cin(gnd),
	.combout(\arithmetic_logic_unit|Mux19~3_combout ),
	.cout());
// synopsys translate_off
defparam \arithmetic_logic_unit|Mux19~3 .lut_mask = 16'hFF32;
defparam \arithmetic_logic_unit|Mux19~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y25_N6
cycloneive_lcell_comb \arithmetic_logic_unit|Mux19~4 (
// Equation(s):
// \arithmetic_logic_unit|Mux19~4_combout  = (\ctrl_unit|alu_op [3] & (((\ctrl_unit|alu_op [2])))) # (!\ctrl_unit|alu_op [3] & ((\ctrl_unit|alu_op [2] & (\arithmetic_logic_unit|Mux19~1_combout )) # (!\ctrl_unit|alu_op [2] & 
// ((\arithmetic_logic_unit|Mux19~3_combout )))))

	.dataa(\ctrl_unit|alu_op [3]),
	.datab(\arithmetic_logic_unit|Mux19~1_combout ),
	.datac(\ctrl_unit|alu_op [2]),
	.datad(\arithmetic_logic_unit|Mux19~3_combout ),
	.cin(gnd),
	.combout(\arithmetic_logic_unit|Mux19~4_combout ),
	.cout());
// synopsys translate_off
defparam \arithmetic_logic_unit|Mux19~4 .lut_mask = 16'hE5E0;
defparam \arithmetic_logic_unit|Mux19~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y25_N20
cycloneive_lcell_comb \arithmetic_logic_unit|Mux19~5 (
// Equation(s):
// \arithmetic_logic_unit|Mux19~5_combout  = (\ctrl_unit|alu_op [3] & ((\arithmetic_logic_unit|Mux19~4_combout  & ((\arithmetic_logic_unit|Reg3 [0]))) # (!\arithmetic_logic_unit|Mux19~4_combout  & (\s_bus[1]~10_combout )))) # (!\ctrl_unit|alu_op [3] & 
// (((\arithmetic_logic_unit|Mux19~4_combout ))))

	.dataa(\s_bus[1]~10_combout ),
	.datab(\arithmetic_logic_unit|Reg3 [0]),
	.datac(\ctrl_unit|alu_op [3]),
	.datad(\arithmetic_logic_unit|Mux19~4_combout ),
	.cin(gnd),
	.combout(\arithmetic_logic_unit|Mux19~5_combout ),
	.cout());
// synopsys translate_off
defparam \arithmetic_logic_unit|Mux19~5 .lut_mask = 16'hCFA0;
defparam \arithmetic_logic_unit|Mux19~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y25_N4
cycloneive_lcell_comb \arithmetic_logic_unit|Mux19~11 (
// Equation(s):
// \arithmetic_logic_unit|Mux19~11_combout  = (!\ctrl_unit|alu_op [2] & ((\ctrl_unit|alu_op [0] & (\arithmetic_logic_unit|Add12~0_combout )) # (!\ctrl_unit|alu_op [0] & ((\arithmetic_logic_unit|Add11~0_combout )))))

	.dataa(\ctrl_unit|alu_op [2]),
	.datab(\ctrl_unit|alu_op [0]),
	.datac(\arithmetic_logic_unit|Add12~0_combout ),
	.datad(\arithmetic_logic_unit|Add11~0_combout ),
	.cin(gnd),
	.combout(\arithmetic_logic_unit|Mux19~11_combout ),
	.cout());
// synopsys translate_off
defparam \arithmetic_logic_unit|Mux19~11 .lut_mask = 16'h5140;
defparam \arithmetic_logic_unit|Mux19~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y25_N30
cycloneive_lcell_comb \arithmetic_logic_unit|Mux19~12 (
// Equation(s):
// \arithmetic_logic_unit|Mux19~12_combout  = (\arithmetic_logic_unit|Mux19~11_combout ) # ((\Mux47~9_combout  & (\s_bus[0]~21_combout  & \ctrl_unit|alu_op [2])))

	.dataa(\Mux47~9_combout ),
	.datab(\s_bus[0]~21_combout ),
	.datac(\arithmetic_logic_unit|Mux19~11_combout ),
	.datad(\ctrl_unit|alu_op [2]),
	.cin(gnd),
	.combout(\arithmetic_logic_unit|Mux19~12_combout ),
	.cout());
// synopsys translate_off
defparam \arithmetic_logic_unit|Mux19~12 .lut_mask = 16'hF8F0;
defparam \arithmetic_logic_unit|Mux19~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y25_N26
cycloneive_lcell_comb \arithmetic_logic_unit|Mux19~8 (
// Equation(s):
// \arithmetic_logic_unit|Mux19~8_combout  = (\ctrl_unit|alu_op [2] & (((\ctrl_unit|alu_op [0])))) # (!\ctrl_unit|alu_op [2] & ((\ctrl_unit|alu_op [0] & ((\arithmetic_logic_unit|Add2~0_combout ))) # (!\ctrl_unit|alu_op [0] & 
// (\arithmetic_logic_unit|sum1[0]~0_combout ))))

	.dataa(\arithmetic_logic_unit|sum1[0]~0_combout ),
	.datab(\ctrl_unit|alu_op [2]),
	.datac(\arithmetic_logic_unit|Add2~0_combout ),
	.datad(\ctrl_unit|alu_op [0]),
	.cin(gnd),
	.combout(\arithmetic_logic_unit|Mux19~8_combout ),
	.cout());
// synopsys translate_off
defparam \arithmetic_logic_unit|Mux19~8 .lut_mask = 16'hFC22;
defparam \arithmetic_logic_unit|Mux19~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y25_N8
cycloneive_lcell_comb \arithmetic_logic_unit|Mux19~9 (
// Equation(s):
// \arithmetic_logic_unit|Mux19~9_combout  = (\arithmetic_logic_unit|Mux19~8_combout  & (((\arithmetic_logic_unit|Add12~0_combout )) # (!\ctrl_unit|alu_op [2]))) # (!\arithmetic_logic_unit|Mux19~8_combout  & (\ctrl_unit|alu_op [2] & 
// ((\arithmetic_logic_unit|Add11~0_combout ))))

	.dataa(\arithmetic_logic_unit|Mux19~8_combout ),
	.datab(\ctrl_unit|alu_op [2]),
	.datac(\arithmetic_logic_unit|Add12~0_combout ),
	.datad(\arithmetic_logic_unit|Add11~0_combout ),
	.cin(gnd),
	.combout(\arithmetic_logic_unit|Mux19~9_combout ),
	.cout());
// synopsys translate_off
defparam \arithmetic_logic_unit|Mux19~9 .lut_mask = 16'hE6A2;
defparam \arithmetic_logic_unit|Mux19~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y25_N14
cycloneive_lcell_comb \arithmetic_logic_unit|Mux19~6 (
// Equation(s):
// \arithmetic_logic_unit|Mux19~6_combout  = (\ctrl_unit|alu_op [2] & (((\ctrl_unit|alu_op [0])))) # (!\ctrl_unit|alu_op [2] & ((\ctrl_unit|alu_op [0] & (\arithmetic_logic_unit|Add3~0_combout )) # (!\ctrl_unit|alu_op [0] & 
// ((\arithmetic_logic_unit|Add1~0_combout )))))

	.dataa(\arithmetic_logic_unit|Add3~0_combout ),
	.datab(\ctrl_unit|alu_op [2]),
	.datac(\ctrl_unit|alu_op [0]),
	.datad(\arithmetic_logic_unit|Add1~0_combout ),
	.cin(gnd),
	.combout(\arithmetic_logic_unit|Mux19~6_combout ),
	.cout());
// synopsys translate_off
defparam \arithmetic_logic_unit|Mux19~6 .lut_mask = 16'hE3E0;
defparam \arithmetic_logic_unit|Mux19~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y25_N12
cycloneive_lcell_comb \arithmetic_logic_unit|Mux19~7 (
// Equation(s):
// \arithmetic_logic_unit|Mux19~7_combout  = (\ctrl_unit|alu_op [2] & ((\arithmetic_logic_unit|Mux19~6_combout  & (\arithmetic_logic_unit|Add5~0_combout )) # (!\arithmetic_logic_unit|Mux19~6_combout  & ((\arithmetic_logic_unit|Add4~0_combout ))))) # 
// (!\ctrl_unit|alu_op [2] & (((\arithmetic_logic_unit|Mux19~6_combout ))))

	.dataa(\ctrl_unit|alu_op [2]),
	.datab(\arithmetic_logic_unit|Add5~0_combout ),
	.datac(\arithmetic_logic_unit|Mux19~6_combout ),
	.datad(\arithmetic_logic_unit|Add4~0_combout ),
	.cin(gnd),
	.combout(\arithmetic_logic_unit|Mux19~7_combout ),
	.cout());
// synopsys translate_off
defparam \arithmetic_logic_unit|Mux19~7 .lut_mask = 16'hDAD0;
defparam \arithmetic_logic_unit|Mux19~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y25_N2
cycloneive_lcell_comb \arithmetic_logic_unit|Mux19~10 (
// Equation(s):
// \arithmetic_logic_unit|Mux19~10_combout  = (\ctrl_unit|alu_op [3] & (\ctrl_unit|alu_op [1])) # (!\ctrl_unit|alu_op [3] & ((\ctrl_unit|alu_op [1] & ((\arithmetic_logic_unit|Mux19~7_combout ))) # (!\ctrl_unit|alu_op [1] & 
// (\arithmetic_logic_unit|Mux19~9_combout ))))

	.dataa(\ctrl_unit|alu_op [3]),
	.datab(\ctrl_unit|alu_op [1]),
	.datac(\arithmetic_logic_unit|Mux19~9_combout ),
	.datad(\arithmetic_logic_unit|Mux19~7_combout ),
	.cin(gnd),
	.combout(\arithmetic_logic_unit|Mux19~10_combout ),
	.cout());
// synopsys translate_off
defparam \arithmetic_logic_unit|Mux19~10 .lut_mask = 16'hDC98;
defparam \arithmetic_logic_unit|Mux19~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y25_N28
cycloneive_lcell_comb \arithmetic_logic_unit|Mux19~13 (
// Equation(s):
// \arithmetic_logic_unit|Mux19~13_combout  = (\ctrl_unit|alu_op [3] & ((\arithmetic_logic_unit|Mux19~10_combout  & ((\arithmetic_logic_unit|Mux19~12_combout ))) # (!\arithmetic_logic_unit|Mux19~10_combout  & (\arithmetic_logic_unit|sum1[0]~0_combout )))) # 
// (!\ctrl_unit|alu_op [3] & (((\arithmetic_logic_unit|Mux19~10_combout ))))

	.dataa(\arithmetic_logic_unit|sum1[0]~0_combout ),
	.datab(\ctrl_unit|alu_op [3]),
	.datac(\arithmetic_logic_unit|Mux19~12_combout ),
	.datad(\arithmetic_logic_unit|Mux19~10_combout ),
	.cin(gnd),
	.combout(\arithmetic_logic_unit|Mux19~13_combout ),
	.cout());
// synopsys translate_off
defparam \arithmetic_logic_unit|Mux19~13 .lut_mask = 16'hF388;
defparam \arithmetic_logic_unit|Mux19~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y25_N0
cycloneive_lcell_comb \arithmetic_logic_unit|Mux19~14 (
// Equation(s):
// \arithmetic_logic_unit|Mux19~14_combout  = (\ctrl_unit|alu_op [4] & (\arithmetic_logic_unit|Mux19~5_combout )) # (!\ctrl_unit|alu_op [4] & ((\arithmetic_logic_unit|Mux19~13_combout )))

	.dataa(gnd),
	.datab(\arithmetic_logic_unit|Mux19~5_combout ),
	.datac(\ctrl_unit|alu_op [4]),
	.datad(\arithmetic_logic_unit|Mux19~13_combout ),
	.cin(gnd),
	.combout(\arithmetic_logic_unit|Mux19~14_combout ),
	.cout());
// synopsys translate_off
defparam \arithmetic_logic_unit|Mux19~14 .lut_mask = 16'hCFC0;
defparam \arithmetic_logic_unit|Mux19~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X82_Y25_N1
dffeas \arithmetic_logic_unit|Reg3[0] (
	.clk(\ctrl_unit|enables[15]~clkctrl_outclk ),
	.d(\arithmetic_logic_unit|Mux19~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\ctrl_unit|alu_op [5]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\arithmetic_logic_unit|Reg3 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \arithmetic_logic_unit|Reg3[0] .is_wysiwyg = "true";
defparam \arithmetic_logic_unit|Reg3[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y25_N30
cycloneive_lcell_comb \arithmetic_logic_unit|result[0]~feeder (
// Equation(s):
// \arithmetic_logic_unit|result[0]~feeder_combout  = \arithmetic_logic_unit|Reg3 [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\arithmetic_logic_unit|Reg3 [0]),
	.cin(gnd),
	.combout(\arithmetic_logic_unit|result[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \arithmetic_logic_unit|result[0]~feeder .lut_mask = 16'hFF00;
defparam \arithmetic_logic_unit|result[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y25_N31
dffeas \arithmetic_logic_unit|result[0] (
	.clk(\ctrl_unit|enables[15]~clkctrl_outclk ),
	.d(\arithmetic_logic_unit|result[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\arithmetic_logic_unit|result [0]),
	.prn(vcc));
// synopsys translate_off
defparam \arithmetic_logic_unit|result[0] .is_wysiwyg = "true";
defparam \arithmetic_logic_unit|result[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y26_N2
cycloneive_lcell_comb \byte_manipulator|Mux7~0 (
// Equation(s):
// \byte_manipulator|Mux7~0_combout  = (\byte_manipulator|dst_val[2]~0_combout  & (\ID|ImByte [0])) # (!\byte_manipulator|dst_val[2]~0_combout  & ((\byte_manipulator|dst_val [8])))

	.dataa(gnd),
	.datab(\ID|ImByte [0]),
	.datac(\byte_manipulator|dst_val[2]~0_combout ),
	.datad(\byte_manipulator|dst_val [8]),
	.cin(gnd),
	.combout(\byte_manipulator|Mux7~0_combout ),
	.cout());
// synopsys translate_off
defparam \byte_manipulator|Mux7~0 .lut_mask = 16'hCFC0;
defparam \byte_manipulator|Mux7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y26_N3
dffeas \byte_manipulator|dst_val[0] (
	.clk(\ctrl_unit|enables[12]~clkctrl_outclk ),
	.d(\byte_manipulator|Mux7~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\byte_manipulator|dst_val[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\byte_manipulator|dst_val [0]),
	.prn(vcc));
// synopsys translate_off
defparam \byte_manipulator|dst_val[0] .is_wysiwyg = "true";
defparam \byte_manipulator|dst_val[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y25_N20
cycloneive_lcell_comb \byte_manipulator|dst_out[0]~feeder (
// Equation(s):
// \byte_manipulator|dst_out[0]~feeder_combout  = \byte_manipulator|dst_val [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(\byte_manipulator|dst_val [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\byte_manipulator|dst_out[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \byte_manipulator|dst_out[0]~feeder .lut_mask = 16'hF0F0;
defparam \byte_manipulator|dst_out[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y25_N21
dffeas \byte_manipulator|dst_out[0] (
	.clk(\ctrl_unit|enables[12]~clkctrl_outclk ),
	.d(\byte_manipulator|dst_out[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\byte_manipulator|dst_out[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\byte_manipulator|dst_out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \byte_manipulator|dst_out[0] .is_wysiwyg = "true";
defparam \byte_manipulator|dst_out[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y25_N10
cycloneive_lcell_comb \reg_file~3 (
// Equation(s):
// \reg_file~3_combout  = (\reg_file~2_combout  & (((\byte_manipulator|dst_out [0] & \reg_file~1_combout )))) # (!\reg_file~2_combout  & ((\arithmetic_logic_unit|result [0]) # ((!\reg_file~1_combout ))))

	.dataa(\arithmetic_logic_unit|result [0]),
	.datab(\reg_file~2_combout ),
	.datac(\byte_manipulator|dst_out [0]),
	.datad(\reg_file~1_combout ),
	.cin(gnd),
	.combout(\reg_file~3_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file~3 .lut_mask = 16'hE233;
defparam \reg_file~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y25_N12
cycloneive_lcell_comb \reg_file~4 (
// Equation(s):
// \reg_file~4_combout  = (\reg_file~3_combout  & (((mdr[0])) # (!\reg_file~0_combout ))) # (!\reg_file~3_combout  & (\reg_file~0_combout  & (\instr_reg[0]~11_combout )))

	.dataa(\reg_file~3_combout ),
	.datab(\reg_file~0_combout ),
	.datac(\instr_reg[0]~11_combout ),
	.datad(mdr[0]),
	.cin(gnd),
	.combout(\reg_file~4_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file~4 .lut_mask = 16'hEA62;
defparam \reg_file~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y25_N28
cycloneive_lcell_comb \reg_file[16][0]~feeder (
// Equation(s):
// \reg_file[16][0]~feeder_combout  = \reg_file~4_combout 

	.dataa(\reg_file~4_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg_file[16][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file[16][0]~feeder .lut_mask = 16'hAAAA;
defparam \reg_file[16][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y25_N29
dffeas \reg_file[16][0] (
	.clk(!\Clock~clkctrl_outclk ),
	.d(\reg_file[16][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file[16][0]~73_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file[16][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file[16][0] .is_wysiwyg = "true";
defparam \reg_file[16][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y24_N4
cycloneive_lcell_comb \Mux111~7 (
// Equation(s):
// \Mux111~7_combout  = (\ctrl_unit|dbus_rnum_src [3] & (((\ctrl_unit|dbus_rnum_src [2])))) # (!\ctrl_unit|dbus_rnum_src [3] & ((\ctrl_unit|dbus_rnum_src [2] & (\reg_file[7][0]~q )) # (!\ctrl_unit|dbus_rnum_src [2] & ((\reg_file[3][0]~q )))))

	.dataa(\reg_file[7][0]~q ),
	.datab(\ctrl_unit|dbus_rnum_src [3]),
	.datac(\reg_file[3][0]~q ),
	.datad(\ctrl_unit|dbus_rnum_src [2]),
	.cin(gnd),
	.combout(\Mux111~7_combout ),
	.cout());
// synopsys translate_off
defparam \Mux111~7 .lut_mask = 16'hEE30;
defparam \Mux111~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y24_N6
cycloneive_lcell_comb \Mux111~8 (
// Equation(s):
// \Mux111~8_combout  = (\Mux111~7_combout  & ((\reg_file[15][0]~q ) # ((!\ctrl_unit|dbus_rnum_src [3])))) # (!\Mux111~7_combout  & (((\reg_file[11][0]~q  & \ctrl_unit|dbus_rnum_src [3]))))

	.dataa(\reg_file[15][0]~q ),
	.datab(\Mux111~7_combout ),
	.datac(\reg_file[11][0]~q ),
	.datad(\ctrl_unit|dbus_rnum_src [3]),
	.cin(gnd),
	.combout(\Mux111~8_combout ),
	.cout());
// synopsys translate_off
defparam \Mux111~8 .lut_mask = 16'hB8CC;
defparam \Mux111~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y21_N28
cycloneive_lcell_comb \Mux111~0 (
// Equation(s):
// \Mux111~0_combout  = (\ctrl_unit|dbus_rnum_src [3] & (((\reg_file[10][0]~q ) # (\ctrl_unit|dbus_rnum_src [2])))) # (!\ctrl_unit|dbus_rnum_src [3] & (\reg_file[2][0]~q  & ((!\ctrl_unit|dbus_rnum_src [2]))))

	.dataa(\reg_file[2][0]~q ),
	.datab(\reg_file[10][0]~q ),
	.datac(\ctrl_unit|dbus_rnum_src [3]),
	.datad(\ctrl_unit|dbus_rnum_src [2]),
	.cin(gnd),
	.combout(\Mux111~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux111~0 .lut_mask = 16'hF0CA;
defparam \Mux111~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y21_N16
cycloneive_lcell_comb \Mux111~1 (
// Equation(s):
// \Mux111~1_combout  = (\ctrl_unit|dbus_rnum_src [2] & ((\Mux111~0_combout  & ((\reg_file[14][0]~q ))) # (!\Mux111~0_combout  & (\reg_file[6][0]~q )))) # (!\ctrl_unit|dbus_rnum_src [2] & (((\Mux111~0_combout ))))

	.dataa(\reg_file[6][0]~q ),
	.datab(\ctrl_unit|dbus_rnum_src [2]),
	.datac(\reg_file[14][0]~q ),
	.datad(\Mux111~0_combout ),
	.cin(gnd),
	.combout(\Mux111~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux111~1 .lut_mask = 16'hF388;
defparam \Mux111~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y25_N16
cycloneive_lcell_comb \Mux111~2 (
// Equation(s):
// \Mux111~2_combout  = (\ctrl_unit|dbus_rnum_src [2] & (((\reg_file[5][0]~q ) # (\ctrl_unit|dbus_rnum_src [3])))) # (!\ctrl_unit|dbus_rnum_src [2] & (\reg_file[1][0]~q  & ((!\ctrl_unit|dbus_rnum_src [3]))))

	.dataa(\ctrl_unit|dbus_rnum_src [2]),
	.datab(\reg_file[1][0]~q ),
	.datac(\reg_file[5][0]~q ),
	.datad(\ctrl_unit|dbus_rnum_src [3]),
	.cin(gnd),
	.combout(\Mux111~2_combout ),
	.cout());
// synopsys translate_off
defparam \Mux111~2 .lut_mask = 16'hAAE4;
defparam \Mux111~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y25_N22
cycloneive_lcell_comb \Mux111~3 (
// Equation(s):
// \Mux111~3_combout  = (\ctrl_unit|dbus_rnum_src [3] & ((\Mux111~2_combout  & ((\reg_file[13][0]~q ))) # (!\Mux111~2_combout  & (\reg_file[9][0]~q )))) # (!\ctrl_unit|dbus_rnum_src [3] & (((\Mux111~2_combout ))))

	.dataa(\reg_file[9][0]~q ),
	.datab(\ctrl_unit|dbus_rnum_src [3]),
	.datac(\reg_file[13][0]~q ),
	.datad(\Mux111~2_combout ),
	.cin(gnd),
	.combout(\Mux111~3_combout ),
	.cout());
// synopsys translate_off
defparam \Mux111~3 .lut_mask = 16'hF388;
defparam \Mux111~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y24_N12
cycloneive_lcell_comb \Mux111~4 (
// Equation(s):
// \Mux111~4_combout  = (\ctrl_unit|dbus_rnum_src [3] & ((\reg_file[8][0]~q ) # ((\ctrl_unit|dbus_rnum_src [2])))) # (!\ctrl_unit|dbus_rnum_src [3] & (((\reg_file[0][0]~q  & !\ctrl_unit|dbus_rnum_src [2]))))

	.dataa(\reg_file[8][0]~q ),
	.datab(\ctrl_unit|dbus_rnum_src [3]),
	.datac(\reg_file[0][0]~q ),
	.datad(\ctrl_unit|dbus_rnum_src [2]),
	.cin(gnd),
	.combout(\Mux111~4_combout ),
	.cout());
// synopsys translate_off
defparam \Mux111~4 .lut_mask = 16'hCCB8;
defparam \Mux111~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y24_N2
cycloneive_lcell_comb \Mux111~5 (
// Equation(s):
// \Mux111~5_combout  = (\Mux111~4_combout  & ((\reg_file[12][0]~q ) # ((!\ctrl_unit|dbus_rnum_src [2])))) # (!\Mux111~4_combout  & (((\reg_file[4][0]~q  & \ctrl_unit|dbus_rnum_src [2]))))

	.dataa(\Mux111~4_combout ),
	.datab(\reg_file[12][0]~q ),
	.datac(\reg_file[4][0]~q ),
	.datad(\ctrl_unit|dbus_rnum_src [2]),
	.cin(gnd),
	.combout(\Mux111~5_combout ),
	.cout());
// synopsys translate_off
defparam \Mux111~5 .lut_mask = 16'hD8AA;
defparam \Mux111~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y25_N20
cycloneive_lcell_comb \Mux111~6 (
// Equation(s):
// \Mux111~6_combout  = (\ctrl_unit|dbus_rnum_src [0] & ((\ctrl_unit|dbus_rnum_src [1]) # ((\Mux111~3_combout )))) # (!\ctrl_unit|dbus_rnum_src [0] & (!\ctrl_unit|dbus_rnum_src [1] & ((\Mux111~5_combout ))))

	.dataa(\ctrl_unit|dbus_rnum_src [0]),
	.datab(\ctrl_unit|dbus_rnum_src [1]),
	.datac(\Mux111~3_combout ),
	.datad(\Mux111~5_combout ),
	.cin(gnd),
	.combout(\Mux111~6_combout ),
	.cout());
// synopsys translate_off
defparam \Mux111~6 .lut_mask = 16'hB9A8;
defparam \Mux111~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y25_N18
cycloneive_lcell_comb \Mux111~9 (
// Equation(s):
// \Mux111~9_combout  = (\ctrl_unit|dbus_rnum_src [1] & ((\Mux111~6_combout  & (\Mux111~8_combout )) # (!\Mux111~6_combout  & ((\Mux111~1_combout ))))) # (!\ctrl_unit|dbus_rnum_src [1] & (((\Mux111~6_combout ))))

	.dataa(\ctrl_unit|dbus_rnum_src [1]),
	.datab(\Mux111~8_combout ),
	.datac(\Mux111~1_combout ),
	.datad(\Mux111~6_combout ),
	.cin(gnd),
	.combout(\Mux111~9_combout ),
	.cout());
// synopsys translate_off
defparam \Mux111~9 .lut_mask = 16'hDDA0;
defparam \Mux111~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y25_N4
cycloneive_lcell_comb \instr_reg[0]~11 (
// Equation(s):
// \instr_reg[0]~11_combout  = (\ctrl_unit|dbus_rnum_src [4] & (\reg_file[16][0]~q )) # (!\ctrl_unit|dbus_rnum_src [4] & ((\Mux111~9_combout )))

	.dataa(gnd),
	.datab(\reg_file[16][0]~q ),
	.datac(\ctrl_unit|dbus_rnum_src [4]),
	.datad(\Mux111~9_combout ),
	.cin(gnd),
	.combout(\instr_reg[0]~11_combout ),
	.cout());
// synopsys translate_off
defparam \instr_reg[0]~11 .lut_mask = 16'hCFC0;
defparam \instr_reg[0]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y25_N20
cycloneive_lcell_comb \instr_reg[0]~feeder (
// Equation(s):
// \instr_reg[0]~feeder_combout  = \instr_reg[0]~11_combout 

	.dataa(gnd),
	.datab(\instr_reg[0]~11_combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\instr_reg[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \instr_reg[0]~feeder .lut_mask = 16'hCCCC;
defparam \instr_reg[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y25_N21
dffeas \instr_reg[0] (
	.clk(!\Clock~clkctrl_outclk ),
	.d(\instr_reg[0]~feeder_combout ),
	.asdata(mdr[0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\reg_file~71_combout ),
	.ena(\instr_reg[13]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(instr_reg[0]),
	.prn(vcc));
// synopsys translate_off
defparam \instr_reg[0] .is_wysiwyg = "true";
defparam \instr_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y24_N24
cycloneive_lcell_comb \ID|DST[0]~feeder (
// Equation(s):
// \ID|DST[0]~feeder_combout  = instr_reg[0]

	.dataa(gnd),
	.datab(gnd),
	.datac(instr_reg[0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\ID|DST[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ID|DST[0]~feeder .lut_mask = 16'hF0F0;
defparam \ID|DST[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y26_N6
cycloneive_lcell_comb \ID|DST[2]~0 (
// Equation(s):
// \ID|DST[2]~0_combout  = (!instr_reg[13] & ((\ID|Mux43~0_combout ) # ((!instr_reg[11] & instr_reg[12]))))

	.dataa(instr_reg[11]),
	.datab(instr_reg[13]),
	.datac(instr_reg[12]),
	.datad(\ID|Mux43~0_combout ),
	.cin(gnd),
	.combout(\ID|DST[2]~0_combout ),
	.cout());
// synopsys translate_off
defparam \ID|DST[2]~0 .lut_mask = 16'h3310;
defparam \ID|DST[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y26_N4
cycloneive_lcell_comb \ID|DST[2]~1 (
// Equation(s):
// \ID|DST[2]~1_combout  = (instr_reg[15]) # ((instr_reg[14] & !\ID|DST[2]~0_combout ))

	.dataa(gnd),
	.datab(instr_reg[15]),
	.datac(instr_reg[14]),
	.datad(\ID|DST[2]~0_combout ),
	.cin(gnd),
	.combout(\ID|DST[2]~1_combout ),
	.cout());
// synopsys translate_off
defparam \ID|DST[2]~1 .lut_mask = 16'hCCFC;
defparam \ID|DST[2]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y24_N25
dffeas \ID|DST[0] (
	.clk(\ctrl_unit|enables[14]~clkctrl_outclk ),
	.d(\ID|DST[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ID|DST[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ID|DST [0]),
	.prn(vcc));
// synopsys translate_off
defparam \ID|DST[0] .is_wysiwyg = "true";
defparam \ID|DST[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y24_N10
cycloneive_lcell_comb \ctrl_unit|Mux19~0 (
// Equation(s):
// \ctrl_unit|Mux19~0_combout  = (\ctrl_unit|alu_rnum_dst[2]~18_combout  & (((\ID|DST [0])))) # (!\ctrl_unit|alu_rnum_dst[2]~18_combout  & ((\ID|SRCCON [0]) # ((!\ctrl_unit|alu_rnum_dst[2]~17_combout ))))

	.dataa(\ID|SRCCON [0]),
	.datab(\ctrl_unit|alu_rnum_dst[2]~18_combout ),
	.datac(\ctrl_unit|alu_rnum_dst[2]~17_combout ),
	.datad(\ID|DST [0]),
	.cin(gnd),
	.combout(\ctrl_unit|Mux19~0_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|Mux19~0 .lut_mask = 16'hEF23;
defparam \ctrl_unit|Mux19~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y24_N20
cycloneive_lcell_comb \ctrl_unit|alu_rnum_dst[0]~feeder (
// Equation(s):
// \ctrl_unit|alu_rnum_dst[0]~feeder_combout  = \ctrl_unit|Mux19~0_combout 

	.dataa(gnd),
	.datab(\ctrl_unit|Mux19~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\ctrl_unit|alu_rnum_dst[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|alu_rnum_dst[0]~feeder .lut_mask = 16'hCCCC;
defparam \ctrl_unit|alu_rnum_dst[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y24_N21
dffeas \ctrl_unit|alu_rnum_dst[0] (
	.clk(\Clock~clkctrl_outclk ),
	.d(\ctrl_unit|alu_rnum_dst[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\ctrl_unit|cpucycle [1]),
	.ena(\ctrl_unit|alu_rnum_dst[2]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ctrl_unit|alu_rnum_dst [0]),
	.prn(vcc));
// synopsys translate_off
defparam \ctrl_unit|alu_rnum_dst[0] .is_wysiwyg = "true";
defparam \ctrl_unit|alu_rnum_dst[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y23_N8
cycloneive_lcell_comb \Mux42~7 (
// Equation(s):
// \Mux42~7_combout  = (\ctrl_unit|alu_rnum_dst [3] & (((\ctrl_unit|alu_rnum_dst [2])))) # (!\ctrl_unit|alu_rnum_dst [3] & ((\ctrl_unit|alu_rnum_dst [2] & (\reg_file[7][5]~q )) # (!\ctrl_unit|alu_rnum_dst [2] & ((\reg_file[3][5]~q )))))

	.dataa(\reg_file[7][5]~q ),
	.datab(\ctrl_unit|alu_rnum_dst [3]),
	.datac(\reg_file[3][5]~q ),
	.datad(\ctrl_unit|alu_rnum_dst [2]),
	.cin(gnd),
	.combout(\Mux42~7_combout ),
	.cout());
// synopsys translate_off
defparam \Mux42~7 .lut_mask = 16'hEE30;
defparam \Mux42~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y22_N4
cycloneive_lcell_comb \Mux42~8 (
// Equation(s):
// \Mux42~8_combout  = (\ctrl_unit|alu_rnum_dst [3] & ((\Mux42~7_combout  & (\reg_file[15][5]~q )) # (!\Mux42~7_combout  & ((\reg_file[11][5]~q ))))) # (!\ctrl_unit|alu_rnum_dst [3] & (((\Mux42~7_combout ))))

	.dataa(\ctrl_unit|alu_rnum_dst [3]),
	.datab(\reg_file[15][5]~q ),
	.datac(\reg_file[11][5]~q ),
	.datad(\Mux42~7_combout ),
	.cin(gnd),
	.combout(\Mux42~8_combout ),
	.cout());
// synopsys translate_off
defparam \Mux42~8 .lut_mask = 16'hDDA0;
defparam \Mux42~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y22_N8
cycloneive_lcell_comb \Mux42~0 (
// Equation(s):
// \Mux42~0_combout  = (\ctrl_unit|alu_rnum_dst [2] & ((\reg_file[5][5]~q ) # ((\ctrl_unit|alu_rnum_dst [3])))) # (!\ctrl_unit|alu_rnum_dst [2] & (((\reg_file[1][5]~q  & !\ctrl_unit|alu_rnum_dst [3]))))

	.dataa(\ctrl_unit|alu_rnum_dst [2]),
	.datab(\reg_file[5][5]~q ),
	.datac(\reg_file[1][5]~q ),
	.datad(\ctrl_unit|alu_rnum_dst [3]),
	.cin(gnd),
	.combout(\Mux42~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux42~0 .lut_mask = 16'hAAD8;
defparam \Mux42~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y22_N26
cycloneive_lcell_comb \Mux42~1 (
// Equation(s):
// \Mux42~1_combout  = (\Mux42~0_combout  & (((\reg_file[13][5]~q ) # (!\ctrl_unit|alu_rnum_dst [3])))) # (!\Mux42~0_combout  & (\reg_file[9][5]~q  & ((\ctrl_unit|alu_rnum_dst [3]))))

	.dataa(\reg_file[9][5]~q ),
	.datab(\reg_file[13][5]~q ),
	.datac(\Mux42~0_combout ),
	.datad(\ctrl_unit|alu_rnum_dst [3]),
	.cin(gnd),
	.combout(\Mux42~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux42~1 .lut_mask = 16'hCAF0;
defparam \Mux42~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y22_N24
cycloneive_lcell_comb \Mux42~2 (
// Equation(s):
// \Mux42~2_combout  = (\ctrl_unit|alu_rnum_dst [2] & (((\ctrl_unit|alu_rnum_dst [3])))) # (!\ctrl_unit|alu_rnum_dst [2] & ((\ctrl_unit|alu_rnum_dst [3] & ((\reg_file[10][5]~q ))) # (!\ctrl_unit|alu_rnum_dst [3] & (\reg_file[2][5]~q ))))

	.dataa(\reg_file[2][5]~q ),
	.datab(\ctrl_unit|alu_rnum_dst [2]),
	.datac(\reg_file[10][5]~q ),
	.datad(\ctrl_unit|alu_rnum_dst [3]),
	.cin(gnd),
	.combout(\Mux42~2_combout ),
	.cout());
// synopsys translate_off
defparam \Mux42~2 .lut_mask = 16'hFC22;
defparam \Mux42~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y22_N14
cycloneive_lcell_comb \Mux42~3 (
// Equation(s):
// \Mux42~3_combout  = (\ctrl_unit|alu_rnum_dst [2] & ((\Mux42~2_combout  & (\reg_file[14][5]~q )) # (!\Mux42~2_combout  & ((\reg_file[6][5]~q ))))) # (!\ctrl_unit|alu_rnum_dst [2] & (((\Mux42~2_combout ))))

	.dataa(\reg_file[14][5]~q ),
	.datab(\ctrl_unit|alu_rnum_dst [2]),
	.datac(\reg_file[6][5]~q ),
	.datad(\Mux42~2_combout ),
	.cin(gnd),
	.combout(\Mux42~3_combout ),
	.cout());
// synopsys translate_off
defparam \Mux42~3 .lut_mask = 16'hBBC0;
defparam \Mux42~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y20_N8
cycloneive_lcell_comb \Mux42~4 (
// Equation(s):
// \Mux42~4_combout  = (\ctrl_unit|alu_rnum_dst [2] & (((\ctrl_unit|alu_rnum_dst [3])))) # (!\ctrl_unit|alu_rnum_dst [2] & ((\ctrl_unit|alu_rnum_dst [3] & (\reg_file[8][5]~q )) # (!\ctrl_unit|alu_rnum_dst [3] & ((\reg_file[0][5]~q )))))

	.dataa(\reg_file[8][5]~q ),
	.datab(\ctrl_unit|alu_rnum_dst [2]),
	.datac(\reg_file[0][5]~q ),
	.datad(\ctrl_unit|alu_rnum_dst [3]),
	.cin(gnd),
	.combout(\Mux42~4_combout ),
	.cout());
// synopsys translate_off
defparam \Mux42~4 .lut_mask = 16'hEE30;
defparam \Mux42~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y20_N14
cycloneive_lcell_comb \Mux42~5 (
// Equation(s):
// \Mux42~5_combout  = (\ctrl_unit|alu_rnum_dst [2] & ((\Mux42~4_combout  & (\reg_file[12][5]~q )) # (!\Mux42~4_combout  & ((\reg_file[4][5]~q ))))) # (!\ctrl_unit|alu_rnum_dst [2] & (((\Mux42~4_combout ))))

	.dataa(\reg_file[12][5]~q ),
	.datab(\ctrl_unit|alu_rnum_dst [2]),
	.datac(\Mux42~4_combout ),
	.datad(\reg_file[4][5]~q ),
	.cin(gnd),
	.combout(\Mux42~5_combout ),
	.cout());
// synopsys translate_off
defparam \Mux42~5 .lut_mask = 16'hBCB0;
defparam \Mux42~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y22_N16
cycloneive_lcell_comb \Mux42~6 (
// Equation(s):
// \Mux42~6_combout  = (\ctrl_unit|alu_rnum_dst [0] & (\ctrl_unit|alu_rnum_dst [1])) # (!\ctrl_unit|alu_rnum_dst [0] & ((\ctrl_unit|alu_rnum_dst [1] & (\Mux42~3_combout )) # (!\ctrl_unit|alu_rnum_dst [1] & ((\Mux42~5_combout )))))

	.dataa(\ctrl_unit|alu_rnum_dst [0]),
	.datab(\ctrl_unit|alu_rnum_dst [1]),
	.datac(\Mux42~3_combout ),
	.datad(\Mux42~5_combout ),
	.cin(gnd),
	.combout(\Mux42~6_combout ),
	.cout());
// synopsys translate_off
defparam \Mux42~6 .lut_mask = 16'hD9C8;
defparam \Mux42~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y22_N10
cycloneive_lcell_comb \Mux42~9 (
// Equation(s):
// \Mux42~9_combout  = (\ctrl_unit|alu_rnum_dst [0] & ((\Mux42~6_combout  & (\Mux42~8_combout )) # (!\Mux42~6_combout  & ((\Mux42~1_combout ))))) # (!\ctrl_unit|alu_rnum_dst [0] & (((\Mux42~6_combout ))))

	.dataa(\ctrl_unit|alu_rnum_dst [0]),
	.datab(\Mux42~8_combout ),
	.datac(\Mux42~1_combout ),
	.datad(\Mux42~6_combout ),
	.cin(gnd),
	.combout(\Mux42~9_combout ),
	.cout());
// synopsys translate_off
defparam \Mux42~9 .lut_mask = 16'hDDA0;
defparam \Mux42~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y23_N8
cycloneive_lcell_comb \arithmetic_logic_unit|Reg3[10]~13 (
// Equation(s):
// \arithmetic_logic_unit|Reg3[10]~13_combout  = (!\Mux42~9_combout  & (!\Mux40~9_combout  & (!\Mux41~9_combout  & !\Mux43~9_combout )))

	.dataa(\Mux42~9_combout ),
	.datab(\Mux40~9_combout ),
	.datac(\Mux41~9_combout ),
	.datad(\Mux43~9_combout ),
	.cin(gnd),
	.combout(\arithmetic_logic_unit|Reg3[10]~13_combout ),
	.cout());
// synopsys translate_off
defparam \arithmetic_logic_unit|Reg3[10]~13 .lut_mask = 16'h0001;
defparam \arithmetic_logic_unit|Reg3[10]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y23_N10
cycloneive_lcell_comb \arithmetic_logic_unit|Reg3[10]~14 (
// Equation(s):
// \arithmetic_logic_unit|Reg3[10]~14_combout  = (\arithmetic_logic_unit|Reg3[10]~13_combout  & (\arithmetic_logic_unit|Reg3[10]~12_combout  & \arithmetic_logic_unit|Reg3[10]~11_combout ))

	.dataa(gnd),
	.datab(\arithmetic_logic_unit|Reg3[10]~13_combout ),
	.datac(\arithmetic_logic_unit|Reg3[10]~12_combout ),
	.datad(\arithmetic_logic_unit|Reg3[10]~11_combout ),
	.cin(gnd),
	.combout(\arithmetic_logic_unit|Reg3[10]~14_combout ),
	.cout());
// synopsys translate_off
defparam \arithmetic_logic_unit|Reg3[10]~14 .lut_mask = 16'hC000;
defparam \arithmetic_logic_unit|Reg3[10]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y23_N30
cycloneive_lcell_comb \arithmetic_logic_unit|Mux12~3 (
// Equation(s):
// \arithmetic_logic_unit|Mux12~3_combout  = (\Mux46~9_combout  & (\Mux47~9_combout  & (\Mux45~9_combout  & !\arithmetic_logic_unit|LessThan4~0_combout )))

	.dataa(\Mux46~9_combout ),
	.datab(\Mux47~9_combout ),
	.datac(\Mux45~9_combout ),
	.datad(\arithmetic_logic_unit|LessThan4~0_combout ),
	.cin(gnd),
	.combout(\arithmetic_logic_unit|Mux12~3_combout ),
	.cout());
// synopsys translate_off
defparam \arithmetic_logic_unit|Mux12~3 .lut_mask = 16'h0080;
defparam \arithmetic_logic_unit|Mux12~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y23_N16
cycloneive_lcell_comb \arithmetic_logic_unit|Mux12~4 (
// Equation(s):
// \arithmetic_logic_unit|Mux12~4_combout  = (\ctrl_unit|alu_op [0] & (((\arithmetic_logic_unit|Mux12~3_combout ) # (\arithmetic_logic_unit|LessThan4~0_combout )))) # (!\ctrl_unit|alu_op [0] & (\arithmetic_logic_unit|Reg3[10]~14_combout  & 
// (\arithmetic_logic_unit|Mux12~3_combout )))

	.dataa(\arithmetic_logic_unit|Reg3[10]~14_combout ),
	.datab(\ctrl_unit|alu_op [0]),
	.datac(\arithmetic_logic_unit|Mux12~3_combout ),
	.datad(\arithmetic_logic_unit|LessThan4~0_combout ),
	.cin(gnd),
	.combout(\arithmetic_logic_unit|Mux12~4_combout ),
	.cout());
// synopsys translate_off
defparam \arithmetic_logic_unit|Mux12~4 .lut_mask = 16'hECE0;
defparam \arithmetic_logic_unit|Mux12~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y23_N20
cycloneive_lcell_comb \arithmetic_logic_unit|Mux12~12 (
// Equation(s):
// \arithmetic_logic_unit|Mux12~12_combout  = (\arithmetic_logic_unit|Mux12~4_combout  & ((\ctrl_unit|alu_op [2] & (\ctrl_unit|alu_op [1])) # (!\ctrl_unit|alu_op [2] & ((\s_bus[7]~87_combout )))))

	.dataa(\ctrl_unit|alu_op [1]),
	.datab(\arithmetic_logic_unit|Mux12~4_combout ),
	.datac(\ctrl_unit|alu_op [2]),
	.datad(\s_bus[7]~87_combout ),
	.cin(gnd),
	.combout(\arithmetic_logic_unit|Mux12~12_combout ),
	.cout());
// synopsys translate_off
defparam \arithmetic_logic_unit|Mux12~12 .lut_mask = 16'h8C80;
defparam \arithmetic_logic_unit|Mux12~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y23_N16
cycloneive_lcell_comb \arithmetic_logic_unit|Mux12~2 (
// Equation(s):
// \arithmetic_logic_unit|Mux12~2_combout  = (\ctrl_unit|alu_op [0] & ((\ctrl_unit|alu_op [1] & ((\ctrl_unit|psw [0]))) # (!\ctrl_unit|alu_op [1] & (\s_bus[6]~76_combout ))))

	.dataa(\s_bus[6]~76_combout ),
	.datab(\ctrl_unit|alu_op [1]),
	.datac(\ctrl_unit|alu_op [0]),
	.datad(\ctrl_unit|psw [0]),
	.cin(gnd),
	.combout(\arithmetic_logic_unit|Mux12~2_combout ),
	.cout());
// synopsys translate_off
defparam \arithmetic_logic_unit|Mux12~2 .lut_mask = 16'hE020;
defparam \arithmetic_logic_unit|Mux12~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y23_N26
cycloneive_lcell_comb \arithmetic_logic_unit|Mux12~13 (
// Equation(s):
// \arithmetic_logic_unit|Mux12~13_combout  = (!\ctrl_unit|alu_op [2] & ((\arithmetic_logic_unit|Mux12~2_combout ) # ((\s_bus[8]~98_combout  & !\ctrl_unit|alu_op [0]))))

	.dataa(\s_bus[8]~98_combout ),
	.datab(\ctrl_unit|alu_op [2]),
	.datac(\ctrl_unit|alu_op [0]),
	.datad(\arithmetic_logic_unit|Mux12~2_combout ),
	.cin(gnd),
	.combout(\arithmetic_logic_unit|Mux12~13_combout ),
	.cout());
// synopsys translate_off
defparam \arithmetic_logic_unit|Mux12~13 .lut_mask = 16'h3302;
defparam \arithmetic_logic_unit|Mux12~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y23_N2
cycloneive_lcell_comb \arithmetic_logic_unit|ShiftLeft0~4 (
// Equation(s):
// \arithmetic_logic_unit|ShiftLeft0~4_combout  = (\Mux45~9_combout  & (\Mux46~9_combout  & !\arithmetic_logic_unit|LessThan4~0_combout ))

	.dataa(\Mux45~9_combout ),
	.datab(gnd),
	.datac(\Mux46~9_combout ),
	.datad(\arithmetic_logic_unit|LessThan4~0_combout ),
	.cin(gnd),
	.combout(\arithmetic_logic_unit|ShiftLeft0~4_combout ),
	.cout());
// synopsys translate_off
defparam \arithmetic_logic_unit|ShiftLeft0~4 .lut_mask = 16'h00A0;
defparam \arithmetic_logic_unit|ShiftLeft0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y23_N12
cycloneive_lcell_comb \arithmetic_logic_unit|Mux12~6 (
// Equation(s):
// \arithmetic_logic_unit|Mux12~6_combout  = (\ctrl_unit|alu_op [0] & (!\arithmetic_logic_unit|LessThan4~0_combout  & ((!\Mux47~9_combout ) # (!\arithmetic_logic_unit|ShiftLeft0~4_combout )))) # (!\ctrl_unit|alu_op [0] & (((!\Mux47~9_combout )) # 
// (!\arithmetic_logic_unit|ShiftLeft0~4_combout )))

	.dataa(\ctrl_unit|alu_op [0]),
	.datab(\arithmetic_logic_unit|ShiftLeft0~4_combout ),
	.datac(\Mux47~9_combout ),
	.datad(\arithmetic_logic_unit|LessThan4~0_combout ),
	.cin(gnd),
	.combout(\arithmetic_logic_unit|Mux12~6_combout ),
	.cout());
// synopsys translate_off
defparam \arithmetic_logic_unit|Mux12~6 .lut_mask = 16'h153F;
defparam \arithmetic_logic_unit|Mux12~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y23_N26
cycloneive_lcell_comb \arithmetic_logic_unit|Mux12~7 (
// Equation(s):
// \arithmetic_logic_unit|Mux12~7_combout  = (\ctrl_unit|alu_op [1]) # ((\arithmetic_logic_unit|Mux12~6_combout ) # ((!\ctrl_unit|alu_op [0] & !\arithmetic_logic_unit|Reg3[10]~14_combout )))

	.dataa(\ctrl_unit|alu_op [0]),
	.datab(\ctrl_unit|alu_op [1]),
	.datac(\arithmetic_logic_unit|Reg3[10]~14_combout ),
	.datad(\arithmetic_logic_unit|Mux12~6_combout ),
	.cin(gnd),
	.combout(\arithmetic_logic_unit|Mux12~7_combout ),
	.cout());
// synopsys translate_off
defparam \arithmetic_logic_unit|Mux12~7 .lut_mask = 16'hFFCD;
defparam \arithmetic_logic_unit|Mux12~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y23_N18
cycloneive_lcell_comb \arithmetic_logic_unit|Mux12~5 (
// Equation(s):
// \arithmetic_logic_unit|Mux12~5_combout  = (!\ctrl_unit|alu_op [2] & (!\ctrl_unit|alu_op [1] & ((\Mux40~9_combout ) # (\s_bus[7]~87_combout ))))

	.dataa(\Mux40~9_combout ),
	.datab(\ctrl_unit|alu_op [2]),
	.datac(\ctrl_unit|alu_op [1]),
	.datad(\s_bus[7]~87_combout ),
	.cin(gnd),
	.combout(\arithmetic_logic_unit|Mux12~5_combout ),
	.cout());
// synopsys translate_off
defparam \arithmetic_logic_unit|Mux12~5 .lut_mask = 16'h0302;
defparam \arithmetic_logic_unit|Mux12~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y23_N20
cycloneive_lcell_comb \arithmetic_logic_unit|Mux12~8 (
// Equation(s):
// \arithmetic_logic_unit|Mux12~8_combout  = (\arithmetic_logic_unit|Mux12~5_combout ) # ((\s_bus[7]~87_combout  & (\ctrl_unit|alu_op [2] & \arithmetic_logic_unit|Mux12~7_combout )))

	.dataa(\s_bus[7]~87_combout ),
	.datab(\ctrl_unit|alu_op [2]),
	.datac(\arithmetic_logic_unit|Mux12~7_combout ),
	.datad(\arithmetic_logic_unit|Mux12~5_combout ),
	.cin(gnd),
	.combout(\arithmetic_logic_unit|Mux12~8_combout ),
	.cout());
// synopsys translate_off
defparam \arithmetic_logic_unit|Mux12~8 .lut_mask = 16'hFF80;
defparam \arithmetic_logic_unit|Mux12~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y27_N14
cycloneive_lcell_comb \arithmetic_logic_unit|Mux12~14 (
// Equation(s):
// \arithmetic_logic_unit|Mux12~14_combout  = (\ctrl_unit|alu_op [3] & (((\arithmetic_logic_unit|Mux12~13_combout )))) # (!\ctrl_unit|alu_op [3] & ((\arithmetic_logic_unit|Mux12~12_combout ) # ((\arithmetic_logic_unit|Mux12~8_combout ))))

	.dataa(\arithmetic_logic_unit|Mux12~12_combout ),
	.datab(\ctrl_unit|alu_op [3]),
	.datac(\arithmetic_logic_unit|Mux12~13_combout ),
	.datad(\arithmetic_logic_unit|Mux12~8_combout ),
	.cin(gnd),
	.combout(\arithmetic_logic_unit|Mux12~14_combout ),
	.cout());
// synopsys translate_off
defparam \arithmetic_logic_unit|Mux12~14 .lut_mask = 16'hF3E2;
defparam \arithmetic_logic_unit|Mux12~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y27_N8
cycloneive_lcell_comb \arithmetic_logic_unit|Mux4~9 (
// Equation(s):
// \arithmetic_logic_unit|Mux4~9_combout  = (\Mux40~9_combout  & (\s_bus[7]~87_combout  $ (!\ctrl_unit|alu_op [1]))) # (!\Mux40~9_combout  & (\s_bus[7]~87_combout  & !\ctrl_unit|alu_op [1]))

	.dataa(\Mux40~9_combout ),
	.datab(\s_bus[7]~87_combout ),
	.datac(gnd),
	.datad(\ctrl_unit|alu_op [1]),
	.cin(gnd),
	.combout(\arithmetic_logic_unit|Mux4~9_combout ),
	.cout());
// synopsys translate_off
defparam \arithmetic_logic_unit|Mux4~9 .lut_mask = 16'h8866;
defparam \arithmetic_logic_unit|Mux4~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y25_N12
cycloneive_lcell_comb \arithmetic_logic_unit|Add12~12 (
// Equation(s):
// \arithmetic_logic_unit|Add12~12_combout  = ((\Mux41~9_combout  $ (\s_bus[6]~76_combout  $ (\arithmetic_logic_unit|Add12~11 )))) # (GND)
// \arithmetic_logic_unit|Add12~13  = CARRY((\Mux41~9_combout  & (\s_bus[6]~76_combout  & !\arithmetic_logic_unit|Add12~11 )) # (!\Mux41~9_combout  & ((\s_bus[6]~76_combout ) # (!\arithmetic_logic_unit|Add12~11 ))))

	.dataa(\Mux41~9_combout ),
	.datab(\s_bus[6]~76_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\arithmetic_logic_unit|Add12~11 ),
	.combout(\arithmetic_logic_unit|Add12~12_combout ),
	.cout(\arithmetic_logic_unit|Add12~13 ));
// synopsys translate_off
defparam \arithmetic_logic_unit|Add12~12 .lut_mask = 16'h964D;
defparam \arithmetic_logic_unit|Add12~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X77_Y25_N14
cycloneive_lcell_comb \arithmetic_logic_unit|Add12~14 (
// Equation(s):
// \arithmetic_logic_unit|Add12~14_combout  = \Mux40~9_combout  $ (\arithmetic_logic_unit|Add12~13  $ (!\s_bus[7]~87_combout ))

	.dataa(gnd),
	.datab(\Mux40~9_combout ),
	.datac(gnd),
	.datad(\s_bus[7]~87_combout ),
	.cin(\arithmetic_logic_unit|Add12~13 ),
	.combout(\arithmetic_logic_unit|Add12~14_combout ),
	.cout());
// synopsys translate_off
defparam \arithmetic_logic_unit|Add12~14 .lut_mask = 16'h3CC3;
defparam \arithmetic_logic_unit|Add12~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X79_Y27_N8
cycloneive_lcell_comb \arithmetic_logic_unit|Mux4~5 (
// Equation(s):
// \arithmetic_logic_unit|Mux4~5_combout  = (\ctrl_unit|alu_op [0] & (\ctrl_unit|alu_op [1])) # (!\ctrl_unit|alu_op [0] & ((\ctrl_unit|alu_op [1] & ((\arithmetic_logic_unit|Add4~14_combout ))) # (!\ctrl_unit|alu_op [1] & 
// (\arithmetic_logic_unit|Add11~14_combout ))))

	.dataa(\ctrl_unit|alu_op [0]),
	.datab(\ctrl_unit|alu_op [1]),
	.datac(\arithmetic_logic_unit|Add11~14_combout ),
	.datad(\arithmetic_logic_unit|Add4~14_combout ),
	.cin(gnd),
	.combout(\arithmetic_logic_unit|Mux4~5_combout ),
	.cout());
// synopsys translate_off
defparam \arithmetic_logic_unit|Mux4~5 .lut_mask = 16'hDC98;
defparam \arithmetic_logic_unit|Mux4~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y25_N28
cycloneive_lcell_comb \arithmetic_logic_unit|Add5~12 (
// Equation(s):
// \arithmetic_logic_unit|Add5~12_combout  = (\arithmetic_logic_unit|Add12~12_combout  & (\arithmetic_logic_unit|Add5~11  $ (GND))) # (!\arithmetic_logic_unit|Add12~12_combout  & (!\arithmetic_logic_unit|Add5~11  & VCC))
// \arithmetic_logic_unit|Add5~13  = CARRY((\arithmetic_logic_unit|Add12~12_combout  & !\arithmetic_logic_unit|Add5~11 ))

	.dataa(\arithmetic_logic_unit|Add12~12_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\arithmetic_logic_unit|Add5~11 ),
	.combout(\arithmetic_logic_unit|Add5~12_combout ),
	.cout(\arithmetic_logic_unit|Add5~13 ));
// synopsys translate_off
defparam \arithmetic_logic_unit|Add5~12 .lut_mask = 16'hA50A;
defparam \arithmetic_logic_unit|Add5~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X77_Y25_N30
cycloneive_lcell_comb \arithmetic_logic_unit|Add5~14 (
// Equation(s):
// \arithmetic_logic_unit|Add5~14_combout  = \arithmetic_logic_unit|Add12~14_combout  $ (\arithmetic_logic_unit|Add5~13 )

	.dataa(gnd),
	.datab(\arithmetic_logic_unit|Add12~14_combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(\arithmetic_logic_unit|Add5~13 ),
	.combout(\arithmetic_logic_unit|Add5~14_combout ),
	.cout());
// synopsys translate_off
defparam \arithmetic_logic_unit|Add5~14 .lut_mask = 16'h3C3C;
defparam \arithmetic_logic_unit|Add5~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X79_Y27_N22
cycloneive_lcell_comb \arithmetic_logic_unit|Mux4~6 (
// Equation(s):
// \arithmetic_logic_unit|Mux4~6_combout  = (\ctrl_unit|alu_op [0] & ((\arithmetic_logic_unit|Mux4~5_combout  & ((\arithmetic_logic_unit|Add5~14_combout ))) # (!\arithmetic_logic_unit|Mux4~5_combout  & (\arithmetic_logic_unit|Add12~14_combout )))) # 
// (!\ctrl_unit|alu_op [0] & (((\arithmetic_logic_unit|Mux4~5_combout ))))

	.dataa(\ctrl_unit|alu_op [0]),
	.datab(\arithmetic_logic_unit|Add12~14_combout ),
	.datac(\arithmetic_logic_unit|Mux4~5_combout ),
	.datad(\arithmetic_logic_unit|Add5~14_combout ),
	.cin(gnd),
	.combout(\arithmetic_logic_unit|Mux4~6_combout ),
	.cout());
// synopsys translate_off
defparam \arithmetic_logic_unit|Mux4~6 .lut_mask = 16'hF858;
defparam \arithmetic_logic_unit|Mux4~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y25_N28
cycloneive_lcell_comb \arithmetic_logic_unit|Add2~12 (
// Equation(s):
// \arithmetic_logic_unit|Add2~12_combout  = ((\Mux41~9_combout  $ (\s_bus[6]~76_combout  $ (!\arithmetic_logic_unit|Add2~11 )))) # (GND)
// \arithmetic_logic_unit|Add2~13  = CARRY((\Mux41~9_combout  & ((\s_bus[6]~76_combout ) # (!\arithmetic_logic_unit|Add2~11 ))) # (!\Mux41~9_combout  & (\s_bus[6]~76_combout  & !\arithmetic_logic_unit|Add2~11 )))

	.dataa(\Mux41~9_combout ),
	.datab(\s_bus[6]~76_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\arithmetic_logic_unit|Add2~11 ),
	.combout(\arithmetic_logic_unit|Add2~12_combout ),
	.cout(\arithmetic_logic_unit|Add2~13 ));
// synopsys translate_off
defparam \arithmetic_logic_unit|Add2~12 .lut_mask = 16'h698E;
defparam \arithmetic_logic_unit|Add2~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X79_Y25_N30
cycloneive_lcell_comb \arithmetic_logic_unit|Add2~14 (
// Equation(s):
// \arithmetic_logic_unit|Add2~14_combout  = \s_bus[7]~87_combout  $ (\arithmetic_logic_unit|Add2~13  $ (\Mux40~9_combout ))

	.dataa(gnd),
	.datab(\s_bus[7]~87_combout ),
	.datac(gnd),
	.datad(\Mux40~9_combout ),
	.cin(\arithmetic_logic_unit|Add2~13 ),
	.combout(\arithmetic_logic_unit|Add2~14_combout ),
	.cout());
// synopsys translate_off
defparam \arithmetic_logic_unit|Add2~14 .lut_mask = 16'hC33C;
defparam \arithmetic_logic_unit|Add2~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X79_Y25_N12
cycloneive_lcell_comb \arithmetic_logic_unit|Add3~12 (
// Equation(s):
// \arithmetic_logic_unit|Add3~12_combout  = (\arithmetic_logic_unit|Add2~12_combout  & (\arithmetic_logic_unit|Add3~11  $ (GND))) # (!\arithmetic_logic_unit|Add2~12_combout  & (!\arithmetic_logic_unit|Add3~11  & VCC))
// \arithmetic_logic_unit|Add3~13  = CARRY((\arithmetic_logic_unit|Add2~12_combout  & !\arithmetic_logic_unit|Add3~11 ))

	.dataa(gnd),
	.datab(\arithmetic_logic_unit|Add2~12_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\arithmetic_logic_unit|Add3~11 ),
	.combout(\arithmetic_logic_unit|Add3~12_combout ),
	.cout(\arithmetic_logic_unit|Add3~13 ));
// synopsys translate_off
defparam \arithmetic_logic_unit|Add3~12 .lut_mask = 16'hC30C;
defparam \arithmetic_logic_unit|Add3~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X79_Y25_N14
cycloneive_lcell_comb \arithmetic_logic_unit|Add3~14 (
// Equation(s):
// \arithmetic_logic_unit|Add3~14_combout  = \arithmetic_logic_unit|Add2~14_combout  $ (\arithmetic_logic_unit|Add3~13 )

	.dataa(\arithmetic_logic_unit|Add2~14_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\arithmetic_logic_unit|Add3~13 ),
	.combout(\arithmetic_logic_unit|Add3~14_combout ),
	.cout());
// synopsys translate_off
defparam \arithmetic_logic_unit|Add3~14 .lut_mask = 16'h5A5A;
defparam \arithmetic_logic_unit|Add3~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X79_Y27_N0
cycloneive_lcell_comb \arithmetic_logic_unit|Mux4~7 (
// Equation(s):
// \arithmetic_logic_unit|Mux4~7_combout  = (\ctrl_unit|alu_op [0] & (((\ctrl_unit|alu_op [1])))) # (!\ctrl_unit|alu_op [0] & ((\ctrl_unit|alu_op [1] & ((\arithmetic_logic_unit|Add1~14_combout ))) # (!\ctrl_unit|alu_op [1] & 
// (\arithmetic_logic_unit|Add0~6_combout ))))

	.dataa(\arithmetic_logic_unit|Add0~6_combout ),
	.datab(\ctrl_unit|alu_op [0]),
	.datac(\ctrl_unit|alu_op [1]),
	.datad(\arithmetic_logic_unit|Add1~14_combout ),
	.cin(gnd),
	.combout(\arithmetic_logic_unit|Mux4~7_combout ),
	.cout());
// synopsys translate_off
defparam \arithmetic_logic_unit|Mux4~7 .lut_mask = 16'hF2C2;
defparam \arithmetic_logic_unit|Mux4~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y27_N6
cycloneive_lcell_comb \arithmetic_logic_unit|Mux4~8 (
// Equation(s):
// \arithmetic_logic_unit|Mux4~8_combout  = (\ctrl_unit|alu_op [0] & ((\arithmetic_logic_unit|Mux4~7_combout  & (\arithmetic_logic_unit|Add3~14_combout )) # (!\arithmetic_logic_unit|Mux4~7_combout  & ((\arithmetic_logic_unit|Add2~14_combout ))))) # 
// (!\ctrl_unit|alu_op [0] & (((\arithmetic_logic_unit|Mux4~7_combout ))))

	.dataa(\arithmetic_logic_unit|Add3~14_combout ),
	.datab(\ctrl_unit|alu_op [0]),
	.datac(\arithmetic_logic_unit|Add2~14_combout ),
	.datad(\arithmetic_logic_unit|Mux4~7_combout ),
	.cin(gnd),
	.combout(\arithmetic_logic_unit|Mux4~8_combout ),
	.cout());
// synopsys translate_off
defparam \arithmetic_logic_unit|Mux4~8 .lut_mask = 16'hBBC0;
defparam \arithmetic_logic_unit|Mux4~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y27_N4
cycloneive_lcell_comb \arithmetic_logic_unit|Mux12~9 (
// Equation(s):
// \arithmetic_logic_unit|Mux12~9_combout  = (\ctrl_unit|alu_op [2] & ((\ctrl_unit|alu_op [3]) # ((\arithmetic_logic_unit|Mux4~6_combout )))) # (!\ctrl_unit|alu_op [2] & (!\ctrl_unit|alu_op [3] & ((\arithmetic_logic_unit|Mux4~8_combout ))))

	.dataa(\ctrl_unit|alu_op [2]),
	.datab(\ctrl_unit|alu_op [3]),
	.datac(\arithmetic_logic_unit|Mux4~6_combout ),
	.datad(\arithmetic_logic_unit|Mux4~8_combout ),
	.cin(gnd),
	.combout(\arithmetic_logic_unit|Mux12~9_combout ),
	.cout());
// synopsys translate_off
defparam \arithmetic_logic_unit|Mux12~9 .lut_mask = 16'hB9A8;
defparam \arithmetic_logic_unit|Mux12~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y27_N18
cycloneive_lcell_comb \arithmetic_logic_unit|Mux4~4 (
// Equation(s):
// \arithmetic_logic_unit|Mux4~4_combout  = (\ctrl_unit|alu_op [1] & ((\ctrl_unit|alu_op [0] & (\arithmetic_logic_unit|Add12~14_combout )) # (!\ctrl_unit|alu_op [0] & ((\arithmetic_logic_unit|Add11~14_combout )))))

	.dataa(\ctrl_unit|alu_op [0]),
	.datab(\ctrl_unit|alu_op [1]),
	.datac(\arithmetic_logic_unit|Add12~14_combout ),
	.datad(\arithmetic_logic_unit|Add11~14_combout ),
	.cin(gnd),
	.combout(\arithmetic_logic_unit|Mux4~4_combout ),
	.cout());
// synopsys translate_off
defparam \arithmetic_logic_unit|Mux4~4 .lut_mask = 16'hC480;
defparam \arithmetic_logic_unit|Mux4~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y27_N10
cycloneive_lcell_comb \arithmetic_logic_unit|Mux12~10 (
// Equation(s):
// \arithmetic_logic_unit|Mux12~10_combout  = (\ctrl_unit|alu_op [3] & ((\arithmetic_logic_unit|Mux12~9_combout  & (\arithmetic_logic_unit|Mux4~9_combout )) # (!\arithmetic_logic_unit|Mux12~9_combout  & ((\arithmetic_logic_unit|Mux4~4_combout ))))) # 
// (!\ctrl_unit|alu_op [3] & (((\arithmetic_logic_unit|Mux12~9_combout ))))

	.dataa(\arithmetic_logic_unit|Mux4~9_combout ),
	.datab(\ctrl_unit|alu_op [3]),
	.datac(\arithmetic_logic_unit|Mux12~9_combout ),
	.datad(\arithmetic_logic_unit|Mux4~4_combout ),
	.cin(gnd),
	.combout(\arithmetic_logic_unit|Mux12~10_combout ),
	.cout());
// synopsys translate_off
defparam \arithmetic_logic_unit|Mux12~10 .lut_mask = 16'hBCB0;
defparam \arithmetic_logic_unit|Mux12~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y27_N16
cycloneive_lcell_comb \arithmetic_logic_unit|Mux12~11 (
// Equation(s):
// \arithmetic_logic_unit|Mux12~11_combout  = (!\ctrl_unit|alu_op [5] & ((\ctrl_unit|alu_op [4] & (\arithmetic_logic_unit|Mux12~14_combout )) # (!\ctrl_unit|alu_op [4] & ((\arithmetic_logic_unit|Mux12~10_combout )))))

	.dataa(\ctrl_unit|alu_op [4]),
	.datab(\ctrl_unit|alu_op [5]),
	.datac(\arithmetic_logic_unit|Mux12~14_combout ),
	.datad(\arithmetic_logic_unit|Mux12~10_combout ),
	.cin(gnd),
	.combout(\arithmetic_logic_unit|Mux12~11_combout ),
	.cout());
// synopsys translate_off
defparam \arithmetic_logic_unit|Mux12~11 .lut_mask = 16'h3120;
defparam \arithmetic_logic_unit|Mux12~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y27_N17
dffeas \arithmetic_logic_unit|Reg3[7] (
	.clk(\ctrl_unit|enables[15]~clkctrl_outclk ),
	.d(\arithmetic_logic_unit|Mux12~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\arithmetic_logic_unit|Mux11~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\arithmetic_logic_unit|Reg3 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \arithmetic_logic_unit|Reg3[7] .is_wysiwyg = "true";
defparam \arithmetic_logic_unit|Reg3[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y26_N30
cycloneive_lcell_comb \arithmetic_logic_unit|result[7]~feeder (
// Equation(s):
// \arithmetic_logic_unit|result[7]~feeder_combout  = \arithmetic_logic_unit|Reg3 [7]

	.dataa(gnd),
	.datab(gnd),
	.datac(\arithmetic_logic_unit|Reg3 [7]),
	.datad(gnd),
	.cin(gnd),
	.combout(\arithmetic_logic_unit|result[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \arithmetic_logic_unit|result[7]~feeder .lut_mask = 16'hF0F0;
defparam \arithmetic_logic_unit|result[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y26_N31
dffeas \arithmetic_logic_unit|result[7] (
	.clk(\ctrl_unit|enables[15]~clkctrl_outclk ),
	.d(\arithmetic_logic_unit|result[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\arithmetic_logic_unit|result [7]),
	.prn(vcc));
// synopsys translate_off
defparam \arithmetic_logic_unit|result[7] .is_wysiwyg = "true";
defparam \arithmetic_logic_unit|result[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y25_N2
cycloneive_lcell_comb \mdr[7]~15 (
// Equation(s):
// \mdr[7]~15_combout  = (\reg_file~71_combout  & (\instr_reg[7]~3_combout )) # (!\reg_file~71_combout  & ((\arithmetic_logic_unit|result [7])))

	.dataa(\reg_file~71_combout ),
	.datab(\instr_reg[7]~3_combout ),
	.datac(gnd),
	.datad(\arithmetic_logic_unit|result [7]),
	.cin(gnd),
	.combout(\mdr[7]~15_combout ),
	.cout());
// synopsys translate_off
defparam \mdr[7]~15 .lut_mask = 16'hDD88;
defparam \mdr[7]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y29_N0
cycloneive_ram_block \ram|memory_rtl_0|auto_generated|ram_block1a63 (
	.portawe(\ram|memory_rtl_0|auto_generated|decode2|w_anode904w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\ram|memory_rtl_0|auto_generated|decode3|w_anode904w[3]~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Clock~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({mdr[15]}),
	.portaaddr({\mem_ub_addr[12]~24_combout ,\mem_ub_addr[11]~22_combout ,\mem_ub_addr[10]~20_combout ,\mem_ub_addr[9]~18_combout ,\mem_ub_addr[8]~16_combout ,\mem_ub_addr[7]~14_combout ,\mem_ub_addr[6]~12_combout ,\mem_ub_addr[5]~10_combout ,\mem_ub_addr[4]~8_combout ,
\mem_ub_addr[3]~6_combout ,\mem_ub_addr[2]~4_combout ,\mem_ub_addr[1]~2_combout ,\mem_ub_addr[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({mdr[7]}),
	.portbaddr({mar[12],mar[11],mar[10],mar[9],mar[8],mar[7],mar[6],mar[5],mar[4],mar[3],mar[2],mar[1],mar[0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram|memory_rtl_0|auto_generated|ram_block1a63_PORTADATAOUT_bus ),
	.portbdataout(\ram|memory_rtl_0|auto_generated|ram_block1a63_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \ram|memory_rtl_0|auto_generated|ram_block1a63 .data_interleave_offset_in_bits = 1;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a63 .data_interleave_width_in_bits = 1;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a63 .init_file = "db/xm23_cpu.ram0_memory_e411fb78.hdl.mif";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a63 .init_file_layout = "port_a";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a63 .logical_ram_name = "memory:ram|altsyncram:memory_rtl_0|altsyncram_2s72:auto_generated|ALTSYNCRAM";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a63 .mixed_port_feed_through_mode = "old";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a63 .operation_mode = "bidir_dual_port";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a63 .port_a_address_clear = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a63 .port_a_address_width = 13;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a63 .port_a_byte_enable_clock = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a63 .port_a_data_out_clear = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a63 .port_a_data_out_clock = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a63 .port_a_data_width = 1;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a63 .port_a_first_address = 0;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a63 .port_a_first_bit_number = 7;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a63 .port_a_last_address = 8191;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a63 .port_a_logical_ram_depth = 65536;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a63 .port_a_logical_ram_width = 8;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a63 .port_a_read_during_write_mode = "old_data";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a63 .port_b_address_clear = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a63 .port_b_address_clock = "clock0";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a63 .port_b_address_width = 13;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a63 .port_b_data_in_clock = "clock0";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a63 .port_b_data_out_clear = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a63 .port_b_data_out_clock = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a63 .port_b_data_width = 1;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a63 .port_b_first_address = 0;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a63 .port_b_first_bit_number = 7;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a63 .port_b_last_address = 8191;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a63 .port_b_logical_ram_depth = 65536;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a63 .port_b_logical_ram_width = 8;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a63 .port_b_read_during_write_mode = "old_data";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a63 .port_b_read_enable_clock = "clock0";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a63 .port_b_write_enable_clock = "clock0";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a63 .ram_block_type = "M9K";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a63 .mem_init3 = 2048'hC0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a63 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a63 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a63 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X64_Y36_N0
cycloneive_ram_block \ram|memory_rtl_0|auto_generated|ram_block1a55 (
	.portawe(\ram|memory_rtl_0|auto_generated|decode2|w_anode894w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\ram|memory_rtl_0|auto_generated|decode3|w_anode894w[3]~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Clock~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({mdr[15]}),
	.portaaddr({\mem_ub_addr[12]~24_combout ,\mem_ub_addr[11]~22_combout ,\mem_ub_addr[10]~20_combout ,\mem_ub_addr[9]~18_combout ,\mem_ub_addr[8]~16_combout ,\mem_ub_addr[7]~14_combout ,\mem_ub_addr[6]~12_combout ,\mem_ub_addr[5]~10_combout ,\mem_ub_addr[4]~8_combout ,
\mem_ub_addr[3]~6_combout ,\mem_ub_addr[2]~4_combout ,\mem_ub_addr[1]~2_combout ,\mem_ub_addr[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({mdr[7]}),
	.portbaddr({mar[12],mar[11],mar[10],mar[9],mar[8],mar[7],mar[6],mar[5],mar[4],mar[3],mar[2],mar[1],mar[0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram|memory_rtl_0|auto_generated|ram_block1a55_PORTADATAOUT_bus ),
	.portbdataout(\ram|memory_rtl_0|auto_generated|ram_block1a55_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \ram|memory_rtl_0|auto_generated|ram_block1a55 .data_interleave_offset_in_bits = 1;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a55 .data_interleave_width_in_bits = 1;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a55 .init_file = "db/xm23_cpu.ram0_memory_e411fb78.hdl.mif";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a55 .init_file_layout = "port_a";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a55 .logical_ram_name = "memory:ram|altsyncram:memory_rtl_0|altsyncram_2s72:auto_generated|ALTSYNCRAM";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a55 .mixed_port_feed_through_mode = "old";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a55 .operation_mode = "bidir_dual_port";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a55 .port_a_address_clear = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a55 .port_a_address_width = 13;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a55 .port_a_byte_enable_clock = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a55 .port_a_data_out_clear = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a55 .port_a_data_out_clock = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a55 .port_a_data_width = 1;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a55 .port_a_first_address = 0;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a55 .port_a_first_bit_number = 7;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a55 .port_a_last_address = 8191;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a55 .port_a_logical_ram_depth = 65536;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a55 .port_a_logical_ram_width = 8;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a55 .port_a_read_during_write_mode = "old_data";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a55 .port_b_address_clear = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a55 .port_b_address_clock = "clock0";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a55 .port_b_address_width = 13;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a55 .port_b_data_in_clock = "clock0";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a55 .port_b_data_out_clear = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a55 .port_b_data_out_clock = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a55 .port_b_data_width = 1;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a55 .port_b_first_address = 0;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a55 .port_b_first_bit_number = 7;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a55 .port_b_last_address = 8191;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a55 .port_b_logical_ram_depth = 65536;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a55 .port_b_logical_ram_width = 8;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a55 .port_b_read_during_write_mode = "old_data";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a55 .port_b_read_enable_clock = "clock0";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a55 .port_b_write_enable_clock = "clock0";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a55 .ram_block_type = "M9K";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a55 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a55 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a55 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a55 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X65_Y29_N4
cycloneive_lcell_comb \ram|memory_rtl_0|auto_generated|mux5|result_node[7]~46 (
// Equation(s):
// \ram|memory_rtl_0|auto_generated|mux5|result_node[7]~46_combout  = (\ram|memory_rtl_0|auto_generated|address_reg_b [1] & ((\ram|memory_rtl_0|auto_generated|address_reg_b [0] & (\ram|memory_rtl_0|auto_generated|ram_block1a63~PORTBDATAOUT0 )) # 
// (!\ram|memory_rtl_0|auto_generated|address_reg_b [0] & ((\ram|memory_rtl_0|auto_generated|ram_block1a55~PORTBDATAOUT0 )))))

	.dataa(\ram|memory_rtl_0|auto_generated|address_reg_b [0]),
	.datab(\ram|memory_rtl_0|auto_generated|address_reg_b [1]),
	.datac(\ram|memory_rtl_0|auto_generated|ram_block1a63~PORTBDATAOUT0 ),
	.datad(\ram|memory_rtl_0|auto_generated|ram_block1a55~PORTBDATAOUT0 ),
	.cin(gnd),
	.combout(\ram|memory_rtl_0|auto_generated|mux5|result_node[7]~46_combout ),
	.cout());
// synopsys translate_off
defparam \ram|memory_rtl_0|auto_generated|mux5|result_node[7]~46 .lut_mask = 16'hC480;
defparam \ram|memory_rtl_0|auto_generated|mux5|result_node[7]~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y28_N0
cycloneive_ram_block \ram|memory_rtl_0|auto_generated|ram_block1a23 (
	.portawe(\ram|memory_rtl_0|auto_generated|decode2|w_anode854w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\ram|memory_rtl_0|auto_generated|decode3|w_anode854w[3]~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Clock~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({mdr[15]}),
	.portaaddr({\mem_ub_addr[12]~24_combout ,\mem_ub_addr[11]~22_combout ,\mem_ub_addr[10]~20_combout ,\mem_ub_addr[9]~18_combout ,\mem_ub_addr[8]~16_combout ,\mem_ub_addr[7]~14_combout ,\mem_ub_addr[6]~12_combout ,\mem_ub_addr[5]~10_combout ,\mem_ub_addr[4]~8_combout ,
\mem_ub_addr[3]~6_combout ,\mem_ub_addr[2]~4_combout ,\mem_ub_addr[1]~2_combout ,\mem_ub_addr[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({mdr[7]}),
	.portbaddr({mar[12],mar[11],mar[10],mar[9],mar[8],mar[7],mar[6],mar[5],mar[4],mar[3],mar[2],mar[1],mar[0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram|memory_rtl_0|auto_generated|ram_block1a23_PORTADATAOUT_bus ),
	.portbdataout(\ram|memory_rtl_0|auto_generated|ram_block1a23_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \ram|memory_rtl_0|auto_generated|ram_block1a23 .data_interleave_offset_in_bits = 1;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a23 .data_interleave_width_in_bits = 1;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a23 .init_file = "db/xm23_cpu.ram0_memory_e411fb78.hdl.mif";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a23 .init_file_layout = "port_a";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a23 .logical_ram_name = "memory:ram|altsyncram:memory_rtl_0|altsyncram_2s72:auto_generated|ALTSYNCRAM";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a23 .mixed_port_feed_through_mode = "old";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a23 .operation_mode = "bidir_dual_port";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a23 .port_a_address_clear = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a23 .port_a_address_width = 13;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a23 .port_a_byte_enable_clock = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a23 .port_a_data_out_clear = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a23 .port_a_data_out_clock = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a23 .port_a_data_width = 1;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a23 .port_a_first_address = 0;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a23 .port_a_first_bit_number = 7;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a23 .port_a_last_address = 8191;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a23 .port_a_logical_ram_depth = 65536;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a23 .port_a_logical_ram_width = 8;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a23 .port_a_read_during_write_mode = "old_data";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a23 .port_b_address_clear = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a23 .port_b_address_clock = "clock0";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a23 .port_b_address_width = 13;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a23 .port_b_data_in_clock = "clock0";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a23 .port_b_data_out_clear = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a23 .port_b_data_out_clock = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a23 .port_b_data_width = 1;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a23 .port_b_first_address = 0;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a23 .port_b_first_bit_number = 7;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a23 .port_b_last_address = 8191;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a23 .port_b_logical_ram_depth = 65536;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a23 .port_b_logical_ram_width = 8;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a23 .port_b_read_during_write_mode = "old_data";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a23 .port_b_read_enable_clock = "clock0";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a23 .port_b_write_enable_clock = "clock0";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a23 .ram_block_type = "M9K";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a23 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a23 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a23 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a23 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X64_Y32_N0
cycloneive_ram_block \ram|memory_rtl_0|auto_generated|ram_block1a31 (
	.portawe(\ram|memory_rtl_0|auto_generated|decode2|w_anode864w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\ram|memory_rtl_0|auto_generated|decode3|w_anode864w[3]~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Clock~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({mdr[15]}),
	.portaaddr({\mem_ub_addr[12]~24_combout ,\mem_ub_addr[11]~22_combout ,\mem_ub_addr[10]~20_combout ,\mem_ub_addr[9]~18_combout ,\mem_ub_addr[8]~16_combout ,\mem_ub_addr[7]~14_combout ,\mem_ub_addr[6]~12_combout ,\mem_ub_addr[5]~10_combout ,\mem_ub_addr[4]~8_combout ,
\mem_ub_addr[3]~6_combout ,\mem_ub_addr[2]~4_combout ,\mem_ub_addr[1]~2_combout ,\mem_ub_addr[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({mdr[7]}),
	.portbaddr({mar[12],mar[11],mar[10],mar[9],mar[8],mar[7],mar[6],mar[5],mar[4],mar[3],mar[2],mar[1],mar[0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram|memory_rtl_0|auto_generated|ram_block1a31_PORTADATAOUT_bus ),
	.portbdataout(\ram|memory_rtl_0|auto_generated|ram_block1a31_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \ram|memory_rtl_0|auto_generated|ram_block1a31 .data_interleave_offset_in_bits = 1;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a31 .data_interleave_width_in_bits = 1;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a31 .init_file = "db/xm23_cpu.ram0_memory_e411fb78.hdl.mif";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a31 .init_file_layout = "port_a";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a31 .logical_ram_name = "memory:ram|altsyncram:memory_rtl_0|altsyncram_2s72:auto_generated|ALTSYNCRAM";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a31 .mixed_port_feed_through_mode = "old";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a31 .operation_mode = "bidir_dual_port";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a31 .port_a_address_clear = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a31 .port_a_address_width = 13;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a31 .port_a_byte_enable_clock = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a31 .port_a_data_out_clear = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a31 .port_a_data_out_clock = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a31 .port_a_data_width = 1;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a31 .port_a_first_address = 0;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a31 .port_a_first_bit_number = 7;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a31 .port_a_last_address = 8191;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a31 .port_a_logical_ram_depth = 65536;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a31 .port_a_logical_ram_width = 8;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a31 .port_a_read_during_write_mode = "old_data";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a31 .port_b_address_clear = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a31 .port_b_address_clock = "clock0";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a31 .port_b_address_width = 13;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a31 .port_b_data_in_clock = "clock0";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a31 .port_b_data_out_clear = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a31 .port_b_data_out_clock = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a31 .port_b_data_width = 1;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a31 .port_b_first_address = 0;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a31 .port_b_first_bit_number = 7;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a31 .port_b_last_address = 8191;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a31 .port_b_logical_ram_depth = 65536;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a31 .port_b_logical_ram_width = 8;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a31 .port_b_read_during_write_mode = "old_data";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a31 .port_b_read_enable_clock = "clock0";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a31 .port_b_write_enable_clock = "clock0";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a31 .ram_block_type = "M9K";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a31 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a31 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a31 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a31 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X63_Y28_N22
cycloneive_lcell_comb \ram|memory_rtl_0|auto_generated|mux5|result_node[7]~43 (
// Equation(s):
// \ram|memory_rtl_0|auto_generated|mux5|result_node[7]~43_combout  = (\ram|memory_rtl_0|auto_generated|address_reg_b [1] & ((\ram|memory_rtl_0|auto_generated|address_reg_b [0] & ((\ram|memory_rtl_0|auto_generated|ram_block1a31~PORTBDATAOUT0 ))) # 
// (!\ram|memory_rtl_0|auto_generated|address_reg_b [0] & (\ram|memory_rtl_0|auto_generated|ram_block1a23~PORTBDATAOUT0 ))))

	.dataa(\ram|memory_rtl_0|auto_generated|address_reg_b [0]),
	.datab(\ram|memory_rtl_0|auto_generated|address_reg_b [1]),
	.datac(\ram|memory_rtl_0|auto_generated|ram_block1a23~PORTBDATAOUT0 ),
	.datad(\ram|memory_rtl_0|auto_generated|ram_block1a31~PORTBDATAOUT0 ),
	.cin(gnd),
	.combout(\ram|memory_rtl_0|auto_generated|mux5|result_node[7]~43_combout ),
	.cout());
// synopsys translate_off
defparam \ram|memory_rtl_0|auto_generated|mux5|result_node[7]~43 .lut_mask = 16'hC840;
defparam \ram|memory_rtl_0|auto_generated|mux5|result_node[7]~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y31_N0
cycloneive_ram_block \ram|memory_rtl_0|auto_generated|ram_block1a7 (
	.portawe(\ram|memory_rtl_0|auto_generated|decode2|w_anode827w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\ram|memory_rtl_0|auto_generated|decode3|w_anode827w[3]~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Clock~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({mdr[15]}),
	.portaaddr({\mem_ub_addr[12]~24_combout ,\mem_ub_addr[11]~22_combout ,\mem_ub_addr[10]~20_combout ,\mem_ub_addr[9]~18_combout ,\mem_ub_addr[8]~16_combout ,\mem_ub_addr[7]~14_combout ,\mem_ub_addr[6]~12_combout ,\mem_ub_addr[5]~10_combout ,\mem_ub_addr[4]~8_combout ,
\mem_ub_addr[3]~6_combout ,\mem_ub_addr[2]~4_combout ,\mem_ub_addr[1]~2_combout ,\mem_ub_addr[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({mdr[7]}),
	.portbaddr({mar[12],mar[11],mar[10],mar[9],mar[8],mar[7],mar[6],mar[5],mar[4],mar[3],mar[2],mar[1],mar[0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram|memory_rtl_0|auto_generated|ram_block1a7_PORTADATAOUT_bus ),
	.portbdataout(\ram|memory_rtl_0|auto_generated|ram_block1a7_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \ram|memory_rtl_0|auto_generated|ram_block1a7 .data_interleave_offset_in_bits = 1;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a7 .data_interleave_width_in_bits = 1;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a7 .init_file = "db/xm23_cpu.ram0_memory_e411fb78.hdl.mif";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a7 .init_file_layout = "port_a";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a7 .logical_ram_name = "memory:ram|altsyncram:memory_rtl_0|altsyncram_2s72:auto_generated|ALTSYNCRAM";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a7 .mixed_port_feed_through_mode = "old";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a7 .operation_mode = "bidir_dual_port";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a7 .port_a_address_clear = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a7 .port_a_address_width = 13;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a7 .port_a_byte_enable_clock = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a7 .port_a_data_out_clear = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a7 .port_a_data_out_clock = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a7 .port_a_data_width = 1;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a7 .port_a_first_address = 0;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a7 .port_a_first_bit_number = 7;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a7 .port_a_last_address = 8191;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a7 .port_a_logical_ram_depth = 65536;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a7 .port_a_logical_ram_width = 8;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a7 .port_a_read_during_write_mode = "old_data";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a7 .port_b_address_clear = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a7 .port_b_address_clock = "clock0";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a7 .port_b_address_width = 13;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a7 .port_b_data_in_clock = "clock0";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a7 .port_b_data_out_clear = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a7 .port_b_data_out_clock = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a7 .port_b_data_width = 1;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a7 .port_b_first_address = 0;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a7 .port_b_first_bit_number = 7;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a7 .port_b_last_address = 8191;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a7 .port_b_logical_ram_depth = 65536;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a7 .port_b_logical_ram_width = 8;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a7 .port_b_read_during_write_mode = "old_data";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a7 .port_b_read_enable_clock = "clock0";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a7 .port_b_write_enable_clock = "clock0";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a7 .ram_block_type = "M9K";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a7 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a7 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a7 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a7 .mem_init0 = 2048'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000002C450110444444014;
// synopsys translate_on

// Location: M9K_X64_Y27_N0
cycloneive_ram_block \ram|memory_rtl_0|auto_generated|ram_block1a15 (
	.portawe(\ram|memory_rtl_0|auto_generated|decode2|w_anode844w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\ram|memory_rtl_0|auto_generated|decode3|w_anode844w[3]~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Clock~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({mdr[15]}),
	.portaaddr({\mem_ub_addr[12]~24_combout ,\mem_ub_addr[11]~22_combout ,\mem_ub_addr[10]~20_combout ,\mem_ub_addr[9]~18_combout ,\mem_ub_addr[8]~16_combout ,\mem_ub_addr[7]~14_combout ,\mem_ub_addr[6]~12_combout ,\mem_ub_addr[5]~10_combout ,\mem_ub_addr[4]~8_combout ,
\mem_ub_addr[3]~6_combout ,\mem_ub_addr[2]~4_combout ,\mem_ub_addr[1]~2_combout ,\mem_ub_addr[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({mdr[7]}),
	.portbaddr({mar[12],mar[11],mar[10],mar[9],mar[8],mar[7],mar[6],mar[5],mar[4],mar[3],mar[2],mar[1],mar[0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram|memory_rtl_0|auto_generated|ram_block1a15_PORTADATAOUT_bus ),
	.portbdataout(\ram|memory_rtl_0|auto_generated|ram_block1a15_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \ram|memory_rtl_0|auto_generated|ram_block1a15 .data_interleave_offset_in_bits = 1;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a15 .data_interleave_width_in_bits = 1;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a15 .init_file = "db/xm23_cpu.ram0_memory_e411fb78.hdl.mif";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a15 .init_file_layout = "port_a";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a15 .logical_ram_name = "memory:ram|altsyncram:memory_rtl_0|altsyncram_2s72:auto_generated|ALTSYNCRAM";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a15 .mixed_port_feed_through_mode = "old";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a15 .operation_mode = "bidir_dual_port";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a15 .port_a_address_clear = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a15 .port_a_address_width = 13;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a15 .port_a_byte_enable_clock = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a15 .port_a_data_out_clear = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a15 .port_a_data_out_clock = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a15 .port_a_data_width = 1;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a15 .port_a_first_address = 0;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a15 .port_a_first_bit_number = 7;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a15 .port_a_last_address = 8191;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a15 .port_a_logical_ram_depth = 65536;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a15 .port_a_logical_ram_width = 8;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a15 .port_a_read_during_write_mode = "old_data";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a15 .port_b_address_clear = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a15 .port_b_address_clock = "clock0";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a15 .port_b_address_width = 13;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a15 .port_b_data_in_clock = "clock0";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a15 .port_b_data_out_clear = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a15 .port_b_data_out_clock = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a15 .port_b_data_width = 1;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a15 .port_b_first_address = 0;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a15 .port_b_first_bit_number = 7;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a15 .port_b_last_address = 8191;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a15 .port_b_logical_ram_depth = 65536;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a15 .port_b_logical_ram_width = 8;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a15 .port_b_read_during_write_mode = "old_data";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a15 .port_b_read_enable_clock = "clock0";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a15 .port_b_write_enable_clock = "clock0";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a15 .ram_block_type = "M9K";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a15 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a15 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a15 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a15 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X63_Y28_N16
cycloneive_lcell_comb \ram|memory_rtl_0|auto_generated|mux5|result_node[7]~42 (
// Equation(s):
// \ram|memory_rtl_0|auto_generated|mux5|result_node[7]~42_combout  = (!\ram|memory_rtl_0|auto_generated|address_reg_b [1] & ((\ram|memory_rtl_0|auto_generated|address_reg_b [0] & ((\ram|memory_rtl_0|auto_generated|ram_block1a15~PORTBDATAOUT0 ))) # 
// (!\ram|memory_rtl_0|auto_generated|address_reg_b [0] & (\ram|memory_rtl_0|auto_generated|ram_block1a7~PORTBDATAOUT0 ))))

	.dataa(\ram|memory_rtl_0|auto_generated|address_reg_b [0]),
	.datab(\ram|memory_rtl_0|auto_generated|address_reg_b [1]),
	.datac(\ram|memory_rtl_0|auto_generated|ram_block1a7~PORTBDATAOUT0 ),
	.datad(\ram|memory_rtl_0|auto_generated|ram_block1a15~PORTBDATAOUT0 ),
	.cin(gnd),
	.combout(\ram|memory_rtl_0|auto_generated|mux5|result_node[7]~42_combout ),
	.cout());
// synopsys translate_off
defparam \ram|memory_rtl_0|auto_generated|mux5|result_node[7]~42 .lut_mask = 16'h3210;
defparam \ram|memory_rtl_0|auto_generated|mux5|result_node[7]~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y28_N28
cycloneive_lcell_comb \ram|memory_rtl_0|auto_generated|mux5|result_node[7]~44 (
// Equation(s):
// \ram|memory_rtl_0|auto_generated|mux5|result_node[7]~44_combout  = (!\ram|memory_rtl_0|auto_generated|address_reg_b [2] & ((\ram|memory_rtl_0|auto_generated|mux5|result_node[7]~43_combout ) # 
// (\ram|memory_rtl_0|auto_generated|mux5|result_node[7]~42_combout )))

	.dataa(gnd),
	.datab(\ram|memory_rtl_0|auto_generated|address_reg_b [2]),
	.datac(\ram|memory_rtl_0|auto_generated|mux5|result_node[7]~43_combout ),
	.datad(\ram|memory_rtl_0|auto_generated|mux5|result_node[7]~42_combout ),
	.cin(gnd),
	.combout(\ram|memory_rtl_0|auto_generated|mux5|result_node[7]~44_combout ),
	.cout());
// synopsys translate_off
defparam \ram|memory_rtl_0|auto_generated|mux5|result_node[7]~44 .lut_mask = 16'h3330;
defparam \ram|memory_rtl_0|auto_generated|mux5|result_node[7]~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y37_N0
cycloneive_ram_block \ram|memory_rtl_0|auto_generated|ram_block1a47 (
	.portawe(\ram|memory_rtl_0|auto_generated|decode2|w_anode884w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\ram|memory_rtl_0|auto_generated|decode3|w_anode884w[3]~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Clock~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({mdr[15]}),
	.portaaddr({\mem_ub_addr[12]~24_combout ,\mem_ub_addr[11]~22_combout ,\mem_ub_addr[10]~20_combout ,\mem_ub_addr[9]~18_combout ,\mem_ub_addr[8]~16_combout ,\mem_ub_addr[7]~14_combout ,\mem_ub_addr[6]~12_combout ,\mem_ub_addr[5]~10_combout ,\mem_ub_addr[4]~8_combout ,
\mem_ub_addr[3]~6_combout ,\mem_ub_addr[2]~4_combout ,\mem_ub_addr[1]~2_combout ,\mem_ub_addr[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({mdr[7]}),
	.portbaddr({mar[12],mar[11],mar[10],mar[9],mar[8],mar[7],mar[6],mar[5],mar[4],mar[3],mar[2],mar[1],mar[0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram|memory_rtl_0|auto_generated|ram_block1a47_PORTADATAOUT_bus ),
	.portbdataout(\ram|memory_rtl_0|auto_generated|ram_block1a47_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \ram|memory_rtl_0|auto_generated|ram_block1a47 .data_interleave_offset_in_bits = 1;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a47 .data_interleave_width_in_bits = 1;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a47 .init_file = "db/xm23_cpu.ram0_memory_e411fb78.hdl.mif";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a47 .init_file_layout = "port_a";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a47 .logical_ram_name = "memory:ram|altsyncram:memory_rtl_0|altsyncram_2s72:auto_generated|ALTSYNCRAM";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a47 .mixed_port_feed_through_mode = "old";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a47 .operation_mode = "bidir_dual_port";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a47 .port_a_address_clear = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a47 .port_a_address_width = 13;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a47 .port_a_byte_enable_clock = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a47 .port_a_data_out_clear = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a47 .port_a_data_out_clock = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a47 .port_a_data_width = 1;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a47 .port_a_first_address = 0;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a47 .port_a_first_bit_number = 7;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a47 .port_a_last_address = 8191;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a47 .port_a_logical_ram_depth = 65536;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a47 .port_a_logical_ram_width = 8;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a47 .port_a_read_during_write_mode = "old_data";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a47 .port_b_address_clear = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a47 .port_b_address_clock = "clock0";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a47 .port_b_address_width = 13;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a47 .port_b_data_in_clock = "clock0";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a47 .port_b_data_out_clear = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a47 .port_b_data_out_clock = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a47 .port_b_data_width = 1;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a47 .port_b_first_address = 0;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a47 .port_b_first_bit_number = 7;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a47 .port_b_last_address = 8191;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a47 .port_b_logical_ram_depth = 65536;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a47 .port_b_logical_ram_width = 8;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a47 .port_b_read_during_write_mode = "old_data";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a47 .port_b_read_enable_clock = "clock0";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a47 .port_b_write_enable_clock = "clock0";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a47 .ram_block_type = "M9K";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a47 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a47 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a47 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a47 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X51_Y35_N0
cycloneive_ram_block \ram|memory_rtl_0|auto_generated|ram_block1a39 (
	.portawe(\ram|memory_rtl_0|auto_generated|decode2|w_anode874w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\ram|memory_rtl_0|auto_generated|decode3|w_anode874w[3]~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Clock~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({mdr[15]}),
	.portaaddr({\mem_ub_addr[12]~24_combout ,\mem_ub_addr[11]~22_combout ,\mem_ub_addr[10]~20_combout ,\mem_ub_addr[9]~18_combout ,\mem_ub_addr[8]~16_combout ,\mem_ub_addr[7]~14_combout ,\mem_ub_addr[6]~12_combout ,\mem_ub_addr[5]~10_combout ,\mem_ub_addr[4]~8_combout ,
\mem_ub_addr[3]~6_combout ,\mem_ub_addr[2]~4_combout ,\mem_ub_addr[1]~2_combout ,\mem_ub_addr[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({mdr[7]}),
	.portbaddr({mar[12],mar[11],mar[10],mar[9],mar[8],mar[7],mar[6],mar[5],mar[4],mar[3],mar[2],mar[1],mar[0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram|memory_rtl_0|auto_generated|ram_block1a39_PORTADATAOUT_bus ),
	.portbdataout(\ram|memory_rtl_0|auto_generated|ram_block1a39_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \ram|memory_rtl_0|auto_generated|ram_block1a39 .data_interleave_offset_in_bits = 1;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a39 .data_interleave_width_in_bits = 1;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a39 .init_file = "db/xm23_cpu.ram0_memory_e411fb78.hdl.mif";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a39 .init_file_layout = "port_a";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a39 .logical_ram_name = "memory:ram|altsyncram:memory_rtl_0|altsyncram_2s72:auto_generated|ALTSYNCRAM";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a39 .mixed_port_feed_through_mode = "old";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a39 .operation_mode = "bidir_dual_port";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a39 .port_a_address_clear = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a39 .port_a_address_width = 13;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a39 .port_a_byte_enable_clock = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a39 .port_a_data_out_clear = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a39 .port_a_data_out_clock = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a39 .port_a_data_width = 1;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a39 .port_a_first_address = 0;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a39 .port_a_first_bit_number = 7;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a39 .port_a_last_address = 8191;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a39 .port_a_logical_ram_depth = 65536;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a39 .port_a_logical_ram_width = 8;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a39 .port_a_read_during_write_mode = "old_data";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a39 .port_b_address_clear = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a39 .port_b_address_clock = "clock0";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a39 .port_b_address_width = 13;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a39 .port_b_data_in_clock = "clock0";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a39 .port_b_data_out_clear = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a39 .port_b_data_out_clock = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a39 .port_b_data_width = 1;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a39 .port_b_first_address = 0;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a39 .port_b_first_bit_number = 7;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a39 .port_b_last_address = 8191;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a39 .port_b_logical_ram_depth = 65536;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a39 .port_b_logical_ram_width = 8;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a39 .port_b_read_during_write_mode = "old_data";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a39 .port_b_read_enable_clock = "clock0";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a39 .port_b_write_enable_clock = "clock0";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a39 .ram_block_type = "M9K";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a39 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a39 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a39 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a39 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X52_Y37_N20
cycloneive_lcell_comb \ram|memory_rtl_0|auto_generated|mux5|result_node[7]~45 (
// Equation(s):
// \ram|memory_rtl_0|auto_generated|mux5|result_node[7]~45_combout  = (!\ram|memory_rtl_0|auto_generated|address_reg_b [1] & ((\ram|memory_rtl_0|auto_generated|address_reg_b [0] & (\ram|memory_rtl_0|auto_generated|ram_block1a47~PORTBDATAOUT0 )) # 
// (!\ram|memory_rtl_0|auto_generated|address_reg_b [0] & ((\ram|memory_rtl_0|auto_generated|ram_block1a39~PORTBDATAOUT0 )))))

	.dataa(\ram|memory_rtl_0|auto_generated|address_reg_b [0]),
	.datab(\ram|memory_rtl_0|auto_generated|ram_block1a47~PORTBDATAOUT0 ),
	.datac(\ram|memory_rtl_0|auto_generated|address_reg_b [1]),
	.datad(\ram|memory_rtl_0|auto_generated|ram_block1a39~PORTBDATAOUT0 ),
	.cin(gnd),
	.combout(\ram|memory_rtl_0|auto_generated|mux5|result_node[7]~45_combout ),
	.cout());
// synopsys translate_off
defparam \ram|memory_rtl_0|auto_generated|mux5|result_node[7]~45 .lut_mask = 16'h0D08;
defparam \ram|memory_rtl_0|auto_generated|mux5|result_node[7]~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y25_N8
cycloneive_lcell_comb \ram|memory_rtl_0|auto_generated|mux5|result_node[7]~47 (
// Equation(s):
// \ram|memory_rtl_0|auto_generated|mux5|result_node[7]~47_combout  = (\ram|memory_rtl_0|auto_generated|mux5|result_node[7]~44_combout ) # ((\ram|memory_rtl_0|auto_generated|address_reg_b [2] & 
// ((\ram|memory_rtl_0|auto_generated|mux5|result_node[7]~46_combout ) # (\ram|memory_rtl_0|auto_generated|mux5|result_node[7]~45_combout ))))

	.dataa(\ram|memory_rtl_0|auto_generated|mux5|result_node[7]~46_combout ),
	.datab(\ram|memory_rtl_0|auto_generated|address_reg_b [2]),
	.datac(\ram|memory_rtl_0|auto_generated|mux5|result_node[7]~44_combout ),
	.datad(\ram|memory_rtl_0|auto_generated|mux5|result_node[7]~45_combout ),
	.cin(gnd),
	.combout(\ram|memory_rtl_0|auto_generated|mux5|result_node[7]~47_combout ),
	.cout());
// synopsys translate_off
defparam \ram|memory_rtl_0|auto_generated|mux5|result_node[7]~47 .lut_mask = 16'hFCF8;
defparam \ram|memory_rtl_0|auto_generated|mux5|result_node[7]~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y25_N3
dffeas \mdr[7] (
	.clk(!\Clock~clkctrl_outclk ),
	.d(\mdr[7]~15_combout ),
	.asdata(\ram|memory_rtl_0|auto_generated|mux5|result_node[7]~47_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\mdr[1]~16_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(mdr[7]),
	.prn(vcc));
// synopsys translate_off
defparam \mdr[7] .is_wysiwyg = "true";
defparam \mdr[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y26_N28
cycloneive_lcell_comb \ID|ImByte[7]~feeder (
// Equation(s):
// \ID|ImByte[7]~feeder_combout  = instr_reg[10]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(instr_reg[10]),
	.cin(gnd),
	.combout(\ID|ImByte[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ID|ImByte[7]~feeder .lut_mask = 16'hFF00;
defparam \ID|ImByte[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y26_N29
dffeas \ID|ImByte[7] (
	.clk(\ctrl_unit|enables[14]~clkctrl_outclk ),
	.d(\ID|ImByte[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ID|Decoder4~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ID|ImByte [7]),
	.prn(vcc));
// synopsys translate_off
defparam \ID|ImByte[7] .is_wysiwyg = "true";
defparam \ID|ImByte[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y26_N13
dffeas \byte_manipulator|dst_val[15] (
	.clk(\ctrl_unit|enables[12]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\ID|ImByte [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\byte_manipulator|dst_val~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\byte_manipulator|dst_val [15]),
	.prn(vcc));
// synopsys translate_off
defparam \byte_manipulator|dst_val[15] .is_wysiwyg = "true";
defparam \byte_manipulator|dst_val[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y26_N12
cycloneive_lcell_comb \byte_manipulator|Mux0~0 (
// Equation(s):
// \byte_manipulator|Mux0~0_combout  = (\byte_manipulator|dst_val[2]~0_combout  & (\ID|ImByte [7])) # (!\byte_manipulator|dst_val[2]~0_combout  & ((\byte_manipulator|dst_val [15])))

	.dataa(\ID|ImByte [7]),
	.datab(gnd),
	.datac(\byte_manipulator|dst_val[2]~0_combout ),
	.datad(\byte_manipulator|dst_val [15]),
	.cin(gnd),
	.combout(\byte_manipulator|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \byte_manipulator|Mux0~0 .lut_mask = 16'hAFA0;
defparam \byte_manipulator|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y26_N13
dffeas \byte_manipulator|dst_val[7] (
	.clk(\ctrl_unit|enables[12]~clkctrl_outclk ),
	.d(\byte_manipulator|Mux0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\byte_manipulator|dst_val[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\byte_manipulator|dst_val [7]),
	.prn(vcc));
// synopsys translate_off
defparam \byte_manipulator|dst_val[7] .is_wysiwyg = "true";
defparam \byte_manipulator|dst_val[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y26_N28
cycloneive_lcell_comb \byte_manipulator|dst_out[7]~feeder (
// Equation(s):
// \byte_manipulator|dst_out[7]~feeder_combout  = \byte_manipulator|dst_val [7]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\byte_manipulator|dst_val [7]),
	.cin(gnd),
	.combout(\byte_manipulator|dst_out[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \byte_manipulator|dst_out[7]~feeder .lut_mask = 16'hFF00;
defparam \byte_manipulator|dst_out[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y26_N29
dffeas \byte_manipulator|dst_out[7] (
	.clk(\ctrl_unit|enables[12]~clkctrl_outclk ),
	.d(\byte_manipulator|dst_out[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\byte_manipulator|dst_out[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\byte_manipulator|dst_out [7]),
	.prn(vcc));
// synopsys translate_off
defparam \byte_manipulator|dst_out[7] .is_wysiwyg = "true";
defparam \byte_manipulator|dst_out[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y26_N18
cycloneive_lcell_comb \reg_file~20 (
// Equation(s):
// \reg_file~20_combout  = (\reg_file~2_combout  & (((\byte_manipulator|dst_out [7] & \reg_file~1_combout )))) # (!\reg_file~2_combout  & ((\arithmetic_logic_unit|result [7]) # ((!\reg_file~1_combout ))))

	.dataa(\arithmetic_logic_unit|result [7]),
	.datab(\reg_file~2_combout ),
	.datac(\byte_manipulator|dst_out [7]),
	.datad(\reg_file~1_combout ),
	.cin(gnd),
	.combout(\reg_file~20_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file~20 .lut_mask = 16'hE233;
defparam \reg_file~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y26_N0
cycloneive_lcell_comb \reg_file~21 (
// Equation(s):
// \reg_file~21_combout  = (\reg_file~0_combout  & ((\reg_file~20_combout  & (mdr[7])) # (!\reg_file~20_combout  & ((\instr_reg[7]~3_combout ))))) # (!\reg_file~0_combout  & (((\reg_file~20_combout ))))

	.dataa(mdr[7]),
	.datab(\reg_file~0_combout ),
	.datac(\reg_file~20_combout ),
	.datad(\instr_reg[7]~3_combout ),
	.cin(gnd),
	.combout(\reg_file~21_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file~21 .lut_mask = 16'hBCB0;
defparam \reg_file~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y23_N14
cycloneive_lcell_comb \reg_file[16][7]~feeder (
// Equation(s):
// \reg_file[16][7]~feeder_combout  = \reg_file~21_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\reg_file~21_combout ),
	.cin(gnd),
	.combout(\reg_file[16][7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file[16][7]~feeder .lut_mask = 16'hFF00;
defparam \reg_file[16][7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y23_N15
dffeas \reg_file[16][7] (
	.clk(!\Clock~clkctrl_outclk ),
	.d(\reg_file[16][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file[16][0]~73_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file[16][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file[16][7] .is_wysiwyg = "true";
defparam \reg_file[16][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y22_N16
cycloneive_lcell_comb \Mux104~0 (
// Equation(s):
// \Mux104~0_combout  = (\ctrl_unit|dbus_rnum_src [0] & ((\ctrl_unit|dbus_rnum_src [1]) # ((\reg_file[9][7]~q )))) # (!\ctrl_unit|dbus_rnum_src [0] & (!\ctrl_unit|dbus_rnum_src [1] & (\reg_file[8][7]~q )))

	.dataa(\ctrl_unit|dbus_rnum_src [0]),
	.datab(\ctrl_unit|dbus_rnum_src [1]),
	.datac(\reg_file[8][7]~q ),
	.datad(\reg_file[9][7]~q ),
	.cin(gnd),
	.combout(\Mux104~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux104~0 .lut_mask = 16'hBA98;
defparam \Mux104~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y22_N14
cycloneive_lcell_comb \Mux104~1 (
// Equation(s):
// \Mux104~1_combout  = (\ctrl_unit|dbus_rnum_src [1] & ((\Mux104~0_combout  & (\reg_file[11][7]~q )) # (!\Mux104~0_combout  & ((\reg_file[10][7]~q ))))) # (!\ctrl_unit|dbus_rnum_src [1] & (((\Mux104~0_combout ))))

	.dataa(\reg_file[11][7]~q ),
	.datab(\ctrl_unit|dbus_rnum_src [1]),
	.datac(\reg_file[10][7]~q ),
	.datad(\Mux104~0_combout ),
	.cin(gnd),
	.combout(\Mux104~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux104~1 .lut_mask = 16'hBBC0;
defparam \Mux104~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y22_N4
cycloneive_lcell_comb \Mux104~2 (
// Equation(s):
// \Mux104~2_combout  = (\ctrl_unit|dbus_rnum_src [0] & (((\ctrl_unit|dbus_rnum_src [1])))) # (!\ctrl_unit|dbus_rnum_src [0] & ((\ctrl_unit|dbus_rnum_src [1] & (\reg_file[6][7]~q )) # (!\ctrl_unit|dbus_rnum_src [1] & ((\reg_file[4][7]~q )))))

	.dataa(\reg_file[6][7]~q ),
	.datab(\reg_file[4][7]~q ),
	.datac(\ctrl_unit|dbus_rnum_src [0]),
	.datad(\ctrl_unit|dbus_rnum_src [1]),
	.cin(gnd),
	.combout(\Mux104~2_combout ),
	.cout());
// synopsys translate_off
defparam \Mux104~2 .lut_mask = 16'hFA0C;
defparam \Mux104~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y22_N26
cycloneive_lcell_comb \Mux104~3 (
// Equation(s):
// \Mux104~3_combout  = (\Mux104~2_combout  & ((\reg_file[7][7]~q ) # ((!\ctrl_unit|dbus_rnum_src [0])))) # (!\Mux104~2_combout  & (((\ctrl_unit|dbus_rnum_src [0] & \reg_file[5][7]~q ))))

	.dataa(\reg_file[7][7]~q ),
	.datab(\Mux104~2_combout ),
	.datac(\ctrl_unit|dbus_rnum_src [0]),
	.datad(\reg_file[5][7]~q ),
	.cin(gnd),
	.combout(\Mux104~3_combout ),
	.cout());
// synopsys translate_off
defparam \Mux104~3 .lut_mask = 16'hBC8C;
defparam \Mux104~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y22_N24
cycloneive_lcell_comb \Mux104~4 (
// Equation(s):
// \Mux104~4_combout  = (\ctrl_unit|dbus_rnum_src [1] & (((\ctrl_unit|dbus_rnum_src [0])))) # (!\ctrl_unit|dbus_rnum_src [1] & ((\ctrl_unit|dbus_rnum_src [0] & (\reg_file[1][7]~q )) # (!\ctrl_unit|dbus_rnum_src [0] & ((\reg_file[0][7]~q )))))

	.dataa(\reg_file[1][7]~q ),
	.datab(\ctrl_unit|dbus_rnum_src [1]),
	.datac(\ctrl_unit|dbus_rnum_src [0]),
	.datad(\reg_file[0][7]~q ),
	.cin(gnd),
	.combout(\Mux104~4_combout ),
	.cout());
// synopsys translate_off
defparam \Mux104~4 .lut_mask = 16'hE3E0;
defparam \Mux104~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y22_N6
cycloneive_lcell_comb \Mux104~5 (
// Equation(s):
// \Mux104~5_combout  = (\ctrl_unit|dbus_rnum_src [1] & ((\Mux104~4_combout  & ((\reg_file[3][7]~q ))) # (!\Mux104~4_combout  & (\reg_file[2][7]~q )))) # (!\ctrl_unit|dbus_rnum_src [1] & (((\Mux104~4_combout ))))

	.dataa(\ctrl_unit|dbus_rnum_src [1]),
	.datab(\reg_file[2][7]~q ),
	.datac(\reg_file[3][7]~q ),
	.datad(\Mux104~4_combout ),
	.cin(gnd),
	.combout(\Mux104~5_combout ),
	.cout());
// synopsys translate_off
defparam \Mux104~5 .lut_mask = 16'hF588;
defparam \Mux104~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y22_N8
cycloneive_lcell_comb \Mux104~6 (
// Equation(s):
// \Mux104~6_combout  = (\ctrl_unit|dbus_rnum_src [3] & (\ctrl_unit|dbus_rnum_src [2])) # (!\ctrl_unit|dbus_rnum_src [3] & ((\ctrl_unit|dbus_rnum_src [2] & (\Mux104~3_combout )) # (!\ctrl_unit|dbus_rnum_src [2] & ((\Mux104~5_combout )))))

	.dataa(\ctrl_unit|dbus_rnum_src [3]),
	.datab(\ctrl_unit|dbus_rnum_src [2]),
	.datac(\Mux104~3_combout ),
	.datad(\Mux104~5_combout ),
	.cin(gnd),
	.combout(\Mux104~6_combout ),
	.cout());
// synopsys translate_off
defparam \Mux104~6 .lut_mask = 16'hD9C8;
defparam \Mux104~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y22_N6
cycloneive_lcell_comb \Mux104~7 (
// Equation(s):
// \Mux104~7_combout  = (\ctrl_unit|dbus_rnum_src [0] & (((\ctrl_unit|dbus_rnum_src [1])))) # (!\ctrl_unit|dbus_rnum_src [0] & ((\ctrl_unit|dbus_rnum_src [1] & (\reg_file[14][7]~q )) # (!\ctrl_unit|dbus_rnum_src [1] & ((\reg_file[12][7]~q )))))

	.dataa(\ctrl_unit|dbus_rnum_src [0]),
	.datab(\reg_file[14][7]~q ),
	.datac(\reg_file[12][7]~q ),
	.datad(\ctrl_unit|dbus_rnum_src [1]),
	.cin(gnd),
	.combout(\Mux104~7_combout ),
	.cout());
// synopsys translate_off
defparam \Mux104~7 .lut_mask = 16'hEE50;
defparam \Mux104~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y22_N24
cycloneive_lcell_comb \Mux104~8 (
// Equation(s):
// \Mux104~8_combout  = (\ctrl_unit|dbus_rnum_src [0] & ((\Mux104~7_combout  & ((\reg_file[15][7]~q ))) # (!\Mux104~7_combout  & (\reg_file[13][7]~q )))) # (!\ctrl_unit|dbus_rnum_src [0] & (((\Mux104~7_combout ))))

	.dataa(\ctrl_unit|dbus_rnum_src [0]),
	.datab(\reg_file[13][7]~q ),
	.datac(\reg_file[15][7]~q ),
	.datad(\Mux104~7_combout ),
	.cin(gnd),
	.combout(\Mux104~8_combout ),
	.cout());
// synopsys translate_off
defparam \Mux104~8 .lut_mask = 16'hF588;
defparam \Mux104~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y22_N10
cycloneive_lcell_comb \Mux104~9 (
// Equation(s):
// \Mux104~9_combout  = (\ctrl_unit|dbus_rnum_src [3] & ((\Mux104~6_combout  & ((\Mux104~8_combout ))) # (!\Mux104~6_combout  & (\Mux104~1_combout )))) # (!\ctrl_unit|dbus_rnum_src [3] & (((\Mux104~6_combout ))))

	.dataa(\ctrl_unit|dbus_rnum_src [3]),
	.datab(\Mux104~1_combout ),
	.datac(\Mux104~6_combout ),
	.datad(\Mux104~8_combout ),
	.cin(gnd),
	.combout(\Mux104~9_combout ),
	.cout());
// synopsys translate_off
defparam \Mux104~9 .lut_mask = 16'hF858;
defparam \Mux104~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y25_N10
cycloneive_lcell_comb \instr_reg[7]~3 (
// Equation(s):
// \instr_reg[7]~3_combout  = (\ctrl_unit|dbus_rnum_src [4] & (\reg_file[16][7]~q )) # (!\ctrl_unit|dbus_rnum_src [4] & ((\Mux104~9_combout )))

	.dataa(\reg_file[16][7]~q ),
	.datab(\ctrl_unit|dbus_rnum_src [4]),
	.datac(gnd),
	.datad(\Mux104~9_combout ),
	.cin(gnd),
	.combout(\instr_reg[7]~3_combout ),
	.cout());
// synopsys translate_off
defparam \instr_reg[7]~3 .lut_mask = 16'hBB88;
defparam \instr_reg[7]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y25_N11
dffeas \instr_reg[7] (
	.clk(!\Clock~clkctrl_outclk ),
	.d(\instr_reg[7]~3_combout ),
	.asdata(mdr[7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\reg_file~71_combout ),
	.ena(\instr_reg[13]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(instr_reg[7]),
	.prn(vcc));
// synopsys translate_off
defparam \instr_reg[7] .is_wysiwyg = "true";
defparam \instr_reg[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y26_N20
cycloneive_lcell_comb \ID|Mux43~0 (
// Equation(s):
// \ID|Mux43~0_combout  = (\ID|PSWb[3]~0_combout  & ((instr_reg[9]) # ((instr_reg[7] & instr_reg[8]))))

	.dataa(instr_reg[7]),
	.datab(instr_reg[8]),
	.datac(instr_reg[9]),
	.datad(\ID|PSWb[3]~0_combout ),
	.cin(gnd),
	.combout(\ID|Mux43~0_combout ),
	.cout());
// synopsys translate_off
defparam \ID|Mux43~0 .lut_mask = 16'hF800;
defparam \ID|Mux43~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y26_N18
cycloneive_lcell_comb \ID|Mux43~1 (
// Equation(s):
// \ID|Mux43~1_combout  = (!instr_reg[15] & ((\ID|Mux43~0_combout ) # (!\ID|SRCCON[0]~1_combout )))

	.dataa(gnd),
	.datab(instr_reg[15]),
	.datac(\ID|SRCCON[0]~1_combout ),
	.datad(\ID|Mux43~0_combout ),
	.cin(gnd),
	.combout(\ID|Mux43~1_combout ),
	.cout());
// synopsys translate_off
defparam \ID|Mux43~1 .lut_mask = 16'h3303;
defparam \ID|Mux43~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y26_N14
cycloneive_lcell_comb \ID|WB~0 (
// Equation(s):
// \ID|WB~0_combout  = (\ID|Mux43~1_combout  & ((\ID|WB~q ))) # (!\ID|Mux43~1_combout  & (instr_reg[6]))

	.dataa(gnd),
	.datab(instr_reg[6]),
	.datac(\ID|WB~q ),
	.datad(\ID|Mux43~1_combout ),
	.cin(gnd),
	.combout(\ID|WB~0_combout ),
	.cout());
// synopsys translate_off
defparam \ID|WB~0 .lut_mask = 16'hF0CC;
defparam \ID|WB~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y26_N15
dffeas \ID|WB (
	.clk(\ctrl_unit|enables[14]~clkctrl_outclk ),
	.d(\ID|WB~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ID|WB~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ID|WB .is_wysiwyg = "true";
defparam \ID|WB .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y28_N24
cycloneive_lcell_comb \ctrl_unit|Mux23~0 (
// Equation(s):
// \ctrl_unit|Mux23~0_combout  = (\ID|OP [5] & (!\ID|WB~q )) # (!\ID|OP [5] & ((\ctrl_unit|cpucycle [0] & ((\ID|SRCCON [1]))) # (!\ctrl_unit|cpucycle [0] & (!\ID|WB~q ))))

	.dataa(\ID|OP [5]),
	.datab(\ID|WB~q ),
	.datac(\ID|SRCCON [1]),
	.datad(\ctrl_unit|cpucycle [0]),
	.cin(gnd),
	.combout(\ctrl_unit|Mux23~0_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|Mux23~0 .lut_mask = 16'h7233;
defparam \ctrl_unit|Mux23~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y21_N24
cycloneive_lcell_comb \ctrl_unit|alu_rnum_src[1]~feeder (
// Equation(s):
// \ctrl_unit|alu_rnum_src[1]~feeder_combout  = \ctrl_unit|Mux23~0_combout 

	.dataa(\ctrl_unit|Mux23~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\ctrl_unit|alu_rnum_src[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|alu_rnum_src[1]~feeder .lut_mask = 16'hAAAA;
defparam \ctrl_unit|alu_rnum_src[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y21_N25
dffeas \ctrl_unit|alu_rnum_src[1] (
	.clk(\Clock~clkctrl_outclk ),
	.d(\ctrl_unit|alu_rnum_src[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\ctrl_unit|cpucycle [1]),
	.ena(\ctrl_unit|alu_rnum_src[0]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ctrl_unit|alu_rnum_src [1]),
	.prn(vcc));
// synopsys translate_off
defparam \ctrl_unit|alu_rnum_src[1] .is_wysiwyg = "true";
defparam \ctrl_unit|alu_rnum_src[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y20_N20
cycloneive_lcell_comb \s_bus[1]~7 (
// Equation(s):
// \s_bus[1]~7_combout  = (\ctrl_unit|alu_rnum_src [3] & (((\reg_file[13][1]~q ) # (\ctrl_unit|alu_rnum_src [1])))) # (!\ctrl_unit|alu_rnum_src [3] & (\reg_file[5][1]~q  & ((!\ctrl_unit|alu_rnum_src [1]))))

	.dataa(\ctrl_unit|alu_rnum_src [3]),
	.datab(\reg_file[5][1]~q ),
	.datac(\reg_file[13][1]~q ),
	.datad(\ctrl_unit|alu_rnum_src [1]),
	.cin(gnd),
	.combout(\s_bus[1]~7_combout ),
	.cout());
// synopsys translate_off
defparam \s_bus[1]~7 .lut_mask = 16'hAAE4;
defparam \s_bus[1]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y24_N22
cycloneive_lcell_comb \s_bus[1]~8 (
// Equation(s):
// \s_bus[1]~8_combout  = (\ctrl_unit|alu_rnum_src [1] & ((\s_bus[1]~7_combout  & (\reg_file[15][1]~q )) # (!\s_bus[1]~7_combout  & ((\reg_file[7][1]~q ))))) # (!\ctrl_unit|alu_rnum_src [1] & (((\s_bus[1]~7_combout ))))

	.dataa(\ctrl_unit|alu_rnum_src [1]),
	.datab(\reg_file[15][1]~q ),
	.datac(\s_bus[1]~7_combout ),
	.datad(\reg_file[7][1]~q ),
	.cin(gnd),
	.combout(\s_bus[1]~8_combout ),
	.cout());
// synopsys translate_off
defparam \s_bus[1]~8 .lut_mask = 16'hDAD0;
defparam \s_bus[1]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y25_N22
cycloneive_lcell_comb \s_bus[1]~0 (
// Equation(s):
// \s_bus[1]~0_combout  = (\ctrl_unit|alu_rnum_src [1] & ((\ctrl_unit|alu_rnum_src [3]) # ((\reg_file[3][1]~q )))) # (!\ctrl_unit|alu_rnum_src [1] & (!\ctrl_unit|alu_rnum_src [3] & ((\reg_file[1][1]~q ))))

	.dataa(\ctrl_unit|alu_rnum_src [1]),
	.datab(\ctrl_unit|alu_rnum_src [3]),
	.datac(\reg_file[3][1]~q ),
	.datad(\reg_file[1][1]~q ),
	.cin(gnd),
	.combout(\s_bus[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \s_bus[1]~0 .lut_mask = 16'hB9A8;
defparam \s_bus[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y24_N16
cycloneive_lcell_comb \s_bus[1]~1 (
// Equation(s):
// \s_bus[1]~1_combout  = (\ctrl_unit|alu_rnum_src [3] & ((\s_bus[1]~0_combout  & (\reg_file[11][1]~q )) # (!\s_bus[1]~0_combout  & ((\reg_file[9][1]~q ))))) # (!\ctrl_unit|alu_rnum_src [3] & (((\s_bus[1]~0_combout ))))

	.dataa(\ctrl_unit|alu_rnum_src [3]),
	.datab(\reg_file[11][1]~q ),
	.datac(\reg_file[9][1]~q ),
	.datad(\s_bus[1]~0_combout ),
	.cin(gnd),
	.combout(\s_bus[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \s_bus[1]~1 .lut_mask = 16'hDDA0;
defparam \s_bus[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y24_N2
cycloneive_lcell_comb \s_bus[1]~2 (
// Equation(s):
// \s_bus[1]~2_combout  = (\ctrl_unit|alu_rnum_src [1] & (((\ctrl_unit|alu_rnum_src [3])))) # (!\ctrl_unit|alu_rnum_src [1] & ((\ctrl_unit|alu_rnum_src [3] & ((\reg_file[12][1]~q ))) # (!\ctrl_unit|alu_rnum_src [3] & (\reg_file[4][1]~q ))))

	.dataa(\ctrl_unit|alu_rnum_src [1]),
	.datab(\reg_file[4][1]~q ),
	.datac(\ctrl_unit|alu_rnum_src [3]),
	.datad(\reg_file[12][1]~q ),
	.cin(gnd),
	.combout(\s_bus[1]~2_combout ),
	.cout());
// synopsys translate_off
defparam \s_bus[1]~2 .lut_mask = 16'hF4A4;
defparam \s_bus[1]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y24_N24
cycloneive_lcell_comb \s_bus[1]~3 (
// Equation(s):
// \s_bus[1]~3_combout  = (\ctrl_unit|alu_rnum_src [1] & ((\s_bus[1]~2_combout  & (\reg_file[14][1]~q )) # (!\s_bus[1]~2_combout  & ((\reg_file[6][1]~q ))))) # (!\ctrl_unit|alu_rnum_src [1] & (((\s_bus[1]~2_combout ))))

	.dataa(\reg_file[14][1]~q ),
	.datab(\reg_file[6][1]~q ),
	.datac(\ctrl_unit|alu_rnum_src [1]),
	.datad(\s_bus[1]~2_combout ),
	.cin(gnd),
	.combout(\s_bus[1]~3_combout ),
	.cout());
// synopsys translate_off
defparam \s_bus[1]~3 .lut_mask = 16'hAFC0;
defparam \s_bus[1]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y21_N18
cycloneive_lcell_comb \s_bus[1]~4 (
// Equation(s):
// \s_bus[1]~4_combout  = (\ctrl_unit|alu_rnum_src [3] & (((\ctrl_unit|alu_rnum_src [1])))) # (!\ctrl_unit|alu_rnum_src [3] & ((\ctrl_unit|alu_rnum_src [1] & (\reg_file[2][1]~q )) # (!\ctrl_unit|alu_rnum_src [1] & ((\reg_file[0][1]~q )))))

	.dataa(\reg_file[2][1]~q ),
	.datab(\ctrl_unit|alu_rnum_src [3]),
	.datac(\ctrl_unit|alu_rnum_src [1]),
	.datad(\reg_file[0][1]~q ),
	.cin(gnd),
	.combout(\s_bus[1]~4_combout ),
	.cout());
// synopsys translate_off
defparam \s_bus[1]~4 .lut_mask = 16'hE3E0;
defparam \s_bus[1]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y21_N20
cycloneive_lcell_comb \s_bus[1]~5 (
// Equation(s):
// \s_bus[1]~5_combout  = (\ctrl_unit|alu_rnum_src [3] & ((\s_bus[1]~4_combout  & ((\reg_file[10][1]~q ))) # (!\s_bus[1]~4_combout  & (\reg_file[8][1]~q )))) # (!\ctrl_unit|alu_rnum_src [3] & (((\s_bus[1]~4_combout ))))

	.dataa(\ctrl_unit|alu_rnum_src [3]),
	.datab(\reg_file[8][1]~q ),
	.datac(\reg_file[10][1]~q ),
	.datad(\s_bus[1]~4_combout ),
	.cin(gnd),
	.combout(\s_bus[1]~5_combout ),
	.cout());
// synopsys translate_off
defparam \s_bus[1]~5 .lut_mask = 16'hF588;
defparam \s_bus[1]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y24_N12
cycloneive_lcell_comb \s_bus[1]~6 (
// Equation(s):
// \s_bus[1]~6_combout  = (\ctrl_unit|alu_rnum_src [2] & ((\ctrl_unit|alu_rnum_src [0]) # ((\s_bus[1]~3_combout )))) # (!\ctrl_unit|alu_rnum_src [2] & (!\ctrl_unit|alu_rnum_src [0] & ((\s_bus[1]~5_combout ))))

	.dataa(\ctrl_unit|alu_rnum_src [2]),
	.datab(\ctrl_unit|alu_rnum_src [0]),
	.datac(\s_bus[1]~3_combout ),
	.datad(\s_bus[1]~5_combout ),
	.cin(gnd),
	.combout(\s_bus[1]~6_combout ),
	.cout());
// synopsys translate_off
defparam \s_bus[1]~6 .lut_mask = 16'hB9A8;
defparam \s_bus[1]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y24_N16
cycloneive_lcell_comb \s_bus[1]~9 (
// Equation(s):
// \s_bus[1]~9_combout  = (\ctrl_unit|alu_rnum_src [0] & ((\s_bus[1]~6_combout  & (\s_bus[1]~8_combout )) # (!\s_bus[1]~6_combout  & ((\s_bus[1]~1_combout ))))) # (!\ctrl_unit|alu_rnum_src [0] & (((\s_bus[1]~6_combout ))))

	.dataa(\s_bus[1]~8_combout ),
	.datab(\ctrl_unit|alu_rnum_src [0]),
	.datac(\s_bus[1]~1_combout ),
	.datad(\s_bus[1]~6_combout ),
	.cin(gnd),
	.combout(\s_bus[1]~9_combout ),
	.cout());
// synopsys translate_off
defparam \s_bus[1]~9 .lut_mask = 16'hBBC0;
defparam \s_bus[1]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y24_N18
cycloneive_lcell_comb \s_bus[1]~10 (
// Equation(s):
// \s_bus[1]~10_combout  = (\ctrl_unit|s_bus_ctrl~q ) # ((\ctrl_unit|alu_rnum_src [4] & (\reg_file[16][1]~q )) # (!\ctrl_unit|alu_rnum_src [4] & ((\s_bus[1]~9_combout ))))

	.dataa(\ctrl_unit|alu_rnum_src [4]),
	.datab(\reg_file[16][1]~q ),
	.datac(\ctrl_unit|s_bus_ctrl~q ),
	.datad(\s_bus[1]~9_combout ),
	.cin(gnd),
	.combout(\s_bus[1]~10_combout ),
	.cout());
// synopsys translate_off
defparam \s_bus[1]~10 .lut_mask = 16'hFDF8;
defparam \s_bus[1]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y24_N12
cycloneive_lcell_comb \arithmetic_logic_unit|Mux18~2 (
// Equation(s):
// \arithmetic_logic_unit|Mux18~2_combout  = (\arithmetic_logic_unit|Reg3[2]~21_combout  & (((\s_bus[1]~10_combout  & \Mux46~9_combout )) # (!\arithmetic_logic_unit|Reg3[12]~20_combout ))) # (!\arithmetic_logic_unit|Reg3[2]~21_combout  & 
// (\arithmetic_logic_unit|Reg3[12]~20_combout  & (\s_bus[1]~10_combout  $ (\Mux46~9_combout ))))

	.dataa(\arithmetic_logic_unit|Reg3[2]~21_combout ),
	.datab(\arithmetic_logic_unit|Reg3[12]~20_combout ),
	.datac(\s_bus[1]~10_combout ),
	.datad(\Mux46~9_combout ),
	.cin(gnd),
	.combout(\arithmetic_logic_unit|Mux18~2_combout ),
	.cout());
// synopsys translate_off
defparam \arithmetic_logic_unit|Mux18~2 .lut_mask = 16'hA662;
defparam \arithmetic_logic_unit|Mux18~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y24_N16
cycloneive_lcell_comb \arithmetic_logic_unit|Mux18~0 (
// Equation(s):
// \arithmetic_logic_unit|Mux18~0_combout  = (\arithmetic_logic_unit|Reg3[2]~18_combout  & (((\arithmetic_logic_unit|Reg3[10]~19_combout )))) # (!\arithmetic_logic_unit|Reg3[2]~18_combout  & ((\arithmetic_logic_unit|Reg3[10]~19_combout  & 
// ((\arithmetic_logic_unit|Add1~2_combout ))) # (!\arithmetic_logic_unit|Reg3[10]~19_combout  & (\arithmetic_logic_unit|Add2~2_combout ))))

	.dataa(\arithmetic_logic_unit|Add2~2_combout ),
	.datab(\arithmetic_logic_unit|Reg3[2]~18_combout ),
	.datac(\arithmetic_logic_unit|Reg3[10]~19_combout ),
	.datad(\arithmetic_logic_unit|Add1~2_combout ),
	.cin(gnd),
	.combout(\arithmetic_logic_unit|Mux18~0_combout ),
	.cout());
// synopsys translate_off
defparam \arithmetic_logic_unit|Mux18~0 .lut_mask = 16'hF2C2;
defparam \arithmetic_logic_unit|Mux18~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y24_N14
cycloneive_lcell_comb \arithmetic_logic_unit|Mux18~1 (
// Equation(s):
// \arithmetic_logic_unit|Mux18~1_combout  = (\arithmetic_logic_unit|Reg3[2]~18_combout  & ((\arithmetic_logic_unit|Mux18~0_combout  & (\arithmetic_logic_unit|Add3~2_combout )) # (!\arithmetic_logic_unit|Mux18~0_combout  & 
// ((\arithmetic_logic_unit|Add4~2_combout ))))) # (!\arithmetic_logic_unit|Reg3[2]~18_combout  & (((\arithmetic_logic_unit|Mux18~0_combout ))))

	.dataa(\arithmetic_logic_unit|Add3~2_combout ),
	.datab(\arithmetic_logic_unit|Reg3[2]~18_combout ),
	.datac(\arithmetic_logic_unit|Add4~2_combout ),
	.datad(\arithmetic_logic_unit|Mux18~0_combout ),
	.cin(gnd),
	.combout(\arithmetic_logic_unit|Mux18~1_combout ),
	.cout());
// synopsys translate_off
defparam \arithmetic_logic_unit|Mux18~1 .lut_mask = 16'hBBC0;
defparam \arithmetic_logic_unit|Mux18~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y24_N30
cycloneive_lcell_comb \arithmetic_logic_unit|Mux18~3 (
// Equation(s):
// \arithmetic_logic_unit|Mux18~3_combout  = (\arithmetic_logic_unit|Mux18~2_combout  & ((\arithmetic_logic_unit|Reg3[12]~20_combout ) # ((!\arithmetic_logic_unit|sum1[1]~2_combout )))) # (!\arithmetic_logic_unit|Mux18~2_combout  & 
// (!\arithmetic_logic_unit|Reg3[12]~20_combout  & (\arithmetic_logic_unit|Mux18~1_combout )))

	.dataa(\arithmetic_logic_unit|Mux18~2_combout ),
	.datab(\arithmetic_logic_unit|Reg3[12]~20_combout ),
	.datac(\arithmetic_logic_unit|Mux18~1_combout ),
	.datad(\arithmetic_logic_unit|sum1[1]~2_combout ),
	.cin(gnd),
	.combout(\arithmetic_logic_unit|Mux18~3_combout ),
	.cout());
// synopsys translate_off
defparam \arithmetic_logic_unit|Mux18~3 .lut_mask = 16'h98BA;
defparam \arithmetic_logic_unit|Mux18~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y24_N28
cycloneive_lcell_comb \arithmetic_logic_unit|Mux18~4 (
// Equation(s):
// \arithmetic_logic_unit|Mux18~4_combout  = (\arithmetic_logic_unit|Reg3[2]~22_combout  & ((\arithmetic_logic_unit|Reg3[2]~17_combout ) # ((\arithmetic_logic_unit|Mux18~3_combout )))) # (!\arithmetic_logic_unit|Reg3[2]~22_combout  & 
// (!\arithmetic_logic_unit|Reg3[2]~17_combout  & ((\arithmetic_logic_unit|Add12~2_combout ))))

	.dataa(\arithmetic_logic_unit|Reg3[2]~22_combout ),
	.datab(\arithmetic_logic_unit|Reg3[2]~17_combout ),
	.datac(\arithmetic_logic_unit|Mux18~3_combout ),
	.datad(\arithmetic_logic_unit|Add12~2_combout ),
	.cin(gnd),
	.combout(\arithmetic_logic_unit|Mux18~4_combout ),
	.cout());
// synopsys translate_off
defparam \arithmetic_logic_unit|Mux18~4 .lut_mask = 16'hB9A8;
defparam \arithmetic_logic_unit|Mux18~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y24_N26
cycloneive_lcell_comb \arithmetic_logic_unit|Mux18~5 (
// Equation(s):
// \arithmetic_logic_unit|Mux18~5_combout  = (\arithmetic_logic_unit|Reg3[2]~17_combout  & ((\arithmetic_logic_unit|Mux18~4_combout  & (\arithmetic_logic_unit|Add5~2_combout )) # (!\arithmetic_logic_unit|Mux18~4_combout  & 
// ((\arithmetic_logic_unit|Add11~2_combout ))))) # (!\arithmetic_logic_unit|Reg3[2]~17_combout  & (((\arithmetic_logic_unit|Mux18~4_combout ))))

	.dataa(\arithmetic_logic_unit|Add5~2_combout ),
	.datab(\arithmetic_logic_unit|Reg3[2]~17_combout ),
	.datac(\arithmetic_logic_unit|Add11~2_combout ),
	.datad(\arithmetic_logic_unit|Mux18~4_combout ),
	.cin(gnd),
	.combout(\arithmetic_logic_unit|Mux18~5_combout ),
	.cout());
// synopsys translate_off
defparam \arithmetic_logic_unit|Mux18~5 .lut_mask = 16'hBBC0;
defparam \arithmetic_logic_unit|Mux18~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y24_N8
cycloneive_lcell_comb \arithmetic_logic_unit|Reg3[1]~0 (
// Equation(s):
// \arithmetic_logic_unit|Reg3[1]~0_combout  = (\arithmetic_logic_unit|Reg3[2]~24_combout  & ((\arithmetic_logic_unit|sum1[1]~2_combout ))) # (!\arithmetic_logic_unit|Reg3[2]~24_combout  & (\arithmetic_logic_unit|Mux18~5_combout ))

	.dataa(\arithmetic_logic_unit|Mux18~5_combout ),
	.datab(\arithmetic_logic_unit|sum1[1]~2_combout ),
	.datac(gnd),
	.datad(\arithmetic_logic_unit|Reg3[2]~24_combout ),
	.cin(gnd),
	.combout(\arithmetic_logic_unit|Reg3[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \arithmetic_logic_unit|Reg3[1]~0 .lut_mask = 16'hCCAA;
defparam \arithmetic_logic_unit|Reg3[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y24_N14
cycloneive_lcell_comb \arithmetic_logic_unit|Mux18~10 (
// Equation(s):
// \arithmetic_logic_unit|Mux18~10_combout  = (\s_bus[1]~10_combout  & (\Mux47~9_combout  & (\arithmetic_logic_unit|ShiftLeft0~0_combout  & \arithmetic_logic_unit|Reg3[2]~78_combout ))) # (!\s_bus[1]~10_combout  & 
// (((!\arithmetic_logic_unit|Reg3[2]~78_combout ))))

	.dataa(\Mux47~9_combout ),
	.datab(\arithmetic_logic_unit|ShiftLeft0~0_combout ),
	.datac(\s_bus[1]~10_combout ),
	.datad(\arithmetic_logic_unit|Reg3[2]~78_combout ),
	.cin(gnd),
	.combout(\arithmetic_logic_unit|Mux18~10_combout ),
	.cout());
// synopsys translate_off
defparam \arithmetic_logic_unit|Mux18~10 .lut_mask = 16'h800F;
defparam \arithmetic_logic_unit|Mux18~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y24_N20
cycloneive_lcell_comb \arithmetic_logic_unit|Mux18~6 (
// Equation(s):
// \arithmetic_logic_unit|Mux18~6_combout  = (\arithmetic_logic_unit|ShiftLeft0~0_combout  & ((\ctrl_unit|alu_op [1] & ((\arithmetic_logic_unit|ShiftLeft0~1_combout ))) # (!\ctrl_unit|alu_op [1] & (\Mux47~9_combout ))))

	.dataa(\ctrl_unit|alu_op [1]),
	.datab(\arithmetic_logic_unit|ShiftLeft0~0_combout ),
	.datac(\Mux47~9_combout ),
	.datad(\arithmetic_logic_unit|ShiftLeft0~1_combout ),
	.cin(gnd),
	.combout(\arithmetic_logic_unit|Mux18~6_combout ),
	.cout());
// synopsys translate_off
defparam \arithmetic_logic_unit|Mux18~6 .lut_mask = 16'hC840;
defparam \arithmetic_logic_unit|Mux18~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y24_N22
cycloneive_lcell_comb \arithmetic_logic_unit|Mux18~7 (
// Equation(s):
// \arithmetic_logic_unit|Mux18~7_combout  = (\arithmetic_logic_unit|Reg3[2]~28_combout  & (\ctrl_unit|alu_op [1])) # (!\arithmetic_logic_unit|Reg3[2]~28_combout  & ((\arithmetic_logic_unit|Mux18~6_combout  & (\ctrl_unit|alu_op [1])) # 
// (!\arithmetic_logic_unit|Mux18~6_combout  & ((\s_bus[1]~10_combout )))))

	.dataa(\ctrl_unit|alu_op [1]),
	.datab(\s_bus[1]~10_combout ),
	.datac(\arithmetic_logic_unit|Reg3[2]~28_combout ),
	.datad(\arithmetic_logic_unit|Mux18~6_combout ),
	.cin(gnd),
	.combout(\arithmetic_logic_unit|Mux18~7_combout ),
	.cout());
// synopsys translate_off
defparam \arithmetic_logic_unit|Mux18~7 .lut_mask = 16'hAAAC;
defparam \arithmetic_logic_unit|Mux18~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y24_N28
cycloneive_lcell_comb \arithmetic_logic_unit|Reg3~27 (
// Equation(s):
// \arithmetic_logic_unit|Reg3~27_combout  = (!\Mux45~9_combout  & (\Mux47~9_combout  & (!\Mux46~9_combout  & !\arithmetic_logic_unit|LessThan4~0_combout )))

	.dataa(\Mux45~9_combout ),
	.datab(\Mux47~9_combout ),
	.datac(\Mux46~9_combout ),
	.datad(\arithmetic_logic_unit|LessThan4~0_combout ),
	.cin(gnd),
	.combout(\arithmetic_logic_unit|Reg3~27_combout ),
	.cout());
// synopsys translate_off
defparam \arithmetic_logic_unit|Reg3~27 .lut_mask = 16'h0004;
defparam \arithmetic_logic_unit|Reg3~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y24_N8
cycloneive_lcell_comb \arithmetic_logic_unit|Mux18~8 (
// Equation(s):
// \arithmetic_logic_unit|Mux18~8_combout  = (\arithmetic_logic_unit|Reg3[2]~28_combout  & ((\s_bus[1]~10_combout ) # ((\arithmetic_logic_unit|Mux18~7_combout  & \arithmetic_logic_unit|Reg3~27_combout )))) # (!\arithmetic_logic_unit|Reg3[2]~28_combout  & 
// (\arithmetic_logic_unit|Mux18~7_combout ))

	.dataa(\arithmetic_logic_unit|Mux18~7_combout ),
	.datab(\s_bus[1]~10_combout ),
	.datac(\arithmetic_logic_unit|Reg3[2]~28_combout ),
	.datad(\arithmetic_logic_unit|Reg3~27_combout ),
	.cin(gnd),
	.combout(\arithmetic_logic_unit|Mux18~8_combout ),
	.cout());
// synopsys translate_off
defparam \arithmetic_logic_unit|Mux18~8 .lut_mask = 16'hEACA;
defparam \arithmetic_logic_unit|Mux18~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y24_N28
cycloneive_lcell_comb \arithmetic_logic_unit|Mux18~9 (
// Equation(s):
// \arithmetic_logic_unit|Mux18~9_combout  = (\arithmetic_logic_unit|Reg3[12]~25_combout  & (\arithmetic_logic_unit|Reg3[12]~26_combout  & ((\s_bus[2]~32_combout )))) # (!\arithmetic_logic_unit|Reg3[12]~25_combout  & (((\arithmetic_logic_unit|Mux18~8_combout 
// )) # (!\arithmetic_logic_unit|Reg3[12]~26_combout )))

	.dataa(\arithmetic_logic_unit|Reg3[12]~25_combout ),
	.datab(\arithmetic_logic_unit|Reg3[12]~26_combout ),
	.datac(\arithmetic_logic_unit|Mux18~8_combout ),
	.datad(\s_bus[2]~32_combout ),
	.cin(gnd),
	.combout(\arithmetic_logic_unit|Mux18~9_combout ),
	.cout());
// synopsys translate_off
defparam \arithmetic_logic_unit|Mux18~9 .lut_mask = 16'hD951;
defparam \arithmetic_logic_unit|Mux18~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y24_N14
cycloneive_lcell_comb \arithmetic_logic_unit|Mux18~11 (
// Equation(s):
// \arithmetic_logic_unit|Mux18~11_combout  = (\s_bus[1]~10_combout  & (((\arithmetic_logic_unit|Mux18~10_combout ) # (\arithmetic_logic_unit|Mux18~9_combout )))) # (!\s_bus[1]~10_combout  & (\arithmetic_logic_unit|Mux18~9_combout  & ((\Mux46~9_combout ) # 
// (\arithmetic_logic_unit|Mux18~10_combout ))))

	.dataa(\Mux46~9_combout ),
	.datab(\s_bus[1]~10_combout ),
	.datac(\arithmetic_logic_unit|Mux18~10_combout ),
	.datad(\arithmetic_logic_unit|Mux18~9_combout ),
	.cin(gnd),
	.combout(\arithmetic_logic_unit|Mux18~11_combout ),
	.cout());
// synopsys translate_off
defparam \arithmetic_logic_unit|Mux18~11 .lut_mask = 16'hFEC0;
defparam \arithmetic_logic_unit|Mux18~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y24_N9
dffeas \arithmetic_logic_unit|Reg3[1] (
	.clk(\ctrl_unit|enables[15]~clkctrl_outclk ),
	.d(\arithmetic_logic_unit|Reg3[1]~0_combout ),
	.asdata(\arithmetic_logic_unit|Mux18~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\ctrl_unit|alu_op [4]),
	.ena(\arithmetic_logic_unit|Reg3[2]~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\arithmetic_logic_unit|Reg3 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \arithmetic_logic_unit|Reg3[1] .is_wysiwyg = "true";
defparam \arithmetic_logic_unit|Reg3[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y25_N22
cycloneive_lcell_comb \arithmetic_logic_unit|result[1]~feeder (
// Equation(s):
// \arithmetic_logic_unit|result[1]~feeder_combout  = \arithmetic_logic_unit|Reg3 [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\arithmetic_logic_unit|Reg3 [1]),
	.cin(gnd),
	.combout(\arithmetic_logic_unit|result[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \arithmetic_logic_unit|result[1]~feeder .lut_mask = 16'hFF00;
defparam \arithmetic_logic_unit|result[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y25_N23
dffeas \arithmetic_logic_unit|result[1] (
	.clk(\ctrl_unit|enables[15]~clkctrl_outclk ),
	.d(\arithmetic_logic_unit|result[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\arithmetic_logic_unit|result [1]),
	.prn(vcc));
// synopsys translate_off
defparam \arithmetic_logic_unit|result[1] .is_wysiwyg = "true";
defparam \arithmetic_logic_unit|result[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y25_N0
cycloneive_lcell_comb \mdr[1]~9 (
// Equation(s):
// \mdr[1]~9_combout  = (\reg_file~71_combout  & (\instr_reg[1]~12_combout )) # (!\reg_file~71_combout  & ((\arithmetic_logic_unit|result [1])))

	.dataa(\reg_file~71_combout ),
	.datab(\instr_reg[1]~12_combout ),
	.datac(gnd),
	.datad(\arithmetic_logic_unit|result [1]),
	.cin(gnd),
	.combout(\mdr[1]~9_combout ),
	.cout());
// synopsys translate_off
defparam \mdr[1]~9 .lut_mask = 16'hDD88;
defparam \mdr[1]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y26_N0
cycloneive_ram_block \ram|memory_rtl_0|auto_generated|ram_block1a57 (
	.portawe(\ram|memory_rtl_0|auto_generated|decode2|w_anode904w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\ram|memory_rtl_0|auto_generated|decode3|w_anode904w[3]~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Clock~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({mdr[9]}),
	.portaaddr({\mem_ub_addr[12]~24_combout ,\mem_ub_addr[11]~22_combout ,\mem_ub_addr[10]~20_combout ,\mem_ub_addr[9]~18_combout ,\mem_ub_addr[8]~16_combout ,\mem_ub_addr[7]~14_combout ,\mem_ub_addr[6]~12_combout ,\mem_ub_addr[5]~10_combout ,\mem_ub_addr[4]~8_combout ,
\mem_ub_addr[3]~6_combout ,\mem_ub_addr[2]~4_combout ,\mem_ub_addr[1]~2_combout ,\mem_ub_addr[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({mdr[1]}),
	.portbaddr({mar[12],mar[11],mar[10],mar[9],mar[8],mar[7],mar[6],mar[5],mar[4],mar[3],mar[2],mar[1],mar[0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram|memory_rtl_0|auto_generated|ram_block1a57_PORTADATAOUT_bus ),
	.portbdataout(\ram|memory_rtl_0|auto_generated|ram_block1a57_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \ram|memory_rtl_0|auto_generated|ram_block1a57 .data_interleave_offset_in_bits = 1;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a57 .data_interleave_width_in_bits = 1;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a57 .init_file = "db/xm23_cpu.ram0_memory_e411fb78.hdl.mif";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a57 .init_file_layout = "port_a";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a57 .logical_ram_name = "memory:ram|altsyncram:memory_rtl_0|altsyncram_2s72:auto_generated|ALTSYNCRAM";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a57 .mixed_port_feed_through_mode = "old";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a57 .operation_mode = "bidir_dual_port";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a57 .port_a_address_clear = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a57 .port_a_address_width = 13;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a57 .port_a_byte_enable_clock = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a57 .port_a_data_out_clear = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a57 .port_a_data_out_clock = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a57 .port_a_data_width = 1;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a57 .port_a_first_address = 0;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a57 .port_a_first_bit_number = 1;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a57 .port_a_last_address = 8191;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a57 .port_a_logical_ram_depth = 65536;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a57 .port_a_logical_ram_width = 8;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a57 .port_a_read_during_write_mode = "old_data";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a57 .port_b_address_clear = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a57 .port_b_address_clock = "clock0";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a57 .port_b_address_width = 13;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a57 .port_b_data_in_clock = "clock0";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a57 .port_b_data_out_clear = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a57 .port_b_data_out_clock = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a57 .port_b_data_width = 1;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a57 .port_b_first_address = 0;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a57 .port_b_first_bit_number = 1;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a57 .port_b_last_address = 8191;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a57 .port_b_logical_ram_depth = 65536;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a57 .port_b_logical_ram_width = 8;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a57 .port_b_read_during_write_mode = "old_data";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a57 .port_b_read_enable_clock = "clock0";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a57 .port_b_write_enable_clock = "clock0";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a57 .ram_block_type = "M9K";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a57 .mem_init3 = 2048'h80000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a57 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a57 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a57 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X64_Y22_N0
cycloneive_ram_block \ram|memory_rtl_0|auto_generated|ram_block1a49 (
	.portawe(\ram|memory_rtl_0|auto_generated|decode2|w_anode894w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\ram|memory_rtl_0|auto_generated|decode3|w_anode894w[3]~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Clock~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({mdr[9]}),
	.portaaddr({\mem_ub_addr[12]~24_combout ,\mem_ub_addr[11]~22_combout ,\mem_ub_addr[10]~20_combout ,\mem_ub_addr[9]~18_combout ,\mem_ub_addr[8]~16_combout ,\mem_ub_addr[7]~14_combout ,\mem_ub_addr[6]~12_combout ,\mem_ub_addr[5]~10_combout ,\mem_ub_addr[4]~8_combout ,
\mem_ub_addr[3]~6_combout ,\mem_ub_addr[2]~4_combout ,\mem_ub_addr[1]~2_combout ,\mem_ub_addr[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({mdr[1]}),
	.portbaddr({mar[12],mar[11],mar[10],mar[9],mar[8],mar[7],mar[6],mar[5],mar[4],mar[3],mar[2],mar[1],mar[0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram|memory_rtl_0|auto_generated|ram_block1a49_PORTADATAOUT_bus ),
	.portbdataout(\ram|memory_rtl_0|auto_generated|ram_block1a49_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \ram|memory_rtl_0|auto_generated|ram_block1a49 .data_interleave_offset_in_bits = 1;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a49 .data_interleave_width_in_bits = 1;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a49 .init_file = "db/xm23_cpu.ram0_memory_e411fb78.hdl.mif";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a49 .init_file_layout = "port_a";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a49 .logical_ram_name = "memory:ram|altsyncram:memory_rtl_0|altsyncram_2s72:auto_generated|ALTSYNCRAM";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a49 .mixed_port_feed_through_mode = "old";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a49 .operation_mode = "bidir_dual_port";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a49 .port_a_address_clear = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a49 .port_a_address_width = 13;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a49 .port_a_byte_enable_clock = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a49 .port_a_data_out_clear = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a49 .port_a_data_out_clock = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a49 .port_a_data_width = 1;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a49 .port_a_first_address = 0;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a49 .port_a_first_bit_number = 1;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a49 .port_a_last_address = 8191;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a49 .port_a_logical_ram_depth = 65536;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a49 .port_a_logical_ram_width = 8;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a49 .port_a_read_during_write_mode = "old_data";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a49 .port_b_address_clear = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a49 .port_b_address_clock = "clock0";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a49 .port_b_address_width = 13;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a49 .port_b_data_in_clock = "clock0";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a49 .port_b_data_out_clear = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a49 .port_b_data_out_clock = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a49 .port_b_data_width = 1;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a49 .port_b_first_address = 0;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a49 .port_b_first_bit_number = 1;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a49 .port_b_last_address = 8191;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a49 .port_b_logical_ram_depth = 65536;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a49 .port_b_logical_ram_width = 8;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a49 .port_b_read_during_write_mode = "old_data";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a49 .port_b_read_enable_clock = "clock0";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a49 .port_b_write_enable_clock = "clock0";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a49 .ram_block_type = "M9K";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a49 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a49 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a49 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a49 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X66_Y25_N12
cycloneive_lcell_comb \ram|memory_rtl_0|auto_generated|mux5|result_node[1]~10 (
// Equation(s):
// \ram|memory_rtl_0|auto_generated|mux5|result_node[1]~10_combout  = (\ram|memory_rtl_0|auto_generated|address_reg_b [1] & ((\ram|memory_rtl_0|auto_generated|address_reg_b [0] & (\ram|memory_rtl_0|auto_generated|ram_block1a57~PORTBDATAOUT0 )) # 
// (!\ram|memory_rtl_0|auto_generated|address_reg_b [0] & ((\ram|memory_rtl_0|auto_generated|ram_block1a49~PORTBDATAOUT0 )))))

	.dataa(\ram|memory_rtl_0|auto_generated|address_reg_b [0]),
	.datab(\ram|memory_rtl_0|auto_generated|address_reg_b [1]),
	.datac(\ram|memory_rtl_0|auto_generated|ram_block1a57~PORTBDATAOUT0 ),
	.datad(\ram|memory_rtl_0|auto_generated|ram_block1a49~PORTBDATAOUT0 ),
	.cin(gnd),
	.combout(\ram|memory_rtl_0|auto_generated|mux5|result_node[1]~10_combout ),
	.cout());
// synopsys translate_off
defparam \ram|memory_rtl_0|auto_generated|mux5|result_node[1]~10 .lut_mask = 16'hC480;
defparam \ram|memory_rtl_0|auto_generated|mux5|result_node[1]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y23_N0
cycloneive_ram_block \ram|memory_rtl_0|auto_generated|ram_block1a25 (
	.portawe(\ram|memory_rtl_0|auto_generated|decode2|w_anode864w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\ram|memory_rtl_0|auto_generated|decode3|w_anode864w[3]~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Clock~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({mdr[9]}),
	.portaaddr({\mem_ub_addr[12]~24_combout ,\mem_ub_addr[11]~22_combout ,\mem_ub_addr[10]~20_combout ,\mem_ub_addr[9]~18_combout ,\mem_ub_addr[8]~16_combout ,\mem_ub_addr[7]~14_combout ,\mem_ub_addr[6]~12_combout ,\mem_ub_addr[5]~10_combout ,\mem_ub_addr[4]~8_combout ,
\mem_ub_addr[3]~6_combout ,\mem_ub_addr[2]~4_combout ,\mem_ub_addr[1]~2_combout ,\mem_ub_addr[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({mdr[1]}),
	.portbaddr({mar[12],mar[11],mar[10],mar[9],mar[8],mar[7],mar[6],mar[5],mar[4],mar[3],mar[2],mar[1],mar[0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram|memory_rtl_0|auto_generated|ram_block1a25_PORTADATAOUT_bus ),
	.portbdataout(\ram|memory_rtl_0|auto_generated|ram_block1a25_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \ram|memory_rtl_0|auto_generated|ram_block1a25 .data_interleave_offset_in_bits = 1;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a25 .data_interleave_width_in_bits = 1;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a25 .init_file = "db/xm23_cpu.ram0_memory_e411fb78.hdl.mif";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a25 .init_file_layout = "port_a";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a25 .logical_ram_name = "memory:ram|altsyncram:memory_rtl_0|altsyncram_2s72:auto_generated|ALTSYNCRAM";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a25 .mixed_port_feed_through_mode = "old";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a25 .operation_mode = "bidir_dual_port";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a25 .port_a_address_clear = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a25 .port_a_address_width = 13;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a25 .port_a_byte_enable_clock = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a25 .port_a_data_out_clear = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a25 .port_a_data_out_clock = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a25 .port_a_data_width = 1;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a25 .port_a_first_address = 0;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a25 .port_a_first_bit_number = 1;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a25 .port_a_last_address = 8191;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a25 .port_a_logical_ram_depth = 65536;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a25 .port_a_logical_ram_width = 8;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a25 .port_a_read_during_write_mode = "old_data";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a25 .port_b_address_clear = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a25 .port_b_address_clock = "clock0";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a25 .port_b_address_width = 13;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a25 .port_b_data_in_clock = "clock0";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a25 .port_b_data_out_clear = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a25 .port_b_data_out_clock = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a25 .port_b_data_width = 1;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a25 .port_b_first_address = 0;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a25 .port_b_first_bit_number = 1;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a25 .port_b_last_address = 8191;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a25 .port_b_logical_ram_depth = 65536;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a25 .port_b_logical_ram_width = 8;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a25 .port_b_read_during_write_mode = "old_data";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a25 .port_b_read_enable_clock = "clock0";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a25 .port_b_write_enable_clock = "clock0";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a25 .ram_block_type = "M9K";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a25 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a25 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a25 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a25 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X64_Y24_N0
cycloneive_ram_block \ram|memory_rtl_0|auto_generated|ram_block1a17 (
	.portawe(\ram|memory_rtl_0|auto_generated|decode2|w_anode854w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\ram|memory_rtl_0|auto_generated|decode3|w_anode854w[3]~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Clock~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({mdr[9]}),
	.portaaddr({\mem_ub_addr[12]~24_combout ,\mem_ub_addr[11]~22_combout ,\mem_ub_addr[10]~20_combout ,\mem_ub_addr[9]~18_combout ,\mem_ub_addr[8]~16_combout ,\mem_ub_addr[7]~14_combout ,\mem_ub_addr[6]~12_combout ,\mem_ub_addr[5]~10_combout ,\mem_ub_addr[4]~8_combout ,
\mem_ub_addr[3]~6_combout ,\mem_ub_addr[2]~4_combout ,\mem_ub_addr[1]~2_combout ,\mem_ub_addr[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({mdr[1]}),
	.portbaddr({mar[12],mar[11],mar[10],mar[9],mar[8],mar[7],mar[6],mar[5],mar[4],mar[3],mar[2],mar[1],mar[0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram|memory_rtl_0|auto_generated|ram_block1a17_PORTADATAOUT_bus ),
	.portbdataout(\ram|memory_rtl_0|auto_generated|ram_block1a17_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \ram|memory_rtl_0|auto_generated|ram_block1a17 .data_interleave_offset_in_bits = 1;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a17 .data_interleave_width_in_bits = 1;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a17 .init_file = "db/xm23_cpu.ram0_memory_e411fb78.hdl.mif";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a17 .init_file_layout = "port_a";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a17 .logical_ram_name = "memory:ram|altsyncram:memory_rtl_0|altsyncram_2s72:auto_generated|ALTSYNCRAM";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a17 .mixed_port_feed_through_mode = "old";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a17 .operation_mode = "bidir_dual_port";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a17 .port_a_address_clear = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a17 .port_a_address_width = 13;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a17 .port_a_byte_enable_clock = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a17 .port_a_data_out_clear = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a17 .port_a_data_out_clock = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a17 .port_a_data_width = 1;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a17 .port_a_first_address = 0;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a17 .port_a_first_bit_number = 1;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a17 .port_a_last_address = 8191;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a17 .port_a_logical_ram_depth = 65536;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a17 .port_a_logical_ram_width = 8;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a17 .port_a_read_during_write_mode = "old_data";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a17 .port_b_address_clear = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a17 .port_b_address_clock = "clock0";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a17 .port_b_address_width = 13;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a17 .port_b_data_in_clock = "clock0";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a17 .port_b_data_out_clear = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a17 .port_b_data_out_clock = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a17 .port_b_data_width = 1;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a17 .port_b_first_address = 0;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a17 .port_b_first_bit_number = 1;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a17 .port_b_last_address = 8191;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a17 .port_b_logical_ram_depth = 65536;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a17 .port_b_logical_ram_width = 8;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a17 .port_b_read_during_write_mode = "old_data";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a17 .port_b_read_enable_clock = "clock0";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a17 .port_b_write_enable_clock = "clock0";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a17 .ram_block_type = "M9K";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a17 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a17 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a17 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a17 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X65_Y25_N2
cycloneive_lcell_comb \ram|memory_rtl_0|auto_generated|mux5|result_node[1]~7 (
// Equation(s):
// \ram|memory_rtl_0|auto_generated|mux5|result_node[1]~7_combout  = (\ram|memory_rtl_0|auto_generated|address_reg_b [1] & ((\ram|memory_rtl_0|auto_generated|address_reg_b [0] & (\ram|memory_rtl_0|auto_generated|ram_block1a25~PORTBDATAOUT0 )) # 
// (!\ram|memory_rtl_0|auto_generated|address_reg_b [0] & ((\ram|memory_rtl_0|auto_generated|ram_block1a17~PORTBDATAOUT0 )))))

	.dataa(\ram|memory_rtl_0|auto_generated|address_reg_b [1]),
	.datab(\ram|memory_rtl_0|auto_generated|address_reg_b [0]),
	.datac(\ram|memory_rtl_0|auto_generated|ram_block1a25~PORTBDATAOUT0 ),
	.datad(\ram|memory_rtl_0|auto_generated|ram_block1a17~PORTBDATAOUT0 ),
	.cin(gnd),
	.combout(\ram|memory_rtl_0|auto_generated|mux5|result_node[1]~7_combout ),
	.cout());
// synopsys translate_off
defparam \ram|memory_rtl_0|auto_generated|mux5|result_node[1]~7 .lut_mask = 16'hA280;
defparam \ram|memory_rtl_0|auto_generated|mux5|result_node[1]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y26_N0
cycloneive_ram_block \ram|memory_rtl_0|auto_generated|ram_block1a9 (
	.portawe(\ram|memory_rtl_0|auto_generated|decode2|w_anode844w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\ram|memory_rtl_0|auto_generated|decode3|w_anode844w[3]~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Clock~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({mdr[9]}),
	.portaaddr({\mem_ub_addr[12]~24_combout ,\mem_ub_addr[11]~22_combout ,\mem_ub_addr[10]~20_combout ,\mem_ub_addr[9]~18_combout ,\mem_ub_addr[8]~16_combout ,\mem_ub_addr[7]~14_combout ,\mem_ub_addr[6]~12_combout ,\mem_ub_addr[5]~10_combout ,\mem_ub_addr[4]~8_combout ,
\mem_ub_addr[3]~6_combout ,\mem_ub_addr[2]~4_combout ,\mem_ub_addr[1]~2_combout ,\mem_ub_addr[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({mdr[1]}),
	.portbaddr({mar[12],mar[11],mar[10],mar[9],mar[8],mar[7],mar[6],mar[5],mar[4],mar[3],mar[2],mar[1],mar[0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram|memory_rtl_0|auto_generated|ram_block1a9_PORTADATAOUT_bus ),
	.portbdataout(\ram|memory_rtl_0|auto_generated|ram_block1a9_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \ram|memory_rtl_0|auto_generated|ram_block1a9 .data_interleave_offset_in_bits = 1;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a9 .data_interleave_width_in_bits = 1;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a9 .init_file = "db/xm23_cpu.ram0_memory_e411fb78.hdl.mif";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a9 .init_file_layout = "port_a";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a9 .logical_ram_name = "memory:ram|altsyncram:memory_rtl_0|altsyncram_2s72:auto_generated|ALTSYNCRAM";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a9 .mixed_port_feed_through_mode = "old";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a9 .operation_mode = "bidir_dual_port";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a9 .port_a_address_clear = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a9 .port_a_address_width = 13;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a9 .port_a_byte_enable_clock = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a9 .port_a_data_out_clear = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a9 .port_a_data_out_clock = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a9 .port_a_data_width = 1;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a9 .port_a_first_address = 0;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a9 .port_a_first_bit_number = 1;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a9 .port_a_last_address = 8191;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a9 .port_a_logical_ram_depth = 65536;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a9 .port_a_logical_ram_width = 8;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a9 .port_a_read_during_write_mode = "old_data";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a9 .port_b_address_clear = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a9 .port_b_address_clock = "clock0";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a9 .port_b_address_width = 13;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a9 .port_b_data_in_clock = "clock0";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a9 .port_b_data_out_clear = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a9 .port_b_data_out_clock = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a9 .port_b_data_width = 1;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a9 .port_b_first_address = 0;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a9 .port_b_first_bit_number = 1;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a9 .port_b_last_address = 8191;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a9 .port_b_logical_ram_depth = 65536;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a9 .port_b_logical_ram_width = 8;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a9 .port_b_read_during_write_mode = "old_data";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a9 .port_b_read_enable_clock = "clock0";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a9 .port_b_write_enable_clock = "clock0";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a9 .ram_block_type = "M9K";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a9 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a9 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a9 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a9 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X64_Y25_N0
cycloneive_ram_block \ram|memory_rtl_0|auto_generated|ram_block1a1 (
	.portawe(\ram|memory_rtl_0|auto_generated|decode2|w_anode827w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\ram|memory_rtl_0|auto_generated|decode3|w_anode827w[3]~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Clock~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({mdr[9]}),
	.portaaddr({\mem_ub_addr[12]~24_combout ,\mem_ub_addr[11]~22_combout ,\mem_ub_addr[10]~20_combout ,\mem_ub_addr[9]~18_combout ,\mem_ub_addr[8]~16_combout ,\mem_ub_addr[7]~14_combout ,\mem_ub_addr[6]~12_combout ,\mem_ub_addr[5]~10_combout ,\mem_ub_addr[4]~8_combout ,
\mem_ub_addr[3]~6_combout ,\mem_ub_addr[2]~4_combout ,\mem_ub_addr[1]~2_combout ,\mem_ub_addr[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({mdr[1]}),
	.portbaddr({mar[12],mar[11],mar[10],mar[9],mar[8],mar[7],mar[6],mar[5],mar[4],mar[3],mar[2],mar[1],mar[0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram|memory_rtl_0|auto_generated|ram_block1a1_PORTADATAOUT_bus ),
	.portbdataout(\ram|memory_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \ram|memory_rtl_0|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a1 .init_file = "db/xm23_cpu.ram0_memory_e411fb78.hdl.mif";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a1 .init_file_layout = "port_a";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a1 .logical_ram_name = "memory:ram|altsyncram:memory_rtl_0|altsyncram_2s72:auto_generated|ALTSYNCRAM";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a1 .mixed_port_feed_through_mode = "old";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a1 .operation_mode = "bidir_dual_port";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a1 .port_a_address_width = 13;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a1 .port_a_data_out_clock = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a1 .port_a_data_width = 1;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a1 .port_a_first_bit_number = 1;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a1 .port_a_last_address = 8191;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 65536;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a1 .port_a_logical_ram_width = 8;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a1 .port_a_read_during_write_mode = "old_data";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a1 .port_b_address_clear = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a1 .port_b_address_clock = "clock0";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a1 .port_b_address_width = 13;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a1 .port_b_data_in_clock = "clock0";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a1 .port_b_data_out_clear = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a1 .port_b_data_out_clock = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a1 .port_b_data_width = 1;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a1 .port_b_first_address = 0;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a1 .port_b_first_bit_number = 1;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a1 .port_b_last_address = 8191;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a1 .port_b_logical_ram_depth = 65536;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a1 .port_b_logical_ram_width = 8;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a1 .port_b_read_during_write_mode = "old_data";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a1 .port_b_read_enable_clock = "clock0";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a1 .port_b_write_enable_clock = "clock0";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a1 .ram_block_type = "M9K";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a1 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a1 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000054;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a1 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a1 .mem_init0 = 2048'h000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000049CFC43939391155;
// synopsys translate_on

// Location: LCCOMB_X65_Y25_N20
cycloneive_lcell_comb \ram|memory_rtl_0|auto_generated|mux5|result_node[1]~6 (
// Equation(s):
// \ram|memory_rtl_0|auto_generated|mux5|result_node[1]~6_combout  = (!\ram|memory_rtl_0|auto_generated|address_reg_b [1] & ((\ram|memory_rtl_0|auto_generated|address_reg_b [0] & (\ram|memory_rtl_0|auto_generated|ram_block1a9~PORTBDATAOUT0 )) # 
// (!\ram|memory_rtl_0|auto_generated|address_reg_b [0] & ((\ram|memory_rtl_0|auto_generated|ram_block1a1~PORTBDATAOUT0 )))))

	.dataa(\ram|memory_rtl_0|auto_generated|address_reg_b [1]),
	.datab(\ram|memory_rtl_0|auto_generated|address_reg_b [0]),
	.datac(\ram|memory_rtl_0|auto_generated|ram_block1a9~PORTBDATAOUT0 ),
	.datad(\ram|memory_rtl_0|auto_generated|ram_block1a1~PORTBDATAOUT0 ),
	.cin(gnd),
	.combout(\ram|memory_rtl_0|auto_generated|mux5|result_node[1]~6_combout ),
	.cout());
// synopsys translate_off
defparam \ram|memory_rtl_0|auto_generated|mux5|result_node[1]~6 .lut_mask = 16'h5140;
defparam \ram|memory_rtl_0|auto_generated|mux5|result_node[1]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y25_N16
cycloneive_lcell_comb \ram|memory_rtl_0|auto_generated|mux5|result_node[1]~8 (
// Equation(s):
// \ram|memory_rtl_0|auto_generated|mux5|result_node[1]~8_combout  = (!\ram|memory_rtl_0|auto_generated|address_reg_b [2] & ((\ram|memory_rtl_0|auto_generated|mux5|result_node[1]~7_combout ) # (\ram|memory_rtl_0|auto_generated|mux5|result_node[1]~6_combout 
// )))

	.dataa(gnd),
	.datab(\ram|memory_rtl_0|auto_generated|mux5|result_node[1]~7_combout ),
	.datac(\ram|memory_rtl_0|auto_generated|address_reg_b [2]),
	.datad(\ram|memory_rtl_0|auto_generated|mux5|result_node[1]~6_combout ),
	.cin(gnd),
	.combout(\ram|memory_rtl_0|auto_generated|mux5|result_node[1]~8_combout ),
	.cout());
// synopsys translate_off
defparam \ram|memory_rtl_0|auto_generated|mux5|result_node[1]~8 .lut_mask = 16'h0F0C;
defparam \ram|memory_rtl_0|auto_generated|mux5|result_node[1]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y21_N0
cycloneive_ram_block \ram|memory_rtl_0|auto_generated|ram_block1a33 (
	.portawe(\ram|memory_rtl_0|auto_generated|decode2|w_anode874w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\ram|memory_rtl_0|auto_generated|decode3|w_anode874w[3]~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Clock~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({mdr[9]}),
	.portaaddr({\mem_ub_addr[12]~24_combout ,\mem_ub_addr[11]~22_combout ,\mem_ub_addr[10]~20_combout ,\mem_ub_addr[9]~18_combout ,\mem_ub_addr[8]~16_combout ,\mem_ub_addr[7]~14_combout ,\mem_ub_addr[6]~12_combout ,\mem_ub_addr[5]~10_combout ,\mem_ub_addr[4]~8_combout ,
\mem_ub_addr[3]~6_combout ,\mem_ub_addr[2]~4_combout ,\mem_ub_addr[1]~2_combout ,\mem_ub_addr[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({mdr[1]}),
	.portbaddr({mar[12],mar[11],mar[10],mar[9],mar[8],mar[7],mar[6],mar[5],mar[4],mar[3],mar[2],mar[1],mar[0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram|memory_rtl_0|auto_generated|ram_block1a33_PORTADATAOUT_bus ),
	.portbdataout(\ram|memory_rtl_0|auto_generated|ram_block1a33_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \ram|memory_rtl_0|auto_generated|ram_block1a33 .data_interleave_offset_in_bits = 1;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a33 .data_interleave_width_in_bits = 1;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a33 .init_file = "db/xm23_cpu.ram0_memory_e411fb78.hdl.mif";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a33 .init_file_layout = "port_a";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a33 .logical_ram_name = "memory:ram|altsyncram:memory_rtl_0|altsyncram_2s72:auto_generated|ALTSYNCRAM";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a33 .mixed_port_feed_through_mode = "old";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a33 .operation_mode = "bidir_dual_port";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a33 .port_a_address_clear = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a33 .port_a_address_width = 13;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a33 .port_a_byte_enable_clock = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a33 .port_a_data_out_clear = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a33 .port_a_data_out_clock = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a33 .port_a_data_width = 1;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a33 .port_a_first_address = 0;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a33 .port_a_first_bit_number = 1;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a33 .port_a_last_address = 8191;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a33 .port_a_logical_ram_depth = 65536;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a33 .port_a_logical_ram_width = 8;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a33 .port_a_read_during_write_mode = "old_data";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a33 .port_b_address_clear = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a33 .port_b_address_clock = "clock0";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a33 .port_b_address_width = 13;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a33 .port_b_data_in_clock = "clock0";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a33 .port_b_data_out_clear = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a33 .port_b_data_out_clock = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a33 .port_b_data_width = 1;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a33 .port_b_first_address = 0;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a33 .port_b_first_bit_number = 1;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a33 .port_b_last_address = 8191;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a33 .port_b_logical_ram_depth = 65536;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a33 .port_b_logical_ram_width = 8;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a33 .port_b_read_during_write_mode = "old_data";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a33 .port_b_read_enable_clock = "clock0";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a33 .port_b_write_enable_clock = "clock0";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a33 .ram_block_type = "M9K";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a33 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a33 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a33 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a33 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X51_Y20_N0
cycloneive_ram_block \ram|memory_rtl_0|auto_generated|ram_block1a41 (
	.portawe(\ram|memory_rtl_0|auto_generated|decode2|w_anode884w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\ram|memory_rtl_0|auto_generated|decode3|w_anode884w[3]~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Clock~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({mdr[9]}),
	.portaaddr({\mem_ub_addr[12]~24_combout ,\mem_ub_addr[11]~22_combout ,\mem_ub_addr[10]~20_combout ,\mem_ub_addr[9]~18_combout ,\mem_ub_addr[8]~16_combout ,\mem_ub_addr[7]~14_combout ,\mem_ub_addr[6]~12_combout ,\mem_ub_addr[5]~10_combout ,\mem_ub_addr[4]~8_combout ,
\mem_ub_addr[3]~6_combout ,\mem_ub_addr[2]~4_combout ,\mem_ub_addr[1]~2_combout ,\mem_ub_addr[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({mdr[1]}),
	.portbaddr({mar[12],mar[11],mar[10],mar[9],mar[8],mar[7],mar[6],mar[5],mar[4],mar[3],mar[2],mar[1],mar[0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram|memory_rtl_0|auto_generated|ram_block1a41_PORTADATAOUT_bus ),
	.portbdataout(\ram|memory_rtl_0|auto_generated|ram_block1a41_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \ram|memory_rtl_0|auto_generated|ram_block1a41 .data_interleave_offset_in_bits = 1;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a41 .data_interleave_width_in_bits = 1;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a41 .init_file = "db/xm23_cpu.ram0_memory_e411fb78.hdl.mif";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a41 .init_file_layout = "port_a";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a41 .logical_ram_name = "memory:ram|altsyncram:memory_rtl_0|altsyncram_2s72:auto_generated|ALTSYNCRAM";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a41 .mixed_port_feed_through_mode = "old";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a41 .operation_mode = "bidir_dual_port";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a41 .port_a_address_clear = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a41 .port_a_address_width = 13;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a41 .port_a_byte_enable_clock = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a41 .port_a_data_out_clear = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a41 .port_a_data_out_clock = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a41 .port_a_data_width = 1;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a41 .port_a_first_address = 0;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a41 .port_a_first_bit_number = 1;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a41 .port_a_last_address = 8191;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a41 .port_a_logical_ram_depth = 65536;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a41 .port_a_logical_ram_width = 8;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a41 .port_a_read_during_write_mode = "old_data";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a41 .port_b_address_clear = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a41 .port_b_address_clock = "clock0";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a41 .port_b_address_width = 13;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a41 .port_b_data_in_clock = "clock0";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a41 .port_b_data_out_clear = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a41 .port_b_data_out_clock = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a41 .port_b_data_width = 1;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a41 .port_b_first_address = 0;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a41 .port_b_first_bit_number = 1;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a41 .port_b_last_address = 8191;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a41 .port_b_logical_ram_depth = 65536;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a41 .port_b_logical_ram_width = 8;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a41 .port_b_read_during_write_mode = "old_data";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a41 .port_b_read_enable_clock = "clock0";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a41 .port_b_write_enable_clock = "clock0";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a41 .ram_block_type = "M9K";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a41 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a41 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a41 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a41 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X63_Y25_N18
cycloneive_lcell_comb \ram|memory_rtl_0|auto_generated|mux5|result_node[1]~9 (
// Equation(s):
// \ram|memory_rtl_0|auto_generated|mux5|result_node[1]~9_combout  = (!\ram|memory_rtl_0|auto_generated|address_reg_b [1] & ((\ram|memory_rtl_0|auto_generated|address_reg_b [0] & ((\ram|memory_rtl_0|auto_generated|ram_block1a41~PORTBDATAOUT0 ))) # 
// (!\ram|memory_rtl_0|auto_generated|address_reg_b [0] & (\ram|memory_rtl_0|auto_generated|ram_block1a33~PORTBDATAOUT0 ))))

	.dataa(\ram|memory_rtl_0|auto_generated|address_reg_b [1]),
	.datab(\ram|memory_rtl_0|auto_generated|address_reg_b [0]),
	.datac(\ram|memory_rtl_0|auto_generated|ram_block1a33~PORTBDATAOUT0 ),
	.datad(\ram|memory_rtl_0|auto_generated|ram_block1a41~PORTBDATAOUT0 ),
	.cin(gnd),
	.combout(\ram|memory_rtl_0|auto_generated|mux5|result_node[1]~9_combout ),
	.cout());
// synopsys translate_off
defparam \ram|memory_rtl_0|auto_generated|mux5|result_node[1]~9 .lut_mask = 16'h5410;
defparam \ram|memory_rtl_0|auto_generated|mux5|result_node[1]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y25_N26
cycloneive_lcell_comb \ram|memory_rtl_0|auto_generated|mux5|result_node[1]~11 (
// Equation(s):
// \ram|memory_rtl_0|auto_generated|mux5|result_node[1]~11_combout  = (\ram|memory_rtl_0|auto_generated|mux5|result_node[1]~8_combout ) # ((\ram|memory_rtl_0|auto_generated|address_reg_b [2] & ((\ram|memory_rtl_0|auto_generated|mux5|result_node[1]~10_combout 
// ) # (\ram|memory_rtl_0|auto_generated|mux5|result_node[1]~9_combout ))))

	.dataa(\ram|memory_rtl_0|auto_generated|mux5|result_node[1]~10_combout ),
	.datab(\ram|memory_rtl_0|auto_generated|address_reg_b [2]),
	.datac(\ram|memory_rtl_0|auto_generated|mux5|result_node[1]~8_combout ),
	.datad(\ram|memory_rtl_0|auto_generated|mux5|result_node[1]~9_combout ),
	.cin(gnd),
	.combout(\ram|memory_rtl_0|auto_generated|mux5|result_node[1]~11_combout ),
	.cout());
// synopsys translate_off
defparam \ram|memory_rtl_0|auto_generated|mux5|result_node[1]~11 .lut_mask = 16'hFCF8;
defparam \ram|memory_rtl_0|auto_generated|mux5|result_node[1]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y25_N1
dffeas \mdr[1] (
	.clk(!\Clock~clkctrl_outclk ),
	.d(\mdr[1]~9_combout ),
	.asdata(\ram|memory_rtl_0|auto_generated|mux5|result_node[1]~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\mdr[1]~16_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(mdr[1]),
	.prn(vcc));
// synopsys translate_off
defparam \mdr[1] .is_wysiwyg = "true";
defparam \mdr[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y26_N24
cycloneive_lcell_comb \ID|ImByte[1]~feeder (
// Equation(s):
// \ID|ImByte[1]~feeder_combout  = instr_reg[4]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(instr_reg[4]),
	.cin(gnd),
	.combout(\ID|ImByte[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ID|ImByte[1]~feeder .lut_mask = 16'hFF00;
defparam \ID|ImByte[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y26_N25
dffeas \ID|ImByte[1] (
	.clk(\ctrl_unit|enables[14]~clkctrl_outclk ),
	.d(\ID|ImByte[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ID|Decoder4~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ID|ImByte [1]),
	.prn(vcc));
// synopsys translate_off
defparam \ID|ImByte[1] .is_wysiwyg = "true";
defparam \ID|ImByte[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y26_N2
cycloneive_lcell_comb \byte_manipulator|dst_val[9]~feeder (
// Equation(s):
// \byte_manipulator|dst_val[9]~feeder_combout  = \ID|ImByte [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(\ID|ImByte [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\byte_manipulator|dst_val[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \byte_manipulator|dst_val[9]~feeder .lut_mask = 16'hF0F0;
defparam \byte_manipulator|dst_val[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y26_N3
dffeas \byte_manipulator|dst_val[9] (
	.clk(\ctrl_unit|enables[12]~clkctrl_outclk ),
	.d(\byte_manipulator|dst_val[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\byte_manipulator|dst_val~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\byte_manipulator|dst_val [9]),
	.prn(vcc));
// synopsys translate_off
defparam \byte_manipulator|dst_val[9] .is_wysiwyg = "true";
defparam \byte_manipulator|dst_val[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y26_N28
cycloneive_lcell_comb \byte_manipulator|Mux6~0 (
// Equation(s):
// \byte_manipulator|Mux6~0_combout  = (\byte_manipulator|dst_val[2]~0_combout  & (\ID|ImByte [1])) # (!\byte_manipulator|dst_val[2]~0_combout  & ((\byte_manipulator|dst_val [9])))

	.dataa(\ID|ImByte [1]),
	.datab(gnd),
	.datac(\byte_manipulator|dst_val[2]~0_combout ),
	.datad(\byte_manipulator|dst_val [9]),
	.cin(gnd),
	.combout(\byte_manipulator|Mux6~0_combout ),
	.cout());
// synopsys translate_off
defparam \byte_manipulator|Mux6~0 .lut_mask = 16'hAFA0;
defparam \byte_manipulator|Mux6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y26_N29
dffeas \byte_manipulator|dst_val[1] (
	.clk(\ctrl_unit|enables[12]~clkctrl_outclk ),
	.d(\byte_manipulator|Mux6~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\byte_manipulator|dst_val[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\byte_manipulator|dst_val [1]),
	.prn(vcc));
// synopsys translate_off
defparam \byte_manipulator|dst_val[1] .is_wysiwyg = "true";
defparam \byte_manipulator|dst_val[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y25_N14
cycloneive_lcell_comb \byte_manipulator|dst_out[1]~feeder (
// Equation(s):
// \byte_manipulator|dst_out[1]~feeder_combout  = \byte_manipulator|dst_val [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\byte_manipulator|dst_val [1]),
	.cin(gnd),
	.combout(\byte_manipulator|dst_out[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \byte_manipulator|dst_out[1]~feeder .lut_mask = 16'hFF00;
defparam \byte_manipulator|dst_out[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y25_N15
dffeas \byte_manipulator|dst_out[1] (
	.clk(\ctrl_unit|enables[12]~clkctrl_outclk ),
	.d(\byte_manipulator|dst_out[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\byte_manipulator|dst_out[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\byte_manipulator|dst_out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \byte_manipulator|dst_out[1] .is_wysiwyg = "true";
defparam \byte_manipulator|dst_out[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y25_N16
cycloneive_lcell_comb \reg_file~8 (
// Equation(s):
// \reg_file~8_combout  = (\reg_file~2_combout  & (((\byte_manipulator|dst_out [1] & \reg_file~1_combout )))) # (!\reg_file~2_combout  & ((\arithmetic_logic_unit|result [1]) # ((!\reg_file~1_combout ))))

	.dataa(\reg_file~2_combout ),
	.datab(\arithmetic_logic_unit|result [1]),
	.datac(\byte_manipulator|dst_out [1]),
	.datad(\reg_file~1_combout ),
	.cin(gnd),
	.combout(\reg_file~8_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file~8 .lut_mask = 16'hE455;
defparam \reg_file~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y25_N2
cycloneive_lcell_comb \reg_file~9 (
// Equation(s):
// \reg_file~9_combout  = (\reg_file~0_combout  & ((\reg_file~8_combout  & (mdr[1])) # (!\reg_file~8_combout  & ((\instr_reg[1]~12_combout ))))) # (!\reg_file~0_combout  & (((\reg_file~8_combout ))))

	.dataa(mdr[1]),
	.datab(\reg_file~0_combout ),
	.datac(\reg_file~8_combout ),
	.datad(\instr_reg[1]~12_combout ),
	.cin(gnd),
	.combout(\reg_file~9_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file~9 .lut_mask = 16'hBCB0;
defparam \reg_file~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y24_N14
cycloneive_lcell_comb \reg_file[16][1]~feeder (
// Equation(s):
// \reg_file[16][1]~feeder_combout  = \reg_file~9_combout 

	.dataa(gnd),
	.datab(\reg_file~9_combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg_file[16][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file[16][1]~feeder .lut_mask = 16'hCCCC;
defparam \reg_file[16][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y24_N15
dffeas \reg_file[16][1] (
	.clk(!\Clock~clkctrl_outclk ),
	.d(\reg_file[16][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file[16][0]~73_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file[16][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file[16][1] .is_wysiwyg = "true";
defparam \reg_file[16][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y24_N28
cycloneive_lcell_comb \Mux110~7 (
// Equation(s):
// \Mux110~7_combout  = (\ctrl_unit|dbus_rnum_src [1] & (\ctrl_unit|dbus_rnum_src [0])) # (!\ctrl_unit|dbus_rnum_src [1] & ((\ctrl_unit|dbus_rnum_src [0] & (\reg_file[13][1]~q )) # (!\ctrl_unit|dbus_rnum_src [0] & ((\reg_file[12][1]~q )))))

	.dataa(\ctrl_unit|dbus_rnum_src [1]),
	.datab(\ctrl_unit|dbus_rnum_src [0]),
	.datac(\reg_file[13][1]~q ),
	.datad(\reg_file[12][1]~q ),
	.cin(gnd),
	.combout(\Mux110~7_combout ),
	.cout());
// synopsys translate_off
defparam \Mux110~7 .lut_mask = 16'hD9C8;
defparam \Mux110~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y24_N12
cycloneive_lcell_comb \Mux110~8 (
// Equation(s):
// \Mux110~8_combout  = (\ctrl_unit|dbus_rnum_src [1] & ((\Mux110~7_combout  & (\reg_file[15][1]~q )) # (!\Mux110~7_combout  & ((\reg_file[14][1]~q ))))) # (!\ctrl_unit|dbus_rnum_src [1] & (((\Mux110~7_combout ))))

	.dataa(\ctrl_unit|dbus_rnum_src [1]),
	.datab(\reg_file[15][1]~q ),
	.datac(\reg_file[14][1]~q ),
	.datad(\Mux110~7_combout ),
	.cin(gnd),
	.combout(\Mux110~8_combout ),
	.cout());
// synopsys translate_off
defparam \Mux110~8 .lut_mask = 16'hDDA0;
defparam \Mux110~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y24_N26
cycloneive_lcell_comb \Mux110~2 (
// Equation(s):
// \Mux110~2_combout  = (\ctrl_unit|dbus_rnum_src [1] & (((\ctrl_unit|dbus_rnum_src [0]) # (\reg_file[10][1]~q )))) # (!\ctrl_unit|dbus_rnum_src [1] & (\reg_file[8][1]~q  & (!\ctrl_unit|dbus_rnum_src [0])))

	.dataa(\reg_file[8][1]~q ),
	.datab(\ctrl_unit|dbus_rnum_src [1]),
	.datac(\ctrl_unit|dbus_rnum_src [0]),
	.datad(\reg_file[10][1]~q ),
	.cin(gnd),
	.combout(\Mux110~2_combout ),
	.cout());
// synopsys translate_off
defparam \Mux110~2 .lut_mask = 16'hCEC2;
defparam \Mux110~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y24_N8
cycloneive_lcell_comb \Mux110~3 (
// Equation(s):
// \Mux110~3_combout  = (\Mux110~2_combout  & ((\reg_file[11][1]~q ) # ((!\ctrl_unit|dbus_rnum_src [0])))) # (!\Mux110~2_combout  & (((\reg_file[9][1]~q  & \ctrl_unit|dbus_rnum_src [0]))))

	.dataa(\reg_file[11][1]~q ),
	.datab(\reg_file[9][1]~q ),
	.datac(\Mux110~2_combout ),
	.datad(\ctrl_unit|dbus_rnum_src [0]),
	.cin(gnd),
	.combout(\Mux110~3_combout ),
	.cout());
// synopsys translate_off
defparam \Mux110~3 .lut_mask = 16'hACF0;
defparam \Mux110~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y21_N12
cycloneive_lcell_comb \Mux110~4 (
// Equation(s):
// \Mux110~4_combout  = (\ctrl_unit|dbus_rnum_src [0] & (\ctrl_unit|dbus_rnum_src [1])) # (!\ctrl_unit|dbus_rnum_src [0] & ((\ctrl_unit|dbus_rnum_src [1] & (\reg_file[2][1]~q )) # (!\ctrl_unit|dbus_rnum_src [1] & ((\reg_file[0][1]~q )))))

	.dataa(\ctrl_unit|dbus_rnum_src [0]),
	.datab(\ctrl_unit|dbus_rnum_src [1]),
	.datac(\reg_file[2][1]~q ),
	.datad(\reg_file[0][1]~q ),
	.cin(gnd),
	.combout(\Mux110~4_combout ),
	.cout());
// synopsys translate_off
defparam \Mux110~4 .lut_mask = 16'hD9C8;
defparam \Mux110~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y25_N16
cycloneive_lcell_comb \Mux110~5 (
// Equation(s):
// \Mux110~5_combout  = (\ctrl_unit|dbus_rnum_src [0] & ((\Mux110~4_combout  & (\reg_file[3][1]~q )) # (!\Mux110~4_combout  & ((\reg_file[1][1]~q ))))) # (!\ctrl_unit|dbus_rnum_src [0] & (((\Mux110~4_combout ))))

	.dataa(\reg_file[3][1]~q ),
	.datab(\ctrl_unit|dbus_rnum_src [0]),
	.datac(\reg_file[1][1]~q ),
	.datad(\Mux110~4_combout ),
	.cin(gnd),
	.combout(\Mux110~5_combout ),
	.cout());
// synopsys translate_off
defparam \Mux110~5 .lut_mask = 16'hBBC0;
defparam \Mux110~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y25_N24
cycloneive_lcell_comb \Mux110~6 (
// Equation(s):
// \Mux110~6_combout  = (\ctrl_unit|dbus_rnum_src [3] & ((\ctrl_unit|dbus_rnum_src [2]) # ((\Mux110~3_combout )))) # (!\ctrl_unit|dbus_rnum_src [3] & (!\ctrl_unit|dbus_rnum_src [2] & ((\Mux110~5_combout ))))

	.dataa(\ctrl_unit|dbus_rnum_src [3]),
	.datab(\ctrl_unit|dbus_rnum_src [2]),
	.datac(\Mux110~3_combout ),
	.datad(\Mux110~5_combout ),
	.cin(gnd),
	.combout(\Mux110~6_combout ),
	.cout());
// synopsys translate_off
defparam \Mux110~6 .lut_mask = 16'hB9A8;
defparam \Mux110~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y25_N20
cycloneive_lcell_comb \Mux110~0 (
// Equation(s):
// \Mux110~0_combout  = (\ctrl_unit|dbus_rnum_src [0] & ((\ctrl_unit|dbus_rnum_src [1]) # ((\reg_file[5][1]~q )))) # (!\ctrl_unit|dbus_rnum_src [0] & (!\ctrl_unit|dbus_rnum_src [1] & (\reg_file[4][1]~q )))

	.dataa(\ctrl_unit|dbus_rnum_src [0]),
	.datab(\ctrl_unit|dbus_rnum_src [1]),
	.datac(\reg_file[4][1]~q ),
	.datad(\reg_file[5][1]~q ),
	.cin(gnd),
	.combout(\Mux110~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux110~0 .lut_mask = 16'hBA98;
defparam \Mux110~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y25_N2
cycloneive_lcell_comb \Mux110~1 (
// Equation(s):
// \Mux110~1_combout  = (\ctrl_unit|dbus_rnum_src [1] & ((\Mux110~0_combout  & (\reg_file[7][1]~q )) # (!\Mux110~0_combout  & ((\reg_file[6][1]~q ))))) # (!\ctrl_unit|dbus_rnum_src [1] & (((\Mux110~0_combout ))))

	.dataa(\ctrl_unit|dbus_rnum_src [1]),
	.datab(\reg_file[7][1]~q ),
	.datac(\reg_file[6][1]~q ),
	.datad(\Mux110~0_combout ),
	.cin(gnd),
	.combout(\Mux110~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux110~1 .lut_mask = 16'hDDA0;
defparam \Mux110~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y25_N14
cycloneive_lcell_comb \Mux110~9 (
// Equation(s):
// \Mux110~9_combout  = (\Mux110~6_combout  & ((\Mux110~8_combout ) # ((!\ctrl_unit|dbus_rnum_src [2])))) # (!\Mux110~6_combout  & (((\ctrl_unit|dbus_rnum_src [2] & \Mux110~1_combout ))))

	.dataa(\Mux110~8_combout ),
	.datab(\Mux110~6_combout ),
	.datac(\ctrl_unit|dbus_rnum_src [2]),
	.datad(\Mux110~1_combout ),
	.cin(gnd),
	.combout(\Mux110~9_combout ),
	.cout());
// synopsys translate_off
defparam \Mux110~9 .lut_mask = 16'hBC8C;
defparam \Mux110~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y25_N22
cycloneive_lcell_comb \instr_reg[1]~12 (
// Equation(s):
// \instr_reg[1]~12_combout  = (\ctrl_unit|dbus_rnum_src [4] & (\reg_file[16][1]~q )) # (!\ctrl_unit|dbus_rnum_src [4] & ((\Mux110~9_combout )))

	.dataa(\reg_file[16][1]~q ),
	.datab(\ctrl_unit|dbus_rnum_src [4]),
	.datac(gnd),
	.datad(\Mux110~9_combout ),
	.cin(gnd),
	.combout(\instr_reg[1]~12_combout ),
	.cout());
// synopsys translate_off
defparam \instr_reg[1]~12 .lut_mask = 16'hBB88;
defparam \instr_reg[1]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y25_N23
dffeas \instr_reg[1] (
	.clk(!\Clock~clkctrl_outclk ),
	.d(\instr_reg[1]~12_combout ),
	.asdata(mdr[1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\reg_file~71_combout ),
	.ena(\instr_reg[13]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(instr_reg[1]),
	.prn(vcc));
// synopsys translate_off
defparam \instr_reg[1] .is_wysiwyg = "true";
defparam \instr_reg[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y26_N27
dffeas \ID|DST[1] (
	.clk(\ctrl_unit|enables[14]~clkctrl_outclk ),
	.d(gnd),
	.asdata(instr_reg[1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ID|DST[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ID|DST [1]),
	.prn(vcc));
// synopsys translate_off
defparam \ID|DST[1] .is_wysiwyg = "true";
defparam \ID|DST[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y28_N26
cycloneive_lcell_comb \ctrl_unit|Selector42~11 (
// Equation(s):
// \ctrl_unit|Selector42~11_combout  = (\ctrl_unit|dbus_rnum_dst [1] & (\ID|OP [4] $ (((!\ID|OP [5]))))) # (!\ctrl_unit|dbus_rnum_dst [1] & (!\ID|OP [4] & (\ctrl_unit|cex_code_ctrl|result~combout  & !\ID|OP [5])))

	.dataa(\ctrl_unit|dbus_rnum_dst [1]),
	.datab(\ID|OP [4]),
	.datac(\ctrl_unit|cex_code_ctrl|result~combout ),
	.datad(\ID|OP [5]),
	.cin(gnd),
	.combout(\ctrl_unit|Selector42~11_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|Selector42~11 .lut_mask = 16'h8832;
defparam \ctrl_unit|Selector42~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y28_N30
cycloneive_lcell_comb \ctrl_unit|Selector42~13 (
// Equation(s):
// \ctrl_unit|Selector42~13_combout  = (\ctrl_unit|Selector34~0_combout  & ((\ctrl_unit|Selector42~11_combout ) # ((\ID|DST [1] & \ctrl_unit|Selector42~12_combout ))))

	.dataa(\ID|DST [1]),
	.datab(\ctrl_unit|Selector42~12_combout ),
	.datac(\ctrl_unit|Selector42~11_combout ),
	.datad(\ctrl_unit|Selector34~0_combout ),
	.cin(gnd),
	.combout(\ctrl_unit|Selector42~13_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|Selector42~13 .lut_mask = 16'hF800;
defparam \ctrl_unit|Selector42~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y28_N14
cycloneive_lcell_comb \ctrl_unit|Selector42~15 (
// Equation(s):
// \ctrl_unit|Selector42~15_combout  = (\ID|OP [5] & (((!\ID|OP [0] & !\ID|OP [4])) # (!\ctrl_unit|dbus_rnum_dst [1]))) # (!\ID|OP [5] & (((\ID|OP [4]))))

	.dataa(\ctrl_unit|dbus_rnum_dst [1]),
	.datab(\ID|OP [0]),
	.datac(\ID|OP [4]),
	.datad(\ID|OP [5]),
	.cin(gnd),
	.combout(\ctrl_unit|Selector42~15_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|Selector42~15 .lut_mask = 16'h57F0;
defparam \ctrl_unit|Selector42~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y28_N20
cycloneive_lcell_comb \ctrl_unit|Selector42~14 (
// Equation(s):
// \ctrl_unit|Selector42~14_combout  = (\ID|OP [4] & (((\ID|OP [5]) # (!\ID|OP [0])))) # (!\ID|OP [4] & ((\ID|OP [5] & ((\ID|OP [0]))) # (!\ID|OP [5] & (\ctrl_unit|dbus_rnum_dst [1]))))

	.dataa(\ctrl_unit|dbus_rnum_dst [1]),
	.datab(\ID|OP [0]),
	.datac(\ID|OP [4]),
	.datad(\ID|OP [5]),
	.cin(gnd),
	.combout(\ctrl_unit|Selector42~14_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|Selector42~14 .lut_mask = 16'hFC3A;
defparam \ctrl_unit|Selector42~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y28_N0
cycloneive_lcell_comb \ctrl_unit|Selector42~16 (
// Equation(s):
// \ctrl_unit|Selector42~16_combout  = (\ctrl_unit|Selector42~15_combout  & (\ID|DST [1] & ((!\ctrl_unit|Selector42~14_combout )))) # (!\ctrl_unit|Selector42~15_combout  & (((\ctrl_unit|cex_code_ctrl|result~combout ) # (\ctrl_unit|Selector42~14_combout ))))

	.dataa(\ID|DST [1]),
	.datab(\ctrl_unit|Selector42~15_combout ),
	.datac(\ctrl_unit|cex_code_ctrl|result~combout ),
	.datad(\ctrl_unit|Selector42~14_combout ),
	.cin(gnd),
	.combout(\ctrl_unit|Selector42~16_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|Selector42~16 .lut_mask = 16'h33B8;
defparam \ctrl_unit|Selector42~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y28_N10
cycloneive_lcell_comb \ctrl_unit|Selector42~17 (
// Equation(s):
// \ctrl_unit|Selector42~17_combout  = (\ctrl_unit|Selector42~16_combout  & \ID|OP [2])

	.dataa(gnd),
	.datab(gnd),
	.datac(\ctrl_unit|Selector42~16_combout ),
	.datad(\ID|OP [2]),
	.cin(gnd),
	.combout(\ctrl_unit|Selector42~17_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|Selector42~17 .lut_mask = 16'hF000;
defparam \ctrl_unit|Selector42~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y28_N22
cycloneive_lcell_comb \ctrl_unit|Selector42~19 (
// Equation(s):
// \ctrl_unit|Selector42~19_combout  = (\ctrl_unit|Selector39~20_combout ) # ((\ctrl_unit|dbus_rnum_dst[2]~13_combout  & (\ID|DST [1])) # (!\ctrl_unit|dbus_rnum_dst[2]~13_combout  & ((\ctrl_unit|dbus_rnum_dst [1]))))

	.dataa(\ID|DST [1]),
	.datab(\ctrl_unit|dbus_rnum_dst [1]),
	.datac(\ctrl_unit|Selector39~20_combout ),
	.datad(\ctrl_unit|dbus_rnum_dst[2]~13_combout ),
	.cin(gnd),
	.combout(\ctrl_unit|Selector42~19_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|Selector42~19 .lut_mask = 16'hFAFC;
defparam \ctrl_unit|Selector42~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y26_N26
cycloneive_lcell_comb \ctrl_unit|Selector42~20 (
// Equation(s):
// \ctrl_unit|Selector42~20_combout  = (\ID|PRPO~q  & (\ID|SRCCON [1])) # (!\ID|PRPO~q  & ((\ID|DST [1])))

	.dataa(\ID|SRCCON [1]),
	.datab(gnd),
	.datac(\ID|DST [1]),
	.datad(\ID|PRPO~q ),
	.cin(gnd),
	.combout(\ctrl_unit|Selector42~20_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|Selector42~20 .lut_mask = 16'hAAF0;
defparam \ctrl_unit|Selector42~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y28_N12
cycloneive_lcell_comb \ctrl_unit|Selector42~21 (
// Equation(s):
// \ctrl_unit|Selector42~21_combout  = (\ID|OP [0] & (((\ctrl_unit|Selector42~19_combout )))) # (!\ID|OP [0] & (\ID|OP [5] & ((\ctrl_unit|Selector42~20_combout ))))

	.dataa(\ID|OP [5]),
	.datab(\ID|OP [0]),
	.datac(\ctrl_unit|Selector42~19_combout ),
	.datad(\ctrl_unit|Selector42~20_combout ),
	.cin(gnd),
	.combout(\ctrl_unit|Selector42~21_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|Selector42~21 .lut_mask = 16'hE2C0;
defparam \ctrl_unit|Selector42~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y28_N16
cycloneive_lcell_comb \ctrl_unit|Selector42~18 (
// Equation(s):
// \ctrl_unit|Selector42~18_combout  = (\ID|OP [5] & ((\ctrl_unit|dbus_rnum_dst [1]))) # (!\ID|OP [5] & (\ID|DST [1]))

	.dataa(\ID|OP [5]),
	.datab(gnd),
	.datac(\ID|DST [1]),
	.datad(\ctrl_unit|dbus_rnum_dst [1]),
	.cin(gnd),
	.combout(\ctrl_unit|Selector42~18_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|Selector42~18 .lut_mask = 16'hFA50;
defparam \ctrl_unit|Selector42~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y28_N18
cycloneive_lcell_comb \ctrl_unit|Selector42~22 (
// Equation(s):
// \ctrl_unit|Selector42~22_combout  = (!\ID|OP [2] & ((\ID|OP [4] & ((\ctrl_unit|Selector42~18_combout ))) # (!\ID|OP [4] & (\ctrl_unit|Selector42~21_combout ))))

	.dataa(\ID|OP [4]),
	.datab(\ID|OP [2]),
	.datac(\ctrl_unit|Selector42~21_combout ),
	.datad(\ctrl_unit|Selector42~18_combout ),
	.cin(gnd),
	.combout(\ctrl_unit|Selector42~22_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|Selector42~22 .lut_mask = 16'h3210;
defparam \ctrl_unit|Selector42~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y28_N24
cycloneive_lcell_comb \ctrl_unit|Selector42~23 (
// Equation(s):
// \ctrl_unit|Selector42~23_combout  = (\ctrl_unit|Selector42~13_combout ) # ((!\ctrl_unit|Selector34~0_combout  & ((\ctrl_unit|Selector42~17_combout ) # (\ctrl_unit|Selector42~22_combout ))))

	.dataa(\ctrl_unit|Selector34~0_combout ),
	.datab(\ctrl_unit|Selector42~13_combout ),
	.datac(\ctrl_unit|Selector42~17_combout ),
	.datad(\ctrl_unit|Selector42~22_combout ),
	.cin(gnd),
	.combout(\ctrl_unit|Selector42~23_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|Selector42~23 .lut_mask = 16'hDDDC;
defparam \ctrl_unit|Selector42~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y26_N20
cycloneive_lcell_comb \ctrl_unit|Selector42~9 (
// Equation(s):
// \ctrl_unit|Selector42~9_combout  = (\ID|OP [4] & (\ctrl_unit|Mux6~3_combout )) # (!\ID|OP [4] & (((\ctrl_unit|cex_code_ctrl|result~combout ) # (!\ctrl_unit|Selector39~10_combout ))))

	.dataa(\ctrl_unit|Mux6~3_combout ),
	.datab(\ID|OP [4]),
	.datac(\ctrl_unit|cex_code_ctrl|result~combout ),
	.datad(\ctrl_unit|Selector39~10_combout ),
	.cin(gnd),
	.combout(\ctrl_unit|Selector42~9_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|Selector42~9 .lut_mask = 16'hB8BB;
defparam \ctrl_unit|Selector42~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y26_N14
cycloneive_lcell_comb \ctrl_unit|Selector42~8 (
// Equation(s):
// \ctrl_unit|Selector42~8_combout  = (\ID|DST [1]) # ((!\ID|OP [4] & \ctrl_unit|Selector39~10_combout ))

	.dataa(gnd),
	.datab(\ID|OP [4]),
	.datac(\ID|DST [1]),
	.datad(\ctrl_unit|Selector39~10_combout ),
	.cin(gnd),
	.combout(\ctrl_unit|Selector42~8_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|Selector42~8 .lut_mask = 16'hF3F0;
defparam \ctrl_unit|Selector42~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y26_N18
cycloneive_lcell_comb \ctrl_unit|Selector42~10 (
// Equation(s):
// \ctrl_unit|Selector42~10_combout  = (\ctrl_unit|Selector42~9_combout  & ((\ID|OP [5] & (\ctrl_unit|dbus_rnum_dst [1])) # (!\ID|OP [5] & ((\ctrl_unit|Selector42~8_combout ))))) # (!\ctrl_unit|Selector42~9_combout  & (\ctrl_unit|dbus_rnum_dst [1]))

	.dataa(\ctrl_unit|Selector42~9_combout ),
	.datab(\ctrl_unit|dbus_rnum_dst [1]),
	.datac(\ctrl_unit|Selector42~8_combout ),
	.datad(\ID|OP [5]),
	.cin(gnd),
	.combout(\ctrl_unit|Selector42~10_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|Selector42~10 .lut_mask = 16'hCCE4;
defparam \ctrl_unit|Selector42~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y28_N2
cycloneive_lcell_comb \ctrl_unit|Selector42~24 (
// Equation(s):
// \ctrl_unit|Selector42~24_combout  = (\ID|OP [3] & (((\ctrl_unit|Selector42~10_combout ) # (!\ctrl_unit|cpucycle [0])))) # (!\ID|OP [3] & (\ctrl_unit|Selector42~23_combout  & (\ctrl_unit|cpucycle [0])))

	.dataa(\ID|OP [3]),
	.datab(\ctrl_unit|Selector42~23_combout ),
	.datac(\ctrl_unit|cpucycle [0]),
	.datad(\ctrl_unit|Selector42~10_combout ),
	.cin(gnd),
	.combout(\ctrl_unit|Selector42~24_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|Selector42~24 .lut_mask = 16'hEA4A;
defparam \ctrl_unit|Selector42~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y26_N22
cycloneive_lcell_comb \ctrl_unit|Selector42~4 (
// Equation(s):
// \ctrl_unit|Selector42~4_combout  = ((\ID|SRCCON [1] & !\ID|PRPO~q )) # (!\ID|OP [5])

	.dataa(\ID|SRCCON [1]),
	.datab(\ID|PRPO~q ),
	.datac(\ID|OP [5]),
	.datad(gnd),
	.cin(gnd),
	.combout(\ctrl_unit|Selector42~4_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|Selector42~4 .lut_mask = 16'h2F2F;
defparam \ctrl_unit|Selector42~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y26_N8
cycloneive_lcell_comb \ctrl_unit|Selector42~3 (
// Equation(s):
// \ctrl_unit|Selector42~3_combout  = (\ID|OP [2]) # ((\ID|PRPO~q  & ((!\ID|OP [0]))) # (!\ID|PRPO~q  & (\ID|OP [5] & \ID|OP [0])))

	.dataa(\ID|OP [5]),
	.datab(\ID|PRPO~q ),
	.datac(\ID|OP [2]),
	.datad(\ID|OP [0]),
	.cin(gnd),
	.combout(\ctrl_unit|Selector42~3_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|Selector42~3 .lut_mask = 16'hF2FC;
defparam \ctrl_unit|Selector42~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y26_N12
cycloneive_lcell_comb \ctrl_unit|Selector42~5 (
// Equation(s):
// \ctrl_unit|Selector42~5_combout  = (\ctrl_unit|Selector42~4_combout  & ((\ctrl_unit|Selector42~2_combout ) # ((\ctrl_unit|Selector42~3_combout  & \ID|DST [1])))) # (!\ctrl_unit|Selector42~4_combout  & (\ctrl_unit|Selector42~3_combout  & (\ID|DST [1])))

	.dataa(\ctrl_unit|Selector42~4_combout ),
	.datab(\ctrl_unit|Selector42~3_combout ),
	.datac(\ID|DST [1]),
	.datad(\ctrl_unit|Selector42~2_combout ),
	.cin(gnd),
	.combout(\ctrl_unit|Selector42~5_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|Selector42~5 .lut_mask = 16'hEAC0;
defparam \ctrl_unit|Selector42~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y26_N30
cycloneive_lcell_comb \ctrl_unit|Selector42~6 (
// Equation(s):
// \ctrl_unit|Selector42~6_combout  = (!\ID|OP [2] & (((\ID|PRPO~q  & \ID|OP [0])) # (!\ID|OP [5])))

	.dataa(\ID|OP [5]),
	.datab(\ID|PRPO~q ),
	.datac(\ID|OP [2]),
	.datad(\ID|OP [0]),
	.cin(gnd),
	.combout(\ctrl_unit|Selector42~6_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|Selector42~6 .lut_mask = 16'h0D05;
defparam \ctrl_unit|Selector42~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y26_N0
cycloneive_lcell_comb \ctrl_unit|Selector42~26 (
// Equation(s):
// \ctrl_unit|Selector42~26_combout  = (\ID|OP [2] & (\ID|OP [1] & (\ID|OP [4] & \ctrl_unit|Selector39~12_combout ))) # (!\ID|OP [2] & (!\ID|OP [1] & (!\ID|OP [4])))

	.dataa(\ID|OP [2]),
	.datab(\ID|OP [1]),
	.datac(\ID|OP [4]),
	.datad(\ctrl_unit|Selector39~12_combout ),
	.cin(gnd),
	.combout(\ctrl_unit|Selector42~26_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|Selector42~26 .lut_mask = 16'h8101;
defparam \ctrl_unit|Selector42~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y26_N4
cycloneive_lcell_comb \ctrl_unit|Selector42~7 (
// Equation(s):
// \ctrl_unit|Selector42~7_combout  = (\ctrl_unit|Selector42~26_combout  & ((\ctrl_unit|Selector42~5_combout ) # ((\ctrl_unit|dbus_rnum_dst [1] & \ctrl_unit|Selector42~6_combout )))) # (!\ctrl_unit|Selector42~26_combout  & (((\ctrl_unit|dbus_rnum_dst [1]))))

	.dataa(\ctrl_unit|Selector42~5_combout ),
	.datab(\ctrl_unit|dbus_rnum_dst [1]),
	.datac(\ctrl_unit|Selector42~6_combout ),
	.datad(\ctrl_unit|Selector42~26_combout ),
	.cin(gnd),
	.combout(\ctrl_unit|Selector42~7_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|Selector42~7 .lut_mask = 16'hEACC;
defparam \ctrl_unit|Selector42~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y28_N4
cycloneive_lcell_comb \ctrl_unit|Selector42~25 (
// Equation(s):
// \ctrl_unit|Selector42~25_combout  = (\ctrl_unit|cpucycle [0] & (((\ctrl_unit|Selector42~24_combout )))) # (!\ctrl_unit|cpucycle [0] & ((\ctrl_unit|Selector42~24_combout  & (\ctrl_unit|dbus_rnum_dst [1])) # (!\ctrl_unit|Selector42~24_combout  & 
// ((\ctrl_unit|Selector42~7_combout )))))

	.dataa(\ctrl_unit|dbus_rnum_dst [1]),
	.datab(\ctrl_unit|cpucycle [0]),
	.datac(\ctrl_unit|Selector42~24_combout ),
	.datad(\ctrl_unit|Selector42~7_combout ),
	.cin(gnd),
	.combout(\ctrl_unit|Selector42~25_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|Selector42~25 .lut_mask = 16'hE3E0;
defparam \ctrl_unit|Selector42~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y28_N8
cycloneive_lcell_comb \ctrl_unit|dbus_rnum_dst[1]~33 (
// Equation(s):
// \ctrl_unit|dbus_rnum_dst[1]~33_combout  = (\ctrl_unit|Selector42~25_combout ) # (!\ctrl_unit|cpucycle [2])

	.dataa(gnd),
	.datab(\ctrl_unit|Selector42~25_combout ),
	.datac(\ctrl_unit|cpucycle [2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\ctrl_unit|dbus_rnum_dst[1]~33_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|dbus_rnum_dst[1]~33 .lut_mask = 16'hCFCF;
defparam \ctrl_unit|dbus_rnum_dst[1]~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y28_N9
dffeas \ctrl_unit|dbus_rnum_dst[1] (
	.clk(\Clock~clkctrl_outclk ),
	.d(\ctrl_unit|dbus_rnum_dst[1]~33_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ctrl_unit|dbus_rnum_dst[1]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ctrl_unit|dbus_rnum_dst [1]),
	.prn(vcc));
// synopsys translate_off
defparam \ctrl_unit|dbus_rnum_dst[1] .is_wysiwyg = "true";
defparam \ctrl_unit|dbus_rnum_dst[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y20_N0
cycloneive_lcell_comb \Decoder0~0 (
// Equation(s):
// \Decoder0~0_combout  = (\ctrl_unit|dbus_rnum_dst [2] & (\ctrl_unit|dbus_rnum_dst [0] & (\ctrl_unit|dbus_rnum_dst [1] & !\ctrl_unit|dbus_rnum_dst [4])))

	.dataa(\ctrl_unit|dbus_rnum_dst [2]),
	.datab(\ctrl_unit|dbus_rnum_dst [0]),
	.datac(\ctrl_unit|dbus_rnum_dst [1]),
	.datad(\ctrl_unit|dbus_rnum_dst [4]),
	.cin(gnd),
	.combout(\Decoder0~0_combout ),
	.cout());
// synopsys translate_off
defparam \Decoder0~0 .lut_mask = 16'h0080;
defparam \Decoder0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y20_N28
cycloneive_lcell_comb \reg_file[15][0]~55 (
// Equation(s):
// \reg_file[15][0]~55_combout  = (\reg_file[12][0]~40_combout  & \Decoder0~0_combout )

	.dataa(gnd),
	.datab(\reg_file[12][0]~40_combout ),
	.datac(\Decoder0~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg_file[15][0]~55_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file[15][0]~55 .lut_mask = 16'hC0C0;
defparam \reg_file[15][0]~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y23_N5
dffeas \reg_file[15][3] (
	.clk(!\Clock~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg_file~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file[15][0]~55_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file[15][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file[15][3] .is_wysiwyg = "true";
defparam \reg_file[15][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y21_N2
cycloneive_lcell_comb \Mux108~7 (
// Equation(s):
// \Mux108~7_combout  = (\ctrl_unit|dbus_rnum_src [0] & (((\ctrl_unit|dbus_rnum_src [1])))) # (!\ctrl_unit|dbus_rnum_src [0] & ((\ctrl_unit|dbus_rnum_src [1] & (\reg_file[14][3]~q )) # (!\ctrl_unit|dbus_rnum_src [1] & ((\reg_file[12][3]~q )))))

	.dataa(\ctrl_unit|dbus_rnum_src [0]),
	.datab(\reg_file[14][3]~q ),
	.datac(\ctrl_unit|dbus_rnum_src [1]),
	.datad(\reg_file[12][3]~q ),
	.cin(gnd),
	.combout(\Mux108~7_combout ),
	.cout());
// synopsys translate_off
defparam \Mux108~7 .lut_mask = 16'hE5E0;
defparam \Mux108~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y22_N8
cycloneive_lcell_comb \Mux108~8 (
// Equation(s):
// \Mux108~8_combout  = (\ctrl_unit|dbus_rnum_src [0] & ((\Mux108~7_combout  & (\reg_file[15][3]~q )) # (!\Mux108~7_combout  & ((\reg_file[13][3]~q ))))) # (!\ctrl_unit|dbus_rnum_src [0] & (((\Mux108~7_combout ))))

	.dataa(\ctrl_unit|dbus_rnum_src [0]),
	.datab(\reg_file[15][3]~q ),
	.datac(\reg_file[13][3]~q ),
	.datad(\Mux108~7_combout ),
	.cin(gnd),
	.combout(\Mux108~8_combout ),
	.cout());
// synopsys translate_off
defparam \Mux108~8 .lut_mask = 16'hDDA0;
defparam \Mux108~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y24_N14
cycloneive_lcell_comb \Mux108~2 (
// Equation(s):
// \Mux108~2_combout  = (\ctrl_unit|dbus_rnum_src [0] & (((\ctrl_unit|dbus_rnum_src [1])))) # (!\ctrl_unit|dbus_rnum_src [0] & ((\ctrl_unit|dbus_rnum_src [1] & (\reg_file[6][3]~q )) # (!\ctrl_unit|dbus_rnum_src [1] & ((\reg_file[4][3]~q )))))

	.dataa(\reg_file[6][3]~q ),
	.datab(\reg_file[4][3]~q ),
	.datac(\ctrl_unit|dbus_rnum_src [0]),
	.datad(\ctrl_unit|dbus_rnum_src [1]),
	.cin(gnd),
	.combout(\Mux108~2_combout ),
	.cout());
// synopsys translate_off
defparam \Mux108~2 .lut_mask = 16'hFA0C;
defparam \Mux108~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y24_N4
cycloneive_lcell_comb \Mux108~3 (
// Equation(s):
// \Mux108~3_combout  = (\ctrl_unit|dbus_rnum_src [0] & ((\Mux108~2_combout  & ((\reg_file[7][3]~q ))) # (!\Mux108~2_combout  & (\reg_file[5][3]~q )))) # (!\ctrl_unit|dbus_rnum_src [0] & (\Mux108~2_combout ))

	.dataa(\ctrl_unit|dbus_rnum_src [0]),
	.datab(\Mux108~2_combout ),
	.datac(\reg_file[5][3]~q ),
	.datad(\reg_file[7][3]~q ),
	.cin(gnd),
	.combout(\Mux108~3_combout ),
	.cout());
// synopsys translate_off
defparam \Mux108~3 .lut_mask = 16'hEC64;
defparam \Mux108~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y25_N10
cycloneive_lcell_comb \Mux108~4 (
// Equation(s):
// \Mux108~4_combout  = (\ctrl_unit|dbus_rnum_src [1] & (((\ctrl_unit|dbus_rnum_src [0])))) # (!\ctrl_unit|dbus_rnum_src [1] & ((\ctrl_unit|dbus_rnum_src [0] & ((\reg_file[1][3]~q ))) # (!\ctrl_unit|dbus_rnum_src [0] & (\reg_file[0][3]~q ))))

	.dataa(\ctrl_unit|dbus_rnum_src [1]),
	.datab(\reg_file[0][3]~q ),
	.datac(\ctrl_unit|dbus_rnum_src [0]),
	.datad(\reg_file[1][3]~q ),
	.cin(gnd),
	.combout(\Mux108~4_combout ),
	.cout());
// synopsys translate_off
defparam \Mux108~4 .lut_mask = 16'hF4A4;
defparam \Mux108~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y25_N28
cycloneive_lcell_comb \Mux108~5 (
// Equation(s):
// \Mux108~5_combout  = (\ctrl_unit|dbus_rnum_src [1] & ((\Mux108~4_combout  & ((\reg_file[3][3]~q ))) # (!\Mux108~4_combout  & (\reg_file[2][3]~q )))) # (!\ctrl_unit|dbus_rnum_src [1] & (((\Mux108~4_combout ))))

	.dataa(\reg_file[2][3]~q ),
	.datab(\ctrl_unit|dbus_rnum_src [1]),
	.datac(\reg_file[3][3]~q ),
	.datad(\Mux108~4_combout ),
	.cin(gnd),
	.combout(\Mux108~5_combout ),
	.cout());
// synopsys translate_off
defparam \Mux108~5 .lut_mask = 16'hF388;
defparam \Mux108~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y22_N30
cycloneive_lcell_comb \Mux108~6 (
// Equation(s):
// \Mux108~6_combout  = (\ctrl_unit|dbus_rnum_src [2] & ((\Mux108~3_combout ) # ((\ctrl_unit|dbus_rnum_src [3])))) # (!\ctrl_unit|dbus_rnum_src [2] & (((!\ctrl_unit|dbus_rnum_src [3] & \Mux108~5_combout ))))

	.dataa(\ctrl_unit|dbus_rnum_src [2]),
	.datab(\Mux108~3_combout ),
	.datac(\ctrl_unit|dbus_rnum_src [3]),
	.datad(\Mux108~5_combout ),
	.cin(gnd),
	.combout(\Mux108~6_combout ),
	.cout());
// synopsys translate_off
defparam \Mux108~6 .lut_mask = 16'hADA8;
defparam \Mux108~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y22_N22
cycloneive_lcell_comb \Mux108~0 (
// Equation(s):
// \Mux108~0_combout  = (\ctrl_unit|dbus_rnum_src [1] & (((\ctrl_unit|dbus_rnum_src [0])))) # (!\ctrl_unit|dbus_rnum_src [1] & ((\ctrl_unit|dbus_rnum_src [0] & (\reg_file[9][3]~q )) # (!\ctrl_unit|dbus_rnum_src [0] & ((\reg_file[8][3]~q )))))

	.dataa(\reg_file[9][3]~q ),
	.datab(\ctrl_unit|dbus_rnum_src [1]),
	.datac(\ctrl_unit|dbus_rnum_src [0]),
	.datad(\reg_file[8][3]~q ),
	.cin(gnd),
	.combout(\Mux108~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux108~0 .lut_mask = 16'hE3E0;
defparam \Mux108~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y22_N24
cycloneive_lcell_comb \Mux108~1 (
// Equation(s):
// \Mux108~1_combout  = (\ctrl_unit|dbus_rnum_src [1] & ((\Mux108~0_combout  & (\reg_file[11][3]~q )) # (!\Mux108~0_combout  & ((\reg_file[10][3]~q ))))) # (!\ctrl_unit|dbus_rnum_src [1] & (((\Mux108~0_combout ))))

	.dataa(\ctrl_unit|dbus_rnum_src [1]),
	.datab(\reg_file[11][3]~q ),
	.datac(\reg_file[10][3]~q ),
	.datad(\Mux108~0_combout ),
	.cin(gnd),
	.combout(\Mux108~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux108~1 .lut_mask = 16'hDDA0;
defparam \Mux108~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y22_N22
cycloneive_lcell_comb \Mux108~9 (
// Equation(s):
// \Mux108~9_combout  = (\ctrl_unit|dbus_rnum_src [3] & ((\Mux108~6_combout  & (\Mux108~8_combout )) # (!\Mux108~6_combout  & ((\Mux108~1_combout ))))) # (!\ctrl_unit|dbus_rnum_src [3] & (((\Mux108~6_combout ))))

	.dataa(\ctrl_unit|dbus_rnum_src [3]),
	.datab(\Mux108~8_combout ),
	.datac(\Mux108~6_combout ),
	.datad(\Mux108~1_combout ),
	.cin(gnd),
	.combout(\Mux108~9_combout ),
	.cout());
// synopsys translate_off
defparam \Mux108~9 .lut_mask = 16'hDAD0;
defparam \Mux108~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y25_N28
cycloneive_lcell_comb \instr_reg[3]~8 (
// Equation(s):
// \instr_reg[3]~8_combout  = (\ctrl_unit|dbus_rnum_src [4] & (\reg_file[16][3]~q )) # (!\ctrl_unit|dbus_rnum_src [4] & ((\Mux108~9_combout )))

	.dataa(\reg_file[16][3]~q ),
	.datab(\ctrl_unit|dbus_rnum_src [4]),
	.datac(gnd),
	.datad(\Mux108~9_combout ),
	.cin(gnd),
	.combout(\instr_reg[3]~8_combout ),
	.cout());
// synopsys translate_off
defparam \instr_reg[3]~8 .lut_mask = 16'hBB88;
defparam \instr_reg[3]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y25_N28
cycloneive_lcell_comb \mdr[3]~11 (
// Equation(s):
// \mdr[3]~11_combout  = (\reg_file~71_combout  & (\instr_reg[3]~8_combout )) # (!\reg_file~71_combout  & ((\arithmetic_logic_unit|result [3])))

	.dataa(\reg_file~71_combout ),
	.datab(\instr_reg[3]~8_combout ),
	.datac(gnd),
	.datad(\arithmetic_logic_unit|result [3]),
	.cin(gnd),
	.combout(\mdr[3]~11_combout ),
	.cout());
// synopsys translate_off
defparam \mdr[3]~11 .lut_mask = 16'hDD88;
defparam \mdr[3]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y25_N2
cycloneive_lcell_comb \mdr[11]~3 (
// Equation(s):
// \mdr[11]~3_combout  = (\reg_file~71_combout  & (\instr_reg[11]~9_combout )) # (!\reg_file~71_combout  & ((\arithmetic_logic_unit|result [11])))

	.dataa(\reg_file~71_combout ),
	.datab(\instr_reg[11]~9_combout ),
	.datac(gnd),
	.datad(\arithmetic_logic_unit|result [11]),
	.cin(gnd),
	.combout(\mdr[11]~3_combout ),
	.cout());
// synopsys translate_off
defparam \mdr[11]~3 .lut_mask = 16'hDD88;
defparam \mdr[11]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y25_N0
cycloneive_ram_block \ram|memory_rtl_0|auto_generated|ram_block1a3 (
	.portawe(\ram|memory_rtl_0|auto_generated|decode2|w_anode827w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\ram|memory_rtl_0|auto_generated|decode3|w_anode827w[3]~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Clock~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({mdr[11]}),
	.portaaddr({\mem_ub_addr[12]~24_combout ,\mem_ub_addr[11]~22_combout ,\mem_ub_addr[10]~20_combout ,\mem_ub_addr[9]~18_combout ,\mem_ub_addr[8]~16_combout ,\mem_ub_addr[7]~14_combout ,\mem_ub_addr[6]~12_combout ,\mem_ub_addr[5]~10_combout ,\mem_ub_addr[4]~8_combout ,
\mem_ub_addr[3]~6_combout ,\mem_ub_addr[2]~4_combout ,\mem_ub_addr[1]~2_combout ,\mem_ub_addr[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({mdr[3]}),
	.portbaddr({mar[12],mar[11],mar[10],mar[9],mar[8],mar[7],mar[6],mar[5],mar[4],mar[3],mar[2],mar[1],mar[0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram|memory_rtl_0|auto_generated|ram_block1a3_PORTADATAOUT_bus ),
	.portbdataout(\ram|memory_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \ram|memory_rtl_0|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a3 .init_file = "db/xm23_cpu.ram0_memory_e411fb78.hdl.mif";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a3 .init_file_layout = "port_a";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a3 .logical_ram_name = "memory:ram|altsyncram:memory_rtl_0|altsyncram_2s72:auto_generated|ALTSYNCRAM";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a3 .mixed_port_feed_through_mode = "old";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a3 .operation_mode = "bidir_dual_port";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a3 .port_a_address_width = 13;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a3 .port_a_byte_enable_clock = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a3 .port_a_data_out_clear = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a3 .port_a_data_out_clock = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a3 .port_a_data_width = 1;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a3 .port_a_first_bit_number = 3;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a3 .port_a_last_address = 8191;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 65536;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a3 .port_a_logical_ram_width = 8;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a3 .port_a_read_during_write_mode = "old_data";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a3 .port_b_address_clear = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a3 .port_b_address_clock = "clock0";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a3 .port_b_address_width = 13;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a3 .port_b_data_in_clock = "clock0";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a3 .port_b_data_out_clear = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a3 .port_b_data_out_clock = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a3 .port_b_data_width = 1;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a3 .port_b_first_address = 0;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a3 .port_b_first_bit_number = 3;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a3 .port_b_last_address = 8191;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a3 .port_b_logical_ram_depth = 65536;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a3 .port_b_logical_ram_width = 8;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a3 .port_b_read_during_write_mode = "old_data";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a3 .port_b_read_enable_clock = "clock0";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a3 .port_b_write_enable_clock = "clock0";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a3 .ram_block_type = "M9K";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a3 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a3 .mem_init2 = 2048'h000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001F8;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a3 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a3 .mem_init0 = 2048'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000667FAAAEC4446B94;
// synopsys translate_on

// Location: M9K_X78_Y26_N0
cycloneive_ram_block \ram|memory_rtl_0|auto_generated|ram_block1a11 (
	.portawe(\ram|memory_rtl_0|auto_generated|decode2|w_anode844w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\ram|memory_rtl_0|auto_generated|decode3|w_anode844w[3]~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Clock~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({mdr[11]}),
	.portaaddr({\mem_ub_addr[12]~24_combout ,\mem_ub_addr[11]~22_combout ,\mem_ub_addr[10]~20_combout ,\mem_ub_addr[9]~18_combout ,\mem_ub_addr[8]~16_combout ,\mem_ub_addr[7]~14_combout ,\mem_ub_addr[6]~12_combout ,\mem_ub_addr[5]~10_combout ,\mem_ub_addr[4]~8_combout ,
\mem_ub_addr[3]~6_combout ,\mem_ub_addr[2]~4_combout ,\mem_ub_addr[1]~2_combout ,\mem_ub_addr[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({mdr[3]}),
	.portbaddr({mar[12],mar[11],mar[10],mar[9],mar[8],mar[7],mar[6],mar[5],mar[4],mar[3],mar[2],mar[1],mar[0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram|memory_rtl_0|auto_generated|ram_block1a11_PORTADATAOUT_bus ),
	.portbdataout(\ram|memory_rtl_0|auto_generated|ram_block1a11_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \ram|memory_rtl_0|auto_generated|ram_block1a11 .data_interleave_offset_in_bits = 1;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a11 .data_interleave_width_in_bits = 1;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a11 .init_file = "db/xm23_cpu.ram0_memory_e411fb78.hdl.mif";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a11 .init_file_layout = "port_a";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a11 .logical_ram_name = "memory:ram|altsyncram:memory_rtl_0|altsyncram_2s72:auto_generated|ALTSYNCRAM";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a11 .mixed_port_feed_through_mode = "old";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a11 .operation_mode = "bidir_dual_port";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a11 .port_a_address_clear = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a11 .port_a_address_width = 13;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a11 .port_a_byte_enable_clock = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a11 .port_a_data_out_clear = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a11 .port_a_data_out_clock = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a11 .port_a_data_width = 1;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a11 .port_a_first_address = 0;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a11 .port_a_first_bit_number = 3;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a11 .port_a_last_address = 8191;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a11 .port_a_logical_ram_depth = 65536;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a11 .port_a_logical_ram_width = 8;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a11 .port_a_read_during_write_mode = "old_data";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a11 .port_b_address_clear = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a11 .port_b_address_clock = "clock0";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a11 .port_b_address_width = 13;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a11 .port_b_data_in_clock = "clock0";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a11 .port_b_data_out_clear = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a11 .port_b_data_out_clock = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a11 .port_b_data_width = 1;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a11 .port_b_first_address = 0;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a11 .port_b_first_bit_number = 3;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a11 .port_b_last_address = 8191;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a11 .port_b_logical_ram_depth = 65536;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a11 .port_b_logical_ram_width = 8;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a11 .port_b_read_during_write_mode = "old_data";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a11 .port_b_read_enable_clock = "clock0";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a11 .port_b_write_enable_clock = "clock0";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a11 .ram_block_type = "M9K";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a11 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a11 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a11 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a11 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X70_Y25_N4
cycloneive_lcell_comb \ram|memory_rtl_0|auto_generated|mux4|result_node[3]~18 (
// Equation(s):
// \ram|memory_rtl_0|auto_generated|mux4|result_node[3]~18_combout  = (!\ram|memory_rtl_0|auto_generated|address_reg_a [1] & ((\ram|memory_rtl_0|auto_generated|address_reg_a [0] & ((\ram|memory_rtl_0|auto_generated|ram_block1a11~portadataout ))) # 
// (!\ram|memory_rtl_0|auto_generated|address_reg_a [0] & (\ram|memory_rtl_0|auto_generated|ram_block1a3~portadataout ))))

	.dataa(\ram|memory_rtl_0|auto_generated|address_reg_a [0]),
	.datab(\ram|memory_rtl_0|auto_generated|address_reg_a [1]),
	.datac(\ram|memory_rtl_0|auto_generated|ram_block1a3~portadataout ),
	.datad(\ram|memory_rtl_0|auto_generated|ram_block1a11~portadataout ),
	.cin(gnd),
	.combout(\ram|memory_rtl_0|auto_generated|mux4|result_node[3]~18_combout ),
	.cout());
// synopsys translate_off
defparam \ram|memory_rtl_0|auto_generated|mux4|result_node[3]~18 .lut_mask = 16'h3210;
defparam \ram|memory_rtl_0|auto_generated|mux4|result_node[3]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y27_N0
cycloneive_ram_block \ram|memory_rtl_0|auto_generated|ram_block1a27 (
	.portawe(\ram|memory_rtl_0|auto_generated|decode2|w_anode864w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\ram|memory_rtl_0|auto_generated|decode3|w_anode864w[3]~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Clock~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({mdr[11]}),
	.portaaddr({\mem_ub_addr[12]~24_combout ,\mem_ub_addr[11]~22_combout ,\mem_ub_addr[10]~20_combout ,\mem_ub_addr[9]~18_combout ,\mem_ub_addr[8]~16_combout ,\mem_ub_addr[7]~14_combout ,\mem_ub_addr[6]~12_combout ,\mem_ub_addr[5]~10_combout ,\mem_ub_addr[4]~8_combout ,
\mem_ub_addr[3]~6_combout ,\mem_ub_addr[2]~4_combout ,\mem_ub_addr[1]~2_combout ,\mem_ub_addr[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({mdr[3]}),
	.portbaddr({mar[12],mar[11],mar[10],mar[9],mar[8],mar[7],mar[6],mar[5],mar[4],mar[3],mar[2],mar[1],mar[0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram|memory_rtl_0|auto_generated|ram_block1a27_PORTADATAOUT_bus ),
	.portbdataout(\ram|memory_rtl_0|auto_generated|ram_block1a27_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \ram|memory_rtl_0|auto_generated|ram_block1a27 .data_interleave_offset_in_bits = 1;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a27 .data_interleave_width_in_bits = 1;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a27 .init_file = "db/xm23_cpu.ram0_memory_e411fb78.hdl.mif";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a27 .init_file_layout = "port_a";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a27 .logical_ram_name = "memory:ram|altsyncram:memory_rtl_0|altsyncram_2s72:auto_generated|ALTSYNCRAM";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a27 .mixed_port_feed_through_mode = "old";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a27 .operation_mode = "bidir_dual_port";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a27 .port_a_address_clear = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a27 .port_a_address_width = 13;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a27 .port_a_byte_enable_clock = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a27 .port_a_data_out_clear = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a27 .port_a_data_out_clock = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a27 .port_a_data_width = 1;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a27 .port_a_first_address = 0;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a27 .port_a_first_bit_number = 3;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a27 .port_a_last_address = 8191;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a27 .port_a_logical_ram_depth = 65536;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a27 .port_a_logical_ram_width = 8;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a27 .port_a_read_during_write_mode = "old_data";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a27 .port_b_address_clear = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a27 .port_b_address_clock = "clock0";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a27 .port_b_address_width = 13;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a27 .port_b_data_in_clock = "clock0";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a27 .port_b_data_out_clear = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a27 .port_b_data_out_clock = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a27 .port_b_data_width = 1;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a27 .port_b_first_address = 0;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a27 .port_b_first_bit_number = 3;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a27 .port_b_last_address = 8191;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a27 .port_b_logical_ram_depth = 65536;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a27 .port_b_logical_ram_width = 8;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a27 .port_b_read_during_write_mode = "old_data";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a27 .port_b_read_enable_clock = "clock0";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a27 .port_b_write_enable_clock = "clock0";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a27 .ram_block_type = "M9K";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a27 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a27 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a27 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a27 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X78_Y24_N0
cycloneive_ram_block \ram|memory_rtl_0|auto_generated|ram_block1a19 (
	.portawe(\ram|memory_rtl_0|auto_generated|decode2|w_anode854w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\ram|memory_rtl_0|auto_generated|decode3|w_anode854w[3]~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Clock~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({mdr[11]}),
	.portaaddr({\mem_ub_addr[12]~24_combout ,\mem_ub_addr[11]~22_combout ,\mem_ub_addr[10]~20_combout ,\mem_ub_addr[9]~18_combout ,\mem_ub_addr[8]~16_combout ,\mem_ub_addr[7]~14_combout ,\mem_ub_addr[6]~12_combout ,\mem_ub_addr[5]~10_combout ,\mem_ub_addr[4]~8_combout ,
\mem_ub_addr[3]~6_combout ,\mem_ub_addr[2]~4_combout ,\mem_ub_addr[1]~2_combout ,\mem_ub_addr[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({mdr[3]}),
	.portbaddr({mar[12],mar[11],mar[10],mar[9],mar[8],mar[7],mar[6],mar[5],mar[4],mar[3],mar[2],mar[1],mar[0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram|memory_rtl_0|auto_generated|ram_block1a19_PORTADATAOUT_bus ),
	.portbdataout(\ram|memory_rtl_0|auto_generated|ram_block1a19_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \ram|memory_rtl_0|auto_generated|ram_block1a19 .data_interleave_offset_in_bits = 1;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a19 .data_interleave_width_in_bits = 1;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a19 .init_file = "db/xm23_cpu.ram0_memory_e411fb78.hdl.mif";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a19 .init_file_layout = "port_a";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a19 .logical_ram_name = "memory:ram|altsyncram:memory_rtl_0|altsyncram_2s72:auto_generated|ALTSYNCRAM";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a19 .mixed_port_feed_through_mode = "old";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a19 .operation_mode = "bidir_dual_port";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a19 .port_a_address_clear = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a19 .port_a_address_width = 13;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a19 .port_a_byte_enable_clock = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a19 .port_a_data_out_clear = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a19 .port_a_data_out_clock = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a19 .port_a_data_width = 1;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a19 .port_a_first_address = 0;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a19 .port_a_first_bit_number = 3;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a19 .port_a_last_address = 8191;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a19 .port_a_logical_ram_depth = 65536;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a19 .port_a_logical_ram_width = 8;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a19 .port_a_read_during_write_mode = "old_data";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a19 .port_b_address_clear = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a19 .port_b_address_clock = "clock0";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a19 .port_b_address_width = 13;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a19 .port_b_data_in_clock = "clock0";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a19 .port_b_data_out_clear = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a19 .port_b_data_out_clock = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a19 .port_b_data_width = 1;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a19 .port_b_first_address = 0;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a19 .port_b_first_bit_number = 3;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a19 .port_b_last_address = 8191;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a19 .port_b_logical_ram_depth = 65536;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a19 .port_b_logical_ram_width = 8;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a19 .port_b_read_during_write_mode = "old_data";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a19 .port_b_read_enable_clock = "clock0";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a19 .port_b_write_enable_clock = "clock0";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a19 .ram_block_type = "M9K";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a19 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a19 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a19 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a19 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X70_Y25_N6
cycloneive_lcell_comb \ram|memory_rtl_0|auto_generated|mux4|result_node[3]~19 (
// Equation(s):
// \ram|memory_rtl_0|auto_generated|mux4|result_node[3]~19_combout  = (\ram|memory_rtl_0|auto_generated|address_reg_a [1] & ((\ram|memory_rtl_0|auto_generated|address_reg_a [0] & (\ram|memory_rtl_0|auto_generated|ram_block1a27~portadataout )) # 
// (!\ram|memory_rtl_0|auto_generated|address_reg_a [0] & ((\ram|memory_rtl_0|auto_generated|ram_block1a19~portadataout )))))

	.dataa(\ram|memory_rtl_0|auto_generated|address_reg_a [0]),
	.datab(\ram|memory_rtl_0|auto_generated|address_reg_a [1]),
	.datac(\ram|memory_rtl_0|auto_generated|ram_block1a27~portadataout ),
	.datad(\ram|memory_rtl_0|auto_generated|ram_block1a19~portadataout ),
	.cin(gnd),
	.combout(\ram|memory_rtl_0|auto_generated|mux4|result_node[3]~19_combout ),
	.cout());
// synopsys translate_off
defparam \ram|memory_rtl_0|auto_generated|mux4|result_node[3]~19 .lut_mask = 16'hC480;
defparam \ram|memory_rtl_0|auto_generated|mux4|result_node[3]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y25_N12
cycloneive_lcell_comb \ram|memory_rtl_0|auto_generated|mux4|result_node[3]~20 (
// Equation(s):
// \ram|memory_rtl_0|auto_generated|mux4|result_node[3]~20_combout  = (!\ram|memory_rtl_0|auto_generated|address_reg_a [2] & ((\ram|memory_rtl_0|auto_generated|mux4|result_node[3]~18_combout ) # 
// (\ram|memory_rtl_0|auto_generated|mux4|result_node[3]~19_combout )))

	.dataa(gnd),
	.datab(\ram|memory_rtl_0|auto_generated|address_reg_a [2]),
	.datac(\ram|memory_rtl_0|auto_generated|mux4|result_node[3]~18_combout ),
	.datad(\ram|memory_rtl_0|auto_generated|mux4|result_node[3]~19_combout ),
	.cin(gnd),
	.combout(\ram|memory_rtl_0|auto_generated|mux4|result_node[3]~20_combout ),
	.cout());
// synopsys translate_off
defparam \ram|memory_rtl_0|auto_generated|mux4|result_node[3]~20 .lut_mask = 16'h3330;
defparam \ram|memory_rtl_0|auto_generated|mux4|result_node[3]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y23_N0
cycloneive_ram_block \ram|memory_rtl_0|auto_generated|ram_block1a35 (
	.portawe(\ram|memory_rtl_0|auto_generated|decode2|w_anode874w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\ram|memory_rtl_0|auto_generated|decode3|w_anode874w[3]~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Clock~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({mdr[11]}),
	.portaaddr({\mem_ub_addr[12]~24_combout ,\mem_ub_addr[11]~22_combout ,\mem_ub_addr[10]~20_combout ,\mem_ub_addr[9]~18_combout ,\mem_ub_addr[8]~16_combout ,\mem_ub_addr[7]~14_combout ,\mem_ub_addr[6]~12_combout ,\mem_ub_addr[5]~10_combout ,\mem_ub_addr[4]~8_combout ,
\mem_ub_addr[3]~6_combout ,\mem_ub_addr[2]~4_combout ,\mem_ub_addr[1]~2_combout ,\mem_ub_addr[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({mdr[3]}),
	.portbaddr({mar[12],mar[11],mar[10],mar[9],mar[8],mar[7],mar[6],mar[5],mar[4],mar[3],mar[2],mar[1],mar[0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram|memory_rtl_0|auto_generated|ram_block1a35_PORTADATAOUT_bus ),
	.portbdataout(\ram|memory_rtl_0|auto_generated|ram_block1a35_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \ram|memory_rtl_0|auto_generated|ram_block1a35 .data_interleave_offset_in_bits = 1;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a35 .data_interleave_width_in_bits = 1;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a35 .init_file = "db/xm23_cpu.ram0_memory_e411fb78.hdl.mif";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a35 .init_file_layout = "port_a";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a35 .logical_ram_name = "memory:ram|altsyncram:memory_rtl_0|altsyncram_2s72:auto_generated|ALTSYNCRAM";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a35 .mixed_port_feed_through_mode = "old";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a35 .operation_mode = "bidir_dual_port";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a35 .port_a_address_clear = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a35 .port_a_address_width = 13;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a35 .port_a_byte_enable_clock = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a35 .port_a_data_out_clear = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a35 .port_a_data_out_clock = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a35 .port_a_data_width = 1;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a35 .port_a_first_address = 0;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a35 .port_a_first_bit_number = 3;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a35 .port_a_last_address = 8191;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a35 .port_a_logical_ram_depth = 65536;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a35 .port_a_logical_ram_width = 8;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a35 .port_a_read_during_write_mode = "old_data";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a35 .port_b_address_clear = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a35 .port_b_address_clock = "clock0";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a35 .port_b_address_width = 13;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a35 .port_b_data_in_clock = "clock0";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a35 .port_b_data_out_clear = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a35 .port_b_data_out_clock = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a35 .port_b_data_width = 1;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a35 .port_b_first_address = 0;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a35 .port_b_first_bit_number = 3;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a35 .port_b_last_address = 8191;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a35 .port_b_logical_ram_depth = 65536;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a35 .port_b_logical_ram_width = 8;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a35 .port_b_read_during_write_mode = "old_data";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a35 .port_b_read_enable_clock = "clock0";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a35 .port_b_write_enable_clock = "clock0";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a35 .ram_block_type = "M9K";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a35 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a35 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a35 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a35 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X64_Y39_N0
cycloneive_ram_block \ram|memory_rtl_0|auto_generated|ram_block1a43 (
	.portawe(\ram|memory_rtl_0|auto_generated|decode2|w_anode884w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\ram|memory_rtl_0|auto_generated|decode3|w_anode884w[3]~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Clock~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({mdr[11]}),
	.portaaddr({\mem_ub_addr[12]~24_combout ,\mem_ub_addr[11]~22_combout ,\mem_ub_addr[10]~20_combout ,\mem_ub_addr[9]~18_combout ,\mem_ub_addr[8]~16_combout ,\mem_ub_addr[7]~14_combout ,\mem_ub_addr[6]~12_combout ,\mem_ub_addr[5]~10_combout ,\mem_ub_addr[4]~8_combout ,
\mem_ub_addr[3]~6_combout ,\mem_ub_addr[2]~4_combout ,\mem_ub_addr[1]~2_combout ,\mem_ub_addr[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({mdr[3]}),
	.portbaddr({mar[12],mar[11],mar[10],mar[9],mar[8],mar[7],mar[6],mar[5],mar[4],mar[3],mar[2],mar[1],mar[0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram|memory_rtl_0|auto_generated|ram_block1a43_PORTADATAOUT_bus ),
	.portbdataout(\ram|memory_rtl_0|auto_generated|ram_block1a43_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \ram|memory_rtl_0|auto_generated|ram_block1a43 .data_interleave_offset_in_bits = 1;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a43 .data_interleave_width_in_bits = 1;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a43 .init_file = "db/xm23_cpu.ram0_memory_e411fb78.hdl.mif";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a43 .init_file_layout = "port_a";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a43 .logical_ram_name = "memory:ram|altsyncram:memory_rtl_0|altsyncram_2s72:auto_generated|ALTSYNCRAM";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a43 .mixed_port_feed_through_mode = "old";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a43 .operation_mode = "bidir_dual_port";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a43 .port_a_address_clear = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a43 .port_a_address_width = 13;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a43 .port_a_byte_enable_clock = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a43 .port_a_data_out_clear = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a43 .port_a_data_out_clock = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a43 .port_a_data_width = 1;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a43 .port_a_first_address = 0;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a43 .port_a_first_bit_number = 3;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a43 .port_a_last_address = 8191;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a43 .port_a_logical_ram_depth = 65536;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a43 .port_a_logical_ram_width = 8;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a43 .port_a_read_during_write_mode = "old_data";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a43 .port_b_address_clear = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a43 .port_b_address_clock = "clock0";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a43 .port_b_address_width = 13;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a43 .port_b_data_in_clock = "clock0";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a43 .port_b_data_out_clear = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a43 .port_b_data_out_clock = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a43 .port_b_data_width = 1;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a43 .port_b_first_address = 0;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a43 .port_b_first_bit_number = 3;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a43 .port_b_last_address = 8191;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a43 .port_b_logical_ram_depth = 65536;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a43 .port_b_logical_ram_width = 8;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a43 .port_b_read_during_write_mode = "old_data";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a43 .port_b_read_enable_clock = "clock0";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a43 .port_b_write_enable_clock = "clock0";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a43 .ram_block_type = "M9K";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a43 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a43 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a43 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a43 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X70_Y25_N14
cycloneive_lcell_comb \ram|memory_rtl_0|auto_generated|mux4|result_node[3]~21 (
// Equation(s):
// \ram|memory_rtl_0|auto_generated|mux4|result_node[3]~21_combout  = (!\ram|memory_rtl_0|auto_generated|address_reg_a [1] & ((\ram|memory_rtl_0|auto_generated|address_reg_a [0] & ((\ram|memory_rtl_0|auto_generated|ram_block1a43~portadataout ))) # 
// (!\ram|memory_rtl_0|auto_generated|address_reg_a [0] & (\ram|memory_rtl_0|auto_generated|ram_block1a35~portadataout ))))

	.dataa(\ram|memory_rtl_0|auto_generated|address_reg_a [0]),
	.datab(\ram|memory_rtl_0|auto_generated|address_reg_a [1]),
	.datac(\ram|memory_rtl_0|auto_generated|ram_block1a35~portadataout ),
	.datad(\ram|memory_rtl_0|auto_generated|ram_block1a43~portadataout ),
	.cin(gnd),
	.combout(\ram|memory_rtl_0|auto_generated|mux4|result_node[3]~21_combout ),
	.cout());
// synopsys translate_off
defparam \ram|memory_rtl_0|auto_generated|mux4|result_node[3]~21 .lut_mask = 16'h3210;
defparam \ram|memory_rtl_0|auto_generated|mux4|result_node[3]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y33_N0
cycloneive_ram_block \ram|memory_rtl_0|auto_generated|ram_block1a51 (
	.portawe(\ram|memory_rtl_0|auto_generated|decode2|w_anode894w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\ram|memory_rtl_0|auto_generated|decode3|w_anode894w[3]~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Clock~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({mdr[11]}),
	.portaaddr({\mem_ub_addr[12]~24_combout ,\mem_ub_addr[11]~22_combout ,\mem_ub_addr[10]~20_combout ,\mem_ub_addr[9]~18_combout ,\mem_ub_addr[8]~16_combout ,\mem_ub_addr[7]~14_combout ,\mem_ub_addr[6]~12_combout ,\mem_ub_addr[5]~10_combout ,\mem_ub_addr[4]~8_combout ,
\mem_ub_addr[3]~6_combout ,\mem_ub_addr[2]~4_combout ,\mem_ub_addr[1]~2_combout ,\mem_ub_addr[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({mdr[3]}),
	.portbaddr({mar[12],mar[11],mar[10],mar[9],mar[8],mar[7],mar[6],mar[5],mar[4],mar[3],mar[2],mar[1],mar[0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram|memory_rtl_0|auto_generated|ram_block1a51_PORTADATAOUT_bus ),
	.portbdataout(\ram|memory_rtl_0|auto_generated|ram_block1a51_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \ram|memory_rtl_0|auto_generated|ram_block1a51 .data_interleave_offset_in_bits = 1;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a51 .data_interleave_width_in_bits = 1;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a51 .init_file = "db/xm23_cpu.ram0_memory_e411fb78.hdl.mif";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a51 .init_file_layout = "port_a";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a51 .logical_ram_name = "memory:ram|altsyncram:memory_rtl_0|altsyncram_2s72:auto_generated|ALTSYNCRAM";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a51 .mixed_port_feed_through_mode = "old";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a51 .operation_mode = "bidir_dual_port";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a51 .port_a_address_clear = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a51 .port_a_address_width = 13;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a51 .port_a_byte_enable_clock = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a51 .port_a_data_out_clear = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a51 .port_a_data_out_clock = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a51 .port_a_data_width = 1;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a51 .port_a_first_address = 0;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a51 .port_a_first_bit_number = 3;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a51 .port_a_last_address = 8191;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a51 .port_a_logical_ram_depth = 65536;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a51 .port_a_logical_ram_width = 8;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a51 .port_a_read_during_write_mode = "old_data";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a51 .port_b_address_clear = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a51 .port_b_address_clock = "clock0";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a51 .port_b_address_width = 13;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a51 .port_b_data_in_clock = "clock0";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a51 .port_b_data_out_clear = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a51 .port_b_data_out_clock = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a51 .port_b_data_width = 1;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a51 .port_b_first_address = 0;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a51 .port_b_first_bit_number = 3;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a51 .port_b_last_address = 8191;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a51 .port_b_logical_ram_depth = 65536;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a51 .port_b_logical_ram_width = 8;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a51 .port_b_read_during_write_mode = "old_data";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a51 .port_b_read_enable_clock = "clock0";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a51 .port_b_write_enable_clock = "clock0";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a51 .ram_block_type = "M9K";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a51 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a51 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a51 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a51 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X64_Y34_N0
cycloneive_ram_block \ram|memory_rtl_0|auto_generated|ram_block1a59 (
	.portawe(\ram|memory_rtl_0|auto_generated|decode2|w_anode904w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\ram|memory_rtl_0|auto_generated|decode3|w_anode904w[3]~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Clock~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({mdr[11]}),
	.portaaddr({\mem_ub_addr[12]~24_combout ,\mem_ub_addr[11]~22_combout ,\mem_ub_addr[10]~20_combout ,\mem_ub_addr[9]~18_combout ,\mem_ub_addr[8]~16_combout ,\mem_ub_addr[7]~14_combout ,\mem_ub_addr[6]~12_combout ,\mem_ub_addr[5]~10_combout ,\mem_ub_addr[4]~8_combout ,
\mem_ub_addr[3]~6_combout ,\mem_ub_addr[2]~4_combout ,\mem_ub_addr[1]~2_combout ,\mem_ub_addr[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({mdr[3]}),
	.portbaddr({mar[12],mar[11],mar[10],mar[9],mar[8],mar[7],mar[6],mar[5],mar[4],mar[3],mar[2],mar[1],mar[0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram|memory_rtl_0|auto_generated|ram_block1a59_PORTADATAOUT_bus ),
	.portbdataout(\ram|memory_rtl_0|auto_generated|ram_block1a59_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \ram|memory_rtl_0|auto_generated|ram_block1a59 .data_interleave_offset_in_bits = 1;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a59 .data_interleave_width_in_bits = 1;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a59 .init_file = "db/xm23_cpu.ram0_memory_e411fb78.hdl.mif";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a59 .init_file_layout = "port_a";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a59 .logical_ram_name = "memory:ram|altsyncram:memory_rtl_0|altsyncram_2s72:auto_generated|ALTSYNCRAM";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a59 .mixed_port_feed_through_mode = "old";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a59 .operation_mode = "bidir_dual_port";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a59 .port_a_address_clear = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a59 .port_a_address_width = 13;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a59 .port_a_byte_enable_clock = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a59 .port_a_data_out_clear = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a59 .port_a_data_out_clock = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a59 .port_a_data_width = 1;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a59 .port_a_first_address = 0;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a59 .port_a_first_bit_number = 3;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a59 .port_a_last_address = 8191;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a59 .port_a_logical_ram_depth = 65536;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a59 .port_a_logical_ram_width = 8;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a59 .port_a_read_during_write_mode = "old_data";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a59 .port_b_address_clear = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a59 .port_b_address_clock = "clock0";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a59 .port_b_address_width = 13;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a59 .port_b_data_in_clock = "clock0";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a59 .port_b_data_out_clear = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a59 .port_b_data_out_clock = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a59 .port_b_data_width = 1;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a59 .port_b_first_address = 0;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a59 .port_b_first_bit_number = 3;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a59 .port_b_last_address = 8191;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a59 .port_b_logical_ram_depth = 65536;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a59 .port_b_logical_ram_width = 8;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a59 .port_b_read_during_write_mode = "old_data";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a59 .port_b_read_enable_clock = "clock0";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a59 .port_b_write_enable_clock = "clock0";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a59 .ram_block_type = "M9K";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a59 .mem_init3 = 2048'hC0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a59 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a59 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a59 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X65_Y33_N10
cycloneive_lcell_comb \ram|memory_rtl_0|auto_generated|mux4|result_node[3]~22 (
// Equation(s):
// \ram|memory_rtl_0|auto_generated|mux4|result_node[3]~22_combout  = (\ram|memory_rtl_0|auto_generated|address_reg_a [1] & ((\ram|memory_rtl_0|auto_generated|address_reg_a [0] & ((\ram|memory_rtl_0|auto_generated|ram_block1a59~portadataout ))) # 
// (!\ram|memory_rtl_0|auto_generated|address_reg_a [0] & (\ram|memory_rtl_0|auto_generated|ram_block1a51~portadataout ))))

	.dataa(\ram|memory_rtl_0|auto_generated|address_reg_a [1]),
	.datab(\ram|memory_rtl_0|auto_generated|address_reg_a [0]),
	.datac(\ram|memory_rtl_0|auto_generated|ram_block1a51~portadataout ),
	.datad(\ram|memory_rtl_0|auto_generated|ram_block1a59~portadataout ),
	.cin(gnd),
	.combout(\ram|memory_rtl_0|auto_generated|mux4|result_node[3]~22_combout ),
	.cout());
// synopsys translate_off
defparam \ram|memory_rtl_0|auto_generated|mux4|result_node[3]~22 .lut_mask = 16'hA820;
defparam \ram|memory_rtl_0|auto_generated|mux4|result_node[3]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y25_N8
cycloneive_lcell_comb \ram|memory_rtl_0|auto_generated|mux4|result_node[3]~23 (
// Equation(s):
// \ram|memory_rtl_0|auto_generated|mux4|result_node[3]~23_combout  = (\ram|memory_rtl_0|auto_generated|mux4|result_node[3]~20_combout ) # ((\ram|memory_rtl_0|auto_generated|address_reg_a [2] & 
// ((\ram|memory_rtl_0|auto_generated|mux4|result_node[3]~21_combout ) # (\ram|memory_rtl_0|auto_generated|mux4|result_node[3]~22_combout ))))

	.dataa(\ram|memory_rtl_0|auto_generated|mux4|result_node[3]~20_combout ),
	.datab(\ram|memory_rtl_0|auto_generated|address_reg_a [2]),
	.datac(\ram|memory_rtl_0|auto_generated|mux4|result_node[3]~21_combout ),
	.datad(\ram|memory_rtl_0|auto_generated|mux4|result_node[3]~22_combout ),
	.cin(gnd),
	.combout(\ram|memory_rtl_0|auto_generated|mux4|result_node[3]~23_combout ),
	.cout());
// synopsys translate_off
defparam \ram|memory_rtl_0|auto_generated|mux4|result_node[3]~23 .lut_mask = 16'hEEEA;
defparam \ram|memory_rtl_0|auto_generated|mux4|result_node[3]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y25_N3
dffeas \mdr[11] (
	.clk(!\Clock~clkctrl_outclk ),
	.d(\mdr[11]~3_combout ),
	.asdata(\ram|memory_rtl_0|auto_generated|mux4|result_node[3]~23_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\mdr[1]~16_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(mdr[11]),
	.prn(vcc));
// synopsys translate_off
defparam \mdr[11] .is_wysiwyg = "true";
defparam \mdr[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y33_N16
cycloneive_lcell_comb \ram|memory_rtl_0|auto_generated|mux5|result_node[3]~22 (
// Equation(s):
// \ram|memory_rtl_0|auto_generated|mux5|result_node[3]~22_combout  = (\ram|memory_rtl_0|auto_generated|address_reg_b [1] & ((\ram|memory_rtl_0|auto_generated|address_reg_b [0] & (\ram|memory_rtl_0|auto_generated|ram_block1a59~PORTBDATAOUT0 )) # 
// (!\ram|memory_rtl_0|auto_generated|address_reg_b [0] & ((\ram|memory_rtl_0|auto_generated|ram_block1a51~PORTBDATAOUT0 )))))

	.dataa(\ram|memory_rtl_0|auto_generated|address_reg_b [0]),
	.datab(\ram|memory_rtl_0|auto_generated|address_reg_b [1]),
	.datac(\ram|memory_rtl_0|auto_generated|ram_block1a59~PORTBDATAOUT0 ),
	.datad(\ram|memory_rtl_0|auto_generated|ram_block1a51~PORTBDATAOUT0 ),
	.cin(gnd),
	.combout(\ram|memory_rtl_0|auto_generated|mux5|result_node[3]~22_combout ),
	.cout());
// synopsys translate_off
defparam \ram|memory_rtl_0|auto_generated|mux5|result_node[3]~22 .lut_mask = 16'hC480;
defparam \ram|memory_rtl_0|auto_generated|mux5|result_node[3]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y25_N26
cycloneive_lcell_comb \ram|memory_rtl_0|auto_generated|mux5|result_node[3]~18 (
// Equation(s):
// \ram|memory_rtl_0|auto_generated|mux5|result_node[3]~18_combout  = (!\ram|memory_rtl_0|auto_generated|address_reg_b [1] & ((\ram|memory_rtl_0|auto_generated|address_reg_b [0] & ((\ram|memory_rtl_0|auto_generated|ram_block1a11~PORTBDATAOUT0 ))) # 
// (!\ram|memory_rtl_0|auto_generated|address_reg_b [0] & (\ram|memory_rtl_0|auto_generated|ram_block1a3~PORTBDATAOUT0 ))))

	.dataa(\ram|memory_rtl_0|auto_generated|address_reg_b [0]),
	.datab(\ram|memory_rtl_0|auto_generated|address_reg_b [1]),
	.datac(\ram|memory_rtl_0|auto_generated|ram_block1a3~PORTBDATAOUT0 ),
	.datad(\ram|memory_rtl_0|auto_generated|ram_block1a11~PORTBDATAOUT0 ),
	.cin(gnd),
	.combout(\ram|memory_rtl_0|auto_generated|mux5|result_node[3]~18_combout ),
	.cout());
// synopsys translate_off
defparam \ram|memory_rtl_0|auto_generated|mux5|result_node[3]~18 .lut_mask = 16'h3210;
defparam \ram|memory_rtl_0|auto_generated|mux5|result_node[3]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y25_N24
cycloneive_lcell_comb \ram|memory_rtl_0|auto_generated|mux5|result_node[3]~19 (
// Equation(s):
// \ram|memory_rtl_0|auto_generated|mux5|result_node[3]~19_combout  = (\ram|memory_rtl_0|auto_generated|address_reg_b [1] & ((\ram|memory_rtl_0|auto_generated|address_reg_b [0] & ((\ram|memory_rtl_0|auto_generated|ram_block1a27~PORTBDATAOUT0 ))) # 
// (!\ram|memory_rtl_0|auto_generated|address_reg_b [0] & (\ram|memory_rtl_0|auto_generated|ram_block1a19~PORTBDATAOUT0 ))))

	.dataa(\ram|memory_rtl_0|auto_generated|address_reg_b [0]),
	.datab(\ram|memory_rtl_0|auto_generated|address_reg_b [1]),
	.datac(\ram|memory_rtl_0|auto_generated|ram_block1a19~PORTBDATAOUT0 ),
	.datad(\ram|memory_rtl_0|auto_generated|ram_block1a27~PORTBDATAOUT0 ),
	.cin(gnd),
	.combout(\ram|memory_rtl_0|auto_generated|mux5|result_node[3]~19_combout ),
	.cout());
// synopsys translate_off
defparam \ram|memory_rtl_0|auto_generated|mux5|result_node[3]~19 .lut_mask = 16'hC840;
defparam \ram|memory_rtl_0|auto_generated|mux5|result_node[3]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y25_N30
cycloneive_lcell_comb \ram|memory_rtl_0|auto_generated|mux5|result_node[3]~20 (
// Equation(s):
// \ram|memory_rtl_0|auto_generated|mux5|result_node[3]~20_combout  = (!\ram|memory_rtl_0|auto_generated|address_reg_b [2] & ((\ram|memory_rtl_0|auto_generated|mux5|result_node[3]~18_combout ) # 
// (\ram|memory_rtl_0|auto_generated|mux5|result_node[3]~19_combout )))

	.dataa(\ram|memory_rtl_0|auto_generated|address_reg_b [2]),
	.datab(gnd),
	.datac(\ram|memory_rtl_0|auto_generated|mux5|result_node[3]~18_combout ),
	.datad(\ram|memory_rtl_0|auto_generated|mux5|result_node[3]~19_combout ),
	.cin(gnd),
	.combout(\ram|memory_rtl_0|auto_generated|mux5|result_node[3]~20_combout ),
	.cout());
// synopsys translate_off
defparam \ram|memory_rtl_0|auto_generated|mux5|result_node[3]~20 .lut_mask = 16'h5550;
defparam \ram|memory_rtl_0|auto_generated|mux5|result_node[3]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y25_N16
cycloneive_lcell_comb \ram|memory_rtl_0|auto_generated|mux5|result_node[3]~21 (
// Equation(s):
// \ram|memory_rtl_0|auto_generated|mux5|result_node[3]~21_combout  = (!\ram|memory_rtl_0|auto_generated|address_reg_b [1] & ((\ram|memory_rtl_0|auto_generated|address_reg_b [0] & (\ram|memory_rtl_0|auto_generated|ram_block1a43~PORTBDATAOUT0 )) # 
// (!\ram|memory_rtl_0|auto_generated|address_reg_b [0] & ((\ram|memory_rtl_0|auto_generated|ram_block1a35~PORTBDATAOUT0 )))))

	.dataa(\ram|memory_rtl_0|auto_generated|address_reg_b [0]),
	.datab(\ram|memory_rtl_0|auto_generated|address_reg_b [1]),
	.datac(\ram|memory_rtl_0|auto_generated|ram_block1a43~PORTBDATAOUT0 ),
	.datad(\ram|memory_rtl_0|auto_generated|ram_block1a35~PORTBDATAOUT0 ),
	.cin(gnd),
	.combout(\ram|memory_rtl_0|auto_generated|mux5|result_node[3]~21_combout ),
	.cout());
// synopsys translate_off
defparam \ram|memory_rtl_0|auto_generated|mux5|result_node[3]~21 .lut_mask = 16'h3120;
defparam \ram|memory_rtl_0|auto_generated|mux5|result_node[3]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y25_N22
cycloneive_lcell_comb \ram|memory_rtl_0|auto_generated|mux5|result_node[3]~23 (
// Equation(s):
// \ram|memory_rtl_0|auto_generated|mux5|result_node[3]~23_combout  = (\ram|memory_rtl_0|auto_generated|mux5|result_node[3]~20_combout ) # ((\ram|memory_rtl_0|auto_generated|address_reg_b [2] & 
// ((\ram|memory_rtl_0|auto_generated|mux5|result_node[3]~22_combout ) # (\ram|memory_rtl_0|auto_generated|mux5|result_node[3]~21_combout ))))

	.dataa(\ram|memory_rtl_0|auto_generated|mux5|result_node[3]~22_combout ),
	.datab(\ram|memory_rtl_0|auto_generated|address_reg_b [2]),
	.datac(\ram|memory_rtl_0|auto_generated|mux5|result_node[3]~20_combout ),
	.datad(\ram|memory_rtl_0|auto_generated|mux5|result_node[3]~21_combout ),
	.cin(gnd),
	.combout(\ram|memory_rtl_0|auto_generated|mux5|result_node[3]~23_combout ),
	.cout());
// synopsys translate_off
defparam \ram|memory_rtl_0|auto_generated|mux5|result_node[3]~23 .lut_mask = 16'hFCF8;
defparam \ram|memory_rtl_0|auto_generated|mux5|result_node[3]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y25_N29
dffeas \mdr[3] (
	.clk(!\Clock~clkctrl_outclk ),
	.d(\mdr[3]~11_combout ),
	.asdata(\ram|memory_rtl_0|auto_generated|mux5|result_node[3]~23_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\mdr[1]~16_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(mdr[3]),
	.prn(vcc));
// synopsys translate_off
defparam \mdr[3] .is_wysiwyg = "true";
defparam \mdr[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X69_Y25_N29
dffeas \instr_reg[3] (
	.clk(!\Clock~clkctrl_outclk ),
	.d(\instr_reg[3]~8_combout ),
	.asdata(mdr[3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\reg_file~71_combout ),
	.ena(\instr_reg[13]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(instr_reg[3]),
	.prn(vcc));
// synopsys translate_off
defparam \instr_reg[3] .is_wysiwyg = "true";
defparam \instr_reg[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y26_N5
dffeas \ID|SRCCON[0] (
	.clk(\ctrl_unit|enables[14]~clkctrl_outclk ),
	.d(gnd),
	.asdata(instr_reg[3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ID|SRCCON[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ID|SRCCON [0]),
	.prn(vcc));
// synopsys translate_off
defparam \ID|SRCCON[0] .is_wysiwyg = "true";
defparam \ID|SRCCON[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y28_N4
cycloneive_lcell_comb \ctrl_unit|dbus_rnum_dst[2]~10 (
// Equation(s):
// \ctrl_unit|dbus_rnum_dst[2]~10_combout  = (\ID|OP [4] & (((!\ID|OP [2])))) # (!\ID|OP [4] & (!\ID|PRPO~q  & (\ID|OP [5])))

	.dataa(\ID|PRPO~q ),
	.datab(\ID|OP [4]),
	.datac(\ID|OP [5]),
	.datad(\ID|OP [2]),
	.cin(gnd),
	.combout(\ctrl_unit|dbus_rnum_dst[2]~10_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|dbus_rnum_dst[2]~10 .lut_mask = 16'h10DC;
defparam \ctrl_unit|dbus_rnum_dst[2]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y25_N22
cycloneive_lcell_comb \ctrl_unit|dbus_rnum_dst[2]~11 (
// Equation(s):
// \ctrl_unit|dbus_rnum_dst[2]~11_combout  = (\ctrl_unit|cpucycle [0] & ((\ID|OP [3]) # ((\ctrl_unit|dbus_rnum_dst[2]~10_combout ) # (\ctrl_unit|Selector34~0_combout ))))

	.dataa(\ctrl_unit|cpucycle [0]),
	.datab(\ID|OP [3]),
	.datac(\ctrl_unit|dbus_rnum_dst[2]~10_combout ),
	.datad(\ctrl_unit|Selector34~0_combout ),
	.cin(gnd),
	.combout(\ctrl_unit|dbus_rnum_dst[2]~11_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|dbus_rnum_dst[2]~11 .lut_mask = 16'hAAA8;
defparam \ctrl_unit|dbus_rnum_dst[2]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y25_N4
cycloneive_lcell_comb \ctrl_unit|dbus_rnum_dst[2]~12 (
// Equation(s):
// \ctrl_unit|dbus_rnum_dst[2]~12_combout  = (!\ctrl_unit|dbus_rnum_dst[2]~7_combout  & ((\ctrl_unit|dbus_rnum_dst[2]~11_combout ) # ((\ID|OP [0]) # (\ctrl_unit|Selector45~0_combout ))))

	.dataa(\ctrl_unit|dbus_rnum_dst[2]~11_combout ),
	.datab(\ID|OP [0]),
	.datac(\ctrl_unit|Selector45~0_combout ),
	.datad(\ctrl_unit|dbus_rnum_dst[2]~7_combout ),
	.cin(gnd),
	.combout(\ctrl_unit|dbus_rnum_dst[2]~12_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|dbus_rnum_dst[2]~12 .lut_mask = 16'h00FE;
defparam \ctrl_unit|dbus_rnum_dst[2]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y25_N6
cycloneive_lcell_comb \ctrl_unit|dbus_rnum_dst[2]~14 (
// Equation(s):
// \ctrl_unit|dbus_rnum_dst[2]~14_combout  = (\ctrl_unit|dbus_rnum_dst[2]~12_combout ) # ((!\ctrl_unit|cpucycle [0] & ((\ctrl_unit|dbus_rnum_dst[2]~13_combout ) # (!\ctrl_unit|Selector42~2_combout ))))

	.dataa(\ctrl_unit|cpucycle [0]),
	.datab(\ctrl_unit|Selector42~2_combout ),
	.datac(\ctrl_unit|dbus_rnum_dst[2]~12_combout ),
	.datad(\ctrl_unit|dbus_rnum_dst[2]~13_combout ),
	.cin(gnd),
	.combout(\ctrl_unit|dbus_rnum_dst[2]~14_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|dbus_rnum_dst[2]~14 .lut_mask = 16'hF5F1;
defparam \ctrl_unit|dbus_rnum_dst[2]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y25_N24
cycloneive_lcell_comb \ctrl_unit|Mux36~1 (
// Equation(s):
// \ctrl_unit|Mux36~1_combout  = (!\ctrl_unit|dbus_rnum_dst[2]~14_combout  & ((\ctrl_unit|dbus_rnum_dst[2]~9_combout  & ((\ID|SRCCON [0]))) # (!\ctrl_unit|dbus_rnum_dst[2]~9_combout  & (\ctrl_unit|Mux36~0_combout ))))

	.dataa(\ctrl_unit|Mux36~0_combout ),
	.datab(\ctrl_unit|dbus_rnum_dst[2]~9_combout ),
	.datac(\ID|SRCCON [0]),
	.datad(\ctrl_unit|dbus_rnum_dst[2]~14_combout ),
	.cin(gnd),
	.combout(\ctrl_unit|Mux36~1_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|Mux36~1 .lut_mask = 16'h00E2;
defparam \ctrl_unit|Mux36~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y24_N12
cycloneive_lcell_comb \ctrl_unit|Mux36~2 (
// Equation(s):
// \ctrl_unit|Mux36~2_combout  = (\ctrl_unit|Mux36~1_combout ) # ((\ID|DST [0] & \ctrl_unit|dbus_rnum_dst[2]~14_combout ))

	.dataa(\ctrl_unit|Mux36~1_combout ),
	.datab(\ID|DST [0]),
	.datac(gnd),
	.datad(\ctrl_unit|dbus_rnum_dst[2]~14_combout ),
	.cin(gnd),
	.combout(\ctrl_unit|Mux36~2_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|Mux36~2 .lut_mask = 16'hEEAA;
defparam \ctrl_unit|Mux36~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y24_N24
cycloneive_lcell_comb \ctrl_unit|dbus_rnum_dst[2]~16 (
// Equation(s):
// \ctrl_unit|dbus_rnum_dst[2]~16_combout  = (\ID|OP [3]) # ((\ID|OP [2] & ((!\ID|OP [4]) # (!\ID|OP [1]))) # (!\ID|OP [2] & ((\ID|OP [1]) # (\ID|OP [4]))))

	.dataa(\ID|OP [2]),
	.datab(\ID|OP [1]),
	.datac(\ID|OP [4]),
	.datad(\ID|OP [3]),
	.cin(gnd),
	.combout(\ctrl_unit|dbus_rnum_dst[2]~16_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|dbus_rnum_dst[2]~16 .lut_mask = 16'hFF7E;
defparam \ctrl_unit|dbus_rnum_dst[2]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y24_N14
cycloneive_lcell_comb \ctrl_unit|dbus_rnum_dst[2]~15 (
// Equation(s):
// \ctrl_unit|dbus_rnum_dst[2]~15_combout  = (\ID|OP [5] & ((\ID|OP [2]) # ((\ID|OP [0] & \ID|PRPO~q )))) # (!\ID|OP [5] & (((\ID|OP [0]))))

	.dataa(\ID|OP [5]),
	.datab(\ID|OP [2]),
	.datac(\ID|OP [0]),
	.datad(\ID|PRPO~q ),
	.cin(gnd),
	.combout(\ctrl_unit|dbus_rnum_dst[2]~15_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|dbus_rnum_dst[2]~15 .lut_mask = 16'hF8D8;
defparam \ctrl_unit|dbus_rnum_dst[2]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y24_N14
cycloneive_lcell_comb \ctrl_unit|dbus_rnum_dst[2]~17 (
// Equation(s):
// \ctrl_unit|dbus_rnum_dst[2]~17_combout  = (!\ctrl_unit|cpucycle [0] & ((\ctrl_unit|dbus_rnum_dst[2]~16_combout ) # ((\ctrl_unit|cpucycle [1]) # (\ctrl_unit|dbus_rnum_dst[2]~15_combout ))))

	.dataa(\ctrl_unit|cpucycle [0]),
	.datab(\ctrl_unit|dbus_rnum_dst[2]~16_combout ),
	.datac(\ctrl_unit|cpucycle [1]),
	.datad(\ctrl_unit|dbus_rnum_dst[2]~15_combout ),
	.cin(gnd),
	.combout(\ctrl_unit|dbus_rnum_dst[2]~17_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|dbus_rnum_dst[2]~17 .lut_mask = 16'h5554;
defparam \ctrl_unit|dbus_rnum_dst[2]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y24_N30
cycloneive_lcell_comb \ctrl_unit|dbus_rnum_dst[2]~26 (
// Equation(s):
// \ctrl_unit|dbus_rnum_dst[2]~26_combout  = (!\ID|OP [0] & ((\ID|OP [5]) # ((!\ID|OP [1] & !\ctrl_unit|cex_code_ctrl|result~combout ))))

	.dataa(\ID|OP [1]),
	.datab(\ID|OP [0]),
	.datac(\ID|OP [5]),
	.datad(\ctrl_unit|cex_code_ctrl|result~combout ),
	.cin(gnd),
	.combout(\ctrl_unit|dbus_rnum_dst[2]~26_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|dbus_rnum_dst[2]~26 .lut_mask = 16'h3031;
defparam \ctrl_unit|dbus_rnum_dst[2]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y24_N20
cycloneive_lcell_comb \ctrl_unit|dbus_rnum_dst[2]~27 (
// Equation(s):
// \ctrl_unit|dbus_rnum_dst[2]~27_combout  = (!\ID|OP [2] & ((\ID|OP [4] & (\ctrl_unit|dbus_rnum_dst[2]~18_combout )) # (!\ID|OP [4] & ((\ctrl_unit|dbus_rnum_dst[2]~26_combout )))))

	.dataa(\ID|OP [2]),
	.datab(\ctrl_unit|dbus_rnum_dst[2]~18_combout ),
	.datac(\ctrl_unit|dbus_rnum_dst[2]~26_combout ),
	.datad(\ID|OP [4]),
	.cin(gnd),
	.combout(\ctrl_unit|dbus_rnum_dst[2]~27_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|dbus_rnum_dst[2]~27 .lut_mask = 16'h4450;
defparam \ctrl_unit|dbus_rnum_dst[2]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y26_N6
cycloneive_lcell_comb \ctrl_unit|dbus_rnum_dst[2]~20 (
// Equation(s):
// \ctrl_unit|dbus_rnum_dst[2]~20_combout  = (\ID|OP [0] & (((!\ctrl_unit|cpucycle [0] & !\ID|OP [1])) # (!\ID|OP [4])))

	.dataa(\ctrl_unit|cpucycle [0]),
	.datab(\ID|OP [1]),
	.datac(\ID|OP [4]),
	.datad(\ID|OP [0]),
	.cin(gnd),
	.combout(\ctrl_unit|dbus_rnum_dst[2]~20_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|dbus_rnum_dst[2]~20 .lut_mask = 16'h1F00;
defparam \ctrl_unit|dbus_rnum_dst[2]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y26_N16
cycloneive_lcell_comb \ctrl_unit|dbus_rnum_dst[2]~21 (
// Equation(s):
// \ctrl_unit|dbus_rnum_dst[2]~21_combout  = (\ID|OP [4] & ((\ctrl_unit|dbus_rnum_dst[2]~20_combout  & ((\ID|PRPO~q ))) # (!\ctrl_unit|dbus_rnum_dst[2]~20_combout  & (\ID|OP [5])))) # (!\ID|OP [4] & (((\ctrl_unit|dbus_rnum_dst[2]~20_combout ))))

	.dataa(\ID|OP [5]),
	.datab(\ID|PRPO~q ),
	.datac(\ID|OP [4]),
	.datad(\ctrl_unit|dbus_rnum_dst[2]~20_combout ),
	.cin(gnd),
	.combout(\ctrl_unit|dbus_rnum_dst[2]~21_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|dbus_rnum_dst[2]~21 .lut_mask = 16'hCFA0;
defparam \ctrl_unit|dbus_rnum_dst[2]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y24_N18
cycloneive_lcell_comb \ctrl_unit|dbus_rnum_dst[2]~22 (
// Equation(s):
// \ctrl_unit|dbus_rnum_dst[2]~22_combout  = (\ID|OP [4] & (((\ctrl_unit|dbus_rnum_dst[2]~21_combout )))) # (!\ID|OP [4] & ((\ctrl_unit|dbus_rnum_dst[2]~21_combout  & ((!\ctrl_unit|Selector39~20_combout ))) # (!\ctrl_unit|dbus_rnum_dst[2]~21_combout  & 
// (\ctrl_unit|dbus_rnum_dst[2]~19_combout ))))

	.dataa(\ID|OP [4]),
	.datab(\ctrl_unit|dbus_rnum_dst[2]~19_combout ),
	.datac(\ctrl_unit|Selector39~20_combout ),
	.datad(\ctrl_unit|dbus_rnum_dst[2]~21_combout ),
	.cin(gnd),
	.combout(\ctrl_unit|dbus_rnum_dst[2]~22_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|dbus_rnum_dst[2]~22 .lut_mask = 16'hAF44;
defparam \ctrl_unit|dbus_rnum_dst[2]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y27_N8
cycloneive_lcell_comb \ctrl_unit|dbus_rnum_dst[2]~23 (
// Equation(s):
// \ctrl_unit|dbus_rnum_dst[2]~23_combout  = (\ID|OP [1] & (\ID|OP [5])) # (!\ID|OP [1] & ((\ctrl_unit|cpucycle [0] & (\ID|OP [5])) # (!\ctrl_unit|cpucycle [0] & ((\ID|PRPO~q )))))

	.dataa(\ID|OP [5]),
	.datab(\ID|OP [1]),
	.datac(\ctrl_unit|cpucycle [0]),
	.datad(\ID|PRPO~q ),
	.cin(gnd),
	.combout(\ctrl_unit|dbus_rnum_dst[2]~23_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|dbus_rnum_dst[2]~23 .lut_mask = 16'hABA8;
defparam \ctrl_unit|dbus_rnum_dst[2]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y27_N24
cycloneive_lcell_comb \ctrl_unit|dbus_rnum_dst[2]~24 (
// Equation(s):
// \ctrl_unit|dbus_rnum_dst[2]~24_combout  = (\ID|OP [4] & (((\ctrl_unit|dbus_rnum_dst[2]~23_combout )))) # (!\ID|OP [4] & (\ID|OP [0] & (\ctrl_unit|alu_op[1]~4_combout )))

	.dataa(\ID|OP [0]),
	.datab(\ctrl_unit|alu_op[1]~4_combout ),
	.datac(\ctrl_unit|dbus_rnum_dst[2]~23_combout ),
	.datad(\ID|OP [4]),
	.cin(gnd),
	.combout(\ctrl_unit|dbus_rnum_dst[2]~24_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|dbus_rnum_dst[2]~24 .lut_mask = 16'hF088;
defparam \ctrl_unit|dbus_rnum_dst[2]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y24_N2
cycloneive_lcell_comb \ctrl_unit|dbus_rnum_dst[2]~36 (
// Equation(s):
// \ctrl_unit|dbus_rnum_dst[2]~36_combout  = (\ID|OP [1] & (\ctrl_unit|dbus_rnum_dst[2]~22_combout  & (\ID|OP [2]))) # (!\ID|OP [1] & (((!\ID|OP [2] & \ctrl_unit|dbus_rnum_dst[2]~24_combout ))))

	.dataa(\ID|OP [1]),
	.datab(\ctrl_unit|dbus_rnum_dst[2]~22_combout ),
	.datac(\ID|OP [2]),
	.datad(\ctrl_unit|dbus_rnum_dst[2]~24_combout ),
	.cin(gnd),
	.combout(\ctrl_unit|dbus_rnum_dst[2]~36_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|dbus_rnum_dst[2]~36 .lut_mask = 16'h8580;
defparam \ctrl_unit|dbus_rnum_dst[2]~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y28_N6
cycloneive_lcell_comb \ctrl_unit|dbus_rnum_dst[2]~35 (
// Equation(s):
// \ctrl_unit|dbus_rnum_dst[2]~35_combout  = (\ctrl_unit|Selector34~0_combout  & ((\ID|OP [4] & ((\ID|OP [5]))) # (!\ID|OP [4] & (!\ctrl_unit|cex_code_ctrl|result~combout  & !\ID|OP [5]))))

	.dataa(\ctrl_unit|cex_code_ctrl|result~combout ),
	.datab(\ID|OP [4]),
	.datac(\ID|OP [5]),
	.datad(\ctrl_unit|Selector34~0_combout ),
	.cin(gnd),
	.combout(\ctrl_unit|dbus_rnum_dst[2]~35_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|dbus_rnum_dst[2]~35 .lut_mask = 16'hC100;
defparam \ctrl_unit|dbus_rnum_dst[2]~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y24_N28
cycloneive_lcell_comb \ctrl_unit|dbus_rnum_dst[2]~25 (
// Equation(s):
// \ctrl_unit|dbus_rnum_dst[2]~25_combout  = (!\ID|OP [3] & (\ctrl_unit|cpucycle [0] & ((\ctrl_unit|dbus_rnum_dst[2]~36_combout ) # (\ctrl_unit|dbus_rnum_dst[2]~35_combout ))))

	.dataa(\ID|OP [3]),
	.datab(\ctrl_unit|cpucycle [0]),
	.datac(\ctrl_unit|dbus_rnum_dst[2]~36_combout ),
	.datad(\ctrl_unit|dbus_rnum_dst[2]~35_combout ),
	.cin(gnd),
	.combout(\ctrl_unit|dbus_rnum_dst[2]~25_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|dbus_rnum_dst[2]~25 .lut_mask = 16'h4440;
defparam \ctrl_unit|dbus_rnum_dst[2]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y24_N4
cycloneive_lcell_comb \ctrl_unit|dbus_rnum_dst[2]~29 (
// Equation(s):
// \ctrl_unit|dbus_rnum_dst[2]~29_combout  = (\ID|OP [0] & ((\ID|OP [4]) # ((!\ctrl_unit|cpucycle [0] & \ID|OP [2]))))

	.dataa(\ID|OP [4]),
	.datab(\ctrl_unit|cpucycle [0]),
	.datac(\ID|OP [2]),
	.datad(\ID|OP [0]),
	.cin(gnd),
	.combout(\ctrl_unit|dbus_rnum_dst[2]~29_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|dbus_rnum_dst[2]~29 .lut_mask = 16'hBA00;
defparam \ctrl_unit|dbus_rnum_dst[2]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y24_N10
cycloneive_lcell_comb \ctrl_unit|dbus_rnum_dst[2]~28 (
// Equation(s):
// \ctrl_unit|dbus_rnum_dst[2]~28_combout  = (\ctrl_unit|cpucycle [0] & ((\ID|OP [5]) # ((\ID|OP [2] & \ID|OP [4]))))

	.dataa(\ID|OP [2]),
	.datab(\ID|OP [5]),
	.datac(\ctrl_unit|cpucycle [0]),
	.datad(\ID|OP [4]),
	.cin(gnd),
	.combout(\ctrl_unit|dbus_rnum_dst[2]~28_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|dbus_rnum_dst[2]~28 .lut_mask = 16'hE0C0;
defparam \ctrl_unit|dbus_rnum_dst[2]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y24_N6
cycloneive_lcell_comb \ctrl_unit|dbus_rnum_dst[2]~30 (
// Equation(s):
// \ctrl_unit|dbus_rnum_dst[2]~30_combout  = (\ctrl_unit|dbus_rnum_dst[2]~28_combout ) # ((\ID|OP [1] & ((\ID|OP [5]) # (\ctrl_unit|dbus_rnum_dst[2]~29_combout ))))

	.dataa(\ID|OP [1]),
	.datab(\ID|OP [5]),
	.datac(\ctrl_unit|dbus_rnum_dst[2]~29_combout ),
	.datad(\ctrl_unit|dbus_rnum_dst[2]~28_combout ),
	.cin(gnd),
	.combout(\ctrl_unit|dbus_rnum_dst[2]~30_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|dbus_rnum_dst[2]~30 .lut_mask = 16'hFFA8;
defparam \ctrl_unit|dbus_rnum_dst[2]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y24_N16
cycloneive_lcell_comb \ctrl_unit|dbus_rnum_dst[2]~31 (
// Equation(s):
// \ctrl_unit|dbus_rnum_dst[2]~31_combout  = (\ctrl_unit|dbus_rnum_dst[2]~25_combout ) # ((\ID|OP [3] & ((\ctrl_unit|dbus_rnum_dst[2]~27_combout ) # (\ctrl_unit|dbus_rnum_dst[2]~30_combout ))))

	.dataa(\ID|OP [3]),
	.datab(\ctrl_unit|dbus_rnum_dst[2]~27_combout ),
	.datac(\ctrl_unit|dbus_rnum_dst[2]~25_combout ),
	.datad(\ctrl_unit|dbus_rnum_dst[2]~30_combout ),
	.cin(gnd),
	.combout(\ctrl_unit|dbus_rnum_dst[2]~31_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|dbus_rnum_dst[2]~31 .lut_mask = 16'hFAF8;
defparam \ctrl_unit|dbus_rnum_dst[2]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y24_N22
cycloneive_lcell_comb \ctrl_unit|dbus_rnum_dst[2]~32 (
// Equation(s):
// \ctrl_unit|dbus_rnum_dst[2]~32_combout  = (!\ctrl_unit|dbus_rnum_dst[2]~17_combout  & (\ctrl_unit|data_bus_ctrl~20_combout  & ((\ctrl_unit|cpucycle [1]) # (!\ctrl_unit|dbus_rnum_dst[2]~31_combout ))))

	.dataa(\ctrl_unit|cpucycle [1]),
	.datab(\ctrl_unit|dbus_rnum_dst[2]~17_combout ),
	.datac(\ctrl_unit|dbus_rnum_dst[2]~31_combout ),
	.datad(\ctrl_unit|data_bus_ctrl~20_combout ),
	.cin(gnd),
	.combout(\ctrl_unit|dbus_rnum_dst[2]~32_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|dbus_rnum_dst[2]~32 .lut_mask = 16'h2300;
defparam \ctrl_unit|dbus_rnum_dst[2]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y24_N13
dffeas \ctrl_unit|dbus_rnum_dst[0] (
	.clk(\Clock~clkctrl_outclk ),
	.d(\ctrl_unit|Mux36~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\ctrl_unit|cpucycle [1]),
	.ena(\ctrl_unit|dbus_rnum_dst[2]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ctrl_unit|dbus_rnum_dst [0]),
	.prn(vcc));
// synopsys translate_off
defparam \ctrl_unit|dbus_rnum_dst[0] .is_wysiwyg = "true";
defparam \ctrl_unit|dbus_rnum_dst[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y20_N30
cycloneive_lcell_comb \Decoder0~1 (
// Equation(s):
// \Decoder0~1_combout  = (\ctrl_unit|dbus_rnum_dst [2] & (!\ctrl_unit|dbus_rnum_dst [0] & (!\ctrl_unit|dbus_rnum_dst [1] & !\ctrl_unit|dbus_rnum_dst [4])))

	.dataa(\ctrl_unit|dbus_rnum_dst [2]),
	.datab(\ctrl_unit|dbus_rnum_dst [0]),
	.datac(\ctrl_unit|dbus_rnum_dst [1]),
	.datad(\ctrl_unit|dbus_rnum_dst [4]),
	.cin(gnd),
	.combout(\Decoder0~1_combout ),
	.cout());
// synopsys translate_off
defparam \Decoder0~1 .lut_mask = 16'h0002;
defparam \Decoder0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y21_N26
cycloneive_lcell_comb \reg_file[12][8]~65 (
// Equation(s):
// \reg_file[12][8]~65_combout  = (\reg_file[12][0]~39_combout  & (!\ctrl_unit|data_bus_ctrl [4] & \Decoder0~1_combout ))

	.dataa(\reg_file[12][0]~39_combout ),
	.datab(\ctrl_unit|data_bus_ctrl [4]),
	.datac(gnd),
	.datad(\Decoder0~1_combout ),
	.cin(gnd),
	.combout(\reg_file[12][8]~65_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file[12][8]~65 .lut_mask = 16'h2200;
defparam \reg_file[12][8]~65 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y21_N21
dffeas \reg_file[12][13] (
	.clk(!\Clock~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg_file~34_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file[12][8]~65_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file[12][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file[12][13] .is_wysiwyg = "true";
defparam \reg_file[12][13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y19_N12
cycloneive_lcell_comb \Mux34~0 (
// Equation(s):
// \Mux34~0_combout  = (\ctrl_unit|alu_rnum_dst [0] & (((\reg_file[9][13]~q ) # (\ctrl_unit|alu_rnum_dst [2])))) # (!\ctrl_unit|alu_rnum_dst [0] & (\reg_file[8][13]~q  & ((!\ctrl_unit|alu_rnum_dst [2]))))

	.dataa(\reg_file[8][13]~q ),
	.datab(\reg_file[9][13]~q ),
	.datac(\ctrl_unit|alu_rnum_dst [0]),
	.datad(\ctrl_unit|alu_rnum_dst [2]),
	.cin(gnd),
	.combout(\Mux34~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux34~0 .lut_mask = 16'hF0CA;
defparam \Mux34~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y19_N26
cycloneive_lcell_comb \Mux34~1 (
// Equation(s):
// \Mux34~1_combout  = (\ctrl_unit|alu_rnum_dst [2] & ((\Mux34~0_combout  & ((\reg_file[13][13]~q ))) # (!\Mux34~0_combout  & (\reg_file[12][13]~q )))) # (!\ctrl_unit|alu_rnum_dst [2] & (((\Mux34~0_combout ))))

	.dataa(\reg_file[12][13]~q ),
	.datab(\ctrl_unit|alu_rnum_dst [2]),
	.datac(\reg_file[13][13]~q ),
	.datad(\Mux34~0_combout ),
	.cin(gnd),
	.combout(\Mux34~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux34~1 .lut_mask = 16'hF388;
defparam \Mux34~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y19_N28
cycloneive_lcell_comb \Mux34~4 (
// Equation(s):
// \Mux34~4_combout  = (\ctrl_unit|alu_rnum_dst [0] & (((\reg_file[1][13]~q ) # (\ctrl_unit|alu_rnum_dst [2])))) # (!\ctrl_unit|alu_rnum_dst [0] & (\reg_file[0][13]~q  & ((!\ctrl_unit|alu_rnum_dst [2]))))

	.dataa(\reg_file[0][13]~q ),
	.datab(\reg_file[1][13]~q ),
	.datac(\ctrl_unit|alu_rnum_dst [0]),
	.datad(\ctrl_unit|alu_rnum_dst [2]),
	.cin(gnd),
	.combout(\Mux34~4_combout ),
	.cout());
// synopsys translate_off
defparam \Mux34~4 .lut_mask = 16'hF0CA;
defparam \Mux34~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y19_N22
cycloneive_lcell_comb \Mux34~5 (
// Equation(s):
// \Mux34~5_combout  = (\Mux34~4_combout  & ((\reg_file[5][13]~q ) # ((!\ctrl_unit|alu_rnum_dst [2])))) # (!\Mux34~4_combout  & (((\reg_file[4][13]~q  & \ctrl_unit|alu_rnum_dst [2]))))

	.dataa(\reg_file[5][13]~q ),
	.datab(\Mux34~4_combout ),
	.datac(\reg_file[4][13]~q ),
	.datad(\ctrl_unit|alu_rnum_dst [2]),
	.cin(gnd),
	.combout(\Mux34~5_combout ),
	.cout());
// synopsys translate_off
defparam \Mux34~5 .lut_mask = 16'hB8CC;
defparam \Mux34~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y19_N2
cycloneive_lcell_comb \Mux34~2 (
// Equation(s):
// \Mux34~2_combout  = (\ctrl_unit|alu_rnum_dst [0] & (((\ctrl_unit|alu_rnum_dst [2])))) # (!\ctrl_unit|alu_rnum_dst [0] & ((\ctrl_unit|alu_rnum_dst [2] & ((\reg_file[6][13]~q ))) # (!\ctrl_unit|alu_rnum_dst [2] & (\reg_file[2][13]~q ))))

	.dataa(\reg_file[2][13]~q ),
	.datab(\reg_file[6][13]~q ),
	.datac(\ctrl_unit|alu_rnum_dst [0]),
	.datad(\ctrl_unit|alu_rnum_dst [2]),
	.cin(gnd),
	.combout(\Mux34~2_combout ),
	.cout());
// synopsys translate_off
defparam \Mux34~2 .lut_mask = 16'hFC0A;
defparam \Mux34~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y19_N14
cycloneive_lcell_comb \Mux34~3 (
// Equation(s):
// \Mux34~3_combout  = (\ctrl_unit|alu_rnum_dst [0] & ((\Mux34~2_combout  & ((\reg_file[7][13]~q ))) # (!\Mux34~2_combout  & (\reg_file[3][13]~q )))) # (!\ctrl_unit|alu_rnum_dst [0] & (((\Mux34~2_combout ))))

	.dataa(\ctrl_unit|alu_rnum_dst [0]),
	.datab(\reg_file[3][13]~q ),
	.datac(\reg_file[7][13]~q ),
	.datad(\Mux34~2_combout ),
	.cin(gnd),
	.combout(\Mux34~3_combout ),
	.cout());
// synopsys translate_off
defparam \Mux34~3 .lut_mask = 16'hF588;
defparam \Mux34~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y19_N24
cycloneive_lcell_comb \Mux34~6 (
// Equation(s):
// \Mux34~6_combout  = (\ctrl_unit|alu_rnum_dst [1] & ((\ctrl_unit|alu_rnum_dst [3]) # ((\Mux34~3_combout )))) # (!\ctrl_unit|alu_rnum_dst [1] & (!\ctrl_unit|alu_rnum_dst [3] & (\Mux34~5_combout )))

	.dataa(\ctrl_unit|alu_rnum_dst [1]),
	.datab(\ctrl_unit|alu_rnum_dst [3]),
	.datac(\Mux34~5_combout ),
	.datad(\Mux34~3_combout ),
	.cin(gnd),
	.combout(\Mux34~6_combout ),
	.cout());
// synopsys translate_off
defparam \Mux34~6 .lut_mask = 16'hBA98;
defparam \Mux34~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y19_N30
cycloneive_lcell_comb \Mux34~7 (
// Equation(s):
// \Mux34~7_combout  = (\ctrl_unit|alu_rnum_dst [0] & (((\ctrl_unit|alu_rnum_dst [2])))) # (!\ctrl_unit|alu_rnum_dst [0] & ((\ctrl_unit|alu_rnum_dst [2] & ((\reg_file[14][13]~q ))) # (!\ctrl_unit|alu_rnum_dst [2] & (\reg_file[10][13]~q ))))

	.dataa(\reg_file[10][13]~q ),
	.datab(\reg_file[14][13]~q ),
	.datac(\ctrl_unit|alu_rnum_dst [0]),
	.datad(\ctrl_unit|alu_rnum_dst [2]),
	.cin(gnd),
	.combout(\Mux34~7_combout ),
	.cout());
// synopsys translate_off
defparam \Mux34~7 .lut_mask = 16'hFC0A;
defparam \Mux34~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y19_N16
cycloneive_lcell_comb \Mux34~8 (
// Equation(s):
// \Mux34~8_combout  = (\ctrl_unit|alu_rnum_dst [0] & ((\Mux34~7_combout  & ((\reg_file[15][13]~q ))) # (!\Mux34~7_combout  & (\reg_file[11][13]~q )))) # (!\ctrl_unit|alu_rnum_dst [0] & (((\Mux34~7_combout ))))

	.dataa(\reg_file[11][13]~q ),
	.datab(\ctrl_unit|alu_rnum_dst [0]),
	.datac(\Mux34~7_combout ),
	.datad(\reg_file[15][13]~q ),
	.cin(gnd),
	.combout(\Mux34~8_combout ),
	.cout());
// synopsys translate_off
defparam \Mux34~8 .lut_mask = 16'hF838;
defparam \Mux34~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y19_N6
cycloneive_lcell_comb \Mux34~9 (
// Equation(s):
// \Mux34~9_combout  = (\Mux34~6_combout  & (((\Mux34~8_combout ) # (!\ctrl_unit|alu_rnum_dst [3])))) # (!\Mux34~6_combout  & (\Mux34~1_combout  & (\ctrl_unit|alu_rnum_dst [3])))

	.dataa(\Mux34~1_combout ),
	.datab(\Mux34~6_combout ),
	.datac(\ctrl_unit|alu_rnum_dst [3]),
	.datad(\Mux34~8_combout ),
	.cin(gnd),
	.combout(\Mux34~9_combout ),
	.cout());
// synopsys translate_off
defparam \Mux34~9 .lut_mask = 16'hEC2C;
defparam \Mux34~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y27_N16
cycloneive_lcell_comb \arithmetic_logic_unit|Mux6~0 (
// Equation(s):
// \arithmetic_logic_unit|Mux6~0_combout  = (\Mux47~9_combout  & (\arithmetic_logic_unit|ShiftLeft0~8_combout  & ((\arithmetic_logic_unit|Reg3[10]~14_combout ) # (\s_bus[13]~154_combout ))))

	.dataa(\arithmetic_logic_unit|Reg3[10]~14_combout ),
	.datab(\Mux47~9_combout ),
	.datac(\s_bus[13]~154_combout ),
	.datad(\arithmetic_logic_unit|ShiftLeft0~8_combout ),
	.cin(gnd),
	.combout(\arithmetic_logic_unit|Mux6~0_combout ),
	.cout());
// synopsys translate_off
defparam \arithmetic_logic_unit|Mux6~0 .lut_mask = 16'hC800;
defparam \arithmetic_logic_unit|Mux6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y27_N2
cycloneive_lcell_comb \arithmetic_logic_unit|Mux6~1 (
// Equation(s):
// \arithmetic_logic_unit|Mux6~1_combout  = (\arithmetic_logic_unit|Reg3[10]~42_combout  & (((!\s_bus[13]~154_combout  & \arithmetic_logic_unit|Mux6~0_combout )))) # (!\arithmetic_logic_unit|Reg3[10]~42_combout  & ((\s_bus[13]~154_combout  & 
// ((\arithmetic_logic_unit|Mux6~0_combout ))) # (!\s_bus[13]~154_combout  & (\Mux34~9_combout ))))

	.dataa(\arithmetic_logic_unit|Reg3[10]~42_combout ),
	.datab(\Mux34~9_combout ),
	.datac(\s_bus[13]~154_combout ),
	.datad(\arithmetic_logic_unit|Mux6~0_combout ),
	.cin(gnd),
	.combout(\arithmetic_logic_unit|Mux6~1_combout ),
	.cout());
// synopsys translate_off
defparam \arithmetic_logic_unit|Mux6~1 .lut_mask = 16'h5E04;
defparam \arithmetic_logic_unit|Mux6~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y27_N4
cycloneive_lcell_comb \arithmetic_logic_unit|Mux6~2 (
// Equation(s):
// \arithmetic_logic_unit|Mux6~2_combout  = (\arithmetic_logic_unit|Mux6~1_combout  & (!\arithmetic_logic_unit|Reg3[10]~53_combout )) # (!\arithmetic_logic_unit|Mux6~1_combout  & ((\s_bus[13]~154_combout )))

	.dataa(gnd),
	.datab(\arithmetic_logic_unit|Reg3[10]~53_combout ),
	.datac(\s_bus[13]~154_combout ),
	.datad(\arithmetic_logic_unit|Mux6~1_combout ),
	.cin(gnd),
	.combout(\arithmetic_logic_unit|Mux6~2_combout ),
	.cout());
// synopsys translate_off
defparam \arithmetic_logic_unit|Mux6~2 .lut_mask = 16'h33F0;
defparam \arithmetic_logic_unit|Mux6~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y27_N26
cycloneive_lcell_comb \arithmetic_logic_unit|Reg3~70 (
// Equation(s):
// \arithmetic_logic_unit|Reg3~70_combout  = (\Mux47~9_combout  & (\s_bus[13]~154_combout  & \arithmetic_logic_unit|ShiftLeft0~8_combout ))

	.dataa(gnd),
	.datab(\Mux47~9_combout ),
	.datac(\s_bus[13]~154_combout ),
	.datad(\arithmetic_logic_unit|ShiftLeft0~8_combout ),
	.cin(gnd),
	.combout(\arithmetic_logic_unit|Reg3~70_combout ),
	.cout());
// synopsys translate_off
defparam \arithmetic_logic_unit|Reg3~70 .lut_mask = 16'hC000;
defparam \arithmetic_logic_unit|Reg3~70 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y27_N18
cycloneive_lcell_comb \arithmetic_logic_unit|Mux6~3 (
// Equation(s):
// \arithmetic_logic_unit|Mux6~3_combout  = (\arithmetic_logic_unit|Reg3[12]~47_combout  & (((!\arithmetic_logic_unit|Reg3[10]~54_combout )))) # (!\arithmetic_logic_unit|Reg3[12]~47_combout  & ((\arithmetic_logic_unit|Reg3[10]~54_combout  & 
// ((\s_bus[14]~165_combout ))) # (!\arithmetic_logic_unit|Reg3[10]~54_combout  & (\arithmetic_logic_unit|Add11~26_combout ))))

	.dataa(\arithmetic_logic_unit|Add11~26_combout ),
	.datab(\arithmetic_logic_unit|Reg3[12]~47_combout ),
	.datac(\arithmetic_logic_unit|Reg3[10]~54_combout ),
	.datad(\s_bus[14]~165_combout ),
	.cin(gnd),
	.combout(\arithmetic_logic_unit|Mux6~3_combout ),
	.cout());
// synopsys translate_off
defparam \arithmetic_logic_unit|Mux6~3 .lut_mask = 16'h3E0E;
defparam \arithmetic_logic_unit|Mux6~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y27_N20
cycloneive_lcell_comb \arithmetic_logic_unit|Mux6~4 (
// Equation(s):
// \arithmetic_logic_unit|Mux6~4_combout  = (\arithmetic_logic_unit|Reg3[10]~77_combout  & ((\arithmetic_logic_unit|Mux6~3_combout  & (\arithmetic_logic_unit|Mux6~2_combout )) # (!\arithmetic_logic_unit|Mux6~3_combout  & 
// ((\arithmetic_logic_unit|Reg3~70_combout ))))) # (!\arithmetic_logic_unit|Reg3[10]~77_combout  & (((\arithmetic_logic_unit|Mux6~3_combout ))))

	.dataa(\arithmetic_logic_unit|Reg3[10]~77_combout ),
	.datab(\arithmetic_logic_unit|Mux6~2_combout ),
	.datac(\arithmetic_logic_unit|Reg3~70_combout ),
	.datad(\arithmetic_logic_unit|Mux6~3_combout ),
	.cin(gnd),
	.combout(\arithmetic_logic_unit|Mux6~4_combout ),
	.cout());
// synopsys translate_off
defparam \arithmetic_logic_unit|Mux6~4 .lut_mask = 16'hDDA0;
defparam \arithmetic_logic_unit|Mux6~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y27_N28
cycloneive_lcell_comb \arithmetic_logic_unit|Reg3~71 (
// Equation(s):
// \arithmetic_logic_unit|Reg3~71_combout  = \s_bus[13]~154_combout  $ (\Mux34~9_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\s_bus[13]~154_combout ),
	.datad(\Mux34~9_combout ),
	.cin(gnd),
	.combout(\arithmetic_logic_unit|Reg3~71_combout ),
	.cout());
// synopsys translate_off
defparam \arithmetic_logic_unit|Reg3~71 .lut_mask = 16'h0FF0;
defparam \arithmetic_logic_unit|Reg3~71 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y27_N14
cycloneive_lcell_comb \arithmetic_logic_unit|Mux6~5 (
// Equation(s):
// \arithmetic_logic_unit|Mux6~5_combout  = (\ctrl_unit|alu_op [2] & ((\arithmetic_logic_unit|Reg3[12]~25_combout  & ((\arithmetic_logic_unit|Reg3~71_combout ))) # (!\arithmetic_logic_unit|Reg3[12]~25_combout  & (\arithmetic_logic_unit|Add4~26_combout )))) # 
// (!\ctrl_unit|alu_op [2] & (!\arithmetic_logic_unit|Reg3[12]~25_combout ))

	.dataa(\ctrl_unit|alu_op [2]),
	.datab(\arithmetic_logic_unit|Reg3[12]~25_combout ),
	.datac(\arithmetic_logic_unit|Add4~26_combout ),
	.datad(\arithmetic_logic_unit|Reg3~71_combout ),
	.cin(gnd),
	.combout(\arithmetic_logic_unit|Mux6~5_combout ),
	.cout());
// synopsys translate_off
defparam \arithmetic_logic_unit|Mux6~5 .lut_mask = 16'hB931;
defparam \arithmetic_logic_unit|Mux6~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y27_N16
cycloneive_lcell_comb \arithmetic_logic_unit|Mux6~6 (
// Equation(s):
// \arithmetic_logic_unit|Mux6~6_combout  = (\arithmetic_logic_unit|Reg3[12]~26_combout  & (((\arithmetic_logic_unit|Mux6~5_combout )))) # (!\arithmetic_logic_unit|Reg3[12]~26_combout  & ((\arithmetic_logic_unit|Mux6~5_combout  & 
// (\arithmetic_logic_unit|sum1[13]~18_combout )) # (!\arithmetic_logic_unit|Mux6~5_combout  & ((\arithmetic_logic_unit|Add1~26_combout )))))

	.dataa(\arithmetic_logic_unit|sum1[13]~18_combout ),
	.datab(\arithmetic_logic_unit|Reg3[12]~26_combout ),
	.datac(\arithmetic_logic_unit|Mux6~5_combout ),
	.datad(\arithmetic_logic_unit|Add1~26_combout ),
	.cin(gnd),
	.combout(\arithmetic_logic_unit|Mux6~6_combout ),
	.cout());
// synopsys translate_off
defparam \arithmetic_logic_unit|Mux6~6 .lut_mask = 16'hE3E0;
defparam \arithmetic_logic_unit|Mux6~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y27_N10
cycloneive_lcell_comb \arithmetic_logic_unit|Mux6~7 (
// Equation(s):
// \arithmetic_logic_unit|Mux6~7_combout  = (\arithmetic_logic_unit|Reg3[12]~66_combout  & ((\arithmetic_logic_unit|Reg3[12]~68_combout ) # ((\arithmetic_logic_unit|Mux6~4_combout )))) # (!\arithmetic_logic_unit|Reg3[12]~66_combout  & 
// (!\arithmetic_logic_unit|Reg3[12]~68_combout  & ((\arithmetic_logic_unit|Mux6~6_combout ))))

	.dataa(\arithmetic_logic_unit|Reg3[12]~66_combout ),
	.datab(\arithmetic_logic_unit|Reg3[12]~68_combout ),
	.datac(\arithmetic_logic_unit|Mux6~4_combout ),
	.datad(\arithmetic_logic_unit|Mux6~6_combout ),
	.cin(gnd),
	.combout(\arithmetic_logic_unit|Mux6~7_combout ),
	.cout());
// synopsys translate_off
defparam \arithmetic_logic_unit|Mux6~7 .lut_mask = 16'hB9A8;
defparam \arithmetic_logic_unit|Mux6~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y27_N22
cycloneive_lcell_comb \arithmetic_logic_unit|Mux6~8 (
// Equation(s):
// \arithmetic_logic_unit|Mux6~8_combout  = (\arithmetic_logic_unit|Reg3[12]~68_combout  & (\s_bus[13]~154_combout  & ((\Mux34~9_combout ) # (\arithmetic_logic_unit|Mux6~7_combout )))) # (!\arithmetic_logic_unit|Reg3[12]~68_combout  & 
// (((\arithmetic_logic_unit|Mux6~7_combout ))))

	.dataa(\Mux34~9_combout ),
	.datab(\s_bus[13]~154_combout ),
	.datac(\arithmetic_logic_unit|Reg3[12]~68_combout ),
	.datad(\arithmetic_logic_unit|Mux6~7_combout ),
	.cin(gnd),
	.combout(\arithmetic_logic_unit|Mux6~8_combout ),
	.cout());
// synopsys translate_off
defparam \arithmetic_logic_unit|Mux6~8 .lut_mask = 16'hCF80;
defparam \arithmetic_logic_unit|Mux6~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X82_Y27_N23
dffeas \arithmetic_logic_unit|Reg3[13] (
	.clk(\ctrl_unit|enables[15]~clkctrl_outclk ),
	.d(\arithmetic_logic_unit|Mux6~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\arithmetic_logic_unit|Reg3[10]~59_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\arithmetic_logic_unit|Reg3 [13]),
	.prn(vcc));
// synopsys translate_off
defparam \arithmetic_logic_unit|Reg3[13] .is_wysiwyg = "true";
defparam \arithmetic_logic_unit|Reg3[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y25_N14
cycloneive_lcell_comb \arithmetic_logic_unit|result[13]~feeder (
// Equation(s):
// \arithmetic_logic_unit|result[13]~feeder_combout  = \arithmetic_logic_unit|Reg3 [13]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\arithmetic_logic_unit|Reg3 [13]),
	.cin(gnd),
	.combout(\arithmetic_logic_unit|result[13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \arithmetic_logic_unit|result[13]~feeder .lut_mask = 16'hFF00;
defparam \arithmetic_logic_unit|result[13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y25_N15
dffeas \arithmetic_logic_unit|result[13] (
	.clk(\ctrl_unit|enables[15]~clkctrl_outclk ),
	.d(\arithmetic_logic_unit|result[13]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\arithmetic_logic_unit|result [13]),
	.prn(vcc));
// synopsys translate_off
defparam \arithmetic_logic_unit|result[13] .is_wysiwyg = "true";
defparam \arithmetic_logic_unit|result[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y25_N20
cycloneive_lcell_comb \byte_manipulator|Mux10~0 (
// Equation(s):
// \byte_manipulator|Mux10~0_combout  = (\ctrl_unit|bm_op [1] & ((\byte_manipulator|dst_val [13]) # (!\ctrl_unit|bm_op [0]))) # (!\ctrl_unit|bm_op [1] & (\byte_manipulator|dst_val [13] & !\ctrl_unit|bm_op [0]))

	.dataa(gnd),
	.datab(\ctrl_unit|bm_op [1]),
	.datac(\byte_manipulator|dst_val [13]),
	.datad(\ctrl_unit|bm_op [0]),
	.cin(gnd),
	.combout(\byte_manipulator|Mux10~0_combout ),
	.cout());
// synopsys translate_off
defparam \byte_manipulator|Mux10~0 .lut_mask = 16'hC0FC;
defparam \byte_manipulator|Mux10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y25_N21
dffeas \byte_manipulator|dst_out[13] (
	.clk(\ctrl_unit|enables[12]~clkctrl_outclk ),
	.d(\byte_manipulator|Mux10~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\byte_manipulator|dst_out[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\byte_manipulator|dst_out [13]),
	.prn(vcc));
// synopsys translate_off
defparam \byte_manipulator|dst_out[13] .is_wysiwyg = "true";
defparam \byte_manipulator|dst_out[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y25_N30
cycloneive_lcell_comb \reg_file~33 (
// Equation(s):
// \reg_file~33_combout  = (\reg_file~2_combout  & (((\byte_manipulator|dst_out [13] & \reg_file~1_combout )))) # (!\reg_file~2_combout  & ((\arithmetic_logic_unit|result [13]) # ((!\reg_file~1_combout ))))

	.dataa(\arithmetic_logic_unit|result [13]),
	.datab(\byte_manipulator|dst_out [13]),
	.datac(\reg_file~2_combout ),
	.datad(\reg_file~1_combout ),
	.cin(gnd),
	.combout(\reg_file~33_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file~33 .lut_mask = 16'hCA0F;
defparam \reg_file~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y25_N0
cycloneive_lcell_comb \reg_file~34 (
// Equation(s):
// \reg_file~34_combout  = (\reg_file~0_combout  & ((\reg_file~33_combout  & ((mdr[13]))) # (!\reg_file~33_combout  & (\instr_reg[13]~0_combout )))) # (!\reg_file~0_combout  & (((\reg_file~33_combout ))))

	.dataa(\reg_file~0_combout ),
	.datab(\instr_reg[13]~0_combout ),
	.datac(\reg_file~33_combout ),
	.datad(mdr[13]),
	.cin(gnd),
	.combout(\reg_file~34_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file~34 .lut_mask = 16'hF858;
defparam \reg_file~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y19_N14
cycloneive_lcell_comb \reg_file[16][13]~feeder (
// Equation(s):
// \reg_file[16][13]~feeder_combout  = \reg_file~34_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\reg_file~34_combout ),
	.cin(gnd),
	.combout(\reg_file[16][13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file[16][13]~feeder .lut_mask = 16'hFF00;
defparam \reg_file[16][13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y19_N15
dffeas \reg_file[16][13] (
	.clk(!\Clock~clkctrl_outclk ),
	.d(\reg_file[16][13]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file[16][8]~74_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file[16][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file[16][13] .is_wysiwyg = "true";
defparam \reg_file[16][13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y19_N30
cycloneive_lcell_comb \Mux98~0 (
// Equation(s):
// \Mux98~0_combout  = (\ctrl_unit|dbus_rnum_src [1] & (((\reg_file[10][13]~q ) # (\ctrl_unit|dbus_rnum_src [0])))) # (!\ctrl_unit|dbus_rnum_src [1] & (\reg_file[8][13]~q  & ((!\ctrl_unit|dbus_rnum_src [0]))))

	.dataa(\reg_file[8][13]~q ),
	.datab(\reg_file[10][13]~q ),
	.datac(\ctrl_unit|dbus_rnum_src [1]),
	.datad(\ctrl_unit|dbus_rnum_src [0]),
	.cin(gnd),
	.combout(\Mux98~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux98~0 .lut_mask = 16'hF0CA;
defparam \Mux98~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y19_N24
cycloneive_lcell_comb \Mux98~1 (
// Equation(s):
// \Mux98~1_combout  = (\Mux98~0_combout  & ((\reg_file[11][13]~q ) # ((!\ctrl_unit|dbus_rnum_src [0])))) # (!\Mux98~0_combout  & (((\reg_file[9][13]~q  & \ctrl_unit|dbus_rnum_src [0]))))

	.dataa(\reg_file[11][13]~q ),
	.datab(\reg_file[9][13]~q ),
	.datac(\Mux98~0_combout ),
	.datad(\ctrl_unit|dbus_rnum_src [0]),
	.cin(gnd),
	.combout(\Mux98~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux98~1 .lut_mask = 16'hACF0;
defparam \Mux98~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y19_N28
cycloneive_lcell_comb \Mux98~7 (
// Equation(s):
// \Mux98~7_combout  = (\ctrl_unit|dbus_rnum_src [1] & (((\ctrl_unit|dbus_rnum_src [0])))) # (!\ctrl_unit|dbus_rnum_src [1] & ((\ctrl_unit|dbus_rnum_src [0] & (\reg_file[13][13]~q )) # (!\ctrl_unit|dbus_rnum_src [0] & ((\reg_file[12][13]~q )))))

	.dataa(\ctrl_unit|dbus_rnum_src [1]),
	.datab(\reg_file[13][13]~q ),
	.datac(\reg_file[12][13]~q ),
	.datad(\ctrl_unit|dbus_rnum_src [0]),
	.cin(gnd),
	.combout(\Mux98~7_combout ),
	.cout());
// synopsys translate_off
defparam \Mux98~7 .lut_mask = 16'hEE50;
defparam \Mux98~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y19_N26
cycloneive_lcell_comb \Mux98~8 (
// Equation(s):
// \Mux98~8_combout  = (\ctrl_unit|dbus_rnum_src [1] & ((\Mux98~7_combout  & ((\reg_file[15][13]~q ))) # (!\Mux98~7_combout  & (\reg_file[14][13]~q )))) # (!\ctrl_unit|dbus_rnum_src [1] & (((\Mux98~7_combout ))))

	.dataa(\reg_file[14][13]~q ),
	.datab(\reg_file[15][13]~q ),
	.datac(\ctrl_unit|dbus_rnum_src [1]),
	.datad(\Mux98~7_combout ),
	.cin(gnd),
	.combout(\Mux98~8_combout ),
	.cout());
// synopsys translate_off
defparam \Mux98~8 .lut_mask = 16'hCFA0;
defparam \Mux98~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y19_N18
cycloneive_lcell_comb \Mux98~4 (
// Equation(s):
// \Mux98~4_combout  = (\ctrl_unit|dbus_rnum_src [1] & (((\reg_file[2][13]~q ) # (\ctrl_unit|dbus_rnum_src [0])))) # (!\ctrl_unit|dbus_rnum_src [1] & (\reg_file[0][13]~q  & ((!\ctrl_unit|dbus_rnum_src [0]))))

	.dataa(\reg_file[0][13]~q ),
	.datab(\reg_file[2][13]~q ),
	.datac(\ctrl_unit|dbus_rnum_src [1]),
	.datad(\ctrl_unit|dbus_rnum_src [0]),
	.cin(gnd),
	.combout(\Mux98~4_combout ),
	.cout());
// synopsys translate_off
defparam \Mux98~4 .lut_mask = 16'hF0CA;
defparam \Mux98~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y19_N4
cycloneive_lcell_comb \Mux98~5 (
// Equation(s):
// \Mux98~5_combout  = (\ctrl_unit|dbus_rnum_src [0] & ((\Mux98~4_combout  & (\reg_file[3][13]~q )) # (!\Mux98~4_combout  & ((\reg_file[1][13]~q ))))) # (!\ctrl_unit|dbus_rnum_src [0] & (((\Mux98~4_combout ))))

	.dataa(\reg_file[3][13]~q ),
	.datab(\reg_file[1][13]~q ),
	.datac(\ctrl_unit|dbus_rnum_src [0]),
	.datad(\Mux98~4_combout ),
	.cin(gnd),
	.combout(\Mux98~5_combout ),
	.cout());
// synopsys translate_off
defparam \Mux98~5 .lut_mask = 16'hAFC0;
defparam \Mux98~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y19_N2
cycloneive_lcell_comb \Mux98~2 (
// Equation(s):
// \Mux98~2_combout  = (\ctrl_unit|dbus_rnum_src [1] & (((\ctrl_unit|dbus_rnum_src [0])))) # (!\ctrl_unit|dbus_rnum_src [1] & ((\ctrl_unit|dbus_rnum_src [0] & (\reg_file[5][13]~q )) # (!\ctrl_unit|dbus_rnum_src [0] & ((\reg_file[4][13]~q )))))

	.dataa(\ctrl_unit|dbus_rnum_src [1]),
	.datab(\reg_file[5][13]~q ),
	.datac(\reg_file[4][13]~q ),
	.datad(\ctrl_unit|dbus_rnum_src [0]),
	.cin(gnd),
	.combout(\Mux98~2_combout ),
	.cout());
// synopsys translate_off
defparam \Mux98~2 .lut_mask = 16'hEE50;
defparam \Mux98~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y19_N0
cycloneive_lcell_comb \Mux98~3 (
// Equation(s):
// \Mux98~3_combout  = (\ctrl_unit|dbus_rnum_src [1] & ((\Mux98~2_combout  & ((\reg_file[7][13]~q ))) # (!\Mux98~2_combout  & (\reg_file[6][13]~q )))) # (!\ctrl_unit|dbus_rnum_src [1] & (((\Mux98~2_combout ))))

	.dataa(\reg_file[6][13]~q ),
	.datab(\reg_file[7][13]~q ),
	.datac(\ctrl_unit|dbus_rnum_src [1]),
	.datad(\Mux98~2_combout ),
	.cin(gnd),
	.combout(\Mux98~3_combout ),
	.cout());
// synopsys translate_off
defparam \Mux98~3 .lut_mask = 16'hCFA0;
defparam \Mux98~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y19_N10
cycloneive_lcell_comb \Mux98~6 (
// Equation(s):
// \Mux98~6_combout  = (\ctrl_unit|dbus_rnum_src [3] & (\ctrl_unit|dbus_rnum_src [2])) # (!\ctrl_unit|dbus_rnum_src [3] & ((\ctrl_unit|dbus_rnum_src [2] & ((\Mux98~3_combout ))) # (!\ctrl_unit|dbus_rnum_src [2] & (\Mux98~5_combout ))))

	.dataa(\ctrl_unit|dbus_rnum_src [3]),
	.datab(\ctrl_unit|dbus_rnum_src [2]),
	.datac(\Mux98~5_combout ),
	.datad(\Mux98~3_combout ),
	.cin(gnd),
	.combout(\Mux98~6_combout ),
	.cout());
// synopsys translate_off
defparam \Mux98~6 .lut_mask = 16'hDC98;
defparam \Mux98~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y19_N8
cycloneive_lcell_comb \Mux98~9 (
// Equation(s):
// \Mux98~9_combout  = (\ctrl_unit|dbus_rnum_src [3] & ((\Mux98~6_combout  & ((\Mux98~8_combout ))) # (!\Mux98~6_combout  & (\Mux98~1_combout )))) # (!\ctrl_unit|dbus_rnum_src [3] & (((\Mux98~6_combout ))))

	.dataa(\ctrl_unit|dbus_rnum_src [3]),
	.datab(\Mux98~1_combout ),
	.datac(\Mux98~8_combout ),
	.datad(\Mux98~6_combout ),
	.cin(gnd),
	.combout(\Mux98~9_combout ),
	.cout());
// synopsys translate_off
defparam \Mux98~9 .lut_mask = 16'hF588;
defparam \Mux98~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y25_N6
cycloneive_lcell_comb \instr_reg[13]~0 (
// Equation(s):
// \instr_reg[13]~0_combout  = (\ctrl_unit|dbus_rnum_src [4] & (\reg_file[16][13]~q )) # (!\ctrl_unit|dbus_rnum_src [4] & ((\Mux98~9_combout )))

	.dataa(\ctrl_unit|dbus_rnum_src [4]),
	.datab(\reg_file[16][13]~q ),
	.datac(gnd),
	.datad(\Mux98~9_combout ),
	.cin(gnd),
	.combout(\instr_reg[13]~0_combout ),
	.cout());
// synopsys translate_off
defparam \instr_reg[13]~0 .lut_mask = 16'hDD88;
defparam \instr_reg[13]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y25_N7
dffeas \instr_reg[13] (
	.clk(!\Clock~clkctrl_outclk ),
	.d(\instr_reg[13]~0_combout ),
	.asdata(mdr[13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\reg_file~71_combout ),
	.ena(\instr_reg[13]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(instr_reg[13]),
	.prn(vcc));
// synopsys translate_off
defparam \instr_reg[13] .is_wysiwyg = "true";
defparam \instr_reg[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y26_N10
cycloneive_lcell_comb \ID|Decoder4~1 (
// Equation(s):
// \ID|Decoder4~1_combout  = (instr_reg[13] & (instr_reg[14] & !instr_reg[15]))

	.dataa(instr_reg[13]),
	.datab(instr_reg[14]),
	.datac(gnd),
	.datad(instr_reg[15]),
	.cin(gnd),
	.combout(\ID|Decoder4~1_combout ),
	.cout());
// synopsys translate_off
defparam \ID|Decoder4~1 .lut_mask = 16'h0088;
defparam \ID|Decoder4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y26_N5
dffeas \ID|ImByte[3] (
	.clk(\ctrl_unit|enables[14]~clkctrl_outclk ),
	.d(\ID|ImByte[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ID|Decoder4~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ID|ImByte [3]),
	.prn(vcc));
// synopsys translate_off
defparam \ID|ImByte[3] .is_wysiwyg = "true";
defparam \ID|ImByte[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y26_N6
cycloneive_lcell_comb \byte_manipulator|dst_val[11]~feeder (
// Equation(s):
// \byte_manipulator|dst_val[11]~feeder_combout  = \ID|ImByte [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(\ID|ImByte [3]),
	.datad(gnd),
	.cin(gnd),
	.combout(\byte_manipulator|dst_val[11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \byte_manipulator|dst_val[11]~feeder .lut_mask = 16'hF0F0;
defparam \byte_manipulator|dst_val[11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y26_N7
dffeas \byte_manipulator|dst_val[11] (
	.clk(\ctrl_unit|enables[12]~clkctrl_outclk ),
	.d(\byte_manipulator|dst_val[11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\byte_manipulator|dst_val~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\byte_manipulator|dst_val [11]),
	.prn(vcc));
// synopsys translate_off
defparam \byte_manipulator|dst_val[11] .is_wysiwyg = "true";
defparam \byte_manipulator|dst_val[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y25_N16
cycloneive_lcell_comb \byte_manipulator|Mux12~0 (
// Equation(s):
// \byte_manipulator|Mux12~0_combout  = (\ctrl_unit|bm_op [0] & (\byte_manipulator|dst_val [11] & \ctrl_unit|bm_op [1])) # (!\ctrl_unit|bm_op [0] & ((\byte_manipulator|dst_val [11]) # (\ctrl_unit|bm_op [1])))

	.dataa(\ctrl_unit|bm_op [0]),
	.datab(gnd),
	.datac(\byte_manipulator|dst_val [11]),
	.datad(\ctrl_unit|bm_op [1]),
	.cin(gnd),
	.combout(\byte_manipulator|Mux12~0_combout ),
	.cout());
// synopsys translate_off
defparam \byte_manipulator|Mux12~0 .lut_mask = 16'hF550;
defparam \byte_manipulator|Mux12~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y25_N17
dffeas \byte_manipulator|dst_out[11] (
	.clk(\ctrl_unit|enables[12]~clkctrl_outclk ),
	.d(\byte_manipulator|Mux12~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\byte_manipulator|dst_out[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\byte_manipulator|dst_out [11]),
	.prn(vcc));
// synopsys translate_off
defparam \byte_manipulator|dst_out[11] .is_wysiwyg = "true";
defparam \byte_manipulator|dst_out[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y25_N14
cycloneive_lcell_comb \reg_file~29 (
// Equation(s):
// \reg_file~29_combout  = (\reg_file~1_combout  & ((\reg_file~2_combout  & (\byte_manipulator|dst_out [11])) # (!\reg_file~2_combout  & ((\arithmetic_logic_unit|result [11]))))) # (!\reg_file~1_combout  & (!\reg_file~2_combout ))

	.dataa(\reg_file~1_combout ),
	.datab(\reg_file~2_combout ),
	.datac(\byte_manipulator|dst_out [11]),
	.datad(\arithmetic_logic_unit|result [11]),
	.cin(gnd),
	.combout(\reg_file~29_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file~29 .lut_mask = 16'hB391;
defparam \reg_file~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y25_N28
cycloneive_lcell_comb \reg_file~30 (
// Equation(s):
// \reg_file~30_combout  = (\reg_file~29_combout  & (((mdr[11]) # (!\reg_file~0_combout )))) # (!\reg_file~29_combout  & (\instr_reg[11]~9_combout  & (\reg_file~0_combout )))

	.dataa(\instr_reg[11]~9_combout ),
	.datab(\reg_file~29_combout ),
	.datac(\reg_file~0_combout ),
	.datad(mdr[11]),
	.cin(gnd),
	.combout(\reg_file~30_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file~30 .lut_mask = 16'hEC2C;
defparam \reg_file~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y18_N24
cycloneive_lcell_comb \reg_file[16][11]~feeder (
// Equation(s):
// \reg_file[16][11]~feeder_combout  = \reg_file~30_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\reg_file~30_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg_file[16][11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file[16][11]~feeder .lut_mask = 16'hF0F0;
defparam \reg_file[16][11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y18_N25
dffeas \reg_file[16][11] (
	.clk(!\Clock~clkctrl_outclk ),
	.d(\reg_file[16][11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file[16][8]~74_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file[16][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file[16][11] .is_wysiwyg = "true";
defparam \reg_file[16][11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y21_N28
cycloneive_lcell_comb \Mux100~0 (
// Equation(s):
// \Mux100~0_combout  = (\ctrl_unit|dbus_rnum_src [1] & (\ctrl_unit|dbus_rnum_src [0])) # (!\ctrl_unit|dbus_rnum_src [1] & ((\ctrl_unit|dbus_rnum_src [0] & ((\reg_file[9][11]~q ))) # (!\ctrl_unit|dbus_rnum_src [0] & (\reg_file[8][11]~q ))))

	.dataa(\ctrl_unit|dbus_rnum_src [1]),
	.datab(\ctrl_unit|dbus_rnum_src [0]),
	.datac(\reg_file[8][11]~q ),
	.datad(\reg_file[9][11]~q ),
	.cin(gnd),
	.combout(\Mux100~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux100~0 .lut_mask = 16'hDC98;
defparam \Mux100~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y21_N26
cycloneive_lcell_comb \Mux100~1 (
// Equation(s):
// \Mux100~1_combout  = (\ctrl_unit|dbus_rnum_src [1] & ((\Mux100~0_combout  & ((\reg_file[11][11]~q ))) # (!\Mux100~0_combout  & (\reg_file[10][11]~q )))) # (!\ctrl_unit|dbus_rnum_src [1] & (((\Mux100~0_combout ))))

	.dataa(\ctrl_unit|dbus_rnum_src [1]),
	.datab(\reg_file[10][11]~q ),
	.datac(\reg_file[11][11]~q ),
	.datad(\Mux100~0_combout ),
	.cin(gnd),
	.combout(\Mux100~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux100~1 .lut_mask = 16'hF588;
defparam \Mux100~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y21_N12
cycloneive_lcell_comb \Mux100~4 (
// Equation(s):
// \Mux100~4_combout  = (\ctrl_unit|dbus_rnum_src [1] & (((\ctrl_unit|dbus_rnum_src [0])))) # (!\ctrl_unit|dbus_rnum_src [1] & ((\ctrl_unit|dbus_rnum_src [0] & (\reg_file[1][11]~q )) # (!\ctrl_unit|dbus_rnum_src [0] & ((\reg_file[0][11]~q )))))

	.dataa(\reg_file[1][11]~q ),
	.datab(\ctrl_unit|dbus_rnum_src [1]),
	.datac(\ctrl_unit|dbus_rnum_src [0]),
	.datad(\reg_file[0][11]~q ),
	.cin(gnd),
	.combout(\Mux100~4_combout ),
	.cout());
// synopsys translate_off
defparam \Mux100~4 .lut_mask = 16'hE3E0;
defparam \Mux100~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y21_N30
cycloneive_lcell_comb \Mux100~5 (
// Equation(s):
// \Mux100~5_combout  = (\ctrl_unit|dbus_rnum_src [1] & ((\Mux100~4_combout  & (\reg_file[3][11]~q )) # (!\Mux100~4_combout  & ((\reg_file[2][11]~q ))))) # (!\ctrl_unit|dbus_rnum_src [1] & (((\Mux100~4_combout ))))

	.dataa(\reg_file[3][11]~q ),
	.datab(\ctrl_unit|dbus_rnum_src [1]),
	.datac(\reg_file[2][11]~q ),
	.datad(\Mux100~4_combout ),
	.cin(gnd),
	.combout(\Mux100~5_combout ),
	.cout());
// synopsys translate_off
defparam \Mux100~5 .lut_mask = 16'hBBC0;
defparam \Mux100~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y21_N6
cycloneive_lcell_comb \Mux100~2 (
// Equation(s):
// \Mux100~2_combout  = (\ctrl_unit|dbus_rnum_src [0] & ((\ctrl_unit|dbus_rnum_src [1]) # ((\reg_file[5][11]~q )))) # (!\ctrl_unit|dbus_rnum_src [0] & (!\ctrl_unit|dbus_rnum_src [1] & ((\reg_file[4][11]~q ))))

	.dataa(\ctrl_unit|dbus_rnum_src [0]),
	.datab(\ctrl_unit|dbus_rnum_src [1]),
	.datac(\reg_file[5][11]~q ),
	.datad(\reg_file[4][11]~q ),
	.cin(gnd),
	.combout(\Mux100~2_combout ),
	.cout());
// synopsys translate_off
defparam \Mux100~2 .lut_mask = 16'hB9A8;
defparam \Mux100~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y21_N24
cycloneive_lcell_comb \Mux100~3 (
// Equation(s):
// \Mux100~3_combout  = (\Mux100~2_combout  & (((\reg_file[7][11]~q )) # (!\ctrl_unit|dbus_rnum_src [1]))) # (!\Mux100~2_combout  & (\ctrl_unit|dbus_rnum_src [1] & (\reg_file[6][11]~q )))

	.dataa(\Mux100~2_combout ),
	.datab(\ctrl_unit|dbus_rnum_src [1]),
	.datac(\reg_file[6][11]~q ),
	.datad(\reg_file[7][11]~q ),
	.cin(gnd),
	.combout(\Mux100~3_combout ),
	.cout());
// synopsys translate_off
defparam \Mux100~3 .lut_mask = 16'hEA62;
defparam \Mux100~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y21_N8
cycloneive_lcell_comb \Mux100~6 (
// Equation(s):
// \Mux100~6_combout  = (\ctrl_unit|dbus_rnum_src [2] & ((\ctrl_unit|dbus_rnum_src [3]) # ((\Mux100~3_combout )))) # (!\ctrl_unit|dbus_rnum_src [2] & (!\ctrl_unit|dbus_rnum_src [3] & (\Mux100~5_combout )))

	.dataa(\ctrl_unit|dbus_rnum_src [2]),
	.datab(\ctrl_unit|dbus_rnum_src [3]),
	.datac(\Mux100~5_combout ),
	.datad(\Mux100~3_combout ),
	.cin(gnd),
	.combout(\Mux100~6_combout ),
	.cout());
// synopsys translate_off
defparam \Mux100~6 .lut_mask = 16'hBA98;
defparam \Mux100~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y21_N30
cycloneive_lcell_comb \Mux100~7 (
// Equation(s):
// \Mux100~7_combout  = (\ctrl_unit|dbus_rnum_src [1] & (((\reg_file[14][11]~q ) # (\ctrl_unit|dbus_rnum_src [0])))) # (!\ctrl_unit|dbus_rnum_src [1] & (\reg_file[12][11]~q  & ((!\ctrl_unit|dbus_rnum_src [0]))))

	.dataa(\reg_file[12][11]~q ),
	.datab(\ctrl_unit|dbus_rnum_src [1]),
	.datac(\reg_file[14][11]~q ),
	.datad(\ctrl_unit|dbus_rnum_src [0]),
	.cin(gnd),
	.combout(\Mux100~7_combout ),
	.cout());
// synopsys translate_off
defparam \Mux100~7 .lut_mask = 16'hCCE2;
defparam \Mux100~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y21_N28
cycloneive_lcell_comb \Mux100~8 (
// Equation(s):
// \Mux100~8_combout  = (\ctrl_unit|dbus_rnum_src [0] & ((\Mux100~7_combout  & (\reg_file[15][11]~q )) # (!\Mux100~7_combout  & ((\reg_file[13][11]~q ))))) # (!\ctrl_unit|dbus_rnum_src [0] & (((\Mux100~7_combout ))))

	.dataa(\ctrl_unit|dbus_rnum_src [0]),
	.datab(\reg_file[15][11]~q ),
	.datac(\Mux100~7_combout ),
	.datad(\reg_file[13][11]~q ),
	.cin(gnd),
	.combout(\Mux100~8_combout ),
	.cout());
// synopsys translate_off
defparam \Mux100~8 .lut_mask = 16'hDAD0;
defparam \Mux100~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y21_N6
cycloneive_lcell_comb \Mux100~9 (
// Equation(s):
// \Mux100~9_combout  = (\ctrl_unit|dbus_rnum_src [3] & ((\Mux100~6_combout  & ((\Mux100~8_combout ))) # (!\Mux100~6_combout  & (\Mux100~1_combout )))) # (!\ctrl_unit|dbus_rnum_src [3] & (((\Mux100~6_combout ))))

	.dataa(\Mux100~1_combout ),
	.datab(\ctrl_unit|dbus_rnum_src [3]),
	.datac(\Mux100~6_combout ),
	.datad(\Mux100~8_combout ),
	.cin(gnd),
	.combout(\Mux100~9_combout ),
	.cout());
// synopsys translate_off
defparam \Mux100~9 .lut_mask = 16'hF838;
defparam \Mux100~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y25_N20
cycloneive_lcell_comb \instr_reg[11]~9 (
// Equation(s):
// \instr_reg[11]~9_combout  = (\ctrl_unit|dbus_rnum_src [4] & (\reg_file[16][11]~q )) # (!\ctrl_unit|dbus_rnum_src [4] & ((\Mux100~9_combout )))

	.dataa(\ctrl_unit|dbus_rnum_src [4]),
	.datab(\reg_file[16][11]~q ),
	.datac(gnd),
	.datad(\Mux100~9_combout ),
	.cin(gnd),
	.combout(\instr_reg[11]~9_combout ),
	.cout());
// synopsys translate_off
defparam \instr_reg[11]~9 .lut_mask = 16'hDD88;
defparam \instr_reg[11]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y25_N21
dffeas \instr_reg[11] (
	.clk(!\Clock~clkctrl_outclk ),
	.d(\instr_reg[11]~9_combout ),
	.asdata(mdr[11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\reg_file~71_combout ),
	.ena(\instr_reg[13]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(instr_reg[11]),
	.prn(vcc));
// synopsys translate_off
defparam \instr_reg[11] .is_wysiwyg = "true";
defparam \instr_reg[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y26_N26
cycloneive_lcell_comb \ID|T[2]~0 (
// Equation(s):
// \ID|T[2]~0_combout  = (!instr_reg[11] & (instr_reg[12] & (!instr_reg[10] & \ID|Decoder4~0_combout )))

	.dataa(instr_reg[11]),
	.datab(instr_reg[12]),
	.datac(instr_reg[10]),
	.datad(\ID|Decoder4~0_combout ),
	.cin(gnd),
	.combout(\ID|T[2]~0_combout ),
	.cout());
// synopsys translate_off
defparam \ID|T[2]~0 .lut_mask = 16'h0400;
defparam \ID|T[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y27_N1
dffeas \ID|C[3] (
	.clk(\ctrl_unit|enables[14]~clkctrl_outclk ),
	.d(gnd),
	.asdata(instr_reg[9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ID|T[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ID|C [3]),
	.prn(vcc));
// synopsys translate_off
defparam \ID|C[3] .is_wysiwyg = "true";
defparam \ID|C[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y27_N0
cycloneive_lcell_comb \ctrl_unit|code[3]~14 (
// Equation(s):
// \ctrl_unit|code[3]~14_combout  = (\ID|OP [3] & (\ID|OP [0] & ((\ID|C [3])))) # (!\ID|OP [3] & (((!\ID|OP [4]))))

	.dataa(\ID|OP [0]),
	.datab(\ID|OP [4]),
	.datac(\ID|C [3]),
	.datad(\ID|OP [3]),
	.cin(gnd),
	.combout(\ctrl_unit|code[3]~14_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|code[3]~14 .lut_mask = 16'hA033;
defparam \ctrl_unit|code[3]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y27_N26
cycloneive_lcell_comb \ctrl_unit|code[3]~13 (
// Equation(s):
// \ctrl_unit|code[3]~13_combout  = (!\ID|OP [4] & (\ctrl_unit|Selector39~10_combout  & ((\ctrl_unit|code [3]) # (\ID|OP [3]))))

	.dataa(\ID|OP [4]),
	.datab(\ctrl_unit|code [3]),
	.datac(\ctrl_unit|Selector39~10_combout ),
	.datad(\ID|OP [3]),
	.cin(gnd),
	.combout(\ctrl_unit|code[3]~13_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|code[3]~13 .lut_mask = 16'h5040;
defparam \ctrl_unit|code[3]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y27_N20
cycloneive_lcell_comb \ctrl_unit|code[3]~15 (
// Equation(s):
// \ctrl_unit|code[3]~15_combout  = (\ctrl_unit|code[3]~13_combout ) # ((\ctrl_unit|code[3]~14_combout  & (\ID|OP [1] & \ID|OP [2])))

	.dataa(\ctrl_unit|code[3]~14_combout ),
	.datab(\ID|OP [1]),
	.datac(\ctrl_unit|code[3]~13_combout ),
	.datad(\ID|OP [2]),
	.cin(gnd),
	.combout(\ctrl_unit|code[3]~15_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|code[3]~15 .lut_mask = 16'hF8F0;
defparam \ctrl_unit|code[3]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y27_N24
cycloneive_lcell_comb \ctrl_unit|code[3]~2 (
// Equation(s):
// \ctrl_unit|code[3]~2_combout  = (\ID|OP [1] & (\ID|OP [4] $ (((!\ID|OP [0]) # (!\ID|OP [2]))))) # (!\ID|OP [1] & (!\ID|OP [4] & ((\ID|OP [2]) # (\ID|OP [0]))))

	.dataa(\ID|OP [4]),
	.datab(\ID|OP [1]),
	.datac(\ID|OP [2]),
	.datad(\ID|OP [0]),
	.cin(gnd),
	.combout(\ctrl_unit|code[3]~2_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|code[3]~2 .lut_mask = 16'h9554;
defparam \ctrl_unit|code[3]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y27_N10
cycloneive_lcell_comb \ctrl_unit|code[3]~3 (
// Equation(s):
// \ctrl_unit|code[3]~3_combout  = (\ID|OP [5]) # (\ID|OP [4] $ (((\ID|OP [3] & \ctrl_unit|code[3]~2_combout ))))

	.dataa(\ID|OP [4]),
	.datab(\ID|OP [5]),
	.datac(\ID|OP [3]),
	.datad(\ctrl_unit|code[3]~2_combout ),
	.cin(gnd),
	.combout(\ctrl_unit|code[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|code[3]~3 .lut_mask = 16'hDEEE;
defparam \ctrl_unit|code[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y27_N14
cycloneive_lcell_comb \ctrl_unit|code[3]~16 (
// Equation(s):
// \ctrl_unit|code[3]~16_combout  = (\ID|OP [5] & (((\ctrl_unit|code [3] & \ctrl_unit|code[3]~3_combout )))) # (!\ID|OP [5] & ((\ctrl_unit|code[3]~15_combout ) # ((\ctrl_unit|code [3] & \ctrl_unit|code[3]~3_combout ))))

	.dataa(\ID|OP [5]),
	.datab(\ctrl_unit|code[3]~15_combout ),
	.datac(\ctrl_unit|code [3]),
	.datad(\ctrl_unit|code[3]~3_combout ),
	.cin(gnd),
	.combout(\ctrl_unit|code[3]~16_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|code[3]~16 .lut_mask = 16'hF444;
defparam \ctrl_unit|code[3]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y24_N26
cycloneive_lcell_comb \ctrl_unit|code[0]~8 (
// Equation(s):
// \ctrl_unit|code[0]~8_combout  = (((\ID|OP [4]) # (!\ID|OP [1])) # (!\ID|OP [2])) # (!\ID|OP [3])

	.dataa(\ID|OP [3]),
	.datab(\ID|OP [2]),
	.datac(\ID|OP [4]),
	.datad(\ID|OP [1]),
	.cin(gnd),
	.combout(\ctrl_unit|code[0]~8_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|code[0]~8 .lut_mask = 16'hF7FF;
defparam \ctrl_unit|code[0]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y24_N28
cycloneive_lcell_comb \ctrl_unit|code[0]~9 (
// Equation(s):
// \ctrl_unit|code[0]~9_combout  = (\ID|OP [0] & (((\ctrl_unit|code[0]~8_combout )))) # (!\ID|OP [0] & ((\ID|OP [3]) # ((!\ctrl_unit|addr_rnum_src[0]~1_combout ))))

	.dataa(\ID|OP [3]),
	.datab(\ctrl_unit|addr_rnum_src[0]~1_combout ),
	.datac(\ctrl_unit|code[0]~8_combout ),
	.datad(\ID|OP [0]),
	.cin(gnd),
	.combout(\ctrl_unit|code[0]~9_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|code[0]~9 .lut_mask = 16'hF0BB;
defparam \ctrl_unit|code[0]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y27_N16
cycloneive_lcell_comb \ctrl_unit|code[0]~10 (
// Equation(s):
// \ctrl_unit|code[0]~10_combout  = (\ctrl_unit|code[0]~9_combout  & (\ctrl_unit|cpucycle [0] & \ctrl_unit|ctrl_reg_bus~3_combout ))

	.dataa(\ctrl_unit|code[0]~9_combout ),
	.datab(\ctrl_unit|cpucycle [0]),
	.datac(\ctrl_unit|ctrl_reg_bus~3_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ctrl_unit|code[0]~10_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|code[0]~10 .lut_mask = 16'h8080;
defparam \ctrl_unit|code[0]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y27_N15
dffeas \ctrl_unit|code[3] (
	.clk(\Clock~combout ),
	.d(\ctrl_unit|code[3]~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ctrl_unit|code[0]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ctrl_unit|code [3]),
	.prn(vcc));
// synopsys translate_off
defparam \ctrl_unit|code[3] .is_wysiwyg = "true";
defparam \ctrl_unit|code[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y27_N10
cycloneive_lcell_comb \ID|C[1]~feeder (
// Equation(s):
// \ID|C[1]~feeder_combout  = instr_reg[7]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(instr_reg[7]),
	.cin(gnd),
	.combout(\ID|C[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ID|C[1]~feeder .lut_mask = 16'hFF00;
defparam \ID|C[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y27_N11
dffeas \ID|C[1] (
	.clk(\ctrl_unit|enables[14]~clkctrl_outclk ),
	.d(\ID|C[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ID|T[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ID|C [1]),
	.prn(vcc));
// synopsys translate_off
defparam \ID|C[1] .is_wysiwyg = "true";
defparam \ID|C[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y27_N8
cycloneive_lcell_comb \ctrl_unit|Selector59~0 (
// Equation(s):
// \ctrl_unit|Selector59~0_combout  = ((\ID|C [1]) # (!\ID|OP [0])) # (!\ID|OP [3])

	.dataa(gnd),
	.datab(\ID|OP [3]),
	.datac(\ID|OP [0]),
	.datad(\ID|C [1]),
	.cin(gnd),
	.combout(\ctrl_unit|Selector59~0_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|Selector59~0 .lut_mask = 16'hFF3F;
defparam \ctrl_unit|Selector59~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y23_N20
cycloneive_lcell_comb \ctrl_unit|Selector62~0 (
// Equation(s):
// \ctrl_unit|Selector62~0_combout  = \ID|OP [0] $ (\ID|OP [1])

	.dataa(\ID|OP [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(\ID|OP [1]),
	.cin(gnd),
	.combout(\ctrl_unit|Selector62~0_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|Selector62~0 .lut_mask = 16'h55AA;
defparam \ctrl_unit|Selector62~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y23_N22
cycloneive_lcell_comb \ctrl_unit|code[1]~0 (
// Equation(s):
// \ctrl_unit|code[1]~0_combout  = (\ID|OP [1] & (\ctrl_unit|Selector59~0_combout )) # (!\ID|OP [1] & ((!\ctrl_unit|Selector62~0_combout )))

	.dataa(\ctrl_unit|Selector59~0_combout ),
	.datab(\ID|OP [1]),
	.datac(gnd),
	.datad(\ctrl_unit|Selector62~0_combout ),
	.cin(gnd),
	.combout(\ctrl_unit|code[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|code[1]~0 .lut_mask = 16'h88BB;
defparam \ctrl_unit|code[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y23_N4
cycloneive_lcell_comb \ctrl_unit|Selector59~1 (
// Equation(s):
// \ctrl_unit|Selector59~1_combout  = (\ID|OP [0] & \ID|OP [1])

	.dataa(\ID|OP [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(\ID|OP [1]),
	.cin(gnd),
	.combout(\ctrl_unit|Selector59~1_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|Selector59~1 .lut_mask = 16'hAA00;
defparam \ctrl_unit|Selector59~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y23_N14
cycloneive_lcell_comb \ctrl_unit|Decoder0~1 (
// Equation(s):
// \ctrl_unit|Decoder0~1_combout  = (\ID|OP [0] & (\ID|OP [2] & (\ID|OP [3] & \ID|OP [1])))

	.dataa(\ID|OP [0]),
	.datab(\ID|OP [2]),
	.datac(\ID|OP [3]),
	.datad(\ID|OP [1]),
	.cin(gnd),
	.combout(\ctrl_unit|Decoder0~1_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|Decoder0~1 .lut_mask = 16'h8000;
defparam \ctrl_unit|Decoder0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y23_N0
cycloneive_lcell_comb \ctrl_unit|code[2]~11 (
// Equation(s):
// \ctrl_unit|code[2]~11_combout  = (\ID|OP [4] & (((\ctrl_unit|Decoder0~1_combout )))) # (!\ID|OP [4] & (\ID|OP [3] $ (((!\ctrl_unit|Selector39~10_combout )))))

	.dataa(\ID|OP [3]),
	.datab(\ID|OP [4]),
	.datac(\ctrl_unit|Decoder0~1_combout ),
	.datad(\ctrl_unit|Selector39~10_combout ),
	.cin(gnd),
	.combout(\ctrl_unit|code[2]~11_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|code[2]~11 .lut_mask = 16'hE2D1;
defparam \ctrl_unit|code[2]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y23_N28
cycloneive_lcell_comb \ctrl_unit|code[2]~12 (
// Equation(s):
// \ctrl_unit|code[2]~12_combout  = (\ctrl_unit|cpucycle [0] & (!\ID|OP [5] & (\ctrl_unit|ctrl_reg_bus~3_combout  & \ctrl_unit|code[2]~11_combout )))

	.dataa(\ctrl_unit|cpucycle [0]),
	.datab(\ID|OP [5]),
	.datac(\ctrl_unit|ctrl_reg_bus~3_combout ),
	.datad(\ctrl_unit|code[2]~11_combout ),
	.cin(gnd),
	.combout(\ctrl_unit|code[2]~12_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|code[2]~12 .lut_mask = 16'h2000;
defparam \ctrl_unit|code[2]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y23_N23
dffeas \ctrl_unit|code[1] (
	.clk(\Clock~combout ),
	.d(\ctrl_unit|code[1]~0_combout ),
	.asdata(\ctrl_unit|Selector59~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\ID|OP [2]),
	.ena(\ctrl_unit|code[2]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ctrl_unit|code [1]),
	.prn(vcc));
// synopsys translate_off
defparam \ctrl_unit|code[1] .is_wysiwyg = "true";
defparam \ctrl_unit|code[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y27_N15
dffeas \ID|C[2] (
	.clk(\ctrl_unit|enables[14]~clkctrl_outclk ),
	.d(gnd),
	.asdata(instr_reg[8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ID|T[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ID|C [2]),
	.prn(vcc));
// synopsys translate_off
defparam \ID|C[2] .is_wysiwyg = "true";
defparam \ID|C[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y23_N24
cycloneive_lcell_comb \ctrl_unit|Selector58~0 (
// Equation(s):
// \ctrl_unit|Selector58~0_combout  = (\ID|OP [3] & (\ID|OP [0] & \ID|C [2]))

	.dataa(\ID|OP [3]),
	.datab(gnd),
	.datac(\ID|OP [0]),
	.datad(\ID|C [2]),
	.cin(gnd),
	.combout(\ctrl_unit|Selector58~0_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|Selector58~0 .lut_mask = 16'hA000;
defparam \ctrl_unit|Selector58~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y23_N16
cycloneive_lcell_comb \ctrl_unit|Add2~0 (
// Equation(s):
// \ctrl_unit|Add2~0_combout  = \ID|OP [2] $ (((\ID|OP [1]) # (\ID|OP [0])))

	.dataa(gnd),
	.datab(\ID|OP [1]),
	.datac(\ID|OP [0]),
	.datad(\ID|OP [2]),
	.cin(gnd),
	.combout(\ctrl_unit|Add2~0_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|Add2~0 .lut_mask = 16'h03FC;
defparam \ctrl_unit|Add2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y23_N10
cycloneive_lcell_comb \ctrl_unit|code[2]~1 (
// Equation(s):
// \ctrl_unit|code[2]~1_combout  = (\ID|OP [1] & (\ctrl_unit|Selector58~0_combout )) # (!\ID|OP [1] & ((!\ctrl_unit|Add2~0_combout )))

	.dataa(\ctrl_unit|Selector58~0_combout ),
	.datab(\ctrl_unit|Add2~0_combout ),
	.datac(gnd),
	.datad(\ID|OP [1]),
	.cin(gnd),
	.combout(\ctrl_unit|code[2]~1_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|code[2]~1 .lut_mask = 16'hAA33;
defparam \ctrl_unit|code[2]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y23_N12
cycloneive_lcell_comb \ctrl_unit|Selector58~1 (
// Equation(s):
// \ctrl_unit|Selector58~1_combout  = (\ID|OP [2]) # ((!\ID|OP [0] & !\ID|OP [1]))

	.dataa(\ID|OP [0]),
	.datab(\ID|OP [2]),
	.datac(gnd),
	.datad(\ID|OP [1]),
	.cin(gnd),
	.combout(\ctrl_unit|Selector58~1_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|Selector58~1 .lut_mask = 16'hCCDD;
defparam \ctrl_unit|Selector58~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y23_N11
dffeas \ctrl_unit|code[2] (
	.clk(\Clock~combout ),
	.d(\ctrl_unit|code[2]~1_combout ),
	.asdata(\ctrl_unit|Selector58~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\ID|OP [2]),
	.ena(\ctrl_unit|code[2]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ctrl_unit|code [2]),
	.prn(vcc));
// synopsys translate_off
defparam \ctrl_unit|code[2] .is_wysiwyg = "true";
defparam \ctrl_unit|code[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y27_N0
cycloneive_lcell_comb \ID|PSWb[4]~feeder (
// Equation(s):
// \ID|PSWb[4]~feeder_combout  = instr_reg[4]

	.dataa(gnd),
	.datab(gnd),
	.datac(instr_reg[4]),
	.datad(gnd),
	.cin(gnd),
	.combout(\ID|PSWb[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ID|PSWb[4]~feeder .lut_mask = 16'hF0F0;
defparam \ID|PSWb[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y27_N1
dffeas \ID|PSWb[4] (
	.clk(\ctrl_unit|enables[14]~clkctrl_outclk ),
	.d(\ID|PSWb[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ID|PSWb[3]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ID|PSWb [4]),
	.prn(vcc));
// synopsys translate_off
defparam \ID|PSWb[4] .is_wysiwyg = "true";
defparam \ID|PSWb[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y27_N28
cycloneive_lcell_comb \ctrl_unit|psw[4]~3 (
// Equation(s):
// \ctrl_unit|psw[4]~3_combout  = (\ID|PSWb [4] & (!\ID|OP [1])) # (!\ID|PSWb [4] & ((\ctrl_unit|psw [4])))

	.dataa(\ID|OP [1]),
	.datab(\ID|PSWb [4]),
	.datac(gnd),
	.datad(\ctrl_unit|psw [4]),
	.cin(gnd),
	.combout(\ctrl_unit|psw[4]~3_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|psw[4]~3 .lut_mask = 16'h7744;
defparam \ctrl_unit|psw[4]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y27_N22
cycloneive_lcell_comb \ctrl_unit|psw[4]~feeder (
// Equation(s):
// \ctrl_unit|psw[4]~feeder_combout  = \ctrl_unit|psw[4]~3_combout 

	.dataa(gnd),
	.datab(\ctrl_unit|psw[4]~3_combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\ctrl_unit|psw[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|psw[4]~feeder .lut_mask = 16'hCCCC;
defparam \ctrl_unit|psw[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y27_N26
cycloneive_lcell_comb \arithmetic_logic_unit|PSW_o~5 (
// Equation(s):
// \arithmetic_logic_unit|PSW_o~5_combout  = (\ctrl_unit|psw_update~q  & ((\s_bus[15]~176_combout  & (\Mux32~9_combout  & !\arithmetic_logic_unit|Reg3 [15])) # (!\s_bus[15]~176_combout  & (!\Mux32~9_combout  & \arithmetic_logic_unit|Reg3 [15]))))

	.dataa(\ctrl_unit|psw_update~q ),
	.datab(\s_bus[15]~176_combout ),
	.datac(\Mux32~9_combout ),
	.datad(\arithmetic_logic_unit|Reg3 [15]),
	.cin(gnd),
	.combout(\arithmetic_logic_unit|PSW_o~5_combout ),
	.cout());
// synopsys translate_off
defparam \arithmetic_logic_unit|PSW_o~5 .lut_mask = 16'h0280;
defparam \arithmetic_logic_unit|PSW_o~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y27_N16
cycloneive_lcell_comb \arithmetic_logic_unit|Mux0~0 (
// Equation(s):
// \arithmetic_logic_unit|Mux0~0_combout  = (\arithmetic_logic_unit|Reg3[10]~19_combout  & ((\arithmetic_logic_unit|PSW_o~5_combout ) # ((!\ctrl_unit|psw_update~q  & \arithmetic_logic_unit|PSW_o [4])))) # (!\arithmetic_logic_unit|Reg3[10]~19_combout  & 
// (((\arithmetic_logic_unit|PSW_o [4]))))

	.dataa(\arithmetic_logic_unit|Reg3[10]~19_combout ),
	.datab(\ctrl_unit|psw_update~q ),
	.datac(\arithmetic_logic_unit|PSW_o~5_combout ),
	.datad(\arithmetic_logic_unit|PSW_o [4]),
	.cin(gnd),
	.combout(\arithmetic_logic_unit|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \arithmetic_logic_unit|Mux0~0 .lut_mask = 16'hF7A0;
defparam \arithmetic_logic_unit|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y27_N6
cycloneive_lcell_comb \arithmetic_logic_unit|PSW_o~6 (
// Equation(s):
// \arithmetic_logic_unit|PSW_o~6_combout  = (\ctrl_unit|psw_update~q  & ((\Mux40~9_combout  & (\s_bus[7]~87_combout  & !\arithmetic_logic_unit|Reg3 [7])) # (!\Mux40~9_combout  & (!\s_bus[7]~87_combout  & \arithmetic_logic_unit|Reg3 [7]))))

	.dataa(\Mux40~9_combout ),
	.datab(\ctrl_unit|psw_update~q ),
	.datac(\s_bus[7]~87_combout ),
	.datad(\arithmetic_logic_unit|Reg3 [7]),
	.cin(gnd),
	.combout(\arithmetic_logic_unit|PSW_o~6_combout ),
	.cout());
// synopsys translate_off
defparam \arithmetic_logic_unit|PSW_o~6 .lut_mask = 16'h0480;
defparam \arithmetic_logic_unit|PSW_o~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y27_N10
cycloneive_lcell_comb \arithmetic_logic_unit|Mux0~5 (
// Equation(s):
// \arithmetic_logic_unit|Mux0~5_combout  = (\arithmetic_logic_unit|Reg3[10]~19_combout  & ((\arithmetic_logic_unit|PSW_o~6_combout ) # ((\arithmetic_logic_unit|PSW_o [4] & !\ctrl_unit|psw_update~q )))) # (!\arithmetic_logic_unit|Reg3[10]~19_combout  & 
// (\arithmetic_logic_unit|PSW_o [4]))

	.dataa(\arithmetic_logic_unit|Reg3[10]~19_combout ),
	.datab(\arithmetic_logic_unit|PSW_o [4]),
	.datac(\ctrl_unit|psw_update~q ),
	.datad(\arithmetic_logic_unit|PSW_o~6_combout ),
	.cin(gnd),
	.combout(\arithmetic_logic_unit|Mux0~5_combout ),
	.cout());
// synopsys translate_off
defparam \arithmetic_logic_unit|Mux0~5 .lut_mask = 16'hEE4C;
defparam \arithmetic_logic_unit|Mux0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y27_N4
cycloneive_lcell_comb \arithmetic_logic_unit|Mux0~1 (
// Equation(s):
// \arithmetic_logic_unit|Mux0~1_combout  = (\s_bus[15]~176_combout  & (\Mux32~9_combout  & !\arithmetic_logic_unit|Reg3 [15])) # (!\s_bus[15]~176_combout  & (!\Mux32~9_combout  & \arithmetic_logic_unit|Reg3 [15]))

	.dataa(gnd),
	.datab(\s_bus[15]~176_combout ),
	.datac(\Mux32~9_combout ),
	.datad(\arithmetic_logic_unit|Reg3 [15]),
	.cin(gnd),
	.combout(\arithmetic_logic_unit|Mux0~1_combout ),
	.cout());
// synopsys translate_off
defparam \arithmetic_logic_unit|Mux0~1 .lut_mask = 16'h03C0;
defparam \arithmetic_logic_unit|Mux0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y27_N20
cycloneive_lcell_comb \arithmetic_logic_unit|Mux0~2 (
// Equation(s):
// \arithmetic_logic_unit|Mux0~2_combout  = (\Mux40~9_combout  & (\s_bus[7]~87_combout  & !\arithmetic_logic_unit|Reg3 [7])) # (!\Mux40~9_combout  & (!\s_bus[7]~87_combout  & \arithmetic_logic_unit|Reg3 [7]))

	.dataa(\Mux40~9_combout ),
	.datab(gnd),
	.datac(\s_bus[7]~87_combout ),
	.datad(\arithmetic_logic_unit|Reg3 [7]),
	.cin(gnd),
	.combout(\arithmetic_logic_unit|Mux0~2_combout ),
	.cout());
// synopsys translate_off
defparam \arithmetic_logic_unit|Mux0~2 .lut_mask = 16'h05A0;
defparam \arithmetic_logic_unit|Mux0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y27_N24
cycloneive_lcell_comb \arithmetic_logic_unit|Mux0~3 (
// Equation(s):
// \arithmetic_logic_unit|Mux0~3_combout  = (\ctrl_unit|alu_op [3] & (\ctrl_unit|alu_op [0])) # (!\ctrl_unit|alu_op [3] & ((\ctrl_unit|alu_op [0] & ((\arithmetic_logic_unit|Mux0~2_combout ))) # (!\ctrl_unit|alu_op [0] & (\arithmetic_logic_unit|Mux0~1_combout 
// ))))

	.dataa(\ctrl_unit|alu_op [3]),
	.datab(\ctrl_unit|alu_op [0]),
	.datac(\arithmetic_logic_unit|Mux0~1_combout ),
	.datad(\arithmetic_logic_unit|Mux0~2_combout ),
	.cin(gnd),
	.combout(\arithmetic_logic_unit|Mux0~3_combout ),
	.cout());
// synopsys translate_off
defparam \arithmetic_logic_unit|Mux0~3 .lut_mask = 16'hDC98;
defparam \arithmetic_logic_unit|Mux0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y27_N0
cycloneive_lcell_comb \arithmetic_logic_unit|Mux0~4 (
// Equation(s):
// \arithmetic_logic_unit|Mux0~4_combout  = (\ctrl_unit|alu_op [3] & (((\arithmetic_logic_unit|Mux0~3_combout )))) # (!\ctrl_unit|alu_op [3] & ((\ctrl_unit|psw_update~q  & ((\arithmetic_logic_unit|Mux0~3_combout ))) # (!\ctrl_unit|psw_update~q  & 
// (\arithmetic_logic_unit|PSW_o [4]))))

	.dataa(\ctrl_unit|alu_op [3]),
	.datab(\arithmetic_logic_unit|PSW_o [4]),
	.datac(\ctrl_unit|psw_update~q ),
	.datad(\arithmetic_logic_unit|Mux0~3_combout ),
	.cin(gnd),
	.combout(\arithmetic_logic_unit|Mux0~4_combout ),
	.cout());
// synopsys translate_off
defparam \arithmetic_logic_unit|Mux0~4 .lut_mask = 16'hFE04;
defparam \arithmetic_logic_unit|Mux0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y27_N12
cycloneive_lcell_comb \arithmetic_logic_unit|Mux0~6 (
// Equation(s):
// \arithmetic_logic_unit|Mux0~6_combout  = (\ctrl_unit|alu_op [3] & ((\arithmetic_logic_unit|Mux0~4_combout  & ((\arithmetic_logic_unit|Mux0~5_combout ))) # (!\arithmetic_logic_unit|Mux0~4_combout  & (\arithmetic_logic_unit|Mux0~0_combout )))) # 
// (!\ctrl_unit|alu_op [3] & (((\arithmetic_logic_unit|Mux0~4_combout ))))

	.dataa(\ctrl_unit|alu_op [3]),
	.datab(\arithmetic_logic_unit|Mux0~0_combout ),
	.datac(\arithmetic_logic_unit|Mux0~5_combout ),
	.datad(\arithmetic_logic_unit|Mux0~4_combout ),
	.cin(gnd),
	.combout(\arithmetic_logic_unit|Mux0~6_combout ),
	.cout());
// synopsys translate_off
defparam \arithmetic_logic_unit|Mux0~6 .lut_mask = 16'hF588;
defparam \arithmetic_logic_unit|Mux0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y27_N2
cycloneive_lcell_comb \arithmetic_logic_unit|PSW_o[4]~7 (
// Equation(s):
// \arithmetic_logic_unit|PSW_o[4]~7_combout  = (\ctrl_unit|alu_op [5] & (((\arithmetic_logic_unit|PSW_o [4])))) # (!\ctrl_unit|alu_op [5] & ((\ctrl_unit|alu_op [4] & (\arithmetic_logic_unit|PSW_o [4])) # (!\ctrl_unit|alu_op [4] & 
// ((\arithmetic_logic_unit|Mux0~6_combout )))))

	.dataa(\ctrl_unit|alu_op [5]),
	.datab(\ctrl_unit|alu_op [4]),
	.datac(\arithmetic_logic_unit|PSW_o [4]),
	.datad(\arithmetic_logic_unit|Mux0~6_combout ),
	.cin(gnd),
	.combout(\arithmetic_logic_unit|PSW_o[4]~7_combout ),
	.cout());
// synopsys translate_off
defparam \arithmetic_logic_unit|PSW_o[4]~7 .lut_mask = 16'hF1E0;
defparam \arithmetic_logic_unit|PSW_o[4]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y27_N30
cycloneive_lcell_comb \arithmetic_logic_unit|PSW_o[4]~feeder (
// Equation(s):
// \arithmetic_logic_unit|PSW_o[4]~feeder_combout  = \arithmetic_logic_unit|PSW_o[4]~7_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\arithmetic_logic_unit|PSW_o[4]~7_combout ),
	.cin(gnd),
	.combout(\arithmetic_logic_unit|PSW_o[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \arithmetic_logic_unit|PSW_o[4]~feeder .lut_mask = 16'hFF00;
defparam \arithmetic_logic_unit|PSW_o[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X81_Y27_N31
dffeas \arithmetic_logic_unit|PSW_o[4] (
	.clk(\ctrl_unit|enables[15]~clkctrl_outclk ),
	.d(\arithmetic_logic_unit|PSW_o[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\arithmetic_logic_unit|PSW_o [4]),
	.prn(vcc));
// synopsys translate_off
defparam \arithmetic_logic_unit|PSW_o[4] .is_wysiwyg = "true";
defparam \arithmetic_logic_unit|PSW_o[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X81_Y27_N9
dffeas \psw_in[4] (
	.clk(\Clock~clkctrl_outclk ),
	.d(gnd),
	.asdata(\arithmetic_logic_unit|PSW_o [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(psw_in[4]),
	.prn(vcc));
// synopsys translate_off
defparam \psw_in[4] .is_wysiwyg = "true";
defparam \psw_in[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y27_N23
dffeas \ctrl_unit|psw[4] (
	.clk(\Clock~clkctrl_outclk ),
	.d(\ctrl_unit|psw[4]~feeder_combout ),
	.asdata(psw_in[4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\ctrl_unit|psw[1]~9_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ctrl_unit|psw [4]),
	.prn(vcc));
// synopsys translate_off
defparam \ctrl_unit|psw[4] .is_wysiwyg = "true";
defparam \ctrl_unit|psw[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y27_N14
cycloneive_lcell_comb \ID|PSWb[2]~feeder (
// Equation(s):
// \ID|PSWb[2]~feeder_combout  = instr_reg[2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(instr_reg[2]),
	.cin(gnd),
	.combout(\ID|PSWb[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ID|PSWb[2]~feeder .lut_mask = 16'hFF00;
defparam \ID|PSWb[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y27_N15
dffeas \ID|PSWb[2] (
	.clk(\ctrl_unit|enables[14]~clkctrl_outclk ),
	.d(\ID|PSWb[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ID|PSWb[3]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ID|PSWb [2]),
	.prn(vcc));
// synopsys translate_off
defparam \ID|PSWb[2] .is_wysiwyg = "true";
defparam \ID|PSWb[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y27_N24
cycloneive_lcell_comb \ctrl_unit|psw[2]~2 (
// Equation(s):
// \ctrl_unit|psw[2]~2_combout  = (\ID|PSWb [2] & (!\ID|OP [1])) # (!\ID|PSWb [2] & ((\ctrl_unit|psw [2])))

	.dataa(\ID|OP [1]),
	.datab(\ID|PSWb [2]),
	.datac(gnd),
	.datad(\ctrl_unit|psw [2]),
	.cin(gnd),
	.combout(\ctrl_unit|psw[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|psw[2]~2 .lut_mask = 16'h7744;
defparam \ctrl_unit|psw[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y27_N16
cycloneive_lcell_comb \ctrl_unit|psw[2]~feeder (
// Equation(s):
// \ctrl_unit|psw[2]~feeder_combout  = \ctrl_unit|psw[2]~2_combout 

	.dataa(gnd),
	.datab(\ctrl_unit|psw[2]~2_combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\ctrl_unit|psw[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|psw[2]~feeder .lut_mask = 16'hCCCC;
defparam \ctrl_unit|psw[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y27_N24
cycloneive_lcell_comb \arithmetic_logic_unit|Mux1~0 (
// Equation(s):
// \arithmetic_logic_unit|Mux1~0_combout  = (\ctrl_unit|alu_op [0] & (\arithmetic_logic_unit|Reg3 [7])) # (!\ctrl_unit|alu_op [0] & ((\arithmetic_logic_unit|Reg3 [15])))

	.dataa(gnd),
	.datab(\ctrl_unit|alu_op [0]),
	.datac(\arithmetic_logic_unit|Reg3 [7]),
	.datad(\arithmetic_logic_unit|Reg3 [15]),
	.cin(gnd),
	.combout(\arithmetic_logic_unit|Mux1~0_combout ),
	.cout());
// synopsys translate_off
defparam \arithmetic_logic_unit|Mux1~0 .lut_mask = 16'hF3C0;
defparam \arithmetic_logic_unit|Mux1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y27_N12
cycloneive_lcell_comb \arithmetic_logic_unit|PSW_o[1]~3 (
// Equation(s):
// \arithmetic_logic_unit|PSW_o[1]~3_combout  = (\ctrl_unit|alu_op [3] & ((\ctrl_unit|alu_op [4]) # ((!\ctrl_unit|alu_op [1] & !\ctrl_unit|alu_op [2]))))

	.dataa(\ctrl_unit|alu_op [4]),
	.datab(\ctrl_unit|alu_op [1]),
	.datac(\ctrl_unit|alu_op [2]),
	.datad(\ctrl_unit|alu_op [3]),
	.cin(gnd),
	.combout(\arithmetic_logic_unit|PSW_o[1]~3_combout ),
	.cout());
// synopsys translate_off
defparam \arithmetic_logic_unit|PSW_o[1]~3 .lut_mask = 16'hAB00;
defparam \arithmetic_logic_unit|PSW_o[1]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y27_N30
cycloneive_lcell_comb \arithmetic_logic_unit|PSW_o[1]~4 (
// Equation(s):
// \arithmetic_logic_unit|PSW_o[1]~4_combout  = (\ctrl_unit|psw_update~q  & (!\arithmetic_logic_unit|PSW_o[1]~3_combout  & !\ctrl_unit|alu_op [5]))

	.dataa(\ctrl_unit|psw_update~q ),
	.datab(gnd),
	.datac(\arithmetic_logic_unit|PSW_o[1]~3_combout ),
	.datad(\ctrl_unit|alu_op [5]),
	.cin(gnd),
	.combout(\arithmetic_logic_unit|PSW_o[1]~4_combout ),
	.cout());
// synopsys translate_off
defparam \arithmetic_logic_unit|PSW_o[1]~4 .lut_mask = 16'h000A;
defparam \arithmetic_logic_unit|PSW_o[1]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y27_N25
dffeas \arithmetic_logic_unit|PSW_o[2] (
	.clk(\ctrl_unit|enables[15]~clkctrl_outclk ),
	.d(\arithmetic_logic_unit|Mux1~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\arithmetic_logic_unit|PSW_o[1]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\arithmetic_logic_unit|PSW_o [2]),
	.prn(vcc));
// synopsys translate_off
defparam \arithmetic_logic_unit|PSW_o[2] .is_wysiwyg = "true";
defparam \arithmetic_logic_unit|PSW_o[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y27_N30
cycloneive_lcell_comb \psw_in[2]~feeder (
// Equation(s):
// \psw_in[2]~feeder_combout  = \arithmetic_logic_unit|PSW_o [2]

	.dataa(\arithmetic_logic_unit|PSW_o [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\psw_in[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \psw_in[2]~feeder .lut_mask = 16'hAAAA;
defparam \psw_in[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y27_N31
dffeas \psw_in[2] (
	.clk(\Clock~clkctrl_outclk ),
	.d(\psw_in[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(psw_in[2]),
	.prn(vcc));
// synopsys translate_off
defparam \psw_in[2] .is_wysiwyg = "true";
defparam \psw_in[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y27_N17
dffeas \ctrl_unit|psw[2] (
	.clk(\Clock~clkctrl_outclk ),
	.d(\ctrl_unit|psw[2]~feeder_combout ),
	.asdata(psw_in[2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\ctrl_unit|psw[1]~9_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ctrl_unit|psw [2]),
	.prn(vcc));
// synopsys translate_off
defparam \ctrl_unit|psw[2] .is_wysiwyg = "true";
defparam \ctrl_unit|psw[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y27_N2
cycloneive_lcell_comb \ctrl_unit|cex_code_ctrl|Mux1~0 (
// Equation(s):
// \ctrl_unit|cex_code_ctrl|Mux1~0_combout  = \ctrl_unit|psw [2] $ (((!\ctrl_unit|code [2] & \ctrl_unit|psw [4])))

	.dataa(gnd),
	.datab(\ctrl_unit|code [2]),
	.datac(\ctrl_unit|psw [4]),
	.datad(\ctrl_unit|psw [2]),
	.cin(gnd),
	.combout(\ctrl_unit|cex_code_ctrl|Mux1~0_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|cex_code_ctrl|Mux1~0 .lut_mask = 16'hCF30;
defparam \ctrl_unit|cex_code_ctrl|Mux1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y27_N26
cycloneive_lcell_comb \ctrl_unit|cex_code_ctrl|Mux1~1 (
// Equation(s):
// \ctrl_unit|cex_code_ctrl|Mux1~1_combout  = (\ctrl_unit|code [1] & (\ctrl_unit|code [3] & (!\ctrl_unit|code [2] & \ctrl_unit|cex_code_ctrl|Mux1~0_combout ))) # (!\ctrl_unit|code [1] & (\ctrl_unit|code [2] & ((!\ctrl_unit|cex_code_ctrl|Mux1~0_combout ) # 
// (!\ctrl_unit|code [3]))))

	.dataa(\ctrl_unit|code [3]),
	.datab(\ctrl_unit|code [1]),
	.datac(\ctrl_unit|code [2]),
	.datad(\ctrl_unit|cex_code_ctrl|Mux1~0_combout ),
	.cin(gnd),
	.combout(\ctrl_unit|cex_code_ctrl|Mux1~1_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|cex_code_ctrl|Mux1~1 .lut_mask = 16'h1830;
defparam \ctrl_unit|cex_code_ctrl|Mux1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y26_N10
cycloneive_lcell_comb \ctrl_unit|code[0]~5 (
// Equation(s):
// \ctrl_unit|code[0]~5_combout  = (\ID|OP [2] & (\ID|OP [0] $ (\ctrl_unit|code [0] $ (!\ID|OP [1])))) # (!\ID|OP [2] & ((\ID|OP [0] & (\ctrl_unit|code [0])) # (!\ID|OP [0] & (!\ctrl_unit|code [0] & \ID|OP [1]))))

	.dataa(\ID|OP [0]),
	.datab(\ctrl_unit|code [0]),
	.datac(\ID|OP [2]),
	.datad(\ID|OP [1]),
	.cin(gnd),
	.combout(\ctrl_unit|code[0]~5_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|code[0]~5 .lut_mask = 16'h6998;
defparam \ctrl_unit|code[0]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y26_N1
dffeas \ID|C[0] (
	.clk(\ctrl_unit|enables[14]~clkctrl_outclk ),
	.d(gnd),
	.asdata(instr_reg[6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ID|T[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ID|C [0]),
	.prn(vcc));
// synopsys translate_off
defparam \ID|C[0] .is_wysiwyg = "true";
defparam \ID|C[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y26_N0
cycloneive_lcell_comb \ctrl_unit|code[0]~4 (
// Equation(s):
// \ctrl_unit|code[0]~4_combout  = (\ID|C [0] & \ctrl_unit|Decoder0~1_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\ID|C [0]),
	.datad(\ctrl_unit|Decoder0~1_combout ),
	.cin(gnd),
	.combout(\ctrl_unit|code[0]~4_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|code[0]~4 .lut_mask = 16'hF000;
defparam \ctrl_unit|code[0]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y26_N28
cycloneive_lcell_comb \ctrl_unit|code[0]~6 (
// Equation(s):
// \ctrl_unit|code[0]~6_combout  = (\ctrl_unit|code[0]~4_combout ) # ((\ctrl_unit|addr_rnum_src[0]~0_combout  & (\ctrl_unit|code[0]~5_combout  $ (\ctrl_unit|code [0]))))

	.dataa(\ctrl_unit|addr_rnum_src[0]~0_combout ),
	.datab(\ctrl_unit|code[0]~5_combout ),
	.datac(\ctrl_unit|code [0]),
	.datad(\ctrl_unit|code[0]~4_combout ),
	.cin(gnd),
	.combout(\ctrl_unit|code[0]~6_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|code[0]~6 .lut_mask = 16'hFF28;
defparam \ctrl_unit|code[0]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y26_N22
cycloneive_lcell_comb \ctrl_unit|code[0]~7 (
// Equation(s):
// \ctrl_unit|code[0]~7_combout  = (\ctrl_unit|code[0]~6_combout  & (((\ctrl_unit|code[3]~3_combout  & \ctrl_unit|code [0])) # (!\ID|OP [5]))) # (!\ctrl_unit|code[0]~6_combout  & (\ctrl_unit|code[3]~3_combout  & ((\ctrl_unit|code [0]))))

	.dataa(\ctrl_unit|code[0]~6_combout ),
	.datab(\ctrl_unit|code[3]~3_combout ),
	.datac(\ID|OP [5]),
	.datad(\ctrl_unit|code [0]),
	.cin(gnd),
	.combout(\ctrl_unit|code[0]~7_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|code[0]~7 .lut_mask = 16'hCE0A;
defparam \ctrl_unit|code[0]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y27_N29
dffeas \ctrl_unit|code[0] (
	.clk(\Clock~clkctrl_outclk ),
	.d(gnd),
	.asdata(\ctrl_unit|code[0]~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ctrl_unit|code[0]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ctrl_unit|code [0]),
	.prn(vcc));
// synopsys translate_off
defparam \ctrl_unit|code[0] .is_wysiwyg = "true";
defparam \ctrl_unit|code[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y27_N20
cycloneive_lcell_comb \ID|PSWb[1]~feeder (
// Equation(s):
// \ID|PSWb[1]~feeder_combout  = instr_reg[1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(instr_reg[1]),
	.cin(gnd),
	.combout(\ID|PSWb[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ID|PSWb[1]~feeder .lut_mask = 16'hFF00;
defparam \ID|PSWb[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y27_N21
dffeas \ID|PSWb[1] (
	.clk(\ctrl_unit|enables[14]~clkctrl_outclk ),
	.d(\ID|PSWb[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ID|PSWb[3]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ID|PSWb [1]),
	.prn(vcc));
// synopsys translate_off
defparam \ID|PSWb[1] .is_wysiwyg = "true";
defparam \ID|PSWb[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y27_N12
cycloneive_lcell_comb \ctrl_unit|psw[1]~1 (
// Equation(s):
// \ctrl_unit|psw[1]~1_combout  = (\ID|PSWb [1] & (!\ID|OP [1])) # (!\ID|PSWb [1] & ((\ctrl_unit|psw [1])))

	.dataa(\ID|OP [1]),
	.datab(\ctrl_unit|psw [1]),
	.datac(gnd),
	.datad(\ID|PSWb [1]),
	.cin(gnd),
	.combout(\ctrl_unit|psw[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|psw[1]~1 .lut_mask = 16'h55CC;
defparam \ctrl_unit|psw[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y27_N10
cycloneive_lcell_comb \ctrl_unit|psw[1]~feeder (
// Equation(s):
// \ctrl_unit|psw[1]~feeder_combout  = \ctrl_unit|psw[1]~1_combout 

	.dataa(gnd),
	.datab(\ctrl_unit|psw[1]~1_combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\ctrl_unit|psw[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|psw[1]~feeder .lut_mask = 16'hCCCC;
defparam \ctrl_unit|psw[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y24_N4
cycloneive_lcell_comb \arithmetic_logic_unit|Mux17~2 (
// Equation(s):
// \arithmetic_logic_unit|Mux17~2_combout  = (\arithmetic_logic_unit|Reg3[2]~21_combout  & (\Mux45~9_combout  & \s_bus[2]~32_combout )) # (!\arithmetic_logic_unit|Reg3[2]~21_combout  & (\Mux45~9_combout  $ (\s_bus[2]~32_combout )))

	.dataa(\arithmetic_logic_unit|Reg3[2]~21_combout ),
	.datab(gnd),
	.datac(\Mux45~9_combout ),
	.datad(\s_bus[2]~32_combout ),
	.cin(gnd),
	.combout(\arithmetic_logic_unit|Mux17~2_combout ),
	.cout());
// synopsys translate_off
defparam \arithmetic_logic_unit|Mux17~2 .lut_mask = 16'hA550;
defparam \arithmetic_logic_unit|Mux17~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y24_N6
cycloneive_lcell_comb \arithmetic_logic_unit|Mux17~3 (
// Equation(s):
// \arithmetic_logic_unit|Mux17~3_combout  = (\arithmetic_logic_unit|Reg3[10]~19_combout  & ((\arithmetic_logic_unit|Reg3[2]~18_combout ) # ((\arithmetic_logic_unit|Add1~4_combout )))) # (!\arithmetic_logic_unit|Reg3[10]~19_combout  & 
// (!\arithmetic_logic_unit|Reg3[2]~18_combout  & (\arithmetic_logic_unit|Add2~4_combout )))

	.dataa(\arithmetic_logic_unit|Reg3[10]~19_combout ),
	.datab(\arithmetic_logic_unit|Reg3[2]~18_combout ),
	.datac(\arithmetic_logic_unit|Add2~4_combout ),
	.datad(\arithmetic_logic_unit|Add1~4_combout ),
	.cin(gnd),
	.combout(\arithmetic_logic_unit|Mux17~3_combout ),
	.cout());
// synopsys translate_off
defparam \arithmetic_logic_unit|Mux17~3 .lut_mask = 16'hBA98;
defparam \arithmetic_logic_unit|Mux17~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y24_N24
cycloneive_lcell_comb \arithmetic_logic_unit|Mux17~4 (
// Equation(s):
// \arithmetic_logic_unit|Mux17~4_combout  = (\arithmetic_logic_unit|Reg3[2]~18_combout  & ((\arithmetic_logic_unit|Mux17~3_combout  & (\arithmetic_logic_unit|Add3~4_combout )) # (!\arithmetic_logic_unit|Mux17~3_combout  & 
// ((\arithmetic_logic_unit|Add4~4_combout ))))) # (!\arithmetic_logic_unit|Reg3[2]~18_combout  & (((\arithmetic_logic_unit|Mux17~3_combout ))))

	.dataa(\arithmetic_logic_unit|Add3~4_combout ),
	.datab(\arithmetic_logic_unit|Reg3[2]~18_combout ),
	.datac(\arithmetic_logic_unit|Add4~4_combout ),
	.datad(\arithmetic_logic_unit|Mux17~3_combout ),
	.cin(gnd),
	.combout(\arithmetic_logic_unit|Mux17~4_combout ),
	.cout());
// synopsys translate_off
defparam \arithmetic_logic_unit|Mux17~4 .lut_mask = 16'hBBC0;
defparam \arithmetic_logic_unit|Mux17~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y24_N18
cycloneive_lcell_comb \arithmetic_logic_unit|Mux17~5 (
// Equation(s):
// \arithmetic_logic_unit|Mux17~5_combout  = (\arithmetic_logic_unit|Reg3[2]~21_combout  & (\arithmetic_logic_unit|sum1[1]~2_combout  $ ((!\arithmetic_logic_unit|sum1[2]~4_combout )))) # (!\arithmetic_logic_unit|Reg3[2]~21_combout  & 
// (((\arithmetic_logic_unit|Mux17~4_combout ))))

	.dataa(\arithmetic_logic_unit|Reg3[2]~21_combout ),
	.datab(\arithmetic_logic_unit|sum1[1]~2_combout ),
	.datac(\arithmetic_logic_unit|sum1[2]~4_combout ),
	.datad(\arithmetic_logic_unit|Mux17~4_combout ),
	.cin(gnd),
	.combout(\arithmetic_logic_unit|Mux17~5_combout ),
	.cout());
// synopsys translate_off
defparam \arithmetic_logic_unit|Mux17~5 .lut_mask = 16'hD782;
defparam \arithmetic_logic_unit|Mux17~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y24_N0
cycloneive_lcell_comb \arithmetic_logic_unit|Mux17~12 (
// Equation(s):
// \arithmetic_logic_unit|Mux17~12_combout  = (\ctrl_unit|alu_op [3] & ((\ctrl_unit|alu_op [2] & (\arithmetic_logic_unit|Mux17~2_combout )) # (!\ctrl_unit|alu_op [2] & ((\arithmetic_logic_unit|Mux17~5_combout ))))) # (!\ctrl_unit|alu_op [3] & 
// (((\arithmetic_logic_unit|Mux17~5_combout ))))

	.dataa(\ctrl_unit|alu_op [3]),
	.datab(\ctrl_unit|alu_op [2]),
	.datac(\arithmetic_logic_unit|Mux17~2_combout ),
	.datad(\arithmetic_logic_unit|Mux17~5_combout ),
	.cin(gnd),
	.combout(\arithmetic_logic_unit|Mux17~12_combout ),
	.cout());
// synopsys translate_off
defparam \arithmetic_logic_unit|Mux17~12 .lut_mask = 16'hF780;
defparam \arithmetic_logic_unit|Mux17~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y24_N20
cycloneive_lcell_comb \arithmetic_logic_unit|Mux17~6 (
// Equation(s):
// \arithmetic_logic_unit|Mux17~6_combout  = (\arithmetic_logic_unit|Reg3[2]~22_combout  & ((\arithmetic_logic_unit|Reg3[2]~17_combout ) # ((\arithmetic_logic_unit|Mux17~12_combout )))) # (!\arithmetic_logic_unit|Reg3[2]~22_combout  & 
// (!\arithmetic_logic_unit|Reg3[2]~17_combout  & (\arithmetic_logic_unit|Add12~4_combout )))

	.dataa(\arithmetic_logic_unit|Reg3[2]~22_combout ),
	.datab(\arithmetic_logic_unit|Reg3[2]~17_combout ),
	.datac(\arithmetic_logic_unit|Add12~4_combout ),
	.datad(\arithmetic_logic_unit|Mux17~12_combout ),
	.cin(gnd),
	.combout(\arithmetic_logic_unit|Mux17~6_combout ),
	.cout());
// synopsys translate_off
defparam \arithmetic_logic_unit|Mux17~6 .lut_mask = 16'hBA98;
defparam \arithmetic_logic_unit|Mux17~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y24_N10
cycloneive_lcell_comb \arithmetic_logic_unit|Mux17~7 (
// Equation(s):
// \arithmetic_logic_unit|Mux17~7_combout  = (\arithmetic_logic_unit|Reg3[2]~17_combout  & ((\arithmetic_logic_unit|Mux17~6_combout  & (\arithmetic_logic_unit|Add5~4_combout )) # (!\arithmetic_logic_unit|Mux17~6_combout  & 
// ((\arithmetic_logic_unit|Add11~4_combout ))))) # (!\arithmetic_logic_unit|Reg3[2]~17_combout  & (((\arithmetic_logic_unit|Mux17~6_combout ))))

	.dataa(\arithmetic_logic_unit|Add5~4_combout ),
	.datab(\arithmetic_logic_unit|Reg3[2]~17_combout ),
	.datac(\arithmetic_logic_unit|Add11~4_combout ),
	.datad(\arithmetic_logic_unit|Mux17~6_combout ),
	.cin(gnd),
	.combout(\arithmetic_logic_unit|Mux17~7_combout ),
	.cout());
// synopsys translate_off
defparam \arithmetic_logic_unit|Mux17~7 .lut_mask = 16'hBBC0;
defparam \arithmetic_logic_unit|Mux17~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y24_N2
cycloneive_lcell_comb \arithmetic_logic_unit|Reg3[2]~1 (
// Equation(s):
// \arithmetic_logic_unit|Reg3[2]~1_combout  = (\arithmetic_logic_unit|Reg3[2]~24_combout  & (\arithmetic_logic_unit|sum1[2]~4_combout )) # (!\arithmetic_logic_unit|Reg3[2]~24_combout  & ((\arithmetic_logic_unit|Mux17~7_combout )))

	.dataa(\arithmetic_logic_unit|Reg3[2]~24_combout ),
	.datab(\arithmetic_logic_unit|sum1[2]~4_combout ),
	.datac(gnd),
	.datad(\arithmetic_logic_unit|Mux17~7_combout ),
	.cin(gnd),
	.combout(\arithmetic_logic_unit|Reg3[2]~1_combout ),
	.cout());
// synopsys translate_off
defparam \arithmetic_logic_unit|Reg3[2]~1 .lut_mask = 16'hDD88;
defparam \arithmetic_logic_unit|Reg3[2]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y24_N4
cycloneive_lcell_comb \arithmetic_logic_unit|Mux17~13 (
// Equation(s):
// \arithmetic_logic_unit|Mux17~13_combout  = (\s_bus[2]~32_combout  & (!\Mux47~9_combout  & (\arithmetic_logic_unit|Reg3[2]~78_combout  & \arithmetic_logic_unit|ShiftLeft0~2_combout ))) # (!\s_bus[2]~32_combout  & 
// (((!\arithmetic_logic_unit|Reg3[2]~78_combout ))))

	.dataa(\Mux47~9_combout ),
	.datab(\s_bus[2]~32_combout ),
	.datac(\arithmetic_logic_unit|Reg3[2]~78_combout ),
	.datad(\arithmetic_logic_unit|ShiftLeft0~2_combout ),
	.cin(gnd),
	.combout(\arithmetic_logic_unit|Mux17~13_combout ),
	.cout());
// synopsys translate_off
defparam \arithmetic_logic_unit|Mux17~13 .lut_mask = 16'h4303;
defparam \arithmetic_logic_unit|Mux17~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y24_N26
cycloneive_lcell_comb \arithmetic_logic_unit|Reg3~30 (
// Equation(s):
// \arithmetic_logic_unit|Reg3~30_combout  = (\Mux45~9_combout ) # ((\arithmetic_logic_unit|LessThan4~0_combout ) # ((\Mux47~9_combout ) # (!\Mux46~9_combout )))

	.dataa(\Mux45~9_combout ),
	.datab(\arithmetic_logic_unit|LessThan4~0_combout ),
	.datac(\Mux47~9_combout ),
	.datad(\Mux46~9_combout ),
	.cin(gnd),
	.combout(\arithmetic_logic_unit|Reg3~30_combout ),
	.cout());
// synopsys translate_off
defparam \arithmetic_logic_unit|Reg3~30 .lut_mask = 16'hFEFF;
defparam \arithmetic_logic_unit|Reg3~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y24_N8
cycloneive_lcell_comb \arithmetic_logic_unit|Mux17~8 (
// Equation(s):
// \arithmetic_logic_unit|Mux17~8_combout  = (!\Mux47~9_combout  & (\arithmetic_logic_unit|ShiftLeft0~2_combout  & ((\arithmetic_logic_unit|Reg3[10]~14_combout ) # (!\ctrl_unit|alu_op [1]))))

	.dataa(\Mux47~9_combout ),
	.datab(\ctrl_unit|alu_op [1]),
	.datac(\arithmetic_logic_unit|Reg3[10]~14_combout ),
	.datad(\arithmetic_logic_unit|ShiftLeft0~2_combout ),
	.cin(gnd),
	.combout(\arithmetic_logic_unit|Mux17~8_combout ),
	.cout());
// synopsys translate_off
defparam \arithmetic_logic_unit|Mux17~8 .lut_mask = 16'h5100;
defparam \arithmetic_logic_unit|Mux17~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y24_N22
cycloneive_lcell_comb \arithmetic_logic_unit|Mux17~9 (
// Equation(s):
// \arithmetic_logic_unit|Mux17~9_combout  = (\arithmetic_logic_unit|Mux17~8_combout  & (\ctrl_unit|alu_op [1])) # (!\arithmetic_logic_unit|Mux17~8_combout  & ((\arithmetic_logic_unit|Reg3[2]~28_combout  & (\ctrl_unit|alu_op [1])) # 
// (!\arithmetic_logic_unit|Reg3[2]~28_combout  & ((\s_bus[2]~32_combout )))))

	.dataa(\ctrl_unit|alu_op [1]),
	.datab(\s_bus[2]~32_combout ),
	.datac(\arithmetic_logic_unit|Mux17~8_combout ),
	.datad(\arithmetic_logic_unit|Reg3[2]~28_combout ),
	.cin(gnd),
	.combout(\arithmetic_logic_unit|Mux17~9_combout ),
	.cout());
// synopsys translate_off
defparam \arithmetic_logic_unit|Mux17~9 .lut_mask = 16'hAAAC;
defparam \arithmetic_logic_unit|Mux17~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y24_N16
cycloneive_lcell_comb \arithmetic_logic_unit|Mux17~10 (
// Equation(s):
// \arithmetic_logic_unit|Mux17~10_combout  = (\arithmetic_logic_unit|Reg3[2]~28_combout  & ((\s_bus[2]~32_combout ) # ((!\arithmetic_logic_unit|Reg3~30_combout  & \arithmetic_logic_unit|Mux17~9_combout )))) # (!\arithmetic_logic_unit|Reg3[2]~28_combout  & 
// (((\arithmetic_logic_unit|Mux17~9_combout ))))

	.dataa(\arithmetic_logic_unit|Reg3~30_combout ),
	.datab(\s_bus[2]~32_combout ),
	.datac(\arithmetic_logic_unit|Mux17~9_combout ),
	.datad(\arithmetic_logic_unit|Reg3[2]~28_combout ),
	.cin(gnd),
	.combout(\arithmetic_logic_unit|Mux17~10_combout ),
	.cout());
// synopsys translate_off
defparam \arithmetic_logic_unit|Mux17~10 .lut_mask = 16'hDCF0;
defparam \arithmetic_logic_unit|Mux17~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y24_N2
cycloneive_lcell_comb \arithmetic_logic_unit|Mux17~11 (
// Equation(s):
// \arithmetic_logic_unit|Mux17~11_combout  = (\arithmetic_logic_unit|Reg3[12]~26_combout  & ((\arithmetic_logic_unit|Reg3[12]~25_combout  & (\s_bus[3]~43_combout )) # (!\arithmetic_logic_unit|Reg3[12]~25_combout  & ((\arithmetic_logic_unit|Mux17~10_combout 
// ))))) # (!\arithmetic_logic_unit|Reg3[12]~26_combout  & (((!\arithmetic_logic_unit|Reg3[12]~25_combout ))))

	.dataa(\arithmetic_logic_unit|Reg3[12]~26_combout ),
	.datab(\s_bus[3]~43_combout ),
	.datac(\arithmetic_logic_unit|Reg3[12]~25_combout ),
	.datad(\arithmetic_logic_unit|Mux17~10_combout ),
	.cin(gnd),
	.combout(\arithmetic_logic_unit|Mux17~11_combout ),
	.cout());
// synopsys translate_off
defparam \arithmetic_logic_unit|Mux17~11 .lut_mask = 16'h8F85;
defparam \arithmetic_logic_unit|Mux17~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y24_N22
cycloneive_lcell_comb \arithmetic_logic_unit|Mux17~14 (
// Equation(s):
// \arithmetic_logic_unit|Mux17~14_combout  = (\arithmetic_logic_unit|Mux17~13_combout  & ((\s_bus[2]~32_combout ) # ((\arithmetic_logic_unit|Mux17~11_combout )))) # (!\arithmetic_logic_unit|Mux17~13_combout  & (\arithmetic_logic_unit|Mux17~11_combout  & 
// ((\s_bus[2]~32_combout ) # (\Mux45~9_combout ))))

	.dataa(\arithmetic_logic_unit|Mux17~13_combout ),
	.datab(\s_bus[2]~32_combout ),
	.datac(\Mux45~9_combout ),
	.datad(\arithmetic_logic_unit|Mux17~11_combout ),
	.cin(gnd),
	.combout(\arithmetic_logic_unit|Mux17~14_combout ),
	.cout());
// synopsys translate_off
defparam \arithmetic_logic_unit|Mux17~14 .lut_mask = 16'hFE88;
defparam \arithmetic_logic_unit|Mux17~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y24_N3
dffeas \arithmetic_logic_unit|Reg3[2] (
	.clk(\ctrl_unit|enables[15]~clkctrl_outclk ),
	.d(\arithmetic_logic_unit|Reg3[2]~1_combout ),
	.asdata(\arithmetic_logic_unit|Mux17~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\ctrl_unit|alu_op [4]),
	.ena(\arithmetic_logic_unit|Reg3[2]~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\arithmetic_logic_unit|Reg3 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \arithmetic_logic_unit|Reg3[2] .is_wysiwyg = "true";
defparam \arithmetic_logic_unit|Reg3[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y26_N12
cycloneive_lcell_comb \arithmetic_logic_unit|Mux2~0 (
// Equation(s):
// \arithmetic_logic_unit|Mux2~0_combout  = (!\arithmetic_logic_unit|Reg3 [3] & (!\arithmetic_logic_unit|Reg3 [1] & (!\arithmetic_logic_unit|Reg3 [0] & !\arithmetic_logic_unit|Reg3 [2])))

	.dataa(\arithmetic_logic_unit|Reg3 [3]),
	.datab(\arithmetic_logic_unit|Reg3 [1]),
	.datac(\arithmetic_logic_unit|Reg3 [0]),
	.datad(\arithmetic_logic_unit|Reg3 [2]),
	.cin(gnd),
	.combout(\arithmetic_logic_unit|Mux2~0_combout ),
	.cout());
// synopsys translate_off
defparam \arithmetic_logic_unit|Mux2~0 .lut_mask = 16'h0001;
defparam \arithmetic_logic_unit|Mux2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y26_N12
cycloneive_lcell_comb \arithmetic_logic_unit|Mux2~1 (
// Equation(s):
// \arithmetic_logic_unit|Mux2~1_combout  = (!\arithmetic_logic_unit|Reg3 [5] & (!\arithmetic_logic_unit|Reg3 [4] & (!\arithmetic_logic_unit|Reg3 [6] & !\arithmetic_logic_unit|Reg3 [7])))

	.dataa(\arithmetic_logic_unit|Reg3 [5]),
	.datab(\arithmetic_logic_unit|Reg3 [4]),
	.datac(\arithmetic_logic_unit|Reg3 [6]),
	.datad(\arithmetic_logic_unit|Reg3 [7]),
	.cin(gnd),
	.combout(\arithmetic_logic_unit|Mux2~1_combout ),
	.cout());
// synopsys translate_off
defparam \arithmetic_logic_unit|Mux2~1 .lut_mask = 16'h0001;
defparam \arithmetic_logic_unit|Mux2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y26_N30
cycloneive_lcell_comb \arithmetic_logic_unit|Mux2~3 (
// Equation(s):
// \arithmetic_logic_unit|Mux2~3_combout  = (!\arithmetic_logic_unit|Reg3 [9] & !\arithmetic_logic_unit|Reg3 [8])

	.dataa(\arithmetic_logic_unit|Reg3 [9]),
	.datab(gnd),
	.datac(\arithmetic_logic_unit|Reg3 [8]),
	.datad(gnd),
	.cin(gnd),
	.combout(\arithmetic_logic_unit|Mux2~3_combout ),
	.cout());
// synopsys translate_off
defparam \arithmetic_logic_unit|Mux2~3 .lut_mask = 16'h0505;
defparam \arithmetic_logic_unit|Mux2~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y27_N30
cycloneive_lcell_comb \arithmetic_logic_unit|Mux2~2 (
// Equation(s):
// \arithmetic_logic_unit|Mux2~2_combout  = (!\arithmetic_logic_unit|Reg3 [13] & (!\arithmetic_logic_unit|Reg3 [12] & (!\arithmetic_logic_unit|Reg3 [14] & !\arithmetic_logic_unit|Reg3 [15])))

	.dataa(\arithmetic_logic_unit|Reg3 [13]),
	.datab(\arithmetic_logic_unit|Reg3 [12]),
	.datac(\arithmetic_logic_unit|Reg3 [14]),
	.datad(\arithmetic_logic_unit|Reg3 [15]),
	.cin(gnd),
	.combout(\arithmetic_logic_unit|Mux2~2_combout ),
	.cout());
// synopsys translate_off
defparam \arithmetic_logic_unit|Mux2~2 .lut_mask = 16'h0001;
defparam \arithmetic_logic_unit|Mux2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y26_N16
cycloneive_lcell_comb \arithmetic_logic_unit|Mux2~4 (
// Equation(s):
// \arithmetic_logic_unit|Mux2~4_combout  = (!\arithmetic_logic_unit|Reg3 [10] & (!\arithmetic_logic_unit|Reg3 [11] & (\arithmetic_logic_unit|Mux2~3_combout  & \arithmetic_logic_unit|Mux2~2_combout )))

	.dataa(\arithmetic_logic_unit|Reg3 [10]),
	.datab(\arithmetic_logic_unit|Reg3 [11]),
	.datac(\arithmetic_logic_unit|Mux2~3_combout ),
	.datad(\arithmetic_logic_unit|Mux2~2_combout ),
	.cin(gnd),
	.combout(\arithmetic_logic_unit|Mux2~4_combout ),
	.cout());
// synopsys translate_off
defparam \arithmetic_logic_unit|Mux2~4 .lut_mask = 16'h1000;
defparam \arithmetic_logic_unit|Mux2~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y26_N22
cycloneive_lcell_comb \arithmetic_logic_unit|Mux2~5 (
// Equation(s):
// \arithmetic_logic_unit|Mux2~5_combout  = (\arithmetic_logic_unit|Mux2~0_combout  & (\arithmetic_logic_unit|Mux2~1_combout  & ((\ctrl_unit|alu_op [0]) # (\arithmetic_logic_unit|Mux2~4_combout ))))

	.dataa(\arithmetic_logic_unit|Mux2~0_combout ),
	.datab(\ctrl_unit|alu_op [0]),
	.datac(\arithmetic_logic_unit|Mux2~1_combout ),
	.datad(\arithmetic_logic_unit|Mux2~4_combout ),
	.cin(gnd),
	.combout(\arithmetic_logic_unit|Mux2~5_combout ),
	.cout());
// synopsys translate_off
defparam \arithmetic_logic_unit|Mux2~5 .lut_mask = 16'hA080;
defparam \arithmetic_logic_unit|Mux2~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y26_N23
dffeas \arithmetic_logic_unit|PSW_o[1] (
	.clk(\ctrl_unit|enables[15]~clkctrl_outclk ),
	.d(\arithmetic_logic_unit|Mux2~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\arithmetic_logic_unit|PSW_o[1]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\arithmetic_logic_unit|PSW_o [1]),
	.prn(vcc));
// synopsys translate_off
defparam \arithmetic_logic_unit|PSW_o[1] .is_wysiwyg = "true";
defparam \arithmetic_logic_unit|PSW_o[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y27_N4
cycloneive_lcell_comb \psw_in[1]~feeder (
// Equation(s):
// \psw_in[1]~feeder_combout  = \arithmetic_logic_unit|PSW_o [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(\arithmetic_logic_unit|PSW_o [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\psw_in[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \psw_in[1]~feeder .lut_mask = 16'hF0F0;
defparam \psw_in[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y27_N5
dffeas \psw_in[1] (
	.clk(\Clock~clkctrl_outclk ),
	.d(\psw_in[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(psw_in[1]),
	.prn(vcc));
// synopsys translate_off
defparam \psw_in[1] .is_wysiwyg = "true";
defparam \psw_in[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y27_N11
dffeas \ctrl_unit|psw[1] (
	.clk(\Clock~clkctrl_outclk ),
	.d(\ctrl_unit|psw[1]~feeder_combout ),
	.asdata(psw_in[1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\ctrl_unit|psw[1]~9_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ctrl_unit|psw [1]),
	.prn(vcc));
// synopsys translate_off
defparam \ctrl_unit|psw[1] .is_wysiwyg = "true";
defparam \ctrl_unit|psw[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y27_N8
cycloneive_lcell_comb \ctrl_unit|cex_code_ctrl|Mux1~2 (
// Equation(s):
// \ctrl_unit|cex_code_ctrl|Mux1~2_combout  = (\ctrl_unit|code [2] & (\ctrl_unit|psw [4])) # (!\ctrl_unit|code [2] & ((\ctrl_unit|psw [0])))

	.dataa(gnd),
	.datab(\ctrl_unit|code [2]),
	.datac(\ctrl_unit|psw [4]),
	.datad(\ctrl_unit|psw [0]),
	.cin(gnd),
	.combout(\ctrl_unit|cex_code_ctrl|Mux1~2_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|cex_code_ctrl|Mux1~2 .lut_mask = 16'hF3C0;
defparam \ctrl_unit|cex_code_ctrl|Mux1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y27_N16
cycloneive_lcell_comb \ctrl_unit|cex_code_ctrl|Mux1~3 (
// Equation(s):
// \ctrl_unit|cex_code_ctrl|Mux1~3_combout  = (\ctrl_unit|code [1]) # ((!\ctrl_unit|code [3] & (\ctrl_unit|code [2] & \ctrl_unit|cex_code_ctrl|Mux1~0_combout )))

	.dataa(\ctrl_unit|code [3]),
	.datab(\ctrl_unit|code [1]),
	.datac(\ctrl_unit|code [2]),
	.datad(\ctrl_unit|cex_code_ctrl|Mux1~0_combout ),
	.cin(gnd),
	.combout(\ctrl_unit|cex_code_ctrl|Mux1~3_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|cex_code_ctrl|Mux1~3 .lut_mask = 16'hDCCC;
defparam \ctrl_unit|cex_code_ctrl|Mux1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y27_N30
cycloneive_lcell_comb \ctrl_unit|cex_code_ctrl|Mux1~5 (
// Equation(s):
// \ctrl_unit|cex_code_ctrl|Mux1~5_combout  = (\ctrl_unit|code [3] & (!\ctrl_unit|psw [1] & (!\ctrl_unit|cex_code_ctrl|Mux1~2_combout  & !\ctrl_unit|cex_code_ctrl|Mux1~3_combout ))) # (!\ctrl_unit|code [3] & (((\ctrl_unit|cex_code_ctrl|Mux1~3_combout ))))

	.dataa(\ctrl_unit|code [3]),
	.datab(\ctrl_unit|psw [1]),
	.datac(\ctrl_unit|cex_code_ctrl|Mux1~2_combout ),
	.datad(\ctrl_unit|cex_code_ctrl|Mux1~3_combout ),
	.cin(gnd),
	.combout(\ctrl_unit|cex_code_ctrl|Mux1~5_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|cex_code_ctrl|Mux1~5 .lut_mask = 16'h5502;
defparam \ctrl_unit|cex_code_ctrl|Mux1~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y27_N18
cycloneive_lcell_comb \ctrl_unit|cex_code_ctrl|Mux1~4 (
// Equation(s):
// \ctrl_unit|cex_code_ctrl|Mux1~4_combout  = (\ctrl_unit|code [3] & ((\ctrl_unit|cex_code_ctrl|Mux1~3_combout ) # ((!\ctrl_unit|psw [1] & \ctrl_unit|cex_code_ctrl|Mux1~2_combout )))) # (!\ctrl_unit|code [3] & ((\ctrl_unit|cex_code_ctrl|Mux1~3_combout  & 
// ((\ctrl_unit|cex_code_ctrl|Mux1~2_combout ))) # (!\ctrl_unit|cex_code_ctrl|Mux1~3_combout  & (\ctrl_unit|psw [1]))))

	.dataa(\ctrl_unit|code [3]),
	.datab(\ctrl_unit|psw [1]),
	.datac(\ctrl_unit|cex_code_ctrl|Mux1~2_combout ),
	.datad(\ctrl_unit|cex_code_ctrl|Mux1~3_combout ),
	.cin(gnd),
	.combout(\ctrl_unit|cex_code_ctrl|Mux1~4_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|cex_code_ctrl|Mux1~4 .lut_mask = 16'hFA64;
defparam \ctrl_unit|cex_code_ctrl|Mux1~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y27_N0
cycloneive_lcell_comb \ctrl_unit|cex_code_ctrl|Mux1~6 (
// Equation(s):
// \ctrl_unit|cex_code_ctrl|Mux1~6_combout  = \ctrl_unit|code [0] $ (((\ctrl_unit|cex_code_ctrl|Mux1~1_combout  & (\ctrl_unit|cex_code_ctrl|Mux1~5_combout )) # (!\ctrl_unit|cex_code_ctrl|Mux1~1_combout  & ((\ctrl_unit|cex_code_ctrl|Mux1~4_combout )))))

	.dataa(\ctrl_unit|cex_code_ctrl|Mux1~1_combout ),
	.datab(\ctrl_unit|code [0]),
	.datac(\ctrl_unit|cex_code_ctrl|Mux1~5_combout ),
	.datad(\ctrl_unit|cex_code_ctrl|Mux1~4_combout ),
	.cin(gnd),
	.combout(\ctrl_unit|cex_code_ctrl|Mux1~6_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|cex_code_ctrl|Mux1~6 .lut_mask = 16'h396C;
defparam \ctrl_unit|cex_code_ctrl|Mux1~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y27_N18
cycloneive_lcell_comb \ctrl_unit|cex_code_ctrl|Mux0~0 (
// Equation(s):
// \ctrl_unit|cex_code_ctrl|Mux0~0_combout  = (\ctrl_unit|code [1] & (\ctrl_unit|code [0] & (\ctrl_unit|code [2] & \ctrl_unit|code [3])))

	.dataa(\ctrl_unit|code [1]),
	.datab(\ctrl_unit|code [0]),
	.datac(\ctrl_unit|code [2]),
	.datad(\ctrl_unit|code [3]),
	.cin(gnd),
	.combout(\ctrl_unit|cex_code_ctrl|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|cex_code_ctrl|Mux0~0 .lut_mask = 16'h8000;
defparam \ctrl_unit|cex_code_ctrl|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y27_N4
cycloneive_lcell_comb \ctrl_unit|cex_code_ctrl|result (
// Equation(s):
// \ctrl_unit|cex_code_ctrl|result~combout  = (\ctrl_unit|cex_code_ctrl|Mux0~0_combout  & ((\ctrl_unit|cex_code_ctrl|result~combout ))) # (!\ctrl_unit|cex_code_ctrl|Mux0~0_combout  & (\ctrl_unit|cex_code_ctrl|Mux1~6_combout ))

	.dataa(\ctrl_unit|cex_code_ctrl|Mux1~6_combout ),
	.datab(gnd),
	.datac(\ctrl_unit|cex_code_ctrl|result~combout ),
	.datad(\ctrl_unit|cex_code_ctrl|Mux0~0_combout ),
	.cin(gnd),
	.combout(\ctrl_unit|cex_code_ctrl|result~combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|cex_code_ctrl|result .lut_mask = 16'hF0AA;
defparam \ctrl_unit|cex_code_ctrl|result .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y28_N20
cycloneive_lcell_comb \ctrl_unit|Selector13~3 (
// Equation(s):
// \ctrl_unit|Selector13~3_combout  = (!\ID|OP [4] & ((\ID|OP [3] & ((!\ID|OP [5]))) # (!\ID|OP [3] & ((\ctrl_unit|cex_code_ctrl|result~combout ) # (\ID|OP [5])))))

	.dataa(\ID|OP [4]),
	.datab(\ctrl_unit|cex_code_ctrl|result~combout ),
	.datac(\ID|OP [3]),
	.datad(\ID|OP [5]),
	.cin(gnd),
	.combout(\ctrl_unit|Selector13~3_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|Selector13~3 .lut_mask = 16'h0554;
defparam \ctrl_unit|Selector13~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y26_N12
cycloneive_lcell_comb \ctrl_unit|Selector9~6 (
// Equation(s):
// \ctrl_unit|Selector9~6_combout  = (\ctrl_unit|Selector13~3_combout  & ((!\ID|OP [3]))) # (!\ctrl_unit|Selector13~3_combout  & (\ctrl_unit|s_bus_ctrl~q ))

	.dataa(\ctrl_unit|s_bus_ctrl~q ),
	.datab(\ID|OP [3]),
	.datac(gnd),
	.datad(\ctrl_unit|Selector13~3_combout ),
	.cin(gnd),
	.combout(\ctrl_unit|Selector9~6_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|Selector9~6 .lut_mask = 16'h33AA;
defparam \ctrl_unit|Selector9~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y26_N24
cycloneive_lcell_comb \ctrl_unit|Selector9~10 (
// Equation(s):
// \ctrl_unit|Selector9~10_combout  = (\ctrl_unit|Selector13~2_combout  & (((!\ID|OP [3] & !\ID|OP [4])))) # (!\ctrl_unit|Selector13~2_combout  & (\ctrl_unit|s_bus_ctrl~q ))

	.dataa(\ctrl_unit|s_bus_ctrl~q ),
	.datab(\ID|OP [3]),
	.datac(\ctrl_unit|Selector13~2_combout ),
	.datad(\ID|OP [4]),
	.cin(gnd),
	.combout(\ctrl_unit|Selector9~10_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|Selector9~10 .lut_mask = 16'h0A3A;
defparam \ctrl_unit|Selector9~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y21_N10
cycloneive_lcell_comb \ctrl_unit|Selector13~0 (
// Equation(s):
// \ctrl_unit|Selector13~0_combout  = (!\ID|OP [5] & !\ID|OP [4])

	.dataa(\ID|OP [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(\ID|OP [4]),
	.cin(gnd),
	.combout(\ctrl_unit|Selector13~0_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|Selector13~0 .lut_mask = 16'h0055;
defparam \ctrl_unit|Selector13~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y26_N10
cycloneive_lcell_comb \ctrl_unit|Selector9~7 (
// Equation(s):
// \ctrl_unit|Selector9~7_combout  = (\ctrl_unit|Selector13~0_combout  & (!\ID|OP [3] & ((\ctrl_unit|s_bus_ctrl~q ) # (\ctrl_unit|cex_code_ctrl|result~combout )))) # (!\ctrl_unit|Selector13~0_combout  & (\ctrl_unit|s_bus_ctrl~q ))

	.dataa(\ctrl_unit|s_bus_ctrl~q ),
	.datab(\ID|OP [3]),
	.datac(\ctrl_unit|cex_code_ctrl|result~combout ),
	.datad(\ctrl_unit|Selector13~0_combout ),
	.cin(gnd),
	.combout(\ctrl_unit|Selector9~7_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|Selector9~7 .lut_mask = 16'h32AA;
defparam \ctrl_unit|Selector9~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y26_N4
cycloneive_lcell_comb \ctrl_unit|Selector9~8 (
// Equation(s):
// \ctrl_unit|Selector9~8_combout  = (\ID|OP [0] & (((\ctrl_unit|Selector9~7_combout ) # (\ID|OP [1])))) # (!\ID|OP [0] & (\ctrl_unit|Selector9~10_combout  & ((!\ID|OP [1]))))

	.dataa(\ID|OP [0]),
	.datab(\ctrl_unit|Selector9~10_combout ),
	.datac(\ctrl_unit|Selector9~7_combout ),
	.datad(\ID|OP [1]),
	.cin(gnd),
	.combout(\ctrl_unit|Selector9~8_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|Selector9~8 .lut_mask = 16'hAAE4;
defparam \ctrl_unit|Selector9~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y26_N2
cycloneive_lcell_comb \ctrl_unit|Selector9~11 (
// Equation(s):
// \ctrl_unit|Selector9~11_combout  = (\ctrl_unit|Selector13~4_combout  & (!\ID|OP [3] & ((!\ID|OP [4])))) # (!\ctrl_unit|Selector13~4_combout  & (((\ctrl_unit|s_bus_ctrl~q ))))

	.dataa(\ID|OP [3]),
	.datab(\ctrl_unit|Selector13~4_combout ),
	.datac(\ctrl_unit|s_bus_ctrl~q ),
	.datad(\ID|OP [4]),
	.cin(gnd),
	.combout(\ctrl_unit|Selector9~11_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|Selector9~11 .lut_mask = 16'h3074;
defparam \ctrl_unit|Selector9~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y26_N28
cycloneive_lcell_comb \ctrl_unit|Selector9~9 (
// Equation(s):
// \ctrl_unit|Selector9~9_combout  = (\ctrl_unit|Selector9~8_combout  & (((\ctrl_unit|Selector9~11_combout ) # (!\ID|OP [1])))) # (!\ctrl_unit|Selector9~8_combout  & (\ctrl_unit|Selector9~6_combout  & ((\ID|OP [1]))))

	.dataa(\ctrl_unit|Selector9~6_combout ),
	.datab(\ctrl_unit|Selector9~8_combout ),
	.datac(\ctrl_unit|Selector9~11_combout ),
	.datad(\ID|OP [1]),
	.cin(gnd),
	.combout(\ctrl_unit|Selector9~9_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|Selector9~9 .lut_mask = 16'hE2CC;
defparam \ctrl_unit|Selector9~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y26_N16
cycloneive_lcell_comb \ctrl_unit|Selector100~4 (
// Equation(s):
// \ctrl_unit|Selector100~4_combout  = (!\ID|OP [4] & ((\ID|OP [3] & ((!\ID|OP [0]))) # (!\ID|OP [3] & (!\ID|OP [5] & \ID|OP [0]))))

	.dataa(\ID|OP [4]),
	.datab(\ID|OP [3]),
	.datac(\ID|OP [5]),
	.datad(\ID|OP [0]),
	.cin(gnd),
	.combout(\ctrl_unit|Selector100~4_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|Selector100~4 .lut_mask = 16'h0144;
defparam \ctrl_unit|Selector100~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y26_N26
cycloneive_lcell_comb \ctrl_unit|Selector100~5 (
// Equation(s):
// \ctrl_unit|Selector100~5_combout  = (!\ID|OP [1] & ((\ctrl_unit|Selector9~5_combout  & ((\ctrl_unit|Selector100~4_combout ))) # (!\ctrl_unit|Selector9~5_combout  & (\ctrl_unit|s_bus_ctrl~q ))))

	.dataa(\ctrl_unit|s_bus_ctrl~q ),
	.datab(\ctrl_unit|Selector100~4_combout ),
	.datac(\ctrl_unit|Selector9~5_combout ),
	.datad(\ID|OP [1]),
	.cin(gnd),
	.combout(\ctrl_unit|Selector100~5_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|Selector100~5 .lut_mask = 16'h00CA;
defparam \ctrl_unit|Selector100~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y26_N20
cycloneive_lcell_comb \ctrl_unit|Selector100~6 (
// Equation(s):
// \ctrl_unit|Selector100~6_combout  = (!\ID|OP [2] & ((\ctrl_unit|Selector100~5_combout ) # ((\ctrl_unit|Selector9~10_combout  & \ID|OP [1]))))

	.dataa(\ctrl_unit|Selector9~10_combout ),
	.datab(\ID|OP [1]),
	.datac(\ID|OP [2]),
	.datad(\ctrl_unit|Selector100~5_combout ),
	.cin(gnd),
	.combout(\ctrl_unit|Selector100~6_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|Selector100~6 .lut_mask = 16'h0F08;
defparam \ctrl_unit|Selector100~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y26_N22
cycloneive_lcell_comb \ctrl_unit|Selector100~7 (
// Equation(s):
// \ctrl_unit|Selector100~7_combout  = (\ctrl_unit|cpucycle [0] & ((\ctrl_unit|Selector100~6_combout ) # ((\ctrl_unit|Selector9~9_combout  & \ID|OP [2]))))

	.dataa(\ctrl_unit|Selector9~9_combout ),
	.datab(\ID|OP [2]),
	.datac(\ctrl_unit|Selector100~6_combout ),
	.datad(\ctrl_unit|cpucycle [0]),
	.cin(gnd),
	.combout(\ctrl_unit|Selector100~7_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|Selector100~7 .lut_mask = 16'hF800;
defparam \ctrl_unit|Selector100~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y26_N6
cycloneive_lcell_comb \ctrl_unit|s_bus_ctrl~0 (
// Equation(s):
// \ctrl_unit|s_bus_ctrl~0_combout  = (\ctrl_unit|ctrl_reg_bus~3_combout  & ((\ctrl_unit|Selector100~3_combout ) # ((\ctrl_unit|Selector100~7_combout )))) # (!\ctrl_unit|ctrl_reg_bus~3_combout  & (((\ctrl_unit|s_bus_ctrl~q ))))

	.dataa(\ctrl_unit|Selector100~3_combout ),
	.datab(\ctrl_unit|Selector100~7_combout ),
	.datac(\ctrl_unit|s_bus_ctrl~q ),
	.datad(\ctrl_unit|ctrl_reg_bus~3_combout ),
	.cin(gnd),
	.combout(\ctrl_unit|s_bus_ctrl~0_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|s_bus_ctrl~0 .lut_mask = 16'hEEF0;
defparam \ctrl_unit|s_bus_ctrl~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y26_N7
dffeas \ctrl_unit|s_bus_ctrl (
	.clk(\Clock~clkctrl_outclk ),
	.d(\ctrl_unit|s_bus_ctrl~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ctrl_unit|s_bus_ctrl~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ctrl_unit|s_bus_ctrl .is_wysiwyg = "true";
defparam \ctrl_unit|s_bus_ctrl .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y21_N26
cycloneive_lcell_comb \s_bus[9]~143 (
// Equation(s):
// \s_bus[9]~143_combout  = (\ctrl_unit|s_bus_ctrl~q ) # ((\ctrl_unit|alu_rnum_src [4] & (\reg_file[16][9]~q )) # (!\ctrl_unit|alu_rnum_src [4] & ((\s_bus[9]~108_combout ))))

	.dataa(\ctrl_unit|s_bus_ctrl~q ),
	.datab(\reg_file[16][9]~q ),
	.datac(\ctrl_unit|alu_rnum_src [4]),
	.datad(\s_bus[9]~108_combout ),
	.cin(gnd),
	.combout(\s_bus[9]~143_combout ),
	.cout());
// synopsys translate_off
defparam \s_bus[9]~143 .lut_mask = 16'hEFEA;
defparam \s_bus[9]~143 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y26_N2
cycloneive_lcell_comb \arithmetic_logic_unit|Mux10~0 (
// Equation(s):
// \arithmetic_logic_unit|Mux10~0_combout  = (\s_bus[9]~143_combout  & \arithmetic_logic_unit|Reg3[10]~76_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\s_bus[9]~143_combout ),
	.datad(\arithmetic_logic_unit|Reg3[10]~76_combout ),
	.cin(gnd),
	.combout(\arithmetic_logic_unit|Mux10~0_combout ),
	.cout());
// synopsys translate_off
defparam \arithmetic_logic_unit|Mux10~0 .lut_mask = 16'hF000;
defparam \arithmetic_logic_unit|Mux10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y26_N28
cycloneive_lcell_comb \arithmetic_logic_unit|Reg3~52 (
// Equation(s):
// \arithmetic_logic_unit|Reg3~52_combout  = (\arithmetic_logic_unit|ShiftLeft0~5_combout  & (\arithmetic_logic_unit|ShiftLeft0~1_combout  & \s_bus[9]~143_combout ))

	.dataa(\arithmetic_logic_unit|ShiftLeft0~5_combout ),
	.datab(gnd),
	.datac(\arithmetic_logic_unit|ShiftLeft0~1_combout ),
	.datad(\s_bus[9]~143_combout ),
	.cin(gnd),
	.combout(\arithmetic_logic_unit|Reg3~52_combout ),
	.cout());
// synopsys translate_off
defparam \arithmetic_logic_unit|Reg3~52 .lut_mask = 16'hA000;
defparam \arithmetic_logic_unit|Reg3~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y26_N4
cycloneive_lcell_comb \arithmetic_logic_unit|Mux10~3 (
// Equation(s):
// \arithmetic_logic_unit|Mux10~3_combout  = (\arithmetic_logic_unit|ShiftLeft0~5_combout  & (\arithmetic_logic_unit|Reg3[10]~14_combout  & ((\arithmetic_logic_unit|ShiftLeft0~1_combout ) # (\arithmetic_logic_unit|Reg3[10]~53_combout ))))

	.dataa(\arithmetic_logic_unit|ShiftLeft0~5_combout ),
	.datab(\arithmetic_logic_unit|Reg3[10]~14_combout ),
	.datac(\arithmetic_logic_unit|ShiftLeft0~1_combout ),
	.datad(\arithmetic_logic_unit|Reg3[10]~53_combout ),
	.cin(gnd),
	.combout(\arithmetic_logic_unit|Mux10~3_combout ),
	.cout());
// synopsys translate_off
defparam \arithmetic_logic_unit|Mux10~3 .lut_mask = 16'h8880;
defparam \arithmetic_logic_unit|Mux10~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y26_N10
cycloneive_lcell_comb \arithmetic_logic_unit|Mux10~2 (
// Equation(s):
// \arithmetic_logic_unit|Mux10~2_combout  = (\arithmetic_logic_unit|Reg3[10]~53_combout  & (\Mux47~9_combout )) # (!\arithmetic_logic_unit|Reg3[10]~53_combout  & ((\Mux38~9_combout )))

	.dataa(\arithmetic_logic_unit|Reg3[10]~53_combout ),
	.datab(gnd),
	.datac(\Mux47~9_combout ),
	.datad(\Mux38~9_combout ),
	.cin(gnd),
	.combout(\arithmetic_logic_unit|Mux10~2_combout ),
	.cout());
// synopsys translate_off
defparam \arithmetic_logic_unit|Mux10~2 .lut_mask = 16'hF5A0;
defparam \arithmetic_logic_unit|Mux10~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y26_N2
cycloneive_lcell_comb \arithmetic_logic_unit|Mux10~4 (
// Equation(s):
// \arithmetic_logic_unit|Mux10~4_combout  = (\arithmetic_logic_unit|Reg3[10]~42_combout  & (!\arithmetic_logic_unit|Reg3[10]~53_combout  & (\arithmetic_logic_unit|Mux10~3_combout ))) # (!\arithmetic_logic_unit|Reg3[10]~42_combout  & 
// (\arithmetic_logic_unit|Mux10~2_combout  & ((\arithmetic_logic_unit|Mux10~3_combout ) # (!\arithmetic_logic_unit|Reg3[10]~53_combout ))))

	.dataa(\arithmetic_logic_unit|Reg3[10]~53_combout ),
	.datab(\arithmetic_logic_unit|Reg3[10]~42_combout ),
	.datac(\arithmetic_logic_unit|Mux10~3_combout ),
	.datad(\arithmetic_logic_unit|Mux10~2_combout ),
	.cin(gnd),
	.combout(\arithmetic_logic_unit|Mux10~4_combout ),
	.cout());
// synopsys translate_off
defparam \arithmetic_logic_unit|Mux10~4 .lut_mask = 16'h7140;
defparam \arithmetic_logic_unit|Mux10~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y26_N12
cycloneive_lcell_comb \arithmetic_logic_unit|Mux10~5 (
// Equation(s):
// \arithmetic_logic_unit|Mux10~5_combout  = (\arithmetic_logic_unit|Mux10~4_combout  & (!\arithmetic_logic_unit|Reg3[10]~53_combout )) # (!\arithmetic_logic_unit|Mux10~4_combout  & ((\s_bus[9]~143_combout )))

	.dataa(\arithmetic_logic_unit|Reg3[10]~53_combout ),
	.datab(\s_bus[9]~143_combout ),
	.datac(gnd),
	.datad(\arithmetic_logic_unit|Mux10~4_combout ),
	.cin(gnd),
	.combout(\arithmetic_logic_unit|Mux10~5_combout ),
	.cout());
// synopsys translate_off
defparam \arithmetic_logic_unit|Mux10~5 .lut_mask = 16'h55CC;
defparam \arithmetic_logic_unit|Mux10~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y26_N26
cycloneive_lcell_comb \arithmetic_logic_unit|Mux10~8 (
// Equation(s):
// \arithmetic_logic_unit|Mux10~8_combout  = (\arithmetic_logic_unit|Reg3[10]~56_combout  & (\arithmetic_logic_unit|Reg3[10]~57_combout )) # (!\arithmetic_logic_unit|Reg3[10]~56_combout  & ((\arithmetic_logic_unit|Reg3[10]~57_combout  & 
// ((\arithmetic_logic_unit|Add4~18_combout ))) # (!\arithmetic_logic_unit|Reg3[10]~57_combout  & (\arithmetic_logic_unit|Add1~18_combout ))))

	.dataa(\arithmetic_logic_unit|Reg3[10]~56_combout ),
	.datab(\arithmetic_logic_unit|Reg3[10]~57_combout ),
	.datac(\arithmetic_logic_unit|Add1~18_combout ),
	.datad(\arithmetic_logic_unit|Add4~18_combout ),
	.cin(gnd),
	.combout(\arithmetic_logic_unit|Mux10~8_combout ),
	.cout());
// synopsys translate_off
defparam \arithmetic_logic_unit|Mux10~8 .lut_mask = 16'hDC98;
defparam \arithmetic_logic_unit|Mux10~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y26_N26
cycloneive_lcell_comb \arithmetic_logic_unit|Mux10~6 (
// Equation(s):
// \arithmetic_logic_unit|Mux10~6_combout  = (\arithmetic_logic_unit|Reg3[10]~55_combout  & (((\ctrl_unit|alu_op [2]) # (\arithmetic_logic_unit|Add6~0_combout )))) # (!\arithmetic_logic_unit|Reg3[10]~55_combout  & (\arithmetic_logic_unit|sum1[9]~10_combout  
// & (!\ctrl_unit|alu_op [2])))

	.dataa(\arithmetic_logic_unit|Reg3[10]~55_combout ),
	.datab(\arithmetic_logic_unit|sum1[9]~10_combout ),
	.datac(\ctrl_unit|alu_op [2]),
	.datad(\arithmetic_logic_unit|Add6~0_combout ),
	.cin(gnd),
	.combout(\arithmetic_logic_unit|Mux10~6_combout ),
	.cout());
// synopsys translate_off
defparam \arithmetic_logic_unit|Mux10~6 .lut_mask = 16'hAEA4;
defparam \arithmetic_logic_unit|Mux10~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y26_N16
cycloneive_lcell_comb \arithmetic_logic_unit|Mux10~7 (
// Equation(s):
// \arithmetic_logic_unit|Mux10~7_combout  = (\s_bus[9]~143_combout  & (\arithmetic_logic_unit|Mux10~6_combout  $ (((!\Mux38~9_combout ) # (!\ctrl_unit|alu_op [2]))))) # (!\s_bus[9]~143_combout  & (!\arithmetic_logic_unit|Mux10~6_combout  & 
// ((\Mux38~9_combout ) # (!\ctrl_unit|alu_op [2]))))

	.dataa(\s_bus[9]~143_combout ),
	.datab(\ctrl_unit|alu_op [2]),
	.datac(\arithmetic_logic_unit|Mux10~6_combout ),
	.datad(\Mux38~9_combout ),
	.cin(gnd),
	.combout(\arithmetic_logic_unit|Mux10~7_combout ),
	.cout());
// synopsys translate_off
defparam \arithmetic_logic_unit|Mux10~7 .lut_mask = 16'h870B;
defparam \arithmetic_logic_unit|Mux10~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y26_N28
cycloneive_lcell_comb \arithmetic_logic_unit|Mux10~9 (
// Equation(s):
// \arithmetic_logic_unit|Mux10~9_combout  = (\arithmetic_logic_unit|Reg3[10]~56_combout  & ((\arithmetic_logic_unit|Mux10~8_combout  & (\arithmetic_logic_unit|Add11~18_combout )) # (!\arithmetic_logic_unit|Mux10~8_combout  & 
// ((\arithmetic_logic_unit|Mux10~7_combout ))))) # (!\arithmetic_logic_unit|Reg3[10]~56_combout  & (((\arithmetic_logic_unit|Mux10~8_combout ))))

	.dataa(\arithmetic_logic_unit|Reg3[10]~56_combout ),
	.datab(\arithmetic_logic_unit|Add11~18_combout ),
	.datac(\arithmetic_logic_unit|Mux10~8_combout ),
	.datad(\arithmetic_logic_unit|Mux10~7_combout ),
	.cin(gnd),
	.combout(\arithmetic_logic_unit|Mux10~9_combout ),
	.cout());
// synopsys translate_off
defparam \arithmetic_logic_unit|Mux10~9 .lut_mask = 16'hDAD0;
defparam \arithmetic_logic_unit|Mux10~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y26_N30
cycloneive_lcell_comb \arithmetic_logic_unit|Mux10~10 (
// Equation(s):
// \arithmetic_logic_unit|Mux10~10_combout  = (\arithmetic_logic_unit|Reg3[10]~54_combout  & (\s_bus[10]~142_combout  & (!\arithmetic_logic_unit|Reg3[12]~47_combout ))) # (!\arithmetic_logic_unit|Reg3[10]~54_combout  & 
// (((\arithmetic_logic_unit|Reg3[12]~47_combout ) # (\arithmetic_logic_unit|Mux10~9_combout ))))

	.dataa(\s_bus[10]~142_combout ),
	.datab(\arithmetic_logic_unit|Reg3[10]~54_combout ),
	.datac(\arithmetic_logic_unit|Reg3[12]~47_combout ),
	.datad(\arithmetic_logic_unit|Mux10~9_combout ),
	.cin(gnd),
	.combout(\arithmetic_logic_unit|Mux10~10_combout ),
	.cout());
// synopsys translate_off
defparam \arithmetic_logic_unit|Mux10~10 .lut_mask = 16'h3B38;
defparam \arithmetic_logic_unit|Mux10~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y26_N8
cycloneive_lcell_comb \arithmetic_logic_unit|Mux10~11 (
// Equation(s):
// \arithmetic_logic_unit|Mux10~11_combout  = (\arithmetic_logic_unit|Mux10~10_combout  & (((\arithmetic_logic_unit|Mux10~5_combout ) # (!\arithmetic_logic_unit|Reg3[10]~77_combout )))) # (!\arithmetic_logic_unit|Mux10~10_combout  & 
// (\arithmetic_logic_unit|Reg3~52_combout  & ((\arithmetic_logic_unit|Reg3[10]~77_combout ))))

	.dataa(\arithmetic_logic_unit|Reg3~52_combout ),
	.datab(\arithmetic_logic_unit|Mux10~5_combout ),
	.datac(\arithmetic_logic_unit|Mux10~10_combout ),
	.datad(\arithmetic_logic_unit|Reg3[10]~77_combout ),
	.cin(gnd),
	.combout(\arithmetic_logic_unit|Mux10~11_combout ),
	.cout());
// synopsys translate_off
defparam \arithmetic_logic_unit|Mux10~11 .lut_mask = 16'hCAF0;
defparam \arithmetic_logic_unit|Mux10~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y26_N20
cycloneive_lcell_comb \arithmetic_logic_unit|Mux10~1 (
// Equation(s):
// \arithmetic_logic_unit|Mux10~1_combout  = (\arithmetic_logic_unit|sum1[9]~10_combout  & (!\arithmetic_logic_unit|Reg3[10]~76_combout  & (!\arithmetic_logic_unit|Reg3[10]~51_combout  & !\arithmetic_logic_unit|Reg3[10]~48_combout )))

	.dataa(\arithmetic_logic_unit|sum1[9]~10_combout ),
	.datab(\arithmetic_logic_unit|Reg3[10]~76_combout ),
	.datac(\arithmetic_logic_unit|Reg3[10]~51_combout ),
	.datad(\arithmetic_logic_unit|Reg3[10]~48_combout ),
	.cin(gnd),
	.combout(\arithmetic_logic_unit|Mux10~1_combout ),
	.cout());
// synopsys translate_off
defparam \arithmetic_logic_unit|Mux10~1 .lut_mask = 16'h0002;
defparam \arithmetic_logic_unit|Mux10~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y26_N24
cycloneive_lcell_comb \arithmetic_logic_unit|Mux10~13 (
// Equation(s):
// \arithmetic_logic_unit|Mux10~13_combout  = (\arithmetic_logic_unit|Mux10~0_combout ) # ((\arithmetic_logic_unit|Mux10~1_combout ) # ((\arithmetic_logic_unit|Mux10~11_combout  & \arithmetic_logic_unit|Mux10~12_combout )))

	.dataa(\arithmetic_logic_unit|Mux10~0_combout ),
	.datab(\arithmetic_logic_unit|Mux10~11_combout ),
	.datac(\arithmetic_logic_unit|Mux10~12_combout ),
	.datad(\arithmetic_logic_unit|Mux10~1_combout ),
	.cin(gnd),
	.combout(\arithmetic_logic_unit|Mux10~13_combout ),
	.cout());
// synopsys translate_off
defparam \arithmetic_logic_unit|Mux10~13 .lut_mask = 16'hFFEA;
defparam \arithmetic_logic_unit|Mux10~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y26_N25
dffeas \arithmetic_logic_unit|Reg3[9] (
	.clk(\ctrl_unit|enables[15]~clkctrl_outclk ),
	.d(\arithmetic_logic_unit|Mux10~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\arithmetic_logic_unit|Reg3[10]~59_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\arithmetic_logic_unit|Reg3 [9]),
	.prn(vcc));
// synopsys translate_off
defparam \arithmetic_logic_unit|Reg3[9] .is_wysiwyg = "true";
defparam \arithmetic_logic_unit|Reg3[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y25_N8
cycloneive_lcell_comb \arithmetic_logic_unit|result[9]~feeder (
// Equation(s):
// \arithmetic_logic_unit|result[9]~feeder_combout  = \arithmetic_logic_unit|Reg3 [9]

	.dataa(gnd),
	.datab(gnd),
	.datac(\arithmetic_logic_unit|Reg3 [9]),
	.datad(gnd),
	.cin(gnd),
	.combout(\arithmetic_logic_unit|result[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \arithmetic_logic_unit|result[9]~feeder .lut_mask = 16'hF0F0;
defparam \arithmetic_logic_unit|result[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y25_N9
dffeas \arithmetic_logic_unit|result[9] (
	.clk(\ctrl_unit|enables[15]~clkctrl_outclk ),
	.d(\arithmetic_logic_unit|result[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\arithmetic_logic_unit|result [9]),
	.prn(vcc));
// synopsys translate_off
defparam \arithmetic_logic_unit|result[9] .is_wysiwyg = "true";
defparam \arithmetic_logic_unit|result[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y25_N24
cycloneive_lcell_comb \mdr[9]~1 (
// Equation(s):
// \mdr[9]~1_combout  = (\reg_file~71_combout  & ((\instr_reg[9]~5_combout ))) # (!\reg_file~71_combout  & (\arithmetic_logic_unit|result [9]))

	.dataa(\reg_file~71_combout ),
	.datab(\arithmetic_logic_unit|result [9]),
	.datac(gnd),
	.datad(\instr_reg[9]~5_combout ),
	.cin(gnd),
	.combout(\mdr[9]~1_combout ),
	.cout());
// synopsys translate_off
defparam \mdr[9]~1 .lut_mask = 16'hEE44;
defparam \mdr[9]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y24_N26
cycloneive_lcell_comb \ram|memory_rtl_0|auto_generated|mux4|result_node[1]~7 (
// Equation(s):
// \ram|memory_rtl_0|auto_generated|mux4|result_node[1]~7_combout  = (\ram|memory_rtl_0|auto_generated|address_reg_a [1] & ((\ram|memory_rtl_0|auto_generated|address_reg_a [0] & ((\ram|memory_rtl_0|auto_generated|ram_block1a25~portadataout ))) # 
// (!\ram|memory_rtl_0|auto_generated|address_reg_a [0] & (\ram|memory_rtl_0|auto_generated|ram_block1a17~portadataout ))))

	.dataa(\ram|memory_rtl_0|auto_generated|ram_block1a17~portadataout ),
	.datab(\ram|memory_rtl_0|auto_generated|address_reg_a [0]),
	.datac(\ram|memory_rtl_0|auto_generated|address_reg_a [1]),
	.datad(\ram|memory_rtl_0|auto_generated|ram_block1a25~portadataout ),
	.cin(gnd),
	.combout(\ram|memory_rtl_0|auto_generated|mux4|result_node[1]~7_combout ),
	.cout());
// synopsys translate_off
defparam \ram|memory_rtl_0|auto_generated|mux4|result_node[1]~7 .lut_mask = 16'hE020;
defparam \ram|memory_rtl_0|auto_generated|mux4|result_node[1]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y24_N20
cycloneive_lcell_comb \ram|memory_rtl_0|auto_generated|mux4|result_node[1]~6 (
// Equation(s):
// \ram|memory_rtl_0|auto_generated|mux4|result_node[1]~6_combout  = (!\ram|memory_rtl_0|auto_generated|address_reg_a [1] & ((\ram|memory_rtl_0|auto_generated|address_reg_a [0] & (\ram|memory_rtl_0|auto_generated|ram_block1a9~portadataout )) # 
// (!\ram|memory_rtl_0|auto_generated|address_reg_a [0] & ((\ram|memory_rtl_0|auto_generated|ram_block1a1~portadataout )))))

	.dataa(\ram|memory_rtl_0|auto_generated|address_reg_a [1]),
	.datab(\ram|memory_rtl_0|auto_generated|address_reg_a [0]),
	.datac(\ram|memory_rtl_0|auto_generated|ram_block1a9~portadataout ),
	.datad(\ram|memory_rtl_0|auto_generated|ram_block1a1~portadataout ),
	.cin(gnd),
	.combout(\ram|memory_rtl_0|auto_generated|mux4|result_node[1]~6_combout ),
	.cout());
// synopsys translate_off
defparam \ram|memory_rtl_0|auto_generated|mux4|result_node[1]~6 .lut_mask = 16'h5140;
defparam \ram|memory_rtl_0|auto_generated|mux4|result_node[1]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y24_N4
cycloneive_lcell_comb \ram|memory_rtl_0|auto_generated|mux4|result_node[1]~8 (
// Equation(s):
// \ram|memory_rtl_0|auto_generated|mux4|result_node[1]~8_combout  = (!\ram|memory_rtl_0|auto_generated|address_reg_a [2] & ((\ram|memory_rtl_0|auto_generated|mux4|result_node[1]~7_combout ) # (\ram|memory_rtl_0|auto_generated|mux4|result_node[1]~6_combout 
// )))

	.dataa(\ram|memory_rtl_0|auto_generated|address_reg_a [2]),
	.datab(gnd),
	.datac(\ram|memory_rtl_0|auto_generated|mux4|result_node[1]~7_combout ),
	.datad(\ram|memory_rtl_0|auto_generated|mux4|result_node[1]~6_combout ),
	.cin(gnd),
	.combout(\ram|memory_rtl_0|auto_generated|mux4|result_node[1]~8_combout ),
	.cout());
// synopsys translate_off
defparam \ram|memory_rtl_0|auto_generated|mux4|result_node[1]~8 .lut_mask = 16'h5550;
defparam \ram|memory_rtl_0|auto_generated|mux4|result_node[1]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y24_N22
cycloneive_lcell_comb \ram|memory_rtl_0|auto_generated|mux4|result_node[1]~9 (
// Equation(s):
// \ram|memory_rtl_0|auto_generated|mux4|result_node[1]~9_combout  = (!\ram|memory_rtl_0|auto_generated|address_reg_a [1] & ((\ram|memory_rtl_0|auto_generated|address_reg_a [0] & (\ram|memory_rtl_0|auto_generated|ram_block1a41~portadataout )) # 
// (!\ram|memory_rtl_0|auto_generated|address_reg_a [0] & ((\ram|memory_rtl_0|auto_generated|ram_block1a33~portadataout )))))

	.dataa(\ram|memory_rtl_0|auto_generated|address_reg_a [1]),
	.datab(\ram|memory_rtl_0|auto_generated|address_reg_a [0]),
	.datac(\ram|memory_rtl_0|auto_generated|ram_block1a41~portadataout ),
	.datad(\ram|memory_rtl_0|auto_generated|ram_block1a33~portadataout ),
	.cin(gnd),
	.combout(\ram|memory_rtl_0|auto_generated|mux4|result_node[1]~9_combout ),
	.cout());
// synopsys translate_off
defparam \ram|memory_rtl_0|auto_generated|mux4|result_node[1]~9 .lut_mask = 16'h5140;
defparam \ram|memory_rtl_0|auto_generated|mux4|result_node[1]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y24_N16
cycloneive_lcell_comb \ram|memory_rtl_0|auto_generated|mux4|result_node[1]~10 (
// Equation(s):
// \ram|memory_rtl_0|auto_generated|mux4|result_node[1]~10_combout  = (\ram|memory_rtl_0|auto_generated|address_reg_a [1] & ((\ram|memory_rtl_0|auto_generated|address_reg_a [0] & ((\ram|memory_rtl_0|auto_generated|ram_block1a57~portadataout ))) # 
// (!\ram|memory_rtl_0|auto_generated|address_reg_a [0] & (\ram|memory_rtl_0|auto_generated|ram_block1a49~portadataout ))))

	.dataa(\ram|memory_rtl_0|auto_generated|address_reg_a [1]),
	.datab(\ram|memory_rtl_0|auto_generated|address_reg_a [0]),
	.datac(\ram|memory_rtl_0|auto_generated|ram_block1a49~portadataout ),
	.datad(\ram|memory_rtl_0|auto_generated|ram_block1a57~portadataout ),
	.cin(gnd),
	.combout(\ram|memory_rtl_0|auto_generated|mux4|result_node[1]~10_combout ),
	.cout());
// synopsys translate_off
defparam \ram|memory_rtl_0|auto_generated|mux4|result_node[1]~10 .lut_mask = 16'hA820;
defparam \ram|memory_rtl_0|auto_generated|mux4|result_node[1]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y24_N30
cycloneive_lcell_comb \ram|memory_rtl_0|auto_generated|mux4|result_node[1]~11 (
// Equation(s):
// \ram|memory_rtl_0|auto_generated|mux4|result_node[1]~11_combout  = (\ram|memory_rtl_0|auto_generated|mux4|result_node[1]~8_combout ) # ((\ram|memory_rtl_0|auto_generated|address_reg_a [2] & ((\ram|memory_rtl_0|auto_generated|mux4|result_node[1]~9_combout 
// ) # (\ram|memory_rtl_0|auto_generated|mux4|result_node[1]~10_combout ))))

	.dataa(\ram|memory_rtl_0|auto_generated|address_reg_a [2]),
	.datab(\ram|memory_rtl_0|auto_generated|mux4|result_node[1]~8_combout ),
	.datac(\ram|memory_rtl_0|auto_generated|mux4|result_node[1]~9_combout ),
	.datad(\ram|memory_rtl_0|auto_generated|mux4|result_node[1]~10_combout ),
	.cin(gnd),
	.combout(\ram|memory_rtl_0|auto_generated|mux4|result_node[1]~11_combout ),
	.cout());
// synopsys translate_off
defparam \ram|memory_rtl_0|auto_generated|mux4|result_node[1]~11 .lut_mask = 16'hEEEC;
defparam \ram|memory_rtl_0|auto_generated|mux4|result_node[1]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y25_N25
dffeas \mdr[9] (
	.clk(!\Clock~clkctrl_outclk ),
	.d(\mdr[9]~1_combout ),
	.asdata(\ram|memory_rtl_0|auto_generated|mux4|result_node[1]~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\mdr[1]~16_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(mdr[9]),
	.prn(vcc));
// synopsys translate_off
defparam \mdr[9] .is_wysiwyg = "true";
defparam \mdr[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y25_N4
cycloneive_lcell_comb \byte_manipulator|Mux14~0 (
// Equation(s):
// \byte_manipulator|Mux14~0_combout  = (\ctrl_unit|bm_op [1] & ((\byte_manipulator|dst_val [9]) # (!\ctrl_unit|bm_op [0]))) # (!\ctrl_unit|bm_op [1] & (!\ctrl_unit|bm_op [0] & \byte_manipulator|dst_val [9]))

	.dataa(\ctrl_unit|bm_op [1]),
	.datab(gnd),
	.datac(\ctrl_unit|bm_op [0]),
	.datad(\byte_manipulator|dst_val [9]),
	.cin(gnd),
	.combout(\byte_manipulator|Mux14~0_combout ),
	.cout());
// synopsys translate_off
defparam \byte_manipulator|Mux14~0 .lut_mask = 16'hAF0A;
defparam \byte_manipulator|Mux14~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y25_N5
dffeas \byte_manipulator|dst_out[9] (
	.clk(\ctrl_unit|enables[12]~clkctrl_outclk ),
	.d(\byte_manipulator|Mux14~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\byte_manipulator|dst_out[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\byte_manipulator|dst_out [9]),
	.prn(vcc));
// synopsys translate_off
defparam \byte_manipulator|dst_out[9] .is_wysiwyg = "true";
defparam \byte_manipulator|dst_out[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y25_N10
cycloneive_lcell_comb \reg_file~25 (
// Equation(s):
// \reg_file~25_combout  = (\reg_file~1_combout  & ((\reg_file~2_combout  & (\byte_manipulator|dst_out [9])) # (!\reg_file~2_combout  & ((\arithmetic_logic_unit|result [9]))))) # (!\reg_file~1_combout  & (((!\reg_file~2_combout ))))

	.dataa(\byte_manipulator|dst_out [9]),
	.datab(\reg_file~1_combout ),
	.datac(\reg_file~2_combout ),
	.datad(\arithmetic_logic_unit|result [9]),
	.cin(gnd),
	.combout(\reg_file~25_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file~25 .lut_mask = 16'h8F83;
defparam \reg_file~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y25_N20
cycloneive_lcell_comb \reg_file~26 (
// Equation(s):
// \reg_file~26_combout  = (\reg_file~0_combout  & ((\reg_file~25_combout  & (mdr[9])) # (!\reg_file~25_combout  & ((\instr_reg[9]~5_combout ))))) # (!\reg_file~0_combout  & (((\reg_file~25_combout ))))

	.dataa(\reg_file~0_combout ),
	.datab(mdr[9]),
	.datac(\reg_file~25_combout ),
	.datad(\instr_reg[9]~5_combout ),
	.cin(gnd),
	.combout(\reg_file~26_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file~26 .lut_mask = 16'hDAD0;
defparam \reg_file~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y21_N11
dffeas \reg_file[15][9] (
	.clk(!\Clock~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg_file~26_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file[15][8]~66_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file[15][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file[15][9] .is_wysiwyg = "true";
defparam \reg_file[15][9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y21_N12
cycloneive_lcell_comb \Mux102~7 (
// Equation(s):
// \Mux102~7_combout  = (\ctrl_unit|dbus_rnum_src [1] & ((\reg_file[11][9]~q ) # ((\ctrl_unit|dbus_rnum_src [2])))) # (!\ctrl_unit|dbus_rnum_src [1] & (((\reg_file[9][9]~q  & !\ctrl_unit|dbus_rnum_src [2]))))

	.dataa(\reg_file[11][9]~q ),
	.datab(\reg_file[9][9]~q ),
	.datac(\ctrl_unit|dbus_rnum_src [1]),
	.datad(\ctrl_unit|dbus_rnum_src [2]),
	.cin(gnd),
	.combout(\Mux102~7_combout ),
	.cout());
// synopsys translate_off
defparam \Mux102~7 .lut_mask = 16'hF0AC;
defparam \Mux102~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y21_N8
cycloneive_lcell_comb \Mux102~8 (
// Equation(s):
// \Mux102~8_combout  = (\ctrl_unit|dbus_rnum_src [2] & ((\Mux102~7_combout  & (\reg_file[15][9]~q )) # (!\Mux102~7_combout  & ((\reg_file[13][9]~q ))))) # (!\ctrl_unit|dbus_rnum_src [2] & (((\Mux102~7_combout ))))

	.dataa(\reg_file[15][9]~q ),
	.datab(\ctrl_unit|dbus_rnum_src [2]),
	.datac(\reg_file[13][9]~q ),
	.datad(\Mux102~7_combout ),
	.cin(gnd),
	.combout(\Mux102~8_combout ),
	.cout());
// synopsys translate_off
defparam \Mux102~8 .lut_mask = 16'hBBC0;
defparam \Mux102~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y21_N16
cycloneive_lcell_comb \Mux102~4 (
// Equation(s):
// \Mux102~4_combout  = (\ctrl_unit|dbus_rnum_src [2] & (((\ctrl_unit|dbus_rnum_src [1])))) # (!\ctrl_unit|dbus_rnum_src [2] & ((\ctrl_unit|dbus_rnum_src [1] & ((\reg_file[2][9]~q ))) # (!\ctrl_unit|dbus_rnum_src [1] & (\reg_file[0][9]~q ))))

	.dataa(\reg_file[0][9]~q ),
	.datab(\reg_file[2][9]~q ),
	.datac(\ctrl_unit|dbus_rnum_src [2]),
	.datad(\ctrl_unit|dbus_rnum_src [1]),
	.cin(gnd),
	.combout(\Mux102~4_combout ),
	.cout());
// synopsys translate_off
defparam \Mux102~4 .lut_mask = 16'hFC0A;
defparam \Mux102~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y21_N14
cycloneive_lcell_comb \Mux102~5 (
// Equation(s):
// \Mux102~5_combout  = (\ctrl_unit|dbus_rnum_src [2] & ((\Mux102~4_combout  & (\reg_file[6][9]~q )) # (!\Mux102~4_combout  & ((\reg_file[4][9]~q ))))) # (!\ctrl_unit|dbus_rnum_src [2] & (((\Mux102~4_combout ))))

	.dataa(\ctrl_unit|dbus_rnum_src [2]),
	.datab(\reg_file[6][9]~q ),
	.datac(\reg_file[4][9]~q ),
	.datad(\Mux102~4_combout ),
	.cin(gnd),
	.combout(\Mux102~5_combout ),
	.cout());
// synopsys translate_off
defparam \Mux102~5 .lut_mask = 16'hDDA0;
defparam \Mux102~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y21_N12
cycloneive_lcell_comb \Mux102~2 (
// Equation(s):
// \Mux102~2_combout  = (\ctrl_unit|dbus_rnum_src [1] & ((\reg_file[3][9]~q ) # ((\ctrl_unit|dbus_rnum_src [2])))) # (!\ctrl_unit|dbus_rnum_src [1] & (((!\ctrl_unit|dbus_rnum_src [2] & \reg_file[1][9]~q ))))

	.dataa(\reg_file[3][9]~q ),
	.datab(\ctrl_unit|dbus_rnum_src [1]),
	.datac(\ctrl_unit|dbus_rnum_src [2]),
	.datad(\reg_file[1][9]~q ),
	.cin(gnd),
	.combout(\Mux102~2_combout ),
	.cout());
// synopsys translate_off
defparam \Mux102~2 .lut_mask = 16'hCBC8;
defparam \Mux102~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y21_N2
cycloneive_lcell_comb \Mux102~3 (
// Equation(s):
// \Mux102~3_combout  = (\ctrl_unit|dbus_rnum_src [2] & ((\Mux102~2_combout  & ((\reg_file[7][9]~q ))) # (!\Mux102~2_combout  & (\reg_file[5][9]~q )))) # (!\ctrl_unit|dbus_rnum_src [2] & (((\Mux102~2_combout ))))

	.dataa(\ctrl_unit|dbus_rnum_src [2]),
	.datab(\reg_file[5][9]~q ),
	.datac(\reg_file[7][9]~q ),
	.datad(\Mux102~2_combout ),
	.cin(gnd),
	.combout(\Mux102~3_combout ),
	.cout());
// synopsys translate_off
defparam \Mux102~3 .lut_mask = 16'hF588;
defparam \Mux102~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y21_N8
cycloneive_lcell_comb \Mux102~6 (
// Equation(s):
// \Mux102~6_combout  = (\ctrl_unit|dbus_rnum_src [0] & ((\ctrl_unit|dbus_rnum_src [3]) # ((\Mux102~3_combout )))) # (!\ctrl_unit|dbus_rnum_src [0] & (!\ctrl_unit|dbus_rnum_src [3] & (\Mux102~5_combout )))

	.dataa(\ctrl_unit|dbus_rnum_src [0]),
	.datab(\ctrl_unit|dbus_rnum_src [3]),
	.datac(\Mux102~5_combout ),
	.datad(\Mux102~3_combout ),
	.cin(gnd),
	.combout(\Mux102~6_combout ),
	.cout());
// synopsys translate_off
defparam \Mux102~6 .lut_mask = 16'hBA98;
defparam \Mux102~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y21_N4
cycloneive_lcell_comb \Mux102~0 (
// Equation(s):
// \Mux102~0_combout  = (\ctrl_unit|dbus_rnum_src [2] & (((\ctrl_unit|dbus_rnum_src [1])))) # (!\ctrl_unit|dbus_rnum_src [2] & ((\ctrl_unit|dbus_rnum_src [1] & ((\reg_file[10][9]~q ))) # (!\ctrl_unit|dbus_rnum_src [1] & (\reg_file[8][9]~q ))))

	.dataa(\ctrl_unit|dbus_rnum_src [2]),
	.datab(\reg_file[8][9]~q ),
	.datac(\reg_file[10][9]~q ),
	.datad(\ctrl_unit|dbus_rnum_src [1]),
	.cin(gnd),
	.combout(\Mux102~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux102~0 .lut_mask = 16'hFA44;
defparam \Mux102~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y21_N22
cycloneive_lcell_comb \Mux102~1 (
// Equation(s):
// \Mux102~1_combout  = (\ctrl_unit|dbus_rnum_src [2] & ((\Mux102~0_combout  & ((\reg_file[14][9]~q ))) # (!\Mux102~0_combout  & (\reg_file[12][9]~q )))) # (!\ctrl_unit|dbus_rnum_src [2] & (((\Mux102~0_combout ))))

	.dataa(\ctrl_unit|dbus_rnum_src [2]),
	.datab(\reg_file[12][9]~q ),
	.datac(\Mux102~0_combout ),
	.datad(\reg_file[14][9]~q ),
	.cin(gnd),
	.combout(\Mux102~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux102~1 .lut_mask = 16'hF858;
defparam \Mux102~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y21_N10
cycloneive_lcell_comb \Mux102~9 (
// Equation(s):
// \Mux102~9_combout  = (\Mux102~6_combout  & ((\Mux102~8_combout ) # ((!\ctrl_unit|dbus_rnum_src [3])))) # (!\Mux102~6_combout  & (((\Mux102~1_combout  & \ctrl_unit|dbus_rnum_src [3]))))

	.dataa(\Mux102~8_combout ),
	.datab(\Mux102~6_combout ),
	.datac(\Mux102~1_combout ),
	.datad(\ctrl_unit|dbus_rnum_src [3]),
	.cin(gnd),
	.combout(\Mux102~9_combout ),
	.cout());
// synopsys translate_off
defparam \Mux102~9 .lut_mask = 16'hB8CC;
defparam \Mux102~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y25_N6
cycloneive_lcell_comb \instr_reg[9]~5 (
// Equation(s):
// \instr_reg[9]~5_combout  = (\ctrl_unit|dbus_rnum_src [4] & ((\reg_file[16][9]~q ))) # (!\ctrl_unit|dbus_rnum_src [4] & (\Mux102~9_combout ))

	.dataa(gnd),
	.datab(\ctrl_unit|dbus_rnum_src [4]),
	.datac(\Mux102~9_combout ),
	.datad(\reg_file[16][9]~q ),
	.cin(gnd),
	.combout(\instr_reg[9]~5_combout ),
	.cout());
// synopsys translate_off
defparam \instr_reg[9]~5 .lut_mask = 16'hFC30;
defparam \instr_reg[9]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y25_N18
cycloneive_lcell_comb \instr_reg[9]~feeder (
// Equation(s):
// \instr_reg[9]~feeder_combout  = \instr_reg[9]~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\instr_reg[9]~5_combout ),
	.cin(gnd),
	.combout(\instr_reg[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \instr_reg[9]~feeder .lut_mask = 16'hFF00;
defparam \instr_reg[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y25_N19
dffeas \instr_reg[9] (
	.clk(!\Clock~clkctrl_outclk ),
	.d(\instr_reg[9]~feeder_combout ),
	.asdata(mdr[9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\reg_file~71_combout ),
	.ena(\instr_reg[13]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(instr_reg[9]),
	.prn(vcc));
// synopsys translate_off
defparam \instr_reg[9] .is_wysiwyg = "true";
defparam \instr_reg[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y26_N30
cycloneive_lcell_comb \ID|PRPO~feeder (
// Equation(s):
// \ID|PRPO~feeder_combout  = instr_reg[9]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(instr_reg[9]),
	.cin(gnd),
	.combout(\ID|PRPO~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ID|PRPO~feeder .lut_mask = 16'hFF00;
defparam \ID|PRPO~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y26_N31
dffeas \ID|PRPO (
	.clk(\ctrl_unit|enables[14]~clkctrl_outclk ),
	.d(\ID|PRPO~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ID|PRPO~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ID|PRPO~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ID|PRPO .is_wysiwyg = "true";
defparam \ID|PRPO .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y27_N12
cycloneive_lcell_comb \ctrl_unit|alu_op[3]~10 (
// Equation(s):
// \ctrl_unit|alu_op[3]~10_combout  = (!\ctrl_unit|cpucycle [0] & (((\ID|PRPO~q  & !\ctrl_unit|Selector39~12_combout )) # (!\ctrl_unit|alu_op[3]~9_combout )))

	.dataa(\ctrl_unit|cpucycle [0]),
	.datab(\ID|PRPO~q ),
	.datac(\ctrl_unit|alu_op[3]~9_combout ),
	.datad(\ctrl_unit|Selector39~12_combout ),
	.cin(gnd),
	.combout(\ctrl_unit|alu_op[3]~10_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|alu_op[3]~10 .lut_mask = 16'h0545;
defparam \ctrl_unit|alu_op[3]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y27_N12
cycloneive_lcell_comb \ctrl_unit|alu_op[1]~14 (
// Equation(s):
// \ctrl_unit|alu_op[1]~14_combout  = (\ID|OP [0] & (!\ctrl_unit|alu_op[1]~4_combout )) # (!\ID|OP [0] & (((!\ID|OP [3] & \ID|PRPO~q ))))

	.dataa(\ctrl_unit|alu_op[1]~4_combout ),
	.datab(\ID|OP [3]),
	.datac(\ID|PRPO~q ),
	.datad(\ID|OP [0]),
	.cin(gnd),
	.combout(\ctrl_unit|alu_op[1]~14_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|alu_op[1]~14 .lut_mask = 16'h5530;
defparam \ctrl_unit|alu_op[1]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y27_N20
cycloneive_lcell_comb \ctrl_unit|alu_op[1]~15 (
// Equation(s):
// \ctrl_unit|alu_op[1]~15_combout  = (\ctrl_unit|addr_rnum_src[0]~1_combout  & ((\ctrl_unit|alu_op[1]~14_combout ) # ((\ctrl_unit|cex_code_ctrl|result~combout  & !\ctrl_unit|alu_op[1]~8_combout )))) # (!\ctrl_unit|addr_rnum_src[0]~1_combout  & 
// (((\ctrl_unit|cex_code_ctrl|result~combout ))))

	.dataa(\ctrl_unit|alu_op[1]~14_combout ),
	.datab(\ctrl_unit|addr_rnum_src[0]~1_combout ),
	.datac(\ctrl_unit|cex_code_ctrl|result~combout ),
	.datad(\ctrl_unit|alu_op[1]~8_combout ),
	.cin(gnd),
	.combout(\ctrl_unit|alu_op[1]~15_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|alu_op[1]~15 .lut_mask = 16'hB8F8;
defparam \ctrl_unit|alu_op[1]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y27_N4
cycloneive_lcell_comb \ctrl_unit|alu_op[1]~16 (
// Equation(s):
// \ctrl_unit|alu_op[1]~16_combout  = (\ID|OP [5]) # ((\ID|OP [3] & (\ID|OP [4])) # (!\ID|OP [3] & (!\ID|OP [4] & !\ctrl_unit|alu_op[1]~15_combout )))

	.dataa(\ID|OP [3]),
	.datab(\ID|OP [4]),
	.datac(\ID|OP [5]),
	.datad(\ctrl_unit|alu_op[1]~15_combout ),
	.cin(gnd),
	.combout(\ctrl_unit|alu_op[1]~16_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|alu_op[1]~16 .lut_mask = 16'hF8F9;
defparam \ctrl_unit|alu_op[1]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y27_N12
cycloneive_lcell_comb \ctrl_unit|alu_op[1]~26 (
// Equation(s):
// \ctrl_unit|alu_op[1]~26_combout  = (\ID|OP [4]) # ((\ID|OP [5]) # ((!\ID|OP [3] & !\ctrl_unit|alu_op[1]~15_combout )))

	.dataa(\ID|OP [3]),
	.datab(\ID|OP [4]),
	.datac(\ID|OP [5]),
	.datad(\ctrl_unit|alu_op[1]~15_combout ),
	.cin(gnd),
	.combout(\ctrl_unit|alu_op[1]~26_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|alu_op[1]~26 .lut_mask = 16'hFCFD;
defparam \ctrl_unit|alu_op[1]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y28_N14
cycloneive_lcell_comb \ctrl_unit|alu_op[1]~17 (
// Equation(s):
// \ctrl_unit|alu_op[1]~17_combout  = (\ID|OP [5] & ((\ID|OP [4]) # ((\ID|OP [3])))) # (!\ID|OP [5] & ((\ID|OP [4] & (\ID|OP [0] & \ID|OP [3])) # (!\ID|OP [4] & (!\ID|OP [0] & !\ID|OP [3]))))

	.dataa(\ID|OP [5]),
	.datab(\ID|OP [4]),
	.datac(\ID|OP [0]),
	.datad(\ID|OP [3]),
	.cin(gnd),
	.combout(\ctrl_unit|alu_op[1]~17_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|alu_op[1]~17 .lut_mask = 16'hEA89;
defparam \ctrl_unit|alu_op[1]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y27_N2
cycloneive_lcell_comb \ctrl_unit|alu_op[1]~18 (
// Equation(s):
// \ctrl_unit|alu_op[1]~18_combout  = (\ID|OP [2] & (\ID|OP [0])) # (!\ID|OP [2] & (!\ID|OP [4] & ((!\ID|OP [3]) # (!\ID|OP [0]))))

	.dataa(\ID|OP [0]),
	.datab(\ID|OP [4]),
	.datac(\ID|OP [2]),
	.datad(\ID|OP [3]),
	.cin(gnd),
	.combout(\ctrl_unit|alu_op[1]~18_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|alu_op[1]~18 .lut_mask = 16'hA1A3;
defparam \ctrl_unit|alu_op[1]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y27_N16
cycloneive_lcell_comb \ctrl_unit|alu_op[1]~19 (
// Equation(s):
// \ctrl_unit|alu_op[1]~19_combout  = (\ID|OP [2] & (((\ctrl_unit|alu_op[1]~18_combout )))) # (!\ID|OP [2] & ((\ctrl_unit|alu_op[1]~17_combout ) # ((\ctrl_unit|alu_op[1]~18_combout  & !\ctrl_unit|alu_op[1]~15_combout ))))

	.dataa(\ctrl_unit|alu_op[1]~17_combout ),
	.datab(\ctrl_unit|alu_op[1]~18_combout ),
	.datac(\ID|OP [2]),
	.datad(\ctrl_unit|alu_op[1]~15_combout ),
	.cin(gnd),
	.combout(\ctrl_unit|alu_op[1]~19_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|alu_op[1]~19 .lut_mask = 16'hCACE;
defparam \ctrl_unit|alu_op[1]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y27_N6
cycloneive_lcell_comb \ctrl_unit|alu_op[1]~20 (
// Equation(s):
// \ctrl_unit|alu_op[1]~20_combout  = (\ctrl_unit|alu_op[1]~19_combout  & (((\ctrl_unit|alu_op[1]~26_combout ) # (!\ID|OP [2])))) # (!\ctrl_unit|alu_op[1]~19_combout  & (\ctrl_unit|alu_op[1]~16_combout  & ((\ID|OP [2]))))

	.dataa(\ctrl_unit|alu_op[1]~16_combout ),
	.datab(\ctrl_unit|alu_op[1]~26_combout ),
	.datac(\ctrl_unit|alu_op[1]~19_combout ),
	.datad(\ID|OP [2]),
	.cin(gnd),
	.combout(\ctrl_unit|alu_op[1]~20_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|alu_op[1]~20 .lut_mask = 16'hCAF0;
defparam \ctrl_unit|alu_op[1]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y27_N10
cycloneive_lcell_comb \ctrl_unit|alu_op[3]~11 (
// Equation(s):
// \ctrl_unit|alu_op[3]~11_combout  = (\ID|OP [4] & ((\ID|OP [3]) # ((\ID|OP [2] & !\ID|OP [0]))))

	.dataa(\ID|OP [2]),
	.datab(\ID|OP [4]),
	.datac(\ID|OP [0]),
	.datad(\ID|OP [3]),
	.cin(gnd),
	.combout(\ctrl_unit|alu_op[3]~11_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|alu_op[3]~11 .lut_mask = 16'hCC08;
defparam \ctrl_unit|alu_op[3]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y27_N4
cycloneive_lcell_comb \ctrl_unit|alu_op[3]~12 (
// Equation(s):
// \ctrl_unit|alu_op[3]~12_combout  = (\ctrl_unit|alu_op[3]~11_combout ) # ((\ID|OP [5] & ((!\ctrl_unit|addr_rnum_src[0]~0_combout ) # (!\ID|OP [2]))))

	.dataa(\ctrl_unit|alu_op[3]~11_combout ),
	.datab(\ID|OP [2]),
	.datac(\ID|OP [5]),
	.datad(\ctrl_unit|addr_rnum_src[0]~0_combout ),
	.cin(gnd),
	.combout(\ctrl_unit|alu_op[3]~12_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|alu_op[3]~12 .lut_mask = 16'hBAFA;
defparam \ctrl_unit|alu_op[3]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y27_N18
cycloneive_lcell_comb \ctrl_unit|alu_op[3]~13 (
// Equation(s):
// \ctrl_unit|alu_op[3]~13_combout  = (\ctrl_unit|alu_op[3]~12_combout ) # ((!\ID|OP [5] & (!\ctrl_unit|cex_code_ctrl|result~combout  & \ctrl_unit|addr_rnum_src[0]~0_combout )))

	.dataa(\ID|OP [5]),
	.datab(\ctrl_unit|cex_code_ctrl|result~combout ),
	.datac(\ctrl_unit|alu_op[3]~12_combout ),
	.datad(\ctrl_unit|addr_rnum_src[0]~0_combout ),
	.cin(gnd),
	.combout(\ctrl_unit|alu_op[3]~13_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|alu_op[3]~13 .lut_mask = 16'hF1F0;
defparam \ctrl_unit|alu_op[3]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y27_N20
cycloneive_lcell_comb \ctrl_unit|alu_op[3]~21 (
// Equation(s):
// \ctrl_unit|alu_op[3]~21_combout  = (\ID|OP [1] & (((\ctrl_unit|alu_op[3]~13_combout )))) # (!\ID|OP [1] & (\ctrl_unit|cpucycle [0] & (\ctrl_unit|alu_op[1]~20_combout )))

	.dataa(\ID|OP [1]),
	.datab(\ctrl_unit|cpucycle [0]),
	.datac(\ctrl_unit|alu_op[1]~20_combout ),
	.datad(\ctrl_unit|alu_op[3]~13_combout ),
	.cin(gnd),
	.combout(\ctrl_unit|alu_op[3]~21_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|alu_op[3]~21 .lut_mask = 16'hEA40;
defparam \ctrl_unit|alu_op[3]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y27_N18
cycloneive_lcell_comb \ctrl_unit|alu_op[3]~22 (
// Equation(s):
// \ctrl_unit|alu_op[3]~22_combout  = (!\ctrl_unit|alu_op[3]~10_combout  & (\ctrl_unit|data_bus_ctrl~20_combout  & ((\ctrl_unit|cpucycle [1]) # (!\ctrl_unit|alu_op[3]~21_combout ))))

	.dataa(\ctrl_unit|alu_op[3]~10_combout ),
	.datab(\ctrl_unit|cpucycle [1]),
	.datac(\ctrl_unit|alu_op[3]~21_combout ),
	.datad(\ctrl_unit|data_bus_ctrl~20_combout ),
	.cin(gnd),
	.combout(\ctrl_unit|alu_op[3]~22_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|alu_op[3]~22 .lut_mask = 16'h4500;
defparam \ctrl_unit|alu_op[3]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y27_N9
dffeas \ctrl_unit|alu_op[4] (
	.clk(\Clock~clkctrl_outclk ),
	.d(\ctrl_unit|Mux26~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ctrl_unit|alu_op[3]~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ctrl_unit|alu_op [4]),
	.prn(vcc));
// synopsys translate_off
defparam \ctrl_unit|alu_op[4] .is_wysiwyg = "true";
defparam \ctrl_unit|alu_op[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y23_N14
cycloneive_lcell_comb \arithmetic_logic_unit|Mux13~11 (
// Equation(s):
// \arithmetic_logic_unit|Mux13~11_combout  = (\s_bus[6]~76_combout  & (!\Mux47~9_combout  & (\arithmetic_logic_unit|ShiftLeft0~4_combout  & \arithmetic_logic_unit|Reg3[2]~78_combout ))) # (!\s_bus[6]~76_combout  & 
// (((!\arithmetic_logic_unit|Reg3[2]~78_combout ))))

	.dataa(\Mux47~9_combout ),
	.datab(\arithmetic_logic_unit|ShiftLeft0~4_combout ),
	.datac(\s_bus[6]~76_combout ),
	.datad(\arithmetic_logic_unit|Reg3[2]~78_combout ),
	.cin(gnd),
	.combout(\arithmetic_logic_unit|Mux13~11_combout ),
	.cout());
// synopsys translate_off
defparam \arithmetic_logic_unit|Mux13~11 .lut_mask = 16'h400F;
defparam \arithmetic_logic_unit|Mux13~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y23_N28
cycloneive_lcell_comb \arithmetic_logic_unit|Reg3~39 (
// Equation(s):
// \arithmetic_logic_unit|Reg3~39_combout  = (((\Mux47~9_combout ) # (\arithmetic_logic_unit|LessThan4~0_combout )) # (!\Mux45~9_combout )) # (!\Mux46~9_combout )

	.dataa(\Mux46~9_combout ),
	.datab(\Mux45~9_combout ),
	.datac(\Mux47~9_combout ),
	.datad(\arithmetic_logic_unit|LessThan4~0_combout ),
	.cin(gnd),
	.combout(\arithmetic_logic_unit|Reg3~39_combout ),
	.cout());
// synopsys translate_off
defparam \arithmetic_logic_unit|Reg3~39 .lut_mask = 16'hFFF7;
defparam \arithmetic_logic_unit|Reg3~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y23_N30
cycloneive_lcell_comb \arithmetic_logic_unit|Mux13~0 (
// Equation(s):
// \arithmetic_logic_unit|Mux13~0_combout  = (!\Mux47~9_combout  & (\arithmetic_logic_unit|ShiftLeft0~4_combout  & ((\arithmetic_logic_unit|Reg3[10]~14_combout ) # (!\ctrl_unit|alu_op [1]))))

	.dataa(\arithmetic_logic_unit|Reg3[10]~14_combout ),
	.datab(\ctrl_unit|alu_op [1]),
	.datac(\Mux47~9_combout ),
	.datad(\arithmetic_logic_unit|ShiftLeft0~4_combout ),
	.cin(gnd),
	.combout(\arithmetic_logic_unit|Mux13~0_combout ),
	.cout());
// synopsys translate_off
defparam \arithmetic_logic_unit|Mux13~0 .lut_mask = 16'h0B00;
defparam \arithmetic_logic_unit|Mux13~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y23_N8
cycloneive_lcell_comb \arithmetic_logic_unit|Mux13~1 (
// Equation(s):
// \arithmetic_logic_unit|Mux13~1_combout  = (\arithmetic_logic_unit|Mux13~0_combout  & (\ctrl_unit|alu_op [1])) # (!\arithmetic_logic_unit|Mux13~0_combout  & ((\arithmetic_logic_unit|Reg3[2]~28_combout  & (\ctrl_unit|alu_op [1])) # 
// (!\arithmetic_logic_unit|Reg3[2]~28_combout  & ((\s_bus[6]~76_combout )))))

	.dataa(\ctrl_unit|alu_op [1]),
	.datab(\s_bus[6]~76_combout ),
	.datac(\arithmetic_logic_unit|Mux13~0_combout ),
	.datad(\arithmetic_logic_unit|Reg3[2]~28_combout ),
	.cin(gnd),
	.combout(\arithmetic_logic_unit|Mux13~1_combout ),
	.cout());
// synopsys translate_off
defparam \arithmetic_logic_unit|Mux13~1 .lut_mask = 16'hAAAC;
defparam \arithmetic_logic_unit|Mux13~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y23_N6
cycloneive_lcell_comb \arithmetic_logic_unit|Mux13~2 (
// Equation(s):
// \arithmetic_logic_unit|Mux13~2_combout  = (\arithmetic_logic_unit|Reg3[2]~28_combout  & ((\s_bus[6]~76_combout ) # ((!\arithmetic_logic_unit|Reg3~39_combout  & \arithmetic_logic_unit|Mux13~1_combout )))) # (!\arithmetic_logic_unit|Reg3[2]~28_combout  & 
// (((\arithmetic_logic_unit|Mux13~1_combout ))))

	.dataa(\s_bus[6]~76_combout ),
	.datab(\arithmetic_logic_unit|Reg3~39_combout ),
	.datac(\arithmetic_logic_unit|Mux13~1_combout ),
	.datad(\arithmetic_logic_unit|Reg3[2]~28_combout ),
	.cin(gnd),
	.combout(\arithmetic_logic_unit|Mux13~2_combout ),
	.cout());
// synopsys translate_off
defparam \arithmetic_logic_unit|Mux13~2 .lut_mask = 16'hBAF0;
defparam \arithmetic_logic_unit|Mux13~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y23_N16
cycloneive_lcell_comb \arithmetic_logic_unit|Mux13~3 (
// Equation(s):
// \arithmetic_logic_unit|Mux13~3_combout  = (\arithmetic_logic_unit|Reg3[12]~25_combout  & (\s_bus[7]~87_combout  & (\arithmetic_logic_unit|Reg3[12]~26_combout ))) # (!\arithmetic_logic_unit|Reg3[12]~25_combout  & (((\arithmetic_logic_unit|Mux13~2_combout ) 
// # (!\arithmetic_logic_unit|Reg3[12]~26_combout ))))

	.dataa(\s_bus[7]~87_combout ),
	.datab(\arithmetic_logic_unit|Reg3[12]~25_combout ),
	.datac(\arithmetic_logic_unit|Reg3[12]~26_combout ),
	.datad(\arithmetic_logic_unit|Mux13~2_combout ),
	.cin(gnd),
	.combout(\arithmetic_logic_unit|Mux13~3_combout ),
	.cout());
// synopsys translate_off
defparam \arithmetic_logic_unit|Mux13~3 .lut_mask = 16'hB383;
defparam \arithmetic_logic_unit|Mux13~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y23_N0
cycloneive_lcell_comb \arithmetic_logic_unit|Mux13~12 (
// Equation(s):
// \arithmetic_logic_unit|Mux13~12_combout  = (\s_bus[6]~76_combout  & (((\arithmetic_logic_unit|Mux13~11_combout ) # (\arithmetic_logic_unit|Mux13~3_combout )))) # (!\s_bus[6]~76_combout  & (\arithmetic_logic_unit|Mux13~3_combout  & ((\Mux41~9_combout ) # 
// (\arithmetic_logic_unit|Mux13~11_combout ))))

	.dataa(\s_bus[6]~76_combout ),
	.datab(\Mux41~9_combout ),
	.datac(\arithmetic_logic_unit|Mux13~11_combout ),
	.datad(\arithmetic_logic_unit|Mux13~3_combout ),
	.cin(gnd),
	.combout(\arithmetic_logic_unit|Mux13~12_combout ),
	.cout());
// synopsys translate_off
defparam \arithmetic_logic_unit|Mux13~12 .lut_mask = 16'hFEA0;
defparam \arithmetic_logic_unit|Mux13~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y25_N10
cycloneive_lcell_comb \arithmetic_logic_unit|Reg3~41 (
// Equation(s):
// \arithmetic_logic_unit|Reg3~41_combout  = (\Mux41~9_combout  & \s_bus[6]~76_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Mux41~9_combout ),
	.datad(\s_bus[6]~76_combout ),
	.cin(gnd),
	.combout(\arithmetic_logic_unit|Reg3~41_combout ),
	.cout());
// synopsys translate_off
defparam \arithmetic_logic_unit|Reg3~41 .lut_mask = 16'hF000;
defparam \arithmetic_logic_unit|Reg3~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y25_N28
cycloneive_lcell_comb \arithmetic_logic_unit|Reg3~40 (
// Equation(s):
// \arithmetic_logic_unit|Reg3~40_combout  = \Mux41~9_combout  $ (\s_bus[6]~76_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Mux41~9_combout ),
	.datad(\s_bus[6]~76_combout ),
	.cin(gnd),
	.combout(\arithmetic_logic_unit|Reg3~40_combout ),
	.cout());
// synopsys translate_off
defparam \arithmetic_logic_unit|Reg3~40 .lut_mask = 16'h0FF0;
defparam \arithmetic_logic_unit|Reg3~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y25_N28
cycloneive_lcell_comb \arithmetic_logic_unit|Mux13~4 (
// Equation(s):
// \arithmetic_logic_unit|Mux13~4_combout  = (\ctrl_unit|alu_op [1] & ((\ctrl_unit|alu_op [0]) # ((\arithmetic_logic_unit|Add1~12_combout )))) # (!\ctrl_unit|alu_op [1] & (!\ctrl_unit|alu_op [0] & (\arithmetic_logic_unit|Add0~4_combout )))

	.dataa(\ctrl_unit|alu_op [1]),
	.datab(\ctrl_unit|alu_op [0]),
	.datac(\arithmetic_logic_unit|Add0~4_combout ),
	.datad(\arithmetic_logic_unit|Add1~12_combout ),
	.cin(gnd),
	.combout(\arithmetic_logic_unit|Mux13~4_combout ),
	.cout());
// synopsys translate_off
defparam \arithmetic_logic_unit|Mux13~4 .lut_mask = 16'hBA98;
defparam \arithmetic_logic_unit|Mux13~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y25_N18
cycloneive_lcell_comb \arithmetic_logic_unit|Mux13~5 (
// Equation(s):
// \arithmetic_logic_unit|Mux13~5_combout  = (\ctrl_unit|alu_op [0] & ((\arithmetic_logic_unit|Mux13~4_combout  & (\arithmetic_logic_unit|Add3~12_combout )) # (!\arithmetic_logic_unit|Mux13~4_combout  & ((\arithmetic_logic_unit|Add2~12_combout ))))) # 
// (!\ctrl_unit|alu_op [0] & (((\arithmetic_logic_unit|Mux13~4_combout ))))

	.dataa(\arithmetic_logic_unit|Add3~12_combout ),
	.datab(\arithmetic_logic_unit|Add2~12_combout ),
	.datac(\ctrl_unit|alu_op [0]),
	.datad(\arithmetic_logic_unit|Mux13~4_combout ),
	.cin(gnd),
	.combout(\arithmetic_logic_unit|Mux13~5_combout ),
	.cout());
// synopsys translate_off
defparam \arithmetic_logic_unit|Mux13~5 .lut_mask = 16'hAFC0;
defparam \arithmetic_logic_unit|Mux13~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y25_N16
cycloneive_lcell_comb \arithmetic_logic_unit|Mux13~6 (
// Equation(s):
// \arithmetic_logic_unit|Mux13~6_combout  = (\arithmetic_logic_unit|Reg3[4]~37_combout  & (\arithmetic_logic_unit|Reg3~40_combout  & (!\arithmetic_logic_unit|Reg3[4]~36_combout ))) # (!\arithmetic_logic_unit|Reg3[4]~37_combout  & 
// (((\arithmetic_logic_unit|Reg3[4]~36_combout ) # (\arithmetic_logic_unit|Mux13~5_combout ))))

	.dataa(\arithmetic_logic_unit|Reg3[4]~37_combout ),
	.datab(\arithmetic_logic_unit|Reg3~40_combout ),
	.datac(\arithmetic_logic_unit|Reg3[4]~36_combout ),
	.datad(\arithmetic_logic_unit|Mux13~5_combout ),
	.cin(gnd),
	.combout(\arithmetic_logic_unit|Mux13~6_combout ),
	.cout());
// synopsys translate_off
defparam \arithmetic_logic_unit|Mux13~6 .lut_mask = 16'h5D58;
defparam \arithmetic_logic_unit|Mux13~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y25_N6
cycloneive_lcell_comb \arithmetic_logic_unit|Mux13~7 (
// Equation(s):
// \arithmetic_logic_unit|Mux13~7_combout  = (\arithmetic_logic_unit|Reg3[10]~34_combout  & ((\arithmetic_logic_unit|Mux13~6_combout  & (\arithmetic_logic_unit|Add4~12_combout )) # (!\arithmetic_logic_unit|Mux13~6_combout  & 
// ((\arithmetic_logic_unit|Add5~12_combout ))))) # (!\arithmetic_logic_unit|Reg3[10]~34_combout  & (((\arithmetic_logic_unit|Mux13~6_combout ))))

	.dataa(\arithmetic_logic_unit|Add4~12_combout ),
	.datab(\arithmetic_logic_unit|Reg3[10]~34_combout ),
	.datac(\arithmetic_logic_unit|Add5~12_combout ),
	.datad(\arithmetic_logic_unit|Mux13~6_combout ),
	.cin(gnd),
	.combout(\arithmetic_logic_unit|Mux13~7_combout ),
	.cout());
// synopsys translate_off
defparam \arithmetic_logic_unit|Mux13~7 .lut_mask = 16'hBBC0;
defparam \arithmetic_logic_unit|Mux13~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y25_N20
cycloneive_lcell_comb \arithmetic_logic_unit|Mux13~8 (
// Equation(s):
// \arithmetic_logic_unit|Mux13~8_combout  = (\arithmetic_logic_unit|Reg3[2]~22_combout  & ((\arithmetic_logic_unit|Reg3[4]~33_combout ) # ((\arithmetic_logic_unit|Mux13~7_combout )))) # (!\arithmetic_logic_unit|Reg3[2]~22_combout  & 
// (!\arithmetic_logic_unit|Reg3[4]~33_combout  & (\arithmetic_logic_unit|Add12~12_combout )))

	.dataa(\arithmetic_logic_unit|Reg3[2]~22_combout ),
	.datab(\arithmetic_logic_unit|Reg3[4]~33_combout ),
	.datac(\arithmetic_logic_unit|Add12~12_combout ),
	.datad(\arithmetic_logic_unit|Mux13~7_combout ),
	.cin(gnd),
	.combout(\arithmetic_logic_unit|Mux13~8_combout ),
	.cout());
// synopsys translate_off
defparam \arithmetic_logic_unit|Mux13~8 .lut_mask = 16'hBA98;
defparam \arithmetic_logic_unit|Mux13~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y25_N2
cycloneive_lcell_comb \arithmetic_logic_unit|Mux13~9 (
// Equation(s):
// \arithmetic_logic_unit|Mux13~9_combout  = (\arithmetic_logic_unit|Reg3[4]~33_combout  & ((\arithmetic_logic_unit|Mux13~8_combout  & ((\arithmetic_logic_unit|Reg3~41_combout ))) # (!\arithmetic_logic_unit|Mux13~8_combout  & 
// (\arithmetic_logic_unit|Add11~12_combout )))) # (!\arithmetic_logic_unit|Reg3[4]~33_combout  & (((\arithmetic_logic_unit|Mux13~8_combout ))))

	.dataa(\arithmetic_logic_unit|Add11~12_combout ),
	.datab(\arithmetic_logic_unit|Reg3[4]~33_combout ),
	.datac(\arithmetic_logic_unit|Reg3~41_combout ),
	.datad(\arithmetic_logic_unit|Mux13~8_combout ),
	.cin(gnd),
	.combout(\arithmetic_logic_unit|Mux13~9_combout ),
	.cout());
// synopsys translate_off
defparam \arithmetic_logic_unit|Mux13~9 .lut_mask = 16'hF388;
defparam \arithmetic_logic_unit|Mux13~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y25_N14
cycloneive_lcell_comb \arithmetic_logic_unit|Mux13~10 (
// Equation(s):
// \arithmetic_logic_unit|Mux13~10_combout  = (\ctrl_unit|alu_op [4] & (\arithmetic_logic_unit|Mux13~12_combout )) # (!\ctrl_unit|alu_op [4] & ((\arithmetic_logic_unit|Mux13~9_combout )))

	.dataa(\ctrl_unit|alu_op [4]),
	.datab(gnd),
	.datac(\arithmetic_logic_unit|Mux13~12_combout ),
	.datad(\arithmetic_logic_unit|Mux13~9_combout ),
	.cin(gnd),
	.combout(\arithmetic_logic_unit|Mux13~10_combout ),
	.cout());
// synopsys translate_off
defparam \arithmetic_logic_unit|Mux13~10 .lut_mask = 16'hF5A0;
defparam \arithmetic_logic_unit|Mux13~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y25_N15
dffeas \arithmetic_logic_unit|Reg3[6] (
	.clk(\ctrl_unit|enables[15]~clkctrl_outclk ),
	.d(\arithmetic_logic_unit|Mux13~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\arithmetic_logic_unit|Reg3[2]~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\arithmetic_logic_unit|Reg3 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \arithmetic_logic_unit|Reg3[6] .is_wysiwyg = "true";
defparam \arithmetic_logic_unit|Reg3[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y25_N25
dffeas \arithmetic_logic_unit|result[6] (
	.clk(\ctrl_unit|enables[15]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\arithmetic_logic_unit|Reg3 [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\arithmetic_logic_unit|result [6]),
	.prn(vcc));
// synopsys translate_off
defparam \arithmetic_logic_unit|result[6] .is_wysiwyg = "true";
defparam \arithmetic_logic_unit|result[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y24_N28
cycloneive_lcell_comb \mdr[6]~14 (
// Equation(s):
// \mdr[6]~14_combout  = (\reg_file~71_combout  & ((\instr_reg[6]~14_combout ))) # (!\reg_file~71_combout  & (\arithmetic_logic_unit|result [6]))

	.dataa(\arithmetic_logic_unit|result [6]),
	.datab(\reg_file~71_combout ),
	.datac(gnd),
	.datad(\instr_reg[6]~14_combout ),
	.cin(gnd),
	.combout(\mdr[6]~14_combout ),
	.cout());
// synopsys translate_off
defparam \mdr[6]~14 .lut_mask = 16'hEE22;
defparam \mdr[6]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y24_N12
cycloneive_lcell_comb \ram|memory_rtl_0|auto_generated|mux5|result_node[6]~39 (
// Equation(s):
// \ram|memory_rtl_0|auto_generated|mux5|result_node[6]~39_combout  = (!\ram|memory_rtl_0|auto_generated|address_reg_b [1] & ((\ram|memory_rtl_0|auto_generated|address_reg_b [0] & ((\ram|memory_rtl_0|auto_generated|ram_block1a46~PORTBDATAOUT0 ))) # 
// (!\ram|memory_rtl_0|auto_generated|address_reg_b [0] & (\ram|memory_rtl_0|auto_generated|ram_block1a38~PORTBDATAOUT0 ))))

	.dataa(\ram|memory_rtl_0|auto_generated|address_reg_b [1]),
	.datab(\ram|memory_rtl_0|auto_generated|address_reg_b [0]),
	.datac(\ram|memory_rtl_0|auto_generated|ram_block1a38~PORTBDATAOUT0 ),
	.datad(\ram|memory_rtl_0|auto_generated|ram_block1a46~PORTBDATAOUT0 ),
	.cin(gnd),
	.combout(\ram|memory_rtl_0|auto_generated|mux5|result_node[6]~39_combout ),
	.cout());
// synopsys translate_off
defparam \ram|memory_rtl_0|auto_generated|mux5|result_node[6]~39 .lut_mask = 16'h5410;
defparam \ram|memory_rtl_0|auto_generated|mux5|result_node[6]~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y24_N8
cycloneive_lcell_comb \ram|memory_rtl_0|auto_generated|mux5|result_node[6]~37 (
// Equation(s):
// \ram|memory_rtl_0|auto_generated|mux5|result_node[6]~37_combout  = (\ram|memory_rtl_0|auto_generated|address_reg_b [1] & ((\ram|memory_rtl_0|auto_generated|address_reg_b [0] & (\ram|memory_rtl_0|auto_generated|ram_block1a30~PORTBDATAOUT0 )) # 
// (!\ram|memory_rtl_0|auto_generated|address_reg_b [0] & ((\ram|memory_rtl_0|auto_generated|ram_block1a22~PORTBDATAOUT0 )))))

	.dataa(\ram|memory_rtl_0|auto_generated|address_reg_b [1]),
	.datab(\ram|memory_rtl_0|auto_generated|address_reg_b [0]),
	.datac(\ram|memory_rtl_0|auto_generated|ram_block1a30~PORTBDATAOUT0 ),
	.datad(\ram|memory_rtl_0|auto_generated|ram_block1a22~PORTBDATAOUT0 ),
	.cin(gnd),
	.combout(\ram|memory_rtl_0|auto_generated|mux5|result_node[6]~37_combout ),
	.cout());
// synopsys translate_off
defparam \ram|memory_rtl_0|auto_generated|mux5|result_node[6]~37 .lut_mask = 16'hA280;
defparam \ram|memory_rtl_0|auto_generated|mux5|result_node[6]~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y24_N18
cycloneive_lcell_comb \ram|memory_rtl_0|auto_generated|mux5|result_node[6]~36 (
// Equation(s):
// \ram|memory_rtl_0|auto_generated|mux5|result_node[6]~36_combout  = (!\ram|memory_rtl_0|auto_generated|address_reg_b [1] & ((\ram|memory_rtl_0|auto_generated|address_reg_b [0] & ((\ram|memory_rtl_0|auto_generated|ram_block1a14~PORTBDATAOUT0 ))) # 
// (!\ram|memory_rtl_0|auto_generated|address_reg_b [0] & (\ram|memory_rtl_0|auto_generated|ram_block1a6~PORTBDATAOUT0 ))))

	.dataa(\ram|memory_rtl_0|auto_generated|address_reg_b [1]),
	.datab(\ram|memory_rtl_0|auto_generated|address_reg_b [0]),
	.datac(\ram|memory_rtl_0|auto_generated|ram_block1a6~PORTBDATAOUT0 ),
	.datad(\ram|memory_rtl_0|auto_generated|ram_block1a14~PORTBDATAOUT0 ),
	.cin(gnd),
	.combout(\ram|memory_rtl_0|auto_generated|mux5|result_node[6]~36_combout ),
	.cout());
// synopsys translate_off
defparam \ram|memory_rtl_0|auto_generated|mux5|result_node[6]~36 .lut_mask = 16'h5410;
defparam \ram|memory_rtl_0|auto_generated|mux5|result_node[6]~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y24_N14
cycloneive_lcell_comb \ram|memory_rtl_0|auto_generated|mux5|result_node[6]~38 (
// Equation(s):
// \ram|memory_rtl_0|auto_generated|mux5|result_node[6]~38_combout  = (!\ram|memory_rtl_0|auto_generated|address_reg_b [2] & ((\ram|memory_rtl_0|auto_generated|mux5|result_node[6]~37_combout ) # 
// (\ram|memory_rtl_0|auto_generated|mux5|result_node[6]~36_combout )))

	.dataa(gnd),
	.datab(\ram|memory_rtl_0|auto_generated|address_reg_b [2]),
	.datac(\ram|memory_rtl_0|auto_generated|mux5|result_node[6]~37_combout ),
	.datad(\ram|memory_rtl_0|auto_generated|mux5|result_node[6]~36_combout ),
	.cin(gnd),
	.combout(\ram|memory_rtl_0|auto_generated|mux5|result_node[6]~38_combout ),
	.cout());
// synopsys translate_off
defparam \ram|memory_rtl_0|auto_generated|mux5|result_node[6]~38 .lut_mask = 16'h3330;
defparam \ram|memory_rtl_0|auto_generated|mux5|result_node[6]~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y24_N10
cycloneive_lcell_comb \ram|memory_rtl_0|auto_generated|mux5|result_node[6]~40 (
// Equation(s):
// \ram|memory_rtl_0|auto_generated|mux5|result_node[6]~40_combout  = (\ram|memory_rtl_0|auto_generated|address_reg_b [1] & ((\ram|memory_rtl_0|auto_generated|address_reg_b [0] & (\ram|memory_rtl_0|auto_generated|ram_block1a62~PORTBDATAOUT0 )) # 
// (!\ram|memory_rtl_0|auto_generated|address_reg_b [0] & ((\ram|memory_rtl_0|auto_generated|ram_block1a54~PORTBDATAOUT0 )))))

	.dataa(\ram|memory_rtl_0|auto_generated|address_reg_b [1]),
	.datab(\ram|memory_rtl_0|auto_generated|address_reg_b [0]),
	.datac(\ram|memory_rtl_0|auto_generated|ram_block1a62~PORTBDATAOUT0 ),
	.datad(\ram|memory_rtl_0|auto_generated|ram_block1a54~PORTBDATAOUT0 ),
	.cin(gnd),
	.combout(\ram|memory_rtl_0|auto_generated|mux5|result_node[6]~40_combout ),
	.cout());
// synopsys translate_off
defparam \ram|memory_rtl_0|auto_generated|mux5|result_node[6]~40 .lut_mask = 16'hA280;
defparam \ram|memory_rtl_0|auto_generated|mux5|result_node[6]~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y24_N4
cycloneive_lcell_comb \ram|memory_rtl_0|auto_generated|mux5|result_node[6]~41 (
// Equation(s):
// \ram|memory_rtl_0|auto_generated|mux5|result_node[6]~41_combout  = (\ram|memory_rtl_0|auto_generated|mux5|result_node[6]~38_combout ) # ((\ram|memory_rtl_0|auto_generated|address_reg_b [2] & 
// ((\ram|memory_rtl_0|auto_generated|mux5|result_node[6]~39_combout ) # (\ram|memory_rtl_0|auto_generated|mux5|result_node[6]~40_combout ))))

	.dataa(\ram|memory_rtl_0|auto_generated|mux5|result_node[6]~39_combout ),
	.datab(\ram|memory_rtl_0|auto_generated|address_reg_b [2]),
	.datac(\ram|memory_rtl_0|auto_generated|mux5|result_node[6]~38_combout ),
	.datad(\ram|memory_rtl_0|auto_generated|mux5|result_node[6]~40_combout ),
	.cin(gnd),
	.combout(\ram|memory_rtl_0|auto_generated|mux5|result_node[6]~41_combout ),
	.cout());
// synopsys translate_off
defparam \ram|memory_rtl_0|auto_generated|mux5|result_node[6]~41 .lut_mask = 16'hFCF8;
defparam \ram|memory_rtl_0|auto_generated|mux5|result_node[6]~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y24_N29
dffeas \mdr[6] (
	.clk(!\Clock~clkctrl_outclk ),
	.d(\mdr[6]~14_combout ),
	.asdata(\ram|memory_rtl_0|auto_generated|mux5|result_node[6]~41_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\mdr[1]~16_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(mdr[6]),
	.prn(vcc));
// synopsys translate_off
defparam \mdr[6] .is_wysiwyg = "true";
defparam \mdr[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y26_N30
cycloneive_lcell_comb \byte_manipulator|Mux1~0 (
// Equation(s):
// \byte_manipulator|Mux1~0_combout  = (\byte_manipulator|dst_val[2]~0_combout  & (\ID|ImByte [6])) # (!\byte_manipulator|dst_val[2]~0_combout  & ((\byte_manipulator|dst_val [14])))

	.dataa(gnd),
	.datab(\ID|ImByte [6]),
	.datac(\byte_manipulator|dst_val[2]~0_combout ),
	.datad(\byte_manipulator|dst_val [14]),
	.cin(gnd),
	.combout(\byte_manipulator|Mux1~0_combout ),
	.cout());
// synopsys translate_off
defparam \byte_manipulator|Mux1~0 .lut_mask = 16'hCFC0;
defparam \byte_manipulator|Mux1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y26_N31
dffeas \byte_manipulator|dst_val[6] (
	.clk(\ctrl_unit|enables[12]~clkctrl_outclk ),
	.d(\byte_manipulator|Mux1~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\byte_manipulator|dst_val[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\byte_manipulator|dst_val [6]),
	.prn(vcc));
// synopsys translate_off
defparam \byte_manipulator|dst_val[6] .is_wysiwyg = "true";
defparam \byte_manipulator|dst_val[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y25_N19
dffeas \byte_manipulator|dst_out[6] (
	.clk(\ctrl_unit|enables[12]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\byte_manipulator|dst_val [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\byte_manipulator|dst_out[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\byte_manipulator|dst_out [6]),
	.prn(vcc));
// synopsys translate_off
defparam \byte_manipulator|dst_out[6] .is_wysiwyg = "true";
defparam \byte_manipulator|dst_out[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y23_N4
cycloneive_lcell_comb \reg_file~18 (
// Equation(s):
// \reg_file~18_combout  = (\reg_file~2_combout  & (\byte_manipulator|dst_out [6] & ((\reg_file~1_combout )))) # (!\reg_file~2_combout  & (((\arithmetic_logic_unit|result [6]) # (!\reg_file~1_combout ))))

	.dataa(\byte_manipulator|dst_out [6]),
	.datab(\reg_file~2_combout ),
	.datac(\arithmetic_logic_unit|result [6]),
	.datad(\reg_file~1_combout ),
	.cin(gnd),
	.combout(\reg_file~18_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file~18 .lut_mask = 16'hB833;
defparam \reg_file~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y23_N18
cycloneive_lcell_comb \reg_file~19 (
// Equation(s):
// \reg_file~19_combout  = (\reg_file~18_combout  & ((mdr[6]) # ((!\reg_file~0_combout )))) # (!\reg_file~18_combout  & (((\reg_file~0_combout  & \instr_reg[6]~14_combout ))))

	.dataa(mdr[6]),
	.datab(\reg_file~18_combout ),
	.datac(\reg_file~0_combout ),
	.datad(\instr_reg[6]~14_combout ),
	.cin(gnd),
	.combout(\reg_file~19_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file~19 .lut_mask = 16'hBC8C;
defparam \reg_file~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y23_N27
dffeas \reg_file[16][6] (
	.clk(!\Clock~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg_file~19_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file[16][0]~73_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file[16][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file[16][6] .is_wysiwyg = "true";
defparam \reg_file[16][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y23_N28
cycloneive_lcell_comb \Mux105~0 (
// Equation(s):
// \Mux105~0_combout  = (\ctrl_unit|dbus_rnum_src [3] & ((\ctrl_unit|dbus_rnum_src [2]) # ((\reg_file[9][6]~q )))) # (!\ctrl_unit|dbus_rnum_src [3] & (!\ctrl_unit|dbus_rnum_src [2] & ((\reg_file[1][6]~q ))))

	.dataa(\ctrl_unit|dbus_rnum_src [3]),
	.datab(\ctrl_unit|dbus_rnum_src [2]),
	.datac(\reg_file[9][6]~q ),
	.datad(\reg_file[1][6]~q ),
	.cin(gnd),
	.combout(\Mux105~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux105~0 .lut_mask = 16'hB9A8;
defparam \Mux105~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y23_N30
cycloneive_lcell_comb \Mux105~1 (
// Equation(s):
// \Mux105~1_combout  = (\ctrl_unit|dbus_rnum_src [2] & ((\Mux105~0_combout  & ((\reg_file[13][6]~q ))) # (!\Mux105~0_combout  & (\reg_file[5][6]~q )))) # (!\ctrl_unit|dbus_rnum_src [2] & (((\Mux105~0_combout ))))

	.dataa(\reg_file[5][6]~q ),
	.datab(\ctrl_unit|dbus_rnum_src [2]),
	.datac(\reg_file[13][6]~q ),
	.datad(\Mux105~0_combout ),
	.cin(gnd),
	.combout(\Mux105~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux105~1 .lut_mask = 16'hF388;
defparam \Mux105~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y22_N22
cycloneive_lcell_comb \Mux105~7 (
// Equation(s):
// \Mux105~7_combout  = (\ctrl_unit|dbus_rnum_src [3] & ((\ctrl_unit|dbus_rnum_src [2]) # ((\reg_file[11][6]~q )))) # (!\ctrl_unit|dbus_rnum_src [3] & (!\ctrl_unit|dbus_rnum_src [2] & ((\reg_file[3][6]~q ))))

	.dataa(\ctrl_unit|dbus_rnum_src [3]),
	.datab(\ctrl_unit|dbus_rnum_src [2]),
	.datac(\reg_file[11][6]~q ),
	.datad(\reg_file[3][6]~q ),
	.cin(gnd),
	.combout(\Mux105~7_combout ),
	.cout());
// synopsys translate_off
defparam \Mux105~7 .lut_mask = 16'hB9A8;
defparam \Mux105~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y21_N0
cycloneive_lcell_comb \Mux105~8 (
// Equation(s):
// \Mux105~8_combout  = (\ctrl_unit|dbus_rnum_src [2] & ((\Mux105~7_combout  & ((\reg_file[15][6]~q ))) # (!\Mux105~7_combout  & (\reg_file[7][6]~q )))) # (!\ctrl_unit|dbus_rnum_src [2] & (((\Mux105~7_combout ))))

	.dataa(\ctrl_unit|dbus_rnum_src [2]),
	.datab(\reg_file[7][6]~q ),
	.datac(\reg_file[15][6]~q ),
	.datad(\Mux105~7_combout ),
	.cin(gnd),
	.combout(\Mux105~8_combout ),
	.cout());
// synopsys translate_off
defparam \Mux105~8 .lut_mask = 16'hF588;
defparam \Mux105~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y23_N10
cycloneive_lcell_comb \Mux105~4 (
// Equation(s):
// \Mux105~4_combout  = (\ctrl_unit|dbus_rnum_src [2] & ((\reg_file[4][6]~q ) # ((\ctrl_unit|dbus_rnum_src [3])))) # (!\ctrl_unit|dbus_rnum_src [2] & (((\reg_file[0][6]~q  & !\ctrl_unit|dbus_rnum_src [3]))))

	.dataa(\reg_file[4][6]~q ),
	.datab(\reg_file[0][6]~q ),
	.datac(\ctrl_unit|dbus_rnum_src [2]),
	.datad(\ctrl_unit|dbus_rnum_src [3]),
	.cin(gnd),
	.combout(\Mux105~4_combout ),
	.cout());
// synopsys translate_off
defparam \Mux105~4 .lut_mask = 16'hF0AC;
defparam \Mux105~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y23_N8
cycloneive_lcell_comb \Mux105~5 (
// Equation(s):
// \Mux105~5_combout  = (\ctrl_unit|dbus_rnum_src [3] & ((\Mux105~4_combout  & (\reg_file[12][6]~q )) # (!\Mux105~4_combout  & ((\reg_file[8][6]~q ))))) # (!\ctrl_unit|dbus_rnum_src [3] & (((\Mux105~4_combout ))))

	.dataa(\ctrl_unit|dbus_rnum_src [3]),
	.datab(\reg_file[12][6]~q ),
	.datac(\reg_file[8][6]~q ),
	.datad(\Mux105~4_combout ),
	.cin(gnd),
	.combout(\Mux105~5_combout ),
	.cout());
// synopsys translate_off
defparam \Mux105~5 .lut_mask = 16'hDDA0;
defparam \Mux105~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y23_N6
cycloneive_lcell_comb \Mux105~2 (
// Equation(s):
// \Mux105~2_combout  = (\ctrl_unit|dbus_rnum_src [3] & (((\ctrl_unit|dbus_rnum_src [2])))) # (!\ctrl_unit|dbus_rnum_src [3] & ((\ctrl_unit|dbus_rnum_src [2] & (\reg_file[6][6]~q )) # (!\ctrl_unit|dbus_rnum_src [2] & ((\reg_file[2][6]~q )))))

	.dataa(\ctrl_unit|dbus_rnum_src [3]),
	.datab(\reg_file[6][6]~q ),
	.datac(\ctrl_unit|dbus_rnum_src [2]),
	.datad(\reg_file[2][6]~q ),
	.cin(gnd),
	.combout(\Mux105~2_combout ),
	.cout());
// synopsys translate_off
defparam \Mux105~2 .lut_mask = 16'hE5E0;
defparam \Mux105~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y23_N12
cycloneive_lcell_comb \Mux105~3 (
// Equation(s):
// \Mux105~3_combout  = (\ctrl_unit|dbus_rnum_src [3] & ((\Mux105~2_combout  & ((\reg_file[14][6]~q ))) # (!\Mux105~2_combout  & (\reg_file[10][6]~q )))) # (!\ctrl_unit|dbus_rnum_src [3] & (((\Mux105~2_combout ))))

	.dataa(\ctrl_unit|dbus_rnum_src [3]),
	.datab(\reg_file[10][6]~q ),
	.datac(\reg_file[14][6]~q ),
	.datad(\Mux105~2_combout ),
	.cin(gnd),
	.combout(\Mux105~3_combout ),
	.cout());
// synopsys translate_off
defparam \Mux105~3 .lut_mask = 16'hF588;
defparam \Mux105~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y23_N22
cycloneive_lcell_comb \Mux105~6 (
// Equation(s):
// \Mux105~6_combout  = (\ctrl_unit|dbus_rnum_src [0] & (\ctrl_unit|dbus_rnum_src [1])) # (!\ctrl_unit|dbus_rnum_src [0] & ((\ctrl_unit|dbus_rnum_src [1] & ((\Mux105~3_combout ))) # (!\ctrl_unit|dbus_rnum_src [1] & (\Mux105~5_combout ))))

	.dataa(\ctrl_unit|dbus_rnum_src [0]),
	.datab(\ctrl_unit|dbus_rnum_src [1]),
	.datac(\Mux105~5_combout ),
	.datad(\Mux105~3_combout ),
	.cin(gnd),
	.combout(\Mux105~6_combout ),
	.cout());
// synopsys translate_off
defparam \Mux105~6 .lut_mask = 16'hDC98;
defparam \Mux105~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y23_N16
cycloneive_lcell_comb \Mux105~9 (
// Equation(s):
// \Mux105~9_combout  = (\Mux105~6_combout  & (((\Mux105~8_combout ) # (!\ctrl_unit|dbus_rnum_src [0])))) # (!\Mux105~6_combout  & (\Mux105~1_combout  & ((\ctrl_unit|dbus_rnum_src [0]))))

	.dataa(\Mux105~1_combout ),
	.datab(\Mux105~8_combout ),
	.datac(\Mux105~6_combout ),
	.datad(\ctrl_unit|dbus_rnum_src [0]),
	.cin(gnd),
	.combout(\Mux105~9_combout ),
	.cout());
// synopsys translate_off
defparam \Mux105~9 .lut_mask = 16'hCAF0;
defparam \Mux105~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y23_N0
cycloneive_lcell_comb \instr_reg[6]~14 (
// Equation(s):
// \instr_reg[6]~14_combout  = (\ctrl_unit|dbus_rnum_src [4] & (\reg_file[16][6]~q )) # (!\ctrl_unit|dbus_rnum_src [4] & ((\Mux105~9_combout )))

	.dataa(\reg_file[16][6]~q ),
	.datab(\ctrl_unit|dbus_rnum_src [4]),
	.datac(gnd),
	.datad(\Mux105~9_combout ),
	.cin(gnd),
	.combout(\instr_reg[6]~14_combout ),
	.cout());
// synopsys translate_off
defparam \instr_reg[6]~14 .lut_mask = 16'hBB88;
defparam \instr_reg[6]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y25_N2
cycloneive_lcell_comb \instr_reg[6]~feeder (
// Equation(s):
// \instr_reg[6]~feeder_combout  = \instr_reg[6]~14_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\instr_reg[6]~14_combout ),
	.cin(gnd),
	.combout(\instr_reg[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \instr_reg[6]~feeder .lut_mask = 16'hFF00;
defparam \instr_reg[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y25_N3
dffeas \instr_reg[6] (
	.clk(!\Clock~clkctrl_outclk ),
	.d(\instr_reg[6]~feeder_combout ),
	.asdata(mdr[6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\reg_file~71_combout ),
	.ena(\instr_reg[13]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(instr_reg[6]),
	.prn(vcc));
// synopsys translate_off
defparam \instr_reg[6] .is_wysiwyg = "true";
defparam \instr_reg[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y25_N4
cycloneive_lcell_comb \ID|Equal2~1 (
// Equation(s):
// \ID|Equal2~1_combout  = (!instr_reg[0] & (!instr_reg[3] & (!instr_reg[1] & !instr_reg[4])))

	.dataa(instr_reg[0]),
	.datab(instr_reg[3]),
	.datac(instr_reg[1]),
	.datad(instr_reg[4]),
	.cin(gnd),
	.combout(\ID|Equal2~1_combout ),
	.cout());
// synopsys translate_off
defparam \ID|Equal2~1 .lut_mask = 16'h0001;
defparam \ID|Equal2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y25_N2
cycloneive_lcell_comb \ID|Equal2~0 (
// Equation(s):
// \ID|Equal2~0_combout  = (!instr_reg[7] & (!instr_reg[9] & (!instr_reg[5] & !instr_reg[8])))

	.dataa(instr_reg[7]),
	.datab(instr_reg[9]),
	.datac(instr_reg[5]),
	.datad(instr_reg[8]),
	.cin(gnd),
	.combout(\ID|Equal2~0_combout ),
	.cout());
// synopsys translate_off
defparam \ID|Equal2~0 .lut_mask = 16'h0001;
defparam \ID|Equal2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y25_N30
cycloneive_lcell_comb \ID|Equal2~2 (
// Equation(s):
// \ID|Equal2~2_combout  = (!instr_reg[6] & (!instr_reg[2] & (\ID|Equal2~1_combout  & \ID|Equal2~0_combout )))

	.dataa(instr_reg[6]),
	.datab(instr_reg[2]),
	.datac(\ID|Equal2~1_combout ),
	.datad(\ID|Equal2~0_combout ),
	.cin(gnd),
	.combout(\ID|Equal2~2_combout ),
	.cout());
// synopsys translate_off
defparam \ID|Equal2~2 .lut_mask = 16'h1000;
defparam \ID|Equal2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y25_N26
cycloneive_lcell_comb \ID|Mux26~4 (
// Equation(s):
// \ID|Mux26~4_combout  = (instr_reg[8] & instr_reg[9])

	.dataa(gnd),
	.datab(instr_reg[8]),
	.datac(gnd),
	.datad(instr_reg[9]),
	.cin(gnd),
	.combout(\ID|Mux26~4_combout ),
	.cout());
// synopsys translate_off
defparam \ID|Mux26~4 .lut_mask = 16'hCC00;
defparam \ID|Mux26~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y27_N14
cycloneive_lcell_comb \ID|OP[4]~0 (
// Equation(s):
// \ID|OP[4]~0_combout  = (instr_reg[9] & instr_reg[10])

	.dataa(gnd),
	.datab(instr_reg[9]),
	.datac(gnd),
	.datad(instr_reg[10]),
	.cin(gnd),
	.combout(\ID|OP[4]~0_combout ),
	.cout());
// synopsys translate_off
defparam \ID|OP[4]~0 .lut_mask = 16'hCC00;
defparam \ID|OP[4]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y27_N0
cycloneive_lcell_comb \ID|OP[4]~1 (
// Equation(s):
// \ID|OP[4]~1_combout  = (instr_reg[12] & (((\ID|OP [4])))) # (!instr_reg[12] & (instr_reg[11] & ((\ID|OP [4]) # (!\ID|OP[4]~0_combout ))))

	.dataa(instr_reg[12]),
	.datab(instr_reg[11]),
	.datac(\ID|OP[4]~0_combout ),
	.datad(\ID|OP [4]),
	.cin(gnd),
	.combout(\ID|OP[4]~1_combout ),
	.cout());
// synopsys translate_off
defparam \ID|OP[4]~1 .lut_mask = 16'hEE04;
defparam \ID|OP[4]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y27_N16
cycloneive_lcell_comb \ID|OP[4]~2 (
// Equation(s):
// \ID|OP[4]~2_combout  = (\ID|Mux26~0_combout  & ((\ID|OP[4]~1_combout ) # ((\ID|Mux26~4_combout  & !instr_reg[12])))) # (!\ID|Mux26~0_combout  & (((!instr_reg[12] & \ID|OP[4]~1_combout ))))

	.dataa(\ID|Mux26~0_combout ),
	.datab(\ID|Mux26~4_combout ),
	.datac(instr_reg[12]),
	.datad(\ID|OP[4]~1_combout ),
	.cin(gnd),
	.combout(\ID|OP[4]~2_combout ),
	.cout());
// synopsys translate_off
defparam \ID|OP[4]~2 .lut_mask = 16'hAF08;
defparam \ID|OP[4]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y27_N20
cycloneive_lcell_comb \ID|OP[4]~3 (
// Equation(s):
// \ID|OP[4]~3_combout  = (\ID|Decoder4~0_combout  & (\ID|OP[4]~2_combout  & ((!instr_reg[12]) # (!\ID|Equal2~2_combout ))))

	.dataa(\ID|Equal2~2_combout ),
	.datab(\ID|Decoder4~0_combout ),
	.datac(instr_reg[12]),
	.datad(\ID|OP[4]~2_combout ),
	.cin(gnd),
	.combout(\ID|OP[4]~3_combout ),
	.cout());
// synopsys translate_off
defparam \ID|OP[4]~3 .lut_mask = 16'h4C00;
defparam \ID|OP[4]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y27_N21
dffeas \ID|OP[4] (
	.clk(\ctrl_unit|enables[14]~clkctrl_outclk ),
	.d(\ID|OP[4]~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ID|OP [4]),
	.prn(vcc));
// synopsys translate_off
defparam \ID|OP[4] .is_wysiwyg = "true";
defparam \ID|OP[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y27_N28
cycloneive_lcell_comb \ctrl_unit|Selector28~1 (
// Equation(s):
// \ctrl_unit|Selector28~1_combout  = (!\ID|OP [4] & !\ctrl_unit|cex_code_ctrl|result~combout )

	.dataa(\ID|OP [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(\ctrl_unit|cex_code_ctrl|result~combout ),
	.cin(gnd),
	.combout(\ctrl_unit|Selector28~1_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|Selector28~1 .lut_mask = 16'h0055;
defparam \ctrl_unit|Selector28~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y27_N6
cycloneive_lcell_comb \ctrl_unit|Mux6~4 (
// Equation(s):
// \ctrl_unit|Mux6~4_combout  = (!\ID|OP [2] & ((\ID|OP [3] & (!\ID|OP [0] & !\ID|OP [1])) # (!\ID|OP [3] & (\ID|OP [0] $ (\ID|OP [1])))))

	.dataa(\ID|OP [3]),
	.datab(\ID|OP [0]),
	.datac(\ID|OP [1]),
	.datad(\ID|OP [2]),
	.cin(gnd),
	.combout(\ctrl_unit|Mux6~4_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|Mux6~4 .lut_mask = 16'h0016;
defparam \ctrl_unit|Mux6~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y27_N22
cycloneive_lcell_comb \ctrl_unit|Selector30~0 (
// Equation(s):
// \ctrl_unit|Selector30~0_combout  = (\ID|OP [3] & (\ID|OP [4])) # (!\ID|OP [3] & (!\ID|OP [4] & !\ctrl_unit|cex_code_ctrl|result~combout ))

	.dataa(gnd),
	.datab(\ID|OP [3]),
	.datac(\ID|OP [4]),
	.datad(\ctrl_unit|cex_code_ctrl|result~combout ),
	.cin(gnd),
	.combout(\ctrl_unit|Selector30~0_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|Selector30~0 .lut_mask = 16'hC0C3;
defparam \ctrl_unit|Selector30~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y27_N18
cycloneive_lcell_comb \ctrl_unit|Mux6~5 (
// Equation(s):
// \ctrl_unit|Mux6~5_combout  = (\ctrl_unit|Selector28~1_combout  & ((\ctrl_unit|Mux6~4_combout ) # ((\ctrl_unit|Selector30~0_combout  & !\ctrl_unit|Mux6~3_combout )))) # (!\ctrl_unit|Selector28~1_combout  & (((\ctrl_unit|Selector30~0_combout  & 
// !\ctrl_unit|Mux6~3_combout ))))

	.dataa(\ctrl_unit|Selector28~1_combout ),
	.datab(\ctrl_unit|Mux6~4_combout ),
	.datac(\ctrl_unit|Selector30~0_combout ),
	.datad(\ctrl_unit|Mux6~3_combout ),
	.cin(gnd),
	.combout(\ctrl_unit|Mux6~5_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|Mux6~5 .lut_mask = 16'h88F8;
defparam \ctrl_unit|Mux6~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y27_N20
cycloneive_lcell_comb \ctrl_unit|Mux6~6 (
// Equation(s):
// \ctrl_unit|Mux6~6_combout  = (\ctrl_unit|cpucycle [0] & ((\ID|OP [5] & ((!\ctrl_unit|addr_rnum_src[0]~0_combout ))) # (!\ID|OP [5] & (\ctrl_unit|Mux6~5_combout ))))

	.dataa(\ID|OP [5]),
	.datab(\ctrl_unit|Mux6~5_combout ),
	.datac(\ctrl_unit|cpucycle [0]),
	.datad(\ctrl_unit|addr_rnum_src[0]~0_combout ),
	.cin(gnd),
	.combout(\ctrl_unit|Mux6~6_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|Mux6~6 .lut_mask = 16'h40E0;
defparam \ctrl_unit|Mux6~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y24_N6
cycloneive_lcell_comb \ctrl_unit|Mux6~7 (
// Equation(s):
// \ctrl_unit|Mux6~7_combout  = (\ctrl_unit|Mux6~6_combout ) # (\ctrl_unit|Mux6~2_combout )

	.dataa(gnd),
	.datab(\ctrl_unit|Mux6~6_combout ),
	.datac(gnd),
	.datad(\ctrl_unit|Mux6~2_combout ),
	.cin(gnd),
	.combout(\ctrl_unit|Mux6~7_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|Mux6~7 .lut_mask = 16'hFFCC;
defparam \ctrl_unit|Mux6~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y24_N10
cycloneive_lcell_comb \ctrl_unit|data_bus_ctrl~24 (
// Equation(s):
// \ctrl_unit|data_bus_ctrl~24_combout  = ((\ctrl_unit|cpucycle [2] & (\ctrl_unit|Mux6~7_combout )) # (!\ctrl_unit|cpucycle [2] & ((!\ctrl_unit|cpucycle [0])))) # (!\ctrl_unit|data_bus_ctrl~20_combout )

	.dataa(\ctrl_unit|data_bus_ctrl~20_combout ),
	.datab(\ctrl_unit|cpucycle [2]),
	.datac(\ctrl_unit|Mux6~7_combout ),
	.datad(\ctrl_unit|cpucycle [0]),
	.cin(gnd),
	.combout(\ctrl_unit|data_bus_ctrl~24_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|data_bus_ctrl~24 .lut_mask = 16'hD5F7;
defparam \ctrl_unit|data_bus_ctrl~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y24_N11
dffeas \ctrl_unit|data_bus_ctrl[1] (
	.clk(\Clock~clkctrl_outclk ),
	.d(\ctrl_unit|data_bus_ctrl~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ctrl_unit|data_bus_ctrl [1]),
	.prn(vcc));
// synopsys translate_off
defparam \ctrl_unit|data_bus_ctrl[1] .is_wysiwyg = "true";
defparam \ctrl_unit|data_bus_ctrl[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y24_N22
cycloneive_lcell_comb \instr_reg[13]~16 (
// Equation(s):
// \instr_reg[13]~16_combout  = (\ctrl_unit|data_bus_ctrl [1] & (\reg_file~0_combout  & (!\ctrl_unit|data_bus_ctrl [0] & !\ctrl_unit|data_bus_ctrl [2])))

	.dataa(\ctrl_unit|data_bus_ctrl [1]),
	.datab(\reg_file~0_combout ),
	.datac(\ctrl_unit|data_bus_ctrl [0]),
	.datad(\ctrl_unit|data_bus_ctrl [2]),
	.cin(gnd),
	.combout(\instr_reg[13]~16_combout ),
	.cout());
// synopsys translate_off
defparam \instr_reg[13]~16 .lut_mask = 16'h0008;
defparam \instr_reg[13]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y25_N17
dffeas \instr_reg[10] (
	.clk(!\Clock~clkctrl_outclk ),
	.d(\instr_reg[10]~6_combout ),
	.asdata(mdr[10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\reg_file~71_combout ),
	.ena(\instr_reg[13]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(instr_reg[10]),
	.prn(vcc));
// synopsys translate_off
defparam \instr_reg[10] .is_wysiwyg = "true";
defparam \instr_reg[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y27_N22
cycloneive_lcell_comb \ID|Mux26~0 (
// Equation(s):
// \ID|Mux26~0_combout  = (instr_reg[10] & !instr_reg[11])

	.dataa(instr_reg[10]),
	.datab(gnd),
	.datac(instr_reg[11]),
	.datad(gnd),
	.cin(gnd),
	.combout(\ID|Mux26~0_combout ),
	.cout());
// synopsys translate_off
defparam \ID|Mux26~0 .lut_mask = 16'h0A0A;
defparam \ID|Mux26~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y27_N26
cycloneive_lcell_comb \ID|Mux25~1 (
// Equation(s):
// \ID|Mux25~1_combout  = (instr_reg[13]) # ((instr_reg[12] & ((\ID|Equal2~2_combout ) # (!\ID|Mux26~0_combout ))))

	.dataa(\ID|Mux26~0_combout ),
	.datab(instr_reg[13]),
	.datac(instr_reg[12]),
	.datad(\ID|Equal2~2_combout ),
	.cin(gnd),
	.combout(\ID|Mux25~1_combout ),
	.cout());
// synopsys translate_off
defparam \ID|Mux25~1 .lut_mask = 16'hFCDC;
defparam \ID|Mux25~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y27_N2
cycloneive_lcell_comb \ID|Mux25~0 (
// Equation(s):
// \ID|Mux25~0_combout  = (\ID|OP [5] & ((instr_reg[12]) # ((instr_reg[9] & \ID|Mux12~0_combout ))))

	.dataa(instr_reg[9]),
	.datab(instr_reg[12]),
	.datac(\ID|OP [5]),
	.datad(\ID|Mux12~0_combout ),
	.cin(gnd),
	.combout(\ID|Mux25~0_combout ),
	.cout());
// synopsys translate_off
defparam \ID|Mux25~0 .lut_mask = 16'hE0C0;
defparam \ID|Mux25~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y27_N14
cycloneive_lcell_comb \ID|Mux25~2 (
// Equation(s):
// \ID|Mux25~2_combout  = (instr_reg[15]) # ((instr_reg[14] & ((\ID|Mux25~1_combout ) # (\ID|Mux25~0_combout ))))

	.dataa(\ID|Mux25~1_combout ),
	.datab(instr_reg[14]),
	.datac(instr_reg[15]),
	.datad(\ID|Mux25~0_combout ),
	.cin(gnd),
	.combout(\ID|Mux25~2_combout ),
	.cout());
// synopsys translate_off
defparam \ID|Mux25~2 .lut_mask = 16'hFCF8;
defparam \ID|Mux25~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y27_N15
dffeas \ID|OP[5] (
	.clk(\ctrl_unit|enables[14]~clkctrl_outclk ),
	.d(\ID|Mux25~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ID|OP [5]),
	.prn(vcc));
// synopsys translate_off
defparam \ID|OP[5] .is_wysiwyg = "true";
defparam \ID|OP[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y23_N12
cycloneive_lcell_comb \ctrl_unit|Selector37~10 (
// Equation(s):
// \ctrl_unit|Selector37~10_combout  = (!\ID|OP [2] & ((\ID|OP [1] & (!\ID|OP [0] & !\ID|OP [3])) # (!\ID|OP [1] & ((!\ID|OP [3]) # (!\ID|OP [0])))))

	.dataa(\ID|OP [2]),
	.datab(\ID|OP [1]),
	.datac(\ID|OP [0]),
	.datad(\ID|OP [3]),
	.cin(gnd),
	.combout(\ctrl_unit|Selector37~10_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|Selector37~10 .lut_mask = 16'h0115;
defparam \ctrl_unit|Selector37~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y23_N18
cycloneive_lcell_comb \ctrl_unit|Selector37~14 (
// Equation(s):
// \ctrl_unit|Selector37~14_combout  = (\ctrl_unit|Selector37~9_combout  & ((\ID|OP [0] & ((\ID|OP [1]))) # (!\ID|OP [0] & (\ID|OP [2] & !\ID|OP [1]))))

	.dataa(\ID|OP [2]),
	.datab(\ctrl_unit|Selector37~9_combout ),
	.datac(\ID|OP [0]),
	.datad(\ID|OP [1]),
	.cin(gnd),
	.combout(\ctrl_unit|Selector37~14_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|Selector37~14 .lut_mask = 16'hC008;
defparam \ctrl_unit|Selector37~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y23_N14
cycloneive_lcell_comb \ctrl_unit|Selector37~11 (
// Equation(s):
// \ctrl_unit|Selector37~11_combout  = (\ID|OP [3] & ((\ctrl_unit|Selector62~0_combout ) # ((\ctrl_unit|cex_code_ctrl|result~combout  & \ctrl_unit|addr_rnum_src[0]~1_combout )))) # (!\ID|OP [3] & (\ctrl_unit|cex_code_ctrl|result~combout  & 
// (\ctrl_unit|Selector62~0_combout )))

	.dataa(\ID|OP [3]),
	.datab(\ctrl_unit|cex_code_ctrl|result~combout ),
	.datac(\ctrl_unit|Selector62~0_combout ),
	.datad(\ctrl_unit|addr_rnum_src[0]~1_combout ),
	.cin(gnd),
	.combout(\ctrl_unit|Selector37~11_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|Selector37~11 .lut_mask = 16'hE8E0;
defparam \ctrl_unit|Selector37~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y23_N10
cycloneive_lcell_comb \ctrl_unit|Selector37~12 (
// Equation(s):
// \ctrl_unit|Selector37~12_combout  = (\ctrl_unit|Selector37~14_combout ) # ((\ID|OP [4] & (\ctrl_unit|Selector37~10_combout )) # (!\ID|OP [4] & ((\ctrl_unit|Selector37~11_combout ))))

	.dataa(\ctrl_unit|Selector37~10_combout ),
	.datab(\ctrl_unit|Selector37~14_combout ),
	.datac(\ctrl_unit|Selector37~11_combout ),
	.datad(\ID|OP [4]),
	.cin(gnd),
	.combout(\ctrl_unit|Selector37~12_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|Selector37~12 .lut_mask = 16'hEEFC;
defparam \ctrl_unit|Selector37~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y23_N0
cycloneive_lcell_comb \ctrl_unit|Selector37~8 (
// Equation(s):
// \ctrl_unit|Selector37~8_combout  = (\ID|OP [1] & (\ID|OP [2])) # (!\ID|OP [1] & (!\ID|OP [2] & \ID|PRPO~q ))

	.dataa(gnd),
	.datab(\ID|OP [1]),
	.datac(\ID|OP [2]),
	.datad(\ID|PRPO~q ),
	.cin(gnd),
	.combout(\ctrl_unit|Selector37~8_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|Selector37~8 .lut_mask = 16'hC3C0;
defparam \ctrl_unit|Selector37~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y23_N28
cycloneive_lcell_comb \ctrl_unit|Selector37~13 (
// Equation(s):
// \ctrl_unit|Selector37~13_combout  = (\ID|OP [5] & (\ctrl_unit|ctrl_reg_bus~4_combout  & ((\ctrl_unit|Selector37~8_combout )))) # (!\ID|OP [5] & ((\ctrl_unit|Selector37~12_combout ) # ((\ctrl_unit|ctrl_reg_bus~4_combout  & \ctrl_unit|Selector37~8_combout 
// ))))

	.dataa(\ID|OP [5]),
	.datab(\ctrl_unit|ctrl_reg_bus~4_combout ),
	.datac(\ctrl_unit|Selector37~12_combout ),
	.datad(\ctrl_unit|Selector37~8_combout ),
	.cin(gnd),
	.combout(\ctrl_unit|Selector37~13_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|Selector37~13 .lut_mask = 16'hDC50;
defparam \ctrl_unit|Selector37~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y23_N16
cycloneive_lcell_comb \ctrl_unit|enables~6 (
// Equation(s):
// \ctrl_unit|enables~6_combout  = (\ctrl_unit|cpucycle [2] & ((\ctrl_unit|enables~5_combout ) # ((\ctrl_unit|Selector37~13_combout  & \ctrl_unit|cpucycle [0])))) # (!\ctrl_unit|cpucycle [2] & (((\ctrl_unit|cpucycle [0]))))

	.dataa(\ctrl_unit|Selector37~13_combout ),
	.datab(\ctrl_unit|cpucycle [0]),
	.datac(\ctrl_unit|cpucycle [2]),
	.datad(\ctrl_unit|enables~5_combout ),
	.cin(gnd),
	.combout(\ctrl_unit|enables~6_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|enables~6 .lut_mask = 16'hFC8C;
defparam \ctrl_unit|enables~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y23_N6
cycloneive_lcell_comb \ctrl_unit|enables~9 (
// Equation(s):
// \ctrl_unit|enables~9_combout  = (\ctrl_unit|dbus_rnum_src[3]~4_combout  & (\ctrl_unit|enables~6_combout  & (\ctrl_unit|cpucycle [1] $ (\ctrl_unit|cpucycle [2]))))

	.dataa(\ctrl_unit|dbus_rnum_src[3]~4_combout ),
	.datab(\ctrl_unit|enables~6_combout ),
	.datac(\ctrl_unit|cpucycle [1]),
	.datad(\ctrl_unit|cpucycle [2]),
	.cin(gnd),
	.combout(\ctrl_unit|enables~9_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|enables~9 .lut_mask = 16'h0880;
defparam \ctrl_unit|enables~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y23_N7
dffeas \ctrl_unit|enables[15] (
	.clk(\Clock~clkctrl_outclk ),
	.d(\ctrl_unit|enables~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ctrl_unit|enables [15]),
	.prn(vcc));
// synopsys translate_off
defparam \ctrl_unit|enables[15] .is_wysiwyg = "true";
defparam \ctrl_unit|enables[15] .power_up = "low";
// synopsys translate_on

// Location: CLKCTRL_G18
cycloneive_clkctrl \ctrl_unit|enables[15]~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\ctrl_unit|enables [15]}),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\ctrl_unit|enables[15]~clkctrl_outclk ));
// synopsys translate_off
defparam \ctrl_unit|enables[15]~clkctrl .clock_type = "global clock";
defparam \ctrl_unit|enables[15]~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X73_Y26_N28
cycloneive_lcell_comb \arithmetic_logic_unit|result[2]~feeder (
// Equation(s):
// \arithmetic_logic_unit|result[2]~feeder_combout  = \arithmetic_logic_unit|Reg3 [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\arithmetic_logic_unit|Reg3 [2]),
	.cin(gnd),
	.combout(\arithmetic_logic_unit|result[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \arithmetic_logic_unit|result[2]~feeder .lut_mask = 16'hFF00;
defparam \arithmetic_logic_unit|result[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y26_N29
dffeas \arithmetic_logic_unit|result[2] (
	.clk(\ctrl_unit|enables[15]~clkctrl_outclk ),
	.d(\arithmetic_logic_unit|result[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\arithmetic_logic_unit|result [2]),
	.prn(vcc));
// synopsys translate_off
defparam \arithmetic_logic_unit|result[2] .is_wysiwyg = "true";
defparam \arithmetic_logic_unit|result[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y28_N24
cycloneive_lcell_comb \mdr[2]~10 (
// Equation(s):
// \mdr[2]~10_combout  = (\reg_file~71_combout  & (\instr_reg[2]~13_combout )) # (!\reg_file~71_combout  & ((\arithmetic_logic_unit|result [2])))

	.dataa(\reg_file~71_combout ),
	.datab(\instr_reg[2]~13_combout ),
	.datac(gnd),
	.datad(\arithmetic_logic_unit|result [2]),
	.cin(gnd),
	.combout(\mdr[2]~10_combout ),
	.cout());
// synopsys translate_off
defparam \mdr[2]~10 .lut_mask = 16'hDD88;
defparam \mdr[2]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y30_N0
cycloneive_ram_block \ram|memory_rtl_0|auto_generated|ram_block1a50 (
	.portawe(\ram|memory_rtl_0|auto_generated|decode2|w_anode894w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\ram|memory_rtl_0|auto_generated|decode3|w_anode894w[3]~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Clock~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({mdr[10]}),
	.portaaddr({\mem_ub_addr[12]~24_combout ,\mem_ub_addr[11]~22_combout ,\mem_ub_addr[10]~20_combout ,\mem_ub_addr[9]~18_combout ,\mem_ub_addr[8]~16_combout ,\mem_ub_addr[7]~14_combout ,\mem_ub_addr[6]~12_combout ,\mem_ub_addr[5]~10_combout ,\mem_ub_addr[4]~8_combout ,
\mem_ub_addr[3]~6_combout ,\mem_ub_addr[2]~4_combout ,\mem_ub_addr[1]~2_combout ,\mem_ub_addr[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({mdr[2]}),
	.portbaddr({mar[12],mar[11],mar[10],mar[9],mar[8],mar[7],mar[6],mar[5],mar[4],mar[3],mar[2],mar[1],mar[0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram|memory_rtl_0|auto_generated|ram_block1a50_PORTADATAOUT_bus ),
	.portbdataout(\ram|memory_rtl_0|auto_generated|ram_block1a50_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \ram|memory_rtl_0|auto_generated|ram_block1a50 .data_interleave_offset_in_bits = 1;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a50 .data_interleave_width_in_bits = 1;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a50 .init_file = "db/xm23_cpu.ram0_memory_e411fb78.hdl.mif";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a50 .init_file_layout = "port_a";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a50 .logical_ram_name = "memory:ram|altsyncram:memory_rtl_0|altsyncram_2s72:auto_generated|ALTSYNCRAM";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a50 .mixed_port_feed_through_mode = "old";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a50 .operation_mode = "bidir_dual_port";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a50 .port_a_address_clear = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a50 .port_a_address_width = 13;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a50 .port_a_byte_enable_clock = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a50 .port_a_data_out_clear = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a50 .port_a_data_out_clock = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a50 .port_a_data_width = 1;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a50 .port_a_first_address = 0;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a50 .port_a_first_bit_number = 2;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a50 .port_a_last_address = 8191;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a50 .port_a_logical_ram_depth = 65536;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a50 .port_a_logical_ram_width = 8;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a50 .port_a_read_during_write_mode = "old_data";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a50 .port_b_address_clear = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a50 .port_b_address_clock = "clock0";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a50 .port_b_address_width = 13;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a50 .port_b_data_in_clock = "clock0";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a50 .port_b_data_out_clear = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a50 .port_b_data_out_clock = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a50 .port_b_data_width = 1;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a50 .port_b_first_address = 0;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a50 .port_b_first_bit_number = 2;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a50 .port_b_last_address = 8191;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a50 .port_b_logical_ram_depth = 65536;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a50 .port_b_logical_ram_width = 8;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a50 .port_b_read_during_write_mode = "old_data";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a50 .port_b_read_enable_clock = "clock0";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a50 .port_b_write_enable_clock = "clock0";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a50 .ram_block_type = "M9K";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a50 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a50 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a50 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a50 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X37_Y31_N0
cycloneive_ram_block \ram|memory_rtl_0|auto_generated|ram_block1a58 (
	.portawe(\ram|memory_rtl_0|auto_generated|decode2|w_anode904w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\ram|memory_rtl_0|auto_generated|decode3|w_anode904w[3]~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Clock~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({mdr[10]}),
	.portaaddr({\mem_ub_addr[12]~24_combout ,\mem_ub_addr[11]~22_combout ,\mem_ub_addr[10]~20_combout ,\mem_ub_addr[9]~18_combout ,\mem_ub_addr[8]~16_combout ,\mem_ub_addr[7]~14_combout ,\mem_ub_addr[6]~12_combout ,\mem_ub_addr[5]~10_combout ,\mem_ub_addr[4]~8_combout ,
\mem_ub_addr[3]~6_combout ,\mem_ub_addr[2]~4_combout ,\mem_ub_addr[1]~2_combout ,\mem_ub_addr[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({mdr[2]}),
	.portbaddr({mar[12],mar[11],mar[10],mar[9],mar[8],mar[7],mar[6],mar[5],mar[4],mar[3],mar[2],mar[1],mar[0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram|memory_rtl_0|auto_generated|ram_block1a58_PORTADATAOUT_bus ),
	.portbdataout(\ram|memory_rtl_0|auto_generated|ram_block1a58_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \ram|memory_rtl_0|auto_generated|ram_block1a58 .data_interleave_offset_in_bits = 1;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a58 .data_interleave_width_in_bits = 1;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a58 .init_file = "db/xm23_cpu.ram0_memory_e411fb78.hdl.mif";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a58 .init_file_layout = "port_a";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a58 .logical_ram_name = "memory:ram|altsyncram:memory_rtl_0|altsyncram_2s72:auto_generated|ALTSYNCRAM";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a58 .mixed_port_feed_through_mode = "old";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a58 .operation_mode = "bidir_dual_port";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a58 .port_a_address_clear = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a58 .port_a_address_width = 13;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a58 .port_a_byte_enable_clock = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a58 .port_a_data_out_clear = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a58 .port_a_data_out_clock = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a58 .port_a_data_width = 1;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a58 .port_a_first_address = 0;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a58 .port_a_first_bit_number = 2;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a58 .port_a_last_address = 8191;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a58 .port_a_logical_ram_depth = 65536;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a58 .port_a_logical_ram_width = 8;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a58 .port_a_read_during_write_mode = "old_data";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a58 .port_b_address_clear = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a58 .port_b_address_clock = "clock0";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a58 .port_b_address_width = 13;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a58 .port_b_data_in_clock = "clock0";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a58 .port_b_data_out_clear = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a58 .port_b_data_out_clock = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a58 .port_b_data_width = 1;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a58 .port_b_first_address = 0;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a58 .port_b_first_bit_number = 2;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a58 .port_b_last_address = 8191;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a58 .port_b_logical_ram_depth = 65536;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a58 .port_b_logical_ram_width = 8;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a58 .port_b_read_during_write_mode = "old_data";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a58 .port_b_read_enable_clock = "clock0";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a58 .port_b_write_enable_clock = "clock0";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a58 .ram_block_type = "M9K";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a58 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a58 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a58 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a58 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X63_Y28_N12
cycloneive_lcell_comb \ram|memory_rtl_0|auto_generated|mux5|result_node[2]~16 (
// Equation(s):
// \ram|memory_rtl_0|auto_generated|mux5|result_node[2]~16_combout  = (\ram|memory_rtl_0|auto_generated|address_reg_b [1] & ((\ram|memory_rtl_0|auto_generated|address_reg_b [0] & ((\ram|memory_rtl_0|auto_generated|ram_block1a58~PORTBDATAOUT0 ))) # 
// (!\ram|memory_rtl_0|auto_generated|address_reg_b [0] & (\ram|memory_rtl_0|auto_generated|ram_block1a50~PORTBDATAOUT0 ))))

	.dataa(\ram|memory_rtl_0|auto_generated|address_reg_b [0]),
	.datab(\ram|memory_rtl_0|auto_generated|address_reg_b [1]),
	.datac(\ram|memory_rtl_0|auto_generated|ram_block1a50~PORTBDATAOUT0 ),
	.datad(\ram|memory_rtl_0|auto_generated|ram_block1a58~PORTBDATAOUT0 ),
	.cin(gnd),
	.combout(\ram|memory_rtl_0|auto_generated|mux5|result_node[2]~16_combout ),
	.cout());
// synopsys translate_off
defparam \ram|memory_rtl_0|auto_generated|mux5|result_node[2]~16 .lut_mask = 16'hC840;
defparam \ram|memory_rtl_0|auto_generated|mux5|result_node[2]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y36_N0
cycloneive_ram_block \ram|memory_rtl_0|auto_generated|ram_block1a34 (
	.portawe(\ram|memory_rtl_0|auto_generated|decode2|w_anode874w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\ram|memory_rtl_0|auto_generated|decode3|w_anode874w[3]~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Clock~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({mdr[10]}),
	.portaaddr({\mem_ub_addr[12]~24_combout ,\mem_ub_addr[11]~22_combout ,\mem_ub_addr[10]~20_combout ,\mem_ub_addr[9]~18_combout ,\mem_ub_addr[8]~16_combout ,\mem_ub_addr[7]~14_combout ,\mem_ub_addr[6]~12_combout ,\mem_ub_addr[5]~10_combout ,\mem_ub_addr[4]~8_combout ,
\mem_ub_addr[3]~6_combout ,\mem_ub_addr[2]~4_combout ,\mem_ub_addr[1]~2_combout ,\mem_ub_addr[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({mdr[2]}),
	.portbaddr({mar[12],mar[11],mar[10],mar[9],mar[8],mar[7],mar[6],mar[5],mar[4],mar[3],mar[2],mar[1],mar[0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram|memory_rtl_0|auto_generated|ram_block1a34_PORTADATAOUT_bus ),
	.portbdataout(\ram|memory_rtl_0|auto_generated|ram_block1a34_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \ram|memory_rtl_0|auto_generated|ram_block1a34 .data_interleave_offset_in_bits = 1;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a34 .data_interleave_width_in_bits = 1;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a34 .init_file = "db/xm23_cpu.ram0_memory_e411fb78.hdl.mif";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a34 .init_file_layout = "port_a";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a34 .logical_ram_name = "memory:ram|altsyncram:memory_rtl_0|altsyncram_2s72:auto_generated|ALTSYNCRAM";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a34 .mixed_port_feed_through_mode = "old";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a34 .operation_mode = "bidir_dual_port";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a34 .port_a_address_clear = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a34 .port_a_address_width = 13;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a34 .port_a_byte_enable_clock = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a34 .port_a_data_out_clear = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a34 .port_a_data_out_clock = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a34 .port_a_data_width = 1;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a34 .port_a_first_address = 0;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a34 .port_a_first_bit_number = 2;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a34 .port_a_last_address = 8191;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a34 .port_a_logical_ram_depth = 65536;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a34 .port_a_logical_ram_width = 8;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a34 .port_a_read_during_write_mode = "old_data";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a34 .port_b_address_clear = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a34 .port_b_address_clock = "clock0";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a34 .port_b_address_width = 13;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a34 .port_b_data_in_clock = "clock0";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a34 .port_b_data_out_clear = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a34 .port_b_data_out_clock = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a34 .port_b_data_width = 1;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a34 .port_b_first_address = 0;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a34 .port_b_first_bit_number = 2;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a34 .port_b_last_address = 8191;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a34 .port_b_logical_ram_depth = 65536;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a34 .port_b_logical_ram_width = 8;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a34 .port_b_read_during_write_mode = "old_data";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a34 .port_b_read_enable_clock = "clock0";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a34 .port_b_write_enable_clock = "clock0";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a34 .ram_block_type = "M9K";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a34 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a34 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a34 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a34 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X37_Y28_N0
cycloneive_ram_block \ram|memory_rtl_0|auto_generated|ram_block1a42 (
	.portawe(\ram|memory_rtl_0|auto_generated|decode2|w_anode884w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\ram|memory_rtl_0|auto_generated|decode3|w_anode884w[3]~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Clock~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({mdr[10]}),
	.portaaddr({\mem_ub_addr[12]~24_combout ,\mem_ub_addr[11]~22_combout ,\mem_ub_addr[10]~20_combout ,\mem_ub_addr[9]~18_combout ,\mem_ub_addr[8]~16_combout ,\mem_ub_addr[7]~14_combout ,\mem_ub_addr[6]~12_combout ,\mem_ub_addr[5]~10_combout ,\mem_ub_addr[4]~8_combout ,
\mem_ub_addr[3]~6_combout ,\mem_ub_addr[2]~4_combout ,\mem_ub_addr[1]~2_combout ,\mem_ub_addr[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({mdr[2]}),
	.portbaddr({mar[12],mar[11],mar[10],mar[9],mar[8],mar[7],mar[6],mar[5],mar[4],mar[3],mar[2],mar[1],mar[0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram|memory_rtl_0|auto_generated|ram_block1a42_PORTADATAOUT_bus ),
	.portbdataout(\ram|memory_rtl_0|auto_generated|ram_block1a42_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \ram|memory_rtl_0|auto_generated|ram_block1a42 .data_interleave_offset_in_bits = 1;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a42 .data_interleave_width_in_bits = 1;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a42 .init_file = "db/xm23_cpu.ram0_memory_e411fb78.hdl.mif";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a42 .init_file_layout = "port_a";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a42 .logical_ram_name = "memory:ram|altsyncram:memory_rtl_0|altsyncram_2s72:auto_generated|ALTSYNCRAM";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a42 .mixed_port_feed_through_mode = "old";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a42 .operation_mode = "bidir_dual_port";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a42 .port_a_address_clear = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a42 .port_a_address_width = 13;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a42 .port_a_byte_enable_clock = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a42 .port_a_data_out_clear = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a42 .port_a_data_out_clock = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a42 .port_a_data_width = 1;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a42 .port_a_first_address = 0;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a42 .port_a_first_bit_number = 2;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a42 .port_a_last_address = 8191;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a42 .port_a_logical_ram_depth = 65536;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a42 .port_a_logical_ram_width = 8;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a42 .port_a_read_during_write_mode = "old_data";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a42 .port_b_address_clear = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a42 .port_b_address_clock = "clock0";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a42 .port_b_address_width = 13;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a42 .port_b_data_in_clock = "clock0";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a42 .port_b_data_out_clear = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a42 .port_b_data_out_clock = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a42 .port_b_data_width = 1;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a42 .port_b_first_address = 0;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a42 .port_b_first_bit_number = 2;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a42 .port_b_last_address = 8191;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a42 .port_b_logical_ram_depth = 65536;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a42 .port_b_logical_ram_width = 8;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a42 .port_b_read_during_write_mode = "old_data";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a42 .port_b_read_enable_clock = "clock0";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a42 .port_b_write_enable_clock = "clock0";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a42 .ram_block_type = "M9K";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a42 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a42 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a42 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a42 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X63_Y28_N14
cycloneive_lcell_comb \ram|memory_rtl_0|auto_generated|mux5|result_node[2]~15 (
// Equation(s):
// \ram|memory_rtl_0|auto_generated|mux5|result_node[2]~15_combout  = (!\ram|memory_rtl_0|auto_generated|address_reg_b [1] & ((\ram|memory_rtl_0|auto_generated|address_reg_b [0] & ((\ram|memory_rtl_0|auto_generated|ram_block1a42~PORTBDATAOUT0 ))) # 
// (!\ram|memory_rtl_0|auto_generated|address_reg_b [0] & (\ram|memory_rtl_0|auto_generated|ram_block1a34~PORTBDATAOUT0 ))))

	.dataa(\ram|memory_rtl_0|auto_generated|address_reg_b [0]),
	.datab(\ram|memory_rtl_0|auto_generated|address_reg_b [1]),
	.datac(\ram|memory_rtl_0|auto_generated|ram_block1a34~PORTBDATAOUT0 ),
	.datad(\ram|memory_rtl_0|auto_generated|ram_block1a42~PORTBDATAOUT0 ),
	.cin(gnd),
	.combout(\ram|memory_rtl_0|auto_generated|mux5|result_node[2]~15_combout ),
	.cout());
// synopsys translate_off
defparam \ram|memory_rtl_0|auto_generated|mux5|result_node[2]~15 .lut_mask = 16'h3210;
defparam \ram|memory_rtl_0|auto_generated|mux5|result_node[2]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y30_N0
cycloneive_ram_block \ram|memory_rtl_0|auto_generated|ram_block1a26 (
	.portawe(\ram|memory_rtl_0|auto_generated|decode2|w_anode864w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\ram|memory_rtl_0|auto_generated|decode3|w_anode864w[3]~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Clock~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({mdr[10]}),
	.portaaddr({\mem_ub_addr[12]~24_combout ,\mem_ub_addr[11]~22_combout ,\mem_ub_addr[10]~20_combout ,\mem_ub_addr[9]~18_combout ,\mem_ub_addr[8]~16_combout ,\mem_ub_addr[7]~14_combout ,\mem_ub_addr[6]~12_combout ,\mem_ub_addr[5]~10_combout ,\mem_ub_addr[4]~8_combout ,
\mem_ub_addr[3]~6_combout ,\mem_ub_addr[2]~4_combout ,\mem_ub_addr[1]~2_combout ,\mem_ub_addr[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({mdr[2]}),
	.portbaddr({mar[12],mar[11],mar[10],mar[9],mar[8],mar[7],mar[6],mar[5],mar[4],mar[3],mar[2],mar[1],mar[0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram|memory_rtl_0|auto_generated|ram_block1a26_PORTADATAOUT_bus ),
	.portbdataout(\ram|memory_rtl_0|auto_generated|ram_block1a26_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \ram|memory_rtl_0|auto_generated|ram_block1a26 .data_interleave_offset_in_bits = 1;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a26 .data_interleave_width_in_bits = 1;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a26 .init_file = "db/xm23_cpu.ram0_memory_e411fb78.hdl.mif";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a26 .init_file_layout = "port_a";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a26 .logical_ram_name = "memory:ram|altsyncram:memory_rtl_0|altsyncram_2s72:auto_generated|ALTSYNCRAM";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a26 .mixed_port_feed_through_mode = "old";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a26 .operation_mode = "bidir_dual_port";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a26 .port_a_address_clear = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a26 .port_a_address_width = 13;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a26 .port_a_byte_enable_clock = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a26 .port_a_data_out_clear = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a26 .port_a_data_out_clock = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a26 .port_a_data_width = 1;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a26 .port_a_first_address = 0;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a26 .port_a_first_bit_number = 2;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a26 .port_a_last_address = 8191;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a26 .port_a_logical_ram_depth = 65536;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a26 .port_a_logical_ram_width = 8;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a26 .port_a_read_during_write_mode = "old_data";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a26 .port_b_address_clear = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a26 .port_b_address_clock = "clock0";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a26 .port_b_address_width = 13;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a26 .port_b_data_in_clock = "clock0";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a26 .port_b_data_out_clear = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a26 .port_b_data_out_clock = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a26 .port_b_data_width = 1;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a26 .port_b_first_address = 0;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a26 .port_b_first_bit_number = 2;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a26 .port_b_last_address = 8191;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a26 .port_b_logical_ram_depth = 65536;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a26 .port_b_logical_ram_width = 8;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a26 .port_b_read_during_write_mode = "old_data";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a26 .port_b_read_enable_clock = "clock0";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a26 .port_b_write_enable_clock = "clock0";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a26 .ram_block_type = "M9K";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a26 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a26 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a26 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a26 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X51_Y31_N0
cycloneive_ram_block \ram|memory_rtl_0|auto_generated|ram_block1a18 (
	.portawe(\ram|memory_rtl_0|auto_generated|decode2|w_anode854w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\ram|memory_rtl_0|auto_generated|decode3|w_anode854w[3]~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Clock~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({mdr[10]}),
	.portaaddr({\mem_ub_addr[12]~24_combout ,\mem_ub_addr[11]~22_combout ,\mem_ub_addr[10]~20_combout ,\mem_ub_addr[9]~18_combout ,\mem_ub_addr[8]~16_combout ,\mem_ub_addr[7]~14_combout ,\mem_ub_addr[6]~12_combout ,\mem_ub_addr[5]~10_combout ,\mem_ub_addr[4]~8_combout ,
\mem_ub_addr[3]~6_combout ,\mem_ub_addr[2]~4_combout ,\mem_ub_addr[1]~2_combout ,\mem_ub_addr[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({mdr[2]}),
	.portbaddr({mar[12],mar[11],mar[10],mar[9],mar[8],mar[7],mar[6],mar[5],mar[4],mar[3],mar[2],mar[1],mar[0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram|memory_rtl_0|auto_generated|ram_block1a18_PORTADATAOUT_bus ),
	.portbdataout(\ram|memory_rtl_0|auto_generated|ram_block1a18_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \ram|memory_rtl_0|auto_generated|ram_block1a18 .data_interleave_offset_in_bits = 1;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a18 .data_interleave_width_in_bits = 1;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a18 .init_file = "db/xm23_cpu.ram0_memory_e411fb78.hdl.mif";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a18 .init_file_layout = "port_a";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a18 .logical_ram_name = "memory:ram|altsyncram:memory_rtl_0|altsyncram_2s72:auto_generated|ALTSYNCRAM";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a18 .mixed_port_feed_through_mode = "old";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a18 .operation_mode = "bidir_dual_port";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a18 .port_a_address_clear = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a18 .port_a_address_width = 13;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a18 .port_a_byte_enable_clock = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a18 .port_a_data_out_clear = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a18 .port_a_data_out_clock = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a18 .port_a_data_width = 1;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a18 .port_a_first_address = 0;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a18 .port_a_first_bit_number = 2;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a18 .port_a_last_address = 8191;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a18 .port_a_logical_ram_depth = 65536;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a18 .port_a_logical_ram_width = 8;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a18 .port_a_read_during_write_mode = "old_data";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a18 .port_b_address_clear = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a18 .port_b_address_clock = "clock0";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a18 .port_b_address_width = 13;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a18 .port_b_data_in_clock = "clock0";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a18 .port_b_data_out_clear = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a18 .port_b_data_out_clock = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a18 .port_b_data_width = 1;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a18 .port_b_first_address = 0;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a18 .port_b_first_bit_number = 2;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a18 .port_b_last_address = 8191;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a18 .port_b_logical_ram_depth = 65536;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a18 .port_b_logical_ram_width = 8;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a18 .port_b_read_during_write_mode = "old_data";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a18 .port_b_read_enable_clock = "clock0";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a18 .port_b_write_enable_clock = "clock0";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a18 .ram_block_type = "M9K";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a18 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a18 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a18 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a18 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X63_Y28_N10
cycloneive_lcell_comb \ram|memory_rtl_0|auto_generated|mux5|result_node[2]~13 (
// Equation(s):
// \ram|memory_rtl_0|auto_generated|mux5|result_node[2]~13_combout  = (\ram|memory_rtl_0|auto_generated|address_reg_b [1] & ((\ram|memory_rtl_0|auto_generated|address_reg_b [0] & (\ram|memory_rtl_0|auto_generated|ram_block1a26~PORTBDATAOUT0 )) # 
// (!\ram|memory_rtl_0|auto_generated|address_reg_b [0] & ((\ram|memory_rtl_0|auto_generated|ram_block1a18~PORTBDATAOUT0 )))))

	.dataa(\ram|memory_rtl_0|auto_generated|address_reg_b [0]),
	.datab(\ram|memory_rtl_0|auto_generated|address_reg_b [1]),
	.datac(\ram|memory_rtl_0|auto_generated|ram_block1a26~PORTBDATAOUT0 ),
	.datad(\ram|memory_rtl_0|auto_generated|ram_block1a18~PORTBDATAOUT0 ),
	.cin(gnd),
	.combout(\ram|memory_rtl_0|auto_generated|mux5|result_node[2]~13_combout ),
	.cout());
// synopsys translate_off
defparam \ram|memory_rtl_0|auto_generated|mux5|result_node[2]~13 .lut_mask = 16'hC480;
defparam \ram|memory_rtl_0|auto_generated|mux5|result_node[2]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y33_N0
cycloneive_ram_block \ram|memory_rtl_0|auto_generated|ram_block1a2 (
	.portawe(\ram|memory_rtl_0|auto_generated|decode2|w_anode827w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\ram|memory_rtl_0|auto_generated|decode3|w_anode827w[3]~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Clock~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({mdr[10]}),
	.portaaddr({\mem_ub_addr[12]~24_combout ,\mem_ub_addr[11]~22_combout ,\mem_ub_addr[10]~20_combout ,\mem_ub_addr[9]~18_combout ,\mem_ub_addr[8]~16_combout ,\mem_ub_addr[7]~14_combout ,\mem_ub_addr[6]~12_combout ,\mem_ub_addr[5]~10_combout ,\mem_ub_addr[4]~8_combout ,
\mem_ub_addr[3]~6_combout ,\mem_ub_addr[2]~4_combout ,\mem_ub_addr[1]~2_combout ,\mem_ub_addr[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({mdr[2]}),
	.portbaddr({mar[12],mar[11],mar[10],mar[9],mar[8],mar[7],mar[6],mar[5],mar[4],mar[3],mar[2],mar[1],mar[0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram|memory_rtl_0|auto_generated|ram_block1a2_PORTADATAOUT_bus ),
	.portbdataout(\ram|memory_rtl_0|auto_generated|ram_block1a2_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \ram|memory_rtl_0|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a2 .init_file = "db/xm23_cpu.ram0_memory_e411fb78.hdl.mif";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a2 .init_file_layout = "port_a";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a2 .logical_ram_name = "memory:ram|altsyncram:memory_rtl_0|altsyncram_2s72:auto_generated|ALTSYNCRAM";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a2 .mixed_port_feed_through_mode = "old";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a2 .operation_mode = "bidir_dual_port";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a2 .port_a_address_width = 13;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a2 .port_a_data_out_clock = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a2 .port_a_data_width = 1;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a2 .port_a_first_bit_number = 2;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a2 .port_a_last_address = 8191;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 65536;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a2 .port_a_logical_ram_width = 8;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a2 .port_a_read_during_write_mode = "old_data";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a2 .port_b_address_clear = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a2 .port_b_address_clock = "clock0";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a2 .port_b_address_width = 13;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a2 .port_b_data_in_clock = "clock0";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a2 .port_b_data_out_clear = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a2 .port_b_data_out_clock = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a2 .port_b_data_width = 1;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a2 .port_b_first_address = 0;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a2 .port_b_first_bit_number = 2;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a2 .port_b_last_address = 8191;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a2 .port_b_logical_ram_depth = 65536;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a2 .port_b_logical_ram_width = 8;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a2 .port_b_read_during_write_mode = "old_data";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a2 .port_b_read_enable_clock = "clock0";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a2 .port_b_write_enable_clock = "clock0";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a2 .ram_block_type = "M9K";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a2 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a2 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000050;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a2 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a2 .mem_init0 = 2048'h000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000968E7BEC46EC45520;
// synopsys translate_on

// Location: M9K_X51_Y32_N0
cycloneive_ram_block \ram|memory_rtl_0|auto_generated|ram_block1a10 (
	.portawe(\ram|memory_rtl_0|auto_generated|decode2|w_anode844w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\ram|memory_rtl_0|auto_generated|decode3|w_anode844w[3]~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Clock~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({mdr[10]}),
	.portaaddr({\mem_ub_addr[12]~24_combout ,\mem_ub_addr[11]~22_combout ,\mem_ub_addr[10]~20_combout ,\mem_ub_addr[9]~18_combout ,\mem_ub_addr[8]~16_combout ,\mem_ub_addr[7]~14_combout ,\mem_ub_addr[6]~12_combout ,\mem_ub_addr[5]~10_combout ,\mem_ub_addr[4]~8_combout ,
\mem_ub_addr[3]~6_combout ,\mem_ub_addr[2]~4_combout ,\mem_ub_addr[1]~2_combout ,\mem_ub_addr[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({mdr[2]}),
	.portbaddr({mar[12],mar[11],mar[10],mar[9],mar[8],mar[7],mar[6],mar[5],mar[4],mar[3],mar[2],mar[1],mar[0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram|memory_rtl_0|auto_generated|ram_block1a10_PORTADATAOUT_bus ),
	.portbdataout(\ram|memory_rtl_0|auto_generated|ram_block1a10_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \ram|memory_rtl_0|auto_generated|ram_block1a10 .data_interleave_offset_in_bits = 1;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a10 .data_interleave_width_in_bits = 1;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a10 .init_file = "db/xm23_cpu.ram0_memory_e411fb78.hdl.mif";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a10 .init_file_layout = "port_a";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a10 .logical_ram_name = "memory:ram|altsyncram:memory_rtl_0|altsyncram_2s72:auto_generated|ALTSYNCRAM";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a10 .mixed_port_feed_through_mode = "old";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a10 .operation_mode = "bidir_dual_port";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a10 .port_a_address_clear = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a10 .port_a_address_width = 13;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a10 .port_a_byte_enable_clock = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a10 .port_a_data_out_clear = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a10 .port_a_data_out_clock = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a10 .port_a_data_width = 1;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a10 .port_a_first_address = 0;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a10 .port_a_first_bit_number = 2;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a10 .port_a_last_address = 8191;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a10 .port_a_logical_ram_depth = 65536;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a10 .port_a_logical_ram_width = 8;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a10 .port_a_read_during_write_mode = "old_data";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a10 .port_b_address_clear = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a10 .port_b_address_clock = "clock0";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a10 .port_b_address_width = 13;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a10 .port_b_data_in_clock = "clock0";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a10 .port_b_data_out_clear = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a10 .port_b_data_out_clock = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a10 .port_b_data_width = 1;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a10 .port_b_first_address = 0;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a10 .port_b_first_bit_number = 2;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a10 .port_b_last_address = 8191;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a10 .port_b_logical_ram_depth = 65536;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a10 .port_b_logical_ram_width = 8;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a10 .port_b_read_during_write_mode = "old_data";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a10 .port_b_read_enable_clock = "clock0";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a10 .port_b_write_enable_clock = "clock0";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a10 .ram_block_type = "M9K";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a10 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a10 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a10 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a10 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X63_Y28_N20
cycloneive_lcell_comb \ram|memory_rtl_0|auto_generated|mux5|result_node[2]~12 (
// Equation(s):
// \ram|memory_rtl_0|auto_generated|mux5|result_node[2]~12_combout  = (!\ram|memory_rtl_0|auto_generated|address_reg_b [1] & ((\ram|memory_rtl_0|auto_generated|address_reg_b [0] & ((\ram|memory_rtl_0|auto_generated|ram_block1a10~PORTBDATAOUT0 ))) # 
// (!\ram|memory_rtl_0|auto_generated|address_reg_b [0] & (\ram|memory_rtl_0|auto_generated|ram_block1a2~PORTBDATAOUT0 ))))

	.dataa(\ram|memory_rtl_0|auto_generated|address_reg_b [0]),
	.datab(\ram|memory_rtl_0|auto_generated|address_reg_b [1]),
	.datac(\ram|memory_rtl_0|auto_generated|ram_block1a2~PORTBDATAOUT0 ),
	.datad(\ram|memory_rtl_0|auto_generated|ram_block1a10~PORTBDATAOUT0 ),
	.cin(gnd),
	.combout(\ram|memory_rtl_0|auto_generated|mux5|result_node[2]~12_combout ),
	.cout());
// synopsys translate_off
defparam \ram|memory_rtl_0|auto_generated|mux5|result_node[2]~12 .lut_mask = 16'h3210;
defparam \ram|memory_rtl_0|auto_generated|mux5|result_node[2]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y28_N0
cycloneive_lcell_comb \ram|memory_rtl_0|auto_generated|mux5|result_node[2]~14 (
// Equation(s):
// \ram|memory_rtl_0|auto_generated|mux5|result_node[2]~14_combout  = (!\ram|memory_rtl_0|auto_generated|address_reg_b [2] & ((\ram|memory_rtl_0|auto_generated|mux5|result_node[2]~13_combout ) # 
// (\ram|memory_rtl_0|auto_generated|mux5|result_node[2]~12_combout )))

	.dataa(\ram|memory_rtl_0|auto_generated|mux5|result_node[2]~13_combout ),
	.datab(\ram|memory_rtl_0|auto_generated|address_reg_b [2]),
	.datac(gnd),
	.datad(\ram|memory_rtl_0|auto_generated|mux5|result_node[2]~12_combout ),
	.cin(gnd),
	.combout(\ram|memory_rtl_0|auto_generated|mux5|result_node[2]~14_combout ),
	.cout());
// synopsys translate_off
defparam \ram|memory_rtl_0|auto_generated|mux5|result_node[2]~14 .lut_mask = 16'h3322;
defparam \ram|memory_rtl_0|auto_generated|mux5|result_node[2]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y28_N30
cycloneive_lcell_comb \ram|memory_rtl_0|auto_generated|mux5|result_node[2]~17 (
// Equation(s):
// \ram|memory_rtl_0|auto_generated|mux5|result_node[2]~17_combout  = (\ram|memory_rtl_0|auto_generated|mux5|result_node[2]~14_combout ) # ((\ram|memory_rtl_0|auto_generated|address_reg_b [2] & 
// ((\ram|memory_rtl_0|auto_generated|mux5|result_node[2]~16_combout ) # (\ram|memory_rtl_0|auto_generated|mux5|result_node[2]~15_combout ))))

	.dataa(\ram|memory_rtl_0|auto_generated|mux5|result_node[2]~16_combout ),
	.datab(\ram|memory_rtl_0|auto_generated|address_reg_b [2]),
	.datac(\ram|memory_rtl_0|auto_generated|mux5|result_node[2]~15_combout ),
	.datad(\ram|memory_rtl_0|auto_generated|mux5|result_node[2]~14_combout ),
	.cin(gnd),
	.combout(\ram|memory_rtl_0|auto_generated|mux5|result_node[2]~17_combout ),
	.cout());
// synopsys translate_off
defparam \ram|memory_rtl_0|auto_generated|mux5|result_node[2]~17 .lut_mask = 16'hFFC8;
defparam \ram|memory_rtl_0|auto_generated|mux5|result_node[2]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y28_N25
dffeas \mdr[2] (
	.clk(!\Clock~clkctrl_outclk ),
	.d(\mdr[2]~10_combout ),
	.asdata(\ram|memory_rtl_0|auto_generated|mux5|result_node[2]~17_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\mdr[1]~16_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(mdr[2]),
	.prn(vcc));
// synopsys translate_off
defparam \mdr[2] .is_wysiwyg = "true";
defparam \mdr[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y26_N22
cycloneive_lcell_comb \ID|ImByte[2]~feeder (
// Equation(s):
// \ID|ImByte[2]~feeder_combout  = instr_reg[5]

	.dataa(gnd),
	.datab(gnd),
	.datac(instr_reg[5]),
	.datad(gnd),
	.cin(gnd),
	.combout(\ID|ImByte[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ID|ImByte[2]~feeder .lut_mask = 16'hF0F0;
defparam \ID|ImByte[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y26_N23
dffeas \ID|ImByte[2] (
	.clk(\ctrl_unit|enables[14]~clkctrl_outclk ),
	.d(\ID|ImByte[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ID|Decoder4~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ID|ImByte [2]),
	.prn(vcc));
// synopsys translate_off
defparam \ID|ImByte[2] .is_wysiwyg = "true";
defparam \ID|ImByte[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y26_N14
cycloneive_lcell_comb \byte_manipulator|dst_val[10]~feeder (
// Equation(s):
// \byte_manipulator|dst_val[10]~feeder_combout  = \ID|ImByte [2]

	.dataa(gnd),
	.datab(\ID|ImByte [2]),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\byte_manipulator|dst_val[10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \byte_manipulator|dst_val[10]~feeder .lut_mask = 16'hCCCC;
defparam \byte_manipulator|dst_val[10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y26_N15
dffeas \byte_manipulator|dst_val[10] (
	.clk(\ctrl_unit|enables[12]~clkctrl_outclk ),
	.d(\byte_manipulator|dst_val[10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\byte_manipulator|dst_val~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\byte_manipulator|dst_val [10]),
	.prn(vcc));
// synopsys translate_off
defparam \byte_manipulator|dst_val[10] .is_wysiwyg = "true";
defparam \byte_manipulator|dst_val[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y26_N14
cycloneive_lcell_comb \byte_manipulator|Mux5~0 (
// Equation(s):
// \byte_manipulator|Mux5~0_combout  = (\byte_manipulator|dst_val[2]~0_combout  & (\ID|ImByte [2])) # (!\byte_manipulator|dst_val[2]~0_combout  & ((\byte_manipulator|dst_val [10])))

	.dataa(\ID|ImByte [2]),
	.datab(gnd),
	.datac(\byte_manipulator|dst_val[2]~0_combout ),
	.datad(\byte_manipulator|dst_val [10]),
	.cin(gnd),
	.combout(\byte_manipulator|Mux5~0_combout ),
	.cout());
// synopsys translate_off
defparam \byte_manipulator|Mux5~0 .lut_mask = 16'hAFA0;
defparam \byte_manipulator|Mux5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y26_N15
dffeas \byte_manipulator|dst_val[2] (
	.clk(\ctrl_unit|enables[12]~clkctrl_outclk ),
	.d(\byte_manipulator|Mux5~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\byte_manipulator|dst_val[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\byte_manipulator|dst_val [2]),
	.prn(vcc));
// synopsys translate_off
defparam \byte_manipulator|dst_val[2] .is_wysiwyg = "true";
defparam \byte_manipulator|dst_val[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y25_N24
cycloneive_lcell_comb \byte_manipulator|dst_out[2]~feeder (
// Equation(s):
// \byte_manipulator|dst_out[2]~feeder_combout  = \byte_manipulator|dst_val [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\byte_manipulator|dst_val [2]),
	.cin(gnd),
	.combout(\byte_manipulator|dst_out[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \byte_manipulator|dst_out[2]~feeder .lut_mask = 16'hFF00;
defparam \byte_manipulator|dst_out[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y25_N25
dffeas \byte_manipulator|dst_out[2] (
	.clk(\ctrl_unit|enables[12]~clkctrl_outclk ),
	.d(\byte_manipulator|dst_out[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\byte_manipulator|dst_out[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\byte_manipulator|dst_out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \byte_manipulator|dst_out[2] .is_wysiwyg = "true";
defparam \byte_manipulator|dst_out[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y25_N22
cycloneive_lcell_comb \reg_file~10 (
// Equation(s):
// \reg_file~10_combout  = (\reg_file~2_combout  & (\byte_manipulator|dst_out [2] & ((\reg_file~1_combout )))) # (!\reg_file~2_combout  & (((\arithmetic_logic_unit|result [2]) # (!\reg_file~1_combout ))))

	.dataa(\byte_manipulator|dst_out [2]),
	.datab(\reg_file~2_combout ),
	.datac(\arithmetic_logic_unit|result [2]),
	.datad(\reg_file~1_combout ),
	.cin(gnd),
	.combout(\reg_file~10_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file~10 .lut_mask = 16'hB833;
defparam \reg_file~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y25_N26
cycloneive_lcell_comb \reg_file~11 (
// Equation(s):
// \reg_file~11_combout  = (\reg_file~0_combout  & ((\reg_file~10_combout  & (mdr[2])) # (!\reg_file~10_combout  & ((\instr_reg[2]~13_combout ))))) # (!\reg_file~0_combout  & (((\reg_file~10_combout ))))

	.dataa(\reg_file~0_combout ),
	.datab(mdr[2]),
	.datac(\reg_file~10_combout ),
	.datad(\instr_reg[2]~13_combout ),
	.cin(gnd),
	.combout(\reg_file~11_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file~11 .lut_mask = 16'hDAD0;
defparam \reg_file~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y26_N13
dffeas \reg_file[16][2] (
	.clk(!\Clock~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg_file~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file[16][0]~73_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file[16][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file[16][2] .is_wysiwyg = "true";
defparam \reg_file[16][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y25_N10
cycloneive_lcell_comb \Mux109~7 (
// Equation(s):
// \Mux109~7_combout  = (\ctrl_unit|dbus_rnum_src [2] & (((\ctrl_unit|dbus_rnum_src [3])))) # (!\ctrl_unit|dbus_rnum_src [2] & ((\ctrl_unit|dbus_rnum_src [3] & ((\reg_file[11][2]~q ))) # (!\ctrl_unit|dbus_rnum_src [3] & (\reg_file[3][2]~q ))))

	.dataa(\reg_file[3][2]~q ),
	.datab(\reg_file[11][2]~q ),
	.datac(\ctrl_unit|dbus_rnum_src [2]),
	.datad(\ctrl_unit|dbus_rnum_src [3]),
	.cin(gnd),
	.combout(\Mux109~7_combout ),
	.cout());
// synopsys translate_off
defparam \Mux109~7 .lut_mask = 16'hFC0A;
defparam \Mux109~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y25_N20
cycloneive_lcell_comb \Mux109~8 (
// Equation(s):
// \Mux109~8_combout  = (\ctrl_unit|dbus_rnum_src [2] & ((\Mux109~7_combout  & ((\reg_file[15][2]~q ))) # (!\Mux109~7_combout  & (\reg_file[7][2]~q )))) # (!\ctrl_unit|dbus_rnum_src [2] & (((\Mux109~7_combout ))))

	.dataa(\reg_file[7][2]~q ),
	.datab(\reg_file[15][2]~q ),
	.datac(\ctrl_unit|dbus_rnum_src [2]),
	.datad(\Mux109~7_combout ),
	.cin(gnd),
	.combout(\Mux109~8_combout ),
	.cout());
// synopsys translate_off
defparam \Mux109~8 .lut_mask = 16'hCFA0;
defparam \Mux109~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y22_N16
cycloneive_lcell_comb \Mux109~0 (
// Equation(s):
// \Mux109~0_combout  = (\ctrl_unit|dbus_rnum_src [2] & (((\ctrl_unit|dbus_rnum_src [3])))) # (!\ctrl_unit|dbus_rnum_src [2] & ((\ctrl_unit|dbus_rnum_src [3] & (\reg_file[9][2]~q )) # (!\ctrl_unit|dbus_rnum_src [3] & ((\reg_file[1][2]~q )))))

	.dataa(\reg_file[9][2]~q ),
	.datab(\ctrl_unit|dbus_rnum_src [2]),
	.datac(\reg_file[1][2]~q ),
	.datad(\ctrl_unit|dbus_rnum_src [3]),
	.cin(gnd),
	.combout(\Mux109~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux109~0 .lut_mask = 16'hEE30;
defparam \Mux109~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y22_N0
cycloneive_lcell_comb \Mux109~1 (
// Equation(s):
// \Mux109~1_combout  = (\ctrl_unit|dbus_rnum_src [2] & ((\Mux109~0_combout  & ((\reg_file[13][2]~q ))) # (!\Mux109~0_combout  & (\reg_file[5][2]~q )))) # (!\ctrl_unit|dbus_rnum_src [2] & (((\Mux109~0_combout ))))

	.dataa(\reg_file[5][2]~q ),
	.datab(\ctrl_unit|dbus_rnum_src [2]),
	.datac(\reg_file[13][2]~q ),
	.datad(\Mux109~0_combout ),
	.cin(gnd),
	.combout(\Mux109~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux109~1 .lut_mask = 16'hF388;
defparam \Mux109~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y25_N8
cycloneive_lcell_comb \Mux109~2 (
// Equation(s):
// \Mux109~2_combout  = (\ctrl_unit|dbus_rnum_src [2] & ((\reg_file[6][2]~q ) # ((\ctrl_unit|dbus_rnum_src [3])))) # (!\ctrl_unit|dbus_rnum_src [2] & (((\reg_file[2][2]~q  & !\ctrl_unit|dbus_rnum_src [3]))))

	.dataa(\reg_file[6][2]~q ),
	.datab(\reg_file[2][2]~q ),
	.datac(\ctrl_unit|dbus_rnum_src [2]),
	.datad(\ctrl_unit|dbus_rnum_src [3]),
	.cin(gnd),
	.combout(\Mux109~2_combout ),
	.cout());
// synopsys translate_off
defparam \Mux109~2 .lut_mask = 16'hF0AC;
defparam \Mux109~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y25_N22
cycloneive_lcell_comb \Mux109~3 (
// Equation(s):
// \Mux109~3_combout  = (\Mux109~2_combout  & ((\reg_file[14][2]~q ) # ((!\ctrl_unit|dbus_rnum_src [3])))) # (!\Mux109~2_combout  & (((\reg_file[10][2]~q  & \ctrl_unit|dbus_rnum_src [3]))))

	.dataa(\reg_file[14][2]~q ),
	.datab(\reg_file[10][2]~q ),
	.datac(\Mux109~2_combout ),
	.datad(\ctrl_unit|dbus_rnum_src [3]),
	.cin(gnd),
	.combout(\Mux109~3_combout ),
	.cout());
// synopsys translate_off
defparam \Mux109~3 .lut_mask = 16'hACF0;
defparam \Mux109~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y25_N12
cycloneive_lcell_comb \Mux109~4 (
// Equation(s):
// \Mux109~4_combout  = (\ctrl_unit|dbus_rnum_src [2] & ((\reg_file[4][2]~q ) # ((\ctrl_unit|dbus_rnum_src [3])))) # (!\ctrl_unit|dbus_rnum_src [2] & (((\reg_file[0][2]~q  & !\ctrl_unit|dbus_rnum_src [3]))))

	.dataa(\reg_file[4][2]~q ),
	.datab(\reg_file[0][2]~q ),
	.datac(\ctrl_unit|dbus_rnum_src [2]),
	.datad(\ctrl_unit|dbus_rnum_src [3]),
	.cin(gnd),
	.combout(\Mux109~4_combout ),
	.cout());
// synopsys translate_off
defparam \Mux109~4 .lut_mask = 16'hF0AC;
defparam \Mux109~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y25_N6
cycloneive_lcell_comb \Mux109~5 (
// Equation(s):
// \Mux109~5_combout  = (\ctrl_unit|dbus_rnum_src [3] & ((\Mux109~4_combout  & (\reg_file[12][2]~q )) # (!\Mux109~4_combout  & ((\reg_file[8][2]~q ))))) # (!\ctrl_unit|dbus_rnum_src [3] & (((\Mux109~4_combout ))))

	.dataa(\reg_file[12][2]~q ),
	.datab(\ctrl_unit|dbus_rnum_src [3]),
	.datac(\reg_file[8][2]~q ),
	.datad(\Mux109~4_combout ),
	.cin(gnd),
	.combout(\Mux109~5_combout ),
	.cout());
// synopsys translate_off
defparam \Mux109~5 .lut_mask = 16'hBBC0;
defparam \Mux109~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y25_N4
cycloneive_lcell_comb \Mux109~6 (
// Equation(s):
// \Mux109~6_combout  = (\ctrl_unit|dbus_rnum_src [1] & ((\ctrl_unit|dbus_rnum_src [0]) # ((\Mux109~3_combout )))) # (!\ctrl_unit|dbus_rnum_src [1] & (!\ctrl_unit|dbus_rnum_src [0] & ((\Mux109~5_combout ))))

	.dataa(\ctrl_unit|dbus_rnum_src [1]),
	.datab(\ctrl_unit|dbus_rnum_src [0]),
	.datac(\Mux109~3_combout ),
	.datad(\Mux109~5_combout ),
	.cin(gnd),
	.combout(\Mux109~6_combout ),
	.cout());
// synopsys translate_off
defparam \Mux109~6 .lut_mask = 16'hB9A8;
defparam \Mux109~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y25_N4
cycloneive_lcell_comb \Mux109~9 (
// Equation(s):
// \Mux109~9_combout  = (\ctrl_unit|dbus_rnum_src [0] & ((\Mux109~6_combout  & (\Mux109~8_combout )) # (!\Mux109~6_combout  & ((\Mux109~1_combout ))))) # (!\ctrl_unit|dbus_rnum_src [0] & (((\Mux109~6_combout ))))

	.dataa(\Mux109~8_combout ),
	.datab(\ctrl_unit|dbus_rnum_src [0]),
	.datac(\Mux109~1_combout ),
	.datad(\Mux109~6_combout ),
	.cin(gnd),
	.combout(\Mux109~9_combout ),
	.cout());
// synopsys translate_off
defparam \Mux109~9 .lut_mask = 16'hBBC0;
defparam \Mux109~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y25_N12
cycloneive_lcell_comb \instr_reg[2]~13 (
// Equation(s):
// \instr_reg[2]~13_combout  = (\ctrl_unit|dbus_rnum_src [4] & (\reg_file[16][2]~q )) # (!\ctrl_unit|dbus_rnum_src [4] & ((\Mux109~9_combout )))

	.dataa(\reg_file[16][2]~q ),
	.datab(\ctrl_unit|dbus_rnum_src [4]),
	.datac(gnd),
	.datad(\Mux109~9_combout ),
	.cin(gnd),
	.combout(\instr_reg[2]~13_combout ),
	.cout());
// synopsys translate_off
defparam \instr_reg[2]~13 .lut_mask = 16'hBB88;
defparam \instr_reg[2]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y25_N13
dffeas \instr_reg[2] (
	.clk(!\Clock~clkctrl_outclk ),
	.d(\instr_reg[2]~13_combout ),
	.asdata(mdr[2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\reg_file~71_combout ),
	.ena(\instr_reg[13]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(instr_reg[2]),
	.prn(vcc));
// synopsys translate_off
defparam \instr_reg[2] .is_wysiwyg = "true";
defparam \instr_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y24_N28
cycloneive_lcell_comb \ID|DST[2]~feeder (
// Equation(s):
// \ID|DST[2]~feeder_combout  = instr_reg[2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(instr_reg[2]),
	.cin(gnd),
	.combout(\ID|DST[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ID|DST[2]~feeder .lut_mask = 16'hFF00;
defparam \ID|DST[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y24_N29
dffeas \ID|DST[2] (
	.clk(\ctrl_unit|enables[14]~clkctrl_outclk ),
	.d(\ID|DST[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ID|DST[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ID|DST [2]),
	.prn(vcc));
// synopsys translate_off
defparam \ID|DST[2] .is_wysiwyg = "true";
defparam \ID|DST[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y25_N14
cycloneive_lcell_comb \ctrl_unit|Mux34~0 (
// Equation(s):
// \ctrl_unit|Mux34~0_combout  = (!\ctrl_unit|dbus_rnum_dst[2]~14_combout  & ((\ctrl_unit|dbus_rnum_dst[2]~9_combout  & ((\ID|SRCCON [2]))) # (!\ctrl_unit|dbus_rnum_dst[2]~9_combout  & (\ctrl_unit|Mux36~0_combout ))))

	.dataa(\ctrl_unit|Mux36~0_combout ),
	.datab(\ctrl_unit|dbus_rnum_dst[2]~9_combout ),
	.datac(\ID|SRCCON [2]),
	.datad(\ctrl_unit|dbus_rnum_dst[2]~14_combout ),
	.cin(gnd),
	.combout(\ctrl_unit|Mux34~0_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|Mux34~0 .lut_mask = 16'h00E2;
defparam \ctrl_unit|Mux34~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y24_N26
cycloneive_lcell_comb \ctrl_unit|Mux34~1 (
// Equation(s):
// \ctrl_unit|Mux34~1_combout  = (\ctrl_unit|Mux34~0_combout ) # ((\ID|DST [2] & \ctrl_unit|dbus_rnum_dst[2]~14_combout ))

	.dataa(\ID|DST [2]),
	.datab(\ctrl_unit|dbus_rnum_dst[2]~14_combout ),
	.datac(gnd),
	.datad(\ctrl_unit|Mux34~0_combout ),
	.cin(gnd),
	.combout(\ctrl_unit|Mux34~1_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|Mux34~1 .lut_mask = 16'hFF88;
defparam \ctrl_unit|Mux34~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y24_N27
dffeas \ctrl_unit|dbus_rnum_dst[2] (
	.clk(\Clock~clkctrl_outclk ),
	.d(\ctrl_unit|Mux34~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\ctrl_unit|cpucycle [1]),
	.ena(\ctrl_unit|dbus_rnum_dst[2]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ctrl_unit|dbus_rnum_dst [2]),
	.prn(vcc));
// synopsys translate_off
defparam \ctrl_unit|dbus_rnum_dst[2] .is_wysiwyg = "true";
defparam \ctrl_unit|dbus_rnum_dst[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y20_N14
cycloneive_lcell_comb \Decoder0~8 (
// Equation(s):
// \Decoder0~8_combout  = (!\ctrl_unit|dbus_rnum_dst [2] & (!\ctrl_unit|dbus_rnum_dst [0] & (!\ctrl_unit|dbus_rnum_dst [1] & \ctrl_unit|dbus_rnum_dst [4])))

	.dataa(\ctrl_unit|dbus_rnum_dst [2]),
	.datab(\ctrl_unit|dbus_rnum_dst [0]),
	.datac(\ctrl_unit|dbus_rnum_dst [1]),
	.datad(\ctrl_unit|dbus_rnum_dst [4]),
	.cin(gnd),
	.combout(\Decoder0~8_combout ),
	.cout());
// synopsys translate_off
defparam \Decoder0~8 .lut_mask = 16'h0100;
defparam \Decoder0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y20_N8
cycloneive_lcell_comb \reg_file[16][8]~74 (
// Equation(s):
// \reg_file[16][8]~74_combout  = (\Decoder0~8_combout  & (!\ctrl_unit|data_bus_ctrl [4] & \reg_file[7][7]~5_combout ))

	.dataa(\Decoder0~8_combout ),
	.datab(gnd),
	.datac(\ctrl_unit|data_bus_ctrl [4]),
	.datad(\reg_file[7][7]~5_combout ),
	.cin(gnd),
	.combout(\reg_file[16][8]~74_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file[16][8]~74 .lut_mask = 16'h0A00;
defparam \reg_file[16][8]~74 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y23_N31
dffeas \reg_file[16][10] (
	.clk(!\Clock~clkctrl_outclk ),
	.d(\reg_file[16][10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file[16][8]~74_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file[16][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file[16][10] .is_wysiwyg = "true";
defparam \reg_file[16][10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y23_N0
cycloneive_lcell_comb \Mux101~0 (
// Equation(s):
// \Mux101~0_combout  = (\ctrl_unit|dbus_rnum_src [2] & ((\reg_file[12][10]~q ) # ((\ctrl_unit|dbus_rnum_src [0])))) # (!\ctrl_unit|dbus_rnum_src [2] & (((\reg_file[8][10]~q  & !\ctrl_unit|dbus_rnum_src [0]))))

	.dataa(\reg_file[12][10]~q ),
	.datab(\reg_file[8][10]~q ),
	.datac(\ctrl_unit|dbus_rnum_src [2]),
	.datad(\ctrl_unit|dbus_rnum_src [0]),
	.cin(gnd),
	.combout(\Mux101~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux101~0 .lut_mask = 16'hF0AC;
defparam \Mux101~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y23_N30
cycloneive_lcell_comb \Mux101~1 (
// Equation(s):
// \Mux101~1_combout  = (\ctrl_unit|dbus_rnum_src [0] & ((\Mux101~0_combout  & ((\reg_file[13][10]~q ))) # (!\Mux101~0_combout  & (\reg_file[9][10]~q )))) # (!\ctrl_unit|dbus_rnum_src [0] & (((\Mux101~0_combout ))))

	.dataa(\reg_file[9][10]~q ),
	.datab(\ctrl_unit|dbus_rnum_src [0]),
	.datac(\reg_file[13][10]~q ),
	.datad(\Mux101~0_combout ),
	.cin(gnd),
	.combout(\Mux101~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux101~1 .lut_mask = 16'hF388;
defparam \Mux101~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y23_N18
cycloneive_lcell_comb \Mux101~7 (
// Equation(s):
// \Mux101~7_combout  = (\ctrl_unit|dbus_rnum_src [2] & (((\ctrl_unit|dbus_rnum_src [0])))) # (!\ctrl_unit|dbus_rnum_src [2] & ((\ctrl_unit|dbus_rnum_src [0] & ((\reg_file[11][10]~q ))) # (!\ctrl_unit|dbus_rnum_src [0] & (\reg_file[10][10]~q ))))

	.dataa(\reg_file[10][10]~q ),
	.datab(\reg_file[11][10]~q ),
	.datac(\ctrl_unit|dbus_rnum_src [2]),
	.datad(\ctrl_unit|dbus_rnum_src [0]),
	.cin(gnd),
	.combout(\Mux101~7_combout ),
	.cout());
// synopsys translate_off
defparam \Mux101~7 .lut_mask = 16'hFC0A;
defparam \Mux101~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y23_N16
cycloneive_lcell_comb \Mux101~8 (
// Equation(s):
// \Mux101~8_combout  = (\ctrl_unit|dbus_rnum_src [2] & ((\Mux101~7_combout  & ((\reg_file[15][10]~q ))) # (!\Mux101~7_combout  & (\reg_file[14][10]~q )))) # (!\ctrl_unit|dbus_rnum_src [2] & (((\Mux101~7_combout ))))

	.dataa(\reg_file[14][10]~q ),
	.datab(\reg_file[15][10]~q ),
	.datac(\ctrl_unit|dbus_rnum_src [2]),
	.datad(\Mux101~7_combout ),
	.cin(gnd),
	.combout(\Mux101~8_combout ),
	.cout());
// synopsys translate_off
defparam \Mux101~8 .lut_mask = 16'hCFA0;
defparam \Mux101~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y23_N4
cycloneive_lcell_comb \Mux101~2 (
// Equation(s):
// \Mux101~2_combout  = (\ctrl_unit|dbus_rnum_src [2] & (((\ctrl_unit|dbus_rnum_src [0])))) # (!\ctrl_unit|dbus_rnum_src [2] & ((\ctrl_unit|dbus_rnum_src [0] & (\reg_file[3][10]~q )) # (!\ctrl_unit|dbus_rnum_src [0] & ((\reg_file[2][10]~q )))))

	.dataa(\reg_file[3][10]~q ),
	.datab(\reg_file[2][10]~q ),
	.datac(\ctrl_unit|dbus_rnum_src [2]),
	.datad(\ctrl_unit|dbus_rnum_src [0]),
	.cin(gnd),
	.combout(\Mux101~2_combout ),
	.cout());
// synopsys translate_off
defparam \Mux101~2 .lut_mask = 16'hFA0C;
defparam \Mux101~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y23_N22
cycloneive_lcell_comb \Mux101~3 (
// Equation(s):
// \Mux101~3_combout  = (\ctrl_unit|dbus_rnum_src [2] & ((\Mux101~2_combout  & ((\reg_file[7][10]~q ))) # (!\Mux101~2_combout  & (\reg_file[6][10]~q )))) # (!\ctrl_unit|dbus_rnum_src [2] & (\Mux101~2_combout ))

	.dataa(\ctrl_unit|dbus_rnum_src [2]),
	.datab(\Mux101~2_combout ),
	.datac(\reg_file[6][10]~q ),
	.datad(\reg_file[7][10]~q ),
	.cin(gnd),
	.combout(\Mux101~3_combout ),
	.cout());
// synopsys translate_off
defparam \Mux101~3 .lut_mask = 16'hEC64;
defparam \Mux101~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y23_N24
cycloneive_lcell_comb \Mux101~4 (
// Equation(s):
// \Mux101~4_combout  = (\ctrl_unit|dbus_rnum_src [2] & (((\reg_file[4][10]~q ) # (\ctrl_unit|dbus_rnum_src [0])))) # (!\ctrl_unit|dbus_rnum_src [2] & (\reg_file[0][10]~q  & ((!\ctrl_unit|dbus_rnum_src [0]))))

	.dataa(\reg_file[0][10]~q ),
	.datab(\reg_file[4][10]~q ),
	.datac(\ctrl_unit|dbus_rnum_src [2]),
	.datad(\ctrl_unit|dbus_rnum_src [0]),
	.cin(gnd),
	.combout(\Mux101~4_combout ),
	.cout());
// synopsys translate_off
defparam \Mux101~4 .lut_mask = 16'hF0CA;
defparam \Mux101~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y23_N6
cycloneive_lcell_comb \Mux101~5 (
// Equation(s):
// \Mux101~5_combout  = (\ctrl_unit|dbus_rnum_src [0] & ((\Mux101~4_combout  & ((\reg_file[5][10]~q ))) # (!\Mux101~4_combout  & (\reg_file[1][10]~q )))) # (!\ctrl_unit|dbus_rnum_src [0] & (((\Mux101~4_combout ))))

	.dataa(\reg_file[1][10]~q ),
	.datab(\ctrl_unit|dbus_rnum_src [0]),
	.datac(\reg_file[5][10]~q ),
	.datad(\Mux101~4_combout ),
	.cin(gnd),
	.combout(\Mux101~5_combout ),
	.cout());
// synopsys translate_off
defparam \Mux101~5 .lut_mask = 16'hF388;
defparam \Mux101~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y23_N12
cycloneive_lcell_comb \Mux101~6 (
// Equation(s):
// \Mux101~6_combout  = (\ctrl_unit|dbus_rnum_src [1] & ((\ctrl_unit|dbus_rnum_src [3]) # ((\Mux101~3_combout )))) # (!\ctrl_unit|dbus_rnum_src [1] & (!\ctrl_unit|dbus_rnum_src [3] & ((\Mux101~5_combout ))))

	.dataa(\ctrl_unit|dbus_rnum_src [1]),
	.datab(\ctrl_unit|dbus_rnum_src [3]),
	.datac(\Mux101~3_combout ),
	.datad(\Mux101~5_combout ),
	.cin(gnd),
	.combout(\Mux101~6_combout ),
	.cout());
// synopsys translate_off
defparam \Mux101~6 .lut_mask = 16'hB9A8;
defparam \Mux101~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y23_N2
cycloneive_lcell_comb \Mux101~9 (
// Equation(s):
// \Mux101~9_combout  = (\ctrl_unit|dbus_rnum_src [3] & ((\Mux101~6_combout  & ((\Mux101~8_combout ))) # (!\Mux101~6_combout  & (\Mux101~1_combout )))) # (!\ctrl_unit|dbus_rnum_src [3] & (((\Mux101~6_combout ))))

	.dataa(\Mux101~1_combout ),
	.datab(\Mux101~8_combout ),
	.datac(\ctrl_unit|dbus_rnum_src [3]),
	.datad(\Mux101~6_combout ),
	.cin(gnd),
	.combout(\Mux101~9_combout ),
	.cout());
// synopsys translate_off
defparam \Mux101~9 .lut_mask = 16'hCFA0;
defparam \Mux101~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y25_N16
cycloneive_lcell_comb \instr_reg[10]~6 (
// Equation(s):
// \instr_reg[10]~6_combout  = (\ctrl_unit|dbus_rnum_src [4] & (\reg_file[16][10]~q )) # (!\ctrl_unit|dbus_rnum_src [4] & ((\Mux101~9_combout )))

	.dataa(\reg_file[16][10]~q ),
	.datab(\ctrl_unit|dbus_rnum_src [4]),
	.datac(gnd),
	.datad(\Mux101~9_combout ),
	.cin(gnd),
	.combout(\instr_reg[10]~6_combout ),
	.cout());
// synopsys translate_off
defparam \instr_reg[10]~6 .lut_mask = 16'hBB88;
defparam \instr_reg[10]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y30_N6
cycloneive_lcell_comb \mdr[10]~2 (
// Equation(s):
// \mdr[10]~2_combout  = (\reg_file~71_combout  & (\instr_reg[10]~6_combout )) # (!\reg_file~71_combout  & ((\arithmetic_logic_unit|result [10])))

	.dataa(\reg_file~71_combout ),
	.datab(\instr_reg[10]~6_combout ),
	.datac(gnd),
	.datad(\arithmetic_logic_unit|result [10]),
	.cin(gnd),
	.combout(\mdr[10]~2_combout ),
	.cout());
// synopsys translate_off
defparam \mdr[10]~2 .lut_mask = 16'hDD88;
defparam \mdr[10]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y30_N10
cycloneive_lcell_comb \ram|memory_rtl_0|auto_generated|mux4|result_node[2]~16 (
// Equation(s):
// \ram|memory_rtl_0|auto_generated|mux4|result_node[2]~16_combout  = (\ram|memory_rtl_0|auto_generated|address_reg_a [1] & ((\ram|memory_rtl_0|auto_generated|address_reg_a [0] & (\ram|memory_rtl_0|auto_generated|ram_block1a58~portadataout )) # 
// (!\ram|memory_rtl_0|auto_generated|address_reg_a [0] & ((\ram|memory_rtl_0|auto_generated|ram_block1a50~portadataout )))))

	.dataa(\ram|memory_rtl_0|auto_generated|address_reg_a [1]),
	.datab(\ram|memory_rtl_0|auto_generated|address_reg_a [0]),
	.datac(\ram|memory_rtl_0|auto_generated|ram_block1a58~portadataout ),
	.datad(\ram|memory_rtl_0|auto_generated|ram_block1a50~portadataout ),
	.cin(gnd),
	.combout(\ram|memory_rtl_0|auto_generated|mux4|result_node[2]~16_combout ),
	.cout());
// synopsys translate_off
defparam \ram|memory_rtl_0|auto_generated|mux4|result_node[2]~16 .lut_mask = 16'hA280;
defparam \ram|memory_rtl_0|auto_generated|mux4|result_node[2]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y30_N26
cycloneive_lcell_comb \ram|memory_rtl_0|auto_generated|mux4|result_node[2]~12 (
// Equation(s):
// \ram|memory_rtl_0|auto_generated|mux4|result_node[2]~12_combout  = (!\ram|memory_rtl_0|auto_generated|address_reg_a [1] & ((\ram|memory_rtl_0|auto_generated|address_reg_a [0] & (\ram|memory_rtl_0|auto_generated|ram_block1a10~portadataout )) # 
// (!\ram|memory_rtl_0|auto_generated|address_reg_a [0] & ((\ram|memory_rtl_0|auto_generated|ram_block1a2~portadataout )))))

	.dataa(\ram|memory_rtl_0|auto_generated|address_reg_a [1]),
	.datab(\ram|memory_rtl_0|auto_generated|address_reg_a [0]),
	.datac(\ram|memory_rtl_0|auto_generated|ram_block1a10~portadataout ),
	.datad(\ram|memory_rtl_0|auto_generated|ram_block1a2~portadataout ),
	.cin(gnd),
	.combout(\ram|memory_rtl_0|auto_generated|mux4|result_node[2]~12_combout ),
	.cout());
// synopsys translate_off
defparam \ram|memory_rtl_0|auto_generated|mux4|result_node[2]~12 .lut_mask = 16'h5140;
defparam \ram|memory_rtl_0|auto_generated|mux4|result_node[2]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y30_N24
cycloneive_lcell_comb \ram|memory_rtl_0|auto_generated|mux4|result_node[2]~13 (
// Equation(s):
// \ram|memory_rtl_0|auto_generated|mux4|result_node[2]~13_combout  = (\ram|memory_rtl_0|auto_generated|address_reg_a [1] & ((\ram|memory_rtl_0|auto_generated|address_reg_a [0] & ((\ram|memory_rtl_0|auto_generated|ram_block1a26~portadataout ))) # 
// (!\ram|memory_rtl_0|auto_generated|address_reg_a [0] & (\ram|memory_rtl_0|auto_generated|ram_block1a18~portadataout ))))

	.dataa(\ram|memory_rtl_0|auto_generated|address_reg_a [1]),
	.datab(\ram|memory_rtl_0|auto_generated|address_reg_a [0]),
	.datac(\ram|memory_rtl_0|auto_generated|ram_block1a18~portadataout ),
	.datad(\ram|memory_rtl_0|auto_generated|ram_block1a26~portadataout ),
	.cin(gnd),
	.combout(\ram|memory_rtl_0|auto_generated|mux4|result_node[2]~13_combout ),
	.cout());
// synopsys translate_off
defparam \ram|memory_rtl_0|auto_generated|mux4|result_node[2]~13 .lut_mask = 16'hA820;
defparam \ram|memory_rtl_0|auto_generated|mux4|result_node[2]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y30_N22
cycloneive_lcell_comb \ram|memory_rtl_0|auto_generated|mux4|result_node[2]~14 (
// Equation(s):
// \ram|memory_rtl_0|auto_generated|mux4|result_node[2]~14_combout  = (!\ram|memory_rtl_0|auto_generated|address_reg_a [2] & ((\ram|memory_rtl_0|auto_generated|mux4|result_node[2]~12_combout ) # 
// (\ram|memory_rtl_0|auto_generated|mux4|result_node[2]~13_combout )))

	.dataa(gnd),
	.datab(\ram|memory_rtl_0|auto_generated|address_reg_a [2]),
	.datac(\ram|memory_rtl_0|auto_generated|mux4|result_node[2]~12_combout ),
	.datad(\ram|memory_rtl_0|auto_generated|mux4|result_node[2]~13_combout ),
	.cin(gnd),
	.combout(\ram|memory_rtl_0|auto_generated|mux4|result_node[2]~14_combout ),
	.cout());
// synopsys translate_off
defparam \ram|memory_rtl_0|auto_generated|mux4|result_node[2]~14 .lut_mask = 16'h3330;
defparam \ram|memory_rtl_0|auto_generated|mux4|result_node[2]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y30_N28
cycloneive_lcell_comb \ram|memory_rtl_0|auto_generated|mux4|result_node[2]~15 (
// Equation(s):
// \ram|memory_rtl_0|auto_generated|mux4|result_node[2]~15_combout  = (!\ram|memory_rtl_0|auto_generated|address_reg_a [1] & ((\ram|memory_rtl_0|auto_generated|address_reg_a [0] & (\ram|memory_rtl_0|auto_generated|ram_block1a42~portadataout )) # 
// (!\ram|memory_rtl_0|auto_generated|address_reg_a [0] & ((\ram|memory_rtl_0|auto_generated|ram_block1a34~portadataout )))))

	.dataa(\ram|memory_rtl_0|auto_generated|address_reg_a [1]),
	.datab(\ram|memory_rtl_0|auto_generated|ram_block1a42~portadataout ),
	.datac(\ram|memory_rtl_0|auto_generated|address_reg_a [0]),
	.datad(\ram|memory_rtl_0|auto_generated|ram_block1a34~portadataout ),
	.cin(gnd),
	.combout(\ram|memory_rtl_0|auto_generated|mux4|result_node[2]~15_combout ),
	.cout());
// synopsys translate_off
defparam \ram|memory_rtl_0|auto_generated|mux4|result_node[2]~15 .lut_mask = 16'h4540;
defparam \ram|memory_rtl_0|auto_generated|mux4|result_node[2]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y30_N4
cycloneive_lcell_comb \ram|memory_rtl_0|auto_generated|mux4|result_node[2]~17 (
// Equation(s):
// \ram|memory_rtl_0|auto_generated|mux4|result_node[2]~17_combout  = (\ram|memory_rtl_0|auto_generated|mux4|result_node[2]~14_combout ) # ((\ram|memory_rtl_0|auto_generated|address_reg_a [2] & 
// ((\ram|memory_rtl_0|auto_generated|mux4|result_node[2]~16_combout ) # (\ram|memory_rtl_0|auto_generated|mux4|result_node[2]~15_combout ))))

	.dataa(\ram|memory_rtl_0|auto_generated|mux4|result_node[2]~16_combout ),
	.datab(\ram|memory_rtl_0|auto_generated|address_reg_a [2]),
	.datac(\ram|memory_rtl_0|auto_generated|mux4|result_node[2]~14_combout ),
	.datad(\ram|memory_rtl_0|auto_generated|mux4|result_node[2]~15_combout ),
	.cin(gnd),
	.combout(\ram|memory_rtl_0|auto_generated|mux4|result_node[2]~17_combout ),
	.cout());
// synopsys translate_off
defparam \ram|memory_rtl_0|auto_generated|mux4|result_node[2]~17 .lut_mask = 16'hFCF8;
defparam \ram|memory_rtl_0|auto_generated|mux4|result_node[2]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y30_N7
dffeas \mdr[10] (
	.clk(!\Clock~clkctrl_outclk ),
	.d(\mdr[10]~2_combout ),
	.asdata(\ram|memory_rtl_0|auto_generated|mux4|result_node[2]~17_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\mdr[1]~16_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(mdr[10]),
	.prn(vcc));
// synopsys translate_off
defparam \mdr[10] .is_wysiwyg = "true";
defparam \mdr[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y25_N22
cycloneive_lcell_comb \byte_manipulator|Mux13~0 (
// Equation(s):
// \byte_manipulator|Mux13~0_combout  = (\ctrl_unit|bm_op [0] & (\byte_manipulator|dst_val [10] & \ctrl_unit|bm_op [1])) # (!\ctrl_unit|bm_op [0] & ((\byte_manipulator|dst_val [10]) # (\ctrl_unit|bm_op [1])))

	.dataa(\ctrl_unit|bm_op [0]),
	.datab(gnd),
	.datac(\byte_manipulator|dst_val [10]),
	.datad(\ctrl_unit|bm_op [1]),
	.cin(gnd),
	.combout(\byte_manipulator|Mux13~0_combout ),
	.cout());
// synopsys translate_off
defparam \byte_manipulator|Mux13~0 .lut_mask = 16'hF550;
defparam \byte_manipulator|Mux13~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y25_N23
dffeas \byte_manipulator|dst_out[10] (
	.clk(\ctrl_unit|enables[12]~clkctrl_outclk ),
	.d(\byte_manipulator|Mux13~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\byte_manipulator|dst_out[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\byte_manipulator|dst_out [10]),
	.prn(vcc));
// synopsys translate_off
defparam \byte_manipulator|dst_out[10] .is_wysiwyg = "true";
defparam \byte_manipulator|dst_out[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y23_N4
cycloneive_lcell_comb \reg_file~27 (
// Equation(s):
// \reg_file~27_combout  = (\reg_file~1_combout  & ((\reg_file~2_combout  & (\byte_manipulator|dst_out [10])) # (!\reg_file~2_combout  & ((\arithmetic_logic_unit|result [10]))))) # (!\reg_file~1_combout  & (!\reg_file~2_combout ))

	.dataa(\reg_file~1_combout ),
	.datab(\reg_file~2_combout ),
	.datac(\byte_manipulator|dst_out [10]),
	.datad(\arithmetic_logic_unit|result [10]),
	.cin(gnd),
	.combout(\reg_file~27_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file~27 .lut_mask = 16'hB391;
defparam \reg_file~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y23_N14
cycloneive_lcell_comb \reg_file~28 (
// Equation(s):
// \reg_file~28_combout  = (\reg_file~0_combout  & ((\reg_file~27_combout  & (mdr[10])) # (!\reg_file~27_combout  & ((\instr_reg[10]~6_combout ))))) # (!\reg_file~0_combout  & (((\reg_file~27_combout ))))

	.dataa(mdr[10]),
	.datab(\reg_file~0_combout ),
	.datac(\reg_file~27_combout ),
	.datad(\instr_reg[10]~6_combout ),
	.cin(gnd),
	.combout(\reg_file~28_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file~28 .lut_mask = 16'hBCB0;
defparam \reg_file~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y23_N19
dffeas \reg_file[7][10] (
	.clk(!\Clock~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg_file~28_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file[7][15]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file[7][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file[7][10] .is_wysiwyg = "true";
defparam \reg_file[7][10] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X60_Y0_N1
cycloneive_io_ibuf \SW[10]~input (
	.i(SW[10]),
	.ibar(gnd),
	.o(\SW[10]~input_o ));
// synopsys translate_off
defparam \SW[10]~input .bus_hold = "false";
defparam \SW[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y36_N15
cycloneive_io_ibuf \SW[17]~input (
	.i(SW[17]),
	.ibar(gnd),
	.o(\SW[17]~input_o ));
// synopsys translate_off
defparam \SW[17]~input .bus_hold = "false";
defparam \SW[17]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G4
cycloneive_clkctrl \SW[17]~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\SW[17]~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\SW[17]~inputclkctrl_outclk ));
// synopsys translate_off
defparam \SW[17]~inputclkctrl .clock_type = "global clock";
defparam \SW[17]~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X65_Y23_N30
cycloneive_lcell_comb \bkpnt[10] (
// Equation(s):
// bkpnt[10] = (GLOBAL(\SW[17]~inputclkctrl_outclk ) & (\SW[10]~input_o )) # (!GLOBAL(\SW[17]~inputclkctrl_outclk ) & ((bkpnt[10])))

	.dataa(gnd),
	.datab(\SW[10]~input_o ),
	.datac(bkpnt[10]),
	.datad(\SW[17]~inputclkctrl_outclk ),
	.cin(gnd),
	.combout(bkpnt[10]),
	.cout());
// synopsys translate_off
defparam \bkpnt[10] .lut_mask = 16'hCCF0;
defparam \bkpnt[10] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X56_Y0_N22
cycloneive_io_ibuf \SW[11]~input (
	.i(SW[11]),
	.ibar(gnd),
	.o(\SW[11]~input_o ));
// synopsys translate_off
defparam \SW[11]~input .bus_hold = "false";
defparam \SW[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X65_Y23_N28
cycloneive_lcell_comb \bkpnt[11] (
// Equation(s):
// bkpnt[11] = (GLOBAL(\SW[17]~inputclkctrl_outclk ) & (\SW[11]~input_o )) # (!GLOBAL(\SW[17]~inputclkctrl_outclk ) & ((bkpnt[11])))

	.dataa(\SW[11]~input_o ),
	.datab(gnd),
	.datac(bkpnt[11]),
	.datad(\SW[17]~inputclkctrl_outclk ),
	.cin(gnd),
	.combout(bkpnt[11]),
	.cout());
// synopsys translate_off
defparam \bkpnt[11] .lut_mask = 16'hAAF0;
defparam \bkpnt[11] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y23_N20
cycloneive_lcell_comb \ctrl_unit|Equal0~6 (
// Equation(s):
// \ctrl_unit|Equal0~6_combout  = (\reg_file[7][10]~q  & (bkpnt[10] & (\reg_file[7][11]~q  $ (!bkpnt[11])))) # (!\reg_file[7][10]~q  & (!bkpnt[10] & (\reg_file[7][11]~q  $ (!bkpnt[11]))))

	.dataa(\reg_file[7][10]~q ),
	.datab(\reg_file[7][11]~q ),
	.datac(bkpnt[10]),
	.datad(bkpnt[11]),
	.cin(gnd),
	.combout(\ctrl_unit|Equal0~6_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|Equal0~6 .lut_mask = 16'h8421;
defparam \ctrl_unit|Equal0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X56_Y0_N15
cycloneive_io_ibuf \SW[8]~input (
	.i(SW[8]),
	.ibar(gnd),
	.o(\SW[8]~input_o ));
// synopsys translate_off
defparam \SW[8]~input .bus_hold = "false";
defparam \SW[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X65_Y23_N26
cycloneive_lcell_comb \bkpnt[8] (
// Equation(s):
// bkpnt[8] = (GLOBAL(\SW[17]~inputclkctrl_outclk ) & (\SW[8]~input_o )) # (!GLOBAL(\SW[17]~inputclkctrl_outclk ) & ((bkpnt[8])))

	.dataa(\SW[8]~input_o ),
	.datab(gnd),
	.datac(bkpnt[8]),
	.datad(\SW[17]~inputclkctrl_outclk ),
	.cin(gnd),
	.combout(bkpnt[8]),
	.cout());
// synopsys translate_off
defparam \bkpnt[8] .lut_mask = 16'hAAF0;
defparam \bkpnt[8] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X60_Y0_N22
cycloneive_io_ibuf \SW[9]~input (
	.i(SW[9]),
	.ibar(gnd),
	.o(\SW[9]~input_o ));
// synopsys translate_off
defparam \SW[9]~input .bus_hold = "false";
defparam \SW[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X65_Y23_N16
cycloneive_lcell_comb \bkpnt[9] (
// Equation(s):
// bkpnt[9] = (GLOBAL(\SW[17]~inputclkctrl_outclk ) & ((\SW[9]~input_o ))) # (!GLOBAL(\SW[17]~inputclkctrl_outclk ) & (bkpnt[9]))

	.dataa(gnd),
	.datab(bkpnt[9]),
	.datac(\SW[9]~input_o ),
	.datad(\SW[17]~inputclkctrl_outclk ),
	.cin(gnd),
	.combout(bkpnt[9]),
	.cout());
// synopsys translate_off
defparam \bkpnt[9] .lut_mask = 16'hF0CC;
defparam \bkpnt[9] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y23_N2
cycloneive_lcell_comb \ctrl_unit|Equal0~5 (
// Equation(s):
// \ctrl_unit|Equal0~5_combout  = (\reg_file[7][8]~q  & (bkpnt[8] & (\reg_file[7][9]~q  $ (!bkpnt[9])))) # (!\reg_file[7][8]~q  & (!bkpnt[8] & (\reg_file[7][9]~q  $ (!bkpnt[9]))))

	.dataa(\reg_file[7][8]~q ),
	.datab(\reg_file[7][9]~q ),
	.datac(bkpnt[8]),
	.datad(bkpnt[9]),
	.cin(gnd),
	.combout(\ctrl_unit|Equal0~5_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|Equal0~5 .lut_mask = 16'h8421;
defparam \ctrl_unit|Equal0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X91_Y0_N22
cycloneive_io_ibuf \SW[14]~input (
	.i(SW[14]),
	.ibar(gnd),
	.o(\SW[14]~input_o ));
// synopsys translate_off
defparam \SW[14]~input .bus_hold = "false";
defparam \SW[14]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X67_Y20_N14
cycloneive_lcell_comb \bkpnt[14] (
// Equation(s):
// bkpnt[14] = (GLOBAL(\SW[17]~inputclkctrl_outclk ) & (\SW[14]~input_o )) # (!GLOBAL(\SW[17]~inputclkctrl_outclk ) & ((bkpnt[14])))

	.dataa(\SW[14]~input_o ),
	.datab(bkpnt[14]),
	.datac(\SW[17]~inputclkctrl_outclk ),
	.datad(gnd),
	.cin(gnd),
	.combout(bkpnt[14]),
	.cout());
// synopsys translate_off
defparam \bkpnt[14] .lut_mask = 16'hACAC;
defparam \bkpnt[14] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X62_Y0_N15
cycloneive_io_ibuf \SW[15]~input (
	.i(SW[15]),
	.ibar(gnd),
	.o(\SW[15]~input_o ));
// synopsys translate_off
defparam \SW[15]~input .bus_hold = "false";
defparam \SW[15]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X67_Y20_N20
cycloneive_lcell_comb \bkpnt[15] (
// Equation(s):
// bkpnt[15] = (GLOBAL(\SW[17]~inputclkctrl_outclk ) & (\SW[15]~input_o )) # (!GLOBAL(\SW[17]~inputclkctrl_outclk ) & ((bkpnt[15])))

	.dataa(gnd),
	.datab(\SW[15]~input_o ),
	.datac(\SW[17]~inputclkctrl_outclk ),
	.datad(bkpnt[15]),
	.cin(gnd),
	.combout(bkpnt[15]),
	.cout());
// synopsys translate_off
defparam \bkpnt[15] .lut_mask = 16'hCFC0;
defparam \bkpnt[15] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y20_N24
cycloneive_lcell_comb \ctrl_unit|Equal0~8 (
// Equation(s):
// \ctrl_unit|Equal0~8_combout  = (\reg_file[7][15]~q  & (bkpnt[15] & (\reg_file[7][14]~q  $ (!bkpnt[14])))) # (!\reg_file[7][15]~q  & (!bkpnt[15] & (\reg_file[7][14]~q  $ (!bkpnt[14]))))

	.dataa(\reg_file[7][15]~q ),
	.datab(\reg_file[7][14]~q ),
	.datac(bkpnt[14]),
	.datad(bkpnt[15]),
	.cin(gnd),
	.combout(\ctrl_unit|Equal0~8_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|Equal0~8 .lut_mask = 16'h8241;
defparam \ctrl_unit|Equal0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X69_Y0_N1
cycloneive_io_ibuf \SW[13]~input (
	.i(SW[13]),
	.ibar(gnd),
	.o(\SW[13]~input_o ));
// synopsys translate_off
defparam \SW[13]~input .bus_hold = "false";
defparam \SW[13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X69_Y19_N4
cycloneive_lcell_comb \bkpnt[13] (
// Equation(s):
// bkpnt[13] = (GLOBAL(\SW[17]~inputclkctrl_outclk ) & (\SW[13]~input_o )) # (!GLOBAL(\SW[17]~inputclkctrl_outclk ) & ((bkpnt[13])))

	.dataa(\SW[13]~input_o ),
	.datab(bkpnt[13]),
	.datac(\SW[17]~inputclkctrl_outclk ),
	.datad(gnd),
	.cin(gnd),
	.combout(bkpnt[13]),
	.cout());
// synopsys translate_off
defparam \bkpnt[13] .lut_mask = 16'hACAC;
defparam \bkpnt[13] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X42_Y0_N22
cycloneive_io_ibuf \SW[12]~input (
	.i(SW[12]),
	.ibar(gnd),
	.o(\SW[12]~input_o ));
// synopsys translate_off
defparam \SW[12]~input .bus_hold = "false";
defparam \SW[12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X69_Y19_N10
cycloneive_lcell_comb \bkpnt[12] (
// Equation(s):
// bkpnt[12] = (GLOBAL(\SW[17]~inputclkctrl_outclk ) & ((\SW[12]~input_o ))) # (!GLOBAL(\SW[17]~inputclkctrl_outclk ) & (bkpnt[12]))

	.dataa(bkpnt[12]),
	.datab(\SW[12]~input_o ),
	.datac(\SW[17]~inputclkctrl_outclk ),
	.datad(gnd),
	.cin(gnd),
	.combout(bkpnt[12]),
	.cout());
// synopsys translate_off
defparam \bkpnt[12] .lut_mask = 16'hCACA;
defparam \bkpnt[12] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y19_N0
cycloneive_lcell_comb \ctrl_unit|Equal0~7 (
// Equation(s):
// \ctrl_unit|Equal0~7_combout  = (\reg_file[7][12]~q  & (bkpnt[12] & (\reg_file[7][13]~q  $ (!bkpnt[13])))) # (!\reg_file[7][12]~q  & (!bkpnt[12] & (\reg_file[7][13]~q  $ (!bkpnt[13]))))

	.dataa(\reg_file[7][12]~q ),
	.datab(\reg_file[7][13]~q ),
	.datac(bkpnt[13]),
	.datad(bkpnt[12]),
	.cin(gnd),
	.combout(\ctrl_unit|Equal0~7_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|Equal0~7 .lut_mask = 16'h8241;
defparam \ctrl_unit|Equal0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y23_N10
cycloneive_lcell_comb \ctrl_unit|Equal0~9 (
// Equation(s):
// \ctrl_unit|Equal0~9_combout  = (\ctrl_unit|Equal0~6_combout  & (\ctrl_unit|Equal0~5_combout  & (\ctrl_unit|Equal0~8_combout  & \ctrl_unit|Equal0~7_combout )))

	.dataa(\ctrl_unit|Equal0~6_combout ),
	.datab(\ctrl_unit|Equal0~5_combout ),
	.datac(\ctrl_unit|Equal0~8_combout ),
	.datad(\ctrl_unit|Equal0~7_combout ),
	.cin(gnd),
	.combout(\ctrl_unit|Equal0~9_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|Equal0~9 .lut_mask = 16'h8000;
defparam \ctrl_unit|Equal0~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y26_N2
cycloneive_lcell_comb \ctrl_unit|cpucycle[2]~1 (
// Equation(s):
// \ctrl_unit|cpucycle[2]~1_combout  = \ctrl_unit|cpucycle [2] $ (((\ctrl_unit|cpucycle[2]~0_combout  & ((!\ctrl_unit|Equal0~4_combout ) # (!\ctrl_unit|Equal0~9_combout )))))

	.dataa(\ctrl_unit|cpucycle[2]~0_combout ),
	.datab(\ctrl_unit|Equal0~9_combout ),
	.datac(\ctrl_unit|cpucycle [2]),
	.datad(\ctrl_unit|Equal0~4_combout ),
	.cin(gnd),
	.combout(\ctrl_unit|cpucycle[2]~1_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|cpucycle[2]~1 .lut_mask = 16'hD25A;
defparam \ctrl_unit|cpucycle[2]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y26_N3
dffeas \ctrl_unit|cpucycle[2] (
	.clk(\Clock~clkctrl_outclk ),
	.d(\ctrl_unit|cpucycle[2]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ctrl_unit|cpucycle [2]),
	.prn(vcc));
// synopsys translate_off
defparam \ctrl_unit|cpucycle[2] .is_wysiwyg = "true";
defparam \ctrl_unit|cpucycle[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y21_N20
cycloneive_lcell_comb \ctrl_unit|data_bus_ctrl~16 (
// Equation(s):
// \ctrl_unit|data_bus_ctrl~16_combout  = (!\ID|OP [5] & ((\ID|OP [2]) # ((!\ID|OP [1]) # (!\ID|OP [3]))))

	.dataa(\ID|OP [5]),
	.datab(\ID|OP [2]),
	.datac(\ID|OP [3]),
	.datad(\ID|OP [1]),
	.cin(gnd),
	.combout(\ctrl_unit|data_bus_ctrl~16_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|data_bus_ctrl~16 .lut_mask = 16'h4555;
defparam \ctrl_unit|data_bus_ctrl~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y21_N26
cycloneive_lcell_comb \ctrl_unit|data_bus_ctrl~26 (
// Equation(s):
// \ctrl_unit|data_bus_ctrl~26_combout  = (\ID|OP [5] & (((\ID|PRPO~q  & !\ID|OP [1])) # (!\ctrl_unit|ctrl_reg_bus~6_combout )))

	.dataa(\ID|PRPO~q ),
	.datab(\ID|OP [5]),
	.datac(\ctrl_unit|ctrl_reg_bus~6_combout ),
	.datad(\ID|OP [1]),
	.cin(gnd),
	.combout(\ctrl_unit|data_bus_ctrl~26_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|data_bus_ctrl~26 .lut_mask = 16'h0C8C;
defparam \ctrl_unit|data_bus_ctrl~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y21_N0
cycloneive_lcell_comb \ctrl_unit|data_bus_ctrl~17 (
// Equation(s):
// \ctrl_unit|data_bus_ctrl~17_combout  = (\ctrl_unit|Selector13~0_combout ) # ((\ctrl_unit|data_bus_ctrl~16_combout ) # ((\ctrl_unit|data_bus_ctrl~26_combout ) # (\ID|OP [0])))

	.dataa(\ctrl_unit|Selector13~0_combout ),
	.datab(\ctrl_unit|data_bus_ctrl~16_combout ),
	.datac(\ctrl_unit|data_bus_ctrl~26_combout ),
	.datad(\ID|OP [0]),
	.cin(gnd),
	.combout(\ctrl_unit|data_bus_ctrl~17_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|data_bus_ctrl~17 .lut_mask = 16'hFFFE;
defparam \ctrl_unit|data_bus_ctrl~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y21_N2
cycloneive_lcell_comb \ctrl_unit|Selector73~0 (
// Equation(s):
// \ctrl_unit|Selector73~0_combout  = (\ID|OP [2]) # ((\ID|OP [1]) # ((!\ID|OP [0] & !\ID|PRPO~q )))

	.dataa(\ID|OP [0]),
	.datab(\ID|OP [2]),
	.datac(\ID|PRPO~q ),
	.datad(\ID|OP [1]),
	.cin(gnd),
	.combout(\ctrl_unit|Selector73~0_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|Selector73~0 .lut_mask = 16'hFFCD;
defparam \ctrl_unit|Selector73~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y21_N4
cycloneive_lcell_comb \ctrl_unit|data_bus_ctrl~18 (
// Equation(s):
// \ctrl_unit|data_bus_ctrl~18_combout  = (\ctrl_unit|cpucycle [0] & (((\ctrl_unit|data_bus_ctrl~17_combout )))) # (!\ctrl_unit|cpucycle [0] & (((\ctrl_unit|Selector73~0_combout )) # (!\ctrl_unit|ctrl_reg_bus~4_combout )))

	.dataa(\ctrl_unit|ctrl_reg_bus~4_combout ),
	.datab(\ctrl_unit|data_bus_ctrl~17_combout ),
	.datac(\ctrl_unit|Selector73~0_combout ),
	.datad(\ctrl_unit|cpucycle [0]),
	.cin(gnd),
	.combout(\ctrl_unit|data_bus_ctrl~18_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|data_bus_ctrl~18 .lut_mask = 16'hCCF5;
defparam \ctrl_unit|data_bus_ctrl~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y24_N18
cycloneive_lcell_comb \ctrl_unit|data_bus_ctrl~19 (
// Equation(s):
// \ctrl_unit|data_bus_ctrl~19_combout  = ((\ctrl_unit|cpucycle [2] & \ctrl_unit|data_bus_ctrl~18_combout )) # (!\ctrl_unit|dbus_rnum_src[3]~7_combout )

	.dataa(\ctrl_unit|cpucycle [2]),
	.datab(gnd),
	.datac(\ctrl_unit|dbus_rnum_src[3]~7_combout ),
	.datad(\ctrl_unit|data_bus_ctrl~18_combout ),
	.cin(gnd),
	.combout(\ctrl_unit|data_bus_ctrl~19_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|data_bus_ctrl~19 .lut_mask = 16'hAF0F;
defparam \ctrl_unit|data_bus_ctrl~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y24_N19
dffeas \ctrl_unit|data_bus_ctrl[3] (
	.clk(\Clock~clkctrl_outclk ),
	.d(\ctrl_unit|data_bus_ctrl~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ctrl_unit|data_bus_ctrl [3]),
	.prn(vcc));
// synopsys translate_off
defparam \ctrl_unit|data_bus_ctrl[3] .is_wysiwyg = "true";
defparam \ctrl_unit|data_bus_ctrl[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y25_N30
cycloneive_lcell_comb \reg_file~71 (
// Equation(s):
// \reg_file~71_combout  = (!\ctrl_unit|data_bus_ctrl [5] & (!\ctrl_unit|data_bus_ctrl [4] & \ctrl_unit|data_bus_ctrl [3]))

	.dataa(gnd),
	.datab(\ctrl_unit|data_bus_ctrl [5]),
	.datac(\ctrl_unit|data_bus_ctrl [4]),
	.datad(\ctrl_unit|data_bus_ctrl [3]),
	.cin(gnd),
	.combout(\reg_file~71_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file~71 .lut_mask = 16'h0300;
defparam \reg_file~71 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y24_N28
cycloneive_lcell_comb \mdr[15]~7 (
// Equation(s):
// \mdr[15]~7_combout  = (\reg_file~71_combout  & ((\instr_reg[15]~15_combout ))) # (!\reg_file~71_combout  & (\arithmetic_logic_unit|result [15]))

	.dataa(\reg_file~71_combout ),
	.datab(\arithmetic_logic_unit|result [15]),
	.datac(gnd),
	.datad(\instr_reg[15]~15_combout ),
	.cin(gnd),
	.combout(\mdr[15]~7_combout ),
	.cout());
// synopsys translate_off
defparam \mdr[15]~7 .lut_mask = 16'hEE44;
defparam \mdr[15]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y28_N2
cycloneive_lcell_comb \ram|memory_rtl_0|auto_generated|mux4|result_node[7]~43 (
// Equation(s):
// \ram|memory_rtl_0|auto_generated|mux4|result_node[7]~43_combout  = (\ram|memory_rtl_0|auto_generated|address_reg_a [1] & ((\ram|memory_rtl_0|auto_generated|address_reg_a [0] & ((\ram|memory_rtl_0|auto_generated|ram_block1a31~portadataout ))) # 
// (!\ram|memory_rtl_0|auto_generated|address_reg_a [0] & (\ram|memory_rtl_0|auto_generated|ram_block1a23~portadataout ))))

	.dataa(\ram|memory_rtl_0|auto_generated|address_reg_a [0]),
	.datab(\ram|memory_rtl_0|auto_generated|address_reg_a [1]),
	.datac(\ram|memory_rtl_0|auto_generated|ram_block1a23~portadataout ),
	.datad(\ram|memory_rtl_0|auto_generated|ram_block1a31~portadataout ),
	.cin(gnd),
	.combout(\ram|memory_rtl_0|auto_generated|mux4|result_node[7]~43_combout ),
	.cout());
// synopsys translate_off
defparam \ram|memory_rtl_0|auto_generated|mux4|result_node[7]~43 .lut_mask = 16'hC840;
defparam \ram|memory_rtl_0|auto_generated|mux4|result_node[7]~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y24_N24
cycloneive_lcell_comb \ram|memory_rtl_0|auto_generated|mux4|result_node[7]~42 (
// Equation(s):
// \ram|memory_rtl_0|auto_generated|mux4|result_node[7]~42_combout  = (!\ram|memory_rtl_0|auto_generated|address_reg_a [1] & ((\ram|memory_rtl_0|auto_generated|address_reg_a [0] & (\ram|memory_rtl_0|auto_generated|ram_block1a15~portadataout )) # 
// (!\ram|memory_rtl_0|auto_generated|address_reg_a [0] & ((\ram|memory_rtl_0|auto_generated|ram_block1a7~portadataout )))))

	.dataa(\ram|memory_rtl_0|auto_generated|address_reg_a [1]),
	.datab(\ram|memory_rtl_0|auto_generated|address_reg_a [0]),
	.datac(\ram|memory_rtl_0|auto_generated|ram_block1a15~portadataout ),
	.datad(\ram|memory_rtl_0|auto_generated|ram_block1a7~portadataout ),
	.cin(gnd),
	.combout(\ram|memory_rtl_0|auto_generated|mux4|result_node[7]~42_combout ),
	.cout());
// synopsys translate_off
defparam \ram|memory_rtl_0|auto_generated|mux4|result_node[7]~42 .lut_mask = 16'h5140;
defparam \ram|memory_rtl_0|auto_generated|mux4|result_node[7]~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y24_N18
cycloneive_lcell_comb \ram|memory_rtl_0|auto_generated|mux4|result_node[7]~44 (
// Equation(s):
// \ram|memory_rtl_0|auto_generated|mux4|result_node[7]~44_combout  = (!\ram|memory_rtl_0|auto_generated|address_reg_a [2] & ((\ram|memory_rtl_0|auto_generated|mux4|result_node[7]~43_combout ) # 
// (\ram|memory_rtl_0|auto_generated|mux4|result_node[7]~42_combout )))

	.dataa(\ram|memory_rtl_0|auto_generated|address_reg_a [2]),
	.datab(gnd),
	.datac(\ram|memory_rtl_0|auto_generated|mux4|result_node[7]~43_combout ),
	.datad(\ram|memory_rtl_0|auto_generated|mux4|result_node[7]~42_combout ),
	.cin(gnd),
	.combout(\ram|memory_rtl_0|auto_generated|mux4|result_node[7]~44_combout ),
	.cout());
// synopsys translate_off
defparam \ram|memory_rtl_0|auto_generated|mux4|result_node[7]~44 .lut_mask = 16'h5550;
defparam \ram|memory_rtl_0|auto_generated|mux4|result_node[7]~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y28_N8
cycloneive_lcell_comb \ram|memory_rtl_0|auto_generated|mux4|result_node[7]~46 (
// Equation(s):
// \ram|memory_rtl_0|auto_generated|mux4|result_node[7]~46_combout  = (\ram|memory_rtl_0|auto_generated|address_reg_a [1] & ((\ram|memory_rtl_0|auto_generated|address_reg_a [0] & (\ram|memory_rtl_0|auto_generated|ram_block1a63~portadataout )) # 
// (!\ram|memory_rtl_0|auto_generated|address_reg_a [0] & ((\ram|memory_rtl_0|auto_generated|ram_block1a55~portadataout )))))

	.dataa(\ram|memory_rtl_0|auto_generated|address_reg_a [0]),
	.datab(\ram|memory_rtl_0|auto_generated|ram_block1a63~portadataout ),
	.datac(\ram|memory_rtl_0|auto_generated|address_reg_a [1]),
	.datad(\ram|memory_rtl_0|auto_generated|ram_block1a55~portadataout ),
	.cin(gnd),
	.combout(\ram|memory_rtl_0|auto_generated|mux4|result_node[7]~46_combout ),
	.cout());
// synopsys translate_off
defparam \ram|memory_rtl_0|auto_generated|mux4|result_node[7]~46 .lut_mask = 16'hD080;
defparam \ram|memory_rtl_0|auto_generated|mux4|result_node[7]~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y35_N4
cycloneive_lcell_comb \ram|memory_rtl_0|auto_generated|mux4|result_node[7]~45 (
// Equation(s):
// \ram|memory_rtl_0|auto_generated|mux4|result_node[7]~45_combout  = (!\ram|memory_rtl_0|auto_generated|address_reg_a [1] & ((\ram|memory_rtl_0|auto_generated|address_reg_a [0] & ((\ram|memory_rtl_0|auto_generated|ram_block1a47~portadataout ))) # 
// (!\ram|memory_rtl_0|auto_generated|address_reg_a [0] & (\ram|memory_rtl_0|auto_generated|ram_block1a39~portadataout ))))

	.dataa(\ram|memory_rtl_0|auto_generated|address_reg_a [0]),
	.datab(\ram|memory_rtl_0|auto_generated|address_reg_a [1]),
	.datac(\ram|memory_rtl_0|auto_generated|ram_block1a39~portadataout ),
	.datad(\ram|memory_rtl_0|auto_generated|ram_block1a47~portadataout ),
	.cin(gnd),
	.combout(\ram|memory_rtl_0|auto_generated|mux4|result_node[7]~45_combout ),
	.cout());
// synopsys translate_off
defparam \ram|memory_rtl_0|auto_generated|mux4|result_node[7]~45 .lut_mask = 16'h3210;
defparam \ram|memory_rtl_0|auto_generated|mux4|result_node[7]~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y24_N8
cycloneive_lcell_comb \ram|memory_rtl_0|auto_generated|mux4|result_node[7]~47 (
// Equation(s):
// \ram|memory_rtl_0|auto_generated|mux4|result_node[7]~47_combout  = (\ram|memory_rtl_0|auto_generated|mux4|result_node[7]~44_combout ) # ((\ram|memory_rtl_0|auto_generated|address_reg_a [2] & 
// ((\ram|memory_rtl_0|auto_generated|mux4|result_node[7]~46_combout ) # (\ram|memory_rtl_0|auto_generated|mux4|result_node[7]~45_combout ))))

	.dataa(\ram|memory_rtl_0|auto_generated|address_reg_a [2]),
	.datab(\ram|memory_rtl_0|auto_generated|mux4|result_node[7]~44_combout ),
	.datac(\ram|memory_rtl_0|auto_generated|mux4|result_node[7]~46_combout ),
	.datad(\ram|memory_rtl_0|auto_generated|mux4|result_node[7]~45_combout ),
	.cin(gnd),
	.combout(\ram|memory_rtl_0|auto_generated|mux4|result_node[7]~47_combout ),
	.cout());
// synopsys translate_off
defparam \ram|memory_rtl_0|auto_generated|mux4|result_node[7]~47 .lut_mask = 16'hEEEC;
defparam \ram|memory_rtl_0|auto_generated|mux4|result_node[7]~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y24_N29
dffeas \mdr[15] (
	.clk(!\Clock~clkctrl_outclk ),
	.d(\mdr[15]~7_combout ),
	.asdata(\ram|memory_rtl_0|auto_generated|mux4|result_node[7]~47_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\mdr[1]~16_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(mdr[15]),
	.prn(vcc));
// synopsys translate_off
defparam \mdr[15] .is_wysiwyg = "true";
defparam \mdr[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y24_N2
cycloneive_lcell_comb \byte_manipulator|Mux8~0 (
// Equation(s):
// \byte_manipulator|Mux8~0_combout  = (\ctrl_unit|bm_op [1] & ((\byte_manipulator|dst_val [15]) # (!\ctrl_unit|bm_op [0]))) # (!\ctrl_unit|bm_op [1] & (!\ctrl_unit|bm_op [0] & \byte_manipulator|dst_val [15]))

	.dataa(\ctrl_unit|bm_op [1]),
	.datab(gnd),
	.datac(\ctrl_unit|bm_op [0]),
	.datad(\byte_manipulator|dst_val [15]),
	.cin(gnd),
	.combout(\byte_manipulator|Mux8~0_combout ),
	.cout());
// synopsys translate_off
defparam \byte_manipulator|Mux8~0 .lut_mask = 16'hAF0A;
defparam \byte_manipulator|Mux8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y24_N3
dffeas \byte_manipulator|dst_out[15] (
	.clk(\ctrl_unit|enables[12]~clkctrl_outclk ),
	.d(\byte_manipulator|Mux8~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\byte_manipulator|dst_out[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\byte_manipulator|dst_out [15]),
	.prn(vcc));
// synopsys translate_off
defparam \byte_manipulator|dst_out[15] .is_wysiwyg = "true";
defparam \byte_manipulator|dst_out[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y24_N12
cycloneive_lcell_comb \reg_file~37 (
// Equation(s):
// \reg_file~37_combout  = (\reg_file~2_combout  & (((\byte_manipulator|dst_out [15] & \reg_file~1_combout )))) # (!\reg_file~2_combout  & ((\arithmetic_logic_unit|result [15]) # ((!\reg_file~1_combout ))))

	.dataa(\arithmetic_logic_unit|result [15]),
	.datab(\reg_file~2_combout ),
	.datac(\byte_manipulator|dst_out [15]),
	.datad(\reg_file~1_combout ),
	.cin(gnd),
	.combout(\reg_file~37_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file~37 .lut_mask = 16'hE233;
defparam \reg_file~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y24_N10
cycloneive_lcell_comb \reg_file~38 (
// Equation(s):
// \reg_file~38_combout  = (\reg_file~0_combout  & ((\reg_file~37_combout  & (mdr[15])) # (!\reg_file~37_combout  & ((\instr_reg[15]~15_combout ))))) # (!\reg_file~0_combout  & (((\reg_file~37_combout ))))

	.dataa(\reg_file~0_combout ),
	.datab(mdr[15]),
	.datac(\reg_file~37_combout ),
	.datad(\instr_reg[15]~15_combout ),
	.cin(gnd),
	.combout(\reg_file~38_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file~38 .lut_mask = 16'hDAD0;
defparam \reg_file~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y20_N1
dffeas \reg_file[16][15] (
	.clk(!\Clock~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg_file~38_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file[16][8]~74_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file[16][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file[16][15] .is_wysiwyg = "true";
defparam \reg_file[16][15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y22_N18
cycloneive_lcell_comb \Mux96~0 (
// Equation(s):
// \Mux96~0_combout  = (\ctrl_unit|dbus_rnum_src [1] & (((\ctrl_unit|dbus_rnum_src [0])))) # (!\ctrl_unit|dbus_rnum_src [1] & ((\ctrl_unit|dbus_rnum_src [0] & ((\reg_file[9][15]~q ))) # (!\ctrl_unit|dbus_rnum_src [0] & (\reg_file[8][15]~q ))))

	.dataa(\ctrl_unit|dbus_rnum_src [1]),
	.datab(\reg_file[8][15]~q ),
	.datac(\reg_file[9][15]~q ),
	.datad(\ctrl_unit|dbus_rnum_src [0]),
	.cin(gnd),
	.combout(\Mux96~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux96~0 .lut_mask = 16'hFA44;
defparam \Mux96~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y22_N12
cycloneive_lcell_comb \Mux96~1 (
// Equation(s):
// \Mux96~1_combout  = (\ctrl_unit|dbus_rnum_src [1] & ((\Mux96~0_combout  & ((\reg_file[11][15]~q ))) # (!\Mux96~0_combout  & (\reg_file[10][15]~q )))) # (!\ctrl_unit|dbus_rnum_src [1] & (((\Mux96~0_combout ))))

	.dataa(\ctrl_unit|dbus_rnum_src [1]),
	.datab(\reg_file[10][15]~q ),
	.datac(\reg_file[11][15]~q ),
	.datad(\Mux96~0_combout ),
	.cin(gnd),
	.combout(\Mux96~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux96~1 .lut_mask = 16'hF588;
defparam \Mux96~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y22_N6
cycloneive_lcell_comb \Mux96~7 (
// Equation(s):
// \Mux96~7_combout  = (\ctrl_unit|dbus_rnum_src [1] & ((\reg_file[14][15]~q ) # ((\ctrl_unit|dbus_rnum_src [0])))) # (!\ctrl_unit|dbus_rnum_src [1] & (((!\ctrl_unit|dbus_rnum_src [0] & \reg_file[12][15]~q ))))

	.dataa(\ctrl_unit|dbus_rnum_src [1]),
	.datab(\reg_file[14][15]~q ),
	.datac(\ctrl_unit|dbus_rnum_src [0]),
	.datad(\reg_file[12][15]~q ),
	.cin(gnd),
	.combout(\Mux96~7_combout ),
	.cout());
// synopsys translate_off
defparam \Mux96~7 .lut_mask = 16'hADA8;
defparam \Mux96~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y22_N4
cycloneive_lcell_comb \Mux96~8 (
// Equation(s):
// \Mux96~8_combout  = (\ctrl_unit|dbus_rnum_src [0] & ((\Mux96~7_combout  & (\reg_file[15][15]~q )) # (!\Mux96~7_combout  & ((\reg_file[13][15]~q ))))) # (!\ctrl_unit|dbus_rnum_src [0] & (((\Mux96~7_combout ))))

	.dataa(\reg_file[15][15]~q ),
	.datab(\reg_file[13][15]~q ),
	.datac(\ctrl_unit|dbus_rnum_src [0]),
	.datad(\Mux96~7_combout ),
	.cin(gnd),
	.combout(\Mux96~8_combout ),
	.cout());
// synopsys translate_off
defparam \Mux96~8 .lut_mask = 16'hAFC0;
defparam \Mux96~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y22_N0
cycloneive_lcell_comb \Mux96~2 (
// Equation(s):
// \Mux96~2_combout  = (\ctrl_unit|dbus_rnum_src [1] & (((\ctrl_unit|dbus_rnum_src [0]) # (\reg_file[6][15]~q )))) # (!\ctrl_unit|dbus_rnum_src [1] & (\reg_file[4][15]~q  & (!\ctrl_unit|dbus_rnum_src [0])))

	.dataa(\ctrl_unit|dbus_rnum_src [1]),
	.datab(\reg_file[4][15]~q ),
	.datac(\ctrl_unit|dbus_rnum_src [0]),
	.datad(\reg_file[6][15]~q ),
	.cin(gnd),
	.combout(\Mux96~2_combout ),
	.cout());
// synopsys translate_off
defparam \Mux96~2 .lut_mask = 16'hAEA4;
defparam \Mux96~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y22_N26
cycloneive_lcell_comb \Mux96~3 (
// Equation(s):
// \Mux96~3_combout  = (\ctrl_unit|dbus_rnum_src [0] & ((\Mux96~2_combout  & ((\reg_file[7][15]~q ))) # (!\Mux96~2_combout  & (\reg_file[5][15]~q )))) # (!\ctrl_unit|dbus_rnum_src [0] & (((\Mux96~2_combout ))))

	.dataa(\reg_file[5][15]~q ),
	.datab(\reg_file[7][15]~q ),
	.datac(\ctrl_unit|dbus_rnum_src [0]),
	.datad(\Mux96~2_combout ),
	.cin(gnd),
	.combout(\Mux96~3_combout ),
	.cout());
// synopsys translate_off
defparam \Mux96~3 .lut_mask = 16'hCFA0;
defparam \Mux96~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y22_N20
cycloneive_lcell_comb \Mux96~4 (
// Equation(s):
// \Mux96~4_combout  = (\ctrl_unit|dbus_rnum_src [0] & ((\ctrl_unit|dbus_rnum_src [1]) # ((\reg_file[1][15]~q )))) # (!\ctrl_unit|dbus_rnum_src [0] & (!\ctrl_unit|dbus_rnum_src [1] & ((\reg_file[0][15]~q ))))

	.dataa(\ctrl_unit|dbus_rnum_src [0]),
	.datab(\ctrl_unit|dbus_rnum_src [1]),
	.datac(\reg_file[1][15]~q ),
	.datad(\reg_file[0][15]~q ),
	.cin(gnd),
	.combout(\Mux96~4_combout ),
	.cout());
// synopsys translate_off
defparam \Mux96~4 .lut_mask = 16'hB9A8;
defparam \Mux96~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y22_N2
cycloneive_lcell_comb \Mux96~5 (
// Equation(s):
// \Mux96~5_combout  = (\ctrl_unit|dbus_rnum_src [1] & ((\Mux96~4_combout  & (\reg_file[3][15]~q )) # (!\Mux96~4_combout  & ((\reg_file[2][15]~q ))))) # (!\ctrl_unit|dbus_rnum_src [1] & (((\Mux96~4_combout ))))

	.dataa(\reg_file[3][15]~q ),
	.datab(\reg_file[2][15]~q ),
	.datac(\ctrl_unit|dbus_rnum_src [1]),
	.datad(\Mux96~4_combout ),
	.cin(gnd),
	.combout(\Mux96~5_combout ),
	.cout());
// synopsys translate_off
defparam \Mux96~5 .lut_mask = 16'hAFC0;
defparam \Mux96~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y22_N28
cycloneive_lcell_comb \Mux96~6 (
// Equation(s):
// \Mux96~6_combout  = (\ctrl_unit|dbus_rnum_src [2] & ((\ctrl_unit|dbus_rnum_src [3]) # ((\Mux96~3_combout )))) # (!\ctrl_unit|dbus_rnum_src [2] & (!\ctrl_unit|dbus_rnum_src [3] & ((\Mux96~5_combout ))))

	.dataa(\ctrl_unit|dbus_rnum_src [2]),
	.datab(\ctrl_unit|dbus_rnum_src [3]),
	.datac(\Mux96~3_combout ),
	.datad(\Mux96~5_combout ),
	.cin(gnd),
	.combout(\Mux96~6_combout ),
	.cout());
// synopsys translate_off
defparam \Mux96~6 .lut_mask = 16'hB9A8;
defparam \Mux96~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y22_N18
cycloneive_lcell_comb \Mux96~9 (
// Equation(s):
// \Mux96~9_combout  = (\ctrl_unit|dbus_rnum_src [3] & ((\Mux96~6_combout  & ((\Mux96~8_combout ))) # (!\Mux96~6_combout  & (\Mux96~1_combout )))) # (!\ctrl_unit|dbus_rnum_src [3] & (((\Mux96~6_combout ))))

	.dataa(\Mux96~1_combout ),
	.datab(\Mux96~8_combout ),
	.datac(\ctrl_unit|dbus_rnum_src [3]),
	.datad(\Mux96~6_combout ),
	.cin(gnd),
	.combout(\Mux96~9_combout ),
	.cout());
// synopsys translate_off
defparam \Mux96~9 .lut_mask = 16'hCFA0;
defparam \Mux96~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y26_N0
cycloneive_lcell_comb \instr_reg[15]~15 (
// Equation(s):
// \instr_reg[15]~15_combout  = (\ctrl_unit|dbus_rnum_src [4] & (\reg_file[16][15]~q )) # (!\ctrl_unit|dbus_rnum_src [4] & ((\Mux96~9_combout )))

	.dataa(\reg_file[16][15]~q ),
	.datab(\ctrl_unit|dbus_rnum_src [4]),
	.datac(gnd),
	.datad(\Mux96~9_combout ),
	.cin(gnd),
	.combout(\instr_reg[15]~15_combout ),
	.cout());
// synopsys translate_off
defparam \instr_reg[15]~15 .lut_mask = 16'hBB88;
defparam \instr_reg[15]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y26_N1
dffeas \instr_reg[15] (
	.clk(!\Clock~clkctrl_outclk ),
	.d(\instr_reg[15]~15_combout ),
	.asdata(mdr[15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\reg_file~71_combout ),
	.ena(\instr_reg[13]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(instr_reg[15]),
	.prn(vcc));
// synopsys translate_off
defparam \instr_reg[15] .is_wysiwyg = "true";
defparam \instr_reg[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y25_N28
cycloneive_lcell_comb \ID|Add0~0 (
// Equation(s):
// \ID|Add0~0_combout  = (instr_reg[13]) # ((instr_reg[7]) # (!instr_reg[10]))

	.dataa(instr_reg[13]),
	.datab(gnd),
	.datac(instr_reg[7]),
	.datad(instr_reg[10]),
	.cin(gnd),
	.combout(\ID|Add0~0_combout ),
	.cout());
// synopsys translate_off
defparam \ID|Add0~0 .lut_mask = 16'hFAFF;
defparam \ID|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y25_N30
cycloneive_lcell_comb \ID|Add0~1 (
// Equation(s):
// \ID|Add0~1_combout  = (instr_reg[14] & (instr_reg[4])) # (!instr_reg[14] & ((instr_reg[11])))

	.dataa(instr_reg[14]),
	.datab(gnd),
	.datac(instr_reg[4]),
	.datad(instr_reg[11]),
	.cin(gnd),
	.combout(\ID|Add0~1_combout ),
	.cout());
// synopsys translate_off
defparam \ID|Add0~1 .lut_mask = 16'hF5A0;
defparam \ID|Add0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y25_N14
cycloneive_lcell_comb \ID|Add0~2 (
// Equation(s):
// \ID|Add0~2_combout  = (instr_reg[13] & ((instr_reg[14] & (instr_reg[3])) # (!instr_reg[14] & ((instr_reg[10])))))

	.dataa(instr_reg[3]),
	.datab(instr_reg[10]),
	.datac(instr_reg[13]),
	.datad(instr_reg[14]),
	.cin(gnd),
	.combout(\ID|Add0~2_combout ),
	.cout());
// synopsys translate_off
defparam \ID|Add0~2 .lut_mask = 16'hA0C0;
defparam \ID|Add0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y25_N24
cycloneive_lcell_comb \ID|Add0~3 (
// Equation(s):
// \ID|Add0~3_combout  = (!instr_reg[7] & (instr_reg[10] & ((instr_reg[3]) # (!instr_reg[14]))))

	.dataa(instr_reg[7]),
	.datab(instr_reg[10]),
	.datac(instr_reg[3]),
	.datad(instr_reg[14]),
	.cin(gnd),
	.combout(\ID|Add0~3_combout ),
	.cout());
// synopsys translate_off
defparam \ID|Add0~3 .lut_mask = 16'h4044;
defparam \ID|Add0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y24_N6
cycloneive_lcell_comb \ID|Add0~7 (
// Equation(s):
// \ID|Add0~7_combout  = (\ID|Add0~1_combout  & ((\ID|Add0~2_combout ) # ((\ID|Add0~3_combout ) # (!\ID|Add0~0_combout )))) # (!\ID|Add0~1_combout  & (!\ID|Add0~0_combout  & ((\ID|Add0~2_combout ) # (\ID|Add0~3_combout ))))

	.dataa(\ID|Add0~1_combout ),
	.datab(\ID|Add0~2_combout ),
	.datac(\ID|Add0~0_combout ),
	.datad(\ID|Add0~3_combout ),
	.cin(gnd),
	.combout(\ID|Add0~7_combout ),
	.cout());
// synopsys translate_off
defparam \ID|Add0~7 .lut_mask = 16'hAF8E;
defparam \ID|Add0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y24_N14
cycloneive_lcell_comb \ID|Mux26~7 (
// Equation(s):
// \ID|Mux26~7_combout  = (instr_reg[13] & ((\ID|Add0~6_combout  & ((\ID|Add0~7_combout ) # (!\ID|Add0~0_combout ))) # (!\ID|Add0~6_combout  & (!\ID|Add0~0_combout  & \ID|Add0~7_combout ))))

	.dataa(instr_reg[13]),
	.datab(\ID|Add0~6_combout ),
	.datac(\ID|Add0~0_combout ),
	.datad(\ID|Add0~7_combout ),
	.cin(gnd),
	.combout(\ID|Mux26~7_combout ),
	.cout());
// synopsys translate_off
defparam \ID|Mux26~7 .lut_mask = 16'h8A08;
defparam \ID|Mux26~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y24_N24
cycloneive_lcell_comb \ID|Mux26~2 (
// Equation(s):
// \ID|Mux26~2_combout  = (instr_reg[7]) # ((\ID|Add0~6_combout  & ((\ID|Add0~7_combout ) # (!\ID|Add0~0_combout ))) # (!\ID|Add0~6_combout  & (!\ID|Add0~0_combout  & \ID|Add0~7_combout )))

	.dataa(instr_reg[7]),
	.datab(\ID|Add0~6_combout ),
	.datac(\ID|Add0~0_combout ),
	.datad(\ID|Add0~7_combout ),
	.cin(gnd),
	.combout(\ID|Mux26~2_combout ),
	.cout());
// synopsys translate_off
defparam \ID|Mux26~2 .lut_mask = 16'hEFAE;
defparam \ID|Mux26~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y24_N26
cycloneive_lcell_comb \ID|Mux26~3 (
// Equation(s):
// \ID|Mux26~3_combout  = (instr_reg[9] & (((\ID|OP [3])))) # (!instr_reg[9] & (instr_reg[8] & ((\ID|Mux26~2_combout ))))

	.dataa(instr_reg[9]),
	.datab(instr_reg[8]),
	.datac(\ID|OP [3]),
	.datad(\ID|Mux26~2_combout ),
	.cin(gnd),
	.combout(\ID|Mux26~3_combout ),
	.cout());
// synopsys translate_off
defparam \ID|Mux26~3 .lut_mask = 16'hE4A0;
defparam \ID|Mux26~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y24_N8
cycloneive_lcell_comb \ID|Mux26~5 (
// Equation(s):
// \ID|Mux26~5_combout  = (instr_reg[11] & (((\ID|Mux26~3_combout  & instr_reg[10])))) # (!instr_reg[11] & (((!instr_reg[10])) # (!\ID|Mux26~4_combout )))

	.dataa(instr_reg[11]),
	.datab(\ID|Mux26~4_combout ),
	.datac(\ID|Mux26~3_combout ),
	.datad(instr_reg[10]),
	.cin(gnd),
	.combout(\ID|Mux26~5_combout ),
	.cout());
// synopsys translate_off
defparam \ID|Mux26~5 .lut_mask = 16'hB155;
defparam \ID|Mux26~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y24_N2
cycloneive_lcell_comb \ID|Mux26~1 (
// Equation(s):
// \ID|Mux26~1_combout  = (instr_reg[12] & (\ID|Mux26~0_combout  & ((\ID|Equal2~2_combout ) # (\ID|OP [3]))))

	.dataa(\ID|Equal2~2_combout ),
	.datab(instr_reg[12]),
	.datac(\ID|Mux26~0_combout ),
	.datad(\ID|OP [3]),
	.cin(gnd),
	.combout(\ID|Mux26~1_combout ),
	.cout());
// synopsys translate_off
defparam \ID|Mux26~1 .lut_mask = 16'hC080;
defparam \ID|Mux26~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y24_N10
cycloneive_lcell_comb \ID|Mux26~6 (
// Equation(s):
// \ID|Mux26~6_combout  = (!instr_reg[13] & ((\ID|Mux26~1_combout ) # ((!instr_reg[12] & \ID|Mux26~5_combout ))))

	.dataa(instr_reg[12]),
	.datab(instr_reg[13]),
	.datac(\ID|Mux26~5_combout ),
	.datad(\ID|Mux26~1_combout ),
	.cin(gnd),
	.combout(\ID|Mux26~6_combout ),
	.cout());
// synopsys translate_off
defparam \ID|Mux26~6 .lut_mask = 16'h3310;
defparam \ID|Mux26~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y24_N22
cycloneive_lcell_comb \ID|Mux26~8 (
// Equation(s):
// \ID|Mux26~8_combout  = (instr_reg[14] & ((instr_reg[15]) # ((\ID|Mux26~6_combout )))) # (!instr_reg[14] & (!instr_reg[15] & (\ID|Mux26~7_combout )))

	.dataa(instr_reg[14]),
	.datab(instr_reg[15]),
	.datac(\ID|Mux26~7_combout ),
	.datad(\ID|Mux26~6_combout ),
	.cin(gnd),
	.combout(\ID|Mux26~8_combout ),
	.cout());
// synopsys translate_off
defparam \ID|Mux26~8 .lut_mask = 16'hBA98;
defparam \ID|Mux26~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y24_N23
dffeas \ID|OP[3] (
	.clk(\ctrl_unit|enables[14]~clkctrl_outclk ),
	.d(\ID|Mux26~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ID|OP [3]),
	.prn(vcc));
// synopsys translate_off
defparam \ID|OP[3] .is_wysiwyg = "true";
defparam \ID|OP[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y27_N2
cycloneive_lcell_comb \ctrl_unit|data_bus_ctrl~7 (
// Equation(s):
// \ctrl_unit|data_bus_ctrl~7_combout  = (!\ID|OP [1] & (\ID|PRPO~q  & (\ID|OP [5] & \ctrl_unit|cpucycle [0])))

	.dataa(\ID|OP [1]),
	.datab(\ID|PRPO~q ),
	.datac(\ID|OP [5]),
	.datad(\ctrl_unit|cpucycle [0]),
	.cin(gnd),
	.combout(\ctrl_unit|data_bus_ctrl~7_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|data_bus_ctrl~7 .lut_mask = 16'h4000;
defparam \ctrl_unit|data_bus_ctrl~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y27_N16
cycloneive_lcell_comb \ctrl_unit|data_bus_ctrl~8 (
// Equation(s):
// \ctrl_unit|data_bus_ctrl~8_combout  = (!\ctrl_unit|cpucycle [0] & ((\ID|OP [1]) # ((!\ID|OP [0] & !\ID|PRPO~q ))))

	.dataa(\ID|OP [1]),
	.datab(\ID|OP [0]),
	.datac(\ID|PRPO~q ),
	.datad(\ctrl_unit|cpucycle [0]),
	.cin(gnd),
	.combout(\ctrl_unit|data_bus_ctrl~8_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|data_bus_ctrl~8 .lut_mask = 16'h00AB;
defparam \ctrl_unit|data_bus_ctrl~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y27_N26
cycloneive_lcell_comb \ctrl_unit|data_bus_ctrl~9 (
// Equation(s):
// \ctrl_unit|data_bus_ctrl~9_combout  = (\ctrl_unit|data_bus_ctrl~7_combout ) # ((\ctrl_unit|data_bus_ctrl~8_combout ) # ((!\ID|OP [3] & \ID|OP [4])))

	.dataa(\ID|OP [3]),
	.datab(\ctrl_unit|data_bus_ctrl~7_combout ),
	.datac(\ctrl_unit|data_bus_ctrl~8_combout ),
	.datad(\ID|OP [4]),
	.cin(gnd),
	.combout(\ctrl_unit|data_bus_ctrl~9_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|data_bus_ctrl~9 .lut_mask = 16'hFDFC;
defparam \ctrl_unit|data_bus_ctrl~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y27_N20
cycloneive_lcell_comb \ctrl_unit|data_bus_ctrl~6 (
// Equation(s):
// \ctrl_unit|data_bus_ctrl~6_combout  = (\ID|OP [4] & ((\ctrl_unit|data_bus_ctrl~5_combout ) # ((\ID|OP [2] & \ID|OP [3])))) # (!\ID|OP [4] & (((\ID|OP [3]))))

	.dataa(\ctrl_unit|data_bus_ctrl~5_combout ),
	.datab(\ID|OP [2]),
	.datac(\ID|OP [3]),
	.datad(\ID|OP [4]),
	.cin(gnd),
	.combout(\ctrl_unit|data_bus_ctrl~6_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|data_bus_ctrl~6 .lut_mask = 16'hEAF0;
defparam \ctrl_unit|data_bus_ctrl~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y27_N24
cycloneive_lcell_comb \ctrl_unit|data_bus_ctrl~2 (
// Equation(s):
// \ctrl_unit|data_bus_ctrl~2_combout  = (\ID|OP [5] & ((\ID|OP [4]) # ((!\ctrl_unit|cpucycle [0] & \ID|OP [2]))))

	.dataa(\ID|OP [5]),
	.datab(\ID|OP [4]),
	.datac(\ctrl_unit|cpucycle [0]),
	.datad(\ID|OP [2]),
	.cin(gnd),
	.combout(\ctrl_unit|data_bus_ctrl~2_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|data_bus_ctrl~2 .lut_mask = 16'h8A88;
defparam \ctrl_unit|data_bus_ctrl~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y27_N0
cycloneive_lcell_comb \ctrl_unit|data_bus_ctrl~3 (
// Equation(s):
// \ctrl_unit|data_bus_ctrl~3_combout  = (\ID|OP [0] & (((\ID|OP [1])) # (!\ID|OP [4]))) # (!\ID|OP [0] & (!\ID|OP [4] & ((\ID|OP [1]) # (\ID|OP [2]))))

	.dataa(\ID|OP [0]),
	.datab(\ID|OP [4]),
	.datac(\ID|OP [1]),
	.datad(\ID|OP [2]),
	.cin(gnd),
	.combout(\ctrl_unit|data_bus_ctrl~3_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|data_bus_ctrl~3 .lut_mask = 16'hB3B2;
defparam \ctrl_unit|data_bus_ctrl~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y27_N14
cycloneive_lcell_comb \ctrl_unit|data_bus_ctrl~4 (
// Equation(s):
// \ctrl_unit|data_bus_ctrl~4_combout  = (\ctrl_unit|data_bus_ctrl~2_combout ) # ((!\ID|OP [5] & ((\ctrl_unit|dbus_rnum_dst[2]~4_combout ) # (\ctrl_unit|data_bus_ctrl~3_combout ))))

	.dataa(\ctrl_unit|data_bus_ctrl~2_combout ),
	.datab(\ctrl_unit|dbus_rnum_dst[2]~4_combout ),
	.datac(\ID|OP [5]),
	.datad(\ctrl_unit|data_bus_ctrl~3_combout ),
	.cin(gnd),
	.combout(\ctrl_unit|data_bus_ctrl~4_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|data_bus_ctrl~4 .lut_mask = 16'hAFAE;
defparam \ctrl_unit|data_bus_ctrl~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y27_N28
cycloneive_lcell_comb \ctrl_unit|data_bus_ctrl~10 (
// Equation(s):
// \ctrl_unit|data_bus_ctrl~10_combout  = (\ctrl_unit|data_bus_ctrl~6_combout ) # ((\ctrl_unit|data_bus_ctrl~4_combout ) # ((!\ID|OP [2] & \ctrl_unit|data_bus_ctrl~9_combout )))

	.dataa(\ID|OP [2]),
	.datab(\ctrl_unit|data_bus_ctrl~9_combout ),
	.datac(\ctrl_unit|data_bus_ctrl~6_combout ),
	.datad(\ctrl_unit|data_bus_ctrl~4_combout ),
	.cin(gnd),
	.combout(\ctrl_unit|data_bus_ctrl~10_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|data_bus_ctrl~10 .lut_mask = 16'hFFF4;
defparam \ctrl_unit|data_bus_ctrl~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y23_N26
cycloneive_lcell_comb \ctrl_unit|data_bus_ctrl~11 (
// Equation(s):
// \ctrl_unit|data_bus_ctrl~11_combout  = ((\ctrl_unit|data_bus_ctrl~10_combout  & \ctrl_unit|cpucycle [2])) # (!\ctrl_unit|dbus_rnum_src[3]~7_combout )

	.dataa(\ctrl_unit|data_bus_ctrl~10_combout ),
	.datab(gnd),
	.datac(\ctrl_unit|cpucycle [2]),
	.datad(\ctrl_unit|dbus_rnum_src[3]~7_combout ),
	.cin(gnd),
	.combout(\ctrl_unit|data_bus_ctrl~11_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|data_bus_ctrl~11 .lut_mask = 16'hA0FF;
defparam \ctrl_unit|data_bus_ctrl~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y23_N27
dffeas \ctrl_unit|data_bus_ctrl[4] (
	.clk(\Clock~clkctrl_outclk ),
	.d(\ctrl_unit|data_bus_ctrl~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ctrl_unit|data_bus_ctrl [4]),
	.prn(vcc));
// synopsys translate_off
defparam \ctrl_unit|data_bus_ctrl[4] .is_wysiwyg = "true";
defparam \ctrl_unit|data_bus_ctrl[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y24_N4
cycloneive_lcell_comb \reg_file~0 (
// Equation(s):
// \reg_file~0_combout  = (!\ctrl_unit|data_bus_ctrl [4] & !\ctrl_unit|data_bus_ctrl [5])

	.dataa(gnd),
	.datab(\ctrl_unit|data_bus_ctrl [4]),
	.datac(\ctrl_unit|data_bus_ctrl [5]),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg_file~0_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file~0 .lut_mask = 16'h0303;
defparam \reg_file~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y26_N24
cycloneive_lcell_comb \byte_manipulator|Mux11~0 (
// Equation(s):
// \byte_manipulator|Mux11~0_combout  = (\ctrl_unit|bm_op [0] & (\ctrl_unit|bm_op [1] & \byte_manipulator|dst_val [12])) # (!\ctrl_unit|bm_op [0] & ((\ctrl_unit|bm_op [1]) # (\byte_manipulator|dst_val [12])))

	.dataa(\ctrl_unit|bm_op [0]),
	.datab(\ctrl_unit|bm_op [1]),
	.datac(\byte_manipulator|dst_val [12]),
	.datad(gnd),
	.cin(gnd),
	.combout(\byte_manipulator|Mux11~0_combout ),
	.cout());
// synopsys translate_off
defparam \byte_manipulator|Mux11~0 .lut_mask = 16'hD4D4;
defparam \byte_manipulator|Mux11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y26_N25
dffeas \byte_manipulator|dst_out[12] (
	.clk(\ctrl_unit|enables[12]~clkctrl_outclk ),
	.d(\byte_manipulator|Mux11~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\byte_manipulator|dst_out[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\byte_manipulator|dst_out [12]),
	.prn(vcc));
// synopsys translate_off
defparam \byte_manipulator|dst_out[12] .is_wysiwyg = "true";
defparam \byte_manipulator|dst_out[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y26_N10
cycloneive_lcell_comb \reg_file~31 (
// Equation(s):
// \reg_file~31_combout  = (\reg_file~1_combout  & ((\reg_file~2_combout  & (\byte_manipulator|dst_out [12])) # (!\reg_file~2_combout  & ((\arithmetic_logic_unit|result [12]))))) # (!\reg_file~1_combout  & (((!\reg_file~2_combout ))))

	.dataa(\byte_manipulator|dst_out [12]),
	.datab(\reg_file~1_combout ),
	.datac(\arithmetic_logic_unit|result [12]),
	.datad(\reg_file~2_combout ),
	.cin(gnd),
	.combout(\reg_file~31_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file~31 .lut_mask = 16'h88F3;
defparam \reg_file~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y26_N0
cycloneive_lcell_comb \reg_file~32 (
// Equation(s):
// \reg_file~32_combout  = (\reg_file~0_combout  & ((\reg_file~31_combout  & (mdr[12])) # (!\reg_file~31_combout  & ((\instr_reg[12]~7_combout ))))) # (!\reg_file~0_combout  & (((\reg_file~31_combout ))))

	.dataa(\reg_file~0_combout ),
	.datab(mdr[12]),
	.datac(\reg_file~31_combout ),
	.datad(\instr_reg[12]~7_combout ),
	.cin(gnd),
	.combout(\reg_file~32_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file~32 .lut_mask = 16'hDAD0;
defparam \reg_file~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y20_N13
dffeas \reg_file[16][12] (
	.clk(!\Clock~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg_file~32_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file[16][8]~74_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file[16][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file[16][12] .is_wysiwyg = "true";
defparam \reg_file[16][12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y18_N30
cycloneive_lcell_comb \Mux99~0 (
// Equation(s):
// \Mux99~0_combout  = (\ctrl_unit|dbus_rnum_src [2] & ((\reg_file[6][12]~q ) # ((\ctrl_unit|dbus_rnum_src [3])))) # (!\ctrl_unit|dbus_rnum_src [2] & (((\reg_file[2][12]~q  & !\ctrl_unit|dbus_rnum_src [3]))))

	.dataa(\reg_file[6][12]~q ),
	.datab(\reg_file[2][12]~q ),
	.datac(\ctrl_unit|dbus_rnum_src [2]),
	.datad(\ctrl_unit|dbus_rnum_src [3]),
	.cin(gnd),
	.combout(\Mux99~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux99~0 .lut_mask = 16'hF0AC;
defparam \Mux99~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y18_N12
cycloneive_lcell_comb \Mux99~1 (
// Equation(s):
// \Mux99~1_combout  = (\Mux99~0_combout  & (((\reg_file[14][12]~q ) # (!\ctrl_unit|dbus_rnum_src [3])))) # (!\Mux99~0_combout  & (\reg_file[10][12]~q  & ((\ctrl_unit|dbus_rnum_src [3]))))

	.dataa(\reg_file[10][12]~q ),
	.datab(\reg_file[14][12]~q ),
	.datac(\Mux99~0_combout ),
	.datad(\ctrl_unit|dbus_rnum_src [3]),
	.cin(gnd),
	.combout(\Mux99~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux99~1 .lut_mask = 16'hCAF0;
defparam \Mux99~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y18_N28
cycloneive_lcell_comb \Mux99~7 (
// Equation(s):
// \Mux99~7_combout  = (\ctrl_unit|dbus_rnum_src [2] & ((\reg_file[7][12]~q ) # ((\ctrl_unit|dbus_rnum_src [3])))) # (!\ctrl_unit|dbus_rnum_src [2] & (((\reg_file[3][12]~q  & !\ctrl_unit|dbus_rnum_src [3]))))

	.dataa(\reg_file[7][12]~q ),
	.datab(\ctrl_unit|dbus_rnum_src [2]),
	.datac(\reg_file[3][12]~q ),
	.datad(\ctrl_unit|dbus_rnum_src [3]),
	.cin(gnd),
	.combout(\Mux99~7_combout ),
	.cout());
// synopsys translate_off
defparam \Mux99~7 .lut_mask = 16'hCCB8;
defparam \Mux99~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y18_N8
cycloneive_lcell_comb \Mux99~8 (
// Equation(s):
// \Mux99~8_combout  = (\ctrl_unit|dbus_rnum_src [3] & ((\Mux99~7_combout  & (\reg_file[15][12]~q )) # (!\Mux99~7_combout  & ((\reg_file[11][12]~q ))))) # (!\ctrl_unit|dbus_rnum_src [3] & (((\Mux99~7_combout ))))

	.dataa(\reg_file[15][12]~q ),
	.datab(\ctrl_unit|dbus_rnum_src [3]),
	.datac(\reg_file[11][12]~q ),
	.datad(\Mux99~7_combout ),
	.cin(gnd),
	.combout(\Mux99~8_combout ),
	.cout());
// synopsys translate_off
defparam \Mux99~8 .lut_mask = 16'hBBC0;
defparam \Mux99~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y18_N10
cycloneive_lcell_comb \Mux99~4 (
// Equation(s):
// \Mux99~4_combout  = (\ctrl_unit|dbus_rnum_src [2] & (((\reg_file[4][12]~q ) # (\ctrl_unit|dbus_rnum_src [3])))) # (!\ctrl_unit|dbus_rnum_src [2] & (\reg_file[0][12]~q  & ((!\ctrl_unit|dbus_rnum_src [3]))))

	.dataa(\reg_file[0][12]~q ),
	.datab(\reg_file[4][12]~q ),
	.datac(\ctrl_unit|dbus_rnum_src [2]),
	.datad(\ctrl_unit|dbus_rnum_src [3]),
	.cin(gnd),
	.combout(\Mux99~4_combout ),
	.cout());
// synopsys translate_off
defparam \Mux99~4 .lut_mask = 16'hF0CA;
defparam \Mux99~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y18_N4
cycloneive_lcell_comb \Mux99~5 (
// Equation(s):
// \Mux99~5_combout  = (\ctrl_unit|dbus_rnum_src [3] & ((\Mux99~4_combout  & (\reg_file[12][12]~q )) # (!\Mux99~4_combout  & ((\reg_file[8][12]~q ))))) # (!\ctrl_unit|dbus_rnum_src [3] & (((\Mux99~4_combout ))))

	.dataa(\ctrl_unit|dbus_rnum_src [3]),
	.datab(\reg_file[12][12]~q ),
	.datac(\reg_file[8][12]~q ),
	.datad(\Mux99~4_combout ),
	.cin(gnd),
	.combout(\Mux99~5_combout ),
	.cout());
// synopsys translate_off
defparam \Mux99~5 .lut_mask = 16'hDDA0;
defparam \Mux99~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y18_N14
cycloneive_lcell_comb \Mux99~2 (
// Equation(s):
// \Mux99~2_combout  = (\ctrl_unit|dbus_rnum_src [2] & ((\reg_file[5][12]~q ) # ((\ctrl_unit|dbus_rnum_src [3])))) # (!\ctrl_unit|dbus_rnum_src [2] & (((\reg_file[1][12]~q  & !\ctrl_unit|dbus_rnum_src [3]))))

	.dataa(\ctrl_unit|dbus_rnum_src [2]),
	.datab(\reg_file[5][12]~q ),
	.datac(\reg_file[1][12]~q ),
	.datad(\ctrl_unit|dbus_rnum_src [3]),
	.cin(gnd),
	.combout(\Mux99~2_combout ),
	.cout());
// synopsys translate_off
defparam \Mux99~2 .lut_mask = 16'hAAD8;
defparam \Mux99~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y18_N20
cycloneive_lcell_comb \Mux99~3 (
// Equation(s):
// \Mux99~3_combout  = (\Mux99~2_combout  & (((\reg_file[13][12]~q ) # (!\ctrl_unit|dbus_rnum_src [3])))) # (!\Mux99~2_combout  & (\reg_file[9][12]~q  & ((\ctrl_unit|dbus_rnum_src [3]))))

	.dataa(\reg_file[9][12]~q ),
	.datab(\reg_file[13][12]~q ),
	.datac(\Mux99~2_combout ),
	.datad(\ctrl_unit|dbus_rnum_src [3]),
	.cin(gnd),
	.combout(\Mux99~3_combout ),
	.cout());
// synopsys translate_off
defparam \Mux99~3 .lut_mask = 16'hCAF0;
defparam \Mux99~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y18_N6
cycloneive_lcell_comb \Mux99~6 (
// Equation(s):
// \Mux99~6_combout  = (\ctrl_unit|dbus_rnum_src [0] & ((\ctrl_unit|dbus_rnum_src [1]) # ((\Mux99~3_combout )))) # (!\ctrl_unit|dbus_rnum_src [0] & (!\ctrl_unit|dbus_rnum_src [1] & (\Mux99~5_combout )))

	.dataa(\ctrl_unit|dbus_rnum_src [0]),
	.datab(\ctrl_unit|dbus_rnum_src [1]),
	.datac(\Mux99~5_combout ),
	.datad(\Mux99~3_combout ),
	.cin(gnd),
	.combout(\Mux99~6_combout ),
	.cout());
// synopsys translate_off
defparam \Mux99~6 .lut_mask = 16'hBA98;
defparam \Mux99~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y18_N18
cycloneive_lcell_comb \Mux99~9 (
// Equation(s):
// \Mux99~9_combout  = (\ctrl_unit|dbus_rnum_src [1] & ((\Mux99~6_combout  & ((\Mux99~8_combout ))) # (!\Mux99~6_combout  & (\Mux99~1_combout )))) # (!\ctrl_unit|dbus_rnum_src [1] & (((\Mux99~6_combout ))))

	.dataa(\Mux99~1_combout ),
	.datab(\ctrl_unit|dbus_rnum_src [1]),
	.datac(\Mux99~8_combout ),
	.datad(\Mux99~6_combout ),
	.cin(gnd),
	.combout(\Mux99~9_combout ),
	.cout());
// synopsys translate_off
defparam \Mux99~9 .lut_mask = 16'hF388;
defparam \Mux99~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y24_N24
cycloneive_lcell_comb \instr_reg[12]~7 (
// Equation(s):
// \instr_reg[12]~7_combout  = (\ctrl_unit|dbus_rnum_src [4] & (\reg_file[16][12]~q )) # (!\ctrl_unit|dbus_rnum_src [4] & ((\Mux99~9_combout )))

	.dataa(\ctrl_unit|dbus_rnum_src [4]),
	.datab(\reg_file[16][12]~q ),
	.datac(gnd),
	.datad(\Mux99~9_combout ),
	.cin(gnd),
	.combout(\instr_reg[12]~7_combout ),
	.cout());
// synopsys translate_off
defparam \instr_reg[12]~7 .lut_mask = 16'hDD88;
defparam \instr_reg[12]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y24_N25
dffeas \instr_reg[12] (
	.clk(!\Clock~clkctrl_outclk ),
	.d(\instr_reg[12]~7_combout ),
	.asdata(mdr[12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\reg_file~71_combout ),
	.ena(\instr_reg[13]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(instr_reg[12]),
	.prn(vcc));
// synopsys translate_off
defparam \instr_reg[12] .is_wysiwyg = "true";
defparam \instr_reg[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y24_N30
cycloneive_lcell_comb \ID|Add0~5 (
// Equation(s):
// \ID|Add0~5_combout  = (instr_reg[10] & (instr_reg[5] & (!instr_reg[9] & !instr_reg[7])))

	.dataa(instr_reg[10]),
	.datab(instr_reg[5]),
	.datac(instr_reg[9]),
	.datad(instr_reg[7]),
	.cin(gnd),
	.combout(\ID|Add0~5_combout ),
	.cout());
// synopsys translate_off
defparam \ID|Add0~5 .lut_mask = 16'h0008;
defparam \ID|Add0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y24_N16
cycloneive_lcell_comb \ID|Add0~6 (
// Equation(s):
// \ID|Add0~6_combout  = (instr_reg[13] & (instr_reg[12])) # (!instr_reg[13] & (((instr_reg[8] & \ID|Add0~5_combout ))))

	.dataa(instr_reg[12]),
	.datab(instr_reg[8]),
	.datac(\ID|Add0~5_combout ),
	.datad(instr_reg[13]),
	.cin(gnd),
	.combout(\ID|Add0~6_combout ),
	.cout());
// synopsys translate_off
defparam \ID|Add0~6 .lut_mask = 16'hAAC0;
defparam \ID|Add0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y24_N0
cycloneive_lcell_comb \ID|Add0~8 (
// Equation(s):
// \ID|Add0~8_combout  = \ID|Add0~6_combout  $ (\ID|Add0~0_combout  $ (\ID|Add0~7_combout ))

	.dataa(gnd),
	.datab(\ID|Add0~6_combout ),
	.datac(\ID|Add0~0_combout ),
	.datad(\ID|Add0~7_combout ),
	.cin(gnd),
	.combout(\ID|Add0~8_combout ),
	.cout());
// synopsys translate_off
defparam \ID|Add0~8 .lut_mask = 16'hC33C;
defparam \ID|Add0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y24_N14
cycloneive_lcell_comb \ID|Mux27~3 (
// Equation(s):
// \ID|Mux27~3_combout  = (instr_reg[8] & (((!instr_reg[7] & \ID|Add0~8_combout )) # (!instr_reg[10])))

	.dataa(instr_reg[10]),
	.datab(instr_reg[8]),
	.datac(instr_reg[7]),
	.datad(\ID|Add0~8_combout ),
	.cin(gnd),
	.combout(\ID|Mux27~3_combout ),
	.cout());
// synopsys translate_off
defparam \ID|Mux27~3 .lut_mask = 16'h4C44;
defparam \ID|Mux27~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y24_N20
cycloneive_lcell_comb \ID|Mux27~4 (
// Equation(s):
// \ID|Mux27~4_combout  = (instr_reg[11] & ((\ID|OP [2]) # (!instr_reg[9])))

	.dataa(instr_reg[9]),
	.datab(gnd),
	.datac(instr_reg[11]),
	.datad(\ID|OP [2]),
	.cin(gnd),
	.combout(\ID|Mux27~4_combout ),
	.cout());
// synopsys translate_off
defparam \ID|Mux27~4 .lut_mask = 16'hF050;
defparam \ID|Mux27~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y24_N2
cycloneive_lcell_comb \ID|Mux27~5 (
// Equation(s):
// \ID|Mux27~5_combout  = (instr_reg[10] & (\ID|Mux27~4_combout  & ((instr_reg[9]) # (!\ID|Mux27~3_combout )))) # (!instr_reg[10] & (instr_reg[9] & (\ID|Mux27~3_combout )))

	.dataa(instr_reg[10]),
	.datab(instr_reg[9]),
	.datac(\ID|Mux27~3_combout ),
	.datad(\ID|Mux27~4_combout ),
	.cin(gnd),
	.combout(\ID|Mux27~5_combout ),
	.cout());
// synopsys translate_off
defparam \ID|Mux27~5 .lut_mask = 16'hCA40;
defparam \ID|Mux27~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y24_N4
cycloneive_lcell_comb \ID|Mux27~6 (
// Equation(s):
// \ID|Mux27~6_combout  = (instr_reg[12] & (instr_reg[13])) # (!instr_reg[12] & (!instr_reg[13] & \ID|Mux27~5_combout ))

	.dataa(instr_reg[12]),
	.datab(gnd),
	.datac(instr_reg[13]),
	.datad(\ID|Mux27~5_combout ),
	.cin(gnd),
	.combout(\ID|Mux27~6_combout ),
	.cout());
// synopsys translate_off
defparam \ID|Mux27~6 .lut_mask = 16'hA5A0;
defparam \ID|Mux27~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y24_N28
cycloneive_lcell_comb \ID|Mux27~2 (
// Equation(s):
// \ID|Mux27~2_combout  = (instr_reg[12] & (!\ID|Equal2~2_combout  & ((\ID|OP [2])))) # (!instr_reg[12] & (((!\ID|Mux26~4_combout ))))

	.dataa(\ID|Equal2~2_combout ),
	.datab(instr_reg[12]),
	.datac(\ID|Mux26~4_combout ),
	.datad(\ID|OP [2]),
	.cin(gnd),
	.combout(\ID|Mux27~2_combout ),
	.cout());
// synopsys translate_off
defparam \ID|Mux27~2 .lut_mask = 16'h4703;
defparam \ID|Mux27~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y24_N22
cycloneive_lcell_comb \ID|Mux27~7 (
// Equation(s):
// \ID|Mux27~7_combout  = (instr_reg[11] & (instr_reg[13])) # (!instr_reg[11] & (!instr_reg[13] & (instr_reg[10] & \ID|Mux27~2_combout )))

	.dataa(instr_reg[11]),
	.datab(instr_reg[13]),
	.datac(instr_reg[10]),
	.datad(\ID|Mux27~2_combout ),
	.cin(gnd),
	.combout(\ID|Mux27~7_combout ),
	.cout());
// synopsys translate_off
defparam \ID|Mux27~7 .lut_mask = 16'h9888;
defparam \ID|Mux27~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y24_N18
cycloneive_lcell_comb \ID|Mux27~8 (
// Equation(s):
// \ID|Mux27~8_combout  = (instr_reg[14] & (!instr_reg[15] & ((\ID|Mux27~6_combout ) # (\ID|Mux27~7_combout )))) # (!instr_reg[14] & (instr_reg[15]))

	.dataa(instr_reg[14]),
	.datab(instr_reg[15]),
	.datac(\ID|Mux27~6_combout ),
	.datad(\ID|Mux27~7_combout ),
	.cin(gnd),
	.combout(\ID|Mux27~8_combout ),
	.cout());
// synopsys translate_off
defparam \ID|Mux27~8 .lut_mask = 16'h6664;
defparam \ID|Mux27~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y24_N28
cycloneive_lcell_comb \ID|Mux27~9 (
// Equation(s):
// \ID|Mux27~9_combout  = (\ID|Mux27~8_combout ) # ((!instr_reg[14] & (!\ID|Add0~8_combout  & instr_reg[13])))

	.dataa(instr_reg[14]),
	.datab(\ID|Add0~8_combout ),
	.datac(instr_reg[13]),
	.datad(\ID|Mux27~8_combout ),
	.cin(gnd),
	.combout(\ID|Mux27~9_combout ),
	.cout());
// synopsys translate_off
defparam \ID|Mux27~9 .lut_mask = 16'hFF10;
defparam \ID|Mux27~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y24_N29
dffeas \ID|OP[2] (
	.clk(\ctrl_unit|enables[14]~clkctrl_outclk ),
	.d(\ID|Mux27~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ID|OP [2]),
	.prn(vcc));
// synopsys translate_off
defparam \ID|OP[2] .is_wysiwyg = "true";
defparam \ID|OP[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y28_N2
cycloneive_lcell_comb \ctrl_unit|Selector34~0 (
// Equation(s):
// \ctrl_unit|Selector34~0_combout  = \ID|OP [2] $ (\ID|OP [1])

	.dataa(gnd),
	.datab(gnd),
	.datac(\ID|OP [2]),
	.datad(\ID|OP [1]),
	.cin(gnd),
	.combout(\ctrl_unit|Selector34~0_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|Selector34~0 .lut_mask = 16'h0FF0;
defparam \ctrl_unit|Selector34~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y23_N20
cycloneive_lcell_comb \ctrl_unit|Selector22~7 (
// Equation(s):
// \ctrl_unit|Selector22~7_combout  = (!\ID|OP [0] & (!\ctrl_unit|Selector34~0_combout  & (!\ID|OP [3] & \ctrl_unit|Selector22~0_combout )))

	.dataa(\ID|OP [0]),
	.datab(\ctrl_unit|Selector34~0_combout ),
	.datac(\ID|OP [3]),
	.datad(\ctrl_unit|Selector22~0_combout ),
	.cin(gnd),
	.combout(\ctrl_unit|Selector22~7_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|Selector22~7 .lut_mask = 16'h0100;
defparam \ctrl_unit|Selector22~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y23_N4
cycloneive_lcell_comb \ctrl_unit|Selector22~2 (
// Equation(s):
// \ctrl_unit|Selector22~2_combout  = (\ID|OP [2] & (\ID|OP [0])) # (!\ID|OP [2] & ((\ID|OP [0] & ((\ID|PRPO~q ) # (!\ID|OP [5]))) # (!\ID|OP [0] & (\ID|OP [5]))))

	.dataa(\ID|OP [2]),
	.datab(\ID|OP [0]),
	.datac(\ID|OP [5]),
	.datad(\ID|PRPO~q ),
	.cin(gnd),
	.combout(\ctrl_unit|Selector22~2_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|Selector22~2 .lut_mask = 16'hDC9C;
defparam \ctrl_unit|Selector22~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y23_N16
cycloneive_lcell_comb \ctrl_unit|Selector22~3 (
// Equation(s):
// \ctrl_unit|Selector22~3_combout  = (\ID|OP [2] & (\ctrl_unit|Selector23~8_combout  & (\ctrl_unit|Selector22~2_combout ))) # (!\ID|OP [2] & (((!\ctrl_unit|Selector22~2_combout  & \ctrl_unit|addr_rnum_src[0]~0_combout ))))

	.dataa(\ID|OP [2]),
	.datab(\ctrl_unit|Selector23~8_combout ),
	.datac(\ctrl_unit|Selector22~2_combout ),
	.datad(\ctrl_unit|addr_rnum_src[0]~0_combout ),
	.cin(gnd),
	.combout(\ctrl_unit|Selector22~3_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|Selector22~3 .lut_mask = 16'h8580;
defparam \ctrl_unit|Selector22~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y23_N6
cycloneive_lcell_comb \ctrl_unit|Selector22~4 (
// Equation(s):
// \ctrl_unit|Selector22~4_combout  = (\ID|OP [1] & (\ID|OP [2])) # (!\ID|OP [1] & (((!\ctrl_unit|Selector22~3_combout  & \ctrl_unit|dbus_rnum_src [4]))))

	.dataa(\ID|OP [2]),
	.datab(\ctrl_unit|Selector22~3_combout ),
	.datac(\ctrl_unit|dbus_rnum_src [4]),
	.datad(\ID|OP [1]),
	.cin(gnd),
	.combout(\ctrl_unit|Selector22~4_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|Selector22~4 .lut_mask = 16'hAA30;
defparam \ctrl_unit|Selector22~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y23_N10
cycloneive_lcell_comb \ctrl_unit|Selector22~1 (
// Equation(s):
// \ctrl_unit|Selector22~1_combout  = (!\ID|OP [3] & ((\ID|OP [4] & (!\ID|OP [5] & !\ID|OP [0])) # (!\ID|OP [4] & (\ID|OP [5] & \ID|OP [0]))))

	.dataa(\ID|OP [4]),
	.datab(\ID|OP [5]),
	.datac(\ID|OP [3]),
	.datad(\ID|OP [0]),
	.cin(gnd),
	.combout(\ctrl_unit|Selector22~1_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|Selector22~1 .lut_mask = 16'h0402;
defparam \ctrl_unit|Selector22~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y23_N4
cycloneive_lcell_comb \ctrl_unit|Selector22~5 (
// Equation(s):
// \ctrl_unit|Selector22~5_combout  = (\ID|OP [1] & (\ctrl_unit|dbus_rnum_src [4] & ((!\ctrl_unit|Selector22~1_combout ) # (!\ctrl_unit|Selector22~4_combout )))) # (!\ID|OP [1] & (((\ctrl_unit|Selector22~4_combout ))))

	.dataa(\ctrl_unit|dbus_rnum_src [4]),
	.datab(\ctrl_unit|Selector22~4_combout ),
	.datac(\ctrl_unit|Selector22~1_combout ),
	.datad(\ID|OP [1]),
	.cin(gnd),
	.combout(\ctrl_unit|Selector22~5_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|Selector22~5 .lut_mask = 16'h2ACC;
defparam \ctrl_unit|Selector22~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y23_N22
cycloneive_lcell_comb \ctrl_unit|Selector22~6 (
// Equation(s):
// \ctrl_unit|Selector22~6_combout  = (\ctrl_unit|dbus_rnum_src [4] & (((\ctrl_unit|Selector34~0_combout ) # (!\ID|OP [0])) # (!\ctrl_unit|Selector23~10_combout )))

	.dataa(\ctrl_unit|Selector23~10_combout ),
	.datab(\ctrl_unit|Selector34~0_combout ),
	.datac(\ctrl_unit|dbus_rnum_src [4]),
	.datad(\ID|OP [0]),
	.cin(gnd),
	.combout(\ctrl_unit|Selector22~6_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|Selector22~6 .lut_mask = 16'hD0F0;
defparam \ctrl_unit|Selector22~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y23_N14
cycloneive_lcell_comb \ctrl_unit|Selector22~8 (
// Equation(s):
// \ctrl_unit|Selector22~8_combout  = (\ctrl_unit|cpucycle [0] & (((\ctrl_unit|Selector22~5_combout )))) # (!\ctrl_unit|cpucycle [0] & ((\ctrl_unit|Selector22~7_combout ) # ((\ctrl_unit|Selector22~6_combout ))))

	.dataa(\ctrl_unit|Selector22~7_combout ),
	.datab(\ctrl_unit|Selector22~5_combout ),
	.datac(\ctrl_unit|Selector22~6_combout ),
	.datad(\ctrl_unit|cpucycle [0]),
	.cin(gnd),
	.combout(\ctrl_unit|Selector22~8_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|Selector22~8 .lut_mask = 16'hCCFA;
defparam \ctrl_unit|Selector22~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y23_N15
dffeas \ctrl_unit|dbus_rnum_src[4] (
	.clk(\Clock~clkctrl_outclk ),
	.d(\ctrl_unit|Selector22~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\ctrl_unit|cpucycle [2]),
	.sload(gnd),
	.ena(\ctrl_unit|dbus_rnum_src[3]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ctrl_unit|dbus_rnum_src [4]),
	.prn(vcc));
// synopsys translate_off
defparam \ctrl_unit|dbus_rnum_src[4] .is_wysiwyg = "true";
defparam \ctrl_unit|dbus_rnum_src[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y20_N16
cycloneive_lcell_comb \Mux97~0 (
// Equation(s):
// \Mux97~0_combout  = (\ctrl_unit|dbus_rnum_src [3] & (((\ctrl_unit|dbus_rnum_src [2])))) # (!\ctrl_unit|dbus_rnum_src [3] & ((\ctrl_unit|dbus_rnum_src [2] & ((\reg_file[5][14]~q ))) # (!\ctrl_unit|dbus_rnum_src [2] & (\reg_file[1][14]~q ))))

	.dataa(\reg_file[1][14]~q ),
	.datab(\ctrl_unit|dbus_rnum_src [3]),
	.datac(\reg_file[5][14]~q ),
	.datad(\ctrl_unit|dbus_rnum_src [2]),
	.cin(gnd),
	.combout(\Mux97~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux97~0 .lut_mask = 16'hFC22;
defparam \Mux97~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y20_N14
cycloneive_lcell_comb \Mux97~1 (
// Equation(s):
// \Mux97~1_combout  = (\ctrl_unit|dbus_rnum_src [3] & ((\Mux97~0_combout  & (\reg_file[13][14]~q )) # (!\Mux97~0_combout  & ((\reg_file[9][14]~q ))))) # (!\ctrl_unit|dbus_rnum_src [3] & (((\Mux97~0_combout ))))

	.dataa(\reg_file[13][14]~q ),
	.datab(\reg_file[9][14]~q ),
	.datac(\ctrl_unit|dbus_rnum_src [3]),
	.datad(\Mux97~0_combout ),
	.cin(gnd),
	.combout(\Mux97~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux97~1 .lut_mask = 16'hAFC0;
defparam \Mux97~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y22_N24
cycloneive_lcell_comb \Mux97~2 (
// Equation(s):
// \Mux97~2_combout  = (\ctrl_unit|dbus_rnum_src [3] & (((\ctrl_unit|dbus_rnum_src [2])))) # (!\ctrl_unit|dbus_rnum_src [3] & ((\ctrl_unit|dbus_rnum_src [2] & ((\reg_file[6][14]~q ))) # (!\ctrl_unit|dbus_rnum_src [2] & (\reg_file[2][14]~q ))))

	.dataa(\ctrl_unit|dbus_rnum_src [3]),
	.datab(\reg_file[2][14]~q ),
	.datac(\reg_file[6][14]~q ),
	.datad(\ctrl_unit|dbus_rnum_src [2]),
	.cin(gnd),
	.combout(\Mux97~2_combout ),
	.cout());
// synopsys translate_off
defparam \Mux97~2 .lut_mask = 16'hFA44;
defparam \Mux97~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y22_N0
cycloneive_lcell_comb \Mux97~3 (
// Equation(s):
// \Mux97~3_combout  = (\ctrl_unit|dbus_rnum_src [3] & ((\Mux97~2_combout  & (\reg_file[14][14]~q )) # (!\Mux97~2_combout  & ((\reg_file[10][14]~q ))))) # (!\ctrl_unit|dbus_rnum_src [3] & (((\Mux97~2_combout ))))

	.dataa(\ctrl_unit|dbus_rnum_src [3]),
	.datab(\reg_file[14][14]~q ),
	.datac(\reg_file[10][14]~q ),
	.datad(\Mux97~2_combout ),
	.cin(gnd),
	.combout(\Mux97~3_combout ),
	.cout());
// synopsys translate_off
defparam \Mux97~3 .lut_mask = 16'hDDA0;
defparam \Mux97~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y22_N18
cycloneive_lcell_comb \Mux97~4 (
// Equation(s):
// \Mux97~4_combout  = (\ctrl_unit|dbus_rnum_src [2] & ((\reg_file[4][14]~q ) # ((\ctrl_unit|dbus_rnum_src [3])))) # (!\ctrl_unit|dbus_rnum_src [2] & (((!\ctrl_unit|dbus_rnum_src [3] & \reg_file[0][14]~q ))))

	.dataa(\ctrl_unit|dbus_rnum_src [2]),
	.datab(\reg_file[4][14]~q ),
	.datac(\ctrl_unit|dbus_rnum_src [3]),
	.datad(\reg_file[0][14]~q ),
	.cin(gnd),
	.combout(\Mux97~4_combout ),
	.cout());
// synopsys translate_off
defparam \Mux97~4 .lut_mask = 16'hADA8;
defparam \Mux97~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y22_N30
cycloneive_lcell_comb \Mux97~5 (
// Equation(s):
// \Mux97~5_combout  = (\ctrl_unit|dbus_rnum_src [3] & ((\Mux97~4_combout  & (\reg_file[12][14]~q )) # (!\Mux97~4_combout  & ((\reg_file[8][14]~q ))))) # (!\ctrl_unit|dbus_rnum_src [3] & (((\Mux97~4_combout ))))

	.dataa(\ctrl_unit|dbus_rnum_src [3]),
	.datab(\reg_file[12][14]~q ),
	.datac(\reg_file[8][14]~q ),
	.datad(\Mux97~4_combout ),
	.cin(gnd),
	.combout(\Mux97~5_combout ),
	.cout());
// synopsys translate_off
defparam \Mux97~5 .lut_mask = 16'hDDA0;
defparam \Mux97~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y25_N4
cycloneive_lcell_comb \Mux97~6 (
// Equation(s):
// \Mux97~6_combout  = (\ctrl_unit|dbus_rnum_src [1] & ((\ctrl_unit|dbus_rnum_src [0]) # ((\Mux97~3_combout )))) # (!\ctrl_unit|dbus_rnum_src [1] & (!\ctrl_unit|dbus_rnum_src [0] & ((\Mux97~5_combout ))))

	.dataa(\ctrl_unit|dbus_rnum_src [1]),
	.datab(\ctrl_unit|dbus_rnum_src [0]),
	.datac(\Mux97~3_combout ),
	.datad(\Mux97~5_combout ),
	.cin(gnd),
	.combout(\Mux97~6_combout ),
	.cout());
// synopsys translate_off
defparam \Mux97~6 .lut_mask = 16'hB9A8;
defparam \Mux97~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y20_N24
cycloneive_lcell_comb \Mux97~7 (
// Equation(s):
// \Mux97~7_combout  = (\ctrl_unit|dbus_rnum_src [2] & ((\reg_file[7][14]~q ) # ((\ctrl_unit|dbus_rnum_src [3])))) # (!\ctrl_unit|dbus_rnum_src [2] & (((!\ctrl_unit|dbus_rnum_src [3] & \reg_file[3][14]~q ))))

	.dataa(\reg_file[7][14]~q ),
	.datab(\ctrl_unit|dbus_rnum_src [2]),
	.datac(\ctrl_unit|dbus_rnum_src [3]),
	.datad(\reg_file[3][14]~q ),
	.cin(gnd),
	.combout(\Mux97~7_combout ),
	.cout());
// synopsys translate_off
defparam \Mux97~7 .lut_mask = 16'hCBC8;
defparam \Mux97~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y20_N10
cycloneive_lcell_comb \Mux97~8 (
// Equation(s):
// \Mux97~8_combout  = (\ctrl_unit|dbus_rnum_src [3] & ((\Mux97~7_combout  & ((\reg_file[15][14]~q ))) # (!\Mux97~7_combout  & (\reg_file[11][14]~q )))) # (!\ctrl_unit|dbus_rnum_src [3] & (((\Mux97~7_combout ))))

	.dataa(\reg_file[11][14]~q ),
	.datab(\reg_file[15][14]~q ),
	.datac(\ctrl_unit|dbus_rnum_src [3]),
	.datad(\Mux97~7_combout ),
	.cin(gnd),
	.combout(\Mux97~8_combout ),
	.cout());
// synopsys translate_off
defparam \Mux97~8 .lut_mask = 16'hCFA0;
defparam \Mux97~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y25_N18
cycloneive_lcell_comb \Mux97~9 (
// Equation(s):
// \Mux97~9_combout  = (\ctrl_unit|dbus_rnum_src [0] & ((\Mux97~6_combout  & ((\Mux97~8_combout ))) # (!\Mux97~6_combout  & (\Mux97~1_combout )))) # (!\ctrl_unit|dbus_rnum_src [0] & (((\Mux97~6_combout ))))

	.dataa(\ctrl_unit|dbus_rnum_src [0]),
	.datab(\Mux97~1_combout ),
	.datac(\Mux97~6_combout ),
	.datad(\Mux97~8_combout ),
	.cin(gnd),
	.combout(\Mux97~9_combout ),
	.cout());
// synopsys translate_off
defparam \Mux97~9 .lut_mask = 16'hF858;
defparam \Mux97~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y25_N12
cycloneive_lcell_comb \instr_reg[14]~1 (
// Equation(s):
// \instr_reg[14]~1_combout  = (\ctrl_unit|dbus_rnum_src [4] & (\reg_file[16][14]~q )) # (!\ctrl_unit|dbus_rnum_src [4] & ((\Mux97~9_combout )))

	.dataa(\ctrl_unit|dbus_rnum_src [4]),
	.datab(\reg_file[16][14]~q ),
	.datac(gnd),
	.datad(\Mux97~9_combout ),
	.cin(gnd),
	.combout(\instr_reg[14]~1_combout ),
	.cout());
// synopsys translate_off
defparam \instr_reg[14]~1 .lut_mask = 16'hDD88;
defparam \instr_reg[14]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y25_N13
dffeas \instr_reg[14] (
	.clk(!\Clock~clkctrl_outclk ),
	.d(\instr_reg[14]~1_combout ),
	.asdata(mdr[14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\reg_file~71_combout ),
	.ena(\instr_reg[13]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(instr_reg[14]),
	.prn(vcc));
// synopsys translate_off
defparam \instr_reg[14] .is_wysiwyg = "true";
defparam \instr_reg[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y27_N8
cycloneive_lcell_comb \ID|Mux29~2 (
// Equation(s):
// \ID|Mux29~2_combout  = (!instr_reg[14] & ((instr_reg[15]) # ((!instr_reg[10] & instr_reg[13]))))

	.dataa(instr_reg[10]),
	.datab(instr_reg[13]),
	.datac(instr_reg[15]),
	.datad(instr_reg[14]),
	.cin(gnd),
	.combout(\ID|Mux29~2_combout ),
	.cout());
// synopsys translate_off
defparam \ID|Mux29~2 .lut_mask = 16'h00F4;
defparam \ID|Mux29~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y27_N30
cycloneive_lcell_comb \ID|Mux17~4 (
// Equation(s):
// \ID|Mux17~4_combout  = (instr_reg[12] & (instr_reg[10] $ (instr_reg[11])))

	.dataa(instr_reg[10]),
	.datab(instr_reg[11]),
	.datac(gnd),
	.datad(instr_reg[12]),
	.cin(gnd),
	.combout(\ID|Mux17~4_combout ),
	.cout());
// synopsys translate_off
defparam \ID|Mux17~4 .lut_mask = 16'h6600;
defparam \ID|Mux17~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y27_N4
cycloneive_lcell_comb \ID|Mux17~5 (
// Equation(s):
// \ID|Mux17~5_combout  = (\ID|Mux17~4_combout  & ((\ID|OP [0]) # ((instr_reg[11]) # (\ID|Equal2~2_combout ))))

	.dataa(\ID|OP [0]),
	.datab(instr_reg[11]),
	.datac(\ID|Mux17~4_combout ),
	.datad(\ID|Equal2~2_combout ),
	.cin(gnd),
	.combout(\ID|Mux17~5_combout ),
	.cout());
// synopsys translate_off
defparam \ID|Mux17~5 .lut_mask = 16'hF0E0;
defparam \ID|Mux17~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y24_N4
cycloneive_lcell_comb \ID|Mux17~2 (
// Equation(s):
// \ID|Mux17~2_combout  = (((!instr_reg[9] & !instr_reg[7])) # (!instr_reg[11])) # (!instr_reg[10])

	.dataa(instr_reg[9]),
	.datab(instr_reg[7]),
	.datac(instr_reg[10]),
	.datad(instr_reg[11]),
	.cin(gnd),
	.combout(\ID|Mux17~2_combout ),
	.cout());
// synopsys translate_off
defparam \ID|Mux17~2 .lut_mask = 16'h1FFF;
defparam \ID|Mux17~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y24_N8
cycloneive_lcell_comb \ID|Mux17~0 (
// Equation(s):
// \ID|Mux17~0_combout  = (instr_reg[7] & (instr_reg[5] & ((instr_reg[8])))) # (!instr_reg[7] & (((!instr_reg[3]))))

	.dataa(instr_reg[5]),
	.datab(instr_reg[3]),
	.datac(instr_reg[8]),
	.datad(instr_reg[7]),
	.cin(gnd),
	.combout(\ID|Mux17~0_combout ),
	.cout());
// synopsys translate_off
defparam \ID|Mux17~0 .lut_mask = 16'hA033;
defparam \ID|Mux17~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y24_N18
cycloneive_lcell_comb \ID|Mux17~1 (
// Equation(s):
// \ID|Mux17~1_combout  = (\ID|Mux12~0_combout  & ((instr_reg[9] & ((\ID|OP [0]))) # (!instr_reg[9] & (\ID|Mux17~0_combout ))))

	.dataa(\ID|Mux12~0_combout ),
	.datab(\ID|Mux17~0_combout ),
	.datac(instr_reg[9]),
	.datad(\ID|OP [0]),
	.cin(gnd),
	.combout(\ID|Mux17~1_combout ),
	.cout());
// synopsys translate_off
defparam \ID|Mux17~1 .lut_mask = 16'hA808;
defparam \ID|Mux17~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y24_N22
cycloneive_lcell_comb \ID|Mux17~3 (
// Equation(s):
// \ID|Mux17~3_combout  = (!instr_reg[12] & ((\ID|Mux17~1_combout ) # ((!instr_reg[8] & \ID|Mux17~2_combout ))))

	.dataa(instr_reg[8]),
	.datab(instr_reg[12]),
	.datac(\ID|Mux17~2_combout ),
	.datad(\ID|Mux17~1_combout ),
	.cin(gnd),
	.combout(\ID|Mux17~3_combout ),
	.cout());
// synopsys translate_off
defparam \ID|Mux17~3 .lut_mask = 16'h3310;
defparam \ID|Mux17~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y27_N10
cycloneive_lcell_comb \ID|Mux29~3 (
// Equation(s):
// \ID|Mux29~3_combout  = (instr_reg[13] & (!instr_reg[11])) # (!instr_reg[13] & (((\ID|Mux17~5_combout ) # (\ID|Mux17~3_combout ))))

	.dataa(instr_reg[11]),
	.datab(instr_reg[13]),
	.datac(\ID|Mux17~5_combout ),
	.datad(\ID|Mux17~3_combout ),
	.cin(gnd),
	.combout(\ID|Mux29~3_combout ),
	.cout());
// synopsys translate_off
defparam \ID|Mux29~3 .lut_mask = 16'h7774;
defparam \ID|Mux29~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y27_N2
cycloneive_lcell_comb \ID|Mux29~4 (
// Equation(s):
// \ID|Mux29~4_combout  = (\ID|Mux29~2_combout ) # ((instr_reg[14] & (!instr_reg[15] & \ID|Mux29~3_combout )))

	.dataa(instr_reg[14]),
	.datab(\ID|Mux29~2_combout ),
	.datac(instr_reg[15]),
	.datad(\ID|Mux29~3_combout ),
	.cin(gnd),
	.combout(\ID|Mux29~4_combout ),
	.cout());
// synopsys translate_off
defparam \ID|Mux29~4 .lut_mask = 16'hCECC;
defparam \ID|Mux29~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y27_N3
dffeas \ID|OP[0] (
	.clk(\ctrl_unit|enables[14]~clkctrl_outclk ),
	.d(\ID|Mux29~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ID|OP [0]),
	.prn(vcc));
// synopsys translate_off
defparam \ID|OP[0] .is_wysiwyg = "true";
defparam \ID|OP[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y24_N10
cycloneive_lcell_comb \ctrl_unit|Mux6~1 (
// Equation(s):
// \ctrl_unit|Mux6~1_combout  = (\ID|OP [5] & (((!\ID|OP [2] & \ID|OP [1])))) # (!\ID|OP [5] & ((\ID|OP [0] & (!\ID|OP [2])) # (!\ID|OP [0] & ((\ID|OP [1])))))

	.dataa(\ID|OP [0]),
	.datab(\ID|OP [2]),
	.datac(\ID|OP [5]),
	.datad(\ID|OP [1]),
	.cin(gnd),
	.combout(\ctrl_unit|Mux6~1_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|Mux6~1 .lut_mask = 16'h3702;
defparam \ctrl_unit|Mux6~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y24_N24
cycloneive_lcell_comb \ctrl_unit|Mux6~0 (
// Equation(s):
// \ctrl_unit|Mux6~0_combout  = (\ID|OP [3] & ((!\ID|OP [1]))) # (!\ID|OP [3] & (\ID|OP [4]))

	.dataa(\ID|OP [4]),
	.datab(\ID|OP [3]),
	.datac(gnd),
	.datad(\ID|OP [1]),
	.cin(gnd),
	.combout(\ctrl_unit|Mux6~0_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|Mux6~0 .lut_mask = 16'h22EE;
defparam \ctrl_unit|Mux6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y24_N12
cycloneive_lcell_comb \ctrl_unit|Mux6~2 (
// Equation(s):
// \ctrl_unit|Mux6~2_combout  = (!\ctrl_unit|cpucycle [0] & ((\ctrl_unit|Mux6~1_combout  & ((!\ctrl_unit|Mux6~0_combout ) # (!\ID|OP [2]))) # (!\ctrl_unit|Mux6~1_combout  & ((\ID|OP [2]) # (\ctrl_unit|Mux6~0_combout )))))

	.dataa(\ctrl_unit|Mux6~1_combout ),
	.datab(\ctrl_unit|cpucycle [0]),
	.datac(\ID|OP [2]),
	.datad(\ctrl_unit|Mux6~0_combout ),
	.cin(gnd),
	.combout(\ctrl_unit|Mux6~2_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|Mux6~2 .lut_mask = 16'h1332;
defparam \ctrl_unit|Mux6~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y27_N2
cycloneive_lcell_comb \ctrl_unit|data_bus_ctrl~13 (
// Equation(s):
// \ctrl_unit|data_bus_ctrl~13_combout  = (\ID|OP [5] & (\ctrl_unit|alu_rnum_dst[2]~14_combout )) # (!\ID|OP [5] & (((\ctrl_unit|Selector30~0_combout  & !\ctrl_unit|Selector39~10_combout ))))

	.dataa(\ctrl_unit|alu_rnum_dst[2]~14_combout ),
	.datab(\ctrl_unit|Selector30~0_combout ),
	.datac(\ctrl_unit|Selector39~10_combout ),
	.datad(\ID|OP [5]),
	.cin(gnd),
	.combout(\ctrl_unit|data_bus_ctrl~13_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|data_bus_ctrl~13 .lut_mask = 16'hAA0C;
defparam \ctrl_unit|data_bus_ctrl~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y27_N4
cycloneive_lcell_comb \ctrl_unit|Selector28~0 (
// Equation(s):
// \ctrl_unit|Selector28~0_combout  = (!\ID|OP [4] & (\ID|OP [3] & (!\ctrl_unit|cex_code_ctrl|result~combout  & \ctrl_unit|Selector39~10_combout )))

	.dataa(\ID|OP [4]),
	.datab(\ID|OP [3]),
	.datac(\ctrl_unit|cex_code_ctrl|result~combout ),
	.datad(\ctrl_unit|Selector39~10_combout ),
	.cin(gnd),
	.combout(\ctrl_unit|Selector28~0_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|Selector28~0 .lut_mask = 16'h0400;
defparam \ctrl_unit|Selector28~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y27_N6
cycloneive_lcell_comb \ctrl_unit|data_bus_ctrl~14 (
// Equation(s):
// \ctrl_unit|data_bus_ctrl~14_combout  = (\ctrl_unit|cpucycle [1]) # ((\ctrl_unit|cpucycle [0] & ((\ctrl_unit|data_bus_ctrl~13_combout ) # (\ctrl_unit|Selector28~0_combout ))))

	.dataa(\ctrl_unit|data_bus_ctrl~13_combout ),
	.datab(\ctrl_unit|cpucycle [0]),
	.datac(\ctrl_unit|cpucycle [1]),
	.datad(\ctrl_unit|Selector28~0_combout ),
	.cin(gnd),
	.combout(\ctrl_unit|data_bus_ctrl~14_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|data_bus_ctrl~14 .lut_mask = 16'hFCF8;
defparam \ctrl_unit|data_bus_ctrl~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y24_N14
cycloneive_lcell_comb \ctrl_unit|data_bus_ctrl~15 (
// Equation(s):
// \ctrl_unit|data_bus_ctrl~15_combout  = ((\ctrl_unit|cpucycle [2] & ((\ctrl_unit|Mux6~2_combout ) # (\ctrl_unit|data_bus_ctrl~14_combout )))) # (!\ctrl_unit|data_bus_ctrl~12_combout )

	.dataa(\ctrl_unit|Mux6~2_combout ),
	.datab(\ctrl_unit|data_bus_ctrl~12_combout ),
	.datac(\ctrl_unit|cpucycle [2]),
	.datad(\ctrl_unit|data_bus_ctrl~14_combout ),
	.cin(gnd),
	.combout(\ctrl_unit|data_bus_ctrl~15_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|data_bus_ctrl~15 .lut_mask = 16'hF3B3;
defparam \ctrl_unit|data_bus_ctrl~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y24_N15
dffeas \ctrl_unit|data_bus_ctrl[5] (
	.clk(\Clock~clkctrl_outclk ),
	.d(\ctrl_unit|data_bus_ctrl~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ctrl_unit|data_bus_ctrl [5]),
	.prn(vcc));
// synopsys translate_off
defparam \ctrl_unit|data_bus_ctrl[5] .is_wysiwyg = "true";
defparam \ctrl_unit|data_bus_ctrl[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y25_N18
cycloneive_lcell_comb \reg_file~1 (
// Equation(s):
// \reg_file~1_combout  = (\ctrl_unit|data_bus_ctrl [4]) # ((\ctrl_unit|data_bus_ctrl [5] & \ctrl_unit|data_bus_ctrl [3]))

	.dataa(gnd),
	.datab(\ctrl_unit|data_bus_ctrl [5]),
	.datac(\ctrl_unit|data_bus_ctrl [4]),
	.datad(\ctrl_unit|data_bus_ctrl [3]),
	.cin(gnd),
	.combout(\reg_file~1_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file~1 .lut_mask = 16'hFCF0;
defparam \reg_file~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y26_N16
cycloneive_lcell_comb \byte_manipulator|Mux4~0 (
// Equation(s):
// \byte_manipulator|Mux4~0_combout  = (\byte_manipulator|dst_val[2]~0_combout  & ((\ID|ImByte [3]))) # (!\byte_manipulator|dst_val[2]~0_combout  & (\byte_manipulator|dst_val [11]))

	.dataa(\byte_manipulator|dst_val [11]),
	.datab(\ID|ImByte [3]),
	.datac(gnd),
	.datad(\byte_manipulator|dst_val[2]~0_combout ),
	.cin(gnd),
	.combout(\byte_manipulator|Mux4~0_combout ),
	.cout());
// synopsys translate_off
defparam \byte_manipulator|Mux4~0 .lut_mask = 16'hCCAA;
defparam \byte_manipulator|Mux4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y26_N17
dffeas \byte_manipulator|dst_val[3] (
	.clk(\ctrl_unit|enables[12]~clkctrl_outclk ),
	.d(\byte_manipulator|Mux4~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\byte_manipulator|dst_val[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\byte_manipulator|dst_val [3]),
	.prn(vcc));
// synopsys translate_off
defparam \byte_manipulator|dst_val[3] .is_wysiwyg = "true";
defparam \byte_manipulator|dst_val[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y25_N20
cycloneive_lcell_comb \byte_manipulator|dst_out[3]~feeder (
// Equation(s):
// \byte_manipulator|dst_out[3]~feeder_combout  = \byte_manipulator|dst_val [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\byte_manipulator|dst_val [3]),
	.cin(gnd),
	.combout(\byte_manipulator|dst_out[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \byte_manipulator|dst_out[3]~feeder .lut_mask = 16'hFF00;
defparam \byte_manipulator|dst_out[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y25_N21
dffeas \byte_manipulator|dst_out[3] (
	.clk(\ctrl_unit|enables[12]~clkctrl_outclk ),
	.d(\byte_manipulator|dst_out[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\byte_manipulator|dst_out[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\byte_manipulator|dst_out [3]),
	.prn(vcc));
// synopsys translate_off
defparam \byte_manipulator|dst_out[3] .is_wysiwyg = "true";
defparam \byte_manipulator|dst_out[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y25_N18
cycloneive_lcell_comb \reg_file~12 (
// Equation(s):
// \reg_file~12_combout  = (\reg_file~1_combout  & ((\reg_file~2_combout  & (\byte_manipulator|dst_out [3])) # (!\reg_file~2_combout  & ((\arithmetic_logic_unit|result [3]))))) # (!\reg_file~1_combout  & (!\reg_file~2_combout ))

	.dataa(\reg_file~1_combout ),
	.datab(\reg_file~2_combout ),
	.datac(\byte_manipulator|dst_out [3]),
	.datad(\arithmetic_logic_unit|result [3]),
	.cin(gnd),
	.combout(\reg_file~12_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file~12 .lut_mask = 16'hB391;
defparam \reg_file~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y25_N0
cycloneive_lcell_comb \reg_file~13 (
// Equation(s):
// \reg_file~13_combout  = (\reg_file~12_combout  & ((mdr[3]) # ((!\reg_file~0_combout )))) # (!\reg_file~12_combout  & (((\reg_file~0_combout  & \instr_reg[3]~8_combout ))))

	.dataa(\reg_file~12_combout ),
	.datab(mdr[3]),
	.datac(\reg_file~0_combout ),
	.datad(\instr_reg[3]~8_combout ),
	.cin(gnd),
	.combout(\reg_file~13_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file~13 .lut_mask = 16'hDA8A;
defparam \reg_file~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y23_N13
dffeas \reg_file[7][3] (
	.clk(!\Clock~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg_file~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file[7][7]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file[7][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file[7][3] .is_wysiwyg = "true";
defparam \reg_file[7][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y23_N20
cycloneive_lcell_comb \bkpnt[3] (
// Equation(s):
// bkpnt[3] = (GLOBAL(\SW[17]~inputclkctrl_outclk ) & (\SW[3]~input_o )) # (!GLOBAL(\SW[17]~inputclkctrl_outclk ) & ((bkpnt[3])))

	.dataa(\SW[3]~input_o ),
	.datab(bkpnt[3]),
	.datac(gnd),
	.datad(\SW[17]~inputclkctrl_outclk ),
	.cin(gnd),
	.combout(bkpnt[3]),
	.cout());
// synopsys translate_off
defparam \bkpnt[3] .lut_mask = 16'hAACC;
defparam \bkpnt[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y23_N28
cycloneive_lcell_comb \bkpnt[2] (
// Equation(s):
// bkpnt[2] = (GLOBAL(\SW[17]~inputclkctrl_outclk ) & ((\SW[2]~input_o ))) # (!GLOBAL(\SW[17]~inputclkctrl_outclk ) & (bkpnt[2]))

	.dataa(gnd),
	.datab(bkpnt[2]),
	.datac(\SW[2]~input_o ),
	.datad(\SW[17]~inputclkctrl_outclk ),
	.cin(gnd),
	.combout(bkpnt[2]),
	.cout());
// synopsys translate_off
defparam \bkpnt[2] .lut_mask = 16'hF0CC;
defparam \bkpnt[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y23_N26
cycloneive_lcell_comb \ctrl_unit|Equal0~1 (
// Equation(s):
// \ctrl_unit|Equal0~1_combout  = (\reg_file[7][3]~q  & (bkpnt[3] & (\reg_file[7][2]~q  $ (!bkpnt[2])))) # (!\reg_file[7][3]~q  & (!bkpnt[3] & (\reg_file[7][2]~q  $ (!bkpnt[2]))))

	.dataa(\reg_file[7][3]~q ),
	.datab(bkpnt[3]),
	.datac(\reg_file[7][2]~q ),
	.datad(bkpnt[2]),
	.cin(gnd),
	.combout(\ctrl_unit|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|Equal0~1 .lut_mask = 16'h9009;
defparam \ctrl_unit|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y23_N30
cycloneive_lcell_comb \bkpnt[0] (
// Equation(s):
// bkpnt[0] = (GLOBAL(\SW[17]~inputclkctrl_outclk ) & ((\SW[0]~input_o ))) # (!GLOBAL(\SW[17]~inputclkctrl_outclk ) & (bkpnt[0]))

	.dataa(bkpnt[0]),
	.datab(\SW[0]~input_o ),
	.datac(gnd),
	.datad(\SW[17]~inputclkctrl_outclk ),
	.cin(gnd),
	.combout(bkpnt[0]),
	.cout());
// synopsys translate_off
defparam \bkpnt[0] .lut_mask = 16'hCCAA;
defparam \bkpnt[0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y23_N24
cycloneive_lcell_comb \bkpnt[1] (
// Equation(s):
// bkpnt[1] = (GLOBAL(\SW[17]~inputclkctrl_outclk ) & (\SW[1]~input_o )) # (!GLOBAL(\SW[17]~inputclkctrl_outclk ) & ((bkpnt[1])))

	.dataa(\SW[1]~input_o ),
	.datab(bkpnt[1]),
	.datac(gnd),
	.datad(\SW[17]~inputclkctrl_outclk ),
	.cin(gnd),
	.combout(bkpnt[1]),
	.cout());
// synopsys translate_off
defparam \bkpnt[1] .lut_mask = 16'hAACC;
defparam \bkpnt[1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y23_N8
cycloneive_lcell_comb \ctrl_unit|Equal0~0 (
// Equation(s):
// \ctrl_unit|Equal0~0_combout  = (bkpnt[0] & (\reg_file[7][0]~q  & (bkpnt[1] $ (!\reg_file[7][1]~q )))) # (!bkpnt[0] & (!\reg_file[7][0]~q  & (bkpnt[1] $ (!\reg_file[7][1]~q ))))

	.dataa(bkpnt[0]),
	.datab(bkpnt[1]),
	.datac(\reg_file[7][1]~q ),
	.datad(\reg_file[7][0]~q ),
	.cin(gnd),
	.combout(\ctrl_unit|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|Equal0~0 .lut_mask = 16'h8241;
defparam \ctrl_unit|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y23_N18
cycloneive_lcell_comb \bkpnt[7] (
// Equation(s):
// bkpnt[7] = (GLOBAL(\SW[17]~inputclkctrl_outclk ) & (\SW[7]~input_o )) # (!GLOBAL(\SW[17]~inputclkctrl_outclk ) & ((bkpnt[7])))

	.dataa(\SW[7]~input_o ),
	.datab(bkpnt[7]),
	.datac(gnd),
	.datad(\SW[17]~inputclkctrl_outclk ),
	.cin(gnd),
	.combout(bkpnt[7]),
	.cout());
// synopsys translate_off
defparam \bkpnt[7] .lut_mask = 16'hAACC;
defparam \bkpnt[7] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y23_N6
cycloneive_lcell_comb \bkpnt[6] (
// Equation(s):
// bkpnt[6] = (GLOBAL(\SW[17]~inputclkctrl_outclk ) & ((\SW[6]~input_o ))) # (!GLOBAL(\SW[17]~inputclkctrl_outclk ) & (bkpnt[6]))

	.dataa(bkpnt[6]),
	.datab(\SW[6]~input_o ),
	.datac(gnd),
	.datad(\SW[17]~inputclkctrl_outclk ),
	.cin(gnd),
	.combout(bkpnt[6]),
	.cout());
// synopsys translate_off
defparam \bkpnt[6] .lut_mask = 16'hCCAA;
defparam \bkpnt[6] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y23_N22
cycloneive_lcell_comb \ctrl_unit|Equal0~3 (
// Equation(s):
// \ctrl_unit|Equal0~3_combout  = (\reg_file[7][6]~q  & (bkpnt[6] & (bkpnt[7] $ (!\reg_file[7][7]~q )))) # (!\reg_file[7][6]~q  & (!bkpnt[6] & (bkpnt[7] $ (!\reg_file[7][7]~q ))))

	.dataa(\reg_file[7][6]~q ),
	.datab(bkpnt[7]),
	.datac(bkpnt[6]),
	.datad(\reg_file[7][7]~q ),
	.cin(gnd),
	.combout(\ctrl_unit|Equal0~3_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|Equal0~3 .lut_mask = 16'h8421;
defparam \ctrl_unit|Equal0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y23_N6
cycloneive_lcell_comb \bkpnt[5] (
// Equation(s):
// bkpnt[5] = (GLOBAL(\SW[17]~inputclkctrl_outclk ) & ((\SW[5]~input_o ))) # (!GLOBAL(\SW[17]~inputclkctrl_outclk ) & (bkpnt[5]))

	.dataa(bkpnt[5]),
	.datab(\SW[5]~input_o ),
	.datac(gnd),
	.datad(\SW[17]~inputclkctrl_outclk ),
	.cin(gnd),
	.combout(bkpnt[5]),
	.cout());
// synopsys translate_off
defparam \bkpnt[5] .lut_mask = 16'hCCAA;
defparam \bkpnt[5] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y23_N0
cycloneive_lcell_comb \bkpnt[4] (
// Equation(s):
// bkpnt[4] = (GLOBAL(\SW[17]~inputclkctrl_outclk ) & (\SW[4]~input_o )) # (!GLOBAL(\SW[17]~inputclkctrl_outclk ) & ((bkpnt[4])))

	.dataa(\SW[4]~input_o ),
	.datab(bkpnt[4]),
	.datac(gnd),
	.datad(\SW[17]~inputclkctrl_outclk ),
	.cin(gnd),
	.combout(bkpnt[4]),
	.cout());
// synopsys translate_off
defparam \bkpnt[4] .lut_mask = 16'hAACC;
defparam \bkpnt[4] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y23_N2
cycloneive_lcell_comb \ctrl_unit|Equal0~2 (
// Equation(s):
// \ctrl_unit|Equal0~2_combout  = (bkpnt[5] & (\reg_file[7][5]~q  & (\reg_file[7][4]~q  $ (!bkpnt[4])))) # (!bkpnt[5] & (!\reg_file[7][5]~q  & (\reg_file[7][4]~q  $ (!bkpnt[4]))))

	.dataa(bkpnt[5]),
	.datab(\reg_file[7][4]~q ),
	.datac(bkpnt[4]),
	.datad(\reg_file[7][5]~q ),
	.cin(gnd),
	.combout(\ctrl_unit|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|Equal0~2 .lut_mask = 16'h8241;
defparam \ctrl_unit|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y23_N4
cycloneive_lcell_comb \ctrl_unit|Equal0~4 (
// Equation(s):
// \ctrl_unit|Equal0~4_combout  = (\ctrl_unit|Equal0~1_combout  & (\ctrl_unit|Equal0~0_combout  & (\ctrl_unit|Equal0~3_combout  & \ctrl_unit|Equal0~2_combout )))

	.dataa(\ctrl_unit|Equal0~1_combout ),
	.datab(\ctrl_unit|Equal0~0_combout ),
	.datac(\ctrl_unit|Equal0~3_combout ),
	.datad(\ctrl_unit|Equal0~2_combout ),
	.cin(gnd),
	.combout(\ctrl_unit|Equal0~4_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|Equal0~4 .lut_mask = 16'h8000;
defparam \ctrl_unit|Equal0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y26_N10
cycloneive_lcell_comb \ctrl_unit|Equal0~10 (
// Equation(s):
// \ctrl_unit|Equal0~10_combout  = (!\ctrl_unit|Equal0~9_combout ) # (!\ctrl_unit|Equal0~4_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\ctrl_unit|Equal0~4_combout ),
	.datad(\ctrl_unit|Equal0~9_combout ),
	.cin(gnd),
	.combout(\ctrl_unit|Equal0~10_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|Equal0~10 .lut_mask = 16'h0FFF;
defparam \ctrl_unit|Equal0~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y26_N27
dffeas \ctrl_unit|cpucycle[0] (
	.clk(\Clock~clkctrl_outclk ),
	.d(\ctrl_unit|cpucycle[0]~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ctrl_unit|Equal0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ctrl_unit|cpucycle [0]),
	.prn(vcc));
// synopsys translate_off
defparam \ctrl_unit|cpucycle[0] .is_wysiwyg = "true";
defparam \ctrl_unit|cpucycle[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y24_N2
cycloneive_lcell_comb \ctrl_unit|cpucycle[2]~0 (
// Equation(s):
// \ctrl_unit|cpucycle[2]~0_combout  = (!\ctrl_unit|cpucycle [0] & \ctrl_unit|cpucycle [1])

	.dataa(\ctrl_unit|cpucycle [0]),
	.datab(gnd),
	.datac(\ctrl_unit|cpucycle [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\ctrl_unit|cpucycle[2]~0_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|cpucycle[2]~0 .lut_mask = 16'h5050;
defparam \ctrl_unit|cpucycle[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y26_N6
cycloneive_lcell_comb \ctrl_unit|cpucycle[3]~2 (
// Equation(s):
// \ctrl_unit|cpucycle[3]~2_combout  = \ctrl_unit|cpucycle [3] $ (((\ctrl_unit|cpucycle[2]~0_combout  & (\ctrl_unit|Equal0~10_combout  & \ctrl_unit|cpucycle [2]))))

	.dataa(\ctrl_unit|cpucycle[2]~0_combout ),
	.datab(\ctrl_unit|Equal0~10_combout ),
	.datac(\ctrl_unit|cpucycle [3]),
	.datad(\ctrl_unit|cpucycle [2]),
	.cin(gnd),
	.combout(\ctrl_unit|cpucycle[3]~2_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|cpucycle[3]~2 .lut_mask = 16'h78F0;
defparam \ctrl_unit|cpucycle[3]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y26_N7
dffeas \ctrl_unit|cpucycle[3] (
	.clk(\Clock~clkctrl_outclk ),
	.d(\ctrl_unit|cpucycle[3]~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ctrl_unit|cpucycle [3]),
	.prn(vcc));
// synopsys translate_off
defparam \ctrl_unit|cpucycle[3] .is_wysiwyg = "true";
defparam \ctrl_unit|cpucycle[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y26_N8
cycloneive_lcell_comb \ctrl_unit|dbus_rnum_src[3]~4 (
// Equation(s):
// \ctrl_unit|dbus_rnum_src[3]~4_combout  = (!\ctrl_unit|cpucycle [3] & ((!\ctrl_unit|Equal0~4_combout ) # (!\ctrl_unit|Equal0~9_combout )))

	.dataa(\ctrl_unit|cpucycle [3]),
	.datab(gnd),
	.datac(\ctrl_unit|Equal0~9_combout ),
	.datad(\ctrl_unit|Equal0~4_combout ),
	.cin(gnd),
	.combout(\ctrl_unit|dbus_rnum_src[3]~4_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|dbus_rnum_src[3]~4 .lut_mask = 16'h0555;
defparam \ctrl_unit|dbus_rnum_src[3]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y27_N22
cycloneive_lcell_comb \ctrl_unit|cex_state[6]~10 (
// Equation(s):
// \ctrl_unit|cex_state[6]~10_combout  = (!\ID|OP [5] & (\ctrl_unit|cpucycle [0] & (\ctrl_unit|Decoder0~1_combout  & \ID|OP [4])))

	.dataa(\ID|OP [5]),
	.datab(\ctrl_unit|cpucycle [0]),
	.datac(\ctrl_unit|Decoder0~1_combout ),
	.datad(\ID|OP [4]),
	.cin(gnd),
	.combout(\ctrl_unit|cex_state[6]~10_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|cex_state[6]~10 .lut_mask = 16'h4000;
defparam \ctrl_unit|cex_state[6]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y27_N18
cycloneive_lcell_comb \ctrl_unit|cex_state[6]~6 (
// Equation(s):
// \ctrl_unit|cex_state[6]~6_combout  = (\ctrl_unit|cex_state[6]~10_combout  & ((\ctrl_unit|ctrl_reg_bus~3_combout  & ((\ctrl_unit|cex_code_ctrl|result~combout ))) # (!\ctrl_unit|ctrl_reg_bus~3_combout  & (\ctrl_unit|cex_state [6])))) # 
// (!\ctrl_unit|cex_state[6]~10_combout  & (((\ctrl_unit|cex_state [6]))))

	.dataa(\ctrl_unit|cex_state[6]~10_combout ),
	.datab(\ctrl_unit|ctrl_reg_bus~3_combout ),
	.datac(\ctrl_unit|cex_state [6]),
	.datad(\ctrl_unit|cex_code_ctrl|result~combout ),
	.cin(gnd),
	.combout(\ctrl_unit|cex_state[6]~6_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|cex_state[6]~6 .lut_mask = 16'hF870;
defparam \ctrl_unit|cex_state[6]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y27_N19
dffeas \ctrl_unit|cex_state[6] (
	.clk(\Clock~clkctrl_outclk ),
	.d(\ctrl_unit|cex_state[6]~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ctrl_unit|cex_state [6]),
	.prn(vcc));
// synopsys translate_off
defparam \ctrl_unit|cex_state[6] .is_wysiwyg = "true";
defparam \ctrl_unit|cex_state[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y27_N26
cycloneive_lcell_comb \ctrl_unit|cex_state[3]~7 (
// Equation(s):
// \ctrl_unit|cex_state[3]~7_combout  = ((\ctrl_unit|cpucycle [0]) # (\ctrl_unit|cex_state[3]~2_combout )) # (!\ctrl_unit|cex_state [6])

	.dataa(gnd),
	.datab(\ctrl_unit|cex_state [6]),
	.datac(\ctrl_unit|cpucycle [0]),
	.datad(\ctrl_unit|cex_state[3]~2_combout ),
	.cin(gnd),
	.combout(\ctrl_unit|cex_state[3]~7_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|cex_state[3]~7 .lut_mask = 16'hFFF3;
defparam \ctrl_unit|cex_state[3]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y27_N2
cycloneive_lcell_comb \ctrl_unit|cex_state[3]~8 (
// Equation(s):
// \ctrl_unit|cex_state[3]~8_combout  = (\ctrl_unit|data_bus_ctrl~20_combout  & ((\ctrl_unit|cpucycle [2] & (\ctrl_unit|cex_state[6]~10_combout )) # (!\ctrl_unit|cpucycle [2] & ((!\ctrl_unit|cex_state[3]~7_combout )))))

	.dataa(\ctrl_unit|cpucycle [2]),
	.datab(\ctrl_unit|cex_state[6]~10_combout ),
	.datac(\ctrl_unit|data_bus_ctrl~20_combout ),
	.datad(\ctrl_unit|cex_state[3]~7_combout ),
	.cin(gnd),
	.combout(\ctrl_unit|cex_state[3]~8_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|cex_state[3]~8 .lut_mask = 16'h80D0;
defparam \ctrl_unit|cex_state[3]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y27_N24
cycloneive_lcell_comb \ID|T[0]~feeder (
// Equation(s):
// \ID|T[0]~feeder_combout  = instr_reg[3]

	.dataa(gnd),
	.datab(gnd),
	.datac(instr_reg[3]),
	.datad(gnd),
	.cin(gnd),
	.combout(\ID|T[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ID|T[0]~feeder .lut_mask = 16'hF0F0;
defparam \ID|T[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y27_N25
dffeas \ID|T[0] (
	.clk(\ctrl_unit|enables[14]~clkctrl_outclk ),
	.d(\ID|T[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ID|T[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ID|T [0]),
	.prn(vcc));
// synopsys translate_off
defparam \ID|T[0] .is_wysiwyg = "true";
defparam \ID|T[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y27_N14
cycloneive_lcell_comb \ctrl_unit|cex_state[3]~9 (
// Equation(s):
// \ctrl_unit|cex_state[3]~9_combout  = (\ctrl_unit|cex_state[3]~8_combout  & ((\ctrl_unit|cpucycle [2] & ((\ID|T [0]))) # (!\ctrl_unit|cpucycle [2] & (!\ctrl_unit|cex_state [3])))) # (!\ctrl_unit|cex_state[3]~8_combout  & (((\ctrl_unit|cex_state [3]))))

	.dataa(\ctrl_unit|cpucycle [2]),
	.datab(\ctrl_unit|cex_state[3]~8_combout ),
	.datac(\ctrl_unit|cex_state [3]),
	.datad(\ID|T [0]),
	.cin(gnd),
	.combout(\ctrl_unit|cex_state[3]~9_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|cex_state[3]~9 .lut_mask = 16'hBC34;
defparam \ctrl_unit|cex_state[3]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y27_N15
dffeas \ctrl_unit|cex_state[3] (
	.clk(\Clock~clkctrl_outclk ),
	.d(\ctrl_unit|cex_state[3]~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ctrl_unit|cex_state [3]),
	.prn(vcc));
// synopsys translate_off
defparam \ctrl_unit|cex_state[3] .is_wysiwyg = "true";
defparam \ctrl_unit|cex_state[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y27_N4
cycloneive_lcell_comb \ctrl_unit|Add0~0 (
// Equation(s):
// \ctrl_unit|Add0~0_combout  = \ctrl_unit|cex_state [4] $ (!\ctrl_unit|cex_state [3])

	.dataa(gnd),
	.datab(gnd),
	.datac(\ctrl_unit|cex_state [4]),
	.datad(\ctrl_unit|cex_state [3]),
	.cin(gnd),
	.combout(\ctrl_unit|Add0~0_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|Add0~0 .lut_mask = 16'hF00F;
defparam \ctrl_unit|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y27_N2
cycloneive_lcell_comb \ID|T[1]~feeder (
// Equation(s):
// \ID|T[1]~feeder_combout  = instr_reg[4]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(instr_reg[4]),
	.cin(gnd),
	.combout(\ID|T[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ID|T[1]~feeder .lut_mask = 16'hFF00;
defparam \ID|T[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y27_N3
dffeas \ID|T[1] (
	.clk(\ctrl_unit|enables[14]~clkctrl_outclk ),
	.d(\ID|T[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ID|T[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ID|T [1]),
	.prn(vcc));
// synopsys translate_off
defparam \ID|T[1] .is_wysiwyg = "true";
defparam \ID|T[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y27_N5
dffeas \ctrl_unit|cex_state[4] (
	.clk(\Clock~clkctrl_outclk ),
	.d(\ctrl_unit|Add0~0_combout ),
	.asdata(\ID|T [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\ctrl_unit|cpucycle [2]),
	.ena(\ctrl_unit|cex_state[3]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ctrl_unit|cex_state [4]),
	.prn(vcc));
// synopsys translate_off
defparam \ctrl_unit|cex_state[4] .is_wysiwyg = "true";
defparam \ctrl_unit|cex_state[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y27_N26
cycloneive_lcell_comb \ctrl_unit|Add0~1 (
// Equation(s):
// \ctrl_unit|Add0~1_combout  = \ctrl_unit|cex_state [5] $ (((!\ctrl_unit|cex_state [3] & !\ctrl_unit|cex_state [4])))

	.dataa(\ctrl_unit|cex_state [3]),
	.datab(\ctrl_unit|cex_state [4]),
	.datac(\ctrl_unit|cex_state [5]),
	.datad(gnd),
	.cin(gnd),
	.combout(\ctrl_unit|Add0~1_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|Add0~1 .lut_mask = 16'hE1E1;
defparam \ctrl_unit|Add0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y27_N12
cycloneive_lcell_comb \ID|T[2]~feeder (
// Equation(s):
// \ID|T[2]~feeder_combout  = instr_reg[5]

	.dataa(gnd),
	.datab(gnd),
	.datac(instr_reg[5]),
	.datad(gnd),
	.cin(gnd),
	.combout(\ID|T[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ID|T[2]~feeder .lut_mask = 16'hF0F0;
defparam \ID|T[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y27_N13
dffeas \ID|T[2] (
	.clk(\ctrl_unit|enables[14]~clkctrl_outclk ),
	.d(\ID|T[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ID|T[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ID|T [2]),
	.prn(vcc));
// synopsys translate_off
defparam \ID|T[2] .is_wysiwyg = "true";
defparam \ID|T[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y27_N27
dffeas \ctrl_unit|cex_state[5] (
	.clk(\Clock~clkctrl_outclk ),
	.d(\ctrl_unit|Add0~1_combout ),
	.asdata(\ID|T [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\ctrl_unit|cpucycle [2]),
	.ena(\ctrl_unit|cex_state[3]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ctrl_unit|cex_state [5]),
	.prn(vcc));
// synopsys translate_off
defparam \ctrl_unit|cex_state[5] .is_wysiwyg = "true";
defparam \ctrl_unit|cex_state[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y27_N16
cycloneive_lcell_comb \ctrl_unit|cex_state[3]~2 (
// Equation(s):
// \ctrl_unit|cex_state[3]~2_combout  = (!\ctrl_unit|cex_state [3] & (!\ctrl_unit|cex_state [4] & !\ctrl_unit|cex_state [5]))

	.dataa(\ctrl_unit|cex_state [3]),
	.datab(\ctrl_unit|cex_state [4]),
	.datac(\ctrl_unit|cex_state [5]),
	.datad(gnd),
	.cin(gnd),
	.combout(\ctrl_unit|cex_state[3]~2_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|cex_state[3]~2 .lut_mask = 16'h0101;
defparam \ctrl_unit|cex_state[3]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y27_N24
cycloneive_lcell_comb \ctrl_unit|cex_state[0]~3 (
// Equation(s):
// \ctrl_unit|cex_state[0]~3_combout  = ((\ctrl_unit|cex_state [6]) # ((\ctrl_unit|cpucycle [0]) # (!\ctrl_unit|cex_state[3]~2_combout ))) # (!\ctrl_unit|always0~0_combout )

	.dataa(\ctrl_unit|always0~0_combout ),
	.datab(\ctrl_unit|cex_state [6]),
	.datac(\ctrl_unit|cpucycle [0]),
	.datad(\ctrl_unit|cex_state[3]~2_combout ),
	.cin(gnd),
	.combout(\ctrl_unit|cex_state[0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|cex_state[0]~3 .lut_mask = 16'hFDFF;
defparam \ctrl_unit|cex_state[0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y27_N20
cycloneive_lcell_comb \ctrl_unit|cex_state[0]~4 (
// Equation(s):
// \ctrl_unit|cex_state[0]~4_combout  = (\ctrl_unit|data_bus_ctrl~20_combout  & ((\ctrl_unit|cpucycle [2] & (\ctrl_unit|cex_state[6]~10_combout )) # (!\ctrl_unit|cpucycle [2] & ((!\ctrl_unit|cex_state[0]~3_combout )))))

	.dataa(\ctrl_unit|cex_state[6]~10_combout ),
	.datab(\ctrl_unit|cex_state[0]~3_combout ),
	.datac(\ctrl_unit|data_bus_ctrl~20_combout ),
	.datad(\ctrl_unit|cpucycle [2]),
	.cin(gnd),
	.combout(\ctrl_unit|cex_state[0]~4_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|cex_state[0]~4 .lut_mask = 16'hA030;
defparam \ctrl_unit|cex_state[0]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y27_N30
cycloneive_lcell_comb \ID|F[0]~feeder (
// Equation(s):
// \ID|F[0]~feeder_combout  = instr_reg[0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(instr_reg[0]),
	.cin(gnd),
	.combout(\ID|F[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ID|F[0]~feeder .lut_mask = 16'hFF00;
defparam \ID|F[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y27_N31
dffeas \ID|F[0] (
	.clk(\ctrl_unit|enables[14]~clkctrl_outclk ),
	.d(\ID|F[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ID|T[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ID|F [0]),
	.prn(vcc));
// synopsys translate_off
defparam \ID|F[0] .is_wysiwyg = "true";
defparam \ID|F[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y27_N28
cycloneive_lcell_comb \ctrl_unit|cex_state[0]~5 (
// Equation(s):
// \ctrl_unit|cex_state[0]~5_combout  = (\ctrl_unit|cex_state[0]~4_combout  & ((\ctrl_unit|cpucycle [2] & ((\ID|F [0]))) # (!\ctrl_unit|cpucycle [2] & (!\ctrl_unit|cex_state [0])))) # (!\ctrl_unit|cex_state[0]~4_combout  & (((\ctrl_unit|cex_state [0]))))

	.dataa(\ctrl_unit|cpucycle [2]),
	.datab(\ctrl_unit|cex_state[0]~4_combout ),
	.datac(\ctrl_unit|cex_state [0]),
	.datad(\ID|F [0]),
	.cin(gnd),
	.combout(\ctrl_unit|cex_state[0]~5_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|cex_state[0]~5 .lut_mask = 16'hBC34;
defparam \ctrl_unit|cex_state[0]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y27_N29
dffeas \ctrl_unit|cex_state[0] (
	.clk(\Clock~clkctrl_outclk ),
	.d(\ctrl_unit|cex_state[0]~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ctrl_unit|cex_state [0]),
	.prn(vcc));
// synopsys translate_off
defparam \ctrl_unit|cex_state[0] .is_wysiwyg = "true";
defparam \ctrl_unit|cex_state[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y27_N30
cycloneive_lcell_comb \ctrl_unit|Add1~0 (
// Equation(s):
// \ctrl_unit|Add1~0_combout  = \ctrl_unit|cex_state [1] $ (!\ctrl_unit|cex_state [0])

	.dataa(gnd),
	.datab(gnd),
	.datac(\ctrl_unit|cex_state [1]),
	.datad(\ctrl_unit|cex_state [0]),
	.cin(gnd),
	.combout(\ctrl_unit|Add1~0_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|Add1~0 .lut_mask = 16'hF00F;
defparam \ctrl_unit|Add1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y27_N28
cycloneive_lcell_comb \ID|F[1]~feeder (
// Equation(s):
// \ID|F[1]~feeder_combout  = instr_reg[1]

	.dataa(gnd),
	.datab(gnd),
	.datac(instr_reg[1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\ID|F[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ID|F[1]~feeder .lut_mask = 16'hF0F0;
defparam \ID|F[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y27_N29
dffeas \ID|F[1] (
	.clk(\ctrl_unit|enables[14]~clkctrl_outclk ),
	.d(\ID|F[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ID|T[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ID|F [1]),
	.prn(vcc));
// synopsys translate_off
defparam \ID|F[1] .is_wysiwyg = "true";
defparam \ID|F[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y27_N31
dffeas \ctrl_unit|cex_state[1] (
	.clk(\Clock~clkctrl_outclk ),
	.d(\ctrl_unit|Add1~0_combout ),
	.asdata(\ID|F [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\ctrl_unit|cpucycle [2]),
	.ena(\ctrl_unit|cex_state[0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ctrl_unit|cex_state [1]),
	.prn(vcc));
// synopsys translate_off
defparam \ctrl_unit|cex_state[1] .is_wysiwyg = "true";
defparam \ctrl_unit|cex_state[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y27_N8
cycloneive_lcell_comb \ctrl_unit|Add1~1 (
// Equation(s):
// \ctrl_unit|Add1~1_combout  = \ctrl_unit|cex_state [2] $ (((!\ctrl_unit|cex_state [1] & !\ctrl_unit|cex_state [0])))

	.dataa(\ctrl_unit|cex_state [1]),
	.datab(\ctrl_unit|cex_state [0]),
	.datac(\ctrl_unit|cex_state [2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\ctrl_unit|Add1~1_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|Add1~1 .lut_mask = 16'hE1E1;
defparam \ctrl_unit|Add1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y27_N22
cycloneive_lcell_comb \ID|F[2]~feeder (
// Equation(s):
// \ID|F[2]~feeder_combout  = instr_reg[2]

	.dataa(gnd),
	.datab(gnd),
	.datac(instr_reg[2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\ID|F[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ID|F[2]~feeder .lut_mask = 16'hF0F0;
defparam \ID|F[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y27_N23
dffeas \ID|F[2] (
	.clk(\ctrl_unit|enables[14]~clkctrl_outclk ),
	.d(\ID|F[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ID|T[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ID|F [2]),
	.prn(vcc));
// synopsys translate_off
defparam \ID|F[2] .is_wysiwyg = "true";
defparam \ID|F[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y27_N9
dffeas \ctrl_unit|cex_state[2] (
	.clk(\Clock~clkctrl_outclk ),
	.d(\ctrl_unit|Add1~1_combout ),
	.asdata(\ID|F [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\ctrl_unit|cpucycle [2]),
	.ena(\ctrl_unit|cex_state[0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ctrl_unit|cex_state [2]),
	.prn(vcc));
// synopsys translate_off
defparam \ctrl_unit|cex_state[2] .is_wysiwyg = "true";
defparam \ctrl_unit|cex_state[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y27_N10
cycloneive_lcell_comb \ctrl_unit|always0~0 (
// Equation(s):
// \ctrl_unit|always0~0_combout  = (\ctrl_unit|cex_state [1]) # ((\ctrl_unit|cex_state [2]) # (\ctrl_unit|cex_state [0]))

	.dataa(\ctrl_unit|cex_state [1]),
	.datab(gnd),
	.datac(\ctrl_unit|cex_state [2]),
	.datad(\ctrl_unit|cex_state [0]),
	.cin(gnd),
	.combout(\ctrl_unit|always0~0_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|always0~0 .lut_mask = 16'hFFFA;
defparam \ctrl_unit|always0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y27_N16
cycloneive_lcell_comb \ctrl_unit|enables~2 (
// Equation(s):
// \ctrl_unit|enables~2_combout  = (\ctrl_unit|cpucycle [1] & ((\ctrl_unit|cex_state [6] & ((!\ctrl_unit|cex_state[3]~2_combout ))) # (!\ctrl_unit|cex_state [6] & (\ctrl_unit|always0~0_combout  & \ctrl_unit|cex_state[3]~2_combout ))))

	.dataa(\ctrl_unit|always0~0_combout ),
	.datab(\ctrl_unit|cex_state [6]),
	.datac(\ctrl_unit|cpucycle [1]),
	.datad(\ctrl_unit|cex_state[3]~2_combout ),
	.cin(gnd),
	.combout(\ctrl_unit|enables~2_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|enables~2 .lut_mask = 16'h20C0;
defparam \ctrl_unit|enables~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y27_N6
cycloneive_lcell_comb \ctrl_unit|enables~3 (
// Equation(s):
// \ctrl_unit|enables~3_combout  = (\ctrl_unit|dbus_rnum_src[3]~4_combout  & (\ctrl_unit|enables~2_combout  & (!\ctrl_unit|cpucycle [2] & !\ctrl_unit|cpucycle [0])))

	.dataa(\ctrl_unit|dbus_rnum_src[3]~4_combout ),
	.datab(\ctrl_unit|enables~2_combout ),
	.datac(\ctrl_unit|cpucycle [2]),
	.datad(\ctrl_unit|cpucycle [0]),
	.cin(gnd),
	.combout(\ctrl_unit|enables~3_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|enables~3 .lut_mask = 16'h0008;
defparam \ctrl_unit|enables~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y27_N7
dffeas \ctrl_unit|enables[14] (
	.clk(\Clock~clkctrl_outclk ),
	.d(\ctrl_unit|enables~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ctrl_unit|enables [14]),
	.prn(vcc));
// synopsys translate_off
defparam \ctrl_unit|enables[14] .is_wysiwyg = "true";
defparam \ctrl_unit|enables[14] .power_up = "low";
// synopsys translate_on

// Location: CLKCTRL_G17
cycloneive_clkctrl \ctrl_unit|enables[14]~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\ctrl_unit|enables [14]}),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\ctrl_unit|enables[14]~clkctrl_outclk ));
// synopsys translate_off
defparam \ctrl_unit|enables[14]~clkctrl .clock_type = "global clock";
defparam \ctrl_unit|enables[14]~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X68_Y25_N16
cycloneive_lcell_comb \ID|Add0~4 (
// Equation(s):
// \ID|Add0~4_combout  = \ID|Add0~1_combout  $ (\ID|Add0~0_combout  $ (((\ID|Add0~2_combout ) # (\ID|Add0~3_combout ))))

	.dataa(\ID|Add0~1_combout ),
	.datab(\ID|Add0~0_combout ),
	.datac(\ID|Add0~2_combout ),
	.datad(\ID|Add0~3_combout ),
	.cin(gnd),
	.combout(\ID|Add0~4_combout ),
	.cout());
// synopsys translate_off
defparam \ID|Add0~4 .lut_mask = 16'h9996;
defparam \ID|Add0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y27_N6
cycloneive_lcell_comb \ID|Mux28~2 (
// Equation(s):
// \ID|Mux28~2_combout  = (!instr_reg[14] & ((instr_reg[15]) # ((instr_reg[13] & !\ID|Add0~4_combout ))))

	.dataa(instr_reg[14]),
	.datab(instr_reg[13]),
	.datac(instr_reg[15]),
	.datad(\ID|Add0~4_combout ),
	.cin(gnd),
	.combout(\ID|Mux28~2_combout ),
	.cout());
// synopsys translate_off
defparam \ID|Mux28~2 .lut_mask = 16'h5054;
defparam \ID|Mux28~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y26_N20
cycloneive_lcell_comb \ID|Mux28~8 (
// Equation(s):
// \ID|Mux28~8_combout  = (instr_reg[13] & (instr_reg[11] $ ((!instr_reg[12])))) # (!instr_reg[13] & (instr_reg[10] & ((instr_reg[11]) # (instr_reg[12]))))

	.dataa(instr_reg[11]),
	.datab(instr_reg[12]),
	.datac(instr_reg[10]),
	.datad(instr_reg[13]),
	.cin(gnd),
	.combout(\ID|Mux28~8_combout ),
	.cout());
// synopsys translate_off
defparam \ID|Mux28~8 .lut_mask = 16'h99E0;
defparam \ID|Mux28~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y26_N22
cycloneive_lcell_comb \ID|Mux28~9 (
// Equation(s):
// \ID|Mux28~9_combout  = (\ID|Mux28~8_combout  & ((instr_reg[9]) # (instr_reg[12])))

	.dataa(gnd),
	.datab(instr_reg[9]),
	.datac(instr_reg[12]),
	.datad(\ID|Mux28~8_combout ),
	.cin(gnd),
	.combout(\ID|Mux28~9_combout ),
	.cout());
// synopsys translate_off
defparam \ID|Mux28~9 .lut_mask = 16'hFC00;
defparam \ID|Mux28~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y25_N22
cycloneive_lcell_comb \ID|Mux28~4 (
// Equation(s):
// \ID|Mux28~4_combout  = (instr_reg[13] & (instr_reg[11])) # (!instr_reg[13] & ((instr_reg[8])))

	.dataa(instr_reg[13]),
	.datab(instr_reg[11]),
	.datac(gnd),
	.datad(instr_reg[8]),
	.cin(gnd),
	.combout(\ID|Mux28~4_combout ),
	.cout());
// synopsys translate_off
defparam \ID|Mux28~4 .lut_mask = 16'hDD88;
defparam \ID|Mux28~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y25_N0
cycloneive_lcell_comb \ID|Mux28~5 (
// Equation(s):
// \ID|Mux28~5_combout  = (\ID|Mux28~4_combout  & ((instr_reg[7] & (!instr_reg[6])) # (!instr_reg[7] & ((\ID|Add0~4_combout ))))) # (!\ID|Mux28~4_combout  & (((instr_reg[7]))))

	.dataa(\ID|Mux28~4_combout ),
	.datab(instr_reg[6]),
	.datac(instr_reg[7]),
	.datad(\ID|Add0~4_combout ),
	.cin(gnd),
	.combout(\ID|Mux28~5_combout ),
	.cout());
// synopsys translate_off
defparam \ID|Mux28~5 .lut_mask = 16'h7A70;
defparam \ID|Mux28~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y25_N10
cycloneive_lcell_comb \ID|Mux28~6 (
// Equation(s):
// \ID|Mux28~6_combout  = (instr_reg[9] & ((\ID|Mux28~4_combout ) # ((!\ID|Mux12~0_combout )))) # (!instr_reg[9] & (((\ID|Mux12~0_combout  & \ID|Mux28~5_combout ))))

	.dataa(\ID|Mux28~4_combout ),
	.datab(instr_reg[9]),
	.datac(\ID|Mux12~0_combout ),
	.datad(\ID|Mux28~5_combout ),
	.cin(gnd),
	.combout(\ID|Mux28~6_combout ),
	.cout());
// synopsys translate_off
defparam \ID|Mux28~6 .lut_mask = 16'hBC8C;
defparam \ID|Mux28~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y25_N8
cycloneive_lcell_comb \ID|Mux28~7 (
// Equation(s):
// \ID|Mux28~7_combout  = \ID|Mux28~4_combout  $ (((instr_reg[13] & (!instr_reg[12])) # (!instr_reg[13] & ((\ID|Mux28~6_combout )))))

	.dataa(instr_reg[13]),
	.datab(instr_reg[12]),
	.datac(\ID|Mux28~4_combout ),
	.datad(\ID|Mux28~6_combout ),
	.cin(gnd),
	.combout(\ID|Mux28~7_combout ),
	.cout());
// synopsys translate_off
defparam \ID|Mux28~7 .lut_mask = 16'h87D2;
defparam \ID|Mux28~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y27_N24
cycloneive_lcell_comb \ID|Mux28~3 (
// Equation(s):
// \ID|Mux28~3_combout  = (instr_reg[12] & ((instr_reg[11]) # ((!\ID|Equal2~2_combout  & \ID|OP [1])))) # (!instr_reg[12] & (((\ID|OP [1]))))

	.dataa(\ID|Equal2~2_combout ),
	.datab(instr_reg[11]),
	.datac(instr_reg[12]),
	.datad(\ID|OP [1]),
	.cin(gnd),
	.combout(\ID|Mux28~3_combout ),
	.cout());
// synopsys translate_off
defparam \ID|Mux28~3 .lut_mask = 16'hDFC0;
defparam \ID|Mux28~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y27_N12
cycloneive_lcell_comb \ID|Mux28~10 (
// Equation(s):
// \ID|Mux28~10_combout  = (instr_reg[12] & (\ID|Mux28~9_combout  & ((\ID|Mux28~3_combout )))) # (!instr_reg[12] & ((\ID|Mux28~7_combout ) # ((\ID|Mux28~9_combout  & \ID|Mux28~3_combout ))))

	.dataa(instr_reg[12]),
	.datab(\ID|Mux28~9_combout ),
	.datac(\ID|Mux28~7_combout ),
	.datad(\ID|Mux28~3_combout ),
	.cin(gnd),
	.combout(\ID|Mux28~10_combout ),
	.cout());
// synopsys translate_off
defparam \ID|Mux28~10 .lut_mask = 16'hDC50;
defparam \ID|Mux28~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y27_N28
cycloneive_lcell_comb \ID|Mux28~11 (
// Equation(s):
// \ID|Mux28~11_combout  = (\ID|Mux28~2_combout ) # ((instr_reg[14] & (!instr_reg[15] & \ID|Mux28~10_combout )))

	.dataa(\ID|Mux28~2_combout ),
	.datab(instr_reg[14]),
	.datac(instr_reg[15]),
	.datad(\ID|Mux28~10_combout ),
	.cin(gnd),
	.combout(\ID|Mux28~11_combout ),
	.cout());
// synopsys translate_off
defparam \ID|Mux28~11 .lut_mask = 16'hAEAA;
defparam \ID|Mux28~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y27_N29
dffeas \ID|OP[1] (
	.clk(\ctrl_unit|enables[14]~clkctrl_outclk ),
	.d(\ID|Mux28~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ID|OP [1]),
	.prn(vcc));
// synopsys translate_off
defparam \ID|OP[1] .is_wysiwyg = "true";
defparam \ID|OP[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y25_N8
cycloneive_lcell_comb \ID|PSWb[3]~feeder (
// Equation(s):
// \ID|PSWb[3]~feeder_combout  = instr_reg[3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(instr_reg[3]),
	.cin(gnd),
	.combout(\ID|PSWb[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ID|PSWb[3]~feeder .lut_mask = 16'hFF00;
defparam \ID|PSWb[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y25_N9
dffeas \ID|PSWb[3] (
	.clk(\ctrl_unit|enables[14]~clkctrl_outclk ),
	.d(\ID|PSWb[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ID|PSWb[3]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ID|PSWb [3]),
	.prn(vcc));
// synopsys translate_off
defparam \ID|PSWb[3] .is_wysiwyg = "true";
defparam \ID|PSWb[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y26_N4
cycloneive_lcell_comb \ctrl_unit|psw~6 (
// Equation(s):
// \ctrl_unit|psw~6_combout  = ((\ID|PSWb [3] & ((!\ID|OP [1]))) # (!\ID|PSWb [3] & (\ctrl_unit|psw [3]))) # (!\ctrl_unit|cpucycle [2])

	.dataa(\ctrl_unit|psw [3]),
	.datab(\ID|OP [1]),
	.datac(\ID|PSWb [3]),
	.datad(\ctrl_unit|cpucycle [2]),
	.cin(gnd),
	.combout(\ctrl_unit|psw~6_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|psw~6 .lut_mask = 16'h3AFF;
defparam \ctrl_unit|psw~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y26_N16
cycloneive_lcell_comb \ctrl_unit|psw~7 (
// Equation(s):
// \ctrl_unit|psw~7_combout  = (\ctrl_unit|cpucycle [1]) # ((\ctrl_unit|cpucycle [3]) # (!\ctrl_unit|cpucycle [0]))

	.dataa(gnd),
	.datab(\ctrl_unit|cpucycle [1]),
	.datac(\ctrl_unit|cpucycle [0]),
	.datad(\ctrl_unit|cpucycle [3]),
	.cin(gnd),
	.combout(\ctrl_unit|psw~7_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|psw~7 .lut_mask = 16'hFFCF;
defparam \ctrl_unit|psw~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y26_N28
cycloneive_lcell_comb \ctrl_unit|psw~8 (
// Equation(s):
// \ctrl_unit|psw~8_combout  = (\ctrl_unit|Equal0~10_combout  & ((\ctrl_unit|psw~6_combout ) # ((\ctrl_unit|psw~7_combout ) # (!\ctrl_unit|psw[1]~10_combout ))))

	.dataa(\ctrl_unit|psw~6_combout ),
	.datab(\ctrl_unit|psw[1]~10_combout ),
	.datac(\ctrl_unit|Equal0~10_combout ),
	.datad(\ctrl_unit|psw~7_combout ),
	.cin(gnd),
	.combout(\ctrl_unit|psw~8_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|psw~8 .lut_mask = 16'hF0B0;
defparam \ctrl_unit|psw~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y26_N29
dffeas \ctrl_unit|psw[3] (
	.clk(\Clock~clkctrl_outclk ),
	.d(\ctrl_unit|psw~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ctrl_unit|psw [3]),
	.prn(vcc));
// synopsys translate_off
defparam \ctrl_unit|psw[3] .is_wysiwyg = "true";
defparam \ctrl_unit|psw[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y24_N8
cycloneive_lcell_comb \data_viewer|data[3]~62 (
// Equation(s):
// \data_viewer|data[3]~62_combout  = (\SW[3]~input_o  & (\SW[0]~input_o )) # (!\SW[3]~input_o  & ((\SW[0]~input_o  & ((\reg_file[7][3]~q ))) # (!\SW[0]~input_o  & (\reg_file[6][3]~q ))))

	.dataa(\SW[3]~input_o ),
	.datab(\SW[0]~input_o ),
	.datac(\reg_file[6][3]~q ),
	.datad(\reg_file[7][3]~q ),
	.cin(gnd),
	.combout(\data_viewer|data[3]~62_combout ),
	.cout());
// synopsys translate_off
defparam \data_viewer|data[3]~62 .lut_mask = 16'hDC98;
defparam \data_viewer|data[3]~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y24_N30
cycloneive_lcell_comb \data_viewer|data[3]~63 (
// Equation(s):
// \data_viewer|data[3]~63_combout  = (\SW[3]~input_o  & ((\data_viewer|data[3]~62_combout  & ((\reg_file[15][3]~q ))) # (!\data_viewer|data[3]~62_combout  & (\reg_file[14][3]~q )))) # (!\SW[3]~input_o  & (((\data_viewer|data[3]~62_combout ))))

	.dataa(\reg_file[14][3]~q ),
	.datab(\SW[3]~input_o ),
	.datac(\data_viewer|data[3]~62_combout ),
	.datad(\reg_file[15][3]~q ),
	.cin(gnd),
	.combout(\data_viewer|data[3]~63_combout ),
	.cout());
// synopsys translate_off
defparam \data_viewer|data[3]~63 .lut_mask = 16'hF838;
defparam \data_viewer|data[3]~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y23_N28
cycloneive_lcell_comb \data_viewer|data[3]~55 (
// Equation(s):
// \data_viewer|data[3]~55_combout  = (\SW[0]~input_o  & ((\reg_file[5][3]~q ) # ((\SW[3]~input_o )))) # (!\SW[0]~input_o  & (((\reg_file[4][3]~q  & !\SW[3]~input_o ))))

	.dataa(\reg_file[5][3]~q ),
	.datab(\SW[0]~input_o ),
	.datac(\reg_file[4][3]~q ),
	.datad(\SW[3]~input_o ),
	.cin(gnd),
	.combout(\data_viewer|data[3]~55_combout ),
	.cout());
// synopsys translate_off
defparam \data_viewer|data[3]~55 .lut_mask = 16'hCCB8;
defparam \data_viewer|data[3]~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y23_N0
cycloneive_lcell_comb \data_viewer|data[3]~56 (
// Equation(s):
// \data_viewer|data[3]~56_combout  = (\SW[3]~input_o  & ((\data_viewer|data[3]~55_combout  & ((\reg_file[13][3]~q ))) # (!\data_viewer|data[3]~55_combout  & (\reg_file[12][3]~q )))) # (!\SW[3]~input_o  & (((\data_viewer|data[3]~55_combout ))))

	.dataa(\reg_file[12][3]~q ),
	.datab(\reg_file[13][3]~q ),
	.datac(\SW[3]~input_o ),
	.datad(\data_viewer|data[3]~55_combout ),
	.cin(gnd),
	.combout(\data_viewer|data[3]~56_combout ),
	.cout());
// synopsys translate_off
defparam \data_viewer|data[3]~56 .lut_mask = 16'hCFA0;
defparam \data_viewer|data[3]~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y25_N12
cycloneive_lcell_comb \data_viewer|data[3]~59 (
// Equation(s):
// \data_viewer|data[3]~59_combout  = (\SW[3]~input_o  & (((\SW[0]~input_o )))) # (!\SW[3]~input_o  & ((\SW[0]~input_o  & ((\reg_file[1][3]~q ))) # (!\SW[0]~input_o  & (\reg_file[0][3]~q ))))

	.dataa(\SW[3]~input_o ),
	.datab(\reg_file[0][3]~q ),
	.datac(\SW[0]~input_o ),
	.datad(\reg_file[1][3]~q ),
	.cin(gnd),
	.combout(\data_viewer|data[3]~59_combout ),
	.cout());
// synopsys translate_off
defparam \data_viewer|data[3]~59 .lut_mask = 16'hF4A4;
defparam \data_viewer|data[3]~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y24_N14
cycloneive_lcell_comb \data_viewer|data[3]~60 (
// Equation(s):
// \data_viewer|data[3]~60_combout  = (\SW[3]~input_o  & ((\data_viewer|data[3]~59_combout  & (\reg_file[9][3]~q )) # (!\data_viewer|data[3]~59_combout  & ((\reg_file[8][3]~q ))))) # (!\SW[3]~input_o  & (((\data_viewer|data[3]~59_combout ))))

	.dataa(\reg_file[9][3]~q ),
	.datab(\SW[3]~input_o ),
	.datac(\reg_file[8][3]~q ),
	.datad(\data_viewer|data[3]~59_combout ),
	.cin(gnd),
	.combout(\data_viewer|data[3]~60_combout ),
	.cout());
// synopsys translate_off
defparam \data_viewer|data[3]~60 .lut_mask = 16'hBBC0;
defparam \data_viewer|data[3]~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y21_N28
cycloneive_lcell_comb \data_viewer|data[3]~57 (
// Equation(s):
// \data_viewer|data[3]~57_combout  = (\SW[3]~input_o  & (\SW[0]~input_o )) # (!\SW[3]~input_o  & ((\SW[0]~input_o  & ((\reg_file[3][3]~q ))) # (!\SW[0]~input_o  & (\reg_file[2][3]~q ))))

	.dataa(\SW[3]~input_o ),
	.datab(\SW[0]~input_o ),
	.datac(\reg_file[2][3]~q ),
	.datad(\reg_file[3][3]~q ),
	.cin(gnd),
	.combout(\data_viewer|data[3]~57_combout ),
	.cout());
// synopsys translate_off
defparam \data_viewer|data[3]~57 .lut_mask = 16'hDC98;
defparam \data_viewer|data[3]~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y21_N14
cycloneive_lcell_comb \data_viewer|data[3]~58 (
// Equation(s):
// \data_viewer|data[3]~58_combout  = (\SW[3]~input_o  & ((\data_viewer|data[3]~57_combout  & ((\reg_file[11][3]~q ))) # (!\data_viewer|data[3]~57_combout  & (\reg_file[10][3]~q )))) # (!\SW[3]~input_o  & (((\data_viewer|data[3]~57_combout ))))

	.dataa(\SW[3]~input_o ),
	.datab(\reg_file[10][3]~q ),
	.datac(\reg_file[11][3]~q ),
	.datad(\data_viewer|data[3]~57_combout ),
	.cin(gnd),
	.combout(\data_viewer|data[3]~58_combout ),
	.cout());
// synopsys translate_off
defparam \data_viewer|data[3]~58 .lut_mask = 16'hF588;
defparam \data_viewer|data[3]~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y24_N0
cycloneive_lcell_comb \data_viewer|data[3]~61 (
// Equation(s):
// \data_viewer|data[3]~61_combout  = (\SW[1]~input_o  & ((\SW[2]~input_o ) # ((\data_viewer|data[3]~58_combout )))) # (!\SW[1]~input_o  & (!\SW[2]~input_o  & (\data_viewer|data[3]~60_combout )))

	.dataa(\SW[1]~input_o ),
	.datab(\SW[2]~input_o ),
	.datac(\data_viewer|data[3]~60_combout ),
	.datad(\data_viewer|data[3]~58_combout ),
	.cin(gnd),
	.combout(\data_viewer|data[3]~61_combout ),
	.cout());
// synopsys translate_off
defparam \data_viewer|data[3]~61 .lut_mask = 16'hBA98;
defparam \data_viewer|data[3]~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y24_N16
cycloneive_lcell_comb \data_viewer|data[3]~64 (
// Equation(s):
// \data_viewer|data[3]~64_combout  = (\SW[2]~input_o  & ((\data_viewer|data[3]~61_combout  & (\data_viewer|data[3]~63_combout )) # (!\data_viewer|data[3]~61_combout  & ((\data_viewer|data[3]~56_combout ))))) # (!\SW[2]~input_o  & 
// (((\data_viewer|data[3]~61_combout ))))

	.dataa(\data_viewer|data[3]~63_combout ),
	.datab(\SW[2]~input_o ),
	.datac(\data_viewer|data[3]~56_combout ),
	.datad(\data_viewer|data[3]~61_combout ),
	.cin(gnd),
	.combout(\data_viewer|data[3]~64_combout ),
	.cout());
// synopsys translate_off
defparam \data_viewer|data[3]~64 .lut_mask = 16'hBBC0;
defparam \data_viewer|data[3]~64 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y24_N2
cycloneive_lcell_comb \data_viewer|data[3]~65 (
// Equation(s):
// \data_viewer|data[3]~65_combout  = (!\data_viewer|LEDG [0] & ((\data_viewer|Equal2~0_combout  & (\ctrl_unit|psw [3])) # (!\data_viewer|Equal2~0_combout  & ((\data_viewer|data[3]~64_combout )))))

	.dataa(\data_viewer|LEDG [0]),
	.datab(\data_viewer|Equal2~0_combout ),
	.datac(\ctrl_unit|psw [3]),
	.datad(\data_viewer|data[3]~64_combout ),
	.cin(gnd),
	.combout(\data_viewer|data[3]~65_combout ),
	.cout());
// synopsys translate_off
defparam \data_viewer|data[3]~65 .lut_mask = 16'h5140;
defparam \data_viewer|data[3]~65 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y21_N10
cycloneive_lcell_comb \data_viewer|data[3]~66 (
// Equation(s):
// \data_viewer|data[3]~66_combout  = (\data_viewer|data[3]~65_combout ) # ((\Mux12~5_combout  & (\data_viewer|data[13]~28_combout  & !\SW[6]~input_o )))

	.dataa(\Mux12~5_combout ),
	.datab(\data_viewer|data[13]~28_combout ),
	.datac(\SW[6]~input_o ),
	.datad(\data_viewer|data[3]~65_combout ),
	.cin(gnd),
	.combout(\data_viewer|data[3]~66_combout ),
	.cout());
// synopsys translate_off
defparam \data_viewer|data[3]~66 .lut_mask = 16'hFF08;
defparam \data_viewer|data[3]~66 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y21_N22
cycloneive_lcell_comb \data_viewer|data[3] (
// Equation(s):
// \data_viewer|data [3] = (GLOBAL(\data_viewer|data[0]~30clkctrl_outclk ) & ((\data_viewer|data[3]~66_combout ))) # (!GLOBAL(\data_viewer|data[0]~30clkctrl_outclk ) & (\data_viewer|data [3]))

	.dataa(\data_viewer|data [3]),
	.datab(gnd),
	.datac(\data_viewer|data[0]~30clkctrl_outclk ),
	.datad(\data_viewer|data[3]~66_combout ),
	.cin(gnd),
	.combout(\data_viewer|data [3]),
	.cout());
// synopsys translate_off
defparam \data_viewer|data[3] .lut_mask = 16'hFA0A;
defparam \data_viewer|data[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y23_N0
cycloneive_lcell_comb \Mux14~4 (
// Equation(s):
// \Mux14~4_combout  = (\SW[5]~input_o  & (\SW[1]~input_o  & (\SW[4]~input_o  $ (\SW[2]~input_o )))) # (!\SW[5]~input_o  & (\SW[4]~input_o  & (\SW[2]~input_o  $ (\SW[1]~input_o ))))

	.dataa(\SW[4]~input_o ),
	.datab(\SW[2]~input_o ),
	.datac(\SW[1]~input_o ),
	.datad(\SW[5]~input_o ),
	.cin(gnd),
	.combout(\Mux14~4_combout ),
	.cout());
// synopsys translate_off
defparam \Mux14~4 .lut_mask = 16'h6028;
defparam \Mux14~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y23_N16
cycloneive_lcell_comb \Mux14~0 (
// Equation(s):
// \Mux14~0_combout  = \SW[1]~input_o  $ (((\SW[5]~input_o  & ((\SW[2]~input_o ) # (!\SW[4]~input_o )))))

	.dataa(\SW[4]~input_o ),
	.datab(\SW[2]~input_o ),
	.datac(\SW[1]~input_o ),
	.datad(\SW[5]~input_o ),
	.cin(gnd),
	.combout(\Mux14~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux14~0 .lut_mask = 16'h2DF0;
defparam \Mux14~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y23_N30
cycloneive_lcell_comb \Mux14~1 (
// Equation(s):
// \Mux14~1_combout  = (\SW[4]~input_o  & ((\SW[2]~input_o  & (\SW[1]~input_o  $ (!\SW[5]~input_o ))) # (!\SW[2]~input_o  & ((\SW[1]~input_o ) # (\SW[5]~input_o ))))) # (!\SW[4]~input_o  & (\SW[5]~input_o  & (\SW[2]~input_o  $ (\SW[1]~input_o ))))

	.dataa(\SW[4]~input_o ),
	.datab(\SW[2]~input_o ),
	.datac(\SW[1]~input_o ),
	.datad(\SW[5]~input_o ),
	.cin(gnd),
	.combout(\Mux14~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux14~1 .lut_mask = 16'hB628;
defparam \Mux14~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y23_N24
cycloneive_lcell_comb \Mux14~2 (
// Equation(s):
// \Mux14~2_combout  = (\SW[1]~input_o  & (\SW[4]~input_o  $ (((\SW[5]~input_o ))))) # (!\SW[1]~input_o  & (\SW[4]~input_o  & (\SW[2]~input_o  & \SW[5]~input_o )))

	.dataa(\SW[4]~input_o ),
	.datab(\SW[2]~input_o ),
	.datac(\SW[1]~input_o ),
	.datad(\SW[5]~input_o ),
	.cin(gnd),
	.combout(\Mux14~2_combout ),
	.cout());
// synopsys translate_off
defparam \Mux14~2 .lut_mask = 16'h58A0;
defparam \Mux14~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y23_N18
cycloneive_lcell_comb \Mux14~3 (
// Equation(s):
// \Mux14~3_combout  = (\SW[3]~input_o  & (\SW[0]~input_o )) # (!\SW[3]~input_o  & ((\SW[0]~input_o  & (\Mux14~1_combout )) # (!\SW[0]~input_o  & ((!\Mux14~2_combout )))))

	.dataa(\SW[3]~input_o ),
	.datab(\SW[0]~input_o ),
	.datac(\Mux14~1_combout ),
	.datad(\Mux14~2_combout ),
	.cin(gnd),
	.combout(\Mux14~3_combout ),
	.cout());
// synopsys translate_off
defparam \Mux14~3 .lut_mask = 16'hC8D9;
defparam \Mux14~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y23_N10
cycloneive_lcell_comb \Mux14~5 (
// Equation(s):
// \Mux14~5_combout  = (\SW[3]~input_o  & ((\Mux14~3_combout  & (\Mux14~4_combout )) # (!\Mux14~3_combout  & ((!\Mux14~0_combout ))))) # (!\SW[3]~input_o  & (((\Mux14~3_combout ))))

	.dataa(\Mux14~4_combout ),
	.datab(\Mux14~0_combout ),
	.datac(\SW[3]~input_o ),
	.datad(\Mux14~3_combout ),
	.cin(gnd),
	.combout(\Mux14~5_combout ),
	.cout());
// synopsys translate_off
defparam \Mux14~5 .lut_mask = 16'hAF30;
defparam \Mux14~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y24_N6
cycloneive_lcell_comb \data_viewer|data[1]~38 (
// Equation(s):
// \data_viewer|data[1]~38_combout  = (\SW[1]~input_o  & ((\SW[3]~input_o ) # ((\reg_file[7][1]~q )))) # (!\SW[1]~input_o  & (!\SW[3]~input_o  & (\reg_file[5][1]~q )))

	.dataa(\SW[1]~input_o ),
	.datab(\SW[3]~input_o ),
	.datac(\reg_file[5][1]~q ),
	.datad(\reg_file[7][1]~q ),
	.cin(gnd),
	.combout(\data_viewer|data[1]~38_combout ),
	.cout());
// synopsys translate_off
defparam \data_viewer|data[1]~38 .lut_mask = 16'hBA98;
defparam \data_viewer|data[1]~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y24_N30
cycloneive_lcell_comb \data_viewer|data[1]~39 (
// Equation(s):
// \data_viewer|data[1]~39_combout  = (\SW[3]~input_o  & ((\data_viewer|data[1]~38_combout  & ((\reg_file[15][1]~q ))) # (!\data_viewer|data[1]~38_combout  & (\reg_file[13][1]~q )))) # (!\SW[3]~input_o  & (((\data_viewer|data[1]~38_combout ))))

	.dataa(\reg_file[13][1]~q ),
	.datab(\reg_file[15][1]~q ),
	.datac(\SW[3]~input_o ),
	.datad(\data_viewer|data[1]~38_combout ),
	.cin(gnd),
	.combout(\data_viewer|data[1]~39_combout ),
	.cout());
// synopsys translate_off
defparam \data_viewer|data[1]~39 .lut_mask = 16'hCFA0;
defparam \data_viewer|data[1]~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y24_N22
cycloneive_lcell_comb \data_viewer|data[1]~31 (
// Equation(s):
// \data_viewer|data[1]~31_combout  = (\SW[3]~input_o  & (\SW[1]~input_o )) # (!\SW[3]~input_o  & ((\SW[1]~input_o  & ((\reg_file[6][1]~q ))) # (!\SW[1]~input_o  & (\reg_file[4][1]~q ))))

	.dataa(\SW[3]~input_o ),
	.datab(\SW[1]~input_o ),
	.datac(\reg_file[4][1]~q ),
	.datad(\reg_file[6][1]~q ),
	.cin(gnd),
	.combout(\data_viewer|data[1]~31_combout ),
	.cout());
// synopsys translate_off
defparam \data_viewer|data[1]~31 .lut_mask = 16'hDC98;
defparam \data_viewer|data[1]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y24_N8
cycloneive_lcell_comb \data_viewer|data[1]~32 (
// Equation(s):
// \data_viewer|data[1]~32_combout  = (\SW[3]~input_o  & ((\data_viewer|data[1]~31_combout  & (\reg_file[14][1]~q )) # (!\data_viewer|data[1]~31_combout  & ((\reg_file[12][1]~q ))))) # (!\SW[3]~input_o  & (((\data_viewer|data[1]~31_combout ))))

	.dataa(\reg_file[14][1]~q ),
	.datab(\SW[3]~input_o ),
	.datac(\data_viewer|data[1]~31_combout ),
	.datad(\reg_file[12][1]~q ),
	.cin(gnd),
	.combout(\data_viewer|data[1]~32_combout ),
	.cout());
// synopsys translate_off
defparam \data_viewer|data[1]~32 .lut_mask = 16'hBCB0;
defparam \data_viewer|data[1]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y25_N30
cycloneive_lcell_comb \data_viewer|data[1]~33 (
// Equation(s):
// \data_viewer|data[1]~33_combout  = (\SW[3]~input_o  & (\SW[1]~input_o )) # (!\SW[3]~input_o  & ((\SW[1]~input_o  & (\reg_file[3][1]~q )) # (!\SW[1]~input_o  & ((\reg_file[1][1]~q )))))

	.dataa(\SW[3]~input_o ),
	.datab(\SW[1]~input_o ),
	.datac(\reg_file[3][1]~q ),
	.datad(\reg_file[1][1]~q ),
	.cin(gnd),
	.combout(\data_viewer|data[1]~33_combout ),
	.cout());
// synopsys translate_off
defparam \data_viewer|data[1]~33 .lut_mask = 16'hD9C8;
defparam \data_viewer|data[1]~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y24_N14
cycloneive_lcell_comb \data_viewer|data[1]~34 (
// Equation(s):
// \data_viewer|data[1]~34_combout  = (\SW[3]~input_o  & ((\data_viewer|data[1]~33_combout  & ((\reg_file[11][1]~q ))) # (!\data_viewer|data[1]~33_combout  & (\reg_file[9][1]~q )))) # (!\SW[3]~input_o  & (((\data_viewer|data[1]~33_combout ))))

	.dataa(\SW[3]~input_o ),
	.datab(\reg_file[9][1]~q ),
	.datac(\reg_file[11][1]~q ),
	.datad(\data_viewer|data[1]~33_combout ),
	.cin(gnd),
	.combout(\data_viewer|data[1]~34_combout ),
	.cout());
// synopsys translate_off
defparam \data_viewer|data[1]~34 .lut_mask = 16'hF588;
defparam \data_viewer|data[1]~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y25_N30
cycloneive_lcell_comb \data_viewer|data[1]~35 (
// Equation(s):
// \data_viewer|data[1]~35_combout  = (\SW[3]~input_o  & (\SW[1]~input_o )) # (!\SW[3]~input_o  & ((\SW[1]~input_o  & ((\reg_file[2][1]~q ))) # (!\SW[1]~input_o  & (\reg_file[0][1]~q ))))

	.dataa(\SW[3]~input_o ),
	.datab(\SW[1]~input_o ),
	.datac(\reg_file[0][1]~q ),
	.datad(\reg_file[2][1]~q ),
	.cin(gnd),
	.combout(\data_viewer|data[1]~35_combout ),
	.cout());
// synopsys translate_off
defparam \data_viewer|data[1]~35 .lut_mask = 16'hDC98;
defparam \data_viewer|data[1]~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y24_N10
cycloneive_lcell_comb \data_viewer|data[1]~36 (
// Equation(s):
// \data_viewer|data[1]~36_combout  = (\SW[3]~input_o  & ((\data_viewer|data[1]~35_combout  & (\reg_file[10][1]~q )) # (!\data_viewer|data[1]~35_combout  & ((\reg_file[8][1]~q ))))) # (!\SW[3]~input_o  & (((\data_viewer|data[1]~35_combout ))))

	.dataa(\SW[3]~input_o ),
	.datab(\reg_file[10][1]~q ),
	.datac(\reg_file[8][1]~q ),
	.datad(\data_viewer|data[1]~35_combout ),
	.cin(gnd),
	.combout(\data_viewer|data[1]~36_combout ),
	.cout());
// synopsys translate_off
defparam \data_viewer|data[1]~36 .lut_mask = 16'hDDA0;
defparam \data_viewer|data[1]~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y24_N24
cycloneive_lcell_comb \data_viewer|data[1]~37 (
// Equation(s):
// \data_viewer|data[1]~37_combout  = (\SW[2]~input_o  & (((\SW[0]~input_o )))) # (!\SW[2]~input_o  & ((\SW[0]~input_o  & (\data_viewer|data[1]~34_combout )) # (!\SW[0]~input_o  & ((\data_viewer|data[1]~36_combout )))))

	.dataa(\data_viewer|data[1]~34_combout ),
	.datab(\SW[2]~input_o ),
	.datac(\SW[0]~input_o ),
	.datad(\data_viewer|data[1]~36_combout ),
	.cin(gnd),
	.combout(\data_viewer|data[1]~37_combout ),
	.cout());
// synopsys translate_off
defparam \data_viewer|data[1]~37 .lut_mask = 16'hE3E0;
defparam \data_viewer|data[1]~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y24_N20
cycloneive_lcell_comb \data_viewer|data[1]~40 (
// Equation(s):
// \data_viewer|data[1]~40_combout  = (\SW[2]~input_o  & ((\data_viewer|data[1]~37_combout  & (\data_viewer|data[1]~39_combout )) # (!\data_viewer|data[1]~37_combout  & ((\data_viewer|data[1]~32_combout ))))) # (!\SW[2]~input_o  & 
// (((\data_viewer|data[1]~37_combout ))))

	.dataa(\data_viewer|data[1]~39_combout ),
	.datab(\SW[2]~input_o ),
	.datac(\data_viewer|data[1]~32_combout ),
	.datad(\data_viewer|data[1]~37_combout ),
	.cin(gnd),
	.combout(\data_viewer|data[1]~40_combout ),
	.cout());
// synopsys translate_off
defparam \data_viewer|data[1]~40 .lut_mask = 16'hBBC0;
defparam \data_viewer|data[1]~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y21_N12
cycloneive_lcell_comb \data_viewer|data[1]~41 (
// Equation(s):
// \data_viewer|data[1]~41_combout  = (!\data_viewer|LEDG [0] & ((\data_viewer|Equal2~0_combout  & ((\ctrl_unit|psw [1]))) # (!\data_viewer|Equal2~0_combout  & (\data_viewer|data[1]~40_combout ))))

	.dataa(\data_viewer|Equal2~0_combout ),
	.datab(\data_viewer|LEDG [0]),
	.datac(\data_viewer|data[1]~40_combout ),
	.datad(\ctrl_unit|psw [1]),
	.cin(gnd),
	.combout(\data_viewer|data[1]~41_combout ),
	.cout());
// synopsys translate_off
defparam \data_viewer|data[1]~41 .lut_mask = 16'h3210;
defparam \data_viewer|data[1]~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y21_N6
cycloneive_lcell_comb \data_viewer|data[1]~42 (
// Equation(s):
// \data_viewer|data[1]~42_combout  = (\data_viewer|data[1]~41_combout ) # ((\Mux14~5_combout  & (\data_viewer|data[13]~28_combout  & !\SW[6]~input_o )))

	.dataa(\Mux14~5_combout ),
	.datab(\data_viewer|data[13]~28_combout ),
	.datac(\SW[6]~input_o ),
	.datad(\data_viewer|data[1]~41_combout ),
	.cin(gnd),
	.combout(\data_viewer|data[1]~42_combout ),
	.cout());
// synopsys translate_off
defparam \data_viewer|data[1]~42 .lut_mask = 16'hFF08;
defparam \data_viewer|data[1]~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y21_N14
cycloneive_lcell_comb \data_viewer|data[1] (
// Equation(s):
// \data_viewer|data [1] = (GLOBAL(\data_viewer|data[0]~30clkctrl_outclk ) & ((\data_viewer|data[1]~42_combout ))) # (!GLOBAL(\data_viewer|data[0]~30clkctrl_outclk ) & (\data_viewer|data [1]))

	.dataa(gnd),
	.datab(\data_viewer|data [1]),
	.datac(\data_viewer|data[0]~30clkctrl_outclk ),
	.datad(\data_viewer|data[1]~42_combout ),
	.cin(gnd),
	.combout(\data_viewer|data [1]),
	.cout());
// synopsys translate_off
defparam \data_viewer|data[1] .lut_mask = 16'hFC0C;
defparam \data_viewer|data[1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y20_N30
cycloneive_lcell_comb \Mux13~6 (
// Equation(s):
// \Mux13~6_combout  = (\SW[2]~input_o ) # ((\SW[3]~input_o ) # (\SW[0]~input_o  $ (\SW[1]~input_o )))

	.dataa(\SW[2]~input_o ),
	.datab(\SW[0]~input_o ),
	.datac(\SW[1]~input_o ),
	.datad(\SW[3]~input_o ),
	.cin(gnd),
	.combout(\Mux13~6_combout ),
	.cout());
// synopsys translate_off
defparam \Mux13~6 .lut_mask = 16'hFFBE;
defparam \Mux13~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y19_N20
cycloneive_lcell_comb \Mux13~2 (
// Equation(s):
// \Mux13~2_combout  = (\SW[2]~input_o  & (\SW[0]~input_o  & (\SW[4]~input_o  $ (!\SW[5]~input_o )))) # (!\SW[2]~input_o  & (\SW[4]~input_o  & (\SW[5]~input_o )))

	.dataa(\SW[2]~input_o ),
	.datab(\SW[4]~input_o ),
	.datac(\SW[5]~input_o ),
	.datad(\SW[0]~input_o ),
	.cin(gnd),
	.combout(\Mux13~2_combout ),
	.cout());
// synopsys translate_off
defparam \Mux13~2 .lut_mask = 16'hC240;
defparam \Mux13~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y19_N26
cycloneive_lcell_comb \Mux13~1 (
// Equation(s):
// \Mux13~1_combout  = (\SW[4]~input_o  & (((!\SW[2]~input_o  & \SW[5]~input_o )) # (!\SW[0]~input_o ))) # (!\SW[4]~input_o  & ((\SW[5]~input_o  & (!\SW[2]~input_o  & !\SW[0]~input_o )) # (!\SW[5]~input_o  & ((\SW[0]~input_o )))))

	.dataa(\SW[2]~input_o ),
	.datab(\SW[4]~input_o ),
	.datac(\SW[5]~input_o ),
	.datad(\SW[0]~input_o ),
	.cin(gnd),
	.combout(\Mux13~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux13~1 .lut_mask = 16'h43DC;
defparam \Mux13~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y19_N10
cycloneive_lcell_comb \Mux13~3 (
// Equation(s):
// \Mux13~3_combout  = (\SW[3]~input_o  & (((\SW[1]~input_o ) # (!\Mux13~1_combout )))) # (!\SW[3]~input_o  & (\Mux13~2_combout  & ((!\SW[1]~input_o ))))

	.dataa(\SW[3]~input_o ),
	.datab(\Mux13~2_combout ),
	.datac(\Mux13~1_combout ),
	.datad(\SW[1]~input_o ),
	.cin(gnd),
	.combout(\Mux13~3_combout ),
	.cout());
// synopsys translate_off
defparam \Mux13~3 .lut_mask = 16'hAA4E;
defparam \Mux13~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y19_N28
cycloneive_lcell_comb \Mux13~4 (
// Equation(s):
// \Mux13~4_combout  = (\SW[0]~input_o  & ((\SW[4]~input_o  & (\SW[2]~input_o )) # (!\SW[4]~input_o  & ((!\SW[5]~input_o ))))) # (!\SW[0]~input_o  & (\SW[5]~input_o  & (\SW[2]~input_o  $ (\SW[4]~input_o ))))

	.dataa(\SW[2]~input_o ),
	.datab(\SW[4]~input_o ),
	.datac(\SW[5]~input_o ),
	.datad(\SW[0]~input_o ),
	.cin(gnd),
	.combout(\Mux13~4_combout ),
	.cout());
// synopsys translate_off
defparam \Mux13~4 .lut_mask = 16'h8B60;
defparam \Mux13~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y19_N8
cycloneive_lcell_comb \Mux13~0 (
// Equation(s):
// \Mux13~0_combout  = (\SW[2]~input_o  & ((\SW[4]~input_o ) # ((\SW[5]~input_o )))) # (!\SW[2]~input_o  & (!\SW[0]~input_o  & ((\SW[4]~input_o ) # (\SW[5]~input_o ))))

	.dataa(\SW[2]~input_o ),
	.datab(\SW[4]~input_o ),
	.datac(\SW[5]~input_o ),
	.datad(\SW[0]~input_o ),
	.cin(gnd),
	.combout(\Mux13~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux13~0 .lut_mask = 16'hA8FC;
defparam \Mux13~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y19_N30
cycloneive_lcell_comb \Mux13~5 (
// Equation(s):
// \Mux13~5_combout  = (\Mux13~3_combout  & (((!\SW[1]~input_o )) # (!\Mux13~4_combout ))) # (!\Mux13~3_combout  & (((\SW[1]~input_o  & \Mux13~0_combout ))))

	.dataa(\Mux13~3_combout ),
	.datab(\Mux13~4_combout ),
	.datac(\SW[1]~input_o ),
	.datad(\Mux13~0_combout ),
	.cin(gnd),
	.combout(\Mux13~5_combout ),
	.cout());
// synopsys translate_off
defparam \Mux13~5 .lut_mask = 16'h7A2A;
defparam \Mux13~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y20_N12
cycloneive_lcell_comb \data_viewer|data[2]~25 (
// Equation(s):
// \data_viewer|data[2]~25_combout  = (!\SW[5]~input_o  & (\SW[6]~input_o  & !\SW[4]~input_o ))

	.dataa(\SW[5]~input_o ),
	.datab(\SW[6]~input_o ),
	.datac(gnd),
	.datad(\SW[4]~input_o ),
	.cin(gnd),
	.combout(\data_viewer|data[2]~25_combout ),
	.cout());
// synopsys translate_off
defparam \data_viewer|data[2]~25 .lut_mask = 16'h0044;
defparam \data_viewer|data[2]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y20_N0
cycloneive_lcell_comb \data_viewer|data[2]~54 (
// Equation(s):
// \data_viewer|data[2]~54_combout  = (\Mux13~6_combout  & (\Mux13~5_combout  & ((!\SW[6]~input_o )))) # (!\Mux13~6_combout  & ((\data_viewer|data[2]~25_combout ) # ((\Mux13~5_combout  & !\SW[6]~input_o ))))

	.dataa(\Mux13~6_combout ),
	.datab(\Mux13~5_combout ),
	.datac(\data_viewer|data[2]~25_combout ),
	.datad(\SW[6]~input_o ),
	.cin(gnd),
	.combout(\data_viewer|data[2]~54_combout ),
	.cout());
// synopsys translate_off
defparam \data_viewer|data[2]~54 .lut_mask = 16'h50DC;
defparam \data_viewer|data[2]~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y22_N20
cycloneive_lcell_comb \data_viewer|data[2]~50 (
// Equation(s):
// \data_viewer|data[2]~50_combout  = (\SW[1]~input_o  & ((\SW[3]~input_o ) # ((\reg_file[7][2]~q )))) # (!\SW[1]~input_o  & (!\SW[3]~input_o  & ((\reg_file[5][2]~q ))))

	.dataa(\SW[1]~input_o ),
	.datab(\SW[3]~input_o ),
	.datac(\reg_file[7][2]~q ),
	.datad(\reg_file[5][2]~q ),
	.cin(gnd),
	.combout(\data_viewer|data[2]~50_combout ),
	.cout());
// synopsys translate_off
defparam \data_viewer|data[2]~50 .lut_mask = 16'hB9A8;
defparam \data_viewer|data[2]~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y22_N14
cycloneive_lcell_comb \data_viewer|data[2]~51 (
// Equation(s):
// \data_viewer|data[2]~51_combout  = (\SW[3]~input_o  & ((\data_viewer|data[2]~50_combout  & (\reg_file[15][2]~q )) # (!\data_viewer|data[2]~50_combout  & ((\reg_file[13][2]~q ))))) # (!\SW[3]~input_o  & (((\data_viewer|data[2]~50_combout ))))

	.dataa(\reg_file[15][2]~q ),
	.datab(\SW[3]~input_o ),
	.datac(\reg_file[13][2]~q ),
	.datad(\data_viewer|data[2]~50_combout ),
	.cin(gnd),
	.combout(\data_viewer|data[2]~51_combout ),
	.cout());
// synopsys translate_off
defparam \data_viewer|data[2]~51 .lut_mask = 16'hBBC0;
defparam \data_viewer|data[2]~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y22_N28
cycloneive_lcell_comb \data_viewer|data[2]~43 (
// Equation(s):
// \data_viewer|data[2]~43_combout  = (\SW[1]~input_o  & ((\SW[3]~input_o ) # ((\reg_file[6][2]~q )))) # (!\SW[1]~input_o  & (!\SW[3]~input_o  & (\reg_file[4][2]~q )))

	.dataa(\SW[1]~input_o ),
	.datab(\SW[3]~input_o ),
	.datac(\reg_file[4][2]~q ),
	.datad(\reg_file[6][2]~q ),
	.cin(gnd),
	.combout(\data_viewer|data[2]~43_combout ),
	.cout());
// synopsys translate_off
defparam \data_viewer|data[2]~43 .lut_mask = 16'hBA98;
defparam \data_viewer|data[2]~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y22_N26
cycloneive_lcell_comb \data_viewer|data[2]~44 (
// Equation(s):
// \data_viewer|data[2]~44_combout  = (\SW[3]~input_o  & ((\data_viewer|data[2]~43_combout  & ((\reg_file[14][2]~q ))) # (!\data_viewer|data[2]~43_combout  & (\reg_file[12][2]~q )))) # (!\SW[3]~input_o  & (((\data_viewer|data[2]~43_combout ))))

	.dataa(\SW[3]~input_o ),
	.datab(\reg_file[12][2]~q ),
	.datac(\reg_file[14][2]~q ),
	.datad(\data_viewer|data[2]~43_combout ),
	.cin(gnd),
	.combout(\data_viewer|data[2]~44_combout ),
	.cout());
// synopsys translate_off
defparam \data_viewer|data[2]~44 .lut_mask = 16'hF588;
defparam \data_viewer|data[2]~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y25_N8
cycloneive_lcell_comb \data_viewer|data[2]~47 (
// Equation(s):
// \data_viewer|data[2]~47_combout  = (\SW[3]~input_o  & (\SW[1]~input_o )) # (!\SW[3]~input_o  & ((\SW[1]~input_o  & ((\reg_file[2][2]~q ))) # (!\SW[1]~input_o  & (\reg_file[0][2]~q ))))

	.dataa(\SW[3]~input_o ),
	.datab(\SW[1]~input_o ),
	.datac(\reg_file[0][2]~q ),
	.datad(\reg_file[2][2]~q ),
	.cin(gnd),
	.combout(\data_viewer|data[2]~47_combout ),
	.cout());
// synopsys translate_off
defparam \data_viewer|data[2]~47 .lut_mask = 16'hDC98;
defparam \data_viewer|data[2]~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y22_N4
cycloneive_lcell_comb \data_viewer|data[2]~48 (
// Equation(s):
// \data_viewer|data[2]~48_combout  = (\SW[3]~input_o  & ((\data_viewer|data[2]~47_combout  & ((\reg_file[10][2]~q ))) # (!\data_viewer|data[2]~47_combout  & (\reg_file[8][2]~q )))) # (!\SW[3]~input_o  & (((\data_viewer|data[2]~47_combout ))))

	.dataa(\SW[3]~input_o ),
	.datab(\reg_file[8][2]~q ),
	.datac(\reg_file[10][2]~q ),
	.datad(\data_viewer|data[2]~47_combout ),
	.cin(gnd),
	.combout(\data_viewer|data[2]~48_combout ),
	.cout());
// synopsys translate_off
defparam \data_viewer|data[2]~48 .lut_mask = 16'hF588;
defparam \data_viewer|data[2]~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y25_N20
cycloneive_lcell_comb \data_viewer|data[2]~45 (
// Equation(s):
// \data_viewer|data[2]~45_combout  = (\SW[3]~input_o  & (\SW[1]~input_o )) # (!\SW[3]~input_o  & ((\SW[1]~input_o  & (\reg_file[3][2]~q )) # (!\SW[1]~input_o  & ((\reg_file[1][2]~q )))))

	.dataa(\SW[3]~input_o ),
	.datab(\SW[1]~input_o ),
	.datac(\reg_file[3][2]~q ),
	.datad(\reg_file[1][2]~q ),
	.cin(gnd),
	.combout(\data_viewer|data[2]~45_combout ),
	.cout());
// synopsys translate_off
defparam \data_viewer|data[2]~45 .lut_mask = 16'hD9C8;
defparam \data_viewer|data[2]~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y24_N22
cycloneive_lcell_comb \data_viewer|data[2]~46 (
// Equation(s):
// \data_viewer|data[2]~46_combout  = (\SW[3]~input_o  & ((\data_viewer|data[2]~45_combout  & ((\reg_file[11][2]~q ))) # (!\data_viewer|data[2]~45_combout  & (\reg_file[9][2]~q )))) # (!\SW[3]~input_o  & (((\data_viewer|data[2]~45_combout ))))

	.dataa(\SW[3]~input_o ),
	.datab(\reg_file[9][2]~q ),
	.datac(\reg_file[11][2]~q ),
	.datad(\data_viewer|data[2]~45_combout ),
	.cin(gnd),
	.combout(\data_viewer|data[2]~46_combout ),
	.cout());
// synopsys translate_off
defparam \data_viewer|data[2]~46 .lut_mask = 16'hF588;
defparam \data_viewer|data[2]~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y22_N10
cycloneive_lcell_comb \data_viewer|data[2]~49 (
// Equation(s):
// \data_viewer|data[2]~49_combout  = (\SW[2]~input_o  & (\SW[0]~input_o )) # (!\SW[2]~input_o  & ((\SW[0]~input_o  & ((\data_viewer|data[2]~46_combout ))) # (!\SW[0]~input_o  & (\data_viewer|data[2]~48_combout ))))

	.dataa(\SW[2]~input_o ),
	.datab(\SW[0]~input_o ),
	.datac(\data_viewer|data[2]~48_combout ),
	.datad(\data_viewer|data[2]~46_combout ),
	.cin(gnd),
	.combout(\data_viewer|data[2]~49_combout ),
	.cout());
// synopsys translate_off
defparam \data_viewer|data[2]~49 .lut_mask = 16'hDC98;
defparam \data_viewer|data[2]~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y22_N12
cycloneive_lcell_comb \data_viewer|data[2]~52 (
// Equation(s):
// \data_viewer|data[2]~52_combout  = (\SW[2]~input_o  & ((\data_viewer|data[2]~49_combout  & (\data_viewer|data[2]~51_combout )) # (!\data_viewer|data[2]~49_combout  & ((\data_viewer|data[2]~44_combout ))))) # (!\SW[2]~input_o  & 
// (((\data_viewer|data[2]~49_combout ))))

	.dataa(\SW[2]~input_o ),
	.datab(\data_viewer|data[2]~51_combout ),
	.datac(\data_viewer|data[2]~44_combout ),
	.datad(\data_viewer|data[2]~49_combout ),
	.cin(gnd),
	.combout(\data_viewer|data[2]~52_combout ),
	.cout());
// synopsys translate_off
defparam \data_viewer|data[2]~52 .lut_mask = 16'hDDA0;
defparam \data_viewer|data[2]~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y21_N16
cycloneive_lcell_comb \data_viewer|data[2]~53 (
// Equation(s):
// \data_viewer|data[2]~53_combout  = (!\data_viewer|LEDG [0] & ((\data_viewer|Equal2~0_combout  & ((\ctrl_unit|psw [2]))) # (!\data_viewer|Equal2~0_combout  & (\data_viewer|data[2]~52_combout ))))

	.dataa(\data_viewer|Equal2~0_combout ),
	.datab(\data_viewer|LEDG [0]),
	.datac(\data_viewer|data[2]~52_combout ),
	.datad(\ctrl_unit|psw [2]),
	.cin(gnd),
	.combout(\data_viewer|data[2]~53_combout ),
	.cout());
// synopsys translate_off
defparam \data_viewer|data[2]~53 .lut_mask = 16'h3210;
defparam \data_viewer|data[2]~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y21_N24
cycloneive_lcell_comb \data_viewer|data[2]~222 (
// Equation(s):
// \data_viewer|data[2]~222_combout  = (\data_viewer|data[2]~53_combout ) # ((!\SW[7]~input_o  & (\data_viewer|LEDG [0] & \data_viewer|data[2]~54_combout )))

	.dataa(\SW[7]~input_o ),
	.datab(\data_viewer|LEDG [0]),
	.datac(\data_viewer|data[2]~54_combout ),
	.datad(\data_viewer|data[2]~53_combout ),
	.cin(gnd),
	.combout(\data_viewer|data[2]~222_combout ),
	.cout());
// synopsys translate_off
defparam \data_viewer|data[2]~222 .lut_mask = 16'hFF40;
defparam \data_viewer|data[2]~222 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y21_N8
cycloneive_lcell_comb \data_viewer|data[2] (
// Equation(s):
// \data_viewer|data [2] = (GLOBAL(\data_viewer|data[0]~30clkctrl_outclk ) & ((\data_viewer|data[2]~222_combout ))) # (!GLOBAL(\data_viewer|data[0]~30clkctrl_outclk ) & (\data_viewer|data [2]))

	.dataa(gnd),
	.datab(\data_viewer|data [2]),
	.datac(\data_viewer|data[0]~30clkctrl_outclk ),
	.datad(\data_viewer|data[2]~222_combout ),
	.cin(gnd),
	.combout(\data_viewer|data [2]),
	.cout());
// synopsys translate_off
defparam \data_viewer|data[2] .lut_mask = 16'hFC0C;
defparam \data_viewer|data[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y20_N12
cycloneive_lcell_comb \data_viewer|data[0]~26 (
// Equation(s):
// \data_viewer|data[0]~26_combout  = (!\SW[3]~input_o  & (\data_viewer|data[2]~25_combout  & !\SW[2]~input_o ))

	.dataa(\SW[3]~input_o ),
	.datab(\data_viewer|data[2]~25_combout ),
	.datac(gnd),
	.datad(\SW[2]~input_o ),
	.cin(gnd),
	.combout(\data_viewer|data[0]~26_combout ),
	.cout());
// synopsys translate_off
defparam \data_viewer|data[0]~26 .lut_mask = 16'h0044;
defparam \data_viewer|data[0]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y17_N6
cycloneive_lcell_comb \Mux15~3 (
// Equation(s):
// \Mux15~3_combout  = (\SW[5]~input_o  & ((\SW[3]~input_o  & (!\SW[2]~input_o )) # (!\SW[3]~input_o  & ((\SW[4]~input_o )))))

	.dataa(\SW[5]~input_o ),
	.datab(\SW[2]~input_o ),
	.datac(\SW[4]~input_o ),
	.datad(\SW[3]~input_o ),
	.cin(gnd),
	.combout(\Mux15~3_combout ),
	.cout());
// synopsys translate_off
defparam \Mux15~3 .lut_mask = 16'h22A0;
defparam \Mux15~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y17_N26
cycloneive_lcell_comb \Mux15~1 (
// Equation(s):
// \Mux15~1_combout  = (\SW[5]~input_o  & (!\SW[4]~input_o  & ((\SW[2]~input_o ) # (!\SW[3]~input_o )))) # (!\SW[5]~input_o  & (((\SW[4]~input_o ))))

	.dataa(\SW[5]~input_o ),
	.datab(\SW[2]~input_o ),
	.datac(\SW[4]~input_o ),
	.datad(\SW[3]~input_o ),
	.cin(gnd),
	.combout(\Mux15~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux15~1 .lut_mask = 16'h585A;
defparam \Mux15~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y17_N4
cycloneive_lcell_comb \Mux15~2 (
// Equation(s):
// \Mux15~2_combout  = (\SW[1]~input_o  & (((\SW[0]~input_o )))) # (!\SW[1]~input_o  & ((\Mux15~1_combout ) # ((!\SW[0]~input_o  & \SW[3]~input_o ))))

	.dataa(\Mux15~1_combout ),
	.datab(\SW[1]~input_o ),
	.datac(\SW[0]~input_o ),
	.datad(\SW[3]~input_o ),
	.cin(gnd),
	.combout(\Mux15~2_combout ),
	.cout());
// synopsys translate_off
defparam \Mux15~2 .lut_mask = 16'hE3E2;
defparam \Mux15~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y17_N20
cycloneive_lcell_comb \Mux15~0 (
// Equation(s):
// \Mux15~0_combout  = (\SW[5]~input_o  & ((\SW[2]~input_o  & ((!\SW[3]~input_o ) # (!\SW[4]~input_o ))) # (!\SW[2]~input_o  & (\SW[4]~input_o  $ (!\SW[3]~input_o ))))) # (!\SW[5]~input_o  & (((\SW[4]~input_o ) # (\SW[3]~input_o ))))

	.dataa(\SW[5]~input_o ),
	.datab(\SW[2]~input_o ),
	.datac(\SW[4]~input_o ),
	.datad(\SW[3]~input_o ),
	.cin(gnd),
	.combout(\Mux15~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux15~0 .lut_mask = 16'h7DDA;
defparam \Mux15~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y17_N16
cycloneive_lcell_comb \Mux15~4 (
// Equation(s):
// \Mux15~4_combout  = (\Mux15~2_combout  & ((\Mux15~3_combout ) # ((!\SW[1]~input_o )))) # (!\Mux15~2_combout  & (((\SW[1]~input_o  & !\Mux15~0_combout ))))

	.dataa(\Mux15~3_combout ),
	.datab(\Mux15~2_combout ),
	.datac(\SW[1]~input_o ),
	.datad(\Mux15~0_combout ),
	.cin(gnd),
	.combout(\Mux15~4_combout ),
	.cout());
// synopsys translate_off
defparam \Mux15~4 .lut_mask = 16'h8CBC;
defparam \Mux15~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y17_N30
cycloneive_lcell_comb \data_viewer|data[0]~27 (
// Equation(s):
// \data_viewer|data[0]~27_combout  = (\SW[1]~input_o  & (!\SW[6]~input_o  & ((\Mux15~4_combout )))) # (!\SW[1]~input_o  & ((\data_viewer|data[0]~26_combout ) # ((!\SW[6]~input_o  & \Mux15~4_combout ))))

	.dataa(\SW[1]~input_o ),
	.datab(\SW[6]~input_o ),
	.datac(\data_viewer|data[0]~26_combout ),
	.datad(\Mux15~4_combout ),
	.cin(gnd),
	.combout(\data_viewer|data[0]~27_combout ),
	.cout());
// synopsys translate_off
defparam \data_viewer|data[0]~27 .lut_mask = 16'h7350;
defparam \data_viewer|data[0]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y21_N2
cycloneive_lcell_comb \data_viewer|data[0]~21 (
// Equation(s):
// \data_viewer|data[0]~21_combout  = (\SW[3]~input_o  & (((\SW[1]~input_o )))) # (!\SW[3]~input_o  & ((\SW[1]~input_o  & (\reg_file[7][0]~q )) # (!\SW[1]~input_o  & ((\reg_file[5][0]~q )))))

	.dataa(\reg_file[7][0]~q ),
	.datab(\SW[3]~input_o ),
	.datac(\SW[1]~input_o ),
	.datad(\reg_file[5][0]~q ),
	.cin(gnd),
	.combout(\data_viewer|data[0]~21_combout ),
	.cout());
// synopsys translate_off
defparam \data_viewer|data[0]~21 .lut_mask = 16'hE3E0;
defparam \data_viewer|data[0]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y21_N30
cycloneive_lcell_comb \data_viewer|data[0]~22 (
// Equation(s):
// \data_viewer|data[0]~22_combout  = (\SW[3]~input_o  & ((\data_viewer|data[0]~21_combout  & ((\reg_file[15][0]~q ))) # (!\data_viewer|data[0]~21_combout  & (\reg_file[13][0]~q )))) # (!\SW[3]~input_o  & (((\data_viewer|data[0]~21_combout ))))

	.dataa(\SW[3]~input_o ),
	.datab(\reg_file[13][0]~q ),
	.datac(\reg_file[15][0]~q ),
	.datad(\data_viewer|data[0]~21_combout ),
	.cin(gnd),
	.combout(\data_viewer|data[0]~22_combout ),
	.cout());
// synopsys translate_off
defparam \data_viewer|data[0]~22 .lut_mask = 16'hF588;
defparam \data_viewer|data[0]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y25_N0
cycloneive_lcell_comb \data_viewer|data[0]~16 (
// Equation(s):
// \data_viewer|data[0]~16_combout  = (\SW[3]~input_o  & (\SW[1]~input_o )) # (!\SW[3]~input_o  & ((\SW[1]~input_o  & ((\reg_file[3][0]~q ))) # (!\SW[1]~input_o  & (\reg_file[1][0]~q ))))

	.dataa(\SW[3]~input_o ),
	.datab(\SW[1]~input_o ),
	.datac(\reg_file[1][0]~q ),
	.datad(\reg_file[3][0]~q ),
	.cin(gnd),
	.combout(\data_viewer|data[0]~16_combout ),
	.cout());
// synopsys translate_off
defparam \data_viewer|data[0]~16 .lut_mask = 16'hDC98;
defparam \data_viewer|data[0]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y21_N24
cycloneive_lcell_comb \data_viewer|data[0]~17 (
// Equation(s):
// \data_viewer|data[0]~17_combout  = (\SW[3]~input_o  & ((\data_viewer|data[0]~16_combout  & (\reg_file[11][0]~q )) # (!\data_viewer|data[0]~16_combout  & ((\reg_file[9][0]~q ))))) # (!\SW[3]~input_o  & (((\data_viewer|data[0]~16_combout ))))

	.dataa(\reg_file[11][0]~q ),
	.datab(\SW[3]~input_o ),
	.datac(\data_viewer|data[0]~16_combout ),
	.datad(\reg_file[9][0]~q ),
	.cin(gnd),
	.combout(\data_viewer|data[0]~17_combout ),
	.cout());
// synopsys translate_off
defparam \data_viewer|data[0]~17 .lut_mask = 16'hBCB0;
defparam \data_viewer|data[0]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y21_N2
cycloneive_lcell_comb \data_viewer|data[0]~18 (
// Equation(s):
// \data_viewer|data[0]~18_combout  = (\SW[3]~input_o  & (((\SW[1]~input_o )))) # (!\SW[3]~input_o  & ((\SW[1]~input_o  & (\reg_file[2][0]~q )) # (!\SW[1]~input_o  & ((\reg_file[0][0]~q )))))

	.dataa(\reg_file[2][0]~q ),
	.datab(\SW[3]~input_o ),
	.datac(\SW[1]~input_o ),
	.datad(\reg_file[0][0]~q ),
	.cin(gnd),
	.combout(\data_viewer|data[0]~18_combout ),
	.cout());
// synopsys translate_off
defparam \data_viewer|data[0]~18 .lut_mask = 16'hE3E0;
defparam \data_viewer|data[0]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y21_N18
cycloneive_lcell_comb \data_viewer|data[0]~19 (
// Equation(s):
// \data_viewer|data[0]~19_combout  = (\SW[3]~input_o  & ((\data_viewer|data[0]~18_combout  & (\reg_file[10][0]~q )) # (!\data_viewer|data[0]~18_combout  & ((\reg_file[8][0]~q ))))) # (!\SW[3]~input_o  & (((\data_viewer|data[0]~18_combout ))))

	.dataa(\SW[3]~input_o ),
	.datab(\reg_file[10][0]~q ),
	.datac(\reg_file[8][0]~q ),
	.datad(\data_viewer|data[0]~18_combout ),
	.cin(gnd),
	.combout(\data_viewer|data[0]~19_combout ),
	.cout());
// synopsys translate_off
defparam \data_viewer|data[0]~19 .lut_mask = 16'hDDA0;
defparam \data_viewer|data[0]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y21_N8
cycloneive_lcell_comb \data_viewer|data[0]~20 (
// Equation(s):
// \data_viewer|data[0]~20_combout  = (\SW[0]~input_o  & ((\data_viewer|data[0]~17_combout ) # ((\SW[2]~input_o )))) # (!\SW[0]~input_o  & (((!\SW[2]~input_o  & \data_viewer|data[0]~19_combout ))))

	.dataa(\SW[0]~input_o ),
	.datab(\data_viewer|data[0]~17_combout ),
	.datac(\SW[2]~input_o ),
	.datad(\data_viewer|data[0]~19_combout ),
	.cin(gnd),
	.combout(\data_viewer|data[0]~20_combout ),
	.cout());
// synopsys translate_off
defparam \data_viewer|data[0]~20 .lut_mask = 16'hADA8;
defparam \data_viewer|data[0]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y22_N30
cycloneive_lcell_comb \data_viewer|data[0]~14 (
// Equation(s):
// \data_viewer|data[0]~14_combout  = (\SW[3]~input_o  & (\SW[1]~input_o )) # (!\SW[3]~input_o  & ((\SW[1]~input_o  & (\reg_file[6][0]~q )) # (!\SW[1]~input_o  & ((\reg_file[4][0]~q )))))

	.dataa(\SW[3]~input_o ),
	.datab(\SW[1]~input_o ),
	.datac(\reg_file[6][0]~q ),
	.datad(\reg_file[4][0]~q ),
	.cin(gnd),
	.combout(\data_viewer|data[0]~14_combout ),
	.cout());
// synopsys translate_off
defparam \data_viewer|data[0]~14 .lut_mask = 16'hD9C8;
defparam \data_viewer|data[0]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y21_N10
cycloneive_lcell_comb \data_viewer|data[0]~15 (
// Equation(s):
// \data_viewer|data[0]~15_combout  = (\SW[3]~input_o  & ((\data_viewer|data[0]~14_combout  & (\reg_file[14][0]~q )) # (!\data_viewer|data[0]~14_combout  & ((\reg_file[12][0]~q ))))) # (!\SW[3]~input_o  & (((\data_viewer|data[0]~14_combout ))))

	.dataa(\SW[3]~input_o ),
	.datab(\reg_file[14][0]~q ),
	.datac(\data_viewer|data[0]~14_combout ),
	.datad(\reg_file[12][0]~q ),
	.cin(gnd),
	.combout(\data_viewer|data[0]~15_combout ),
	.cout());
// synopsys translate_off
defparam \data_viewer|data[0]~15 .lut_mask = 16'hDAD0;
defparam \data_viewer|data[0]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y21_N12
cycloneive_lcell_comb \data_viewer|data[0]~23 (
// Equation(s):
// \data_viewer|data[0]~23_combout  = (\SW[2]~input_o  & ((\data_viewer|data[0]~20_combout  & (\data_viewer|data[0]~22_combout )) # (!\data_viewer|data[0]~20_combout  & ((\data_viewer|data[0]~15_combout ))))) # (!\SW[2]~input_o  & 
// (((\data_viewer|data[0]~20_combout ))))

	.dataa(\data_viewer|data[0]~22_combout ),
	.datab(\SW[2]~input_o ),
	.datac(\data_viewer|data[0]~20_combout ),
	.datad(\data_viewer|data[0]~15_combout ),
	.cin(gnd),
	.combout(\data_viewer|data[0]~23_combout ),
	.cout());
// synopsys translate_off
defparam \data_viewer|data[0]~23 .lut_mask = 16'hBCB0;
defparam \data_viewer|data[0]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y21_N6
cycloneive_lcell_comb \data_viewer|data[0]~24 (
// Equation(s):
// \data_viewer|data[0]~24_combout  = (!\data_viewer|LEDG [0] & ((\data_viewer|Equal2~0_combout  & (\ctrl_unit|psw [0])) # (!\data_viewer|Equal2~0_combout  & ((\data_viewer|data[0]~23_combout )))))

	.dataa(\data_viewer|LEDG [0]),
	.datab(\data_viewer|Equal2~0_combout ),
	.datac(\ctrl_unit|psw [0]),
	.datad(\data_viewer|data[0]~23_combout ),
	.cin(gnd),
	.combout(\data_viewer|data[0]~24_combout ),
	.cout());
// synopsys translate_off
defparam \data_viewer|data[0]~24 .lut_mask = 16'h5140;
defparam \data_viewer|data[0]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y21_N0
cycloneive_lcell_comb \data_viewer|data[0]~221 (
// Equation(s):
// \data_viewer|data[0]~221_combout  = (\data_viewer|data[0]~24_combout ) # ((\data_viewer|LEDG [0] & (\data_viewer|data[0]~27_combout  & !\SW[7]~input_o )))

	.dataa(\data_viewer|LEDG [0]),
	.datab(\data_viewer|data[0]~27_combout ),
	.datac(\SW[7]~input_o ),
	.datad(\data_viewer|data[0]~24_combout ),
	.cin(gnd),
	.combout(\data_viewer|data[0]~221_combout ),
	.cout());
// synopsys translate_off
defparam \data_viewer|data[0]~221 .lut_mask = 16'hFF08;
defparam \data_viewer|data[0]~221 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y21_N14
cycloneive_lcell_comb \data_viewer|data[0] (
// Equation(s):
// \data_viewer|data [0] = (GLOBAL(\data_viewer|data[0]~30clkctrl_outclk ) & ((\data_viewer|data[0]~221_combout ))) # (!GLOBAL(\data_viewer|data[0]~30clkctrl_outclk ) & (\data_viewer|data [0]))

	.dataa(gnd),
	.datab(\data_viewer|data [0]),
	.datac(\data_viewer|data[0]~30clkctrl_outclk ),
	.datad(\data_viewer|data[0]~221_combout ),
	.cin(gnd),
	.combout(\data_viewer|data [0]),
	.cout());
// synopsys translate_off
defparam \data_viewer|data[0] .lut_mask = 16'hFC0C;
defparam \data_viewer|data[0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y21_N28
cycloneive_lcell_comb \data_viewer|decode1|WideOr6~0 (
// Equation(s):
// \data_viewer|decode1|WideOr6~0_combout  = (\data_viewer|data [3] & (\data_viewer|data [0] & (\data_viewer|data [1] $ (\data_viewer|data [2])))) # (!\data_viewer|data [3] & (!\data_viewer|data [1] & (\data_viewer|data [2] $ (\data_viewer|data [0]))))

	.dataa(\data_viewer|data [3]),
	.datab(\data_viewer|data [1]),
	.datac(\data_viewer|data [2]),
	.datad(\data_viewer|data [0]),
	.cin(gnd),
	.combout(\data_viewer|decode1|WideOr6~0_combout ),
	.cout());
// synopsys translate_off
defparam \data_viewer|decode1|WideOr6~0 .lut_mask = 16'h2910;
defparam \data_viewer|decode1|WideOr6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y21_N29
dffeas \data_viewer|decode1|HEX0[0] (
	.clk(\KEY[3]~inputclkctrl_outclk ),
	.d(\data_viewer|decode1|WideOr6~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_viewer|decode1|HEX0 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \data_viewer|decode1|HEX0[0] .is_wysiwyg = "true";
defparam \data_viewer|decode1|HEX0[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y21_N18
cycloneive_lcell_comb \data_viewer|decode1|WideOr5~0 (
// Equation(s):
// \data_viewer|decode1|WideOr5~0_combout  = (\data_viewer|data [3] & ((\data_viewer|data [0] & ((\data_viewer|data [1]))) # (!\data_viewer|data [0] & (\data_viewer|data [2])))) # (!\data_viewer|data [3] & (\data_viewer|data [2] & (\data_viewer|data [1] $ 
// (\data_viewer|data [0]))))

	.dataa(\data_viewer|data [3]),
	.datab(\data_viewer|data [2]),
	.datac(\data_viewer|data [1]),
	.datad(\data_viewer|data [0]),
	.cin(gnd),
	.combout(\data_viewer|decode1|WideOr5~0_combout ),
	.cout());
// synopsys translate_off
defparam \data_viewer|decode1|WideOr5~0 .lut_mask = 16'hA4C8;
defparam \data_viewer|decode1|WideOr5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y21_N19
dffeas \data_viewer|decode1|HEX0[1] (
	.clk(\KEY[3]~inputclkctrl_outclk ),
	.d(\data_viewer|decode1|WideOr5~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_viewer|decode1|HEX0 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \data_viewer|decode1|HEX0[1] .is_wysiwyg = "true";
defparam \data_viewer|decode1|HEX0[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y21_N0
cycloneive_lcell_comb \data_viewer|decode1|WideOr4~0 (
// Equation(s):
// \data_viewer|decode1|WideOr4~0_combout  = (\data_viewer|data [3] & (\data_viewer|data [2] & ((\data_viewer|data [1]) # (!\data_viewer|data [0])))) # (!\data_viewer|data [3] & (!\data_viewer|data [2] & (\data_viewer|data [1] & !\data_viewer|data [0])))

	.dataa(\data_viewer|data [3]),
	.datab(\data_viewer|data [2]),
	.datac(\data_viewer|data [1]),
	.datad(\data_viewer|data [0]),
	.cin(gnd),
	.combout(\data_viewer|decode1|WideOr4~0_combout ),
	.cout());
// synopsys translate_off
defparam \data_viewer|decode1|WideOr4~0 .lut_mask = 16'h8098;
defparam \data_viewer|decode1|WideOr4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y21_N1
dffeas \data_viewer|decode1|HEX0[2] (
	.clk(\KEY[3]~inputclkctrl_outclk ),
	.d(\data_viewer|decode1|WideOr4~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_viewer|decode1|HEX0 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \data_viewer|decode1|HEX0[2] .is_wysiwyg = "true";
defparam \data_viewer|decode1|HEX0[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y21_N30
cycloneive_lcell_comb \data_viewer|decode1|WideOr3~0 (
// Equation(s):
// \data_viewer|decode1|WideOr3~0_combout  = (\data_viewer|data [1] & ((\data_viewer|data [2] & ((\data_viewer|data [0]))) # (!\data_viewer|data [2] & (\data_viewer|data [3] & !\data_viewer|data [0])))) # (!\data_viewer|data [1] & (!\data_viewer|data [3] & 
// (\data_viewer|data [2] $ (\data_viewer|data [0]))))

	.dataa(\data_viewer|data [3]),
	.datab(\data_viewer|data [1]),
	.datac(\data_viewer|data [2]),
	.datad(\data_viewer|data [0]),
	.cin(gnd),
	.combout(\data_viewer|decode1|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \data_viewer|decode1|WideOr3~0 .lut_mask = 16'hC118;
defparam \data_viewer|decode1|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y21_N31
dffeas \data_viewer|decode1|HEX0[3] (
	.clk(\KEY[3]~inputclkctrl_outclk ),
	.d(\data_viewer|decode1|WideOr3~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_viewer|decode1|HEX0 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \data_viewer|decode1|HEX0[3] .is_wysiwyg = "true";
defparam \data_viewer|decode1|HEX0[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y21_N20
cycloneive_lcell_comb \data_viewer|decode1|WideOr2~0 (
// Equation(s):
// \data_viewer|decode1|WideOr2~0_combout  = (\data_viewer|data [1] & (!\data_viewer|data [3] & ((\data_viewer|data [0])))) # (!\data_viewer|data [1] & ((\data_viewer|data [2] & (!\data_viewer|data [3])) # (!\data_viewer|data [2] & ((\data_viewer|data 
// [0])))))

	.dataa(\data_viewer|data [3]),
	.datab(\data_viewer|data [1]),
	.datac(\data_viewer|data [2]),
	.datad(\data_viewer|data [0]),
	.cin(gnd),
	.combout(\data_viewer|decode1|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \data_viewer|decode1|WideOr2~0 .lut_mask = 16'h5710;
defparam \data_viewer|decode1|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y21_N21
dffeas \data_viewer|decode1|HEX0[4] (
	.clk(\KEY[3]~inputclkctrl_outclk ),
	.d(\data_viewer|decode1|WideOr2~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_viewer|decode1|HEX0 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \data_viewer|decode1|HEX0[4] .is_wysiwyg = "true";
defparam \data_viewer|decode1|HEX0[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y21_N26
cycloneive_lcell_comb \data_viewer|decode1|WideOr1~0 (
// Equation(s):
// \data_viewer|decode1|WideOr1~0_combout  = (\data_viewer|data [2] & (\data_viewer|data [0] & (\data_viewer|data [3] $ (\data_viewer|data [1])))) # (!\data_viewer|data [2] & (!\data_viewer|data [3] & ((\data_viewer|data [1]) # (\data_viewer|data [0]))))

	.dataa(\data_viewer|data [3]),
	.datab(\data_viewer|data [2]),
	.datac(\data_viewer|data [1]),
	.datad(\data_viewer|data [0]),
	.cin(gnd),
	.combout(\data_viewer|decode1|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \data_viewer|decode1|WideOr1~0 .lut_mask = 16'h5910;
defparam \data_viewer|decode1|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y21_N27
dffeas \data_viewer|decode1|HEX0[5] (
	.clk(\KEY[3]~inputclkctrl_outclk ),
	.d(\data_viewer|decode1|WideOr1~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_viewer|decode1|HEX0 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \data_viewer|decode1|HEX0[5] .is_wysiwyg = "true";
defparam \data_viewer|decode1|HEX0[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y21_N4
cycloneive_lcell_comb \data_viewer|decode1|WideOr0~0 (
// Equation(s):
// \data_viewer|decode1|WideOr0~0_combout  = (\data_viewer|data [0] & (!\data_viewer|data [3] & (\data_viewer|data [2] $ (!\data_viewer|data [1])))) # (!\data_viewer|data [0] & (!\data_viewer|data [1] & (\data_viewer|data [3] $ (!\data_viewer|data [2]))))

	.dataa(\data_viewer|data [3]),
	.datab(\data_viewer|data [2]),
	.datac(\data_viewer|data [1]),
	.datad(\data_viewer|data [0]),
	.cin(gnd),
	.combout(\data_viewer|decode1|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \data_viewer|decode1|WideOr0~0 .lut_mask = 16'h4109;
defparam \data_viewer|decode1|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y21_N5
dffeas \data_viewer|decode1|HEX0[6] (
	.clk(\KEY[3]~inputclkctrl_outclk ),
	.d(\data_viewer|decode1|WideOr0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_viewer|decode1|HEX0 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \data_viewer|decode1|HEX0[6] .is_wysiwyg = "true";
defparam \data_viewer|decode1|HEX0[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y19_N8
cycloneive_lcell_comb \Mux8~1 (
// Equation(s):
// \Mux8~1_combout  = (\SW[5]~input_o  & (\SW[4]~input_o  $ (((\SW[3]~input_o ) # (\SW[2]~input_o ))))) # (!\SW[5]~input_o  & (!\SW[4]~input_o  & (\SW[3]~input_o  $ (\SW[2]~input_o ))))

	.dataa(\SW[4]~input_o ),
	.datab(\SW[3]~input_o ),
	.datac(\SW[2]~input_o ),
	.datad(\SW[5]~input_o ),
	.cin(gnd),
	.combout(\Mux8~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux8~1 .lut_mask = 16'h5614;
defparam \Mux8~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y19_N18
cycloneive_lcell_comb \Mux8~0 (
// Equation(s):
// \Mux8~0_combout  = (\SW[3]~input_o  & (!\SW[4]~input_o  & ((\SW[5]~input_o )))) # (!\SW[3]~input_o  & (\SW[2]~input_o  & (\SW[4]~input_o  $ (!\SW[5]~input_o ))))

	.dataa(\SW[4]~input_o ),
	.datab(\SW[3]~input_o ),
	.datac(\SW[2]~input_o ),
	.datad(\SW[5]~input_o ),
	.cin(gnd),
	.combout(\Mux8~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux8~0 .lut_mask = 16'h6410;
defparam \Mux8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y19_N30
cycloneive_lcell_comb \data_viewer|data[7]~118 (
// Equation(s):
// \data_viewer|data[7]~118_combout  = (!\SW[0]~input_o  & ((\SW[1]~input_o  & (!\Mux8~1_combout )) # (!\SW[1]~input_o  & ((\Mux8~0_combout )))))

	.dataa(\SW[1]~input_o ),
	.datab(\SW[0]~input_o ),
	.datac(\Mux8~1_combout ),
	.datad(\Mux8~0_combout ),
	.cin(gnd),
	.combout(\data_viewer|data[7]~118_combout ),
	.cout());
// synopsys translate_off
defparam \data_viewer|data[7]~118 .lut_mask = 16'h1302;
defparam \data_viewer|data[7]~118 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y18_N18
cycloneive_lcell_comb \Mux9~4 (
// Equation(s):
// \Mux9~4_combout  = (\SW[2]~input_o  & (\SW[3]~input_o  & (\SW[1]~input_o  & \SW[5]~input_o )))

	.dataa(\SW[2]~input_o ),
	.datab(\SW[3]~input_o ),
	.datac(\SW[1]~input_o ),
	.datad(\SW[5]~input_o ),
	.cin(gnd),
	.combout(\Mux9~4_combout ),
	.cout());
// synopsys translate_off
defparam \Mux9~4 .lut_mask = 16'h8000;
defparam \Mux9~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y18_N2
cycloneive_lcell_comb \data_viewer|data[15]~116 (
// Equation(s):
// \data_viewer|data[15]~116_combout  = (\SW[4]~input_o  & \Mux9~4_combout )

	.dataa(gnd),
	.datab(\SW[4]~input_o ),
	.datac(gnd),
	.datad(\Mux9~4_combout ),
	.cin(gnd),
	.combout(\data_viewer|data[15]~116_combout ),
	.cout());
// synopsys translate_off
defparam \data_viewer|data[15]~116 .lut_mask = 16'hCC00;
defparam \data_viewer|data[15]~116 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y19_N24
cycloneive_lcell_comb \data_viewer|data[7]~117 (
// Equation(s):
// \data_viewer|data[7]~117_combout  = (\SW[6]~input_o  & (((!\SW[1]~input_o  & \data_viewer|data[0]~26_combout )))) # (!\SW[6]~input_o  & ((\data_viewer|data[15]~116_combout ) # ((!\SW[1]~input_o  & \data_viewer|data[0]~26_combout ))))

	.dataa(\SW[6]~input_o ),
	.datab(\data_viewer|data[15]~116_combout ),
	.datac(\SW[1]~input_o ),
	.datad(\data_viewer|data[0]~26_combout ),
	.cin(gnd),
	.combout(\data_viewer|data[7]~117_combout ),
	.cout());
// synopsys translate_off
defparam \data_viewer|data[7]~117 .lut_mask = 16'h4F44;
defparam \data_viewer|data[7]~117 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y19_N12
cycloneive_lcell_comb \data_viewer|data[7]~119 (
// Equation(s):
// \data_viewer|data[7]~119_combout  = (\SW[6]~input_o  & (\SW[0]~input_o  & ((\data_viewer|data[7]~117_combout )))) # (!\SW[6]~input_o  & ((\data_viewer|data[7]~118_combout ) # ((\SW[0]~input_o  & \data_viewer|data[7]~117_combout ))))

	.dataa(\SW[6]~input_o ),
	.datab(\SW[0]~input_o ),
	.datac(\data_viewer|data[7]~118_combout ),
	.datad(\data_viewer|data[7]~117_combout ),
	.cin(gnd),
	.combout(\data_viewer|data[7]~119_combout ),
	.cout());
// synopsys translate_off
defparam \data_viewer|data[7]~119 .lut_mask = 16'hDC50;
defparam \data_viewer|data[7]~119 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y19_N20
cycloneive_lcell_comb \ctrl_unit|psw[5]~feeder (
// Equation(s):
// \ctrl_unit|psw[5]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\ctrl_unit|psw[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|psw[5]~feeder .lut_mask = 16'hFFFF;
defparam \ctrl_unit|psw[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y19_N21
dffeas \ctrl_unit|psw[5] (
	.clk(\Clock~clkctrl_outclk ),
	.d(\ctrl_unit|psw[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ctrl_unit|psw [5]),
	.prn(vcc));
// synopsys translate_off
defparam \ctrl_unit|psw[5] .is_wysiwyg = "true";
defparam \ctrl_unit|psw[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y19_N4
cycloneive_lcell_comb \data_viewer|data[7]~114 (
// Equation(s):
// \data_viewer|data[7]~114_combout  = (\SW[3]~input_o  & ((\SW[0]~input_o ) # ((\reg_file[8][7]~q )))) # (!\SW[3]~input_o  & (((\reg_file[1][7]~q )) # (!\SW[0]~input_o )))

	.dataa(\SW[3]~input_o ),
	.datab(\SW[0]~input_o ),
	.datac(\reg_file[1][7]~q ),
	.datad(\reg_file[8][7]~q ),
	.cin(gnd),
	.combout(\data_viewer|data[7]~114_combout ),
	.cout());
// synopsys translate_off
defparam \data_viewer|data[7]~114 .lut_mask = 16'hFBD9;
defparam \data_viewer|data[7]~114 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y23_N26
cycloneive_lcell_comb \data_viewer|data[7]~113 (
// Equation(s):
// \data_viewer|data[7]~113_combout  = (\SW[3]~input_o  & (((\reg_file[9][7]~q )) # (!\SW[0]~input_o ))) # (!\SW[3]~input_o  & ((\SW[0]~input_o ) # ((\reg_file[0][7]~q ))))

	.dataa(\SW[3]~input_o ),
	.datab(\SW[0]~input_o ),
	.datac(\reg_file[9][7]~q ),
	.datad(\reg_file[0][7]~q ),
	.cin(gnd),
	.combout(\data_viewer|data[7]~113_combout ),
	.cout());
// synopsys translate_off
defparam \data_viewer|data[7]~113 .lut_mask = 16'hF7E6;
defparam \data_viewer|data[7]~113 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y19_N18
cycloneive_lcell_comb \data_viewer|data[7]~115 (
// Equation(s):
// \data_viewer|data[7]~115_combout  = (\SW[2]~input_o ) # ((\SW[1]~input_o ) # ((\data_viewer|data[7]~114_combout  & \data_viewer|data[7]~113_combout )))

	.dataa(\SW[2]~input_o ),
	.datab(\SW[1]~input_o ),
	.datac(\data_viewer|data[7]~114_combout ),
	.datad(\data_viewer|data[7]~113_combout ),
	.cin(gnd),
	.combout(\data_viewer|data[7]~115_combout ),
	.cout());
// synopsys translate_off
defparam \data_viewer|data[7]~115 .lut_mask = 16'hFEEE;
defparam \data_viewer|data[7]~115 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y19_N14
cycloneive_lcell_comb \data_viewer|data[7]~106 (
// Equation(s):
// \data_viewer|data[7]~106_combout  = (\SW[3]~input_o  & ((\SW[0]~input_o ) # ((\reg_file[12][7]~q )))) # (!\SW[3]~input_o  & (!\SW[0]~input_o  & ((\reg_file[4][7]~q ))))

	.dataa(\SW[3]~input_o ),
	.datab(\SW[0]~input_o ),
	.datac(\reg_file[12][7]~q ),
	.datad(\reg_file[4][7]~q ),
	.cin(gnd),
	.combout(\data_viewer|data[7]~106_combout ),
	.cout());
// synopsys translate_off
defparam \data_viewer|data[7]~106 .lut_mask = 16'hB9A8;
defparam \data_viewer|data[7]~106 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y19_N22
cycloneive_lcell_comb \data_viewer|data[7]~107 (
// Equation(s):
// \data_viewer|data[7]~107_combout  = (\SW[0]~input_o  & ((\data_viewer|data[7]~106_combout  & (\reg_file[13][7]~q )) # (!\data_viewer|data[7]~106_combout  & ((\reg_file[5][7]~q ))))) # (!\SW[0]~input_o  & (((\data_viewer|data[7]~106_combout ))))

	.dataa(\reg_file[13][7]~q ),
	.datab(\reg_file[5][7]~q ),
	.datac(\SW[0]~input_o ),
	.datad(\data_viewer|data[7]~106_combout ),
	.cin(gnd),
	.combout(\data_viewer|data[7]~107_combout ),
	.cout());
// synopsys translate_off
defparam \data_viewer|data[7]~107 .lut_mask = 16'hAFC0;
defparam \data_viewer|data[7]~107 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y22_N22
cycloneive_lcell_comb \data_viewer|data[7]~110 (
// Equation(s):
// \data_viewer|data[7]~110_combout  = (\SW[0]~input_o  & (((\reg_file[7][7]~q ) # (\SW[3]~input_o )))) # (!\SW[0]~input_o  & (\reg_file[6][7]~q  & ((!\SW[3]~input_o ))))

	.dataa(\SW[0]~input_o ),
	.datab(\reg_file[6][7]~q ),
	.datac(\reg_file[7][7]~q ),
	.datad(\SW[3]~input_o ),
	.cin(gnd),
	.combout(\data_viewer|data[7]~110_combout ),
	.cout());
// synopsys translate_off
defparam \data_viewer|data[7]~110 .lut_mask = 16'hAAE4;
defparam \data_viewer|data[7]~110 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y22_N20
cycloneive_lcell_comb \data_viewer|data[7]~111 (
// Equation(s):
// \data_viewer|data[7]~111_combout  = (\SW[3]~input_o  & ((\data_viewer|data[7]~110_combout  & ((\reg_file[15][7]~q ))) # (!\data_viewer|data[7]~110_combout  & (\reg_file[14][7]~q )))) # (!\SW[3]~input_o  & (((\data_viewer|data[7]~110_combout ))))

	.dataa(\reg_file[14][7]~q ),
	.datab(\SW[3]~input_o ),
	.datac(\reg_file[15][7]~q ),
	.datad(\data_viewer|data[7]~110_combout ),
	.cin(gnd),
	.combout(\data_viewer|data[7]~111_combout ),
	.cout());
// synopsys translate_off
defparam \data_viewer|data[7]~111 .lut_mask = 16'hF388;
defparam \data_viewer|data[7]~111 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y22_N18
cycloneive_lcell_comb \data_viewer|data[7]~108 (
// Equation(s):
// \data_viewer|data[7]~108_combout  = (\SW[0]~input_o  & (((\SW[3]~input_o )))) # (!\SW[0]~input_o  & ((\SW[3]~input_o  & ((\reg_file[10][7]~q ))) # (!\SW[3]~input_o  & (\reg_file[2][7]~q ))))

	.dataa(\SW[0]~input_o ),
	.datab(\reg_file[2][7]~q ),
	.datac(\SW[3]~input_o ),
	.datad(\reg_file[10][7]~q ),
	.cin(gnd),
	.combout(\data_viewer|data[7]~108_combout ),
	.cout());
// synopsys translate_off
defparam \data_viewer|data[7]~108 .lut_mask = 16'hF4A4;
defparam \data_viewer|data[7]~108 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y19_N20
cycloneive_lcell_comb \data_viewer|data[7]~109 (
// Equation(s):
// \data_viewer|data[7]~109_combout  = (\SW[0]~input_o  & ((\data_viewer|data[7]~108_combout  & (\reg_file[11][7]~q )) # (!\data_viewer|data[7]~108_combout  & ((\reg_file[3][7]~q ))))) # (!\SW[0]~input_o  & (((\data_viewer|data[7]~108_combout ))))

	.dataa(\reg_file[11][7]~q ),
	.datab(\SW[0]~input_o ),
	.datac(\reg_file[3][7]~q ),
	.datad(\data_viewer|data[7]~108_combout ),
	.cin(gnd),
	.combout(\data_viewer|data[7]~109_combout ),
	.cout());
// synopsys translate_off
defparam \data_viewer|data[7]~109 .lut_mask = 16'hBBC0;
defparam \data_viewer|data[7]~109 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y19_N2
cycloneive_lcell_comb \data_viewer|data[7]~112 (
// Equation(s):
// \data_viewer|data[7]~112_combout  = (\SW[1]~input_o  & ((\SW[2]~input_o  & (\data_viewer|data[7]~111_combout )) # (!\SW[2]~input_o  & ((\data_viewer|data[7]~109_combout ))))) # (!\SW[1]~input_o  & (\SW[2]~input_o ))

	.dataa(\SW[1]~input_o ),
	.datab(\SW[2]~input_o ),
	.datac(\data_viewer|data[7]~111_combout ),
	.datad(\data_viewer|data[7]~109_combout ),
	.cin(gnd),
	.combout(\data_viewer|data[7]~112_combout ),
	.cout());
// synopsys translate_off
defparam \data_viewer|data[7]~112 .lut_mask = 16'hE6C4;
defparam \data_viewer|data[7]~112 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y19_N26
cycloneive_lcell_comb \data_viewer|data[7]~228 (
// Equation(s):
// \data_viewer|data[7]~228_combout  = (\data_viewer|data[7]~115_combout  & ((\SW[1]~input_o  & ((\data_viewer|data[7]~112_combout ))) # (!\SW[1]~input_o  & ((\data_viewer|data[7]~107_combout ) # (!\data_viewer|data[7]~112_combout )))))

	.dataa(\SW[1]~input_o ),
	.datab(\data_viewer|data[7]~115_combout ),
	.datac(\data_viewer|data[7]~107_combout ),
	.datad(\data_viewer|data[7]~112_combout ),
	.cin(gnd),
	.combout(\data_viewer|data[7]~228_combout ),
	.cout());
// synopsys translate_off
defparam \data_viewer|data[7]~228 .lut_mask = 16'hC844;
defparam \data_viewer|data[7]~228 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y19_N2
cycloneive_lcell_comb \data_viewer|data[7]~229 (
// Equation(s):
// \data_viewer|data[7]~229_combout  = (!\data_viewer|LEDG [0] & ((\data_viewer|Equal2~0_combout  & (!\ctrl_unit|psw [5])) # (!\data_viewer|Equal2~0_combout  & ((\data_viewer|data[7]~228_combout )))))

	.dataa(\data_viewer|Equal2~0_combout ),
	.datab(\data_viewer|LEDG [0]),
	.datac(\ctrl_unit|psw [5]),
	.datad(\data_viewer|data[7]~228_combout ),
	.cin(gnd),
	.combout(\data_viewer|data[7]~229_combout ),
	.cout());
// synopsys translate_off
defparam \data_viewer|data[7]~229 .lut_mask = 16'h1302;
defparam \data_viewer|data[7]~229 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y19_N4
cycloneive_lcell_comb \data_viewer|data[7]~225 (
// Equation(s):
// \data_viewer|data[7]~225_combout  = (\data_viewer|data[7]~229_combout ) # ((!\SW[7]~input_o  & (\data_viewer|LEDG [0] & \data_viewer|data[7]~119_combout )))

	.dataa(\SW[7]~input_o ),
	.datab(\data_viewer|LEDG [0]),
	.datac(\data_viewer|data[7]~119_combout ),
	.datad(\data_viewer|data[7]~229_combout ),
	.cin(gnd),
	.combout(\data_viewer|data[7]~225_combout ),
	.cout());
// synopsys translate_off
defparam \data_viewer|data[7]~225 .lut_mask = 16'hFF40;
defparam \data_viewer|data[7]~225 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y19_N22
cycloneive_lcell_comb \data_viewer|data[7] (
// Equation(s):
// \data_viewer|data [7] = (GLOBAL(\data_viewer|data[0]~30clkctrl_outclk ) & ((\data_viewer|data[7]~225_combout ))) # (!GLOBAL(\data_viewer|data[0]~30clkctrl_outclk ) & (\data_viewer|data [7]))

	.dataa(\data_viewer|data [7]),
	.datab(gnd),
	.datac(\data_viewer|data[0]~30clkctrl_outclk ),
	.datad(\data_viewer|data[7]~225_combout ),
	.cin(gnd),
	.combout(\data_viewer|data [7]),
	.cout());
// synopsys translate_off
defparam \data_viewer|data[7] .lut_mask = 16'hFA0A;
defparam \data_viewer|data[7] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y18_N16
cycloneive_lcell_comb \Mux9~2 (
// Equation(s):
// \Mux9~2_combout  = (\SW[3]~input_o  & (\SW[2]~input_o  & ((!\SW[5]~input_o ) # (!\SW[1]~input_o )))) # (!\SW[3]~input_o  & ((\SW[1]~input_o  & (!\SW[2]~input_o  & \SW[5]~input_o )) # (!\SW[1]~input_o  & (\SW[2]~input_o  & !\SW[5]~input_o ))))

	.dataa(\SW[3]~input_o ),
	.datab(\SW[1]~input_o ),
	.datac(\SW[2]~input_o ),
	.datad(\SW[5]~input_o ),
	.cin(gnd),
	.combout(\Mux9~2_combout ),
	.cout());
// synopsys translate_off
defparam \Mux9~2 .lut_mask = 16'h24B0;
defparam \Mux9~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y18_N22
cycloneive_lcell_comb \Mux9~1 (
// Equation(s):
// \Mux9~1_combout  = (\SW[5]~input_o ) # ((\SW[2]~input_o  & (\SW[3]~input_o  & \SW[1]~input_o )))

	.dataa(\SW[2]~input_o ),
	.datab(\SW[3]~input_o ),
	.datac(\SW[1]~input_o ),
	.datad(\SW[5]~input_o ),
	.cin(gnd),
	.combout(\Mux9~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux9~1 .lut_mask = 16'hFF80;
defparam \Mux9~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y18_N24
cycloneive_lcell_comb \Mux9~3 (
// Equation(s):
// \Mux9~3_combout  = (\SW[0]~input_o  & (((\Mux9~1_combout ) # (\SW[4]~input_o )))) # (!\SW[0]~input_o  & (\Mux9~2_combout  & ((!\SW[4]~input_o ))))

	.dataa(\SW[0]~input_o ),
	.datab(\Mux9~2_combout ),
	.datac(\Mux9~1_combout ),
	.datad(\SW[4]~input_o ),
	.cin(gnd),
	.combout(\Mux9~3_combout ),
	.cout());
// synopsys translate_off
defparam \Mux9~3 .lut_mask = 16'hAAE4;
defparam \Mux9~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y18_N8
cycloneive_lcell_comb \Mux9~0 (
// Equation(s):
// \Mux9~0_combout  = (\SW[5]~input_o  & (\SW[2]~input_o  & ((\SW[1]~input_o ) # (!\SW[3]~input_o )))) # (!\SW[5]~input_o  & (((\SW[1]~input_o ))))

	.dataa(\SW[2]~input_o ),
	.datab(\SW[3]~input_o ),
	.datac(\SW[1]~input_o ),
	.datad(\SW[5]~input_o ),
	.cin(gnd),
	.combout(\Mux9~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux9~0 .lut_mask = 16'hA2F0;
defparam \Mux9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y18_N0
cycloneive_lcell_comb \Mux9~5 (
// Equation(s):
// \Mux9~5_combout  = (\SW[4]~input_o  & ((\Mux9~3_combout  & ((!\Mux9~4_combout ))) # (!\Mux9~3_combout  & (\Mux9~0_combout )))) # (!\SW[4]~input_o  & (\Mux9~3_combout ))

	.dataa(\SW[4]~input_o ),
	.datab(\Mux9~3_combout ),
	.datac(\Mux9~0_combout ),
	.datad(\Mux9~4_combout ),
	.cin(gnd),
	.combout(\Mux9~5_combout ),
	.cout());
// synopsys translate_off
defparam \Mux9~5 .lut_mask = 16'h64EC;
defparam \Mux9~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y19_N0
cycloneive_lcell_comb \data_viewer|data[6]~105 (
// Equation(s):
// \data_viewer|data[6]~105_combout  = (\SW[6]~input_o  & (\SW[0]~input_o  & ((\data_viewer|data[0]~26_combout )))) # (!\SW[6]~input_o  & ((\Mux9~5_combout ) # ((\SW[0]~input_o  & \data_viewer|data[0]~26_combout ))))

	.dataa(\SW[6]~input_o ),
	.datab(\SW[0]~input_o ),
	.datac(\Mux9~5_combout ),
	.datad(\data_viewer|data[0]~26_combout ),
	.cin(gnd),
	.combout(\data_viewer|data[6]~105_combout ),
	.cout());
// synopsys translate_off
defparam \data_viewer|data[6]~105 .lut_mask = 16'hDC50;
defparam \data_viewer|data[6]~105 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y20_N28
cycloneive_lcell_comb \data_viewer|data[6]~92 (
// Equation(s):
// \data_viewer|data[6]~92_combout  = (\SW[1]~input_o  & (((\SW[3]~input_o ) # (\reg_file[6][6]~q )))) # (!\SW[1]~input_o  & (\reg_file[4][6]~q  & (!\SW[3]~input_o )))

	.dataa(\SW[1]~input_o ),
	.datab(\reg_file[4][6]~q ),
	.datac(\SW[3]~input_o ),
	.datad(\reg_file[6][6]~q ),
	.cin(gnd),
	.combout(\data_viewer|data[6]~92_combout ),
	.cout());
// synopsys translate_off
defparam \data_viewer|data[6]~92 .lut_mask = 16'hAEA4;
defparam \data_viewer|data[6]~92 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y20_N30
cycloneive_lcell_comb \data_viewer|data[6]~93 (
// Equation(s):
// \data_viewer|data[6]~93_combout  = (\SW[3]~input_o  & ((\data_viewer|data[6]~92_combout  & (\reg_file[14][6]~q )) # (!\data_viewer|data[6]~92_combout  & ((\reg_file[12][6]~q ))))) # (!\SW[3]~input_o  & (((\data_viewer|data[6]~92_combout ))))

	.dataa(\SW[3]~input_o ),
	.datab(\reg_file[14][6]~q ),
	.datac(\reg_file[12][6]~q ),
	.datad(\data_viewer|data[6]~92_combout ),
	.cin(gnd),
	.combout(\data_viewer|data[6]~93_combout ),
	.cout());
// synopsys translate_off
defparam \data_viewer|data[6]~93 .lut_mask = 16'hDDA0;
defparam \data_viewer|data[6]~93 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y19_N22
cycloneive_lcell_comb \data_viewer|data[6]~94 (
// Equation(s):
// \data_viewer|data[6]~94_combout  = (\SW[0]~input_o ) # ((\SW[2]~input_o  & (\data_viewer|data[6]~93_combout )) # (!\SW[2]~input_o  & ((\reg_file[8][6]~q ))))

	.dataa(\SW[2]~input_o ),
	.datab(\SW[0]~input_o ),
	.datac(\data_viewer|data[6]~93_combout ),
	.datad(\reg_file[8][6]~q ),
	.cin(gnd),
	.combout(\data_viewer|data[6]~94_combout ),
	.cout());
// synopsys translate_off
defparam \data_viewer|data[6]~94 .lut_mask = 16'hFDEC;
defparam \data_viewer|data[6]~94 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y23_N22
cycloneive_lcell_comb \data_viewer|data[6]~91 (
// Equation(s):
// \data_viewer|data[6]~91_combout  = (\SW[1]~input_o  & (((\SW[3]~input_o ) # (\reg_file[2][6]~q )))) # (!\SW[1]~input_o  & (\reg_file[0][6]~q  & (!\SW[3]~input_o )))

	.dataa(\reg_file[0][6]~q ),
	.datab(\SW[1]~input_o ),
	.datac(\SW[3]~input_o ),
	.datad(\reg_file[2][6]~q ),
	.cin(gnd),
	.combout(\data_viewer|data[6]~91_combout ),
	.cout());
// synopsys translate_off
defparam \data_viewer|data[6]~91 .lut_mask = 16'hCEC2;
defparam \data_viewer|data[6]~91 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y19_N8
cycloneive_lcell_comb \data_viewer|data[6]~95 (
// Equation(s):
// \data_viewer|data[6]~95_combout  = (\SW[3]~input_o  & ((\data_viewer|data[6]~91_combout  & (\reg_file[10][6]~q )) # (!\data_viewer|data[6]~91_combout  & ((\data_viewer|data[6]~94_combout ))))) # (!\SW[3]~input_o  & (((\data_viewer|data[6]~91_combout ))))

	.dataa(\reg_file[10][6]~q ),
	.datab(\SW[3]~input_o ),
	.datac(\data_viewer|data[6]~94_combout ),
	.datad(\data_viewer|data[6]~91_combout ),
	.cin(gnd),
	.combout(\data_viewer|data[6]~95_combout ),
	.cout());
// synopsys translate_off
defparam \data_viewer|data[6]~95 .lut_mask = 16'hBBC0;
defparam \data_viewer|data[6]~95 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y23_N28
cycloneive_lcell_comb \data_viewer|data[6]~101 (
// Equation(s):
// \data_viewer|data[6]~101_combout  = (\SW[1]~input_o  & (((\SW[3]~input_o )))) # (!\SW[1]~input_o  & ((\SW[3]~input_o  & ((\reg_file[9][6]~q ))) # (!\SW[3]~input_o  & (\reg_file[1][6]~q ))))

	.dataa(\reg_file[1][6]~q ),
	.datab(\SW[1]~input_o ),
	.datac(\reg_file[9][6]~q ),
	.datad(\SW[3]~input_o ),
	.cin(gnd),
	.combout(\data_viewer|data[6]~101_combout ),
	.cout());
// synopsys translate_off
defparam \data_viewer|data[6]~101 .lut_mask = 16'hFC22;
defparam \data_viewer|data[6]~101 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y19_N28
cycloneive_lcell_comb \data_viewer|data[6]~102 (
// Equation(s):
// \data_viewer|data[6]~102_combout  = (\SW[1]~input_o  & ((\data_viewer|data[6]~101_combout  & ((\reg_file[11][6]~q ))) # (!\data_viewer|data[6]~101_combout  & (\reg_file[3][6]~q )))) # (!\SW[1]~input_o  & (((\data_viewer|data[6]~101_combout ))))

	.dataa(\SW[1]~input_o ),
	.datab(\reg_file[3][6]~q ),
	.datac(\reg_file[11][6]~q ),
	.datad(\data_viewer|data[6]~101_combout ),
	.cin(gnd),
	.combout(\data_viewer|data[6]~102_combout ),
	.cout());
// synopsys translate_off
defparam \data_viewer|data[6]~102 .lut_mask = 16'hF588;
defparam \data_viewer|data[6]~102 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y19_N30
cycloneive_lcell_comb \data_viewer|data[6]~103 (
// Equation(s):
// \data_viewer|data[6]~103_combout  = (\SW[2]~input_o ) # ((\data_viewer|Equal2~0_combout ) # ((\SW[0]~input_o  & \data_viewer|data[6]~102_combout )))

	.dataa(\SW[2]~input_o ),
	.datab(\SW[0]~input_o ),
	.datac(\data_viewer|Equal2~0_combout ),
	.datad(\data_viewer|data[6]~102_combout ),
	.cin(gnd),
	.combout(\data_viewer|data[6]~103_combout ),
	.cout());
// synopsys translate_off
defparam \data_viewer|data[6]~103 .lut_mask = 16'hFEFA;
defparam \data_viewer|data[6]~103 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y20_N28
cycloneive_lcell_comb \data_viewer|data[6]~96 (
// Equation(s):
// \data_viewer|data[6]~96_combout  = (\SW[3]~input_o  & (\SW[1]~input_o )) # (!\SW[3]~input_o  & ((\SW[1]~input_o  & ((\reg_file[7][6]~q ))) # (!\SW[1]~input_o  & (\reg_file[5][6]~q ))))

	.dataa(\SW[3]~input_o ),
	.datab(\SW[1]~input_o ),
	.datac(\reg_file[5][6]~q ),
	.datad(\reg_file[7][6]~q ),
	.cin(gnd),
	.combout(\data_viewer|data[6]~96_combout ),
	.cout());
// synopsys translate_off
defparam \data_viewer|data[6]~96 .lut_mask = 16'hDC98;
defparam \data_viewer|data[6]~96 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y19_N18
cycloneive_lcell_comb \data_viewer|data[6]~97 (
// Equation(s):
// \data_viewer|data[6]~97_combout  = (\SW[3]~input_o  & ((\data_viewer|data[6]~96_combout  & ((\reg_file[15][6]~q ))) # (!\data_viewer|data[6]~96_combout  & (\reg_file[13][6]~q )))) # (!\SW[3]~input_o  & (((\data_viewer|data[6]~96_combout ))))

	.dataa(\reg_file[13][6]~q ),
	.datab(\SW[3]~input_o ),
	.datac(\reg_file[15][6]~q ),
	.datad(\data_viewer|data[6]~96_combout ),
	.cin(gnd),
	.combout(\data_viewer|data[6]~97_combout ),
	.cout());
// synopsys translate_off
defparam \data_viewer|data[6]~97 .lut_mask = 16'hF388;
defparam \data_viewer|data[6]~97 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y19_N24
cycloneive_lcell_comb \data_viewer|data[6]~98 (
// Equation(s):
// \data_viewer|data[6]~98_combout  = (\SW[0]~input_o  & ((\data_viewer|data[6]~97_combout ))) # (!\SW[0]~input_o  & (\data_viewer|data[6]~93_combout ))

	.dataa(\SW[0]~input_o ),
	.datab(gnd),
	.datac(\data_viewer|data[6]~93_combout ),
	.datad(\data_viewer|data[6]~97_combout ),
	.cin(gnd),
	.combout(\data_viewer|data[6]~98_combout ),
	.cout());
// synopsys translate_off
defparam \data_viewer|data[6]~98 .lut_mask = 16'hFA50;
defparam \data_viewer|data[6]~98 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y19_N6
cycloneive_lcell_comb \data_viewer|data[6]~99 (
// Equation(s):
// \data_viewer|data[6]~99_combout  = (!\data_viewer|LEDG [0] & ((\data_viewer|data[6]~98_combout ) # (!\SW[2]~input_o )))

	.dataa(\SW[2]~input_o ),
	.datab(\data_viewer|LEDG [0]),
	.datac(gnd),
	.datad(\data_viewer|data[6]~98_combout ),
	.cin(gnd),
	.combout(\data_viewer|data[6]~99_combout ),
	.cout());
// synopsys translate_off
defparam \data_viewer|data[6]~99 .lut_mask = 16'h3311;
defparam \data_viewer|data[6]~99 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y19_N16
cycloneive_lcell_comb \data_viewer|data[6]~100 (
// Equation(s):
// \data_viewer|data[6]~100_combout  = (\data_viewer|Equal2~0_combout  & (!\data_viewer|LEDG [0] & (!\ctrl_unit|psw [5]))) # (!\data_viewer|Equal2~0_combout  & (((\data_viewer|data[6]~99_combout ))))

	.dataa(\data_viewer|Equal2~0_combout ),
	.datab(\data_viewer|LEDG [0]),
	.datac(\ctrl_unit|psw [5]),
	.datad(\data_viewer|data[6]~99_combout ),
	.cin(gnd),
	.combout(\data_viewer|data[6]~100_combout ),
	.cout());
// synopsys translate_off
defparam \data_viewer|data[6]~100 .lut_mask = 16'h5702;
defparam \data_viewer|data[6]~100 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y19_N0
cycloneive_lcell_comb \data_viewer|data[6]~104 (
// Equation(s):
// \data_viewer|data[6]~104_combout  = (\data_viewer|data[6]~100_combout  & ((\data_viewer|data[6]~103_combout ) # ((!\SW[0]~input_o  & \data_viewer|data[6]~95_combout ))))

	.dataa(\SW[0]~input_o ),
	.datab(\data_viewer|data[6]~95_combout ),
	.datac(\data_viewer|data[6]~103_combout ),
	.datad(\data_viewer|data[6]~100_combout ),
	.cin(gnd),
	.combout(\data_viewer|data[6]~104_combout ),
	.cout());
// synopsys translate_off
defparam \data_viewer|data[6]~104 .lut_mask = 16'hF400;
defparam \data_viewer|data[6]~104 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y19_N26
cycloneive_lcell_comb \data_viewer|data[6]~224 (
// Equation(s):
// \data_viewer|data[6]~224_combout  = (\data_viewer|data[6]~104_combout ) # ((!\SW[7]~input_o  & (\data_viewer|LEDG [0] & \data_viewer|data[6]~105_combout )))

	.dataa(\SW[7]~input_o ),
	.datab(\data_viewer|LEDG [0]),
	.datac(\data_viewer|data[6]~105_combout ),
	.datad(\data_viewer|data[6]~104_combout ),
	.cin(gnd),
	.combout(\data_viewer|data[6]~224_combout ),
	.cout());
// synopsys translate_off
defparam \data_viewer|data[6]~224 .lut_mask = 16'hFF40;
defparam \data_viewer|data[6]~224 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y19_N4
cycloneive_lcell_comb \data_viewer|data[6] (
// Equation(s):
// \data_viewer|data [6] = (GLOBAL(\data_viewer|data[0]~30clkctrl_outclk ) & ((\data_viewer|data[6]~224_combout ))) # (!GLOBAL(\data_viewer|data[0]~30clkctrl_outclk ) & (\data_viewer|data [6]))

	.dataa(gnd),
	.datab(\data_viewer|data [6]),
	.datac(\data_viewer|data[0]~30clkctrl_outclk ),
	.datad(\data_viewer|data[6]~224_combout ),
	.cin(gnd),
	.combout(\data_viewer|data [6]),
	.cout());
// synopsys translate_off
defparam \data_viewer|data[6] .lut_mask = 16'hFC0C;
defparam \data_viewer|data[6] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y20_N12
cycloneive_lcell_comb \Mux11~4 (
// Equation(s):
// \Mux11~4_combout  = (\SW[4]~input_o  & (!\SW[2]~input_o  & \SW[5]~input_o ))

	.dataa(\SW[4]~input_o ),
	.datab(\SW[2]~input_o ),
	.datac(gnd),
	.datad(\SW[5]~input_o ),
	.cin(gnd),
	.combout(\Mux11~4_combout ),
	.cout());
// synopsys translate_off
defparam \Mux11~4 .lut_mask = 16'h2200;
defparam \Mux11~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y20_N6
cycloneive_lcell_comb \Mux11~1 (
// Equation(s):
// \Mux11~1_combout  = (!\SW[3]~input_o  & (\SW[2]~input_o  & \SW[5]~input_o ))

	.dataa(\SW[3]~input_o ),
	.datab(\SW[2]~input_o ),
	.datac(gnd),
	.datad(\SW[5]~input_o ),
	.cin(gnd),
	.combout(\Mux11~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux11~1 .lut_mask = 16'h4400;
defparam \Mux11~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y20_N8
cycloneive_lcell_comb \Mux11~2 (
// Equation(s):
// \Mux11~2_combout  = (\SW[4]~input_o  & (((!\SW[5]~input_o )))) # (!\SW[4]~input_o  & ((\SW[3]~input_o  & ((!\SW[5]~input_o ) # (!\SW[2]~input_o ))) # (!\SW[3]~input_o  & ((\SW[5]~input_o )))))

	.dataa(\SW[4]~input_o ),
	.datab(\SW[2]~input_o ),
	.datac(\SW[3]~input_o ),
	.datad(\SW[5]~input_o ),
	.cin(gnd),
	.combout(\Mux11~2_combout ),
	.cout());
// synopsys translate_off
defparam \Mux11~2 .lut_mask = 16'h15FA;
defparam \Mux11~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y20_N14
cycloneive_lcell_comb \Mux11~3 (
// Equation(s):
// \Mux11~3_combout  = (\SW[0]~input_o  & (((\SW[1]~input_o )))) # (!\SW[0]~input_o  & ((\SW[1]~input_o  & (\Mux11~1_combout )) # (!\SW[1]~input_o  & ((\Mux11~2_combout )))))

	.dataa(\Mux11~1_combout ),
	.datab(\SW[0]~input_o ),
	.datac(\SW[1]~input_o ),
	.datad(\Mux11~2_combout ),
	.cin(gnd),
	.combout(\Mux11~3_combout ),
	.cout());
// synopsys translate_off
defparam \Mux11~3 .lut_mask = 16'hE3E0;
defparam \Mux11~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y20_N0
cycloneive_lcell_comb \Mux11~0 (
// Equation(s):
// \Mux11~0_combout  = (\SW[4]~input_o  & (\SW[2]~input_o  & \SW[5]~input_o ))

	.dataa(\SW[4]~input_o ),
	.datab(gnd),
	.datac(\SW[2]~input_o ),
	.datad(\SW[5]~input_o ),
	.cin(gnd),
	.combout(\Mux11~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux11~0 .lut_mask = 16'hA000;
defparam \Mux11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y20_N2
cycloneive_lcell_comb \Mux11~5 (
// Equation(s):
// \Mux11~5_combout  = (\SW[0]~input_o  & ((\Mux11~3_combout  & (\Mux11~4_combout )) # (!\Mux11~3_combout  & ((\Mux11~0_combout ))))) # (!\SW[0]~input_o  & (((\Mux11~3_combout ))))

	.dataa(\Mux11~4_combout ),
	.datab(\SW[0]~input_o ),
	.datac(\Mux11~3_combout ),
	.datad(\Mux11~0_combout ),
	.cin(gnd),
	.combout(\Mux11~5_combout ),
	.cout());
// synopsys translate_off
defparam \Mux11~5 .lut_mask = 16'hBCB0;
defparam \Mux11~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y20_N10
cycloneive_lcell_comb \data_viewer|data[4]~78 (
// Equation(s):
// \data_viewer|data[4]~78_combout  = (\Mux13~6_combout  & (\Mux11~5_combout  & ((!\SW[6]~input_o )))) # (!\Mux13~6_combout  & ((\data_viewer|data[2]~25_combout ) # ((\Mux11~5_combout  & !\SW[6]~input_o ))))

	.dataa(\Mux13~6_combout ),
	.datab(\Mux11~5_combout ),
	.datac(\data_viewer|data[2]~25_combout ),
	.datad(\SW[6]~input_o ),
	.cin(gnd),
	.combout(\data_viewer|data[4]~78_combout ),
	.cout());
// synopsys translate_off
defparam \data_viewer|data[4]~78 .lut_mask = 16'h50DC;
defparam \data_viewer|data[4]~78 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y24_N20
cycloneive_lcell_comb \data_viewer|data[4]~67 (
// Equation(s):
// \data_viewer|data[4]~67_combout  = (\SW[3]~input_o  & (\SW[1]~input_o )) # (!\SW[3]~input_o  & ((\SW[1]~input_o  & ((\reg_file[6][4]~q ))) # (!\SW[1]~input_o  & (\reg_file[4][4]~q ))))

	.dataa(\SW[3]~input_o ),
	.datab(\SW[1]~input_o ),
	.datac(\reg_file[4][4]~q ),
	.datad(\reg_file[6][4]~q ),
	.cin(gnd),
	.combout(\data_viewer|data[4]~67_combout ),
	.cout());
// synopsys translate_off
defparam \data_viewer|data[4]~67 .lut_mask = 16'hDC98;
defparam \data_viewer|data[4]~67 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y24_N10
cycloneive_lcell_comb \data_viewer|data[4]~68 (
// Equation(s):
// \data_viewer|data[4]~68_combout  = (\SW[3]~input_o  & ((\data_viewer|data[4]~67_combout  & ((\reg_file[14][4]~q ))) # (!\data_viewer|data[4]~67_combout  & (\reg_file[12][4]~q )))) # (!\SW[3]~input_o  & (((\data_viewer|data[4]~67_combout ))))

	.dataa(\SW[3]~input_o ),
	.datab(\reg_file[12][4]~q ),
	.datac(\reg_file[14][4]~q ),
	.datad(\data_viewer|data[4]~67_combout ),
	.cin(gnd),
	.combout(\data_viewer|data[4]~68_combout ),
	.cout());
// synopsys translate_off
defparam \data_viewer|data[4]~68 .lut_mask = 16'hF588;
defparam \data_viewer|data[4]~68 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y23_N18
cycloneive_lcell_comb \data_viewer|data[4]~69 (
// Equation(s):
// \data_viewer|data[4]~69_combout  = (\SW[3]~input_o  & (\SW[1]~input_o )) # (!\SW[3]~input_o  & ((\SW[1]~input_o  & ((\reg_file[3][4]~q ))) # (!\SW[1]~input_o  & (\reg_file[1][4]~q ))))

	.dataa(\SW[3]~input_o ),
	.datab(\SW[1]~input_o ),
	.datac(\reg_file[1][4]~q ),
	.datad(\reg_file[3][4]~q ),
	.cin(gnd),
	.combout(\data_viewer|data[4]~69_combout ),
	.cout());
// synopsys translate_off
defparam \data_viewer|data[4]~69 .lut_mask = 16'hDC98;
defparam \data_viewer|data[4]~69 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y19_N10
cycloneive_lcell_comb \data_viewer|data[4]~70 (
// Equation(s):
// \data_viewer|data[4]~70_combout  = (\SW[3]~input_o  & ((\data_viewer|data[4]~69_combout  & (\reg_file[11][4]~q )) # (!\data_viewer|data[4]~69_combout  & ((\reg_file[9][4]~q ))))) # (!\SW[3]~input_o  & (((\data_viewer|data[4]~69_combout ))))

	.dataa(\SW[3]~input_o ),
	.datab(\reg_file[11][4]~q ),
	.datac(\data_viewer|data[4]~69_combout ),
	.datad(\reg_file[9][4]~q ),
	.cin(gnd),
	.combout(\data_viewer|data[4]~70_combout ),
	.cout());
// synopsys translate_off
defparam \data_viewer|data[4]~70 .lut_mask = 16'hDAD0;
defparam \data_viewer|data[4]~70 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y25_N6
cycloneive_lcell_comb \data_viewer|data[4]~71 (
// Equation(s):
// \data_viewer|data[4]~71_combout  = (\SW[3]~input_o  & (\SW[1]~input_o )) # (!\SW[3]~input_o  & ((\SW[1]~input_o  & ((\reg_file[2][4]~q ))) # (!\SW[1]~input_o  & (\reg_file[0][4]~q ))))

	.dataa(\SW[3]~input_o ),
	.datab(\SW[1]~input_o ),
	.datac(\reg_file[0][4]~q ),
	.datad(\reg_file[2][4]~q ),
	.cin(gnd),
	.combout(\data_viewer|data[4]~71_combout ),
	.cout());
// synopsys translate_off
defparam \data_viewer|data[4]~71 .lut_mask = 16'hDC98;
defparam \data_viewer|data[4]~71 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y19_N10
cycloneive_lcell_comb \data_viewer|data[4]~72 (
// Equation(s):
// \data_viewer|data[4]~72_combout  = (\SW[3]~input_o  & ((\data_viewer|data[4]~71_combout  & (\reg_file[10][4]~q )) # (!\data_viewer|data[4]~71_combout  & ((\reg_file[8][4]~q ))))) # (!\SW[3]~input_o  & (((\data_viewer|data[4]~71_combout ))))

	.dataa(\SW[3]~input_o ),
	.datab(\reg_file[10][4]~q ),
	.datac(\reg_file[8][4]~q ),
	.datad(\data_viewer|data[4]~71_combout ),
	.cin(gnd),
	.combout(\data_viewer|data[4]~72_combout ),
	.cout());
// synopsys translate_off
defparam \data_viewer|data[4]~72 .lut_mask = 16'hDDA0;
defparam \data_viewer|data[4]~72 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y19_N8
cycloneive_lcell_comb \data_viewer|data[4]~73 (
// Equation(s):
// \data_viewer|data[4]~73_combout  = (\SW[2]~input_o  & (\SW[0]~input_o )) # (!\SW[2]~input_o  & ((\SW[0]~input_o  & (\data_viewer|data[4]~70_combout )) # (!\SW[0]~input_o  & ((\data_viewer|data[4]~72_combout )))))

	.dataa(\SW[2]~input_o ),
	.datab(\SW[0]~input_o ),
	.datac(\data_viewer|data[4]~70_combout ),
	.datad(\data_viewer|data[4]~72_combout ),
	.cin(gnd),
	.combout(\data_viewer|data[4]~73_combout ),
	.cout());
// synopsys translate_off
defparam \data_viewer|data[4]~73 .lut_mask = 16'hD9C8;
defparam \data_viewer|data[4]~73 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y26_N18
cycloneive_lcell_comb \data_viewer|data[4]~74 (
// Equation(s):
// \data_viewer|data[4]~74_combout  = (\SW[3]~input_o  & (\SW[1]~input_o )) # (!\SW[3]~input_o  & ((\SW[1]~input_o  & ((\reg_file[7][4]~q ))) # (!\SW[1]~input_o  & (\reg_file[5][4]~q ))))

	.dataa(\SW[3]~input_o ),
	.datab(\SW[1]~input_o ),
	.datac(\reg_file[5][4]~q ),
	.datad(\reg_file[7][4]~q ),
	.cin(gnd),
	.combout(\data_viewer|data[4]~74_combout ),
	.cout());
// synopsys translate_off
defparam \data_viewer|data[4]~74 .lut_mask = 16'hDC98;
defparam \data_viewer|data[4]~74 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y19_N6
cycloneive_lcell_comb \data_viewer|data[4]~75 (
// Equation(s):
// \data_viewer|data[4]~75_combout  = (\SW[3]~input_o  & ((\data_viewer|data[4]~74_combout  & ((\reg_file[15][4]~q ))) # (!\data_viewer|data[4]~74_combout  & (\reg_file[13][4]~q )))) # (!\SW[3]~input_o  & (((\data_viewer|data[4]~74_combout ))))

	.dataa(\SW[3]~input_o ),
	.datab(\reg_file[13][4]~q ),
	.datac(\reg_file[15][4]~q ),
	.datad(\data_viewer|data[4]~74_combout ),
	.cin(gnd),
	.combout(\data_viewer|data[4]~75_combout ),
	.cout());
// synopsys translate_off
defparam \data_viewer|data[4]~75 .lut_mask = 16'hF588;
defparam \data_viewer|data[4]~75 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y19_N28
cycloneive_lcell_comb \data_viewer|data[4]~76 (
// Equation(s):
// \data_viewer|data[4]~76_combout  = (\SW[2]~input_o  & ((\data_viewer|data[4]~73_combout  & ((\data_viewer|data[4]~75_combout ))) # (!\data_viewer|data[4]~73_combout  & (\data_viewer|data[4]~68_combout )))) # (!\SW[2]~input_o  & 
// (((\data_viewer|data[4]~73_combout ))))

	.dataa(\SW[2]~input_o ),
	.datab(\data_viewer|data[4]~68_combout ),
	.datac(\data_viewer|data[4]~73_combout ),
	.datad(\data_viewer|data[4]~75_combout ),
	.cin(gnd),
	.combout(\data_viewer|data[4]~76_combout ),
	.cout());
// synopsys translate_off
defparam \data_viewer|data[4]~76 .lut_mask = 16'hF858;
defparam \data_viewer|data[4]~76 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y19_N2
cycloneive_lcell_comb \data_viewer|data[4]~77 (
// Equation(s):
// \data_viewer|data[4]~77_combout  = (!\data_viewer|LEDG [0] & ((\data_viewer|Equal2~0_combout  & (\ctrl_unit|psw [4])) # (!\data_viewer|Equal2~0_combout  & ((\data_viewer|data[4]~76_combout )))))

	.dataa(\data_viewer|LEDG [0]),
	.datab(\data_viewer|Equal2~0_combout ),
	.datac(\ctrl_unit|psw [4]),
	.datad(\data_viewer|data[4]~76_combout ),
	.cin(gnd),
	.combout(\data_viewer|data[4]~77_combout ),
	.cout());
// synopsys translate_off
defparam \data_viewer|data[4]~77 .lut_mask = 16'h5140;
defparam \data_viewer|data[4]~77 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y19_N24
cycloneive_lcell_comb \data_viewer|data[4]~223 (
// Equation(s):
// \data_viewer|data[4]~223_combout  = (\data_viewer|data[4]~77_combout ) # ((\data_viewer|data[4]~78_combout  & (\data_viewer|LEDG [0] & !\SW[7]~input_o )))

	.dataa(\data_viewer|data[4]~78_combout ),
	.datab(\data_viewer|LEDG [0]),
	.datac(\SW[7]~input_o ),
	.datad(\data_viewer|data[4]~77_combout ),
	.cin(gnd),
	.combout(\data_viewer|data[4]~223_combout ),
	.cout());
// synopsys translate_off
defparam \data_viewer|data[4]~223 .lut_mask = 16'hFF08;
defparam \data_viewer|data[4]~223 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y19_N14
cycloneive_lcell_comb \data_viewer|data[4] (
// Equation(s):
// \data_viewer|data [4] = (GLOBAL(\data_viewer|data[0]~30clkctrl_outclk ) & ((\data_viewer|data[4]~223_combout ))) # (!GLOBAL(\data_viewer|data[0]~30clkctrl_outclk ) & (\data_viewer|data [4]))

	.dataa(gnd),
	.datab(\data_viewer|data [4]),
	.datac(\data_viewer|data[0]~30clkctrl_outclk ),
	.datad(\data_viewer|data[4]~223_combout ),
	.cin(gnd),
	.combout(\data_viewer|data [4]),
	.cout());
// synopsys translate_off
defparam \data_viewer|data[4] .lut_mask = 16'hFC0C;
defparam \data_viewer|data[4] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y19_N16
cycloneive_lcell_comb \Mux10~0 (
// Equation(s):
// \Mux10~0_combout  = (\SW[1]~input_o  & (\SW[0]~input_o  & (\SW[2]~input_o  $ (\SW[4]~input_o )))) # (!\SW[1]~input_o  & ((\SW[2]~input_o  & (\SW[4]~input_o )) # (!\SW[2]~input_o  & ((\SW[0]~input_o )))))

	.dataa(\SW[2]~input_o ),
	.datab(\SW[1]~input_o ),
	.datac(\SW[4]~input_o ),
	.datad(\SW[0]~input_o ),
	.cin(gnd),
	.combout(\Mux10~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux10~0 .lut_mask = 16'h7920;
defparam \Mux10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y19_N20
cycloneive_lcell_comb \Mux10~1 (
// Equation(s):
// \Mux10~1_combout  = (\SW[2]~input_o  & ((\SW[0]~input_o  & ((\SW[1]~input_o ) # (!\SW[4]~input_o ))) # (!\SW[0]~input_o  & ((\SW[4]~input_o ))))) # (!\SW[2]~input_o  & (\SW[1]~input_o  & ((!\SW[4]~input_o ) # (!\SW[0]~input_o ))))

	.dataa(\SW[0]~input_o ),
	.datab(\SW[2]~input_o ),
	.datac(\SW[1]~input_o ),
	.datad(\SW[4]~input_o ),
	.cin(gnd),
	.combout(\Mux10~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux10~1 .lut_mask = 16'hD4B8;
defparam \Mux10~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y19_N24
cycloneive_lcell_comb \Mux10~3 (
// Equation(s):
// \Mux10~3_combout  = (\SW[5]~input_o  & (((\SW[4]~input_o  & !\Mux10~1_combout )))) # (!\SW[5]~input_o  & (\Mux10~0_combout  $ (\SW[4]~input_o  $ (\Mux10~1_combout ))))

	.dataa(\Mux10~0_combout ),
	.datab(\SW[4]~input_o ),
	.datac(\SW[5]~input_o ),
	.datad(\Mux10~1_combout ),
	.cin(gnd),
	.combout(\Mux10~3_combout ),
	.cout());
// synopsys translate_off
defparam \Mux10~3 .lut_mask = 16'h09C6;
defparam \Mux10~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y19_N6
cycloneive_lcell_comb \Mux10~2 (
// Equation(s):
// \Mux10~2_combout  = (\Mux10~0_combout  & ((\SW[4]~input_o  & (\SW[5]~input_o  & !\Mux10~1_combout )) # (!\SW[4]~input_o  & (!\SW[5]~input_o )))) # (!\Mux10~0_combout  & (\SW[5]~input_o  & ((\SW[4]~input_o ) # (!\Mux10~1_combout ))))

	.dataa(\Mux10~0_combout ),
	.datab(\SW[4]~input_o ),
	.datac(\SW[5]~input_o ),
	.datad(\Mux10~1_combout ),
	.cin(gnd),
	.combout(\Mux10~2_combout ),
	.cout());
// synopsys translate_off
defparam \Mux10~2 .lut_mask = 16'h42D2;
defparam \Mux10~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y20_N24
cycloneive_lcell_comb \Mux10~4 (
// Equation(s):
// \Mux10~4_combout  = \Mux10~3_combout  $ (((!\SW[3]~input_o  & \Mux10~2_combout )))

	.dataa(\SW[3]~input_o ),
	.datab(gnd),
	.datac(\Mux10~3_combout ),
	.datad(\Mux10~2_combout ),
	.cin(gnd),
	.combout(\Mux10~4_combout ),
	.cout());
// synopsys translate_off
defparam \Mux10~4 .lut_mask = 16'hA5F0;
defparam \Mux10~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y22_N12
cycloneive_lcell_comb \data_viewer|data[5]~86 (
// Equation(s):
// \data_viewer|data[5]~86_combout  = (\SW[0]~input_o  & ((\SW[3]~input_o ) # ((\reg_file[7][5]~q )))) # (!\SW[0]~input_o  & (!\SW[3]~input_o  & ((\reg_file[6][5]~q ))))

	.dataa(\SW[0]~input_o ),
	.datab(\SW[3]~input_o ),
	.datac(\reg_file[7][5]~q ),
	.datad(\reg_file[6][5]~q ),
	.cin(gnd),
	.combout(\data_viewer|data[5]~86_combout ),
	.cout());
// synopsys translate_off
defparam \data_viewer|data[5]~86 .lut_mask = 16'hB9A8;
defparam \data_viewer|data[5]~86 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y22_N14
cycloneive_lcell_comb \data_viewer|data[5]~87 (
// Equation(s):
// \data_viewer|data[5]~87_combout  = (\SW[3]~input_o  & ((\data_viewer|data[5]~86_combout  & (\reg_file[15][5]~q )) # (!\data_viewer|data[5]~86_combout  & ((\reg_file[14][5]~q ))))) # (!\SW[3]~input_o  & (((\data_viewer|data[5]~86_combout ))))

	.dataa(\SW[3]~input_o ),
	.datab(\reg_file[15][5]~q ),
	.datac(\reg_file[14][5]~q ),
	.datad(\data_viewer|data[5]~86_combout ),
	.cin(gnd),
	.combout(\data_viewer|data[5]~87_combout ),
	.cout());
// synopsys translate_off
defparam \data_viewer|data[5]~87 .lut_mask = 16'hDDA0;
defparam \data_viewer|data[5]~87 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y22_N18
cycloneive_lcell_comb \data_viewer|data[5]~79 (
// Equation(s):
// \data_viewer|data[5]~79_combout  = (\SW[3]~input_o  & (((\SW[0]~input_o )))) # (!\SW[3]~input_o  & ((\SW[0]~input_o  & (\reg_file[5][5]~q )) # (!\SW[0]~input_o  & ((\reg_file[4][5]~q )))))

	.dataa(\SW[3]~input_o ),
	.datab(\reg_file[5][5]~q ),
	.datac(\reg_file[4][5]~q ),
	.datad(\SW[0]~input_o ),
	.cin(gnd),
	.combout(\data_viewer|data[5]~79_combout ),
	.cout());
// synopsys translate_off
defparam \data_viewer|data[5]~79 .lut_mask = 16'hEE50;
defparam \data_viewer|data[5]~79 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y22_N30
cycloneive_lcell_comb \data_viewer|data[5]~80 (
// Equation(s):
// \data_viewer|data[5]~80_combout  = (\SW[3]~input_o  & ((\data_viewer|data[5]~79_combout  & ((\reg_file[13][5]~q ))) # (!\data_viewer|data[5]~79_combout  & (\reg_file[12][5]~q )))) # (!\SW[3]~input_o  & (((\data_viewer|data[5]~79_combout ))))

	.dataa(\reg_file[12][5]~q ),
	.datab(\reg_file[13][5]~q ),
	.datac(\SW[3]~input_o ),
	.datad(\data_viewer|data[5]~79_combout ),
	.cin(gnd),
	.combout(\data_viewer|data[5]~80_combout ),
	.cout());
// synopsys translate_off
defparam \data_viewer|data[5]~80 .lut_mask = 16'hCFA0;
defparam \data_viewer|data[5]~80 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y23_N2
cycloneive_lcell_comb \data_viewer|data[5]~83 (
// Equation(s):
// \data_viewer|data[5]~83_combout  = (\SW[3]~input_o  & (\SW[0]~input_o )) # (!\SW[3]~input_o  & ((\SW[0]~input_o  & ((\reg_file[1][5]~q ))) # (!\SW[0]~input_o  & (\reg_file[0][5]~q ))))

	.dataa(\SW[3]~input_o ),
	.datab(\SW[0]~input_o ),
	.datac(\reg_file[0][5]~q ),
	.datad(\reg_file[1][5]~q ),
	.cin(gnd),
	.combout(\data_viewer|data[5]~83_combout ),
	.cout());
// synopsys translate_off
defparam \data_viewer|data[5]~83 .lut_mask = 16'hDC98;
defparam \data_viewer|data[5]~83 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y23_N8
cycloneive_lcell_comb \data_viewer|data[5]~84 (
// Equation(s):
// \data_viewer|data[5]~84_combout  = (\SW[3]~input_o  & ((\data_viewer|data[5]~83_combout  & ((\reg_file[9][5]~q ))) # (!\data_viewer|data[5]~83_combout  & (\reg_file[8][5]~q )))) # (!\SW[3]~input_o  & (((\data_viewer|data[5]~83_combout ))))

	.dataa(\SW[3]~input_o ),
	.datab(\reg_file[8][5]~q ),
	.datac(\reg_file[9][5]~q ),
	.datad(\data_viewer|data[5]~83_combout ),
	.cin(gnd),
	.combout(\data_viewer|data[5]~84_combout ),
	.cout());
// synopsys translate_off
defparam \data_viewer|data[5]~84 .lut_mask = 16'hF588;
defparam \data_viewer|data[5]~84 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y21_N2
cycloneive_lcell_comb \data_viewer|data[5]~81 (
// Equation(s):
// \data_viewer|data[5]~81_combout  = (\SW[3]~input_o  & (\SW[0]~input_o )) # (!\SW[3]~input_o  & ((\SW[0]~input_o  & ((\reg_file[3][5]~q ))) # (!\SW[0]~input_o  & (\reg_file[2][5]~q ))))

	.dataa(\SW[3]~input_o ),
	.datab(\SW[0]~input_o ),
	.datac(\reg_file[2][5]~q ),
	.datad(\reg_file[3][5]~q ),
	.cin(gnd),
	.combout(\data_viewer|data[5]~81_combout ),
	.cout());
// synopsys translate_off
defparam \data_viewer|data[5]~81 .lut_mask = 16'hDC98;
defparam \data_viewer|data[5]~81 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y21_N6
cycloneive_lcell_comb \data_viewer|data[5]~82 (
// Equation(s):
// \data_viewer|data[5]~82_combout  = (\SW[3]~input_o  & ((\data_viewer|data[5]~81_combout  & (\reg_file[11][5]~q )) # (!\data_viewer|data[5]~81_combout  & ((\reg_file[10][5]~q ))))) # (!\SW[3]~input_o  & (((\data_viewer|data[5]~81_combout ))))

	.dataa(\SW[3]~input_o ),
	.datab(\reg_file[11][5]~q ),
	.datac(\reg_file[10][5]~q ),
	.datad(\data_viewer|data[5]~81_combout ),
	.cin(gnd),
	.combout(\data_viewer|data[5]~82_combout ),
	.cout());
// synopsys translate_off
defparam \data_viewer|data[5]~82 .lut_mask = 16'hDDA0;
defparam \data_viewer|data[5]~82 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y19_N24
cycloneive_lcell_comb \data_viewer|data[5]~85 (
// Equation(s):
// \data_viewer|data[5]~85_combout  = (\SW[1]~input_o  & ((\SW[2]~input_o ) # ((\data_viewer|data[5]~82_combout )))) # (!\SW[1]~input_o  & (!\SW[2]~input_o  & (\data_viewer|data[5]~84_combout )))

	.dataa(\SW[1]~input_o ),
	.datab(\SW[2]~input_o ),
	.datac(\data_viewer|data[5]~84_combout ),
	.datad(\data_viewer|data[5]~82_combout ),
	.cin(gnd),
	.combout(\data_viewer|data[5]~85_combout ),
	.cout());
// synopsys translate_off
defparam \data_viewer|data[5]~85 .lut_mask = 16'hBA98;
defparam \data_viewer|data[5]~85 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y19_N6
cycloneive_lcell_comb \data_viewer|data[5]~88 (
// Equation(s):
// \data_viewer|data[5]~88_combout  = (\SW[2]~input_o  & ((\data_viewer|data[5]~85_combout  & (\data_viewer|data[5]~87_combout )) # (!\data_viewer|data[5]~85_combout  & ((\data_viewer|data[5]~80_combout ))))) # (!\SW[2]~input_o  & 
// (((\data_viewer|data[5]~85_combout ))))

	.dataa(\data_viewer|data[5]~87_combout ),
	.datab(\SW[2]~input_o ),
	.datac(\data_viewer|data[5]~80_combout ),
	.datad(\data_viewer|data[5]~85_combout ),
	.cin(gnd),
	.combout(\data_viewer|data[5]~88_combout ),
	.cout());
// synopsys translate_off
defparam \data_viewer|data[5]~88 .lut_mask = 16'hBBC0;
defparam \data_viewer|data[5]~88 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y19_N10
cycloneive_lcell_comb \data_viewer|data[5]~89 (
// Equation(s):
// \data_viewer|data[5]~89_combout  = (!\data_viewer|LEDG [0] & ((\data_viewer|Equal2~0_combout  & (!\ctrl_unit|psw [5])) # (!\data_viewer|Equal2~0_combout  & ((\data_viewer|data[5]~88_combout )))))

	.dataa(\ctrl_unit|psw [5]),
	.datab(\data_viewer|Equal2~0_combout ),
	.datac(\data_viewer|LEDG [0]),
	.datad(\data_viewer|data[5]~88_combout ),
	.cin(gnd),
	.combout(\data_viewer|data[5]~89_combout ),
	.cout());
// synopsys translate_off
defparam \data_viewer|data[5]~89 .lut_mask = 16'h0704;
defparam \data_viewer|data[5]~89 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y19_N28
cycloneive_lcell_comb \data_viewer|data[5]~90 (
// Equation(s):
// \data_viewer|data[5]~90_combout  = (\data_viewer|data[5]~89_combout ) # ((\data_viewer|data[13]~28_combout  & (\Mux10~4_combout  & !\SW[6]~input_o )))

	.dataa(\data_viewer|data[13]~28_combout ),
	.datab(\Mux10~4_combout ),
	.datac(\SW[6]~input_o ),
	.datad(\data_viewer|data[5]~89_combout ),
	.cin(gnd),
	.combout(\data_viewer|data[5]~90_combout ),
	.cout());
// synopsys translate_off
defparam \data_viewer|data[5]~90 .lut_mask = 16'hFF08;
defparam \data_viewer|data[5]~90 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y19_N14
cycloneive_lcell_comb \data_viewer|data[5] (
// Equation(s):
// \data_viewer|data [5] = (GLOBAL(\data_viewer|data[0]~30clkctrl_outclk ) & ((\data_viewer|data[5]~90_combout ))) # (!GLOBAL(\data_viewer|data[0]~30clkctrl_outclk ) & (\data_viewer|data [5]))

	.dataa(gnd),
	.datab(\data_viewer|data [5]),
	.datac(\data_viewer|data[0]~30clkctrl_outclk ),
	.datad(\data_viewer|data[5]~90_combout ),
	.cin(gnd),
	.combout(\data_viewer|data [5]),
	.cout());
// synopsys translate_off
defparam \data_viewer|data[5] .lut_mask = 16'hFC0C;
defparam \data_viewer|data[5] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y19_N20
cycloneive_lcell_comb \data_viewer|decode2|WideOr6~0 (
// Equation(s):
// \data_viewer|decode2|WideOr6~0_combout  = (\data_viewer|data [7] & (\data_viewer|data [4] & (\data_viewer|data [6] $ (\data_viewer|data [5])))) # (!\data_viewer|data [7] & (!\data_viewer|data [5] & (\data_viewer|data [6] $ (\data_viewer|data [4]))))

	.dataa(\data_viewer|data [7]),
	.datab(\data_viewer|data [6]),
	.datac(\data_viewer|data [4]),
	.datad(\data_viewer|data [5]),
	.cin(gnd),
	.combout(\data_viewer|decode2|WideOr6~0_combout ),
	.cout());
// synopsys translate_off
defparam \data_viewer|decode2|WideOr6~0 .lut_mask = 16'h2094;
defparam \data_viewer|decode2|WideOr6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y19_N21
dffeas \data_viewer|decode2|HEX0[0] (
	.clk(\KEY[3]~inputclkctrl_outclk ),
	.d(\data_viewer|decode2|WideOr6~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_viewer|decode2|HEX0 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \data_viewer|decode2|HEX0[0] .is_wysiwyg = "true";
defparam \data_viewer|decode2|HEX0[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y19_N18
cycloneive_lcell_comb \data_viewer|decode2|WideOr5~0 (
// Equation(s):
// \data_viewer|decode2|WideOr5~0_combout  = (\data_viewer|data [7] & ((\data_viewer|data [4] & ((\data_viewer|data [5]))) # (!\data_viewer|data [4] & (\data_viewer|data [6])))) # (!\data_viewer|data [7] & (\data_viewer|data [6] & (\data_viewer|data [4] $ 
// (\data_viewer|data [5]))))

	.dataa(\data_viewer|data [7]),
	.datab(\data_viewer|data [4]),
	.datac(\data_viewer|data [6]),
	.datad(\data_viewer|data [5]),
	.cin(gnd),
	.combout(\data_viewer|decode2|WideOr5~0_combout ),
	.cout());
// synopsys translate_off
defparam \data_viewer|decode2|WideOr5~0 .lut_mask = 16'hB860;
defparam \data_viewer|decode2|WideOr5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y19_N19
dffeas \data_viewer|decode2|HEX0[1] (
	.clk(\KEY[3]~inputclkctrl_outclk ),
	.d(\data_viewer|decode2|WideOr5~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_viewer|decode2|HEX0 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \data_viewer|decode2|HEX0[1] .is_wysiwyg = "true";
defparam \data_viewer|decode2|HEX0[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y19_N16
cycloneive_lcell_comb \data_viewer|decode2|WideOr4~0 (
// Equation(s):
// \data_viewer|decode2|WideOr4~0_combout  = (\data_viewer|data [7] & (\data_viewer|data [6] & ((\data_viewer|data [5]) # (!\data_viewer|data [4])))) # (!\data_viewer|data [7] & (!\data_viewer|data [6] & (!\data_viewer|data [4] & \data_viewer|data [5])))

	.dataa(\data_viewer|data [7]),
	.datab(\data_viewer|data [6]),
	.datac(\data_viewer|data [4]),
	.datad(\data_viewer|data [5]),
	.cin(gnd),
	.combout(\data_viewer|decode2|WideOr4~0_combout ),
	.cout());
// synopsys translate_off
defparam \data_viewer|decode2|WideOr4~0 .lut_mask = 16'h8908;
defparam \data_viewer|decode2|WideOr4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y19_N17
dffeas \data_viewer|decode2|HEX0[2] (
	.clk(\KEY[3]~inputclkctrl_outclk ),
	.d(\data_viewer|decode2|WideOr4~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_viewer|decode2|HEX0 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \data_viewer|decode2|HEX0[2] .is_wysiwyg = "true";
defparam \data_viewer|decode2|HEX0[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y19_N30
cycloneive_lcell_comb \data_viewer|decode2|WideOr3~0 (
// Equation(s):
// \data_viewer|decode2|WideOr3~0_combout  = (\data_viewer|data [5] & ((\data_viewer|data [4] & ((\data_viewer|data [6]))) # (!\data_viewer|data [4] & (\data_viewer|data [7] & !\data_viewer|data [6])))) # (!\data_viewer|data [5] & (!\data_viewer|data [7] & 
// (\data_viewer|data [4] $ (\data_viewer|data [6]))))

	.dataa(\data_viewer|data [7]),
	.datab(\data_viewer|data [4]),
	.datac(\data_viewer|data [6]),
	.datad(\data_viewer|data [5]),
	.cin(gnd),
	.combout(\data_viewer|decode2|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \data_viewer|decode2|WideOr3~0 .lut_mask = 16'hC214;
defparam \data_viewer|decode2|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y19_N31
dffeas \data_viewer|decode2|HEX0[3] (
	.clk(\KEY[3]~inputclkctrl_outclk ),
	.d(\data_viewer|decode2|WideOr3~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_viewer|decode2|HEX0 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \data_viewer|decode2|HEX0[3] .is_wysiwyg = "true";
defparam \data_viewer|decode2|HEX0[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y19_N12
cycloneive_lcell_comb \data_viewer|decode2|WideOr2~0 (
// Equation(s):
// \data_viewer|decode2|WideOr2~0_combout  = (\data_viewer|data [5] & (!\data_viewer|data [7] & (\data_viewer|data [4]))) # (!\data_viewer|data [5] & ((\data_viewer|data [6] & (!\data_viewer|data [7])) # (!\data_viewer|data [6] & ((\data_viewer|data [4])))))

	.dataa(\data_viewer|data [7]),
	.datab(\data_viewer|data [4]),
	.datac(\data_viewer|data [6]),
	.datad(\data_viewer|data [5]),
	.cin(gnd),
	.combout(\data_viewer|decode2|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \data_viewer|decode2|WideOr2~0 .lut_mask = 16'h445C;
defparam \data_viewer|decode2|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y19_N13
dffeas \data_viewer|decode2|HEX0[4] (
	.clk(\KEY[3]~inputclkctrl_outclk ),
	.d(\data_viewer|decode2|WideOr2~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_viewer|decode2|HEX0 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \data_viewer|decode2|HEX0[4] .is_wysiwyg = "true";
defparam \data_viewer|decode2|HEX0[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y19_N26
cycloneive_lcell_comb \data_viewer|decode2|WideOr1~0 (
// Equation(s):
// \data_viewer|decode2|WideOr1~0_combout  = (\data_viewer|data [6] & (\data_viewer|data [4] & (\data_viewer|data [7] $ (\data_viewer|data [5])))) # (!\data_viewer|data [6] & (!\data_viewer|data [7] & ((\data_viewer|data [4]) # (\data_viewer|data [5]))))

	.dataa(\data_viewer|data [7]),
	.datab(\data_viewer|data [6]),
	.datac(\data_viewer|data [4]),
	.datad(\data_viewer|data [5]),
	.cin(gnd),
	.combout(\data_viewer|decode2|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \data_viewer|decode2|WideOr1~0 .lut_mask = 16'h5190;
defparam \data_viewer|decode2|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y19_N27
dffeas \data_viewer|decode2|HEX0[5] (
	.clk(\KEY[3]~inputclkctrl_outclk ),
	.d(\data_viewer|decode2|WideOr1~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_viewer|decode2|HEX0 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \data_viewer|decode2|HEX0[5] .is_wysiwyg = "true";
defparam \data_viewer|decode2|HEX0[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y19_N0
cycloneive_lcell_comb \data_viewer|decode2|WideOr0~0 (
// Equation(s):
// \data_viewer|decode2|WideOr0~0_combout  = (\data_viewer|data [4] & (!\data_viewer|data [7] & (\data_viewer|data [6] $ (!\data_viewer|data [5])))) # (!\data_viewer|data [4] & (!\data_viewer|data [5] & (\data_viewer|data [7] $ (!\data_viewer|data [6]))))

	.dataa(\data_viewer|data [7]),
	.datab(\data_viewer|data [6]),
	.datac(\data_viewer|data [4]),
	.datad(\data_viewer|data [5]),
	.cin(gnd),
	.combout(\data_viewer|decode2|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \data_viewer|decode2|WideOr0~0 .lut_mask = 16'h4019;
defparam \data_viewer|decode2|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y19_N1
dffeas \data_viewer|decode2|HEX0[6] (
	.clk(\KEY[3]~inputclkctrl_outclk ),
	.d(\data_viewer|decode2|WideOr0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_viewer|decode2|HEX0 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \data_viewer|decode2|HEX0[6] .is_wysiwyg = "true";
defparam \data_viewer|decode2|HEX0[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y17_N12
cycloneive_lcell_comb \data_viewer|data[12]~147 (
// Equation(s):
// \data_viewer|data[12]~147_combout  = (\SW[1]~input_o  & (!\SW[0]~input_o  & \data_viewer|data[0]~26_combout ))

	.dataa(\SW[1]~input_o ),
	.datab(\SW[0]~input_o ),
	.datac(\data_viewer|data[0]~26_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\data_viewer|data[12]~147_combout ),
	.cout());
// synopsys translate_off
defparam \data_viewer|data[12]~147 .lut_mask = 16'h2020;
defparam \data_viewer|data[12]~147 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y17_N10
cycloneive_lcell_comb \Mux5~4 (
// Equation(s):
// \Mux5~4_combout  = (\SW[5]~input_o  & ((\SW[2]~input_o  $ (!\SW[0]~input_o )) # (!\SW[4]~input_o ))) # (!\SW[5]~input_o  & (!\SW[2]~input_o  & (\SW[4]~input_o  $ (\SW[0]~input_o ))))

	.dataa(\SW[5]~input_o ),
	.datab(\SW[2]~input_o ),
	.datac(\SW[4]~input_o ),
	.datad(\SW[0]~input_o ),
	.cin(gnd),
	.combout(\Mux5~4_combout ),
	.cout());
// synopsys translate_off
defparam \Mux5~4 .lut_mask = 16'h8B3A;
defparam \Mux5~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y17_N2
cycloneive_lcell_comb \Mux5~2 (
// Equation(s):
// \Mux5~2_combout  = (\SW[5]~input_o  & (((\SW[4]~input_o ) # (\SW[0]~input_o )))) # (!\SW[5]~input_o  & ((\SW[4]~input_o  & ((\SW[0]~input_o ))) # (!\SW[4]~input_o  & (\SW[2]~input_o  & !\SW[0]~input_o ))))

	.dataa(\SW[5]~input_o ),
	.datab(\SW[2]~input_o ),
	.datac(\SW[4]~input_o ),
	.datad(\SW[0]~input_o ),
	.cin(gnd),
	.combout(\Mux5~2_combout ),
	.cout());
// synopsys translate_off
defparam \Mux5~2 .lut_mask = 16'hFAA4;
defparam \Mux5~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y17_N8
cycloneive_lcell_comb \Mux5~1 (
// Equation(s):
// \Mux5~1_combout  = (\SW[2]~input_o  & (\SW[0]~input_o  $ (((\SW[5]~input_o ) # (\SW[4]~input_o )))))

	.dataa(\SW[5]~input_o ),
	.datab(\SW[2]~input_o ),
	.datac(\SW[4]~input_o ),
	.datad(\SW[0]~input_o ),
	.cin(gnd),
	.combout(\Mux5~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux5~1 .lut_mask = 16'h04C8;
defparam \Mux5~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y17_N24
cycloneive_lcell_comb \Mux5~3 (
// Equation(s):
// \Mux5~3_combout  = (\SW[1]~input_o  & (((\Mux5~1_combout ) # (\SW[3]~input_o )))) # (!\SW[1]~input_o  & (\Mux5~2_combout  & ((!\SW[3]~input_o ))))

	.dataa(\SW[1]~input_o ),
	.datab(\Mux5~2_combout ),
	.datac(\Mux5~1_combout ),
	.datad(\SW[3]~input_o ),
	.cin(gnd),
	.combout(\Mux5~3_combout ),
	.cout());
// synopsys translate_off
defparam \Mux5~3 .lut_mask = 16'hAAE4;
defparam \Mux5~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y17_N18
cycloneive_lcell_comb \Mux5~0 (
// Equation(s):
// \Mux5~0_combout  = (\SW[5]~input_o  & ((\SW[2]~input_o  & ((\SW[4]~input_o ) # (!\SW[0]~input_o ))) # (!\SW[2]~input_o  & (!\SW[4]~input_o )))) # (!\SW[5]~input_o  & (((\SW[4]~input_o ) # (\SW[0]~input_o ))))

	.dataa(\SW[5]~input_o ),
	.datab(\SW[2]~input_o ),
	.datac(\SW[4]~input_o ),
	.datad(\SW[0]~input_o ),
	.cin(gnd),
	.combout(\Mux5~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux5~0 .lut_mask = 16'hD7DA;
defparam \Mux5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y17_N0
cycloneive_lcell_comb \Mux5~5 (
// Equation(s):
// \Mux5~5_combout  = (\Mux5~3_combout  & ((\Mux5~4_combout ) # ((!\SW[3]~input_o )))) # (!\Mux5~3_combout  & (((\Mux5~0_combout  & \SW[3]~input_o ))))

	.dataa(\Mux5~4_combout ),
	.datab(\Mux5~3_combout ),
	.datac(\Mux5~0_combout ),
	.datad(\SW[3]~input_o ),
	.cin(gnd),
	.combout(\Mux5~5_combout ),
	.cout());
// synopsys translate_off
defparam \Mux5~5 .lut_mask = 16'hB8CC;
defparam \Mux5~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y17_N22
cycloneive_lcell_comb \data_viewer|data[10]~148 (
// Equation(s):
// \data_viewer|data[10]~148_combout  = (\data_viewer|data[13]~28_combout  & ((\data_viewer|data[12]~147_combout ) # ((!\SW[6]~input_o  & \Mux5~5_combout ))))

	.dataa(\data_viewer|data[12]~147_combout ),
	.datab(\SW[6]~input_o ),
	.datac(\data_viewer|data[13]~28_combout ),
	.datad(\Mux5~5_combout ),
	.cin(gnd),
	.combout(\data_viewer|data[10]~148_combout ),
	.cout());
// synopsys translate_off
defparam \data_viewer|data[10]~148 .lut_mask = 16'hB0A0;
defparam \data_viewer|data[10]~148 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y20_N22
cycloneive_lcell_comb \data_viewer|data[10]~149 (
// Equation(s):
// \data_viewer|data[10]~149_combout  = (\SW[0]~input_o  & (((\SW[1]~input_o )))) # (!\SW[0]~input_o  & ((\SW[1]~input_o  & (\reg_file[6][10]~q )) # (!\SW[1]~input_o  & ((\reg_file[4][10]~q )))))

	.dataa(\SW[0]~input_o ),
	.datab(\reg_file[6][10]~q ),
	.datac(\SW[1]~input_o ),
	.datad(\reg_file[4][10]~q ),
	.cin(gnd),
	.combout(\data_viewer|data[10]~149_combout ),
	.cout());
// synopsys translate_off
defparam \data_viewer|data[10]~149 .lut_mask = 16'hE5E0;
defparam \data_viewer|data[10]~149 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y20_N4
cycloneive_lcell_comb \data_viewer|data[10]~150 (
// Equation(s):
// \data_viewer|data[10]~150_combout  = (\data_viewer|data[10]~149_combout  & (((\reg_file[7][10]~q )) # (!\SW[0]~input_o ))) # (!\data_viewer|data[10]~149_combout  & (\SW[0]~input_o  & (\reg_file[5][10]~q )))

	.dataa(\data_viewer|data[10]~149_combout ),
	.datab(\SW[0]~input_o ),
	.datac(\reg_file[5][10]~q ),
	.datad(\reg_file[7][10]~q ),
	.cin(gnd),
	.combout(\data_viewer|data[10]~150_combout ),
	.cout());
// synopsys translate_off
defparam \data_viewer|data[10]~150 .lut_mask = 16'hEA62;
defparam \data_viewer|data[10]~150 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y19_N0
cycloneive_lcell_comb \data_viewer|data[10]~151 (
// Equation(s):
// \data_viewer|data[10]~151_combout  = (\SW[1]~input_o  & (\SW[0]~input_o )) # (!\SW[1]~input_o  & ((\SW[0]~input_o  & ((\reg_file[1][10]~q ))) # (!\SW[0]~input_o  & (\reg_file[0][10]~q ))))

	.dataa(\SW[1]~input_o ),
	.datab(\SW[0]~input_o ),
	.datac(\reg_file[0][10]~q ),
	.datad(\reg_file[1][10]~q ),
	.cin(gnd),
	.combout(\data_viewer|data[10]~151_combout ),
	.cout());
// synopsys translate_off
defparam \data_viewer|data[10]~151 .lut_mask = 16'hDC98;
defparam \data_viewer|data[10]~151 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y20_N14
cycloneive_lcell_comb \data_viewer|data[10]~152 (
// Equation(s):
// \data_viewer|data[10]~152_combout  = (\SW[1]~input_o  & ((\data_viewer|data[10]~151_combout  & ((\reg_file[3][10]~q ))) # (!\data_viewer|data[10]~151_combout  & (\reg_file[2][10]~q )))) # (!\SW[1]~input_o  & (((\data_viewer|data[10]~151_combout ))))

	.dataa(\reg_file[2][10]~q ),
	.datab(\SW[1]~input_o ),
	.datac(\reg_file[3][10]~q ),
	.datad(\data_viewer|data[10]~151_combout ),
	.cin(gnd),
	.combout(\data_viewer|data[10]~152_combout ),
	.cout());
// synopsys translate_off
defparam \data_viewer|data[10]~152 .lut_mask = 16'hF388;
defparam \data_viewer|data[10]~152 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y18_N26
cycloneive_lcell_comb \data_viewer|data[10]~153 (
// Equation(s):
// \data_viewer|data[10]~153_combout  = (!\SW[3]~input_o  & ((\SW[2]~input_o  & (\data_viewer|data[10]~150_combout )) # (!\SW[2]~input_o  & ((\data_viewer|data[10]~152_combout )))))

	.dataa(\SW[2]~input_o ),
	.datab(\SW[3]~input_o ),
	.datac(\data_viewer|data[10]~150_combout ),
	.datad(\data_viewer|data[10]~152_combout ),
	.cin(gnd),
	.combout(\data_viewer|data[10]~153_combout ),
	.cout());
// synopsys translate_off
defparam \data_viewer|data[10]~153 .lut_mask = 16'h3120;
defparam \data_viewer|data[10]~153 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y18_N26
cycloneive_lcell_comb \data_viewer|data[11]~127 (
// Equation(s):
// \data_viewer|data[11]~127_combout  = (\SW[3]~input_o  & ((\SW[1]~input_o ) # ((\SW[0]~input_o ) # (\SW[2]~input_o ))))

	.dataa(\SW[3]~input_o ),
	.datab(\SW[1]~input_o ),
	.datac(\SW[0]~input_o ),
	.datad(\SW[2]~input_o ),
	.cin(gnd),
	.combout(\data_viewer|data[11]~127_combout ),
	.cout());
// synopsys translate_off
defparam \data_viewer|data[11]~127 .lut_mask = 16'hAAA8;
defparam \data_viewer|data[11]~127 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y21_N10
cycloneive_lcell_comb \data_viewer|data[10]~154 (
// Equation(s):
// \data_viewer|data[10]~154_combout  = (\SW[1]~input_o  & ((\SW[0]~input_o ) # ((\reg_file[14][10]~q )))) # (!\SW[1]~input_o  & (!\SW[0]~input_o  & (\reg_file[12][10]~q )))

	.dataa(\SW[1]~input_o ),
	.datab(\SW[0]~input_o ),
	.datac(\reg_file[12][10]~q ),
	.datad(\reg_file[14][10]~q ),
	.cin(gnd),
	.combout(\data_viewer|data[10]~154_combout ),
	.cout());
// synopsys translate_off
defparam \data_viewer|data[10]~154 .lut_mask = 16'hBA98;
defparam \data_viewer|data[10]~154 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y21_N6
cycloneive_lcell_comb \data_viewer|data[10]~155 (
// Equation(s):
// \data_viewer|data[10]~155_combout  = (\SW[0]~input_o  & ((\data_viewer|data[10]~154_combout  & (\reg_file[15][10]~q )) # (!\data_viewer|data[10]~154_combout  & ((\reg_file[13][10]~q ))))) # (!\SW[0]~input_o  & (\data_viewer|data[10]~154_combout ))

	.dataa(\SW[0]~input_o ),
	.datab(\data_viewer|data[10]~154_combout ),
	.datac(\reg_file[15][10]~q ),
	.datad(\reg_file[13][10]~q ),
	.cin(gnd),
	.combout(\data_viewer|data[10]~155_combout ),
	.cout());
// synopsys translate_off
defparam \data_viewer|data[10]~155 .lut_mask = 16'hE6C4;
defparam \data_viewer|data[10]~155 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y22_N16
cycloneive_lcell_comb \data_viewer|data[10]~156 (
// Equation(s):
// \data_viewer|data[10]~156_combout  = (\SW[1]~input_o  & (\SW[0]~input_o )) # (!\SW[1]~input_o  & ((\SW[0]~input_o  & ((\reg_file[9][10]~q ))) # (!\SW[0]~input_o  & (\reg_file[8][10]~q ))))

	.dataa(\SW[1]~input_o ),
	.datab(\SW[0]~input_o ),
	.datac(\reg_file[8][10]~q ),
	.datad(\reg_file[9][10]~q ),
	.cin(gnd),
	.combout(\data_viewer|data[10]~156_combout ),
	.cout());
// synopsys translate_off
defparam \data_viewer|data[10]~156 .lut_mask = 16'hDC98;
defparam \data_viewer|data[10]~156 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y19_N8
cycloneive_lcell_comb \data_viewer|data[10]~157 (
// Equation(s):
// \data_viewer|data[10]~157_combout  = (\SW[1]~input_o  & ((\data_viewer|data[10]~156_combout  & ((\reg_file[11][10]~q ))) # (!\data_viewer|data[10]~156_combout  & (\reg_file[10][10]~q )))) # (!\SW[1]~input_o  & (((\data_viewer|data[10]~156_combout ))))

	.dataa(\reg_file[10][10]~q ),
	.datab(\SW[1]~input_o ),
	.datac(\reg_file[11][10]~q ),
	.datad(\data_viewer|data[10]~156_combout ),
	.cin(gnd),
	.combout(\data_viewer|data[10]~157_combout ),
	.cout());
// synopsys translate_off
defparam \data_viewer|data[10]~157 .lut_mask = 16'hF388;
defparam \data_viewer|data[10]~157 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y18_N16
cycloneive_lcell_comb \data_viewer|data[10]~158 (
// Equation(s):
// \data_viewer|data[10]~158_combout  = (\data_viewer|data[11]~127_combout  & ((\SW[2]~input_o  & (\data_viewer|data[10]~155_combout )) # (!\SW[2]~input_o  & ((\data_viewer|data[10]~157_combout )))))

	.dataa(\SW[2]~input_o ),
	.datab(\data_viewer|data[11]~127_combout ),
	.datac(\data_viewer|data[10]~155_combout ),
	.datad(\data_viewer|data[10]~157_combout ),
	.cin(gnd),
	.combout(\data_viewer|data[10]~158_combout ),
	.cout());
// synopsys translate_off
defparam \data_viewer|data[10]~158 .lut_mask = 16'hC480;
defparam \data_viewer|data[10]~158 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y18_N2
cycloneive_lcell_comb \data_viewer|data[10]~159 (
// Equation(s):
// \data_viewer|data[10]~159_combout  = (\data_viewer|data[10]~148_combout ) # ((!\data_viewer|LEDG [0] & ((\data_viewer|data[10]~153_combout ) # (\data_viewer|data[10]~158_combout ))))

	.dataa(\data_viewer|data[10]~148_combout ),
	.datab(\data_viewer|LEDG [0]),
	.datac(\data_viewer|data[10]~153_combout ),
	.datad(\data_viewer|data[10]~158_combout ),
	.cin(gnd),
	.combout(\data_viewer|data[10]~159_combout ),
	.cout());
// synopsys translate_off
defparam \data_viewer|data[10]~159 .lut_mask = 16'hBBBA;
defparam \data_viewer|data[10]~159 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y18_N30
cycloneive_lcell_comb \data_viewer|data[10] (
// Equation(s):
// \data_viewer|data [10] = (GLOBAL(\data_viewer|data[0]~30clkctrl_outclk ) & ((\data_viewer|data[10]~159_combout ))) # (!GLOBAL(\data_viewer|data[0]~30clkctrl_outclk ) & (\data_viewer|data [10]))

	.dataa(\data_viewer|data [10]),
	.datab(gnd),
	.datac(\data_viewer|data[0]~30clkctrl_outclk ),
	.datad(\data_viewer|data[10]~159_combout ),
	.cin(gnd),
	.combout(\data_viewer|data [10]),
	.cout());
// synopsys translate_off
defparam \data_viewer|data[10] .lut_mask = 16'hFA0A;
defparam \data_viewer|data[10] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y19_N10
cycloneive_lcell_comb \Mux7~4 (
// Equation(s):
// \Mux7~4_combout  = (\SW[2]~input_o  & ((\SW[4]~input_o ) # ((!\SW[3]~input_o ) # (!\SW[5]~input_o )))) # (!\SW[2]~input_o  & ((\SW[3]~input_o ) # (\SW[4]~input_o  $ (\SW[5]~input_o ))))

	.dataa(\SW[4]~input_o ),
	.datab(\SW[2]~input_o ),
	.datac(\SW[5]~input_o ),
	.datad(\SW[3]~input_o ),
	.cin(gnd),
	.combout(\Mux7~4_combout ),
	.cout());
// synopsys translate_off
defparam \Mux7~4 .lut_mask = 16'hBFDE;
defparam \Mux7~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y19_N18
cycloneive_lcell_comb \Mux7~0 (
// Equation(s):
// \Mux7~0_combout  = (\SW[4]~input_o  & ((\SW[2]~input_o  $ (\SW[3]~input_o )) # (!\SW[5]~input_o ))) # (!\SW[4]~input_o  & ((\SW[5]~input_o  & ((\SW[2]~input_o ) # (!\SW[3]~input_o ))) # (!\SW[5]~input_o  & ((\SW[3]~input_o )))))

	.dataa(\SW[4]~input_o ),
	.datab(\SW[2]~input_o ),
	.datac(\SW[5]~input_o ),
	.datad(\SW[3]~input_o ),
	.cin(gnd),
	.combout(\Mux7~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux7~0 .lut_mask = 16'h6FDA;
defparam \Mux7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y19_N16
cycloneive_lcell_comb \Mux7~1 (
// Equation(s):
// \Mux7~1_combout  = (\SW[5]~input_o  & ((\SW[3]~input_o  & ((!\SW[2]~input_o ))) # (!\SW[3]~input_o  & (\SW[4]~input_o ))))

	.dataa(\SW[4]~input_o ),
	.datab(\SW[2]~input_o ),
	.datac(\SW[5]~input_o ),
	.datad(\SW[3]~input_o ),
	.cin(gnd),
	.combout(\Mux7~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux7~1 .lut_mask = 16'h30A0;
defparam \Mux7~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y19_N2
cycloneive_lcell_comb \Mux7~2 (
// Equation(s):
// \Mux7~2_combout  = (\SW[4]~input_o  & (((!\SW[5]~input_o )))) # (!\SW[4]~input_o  & (\SW[5]~input_o  & ((\SW[2]~input_o ) # (!\SW[3]~input_o ))))

	.dataa(\SW[4]~input_o ),
	.datab(\SW[2]~input_o ),
	.datac(\SW[5]~input_o ),
	.datad(\SW[3]~input_o ),
	.cin(gnd),
	.combout(\Mux7~2_combout ),
	.cout());
// synopsys translate_off
defparam \Mux7~2 .lut_mask = 16'h4A5A;
defparam \Mux7~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y19_N28
cycloneive_lcell_comb \Mux7~3 (
// Equation(s):
// \Mux7~3_combout  = (\SW[1]~input_o  & ((\Mux7~1_combout ) # ((\SW[0]~input_o )))) # (!\SW[1]~input_o  & (((!\SW[0]~input_o  & \Mux7~2_combout ))))

	.dataa(\SW[1]~input_o ),
	.datab(\Mux7~1_combout ),
	.datac(\SW[0]~input_o ),
	.datad(\Mux7~2_combout ),
	.cin(gnd),
	.combout(\Mux7~3_combout ),
	.cout());
// synopsys translate_off
defparam \Mux7~3 .lut_mask = 16'hADA8;
defparam \Mux7~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y19_N0
cycloneive_lcell_comb \Mux7~5 (
// Equation(s):
// \Mux7~5_combout  = (\SW[0]~input_o  & ((\Mux7~3_combout  & (\Mux7~4_combout )) # (!\Mux7~3_combout  & ((!\Mux7~0_combout ))))) # (!\SW[0]~input_o  & (((\Mux7~3_combout ))))

	.dataa(\Mux7~4_combout ),
	.datab(\Mux7~0_combout ),
	.datac(\SW[0]~input_o ),
	.datad(\Mux7~3_combout ),
	.cin(gnd),
	.combout(\Mux7~5_combout ),
	.cout());
// synopsys translate_off
defparam \Mux7~5 .lut_mask = 16'hAF30;
defparam \Mux7~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y20_N22
cycloneive_lcell_comb \data_viewer|data[15]~120 (
// Equation(s):
// \data_viewer|data[15]~120_combout  = (!\SW[0]~input_o  & (!\SW[1]~input_o  & \data_viewer|data[0]~26_combout ))

	.dataa(\SW[0]~input_o ),
	.datab(\SW[1]~input_o ),
	.datac(gnd),
	.datad(\data_viewer|data[0]~26_combout ),
	.cin(gnd),
	.combout(\data_viewer|data[15]~120_combout ),
	.cout());
// synopsys translate_off
defparam \data_viewer|data[15]~120 .lut_mask = 16'h1100;
defparam \data_viewer|data[15]~120 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y20_N28
cycloneive_lcell_comb \data_viewer|data[8]~121 (
// Equation(s):
// \data_viewer|data[8]~121_combout  = (\data_viewer|data[13]~28_combout  & ((\data_viewer|data[15]~120_combout ) # ((\Mux7~5_combout  & !\SW[6]~input_o ))))

	.dataa(\Mux7~5_combout ),
	.datab(\data_viewer|data[13]~28_combout ),
	.datac(\data_viewer|data[15]~120_combout ),
	.datad(\SW[6]~input_o ),
	.cin(gnd),
	.combout(\data_viewer|data[8]~121_combout ),
	.cout());
// synopsys translate_off
defparam \data_viewer|data[8]~121 .lut_mask = 16'hC0C8;
defparam \data_viewer|data[8]~121 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y21_N6
cycloneive_lcell_comb \data_viewer|data[8]~128 (
// Equation(s):
// \data_viewer|data[8]~128_combout  = (\SW[1]~input_o  & ((\SW[0]~input_o ) # ((\reg_file[14][8]~q )))) # (!\SW[1]~input_o  & (!\SW[0]~input_o  & (\reg_file[12][8]~q )))

	.dataa(\SW[1]~input_o ),
	.datab(\SW[0]~input_o ),
	.datac(\reg_file[12][8]~q ),
	.datad(\reg_file[14][8]~q ),
	.cin(gnd),
	.combout(\data_viewer|data[8]~128_combout ),
	.cout());
// synopsys translate_off
defparam \data_viewer|data[8]~128 .lut_mask = 16'hBA98;
defparam \data_viewer|data[8]~128 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y21_N16
cycloneive_lcell_comb \data_viewer|data[8]~129 (
// Equation(s):
// \data_viewer|data[8]~129_combout  = (\SW[0]~input_o  & ((\data_viewer|data[8]~128_combout  & ((\reg_file[15][8]~q ))) # (!\data_viewer|data[8]~128_combout  & (\reg_file[13][8]~q )))) # (!\SW[0]~input_o  & (((\data_viewer|data[8]~128_combout ))))

	.dataa(\reg_file[13][8]~q ),
	.datab(\SW[0]~input_o ),
	.datac(\reg_file[15][8]~q ),
	.datad(\data_viewer|data[8]~128_combout ),
	.cin(gnd),
	.combout(\data_viewer|data[8]~129_combout ),
	.cout());
// synopsys translate_off
defparam \data_viewer|data[8]~129 .lut_mask = 16'hF388;
defparam \data_viewer|data[8]~129 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y22_N14
cycloneive_lcell_comb \data_viewer|data[8]~130 (
// Equation(s):
// \data_viewer|data[8]~130_combout  = (\SW[0]~input_o  & ((\reg_file[9][8]~q ) # ((\SW[1]~input_o )))) # (!\SW[0]~input_o  & (((\reg_file[8][8]~q  & !\SW[1]~input_o ))))

	.dataa(\reg_file[9][8]~q ),
	.datab(\SW[0]~input_o ),
	.datac(\reg_file[8][8]~q ),
	.datad(\SW[1]~input_o ),
	.cin(gnd),
	.combout(\data_viewer|data[8]~130_combout ),
	.cout());
// synopsys translate_off
defparam \data_viewer|data[8]~130 .lut_mask = 16'hCCB8;
defparam \data_viewer|data[8]~130 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y18_N0
cycloneive_lcell_comb \data_viewer|data[8]~131 (
// Equation(s):
// \data_viewer|data[8]~131_combout  = (\SW[1]~input_o  & ((\data_viewer|data[8]~130_combout  & (\reg_file[11][8]~q )) # (!\data_viewer|data[8]~130_combout  & ((\reg_file[10][8]~q ))))) # (!\SW[1]~input_o  & (\data_viewer|data[8]~130_combout ))

	.dataa(\SW[1]~input_o ),
	.datab(\data_viewer|data[8]~130_combout ),
	.datac(\reg_file[11][8]~q ),
	.datad(\reg_file[10][8]~q ),
	.cin(gnd),
	.combout(\data_viewer|data[8]~131_combout ),
	.cout());
// synopsys translate_off
defparam \data_viewer|data[8]~131 .lut_mask = 16'hE6C4;
defparam \data_viewer|data[8]~131 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y18_N22
cycloneive_lcell_comb \data_viewer|data[8]~132 (
// Equation(s):
// \data_viewer|data[8]~132_combout  = (\data_viewer|data[11]~127_combout  & ((\SW[2]~input_o  & (\data_viewer|data[8]~129_combout )) # (!\SW[2]~input_o  & ((\data_viewer|data[8]~131_combout )))))

	.dataa(\SW[2]~input_o ),
	.datab(\data_viewer|data[11]~127_combout ),
	.datac(\data_viewer|data[8]~129_combout ),
	.datad(\data_viewer|data[8]~131_combout ),
	.cin(gnd),
	.combout(\data_viewer|data[8]~132_combout ),
	.cout());
// synopsys translate_off
defparam \data_viewer|data[8]~132 .lut_mask = 16'hC480;
defparam \data_viewer|data[8]~132 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y19_N18
cycloneive_lcell_comb \data_viewer|data[8]~124 (
// Equation(s):
// \data_viewer|data[8]~124_combout  = (\SW[1]~input_o  & (\SW[0]~input_o )) # (!\SW[1]~input_o  & ((\SW[0]~input_o  & ((\reg_file[1][8]~q ))) # (!\SW[0]~input_o  & (\reg_file[0][8]~q ))))

	.dataa(\SW[1]~input_o ),
	.datab(\SW[0]~input_o ),
	.datac(\reg_file[0][8]~q ),
	.datad(\reg_file[1][8]~q ),
	.cin(gnd),
	.combout(\data_viewer|data[8]~124_combout ),
	.cout());
// synopsys translate_off
defparam \data_viewer|data[8]~124 .lut_mask = 16'hDC98;
defparam \data_viewer|data[8]~124 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y18_N28
cycloneive_lcell_comb \data_viewer|data[8]~125 (
// Equation(s):
// \data_viewer|data[8]~125_combout  = (\SW[1]~input_o  & ((\data_viewer|data[8]~124_combout  & (\reg_file[3][8]~q )) # (!\data_viewer|data[8]~124_combout  & ((\reg_file[2][8]~q ))))) # (!\SW[1]~input_o  & (\data_viewer|data[8]~124_combout ))

	.dataa(\SW[1]~input_o ),
	.datab(\data_viewer|data[8]~124_combout ),
	.datac(\reg_file[3][8]~q ),
	.datad(\reg_file[2][8]~q ),
	.cin(gnd),
	.combout(\data_viewer|data[8]~125_combout ),
	.cout());
// synopsys translate_off
defparam \data_viewer|data[8]~125 .lut_mask = 16'hE6C4;
defparam \data_viewer|data[8]~125 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y22_N4
cycloneive_lcell_comb \data_viewer|data[8]~122 (
// Equation(s):
// \data_viewer|data[8]~122_combout  = (\SW[1]~input_o  & ((\SW[0]~input_o ) # ((\reg_file[6][8]~q )))) # (!\SW[1]~input_o  & (!\SW[0]~input_o  & (\reg_file[4][8]~q )))

	.dataa(\SW[1]~input_o ),
	.datab(\SW[0]~input_o ),
	.datac(\reg_file[4][8]~q ),
	.datad(\reg_file[6][8]~q ),
	.cin(gnd),
	.combout(\data_viewer|data[8]~122_combout ),
	.cout());
// synopsys translate_off
defparam \data_viewer|data[8]~122 .lut_mask = 16'hBA98;
defparam \data_viewer|data[8]~122 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y22_N10
cycloneive_lcell_comb \data_viewer|data[8]~123 (
// Equation(s):
// \data_viewer|data[8]~123_combout  = (\SW[0]~input_o  & ((\data_viewer|data[8]~122_combout  & ((\reg_file[7][8]~q ))) # (!\data_viewer|data[8]~122_combout  & (\reg_file[5][8]~q )))) # (!\SW[0]~input_o  & (((\data_viewer|data[8]~122_combout ))))

	.dataa(\reg_file[5][8]~q ),
	.datab(\SW[0]~input_o ),
	.datac(\data_viewer|data[8]~122_combout ),
	.datad(\reg_file[7][8]~q ),
	.cin(gnd),
	.combout(\data_viewer|data[8]~123_combout ),
	.cout());
// synopsys translate_off
defparam \data_viewer|data[8]~123 .lut_mask = 16'hF838;
defparam \data_viewer|data[8]~123 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y18_N18
cycloneive_lcell_comb \data_viewer|data[8]~126 (
// Equation(s):
// \data_viewer|data[8]~126_combout  = (!\SW[3]~input_o  & ((\SW[2]~input_o  & ((\data_viewer|data[8]~123_combout ))) # (!\SW[2]~input_o  & (\data_viewer|data[8]~125_combout ))))

	.dataa(\SW[2]~input_o ),
	.datab(\data_viewer|data[8]~125_combout ),
	.datac(\SW[3]~input_o ),
	.datad(\data_viewer|data[8]~123_combout ),
	.cin(gnd),
	.combout(\data_viewer|data[8]~126_combout ),
	.cout());
// synopsys translate_off
defparam \data_viewer|data[8]~126 .lut_mask = 16'h0E04;
defparam \data_viewer|data[8]~126 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y18_N12
cycloneive_lcell_comb \data_viewer|data[8]~133 (
// Equation(s):
// \data_viewer|data[8]~133_combout  = (\data_viewer|data[8]~121_combout ) # ((!\data_viewer|LEDG [0] & ((\data_viewer|data[8]~132_combout ) # (\data_viewer|data[8]~126_combout ))))

	.dataa(\data_viewer|data[8]~121_combout ),
	.datab(\data_viewer|LEDG [0]),
	.datac(\data_viewer|data[8]~132_combout ),
	.datad(\data_viewer|data[8]~126_combout ),
	.cin(gnd),
	.combout(\data_viewer|data[8]~133_combout ),
	.cout());
// synopsys translate_off
defparam \data_viewer|data[8]~133 .lut_mask = 16'hBBBA;
defparam \data_viewer|data[8]~133 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y18_N4
cycloneive_lcell_comb \data_viewer|data[8] (
// Equation(s):
// \data_viewer|data [8] = (GLOBAL(\data_viewer|data[0]~30clkctrl_outclk ) & ((\data_viewer|data[8]~133_combout ))) # (!GLOBAL(\data_viewer|data[0]~30clkctrl_outclk ) & (\data_viewer|data [8]))

	.dataa(gnd),
	.datab(\data_viewer|data [8]),
	.datac(\data_viewer|data[0]~30clkctrl_outclk ),
	.datad(\data_viewer|data[8]~133_combout ),
	.cin(gnd),
	.combout(\data_viewer|data [8]),
	.cout());
// synopsys translate_off
defparam \data_viewer|data[8] .lut_mask = 16'hFC0C;
defparam \data_viewer|data[8] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y18_N20
cycloneive_lcell_comb \Mux4~0 (
// Equation(s):
// \Mux4~0_combout  = (!\SW[4]~input_o  & (\SW[0]~input_o  & ((\SW[2]~input_o ) # (\SW[3]~input_o ))))

	.dataa(\SW[2]~input_o ),
	.datab(\SW[4]~input_o ),
	.datac(\SW[3]~input_o ),
	.datad(\SW[0]~input_o ),
	.cin(gnd),
	.combout(\Mux4~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux4~0 .lut_mask = 16'h3200;
defparam \Mux4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y18_N4
cycloneive_lcell_comb \Mux4~4 (
// Equation(s):
// \Mux4~4_combout  = (\SW[4]~input_o  & ((\SW[2]~input_o ) # ((\SW[3]~input_o )))) # (!\SW[4]~input_o  & (\SW[0]~input_o  & ((!\SW[3]~input_o ) # (!\SW[2]~input_o ))))

	.dataa(\SW[2]~input_o ),
	.datab(\SW[4]~input_o ),
	.datac(\SW[3]~input_o ),
	.datad(\SW[0]~input_o ),
	.cin(gnd),
	.combout(\Mux4~4_combout ),
	.cout());
// synopsys translate_off
defparam \Mux4~4 .lut_mask = 16'hDBC8;
defparam \Mux4~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y18_N16
cycloneive_lcell_comb \Mux4~2 (
// Equation(s):
// \Mux4~2_combout  = (\SW[4]~input_o  & (((\SW[0]~input_o )))) # (!\SW[4]~input_o  & (\SW[3]~input_o  $ (((!\SW[2]~input_o  & \SW[0]~input_o )))))

	.dataa(\SW[2]~input_o ),
	.datab(\SW[4]~input_o ),
	.datac(\SW[3]~input_o ),
	.datad(\SW[0]~input_o ),
	.cin(gnd),
	.combout(\Mux4~2_combout ),
	.cout());
// synopsys translate_off
defparam \Mux4~2 .lut_mask = 16'hED30;
defparam \Mux4~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y18_N10
cycloneive_lcell_comb \Mux4~1 (
// Equation(s):
// \Mux4~1_combout  = (\SW[4]~input_o  & (\SW[2]~input_o  & (\SW[3]~input_o  & !\SW[0]~input_o ))) # (!\SW[4]~input_o  & (\SW[3]~input_o  $ (((\SW[2]~input_o ) # (\SW[0]~input_o )))))

	.dataa(\SW[2]~input_o ),
	.datab(\SW[4]~input_o ),
	.datac(\SW[3]~input_o ),
	.datad(\SW[0]~input_o ),
	.cin(gnd),
	.combout(\Mux4~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux4~1 .lut_mask = 16'h0392;
defparam \Mux4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y18_N6
cycloneive_lcell_comb \Mux4~3 (
// Equation(s):
// \Mux4~3_combout  = (\SW[5]~input_o  & (((\SW[1]~input_o )))) # (!\SW[5]~input_o  & ((\SW[1]~input_o  & ((\Mux4~1_combout ))) # (!\SW[1]~input_o  & (\Mux4~2_combout ))))

	.dataa(\SW[5]~input_o ),
	.datab(\Mux4~2_combout ),
	.datac(\SW[1]~input_o ),
	.datad(\Mux4~1_combout ),
	.cin(gnd),
	.combout(\Mux4~3_combout ),
	.cout());
// synopsys translate_off
defparam \Mux4~3 .lut_mask = 16'hF4A4;
defparam \Mux4~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y18_N14
cycloneive_lcell_comb \Mux4~5 (
// Equation(s):
// \Mux4~5_combout  = (\SW[5]~input_o  & ((\Mux4~3_combout  & ((!\Mux4~4_combout ))) # (!\Mux4~3_combout  & (!\Mux4~0_combout )))) # (!\SW[5]~input_o  & (((\Mux4~3_combout ))))

	.dataa(\SW[5]~input_o ),
	.datab(\Mux4~0_combout ),
	.datac(\Mux4~4_combout ),
	.datad(\Mux4~3_combout ),
	.cin(gnd),
	.combout(\Mux4~5_combout ),
	.cout());
// synopsys translate_off
defparam \Mux4~5 .lut_mask = 16'h5F22;
defparam \Mux4~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y18_N30
cycloneive_lcell_comb \data_viewer|data[11]~226 (
// Equation(s):
// \data_viewer|data[11]~226_combout  = (\Mux4~5_combout  & (!\SW[6]~input_o  & (!\SW[7]~input_o  & \data_viewer|LEDG [0])))

	.dataa(\Mux4~5_combout ),
	.datab(\SW[6]~input_o ),
	.datac(\SW[7]~input_o ),
	.datad(\data_viewer|LEDG [0]),
	.cin(gnd),
	.combout(\data_viewer|data[11]~226_combout ),
	.cout());
// synopsys translate_off
defparam \data_viewer|data[11]~226 .lut_mask = 16'h0200;
defparam \data_viewer|data[11]~226 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y21_N18
cycloneive_lcell_comb \data_viewer|data[11]~160 (
// Equation(s):
// \data_viewer|data[11]~160_combout  = (\SW[1]~input_o  & ((\SW[0]~input_o ) # ((\reg_file[14][11]~q )))) # (!\SW[1]~input_o  & (!\SW[0]~input_o  & (\reg_file[12][11]~q )))

	.dataa(\SW[1]~input_o ),
	.datab(\SW[0]~input_o ),
	.datac(\reg_file[12][11]~q ),
	.datad(\reg_file[14][11]~q ),
	.cin(gnd),
	.combout(\data_viewer|data[11]~160_combout ),
	.cout());
// synopsys translate_off
defparam \data_viewer|data[11]~160 .lut_mask = 16'hBA98;
defparam \data_viewer|data[11]~160 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y21_N0
cycloneive_lcell_comb \data_viewer|data[11]~161 (
// Equation(s):
// \data_viewer|data[11]~161_combout  = (\SW[0]~input_o  & ((\data_viewer|data[11]~160_combout  & ((\reg_file[15][11]~q ))) # (!\data_viewer|data[11]~160_combout  & (\reg_file[13][11]~q )))) # (!\SW[0]~input_o  & (((\data_viewer|data[11]~160_combout ))))

	.dataa(\SW[0]~input_o ),
	.datab(\reg_file[13][11]~q ),
	.datac(\reg_file[15][11]~q ),
	.datad(\data_viewer|data[11]~160_combout ),
	.cin(gnd),
	.combout(\data_viewer|data[11]~161_combout ),
	.cout());
// synopsys translate_off
defparam \data_viewer|data[11]~161 .lut_mask = 16'hF588;
defparam \data_viewer|data[11]~161 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y22_N22
cycloneive_lcell_comb \data_viewer|data[11]~162 (
// Equation(s):
// \data_viewer|data[11]~162_combout  = (\SW[1]~input_o  & (\SW[0]~input_o )) # (!\SW[1]~input_o  & ((\SW[0]~input_o  & ((\reg_file[9][11]~q ))) # (!\SW[0]~input_o  & (\reg_file[8][11]~q ))))

	.dataa(\SW[1]~input_o ),
	.datab(\SW[0]~input_o ),
	.datac(\reg_file[8][11]~q ),
	.datad(\reg_file[9][11]~q ),
	.cin(gnd),
	.combout(\data_viewer|data[11]~162_combout ),
	.cout());
// synopsys translate_off
defparam \data_viewer|data[11]~162 .lut_mask = 16'hDC98;
defparam \data_viewer|data[11]~162 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y18_N12
cycloneive_lcell_comb \data_viewer|data[11]~163 (
// Equation(s):
// \data_viewer|data[11]~163_combout  = (\SW[1]~input_o  & ((\data_viewer|data[11]~162_combout  & ((\reg_file[11][11]~q ))) # (!\data_viewer|data[11]~162_combout  & (\reg_file[10][11]~q )))) # (!\SW[1]~input_o  & (((\data_viewer|data[11]~162_combout ))))

	.dataa(\reg_file[10][11]~q ),
	.datab(\reg_file[11][11]~q ),
	.datac(\SW[1]~input_o ),
	.datad(\data_viewer|data[11]~162_combout ),
	.cin(gnd),
	.combout(\data_viewer|data[11]~163_combout ),
	.cout());
// synopsys translate_off
defparam \data_viewer|data[11]~163 .lut_mask = 16'hCFA0;
defparam \data_viewer|data[11]~163 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y18_N22
cycloneive_lcell_comb \data_viewer|data[11]~164 (
// Equation(s):
// \data_viewer|data[11]~164_combout  = (\data_viewer|data[11]~127_combout  & ((\SW[2]~input_o  & (\data_viewer|data[11]~161_combout )) # (!\SW[2]~input_o  & ((\data_viewer|data[11]~163_combout )))))

	.dataa(\data_viewer|data[11]~127_combout ),
	.datab(\SW[2]~input_o ),
	.datac(\data_viewer|data[11]~161_combout ),
	.datad(\data_viewer|data[11]~163_combout ),
	.cin(gnd),
	.combout(\data_viewer|data[11]~164_combout ),
	.cout());
// synopsys translate_off
defparam \data_viewer|data[11]~164 .lut_mask = 16'hA280;
defparam \data_viewer|data[11]~164 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y20_N12
cycloneive_lcell_comb \data_viewer|data[11]~165 (
// Equation(s):
// \data_viewer|data[11]~165_combout  = (\SW[0]~input_o  & (\SW[1]~input_o )) # (!\SW[0]~input_o  & ((\SW[1]~input_o  & ((\reg_file[6][11]~q ))) # (!\SW[1]~input_o  & (\reg_file[4][11]~q ))))

	.dataa(\SW[0]~input_o ),
	.datab(\SW[1]~input_o ),
	.datac(\reg_file[4][11]~q ),
	.datad(\reg_file[6][11]~q ),
	.cin(gnd),
	.combout(\data_viewer|data[11]~165_combout ),
	.cout());
// synopsys translate_off
defparam \data_viewer|data[11]~165 .lut_mask = 16'hDC98;
defparam \data_viewer|data[11]~165 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y20_N24
cycloneive_lcell_comb \data_viewer|data[11]~166 (
// Equation(s):
// \data_viewer|data[11]~166_combout  = (\SW[0]~input_o  & ((\data_viewer|data[11]~165_combout  & (\reg_file[7][11]~q )) # (!\data_viewer|data[11]~165_combout  & ((\reg_file[5][11]~q ))))) # (!\SW[0]~input_o  & (((\data_viewer|data[11]~165_combout ))))

	.dataa(\reg_file[7][11]~q ),
	.datab(\SW[0]~input_o ),
	.datac(\reg_file[5][11]~q ),
	.datad(\data_viewer|data[11]~165_combout ),
	.cin(gnd),
	.combout(\data_viewer|data[11]~166_combout ),
	.cout());
// synopsys translate_off
defparam \data_viewer|data[11]~166 .lut_mask = 16'hBBC0;
defparam \data_viewer|data[11]~166 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y19_N2
cycloneive_lcell_comb \data_viewer|data[11]~167 (
// Equation(s):
// \data_viewer|data[11]~167_combout  = (\SW[1]~input_o  & (\SW[0]~input_o )) # (!\SW[1]~input_o  & ((\SW[0]~input_o  & ((\reg_file[1][11]~q ))) # (!\SW[0]~input_o  & (\reg_file[0][11]~q ))))

	.dataa(\SW[1]~input_o ),
	.datab(\SW[0]~input_o ),
	.datac(\reg_file[0][11]~q ),
	.datad(\reg_file[1][11]~q ),
	.cin(gnd),
	.combout(\data_viewer|data[11]~167_combout ),
	.cout());
// synopsys translate_off
defparam \data_viewer|data[11]~167 .lut_mask = 16'hDC98;
defparam \data_viewer|data[11]~167 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y20_N6
cycloneive_lcell_comb \data_viewer|data[11]~168 (
// Equation(s):
// \data_viewer|data[11]~168_combout  = (\SW[1]~input_o  & ((\data_viewer|data[11]~167_combout  & ((\reg_file[3][11]~q ))) # (!\data_viewer|data[11]~167_combout  & (\reg_file[2][11]~q )))) # (!\SW[1]~input_o  & (((\data_viewer|data[11]~167_combout ))))

	.dataa(\reg_file[2][11]~q ),
	.datab(\SW[1]~input_o ),
	.datac(\reg_file[3][11]~q ),
	.datad(\data_viewer|data[11]~167_combout ),
	.cin(gnd),
	.combout(\data_viewer|data[11]~168_combout ),
	.cout());
// synopsys translate_off
defparam \data_viewer|data[11]~168 .lut_mask = 16'hF388;
defparam \data_viewer|data[11]~168 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y18_N20
cycloneive_lcell_comb \data_viewer|data[11]~169 (
// Equation(s):
// \data_viewer|data[11]~169_combout  = (!\SW[3]~input_o  & ((\SW[2]~input_o  & (\data_viewer|data[11]~166_combout )) # (!\SW[2]~input_o  & ((\data_viewer|data[11]~168_combout )))))

	.dataa(\SW[2]~input_o ),
	.datab(\SW[3]~input_o ),
	.datac(\data_viewer|data[11]~166_combout ),
	.datad(\data_viewer|data[11]~168_combout ),
	.cin(gnd),
	.combout(\data_viewer|data[11]~169_combout ),
	.cout());
// synopsys translate_off
defparam \data_viewer|data[11]~169 .lut_mask = 16'h3120;
defparam \data_viewer|data[11]~169 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y18_N2
cycloneive_lcell_comb \data_viewer|data[11]~170 (
// Equation(s):
// \data_viewer|data[11]~170_combout  = (\data_viewer|data[11]~226_combout ) # ((!\data_viewer|LEDG [0] & ((\data_viewer|data[11]~164_combout ) # (\data_viewer|data[11]~169_combout ))))

	.dataa(\data_viewer|LEDG [0]),
	.datab(\data_viewer|data[11]~226_combout ),
	.datac(\data_viewer|data[11]~164_combout ),
	.datad(\data_viewer|data[11]~169_combout ),
	.cin(gnd),
	.combout(\data_viewer|data[11]~170_combout ),
	.cout());
// synopsys translate_off
defparam \data_viewer|data[11]~170 .lut_mask = 16'hDDDC;
defparam \data_viewer|data[11]~170 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y18_N16
cycloneive_lcell_comb \data_viewer|data[11] (
// Equation(s):
// \data_viewer|data [11] = (GLOBAL(\data_viewer|data[0]~30clkctrl_outclk ) & ((\data_viewer|data[11]~170_combout ))) # (!GLOBAL(\data_viewer|data[0]~30clkctrl_outclk ) & (\data_viewer|data [11]))

	.dataa(gnd),
	.datab(\data_viewer|data [11]),
	.datac(\data_viewer|data[0]~30clkctrl_outclk ),
	.datad(\data_viewer|data[11]~170_combout ),
	.cin(gnd),
	.combout(\data_viewer|data [11]),
	.cout());
// synopsys translate_off
defparam \data_viewer|data[11] .lut_mask = 16'hFC0C;
defparam \data_viewer|data[11] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y18_N22
cycloneive_lcell_comb \Mux6~4 (
// Equation(s):
// \Mux6~4_combout  = (\SW[5]~input_o  & ((\SW[3]~input_o  & ((\SW[4]~input_o ) # (!\SW[2]~input_o ))) # (!\SW[3]~input_o  & (\SW[2]~input_o  $ (\SW[4]~input_o )))))

	.dataa(\SW[3]~input_o ),
	.datab(\SW[2]~input_o ),
	.datac(\SW[4]~input_o ),
	.datad(\SW[5]~input_o ),
	.cin(gnd),
	.combout(\Mux6~4_combout ),
	.cout());
// synopsys translate_off
defparam \Mux6~4 .lut_mask = 16'hB600;
defparam \Mux6~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y18_N2
cycloneive_lcell_comb \Mux6~2 (
// Equation(s):
// \Mux6~2_combout  = (\SW[5]~input_o  & (!\SW[3]~input_o  & (\SW[2]~input_o  $ (\SW[4]~input_o )))) # (!\SW[5]~input_o  & (((\SW[2]~input_o  & \SW[4]~input_o ))))

	.dataa(\SW[3]~input_o ),
	.datab(\SW[2]~input_o ),
	.datac(\SW[4]~input_o ),
	.datad(\SW[5]~input_o ),
	.cin(gnd),
	.combout(\Mux6~2_combout ),
	.cout());
// synopsys translate_off
defparam \Mux6~2 .lut_mask = 16'h14C0;
defparam \Mux6~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y18_N4
cycloneive_lcell_comb \Mux6~1 (
// Equation(s):
// \Mux6~1_combout  = (\SW[2]~input_o  & (\SW[5]~input_o  & (\SW[3]~input_o  $ (\SW[4]~input_o )))) # (!\SW[2]~input_o  & ((\SW[4]~input_o ) # ((!\SW[3]~input_o  & \SW[5]~input_o ))))

	.dataa(\SW[3]~input_o ),
	.datab(\SW[2]~input_o ),
	.datac(\SW[4]~input_o ),
	.datad(\SW[5]~input_o ),
	.cin(gnd),
	.combout(\Mux6~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux6~1 .lut_mask = 16'h7930;
defparam \Mux6~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y18_N20
cycloneive_lcell_comb \Mux6~3 (
// Equation(s):
// \Mux6~3_combout  = (\SW[0]~input_o  & (((\SW[1]~input_o )))) # (!\SW[0]~input_o  & ((\SW[1]~input_o  & ((\Mux6~1_combout ))) # (!\SW[1]~input_o  & (\Mux6~2_combout ))))

	.dataa(\SW[0]~input_o ),
	.datab(\Mux6~2_combout ),
	.datac(\SW[1]~input_o ),
	.datad(\Mux6~1_combout ),
	.cin(gnd),
	.combout(\Mux6~3_combout ),
	.cout());
// synopsys translate_off
defparam \Mux6~3 .lut_mask = 16'hF4A4;
defparam \Mux6~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y18_N18
cycloneive_lcell_comb \Mux6~0 (
// Equation(s):
// \Mux6~0_combout  = (\SW[3]~input_o  & (((!\SW[2]~input_o  & \SW[4]~input_o )) # (!\SW[5]~input_o ))) # (!\SW[3]~input_o  & ((\SW[4]~input_o  $ (\SW[5]~input_o ))))

	.dataa(\SW[3]~input_o ),
	.datab(\SW[2]~input_o ),
	.datac(\SW[4]~input_o ),
	.datad(\SW[5]~input_o ),
	.cin(gnd),
	.combout(\Mux6~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux6~0 .lut_mask = 16'h25FA;
defparam \Mux6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y18_N8
cycloneive_lcell_comb \Mux6~5 (
// Equation(s):
// \Mux6~5_combout  = (\Mux6~3_combout  & (((!\SW[0]~input_o )) # (!\Mux6~4_combout ))) # (!\Mux6~3_combout  & (((\SW[0]~input_o  & !\Mux6~0_combout ))))

	.dataa(\Mux6~4_combout ),
	.datab(\Mux6~3_combout ),
	.datac(\SW[0]~input_o ),
	.datad(\Mux6~0_combout ),
	.cin(gnd),
	.combout(\Mux6~5_combout ),
	.cout());
// synopsys translate_off
defparam \Mux6~5 .lut_mask = 16'h4C7C;
defparam \Mux6~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y18_N24
cycloneive_lcell_comb \data_viewer|data[9]~134 (
// Equation(s):
// \data_viewer|data[9]~134_combout  = (\SW[0]~input_o  & (\SW[6]~input_o  & (\SW[7]~input_o  & \data_viewer|data[15]~116_combout )))

	.dataa(\SW[0]~input_o ),
	.datab(\SW[6]~input_o ),
	.datac(\SW[7]~input_o ),
	.datad(\data_viewer|data[15]~116_combout ),
	.cin(gnd),
	.combout(\data_viewer|data[9]~134_combout ),
	.cout());
// synopsys translate_off
defparam \data_viewer|data[9]~134 .lut_mask = 16'h8000;
defparam \data_viewer|data[9]~134 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y18_N30
cycloneive_lcell_comb \data_viewer|data[9]~135 (
// Equation(s):
// \data_viewer|data[9]~135_combout  = (\data_viewer|data[9]~134_combout ) # ((!\SW[7]~input_o  & (!\SW[6]~input_o  & \Mux6~5_combout )))

	.dataa(\SW[7]~input_o ),
	.datab(\SW[6]~input_o ),
	.datac(\Mux6~5_combout ),
	.datad(\data_viewer|data[9]~134_combout ),
	.cin(gnd),
	.combout(\data_viewer|data[9]~135_combout ),
	.cout());
// synopsys translate_off
defparam \data_viewer|data[9]~135 .lut_mask = 16'hFF10;
defparam \data_viewer|data[9]~135 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y19_N26
cycloneive_lcell_comb \data_viewer|data[9]~143 (
// Equation(s):
// \data_viewer|data[9]~143_combout  = (\SW[1]~input_o  & (\SW[0]~input_o )) # (!\SW[1]~input_o  & ((\SW[0]~input_o  & ((\reg_file[1][9]~q ))) # (!\SW[0]~input_o  & (\reg_file[0][9]~q ))))

	.dataa(\SW[1]~input_o ),
	.datab(\SW[0]~input_o ),
	.datac(\reg_file[0][9]~q ),
	.datad(\reg_file[1][9]~q ),
	.cin(gnd),
	.combout(\data_viewer|data[9]~143_combout ),
	.cout());
// synopsys translate_off
defparam \data_viewer|data[9]~143 .lut_mask = 16'hDC98;
defparam \data_viewer|data[9]~143 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y18_N0
cycloneive_lcell_comb \data_viewer|data[9]~144 (
// Equation(s):
// \data_viewer|data[9]~144_combout  = (\SW[1]~input_o  & ((\data_viewer|data[9]~143_combout  & ((\reg_file[3][9]~q ))) # (!\data_viewer|data[9]~143_combout  & (\reg_file[2][9]~q )))) # (!\SW[1]~input_o  & (((\data_viewer|data[9]~143_combout ))))

	.dataa(\reg_file[2][9]~q ),
	.datab(\SW[1]~input_o ),
	.datac(\reg_file[3][9]~q ),
	.datad(\data_viewer|data[9]~143_combout ),
	.cin(gnd),
	.combout(\data_viewer|data[9]~144_combout ),
	.cout());
// synopsys translate_off
defparam \data_viewer|data[9]~144 .lut_mask = 16'hF388;
defparam \data_viewer|data[9]~144 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y20_N14
cycloneive_lcell_comb \data_viewer|data[9]~141 (
// Equation(s):
// \data_viewer|data[9]~141_combout  = (\SW[0]~input_o  & (\SW[1]~input_o )) # (!\SW[0]~input_o  & ((\SW[1]~input_o  & ((\reg_file[6][9]~q ))) # (!\SW[1]~input_o  & (\reg_file[4][9]~q ))))

	.dataa(\SW[0]~input_o ),
	.datab(\SW[1]~input_o ),
	.datac(\reg_file[4][9]~q ),
	.datad(\reg_file[6][9]~q ),
	.cin(gnd),
	.combout(\data_viewer|data[9]~141_combout ),
	.cout());
// synopsys translate_off
defparam \data_viewer|data[9]~141 .lut_mask = 16'hDC98;
defparam \data_viewer|data[9]~141 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y20_N28
cycloneive_lcell_comb \data_viewer|data[9]~142 (
// Equation(s):
// \data_viewer|data[9]~142_combout  = (\SW[0]~input_o  & ((\data_viewer|data[9]~141_combout  & (\reg_file[7][9]~q )) # (!\data_viewer|data[9]~141_combout  & ((\reg_file[5][9]~q ))))) # (!\SW[0]~input_o  & (((\data_viewer|data[9]~141_combout ))))

	.dataa(\reg_file[7][9]~q ),
	.datab(\SW[0]~input_o ),
	.datac(\data_viewer|data[9]~141_combout ),
	.datad(\reg_file[5][9]~q ),
	.cin(gnd),
	.combout(\data_viewer|data[9]~142_combout ),
	.cout());
// synopsys translate_off
defparam \data_viewer|data[9]~142 .lut_mask = 16'hBCB0;
defparam \data_viewer|data[9]~142 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y18_N14
cycloneive_lcell_comb \data_viewer|data[9]~145 (
// Equation(s):
// \data_viewer|data[9]~145_combout  = (!\SW[3]~input_o  & ((\SW[2]~input_o  & ((\data_viewer|data[9]~142_combout ))) # (!\SW[2]~input_o  & (\data_viewer|data[9]~144_combout ))))

	.dataa(\SW[3]~input_o ),
	.datab(\data_viewer|data[9]~144_combout ),
	.datac(\SW[2]~input_o ),
	.datad(\data_viewer|data[9]~142_combout ),
	.cin(gnd),
	.combout(\data_viewer|data[9]~145_combout ),
	.cout());
// synopsys translate_off
defparam \data_viewer|data[9]~145 .lut_mask = 16'h5404;
defparam \data_viewer|data[9]~145 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y21_N2
cycloneive_lcell_comb \data_viewer|data[9]~136 (
// Equation(s):
// \data_viewer|data[9]~136_combout  = (\SW[1]~input_o  & ((\reg_file[14][9]~q ) # ((\SW[0]~input_o )))) # (!\SW[1]~input_o  & (((\reg_file[12][9]~q  & !\SW[0]~input_o ))))

	.dataa(\SW[1]~input_o ),
	.datab(\reg_file[14][9]~q ),
	.datac(\reg_file[12][9]~q ),
	.datad(\SW[0]~input_o ),
	.cin(gnd),
	.combout(\data_viewer|data[9]~136_combout ),
	.cout());
// synopsys translate_off
defparam \data_viewer|data[9]~136 .lut_mask = 16'hAAD8;
defparam \data_viewer|data[9]~136 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y21_N10
cycloneive_lcell_comb \data_viewer|data[9]~137 (
// Equation(s):
// \data_viewer|data[9]~137_combout  = (\data_viewer|data[9]~136_combout  & (((\reg_file[15][9]~q )) # (!\SW[0]~input_o ))) # (!\data_viewer|data[9]~136_combout  & (\SW[0]~input_o  & ((\reg_file[13][9]~q ))))

	.dataa(\data_viewer|data[9]~136_combout ),
	.datab(\SW[0]~input_o ),
	.datac(\reg_file[15][9]~q ),
	.datad(\reg_file[13][9]~q ),
	.cin(gnd),
	.combout(\data_viewer|data[9]~137_combout ),
	.cout());
// synopsys translate_off
defparam \data_viewer|data[9]~137 .lut_mask = 16'hE6A2;
defparam \data_viewer|data[9]~137 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y22_N4
cycloneive_lcell_comb \data_viewer|data[9]~138 (
// Equation(s):
// \data_viewer|data[9]~138_combout  = (\SW[1]~input_o  & (\SW[0]~input_o )) # (!\SW[1]~input_o  & ((\SW[0]~input_o  & ((\reg_file[9][9]~q ))) # (!\SW[0]~input_o  & (\reg_file[8][9]~q ))))

	.dataa(\SW[1]~input_o ),
	.datab(\SW[0]~input_o ),
	.datac(\reg_file[8][9]~q ),
	.datad(\reg_file[9][9]~q ),
	.cin(gnd),
	.combout(\data_viewer|data[9]~138_combout ),
	.cout());
// synopsys translate_off
defparam \data_viewer|data[9]~138 .lut_mask = 16'hDC98;
defparam \data_viewer|data[9]~138 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y18_N28
cycloneive_lcell_comb \data_viewer|data[9]~139 (
// Equation(s):
// \data_viewer|data[9]~139_combout  = (\SW[1]~input_o  & ((\data_viewer|data[9]~138_combout  & ((\reg_file[11][9]~q ))) # (!\data_viewer|data[9]~138_combout  & (\reg_file[10][9]~q )))) # (!\SW[1]~input_o  & (((\data_viewer|data[9]~138_combout ))))

	.dataa(\SW[1]~input_o ),
	.datab(\reg_file[10][9]~q ),
	.datac(\reg_file[11][9]~q ),
	.datad(\data_viewer|data[9]~138_combout ),
	.cin(gnd),
	.combout(\data_viewer|data[9]~139_combout ),
	.cout());
// synopsys translate_off
defparam \data_viewer|data[9]~139 .lut_mask = 16'hF588;
defparam \data_viewer|data[9]~139 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y18_N10
cycloneive_lcell_comb \data_viewer|data[9]~140 (
// Equation(s):
// \data_viewer|data[9]~140_combout  = (\data_viewer|data[11]~127_combout  & ((\SW[2]~input_o  & (\data_viewer|data[9]~137_combout )) # (!\SW[2]~input_o  & ((\data_viewer|data[9]~139_combout )))))

	.dataa(\data_viewer|data[11]~127_combout ),
	.datab(\SW[2]~input_o ),
	.datac(\data_viewer|data[9]~137_combout ),
	.datad(\data_viewer|data[9]~139_combout ),
	.cin(gnd),
	.combout(\data_viewer|data[9]~140_combout ),
	.cout());
// synopsys translate_off
defparam \data_viewer|data[9]~140 .lut_mask = 16'hA280;
defparam \data_viewer|data[9]~140 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y18_N12
cycloneive_lcell_comb \data_viewer|data[9]~146 (
// Equation(s):
// \data_viewer|data[9]~146_combout  = (\data_viewer|LEDG [0] & (\data_viewer|data[9]~135_combout )) # (!\data_viewer|LEDG [0] & (((\data_viewer|data[9]~145_combout ) # (\data_viewer|data[9]~140_combout ))))

	.dataa(\data_viewer|LEDG [0]),
	.datab(\data_viewer|data[9]~135_combout ),
	.datac(\data_viewer|data[9]~145_combout ),
	.datad(\data_viewer|data[9]~140_combout ),
	.cin(gnd),
	.combout(\data_viewer|data[9]~146_combout ),
	.cout());
// synopsys translate_off
defparam \data_viewer|data[9]~146 .lut_mask = 16'hDDD8;
defparam \data_viewer|data[9]~146 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y18_N6
cycloneive_lcell_comb \data_viewer|data[9] (
// Equation(s):
// \data_viewer|data [9] = (GLOBAL(\data_viewer|data[0]~30clkctrl_outclk ) & ((\data_viewer|data[9]~146_combout ))) # (!GLOBAL(\data_viewer|data[0]~30clkctrl_outclk ) & (\data_viewer|data [9]))

	.dataa(\data_viewer|data [9]),
	.datab(gnd),
	.datac(\data_viewer|data[0]~30clkctrl_outclk ),
	.datad(\data_viewer|data[9]~146_combout ),
	.cin(gnd),
	.combout(\data_viewer|data [9]),
	.cout());
// synopsys translate_off
defparam \data_viewer|data[9] .lut_mask = 16'hFA0A;
defparam \data_viewer|data[9] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y18_N24
cycloneive_lcell_comb \data_viewer|decode3|WideOr6~0 (
// Equation(s):
// \data_viewer|decode3|WideOr6~0_combout  = (\data_viewer|data [10] & (!\data_viewer|data [9] & (\data_viewer|data [8] $ (!\data_viewer|data [11])))) # (!\data_viewer|data [10] & (\data_viewer|data [8] & (\data_viewer|data [11] $ (!\data_viewer|data [9]))))

	.dataa(\data_viewer|data [10]),
	.datab(\data_viewer|data [8]),
	.datac(\data_viewer|data [11]),
	.datad(\data_viewer|data [9]),
	.cin(gnd),
	.combout(\data_viewer|decode3|WideOr6~0_combout ),
	.cout());
// synopsys translate_off
defparam \data_viewer|decode3|WideOr6~0 .lut_mask = 16'h4086;
defparam \data_viewer|decode3|WideOr6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y18_N25
dffeas \data_viewer|decode3|HEX0[0] (
	.clk(\KEY[3]~inputclkctrl_outclk ),
	.d(\data_viewer|decode3|WideOr6~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_viewer|decode3|HEX0 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \data_viewer|decode3|HEX0[0] .is_wysiwyg = "true";
defparam \data_viewer|decode3|HEX0[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y18_N10
cycloneive_lcell_comb \data_viewer|decode3|WideOr5~0 (
// Equation(s):
// \data_viewer|decode3|WideOr5~0_combout  = (\data_viewer|data [11] & ((\data_viewer|data [8] & ((\data_viewer|data [9]))) # (!\data_viewer|data [8] & (\data_viewer|data [10])))) # (!\data_viewer|data [11] & (\data_viewer|data [10] & (\data_viewer|data [8] 
// $ (\data_viewer|data [9]))))

	.dataa(\data_viewer|data [10]),
	.datab(\data_viewer|data [8]),
	.datac(\data_viewer|data [11]),
	.datad(\data_viewer|data [9]),
	.cin(gnd),
	.combout(\data_viewer|decode3|WideOr5~0_combout ),
	.cout());
// synopsys translate_off
defparam \data_viewer|decode3|WideOr5~0 .lut_mask = 16'hE228;
defparam \data_viewer|decode3|WideOr5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y18_N11
dffeas \data_viewer|decode3|HEX0[1] (
	.clk(\KEY[3]~inputclkctrl_outclk ),
	.d(\data_viewer|decode3|WideOr5~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_viewer|decode3|HEX0 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \data_viewer|decode3|HEX0[1] .is_wysiwyg = "true";
defparam \data_viewer|decode3|HEX0[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y18_N8
cycloneive_lcell_comb \data_viewer|decode3|WideOr4~0 (
// Equation(s):
// \data_viewer|decode3|WideOr4~0_combout  = (\data_viewer|data [10] & (\data_viewer|data [11] & ((\data_viewer|data [9]) # (!\data_viewer|data [8])))) # (!\data_viewer|data [10] & (!\data_viewer|data [8] & (!\data_viewer|data [11] & \data_viewer|data [9])))

	.dataa(\data_viewer|data [10]),
	.datab(\data_viewer|data [8]),
	.datac(\data_viewer|data [11]),
	.datad(\data_viewer|data [9]),
	.cin(gnd),
	.combout(\data_viewer|decode3|WideOr4~0_combout ),
	.cout());
// synopsys translate_off
defparam \data_viewer|decode3|WideOr4~0 .lut_mask = 16'hA120;
defparam \data_viewer|decode3|WideOr4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y18_N9
dffeas \data_viewer|decode3|HEX0[2] (
	.clk(\KEY[3]~inputclkctrl_outclk ),
	.d(\data_viewer|decode3|WideOr4~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_viewer|decode3|HEX0 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \data_viewer|decode3|HEX0[2] .is_wysiwyg = "true";
defparam \data_viewer|decode3|HEX0[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y18_N6
cycloneive_lcell_comb \data_viewer|decode3|WideOr3~0 (
// Equation(s):
// \data_viewer|decode3|WideOr3~0_combout  = (\data_viewer|data [9] & ((\data_viewer|data [10] & (\data_viewer|data [8])) # (!\data_viewer|data [10] & (!\data_viewer|data [8] & \data_viewer|data [11])))) # (!\data_viewer|data [9] & (!\data_viewer|data [11] & 
// (\data_viewer|data [10] $ (\data_viewer|data [8]))))

	.dataa(\data_viewer|data [10]),
	.datab(\data_viewer|data [8]),
	.datac(\data_viewer|data [11]),
	.datad(\data_viewer|data [9]),
	.cin(gnd),
	.combout(\data_viewer|decode3|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \data_viewer|decode3|WideOr3~0 .lut_mask = 16'h9806;
defparam \data_viewer|decode3|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y18_N7
dffeas \data_viewer|decode3|HEX0[3] (
	.clk(\KEY[3]~inputclkctrl_outclk ),
	.d(\data_viewer|decode3|WideOr3~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_viewer|decode3|HEX0 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \data_viewer|decode3|HEX0[3] .is_wysiwyg = "true";
defparam \data_viewer|decode3|HEX0[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y18_N28
cycloneive_lcell_comb \data_viewer|decode3|WideOr2~0 (
// Equation(s):
// \data_viewer|decode3|WideOr2~0_combout  = (\data_viewer|data [9] & (((\data_viewer|data [8] & !\data_viewer|data [11])))) # (!\data_viewer|data [9] & ((\data_viewer|data [10] & ((!\data_viewer|data [11]))) # (!\data_viewer|data [10] & (\data_viewer|data 
// [8]))))

	.dataa(\data_viewer|data [10]),
	.datab(\data_viewer|data [8]),
	.datac(\data_viewer|data [11]),
	.datad(\data_viewer|data [9]),
	.cin(gnd),
	.combout(\data_viewer|decode3|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \data_viewer|decode3|WideOr2~0 .lut_mask = 16'h0C4E;
defparam \data_viewer|decode3|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y18_N29
dffeas \data_viewer|decode3|HEX0[4] (
	.clk(\KEY[3]~inputclkctrl_outclk ),
	.d(\data_viewer|decode3|WideOr2~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_viewer|decode3|HEX0 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \data_viewer|decode3|HEX0[4] .is_wysiwyg = "true";
defparam \data_viewer|decode3|HEX0[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y18_N14
cycloneive_lcell_comb \data_viewer|decode3|WideOr1~0 (
// Equation(s):
// \data_viewer|decode3|WideOr1~0_combout  = (\data_viewer|data [10] & (\data_viewer|data [8] & (\data_viewer|data [11] $ (\data_viewer|data [9])))) # (!\data_viewer|data [10] & (!\data_viewer|data [11] & ((\data_viewer|data [8]) # (\data_viewer|data [9]))))

	.dataa(\data_viewer|data [10]),
	.datab(\data_viewer|data [8]),
	.datac(\data_viewer|data [11]),
	.datad(\data_viewer|data [9]),
	.cin(gnd),
	.combout(\data_viewer|decode3|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \data_viewer|decode3|WideOr1~0 .lut_mask = 16'h0D84;
defparam \data_viewer|decode3|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y18_N15
dffeas \data_viewer|decode3|HEX0[5] (
	.clk(\KEY[3]~inputclkctrl_outclk ),
	.d(\data_viewer|decode3|WideOr1~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_viewer|decode3|HEX0 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \data_viewer|decode3|HEX0[5] .is_wysiwyg = "true";
defparam \data_viewer|decode3|HEX0[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y18_N20
cycloneive_lcell_comb \data_viewer|decode3|WideOr0~0 (
// Equation(s):
// \data_viewer|decode3|WideOr0~0_combout  = (\data_viewer|data [8] & (!\data_viewer|data [11] & (\data_viewer|data [10] $ (!\data_viewer|data [9])))) # (!\data_viewer|data [8] & (!\data_viewer|data [9] & (\data_viewer|data [10] $ (!\data_viewer|data 
// [11]))))

	.dataa(\data_viewer|data [10]),
	.datab(\data_viewer|data [8]),
	.datac(\data_viewer|data [11]),
	.datad(\data_viewer|data [9]),
	.cin(gnd),
	.combout(\data_viewer|decode3|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \data_viewer|decode3|WideOr0~0 .lut_mask = 16'h0825;
defparam \data_viewer|decode3|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y18_N21
dffeas \data_viewer|decode3|HEX0[6] (
	.clk(\KEY[3]~inputclkctrl_outclk ),
	.d(\data_viewer|decode3|WideOr0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_viewer|decode3|HEX0 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \data_viewer|decode3|HEX0[6] .is_wysiwyg = "true";
defparam \data_viewer|decode3|HEX0[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y19_N10
cycloneive_lcell_comb \Mux0~0 (
// Equation(s):
// \Mux0~0_combout  = (\SW[4]~input_o  & ((\SW[3]~input_o ) # ((\SW[2]~input_o ) # (!\SW[5]~input_o )))) # (!\SW[4]~input_o  & ((\SW[3]~input_o  & ((\SW[2]~input_o ) # (!\SW[5]~input_o ))) # (!\SW[3]~input_o  & (\SW[2]~input_o  $ (\SW[5]~input_o )))))

	.dataa(\SW[4]~input_o ),
	.datab(\SW[3]~input_o ),
	.datac(\SW[2]~input_o ),
	.datad(\SW[5]~input_o ),
	.cin(gnd),
	.combout(\Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux0~0 .lut_mask = 16'hE9FE;
defparam \Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y19_N28
cycloneive_lcell_comb \data_viewer|data[15]~218 (
// Equation(s):
// \data_viewer|data[15]~218_combout  = (\SW[0]~input_o  & ((\SW[1]~input_o  & ((!\Mux0~0_combout ))) # (!\SW[1]~input_o  & (!\Mux8~1_combout ))))

	.dataa(\SW[1]~input_o ),
	.datab(\SW[0]~input_o ),
	.datac(\Mux8~1_combout ),
	.datad(\Mux0~0_combout ),
	.cin(gnd),
	.combout(\data_viewer|data[15]~218_combout ),
	.cout());
// synopsys translate_off
defparam \data_viewer|data[15]~218 .lut_mask = 16'h048C;
defparam \data_viewer|data[15]~218 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y19_N14
cycloneive_lcell_comb \data_viewer|data[15]~219 (
// Equation(s):
// \data_viewer|data[15]~219_combout  = (!\SW[6]~input_o  & ((\data_viewer|data[15]~218_combout ) # ((\data_viewer|data[15]~116_combout  & !\SW[0]~input_o ))))

	.dataa(\SW[6]~input_o ),
	.datab(\data_viewer|data[15]~116_combout ),
	.datac(\SW[0]~input_o ),
	.datad(\data_viewer|data[15]~218_combout ),
	.cin(gnd),
	.combout(\data_viewer|data[15]~219_combout ),
	.cout());
// synopsys translate_off
defparam \data_viewer|data[15]~219 .lut_mask = 16'h5504;
defparam \data_viewer|data[15]~219 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y21_N30
cycloneive_lcell_comb \data_viewer|data[15]~212 (
// Equation(s):
// \data_viewer|data[15]~212_combout  = (\SW[1]~input_o  & (((\reg_file[14][15]~q ) # (\SW[0]~input_o )))) # (!\SW[1]~input_o  & (\reg_file[12][15]~q  & ((!\SW[0]~input_o ))))

	.dataa(\SW[1]~input_o ),
	.datab(\reg_file[12][15]~q ),
	.datac(\reg_file[14][15]~q ),
	.datad(\SW[0]~input_o ),
	.cin(gnd),
	.combout(\data_viewer|data[15]~212_combout ),
	.cout());
// synopsys translate_off
defparam \data_viewer|data[15]~212 .lut_mask = 16'hAAE4;
defparam \data_viewer|data[15]~212 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y20_N8
cycloneive_lcell_comb \data_viewer|data[15]~213 (
// Equation(s):
// \data_viewer|data[15]~213_combout  = (\SW[0]~input_o  & ((\data_viewer|data[15]~212_combout  & (\reg_file[15][15]~q )) # (!\data_viewer|data[15]~212_combout  & ((\reg_file[13][15]~q ))))) # (!\SW[0]~input_o  & (((\data_viewer|data[15]~212_combout ))))

	.dataa(\reg_file[15][15]~q ),
	.datab(\SW[0]~input_o ),
	.datac(\data_viewer|data[15]~212_combout ),
	.datad(\reg_file[13][15]~q ),
	.cin(gnd),
	.combout(\data_viewer|data[15]~213_combout ),
	.cout());
// synopsys translate_off
defparam \data_viewer|data[15]~213 .lut_mask = 16'hBCB0;
defparam \data_viewer|data[15]~213 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y22_N6
cycloneive_lcell_comb \data_viewer|data[15]~214 (
// Equation(s):
// \data_viewer|data[15]~214_combout  = (\SW[1]~input_o  & (\SW[0]~input_o )) # (!\SW[1]~input_o  & ((\SW[0]~input_o  & ((\reg_file[9][15]~q ))) # (!\SW[0]~input_o  & (\reg_file[8][15]~q ))))

	.dataa(\SW[1]~input_o ),
	.datab(\SW[0]~input_o ),
	.datac(\reg_file[8][15]~q ),
	.datad(\reg_file[9][15]~q ),
	.cin(gnd),
	.combout(\data_viewer|data[15]~214_combout ),
	.cout());
// synopsys translate_off
defparam \data_viewer|data[15]~214 .lut_mask = 16'hDC98;
defparam \data_viewer|data[15]~214 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y20_N2
cycloneive_lcell_comb \data_viewer|data[15]~215 (
// Equation(s):
// \data_viewer|data[15]~215_combout  = (\SW[1]~input_o  & ((\data_viewer|data[15]~214_combout  & (\reg_file[11][15]~q )) # (!\data_viewer|data[15]~214_combout  & ((\reg_file[10][15]~q ))))) # (!\SW[1]~input_o  & (((\data_viewer|data[15]~214_combout ))))

	.dataa(\reg_file[11][15]~q ),
	.datab(\SW[1]~input_o ),
	.datac(\reg_file[10][15]~q ),
	.datad(\data_viewer|data[15]~214_combout ),
	.cin(gnd),
	.combout(\data_viewer|data[15]~215_combout ),
	.cout());
// synopsys translate_off
defparam \data_viewer|data[15]~215 .lut_mask = 16'hBBC0;
defparam \data_viewer|data[15]~215 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y20_N4
cycloneive_lcell_comb \data_viewer|data[15]~216 (
// Equation(s):
// \data_viewer|data[15]~216_combout  = (\SW[2]~input_o  & (\data_viewer|data[15]~213_combout )) # (!\SW[2]~input_o  & ((\data_viewer|data[15]~215_combout )))

	.dataa(\SW[2]~input_o ),
	.datab(gnd),
	.datac(\data_viewer|data[15]~213_combout ),
	.datad(\data_viewer|data[15]~215_combout ),
	.cin(gnd),
	.combout(\data_viewer|data[15]~216_combout ),
	.cout());
// synopsys translate_off
defparam \data_viewer|data[15]~216 .lut_mask = 16'hF5A0;
defparam \data_viewer|data[15]~216 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y22_N20
cycloneive_lcell_comb \data_viewer|data[15]~207 (
// Equation(s):
// \data_viewer|data[15]~207_combout  = (\SW[1]~input_o  & ((\SW[0]~input_o ) # ((\reg_file[6][15]~q )))) # (!\SW[1]~input_o  & (!\SW[0]~input_o  & ((\reg_file[4][15]~q ))))

	.dataa(\SW[1]~input_o ),
	.datab(\SW[0]~input_o ),
	.datac(\reg_file[6][15]~q ),
	.datad(\reg_file[4][15]~q ),
	.cin(gnd),
	.combout(\data_viewer|data[15]~207_combout ),
	.cout());
// synopsys translate_off
defparam \data_viewer|data[15]~207 .lut_mask = 16'hB9A8;
defparam \data_viewer|data[15]~207 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y20_N16
cycloneive_lcell_comb \data_viewer|data[15]~208 (
// Equation(s):
// \data_viewer|data[15]~208_combout  = (\SW[0]~input_o  & ((\data_viewer|data[15]~207_combout  & ((\reg_file[7][15]~q ))) # (!\data_viewer|data[15]~207_combout  & (\reg_file[5][15]~q )))) # (!\SW[0]~input_o  & (((\data_viewer|data[15]~207_combout ))))

	.dataa(\reg_file[5][15]~q ),
	.datab(\SW[0]~input_o ),
	.datac(\reg_file[7][15]~q ),
	.datad(\data_viewer|data[15]~207_combout ),
	.cin(gnd),
	.combout(\data_viewer|data[15]~208_combout ),
	.cout());
// synopsys translate_off
defparam \data_viewer|data[15]~208 .lut_mask = 16'hF388;
defparam \data_viewer|data[15]~208 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y23_N8
cycloneive_lcell_comb \data_viewer|data[15]~209 (
// Equation(s):
// \data_viewer|data[15]~209_combout  = (\SW[1]~input_o  & (\SW[0]~input_o )) # (!\SW[1]~input_o  & ((\SW[0]~input_o  & ((\reg_file[1][15]~q ))) # (!\SW[0]~input_o  & (\reg_file[0][15]~q ))))

	.dataa(\SW[1]~input_o ),
	.datab(\SW[0]~input_o ),
	.datac(\reg_file[0][15]~q ),
	.datad(\reg_file[1][15]~q ),
	.cin(gnd),
	.combout(\data_viewer|data[15]~209_combout ),
	.cout());
// synopsys translate_off
defparam \data_viewer|data[15]~209 .lut_mask = 16'hDC98;
defparam \data_viewer|data[15]~209 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y20_N26
cycloneive_lcell_comb \data_viewer|data[15]~210 (
// Equation(s):
// \data_viewer|data[15]~210_combout  = (\SW[1]~input_o  & ((\data_viewer|data[15]~209_combout  & ((\reg_file[3][15]~q ))) # (!\data_viewer|data[15]~209_combout  & (\reg_file[2][15]~q )))) # (!\SW[1]~input_o  & (((\data_viewer|data[15]~209_combout ))))

	.dataa(\SW[1]~input_o ),
	.datab(\reg_file[2][15]~q ),
	.datac(\reg_file[3][15]~q ),
	.datad(\data_viewer|data[15]~209_combout ),
	.cin(gnd),
	.combout(\data_viewer|data[15]~210_combout ),
	.cout());
// synopsys translate_off
defparam \data_viewer|data[15]~210 .lut_mask = 16'hF588;
defparam \data_viewer|data[15]~210 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y20_N6
cycloneive_lcell_comb \data_viewer|data[15]~211 (
// Equation(s):
// \data_viewer|data[15]~211_combout  = (!\SW[3]~input_o  & ((\SW[2]~input_o  & (\data_viewer|data[15]~208_combout )) # (!\SW[2]~input_o  & ((\data_viewer|data[15]~210_combout )))))

	.dataa(\SW[2]~input_o ),
	.datab(\SW[3]~input_o ),
	.datac(\data_viewer|data[15]~208_combout ),
	.datad(\data_viewer|data[15]~210_combout ),
	.cin(gnd),
	.combout(\data_viewer|data[15]~211_combout ),
	.cout());
// synopsys translate_off
defparam \data_viewer|data[15]~211 .lut_mask = 16'h3120;
defparam \data_viewer|data[15]~211 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y20_N18
cycloneive_lcell_comb \data_viewer|data[15]~217 (
// Equation(s):
// \data_viewer|data[15]~217_combout  = (!\data_viewer|LEDG [0] & ((\data_viewer|data[15]~211_combout ) # ((\data_viewer|data[11]~127_combout  & \data_viewer|data[15]~216_combout ))))

	.dataa(\data_viewer|data[11]~127_combout ),
	.datab(\data_viewer|LEDG [0]),
	.datac(\data_viewer|data[15]~216_combout ),
	.datad(\data_viewer|data[15]~211_combout ),
	.cin(gnd),
	.combout(\data_viewer|data[15]~217_combout ),
	.cout());
// synopsys translate_off
defparam \data_viewer|data[15]~217 .lut_mask = 16'h3320;
defparam \data_viewer|data[15]~217 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y20_N16
cycloneive_lcell_comb \data_viewer|data[15]~220 (
// Equation(s):
// \data_viewer|data[15]~220_combout  = (\data_viewer|data[15]~217_combout ) # ((\data_viewer|data[13]~28_combout  & ((\data_viewer|data[15]~120_combout ) # (\data_viewer|data[15]~219_combout ))))

	.dataa(\data_viewer|data[15]~120_combout ),
	.datab(\data_viewer|data[13]~28_combout ),
	.datac(\data_viewer|data[15]~219_combout ),
	.datad(\data_viewer|data[15]~217_combout ),
	.cin(gnd),
	.combout(\data_viewer|data[15]~220_combout ),
	.cout());
// synopsys translate_off
defparam \data_viewer|data[15]~220 .lut_mask = 16'hFFC8;
defparam \data_viewer|data[15]~220 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y20_N26
cycloneive_lcell_comb \data_viewer|data[15] (
// Equation(s):
// \data_viewer|data [15] = (GLOBAL(\data_viewer|data[0]~30clkctrl_outclk ) & ((\data_viewer|data[15]~220_combout ))) # (!GLOBAL(\data_viewer|data[0]~30clkctrl_outclk ) & (\data_viewer|data [15]))

	.dataa(\data_viewer|data [15]),
	.datab(gnd),
	.datac(\data_viewer|data[0]~30clkctrl_outclk ),
	.datad(\data_viewer|data[15]~220_combout ),
	.cin(gnd),
	.combout(\data_viewer|data [15]),
	.cout());
// synopsys translate_off
defparam \data_viewer|data[15] .lut_mask = 16'hFA0A;
defparam \data_viewer|data[15] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y20_N4
cycloneive_lcell_comb \Mux3~0 (
// Equation(s):
// \Mux3~0_combout  = (\SW[0]~input_o  & (((\SW[1]~input_o )))) # (!\SW[0]~input_o  & ((\SW[1]~input_o  & (\Mux11~4_combout )) # (!\SW[1]~input_o  & ((\Mux11~0_combout )))))

	.dataa(\Mux11~4_combout ),
	.datab(\SW[0]~input_o ),
	.datac(\SW[1]~input_o ),
	.datad(\Mux11~0_combout ),
	.cin(gnd),
	.combout(\Mux3~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux3~0 .lut_mask = 16'hE3E0;
defparam \Mux3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y20_N18
cycloneive_lcell_comb \Mux3~1 (
// Equation(s):
// \Mux3~1_combout  = (\SW[2]~input_o  & ((\SW[4]~input_o  $ (!\SW[3]~input_o )) # (!\SW[5]~input_o ))) # (!\SW[2]~input_o  & (\SW[5]~input_o  $ (((\SW[4]~input_o ) # (\SW[3]~input_o )))))

	.dataa(\SW[4]~input_o ),
	.datab(\SW[2]~input_o ),
	.datac(\SW[3]~input_o ),
	.datad(\SW[5]~input_o ),
	.cin(gnd),
	.combout(\Mux3~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux3~1 .lut_mask = 16'h85FE;
defparam \Mux3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y20_N24
cycloneive_lcell_comb \Mux3~2 (
// Equation(s):
// \Mux3~2_combout  = (\Mux3~0_combout  & (((\Mux3~1_combout ) # (!\SW[0]~input_o )))) # (!\Mux3~0_combout  & (\Mux11~1_combout  & (\SW[0]~input_o )))

	.dataa(\Mux11~1_combout ),
	.datab(\Mux3~0_combout ),
	.datac(\SW[0]~input_o ),
	.datad(\Mux3~1_combout ),
	.cin(gnd),
	.combout(\Mux3~2_combout ),
	.cout());
// synopsys translate_off
defparam \Mux3~2 .lut_mask = 16'hEC2C;
defparam \Mux3~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y17_N28
cycloneive_lcell_comb \data_viewer|data[12]~171 (
// Equation(s):
// \data_viewer|data[12]~171_combout  = (\data_viewer|data[13]~28_combout  & ((\data_viewer|data[12]~147_combout ) # ((\Mux3~2_combout  & !\SW[6]~input_o ))))

	.dataa(\Mux3~2_combout ),
	.datab(\SW[6]~input_o ),
	.datac(\data_viewer|data[13]~28_combout ),
	.datad(\data_viewer|data[12]~147_combout ),
	.cin(gnd),
	.combout(\data_viewer|data[12]~171_combout ),
	.cout());
// synopsys translate_off
defparam \data_viewer|data[12]~171 .lut_mask = 16'hF020;
defparam \data_viewer|data[12]~171 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y20_N30
cycloneive_lcell_comb \data_viewer|data[12]~177 (
// Equation(s):
// \data_viewer|data[12]~177_combout  = (\SW[0]~input_o  & (\SW[1]~input_o )) # (!\SW[0]~input_o  & ((\SW[1]~input_o  & ((\reg_file[6][12]~q ))) # (!\SW[1]~input_o  & (\reg_file[4][12]~q ))))

	.dataa(\SW[0]~input_o ),
	.datab(\SW[1]~input_o ),
	.datac(\reg_file[4][12]~q ),
	.datad(\reg_file[6][12]~q ),
	.cin(gnd),
	.combout(\data_viewer|data[12]~177_combout ),
	.cout());
// synopsys translate_off
defparam \data_viewer|data[12]~177 .lut_mask = 16'hDC98;
defparam \data_viewer|data[12]~177 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y18_N26
cycloneive_lcell_comb \data_viewer|data[12]~178 (
// Equation(s):
// \data_viewer|data[12]~178_combout  = (\SW[0]~input_o  & ((\data_viewer|data[12]~177_combout  & ((\reg_file[7][12]~q ))) # (!\data_viewer|data[12]~177_combout  & (\reg_file[5][12]~q )))) # (!\SW[0]~input_o  & (((\data_viewer|data[12]~177_combout ))))

	.dataa(\SW[0]~input_o ),
	.datab(\reg_file[5][12]~q ),
	.datac(\reg_file[7][12]~q ),
	.datad(\data_viewer|data[12]~177_combout ),
	.cin(gnd),
	.combout(\data_viewer|data[12]~178_combout ),
	.cout());
// synopsys translate_off
defparam \data_viewer|data[12]~178 .lut_mask = 16'hF588;
defparam \data_viewer|data[12]~178 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y19_N12
cycloneive_lcell_comb \data_viewer|data[12]~179 (
// Equation(s):
// \data_viewer|data[12]~179_combout  = (\SW[1]~input_o  & (\SW[0]~input_o )) # (!\SW[1]~input_o  & ((\SW[0]~input_o  & ((\reg_file[1][12]~q ))) # (!\SW[0]~input_o  & (\reg_file[0][12]~q ))))

	.dataa(\SW[1]~input_o ),
	.datab(\SW[0]~input_o ),
	.datac(\reg_file[0][12]~q ),
	.datad(\reg_file[1][12]~q ),
	.cin(gnd),
	.combout(\data_viewer|data[12]~179_combout ),
	.cout());
// synopsys translate_off
defparam \data_viewer|data[12]~179 .lut_mask = 16'hDC98;
defparam \data_viewer|data[12]~179 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y18_N2
cycloneive_lcell_comb \data_viewer|data[12]~180 (
// Equation(s):
// \data_viewer|data[12]~180_combout  = (\SW[1]~input_o  & ((\data_viewer|data[12]~179_combout  & (\reg_file[3][12]~q )) # (!\data_viewer|data[12]~179_combout  & ((\reg_file[2][12]~q ))))) # (!\SW[1]~input_o  & (((\data_viewer|data[12]~179_combout ))))

	.dataa(\SW[1]~input_o ),
	.datab(\reg_file[3][12]~q ),
	.datac(\reg_file[2][12]~q ),
	.datad(\data_viewer|data[12]~179_combout ),
	.cin(gnd),
	.combout(\data_viewer|data[12]~180_combout ),
	.cout());
// synopsys translate_off
defparam \data_viewer|data[12]~180 .lut_mask = 16'hDDA0;
defparam \data_viewer|data[12]~180 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y18_N0
cycloneive_lcell_comb \data_viewer|data[12]~181 (
// Equation(s):
// \data_viewer|data[12]~181_combout  = (!\SW[3]~input_o  & ((\SW[2]~input_o  & (\data_viewer|data[12]~178_combout )) # (!\SW[2]~input_o  & ((\data_viewer|data[12]~180_combout )))))

	.dataa(\SW[2]~input_o ),
	.datab(\SW[3]~input_o ),
	.datac(\data_viewer|data[12]~178_combout ),
	.datad(\data_viewer|data[12]~180_combout ),
	.cin(gnd),
	.combout(\data_viewer|data[12]~181_combout ),
	.cout());
// synopsys translate_off
defparam \data_viewer|data[12]~181 .lut_mask = 16'h3120;
defparam \data_viewer|data[12]~181 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y22_N2
cycloneive_lcell_comb \data_viewer|data[12]~174 (
// Equation(s):
// \data_viewer|data[12]~174_combout  = (\SW[1]~input_o  & (\SW[0]~input_o )) # (!\SW[1]~input_o  & ((\SW[0]~input_o  & ((\reg_file[9][12]~q ))) # (!\SW[0]~input_o  & (\reg_file[8][12]~q ))))

	.dataa(\SW[1]~input_o ),
	.datab(\SW[0]~input_o ),
	.datac(\reg_file[8][12]~q ),
	.datad(\reg_file[9][12]~q ),
	.cin(gnd),
	.combout(\data_viewer|data[12]~174_combout ),
	.cout());
// synopsys translate_off
defparam \data_viewer|data[12]~174 .lut_mask = 16'hDC98;
defparam \data_viewer|data[12]~174 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y18_N22
cycloneive_lcell_comb \data_viewer|data[12]~175 (
// Equation(s):
// \data_viewer|data[12]~175_combout  = (\SW[1]~input_o  & ((\data_viewer|data[12]~174_combout  & ((\reg_file[11][12]~q ))) # (!\data_viewer|data[12]~174_combout  & (\reg_file[10][12]~q )))) # (!\SW[1]~input_o  & (((\data_viewer|data[12]~174_combout ))))

	.dataa(\reg_file[10][12]~q ),
	.datab(\SW[1]~input_o ),
	.datac(\reg_file[11][12]~q ),
	.datad(\data_viewer|data[12]~174_combout ),
	.cin(gnd),
	.combout(\data_viewer|data[12]~175_combout ),
	.cout());
// synopsys translate_off
defparam \data_viewer|data[12]~175 .lut_mask = 16'hF388;
defparam \data_viewer|data[12]~175 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y21_N26
cycloneive_lcell_comb \data_viewer|data[12]~172 (
// Equation(s):
// \data_viewer|data[12]~172_combout  = (\SW[1]~input_o  & ((\SW[0]~input_o ) # ((\reg_file[14][12]~q )))) # (!\SW[1]~input_o  & (!\SW[0]~input_o  & (\reg_file[12][12]~q )))

	.dataa(\SW[1]~input_o ),
	.datab(\SW[0]~input_o ),
	.datac(\reg_file[12][12]~q ),
	.datad(\reg_file[14][12]~q ),
	.cin(gnd),
	.combout(\data_viewer|data[12]~172_combout ),
	.cout());
// synopsys translate_off
defparam \data_viewer|data[12]~172 .lut_mask = 16'hBA98;
defparam \data_viewer|data[12]~172 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y21_N14
cycloneive_lcell_comb \data_viewer|data[12]~173 (
// Equation(s):
// \data_viewer|data[12]~173_combout  = (\SW[0]~input_o  & ((\data_viewer|data[12]~172_combout  & (\reg_file[15][12]~q )) # (!\data_viewer|data[12]~172_combout  & ((\reg_file[13][12]~q ))))) # (!\SW[0]~input_o  & (((\data_viewer|data[12]~172_combout ))))

	.dataa(\SW[0]~input_o ),
	.datab(\reg_file[15][12]~q ),
	.datac(\reg_file[13][12]~q ),
	.datad(\data_viewer|data[12]~172_combout ),
	.cin(gnd),
	.combout(\data_viewer|data[12]~173_combout ),
	.cout());
// synopsys translate_off
defparam \data_viewer|data[12]~173 .lut_mask = 16'hDDA0;
defparam \data_viewer|data[12]~173 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y18_N24
cycloneive_lcell_comb \data_viewer|data[12]~176 (
// Equation(s):
// \data_viewer|data[12]~176_combout  = (\data_viewer|data[11]~127_combout  & ((\SW[2]~input_o  & ((\data_viewer|data[12]~173_combout ))) # (!\SW[2]~input_o  & (\data_viewer|data[12]~175_combout ))))

	.dataa(\SW[2]~input_o ),
	.datab(\data_viewer|data[11]~127_combout ),
	.datac(\data_viewer|data[12]~175_combout ),
	.datad(\data_viewer|data[12]~173_combout ),
	.cin(gnd),
	.combout(\data_viewer|data[12]~176_combout ),
	.cout());
// synopsys translate_off
defparam \data_viewer|data[12]~176 .lut_mask = 16'hC840;
defparam \data_viewer|data[12]~176 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y20_N12
cycloneive_lcell_comb \data_viewer|data[12]~182 (
// Equation(s):
// \data_viewer|data[12]~182_combout  = (\data_viewer|data[12]~171_combout ) # ((!\data_viewer|LEDG [0] & ((\data_viewer|data[12]~181_combout ) # (\data_viewer|data[12]~176_combout ))))

	.dataa(\data_viewer|LEDG [0]),
	.datab(\data_viewer|data[12]~171_combout ),
	.datac(\data_viewer|data[12]~181_combout ),
	.datad(\data_viewer|data[12]~176_combout ),
	.cin(gnd),
	.combout(\data_viewer|data[12]~182_combout ),
	.cout());
// synopsys translate_off
defparam \data_viewer|data[12]~182 .lut_mask = 16'hDDDC;
defparam \data_viewer|data[12]~182 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y20_N4
cycloneive_lcell_comb \data_viewer|data[12] (
// Equation(s):
// \data_viewer|data [12] = (GLOBAL(\data_viewer|data[0]~30clkctrl_outclk ) & ((\data_viewer|data[12]~182_combout ))) # (!GLOBAL(\data_viewer|data[0]~30clkctrl_outclk ) & (\data_viewer|data [12]))

	.dataa(gnd),
	.datab(\data_viewer|data [12]),
	.datac(\data_viewer|data[0]~30clkctrl_outclk ),
	.datad(\data_viewer|data[12]~182_combout ),
	.cin(gnd),
	.combout(\data_viewer|data [12]),
	.cout());
// synopsys translate_off
defparam \data_viewer|data[12] .lut_mask = 16'hFC0C;
defparam \data_viewer|data[12] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y18_N12
cycloneive_lcell_comb \Mux1~2 (
// Equation(s):
// \Mux1~2_combout  = (\SW[2]~input_o  & (((\SW[1]~input_o )))) # (!\SW[2]~input_o  & ((\SW[1]~input_o  & ((\SW[3]~input_o ) # (!\SW[5]~input_o ))) # (!\SW[1]~input_o  & ((\SW[5]~input_o )))))

	.dataa(\SW[2]~input_o ),
	.datab(\SW[3]~input_o ),
	.datac(\SW[1]~input_o ),
	.datad(\SW[5]~input_o ),
	.cin(gnd),
	.combout(\Mux1~2_combout ),
	.cout());
// synopsys translate_off
defparam \Mux1~2 .lut_mask = 16'hE5F0;
defparam \Mux1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y18_N28
cycloneive_lcell_comb \Mux1~0 (
// Equation(s):
// \Mux1~0_combout  = (\SW[2]~input_o  & (\SW[3]~input_o  & (!\SW[1]~input_o  & !\SW[5]~input_o ))) # (!\SW[2]~input_o  & (\SW[1]~input_o  $ (((!\SW[3]~input_o  & \SW[5]~input_o )))))

	.dataa(\SW[2]~input_o ),
	.datab(\SW[3]~input_o ),
	.datac(\SW[1]~input_o ),
	.datad(\SW[5]~input_o ),
	.cin(gnd),
	.combout(\Mux1~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux1~0 .lut_mask = 16'h4158;
defparam \Mux1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y18_N26
cycloneive_lcell_comb \Mux1~1 (
// Equation(s):
// \Mux1~1_combout  = (\SW[0]~input_o  & ((\SW[4]~input_o ) # ((\Mux1~0_combout )))) # (!\SW[0]~input_o  & (!\SW[4]~input_o  & (\Mux9~1_combout )))

	.dataa(\SW[0]~input_o ),
	.datab(\SW[4]~input_o ),
	.datac(\Mux9~1_combout ),
	.datad(\Mux1~0_combout ),
	.cin(gnd),
	.combout(\Mux1~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux1~1 .lut_mask = 16'hBA98;
defparam \Mux1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y18_N30
cycloneive_lcell_comb \Mux1~3 (
// Equation(s):
// \Mux1~3_combout  = (\SW[4]~input_o  & ((\Mux1~1_combout  & (!\Mux1~2_combout )) # (!\Mux1~1_combout  & ((!\Mux9~4_combout ))))) # (!\SW[4]~input_o  & (((\Mux1~1_combout ))))

	.dataa(\Mux1~2_combout ),
	.datab(\SW[4]~input_o ),
	.datac(\Mux1~1_combout ),
	.datad(\Mux9~4_combout ),
	.cin(gnd),
	.combout(\Mux1~3_combout ),
	.cout());
// synopsys translate_off
defparam \Mux1~3 .lut_mask = 16'h707C;
defparam \Mux1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y20_N4
cycloneive_lcell_comb \data_viewer|data[14]~206 (
// Equation(s):
// \data_viewer|data[14]~206_combout  = (\data_viewer|data[0]~26_combout  & (((\Mux1~3_combout  & !\SW[6]~input_o )) # (!\SW[0]~input_o ))) # (!\data_viewer|data[0]~26_combout  & (((\Mux1~3_combout  & !\SW[6]~input_o ))))

	.dataa(\data_viewer|data[0]~26_combout ),
	.datab(\SW[0]~input_o ),
	.datac(\Mux1~3_combout ),
	.datad(\SW[6]~input_o ),
	.cin(gnd),
	.combout(\data_viewer|data[14]~206_combout ),
	.cout());
// synopsys translate_off
defparam \data_viewer|data[14]~206 .lut_mask = 16'h22F2;
defparam \data_viewer|data[14]~206 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y20_N20
cycloneive_lcell_comb \data_viewer|data[14]~202 (
// Equation(s):
// \data_viewer|data[14]~202_combout  = (\SW[3]~input_o  & ((\SW[0]~input_o ) # ((\reg_file[14][14]~q )))) # (!\SW[3]~input_o  & (!\SW[0]~input_o  & (\reg_file[6][14]~q )))

	.dataa(\SW[3]~input_o ),
	.datab(\SW[0]~input_o ),
	.datac(\reg_file[6][14]~q ),
	.datad(\reg_file[14][14]~q ),
	.cin(gnd),
	.combout(\data_viewer|data[14]~202_combout ),
	.cout());
// synopsys translate_off
defparam \data_viewer|data[14]~202 .lut_mask = 16'hBA98;
defparam \data_viewer|data[14]~202 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y20_N22
cycloneive_lcell_comb \data_viewer|data[14]~203 (
// Equation(s):
// \data_viewer|data[14]~203_combout  = (\SW[0]~input_o  & ((\data_viewer|data[14]~202_combout  & (\reg_file[15][14]~q )) # (!\data_viewer|data[14]~202_combout  & ((\reg_file[7][14]~q ))))) # (!\SW[0]~input_o  & (((\data_viewer|data[14]~202_combout ))))

	.dataa(\SW[0]~input_o ),
	.datab(\reg_file[15][14]~q ),
	.datac(\reg_file[7][14]~q ),
	.datad(\data_viewer|data[14]~202_combout ),
	.cin(gnd),
	.combout(\data_viewer|data[14]~203_combout ),
	.cout());
// synopsys translate_off
defparam \data_viewer|data[14]~203 .lut_mask = 16'hDDA0;
defparam \data_viewer|data[14]~203 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y20_N24
cycloneive_lcell_comb \data_viewer|data[14]~199 (
// Equation(s):
// \data_viewer|data[14]~199_combout  = (\SW[3]~input_o  & (\SW[0]~input_o )) # (!\SW[3]~input_o  & ((\SW[0]~input_o  & (\reg_file[1][14]~q )) # (!\SW[0]~input_o  & ((\reg_file[0][14]~q )))))

	.dataa(\SW[3]~input_o ),
	.datab(\SW[0]~input_o ),
	.datac(\reg_file[1][14]~q ),
	.datad(\reg_file[0][14]~q ),
	.cin(gnd),
	.combout(\data_viewer|data[14]~199_combout ),
	.cout());
// synopsys translate_off
defparam \data_viewer|data[14]~199 .lut_mask = 16'hD9C8;
defparam \data_viewer|data[14]~199 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y20_N26
cycloneive_lcell_comb \data_viewer|data[14]~200 (
// Equation(s):
// \data_viewer|data[14]~200_combout  = (\SW[3]~input_o  & ((\data_viewer|data[14]~199_combout  & ((\reg_file[9][14]~q ))) # (!\data_viewer|data[14]~199_combout  & (\reg_file[8][14]~q )))) # (!\SW[3]~input_o  & (((\data_viewer|data[14]~199_combout ))))

	.dataa(\reg_file[8][14]~q ),
	.datab(\SW[3]~input_o ),
	.datac(\data_viewer|data[14]~199_combout ),
	.datad(\reg_file[9][14]~q ),
	.cin(gnd),
	.combout(\data_viewer|data[14]~200_combout ),
	.cout());
// synopsys translate_off
defparam \data_viewer|data[14]~200 .lut_mask = 16'hF838;
defparam \data_viewer|data[14]~200 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y20_N22
cycloneive_lcell_comb \data_viewer|data[14]~197 (
// Equation(s):
// \data_viewer|data[14]~197_combout  = (\SW[3]~input_o  & (((\SW[0]~input_o )))) # (!\SW[3]~input_o  & ((\SW[0]~input_o  & ((\reg_file[3][14]~q ))) # (!\SW[0]~input_o  & (\reg_file[2][14]~q ))))

	.dataa(\SW[3]~input_o ),
	.datab(\reg_file[2][14]~q ),
	.datac(\SW[0]~input_o ),
	.datad(\reg_file[3][14]~q ),
	.cin(gnd),
	.combout(\data_viewer|data[14]~197_combout ),
	.cout());
// synopsys translate_off
defparam \data_viewer|data[14]~197 .lut_mask = 16'hF4A4;
defparam \data_viewer|data[14]~197 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y20_N2
cycloneive_lcell_comb \data_viewer|data[14]~198 (
// Equation(s):
// \data_viewer|data[14]~198_combout  = (\SW[3]~input_o  & ((\data_viewer|data[14]~197_combout  & (\reg_file[11][14]~q )) # (!\data_viewer|data[14]~197_combout  & ((\reg_file[10][14]~q ))))) # (!\SW[3]~input_o  & (((\data_viewer|data[14]~197_combout ))))

	.dataa(\SW[3]~input_o ),
	.datab(\reg_file[11][14]~q ),
	.datac(\reg_file[10][14]~q ),
	.datad(\data_viewer|data[14]~197_combout ),
	.cin(gnd),
	.combout(\data_viewer|data[14]~198_combout ),
	.cout());
// synopsys translate_off
defparam \data_viewer|data[14]~198 .lut_mask = 16'hDDA0;
defparam \data_viewer|data[14]~198 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y20_N8
cycloneive_lcell_comb \data_viewer|data[14]~201 (
// Equation(s):
// \data_viewer|data[14]~201_combout  = (\SW[1]~input_o  & ((\SW[2]~input_o ) # ((\data_viewer|data[14]~198_combout )))) # (!\SW[1]~input_o  & (!\SW[2]~input_o  & (\data_viewer|data[14]~200_combout )))

	.dataa(\SW[1]~input_o ),
	.datab(\SW[2]~input_o ),
	.datac(\data_viewer|data[14]~200_combout ),
	.datad(\data_viewer|data[14]~198_combout ),
	.cin(gnd),
	.combout(\data_viewer|data[14]~201_combout ),
	.cout());
// synopsys translate_off
defparam \data_viewer|data[14]~201 .lut_mask = 16'hBA98;
defparam \data_viewer|data[14]~201 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y20_N6
cycloneive_lcell_comb \data_viewer|data[14]~195 (
// Equation(s):
// \data_viewer|data[14]~195_combout  = (\SW[3]~input_o  & ((\SW[0]~input_o ) # ((\reg_file[12][14]~q )))) # (!\SW[3]~input_o  & (!\SW[0]~input_o  & (\reg_file[4][14]~q )))

	.dataa(\SW[3]~input_o ),
	.datab(\SW[0]~input_o ),
	.datac(\reg_file[4][14]~q ),
	.datad(\reg_file[12][14]~q ),
	.cin(gnd),
	.combout(\data_viewer|data[14]~195_combout ),
	.cout());
// synopsys translate_off
defparam \data_viewer|data[14]~195 .lut_mask = 16'hBA98;
defparam \data_viewer|data[14]~195 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y20_N14
cycloneive_lcell_comb \data_viewer|data[14]~196 (
// Equation(s):
// \data_viewer|data[14]~196_combout  = (\SW[0]~input_o  & ((\data_viewer|data[14]~195_combout  & (\reg_file[13][14]~q )) # (!\data_viewer|data[14]~195_combout  & ((\reg_file[5][14]~q ))))) # (!\SW[0]~input_o  & (((\data_viewer|data[14]~195_combout ))))

	.dataa(\SW[0]~input_o ),
	.datab(\reg_file[13][14]~q ),
	.datac(\reg_file[5][14]~q ),
	.datad(\data_viewer|data[14]~195_combout ),
	.cin(gnd),
	.combout(\data_viewer|data[14]~196_combout ),
	.cout());
// synopsys translate_off
defparam \data_viewer|data[14]~196 .lut_mask = 16'hDDA0;
defparam \data_viewer|data[14]~196 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y20_N28
cycloneive_lcell_comb \data_viewer|data[14]~204 (
// Equation(s):
// \data_viewer|data[14]~204_combout  = (\SW[2]~input_o  & ((\data_viewer|data[14]~201_combout  & (\data_viewer|data[14]~203_combout )) # (!\data_viewer|data[14]~201_combout  & ((\data_viewer|data[14]~196_combout ))))) # (!\SW[2]~input_o  & 
// (((\data_viewer|data[14]~201_combout ))))

	.dataa(\data_viewer|data[14]~203_combout ),
	.datab(\SW[2]~input_o ),
	.datac(\data_viewer|data[14]~201_combout ),
	.datad(\data_viewer|data[14]~196_combout ),
	.cin(gnd),
	.combout(\data_viewer|data[14]~204_combout ),
	.cout());
// synopsys translate_off
defparam \data_viewer|data[14]~204 .lut_mask = 16'hBCB0;
defparam \data_viewer|data[14]~204 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y20_N18
cycloneive_lcell_comb \data_viewer|data[14]~205 (
// Equation(s):
// \data_viewer|data[14]~205_combout  = (!\data_viewer|LEDG [0] & ((\data_viewer|Equal2~0_combout  & (!\ctrl_unit|psw [5])) # (!\data_viewer|Equal2~0_combout  & ((\data_viewer|data[14]~204_combout )))))

	.dataa(\data_viewer|Equal2~0_combout ),
	.datab(\data_viewer|LEDG [0]),
	.datac(\ctrl_unit|psw [5]),
	.datad(\data_viewer|data[14]~204_combout ),
	.cin(gnd),
	.combout(\data_viewer|data[14]~205_combout ),
	.cout());
// synopsys translate_off
defparam \data_viewer|data[14]~205 .lut_mask = 16'h1302;
defparam \data_viewer|data[14]~205 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y20_N6
cycloneive_lcell_comb \data_viewer|data[14]~227 (
// Equation(s):
// \data_viewer|data[14]~227_combout  = (\data_viewer|data[14]~205_combout ) # ((!\SW[7]~input_o  & (\data_viewer|LEDG [0] & \data_viewer|data[14]~206_combout )))

	.dataa(\SW[7]~input_o ),
	.datab(\data_viewer|LEDG [0]),
	.datac(\data_viewer|data[14]~206_combout ),
	.datad(\data_viewer|data[14]~205_combout ),
	.cin(gnd),
	.combout(\data_viewer|data[14]~227_combout ),
	.cout());
// synopsys translate_off
defparam \data_viewer|data[14]~227 .lut_mask = 16'hFF40;
defparam \data_viewer|data[14]~227 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y20_N20
cycloneive_lcell_comb \data_viewer|data[14] (
// Equation(s):
// \data_viewer|data [14] = (GLOBAL(\data_viewer|data[0]~30clkctrl_outclk ) & ((\data_viewer|data[14]~227_combout ))) # (!GLOBAL(\data_viewer|data[0]~30clkctrl_outclk ) & (\data_viewer|data [14]))

	.dataa(\data_viewer|data [14]),
	.datab(gnd),
	.datac(\data_viewer|data[0]~30clkctrl_outclk ),
	.datad(\data_viewer|data[14]~227_combout ),
	.cin(gnd),
	.combout(\data_viewer|data [14]),
	.cout());
// synopsys translate_off
defparam \data_viewer|data[14] .lut_mask = 16'hFA0A;
defparam \data_viewer|data[14] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y20_N22
cycloneive_lcell_comb \Mux2~0 (
// Equation(s):
// \Mux2~0_combout  = (\SW[1]~input_o  & ((\SW[4]~input_o  & ((\SW[2]~input_o ))) # (!\SW[4]~input_o  & (!\SW[0]~input_o )))) # (!\SW[1]~input_o  & (\SW[0]~input_o  $ (((\SW[2]~input_o  & !\SW[4]~input_o )))))

	.dataa(\SW[1]~input_o ),
	.datab(\SW[0]~input_o ),
	.datac(\SW[2]~input_o ),
	.datad(\SW[4]~input_o ),
	.cin(gnd),
	.combout(\Mux2~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux2~0 .lut_mask = 16'hE436;
defparam \Mux2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y20_N20
cycloneive_lcell_comb \Mux2~1 (
// Equation(s):
// \Mux2~1_combout  = (\SW[1]~input_o  & (\SW[0]~input_o  $ (((\SW[2]~input_o  & !\SW[4]~input_o ))))) # (!\SW[1]~input_o  & (\SW[0]~input_o  & (\SW[2]~input_o  & !\SW[4]~input_o )))

	.dataa(\SW[1]~input_o ),
	.datab(\SW[0]~input_o ),
	.datac(\SW[2]~input_o ),
	.datad(\SW[4]~input_o ),
	.cin(gnd),
	.combout(\Mux2~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux2~1 .lut_mask = 16'h8868;
defparam \Mux2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y20_N16
cycloneive_lcell_comb \Mux2~3 (
// Equation(s):
// \Mux2~3_combout  = (\SW[4]~input_o  & ((\SW[5]~input_o  & (\Mux2~0_combout )) # (!\SW[5]~input_o  & ((\Mux2~1_combout ))))) # (!\SW[4]~input_o  & ((\SW[5]~input_o  & (!\Mux2~0_combout  & \Mux2~1_combout )) # (!\SW[5]~input_o  & (\Mux2~0_combout ))))

	.dataa(\SW[4]~input_o ),
	.datab(\SW[5]~input_o ),
	.datac(\Mux2~0_combout ),
	.datad(\Mux2~1_combout ),
	.cin(gnd),
	.combout(\Mux2~3_combout ),
	.cout());
// synopsys translate_off
defparam \Mux2~3 .lut_mask = 16'hB690;
defparam \Mux2~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y20_N10
cycloneive_lcell_comb \Mux2~2 (
// Equation(s):
// \Mux2~2_combout  = (\SW[5]~input_o  & (((\Mux2~0_combout ) # (\Mux2~1_combout )) # (!\SW[4]~input_o ))) # (!\SW[5]~input_o  & (\SW[4]~input_o  $ (((\Mux2~1_combout )))))

	.dataa(\SW[4]~input_o ),
	.datab(\SW[5]~input_o ),
	.datac(\Mux2~0_combout ),
	.datad(\Mux2~1_combout ),
	.cin(gnd),
	.combout(\Mux2~2_combout ),
	.cout());
// synopsys translate_off
defparam \Mux2~2 .lut_mask = 16'hDDE6;
defparam \Mux2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y20_N26
cycloneive_lcell_comb \Mux2~4 (
// Equation(s):
// \Mux2~4_combout  = (\SW[3]~input_o  & ((!\Mux2~2_combout ))) # (!\SW[3]~input_o  & (\Mux2~3_combout ))

	.dataa(\SW[3]~input_o ),
	.datab(gnd),
	.datac(\Mux2~3_combout ),
	.datad(\Mux2~2_combout ),
	.cin(gnd),
	.combout(\Mux2~4_combout ),
	.cout());
// synopsys translate_off
defparam \Mux2~4 .lut_mask = 16'h50FA;
defparam \Mux2~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y19_N6
cycloneive_lcell_comb \data_viewer|data[13]~187 (
// Equation(s):
// \data_viewer|data[13]~187_combout  = (\SW[2]~input_o  & (\SW[1]~input_o )) # (!\SW[2]~input_o  & ((\SW[1]~input_o  & ((\reg_file[2][13]~q ))) # (!\SW[1]~input_o  & (\reg_file[0][13]~q ))))

	.dataa(\SW[2]~input_o ),
	.datab(\SW[1]~input_o ),
	.datac(\reg_file[0][13]~q ),
	.datad(\reg_file[2][13]~q ),
	.cin(gnd),
	.combout(\data_viewer|data[13]~187_combout ),
	.cout());
// synopsys translate_off
defparam \data_viewer|data[13]~187 .lut_mask = 16'hDC98;
defparam \data_viewer|data[13]~187 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y19_N8
cycloneive_lcell_comb \data_viewer|data[13]~188 (
// Equation(s):
// \data_viewer|data[13]~188_combout  = (\SW[2]~input_o  & ((\data_viewer|data[13]~187_combout  & (\reg_file[6][13]~q )) # (!\data_viewer|data[13]~187_combout  & ((\reg_file[4][13]~q ))))) # (!\SW[2]~input_o  & (((\data_viewer|data[13]~187_combout ))))

	.dataa(\reg_file[6][13]~q ),
	.datab(\SW[2]~input_o ),
	.datac(\data_viewer|data[13]~187_combout ),
	.datad(\reg_file[4][13]~q ),
	.cin(gnd),
	.combout(\data_viewer|data[13]~188_combout ),
	.cout());
// synopsys translate_off
defparam \data_viewer|data[13]~188 .lut_mask = 16'hBCB0;
defparam \data_viewer|data[13]~188 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y19_N18
cycloneive_lcell_comb \data_viewer|data[13]~185 (
// Equation(s):
// \data_viewer|data[13]~185_combout  = (\SW[2]~input_o  & (\SW[1]~input_o )) # (!\SW[2]~input_o  & ((\SW[1]~input_o  & (\reg_file[10][13]~q )) # (!\SW[1]~input_o  & ((\reg_file[8][13]~q )))))

	.dataa(\SW[2]~input_o ),
	.datab(\SW[1]~input_o ),
	.datac(\reg_file[10][13]~q ),
	.datad(\reg_file[8][13]~q ),
	.cin(gnd),
	.combout(\data_viewer|data[13]~185_combout ),
	.cout());
// synopsys translate_off
defparam \data_viewer|data[13]~185 .lut_mask = 16'hD9C8;
defparam \data_viewer|data[13]~185 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y19_N6
cycloneive_lcell_comb \data_viewer|data[13]~186 (
// Equation(s):
// \data_viewer|data[13]~186_combout  = (\SW[2]~input_o  & ((\data_viewer|data[13]~185_combout  & (\reg_file[14][13]~q )) # (!\data_viewer|data[13]~185_combout  & ((\reg_file[12][13]~q ))))) # (!\SW[2]~input_o  & (((\data_viewer|data[13]~185_combout ))))

	.dataa(\SW[2]~input_o ),
	.datab(\reg_file[14][13]~q ),
	.datac(\reg_file[12][13]~q ),
	.datad(\data_viewer|data[13]~185_combout ),
	.cin(gnd),
	.combout(\data_viewer|data[13]~186_combout ),
	.cout());
// synopsys translate_off
defparam \data_viewer|data[13]~186 .lut_mask = 16'hDDA0;
defparam \data_viewer|data[13]~186 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y19_N22
cycloneive_lcell_comb \data_viewer|data[13]~189 (
// Equation(s):
// \data_viewer|data[13]~189_combout  = (\SW[0]~input_o  & (\SW[3]~input_o )) # (!\SW[0]~input_o  & ((\SW[3]~input_o  & ((\data_viewer|data[13]~186_combout ))) # (!\SW[3]~input_o  & (\data_viewer|data[13]~188_combout ))))

	.dataa(\SW[0]~input_o ),
	.datab(\SW[3]~input_o ),
	.datac(\data_viewer|data[13]~188_combout ),
	.datad(\data_viewer|data[13]~186_combout ),
	.cin(gnd),
	.combout(\data_viewer|data[13]~189_combout ),
	.cout());
// synopsys translate_off
defparam \data_viewer|data[13]~189 .lut_mask = 16'hDC98;
defparam \data_viewer|data[13]~189 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y20_N20
cycloneive_lcell_comb \data_viewer|data[13]~183 (
// Equation(s):
// \data_viewer|data[13]~183_combout  = (\SW[2]~input_o  & (((\SW[1]~input_o )))) # (!\SW[2]~input_o  & ((\SW[1]~input_o  & (\reg_file[3][13]~q )) # (!\SW[1]~input_o  & ((\reg_file[1][13]~q )))))

	.dataa(\reg_file[3][13]~q ),
	.datab(\SW[2]~input_o ),
	.datac(\reg_file[1][13]~q ),
	.datad(\SW[1]~input_o ),
	.cin(gnd),
	.combout(\data_viewer|data[13]~183_combout ),
	.cout());
// synopsys translate_off
defparam \data_viewer|data[13]~183 .lut_mask = 16'hEE30;
defparam \data_viewer|data[13]~183 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y20_N18
cycloneive_lcell_comb \data_viewer|data[13]~184 (
// Equation(s):
// \data_viewer|data[13]~184_combout  = (\SW[2]~input_o  & ((\data_viewer|data[13]~183_combout  & (\reg_file[7][13]~q )) # (!\data_viewer|data[13]~183_combout  & ((\reg_file[5][13]~q ))))) # (!\SW[2]~input_o  & (((\data_viewer|data[13]~183_combout ))))

	.dataa(\reg_file[7][13]~q ),
	.datab(\SW[2]~input_o ),
	.datac(\reg_file[5][13]~q ),
	.datad(\data_viewer|data[13]~183_combout ),
	.cin(gnd),
	.combout(\data_viewer|data[13]~184_combout ),
	.cout());
// synopsys translate_off
defparam \data_viewer|data[13]~184 .lut_mask = 16'hBBC0;
defparam \data_viewer|data[13]~184 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y19_N4
cycloneive_lcell_comb \data_viewer|data[13]~190 (
// Equation(s):
// \data_viewer|data[13]~190_combout  = (\SW[1]~input_o  & ((\SW[2]~input_o ) # ((\reg_file[11][13]~q )))) # (!\SW[1]~input_o  & (!\SW[2]~input_o  & (\reg_file[9][13]~q )))

	.dataa(\SW[1]~input_o ),
	.datab(\SW[2]~input_o ),
	.datac(\reg_file[9][13]~q ),
	.datad(\reg_file[11][13]~q ),
	.cin(gnd),
	.combout(\data_viewer|data[13]~190_combout ),
	.cout());
// synopsys translate_off
defparam \data_viewer|data[13]~190 .lut_mask = 16'hBA98;
defparam \data_viewer|data[13]~190 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y21_N30
cycloneive_lcell_comb \data_viewer|data[13]~191 (
// Equation(s):
// \data_viewer|data[13]~191_combout  = (\SW[2]~input_o  & ((\data_viewer|data[13]~190_combout  & ((\reg_file[15][13]~q ))) # (!\data_viewer|data[13]~190_combout  & (\reg_file[13][13]~q )))) # (!\SW[2]~input_o  & (((\data_viewer|data[13]~190_combout ))))

	.dataa(\SW[2]~input_o ),
	.datab(\reg_file[13][13]~q ),
	.datac(\reg_file[15][13]~q ),
	.datad(\data_viewer|data[13]~190_combout ),
	.cin(gnd),
	.combout(\data_viewer|data[13]~191_combout ),
	.cout());
// synopsys translate_off
defparam \data_viewer|data[13]~191 .lut_mask = 16'hF588;
defparam \data_viewer|data[13]~191 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y19_N16
cycloneive_lcell_comb \data_viewer|data[13]~192 (
// Equation(s):
// \data_viewer|data[13]~192_combout  = (\data_viewer|data[13]~189_combout  & (((\data_viewer|data[13]~191_combout )) # (!\SW[0]~input_o ))) # (!\data_viewer|data[13]~189_combout  & (\SW[0]~input_o  & (\data_viewer|data[13]~184_combout )))

	.dataa(\data_viewer|data[13]~189_combout ),
	.datab(\SW[0]~input_o ),
	.datac(\data_viewer|data[13]~184_combout ),
	.datad(\data_viewer|data[13]~191_combout ),
	.cin(gnd),
	.combout(\data_viewer|data[13]~192_combout ),
	.cout());
// synopsys translate_off
defparam \data_viewer|data[13]~192 .lut_mask = 16'hEA62;
defparam \data_viewer|data[13]~192 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y19_N2
cycloneive_lcell_comb \data_viewer|data[13]~193 (
// Equation(s):
// \data_viewer|data[13]~193_combout  = (!\data_viewer|LEDG [0] & ((\data_viewer|Equal2~0_combout  & (!\ctrl_unit|psw [5])) # (!\data_viewer|Equal2~0_combout  & ((\data_viewer|data[13]~192_combout )))))

	.dataa(\ctrl_unit|psw [5]),
	.datab(\data_viewer|Equal2~0_combout ),
	.datac(\data_viewer|LEDG [0]),
	.datad(\data_viewer|data[13]~192_combout ),
	.cin(gnd),
	.combout(\data_viewer|data[13]~193_combout ),
	.cout());
// synopsys translate_off
defparam \data_viewer|data[13]~193 .lut_mask = 16'h0704;
defparam \data_viewer|data[13]~193 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y19_N0
cycloneive_lcell_comb \data_viewer|data[13]~194 (
// Equation(s):
// \data_viewer|data[13]~194_combout  = (\data_viewer|data[13]~193_combout ) # ((\data_viewer|data[13]~28_combout  & (\Mux2~4_combout  & !\SW[6]~input_o )))

	.dataa(\data_viewer|data[13]~28_combout ),
	.datab(\Mux2~4_combout ),
	.datac(\SW[6]~input_o ),
	.datad(\data_viewer|data[13]~193_combout ),
	.cin(gnd),
	.combout(\data_viewer|data[13]~194_combout ),
	.cout());
// synopsys translate_off
defparam \data_viewer|data[13]~194 .lut_mask = 16'hFF08;
defparam \data_viewer|data[13]~194 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y20_N30
cycloneive_lcell_comb \data_viewer|data[13] (
// Equation(s):
// \data_viewer|data [13] = (GLOBAL(\data_viewer|data[0]~30clkctrl_outclk ) & ((\data_viewer|data[13]~194_combout ))) # (!GLOBAL(\data_viewer|data[0]~30clkctrl_outclk ) & (\data_viewer|data [13]))

	.dataa(\data_viewer|data [13]),
	.datab(gnd),
	.datac(\data_viewer|data[0]~30clkctrl_outclk ),
	.datad(\data_viewer|data[13]~194_combout ),
	.cin(gnd),
	.combout(\data_viewer|data [13]),
	.cout());
// synopsys translate_off
defparam \data_viewer|data[13] .lut_mask = 16'hFA0A;
defparam \data_viewer|data[13] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y20_N16
cycloneive_lcell_comb \data_viewer|decode4|WideOr6~0 (
// Equation(s):
// \data_viewer|decode4|WideOr6~0_combout  = (\data_viewer|data [15] & (\data_viewer|data [12] & (\data_viewer|data [14] $ (\data_viewer|data [13])))) # (!\data_viewer|data [15] & (!\data_viewer|data [13] & (\data_viewer|data [12] $ (\data_viewer|data 
// [14]))))

	.dataa(\data_viewer|data [15]),
	.datab(\data_viewer|data [12]),
	.datac(\data_viewer|data [14]),
	.datad(\data_viewer|data [13]),
	.cin(gnd),
	.combout(\data_viewer|decode4|WideOr6~0_combout ),
	.cout());
// synopsys translate_off
defparam \data_viewer|decode4|WideOr6~0 .lut_mask = 16'h0894;
defparam \data_viewer|decode4|WideOr6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y20_N17
dffeas \data_viewer|decode4|HEX0[0] (
	.clk(\KEY[3]~inputclkctrl_outclk ),
	.d(\data_viewer|decode4|WideOr6~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_viewer|decode4|HEX0 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \data_viewer|decode4|HEX0[0] .is_wysiwyg = "true";
defparam \data_viewer|decode4|HEX0[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y20_N14
cycloneive_lcell_comb \data_viewer|decode4|WideOr5~0 (
// Equation(s):
// \data_viewer|decode4|WideOr5~0_combout  = (\data_viewer|data [13] & ((\data_viewer|data [12] & (\data_viewer|data [15])) # (!\data_viewer|data [12] & ((\data_viewer|data [14]))))) # (!\data_viewer|data [13] & (\data_viewer|data [14] & (\data_viewer|data 
// [15] $ (\data_viewer|data [12]))))

	.dataa(\data_viewer|data [13]),
	.datab(\data_viewer|data [15]),
	.datac(\data_viewer|data [12]),
	.datad(\data_viewer|data [14]),
	.cin(gnd),
	.combout(\data_viewer|decode4|WideOr5~0_combout ),
	.cout());
// synopsys translate_off
defparam \data_viewer|decode4|WideOr5~0 .lut_mask = 16'h9E80;
defparam \data_viewer|decode4|WideOr5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y20_N15
dffeas \data_viewer|decode4|HEX0[1] (
	.clk(\KEY[3]~inputclkctrl_outclk ),
	.d(\data_viewer|decode4|WideOr5~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_viewer|decode4|HEX0 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \data_viewer|decode4|HEX0[1] .is_wysiwyg = "true";
defparam \data_viewer|decode4|HEX0[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y20_N28
cycloneive_lcell_comb \data_viewer|decode4|WideOr4~0 (
// Equation(s):
// \data_viewer|decode4|WideOr4~0_combout  = (\data_viewer|data [15] & (\data_viewer|data [14] & ((\data_viewer|data [13]) # (!\data_viewer|data [12])))) # (!\data_viewer|data [15] & (\data_viewer|data [13] & (!\data_viewer|data [12] & !\data_viewer|data 
// [14])))

	.dataa(\data_viewer|data [15]),
	.datab(\data_viewer|data [13]),
	.datac(\data_viewer|data [12]),
	.datad(\data_viewer|data [14]),
	.cin(gnd),
	.combout(\data_viewer|decode4|WideOr4~0_combout ),
	.cout());
// synopsys translate_off
defparam \data_viewer|decode4|WideOr4~0 .lut_mask = 16'h8A04;
defparam \data_viewer|decode4|WideOr4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y20_N29
dffeas \data_viewer|decode4|HEX0[2] (
	.clk(\KEY[3]~inputclkctrl_outclk ),
	.d(\data_viewer|decode4|WideOr4~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_viewer|decode4|HEX0 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \data_viewer|decode4|HEX0[2] .is_wysiwyg = "true";
defparam \data_viewer|decode4|HEX0[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y20_N22
cycloneive_lcell_comb \data_viewer|decode4|WideOr3~0 (
// Equation(s):
// \data_viewer|decode4|WideOr3~0_combout  = (\data_viewer|data [13] & ((\data_viewer|data [12] & ((\data_viewer|data [14]))) # (!\data_viewer|data [12] & (\data_viewer|data [15] & !\data_viewer|data [14])))) # (!\data_viewer|data [13] & (!\data_viewer|data 
// [15] & (\data_viewer|data [12] $ (\data_viewer|data [14]))))

	.dataa(\data_viewer|data [15]),
	.datab(\data_viewer|data [12]),
	.datac(\data_viewer|data [14]),
	.datad(\data_viewer|data [13]),
	.cin(gnd),
	.combout(\data_viewer|decode4|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \data_viewer|decode4|WideOr3~0 .lut_mask = 16'hC214;
defparam \data_viewer|decode4|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y20_N23
dffeas \data_viewer|decode4|HEX0[3] (
	.clk(\KEY[3]~inputclkctrl_outclk ),
	.d(\data_viewer|decode4|WideOr3~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_viewer|decode4|HEX0 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \data_viewer|decode4|HEX0[3] .is_wysiwyg = "true";
defparam \data_viewer|decode4|HEX0[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y20_N12
cycloneive_lcell_comb \data_viewer|decode4|WideOr2~0 (
// Equation(s):
// \data_viewer|decode4|WideOr2~0_combout  = (\data_viewer|data [13] & (!\data_viewer|data [15] & (\data_viewer|data [12]))) # (!\data_viewer|data [13] & ((\data_viewer|data [14] & (!\data_viewer|data [15])) # (!\data_viewer|data [14] & ((\data_viewer|data 
// [12])))))

	.dataa(\data_viewer|data [15]),
	.datab(\data_viewer|data [13]),
	.datac(\data_viewer|data [12]),
	.datad(\data_viewer|data [14]),
	.cin(gnd),
	.combout(\data_viewer|decode4|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \data_viewer|decode4|WideOr2~0 .lut_mask = 16'h5170;
defparam \data_viewer|decode4|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y20_N13
dffeas \data_viewer|decode4|HEX0[4] (
	.clk(\KEY[3]~inputclkctrl_outclk ),
	.d(\data_viewer|decode4|WideOr2~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_viewer|decode4|HEX0 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \data_viewer|decode4|HEX0[4] .is_wysiwyg = "true";
defparam \data_viewer|decode4|HEX0[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y20_N18
cycloneive_lcell_comb \data_viewer|decode4|WideOr1~0 (
// Equation(s):
// \data_viewer|decode4|WideOr1~0_combout  = (\data_viewer|data [13] & (!\data_viewer|data [15] & ((\data_viewer|data [12]) # (!\data_viewer|data [14])))) # (!\data_viewer|data [13] & (\data_viewer|data [12] & (\data_viewer|data [15] $ (!\data_viewer|data 
// [14]))))

	.dataa(\data_viewer|data [13]),
	.datab(\data_viewer|data [12]),
	.datac(\data_viewer|data [15]),
	.datad(\data_viewer|data [14]),
	.cin(gnd),
	.combout(\data_viewer|decode4|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \data_viewer|decode4|WideOr1~0 .lut_mask = 16'h480E;
defparam \data_viewer|decode4|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y20_N19
dffeas \data_viewer|decode4|HEX0[5] (
	.clk(\KEY[3]~inputclkctrl_outclk ),
	.d(\data_viewer|decode4|WideOr1~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_viewer|decode4|HEX0 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \data_viewer|decode4|HEX0[5] .is_wysiwyg = "true";
defparam \data_viewer|decode4|HEX0[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y20_N8
cycloneive_lcell_comb \data_viewer|decode4|WideOr0~0 (
// Equation(s):
// \data_viewer|decode4|WideOr0~0_combout  = (\data_viewer|data [12] & (!\data_viewer|data [15] & (\data_viewer|data [14] $ (!\data_viewer|data [13])))) # (!\data_viewer|data [12] & (!\data_viewer|data [13] & (\data_viewer|data [15] $ (!\data_viewer|data 
// [14]))))

	.dataa(\data_viewer|data [15]),
	.datab(\data_viewer|data [12]),
	.datac(\data_viewer|data [14]),
	.datad(\data_viewer|data [13]),
	.cin(gnd),
	.combout(\data_viewer|decode4|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \data_viewer|decode4|WideOr0~0 .lut_mask = 16'h4025;
defparam \data_viewer|decode4|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y20_N9
dffeas \data_viewer|decode4|HEX0[6] (
	.clk(\KEY[3]~inputclkctrl_outclk ),
	.d(\data_viewer|decode4|WideOr0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_viewer|decode4|HEX0 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \data_viewer|decode4|HEX0[6] .is_wysiwyg = "true";
defparam \data_viewer|decode4|HEX0[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X1_Y36_N4
cycloneive_lcell_comb \data_viewer|LEDG[5]~1 (
// Equation(s):
// \data_viewer|LEDG[5]~1_combout  = \KEY[1]~input_o  $ (\KEY[2]~input_o )

	.dataa(\KEY[1]~input_o ),
	.datab(gnd),
	.datac(\KEY[2]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\data_viewer|LEDG[5]~1_combout ),
	.cout());
// synopsys translate_off
defparam \data_viewer|LEDG[5]~1 .lut_mask = 16'h5A5A;
defparam \data_viewer|LEDG[5]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y36_N10
cycloneive_lcell_comb \data_viewer|LEDG[5]~0 (
// Equation(s):
// \data_viewer|LEDG[5]~0_combout  = (\data_viewer|LEDG [1] & (!\data_viewer|LEDG [0] & !\KEY[3]~input_o ))

	.dataa(\data_viewer|LEDG [1]),
	.datab(\data_viewer|LEDG [0]),
	.datac(gnd),
	.datad(\KEY[3]~input_o ),
	.cin(gnd),
	.combout(\data_viewer|LEDG[5]~0_combout ),
	.cout());
// synopsys translate_off
defparam \data_viewer|LEDG[5]~0 .lut_mask = 16'h0022;
defparam \data_viewer|LEDG[5]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: CLKCTRL_G3
cycloneive_clkctrl \data_viewer|LEDG[5]~0clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\data_viewer|LEDG[5]~0_combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\data_viewer|LEDG[5]~0clkctrl_outclk ));
// synopsys translate_off
defparam \data_viewer|LEDG[5]~0clkctrl .clock_type = "global clock";
defparam \data_viewer|LEDG[5]~0clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X4_Y30_N28
cycloneive_lcell_comb \data_viewer|LEDG[2] (
// Equation(s):
// \data_viewer|LEDG [2] = (!\data_viewer|LEDG[5]~1_combout  & ((GLOBAL(\data_viewer|LEDG[5]~0clkctrl_outclk ) & (\SW[0]~input_o )) # (!GLOBAL(\data_viewer|LEDG[5]~0clkctrl_outclk ) & ((\data_viewer|LEDG [2])))))

	.dataa(\data_viewer|LEDG[5]~1_combout ),
	.datab(\SW[0]~input_o ),
	.datac(\data_viewer|LEDG[5]~0clkctrl_outclk ),
	.datad(\data_viewer|LEDG [2]),
	.cin(gnd),
	.combout(\data_viewer|LEDG [2]),
	.cout());
// synopsys translate_off
defparam \data_viewer|LEDG[2] .lut_mask = 16'h4540;
defparam \data_viewer|LEDG[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X5_Y23_N28
cycloneive_lcell_comb \data_viewer|LEDG[3] (
// Equation(s):
// \data_viewer|LEDG [3] = (!\data_viewer|LEDG[5]~1_combout  & ((GLOBAL(\data_viewer|LEDG[5]~0clkctrl_outclk ) & (\SW[1]~input_o )) # (!GLOBAL(\data_viewer|LEDG[5]~0clkctrl_outclk ) & ((\data_viewer|LEDG [3])))))

	.dataa(\SW[1]~input_o ),
	.datab(\data_viewer|LEDG[5]~1_combout ),
	.datac(\data_viewer|LEDG[5]~0clkctrl_outclk ),
	.datad(\data_viewer|LEDG [3]),
	.cin(gnd),
	.combout(\data_viewer|LEDG [3]),
	.cout());
// synopsys translate_off
defparam \data_viewer|LEDG[3] .lut_mask = 16'h2320;
defparam \data_viewer|LEDG[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X5_Y23_N10
cycloneive_lcell_comb \data_viewer|LEDG[4] (
// Equation(s):
// \data_viewer|LEDG [4] = (!\data_viewer|LEDG[5]~1_combout  & ((GLOBAL(\data_viewer|LEDG[5]~0clkctrl_outclk ) & (\SW[2]~input_o )) # (!GLOBAL(\data_viewer|LEDG[5]~0clkctrl_outclk ) & ((\data_viewer|LEDG [4])))))

	.dataa(\SW[2]~input_o ),
	.datab(\data_viewer|LEDG[5]~1_combout ),
	.datac(\data_viewer|LEDG[5]~0clkctrl_outclk ),
	.datad(\data_viewer|LEDG [4]),
	.cin(gnd),
	.combout(\data_viewer|LEDG [4]),
	.cout());
// synopsys translate_off
defparam \data_viewer|LEDG[4] .lut_mask = 16'h2320;
defparam \data_viewer|LEDG[4] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y30_N10
cycloneive_lcell_comb \data_viewer|LEDG[5] (
// Equation(s):
// \data_viewer|LEDG [5] = (!\data_viewer|LEDG[5]~1_combout  & ((GLOBAL(\data_viewer|LEDG[5]~0clkctrl_outclk ) & (\SW[3]~input_o )) # (!GLOBAL(\data_viewer|LEDG[5]~0clkctrl_outclk ) & ((\data_viewer|LEDG [5])))))

	.dataa(\data_viewer|LEDG[5]~1_combout ),
	.datab(\SW[3]~input_o ),
	.datac(\data_viewer|LEDG[5]~0clkctrl_outclk ),
	.datad(\data_viewer|LEDG [5]),
	.cin(gnd),
	.combout(\data_viewer|LEDG [5]),
	.cout());
// synopsys translate_off
defparam \data_viewer|LEDG[5] .lut_mask = 16'h4540;
defparam \data_viewer|LEDG[5] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y20_N28
cycloneive_lcell_comb \data_viewer|LEDR[0]~0 (
// Equation(s):
// \data_viewer|LEDR[0]~0_combout  = (\SW[0]~input_o  & ((\KEY[2]~input_o ) # (!\KEY[1]~input_o )))

	.dataa(\SW[0]~input_o ),
	.datab(\KEY[2]~input_o ),
	.datac(gnd),
	.datad(\KEY[1]~input_o ),
	.cin(gnd),
	.combout(\data_viewer|LEDR[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \data_viewer|LEDR[0]~0 .lut_mask = 16'h88AA;
defparam \data_viewer|LEDR[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y36_N14
cycloneive_lcell_comb \data_viewer|LEDR[15]~1 (
// Equation(s):
// \data_viewer|LEDR[15]~1_combout  = (\KEY[1]~input_o  & (((\data_viewer|LEDG [0] & !\KEY[3]~input_o )) # (!\KEY[2]~input_o ))) # (!\KEY[1]~input_o  & (\data_viewer|LEDG [0] & (!\KEY[2]~input_o  & !\KEY[3]~input_o )))

	.dataa(\KEY[1]~input_o ),
	.datab(\data_viewer|LEDG [0]),
	.datac(\KEY[2]~input_o ),
	.datad(\KEY[3]~input_o ),
	.cin(gnd),
	.combout(\data_viewer|LEDR[15]~1_combout ),
	.cout());
// synopsys translate_off
defparam \data_viewer|LEDR[15]~1 .lut_mask = 16'h0A8E;
defparam \data_viewer|LEDR[15]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: CLKCTRL_G1
cycloneive_clkctrl \data_viewer|LEDR[15]~1clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\data_viewer|LEDR[15]~1_combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\data_viewer|LEDR[15]~1clkctrl_outclk ));
// synopsys translate_off
defparam \data_viewer|LEDR[15]~1clkctrl .clock_type = "global clock";
defparam \data_viewer|LEDR[15]~1clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X67_Y20_N8
cycloneive_lcell_comb \data_viewer|LEDR[0] (
// Equation(s):
// \data_viewer|LEDR [0] = (GLOBAL(\data_viewer|LEDR[15]~1clkctrl_outclk ) & (\data_viewer|LEDR[0]~0_combout )) # (!GLOBAL(\data_viewer|LEDR[15]~1clkctrl_outclk ) & ((\data_viewer|LEDR [0])))

	.dataa(gnd),
	.datab(\data_viewer|LEDR[0]~0_combout ),
	.datac(\data_viewer|LEDR [0]),
	.datad(\data_viewer|LEDR[15]~1clkctrl_outclk ),
	.cin(gnd),
	.combout(\data_viewer|LEDR [0]),
	.cout());
// synopsys translate_off
defparam \data_viewer|LEDR[0] .lut_mask = 16'hCCF0;
defparam \data_viewer|LEDR[0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y1_N20
cycloneive_lcell_comb \data_viewer|LEDR[1]~2 (
// Equation(s):
// \data_viewer|LEDR[1]~2_combout  = (\SW[1]~input_o  & ((\KEY[2]~input_o ) # (!\KEY[1]~input_o )))

	.dataa(\KEY[2]~input_o ),
	.datab(gnd),
	.datac(\SW[1]~input_o ),
	.datad(\KEY[1]~input_o ),
	.cin(gnd),
	.combout(\data_viewer|LEDR[1]~2_combout ),
	.cout());
// synopsys translate_off
defparam \data_viewer|LEDR[1]~2 .lut_mask = 16'hA0F0;
defparam \data_viewer|LEDR[1]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y1_N8
cycloneive_lcell_comb \data_viewer|LEDR[1] (
// Equation(s):
// \data_viewer|LEDR [1] = (GLOBAL(\data_viewer|LEDR[15]~1clkctrl_outclk ) & (\data_viewer|LEDR[1]~2_combout )) # (!GLOBAL(\data_viewer|LEDR[15]~1clkctrl_outclk ) & ((\data_viewer|LEDR [1])))

	.dataa(gnd),
	.datab(\data_viewer|LEDR[1]~2_combout ),
	.datac(\data_viewer|LEDR [1]),
	.datad(\data_viewer|LEDR[15]~1clkctrl_outclk ),
	.cin(gnd),
	.combout(\data_viewer|LEDR [1]),
	.cout());
// synopsys translate_off
defparam \data_viewer|LEDR[1] .lut_mask = 16'hCCF0;
defparam \data_viewer|LEDR[1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y1_N30
cycloneive_lcell_comb \data_viewer|LEDR[2]~3 (
// Equation(s):
// \data_viewer|LEDR[2]~3_combout  = (\SW[2]~input_o  & ((\KEY[2]~input_o ) # (!\KEY[1]~input_o )))

	.dataa(\KEY[2]~input_o ),
	.datab(gnd),
	.datac(\SW[2]~input_o ),
	.datad(\KEY[1]~input_o ),
	.cin(gnd),
	.combout(\data_viewer|LEDR[2]~3_combout ),
	.cout());
// synopsys translate_off
defparam \data_viewer|LEDR[2]~3 .lut_mask = 16'hA0F0;
defparam \data_viewer|LEDR[2]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y1_N10
cycloneive_lcell_comb \data_viewer|LEDR[2] (
// Equation(s):
// \data_viewer|LEDR [2] = (GLOBAL(\data_viewer|LEDR[15]~1clkctrl_outclk ) & ((\data_viewer|LEDR[2]~3_combout ))) # (!GLOBAL(\data_viewer|LEDR[15]~1clkctrl_outclk ) & (\data_viewer|LEDR [2]))

	.dataa(\data_viewer|LEDR [2]),
	.datab(gnd),
	.datac(\data_viewer|LEDR[2]~3_combout ),
	.datad(\data_viewer|LEDR[15]~1clkctrl_outclk ),
	.cin(gnd),
	.combout(\data_viewer|LEDR [2]),
	.cout());
// synopsys translate_off
defparam \data_viewer|LEDR[2] .lut_mask = 16'hF0AA;
defparam \data_viewer|LEDR[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y1_N0
cycloneive_lcell_comb \data_viewer|LEDR[3]~4 (
// Equation(s):
// \data_viewer|LEDR[3]~4_combout  = (\SW[3]~input_o  & ((\KEY[2]~input_o ) # (!\KEY[1]~input_o )))

	.dataa(\KEY[2]~input_o ),
	.datab(gnd),
	.datac(\SW[3]~input_o ),
	.datad(\KEY[1]~input_o ),
	.cin(gnd),
	.combout(\data_viewer|LEDR[3]~4_combout ),
	.cout());
// synopsys translate_off
defparam \data_viewer|LEDR[3]~4 .lut_mask = 16'hA0F0;
defparam \data_viewer|LEDR[3]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y1_N24
cycloneive_lcell_comb \data_viewer|LEDR[3] (
// Equation(s):
// \data_viewer|LEDR [3] = (GLOBAL(\data_viewer|LEDR[15]~1clkctrl_outclk ) & (\data_viewer|LEDR[3]~4_combout )) # (!GLOBAL(\data_viewer|LEDR[15]~1clkctrl_outclk ) & ((\data_viewer|LEDR [3])))

	.dataa(gnd),
	.datab(\data_viewer|LEDR[3]~4_combout ),
	.datac(\data_viewer|LEDR[15]~1clkctrl_outclk ),
	.datad(\data_viewer|LEDR [3]),
	.cin(gnd),
	.combout(\data_viewer|LEDR [3]),
	.cout());
// synopsys translate_off
defparam \data_viewer|LEDR[3] .lut_mask = 16'hCFC0;
defparam \data_viewer|LEDR[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y1_N22
cycloneive_lcell_comb \data_viewer|LEDR[4]~5 (
// Equation(s):
// \data_viewer|LEDR[4]~5_combout  = (\SW[4]~input_o  & ((\KEY[2]~input_o ) # (!\KEY[1]~input_o )))

	.dataa(\KEY[2]~input_o ),
	.datab(gnd),
	.datac(\SW[4]~input_o ),
	.datad(\KEY[1]~input_o ),
	.cin(gnd),
	.combout(\data_viewer|LEDR[4]~5_combout ),
	.cout());
// synopsys translate_off
defparam \data_viewer|LEDR[4]~5 .lut_mask = 16'hA0F0;
defparam \data_viewer|LEDR[4]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y1_N6
cycloneive_lcell_comb \data_viewer|LEDR[4] (
// Equation(s):
// \data_viewer|LEDR [4] = (GLOBAL(\data_viewer|LEDR[15]~1clkctrl_outclk ) & ((\data_viewer|LEDR[4]~5_combout ))) # (!GLOBAL(\data_viewer|LEDR[15]~1clkctrl_outclk ) & (\data_viewer|LEDR [4]))

	.dataa(\data_viewer|LEDR [4]),
	.datab(gnd),
	.datac(\data_viewer|LEDR[4]~5_combout ),
	.datad(\data_viewer|LEDR[15]~1clkctrl_outclk ),
	.cin(gnd),
	.combout(\data_viewer|LEDR [4]),
	.cout());
// synopsys translate_off
defparam \data_viewer|LEDR[4] .lut_mask = 16'hF0AA;
defparam \data_viewer|LEDR[4] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y1_N12
cycloneive_lcell_comb \data_viewer|LEDR[5]~6 (
// Equation(s):
// \data_viewer|LEDR[5]~6_combout  = (\SW[5]~input_o  & ((\KEY[2]~input_o ) # (!\KEY[1]~input_o )))

	.dataa(\KEY[2]~input_o ),
	.datab(gnd),
	.datac(\SW[5]~input_o ),
	.datad(\KEY[1]~input_o ),
	.cin(gnd),
	.combout(\data_viewer|LEDR[5]~6_combout ),
	.cout());
// synopsys translate_off
defparam \data_viewer|LEDR[5]~6 .lut_mask = 16'hA0F0;
defparam \data_viewer|LEDR[5]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y1_N28
cycloneive_lcell_comb \data_viewer|LEDR[5] (
// Equation(s):
// \data_viewer|LEDR [5] = (GLOBAL(\data_viewer|LEDR[15]~1clkctrl_outclk ) & (\data_viewer|LEDR[5]~6_combout )) # (!GLOBAL(\data_viewer|LEDR[15]~1clkctrl_outclk ) & ((\data_viewer|LEDR [5])))

	.dataa(\data_viewer|LEDR[5]~6_combout ),
	.datab(gnd),
	.datac(\data_viewer|LEDR[15]~1clkctrl_outclk ),
	.datad(\data_viewer|LEDR [5]),
	.cin(gnd),
	.combout(\data_viewer|LEDR [5]),
	.cout());
// synopsys translate_off
defparam \data_viewer|LEDR[5] .lut_mask = 16'hAFA0;
defparam \data_viewer|LEDR[5] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y1_N18
cycloneive_lcell_comb \data_viewer|LEDR[6]~7 (
// Equation(s):
// \data_viewer|LEDR[6]~7_combout  = (\SW[6]~input_o  & ((\KEY[2]~input_o ) # (!\KEY[1]~input_o )))

	.dataa(\KEY[2]~input_o ),
	.datab(gnd),
	.datac(\SW[6]~input_o ),
	.datad(\KEY[1]~input_o ),
	.cin(gnd),
	.combout(\data_viewer|LEDR[6]~7_combout ),
	.cout());
// synopsys translate_off
defparam \data_viewer|LEDR[6]~7 .lut_mask = 16'hA0F0;
defparam \data_viewer|LEDR[6]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y1_N4
cycloneive_lcell_comb \data_viewer|LEDR[6] (
// Equation(s):
// \data_viewer|LEDR [6] = (GLOBAL(\data_viewer|LEDR[15]~1clkctrl_outclk ) & (\data_viewer|LEDR[6]~7_combout )) # (!GLOBAL(\data_viewer|LEDR[15]~1clkctrl_outclk ) & ((\data_viewer|LEDR [6])))

	.dataa(gnd),
	.datab(\data_viewer|LEDR[6]~7_combout ),
	.datac(\data_viewer|LEDR [6]),
	.datad(\data_viewer|LEDR[15]~1clkctrl_outclk ),
	.cin(gnd),
	.combout(\data_viewer|LEDR [6]),
	.cout());
// synopsys translate_off
defparam \data_viewer|LEDR[6] .lut_mask = 16'hCCF0;
defparam \data_viewer|LEDR[6] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y1_N16
cycloneive_lcell_comb \data_viewer|LEDR[7]~8 (
// Equation(s):
// \data_viewer|LEDR[7]~8_combout  = (\SW[7]~input_o  & ((\KEY[2]~input_o ) # (!\KEY[1]~input_o )))

	.dataa(\KEY[2]~input_o ),
	.datab(gnd),
	.datac(\SW[7]~input_o ),
	.datad(\KEY[1]~input_o ),
	.cin(gnd),
	.combout(\data_viewer|LEDR[7]~8_combout ),
	.cout());
// synopsys translate_off
defparam \data_viewer|LEDR[7]~8 .lut_mask = 16'hA0F0;
defparam \data_viewer|LEDR[7]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y1_N14
cycloneive_lcell_comb \data_viewer|LEDR[7] (
// Equation(s):
// \data_viewer|LEDR [7] = (GLOBAL(\data_viewer|LEDR[15]~1clkctrl_outclk ) & (\data_viewer|LEDR[7]~8_combout )) # (!GLOBAL(\data_viewer|LEDR[15]~1clkctrl_outclk ) & ((\data_viewer|LEDR [7])))

	.dataa(gnd),
	.datab(\data_viewer|LEDR[7]~8_combout ),
	.datac(\data_viewer|LEDR [7]),
	.datad(\data_viewer|LEDR[15]~1clkctrl_outclk ),
	.cin(gnd),
	.combout(\data_viewer|LEDR [7]),
	.cout());
// synopsys translate_off
defparam \data_viewer|LEDR[7] .lut_mask = 16'hCCF0;
defparam \data_viewer|LEDR[7] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y23_N12
cycloneive_lcell_comb \data_viewer|LEDR[8]~9 (
// Equation(s):
// \data_viewer|LEDR[8]~9_combout  = (\SW[8]~input_o  & ((\KEY[2]~input_o ) # (!\KEY[1]~input_o )))

	.dataa(\SW[8]~input_o ),
	.datab(\KEY[2]~input_o ),
	.datac(gnd),
	.datad(\KEY[1]~input_o ),
	.cin(gnd),
	.combout(\data_viewer|LEDR[8]~9_combout ),
	.cout());
// synopsys translate_off
defparam \data_viewer|LEDR[8]~9 .lut_mask = 16'h88AA;
defparam \data_viewer|LEDR[8]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y23_N6
cycloneive_lcell_comb \data_viewer|LEDR[8] (
// Equation(s):
// \data_viewer|LEDR [8] = (GLOBAL(\data_viewer|LEDR[15]~1clkctrl_outclk ) & ((\data_viewer|LEDR[8]~9_combout ))) # (!GLOBAL(\data_viewer|LEDR[15]~1clkctrl_outclk ) & (\data_viewer|LEDR [8]))

	.dataa(\data_viewer|LEDR [8]),
	.datab(\data_viewer|LEDR[8]~9_combout ),
	.datac(\data_viewer|LEDR[15]~1clkctrl_outclk ),
	.datad(gnd),
	.cin(gnd),
	.combout(\data_viewer|LEDR [8]),
	.cout());
// synopsys translate_off
defparam \data_viewer|LEDR[8] .lut_mask = 16'hCACA;
defparam \data_viewer|LEDR[8] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y23_N14
cycloneive_lcell_comb \data_viewer|LEDR[9]~10 (
// Equation(s):
// \data_viewer|LEDR[9]~10_combout  = (\SW[9]~input_o  & ((\KEY[2]~input_o ) # (!\KEY[1]~input_o )))

	.dataa(\KEY[2]~input_o ),
	.datab(\KEY[1]~input_o ),
	.datac(gnd),
	.datad(\SW[9]~input_o ),
	.cin(gnd),
	.combout(\data_viewer|LEDR[9]~10_combout ),
	.cout());
// synopsys translate_off
defparam \data_viewer|LEDR[9]~10 .lut_mask = 16'hBB00;
defparam \data_viewer|LEDR[9]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y23_N24
cycloneive_lcell_comb \data_viewer|LEDR[9] (
// Equation(s):
// \data_viewer|LEDR [9] = (GLOBAL(\data_viewer|LEDR[15]~1clkctrl_outclk ) & (\data_viewer|LEDR[9]~10_combout )) # (!GLOBAL(\data_viewer|LEDR[15]~1clkctrl_outclk ) & ((\data_viewer|LEDR [9])))

	.dataa(\data_viewer|LEDR[9]~10_combout ),
	.datab(\data_viewer|LEDR [9]),
	.datac(\data_viewer|LEDR[15]~1clkctrl_outclk ),
	.datad(gnd),
	.cin(gnd),
	.combout(\data_viewer|LEDR [9]),
	.cout());
// synopsys translate_off
defparam \data_viewer|LEDR[9] .lut_mask = 16'hACAC;
defparam \data_viewer|LEDR[9] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y23_N8
cycloneive_lcell_comb \data_viewer|LEDR[10]~11 (
// Equation(s):
// \data_viewer|LEDR[10]~11_combout  = (\SW[10]~input_o  & ((\KEY[2]~input_o ) # (!\KEY[1]~input_o )))

	.dataa(\KEY[2]~input_o ),
	.datab(\SW[10]~input_o ),
	.datac(gnd),
	.datad(\KEY[1]~input_o ),
	.cin(gnd),
	.combout(\data_viewer|LEDR[10]~11_combout ),
	.cout());
// synopsys translate_off
defparam \data_viewer|LEDR[10]~11 .lut_mask = 16'h88CC;
defparam \data_viewer|LEDR[10]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y23_N10
cycloneive_lcell_comb \data_viewer|LEDR[10] (
// Equation(s):
// \data_viewer|LEDR [10] = (GLOBAL(\data_viewer|LEDR[15]~1clkctrl_outclk ) & (\data_viewer|LEDR[10]~11_combout )) # (!GLOBAL(\data_viewer|LEDR[15]~1clkctrl_outclk ) & ((\data_viewer|LEDR [10])))

	.dataa(\data_viewer|LEDR[10]~11_combout ),
	.datab(gnd),
	.datac(\data_viewer|LEDR[15]~1clkctrl_outclk ),
	.datad(\data_viewer|LEDR [10]),
	.cin(gnd),
	.combout(\data_viewer|LEDR [10]),
	.cout());
// synopsys translate_off
defparam \data_viewer|LEDR[10] .lut_mask = 16'hAFA0;
defparam \data_viewer|LEDR[10] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y23_N18
cycloneive_lcell_comb \data_viewer|LEDR[11]~12 (
// Equation(s):
// \data_viewer|LEDR[11]~12_combout  = (\SW[11]~input_o  & ((\KEY[2]~input_o ) # (!\KEY[1]~input_o )))

	.dataa(\SW[11]~input_o ),
	.datab(\KEY[1]~input_o ),
	.datac(gnd),
	.datad(\KEY[2]~input_o ),
	.cin(gnd),
	.combout(\data_viewer|LEDR[11]~12_combout ),
	.cout());
// synopsys translate_off
defparam \data_viewer|LEDR[11]~12 .lut_mask = 16'hAA22;
defparam \data_viewer|LEDR[11]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y23_N4
cycloneive_lcell_comb \data_viewer|LEDR[11] (
// Equation(s):
// \data_viewer|LEDR [11] = (GLOBAL(\data_viewer|LEDR[15]~1clkctrl_outclk ) & (\data_viewer|LEDR[11]~12_combout )) # (!GLOBAL(\data_viewer|LEDR[15]~1clkctrl_outclk ) & ((\data_viewer|LEDR [11])))

	.dataa(gnd),
	.datab(\data_viewer|LEDR[11]~12_combout ),
	.datac(\data_viewer|LEDR[15]~1clkctrl_outclk ),
	.datad(\data_viewer|LEDR [11]),
	.cin(gnd),
	.combout(\data_viewer|LEDR [11]),
	.cout());
// synopsys translate_off
defparam \data_viewer|LEDR[11] .lut_mask = 16'hCFC0;
defparam \data_viewer|LEDR[11] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y1_N26
cycloneive_lcell_comb \data_viewer|LEDR[12]~13 (
// Equation(s):
// \data_viewer|LEDR[12]~13_combout  = (\SW[12]~input_o  & ((\KEY[2]~input_o ) # (!\KEY[1]~input_o )))

	.dataa(\KEY[2]~input_o ),
	.datab(\SW[12]~input_o ),
	.datac(gnd),
	.datad(\KEY[1]~input_o ),
	.cin(gnd),
	.combout(\data_viewer|LEDR[12]~13_combout ),
	.cout());
// synopsys translate_off
defparam \data_viewer|LEDR[12]~13 .lut_mask = 16'h88CC;
defparam \data_viewer|LEDR[12]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y1_N28
cycloneive_lcell_comb \data_viewer|LEDR[12] (
// Equation(s):
// \data_viewer|LEDR [12] = (GLOBAL(\data_viewer|LEDR[15]~1clkctrl_outclk ) & (\data_viewer|LEDR[12]~13_combout )) # (!GLOBAL(\data_viewer|LEDR[15]~1clkctrl_outclk ) & ((\data_viewer|LEDR [12])))

	.dataa(\data_viewer|LEDR[12]~13_combout ),
	.datab(\data_viewer|LEDR [12]),
	.datac(gnd),
	.datad(\data_viewer|LEDR[15]~1clkctrl_outclk ),
	.cin(gnd),
	.combout(\data_viewer|LEDR [12]),
	.cout());
// synopsys translate_off
defparam \data_viewer|LEDR[12] .lut_mask = 16'hAACC;
defparam \data_viewer|LEDR[12] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y19_N8
cycloneive_lcell_comb \data_viewer|LEDR[13]~14 (
// Equation(s):
// \data_viewer|LEDR[13]~14_combout  = (\SW[13]~input_o  & ((\KEY[2]~input_o ) # (!\KEY[1]~input_o )))

	.dataa(\KEY[2]~input_o ),
	.datab(\SW[13]~input_o ),
	.datac(gnd),
	.datad(\KEY[1]~input_o ),
	.cin(gnd),
	.combout(\data_viewer|LEDR[13]~14_combout ),
	.cout());
// synopsys translate_off
defparam \data_viewer|LEDR[13]~14 .lut_mask = 16'h88CC;
defparam \data_viewer|LEDR[13]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y19_N18
cycloneive_lcell_comb \data_viewer|LEDR[13] (
// Equation(s):
// \data_viewer|LEDR [13] = (GLOBAL(\data_viewer|LEDR[15]~1clkctrl_outclk ) & (\data_viewer|LEDR[13]~14_combout )) # (!GLOBAL(\data_viewer|LEDR[15]~1clkctrl_outclk ) & ((\data_viewer|LEDR [13])))

	.dataa(gnd),
	.datab(\data_viewer|LEDR[13]~14_combout ),
	.datac(\data_viewer|LEDR[15]~1clkctrl_outclk ),
	.datad(\data_viewer|LEDR [13]),
	.cin(gnd),
	.combout(\data_viewer|LEDR [13]),
	.cout());
// synopsys translate_off
defparam \data_viewer|LEDR[13] .lut_mask = 16'hCFC0;
defparam \data_viewer|LEDR[13] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y23_N0
cycloneive_lcell_comb \data_viewer|LEDR[14]~15 (
// Equation(s):
// \data_viewer|LEDR[14]~15_combout  = (\SW[14]~input_o  & ((\KEY[2]~input_o ) # (!\KEY[1]~input_o )))

	.dataa(\SW[14]~input_o ),
	.datab(\KEY[1]~input_o ),
	.datac(gnd),
	.datad(\KEY[2]~input_o ),
	.cin(gnd),
	.combout(\data_viewer|LEDR[14]~15_combout ),
	.cout());
// synopsys translate_off
defparam \data_viewer|LEDR[14]~15 .lut_mask = 16'hAA22;
defparam \data_viewer|LEDR[14]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y23_N22
cycloneive_lcell_comb \data_viewer|LEDR[14] (
// Equation(s):
// \data_viewer|LEDR [14] = (GLOBAL(\data_viewer|LEDR[15]~1clkctrl_outclk ) & (\data_viewer|LEDR[14]~15_combout )) # (!GLOBAL(\data_viewer|LEDR[15]~1clkctrl_outclk ) & ((\data_viewer|LEDR [14])))

	.dataa(gnd),
	.datab(\data_viewer|LEDR[14]~15_combout ),
	.datac(\data_viewer|LEDR[15]~1clkctrl_outclk ),
	.datad(\data_viewer|LEDR [14]),
	.cin(gnd),
	.combout(\data_viewer|LEDR [14]),
	.cout());
// synopsys translate_off
defparam \data_viewer|LEDR[14] .lut_mask = 16'hCFC0;
defparam \data_viewer|LEDR[14] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y20_N30
cycloneive_lcell_comb \data_viewer|LEDR[15]~16 (
// Equation(s):
// \data_viewer|LEDR[15]~16_combout  = (\SW[15]~input_o  & ((\KEY[2]~input_o ) # (!\KEY[1]~input_o )))

	.dataa(\KEY[2]~input_o ),
	.datab(\SW[15]~input_o ),
	.datac(gnd),
	.datad(\KEY[1]~input_o ),
	.cin(gnd),
	.combout(\data_viewer|LEDR[15]~16_combout ),
	.cout());
// synopsys translate_off
defparam \data_viewer|LEDR[15]~16 .lut_mask = 16'h88CC;
defparam \data_viewer|LEDR[15]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y20_N18
cycloneive_lcell_comb \data_viewer|LEDR[15] (
// Equation(s):
// \data_viewer|LEDR [15] = (GLOBAL(\data_viewer|LEDR[15]~1clkctrl_outclk ) & (\data_viewer|LEDR[15]~16_combout )) # (!GLOBAL(\data_viewer|LEDR[15]~1clkctrl_outclk ) & ((\data_viewer|LEDR [15])))

	.dataa(\data_viewer|LEDR[15]~16_combout ),
	.datab(gnd),
	.datac(\data_viewer|LEDR [15]),
	.datad(\data_viewer|LEDR[15]~1clkctrl_outclk ),
	.cin(gnd),
	.combout(\data_viewer|LEDR [15]),
	.cout());
// synopsys translate_off
defparam \data_viewer|LEDR[15] .lut_mask = 16'hAAF0;
defparam \data_viewer|LEDR[15] .sum_lutc_input = "datac";
// synopsys translate_on

assign HEX0[0] = \HEX0[0]~output_o ;

assign HEX0[1] = \HEX0[1]~output_o ;

assign HEX0[2] = \HEX0[2]~output_o ;

assign HEX0[3] = \HEX0[3]~output_o ;

assign HEX0[4] = \HEX0[4]~output_o ;

assign HEX0[5] = \HEX0[5]~output_o ;

assign HEX0[6] = \HEX0[6]~output_o ;

assign HEX1[0] = \HEX1[0]~output_o ;

assign HEX1[1] = \HEX1[1]~output_o ;

assign HEX1[2] = \HEX1[2]~output_o ;

assign HEX1[3] = \HEX1[3]~output_o ;

assign HEX1[4] = \HEX1[4]~output_o ;

assign HEX1[5] = \HEX1[5]~output_o ;

assign HEX1[6] = \HEX1[6]~output_o ;

assign HEX2[0] = \HEX2[0]~output_o ;

assign HEX2[1] = \HEX2[1]~output_o ;

assign HEX2[2] = \HEX2[2]~output_o ;

assign HEX2[3] = \HEX2[3]~output_o ;

assign HEX2[4] = \HEX2[4]~output_o ;

assign HEX2[5] = \HEX2[5]~output_o ;

assign HEX2[6] = \HEX2[6]~output_o ;

assign HEX3[0] = \HEX3[0]~output_o ;

assign HEX3[1] = \HEX3[1]~output_o ;

assign HEX3[2] = \HEX3[2]~output_o ;

assign HEX3[3] = \HEX3[3]~output_o ;

assign HEX3[4] = \HEX3[4]~output_o ;

assign HEX3[5] = \HEX3[5]~output_o ;

assign HEX3[6] = \HEX3[6]~output_o ;

assign LEDG[0] = \LEDG[0]~output_o ;

assign LEDG[1] = \LEDG[1]~output_o ;

assign LEDG[2] = \LEDG[2]~output_o ;

assign LEDG[3] = \LEDG[3]~output_o ;

assign LEDG[4] = \LEDG[4]~output_o ;

assign LEDG[5] = \LEDG[5]~output_o ;

assign LEDG7 = \LEDG7~output_o ;

assign LEDR[0] = \LEDR[0]~output_o ;

assign LEDR[1] = \LEDR[1]~output_o ;

assign LEDR[2] = \LEDR[2]~output_o ;

assign LEDR[3] = \LEDR[3]~output_o ;

assign LEDR[4] = \LEDR[4]~output_o ;

assign LEDR[5] = \LEDR[5]~output_o ;

assign LEDR[6] = \LEDR[6]~output_o ;

assign LEDR[7] = \LEDR[7]~output_o ;

assign LEDR[8] = \LEDR[8]~output_o ;

assign LEDR[9] = \LEDR[9]~output_o ;

assign LEDR[10] = \LEDR[10]~output_o ;

assign LEDR[11] = \LEDR[11]~output_o ;

assign LEDR[12] = \LEDR[12]~output_o ;

assign LEDR[13] = \LEDR[13]~output_o ;

assign LEDR[14] = \LEDR[14]~output_o ;

assign LEDR[15] = \LEDR[15]~output_o ;

assign LEDR16_17[0] = \LEDR16_17[0]~output_o ;

assign LEDR16_17[1] = \LEDR16_17[1]~output_o ;

endmodule

module hard_block (

	devpor,
	devclrn,
	devoe);

// Design Ports Information
// ~ALTERA_ASDO_DATA1~	=>  Location: PIN_F4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_FLASH_nCE_nCSO~	=>  Location: PIN_E2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_DCLK~	=>  Location: PIN_P3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_DATA0~	=>  Location: PIN_N7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_nCEO~	=>  Location: PIN_P28,	 I/O Standard: 2.5 V,	 Current Strength: 8mA

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

wire \~ALTERA_ASDO_DATA1~~padout ;
wire \~ALTERA_FLASH_nCE_nCSO~~padout ;
wire \~ALTERA_DATA0~~padout ;
wire \~ALTERA_ASDO_DATA1~~ibuf_o ;
wire \~ALTERA_FLASH_nCE_nCSO~~ibuf_o ;
wire \~ALTERA_DATA0~~ibuf_o ;


endmodule
