#-----------------------------------------------------------
# Vivado v2016.2 (64-bit)
# SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
# IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
# Start of session at: Mon Jan 03 23:00:14 2022
# Process ID: 11392
# Current directory: D:/wza/vivado_program_files/project_for_digital_logic/pwm_driver/vivado-proj/vivado-proj.runs/synth_1
# Command line: vivado.exe -log pwm_driver.vds -mode batch -messageDb vivado.pb -notrace -source pwm_driver.tcl
# Log file: D:/wza/vivado_program_files/project_for_digital_logic/pwm_driver/vivado-proj/vivado-proj.runs/synth_1/pwm_driver.vds
# Journal file: D:/wza/vivado_program_files/project_for_digital_logic/pwm_driver/vivado-proj/vivado-proj.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source pwm_driver.tcl -notrace
Command: synth_design -top pwm_driver -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 2776 
WARNING: [Synth 8-2142] illegal initial value of input port data for module pwm_driver ignored [D:/wza/vivado_program_files/project_for_digital_logic/pwm_driver/src/pwm_driver.v:5]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:12 . Memory (MB): peak = 314.574 ; gain = 107.539
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'pwm_driver' [D:/wza/vivado_program_files/project_for_digital_logic/pwm_driver/src/pwm_driver.v:1]
INFO: [Synth 8-638] synthesizing module 'time_divider' [D:/wza/vivado_program_files/project_for_digital_logic/pwm_driver/src/time_divider.v:1]
	Parameter ratio bound to: 1000 - type: integer 
WARNING: [Synth 8-5788] Register o_clk_reg in module time_divider is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/wza/vivado_program_files/project_for_digital_logic/pwm_driver/src/time_divider.v:24]
INFO: [Synth 8-256] done synthesizing module 'time_divider' (1#1) [D:/wza/vivado_program_files/project_for_digital_logic/pwm_driver/src/time_divider.v:1]
INFO: [Synth 8-256] done synthesizing module 'pwm_driver' (2#1) [D:/wza/vivado_program_files/project_for_digital_logic/pwm_driver/src/pwm_driver.v:1]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:13 . Memory (MB): peak = 332.457 ; gain = 125.422
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:13 . Memory (MB): peak = 332.457 ; gain = 125.422
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/wza/vivado_program_files/project_for_digital_logic/pwm_driver/vivado-proj/vivado-proj.srcs/constrs_1/new/pwm_driver.xdc]
Finished Parsing XDC File [D:/wza/vivado_program_files/project_for_digital_logic/pwm_driver/vivado-proj/vivado-proj.srcs/constrs_1/new/pwm_driver.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/wza/vivado_program_files/project_for_digital_logic/pwm_driver/vivado-proj/vivado-proj.srcs/constrs_1/new/pwm_driver.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/pwm_driver_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/pwm_driver_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 627.238 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:17 ; elapsed = 00:00:25 . Memory (MB): peak = 627.238 ; gain = 420.203
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:17 ; elapsed = 00:00:25 . Memory (MB): peak = 627.238 ; gain = 420.203
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:17 ; elapsed = 00:00:25 . Memory (MB): peak = 627.238 ; gain = 420.203
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:17 ; elapsed = 00:00:25 . Memory (MB): peak = 627.238 ; gain = 420.203
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     13 Bit       Adders := 1     
+---Registers : 
	               13 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     13 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module pwm_driver 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     13 Bit       Adders := 1     
+---Registers : 
	               13 Bit    Registers := 1     
+---Muxes : 
	   2 Input     13 Bit        Muxes := 1     
Module time_divider 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Start Parallel Synthesis Optimization  : Time (s): cpu = 00:00:18 ; elapsed = 00:00:25 . Memory (MB): peak = 627.238 ; gain = 420.203
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:00:25 . Memory (MB): peak = 627.238 ; gain = 420.203
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:00:18 ; elapsed = 00:00:25 . Memory (MB): peak = 627.238 ; gain = 420.203

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3886] merging instance 'i_1/div_inst/count_reg[13]' (FDC) to 'i_1/div_inst/count_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_1/div_inst/count_reg[11]' (FDC) to 'i_1/div_inst/count_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_1/div_inst/count_reg[10]' (FDC) to 'i_1/div_inst/count_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_1/div_inst/count_reg[20]' (FDC) to 'i_1/div_inst/count_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_1/div_inst/count_reg[15]' (FDC) to 'i_1/div_inst/count_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_1/div_inst/count_reg[22]' (FDC) to 'i_1/div_inst/count_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_1/div_inst/count_reg[24]' (FDC) to 'i_1/div_inst/count_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_1/div_inst/count_reg[28]' (FDC) to 'i_1/div_inst/count_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_1/div_inst/count_reg[25]' (FDC) to 'i_1/div_inst/count_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_1/div_inst/count_reg[30]' (FDC) to 'i_1/div_inst/count_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_1/div_inst/count_reg[31]' (FDC) to 'i_1/div_inst/count_reg[29]'
INFO: [Synth 8-3886] merging instance 'i_1/div_inst/count_reg[18]' (FDC) to 'i_1/div_inst/count_reg[29]'
INFO: [Synth 8-3886] merging instance 'i_1/div_inst/count_reg[16]' (FDC) to 'i_1/div_inst/count_reg[29]'
INFO: [Synth 8-3886] merging instance 'i_1/div_inst/count_reg[14]' (FDC) to 'i_1/div_inst/count_reg[29]'
INFO: [Synth 8-3886] merging instance 'i_1/div_inst/count_reg[21]' (FDC) to 'i_1/div_inst/count_reg[29]'
INFO: [Synth 8-3886] merging instance 'i_1/div_inst/count_reg[12]' (FDC) to 'i_1/div_inst/count_reg[29]'
INFO: [Synth 8-3886] merging instance 'i_1/div_inst/count_reg[19]' (FDC) to 'i_1/div_inst/count_reg[29]'
INFO: [Synth 8-3886] merging instance 'i_1/div_inst/count_reg[23]' (FDC) to 'i_1/div_inst/count_reg[29]'
INFO: [Synth 8-3886] merging instance 'i_1/div_inst/count_reg[27]' (FDC) to 'i_1/div_inst/count_reg[29]'
INFO: [Synth 8-3886] merging instance 'i_1/div_inst/count_reg[26]' (FDC) to 'i_1/div_inst/count_reg[29]'
INFO: [Synth 8-3886] merging instance 'i_1/div_inst/count_reg[17]' (FDC) to 'i_1/div_inst/count_reg[29]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/\div_inst/count_reg[29] )
WARNING: [Synth 8-3332] Sequential element (div_inst/count_reg[10]) is unused and will be removed from module pwm_driver.
WARNING: [Synth 8-3332] Sequential element (div_inst/count_reg[11]) is unused and will be removed from module pwm_driver.
WARNING: [Synth 8-3332] Sequential element (div_inst/count_reg[12]) is unused and will be removed from module pwm_driver.
WARNING: [Synth 8-3332] Sequential element (div_inst/count_reg[13]) is unused and will be removed from module pwm_driver.
WARNING: [Synth 8-3332] Sequential element (div_inst/count_reg[14]) is unused and will be removed from module pwm_driver.
WARNING: [Synth 8-3332] Sequential element (div_inst/count_reg[15]) is unused and will be removed from module pwm_driver.
WARNING: [Synth 8-3332] Sequential element (div_inst/count_reg[16]) is unused and will be removed from module pwm_driver.
WARNING: [Synth 8-3332] Sequential element (div_inst/count_reg[17]) is unused and will be removed from module pwm_driver.
WARNING: [Synth 8-3332] Sequential element (div_inst/count_reg[18]) is unused and will be removed from module pwm_driver.
WARNING: [Synth 8-3332] Sequential element (div_inst/count_reg[19]) is unused and will be removed from module pwm_driver.
WARNING: [Synth 8-3332] Sequential element (div_inst/count_reg[20]) is unused and will be removed from module pwm_driver.
WARNING: [Synth 8-3332] Sequential element (div_inst/count_reg[21]) is unused and will be removed from module pwm_driver.
WARNING: [Synth 8-3332] Sequential element (div_inst/count_reg[22]) is unused and will be removed from module pwm_driver.
WARNING: [Synth 8-3332] Sequential element (div_inst/count_reg[23]) is unused and will be removed from module pwm_driver.
WARNING: [Synth 8-3332] Sequential element (div_inst/count_reg[24]) is unused and will be removed from module pwm_driver.
WARNING: [Synth 8-3332] Sequential element (div_inst/count_reg[25]) is unused and will be removed from module pwm_driver.
WARNING: [Synth 8-3332] Sequential element (div_inst/count_reg[26]) is unused and will be removed from module pwm_driver.
WARNING: [Synth 8-3332] Sequential element (div_inst/count_reg[27]) is unused and will be removed from module pwm_driver.
WARNING: [Synth 8-3332] Sequential element (div_inst/count_reg[28]) is unused and will be removed from module pwm_driver.
WARNING: [Synth 8-3332] Sequential element (div_inst/count_reg[29]) is unused and will be removed from module pwm_driver.
WARNING: [Synth 8-3332] Sequential element (div_inst/count_reg[30]) is unused and will be removed from module pwm_driver.
WARNING: [Synth 8-3332] Sequential element (div_inst/count_reg[31]) is unused and will be removed from module pwm_driver.
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:00:26 . Memory (MB): peak = 627.238 ; gain = 420.203
---------------------------------------------------------------------------------
Finished Parallel Area Optimization  : Time (s): cpu = 00:00:18 ; elapsed = 00:00:26 . Memory (MB): peak = 627.238 ; gain = 420.203

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:29 ; elapsed = 00:00:38 . Memory (MB): peak = 627.238 ; gain = 420.203
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:29 ; elapsed = 00:00:38 . Memory (MB): peak = 627.238 ; gain = 420.203
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:29 ; elapsed = 00:00:38 . Memory (MB): peak = 627.238 ; gain = 420.203
---------------------------------------------------------------------------------
Finished Parallel Technology Mapping Optimization  : Time (s): cpu = 00:00:29 ; elapsed = 00:00:38 . Memory (MB): peak = 627.238 ; gain = 420.203

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
Finished Parallel Synthesis Optimization  : Time (s): cpu = 00:00:29 ; elapsed = 00:00:38 . Memory (MB): peak = 627.238 ; gain = 420.203
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:30 ; elapsed = 00:00:39 . Memory (MB): peak = 627.238 ; gain = 420.203
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:30 ; elapsed = 00:00:39 . Memory (MB): peak = 627.238 ; gain = 420.203
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:30 ; elapsed = 00:00:39 . Memory (MB): peak = 627.238 ; gain = 420.203
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:30 ; elapsed = 00:00:39 . Memory (MB): peak = 627.238 ; gain = 420.203
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:30 ; elapsed = 00:00:39 . Memory (MB): peak = 627.238 ; gain = 420.203
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:30 ; elapsed = 00:00:39 . Memory (MB): peak = 627.238 ; gain = 420.203
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |     8|
|3     |LUT1   |    13|
|4     |LUT2   |    12|
|5     |LUT3   |     1|
|6     |LUT4   |    14|
|7     |LUT5   |     1|
|8     |LUT6   |    14|
|9     |FDCE   |    23|
|10    |FDRE   |     1|
|11    |IBUF   |    15|
|12    |OBUF   |     1|
+------+-------+------+

Report Instance Areas: 
+------+-----------+-------------+------+
|      |Instance   |Module       |Cells |
+------+-----------+-------------+------+
|1     |top        |             |   104|
|2     |  div_inst |time_divider |    28|
+------+-----------+-------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:30 ; elapsed = 00:00:39 . Memory (MB): peak = 627.238 ; gain = 420.203
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 22 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:16 ; elapsed = 00:00:24 . Memory (MB): peak = 627.238 ; gain = 106.086
Synthesis Optimization Complete : Time (s): cpu = 00:00:30 ; elapsed = 00:00:39 . Memory (MB): peak = 627.238 ; gain = 420.203
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 23 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
38 Infos, 24 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:29 ; elapsed = 00:00:33 . Memory (MB): peak = 627.238 ; gain = 402.836
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.049 . Memory (MB): peak = 627.238 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Mon Jan 03 23:00:56 2022...
