<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE twReport [
<!ELEMENT twReport (twHead?, (twWarn | twDebug | twInfo)*, twBody, twSum?,
					twDebug*, twFoot?, twClientInfo?)>
<!ATTLIST twReport version CDATA "10,4">
<!ELEMENT twHead (twExecVer?, twCopyright, twCmdLine?, twDesign?, twPCF?, twDevInfo, twRptInfo, twEnvVar*)>
<!ELEMENT twExecVer (#PCDATA)>
<!ELEMENT twCopyright (#PCDATA)>
<!ELEMENT twCmdLine (#PCDATA)>
<!ELEMENT twDesign (#PCDATA)>
<!ELEMENT twPCF (#PCDATA)>
<!ELEMENT twDevInfo (twDevName, twSpeedGrade, twSpeedVer?)>
<!ELEMENT twDevName (#PCDATA)>
<!ATTLIST twDevInfo arch CDATA #IMPLIED pkg CDATA #IMPLIED>
<!ELEMENT twSpeedGrade (#PCDATA)>
<!ELEMENT twSpeedVer (#PCDATA)>
<!ELEMENT twRptInfo (twItemLimit?, (twUnconst, twUnconstLimit?)?)>
<!ATTLIST twRptInfo twRptLvl (twErr | twVerbose | twTerseErr | twSum | twTimeGrp) #REQUIRED>
<!ATTLIST twRptInfo twAdvRpt  (TRUE | FALSE) "FALSE">
<!ATTLIST twRptInfo twTimeUnits (twPsec | twNsec | twUsec | twMsec | twSec) "twNsec">
<!ATTLIST twRptInfo twFreqUnits (twGHz | twMHz | twHz) "twMHz">
<!ATTLIST twRptInfo twReportMinPaths CDATA #IMPLIED>
<!ELEMENT twItemLimit (#PCDATA)>
<!ELEMENT twUnconst EMPTY>
<!ELEMENT twUnconstLimit (#PCDATA)>
<!ELEMENT twEnvVar EMPTY>
<!ATTLIST twEnvVar name CDATA #REQUIRED>
<!ATTLIST twEnvVar description CDATA #REQUIRED>
<!ELEMENT twWarn (#PCDATA)>
<!ELEMENT twInfo (#PCDATA)>
<!ELEMENT twDebug (#PCDATA)>
<!ELEMENT twBody (twDerating?, (twSumRpt | twVerboseRpt | twErrRpt | twTerseErrRpt | twTimeGrpRpt), twNonDedClks?)>
<!ATTLIST twBody twFastPaths CDATA #IMPLIED>
<!ELEMENT twDerating (twProc?, twTemp?, twVolt?)>
<!ELEMENT twProc (#PCDATA)>
<!ELEMENT twTemp (#PCDATA)>
<!ELEMENT twVolt (#PCDATA)>
<!ELEMENT twSumRpt (twConstRollupTable*, twConstList?, twConstSummaryTable?, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?)>
<!ELEMENT twErrRpt (twCycles?, (twConst | twTIG |  twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)>
<!ELEMENT twTerseErrRpt (twConstList, twUnmetConstCnt?, twDataSheet?)>
<!ELEMENT twVerboseRpt (twCycles?, (twConst | twTIG | twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)> 
<!ELEMENT twCycles (twSigConn+)>
<!ATTLIST twCycles twNum CDATA #REQUIRED>
<!ELEMENT twSigConn (twSig, twDriver, twLoad)>
<!ELEMENT twSig (#PCDATA)>
<!ELEMENT twDriver (#PCDATA)>
<!ELEMENT twLoad (#PCDATA)> 
<!ELEMENT twConst (twConstHead, ((twPathRpt?,twRacePathRpt?, twPathRptBanner?)* |  (twPathRpt*, twRacePathRpt?) |  twNetRpt* | twClkSkewLimit*))>
<!ATTLIST twConst twConstType (NET | 
							   NETDELAY | 
							   NETSKEW | 
							   PATH |
							   DEFPERIOD |
							   UNCONSTPATH |
							   DEFPATH | 
							   PATH2SETUP |
							   UNCONSTPATH2SETUP | 
							   PATHCLASS | 
							   PATHDELAY | 
							   PERIOD |
							   FREQUENCY |
							   PATHBLOCK |
							   OFFSET |
							   OFFSETIN |
							   OFFSETINCLOCK | 
							   UNCONSTOFFSETINCLOCK |
							   OFFSETINDELAY |
							   OFFSETINMOD |
							   OFFSETOUT |
							   OFFSETOUTCLOCK |
							   UNCONSTOFFSETOUTCLOCK | 
							   OFFSETOUTDELAY |
							   OFFSETOUTMOD| CLOCK_SKEW_LIMITS) #IMPLIED> 
<!ELEMENT twConstHead (twConstName, twItemCnt, twErrCntSetup, twErrCntEndPt?, twErrCntHold,
					   twEndPtCnt?,
					   twPathErrCnt?, (twMinPer| twMaxDel| twMaxFreq| twMaxNetDel| twMaxNetSkew| twMinOff| twMaxOff)*)>
<!ELEMENT twConstName (#PCDATA)>
<!ATTLIST twConstName UCFConstName CDATA #IMPLIED>
<!ATTLIST twConstHead uID CDATA #IMPLIED>
<!ELEMENT twItemCnt (#PCDATA)>
<!ELEMENT twErrCnt (#PCDATA)>
<!ELEMENT twErrCntEndPt (#PCDATA)>
<!ELEMENT twErrCntSetup (#PCDATA)>
<!ELEMENT twErrCntHold (#PCDATA)>
<!ATTLIST twErrCntHold twRaceChecked (TRUE | FALSE) "FALSE">
<!ELEMENT twEndPtCnt (#PCDATA)>
<!ELEMENT twPathErrCnt (#PCDATA)>
<!ELEMENT twMinPer (#PCDATA) >
<!ELEMENT twFootnote EMPTY>
<!ATTLIST twFootnote number CDATA #REQUIRED>
<!ELEMENT twMaxDel (#PCDATA)>
<!ELEMENT twMaxFreq (#PCDATA)>
<!ELEMENT twMinOff (#PCDATA)>
<!ELEMENT twMaxOff (#PCDATA)>
<!ELEMENT twTIG (twTIGHead, (twPathRpt*,twRacePathRpt?))>
<!ELEMENT twTIGHead (twTIGName, twInstantiated, twBlocked)>
<!ELEMENT twTIGName (#PCDATA)>
<!ELEMENT twInstantiated (#PCDATA)>
<!ELEMENT twBlocked (#PCDATA)>
<!ELEMENT twRacePathRpt (twRacePath+)>
<!ELEMENT twPathRpt (twUnconstPath | twConstPath | twUnconstOffIn | twConstOffIn | twUnconstOffOut | twConstOffOut | twModOffOut)>
<!ELEMENT twUnconstPath (twTotDel, twSrc, twDest,  (twDel, twSUTime)?, twTotPathDel?, twClkSkew?, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twUnconstPath twDataPathType CDATA #IMPLIED
						twSimpleMinPath CDATA #IMPLIED>
<!ELEMENT twTotDel (#PCDATA)>
<!ELEMENT twSrc (#PCDATA)>
<!ATTLIST twSrc BELType CDATA #IMPLIED>
<!ELEMENT twDest (#PCDATA)>
<!ATTLIST twDest BELType CDATA #IMPLIED>
<!ELEMENT twDel (#PCDATA)>
<!ELEMENT twSUTime (#PCDATA)>
<!ELEMENT twTotPathDel (#PCDATA)>
<!ELEMENT twClkSkew (#PCDATA)>
<!ATTLIST twClkSkew dest CDATA #IMPLIED src CDATA #IMPLIED>
<!ELEMENT twConstPath (twSlack, twSrc, twDest, twTotPathDel?, twClkSkew?, twDelConst, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twConstPath twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstPath constType (period | fromto | unknown) "unknown">
<!ELEMENT twSlack (#PCDATA)>
<!ELEMENT twDelConst (#PCDATA)>
<!ELEMENT tw2Phase EMPTY>
<!ELEMENT twClkUncert (#PCDATA)>
<!ATTLIST twClkUncert fSysJit CDATA #IMPLIED  fInputJit CDATA #IMPLIED
					  fDCMJit CDATA #IMPLIED
					  fPhaseErr CDATA #IMPLIED
					  sEqu CDATA #IMPLIED>
<!ELEMENT twRacePath (twSlack, twSrc, twDest, twClkSkew, twDelConst?, twClkUncert?, twDetPath)>
<!ELEMENT twPathRptBanner (#PCDATA)>
<!ATTLIST twPathRptBanner sType CDATA #IMPLIED iPaths CDATA #IMPLIED iCriticalPaths CDATA #IMPLIED>
<!ELEMENT twUnconstOffIn (twOff, twSrc, twDest, twGuaranteed?, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twUnconstOffIn twDataPathType CDATA #IMPLIED>
<!ELEMENT twOff (#PCDATA)>
<!ELEMENT twGuaranteed EMPTY>
<!ELEMENT twConstOffIn (twSlack, twSrc, twDest, ((twClkDel, twClkSrc, twClkDest) | twGuarInSetup), twOff, twOffSrc, twOffDest, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twConstOffIn twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstOffIn twDurationNotSpecified CDATA #IMPLIED>
<!ELEMENT twClkDel (#PCDATA)>
<!ELEMENT twClkSrc (#PCDATA)>
<!ELEMENT twClkDest (#PCDATA)>
<!ELEMENT twGuarInSetup (#PCDATA)>
<!ELEMENT twOffSrc (#PCDATA)>
<!ELEMENT twOffDest (#PCDATA)>
<!ELEMENT twUnconstOffOut (twOff, twSrc, twDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twUnconstOffOut twDataPathType CDATA #IMPLIED>
<!ELEMENT twConstOffOut (twSlack, twSrc, twDest, twClkDel, twClkSrc, twClkDest, twDataDel, twDataSrc, twDataDest, twOff, twOffSrc, twOffDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twConstOffOut twDataPathType CDATA "twDataPathMaxDelay">
<!ELEMENT twDataDel (#PCDATA)>
<!ELEMENT twDataSrc (#PCDATA)>
<!ELEMENT twDataDest (#PCDATA)>
<!ELEMENT twModOffOut (twSlack, twDest, twDataDel, twDataSrc, twDataDest, twClkUncert?, twDataPath?)>
<!ELEMENT twDetPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDetPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twDataPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDataPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twClkPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twClkPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twLogLvls (#PCDATA)>
<!ELEMENT twSrcSite (#PCDATA)>
<!ELEMENT twSrcClk (#PCDATA)>
<!ATTLIST twSrcClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twSrcClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twSrcClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPathDel (twSite, twDelType, twFanCnt?, twDelInfo?, twComp, twNet?, twBEL*)>
<!ATTLIST twPathDel twHoldTime (TRUE | FALSE) "FALSE">
<!ELEMENT twDelInfo (#PCDATA)>
<!ATTLIST twDelInfo twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ATTLIST twDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twSite (#PCDATA)>
<!ELEMENT twDelType (#PCDATA)>
<!ELEMENT twFanCnt (#PCDATA)>
<!ELEMENT twComp (#PCDATA)>
<!ELEMENT twNet (#PCDATA)>
<!ELEMENT twBEL (#PCDATA)>
<!ELEMENT twLogDel (#PCDATA)>
<!ELEMENT twRouteDel (#PCDATA)>
<!ELEMENT twDestClk (#PCDATA)>
<!ATTLIST twDestClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twDestClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twDestClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPctLog (#PCDATA)>
<!ELEMENT twPctRoute (#PCDATA)>
<!ELEMENT twNetRpt (twDelNet | twSlackNet | twSkewNet)>
<!ELEMENT twDelNet (twDel, twNet, twDetNet?)>
<!ELEMENT twSlackNet (twSlack, twNet, twDel, twNotMet?, twTimeConst, twAbsSlack, twDetNet?)>
<!ELEMENT twTimeConst (#PCDATA)>
<!ELEMENT twAbsSlack (#PCDATA)>
<!ELEMENT twSkewNet (twSlack, twNet, twSkew, twNotMet?, twTimeConst, twAbsSlack, twDetSkewNet?)>
<!ELEMENT twSkew (#PCDATA)>
<!ELEMENT twDetNet (twNetDel*)>
<!ELEMENT twNetDel (twSrc, twDest, twNetDelInfo)>
<!ELEMENT twNetDelInfo (#PCDATA)>
<!ATTLIST twNetDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twDetSkewNet (twNetSkew*)>
<!ELEMENT twNetSkew (twSrc, twDest, twNetDelInfo, twSkew)>
<!ELEMENT twClkSkewLimit  EMPTY>
<!ATTLIST twClkSkewLimit slack CDATA #IMPLIED skew CDATA #IMPLIED arrv1name CDATA #IMPLIED                      arrv1 CDATA #IMPLIED
		         arrv2name CDATA #IMPLIED arrv2 CDATA #IMPLIED uncert CDATA #IMPLIED>
<!ELEMENT twConstRollupTable (twConstRollup*)>
<!ATTLIST twConstRollupTable uID CDATA #IMPLIED>
<!ELEMENT twConstRollup  EMPTY>
<!ATTLIST twConstRollup name CDATA #IMPLIED fullName CDATA #IMPLIED type CDATA #IMPLIED                      requirement CDATA #IMPLIED prefType CDATA #IMPLIED actual CDATA #IMPLIED>
<!ATTLIST twConstRollup  actualRollup CDATA #IMPLIED                      errors CDATA #IMPLIED errorRollup CDATA #IMPLIED items CDATA #IMPLIED                      itemsRollup CDATA #IMPLIED>
<!ELEMENT twConstList (twConstListItem)*>
<!ELEMENT twConstListItem (twConstName, twNotMet?, twReqVal?, twActVal?, twLogLvls?)> 
<!ATTLIST twConstListItem twUnits (twTime | twFreq) "twTime">
<!ELEMENT twNotMet EMPTY>
<!ELEMENT twReqVal (#PCDATA)>
<!ELEMENT twActVal (#PCDATA)>
<!ELEMENT twConstSummaryTable (twConstStats|twConstSummary)*>
<!ATTLIST twConstSummaryTable twEmptyConstraints CDATA #IMPLIED>
<!ELEMENT twConstStats (twConstName)>
<!ATTLIST twConstStats twUnits (twTime | twFreq) "twTime">
<!ATTLIST twConstStats twRequired CDATA #IMPLIED>
<!ATTLIST twConstStats twActual CDATA #IMPLIED>
<!ATTLIST twConstStats twSlack CDATA #IMPLIED>
<!ATTLIST twConstStats twLogLvls CDATA #IMPLIED>
<!ATTLIST twConstStats twErrors CDATA #IMPLIED>
<!ATTLIST twConstStats twPCFIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twAbsSlackIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twTCType CDATA #IMPLIED>
<!ELEMENT twConstSummary (twConstName, twConstData?, twConstData*)>
<!ATTLIST twConstSummary PCFIndex CDATA #IMPLIED  slackIndex CDATA #IMPLIED>
<!ELEMENT twConstData EMPTY>
<!ATTLIST twConstData type CDATA #IMPLIED  units (MHz | ns) "ns" slack CDATA #IMPLIED
					  best CDATA #IMPLIED requested CDATA #IMPLIED
					  errors CDATA #IMPLIED
					  score CDATA #IMPLIED>
<!ELEMENT twTimeGrpRpt (twTimeGrp)*>
<!ELEMENT twTimeGrp (twTimeGrpName, twCompList?, twBELList?, twMacList?, twBlockList?, twSigList?, twPinList?)>
<!ELEMENT twTimeGrpName (#PCDATA)>
<!ELEMENT twCompList (twCompName+)>
<!ELEMENT twCompName (#PCDATA)>
<!ELEMENT twSigList (twSigName+)>
<!ELEMENT twSigName (#PCDATA)>
<!ELEMENT twBELList (twBELName+)>
<!ELEMENT twBELName (#PCDATA)>
<!ELEMENT twBlockList (twBlockName+)>
<!ELEMENT twBlockName (#PCDATA)>
<!ELEMENT twMacList (twMacName+)>
<!ELEMENT twMacName (#PCDATA)>
<!ELEMENT twPinList (twPinName+)>
<!ELEMENT twPinName (#PCDATA)>
<!ELEMENT twUnmetConstCnt (#PCDATA)>
<!ELEMENT twDataSheet (twSUH2ClkList*, (twClk2PadList|twClk2OutList)*, twClk2SUList*, twPad2PadList?, twOffsetTables?)>
<!ATTLIST twDataSheet twNameLen CDATA #REQUIRED>
<!ELEMENT twSUH2ClkList (twDest, twSUH2Clk+)>
<!ATTLIST twSUH2ClkList twDestWidth CDATA #IMPLIED>
<!ATTLIST twSUH2ClkList twPhaseWidth CDATA #IMPLIED>
<!ELEMENT twSUH2Clk (twSrc, twSUHTime, twSUHTime?)> 
<!ELEMENT twSUHTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHTime twInternalClk CDATA #IMPLIED>
<!ATTLIST twSUHTime twClkPhase CDATA #IMPLIED>
<!ELEMENT twSU2ClkTime (#PCDATA)>
<!ATTLIST twSU2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twH2ClkTime (#PCDATA)>
<!ATTLIST twH2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2PadList (twSrc, twClk2Pad+)>
<!ELEMENT twClk2Pad (twDest, twTime)>
<!ELEMENT twTime (#PCDATA)>
<!ATTLIST twTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2OutList (twSrc, twClk2Out+)>
<!ATTLIST twClk2OutList twDestWidth CDATA #REQUIRED>
<!ATTLIST twClk2OutList twPhaseWidth CDATA #REQUIRED>
<!ELEMENT twClk2Out EMPTY>
<!ATTLIST twClk2Out twOutPad CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twInternalClk CDATA #REQUIRED>
<!ATTLIST twClk2Out twClkPhase CDATA #REQUIRED>
<!ELEMENT twClk2SUList (twDest, twClk2SU+)>
<!ATTLIST twClk2SUList twDestWidth CDATA #IMPLIED>
<!ELEMENT twClk2SU (twSrc, twRiseRise?, twFallRise?, twRiseFall?, twFallFall?)>
<!ELEMENT twRiseRise (#PCDATA)>
<!ELEMENT twFallRise (#PCDATA)>
<!ELEMENT twRiseFall (#PCDATA)>
<!ELEMENT twFallFall (#PCDATA)>
<!ELEMENT twPad2PadList (twPad2Pad+)>
<!ATTLIST twPad2PadList twSrcWidth CDATA #IMPLIED>
<!ATTLIST twPad2PadList twDestWidth CDATA #IMPLIED>
<!ELEMENT twPad2Pad (twSrc, twDest, twDel)>
<!ELEMENT twOffsetTables (twOffsetInTable*,twOffsetOutTable*)>
<!ELEMENT twOffsetInTable (twConstName, twOffInTblRow*)>
<!ATTLIST twOffsetInTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstWindow CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetup CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHold CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetupSlack CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffsetOutTable (twConstName, twOffOutTblRow*)>
<!ATTLIST twOffsetOutTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMinSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMaxSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twRelSkew CDATA #IMPLIED>
<!ELEMENT twOffInTblRow (twSrc, twSUHSlackTime*)>       
<!ELEMENT twSUHSlackTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHSlackTime twSetupSlack CDATA #IMPLIED  twHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffOutTblRow EMPTY>
<!ATTLIST twOffOutTblRow twOutPad CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twSlack CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twRelSkew CDATA #IMPLIED>
<!ELEMENT twNonDedClks ((twWarn | twInfo), twNonDedClk+)>
<!ELEMENT twNonDedClk (#PCDATA)>
<!ELEMENT twSum ( twErrCnt, twScore, twConstCov, twStats)>
<!ELEMENT twScore (#PCDATA)>
<!ELEMENT twConstCov (twPathCnt, twNetCnt, twConnCnt, twPct?)>
<!ELEMENT twPathCnt (#PCDATA)>
<!ELEMENT twNetCnt (#PCDATA)>
<!ELEMENT twConnCnt (#PCDATA)>
<!ELEMENT twPct (#PCDATA)>
<!ELEMENT twStats ( twMinPer?, twFootnote?, twMaxFreq?, twMaxCombDel?, twMaxFromToDel?, twMaxNetDel?, twMaxNetSkew?, twMaxInAfterClk?, twMinInBeforeClk?, twMaxOutBeforeClk?, twMinOutAfterClk?, (twInfo | twWarn)*)>
<!ELEMENT twMaxCombDel (#PCDATA)>
<!ELEMENT twMaxFromToDel (#PCDATA)>
<!ELEMENT twMaxNetDel (#PCDATA)>
<!ELEMENT twMaxNetSkew (#PCDATA)>
<!ELEMENT twMaxInAfterClk (#PCDATA)>
<!ELEMENT twMinInBeforeClk (#PCDATA)>
<!ELEMENT twMaxOutBeforeClk (#PCDATA)>
<!ELEMENT twMinOutAfterClk (#PCDATA)>
<!ELEMENT twFoot (twFootnoteExplanation*, twTimestamp)>
<!ELEMENT twTimestamp (#PCDATA)>
<!ELEMENT twFootnoteExplanation EMPTY>
<!ATTLIST twFootnoteExplanation number CDATA #REQUIRED>
<!ATTLIST twFootnoteExplanation text CDATA #REQUIRED>
<!ELEMENT twClientInfo (twClientName, twAttrList?)>
<!ELEMENT twClientName (#PCDATA)>
<!ELEMENT twAttrList (twAttrListItem)*>
<!ELEMENT twAttrListItem (twName, twValue*)>
<!ELEMENT twName (#PCDATA)>
<!ELEMENT twValue (#PCDATA)>
]>
<twReport><twHead anchorID="1"><twExecVer>Release 13.3 Trace  (nt)</twExecVer><twCopyright>Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.</twCopyright><twCmdLine>D:\xilinx_13.3\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -v 3 -s 1 -n
3 -fastpaths -xml ddr2_rtl_top.twx ddr2_rtl_top.ncd -o ddr2_rtl_top.twr
ddr2_rtl_top.pcf -ucf ddr_sdram.ucf

</twCmdLine><twDesign>ddr2_rtl_top.ncd</twDesign><twDesignPath>ddr2_rtl_top.ncd</twDesignPath><twPCF>ddr2_rtl_top.pcf</twPCF><twPcfPath>ddr2_rtl_top.pcf</twPcfPath><twDevInfo arch="virtex5" pkg="ff1136"><twDevName>xc5vlx110t</twDevName><twSpeedGrade>-1</twSpeedGrade><twSpeedVer>PRODUCTION 1.73 2011-10-03, STEPPING level 0</twSpeedVer></twDevInfo><twRptInfo twRptLvl="twVerbose" twReportMinPaths="true"  dlyHyperLnks="t" ><twEndptLimit>3</twEndptLimit></twRptInfo><twEnvVar name="NONE" description="No environment variables were set" /></twHead><twWarn anchorID="2">WARNING:Timing:3223 - Timing constraint TS_MC_PHY_INIT_DATA_SEL_90 = MAXDELAY FROM TIMEGRP &quot;TNM_PHY_INIT_DATA_SEL&quot; TO        TIMEGRP &quot;RAMS&quot; TS_SYS_CLK * 4; ignored during timing analysis.</twWarn><twInfo anchorID="3">INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more information, see the TSI report.  Please consult the Xilinx Command Line Tools User Guide for information on generating a TSI report.</twInfo><twInfo anchorID="4">INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in the unconstrained paths section(s) of the report.</twInfo><twInfo anchorID="5">INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of this model, and for more information on accounting for different loading conditions, please see the device datasheet.</twInfo><twBody><twVerboseRpt><twConst anchorID="6" twConstType="NETDELAY" ><twConstHead uID="1"><twConstName UCFConstName="NET &quot;*/u_phy_io/gen_dqs*.u_iob_dqs/en_dqs_sync&quot; MAXDELAY = 850 ps;" ScopeName="">NET         &quot;ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/en_dqs_sync&quot;         MAXDELAY = 0.85 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.803</twMaxNetDel></twConstHead><twNetRpt><twSlackNet><twSlack>0.047</twSlack><twNet>ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/en_dqs_sync</twNet><twDel>0.803</twDel><twTimeConst>0.850</twTimeConst><twAbsSlack>0.047</twAbsSlack><twDetNet><twNetDel><twSrc>IODELAY_X0Y182.DATAOUT</twSrc><twDest>ILOGIC_X0Y182.SR</twDest><twNetDelInfo twAcc="twRouted">0.803</twNetDelInfo></twNetDel><twNetDel><twSrc>IODELAY_X0Y182.DATAOUT</twSrc><twDest>ILOGIC_X0Y182.DDLY</twDest><twNetDelInfo twAcc="twRouted">0.000</twNetDelInfo></twNetDel></twDetNet></twSlackNet></twNetRpt></twConst><twConst anchorID="7" twConstType="NETDELAY" ><twConstHead uID="2"><twConstName UCFConstName="NET &quot;*/u_phy_io/en_dqs[*]&quot; MAXDELAY = 600 ps;" ScopeName="">NET &quot;ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs&lt;0&gt;&quot;         MAXDELAY = 0.6 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.529</twMaxNetDel></twConstHead><twNetRpt><twSlackNet><twSlack>0.071</twSlack><twNet>ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs&lt;0&gt;</twNet><twDel>0.529</twDel><twTimeConst>0.600</twTimeConst><twAbsSlack>0.071</twAbsSlack><twDetNet><twNetDel><twSrc>SLICE_X0Y91.DQ</twSrc><twDest>IODELAY_X0Y182.DATAIN</twDest><twNetDelInfo twAcc="twRouted">0.529</twNetDelInfo></twNetDel></twDetNet></twSlackNet></twNetRpt></twConst><twConst anchorID="8" twConstType="NETDELAY" ><twConstHead uID="3"><twConstName UCFConstName="NET &quot;*/u_phy_io/gen_dqs*.u_iob_dqs/en_dqs_sync&quot; MAXDELAY = 850 ps;" ScopeName="">NET         &quot;ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/en_dqs_sync&quot;         MAXDELAY = 0.85 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.803</twMaxNetDel></twConstHead><twNetRpt><twSlackNet><twSlack>0.047</twSlack><twNet>ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/en_dqs_sync</twNet><twDel>0.803</twDel><twTimeConst>0.850</twTimeConst><twAbsSlack>0.047</twAbsSlack><twDetNet><twNetDel><twSrc>IODELAY_X0Y180.DATAOUT</twSrc><twDest>ILOGIC_X0Y180.SR</twDest><twNetDelInfo twAcc="twRouted">0.803</twNetDelInfo></twNetDel><twNetDel><twSrc>IODELAY_X0Y180.DATAOUT</twSrc><twDest>ILOGIC_X0Y180.DDLY</twDest><twNetDelInfo twAcc="twRouted">0.000</twNetDelInfo></twNetDel></twDetNet></twSlackNet></twNetRpt></twConst><twConst anchorID="9" twConstType="NETDELAY" ><twConstHead uID="4"><twConstName UCFConstName="NET &quot;*/u_phy_io/en_dqs[*]&quot; MAXDELAY = 600 ps;" ScopeName="">NET &quot;ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs&lt;1&gt;&quot;         MAXDELAY = 0.6 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.529</twMaxNetDel></twConstHead><twNetRpt><twSlackNet><twSlack>0.071</twSlack><twNet>ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs&lt;1&gt;</twNet><twDel>0.529</twDel><twTimeConst>0.600</twTimeConst><twAbsSlack>0.071</twAbsSlack><twDetNet><twNetDel><twSrc>SLICE_X0Y90.DQ</twSrc><twDest>IODELAY_X0Y180.DATAIN</twDest><twNetDelInfo twAcc="twRouted">0.529</twNetDelInfo></twNetDel></twDetNet></twSlackNet></twNetRpt></twConst><twConst anchorID="10" twConstType="NETDELAY" ><twConstHead uID="5"><twConstName UCFConstName="NET &quot;*/u_phy_io/gen_dqs*.u_iob_dqs/en_dqs_sync&quot; MAXDELAY = 850 ps;" ScopeName="">NET         &quot;ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/en_dqs_sync&quot;         MAXDELAY = 0.85 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.805</twMaxNetDel></twConstHead><twNetRpt><twSlackNet><twSlack>0.045</twSlack><twNet>ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/en_dqs_sync</twNet><twDel>0.805</twDel><twTimeConst>0.850</twTimeConst><twAbsSlack>0.045</twAbsSlack><twDetNet><twNetDel><twSrc>IODELAY_X0Y178.DATAOUT</twSrc><twDest>ILOGIC_X0Y178.SR</twDest><twNetDelInfo twAcc="twRouted">0.805</twNetDelInfo></twNetDel><twNetDel><twSrc>IODELAY_X0Y178.DATAOUT</twSrc><twDest>ILOGIC_X0Y178.DDLY</twDest><twNetDelInfo twAcc="twRouted">0.000</twNetDelInfo></twNetDel></twDetNet></twSlackNet></twNetRpt></twConst><twConst anchorID="11" twConstType="NETDELAY" ><twConstHead uID="6"><twConstName UCFConstName="NET &quot;*/u_phy_io/en_dqs[*]&quot; MAXDELAY = 600 ps;" ScopeName="">NET &quot;ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs&lt;2&gt;&quot;         MAXDELAY = 0.6 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.529</twMaxNetDel></twConstHead><twNetRpt><twSlackNet><twSlack>0.071</twSlack><twNet>ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs&lt;2&gt;</twNet><twDel>0.529</twDel><twTimeConst>0.600</twTimeConst><twAbsSlack>0.071</twAbsSlack><twDetNet><twNetDel><twSrc>SLICE_X0Y89.DQ</twSrc><twDest>IODELAY_X0Y178.DATAIN</twDest><twNetDelInfo twAcc="twRouted">0.529</twNetDelInfo></twNetDel></twDetNet></twSlackNet></twNetRpt></twConst><twConst anchorID="12" twConstType="NETDELAY" ><twConstHead uID="7"><twConstName UCFConstName="NET &quot;*/u_phy_io/gen_dqs*.u_iob_dqs/en_dqs_sync&quot; MAXDELAY = 850 ps;" ScopeName="">NET         &quot;ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/en_dqs_sync&quot;         MAXDELAY = 0.85 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.803</twMaxNetDel></twConstHead><twNetRpt><twSlackNet><twSlack>0.047</twSlack><twNet>ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/en_dqs_sync</twNet><twDel>0.803</twDel><twTimeConst>0.850</twTimeConst><twAbsSlack>0.047</twAbsSlack><twDetNet><twNetDel><twSrc>IODELAY_X0Y142.DATAOUT</twSrc><twDest>ILOGIC_X0Y142.SR</twDest><twNetDelInfo twAcc="twRouted">0.803</twNetDelInfo></twNetDel><twNetDel><twSrc>IODELAY_X0Y142.DATAOUT</twSrc><twDest>ILOGIC_X0Y142.DDLY</twDest><twNetDelInfo twAcc="twRouted">0.000</twNetDelInfo></twNetDel></twDetNet></twSlackNet></twNetRpt></twConst><twConst anchorID="13" twConstType="NETDELAY" ><twConstHead uID="8"><twConstName UCFConstName="NET &quot;*/u_phy_io/en_dqs[*]&quot; MAXDELAY = 600 ps;" ScopeName="">NET &quot;ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs&lt;3&gt;&quot;         MAXDELAY = 0.6 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.529</twMaxNetDel></twConstHead><twNetRpt><twSlackNet><twSlack>0.071</twSlack><twNet>ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs&lt;3&gt;</twNet><twDel>0.529</twDel><twTimeConst>0.600</twTimeConst><twAbsSlack>0.071</twAbsSlack><twDetNet><twNetDel><twSrc>SLICE_X0Y71.DQ</twSrc><twDest>IODELAY_X0Y142.DATAIN</twDest><twNetDelInfo twAcc="twRouted">0.529</twNetDelInfo></twNetDel></twDetNet></twSlackNet></twNetRpt></twConst><twConst anchorID="14" twConstType="PATHDELAY" ><twConstHead uID="9"><twConstName UCFConstName="" ScopeName="">TS_U_TO_J = MAXDELAY FROM TIMEGRP &quot;U_CLK&quot; TO TIMEGRP &quot;J_CLK&quot; 15 ns;</twConstName><twItemCnt>18</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>18</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>3.371</twMaxDel></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point icon_ddr2_rtl/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET (SLICE_X34Y40.CE), 1 path
</twPathRptBanner><twPathRpt anchorID="15"><twConstPath anchorID="16" twDataPathType="twDataPathFromToDelay"><twSlack>11.629</twSlack><twSrc BELType="FF">icon_ddr2_rtl/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType="FF">icon_ddr2_rtl/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET</twDest><twTotPathDel>3.336</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>15.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>icon_ddr2_rtl/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType='FF'>icon_ddr2_rtl/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X47Y66.CLK</twSrcSite><twSrcClk twEdge ="twRising">icon_ddr2_rtl/U0/iUPDATE_OUT</twSrcClk><twPathDel><twSite>SLICE_X47Y66.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>icon_ddr2_rtl/U0/U_ICON/iDATA_CMD</twComp><twBEL>icon_ddr2_rtl/U0/U_ICON/U_iDATA_CMD</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y54.A2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.423</twDelInfo><twComp>icon_ddr2_rtl/U0/U_ICON/iDATA_CMD</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y54.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>icon_ddr2_rtl/U0/U_ICON/U_CMD/iTARGET_CE</twComp><twBEL>icon_ddr2_rtl/U0/U_ICON/U_CMD/U_TARGET_CE</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y40.CE</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.140</twDelInfo><twComp>icon_ddr2_rtl/U0/U_ICON/U_CMD/iTARGET_CE</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y40.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.229</twDelInfo><twComp>icon_ddr2_rtl/U0/U_ICON/iCORE_ID&lt;3&gt;</twComp><twBEL>icon_ddr2_rtl/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET</twBEL></twPathDel><twLogDel>0.773</twLogDel><twRouteDel>2.563</twRouteDel><twTotDel>3.336</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">CONTROL&lt;0&gt;</twDestClk><twPctLog>23.2</twPctLog><twPctRoute>76.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point icon_ddr2_rtl/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET (SLICE_X34Y40.CE), 1 path
</twPathRptBanner><twPathRpt anchorID="17"><twConstPath anchorID="18" twDataPathType="twDataPathFromToDelay"><twSlack>11.629</twSlack><twSrc BELType="FF">icon_ddr2_rtl/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType="FF">icon_ddr2_rtl/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET</twDest><twTotPathDel>3.336</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>15.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>icon_ddr2_rtl/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType='FF'>icon_ddr2_rtl/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X47Y66.CLK</twSrcSite><twSrcClk twEdge ="twRising">icon_ddr2_rtl/U0/iUPDATE_OUT</twSrcClk><twPathDel><twSite>SLICE_X47Y66.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>icon_ddr2_rtl/U0/U_ICON/iDATA_CMD</twComp><twBEL>icon_ddr2_rtl/U0/U_ICON/U_iDATA_CMD</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y54.A2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.423</twDelInfo><twComp>icon_ddr2_rtl/U0/U_ICON/iDATA_CMD</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y54.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>icon_ddr2_rtl/U0/U_ICON/U_CMD/iTARGET_CE</twComp><twBEL>icon_ddr2_rtl/U0/U_ICON/U_CMD/U_TARGET_CE</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y40.CE</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.140</twDelInfo><twComp>icon_ddr2_rtl/U0/U_ICON/U_CMD/iTARGET_CE</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y40.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.229</twDelInfo><twComp>icon_ddr2_rtl/U0/U_ICON/iCORE_ID&lt;3&gt;</twComp><twBEL>icon_ddr2_rtl/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET</twBEL></twPathDel><twLogDel>0.773</twLogDel><twRouteDel>2.563</twRouteDel><twTotDel>3.336</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">CONTROL&lt;0&gt;</twDestClk><twPctLog>23.2</twPctLog><twPctRoute>76.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point icon_ddr2_rtl/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET (SLICE_X34Y40.CE), 1 path
</twPathRptBanner><twPathRpt anchorID="19"><twConstPath anchorID="20" twDataPathType="twDataPathFromToDelay"><twSlack>11.629</twSlack><twSrc BELType="FF">icon_ddr2_rtl/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType="FF">icon_ddr2_rtl/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET</twDest><twTotPathDel>3.336</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>15.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>icon_ddr2_rtl/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType='FF'>icon_ddr2_rtl/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X47Y66.CLK</twSrcSite><twSrcClk twEdge ="twRising">icon_ddr2_rtl/U0/iUPDATE_OUT</twSrcClk><twPathDel><twSite>SLICE_X47Y66.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>icon_ddr2_rtl/U0/U_ICON/iDATA_CMD</twComp><twBEL>icon_ddr2_rtl/U0/U_ICON/U_iDATA_CMD</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y54.A2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.423</twDelInfo><twComp>icon_ddr2_rtl/U0/U_ICON/iDATA_CMD</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y54.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>icon_ddr2_rtl/U0/U_ICON/U_CMD/iTARGET_CE</twComp><twBEL>icon_ddr2_rtl/U0/U_ICON/U_CMD/U_TARGET_CE</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y40.CE</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.140</twDelInfo><twComp>icon_ddr2_rtl/U0/U_ICON/U_CMD/iTARGET_CE</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y40.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.229</twDelInfo><twComp>icon_ddr2_rtl/U0/U_ICON/iCORE_ID&lt;3&gt;</twComp><twBEL>icon_ddr2_rtl/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET</twBEL></twPathDel><twLogDel>0.773</twLogDel><twRouteDel>2.563</twRouteDel><twTotDel>3.336</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">CONTROL&lt;0&gt;</twDestClk><twPctLog>23.2</twPctLog><twPctRoute>76.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_U_TO_J = MAXDELAY FROM TIMEGRP &quot;U_CLK&quot; TO TIMEGRP &quot;J_CLK&quot; 15 ns;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point icon_ddr2_rtl/U0/U_ICON/U_SYNC/G_SYNC_WORD[4].I_NE0.U_FDR (SLICE_X41Y56.SR), 1 path
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="21"><twSlack>1.841</twSlack><twSrc BELType="FF">icon_ddr2_rtl/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType="FF">icon_ddr2_rtl/U0/U_ICON/U_SYNC/G_SYNC_WORD[4].I_NE0.U_FDR</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>icon_ddr2_rtl/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType='FF'>icon_ddr2_rtl/U0/U_ICON/U_SYNC/G_SYNC_WORD[4].I_NE0.U_FDR</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X47Y66.CLK</twSrcSite><twSrcClk twEdge ="twRising">icon_ddr2_rtl/U0/iUPDATE_OUT</twSrcClk><twPathDel><twSite>SLICE_X47Y66.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.414</twDelInfo><twComp>icon_ddr2_rtl/U0/U_ICON/iDATA_CMD</twComp><twBEL>icon_ddr2_rtl/U0/U_ICON/U_iDATA_CMD</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y56.D6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.769</twDelInfo><twComp>icon_ddr2_rtl/U0/U_ICON/iDATA_CMD</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y56.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.087</twDelInfo><twComp>icon_ddr2_rtl/U0/U_ICON/U_SYNC/iDATA_CMD_n</twComp><twBEL>icon_ddr2_rtl/U0/U_ICON/U_SYNC/U_iDATA_CMD_n</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y56.SR</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.399</twDelInfo><twComp>icon_ddr2_rtl/U0/U_ICON/U_SYNC/iDATA_CMD_n</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X41Y56.CLK</twSite><twDelType>Tcksr</twDelType><twDelInfo twEdge="twRising">0.207</twDelInfo><twComp>icon_ddr2_rtl/U0/U_ICON/U_SYNC/iSYNC_WORD&lt;6&gt;</twComp><twBEL>icon_ddr2_rtl/U0/U_ICON/U_SYNC/G_SYNC_WORD[4].I_NE0.U_FDR</twBEL></twPathDel><twLogDel>0.708</twLogDel><twRouteDel>1.168</twRouteDel><twTotDel>1.876</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">CONTROL&lt;0&gt;</twDestClk><twPctLog>37.7</twPctLog><twPctRoute>62.3</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point icon_ddr2_rtl/U0/U_ICON/U_SYNC/G_SYNC_WORD[5].I_NE0.U_FDR (SLICE_X41Y56.SR), 1 path
</twPathRptBanner><twRacePath anchorID="22"><twSlack>1.842</twSlack><twSrc BELType="FF">icon_ddr2_rtl/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType="FF">icon_ddr2_rtl/U0/U_ICON/U_SYNC/G_SYNC_WORD[5].I_NE0.U_FDR</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>icon_ddr2_rtl/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType='FF'>icon_ddr2_rtl/U0/U_ICON/U_SYNC/G_SYNC_WORD[5].I_NE0.U_FDR</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X47Y66.CLK</twSrcSite><twSrcClk twEdge ="twRising">icon_ddr2_rtl/U0/iUPDATE_OUT</twSrcClk><twPathDel><twSite>SLICE_X47Y66.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.414</twDelInfo><twComp>icon_ddr2_rtl/U0/U_ICON/iDATA_CMD</twComp><twBEL>icon_ddr2_rtl/U0/U_ICON/U_iDATA_CMD</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y56.D6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.769</twDelInfo><twComp>icon_ddr2_rtl/U0/U_ICON/iDATA_CMD</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y56.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.087</twDelInfo><twComp>icon_ddr2_rtl/U0/U_ICON/U_SYNC/iDATA_CMD_n</twComp><twBEL>icon_ddr2_rtl/U0/U_ICON/U_SYNC/U_iDATA_CMD_n</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y56.SR</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.399</twDelInfo><twComp>icon_ddr2_rtl/U0/U_ICON/U_SYNC/iDATA_CMD_n</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X41Y56.CLK</twSite><twDelType>Tcksr</twDelType><twDelInfo twEdge="twRising">0.208</twDelInfo><twComp>icon_ddr2_rtl/U0/U_ICON/U_SYNC/iSYNC_WORD&lt;6&gt;</twComp><twBEL>icon_ddr2_rtl/U0/U_ICON/U_SYNC/G_SYNC_WORD[5].I_NE0.U_FDR</twBEL></twPathDel><twLogDel>0.709</twLogDel><twRouteDel>1.168</twRouteDel><twTotDel>1.877</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">CONTROL&lt;0&gt;</twDestClk><twPctLog>37.8</twPctLog><twPctRoute>62.2</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point icon_ddr2_rtl/U0/U_ICON/U_SYNC/G_SYNC_WORD[6].I_EQ0.U_FDR (SLICE_X41Y56.SR), 1 path
</twPathRptBanner><twRacePath anchorID="23"><twSlack>1.842</twSlack><twSrc BELType="FF">icon_ddr2_rtl/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType="FF">icon_ddr2_rtl/U0/U_ICON/U_SYNC/G_SYNC_WORD[6].I_EQ0.U_FDR</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>icon_ddr2_rtl/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType='FF'>icon_ddr2_rtl/U0/U_ICON/U_SYNC/G_SYNC_WORD[6].I_EQ0.U_FDR</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X47Y66.CLK</twSrcSite><twSrcClk twEdge ="twRising">icon_ddr2_rtl/U0/iUPDATE_OUT</twSrcClk><twPathDel><twSite>SLICE_X47Y66.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.414</twDelInfo><twComp>icon_ddr2_rtl/U0/U_ICON/iDATA_CMD</twComp><twBEL>icon_ddr2_rtl/U0/U_ICON/U_iDATA_CMD</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y56.D6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.769</twDelInfo><twComp>icon_ddr2_rtl/U0/U_ICON/iDATA_CMD</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y56.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.087</twDelInfo><twComp>icon_ddr2_rtl/U0/U_ICON/U_SYNC/iDATA_CMD_n</twComp><twBEL>icon_ddr2_rtl/U0/U_ICON/U_SYNC/U_iDATA_CMD_n</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y56.SR</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.399</twDelInfo><twComp>icon_ddr2_rtl/U0/U_ICON/U_SYNC/iDATA_CMD_n</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X41Y56.CLK</twSite><twDelType>Tcksr</twDelType><twDelInfo twEdge="twRising">0.208</twDelInfo><twComp>icon_ddr2_rtl/U0/U_ICON/U_SYNC/iSYNC_WORD&lt;6&gt;</twComp><twBEL>icon_ddr2_rtl/U0/U_ICON/U_SYNC/G_SYNC_WORD[6].I_EQ0.U_FDR</twBEL></twPathDel><twLogDel>0.709</twLogDel><twRouteDel>1.168</twRouteDel><twTotDel>1.877</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">CONTROL&lt;0&gt;</twDestClk><twPctLog>37.8</twPctLog><twPctRoute>62.2</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="24" twConstType="PATHDELAY" ><twConstHead uID="10"><twConstName UCFConstName="" ScopeName="">TS_U_TO_U = MAXDELAY FROM TIMEGRP &quot;U_CLK&quot; TO TIMEGRP &quot;U_CLK&quot; 15 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>0.875</twMaxDel></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point icon_ddr2_rtl/U0/U_ICON/U_iDATA_CMD (SLICE_X47Y66.D4), 1 path
</twPathRptBanner><twPathRpt anchorID="25"><twConstPath anchorID="26" twDataPathType="twDataPathFromToDelay"><twSlack>14.125</twSlack><twSrc BELType="FF">icon_ddr2_rtl/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType="FF">icon_ddr2_rtl/U0/U_ICON/U_iDATA_CMD</twDest><twTotPathDel>0.840</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>15.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>icon_ddr2_rtl/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType='FF'>icon_ddr2_rtl/U0/U_ICON/U_iDATA_CMD</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X47Y66.CLK</twSrcSite><twSrcClk twEdge ="twRising">icon_ddr2_rtl/U0/iUPDATE_OUT</twSrcClk><twPathDel><twSite>SLICE_X47Y66.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>icon_ddr2_rtl/U0/U_ICON/iDATA_CMD</twComp><twBEL>icon_ddr2_rtl/U0/U_ICON/U_iDATA_CMD</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y66.D4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.362</twDelInfo><twComp>icon_ddr2_rtl/U0/U_ICON/iDATA_CMD</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y66.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.028</twDelInfo><twComp>icon_ddr2_rtl/U0/U_ICON/iDATA_CMD</twComp><twBEL>icon_ddr2_rtl/U0/U_ICON/U_iDATA_CMD_n</twBEL><twBEL>icon_ddr2_rtl/U0/U_ICON/U_iDATA_CMD</twBEL></twPathDel><twLogDel>0.478</twLogDel><twRouteDel>0.362</twRouteDel><twTotDel>0.840</twTotDel><twDestClk twEdge ="twRising">icon_ddr2_rtl/U0/iUPDATE_OUT</twDestClk><twPctLog>56.9</twPctLog><twPctRoute>43.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_U_TO_U = MAXDELAY FROM TIMEGRP &quot;U_CLK&quot; TO TIMEGRP &quot;U_CLK&quot; 15 ns;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point icon_ddr2_rtl/U0/U_ICON/U_iDATA_CMD (SLICE_X47Y66.D4), 1 path
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="27"><twSlack>0.552</twSlack><twSrc BELType="FF">icon_ddr2_rtl/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType="FF">icon_ddr2_rtl/U0/U_ICON/U_iDATA_CMD</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>icon_ddr2_rtl/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType='FF'>icon_ddr2_rtl/U0/U_ICON/U_iDATA_CMD</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X47Y66.CLK</twSrcSite><twSrcClk twEdge ="twRising">icon_ddr2_rtl/U0/iUPDATE_OUT</twSrcClk><twPathDel><twSite>SLICE_X47Y66.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.414</twDelInfo><twComp>icon_ddr2_rtl/U0/U_ICON/iDATA_CMD</twComp><twBEL>icon_ddr2_rtl/U0/U_ICON/U_iDATA_CMD</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y66.D4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.333</twDelInfo><twComp>icon_ddr2_rtl/U0/U_ICON/iDATA_CMD</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X47Y66.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">-0.195</twDelInfo><twComp>icon_ddr2_rtl/U0/U_ICON/iDATA_CMD</twComp><twBEL>icon_ddr2_rtl/U0/U_ICON/U_iDATA_CMD_n</twBEL><twBEL>icon_ddr2_rtl/U0/U_ICON/U_iDATA_CMD</twBEL></twPathDel><twLogDel>0.219</twLogDel><twRouteDel>0.333</twRouteDel><twTotDel>0.552</twTotDel><twDestClk twEdge ="twRising">icon_ddr2_rtl/U0/iUPDATE_OUT</twDestClk><twPctLog>39.7</twPctLog><twPctRoute>60.3</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="28" twConstType="PATHBLOCK" ><twConstHead uID="11"><twConstName UCFConstName="INST &quot;*/gen_dq[*].u_iob_dq/gen*.u_iddr_dq&quot; TIG ;" ScopeName="">PATH &quot;TS_J_TO_D_path&quot; TIG;</twConstName><twItemCnt>107</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>59</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point din_gen/ila_data_gen/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_WCNT_LCMP_Q (SLICE_X28Y27.SR), 2 paths
</twPathRptBanner><twPathRpt anchorID="29"><twUnconstPath anchorID="30" twDataPathType="twDataPathMaxDelay" ><twTotDel>3.188</twTotDel><twSrc BELType="FF">din_gen/ila_data_gen/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/I_YESLUT6.I_YES_RPM.U_SRL32_A</twSrc><twDest BELType="FF">din_gen/ila_data_gen/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_WCNT_LCMP_Q</twDest><twDel>2.612</twDel><twSUTime>0.541</twSUTime><twTotPathDel>3.153</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>din_gen/ila_data_gen/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/I_YESLUT6.I_YES_RPM.U_SRL32_A</twSrc><twDest BELType='FF'>din_gen/ila_data_gen/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_WCNT_LCMP_Q</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X20Y29.CLK</twSrcSite><twSrcClk twEdge ="twRising">CONTROL&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X20Y29.AMUX</twSite><twDelType>Treg</twDelType><twDelInfo twEdge="twRising">1.983</twDelInfo><twComp>din_gen/ila_data_gen/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/SCNT_CE</twComp><twBEL>din_gen/ila_data_gen/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/I_YESLUT6.I_YES_RPM.U_SRL32_A</twBEL><twBEL>din_gen/ila_data_gen/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/I_YESLUT6.I_YES_RPM.U_MUXF7</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y27.SR</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.629</twDelInfo><twComp>din_gen/ila_data_gen/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/CMP_RESET</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y27.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.541</twDelInfo><twComp>din_gen/ila_data_gen/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/WCNT_LCMP_Q</twComp><twBEL>din_gen/ila_data_gen/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_WCNT_LCMP_Q</twBEL></twPathDel><twLogDel>2.524</twLogDel><twRouteDel>0.629</twRouteDel><twTotDel>3.153</twTotDel><twDestClk twEdge ="twRising">clk_50</twDestClk><twPctLog>80.1</twPctLog><twPctRoute>19.9</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="31"><twUnconstPath anchorID="32" twDataPathType="twDataPathMaxDelay" ><twTotDel>3.187</twTotDel><twSrc BELType="FF">din_gen/ila_data_gen/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/I_YESLUT6.I_YES_RPM.U_SRL32_B</twSrc><twDest BELType="FF">din_gen/ila_data_gen/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_WCNT_LCMP_Q</twDest><twDel>2.611</twDel><twSUTime>0.541</twSUTime><twTotPathDel>3.152</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>din_gen/ila_data_gen/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/I_YESLUT6.I_YES_RPM.U_SRL32_B</twSrc><twDest BELType='FF'>din_gen/ila_data_gen/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_WCNT_LCMP_Q</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X20Y29.CLK</twSrcSite><twSrcClk twEdge ="twRising">CONTROL&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X20Y29.AMUX</twSite><twDelType>Treg</twDelType><twDelInfo twEdge="twRising">1.982</twDelInfo><twComp>din_gen/ila_data_gen/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/SCNT_CE</twComp><twBEL>din_gen/ila_data_gen/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/I_YESLUT6.I_YES_RPM.U_SRL32_B</twBEL><twBEL>din_gen/ila_data_gen/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/I_YESLUT6.I_YES_RPM.U_MUXF7</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y27.SR</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.629</twDelInfo><twComp>din_gen/ila_data_gen/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/CMP_RESET</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y27.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.541</twDelInfo><twComp>din_gen/ila_data_gen/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/WCNT_LCMP_Q</twComp><twBEL>din_gen/ila_data_gen/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_WCNT_LCMP_Q</twBEL></twPathDel><twLogDel>2.523</twLogDel><twRouteDel>0.629</twRouteDel><twTotDel>3.152</twTotDel><twDestClk twEdge ="twRising">clk_50</twDestClk><twPctLog>80.0</twPctLog><twPctRoute>20.0</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point din_gen/ila_data_gen/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_WCNT_HCMP_Q (SLICE_X24Y29.SR), 2 paths
</twPathRptBanner><twPathRpt anchorID="33"><twUnconstPath anchorID="34" twDataPathType="twDataPathMaxDelay" ><twTotDel>3.051</twTotDel><twSrc BELType="FF">din_gen/ila_data_gen/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/I_YESLUT6.I_YES_RPM.U_SRL32_A</twSrc><twDest BELType="FF">din_gen/ila_data_gen/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_WCNT_HCMP_Q</twDest><twDel>2.475</twDel><twSUTime>0.541</twSUTime><twTotPathDel>3.016</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>din_gen/ila_data_gen/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/I_YESLUT6.I_YES_RPM.U_SRL32_A</twSrc><twDest BELType='FF'>din_gen/ila_data_gen/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_WCNT_HCMP_Q</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X20Y29.CLK</twSrcSite><twSrcClk twEdge ="twRising">CONTROL&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X20Y29.AMUX</twSite><twDelType>Treg</twDelType><twDelInfo twEdge="twRising">1.983</twDelInfo><twComp>din_gen/ila_data_gen/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/SCNT_CE</twComp><twBEL>din_gen/ila_data_gen/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/I_YESLUT6.I_YES_RPM.U_SRL32_A</twBEL><twBEL>din_gen/ila_data_gen/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/I_YESLUT6.I_YES_RPM.U_MUXF7</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y29.SR</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.492</twDelInfo><twComp>din_gen/ila_data_gen/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/CMP_RESET</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y29.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.541</twDelInfo><twComp>din_gen/ila_data_gen/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/WCNT_HCMP_Q</twComp><twBEL>din_gen/ila_data_gen/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_WCNT_HCMP_Q</twBEL></twPathDel><twLogDel>2.524</twLogDel><twRouteDel>0.492</twRouteDel><twTotDel>3.016</twTotDel><twDestClk twEdge ="twRising">clk_50</twDestClk><twPctLog>83.7</twPctLog><twPctRoute>16.3</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="35"><twUnconstPath anchorID="36" twDataPathType="twDataPathMaxDelay" ><twTotDel>3.050</twTotDel><twSrc BELType="FF">din_gen/ila_data_gen/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/I_YESLUT6.I_YES_RPM.U_SRL32_B</twSrc><twDest BELType="FF">din_gen/ila_data_gen/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_WCNT_HCMP_Q</twDest><twDel>2.474</twDel><twSUTime>0.541</twSUTime><twTotPathDel>3.015</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>din_gen/ila_data_gen/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/I_YESLUT6.I_YES_RPM.U_SRL32_B</twSrc><twDest BELType='FF'>din_gen/ila_data_gen/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_WCNT_HCMP_Q</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X20Y29.CLK</twSrcSite><twSrcClk twEdge ="twRising">CONTROL&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X20Y29.AMUX</twSite><twDelType>Treg</twDelType><twDelInfo twEdge="twRising">1.982</twDelInfo><twComp>din_gen/ila_data_gen/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/SCNT_CE</twComp><twBEL>din_gen/ila_data_gen/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/I_YESLUT6.I_YES_RPM.U_SRL32_B</twBEL><twBEL>din_gen/ila_data_gen/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/I_YESLUT6.I_YES_RPM.U_MUXF7</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y29.SR</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.492</twDelInfo><twComp>din_gen/ila_data_gen/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/CMP_RESET</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y29.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.541</twDelInfo><twComp>din_gen/ila_data_gen/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/WCNT_HCMP_Q</twComp><twBEL>din_gen/ila_data_gen/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_WCNT_HCMP_Q</twBEL></twPathDel><twLogDel>2.523</twLogDel><twRouteDel>0.492</twRouteDel><twTotDel>3.015</twTotDel><twDestClk twEdge ="twRising">clk_50</twDestClk><twPctLog>83.7</twPctLog><twPctRoute>16.3</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point din_gen/ila_data_gen/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[9].U_FDRE (SLICE_X24Y27.SR), 2 paths
</twPathRptBanner><twPathRpt anchorID="37"><twUnconstPath anchorID="38" twDataPathType="twDataPathMaxDelay" ><twTotDel>3.047</twTotDel><twSrc BELType="FF">din_gen/ila_data_gen/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.I_YES_RPM.U_SRL32_A</twSrc><twDest BELType="FF">din_gen/ila_data_gen/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[9].U_FDRE</twDest><twDel>2.468</twDel><twSUTime>0.544</twSUTime><twTotPathDel>3.012</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>din_gen/ila_data_gen/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.I_YES_RPM.U_SRL32_A</twSrc><twDest BELType='FF'>din_gen/ila_data_gen/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[9].U_FDRE</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X20Y27.CLK</twSrcSite><twSrcClk twEdge ="twRising">CONTROL&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X20Y27.AMUX</twSite><twDelType>Treg</twDelType><twDelInfo twEdge="twRising">1.983</twDelInfo><twComp>din_gen/ila_data_gen/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/cfg_data&lt;3&gt;</twComp><twBEL>din_gen/ila_data_gen/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.I_YES_RPM.U_SRL32_A</twBEL><twBEL>din_gen/ila_data_gen/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.I_YES_RPM.U_MUXF7</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y27.SR</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.485</twDelInfo><twComp>din_gen/ila_data_gen/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/SCNT_RESET</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y27.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.544</twDelInfo><twComp>din_gen/ila_data_gen/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/iSCNT&lt;9&gt;</twComp><twBEL>din_gen/ila_data_gen/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[9].U_FDRE</twBEL></twPathDel><twLogDel>2.527</twLogDel><twRouteDel>0.485</twRouteDel><twTotDel>3.012</twTotDel><twDestClk twEdge ="twRising">clk_50</twDestClk><twPctLog>83.9</twPctLog><twPctRoute>16.1</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="39"><twUnconstPath anchorID="40" twDataPathType="twDataPathMaxDelay" ><twTotDel>3.046</twTotDel><twSrc BELType="FF">din_gen/ila_data_gen/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.I_YES_RPM.U_SRL32_B</twSrc><twDest BELType="FF">din_gen/ila_data_gen/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[9].U_FDRE</twDest><twDel>2.467</twDel><twSUTime>0.544</twSUTime><twTotPathDel>3.011</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>din_gen/ila_data_gen/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.I_YES_RPM.U_SRL32_B</twSrc><twDest BELType='FF'>din_gen/ila_data_gen/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[9].U_FDRE</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X20Y27.CLK</twSrcSite><twSrcClk twEdge ="twRising">CONTROL&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X20Y27.AMUX</twSite><twDelType>Treg</twDelType><twDelInfo twEdge="twRising">1.982</twDelInfo><twComp>din_gen/ila_data_gen/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/cfg_data&lt;3&gt;</twComp><twBEL>din_gen/ila_data_gen/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.I_YES_RPM.U_SRL32_B</twBEL><twBEL>din_gen/ila_data_gen/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.I_YES_RPM.U_MUXF7</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y27.SR</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.485</twDelInfo><twComp>din_gen/ila_data_gen/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/SCNT_RESET</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y27.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.544</twDelInfo><twComp>din_gen/ila_data_gen/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/iSCNT&lt;9&gt;</twComp><twBEL>din_gen/ila_data_gen/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[9].U_FDRE</twBEL></twPathDel><twLogDel>2.526</twLogDel><twRouteDel>0.485</twRouteDel><twTotDel>3.011</twTotDel><twDestClk twEdge ="twRising">clk_50</twDestClk><twPctLog>83.9</twPctLog><twPctRoute>16.1</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: PATH &quot;TS_J_TO_D_path&quot; TIG;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point din_gen/ila_data_gen/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_DOUT0 (SLICE_X33Y38.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="41"><twUnconstPath anchorID="42" twDataPathType="twDataPathMinDelay" ><twTotDel>0.316</twTotDel><twSrc BELType="FF">din_gen/ila_data_gen/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_TFDRE</twSrc><twDest BELType="FF">din_gen/ila_data_gen/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_DOUT0</twDest><twDel>0.582</twDel><twSUTime>0.231</twSUTime><twTotPathDel>0.351</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>din_gen/ila_data_gen/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_TFDRE</twSrc><twDest BELType='FF'>din_gen/ila_data_gen/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_DOUT0</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X32Y38.CLK</twSrcSite><twSrcClk twEdge ="twRising">CONTROL&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X32Y38.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.433</twDelInfo><twComp>din_gen/ila_data_gen/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/din_latched</twComp><twBEL>din_gen/ila_data_gen/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_TFDRE</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y38.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.149</twDelInfo><twComp>din_gen/ila_data_gen/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/din_latched</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X33Y38.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twRising">-0.231</twDelInfo><twComp>din_gen/ila_data_gen/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/iDIN&lt;1&gt;</twComp><twBEL>din_gen/ila_data_gen/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_DOUT0</twBEL></twPathDel><twLogDel>0.202</twLogDel><twRouteDel>0.149</twRouteDel><twTotDel>0.351</twTotDel><twDestClk twEdge ="twRising">clk_50</twDestClk><twPctLog>57.5</twPctLog><twPctRoute>42.5</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point din_gen/ila_data_gen/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[4].U_iCAP_ADDR (SLICE_X25Y26.A6), 1 path
</twPathRptBanner><twPathRpt anchorID="43"><twUnconstPath anchorID="44" twDataPathType="twDataPathMinDelay" ><twTotDel>0.443</twTotDel><twSrc BELType="FF">din_gen/ila_data_gen/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[4].U_SEL</twSrc><twDest BELType="FF">din_gen/ila_data_gen/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[4].U_iCAP_ADDR</twDest><twDel>0.675</twDel><twSUTime>0.197</twSUTime><twTotPathDel>0.478</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>din_gen/ila_data_gen/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[4].U_SEL</twSrc><twDest BELType='FF'>din_gen/ila_data_gen/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[4].U_iCAP_ADDR</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X27Y26.CLK</twSrcSite><twSrcClk twEdge ="twRising">CONTROL&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X27Y26.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.414</twDelInfo><twComp>din_gen/ila_data_gen/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec&lt;8&gt;</twComp><twBEL>din_gen/ila_data_gen/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[4].U_SEL</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y26.A6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>din_gen/ila_data_gen/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec&lt;5&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X25Y26.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">-0.197</twDelInfo><twComp>din_gen/ila_data_gen/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/iCAP_ADDR&lt;7&gt;</twComp><twBEL>din_gen/ila_data_gen/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[4].U_CAP_ADDR_MUX</twBEL><twBEL>din_gen/ila_data_gen/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[4].U_iCAP_ADDR</twBEL></twPathDel><twLogDel>0.217</twLogDel><twRouteDel>0.261</twRouteDel><twTotDel>0.478</twTotDel><twDestClk twEdge ="twRising">clk_50</twDestClk><twPctLog>45.4</twPctLog><twPctRoute>54.6</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point din_gen/ila_data_gen/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[6].U_iCAP_ADDR (SLICE_X25Y26.C5), 1 path
</twPathRptBanner><twPathRpt anchorID="45"><twUnconstPath anchorID="46" twDataPathType="twDataPathMinDelay" ><twTotDel>0.529</twTotDel><twSrc BELType="FF">din_gen/ila_data_gen/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[6].U_SEL</twSrc><twDest BELType="FF">din_gen/ila_data_gen/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[6].U_iCAP_ADDR</twDest><twDel>0.759</twDel><twSUTime>0.195</twSUTime><twTotPathDel>0.564</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>din_gen/ila_data_gen/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[6].U_SEL</twSrc><twDest BELType='FF'>din_gen/ila_data_gen/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[6].U_iCAP_ADDR</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X27Y26.CLK</twSrcSite><twSrcClk twEdge ="twRising">CONTROL&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X27Y26.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.414</twDelInfo><twComp>din_gen/ila_data_gen/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec&lt;8&gt;</twComp><twBEL>din_gen/ila_data_gen/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[6].U_SEL</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y26.C5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.345</twDelInfo><twComp>din_gen/ila_data_gen/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec&lt;7&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X25Y26.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">-0.195</twDelInfo><twComp>din_gen/ila_data_gen/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/iCAP_ADDR&lt;7&gt;</twComp><twBEL>din_gen/ila_data_gen/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[6].U_CAP_ADDR_MUX</twBEL><twBEL>din_gen/ila_data_gen/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[6].U_iCAP_ADDR</twBEL></twPathDel><twLogDel>0.219</twLogDel><twRouteDel>0.345</twRouteDel><twTotDel>0.564</twTotDel><twDestClk twEdge ="twRising">clk_50</twDestClk><twPctLog>38.8</twPctLog><twPctRoute>61.2</twPctRoute></twDetPath></twUnconstPath></twPathRpt></twConst><twConst anchorID="47" twConstType="PATHBLOCK" ><twConstHead uID="12"><twConstName UCFConstName="INST &quot;*/gen_dq[*].u_iob_dq/gen*.u_iddr_dq&quot; TIG ;" ScopeName="">PATH &quot;TS_D_TO_J_path&quot; TIG;</twConstName><twItemCnt>212</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>198</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead><twPathRptBanner iPaths="4" iCriticalPaths="0" sType="EndPoint">Paths for end point din_gen/ila_data_gen/U0/I_NO_D.U_ILA/U_STAT/U_TDO (SLICE_X30Y35.D1), 4 paths
</twPathRptBanner><twPathRpt anchorID="48"><twUnconstPath anchorID="49" twDataPathType="twDataPathMaxDelay" ><twTotDel>3.415</twTotDel><twSrc BELType="FF">din_gen/ila_data_gen/U0/I_NO_D.U_ILA/U_STAT/U_RISING</twSrc><twDest BELType="FF">din_gen/ila_data_gen/U0/I_NO_D.U_ILA/U_STAT/U_TDO</twDest><twDel>3.222</twDel><twSUTime>0.158</twSUTime><twTotPathDel>3.380</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>din_gen/ila_data_gen/U0/I_NO_D.U_ILA/U_STAT/U_RISING</twSrc><twDest BELType='FF'>din_gen/ila_data_gen/U0/I_NO_D.U_ILA/U_STAT/U_TDO</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X31Y41.CLK</twSrcSite><twSrcClk twEdge ="twRising">clk_50</twSrcClk><twPathDel><twSite>SLICE_X31Y41.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>din_gen/ila_data_gen/U0/I_NO_D.U_ILA/U_STAT/ACT_dstat</twComp><twBEL>din_gen/ila_data_gen/U0/I_NO_D.U_ILA/U_STAT/U_RISING</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y38.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.054</twDelInfo><twComp>din_gen/ila_data_gen/U0/I_NO_D.U_ILA/U_STAT/ACT_dstat</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y38.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>din_gen/ila_data_gen/N46</twComp><twBEL>din_gen/ila_data_gen/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_4_SW0_SW1</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y35.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.789</twDelInfo><twComp>din_gen/ila_data_gen/N46</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y35.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>din_gen/ila_data_gen/U0/I_NO_D.U_ILA/iSTAT_DOUT</twComp><twBEL>din_gen/ila_data_gen/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_4_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y35.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.741</twDelInfo><twComp>din_gen/ila_data_gen/N43</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y35.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.158</twDelInfo><twComp>din_gen/ila_data_gen/U0/I_NO_D.U_ILA/iSTAT_DOUT</twComp><twBEL>din_gen/ila_data_gen/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O464_F</twBEL><twBEL>din_gen/ila_data_gen/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O464</twBEL><twBEL>din_gen/ila_data_gen/U0/I_NO_D.U_ILA/U_STAT/U_TDO</twBEL></twPathDel><twLogDel>0.796</twLogDel><twRouteDel>2.584</twRouteDel><twTotDel>3.380</twTotDel><twDestClk twEdge ="twRising">CONTROL&lt;0&gt;</twDestClk><twPctLog>23.6</twPctLog><twPctRoute>76.4</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="50"><twUnconstPath anchorID="51" twDataPathType="twDataPathMaxDelay" ><twTotDel>3.033</twTotDel><twSrc BELType="FF">din_gen/ila_data_gen/U0/I_NO_D.U_ILA/U_STAT/U_ECR</twSrc><twDest BELType="FF">din_gen/ila_data_gen/U0/I_NO_D.U_ILA/U_STAT/U_TDO</twDest><twDel>2.840</twDel><twSUTime>0.158</twSUTime><twTotPathDel>2.998</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>din_gen/ila_data_gen/U0/I_NO_D.U_ILA/U_STAT/U_ECR</twSrc><twDest BELType='FF'>din_gen/ila_data_gen/U0/I_NO_D.U_ILA/U_STAT/U_TDO</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X29Y34.CLK</twSrcSite><twSrcClk twEdge ="twRising">clk_50</twSrcClk><twPathDel><twSite>SLICE_X29Y34.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>din_gen/ila_data_gen/U0/I_NO_D.U_ILA/U_STAT/EXTCAP_READY_dstat</twComp><twBEL>din_gen/ila_data_gen/U0/I_NO_D.U_ILA/U_STAT/U_ECR</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y34.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.847</twDelInfo><twComp>din_gen/ila_data_gen/U0/I_NO_D.U_ILA/U_STAT/EXTCAP_READY_dstat</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y34.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>din_gen/ila_data_gen/U0/I_NO_D.U_ILA/U_STAT/EXTCAP_READY_dstat</twComp><twBEL>din_gen/ila_data_gen/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_4_SW0_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y35.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.614</twDelInfo><twComp>din_gen/ila_data_gen/N45</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y35.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>din_gen/ila_data_gen/U0/I_NO_D.U_ILA/iSTAT_DOUT</twComp><twBEL>din_gen/ila_data_gen/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_4_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y35.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.741</twDelInfo><twComp>din_gen/ila_data_gen/N43</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y35.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.158</twDelInfo><twComp>din_gen/ila_data_gen/U0/I_NO_D.U_ILA/iSTAT_DOUT</twComp><twBEL>din_gen/ila_data_gen/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O464_F</twBEL><twBEL>din_gen/ila_data_gen/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O464</twBEL><twBEL>din_gen/ila_data_gen/U0/I_NO_D.U_ILA/U_STAT/U_TDO</twBEL></twPathDel><twLogDel>0.796</twLogDel><twRouteDel>2.202</twRouteDel><twTotDel>2.998</twTotDel><twDestClk twEdge ="twRising">CONTROL&lt;0&gt;</twDestClk><twPctLog>26.6</twPctLog><twPctRoute>73.4</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="52"><twUnconstPath anchorID="53" twDataPathType="twDataPathMaxDelay" ><twTotDel>2.578</twTotDel><twSrc BELType="FF">din_gen/ila_data_gen/U0/I_NO_D.U_ILA/U_STAT/G_NS[8].U_NSQ</twSrc><twDest BELType="FF">din_gen/ila_data_gen/U0/I_NO_D.U_ILA/U_STAT/U_TDO</twDest><twDel>2.385</twDel><twSUTime>0.158</twSUTime><twTotPathDel>2.543</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>din_gen/ila_data_gen/U0/I_NO_D.U_ILA/U_STAT/G_NS[8].U_NSQ</twSrc><twDest BELType='FF'>din_gen/ila_data_gen/U0/I_NO_D.U_ILA/U_STAT/U_TDO</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X28Y34.CLK</twSrcSite><twSrcClk twEdge ="twRising">clk_50</twSrcClk><twPathDel><twSite>SLICE_X28Y34.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>din_gen/ila_data_gen/U0/I_NO_D.U_ILA/U_STAT/NS_dstat&lt;9&gt;</twComp><twBEL>din_gen/ila_data_gen/U0/I_NO_D.U_ILA/U_STAT/G_NS[8].U_NSQ</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y34.C5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.371</twDelInfo><twComp>din_gen/ila_data_gen/U0/I_NO_D.U_ILA/U_STAT/NS_dstat&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y34.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>din_gen/ila_data_gen/U0/I_NO_D.U_ILA/U_STAT/EXTCAP_READY_dstat</twComp><twBEL>din_gen/ila_data_gen/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_4_SW0_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y35.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.614</twDelInfo><twComp>din_gen/ila_data_gen/N45</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y35.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>din_gen/ila_data_gen/U0/I_NO_D.U_ILA/iSTAT_DOUT</twComp><twBEL>din_gen/ila_data_gen/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_4_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y35.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.741</twDelInfo><twComp>din_gen/ila_data_gen/N43</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y35.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.158</twDelInfo><twComp>din_gen/ila_data_gen/U0/I_NO_D.U_ILA/iSTAT_DOUT</twComp><twBEL>din_gen/ila_data_gen/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O464_F</twBEL><twBEL>din_gen/ila_data_gen/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O464</twBEL><twBEL>din_gen/ila_data_gen/U0/I_NO_D.U_ILA/U_STAT/U_TDO</twBEL></twPathDel><twLogDel>0.817</twLogDel><twRouteDel>1.726</twRouteDel><twTotDel>2.543</twTotDel><twDestClk twEdge ="twRising">CONTROL&lt;0&gt;</twDestClk><twPctLog>32.1</twPctLog><twPctRoute>67.9</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="8" iCriticalPaths="0" sType="EndPoint">Paths for end point din_gen/ila_data_gen/U0/I_NO_D.U_ILA/U_STAT/U_TDO (SLICE_X30Y35.D6), 8 paths
</twPathRptBanner><twPathRpt anchorID="54"><twUnconstPath anchorID="55" twDataPathType="twDataPathMaxDelay" ><twTotDel>2.695</twTotDel><twSrc BELType="FF">din_gen/ila_data_gen/U0/I_NO_D.U_ILA/U_STAT/G_NS[7].U_NSQ</twSrc><twDest BELType="FF">din_gen/ila_data_gen/U0/I_NO_D.U_ILA/U_STAT/U_TDO</twDest><twDel>2.502</twDel><twSUTime>0.158</twSUTime><twTotPathDel>2.660</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>din_gen/ila_data_gen/U0/I_NO_D.U_ILA/U_STAT/G_NS[7].U_NSQ</twSrc><twDest BELType='FF'>din_gen/ila_data_gen/U0/I_NO_D.U_ILA/U_STAT/U_TDO</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X27Y29.CLK</twSrcSite><twSrcClk twEdge ="twRising">clk_50</twSrcClk><twPathDel><twSite>SLICE_X27Y29.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>din_gen/ila_data_gen/U0/I_NO_D.U_ILA/U_STAT/NS_dstat&lt;7&gt;</twComp><twBEL>din_gen/ila_data_gen/U0/I_NO_D.U_ILA/U_STAT/G_NS[7].U_NSQ</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y29.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.927</twDelInfo><twComp>din_gen/ila_data_gen/U0/I_NO_D.U_ILA/U_STAT/NS_dstat&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y29.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.374</twDelInfo><twComp>din_gen/ila_data_gen/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_7_f7</twComp><twBEL>din_gen/ila_data_gen/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_8</twBEL><twBEL>din_gen/ila_data_gen/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_7_f7</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y35.D6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.751</twDelInfo><twComp>din_gen/ila_data_gen/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_7_f7</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y35.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.158</twDelInfo><twComp>din_gen/ila_data_gen/U0/I_NO_D.U_ILA/iSTAT_DOUT</twComp><twBEL>din_gen/ila_data_gen/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O464_F</twBEL><twBEL>din_gen/ila_data_gen/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O464</twBEL><twBEL>din_gen/ila_data_gen/U0/I_NO_D.U_ILA/U_STAT/U_TDO</twBEL></twPathDel><twLogDel>0.982</twLogDel><twRouteDel>1.678</twRouteDel><twTotDel>2.660</twTotDel><twDestClk twEdge ="twRising">CONTROL&lt;0&gt;</twDestClk><twPctLog>36.9</twPctLog><twPctRoute>63.1</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="56"><twUnconstPath anchorID="57" twDataPathType="twDataPathMaxDelay" ><twTotDel>2.653</twTotDel><twSrc BELType="FF">din_gen/ila_data_gen/U0/I_NO_D.U_ILA/U_STAT/G_NS[2].U_NSQ</twSrc><twDest BELType="FF">din_gen/ila_data_gen/U0/I_NO_D.U_ILA/U_STAT/U_TDO</twDest><twDel>2.460</twDel><twSUTime>0.158</twSUTime><twTotPathDel>2.618</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>din_gen/ila_data_gen/U0/I_NO_D.U_ILA/U_STAT/G_NS[2].U_NSQ</twSrc><twDest BELType='FF'>din_gen/ila_data_gen/U0/I_NO_D.U_ILA/U_STAT/U_TDO</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X27Y28.CLK</twSrcSite><twSrcClk twEdge ="twRising">clk_50</twSrcClk><twPathDel><twSite>SLICE_X27Y28.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>din_gen/ila_data_gen/U0/I_NO_D.U_ILA/U_STAT/NS_dstat&lt;3&gt;</twComp><twBEL>din_gen/ila_data_gen/U0/I_NO_D.U_ILA/U_STAT/G_NS[2].U_NSQ</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y29.B1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.888</twDelInfo><twComp>din_gen/ila_data_gen/U0/I_NO_D.U_ILA/U_STAT/NS_dstat&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y29.AMUX</twSite><twDelType>Topba</twDelType><twDelInfo twEdge="twRising">0.371</twDelInfo><twComp>din_gen/ila_data_gen/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_7_f7</twComp><twBEL>din_gen/ila_data_gen/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_9</twBEL><twBEL>din_gen/ila_data_gen/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_7_f7</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y35.D6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.751</twDelInfo><twComp>din_gen/ila_data_gen/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_7_f7</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y35.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.158</twDelInfo><twComp>din_gen/ila_data_gen/U0/I_NO_D.U_ILA/iSTAT_DOUT</twComp><twBEL>din_gen/ila_data_gen/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O464_F</twBEL><twBEL>din_gen/ila_data_gen/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O464</twBEL><twBEL>din_gen/ila_data_gen/U0/I_NO_D.U_ILA/U_STAT/U_TDO</twBEL></twPathDel><twLogDel>0.979</twLogDel><twRouteDel>1.639</twRouteDel><twTotDel>2.618</twTotDel><twDestClk twEdge ="twRising">CONTROL&lt;0&gt;</twDestClk><twPctLog>37.4</twPctLog><twPctRoute>62.6</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="58"><twUnconstPath anchorID="59" twDataPathType="twDataPathMaxDelay" ><twTotDel>2.380</twTotDel><twSrc BELType="FF">din_gen/ila_data_gen/U0/I_NO_D.U_ILA/U_STAT/G_NS[6].U_NSQ</twSrc><twDest BELType="FF">din_gen/ila_data_gen/U0/I_NO_D.U_ILA/U_STAT/U_TDO</twDest><twDel>2.187</twDel><twSUTime>0.158</twSUTime><twTotPathDel>2.345</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>din_gen/ila_data_gen/U0/I_NO_D.U_ILA/U_STAT/G_NS[6].U_NSQ</twSrc><twDest BELType='FF'>din_gen/ila_data_gen/U0/I_NO_D.U_ILA/U_STAT/U_TDO</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X27Y29.CLK</twSrcSite><twSrcClk twEdge ="twRising">clk_50</twSrcClk><twPathDel><twSite>SLICE_X27Y29.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>din_gen/ila_data_gen/U0/I_NO_D.U_ILA/U_STAT/NS_dstat&lt;7&gt;</twComp><twBEL>din_gen/ila_data_gen/U0/I_NO_D.U_ILA/U_STAT/G_NS[6].U_NSQ</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y29.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.612</twDelInfo><twComp>din_gen/ila_data_gen/U0/I_NO_D.U_ILA/U_STAT/NS_dstat&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y29.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.374</twDelInfo><twComp>din_gen/ila_data_gen/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_7_f7</twComp><twBEL>din_gen/ila_data_gen/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_8</twBEL><twBEL>din_gen/ila_data_gen/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_7_f7</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y35.D6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.751</twDelInfo><twComp>din_gen/ila_data_gen/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_7_f7</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y35.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.158</twDelInfo><twComp>din_gen/ila_data_gen/U0/I_NO_D.U_ILA/iSTAT_DOUT</twComp><twBEL>din_gen/ila_data_gen/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O464_F</twBEL><twBEL>din_gen/ila_data_gen/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O464</twBEL><twBEL>din_gen/ila_data_gen/U0/I_NO_D.U_ILA/U_STAT/U_TDO</twBEL></twPathDel><twLogDel>0.982</twLogDel><twRouteDel>1.363</twRouteDel><twTotDel>2.345</twTotDel><twDestClk twEdge ="twRising">CONTROL&lt;0&gt;</twDestClk><twPctLog>41.9</twPctLog><twPctRoute>58.1</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="5" iCriticalPaths="0" sType="EndPoint">Paths for end point din_gen/ila_data_gen/U0/I_NO_D.U_ILA/U_STAT/U_TDO (SLICE_X30Y35.D5), 5 paths
</twPathRptBanner><twPathRpt anchorID="60"><twUnconstPath anchorID="61" twDataPathType="twDataPathMaxDelay" ><twTotDel>2.451</twTotDel><twSrc BELType="FF">din_gen/ila_data_gen/U0/I_NO_D.U_ILA/U_STAT/U_STATE0</twSrc><twDest BELType="FF">din_gen/ila_data_gen/U0/I_NO_D.U_ILA/U_STAT/U_TDO</twDest><twDel>2.258</twDel><twSUTime>0.158</twSUTime><twTotPathDel>2.416</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>din_gen/ila_data_gen/U0/I_NO_D.U_ILA/U_STAT/U_STATE0</twSrc><twDest BELType='FF'>din_gen/ila_data_gen/U0/I_NO_D.U_ILA/U_STAT/U_TDO</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X29Y32.CLK</twSrcSite><twSrcClk twEdge ="twRising">clk_50</twSrcClk><twPathDel><twSite>SLICE_X29Y32.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>din_gen/ila_data_gen/U0/I_NO_D.U_ILA/U_STAT/STATE_dstat&lt;1&gt;</twComp><twBEL>din_gen/ila_data_gen/U0/I_NO_D.U_ILA/U_STAT/U_STATE0</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y32.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.895</twDelInfo><twComp>din_gen/ila_data_gen/U0/I_NO_D.U_ILA/U_STAT/STATE_dstat&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y32.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.362</twDelInfo><twComp>din_gen/ila_data_gen/U0/I_NO_D.U_ILA/iCAP_STATE&lt;1&gt;</twComp><twBEL>din_gen/ila_data_gen/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_91</twBEL><twBEL>din_gen/ila_data_gen/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_8_f7</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y35.D5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.551</twDelInfo><twComp>din_gen/ila_data_gen/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_8_f7</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y35.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.158</twDelInfo><twComp>din_gen/ila_data_gen/U0/I_NO_D.U_ILA/iSTAT_DOUT</twComp><twBEL>din_gen/ila_data_gen/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O464_F</twBEL><twBEL>din_gen/ila_data_gen/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O464</twBEL><twBEL>din_gen/ila_data_gen/U0/I_NO_D.U_ILA/U_STAT/U_TDO</twBEL></twPathDel><twLogDel>0.970</twLogDel><twRouteDel>1.446</twRouteDel><twTotDel>2.416</twTotDel><twDestClk twEdge ="twRising">CONTROL&lt;0&gt;</twDestClk><twPctLog>40.1</twPctLog><twPctRoute>59.9</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="62"><twUnconstPath anchorID="63" twDataPathType="twDataPathMaxDelay" ><twTotDel>2.229</twTotDel><twSrc BELType="FF">din_gen/ila_data_gen/U0/I_NO_D.U_ILA/U_STAT/U_ARM</twSrc><twDest BELType="FF">din_gen/ila_data_gen/U0/I_NO_D.U_ILA/U_STAT/U_TDO</twDest><twDel>2.036</twDel><twSUTime>0.158</twSUTime><twTotPathDel>2.194</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>din_gen/ila_data_gen/U0/I_NO_D.U_ILA/U_STAT/U_ARM</twSrc><twDest BELType='FF'>din_gen/ila_data_gen/U0/I_NO_D.U_ILA/U_STAT/U_TDO</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X28Y33.CLK</twSrcSite><twSrcClk twEdge ="twRising">clk_50</twSrcClk><twPathDel><twSite>SLICE_X28Y33.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>din_gen/ila_data_gen/U0/I_NO_D.U_ILA/U_STAT/ARM_dstat</twComp><twBEL>din_gen/ila_data_gen/U0/I_NO_D.U_ILA/U_STAT/U_ARM</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y32.B3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.660</twDelInfo><twComp>din_gen/ila_data_gen/U0/I_NO_D.U_ILA/U_STAT/ARM_dstat</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y32.AMUX</twSite><twDelType>Topba</twDelType><twDelInfo twEdge="twRising">0.354</twDelInfo><twComp>din_gen/ila_data_gen/U0/I_NO_D.U_ILA/iCAP_STATE&lt;1&gt;</twComp><twBEL>din_gen/ila_data_gen/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_10</twBEL><twBEL>din_gen/ila_data_gen/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_8_f7</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y35.D5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.551</twDelInfo><twComp>din_gen/ila_data_gen/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_8_f7</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y35.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.158</twDelInfo><twComp>din_gen/ila_data_gen/U0/I_NO_D.U_ILA/iSTAT_DOUT</twComp><twBEL>din_gen/ila_data_gen/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O464_F</twBEL><twBEL>din_gen/ila_data_gen/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O464</twBEL><twBEL>din_gen/ila_data_gen/U0/I_NO_D.U_ILA/U_STAT/U_TDO</twBEL></twPathDel><twLogDel>0.983</twLogDel><twRouteDel>1.211</twRouteDel><twTotDel>2.194</twTotDel><twDestClk twEdge ="twRising">CONTROL&lt;0&gt;</twDestClk><twPctLog>44.8</twPctLog><twPctRoute>55.2</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="64"><twUnconstPath anchorID="65" twDataPathType="twDataPathMaxDelay" ><twTotDel>2.159</twTotDel><twSrc BELType="FF">din_gen/ila_data_gen/U0/I_NO_D.U_ILA/U_STAT/U_STATE1</twSrc><twDest BELType="FF">din_gen/ila_data_gen/U0/I_NO_D.U_ILA/U_STAT/U_TDO</twDest><twDel>1.966</twDel><twSUTime>0.158</twSUTime><twTotPathDel>2.124</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>din_gen/ila_data_gen/U0/I_NO_D.U_ILA/U_STAT/U_STATE1</twSrc><twDest BELType='FF'>din_gen/ila_data_gen/U0/I_NO_D.U_ILA/U_STAT/U_TDO</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X29Y32.CLK</twSrcSite><twSrcClk twEdge ="twRising">clk_50</twSrcClk><twPathDel><twSite>SLICE_X29Y32.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>din_gen/ila_data_gen/U0/I_NO_D.U_ILA/U_STAT/STATE_dstat&lt;1&gt;</twComp><twBEL>din_gen/ila_data_gen/U0/I_NO_D.U_ILA/U_STAT/U_STATE1</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y32.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.603</twDelInfo><twComp>din_gen/ila_data_gen/U0/I_NO_D.U_ILA/U_STAT/STATE_dstat&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y32.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.362</twDelInfo><twComp>din_gen/ila_data_gen/U0/I_NO_D.U_ILA/iCAP_STATE&lt;1&gt;</twComp><twBEL>din_gen/ila_data_gen/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_91</twBEL><twBEL>din_gen/ila_data_gen/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_8_f7</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y35.D5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.551</twDelInfo><twComp>din_gen/ila_data_gen/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_8_f7</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y35.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.158</twDelInfo><twComp>din_gen/ila_data_gen/U0/I_NO_D.U_ILA/iSTAT_DOUT</twComp><twBEL>din_gen/ila_data_gen/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O464_F</twBEL><twBEL>din_gen/ila_data_gen/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O464</twBEL><twBEL>din_gen/ila_data_gen/U0/I_NO_D.U_ILA/U_STAT/U_TDO</twBEL></twPathDel><twLogDel>0.970</twLogDel><twRouteDel>1.154</twRouteDel><twTotDel>2.124</twTotDel><twDestClk twEdge ="twRising">CONTROL&lt;0&gt;</twDestClk><twPctLog>45.7</twPctLog><twPctRoute>54.3</twPctRoute></twDetPath></twUnconstPath></twPathRpt></twConst><twConst anchorID="66" twConstType="PERIOD" ><twConstHead uID="13"><twConstName UCFConstName="" ScopeName="">TS_J_CLK = PERIOD TIMEGRP &quot;J_CLK&quot; 30 ns HIGH 50%;</twConstName><twItemCnt>2252</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>362</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>6.302</twMinPer></twConstHead><twPathRptBanner iPaths="45" iCriticalPaths="0" sType="EndPoint">Paths for end point icon_ddr2_rtl/U0/U_ICON/U_TDO_reg (SLICE_X34Y37.B6), 45 paths
</twPathRptBanner><twPathRpt anchorID="67"><twConstPath anchorID="68" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>23.698</twSlack><twSrc BELType="RAM">din_gen/ila_data_gen/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36</twSrc><twDest BELType="FF">icon_ddr2_rtl/U0/U_ICON/U_TDO_reg</twDest><twTotPathDel>6.267</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>30.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="19"><twSrc BELType='RAM'>din_gen/ila_data_gen/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36</twSrc><twDest BELType='FF'>icon_ddr2_rtl/U0/U_ICON/U_TDO_reg</twDest><twLogLvls>4</twLogLvls><twSrcSite>RAMB36_X1Y2.CLKARDCLKL</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CONTROL&lt;0&gt;</twSrcClk><twPathDel><twSite>RAMB36_X1Y2.DOADOL2</twSite><twDelType>Trcko_DOWA</twDelType><twDelInfo twEdge="twRising">2.180</twDelInfo><twComp>din_gen/ila_data_gen/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36</twComp><twBEL>din_gen/ila_data_gen/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y12.D2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.092</twDelInfo><twComp>din_gen/ila_data_gen/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_data&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y12.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>din_gen/ila_data_gen/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I5.U_MUX32/Mmux_O_9</twComp><twBEL>din_gen/ila_data_gen/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I5.U_MUX32/Mmux_O_9</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y15.D2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.806</twDelInfo><twComp>din_gen/ila_data_gen/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I5.U_MUX32/Mmux_O_9</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y15.CMUX</twSite><twDelType>Topdc</twDelType><twDelInfo twEdge="twRising">0.374</twDelInfo><twComp>din_gen/ila_data_gen/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I5.U_MUX32/Mmux_O_10</twComp><twBEL>din_gen/ila_data_gen/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I5.U_MUX32/Mmux_O_41</twBEL><twBEL>din_gen/ila_data_gen/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I5.U_MUX32/Mmux_O_2_f7</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y37.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.446</twDelInfo><twComp>din_gen/ila_data_gen/U0/I_NO_D.U_ILA/iDATA_DOUT</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y37.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>icon_ddr2_rtl/U0/U_ICON/iTDO</twComp><twBEL>din_gen/ila_data_gen/U0/I_NO_D.U_ILA/U_DOUT</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y37.B6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.154</twDelInfo><twComp>CONTROL&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y37.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.027</twDelInfo><twComp>icon_ddr2_rtl/U0/U_ICON/iTDO</twComp><twBEL>icon_ddr2_rtl/U0/U_ICON/U_TDO_MUX/U_CS_MUX/I4.U_MUX16/Mmux_O11</twBEL><twBEL>icon_ddr2_rtl/U0/U_ICON/U_TDO_reg</twBEL></twPathDel><twLogDel>2.769</twLogDel><twRouteDel>3.498</twRouteDel><twTotDel>6.267</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.000">CONTROL&lt;0&gt;</twDestClk><twPctLog>44.2</twPctLog><twPctRoute>55.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="69"><twConstPath anchorID="70" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>23.826</twSlack><twSrc BELType="RAM">din_gen/ila_data_gen/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36</twSrc><twDest BELType="FF">icon_ddr2_rtl/U0/U_ICON/U_TDO_reg</twDest><twTotPathDel>6.139</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>30.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="19"><twSrc BELType='RAM'>din_gen/ila_data_gen/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36</twSrc><twDest BELType='FF'>icon_ddr2_rtl/U0/U_ICON/U_TDO_reg</twDest><twLogLvls>4</twLogLvls><twSrcSite>RAMB36_X1Y2.CLKARDCLKL</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CONTROL&lt;0&gt;</twSrcClk><twPathDel><twSite>RAMB36_X1Y2.DOADOL0</twSite><twDelType>Trcko_DOWA</twDelType><twDelInfo twEdge="twRising">2.180</twDelInfo><twComp>din_gen/ila_data_gen/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36</twComp><twBEL>din_gen/ila_data_gen/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y11.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.923</twDelInfo><twComp>din_gen/ila_data_gen/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_data&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y11.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>din_gen/ila_data_gen/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I5.U_MUX32/Mmux_O_8</twComp><twBEL>din_gen/ila_data_gen/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I5.U_MUX32/Mmux_O_8</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y15.D3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.847</twDelInfo><twComp>din_gen/ila_data_gen/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I5.U_MUX32/Mmux_O_8</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y15.CMUX</twSite><twDelType>Topdc</twDelType><twDelInfo twEdge="twRising">0.374</twDelInfo><twComp>din_gen/ila_data_gen/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I5.U_MUX32/Mmux_O_10</twComp><twBEL>din_gen/ila_data_gen/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I5.U_MUX32/Mmux_O_41</twBEL><twBEL>din_gen/ila_data_gen/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I5.U_MUX32/Mmux_O_2_f7</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y37.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.446</twDelInfo><twComp>din_gen/ila_data_gen/U0/I_NO_D.U_ILA/iDATA_DOUT</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y37.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>icon_ddr2_rtl/U0/U_ICON/iTDO</twComp><twBEL>din_gen/ila_data_gen/U0/I_NO_D.U_ILA/U_DOUT</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y37.B6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.154</twDelInfo><twComp>CONTROL&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y37.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.027</twDelInfo><twComp>icon_ddr2_rtl/U0/U_ICON/iTDO</twComp><twBEL>icon_ddr2_rtl/U0/U_ICON/U_TDO_MUX/U_CS_MUX/I4.U_MUX16/Mmux_O11</twBEL><twBEL>icon_ddr2_rtl/U0/U_ICON/U_TDO_reg</twBEL></twPathDel><twLogDel>2.769</twLogDel><twRouteDel>3.370</twRouteDel><twTotDel>6.139</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.000">CONTROL&lt;0&gt;</twDestClk><twPctLog>45.1</twPctLog><twPctRoute>54.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="71"><twConstPath anchorID="72" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>23.830</twSlack><twSrc BELType="RAM">din_gen/ila_data_gen/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36</twSrc><twDest BELType="FF">icon_ddr2_rtl/U0/U_ICON/U_TDO_reg</twDest><twTotPathDel>6.135</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>30.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="19"><twSrc BELType='RAM'>din_gen/ila_data_gen/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36</twSrc><twDest BELType='FF'>icon_ddr2_rtl/U0/U_ICON/U_TDO_reg</twDest><twLogLvls>4</twLogLvls><twSrcSite>RAMB36_X1Y2.CLKARDCLKU</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CONTROL&lt;0&gt;</twSrcClk><twPathDel><twSite>RAMB36_X1Y2.DOADOU0</twSite><twDelType>Trcko_DOWA</twDelType><twDelInfo twEdge="twRising">2.180</twDelInfo><twComp>din_gen/ila_data_gen/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36</twComp><twBEL>din_gen/ila_data_gen/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y11.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.919</twDelInfo><twComp>din_gen/ila_data_gen/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_data&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y11.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>din_gen/ila_data_gen/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I5.U_MUX32/Mmux_O_8</twComp><twBEL>din_gen/ila_data_gen/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I5.U_MUX32/Mmux_O_8</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y15.D3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.847</twDelInfo><twComp>din_gen/ila_data_gen/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I5.U_MUX32/Mmux_O_8</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y15.CMUX</twSite><twDelType>Topdc</twDelType><twDelInfo twEdge="twRising">0.374</twDelInfo><twComp>din_gen/ila_data_gen/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I5.U_MUX32/Mmux_O_10</twComp><twBEL>din_gen/ila_data_gen/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I5.U_MUX32/Mmux_O_41</twBEL><twBEL>din_gen/ila_data_gen/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I5.U_MUX32/Mmux_O_2_f7</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y37.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.446</twDelInfo><twComp>din_gen/ila_data_gen/U0/I_NO_D.U_ILA/iDATA_DOUT</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y37.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>icon_ddr2_rtl/U0/U_ICON/iTDO</twComp><twBEL>din_gen/ila_data_gen/U0/I_NO_D.U_ILA/U_DOUT</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y37.B6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.154</twDelInfo><twComp>CONTROL&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y37.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.027</twDelInfo><twComp>icon_ddr2_rtl/U0/U_ICON/iTDO</twComp><twBEL>icon_ddr2_rtl/U0/U_ICON/U_TDO_MUX/U_CS_MUX/I4.U_MUX16/Mmux_O11</twBEL><twBEL>icon_ddr2_rtl/U0/U_ICON/U_TDO_reg</twBEL></twPathDel><twLogDel>2.769</twLogDel><twRouteDel>3.366</twRouteDel><twTotDel>6.135</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.000">CONTROL&lt;0&gt;</twDestClk><twPctLog>45.1</twPctLog><twPctRoute>54.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="22" iCriticalPaths="0" sType="EndPoint">Paths for end point din_gen/ila_data_gen/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_MULT_ROW.U_RD_COL_ADDR_B/u_cnt/G[1].U_FDRE (SLICE_X26Y19.SR), 22 paths
</twPathRptBanner><twPathRpt anchorID="73"><twConstPath anchorID="74" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>24.796</twSlack><twSrc BELType="FF">icon_ddr2_rtl/U0/U_ICON/U_SYNC/U_SYNC</twSrc><twDest BELType="FF">din_gen/ila_data_gen/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_MULT_ROW.U_RD_COL_ADDR_B/u_cnt/G[1].U_FDRE</twDest><twTotPathDel>5.169</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>30.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>icon_ddr2_rtl/U0/U_ICON/U_SYNC/U_SYNC</twSrc><twDest BELType='FF'>din_gen/ila_data_gen/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_MULT_ROW.U_RD_COL_ADDR_B/u_cnt/G[1].U_FDRE</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X40Y54.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CONTROL&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X40Y54.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>icon_ddr2_rtl/U0/U_ICON/iSYNC</twComp><twBEL>icon_ddr2_rtl/U0/U_ICON/U_SYNC/U_SYNC</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y51.A4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.654</twDelInfo><twComp>icon_ddr2_rtl/U0/U_ICON/iSYNC</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y51.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>icon_ddr2_rtl/U0/U_ICON/U_CTRL_OUT/iDATA_VALID</twComp><twBEL>icon_ddr2_rtl/U0/U_ICON/U_CTRL_OUT/U_DATA_VALID</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y30.B3</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">1.707</twDelInfo><twComp>icon_ddr2_rtl/U0/U_ICON/U_CTRL_OUT/iDATA_VALID</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y30.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CONTROL&lt;14&gt;</twComp><twBEL>icon_ddr2_rtl/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[10].U_LCE</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y20.C4</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">1.006</twDelInfo><twComp>CONTROL&lt;14&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y20.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>din_gen/ila_data_gen/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_MULT_ROW.U_RD_COL_ADDR_B/rst</twComp><twBEL>din_gen/ila_data_gen/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_MULT_ROW.U_RD_COL_ADDR_B/u_rst</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y19.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.502</twDelInfo><twComp>din_gen/ila_data_gen/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_MULT_ROW.U_RD_COL_ADDR_B/rst</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y19.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.547</twDelInfo><twComp>din_gen/ila_data_gen/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_col_addr_wide&lt;3&gt;</twComp><twBEL>din_gen/ila_data_gen/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_MULT_ROW.U_RD_COL_ADDR_B/u_cnt/G[1].U_FDRE</twBEL></twPathDel><twLogDel>1.300</twLogDel><twRouteDel>3.869</twRouteDel><twTotDel>5.169</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.000">CONTROL&lt;0&gt;</twDestClk><twPctLog>25.1</twPctLog><twPctRoute>74.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="75"><twConstPath anchorID="76" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>24.835</twSlack><twSrc BELType="FF">icon_ddr2_rtl/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET</twSrc><twDest BELType="FF">din_gen/ila_data_gen/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_MULT_ROW.U_RD_COL_ADDR_B/u_cnt/G[1].U_FDRE</twDest><twTotPathDel>5.130</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>30.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>icon_ddr2_rtl/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET</twSrc><twDest BELType='FF'>din_gen/ila_data_gen/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_MULT_ROW.U_RD_COL_ADDR_B/u_cnt/G[1].U_FDRE</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X34Y40.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CONTROL&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X34Y40.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>icon_ddr2_rtl/U0/U_ICON/iCORE_ID&lt;3&gt;</twComp><twBEL>icon_ddr2_rtl/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y37.C2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.913</twDelInfo><twComp>icon_ddr2_rtl/U0/U_ICON/iCORE_ID&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y37.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CONTROL&lt;20&gt;</twComp><twBEL>icon_ddr2_rtl/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y30.B2</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">1.430</twDelInfo><twComp>icon_ddr2_rtl/U0/U_ICON/iCORE_ID_SEL&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y30.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CONTROL&lt;14&gt;</twComp><twBEL>icon_ddr2_rtl/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[10].U_LCE</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y20.C4</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">1.006</twDelInfo><twComp>CONTROL&lt;14&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y20.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>din_gen/ila_data_gen/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_MULT_ROW.U_RD_COL_ADDR_B/rst</twComp><twBEL>din_gen/ila_data_gen/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_MULT_ROW.U_RD_COL_ADDR_B/u_rst</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y19.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.502</twDelInfo><twComp>din_gen/ila_data_gen/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_MULT_ROW.U_RD_COL_ADDR_B/rst</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y19.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.547</twDelInfo><twComp>din_gen/ila_data_gen/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_col_addr_wide&lt;3&gt;</twComp><twBEL>din_gen/ila_data_gen/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_MULT_ROW.U_RD_COL_ADDR_B/u_cnt/G[1].U_FDRE</twBEL></twPathDel><twLogDel>1.279</twLogDel><twRouteDel>3.851</twRouteDel><twTotDel>5.130</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.000">CONTROL&lt;0&gt;</twDestClk><twPctLog>24.9</twPctLog><twPctRoute>75.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="77"><twConstPath anchorID="78" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>24.936</twSlack><twSrc BELType="FF">icon_ddr2_rtl/U0/U_ICON/U_CMD/G_TARGET[7].I_NE0.U_TARGET</twSrc><twDest BELType="FF">din_gen/ila_data_gen/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_MULT_ROW.U_RD_COL_ADDR_B/u_cnt/G[1].U_FDRE</twDest><twTotPathDel>5.029</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>30.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>icon_ddr2_rtl/U0/U_ICON/U_CMD/G_TARGET[7].I_NE0.U_TARGET</twSrc><twDest BELType='FF'>din_gen/ila_data_gen/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_MULT_ROW.U_RD_COL_ADDR_B/u_cnt/G[1].U_FDRE</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X34Y39.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CONTROL&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X34Y39.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>icon_ddr2_rtl/U0/U_ICON/iCOMMAND_GRP&lt;1&gt;</twComp><twBEL>icon_ddr2_rtl/U0/U_ICON/U_CMD/G_TARGET[7].I_NE0.U_TARGET</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y36.A1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.050</twDelInfo><twComp>icon_ddr2_rtl/U0/U_ICON/iCOMMAND_GRP&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y36.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CONTROL&lt;6&gt;</twComp><twBEL>icon_ddr2_rtl/U0/U_ICON/U_CTRL_OUT/U_CMDGRP0</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y30.B4</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">1.192</twDelInfo><twComp>icon_ddr2_rtl/U0/U_ICON/U_CTRL_OUT/iCOMMAND_GRP_SEL&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y30.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CONTROL&lt;14&gt;</twComp><twBEL>icon_ddr2_rtl/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[10].U_LCE</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y20.C4</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">1.006</twDelInfo><twComp>CONTROL&lt;14&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y20.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>din_gen/ila_data_gen/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_MULT_ROW.U_RD_COL_ADDR_B/rst</twComp><twBEL>din_gen/ila_data_gen/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_MULT_ROW.U_RD_COL_ADDR_B/u_rst</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y19.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.502</twDelInfo><twComp>din_gen/ila_data_gen/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_MULT_ROW.U_RD_COL_ADDR_B/rst</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y19.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.547</twDelInfo><twComp>din_gen/ila_data_gen/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_col_addr_wide&lt;3&gt;</twComp><twBEL>din_gen/ila_data_gen/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_MULT_ROW.U_RD_COL_ADDR_B/u_cnt/G[1].U_FDRE</twBEL></twPathDel><twLogDel>1.279</twLogDel><twRouteDel>3.750</twRouteDel><twTotDel>5.029</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.000">CONTROL&lt;0&gt;</twDestClk><twPctLog>25.4</twPctLog><twPctRoute>74.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="22" iCriticalPaths="0" sType="EndPoint">Paths for end point din_gen/ila_data_gen/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_MULT_ROW.U_RD_COL_ADDR_B/u_cnt/G[2].U_FDRE (SLICE_X26Y19.SR), 22 paths
</twPathRptBanner><twPathRpt anchorID="79"><twConstPath anchorID="80" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>24.796</twSlack><twSrc BELType="FF">icon_ddr2_rtl/U0/U_ICON/U_SYNC/U_SYNC</twSrc><twDest BELType="FF">din_gen/ila_data_gen/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_MULT_ROW.U_RD_COL_ADDR_B/u_cnt/G[2].U_FDRE</twDest><twTotPathDel>5.169</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>30.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>icon_ddr2_rtl/U0/U_ICON/U_SYNC/U_SYNC</twSrc><twDest BELType='FF'>din_gen/ila_data_gen/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_MULT_ROW.U_RD_COL_ADDR_B/u_cnt/G[2].U_FDRE</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X40Y54.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CONTROL&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X40Y54.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>icon_ddr2_rtl/U0/U_ICON/iSYNC</twComp><twBEL>icon_ddr2_rtl/U0/U_ICON/U_SYNC/U_SYNC</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y51.A4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.654</twDelInfo><twComp>icon_ddr2_rtl/U0/U_ICON/iSYNC</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y51.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>icon_ddr2_rtl/U0/U_ICON/U_CTRL_OUT/iDATA_VALID</twComp><twBEL>icon_ddr2_rtl/U0/U_ICON/U_CTRL_OUT/U_DATA_VALID</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y30.B3</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">1.707</twDelInfo><twComp>icon_ddr2_rtl/U0/U_ICON/U_CTRL_OUT/iDATA_VALID</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y30.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CONTROL&lt;14&gt;</twComp><twBEL>icon_ddr2_rtl/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[10].U_LCE</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y20.C4</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">1.006</twDelInfo><twComp>CONTROL&lt;14&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y20.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>din_gen/ila_data_gen/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_MULT_ROW.U_RD_COL_ADDR_B/rst</twComp><twBEL>din_gen/ila_data_gen/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_MULT_ROW.U_RD_COL_ADDR_B/u_rst</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y19.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.502</twDelInfo><twComp>din_gen/ila_data_gen/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_MULT_ROW.U_RD_COL_ADDR_B/rst</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y19.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.547</twDelInfo><twComp>din_gen/ila_data_gen/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_col_addr_wide&lt;3&gt;</twComp><twBEL>din_gen/ila_data_gen/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_MULT_ROW.U_RD_COL_ADDR_B/u_cnt/G[2].U_FDRE</twBEL></twPathDel><twLogDel>1.300</twLogDel><twRouteDel>3.869</twRouteDel><twTotDel>5.169</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.000">CONTROL&lt;0&gt;</twDestClk><twPctLog>25.1</twPctLog><twPctRoute>74.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="81"><twConstPath anchorID="82" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>24.835</twSlack><twSrc BELType="FF">icon_ddr2_rtl/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET</twSrc><twDest BELType="FF">din_gen/ila_data_gen/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_MULT_ROW.U_RD_COL_ADDR_B/u_cnt/G[2].U_FDRE</twDest><twTotPathDel>5.130</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>30.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>icon_ddr2_rtl/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET</twSrc><twDest BELType='FF'>din_gen/ila_data_gen/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_MULT_ROW.U_RD_COL_ADDR_B/u_cnt/G[2].U_FDRE</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X34Y40.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CONTROL&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X34Y40.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>icon_ddr2_rtl/U0/U_ICON/iCORE_ID&lt;3&gt;</twComp><twBEL>icon_ddr2_rtl/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y37.C2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.913</twDelInfo><twComp>icon_ddr2_rtl/U0/U_ICON/iCORE_ID&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y37.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CONTROL&lt;20&gt;</twComp><twBEL>icon_ddr2_rtl/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y30.B2</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">1.430</twDelInfo><twComp>icon_ddr2_rtl/U0/U_ICON/iCORE_ID_SEL&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y30.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CONTROL&lt;14&gt;</twComp><twBEL>icon_ddr2_rtl/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[10].U_LCE</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y20.C4</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">1.006</twDelInfo><twComp>CONTROL&lt;14&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y20.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>din_gen/ila_data_gen/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_MULT_ROW.U_RD_COL_ADDR_B/rst</twComp><twBEL>din_gen/ila_data_gen/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_MULT_ROW.U_RD_COL_ADDR_B/u_rst</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y19.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.502</twDelInfo><twComp>din_gen/ila_data_gen/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_MULT_ROW.U_RD_COL_ADDR_B/rst</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y19.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.547</twDelInfo><twComp>din_gen/ila_data_gen/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_col_addr_wide&lt;3&gt;</twComp><twBEL>din_gen/ila_data_gen/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_MULT_ROW.U_RD_COL_ADDR_B/u_cnt/G[2].U_FDRE</twBEL></twPathDel><twLogDel>1.279</twLogDel><twRouteDel>3.851</twRouteDel><twTotDel>5.130</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.000">CONTROL&lt;0&gt;</twDestClk><twPctLog>24.9</twPctLog><twPctRoute>75.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="83"><twConstPath anchorID="84" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>24.936</twSlack><twSrc BELType="FF">icon_ddr2_rtl/U0/U_ICON/U_CMD/G_TARGET[7].I_NE0.U_TARGET</twSrc><twDest BELType="FF">din_gen/ila_data_gen/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_MULT_ROW.U_RD_COL_ADDR_B/u_cnt/G[2].U_FDRE</twDest><twTotPathDel>5.029</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>30.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>icon_ddr2_rtl/U0/U_ICON/U_CMD/G_TARGET[7].I_NE0.U_TARGET</twSrc><twDest BELType='FF'>din_gen/ila_data_gen/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_MULT_ROW.U_RD_COL_ADDR_B/u_cnt/G[2].U_FDRE</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X34Y39.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CONTROL&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X34Y39.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>icon_ddr2_rtl/U0/U_ICON/iCOMMAND_GRP&lt;1&gt;</twComp><twBEL>icon_ddr2_rtl/U0/U_ICON/U_CMD/G_TARGET[7].I_NE0.U_TARGET</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y36.A1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.050</twDelInfo><twComp>icon_ddr2_rtl/U0/U_ICON/iCOMMAND_GRP&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y36.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CONTROL&lt;6&gt;</twComp><twBEL>icon_ddr2_rtl/U0/U_ICON/U_CTRL_OUT/U_CMDGRP0</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y30.B4</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">1.192</twDelInfo><twComp>icon_ddr2_rtl/U0/U_ICON/U_CTRL_OUT/iCOMMAND_GRP_SEL&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y30.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CONTROL&lt;14&gt;</twComp><twBEL>icon_ddr2_rtl/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[10].U_LCE</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y20.C4</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">1.006</twDelInfo><twComp>CONTROL&lt;14&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y20.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>din_gen/ila_data_gen/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_MULT_ROW.U_RD_COL_ADDR_B/rst</twComp><twBEL>din_gen/ila_data_gen/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_MULT_ROW.U_RD_COL_ADDR_B/u_rst</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y19.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.502</twDelInfo><twComp>din_gen/ila_data_gen/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_MULT_ROW.U_RD_COL_ADDR_B/rst</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y19.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.547</twDelInfo><twComp>din_gen/ila_data_gen/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_col_addr_wide&lt;3&gt;</twComp><twBEL>din_gen/ila_data_gen/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_MULT_ROW.U_RD_COL_ADDR_B/u_cnt/G[2].U_FDRE</twBEL></twPathDel><twLogDel>1.279</twLogDel><twRouteDel>3.750</twRouteDel><twTotDel>5.029</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.000">CONTROL&lt;0&gt;</twDestClk><twPctLog>25.4</twPctLog><twPctRoute>74.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_J_CLK = PERIOD TIMEGRP &quot;J_CLK&quot; 30 ns HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point din_gen/ila_data_gen/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36 (RAMB36_X1Y2.ADDRAL7), 1 path
</twPathRptBanner><twPathRpt anchorID="85"><twConstPath anchorID="86" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.425</twSlack><twSrc BELType="FF">din_gen/ila_data_gen/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_ROW_ADDR/G[3].U_FDRE</twSrc><twDest BELType="RAM">din_gen/ila_data_gen/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36</twDest><twTotPathDel>0.425</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="22"><twSrc BELType='FF'>din_gen/ila_data_gen/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_ROW_ADDR/G[3].U_FDRE</twSrc><twDest BELType='RAM'>din_gen/ila_data_gen/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X26Y13.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="30.000">CONTROL&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X26Y13.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.414</twDelInfo><twComp>din_gen/ila_data_gen/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_row_addr&lt;3&gt;</twComp><twBEL>din_gen/ila_data_gen/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_ROW_ADDR/G[3].U_FDRE</twBEL></twPathDel><twPathDel><twSite>RAMB36_X1Y2.ADDRAL7</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twFalling">0.305</twDelInfo><twComp>din_gen/ila_data_gen/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_row_addr&lt;3&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB36_X1Y2.CLKARDCLKL</twSite><twDelType>Trckc_ADDRA</twDelType><twDelInfo twEdge="twFalling">-0.294</twDelInfo><twComp>din_gen/ila_data_gen/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36</twComp><twBEL>din_gen/ila_data_gen/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36</twBEL></twPathDel><twLogDel>0.120</twLogDel><twRouteDel>0.305</twRouteDel><twTotDel>0.425</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.000">CONTROL&lt;0&gt;</twDestClk><twPctLog>28.2</twPctLog><twPctRoute>71.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point din_gen/ila_data_gen/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36 (RAMB36_X1Y2.ADDRAU7), 1 path
</twPathRptBanner><twPathRpt anchorID="87"><twConstPath anchorID="88" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.425</twSlack><twSrc BELType="FF">din_gen/ila_data_gen/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_ROW_ADDR/G[3].U_FDRE</twSrc><twDest BELType="RAM">din_gen/ila_data_gen/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36</twDest><twTotPathDel>0.425</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="22"><twSrc BELType='FF'>din_gen/ila_data_gen/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_ROW_ADDR/G[3].U_FDRE</twSrc><twDest BELType='RAM'>din_gen/ila_data_gen/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X26Y13.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="30.000">CONTROL&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X26Y13.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.414</twDelInfo><twComp>din_gen/ila_data_gen/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_row_addr&lt;3&gt;</twComp><twBEL>din_gen/ila_data_gen/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_ROW_ADDR/G[3].U_FDRE</twBEL></twPathDel><twPathDel><twSite>RAMB36_X1Y2.ADDRAU7</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twFalling">0.305</twDelInfo><twComp>din_gen/ila_data_gen/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_row_addr&lt;3&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB36_X1Y2.CLKARDCLKU</twSite><twDelType>Trckc_ADDRA</twDelType><twDelInfo twEdge="twFalling">-0.294</twDelInfo><twComp>din_gen/ila_data_gen/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36</twComp><twBEL>din_gen/ila_data_gen/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36</twBEL></twPathDel><twLogDel>0.120</twLogDel><twRouteDel>0.305</twRouteDel><twTotDel>0.425</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.000">CONTROL&lt;0&gt;</twDestClk><twPctLog>28.2</twPctLog><twPctRoute>71.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point din_gen/ila_data_gen/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36 (RAMB36_X1Y2.ADDRAL6), 1 path
</twPathRptBanner><twPathRpt anchorID="89"><twConstPath anchorID="90" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.434</twSlack><twSrc BELType="FF">din_gen/ila_data_gen/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_ROW_ADDR/G[2].U_FDRE</twSrc><twDest BELType="RAM">din_gen/ila_data_gen/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36</twDest><twTotPathDel>0.434</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="22"><twSrc BELType='FF'>din_gen/ila_data_gen/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_ROW_ADDR/G[2].U_FDRE</twSrc><twDest BELType='RAM'>din_gen/ila_data_gen/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X26Y13.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="30.000">CONTROL&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X26Y13.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.414</twDelInfo><twComp>din_gen/ila_data_gen/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_row_addr&lt;3&gt;</twComp><twBEL>din_gen/ila_data_gen/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_ROW_ADDR/G[2].U_FDRE</twBEL></twPathDel><twPathDel><twSite>RAMB36_X1Y2.ADDRAL6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twFalling">0.314</twDelInfo><twComp>din_gen/ila_data_gen/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_row_addr&lt;2&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB36_X1Y2.CLKARDCLKL</twSite><twDelType>Trckc_ADDRA</twDelType><twDelInfo twEdge="twFalling">-0.294</twDelInfo><twComp>din_gen/ila_data_gen/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36</twComp><twBEL>din_gen/ila_data_gen/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36</twBEL></twPathDel><twLogDel>0.120</twLogDel><twRouteDel>0.314</twRouteDel><twTotDel>0.434</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.000">CONTROL&lt;0&gt;</twDestClk><twPctLog>27.6</twPctLog><twPctRoute>72.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="91"><twPinLimitBanner>Component Switching Limit Checks: TS_J_CLK = PERIOD TIMEGRP &quot;J_CLK&quot; 30 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="92" type="MINPERIOD" name="Trper_CLKA" slack="27.778" period="30.000" constraintValue="30.000" deviceLimit="2.222" freqLimit="450.045" physResource="din_gen/ila_data_gen/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36/CLKAL" logResource="din_gen/ila_data_gen/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36/CLKAL" locationPin="RAMB36_X1Y2.CLKARDCLKL" clockNet="CONTROL&lt;0&gt;"/><twPinLimit anchorID="93" type="MINPERIOD" name="Trper_CLKA" slack="27.778" period="30.000" constraintValue="30.000" deviceLimit="2.222" freqLimit="450.045" physResource="din_gen/ila_data_gen/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36/CLKAU" logResource="din_gen/ila_data_gen/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36/CLKAU" locationPin="RAMB36_X1Y2.CLKARDCLKU" clockNet="CONTROL&lt;0&gt;"/><twPinLimit anchorID="94" type="MINLOWPULSE" name="Twpl" slack="28.300" period="30.000" constraintValue="15.000" deviceLimit="0.850" physResource="din_gen/ila_data_gen/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/cfg_data&lt;2&gt;/CLK" logResource="din_gen/ila_data_gen/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS0/I_YESLUT6.I_YES_RPM.U_SRL32_A/CLK" locationPin="SLICE_X24Y32.CLK" clockNet="CONTROL&lt;0&gt;"/></twPinLimitRpt></twConst><twConst anchorID="95" twConstType="PERIOD" ><twConstHead uID="14"><twConstName UCFConstName="TIMESPEC &quot;TS_SYS_CLK&quot; = PERIOD &quot;SYS_CLK&quot; 8 ns HIGH 50 %;" ScopeName="">TS_SYS_CLK = PERIOD TIMEGRP &quot;SYS_CLK&quot; 8 ns HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>4.000</twMinPer></twConstHead><twPinLimitRpt anchorID="96"><twPinLimitBanner>Component Switching Limit Checks: TS_SYS_CLK = PERIOD TIMEGRP &quot;SYS_CLK&quot; 8 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="97" type="MINLOWPULSE" name="Tdcmpw_CLKIN_100_150" slack="4.000" period="8.000" constraintValue="4.000" deviceLimit="2.000" physResource="ddr_sdram/u_ddr2_infrastructure/gen_pll_adv.u_pll_adv/CLKIN1" logResource="ddr_sdram/u_ddr2_infrastructure/gen_pll_adv.u_pll_adv/CLKIN1" locationPin="PLL_ADV_X0Y5.CLKIN1" clockNet="ddr_sdram/u_ddr2_infrastructure/sys_clk_ibufg"/><twPinLimit anchorID="98" type="MINHIGHPULSE" name="Tdcmpw_CLKIN_100_150" slack="4.000" period="8.000" constraintValue="4.000" deviceLimit="2.000" physResource="ddr_sdram/u_ddr2_infrastructure/gen_pll_adv.u_pll_adv/CLKIN1" logResource="ddr_sdram/u_ddr2_infrastructure/gen_pll_adv.u_pll_adv/CLKIN1" locationPin="PLL_ADV_X0Y5.CLKIN1" clockNet="ddr_sdram/u_ddr2_infrastructure/sys_clk_ibufg"/><twPinLimit anchorID="99" type="MINPERIOD" name="Tpllper_CLKOUT" slack="6.334" period="8.000" constraintValue="8.000" deviceLimit="1.666" freqLimit="600.240" physResource="ddr_sdram/u_ddr2_infrastructure/gen_pll_adv.u_pll_adv/CLKOUT0" logResource="ddr_sdram/u_ddr2_infrastructure/gen_pll_adv.u_pll_adv/CLKOUT0" locationPin="PLL_ADV_X0Y5.CLKOUT0" clockNet="ddr_sdram/u_ddr2_infrastructure/clk0_bufg_in"/></twPinLimitRpt></twConst><twConst anchorID="100" twConstType="PERIOD" ><twConstHead uID="15"><twConstName UCFConstName="TIMESPEC &quot;TS_SYS_CLK_200&quot; = PERIOD &quot;SYS_CLK_200&quot; 5 ns HIGH 50 %;" ScopeName="">TS_SYS_CLK_200 = PERIOD TIMEGRP &quot;SYS_CLK_200&quot; 5 ns HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>1.666</twMinPer></twConstHead><twPinLimitRpt anchorID="101"><twPinLimitBanner>Component Switching Limit Checks: TS_SYS_CLK_200 = PERIOD TIMEGRP &quot;SYS_CLK_200&quot; 5 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="102" type="MINPERIOD" name="Tbgper_I" slack="3.334" period="5.000" constraintValue="5.000" deviceLimit="1.666" freqLimit="600.240" physResource="ddr_sdram/u_ddr2_infrastructure/BUFG_INST.CLK_200_BUFG/I0" logResource="ddr_sdram/u_ddr2_infrastructure/BUFG_INST.CLK_200_BUFG/I0" locationPin="BUFGCTRL_X0Y29.I0" clockNet="ddr_sdram/u_ddr2_infrastructure/clk200_ibufg"/><twPinLimit anchorID="103" type="MINLOWPULSE" name="Trpw" slack="3.946" period="5.000" constraintValue="2.500" deviceLimit="0.527" physResource="ddr_sdram/u_ddr2_infrastructure/rst200_sync_r&lt;24&gt;/SR" logResource="ddr_sdram/u_ddr2_infrastructure/rst200_sync_r_24/SR" locationPin="SLICE_X29Y92.SR" clockNet="ddr_sdram/u_ddr2_infrastructure/locked_inv"/><twPinLimit anchorID="104" type="MINHIGHPULSE" name="Trpw" slack="3.946" period="5.000" constraintValue="2.500" deviceLimit="0.527" physResource="ddr_sdram/u_ddr2_infrastructure/rst200_sync_r&lt;24&gt;/SR" logResource="ddr_sdram/u_ddr2_infrastructure/rst200_sync_r_24/SR" locationPin="SLICE_X29Y92.SR" clockNet="ddr_sdram/u_ddr2_infrastructure/locked_inv"/></twPinLimitRpt></twConst><twConst anchorID="105" twConstType="PATHDELAY" ><twConstHead uID="16"><twConstName UCFConstName="TIMESPEC &quot;TS_MC_RD_DATA_SEL&quot; = FROM &quot;TNM_RD_DATA_SEL&quot; TO FFS &quot;TS_SYS_CLK&quot; * 4;" ScopeName="">TS_MC_RD_DATA_SEL = MAXDELAY FROM TIMEGRP &quot;TNM_RD_DATA_SEL&quot; TO TIMEGRP &quot;FFS&quot;         TS_SYS_CLK * 4;</twConstName><twItemCnt>80</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>80</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>4.076</twMaxDel></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_in_rise_r_0 (SLICE_X8Y93.AX), 1 path
</twPathRptBanner><twPathRpt anchorID="106"><twConstPath anchorID="107" twDataPathType="twDataPathFromToDelay"><twSlack>27.924</twSlack><twSrc BELType="FF">ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[0].u_ff_rd_data_sel</twSrc><twDest BELType="FF">ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_in_rise_r_0</twDest><twTotPathDel>3.523</twTotPathDel><twClkSkew dest = "3.428" src = "3.695">0.267</twClkSkew><twDelConst>32.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.323" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.286</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[0].u_ff_rd_data_sel</twSrc><twDest BELType='FF'>ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_in_rise_r_0</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X12Y84.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">ddr_sdram/clkdiv0</twSrcClk><twPathDel><twSite>SLICE_X12Y84.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/rd_data_sel&lt;3&gt;</twComp><twBEL>ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[0].u_ff_rd_data_sel</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y99.B2</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">1.888</twDelInfo><twComp>ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/rd_data_sel&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y99.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>ddr_sdram/u_ddr2_top_0/u_mem_if_top/rd_data_rise&lt;0&gt;</twComp><twBEL>ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[0].u_iob_dq/rd_data_rise1</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y93.AX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.082</twDelInfo><twComp>ddr_sdram/u_ddr2_top_0/u_mem_if_top/rd_data_rise&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y93.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">-0.012</twDelInfo><twComp>ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_in_rise_r&lt;9&gt;</twComp><twBEL>ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_in_rise_r_0</twBEL></twPathDel><twLogDel>0.553</twLogDel><twRouteDel>2.970</twRouteDel><twTotDel>3.523</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">ddr_sdram/clk0</twDestClk><twPctLog>15.7</twPctLog><twPctRoute>84.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_in_fall_r_0 (SLICE_X6Y92.AX), 1 path
</twPathRptBanner><twPathRpt anchorID="108"><twConstPath anchorID="109" twDataPathType="twDataPathFromToDelay"><twSlack>28.257</twSlack><twSrc BELType="FF">ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[0].u_ff_rd_data_sel</twSrc><twDest BELType="FF">ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_in_fall_r_0</twDest><twTotPathDel>3.227</twTotPathDel><twClkSkew dest = "3.465" src = "3.695">0.230</twClkSkew><twDelConst>32.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.323" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.286</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[0].u_ff_rd_data_sel</twSrc><twDest BELType='FF'>ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_in_fall_r_0</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X12Y84.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">ddr_sdram/clkdiv0</twSrcClk><twPathDel><twSite>SLICE_X12Y84.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/rd_data_sel&lt;3&gt;</twComp><twBEL>ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[0].u_ff_rd_data_sel</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y99.A2</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">1.852</twDelInfo><twComp>ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/rd_data_sel&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y99.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>ddr_sdram/u_ddr2_top_0/u_mem_if_top/rd_data_rise&lt;1&gt;</twComp><twBEL>ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[0].u_iob_dq/rd_data_fall1</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y92.AX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.818</twDelInfo><twComp>ddr_sdram/u_ddr2_top_0/u_mem_if_top/rd_data_fall&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y92.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">-0.008</twDelInfo><twComp>ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_in_fall_r&lt;9&gt;</twComp><twBEL>ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_in_fall_r_0</twBEL></twPathDel><twLogDel>0.557</twLogDel><twRouteDel>2.670</twRouteDel><twTotDel>3.227</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">ddr_sdram/clk0</twDestClk><twPctLog>17.3</twPctLog><twPctRoute>82.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_in_rise_r_1 (SLICE_X8Y93.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="110"><twConstPath anchorID="111" twDataPathType="twDataPathFromToDelay"><twSlack>28.310</twSlack><twSrc BELType="FF">ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[0].u_ff_rd_data_sel</twSrc><twDest BELType="FF">ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_in_rise_r_1</twDest><twTotPathDel>3.137</twTotPathDel><twClkSkew dest = "3.428" src = "3.695">0.267</twClkSkew><twDelConst>32.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.323" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.286</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[0].u_ff_rd_data_sel</twSrc><twDest BELType='FF'>ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_in_rise_r_1</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X12Y84.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">ddr_sdram/clkdiv0</twSrcClk><twPathDel><twSite>SLICE_X12Y84.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/rd_data_sel&lt;3&gt;</twComp><twBEL>ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[0].u_ff_rd_data_sel</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y99.D4</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">1.617</twDelInfo><twComp>ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/rd_data_sel&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y99.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>ddr_sdram/u_ddr2_top_0/u_mem_if_top/rd_data_rise&lt;1&gt;</twComp><twBEL>ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[1].u_iob_dq/rd_data_rise1</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y93.BX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.973</twDelInfo><twComp>ddr_sdram/u_ddr2_top_0/u_mem_if_top/rd_data_rise&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y93.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">-0.018</twDelInfo><twComp>ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_in_rise_r&lt;9&gt;</twComp><twBEL>ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_in_rise_r_1</twBEL></twPathDel><twLogDel>0.547</twLogDel><twRouteDel>2.590</twRouteDel><twTotDel>3.137</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">ddr_sdram/clk0</twDestClk><twPctLog>17.4</twPctLog><twPctRoute>82.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_MC_RD_DATA_SEL = MAXDELAY FROM TIMEGRP &quot;TNM_RD_DATA_SEL&quot; TO TIMEGRP &quot;FFS&quot;
        TS_SYS_CLK * 4;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_12 (SLICE_X5Y86.A6), 1 path
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="112"><twSlack>0.887</twSlack><twSrc BELType="FF">ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[1].u_ff_rd_data_sel</twSrc><twDest BELType="FF">ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_12</twDest><twClkSkew dest = "0.717" src = "0.643">0.074</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[1].u_ff_rd_data_sel</twSrc><twDest BELType='FF'>ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_12</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X12Y84.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="16.000">ddr_sdram/clkdiv0</twSrcClk><twPathDel><twSite>SLICE_X12Y84.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.433</twDelInfo><twComp>ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/rd_data_sel&lt;3&gt;</twComp><twBEL>ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[1].u_ff_rd_data_sel</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y86.A6</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">0.725</twDelInfo><twComp>ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/rd_data_sel&lt;1&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X5Y86.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">-0.197</twDelInfo><twComp>ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r&lt;15&gt;</twComp><twBEL>ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[12].u_iob_dq/rd_data_rise1</twBEL><twBEL>ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_12</twBEL></twPathDel><twLogDel>0.236</twLogDel><twRouteDel>0.725</twRouteDel><twTotDel>0.961</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="16.000">ddr_sdram/clkdiv0</twDestClk><twPctLog>24.6</twPctLog><twPctRoute>75.4</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_19 (SLICE_X6Y83.B5), 1 path
</twPathRptBanner><twRacePath anchorID="113"><twSlack>0.909</twSlack><twSrc BELType="FF">ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[2].u_ff_rd_data_sel</twSrc><twDest BELType="FF">ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_19</twDest><twClkSkew dest = "0.741" src = "0.643">0.098</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[2].u_ff_rd_data_sel</twSrc><twDest BELType='FF'>ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_19</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X12Y84.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="16.000">ddr_sdram/clkdiv0</twSrcClk><twPathDel><twSite>SLICE_X12Y84.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.433</twDelInfo><twComp>ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/rd_data_sel&lt;3&gt;</twComp><twBEL>ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[2].u_ff_rd_data_sel</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y83.B5</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">0.770</twDelInfo><twComp>ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/rd_data_sel&lt;2&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X6Y83.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">-0.196</twDelInfo><twComp>ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r&lt;17&gt;</twComp><twBEL>ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[19].u_iob_dq/rd_data_fall1</twBEL><twBEL>ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_19</twBEL></twPathDel><twLogDel>0.237</twLogDel><twRouteDel>0.770</twRouteDel><twTotDel>1.007</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="16.000">ddr_sdram/clkdiv0</twDestClk><twPctLog>23.5</twPctLog><twPctRoute>76.5</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_18 (SLICE_X6Y83.A5), 1 path
</twPathRptBanner><twRacePath anchorID="114"><twSlack>0.913</twSlack><twSrc BELType="FF">ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[2].u_ff_rd_data_sel</twSrc><twDest BELType="FF">ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_18</twDest><twClkSkew dest = "0.741" src = "0.643">0.098</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[2].u_ff_rd_data_sel</twSrc><twDest BELType='FF'>ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_18</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X12Y84.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="16.000">ddr_sdram/clkdiv0</twSrcClk><twPathDel><twSite>SLICE_X12Y84.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.433</twDelInfo><twComp>ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/rd_data_sel&lt;3&gt;</twComp><twBEL>ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[2].u_ff_rd_data_sel</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y83.A5</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">0.775</twDelInfo><twComp>ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/rd_data_sel&lt;2&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X6Y83.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">-0.197</twDelInfo><twComp>ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r&lt;17&gt;</twComp><twBEL>ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[18].u_iob_dq/rd_data_fall1</twBEL><twBEL>ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_18</twBEL></twPathDel><twLogDel>0.236</twLogDel><twRouteDel>0.775</twRouteDel><twTotDel>1.011</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="16.000">ddr_sdram/clkdiv0</twDestClk><twPctLog>23.3</twPctLog><twPctRoute>76.7</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="115" twConstType="PATHDELAY" ><twConstHead uID="17"><twConstName UCFConstName="TIMESPEC &quot;TS_MC_PHY_INIT_DATA_SEL_0&quot; = FROM &quot;TNM_PHY_INIT_DATA_SEL&quot; TO FFS &quot;TS_SYS_CLK&quot; * 4;" ScopeName="">TS_MC_PHY_INIT_DATA_SEL_0 = MAXDELAY FROM TIMEGRP &quot;TNM_PHY_INIT_DATA_SEL&quot; TO         TIMEGRP &quot;FFS&quot; TS_SYS_CLK * 4;</twConstName><twItemCnt>145</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>145</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>5.584</twMaxDel></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_rden_270 (SLICE_X28Y102.AX), 1 path
</twPathRptBanner><twPathRpt anchorID="116"><twConstPath anchorID="117" twDataPathType="twDataPathFromToDelay"><twSlack>26.416</twSlack><twSrc BELType="FF">ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel</twSrc><twDest BELType="FF">ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_rden_270</twDest><twTotPathDel>4.933</twTotPathDel><twClkSkew dest = "3.447" src = "3.812">0.365</twClkSkew><twDelConst>32.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.323" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.286</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel</twSrc><twDest BELType='FF'>ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_rden_270</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X13Y102.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">ddr_sdram/clkdiv0</twSrcClk><twPathDel><twSite>SLICE_X13Y102.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/phy_init_data_sel</twComp><twBEL>ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y124.A1</twSite><twDelType>net</twDelType><twFanCnt>90</twFanCnt><twDelInfo twEdge="twRising">2.533</twDelInfo><twComp>ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/phy_init_data_sel</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y124.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/init_state_r1&lt;8&gt;</twComp><twBEL>ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wr_stages_0_mux00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y102.AX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.865</twDelInfo><twComp>ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wr_stages&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y102.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">-0.009</twDelInfo><twComp>ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_rden_270</twComp><twBEL>ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_rden_270</twBEL></twPathDel><twLogDel>0.535</twLogDel><twRouteDel>4.398</twRouteDel><twTotDel>4.933</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="6.000">ddr_sdram/clk90</twDestClk><twPctLog>10.8</twPctLog><twPctRoute>89.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_39 (SLICE_X4Y89.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="118"><twConstPath anchorID="119" twDataPathType="twDataPathFromToDelay"><twSlack>26.552</twSlack><twSrc BELType="FF">ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel</twSrc><twDest BELType="FF">ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_39</twDest><twTotPathDel>4.786</twTotPathDel><twClkSkew dest = "3.436" src = "3.812">0.376</twClkSkew><twDelConst>32.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.323" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.286</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel</twSrc><twDest BELType='FF'>ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_39</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X13Y102.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">ddr_sdram/clkdiv0</twSrcClk><twPathDel><twSite>SLICE_X13Y102.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/phy_init_data_sel</twComp><twBEL>ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y80.A3</twSite><twDelType>net</twDelType><twFanCnt>90</twFanCnt><twDelInfo twEdge="twRising">2.117</twDelInfo><twComp>ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/phy_init_data_sel</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y80.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/N01</twComp><twBEL>ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_mux0000&lt;33&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y89.SR</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">1.578</twDelInfo><twComp>ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/N1</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y89.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.547</twDelInfo><twComp>ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r&lt;39&gt;</twComp><twBEL>ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_39</twBEL></twPathDel><twLogDel>1.091</twLogDel><twRouteDel>3.695</twRouteDel><twTotDel>4.786</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="2.000">ddr_sdram/clk90</twDestClk><twPctLog>22.8</twPctLog><twPctRoute>77.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_38 (SLICE_X4Y89.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="120"><twConstPath anchorID="121" twDataPathType="twDataPathFromToDelay"><twSlack>26.555</twSlack><twSrc BELType="FF">ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel</twSrc><twDest BELType="FF">ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_38</twDest><twTotPathDel>4.783</twTotPathDel><twClkSkew dest = "3.436" src = "3.812">0.376</twClkSkew><twDelConst>32.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.323" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.286</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel</twSrc><twDest BELType='FF'>ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_38</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X13Y102.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">ddr_sdram/clkdiv0</twSrcClk><twPathDel><twSite>SLICE_X13Y102.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/phy_init_data_sel</twComp><twBEL>ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y80.A3</twSite><twDelType>net</twDelType><twFanCnt>90</twFanCnt><twDelInfo twEdge="twRising">2.117</twDelInfo><twComp>ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/phy_init_data_sel</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y80.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/N01</twComp><twBEL>ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_mux0000&lt;33&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y89.SR</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">1.578</twDelInfo><twComp>ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/N1</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y89.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.544</twDelInfo><twComp>ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r&lt;39&gt;</twComp><twBEL>ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_38</twBEL></twPathDel><twLogDel>1.088</twLogDel><twRouteDel>3.695</twRouteDel><twTotDel>4.783</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="2.000">ddr_sdram/clk90</twDestClk><twPctLog>22.7</twPctLog><twPctRoute>77.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_MC_PHY_INIT_DATA_SEL_0 = MAXDELAY FROM TIMEGRP &quot;TNM_PHY_INIT_DATA_SEL&quot; TO
        TIMEGRP &quot;FFS&quot; TS_SYS_CLK * 4;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_32 (SLICE_X2Y100.B1), 1 path
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="122"><twSlack>0.848</twSlack><twSrc BELType="FF">ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel</twSrc><twDest BELType="FF">ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_32</twDest><twClkSkew dest = "3.852" src = "3.546">0.306</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.323" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.286</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel</twSrc><twDest BELType='FF'>ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_32</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X13Y102.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">ddr_sdram/clkdiv0</twSrcClk><twPathDel><twSite>SLICE_X13Y102.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.414</twDelInfo><twComp>ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/phy_init_data_sel</twComp><twBEL>ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y100.B1</twSite><twDelType>net</twDelType><twFanCnt>90</twFanCnt><twDelInfo twEdge="twRising">1.222</twDelInfo><twComp>ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/phy_init_data_sel</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X2Y100.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">-0.196</twDelInfo><twComp>ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/dq_oe_n&lt;1&gt;</twComp><twBEL>ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_mux0000&lt;32&gt;1</twBEL><twBEL>ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_32</twBEL></twPathDel><twLogDel>0.218</twLogDel><twRouteDel>1.222</twRouteDel><twTotDel>1.440</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="2.000">ddr_sdram/clk90</twDestClk><twPctLog>15.1</twPctLog><twPctRoute>84.9</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_18 (SLICE_X4Y81.B5), 1 path
</twPathRptBanner><twRacePath anchorID="123"><twSlack>1.097</twSlack><twSrc BELType="FF">ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel</twSrc><twDest BELType="FF">ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_18</twDest><twClkSkew dest = "3.726" src = "3.546">0.180</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.323" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.286</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel</twSrc><twDest BELType='FF'>ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_18</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X13Y102.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">ddr_sdram/clkdiv0</twSrcClk><twPathDel><twSite>SLICE_X13Y102.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.414</twDelInfo><twComp>ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/phy_init_data_sel</twComp><twBEL>ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y81.B5</twSite><twDelType>net</twDelType><twFanCnt>90</twFanCnt><twDelInfo twEdge="twRising">1.371</twDelInfo><twComp>ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/phy_init_data_sel</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X4Y81.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">-0.222</twDelInfo><twComp>ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r&lt;19&gt;</twComp><twBEL>ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_mux0000&lt;18&gt;11</twBEL><twBEL>ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_18</twBEL></twPathDel><twLogDel>0.192</twLogDel><twRouteDel>1.371</twRouteDel><twTotDel>1.563</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="2.000">ddr_sdram/clk90</twDestClk><twPctLog>12.3</twPctLog><twPctRoute>87.7</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_10 (SLICE_X4Y87.B5), 1 path
</twPathRptBanner><twRacePath anchorID="124"><twSlack>1.121</twSlack><twSrc BELType="FF">ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel</twSrc><twDest BELType="FF">ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_10</twDest><twClkSkew dest = "3.707" src = "3.546">0.161</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.323" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.286</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel</twSrc><twDest BELType='FF'>ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_10</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X13Y102.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">ddr_sdram/clkdiv0</twSrcClk><twPathDel><twSite>SLICE_X13Y102.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.414</twDelInfo><twComp>ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/phy_init_data_sel</twComp><twBEL>ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y87.B5</twSite><twDelType>net</twDelType><twFanCnt>90</twFanCnt><twDelInfo twEdge="twRising">1.376</twDelInfo><twComp>ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/phy_init_data_sel</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X4Y87.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">-0.222</twDelInfo><twComp>ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r&lt;11&gt;</twComp><twBEL>ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_mux0000&lt;10&gt;12</twBEL><twBEL>ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_10</twBEL></twPathDel><twLogDel>0.192</twLogDel><twRouteDel>1.376</twRouteDel><twTotDel>1.568</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="2.000">ddr_sdram/clk90</twDestClk><twPctLog>12.2</twPctLog><twPctRoute>87.8</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="125" twConstType="PATHDELAY" ><twConstHead uID="18"><twConstName UCFConstName="TIMESPEC &quot;TS_MC_PHY_INIT_DATA_SEL_90&quot; = FROM &quot;TNM_PHY_INIT_DATA_SEL&quot; TO RAMS &quot;TS_SYS_CLK&quot; * 4;" ScopeName="">TS_MC_PHY_INIT_DATA_SEL_90 = MAXDELAY FROM TIMEGRP &quot;TNM_PHY_INIT_DATA_SEL&quot; TO         TIMEGRP &quot;RAMS&quot; TS_SYS_CLK * 4;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead></twConst><twConst anchorID="126" twConstType="PATHDELAY" ><twConstHead uID="19"><twConstName UCFConstName="TIMESPEC &quot;TS_MC_GATE_DLY&quot; = FROM &quot;TNM_GATE_DLY&quot; TO FFS &quot;TS_SYS_CLK&quot; * 4;" ScopeName="">TS_MC_GATE_DLY = MAXDELAY FROM TIMEGRP &quot;TNM_GATE_DLY&quot; TO TIMEGRP &quot;FFS&quot;         TS_SYS_CLK * 4;</twConstName><twItemCnt>20</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>20</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>2.029</twMaxDel></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[0].gen_gate_base_dly_gt3.u_gate_srl_ff (SLICE_X8Y99.A2), 1 path
</twPathRptBanner><twPathRpt anchorID="127"><twConstPath anchorID="128" twDataPathType="twDataPathFromToDelay"><twSlack>29.971</twSlack><twSrc BELType="FF">ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[0].u_ff_gate_dly</twSrc><twDest BELType="FF">ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[0].gen_gate_base_dly_gt3.u_gate_srl_ff</twDest><twTotPathDel>1.472</twTotPathDel><twClkSkew dest = "3.443" src = "3.714">0.271</twClkSkew><twDelConst>32.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.323" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.286</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[0].u_ff_gate_dly</twSrc><twDest BELType='FF'>ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[0].gen_gate_base_dly_gt3.u_gate_srl_ff</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X11Y99.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">ddr_sdram/clkdiv0</twSrcClk><twPathDel><twSite>SLICE_X11Y99.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_dly_r&lt;3&gt;</twComp><twBEL>ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[0].u_ff_gate_dly</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y99.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.015</twDelInfo><twComp>ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_dly_r&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y99.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.007</twDelInfo><twComp>ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_srl_out_r&lt;0&gt;</twComp><twBEL>ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[0].u_gate_srl</twBEL><twBEL>ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[0].gen_gate_base_dly_gt3.u_gate_srl_ff</twBEL></twPathDel><twLogDel>0.457</twLogDel><twRouteDel>1.015</twRouteDel><twTotDel>1.472</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">ddr_sdram/clk0</twDestClk><twPctLog>31.0</twPctLog><twPctRoute>69.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[3].gen_gate_base_dly_gt3.u_gate_srl_ff (SLICE_X12Y93.A2), 1 path
</twPathRptBanner><twPathRpt anchorID="129"><twConstPath anchorID="130" twDataPathType="twDataPathFromToDelay"><twSlack>30.012</twSlack><twSrc BELType="FF">ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[15].u_ff_gate_dly</twSrc><twDest BELType="FF">ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[3].gen_gate_base_dly_gt3.u_gate_srl_ff</twDest><twTotPathDel>1.390</twTotPathDel><twClkSkew dest = "3.418" src = "3.730">0.312</twClkSkew><twDelConst>32.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.323" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.286</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[15].u_ff_gate_dly</twSrc><twDest BELType='FF'>ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[3].gen_gate_base_dly_gt3.u_gate_srl_ff</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X10Y95.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">ddr_sdram/clkdiv0</twSrcClk><twPathDel><twSite>SLICE_X10Y95.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_dly_r&lt;15&gt;</twComp><twBEL>ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[15].u_ff_gate_dly</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y93.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.933</twDelInfo><twComp>ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_dly_r&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y93.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.007</twDelInfo><twComp>ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_srl_out_r&lt;3&gt;</twComp><twBEL>ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[3].u_gate_srl</twBEL><twBEL>ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[3].gen_gate_base_dly_gt3.u_gate_srl_ff</twBEL></twPathDel><twLogDel>0.457</twLogDel><twRouteDel>0.933</twRouteDel><twTotDel>1.390</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">ddr_sdram/clk0</twDestClk><twPctLog>32.9</twPctLog><twPctRoute>67.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[2].gen_gate_base_dly_gt3.u_gate_srl_ff (SLICE_X12Y95.A2), 1 path
</twPathRptBanner><twPathRpt anchorID="131"><twConstPath anchorID="132" twDataPathType="twDataPathFromToDelay"><twSlack>30.016</twSlack><twSrc BELType="FF">ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[10].u_ff_gate_dly</twSrc><twDest BELType="FF">ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[2].gen_gate_base_dly_gt3.u_gate_srl_ff</twDest><twTotPathDel>1.432</twTotPathDel><twClkSkew dest = "3.424" src = "3.690">0.266</twClkSkew><twDelConst>32.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.323" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.286</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[10].u_ff_gate_dly</twSrc><twDest BELType='FF'>ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[2].gen_gate_base_dly_gt3.u_gate_srl_ff</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X17Y98.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">ddr_sdram/clkdiv0</twSrcClk><twPathDel><twSite>SLICE_X17Y98.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_dly_r&lt;11&gt;</twComp><twBEL>ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[10].u_ff_gate_dly</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y95.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.975</twDelInfo><twComp>ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_dly_r&lt;10&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y95.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.007</twDelInfo><twComp>ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_srl_out_r&lt;2&gt;</twComp><twBEL>ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[2].u_gate_srl</twBEL><twBEL>ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[2].gen_gate_base_dly_gt3.u_gate_srl_ff</twBEL></twPathDel><twLogDel>0.457</twLogDel><twRouteDel>0.975</twRouteDel><twTotDel>1.432</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">ddr_sdram/clk0</twDestClk><twPctLog>31.9</twPctLog><twPctRoute>68.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_MC_GATE_DLY = MAXDELAY FROM TIMEGRP &quot;TNM_GATE_DLY&quot; TO TIMEGRP &quot;FFS&quot;
        TS_SYS_CLK * 4;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[0].gen_gate_base_dly_gt3.u_gate_srl_ff (SLICE_X8Y99.A5), 1 path
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="133"><twSlack>0.078</twSlack><twSrc BELType="FF">ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[3].u_ff_gate_dly</twSrc><twDest BELType="FF">ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[0].gen_gate_base_dly_gt3.u_gate_srl_ff</twDest><twClkSkew dest = "3.701" src = "3.455">0.246</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.323" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.286</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[3].u_ff_gate_dly</twSrc><twDest BELType='FF'>ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[0].gen_gate_base_dly_gt3.u_gate_srl_ff</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X11Y99.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">ddr_sdram/clkdiv0</twSrcClk><twPathDel><twSite>SLICE_X11Y99.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.414</twDelInfo><twComp>ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_dly_r&lt;3&gt;</twComp><twBEL>ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[3].u_ff_gate_dly</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y99.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.415</twDelInfo><twComp>ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_dly_r&lt;3&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X8Y99.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">-0.219</twDelInfo><twComp>ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_srl_out_r&lt;0&gt;</twComp><twBEL>ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[0].u_gate_srl</twBEL><twBEL>ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[0].gen_gate_base_dly_gt3.u_gate_srl_ff</twBEL></twPathDel><twLogDel>0.195</twLogDel><twRouteDel>0.415</twRouteDel><twTotDel>0.610</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">ddr_sdram/clk0</twDestClk><twPctLog>32.0</twPctLog><twPctRoute>68.0</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[0].gen_gate_base_dly_gt3.u_gate_srl_ff (SLICE_X8Y99.A6), 1 path
</twPathRptBanner><twRacePath anchorID="134"><twSlack>0.078</twSlack><twSrc BELType="FF">ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[4].u_ff_gate_dly</twSrc><twDest BELType="FF">ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[0].gen_gate_base_dly_gt3.u_gate_srl_ff</twDest><twClkSkew dest = "3.701" src = "3.449">0.252</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.323" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.286</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[4].u_ff_gate_dly</twSrc><twDest BELType='FF'>ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[0].gen_gate_base_dly_gt3.u_gate_srl_ff</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X9Y98.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">ddr_sdram/clkdiv0</twSrcClk><twPathDel><twSite>SLICE_X9Y98.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.414</twDelInfo><twComp>ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_dly_r&lt;7&gt;</twComp><twBEL>ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[4].u_ff_gate_dly</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y99.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.421</twDelInfo><twComp>ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_dly_r&lt;4&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X8Y99.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">-0.219</twDelInfo><twComp>ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_srl_out_r&lt;0&gt;</twComp><twBEL>ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[0].u_gate_srl</twBEL><twBEL>ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[0].gen_gate_base_dly_gt3.u_gate_srl_ff</twBEL></twPathDel><twLogDel>0.195</twLogDel><twRouteDel>0.421</twRouteDel><twTotDel>0.616</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">ddr_sdram/clk0</twDestClk><twPctLog>31.7</twPctLog><twPctRoute>68.3</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[2].gen_gate_base_dly_gt3.u_gate_srl_ff (SLICE_X12Y95.A6), 1 path
</twPathRptBanner><twRacePath anchorID="135"><twSlack>0.120</twSlack><twSrc BELType="FF">ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[14].u_ff_gate_dly</twSrc><twDest BELType="FF">ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[2].gen_gate_base_dly_gt3.u_gate_srl_ff</twDest><twClkSkew dest = "3.681" src = "3.469">0.212</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.323" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.286</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[14].u_ff_gate_dly</twSrc><twDest BELType='FF'>ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[2].gen_gate_base_dly_gt3.u_gate_srl_ff</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X10Y95.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">ddr_sdram/clkdiv0</twSrcClk><twPathDel><twSite>SLICE_X10Y95.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.414</twDelInfo><twComp>ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_dly_r&lt;15&gt;</twComp><twBEL>ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[14].u_ff_gate_dly</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y95.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.423</twDelInfo><twComp>ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_dly_r&lt;14&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X12Y95.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">-0.219</twDelInfo><twComp>ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_srl_out_r&lt;2&gt;</twComp><twBEL>ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[2].u_gate_srl</twBEL><twBEL>ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[2].gen_gate_base_dly_gt3.u_gate_srl_ff</twBEL></twPathDel><twLogDel>0.195</twLogDel><twRouteDel>0.423</twRouteDel><twTotDel>0.618</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">ddr_sdram/clk0</twDestClk><twPctLog>31.6</twPctLog><twPctRoute>68.4</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="136" twConstType="PATHDELAY" ><twConstHead uID="20"><twConstName UCFConstName="TIMESPEC &quot;TS_MC_CAL_RDEN_DLY&quot; = FROM &quot;TNM_CAL_RDEN_DLY&quot; TO FFS &quot;TS_SYS_CLK&quot; * 4;" ScopeName="">TS_MC_CAL_RDEN_DLY = MAXDELAY FROM TIMEGRP &quot;TNM_CAL_RDEN_DLY&quot; TO TIMEGRP &quot;FFS&quot;         TS_SYS_CLK * 4;</twConstName><twItemCnt>5</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>5</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>2.049</twMaxDel></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/u_calib_rden_srl_out_r (SLICE_X0Y115.A2), 1 path
</twPathRptBanner><twPathRpt anchorID="137"><twConstPath anchorID="138" twDataPathType="twDataPathFromToDelay"><twSlack>29.951</twSlack><twSrc BELType="FF">ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_cal_rden_dly[0].u_ff_cal_rden_dly</twSrc><twDest BELType="FF">ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/u_calib_rden_srl_out_r</twDest><twTotPathDel>1.477</twTotPathDel><twClkSkew dest = "3.548" src = "3.834">0.286</twClkSkew><twDelConst>32.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.323" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.286</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_cal_rden_dly[0].u_ff_cal_rden_dly</twSrc><twDest BELType='FF'>ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/u_calib_rden_srl_out_r</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X0Y116.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">ddr_sdram/clkdiv0</twSrcClk><twPathDel><twSite>SLICE_X0Y116.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_srl_a_r&lt;3&gt;</twComp><twBEL>ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_cal_rden_dly[0].u_ff_cal_rden_dly</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y115.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.999</twDelInfo><twComp>ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_srl_a_r&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y115.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.007</twDelInfo><twComp>ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_srl_out_r</twComp><twBEL>ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/u_calib_rden_srl</twBEL><twBEL>ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/u_calib_rden_srl_out_r</twBEL></twPathDel><twLogDel>0.478</twLogDel><twRouteDel>0.999</twRouteDel><twTotDel>1.477</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">ddr_sdram/clk0</twDestClk><twPctLog>32.4</twPctLog><twPctRoute>67.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/u_calib_rden_srl_out_r (SLICE_X0Y115.A4), 1 path
</twPathRptBanner><twPathRpt anchorID="139"><twConstPath anchorID="140" twDataPathType="twDataPathFromToDelay"><twSlack>30.252</twSlack><twSrc BELType="FF">ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_cal_rden_dly[2].u_ff_cal_rden_dly</twSrc><twDest BELType="FF">ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/u_calib_rden_srl_out_r</twDest><twTotPathDel>1.176</twTotPathDel><twClkSkew dest = "3.548" src = "3.834">0.286</twClkSkew><twDelConst>32.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.323" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.286</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_cal_rden_dly[2].u_ff_cal_rden_dly</twSrc><twDest BELType='FF'>ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/u_calib_rden_srl_out_r</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X0Y116.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">ddr_sdram/clkdiv0</twSrcClk><twPathDel><twSite>SLICE_X0Y116.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_srl_a_r&lt;3&gt;</twComp><twBEL>ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_cal_rden_dly[2].u_ff_cal_rden_dly</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y115.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.698</twDelInfo><twComp>ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_srl_a_r&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y115.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.007</twDelInfo><twComp>ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_srl_out_r</twComp><twBEL>ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/u_calib_rden_srl</twBEL><twBEL>ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/u_calib_rden_srl_out_r</twBEL></twPathDel><twLogDel>0.478</twLogDel><twRouteDel>0.698</twRouteDel><twTotDel>1.176</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">ddr_sdram/clk0</twDestClk><twPctLog>40.6</twPctLog><twPctRoute>59.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/u_calib_rden_srl_out_r (SLICE_X0Y115.A3), 1 path
</twPathRptBanner><twPathRpt anchorID="141"><twConstPath anchorID="142" twDataPathType="twDataPathFromToDelay"><twSlack>30.332</twSlack><twSrc BELType="FF">ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_cal_rden_dly[1].u_ff_cal_rden_dly</twSrc><twDest BELType="FF">ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/u_calib_rden_srl_out_r</twDest><twTotPathDel>1.096</twTotPathDel><twClkSkew dest = "3.548" src = "3.834">0.286</twClkSkew><twDelConst>32.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.323" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.286</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_cal_rden_dly[1].u_ff_cal_rden_dly</twSrc><twDest BELType='FF'>ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/u_calib_rden_srl_out_r</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X0Y116.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">ddr_sdram/clkdiv0</twSrcClk><twPathDel><twSite>SLICE_X0Y116.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_srl_a_r&lt;3&gt;</twComp><twBEL>ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_cal_rden_dly[1].u_ff_cal_rden_dly</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y115.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.618</twDelInfo><twComp>ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_srl_a_r&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y115.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.007</twDelInfo><twComp>ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_srl_out_r</twComp><twBEL>ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/u_calib_rden_srl</twBEL><twBEL>ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/u_calib_rden_srl_out_r</twBEL></twPathDel><twLogDel>0.478</twLogDel><twRouteDel>0.618</twRouteDel><twTotDel>1.096</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">ddr_sdram/clk0</twDestClk><twPctLog>43.6</twPctLog><twPctRoute>56.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_MC_CAL_RDEN_DLY = MAXDELAY FROM TIMEGRP &quot;TNM_CAL_RDEN_DLY&quot; TO TIMEGRP &quot;FFS&quot;
        TS_SYS_CLK * 4;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/u_calib_rden_srl_out_r (SLICE_X0Y115.A5), 1 path
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="143"><twSlack>0.040</twSlack><twSrc BELType="FF">ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_cal_rden_dly[3].u_ff_cal_rden_dly</twSrc><twDest BELType="FF">ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/u_calib_rden_srl_out_r</twDest><twClkSkew dest = "3.815" src = "3.566">0.249</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.323" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.286</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_cal_rden_dly[3].u_ff_cal_rden_dly</twSrc><twDest BELType='FF'>ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/u_calib_rden_srl_out_r</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X0Y116.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">ddr_sdram/clkdiv0</twSrcClk><twPathDel><twSite>SLICE_X0Y116.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.433</twDelInfo><twComp>ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_srl_a_r&lt;3&gt;</twComp><twBEL>ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_cal_rden_dly[3].u_ff_cal_rden_dly</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y115.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.361</twDelInfo><twComp>ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_srl_a_r&lt;3&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X0Y115.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">-0.219</twDelInfo><twComp>ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_srl_out_r</twComp><twBEL>ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/u_calib_rden_srl</twBEL><twBEL>ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/u_calib_rden_srl_out_r</twBEL></twPathDel><twLogDel>0.214</twLogDel><twRouteDel>0.361</twRouteDel><twTotDel>0.575</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">ddr_sdram/clk0</twDestClk><twPctLog>37.2</twPctLog><twPctRoute>62.8</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/u_calib_rden_srl_out_r (SLICE_X0Y115.A6), 1 path
</twPathRptBanner><twRacePath anchorID="144"><twSlack>0.087</twSlack><twSrc BELType="FF">ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_cal_rden_dly[4].u_ff_cal_rden_dly</twSrc><twDest BELType="FF">ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/u_calib_rden_srl_out_r</twDest><twClkSkew dest = "3.815" src = "3.571">0.244</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.323" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.286</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_cal_rden_dly[4].u_ff_cal_rden_dly</twSrc><twDest BELType='FF'>ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/u_calib_rden_srl_out_r</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X1Y118.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">ddr_sdram/clkdiv0</twSrcClk><twPathDel><twSite>SLICE_X1Y118.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.414</twDelInfo><twComp>ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_srl_a_r&lt;4&gt;</twComp><twBEL>ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_cal_rden_dly[4].u_ff_cal_rden_dly</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y115.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.422</twDelInfo><twComp>ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_srl_a_r&lt;4&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X0Y115.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">-0.219</twDelInfo><twComp>ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_srl_out_r</twComp><twBEL>ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/u_calib_rden_srl</twBEL><twBEL>ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/u_calib_rden_srl_out_r</twBEL></twPathDel><twLogDel>0.195</twLogDel><twRouteDel>0.422</twRouteDel><twTotDel>0.617</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">ddr_sdram/clk0</twDestClk><twPctLog>31.6</twPctLog><twPctRoute>68.4</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/u_calib_rden_srl_out_r (SLICE_X0Y115.A3), 1 path
</twPathRptBanner><twRacePath anchorID="145"><twSlack>0.247</twSlack><twSrc BELType="FF">ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_cal_rden_dly[1].u_ff_cal_rden_dly</twSrc><twDest BELType="FF">ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/u_calib_rden_srl_out_r</twDest><twClkSkew dest = "3.815" src = "3.566">0.249</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.323" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.286</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_cal_rden_dly[1].u_ff_cal_rden_dly</twSrc><twDest BELType='FF'>ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/u_calib_rden_srl_out_r</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X0Y116.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">ddr_sdram/clkdiv0</twSrcClk><twPathDel><twSite>SLICE_X0Y116.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.433</twDelInfo><twComp>ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_srl_a_r&lt;3&gt;</twComp><twBEL>ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_cal_rden_dly[1].u_ff_cal_rden_dly</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y115.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.568</twDelInfo><twComp>ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_srl_a_r&lt;1&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X0Y115.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">-0.219</twDelInfo><twComp>ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_srl_out_r</twComp><twBEL>ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/u_calib_rden_srl</twBEL><twBEL>ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/u_calib_rden_srl_out_r</twBEL></twPathDel><twLogDel>0.214</twLogDel><twRouteDel>0.568</twRouteDel><twTotDel>0.782</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">ddr_sdram/clk0</twDestClk><twPctLog>27.4</twPctLog><twPctRoute>72.6</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="146" twConstType="PATHDELAY" ><twConstHead uID="21"><twConstName UCFConstName="TIMESPEC TS_FROM_EN_DQS_FF_TO_DQ_CE_FF = FROM EN_DQS_FF TO TNM_DQ_CE_IDDR 3.85 ns DATAPATHONLY;" ScopeName="">TS_FROM_EN_DQS_FF_TO_DQ_CE_FF = MAXDELAY FROM TIMEGRP &quot;EN_DQS_FF&quot; TO TIMEGRP         &quot;TNM_DQ_CE_IDDR&quot; 3.85 ns DATAPATHONLY;</twConstName><twItemCnt>4</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>4</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>2.690</twMaxDel></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/u_iddr_dq_ce (ILOGIC_X0Y180.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="147"><twConstPath anchorID="148" twDataPathType="twDataPathFromToDelay"><twSlack>1.160</twSlack><twSrc BELType="FF">ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[1].u_en_dqs_ff</twSrc><twDest BELType="FF">ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/u_iddr_dq_ce</twDest><twTotPathDel>2.690</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>3.850</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="22"><twSrc BELType='FF'>ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[1].u_en_dqs_ff</twSrc><twDest BELType='FF'>ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/u_iddr_dq_ce</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X0Y90.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">ddr_sdram/clk0</twSrcClk><twPathDel><twSite>SLICE_X0Y90.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs&lt;1&gt;</twComp><twBEL>ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[1].u_en_dqs_ff</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y180.DATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.529</twDelInfo><twComp>ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y180.DATAOUT</twSite><twDelType>Tioddo_DATAIN</twDelType><twDelInfo twEdge="twRising">1.338</twDelInfo><twComp>ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/u_iodelay_dq_ce</twComp><twBEL>ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/u_iodelay_dq_ce</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y180.DDLY</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/en_dqs_sync</twComp></twPathDel><twPathDel><twSite>ILOGIC_X0Y180.CLK</twSite><twDelType>Tidockd</twDelType><twDelInfo twEdge="twRising">0.352</twDelInfo><twComp>ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce&lt;1&gt;</twComp><twBEL>ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/u_iddr_dq_ce</twBEL></twPathDel><twLogDel>2.161</twLogDel><twRouteDel>0.529</twRouteDel><twTotDel>2.690</twTotDel><twDestClk twEdge ="twFalling">ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs&lt;1&gt;</twDestClk><twPctLog>80.3</twPctLog><twPctRoute>19.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/u_iddr_dq_ce (ILOGIC_X0Y178.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="149"><twConstPath anchorID="150" twDataPathType="twDataPathFromToDelay"><twSlack>1.160</twSlack><twSrc BELType="FF">ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[2].u_en_dqs_ff</twSrc><twDest BELType="FF">ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/u_iddr_dq_ce</twDest><twTotPathDel>2.690</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>3.850</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="22"><twSrc BELType='FF'>ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[2].u_en_dqs_ff</twSrc><twDest BELType='FF'>ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/u_iddr_dq_ce</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X0Y89.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">ddr_sdram/clk0</twSrcClk><twPathDel><twSite>SLICE_X0Y89.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs&lt;2&gt;</twComp><twBEL>ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[2].u_en_dqs_ff</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y178.DATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.529</twDelInfo><twComp>ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y178.DATAOUT</twSite><twDelType>Tioddo_DATAIN</twDelType><twDelInfo twEdge="twRising">1.338</twDelInfo><twComp>ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/u_iodelay_dq_ce</twComp><twBEL>ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/u_iodelay_dq_ce</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y178.DDLY</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/en_dqs_sync</twComp></twPathDel><twPathDel><twSite>ILOGIC_X0Y178.CLK</twSite><twDelType>Tidockd</twDelType><twDelInfo twEdge="twRising">0.352</twDelInfo><twComp>ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce&lt;2&gt;</twComp><twBEL>ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/u_iddr_dq_ce</twBEL></twPathDel><twLogDel>2.161</twLogDel><twRouteDel>0.529</twRouteDel><twTotDel>2.690</twTotDel><twDestClk twEdge ="twFalling">ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs&lt;2&gt;</twDestClk><twPctLog>80.3</twPctLog><twPctRoute>19.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/u_iddr_dq_ce (ILOGIC_X0Y182.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="151"><twConstPath anchorID="152" twDataPathType="twDataPathFromToDelay"><twSlack>1.160</twSlack><twSrc BELType="FF">ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[0].u_en_dqs_ff</twSrc><twDest BELType="FF">ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/u_iddr_dq_ce</twDest><twTotPathDel>2.690</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>3.850</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="22"><twSrc BELType='FF'>ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[0].u_en_dqs_ff</twSrc><twDest BELType='FF'>ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/u_iddr_dq_ce</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X0Y91.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">ddr_sdram/clk0</twSrcClk><twPathDel><twSite>SLICE_X0Y91.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs&lt;0&gt;</twComp><twBEL>ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[0].u_en_dqs_ff</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y182.DATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.529</twDelInfo><twComp>ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y182.DATAOUT</twSite><twDelType>Tioddo_DATAIN</twDelType><twDelInfo twEdge="twRising">1.338</twDelInfo><twComp>ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/u_iodelay_dq_ce</twComp><twBEL>ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/u_iodelay_dq_ce</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y182.DDLY</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/en_dqs_sync</twComp></twPathDel><twPathDel><twSite>ILOGIC_X0Y182.CLK</twSite><twDelType>Tidockd</twDelType><twDelInfo twEdge="twRising">0.352</twDelInfo><twComp>ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce&lt;0&gt;</twComp><twBEL>ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/u_iddr_dq_ce</twBEL></twPathDel><twLogDel>2.161</twLogDel><twRouteDel>0.529</twRouteDel><twTotDel>2.690</twTotDel><twDestClk twEdge ="twFalling">ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs&lt;0&gt;</twDestClk><twPctLog>80.3</twPctLog><twPctRoute>19.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_FROM_EN_DQS_FF_TO_DQ_CE_FF = MAXDELAY FROM TIMEGRP &quot;EN_DQS_FF&quot; TO TIMEGRP
        &quot;TNM_DQ_CE_IDDR&quot; 3.85 ns DATAPATHONLY;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/u_iddr_dq_ce (ILOGIC_X0Y180.DDLY), 1 path
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="153"><twSlack>2.763</twSlack><twSrc BELType="FF">ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[1].u_en_dqs_ff</twSrc><twDest BELType="FF">ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/u_iddr_dq_ce</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="22"><twSrc BELType='FF'>ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[1].u_en_dqs_ff</twSrc><twDest BELType='FF'>ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/u_iddr_dq_ce</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X0Y90.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">ddr_sdram/clk0</twSrcClk><twPathDel><twSite>SLICE_X0Y90.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.433</twDelInfo><twComp>ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs&lt;1&gt;</twComp><twBEL>ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[1].u_en_dqs_ff</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y180.DATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y180.DATAOUT</twSite><twDelType>Tioddo_DATAIN</twDelType><twDelInfo twEdge="twRising">1.728</twDelInfo><twComp>ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/u_iodelay_dq_ce</twComp><twBEL>ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/u_iodelay_dq_ce</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y180.DDLY</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/en_dqs_sync</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>ILOGIC_X0Y180.CLK</twSite><twDelType>Tiockdd</twDelType><twDelInfo twEdge="twRising">0.115</twDelInfo><twComp>ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce&lt;1&gt;</twComp><twBEL>ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/u_iddr_dq_ce</twBEL></twPathDel><twLogDel>2.276</twLogDel><twRouteDel>0.487</twRouteDel><twTotDel>2.763</twTotDel><twDestClk twEdge ="twFalling">ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs&lt;1&gt;</twDestClk><twPctLog>82.4</twPctLog><twPctRoute>17.6</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/u_iddr_dq_ce (ILOGIC_X0Y178.DDLY), 1 path
</twPathRptBanner><twRacePath anchorID="154"><twSlack>2.763</twSlack><twSrc BELType="FF">ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[2].u_en_dqs_ff</twSrc><twDest BELType="FF">ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/u_iddr_dq_ce</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="22"><twSrc BELType='FF'>ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[2].u_en_dqs_ff</twSrc><twDest BELType='FF'>ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/u_iddr_dq_ce</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X0Y89.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">ddr_sdram/clk0</twSrcClk><twPathDel><twSite>SLICE_X0Y89.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.433</twDelInfo><twComp>ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs&lt;2&gt;</twComp><twBEL>ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[2].u_en_dqs_ff</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y178.DATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y178.DATAOUT</twSite><twDelType>Tioddo_DATAIN</twDelType><twDelInfo twEdge="twRising">1.728</twDelInfo><twComp>ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/u_iodelay_dq_ce</twComp><twBEL>ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/u_iodelay_dq_ce</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y178.DDLY</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/en_dqs_sync</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>ILOGIC_X0Y178.CLK</twSite><twDelType>Tiockdd</twDelType><twDelInfo twEdge="twRising">0.115</twDelInfo><twComp>ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce&lt;2&gt;</twComp><twBEL>ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/u_iddr_dq_ce</twBEL></twPathDel><twLogDel>2.276</twLogDel><twRouteDel>0.487</twRouteDel><twTotDel>2.763</twTotDel><twDestClk twEdge ="twFalling">ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs&lt;2&gt;</twDestClk><twPctLog>82.4</twPctLog><twPctRoute>17.6</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/u_iddr_dq_ce (ILOGIC_X0Y182.DDLY), 1 path
</twPathRptBanner><twRacePath anchorID="155"><twSlack>2.763</twSlack><twSrc BELType="FF">ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[0].u_en_dqs_ff</twSrc><twDest BELType="FF">ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/u_iddr_dq_ce</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="22"><twSrc BELType='FF'>ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[0].u_en_dqs_ff</twSrc><twDest BELType='FF'>ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/u_iddr_dq_ce</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X0Y91.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">ddr_sdram/clk0</twSrcClk><twPathDel><twSite>SLICE_X0Y91.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.433</twDelInfo><twComp>ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs&lt;0&gt;</twComp><twBEL>ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[0].u_en_dqs_ff</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y182.DATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y182.DATAOUT</twSite><twDelType>Tioddo_DATAIN</twDelType><twDelInfo twEdge="twRising">1.728</twDelInfo><twComp>ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/u_iodelay_dq_ce</twComp><twBEL>ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/u_iodelay_dq_ce</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y182.DDLY</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/en_dqs_sync</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>ILOGIC_X0Y182.CLK</twSite><twDelType>Tiockdd</twDelType><twDelInfo twEdge="twRising">0.115</twDelInfo><twComp>ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce&lt;0&gt;</twComp><twBEL>ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/u_iddr_dq_ce</twBEL></twPathDel><twLogDel>2.276</twLogDel><twRouteDel>0.487</twRouteDel><twTotDel>2.763</twTotDel><twDestClk twEdge ="twFalling">ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs&lt;0&gt;</twDestClk><twPctLog>82.4</twPctLog><twPctRoute>17.6</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="156" twConstType="PATHDELAY" ><twConstHead uID="22"><twConstName UCFConstName="TIMESPEC &quot;TS_DQ_CE&quot; = FROM &quot;TNM_DQ_CE_IDDR&quot; TO &quot;TNM_DQS_FLOPS&quot; 3.6 ns;" ScopeName="">TS_DQ_CE = MAXDELAY FROM TIMEGRP &quot;TNM_DQ_CE_IDDR&quot; TO TIMEGRP &quot;TNM_DQS_FLOPS&quot;         3.6 ns;</twConstName><twItemCnt>64</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>32</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>2.034</twMaxDel><twMinPer>4.020</twMinPer></twConstHead><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[24].u_iob_dq/gen_stg2_sg1.u_iddr_dq (ILOGIC_X0Y159.CE1), 2 paths
</twPathRptBanner><twPathRpt anchorID="157"><twConstPath anchorID="158" twDataPathType="twDataPathFromToDelay"><twSlack>1.566</twSlack><twSrc BELType="FF">ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType="FF">ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[24].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twTotPathDel>2.077</twTotPathDel><twClkSkew dest = "0.301" src = "0.223">-0.078</twClkSkew><twDelConst>3.600</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType='FF'>ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[24].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twLogLvls>0</twLogLvls><twSrcSite>ILOGIC_X0Y142.CLK</twSrcSite><twSrcClk twEdge ="twFalling">ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs&lt;3&gt;</twSrcClk><twPathDel><twSite>ILOGIC_X0Y142.Q1</twSite><twDelType>Tickq</twDelType><twDelInfo twEdge="twRising">0.517</twDelInfo><twComp>ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce&lt;3&gt;</twComp><twBEL>ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_iddr_dq_ce</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y159.CE1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.979</twDelInfo><twComp>ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>ILOGIC_X0Y159.CLK</twSite><twDelType>Tice1ck</twDelType><twDelInfo twEdge="twRising">0.581</twDelInfo><twComp>ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[24].u_iob_dq/stg1_out_fall_sg1</twComp><twBEL>ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[24].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twBEL></twPathDel><twLogDel>1.098</twLogDel><twRouteDel>0.979</twRouteDel><twTotDel>2.077</twTotDel><twDestClk twEdge ="twFalling">ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs&lt;3&gt;</twDestClk><twPctLog>52.9</twPctLog><twPctRoute>47.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="159"><twConstPath anchorID="160" twDataPathType="twDataPathFromToDelay"><twSlack>1.590</twSlack><twSrc BELType="FF">ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType="FF">ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[24].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twTotPathDel>2.053</twTotPathDel><twClkSkew dest = "0.301" src = "0.223">-0.078</twClkSkew><twDelConst>3.600</twDelConst><tw2Phase></tw2Phase><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18"><twSrc BELType='FF'>ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType='FF'>ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[24].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twLogLvls>0</twLogLvls><twSrcSite>ILOGIC_X0Y142.CLK</twSrcSite><twSrcClk twEdge ="twFalling">ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs&lt;3&gt;</twSrcClk><twPathDel><twSite>ILOGIC_X0Y142.Q1</twSite><twDelType>Tickq</twDelType><twDelInfo twEdge="twRising">0.517</twDelInfo><twComp>ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce&lt;3&gt;</twComp><twBEL>ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_iddr_dq_ce</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y159.CE1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.979</twDelInfo><twComp>ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>ILOGIC_X0Y159.CLKB</twSite><twDelType>Tice1ck</twDelType><twDelInfo twEdge="twRising">0.557</twDelInfo><twComp>ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[24].u_iob_dq/stg1_out_fall_sg1</twComp><twBEL>ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[24].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twBEL></twPathDel><twLogDel>1.074</twLogDel><twRouteDel>0.979</twRouteDel><twTotDel>2.053</twTotDel><twDestClk twEdge ="twRising">ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs&lt;3&gt;</twDestClk><twPctLog>52.3</twPctLog><twPctRoute>47.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[25].u_iob_dq/gen_stg2_sg1.u_iddr_dq (ILOGIC_X0Y158.CE1), 2 paths
</twPathRptBanner><twPathRpt anchorID="161"><twConstPath anchorID="162" twDataPathType="twDataPathFromToDelay"><twSlack>1.566</twSlack><twSrc BELType="FF">ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType="FF">ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[25].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twTotPathDel>2.077</twTotPathDel><twClkSkew dest = "0.301" src = "0.223">-0.078</twClkSkew><twDelConst>3.600</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType='FF'>ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[25].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twLogLvls>0</twLogLvls><twSrcSite>ILOGIC_X0Y142.CLK</twSrcSite><twSrcClk twEdge ="twFalling">ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs&lt;3&gt;</twSrcClk><twPathDel><twSite>ILOGIC_X0Y142.Q1</twSite><twDelType>Tickq</twDelType><twDelInfo twEdge="twRising">0.517</twDelInfo><twComp>ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce&lt;3&gt;</twComp><twBEL>ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_iddr_dq_ce</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y158.CE1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.979</twDelInfo><twComp>ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>ILOGIC_X0Y158.CLK</twSite><twDelType>Tice1ck</twDelType><twDelInfo twEdge="twRising">0.581</twDelInfo><twComp>ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[25].u_iob_dq/stg1_out_fall_sg1</twComp><twBEL>ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[25].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twBEL></twPathDel><twLogDel>1.098</twLogDel><twRouteDel>0.979</twRouteDel><twTotDel>2.077</twTotDel><twDestClk twEdge ="twFalling">ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs&lt;3&gt;</twDestClk><twPctLog>52.9</twPctLog><twPctRoute>47.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="163"><twConstPath anchorID="164" twDataPathType="twDataPathFromToDelay"><twSlack>1.590</twSlack><twSrc BELType="FF">ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType="FF">ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[25].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twTotPathDel>2.053</twTotPathDel><twClkSkew dest = "0.301" src = "0.223">-0.078</twClkSkew><twDelConst>3.600</twDelConst><tw2Phase></tw2Phase><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18"><twSrc BELType='FF'>ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType='FF'>ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[25].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twLogLvls>0</twLogLvls><twSrcSite>ILOGIC_X0Y142.CLK</twSrcSite><twSrcClk twEdge ="twFalling">ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs&lt;3&gt;</twSrcClk><twPathDel><twSite>ILOGIC_X0Y142.Q1</twSite><twDelType>Tickq</twDelType><twDelInfo twEdge="twRising">0.517</twDelInfo><twComp>ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce&lt;3&gt;</twComp><twBEL>ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_iddr_dq_ce</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y158.CE1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.979</twDelInfo><twComp>ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>ILOGIC_X0Y158.CLKB</twSite><twDelType>Tice1ck</twDelType><twDelInfo twEdge="twRising">0.557</twDelInfo><twComp>ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[25].u_iob_dq/stg1_out_fall_sg1</twComp><twBEL>ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[25].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twBEL></twPathDel><twLogDel>1.074</twLogDel><twRouteDel>0.979</twRouteDel><twTotDel>2.053</twTotDel><twDestClk twEdge ="twRising">ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs&lt;3&gt;</twDestClk><twPctLog>52.3</twPctLog><twPctRoute>47.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[26].u_iob_dq/gen_stg2_sg1.u_iddr_dq (ILOGIC_X0Y157.CE1), 2 paths
</twPathRptBanner><twPathRpt anchorID="165"><twConstPath anchorID="166" twDataPathType="twDataPathFromToDelay"><twSlack>1.566</twSlack><twSrc BELType="FF">ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType="FF">ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[26].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twTotPathDel>2.072</twTotPathDel><twClkSkew dest = "0.296" src = "0.223">-0.073</twClkSkew><twDelConst>3.600</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType='FF'>ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[26].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twLogLvls>0</twLogLvls><twSrcSite>ILOGIC_X0Y142.CLK</twSrcSite><twSrcClk twEdge ="twFalling">ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs&lt;3&gt;</twSrcClk><twPathDel><twSite>ILOGIC_X0Y142.Q1</twSite><twDelType>Tickq</twDelType><twDelInfo twEdge="twRising">0.517</twDelInfo><twComp>ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce&lt;3&gt;</twComp><twBEL>ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_iddr_dq_ce</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y157.CE1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.974</twDelInfo><twComp>ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>ILOGIC_X0Y157.CLK</twSite><twDelType>Tice1ck</twDelType><twDelInfo twEdge="twRising">0.581</twDelInfo><twComp>ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[26].u_iob_dq/stg1_out_fall_sg1</twComp><twBEL>ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[26].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twBEL></twPathDel><twLogDel>1.098</twLogDel><twRouteDel>0.974</twRouteDel><twTotDel>2.072</twTotDel><twDestClk twEdge ="twFalling">ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs&lt;3&gt;</twDestClk><twPctLog>53.0</twPctLog><twPctRoute>47.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="167"><twConstPath anchorID="168" twDataPathType="twDataPathFromToDelay"><twSlack>1.590</twSlack><twSrc BELType="FF">ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType="FF">ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[26].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twTotPathDel>2.048</twTotPathDel><twClkSkew dest = "0.296" src = "0.223">-0.073</twClkSkew><twDelConst>3.600</twDelConst><tw2Phase></tw2Phase><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18"><twSrc BELType='FF'>ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType='FF'>ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[26].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twLogLvls>0</twLogLvls><twSrcSite>ILOGIC_X0Y142.CLK</twSrcSite><twSrcClk twEdge ="twFalling">ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs&lt;3&gt;</twSrcClk><twPathDel><twSite>ILOGIC_X0Y142.Q1</twSite><twDelType>Tickq</twDelType><twDelInfo twEdge="twRising">0.517</twDelInfo><twComp>ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce&lt;3&gt;</twComp><twBEL>ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_iddr_dq_ce</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y157.CE1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.974</twDelInfo><twComp>ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>ILOGIC_X0Y157.CLKB</twSite><twDelType>Tice1ck</twDelType><twDelInfo twEdge="twRising">0.557</twDelInfo><twComp>ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[26].u_iob_dq/stg1_out_fall_sg1</twComp><twBEL>ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[26].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twBEL></twPathDel><twLogDel>1.074</twLogDel><twRouteDel>0.974</twRouteDel><twTotDel>2.048</twTotDel><twDestClk twEdge ="twRising">ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs&lt;3&gt;</twDestClk><twPctLog>52.4</twPctLog><twPctRoute>47.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_DQ_CE = MAXDELAY FROM TIMEGRP &quot;TNM_DQ_CE_IDDR&quot; TO TIMEGRP &quot;TNM_DQS_FLOPS&quot;
        3.6 ns;
</twPathRptBanner><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[10].u_iob_dq/gen_stg2_sg1.u_iddr_dq (ILOGIC_X0Y187.CE1), 2 paths
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="169"><twSlack>1.004</twSlack><twSrc BELType="FF">ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType="FF">ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[10].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twClkSkew dest = "0.264" src = "0.183">0.081</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18"><twSrc BELType='FF'>ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType='FF'>ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[10].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twLogLvls>0</twLogLvls><twSrcSite>ILOGIC_X0Y180.CLK</twSrcSite><twSrcClk twEdge ="twFalling">ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs&lt;1&gt;</twSrcClk><twPathDel><twSite>ILOGIC_X0Y180.Q1</twSite><twDelType>Tickq</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce&lt;1&gt;</twComp><twBEL>ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/u_iddr_dq_ce</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y187.CE1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.348</twDelInfo><twComp>ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce&lt;1&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>ILOGIC_X0Y187.CLKB</twSite><twDelType>Tickce1</twDelType><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[10].u_iob_dq/stg1_out_fall_sg1</twComp><twBEL>ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[10].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twBEL></twPathDel><twLogDel>0.737</twLogDel><twRouteDel>0.348</twRouteDel><twTotDel>1.085</twTotDel><twDestClk twEdge ="twRising">ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs&lt;1&gt;</twDestClk><twPctLog>67.9</twPctLog><twPctRoute>32.1</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="170"><twSlack>1.030</twSlack><twSrc BELType="FF">ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType="FF">ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[10].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twClkSkew dest = "0.264" src = "0.183">0.081</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType='FF'>ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[10].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twLogLvls>0</twLogLvls><twSrcSite>ILOGIC_X0Y180.CLK</twSrcSite><twSrcClk twEdge ="twFalling">ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs&lt;1&gt;</twSrcClk><twPathDel><twSite>ILOGIC_X0Y180.Q1</twSite><twDelType>Tickq</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce&lt;1&gt;</twComp><twBEL>ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/u_iddr_dq_ce</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y187.CE1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.348</twDelInfo><twComp>ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce&lt;1&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>ILOGIC_X0Y187.CLK</twSite><twDelType>Tickce1</twDelType><twDelInfo twEdge="twRising">0.287</twDelInfo><twComp>ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[10].u_iob_dq/stg1_out_fall_sg1</twComp><twBEL>ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[10].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twBEL></twPathDel><twLogDel>0.763</twLogDel><twRouteDel>0.348</twRouteDel><twTotDel>1.111</twTotDel><twDestClk twEdge ="twFalling">ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs&lt;1&gt;</twDestClk><twPctLog>68.7</twPctLog><twPctRoute>31.3</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[11].u_iob_dq/gen_stg2_sg1.u_iddr_dq (ILOGIC_X0Y186.CE1), 2 paths
</twPathRptBanner><twRacePath anchorID="171"><twSlack>1.004</twSlack><twSrc BELType="FF">ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType="FF">ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[11].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twClkSkew dest = "0.264" src = "0.183">0.081</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18"><twSrc BELType='FF'>ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType='FF'>ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[11].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twLogLvls>0</twLogLvls><twSrcSite>ILOGIC_X0Y180.CLK</twSrcSite><twSrcClk twEdge ="twFalling">ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs&lt;1&gt;</twSrcClk><twPathDel><twSite>ILOGIC_X0Y180.Q1</twSite><twDelType>Tickq</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce&lt;1&gt;</twComp><twBEL>ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/u_iddr_dq_ce</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y186.CE1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.348</twDelInfo><twComp>ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce&lt;1&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>ILOGIC_X0Y186.CLKB</twSite><twDelType>Tickce1</twDelType><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[11].u_iob_dq/stg1_out_fall_sg1</twComp><twBEL>ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[11].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twBEL></twPathDel><twLogDel>0.737</twLogDel><twRouteDel>0.348</twRouteDel><twTotDel>1.085</twTotDel><twDestClk twEdge ="twRising">ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs&lt;1&gt;</twDestClk><twPctLog>67.9</twPctLog><twPctRoute>32.1</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="172"><twSlack>1.030</twSlack><twSrc BELType="FF">ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType="FF">ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[11].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twClkSkew dest = "0.264" src = "0.183">0.081</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType='FF'>ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[11].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twLogLvls>0</twLogLvls><twSrcSite>ILOGIC_X0Y180.CLK</twSrcSite><twSrcClk twEdge ="twFalling">ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs&lt;1&gt;</twSrcClk><twPathDel><twSite>ILOGIC_X0Y180.Q1</twSite><twDelType>Tickq</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce&lt;1&gt;</twComp><twBEL>ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/u_iddr_dq_ce</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y186.CE1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.348</twDelInfo><twComp>ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce&lt;1&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>ILOGIC_X0Y186.CLK</twSite><twDelType>Tickce1</twDelType><twDelInfo twEdge="twRising">0.287</twDelInfo><twComp>ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[11].u_iob_dq/stg1_out_fall_sg1</twComp><twBEL>ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[11].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twBEL></twPathDel><twLogDel>0.763</twLogDel><twRouteDel>0.348</twRouteDel><twTotDel>1.111</twTotDel><twDestClk twEdge ="twFalling">ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs&lt;1&gt;</twDestClk><twPctLog>68.7</twPctLog><twPctRoute>31.3</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[12].u_iob_dq/gen_stg2_sg1.u_iddr_dq (ILOGIC_X0Y184.CE1), 2 paths
</twPathRptBanner><twRacePath anchorID="173"><twSlack>1.018</twSlack><twSrc BELType="FF">ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType="FF">ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[12].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twClkSkew dest = "0.245" src = "0.183">0.062</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18"><twSrc BELType='FF'>ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType='FF'>ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[12].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twLogLvls>0</twLogLvls><twSrcSite>ILOGIC_X0Y180.CLK</twSrcSite><twSrcClk twEdge ="twFalling">ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs&lt;1&gt;</twSrcClk><twPathDel><twSite>ILOGIC_X0Y180.Q1</twSite><twDelType>Tickq</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce&lt;1&gt;</twComp><twBEL>ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/u_iddr_dq_ce</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y184.CE1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.343</twDelInfo><twComp>ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce&lt;1&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>ILOGIC_X0Y184.CLKB</twSite><twDelType>Tickce1</twDelType><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[12].u_iob_dq/stg1_out_fall_sg1</twComp><twBEL>ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[12].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twBEL></twPathDel><twLogDel>0.737</twLogDel><twRouteDel>0.343</twRouteDel><twTotDel>1.080</twTotDel><twDestClk twEdge ="twRising">ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs&lt;1&gt;</twDestClk><twPctLog>68.2</twPctLog><twPctRoute>31.8</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="174"><twSlack>1.044</twSlack><twSrc BELType="FF">ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType="FF">ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[12].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twClkSkew dest = "0.245" src = "0.183">0.062</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType='FF'>ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[12].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twLogLvls>0</twLogLvls><twSrcSite>ILOGIC_X0Y180.CLK</twSrcSite><twSrcClk twEdge ="twFalling">ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs&lt;1&gt;</twSrcClk><twPathDel><twSite>ILOGIC_X0Y180.Q1</twSite><twDelType>Tickq</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce&lt;1&gt;</twComp><twBEL>ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/u_iddr_dq_ce</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y184.CE1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.343</twDelInfo><twComp>ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce&lt;1&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>ILOGIC_X0Y184.CLK</twSite><twDelType>Tickce1</twDelType><twDelInfo twEdge="twRising">0.287</twDelInfo><twComp>ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[12].u_iob_dq/stg1_out_fall_sg1</twComp><twBEL>ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[12].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twBEL></twPathDel><twLogDel>0.763</twLogDel><twRouteDel>0.343</twRouteDel><twTotDel>1.106</twTotDel><twDestClk twEdge ="twFalling">ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs&lt;1&gt;</twDestClk><twPctLog>69.0</twPctLog><twPctRoute>31.0</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="175" twConstType="PERIOD" ><twConstHead uID="23"><twConstName UCFConstName="TIMESPEC &quot;TS_clk_in&quot; = PERIOD &quot;clk_in&quot; 20 ns HIGH 50 %;" ScopeName="">TS_clk_in = PERIOD TIMEGRP &quot;clk_in&quot; 20 ns HIGH 50%;</twConstName><twItemCnt>893</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>86</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>6.000</twMinPer></twConstHead><twPathRptBanner iPaths="106" iCriticalPaths="0" sType="EndPoint">Paths for end point clk0_cnt_9 (SLICE_X36Y60.CIN), 106 paths
</twPathRptBanner><twPathRpt anchorID="176"><twConstPath anchorID="177" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>16.452</twSlack><twSrc BELType="FF">clk0_cnt_2</twSrc><twDest BELType="FF">clk0_cnt_9</twDest><twTotPathDel>3.325</twTotPathDel><twClkSkew dest = "1.208" src = "1.396">0.188</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>clk0_cnt_2</twSrc><twDest BELType='FF'>clk0_cnt_9</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X36Y58.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">sys_clk_led_0_OBUF</twSrcClk><twPathDel><twSite>SLICE_X36Y58.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>clk0_cnt&lt;3&gt;</twComp><twBEL>clk0_cnt_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y59.D1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.855</twDelInfo><twComp>clk0_cnt&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y59.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>N120</twComp><twBEL>clk0_cnt_cmp_eq0000_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y59.C6</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.172</twDelInfo><twComp>N120</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y59.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>N120</twComp><twBEL>clk0_cnt_cmp_eq0000</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y58.A1</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">0.925</twDelInfo><twComp>sys_clk_led_1_OBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y58.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.499</twDelInfo><twComp>clk0_cnt&lt;3&gt;</twComp><twBEL>Mcount_clk0_cnt_lut&lt;0&gt;</twBEL><twBEL>Mcount_clk0_cnt_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y59.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Mcount_clk0_cnt_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y59.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>clk0_cnt&lt;7&gt;</twComp><twBEL>Mcount_clk0_cnt_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y60.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Mcount_clk0_cnt_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y60.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twRising">0.111</twDelInfo><twComp>clk0_cnt&lt;10&gt;</twComp><twBEL>Mcount_clk0_cnt_xor&lt;10&gt;</twBEL><twBEL>clk0_cnt_9</twBEL></twPathDel><twLogDel>1.373</twLogDel><twRouteDel>1.952</twRouteDel><twTotDel>3.325</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">sys_clk_led_0_OBUF</twDestClk><twPctLog>41.3</twPctLog><twPctRoute>58.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="178"><twConstPath anchorID="179" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>16.473</twSlack><twSrc BELType="FF">clk0_cnt_2</twSrc><twDest BELType="FF">clk0_cnt_9</twDest><twTotPathDel>3.304</twTotPathDel><twClkSkew dest = "1.208" src = "1.396">0.188</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>clk0_cnt_2</twSrc><twDest BELType='FF'>clk0_cnt_9</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X36Y58.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">sys_clk_led_0_OBUF</twSrcClk><twPathDel><twSite>SLICE_X36Y58.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>clk0_cnt&lt;3&gt;</twComp><twBEL>clk0_cnt_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y59.D1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.855</twDelInfo><twComp>clk0_cnt&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y59.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>N120</twComp><twBEL>clk0_cnt_cmp_eq0000_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y59.C6</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.172</twDelInfo><twComp>N120</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y59.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>N120</twComp><twBEL>clk0_cnt_cmp_eq0000</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y58.B1</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">0.920</twDelInfo><twComp>sys_clk_led_1_OBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y58.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.483</twDelInfo><twComp>clk0_cnt&lt;3&gt;</twComp><twBEL>Mcount_clk0_cnt_lut&lt;1&gt;</twBEL><twBEL>Mcount_clk0_cnt_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y59.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Mcount_clk0_cnt_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y59.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>clk0_cnt&lt;7&gt;</twComp><twBEL>Mcount_clk0_cnt_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y60.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Mcount_clk0_cnt_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y60.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twRising">0.111</twDelInfo><twComp>clk0_cnt&lt;10&gt;</twComp><twBEL>Mcount_clk0_cnt_xor&lt;10&gt;</twBEL><twBEL>clk0_cnt_9</twBEL></twPathDel><twLogDel>1.357</twLogDel><twRouteDel>1.947</twRouteDel><twTotDel>3.304</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">sys_clk_led_0_OBUF</twDestClk><twPctLog>41.1</twPctLog><twPctRoute>58.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="180"><twConstPath anchorID="181" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>16.557</twSlack><twSrc BELType="FF">clk0_cnt_1</twSrc><twDest BELType="FF">clk0_cnt_9</twDest><twTotPathDel>3.220</twTotPathDel><twClkSkew dest = "1.208" src = "1.396">0.188</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>clk0_cnt_1</twSrc><twDest BELType='FF'>clk0_cnt_9</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X36Y58.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">sys_clk_led_0_OBUF</twSrcClk><twPathDel><twSite>SLICE_X36Y58.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>clk0_cnt&lt;3&gt;</twComp><twBEL>clk0_cnt_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y59.D2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.750</twDelInfo><twComp>clk0_cnt&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y59.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>N120</twComp><twBEL>clk0_cnt_cmp_eq0000_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y59.C6</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.172</twDelInfo><twComp>N120</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y59.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>N120</twComp><twBEL>clk0_cnt_cmp_eq0000</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y58.A1</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">0.925</twDelInfo><twComp>sys_clk_led_1_OBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y58.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.499</twDelInfo><twComp>clk0_cnt&lt;3&gt;</twComp><twBEL>Mcount_clk0_cnt_lut&lt;0&gt;</twBEL><twBEL>Mcount_clk0_cnt_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y59.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Mcount_clk0_cnt_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y59.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>clk0_cnt&lt;7&gt;</twComp><twBEL>Mcount_clk0_cnt_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y60.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Mcount_clk0_cnt_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y60.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twRising">0.111</twDelInfo><twComp>clk0_cnt&lt;10&gt;</twComp><twBEL>Mcount_clk0_cnt_xor&lt;10&gt;</twBEL><twBEL>clk0_cnt_9</twBEL></twPathDel><twLogDel>1.373</twLogDel><twRouteDel>1.847</twRouteDel><twTotDel>3.220</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">sys_clk_led_0_OBUF</twDestClk><twPctLog>42.6</twPctLog><twPctRoute>57.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="106" iCriticalPaths="0" sType="EndPoint">Paths for end point clk0_cnt_10 (SLICE_X36Y60.CIN), 106 paths
</twPathRptBanner><twPathRpt anchorID="182"><twConstPath anchorID="183" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>16.468</twSlack><twSrc BELType="FF">clk0_cnt_2</twSrc><twDest BELType="FF">clk0_cnt_10</twDest><twTotPathDel>3.309</twTotPathDel><twClkSkew dest = "1.208" src = "1.396">0.188</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>clk0_cnt_2</twSrc><twDest BELType='FF'>clk0_cnt_10</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X36Y58.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">sys_clk_led_0_OBUF</twSrcClk><twPathDel><twSite>SLICE_X36Y58.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>clk0_cnt&lt;3&gt;</twComp><twBEL>clk0_cnt_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y59.D1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.855</twDelInfo><twComp>clk0_cnt&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y59.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>N120</twComp><twBEL>clk0_cnt_cmp_eq0000_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y59.C6</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.172</twDelInfo><twComp>N120</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y59.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>N120</twComp><twBEL>clk0_cnt_cmp_eq0000</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y58.A1</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">0.925</twDelInfo><twComp>sys_clk_led_1_OBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y58.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.499</twDelInfo><twComp>clk0_cnt&lt;3&gt;</twComp><twBEL>Mcount_clk0_cnt_lut&lt;0&gt;</twBEL><twBEL>Mcount_clk0_cnt_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y59.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Mcount_clk0_cnt_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y59.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>clk0_cnt&lt;7&gt;</twComp><twBEL>Mcount_clk0_cnt_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y60.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Mcount_clk0_cnt_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y60.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twRising">0.095</twDelInfo><twComp>clk0_cnt&lt;10&gt;</twComp><twBEL>Mcount_clk0_cnt_xor&lt;10&gt;</twBEL><twBEL>clk0_cnt_10</twBEL></twPathDel><twLogDel>1.357</twLogDel><twRouteDel>1.952</twRouteDel><twTotDel>3.309</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">sys_clk_led_0_OBUF</twDestClk><twPctLog>41.0</twPctLog><twPctRoute>59.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="184"><twConstPath anchorID="185" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>16.489</twSlack><twSrc BELType="FF">clk0_cnt_2</twSrc><twDest BELType="FF">clk0_cnt_10</twDest><twTotPathDel>3.288</twTotPathDel><twClkSkew dest = "1.208" src = "1.396">0.188</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>clk0_cnt_2</twSrc><twDest BELType='FF'>clk0_cnt_10</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X36Y58.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">sys_clk_led_0_OBUF</twSrcClk><twPathDel><twSite>SLICE_X36Y58.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>clk0_cnt&lt;3&gt;</twComp><twBEL>clk0_cnt_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y59.D1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.855</twDelInfo><twComp>clk0_cnt&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y59.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>N120</twComp><twBEL>clk0_cnt_cmp_eq0000_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y59.C6</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.172</twDelInfo><twComp>N120</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y59.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>N120</twComp><twBEL>clk0_cnt_cmp_eq0000</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y58.B1</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">0.920</twDelInfo><twComp>sys_clk_led_1_OBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y58.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.483</twDelInfo><twComp>clk0_cnt&lt;3&gt;</twComp><twBEL>Mcount_clk0_cnt_lut&lt;1&gt;</twBEL><twBEL>Mcount_clk0_cnt_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y59.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Mcount_clk0_cnt_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y59.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>clk0_cnt&lt;7&gt;</twComp><twBEL>Mcount_clk0_cnt_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y60.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Mcount_clk0_cnt_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y60.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twRising">0.095</twDelInfo><twComp>clk0_cnt&lt;10&gt;</twComp><twBEL>Mcount_clk0_cnt_xor&lt;10&gt;</twBEL><twBEL>clk0_cnt_10</twBEL></twPathDel><twLogDel>1.341</twLogDel><twRouteDel>1.947</twRouteDel><twTotDel>3.288</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">sys_clk_led_0_OBUF</twDestClk><twPctLog>40.8</twPctLog><twPctRoute>59.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="186"><twConstPath anchorID="187" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>16.573</twSlack><twSrc BELType="FF">clk0_cnt_1</twSrc><twDest BELType="FF">clk0_cnt_10</twDest><twTotPathDel>3.204</twTotPathDel><twClkSkew dest = "1.208" src = "1.396">0.188</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>clk0_cnt_1</twSrc><twDest BELType='FF'>clk0_cnt_10</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X36Y58.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">sys_clk_led_0_OBUF</twSrcClk><twPathDel><twSite>SLICE_X36Y58.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>clk0_cnt&lt;3&gt;</twComp><twBEL>clk0_cnt_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y59.D2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.750</twDelInfo><twComp>clk0_cnt&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y59.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>N120</twComp><twBEL>clk0_cnt_cmp_eq0000_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y59.C6</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.172</twDelInfo><twComp>N120</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y59.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>N120</twComp><twBEL>clk0_cnt_cmp_eq0000</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y58.A1</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">0.925</twDelInfo><twComp>sys_clk_led_1_OBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y58.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.499</twDelInfo><twComp>clk0_cnt&lt;3&gt;</twComp><twBEL>Mcount_clk0_cnt_lut&lt;0&gt;</twBEL><twBEL>Mcount_clk0_cnt_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y59.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Mcount_clk0_cnt_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y59.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>clk0_cnt&lt;7&gt;</twComp><twBEL>Mcount_clk0_cnt_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y60.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Mcount_clk0_cnt_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y60.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twRising">0.095</twDelInfo><twComp>clk0_cnt&lt;10&gt;</twComp><twBEL>Mcount_clk0_cnt_xor&lt;10&gt;</twBEL><twBEL>clk0_cnt_10</twBEL></twPathDel><twLogDel>1.357</twLogDel><twRouteDel>1.847</twRouteDel><twTotDel>3.204</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">sys_clk_led_0_OBUF</twDestClk><twPctLog>42.4</twPctLog><twPctRoute>57.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="106" iCriticalPaths="0" sType="EndPoint">Paths for end point clk0_cnt_8 (SLICE_X36Y60.CIN), 106 paths
</twPathRptBanner><twPathRpt anchorID="188"><twConstPath anchorID="189" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>16.524</twSlack><twSrc BELType="FF">clk0_cnt_2</twSrc><twDest BELType="FF">clk0_cnt_8</twDest><twTotPathDel>3.253</twTotPathDel><twClkSkew dest = "1.208" src = "1.396">0.188</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>clk0_cnt_2</twSrc><twDest BELType='FF'>clk0_cnt_8</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X36Y58.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">sys_clk_led_0_OBUF</twSrcClk><twPathDel><twSite>SLICE_X36Y58.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>clk0_cnt&lt;3&gt;</twComp><twBEL>clk0_cnt_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y59.D1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.855</twDelInfo><twComp>clk0_cnt&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y59.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>N120</twComp><twBEL>clk0_cnt_cmp_eq0000_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y59.C6</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.172</twDelInfo><twComp>N120</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y59.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>N120</twComp><twBEL>clk0_cnt_cmp_eq0000</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y58.A1</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">0.925</twDelInfo><twComp>sys_clk_led_1_OBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y58.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.499</twDelInfo><twComp>clk0_cnt&lt;3&gt;</twComp><twBEL>Mcount_clk0_cnt_lut&lt;0&gt;</twBEL><twBEL>Mcount_clk0_cnt_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y59.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Mcount_clk0_cnt_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y59.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>clk0_cnt&lt;7&gt;</twComp><twBEL>Mcount_clk0_cnt_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y60.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Mcount_clk0_cnt_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y60.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twRising">0.039</twDelInfo><twComp>clk0_cnt&lt;10&gt;</twComp><twBEL>Mcount_clk0_cnt_xor&lt;10&gt;</twBEL><twBEL>clk0_cnt_8</twBEL></twPathDel><twLogDel>1.301</twLogDel><twRouteDel>1.952</twRouteDel><twTotDel>3.253</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">sys_clk_led_0_OBUF</twDestClk><twPctLog>40.0</twPctLog><twPctRoute>60.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="190"><twConstPath anchorID="191" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>16.545</twSlack><twSrc BELType="FF">clk0_cnt_2</twSrc><twDest BELType="FF">clk0_cnt_8</twDest><twTotPathDel>3.232</twTotPathDel><twClkSkew dest = "1.208" src = "1.396">0.188</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>clk0_cnt_2</twSrc><twDest BELType='FF'>clk0_cnt_8</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X36Y58.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">sys_clk_led_0_OBUF</twSrcClk><twPathDel><twSite>SLICE_X36Y58.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>clk0_cnt&lt;3&gt;</twComp><twBEL>clk0_cnt_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y59.D1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.855</twDelInfo><twComp>clk0_cnt&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y59.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>N120</twComp><twBEL>clk0_cnt_cmp_eq0000_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y59.C6</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.172</twDelInfo><twComp>N120</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y59.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>N120</twComp><twBEL>clk0_cnt_cmp_eq0000</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y58.B1</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">0.920</twDelInfo><twComp>sys_clk_led_1_OBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y58.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.483</twDelInfo><twComp>clk0_cnt&lt;3&gt;</twComp><twBEL>Mcount_clk0_cnt_lut&lt;1&gt;</twBEL><twBEL>Mcount_clk0_cnt_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y59.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Mcount_clk0_cnt_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y59.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>clk0_cnt&lt;7&gt;</twComp><twBEL>Mcount_clk0_cnt_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y60.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Mcount_clk0_cnt_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y60.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twRising">0.039</twDelInfo><twComp>clk0_cnt&lt;10&gt;</twComp><twBEL>Mcount_clk0_cnt_xor&lt;10&gt;</twBEL><twBEL>clk0_cnt_8</twBEL></twPathDel><twLogDel>1.285</twLogDel><twRouteDel>1.947</twRouteDel><twTotDel>3.232</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">sys_clk_led_0_OBUF</twDestClk><twPctLog>39.8</twPctLog><twPctRoute>60.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="192"><twConstPath anchorID="193" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>16.629</twSlack><twSrc BELType="FF">clk0_cnt_1</twSrc><twDest BELType="FF">clk0_cnt_8</twDest><twTotPathDel>3.148</twTotPathDel><twClkSkew dest = "1.208" src = "1.396">0.188</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>clk0_cnt_1</twSrc><twDest BELType='FF'>clk0_cnt_8</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X36Y58.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">sys_clk_led_0_OBUF</twSrcClk><twPathDel><twSite>SLICE_X36Y58.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>clk0_cnt&lt;3&gt;</twComp><twBEL>clk0_cnt_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y59.D2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.750</twDelInfo><twComp>clk0_cnt&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y59.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>N120</twComp><twBEL>clk0_cnt_cmp_eq0000_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y59.C6</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.172</twDelInfo><twComp>N120</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y59.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>N120</twComp><twBEL>clk0_cnt_cmp_eq0000</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y58.A1</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">0.925</twDelInfo><twComp>sys_clk_led_1_OBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y58.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.499</twDelInfo><twComp>clk0_cnt&lt;3&gt;</twComp><twBEL>Mcount_clk0_cnt_lut&lt;0&gt;</twBEL><twBEL>Mcount_clk0_cnt_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y59.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Mcount_clk0_cnt_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y59.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>clk0_cnt&lt;7&gt;</twComp><twBEL>Mcount_clk0_cnt_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y60.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Mcount_clk0_cnt_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y60.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twRising">0.039</twDelInfo><twComp>clk0_cnt&lt;10&gt;</twComp><twBEL>Mcount_clk0_cnt_xor&lt;10&gt;</twBEL><twBEL>clk0_cnt_8</twBEL></twPathDel><twLogDel>1.301</twLogDel><twRouteDel>1.847</twRouteDel><twTotDel>3.148</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">sys_clk_led_0_OBUF</twDestClk><twPctLog>41.3</twPctLog><twPctRoute>58.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_clk_in = PERIOD TIMEGRP &quot;clk_in&quot; 20 ns HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point clk0_cnt_7 (SLICE_X36Y59.D5), 1 path
</twPathRptBanner><twPathRpt anchorID="194"><twConstPath anchorID="195" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.538</twSlack><twSrc BELType="FF">clk0_cnt_8</twSrc><twDest BELType="FF">clk0_cnt_7</twDest><twTotPathDel>0.727</twTotPathDel><twClkSkew dest = "1.397" src = "1.208">-0.189</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>clk0_cnt_8</twSrc><twDest BELType='FF'>clk0_cnt_7</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X36Y60.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="20.000">sys_clk_led_0_OBUF</twSrcClk><twPathDel><twSite>SLICE_X36Y60.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.433</twDelInfo><twComp>clk0_cnt&lt;10&gt;</twComp><twBEL>clk0_cnt_8</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y59.D5</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twFalling">0.385</twDelInfo><twComp>clk0_cnt&lt;8&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X36Y59.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">-0.091</twDelInfo><twComp>clk0_cnt&lt;7&gt;</twComp><twBEL>Mcount_clk0_cnt_lut&lt;7&gt;</twBEL><twBEL>Mcount_clk0_cnt_cy&lt;7&gt;</twBEL><twBEL>clk0_cnt_7</twBEL></twPathDel><twLogDel>0.342</twLogDel><twRouteDel>0.385</twRouteDel><twTotDel>0.727</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">sys_clk_led_0_OBUF</twDestClk><twPctLog>47.0</twPctLog><twPctRoute>53.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point clk0_cnt_0 (SLICE_X36Y58.A4), 1 path
</twPathRptBanner><twPathRpt anchorID="196"><twConstPath anchorID="197" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.693</twSlack><twSrc BELType="FF">clk0_cnt_0</twSrc><twDest BELType="FF">clk0_cnt_0</twDest><twTotPathDel>0.693</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>clk0_cnt_0</twSrc><twDest BELType='FF'>clk0_cnt_0</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X36Y58.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="20.000">sys_clk_led_0_OBUF</twSrcClk><twPathDel><twSite>SLICE_X36Y58.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.433</twDelInfo><twComp>clk0_cnt&lt;3&gt;</twComp><twBEL>clk0_cnt_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y58.A4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.357</twDelInfo><twComp>clk0_cnt&lt;0&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X36Y58.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">-0.097</twDelInfo><twComp>clk0_cnt&lt;3&gt;</twComp><twBEL>Mcount_clk0_cnt_lut&lt;0&gt;</twBEL><twBEL>Mcount_clk0_cnt_cy&lt;3&gt;</twBEL><twBEL>clk0_cnt_0</twBEL></twPathDel><twLogDel>0.336</twLogDel><twRouteDel>0.357</twRouteDel><twTotDel>0.693</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">sys_clk_led_0_OBUF</twDestClk><twPctLog>48.5</twPctLog><twPctRoute>51.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point clk0_cnt_1 (SLICE_X36Y58.B4), 1 path
</twPathRptBanner><twPathRpt anchorID="198"><twConstPath anchorID="199" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.698</twSlack><twSrc BELType="FF">clk0_cnt_1</twSrc><twDest BELType="FF">clk0_cnt_1</twDest><twTotPathDel>0.698</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>clk0_cnt_1</twSrc><twDest BELType='FF'>clk0_cnt_1</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X36Y58.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="20.000">sys_clk_led_0_OBUF</twSrcClk><twPathDel><twSite>SLICE_X36Y58.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.433</twDelInfo><twComp>clk0_cnt&lt;3&gt;</twComp><twBEL>clk0_cnt_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y58.B4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.358</twDelInfo><twComp>clk0_cnt&lt;1&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X36Y58.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">-0.093</twDelInfo><twComp>clk0_cnt&lt;3&gt;</twComp><twBEL>Mcount_clk0_cnt_lut&lt;1&gt;</twBEL><twBEL>Mcount_clk0_cnt_cy&lt;3&gt;</twBEL><twBEL>clk0_cnt_1</twBEL></twPathDel><twLogDel>0.340</twLogDel><twRouteDel>0.358</twRouteDel><twTotDel>0.698</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">sys_clk_led_0_OBUF</twDestClk><twPctLog>48.7</twPctLog><twPctRoute>51.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="200"><twPinLimitBanner>Component Switching Limit Checks: TS_clk_in = PERIOD TIMEGRP &quot;clk_in&quot; 20 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="201" type="MINPERIOD" name="Tpllper_CLKOUT" slack="3.334" period="5.000" constraintValue="5.000" deviceLimit="1.666" freqLimit="600.240" physResource="pll_gen/PLL_ADV_INST/CLKOUT3" logResource="pll_gen/PLL_ADV_INST/CLKOUT3" locationPin="PLL_ADV_X0Y0.CLKOUT3" clockNet="pll_gen/CLKOUT3_BUF"/><twPinLimit anchorID="202" type="MINPERIOD" name="Tpllper_CLKOUT" slack="6.334" period="8.000" constraintValue="8.000" deviceLimit="1.666" freqLimit="600.240" physResource="pll_gen/PLL_ADV_INST/CLKOUT2" logResource="pll_gen/PLL_ADV_INST/CLKOUT2" locationPin="PLL_ADV_X0Y0.CLKOUT2" clockNet="pll_gen/CLKOUT2_BUF"/><twPinLimit anchorID="203" type="MINLOWPULSE" name="Tdcmpw_CLKIN_50_100" slack="14.000" period="20.000" constraintValue="10.000" deviceLimit="3.000" physResource="pll_gen/PLL_ADV_INST/CLKIN1" logResource="pll_gen/PLL_ADV_INST/CLKIN1" locationPin="PLL_ADV_X0Y0.CLKIN1" clockNet="sys_clk_led_0_OBUF"/></twPinLimitRpt></twConst><twConst anchorID="204" twConstType="PERIOD" ><twConstHead uID="24"><twConstName UCFConstName="TIMESPEC &quot;TS_SYS_CLK&quot; = PERIOD &quot;SYS_CLK&quot; 8 ns HIGH 50 %;" ScopeName="">TS_ddr_sdram_u_ddr2_infrastructure_clk0_bufg_in = PERIOD TIMEGRP         &quot;ddr_sdram_u_ddr2_infrastructure_clk0_bufg_in&quot; TS_SYS_CLK HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>2.550</twMinPer></twConstHead><twPinLimitRpt anchorID="205"><twPinLimitBanner>Component Switching Limit Checks: TS_ddr_sdram_u_ddr2_infrastructure_clk0_bufg_in = PERIOD TIMEGRP
        &quot;ddr_sdram_u_ddr2_infrastructure_clk0_bufg_in&quot; TS_SYS_CLK HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="206" type="MINHIGHPULSE" name="Torpwh" slack="5.450" period="8.000" constraintValue="4.000" deviceLimit="1.275" physResource="ddr2_cs_n_0_OBUF/REV" logResource="ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_ctl_io/gen_cs_n[0]..u_ff_cs_n/REV" locationPin="OLOGIC_X0Y295.REV" clockNet="ddr_sdram/u_ddr2_infrastructure/rst0_sync_r&lt;24&gt;"/><twPinLimit anchorID="207" type="MINHIGHPULSE" name="Torpwh" slack="5.450" period="8.000" constraintValue="4.000" deviceLimit="1.275" physResource="ddr2_cs_n_1_OBUF/REV" logResource="ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_ctl_io/gen_cs_n[1]..u_ff_cs_n/REV" locationPin="OLOGIC_X0Y294.REV" clockNet="ddr_sdram/u_ddr2_infrastructure/rst0_sync_r&lt;24&gt;"/><twPinLimit anchorID="208" type="MINHIGHPULSE" name="Tospwh" slack="5.500" period="8.000" constraintValue="4.000" deviceLimit="1.250" physResource="ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/dqs_out/SR" logResource="ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/u_tri_state_dqs/SR" locationPin="OLOGIC_X0Y183.SR" clockNet="ddr_sdram/u_ddr2_infrastructure/rst0_sync_r_24_1"/></twPinLimitRpt></twConst><twConst anchorID="209" twConstType="PERIOD" ><twConstHead uID="25"><twConstName UCFConstName="TIMESPEC &quot;TS_SYS_CLK&quot; = PERIOD &quot;SYS_CLK&quot; 8 ns HIGH 50 %;" ScopeName="">TS_ddr_sdram_u_ddr2_infrastructure_clk90_bufg_in = PERIOD TIMEGRP         &quot;ddr_sdram_u_ddr2_infrastructure_clk90_bufg_in&quot; TS_SYS_CLK PHASE 2 ns         HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>2.500</twMinPer></twConstHead><twPinLimitRpt anchorID="210"><twPinLimitBanner>Component Switching Limit Checks: TS_ddr_sdram_u_ddr2_infrastructure_clk90_bufg_in = PERIOD TIMEGRP
        &quot;ddr_sdram_u_ddr2_infrastructure_clk90_bufg_in&quot; TS_SYS_CLK PHASE 2 ns
        HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="211" type="MINHIGHPULSE" name="Tospwh" slack="5.500" period="8.000" constraintValue="4.000" deviceLimit="1.250" physResource="ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[0].u_iob_dq/dq_out/SR" logResource="ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[0].u_iob_dq/u_tri_state_dq/SR" locationPin="OLOGIC_X0Y199.SR" clockNet="ddr_sdram/u_ddr2_infrastructure/rst90_sync_r&lt;24&gt;"/><twPinLimit anchorID="212" type="MINHIGHPULSE" name="Tospwh" slack="5.500" period="8.000" constraintValue="4.000" deviceLimit="1.250" physResource="ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[1].u_iob_dq/dq_out/SR" logResource="ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[1].u_iob_dq/u_tri_state_dq/SR" locationPin="OLOGIC_X0Y198.SR" clockNet="ddr_sdram/u_ddr2_infrastructure/rst90_sync_r_24_3"/><twPinLimit anchorID="213" type="MINHIGHPULSE" name="Tospwh" slack="5.500" period="8.000" constraintValue="4.000" deviceLimit="1.250" physResource="ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[2].u_iob_dq/dq_out/SR" logResource="ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[2].u_iob_dq/u_tri_state_dq/SR" locationPin="OLOGIC_X0Y197.SR" clockNet="ddr_sdram/u_ddr2_infrastructure/rst90_sync_r_24_2"/></twPinLimitRpt></twConst><twConst anchorID="214" twConstType="PERIOD" ><twConstHead uID="26"><twConstName UCFConstName="TIMESPEC &quot;TS_SYS_CLK&quot; = PERIOD &quot;SYS_CLK&quot; 8 ns HIGH 50 %;" ScopeName="">TS_ddr_sdram_u_ddr2_infrastructure_clkdiv0_bufg_in = PERIOD TIMEGRP         &quot;ddr_sdram_u_ddr2_infrastructure_clkdiv0_bufg_in&quot; TS_SYS_CLK / 0.5         HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>3.999</twMinPer></twConstHead><twPinLimitRpt anchorID="215"><twPinLimitBanner>Component Switching Limit Checks: TS_ddr_sdram_u_ddr2_infrastructure_clkdiv0_bufg_in = PERIOD TIMEGRP
        &quot;ddr_sdram_u_ddr2_infrastructure_clkdiv0_bufg_in&quot; TS_SYS_CLK / 0.5
        HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="216" type="MINPERIOD" name="Tiodper_C" slack="12.001" period="16.000" constraintValue="16.000" deviceLimit="3.999" freqLimit="250.063" physResource="ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/u_iodelay_dq_ce/C" logResource="ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/u_iodelay_dq_ce/C" locationPin="IODELAY_X0Y180.C" clockNet="ddr_sdram/clkdiv0"/><twPinLimit anchorID="217" type="MINPERIOD" name="Tiodper_C" slack="12.001" period="16.000" constraintValue="16.000" deviceLimit="3.999" freqLimit="250.063" physResource="ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[27].u_iob_dq/u_idelay_dq/C" logResource="ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[27].u_iob_dq/u_idelay_dq/C" locationPin="IODELAY_X0Y156.C" clockNet="ddr_sdram/clkdiv0"/><twPinLimit anchorID="218" type="MINPERIOD" name="Tiodper_C" slack="12.001" period="16.000" constraintValue="16.000" deviceLimit="3.999" freqLimit="250.063" physResource="ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[19].u_iob_dq/u_idelay_dq/C" logResource="ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[19].u_iob_dq/u_idelay_dq/C" locationPin="IODELAY_X0Y166.C" clockNet="ddr_sdram/clkdiv0"/></twPinLimitRpt></twConst><twConst anchorID="219" twConstType="PERIOD" ><twConstHead uID="27"><twConstName UCFConstName="TIMESPEC &quot;TS_clk_in&quot; = PERIOD &quot;clk_in&quot; 20 ns HIGH 50 %;" ScopeName="">TS_pll_gen_CLKOUT0_BUF = PERIOD TIMEGRP &quot;pll_gen_CLKOUT0_BUF&quot; TS_clk_in HIGH         50%;</twConstName><twItemCnt>1229</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>697</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>8.640</twMinPer></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point wr_fifo_module/fifo_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_9 (SLICE_X29Y53.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="220"><twConstPath anchorID="221" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>2.272</twSlack><twSrc BELType="FF">wr_fifo_module/fifo_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_9</twSrc><twDest BELType="FF">wr_fifo_module/fifo_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_9</twDest><twTotPathDel>1.252</twTotPathDel><twClkSkew dest = "3.446" src = "3.701">0.255</twClkSkew><twDelConst>4.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.188" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.221</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>wr_fifo_module/fifo_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_9</twSrc><twDest BELType='FF'>wr_fifo_module/fifo_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_9</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X28Y54.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="16.000">clk_125</twSrcClk><twPathDel><twSite>SLICE_X28Y54.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>wr_fifo_module/fifo_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc&lt;8&gt;</twComp><twBEL>wr_fifo_module/fifo_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_9</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y53.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.792</twDelInfo><twComp>wr_fifo_module/fifo_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y53.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">-0.011</twDelInfo><twComp>wr_fifo_module/fifo_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg&lt;9&gt;</twComp><twBEL>wr_fifo_module/fifo_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_9</twBEL></twPathDel><twLogDel>0.460</twLogDel><twRouteDel>0.792</twRouteDel><twTotDel>1.252</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">clk_50</twDestClk><twPctLog>36.7</twPctLog><twPctRoute>63.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point wr_fifo_module/fifo_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_8 (SLICE_X29Y53.AX), 1 path
</twPathRptBanner><twPathRpt anchorID="222"><twConstPath anchorID="223" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>2.578</twSlack><twSrc BELType="FF">wr_fifo_module/fifo_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_8</twSrc><twDest BELType="FF">wr_fifo_module/fifo_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_8</twDest><twTotPathDel>0.946</twTotPathDel><twClkSkew dest = "3.446" src = "3.701">0.255</twClkSkew><twDelConst>4.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.188" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.221</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>wr_fifo_module/fifo_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_8</twSrc><twDest BELType='FF'>wr_fifo_module/fifo_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_8</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X28Y54.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="16.000">clk_125</twSrcClk><twPathDel><twSite>SLICE_X28Y54.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>wr_fifo_module/fifo_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc&lt;8&gt;</twComp><twBEL>wr_fifo_module/fifo_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_8</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y53.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.483</twDelInfo><twComp>wr_fifo_module/fifo_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y53.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">-0.008</twDelInfo><twComp>wr_fifo_module/fifo_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg&lt;9&gt;</twComp><twBEL>wr_fifo_module/fifo_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_8</twBEL></twPathDel><twLogDel>0.463</twLogDel><twRouteDel>0.483</twRouteDel><twTotDel>0.946</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">clk_50</twDestClk><twPctLog>48.9</twPctLog><twPctRoute>51.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point wr_fifo_module/fifo_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_6 (SLICE_X27Y52.CX), 1 path
</twPathRptBanner><twPathRpt anchorID="224"><twConstPath anchorID="225" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>2.735</twSlack><twSrc BELType="FF">wr_fifo_module/fifo_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_6</twSrc><twDest BELType="FF">wr_fifo_module/fifo_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_6</twDest><twTotPathDel>0.762</twTotPathDel><twClkSkew dest = "3.475" src = "3.757">0.282</twClkSkew><twDelConst>4.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.188" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.221</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>wr_fifo_module/fifo_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_6</twSrc><twDest BELType='FF'>wr_fifo_module/fifo_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_6</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X26Y52.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="16.000">clk_125</twSrcClk><twPathDel><twSite>SLICE_X26Y52.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>wr_fifo_module/fifo_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc&lt;7&gt;</twComp><twBEL>wr_fifo_module/fifo_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_6</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y52.CX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.308</twDelInfo><twComp>wr_fifo_module/fifo_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y52.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.004</twDelInfo><twComp>wr_fifo_module/fifo_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg&lt;7&gt;</twComp><twBEL>wr_fifo_module/fifo_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_6</twBEL></twPathDel><twLogDel>0.454</twLogDel><twRouteDel>0.308</twRouteDel><twTotDel>0.762</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">clk_50</twDestClk><twPctLog>59.6</twPctLog><twPctRoute>40.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_pll_gen_CLKOUT0_BUF = PERIOD TIMEGRP &quot;pll_gen_CLKOUT0_BUF&quot; TS_clk_in HIGH
        50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point din_gen/ila_data_gen/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_STORAGE_QUAL.U_CAP_DLY (SLICE_X30Y30.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="226"><twConstPath anchorID="227" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.309</twSlack><twSrc BELType="FF">din_gen/ila_data_gen/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_STORAGE_QUAL.U_STORAGE_QUAL/I_SRLT_NE_1.I_NMU_1_TO_4.U_TRIGQ</twSrc><twDest BELType="FF">din_gen/ila_data_gen/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_STORAGE_QUAL.U_CAP_DLY</twDest><twTotPathDel>0.318</twTotPathDel><twClkSkew dest = "0.123" src = "0.114">-0.009</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>din_gen/ila_data_gen/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_STORAGE_QUAL.U_STORAGE_QUAL/I_SRLT_NE_1.I_NMU_1_TO_4.U_TRIGQ</twSrc><twDest BELType='FF'>din_gen/ila_data_gen/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_STORAGE_QUAL.U_CAP_DLY</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X31Y30.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="20.000">clk_50</twSrcClk><twPathDel><twSite>SLICE_X31Y30.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.414</twDelInfo><twComp>din_gen/ila_data_gen/U0/I_NO_D.U_ILA/U_TRIG/U_TC/iCAPTURE</twComp><twBEL>din_gen/ila_data_gen/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_STORAGE_QUAL.U_STORAGE_QUAL/I_SRLT_NE_1.I_NMU_1_TO_4.U_TRIGQ</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y30.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.146</twDelInfo><twComp>din_gen/ila_data_gen/U0/I_NO_D.U_ILA/U_TRIG/U_TC/iCAPTURE</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X30Y30.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.242</twDelInfo><twComp>din_gen/ila_data_gen/U0/I_NO_D.U_ILA/iCAPTURE</twComp><twBEL>din_gen/ila_data_gen/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_STORAGE_QUAL.U_CAP_DLY</twBEL></twPathDel><twLogDel>0.172</twLogDel><twRouteDel>0.146</twRouteDel><twTotDel>0.318</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">clk_50</twDestClk><twPctLog>54.1</twPctLog><twPctRoute>45.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point din_gen/ila_data_gen/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36 (RAMB36_X1Y2.DIBDIL9), 1 path
</twPathRptBanner><twPathRpt anchorID="228"><twConstPath anchorID="229" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.320</twSlack><twSrc BELType="FF">din_gen/ila_data_gen/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[19].I_SRLT_NE_0.FF</twSrc><twDest BELType="RAM">din_gen/ila_data_gen/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36</twDest><twTotPathDel>0.537</twTotPathDel><twClkSkew dest = "0.760" src = "0.543">-0.217</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="22"><twSrc BELType='FF'>din_gen/ila_data_gen/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[19].I_SRLT_NE_0.FF</twSrc><twDest BELType='RAM'>din_gen/ila_data_gen/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X30Y10.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="20.000">clk_50</twSrcClk><twPathDel><twSite>SLICE_X30Y10.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.433</twDelInfo><twComp>din_gen/ila_data_gen/U0/I_NO_D.U_ILA/iDATA&lt;27&gt;</twComp><twBEL>din_gen/ila_data_gen/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[19].I_SRLT_NE_0.FF</twBEL></twPathDel><twPathDel><twSite>RAMB36_X1Y2.DIBDIL9</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.390</twDelInfo><twComp>din_gen/ila_data_gen/U0/I_NO_D.U_ILA/iDATA&lt;19&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB36_X1Y2.CLKBWRCLKL</twSite><twDelType>Trckd_DIB</twDelType><twDelInfo twEdge="twFalling">-0.286</twDelInfo><twComp>din_gen/ila_data_gen/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36</twComp><twBEL>din_gen/ila_data_gen/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36</twBEL></twPathDel><twLogDel>0.147</twLogDel><twRouteDel>0.390</twRouteDel><twTotDel>0.537</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">clk_50</twDestClk><twPctLog>27.4</twPctLog><twPctRoute>72.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point din_gen/ila_data_gen/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36 (RAMB36_X1Y2.DIBDIL13), 1 path
</twPathRptBanner><twPathRpt anchorID="230"><twConstPath anchorID="231" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.335</twSlack><twSrc BELType="FF">din_gen/ila_data_gen/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[28].I_SRLT_NE_0.FF</twSrc><twDest BELType="RAM">din_gen/ila_data_gen/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36</twDest><twTotPathDel>0.533</twTotPathDel><twClkSkew dest = "0.760" src = "0.562">-0.198</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="22"><twSrc BELType='FF'>din_gen/ila_data_gen/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[28].I_SRLT_NE_0.FF</twSrc><twDest BELType='RAM'>din_gen/ila_data_gen/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X28Y12.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="20.000">clk_50</twSrcClk><twPathDel><twSite>SLICE_X28Y12.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.433</twDelInfo><twComp>din_gen/ila_data_gen/U0/I_NO_D.U_ILA/iDATA&lt;28&gt;</twComp><twBEL>din_gen/ila_data_gen/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[28].I_SRLT_NE_0.FF</twBEL></twPathDel><twPathDel><twSite>RAMB36_X1Y2.DIBDIL13</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.386</twDelInfo><twComp>din_gen/ila_data_gen/U0/I_NO_D.U_ILA/iDATA&lt;28&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB36_X1Y2.CLKBWRCLKL</twSite><twDelType>Trckd_DIB</twDelType><twDelInfo twEdge="twFalling">-0.286</twDelInfo><twComp>din_gen/ila_data_gen/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36</twComp><twBEL>din_gen/ila_data_gen/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36</twBEL></twPathDel><twLogDel>0.147</twLogDel><twRouteDel>0.386</twRouteDel><twTotDel>0.533</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">clk_50</twDestClk><twPctLog>27.6</twPctLog><twPctRoute>72.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="232"><twPinLimitBanner>Component Switching Limit Checks: TS_pll_gen_CLKOUT0_BUF = PERIOD TIMEGRP &quot;pll_gen_CLKOUT0_BUF&quot; TS_clk_in HIGH
        50%;</twPinLimitBanner><twPinLimit anchorID="233" type="MINPERIOD" name="Trper_CLKA" slack="17.778" period="20.000" constraintValue="20.000" deviceLimit="2.222" freqLimit="450.045" physResource="wr_fifo_module/fifo_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP/CLKAL" logResource="wr_fifo_module/fifo_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP/CLKAL" locationPin="RAMB36_X0Y12.CLKARDCLKL" clockNet="clk_50"/><twPinLimit anchorID="234" type="MINPERIOD" name="Trper_CLKA" slack="17.778" period="20.000" constraintValue="20.000" deviceLimit="2.222" freqLimit="450.045" physResource="wr_fifo_module/fifo_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP/CLKAU" logResource="wr_fifo_module/fifo_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP/CLKAU" locationPin="RAMB36_X0Y12.CLKARDCLKU" clockNet="clk_50"/><twPinLimit anchorID="235" type="MINPERIOD" name="Trper_CLKA" slack="17.778" period="20.000" constraintValue="20.000" deviceLimit="2.222" freqLimit="450.045" physResource="wr_fifo_module/fifo_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP/CLKAL" logResource="wr_fifo_module/fifo_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP/CLKAL" locationPin="RAMB36_X0Y14.CLKARDCLKL" clockNet="clk_50"/></twPinLimitRpt></twConst><twConst anchorID="236" twConstType="PERIOD" ><twConstHead uID="28"><twConstName UCFConstName="TIMESPEC &quot;TS_clk_in&quot; = PERIOD &quot;clk_in&quot; 20 ns HIGH 50 %;" ScopeName="">TS_pll_gen_CLKOUT2_BUF = PERIOD TIMEGRP &quot;pll_gen_CLKOUT2_BUF&quot; TS_clk_in / 2.5         HIGH 50%;</twConstName><twItemCnt>6448</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>676</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>7.996</twMinPer></twConstHead><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point fifo_control/cmd_gen/burst_cnt_0 (SLICE_X21Y87.CE), 3 paths
</twPathRptBanner><twPathRpt anchorID="237"><twConstPath anchorID="238" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.004</twSlack><twSrc BELType="RAM">ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_addr_fifo/u_af</twSrc><twDest BELType="FF">fifo_control/cmd_gen/burst_cnt_0</twDest><twTotPathDel>2.691</twTotPathDel><twClkSkew dest = "1.622" src = "6.617">4.995</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.303" fPhaseErr="0.154" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.310</twClkUncert><twDetPath maxSiteLen="23"><twSrc BELType='RAM'>ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_addr_fifo/u_af</twSrc><twDest BELType='FF'>fifo_control/cmd_gen/burst_cnt_0</twDest><twLogLvls>1</twLogLvls><twSrcSite>RAMB36_X0Y16.CLKBWRCLKL</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">ddr_sdram/clk0</twSrcClk><twPathDel><twSite>RAMB36_X0Y16.ALMOSTFULL</twSite><twDelType>Trcko_AFULL</twDelType><twDelInfo twEdge="twRising">1.020</twDelInfo><twComp>ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_addr_fifo/u_af</twComp><twBEL>ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_addr_fifo/u_af</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y87.C5</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">1.062</twDelInfo><twComp>app_af_afull</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y87.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>fifo_control/cmd_gen/wr_fifo_rd</twComp><twBEL>fifo_control/cmd_gen/burst_cnt_and00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y87.CE</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.286</twDelInfo><twComp>fifo_control/cmd_gen/burst_cnt_and0000</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y87.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.229</twDelInfo><twComp>fifo_control/cmd_gen/wr_fifo_rd</twComp><twBEL>fifo_control/cmd_gen/burst_cnt_0</twBEL></twPathDel><twLogDel>1.343</twLogDel><twRouteDel>1.348</twRouteDel><twTotDel>2.691</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">clk_125</twDestClk><twPctLog>49.9</twPctLog><twPctRoute>50.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="239"><twConstPath anchorID="240" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.245</twSlack><twSrc BELType="RAM">ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_wr/.gen_wdf[0].u_wdf</twSrc><twDest BELType="FF">fifo_control/cmd_gen/burst_cnt_0</twDest><twTotPathDel>2.467</twTotPathDel><twClkSkew dest = "1.622" src = "6.600">4.978</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.303" fPhaseErr="0.154" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.310</twClkUncert><twDetPath maxSiteLen="23"><twSrc BELType='RAM'>ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_wr/.gen_wdf[0].u_wdf</twSrc><twDest BELType='FF'>fifo_control/cmd_gen/burst_cnt_0</twDest><twLogLvls>1</twLogLvls><twSrcSite>RAMB36_X0Y17.CLKBWRCLKL</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">ddr_sdram/clk0</twSrcClk><twPathDel><twSite>RAMB36_X0Y17.ALMOSTFULL</twSite><twDelType>Trcko_AFULL</twDelType><twDelInfo twEdge="twRising">1.020</twDelInfo><twComp>ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_wr/.gen_wdf[0].u_wdf</twComp><twBEL>ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_wr/.gen_wdf[0].u_wdf</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y87.C6</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.838</twDelInfo><twComp>app_wdf_afull</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y87.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>fifo_control/cmd_gen/wr_fifo_rd</twComp><twBEL>fifo_control/cmd_gen/burst_cnt_and00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y87.CE</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.286</twDelInfo><twComp>fifo_control/cmd_gen/burst_cnt_and0000</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y87.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.229</twDelInfo><twComp>fifo_control/cmd_gen/wr_fifo_rd</twComp><twBEL>fifo_control/cmd_gen/burst_cnt_0</twBEL></twPathDel><twLogDel>1.343</twLogDel><twRouteDel>1.124</twRouteDel><twTotDel>2.467</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">clk_125</twDestClk><twPctLog>54.4</twPctLog><twPctRoute>45.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="241"><twConstPath anchorID="242" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>6.128</twSlack><twSrc BELType="FF">fifo_control/cmd_gen/cur_state_2</twSrc><twDest BELType="FF">fifo_control/cmd_gen/burst_cnt_0</twDest><twTotPathDel>1.749</twTotPathDel><twClkSkew dest = "0.601" src = "0.637">0.036</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.159" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.087</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>fifo_control/cmd_gen/cur_state_2</twSrc><twDest BELType='FF'>fifo_control/cmd_gen/burst_cnt_0</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X24Y87.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_125</twSrcClk><twPathDel><twSite>SLICE_X24Y87.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>fifo_control/cmd_gen/cur_state&lt;4&gt;</twComp><twBEL>fifo_control/cmd_gen/cur_state_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y87.C4</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.669</twDelInfo><twComp>fifo_control/cmd_gen/cur_state&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y87.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>fifo_control/cmd_gen/wr_fifo_rd</twComp><twBEL>fifo_control/cmd_gen/burst_cnt_and00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y87.CE</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.286</twDelInfo><twComp>fifo_control/cmd_gen/burst_cnt_and0000</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y87.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.229</twDelInfo><twComp>fifo_control/cmd_gen/wr_fifo_rd</twComp><twBEL>fifo_control/cmd_gen/burst_cnt_0</twBEL></twPathDel><twLogDel>0.794</twLogDel><twRouteDel>0.955</twRouteDel><twTotDel>1.749</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">clk_125</twDestClk><twPctLog>45.4</twPctLog><twPctRoute>54.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point fifo_control/cmd_gen/burst_cnt_1 (SLICE_X21Y87.CE), 3 paths
</twPathRptBanner><twPathRpt anchorID="243"><twConstPath anchorID="244" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.004</twSlack><twSrc BELType="RAM">ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_addr_fifo/u_af</twSrc><twDest BELType="FF">fifo_control/cmd_gen/burst_cnt_1</twDest><twTotPathDel>2.691</twTotPathDel><twClkSkew dest = "1.622" src = "6.617">4.995</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.303" fPhaseErr="0.154" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.310</twClkUncert><twDetPath maxSiteLen="23"><twSrc BELType='RAM'>ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_addr_fifo/u_af</twSrc><twDest BELType='FF'>fifo_control/cmd_gen/burst_cnt_1</twDest><twLogLvls>1</twLogLvls><twSrcSite>RAMB36_X0Y16.CLKBWRCLKL</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">ddr_sdram/clk0</twSrcClk><twPathDel><twSite>RAMB36_X0Y16.ALMOSTFULL</twSite><twDelType>Trcko_AFULL</twDelType><twDelInfo twEdge="twRising">1.020</twDelInfo><twComp>ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_addr_fifo/u_af</twComp><twBEL>ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_addr_fifo/u_af</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y87.C5</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">1.062</twDelInfo><twComp>app_af_afull</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y87.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>fifo_control/cmd_gen/wr_fifo_rd</twComp><twBEL>fifo_control/cmd_gen/burst_cnt_and00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y87.CE</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.286</twDelInfo><twComp>fifo_control/cmd_gen/burst_cnt_and0000</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y87.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.229</twDelInfo><twComp>fifo_control/cmd_gen/wr_fifo_rd</twComp><twBEL>fifo_control/cmd_gen/burst_cnt_1</twBEL></twPathDel><twLogDel>1.343</twLogDel><twRouteDel>1.348</twRouteDel><twTotDel>2.691</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">clk_125</twDestClk><twPctLog>49.9</twPctLog><twPctRoute>50.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="245"><twConstPath anchorID="246" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.245</twSlack><twSrc BELType="RAM">ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_wr/.gen_wdf[0].u_wdf</twSrc><twDest BELType="FF">fifo_control/cmd_gen/burst_cnt_1</twDest><twTotPathDel>2.467</twTotPathDel><twClkSkew dest = "1.622" src = "6.600">4.978</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.303" fPhaseErr="0.154" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.310</twClkUncert><twDetPath maxSiteLen="23"><twSrc BELType='RAM'>ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_wr/.gen_wdf[0].u_wdf</twSrc><twDest BELType='FF'>fifo_control/cmd_gen/burst_cnt_1</twDest><twLogLvls>1</twLogLvls><twSrcSite>RAMB36_X0Y17.CLKBWRCLKL</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">ddr_sdram/clk0</twSrcClk><twPathDel><twSite>RAMB36_X0Y17.ALMOSTFULL</twSite><twDelType>Trcko_AFULL</twDelType><twDelInfo twEdge="twRising">1.020</twDelInfo><twComp>ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_wr/.gen_wdf[0].u_wdf</twComp><twBEL>ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_wr/.gen_wdf[0].u_wdf</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y87.C6</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.838</twDelInfo><twComp>app_wdf_afull</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y87.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>fifo_control/cmd_gen/wr_fifo_rd</twComp><twBEL>fifo_control/cmd_gen/burst_cnt_and00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y87.CE</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.286</twDelInfo><twComp>fifo_control/cmd_gen/burst_cnt_and0000</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y87.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.229</twDelInfo><twComp>fifo_control/cmd_gen/wr_fifo_rd</twComp><twBEL>fifo_control/cmd_gen/burst_cnt_1</twBEL></twPathDel><twLogDel>1.343</twLogDel><twRouteDel>1.124</twRouteDel><twTotDel>2.467</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">clk_125</twDestClk><twPctLog>54.4</twPctLog><twPctRoute>45.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="247"><twConstPath anchorID="248" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>6.128</twSlack><twSrc BELType="FF">fifo_control/cmd_gen/cur_state_2</twSrc><twDest BELType="FF">fifo_control/cmd_gen/burst_cnt_1</twDest><twTotPathDel>1.749</twTotPathDel><twClkSkew dest = "0.601" src = "0.637">0.036</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.159" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.087</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>fifo_control/cmd_gen/cur_state_2</twSrc><twDest BELType='FF'>fifo_control/cmd_gen/burst_cnt_1</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X24Y87.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_125</twSrcClk><twPathDel><twSite>SLICE_X24Y87.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>fifo_control/cmd_gen/cur_state&lt;4&gt;</twComp><twBEL>fifo_control/cmd_gen/cur_state_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y87.C4</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.669</twDelInfo><twComp>fifo_control/cmd_gen/cur_state&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y87.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>fifo_control/cmd_gen/wr_fifo_rd</twComp><twBEL>fifo_control/cmd_gen/burst_cnt_and00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y87.CE</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.286</twDelInfo><twComp>fifo_control/cmd_gen/burst_cnt_and0000</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y87.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.229</twDelInfo><twComp>fifo_control/cmd_gen/wr_fifo_rd</twComp><twBEL>fifo_control/cmd_gen/burst_cnt_1</twBEL></twPathDel><twLogDel>0.794</twLogDel><twRouteDel>0.955</twRouteDel><twTotDel>1.749</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">clk_125</twDestClk><twPctLog>45.4</twPctLog><twPctRoute>54.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point fifo_control/cmd_gen/wr_fifo_rd (SLICE_X21Y87.CE), 3 paths
</twPathRptBanner><twPathRpt anchorID="249"><twConstPath anchorID="250" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.004</twSlack><twSrc BELType="RAM">ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_addr_fifo/u_af</twSrc><twDest BELType="FF">fifo_control/cmd_gen/wr_fifo_rd</twDest><twTotPathDel>2.691</twTotPathDel><twClkSkew dest = "1.622" src = "6.617">4.995</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.303" fPhaseErr="0.154" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.310</twClkUncert><twDetPath maxSiteLen="23"><twSrc BELType='RAM'>ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_addr_fifo/u_af</twSrc><twDest BELType='FF'>fifo_control/cmd_gen/wr_fifo_rd</twDest><twLogLvls>1</twLogLvls><twSrcSite>RAMB36_X0Y16.CLKBWRCLKL</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">ddr_sdram/clk0</twSrcClk><twPathDel><twSite>RAMB36_X0Y16.ALMOSTFULL</twSite><twDelType>Trcko_AFULL</twDelType><twDelInfo twEdge="twRising">1.020</twDelInfo><twComp>ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_addr_fifo/u_af</twComp><twBEL>ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_addr_fifo/u_af</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y87.C5</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">1.062</twDelInfo><twComp>app_af_afull</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y87.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>fifo_control/cmd_gen/wr_fifo_rd</twComp><twBEL>fifo_control/cmd_gen/burst_cnt_and00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y87.CE</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.286</twDelInfo><twComp>fifo_control/cmd_gen/burst_cnt_and0000</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y87.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.229</twDelInfo><twComp>fifo_control/cmd_gen/wr_fifo_rd</twComp><twBEL>fifo_control/cmd_gen/wr_fifo_rd</twBEL></twPathDel><twLogDel>1.343</twLogDel><twRouteDel>1.348</twRouteDel><twTotDel>2.691</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">clk_125</twDestClk><twPctLog>49.9</twPctLog><twPctRoute>50.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="251"><twConstPath anchorID="252" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.245</twSlack><twSrc BELType="RAM">ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_wr/.gen_wdf[0].u_wdf</twSrc><twDest BELType="FF">fifo_control/cmd_gen/wr_fifo_rd</twDest><twTotPathDel>2.467</twTotPathDel><twClkSkew dest = "1.622" src = "6.600">4.978</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.303" fPhaseErr="0.154" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.310</twClkUncert><twDetPath maxSiteLen="23"><twSrc BELType='RAM'>ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_wr/.gen_wdf[0].u_wdf</twSrc><twDest BELType='FF'>fifo_control/cmd_gen/wr_fifo_rd</twDest><twLogLvls>1</twLogLvls><twSrcSite>RAMB36_X0Y17.CLKBWRCLKL</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">ddr_sdram/clk0</twSrcClk><twPathDel><twSite>RAMB36_X0Y17.ALMOSTFULL</twSite><twDelType>Trcko_AFULL</twDelType><twDelInfo twEdge="twRising">1.020</twDelInfo><twComp>ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_wr/.gen_wdf[0].u_wdf</twComp><twBEL>ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_wr/.gen_wdf[0].u_wdf</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y87.C6</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.838</twDelInfo><twComp>app_wdf_afull</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y87.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>fifo_control/cmd_gen/wr_fifo_rd</twComp><twBEL>fifo_control/cmd_gen/burst_cnt_and00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y87.CE</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.286</twDelInfo><twComp>fifo_control/cmd_gen/burst_cnt_and0000</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y87.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.229</twDelInfo><twComp>fifo_control/cmd_gen/wr_fifo_rd</twComp><twBEL>fifo_control/cmd_gen/wr_fifo_rd</twBEL></twPathDel><twLogDel>1.343</twLogDel><twRouteDel>1.124</twRouteDel><twTotDel>2.467</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">clk_125</twDestClk><twPctLog>54.4</twPctLog><twPctRoute>45.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="253"><twConstPath anchorID="254" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>6.128</twSlack><twSrc BELType="FF">fifo_control/cmd_gen/cur_state_2</twSrc><twDest BELType="FF">fifo_control/cmd_gen/wr_fifo_rd</twDest><twTotPathDel>1.749</twTotPathDel><twClkSkew dest = "0.601" src = "0.637">0.036</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.159" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.087</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>fifo_control/cmd_gen/cur_state_2</twSrc><twDest BELType='FF'>fifo_control/cmd_gen/wr_fifo_rd</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X24Y87.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_125</twSrcClk><twPathDel><twSite>SLICE_X24Y87.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>fifo_control/cmd_gen/cur_state&lt;4&gt;</twComp><twBEL>fifo_control/cmd_gen/cur_state_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y87.C4</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.669</twDelInfo><twComp>fifo_control/cmd_gen/cur_state&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y87.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>fifo_control/cmd_gen/wr_fifo_rd</twComp><twBEL>fifo_control/cmd_gen/burst_cnt_and00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y87.CE</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.286</twDelInfo><twComp>fifo_control/cmd_gen/burst_cnt_and0000</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y87.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.229</twDelInfo><twComp>fifo_control/cmd_gen/wr_fifo_rd</twComp><twBEL>fifo_control/cmd_gen/wr_fifo_rd</twBEL></twPathDel><twLogDel>0.794</twLogDel><twRouteDel>0.955</twRouteDel><twTotDel>1.749</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">clk_125</twDestClk><twPctLog>45.4</twPctLog><twPctRoute>54.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_pll_gen_CLKOUT2_BUF = PERIOD TIMEGRP &quot;pll_gen_CLKOUT2_BUF&quot; TS_clk_in / 2.5
        HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point wr_fifo_module/fifo_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/count_d2_5 (SLICE_X30Y59.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="255"><twConstPath anchorID="256" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.426</twSlack><twSrc BELType="FF">wr_fifo_module/fifo_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/count_d1_5</twSrc><twDest BELType="FF">wr_fifo_module/fifo_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/count_d2_5</twDest><twTotPathDel>0.615</twTotPathDel><twClkSkew dest = "1.440" src = "1.251">-0.189</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>wr_fifo_module/fifo_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/count_d1_5</twSrc><twDest BELType='FF'>wr_fifo_module/fifo_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/count_d2_5</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X30Y62.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="8.000">clk_125</twSrcClk><twPathDel><twSite>SLICE_X30Y62.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.433</twDelInfo><twComp>wr_fifo_module/fifo_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/count_d1&lt;7&gt;</twComp><twBEL>wr_fifo_module/fifo_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/count_d1_5</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y59.BX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.424</twDelInfo><twComp>wr_fifo_module/fifo_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/count_d1&lt;5&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X30Y59.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.242</twDelInfo><twComp>wr_fifo_module/fifo_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/count_d2&lt;7&gt;</twComp><twBEL>wr_fifo_module/fifo_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/count_d2_5</twBEL></twPathDel><twLogDel>0.191</twLogDel><twRouteDel>0.424</twRouteDel><twTotDel>0.615</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">clk_125</twDestClk><twPctLog>31.1</twPctLog><twPctRoute>68.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point wr_fifo_module/fifo_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/count_d2_0 (SLICE_X28Y61.AX), 1 path
</twPathRptBanner><twPathRpt anchorID="257"><twConstPath anchorID="258" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.427</twSlack><twSrc BELType="FF">wr_fifo_module/fifo_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/count_d1_0</twSrc><twDest BELType="FF">wr_fifo_module/fifo_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/count_d2_0</twDest><twTotPathDel>0.490</twTotPathDel><twClkSkew dest = "0.627" src = "0.564">-0.063</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>wr_fifo_module/fifo_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/count_d1_0</twSrc><twDest BELType='FF'>wr_fifo_module/fifo_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/count_d2_0</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X30Y61.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="8.000">clk_125</twSrcClk><twPathDel><twSite>SLICE_X30Y61.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.433</twDelInfo><twComp>wr_fifo_module/fifo_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/count_d1&lt;3&gt;</twComp><twBEL>wr_fifo_module/fifo_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/count_d1_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y61.AX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.293</twDelInfo><twComp>wr_fifo_module/fifo_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/count_d1&lt;0&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X28Y61.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.236</twDelInfo><twComp>wr_fifo_module/fifo_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/count_d2&lt;3&gt;</twComp><twBEL>wr_fifo_module/fifo_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/count_d2_0</twBEL></twPathDel><twLogDel>0.197</twLogDel><twRouteDel>0.293</twRouteDel><twTotDel>0.490</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">clk_125</twDestClk><twPctLog>40.2</twPctLog><twPctRoute>59.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point wr_fifo_module/fifo_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/count_d2_2 (SLICE_X28Y61.CX), 1 path
</twPathRptBanner><twPathRpt anchorID="259"><twConstPath anchorID="260" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.430</twSlack><twSrc BELType="FF">wr_fifo_module/fifo_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/count_d1_2</twSrc><twDest BELType="FF">wr_fifo_module/fifo_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/count_d2_2</twDest><twTotPathDel>0.493</twTotPathDel><twClkSkew dest = "0.627" src = "0.564">-0.063</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>wr_fifo_module/fifo_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/count_d1_2</twSrc><twDest BELType='FF'>wr_fifo_module/fifo_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/count_d2_2</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X30Y61.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="8.000">clk_125</twSrcClk><twPathDel><twSite>SLICE_X30Y61.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.433</twDelInfo><twComp>wr_fifo_module/fifo_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/count_d1&lt;3&gt;</twComp><twBEL>wr_fifo_module/fifo_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/count_d1_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y61.CX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.290</twDelInfo><twComp>wr_fifo_module/fifo_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/count_d1&lt;2&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X28Y61.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.230</twDelInfo><twComp>wr_fifo_module/fifo_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/count_d2&lt;3&gt;</twComp><twBEL>wr_fifo_module/fifo_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/count_d2_2</twBEL></twPathDel><twLogDel>0.203</twLogDel><twRouteDel>0.290</twRouteDel><twTotDel>0.493</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">clk_125</twDestClk><twPctLog>41.2</twPctLog><twPctRoute>58.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="261"><twPinLimitBanner>Component Switching Limit Checks: TS_pll_gen_CLKOUT2_BUF = PERIOD TIMEGRP &quot;pll_gen_CLKOUT2_BUF&quot; TS_clk_in / 2.5
        HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="262" type="MINLOWPULSE" name="Tdcmpw_CLKIN_100_150" slack="4.000" period="8.000" constraintValue="4.000" deviceLimit="2.000" physResource="ddr_sdram/u_ddr2_infrastructure/gen_pll_adv.u_pll_adv/CLKIN1" logResource="ddr_sdram/u_ddr2_infrastructure/gen_pll_adv.u_pll_adv/CLKIN1" locationPin="PLL_ADV_X0Y5.CLKIN1" clockNet="ddr_sdram/u_ddr2_infrastructure/sys_clk_ibufg"/><twPinLimit anchorID="263" type="MINHIGHPULSE" name="Tdcmpw_CLKIN_100_150" slack="4.000" period="8.000" constraintValue="4.000" deviceLimit="2.000" physResource="ddr_sdram/u_ddr2_infrastructure/gen_pll_adv.u_pll_adv/CLKIN1" logResource="ddr_sdram/u_ddr2_infrastructure/gen_pll_adv.u_pll_adv/CLKIN1" locationPin="PLL_ADV_X0Y5.CLKIN1" clockNet="ddr_sdram/u_ddr2_infrastructure/sys_clk_ibufg"/><twPinLimit anchorID="264" type="MINPERIOD" name="Trper_CLKB" slack="5.778" period="8.000" constraintValue="8.000" deviceLimit="2.222" freqLimit="450.045" physResource="wr_fifo_module/fifo_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP/CLKBL" logResource="wr_fifo_module/fifo_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP/CLKBL" locationPin="RAMB36_X0Y12.CLKBWRCLKL" clockNet="clk_125"/></twPinLimitRpt></twConst><twConst anchorID="265" twConstType="PERIOD" ><twConstHead uID="29"><twConstName UCFConstName="TIMESPEC &quot;TS_clk_in&quot; = PERIOD &quot;clk_in&quot; 20 ns HIGH 50 %;" ScopeName="">TS_pll_gen_CLKOUT3_BUF = PERIOD TIMEGRP &quot;pll_gen_CLKOUT3_BUF&quot; TS_clk_in / 4         HIGH 50%;</twConstName><twItemCnt>24</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>24</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>1.666</twMinPer></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point ddr_sdram/u_ddr2_infrastructure/rst200_sync_r_22 (SLICE_X28Y92.CX), 1 path
</twPathRptBanner><twPathRpt anchorID="266"><twConstPath anchorID="267" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>3.638</twSlack><twSrc BELType="FF">ddr_sdram/u_ddr2_infrastructure/rst200_sync_r_21</twSrc><twDest BELType="FF">ddr_sdram/u_ddr2_infrastructure/rst200_sync_r_22</twDest><twTotPathDel>1.280</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.147" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.082</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>ddr_sdram/u_ddr2_infrastructure/rst200_sync_r_21</twSrc><twDest BELType='FF'>ddr_sdram/u_ddr2_infrastructure/rst200_sync_r_22</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X28Y92.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">ddr_sdram/clk200</twSrcClk><twPathDel><twSite>SLICE_X28Y92.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>ddr_sdram/u_ddr2_infrastructure/rst200_sync_r&lt;23&gt;</twComp><twBEL>ddr_sdram/u_ddr2_infrastructure/rst200_sync_r_21</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y92.CX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.814</twDelInfo><twComp>ddr_sdram/u_ddr2_infrastructure/rst200_sync_r&lt;21&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y92.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">-0.005</twDelInfo><twComp>ddr_sdram/u_ddr2_infrastructure/rst200_sync_r&lt;23&gt;</twComp><twBEL>ddr_sdram/u_ddr2_infrastructure/rst200_sync_r_22</twBEL></twPathDel><twLogDel>0.466</twLogDel><twRouteDel>0.814</twRouteDel><twTotDel>1.280</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">ddr_sdram/clk200</twDestClk><twPctLog>36.4</twPctLog><twPctRoute>63.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point ddr_sdram/u_ddr2_infrastructure/rst200_sync_r_18 (SLICE_X32Y92.CX), 1 path
</twPathRptBanner><twPathRpt anchorID="268"><twConstPath anchorID="269" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>3.638</twSlack><twSrc BELType="FF">ddr_sdram/u_ddr2_infrastructure/rst200_sync_r_17</twSrc><twDest BELType="FF">ddr_sdram/u_ddr2_infrastructure/rst200_sync_r_18</twDest><twTotPathDel>1.280</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.147" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.082</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>ddr_sdram/u_ddr2_infrastructure/rst200_sync_r_17</twSrc><twDest BELType='FF'>ddr_sdram/u_ddr2_infrastructure/rst200_sync_r_18</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X32Y92.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">ddr_sdram/clk200</twSrcClk><twPathDel><twSite>SLICE_X32Y92.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>ddr_sdram/u_ddr2_infrastructure/rst200_sync_r&lt;19&gt;</twComp><twBEL>ddr_sdram/u_ddr2_infrastructure/rst200_sync_r_17</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y92.CX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.814</twDelInfo><twComp>ddr_sdram/u_ddr2_infrastructure/rst200_sync_r&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y92.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">-0.005</twDelInfo><twComp>ddr_sdram/u_ddr2_infrastructure/rst200_sync_r&lt;19&gt;</twComp><twBEL>ddr_sdram/u_ddr2_infrastructure/rst200_sync_r_18</twBEL></twPathDel><twLogDel>0.466</twLogDel><twRouteDel>0.814</twRouteDel><twTotDel>1.280</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">ddr_sdram/clk200</twDestClk><twPctLog>36.4</twPctLog><twPctRoute>63.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point ddr_sdram/u_ddr2_infrastructure/rst200_sync_r_10 (SLICE_X40Y94.CX), 1 path
</twPathRptBanner><twPathRpt anchorID="270"><twConstPath anchorID="271" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>3.638</twSlack><twSrc BELType="FF">ddr_sdram/u_ddr2_infrastructure/rst200_sync_r_9</twSrc><twDest BELType="FF">ddr_sdram/u_ddr2_infrastructure/rst200_sync_r_10</twDest><twTotPathDel>1.280</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.147" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.082</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>ddr_sdram/u_ddr2_infrastructure/rst200_sync_r_9</twSrc><twDest BELType='FF'>ddr_sdram/u_ddr2_infrastructure/rst200_sync_r_10</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X40Y94.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">ddr_sdram/clk200</twSrcClk><twPathDel><twSite>SLICE_X40Y94.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>ddr_sdram/u_ddr2_infrastructure/rst200_sync_r&lt;11&gt;</twComp><twBEL>ddr_sdram/u_ddr2_infrastructure/rst200_sync_r_9</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y94.CX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.814</twDelInfo><twComp>ddr_sdram/u_ddr2_infrastructure/rst200_sync_r&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y94.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">-0.005</twDelInfo><twComp>ddr_sdram/u_ddr2_infrastructure/rst200_sync_r&lt;11&gt;</twComp><twBEL>ddr_sdram/u_ddr2_infrastructure/rst200_sync_r_10</twBEL></twPathDel><twLogDel>0.466</twLogDel><twRouteDel>0.814</twRouteDel><twTotDel>1.280</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">ddr_sdram/clk200</twDestClk><twPctLog>36.4</twPctLog><twPctRoute>63.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_pll_gen_CLKOUT3_BUF = PERIOD TIMEGRP &quot;pll_gen_CLKOUT3_BUF&quot; TS_clk_in / 4
        HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point ddr_sdram/u_ddr2_infrastructure/rst200_sync_r_13 (SLICE_X39Y94.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="272"><twConstPath anchorID="273" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.465</twSlack><twSrc BELType="FF">ddr_sdram/u_ddr2_infrastructure/rst200_sync_r_12</twSrc><twDest BELType="FF">ddr_sdram/u_ddr2_infrastructure/rst200_sync_r_13</twDest><twTotPathDel>0.465</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>ddr_sdram/u_ddr2_infrastructure/rst200_sync_r_12</twSrc><twDest BELType='FF'>ddr_sdram/u_ddr2_infrastructure/rst200_sync_r_13</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X39Y94.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="5.000">ddr_sdram/clk200</twSrcClk><twPathDel><twSite>SLICE_X39Y94.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.414</twDelInfo><twComp>ddr_sdram/u_ddr2_infrastructure/rst200_sync_r&lt;15&gt;</twComp><twBEL>ddr_sdram/u_ddr2_infrastructure/rst200_sync_r_12</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y94.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.282</twDelInfo><twComp>ddr_sdram/u_ddr2_infrastructure/rst200_sync_r&lt;12&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X39Y94.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.231</twDelInfo><twComp>ddr_sdram/u_ddr2_infrastructure/rst200_sync_r&lt;15&gt;</twComp><twBEL>ddr_sdram/u_ddr2_infrastructure/rst200_sync_r_13</twBEL></twPathDel><twLogDel>0.183</twLogDel><twRouteDel>0.282</twRouteDel><twTotDel>0.465</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">ddr_sdram/clk200</twDestClk><twPctLog>39.4</twPctLog><twPctRoute>60.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point ddr_sdram/u_ddr2_infrastructure/rst200_sync_r_5 (SLICE_X43Y94.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="274"><twConstPath anchorID="275" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.465</twSlack><twSrc BELType="FF">ddr_sdram/u_ddr2_infrastructure/rst200_sync_r_4</twSrc><twDest BELType="FF">ddr_sdram/u_ddr2_infrastructure/rst200_sync_r_5</twDest><twTotPathDel>0.465</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>ddr_sdram/u_ddr2_infrastructure/rst200_sync_r_4</twSrc><twDest BELType='FF'>ddr_sdram/u_ddr2_infrastructure/rst200_sync_r_5</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X43Y94.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="5.000">ddr_sdram/clk200</twSrcClk><twPathDel><twSite>SLICE_X43Y94.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.414</twDelInfo><twComp>ddr_sdram/u_ddr2_infrastructure/rst200_sync_r&lt;7&gt;</twComp><twBEL>ddr_sdram/u_ddr2_infrastructure/rst200_sync_r_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y94.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.282</twDelInfo><twComp>ddr_sdram/u_ddr2_infrastructure/rst200_sync_r&lt;4&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X43Y94.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.231</twDelInfo><twComp>ddr_sdram/u_ddr2_infrastructure/rst200_sync_r&lt;7&gt;</twComp><twBEL>ddr_sdram/u_ddr2_infrastructure/rst200_sync_r_5</twBEL></twPathDel><twLogDel>0.183</twLogDel><twRouteDel>0.282</twRouteDel><twTotDel>0.465</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">ddr_sdram/clk200</twDestClk><twPctLog>39.4</twPctLog><twPctRoute>60.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point ddr_sdram/u_ddr2_infrastructure/rst200_sync_r_21 (SLICE_X28Y92.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="276"><twConstPath anchorID="277" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.476</twSlack><twSrc BELType="FF">ddr_sdram/u_ddr2_infrastructure/rst200_sync_r_20</twSrc><twDest BELType="FF">ddr_sdram/u_ddr2_infrastructure/rst200_sync_r_21</twDest><twTotPathDel>0.476</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>ddr_sdram/u_ddr2_infrastructure/rst200_sync_r_20</twSrc><twDest BELType='FF'>ddr_sdram/u_ddr2_infrastructure/rst200_sync_r_21</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X28Y92.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="5.000">ddr_sdram/clk200</twSrcClk><twPathDel><twSite>SLICE_X28Y92.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.433</twDelInfo><twComp>ddr_sdram/u_ddr2_infrastructure/rst200_sync_r&lt;23&gt;</twComp><twBEL>ddr_sdram/u_ddr2_infrastructure/rst200_sync_r_20</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y92.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.285</twDelInfo><twComp>ddr_sdram/u_ddr2_infrastructure/rst200_sync_r&lt;20&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X28Y92.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.242</twDelInfo><twComp>ddr_sdram/u_ddr2_infrastructure/rst200_sync_r&lt;23&gt;</twComp><twBEL>ddr_sdram/u_ddr2_infrastructure/rst200_sync_r_21</twBEL></twPathDel><twLogDel>0.191</twLogDel><twRouteDel>0.285</twRouteDel><twTotDel>0.476</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">ddr_sdram/clk200</twDestClk><twPctLog>40.1</twPctLog><twPctRoute>59.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="278"><twPinLimitBanner>Component Switching Limit Checks: TS_pll_gen_CLKOUT3_BUF = PERIOD TIMEGRP &quot;pll_gen_CLKOUT3_BUF&quot; TS_clk_in / 4
        HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="279" type="MINPERIOD" name="Tbgper_I" slack="3.334" period="5.000" constraintValue="5.000" deviceLimit="1.666" freqLimit="600.240" physResource="ddr_sdram/u_ddr2_infrastructure/BUFG_INST.CLK_200_BUFG/I0" logResource="ddr_sdram/u_ddr2_infrastructure/BUFG_INST.CLK_200_BUFG/I0" locationPin="BUFGCTRL_X0Y29.I0" clockNet="ddr_sdram/u_ddr2_infrastructure/clk200_ibufg"/><twPinLimit anchorID="280" type="MINPERIOD" name="Tbgper_I" slack="3.334" period="5.000" constraintValue="5.000" deviceLimit="1.666" freqLimit="600.240" physResource="pll_gen/CLKOUT3_BUFG_INST/I0" logResource="pll_gen/CLKOUT3_BUFG_INST/I0" locationPin="BUFGCTRL_X0Y1.I0" clockNet="pll_gen/CLKOUT3_BUF"/><twPinLimit anchorID="281" type="MINPERIOD" name="Tbgper_I" slack="3.334" period="5.000" constraintValue="5.000" deviceLimit="1.666" freqLimit="600.240" physResource="ddr_sdram/u_ddr2_infrastructure/bufg_clk_200/I0" logResource="ddr_sdram/u_ddr2_infrastructure/bufg_clk_200/I0" locationPin="BUFGCTRL_X0Y31.I0" clockNet="clk_200"/></twPinLimitRpt></twConst><twConst anchorID="282" twConstType="PERIOD" ><twConstHead uID="30"><twConstName UCFConstName="" ScopeName="">TS_ddr_sdram_u_ddr2_infrastructure_clk0_bufg_in_0 = PERIOD TIMEGRP         &quot;ddr_sdram_u_ddr2_infrastructure_clk0_bufg_in_0&quot;         TS_pll_gen_CLKOUT2_BUF HIGH 50%;</twConstName><twItemCnt>2271</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1327</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>5.726</twMinPer></twConstHead><twPathRptBanner iPaths="12" iCriticalPaths="0" sType="EndPoint">Paths for end point ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_addr_fifo/u_af (RAMB36_X0Y16.ENARDENL), 12 paths
</twPathRptBanner><twPathRpt anchorID="283"><twConstPath anchorID="284" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>2.274</twSlack><twSrc BELType="FF">ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_FFd3</twSrc><twDest BELType="RAM">ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_addr_fifo/u_af</twDest><twTotPathDel>5.540</twTotPathDel><twClkSkew dest = "1.467" src = "1.497">0.030</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.303" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.156</twClkUncert><twDetPath maxSiteLen="27"><twSrc BELType='FF'>ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_FFd3</twSrc><twDest BELType='RAM'>ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_addr_fifo/u_af</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X32Y125.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">ddr_sdram/clk0</twSrcClk><twPathDel><twSite>SLICE_X32Y125.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_FFd3</twComp><twBEL>ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_FFd3</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y101.A1</twSite><twDelType>net</twDelType><twFanCnt>31</twFanCnt><twDelInfo twEdge="twRising">2.678</twDelInfo><twComp>ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_FFd3</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y101.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rdd_rise_q1_r</twComp><twBEL>ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_ctrl/ctrl_af_rden1</twBEL></twPathDel><twPathDel><twSite>RAMB36_X0Y16.ENARDENL</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.819</twDelInfo><twComp>ddr_sdram/u_ddr2_top_0/u_mem_if_top/ctrl_af_rden</twComp></twPathDel><twPathDel><twSite>RAMB36_X0Y16.REGCLKARDRCLKU</twSite><twDelType>Trcck_RDEN</twDelType><twDelInfo twEdge="twRising">0.478</twDelInfo><twComp>ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_addr_fifo/u_af</twComp><twBEL>ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_addr_fifo/u_af</twBEL></twPathDel><twLogDel>1.043</twLogDel><twRouteDel>4.497</twRouteDel><twTotDel>5.540</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">ddr_sdram/clk0</twDestClk><twPctLog>18.8</twPctLog><twPctRoute>81.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="285"><twConstPath anchorID="286" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>2.283</twSlack><twSrc BELType="FF">ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_FFd3</twSrc><twDest BELType="RAM">ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_addr_fifo/u_af</twDest><twTotPathDel>5.540</twTotPathDel><twClkSkew dest = "1.476" src = "1.497">0.021</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.303" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.156</twClkUncert><twDetPath maxSiteLen="27"><twSrc BELType='FF'>ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_FFd3</twSrc><twDest BELType='RAM'>ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_addr_fifo/u_af</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X32Y125.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">ddr_sdram/clk0</twSrcClk><twPathDel><twSite>SLICE_X32Y125.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_FFd3</twComp><twBEL>ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_FFd3</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y101.A1</twSite><twDelType>net</twDelType><twFanCnt>31</twFanCnt><twDelInfo twEdge="twRising">2.678</twDelInfo><twComp>ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_FFd3</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y101.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rdd_rise_q1_r</twComp><twBEL>ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_ctrl/ctrl_af_rden1</twBEL></twPathDel><twPathDel><twSite>RAMB36_X0Y16.ENARDENL</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.819</twDelInfo><twComp>ddr_sdram/u_ddr2_top_0/u_mem_if_top/ctrl_af_rden</twComp></twPathDel><twPathDel><twSite>RAMB36_X0Y16.REGCLKARDRCLKL</twSite><twDelType>Trcck_RDEN</twDelType><twDelInfo twEdge="twRising">0.478</twDelInfo><twComp>ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_addr_fifo/u_af</twComp><twBEL>ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_addr_fifo/u_af</twBEL></twPathDel><twLogDel>1.043</twLogDel><twRouteDel>4.497</twRouteDel><twTotDel>5.540</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">ddr_sdram/clk0</twDestClk><twPctLog>18.8</twPctLog><twPctRoute>81.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="287"><twConstPath anchorID="288" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>2.293</twSlack><twSrc BELType="FF">ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_FFd3</twSrc><twDest BELType="RAM">ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_addr_fifo/u_af</twDest><twTotPathDel>5.540</twTotPathDel><twClkSkew dest = "1.486" src = "1.497">0.011</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.303" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.156</twClkUncert><twDetPath maxSiteLen="23"><twSrc BELType='FF'>ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_FFd3</twSrc><twDest BELType='RAM'>ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_addr_fifo/u_af</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X32Y125.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">ddr_sdram/clk0</twSrcClk><twPathDel><twSite>SLICE_X32Y125.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_FFd3</twComp><twBEL>ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_FFd3</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y101.A1</twSite><twDelType>net</twDelType><twFanCnt>31</twFanCnt><twDelInfo twEdge="twRising">2.678</twDelInfo><twComp>ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_FFd3</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y101.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rdd_rise_q1_r</twComp><twBEL>ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_ctrl/ctrl_af_rden1</twBEL></twPathDel><twPathDel><twSite>RAMB36_X0Y16.ENARDENL</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.819</twDelInfo><twComp>ddr_sdram/u_ddr2_top_0/u_mem_if_top/ctrl_af_rden</twComp></twPathDel><twPathDel><twSite>RAMB36_X0Y16.CLKARDCLKU</twSite><twDelType>Trcck_RDEN</twDelType><twDelInfo twEdge="twRising">0.478</twDelInfo><twComp>ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_addr_fifo/u_af</twComp><twBEL>ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_addr_fifo/u_af</twBEL></twPathDel><twLogDel>1.043</twLogDel><twRouteDel>4.497</twRouteDel><twTotDel>5.540</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">ddr_sdram/clk0</twDestClk><twPctLog>18.8</twPctLog><twPctRoute>81.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_wr/.gen_wdf[0].u_wdf (RAMB36_X0Y17.DIADIL0), 1 path
</twPathRptBanner><twPathRpt anchorID="289"><twConstPath anchorID="290" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>2.657</twSlack><twSrc BELType="FF">fifo_control/data_gen/wr_data_rise_0</twSrc><twDest BELType="RAM">ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_wr/.gen_wdf[0].u_wdf</twDest><twTotPathDel>9.397</twTotPathDel><twClkSkew dest = "6.140" src = "1.776">-4.364</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.303" fPhaseErr="0.154" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.310</twClkUncert><twDetPath maxSiteLen="23"><twSrc BELType='FF'>fifo_control/data_gen/wr_data_rise_0</twSrc><twDest BELType='RAM'>ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_wr/.gen_wdf[0].u_wdf</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X17Y75.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_125</twSrcClk><twPathDel><twSite>SLICE_X17Y75.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>fifo_control/data_gen/wr_data_rise&lt;3&gt;</twComp><twBEL>fifo_control/data_gen/wr_data_rise_0</twBEL></twPathDel><twPathDel><twSite>RAMB36_X0Y17.DIADIL0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">8.605</twDelInfo><twComp>fifo_control/data_gen/wr_data_rise&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>RAMB36_X0Y17.CLKBWRCLKL</twSite><twDelType>Trdck_DI_ECC</twDelType><twDelInfo twEdge="twRising">0.342</twDelInfo><twComp>ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_wr/.gen_wdf[0].u_wdf</twComp><twBEL>ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_wr/.gen_wdf[0].u_wdf</twBEL></twPathDel><twLogDel>0.792</twLogDel><twRouteDel>8.605</twRouteDel><twTotDel>9.397</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">ddr_sdram/clk0</twDestClk><twPctLog>8.4</twPctLog><twPctRoute>91.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[23].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_fall (SLICE_X0Y80.CX), 1 path
</twPathRptBanner><twPathRpt anchorID="291"><twConstPath anchorID="292" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>2.710</twSlack><twSrc BELType="FF">ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[23].u_iob_dq/gen_stg2_sg1.u_ff_stg2b_fall</twSrc><twDest BELType="FF">ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[23].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_fall</twDest><twTotPathDel>1.122</twTotPathDel><twClkSkew dest = "0.162" src = "0.174">0.012</twClkSkew><twDelConst>4.000</twDelConst><tw2Phase></tw2Phase><twClkUncert fSysJit="0.070" fDCMJit="0.303" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.156</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[23].u_iob_dq/gen_stg2_sg1.u_ff_stg2b_fall</twSrc><twDest BELType='FF'>ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[23].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_fall</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X1Y80.CLK</twSrcSite><twSrcClk twEdge ="twFalling" twArriveTime ="4.000">ddr_sdram/clk0</twSrcClk><twPathDel><twSite>SLICE_X1Y80.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.445</twDelInfo><twComp>ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[23].u_iob_dq/stg2b_out_rise</twComp><twBEL>ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[23].u_iob_dq/gen_stg2_sg1.u_ff_stg2b_fall</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y80.CX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.682</twDelInfo><twComp>ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[23].u_iob_dq/stg2b_out_fall</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y80.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">-0.005</twDelInfo><twComp>ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[23].u_iob_dq/stg3b_out_rise</twComp><twBEL>ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[23].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_fall</twBEL></twPathDel><twLogDel>0.440</twLogDel><twRouteDel>0.682</twRouteDel><twTotDel>1.122</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">ddr_sdram/clk0</twDestClk><twPctLog>39.2</twPctLog><twPctRoute>60.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_ddr_sdram_u_ddr2_infrastructure_clk0_bufg_in_0 = PERIOD TIMEGRP
        &quot;ddr_sdram_u_ddr2_infrastructure_clk0_bufg_in_0&quot;
        TS_pll_gen_CLKOUT2_BUF HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_ctl_io/addr_mux_7 (SLICE_X11Y137.D5), 1 path
</twPathRptBanner><twPathRpt anchorID="293"><twConstPath anchorID="294" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.026</twSlack><twSrc BELType="FF">ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/ddr_addr_r_7</twSrc><twDest BELType="FF">ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_ctl_io/addr_mux_7</twDest><twTotPathDel>0.579</twTotPathDel><twClkSkew dest = "3.870" src = "3.603">-0.267</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.323" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.286</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/ddr_addr_r_7</twSrc><twDest BELType='FF'>ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_ctl_io/addr_mux_7</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X8Y137.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">ddr_sdram/clkdiv0</twSrcClk><twPathDel><twSite>SLICE_X8Y137.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.433</twDelInfo><twComp>ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/ddr_addr_r&lt;7&gt;</twComp><twBEL>ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/ddr_addr_r_7</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y137.D5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.341</twDelInfo><twComp>ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/ddr_addr_r&lt;7&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X11Y137.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">-0.195</twDelInfo><twComp>ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_ctl_io/addr_mux&lt;7&gt;</twComp><twBEL>ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_ctl_io/addr_mux_mux0000&lt;7&gt;1</twBEL><twBEL>ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_ctl_io/addr_mux_7</twBEL></twPathDel><twLogDel>0.238</twLogDel><twRouteDel>0.341</twRouteDel><twTotDel>0.579</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">ddr_sdram/clk0</twDestClk><twPctLog>41.1</twPctLog><twPctRoute>58.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_ctl_io/addr_mux_6 (SLICE_X11Y137.C4), 1 path
</twPathRptBanner><twPathRpt anchorID="295"><twConstPath anchorID="296" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.033</twSlack><twSrc BELType="FF">ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/ddr_addr_r_1</twSrc><twDest BELType="FF">ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_ctl_io/addr_mux_6</twDest><twTotPathDel>0.556</twTotPathDel><twClkSkew dest = "3.870" src = "3.633">-0.237</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.323" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.286</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/ddr_addr_r_1</twSrc><twDest BELType='FF'>ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_ctl_io/addr_mux_6</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X10Y137.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">ddr_sdram/clkdiv0</twSrcClk><twPathDel><twSite>SLICE_X10Y137.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.414</twDelInfo><twComp>ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/ddr_addr_r&lt;1&gt;</twComp><twBEL>ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/ddr_addr_r_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y137.C4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twFalling">0.337</twDelInfo><twComp>ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/ddr_addr_r&lt;1&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X11Y137.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">-0.195</twDelInfo><twComp>ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_ctl_io/addr_mux&lt;7&gt;</twComp><twBEL>ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_ctl_io/addr_mux_mux0000&lt;6&gt;1</twBEL><twBEL>ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_ctl_io/addr_mux_6</twBEL></twPathDel><twLogDel>0.219</twLogDel><twRouteDel>0.337</twRouteDel><twTotDel>0.556</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">ddr_sdram/clk0</twDestClk><twPctLog>39.4</twPctLog><twPctRoute>60.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_ctl_io/addr_mux_1 (SLICE_X10Y136.B5), 1 path
</twPathRptBanner><twPathRpt anchorID="297"><twConstPath anchorID="298" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.037</twSlack><twSrc BELType="FF">ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/ddr_addr_r_1</twSrc><twDest BELType="FF">ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_ctl_io/addr_mux_1</twDest><twTotPathDel>0.585</twTotPathDel><twClkSkew dest = "3.895" src = "3.633">-0.262</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.323" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.286</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/ddr_addr_r_1</twSrc><twDest BELType='FF'>ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_ctl_io/addr_mux_1</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X10Y137.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">ddr_sdram/clkdiv0</twSrcClk><twPathDel><twSite>SLICE_X10Y137.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.414</twDelInfo><twComp>ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/ddr_addr_r&lt;1&gt;</twComp><twBEL>ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/ddr_addr_r_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y136.B5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twFalling">0.367</twDelInfo><twComp>ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/ddr_addr_r&lt;1&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X10Y136.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">-0.196</twDelInfo><twComp>ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_ctl_io/addr_mux&lt;3&gt;</twComp><twBEL>ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_ctl_io/addr_mux_mux0000&lt;1&gt;1</twBEL><twBEL>ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_ctl_io/addr_mux_1</twBEL></twPathDel><twLogDel>0.218</twLogDel><twRouteDel>0.367</twRouteDel><twTotDel>0.585</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">ddr_sdram/clk0</twDestClk><twPctLog>37.3</twPctLog><twPctRoute>62.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="299"><twPinLimitBanner>Component Switching Limit Checks: TS_ddr_sdram_u_ddr2_infrastructure_clk0_bufg_in_0 = PERIOD TIMEGRP
        &quot;ddr_sdram_u_ddr2_infrastructure_clk0_bufg_in_0&quot;
        TS_pll_gen_CLKOUT2_BUF HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="300" type="MINHIGHPULSE" name="Torpwh" slack="5.450" period="8.000" constraintValue="4.000" deviceLimit="1.275" physResource="ddr2_cs_n_0_OBUF/REV" logResource="ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_ctl_io/gen_cs_n[0]..u_ff_cs_n/REV" locationPin="OLOGIC_X0Y295.REV" clockNet="ddr_sdram/u_ddr2_infrastructure/rst0_sync_r&lt;24&gt;"/><twPinLimit anchorID="301" type="MINHIGHPULSE" name="Torpwh" slack="5.450" period="8.000" constraintValue="4.000" deviceLimit="1.275" physResource="ddr2_cs_n_1_OBUF/REV" logResource="ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_ctl_io/gen_cs_n[1]..u_ff_cs_n/REV" locationPin="OLOGIC_X0Y294.REV" clockNet="ddr_sdram/u_ddr2_infrastructure/rst0_sync_r&lt;24&gt;"/><twPinLimit anchorID="302" type="MINHIGHPULSE" name="Tospwh" slack="5.500" period="8.000" constraintValue="4.000" deviceLimit="1.250" physResource="ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/dqs_out/SR" logResource="ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/u_tri_state_dqs/SR" locationPin="OLOGIC_X0Y183.SR" clockNet="ddr_sdram/u_ddr2_infrastructure/rst0_sync_r_24_1"/></twPinLimitRpt></twConst><twConst anchorID="303" twConstType="PERIOD" ><twConstHead uID="31"><twConstName UCFConstName="" ScopeName="">TS_ddr_sdram_u_ddr2_infrastructure_clk90_bufg_in_0 = PERIOD TIMEGRP         &quot;ddr_sdram_u_ddr2_infrastructure_clk90_bufg_in_0&quot;         TS_pll_gen_CLKOUT2_BUF PHASE 2 ns HIGH 50%;</twConstName><twItemCnt>365</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>361</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>5.676</twMinPer></twConstHead><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_rden_270 (SLICE_X28Y102.AX), 2 paths
</twPathRptBanner><twPathRpt anchorID="304"><twConstPath anchorID="305" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.743</twSlack><twSrc BELType="FF">ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_wren</twSrc><twDest BELType="FF">ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_rden_270</twDest><twTotPathDel>3.500</twTotPathDel><twClkSkew dest = "3.447" src = "3.918">0.471</twClkSkew><twDelConst>6.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.323" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.286</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_wren</twSrc><twDest BELType='FF'>ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_rden_270</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X10Y120.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">ddr_sdram/clkdiv0</twSrcClk><twPathDel><twSite>SLICE_X10Y120.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_wren</twComp><twBEL>ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_wren</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y124.A3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.100</twDelInfo><twComp>ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_wren</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y124.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/init_state_r1&lt;8&gt;</twComp><twBEL>ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wr_stages_0_mux00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y102.AX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.865</twDelInfo><twComp>ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wr_stages&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y102.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">-0.009</twDelInfo><twComp>ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_rden_270</twComp><twBEL>ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_rden_270</twBEL></twPathDel><twLogDel>0.535</twLogDel><twRouteDel>2.965</twRouteDel><twTotDel>3.500</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="6.000">ddr_sdram/clk90</twDestClk><twPctLog>15.3</twPctLog><twPctRoute>84.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="306"><twConstPath anchorID="307" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>2.508</twSlack><twSrc BELType="FF">ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_ctrl/ctrl_wren</twSrc><twDest BELType="FF">ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_rden_270</twDest><twTotPathDel>2.810</twTotPathDel><twClkSkew dest = "3.447" src = "3.853">0.406</twClkSkew><twDelConst>6.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.303" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.276</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_ctrl/ctrl_wren</twSrc><twDest BELType='FF'>ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_rden_270</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X12Y124.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">ddr_sdram/clk0</twSrcClk><twPathDel><twSite>SLICE_X12Y124.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_ctrl/ctrl_wren</twComp><twBEL>ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_ctrl/ctrl_wren</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y124.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.389</twDelInfo><twComp>ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_ctrl/ctrl_wren</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y124.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/init_state_r1&lt;8&gt;</twComp><twBEL>ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wr_stages_0_mux00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y102.AX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.865</twDelInfo><twComp>ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wr_stages&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y102.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">-0.009</twDelInfo><twComp>ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_rden_270</twComp><twBEL>ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_rden_270</twBEL></twPathDel><twLogDel>0.556</twLogDel><twRouteDel>2.254</twRouteDel><twTotDel>2.810</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="6.000">ddr_sdram/clk90</twDestClk><twPctLog>19.8</twPctLog><twPctRoute>80.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/dq_oe_n_90_r1_0 (SLICE_X3Y108.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="308"><twConstPath anchorID="309" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>2.175</twSlack><twSrc BELType="FF">ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/dq_oe_270_0</twSrc><twDest BELType="FF">ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/dq_oe_n_90_r1_0</twDest><twTotPathDel>1.650</twTotPathDel><twClkSkew dest = "0.121" src = "0.140">0.019</twClkSkew><twDelConst>4.000</twDelConst><tw2Phase></tw2Phase><twClkUncert fSysJit="0.070" fDCMJit="0.303" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.156</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/dq_oe_270_0</twSrc><twDest BELType='FF'>ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/dq_oe_n_90_r1_0</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X3Y113.CLK</twSrcSite><twSrcClk twEdge ="twFalling" twArriveTime ="6.000">ddr_sdram/clk90</twSrcClk><twPathDel><twSite>SLICE_X3Y113.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.445</twDelInfo><twComp>ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/dq_oe_270&lt;0&gt;</twComp><twBEL>ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/dq_oe_270_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y108.SR</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/dq_oe_270&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y108.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.547</twDelInfo><twComp>ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/dq_oe_n_90_r1&lt;0&gt;</twComp><twBEL>ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/dq_oe_n_90_r1_0</twBEL></twPathDel><twLogDel>0.992</twLogDel><twRouteDel>0.658</twRouteDel><twTotDel>1.650</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">ddr_sdram/clk90</twDestClk><twPctLog>60.1</twPctLog><twPctRoute>39.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dm_inst.gen_dm[0].u_iob_dm/u_oddr_dm (OLOGIC_X0Y195.OCE), 1 path
</twPathRptBanner><twPathRpt anchorID="310"><twConstPath anchorID="311" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>2.273</twSlack><twSrc BELType="FF">ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dm_inst.gen_dm[0].u_iob_dm/u_dm_ce</twSrc><twDest BELType="FF">ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dm_inst.gen_dm[0].u_iob_dm/u_oddr_dm</twDest><twTotPathDel>1.420</twTotPathDel><twClkSkew dest = "1.407" src = "1.558">0.151</twClkSkew><twDelConst>4.000</twDelConst><tw2Phase></tw2Phase><twClkUncert fSysJit="0.070" fDCMJit="0.303" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.156</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dm_inst.gen_dm[0].u_iob_dm/u_dm_ce</twSrc><twDest BELType='FF'>ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dm_inst.gen_dm[0].u_iob_dm/u_oddr_dm</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X0Y101.CLK</twSrcSite><twSrcClk twEdge ="twFalling" twArriveTime ="6.000">ddr_sdram/clk90</twSrcClk><twPathDel><twSite>SLICE_X0Y101.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.467</twDelInfo><twComp>ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dm_inst.gen_dm[0].u_iob_dm/dm_ce_r</twComp><twBEL>ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dm_inst.gen_dm[0].u_iob_dm/u_dm_ce</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X0Y195.OCE</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.730</twDelInfo><twComp>ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dm_inst.gen_dm[0].u_iob_dm/dm_ce_r</twComp></twPathDel><twPathDel><twSite>OLOGIC_X0Y195.CLK</twSite><twDelType>Tooceck</twDelType><twDelInfo twEdge="twRising">0.223</twDelInfo><twComp>ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dm_inst.gen_dm[0].u_iob_dm/dm_out</twComp><twBEL>ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dm_inst.gen_dm[0].u_iob_dm/u_oddr_dm</twBEL></twPathDel><twLogDel>0.690</twLogDel><twRouteDel>0.730</twRouteDel><twTotDel>1.420</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">ddr_sdram/clk90</twDestClk><twPctLog>48.6</twPctLog><twPctRoute>51.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_ddr_sdram_u_ddr2_infrastructure_clk90_bufg_in_0 = PERIOD TIMEGRP
        &quot;ddr_sdram_u_ddr2_infrastructure_clk90_bufg_in_0&quot;
        TS_pll_gen_CLKOUT2_BUF PHASE 2 ns HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point ddr_sdram/u_ddr2_infrastructure/rst_tmp_shift10 (SLICE_X25Y89.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="312"><twConstPath anchorID="313" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.468</twSlack><twSrc BELType="FF">ddr_sdram/u_ddr2_infrastructure/rst_tmp_shift9</twSrc><twDest BELType="FF">ddr_sdram/u_ddr2_infrastructure/rst_tmp_shift10</twDest><twTotPathDel>0.468</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>ddr_sdram/u_ddr2_infrastructure/rst_tmp_shift9</twSrc><twDest BELType='FF'>ddr_sdram/u_ddr2_infrastructure/rst_tmp_shift10</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X25Y89.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">ddr_sdram/clk90</twSrcClk><twPathDel><twSite>SLICE_X25Y89.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.414</twDelInfo><twComp>ddr_sdram/u_ddr2_infrastructure/rst_tmp_shift12</twComp><twBEL>ddr_sdram/u_ddr2_infrastructure/rst_tmp_shift9</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y89.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.285</twDelInfo><twComp>ddr_sdram/u_ddr2_infrastructure/rst_tmp_shift9</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X25Y89.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.231</twDelInfo><twComp>ddr_sdram/u_ddr2_infrastructure/rst_tmp_shift12</twComp><twBEL>ddr_sdram/u_ddr2_infrastructure/rst_tmp_shift10</twBEL></twPathDel><twLogDel>0.183</twLogDel><twRouteDel>0.285</twRouteDel><twTotDel>0.468</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">ddr_sdram/clk90</twDestClk><twPctLog>39.1</twPctLog><twPctRoute>60.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point ddr_sdram/u_ddr2_infrastructure/rst90_sync_r_24 (SLICE_X7Y88.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="314"><twConstPath anchorID="315" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.477</twSlack><twSrc BELType="FF">ddr_sdram/u_ddr2_infrastructure/rst90_sync_r_23</twSrc><twDest BELType="FF">ddr_sdram/u_ddr2_infrastructure/rst90_sync_r_24</twDest><twTotPathDel>0.477</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>ddr_sdram/u_ddr2_infrastructure/rst90_sync_r_23</twSrc><twDest BELType='FF'>ddr_sdram/u_ddr2_infrastructure/rst90_sync_r_24</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X7Y88.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">ddr_sdram/clk90</twSrcClk><twPathDel><twSite>SLICE_X7Y88.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.414</twDelInfo><twComp>ddr_sdram/u_ddr2_infrastructure/rst90_sync_r&lt;24&gt;</twComp><twBEL>ddr_sdram/u_ddr2_infrastructure/rst90_sync_r_23</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y88.BX</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twFalling">0.294</twDelInfo><twComp>ddr_sdram/u_ddr2_infrastructure/rst90_sync_r&lt;23&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X7Y88.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.231</twDelInfo><twComp>ddr_sdram/u_ddr2_infrastructure/rst90_sync_r&lt;24&gt;</twComp><twBEL>ddr_sdram/u_ddr2_infrastructure/rst90_sync_r_24</twBEL></twPathDel><twLogDel>0.183</twLogDel><twRouteDel>0.294</twRouteDel><twTotDel>0.477</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">ddr_sdram/clk90</twDestClk><twPctLog>38.4</twPctLog><twPctRoute>61.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point ddr_sdram/u_ddr2_infrastructure/rst_tmp_shift12 (SLICE_X25Y89.DX), 1 path
</twPathRptBanner><twPathRpt anchorID="316"><twConstPath anchorID="317" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.477</twSlack><twSrc BELType="FF">ddr_sdram/u_ddr2_infrastructure/rst_tmp_shift11</twSrc><twDest BELType="FF">ddr_sdram/u_ddr2_infrastructure/rst_tmp_shift12</twDest><twTotPathDel>0.477</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>ddr_sdram/u_ddr2_infrastructure/rst_tmp_shift11</twSrc><twDest BELType='FF'>ddr_sdram/u_ddr2_infrastructure/rst_tmp_shift12</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X25Y89.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">ddr_sdram/clk90</twSrcClk><twPathDel><twSite>SLICE_X25Y89.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.414</twDelInfo><twComp>ddr_sdram/u_ddr2_infrastructure/rst_tmp_shift12</twComp><twBEL>ddr_sdram/u_ddr2_infrastructure/rst_tmp_shift11</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y89.DX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.282</twDelInfo><twComp>ddr_sdram/u_ddr2_infrastructure/rst_tmp_shift11</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X25Y89.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.219</twDelInfo><twComp>ddr_sdram/u_ddr2_infrastructure/rst_tmp_shift12</twComp><twBEL>ddr_sdram/u_ddr2_infrastructure/rst_tmp_shift12</twBEL></twPathDel><twLogDel>0.195</twLogDel><twRouteDel>0.282</twRouteDel><twTotDel>0.477</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">ddr_sdram/clk90</twDestClk><twPctLog>40.9</twPctLog><twPctRoute>59.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="318"><twPinLimitBanner>Component Switching Limit Checks: TS_ddr_sdram_u_ddr2_infrastructure_clk90_bufg_in_0 = PERIOD TIMEGRP
        &quot;ddr_sdram_u_ddr2_infrastructure_clk90_bufg_in_0&quot;
        TS_pll_gen_CLKOUT2_BUF PHASE 2 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="319" type="MINHIGHPULSE" name="Tospwh" slack="5.500" period="8.000" constraintValue="4.000" deviceLimit="1.250" physResource="ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[0].u_iob_dq/dq_out/SR" logResource="ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[0].u_iob_dq/u_tri_state_dq/SR" locationPin="OLOGIC_X0Y199.SR" clockNet="ddr_sdram/u_ddr2_infrastructure/rst90_sync_r&lt;24&gt;"/><twPinLimit anchorID="320" type="MINHIGHPULSE" name="Tospwh" slack="5.500" period="8.000" constraintValue="4.000" deviceLimit="1.250" physResource="ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[1].u_iob_dq/dq_out/SR" logResource="ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[1].u_iob_dq/u_tri_state_dq/SR" locationPin="OLOGIC_X0Y198.SR" clockNet="ddr_sdram/u_ddr2_infrastructure/rst90_sync_r_24_3"/><twPinLimit anchorID="321" type="MINHIGHPULSE" name="Tospwh" slack="5.500" period="8.000" constraintValue="4.000" deviceLimit="1.250" physResource="ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[2].u_iob_dq/dq_out/SR" logResource="ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[2].u_iob_dq/u_tri_state_dq/SR" locationPin="OLOGIC_X0Y197.SR" clockNet="ddr_sdram/u_ddr2_infrastructure/rst90_sync_r_24_2"/></twPinLimitRpt></twConst><twConst anchorID="322" twConstType="PERIOD" ><twConstHead uID="32"><twConstName UCFConstName="" ScopeName="">TS_ddr_sdram_u_ddr2_infrastructure_clkdiv0_bufg_in_0 = PERIOD TIMEGRP         &quot;ddr_sdram_u_ddr2_infrastructure_clkdiv0_bufg_in_0&quot;         TS_pll_gen_CLKOUT2_BUF / 0.5 HIGH 50%;</twConstName><twItemCnt>6872</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>2736</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>7.129</twMinPer></twConstHead><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_1 (SLICE_X7Y92.DX), 2 paths
</twPathRptBanner><twPathRpt anchorID="323"><twConstPath anchorID="324" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>5.109</twSlack><twSrc BELType="FF">ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[1].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_fall</twSrc><twDest BELType="FF">ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_1</twDest><twTotPathDel>2.263</twTotPathDel><twClkSkew dest = "3.444" src = "3.786">0.342</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.323" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.286</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[1].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_fall</twSrc><twDest BELType='FF'>ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_1</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X2Y99.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="8.000">ddr_sdram/clk0</twSrcClk><twPathDel><twSite>SLICE_X2Y99.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[1].u_iob_dq/stg3b_out_rise</twComp><twBEL>ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[1].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_fall</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y99.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.895</twDelInfo><twComp>ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[1].u_iob_dq/stg3b_out_fall</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y99.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>ddr_sdram/u_ddr2_top_0/u_mem_if_top/rd_data_rise&lt;0&gt;</twComp><twBEL>ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[1].u_iob_dq/rd_data_fall1</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y92.DX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.822</twDelInfo><twComp>ddr_sdram/u_ddr2_top_0/u_mem_if_top/rd_data_fall&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y92.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.002</twDelInfo><twComp>ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r&lt;1&gt;</twComp><twBEL>ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_1</twBEL></twPathDel><twLogDel>0.546</twLogDel><twRouteDel>1.717</twRouteDel><twTotDel>2.263</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="16.000">ddr_sdram/clkdiv0</twDestClk><twPctLog>24.1</twPctLog><twPctRoute>75.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="325"><twConstPath anchorID="326" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>5.477</twSlack><twSrc BELType="FF">ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[1].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_fall</twSrc><twDest BELType="FF">ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_1</twDest><twTotPathDel>1.895</twTotPathDel><twClkSkew dest = "3.444" src = "3.786">0.342</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.323" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.286</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[1].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_fall</twSrc><twDest BELType='FF'>ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_1</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X2Y99.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="8.000">ddr_sdram/clk0</twSrcClk><twPathDel><twSite>SLICE_X2Y99.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[1].u_iob_dq/stg3b_out_rise</twComp><twBEL>ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[1].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_fall</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y99.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.527</twDelInfo><twComp>ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[1].u_iob_dq/stg2a_out_fall</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y99.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>ddr_sdram/u_ddr2_top_0/u_mem_if_top/rd_data_rise&lt;0&gt;</twComp><twBEL>ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[1].u_iob_dq/rd_data_fall1</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y92.DX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.822</twDelInfo><twComp>ddr_sdram/u_ddr2_top_0/u_mem_if_top/rd_data_fall&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y92.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.002</twDelInfo><twComp>ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r&lt;1&gt;</twComp><twBEL>ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_1</twBEL></twPathDel><twLogDel>0.546</twLogDel><twRouteDel>1.349</twRouteDel><twTotDel>1.895</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="16.000">ddr_sdram/clkdiv0</twDestClk><twPctLog>28.8</twPctLog><twPctRoute>71.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_0 (SLICE_X7Y92.CX), 2 paths
</twPathRptBanner><twPathRpt anchorID="327"><twConstPath anchorID="328" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>5.138</twSlack><twSrc BELType="FF">ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[0].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_fall</twSrc><twDest BELType="FF">ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_0</twDest><twTotPathDel>2.257</twTotPathDel><twClkSkew dest = "3.444" src = "3.763">0.319</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.323" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.286</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[0].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_fall</twSrc><twDest BELType='FF'>ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_0</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X0Y99.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="8.000">ddr_sdram/clk0</twSrcClk><twPathDel><twSite>SLICE_X0Y99.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[0].u_iob_dq/stg3b_out_rise</twComp><twBEL>ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[0].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_fall</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y99.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.862</twDelInfo><twComp>ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[0].u_iob_dq/stg3b_out_fall</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y99.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>ddr_sdram/u_ddr2_top_0/u_mem_if_top/rd_data_rise&lt;1&gt;</twComp><twBEL>ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[0].u_iob_dq/rd_data_fall1</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y92.CX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.826</twDelInfo><twComp>ddr_sdram/u_ddr2_top_0/u_mem_if_top/rd_data_fall&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y92.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.004</twDelInfo><twComp>ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r&lt;1&gt;</twComp><twBEL>ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_0</twBEL></twPathDel><twLogDel>0.569</twLogDel><twRouteDel>1.688</twRouteDel><twTotDel>2.257</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="16.000">ddr_sdram/clkdiv0</twDestClk><twPctLog>25.2</twPctLog><twPctRoute>74.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="329"><twConstPath anchorID="330" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>5.338</twSlack><twSrc BELType="FF">ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[0].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_fall</twSrc><twDest BELType="FF">ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_0</twDest><twTotPathDel>2.057</twTotPathDel><twClkSkew dest = "3.444" src = "3.763">0.319</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.323" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.286</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[0].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_fall</twSrc><twDest BELType='FF'>ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_0</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X0Y99.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="8.000">ddr_sdram/clk0</twSrcClk><twPathDel><twSite>SLICE_X0Y99.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[0].u_iob_dq/stg3b_out_rise</twComp><twBEL>ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[0].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_fall</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y99.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.662</twDelInfo><twComp>ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[0].u_iob_dq/stg2a_out_fall</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y99.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>ddr_sdram/u_ddr2_top_0/u_mem_if_top/rd_data_rise&lt;1&gt;</twComp><twBEL>ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[0].u_iob_dq/rd_data_fall1</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y92.CX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.826</twDelInfo><twComp>ddr_sdram/u_ddr2_top_0/u_mem_if_top/rd_data_fall&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y92.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.004</twDelInfo><twComp>ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r&lt;1&gt;</twComp><twBEL>ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_0</twBEL></twPathDel><twLogDel>0.569</twLogDel><twRouteDel>1.488</twRouteDel><twTotDel>2.057</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="16.000">ddr_sdram/clkdiv0</twDestClk><twPctLog>27.7</twPctLog><twPctRoute>72.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_8 (SLICE_X5Y92.CX), 2 paths
</twPathRptBanner><twPathRpt anchorID="331"><twConstPath anchorID="332" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>5.155</twSlack><twSrc BELType="FF">ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[8].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_fall</twSrc><twDest BELType="FF">ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_8</twDest><twTotPathDel>2.266</twTotPathDel><twClkSkew dest = "3.453" src = "3.746">0.293</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.323" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.286</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[8].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_fall</twSrc><twDest BELType='FF'>ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_8</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X0Y94.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="8.000">ddr_sdram/clk0</twSrcClk><twPathDel><twSite>SLICE_X0Y94.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[8].u_iob_dq/stg3b_out_rise</twComp><twBEL>ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[8].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_fall</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y91.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.040</twDelInfo><twComp>ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[8].u_iob_dq/stg3b_out_fall</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y91.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dlyce_dqs&lt;1&gt;</twComp><twBEL>ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[8].u_iob_dq/rd_data_fall1</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y92.CX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.657</twDelInfo><twComp>ddr_sdram/u_ddr2_top_0/u_mem_if_top/rd_data_fall&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y92.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.004</twDelInfo><twComp>ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r&lt;9&gt;</twComp><twBEL>ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_8</twBEL></twPathDel><twLogDel>0.569</twLogDel><twRouteDel>1.697</twRouteDel><twTotDel>2.266</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="16.000">ddr_sdram/clkdiv0</twDestClk><twPctLog>25.1</twPctLog><twPctRoute>74.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="333"><twConstPath anchorID="334" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>5.497</twSlack><twSrc BELType="FF">ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[8].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_fall</twSrc><twDest BELType="FF">ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_8</twDest><twTotPathDel>1.924</twTotPathDel><twClkSkew dest = "3.453" src = "3.746">0.293</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.323" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.286</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[8].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_fall</twSrc><twDest BELType='FF'>ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_8</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X0Y94.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="8.000">ddr_sdram/clk0</twSrcClk><twPathDel><twSite>SLICE_X0Y94.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[8].u_iob_dq/stg3b_out_rise</twComp><twBEL>ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[8].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_fall</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y91.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.698</twDelInfo><twComp>ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[8].u_iob_dq/stg2a_out_fall</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y91.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dlyce_dqs&lt;1&gt;</twComp><twBEL>ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[8].u_iob_dq/rd_data_fall1</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y92.CX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.657</twDelInfo><twComp>ddr_sdram/u_ddr2_top_0/u_mem_if_top/rd_data_fall&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y92.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.004</twDelInfo><twComp>ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r&lt;9&gt;</twComp><twBEL>ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_8</twBEL></twPathDel><twLogDel>0.569</twLogDel><twRouteDel>1.355</twRouteDel><twTotDel>1.924</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="16.000">ddr_sdram/clkdiv0</twDestClk><twPctLog>29.6</twPctLog><twPctRoute>70.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_ddr_sdram_u_ddr2_infrastructure_clkdiv0_bufg_in_0 = PERIOD TIMEGRP
        &quot;ddr_sdram_u_ddr2_infrastructure_clkdiv0_bufg_in_0&quot;
        TS_pll_gen_CLKOUT2_BUF / 0.5 HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_14 (SLICE_X2Y85.C5), 1 path
</twPathRptBanner><twPathRpt anchorID="335"><twConstPath anchorID="336" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.019</twSlack><twSrc BELType="FF">ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[14].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_fall</twSrc><twDest BELType="FF">ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_14</twDest><twTotPathDel>0.557</twTotPathDel><twClkSkew dest = "3.749" src = "3.497">-0.252</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.323" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.286</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[14].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_fall</twSrc><twDest BELType='FF'>ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_14</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X2Y86.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="16.000">ddr_sdram/clk0</twSrcClk><twPathDel><twSite>SLICE_X2Y86.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.414</twDelInfo><twComp>ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[14].u_iob_dq/stg3b_out_rise</twComp><twBEL>ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[14].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_fall</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y85.C5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.338</twDelInfo><twComp>ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[14].u_iob_dq/stg2a_out_fall</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X2Y85.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">-0.195</twDelInfo><twComp>ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r&lt;15&gt;</twComp><twBEL>ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[14].u_iob_dq/rd_data_fall1</twBEL><twBEL>ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_14</twBEL></twPathDel><twLogDel>0.219</twLogDel><twRouteDel>0.338</twRouteDel><twTotDel>0.557</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="16.000">ddr_sdram/clkdiv0</twDestClk><twPctLog>39.3</twPctLog><twPctRoute>60.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_31 (SLICE_X2Y75.D5), 1 path
</twPathRptBanner><twPathRpt anchorID="337"><twConstPath anchorID="338" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.032</twSlack><twSrc BELType="FF">ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[31].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_rise</twSrc><twDest BELType="FF">ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_31</twDest><twTotPathDel>0.597</twTotPathDel><twClkSkew dest = "3.749" src = "3.470">-0.279</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.323" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.286</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[31].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_rise</twSrc><twDest BELType='FF'>ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_31</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X0Y75.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="16.000">ddr_sdram/clk0</twSrcClk><twPathDel><twSite>SLICE_X0Y75.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.433</twDelInfo><twComp>ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[31].u_iob_dq/stg3b_out_rise</twComp><twBEL>ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[31].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_rise</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y75.D5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.359</twDelInfo><twComp>ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[31].u_iob_dq/stg3b_out_rise</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X2Y75.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">-0.195</twDelInfo><twComp>ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r&lt;31&gt;</twComp><twBEL>ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[31].u_iob_dq/rd_data_rise1</twBEL><twBEL>ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_31</twBEL></twPathDel><twLogDel>0.238</twLogDel><twRouteDel>0.359</twRouteDel><twTotDel>0.597</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="16.000">ddr_sdram/clkdiv0</twDestClk><twPctLog>39.9</twPctLog><twPctRoute>60.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_28 (SLICE_X2Y75.A5), 1 path
</twPathRptBanner><twPathRpt anchorID="339"><twConstPath anchorID="340" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.042</twSlack><twSrc BELType="FF">ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[28].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_rise</twSrc><twDest BELType="FF">ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_28</twDest><twTotPathDel>0.579</twTotPathDel><twClkSkew dest = "3.749" src = "3.498">-0.251</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.323" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.286</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[28].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_rise</twSrc><twDest BELType='FF'>ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_28</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X2Y77.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="16.000">ddr_sdram/clk0</twSrcClk><twPathDel><twSite>SLICE_X2Y77.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.414</twDelInfo><twComp>ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[28].u_iob_dq/stg3b_out_rise</twComp><twBEL>ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[28].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_rise</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y75.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.362</twDelInfo><twComp>ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[28].u_iob_dq/stg3b_out_rise</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X2Y75.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">-0.197</twDelInfo><twComp>ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r&lt;31&gt;</twComp><twBEL>ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[28].u_iob_dq/rd_data_rise1</twBEL><twBEL>ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_28</twBEL></twPathDel><twLogDel>0.217</twLogDel><twRouteDel>0.362</twRouteDel><twTotDel>0.579</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="16.000">ddr_sdram/clkdiv0</twDestClk><twPctLog>37.5</twPctLog><twPctRoute>62.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="341"><twPinLimitBanner>Component Switching Limit Checks: TS_ddr_sdram_u_ddr2_infrastructure_clkdiv0_bufg_in_0 = PERIOD TIMEGRP
        &quot;ddr_sdram_u_ddr2_infrastructure_clkdiv0_bufg_in_0&quot;
        TS_pll_gen_CLKOUT2_BUF / 0.5 HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="342" type="MINPERIOD" name="Tiodper_C" slack="12.001" period="16.000" constraintValue="16.000" deviceLimit="3.999" freqLimit="250.063" physResource="ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/u_iodelay_dq_ce/C" logResource="ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/u_iodelay_dq_ce/C" locationPin="IODELAY_X0Y180.C" clockNet="ddr_sdram/clkdiv0"/><twPinLimit anchorID="343" type="MINPERIOD" name="Tiodper_C" slack="12.001" period="16.000" constraintValue="16.000" deviceLimit="3.999" freqLimit="250.063" physResource="ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[27].u_iob_dq/u_idelay_dq/C" logResource="ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[27].u_iob_dq/u_idelay_dq/C" locationPin="IODELAY_X0Y156.C" clockNet="ddr_sdram/clkdiv0"/><twPinLimit anchorID="344" type="MINPERIOD" name="Tiodper_C" slack="12.001" period="16.000" constraintValue="16.000" deviceLimit="3.999" freqLimit="250.063" physResource="ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[19].u_iob_dq/u_idelay_dq/C" logResource="ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[19].u_iob_dq/u_idelay_dq/C" locationPin="IODELAY_X0Y166.C" clockNet="ddr_sdram/clkdiv0"/></twPinLimitRpt></twConst><twConstRollupTable uID="14" anchorID="345"><twConstRollup name="TS_SYS_CLK" fullName="TS_SYS_CLK = PERIOD TIMEGRP &quot;SYS_CLK&quot; 8 ns HIGH 50%;" type="origin" depth="0" requirement="8.000" prefType="period" actual="4.000" actualRollup="2.550" errors="0" errorRollup="0" items="0" itemsRollup="250"/><twConstRollup name="TS_MC_RD_DATA_SEL" fullName="TS_MC_RD_DATA_SEL = MAXDELAY FROM TIMEGRP &quot;TNM_RD_DATA_SEL&quot; TO TIMEGRP &quot;FFS&quot;         TS_SYS_CLK * 4;" type="child" depth="1" requirement="32.000" prefType="maxdelay" actual="4.076" actualRollup="N/A" errors="0" errorRollup="0" items="80" itemsRollup="0"/><twConstRollup name="TS_MC_PHY_INIT_DATA_SEL_0" fullName="TS_MC_PHY_INIT_DATA_SEL_0 = MAXDELAY FROM TIMEGRP &quot;TNM_PHY_INIT_DATA_SEL&quot; TO         TIMEGRP &quot;FFS&quot; TS_SYS_CLK * 4;" type="child" depth="1" requirement="32.000" prefType="maxdelay" actual="5.584" actualRollup="N/A" errors="0" errorRollup="0" items="145" itemsRollup="0"/><twConstRollup name="TS_MC_PHY_INIT_DATA_SEL_90" fullName="TS_MC_PHY_INIT_DATA_SEL_90 = MAXDELAY FROM TIMEGRP &quot;TNM_PHY_INIT_DATA_SEL&quot; TO         TIMEGRP &quot;RAMS&quot; TS_SYS_CLK * 4;" type="child" depth="1" requirement="32.000" prefType="maxdelay" actual="N/A" actualRollup="N/A" errors="0" errorRollup="0" items="0" itemsRollup="0"/><twConstRollup name="TS_MC_GATE_DLY" fullName="TS_MC_GATE_DLY = MAXDELAY FROM TIMEGRP &quot;TNM_GATE_DLY&quot; TO TIMEGRP &quot;FFS&quot;         TS_SYS_CLK * 4;" type="child" depth="1" requirement="32.000" prefType="maxdelay" actual="2.029" actualRollup="N/A" errors="0" errorRollup="0" items="20" itemsRollup="0"/><twConstRollup name="TS_MC_CAL_RDEN_DLY" fullName="TS_MC_CAL_RDEN_DLY = MAXDELAY FROM TIMEGRP &quot;TNM_CAL_RDEN_DLY&quot; TO TIMEGRP &quot;FFS&quot;         TS_SYS_CLK * 4;" type="child" depth="1" requirement="32.000" prefType="maxdelay" actual="2.049" actualRollup="N/A" errors="0" errorRollup="0" items="5" itemsRollup="0"/><twConstRollup name="TS_ddr_sdram_u_ddr2_infrastructure_clk0_bufg_in" fullName="TS_ddr_sdram_u_ddr2_infrastructure_clk0_bufg_in = PERIOD TIMEGRP         &quot;ddr_sdram_u_ddr2_infrastructure_clk0_bufg_in&quot; TS_SYS_CLK HIGH 50%;" type="child" depth="1" requirement="8.000" prefType="period" actual="2.550" actualRollup="N/A" errors="0" errorRollup="0" items="0" itemsRollup="0"/><twConstRollup name="TS_ddr_sdram_u_ddr2_infrastructure_clk90_bufg_in" fullName="TS_ddr_sdram_u_ddr2_infrastructure_clk90_bufg_in = PERIOD TIMEGRP         &quot;ddr_sdram_u_ddr2_infrastructure_clk90_bufg_in&quot; TS_SYS_CLK PHASE 2 ns         HIGH 50%;" type="child" depth="1" requirement="8.000" prefType="period" actual="2.500" actualRollup="N/A" errors="0" errorRollup="0" items="0" itemsRollup="0"/><twConstRollup name="TS_ddr_sdram_u_ddr2_infrastructure_clkdiv0_bufg_in" fullName="TS_ddr_sdram_u_ddr2_infrastructure_clkdiv0_bufg_in = PERIOD TIMEGRP         &quot;ddr_sdram_u_ddr2_infrastructure_clkdiv0_bufg_in&quot; TS_SYS_CLK / 0.5         HIGH 50%;" type="child" depth="1" requirement="16.000" prefType="period" actual="3.999" actualRollup="N/A" errors="0" errorRollup="0" items="0" itemsRollup="0"/></twConstRollupTable><twConstRollupTable uID="23" anchorID="346"><twConstRollup name="TS_clk_in" fullName="TS_clk_in = PERIOD TIMEGRP &quot;clk_in&quot; 20 ns HIGH 50%;" type="origin" depth="0" requirement="20.000" prefType="period" actual="6.000" actualRollup="19.990" errors="0" errorRollup="0" items="893" itemsRollup="17209"/><twConstRollup name="TS_pll_gen_CLKOUT0_BUF" fullName="TS_pll_gen_CLKOUT0_BUF = PERIOD TIMEGRP &quot;pll_gen_CLKOUT0_BUF&quot; TS_clk_in HIGH         50%;" type="child" depth="1" requirement="20.000" prefType="period" actual="8.640" actualRollup="N/A" errors="0" errorRollup="0" items="1229" itemsRollup="0"/><twConstRollup name="TS_pll_gen_CLKOUT2_BUF" fullName="TS_pll_gen_CLKOUT2_BUF = PERIOD TIMEGRP &quot;pll_gen_CLKOUT2_BUF&quot; TS_clk_in / 2.5         HIGH 50%;" type="child" depth="1" requirement="8.000" prefType="period" actual="7.996" actualRollup="5.726" errors="0" errorRollup="0" items="6448" itemsRollup="9508"/><twConstRollup name="TS_ddr_sdram_u_ddr2_infrastructure_clk0_bufg_in_0" fullName="TS_ddr_sdram_u_ddr2_infrastructure_clk0_bufg_in_0 = PERIOD TIMEGRP         &quot;ddr_sdram_u_ddr2_infrastructure_clk0_bufg_in_0&quot;         TS_pll_gen_CLKOUT2_BUF HIGH 50%;" type="child" depth="2" requirement="8.000" prefType="period" actual="5.726" actualRollup="N/A" errors="0" errorRollup="0" items="2271" itemsRollup="0"/><twConstRollup name="TS_ddr_sdram_u_ddr2_infrastructure_clk90_bufg_in_0" fullName="TS_ddr_sdram_u_ddr2_infrastructure_clk90_bufg_in_0 = PERIOD TIMEGRP         &quot;ddr_sdram_u_ddr2_infrastructure_clk90_bufg_in_0&quot;         TS_pll_gen_CLKOUT2_BUF PHASE 2 ns HIGH 50%;" type="child" depth="2" requirement="8.000" prefType="period" actual="5.676" actualRollup="N/A" errors="0" errorRollup="0" items="365" itemsRollup="0"/><twConstRollup name="TS_ddr_sdram_u_ddr2_infrastructure_clkdiv0_bufg_in_0" fullName="TS_ddr_sdram_u_ddr2_infrastructure_clkdiv0_bufg_in_0 = PERIOD TIMEGRP         &quot;ddr_sdram_u_ddr2_infrastructure_clkdiv0_bufg_in_0&quot;         TS_pll_gen_CLKOUT2_BUF / 0.5 HIGH 50%;" type="child" depth="2" requirement="16.000" prefType="period" actual="7.129" actualRollup="N/A" errors="0" errorRollup="0" items="6872" itemsRollup="0"/><twConstRollup name="TS_pll_gen_CLKOUT3_BUF" fullName="TS_pll_gen_CLKOUT3_BUF = PERIOD TIMEGRP &quot;pll_gen_CLKOUT3_BUF&quot; TS_clk_in / 4         HIGH 50%;" type="child" depth="1" requirement="5.000" prefType="period" actual="1.666" actualRollup="N/A" errors="0" errorRollup="0" items="24" itemsRollup="0"/></twConstRollupTable><twUnmetConstCnt anchorID="347">0</twUnmetConstCnt><twDataSheet anchorID="348" twNameLen="15"><twClk2SUList anchorID="349" twDestWidth="6"><twDest>clk_in</twDest><twClk2SU><twSrc>clk_in</twSrc><twRiseRise>7.996</twRiseRise><twFallRise>1.825</twFallRise><twRiseFall>5.584</twRiseFall><twFallFall>2.960</twFallFall></twClk2SU></twClk2SUList><twClk2SUList anchorID="350" twDestWidth="13"><twDest>ddr2_dqs&lt;0&gt;</twDest><twClk2SU><twSrc>clk_in</twSrc><twRiseFall>2.690</twRiseFall></twClk2SU><twClk2SU><twSrc>ddr2_dqs&lt;0&gt;</twSrc><twFallRise>1.787</twFallRise><twFallFall>1.811</twFallFall></twClk2SU><twClk2SU><twSrc>ddr2_dqs_n&lt;0&gt;</twSrc><twFallRise>1.787</twFallRise><twFallFall>1.811</twFallFall></twClk2SU></twClk2SUList><twClk2SUList anchorID="351" twDestWidth="13"><twDest>ddr2_dqs&lt;1&gt;</twDest><twClk2SU><twSrc>clk_in</twSrc><twRiseFall>2.690</twRiseFall></twClk2SU><twClk2SU><twSrc>ddr2_dqs&lt;1&gt;</twSrc><twFallRise>1.784</twFallRise><twFallFall>1.808</twFallFall></twClk2SU><twClk2SU><twSrc>ddr2_dqs_n&lt;1&gt;</twSrc><twFallRise>1.784</twFallRise><twFallFall>1.808</twFallFall></twClk2SU></twClk2SUList><twClk2SUList anchorID="352" twDestWidth="13"><twDest>ddr2_dqs&lt;2&gt;</twDest><twClk2SU><twSrc>clk_in</twSrc><twRiseFall>2.690</twRiseFall></twClk2SU><twClk2SU><twSrc>ddr2_dqs&lt;2&gt;</twSrc><twFallRise>1.951</twFallRise><twFallFall>1.975</twFallFall></twClk2SU><twClk2SU><twSrc>ddr2_dqs_n&lt;2&gt;</twSrc><twFallRise>1.951</twFallRise><twFallFall>1.975</twFallFall></twClk2SU></twClk2SUList><twClk2SUList anchorID="353" twDestWidth="13"><twDest>ddr2_dqs&lt;3&gt;</twDest><twClk2SU><twSrc>clk_in</twSrc><twRiseFall>2.690</twRiseFall></twClk2SU><twClk2SU><twSrc>ddr2_dqs&lt;3&gt;</twSrc><twFallRise>2.010</twFallRise><twFallFall>2.034</twFallFall></twClk2SU><twClk2SU><twSrc>ddr2_dqs_n&lt;3&gt;</twSrc><twFallRise>2.010</twFallRise><twFallFall>2.034</twFallFall></twClk2SU></twClk2SUList><twClk2SUList anchorID="354" twDestWidth="13"><twDest>ddr2_dqs_n&lt;0&gt;</twDest><twClk2SU><twSrc>clk_in</twSrc><twRiseFall>2.690</twRiseFall></twClk2SU><twClk2SU><twSrc>ddr2_dqs&lt;0&gt;</twSrc><twFallRise>1.787</twFallRise><twFallFall>1.811</twFallFall></twClk2SU><twClk2SU><twSrc>ddr2_dqs_n&lt;0&gt;</twSrc><twFallRise>1.787</twFallRise><twFallFall>1.811</twFallFall></twClk2SU></twClk2SUList><twClk2SUList anchorID="355" twDestWidth="13"><twDest>ddr2_dqs_n&lt;1&gt;</twDest><twClk2SU><twSrc>clk_in</twSrc><twRiseFall>2.690</twRiseFall></twClk2SU><twClk2SU><twSrc>ddr2_dqs&lt;1&gt;</twSrc><twFallRise>1.784</twFallRise><twFallFall>1.808</twFallFall></twClk2SU><twClk2SU><twSrc>ddr2_dqs_n&lt;1&gt;</twSrc><twFallRise>1.784</twFallRise><twFallFall>1.808</twFallFall></twClk2SU></twClk2SUList><twClk2SUList anchorID="356" twDestWidth="13"><twDest>ddr2_dqs_n&lt;2&gt;</twDest><twClk2SU><twSrc>clk_in</twSrc><twRiseFall>2.690</twRiseFall></twClk2SU><twClk2SU><twSrc>ddr2_dqs&lt;2&gt;</twSrc><twFallRise>1.951</twFallRise><twFallFall>1.975</twFallFall></twClk2SU><twClk2SU><twSrc>ddr2_dqs_n&lt;2&gt;</twSrc><twFallRise>1.951</twFallRise><twFallFall>1.975</twFallFall></twClk2SU></twClk2SUList><twClk2SUList anchorID="357" twDestWidth="13"><twDest>ddr2_dqs_n&lt;3&gt;</twDest><twClk2SU><twSrc>clk_in</twSrc><twRiseFall>2.690</twRiseFall></twClk2SU><twClk2SU><twSrc>ddr2_dqs&lt;3&gt;</twSrc><twFallRise>2.010</twFallRise><twFallFall>2.034</twFallFall></twClk2SU><twClk2SU><twSrc>ddr2_dqs_n&lt;3&gt;</twSrc><twFallRise>2.010</twFallRise><twFallFall>2.034</twFallFall></twClk2SU></twClk2SUList><twOffsetTables></twOffsetTables></twDataSheet></twVerboseRpt></twBody><twSum anchorID="358"><twErrCnt>0</twErrCnt><twScore>0</twScore><twSetupScore>0</twSetupScore><twHoldScore>0</twHoldScore><twConstCov><twPathCnt>21010</twPathCnt><twNetCnt>8</twNetCnt><twConnCnt>8722</twConnCnt></twConstCov><twStats anchorID="359"><twMinPer>8.640</twMinPer><twFootnote number="1" /><twMaxFreq>115.741</twMaxFreq><twMaxFromToDel>5.584</twMaxFromToDel><twMaxNetDel>0.805</twMaxNetDel></twStats></twSum><twFoot><twFootnoteExplanation  number="1" text="The minimum period statistic assumes all single cycle delays."></twFootnoteExplanation><twTimestamp>Mon Jun 03 14:49:08 2013 </twTimestamp></twFoot><twClientInfo anchorID="360"><twClientName>Trace</twClientName><twAttrList><twAttrListItem><twName>Trace Settings</twName><twValue>

Peak Memory Usage: 334 MB
</twValue></twAttrListItem></twAttrList></twClientInfo></twReport>
