mips_core
decoder
decode_pipe
ctl_FSM
rf_stage
mips_sys
mem_module
ext_ctl_reg_clr_cls
exec_stage
ext
pipelinedregs
alu_muxa
alu_muxb
alu_func_reg_clr_cls
mips_dvc
forward
forward_node
wb_mux_ctl_reg_clr_cls
muxa_ctl_reg_clr_cls
wb_mux
mips_alu
alu_we_reg_clr_cls
reg_array
fwd_mux
wb_we_reg_clr_cls
r5_reg_clr_cls
muxb_ctl_reg_clr_cls
r32_reg_clr_cls
alu
jack
rd_sel
rd_sel_reg_clr_cls
rf_stage/input_id_cmd
ctl_FSM/always_5/block_1/case_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/stmt_2
ctl_FSM/always_5/block_1/case_1/block_1/if_1/if_1/if_1
decoder/always_1/block_1/case_1/block_1/case_1/block_11
ctl_FSM/always_5/block_1/case_1/block_3
ctl_FSM/always_5/block_1/case_1/block_3/if_1
decoder/always_1/block_1/case_1/block_1/case_1/block_11/stmt_5
decode_pipe/wire_wb_mux_ctl_o
decoder/always_1/block_1/case_1/block_1/case_1/block_22
ctl_FSM/always_3/if_1/case_1/stmt_2
ctl_FSM/always_5/block_1/case_1/block_1
ctl_FSM/always_5/block_1/case_1/block_1/if_1
ctl_FSM/always_5/block_1/case_1/block_1/if_1/if_1
ctl_FSM/always_5/block_1/case_1/block_1/if_1/if_1/if_1/if_1
rf_stage/input_pause
mips_core/input_pause
ctl_FSM/input_id_cmd
rf_stage/input_rst_i
decoder/always_1/block_1/case_1/block_1/case_1/block_16
decoder/always_1/block_1/case_1/block_1/case_1
decoder/always_1/block_1/case_1/block_1
reg_array/input_rdaddress_a
reg_array/always_2/if_1/block_1/stmt_1
reg_array/always_2/if_1/block_1
rf_stage/wire_BUS3237
rf_stage/inst_jack2
mips_sys/input_zz_ins_i
mips_core/input_zz_ins_i
jack/wire_rs_o
jack/assign_1_rs_o
rf_stage/input_ins_i
jack/input_ins_i
reg_array/always_2
reg_array/always_2/if_1
reg_array/reg_r_rdaddress_a
r5_reg_clr_cls/input_clr
r5_reg_clr_cls/input_cls
reg_array/always_1/if_1/block_1
reg_array/always_1
mips_core/input_rst
mips_sys/input_rst
ctl_FSM/input_pause
mips_sys/input_pause
ctl_FSM/input_rst
ctl_FSM/input_irq
ctl_FSM/reg_delay_counter
ctl_FSM/always_3
ctl_FSM/always_3/if_1
alu_muxb/input_ext
decoder/always_1/block_1/case_1/block_10
decode_pipe/inst_idecoder
decode_pipe/wire_fsm_dly
mips_core/wire_BUS197
mips_core/inst_decoder_pipe
decoder/input_ins_i
decode_pipe/input_ins_i
ctl_FSM/reg_NextState
ctl_FSM/reg_CurrState
ctl_FSM/always_5
ctl_FSM/always_5/block_1/case_1
ctl_FSM/always_5/block_1
forward_node/always_1/if_1/if_1/stmt_2
forward/wire_cmp_rs_fw
forward/inst_fw_cmp_rs
mips_core/wire_BUS2140
mips_core/wire_BUS117
mips_core/inst_wb_mux
mips_core/wire_BUS15471
mips_core/wire_BUS24839
mips_core/inst_rs_reg
mips_core/wire_BUS5840
mips_core/wire_BUS5832
mips_core/wire_BUS422
mips_core/wire_BUS7101
decode_pipe/input_pause
pipelinedregs/input_pause
ctl_FSM/reg_id2ra_ctl_cls
ctl_FSM/always_6
ctl_FSM/always_6/block_1
ctl_FSM/always_6/block_1/case_1
decoder/reg_fsm_dly
decoder/always_1/block_1/case_1
decoder/always_1/block_1
decoder/always_1
mips_sys/inst_i_mips_core
r32_reg_clr_cls/always_1/if_1/if_1/stmt_2
pipelinedregs/wire_muxb_ctl_o
ctl_FSM/always_5/block_1/case_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1
ctl_FSM/always_5/block_1/case_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1
forward/inst_fw_reg_rns
forward/wire_BUS82
forward/input_rns_i
decoder/wire_inst_func
decoder/assign_2_inst_func
decoder/always_1/block_1/case_1/block_1/case_1/block_1
decoder/always_1/block_1/case_1/block_1/case_1/block_1/stmt_5
decoder/always_1/block_1/case_1/block_10/stmt_5
decoder/always_1/block_1/case_1/block_1/case_1/block_22/stmt_5
ctl_FSM/always_5/block_1/case_1/block_2/if_1/if_1/if_1/if_1/if_1/stmt_2
ctl_FSM/always_5/block_1/case_1/block_2/if_1/if_1/if_1/if_1/if_1
ctl_FSM/always_5/block_1/case_1/block_2/if_1
ctl_FSM/always_5/block_1/case_1/block_2
ctl_FSM/always_5/block_1/case_1/block_2/if_1/if_1/if_1/if_1
ctl_FSM/always_5/block_1/case_1/block_2/if_1/if_1/if_1
decoder/assign_1_inst_op
decoder/wire_inst_op
ctl_FSM/always_6/block_1/case_1/block_1
r32_reg_clr_cls/input_r32_i
pipelinedregs/wire_rd_sel_o
rd_sel_reg_clr_cls/reg_rd_sel_o
rd_sel_reg_clr_cls/always_1
reg_array/reg_r_wraddress
reg_array/always_1/if_1/block_1/stmt_3
reg_array/input_rd_clk_cls
ctl_FSM/always_4
ctl_FSM/always_4/if_1
ctl_FSM/always_4/if_1/if_1
ctl_FSM/always_4/if_1/if_1/stmt_1
decoder/always_1/block_1/case_1/block_1/case_1/block_20/stmt_8
decoder/always_1/block_1/case_1/block_1/case_1/block_20
pipelinedregs/input_alu_func_i
ctl_FSM/always_5/block_1/case_1/block_1/if_1/if_1/if_1/if_1/if_1
rf_stage/inst_MAIN_FSM
ctl_FSM/always_6/block_1/case_1/block_1/stmt_5
mips_core/wire_NET1640
decoder/reg_muxb_ctl
decoder/always_1/block_1/case_1/block_1/case_1/block_2
mips_dvc/always_6
mips_core/input_irq_i
r32_reg_clr_cls/always_1/if_1
rf_stage/inst_jack1
reg_array/input_data
rf_stage/input_ext_ctl_i
rf_stage/wire_rt_o
ctl_FSM/always_6/block_1/case_1/block_1/stmt_2
pipelinedregs/inst_U24
alu_we_reg_clr_cls/reg_alu_we_o
mips_core/wire_NET1606
decode_pipe/input_id2ra_ctl_clr
wb_mux_ctl_reg_clr_cls/always_1/if_1/if_1/stmt_2
alu_muxa/input_ctl
alu/always_1
alu_func_reg_clr_cls/always_1/if_1/if_1
alu_muxb/reg_b_o
pipelinedregs/wire_BUS5483
ext_ctl_reg_clr_cls/input_cls
ext/assign_1_instr25_0
muxa_ctl_reg_clr_cls/always_1/if_1/if_1
pipelinedregs/input_muxa_ctl_i
mem_module/input_dmem_addr_i
decode_pipe/wire_wb_we_o
pipelinedregs/inst_U13
pipelinedregs/wire_NET7643
mips_core/wire_BUS7117
exec_stage/inst_dmem_fw_mux
forward/inst_fw_alu_rs
forward_node/always_1/if_1
r5_reg_clr_cls/reg_r5_o
mips_core/inst_rnd_pass2
fwd_mux/always_1/case_1/stmt_3
muxa_ctl_reg_clr_cls/always_1/if_1/if_1/stmt_2
ctl_FSM/always_3/if_1/case_1
exec_stage/inst_i_alu_muxa
r32_reg_clr_cls/always_1/if_1/if_1
rf_stage/wire_NET6658
wb_we_reg_clr_cls/input_clr
alu_we_reg_clr_cls/always_1
ext_ctl_reg_clr_cls/input_ext_ctl_i
ext/input_ctl
ctl_FSM/always_6/block_1/case_1/block_1/stmt_3
decode_pipe/wire_BUS2118
alu/always_1/block_1
reg_array/input_pause
pipelinedregs/input_muxb_ctl_i
muxb_ctl_reg_clr_cls/input_cls
decode_pipe/input_id2ra_ctl_cls
pipelinedregs/inst_U14
fwd_mux/input_din
mips_core/wire_NET457
mem_module/wire_Zz_addr
mips_core/inst_MEM_CTL
forward_node/always_1/if_1/if_1
mips_core/wire_BUS7160
mips_dvc/always_6/stmt_1
rf_stage/input_fw_cmp_rs
alu_muxa/input_fw_ctl
mips_core/inst_rt_reg
wb_mux/always_1
pipelinedregs/wire_alu_func_o
exec_stage/input_alu_func
alu_func_reg_clr_cls/always_1/if_1/if_1/stmt_2
pipelinedregs/inst_U26
rd_sel/always_1
rf_stage/inst_rd_sel
decoder/always_1/block_1/case_1/block_25
ctl_FSM/always_3/if_1/case_1/stmt_1
ctl_FSM/always_6/block_1/case_1/block_1/stmt_4
wb_we_reg_clr_cls/input_cls
alu_func_reg_clr_cls/input_alu_func_i
decoder/reg_alu_func
mem_module/wire_dmem_addr_s
rd_sel/always_1/case_1
rf_stage/wire_ext_o
wb_mux/always_1/if_1
alu_we_reg_clr_cls/always_1/if_1
alu/always_1/block_1/case_1
alu_muxa/input_rs
r32_reg_clr_cls/input_clr
mips_core/wire_BUS7219
mips_core/wire_BUS1158
mips_core/inst_alu_pass0
fwd_mux/input_fw_ctl
ext/input_ins_i
ext_ctl_reg_clr_cls/reg_ext_ctl_o
decode_pipe/input_ra2ex_ctl_clr
pipelinedregs/input_ra2ex_ctl_clr
muxb_ctl_reg_clr_cls/input_muxb_ctl_i
exec_stage/inst_i_alu_muxb
pipelinedregs/wire_alu_we_o
pipelinedregs/wire_BUS5651
rf_stage/inst_reg_bank
alu_func_reg_clr_cls/input_clr
mips_sys/inst_imips_dvc
muxa_ctl_reg_clr_cls/input_cls
r32_reg_clr_cls/input_cls
rd_sel/always_1/case_1/stmt_1
mips_core/wire_BUS1724
reg_array/input_wraddress
rf_stage/inst_rf_fwd_rt
decoder/always_1/block_1/case_1/block_10/stmt_8
pipelinedregs/inst_U16
decode_pipe/wire_alu_func_o
decode_pipe/inst_pipereg
decoder/always_1/block_1/case_1/block_1/case_1/block_2/stmt_5
wb_mux_ctl_reg_clr_cls/input_wb_mux_ctl_i
alu/always_1/block_1/case_1/stmt_3
alu_muxa/reg_a_o
alu_we_reg_clr_cls/always_1/if_1/if_1
wb_we_reg_clr_cls/input_wb_we_i
mips_core/wire_BUS7231
mips_core/inst_alu_pass1
decoder/always_1/block_1/case_1/block_25/stmt_1
ext/reg_res
pipelinedregs/inst_U4
muxb_ctl_reg_clr_cls/reg_muxb_ctl_o
rf_stage/input_irq_i
exec_stage/input_ext_i
exec_stage/wire_BUS468
mips_alu/assign_1_c
mips_core/wire_cop_addr_o
forward_node/input_alu_wr_rn
rf_stage/wire_id2ra_ctl_clr_o
fwd_mux/reg_dout
wb_mux/always_1/if_1/stmt_2
pipelinedregs/inst_U5
rf_stage/input_rd_sel_i
wb_we_reg_clr_cls/reg_wb_we_o
wb_mux_ctl_reg_clr_cls/reg_wb_mux_ctl_o
alu_func_reg_clr_cls/input_cls
rf_stage/wire_id2ra_ctl_cls_o
muxa_ctl_reg_clr_cls/input_muxa_ctl_i
pipelinedregs/inst_U17
exec_stage/input_muxa_ctl_i
r32_reg_clr_cls/reg_r32_o
alu_muxb/always_1
decode_pipe/wire_BUS2040
pipelinedregs/wire_BUS5674
mips_core/wire_BUS1726
exec_stage/wire_BUS476
ext/wire_instr25_0
mips_core/inst_ext_reg
jack/assign_2_rt_o
mips_core/wire_BUS748
pipelinedregs/input_wb_mux_ctl_i
pipelinedregs/assign_1_NET7643
reg_array/input_wren
wb_mux/input_alu_i
rf_stage/inst_rs_fwd_rs
alu/input_a
mips_alu/input_a
mips_core/wire_zz_addr_o
muxa_ctl_reg_clr_cls/reg_muxa_ctl_o
alu_func_reg_clr_cls/reg_alu_func_o
mips_core/inst_iRF_stage
alu_we_reg_clr_cls/always_1/if_1/if_1/stmt_2
ctl_FSM/always_5/block_1/case_1/block_2/if_1/if_1
pipelinedregs/inst_U18
wb_mux/input_sel
pipelinedregs/inst_U6
forward/input_fw_alu_rn
rf_stage/wire_BUS2085
pipelinedregs/wire_ext_ctl
decoder/reg_ext_ctl
ext_ctl_reg_clr_cls/always_1
rf_stage/input_wb_addr_i
wb_we_reg_clr_cls/always_1
decoder/always_1/block_1/case_1/block_1/case_1/block_20/stmt_12
reg_array/reg_r_data
alu/input_alu_func
exec_stage/input_muxa_fw_ctl
r5_reg_clr_cls/always_1
mips_core/wire_BUS18211
jack/assign_3_rd_o
rf_stage/wire_ra2ex_ctl_clr_o
forward_node/input_mem_wr_rn
alu_muxb/always_1/case_1
mips_alu/input_b
exec_stage/wire_alu_ur_o
ctl_FSM/always_5/block_1/case_1/block_3/if_1/stmt_1
decoder/always_1/block_1/case_1/block_25/stmt_5
decode_pipe/wire_ext_ctl_o
alu_muxb/always_1/case_1/stmt_1
wb_mux/reg_wb_o
rf_stage/input_wb_din_i
pipelinedregs/inst_U1
mips_core/inst_iexec_stage
pipelinedregs/wire_BUS5690
decoder/reg_muxa_ctl
jack/wire_rd_o
forward_node/input_rn
mips_core/wire_BUS775
wb_we_reg_clr_cls/always_1/if_1
alu/input_b
muxb_ctl_reg_clr_cls/always_1
ext_ctl_reg_clr_cls/always_1/if_1
ctl_FSM/reg_id2ra_ctl_clr
pipelinedregs/inst_U7
pipelinedregs/wire_muxa_ctl_o
exec_stage/wire_dmem_data_ur_o
exec_stage/input_muxb_ctl_i
mips_alu/input_ctl
mips_sys/wire_w_irq
mips_dvc/always_5
reg_array/always_1/if_1
forward/wire_alu_rs_fw
rd_sel/input_ctl
forward/input_fw_mem_rn
alu_muxa/always_1
r5_reg_clr_cls/always_1/if_1
rf_stage/wire_rd_index_o
decoder/always_1/block_1/case_1/block_1/case_1/block_20/stmt_5
decode_pipe/wire_BUS2072
decoder/always_1/block_1/case_1/block_10/stmt_1
pipelinedregs/input_ext_ctl_i
ext_ctl_reg_clr_cls/always_1/if_1/if_1
muxb_ctl_reg_clr_cls/always_1/if_1
mips_sys/wire_zz_addr_o
mips_dvc/always_5/if_1
pipelinedregs/inst_U10
rf_stage/wire_BUS5421
rd_sel/input_rd_i
mips_core/wire_BUS371
reg_array/reg_r_wren
rf_stage/input_wb_we_i
pipelinedregs/wire_BUS5790
pipelinedregs/wire_wb_mux_ctl_o
wb_mux_ctl_reg_clr_cls/always_1
decoder/always_1/block_1/case_1/block_25/stmt_6
alu_muxb/always_1/case_1/stmt_2
ext/always_1
mips_alu/inst_mips_alu
mips_core/wire_BUS9589
decode_pipe/wire_muxa_ctl_o
reg_array/always_1/if_1/block_1/stmt_1
exec_stage/input_rs_i
alu_muxa/always_1/block_1
alu/reg_alu_out
r5_reg_clr_cls/always_1/if_1/if_1
wb_we_reg_clr_cls/always_1/if_1/if_1
alu_we_reg_clr_cls/input_alu_we_i
rf_stage/wire_rs_n_o
jack/wire_rt_o
mips_core/inst_iforward
forward_node/reg_mux_fw
decode_pipe/wire_muxb_ctl_o
rf_stage/inst_i_ext
ext_ctl_reg_clr_cls/always_1/if_1/if_1/stmt_2
ctl_FSM/always_5/block_1/case_1/stmt_1
mips_dvc/always_5/if_1/block_2
mips_dvc/reg_cmd
decoder/always_1/block_1/case_1/block_1/case_1/block_20/stmt_6
ctl_FSM/reg_id2ra_ins_cls
mips_core/inst_rnd_pass0
mips_alu/wire_alu_c
mips_core/wire_NET1375
forward/input_pause
pipelinedregs/wire_BUS7299
pipelinedregs/wire_BUS4987
pipelinedregs/input_id2ra_ctl_clr
ext/always_1/case_1
decoder/reg_wb_mux
exec_stage/input_rt_i
mem_module/assign_3_dmem_addr_s
fwd_mux/always_1
pipelinedregs/inst_U21
reg_array/always_1/if_1/block_1/stmt_2
wb_mux_ctl_reg_clr_cls/always_1/if_1
muxb_ctl_reg_clr_cls/always_1/if_1/if_1
decode_pipe/wire_BUS2086
muxa_ctl_reg_clr_cls/always_1
alu_muxb/input_ctl
alu_we_reg_clr_cls/input_clr
r5_reg_clr_cls/always_1/if_1/if_1/stmt_2
rf_stage/wire_BUS6061
alu_func_reg_clr_cls/always_1
rf_stage/wire_rs_o
reg_array/wire_qa
pipelinedregs/wire_wb_we_o
alu_muxa/always_1/block_1/case_1
alu_muxb/input_rt
r32_reg_clr_cls/always_1
mips_dvc/reg_irq_req_o
rf_stage/inst_ins_reg
mips_core/inst_rnd_pass1
pipelinedregs/inst_U12
pipelinedregs/inst_U22
wb_we_reg_clr_cls/always_1/if_1/if_1/stmt_2
alu_func_reg_clr_cls/always_1/if_1
wb_mux_ctl_reg_clr_cls/always_1/if_1/if_1
mips_core/wire_NET1572
pipelinedregs/input_id2ra_ctl_cls
decoder/always_1/block_1/case_1/block_25/stmt_8
decoder/always_1/block_1/case_1/block_1/case_1/block_20/stmt_7
ext/always_1/case_1/stmt_1
decoder/always_1/block_1/case_1/block_10/stmt_12
exec_stage/inst_MIPS_alu
mem_module/assign_4_Zz_addr
decode_pipe/wire_rd_sel_o
mips_core/wire_BUS6275
ext_ctl_reg_clr_cls/input_clr
muxa_ctl_reg_clr_cls/always_1/if_1
pipelinedregs/wire_BUS5008
mips_dvc/always_5/if_1/block_2/if_1
ctl_FSM/reg_ra2exec_ctl_clr
r5_reg_clr_cls/input_r5_i
rd_sel/reg_rd_o
muxb_ctl_reg_clr_cls/always_1/if_1/if_1/stmt_2
rf_stage/wire_BUS6095
decode_pipe/wire_BUS2094
rf_stage/wire_rt_n_o
mips_alu/wire_c
reg_array/wire_qb
fwd_mux/always_1/case_1
forward_node/always_1
alu_muxa/always_1/block_1/case_1/stmt_1
ctl_FSM/always_3/if_1/cond
ctl_FSM/always_4/if_1/cond
decoder/always_1/block_1/case_1/block_1/case_1/cond
ctl_FSM/always_5/block_1/case_1/block_1/if_1/if_1/cond
ctl_FSM/always_5/block_1/case_1/block_1/if_1/if_1/if_1/if_1/if_1/cond
reg_array/always_1/if_1/cond
r32_reg_clr_cls/always_1/if_1/if_1/cond
rf_stage/inst_ins_reg/expr_1
ctl_FSM/always_6/block_1/case_1/cond
ctl_FSM/always_5/block_1/case_1/block_1/if_1/if_1/if_1/if_1/cond
ctl_FSM/always_5/block_1/case_1/block_1/if_1/cond
ctl_FSM/always_5/block_1/case_1/block_3/if_1/cond
ctl_FSM/always_3/if_1/case_1/stmt_1/expr_1
reg_array/always_2/if_1/cond/expr_2
r32_reg_clr_cls/always_1/if_1/cond
ctl_FSM/always_5/block_1/case_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/cond
pipelinedregs/inst_U7/expr_1
r5_reg_clr_cls/always_1/if_1/cond
ctl_FSM/always_4/if_1/if_1/cond
mips_dvc/always_6/stmt_1/expr_1
ctl_FSM/always_3/if_1/case_1/cond
ctl_FSM/always_5/block_1/case_1/cond
r5_reg_clr_cls/always_1/if_1/if_1/cond
decoder/always_1/block_1/case_1/cond
pipelinedregs/inst_U26/expr_1
alu_func_reg_clr_cls/always_1/if_1/if_1/cond
alu_func_reg_clr_cls/always_1/if_1/cond
alu_muxa/always_1/block_1/case_1/cond
muxa_ctl_reg_clr_cls/always_1/if_1/if_1/cond
reg_array/always_2/if_1/cond
reg_array/always_2/if_1/cond/expr_1
wb_mux/always_1/if_1/cond
wb_we_reg_clr_cls/always_1/if_1/cond
rd_sel/always_1/case_1/cond
pipelinedregs/inst_U4/expr_1
ext_ctl_reg_clr_cls/always_1/if_1/if_1/cond
muxb_ctl_reg_clr_cls/always_1/if_1/if_1/cond
pipelinedregs/assign_1_NET7643/expr_1
wb_we_reg_clr_cls/always_1/if_1/if_1/cond
alu_we_reg_clr_cls/always_1/if_1/cond
alu_muxb/always_1/case_1/cond
alu/always_1/block_1/case_1/cond
mips_alu/assign_1_c/expr_1/expr_1
mips_alu/assign_1_c/expr_1
ext_ctl_reg_clr_cls/always_1/if_1/cond
ext/always_1/case_1/cond
alu_muxa/always_1/block_1/case_1/stmt_1/expr_1/expr_2/expr_1
alu_muxa/always_1/block_1/case_1/stmt_1/expr_1/expr_1
forward_node/always_1/if_1/if_1/cond/expr_1/expr_1
forward_node/always_1/if_1/if_1/cond
forward_node/always_1/if_1/if_1/cond/expr_1
forward_node/always_1/if_1/cond/expr_1
forward_node/always_1/if_1/cond/expr_1/expr_1
forward_node/always_1/if_1/cond
fwd_mux/always_1/case_1/cond
alu/always_1/block_1/case_1/stmt_3/expr_1
alu_muxa/always_1/block_1/case_1/stmt_1/expr_1
alu_muxa/always_1/block_1/case_1/stmt_1/expr_1/expr_2
