#! /usr/local/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1163-g71c36d12)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x561ca8ddc4a0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x561ca8eaa7b0 .scope module, "data_ram" "data_ram" 3 3;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "data_address";
    .port_info 2 /INPUT 1 "data_write";
    .port_info 3 /INPUT 1 "data_read";
    .port_info 4 /INPUT 32 "data_writedata";
    .port_info 5 /OUTPUT 32 "data_readdata";
o0x7fbe3e12b018 .functor BUFZ 1, C4<z>; HiZ drive
v0x561ca8ea6e00_0 .net "clk", 0 0, o0x7fbe3e12b018;  0 drivers
o0x7fbe3e12b048 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x561ca8eab530_0 .net "data_address", 31 0, o0x7fbe3e12b048;  0 drivers
o0x7fbe3e12b078 .functor BUFZ 1, C4<z>; HiZ drive
v0x561ca8eb07f0_0 .net "data_read", 0 0, o0x7fbe3e12b078;  0 drivers
v0x561ca8eb0b20_0 .var "data_readdata", 31 0;
o0x7fbe3e12b0d8 .functor BUFZ 1, C4<z>; HiZ drive
v0x561ca8eb1c30_0 .net "data_write", 0 0, o0x7fbe3e12b0d8;  0 drivers
o0x7fbe3e12b108 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x561ca8eb3cb0_0 .net "data_writedata", 31 0, o0x7fbe3e12b108;  0 drivers
S_0x561ca8e84f70 .scope module, "instruction_ram" "instruction_ram" 4 3;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "instr_address";
    .port_info 1 /OUTPUT 32 "instr_readdata";
o0x7fbe3e12b258 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x561ca8eca7c0_0 .net "instr_address", 31 0, o0x7fbe3e12b258;  0 drivers
v0x561ca8eca8c0_0 .var "instr_readdata", 31 0;
S_0x561ca8e97860 .scope module, "sll_tb" "sll_tb" 5 1;
 .timescale 0 0;
v0x561ca8ed8f10_0 .net "active", 0 0, L_0x561ca8ef3270;  1 drivers
v0x561ca8ed8fd0_0 .var "clk", 0 0;
v0x561ca8ed9070_0 .var "clk_enable", 0 0;
v0x561ca8ed9160_0 .net "data_address", 31 0, L_0x561ca8ef0e40;  1 drivers
v0x561ca8ed9200_0 .net "data_read", 0 0, L_0x561ca8eee9c0;  1 drivers
v0x561ca8ed92f0_0 .var "data_readdata", 31 0;
v0x561ca8ed93c0_0 .net "data_write", 0 0, L_0x561ca8eee7e0;  1 drivers
v0x561ca8ed9490_0 .net "data_writedata", 31 0, L_0x561ca8ef0b30;  1 drivers
v0x561ca8ed9560_0 .net "instr_address", 31 0, L_0x561ca8ef21a0;  1 drivers
v0x561ca8ed96c0_0 .var "instr_readdata", 31 0;
v0x561ca8ed9760_0 .net "register_v0", 31 0, L_0x561ca8ef0ac0;  1 drivers
v0x561ca8ed9850_0 .var "reset", 0 0;
S_0x561ca8e97c30 .scope begin, "$unm_blk_3" "$unm_blk_3" 5 36, 5 36 0, S_0x561ca8e97860;
 .timescale 0 0;
v0x561ca8ecaa90_0 .var "expected", 31 0;
v0x561ca8ecab90_0 .var "funct", 5 0;
v0x561ca8ecac70_0 .var "i", 4 0;
v0x561ca8ecad30_0 .var "imm", 15 0;
v0x561ca8ecae10_0 .var "imm_instr", 31 0;
v0x561ca8ecaf40_0 .var "opcode", 5 0;
v0x561ca8ecb020_0 .var "r_instr", 31 0;
v0x561ca8ecb100_0 .var "rd", 4 0;
v0x561ca8ecb1e0_0 .var "rs", 4 0;
v0x561ca8ecb2c0_0 .var "rt", 4 0;
v0x561ca8ecb3a0_0 .var "shamt", 4 0;
v0x561ca8ecb480_0 .var "test", 31 0;
E_0x561ca8e24470 .event posedge, v0x561ca8ecd3b0_0;
S_0x561ca8e98060 .scope module, "dut" "mips_cpu_harvard" 5 125, 6 1 0, S_0x561ca8e97860;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 1 "active";
    .port_info 3 /OUTPUT 32 "register_v0";
    .port_info 4 /INPUT 1 "clk_enable";
    .port_info 5 /OUTPUT 32 "instr_address";
    .port_info 6 /INPUT 32 "instr_readdata";
    .port_info 7 /OUTPUT 32 "data_address";
    .port_info 8 /OUTPUT 1 "data_write";
    .port_info 9 /OUTPUT 1 "data_read";
    .port_info 10 /OUTPUT 32 "data_writedata";
    .port_info 11 /INPUT 32 "data_readdata";
L_0x561ca8ea6ce0 .functor OR 1, L_0x561ca8eea1c0, L_0x561ca8eea440, C4<0>, C4<0>;
L_0x561ca8e11d80 .functor BUFZ 1, L_0x561ca8ee9c20, C4<0>, C4<0>, C4<0>;
L_0x561ca8eb0a00 .functor BUFZ 1, L_0x561ca8ee9dc0, C4<0>, C4<0>, C4<0>;
L_0x561ca8eb1a90 .functor BUFZ 1, L_0x561ca8ee9dc0, C4<0>, C4<0>, C4<0>;
L_0x561ca8eea980 .functor AND 1, L_0x561ca8ee9c20, L_0x561ca8eeac80, C4<1>, C4<1>;
L_0x561ca8eb3b90 .functor OR 1, L_0x561ca8eea980, L_0x561ca8eea860, C4<0>, C4<0>;
L_0x561ca8e55520 .functor OR 1, L_0x561ca8eb3b90, L_0x561ca8eeaa90, C4<0>, C4<0>;
L_0x561ca8eeaf20 .functor OR 1, L_0x561ca8e55520, L_0x561ca8eec580, C4<0>, C4<0>;
L_0x561ca8eeb030 .functor OR 1, L_0x561ca8eeaf20, L_0x561ca8eebce0, C4<0>, C4<0>;
L_0x561ca8eeb0f0 .functor BUFZ 1, L_0x561ca8ee9ee0, C4<0>, C4<0>, C4<0>;
L_0x561ca8eebbd0 .functor AND 1, L_0x561ca8eeb640, L_0x561ca8eeb9a0, C4<1>, C4<1>;
L_0x561ca8eebce0 .functor OR 1, L_0x561ca8eeb340, L_0x561ca8eebbd0, C4<0>, C4<0>;
L_0x561ca8eec580 .functor AND 1, L_0x561ca8eec0b0, L_0x561ca8eec360, C4<1>, C4<1>;
L_0x561ca8eecd30 .functor OR 1, L_0x561ca8eec7d0, L_0x561ca8eecaf0, C4<0>, C4<0>;
L_0x561ca8eebe40 .functor OR 1, L_0x561ca8eed2a0, L_0x561ca8eed5a0, C4<0>, C4<0>;
L_0x561ca8eed480 .functor AND 1, L_0x561ca8eecfb0, L_0x561ca8eebe40, C4<1>, C4<1>;
L_0x561ca8eedda0 .functor OR 1, L_0x561ca8eeda30, L_0x561ca8eedcb0, C4<0>, C4<0>;
L_0x561ca8eee0a0 .functor OR 1, L_0x561ca8eedda0, L_0x561ca8eedeb0, C4<0>, C4<0>;
L_0x561ca8eee250 .functor AND 1, L_0x561ca8ee9c20, L_0x561ca8eee0a0, C4<1>, C4<1>;
L_0x561ca8eee400 .functor AND 1, L_0x561ca8ee9c20, L_0x561ca8eee310, C4<1>, C4<1>;
L_0x561ca8eee720 .functor AND 1, L_0x561ca8ee9c20, L_0x561ca8eee1b0, C4<1>, C4<1>;
L_0x561ca8eee9c0 .functor BUFZ 1, L_0x561ca8eb0a00, C4<0>, C4<0>, C4<0>;
L_0x561ca8eef650 .functor AND 1, L_0x561ca8ef3270, L_0x561ca8eeb030, C4<1>, C4<1>;
L_0x561ca8eef760 .functor OR 1, L_0x561ca8eebce0, L_0x561ca8eec580, C4<0>, C4<0>;
L_0x561ca8ef0b30 .functor BUFZ 32, L_0x561ca8ef09b0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x561ca8ef0bf0 .functor BUFZ 32, L_0x561ca8eef940, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x561ca8ef0d40 .functor BUFZ 32, L_0x561ca8ef09b0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x561ca8ef0e40 .functor BUFZ 32, v0x561ca8ecc440_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x561ca8ef1e40 .functor AND 1, v0x561ca8ed9070_0, L_0x561ca8eee250, C4<1>, C4<1>;
L_0x561ca8ef1eb0 .functor AND 1, L_0x561ca8ef1e40, v0x561ca8ed60a0_0, C4<1>, C4<1>;
L_0x561ca8ef21a0 .functor BUFZ 32, v0x561ca8ecd470_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x561ca8ef3270 .functor BUFZ 1, v0x561ca8ed60a0_0, C4<0>, C4<0>, C4<0>;
L_0x561ca8ef33f0 .functor AND 1, v0x561ca8ed9070_0, v0x561ca8ed60a0_0, C4<1>, C4<1>;
v0x561ca8ed0190_0 .net *"_ivl_100", 31 0, L_0x561ca8eebeb0;  1 drivers
L_0x7fbe3e0e2498 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x561ca8ed0290_0 .net *"_ivl_103", 25 0, L_0x7fbe3e0e2498;  1 drivers
L_0x7fbe3e0e24e0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x561ca8ed0370_0 .net/2u *"_ivl_104", 31 0, L_0x7fbe3e0e24e0;  1 drivers
v0x561ca8ed0430_0 .net *"_ivl_106", 0 0, L_0x561ca8eec0b0;  1 drivers
v0x561ca8ed04f0_0 .net *"_ivl_109", 5 0, L_0x561ca8eec2c0;  1 drivers
L_0x7fbe3e0e2528 .functor BUFT 1, C4<001001>, C4<0>, C4<0>, C4<0>;
v0x561ca8ed05d0_0 .net/2u *"_ivl_110", 5 0, L_0x7fbe3e0e2528;  1 drivers
v0x561ca8ed06b0_0 .net *"_ivl_112", 0 0, L_0x561ca8eec360;  1 drivers
v0x561ca8ed0770_0 .net *"_ivl_116", 31 0, L_0x561ca8eec6e0;  1 drivers
L_0x7fbe3e0e2570 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x561ca8ed0850_0 .net *"_ivl_119", 25 0, L_0x7fbe3e0e2570;  1 drivers
L_0x7fbe3e0e20a8 .functor BUFT 1, C4<100011>, C4<0>, C4<0>, C4<0>;
v0x561ca8ed0930_0 .net/2u *"_ivl_12", 5 0, L_0x7fbe3e0e20a8;  1 drivers
L_0x7fbe3e0e25b8 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0x561ca8ed0a10_0 .net/2u *"_ivl_120", 31 0, L_0x7fbe3e0e25b8;  1 drivers
v0x561ca8ed0af0_0 .net *"_ivl_122", 0 0, L_0x561ca8eec7d0;  1 drivers
v0x561ca8ed0bb0_0 .net *"_ivl_124", 31 0, L_0x561ca8eeca00;  1 drivers
L_0x7fbe3e0e2600 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x561ca8ed0c90_0 .net *"_ivl_127", 25 0, L_0x7fbe3e0e2600;  1 drivers
L_0x7fbe3e0e2648 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x561ca8ed0d70_0 .net/2u *"_ivl_128", 31 0, L_0x7fbe3e0e2648;  1 drivers
v0x561ca8ed0e50_0 .net *"_ivl_130", 0 0, L_0x561ca8eecaf0;  1 drivers
v0x561ca8ed0f10_0 .net *"_ivl_134", 31 0, L_0x561ca8eecec0;  1 drivers
L_0x7fbe3e0e2690 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x561ca8ed1100_0 .net *"_ivl_137", 25 0, L_0x7fbe3e0e2690;  1 drivers
L_0x7fbe3e0e26d8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x561ca8ed11e0_0 .net/2u *"_ivl_138", 31 0, L_0x7fbe3e0e26d8;  1 drivers
v0x561ca8ed12c0_0 .net *"_ivl_140", 0 0, L_0x561ca8eecfb0;  1 drivers
v0x561ca8ed1380_0 .net *"_ivl_143", 5 0, L_0x561ca8eed200;  1 drivers
L_0x7fbe3e0e2720 .functor BUFT 1, C4<001001>, C4<0>, C4<0>, C4<0>;
v0x561ca8ed1460_0 .net/2u *"_ivl_144", 5 0, L_0x7fbe3e0e2720;  1 drivers
v0x561ca8ed1540_0 .net *"_ivl_146", 0 0, L_0x561ca8eed2a0;  1 drivers
v0x561ca8ed1600_0 .net *"_ivl_149", 5 0, L_0x561ca8eed500;  1 drivers
L_0x7fbe3e0e2768 .functor BUFT 1, C4<001000>, C4<0>, C4<0>, C4<0>;
v0x561ca8ed16e0_0 .net/2u *"_ivl_150", 5 0, L_0x7fbe3e0e2768;  1 drivers
v0x561ca8ed17c0_0 .net *"_ivl_152", 0 0, L_0x561ca8eed5a0;  1 drivers
v0x561ca8ed1880_0 .net *"_ivl_155", 0 0, L_0x561ca8eebe40;  1 drivers
v0x561ca8ed1940_0 .net *"_ivl_159", 1 0, L_0x561ca8eed940;  1 drivers
L_0x7fbe3e0e20f0 .functor BUFT 1, C4<101011>, C4<0>, C4<0>, C4<0>;
v0x561ca8ed1a20_0 .net/2u *"_ivl_16", 5 0, L_0x7fbe3e0e20f0;  1 drivers
L_0x7fbe3e0e27b0 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
v0x561ca8ed1b00_0 .net/2u *"_ivl_160", 1 0, L_0x7fbe3e0e27b0;  1 drivers
v0x561ca8ed1be0_0 .net *"_ivl_162", 0 0, L_0x561ca8eeda30;  1 drivers
L_0x7fbe3e0e27f8 .functor BUFT 1, C4<010001>, C4<0>, C4<0>, C4<0>;
v0x561ca8ed1ca0_0 .net/2u *"_ivl_164", 5 0, L_0x7fbe3e0e27f8;  1 drivers
v0x561ca8ed1d80_0 .net *"_ivl_166", 0 0, L_0x561ca8eedcb0;  1 drivers
v0x561ca8ed2050_0 .net *"_ivl_169", 0 0, L_0x561ca8eedda0;  1 drivers
L_0x7fbe3e0e2840 .functor BUFT 1, C4<010011>, C4<0>, C4<0>, C4<0>;
v0x561ca8ed2110_0 .net/2u *"_ivl_170", 5 0, L_0x7fbe3e0e2840;  1 drivers
v0x561ca8ed21f0_0 .net *"_ivl_172", 0 0, L_0x561ca8eedeb0;  1 drivers
v0x561ca8ed22b0_0 .net *"_ivl_175", 0 0, L_0x561ca8eee0a0;  1 drivers
L_0x7fbe3e0e2888 .functor BUFT 1, C4<010000>, C4<0>, C4<0>, C4<0>;
v0x561ca8ed2370_0 .net/2u *"_ivl_178", 5 0, L_0x7fbe3e0e2888;  1 drivers
v0x561ca8ed2450_0 .net *"_ivl_180", 0 0, L_0x561ca8eee310;  1 drivers
L_0x7fbe3e0e28d0 .functor BUFT 1, C4<010010>, C4<0>, C4<0>, C4<0>;
v0x561ca8ed2510_0 .net/2u *"_ivl_184", 5 0, L_0x7fbe3e0e28d0;  1 drivers
v0x561ca8ed25f0_0 .net *"_ivl_186", 0 0, L_0x561ca8eee1b0;  1 drivers
L_0x7fbe3e0e2918 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x561ca8ed26b0_0 .net/2u *"_ivl_190", 0 0, L_0x7fbe3e0e2918;  1 drivers
v0x561ca8ed2790_0 .net *"_ivl_20", 31 0, L_0x561ca8eea080;  1 drivers
L_0x7fbe3e0e2960 .functor BUFT 1, C4<11111>, C4<0>, C4<0>, C4<0>;
v0x561ca8ed2870_0 .net/2u *"_ivl_200", 4 0, L_0x7fbe3e0e2960;  1 drivers
v0x561ca8ed2950_0 .net *"_ivl_203", 4 0, L_0x561ca8eeeee0;  1 drivers
v0x561ca8ed2a30_0 .net *"_ivl_205", 4 0, L_0x561ca8eef100;  1 drivers
v0x561ca8ed2b10_0 .net *"_ivl_206", 4 0, L_0x561ca8eef1a0;  1 drivers
v0x561ca8ed2bf0_0 .net *"_ivl_213", 0 0, L_0x561ca8eef760;  1 drivers
L_0x7fbe3e0e29a8 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x561ca8ed2cb0_0 .net/2u *"_ivl_214", 31 0, L_0x7fbe3e0e29a8;  1 drivers
v0x561ca8ed2d90_0 .net *"_ivl_216", 31 0, L_0x561ca8eef8a0;  1 drivers
v0x561ca8ed2e70_0 .net *"_ivl_218", 31 0, L_0x561ca8eefb50;  1 drivers
v0x561ca8ed2f50_0 .net *"_ivl_220", 31 0, L_0x561ca8eefce0;  1 drivers
v0x561ca8ed3030_0 .net *"_ivl_222", 31 0, L_0x561ca8ef0020;  1 drivers
L_0x7fbe3e0e2138 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x561ca8ed3110_0 .net *"_ivl_23", 25 0, L_0x7fbe3e0e2138;  1 drivers
v0x561ca8ed31f0_0 .net *"_ivl_235", 0 0, L_0x561ca8ef1e40;  1 drivers
L_0x7fbe3e0e2ac8 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x561ca8ed32b0_0 .net/2u *"_ivl_238", 31 0, L_0x7fbe3e0e2ac8;  1 drivers
L_0x7fbe3e0e2180 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x561ca8ed3390_0 .net/2u *"_ivl_24", 31 0, L_0x7fbe3e0e2180;  1 drivers
v0x561ca8ed3470_0 .net *"_ivl_243", 15 0, L_0x561ca8ef2300;  1 drivers
v0x561ca8ed3550_0 .net *"_ivl_244", 17 0, L_0x561ca8ef2570;  1 drivers
L_0x7fbe3e0e2b10 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x561ca8ed3630_0 .net *"_ivl_247", 1 0, L_0x7fbe3e0e2b10;  1 drivers
v0x561ca8ed3710_0 .net *"_ivl_250", 15 0, L_0x561ca8ef26b0;  1 drivers
L_0x7fbe3e0e2b58 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x561ca8ed37f0_0 .net *"_ivl_252", 1 0, L_0x7fbe3e0e2b58;  1 drivers
v0x561ca8ed38d0_0 .net *"_ivl_255", 0 0, L_0x561ca8ef2ac0;  1 drivers
L_0x7fbe3e0e2ba0 .functor BUFT 1, C4<11111111111111>, C4<0>, C4<0>, C4<0>;
v0x561ca8ed39b0_0 .net/2u *"_ivl_256", 13 0, L_0x7fbe3e0e2ba0;  1 drivers
L_0x7fbe3e0e2be8 .functor BUFT 1, C4<00000000000000>, C4<0>, C4<0>, C4<0>;
v0x561ca8ed3a90_0 .net/2u *"_ivl_258", 13 0, L_0x7fbe3e0e2be8;  1 drivers
v0x561ca8ed3f80_0 .net *"_ivl_26", 0 0, L_0x561ca8eea1c0;  1 drivers
v0x561ca8ed4040_0 .net *"_ivl_260", 13 0, L_0x561ca8ef2da0;  1 drivers
v0x561ca8ed4120_0 .net *"_ivl_28", 31 0, L_0x561ca8eea350;  1 drivers
L_0x7fbe3e0e21c8 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x561ca8ed4200_0 .net *"_ivl_31", 25 0, L_0x7fbe3e0e21c8;  1 drivers
L_0x7fbe3e0e2210 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x561ca8ed42e0_0 .net/2u *"_ivl_32", 31 0, L_0x7fbe3e0e2210;  1 drivers
v0x561ca8ed43c0_0 .net *"_ivl_34", 0 0, L_0x561ca8eea440;  1 drivers
v0x561ca8ed4480_0 .net *"_ivl_4", 31 0, L_0x561ca8ed9ac0;  1 drivers
v0x561ca8ed4560_0 .net *"_ivl_45", 2 0, L_0x561ca8eea730;  1 drivers
L_0x7fbe3e0e2258 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x561ca8ed4640_0 .net/2u *"_ivl_46", 2 0, L_0x7fbe3e0e2258;  1 drivers
v0x561ca8ed4720_0 .net *"_ivl_51", 2 0, L_0x561ca8eea9f0;  1 drivers
L_0x7fbe3e0e22a0 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v0x561ca8ed4800_0 .net/2u *"_ivl_52", 2 0, L_0x7fbe3e0e22a0;  1 drivers
v0x561ca8ed48e0_0 .net *"_ivl_57", 0 0, L_0x561ca8eeac80;  1 drivers
v0x561ca8ed49a0_0 .net *"_ivl_59", 0 0, L_0x561ca8eea980;  1 drivers
v0x561ca8ed4a60_0 .net *"_ivl_61", 0 0, L_0x561ca8eb3b90;  1 drivers
v0x561ca8ed4b20_0 .net *"_ivl_63", 0 0, L_0x561ca8e55520;  1 drivers
v0x561ca8ed4be0_0 .net *"_ivl_65", 0 0, L_0x561ca8eeaf20;  1 drivers
L_0x7fbe3e0e2018 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x561ca8ed4ca0_0 .net *"_ivl_7", 25 0, L_0x7fbe3e0e2018;  1 drivers
v0x561ca8ed4d80_0 .net *"_ivl_70", 31 0, L_0x561ca8eeb210;  1 drivers
L_0x7fbe3e0e22e8 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x561ca8ed4e60_0 .net *"_ivl_73", 25 0, L_0x7fbe3e0e22e8;  1 drivers
L_0x7fbe3e0e2330 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x561ca8ed4f40_0 .net/2u *"_ivl_74", 31 0, L_0x7fbe3e0e2330;  1 drivers
v0x561ca8ed5020_0 .net *"_ivl_76", 0 0, L_0x561ca8eeb340;  1 drivers
v0x561ca8ed50e0_0 .net *"_ivl_78", 31 0, L_0x561ca8eeb4b0;  1 drivers
L_0x7fbe3e0e2060 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x561ca8ed51c0_0 .net/2u *"_ivl_8", 31 0, L_0x7fbe3e0e2060;  1 drivers
L_0x7fbe3e0e2378 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x561ca8ed52a0_0 .net *"_ivl_81", 25 0, L_0x7fbe3e0e2378;  1 drivers
L_0x7fbe3e0e23c0 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x561ca8ed5380_0 .net/2u *"_ivl_82", 31 0, L_0x7fbe3e0e23c0;  1 drivers
v0x561ca8ed5460_0 .net *"_ivl_84", 0 0, L_0x561ca8eeb640;  1 drivers
v0x561ca8ed5520_0 .net *"_ivl_87", 0 0, L_0x561ca8eeb7b0;  1 drivers
v0x561ca8ed5600_0 .net *"_ivl_88", 31 0, L_0x561ca8eeb550;  1 drivers
L_0x7fbe3e0e2408 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x561ca8ed56e0_0 .net *"_ivl_91", 30 0, L_0x7fbe3e0e2408;  1 drivers
L_0x7fbe3e0e2450 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x561ca8ed57c0_0 .net/2u *"_ivl_92", 31 0, L_0x7fbe3e0e2450;  1 drivers
v0x561ca8ed58a0_0 .net *"_ivl_94", 0 0, L_0x561ca8eeb9a0;  1 drivers
v0x561ca8ed5960_0 .net *"_ivl_97", 0 0, L_0x561ca8eebbd0;  1 drivers
v0x561ca8ed5a20_0 .net "active", 0 0, L_0x561ca8ef3270;  alias, 1 drivers
v0x561ca8ed5ae0_0 .net "alu_op1", 31 0, L_0x561ca8ef0bf0;  1 drivers
v0x561ca8ed5ba0_0 .net "alu_op2", 31 0, L_0x561ca8ef0d40;  1 drivers
v0x561ca8ed5c60_0 .net "alui_instr", 0 0, L_0x561ca8eea860;  1 drivers
v0x561ca8ed5d20_0 .net "b_flag", 0 0, v0x561ca8ecbf70_0;  1 drivers
v0x561ca8ed5dc0_0 .net "b_imm", 17 0, L_0x561ca8ef2980;  1 drivers
v0x561ca8ed5e80_0 .net "b_offset", 31 0, L_0x561ca8ef2f30;  1 drivers
v0x561ca8ed5f60_0 .net "clk", 0 0, v0x561ca8ed8fd0_0;  1 drivers
v0x561ca8ed6000_0 .net "clk_enable", 0 0, v0x561ca8ed9070_0;  1 drivers
v0x561ca8ed60a0_0 .var "cpu_active", 0 0;
v0x561ca8ed6140_0 .net "curr_addr", 31 0, v0x561ca8ecd470_0;  1 drivers
v0x561ca8ed6230_0 .net "curr_addr_p4", 31 0, L_0x561ca8ef2100;  1 drivers
v0x561ca8ed62f0_0 .net "data_address", 31 0, L_0x561ca8ef0e40;  alias, 1 drivers
v0x561ca8ed63d0_0 .net "data_read", 0 0, L_0x561ca8eee9c0;  alias, 1 drivers
v0x561ca8ed6490_0 .net "data_readdata", 31 0, v0x561ca8ed92f0_0;  1 drivers
v0x561ca8ed6570_0 .net "data_write", 0 0, L_0x561ca8eee7e0;  alias, 1 drivers
v0x561ca8ed6630_0 .net "data_writedata", 31 0, L_0x561ca8ef0b30;  alias, 1 drivers
v0x561ca8ed6710_0 .net "funct_code", 5 0, L_0x561ca8ed9990;  1 drivers
v0x561ca8ed67f0_0 .net "hi_out", 31 0, v0x561ca8ecdb30_0;  1 drivers
v0x561ca8ed68e0_0 .net "hl_reg_enable", 0 0, L_0x561ca8ef1eb0;  1 drivers
v0x561ca8ed6980_0 .net "instr_address", 31 0, L_0x561ca8ef21a0;  alias, 1 drivers
v0x561ca8ed6a40_0 .net "instr_opcode", 5 0, L_0x561ca8ed98f0;  1 drivers
v0x561ca8ed6b20_0 .net "instr_readdata", 31 0, v0x561ca8ed96c0_0;  1 drivers
v0x561ca8ed6be0_0 .net "j_imm", 0 0, L_0x561ca8eecd30;  1 drivers
v0x561ca8ed6c80_0 .net "j_reg", 0 0, L_0x561ca8eed480;  1 drivers
v0x561ca8ed6d40_0 .net "l_type", 0 0, L_0x561ca8eeaa90;  1 drivers
v0x561ca8ed6e00_0 .net "link_const", 0 0, L_0x561ca8eebce0;  1 drivers
v0x561ca8ed6ec0_0 .net "link_reg", 0 0, L_0x561ca8eec580;  1 drivers
v0x561ca8ed6f80_0 .net "lo_out", 31 0, v0x561ca8ece380_0;  1 drivers
v0x561ca8ed7070_0 .net "lw", 0 0, L_0x561ca8ee9dc0;  1 drivers
v0x561ca8ed7110_0 .net "mem_read", 0 0, L_0x561ca8eb0a00;  1 drivers
v0x561ca8ed71d0_0 .net "mem_to_reg", 0 0, L_0x561ca8eb1a90;  1 drivers
v0x561ca8ed7aa0_0 .net "mem_write", 0 0, L_0x561ca8eeb0f0;  1 drivers
v0x561ca8ed7b60_0 .net "memaddroffset", 31 0, v0x561ca8ecc440_0;  1 drivers
v0x561ca8ed7c50_0 .net "mfhi", 0 0, L_0x561ca8eee400;  1 drivers
v0x561ca8ed7cf0_0 .net "mflo", 0 0, L_0x561ca8eee720;  1 drivers
v0x561ca8ed7db0_0 .net "movefrom", 0 0, L_0x561ca8ea6ce0;  1 drivers
v0x561ca8ed7e70_0 .net "muldiv", 0 0, L_0x561ca8eee250;  1 drivers
v0x561ca8ed7f30_0 .var "next_instr_addr", 31 0;
v0x561ca8ed8020_0 .net "pc_enable", 0 0, L_0x561ca8ef33f0;  1 drivers
v0x561ca8ed80f0_0 .net "r_format", 0 0, L_0x561ca8ee9c20;  1 drivers
v0x561ca8ed8190_0 .net "reg_a_read_data", 31 0, L_0x561ca8eef940;  1 drivers
v0x561ca8ed8260_0 .net "reg_a_read_index", 4 0, L_0x561ca8eeeb90;  1 drivers
v0x561ca8ed8330_0 .net "reg_b_read_data", 31 0, L_0x561ca8ef09b0;  1 drivers
v0x561ca8ed8400_0 .net "reg_b_read_index", 4 0, L_0x561ca8eeedf0;  1 drivers
v0x561ca8ed84d0_0 .net "reg_dst", 0 0, L_0x561ca8e11d80;  1 drivers
v0x561ca8ed8570_0 .net "reg_write", 0 0, L_0x561ca8eeb030;  1 drivers
v0x561ca8ed8630_0 .net "reg_write_data", 31 0, L_0x561ca8ef01b0;  1 drivers
v0x561ca8ed8720_0 .net "reg_write_enable", 0 0, L_0x561ca8eef650;  1 drivers
v0x561ca8ed87f0_0 .net "reg_write_index", 4 0, L_0x561ca8eef4c0;  1 drivers
v0x561ca8ed88c0_0 .net "register_v0", 31 0, L_0x561ca8ef0ac0;  alias, 1 drivers
v0x561ca8ed8990_0 .net "reset", 0 0, v0x561ca8ed9850_0;  1 drivers
v0x561ca8ed8ac0_0 .net "result", 31 0, v0x561ca8ecc8a0_0;  1 drivers
v0x561ca8ed8b90_0 .net "result_hi", 31 0, v0x561ca8ecc1a0_0;  1 drivers
v0x561ca8ed8c30_0 .net "result_lo", 31 0, v0x561ca8ecc360_0;  1 drivers
v0x561ca8ed8cd0_0 .net "sw", 0 0, L_0x561ca8ee9ee0;  1 drivers
E_0x561ca8e25f30/0 .event anyedge, v0x561ca8ecbf70_0, v0x561ca8ed6230_0, v0x561ca8ed5e80_0, v0x561ca8ed6be0_0;
E_0x561ca8e25f30/1 .event anyedge, v0x561ca8ecc280_0, v0x561ca8ed6c80_0, v0x561ca8ecf170_0;
E_0x561ca8e25f30 .event/or E_0x561ca8e25f30/0, E_0x561ca8e25f30/1;
L_0x561ca8ed98f0 .part v0x561ca8ed96c0_0, 26, 6;
L_0x561ca8ed9990 .part v0x561ca8ed96c0_0, 0, 6;
L_0x561ca8ed9ac0 .concat [ 6 26 0 0], L_0x561ca8ed98f0, L_0x7fbe3e0e2018;
L_0x561ca8ee9c20 .cmp/eq 32, L_0x561ca8ed9ac0, L_0x7fbe3e0e2060;
L_0x561ca8ee9dc0 .cmp/eq 6, L_0x561ca8ed98f0, L_0x7fbe3e0e20a8;
L_0x561ca8ee9ee0 .cmp/eq 6, L_0x561ca8ed98f0, L_0x7fbe3e0e20f0;
L_0x561ca8eea080 .concat [ 6 26 0 0], L_0x561ca8ed98f0, L_0x7fbe3e0e2138;
L_0x561ca8eea1c0 .cmp/eq 32, L_0x561ca8eea080, L_0x7fbe3e0e2180;
L_0x561ca8eea350 .concat [ 6 26 0 0], L_0x561ca8ed98f0, L_0x7fbe3e0e21c8;
L_0x561ca8eea440 .cmp/eq 32, L_0x561ca8eea350, L_0x7fbe3e0e2210;
L_0x561ca8eea730 .part L_0x561ca8ed98f0, 3, 3;
L_0x561ca8eea860 .cmp/eq 3, L_0x561ca8eea730, L_0x7fbe3e0e2258;
L_0x561ca8eea9f0 .part L_0x561ca8ed98f0, 3, 3;
L_0x561ca8eeaa90 .cmp/eq 3, L_0x561ca8eea9f0, L_0x7fbe3e0e22a0;
L_0x561ca8eeac80 .reduce/nor L_0x561ca8eee250;
L_0x561ca8eeb210 .concat [ 6 26 0 0], L_0x561ca8ed98f0, L_0x7fbe3e0e22e8;
L_0x561ca8eeb340 .cmp/eq 32, L_0x561ca8eeb210, L_0x7fbe3e0e2330;
L_0x561ca8eeb4b0 .concat [ 6 26 0 0], L_0x561ca8ed98f0, L_0x7fbe3e0e2378;
L_0x561ca8eeb640 .cmp/eq 32, L_0x561ca8eeb4b0, L_0x7fbe3e0e23c0;
L_0x561ca8eeb7b0 .part v0x561ca8ed96c0_0, 20, 1;
L_0x561ca8eeb550 .concat [ 1 31 0 0], L_0x561ca8eeb7b0, L_0x7fbe3e0e2408;
L_0x561ca8eeb9a0 .cmp/eq 32, L_0x561ca8eeb550, L_0x7fbe3e0e2450;
L_0x561ca8eebeb0 .concat [ 6 26 0 0], L_0x561ca8ed98f0, L_0x7fbe3e0e2498;
L_0x561ca8eec0b0 .cmp/eq 32, L_0x561ca8eebeb0, L_0x7fbe3e0e24e0;
L_0x561ca8eec2c0 .part v0x561ca8ed96c0_0, 0, 6;
L_0x561ca8eec360 .cmp/eq 6, L_0x561ca8eec2c0, L_0x7fbe3e0e2528;
L_0x561ca8eec6e0 .concat [ 6 26 0 0], L_0x561ca8ed98f0, L_0x7fbe3e0e2570;
L_0x561ca8eec7d0 .cmp/eq 32, L_0x561ca8eec6e0, L_0x7fbe3e0e25b8;
L_0x561ca8eeca00 .concat [ 6 26 0 0], L_0x561ca8ed98f0, L_0x7fbe3e0e2600;
L_0x561ca8eecaf0 .cmp/eq 32, L_0x561ca8eeca00, L_0x7fbe3e0e2648;
L_0x561ca8eecec0 .concat [ 6 26 0 0], L_0x561ca8ed98f0, L_0x7fbe3e0e2690;
L_0x561ca8eecfb0 .cmp/eq 32, L_0x561ca8eecec0, L_0x7fbe3e0e26d8;
L_0x561ca8eed200 .part v0x561ca8ed96c0_0, 0, 6;
L_0x561ca8eed2a0 .cmp/eq 6, L_0x561ca8eed200, L_0x7fbe3e0e2720;
L_0x561ca8eed500 .part v0x561ca8ed96c0_0, 0, 6;
L_0x561ca8eed5a0 .cmp/eq 6, L_0x561ca8eed500, L_0x7fbe3e0e2768;
L_0x561ca8eed940 .part L_0x561ca8ed9990, 3, 2;
L_0x561ca8eeda30 .cmp/eq 2, L_0x561ca8eed940, L_0x7fbe3e0e27b0;
L_0x561ca8eedcb0 .cmp/eq 6, L_0x561ca8ed9990, L_0x7fbe3e0e27f8;
L_0x561ca8eedeb0 .cmp/eq 6, L_0x561ca8ed9990, L_0x7fbe3e0e2840;
L_0x561ca8eee310 .cmp/eq 6, L_0x561ca8ed9990, L_0x7fbe3e0e2888;
L_0x561ca8eee1b0 .cmp/eq 6, L_0x561ca8ed9990, L_0x7fbe3e0e28d0;
L_0x561ca8eee7e0 .functor MUXZ 1, L_0x7fbe3e0e2918, L_0x561ca8eeb0f0, L_0x561ca8ef3270, C4<>;
L_0x561ca8eeeb90 .part v0x561ca8ed96c0_0, 21, 5;
L_0x561ca8eeedf0 .part v0x561ca8ed96c0_0, 16, 5;
L_0x561ca8eeeee0 .part v0x561ca8ed96c0_0, 11, 5;
L_0x561ca8eef100 .part v0x561ca8ed96c0_0, 16, 5;
L_0x561ca8eef1a0 .functor MUXZ 5, L_0x561ca8eef100, L_0x561ca8eeeee0, L_0x561ca8e11d80, C4<>;
L_0x561ca8eef4c0 .functor MUXZ 5, L_0x561ca8eef1a0, L_0x7fbe3e0e2960, L_0x561ca8eebce0, C4<>;
L_0x561ca8eef8a0 .arith/sum 32, L_0x561ca8ef2100, L_0x7fbe3e0e29a8;
L_0x561ca8eefb50 .functor MUXZ 32, v0x561ca8ecc8a0_0, v0x561ca8ed92f0_0, L_0x561ca8eb1a90, C4<>;
L_0x561ca8eefce0 .functor MUXZ 32, L_0x561ca8eefb50, v0x561ca8ece380_0, L_0x561ca8eee720, C4<>;
L_0x561ca8ef0020 .functor MUXZ 32, L_0x561ca8eefce0, v0x561ca8ecdb30_0, L_0x561ca8eee400, C4<>;
L_0x561ca8ef01b0 .functor MUXZ 32, L_0x561ca8ef0020, L_0x561ca8eef8a0, L_0x561ca8eef760, C4<>;
L_0x561ca8ef2100 .arith/sum 32, v0x561ca8ecd470_0, L_0x7fbe3e0e2ac8;
L_0x561ca8ef2300 .part v0x561ca8ed96c0_0, 0, 16;
L_0x561ca8ef2570 .concat [ 16 2 0 0], L_0x561ca8ef2300, L_0x7fbe3e0e2b10;
L_0x561ca8ef26b0 .part L_0x561ca8ef2570, 0, 16;
L_0x561ca8ef2980 .concat [ 2 16 0 0], L_0x7fbe3e0e2b58, L_0x561ca8ef26b0;
L_0x561ca8ef2ac0 .part L_0x561ca8ef2980, 17, 1;
L_0x561ca8ef2da0 .functor MUXZ 14, L_0x7fbe3e0e2be8, L_0x7fbe3e0e2ba0, L_0x561ca8ef2ac0, C4<>;
L_0x561ca8ef2f30 .concat [ 18 14 0 0], L_0x561ca8ef2980, L_0x561ca8ef2da0;
S_0x561ca8eaa3e0 .scope module, "cpu_alu" "alu" 6 158, 7 1 0, S_0x561ca8e98060;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "op1";
    .port_info 1 /INPUT 32 "op2";
    .port_info 2 /INPUT 32 "instructionword";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 32 "hi";
    .port_info 5 /OUTPUT 32 "lo";
    .port_info 6 /OUTPUT 32 "memaddroffset";
    .port_info 7 /OUTPUT 1 "b_flag";
v0x561ca8ecb900_0 .net *"_ivl_10", 15 0, L_0x561ca8ef1800;  1 drivers
L_0x7fbe3e0e2a80 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x561ca8ecba00_0 .net/2u *"_ivl_14", 15 0, L_0x7fbe3e0e2a80;  1 drivers
v0x561ca8ecbae0_0 .net *"_ivl_17", 15 0, L_0x561ca8ef1a70;  1 drivers
v0x561ca8ecbba0_0 .net *"_ivl_5", 0 0, L_0x561ca8ef10e0;  1 drivers
v0x561ca8ecbc80_0 .net *"_ivl_6", 15 0, L_0x561ca8ef1180;  1 drivers
v0x561ca8ecbdb0_0 .net *"_ivl_9", 15 0, L_0x561ca8ef1550;  1 drivers
v0x561ca8ecbe90_0 .net "addr_rt", 4 0, L_0x561ca8ef1da0;  1 drivers
v0x561ca8ecbf70_0 .var "b_flag", 0 0;
v0x561ca8ecc030_0 .net "funct", 5 0, L_0x561ca8ef1040;  1 drivers
v0x561ca8ecc1a0_0 .var "hi", 31 0;
v0x561ca8ecc280_0 .net "instructionword", 31 0, v0x561ca8ed96c0_0;  alias, 1 drivers
v0x561ca8ecc360_0 .var "lo", 31 0;
v0x561ca8ecc440_0 .var "memaddroffset", 31 0;
v0x561ca8ecc520_0 .var "multresult", 63 0;
v0x561ca8ecc600_0 .net "op1", 31 0, L_0x561ca8ef0bf0;  alias, 1 drivers
v0x561ca8ecc6e0_0 .net "op2", 31 0, L_0x561ca8ef0d40;  alias, 1 drivers
v0x561ca8ecc7c0_0 .net "opcode", 5 0, L_0x561ca8ef0fa0;  1 drivers
v0x561ca8ecc8a0_0 .var "result", 31 0;
v0x561ca8ecc980_0 .net "shamt", 4 0, L_0x561ca8ef1ca0;  1 drivers
v0x561ca8ecca60_0 .net/s "sign_op1", 31 0, L_0x561ca8ef0bf0;  alias, 1 drivers
v0x561ca8eccb20_0 .net/s "sign_op2", 31 0, L_0x561ca8ef0d40;  alias, 1 drivers
v0x561ca8eccbc0_0 .net "simmediatedata", 31 0, L_0x561ca8ef18e0;  1 drivers
v0x561ca8eccc80_0 .net "simmediatedatas", 31 0, L_0x561ca8ef18e0;  alias, 1 drivers
v0x561ca8eccd40_0 .net "uimmediatedata", 31 0, L_0x561ca8ef1b60;  1 drivers
v0x561ca8ecce00_0 .net "unsign_op1", 31 0, L_0x561ca8ef0bf0;  alias, 1 drivers
v0x561ca8eccec0_0 .net "unsign_op2", 31 0, L_0x561ca8ef0d40;  alias, 1 drivers
v0x561ca8eccfd0_0 .var "unsigned_result", 31 0;
E_0x561ca8dfe7b0/0 .event anyedge, v0x561ca8ecc7c0_0, v0x561ca8ecc030_0, v0x561ca8ecc6e0_0, v0x561ca8ecc980_0;
E_0x561ca8dfe7b0/1 .event anyedge, v0x561ca8ecc600_0, v0x561ca8ecc520_0, v0x561ca8ecbe90_0, v0x561ca8eccbc0_0;
E_0x561ca8dfe7b0/2 .event anyedge, v0x561ca8eccd40_0, v0x561ca8eccfd0_0;
E_0x561ca8dfe7b0 .event/or E_0x561ca8dfe7b0/0, E_0x561ca8dfe7b0/1, E_0x561ca8dfe7b0/2;
L_0x561ca8ef0fa0 .part v0x561ca8ed96c0_0, 26, 6;
L_0x561ca8ef1040 .part v0x561ca8ed96c0_0, 0, 6;
L_0x561ca8ef10e0 .part v0x561ca8ed96c0_0, 15, 1;
LS_0x561ca8ef1180_0_0 .concat [ 1 1 1 1], L_0x561ca8ef10e0, L_0x561ca8ef10e0, L_0x561ca8ef10e0, L_0x561ca8ef10e0;
LS_0x561ca8ef1180_0_4 .concat [ 1 1 1 1], L_0x561ca8ef10e0, L_0x561ca8ef10e0, L_0x561ca8ef10e0, L_0x561ca8ef10e0;
LS_0x561ca8ef1180_0_8 .concat [ 1 1 1 1], L_0x561ca8ef10e0, L_0x561ca8ef10e0, L_0x561ca8ef10e0, L_0x561ca8ef10e0;
LS_0x561ca8ef1180_0_12 .concat [ 1 1 1 1], L_0x561ca8ef10e0, L_0x561ca8ef10e0, L_0x561ca8ef10e0, L_0x561ca8ef10e0;
L_0x561ca8ef1180 .concat [ 4 4 4 4], LS_0x561ca8ef1180_0_0, LS_0x561ca8ef1180_0_4, LS_0x561ca8ef1180_0_8, LS_0x561ca8ef1180_0_12;
L_0x561ca8ef1550 .part v0x561ca8ed96c0_0, 0, 16;
L_0x561ca8ef1800 .concat [ 16 0 0 0], L_0x561ca8ef1550;
L_0x561ca8ef18e0 .concat [ 16 16 0 0], L_0x561ca8ef1800, L_0x561ca8ef1180;
L_0x561ca8ef1a70 .part v0x561ca8ed96c0_0, 0, 16;
L_0x561ca8ef1b60 .concat [ 16 16 0 0], L_0x561ca8ef1a70, L_0x7fbe3e0e2a80;
L_0x561ca8ef1ca0 .part v0x561ca8ed96c0_0, 6, 5;
L_0x561ca8ef1da0 .part v0x561ca8ed96c0_0, 16, 5;
S_0x561ca8ecd200 .scope module, "cpu_pc" "pc" 6 235, 8 1 0, S_0x561ca8e98060;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "next_addr";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "enable";
    .port_info 4 /OUTPUT 32 "curr_addr";
v0x561ca8ecd3b0_0 .net "clk", 0 0, v0x561ca8ed8fd0_0;  alias, 1 drivers
v0x561ca8ecd470_0 .var "curr_addr", 31 0;
v0x561ca8ecd550_0 .net "enable", 0 0, L_0x561ca8ef33f0;  alias, 1 drivers
v0x561ca8ecd5f0_0 .net "next_addr", 31 0, v0x561ca8ed7f30_0;  1 drivers
v0x561ca8ecd6d0_0 .net "reset", 0 0, v0x561ca8ed9850_0;  alias, 1 drivers
S_0x561ca8ecd880 .scope module, "hi" "hl_reg" 6 185, 9 1 0, S_0x561ca8e98060;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "enable";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 32 "data_in";
    .port_info 4 /OUTPUT 32 "data_out";
v0x561ca8ecda60_0 .net "clk", 0 0, v0x561ca8ed8fd0_0;  alias, 1 drivers
v0x561ca8ecdb30_0 .var "data", 31 0;
v0x561ca8ecdbf0_0 .net "data_in", 31 0, v0x561ca8ecc1a0_0;  alias, 1 drivers
v0x561ca8ecdcf0_0 .net "data_out", 31 0, v0x561ca8ecdb30_0;  alias, 1 drivers
v0x561ca8ecddb0_0 .net "enable", 0 0, L_0x561ca8ef1eb0;  alias, 1 drivers
v0x561ca8ecdec0_0 .net "reset", 0 0, v0x561ca8ed9850_0;  alias, 1 drivers
S_0x561ca8ece010 .scope module, "lo" "hl_reg" 6 177, 9 1 0, S_0x561ca8e98060;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "enable";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 32 "data_in";
    .port_info 4 /OUTPUT 32 "data_out";
v0x561ca8ece270_0 .net "clk", 0 0, v0x561ca8ed8fd0_0;  alias, 1 drivers
v0x561ca8ece380_0 .var "data", 31 0;
v0x561ca8ece460_0 .net "data_in", 31 0, v0x561ca8ecc360_0;  alias, 1 drivers
v0x561ca8ece530_0 .net "data_out", 31 0, v0x561ca8ece380_0;  alias, 1 drivers
v0x561ca8ece5f0_0 .net "enable", 0 0, L_0x561ca8ef1eb0;  alias, 1 drivers
v0x561ca8ece6e0_0 .net "reset", 0 0, v0x561ca8ed9850_0;  alias, 1 drivers
S_0x561ca8ece850 .scope module, "register" "regfile" 6 124, 10 1 0, S_0x561ca8e98060;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "r_clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "r_clk_enable";
    .port_info 3 /INPUT 1 "write_control";
    .port_info 4 /INPUT 5 "read_reg1";
    .port_info 5 /INPUT 5 "read_reg2";
    .port_info 6 /INPUT 5 "write_reg";
    .port_info 7 /INPUT 32 "write_data";
    .port_info 8 /OUTPUT 32 "read_data1";
    .port_info 9 /OUTPUT 32 "read_data2";
    .port_info 10 /OUTPUT 32 "register_v0";
L_0x561ca8eef940 .functor BUFZ 32, L_0x561ca8ef0550, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x561ca8ef09b0 .functor BUFZ 32, L_0x561ca8ef07d0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x561ca8ecf5d0_2 .array/port v0x561ca8ecf5d0, 2;
L_0x561ca8ef0ac0 .functor BUFZ 32, v0x561ca8ecf5d0_2, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x561ca8ecea80_0 .net *"_ivl_0", 31 0, L_0x561ca8ef0550;  1 drivers
v0x561ca8eceb80_0 .net *"_ivl_10", 6 0, L_0x561ca8ef0870;  1 drivers
L_0x7fbe3e0e2a38 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x561ca8ecec60_0 .net *"_ivl_13", 1 0, L_0x7fbe3e0e2a38;  1 drivers
v0x561ca8eced20_0 .net *"_ivl_2", 6 0, L_0x561ca8ef05f0;  1 drivers
L_0x7fbe3e0e29f0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x561ca8ecee00_0 .net *"_ivl_5", 1 0, L_0x7fbe3e0e29f0;  1 drivers
v0x561ca8ecef30_0 .net *"_ivl_8", 31 0, L_0x561ca8ef07d0;  1 drivers
v0x561ca8ecf010_0 .net "r_clk", 0 0, v0x561ca8ed8fd0_0;  alias, 1 drivers
v0x561ca8ecf0b0_0 .net "r_clk_enable", 0 0, v0x561ca8ed9070_0;  alias, 1 drivers
v0x561ca8ecf170_0 .net "read_data1", 31 0, L_0x561ca8eef940;  alias, 1 drivers
v0x561ca8ecf250_0 .net "read_data2", 31 0, L_0x561ca8ef09b0;  alias, 1 drivers
v0x561ca8ecf330_0 .net "read_reg1", 4 0, L_0x561ca8eeeb90;  alias, 1 drivers
v0x561ca8ecf410_0 .net "read_reg2", 4 0, L_0x561ca8eeedf0;  alias, 1 drivers
v0x561ca8ecf4f0_0 .net "register_v0", 31 0, L_0x561ca8ef0ac0;  alias, 1 drivers
v0x561ca8ecf5d0 .array "registers", 0 31, 31 0;
v0x561ca8ecfba0_0 .net "reset", 0 0, v0x561ca8ed9850_0;  alias, 1 drivers
v0x561ca8ecfc40_0 .net "write_control", 0 0, L_0x561ca8eef650;  alias, 1 drivers
v0x561ca8ecfd00_0 .net "write_data", 31 0, L_0x561ca8ef01b0;  alias, 1 drivers
v0x561ca8ecfef0_0 .net "write_reg", 4 0, L_0x561ca8eef4c0;  alias, 1 drivers
L_0x561ca8ef0550 .array/port v0x561ca8ecf5d0, L_0x561ca8ef05f0;
L_0x561ca8ef05f0 .concat [ 5 2 0 0], L_0x561ca8eeeb90, L_0x7fbe3e0e29f0;
L_0x561ca8ef07d0 .array/port v0x561ca8ecf5d0, L_0x561ca8ef0870;
L_0x561ca8ef0870 .concat [ 5 2 0 0], L_0x561ca8eeedf0, L_0x7fbe3e0e2a38;
    .scope S_0x561ca8ece850;
T_0 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x561ca8ecf5d0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x561ca8ecf5d0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x561ca8ecf5d0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x561ca8ecf5d0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x561ca8ecf5d0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x561ca8ecf5d0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x561ca8ecf5d0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x561ca8ecf5d0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x561ca8ecf5d0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x561ca8ecf5d0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x561ca8ecf5d0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x561ca8ecf5d0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x561ca8ecf5d0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x561ca8ecf5d0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x561ca8ecf5d0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x561ca8ecf5d0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x561ca8ecf5d0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x561ca8ecf5d0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x561ca8ecf5d0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 19, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x561ca8ecf5d0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x561ca8ecf5d0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 21, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x561ca8ecf5d0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 22, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x561ca8ecf5d0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x561ca8ecf5d0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x561ca8ecf5d0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 25, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x561ca8ecf5d0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 26, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x561ca8ecf5d0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 27, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x561ca8ecf5d0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 28, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x561ca8ecf5d0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 29, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x561ca8ecf5d0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 30, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x561ca8ecf5d0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x561ca8ecf5d0, 4, 0;
    %end;
    .thread T_0;
    .scope S_0x561ca8ece850;
T_1 ;
    %wait E_0x561ca8e24470;
    %load/vec4 v0x561ca8ecfba0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x561ca8ecf5d0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x561ca8ecf5d0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x561ca8ecf5d0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x561ca8ecf5d0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x561ca8ecf5d0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x561ca8ecf5d0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x561ca8ecf5d0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x561ca8ecf5d0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x561ca8ecf5d0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x561ca8ecf5d0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x561ca8ecf5d0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x561ca8ecf5d0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x561ca8ecf5d0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x561ca8ecf5d0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x561ca8ecf5d0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x561ca8ecf5d0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x561ca8ecf5d0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x561ca8ecf5d0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x561ca8ecf5d0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x561ca8ecf5d0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x561ca8ecf5d0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x561ca8ecf5d0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x561ca8ecf5d0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 23, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x561ca8ecf5d0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 24, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x561ca8ecf5d0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 25, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x561ca8ecf5d0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 26, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x561ca8ecf5d0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 27, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x561ca8ecf5d0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 28, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x561ca8ecf5d0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 29, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x561ca8ecf5d0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 30, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x561ca8ecf5d0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 31, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x561ca8ecf5d0, 0, 4;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x561ca8ecf0b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %load/vec4 v0x561ca8ecfc40_0;
    %load/vec4 v0x561ca8ecfef0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.4, 8;
    %load/vec4 v0x561ca8ecfd00_0;
    %load/vec4 v0x561ca8ecfef0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x561ca8ecf5d0, 0, 4;
T_1.4 ;
T_1.2 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x561ca8eaa3e0;
T_2 ;
    %wait E_0x561ca8dfe7b0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561ca8ecbf70_0, 0, 1;
    %load/vec4 v0x561ca8ecc7c0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 6;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_2.5, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_2.6, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 6;
    %cmp/u;
    %jmp/1 T_2.7, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 6;
    %cmp/u;
    %jmp/1 T_2.8, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 6;
    %cmp/u;
    %jmp/1 T_2.9, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_2.10, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_2.11, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_2.12, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 6;
    %cmp/u;
    %jmp/1 T_2.13, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_2.14, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_2.15, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_2.16, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_2.17, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_2.18, 6;
    %dup/vec4;
    %pushi/vec4 40, 0, 6;
    %cmp/u;
    %jmp/1 T_2.19, 6;
    %dup/vec4;
    %pushi/vec4 41, 0, 6;
    %cmp/u;
    %jmp/1 T_2.20, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_2.21, 6;
    %jmp T_2.22;
T_2.0 ;
    %load/vec4 v0x561ca8ecc030_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_2.23, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_2.24, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_2.25, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_2.26, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_2.27, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_2.28, 6;
    %dup/vec4;
    %pushi/vec4 24, 0, 6;
    %cmp/u;
    %jmp/1 T_2.29, 6;
    %dup/vec4;
    %pushi/vec4 25, 0, 6;
    %cmp/u;
    %jmp/1 T_2.30, 6;
    %dup/vec4;
    %pushi/vec4 26, 0, 6;
    %cmp/u;
    %jmp/1 T_2.31, 6;
    %dup/vec4;
    %pushi/vec4 27, 0, 6;
    %cmp/u;
    %jmp/1 T_2.32, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 6;
    %cmp/u;
    %jmp/1 T_2.33, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 6;
    %cmp/u;
    %jmp/1 T_2.34, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_2.35, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_2.36, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_2.37, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_2.38, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_2.39, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_2.40, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_2.41, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_2.42, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_2.43, 6;
    %jmp T_2.44;
T_2.23 ;
    %load/vec4 v0x561ca8eccb20_0;
    %ix/getv 4, v0x561ca8ecc980_0;
    %shiftl 4;
    %store/vec4 v0x561ca8eccfd0_0, 0, 32;
    %jmp T_2.44;
T_2.24 ;
    %load/vec4 v0x561ca8eccb20_0;
    %ix/getv 4, v0x561ca8ecc980_0;
    %shiftr 4;
    %store/vec4 v0x561ca8eccfd0_0, 0, 32;
    %jmp T_2.44;
T_2.25 ;
    %load/vec4 v0x561ca8eccb20_0;
    %ix/getv 4, v0x561ca8ecc980_0;
    %shiftr/s 4;
    %store/vec4 v0x561ca8eccfd0_0, 0, 32;
    %jmp T_2.44;
T_2.26 ;
    %load/vec4 v0x561ca8eccb20_0;
    %load/vec4 v0x561ca8ecce00_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftl 4;
    %store/vec4 v0x561ca8eccfd0_0, 0, 32;
    %jmp T_2.44;
T_2.27 ;
    %load/vec4 v0x561ca8eccb20_0;
    %load/vec4 v0x561ca8ecce00_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr 4;
    %store/vec4 v0x561ca8eccfd0_0, 0, 32;
    %jmp T_2.44;
T_2.28 ;
    %load/vec4 v0x561ca8eccb20_0;
    %load/vec4 v0x561ca8ecce00_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr/s 4;
    %store/vec4 v0x561ca8eccfd0_0, 0, 32;
    %jmp T_2.44;
T_2.29 ;
    %load/vec4 v0x561ca8ecca60_0;
    %pad/s 64;
    %load/vec4 v0x561ca8eccb20_0;
    %pad/s 64;
    %mul;
    %store/vec4 v0x561ca8ecc520_0, 0, 64;
    %load/vec4 v0x561ca8ecc520_0;
    %parti/s 32, 32, 7;
    %store/vec4 v0x561ca8ecc1a0_0, 0, 32;
    %load/vec4 v0x561ca8ecc520_0;
    %parti/s 32, 0, 2;
    %store/vec4 v0x561ca8ecc360_0, 0, 32;
    %jmp T_2.44;
T_2.30 ;
    %load/vec4 v0x561ca8ecce00_0;
    %pad/u 64;
    %load/vec4 v0x561ca8eccec0_0;
    %pad/u 64;
    %mul;
    %store/vec4 v0x561ca8ecc520_0, 0, 64;
    %load/vec4 v0x561ca8ecc520_0;
    %parti/s 32, 32, 7;
    %store/vec4 v0x561ca8ecc1a0_0, 0, 32;
    %load/vec4 v0x561ca8ecc520_0;
    %parti/s 32, 0, 2;
    %store/vec4 v0x561ca8ecc360_0, 0, 32;
    %jmp T_2.44;
T_2.31 ;
    %load/vec4 v0x561ca8ecca60_0;
    %load/vec4 v0x561ca8eccb20_0;
    %mod/s;
    %store/vec4 v0x561ca8ecc1a0_0, 0, 32;
    %load/vec4 v0x561ca8ecca60_0;
    %load/vec4 v0x561ca8eccb20_0;
    %div/s;
    %store/vec4 v0x561ca8ecc360_0, 0, 32;
    %jmp T_2.44;
T_2.32 ;
    %load/vec4 v0x561ca8ecce00_0;
    %load/vec4 v0x561ca8eccec0_0;
    %mod;
    %store/vec4 v0x561ca8ecc1a0_0, 0, 32;
    %load/vec4 v0x561ca8ecce00_0;
    %load/vec4 v0x561ca8eccec0_0;
    %div;
    %store/vec4 v0x561ca8ecc360_0, 0, 32;
    %jmp T_2.44;
T_2.33 ;
    %load/vec4 v0x561ca8ecc600_0;
    %store/vec4 v0x561ca8ecc1a0_0, 0, 32;
    %jmp T_2.44;
T_2.34 ;
    %load/vec4 v0x561ca8ecc600_0;
    %store/vec4 v0x561ca8ecc360_0, 0, 32;
    %jmp T_2.44;
T_2.35 ;
    %load/vec4 v0x561ca8ecca60_0;
    %load/vec4 v0x561ca8eccb20_0;
    %add;
    %store/vec4 v0x561ca8eccfd0_0, 0, 32;
    %jmp T_2.44;
T_2.36 ;
    %load/vec4 v0x561ca8ecce00_0;
    %load/vec4 v0x561ca8eccec0_0;
    %add;
    %store/vec4 v0x561ca8eccfd0_0, 0, 32;
    %jmp T_2.44;
T_2.37 ;
    %load/vec4 v0x561ca8ecce00_0;
    %load/vec4 v0x561ca8eccec0_0;
    %sub;
    %store/vec4 v0x561ca8eccfd0_0, 0, 32;
    %jmp T_2.44;
T_2.38 ;
    %load/vec4 v0x561ca8ecce00_0;
    %load/vec4 v0x561ca8eccec0_0;
    %and;
    %store/vec4 v0x561ca8eccfd0_0, 0, 32;
    %jmp T_2.44;
T_2.39 ;
    %load/vec4 v0x561ca8ecce00_0;
    %load/vec4 v0x561ca8eccec0_0;
    %or;
    %store/vec4 v0x561ca8eccfd0_0, 0, 32;
    %jmp T_2.44;
T_2.40 ;
    %load/vec4 v0x561ca8ecce00_0;
    %load/vec4 v0x561ca8eccec0_0;
    %xor;
    %store/vec4 v0x561ca8eccfd0_0, 0, 32;
    %jmp T_2.44;
T_2.41 ;
    %load/vec4 v0x561ca8ecce00_0;
    %load/vec4 v0x561ca8eccec0_0;
    %or;
    %inv;
    %store/vec4 v0x561ca8eccfd0_0, 0, 32;
    %jmp T_2.44;
T_2.42 ;
    %load/vec4 v0x561ca8ecca60_0;
    %load/vec4 v0x561ca8eccb20_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_2.45, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_2.46, 8;
T_2.45 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_2.46, 8;
 ; End of false expr.
    %blend;
T_2.46;
    %store/vec4 v0x561ca8eccfd0_0, 0, 32;
    %jmp T_2.44;
T_2.43 ;
    %load/vec4 v0x561ca8ecce00_0;
    %load/vec4 v0x561ca8eccec0_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_2.47, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_2.48, 8;
T_2.47 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_2.48, 8;
 ; End of false expr.
    %blend;
T_2.48;
    %store/vec4 v0x561ca8eccfd0_0, 0, 32;
    %jmp T_2.44;
T_2.44 ;
    %pop/vec4 1;
    %jmp T_2.22;
T_2.1 ;
    %load/vec4 v0x561ca8ecbe90_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 5;
    %cmp/u;
    %jmp/1 T_2.49, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 5;
    %cmp/u;
    %jmp/1 T_2.50, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 5;
    %cmp/u;
    %jmp/1 T_2.51, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 5;
    %cmp/u;
    %jmp/1 T_2.52, 6;
    %jmp T_2.53;
T_2.49 ;
    %load/vec4 v0x561ca8ecca60_0;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_2.54, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x561ca8ecbf70_0, 0, 1;
    %jmp T_2.55;
T_2.54 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561ca8ecbf70_0, 0, 1;
T_2.55 ;
    %jmp T_2.53;
T_2.50 ;
    %load/vec4 v0x561ca8ecca60_0;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_2.56, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x561ca8ecbf70_0, 0, 1;
    %jmp T_2.57;
T_2.56 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561ca8ecbf70_0, 0, 1;
T_2.57 ;
    %jmp T_2.53;
T_2.51 ;
    %load/vec4 v0x561ca8ecca60_0;
    %cmpi/s 0, 0, 32;
    %jmp/0xz  T_2.58, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x561ca8ecbf70_0, 0, 1;
    %jmp T_2.59;
T_2.58 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561ca8ecbf70_0, 0, 1;
T_2.59 ;
    %jmp T_2.53;
T_2.52 ;
    %load/vec4 v0x561ca8ecca60_0;
    %cmpi/s 0, 0, 32;
    %jmp/0xz  T_2.60, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x561ca8ecbf70_0, 0, 1;
    %jmp T_2.61;
T_2.60 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561ca8ecbf70_0, 0, 1;
T_2.61 ;
    %jmp T_2.53;
T_2.53 ;
    %pop/vec4 1;
    %jmp T_2.22;
T_2.2 ;
    %load/vec4 v0x561ca8ecca60_0;
    %load/vec4 v0x561ca8eccb20_0;
    %cmp/e;
    %jmp/0xz  T_2.62, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x561ca8ecbf70_0, 0, 1;
    %jmp T_2.63;
T_2.62 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561ca8ecbf70_0, 0, 1;
T_2.63 ;
    %jmp T_2.22;
T_2.3 ;
    %load/vec4 v0x561ca8ecca60_0;
    %load/vec4 v0x561ca8ecc6e0_0;
    %cmp/ne;
    %jmp/0xz  T_2.64, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x561ca8ecbf70_0, 0, 1;
    %jmp T_2.65;
T_2.64 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561ca8ecbf70_0, 0, 1;
T_2.65 ;
    %jmp T_2.22;
T_2.4 ;
    %load/vec4 v0x561ca8ecca60_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz  T_2.66, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x561ca8ecbf70_0, 0, 1;
    %jmp T_2.67;
T_2.66 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561ca8ecbf70_0, 0, 1;
T_2.67 ;
    %jmp T_2.22;
T_2.5 ;
    %load/vec4 v0x561ca8ecca60_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_2.68, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x561ca8ecbf70_0, 0, 1;
    %jmp T_2.69;
T_2.68 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561ca8ecbf70_0, 0, 1;
T_2.69 ;
    %jmp T_2.22;
T_2.6 ;
    %load/vec4 v0x561ca8ecca60_0;
    %load/vec4 v0x561ca8eccbc0_0;
    %add;
    %store/vec4 v0x561ca8eccfd0_0, 0, 32;
    %jmp T_2.22;
T_2.7 ;
    %load/vec4 v0x561ca8ecce00_0;
    %load/vec4 v0x561ca8eccbc0_0;
    %add;
    %store/vec4 v0x561ca8eccfd0_0, 0, 32;
    %jmp T_2.22;
T_2.8 ;
    %load/vec4 v0x561ca8ecca60_0;
    %load/vec4 v0x561ca8eccbc0_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_2.70, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_2.71, 8;
T_2.70 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_2.71, 8;
 ; End of false expr.
    %blend;
T_2.71;
    %store/vec4 v0x561ca8eccfd0_0, 0, 32;
    %jmp T_2.22;
T_2.9 ;
    %load/vec4 v0x561ca8ecce00_0;
    %load/vec4 v0x561ca8eccc80_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_2.72, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_2.73, 8;
T_2.72 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_2.73, 8;
 ; End of false expr.
    %blend;
T_2.73;
    %store/vec4 v0x561ca8eccfd0_0, 0, 32;
    %jmp T_2.22;
T_2.10 ;
    %load/vec4 v0x561ca8ecce00_0;
    %load/vec4 v0x561ca8eccd40_0;
    %and;
    %store/vec4 v0x561ca8eccfd0_0, 0, 32;
    %jmp T_2.22;
T_2.11 ;
    %load/vec4 v0x561ca8ecce00_0;
    %load/vec4 v0x561ca8eccd40_0;
    %or;
    %store/vec4 v0x561ca8eccfd0_0, 0, 32;
    %jmp T_2.22;
T_2.12 ;
    %load/vec4 v0x561ca8ecce00_0;
    %load/vec4 v0x561ca8eccd40_0;
    %xor;
    %store/vec4 v0x561ca8eccfd0_0, 0, 32;
    %jmp T_2.22;
T_2.13 ;
    %load/vec4 v0x561ca8eccd40_0;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x561ca8eccfd0_0, 0, 32;
    %jmp T_2.22;
T_2.14 ;
    %load/vec4 v0x561ca8ecca60_0;
    %load/vec4 v0x561ca8eccbc0_0;
    %add;
    %store/vec4 v0x561ca8ecc440_0, 0, 32;
    %jmp T_2.22;
T_2.15 ;
    %load/vec4 v0x561ca8ecca60_0;
    %load/vec4 v0x561ca8eccbc0_0;
    %add;
    %store/vec4 v0x561ca8ecc440_0, 0, 32;
    %jmp T_2.22;
T_2.16 ;
    %load/vec4 v0x561ca8ecca60_0;
    %load/vec4 v0x561ca8eccbc0_0;
    %add;
    %store/vec4 v0x561ca8ecc440_0, 0, 32;
    %jmp T_2.22;
T_2.17 ;
    %load/vec4 v0x561ca8ecca60_0;
    %load/vec4 v0x561ca8eccbc0_0;
    %add;
    %store/vec4 v0x561ca8ecc440_0, 0, 32;
    %jmp T_2.22;
T_2.18 ;
    %load/vec4 v0x561ca8ecca60_0;
    %load/vec4 v0x561ca8eccbc0_0;
    %add;
    %store/vec4 v0x561ca8ecc440_0, 0, 32;
    %jmp T_2.22;
T_2.19 ;
    %load/vec4 v0x561ca8ecca60_0;
    %load/vec4 v0x561ca8eccbc0_0;
    %add;
    %store/vec4 v0x561ca8ecc440_0, 0, 32;
    %jmp T_2.22;
T_2.20 ;
    %load/vec4 v0x561ca8ecca60_0;
    %load/vec4 v0x561ca8eccbc0_0;
    %add;
    %store/vec4 v0x561ca8ecc440_0, 0, 32;
    %jmp T_2.22;
T_2.21 ;
    %load/vec4 v0x561ca8ecca60_0;
    %load/vec4 v0x561ca8eccbc0_0;
    %add;
    %store/vec4 v0x561ca8ecc440_0, 0, 32;
    %jmp T_2.22;
T_2.22 ;
    %pop/vec4 1;
    %load/vec4 v0x561ca8eccfd0_0;
    %store/vec4 v0x561ca8ecc8a0_0, 0, 32;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x561ca8ece010;
T_3 ;
    %wait E_0x561ca8e24470;
    %load/vec4 v0x561ca8ece6e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x561ca8ece380_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x561ca8ece5f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %load/vec4 v0x561ca8ece460_0;
    %assign/vec4 v0x561ca8ece380_0, 0;
T_3.2 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x561ca8ecd880;
T_4 ;
    %wait E_0x561ca8e24470;
    %load/vec4 v0x561ca8ecdec0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x561ca8ecdb30_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x561ca8ecddb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %load/vec4 v0x561ca8ecdbf0_0;
    %assign/vec4 v0x561ca8ecdb30_0, 0;
T_4.2 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x561ca8ecd200;
T_5 ;
    %wait E_0x561ca8e24470;
    %load/vec4 v0x561ca8ecd6d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 3217031168, 0, 32;
    %assign/vec4 v0x561ca8ecd470_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x561ca8ecd550_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %load/vec4 v0x561ca8ecd5f0_0;
    %assign/vec4 v0x561ca8ecd470_0, 0;
T_5.2 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x561ca8e98060;
T_6 ;
    %wait E_0x561ca8e24470;
    %vpi_call/w 6 115 "$display", "reset=%h", v0x561ca8ed8990_0 {0 0 0};
    %vpi_call/w 6 116 "$display", "i_word=%b, active=%h, reg_write=%h", v0x561ca8ed6b20_0, v0x561ca8ed5a20_0, v0x561ca8ed8570_0 {0 0 0};
    %vpi_call/w 6 117 "$display", "reg_a_read_index=%d, reg_b_read_index=%d", v0x561ca8ed8260_0, v0x561ca8ed8400_0 {0 0 0};
    %vpi_call/w 6 118 "$display", "reg_a_read_data=%h, reg_b_read_data=%h", v0x561ca8ed8190_0, v0x561ca8ed8330_0 {0 0 0};
    %vpi_call/w 6 119 "$display", "reg_write_data=%h, result=%h, reg_write_index=%d", v0x561ca8ed8630_0, v0x561ca8ed8ac0_0, v0x561ca8ed87f0_0 {0 0 0};
    %vpi_call/w 6 120 "$display", "muldiv=%h, result_lo=%h, result_hi=%h, lo_out=%h, hi_out=%h", v0x561ca8ed7e70_0, v0x561ca8ed8c30_0, v0x561ca8ed8b90_0, v0x561ca8ed6f80_0, v0x561ca8ed67f0_0 {0 0 0};
    %vpi_call/w 6 121 "$display", "pc=%h", v0x561ca8ed6140_0 {0 0 0};
    %jmp T_6;
    .thread T_6;
    .scope S_0x561ca8e98060;
T_7 ;
    %wait E_0x561ca8e25f30;
    %load/vec4 v0x561ca8ed5d20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v0x561ca8ed6230_0;
    %load/vec4 v0x561ca8ed5e80_0;
    %add;
    %store/vec4 v0x561ca8ed7f30_0, 0, 32;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x561ca8ed6be0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v0x561ca8ed6230_0;
    %parti/s 4, 28, 6;
    %load/vec4 v0x561ca8ed6b20_0;
    %parti/s 26, 0, 2;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 2;
    %store/vec4 v0x561ca8ed7f30_0, 0, 32;
    %jmp T_7.3;
T_7.2 ;
    %load/vec4 v0x561ca8ed6c80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.4, 8;
    %load/vec4 v0x561ca8ed8190_0;
    %store/vec4 v0x561ca8ed7f30_0, 0, 32;
    %jmp T_7.5;
T_7.4 ;
    %load/vec4 v0x561ca8ed6230_0;
    %store/vec4 v0x561ca8ed7f30_0, 0, 32;
T_7.5 ;
T_7.3 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x561ca8e98060;
T_8 ;
    %wait E_0x561ca8e24470;
    %load/vec4 v0x561ca8ed8990_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x561ca8ed60a0_0, 0, 1;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x561ca8ed6140_0;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %store/vec4 v0x561ca8ed60a0_0, 0, 1;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x561ca8e97860;
T_9 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561ca8ed8fd0_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 100, 0, 32;
T_9.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_9.1, 5;
    %jmp/1 T_9.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x561ca8ed8fd0_0;
    %inv;
    %store/vec4 v0x561ca8ed8fd0_0, 0, 1;
    %delay 4, 0;
    %jmp T_9.0;
T_9.1 ;
    %pop/vec4 1;
    %end;
    .thread T_9;
    .scope S_0x561ca8e97860;
T_10 ;
    %fork t_1, S_0x561ca8e97c30;
    %jmp t_0;
    .scope S_0x561ca8e97c30;
t_1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x561ca8ed9850_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x561ca8ed9070_0, 0, 1;
    %wait E_0x561ca8e24470;
    %delay 2, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561ca8ed9850_0, 0, 1;
    %wait E_0x561ca8e24470;
    %delay 2, 0;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x561ca8ecac70_0, 0, 5;
    %pushi/vec4 305419896, 0, 32;
    %store/vec4 v0x561ca8ed92f0_0, 0, 32;
    %pushi/vec4 15, 0, 32;
T_10.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_10.1, 5;
    %jmp/1 T_10.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %pushi/vec4 35, 0, 6;
    %store/vec4 v0x561ca8ecaf40_0, 0, 6;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x561ca8ecb1e0_0, 0, 5;
    %load/vec4 v0x561ca8ecac70_0;
    %store/vec4 v0x561ca8ecb2c0_0, 0, 5;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x561ca8ecad30_0, 0, 16;
    %load/vec4 v0x561ca8ecaf40_0;
    %load/vec4 v0x561ca8ecb1e0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x561ca8ecb2c0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x561ca8ecad30_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x561ca8ecae10_0, 0, 32;
    %load/vec4 v0x561ca8ecae10_0;
    %store/vec4 v0x561ca8ed96c0_0, 0, 32;
    %load/vec4 v0x561ca8ed92f0_0;
    %load/vec4 v0x561ca8ecac70_0;
    %pad/u 32;
    %subi 2, 0, 32;
    %muli 3703181876, 0, 32;
    %add;
    %store/vec4 v0x561ca8ed92f0_0, 0, 32;
    %wait E_0x561ca8e24470;
    %delay 2, 0;
    %load/vec4 v0x561ca8ed93c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.2, 8;
    %jmp T_10.3;
T_10.2 ;
    %vpi_call/w 5 79 "$fatal", 32'sb00000000000000000000000000000001, "data_write should not be active but is" {0 0 0};
T_10.3 ;
    %load/vec4 v0x561ca8ed9200_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.4, 8;
    %jmp T_10.5;
T_10.4 ;
    %vpi_call/w 5 80 "$fatal", 32'sb00000000000000000000000000000001, "data_read isn't active but should be" {0 0 0};
T_10.5 ;
    %load/vec4 v0x561ca8ecac70_0;
    %addi 1, 0, 5;
    %store/vec4 v0x561ca8ecac70_0, 0, 5;
    %jmp T_10.0;
T_10.1 ;
    %pop/vec4 1;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x561ca8ecac70_0, 0, 5;
    %pushi/vec4 15, 0, 32;
T_10.6 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_10.7, 5;
    %jmp/1 T_10.7, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0x561ca8ecaf40_0, 0, 6;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0x561ca8ecab90_0, 0, 6;
    %pushi/vec4 33, 0, 7;
    %load/vec4 v0x561ca8ecac70_0;
    %pad/u 7;
    %sub;
    %pad/u 5;
    %store/vec4 v0x561ca8ecb3a0_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x561ca8ecb1e0_0, 0, 5;
    %load/vec4 v0x561ca8ecac70_0;
    %store/vec4 v0x561ca8ecb2c0_0, 0, 5;
    %load/vec4 v0x561ca8ecac70_0;
    %addi 15, 0, 5;
    %store/vec4 v0x561ca8ecb100_0, 0, 5;
    %load/vec4 v0x561ca8ecaf40_0;
    %load/vec4 v0x561ca8ecb1e0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x561ca8ecb2c0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x561ca8ecb100_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x561ca8ecb3a0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x561ca8ecab90_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x561ca8ecb020_0, 0, 32;
    %load/vec4 v0x561ca8ecb020_0;
    %store/vec4 v0x561ca8ed96c0_0, 0, 32;
    %wait E_0x561ca8e24470;
    %delay 2, 0;
    %load/vec4 v0x561ca8ecac70_0;
    %addi 1, 0, 5;
    %store/vec4 v0x561ca8ecac70_0, 0, 5;
    %jmp T_10.6;
T_10.7 ;
    %pop/vec4 1;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x561ca8ecac70_0, 0, 5;
    %pushi/vec4 305419896, 0, 32;
    %store/vec4 v0x561ca8ecb480_0, 0, 32;
    %pushi/vec4 15, 0, 32;
T_10.8 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_10.9, 5;
    %jmp/1 T_10.9, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %pushi/vec4 9, 0, 6;
    %store/vec4 v0x561ca8ecaf40_0, 0, 6;
    %load/vec4 v0x561ca8ecac70_0;
    %addi 15, 0, 5;
    %store/vec4 v0x561ca8ecb1e0_0, 0, 5;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x561ca8ecb2c0_0, 0, 5;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x561ca8ecad30_0, 0, 16;
    %load/vec4 v0x561ca8ecaf40_0;
    %load/vec4 v0x561ca8ecb1e0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x561ca8ecb2c0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x561ca8ecad30_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x561ca8ecae10_0, 0, 32;
    %load/vec4 v0x561ca8ecae10_0;
    %store/vec4 v0x561ca8ed96c0_0, 0, 32;
    %wait E_0x561ca8e24470;
    %delay 2, 0;
    %load/vec4 v0x561ca8ecb480_0;
    %load/vec4 v0x561ca8ecac70_0;
    %pad/u 32;
    %subi 2, 0, 32;
    %muli 3703181876, 0, 32;
    %add;
    %store/vec4 v0x561ca8ecb480_0, 0, 32;
    %load/vec4 v0x561ca8ecb480_0;
    %pushi/vec4 33, 0, 32;
    %load/vec4 v0x561ca8ecac70_0;
    %pad/u 32;
    %sub;
    %ix/vec4 4;
    %shiftl 4;
    %store/vec4 v0x561ca8ecaa90_0, 0, 32;
    %load/vec4 v0x561ca8ed9760_0;
    %load/vec4 v0x561ca8ecaa90_0;
    %cmp/e;
    %jmp/0xz  T_10.10, 4;
    %jmp T_10.11;
T_10.10 ;
    %vpi_call/w 5 120 "$fatal", 32'sb00000000000000000000000000000001, "expected=%h, v0=%h", v0x561ca8ecaa90_0, v0x561ca8ed9760_0 {0 0 0};
T_10.11 ;
    %load/vec4 v0x561ca8ecac70_0;
    %addi 1, 0, 5;
    %store/vec4 v0x561ca8ecac70_0, 0, 5;
    %jmp T_10.8;
T_10.9 ;
    %pop/vec4 1;
    %end;
    .scope S_0x561ca8e97860;
t_0 %join;
    %end;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 11;
    "N/A";
    "<interactive>";
    "-";
    "rtl/mips_cpu/data_ram.v";
    "rtl/mips_cpu/instruction_ram.v";
    "test/tb/sll_1_harvard_tb.v";
    "rtl/mips_cpu_harvard.v";
    "rtl/mips_cpu/alu.v";
    "rtl/mips_cpu/pc.v";
    "rtl/mips_cpu/hl_reg.v";
    "rtl/mips_cpu/regfile.v";
