digraph "CFG for '_Z11sum_squaresSt6vectorIiSaIiEE' function" {
	label="CFG for '_Z11sum_squaresSt6vectorIiSaIiEE' function";

	Node0x5584afb9b140 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#b9d0f970",label="{%1:\l  %2 = alloca i32, align 4\l  %3 = alloca i32, align 4\l  store i32 0, i32* %2, align 4\l  store i32 0, i32* %3, align 4\l  br label %4\l}"];
	Node0x5584afb9b140 -> Node0x5584afb9ba40;
	Node0x5584afb9ba40 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%4:\l4:                                                \l  %5 = load i32, i32* %3, align 4\l  %6 = sext i32 %5 to i64\l  %7 = call i64 @_ZNKSt6vectorIiSaIiEE4sizeEv(%\"class.std::vector\"* nonnull\l... align 8 dereferenceable(24) %0) #1\l  %8 = icmp ult i64 %6, %7\l  br i1 %8, label %9, label %58\l|{<s0>T|<s1>F}}"];
	Node0x5584afb9ba40:s0 -> Node0x5584afb9bb00;
	Node0x5584afb9ba40:s1 -> Node0x5584afb9bfe0;
	Node0x5584afb9bb00 [shape=record,color="#b70d28ff", style=filled, fillcolor="#bb1b2c70",label="{%9:\l9:                                                \l  %10 = load i32, i32* %3, align 4\l  %11 = srem i32 %10, 3\l  %12 = icmp eq i32 %11, 0\l  br i1 %12, label %13, label %25\l|{<s0>T|<s1>F}}"];
	Node0x5584afb9bb00:s0 -> Node0x5584afb9c2b0;
	Node0x5584afb9bb00:s1 -> Node0x5584afb9c300;
	Node0x5584afb9c2b0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#ec7f6370",label="{%13:\l13:                                               \l  %14 = load i32, i32* %3, align 4\l  %15 = sext i32 %14 to i64\l  %16 = call nonnull align 4 dereferenceable(4) i32*\l... @_ZNSt6vectorIiSaIiEEixEm(%\"class.std::vector\"* nonnull align 8\l... dereferenceable(24) %0, i64 %15) #1\l  %17 = load i32, i32* %16, align 4\l  %18 = load i32, i32* %3, align 4\l  %19 = sext i32 %18 to i64\l  %20 = call nonnull align 4 dereferenceable(4) i32*\l... @_ZNSt6vectorIiSaIiEEixEm(%\"class.std::vector\"* nonnull align 8\l... dereferenceable(24) %0, i64 %19) #1\l  %21 = load i32, i32* %20, align 4\l  %22 = mul nsw i32 %17, %21\l  %23 = load i32, i32* %2, align 4\l  %24 = add nsw i32 %23, %22\l  store i32 %24, i32* %2, align 4\l  br label %54\l}"];
	Node0x5584afb9c2b0 -> Node0x5584afb9ccf0;
	Node0x5584afb9c300 [shape=record,color="#b70d28ff", style=filled, fillcolor="#d6524470",label="{%25:\l25:                                               \l  %26 = load i32, i32* %3, align 4\l  %27 = srem i32 %26, 4\l  %28 = icmp eq i32 %27, 0\l  br i1 %28, label %29, label %46\l|{<s0>T|<s1>F}}"];
	Node0x5584afb9c300:s0 -> Node0x5584afb9cf40;
	Node0x5584afb9c300:s1 -> Node0x5584afb9cf90;
	Node0x5584afb9cf40 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f6a38570",label="{%29:\l29:                                               \l  %30 = load i32, i32* %3, align 4\l  %31 = sext i32 %30 to i64\l  %32 = call nonnull align 4 dereferenceable(4) i32*\l... @_ZNSt6vectorIiSaIiEEixEm(%\"class.std::vector\"* nonnull align 8\l... dereferenceable(24) %0, i64 %31) #1\l  %33 = load i32, i32* %32, align 4\l  %34 = load i32, i32* %3, align 4\l  %35 = sext i32 %34 to i64\l  %36 = call nonnull align 4 dereferenceable(4) i32*\l... @_ZNSt6vectorIiSaIiEEixEm(%\"class.std::vector\"* nonnull align 8\l... dereferenceable(24) %0, i64 %35) #1\l  %37 = load i32, i32* %36, align 4\l  %38 = mul nsw i32 %33, %37\l  %39 = load i32, i32* %3, align 4\l  %40 = sext i32 %39 to i64\l  %41 = call nonnull align 4 dereferenceable(4) i32*\l... @_ZNSt6vectorIiSaIiEEixEm(%\"class.std::vector\"* nonnull align 8\l... dereferenceable(24) %0, i64 %40) #1\l  %42 = load i32, i32* %41, align 4\l  %43 = mul nsw i32 %38, %42\l  %44 = load i32, i32* %2, align 4\l  %45 = add nsw i32 %44, %43\l  store i32 %45, i32* %2, align 4\l  br label %53\l}"];
	Node0x5584afb9cf40 -> Node0x5584afb9dd40;
	Node0x5584afb9cf90 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#ec7f6370",label="{%46:\l46:                                               \l  %47 = load i32, i32* %3, align 4\l  %48 = sext i32 %47 to i64\l  %49 = call nonnull align 4 dereferenceable(4) i32*\l... @_ZNSt6vectorIiSaIiEEixEm(%\"class.std::vector\"* nonnull align 8\l... dereferenceable(24) %0, i64 %48) #1\l  %50 = load i32, i32* %49, align 4\l  %51 = load i32, i32* %2, align 4\l  %52 = add nsw i32 %51, %50\l  store i32 %52, i32* %2, align 4\l  br label %53\l}"];
	Node0x5584afb9cf90 -> Node0x5584afb9dd40;
	Node0x5584afb9dd40 [shape=record,color="#b70d28ff", style=filled, fillcolor="#d6524470",label="{%53:\l53:                                               \l  br label %54\l}"];
	Node0x5584afb9dd40 -> Node0x5584afb9ccf0;
	Node0x5584afb9ccf0 [shape=record,color="#b70d28ff", style=filled, fillcolor="#bb1b2c70",label="{%54:\l54:                                               \l  br label %55\l}"];
	Node0x5584afb9ccf0 -> Node0x5584afb9e2f0;
	Node0x5584afb9e2f0 [shape=record,color="#b70d28ff", style=filled, fillcolor="#bb1b2c70",label="{%55:\l55:                                               \l  %56 = load i32, i32* %3, align 4\l  %57 = add nsw i32 %56, 1\l  store i32 %57, i32* %3, align 4\l  br label %4, !llvm.loop !4\l}"];
	Node0x5584afb9e2f0 -> Node0x5584afb9ba40;
	Node0x5584afb9bfe0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#b9d0f970",label="{%58:\l58:                                               \l  %59 = load i32, i32* %2, align 4\l  ret i32 %59\l}"];
}
