// Seed: 2496576120
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  inout wire id_2;
  inout wire id_1;
  wire id_4;
  assign module_1.id_5 = 0;
endmodule
module module_1 #(
    parameter id_0 = 32'd54
) (
    input tri1  _id_0,
    input uwire id_1,
    input wor   id_2,
    inout wor   id_3,
    input wire  id_4,
    input tri   id_5
);
  logic [1 : 1  ==  id_0] id_7[-1 : 1];
  assign id_3 = -1 == id_3;
  wire id_8;
  assign id_3 = id_0;
  module_0 modCall_1 (
      id_8,
      id_7,
      id_8
  );
endmodule
