
Dutch_Zonecontroller.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000bc  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00016d30  080000c0  080000c0  000010c0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000a88  08016df0  08016df0  00017df0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08017878  08017878  0001926c  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08017878  08017878  00018878  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08017880  08017880  0001926c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08017880  08017880  00018880  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08017884  08017884  00018884  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000026c  20000000  08017888  00019000  2**2
                  CONTENTS, ALLOC, LOAD, CODE
  9 .bss          00000d78  2000026c  08017af4  0001926c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000fe4  08017af4  00019fe4  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  0001926c  2**0
                  CONTENTS, READONLY
 12 .debug_info   00022939  00000000  00000000  00019294  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000570d  00000000  00000000  0003bbcd  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001d10  00000000  00000000  000412e0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00001694  00000000  00000000  00042ff0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_line   0001b759  00000000  00000000  00044684  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_str    0000848c  00000000  00000000  0005fddd  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .comment      00000043  00000000  00000000  00068269  2**0
                  CONTENTS, READONLY
 19 .debug_frame  000081a4  00000000  00000000  000682ac  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_line_str 00000048  00000000  00000000  00070450  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	@ (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	@ (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	@ (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	2000026c 	.word	0x2000026c
 80000e0:	00000000 	.word	0x00000000
 80000e4:	08016dc4 	.word	0x08016dc4

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	@ (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	@ (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	@ (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			@ (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	20000270 	.word	0x20000270
 8000104:	08016dc4 	.word	0x08016dc4

08000108 <strlen>:
 8000108:	2300      	movs	r3, #0
 800010a:	5cc2      	ldrb	r2, [r0, r3]
 800010c:	3301      	adds	r3, #1
 800010e:	2a00      	cmp	r2, #0
 8000110:	d1fb      	bne.n	800010a <strlen+0x2>
 8000112:	1e58      	subs	r0, r3, #1
 8000114:	4770      	bx	lr
	...

08000118 <__gnu_thumb1_case_uqi>:
 8000118:	b402      	push	{r1}
 800011a:	4671      	mov	r1, lr
 800011c:	0849      	lsrs	r1, r1, #1
 800011e:	0049      	lsls	r1, r1, #1
 8000120:	5c09      	ldrb	r1, [r1, r0]
 8000122:	0049      	lsls	r1, r1, #1
 8000124:	448e      	add	lr, r1
 8000126:	bc02      	pop	{r1}
 8000128:	4770      	bx	lr
 800012a:	46c0      	nop			@ (mov r8, r8)

0800012c <__gnu_thumb1_case_shi>:
 800012c:	b403      	push	{r0, r1}
 800012e:	4671      	mov	r1, lr
 8000130:	0849      	lsrs	r1, r1, #1
 8000132:	0040      	lsls	r0, r0, #1
 8000134:	0049      	lsls	r1, r1, #1
 8000136:	5e09      	ldrsh	r1, [r1, r0]
 8000138:	0049      	lsls	r1, r1, #1
 800013a:	448e      	add	lr, r1
 800013c:	bc03      	pop	{r0, r1}
 800013e:	4770      	bx	lr

08000140 <__udivsi3>:
 8000140:	2200      	movs	r2, #0
 8000142:	0843      	lsrs	r3, r0, #1
 8000144:	428b      	cmp	r3, r1
 8000146:	d374      	bcc.n	8000232 <__udivsi3+0xf2>
 8000148:	0903      	lsrs	r3, r0, #4
 800014a:	428b      	cmp	r3, r1
 800014c:	d35f      	bcc.n	800020e <__udivsi3+0xce>
 800014e:	0a03      	lsrs	r3, r0, #8
 8000150:	428b      	cmp	r3, r1
 8000152:	d344      	bcc.n	80001de <__udivsi3+0x9e>
 8000154:	0b03      	lsrs	r3, r0, #12
 8000156:	428b      	cmp	r3, r1
 8000158:	d328      	bcc.n	80001ac <__udivsi3+0x6c>
 800015a:	0c03      	lsrs	r3, r0, #16
 800015c:	428b      	cmp	r3, r1
 800015e:	d30d      	bcc.n	800017c <__udivsi3+0x3c>
 8000160:	22ff      	movs	r2, #255	@ 0xff
 8000162:	0209      	lsls	r1, r1, #8
 8000164:	ba12      	rev	r2, r2
 8000166:	0c03      	lsrs	r3, r0, #16
 8000168:	428b      	cmp	r3, r1
 800016a:	d302      	bcc.n	8000172 <__udivsi3+0x32>
 800016c:	1212      	asrs	r2, r2, #8
 800016e:	0209      	lsls	r1, r1, #8
 8000170:	d065      	beq.n	800023e <__udivsi3+0xfe>
 8000172:	0b03      	lsrs	r3, r0, #12
 8000174:	428b      	cmp	r3, r1
 8000176:	d319      	bcc.n	80001ac <__udivsi3+0x6c>
 8000178:	e000      	b.n	800017c <__udivsi3+0x3c>
 800017a:	0a09      	lsrs	r1, r1, #8
 800017c:	0bc3      	lsrs	r3, r0, #15
 800017e:	428b      	cmp	r3, r1
 8000180:	d301      	bcc.n	8000186 <__udivsi3+0x46>
 8000182:	03cb      	lsls	r3, r1, #15
 8000184:	1ac0      	subs	r0, r0, r3
 8000186:	4152      	adcs	r2, r2
 8000188:	0b83      	lsrs	r3, r0, #14
 800018a:	428b      	cmp	r3, r1
 800018c:	d301      	bcc.n	8000192 <__udivsi3+0x52>
 800018e:	038b      	lsls	r3, r1, #14
 8000190:	1ac0      	subs	r0, r0, r3
 8000192:	4152      	adcs	r2, r2
 8000194:	0b43      	lsrs	r3, r0, #13
 8000196:	428b      	cmp	r3, r1
 8000198:	d301      	bcc.n	800019e <__udivsi3+0x5e>
 800019a:	034b      	lsls	r3, r1, #13
 800019c:	1ac0      	subs	r0, r0, r3
 800019e:	4152      	adcs	r2, r2
 80001a0:	0b03      	lsrs	r3, r0, #12
 80001a2:	428b      	cmp	r3, r1
 80001a4:	d301      	bcc.n	80001aa <__udivsi3+0x6a>
 80001a6:	030b      	lsls	r3, r1, #12
 80001a8:	1ac0      	subs	r0, r0, r3
 80001aa:	4152      	adcs	r2, r2
 80001ac:	0ac3      	lsrs	r3, r0, #11
 80001ae:	428b      	cmp	r3, r1
 80001b0:	d301      	bcc.n	80001b6 <__udivsi3+0x76>
 80001b2:	02cb      	lsls	r3, r1, #11
 80001b4:	1ac0      	subs	r0, r0, r3
 80001b6:	4152      	adcs	r2, r2
 80001b8:	0a83      	lsrs	r3, r0, #10
 80001ba:	428b      	cmp	r3, r1
 80001bc:	d301      	bcc.n	80001c2 <__udivsi3+0x82>
 80001be:	028b      	lsls	r3, r1, #10
 80001c0:	1ac0      	subs	r0, r0, r3
 80001c2:	4152      	adcs	r2, r2
 80001c4:	0a43      	lsrs	r3, r0, #9
 80001c6:	428b      	cmp	r3, r1
 80001c8:	d301      	bcc.n	80001ce <__udivsi3+0x8e>
 80001ca:	024b      	lsls	r3, r1, #9
 80001cc:	1ac0      	subs	r0, r0, r3
 80001ce:	4152      	adcs	r2, r2
 80001d0:	0a03      	lsrs	r3, r0, #8
 80001d2:	428b      	cmp	r3, r1
 80001d4:	d301      	bcc.n	80001da <__udivsi3+0x9a>
 80001d6:	020b      	lsls	r3, r1, #8
 80001d8:	1ac0      	subs	r0, r0, r3
 80001da:	4152      	adcs	r2, r2
 80001dc:	d2cd      	bcs.n	800017a <__udivsi3+0x3a>
 80001de:	09c3      	lsrs	r3, r0, #7
 80001e0:	428b      	cmp	r3, r1
 80001e2:	d301      	bcc.n	80001e8 <__udivsi3+0xa8>
 80001e4:	01cb      	lsls	r3, r1, #7
 80001e6:	1ac0      	subs	r0, r0, r3
 80001e8:	4152      	adcs	r2, r2
 80001ea:	0983      	lsrs	r3, r0, #6
 80001ec:	428b      	cmp	r3, r1
 80001ee:	d301      	bcc.n	80001f4 <__udivsi3+0xb4>
 80001f0:	018b      	lsls	r3, r1, #6
 80001f2:	1ac0      	subs	r0, r0, r3
 80001f4:	4152      	adcs	r2, r2
 80001f6:	0943      	lsrs	r3, r0, #5
 80001f8:	428b      	cmp	r3, r1
 80001fa:	d301      	bcc.n	8000200 <__udivsi3+0xc0>
 80001fc:	014b      	lsls	r3, r1, #5
 80001fe:	1ac0      	subs	r0, r0, r3
 8000200:	4152      	adcs	r2, r2
 8000202:	0903      	lsrs	r3, r0, #4
 8000204:	428b      	cmp	r3, r1
 8000206:	d301      	bcc.n	800020c <__udivsi3+0xcc>
 8000208:	010b      	lsls	r3, r1, #4
 800020a:	1ac0      	subs	r0, r0, r3
 800020c:	4152      	adcs	r2, r2
 800020e:	08c3      	lsrs	r3, r0, #3
 8000210:	428b      	cmp	r3, r1
 8000212:	d301      	bcc.n	8000218 <__udivsi3+0xd8>
 8000214:	00cb      	lsls	r3, r1, #3
 8000216:	1ac0      	subs	r0, r0, r3
 8000218:	4152      	adcs	r2, r2
 800021a:	0883      	lsrs	r3, r0, #2
 800021c:	428b      	cmp	r3, r1
 800021e:	d301      	bcc.n	8000224 <__udivsi3+0xe4>
 8000220:	008b      	lsls	r3, r1, #2
 8000222:	1ac0      	subs	r0, r0, r3
 8000224:	4152      	adcs	r2, r2
 8000226:	0843      	lsrs	r3, r0, #1
 8000228:	428b      	cmp	r3, r1
 800022a:	d301      	bcc.n	8000230 <__udivsi3+0xf0>
 800022c:	004b      	lsls	r3, r1, #1
 800022e:	1ac0      	subs	r0, r0, r3
 8000230:	4152      	adcs	r2, r2
 8000232:	1a41      	subs	r1, r0, r1
 8000234:	d200      	bcs.n	8000238 <__udivsi3+0xf8>
 8000236:	4601      	mov	r1, r0
 8000238:	4152      	adcs	r2, r2
 800023a:	4610      	mov	r0, r2
 800023c:	4770      	bx	lr
 800023e:	e7ff      	b.n	8000240 <__udivsi3+0x100>
 8000240:	b501      	push	{r0, lr}
 8000242:	2000      	movs	r0, #0
 8000244:	f000 f8f0 	bl	8000428 <__aeabi_idiv0>
 8000248:	bd02      	pop	{r1, pc}
 800024a:	46c0      	nop			@ (mov r8, r8)

0800024c <__aeabi_uidivmod>:
 800024c:	2900      	cmp	r1, #0
 800024e:	d0f7      	beq.n	8000240 <__udivsi3+0x100>
 8000250:	e776      	b.n	8000140 <__udivsi3>
 8000252:	4770      	bx	lr

08000254 <__divsi3>:
 8000254:	4603      	mov	r3, r0
 8000256:	430b      	orrs	r3, r1
 8000258:	d47f      	bmi.n	800035a <__divsi3+0x106>
 800025a:	2200      	movs	r2, #0
 800025c:	0843      	lsrs	r3, r0, #1
 800025e:	428b      	cmp	r3, r1
 8000260:	d374      	bcc.n	800034c <__divsi3+0xf8>
 8000262:	0903      	lsrs	r3, r0, #4
 8000264:	428b      	cmp	r3, r1
 8000266:	d35f      	bcc.n	8000328 <__divsi3+0xd4>
 8000268:	0a03      	lsrs	r3, r0, #8
 800026a:	428b      	cmp	r3, r1
 800026c:	d344      	bcc.n	80002f8 <__divsi3+0xa4>
 800026e:	0b03      	lsrs	r3, r0, #12
 8000270:	428b      	cmp	r3, r1
 8000272:	d328      	bcc.n	80002c6 <__divsi3+0x72>
 8000274:	0c03      	lsrs	r3, r0, #16
 8000276:	428b      	cmp	r3, r1
 8000278:	d30d      	bcc.n	8000296 <__divsi3+0x42>
 800027a:	22ff      	movs	r2, #255	@ 0xff
 800027c:	0209      	lsls	r1, r1, #8
 800027e:	ba12      	rev	r2, r2
 8000280:	0c03      	lsrs	r3, r0, #16
 8000282:	428b      	cmp	r3, r1
 8000284:	d302      	bcc.n	800028c <__divsi3+0x38>
 8000286:	1212      	asrs	r2, r2, #8
 8000288:	0209      	lsls	r1, r1, #8
 800028a:	d065      	beq.n	8000358 <__divsi3+0x104>
 800028c:	0b03      	lsrs	r3, r0, #12
 800028e:	428b      	cmp	r3, r1
 8000290:	d319      	bcc.n	80002c6 <__divsi3+0x72>
 8000292:	e000      	b.n	8000296 <__divsi3+0x42>
 8000294:	0a09      	lsrs	r1, r1, #8
 8000296:	0bc3      	lsrs	r3, r0, #15
 8000298:	428b      	cmp	r3, r1
 800029a:	d301      	bcc.n	80002a0 <__divsi3+0x4c>
 800029c:	03cb      	lsls	r3, r1, #15
 800029e:	1ac0      	subs	r0, r0, r3
 80002a0:	4152      	adcs	r2, r2
 80002a2:	0b83      	lsrs	r3, r0, #14
 80002a4:	428b      	cmp	r3, r1
 80002a6:	d301      	bcc.n	80002ac <__divsi3+0x58>
 80002a8:	038b      	lsls	r3, r1, #14
 80002aa:	1ac0      	subs	r0, r0, r3
 80002ac:	4152      	adcs	r2, r2
 80002ae:	0b43      	lsrs	r3, r0, #13
 80002b0:	428b      	cmp	r3, r1
 80002b2:	d301      	bcc.n	80002b8 <__divsi3+0x64>
 80002b4:	034b      	lsls	r3, r1, #13
 80002b6:	1ac0      	subs	r0, r0, r3
 80002b8:	4152      	adcs	r2, r2
 80002ba:	0b03      	lsrs	r3, r0, #12
 80002bc:	428b      	cmp	r3, r1
 80002be:	d301      	bcc.n	80002c4 <__divsi3+0x70>
 80002c0:	030b      	lsls	r3, r1, #12
 80002c2:	1ac0      	subs	r0, r0, r3
 80002c4:	4152      	adcs	r2, r2
 80002c6:	0ac3      	lsrs	r3, r0, #11
 80002c8:	428b      	cmp	r3, r1
 80002ca:	d301      	bcc.n	80002d0 <__divsi3+0x7c>
 80002cc:	02cb      	lsls	r3, r1, #11
 80002ce:	1ac0      	subs	r0, r0, r3
 80002d0:	4152      	adcs	r2, r2
 80002d2:	0a83      	lsrs	r3, r0, #10
 80002d4:	428b      	cmp	r3, r1
 80002d6:	d301      	bcc.n	80002dc <__divsi3+0x88>
 80002d8:	028b      	lsls	r3, r1, #10
 80002da:	1ac0      	subs	r0, r0, r3
 80002dc:	4152      	adcs	r2, r2
 80002de:	0a43      	lsrs	r3, r0, #9
 80002e0:	428b      	cmp	r3, r1
 80002e2:	d301      	bcc.n	80002e8 <__divsi3+0x94>
 80002e4:	024b      	lsls	r3, r1, #9
 80002e6:	1ac0      	subs	r0, r0, r3
 80002e8:	4152      	adcs	r2, r2
 80002ea:	0a03      	lsrs	r3, r0, #8
 80002ec:	428b      	cmp	r3, r1
 80002ee:	d301      	bcc.n	80002f4 <__divsi3+0xa0>
 80002f0:	020b      	lsls	r3, r1, #8
 80002f2:	1ac0      	subs	r0, r0, r3
 80002f4:	4152      	adcs	r2, r2
 80002f6:	d2cd      	bcs.n	8000294 <__divsi3+0x40>
 80002f8:	09c3      	lsrs	r3, r0, #7
 80002fa:	428b      	cmp	r3, r1
 80002fc:	d301      	bcc.n	8000302 <__divsi3+0xae>
 80002fe:	01cb      	lsls	r3, r1, #7
 8000300:	1ac0      	subs	r0, r0, r3
 8000302:	4152      	adcs	r2, r2
 8000304:	0983      	lsrs	r3, r0, #6
 8000306:	428b      	cmp	r3, r1
 8000308:	d301      	bcc.n	800030e <__divsi3+0xba>
 800030a:	018b      	lsls	r3, r1, #6
 800030c:	1ac0      	subs	r0, r0, r3
 800030e:	4152      	adcs	r2, r2
 8000310:	0943      	lsrs	r3, r0, #5
 8000312:	428b      	cmp	r3, r1
 8000314:	d301      	bcc.n	800031a <__divsi3+0xc6>
 8000316:	014b      	lsls	r3, r1, #5
 8000318:	1ac0      	subs	r0, r0, r3
 800031a:	4152      	adcs	r2, r2
 800031c:	0903      	lsrs	r3, r0, #4
 800031e:	428b      	cmp	r3, r1
 8000320:	d301      	bcc.n	8000326 <__divsi3+0xd2>
 8000322:	010b      	lsls	r3, r1, #4
 8000324:	1ac0      	subs	r0, r0, r3
 8000326:	4152      	adcs	r2, r2
 8000328:	08c3      	lsrs	r3, r0, #3
 800032a:	428b      	cmp	r3, r1
 800032c:	d301      	bcc.n	8000332 <__divsi3+0xde>
 800032e:	00cb      	lsls	r3, r1, #3
 8000330:	1ac0      	subs	r0, r0, r3
 8000332:	4152      	adcs	r2, r2
 8000334:	0883      	lsrs	r3, r0, #2
 8000336:	428b      	cmp	r3, r1
 8000338:	d301      	bcc.n	800033e <__divsi3+0xea>
 800033a:	008b      	lsls	r3, r1, #2
 800033c:	1ac0      	subs	r0, r0, r3
 800033e:	4152      	adcs	r2, r2
 8000340:	0843      	lsrs	r3, r0, #1
 8000342:	428b      	cmp	r3, r1
 8000344:	d301      	bcc.n	800034a <__divsi3+0xf6>
 8000346:	004b      	lsls	r3, r1, #1
 8000348:	1ac0      	subs	r0, r0, r3
 800034a:	4152      	adcs	r2, r2
 800034c:	1a41      	subs	r1, r0, r1
 800034e:	d200      	bcs.n	8000352 <__divsi3+0xfe>
 8000350:	4601      	mov	r1, r0
 8000352:	4152      	adcs	r2, r2
 8000354:	4610      	mov	r0, r2
 8000356:	4770      	bx	lr
 8000358:	e05d      	b.n	8000416 <__divsi3+0x1c2>
 800035a:	0fca      	lsrs	r2, r1, #31
 800035c:	d000      	beq.n	8000360 <__divsi3+0x10c>
 800035e:	4249      	negs	r1, r1
 8000360:	1003      	asrs	r3, r0, #32
 8000362:	d300      	bcc.n	8000366 <__divsi3+0x112>
 8000364:	4240      	negs	r0, r0
 8000366:	4053      	eors	r3, r2
 8000368:	2200      	movs	r2, #0
 800036a:	469c      	mov	ip, r3
 800036c:	0903      	lsrs	r3, r0, #4
 800036e:	428b      	cmp	r3, r1
 8000370:	d32d      	bcc.n	80003ce <__divsi3+0x17a>
 8000372:	0a03      	lsrs	r3, r0, #8
 8000374:	428b      	cmp	r3, r1
 8000376:	d312      	bcc.n	800039e <__divsi3+0x14a>
 8000378:	22fc      	movs	r2, #252	@ 0xfc
 800037a:	0189      	lsls	r1, r1, #6
 800037c:	ba12      	rev	r2, r2
 800037e:	0a03      	lsrs	r3, r0, #8
 8000380:	428b      	cmp	r3, r1
 8000382:	d30c      	bcc.n	800039e <__divsi3+0x14a>
 8000384:	0189      	lsls	r1, r1, #6
 8000386:	1192      	asrs	r2, r2, #6
 8000388:	428b      	cmp	r3, r1
 800038a:	d308      	bcc.n	800039e <__divsi3+0x14a>
 800038c:	0189      	lsls	r1, r1, #6
 800038e:	1192      	asrs	r2, r2, #6
 8000390:	428b      	cmp	r3, r1
 8000392:	d304      	bcc.n	800039e <__divsi3+0x14a>
 8000394:	0189      	lsls	r1, r1, #6
 8000396:	d03a      	beq.n	800040e <__divsi3+0x1ba>
 8000398:	1192      	asrs	r2, r2, #6
 800039a:	e000      	b.n	800039e <__divsi3+0x14a>
 800039c:	0989      	lsrs	r1, r1, #6
 800039e:	09c3      	lsrs	r3, r0, #7
 80003a0:	428b      	cmp	r3, r1
 80003a2:	d301      	bcc.n	80003a8 <__divsi3+0x154>
 80003a4:	01cb      	lsls	r3, r1, #7
 80003a6:	1ac0      	subs	r0, r0, r3
 80003a8:	4152      	adcs	r2, r2
 80003aa:	0983      	lsrs	r3, r0, #6
 80003ac:	428b      	cmp	r3, r1
 80003ae:	d301      	bcc.n	80003b4 <__divsi3+0x160>
 80003b0:	018b      	lsls	r3, r1, #6
 80003b2:	1ac0      	subs	r0, r0, r3
 80003b4:	4152      	adcs	r2, r2
 80003b6:	0943      	lsrs	r3, r0, #5
 80003b8:	428b      	cmp	r3, r1
 80003ba:	d301      	bcc.n	80003c0 <__divsi3+0x16c>
 80003bc:	014b      	lsls	r3, r1, #5
 80003be:	1ac0      	subs	r0, r0, r3
 80003c0:	4152      	adcs	r2, r2
 80003c2:	0903      	lsrs	r3, r0, #4
 80003c4:	428b      	cmp	r3, r1
 80003c6:	d301      	bcc.n	80003cc <__divsi3+0x178>
 80003c8:	010b      	lsls	r3, r1, #4
 80003ca:	1ac0      	subs	r0, r0, r3
 80003cc:	4152      	adcs	r2, r2
 80003ce:	08c3      	lsrs	r3, r0, #3
 80003d0:	428b      	cmp	r3, r1
 80003d2:	d301      	bcc.n	80003d8 <__divsi3+0x184>
 80003d4:	00cb      	lsls	r3, r1, #3
 80003d6:	1ac0      	subs	r0, r0, r3
 80003d8:	4152      	adcs	r2, r2
 80003da:	0883      	lsrs	r3, r0, #2
 80003dc:	428b      	cmp	r3, r1
 80003de:	d301      	bcc.n	80003e4 <__divsi3+0x190>
 80003e0:	008b      	lsls	r3, r1, #2
 80003e2:	1ac0      	subs	r0, r0, r3
 80003e4:	4152      	adcs	r2, r2
 80003e6:	d2d9      	bcs.n	800039c <__divsi3+0x148>
 80003e8:	0843      	lsrs	r3, r0, #1
 80003ea:	428b      	cmp	r3, r1
 80003ec:	d301      	bcc.n	80003f2 <__divsi3+0x19e>
 80003ee:	004b      	lsls	r3, r1, #1
 80003f0:	1ac0      	subs	r0, r0, r3
 80003f2:	4152      	adcs	r2, r2
 80003f4:	1a41      	subs	r1, r0, r1
 80003f6:	d200      	bcs.n	80003fa <__divsi3+0x1a6>
 80003f8:	4601      	mov	r1, r0
 80003fa:	4663      	mov	r3, ip
 80003fc:	4152      	adcs	r2, r2
 80003fe:	105b      	asrs	r3, r3, #1
 8000400:	4610      	mov	r0, r2
 8000402:	d301      	bcc.n	8000408 <__divsi3+0x1b4>
 8000404:	4240      	negs	r0, r0
 8000406:	2b00      	cmp	r3, #0
 8000408:	d500      	bpl.n	800040c <__divsi3+0x1b8>
 800040a:	4249      	negs	r1, r1
 800040c:	4770      	bx	lr
 800040e:	4663      	mov	r3, ip
 8000410:	105b      	asrs	r3, r3, #1
 8000412:	d300      	bcc.n	8000416 <__divsi3+0x1c2>
 8000414:	4240      	negs	r0, r0
 8000416:	b501      	push	{r0, lr}
 8000418:	2000      	movs	r0, #0
 800041a:	f000 f805 	bl	8000428 <__aeabi_idiv0>
 800041e:	bd02      	pop	{r1, pc}

08000420 <__aeabi_idivmod>:
 8000420:	2900      	cmp	r1, #0
 8000422:	d0f8      	beq.n	8000416 <__divsi3+0x1c2>
 8000424:	e716      	b.n	8000254 <__divsi3>
 8000426:	4770      	bx	lr

08000428 <__aeabi_idiv0>:
 8000428:	4770      	bx	lr
 800042a:	46c0      	nop			@ (mov r8, r8)

0800042c <__aeabi_cdrcmple>:
 800042c:	4684      	mov	ip, r0
 800042e:	0010      	movs	r0, r2
 8000430:	4662      	mov	r2, ip
 8000432:	468c      	mov	ip, r1
 8000434:	0019      	movs	r1, r3
 8000436:	4663      	mov	r3, ip
 8000438:	e000      	b.n	800043c <__aeabi_cdcmpeq>
 800043a:	46c0      	nop			@ (mov r8, r8)

0800043c <__aeabi_cdcmpeq>:
 800043c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800043e:	f002 fa07 	bl	8002850 <__ledf2>
 8000442:	2800      	cmp	r0, #0
 8000444:	d401      	bmi.n	800044a <__aeabi_cdcmpeq+0xe>
 8000446:	2100      	movs	r1, #0
 8000448:	42c8      	cmn	r0, r1
 800044a:	bd1f      	pop	{r0, r1, r2, r3, r4, pc}

0800044c <__aeabi_dcmpeq>:
 800044c:	b510      	push	{r4, lr}
 800044e:	f002 f94b 	bl	80026e8 <__eqdf2>
 8000452:	4240      	negs	r0, r0
 8000454:	3001      	adds	r0, #1
 8000456:	bd10      	pop	{r4, pc}

08000458 <__aeabi_dcmplt>:
 8000458:	b510      	push	{r4, lr}
 800045a:	f002 f9f9 	bl	8002850 <__ledf2>
 800045e:	2800      	cmp	r0, #0
 8000460:	db01      	blt.n	8000466 <__aeabi_dcmplt+0xe>
 8000462:	2000      	movs	r0, #0
 8000464:	bd10      	pop	{r4, pc}
 8000466:	2001      	movs	r0, #1
 8000468:	bd10      	pop	{r4, pc}
 800046a:	46c0      	nop			@ (mov r8, r8)

0800046c <__aeabi_dcmple>:
 800046c:	b510      	push	{r4, lr}
 800046e:	f002 f9ef 	bl	8002850 <__ledf2>
 8000472:	2800      	cmp	r0, #0
 8000474:	dd01      	ble.n	800047a <__aeabi_dcmple+0xe>
 8000476:	2000      	movs	r0, #0
 8000478:	bd10      	pop	{r4, pc}
 800047a:	2001      	movs	r0, #1
 800047c:	bd10      	pop	{r4, pc}
 800047e:	46c0      	nop			@ (mov r8, r8)

08000480 <__aeabi_dcmpgt>:
 8000480:	b510      	push	{r4, lr}
 8000482:	f002 f975 	bl	8002770 <__gedf2>
 8000486:	2800      	cmp	r0, #0
 8000488:	dc01      	bgt.n	800048e <__aeabi_dcmpgt+0xe>
 800048a:	2000      	movs	r0, #0
 800048c:	bd10      	pop	{r4, pc}
 800048e:	2001      	movs	r0, #1
 8000490:	bd10      	pop	{r4, pc}
 8000492:	46c0      	nop			@ (mov r8, r8)

08000494 <__aeabi_dcmpge>:
 8000494:	b510      	push	{r4, lr}
 8000496:	f002 f96b 	bl	8002770 <__gedf2>
 800049a:	2800      	cmp	r0, #0
 800049c:	da01      	bge.n	80004a2 <__aeabi_dcmpge+0xe>
 800049e:	2000      	movs	r0, #0
 80004a0:	bd10      	pop	{r4, pc}
 80004a2:	2001      	movs	r0, #1
 80004a4:	bd10      	pop	{r4, pc}
 80004a6:	46c0      	nop			@ (mov r8, r8)

080004a8 <__aeabi_cfrcmple>:
 80004a8:	4684      	mov	ip, r0
 80004aa:	0008      	movs	r0, r1
 80004ac:	4661      	mov	r1, ip
 80004ae:	e7ff      	b.n	80004b0 <__aeabi_cfcmpeq>

080004b0 <__aeabi_cfcmpeq>:
 80004b0:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 80004b2:	f000 fd7f 	bl	8000fb4 <__lesf2>
 80004b6:	2800      	cmp	r0, #0
 80004b8:	d401      	bmi.n	80004be <__aeabi_cfcmpeq+0xe>
 80004ba:	2100      	movs	r1, #0
 80004bc:	42c8      	cmn	r0, r1
 80004be:	bd1f      	pop	{r0, r1, r2, r3, r4, pc}

080004c0 <__aeabi_fcmpeq>:
 80004c0:	b510      	push	{r4, lr}
 80004c2:	f000 fd07 	bl	8000ed4 <__eqsf2>
 80004c6:	4240      	negs	r0, r0
 80004c8:	3001      	adds	r0, #1
 80004ca:	bd10      	pop	{r4, pc}

080004cc <__aeabi_fcmplt>:
 80004cc:	b510      	push	{r4, lr}
 80004ce:	f000 fd71 	bl	8000fb4 <__lesf2>
 80004d2:	2800      	cmp	r0, #0
 80004d4:	db01      	blt.n	80004da <__aeabi_fcmplt+0xe>
 80004d6:	2000      	movs	r0, #0
 80004d8:	bd10      	pop	{r4, pc}
 80004da:	2001      	movs	r0, #1
 80004dc:	bd10      	pop	{r4, pc}
 80004de:	46c0      	nop			@ (mov r8, r8)

080004e0 <__aeabi_fcmple>:
 80004e0:	b510      	push	{r4, lr}
 80004e2:	f000 fd67 	bl	8000fb4 <__lesf2>
 80004e6:	2800      	cmp	r0, #0
 80004e8:	dd01      	ble.n	80004ee <__aeabi_fcmple+0xe>
 80004ea:	2000      	movs	r0, #0
 80004ec:	bd10      	pop	{r4, pc}
 80004ee:	2001      	movs	r0, #1
 80004f0:	bd10      	pop	{r4, pc}
 80004f2:	46c0      	nop			@ (mov r8, r8)

080004f4 <__aeabi_fcmpgt>:
 80004f4:	b510      	push	{r4, lr}
 80004f6:	f000 fd15 	bl	8000f24 <__gesf2>
 80004fa:	2800      	cmp	r0, #0
 80004fc:	dc01      	bgt.n	8000502 <__aeabi_fcmpgt+0xe>
 80004fe:	2000      	movs	r0, #0
 8000500:	bd10      	pop	{r4, pc}
 8000502:	2001      	movs	r0, #1
 8000504:	bd10      	pop	{r4, pc}
 8000506:	46c0      	nop			@ (mov r8, r8)

08000508 <__aeabi_fcmpge>:
 8000508:	b510      	push	{r4, lr}
 800050a:	f000 fd0b 	bl	8000f24 <__gesf2>
 800050e:	2800      	cmp	r0, #0
 8000510:	da01      	bge.n	8000516 <__aeabi_fcmpge+0xe>
 8000512:	2000      	movs	r0, #0
 8000514:	bd10      	pop	{r4, pc}
 8000516:	2001      	movs	r0, #1
 8000518:	bd10      	pop	{r4, pc}
 800051a:	46c0      	nop			@ (mov r8, r8)

0800051c <__aeabi_ldivmod>:
 800051c:	2b00      	cmp	r3, #0
 800051e:	d115      	bne.n	800054c <__aeabi_ldivmod+0x30>
 8000520:	2a00      	cmp	r2, #0
 8000522:	d113      	bne.n	800054c <__aeabi_ldivmod+0x30>
 8000524:	2900      	cmp	r1, #0
 8000526:	db06      	blt.n	8000536 <__aeabi_ldivmod+0x1a>
 8000528:	dc01      	bgt.n	800052e <__aeabi_ldivmod+0x12>
 800052a:	2800      	cmp	r0, #0
 800052c:	d006      	beq.n	800053c <__aeabi_ldivmod+0x20>
 800052e:	2000      	movs	r0, #0
 8000530:	43c0      	mvns	r0, r0
 8000532:	0841      	lsrs	r1, r0, #1
 8000534:	e002      	b.n	800053c <__aeabi_ldivmod+0x20>
 8000536:	2180      	movs	r1, #128	@ 0x80
 8000538:	0609      	lsls	r1, r1, #24
 800053a:	2000      	movs	r0, #0
 800053c:	b407      	push	{r0, r1, r2}
 800053e:	4802      	ldr	r0, [pc, #8]	@ (8000548 <__aeabi_ldivmod+0x2c>)
 8000540:	a101      	add	r1, pc, #4	@ (adr r1, 8000548 <__aeabi_ldivmod+0x2c>)
 8000542:	1840      	adds	r0, r0, r1
 8000544:	9002      	str	r0, [sp, #8]
 8000546:	bd03      	pop	{r0, r1, pc}
 8000548:	fffffee1 	.word	0xfffffee1
 800054c:	b403      	push	{r0, r1}
 800054e:	4668      	mov	r0, sp
 8000550:	b501      	push	{r0, lr}
 8000552:	9802      	ldr	r0, [sp, #8]
 8000554:	f000 f998 	bl	8000888 <__gnu_ldivmod_helper>
 8000558:	9b01      	ldr	r3, [sp, #4]
 800055a:	469e      	mov	lr, r3
 800055c:	b002      	add	sp, #8
 800055e:	bc0c      	pop	{r2, r3}
 8000560:	4770      	bx	lr
 8000562:	46c0      	nop			@ (mov r8, r8)

08000564 <__aeabi_uldivmod>:
 8000564:	2b00      	cmp	r3, #0
 8000566:	d111      	bne.n	800058c <__aeabi_uldivmod+0x28>
 8000568:	2a00      	cmp	r2, #0
 800056a:	d10f      	bne.n	800058c <__aeabi_uldivmod+0x28>
 800056c:	2900      	cmp	r1, #0
 800056e:	d100      	bne.n	8000572 <__aeabi_uldivmod+0xe>
 8000570:	2800      	cmp	r0, #0
 8000572:	d002      	beq.n	800057a <__aeabi_uldivmod+0x16>
 8000574:	2100      	movs	r1, #0
 8000576:	43c9      	mvns	r1, r1
 8000578:	0008      	movs	r0, r1
 800057a:	b407      	push	{r0, r1, r2}
 800057c:	4802      	ldr	r0, [pc, #8]	@ (8000588 <__aeabi_uldivmod+0x24>)
 800057e:	a102      	add	r1, pc, #8	@ (adr r1, 8000588 <__aeabi_uldivmod+0x24>)
 8000580:	1840      	adds	r0, r0, r1
 8000582:	9002      	str	r0, [sp, #8]
 8000584:	bd03      	pop	{r0, r1, pc}
 8000586:	46c0      	nop			@ (mov r8, r8)
 8000588:	fffffea1 	.word	0xfffffea1
 800058c:	b403      	push	{r0, r1}
 800058e:	4668      	mov	r0, sp
 8000590:	b501      	push	{r0, lr}
 8000592:	9802      	ldr	r0, [sp, #8]
 8000594:	f000 f8ac 	bl	80006f0 <__udivmoddi4>
 8000598:	9b01      	ldr	r3, [sp, #4]
 800059a:	469e      	mov	lr, r3
 800059c:	b002      	add	sp, #8
 800059e:	bc0c      	pop	{r2, r3}
 80005a0:	4770      	bx	lr
 80005a2:	46c0      	nop			@ (mov r8, r8)

080005a4 <__aeabi_f2uiz>:
 80005a4:	219e      	movs	r1, #158	@ 0x9e
 80005a6:	b510      	push	{r4, lr}
 80005a8:	05c9      	lsls	r1, r1, #23
 80005aa:	1c04      	adds	r4, r0, #0
 80005ac:	f7ff ffac 	bl	8000508 <__aeabi_fcmpge>
 80005b0:	2800      	cmp	r0, #0
 80005b2:	d103      	bne.n	80005bc <__aeabi_f2uiz+0x18>
 80005b4:	1c20      	adds	r0, r4, #0
 80005b6:	f001 f903 	bl	80017c0 <__aeabi_f2iz>
 80005ba:	bd10      	pop	{r4, pc}
 80005bc:	219e      	movs	r1, #158	@ 0x9e
 80005be:	1c20      	adds	r0, r4, #0
 80005c0:	05c9      	lsls	r1, r1, #23
 80005c2:	f000 fe99 	bl	80012f8 <__aeabi_fsub>
 80005c6:	f001 f8fb 	bl	80017c0 <__aeabi_f2iz>
 80005ca:	2380      	movs	r3, #128	@ 0x80
 80005cc:	061b      	lsls	r3, r3, #24
 80005ce:	469c      	mov	ip, r3
 80005d0:	4460      	add	r0, ip
 80005d2:	e7f2      	b.n	80005ba <__aeabi_f2uiz+0x16>

080005d4 <__aeabi_d2uiz>:
 80005d4:	b570      	push	{r4, r5, r6, lr}
 80005d6:	2200      	movs	r2, #0
 80005d8:	4b0c      	ldr	r3, [pc, #48]	@ (800060c <__aeabi_d2uiz+0x38>)
 80005da:	0004      	movs	r4, r0
 80005dc:	000d      	movs	r5, r1
 80005de:	f7ff ff59 	bl	8000494 <__aeabi_dcmpge>
 80005e2:	2800      	cmp	r0, #0
 80005e4:	d104      	bne.n	80005f0 <__aeabi_d2uiz+0x1c>
 80005e6:	0020      	movs	r0, r4
 80005e8:	0029      	movs	r1, r5
 80005ea:	f003 f8b1 	bl	8003750 <__aeabi_d2iz>
 80005ee:	bd70      	pop	{r4, r5, r6, pc}
 80005f0:	4b06      	ldr	r3, [pc, #24]	@ (800060c <__aeabi_d2uiz+0x38>)
 80005f2:	2200      	movs	r2, #0
 80005f4:	0020      	movs	r0, r4
 80005f6:	0029      	movs	r1, r5
 80005f8:	f002 fc7e 	bl	8002ef8 <__aeabi_dsub>
 80005fc:	f003 f8a8 	bl	8003750 <__aeabi_d2iz>
 8000600:	2380      	movs	r3, #128	@ 0x80
 8000602:	061b      	lsls	r3, r3, #24
 8000604:	469c      	mov	ip, r3
 8000606:	4460      	add	r0, ip
 8000608:	e7f1      	b.n	80005ee <__aeabi_d2uiz+0x1a>
 800060a:	46c0      	nop			@ (mov r8, r8)
 800060c:	41e00000 	.word	0x41e00000

08000610 <__aeabi_d2lz>:
 8000610:	b570      	push	{r4, r5, r6, lr}
 8000612:	2200      	movs	r2, #0
 8000614:	2300      	movs	r3, #0
 8000616:	0004      	movs	r4, r0
 8000618:	000d      	movs	r5, r1
 800061a:	f7ff ff1d 	bl	8000458 <__aeabi_dcmplt>
 800061e:	2800      	cmp	r0, #0
 8000620:	d108      	bne.n	8000634 <__aeabi_d2lz+0x24>
 8000622:	0020      	movs	r0, r4
 8000624:	0029      	movs	r1, r5
 8000626:	f000 f82f 	bl	8000688 <__aeabi_d2ulz>
 800062a:	0002      	movs	r2, r0
 800062c:	000b      	movs	r3, r1
 800062e:	0010      	movs	r0, r2
 8000630:	0019      	movs	r1, r3
 8000632:	bd70      	pop	{r4, r5, r6, pc}
 8000634:	2380      	movs	r3, #128	@ 0x80
 8000636:	061b      	lsls	r3, r3, #24
 8000638:	18e9      	adds	r1, r5, r3
 800063a:	0020      	movs	r0, r4
 800063c:	f000 f824 	bl	8000688 <__aeabi_d2ulz>
 8000640:	2300      	movs	r3, #0
 8000642:	4242      	negs	r2, r0
 8000644:	418b      	sbcs	r3, r1
 8000646:	e7f2      	b.n	800062e <__aeabi_d2lz+0x1e>

08000648 <__aeabi_f2ulz>:
 8000648:	b570      	push	{r4, r5, r6, lr}
 800064a:	f003 f90f 	bl	800386c <__aeabi_f2d>
 800064e:	2200      	movs	r2, #0
 8000650:	4b0b      	ldr	r3, [pc, #44]	@ (8000680 <__aeabi_f2ulz+0x38>)
 8000652:	000d      	movs	r5, r1
 8000654:	0004      	movs	r4, r0
 8000656:	f002 f969 	bl	800292c <__aeabi_dmul>
 800065a:	f7ff ffbb 	bl	80005d4 <__aeabi_d2uiz>
 800065e:	0006      	movs	r6, r0
 8000660:	f003 f8e0 	bl	8003824 <__aeabi_ui2d>
 8000664:	2200      	movs	r2, #0
 8000666:	4b07      	ldr	r3, [pc, #28]	@ (8000684 <__aeabi_f2ulz+0x3c>)
 8000668:	f002 f960 	bl	800292c <__aeabi_dmul>
 800066c:	0002      	movs	r2, r0
 800066e:	000b      	movs	r3, r1
 8000670:	0020      	movs	r0, r4
 8000672:	0029      	movs	r1, r5
 8000674:	f002 fc40 	bl	8002ef8 <__aeabi_dsub>
 8000678:	f7ff ffac 	bl	80005d4 <__aeabi_d2uiz>
 800067c:	0031      	movs	r1, r6
 800067e:	bd70      	pop	{r4, r5, r6, pc}
 8000680:	3df00000 	.word	0x3df00000
 8000684:	41f00000 	.word	0x41f00000

08000688 <__aeabi_d2ulz>:
 8000688:	b570      	push	{r4, r5, r6, lr}
 800068a:	2200      	movs	r2, #0
 800068c:	4b0b      	ldr	r3, [pc, #44]	@ (80006bc <__aeabi_d2ulz+0x34>)
 800068e:	000d      	movs	r5, r1
 8000690:	0004      	movs	r4, r0
 8000692:	f002 f94b 	bl	800292c <__aeabi_dmul>
 8000696:	f7ff ff9d 	bl	80005d4 <__aeabi_d2uiz>
 800069a:	0006      	movs	r6, r0
 800069c:	f003 f8c2 	bl	8003824 <__aeabi_ui2d>
 80006a0:	2200      	movs	r2, #0
 80006a2:	4b07      	ldr	r3, [pc, #28]	@ (80006c0 <__aeabi_d2ulz+0x38>)
 80006a4:	f002 f942 	bl	800292c <__aeabi_dmul>
 80006a8:	0002      	movs	r2, r0
 80006aa:	000b      	movs	r3, r1
 80006ac:	0020      	movs	r0, r4
 80006ae:	0029      	movs	r1, r5
 80006b0:	f002 fc22 	bl	8002ef8 <__aeabi_dsub>
 80006b4:	f7ff ff8e 	bl	80005d4 <__aeabi_d2uiz>
 80006b8:	0031      	movs	r1, r6
 80006ba:	bd70      	pop	{r4, r5, r6, pc}
 80006bc:	3df00000 	.word	0x3df00000
 80006c0:	41f00000 	.word	0x41f00000

080006c4 <__aeabi_l2d>:
 80006c4:	b570      	push	{r4, r5, r6, lr}
 80006c6:	0006      	movs	r6, r0
 80006c8:	0008      	movs	r0, r1
 80006ca:	f003 f87d 	bl	80037c8 <__aeabi_i2d>
 80006ce:	2200      	movs	r2, #0
 80006d0:	4b06      	ldr	r3, [pc, #24]	@ (80006ec <__aeabi_l2d+0x28>)
 80006d2:	f002 f92b 	bl	800292c <__aeabi_dmul>
 80006d6:	000d      	movs	r5, r1
 80006d8:	0004      	movs	r4, r0
 80006da:	0030      	movs	r0, r6
 80006dc:	f003 f8a2 	bl	8003824 <__aeabi_ui2d>
 80006e0:	002b      	movs	r3, r5
 80006e2:	0022      	movs	r2, r4
 80006e4:	f001 f922 	bl	800192c <__aeabi_dadd>
 80006e8:	bd70      	pop	{r4, r5, r6, pc}
 80006ea:	46c0      	nop			@ (mov r8, r8)
 80006ec:	41f00000 	.word	0x41f00000

080006f0 <__udivmoddi4>:
 80006f0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80006f2:	4657      	mov	r7, sl
 80006f4:	464e      	mov	r6, r9
 80006f6:	4645      	mov	r5, r8
 80006f8:	46de      	mov	lr, fp
 80006fa:	b5e0      	push	{r5, r6, r7, lr}
 80006fc:	0004      	movs	r4, r0
 80006fe:	000d      	movs	r5, r1
 8000700:	4692      	mov	sl, r2
 8000702:	4699      	mov	r9, r3
 8000704:	b083      	sub	sp, #12
 8000706:	428b      	cmp	r3, r1
 8000708:	d830      	bhi.n	800076c <__udivmoddi4+0x7c>
 800070a:	d02d      	beq.n	8000768 <__udivmoddi4+0x78>
 800070c:	4649      	mov	r1, r9
 800070e:	4650      	mov	r0, sl
 8000710:	f003 f994 	bl	8003a3c <__clzdi2>
 8000714:	0029      	movs	r1, r5
 8000716:	0006      	movs	r6, r0
 8000718:	0020      	movs	r0, r4
 800071a:	f003 f98f 	bl	8003a3c <__clzdi2>
 800071e:	1a33      	subs	r3, r6, r0
 8000720:	4698      	mov	r8, r3
 8000722:	3b20      	subs	r3, #32
 8000724:	d434      	bmi.n	8000790 <__udivmoddi4+0xa0>
 8000726:	469b      	mov	fp, r3
 8000728:	4653      	mov	r3, sl
 800072a:	465a      	mov	r2, fp
 800072c:	4093      	lsls	r3, r2
 800072e:	4642      	mov	r2, r8
 8000730:	001f      	movs	r7, r3
 8000732:	4653      	mov	r3, sl
 8000734:	4093      	lsls	r3, r2
 8000736:	001e      	movs	r6, r3
 8000738:	42af      	cmp	r7, r5
 800073a:	d83b      	bhi.n	80007b4 <__udivmoddi4+0xc4>
 800073c:	42af      	cmp	r7, r5
 800073e:	d100      	bne.n	8000742 <__udivmoddi4+0x52>
 8000740:	e079      	b.n	8000836 <__udivmoddi4+0x146>
 8000742:	465b      	mov	r3, fp
 8000744:	1ba4      	subs	r4, r4, r6
 8000746:	41bd      	sbcs	r5, r7
 8000748:	2b00      	cmp	r3, #0
 800074a:	da00      	bge.n	800074e <__udivmoddi4+0x5e>
 800074c:	e076      	b.n	800083c <__udivmoddi4+0x14c>
 800074e:	2200      	movs	r2, #0
 8000750:	2300      	movs	r3, #0
 8000752:	9200      	str	r2, [sp, #0]
 8000754:	9301      	str	r3, [sp, #4]
 8000756:	2301      	movs	r3, #1
 8000758:	465a      	mov	r2, fp
 800075a:	4093      	lsls	r3, r2
 800075c:	9301      	str	r3, [sp, #4]
 800075e:	2301      	movs	r3, #1
 8000760:	4642      	mov	r2, r8
 8000762:	4093      	lsls	r3, r2
 8000764:	9300      	str	r3, [sp, #0]
 8000766:	e029      	b.n	80007bc <__udivmoddi4+0xcc>
 8000768:	4282      	cmp	r2, r0
 800076a:	d9cf      	bls.n	800070c <__udivmoddi4+0x1c>
 800076c:	2200      	movs	r2, #0
 800076e:	2300      	movs	r3, #0
 8000770:	9200      	str	r2, [sp, #0]
 8000772:	9301      	str	r3, [sp, #4]
 8000774:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8000776:	2b00      	cmp	r3, #0
 8000778:	d001      	beq.n	800077e <__udivmoddi4+0x8e>
 800077a:	601c      	str	r4, [r3, #0]
 800077c:	605d      	str	r5, [r3, #4]
 800077e:	9800      	ldr	r0, [sp, #0]
 8000780:	9901      	ldr	r1, [sp, #4]
 8000782:	b003      	add	sp, #12
 8000784:	bcf0      	pop	{r4, r5, r6, r7}
 8000786:	46bb      	mov	fp, r7
 8000788:	46b2      	mov	sl, r6
 800078a:	46a9      	mov	r9, r5
 800078c:	46a0      	mov	r8, r4
 800078e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000790:	4642      	mov	r2, r8
 8000792:	469b      	mov	fp, r3
 8000794:	2320      	movs	r3, #32
 8000796:	1a9b      	subs	r3, r3, r2
 8000798:	4652      	mov	r2, sl
 800079a:	40da      	lsrs	r2, r3
 800079c:	4641      	mov	r1, r8
 800079e:	0013      	movs	r3, r2
 80007a0:	464a      	mov	r2, r9
 80007a2:	408a      	lsls	r2, r1
 80007a4:	0017      	movs	r7, r2
 80007a6:	4642      	mov	r2, r8
 80007a8:	431f      	orrs	r7, r3
 80007aa:	4653      	mov	r3, sl
 80007ac:	4093      	lsls	r3, r2
 80007ae:	001e      	movs	r6, r3
 80007b0:	42af      	cmp	r7, r5
 80007b2:	d9c3      	bls.n	800073c <__udivmoddi4+0x4c>
 80007b4:	2200      	movs	r2, #0
 80007b6:	2300      	movs	r3, #0
 80007b8:	9200      	str	r2, [sp, #0]
 80007ba:	9301      	str	r3, [sp, #4]
 80007bc:	4643      	mov	r3, r8
 80007be:	2b00      	cmp	r3, #0
 80007c0:	d0d8      	beq.n	8000774 <__udivmoddi4+0x84>
 80007c2:	07fb      	lsls	r3, r7, #31
 80007c4:	0872      	lsrs	r2, r6, #1
 80007c6:	431a      	orrs	r2, r3
 80007c8:	4646      	mov	r6, r8
 80007ca:	087b      	lsrs	r3, r7, #1
 80007cc:	e00e      	b.n	80007ec <__udivmoddi4+0xfc>
 80007ce:	42ab      	cmp	r3, r5
 80007d0:	d101      	bne.n	80007d6 <__udivmoddi4+0xe6>
 80007d2:	42a2      	cmp	r2, r4
 80007d4:	d80c      	bhi.n	80007f0 <__udivmoddi4+0x100>
 80007d6:	1aa4      	subs	r4, r4, r2
 80007d8:	419d      	sbcs	r5, r3
 80007da:	2001      	movs	r0, #1
 80007dc:	1924      	adds	r4, r4, r4
 80007de:	416d      	adcs	r5, r5
 80007e0:	2100      	movs	r1, #0
 80007e2:	3e01      	subs	r6, #1
 80007e4:	1824      	adds	r4, r4, r0
 80007e6:	414d      	adcs	r5, r1
 80007e8:	2e00      	cmp	r6, #0
 80007ea:	d006      	beq.n	80007fa <__udivmoddi4+0x10a>
 80007ec:	42ab      	cmp	r3, r5
 80007ee:	d9ee      	bls.n	80007ce <__udivmoddi4+0xde>
 80007f0:	3e01      	subs	r6, #1
 80007f2:	1924      	adds	r4, r4, r4
 80007f4:	416d      	adcs	r5, r5
 80007f6:	2e00      	cmp	r6, #0
 80007f8:	d1f8      	bne.n	80007ec <__udivmoddi4+0xfc>
 80007fa:	9800      	ldr	r0, [sp, #0]
 80007fc:	9901      	ldr	r1, [sp, #4]
 80007fe:	465b      	mov	r3, fp
 8000800:	1900      	adds	r0, r0, r4
 8000802:	4169      	adcs	r1, r5
 8000804:	2b00      	cmp	r3, #0
 8000806:	db24      	blt.n	8000852 <__udivmoddi4+0x162>
 8000808:	002b      	movs	r3, r5
 800080a:	465a      	mov	r2, fp
 800080c:	4644      	mov	r4, r8
 800080e:	40d3      	lsrs	r3, r2
 8000810:	002a      	movs	r2, r5
 8000812:	40e2      	lsrs	r2, r4
 8000814:	001c      	movs	r4, r3
 8000816:	465b      	mov	r3, fp
 8000818:	0015      	movs	r5, r2
 800081a:	2b00      	cmp	r3, #0
 800081c:	db2a      	blt.n	8000874 <__udivmoddi4+0x184>
 800081e:	0026      	movs	r6, r4
 8000820:	409e      	lsls	r6, r3
 8000822:	0033      	movs	r3, r6
 8000824:	0026      	movs	r6, r4
 8000826:	4647      	mov	r7, r8
 8000828:	40be      	lsls	r6, r7
 800082a:	0032      	movs	r2, r6
 800082c:	1a80      	subs	r0, r0, r2
 800082e:	4199      	sbcs	r1, r3
 8000830:	9000      	str	r0, [sp, #0]
 8000832:	9101      	str	r1, [sp, #4]
 8000834:	e79e      	b.n	8000774 <__udivmoddi4+0x84>
 8000836:	42a3      	cmp	r3, r4
 8000838:	d8bc      	bhi.n	80007b4 <__udivmoddi4+0xc4>
 800083a:	e782      	b.n	8000742 <__udivmoddi4+0x52>
 800083c:	4642      	mov	r2, r8
 800083e:	2320      	movs	r3, #32
 8000840:	2100      	movs	r1, #0
 8000842:	1a9b      	subs	r3, r3, r2
 8000844:	2200      	movs	r2, #0
 8000846:	9100      	str	r1, [sp, #0]
 8000848:	9201      	str	r2, [sp, #4]
 800084a:	2201      	movs	r2, #1
 800084c:	40da      	lsrs	r2, r3
 800084e:	9201      	str	r2, [sp, #4]
 8000850:	e785      	b.n	800075e <__udivmoddi4+0x6e>
 8000852:	4642      	mov	r2, r8
 8000854:	2320      	movs	r3, #32
 8000856:	1a9b      	subs	r3, r3, r2
 8000858:	002a      	movs	r2, r5
 800085a:	4646      	mov	r6, r8
 800085c:	409a      	lsls	r2, r3
 800085e:	0023      	movs	r3, r4
 8000860:	40f3      	lsrs	r3, r6
 8000862:	4644      	mov	r4, r8
 8000864:	4313      	orrs	r3, r2
 8000866:	002a      	movs	r2, r5
 8000868:	40e2      	lsrs	r2, r4
 800086a:	001c      	movs	r4, r3
 800086c:	465b      	mov	r3, fp
 800086e:	0015      	movs	r5, r2
 8000870:	2b00      	cmp	r3, #0
 8000872:	dad4      	bge.n	800081e <__udivmoddi4+0x12e>
 8000874:	4642      	mov	r2, r8
 8000876:	002f      	movs	r7, r5
 8000878:	2320      	movs	r3, #32
 800087a:	0026      	movs	r6, r4
 800087c:	4097      	lsls	r7, r2
 800087e:	1a9b      	subs	r3, r3, r2
 8000880:	40de      	lsrs	r6, r3
 8000882:	003b      	movs	r3, r7
 8000884:	4333      	orrs	r3, r6
 8000886:	e7cd      	b.n	8000824 <__udivmoddi4+0x134>

08000888 <__gnu_ldivmod_helper>:
 8000888:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800088a:	46ce      	mov	lr, r9
 800088c:	4647      	mov	r7, r8
 800088e:	b580      	push	{r7, lr}
 8000890:	4691      	mov	r9, r2
 8000892:	4698      	mov	r8, r3
 8000894:	0004      	movs	r4, r0
 8000896:	000d      	movs	r5, r1
 8000898:	f003 f90a 	bl	8003ab0 <__divdi3>
 800089c:	0007      	movs	r7, r0
 800089e:	000e      	movs	r6, r1
 80008a0:	0002      	movs	r2, r0
 80008a2:	000b      	movs	r3, r1
 80008a4:	4648      	mov	r0, r9
 80008a6:	4641      	mov	r1, r8
 80008a8:	f003 f8d4 	bl	8003a54 <__aeabi_lmul>
 80008ac:	1a24      	subs	r4, r4, r0
 80008ae:	418d      	sbcs	r5, r1
 80008b0:	9b08      	ldr	r3, [sp, #32]
 80008b2:	0038      	movs	r0, r7
 80008b4:	0031      	movs	r1, r6
 80008b6:	601c      	str	r4, [r3, #0]
 80008b8:	605d      	str	r5, [r3, #4]
 80008ba:	bcc0      	pop	{r6, r7}
 80008bc:	46b9      	mov	r9, r7
 80008be:	46b0      	mov	r8, r6
 80008c0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80008c2:	46c0      	nop			@ (mov r8, r8)

080008c4 <__aeabi_fadd>:
 80008c4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80008c6:	024b      	lsls	r3, r1, #9
 80008c8:	0a5a      	lsrs	r2, r3, #9
 80008ca:	4694      	mov	ip, r2
 80008cc:	004a      	lsls	r2, r1, #1
 80008ce:	0fc9      	lsrs	r1, r1, #31
 80008d0:	46ce      	mov	lr, r9
 80008d2:	4647      	mov	r7, r8
 80008d4:	4689      	mov	r9, r1
 80008d6:	0045      	lsls	r5, r0, #1
 80008d8:	0246      	lsls	r6, r0, #9
 80008da:	0e2d      	lsrs	r5, r5, #24
 80008dc:	0e12      	lsrs	r2, r2, #24
 80008de:	b580      	push	{r7, lr}
 80008e0:	0999      	lsrs	r1, r3, #6
 80008e2:	0a77      	lsrs	r7, r6, #9
 80008e4:	0fc4      	lsrs	r4, r0, #31
 80008e6:	09b6      	lsrs	r6, r6, #6
 80008e8:	1aab      	subs	r3, r5, r2
 80008ea:	454c      	cmp	r4, r9
 80008ec:	d020      	beq.n	8000930 <__aeabi_fadd+0x6c>
 80008ee:	2b00      	cmp	r3, #0
 80008f0:	dd0c      	ble.n	800090c <__aeabi_fadd+0x48>
 80008f2:	2a00      	cmp	r2, #0
 80008f4:	d134      	bne.n	8000960 <__aeabi_fadd+0x9c>
 80008f6:	2900      	cmp	r1, #0
 80008f8:	d02a      	beq.n	8000950 <__aeabi_fadd+0x8c>
 80008fa:	1e5a      	subs	r2, r3, #1
 80008fc:	2b01      	cmp	r3, #1
 80008fe:	d100      	bne.n	8000902 <__aeabi_fadd+0x3e>
 8000900:	e08f      	b.n	8000a22 <__aeabi_fadd+0x15e>
 8000902:	2bff      	cmp	r3, #255	@ 0xff
 8000904:	d100      	bne.n	8000908 <__aeabi_fadd+0x44>
 8000906:	e0cd      	b.n	8000aa4 <__aeabi_fadd+0x1e0>
 8000908:	0013      	movs	r3, r2
 800090a:	e02f      	b.n	800096c <__aeabi_fadd+0xa8>
 800090c:	2b00      	cmp	r3, #0
 800090e:	d060      	beq.n	80009d2 <__aeabi_fadd+0x10e>
 8000910:	1b53      	subs	r3, r2, r5
 8000912:	2d00      	cmp	r5, #0
 8000914:	d000      	beq.n	8000918 <__aeabi_fadd+0x54>
 8000916:	e0ee      	b.n	8000af6 <__aeabi_fadd+0x232>
 8000918:	2e00      	cmp	r6, #0
 800091a:	d100      	bne.n	800091e <__aeabi_fadd+0x5a>
 800091c:	e13e      	b.n	8000b9c <__aeabi_fadd+0x2d8>
 800091e:	1e5c      	subs	r4, r3, #1
 8000920:	2b01      	cmp	r3, #1
 8000922:	d100      	bne.n	8000926 <__aeabi_fadd+0x62>
 8000924:	e16b      	b.n	8000bfe <__aeabi_fadd+0x33a>
 8000926:	2bff      	cmp	r3, #255	@ 0xff
 8000928:	d100      	bne.n	800092c <__aeabi_fadd+0x68>
 800092a:	e0b9      	b.n	8000aa0 <__aeabi_fadd+0x1dc>
 800092c:	0023      	movs	r3, r4
 800092e:	e0e7      	b.n	8000b00 <__aeabi_fadd+0x23c>
 8000930:	2b00      	cmp	r3, #0
 8000932:	dc00      	bgt.n	8000936 <__aeabi_fadd+0x72>
 8000934:	e0a4      	b.n	8000a80 <__aeabi_fadd+0x1bc>
 8000936:	2a00      	cmp	r2, #0
 8000938:	d069      	beq.n	8000a0e <__aeabi_fadd+0x14a>
 800093a:	2dff      	cmp	r5, #255	@ 0xff
 800093c:	d100      	bne.n	8000940 <__aeabi_fadd+0x7c>
 800093e:	e0b1      	b.n	8000aa4 <__aeabi_fadd+0x1e0>
 8000940:	2280      	movs	r2, #128	@ 0x80
 8000942:	04d2      	lsls	r2, r2, #19
 8000944:	4311      	orrs	r1, r2
 8000946:	2b1b      	cmp	r3, #27
 8000948:	dc00      	bgt.n	800094c <__aeabi_fadd+0x88>
 800094a:	e0e9      	b.n	8000b20 <__aeabi_fadd+0x25c>
 800094c:	002b      	movs	r3, r5
 800094e:	3605      	adds	r6, #5
 8000950:	08f7      	lsrs	r7, r6, #3
 8000952:	2bff      	cmp	r3, #255	@ 0xff
 8000954:	d100      	bne.n	8000958 <__aeabi_fadd+0x94>
 8000956:	e0a5      	b.n	8000aa4 <__aeabi_fadd+0x1e0>
 8000958:	027a      	lsls	r2, r7, #9
 800095a:	0a52      	lsrs	r2, r2, #9
 800095c:	b2d8      	uxtb	r0, r3
 800095e:	e030      	b.n	80009c2 <__aeabi_fadd+0xfe>
 8000960:	2dff      	cmp	r5, #255	@ 0xff
 8000962:	d100      	bne.n	8000966 <__aeabi_fadd+0xa2>
 8000964:	e09e      	b.n	8000aa4 <__aeabi_fadd+0x1e0>
 8000966:	2280      	movs	r2, #128	@ 0x80
 8000968:	04d2      	lsls	r2, r2, #19
 800096a:	4311      	orrs	r1, r2
 800096c:	2001      	movs	r0, #1
 800096e:	2b1b      	cmp	r3, #27
 8000970:	dc08      	bgt.n	8000984 <__aeabi_fadd+0xc0>
 8000972:	0008      	movs	r0, r1
 8000974:	2220      	movs	r2, #32
 8000976:	40d8      	lsrs	r0, r3
 8000978:	1ad3      	subs	r3, r2, r3
 800097a:	4099      	lsls	r1, r3
 800097c:	000b      	movs	r3, r1
 800097e:	1e5a      	subs	r2, r3, #1
 8000980:	4193      	sbcs	r3, r2
 8000982:	4318      	orrs	r0, r3
 8000984:	1a36      	subs	r6, r6, r0
 8000986:	0173      	lsls	r3, r6, #5
 8000988:	d400      	bmi.n	800098c <__aeabi_fadd+0xc8>
 800098a:	e071      	b.n	8000a70 <__aeabi_fadd+0x1ac>
 800098c:	01b6      	lsls	r6, r6, #6
 800098e:	09b7      	lsrs	r7, r6, #6
 8000990:	0038      	movs	r0, r7
 8000992:	f003 f835 	bl	8003a00 <__clzsi2>
 8000996:	003b      	movs	r3, r7
 8000998:	3805      	subs	r0, #5
 800099a:	4083      	lsls	r3, r0
 800099c:	4285      	cmp	r5, r0
 800099e:	dd4d      	ble.n	8000a3c <__aeabi_fadd+0x178>
 80009a0:	4eb4      	ldr	r6, [pc, #720]	@ (8000c74 <__aeabi_fadd+0x3b0>)
 80009a2:	1a2d      	subs	r5, r5, r0
 80009a4:	401e      	ands	r6, r3
 80009a6:	075a      	lsls	r2, r3, #29
 80009a8:	d068      	beq.n	8000a7c <__aeabi_fadd+0x1b8>
 80009aa:	220f      	movs	r2, #15
 80009ac:	4013      	ands	r3, r2
 80009ae:	2b04      	cmp	r3, #4
 80009b0:	d064      	beq.n	8000a7c <__aeabi_fadd+0x1b8>
 80009b2:	3604      	adds	r6, #4
 80009b4:	0173      	lsls	r3, r6, #5
 80009b6:	d561      	bpl.n	8000a7c <__aeabi_fadd+0x1b8>
 80009b8:	1c68      	adds	r0, r5, #1
 80009ba:	2dfe      	cmp	r5, #254	@ 0xfe
 80009bc:	d154      	bne.n	8000a68 <__aeabi_fadd+0x1a4>
 80009be:	20ff      	movs	r0, #255	@ 0xff
 80009c0:	2200      	movs	r2, #0
 80009c2:	05c0      	lsls	r0, r0, #23
 80009c4:	4310      	orrs	r0, r2
 80009c6:	07e4      	lsls	r4, r4, #31
 80009c8:	4320      	orrs	r0, r4
 80009ca:	bcc0      	pop	{r6, r7}
 80009cc:	46b9      	mov	r9, r7
 80009ce:	46b0      	mov	r8, r6
 80009d0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80009d2:	22fe      	movs	r2, #254	@ 0xfe
 80009d4:	4690      	mov	r8, r2
 80009d6:	1c68      	adds	r0, r5, #1
 80009d8:	0002      	movs	r2, r0
 80009da:	4640      	mov	r0, r8
 80009dc:	4210      	tst	r0, r2
 80009de:	d16b      	bne.n	8000ab8 <__aeabi_fadd+0x1f4>
 80009e0:	2d00      	cmp	r5, #0
 80009e2:	d000      	beq.n	80009e6 <__aeabi_fadd+0x122>
 80009e4:	e0dd      	b.n	8000ba2 <__aeabi_fadd+0x2de>
 80009e6:	2e00      	cmp	r6, #0
 80009e8:	d100      	bne.n	80009ec <__aeabi_fadd+0x128>
 80009ea:	e102      	b.n	8000bf2 <__aeabi_fadd+0x32e>
 80009ec:	2900      	cmp	r1, #0
 80009ee:	d0b3      	beq.n	8000958 <__aeabi_fadd+0x94>
 80009f0:	2280      	movs	r2, #128	@ 0x80
 80009f2:	1a77      	subs	r7, r6, r1
 80009f4:	04d2      	lsls	r2, r2, #19
 80009f6:	4217      	tst	r7, r2
 80009f8:	d100      	bne.n	80009fc <__aeabi_fadd+0x138>
 80009fa:	e136      	b.n	8000c6a <__aeabi_fadd+0x3a6>
 80009fc:	464c      	mov	r4, r9
 80009fe:	1b8e      	subs	r6, r1, r6
 8000a00:	d061      	beq.n	8000ac6 <__aeabi_fadd+0x202>
 8000a02:	2001      	movs	r0, #1
 8000a04:	4216      	tst	r6, r2
 8000a06:	d130      	bne.n	8000a6a <__aeabi_fadd+0x1a6>
 8000a08:	2300      	movs	r3, #0
 8000a0a:	08f7      	lsrs	r7, r6, #3
 8000a0c:	e7a4      	b.n	8000958 <__aeabi_fadd+0x94>
 8000a0e:	2900      	cmp	r1, #0
 8000a10:	d09e      	beq.n	8000950 <__aeabi_fadd+0x8c>
 8000a12:	1e5a      	subs	r2, r3, #1
 8000a14:	2b01      	cmp	r3, #1
 8000a16:	d100      	bne.n	8000a1a <__aeabi_fadd+0x156>
 8000a18:	e0ca      	b.n	8000bb0 <__aeabi_fadd+0x2ec>
 8000a1a:	2bff      	cmp	r3, #255	@ 0xff
 8000a1c:	d042      	beq.n	8000aa4 <__aeabi_fadd+0x1e0>
 8000a1e:	0013      	movs	r3, r2
 8000a20:	e791      	b.n	8000946 <__aeabi_fadd+0x82>
 8000a22:	1a71      	subs	r1, r6, r1
 8000a24:	014b      	lsls	r3, r1, #5
 8000a26:	d400      	bmi.n	8000a2a <__aeabi_fadd+0x166>
 8000a28:	e0d1      	b.n	8000bce <__aeabi_fadd+0x30a>
 8000a2a:	018f      	lsls	r7, r1, #6
 8000a2c:	09bf      	lsrs	r7, r7, #6
 8000a2e:	0038      	movs	r0, r7
 8000a30:	f002 ffe6 	bl	8003a00 <__clzsi2>
 8000a34:	003b      	movs	r3, r7
 8000a36:	3805      	subs	r0, #5
 8000a38:	4083      	lsls	r3, r0
 8000a3a:	2501      	movs	r5, #1
 8000a3c:	2220      	movs	r2, #32
 8000a3e:	1b40      	subs	r0, r0, r5
 8000a40:	3001      	adds	r0, #1
 8000a42:	1a12      	subs	r2, r2, r0
 8000a44:	001e      	movs	r6, r3
 8000a46:	4093      	lsls	r3, r2
 8000a48:	40c6      	lsrs	r6, r0
 8000a4a:	1e5a      	subs	r2, r3, #1
 8000a4c:	4193      	sbcs	r3, r2
 8000a4e:	431e      	orrs	r6, r3
 8000a50:	d039      	beq.n	8000ac6 <__aeabi_fadd+0x202>
 8000a52:	0773      	lsls	r3, r6, #29
 8000a54:	d100      	bne.n	8000a58 <__aeabi_fadd+0x194>
 8000a56:	e11b      	b.n	8000c90 <__aeabi_fadd+0x3cc>
 8000a58:	230f      	movs	r3, #15
 8000a5a:	2500      	movs	r5, #0
 8000a5c:	4033      	ands	r3, r6
 8000a5e:	2b04      	cmp	r3, #4
 8000a60:	d1a7      	bne.n	80009b2 <__aeabi_fadd+0xee>
 8000a62:	2001      	movs	r0, #1
 8000a64:	0172      	lsls	r2, r6, #5
 8000a66:	d57c      	bpl.n	8000b62 <__aeabi_fadd+0x29e>
 8000a68:	b2c0      	uxtb	r0, r0
 8000a6a:	01b2      	lsls	r2, r6, #6
 8000a6c:	0a52      	lsrs	r2, r2, #9
 8000a6e:	e7a8      	b.n	80009c2 <__aeabi_fadd+0xfe>
 8000a70:	0773      	lsls	r3, r6, #29
 8000a72:	d003      	beq.n	8000a7c <__aeabi_fadd+0x1b8>
 8000a74:	230f      	movs	r3, #15
 8000a76:	4033      	ands	r3, r6
 8000a78:	2b04      	cmp	r3, #4
 8000a7a:	d19a      	bne.n	80009b2 <__aeabi_fadd+0xee>
 8000a7c:	002b      	movs	r3, r5
 8000a7e:	e767      	b.n	8000950 <__aeabi_fadd+0x8c>
 8000a80:	2b00      	cmp	r3, #0
 8000a82:	d023      	beq.n	8000acc <__aeabi_fadd+0x208>
 8000a84:	1b53      	subs	r3, r2, r5
 8000a86:	2d00      	cmp	r5, #0
 8000a88:	d17b      	bne.n	8000b82 <__aeabi_fadd+0x2be>
 8000a8a:	2e00      	cmp	r6, #0
 8000a8c:	d100      	bne.n	8000a90 <__aeabi_fadd+0x1cc>
 8000a8e:	e086      	b.n	8000b9e <__aeabi_fadd+0x2da>
 8000a90:	1e5d      	subs	r5, r3, #1
 8000a92:	2b01      	cmp	r3, #1
 8000a94:	d100      	bne.n	8000a98 <__aeabi_fadd+0x1d4>
 8000a96:	e08b      	b.n	8000bb0 <__aeabi_fadd+0x2ec>
 8000a98:	2bff      	cmp	r3, #255	@ 0xff
 8000a9a:	d002      	beq.n	8000aa2 <__aeabi_fadd+0x1de>
 8000a9c:	002b      	movs	r3, r5
 8000a9e:	e075      	b.n	8000b8c <__aeabi_fadd+0x2c8>
 8000aa0:	464c      	mov	r4, r9
 8000aa2:	4667      	mov	r7, ip
 8000aa4:	2f00      	cmp	r7, #0
 8000aa6:	d100      	bne.n	8000aaa <__aeabi_fadd+0x1e6>
 8000aa8:	e789      	b.n	80009be <__aeabi_fadd+0xfa>
 8000aaa:	2280      	movs	r2, #128	@ 0x80
 8000aac:	03d2      	lsls	r2, r2, #15
 8000aae:	433a      	orrs	r2, r7
 8000ab0:	0252      	lsls	r2, r2, #9
 8000ab2:	20ff      	movs	r0, #255	@ 0xff
 8000ab4:	0a52      	lsrs	r2, r2, #9
 8000ab6:	e784      	b.n	80009c2 <__aeabi_fadd+0xfe>
 8000ab8:	1a77      	subs	r7, r6, r1
 8000aba:	017b      	lsls	r3, r7, #5
 8000abc:	d46b      	bmi.n	8000b96 <__aeabi_fadd+0x2d2>
 8000abe:	2f00      	cmp	r7, #0
 8000ac0:	d000      	beq.n	8000ac4 <__aeabi_fadd+0x200>
 8000ac2:	e765      	b.n	8000990 <__aeabi_fadd+0xcc>
 8000ac4:	2400      	movs	r4, #0
 8000ac6:	2000      	movs	r0, #0
 8000ac8:	2200      	movs	r2, #0
 8000aca:	e77a      	b.n	80009c2 <__aeabi_fadd+0xfe>
 8000acc:	22fe      	movs	r2, #254	@ 0xfe
 8000ace:	1c6b      	adds	r3, r5, #1
 8000ad0:	421a      	tst	r2, r3
 8000ad2:	d149      	bne.n	8000b68 <__aeabi_fadd+0x2a4>
 8000ad4:	2d00      	cmp	r5, #0
 8000ad6:	d000      	beq.n	8000ada <__aeabi_fadd+0x216>
 8000ad8:	e09f      	b.n	8000c1a <__aeabi_fadd+0x356>
 8000ada:	2e00      	cmp	r6, #0
 8000adc:	d100      	bne.n	8000ae0 <__aeabi_fadd+0x21c>
 8000ade:	e0ba      	b.n	8000c56 <__aeabi_fadd+0x392>
 8000ae0:	2900      	cmp	r1, #0
 8000ae2:	d100      	bne.n	8000ae6 <__aeabi_fadd+0x222>
 8000ae4:	e0cf      	b.n	8000c86 <__aeabi_fadd+0x3c2>
 8000ae6:	1872      	adds	r2, r6, r1
 8000ae8:	0153      	lsls	r3, r2, #5
 8000aea:	d400      	bmi.n	8000aee <__aeabi_fadd+0x22a>
 8000aec:	e0cd      	b.n	8000c8a <__aeabi_fadd+0x3c6>
 8000aee:	0192      	lsls	r2, r2, #6
 8000af0:	2001      	movs	r0, #1
 8000af2:	0a52      	lsrs	r2, r2, #9
 8000af4:	e765      	b.n	80009c2 <__aeabi_fadd+0xfe>
 8000af6:	2aff      	cmp	r2, #255	@ 0xff
 8000af8:	d0d2      	beq.n	8000aa0 <__aeabi_fadd+0x1dc>
 8000afa:	2080      	movs	r0, #128	@ 0x80
 8000afc:	04c0      	lsls	r0, r0, #19
 8000afe:	4306      	orrs	r6, r0
 8000b00:	2001      	movs	r0, #1
 8000b02:	2b1b      	cmp	r3, #27
 8000b04:	dc08      	bgt.n	8000b18 <__aeabi_fadd+0x254>
 8000b06:	0030      	movs	r0, r6
 8000b08:	2420      	movs	r4, #32
 8000b0a:	40d8      	lsrs	r0, r3
 8000b0c:	1ae3      	subs	r3, r4, r3
 8000b0e:	409e      	lsls	r6, r3
 8000b10:	0033      	movs	r3, r6
 8000b12:	1e5c      	subs	r4, r3, #1
 8000b14:	41a3      	sbcs	r3, r4
 8000b16:	4318      	orrs	r0, r3
 8000b18:	464c      	mov	r4, r9
 8000b1a:	0015      	movs	r5, r2
 8000b1c:	1a0e      	subs	r6, r1, r0
 8000b1e:	e732      	b.n	8000986 <__aeabi_fadd+0xc2>
 8000b20:	0008      	movs	r0, r1
 8000b22:	2220      	movs	r2, #32
 8000b24:	40d8      	lsrs	r0, r3
 8000b26:	1ad3      	subs	r3, r2, r3
 8000b28:	4099      	lsls	r1, r3
 8000b2a:	000b      	movs	r3, r1
 8000b2c:	1e5a      	subs	r2, r3, #1
 8000b2e:	4193      	sbcs	r3, r2
 8000b30:	4303      	orrs	r3, r0
 8000b32:	18f6      	adds	r6, r6, r3
 8000b34:	0173      	lsls	r3, r6, #5
 8000b36:	d59b      	bpl.n	8000a70 <__aeabi_fadd+0x1ac>
 8000b38:	3501      	adds	r5, #1
 8000b3a:	2dff      	cmp	r5, #255	@ 0xff
 8000b3c:	d100      	bne.n	8000b40 <__aeabi_fadd+0x27c>
 8000b3e:	e73e      	b.n	80009be <__aeabi_fadd+0xfa>
 8000b40:	2301      	movs	r3, #1
 8000b42:	494d      	ldr	r1, [pc, #308]	@ (8000c78 <__aeabi_fadd+0x3b4>)
 8000b44:	0872      	lsrs	r2, r6, #1
 8000b46:	4033      	ands	r3, r6
 8000b48:	400a      	ands	r2, r1
 8000b4a:	431a      	orrs	r2, r3
 8000b4c:	0016      	movs	r6, r2
 8000b4e:	0753      	lsls	r3, r2, #29
 8000b50:	d004      	beq.n	8000b5c <__aeabi_fadd+0x298>
 8000b52:	230f      	movs	r3, #15
 8000b54:	4013      	ands	r3, r2
 8000b56:	2b04      	cmp	r3, #4
 8000b58:	d000      	beq.n	8000b5c <__aeabi_fadd+0x298>
 8000b5a:	e72a      	b.n	80009b2 <__aeabi_fadd+0xee>
 8000b5c:	0173      	lsls	r3, r6, #5
 8000b5e:	d500      	bpl.n	8000b62 <__aeabi_fadd+0x29e>
 8000b60:	e72a      	b.n	80009b8 <__aeabi_fadd+0xf4>
 8000b62:	002b      	movs	r3, r5
 8000b64:	08f7      	lsrs	r7, r6, #3
 8000b66:	e6f7      	b.n	8000958 <__aeabi_fadd+0x94>
 8000b68:	2bff      	cmp	r3, #255	@ 0xff
 8000b6a:	d100      	bne.n	8000b6e <__aeabi_fadd+0x2aa>
 8000b6c:	e727      	b.n	80009be <__aeabi_fadd+0xfa>
 8000b6e:	1871      	adds	r1, r6, r1
 8000b70:	0849      	lsrs	r1, r1, #1
 8000b72:	074a      	lsls	r2, r1, #29
 8000b74:	d02f      	beq.n	8000bd6 <__aeabi_fadd+0x312>
 8000b76:	220f      	movs	r2, #15
 8000b78:	400a      	ands	r2, r1
 8000b7a:	2a04      	cmp	r2, #4
 8000b7c:	d02b      	beq.n	8000bd6 <__aeabi_fadd+0x312>
 8000b7e:	1d0e      	adds	r6, r1, #4
 8000b80:	e6e6      	b.n	8000950 <__aeabi_fadd+0x8c>
 8000b82:	2aff      	cmp	r2, #255	@ 0xff
 8000b84:	d08d      	beq.n	8000aa2 <__aeabi_fadd+0x1de>
 8000b86:	2080      	movs	r0, #128	@ 0x80
 8000b88:	04c0      	lsls	r0, r0, #19
 8000b8a:	4306      	orrs	r6, r0
 8000b8c:	2b1b      	cmp	r3, #27
 8000b8e:	dd24      	ble.n	8000bda <__aeabi_fadd+0x316>
 8000b90:	0013      	movs	r3, r2
 8000b92:	1d4e      	adds	r6, r1, #5
 8000b94:	e6dc      	b.n	8000950 <__aeabi_fadd+0x8c>
 8000b96:	464c      	mov	r4, r9
 8000b98:	1b8f      	subs	r7, r1, r6
 8000b9a:	e6f9      	b.n	8000990 <__aeabi_fadd+0xcc>
 8000b9c:	464c      	mov	r4, r9
 8000b9e:	000e      	movs	r6, r1
 8000ba0:	e6d6      	b.n	8000950 <__aeabi_fadd+0x8c>
 8000ba2:	2e00      	cmp	r6, #0
 8000ba4:	d149      	bne.n	8000c3a <__aeabi_fadd+0x376>
 8000ba6:	2900      	cmp	r1, #0
 8000ba8:	d068      	beq.n	8000c7c <__aeabi_fadd+0x3b8>
 8000baa:	4667      	mov	r7, ip
 8000bac:	464c      	mov	r4, r9
 8000bae:	e77c      	b.n	8000aaa <__aeabi_fadd+0x1e6>
 8000bb0:	1870      	adds	r0, r6, r1
 8000bb2:	0143      	lsls	r3, r0, #5
 8000bb4:	d574      	bpl.n	8000ca0 <__aeabi_fadd+0x3dc>
 8000bb6:	4930      	ldr	r1, [pc, #192]	@ (8000c78 <__aeabi_fadd+0x3b4>)
 8000bb8:	0840      	lsrs	r0, r0, #1
 8000bba:	4001      	ands	r1, r0
 8000bbc:	0743      	lsls	r3, r0, #29
 8000bbe:	d009      	beq.n	8000bd4 <__aeabi_fadd+0x310>
 8000bc0:	230f      	movs	r3, #15
 8000bc2:	4003      	ands	r3, r0
 8000bc4:	2b04      	cmp	r3, #4
 8000bc6:	d005      	beq.n	8000bd4 <__aeabi_fadd+0x310>
 8000bc8:	2302      	movs	r3, #2
 8000bca:	1d0e      	adds	r6, r1, #4
 8000bcc:	e6c0      	b.n	8000950 <__aeabi_fadd+0x8c>
 8000bce:	2301      	movs	r3, #1
 8000bd0:	08cf      	lsrs	r7, r1, #3
 8000bd2:	e6c1      	b.n	8000958 <__aeabi_fadd+0x94>
 8000bd4:	2302      	movs	r3, #2
 8000bd6:	08cf      	lsrs	r7, r1, #3
 8000bd8:	e6be      	b.n	8000958 <__aeabi_fadd+0x94>
 8000bda:	2520      	movs	r5, #32
 8000bdc:	0030      	movs	r0, r6
 8000bde:	40d8      	lsrs	r0, r3
 8000be0:	1aeb      	subs	r3, r5, r3
 8000be2:	409e      	lsls	r6, r3
 8000be4:	0033      	movs	r3, r6
 8000be6:	1e5d      	subs	r5, r3, #1
 8000be8:	41ab      	sbcs	r3, r5
 8000bea:	4303      	orrs	r3, r0
 8000bec:	0015      	movs	r5, r2
 8000bee:	185e      	adds	r6, r3, r1
 8000bf0:	e7a0      	b.n	8000b34 <__aeabi_fadd+0x270>
 8000bf2:	2900      	cmp	r1, #0
 8000bf4:	d100      	bne.n	8000bf8 <__aeabi_fadd+0x334>
 8000bf6:	e765      	b.n	8000ac4 <__aeabi_fadd+0x200>
 8000bf8:	464c      	mov	r4, r9
 8000bfa:	4667      	mov	r7, ip
 8000bfc:	e6ac      	b.n	8000958 <__aeabi_fadd+0x94>
 8000bfe:	1b8f      	subs	r7, r1, r6
 8000c00:	017b      	lsls	r3, r7, #5
 8000c02:	d52e      	bpl.n	8000c62 <__aeabi_fadd+0x39e>
 8000c04:	01bf      	lsls	r7, r7, #6
 8000c06:	09bf      	lsrs	r7, r7, #6
 8000c08:	0038      	movs	r0, r7
 8000c0a:	f002 fef9 	bl	8003a00 <__clzsi2>
 8000c0e:	003b      	movs	r3, r7
 8000c10:	3805      	subs	r0, #5
 8000c12:	4083      	lsls	r3, r0
 8000c14:	464c      	mov	r4, r9
 8000c16:	3501      	adds	r5, #1
 8000c18:	e710      	b.n	8000a3c <__aeabi_fadd+0x178>
 8000c1a:	2e00      	cmp	r6, #0
 8000c1c:	d100      	bne.n	8000c20 <__aeabi_fadd+0x35c>
 8000c1e:	e740      	b.n	8000aa2 <__aeabi_fadd+0x1de>
 8000c20:	2900      	cmp	r1, #0
 8000c22:	d100      	bne.n	8000c26 <__aeabi_fadd+0x362>
 8000c24:	e741      	b.n	8000aaa <__aeabi_fadd+0x1e6>
 8000c26:	2380      	movs	r3, #128	@ 0x80
 8000c28:	03db      	lsls	r3, r3, #15
 8000c2a:	429f      	cmp	r7, r3
 8000c2c:	d200      	bcs.n	8000c30 <__aeabi_fadd+0x36c>
 8000c2e:	e73c      	b.n	8000aaa <__aeabi_fadd+0x1e6>
 8000c30:	459c      	cmp	ip, r3
 8000c32:	d300      	bcc.n	8000c36 <__aeabi_fadd+0x372>
 8000c34:	e739      	b.n	8000aaa <__aeabi_fadd+0x1e6>
 8000c36:	4667      	mov	r7, ip
 8000c38:	e737      	b.n	8000aaa <__aeabi_fadd+0x1e6>
 8000c3a:	2900      	cmp	r1, #0
 8000c3c:	d100      	bne.n	8000c40 <__aeabi_fadd+0x37c>
 8000c3e:	e734      	b.n	8000aaa <__aeabi_fadd+0x1e6>
 8000c40:	2380      	movs	r3, #128	@ 0x80
 8000c42:	03db      	lsls	r3, r3, #15
 8000c44:	429f      	cmp	r7, r3
 8000c46:	d200      	bcs.n	8000c4a <__aeabi_fadd+0x386>
 8000c48:	e72f      	b.n	8000aaa <__aeabi_fadd+0x1e6>
 8000c4a:	459c      	cmp	ip, r3
 8000c4c:	d300      	bcc.n	8000c50 <__aeabi_fadd+0x38c>
 8000c4e:	e72c      	b.n	8000aaa <__aeabi_fadd+0x1e6>
 8000c50:	464c      	mov	r4, r9
 8000c52:	4667      	mov	r7, ip
 8000c54:	e729      	b.n	8000aaa <__aeabi_fadd+0x1e6>
 8000c56:	2900      	cmp	r1, #0
 8000c58:	d100      	bne.n	8000c5c <__aeabi_fadd+0x398>
 8000c5a:	e734      	b.n	8000ac6 <__aeabi_fadd+0x202>
 8000c5c:	2300      	movs	r3, #0
 8000c5e:	08cf      	lsrs	r7, r1, #3
 8000c60:	e67a      	b.n	8000958 <__aeabi_fadd+0x94>
 8000c62:	464c      	mov	r4, r9
 8000c64:	2301      	movs	r3, #1
 8000c66:	08ff      	lsrs	r7, r7, #3
 8000c68:	e676      	b.n	8000958 <__aeabi_fadd+0x94>
 8000c6a:	2f00      	cmp	r7, #0
 8000c6c:	d100      	bne.n	8000c70 <__aeabi_fadd+0x3ac>
 8000c6e:	e729      	b.n	8000ac4 <__aeabi_fadd+0x200>
 8000c70:	08ff      	lsrs	r7, r7, #3
 8000c72:	e671      	b.n	8000958 <__aeabi_fadd+0x94>
 8000c74:	fbffffff 	.word	0xfbffffff
 8000c78:	7dffffff 	.word	0x7dffffff
 8000c7c:	2280      	movs	r2, #128	@ 0x80
 8000c7e:	2400      	movs	r4, #0
 8000c80:	20ff      	movs	r0, #255	@ 0xff
 8000c82:	03d2      	lsls	r2, r2, #15
 8000c84:	e69d      	b.n	80009c2 <__aeabi_fadd+0xfe>
 8000c86:	2300      	movs	r3, #0
 8000c88:	e666      	b.n	8000958 <__aeabi_fadd+0x94>
 8000c8a:	2300      	movs	r3, #0
 8000c8c:	08d7      	lsrs	r7, r2, #3
 8000c8e:	e663      	b.n	8000958 <__aeabi_fadd+0x94>
 8000c90:	2001      	movs	r0, #1
 8000c92:	0172      	lsls	r2, r6, #5
 8000c94:	d500      	bpl.n	8000c98 <__aeabi_fadd+0x3d4>
 8000c96:	e6e7      	b.n	8000a68 <__aeabi_fadd+0x1a4>
 8000c98:	0031      	movs	r1, r6
 8000c9a:	2300      	movs	r3, #0
 8000c9c:	08cf      	lsrs	r7, r1, #3
 8000c9e:	e65b      	b.n	8000958 <__aeabi_fadd+0x94>
 8000ca0:	2301      	movs	r3, #1
 8000ca2:	08c7      	lsrs	r7, r0, #3
 8000ca4:	e658      	b.n	8000958 <__aeabi_fadd+0x94>
 8000ca6:	46c0      	nop			@ (mov r8, r8)

08000ca8 <__aeabi_fdiv>:
 8000ca8:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000caa:	4646      	mov	r6, r8
 8000cac:	464f      	mov	r7, r9
 8000cae:	46d6      	mov	lr, sl
 8000cb0:	0245      	lsls	r5, r0, #9
 8000cb2:	b5c0      	push	{r6, r7, lr}
 8000cb4:	0fc3      	lsrs	r3, r0, #31
 8000cb6:	0047      	lsls	r7, r0, #1
 8000cb8:	4698      	mov	r8, r3
 8000cba:	1c0e      	adds	r6, r1, #0
 8000cbc:	0a6d      	lsrs	r5, r5, #9
 8000cbe:	0e3f      	lsrs	r7, r7, #24
 8000cc0:	d05b      	beq.n	8000d7a <__aeabi_fdiv+0xd2>
 8000cc2:	2fff      	cmp	r7, #255	@ 0xff
 8000cc4:	d021      	beq.n	8000d0a <__aeabi_fdiv+0x62>
 8000cc6:	2380      	movs	r3, #128	@ 0x80
 8000cc8:	00ed      	lsls	r5, r5, #3
 8000cca:	04db      	lsls	r3, r3, #19
 8000ccc:	431d      	orrs	r5, r3
 8000cce:	2300      	movs	r3, #0
 8000cd0:	4699      	mov	r9, r3
 8000cd2:	469a      	mov	sl, r3
 8000cd4:	3f7f      	subs	r7, #127	@ 0x7f
 8000cd6:	0274      	lsls	r4, r6, #9
 8000cd8:	0073      	lsls	r3, r6, #1
 8000cda:	0a64      	lsrs	r4, r4, #9
 8000cdc:	0e1b      	lsrs	r3, r3, #24
 8000cde:	0ff6      	lsrs	r6, r6, #31
 8000ce0:	2b00      	cmp	r3, #0
 8000ce2:	d020      	beq.n	8000d26 <__aeabi_fdiv+0x7e>
 8000ce4:	2bff      	cmp	r3, #255	@ 0xff
 8000ce6:	d043      	beq.n	8000d70 <__aeabi_fdiv+0xc8>
 8000ce8:	2280      	movs	r2, #128	@ 0x80
 8000cea:	2000      	movs	r0, #0
 8000cec:	00e4      	lsls	r4, r4, #3
 8000cee:	04d2      	lsls	r2, r2, #19
 8000cf0:	4314      	orrs	r4, r2
 8000cf2:	3b7f      	subs	r3, #127	@ 0x7f
 8000cf4:	4642      	mov	r2, r8
 8000cf6:	1aff      	subs	r7, r7, r3
 8000cf8:	464b      	mov	r3, r9
 8000cfa:	4072      	eors	r2, r6
 8000cfc:	2b0f      	cmp	r3, #15
 8000cfe:	d900      	bls.n	8000d02 <__aeabi_fdiv+0x5a>
 8000d00:	e09d      	b.n	8000e3e <__aeabi_fdiv+0x196>
 8000d02:	4971      	ldr	r1, [pc, #452]	@ (8000ec8 <__aeabi_fdiv+0x220>)
 8000d04:	009b      	lsls	r3, r3, #2
 8000d06:	58cb      	ldr	r3, [r1, r3]
 8000d08:	469f      	mov	pc, r3
 8000d0a:	2d00      	cmp	r5, #0
 8000d0c:	d15a      	bne.n	8000dc4 <__aeabi_fdiv+0x11c>
 8000d0e:	2308      	movs	r3, #8
 8000d10:	4699      	mov	r9, r3
 8000d12:	3b06      	subs	r3, #6
 8000d14:	0274      	lsls	r4, r6, #9
 8000d16:	469a      	mov	sl, r3
 8000d18:	0073      	lsls	r3, r6, #1
 8000d1a:	27ff      	movs	r7, #255	@ 0xff
 8000d1c:	0a64      	lsrs	r4, r4, #9
 8000d1e:	0e1b      	lsrs	r3, r3, #24
 8000d20:	0ff6      	lsrs	r6, r6, #31
 8000d22:	2b00      	cmp	r3, #0
 8000d24:	d1de      	bne.n	8000ce4 <__aeabi_fdiv+0x3c>
 8000d26:	2c00      	cmp	r4, #0
 8000d28:	d13b      	bne.n	8000da2 <__aeabi_fdiv+0xfa>
 8000d2a:	2301      	movs	r3, #1
 8000d2c:	4642      	mov	r2, r8
 8000d2e:	4649      	mov	r1, r9
 8000d30:	4072      	eors	r2, r6
 8000d32:	4319      	orrs	r1, r3
 8000d34:	290e      	cmp	r1, #14
 8000d36:	d818      	bhi.n	8000d6a <__aeabi_fdiv+0xc2>
 8000d38:	4864      	ldr	r0, [pc, #400]	@ (8000ecc <__aeabi_fdiv+0x224>)
 8000d3a:	0089      	lsls	r1, r1, #2
 8000d3c:	5841      	ldr	r1, [r0, r1]
 8000d3e:	468f      	mov	pc, r1
 8000d40:	4653      	mov	r3, sl
 8000d42:	2b02      	cmp	r3, #2
 8000d44:	d100      	bne.n	8000d48 <__aeabi_fdiv+0xa0>
 8000d46:	e0b8      	b.n	8000eba <__aeabi_fdiv+0x212>
 8000d48:	2b03      	cmp	r3, #3
 8000d4a:	d06e      	beq.n	8000e2a <__aeabi_fdiv+0x182>
 8000d4c:	4642      	mov	r2, r8
 8000d4e:	002c      	movs	r4, r5
 8000d50:	2b01      	cmp	r3, #1
 8000d52:	d140      	bne.n	8000dd6 <__aeabi_fdiv+0x12e>
 8000d54:	2000      	movs	r0, #0
 8000d56:	2400      	movs	r4, #0
 8000d58:	05c0      	lsls	r0, r0, #23
 8000d5a:	4320      	orrs	r0, r4
 8000d5c:	07d2      	lsls	r2, r2, #31
 8000d5e:	4310      	orrs	r0, r2
 8000d60:	bce0      	pop	{r5, r6, r7}
 8000d62:	46ba      	mov	sl, r7
 8000d64:	46b1      	mov	r9, r6
 8000d66:	46a8      	mov	r8, r5
 8000d68:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000d6a:	20ff      	movs	r0, #255	@ 0xff
 8000d6c:	2400      	movs	r4, #0
 8000d6e:	e7f3      	b.n	8000d58 <__aeabi_fdiv+0xb0>
 8000d70:	2c00      	cmp	r4, #0
 8000d72:	d120      	bne.n	8000db6 <__aeabi_fdiv+0x10e>
 8000d74:	2302      	movs	r3, #2
 8000d76:	3fff      	subs	r7, #255	@ 0xff
 8000d78:	e7d8      	b.n	8000d2c <__aeabi_fdiv+0x84>
 8000d7a:	2d00      	cmp	r5, #0
 8000d7c:	d105      	bne.n	8000d8a <__aeabi_fdiv+0xe2>
 8000d7e:	2304      	movs	r3, #4
 8000d80:	4699      	mov	r9, r3
 8000d82:	3b03      	subs	r3, #3
 8000d84:	2700      	movs	r7, #0
 8000d86:	469a      	mov	sl, r3
 8000d88:	e7a5      	b.n	8000cd6 <__aeabi_fdiv+0x2e>
 8000d8a:	0028      	movs	r0, r5
 8000d8c:	f002 fe38 	bl	8003a00 <__clzsi2>
 8000d90:	2776      	movs	r7, #118	@ 0x76
 8000d92:	1f43      	subs	r3, r0, #5
 8000d94:	409d      	lsls	r5, r3
 8000d96:	2300      	movs	r3, #0
 8000d98:	427f      	negs	r7, r7
 8000d9a:	4699      	mov	r9, r3
 8000d9c:	469a      	mov	sl, r3
 8000d9e:	1a3f      	subs	r7, r7, r0
 8000da0:	e799      	b.n	8000cd6 <__aeabi_fdiv+0x2e>
 8000da2:	0020      	movs	r0, r4
 8000da4:	f002 fe2c 	bl	8003a00 <__clzsi2>
 8000da8:	1f43      	subs	r3, r0, #5
 8000daa:	409c      	lsls	r4, r3
 8000dac:	2376      	movs	r3, #118	@ 0x76
 8000dae:	425b      	negs	r3, r3
 8000db0:	1a1b      	subs	r3, r3, r0
 8000db2:	2000      	movs	r0, #0
 8000db4:	e79e      	b.n	8000cf4 <__aeabi_fdiv+0x4c>
 8000db6:	2303      	movs	r3, #3
 8000db8:	464a      	mov	r2, r9
 8000dba:	431a      	orrs	r2, r3
 8000dbc:	4691      	mov	r9, r2
 8000dbe:	2003      	movs	r0, #3
 8000dc0:	33fc      	adds	r3, #252	@ 0xfc
 8000dc2:	e797      	b.n	8000cf4 <__aeabi_fdiv+0x4c>
 8000dc4:	230c      	movs	r3, #12
 8000dc6:	4699      	mov	r9, r3
 8000dc8:	3b09      	subs	r3, #9
 8000dca:	27ff      	movs	r7, #255	@ 0xff
 8000dcc:	469a      	mov	sl, r3
 8000dce:	e782      	b.n	8000cd6 <__aeabi_fdiv+0x2e>
 8000dd0:	2803      	cmp	r0, #3
 8000dd2:	d02c      	beq.n	8000e2e <__aeabi_fdiv+0x186>
 8000dd4:	0032      	movs	r2, r6
 8000dd6:	0038      	movs	r0, r7
 8000dd8:	307f      	adds	r0, #127	@ 0x7f
 8000dda:	2800      	cmp	r0, #0
 8000ddc:	dd47      	ble.n	8000e6e <__aeabi_fdiv+0x1c6>
 8000dde:	0763      	lsls	r3, r4, #29
 8000de0:	d004      	beq.n	8000dec <__aeabi_fdiv+0x144>
 8000de2:	230f      	movs	r3, #15
 8000de4:	4023      	ands	r3, r4
 8000de6:	2b04      	cmp	r3, #4
 8000de8:	d000      	beq.n	8000dec <__aeabi_fdiv+0x144>
 8000dea:	3404      	adds	r4, #4
 8000dec:	0123      	lsls	r3, r4, #4
 8000dee:	d503      	bpl.n	8000df8 <__aeabi_fdiv+0x150>
 8000df0:	0038      	movs	r0, r7
 8000df2:	4b37      	ldr	r3, [pc, #220]	@ (8000ed0 <__aeabi_fdiv+0x228>)
 8000df4:	3080      	adds	r0, #128	@ 0x80
 8000df6:	401c      	ands	r4, r3
 8000df8:	28fe      	cmp	r0, #254	@ 0xfe
 8000dfa:	dcb6      	bgt.n	8000d6a <__aeabi_fdiv+0xc2>
 8000dfc:	01a4      	lsls	r4, r4, #6
 8000dfe:	0a64      	lsrs	r4, r4, #9
 8000e00:	b2c0      	uxtb	r0, r0
 8000e02:	e7a9      	b.n	8000d58 <__aeabi_fdiv+0xb0>
 8000e04:	2480      	movs	r4, #128	@ 0x80
 8000e06:	2200      	movs	r2, #0
 8000e08:	20ff      	movs	r0, #255	@ 0xff
 8000e0a:	03e4      	lsls	r4, r4, #15
 8000e0c:	e7a4      	b.n	8000d58 <__aeabi_fdiv+0xb0>
 8000e0e:	2380      	movs	r3, #128	@ 0x80
 8000e10:	03db      	lsls	r3, r3, #15
 8000e12:	421d      	tst	r5, r3
 8000e14:	d001      	beq.n	8000e1a <__aeabi_fdiv+0x172>
 8000e16:	421c      	tst	r4, r3
 8000e18:	d00b      	beq.n	8000e32 <__aeabi_fdiv+0x18a>
 8000e1a:	2480      	movs	r4, #128	@ 0x80
 8000e1c:	03e4      	lsls	r4, r4, #15
 8000e1e:	432c      	orrs	r4, r5
 8000e20:	0264      	lsls	r4, r4, #9
 8000e22:	4642      	mov	r2, r8
 8000e24:	20ff      	movs	r0, #255	@ 0xff
 8000e26:	0a64      	lsrs	r4, r4, #9
 8000e28:	e796      	b.n	8000d58 <__aeabi_fdiv+0xb0>
 8000e2a:	4646      	mov	r6, r8
 8000e2c:	002c      	movs	r4, r5
 8000e2e:	2380      	movs	r3, #128	@ 0x80
 8000e30:	03db      	lsls	r3, r3, #15
 8000e32:	431c      	orrs	r4, r3
 8000e34:	0264      	lsls	r4, r4, #9
 8000e36:	0032      	movs	r2, r6
 8000e38:	20ff      	movs	r0, #255	@ 0xff
 8000e3a:	0a64      	lsrs	r4, r4, #9
 8000e3c:	e78c      	b.n	8000d58 <__aeabi_fdiv+0xb0>
 8000e3e:	016d      	lsls	r5, r5, #5
 8000e40:	0160      	lsls	r0, r4, #5
 8000e42:	4285      	cmp	r5, r0
 8000e44:	d22d      	bcs.n	8000ea2 <__aeabi_fdiv+0x1fa>
 8000e46:	231b      	movs	r3, #27
 8000e48:	2400      	movs	r4, #0
 8000e4a:	3f01      	subs	r7, #1
 8000e4c:	2601      	movs	r6, #1
 8000e4e:	0029      	movs	r1, r5
 8000e50:	0064      	lsls	r4, r4, #1
 8000e52:	006d      	lsls	r5, r5, #1
 8000e54:	2900      	cmp	r1, #0
 8000e56:	db01      	blt.n	8000e5c <__aeabi_fdiv+0x1b4>
 8000e58:	4285      	cmp	r5, r0
 8000e5a:	d301      	bcc.n	8000e60 <__aeabi_fdiv+0x1b8>
 8000e5c:	1a2d      	subs	r5, r5, r0
 8000e5e:	4334      	orrs	r4, r6
 8000e60:	3b01      	subs	r3, #1
 8000e62:	2b00      	cmp	r3, #0
 8000e64:	d1f3      	bne.n	8000e4e <__aeabi_fdiv+0x1a6>
 8000e66:	1e6b      	subs	r3, r5, #1
 8000e68:	419d      	sbcs	r5, r3
 8000e6a:	432c      	orrs	r4, r5
 8000e6c:	e7b3      	b.n	8000dd6 <__aeabi_fdiv+0x12e>
 8000e6e:	2301      	movs	r3, #1
 8000e70:	1a1b      	subs	r3, r3, r0
 8000e72:	2b1b      	cmp	r3, #27
 8000e74:	dd00      	ble.n	8000e78 <__aeabi_fdiv+0x1d0>
 8000e76:	e76d      	b.n	8000d54 <__aeabi_fdiv+0xac>
 8000e78:	0021      	movs	r1, r4
 8000e7a:	379e      	adds	r7, #158	@ 0x9e
 8000e7c:	40d9      	lsrs	r1, r3
 8000e7e:	40bc      	lsls	r4, r7
 8000e80:	000b      	movs	r3, r1
 8000e82:	1e61      	subs	r1, r4, #1
 8000e84:	418c      	sbcs	r4, r1
 8000e86:	4323      	orrs	r3, r4
 8000e88:	0759      	lsls	r1, r3, #29
 8000e8a:	d004      	beq.n	8000e96 <__aeabi_fdiv+0x1ee>
 8000e8c:	210f      	movs	r1, #15
 8000e8e:	4019      	ands	r1, r3
 8000e90:	2904      	cmp	r1, #4
 8000e92:	d000      	beq.n	8000e96 <__aeabi_fdiv+0x1ee>
 8000e94:	3304      	adds	r3, #4
 8000e96:	0159      	lsls	r1, r3, #5
 8000e98:	d413      	bmi.n	8000ec2 <__aeabi_fdiv+0x21a>
 8000e9a:	019b      	lsls	r3, r3, #6
 8000e9c:	2000      	movs	r0, #0
 8000e9e:	0a5c      	lsrs	r4, r3, #9
 8000ea0:	e75a      	b.n	8000d58 <__aeabi_fdiv+0xb0>
 8000ea2:	231a      	movs	r3, #26
 8000ea4:	2401      	movs	r4, #1
 8000ea6:	1a2d      	subs	r5, r5, r0
 8000ea8:	e7d0      	b.n	8000e4c <__aeabi_fdiv+0x1a4>
 8000eaa:	1e98      	subs	r0, r3, #2
 8000eac:	4243      	negs	r3, r0
 8000eae:	4158      	adcs	r0, r3
 8000eb0:	4240      	negs	r0, r0
 8000eb2:	0032      	movs	r2, r6
 8000eb4:	2400      	movs	r4, #0
 8000eb6:	b2c0      	uxtb	r0, r0
 8000eb8:	e74e      	b.n	8000d58 <__aeabi_fdiv+0xb0>
 8000eba:	4642      	mov	r2, r8
 8000ebc:	20ff      	movs	r0, #255	@ 0xff
 8000ebe:	2400      	movs	r4, #0
 8000ec0:	e74a      	b.n	8000d58 <__aeabi_fdiv+0xb0>
 8000ec2:	2001      	movs	r0, #1
 8000ec4:	2400      	movs	r4, #0
 8000ec6:	e747      	b.n	8000d58 <__aeabi_fdiv+0xb0>
 8000ec8:	08016f20 	.word	0x08016f20
 8000ecc:	08016f60 	.word	0x08016f60
 8000ed0:	f7ffffff 	.word	0xf7ffffff

08000ed4 <__eqsf2>:
 8000ed4:	b570      	push	{r4, r5, r6, lr}
 8000ed6:	0042      	lsls	r2, r0, #1
 8000ed8:	024e      	lsls	r6, r1, #9
 8000eda:	004c      	lsls	r4, r1, #1
 8000edc:	0245      	lsls	r5, r0, #9
 8000ede:	0a6d      	lsrs	r5, r5, #9
 8000ee0:	0e12      	lsrs	r2, r2, #24
 8000ee2:	0fc3      	lsrs	r3, r0, #31
 8000ee4:	0a76      	lsrs	r6, r6, #9
 8000ee6:	0e24      	lsrs	r4, r4, #24
 8000ee8:	0fc9      	lsrs	r1, r1, #31
 8000eea:	2aff      	cmp	r2, #255	@ 0xff
 8000eec:	d010      	beq.n	8000f10 <__eqsf2+0x3c>
 8000eee:	2cff      	cmp	r4, #255	@ 0xff
 8000ef0:	d00c      	beq.n	8000f0c <__eqsf2+0x38>
 8000ef2:	2001      	movs	r0, #1
 8000ef4:	42a2      	cmp	r2, r4
 8000ef6:	d10a      	bne.n	8000f0e <__eqsf2+0x3a>
 8000ef8:	42b5      	cmp	r5, r6
 8000efa:	d108      	bne.n	8000f0e <__eqsf2+0x3a>
 8000efc:	428b      	cmp	r3, r1
 8000efe:	d00f      	beq.n	8000f20 <__eqsf2+0x4c>
 8000f00:	2a00      	cmp	r2, #0
 8000f02:	d104      	bne.n	8000f0e <__eqsf2+0x3a>
 8000f04:	0028      	movs	r0, r5
 8000f06:	1e43      	subs	r3, r0, #1
 8000f08:	4198      	sbcs	r0, r3
 8000f0a:	e000      	b.n	8000f0e <__eqsf2+0x3a>
 8000f0c:	2001      	movs	r0, #1
 8000f0e:	bd70      	pop	{r4, r5, r6, pc}
 8000f10:	2001      	movs	r0, #1
 8000f12:	2cff      	cmp	r4, #255	@ 0xff
 8000f14:	d1fb      	bne.n	8000f0e <__eqsf2+0x3a>
 8000f16:	4335      	orrs	r5, r6
 8000f18:	d1f9      	bne.n	8000f0e <__eqsf2+0x3a>
 8000f1a:	404b      	eors	r3, r1
 8000f1c:	0018      	movs	r0, r3
 8000f1e:	e7f6      	b.n	8000f0e <__eqsf2+0x3a>
 8000f20:	2000      	movs	r0, #0
 8000f22:	e7f4      	b.n	8000f0e <__eqsf2+0x3a>

08000f24 <__gesf2>:
 8000f24:	b530      	push	{r4, r5, lr}
 8000f26:	0042      	lsls	r2, r0, #1
 8000f28:	0244      	lsls	r4, r0, #9
 8000f2a:	024d      	lsls	r5, r1, #9
 8000f2c:	0fc3      	lsrs	r3, r0, #31
 8000f2e:	0048      	lsls	r0, r1, #1
 8000f30:	0a64      	lsrs	r4, r4, #9
 8000f32:	0e12      	lsrs	r2, r2, #24
 8000f34:	0a6d      	lsrs	r5, r5, #9
 8000f36:	0e00      	lsrs	r0, r0, #24
 8000f38:	0fc9      	lsrs	r1, r1, #31
 8000f3a:	2aff      	cmp	r2, #255	@ 0xff
 8000f3c:	d018      	beq.n	8000f70 <__gesf2+0x4c>
 8000f3e:	28ff      	cmp	r0, #255	@ 0xff
 8000f40:	d00a      	beq.n	8000f58 <__gesf2+0x34>
 8000f42:	2a00      	cmp	r2, #0
 8000f44:	d11e      	bne.n	8000f84 <__gesf2+0x60>
 8000f46:	2800      	cmp	r0, #0
 8000f48:	d10a      	bne.n	8000f60 <__gesf2+0x3c>
 8000f4a:	2d00      	cmp	r5, #0
 8000f4c:	d029      	beq.n	8000fa2 <__gesf2+0x7e>
 8000f4e:	2c00      	cmp	r4, #0
 8000f50:	d12d      	bne.n	8000fae <__gesf2+0x8a>
 8000f52:	0048      	lsls	r0, r1, #1
 8000f54:	3801      	subs	r0, #1
 8000f56:	bd30      	pop	{r4, r5, pc}
 8000f58:	2d00      	cmp	r5, #0
 8000f5a:	d125      	bne.n	8000fa8 <__gesf2+0x84>
 8000f5c:	2a00      	cmp	r2, #0
 8000f5e:	d101      	bne.n	8000f64 <__gesf2+0x40>
 8000f60:	2c00      	cmp	r4, #0
 8000f62:	d0f6      	beq.n	8000f52 <__gesf2+0x2e>
 8000f64:	428b      	cmp	r3, r1
 8000f66:	d019      	beq.n	8000f9c <__gesf2+0x78>
 8000f68:	2001      	movs	r0, #1
 8000f6a:	425b      	negs	r3, r3
 8000f6c:	4318      	orrs	r0, r3
 8000f6e:	e7f2      	b.n	8000f56 <__gesf2+0x32>
 8000f70:	2c00      	cmp	r4, #0
 8000f72:	d119      	bne.n	8000fa8 <__gesf2+0x84>
 8000f74:	28ff      	cmp	r0, #255	@ 0xff
 8000f76:	d1f7      	bne.n	8000f68 <__gesf2+0x44>
 8000f78:	2d00      	cmp	r5, #0
 8000f7a:	d115      	bne.n	8000fa8 <__gesf2+0x84>
 8000f7c:	2000      	movs	r0, #0
 8000f7e:	428b      	cmp	r3, r1
 8000f80:	d1f2      	bne.n	8000f68 <__gesf2+0x44>
 8000f82:	e7e8      	b.n	8000f56 <__gesf2+0x32>
 8000f84:	2800      	cmp	r0, #0
 8000f86:	d0ef      	beq.n	8000f68 <__gesf2+0x44>
 8000f88:	428b      	cmp	r3, r1
 8000f8a:	d1ed      	bne.n	8000f68 <__gesf2+0x44>
 8000f8c:	4282      	cmp	r2, r0
 8000f8e:	dceb      	bgt.n	8000f68 <__gesf2+0x44>
 8000f90:	db04      	blt.n	8000f9c <__gesf2+0x78>
 8000f92:	42ac      	cmp	r4, r5
 8000f94:	d8e8      	bhi.n	8000f68 <__gesf2+0x44>
 8000f96:	2000      	movs	r0, #0
 8000f98:	42ac      	cmp	r4, r5
 8000f9a:	d2dc      	bcs.n	8000f56 <__gesf2+0x32>
 8000f9c:	0058      	lsls	r0, r3, #1
 8000f9e:	3801      	subs	r0, #1
 8000fa0:	e7d9      	b.n	8000f56 <__gesf2+0x32>
 8000fa2:	2c00      	cmp	r4, #0
 8000fa4:	d0d7      	beq.n	8000f56 <__gesf2+0x32>
 8000fa6:	e7df      	b.n	8000f68 <__gesf2+0x44>
 8000fa8:	2002      	movs	r0, #2
 8000faa:	4240      	negs	r0, r0
 8000fac:	e7d3      	b.n	8000f56 <__gesf2+0x32>
 8000fae:	428b      	cmp	r3, r1
 8000fb0:	d1da      	bne.n	8000f68 <__gesf2+0x44>
 8000fb2:	e7ee      	b.n	8000f92 <__gesf2+0x6e>

08000fb4 <__lesf2>:
 8000fb4:	b530      	push	{r4, r5, lr}
 8000fb6:	0042      	lsls	r2, r0, #1
 8000fb8:	0244      	lsls	r4, r0, #9
 8000fba:	024d      	lsls	r5, r1, #9
 8000fbc:	0fc3      	lsrs	r3, r0, #31
 8000fbe:	0048      	lsls	r0, r1, #1
 8000fc0:	0a64      	lsrs	r4, r4, #9
 8000fc2:	0e12      	lsrs	r2, r2, #24
 8000fc4:	0a6d      	lsrs	r5, r5, #9
 8000fc6:	0e00      	lsrs	r0, r0, #24
 8000fc8:	0fc9      	lsrs	r1, r1, #31
 8000fca:	2aff      	cmp	r2, #255	@ 0xff
 8000fcc:	d017      	beq.n	8000ffe <__lesf2+0x4a>
 8000fce:	28ff      	cmp	r0, #255	@ 0xff
 8000fd0:	d00a      	beq.n	8000fe8 <__lesf2+0x34>
 8000fd2:	2a00      	cmp	r2, #0
 8000fd4:	d11b      	bne.n	800100e <__lesf2+0x5a>
 8000fd6:	2800      	cmp	r0, #0
 8000fd8:	d10a      	bne.n	8000ff0 <__lesf2+0x3c>
 8000fda:	2d00      	cmp	r5, #0
 8000fdc:	d01d      	beq.n	800101a <__lesf2+0x66>
 8000fde:	2c00      	cmp	r4, #0
 8000fe0:	d12d      	bne.n	800103e <__lesf2+0x8a>
 8000fe2:	0048      	lsls	r0, r1, #1
 8000fe4:	3801      	subs	r0, #1
 8000fe6:	e011      	b.n	800100c <__lesf2+0x58>
 8000fe8:	2d00      	cmp	r5, #0
 8000fea:	d10e      	bne.n	800100a <__lesf2+0x56>
 8000fec:	2a00      	cmp	r2, #0
 8000fee:	d101      	bne.n	8000ff4 <__lesf2+0x40>
 8000ff0:	2c00      	cmp	r4, #0
 8000ff2:	d0f6      	beq.n	8000fe2 <__lesf2+0x2e>
 8000ff4:	428b      	cmp	r3, r1
 8000ff6:	d10c      	bne.n	8001012 <__lesf2+0x5e>
 8000ff8:	0058      	lsls	r0, r3, #1
 8000ffa:	3801      	subs	r0, #1
 8000ffc:	e006      	b.n	800100c <__lesf2+0x58>
 8000ffe:	2c00      	cmp	r4, #0
 8001000:	d103      	bne.n	800100a <__lesf2+0x56>
 8001002:	28ff      	cmp	r0, #255	@ 0xff
 8001004:	d105      	bne.n	8001012 <__lesf2+0x5e>
 8001006:	2d00      	cmp	r5, #0
 8001008:	d015      	beq.n	8001036 <__lesf2+0x82>
 800100a:	2002      	movs	r0, #2
 800100c:	bd30      	pop	{r4, r5, pc}
 800100e:	2800      	cmp	r0, #0
 8001010:	d106      	bne.n	8001020 <__lesf2+0x6c>
 8001012:	2001      	movs	r0, #1
 8001014:	425b      	negs	r3, r3
 8001016:	4318      	orrs	r0, r3
 8001018:	e7f8      	b.n	800100c <__lesf2+0x58>
 800101a:	2c00      	cmp	r4, #0
 800101c:	d0f6      	beq.n	800100c <__lesf2+0x58>
 800101e:	e7f8      	b.n	8001012 <__lesf2+0x5e>
 8001020:	428b      	cmp	r3, r1
 8001022:	d1f6      	bne.n	8001012 <__lesf2+0x5e>
 8001024:	4282      	cmp	r2, r0
 8001026:	dcf4      	bgt.n	8001012 <__lesf2+0x5e>
 8001028:	dbe6      	blt.n	8000ff8 <__lesf2+0x44>
 800102a:	42ac      	cmp	r4, r5
 800102c:	d8f1      	bhi.n	8001012 <__lesf2+0x5e>
 800102e:	2000      	movs	r0, #0
 8001030:	42ac      	cmp	r4, r5
 8001032:	d2eb      	bcs.n	800100c <__lesf2+0x58>
 8001034:	e7e0      	b.n	8000ff8 <__lesf2+0x44>
 8001036:	2000      	movs	r0, #0
 8001038:	428b      	cmp	r3, r1
 800103a:	d1ea      	bne.n	8001012 <__lesf2+0x5e>
 800103c:	e7e6      	b.n	800100c <__lesf2+0x58>
 800103e:	428b      	cmp	r3, r1
 8001040:	d1e7      	bne.n	8001012 <__lesf2+0x5e>
 8001042:	e7f2      	b.n	800102a <__lesf2+0x76>

08001044 <__aeabi_fmul>:
 8001044:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001046:	464f      	mov	r7, r9
 8001048:	4646      	mov	r6, r8
 800104a:	46d6      	mov	lr, sl
 800104c:	0044      	lsls	r4, r0, #1
 800104e:	b5c0      	push	{r6, r7, lr}
 8001050:	0246      	lsls	r6, r0, #9
 8001052:	1c0f      	adds	r7, r1, #0
 8001054:	0a76      	lsrs	r6, r6, #9
 8001056:	0e24      	lsrs	r4, r4, #24
 8001058:	0fc5      	lsrs	r5, r0, #31
 800105a:	2c00      	cmp	r4, #0
 800105c:	d100      	bne.n	8001060 <__aeabi_fmul+0x1c>
 800105e:	e0da      	b.n	8001216 <__aeabi_fmul+0x1d2>
 8001060:	2cff      	cmp	r4, #255	@ 0xff
 8001062:	d074      	beq.n	800114e <__aeabi_fmul+0x10a>
 8001064:	2380      	movs	r3, #128	@ 0x80
 8001066:	00f6      	lsls	r6, r6, #3
 8001068:	04db      	lsls	r3, r3, #19
 800106a:	431e      	orrs	r6, r3
 800106c:	2300      	movs	r3, #0
 800106e:	4699      	mov	r9, r3
 8001070:	469a      	mov	sl, r3
 8001072:	3c7f      	subs	r4, #127	@ 0x7f
 8001074:	027b      	lsls	r3, r7, #9
 8001076:	0a5b      	lsrs	r3, r3, #9
 8001078:	4698      	mov	r8, r3
 800107a:	007b      	lsls	r3, r7, #1
 800107c:	0e1b      	lsrs	r3, r3, #24
 800107e:	0fff      	lsrs	r7, r7, #31
 8001080:	2b00      	cmp	r3, #0
 8001082:	d074      	beq.n	800116e <__aeabi_fmul+0x12a>
 8001084:	2bff      	cmp	r3, #255	@ 0xff
 8001086:	d100      	bne.n	800108a <__aeabi_fmul+0x46>
 8001088:	e08e      	b.n	80011a8 <__aeabi_fmul+0x164>
 800108a:	4642      	mov	r2, r8
 800108c:	2180      	movs	r1, #128	@ 0x80
 800108e:	00d2      	lsls	r2, r2, #3
 8001090:	04c9      	lsls	r1, r1, #19
 8001092:	4311      	orrs	r1, r2
 8001094:	3b7f      	subs	r3, #127	@ 0x7f
 8001096:	002a      	movs	r2, r5
 8001098:	18e4      	adds	r4, r4, r3
 800109a:	464b      	mov	r3, r9
 800109c:	407a      	eors	r2, r7
 800109e:	4688      	mov	r8, r1
 80010a0:	b2d2      	uxtb	r2, r2
 80010a2:	2b0a      	cmp	r3, #10
 80010a4:	dc75      	bgt.n	8001192 <__aeabi_fmul+0x14e>
 80010a6:	464b      	mov	r3, r9
 80010a8:	2000      	movs	r0, #0
 80010aa:	2b02      	cmp	r3, #2
 80010ac:	dd0f      	ble.n	80010ce <__aeabi_fmul+0x8a>
 80010ae:	4649      	mov	r1, r9
 80010b0:	2301      	movs	r3, #1
 80010b2:	408b      	lsls	r3, r1
 80010b4:	21a6      	movs	r1, #166	@ 0xa6
 80010b6:	00c9      	lsls	r1, r1, #3
 80010b8:	420b      	tst	r3, r1
 80010ba:	d169      	bne.n	8001190 <__aeabi_fmul+0x14c>
 80010bc:	2190      	movs	r1, #144	@ 0x90
 80010be:	0089      	lsls	r1, r1, #2
 80010c0:	420b      	tst	r3, r1
 80010c2:	d000      	beq.n	80010c6 <__aeabi_fmul+0x82>
 80010c4:	e100      	b.n	80012c8 <__aeabi_fmul+0x284>
 80010c6:	2188      	movs	r1, #136	@ 0x88
 80010c8:	4219      	tst	r1, r3
 80010ca:	d000      	beq.n	80010ce <__aeabi_fmul+0x8a>
 80010cc:	e0f5      	b.n	80012ba <__aeabi_fmul+0x276>
 80010ce:	4641      	mov	r1, r8
 80010d0:	0409      	lsls	r1, r1, #16
 80010d2:	0c09      	lsrs	r1, r1, #16
 80010d4:	4643      	mov	r3, r8
 80010d6:	0008      	movs	r0, r1
 80010d8:	0c35      	lsrs	r5, r6, #16
 80010da:	0436      	lsls	r6, r6, #16
 80010dc:	0c1b      	lsrs	r3, r3, #16
 80010de:	0c36      	lsrs	r6, r6, #16
 80010e0:	4370      	muls	r0, r6
 80010e2:	4369      	muls	r1, r5
 80010e4:	435e      	muls	r6, r3
 80010e6:	435d      	muls	r5, r3
 80010e8:	1876      	adds	r6, r6, r1
 80010ea:	0c03      	lsrs	r3, r0, #16
 80010ec:	199b      	adds	r3, r3, r6
 80010ee:	4299      	cmp	r1, r3
 80010f0:	d903      	bls.n	80010fa <__aeabi_fmul+0xb6>
 80010f2:	2180      	movs	r1, #128	@ 0x80
 80010f4:	0249      	lsls	r1, r1, #9
 80010f6:	468c      	mov	ip, r1
 80010f8:	4465      	add	r5, ip
 80010fa:	0400      	lsls	r0, r0, #16
 80010fc:	0419      	lsls	r1, r3, #16
 80010fe:	0c00      	lsrs	r0, r0, #16
 8001100:	1809      	adds	r1, r1, r0
 8001102:	018e      	lsls	r6, r1, #6
 8001104:	1e70      	subs	r0, r6, #1
 8001106:	4186      	sbcs	r6, r0
 8001108:	0c1b      	lsrs	r3, r3, #16
 800110a:	0e89      	lsrs	r1, r1, #26
 800110c:	195b      	adds	r3, r3, r5
 800110e:	430e      	orrs	r6, r1
 8001110:	019b      	lsls	r3, r3, #6
 8001112:	431e      	orrs	r6, r3
 8001114:	011b      	lsls	r3, r3, #4
 8001116:	d46c      	bmi.n	80011f2 <__aeabi_fmul+0x1ae>
 8001118:	0023      	movs	r3, r4
 800111a:	337f      	adds	r3, #127	@ 0x7f
 800111c:	2b00      	cmp	r3, #0
 800111e:	dc00      	bgt.n	8001122 <__aeabi_fmul+0xde>
 8001120:	e0b1      	b.n	8001286 <__aeabi_fmul+0x242>
 8001122:	0015      	movs	r5, r2
 8001124:	0771      	lsls	r1, r6, #29
 8001126:	d00b      	beq.n	8001140 <__aeabi_fmul+0xfc>
 8001128:	200f      	movs	r0, #15
 800112a:	0021      	movs	r1, r4
 800112c:	4030      	ands	r0, r6
 800112e:	2804      	cmp	r0, #4
 8001130:	d006      	beq.n	8001140 <__aeabi_fmul+0xfc>
 8001132:	3604      	adds	r6, #4
 8001134:	0132      	lsls	r2, r6, #4
 8001136:	d503      	bpl.n	8001140 <__aeabi_fmul+0xfc>
 8001138:	4b6e      	ldr	r3, [pc, #440]	@ (80012f4 <__aeabi_fmul+0x2b0>)
 800113a:	401e      	ands	r6, r3
 800113c:	000b      	movs	r3, r1
 800113e:	3380      	adds	r3, #128	@ 0x80
 8001140:	2bfe      	cmp	r3, #254	@ 0xfe
 8001142:	dd00      	ble.n	8001146 <__aeabi_fmul+0x102>
 8001144:	e0bd      	b.n	80012c2 <__aeabi_fmul+0x27e>
 8001146:	01b2      	lsls	r2, r6, #6
 8001148:	0a52      	lsrs	r2, r2, #9
 800114a:	b2db      	uxtb	r3, r3
 800114c:	e048      	b.n	80011e0 <__aeabi_fmul+0x19c>
 800114e:	2e00      	cmp	r6, #0
 8001150:	d000      	beq.n	8001154 <__aeabi_fmul+0x110>
 8001152:	e092      	b.n	800127a <__aeabi_fmul+0x236>
 8001154:	2308      	movs	r3, #8
 8001156:	4699      	mov	r9, r3
 8001158:	3b06      	subs	r3, #6
 800115a:	469a      	mov	sl, r3
 800115c:	027b      	lsls	r3, r7, #9
 800115e:	0a5b      	lsrs	r3, r3, #9
 8001160:	4698      	mov	r8, r3
 8001162:	007b      	lsls	r3, r7, #1
 8001164:	24ff      	movs	r4, #255	@ 0xff
 8001166:	0e1b      	lsrs	r3, r3, #24
 8001168:	0fff      	lsrs	r7, r7, #31
 800116a:	2b00      	cmp	r3, #0
 800116c:	d18a      	bne.n	8001084 <__aeabi_fmul+0x40>
 800116e:	4642      	mov	r2, r8
 8001170:	2a00      	cmp	r2, #0
 8001172:	d164      	bne.n	800123e <__aeabi_fmul+0x1fa>
 8001174:	4649      	mov	r1, r9
 8001176:	3201      	adds	r2, #1
 8001178:	4311      	orrs	r1, r2
 800117a:	4689      	mov	r9, r1
 800117c:	290a      	cmp	r1, #10
 800117e:	dc08      	bgt.n	8001192 <__aeabi_fmul+0x14e>
 8001180:	407d      	eors	r5, r7
 8001182:	2001      	movs	r0, #1
 8001184:	b2ea      	uxtb	r2, r5
 8001186:	2902      	cmp	r1, #2
 8001188:	dc91      	bgt.n	80010ae <__aeabi_fmul+0x6a>
 800118a:	0015      	movs	r5, r2
 800118c:	2200      	movs	r2, #0
 800118e:	e027      	b.n	80011e0 <__aeabi_fmul+0x19c>
 8001190:	0015      	movs	r5, r2
 8001192:	4653      	mov	r3, sl
 8001194:	2b02      	cmp	r3, #2
 8001196:	d100      	bne.n	800119a <__aeabi_fmul+0x156>
 8001198:	e093      	b.n	80012c2 <__aeabi_fmul+0x27e>
 800119a:	2b03      	cmp	r3, #3
 800119c:	d01a      	beq.n	80011d4 <__aeabi_fmul+0x190>
 800119e:	2b01      	cmp	r3, #1
 80011a0:	d12c      	bne.n	80011fc <__aeabi_fmul+0x1b8>
 80011a2:	2300      	movs	r3, #0
 80011a4:	2200      	movs	r2, #0
 80011a6:	e01b      	b.n	80011e0 <__aeabi_fmul+0x19c>
 80011a8:	4643      	mov	r3, r8
 80011aa:	34ff      	adds	r4, #255	@ 0xff
 80011ac:	2b00      	cmp	r3, #0
 80011ae:	d055      	beq.n	800125c <__aeabi_fmul+0x218>
 80011b0:	2103      	movs	r1, #3
 80011b2:	464b      	mov	r3, r9
 80011b4:	430b      	orrs	r3, r1
 80011b6:	0019      	movs	r1, r3
 80011b8:	2b0a      	cmp	r3, #10
 80011ba:	dc00      	bgt.n	80011be <__aeabi_fmul+0x17a>
 80011bc:	e092      	b.n	80012e4 <__aeabi_fmul+0x2a0>
 80011be:	2b0f      	cmp	r3, #15
 80011c0:	d000      	beq.n	80011c4 <__aeabi_fmul+0x180>
 80011c2:	e08c      	b.n	80012de <__aeabi_fmul+0x29a>
 80011c4:	2280      	movs	r2, #128	@ 0x80
 80011c6:	03d2      	lsls	r2, r2, #15
 80011c8:	4216      	tst	r6, r2
 80011ca:	d003      	beq.n	80011d4 <__aeabi_fmul+0x190>
 80011cc:	4643      	mov	r3, r8
 80011ce:	4213      	tst	r3, r2
 80011d0:	d100      	bne.n	80011d4 <__aeabi_fmul+0x190>
 80011d2:	e07d      	b.n	80012d0 <__aeabi_fmul+0x28c>
 80011d4:	2280      	movs	r2, #128	@ 0x80
 80011d6:	03d2      	lsls	r2, r2, #15
 80011d8:	4332      	orrs	r2, r6
 80011da:	0252      	lsls	r2, r2, #9
 80011dc:	0a52      	lsrs	r2, r2, #9
 80011de:	23ff      	movs	r3, #255	@ 0xff
 80011e0:	05d8      	lsls	r0, r3, #23
 80011e2:	07ed      	lsls	r5, r5, #31
 80011e4:	4310      	orrs	r0, r2
 80011e6:	4328      	orrs	r0, r5
 80011e8:	bce0      	pop	{r5, r6, r7}
 80011ea:	46ba      	mov	sl, r7
 80011ec:	46b1      	mov	r9, r6
 80011ee:	46a8      	mov	r8, r5
 80011f0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80011f2:	2301      	movs	r3, #1
 80011f4:	0015      	movs	r5, r2
 80011f6:	0871      	lsrs	r1, r6, #1
 80011f8:	401e      	ands	r6, r3
 80011fa:	430e      	orrs	r6, r1
 80011fc:	0023      	movs	r3, r4
 80011fe:	3380      	adds	r3, #128	@ 0x80
 8001200:	1c61      	adds	r1, r4, #1
 8001202:	2b00      	cmp	r3, #0
 8001204:	dd41      	ble.n	800128a <__aeabi_fmul+0x246>
 8001206:	0772      	lsls	r2, r6, #29
 8001208:	d094      	beq.n	8001134 <__aeabi_fmul+0xf0>
 800120a:	220f      	movs	r2, #15
 800120c:	4032      	ands	r2, r6
 800120e:	2a04      	cmp	r2, #4
 8001210:	d000      	beq.n	8001214 <__aeabi_fmul+0x1d0>
 8001212:	e78e      	b.n	8001132 <__aeabi_fmul+0xee>
 8001214:	e78e      	b.n	8001134 <__aeabi_fmul+0xf0>
 8001216:	2e00      	cmp	r6, #0
 8001218:	d105      	bne.n	8001226 <__aeabi_fmul+0x1e2>
 800121a:	2304      	movs	r3, #4
 800121c:	4699      	mov	r9, r3
 800121e:	3b03      	subs	r3, #3
 8001220:	2400      	movs	r4, #0
 8001222:	469a      	mov	sl, r3
 8001224:	e726      	b.n	8001074 <__aeabi_fmul+0x30>
 8001226:	0030      	movs	r0, r6
 8001228:	f002 fbea 	bl	8003a00 <__clzsi2>
 800122c:	2476      	movs	r4, #118	@ 0x76
 800122e:	1f43      	subs	r3, r0, #5
 8001230:	409e      	lsls	r6, r3
 8001232:	2300      	movs	r3, #0
 8001234:	4264      	negs	r4, r4
 8001236:	4699      	mov	r9, r3
 8001238:	469a      	mov	sl, r3
 800123a:	1a24      	subs	r4, r4, r0
 800123c:	e71a      	b.n	8001074 <__aeabi_fmul+0x30>
 800123e:	4640      	mov	r0, r8
 8001240:	f002 fbde 	bl	8003a00 <__clzsi2>
 8001244:	464b      	mov	r3, r9
 8001246:	1a24      	subs	r4, r4, r0
 8001248:	3c76      	subs	r4, #118	@ 0x76
 800124a:	2b0a      	cmp	r3, #10
 800124c:	dca1      	bgt.n	8001192 <__aeabi_fmul+0x14e>
 800124e:	4643      	mov	r3, r8
 8001250:	3805      	subs	r0, #5
 8001252:	4083      	lsls	r3, r0
 8001254:	407d      	eors	r5, r7
 8001256:	4698      	mov	r8, r3
 8001258:	b2ea      	uxtb	r2, r5
 800125a:	e724      	b.n	80010a6 <__aeabi_fmul+0x62>
 800125c:	464a      	mov	r2, r9
 800125e:	3302      	adds	r3, #2
 8001260:	4313      	orrs	r3, r2
 8001262:	002a      	movs	r2, r5
 8001264:	407a      	eors	r2, r7
 8001266:	b2d2      	uxtb	r2, r2
 8001268:	2b0a      	cmp	r3, #10
 800126a:	dc92      	bgt.n	8001192 <__aeabi_fmul+0x14e>
 800126c:	4649      	mov	r1, r9
 800126e:	0015      	movs	r5, r2
 8001270:	2900      	cmp	r1, #0
 8001272:	d026      	beq.n	80012c2 <__aeabi_fmul+0x27e>
 8001274:	4699      	mov	r9, r3
 8001276:	2002      	movs	r0, #2
 8001278:	e719      	b.n	80010ae <__aeabi_fmul+0x6a>
 800127a:	230c      	movs	r3, #12
 800127c:	4699      	mov	r9, r3
 800127e:	3b09      	subs	r3, #9
 8001280:	24ff      	movs	r4, #255	@ 0xff
 8001282:	469a      	mov	sl, r3
 8001284:	e6f6      	b.n	8001074 <__aeabi_fmul+0x30>
 8001286:	0015      	movs	r5, r2
 8001288:	0021      	movs	r1, r4
 800128a:	2201      	movs	r2, #1
 800128c:	1ad3      	subs	r3, r2, r3
 800128e:	2b1b      	cmp	r3, #27
 8001290:	dd00      	ble.n	8001294 <__aeabi_fmul+0x250>
 8001292:	e786      	b.n	80011a2 <__aeabi_fmul+0x15e>
 8001294:	319e      	adds	r1, #158	@ 0x9e
 8001296:	0032      	movs	r2, r6
 8001298:	408e      	lsls	r6, r1
 800129a:	40da      	lsrs	r2, r3
 800129c:	1e73      	subs	r3, r6, #1
 800129e:	419e      	sbcs	r6, r3
 80012a0:	4332      	orrs	r2, r6
 80012a2:	0753      	lsls	r3, r2, #29
 80012a4:	d004      	beq.n	80012b0 <__aeabi_fmul+0x26c>
 80012a6:	230f      	movs	r3, #15
 80012a8:	4013      	ands	r3, r2
 80012aa:	2b04      	cmp	r3, #4
 80012ac:	d000      	beq.n	80012b0 <__aeabi_fmul+0x26c>
 80012ae:	3204      	adds	r2, #4
 80012b0:	0153      	lsls	r3, r2, #5
 80012b2:	d510      	bpl.n	80012d6 <__aeabi_fmul+0x292>
 80012b4:	2301      	movs	r3, #1
 80012b6:	2200      	movs	r2, #0
 80012b8:	e792      	b.n	80011e0 <__aeabi_fmul+0x19c>
 80012ba:	003d      	movs	r5, r7
 80012bc:	4646      	mov	r6, r8
 80012be:	4682      	mov	sl, r0
 80012c0:	e767      	b.n	8001192 <__aeabi_fmul+0x14e>
 80012c2:	23ff      	movs	r3, #255	@ 0xff
 80012c4:	2200      	movs	r2, #0
 80012c6:	e78b      	b.n	80011e0 <__aeabi_fmul+0x19c>
 80012c8:	2280      	movs	r2, #128	@ 0x80
 80012ca:	2500      	movs	r5, #0
 80012cc:	03d2      	lsls	r2, r2, #15
 80012ce:	e786      	b.n	80011de <__aeabi_fmul+0x19a>
 80012d0:	003d      	movs	r5, r7
 80012d2:	431a      	orrs	r2, r3
 80012d4:	e783      	b.n	80011de <__aeabi_fmul+0x19a>
 80012d6:	0192      	lsls	r2, r2, #6
 80012d8:	2300      	movs	r3, #0
 80012da:	0a52      	lsrs	r2, r2, #9
 80012dc:	e780      	b.n	80011e0 <__aeabi_fmul+0x19c>
 80012de:	003d      	movs	r5, r7
 80012e0:	4646      	mov	r6, r8
 80012e2:	e777      	b.n	80011d4 <__aeabi_fmul+0x190>
 80012e4:	002a      	movs	r2, r5
 80012e6:	2301      	movs	r3, #1
 80012e8:	407a      	eors	r2, r7
 80012ea:	408b      	lsls	r3, r1
 80012ec:	2003      	movs	r0, #3
 80012ee:	b2d2      	uxtb	r2, r2
 80012f0:	e6e9      	b.n	80010c6 <__aeabi_fmul+0x82>
 80012f2:	46c0      	nop			@ (mov r8, r8)
 80012f4:	f7ffffff 	.word	0xf7ffffff

080012f8 <__aeabi_fsub>:
 80012f8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80012fa:	4647      	mov	r7, r8
 80012fc:	46ce      	mov	lr, r9
 80012fe:	0243      	lsls	r3, r0, #9
 8001300:	b580      	push	{r7, lr}
 8001302:	0a5f      	lsrs	r7, r3, #9
 8001304:	099b      	lsrs	r3, r3, #6
 8001306:	0045      	lsls	r5, r0, #1
 8001308:	004a      	lsls	r2, r1, #1
 800130a:	469c      	mov	ip, r3
 800130c:	024b      	lsls	r3, r1, #9
 800130e:	0fc4      	lsrs	r4, r0, #31
 8001310:	0fce      	lsrs	r6, r1, #31
 8001312:	0e2d      	lsrs	r5, r5, #24
 8001314:	0a58      	lsrs	r0, r3, #9
 8001316:	0e12      	lsrs	r2, r2, #24
 8001318:	0999      	lsrs	r1, r3, #6
 800131a:	2aff      	cmp	r2, #255	@ 0xff
 800131c:	d06b      	beq.n	80013f6 <__aeabi_fsub+0xfe>
 800131e:	2301      	movs	r3, #1
 8001320:	405e      	eors	r6, r3
 8001322:	1aab      	subs	r3, r5, r2
 8001324:	42b4      	cmp	r4, r6
 8001326:	d04b      	beq.n	80013c0 <__aeabi_fsub+0xc8>
 8001328:	2b00      	cmp	r3, #0
 800132a:	dc00      	bgt.n	800132e <__aeabi_fsub+0x36>
 800132c:	e0ff      	b.n	800152e <__aeabi_fsub+0x236>
 800132e:	2a00      	cmp	r2, #0
 8001330:	d100      	bne.n	8001334 <__aeabi_fsub+0x3c>
 8001332:	e088      	b.n	8001446 <__aeabi_fsub+0x14e>
 8001334:	2dff      	cmp	r5, #255	@ 0xff
 8001336:	d100      	bne.n	800133a <__aeabi_fsub+0x42>
 8001338:	e0ef      	b.n	800151a <__aeabi_fsub+0x222>
 800133a:	2280      	movs	r2, #128	@ 0x80
 800133c:	04d2      	lsls	r2, r2, #19
 800133e:	4311      	orrs	r1, r2
 8001340:	2001      	movs	r0, #1
 8001342:	2b1b      	cmp	r3, #27
 8001344:	dc08      	bgt.n	8001358 <__aeabi_fsub+0x60>
 8001346:	0008      	movs	r0, r1
 8001348:	2220      	movs	r2, #32
 800134a:	40d8      	lsrs	r0, r3
 800134c:	1ad3      	subs	r3, r2, r3
 800134e:	4099      	lsls	r1, r3
 8001350:	000b      	movs	r3, r1
 8001352:	1e5a      	subs	r2, r3, #1
 8001354:	4193      	sbcs	r3, r2
 8001356:	4318      	orrs	r0, r3
 8001358:	4663      	mov	r3, ip
 800135a:	1a1b      	subs	r3, r3, r0
 800135c:	469c      	mov	ip, r3
 800135e:	4663      	mov	r3, ip
 8001360:	015b      	lsls	r3, r3, #5
 8001362:	d400      	bmi.n	8001366 <__aeabi_fsub+0x6e>
 8001364:	e0cd      	b.n	8001502 <__aeabi_fsub+0x20a>
 8001366:	4663      	mov	r3, ip
 8001368:	019f      	lsls	r7, r3, #6
 800136a:	09bf      	lsrs	r7, r7, #6
 800136c:	0038      	movs	r0, r7
 800136e:	f002 fb47 	bl	8003a00 <__clzsi2>
 8001372:	003b      	movs	r3, r7
 8001374:	3805      	subs	r0, #5
 8001376:	4083      	lsls	r3, r0
 8001378:	4285      	cmp	r5, r0
 800137a:	dc00      	bgt.n	800137e <__aeabi_fsub+0x86>
 800137c:	e0a2      	b.n	80014c4 <__aeabi_fsub+0x1cc>
 800137e:	4ab7      	ldr	r2, [pc, #732]	@ (800165c <__aeabi_fsub+0x364>)
 8001380:	1a2d      	subs	r5, r5, r0
 8001382:	401a      	ands	r2, r3
 8001384:	4694      	mov	ip, r2
 8001386:	075a      	lsls	r2, r3, #29
 8001388:	d100      	bne.n	800138c <__aeabi_fsub+0x94>
 800138a:	e0c3      	b.n	8001514 <__aeabi_fsub+0x21c>
 800138c:	220f      	movs	r2, #15
 800138e:	4013      	ands	r3, r2
 8001390:	2b04      	cmp	r3, #4
 8001392:	d100      	bne.n	8001396 <__aeabi_fsub+0x9e>
 8001394:	e0be      	b.n	8001514 <__aeabi_fsub+0x21c>
 8001396:	2304      	movs	r3, #4
 8001398:	4698      	mov	r8, r3
 800139a:	44c4      	add	ip, r8
 800139c:	4663      	mov	r3, ip
 800139e:	015b      	lsls	r3, r3, #5
 80013a0:	d400      	bmi.n	80013a4 <__aeabi_fsub+0xac>
 80013a2:	e0b7      	b.n	8001514 <__aeabi_fsub+0x21c>
 80013a4:	1c68      	adds	r0, r5, #1
 80013a6:	2dfe      	cmp	r5, #254	@ 0xfe
 80013a8:	d000      	beq.n	80013ac <__aeabi_fsub+0xb4>
 80013aa:	e0a5      	b.n	80014f8 <__aeabi_fsub+0x200>
 80013ac:	20ff      	movs	r0, #255	@ 0xff
 80013ae:	2200      	movs	r2, #0
 80013b0:	05c0      	lsls	r0, r0, #23
 80013b2:	4310      	orrs	r0, r2
 80013b4:	07e4      	lsls	r4, r4, #31
 80013b6:	4320      	orrs	r0, r4
 80013b8:	bcc0      	pop	{r6, r7}
 80013ba:	46b9      	mov	r9, r7
 80013bc:	46b0      	mov	r8, r6
 80013be:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80013c0:	2b00      	cmp	r3, #0
 80013c2:	dc00      	bgt.n	80013c6 <__aeabi_fsub+0xce>
 80013c4:	e1eb      	b.n	800179e <__aeabi_fsub+0x4a6>
 80013c6:	2a00      	cmp	r2, #0
 80013c8:	d046      	beq.n	8001458 <__aeabi_fsub+0x160>
 80013ca:	2dff      	cmp	r5, #255	@ 0xff
 80013cc:	d100      	bne.n	80013d0 <__aeabi_fsub+0xd8>
 80013ce:	e0a4      	b.n	800151a <__aeabi_fsub+0x222>
 80013d0:	2280      	movs	r2, #128	@ 0x80
 80013d2:	04d2      	lsls	r2, r2, #19
 80013d4:	4311      	orrs	r1, r2
 80013d6:	2b1b      	cmp	r3, #27
 80013d8:	dc00      	bgt.n	80013dc <__aeabi_fsub+0xe4>
 80013da:	e0fb      	b.n	80015d4 <__aeabi_fsub+0x2dc>
 80013dc:	2305      	movs	r3, #5
 80013de:	4698      	mov	r8, r3
 80013e0:	002b      	movs	r3, r5
 80013e2:	44c4      	add	ip, r8
 80013e4:	4662      	mov	r2, ip
 80013e6:	08d7      	lsrs	r7, r2, #3
 80013e8:	2bff      	cmp	r3, #255	@ 0xff
 80013ea:	d100      	bne.n	80013ee <__aeabi_fsub+0xf6>
 80013ec:	e095      	b.n	800151a <__aeabi_fsub+0x222>
 80013ee:	027a      	lsls	r2, r7, #9
 80013f0:	0a52      	lsrs	r2, r2, #9
 80013f2:	b2d8      	uxtb	r0, r3
 80013f4:	e7dc      	b.n	80013b0 <__aeabi_fsub+0xb8>
 80013f6:	002b      	movs	r3, r5
 80013f8:	3bff      	subs	r3, #255	@ 0xff
 80013fa:	4699      	mov	r9, r3
 80013fc:	2900      	cmp	r1, #0
 80013fe:	d118      	bne.n	8001432 <__aeabi_fsub+0x13a>
 8001400:	2301      	movs	r3, #1
 8001402:	405e      	eors	r6, r3
 8001404:	42b4      	cmp	r4, r6
 8001406:	d100      	bne.n	800140a <__aeabi_fsub+0x112>
 8001408:	e0ca      	b.n	80015a0 <__aeabi_fsub+0x2a8>
 800140a:	464b      	mov	r3, r9
 800140c:	2b00      	cmp	r3, #0
 800140e:	d02d      	beq.n	800146c <__aeabi_fsub+0x174>
 8001410:	2d00      	cmp	r5, #0
 8001412:	d000      	beq.n	8001416 <__aeabi_fsub+0x11e>
 8001414:	e13c      	b.n	8001690 <__aeabi_fsub+0x398>
 8001416:	23ff      	movs	r3, #255	@ 0xff
 8001418:	4664      	mov	r4, ip
 800141a:	2c00      	cmp	r4, #0
 800141c:	d100      	bne.n	8001420 <__aeabi_fsub+0x128>
 800141e:	e15f      	b.n	80016e0 <__aeabi_fsub+0x3e8>
 8001420:	1e5d      	subs	r5, r3, #1
 8001422:	2b01      	cmp	r3, #1
 8001424:	d100      	bne.n	8001428 <__aeabi_fsub+0x130>
 8001426:	e174      	b.n	8001712 <__aeabi_fsub+0x41a>
 8001428:	0034      	movs	r4, r6
 800142a:	2bff      	cmp	r3, #255	@ 0xff
 800142c:	d074      	beq.n	8001518 <__aeabi_fsub+0x220>
 800142e:	002b      	movs	r3, r5
 8001430:	e103      	b.n	800163a <__aeabi_fsub+0x342>
 8001432:	42b4      	cmp	r4, r6
 8001434:	d100      	bne.n	8001438 <__aeabi_fsub+0x140>
 8001436:	e09c      	b.n	8001572 <__aeabi_fsub+0x27a>
 8001438:	2b00      	cmp	r3, #0
 800143a:	d017      	beq.n	800146c <__aeabi_fsub+0x174>
 800143c:	2d00      	cmp	r5, #0
 800143e:	d0ea      	beq.n	8001416 <__aeabi_fsub+0x11e>
 8001440:	0007      	movs	r7, r0
 8001442:	0034      	movs	r4, r6
 8001444:	e06c      	b.n	8001520 <__aeabi_fsub+0x228>
 8001446:	2900      	cmp	r1, #0
 8001448:	d0cc      	beq.n	80013e4 <__aeabi_fsub+0xec>
 800144a:	1e5a      	subs	r2, r3, #1
 800144c:	2b01      	cmp	r3, #1
 800144e:	d02b      	beq.n	80014a8 <__aeabi_fsub+0x1b0>
 8001450:	2bff      	cmp	r3, #255	@ 0xff
 8001452:	d062      	beq.n	800151a <__aeabi_fsub+0x222>
 8001454:	0013      	movs	r3, r2
 8001456:	e773      	b.n	8001340 <__aeabi_fsub+0x48>
 8001458:	2900      	cmp	r1, #0
 800145a:	d0c3      	beq.n	80013e4 <__aeabi_fsub+0xec>
 800145c:	1e5a      	subs	r2, r3, #1
 800145e:	2b01      	cmp	r3, #1
 8001460:	d100      	bne.n	8001464 <__aeabi_fsub+0x16c>
 8001462:	e11e      	b.n	80016a2 <__aeabi_fsub+0x3aa>
 8001464:	2bff      	cmp	r3, #255	@ 0xff
 8001466:	d058      	beq.n	800151a <__aeabi_fsub+0x222>
 8001468:	0013      	movs	r3, r2
 800146a:	e7b4      	b.n	80013d6 <__aeabi_fsub+0xde>
 800146c:	22fe      	movs	r2, #254	@ 0xfe
 800146e:	1c6b      	adds	r3, r5, #1
 8001470:	421a      	tst	r2, r3
 8001472:	d10d      	bne.n	8001490 <__aeabi_fsub+0x198>
 8001474:	2d00      	cmp	r5, #0
 8001476:	d060      	beq.n	800153a <__aeabi_fsub+0x242>
 8001478:	4663      	mov	r3, ip
 800147a:	2b00      	cmp	r3, #0
 800147c:	d000      	beq.n	8001480 <__aeabi_fsub+0x188>
 800147e:	e120      	b.n	80016c2 <__aeabi_fsub+0x3ca>
 8001480:	2900      	cmp	r1, #0
 8001482:	d000      	beq.n	8001486 <__aeabi_fsub+0x18e>
 8001484:	e128      	b.n	80016d8 <__aeabi_fsub+0x3e0>
 8001486:	2280      	movs	r2, #128	@ 0x80
 8001488:	2400      	movs	r4, #0
 800148a:	20ff      	movs	r0, #255	@ 0xff
 800148c:	03d2      	lsls	r2, r2, #15
 800148e:	e78f      	b.n	80013b0 <__aeabi_fsub+0xb8>
 8001490:	4663      	mov	r3, ip
 8001492:	1a5f      	subs	r7, r3, r1
 8001494:	017b      	lsls	r3, r7, #5
 8001496:	d500      	bpl.n	800149a <__aeabi_fsub+0x1a2>
 8001498:	e0fe      	b.n	8001698 <__aeabi_fsub+0x3a0>
 800149a:	2f00      	cmp	r7, #0
 800149c:	d000      	beq.n	80014a0 <__aeabi_fsub+0x1a8>
 800149e:	e765      	b.n	800136c <__aeabi_fsub+0x74>
 80014a0:	2400      	movs	r4, #0
 80014a2:	2000      	movs	r0, #0
 80014a4:	2200      	movs	r2, #0
 80014a6:	e783      	b.n	80013b0 <__aeabi_fsub+0xb8>
 80014a8:	4663      	mov	r3, ip
 80014aa:	1a59      	subs	r1, r3, r1
 80014ac:	014b      	lsls	r3, r1, #5
 80014ae:	d400      	bmi.n	80014b2 <__aeabi_fsub+0x1ba>
 80014b0:	e119      	b.n	80016e6 <__aeabi_fsub+0x3ee>
 80014b2:	018f      	lsls	r7, r1, #6
 80014b4:	09bf      	lsrs	r7, r7, #6
 80014b6:	0038      	movs	r0, r7
 80014b8:	f002 faa2 	bl	8003a00 <__clzsi2>
 80014bc:	003b      	movs	r3, r7
 80014be:	3805      	subs	r0, #5
 80014c0:	4083      	lsls	r3, r0
 80014c2:	2501      	movs	r5, #1
 80014c4:	2220      	movs	r2, #32
 80014c6:	1b40      	subs	r0, r0, r5
 80014c8:	3001      	adds	r0, #1
 80014ca:	1a12      	subs	r2, r2, r0
 80014cc:	0019      	movs	r1, r3
 80014ce:	4093      	lsls	r3, r2
 80014d0:	40c1      	lsrs	r1, r0
 80014d2:	1e5a      	subs	r2, r3, #1
 80014d4:	4193      	sbcs	r3, r2
 80014d6:	4319      	orrs	r1, r3
 80014d8:	468c      	mov	ip, r1
 80014da:	1e0b      	subs	r3, r1, #0
 80014dc:	d0e1      	beq.n	80014a2 <__aeabi_fsub+0x1aa>
 80014de:	075b      	lsls	r3, r3, #29
 80014e0:	d100      	bne.n	80014e4 <__aeabi_fsub+0x1ec>
 80014e2:	e152      	b.n	800178a <__aeabi_fsub+0x492>
 80014e4:	230f      	movs	r3, #15
 80014e6:	2500      	movs	r5, #0
 80014e8:	400b      	ands	r3, r1
 80014ea:	2b04      	cmp	r3, #4
 80014ec:	d000      	beq.n	80014f0 <__aeabi_fsub+0x1f8>
 80014ee:	e752      	b.n	8001396 <__aeabi_fsub+0x9e>
 80014f0:	2001      	movs	r0, #1
 80014f2:	014a      	lsls	r2, r1, #5
 80014f4:	d400      	bmi.n	80014f8 <__aeabi_fsub+0x200>
 80014f6:	e092      	b.n	800161e <__aeabi_fsub+0x326>
 80014f8:	b2c0      	uxtb	r0, r0
 80014fa:	4663      	mov	r3, ip
 80014fc:	019a      	lsls	r2, r3, #6
 80014fe:	0a52      	lsrs	r2, r2, #9
 8001500:	e756      	b.n	80013b0 <__aeabi_fsub+0xb8>
 8001502:	4663      	mov	r3, ip
 8001504:	075b      	lsls	r3, r3, #29
 8001506:	d005      	beq.n	8001514 <__aeabi_fsub+0x21c>
 8001508:	230f      	movs	r3, #15
 800150a:	4662      	mov	r2, ip
 800150c:	4013      	ands	r3, r2
 800150e:	2b04      	cmp	r3, #4
 8001510:	d000      	beq.n	8001514 <__aeabi_fsub+0x21c>
 8001512:	e740      	b.n	8001396 <__aeabi_fsub+0x9e>
 8001514:	002b      	movs	r3, r5
 8001516:	e765      	b.n	80013e4 <__aeabi_fsub+0xec>
 8001518:	0007      	movs	r7, r0
 800151a:	2f00      	cmp	r7, #0
 800151c:	d100      	bne.n	8001520 <__aeabi_fsub+0x228>
 800151e:	e745      	b.n	80013ac <__aeabi_fsub+0xb4>
 8001520:	2280      	movs	r2, #128	@ 0x80
 8001522:	03d2      	lsls	r2, r2, #15
 8001524:	433a      	orrs	r2, r7
 8001526:	0252      	lsls	r2, r2, #9
 8001528:	20ff      	movs	r0, #255	@ 0xff
 800152a:	0a52      	lsrs	r2, r2, #9
 800152c:	e740      	b.n	80013b0 <__aeabi_fsub+0xb8>
 800152e:	2b00      	cmp	r3, #0
 8001530:	d179      	bne.n	8001626 <__aeabi_fsub+0x32e>
 8001532:	22fe      	movs	r2, #254	@ 0xfe
 8001534:	1c6b      	adds	r3, r5, #1
 8001536:	421a      	tst	r2, r3
 8001538:	d1aa      	bne.n	8001490 <__aeabi_fsub+0x198>
 800153a:	4663      	mov	r3, ip
 800153c:	2b00      	cmp	r3, #0
 800153e:	d100      	bne.n	8001542 <__aeabi_fsub+0x24a>
 8001540:	e0f5      	b.n	800172e <__aeabi_fsub+0x436>
 8001542:	2900      	cmp	r1, #0
 8001544:	d100      	bne.n	8001548 <__aeabi_fsub+0x250>
 8001546:	e0d1      	b.n	80016ec <__aeabi_fsub+0x3f4>
 8001548:	1a5f      	subs	r7, r3, r1
 800154a:	2380      	movs	r3, #128	@ 0x80
 800154c:	04db      	lsls	r3, r3, #19
 800154e:	421f      	tst	r7, r3
 8001550:	d100      	bne.n	8001554 <__aeabi_fsub+0x25c>
 8001552:	e10e      	b.n	8001772 <__aeabi_fsub+0x47a>
 8001554:	4662      	mov	r2, ip
 8001556:	2401      	movs	r4, #1
 8001558:	1a8a      	subs	r2, r1, r2
 800155a:	4694      	mov	ip, r2
 800155c:	2000      	movs	r0, #0
 800155e:	4034      	ands	r4, r6
 8001560:	2a00      	cmp	r2, #0
 8001562:	d100      	bne.n	8001566 <__aeabi_fsub+0x26e>
 8001564:	e724      	b.n	80013b0 <__aeabi_fsub+0xb8>
 8001566:	2001      	movs	r0, #1
 8001568:	421a      	tst	r2, r3
 800156a:	d1c6      	bne.n	80014fa <__aeabi_fsub+0x202>
 800156c:	2300      	movs	r3, #0
 800156e:	08d7      	lsrs	r7, r2, #3
 8001570:	e73d      	b.n	80013ee <__aeabi_fsub+0xf6>
 8001572:	2b00      	cmp	r3, #0
 8001574:	d017      	beq.n	80015a6 <__aeabi_fsub+0x2ae>
 8001576:	2d00      	cmp	r5, #0
 8001578:	d000      	beq.n	800157c <__aeabi_fsub+0x284>
 800157a:	e0af      	b.n	80016dc <__aeabi_fsub+0x3e4>
 800157c:	23ff      	movs	r3, #255	@ 0xff
 800157e:	4665      	mov	r5, ip
 8001580:	2d00      	cmp	r5, #0
 8001582:	d100      	bne.n	8001586 <__aeabi_fsub+0x28e>
 8001584:	e0ad      	b.n	80016e2 <__aeabi_fsub+0x3ea>
 8001586:	1e5e      	subs	r6, r3, #1
 8001588:	2b01      	cmp	r3, #1
 800158a:	d100      	bne.n	800158e <__aeabi_fsub+0x296>
 800158c:	e089      	b.n	80016a2 <__aeabi_fsub+0x3aa>
 800158e:	2bff      	cmp	r3, #255	@ 0xff
 8001590:	d0c2      	beq.n	8001518 <__aeabi_fsub+0x220>
 8001592:	2e1b      	cmp	r6, #27
 8001594:	dc00      	bgt.n	8001598 <__aeabi_fsub+0x2a0>
 8001596:	e0ab      	b.n	80016f0 <__aeabi_fsub+0x3f8>
 8001598:	1d4b      	adds	r3, r1, #5
 800159a:	469c      	mov	ip, r3
 800159c:	0013      	movs	r3, r2
 800159e:	e721      	b.n	80013e4 <__aeabi_fsub+0xec>
 80015a0:	464b      	mov	r3, r9
 80015a2:	2b00      	cmp	r3, #0
 80015a4:	d170      	bne.n	8001688 <__aeabi_fsub+0x390>
 80015a6:	22fe      	movs	r2, #254	@ 0xfe
 80015a8:	1c6b      	adds	r3, r5, #1
 80015aa:	421a      	tst	r2, r3
 80015ac:	d15e      	bne.n	800166c <__aeabi_fsub+0x374>
 80015ae:	2d00      	cmp	r5, #0
 80015b0:	d000      	beq.n	80015b4 <__aeabi_fsub+0x2bc>
 80015b2:	e0c3      	b.n	800173c <__aeabi_fsub+0x444>
 80015b4:	4663      	mov	r3, ip
 80015b6:	2b00      	cmp	r3, #0
 80015b8:	d100      	bne.n	80015bc <__aeabi_fsub+0x2c4>
 80015ba:	e0d0      	b.n	800175e <__aeabi_fsub+0x466>
 80015bc:	2900      	cmp	r1, #0
 80015be:	d100      	bne.n	80015c2 <__aeabi_fsub+0x2ca>
 80015c0:	e094      	b.n	80016ec <__aeabi_fsub+0x3f4>
 80015c2:	000a      	movs	r2, r1
 80015c4:	4462      	add	r2, ip
 80015c6:	0153      	lsls	r3, r2, #5
 80015c8:	d400      	bmi.n	80015cc <__aeabi_fsub+0x2d4>
 80015ca:	e0d8      	b.n	800177e <__aeabi_fsub+0x486>
 80015cc:	0192      	lsls	r2, r2, #6
 80015ce:	2001      	movs	r0, #1
 80015d0:	0a52      	lsrs	r2, r2, #9
 80015d2:	e6ed      	b.n	80013b0 <__aeabi_fsub+0xb8>
 80015d4:	0008      	movs	r0, r1
 80015d6:	2220      	movs	r2, #32
 80015d8:	40d8      	lsrs	r0, r3
 80015da:	1ad3      	subs	r3, r2, r3
 80015dc:	4099      	lsls	r1, r3
 80015de:	000b      	movs	r3, r1
 80015e0:	1e5a      	subs	r2, r3, #1
 80015e2:	4193      	sbcs	r3, r2
 80015e4:	4303      	orrs	r3, r0
 80015e6:	449c      	add	ip, r3
 80015e8:	4663      	mov	r3, ip
 80015ea:	015b      	lsls	r3, r3, #5
 80015ec:	d589      	bpl.n	8001502 <__aeabi_fsub+0x20a>
 80015ee:	3501      	adds	r5, #1
 80015f0:	2dff      	cmp	r5, #255	@ 0xff
 80015f2:	d100      	bne.n	80015f6 <__aeabi_fsub+0x2fe>
 80015f4:	e6da      	b.n	80013ac <__aeabi_fsub+0xb4>
 80015f6:	4662      	mov	r2, ip
 80015f8:	2301      	movs	r3, #1
 80015fa:	4919      	ldr	r1, [pc, #100]	@ (8001660 <__aeabi_fsub+0x368>)
 80015fc:	4013      	ands	r3, r2
 80015fe:	0852      	lsrs	r2, r2, #1
 8001600:	400a      	ands	r2, r1
 8001602:	431a      	orrs	r2, r3
 8001604:	0013      	movs	r3, r2
 8001606:	4694      	mov	ip, r2
 8001608:	075b      	lsls	r3, r3, #29
 800160a:	d004      	beq.n	8001616 <__aeabi_fsub+0x31e>
 800160c:	230f      	movs	r3, #15
 800160e:	4013      	ands	r3, r2
 8001610:	2b04      	cmp	r3, #4
 8001612:	d000      	beq.n	8001616 <__aeabi_fsub+0x31e>
 8001614:	e6bf      	b.n	8001396 <__aeabi_fsub+0x9e>
 8001616:	4663      	mov	r3, ip
 8001618:	015b      	lsls	r3, r3, #5
 800161a:	d500      	bpl.n	800161e <__aeabi_fsub+0x326>
 800161c:	e6c2      	b.n	80013a4 <__aeabi_fsub+0xac>
 800161e:	4663      	mov	r3, ip
 8001620:	08df      	lsrs	r7, r3, #3
 8001622:	002b      	movs	r3, r5
 8001624:	e6e3      	b.n	80013ee <__aeabi_fsub+0xf6>
 8001626:	1b53      	subs	r3, r2, r5
 8001628:	2d00      	cmp	r5, #0
 800162a:	d100      	bne.n	800162e <__aeabi_fsub+0x336>
 800162c:	e6f4      	b.n	8001418 <__aeabi_fsub+0x120>
 800162e:	2080      	movs	r0, #128	@ 0x80
 8001630:	4664      	mov	r4, ip
 8001632:	04c0      	lsls	r0, r0, #19
 8001634:	4304      	orrs	r4, r0
 8001636:	46a4      	mov	ip, r4
 8001638:	0034      	movs	r4, r6
 800163a:	2001      	movs	r0, #1
 800163c:	2b1b      	cmp	r3, #27
 800163e:	dc09      	bgt.n	8001654 <__aeabi_fsub+0x35c>
 8001640:	2520      	movs	r5, #32
 8001642:	4660      	mov	r0, ip
 8001644:	40d8      	lsrs	r0, r3
 8001646:	1aeb      	subs	r3, r5, r3
 8001648:	4665      	mov	r5, ip
 800164a:	409d      	lsls	r5, r3
 800164c:	002b      	movs	r3, r5
 800164e:	1e5d      	subs	r5, r3, #1
 8001650:	41ab      	sbcs	r3, r5
 8001652:	4318      	orrs	r0, r3
 8001654:	1a0b      	subs	r3, r1, r0
 8001656:	469c      	mov	ip, r3
 8001658:	0015      	movs	r5, r2
 800165a:	e680      	b.n	800135e <__aeabi_fsub+0x66>
 800165c:	fbffffff 	.word	0xfbffffff
 8001660:	7dffffff 	.word	0x7dffffff
 8001664:	22fe      	movs	r2, #254	@ 0xfe
 8001666:	1c6b      	adds	r3, r5, #1
 8001668:	4213      	tst	r3, r2
 800166a:	d0a3      	beq.n	80015b4 <__aeabi_fsub+0x2bc>
 800166c:	2bff      	cmp	r3, #255	@ 0xff
 800166e:	d100      	bne.n	8001672 <__aeabi_fsub+0x37a>
 8001670:	e69c      	b.n	80013ac <__aeabi_fsub+0xb4>
 8001672:	4461      	add	r1, ip
 8001674:	0849      	lsrs	r1, r1, #1
 8001676:	074a      	lsls	r2, r1, #29
 8001678:	d049      	beq.n	800170e <__aeabi_fsub+0x416>
 800167a:	220f      	movs	r2, #15
 800167c:	400a      	ands	r2, r1
 800167e:	2a04      	cmp	r2, #4
 8001680:	d045      	beq.n	800170e <__aeabi_fsub+0x416>
 8001682:	1d0a      	adds	r2, r1, #4
 8001684:	4694      	mov	ip, r2
 8001686:	e6ad      	b.n	80013e4 <__aeabi_fsub+0xec>
 8001688:	2d00      	cmp	r5, #0
 800168a:	d100      	bne.n	800168e <__aeabi_fsub+0x396>
 800168c:	e776      	b.n	800157c <__aeabi_fsub+0x284>
 800168e:	e68d      	b.n	80013ac <__aeabi_fsub+0xb4>
 8001690:	0034      	movs	r4, r6
 8001692:	20ff      	movs	r0, #255	@ 0xff
 8001694:	2200      	movs	r2, #0
 8001696:	e68b      	b.n	80013b0 <__aeabi_fsub+0xb8>
 8001698:	4663      	mov	r3, ip
 800169a:	2401      	movs	r4, #1
 800169c:	1acf      	subs	r7, r1, r3
 800169e:	4034      	ands	r4, r6
 80016a0:	e664      	b.n	800136c <__aeabi_fsub+0x74>
 80016a2:	4461      	add	r1, ip
 80016a4:	014b      	lsls	r3, r1, #5
 80016a6:	d56d      	bpl.n	8001784 <__aeabi_fsub+0x48c>
 80016a8:	0848      	lsrs	r0, r1, #1
 80016aa:	4944      	ldr	r1, [pc, #272]	@ (80017bc <__aeabi_fsub+0x4c4>)
 80016ac:	4001      	ands	r1, r0
 80016ae:	0743      	lsls	r3, r0, #29
 80016b0:	d02c      	beq.n	800170c <__aeabi_fsub+0x414>
 80016b2:	230f      	movs	r3, #15
 80016b4:	4003      	ands	r3, r0
 80016b6:	2b04      	cmp	r3, #4
 80016b8:	d028      	beq.n	800170c <__aeabi_fsub+0x414>
 80016ba:	1d0b      	adds	r3, r1, #4
 80016bc:	469c      	mov	ip, r3
 80016be:	2302      	movs	r3, #2
 80016c0:	e690      	b.n	80013e4 <__aeabi_fsub+0xec>
 80016c2:	2900      	cmp	r1, #0
 80016c4:	d100      	bne.n	80016c8 <__aeabi_fsub+0x3d0>
 80016c6:	e72b      	b.n	8001520 <__aeabi_fsub+0x228>
 80016c8:	2380      	movs	r3, #128	@ 0x80
 80016ca:	03db      	lsls	r3, r3, #15
 80016cc:	429f      	cmp	r7, r3
 80016ce:	d200      	bcs.n	80016d2 <__aeabi_fsub+0x3da>
 80016d0:	e726      	b.n	8001520 <__aeabi_fsub+0x228>
 80016d2:	4298      	cmp	r0, r3
 80016d4:	d300      	bcc.n	80016d8 <__aeabi_fsub+0x3e0>
 80016d6:	e723      	b.n	8001520 <__aeabi_fsub+0x228>
 80016d8:	2401      	movs	r4, #1
 80016da:	4034      	ands	r4, r6
 80016dc:	0007      	movs	r7, r0
 80016de:	e71f      	b.n	8001520 <__aeabi_fsub+0x228>
 80016e0:	0034      	movs	r4, r6
 80016e2:	468c      	mov	ip, r1
 80016e4:	e67e      	b.n	80013e4 <__aeabi_fsub+0xec>
 80016e6:	2301      	movs	r3, #1
 80016e8:	08cf      	lsrs	r7, r1, #3
 80016ea:	e680      	b.n	80013ee <__aeabi_fsub+0xf6>
 80016ec:	2300      	movs	r3, #0
 80016ee:	e67e      	b.n	80013ee <__aeabi_fsub+0xf6>
 80016f0:	2020      	movs	r0, #32
 80016f2:	4665      	mov	r5, ip
 80016f4:	1b80      	subs	r0, r0, r6
 80016f6:	4085      	lsls	r5, r0
 80016f8:	4663      	mov	r3, ip
 80016fa:	0028      	movs	r0, r5
 80016fc:	40f3      	lsrs	r3, r6
 80016fe:	1e45      	subs	r5, r0, #1
 8001700:	41a8      	sbcs	r0, r5
 8001702:	4303      	orrs	r3, r0
 8001704:	469c      	mov	ip, r3
 8001706:	0015      	movs	r5, r2
 8001708:	448c      	add	ip, r1
 800170a:	e76d      	b.n	80015e8 <__aeabi_fsub+0x2f0>
 800170c:	2302      	movs	r3, #2
 800170e:	08cf      	lsrs	r7, r1, #3
 8001710:	e66d      	b.n	80013ee <__aeabi_fsub+0xf6>
 8001712:	1b0f      	subs	r7, r1, r4
 8001714:	017b      	lsls	r3, r7, #5
 8001716:	d528      	bpl.n	800176a <__aeabi_fsub+0x472>
 8001718:	01bf      	lsls	r7, r7, #6
 800171a:	09bf      	lsrs	r7, r7, #6
 800171c:	0038      	movs	r0, r7
 800171e:	f002 f96f 	bl	8003a00 <__clzsi2>
 8001722:	003b      	movs	r3, r7
 8001724:	3805      	subs	r0, #5
 8001726:	4083      	lsls	r3, r0
 8001728:	0034      	movs	r4, r6
 800172a:	2501      	movs	r5, #1
 800172c:	e6ca      	b.n	80014c4 <__aeabi_fsub+0x1cc>
 800172e:	2900      	cmp	r1, #0
 8001730:	d100      	bne.n	8001734 <__aeabi_fsub+0x43c>
 8001732:	e6b5      	b.n	80014a0 <__aeabi_fsub+0x1a8>
 8001734:	2401      	movs	r4, #1
 8001736:	0007      	movs	r7, r0
 8001738:	4034      	ands	r4, r6
 800173a:	e658      	b.n	80013ee <__aeabi_fsub+0xf6>
 800173c:	4663      	mov	r3, ip
 800173e:	2b00      	cmp	r3, #0
 8001740:	d100      	bne.n	8001744 <__aeabi_fsub+0x44c>
 8001742:	e6e9      	b.n	8001518 <__aeabi_fsub+0x220>
 8001744:	2900      	cmp	r1, #0
 8001746:	d100      	bne.n	800174a <__aeabi_fsub+0x452>
 8001748:	e6ea      	b.n	8001520 <__aeabi_fsub+0x228>
 800174a:	2380      	movs	r3, #128	@ 0x80
 800174c:	03db      	lsls	r3, r3, #15
 800174e:	429f      	cmp	r7, r3
 8001750:	d200      	bcs.n	8001754 <__aeabi_fsub+0x45c>
 8001752:	e6e5      	b.n	8001520 <__aeabi_fsub+0x228>
 8001754:	4298      	cmp	r0, r3
 8001756:	d300      	bcc.n	800175a <__aeabi_fsub+0x462>
 8001758:	e6e2      	b.n	8001520 <__aeabi_fsub+0x228>
 800175a:	0007      	movs	r7, r0
 800175c:	e6e0      	b.n	8001520 <__aeabi_fsub+0x228>
 800175e:	2900      	cmp	r1, #0
 8001760:	d100      	bne.n	8001764 <__aeabi_fsub+0x46c>
 8001762:	e69e      	b.n	80014a2 <__aeabi_fsub+0x1aa>
 8001764:	2300      	movs	r3, #0
 8001766:	08cf      	lsrs	r7, r1, #3
 8001768:	e641      	b.n	80013ee <__aeabi_fsub+0xf6>
 800176a:	0034      	movs	r4, r6
 800176c:	2301      	movs	r3, #1
 800176e:	08ff      	lsrs	r7, r7, #3
 8001770:	e63d      	b.n	80013ee <__aeabi_fsub+0xf6>
 8001772:	2f00      	cmp	r7, #0
 8001774:	d100      	bne.n	8001778 <__aeabi_fsub+0x480>
 8001776:	e693      	b.n	80014a0 <__aeabi_fsub+0x1a8>
 8001778:	2300      	movs	r3, #0
 800177a:	08ff      	lsrs	r7, r7, #3
 800177c:	e637      	b.n	80013ee <__aeabi_fsub+0xf6>
 800177e:	2300      	movs	r3, #0
 8001780:	08d7      	lsrs	r7, r2, #3
 8001782:	e634      	b.n	80013ee <__aeabi_fsub+0xf6>
 8001784:	2301      	movs	r3, #1
 8001786:	08cf      	lsrs	r7, r1, #3
 8001788:	e631      	b.n	80013ee <__aeabi_fsub+0xf6>
 800178a:	2280      	movs	r2, #128	@ 0x80
 800178c:	000b      	movs	r3, r1
 800178e:	04d2      	lsls	r2, r2, #19
 8001790:	2001      	movs	r0, #1
 8001792:	4013      	ands	r3, r2
 8001794:	4211      	tst	r1, r2
 8001796:	d000      	beq.n	800179a <__aeabi_fsub+0x4a2>
 8001798:	e6ae      	b.n	80014f8 <__aeabi_fsub+0x200>
 800179a:	08cf      	lsrs	r7, r1, #3
 800179c:	e627      	b.n	80013ee <__aeabi_fsub+0xf6>
 800179e:	2b00      	cmp	r3, #0
 80017a0:	d100      	bne.n	80017a4 <__aeabi_fsub+0x4ac>
 80017a2:	e75f      	b.n	8001664 <__aeabi_fsub+0x36c>
 80017a4:	1b56      	subs	r6, r2, r5
 80017a6:	2d00      	cmp	r5, #0
 80017a8:	d101      	bne.n	80017ae <__aeabi_fsub+0x4b6>
 80017aa:	0033      	movs	r3, r6
 80017ac:	e6e7      	b.n	800157e <__aeabi_fsub+0x286>
 80017ae:	2380      	movs	r3, #128	@ 0x80
 80017b0:	4660      	mov	r0, ip
 80017b2:	04db      	lsls	r3, r3, #19
 80017b4:	4318      	orrs	r0, r3
 80017b6:	4684      	mov	ip, r0
 80017b8:	e6eb      	b.n	8001592 <__aeabi_fsub+0x29a>
 80017ba:	46c0      	nop			@ (mov r8, r8)
 80017bc:	7dffffff 	.word	0x7dffffff

080017c0 <__aeabi_f2iz>:
 80017c0:	0241      	lsls	r1, r0, #9
 80017c2:	0042      	lsls	r2, r0, #1
 80017c4:	0fc3      	lsrs	r3, r0, #31
 80017c6:	0a49      	lsrs	r1, r1, #9
 80017c8:	2000      	movs	r0, #0
 80017ca:	0e12      	lsrs	r2, r2, #24
 80017cc:	2a7e      	cmp	r2, #126	@ 0x7e
 80017ce:	dd03      	ble.n	80017d8 <__aeabi_f2iz+0x18>
 80017d0:	2a9d      	cmp	r2, #157	@ 0x9d
 80017d2:	dd02      	ble.n	80017da <__aeabi_f2iz+0x1a>
 80017d4:	4a09      	ldr	r2, [pc, #36]	@ (80017fc <__aeabi_f2iz+0x3c>)
 80017d6:	1898      	adds	r0, r3, r2
 80017d8:	4770      	bx	lr
 80017da:	2080      	movs	r0, #128	@ 0x80
 80017dc:	0400      	lsls	r0, r0, #16
 80017de:	4301      	orrs	r1, r0
 80017e0:	2a95      	cmp	r2, #149	@ 0x95
 80017e2:	dc07      	bgt.n	80017f4 <__aeabi_f2iz+0x34>
 80017e4:	2096      	movs	r0, #150	@ 0x96
 80017e6:	1a82      	subs	r2, r0, r2
 80017e8:	40d1      	lsrs	r1, r2
 80017ea:	4248      	negs	r0, r1
 80017ec:	2b00      	cmp	r3, #0
 80017ee:	d1f3      	bne.n	80017d8 <__aeabi_f2iz+0x18>
 80017f0:	0008      	movs	r0, r1
 80017f2:	e7f1      	b.n	80017d8 <__aeabi_f2iz+0x18>
 80017f4:	3a96      	subs	r2, #150	@ 0x96
 80017f6:	4091      	lsls	r1, r2
 80017f8:	e7f7      	b.n	80017ea <__aeabi_f2iz+0x2a>
 80017fa:	46c0      	nop			@ (mov r8, r8)
 80017fc:	7fffffff 	.word	0x7fffffff

08001800 <__aeabi_i2f>:
 8001800:	b570      	push	{r4, r5, r6, lr}
 8001802:	2800      	cmp	r0, #0
 8001804:	d012      	beq.n	800182c <__aeabi_i2f+0x2c>
 8001806:	17c3      	asrs	r3, r0, #31
 8001808:	18c5      	adds	r5, r0, r3
 800180a:	405d      	eors	r5, r3
 800180c:	0fc4      	lsrs	r4, r0, #31
 800180e:	0028      	movs	r0, r5
 8001810:	f002 f8f6 	bl	8003a00 <__clzsi2>
 8001814:	239e      	movs	r3, #158	@ 0x9e
 8001816:	1a1b      	subs	r3, r3, r0
 8001818:	2b96      	cmp	r3, #150	@ 0x96
 800181a:	dc0f      	bgt.n	800183c <__aeabi_i2f+0x3c>
 800181c:	2808      	cmp	r0, #8
 800181e:	d038      	beq.n	8001892 <__aeabi_i2f+0x92>
 8001820:	3808      	subs	r0, #8
 8001822:	4085      	lsls	r5, r0
 8001824:	026d      	lsls	r5, r5, #9
 8001826:	0a6d      	lsrs	r5, r5, #9
 8001828:	b2d8      	uxtb	r0, r3
 800182a:	e002      	b.n	8001832 <__aeabi_i2f+0x32>
 800182c:	2400      	movs	r4, #0
 800182e:	2000      	movs	r0, #0
 8001830:	2500      	movs	r5, #0
 8001832:	05c0      	lsls	r0, r0, #23
 8001834:	4328      	orrs	r0, r5
 8001836:	07e4      	lsls	r4, r4, #31
 8001838:	4320      	orrs	r0, r4
 800183a:	bd70      	pop	{r4, r5, r6, pc}
 800183c:	2b99      	cmp	r3, #153	@ 0x99
 800183e:	dc14      	bgt.n	800186a <__aeabi_i2f+0x6a>
 8001840:	1f42      	subs	r2, r0, #5
 8001842:	4095      	lsls	r5, r2
 8001844:	002a      	movs	r2, r5
 8001846:	4915      	ldr	r1, [pc, #84]	@ (800189c <__aeabi_i2f+0x9c>)
 8001848:	4011      	ands	r1, r2
 800184a:	0755      	lsls	r5, r2, #29
 800184c:	d01c      	beq.n	8001888 <__aeabi_i2f+0x88>
 800184e:	250f      	movs	r5, #15
 8001850:	402a      	ands	r2, r5
 8001852:	2a04      	cmp	r2, #4
 8001854:	d018      	beq.n	8001888 <__aeabi_i2f+0x88>
 8001856:	3104      	adds	r1, #4
 8001858:	08ca      	lsrs	r2, r1, #3
 800185a:	0149      	lsls	r1, r1, #5
 800185c:	d515      	bpl.n	800188a <__aeabi_i2f+0x8a>
 800185e:	239f      	movs	r3, #159	@ 0x9f
 8001860:	0252      	lsls	r2, r2, #9
 8001862:	1a18      	subs	r0, r3, r0
 8001864:	0a55      	lsrs	r5, r2, #9
 8001866:	b2c0      	uxtb	r0, r0
 8001868:	e7e3      	b.n	8001832 <__aeabi_i2f+0x32>
 800186a:	2205      	movs	r2, #5
 800186c:	0029      	movs	r1, r5
 800186e:	1a12      	subs	r2, r2, r0
 8001870:	40d1      	lsrs	r1, r2
 8001872:	0002      	movs	r2, r0
 8001874:	321b      	adds	r2, #27
 8001876:	4095      	lsls	r5, r2
 8001878:	002a      	movs	r2, r5
 800187a:	1e55      	subs	r5, r2, #1
 800187c:	41aa      	sbcs	r2, r5
 800187e:	430a      	orrs	r2, r1
 8001880:	4906      	ldr	r1, [pc, #24]	@ (800189c <__aeabi_i2f+0x9c>)
 8001882:	4011      	ands	r1, r2
 8001884:	0755      	lsls	r5, r2, #29
 8001886:	d1e2      	bne.n	800184e <__aeabi_i2f+0x4e>
 8001888:	08ca      	lsrs	r2, r1, #3
 800188a:	0252      	lsls	r2, r2, #9
 800188c:	0a55      	lsrs	r5, r2, #9
 800188e:	b2d8      	uxtb	r0, r3
 8001890:	e7cf      	b.n	8001832 <__aeabi_i2f+0x32>
 8001892:	026d      	lsls	r5, r5, #9
 8001894:	0a6d      	lsrs	r5, r5, #9
 8001896:	308e      	adds	r0, #142	@ 0x8e
 8001898:	e7cb      	b.n	8001832 <__aeabi_i2f+0x32>
 800189a:	46c0      	nop			@ (mov r8, r8)
 800189c:	fbffffff 	.word	0xfbffffff

080018a0 <__aeabi_ui2f>:
 80018a0:	b510      	push	{r4, lr}
 80018a2:	1e04      	subs	r4, r0, #0
 80018a4:	d00d      	beq.n	80018c2 <__aeabi_ui2f+0x22>
 80018a6:	f002 f8ab 	bl	8003a00 <__clzsi2>
 80018aa:	239e      	movs	r3, #158	@ 0x9e
 80018ac:	1a1b      	subs	r3, r3, r0
 80018ae:	2b96      	cmp	r3, #150	@ 0x96
 80018b0:	dc0c      	bgt.n	80018cc <__aeabi_ui2f+0x2c>
 80018b2:	2808      	cmp	r0, #8
 80018b4:	d034      	beq.n	8001920 <__aeabi_ui2f+0x80>
 80018b6:	3808      	subs	r0, #8
 80018b8:	4084      	lsls	r4, r0
 80018ba:	0264      	lsls	r4, r4, #9
 80018bc:	0a64      	lsrs	r4, r4, #9
 80018be:	b2d8      	uxtb	r0, r3
 80018c0:	e001      	b.n	80018c6 <__aeabi_ui2f+0x26>
 80018c2:	2000      	movs	r0, #0
 80018c4:	2400      	movs	r4, #0
 80018c6:	05c0      	lsls	r0, r0, #23
 80018c8:	4320      	orrs	r0, r4
 80018ca:	bd10      	pop	{r4, pc}
 80018cc:	2b99      	cmp	r3, #153	@ 0x99
 80018ce:	dc13      	bgt.n	80018f8 <__aeabi_ui2f+0x58>
 80018d0:	1f42      	subs	r2, r0, #5
 80018d2:	4094      	lsls	r4, r2
 80018d4:	4a14      	ldr	r2, [pc, #80]	@ (8001928 <__aeabi_ui2f+0x88>)
 80018d6:	4022      	ands	r2, r4
 80018d8:	0761      	lsls	r1, r4, #29
 80018da:	d01c      	beq.n	8001916 <__aeabi_ui2f+0x76>
 80018dc:	210f      	movs	r1, #15
 80018de:	4021      	ands	r1, r4
 80018e0:	2904      	cmp	r1, #4
 80018e2:	d018      	beq.n	8001916 <__aeabi_ui2f+0x76>
 80018e4:	3204      	adds	r2, #4
 80018e6:	08d4      	lsrs	r4, r2, #3
 80018e8:	0152      	lsls	r2, r2, #5
 80018ea:	d515      	bpl.n	8001918 <__aeabi_ui2f+0x78>
 80018ec:	239f      	movs	r3, #159	@ 0x9f
 80018ee:	0264      	lsls	r4, r4, #9
 80018f0:	1a18      	subs	r0, r3, r0
 80018f2:	0a64      	lsrs	r4, r4, #9
 80018f4:	b2c0      	uxtb	r0, r0
 80018f6:	e7e6      	b.n	80018c6 <__aeabi_ui2f+0x26>
 80018f8:	0002      	movs	r2, r0
 80018fa:	0021      	movs	r1, r4
 80018fc:	321b      	adds	r2, #27
 80018fe:	4091      	lsls	r1, r2
 8001900:	000a      	movs	r2, r1
 8001902:	1e51      	subs	r1, r2, #1
 8001904:	418a      	sbcs	r2, r1
 8001906:	2105      	movs	r1, #5
 8001908:	1a09      	subs	r1, r1, r0
 800190a:	40cc      	lsrs	r4, r1
 800190c:	4314      	orrs	r4, r2
 800190e:	4a06      	ldr	r2, [pc, #24]	@ (8001928 <__aeabi_ui2f+0x88>)
 8001910:	4022      	ands	r2, r4
 8001912:	0761      	lsls	r1, r4, #29
 8001914:	d1e2      	bne.n	80018dc <__aeabi_ui2f+0x3c>
 8001916:	08d4      	lsrs	r4, r2, #3
 8001918:	0264      	lsls	r4, r4, #9
 800191a:	0a64      	lsrs	r4, r4, #9
 800191c:	b2d8      	uxtb	r0, r3
 800191e:	e7d2      	b.n	80018c6 <__aeabi_ui2f+0x26>
 8001920:	0264      	lsls	r4, r4, #9
 8001922:	0a64      	lsrs	r4, r4, #9
 8001924:	308e      	adds	r0, #142	@ 0x8e
 8001926:	e7ce      	b.n	80018c6 <__aeabi_ui2f+0x26>
 8001928:	fbffffff 	.word	0xfbffffff

0800192c <__aeabi_dadd>:
 800192c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800192e:	464f      	mov	r7, r9
 8001930:	4646      	mov	r6, r8
 8001932:	46d6      	mov	lr, sl
 8001934:	b5c0      	push	{r6, r7, lr}
 8001936:	b082      	sub	sp, #8
 8001938:	9000      	str	r0, [sp, #0]
 800193a:	9101      	str	r1, [sp, #4]
 800193c:	030e      	lsls	r6, r1, #12
 800193e:	004c      	lsls	r4, r1, #1
 8001940:	0fcd      	lsrs	r5, r1, #31
 8001942:	0a71      	lsrs	r1, r6, #9
 8001944:	9e00      	ldr	r6, [sp, #0]
 8001946:	005f      	lsls	r7, r3, #1
 8001948:	0f76      	lsrs	r6, r6, #29
 800194a:	430e      	orrs	r6, r1
 800194c:	9900      	ldr	r1, [sp, #0]
 800194e:	9200      	str	r2, [sp, #0]
 8001950:	9301      	str	r3, [sp, #4]
 8001952:	00c9      	lsls	r1, r1, #3
 8001954:	4689      	mov	r9, r1
 8001956:	0319      	lsls	r1, r3, #12
 8001958:	0d7b      	lsrs	r3, r7, #21
 800195a:	4698      	mov	r8, r3
 800195c:	9b01      	ldr	r3, [sp, #4]
 800195e:	0a49      	lsrs	r1, r1, #9
 8001960:	0fdb      	lsrs	r3, r3, #31
 8001962:	469c      	mov	ip, r3
 8001964:	9b00      	ldr	r3, [sp, #0]
 8001966:	9a00      	ldr	r2, [sp, #0]
 8001968:	0f5b      	lsrs	r3, r3, #29
 800196a:	430b      	orrs	r3, r1
 800196c:	4641      	mov	r1, r8
 800196e:	0d64      	lsrs	r4, r4, #21
 8001970:	00d2      	lsls	r2, r2, #3
 8001972:	1a61      	subs	r1, r4, r1
 8001974:	4565      	cmp	r5, ip
 8001976:	d100      	bne.n	800197a <__aeabi_dadd+0x4e>
 8001978:	e0a6      	b.n	8001ac8 <__aeabi_dadd+0x19c>
 800197a:	2900      	cmp	r1, #0
 800197c:	dd72      	ble.n	8001a64 <__aeabi_dadd+0x138>
 800197e:	4647      	mov	r7, r8
 8001980:	2f00      	cmp	r7, #0
 8001982:	d100      	bne.n	8001986 <__aeabi_dadd+0x5a>
 8001984:	e0dd      	b.n	8001b42 <__aeabi_dadd+0x216>
 8001986:	4fcc      	ldr	r7, [pc, #816]	@ (8001cb8 <__aeabi_dadd+0x38c>)
 8001988:	42bc      	cmp	r4, r7
 800198a:	d100      	bne.n	800198e <__aeabi_dadd+0x62>
 800198c:	e19a      	b.n	8001cc4 <__aeabi_dadd+0x398>
 800198e:	2701      	movs	r7, #1
 8001990:	2938      	cmp	r1, #56	@ 0x38
 8001992:	dc17      	bgt.n	80019c4 <__aeabi_dadd+0x98>
 8001994:	2780      	movs	r7, #128	@ 0x80
 8001996:	043f      	lsls	r7, r7, #16
 8001998:	433b      	orrs	r3, r7
 800199a:	291f      	cmp	r1, #31
 800199c:	dd00      	ble.n	80019a0 <__aeabi_dadd+0x74>
 800199e:	e1dd      	b.n	8001d5c <__aeabi_dadd+0x430>
 80019a0:	2720      	movs	r7, #32
 80019a2:	1a78      	subs	r0, r7, r1
 80019a4:	001f      	movs	r7, r3
 80019a6:	4087      	lsls	r7, r0
 80019a8:	46ba      	mov	sl, r7
 80019aa:	0017      	movs	r7, r2
 80019ac:	40cf      	lsrs	r7, r1
 80019ae:	4684      	mov	ip, r0
 80019b0:	0038      	movs	r0, r7
 80019b2:	4657      	mov	r7, sl
 80019b4:	4307      	orrs	r7, r0
 80019b6:	4660      	mov	r0, ip
 80019b8:	4082      	lsls	r2, r0
 80019ba:	40cb      	lsrs	r3, r1
 80019bc:	1e50      	subs	r0, r2, #1
 80019be:	4182      	sbcs	r2, r0
 80019c0:	1af6      	subs	r6, r6, r3
 80019c2:	4317      	orrs	r7, r2
 80019c4:	464b      	mov	r3, r9
 80019c6:	1bdf      	subs	r7, r3, r7
 80019c8:	45b9      	cmp	r9, r7
 80019ca:	4180      	sbcs	r0, r0
 80019cc:	4240      	negs	r0, r0
 80019ce:	1a36      	subs	r6, r6, r0
 80019d0:	0233      	lsls	r3, r6, #8
 80019d2:	d400      	bmi.n	80019d6 <__aeabi_dadd+0xaa>
 80019d4:	e0ff      	b.n	8001bd6 <__aeabi_dadd+0x2aa>
 80019d6:	0276      	lsls	r6, r6, #9
 80019d8:	0a76      	lsrs	r6, r6, #9
 80019da:	2e00      	cmp	r6, #0
 80019dc:	d100      	bne.n	80019e0 <__aeabi_dadd+0xb4>
 80019de:	e13c      	b.n	8001c5a <__aeabi_dadd+0x32e>
 80019e0:	0030      	movs	r0, r6
 80019e2:	f002 f80d 	bl	8003a00 <__clzsi2>
 80019e6:	0003      	movs	r3, r0
 80019e8:	3b08      	subs	r3, #8
 80019ea:	2120      	movs	r1, #32
 80019ec:	0038      	movs	r0, r7
 80019ee:	1aca      	subs	r2, r1, r3
 80019f0:	40d0      	lsrs	r0, r2
 80019f2:	409e      	lsls	r6, r3
 80019f4:	0002      	movs	r2, r0
 80019f6:	409f      	lsls	r7, r3
 80019f8:	4332      	orrs	r2, r6
 80019fa:	429c      	cmp	r4, r3
 80019fc:	dd00      	ble.n	8001a00 <__aeabi_dadd+0xd4>
 80019fe:	e1a6      	b.n	8001d4e <__aeabi_dadd+0x422>
 8001a00:	1b18      	subs	r0, r3, r4
 8001a02:	3001      	adds	r0, #1
 8001a04:	1a09      	subs	r1, r1, r0
 8001a06:	003e      	movs	r6, r7
 8001a08:	408f      	lsls	r7, r1
 8001a0a:	40c6      	lsrs	r6, r0
 8001a0c:	1e7b      	subs	r3, r7, #1
 8001a0e:	419f      	sbcs	r7, r3
 8001a10:	0013      	movs	r3, r2
 8001a12:	408b      	lsls	r3, r1
 8001a14:	4337      	orrs	r7, r6
 8001a16:	431f      	orrs	r7, r3
 8001a18:	40c2      	lsrs	r2, r0
 8001a1a:	003b      	movs	r3, r7
 8001a1c:	0016      	movs	r6, r2
 8001a1e:	2400      	movs	r4, #0
 8001a20:	4313      	orrs	r3, r2
 8001a22:	d100      	bne.n	8001a26 <__aeabi_dadd+0xfa>
 8001a24:	e1df      	b.n	8001de6 <__aeabi_dadd+0x4ba>
 8001a26:	077b      	lsls	r3, r7, #29
 8001a28:	d100      	bne.n	8001a2c <__aeabi_dadd+0x100>
 8001a2a:	e332      	b.n	8002092 <__aeabi_dadd+0x766>
 8001a2c:	230f      	movs	r3, #15
 8001a2e:	003a      	movs	r2, r7
 8001a30:	403b      	ands	r3, r7
 8001a32:	2b04      	cmp	r3, #4
 8001a34:	d004      	beq.n	8001a40 <__aeabi_dadd+0x114>
 8001a36:	1d3a      	adds	r2, r7, #4
 8001a38:	42ba      	cmp	r2, r7
 8001a3a:	41bf      	sbcs	r7, r7
 8001a3c:	427f      	negs	r7, r7
 8001a3e:	19f6      	adds	r6, r6, r7
 8001a40:	0233      	lsls	r3, r6, #8
 8001a42:	d400      	bmi.n	8001a46 <__aeabi_dadd+0x11a>
 8001a44:	e323      	b.n	800208e <__aeabi_dadd+0x762>
 8001a46:	4b9c      	ldr	r3, [pc, #624]	@ (8001cb8 <__aeabi_dadd+0x38c>)
 8001a48:	3401      	adds	r4, #1
 8001a4a:	429c      	cmp	r4, r3
 8001a4c:	d100      	bne.n	8001a50 <__aeabi_dadd+0x124>
 8001a4e:	e0b4      	b.n	8001bba <__aeabi_dadd+0x28e>
 8001a50:	4b9a      	ldr	r3, [pc, #616]	@ (8001cbc <__aeabi_dadd+0x390>)
 8001a52:	0564      	lsls	r4, r4, #21
 8001a54:	401e      	ands	r6, r3
 8001a56:	0d64      	lsrs	r4, r4, #21
 8001a58:	0777      	lsls	r7, r6, #29
 8001a5a:	08d2      	lsrs	r2, r2, #3
 8001a5c:	0276      	lsls	r6, r6, #9
 8001a5e:	4317      	orrs	r7, r2
 8001a60:	0b36      	lsrs	r6, r6, #12
 8001a62:	e0ac      	b.n	8001bbe <__aeabi_dadd+0x292>
 8001a64:	2900      	cmp	r1, #0
 8001a66:	d100      	bne.n	8001a6a <__aeabi_dadd+0x13e>
 8001a68:	e07e      	b.n	8001b68 <__aeabi_dadd+0x23c>
 8001a6a:	4641      	mov	r1, r8
 8001a6c:	1b09      	subs	r1, r1, r4
 8001a6e:	2c00      	cmp	r4, #0
 8001a70:	d000      	beq.n	8001a74 <__aeabi_dadd+0x148>
 8001a72:	e160      	b.n	8001d36 <__aeabi_dadd+0x40a>
 8001a74:	0034      	movs	r4, r6
 8001a76:	4648      	mov	r0, r9
 8001a78:	4304      	orrs	r4, r0
 8001a7a:	d100      	bne.n	8001a7e <__aeabi_dadd+0x152>
 8001a7c:	e1c9      	b.n	8001e12 <__aeabi_dadd+0x4e6>
 8001a7e:	1e4c      	subs	r4, r1, #1
 8001a80:	2901      	cmp	r1, #1
 8001a82:	d100      	bne.n	8001a86 <__aeabi_dadd+0x15a>
 8001a84:	e22e      	b.n	8001ee4 <__aeabi_dadd+0x5b8>
 8001a86:	4d8c      	ldr	r5, [pc, #560]	@ (8001cb8 <__aeabi_dadd+0x38c>)
 8001a88:	42a9      	cmp	r1, r5
 8001a8a:	d100      	bne.n	8001a8e <__aeabi_dadd+0x162>
 8001a8c:	e224      	b.n	8001ed8 <__aeabi_dadd+0x5ac>
 8001a8e:	2701      	movs	r7, #1
 8001a90:	2c38      	cmp	r4, #56	@ 0x38
 8001a92:	dc11      	bgt.n	8001ab8 <__aeabi_dadd+0x18c>
 8001a94:	0021      	movs	r1, r4
 8001a96:	291f      	cmp	r1, #31
 8001a98:	dd00      	ble.n	8001a9c <__aeabi_dadd+0x170>
 8001a9a:	e20b      	b.n	8001eb4 <__aeabi_dadd+0x588>
 8001a9c:	2420      	movs	r4, #32
 8001a9e:	0037      	movs	r7, r6
 8001aa0:	4648      	mov	r0, r9
 8001aa2:	1a64      	subs	r4, r4, r1
 8001aa4:	40a7      	lsls	r7, r4
 8001aa6:	40c8      	lsrs	r0, r1
 8001aa8:	4307      	orrs	r7, r0
 8001aaa:	4648      	mov	r0, r9
 8001aac:	40a0      	lsls	r0, r4
 8001aae:	40ce      	lsrs	r6, r1
 8001ab0:	1e44      	subs	r4, r0, #1
 8001ab2:	41a0      	sbcs	r0, r4
 8001ab4:	1b9b      	subs	r3, r3, r6
 8001ab6:	4307      	orrs	r7, r0
 8001ab8:	1bd7      	subs	r7, r2, r7
 8001aba:	42ba      	cmp	r2, r7
 8001abc:	4192      	sbcs	r2, r2
 8001abe:	4252      	negs	r2, r2
 8001ac0:	4665      	mov	r5, ip
 8001ac2:	4644      	mov	r4, r8
 8001ac4:	1a9e      	subs	r6, r3, r2
 8001ac6:	e783      	b.n	80019d0 <__aeabi_dadd+0xa4>
 8001ac8:	2900      	cmp	r1, #0
 8001aca:	dc00      	bgt.n	8001ace <__aeabi_dadd+0x1a2>
 8001acc:	e09c      	b.n	8001c08 <__aeabi_dadd+0x2dc>
 8001ace:	4647      	mov	r7, r8
 8001ad0:	2f00      	cmp	r7, #0
 8001ad2:	d167      	bne.n	8001ba4 <__aeabi_dadd+0x278>
 8001ad4:	001f      	movs	r7, r3
 8001ad6:	4317      	orrs	r7, r2
 8001ad8:	d100      	bne.n	8001adc <__aeabi_dadd+0x1b0>
 8001ada:	e0e4      	b.n	8001ca6 <__aeabi_dadd+0x37a>
 8001adc:	1e48      	subs	r0, r1, #1
 8001ade:	2901      	cmp	r1, #1
 8001ae0:	d100      	bne.n	8001ae4 <__aeabi_dadd+0x1b8>
 8001ae2:	e19b      	b.n	8001e1c <__aeabi_dadd+0x4f0>
 8001ae4:	4f74      	ldr	r7, [pc, #464]	@ (8001cb8 <__aeabi_dadd+0x38c>)
 8001ae6:	42b9      	cmp	r1, r7
 8001ae8:	d100      	bne.n	8001aec <__aeabi_dadd+0x1c0>
 8001aea:	e0eb      	b.n	8001cc4 <__aeabi_dadd+0x398>
 8001aec:	2701      	movs	r7, #1
 8001aee:	0001      	movs	r1, r0
 8001af0:	2838      	cmp	r0, #56	@ 0x38
 8001af2:	dc11      	bgt.n	8001b18 <__aeabi_dadd+0x1ec>
 8001af4:	291f      	cmp	r1, #31
 8001af6:	dd00      	ble.n	8001afa <__aeabi_dadd+0x1ce>
 8001af8:	e1c7      	b.n	8001e8a <__aeabi_dadd+0x55e>
 8001afa:	2720      	movs	r7, #32
 8001afc:	1a78      	subs	r0, r7, r1
 8001afe:	001f      	movs	r7, r3
 8001b00:	4684      	mov	ip, r0
 8001b02:	4087      	lsls	r7, r0
 8001b04:	0010      	movs	r0, r2
 8001b06:	40c8      	lsrs	r0, r1
 8001b08:	4307      	orrs	r7, r0
 8001b0a:	4660      	mov	r0, ip
 8001b0c:	4082      	lsls	r2, r0
 8001b0e:	40cb      	lsrs	r3, r1
 8001b10:	1e50      	subs	r0, r2, #1
 8001b12:	4182      	sbcs	r2, r0
 8001b14:	18f6      	adds	r6, r6, r3
 8001b16:	4317      	orrs	r7, r2
 8001b18:	444f      	add	r7, r9
 8001b1a:	454f      	cmp	r7, r9
 8001b1c:	4180      	sbcs	r0, r0
 8001b1e:	4240      	negs	r0, r0
 8001b20:	1836      	adds	r6, r6, r0
 8001b22:	0233      	lsls	r3, r6, #8
 8001b24:	d557      	bpl.n	8001bd6 <__aeabi_dadd+0x2aa>
 8001b26:	4b64      	ldr	r3, [pc, #400]	@ (8001cb8 <__aeabi_dadd+0x38c>)
 8001b28:	3401      	adds	r4, #1
 8001b2a:	429c      	cmp	r4, r3
 8001b2c:	d045      	beq.n	8001bba <__aeabi_dadd+0x28e>
 8001b2e:	2101      	movs	r1, #1
 8001b30:	4b62      	ldr	r3, [pc, #392]	@ (8001cbc <__aeabi_dadd+0x390>)
 8001b32:	087a      	lsrs	r2, r7, #1
 8001b34:	401e      	ands	r6, r3
 8001b36:	4039      	ands	r1, r7
 8001b38:	430a      	orrs	r2, r1
 8001b3a:	07f7      	lsls	r7, r6, #31
 8001b3c:	4317      	orrs	r7, r2
 8001b3e:	0876      	lsrs	r6, r6, #1
 8001b40:	e771      	b.n	8001a26 <__aeabi_dadd+0xfa>
 8001b42:	001f      	movs	r7, r3
 8001b44:	4317      	orrs	r7, r2
 8001b46:	d100      	bne.n	8001b4a <__aeabi_dadd+0x21e>
 8001b48:	e0ad      	b.n	8001ca6 <__aeabi_dadd+0x37a>
 8001b4a:	1e4f      	subs	r7, r1, #1
 8001b4c:	46bc      	mov	ip, r7
 8001b4e:	2901      	cmp	r1, #1
 8001b50:	d100      	bne.n	8001b54 <__aeabi_dadd+0x228>
 8001b52:	e182      	b.n	8001e5a <__aeabi_dadd+0x52e>
 8001b54:	4f58      	ldr	r7, [pc, #352]	@ (8001cb8 <__aeabi_dadd+0x38c>)
 8001b56:	42b9      	cmp	r1, r7
 8001b58:	d100      	bne.n	8001b5c <__aeabi_dadd+0x230>
 8001b5a:	e190      	b.n	8001e7e <__aeabi_dadd+0x552>
 8001b5c:	4661      	mov	r1, ip
 8001b5e:	2701      	movs	r7, #1
 8001b60:	2938      	cmp	r1, #56	@ 0x38
 8001b62:	dd00      	ble.n	8001b66 <__aeabi_dadd+0x23a>
 8001b64:	e72e      	b.n	80019c4 <__aeabi_dadd+0x98>
 8001b66:	e718      	b.n	800199a <__aeabi_dadd+0x6e>
 8001b68:	4f55      	ldr	r7, [pc, #340]	@ (8001cc0 <__aeabi_dadd+0x394>)
 8001b6a:	1c61      	adds	r1, r4, #1
 8001b6c:	4239      	tst	r1, r7
 8001b6e:	d000      	beq.n	8001b72 <__aeabi_dadd+0x246>
 8001b70:	e0d0      	b.n	8001d14 <__aeabi_dadd+0x3e8>
 8001b72:	0031      	movs	r1, r6
 8001b74:	4648      	mov	r0, r9
 8001b76:	001f      	movs	r7, r3
 8001b78:	4301      	orrs	r1, r0
 8001b7a:	4317      	orrs	r7, r2
 8001b7c:	2c00      	cmp	r4, #0
 8001b7e:	d000      	beq.n	8001b82 <__aeabi_dadd+0x256>
 8001b80:	e13d      	b.n	8001dfe <__aeabi_dadd+0x4d2>
 8001b82:	2900      	cmp	r1, #0
 8001b84:	d100      	bne.n	8001b88 <__aeabi_dadd+0x25c>
 8001b86:	e1bc      	b.n	8001f02 <__aeabi_dadd+0x5d6>
 8001b88:	2f00      	cmp	r7, #0
 8001b8a:	d000      	beq.n	8001b8e <__aeabi_dadd+0x262>
 8001b8c:	e1bf      	b.n	8001f0e <__aeabi_dadd+0x5e2>
 8001b8e:	464b      	mov	r3, r9
 8001b90:	2100      	movs	r1, #0
 8001b92:	08d8      	lsrs	r0, r3, #3
 8001b94:	0777      	lsls	r7, r6, #29
 8001b96:	4307      	orrs	r7, r0
 8001b98:	08f0      	lsrs	r0, r6, #3
 8001b9a:	0306      	lsls	r6, r0, #12
 8001b9c:	054c      	lsls	r4, r1, #21
 8001b9e:	0b36      	lsrs	r6, r6, #12
 8001ba0:	0d64      	lsrs	r4, r4, #21
 8001ba2:	e00c      	b.n	8001bbe <__aeabi_dadd+0x292>
 8001ba4:	4f44      	ldr	r7, [pc, #272]	@ (8001cb8 <__aeabi_dadd+0x38c>)
 8001ba6:	42bc      	cmp	r4, r7
 8001ba8:	d100      	bne.n	8001bac <__aeabi_dadd+0x280>
 8001baa:	e08b      	b.n	8001cc4 <__aeabi_dadd+0x398>
 8001bac:	2701      	movs	r7, #1
 8001bae:	2938      	cmp	r1, #56	@ 0x38
 8001bb0:	dcb2      	bgt.n	8001b18 <__aeabi_dadd+0x1ec>
 8001bb2:	2780      	movs	r7, #128	@ 0x80
 8001bb4:	043f      	lsls	r7, r7, #16
 8001bb6:	433b      	orrs	r3, r7
 8001bb8:	e79c      	b.n	8001af4 <__aeabi_dadd+0x1c8>
 8001bba:	2600      	movs	r6, #0
 8001bbc:	2700      	movs	r7, #0
 8001bbe:	0524      	lsls	r4, r4, #20
 8001bc0:	4334      	orrs	r4, r6
 8001bc2:	07ed      	lsls	r5, r5, #31
 8001bc4:	432c      	orrs	r4, r5
 8001bc6:	0038      	movs	r0, r7
 8001bc8:	0021      	movs	r1, r4
 8001bca:	b002      	add	sp, #8
 8001bcc:	bce0      	pop	{r5, r6, r7}
 8001bce:	46ba      	mov	sl, r7
 8001bd0:	46b1      	mov	r9, r6
 8001bd2:	46a8      	mov	r8, r5
 8001bd4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001bd6:	077b      	lsls	r3, r7, #29
 8001bd8:	d004      	beq.n	8001be4 <__aeabi_dadd+0x2b8>
 8001bda:	230f      	movs	r3, #15
 8001bdc:	403b      	ands	r3, r7
 8001bde:	2b04      	cmp	r3, #4
 8001be0:	d000      	beq.n	8001be4 <__aeabi_dadd+0x2b8>
 8001be2:	e728      	b.n	8001a36 <__aeabi_dadd+0x10a>
 8001be4:	08f8      	lsrs	r0, r7, #3
 8001be6:	4b34      	ldr	r3, [pc, #208]	@ (8001cb8 <__aeabi_dadd+0x38c>)
 8001be8:	0777      	lsls	r7, r6, #29
 8001bea:	4307      	orrs	r7, r0
 8001bec:	08f0      	lsrs	r0, r6, #3
 8001bee:	429c      	cmp	r4, r3
 8001bf0:	d000      	beq.n	8001bf4 <__aeabi_dadd+0x2c8>
 8001bf2:	e24a      	b.n	800208a <__aeabi_dadd+0x75e>
 8001bf4:	003b      	movs	r3, r7
 8001bf6:	4303      	orrs	r3, r0
 8001bf8:	d059      	beq.n	8001cae <__aeabi_dadd+0x382>
 8001bfa:	2680      	movs	r6, #128	@ 0x80
 8001bfc:	0336      	lsls	r6, r6, #12
 8001bfe:	4306      	orrs	r6, r0
 8001c00:	0336      	lsls	r6, r6, #12
 8001c02:	4c2d      	ldr	r4, [pc, #180]	@ (8001cb8 <__aeabi_dadd+0x38c>)
 8001c04:	0b36      	lsrs	r6, r6, #12
 8001c06:	e7da      	b.n	8001bbe <__aeabi_dadd+0x292>
 8001c08:	2900      	cmp	r1, #0
 8001c0a:	d061      	beq.n	8001cd0 <__aeabi_dadd+0x3a4>
 8001c0c:	4641      	mov	r1, r8
 8001c0e:	1b09      	subs	r1, r1, r4
 8001c10:	2c00      	cmp	r4, #0
 8001c12:	d100      	bne.n	8001c16 <__aeabi_dadd+0x2ea>
 8001c14:	e0b9      	b.n	8001d8a <__aeabi_dadd+0x45e>
 8001c16:	4c28      	ldr	r4, [pc, #160]	@ (8001cb8 <__aeabi_dadd+0x38c>)
 8001c18:	45a0      	cmp	r8, r4
 8001c1a:	d100      	bne.n	8001c1e <__aeabi_dadd+0x2f2>
 8001c1c:	e1a5      	b.n	8001f6a <__aeabi_dadd+0x63e>
 8001c1e:	2701      	movs	r7, #1
 8001c20:	2938      	cmp	r1, #56	@ 0x38
 8001c22:	dc13      	bgt.n	8001c4c <__aeabi_dadd+0x320>
 8001c24:	2480      	movs	r4, #128	@ 0x80
 8001c26:	0424      	lsls	r4, r4, #16
 8001c28:	4326      	orrs	r6, r4
 8001c2a:	291f      	cmp	r1, #31
 8001c2c:	dd00      	ble.n	8001c30 <__aeabi_dadd+0x304>
 8001c2e:	e1c8      	b.n	8001fc2 <__aeabi_dadd+0x696>
 8001c30:	2420      	movs	r4, #32
 8001c32:	0037      	movs	r7, r6
 8001c34:	4648      	mov	r0, r9
 8001c36:	1a64      	subs	r4, r4, r1
 8001c38:	40a7      	lsls	r7, r4
 8001c3a:	40c8      	lsrs	r0, r1
 8001c3c:	4307      	orrs	r7, r0
 8001c3e:	4648      	mov	r0, r9
 8001c40:	40a0      	lsls	r0, r4
 8001c42:	40ce      	lsrs	r6, r1
 8001c44:	1e44      	subs	r4, r0, #1
 8001c46:	41a0      	sbcs	r0, r4
 8001c48:	199b      	adds	r3, r3, r6
 8001c4a:	4307      	orrs	r7, r0
 8001c4c:	18bf      	adds	r7, r7, r2
 8001c4e:	4297      	cmp	r7, r2
 8001c50:	4192      	sbcs	r2, r2
 8001c52:	4252      	negs	r2, r2
 8001c54:	4644      	mov	r4, r8
 8001c56:	18d6      	adds	r6, r2, r3
 8001c58:	e763      	b.n	8001b22 <__aeabi_dadd+0x1f6>
 8001c5a:	0038      	movs	r0, r7
 8001c5c:	f001 fed0 	bl	8003a00 <__clzsi2>
 8001c60:	0003      	movs	r3, r0
 8001c62:	3318      	adds	r3, #24
 8001c64:	2b1f      	cmp	r3, #31
 8001c66:	dc00      	bgt.n	8001c6a <__aeabi_dadd+0x33e>
 8001c68:	e6bf      	b.n	80019ea <__aeabi_dadd+0xbe>
 8001c6a:	003a      	movs	r2, r7
 8001c6c:	3808      	subs	r0, #8
 8001c6e:	4082      	lsls	r2, r0
 8001c70:	429c      	cmp	r4, r3
 8001c72:	dd00      	ble.n	8001c76 <__aeabi_dadd+0x34a>
 8001c74:	e083      	b.n	8001d7e <__aeabi_dadd+0x452>
 8001c76:	1b1b      	subs	r3, r3, r4
 8001c78:	1c58      	adds	r0, r3, #1
 8001c7a:	281f      	cmp	r0, #31
 8001c7c:	dc00      	bgt.n	8001c80 <__aeabi_dadd+0x354>
 8001c7e:	e1b4      	b.n	8001fea <__aeabi_dadd+0x6be>
 8001c80:	0017      	movs	r7, r2
 8001c82:	3b1f      	subs	r3, #31
 8001c84:	40df      	lsrs	r7, r3
 8001c86:	2820      	cmp	r0, #32
 8001c88:	d005      	beq.n	8001c96 <__aeabi_dadd+0x36a>
 8001c8a:	2340      	movs	r3, #64	@ 0x40
 8001c8c:	1a1b      	subs	r3, r3, r0
 8001c8e:	409a      	lsls	r2, r3
 8001c90:	1e53      	subs	r3, r2, #1
 8001c92:	419a      	sbcs	r2, r3
 8001c94:	4317      	orrs	r7, r2
 8001c96:	2400      	movs	r4, #0
 8001c98:	2f00      	cmp	r7, #0
 8001c9a:	d00a      	beq.n	8001cb2 <__aeabi_dadd+0x386>
 8001c9c:	077b      	lsls	r3, r7, #29
 8001c9e:	d000      	beq.n	8001ca2 <__aeabi_dadd+0x376>
 8001ca0:	e6c4      	b.n	8001a2c <__aeabi_dadd+0x100>
 8001ca2:	0026      	movs	r6, r4
 8001ca4:	e79e      	b.n	8001be4 <__aeabi_dadd+0x2b8>
 8001ca6:	464b      	mov	r3, r9
 8001ca8:	000c      	movs	r4, r1
 8001caa:	08d8      	lsrs	r0, r3, #3
 8001cac:	e79b      	b.n	8001be6 <__aeabi_dadd+0x2ba>
 8001cae:	2700      	movs	r7, #0
 8001cb0:	4c01      	ldr	r4, [pc, #4]	@ (8001cb8 <__aeabi_dadd+0x38c>)
 8001cb2:	2600      	movs	r6, #0
 8001cb4:	e783      	b.n	8001bbe <__aeabi_dadd+0x292>
 8001cb6:	46c0      	nop			@ (mov r8, r8)
 8001cb8:	000007ff 	.word	0x000007ff
 8001cbc:	ff7fffff 	.word	0xff7fffff
 8001cc0:	000007fe 	.word	0x000007fe
 8001cc4:	464b      	mov	r3, r9
 8001cc6:	0777      	lsls	r7, r6, #29
 8001cc8:	08d8      	lsrs	r0, r3, #3
 8001cca:	4307      	orrs	r7, r0
 8001ccc:	08f0      	lsrs	r0, r6, #3
 8001cce:	e791      	b.n	8001bf4 <__aeabi_dadd+0x2c8>
 8001cd0:	4fcd      	ldr	r7, [pc, #820]	@ (8002008 <__aeabi_dadd+0x6dc>)
 8001cd2:	1c61      	adds	r1, r4, #1
 8001cd4:	4239      	tst	r1, r7
 8001cd6:	d16b      	bne.n	8001db0 <__aeabi_dadd+0x484>
 8001cd8:	0031      	movs	r1, r6
 8001cda:	4648      	mov	r0, r9
 8001cdc:	4301      	orrs	r1, r0
 8001cde:	2c00      	cmp	r4, #0
 8001ce0:	d000      	beq.n	8001ce4 <__aeabi_dadd+0x3b8>
 8001ce2:	e14b      	b.n	8001f7c <__aeabi_dadd+0x650>
 8001ce4:	001f      	movs	r7, r3
 8001ce6:	4317      	orrs	r7, r2
 8001ce8:	2900      	cmp	r1, #0
 8001cea:	d100      	bne.n	8001cee <__aeabi_dadd+0x3c2>
 8001cec:	e181      	b.n	8001ff2 <__aeabi_dadd+0x6c6>
 8001cee:	2f00      	cmp	r7, #0
 8001cf0:	d100      	bne.n	8001cf4 <__aeabi_dadd+0x3c8>
 8001cf2:	e74c      	b.n	8001b8e <__aeabi_dadd+0x262>
 8001cf4:	444a      	add	r2, r9
 8001cf6:	454a      	cmp	r2, r9
 8001cf8:	4180      	sbcs	r0, r0
 8001cfa:	18f6      	adds	r6, r6, r3
 8001cfc:	4240      	negs	r0, r0
 8001cfe:	1836      	adds	r6, r6, r0
 8001d00:	0233      	lsls	r3, r6, #8
 8001d02:	d500      	bpl.n	8001d06 <__aeabi_dadd+0x3da>
 8001d04:	e1b0      	b.n	8002068 <__aeabi_dadd+0x73c>
 8001d06:	0017      	movs	r7, r2
 8001d08:	4691      	mov	r9, r2
 8001d0a:	4337      	orrs	r7, r6
 8001d0c:	d000      	beq.n	8001d10 <__aeabi_dadd+0x3e4>
 8001d0e:	e73e      	b.n	8001b8e <__aeabi_dadd+0x262>
 8001d10:	2600      	movs	r6, #0
 8001d12:	e754      	b.n	8001bbe <__aeabi_dadd+0x292>
 8001d14:	4649      	mov	r1, r9
 8001d16:	1a89      	subs	r1, r1, r2
 8001d18:	4688      	mov	r8, r1
 8001d1a:	45c1      	cmp	r9, r8
 8001d1c:	41bf      	sbcs	r7, r7
 8001d1e:	1af1      	subs	r1, r6, r3
 8001d20:	427f      	negs	r7, r7
 8001d22:	1bc9      	subs	r1, r1, r7
 8001d24:	020f      	lsls	r7, r1, #8
 8001d26:	d461      	bmi.n	8001dec <__aeabi_dadd+0x4c0>
 8001d28:	4647      	mov	r7, r8
 8001d2a:	430f      	orrs	r7, r1
 8001d2c:	d100      	bne.n	8001d30 <__aeabi_dadd+0x404>
 8001d2e:	e0bd      	b.n	8001eac <__aeabi_dadd+0x580>
 8001d30:	000e      	movs	r6, r1
 8001d32:	4647      	mov	r7, r8
 8001d34:	e651      	b.n	80019da <__aeabi_dadd+0xae>
 8001d36:	4cb5      	ldr	r4, [pc, #724]	@ (800200c <__aeabi_dadd+0x6e0>)
 8001d38:	45a0      	cmp	r8, r4
 8001d3a:	d100      	bne.n	8001d3e <__aeabi_dadd+0x412>
 8001d3c:	e100      	b.n	8001f40 <__aeabi_dadd+0x614>
 8001d3e:	2701      	movs	r7, #1
 8001d40:	2938      	cmp	r1, #56	@ 0x38
 8001d42:	dd00      	ble.n	8001d46 <__aeabi_dadd+0x41a>
 8001d44:	e6b8      	b.n	8001ab8 <__aeabi_dadd+0x18c>
 8001d46:	2480      	movs	r4, #128	@ 0x80
 8001d48:	0424      	lsls	r4, r4, #16
 8001d4a:	4326      	orrs	r6, r4
 8001d4c:	e6a3      	b.n	8001a96 <__aeabi_dadd+0x16a>
 8001d4e:	4eb0      	ldr	r6, [pc, #704]	@ (8002010 <__aeabi_dadd+0x6e4>)
 8001d50:	1ae4      	subs	r4, r4, r3
 8001d52:	4016      	ands	r6, r2
 8001d54:	077b      	lsls	r3, r7, #29
 8001d56:	d000      	beq.n	8001d5a <__aeabi_dadd+0x42e>
 8001d58:	e73f      	b.n	8001bda <__aeabi_dadd+0x2ae>
 8001d5a:	e743      	b.n	8001be4 <__aeabi_dadd+0x2b8>
 8001d5c:	000f      	movs	r7, r1
 8001d5e:	0018      	movs	r0, r3
 8001d60:	3f20      	subs	r7, #32
 8001d62:	40f8      	lsrs	r0, r7
 8001d64:	4684      	mov	ip, r0
 8001d66:	2920      	cmp	r1, #32
 8001d68:	d003      	beq.n	8001d72 <__aeabi_dadd+0x446>
 8001d6a:	2740      	movs	r7, #64	@ 0x40
 8001d6c:	1a79      	subs	r1, r7, r1
 8001d6e:	408b      	lsls	r3, r1
 8001d70:	431a      	orrs	r2, r3
 8001d72:	1e53      	subs	r3, r2, #1
 8001d74:	419a      	sbcs	r2, r3
 8001d76:	4663      	mov	r3, ip
 8001d78:	0017      	movs	r7, r2
 8001d7a:	431f      	orrs	r7, r3
 8001d7c:	e622      	b.n	80019c4 <__aeabi_dadd+0x98>
 8001d7e:	48a4      	ldr	r0, [pc, #656]	@ (8002010 <__aeabi_dadd+0x6e4>)
 8001d80:	1ae1      	subs	r1, r4, r3
 8001d82:	4010      	ands	r0, r2
 8001d84:	0747      	lsls	r7, r0, #29
 8001d86:	08c0      	lsrs	r0, r0, #3
 8001d88:	e707      	b.n	8001b9a <__aeabi_dadd+0x26e>
 8001d8a:	0034      	movs	r4, r6
 8001d8c:	4648      	mov	r0, r9
 8001d8e:	4304      	orrs	r4, r0
 8001d90:	d100      	bne.n	8001d94 <__aeabi_dadd+0x468>
 8001d92:	e0fa      	b.n	8001f8a <__aeabi_dadd+0x65e>
 8001d94:	1e4c      	subs	r4, r1, #1
 8001d96:	2901      	cmp	r1, #1
 8001d98:	d100      	bne.n	8001d9c <__aeabi_dadd+0x470>
 8001d9a:	e0d7      	b.n	8001f4c <__aeabi_dadd+0x620>
 8001d9c:	4f9b      	ldr	r7, [pc, #620]	@ (800200c <__aeabi_dadd+0x6e0>)
 8001d9e:	42b9      	cmp	r1, r7
 8001da0:	d100      	bne.n	8001da4 <__aeabi_dadd+0x478>
 8001da2:	e0e2      	b.n	8001f6a <__aeabi_dadd+0x63e>
 8001da4:	2701      	movs	r7, #1
 8001da6:	2c38      	cmp	r4, #56	@ 0x38
 8001da8:	dd00      	ble.n	8001dac <__aeabi_dadd+0x480>
 8001daa:	e74f      	b.n	8001c4c <__aeabi_dadd+0x320>
 8001dac:	0021      	movs	r1, r4
 8001dae:	e73c      	b.n	8001c2a <__aeabi_dadd+0x2fe>
 8001db0:	4c96      	ldr	r4, [pc, #600]	@ (800200c <__aeabi_dadd+0x6e0>)
 8001db2:	42a1      	cmp	r1, r4
 8001db4:	d100      	bne.n	8001db8 <__aeabi_dadd+0x48c>
 8001db6:	e0dd      	b.n	8001f74 <__aeabi_dadd+0x648>
 8001db8:	444a      	add	r2, r9
 8001dba:	454a      	cmp	r2, r9
 8001dbc:	4180      	sbcs	r0, r0
 8001dbe:	18f3      	adds	r3, r6, r3
 8001dc0:	4240      	negs	r0, r0
 8001dc2:	1818      	adds	r0, r3, r0
 8001dc4:	07c7      	lsls	r7, r0, #31
 8001dc6:	0852      	lsrs	r2, r2, #1
 8001dc8:	4317      	orrs	r7, r2
 8001dca:	0846      	lsrs	r6, r0, #1
 8001dcc:	0752      	lsls	r2, r2, #29
 8001dce:	d005      	beq.n	8001ddc <__aeabi_dadd+0x4b0>
 8001dd0:	220f      	movs	r2, #15
 8001dd2:	000c      	movs	r4, r1
 8001dd4:	403a      	ands	r2, r7
 8001dd6:	2a04      	cmp	r2, #4
 8001dd8:	d000      	beq.n	8001ddc <__aeabi_dadd+0x4b0>
 8001dda:	e62c      	b.n	8001a36 <__aeabi_dadd+0x10a>
 8001ddc:	0776      	lsls	r6, r6, #29
 8001dde:	08ff      	lsrs	r7, r7, #3
 8001de0:	4337      	orrs	r7, r6
 8001de2:	0900      	lsrs	r0, r0, #4
 8001de4:	e6d9      	b.n	8001b9a <__aeabi_dadd+0x26e>
 8001de6:	2700      	movs	r7, #0
 8001de8:	2600      	movs	r6, #0
 8001dea:	e6e8      	b.n	8001bbe <__aeabi_dadd+0x292>
 8001dec:	4649      	mov	r1, r9
 8001dee:	1a57      	subs	r7, r2, r1
 8001df0:	42ba      	cmp	r2, r7
 8001df2:	4192      	sbcs	r2, r2
 8001df4:	1b9e      	subs	r6, r3, r6
 8001df6:	4252      	negs	r2, r2
 8001df8:	4665      	mov	r5, ip
 8001dfa:	1ab6      	subs	r6, r6, r2
 8001dfc:	e5ed      	b.n	80019da <__aeabi_dadd+0xae>
 8001dfe:	2900      	cmp	r1, #0
 8001e00:	d000      	beq.n	8001e04 <__aeabi_dadd+0x4d8>
 8001e02:	e0c6      	b.n	8001f92 <__aeabi_dadd+0x666>
 8001e04:	2f00      	cmp	r7, #0
 8001e06:	d167      	bne.n	8001ed8 <__aeabi_dadd+0x5ac>
 8001e08:	2680      	movs	r6, #128	@ 0x80
 8001e0a:	2500      	movs	r5, #0
 8001e0c:	4c7f      	ldr	r4, [pc, #508]	@ (800200c <__aeabi_dadd+0x6e0>)
 8001e0e:	0336      	lsls	r6, r6, #12
 8001e10:	e6d5      	b.n	8001bbe <__aeabi_dadd+0x292>
 8001e12:	4665      	mov	r5, ip
 8001e14:	000c      	movs	r4, r1
 8001e16:	001e      	movs	r6, r3
 8001e18:	08d0      	lsrs	r0, r2, #3
 8001e1a:	e6e4      	b.n	8001be6 <__aeabi_dadd+0x2ba>
 8001e1c:	444a      	add	r2, r9
 8001e1e:	454a      	cmp	r2, r9
 8001e20:	4180      	sbcs	r0, r0
 8001e22:	18f3      	adds	r3, r6, r3
 8001e24:	4240      	negs	r0, r0
 8001e26:	1818      	adds	r0, r3, r0
 8001e28:	0011      	movs	r1, r2
 8001e2a:	0203      	lsls	r3, r0, #8
 8001e2c:	d400      	bmi.n	8001e30 <__aeabi_dadd+0x504>
 8001e2e:	e096      	b.n	8001f5e <__aeabi_dadd+0x632>
 8001e30:	4b77      	ldr	r3, [pc, #476]	@ (8002010 <__aeabi_dadd+0x6e4>)
 8001e32:	0849      	lsrs	r1, r1, #1
 8001e34:	4018      	ands	r0, r3
 8001e36:	07c3      	lsls	r3, r0, #31
 8001e38:	430b      	orrs	r3, r1
 8001e3a:	0844      	lsrs	r4, r0, #1
 8001e3c:	0749      	lsls	r1, r1, #29
 8001e3e:	d100      	bne.n	8001e42 <__aeabi_dadd+0x516>
 8001e40:	e129      	b.n	8002096 <__aeabi_dadd+0x76a>
 8001e42:	220f      	movs	r2, #15
 8001e44:	401a      	ands	r2, r3
 8001e46:	2a04      	cmp	r2, #4
 8001e48:	d100      	bne.n	8001e4c <__aeabi_dadd+0x520>
 8001e4a:	e0ea      	b.n	8002022 <__aeabi_dadd+0x6f6>
 8001e4c:	1d1f      	adds	r7, r3, #4
 8001e4e:	429f      	cmp	r7, r3
 8001e50:	41b6      	sbcs	r6, r6
 8001e52:	4276      	negs	r6, r6
 8001e54:	1936      	adds	r6, r6, r4
 8001e56:	2402      	movs	r4, #2
 8001e58:	e6c4      	b.n	8001be4 <__aeabi_dadd+0x2b8>
 8001e5a:	4649      	mov	r1, r9
 8001e5c:	1a8f      	subs	r7, r1, r2
 8001e5e:	45b9      	cmp	r9, r7
 8001e60:	4180      	sbcs	r0, r0
 8001e62:	1af6      	subs	r6, r6, r3
 8001e64:	4240      	negs	r0, r0
 8001e66:	1a36      	subs	r6, r6, r0
 8001e68:	0233      	lsls	r3, r6, #8
 8001e6a:	d406      	bmi.n	8001e7a <__aeabi_dadd+0x54e>
 8001e6c:	0773      	lsls	r3, r6, #29
 8001e6e:	08ff      	lsrs	r7, r7, #3
 8001e70:	2101      	movs	r1, #1
 8001e72:	431f      	orrs	r7, r3
 8001e74:	08f0      	lsrs	r0, r6, #3
 8001e76:	e690      	b.n	8001b9a <__aeabi_dadd+0x26e>
 8001e78:	4665      	mov	r5, ip
 8001e7a:	2401      	movs	r4, #1
 8001e7c:	e5ab      	b.n	80019d6 <__aeabi_dadd+0xaa>
 8001e7e:	464b      	mov	r3, r9
 8001e80:	0777      	lsls	r7, r6, #29
 8001e82:	08d8      	lsrs	r0, r3, #3
 8001e84:	4307      	orrs	r7, r0
 8001e86:	08f0      	lsrs	r0, r6, #3
 8001e88:	e6b4      	b.n	8001bf4 <__aeabi_dadd+0x2c8>
 8001e8a:	000f      	movs	r7, r1
 8001e8c:	0018      	movs	r0, r3
 8001e8e:	3f20      	subs	r7, #32
 8001e90:	40f8      	lsrs	r0, r7
 8001e92:	4684      	mov	ip, r0
 8001e94:	2920      	cmp	r1, #32
 8001e96:	d003      	beq.n	8001ea0 <__aeabi_dadd+0x574>
 8001e98:	2740      	movs	r7, #64	@ 0x40
 8001e9a:	1a79      	subs	r1, r7, r1
 8001e9c:	408b      	lsls	r3, r1
 8001e9e:	431a      	orrs	r2, r3
 8001ea0:	1e53      	subs	r3, r2, #1
 8001ea2:	419a      	sbcs	r2, r3
 8001ea4:	4663      	mov	r3, ip
 8001ea6:	0017      	movs	r7, r2
 8001ea8:	431f      	orrs	r7, r3
 8001eaa:	e635      	b.n	8001b18 <__aeabi_dadd+0x1ec>
 8001eac:	2500      	movs	r5, #0
 8001eae:	2400      	movs	r4, #0
 8001eb0:	2600      	movs	r6, #0
 8001eb2:	e684      	b.n	8001bbe <__aeabi_dadd+0x292>
 8001eb4:	000c      	movs	r4, r1
 8001eb6:	0035      	movs	r5, r6
 8001eb8:	3c20      	subs	r4, #32
 8001eba:	40e5      	lsrs	r5, r4
 8001ebc:	2920      	cmp	r1, #32
 8001ebe:	d005      	beq.n	8001ecc <__aeabi_dadd+0x5a0>
 8001ec0:	2440      	movs	r4, #64	@ 0x40
 8001ec2:	1a61      	subs	r1, r4, r1
 8001ec4:	408e      	lsls	r6, r1
 8001ec6:	4649      	mov	r1, r9
 8001ec8:	4331      	orrs	r1, r6
 8001eca:	4689      	mov	r9, r1
 8001ecc:	4648      	mov	r0, r9
 8001ece:	1e41      	subs	r1, r0, #1
 8001ed0:	4188      	sbcs	r0, r1
 8001ed2:	0007      	movs	r7, r0
 8001ed4:	432f      	orrs	r7, r5
 8001ed6:	e5ef      	b.n	8001ab8 <__aeabi_dadd+0x18c>
 8001ed8:	08d2      	lsrs	r2, r2, #3
 8001eda:	075f      	lsls	r7, r3, #29
 8001edc:	4665      	mov	r5, ip
 8001ede:	4317      	orrs	r7, r2
 8001ee0:	08d8      	lsrs	r0, r3, #3
 8001ee2:	e687      	b.n	8001bf4 <__aeabi_dadd+0x2c8>
 8001ee4:	1a17      	subs	r7, r2, r0
 8001ee6:	42ba      	cmp	r2, r7
 8001ee8:	4192      	sbcs	r2, r2
 8001eea:	1b9e      	subs	r6, r3, r6
 8001eec:	4252      	negs	r2, r2
 8001eee:	1ab6      	subs	r6, r6, r2
 8001ef0:	0233      	lsls	r3, r6, #8
 8001ef2:	d4c1      	bmi.n	8001e78 <__aeabi_dadd+0x54c>
 8001ef4:	0773      	lsls	r3, r6, #29
 8001ef6:	08ff      	lsrs	r7, r7, #3
 8001ef8:	4665      	mov	r5, ip
 8001efa:	2101      	movs	r1, #1
 8001efc:	431f      	orrs	r7, r3
 8001efe:	08f0      	lsrs	r0, r6, #3
 8001f00:	e64b      	b.n	8001b9a <__aeabi_dadd+0x26e>
 8001f02:	2f00      	cmp	r7, #0
 8001f04:	d07b      	beq.n	8001ffe <__aeabi_dadd+0x6d2>
 8001f06:	4665      	mov	r5, ip
 8001f08:	001e      	movs	r6, r3
 8001f0a:	4691      	mov	r9, r2
 8001f0c:	e63f      	b.n	8001b8e <__aeabi_dadd+0x262>
 8001f0e:	1a81      	subs	r1, r0, r2
 8001f10:	4688      	mov	r8, r1
 8001f12:	45c1      	cmp	r9, r8
 8001f14:	41a4      	sbcs	r4, r4
 8001f16:	1af1      	subs	r1, r6, r3
 8001f18:	4264      	negs	r4, r4
 8001f1a:	1b09      	subs	r1, r1, r4
 8001f1c:	2480      	movs	r4, #128	@ 0x80
 8001f1e:	0424      	lsls	r4, r4, #16
 8001f20:	4221      	tst	r1, r4
 8001f22:	d077      	beq.n	8002014 <__aeabi_dadd+0x6e8>
 8001f24:	1a10      	subs	r0, r2, r0
 8001f26:	4282      	cmp	r2, r0
 8001f28:	4192      	sbcs	r2, r2
 8001f2a:	0007      	movs	r7, r0
 8001f2c:	1b9e      	subs	r6, r3, r6
 8001f2e:	4252      	negs	r2, r2
 8001f30:	1ab6      	subs	r6, r6, r2
 8001f32:	4337      	orrs	r7, r6
 8001f34:	d000      	beq.n	8001f38 <__aeabi_dadd+0x60c>
 8001f36:	e0a0      	b.n	800207a <__aeabi_dadd+0x74e>
 8001f38:	4665      	mov	r5, ip
 8001f3a:	2400      	movs	r4, #0
 8001f3c:	2600      	movs	r6, #0
 8001f3e:	e63e      	b.n	8001bbe <__aeabi_dadd+0x292>
 8001f40:	075f      	lsls	r7, r3, #29
 8001f42:	08d2      	lsrs	r2, r2, #3
 8001f44:	4665      	mov	r5, ip
 8001f46:	4317      	orrs	r7, r2
 8001f48:	08d8      	lsrs	r0, r3, #3
 8001f4a:	e653      	b.n	8001bf4 <__aeabi_dadd+0x2c8>
 8001f4c:	1881      	adds	r1, r0, r2
 8001f4e:	4291      	cmp	r1, r2
 8001f50:	4192      	sbcs	r2, r2
 8001f52:	18f0      	adds	r0, r6, r3
 8001f54:	4252      	negs	r2, r2
 8001f56:	1880      	adds	r0, r0, r2
 8001f58:	0203      	lsls	r3, r0, #8
 8001f5a:	d500      	bpl.n	8001f5e <__aeabi_dadd+0x632>
 8001f5c:	e768      	b.n	8001e30 <__aeabi_dadd+0x504>
 8001f5e:	0747      	lsls	r7, r0, #29
 8001f60:	08c9      	lsrs	r1, r1, #3
 8001f62:	430f      	orrs	r7, r1
 8001f64:	08c0      	lsrs	r0, r0, #3
 8001f66:	2101      	movs	r1, #1
 8001f68:	e617      	b.n	8001b9a <__aeabi_dadd+0x26e>
 8001f6a:	08d2      	lsrs	r2, r2, #3
 8001f6c:	075f      	lsls	r7, r3, #29
 8001f6e:	4317      	orrs	r7, r2
 8001f70:	08d8      	lsrs	r0, r3, #3
 8001f72:	e63f      	b.n	8001bf4 <__aeabi_dadd+0x2c8>
 8001f74:	000c      	movs	r4, r1
 8001f76:	2600      	movs	r6, #0
 8001f78:	2700      	movs	r7, #0
 8001f7a:	e620      	b.n	8001bbe <__aeabi_dadd+0x292>
 8001f7c:	2900      	cmp	r1, #0
 8001f7e:	d156      	bne.n	800202e <__aeabi_dadd+0x702>
 8001f80:	075f      	lsls	r7, r3, #29
 8001f82:	08d2      	lsrs	r2, r2, #3
 8001f84:	4317      	orrs	r7, r2
 8001f86:	08d8      	lsrs	r0, r3, #3
 8001f88:	e634      	b.n	8001bf4 <__aeabi_dadd+0x2c8>
 8001f8a:	000c      	movs	r4, r1
 8001f8c:	001e      	movs	r6, r3
 8001f8e:	08d0      	lsrs	r0, r2, #3
 8001f90:	e629      	b.n	8001be6 <__aeabi_dadd+0x2ba>
 8001f92:	08c1      	lsrs	r1, r0, #3
 8001f94:	0770      	lsls	r0, r6, #29
 8001f96:	4301      	orrs	r1, r0
 8001f98:	08f0      	lsrs	r0, r6, #3
 8001f9a:	2f00      	cmp	r7, #0
 8001f9c:	d062      	beq.n	8002064 <__aeabi_dadd+0x738>
 8001f9e:	2480      	movs	r4, #128	@ 0x80
 8001fa0:	0324      	lsls	r4, r4, #12
 8001fa2:	4220      	tst	r0, r4
 8001fa4:	d007      	beq.n	8001fb6 <__aeabi_dadd+0x68a>
 8001fa6:	08de      	lsrs	r6, r3, #3
 8001fa8:	4226      	tst	r6, r4
 8001faa:	d104      	bne.n	8001fb6 <__aeabi_dadd+0x68a>
 8001fac:	4665      	mov	r5, ip
 8001fae:	0030      	movs	r0, r6
 8001fb0:	08d1      	lsrs	r1, r2, #3
 8001fb2:	075b      	lsls	r3, r3, #29
 8001fb4:	4319      	orrs	r1, r3
 8001fb6:	0f4f      	lsrs	r7, r1, #29
 8001fb8:	00c9      	lsls	r1, r1, #3
 8001fba:	08c9      	lsrs	r1, r1, #3
 8001fbc:	077f      	lsls	r7, r7, #29
 8001fbe:	430f      	orrs	r7, r1
 8001fc0:	e618      	b.n	8001bf4 <__aeabi_dadd+0x2c8>
 8001fc2:	000c      	movs	r4, r1
 8001fc4:	0030      	movs	r0, r6
 8001fc6:	3c20      	subs	r4, #32
 8001fc8:	40e0      	lsrs	r0, r4
 8001fca:	4684      	mov	ip, r0
 8001fcc:	2920      	cmp	r1, #32
 8001fce:	d005      	beq.n	8001fdc <__aeabi_dadd+0x6b0>
 8001fd0:	2440      	movs	r4, #64	@ 0x40
 8001fd2:	1a61      	subs	r1, r4, r1
 8001fd4:	408e      	lsls	r6, r1
 8001fd6:	4649      	mov	r1, r9
 8001fd8:	4331      	orrs	r1, r6
 8001fda:	4689      	mov	r9, r1
 8001fdc:	4648      	mov	r0, r9
 8001fde:	1e41      	subs	r1, r0, #1
 8001fe0:	4188      	sbcs	r0, r1
 8001fe2:	4661      	mov	r1, ip
 8001fe4:	0007      	movs	r7, r0
 8001fe6:	430f      	orrs	r7, r1
 8001fe8:	e630      	b.n	8001c4c <__aeabi_dadd+0x320>
 8001fea:	2120      	movs	r1, #32
 8001fec:	2700      	movs	r7, #0
 8001fee:	1a09      	subs	r1, r1, r0
 8001ff0:	e50e      	b.n	8001a10 <__aeabi_dadd+0xe4>
 8001ff2:	001e      	movs	r6, r3
 8001ff4:	2f00      	cmp	r7, #0
 8001ff6:	d000      	beq.n	8001ffa <__aeabi_dadd+0x6ce>
 8001ff8:	e522      	b.n	8001a40 <__aeabi_dadd+0x114>
 8001ffa:	2400      	movs	r4, #0
 8001ffc:	e758      	b.n	8001eb0 <__aeabi_dadd+0x584>
 8001ffe:	2500      	movs	r5, #0
 8002000:	2400      	movs	r4, #0
 8002002:	2600      	movs	r6, #0
 8002004:	e5db      	b.n	8001bbe <__aeabi_dadd+0x292>
 8002006:	46c0      	nop			@ (mov r8, r8)
 8002008:	000007fe 	.word	0x000007fe
 800200c:	000007ff 	.word	0x000007ff
 8002010:	ff7fffff 	.word	0xff7fffff
 8002014:	4647      	mov	r7, r8
 8002016:	430f      	orrs	r7, r1
 8002018:	d100      	bne.n	800201c <__aeabi_dadd+0x6f0>
 800201a:	e747      	b.n	8001eac <__aeabi_dadd+0x580>
 800201c:	000e      	movs	r6, r1
 800201e:	46c1      	mov	r9, r8
 8002020:	e5b5      	b.n	8001b8e <__aeabi_dadd+0x262>
 8002022:	08df      	lsrs	r7, r3, #3
 8002024:	0764      	lsls	r4, r4, #29
 8002026:	2102      	movs	r1, #2
 8002028:	4327      	orrs	r7, r4
 800202a:	0900      	lsrs	r0, r0, #4
 800202c:	e5b5      	b.n	8001b9a <__aeabi_dadd+0x26e>
 800202e:	0019      	movs	r1, r3
 8002030:	08c0      	lsrs	r0, r0, #3
 8002032:	0777      	lsls	r7, r6, #29
 8002034:	4307      	orrs	r7, r0
 8002036:	4311      	orrs	r1, r2
 8002038:	08f0      	lsrs	r0, r6, #3
 800203a:	2900      	cmp	r1, #0
 800203c:	d100      	bne.n	8002040 <__aeabi_dadd+0x714>
 800203e:	e5d9      	b.n	8001bf4 <__aeabi_dadd+0x2c8>
 8002040:	2180      	movs	r1, #128	@ 0x80
 8002042:	0309      	lsls	r1, r1, #12
 8002044:	4208      	tst	r0, r1
 8002046:	d007      	beq.n	8002058 <__aeabi_dadd+0x72c>
 8002048:	08dc      	lsrs	r4, r3, #3
 800204a:	420c      	tst	r4, r1
 800204c:	d104      	bne.n	8002058 <__aeabi_dadd+0x72c>
 800204e:	08d2      	lsrs	r2, r2, #3
 8002050:	075b      	lsls	r3, r3, #29
 8002052:	431a      	orrs	r2, r3
 8002054:	0017      	movs	r7, r2
 8002056:	0020      	movs	r0, r4
 8002058:	0f7b      	lsrs	r3, r7, #29
 800205a:	00ff      	lsls	r7, r7, #3
 800205c:	08ff      	lsrs	r7, r7, #3
 800205e:	075b      	lsls	r3, r3, #29
 8002060:	431f      	orrs	r7, r3
 8002062:	e5c7      	b.n	8001bf4 <__aeabi_dadd+0x2c8>
 8002064:	000f      	movs	r7, r1
 8002066:	e5c5      	b.n	8001bf4 <__aeabi_dadd+0x2c8>
 8002068:	4b12      	ldr	r3, [pc, #72]	@ (80020b4 <__aeabi_dadd+0x788>)
 800206a:	08d2      	lsrs	r2, r2, #3
 800206c:	4033      	ands	r3, r6
 800206e:	075f      	lsls	r7, r3, #29
 8002070:	025b      	lsls	r3, r3, #9
 8002072:	2401      	movs	r4, #1
 8002074:	4317      	orrs	r7, r2
 8002076:	0b1e      	lsrs	r6, r3, #12
 8002078:	e5a1      	b.n	8001bbe <__aeabi_dadd+0x292>
 800207a:	4226      	tst	r6, r4
 800207c:	d012      	beq.n	80020a4 <__aeabi_dadd+0x778>
 800207e:	4b0d      	ldr	r3, [pc, #52]	@ (80020b4 <__aeabi_dadd+0x788>)
 8002080:	4665      	mov	r5, ip
 8002082:	0002      	movs	r2, r0
 8002084:	2401      	movs	r4, #1
 8002086:	401e      	ands	r6, r3
 8002088:	e4e6      	b.n	8001a58 <__aeabi_dadd+0x12c>
 800208a:	0021      	movs	r1, r4
 800208c:	e585      	b.n	8001b9a <__aeabi_dadd+0x26e>
 800208e:	0017      	movs	r7, r2
 8002090:	e5a8      	b.n	8001be4 <__aeabi_dadd+0x2b8>
 8002092:	003a      	movs	r2, r7
 8002094:	e4d4      	b.n	8001a40 <__aeabi_dadd+0x114>
 8002096:	08db      	lsrs	r3, r3, #3
 8002098:	0764      	lsls	r4, r4, #29
 800209a:	431c      	orrs	r4, r3
 800209c:	0027      	movs	r7, r4
 800209e:	2102      	movs	r1, #2
 80020a0:	0900      	lsrs	r0, r0, #4
 80020a2:	e57a      	b.n	8001b9a <__aeabi_dadd+0x26e>
 80020a4:	08c0      	lsrs	r0, r0, #3
 80020a6:	0777      	lsls	r7, r6, #29
 80020a8:	4307      	orrs	r7, r0
 80020aa:	4665      	mov	r5, ip
 80020ac:	2100      	movs	r1, #0
 80020ae:	08f0      	lsrs	r0, r6, #3
 80020b0:	e573      	b.n	8001b9a <__aeabi_dadd+0x26e>
 80020b2:	46c0      	nop			@ (mov r8, r8)
 80020b4:	ff7fffff 	.word	0xff7fffff

080020b8 <__aeabi_ddiv>:
 80020b8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80020ba:	46de      	mov	lr, fp
 80020bc:	4645      	mov	r5, r8
 80020be:	4657      	mov	r7, sl
 80020c0:	464e      	mov	r6, r9
 80020c2:	b5e0      	push	{r5, r6, r7, lr}
 80020c4:	b087      	sub	sp, #28
 80020c6:	9200      	str	r2, [sp, #0]
 80020c8:	9301      	str	r3, [sp, #4]
 80020ca:	030b      	lsls	r3, r1, #12
 80020cc:	0b1b      	lsrs	r3, r3, #12
 80020ce:	469b      	mov	fp, r3
 80020d0:	0fca      	lsrs	r2, r1, #31
 80020d2:	004b      	lsls	r3, r1, #1
 80020d4:	0004      	movs	r4, r0
 80020d6:	4680      	mov	r8, r0
 80020d8:	0d5b      	lsrs	r3, r3, #21
 80020da:	9202      	str	r2, [sp, #8]
 80020dc:	d100      	bne.n	80020e0 <__aeabi_ddiv+0x28>
 80020de:	e098      	b.n	8002212 <__aeabi_ddiv+0x15a>
 80020e0:	4a7c      	ldr	r2, [pc, #496]	@ (80022d4 <__aeabi_ddiv+0x21c>)
 80020e2:	4293      	cmp	r3, r2
 80020e4:	d037      	beq.n	8002156 <__aeabi_ddiv+0x9e>
 80020e6:	4659      	mov	r1, fp
 80020e8:	0f42      	lsrs	r2, r0, #29
 80020ea:	00c9      	lsls	r1, r1, #3
 80020ec:	430a      	orrs	r2, r1
 80020ee:	2180      	movs	r1, #128	@ 0x80
 80020f0:	0409      	lsls	r1, r1, #16
 80020f2:	4311      	orrs	r1, r2
 80020f4:	00c2      	lsls	r2, r0, #3
 80020f6:	4690      	mov	r8, r2
 80020f8:	4a77      	ldr	r2, [pc, #476]	@ (80022d8 <__aeabi_ddiv+0x220>)
 80020fa:	4689      	mov	r9, r1
 80020fc:	4692      	mov	sl, r2
 80020fe:	449a      	add	sl, r3
 8002100:	2300      	movs	r3, #0
 8002102:	2400      	movs	r4, #0
 8002104:	9303      	str	r3, [sp, #12]
 8002106:	9e00      	ldr	r6, [sp, #0]
 8002108:	9f01      	ldr	r7, [sp, #4]
 800210a:	033b      	lsls	r3, r7, #12
 800210c:	0b1b      	lsrs	r3, r3, #12
 800210e:	469b      	mov	fp, r3
 8002110:	007b      	lsls	r3, r7, #1
 8002112:	0030      	movs	r0, r6
 8002114:	0d5b      	lsrs	r3, r3, #21
 8002116:	0ffd      	lsrs	r5, r7, #31
 8002118:	2b00      	cmp	r3, #0
 800211a:	d059      	beq.n	80021d0 <__aeabi_ddiv+0x118>
 800211c:	4a6d      	ldr	r2, [pc, #436]	@ (80022d4 <__aeabi_ddiv+0x21c>)
 800211e:	4293      	cmp	r3, r2
 8002120:	d048      	beq.n	80021b4 <__aeabi_ddiv+0xfc>
 8002122:	4659      	mov	r1, fp
 8002124:	0f72      	lsrs	r2, r6, #29
 8002126:	00c9      	lsls	r1, r1, #3
 8002128:	430a      	orrs	r2, r1
 800212a:	2180      	movs	r1, #128	@ 0x80
 800212c:	0409      	lsls	r1, r1, #16
 800212e:	4311      	orrs	r1, r2
 8002130:	468b      	mov	fp, r1
 8002132:	4969      	ldr	r1, [pc, #420]	@ (80022d8 <__aeabi_ddiv+0x220>)
 8002134:	00f2      	lsls	r2, r6, #3
 8002136:	468c      	mov	ip, r1
 8002138:	4651      	mov	r1, sl
 800213a:	4463      	add	r3, ip
 800213c:	1acb      	subs	r3, r1, r3
 800213e:	469a      	mov	sl, r3
 8002140:	2100      	movs	r1, #0
 8002142:	9e02      	ldr	r6, [sp, #8]
 8002144:	406e      	eors	r6, r5
 8002146:	b2f6      	uxtb	r6, r6
 8002148:	2c0f      	cmp	r4, #15
 800214a:	d900      	bls.n	800214e <__aeabi_ddiv+0x96>
 800214c:	e0ce      	b.n	80022ec <__aeabi_ddiv+0x234>
 800214e:	4b63      	ldr	r3, [pc, #396]	@ (80022dc <__aeabi_ddiv+0x224>)
 8002150:	00a4      	lsls	r4, r4, #2
 8002152:	591b      	ldr	r3, [r3, r4]
 8002154:	469f      	mov	pc, r3
 8002156:	465a      	mov	r2, fp
 8002158:	4302      	orrs	r2, r0
 800215a:	4691      	mov	r9, r2
 800215c:	d000      	beq.n	8002160 <__aeabi_ddiv+0xa8>
 800215e:	e090      	b.n	8002282 <__aeabi_ddiv+0x1ca>
 8002160:	469a      	mov	sl, r3
 8002162:	2302      	movs	r3, #2
 8002164:	4690      	mov	r8, r2
 8002166:	2408      	movs	r4, #8
 8002168:	9303      	str	r3, [sp, #12]
 800216a:	e7cc      	b.n	8002106 <__aeabi_ddiv+0x4e>
 800216c:	46cb      	mov	fp, r9
 800216e:	4642      	mov	r2, r8
 8002170:	9d02      	ldr	r5, [sp, #8]
 8002172:	9903      	ldr	r1, [sp, #12]
 8002174:	2902      	cmp	r1, #2
 8002176:	d100      	bne.n	800217a <__aeabi_ddiv+0xc2>
 8002178:	e1de      	b.n	8002538 <__aeabi_ddiv+0x480>
 800217a:	2903      	cmp	r1, #3
 800217c:	d100      	bne.n	8002180 <__aeabi_ddiv+0xc8>
 800217e:	e08d      	b.n	800229c <__aeabi_ddiv+0x1e4>
 8002180:	2901      	cmp	r1, #1
 8002182:	d000      	beq.n	8002186 <__aeabi_ddiv+0xce>
 8002184:	e179      	b.n	800247a <__aeabi_ddiv+0x3c2>
 8002186:	002e      	movs	r6, r5
 8002188:	2200      	movs	r2, #0
 800218a:	2300      	movs	r3, #0
 800218c:	2400      	movs	r4, #0
 800218e:	4690      	mov	r8, r2
 8002190:	051b      	lsls	r3, r3, #20
 8002192:	4323      	orrs	r3, r4
 8002194:	07f6      	lsls	r6, r6, #31
 8002196:	4333      	orrs	r3, r6
 8002198:	4640      	mov	r0, r8
 800219a:	0019      	movs	r1, r3
 800219c:	b007      	add	sp, #28
 800219e:	bcf0      	pop	{r4, r5, r6, r7}
 80021a0:	46bb      	mov	fp, r7
 80021a2:	46b2      	mov	sl, r6
 80021a4:	46a9      	mov	r9, r5
 80021a6:	46a0      	mov	r8, r4
 80021a8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80021aa:	2200      	movs	r2, #0
 80021ac:	2400      	movs	r4, #0
 80021ae:	4690      	mov	r8, r2
 80021b0:	4b48      	ldr	r3, [pc, #288]	@ (80022d4 <__aeabi_ddiv+0x21c>)
 80021b2:	e7ed      	b.n	8002190 <__aeabi_ddiv+0xd8>
 80021b4:	465a      	mov	r2, fp
 80021b6:	9b00      	ldr	r3, [sp, #0]
 80021b8:	431a      	orrs	r2, r3
 80021ba:	4b49      	ldr	r3, [pc, #292]	@ (80022e0 <__aeabi_ddiv+0x228>)
 80021bc:	469c      	mov	ip, r3
 80021be:	44e2      	add	sl, ip
 80021c0:	2a00      	cmp	r2, #0
 80021c2:	d159      	bne.n	8002278 <__aeabi_ddiv+0x1c0>
 80021c4:	2302      	movs	r3, #2
 80021c6:	431c      	orrs	r4, r3
 80021c8:	2300      	movs	r3, #0
 80021ca:	2102      	movs	r1, #2
 80021cc:	469b      	mov	fp, r3
 80021ce:	e7b8      	b.n	8002142 <__aeabi_ddiv+0x8a>
 80021d0:	465a      	mov	r2, fp
 80021d2:	9b00      	ldr	r3, [sp, #0]
 80021d4:	431a      	orrs	r2, r3
 80021d6:	d049      	beq.n	800226c <__aeabi_ddiv+0x1b4>
 80021d8:	465b      	mov	r3, fp
 80021da:	2b00      	cmp	r3, #0
 80021dc:	d100      	bne.n	80021e0 <__aeabi_ddiv+0x128>
 80021de:	e19c      	b.n	800251a <__aeabi_ddiv+0x462>
 80021e0:	4658      	mov	r0, fp
 80021e2:	f001 fc0d 	bl	8003a00 <__clzsi2>
 80021e6:	0002      	movs	r2, r0
 80021e8:	0003      	movs	r3, r0
 80021ea:	3a0b      	subs	r2, #11
 80021ec:	271d      	movs	r7, #29
 80021ee:	9e00      	ldr	r6, [sp, #0]
 80021f0:	1aba      	subs	r2, r7, r2
 80021f2:	0019      	movs	r1, r3
 80021f4:	4658      	mov	r0, fp
 80021f6:	40d6      	lsrs	r6, r2
 80021f8:	3908      	subs	r1, #8
 80021fa:	4088      	lsls	r0, r1
 80021fc:	0032      	movs	r2, r6
 80021fe:	4302      	orrs	r2, r0
 8002200:	4693      	mov	fp, r2
 8002202:	9a00      	ldr	r2, [sp, #0]
 8002204:	408a      	lsls	r2, r1
 8002206:	4937      	ldr	r1, [pc, #220]	@ (80022e4 <__aeabi_ddiv+0x22c>)
 8002208:	4453      	add	r3, sl
 800220a:	468a      	mov	sl, r1
 800220c:	2100      	movs	r1, #0
 800220e:	449a      	add	sl, r3
 8002210:	e797      	b.n	8002142 <__aeabi_ddiv+0x8a>
 8002212:	465b      	mov	r3, fp
 8002214:	4303      	orrs	r3, r0
 8002216:	4699      	mov	r9, r3
 8002218:	d021      	beq.n	800225e <__aeabi_ddiv+0x1a6>
 800221a:	465b      	mov	r3, fp
 800221c:	2b00      	cmp	r3, #0
 800221e:	d100      	bne.n	8002222 <__aeabi_ddiv+0x16a>
 8002220:	e169      	b.n	80024f6 <__aeabi_ddiv+0x43e>
 8002222:	4658      	mov	r0, fp
 8002224:	f001 fbec 	bl	8003a00 <__clzsi2>
 8002228:	230b      	movs	r3, #11
 800222a:	425b      	negs	r3, r3
 800222c:	469c      	mov	ip, r3
 800222e:	0002      	movs	r2, r0
 8002230:	4484      	add	ip, r0
 8002232:	4666      	mov	r6, ip
 8002234:	231d      	movs	r3, #29
 8002236:	1b9b      	subs	r3, r3, r6
 8002238:	0026      	movs	r6, r4
 800223a:	0011      	movs	r1, r2
 800223c:	4658      	mov	r0, fp
 800223e:	40de      	lsrs	r6, r3
 8002240:	3908      	subs	r1, #8
 8002242:	4088      	lsls	r0, r1
 8002244:	0033      	movs	r3, r6
 8002246:	4303      	orrs	r3, r0
 8002248:	4699      	mov	r9, r3
 800224a:	0023      	movs	r3, r4
 800224c:	408b      	lsls	r3, r1
 800224e:	4698      	mov	r8, r3
 8002250:	4b25      	ldr	r3, [pc, #148]	@ (80022e8 <__aeabi_ddiv+0x230>)
 8002252:	2400      	movs	r4, #0
 8002254:	1a9b      	subs	r3, r3, r2
 8002256:	469a      	mov	sl, r3
 8002258:	2300      	movs	r3, #0
 800225a:	9303      	str	r3, [sp, #12]
 800225c:	e753      	b.n	8002106 <__aeabi_ddiv+0x4e>
 800225e:	2300      	movs	r3, #0
 8002260:	4698      	mov	r8, r3
 8002262:	469a      	mov	sl, r3
 8002264:	3301      	adds	r3, #1
 8002266:	2404      	movs	r4, #4
 8002268:	9303      	str	r3, [sp, #12]
 800226a:	e74c      	b.n	8002106 <__aeabi_ddiv+0x4e>
 800226c:	2301      	movs	r3, #1
 800226e:	431c      	orrs	r4, r3
 8002270:	2300      	movs	r3, #0
 8002272:	2101      	movs	r1, #1
 8002274:	469b      	mov	fp, r3
 8002276:	e764      	b.n	8002142 <__aeabi_ddiv+0x8a>
 8002278:	2303      	movs	r3, #3
 800227a:	0032      	movs	r2, r6
 800227c:	2103      	movs	r1, #3
 800227e:	431c      	orrs	r4, r3
 8002280:	e75f      	b.n	8002142 <__aeabi_ddiv+0x8a>
 8002282:	469a      	mov	sl, r3
 8002284:	2303      	movs	r3, #3
 8002286:	46d9      	mov	r9, fp
 8002288:	240c      	movs	r4, #12
 800228a:	9303      	str	r3, [sp, #12]
 800228c:	e73b      	b.n	8002106 <__aeabi_ddiv+0x4e>
 800228e:	2300      	movs	r3, #0
 8002290:	2480      	movs	r4, #128	@ 0x80
 8002292:	4698      	mov	r8, r3
 8002294:	2600      	movs	r6, #0
 8002296:	4b0f      	ldr	r3, [pc, #60]	@ (80022d4 <__aeabi_ddiv+0x21c>)
 8002298:	0324      	lsls	r4, r4, #12
 800229a:	e779      	b.n	8002190 <__aeabi_ddiv+0xd8>
 800229c:	2480      	movs	r4, #128	@ 0x80
 800229e:	465b      	mov	r3, fp
 80022a0:	0324      	lsls	r4, r4, #12
 80022a2:	431c      	orrs	r4, r3
 80022a4:	0324      	lsls	r4, r4, #12
 80022a6:	002e      	movs	r6, r5
 80022a8:	4690      	mov	r8, r2
 80022aa:	4b0a      	ldr	r3, [pc, #40]	@ (80022d4 <__aeabi_ddiv+0x21c>)
 80022ac:	0b24      	lsrs	r4, r4, #12
 80022ae:	e76f      	b.n	8002190 <__aeabi_ddiv+0xd8>
 80022b0:	2480      	movs	r4, #128	@ 0x80
 80022b2:	464b      	mov	r3, r9
 80022b4:	0324      	lsls	r4, r4, #12
 80022b6:	4223      	tst	r3, r4
 80022b8:	d002      	beq.n	80022c0 <__aeabi_ddiv+0x208>
 80022ba:	465b      	mov	r3, fp
 80022bc:	4223      	tst	r3, r4
 80022be:	d0f0      	beq.n	80022a2 <__aeabi_ddiv+0x1ea>
 80022c0:	2480      	movs	r4, #128	@ 0x80
 80022c2:	464b      	mov	r3, r9
 80022c4:	0324      	lsls	r4, r4, #12
 80022c6:	431c      	orrs	r4, r3
 80022c8:	0324      	lsls	r4, r4, #12
 80022ca:	9e02      	ldr	r6, [sp, #8]
 80022cc:	4b01      	ldr	r3, [pc, #4]	@ (80022d4 <__aeabi_ddiv+0x21c>)
 80022ce:	0b24      	lsrs	r4, r4, #12
 80022d0:	e75e      	b.n	8002190 <__aeabi_ddiv+0xd8>
 80022d2:	46c0      	nop			@ (mov r8, r8)
 80022d4:	000007ff 	.word	0x000007ff
 80022d8:	fffffc01 	.word	0xfffffc01
 80022dc:	08016f9c 	.word	0x08016f9c
 80022e0:	fffff801 	.word	0xfffff801
 80022e4:	000003f3 	.word	0x000003f3
 80022e8:	fffffc0d 	.word	0xfffffc0d
 80022ec:	45cb      	cmp	fp, r9
 80022ee:	d200      	bcs.n	80022f2 <__aeabi_ddiv+0x23a>
 80022f0:	e0f8      	b.n	80024e4 <__aeabi_ddiv+0x42c>
 80022f2:	d100      	bne.n	80022f6 <__aeabi_ddiv+0x23e>
 80022f4:	e0f3      	b.n	80024de <__aeabi_ddiv+0x426>
 80022f6:	2301      	movs	r3, #1
 80022f8:	425b      	negs	r3, r3
 80022fa:	469c      	mov	ip, r3
 80022fc:	4644      	mov	r4, r8
 80022fe:	4648      	mov	r0, r9
 8002300:	2500      	movs	r5, #0
 8002302:	44e2      	add	sl, ip
 8002304:	465b      	mov	r3, fp
 8002306:	0e17      	lsrs	r7, r2, #24
 8002308:	021b      	lsls	r3, r3, #8
 800230a:	431f      	orrs	r7, r3
 800230c:	0c19      	lsrs	r1, r3, #16
 800230e:	043b      	lsls	r3, r7, #16
 8002310:	0212      	lsls	r2, r2, #8
 8002312:	9700      	str	r7, [sp, #0]
 8002314:	0c1f      	lsrs	r7, r3, #16
 8002316:	4691      	mov	r9, r2
 8002318:	9102      	str	r1, [sp, #8]
 800231a:	9703      	str	r7, [sp, #12]
 800231c:	f7fd ff96 	bl	800024c <__aeabi_uidivmod>
 8002320:	0002      	movs	r2, r0
 8002322:	437a      	muls	r2, r7
 8002324:	040b      	lsls	r3, r1, #16
 8002326:	0c21      	lsrs	r1, r4, #16
 8002328:	4680      	mov	r8, r0
 800232a:	4319      	orrs	r1, r3
 800232c:	428a      	cmp	r2, r1
 800232e:	d909      	bls.n	8002344 <__aeabi_ddiv+0x28c>
 8002330:	9f00      	ldr	r7, [sp, #0]
 8002332:	2301      	movs	r3, #1
 8002334:	46bc      	mov	ip, r7
 8002336:	425b      	negs	r3, r3
 8002338:	4461      	add	r1, ip
 800233a:	469c      	mov	ip, r3
 800233c:	44e0      	add	r8, ip
 800233e:	428f      	cmp	r7, r1
 8002340:	d800      	bhi.n	8002344 <__aeabi_ddiv+0x28c>
 8002342:	e15c      	b.n	80025fe <__aeabi_ddiv+0x546>
 8002344:	1a88      	subs	r0, r1, r2
 8002346:	9902      	ldr	r1, [sp, #8]
 8002348:	f7fd ff80 	bl	800024c <__aeabi_uidivmod>
 800234c:	9a03      	ldr	r2, [sp, #12]
 800234e:	0424      	lsls	r4, r4, #16
 8002350:	4342      	muls	r2, r0
 8002352:	0409      	lsls	r1, r1, #16
 8002354:	0c24      	lsrs	r4, r4, #16
 8002356:	0003      	movs	r3, r0
 8002358:	430c      	orrs	r4, r1
 800235a:	42a2      	cmp	r2, r4
 800235c:	d906      	bls.n	800236c <__aeabi_ddiv+0x2b4>
 800235e:	9900      	ldr	r1, [sp, #0]
 8002360:	3b01      	subs	r3, #1
 8002362:	468c      	mov	ip, r1
 8002364:	4464      	add	r4, ip
 8002366:	42a1      	cmp	r1, r4
 8002368:	d800      	bhi.n	800236c <__aeabi_ddiv+0x2b4>
 800236a:	e142      	b.n	80025f2 <__aeabi_ddiv+0x53a>
 800236c:	1aa0      	subs	r0, r4, r2
 800236e:	4642      	mov	r2, r8
 8002370:	0412      	lsls	r2, r2, #16
 8002372:	431a      	orrs	r2, r3
 8002374:	4693      	mov	fp, r2
 8002376:	464b      	mov	r3, r9
 8002378:	4659      	mov	r1, fp
 800237a:	0c1b      	lsrs	r3, r3, #16
 800237c:	001f      	movs	r7, r3
 800237e:	9304      	str	r3, [sp, #16]
 8002380:	040b      	lsls	r3, r1, #16
 8002382:	4649      	mov	r1, r9
 8002384:	0409      	lsls	r1, r1, #16
 8002386:	0c09      	lsrs	r1, r1, #16
 8002388:	000c      	movs	r4, r1
 800238a:	0c1b      	lsrs	r3, r3, #16
 800238c:	435c      	muls	r4, r3
 800238e:	0c12      	lsrs	r2, r2, #16
 8002390:	437b      	muls	r3, r7
 8002392:	4688      	mov	r8, r1
 8002394:	4351      	muls	r1, r2
 8002396:	437a      	muls	r2, r7
 8002398:	0c27      	lsrs	r7, r4, #16
 800239a:	46bc      	mov	ip, r7
 800239c:	185b      	adds	r3, r3, r1
 800239e:	4463      	add	r3, ip
 80023a0:	4299      	cmp	r1, r3
 80023a2:	d903      	bls.n	80023ac <__aeabi_ddiv+0x2f4>
 80023a4:	2180      	movs	r1, #128	@ 0x80
 80023a6:	0249      	lsls	r1, r1, #9
 80023a8:	468c      	mov	ip, r1
 80023aa:	4462      	add	r2, ip
 80023ac:	0c19      	lsrs	r1, r3, #16
 80023ae:	0424      	lsls	r4, r4, #16
 80023b0:	041b      	lsls	r3, r3, #16
 80023b2:	0c24      	lsrs	r4, r4, #16
 80023b4:	188a      	adds	r2, r1, r2
 80023b6:	191c      	adds	r4, r3, r4
 80023b8:	4290      	cmp	r0, r2
 80023ba:	d302      	bcc.n	80023c2 <__aeabi_ddiv+0x30a>
 80023bc:	d116      	bne.n	80023ec <__aeabi_ddiv+0x334>
 80023be:	42a5      	cmp	r5, r4
 80023c0:	d214      	bcs.n	80023ec <__aeabi_ddiv+0x334>
 80023c2:	465b      	mov	r3, fp
 80023c4:	9f00      	ldr	r7, [sp, #0]
 80023c6:	3b01      	subs	r3, #1
 80023c8:	444d      	add	r5, r9
 80023ca:	9305      	str	r3, [sp, #20]
 80023cc:	454d      	cmp	r5, r9
 80023ce:	419b      	sbcs	r3, r3
 80023d0:	46bc      	mov	ip, r7
 80023d2:	425b      	negs	r3, r3
 80023d4:	4463      	add	r3, ip
 80023d6:	18c0      	adds	r0, r0, r3
 80023d8:	4287      	cmp	r7, r0
 80023da:	d300      	bcc.n	80023de <__aeabi_ddiv+0x326>
 80023dc:	e102      	b.n	80025e4 <__aeabi_ddiv+0x52c>
 80023de:	4282      	cmp	r2, r0
 80023e0:	d900      	bls.n	80023e4 <__aeabi_ddiv+0x32c>
 80023e2:	e129      	b.n	8002638 <__aeabi_ddiv+0x580>
 80023e4:	d100      	bne.n	80023e8 <__aeabi_ddiv+0x330>
 80023e6:	e124      	b.n	8002632 <__aeabi_ddiv+0x57a>
 80023e8:	9b05      	ldr	r3, [sp, #20]
 80023ea:	469b      	mov	fp, r3
 80023ec:	1b2c      	subs	r4, r5, r4
 80023ee:	42a5      	cmp	r5, r4
 80023f0:	41ad      	sbcs	r5, r5
 80023f2:	9b00      	ldr	r3, [sp, #0]
 80023f4:	1a80      	subs	r0, r0, r2
 80023f6:	426d      	negs	r5, r5
 80023f8:	1b40      	subs	r0, r0, r5
 80023fa:	4283      	cmp	r3, r0
 80023fc:	d100      	bne.n	8002400 <__aeabi_ddiv+0x348>
 80023fe:	e10f      	b.n	8002620 <__aeabi_ddiv+0x568>
 8002400:	9902      	ldr	r1, [sp, #8]
 8002402:	f7fd ff23 	bl	800024c <__aeabi_uidivmod>
 8002406:	9a03      	ldr	r2, [sp, #12]
 8002408:	040b      	lsls	r3, r1, #16
 800240a:	4342      	muls	r2, r0
 800240c:	0c21      	lsrs	r1, r4, #16
 800240e:	0005      	movs	r5, r0
 8002410:	4319      	orrs	r1, r3
 8002412:	428a      	cmp	r2, r1
 8002414:	d900      	bls.n	8002418 <__aeabi_ddiv+0x360>
 8002416:	e0cb      	b.n	80025b0 <__aeabi_ddiv+0x4f8>
 8002418:	1a88      	subs	r0, r1, r2
 800241a:	9902      	ldr	r1, [sp, #8]
 800241c:	f7fd ff16 	bl	800024c <__aeabi_uidivmod>
 8002420:	9a03      	ldr	r2, [sp, #12]
 8002422:	0424      	lsls	r4, r4, #16
 8002424:	4342      	muls	r2, r0
 8002426:	0409      	lsls	r1, r1, #16
 8002428:	0c24      	lsrs	r4, r4, #16
 800242a:	0003      	movs	r3, r0
 800242c:	430c      	orrs	r4, r1
 800242e:	42a2      	cmp	r2, r4
 8002430:	d900      	bls.n	8002434 <__aeabi_ddiv+0x37c>
 8002432:	e0ca      	b.n	80025ca <__aeabi_ddiv+0x512>
 8002434:	4641      	mov	r1, r8
 8002436:	1aa4      	subs	r4, r4, r2
 8002438:	042a      	lsls	r2, r5, #16
 800243a:	431a      	orrs	r2, r3
 800243c:	9f04      	ldr	r7, [sp, #16]
 800243e:	0413      	lsls	r3, r2, #16
 8002440:	0c1b      	lsrs	r3, r3, #16
 8002442:	4359      	muls	r1, r3
 8002444:	4640      	mov	r0, r8
 8002446:	437b      	muls	r3, r7
 8002448:	469c      	mov	ip, r3
 800244a:	0c15      	lsrs	r5, r2, #16
 800244c:	4368      	muls	r0, r5
 800244e:	0c0b      	lsrs	r3, r1, #16
 8002450:	4484      	add	ip, r0
 8002452:	4463      	add	r3, ip
 8002454:	437d      	muls	r5, r7
 8002456:	4298      	cmp	r0, r3
 8002458:	d903      	bls.n	8002462 <__aeabi_ddiv+0x3aa>
 800245a:	2080      	movs	r0, #128	@ 0x80
 800245c:	0240      	lsls	r0, r0, #9
 800245e:	4684      	mov	ip, r0
 8002460:	4465      	add	r5, ip
 8002462:	0c18      	lsrs	r0, r3, #16
 8002464:	0409      	lsls	r1, r1, #16
 8002466:	041b      	lsls	r3, r3, #16
 8002468:	0c09      	lsrs	r1, r1, #16
 800246a:	1940      	adds	r0, r0, r5
 800246c:	185b      	adds	r3, r3, r1
 800246e:	4284      	cmp	r4, r0
 8002470:	d327      	bcc.n	80024c2 <__aeabi_ddiv+0x40a>
 8002472:	d023      	beq.n	80024bc <__aeabi_ddiv+0x404>
 8002474:	2301      	movs	r3, #1
 8002476:	0035      	movs	r5, r6
 8002478:	431a      	orrs	r2, r3
 800247a:	4b94      	ldr	r3, [pc, #592]	@ (80026cc <__aeabi_ddiv+0x614>)
 800247c:	4453      	add	r3, sl
 800247e:	2b00      	cmp	r3, #0
 8002480:	dd60      	ble.n	8002544 <__aeabi_ddiv+0x48c>
 8002482:	0751      	lsls	r1, r2, #29
 8002484:	d000      	beq.n	8002488 <__aeabi_ddiv+0x3d0>
 8002486:	e086      	b.n	8002596 <__aeabi_ddiv+0x4de>
 8002488:	002e      	movs	r6, r5
 800248a:	08d1      	lsrs	r1, r2, #3
 800248c:	465a      	mov	r2, fp
 800248e:	01d2      	lsls	r2, r2, #7
 8002490:	d506      	bpl.n	80024a0 <__aeabi_ddiv+0x3e8>
 8002492:	465a      	mov	r2, fp
 8002494:	4b8e      	ldr	r3, [pc, #568]	@ (80026d0 <__aeabi_ddiv+0x618>)
 8002496:	401a      	ands	r2, r3
 8002498:	2380      	movs	r3, #128	@ 0x80
 800249a:	4693      	mov	fp, r2
 800249c:	00db      	lsls	r3, r3, #3
 800249e:	4453      	add	r3, sl
 80024a0:	4a8c      	ldr	r2, [pc, #560]	@ (80026d4 <__aeabi_ddiv+0x61c>)
 80024a2:	4293      	cmp	r3, r2
 80024a4:	dd00      	ble.n	80024a8 <__aeabi_ddiv+0x3f0>
 80024a6:	e680      	b.n	80021aa <__aeabi_ddiv+0xf2>
 80024a8:	465a      	mov	r2, fp
 80024aa:	0752      	lsls	r2, r2, #29
 80024ac:	430a      	orrs	r2, r1
 80024ae:	4690      	mov	r8, r2
 80024b0:	465a      	mov	r2, fp
 80024b2:	055b      	lsls	r3, r3, #21
 80024b4:	0254      	lsls	r4, r2, #9
 80024b6:	0b24      	lsrs	r4, r4, #12
 80024b8:	0d5b      	lsrs	r3, r3, #21
 80024ba:	e669      	b.n	8002190 <__aeabi_ddiv+0xd8>
 80024bc:	0035      	movs	r5, r6
 80024be:	2b00      	cmp	r3, #0
 80024c0:	d0db      	beq.n	800247a <__aeabi_ddiv+0x3c2>
 80024c2:	9d00      	ldr	r5, [sp, #0]
 80024c4:	1e51      	subs	r1, r2, #1
 80024c6:	46ac      	mov	ip, r5
 80024c8:	4464      	add	r4, ip
 80024ca:	42ac      	cmp	r4, r5
 80024cc:	d200      	bcs.n	80024d0 <__aeabi_ddiv+0x418>
 80024ce:	e09e      	b.n	800260e <__aeabi_ddiv+0x556>
 80024d0:	4284      	cmp	r4, r0
 80024d2:	d200      	bcs.n	80024d6 <__aeabi_ddiv+0x41e>
 80024d4:	e0e1      	b.n	800269a <__aeabi_ddiv+0x5e2>
 80024d6:	d100      	bne.n	80024da <__aeabi_ddiv+0x422>
 80024d8:	e0ee      	b.n	80026b8 <__aeabi_ddiv+0x600>
 80024da:	000a      	movs	r2, r1
 80024dc:	e7ca      	b.n	8002474 <__aeabi_ddiv+0x3bc>
 80024de:	4542      	cmp	r2, r8
 80024e0:	d900      	bls.n	80024e4 <__aeabi_ddiv+0x42c>
 80024e2:	e708      	b.n	80022f6 <__aeabi_ddiv+0x23e>
 80024e4:	464b      	mov	r3, r9
 80024e6:	07dc      	lsls	r4, r3, #31
 80024e8:	0858      	lsrs	r0, r3, #1
 80024ea:	4643      	mov	r3, r8
 80024ec:	085b      	lsrs	r3, r3, #1
 80024ee:	431c      	orrs	r4, r3
 80024f0:	4643      	mov	r3, r8
 80024f2:	07dd      	lsls	r5, r3, #31
 80024f4:	e706      	b.n	8002304 <__aeabi_ddiv+0x24c>
 80024f6:	f001 fa83 	bl	8003a00 <__clzsi2>
 80024fa:	2315      	movs	r3, #21
 80024fc:	469c      	mov	ip, r3
 80024fe:	4484      	add	ip, r0
 8002500:	0002      	movs	r2, r0
 8002502:	4663      	mov	r3, ip
 8002504:	3220      	adds	r2, #32
 8002506:	2b1c      	cmp	r3, #28
 8002508:	dc00      	bgt.n	800250c <__aeabi_ddiv+0x454>
 800250a:	e692      	b.n	8002232 <__aeabi_ddiv+0x17a>
 800250c:	0023      	movs	r3, r4
 800250e:	3808      	subs	r0, #8
 8002510:	4083      	lsls	r3, r0
 8002512:	4699      	mov	r9, r3
 8002514:	2300      	movs	r3, #0
 8002516:	4698      	mov	r8, r3
 8002518:	e69a      	b.n	8002250 <__aeabi_ddiv+0x198>
 800251a:	f001 fa71 	bl	8003a00 <__clzsi2>
 800251e:	0002      	movs	r2, r0
 8002520:	0003      	movs	r3, r0
 8002522:	3215      	adds	r2, #21
 8002524:	3320      	adds	r3, #32
 8002526:	2a1c      	cmp	r2, #28
 8002528:	dc00      	bgt.n	800252c <__aeabi_ddiv+0x474>
 800252a:	e65f      	b.n	80021ec <__aeabi_ddiv+0x134>
 800252c:	9900      	ldr	r1, [sp, #0]
 800252e:	3808      	subs	r0, #8
 8002530:	4081      	lsls	r1, r0
 8002532:	2200      	movs	r2, #0
 8002534:	468b      	mov	fp, r1
 8002536:	e666      	b.n	8002206 <__aeabi_ddiv+0x14e>
 8002538:	2200      	movs	r2, #0
 800253a:	002e      	movs	r6, r5
 800253c:	2400      	movs	r4, #0
 800253e:	4690      	mov	r8, r2
 8002540:	4b65      	ldr	r3, [pc, #404]	@ (80026d8 <__aeabi_ddiv+0x620>)
 8002542:	e625      	b.n	8002190 <__aeabi_ddiv+0xd8>
 8002544:	002e      	movs	r6, r5
 8002546:	2101      	movs	r1, #1
 8002548:	1ac9      	subs	r1, r1, r3
 800254a:	2938      	cmp	r1, #56	@ 0x38
 800254c:	dd00      	ble.n	8002550 <__aeabi_ddiv+0x498>
 800254e:	e61b      	b.n	8002188 <__aeabi_ddiv+0xd0>
 8002550:	291f      	cmp	r1, #31
 8002552:	dc7e      	bgt.n	8002652 <__aeabi_ddiv+0x59a>
 8002554:	4861      	ldr	r0, [pc, #388]	@ (80026dc <__aeabi_ddiv+0x624>)
 8002556:	0014      	movs	r4, r2
 8002558:	4450      	add	r0, sl
 800255a:	465b      	mov	r3, fp
 800255c:	4082      	lsls	r2, r0
 800255e:	4083      	lsls	r3, r0
 8002560:	40cc      	lsrs	r4, r1
 8002562:	1e50      	subs	r0, r2, #1
 8002564:	4182      	sbcs	r2, r0
 8002566:	4323      	orrs	r3, r4
 8002568:	431a      	orrs	r2, r3
 800256a:	465b      	mov	r3, fp
 800256c:	40cb      	lsrs	r3, r1
 800256e:	0751      	lsls	r1, r2, #29
 8002570:	d009      	beq.n	8002586 <__aeabi_ddiv+0x4ce>
 8002572:	210f      	movs	r1, #15
 8002574:	4011      	ands	r1, r2
 8002576:	2904      	cmp	r1, #4
 8002578:	d005      	beq.n	8002586 <__aeabi_ddiv+0x4ce>
 800257a:	1d11      	adds	r1, r2, #4
 800257c:	4291      	cmp	r1, r2
 800257e:	4192      	sbcs	r2, r2
 8002580:	4252      	negs	r2, r2
 8002582:	189b      	adds	r3, r3, r2
 8002584:	000a      	movs	r2, r1
 8002586:	0219      	lsls	r1, r3, #8
 8002588:	d400      	bmi.n	800258c <__aeabi_ddiv+0x4d4>
 800258a:	e09b      	b.n	80026c4 <__aeabi_ddiv+0x60c>
 800258c:	2200      	movs	r2, #0
 800258e:	2301      	movs	r3, #1
 8002590:	2400      	movs	r4, #0
 8002592:	4690      	mov	r8, r2
 8002594:	e5fc      	b.n	8002190 <__aeabi_ddiv+0xd8>
 8002596:	210f      	movs	r1, #15
 8002598:	4011      	ands	r1, r2
 800259a:	2904      	cmp	r1, #4
 800259c:	d100      	bne.n	80025a0 <__aeabi_ddiv+0x4e8>
 800259e:	e773      	b.n	8002488 <__aeabi_ddiv+0x3d0>
 80025a0:	1d11      	adds	r1, r2, #4
 80025a2:	4291      	cmp	r1, r2
 80025a4:	4192      	sbcs	r2, r2
 80025a6:	4252      	negs	r2, r2
 80025a8:	002e      	movs	r6, r5
 80025aa:	08c9      	lsrs	r1, r1, #3
 80025ac:	4493      	add	fp, r2
 80025ae:	e76d      	b.n	800248c <__aeabi_ddiv+0x3d4>
 80025b0:	9b00      	ldr	r3, [sp, #0]
 80025b2:	3d01      	subs	r5, #1
 80025b4:	469c      	mov	ip, r3
 80025b6:	4461      	add	r1, ip
 80025b8:	428b      	cmp	r3, r1
 80025ba:	d900      	bls.n	80025be <__aeabi_ddiv+0x506>
 80025bc:	e72c      	b.n	8002418 <__aeabi_ddiv+0x360>
 80025be:	428a      	cmp	r2, r1
 80025c0:	d800      	bhi.n	80025c4 <__aeabi_ddiv+0x50c>
 80025c2:	e729      	b.n	8002418 <__aeabi_ddiv+0x360>
 80025c4:	1e85      	subs	r5, r0, #2
 80025c6:	4461      	add	r1, ip
 80025c8:	e726      	b.n	8002418 <__aeabi_ddiv+0x360>
 80025ca:	9900      	ldr	r1, [sp, #0]
 80025cc:	3b01      	subs	r3, #1
 80025ce:	468c      	mov	ip, r1
 80025d0:	4464      	add	r4, ip
 80025d2:	42a1      	cmp	r1, r4
 80025d4:	d900      	bls.n	80025d8 <__aeabi_ddiv+0x520>
 80025d6:	e72d      	b.n	8002434 <__aeabi_ddiv+0x37c>
 80025d8:	42a2      	cmp	r2, r4
 80025da:	d800      	bhi.n	80025de <__aeabi_ddiv+0x526>
 80025dc:	e72a      	b.n	8002434 <__aeabi_ddiv+0x37c>
 80025de:	1e83      	subs	r3, r0, #2
 80025e0:	4464      	add	r4, ip
 80025e2:	e727      	b.n	8002434 <__aeabi_ddiv+0x37c>
 80025e4:	4287      	cmp	r7, r0
 80025e6:	d000      	beq.n	80025ea <__aeabi_ddiv+0x532>
 80025e8:	e6fe      	b.n	80023e8 <__aeabi_ddiv+0x330>
 80025ea:	45a9      	cmp	r9, r5
 80025ec:	d900      	bls.n	80025f0 <__aeabi_ddiv+0x538>
 80025ee:	e6fb      	b.n	80023e8 <__aeabi_ddiv+0x330>
 80025f0:	e6f5      	b.n	80023de <__aeabi_ddiv+0x326>
 80025f2:	42a2      	cmp	r2, r4
 80025f4:	d800      	bhi.n	80025f8 <__aeabi_ddiv+0x540>
 80025f6:	e6b9      	b.n	800236c <__aeabi_ddiv+0x2b4>
 80025f8:	1e83      	subs	r3, r0, #2
 80025fa:	4464      	add	r4, ip
 80025fc:	e6b6      	b.n	800236c <__aeabi_ddiv+0x2b4>
 80025fe:	428a      	cmp	r2, r1
 8002600:	d800      	bhi.n	8002604 <__aeabi_ddiv+0x54c>
 8002602:	e69f      	b.n	8002344 <__aeabi_ddiv+0x28c>
 8002604:	46bc      	mov	ip, r7
 8002606:	1e83      	subs	r3, r0, #2
 8002608:	4698      	mov	r8, r3
 800260a:	4461      	add	r1, ip
 800260c:	e69a      	b.n	8002344 <__aeabi_ddiv+0x28c>
 800260e:	000a      	movs	r2, r1
 8002610:	4284      	cmp	r4, r0
 8002612:	d000      	beq.n	8002616 <__aeabi_ddiv+0x55e>
 8002614:	e72e      	b.n	8002474 <__aeabi_ddiv+0x3bc>
 8002616:	454b      	cmp	r3, r9
 8002618:	d000      	beq.n	800261c <__aeabi_ddiv+0x564>
 800261a:	e72b      	b.n	8002474 <__aeabi_ddiv+0x3bc>
 800261c:	0035      	movs	r5, r6
 800261e:	e72c      	b.n	800247a <__aeabi_ddiv+0x3c2>
 8002620:	4b2a      	ldr	r3, [pc, #168]	@ (80026cc <__aeabi_ddiv+0x614>)
 8002622:	4a2f      	ldr	r2, [pc, #188]	@ (80026e0 <__aeabi_ddiv+0x628>)
 8002624:	4453      	add	r3, sl
 8002626:	4592      	cmp	sl, r2
 8002628:	db43      	blt.n	80026b2 <__aeabi_ddiv+0x5fa>
 800262a:	2201      	movs	r2, #1
 800262c:	2100      	movs	r1, #0
 800262e:	4493      	add	fp, r2
 8002630:	e72c      	b.n	800248c <__aeabi_ddiv+0x3d4>
 8002632:	42ac      	cmp	r4, r5
 8002634:	d800      	bhi.n	8002638 <__aeabi_ddiv+0x580>
 8002636:	e6d7      	b.n	80023e8 <__aeabi_ddiv+0x330>
 8002638:	2302      	movs	r3, #2
 800263a:	425b      	negs	r3, r3
 800263c:	469c      	mov	ip, r3
 800263e:	9900      	ldr	r1, [sp, #0]
 8002640:	444d      	add	r5, r9
 8002642:	454d      	cmp	r5, r9
 8002644:	419b      	sbcs	r3, r3
 8002646:	44e3      	add	fp, ip
 8002648:	468c      	mov	ip, r1
 800264a:	425b      	negs	r3, r3
 800264c:	4463      	add	r3, ip
 800264e:	18c0      	adds	r0, r0, r3
 8002650:	e6cc      	b.n	80023ec <__aeabi_ddiv+0x334>
 8002652:	201f      	movs	r0, #31
 8002654:	4240      	negs	r0, r0
 8002656:	1ac3      	subs	r3, r0, r3
 8002658:	4658      	mov	r0, fp
 800265a:	40d8      	lsrs	r0, r3
 800265c:	2920      	cmp	r1, #32
 800265e:	d004      	beq.n	800266a <__aeabi_ddiv+0x5b2>
 8002660:	4659      	mov	r1, fp
 8002662:	4b20      	ldr	r3, [pc, #128]	@ (80026e4 <__aeabi_ddiv+0x62c>)
 8002664:	4453      	add	r3, sl
 8002666:	4099      	lsls	r1, r3
 8002668:	430a      	orrs	r2, r1
 800266a:	1e53      	subs	r3, r2, #1
 800266c:	419a      	sbcs	r2, r3
 800266e:	2307      	movs	r3, #7
 8002670:	0019      	movs	r1, r3
 8002672:	4302      	orrs	r2, r0
 8002674:	2400      	movs	r4, #0
 8002676:	4011      	ands	r1, r2
 8002678:	4213      	tst	r3, r2
 800267a:	d009      	beq.n	8002690 <__aeabi_ddiv+0x5d8>
 800267c:	3308      	adds	r3, #8
 800267e:	4013      	ands	r3, r2
 8002680:	2b04      	cmp	r3, #4
 8002682:	d01d      	beq.n	80026c0 <__aeabi_ddiv+0x608>
 8002684:	1d13      	adds	r3, r2, #4
 8002686:	4293      	cmp	r3, r2
 8002688:	4189      	sbcs	r1, r1
 800268a:	001a      	movs	r2, r3
 800268c:	4249      	negs	r1, r1
 800268e:	0749      	lsls	r1, r1, #29
 8002690:	08d2      	lsrs	r2, r2, #3
 8002692:	430a      	orrs	r2, r1
 8002694:	4690      	mov	r8, r2
 8002696:	2300      	movs	r3, #0
 8002698:	e57a      	b.n	8002190 <__aeabi_ddiv+0xd8>
 800269a:	4649      	mov	r1, r9
 800269c:	9f00      	ldr	r7, [sp, #0]
 800269e:	004d      	lsls	r5, r1, #1
 80026a0:	454d      	cmp	r5, r9
 80026a2:	4189      	sbcs	r1, r1
 80026a4:	46bc      	mov	ip, r7
 80026a6:	4249      	negs	r1, r1
 80026a8:	4461      	add	r1, ip
 80026aa:	46a9      	mov	r9, r5
 80026ac:	3a02      	subs	r2, #2
 80026ae:	1864      	adds	r4, r4, r1
 80026b0:	e7ae      	b.n	8002610 <__aeabi_ddiv+0x558>
 80026b2:	2201      	movs	r2, #1
 80026b4:	4252      	negs	r2, r2
 80026b6:	e746      	b.n	8002546 <__aeabi_ddiv+0x48e>
 80026b8:	4599      	cmp	r9, r3
 80026ba:	d3ee      	bcc.n	800269a <__aeabi_ddiv+0x5e2>
 80026bc:	000a      	movs	r2, r1
 80026be:	e7aa      	b.n	8002616 <__aeabi_ddiv+0x55e>
 80026c0:	2100      	movs	r1, #0
 80026c2:	e7e5      	b.n	8002690 <__aeabi_ddiv+0x5d8>
 80026c4:	0759      	lsls	r1, r3, #29
 80026c6:	025b      	lsls	r3, r3, #9
 80026c8:	0b1c      	lsrs	r4, r3, #12
 80026ca:	e7e1      	b.n	8002690 <__aeabi_ddiv+0x5d8>
 80026cc:	000003ff 	.word	0x000003ff
 80026d0:	feffffff 	.word	0xfeffffff
 80026d4:	000007fe 	.word	0x000007fe
 80026d8:	000007ff 	.word	0x000007ff
 80026dc:	0000041e 	.word	0x0000041e
 80026e0:	fffffc02 	.word	0xfffffc02
 80026e4:	0000043e 	.word	0x0000043e

080026e8 <__eqdf2>:
 80026e8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80026ea:	4657      	mov	r7, sl
 80026ec:	46de      	mov	lr, fp
 80026ee:	464e      	mov	r6, r9
 80026f0:	4645      	mov	r5, r8
 80026f2:	b5e0      	push	{r5, r6, r7, lr}
 80026f4:	000d      	movs	r5, r1
 80026f6:	0004      	movs	r4, r0
 80026f8:	0fe8      	lsrs	r0, r5, #31
 80026fa:	4683      	mov	fp, r0
 80026fc:	0309      	lsls	r1, r1, #12
 80026fe:	0fd8      	lsrs	r0, r3, #31
 8002700:	0b09      	lsrs	r1, r1, #12
 8002702:	4682      	mov	sl, r0
 8002704:	4819      	ldr	r0, [pc, #100]	@ (800276c <__eqdf2+0x84>)
 8002706:	468c      	mov	ip, r1
 8002708:	031f      	lsls	r7, r3, #12
 800270a:	0069      	lsls	r1, r5, #1
 800270c:	005e      	lsls	r6, r3, #1
 800270e:	0d49      	lsrs	r1, r1, #21
 8002710:	0b3f      	lsrs	r7, r7, #12
 8002712:	0d76      	lsrs	r6, r6, #21
 8002714:	4281      	cmp	r1, r0
 8002716:	d018      	beq.n	800274a <__eqdf2+0x62>
 8002718:	4286      	cmp	r6, r0
 800271a:	d00f      	beq.n	800273c <__eqdf2+0x54>
 800271c:	2001      	movs	r0, #1
 800271e:	42b1      	cmp	r1, r6
 8002720:	d10d      	bne.n	800273e <__eqdf2+0x56>
 8002722:	45bc      	cmp	ip, r7
 8002724:	d10b      	bne.n	800273e <__eqdf2+0x56>
 8002726:	4294      	cmp	r4, r2
 8002728:	d109      	bne.n	800273e <__eqdf2+0x56>
 800272a:	45d3      	cmp	fp, sl
 800272c:	d01c      	beq.n	8002768 <__eqdf2+0x80>
 800272e:	2900      	cmp	r1, #0
 8002730:	d105      	bne.n	800273e <__eqdf2+0x56>
 8002732:	4660      	mov	r0, ip
 8002734:	4320      	orrs	r0, r4
 8002736:	1e43      	subs	r3, r0, #1
 8002738:	4198      	sbcs	r0, r3
 800273a:	e000      	b.n	800273e <__eqdf2+0x56>
 800273c:	2001      	movs	r0, #1
 800273e:	bcf0      	pop	{r4, r5, r6, r7}
 8002740:	46bb      	mov	fp, r7
 8002742:	46b2      	mov	sl, r6
 8002744:	46a9      	mov	r9, r5
 8002746:	46a0      	mov	r8, r4
 8002748:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800274a:	2001      	movs	r0, #1
 800274c:	428e      	cmp	r6, r1
 800274e:	d1f6      	bne.n	800273e <__eqdf2+0x56>
 8002750:	4661      	mov	r1, ip
 8002752:	4339      	orrs	r1, r7
 8002754:	000f      	movs	r7, r1
 8002756:	4317      	orrs	r7, r2
 8002758:	4327      	orrs	r7, r4
 800275a:	d1f0      	bne.n	800273e <__eqdf2+0x56>
 800275c:	465b      	mov	r3, fp
 800275e:	4652      	mov	r2, sl
 8002760:	1a98      	subs	r0, r3, r2
 8002762:	1e43      	subs	r3, r0, #1
 8002764:	4198      	sbcs	r0, r3
 8002766:	e7ea      	b.n	800273e <__eqdf2+0x56>
 8002768:	2000      	movs	r0, #0
 800276a:	e7e8      	b.n	800273e <__eqdf2+0x56>
 800276c:	000007ff 	.word	0x000007ff

08002770 <__gedf2>:
 8002770:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002772:	4657      	mov	r7, sl
 8002774:	464e      	mov	r6, r9
 8002776:	4645      	mov	r5, r8
 8002778:	46de      	mov	lr, fp
 800277a:	b5e0      	push	{r5, r6, r7, lr}
 800277c:	000d      	movs	r5, r1
 800277e:	030e      	lsls	r6, r1, #12
 8002780:	0049      	lsls	r1, r1, #1
 8002782:	0d49      	lsrs	r1, r1, #21
 8002784:	468a      	mov	sl, r1
 8002786:	0fdf      	lsrs	r7, r3, #31
 8002788:	0fe9      	lsrs	r1, r5, #31
 800278a:	46bc      	mov	ip, r7
 800278c:	b083      	sub	sp, #12
 800278e:	4f2f      	ldr	r7, [pc, #188]	@ (800284c <__gedf2+0xdc>)
 8002790:	0004      	movs	r4, r0
 8002792:	4680      	mov	r8, r0
 8002794:	9101      	str	r1, [sp, #4]
 8002796:	0058      	lsls	r0, r3, #1
 8002798:	0319      	lsls	r1, r3, #12
 800279a:	4691      	mov	r9, r2
 800279c:	0b36      	lsrs	r6, r6, #12
 800279e:	0b09      	lsrs	r1, r1, #12
 80027a0:	0d40      	lsrs	r0, r0, #21
 80027a2:	45ba      	cmp	sl, r7
 80027a4:	d01d      	beq.n	80027e2 <__gedf2+0x72>
 80027a6:	42b8      	cmp	r0, r7
 80027a8:	d00d      	beq.n	80027c6 <__gedf2+0x56>
 80027aa:	4657      	mov	r7, sl
 80027ac:	2f00      	cmp	r7, #0
 80027ae:	d12a      	bne.n	8002806 <__gedf2+0x96>
 80027b0:	4334      	orrs	r4, r6
 80027b2:	2800      	cmp	r0, #0
 80027b4:	d124      	bne.n	8002800 <__gedf2+0x90>
 80027b6:	430a      	orrs	r2, r1
 80027b8:	d036      	beq.n	8002828 <__gedf2+0xb8>
 80027ba:	2c00      	cmp	r4, #0
 80027bc:	d141      	bne.n	8002842 <__gedf2+0xd2>
 80027be:	4663      	mov	r3, ip
 80027c0:	0058      	lsls	r0, r3, #1
 80027c2:	3801      	subs	r0, #1
 80027c4:	e015      	b.n	80027f2 <__gedf2+0x82>
 80027c6:	4311      	orrs	r1, r2
 80027c8:	d138      	bne.n	800283c <__gedf2+0xcc>
 80027ca:	4653      	mov	r3, sl
 80027cc:	2b00      	cmp	r3, #0
 80027ce:	d101      	bne.n	80027d4 <__gedf2+0x64>
 80027d0:	4326      	orrs	r6, r4
 80027d2:	d0f4      	beq.n	80027be <__gedf2+0x4e>
 80027d4:	9b01      	ldr	r3, [sp, #4]
 80027d6:	4563      	cmp	r3, ip
 80027d8:	d107      	bne.n	80027ea <__gedf2+0x7a>
 80027da:	9b01      	ldr	r3, [sp, #4]
 80027dc:	0058      	lsls	r0, r3, #1
 80027de:	3801      	subs	r0, #1
 80027e0:	e007      	b.n	80027f2 <__gedf2+0x82>
 80027e2:	4326      	orrs	r6, r4
 80027e4:	d12a      	bne.n	800283c <__gedf2+0xcc>
 80027e6:	4550      	cmp	r0, sl
 80027e8:	d021      	beq.n	800282e <__gedf2+0xbe>
 80027ea:	2001      	movs	r0, #1
 80027ec:	9b01      	ldr	r3, [sp, #4]
 80027ee:	425f      	negs	r7, r3
 80027f0:	4338      	orrs	r0, r7
 80027f2:	b003      	add	sp, #12
 80027f4:	bcf0      	pop	{r4, r5, r6, r7}
 80027f6:	46bb      	mov	fp, r7
 80027f8:	46b2      	mov	sl, r6
 80027fa:	46a9      	mov	r9, r5
 80027fc:	46a0      	mov	r8, r4
 80027fe:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002800:	2c00      	cmp	r4, #0
 8002802:	d0dc      	beq.n	80027be <__gedf2+0x4e>
 8002804:	e7e6      	b.n	80027d4 <__gedf2+0x64>
 8002806:	2800      	cmp	r0, #0
 8002808:	d0ef      	beq.n	80027ea <__gedf2+0x7a>
 800280a:	9b01      	ldr	r3, [sp, #4]
 800280c:	4563      	cmp	r3, ip
 800280e:	d1ec      	bne.n	80027ea <__gedf2+0x7a>
 8002810:	4582      	cmp	sl, r0
 8002812:	dcea      	bgt.n	80027ea <__gedf2+0x7a>
 8002814:	dbe1      	blt.n	80027da <__gedf2+0x6a>
 8002816:	428e      	cmp	r6, r1
 8002818:	d8e7      	bhi.n	80027ea <__gedf2+0x7a>
 800281a:	d1de      	bne.n	80027da <__gedf2+0x6a>
 800281c:	45c8      	cmp	r8, r9
 800281e:	d8e4      	bhi.n	80027ea <__gedf2+0x7a>
 8002820:	2000      	movs	r0, #0
 8002822:	45c8      	cmp	r8, r9
 8002824:	d2e5      	bcs.n	80027f2 <__gedf2+0x82>
 8002826:	e7d8      	b.n	80027da <__gedf2+0x6a>
 8002828:	2c00      	cmp	r4, #0
 800282a:	d0e2      	beq.n	80027f2 <__gedf2+0x82>
 800282c:	e7dd      	b.n	80027ea <__gedf2+0x7a>
 800282e:	4311      	orrs	r1, r2
 8002830:	d104      	bne.n	800283c <__gedf2+0xcc>
 8002832:	9b01      	ldr	r3, [sp, #4]
 8002834:	4563      	cmp	r3, ip
 8002836:	d1d8      	bne.n	80027ea <__gedf2+0x7a>
 8002838:	2000      	movs	r0, #0
 800283a:	e7da      	b.n	80027f2 <__gedf2+0x82>
 800283c:	2002      	movs	r0, #2
 800283e:	4240      	negs	r0, r0
 8002840:	e7d7      	b.n	80027f2 <__gedf2+0x82>
 8002842:	9b01      	ldr	r3, [sp, #4]
 8002844:	4563      	cmp	r3, ip
 8002846:	d0e6      	beq.n	8002816 <__gedf2+0xa6>
 8002848:	e7cf      	b.n	80027ea <__gedf2+0x7a>
 800284a:	46c0      	nop			@ (mov r8, r8)
 800284c:	000007ff 	.word	0x000007ff

08002850 <__ledf2>:
 8002850:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002852:	4657      	mov	r7, sl
 8002854:	464e      	mov	r6, r9
 8002856:	4645      	mov	r5, r8
 8002858:	46de      	mov	lr, fp
 800285a:	b5e0      	push	{r5, r6, r7, lr}
 800285c:	000d      	movs	r5, r1
 800285e:	030e      	lsls	r6, r1, #12
 8002860:	0049      	lsls	r1, r1, #1
 8002862:	0d49      	lsrs	r1, r1, #21
 8002864:	468a      	mov	sl, r1
 8002866:	0fdf      	lsrs	r7, r3, #31
 8002868:	0fe9      	lsrs	r1, r5, #31
 800286a:	46bc      	mov	ip, r7
 800286c:	b083      	sub	sp, #12
 800286e:	4f2e      	ldr	r7, [pc, #184]	@ (8002928 <__ledf2+0xd8>)
 8002870:	0004      	movs	r4, r0
 8002872:	4680      	mov	r8, r0
 8002874:	9101      	str	r1, [sp, #4]
 8002876:	0058      	lsls	r0, r3, #1
 8002878:	0319      	lsls	r1, r3, #12
 800287a:	4691      	mov	r9, r2
 800287c:	0b36      	lsrs	r6, r6, #12
 800287e:	0b09      	lsrs	r1, r1, #12
 8002880:	0d40      	lsrs	r0, r0, #21
 8002882:	45ba      	cmp	sl, r7
 8002884:	d01e      	beq.n	80028c4 <__ledf2+0x74>
 8002886:	42b8      	cmp	r0, r7
 8002888:	d00d      	beq.n	80028a6 <__ledf2+0x56>
 800288a:	4657      	mov	r7, sl
 800288c:	2f00      	cmp	r7, #0
 800288e:	d127      	bne.n	80028e0 <__ledf2+0x90>
 8002890:	4334      	orrs	r4, r6
 8002892:	2800      	cmp	r0, #0
 8002894:	d133      	bne.n	80028fe <__ledf2+0xae>
 8002896:	430a      	orrs	r2, r1
 8002898:	d034      	beq.n	8002904 <__ledf2+0xb4>
 800289a:	2c00      	cmp	r4, #0
 800289c:	d140      	bne.n	8002920 <__ledf2+0xd0>
 800289e:	4663      	mov	r3, ip
 80028a0:	0058      	lsls	r0, r3, #1
 80028a2:	3801      	subs	r0, #1
 80028a4:	e015      	b.n	80028d2 <__ledf2+0x82>
 80028a6:	4311      	orrs	r1, r2
 80028a8:	d112      	bne.n	80028d0 <__ledf2+0x80>
 80028aa:	4653      	mov	r3, sl
 80028ac:	2b00      	cmp	r3, #0
 80028ae:	d101      	bne.n	80028b4 <__ledf2+0x64>
 80028b0:	4326      	orrs	r6, r4
 80028b2:	d0f4      	beq.n	800289e <__ledf2+0x4e>
 80028b4:	9b01      	ldr	r3, [sp, #4]
 80028b6:	4563      	cmp	r3, ip
 80028b8:	d01d      	beq.n	80028f6 <__ledf2+0xa6>
 80028ba:	2001      	movs	r0, #1
 80028bc:	9b01      	ldr	r3, [sp, #4]
 80028be:	425f      	negs	r7, r3
 80028c0:	4338      	orrs	r0, r7
 80028c2:	e006      	b.n	80028d2 <__ledf2+0x82>
 80028c4:	4326      	orrs	r6, r4
 80028c6:	d103      	bne.n	80028d0 <__ledf2+0x80>
 80028c8:	4550      	cmp	r0, sl
 80028ca:	d1f6      	bne.n	80028ba <__ledf2+0x6a>
 80028cc:	4311      	orrs	r1, r2
 80028ce:	d01c      	beq.n	800290a <__ledf2+0xba>
 80028d0:	2002      	movs	r0, #2
 80028d2:	b003      	add	sp, #12
 80028d4:	bcf0      	pop	{r4, r5, r6, r7}
 80028d6:	46bb      	mov	fp, r7
 80028d8:	46b2      	mov	sl, r6
 80028da:	46a9      	mov	r9, r5
 80028dc:	46a0      	mov	r8, r4
 80028de:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80028e0:	2800      	cmp	r0, #0
 80028e2:	d0ea      	beq.n	80028ba <__ledf2+0x6a>
 80028e4:	9b01      	ldr	r3, [sp, #4]
 80028e6:	4563      	cmp	r3, ip
 80028e8:	d1e7      	bne.n	80028ba <__ledf2+0x6a>
 80028ea:	4582      	cmp	sl, r0
 80028ec:	dce5      	bgt.n	80028ba <__ledf2+0x6a>
 80028ee:	db02      	blt.n	80028f6 <__ledf2+0xa6>
 80028f0:	428e      	cmp	r6, r1
 80028f2:	d8e2      	bhi.n	80028ba <__ledf2+0x6a>
 80028f4:	d00e      	beq.n	8002914 <__ledf2+0xc4>
 80028f6:	9b01      	ldr	r3, [sp, #4]
 80028f8:	0058      	lsls	r0, r3, #1
 80028fa:	3801      	subs	r0, #1
 80028fc:	e7e9      	b.n	80028d2 <__ledf2+0x82>
 80028fe:	2c00      	cmp	r4, #0
 8002900:	d0cd      	beq.n	800289e <__ledf2+0x4e>
 8002902:	e7d7      	b.n	80028b4 <__ledf2+0x64>
 8002904:	2c00      	cmp	r4, #0
 8002906:	d0e4      	beq.n	80028d2 <__ledf2+0x82>
 8002908:	e7d7      	b.n	80028ba <__ledf2+0x6a>
 800290a:	9b01      	ldr	r3, [sp, #4]
 800290c:	2000      	movs	r0, #0
 800290e:	4563      	cmp	r3, ip
 8002910:	d0df      	beq.n	80028d2 <__ledf2+0x82>
 8002912:	e7d2      	b.n	80028ba <__ledf2+0x6a>
 8002914:	45c8      	cmp	r8, r9
 8002916:	d8d0      	bhi.n	80028ba <__ledf2+0x6a>
 8002918:	2000      	movs	r0, #0
 800291a:	45c8      	cmp	r8, r9
 800291c:	d2d9      	bcs.n	80028d2 <__ledf2+0x82>
 800291e:	e7ea      	b.n	80028f6 <__ledf2+0xa6>
 8002920:	9b01      	ldr	r3, [sp, #4]
 8002922:	4563      	cmp	r3, ip
 8002924:	d0e4      	beq.n	80028f0 <__ledf2+0xa0>
 8002926:	e7c8      	b.n	80028ba <__ledf2+0x6a>
 8002928:	000007ff 	.word	0x000007ff

0800292c <__aeabi_dmul>:
 800292c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800292e:	4657      	mov	r7, sl
 8002930:	464e      	mov	r6, r9
 8002932:	46de      	mov	lr, fp
 8002934:	4645      	mov	r5, r8
 8002936:	b5e0      	push	{r5, r6, r7, lr}
 8002938:	001f      	movs	r7, r3
 800293a:	030b      	lsls	r3, r1, #12
 800293c:	0b1b      	lsrs	r3, r3, #12
 800293e:	0016      	movs	r6, r2
 8002940:	469a      	mov	sl, r3
 8002942:	0fca      	lsrs	r2, r1, #31
 8002944:	004b      	lsls	r3, r1, #1
 8002946:	0004      	movs	r4, r0
 8002948:	4691      	mov	r9, r2
 800294a:	b085      	sub	sp, #20
 800294c:	0d5b      	lsrs	r3, r3, #21
 800294e:	d100      	bne.n	8002952 <__aeabi_dmul+0x26>
 8002950:	e1cf      	b.n	8002cf2 <__aeabi_dmul+0x3c6>
 8002952:	4acd      	ldr	r2, [pc, #820]	@ (8002c88 <__aeabi_dmul+0x35c>)
 8002954:	4293      	cmp	r3, r2
 8002956:	d055      	beq.n	8002a04 <__aeabi_dmul+0xd8>
 8002958:	4651      	mov	r1, sl
 800295a:	0f42      	lsrs	r2, r0, #29
 800295c:	00c9      	lsls	r1, r1, #3
 800295e:	430a      	orrs	r2, r1
 8002960:	2180      	movs	r1, #128	@ 0x80
 8002962:	0409      	lsls	r1, r1, #16
 8002964:	4311      	orrs	r1, r2
 8002966:	00c2      	lsls	r2, r0, #3
 8002968:	4690      	mov	r8, r2
 800296a:	4ac8      	ldr	r2, [pc, #800]	@ (8002c8c <__aeabi_dmul+0x360>)
 800296c:	468a      	mov	sl, r1
 800296e:	4693      	mov	fp, r2
 8002970:	449b      	add	fp, r3
 8002972:	2300      	movs	r3, #0
 8002974:	2500      	movs	r5, #0
 8002976:	9302      	str	r3, [sp, #8]
 8002978:	033c      	lsls	r4, r7, #12
 800297a:	007b      	lsls	r3, r7, #1
 800297c:	0ffa      	lsrs	r2, r7, #31
 800297e:	9601      	str	r6, [sp, #4]
 8002980:	0b24      	lsrs	r4, r4, #12
 8002982:	0d5b      	lsrs	r3, r3, #21
 8002984:	9200      	str	r2, [sp, #0]
 8002986:	d100      	bne.n	800298a <__aeabi_dmul+0x5e>
 8002988:	e188      	b.n	8002c9c <__aeabi_dmul+0x370>
 800298a:	4abf      	ldr	r2, [pc, #764]	@ (8002c88 <__aeabi_dmul+0x35c>)
 800298c:	4293      	cmp	r3, r2
 800298e:	d100      	bne.n	8002992 <__aeabi_dmul+0x66>
 8002990:	e092      	b.n	8002ab8 <__aeabi_dmul+0x18c>
 8002992:	4abe      	ldr	r2, [pc, #760]	@ (8002c8c <__aeabi_dmul+0x360>)
 8002994:	4694      	mov	ip, r2
 8002996:	4463      	add	r3, ip
 8002998:	449b      	add	fp, r3
 800299a:	2d0a      	cmp	r5, #10
 800299c:	dc42      	bgt.n	8002a24 <__aeabi_dmul+0xf8>
 800299e:	00e4      	lsls	r4, r4, #3
 80029a0:	0f73      	lsrs	r3, r6, #29
 80029a2:	4323      	orrs	r3, r4
 80029a4:	2480      	movs	r4, #128	@ 0x80
 80029a6:	4649      	mov	r1, r9
 80029a8:	0424      	lsls	r4, r4, #16
 80029aa:	431c      	orrs	r4, r3
 80029ac:	00f3      	lsls	r3, r6, #3
 80029ae:	9301      	str	r3, [sp, #4]
 80029b0:	9b00      	ldr	r3, [sp, #0]
 80029b2:	2000      	movs	r0, #0
 80029b4:	4059      	eors	r1, r3
 80029b6:	b2cb      	uxtb	r3, r1
 80029b8:	9303      	str	r3, [sp, #12]
 80029ba:	2d02      	cmp	r5, #2
 80029bc:	dc00      	bgt.n	80029c0 <__aeabi_dmul+0x94>
 80029be:	e094      	b.n	8002aea <__aeabi_dmul+0x1be>
 80029c0:	2301      	movs	r3, #1
 80029c2:	40ab      	lsls	r3, r5
 80029c4:	001d      	movs	r5, r3
 80029c6:	23a6      	movs	r3, #166	@ 0xa6
 80029c8:	002a      	movs	r2, r5
 80029ca:	00db      	lsls	r3, r3, #3
 80029cc:	401a      	ands	r2, r3
 80029ce:	421d      	tst	r5, r3
 80029d0:	d000      	beq.n	80029d4 <__aeabi_dmul+0xa8>
 80029d2:	e229      	b.n	8002e28 <__aeabi_dmul+0x4fc>
 80029d4:	2390      	movs	r3, #144	@ 0x90
 80029d6:	009b      	lsls	r3, r3, #2
 80029d8:	421d      	tst	r5, r3
 80029da:	d100      	bne.n	80029de <__aeabi_dmul+0xb2>
 80029dc:	e24d      	b.n	8002e7a <__aeabi_dmul+0x54e>
 80029de:	2300      	movs	r3, #0
 80029e0:	2480      	movs	r4, #128	@ 0x80
 80029e2:	4699      	mov	r9, r3
 80029e4:	0324      	lsls	r4, r4, #12
 80029e6:	4ba8      	ldr	r3, [pc, #672]	@ (8002c88 <__aeabi_dmul+0x35c>)
 80029e8:	0010      	movs	r0, r2
 80029ea:	464a      	mov	r2, r9
 80029ec:	051b      	lsls	r3, r3, #20
 80029ee:	4323      	orrs	r3, r4
 80029f0:	07d2      	lsls	r2, r2, #31
 80029f2:	4313      	orrs	r3, r2
 80029f4:	0019      	movs	r1, r3
 80029f6:	b005      	add	sp, #20
 80029f8:	bcf0      	pop	{r4, r5, r6, r7}
 80029fa:	46bb      	mov	fp, r7
 80029fc:	46b2      	mov	sl, r6
 80029fe:	46a9      	mov	r9, r5
 8002a00:	46a0      	mov	r8, r4
 8002a02:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002a04:	4652      	mov	r2, sl
 8002a06:	4302      	orrs	r2, r0
 8002a08:	4690      	mov	r8, r2
 8002a0a:	d000      	beq.n	8002a0e <__aeabi_dmul+0xe2>
 8002a0c:	e1ac      	b.n	8002d68 <__aeabi_dmul+0x43c>
 8002a0e:	469b      	mov	fp, r3
 8002a10:	2302      	movs	r3, #2
 8002a12:	4692      	mov	sl, r2
 8002a14:	2508      	movs	r5, #8
 8002a16:	9302      	str	r3, [sp, #8]
 8002a18:	e7ae      	b.n	8002978 <__aeabi_dmul+0x4c>
 8002a1a:	9b00      	ldr	r3, [sp, #0]
 8002a1c:	46a2      	mov	sl, r4
 8002a1e:	4699      	mov	r9, r3
 8002a20:	9b01      	ldr	r3, [sp, #4]
 8002a22:	4698      	mov	r8, r3
 8002a24:	9b02      	ldr	r3, [sp, #8]
 8002a26:	2b02      	cmp	r3, #2
 8002a28:	d100      	bne.n	8002a2c <__aeabi_dmul+0x100>
 8002a2a:	e1ca      	b.n	8002dc2 <__aeabi_dmul+0x496>
 8002a2c:	2b03      	cmp	r3, #3
 8002a2e:	d100      	bne.n	8002a32 <__aeabi_dmul+0x106>
 8002a30:	e192      	b.n	8002d58 <__aeabi_dmul+0x42c>
 8002a32:	2b01      	cmp	r3, #1
 8002a34:	d110      	bne.n	8002a58 <__aeabi_dmul+0x12c>
 8002a36:	2300      	movs	r3, #0
 8002a38:	2400      	movs	r4, #0
 8002a3a:	2200      	movs	r2, #0
 8002a3c:	e7d4      	b.n	80029e8 <__aeabi_dmul+0xbc>
 8002a3e:	2201      	movs	r2, #1
 8002a40:	087b      	lsrs	r3, r7, #1
 8002a42:	403a      	ands	r2, r7
 8002a44:	4313      	orrs	r3, r2
 8002a46:	4652      	mov	r2, sl
 8002a48:	07d2      	lsls	r2, r2, #31
 8002a4a:	4313      	orrs	r3, r2
 8002a4c:	4698      	mov	r8, r3
 8002a4e:	4653      	mov	r3, sl
 8002a50:	085b      	lsrs	r3, r3, #1
 8002a52:	469a      	mov	sl, r3
 8002a54:	9b03      	ldr	r3, [sp, #12]
 8002a56:	4699      	mov	r9, r3
 8002a58:	465b      	mov	r3, fp
 8002a5a:	1c58      	adds	r0, r3, #1
 8002a5c:	2380      	movs	r3, #128	@ 0x80
 8002a5e:	00db      	lsls	r3, r3, #3
 8002a60:	445b      	add	r3, fp
 8002a62:	2b00      	cmp	r3, #0
 8002a64:	dc00      	bgt.n	8002a68 <__aeabi_dmul+0x13c>
 8002a66:	e1b1      	b.n	8002dcc <__aeabi_dmul+0x4a0>
 8002a68:	4642      	mov	r2, r8
 8002a6a:	0752      	lsls	r2, r2, #29
 8002a6c:	d00b      	beq.n	8002a86 <__aeabi_dmul+0x15a>
 8002a6e:	220f      	movs	r2, #15
 8002a70:	4641      	mov	r1, r8
 8002a72:	400a      	ands	r2, r1
 8002a74:	2a04      	cmp	r2, #4
 8002a76:	d006      	beq.n	8002a86 <__aeabi_dmul+0x15a>
 8002a78:	4642      	mov	r2, r8
 8002a7a:	1d11      	adds	r1, r2, #4
 8002a7c:	4541      	cmp	r1, r8
 8002a7e:	4192      	sbcs	r2, r2
 8002a80:	4688      	mov	r8, r1
 8002a82:	4252      	negs	r2, r2
 8002a84:	4492      	add	sl, r2
 8002a86:	4652      	mov	r2, sl
 8002a88:	01d2      	lsls	r2, r2, #7
 8002a8a:	d506      	bpl.n	8002a9a <__aeabi_dmul+0x16e>
 8002a8c:	4652      	mov	r2, sl
 8002a8e:	4b80      	ldr	r3, [pc, #512]	@ (8002c90 <__aeabi_dmul+0x364>)
 8002a90:	401a      	ands	r2, r3
 8002a92:	2380      	movs	r3, #128	@ 0x80
 8002a94:	4692      	mov	sl, r2
 8002a96:	00db      	lsls	r3, r3, #3
 8002a98:	18c3      	adds	r3, r0, r3
 8002a9a:	4a7e      	ldr	r2, [pc, #504]	@ (8002c94 <__aeabi_dmul+0x368>)
 8002a9c:	4293      	cmp	r3, r2
 8002a9e:	dd00      	ble.n	8002aa2 <__aeabi_dmul+0x176>
 8002aa0:	e18f      	b.n	8002dc2 <__aeabi_dmul+0x496>
 8002aa2:	4642      	mov	r2, r8
 8002aa4:	08d1      	lsrs	r1, r2, #3
 8002aa6:	4652      	mov	r2, sl
 8002aa8:	0752      	lsls	r2, r2, #29
 8002aaa:	430a      	orrs	r2, r1
 8002aac:	4651      	mov	r1, sl
 8002aae:	055b      	lsls	r3, r3, #21
 8002ab0:	024c      	lsls	r4, r1, #9
 8002ab2:	0b24      	lsrs	r4, r4, #12
 8002ab4:	0d5b      	lsrs	r3, r3, #21
 8002ab6:	e797      	b.n	80029e8 <__aeabi_dmul+0xbc>
 8002ab8:	4b73      	ldr	r3, [pc, #460]	@ (8002c88 <__aeabi_dmul+0x35c>)
 8002aba:	4326      	orrs	r6, r4
 8002abc:	469c      	mov	ip, r3
 8002abe:	44e3      	add	fp, ip
 8002ac0:	2e00      	cmp	r6, #0
 8002ac2:	d100      	bne.n	8002ac6 <__aeabi_dmul+0x19a>
 8002ac4:	e16f      	b.n	8002da6 <__aeabi_dmul+0x47a>
 8002ac6:	2303      	movs	r3, #3
 8002ac8:	4649      	mov	r1, r9
 8002aca:	431d      	orrs	r5, r3
 8002acc:	9b00      	ldr	r3, [sp, #0]
 8002ace:	4059      	eors	r1, r3
 8002ad0:	b2cb      	uxtb	r3, r1
 8002ad2:	9303      	str	r3, [sp, #12]
 8002ad4:	2d0a      	cmp	r5, #10
 8002ad6:	dd00      	ble.n	8002ada <__aeabi_dmul+0x1ae>
 8002ad8:	e133      	b.n	8002d42 <__aeabi_dmul+0x416>
 8002ada:	2301      	movs	r3, #1
 8002adc:	40ab      	lsls	r3, r5
 8002ade:	001d      	movs	r5, r3
 8002ae0:	2303      	movs	r3, #3
 8002ae2:	9302      	str	r3, [sp, #8]
 8002ae4:	2288      	movs	r2, #136	@ 0x88
 8002ae6:	422a      	tst	r2, r5
 8002ae8:	d197      	bne.n	8002a1a <__aeabi_dmul+0xee>
 8002aea:	4642      	mov	r2, r8
 8002aec:	4643      	mov	r3, r8
 8002aee:	0412      	lsls	r2, r2, #16
 8002af0:	0c12      	lsrs	r2, r2, #16
 8002af2:	0016      	movs	r6, r2
 8002af4:	9801      	ldr	r0, [sp, #4]
 8002af6:	0c1d      	lsrs	r5, r3, #16
 8002af8:	0c03      	lsrs	r3, r0, #16
 8002afa:	0400      	lsls	r0, r0, #16
 8002afc:	0c00      	lsrs	r0, r0, #16
 8002afe:	4346      	muls	r6, r0
 8002b00:	46b4      	mov	ip, r6
 8002b02:	001e      	movs	r6, r3
 8002b04:	436e      	muls	r6, r5
 8002b06:	9600      	str	r6, [sp, #0]
 8002b08:	0016      	movs	r6, r2
 8002b0a:	0007      	movs	r7, r0
 8002b0c:	435e      	muls	r6, r3
 8002b0e:	4661      	mov	r1, ip
 8002b10:	46b0      	mov	r8, r6
 8002b12:	436f      	muls	r7, r5
 8002b14:	0c0e      	lsrs	r6, r1, #16
 8002b16:	44b8      	add	r8, r7
 8002b18:	4446      	add	r6, r8
 8002b1a:	42b7      	cmp	r7, r6
 8002b1c:	d905      	bls.n	8002b2a <__aeabi_dmul+0x1fe>
 8002b1e:	2180      	movs	r1, #128	@ 0x80
 8002b20:	0249      	lsls	r1, r1, #9
 8002b22:	4688      	mov	r8, r1
 8002b24:	9f00      	ldr	r7, [sp, #0]
 8002b26:	4447      	add	r7, r8
 8002b28:	9700      	str	r7, [sp, #0]
 8002b2a:	4661      	mov	r1, ip
 8002b2c:	0409      	lsls	r1, r1, #16
 8002b2e:	0c09      	lsrs	r1, r1, #16
 8002b30:	0c37      	lsrs	r7, r6, #16
 8002b32:	0436      	lsls	r6, r6, #16
 8002b34:	468c      	mov	ip, r1
 8002b36:	0031      	movs	r1, r6
 8002b38:	4461      	add	r1, ip
 8002b3a:	9101      	str	r1, [sp, #4]
 8002b3c:	0011      	movs	r1, r2
 8002b3e:	0c26      	lsrs	r6, r4, #16
 8002b40:	0424      	lsls	r4, r4, #16
 8002b42:	0c24      	lsrs	r4, r4, #16
 8002b44:	4361      	muls	r1, r4
 8002b46:	468c      	mov	ip, r1
 8002b48:	0021      	movs	r1, r4
 8002b4a:	4369      	muls	r1, r5
 8002b4c:	4689      	mov	r9, r1
 8002b4e:	4661      	mov	r1, ip
 8002b50:	0c09      	lsrs	r1, r1, #16
 8002b52:	4688      	mov	r8, r1
 8002b54:	4372      	muls	r2, r6
 8002b56:	444a      	add	r2, r9
 8002b58:	4442      	add	r2, r8
 8002b5a:	4375      	muls	r5, r6
 8002b5c:	4591      	cmp	r9, r2
 8002b5e:	d903      	bls.n	8002b68 <__aeabi_dmul+0x23c>
 8002b60:	2180      	movs	r1, #128	@ 0x80
 8002b62:	0249      	lsls	r1, r1, #9
 8002b64:	4688      	mov	r8, r1
 8002b66:	4445      	add	r5, r8
 8002b68:	0c11      	lsrs	r1, r2, #16
 8002b6a:	4688      	mov	r8, r1
 8002b6c:	4661      	mov	r1, ip
 8002b6e:	0409      	lsls	r1, r1, #16
 8002b70:	0c09      	lsrs	r1, r1, #16
 8002b72:	468c      	mov	ip, r1
 8002b74:	0412      	lsls	r2, r2, #16
 8002b76:	4462      	add	r2, ip
 8002b78:	18b9      	adds	r1, r7, r2
 8002b7a:	9102      	str	r1, [sp, #8]
 8002b7c:	4651      	mov	r1, sl
 8002b7e:	0c09      	lsrs	r1, r1, #16
 8002b80:	468c      	mov	ip, r1
 8002b82:	4651      	mov	r1, sl
 8002b84:	040f      	lsls	r7, r1, #16
 8002b86:	0c3f      	lsrs	r7, r7, #16
 8002b88:	0039      	movs	r1, r7
 8002b8a:	4341      	muls	r1, r0
 8002b8c:	4445      	add	r5, r8
 8002b8e:	4688      	mov	r8, r1
 8002b90:	4661      	mov	r1, ip
 8002b92:	4341      	muls	r1, r0
 8002b94:	468a      	mov	sl, r1
 8002b96:	4641      	mov	r1, r8
 8002b98:	4660      	mov	r0, ip
 8002b9a:	0c09      	lsrs	r1, r1, #16
 8002b9c:	4689      	mov	r9, r1
 8002b9e:	4358      	muls	r0, r3
 8002ba0:	437b      	muls	r3, r7
 8002ba2:	4453      	add	r3, sl
 8002ba4:	444b      	add	r3, r9
 8002ba6:	459a      	cmp	sl, r3
 8002ba8:	d903      	bls.n	8002bb2 <__aeabi_dmul+0x286>
 8002baa:	2180      	movs	r1, #128	@ 0x80
 8002bac:	0249      	lsls	r1, r1, #9
 8002bae:	4689      	mov	r9, r1
 8002bb0:	4448      	add	r0, r9
 8002bb2:	0c19      	lsrs	r1, r3, #16
 8002bb4:	4689      	mov	r9, r1
 8002bb6:	4641      	mov	r1, r8
 8002bb8:	0409      	lsls	r1, r1, #16
 8002bba:	0c09      	lsrs	r1, r1, #16
 8002bbc:	4688      	mov	r8, r1
 8002bbe:	0039      	movs	r1, r7
 8002bc0:	4361      	muls	r1, r4
 8002bc2:	041b      	lsls	r3, r3, #16
 8002bc4:	4443      	add	r3, r8
 8002bc6:	4688      	mov	r8, r1
 8002bc8:	4661      	mov	r1, ip
 8002bca:	434c      	muls	r4, r1
 8002bcc:	4371      	muls	r1, r6
 8002bce:	468c      	mov	ip, r1
 8002bd0:	4641      	mov	r1, r8
 8002bd2:	4377      	muls	r7, r6
 8002bd4:	0c0e      	lsrs	r6, r1, #16
 8002bd6:	193f      	adds	r7, r7, r4
 8002bd8:	19f6      	adds	r6, r6, r7
 8002bda:	4448      	add	r0, r9
 8002bdc:	42b4      	cmp	r4, r6
 8002bde:	d903      	bls.n	8002be8 <__aeabi_dmul+0x2bc>
 8002be0:	2180      	movs	r1, #128	@ 0x80
 8002be2:	0249      	lsls	r1, r1, #9
 8002be4:	4689      	mov	r9, r1
 8002be6:	44cc      	add	ip, r9
 8002be8:	9902      	ldr	r1, [sp, #8]
 8002bea:	9f00      	ldr	r7, [sp, #0]
 8002bec:	4689      	mov	r9, r1
 8002bee:	0431      	lsls	r1, r6, #16
 8002bf0:	444f      	add	r7, r9
 8002bf2:	4689      	mov	r9, r1
 8002bf4:	4641      	mov	r1, r8
 8002bf6:	4297      	cmp	r7, r2
 8002bf8:	4192      	sbcs	r2, r2
 8002bfa:	040c      	lsls	r4, r1, #16
 8002bfc:	0c24      	lsrs	r4, r4, #16
 8002bfe:	444c      	add	r4, r9
 8002c00:	18ff      	adds	r7, r7, r3
 8002c02:	4252      	negs	r2, r2
 8002c04:	1964      	adds	r4, r4, r5
 8002c06:	18a1      	adds	r1, r4, r2
 8002c08:	429f      	cmp	r7, r3
 8002c0a:	419b      	sbcs	r3, r3
 8002c0c:	4688      	mov	r8, r1
 8002c0e:	4682      	mov	sl, r0
 8002c10:	425b      	negs	r3, r3
 8002c12:	4699      	mov	r9, r3
 8002c14:	4590      	cmp	r8, r2
 8002c16:	4192      	sbcs	r2, r2
 8002c18:	42ac      	cmp	r4, r5
 8002c1a:	41a4      	sbcs	r4, r4
 8002c1c:	44c2      	add	sl, r8
 8002c1e:	44d1      	add	r9, sl
 8002c20:	4252      	negs	r2, r2
 8002c22:	4264      	negs	r4, r4
 8002c24:	4314      	orrs	r4, r2
 8002c26:	4599      	cmp	r9, r3
 8002c28:	419b      	sbcs	r3, r3
 8002c2a:	4582      	cmp	sl, r0
 8002c2c:	4192      	sbcs	r2, r2
 8002c2e:	425b      	negs	r3, r3
 8002c30:	4252      	negs	r2, r2
 8002c32:	4313      	orrs	r3, r2
 8002c34:	464a      	mov	r2, r9
 8002c36:	0c36      	lsrs	r6, r6, #16
 8002c38:	19a4      	adds	r4, r4, r6
 8002c3a:	18e3      	adds	r3, r4, r3
 8002c3c:	4463      	add	r3, ip
 8002c3e:	025b      	lsls	r3, r3, #9
 8002c40:	0dd2      	lsrs	r2, r2, #23
 8002c42:	431a      	orrs	r2, r3
 8002c44:	9901      	ldr	r1, [sp, #4]
 8002c46:	4692      	mov	sl, r2
 8002c48:	027a      	lsls	r2, r7, #9
 8002c4a:	430a      	orrs	r2, r1
 8002c4c:	1e50      	subs	r0, r2, #1
 8002c4e:	4182      	sbcs	r2, r0
 8002c50:	0dff      	lsrs	r7, r7, #23
 8002c52:	4317      	orrs	r7, r2
 8002c54:	464a      	mov	r2, r9
 8002c56:	0252      	lsls	r2, r2, #9
 8002c58:	4317      	orrs	r7, r2
 8002c5a:	46b8      	mov	r8, r7
 8002c5c:	01db      	lsls	r3, r3, #7
 8002c5e:	d500      	bpl.n	8002c62 <__aeabi_dmul+0x336>
 8002c60:	e6ed      	b.n	8002a3e <__aeabi_dmul+0x112>
 8002c62:	4b0d      	ldr	r3, [pc, #52]	@ (8002c98 <__aeabi_dmul+0x36c>)
 8002c64:	9a03      	ldr	r2, [sp, #12]
 8002c66:	445b      	add	r3, fp
 8002c68:	4691      	mov	r9, r2
 8002c6a:	2b00      	cmp	r3, #0
 8002c6c:	dc00      	bgt.n	8002c70 <__aeabi_dmul+0x344>
 8002c6e:	e0ac      	b.n	8002dca <__aeabi_dmul+0x49e>
 8002c70:	003a      	movs	r2, r7
 8002c72:	0752      	lsls	r2, r2, #29
 8002c74:	d100      	bne.n	8002c78 <__aeabi_dmul+0x34c>
 8002c76:	e710      	b.n	8002a9a <__aeabi_dmul+0x16e>
 8002c78:	220f      	movs	r2, #15
 8002c7a:	4658      	mov	r0, fp
 8002c7c:	403a      	ands	r2, r7
 8002c7e:	2a04      	cmp	r2, #4
 8002c80:	d000      	beq.n	8002c84 <__aeabi_dmul+0x358>
 8002c82:	e6f9      	b.n	8002a78 <__aeabi_dmul+0x14c>
 8002c84:	e709      	b.n	8002a9a <__aeabi_dmul+0x16e>
 8002c86:	46c0      	nop			@ (mov r8, r8)
 8002c88:	000007ff 	.word	0x000007ff
 8002c8c:	fffffc01 	.word	0xfffffc01
 8002c90:	feffffff 	.word	0xfeffffff
 8002c94:	000007fe 	.word	0x000007fe
 8002c98:	000003ff 	.word	0x000003ff
 8002c9c:	0022      	movs	r2, r4
 8002c9e:	4332      	orrs	r2, r6
 8002ca0:	d06f      	beq.n	8002d82 <__aeabi_dmul+0x456>
 8002ca2:	2c00      	cmp	r4, #0
 8002ca4:	d100      	bne.n	8002ca8 <__aeabi_dmul+0x37c>
 8002ca6:	e0c2      	b.n	8002e2e <__aeabi_dmul+0x502>
 8002ca8:	0020      	movs	r0, r4
 8002caa:	f000 fea9 	bl	8003a00 <__clzsi2>
 8002cae:	0002      	movs	r2, r0
 8002cb0:	0003      	movs	r3, r0
 8002cb2:	3a0b      	subs	r2, #11
 8002cb4:	201d      	movs	r0, #29
 8002cb6:	1a82      	subs	r2, r0, r2
 8002cb8:	0030      	movs	r0, r6
 8002cba:	0019      	movs	r1, r3
 8002cbc:	40d0      	lsrs	r0, r2
 8002cbe:	3908      	subs	r1, #8
 8002cc0:	408c      	lsls	r4, r1
 8002cc2:	0002      	movs	r2, r0
 8002cc4:	4322      	orrs	r2, r4
 8002cc6:	0034      	movs	r4, r6
 8002cc8:	408c      	lsls	r4, r1
 8002cca:	4659      	mov	r1, fp
 8002ccc:	1acb      	subs	r3, r1, r3
 8002cce:	4986      	ldr	r1, [pc, #536]	@ (8002ee8 <__aeabi_dmul+0x5bc>)
 8002cd0:	468b      	mov	fp, r1
 8002cd2:	449b      	add	fp, r3
 8002cd4:	2d0a      	cmp	r5, #10
 8002cd6:	dd00      	ble.n	8002cda <__aeabi_dmul+0x3ae>
 8002cd8:	e6a4      	b.n	8002a24 <__aeabi_dmul+0xf8>
 8002cda:	4649      	mov	r1, r9
 8002cdc:	9b00      	ldr	r3, [sp, #0]
 8002cde:	9401      	str	r4, [sp, #4]
 8002ce0:	4059      	eors	r1, r3
 8002ce2:	b2cb      	uxtb	r3, r1
 8002ce4:	0014      	movs	r4, r2
 8002ce6:	2000      	movs	r0, #0
 8002ce8:	9303      	str	r3, [sp, #12]
 8002cea:	2d02      	cmp	r5, #2
 8002cec:	dd00      	ble.n	8002cf0 <__aeabi_dmul+0x3c4>
 8002cee:	e667      	b.n	80029c0 <__aeabi_dmul+0x94>
 8002cf0:	e6fb      	b.n	8002aea <__aeabi_dmul+0x1be>
 8002cf2:	4653      	mov	r3, sl
 8002cf4:	4303      	orrs	r3, r0
 8002cf6:	4698      	mov	r8, r3
 8002cf8:	d03c      	beq.n	8002d74 <__aeabi_dmul+0x448>
 8002cfa:	4653      	mov	r3, sl
 8002cfc:	2b00      	cmp	r3, #0
 8002cfe:	d100      	bne.n	8002d02 <__aeabi_dmul+0x3d6>
 8002d00:	e0a3      	b.n	8002e4a <__aeabi_dmul+0x51e>
 8002d02:	4650      	mov	r0, sl
 8002d04:	f000 fe7c 	bl	8003a00 <__clzsi2>
 8002d08:	230b      	movs	r3, #11
 8002d0a:	425b      	negs	r3, r3
 8002d0c:	469c      	mov	ip, r3
 8002d0e:	0002      	movs	r2, r0
 8002d10:	4484      	add	ip, r0
 8002d12:	0011      	movs	r1, r2
 8002d14:	4650      	mov	r0, sl
 8002d16:	3908      	subs	r1, #8
 8002d18:	4088      	lsls	r0, r1
 8002d1a:	231d      	movs	r3, #29
 8002d1c:	4680      	mov	r8, r0
 8002d1e:	4660      	mov	r0, ip
 8002d20:	1a1b      	subs	r3, r3, r0
 8002d22:	0020      	movs	r0, r4
 8002d24:	40d8      	lsrs	r0, r3
 8002d26:	0003      	movs	r3, r0
 8002d28:	4640      	mov	r0, r8
 8002d2a:	4303      	orrs	r3, r0
 8002d2c:	469a      	mov	sl, r3
 8002d2e:	0023      	movs	r3, r4
 8002d30:	408b      	lsls	r3, r1
 8002d32:	4698      	mov	r8, r3
 8002d34:	4b6c      	ldr	r3, [pc, #432]	@ (8002ee8 <__aeabi_dmul+0x5bc>)
 8002d36:	2500      	movs	r5, #0
 8002d38:	1a9b      	subs	r3, r3, r2
 8002d3a:	469b      	mov	fp, r3
 8002d3c:	2300      	movs	r3, #0
 8002d3e:	9302      	str	r3, [sp, #8]
 8002d40:	e61a      	b.n	8002978 <__aeabi_dmul+0x4c>
 8002d42:	2d0f      	cmp	r5, #15
 8002d44:	d000      	beq.n	8002d48 <__aeabi_dmul+0x41c>
 8002d46:	e0c9      	b.n	8002edc <__aeabi_dmul+0x5b0>
 8002d48:	2380      	movs	r3, #128	@ 0x80
 8002d4a:	4652      	mov	r2, sl
 8002d4c:	031b      	lsls	r3, r3, #12
 8002d4e:	421a      	tst	r2, r3
 8002d50:	d002      	beq.n	8002d58 <__aeabi_dmul+0x42c>
 8002d52:	421c      	tst	r4, r3
 8002d54:	d100      	bne.n	8002d58 <__aeabi_dmul+0x42c>
 8002d56:	e092      	b.n	8002e7e <__aeabi_dmul+0x552>
 8002d58:	2480      	movs	r4, #128	@ 0x80
 8002d5a:	4653      	mov	r3, sl
 8002d5c:	0324      	lsls	r4, r4, #12
 8002d5e:	431c      	orrs	r4, r3
 8002d60:	0324      	lsls	r4, r4, #12
 8002d62:	4642      	mov	r2, r8
 8002d64:	0b24      	lsrs	r4, r4, #12
 8002d66:	e63e      	b.n	80029e6 <__aeabi_dmul+0xba>
 8002d68:	469b      	mov	fp, r3
 8002d6a:	2303      	movs	r3, #3
 8002d6c:	4680      	mov	r8, r0
 8002d6e:	250c      	movs	r5, #12
 8002d70:	9302      	str	r3, [sp, #8]
 8002d72:	e601      	b.n	8002978 <__aeabi_dmul+0x4c>
 8002d74:	2300      	movs	r3, #0
 8002d76:	469a      	mov	sl, r3
 8002d78:	469b      	mov	fp, r3
 8002d7a:	3301      	adds	r3, #1
 8002d7c:	2504      	movs	r5, #4
 8002d7e:	9302      	str	r3, [sp, #8]
 8002d80:	e5fa      	b.n	8002978 <__aeabi_dmul+0x4c>
 8002d82:	2101      	movs	r1, #1
 8002d84:	430d      	orrs	r5, r1
 8002d86:	2d0a      	cmp	r5, #10
 8002d88:	dd00      	ble.n	8002d8c <__aeabi_dmul+0x460>
 8002d8a:	e64b      	b.n	8002a24 <__aeabi_dmul+0xf8>
 8002d8c:	4649      	mov	r1, r9
 8002d8e:	9800      	ldr	r0, [sp, #0]
 8002d90:	4041      	eors	r1, r0
 8002d92:	b2c9      	uxtb	r1, r1
 8002d94:	9103      	str	r1, [sp, #12]
 8002d96:	2d02      	cmp	r5, #2
 8002d98:	dc00      	bgt.n	8002d9c <__aeabi_dmul+0x470>
 8002d9a:	e096      	b.n	8002eca <__aeabi_dmul+0x59e>
 8002d9c:	2300      	movs	r3, #0
 8002d9e:	2400      	movs	r4, #0
 8002da0:	2001      	movs	r0, #1
 8002da2:	9301      	str	r3, [sp, #4]
 8002da4:	e60c      	b.n	80029c0 <__aeabi_dmul+0x94>
 8002da6:	4649      	mov	r1, r9
 8002da8:	2302      	movs	r3, #2
 8002daa:	9a00      	ldr	r2, [sp, #0]
 8002dac:	432b      	orrs	r3, r5
 8002dae:	4051      	eors	r1, r2
 8002db0:	b2ca      	uxtb	r2, r1
 8002db2:	9203      	str	r2, [sp, #12]
 8002db4:	2b0a      	cmp	r3, #10
 8002db6:	dd00      	ble.n	8002dba <__aeabi_dmul+0x48e>
 8002db8:	e634      	b.n	8002a24 <__aeabi_dmul+0xf8>
 8002dba:	2d00      	cmp	r5, #0
 8002dbc:	d157      	bne.n	8002e6e <__aeabi_dmul+0x542>
 8002dbe:	9b03      	ldr	r3, [sp, #12]
 8002dc0:	4699      	mov	r9, r3
 8002dc2:	2400      	movs	r4, #0
 8002dc4:	2200      	movs	r2, #0
 8002dc6:	4b49      	ldr	r3, [pc, #292]	@ (8002eec <__aeabi_dmul+0x5c0>)
 8002dc8:	e60e      	b.n	80029e8 <__aeabi_dmul+0xbc>
 8002dca:	4658      	mov	r0, fp
 8002dcc:	2101      	movs	r1, #1
 8002dce:	1ac9      	subs	r1, r1, r3
 8002dd0:	2938      	cmp	r1, #56	@ 0x38
 8002dd2:	dd00      	ble.n	8002dd6 <__aeabi_dmul+0x4aa>
 8002dd4:	e62f      	b.n	8002a36 <__aeabi_dmul+0x10a>
 8002dd6:	291f      	cmp	r1, #31
 8002dd8:	dd56      	ble.n	8002e88 <__aeabi_dmul+0x55c>
 8002dda:	221f      	movs	r2, #31
 8002ddc:	4654      	mov	r4, sl
 8002dde:	4252      	negs	r2, r2
 8002de0:	1ad3      	subs	r3, r2, r3
 8002de2:	40dc      	lsrs	r4, r3
 8002de4:	2920      	cmp	r1, #32
 8002de6:	d007      	beq.n	8002df8 <__aeabi_dmul+0x4cc>
 8002de8:	4b41      	ldr	r3, [pc, #260]	@ (8002ef0 <__aeabi_dmul+0x5c4>)
 8002dea:	4642      	mov	r2, r8
 8002dec:	469c      	mov	ip, r3
 8002dee:	4653      	mov	r3, sl
 8002df0:	4460      	add	r0, ip
 8002df2:	4083      	lsls	r3, r0
 8002df4:	431a      	orrs	r2, r3
 8002df6:	4690      	mov	r8, r2
 8002df8:	4642      	mov	r2, r8
 8002dfa:	2107      	movs	r1, #7
 8002dfc:	1e53      	subs	r3, r2, #1
 8002dfe:	419a      	sbcs	r2, r3
 8002e00:	000b      	movs	r3, r1
 8002e02:	4322      	orrs	r2, r4
 8002e04:	4013      	ands	r3, r2
 8002e06:	2400      	movs	r4, #0
 8002e08:	4211      	tst	r1, r2
 8002e0a:	d009      	beq.n	8002e20 <__aeabi_dmul+0x4f4>
 8002e0c:	230f      	movs	r3, #15
 8002e0e:	4013      	ands	r3, r2
 8002e10:	2b04      	cmp	r3, #4
 8002e12:	d05d      	beq.n	8002ed0 <__aeabi_dmul+0x5a4>
 8002e14:	1d11      	adds	r1, r2, #4
 8002e16:	4291      	cmp	r1, r2
 8002e18:	419b      	sbcs	r3, r3
 8002e1a:	000a      	movs	r2, r1
 8002e1c:	425b      	negs	r3, r3
 8002e1e:	075b      	lsls	r3, r3, #29
 8002e20:	08d2      	lsrs	r2, r2, #3
 8002e22:	431a      	orrs	r2, r3
 8002e24:	2300      	movs	r3, #0
 8002e26:	e5df      	b.n	80029e8 <__aeabi_dmul+0xbc>
 8002e28:	9b03      	ldr	r3, [sp, #12]
 8002e2a:	4699      	mov	r9, r3
 8002e2c:	e5fa      	b.n	8002a24 <__aeabi_dmul+0xf8>
 8002e2e:	9801      	ldr	r0, [sp, #4]
 8002e30:	f000 fde6 	bl	8003a00 <__clzsi2>
 8002e34:	0002      	movs	r2, r0
 8002e36:	0003      	movs	r3, r0
 8002e38:	3215      	adds	r2, #21
 8002e3a:	3320      	adds	r3, #32
 8002e3c:	2a1c      	cmp	r2, #28
 8002e3e:	dc00      	bgt.n	8002e42 <__aeabi_dmul+0x516>
 8002e40:	e738      	b.n	8002cb4 <__aeabi_dmul+0x388>
 8002e42:	9a01      	ldr	r2, [sp, #4]
 8002e44:	3808      	subs	r0, #8
 8002e46:	4082      	lsls	r2, r0
 8002e48:	e73f      	b.n	8002cca <__aeabi_dmul+0x39e>
 8002e4a:	f000 fdd9 	bl	8003a00 <__clzsi2>
 8002e4e:	2315      	movs	r3, #21
 8002e50:	469c      	mov	ip, r3
 8002e52:	4484      	add	ip, r0
 8002e54:	0002      	movs	r2, r0
 8002e56:	4663      	mov	r3, ip
 8002e58:	3220      	adds	r2, #32
 8002e5a:	2b1c      	cmp	r3, #28
 8002e5c:	dc00      	bgt.n	8002e60 <__aeabi_dmul+0x534>
 8002e5e:	e758      	b.n	8002d12 <__aeabi_dmul+0x3e6>
 8002e60:	2300      	movs	r3, #0
 8002e62:	4698      	mov	r8, r3
 8002e64:	0023      	movs	r3, r4
 8002e66:	3808      	subs	r0, #8
 8002e68:	4083      	lsls	r3, r0
 8002e6a:	469a      	mov	sl, r3
 8002e6c:	e762      	b.n	8002d34 <__aeabi_dmul+0x408>
 8002e6e:	001d      	movs	r5, r3
 8002e70:	2300      	movs	r3, #0
 8002e72:	2400      	movs	r4, #0
 8002e74:	2002      	movs	r0, #2
 8002e76:	9301      	str	r3, [sp, #4]
 8002e78:	e5a2      	b.n	80029c0 <__aeabi_dmul+0x94>
 8002e7a:	9002      	str	r0, [sp, #8]
 8002e7c:	e632      	b.n	8002ae4 <__aeabi_dmul+0x1b8>
 8002e7e:	431c      	orrs	r4, r3
 8002e80:	9b00      	ldr	r3, [sp, #0]
 8002e82:	9a01      	ldr	r2, [sp, #4]
 8002e84:	4699      	mov	r9, r3
 8002e86:	e5ae      	b.n	80029e6 <__aeabi_dmul+0xba>
 8002e88:	4b1a      	ldr	r3, [pc, #104]	@ (8002ef4 <__aeabi_dmul+0x5c8>)
 8002e8a:	4652      	mov	r2, sl
 8002e8c:	18c3      	adds	r3, r0, r3
 8002e8e:	4640      	mov	r0, r8
 8002e90:	409a      	lsls	r2, r3
 8002e92:	40c8      	lsrs	r0, r1
 8002e94:	4302      	orrs	r2, r0
 8002e96:	4640      	mov	r0, r8
 8002e98:	4098      	lsls	r0, r3
 8002e9a:	0003      	movs	r3, r0
 8002e9c:	1e58      	subs	r0, r3, #1
 8002e9e:	4183      	sbcs	r3, r0
 8002ea0:	4654      	mov	r4, sl
 8002ea2:	431a      	orrs	r2, r3
 8002ea4:	40cc      	lsrs	r4, r1
 8002ea6:	0753      	lsls	r3, r2, #29
 8002ea8:	d009      	beq.n	8002ebe <__aeabi_dmul+0x592>
 8002eaa:	230f      	movs	r3, #15
 8002eac:	4013      	ands	r3, r2
 8002eae:	2b04      	cmp	r3, #4
 8002eb0:	d005      	beq.n	8002ebe <__aeabi_dmul+0x592>
 8002eb2:	1d13      	adds	r3, r2, #4
 8002eb4:	4293      	cmp	r3, r2
 8002eb6:	4192      	sbcs	r2, r2
 8002eb8:	4252      	negs	r2, r2
 8002eba:	18a4      	adds	r4, r4, r2
 8002ebc:	001a      	movs	r2, r3
 8002ebe:	0223      	lsls	r3, r4, #8
 8002ec0:	d508      	bpl.n	8002ed4 <__aeabi_dmul+0x5a8>
 8002ec2:	2301      	movs	r3, #1
 8002ec4:	2400      	movs	r4, #0
 8002ec6:	2200      	movs	r2, #0
 8002ec8:	e58e      	b.n	80029e8 <__aeabi_dmul+0xbc>
 8002eca:	4689      	mov	r9, r1
 8002ecc:	2400      	movs	r4, #0
 8002ece:	e58b      	b.n	80029e8 <__aeabi_dmul+0xbc>
 8002ed0:	2300      	movs	r3, #0
 8002ed2:	e7a5      	b.n	8002e20 <__aeabi_dmul+0x4f4>
 8002ed4:	0763      	lsls	r3, r4, #29
 8002ed6:	0264      	lsls	r4, r4, #9
 8002ed8:	0b24      	lsrs	r4, r4, #12
 8002eda:	e7a1      	b.n	8002e20 <__aeabi_dmul+0x4f4>
 8002edc:	9b00      	ldr	r3, [sp, #0]
 8002ede:	46a2      	mov	sl, r4
 8002ee0:	4699      	mov	r9, r3
 8002ee2:	9b01      	ldr	r3, [sp, #4]
 8002ee4:	4698      	mov	r8, r3
 8002ee6:	e737      	b.n	8002d58 <__aeabi_dmul+0x42c>
 8002ee8:	fffffc0d 	.word	0xfffffc0d
 8002eec:	000007ff 	.word	0x000007ff
 8002ef0:	0000043e 	.word	0x0000043e
 8002ef4:	0000041e 	.word	0x0000041e

08002ef8 <__aeabi_dsub>:
 8002ef8:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002efa:	4657      	mov	r7, sl
 8002efc:	464e      	mov	r6, r9
 8002efe:	4645      	mov	r5, r8
 8002f00:	46de      	mov	lr, fp
 8002f02:	b5e0      	push	{r5, r6, r7, lr}
 8002f04:	b083      	sub	sp, #12
 8002f06:	9000      	str	r0, [sp, #0]
 8002f08:	9101      	str	r1, [sp, #4]
 8002f0a:	030c      	lsls	r4, r1, #12
 8002f0c:	004d      	lsls	r5, r1, #1
 8002f0e:	0fce      	lsrs	r6, r1, #31
 8002f10:	0a61      	lsrs	r1, r4, #9
 8002f12:	9c00      	ldr	r4, [sp, #0]
 8002f14:	005f      	lsls	r7, r3, #1
 8002f16:	0f64      	lsrs	r4, r4, #29
 8002f18:	430c      	orrs	r4, r1
 8002f1a:	9900      	ldr	r1, [sp, #0]
 8002f1c:	9200      	str	r2, [sp, #0]
 8002f1e:	9301      	str	r3, [sp, #4]
 8002f20:	00c8      	lsls	r0, r1, #3
 8002f22:	0319      	lsls	r1, r3, #12
 8002f24:	0d7b      	lsrs	r3, r7, #21
 8002f26:	4699      	mov	r9, r3
 8002f28:	9b01      	ldr	r3, [sp, #4]
 8002f2a:	4fcc      	ldr	r7, [pc, #816]	@ (800325c <__aeabi_dsub+0x364>)
 8002f2c:	0fdb      	lsrs	r3, r3, #31
 8002f2e:	469c      	mov	ip, r3
 8002f30:	0a4b      	lsrs	r3, r1, #9
 8002f32:	9900      	ldr	r1, [sp, #0]
 8002f34:	4680      	mov	r8, r0
 8002f36:	0f49      	lsrs	r1, r1, #29
 8002f38:	4319      	orrs	r1, r3
 8002f3a:	9b00      	ldr	r3, [sp, #0]
 8002f3c:	468b      	mov	fp, r1
 8002f3e:	00da      	lsls	r2, r3, #3
 8002f40:	4692      	mov	sl, r2
 8002f42:	0d6d      	lsrs	r5, r5, #21
 8002f44:	45b9      	cmp	r9, r7
 8002f46:	d100      	bne.n	8002f4a <__aeabi_dsub+0x52>
 8002f48:	e0bf      	b.n	80030ca <__aeabi_dsub+0x1d2>
 8002f4a:	2301      	movs	r3, #1
 8002f4c:	4661      	mov	r1, ip
 8002f4e:	4059      	eors	r1, r3
 8002f50:	464b      	mov	r3, r9
 8002f52:	468c      	mov	ip, r1
 8002f54:	1aeb      	subs	r3, r5, r3
 8002f56:	428e      	cmp	r6, r1
 8002f58:	d075      	beq.n	8003046 <__aeabi_dsub+0x14e>
 8002f5a:	2b00      	cmp	r3, #0
 8002f5c:	dc00      	bgt.n	8002f60 <__aeabi_dsub+0x68>
 8002f5e:	e2a3      	b.n	80034a8 <__aeabi_dsub+0x5b0>
 8002f60:	4649      	mov	r1, r9
 8002f62:	2900      	cmp	r1, #0
 8002f64:	d100      	bne.n	8002f68 <__aeabi_dsub+0x70>
 8002f66:	e0ce      	b.n	8003106 <__aeabi_dsub+0x20e>
 8002f68:	42bd      	cmp	r5, r7
 8002f6a:	d100      	bne.n	8002f6e <__aeabi_dsub+0x76>
 8002f6c:	e200      	b.n	8003370 <__aeabi_dsub+0x478>
 8002f6e:	2701      	movs	r7, #1
 8002f70:	2b38      	cmp	r3, #56	@ 0x38
 8002f72:	dc19      	bgt.n	8002fa8 <__aeabi_dsub+0xb0>
 8002f74:	2780      	movs	r7, #128	@ 0x80
 8002f76:	4659      	mov	r1, fp
 8002f78:	043f      	lsls	r7, r7, #16
 8002f7a:	4339      	orrs	r1, r7
 8002f7c:	468b      	mov	fp, r1
 8002f7e:	2b1f      	cmp	r3, #31
 8002f80:	dd00      	ble.n	8002f84 <__aeabi_dsub+0x8c>
 8002f82:	e1fa      	b.n	800337a <__aeabi_dsub+0x482>
 8002f84:	2720      	movs	r7, #32
 8002f86:	1af9      	subs	r1, r7, r3
 8002f88:	468c      	mov	ip, r1
 8002f8a:	4659      	mov	r1, fp
 8002f8c:	4667      	mov	r7, ip
 8002f8e:	40b9      	lsls	r1, r7
 8002f90:	000f      	movs	r7, r1
 8002f92:	0011      	movs	r1, r2
 8002f94:	40d9      	lsrs	r1, r3
 8002f96:	430f      	orrs	r7, r1
 8002f98:	4661      	mov	r1, ip
 8002f9a:	408a      	lsls	r2, r1
 8002f9c:	1e51      	subs	r1, r2, #1
 8002f9e:	418a      	sbcs	r2, r1
 8002fa0:	4659      	mov	r1, fp
 8002fa2:	40d9      	lsrs	r1, r3
 8002fa4:	4317      	orrs	r7, r2
 8002fa6:	1a64      	subs	r4, r4, r1
 8002fa8:	1bc7      	subs	r7, r0, r7
 8002faa:	42b8      	cmp	r0, r7
 8002fac:	4180      	sbcs	r0, r0
 8002fae:	4240      	negs	r0, r0
 8002fb0:	1a24      	subs	r4, r4, r0
 8002fb2:	0223      	lsls	r3, r4, #8
 8002fb4:	d400      	bmi.n	8002fb8 <__aeabi_dsub+0xc0>
 8002fb6:	e140      	b.n	800323a <__aeabi_dsub+0x342>
 8002fb8:	0264      	lsls	r4, r4, #9
 8002fba:	0a64      	lsrs	r4, r4, #9
 8002fbc:	2c00      	cmp	r4, #0
 8002fbe:	d100      	bne.n	8002fc2 <__aeabi_dsub+0xca>
 8002fc0:	e154      	b.n	800326c <__aeabi_dsub+0x374>
 8002fc2:	0020      	movs	r0, r4
 8002fc4:	f000 fd1c 	bl	8003a00 <__clzsi2>
 8002fc8:	0003      	movs	r3, r0
 8002fca:	3b08      	subs	r3, #8
 8002fcc:	2120      	movs	r1, #32
 8002fce:	0038      	movs	r0, r7
 8002fd0:	1aca      	subs	r2, r1, r3
 8002fd2:	40d0      	lsrs	r0, r2
 8002fd4:	409c      	lsls	r4, r3
 8002fd6:	0002      	movs	r2, r0
 8002fd8:	409f      	lsls	r7, r3
 8002fda:	4322      	orrs	r2, r4
 8002fdc:	429d      	cmp	r5, r3
 8002fde:	dd00      	ble.n	8002fe2 <__aeabi_dsub+0xea>
 8002fe0:	e1a6      	b.n	8003330 <__aeabi_dsub+0x438>
 8002fe2:	1b58      	subs	r0, r3, r5
 8002fe4:	3001      	adds	r0, #1
 8002fe6:	1a09      	subs	r1, r1, r0
 8002fe8:	003c      	movs	r4, r7
 8002fea:	408f      	lsls	r7, r1
 8002fec:	40c4      	lsrs	r4, r0
 8002fee:	1e7b      	subs	r3, r7, #1
 8002ff0:	419f      	sbcs	r7, r3
 8002ff2:	0013      	movs	r3, r2
 8002ff4:	408b      	lsls	r3, r1
 8002ff6:	4327      	orrs	r7, r4
 8002ff8:	431f      	orrs	r7, r3
 8002ffa:	40c2      	lsrs	r2, r0
 8002ffc:	003b      	movs	r3, r7
 8002ffe:	0014      	movs	r4, r2
 8003000:	2500      	movs	r5, #0
 8003002:	4313      	orrs	r3, r2
 8003004:	d100      	bne.n	8003008 <__aeabi_dsub+0x110>
 8003006:	e1f7      	b.n	80033f8 <__aeabi_dsub+0x500>
 8003008:	077b      	lsls	r3, r7, #29
 800300a:	d100      	bne.n	800300e <__aeabi_dsub+0x116>
 800300c:	e377      	b.n	80036fe <__aeabi_dsub+0x806>
 800300e:	230f      	movs	r3, #15
 8003010:	0038      	movs	r0, r7
 8003012:	403b      	ands	r3, r7
 8003014:	2b04      	cmp	r3, #4
 8003016:	d004      	beq.n	8003022 <__aeabi_dsub+0x12a>
 8003018:	1d38      	adds	r0, r7, #4
 800301a:	42b8      	cmp	r0, r7
 800301c:	41bf      	sbcs	r7, r7
 800301e:	427f      	negs	r7, r7
 8003020:	19e4      	adds	r4, r4, r7
 8003022:	0223      	lsls	r3, r4, #8
 8003024:	d400      	bmi.n	8003028 <__aeabi_dsub+0x130>
 8003026:	e368      	b.n	80036fa <__aeabi_dsub+0x802>
 8003028:	4b8c      	ldr	r3, [pc, #560]	@ (800325c <__aeabi_dsub+0x364>)
 800302a:	3501      	adds	r5, #1
 800302c:	429d      	cmp	r5, r3
 800302e:	d100      	bne.n	8003032 <__aeabi_dsub+0x13a>
 8003030:	e0f4      	b.n	800321c <__aeabi_dsub+0x324>
 8003032:	4b8b      	ldr	r3, [pc, #556]	@ (8003260 <__aeabi_dsub+0x368>)
 8003034:	056d      	lsls	r5, r5, #21
 8003036:	401c      	ands	r4, r3
 8003038:	0d6d      	lsrs	r5, r5, #21
 800303a:	0767      	lsls	r7, r4, #29
 800303c:	08c0      	lsrs	r0, r0, #3
 800303e:	0264      	lsls	r4, r4, #9
 8003040:	4307      	orrs	r7, r0
 8003042:	0b24      	lsrs	r4, r4, #12
 8003044:	e0ec      	b.n	8003220 <__aeabi_dsub+0x328>
 8003046:	2b00      	cmp	r3, #0
 8003048:	dc00      	bgt.n	800304c <__aeabi_dsub+0x154>
 800304a:	e329      	b.n	80036a0 <__aeabi_dsub+0x7a8>
 800304c:	4649      	mov	r1, r9
 800304e:	2900      	cmp	r1, #0
 8003050:	d000      	beq.n	8003054 <__aeabi_dsub+0x15c>
 8003052:	e0d6      	b.n	8003202 <__aeabi_dsub+0x30a>
 8003054:	4659      	mov	r1, fp
 8003056:	4311      	orrs	r1, r2
 8003058:	d100      	bne.n	800305c <__aeabi_dsub+0x164>
 800305a:	e12e      	b.n	80032ba <__aeabi_dsub+0x3c2>
 800305c:	1e59      	subs	r1, r3, #1
 800305e:	2b01      	cmp	r3, #1
 8003060:	d100      	bne.n	8003064 <__aeabi_dsub+0x16c>
 8003062:	e1e6      	b.n	8003432 <__aeabi_dsub+0x53a>
 8003064:	42bb      	cmp	r3, r7
 8003066:	d100      	bne.n	800306a <__aeabi_dsub+0x172>
 8003068:	e182      	b.n	8003370 <__aeabi_dsub+0x478>
 800306a:	2701      	movs	r7, #1
 800306c:	000b      	movs	r3, r1
 800306e:	2938      	cmp	r1, #56	@ 0x38
 8003070:	dc14      	bgt.n	800309c <__aeabi_dsub+0x1a4>
 8003072:	2b1f      	cmp	r3, #31
 8003074:	dd00      	ble.n	8003078 <__aeabi_dsub+0x180>
 8003076:	e23c      	b.n	80034f2 <__aeabi_dsub+0x5fa>
 8003078:	2720      	movs	r7, #32
 800307a:	1af9      	subs	r1, r7, r3
 800307c:	468c      	mov	ip, r1
 800307e:	4659      	mov	r1, fp
 8003080:	4667      	mov	r7, ip
 8003082:	40b9      	lsls	r1, r7
 8003084:	000f      	movs	r7, r1
 8003086:	0011      	movs	r1, r2
 8003088:	40d9      	lsrs	r1, r3
 800308a:	430f      	orrs	r7, r1
 800308c:	4661      	mov	r1, ip
 800308e:	408a      	lsls	r2, r1
 8003090:	1e51      	subs	r1, r2, #1
 8003092:	418a      	sbcs	r2, r1
 8003094:	4659      	mov	r1, fp
 8003096:	40d9      	lsrs	r1, r3
 8003098:	4317      	orrs	r7, r2
 800309a:	1864      	adds	r4, r4, r1
 800309c:	183f      	adds	r7, r7, r0
 800309e:	4287      	cmp	r7, r0
 80030a0:	4180      	sbcs	r0, r0
 80030a2:	4240      	negs	r0, r0
 80030a4:	1824      	adds	r4, r4, r0
 80030a6:	0223      	lsls	r3, r4, #8
 80030a8:	d400      	bmi.n	80030ac <__aeabi_dsub+0x1b4>
 80030aa:	e0c6      	b.n	800323a <__aeabi_dsub+0x342>
 80030ac:	4b6b      	ldr	r3, [pc, #428]	@ (800325c <__aeabi_dsub+0x364>)
 80030ae:	3501      	adds	r5, #1
 80030b0:	429d      	cmp	r5, r3
 80030b2:	d100      	bne.n	80030b6 <__aeabi_dsub+0x1be>
 80030b4:	e0b2      	b.n	800321c <__aeabi_dsub+0x324>
 80030b6:	2101      	movs	r1, #1
 80030b8:	4b69      	ldr	r3, [pc, #420]	@ (8003260 <__aeabi_dsub+0x368>)
 80030ba:	087a      	lsrs	r2, r7, #1
 80030bc:	401c      	ands	r4, r3
 80030be:	4039      	ands	r1, r7
 80030c0:	430a      	orrs	r2, r1
 80030c2:	07e7      	lsls	r7, r4, #31
 80030c4:	4317      	orrs	r7, r2
 80030c6:	0864      	lsrs	r4, r4, #1
 80030c8:	e79e      	b.n	8003008 <__aeabi_dsub+0x110>
 80030ca:	4b66      	ldr	r3, [pc, #408]	@ (8003264 <__aeabi_dsub+0x36c>)
 80030cc:	4311      	orrs	r1, r2
 80030ce:	468a      	mov	sl, r1
 80030d0:	18eb      	adds	r3, r5, r3
 80030d2:	2900      	cmp	r1, #0
 80030d4:	d028      	beq.n	8003128 <__aeabi_dsub+0x230>
 80030d6:	4566      	cmp	r6, ip
 80030d8:	d02c      	beq.n	8003134 <__aeabi_dsub+0x23c>
 80030da:	2b00      	cmp	r3, #0
 80030dc:	d05b      	beq.n	8003196 <__aeabi_dsub+0x29e>
 80030de:	2d00      	cmp	r5, #0
 80030e0:	d100      	bne.n	80030e4 <__aeabi_dsub+0x1ec>
 80030e2:	e12c      	b.n	800333e <__aeabi_dsub+0x446>
 80030e4:	465b      	mov	r3, fp
 80030e6:	4666      	mov	r6, ip
 80030e8:	075f      	lsls	r7, r3, #29
 80030ea:	08d2      	lsrs	r2, r2, #3
 80030ec:	4317      	orrs	r7, r2
 80030ee:	08dd      	lsrs	r5, r3, #3
 80030f0:	003b      	movs	r3, r7
 80030f2:	432b      	orrs	r3, r5
 80030f4:	d100      	bne.n	80030f8 <__aeabi_dsub+0x200>
 80030f6:	e0e2      	b.n	80032be <__aeabi_dsub+0x3c6>
 80030f8:	2480      	movs	r4, #128	@ 0x80
 80030fa:	0324      	lsls	r4, r4, #12
 80030fc:	432c      	orrs	r4, r5
 80030fe:	0324      	lsls	r4, r4, #12
 8003100:	4d56      	ldr	r5, [pc, #344]	@ (800325c <__aeabi_dsub+0x364>)
 8003102:	0b24      	lsrs	r4, r4, #12
 8003104:	e08c      	b.n	8003220 <__aeabi_dsub+0x328>
 8003106:	4659      	mov	r1, fp
 8003108:	4311      	orrs	r1, r2
 800310a:	d100      	bne.n	800310e <__aeabi_dsub+0x216>
 800310c:	e0d5      	b.n	80032ba <__aeabi_dsub+0x3c2>
 800310e:	1e59      	subs	r1, r3, #1
 8003110:	2b01      	cmp	r3, #1
 8003112:	d100      	bne.n	8003116 <__aeabi_dsub+0x21e>
 8003114:	e1b9      	b.n	800348a <__aeabi_dsub+0x592>
 8003116:	42bb      	cmp	r3, r7
 8003118:	d100      	bne.n	800311c <__aeabi_dsub+0x224>
 800311a:	e1b1      	b.n	8003480 <__aeabi_dsub+0x588>
 800311c:	2701      	movs	r7, #1
 800311e:	000b      	movs	r3, r1
 8003120:	2938      	cmp	r1, #56	@ 0x38
 8003122:	dd00      	ble.n	8003126 <__aeabi_dsub+0x22e>
 8003124:	e740      	b.n	8002fa8 <__aeabi_dsub+0xb0>
 8003126:	e72a      	b.n	8002f7e <__aeabi_dsub+0x86>
 8003128:	4661      	mov	r1, ip
 800312a:	2701      	movs	r7, #1
 800312c:	4079      	eors	r1, r7
 800312e:	468c      	mov	ip, r1
 8003130:	4566      	cmp	r6, ip
 8003132:	d1d2      	bne.n	80030da <__aeabi_dsub+0x1e2>
 8003134:	2b00      	cmp	r3, #0
 8003136:	d100      	bne.n	800313a <__aeabi_dsub+0x242>
 8003138:	e0c5      	b.n	80032c6 <__aeabi_dsub+0x3ce>
 800313a:	2d00      	cmp	r5, #0
 800313c:	d000      	beq.n	8003140 <__aeabi_dsub+0x248>
 800313e:	e155      	b.n	80033ec <__aeabi_dsub+0x4f4>
 8003140:	464b      	mov	r3, r9
 8003142:	0025      	movs	r5, r4
 8003144:	4305      	orrs	r5, r0
 8003146:	d100      	bne.n	800314a <__aeabi_dsub+0x252>
 8003148:	e212      	b.n	8003570 <__aeabi_dsub+0x678>
 800314a:	1e59      	subs	r1, r3, #1
 800314c:	468c      	mov	ip, r1
 800314e:	2b01      	cmp	r3, #1
 8003150:	d100      	bne.n	8003154 <__aeabi_dsub+0x25c>
 8003152:	e249      	b.n	80035e8 <__aeabi_dsub+0x6f0>
 8003154:	4d41      	ldr	r5, [pc, #260]	@ (800325c <__aeabi_dsub+0x364>)
 8003156:	42ab      	cmp	r3, r5
 8003158:	d100      	bne.n	800315c <__aeabi_dsub+0x264>
 800315a:	e28f      	b.n	800367c <__aeabi_dsub+0x784>
 800315c:	2701      	movs	r7, #1
 800315e:	2938      	cmp	r1, #56	@ 0x38
 8003160:	dc11      	bgt.n	8003186 <__aeabi_dsub+0x28e>
 8003162:	4663      	mov	r3, ip
 8003164:	2b1f      	cmp	r3, #31
 8003166:	dd00      	ble.n	800316a <__aeabi_dsub+0x272>
 8003168:	e25b      	b.n	8003622 <__aeabi_dsub+0x72a>
 800316a:	4661      	mov	r1, ip
 800316c:	2320      	movs	r3, #32
 800316e:	0027      	movs	r7, r4
 8003170:	1a5b      	subs	r3, r3, r1
 8003172:	0005      	movs	r5, r0
 8003174:	4098      	lsls	r0, r3
 8003176:	409f      	lsls	r7, r3
 8003178:	40cd      	lsrs	r5, r1
 800317a:	1e43      	subs	r3, r0, #1
 800317c:	4198      	sbcs	r0, r3
 800317e:	40cc      	lsrs	r4, r1
 8003180:	432f      	orrs	r7, r5
 8003182:	4307      	orrs	r7, r0
 8003184:	44a3      	add	fp, r4
 8003186:	18bf      	adds	r7, r7, r2
 8003188:	4297      	cmp	r7, r2
 800318a:	4192      	sbcs	r2, r2
 800318c:	4252      	negs	r2, r2
 800318e:	445a      	add	r2, fp
 8003190:	0014      	movs	r4, r2
 8003192:	464d      	mov	r5, r9
 8003194:	e787      	b.n	80030a6 <__aeabi_dsub+0x1ae>
 8003196:	4f34      	ldr	r7, [pc, #208]	@ (8003268 <__aeabi_dsub+0x370>)
 8003198:	1c6b      	adds	r3, r5, #1
 800319a:	423b      	tst	r3, r7
 800319c:	d000      	beq.n	80031a0 <__aeabi_dsub+0x2a8>
 800319e:	e0b6      	b.n	800330e <__aeabi_dsub+0x416>
 80031a0:	4659      	mov	r1, fp
 80031a2:	0023      	movs	r3, r4
 80031a4:	4311      	orrs	r1, r2
 80031a6:	000f      	movs	r7, r1
 80031a8:	4303      	orrs	r3, r0
 80031aa:	2d00      	cmp	r5, #0
 80031ac:	d000      	beq.n	80031b0 <__aeabi_dsub+0x2b8>
 80031ae:	e126      	b.n	80033fe <__aeabi_dsub+0x506>
 80031b0:	2b00      	cmp	r3, #0
 80031b2:	d100      	bne.n	80031b6 <__aeabi_dsub+0x2be>
 80031b4:	e1c0      	b.n	8003538 <__aeabi_dsub+0x640>
 80031b6:	2900      	cmp	r1, #0
 80031b8:	d100      	bne.n	80031bc <__aeabi_dsub+0x2c4>
 80031ba:	e0a1      	b.n	8003300 <__aeabi_dsub+0x408>
 80031bc:	1a83      	subs	r3, r0, r2
 80031be:	4698      	mov	r8, r3
 80031c0:	465b      	mov	r3, fp
 80031c2:	4540      	cmp	r0, r8
 80031c4:	41ad      	sbcs	r5, r5
 80031c6:	1ae3      	subs	r3, r4, r3
 80031c8:	426d      	negs	r5, r5
 80031ca:	1b5b      	subs	r3, r3, r5
 80031cc:	2580      	movs	r5, #128	@ 0x80
 80031ce:	042d      	lsls	r5, r5, #16
 80031d0:	422b      	tst	r3, r5
 80031d2:	d100      	bne.n	80031d6 <__aeabi_dsub+0x2de>
 80031d4:	e14b      	b.n	800346e <__aeabi_dsub+0x576>
 80031d6:	465b      	mov	r3, fp
 80031d8:	1a10      	subs	r0, r2, r0
 80031da:	4282      	cmp	r2, r0
 80031dc:	4192      	sbcs	r2, r2
 80031de:	1b1c      	subs	r4, r3, r4
 80031e0:	0007      	movs	r7, r0
 80031e2:	2601      	movs	r6, #1
 80031e4:	4663      	mov	r3, ip
 80031e6:	4252      	negs	r2, r2
 80031e8:	1aa4      	subs	r4, r4, r2
 80031ea:	4327      	orrs	r7, r4
 80031ec:	401e      	ands	r6, r3
 80031ee:	2f00      	cmp	r7, #0
 80031f0:	d100      	bne.n	80031f4 <__aeabi_dsub+0x2fc>
 80031f2:	e142      	b.n	800347a <__aeabi_dsub+0x582>
 80031f4:	422c      	tst	r4, r5
 80031f6:	d100      	bne.n	80031fa <__aeabi_dsub+0x302>
 80031f8:	e26d      	b.n	80036d6 <__aeabi_dsub+0x7de>
 80031fa:	4b19      	ldr	r3, [pc, #100]	@ (8003260 <__aeabi_dsub+0x368>)
 80031fc:	2501      	movs	r5, #1
 80031fe:	401c      	ands	r4, r3
 8003200:	e71b      	b.n	800303a <__aeabi_dsub+0x142>
 8003202:	42bd      	cmp	r5, r7
 8003204:	d100      	bne.n	8003208 <__aeabi_dsub+0x310>
 8003206:	e13b      	b.n	8003480 <__aeabi_dsub+0x588>
 8003208:	2701      	movs	r7, #1
 800320a:	2b38      	cmp	r3, #56	@ 0x38
 800320c:	dd00      	ble.n	8003210 <__aeabi_dsub+0x318>
 800320e:	e745      	b.n	800309c <__aeabi_dsub+0x1a4>
 8003210:	2780      	movs	r7, #128	@ 0x80
 8003212:	4659      	mov	r1, fp
 8003214:	043f      	lsls	r7, r7, #16
 8003216:	4339      	orrs	r1, r7
 8003218:	468b      	mov	fp, r1
 800321a:	e72a      	b.n	8003072 <__aeabi_dsub+0x17a>
 800321c:	2400      	movs	r4, #0
 800321e:	2700      	movs	r7, #0
 8003220:	052d      	lsls	r5, r5, #20
 8003222:	4325      	orrs	r5, r4
 8003224:	07f6      	lsls	r6, r6, #31
 8003226:	4335      	orrs	r5, r6
 8003228:	0038      	movs	r0, r7
 800322a:	0029      	movs	r1, r5
 800322c:	b003      	add	sp, #12
 800322e:	bcf0      	pop	{r4, r5, r6, r7}
 8003230:	46bb      	mov	fp, r7
 8003232:	46b2      	mov	sl, r6
 8003234:	46a9      	mov	r9, r5
 8003236:	46a0      	mov	r8, r4
 8003238:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800323a:	077b      	lsls	r3, r7, #29
 800323c:	d004      	beq.n	8003248 <__aeabi_dsub+0x350>
 800323e:	230f      	movs	r3, #15
 8003240:	403b      	ands	r3, r7
 8003242:	2b04      	cmp	r3, #4
 8003244:	d000      	beq.n	8003248 <__aeabi_dsub+0x350>
 8003246:	e6e7      	b.n	8003018 <__aeabi_dsub+0x120>
 8003248:	002b      	movs	r3, r5
 800324a:	08f8      	lsrs	r0, r7, #3
 800324c:	4a03      	ldr	r2, [pc, #12]	@ (800325c <__aeabi_dsub+0x364>)
 800324e:	0767      	lsls	r7, r4, #29
 8003250:	4307      	orrs	r7, r0
 8003252:	08e5      	lsrs	r5, r4, #3
 8003254:	4293      	cmp	r3, r2
 8003256:	d100      	bne.n	800325a <__aeabi_dsub+0x362>
 8003258:	e74a      	b.n	80030f0 <__aeabi_dsub+0x1f8>
 800325a:	e0a5      	b.n	80033a8 <__aeabi_dsub+0x4b0>
 800325c:	000007ff 	.word	0x000007ff
 8003260:	ff7fffff 	.word	0xff7fffff
 8003264:	fffff801 	.word	0xfffff801
 8003268:	000007fe 	.word	0x000007fe
 800326c:	0038      	movs	r0, r7
 800326e:	f000 fbc7 	bl	8003a00 <__clzsi2>
 8003272:	0003      	movs	r3, r0
 8003274:	3318      	adds	r3, #24
 8003276:	2b1f      	cmp	r3, #31
 8003278:	dc00      	bgt.n	800327c <__aeabi_dsub+0x384>
 800327a:	e6a7      	b.n	8002fcc <__aeabi_dsub+0xd4>
 800327c:	003a      	movs	r2, r7
 800327e:	3808      	subs	r0, #8
 8003280:	4082      	lsls	r2, r0
 8003282:	429d      	cmp	r5, r3
 8003284:	dd00      	ble.n	8003288 <__aeabi_dsub+0x390>
 8003286:	e08a      	b.n	800339e <__aeabi_dsub+0x4a6>
 8003288:	1b5b      	subs	r3, r3, r5
 800328a:	1c58      	adds	r0, r3, #1
 800328c:	281f      	cmp	r0, #31
 800328e:	dc00      	bgt.n	8003292 <__aeabi_dsub+0x39a>
 8003290:	e1d8      	b.n	8003644 <__aeabi_dsub+0x74c>
 8003292:	0017      	movs	r7, r2
 8003294:	3b1f      	subs	r3, #31
 8003296:	40df      	lsrs	r7, r3
 8003298:	2820      	cmp	r0, #32
 800329a:	d005      	beq.n	80032a8 <__aeabi_dsub+0x3b0>
 800329c:	2340      	movs	r3, #64	@ 0x40
 800329e:	1a1b      	subs	r3, r3, r0
 80032a0:	409a      	lsls	r2, r3
 80032a2:	1e53      	subs	r3, r2, #1
 80032a4:	419a      	sbcs	r2, r3
 80032a6:	4317      	orrs	r7, r2
 80032a8:	2500      	movs	r5, #0
 80032aa:	2f00      	cmp	r7, #0
 80032ac:	d100      	bne.n	80032b0 <__aeabi_dsub+0x3b8>
 80032ae:	e0e5      	b.n	800347c <__aeabi_dsub+0x584>
 80032b0:	077b      	lsls	r3, r7, #29
 80032b2:	d000      	beq.n	80032b6 <__aeabi_dsub+0x3be>
 80032b4:	e6ab      	b.n	800300e <__aeabi_dsub+0x116>
 80032b6:	002c      	movs	r4, r5
 80032b8:	e7c6      	b.n	8003248 <__aeabi_dsub+0x350>
 80032ba:	08c0      	lsrs	r0, r0, #3
 80032bc:	e7c6      	b.n	800324c <__aeabi_dsub+0x354>
 80032be:	2700      	movs	r7, #0
 80032c0:	2400      	movs	r4, #0
 80032c2:	4dd1      	ldr	r5, [pc, #836]	@ (8003608 <__aeabi_dsub+0x710>)
 80032c4:	e7ac      	b.n	8003220 <__aeabi_dsub+0x328>
 80032c6:	4fd1      	ldr	r7, [pc, #836]	@ (800360c <__aeabi_dsub+0x714>)
 80032c8:	1c6b      	adds	r3, r5, #1
 80032ca:	423b      	tst	r3, r7
 80032cc:	d171      	bne.n	80033b2 <__aeabi_dsub+0x4ba>
 80032ce:	0023      	movs	r3, r4
 80032d0:	4303      	orrs	r3, r0
 80032d2:	2d00      	cmp	r5, #0
 80032d4:	d000      	beq.n	80032d8 <__aeabi_dsub+0x3e0>
 80032d6:	e14e      	b.n	8003576 <__aeabi_dsub+0x67e>
 80032d8:	4657      	mov	r7, sl
 80032da:	2b00      	cmp	r3, #0
 80032dc:	d100      	bne.n	80032e0 <__aeabi_dsub+0x3e8>
 80032de:	e1b5      	b.n	800364c <__aeabi_dsub+0x754>
 80032e0:	2f00      	cmp	r7, #0
 80032e2:	d00d      	beq.n	8003300 <__aeabi_dsub+0x408>
 80032e4:	1883      	adds	r3, r0, r2
 80032e6:	4283      	cmp	r3, r0
 80032e8:	4180      	sbcs	r0, r0
 80032ea:	445c      	add	r4, fp
 80032ec:	4240      	negs	r0, r0
 80032ee:	1824      	adds	r4, r4, r0
 80032f0:	0222      	lsls	r2, r4, #8
 80032f2:	d500      	bpl.n	80032f6 <__aeabi_dsub+0x3fe>
 80032f4:	e1c8      	b.n	8003688 <__aeabi_dsub+0x790>
 80032f6:	001f      	movs	r7, r3
 80032f8:	4698      	mov	r8, r3
 80032fa:	4327      	orrs	r7, r4
 80032fc:	d100      	bne.n	8003300 <__aeabi_dsub+0x408>
 80032fe:	e0bc      	b.n	800347a <__aeabi_dsub+0x582>
 8003300:	4643      	mov	r3, r8
 8003302:	0767      	lsls	r7, r4, #29
 8003304:	08db      	lsrs	r3, r3, #3
 8003306:	431f      	orrs	r7, r3
 8003308:	08e5      	lsrs	r5, r4, #3
 800330a:	2300      	movs	r3, #0
 800330c:	e04c      	b.n	80033a8 <__aeabi_dsub+0x4b0>
 800330e:	1a83      	subs	r3, r0, r2
 8003310:	4698      	mov	r8, r3
 8003312:	465b      	mov	r3, fp
 8003314:	4540      	cmp	r0, r8
 8003316:	41bf      	sbcs	r7, r7
 8003318:	1ae3      	subs	r3, r4, r3
 800331a:	427f      	negs	r7, r7
 800331c:	1bdb      	subs	r3, r3, r7
 800331e:	021f      	lsls	r7, r3, #8
 8003320:	d47c      	bmi.n	800341c <__aeabi_dsub+0x524>
 8003322:	4647      	mov	r7, r8
 8003324:	431f      	orrs	r7, r3
 8003326:	d100      	bne.n	800332a <__aeabi_dsub+0x432>
 8003328:	e0a6      	b.n	8003478 <__aeabi_dsub+0x580>
 800332a:	001c      	movs	r4, r3
 800332c:	4647      	mov	r7, r8
 800332e:	e645      	b.n	8002fbc <__aeabi_dsub+0xc4>
 8003330:	4cb7      	ldr	r4, [pc, #732]	@ (8003610 <__aeabi_dsub+0x718>)
 8003332:	1aed      	subs	r5, r5, r3
 8003334:	4014      	ands	r4, r2
 8003336:	077b      	lsls	r3, r7, #29
 8003338:	d000      	beq.n	800333c <__aeabi_dsub+0x444>
 800333a:	e780      	b.n	800323e <__aeabi_dsub+0x346>
 800333c:	e784      	b.n	8003248 <__aeabi_dsub+0x350>
 800333e:	464b      	mov	r3, r9
 8003340:	0025      	movs	r5, r4
 8003342:	4305      	orrs	r5, r0
 8003344:	d066      	beq.n	8003414 <__aeabi_dsub+0x51c>
 8003346:	1e5f      	subs	r7, r3, #1
 8003348:	2b01      	cmp	r3, #1
 800334a:	d100      	bne.n	800334e <__aeabi_dsub+0x456>
 800334c:	e0fc      	b.n	8003548 <__aeabi_dsub+0x650>
 800334e:	4dae      	ldr	r5, [pc, #696]	@ (8003608 <__aeabi_dsub+0x710>)
 8003350:	42ab      	cmp	r3, r5
 8003352:	d100      	bne.n	8003356 <__aeabi_dsub+0x45e>
 8003354:	e15e      	b.n	8003614 <__aeabi_dsub+0x71c>
 8003356:	4666      	mov	r6, ip
 8003358:	2f38      	cmp	r7, #56	@ 0x38
 800335a:	dc00      	bgt.n	800335e <__aeabi_dsub+0x466>
 800335c:	e0b4      	b.n	80034c8 <__aeabi_dsub+0x5d0>
 800335e:	2001      	movs	r0, #1
 8003360:	1a17      	subs	r7, r2, r0
 8003362:	42ba      	cmp	r2, r7
 8003364:	4192      	sbcs	r2, r2
 8003366:	465b      	mov	r3, fp
 8003368:	4252      	negs	r2, r2
 800336a:	464d      	mov	r5, r9
 800336c:	1a9c      	subs	r4, r3, r2
 800336e:	e620      	b.n	8002fb2 <__aeabi_dsub+0xba>
 8003370:	0767      	lsls	r7, r4, #29
 8003372:	08c0      	lsrs	r0, r0, #3
 8003374:	4307      	orrs	r7, r0
 8003376:	08e5      	lsrs	r5, r4, #3
 8003378:	e6ba      	b.n	80030f0 <__aeabi_dsub+0x1f8>
 800337a:	001f      	movs	r7, r3
 800337c:	4659      	mov	r1, fp
 800337e:	3f20      	subs	r7, #32
 8003380:	40f9      	lsrs	r1, r7
 8003382:	000f      	movs	r7, r1
 8003384:	2b20      	cmp	r3, #32
 8003386:	d005      	beq.n	8003394 <__aeabi_dsub+0x49c>
 8003388:	2140      	movs	r1, #64	@ 0x40
 800338a:	1acb      	subs	r3, r1, r3
 800338c:	4659      	mov	r1, fp
 800338e:	4099      	lsls	r1, r3
 8003390:	430a      	orrs	r2, r1
 8003392:	4692      	mov	sl, r2
 8003394:	4653      	mov	r3, sl
 8003396:	1e5a      	subs	r2, r3, #1
 8003398:	4193      	sbcs	r3, r2
 800339a:	431f      	orrs	r7, r3
 800339c:	e604      	b.n	8002fa8 <__aeabi_dsub+0xb0>
 800339e:	1aeb      	subs	r3, r5, r3
 80033a0:	4d9b      	ldr	r5, [pc, #620]	@ (8003610 <__aeabi_dsub+0x718>)
 80033a2:	4015      	ands	r5, r2
 80033a4:	076f      	lsls	r7, r5, #29
 80033a6:	08ed      	lsrs	r5, r5, #3
 80033a8:	032c      	lsls	r4, r5, #12
 80033aa:	055d      	lsls	r5, r3, #21
 80033ac:	0b24      	lsrs	r4, r4, #12
 80033ae:	0d6d      	lsrs	r5, r5, #21
 80033b0:	e736      	b.n	8003220 <__aeabi_dsub+0x328>
 80033b2:	4d95      	ldr	r5, [pc, #596]	@ (8003608 <__aeabi_dsub+0x710>)
 80033b4:	42ab      	cmp	r3, r5
 80033b6:	d100      	bne.n	80033ba <__aeabi_dsub+0x4c2>
 80033b8:	e0d6      	b.n	8003568 <__aeabi_dsub+0x670>
 80033ba:	1882      	adds	r2, r0, r2
 80033bc:	0021      	movs	r1, r4
 80033be:	4282      	cmp	r2, r0
 80033c0:	4180      	sbcs	r0, r0
 80033c2:	4459      	add	r1, fp
 80033c4:	4240      	negs	r0, r0
 80033c6:	1808      	adds	r0, r1, r0
 80033c8:	07c7      	lsls	r7, r0, #31
 80033ca:	0852      	lsrs	r2, r2, #1
 80033cc:	4317      	orrs	r7, r2
 80033ce:	0844      	lsrs	r4, r0, #1
 80033d0:	0752      	lsls	r2, r2, #29
 80033d2:	d400      	bmi.n	80033d6 <__aeabi_dsub+0x4de>
 80033d4:	e185      	b.n	80036e2 <__aeabi_dsub+0x7ea>
 80033d6:	220f      	movs	r2, #15
 80033d8:	001d      	movs	r5, r3
 80033da:	403a      	ands	r2, r7
 80033dc:	2a04      	cmp	r2, #4
 80033de:	d000      	beq.n	80033e2 <__aeabi_dsub+0x4ea>
 80033e0:	e61a      	b.n	8003018 <__aeabi_dsub+0x120>
 80033e2:	08ff      	lsrs	r7, r7, #3
 80033e4:	0764      	lsls	r4, r4, #29
 80033e6:	4327      	orrs	r7, r4
 80033e8:	0905      	lsrs	r5, r0, #4
 80033ea:	e7dd      	b.n	80033a8 <__aeabi_dsub+0x4b0>
 80033ec:	465b      	mov	r3, fp
 80033ee:	08d2      	lsrs	r2, r2, #3
 80033f0:	075f      	lsls	r7, r3, #29
 80033f2:	4317      	orrs	r7, r2
 80033f4:	08dd      	lsrs	r5, r3, #3
 80033f6:	e67b      	b.n	80030f0 <__aeabi_dsub+0x1f8>
 80033f8:	2700      	movs	r7, #0
 80033fa:	2400      	movs	r4, #0
 80033fc:	e710      	b.n	8003220 <__aeabi_dsub+0x328>
 80033fe:	2b00      	cmp	r3, #0
 8003400:	d000      	beq.n	8003404 <__aeabi_dsub+0x50c>
 8003402:	e0d6      	b.n	80035b2 <__aeabi_dsub+0x6ba>
 8003404:	2900      	cmp	r1, #0
 8003406:	d000      	beq.n	800340a <__aeabi_dsub+0x512>
 8003408:	e12f      	b.n	800366a <__aeabi_dsub+0x772>
 800340a:	2480      	movs	r4, #128	@ 0x80
 800340c:	2600      	movs	r6, #0
 800340e:	4d7e      	ldr	r5, [pc, #504]	@ (8003608 <__aeabi_dsub+0x710>)
 8003410:	0324      	lsls	r4, r4, #12
 8003412:	e705      	b.n	8003220 <__aeabi_dsub+0x328>
 8003414:	4666      	mov	r6, ip
 8003416:	465c      	mov	r4, fp
 8003418:	08d0      	lsrs	r0, r2, #3
 800341a:	e717      	b.n	800324c <__aeabi_dsub+0x354>
 800341c:	465b      	mov	r3, fp
 800341e:	1a17      	subs	r7, r2, r0
 8003420:	42ba      	cmp	r2, r7
 8003422:	4192      	sbcs	r2, r2
 8003424:	1b1c      	subs	r4, r3, r4
 8003426:	2601      	movs	r6, #1
 8003428:	4663      	mov	r3, ip
 800342a:	4252      	negs	r2, r2
 800342c:	1aa4      	subs	r4, r4, r2
 800342e:	401e      	ands	r6, r3
 8003430:	e5c4      	b.n	8002fbc <__aeabi_dsub+0xc4>
 8003432:	1883      	adds	r3, r0, r2
 8003434:	4283      	cmp	r3, r0
 8003436:	4180      	sbcs	r0, r0
 8003438:	445c      	add	r4, fp
 800343a:	4240      	negs	r0, r0
 800343c:	1825      	adds	r5, r4, r0
 800343e:	022a      	lsls	r2, r5, #8
 8003440:	d400      	bmi.n	8003444 <__aeabi_dsub+0x54c>
 8003442:	e0da      	b.n	80035fa <__aeabi_dsub+0x702>
 8003444:	4a72      	ldr	r2, [pc, #456]	@ (8003610 <__aeabi_dsub+0x718>)
 8003446:	085b      	lsrs	r3, r3, #1
 8003448:	4015      	ands	r5, r2
 800344a:	07ea      	lsls	r2, r5, #31
 800344c:	431a      	orrs	r2, r3
 800344e:	0869      	lsrs	r1, r5, #1
 8003450:	075b      	lsls	r3, r3, #29
 8003452:	d400      	bmi.n	8003456 <__aeabi_dsub+0x55e>
 8003454:	e14a      	b.n	80036ec <__aeabi_dsub+0x7f4>
 8003456:	230f      	movs	r3, #15
 8003458:	4013      	ands	r3, r2
 800345a:	2b04      	cmp	r3, #4
 800345c:	d100      	bne.n	8003460 <__aeabi_dsub+0x568>
 800345e:	e0fc      	b.n	800365a <__aeabi_dsub+0x762>
 8003460:	1d17      	adds	r7, r2, #4
 8003462:	4297      	cmp	r7, r2
 8003464:	41a4      	sbcs	r4, r4
 8003466:	4264      	negs	r4, r4
 8003468:	2502      	movs	r5, #2
 800346a:	1864      	adds	r4, r4, r1
 800346c:	e6ec      	b.n	8003248 <__aeabi_dsub+0x350>
 800346e:	4647      	mov	r7, r8
 8003470:	001c      	movs	r4, r3
 8003472:	431f      	orrs	r7, r3
 8003474:	d000      	beq.n	8003478 <__aeabi_dsub+0x580>
 8003476:	e743      	b.n	8003300 <__aeabi_dsub+0x408>
 8003478:	2600      	movs	r6, #0
 800347a:	2500      	movs	r5, #0
 800347c:	2400      	movs	r4, #0
 800347e:	e6cf      	b.n	8003220 <__aeabi_dsub+0x328>
 8003480:	08c0      	lsrs	r0, r0, #3
 8003482:	0767      	lsls	r7, r4, #29
 8003484:	4307      	orrs	r7, r0
 8003486:	08e5      	lsrs	r5, r4, #3
 8003488:	e632      	b.n	80030f0 <__aeabi_dsub+0x1f8>
 800348a:	1a87      	subs	r7, r0, r2
 800348c:	465b      	mov	r3, fp
 800348e:	42b8      	cmp	r0, r7
 8003490:	4180      	sbcs	r0, r0
 8003492:	1ae4      	subs	r4, r4, r3
 8003494:	4240      	negs	r0, r0
 8003496:	1a24      	subs	r4, r4, r0
 8003498:	0223      	lsls	r3, r4, #8
 800349a:	d428      	bmi.n	80034ee <__aeabi_dsub+0x5f6>
 800349c:	0763      	lsls	r3, r4, #29
 800349e:	08ff      	lsrs	r7, r7, #3
 80034a0:	431f      	orrs	r7, r3
 80034a2:	08e5      	lsrs	r5, r4, #3
 80034a4:	2301      	movs	r3, #1
 80034a6:	e77f      	b.n	80033a8 <__aeabi_dsub+0x4b0>
 80034a8:	2b00      	cmp	r3, #0
 80034aa:	d100      	bne.n	80034ae <__aeabi_dsub+0x5b6>
 80034ac:	e673      	b.n	8003196 <__aeabi_dsub+0x29e>
 80034ae:	464b      	mov	r3, r9
 80034b0:	1b5f      	subs	r7, r3, r5
 80034b2:	003b      	movs	r3, r7
 80034b4:	2d00      	cmp	r5, #0
 80034b6:	d100      	bne.n	80034ba <__aeabi_dsub+0x5c2>
 80034b8:	e742      	b.n	8003340 <__aeabi_dsub+0x448>
 80034ba:	2f38      	cmp	r7, #56	@ 0x38
 80034bc:	dd00      	ble.n	80034c0 <__aeabi_dsub+0x5c8>
 80034be:	e0ec      	b.n	800369a <__aeabi_dsub+0x7a2>
 80034c0:	2380      	movs	r3, #128	@ 0x80
 80034c2:	000e      	movs	r6, r1
 80034c4:	041b      	lsls	r3, r3, #16
 80034c6:	431c      	orrs	r4, r3
 80034c8:	2f1f      	cmp	r7, #31
 80034ca:	dc25      	bgt.n	8003518 <__aeabi_dsub+0x620>
 80034cc:	2520      	movs	r5, #32
 80034ce:	0023      	movs	r3, r4
 80034d0:	1bed      	subs	r5, r5, r7
 80034d2:	0001      	movs	r1, r0
 80034d4:	40a8      	lsls	r0, r5
 80034d6:	40ab      	lsls	r3, r5
 80034d8:	40f9      	lsrs	r1, r7
 80034da:	1e45      	subs	r5, r0, #1
 80034dc:	41a8      	sbcs	r0, r5
 80034de:	430b      	orrs	r3, r1
 80034e0:	40fc      	lsrs	r4, r7
 80034e2:	4318      	orrs	r0, r3
 80034e4:	465b      	mov	r3, fp
 80034e6:	1b1b      	subs	r3, r3, r4
 80034e8:	469b      	mov	fp, r3
 80034ea:	e739      	b.n	8003360 <__aeabi_dsub+0x468>
 80034ec:	4666      	mov	r6, ip
 80034ee:	2501      	movs	r5, #1
 80034f0:	e562      	b.n	8002fb8 <__aeabi_dsub+0xc0>
 80034f2:	001f      	movs	r7, r3
 80034f4:	4659      	mov	r1, fp
 80034f6:	3f20      	subs	r7, #32
 80034f8:	40f9      	lsrs	r1, r7
 80034fa:	468c      	mov	ip, r1
 80034fc:	2b20      	cmp	r3, #32
 80034fe:	d005      	beq.n	800350c <__aeabi_dsub+0x614>
 8003500:	2740      	movs	r7, #64	@ 0x40
 8003502:	4659      	mov	r1, fp
 8003504:	1afb      	subs	r3, r7, r3
 8003506:	4099      	lsls	r1, r3
 8003508:	430a      	orrs	r2, r1
 800350a:	4692      	mov	sl, r2
 800350c:	4657      	mov	r7, sl
 800350e:	1e7b      	subs	r3, r7, #1
 8003510:	419f      	sbcs	r7, r3
 8003512:	4663      	mov	r3, ip
 8003514:	431f      	orrs	r7, r3
 8003516:	e5c1      	b.n	800309c <__aeabi_dsub+0x1a4>
 8003518:	003b      	movs	r3, r7
 800351a:	0025      	movs	r5, r4
 800351c:	3b20      	subs	r3, #32
 800351e:	40dd      	lsrs	r5, r3
 8003520:	2f20      	cmp	r7, #32
 8003522:	d004      	beq.n	800352e <__aeabi_dsub+0x636>
 8003524:	2340      	movs	r3, #64	@ 0x40
 8003526:	1bdb      	subs	r3, r3, r7
 8003528:	409c      	lsls	r4, r3
 800352a:	4320      	orrs	r0, r4
 800352c:	4680      	mov	r8, r0
 800352e:	4640      	mov	r0, r8
 8003530:	1e43      	subs	r3, r0, #1
 8003532:	4198      	sbcs	r0, r3
 8003534:	4328      	orrs	r0, r5
 8003536:	e713      	b.n	8003360 <__aeabi_dsub+0x468>
 8003538:	2900      	cmp	r1, #0
 800353a:	d09d      	beq.n	8003478 <__aeabi_dsub+0x580>
 800353c:	2601      	movs	r6, #1
 800353e:	4663      	mov	r3, ip
 8003540:	465c      	mov	r4, fp
 8003542:	4690      	mov	r8, r2
 8003544:	401e      	ands	r6, r3
 8003546:	e6db      	b.n	8003300 <__aeabi_dsub+0x408>
 8003548:	1a17      	subs	r7, r2, r0
 800354a:	465b      	mov	r3, fp
 800354c:	42ba      	cmp	r2, r7
 800354e:	4192      	sbcs	r2, r2
 8003550:	1b1c      	subs	r4, r3, r4
 8003552:	4252      	negs	r2, r2
 8003554:	1aa4      	subs	r4, r4, r2
 8003556:	0223      	lsls	r3, r4, #8
 8003558:	d4c8      	bmi.n	80034ec <__aeabi_dsub+0x5f4>
 800355a:	0763      	lsls	r3, r4, #29
 800355c:	08ff      	lsrs	r7, r7, #3
 800355e:	431f      	orrs	r7, r3
 8003560:	4666      	mov	r6, ip
 8003562:	2301      	movs	r3, #1
 8003564:	08e5      	lsrs	r5, r4, #3
 8003566:	e71f      	b.n	80033a8 <__aeabi_dsub+0x4b0>
 8003568:	001d      	movs	r5, r3
 800356a:	2400      	movs	r4, #0
 800356c:	2700      	movs	r7, #0
 800356e:	e657      	b.n	8003220 <__aeabi_dsub+0x328>
 8003570:	465c      	mov	r4, fp
 8003572:	08d0      	lsrs	r0, r2, #3
 8003574:	e66a      	b.n	800324c <__aeabi_dsub+0x354>
 8003576:	2b00      	cmp	r3, #0
 8003578:	d100      	bne.n	800357c <__aeabi_dsub+0x684>
 800357a:	e737      	b.n	80033ec <__aeabi_dsub+0x4f4>
 800357c:	4653      	mov	r3, sl
 800357e:	08c0      	lsrs	r0, r0, #3
 8003580:	0767      	lsls	r7, r4, #29
 8003582:	4307      	orrs	r7, r0
 8003584:	08e5      	lsrs	r5, r4, #3
 8003586:	2b00      	cmp	r3, #0
 8003588:	d100      	bne.n	800358c <__aeabi_dsub+0x694>
 800358a:	e5b1      	b.n	80030f0 <__aeabi_dsub+0x1f8>
 800358c:	2380      	movs	r3, #128	@ 0x80
 800358e:	031b      	lsls	r3, r3, #12
 8003590:	421d      	tst	r5, r3
 8003592:	d008      	beq.n	80035a6 <__aeabi_dsub+0x6ae>
 8003594:	4659      	mov	r1, fp
 8003596:	08c8      	lsrs	r0, r1, #3
 8003598:	4218      	tst	r0, r3
 800359a:	d104      	bne.n	80035a6 <__aeabi_dsub+0x6ae>
 800359c:	08d2      	lsrs	r2, r2, #3
 800359e:	0749      	lsls	r1, r1, #29
 80035a0:	430a      	orrs	r2, r1
 80035a2:	0017      	movs	r7, r2
 80035a4:	0005      	movs	r5, r0
 80035a6:	0f7b      	lsrs	r3, r7, #29
 80035a8:	00ff      	lsls	r7, r7, #3
 80035aa:	08ff      	lsrs	r7, r7, #3
 80035ac:	075b      	lsls	r3, r3, #29
 80035ae:	431f      	orrs	r7, r3
 80035b0:	e59e      	b.n	80030f0 <__aeabi_dsub+0x1f8>
 80035b2:	08c0      	lsrs	r0, r0, #3
 80035b4:	0763      	lsls	r3, r4, #29
 80035b6:	4318      	orrs	r0, r3
 80035b8:	08e5      	lsrs	r5, r4, #3
 80035ba:	2900      	cmp	r1, #0
 80035bc:	d053      	beq.n	8003666 <__aeabi_dsub+0x76e>
 80035be:	2380      	movs	r3, #128	@ 0x80
 80035c0:	031b      	lsls	r3, r3, #12
 80035c2:	421d      	tst	r5, r3
 80035c4:	d00a      	beq.n	80035dc <__aeabi_dsub+0x6e4>
 80035c6:	4659      	mov	r1, fp
 80035c8:	08cc      	lsrs	r4, r1, #3
 80035ca:	421c      	tst	r4, r3
 80035cc:	d106      	bne.n	80035dc <__aeabi_dsub+0x6e4>
 80035ce:	2601      	movs	r6, #1
 80035d0:	4663      	mov	r3, ip
 80035d2:	0025      	movs	r5, r4
 80035d4:	08d0      	lsrs	r0, r2, #3
 80035d6:	0749      	lsls	r1, r1, #29
 80035d8:	4308      	orrs	r0, r1
 80035da:	401e      	ands	r6, r3
 80035dc:	0f47      	lsrs	r7, r0, #29
 80035de:	00c0      	lsls	r0, r0, #3
 80035e0:	08c0      	lsrs	r0, r0, #3
 80035e2:	077f      	lsls	r7, r7, #29
 80035e4:	4307      	orrs	r7, r0
 80035e6:	e583      	b.n	80030f0 <__aeabi_dsub+0x1f8>
 80035e8:	1883      	adds	r3, r0, r2
 80035ea:	4293      	cmp	r3, r2
 80035ec:	4192      	sbcs	r2, r2
 80035ee:	445c      	add	r4, fp
 80035f0:	4252      	negs	r2, r2
 80035f2:	18a5      	adds	r5, r4, r2
 80035f4:	022a      	lsls	r2, r5, #8
 80035f6:	d500      	bpl.n	80035fa <__aeabi_dsub+0x702>
 80035f8:	e724      	b.n	8003444 <__aeabi_dsub+0x54c>
 80035fa:	076f      	lsls	r7, r5, #29
 80035fc:	08db      	lsrs	r3, r3, #3
 80035fe:	431f      	orrs	r7, r3
 8003600:	08ed      	lsrs	r5, r5, #3
 8003602:	2301      	movs	r3, #1
 8003604:	e6d0      	b.n	80033a8 <__aeabi_dsub+0x4b0>
 8003606:	46c0      	nop			@ (mov r8, r8)
 8003608:	000007ff 	.word	0x000007ff
 800360c:	000007fe 	.word	0x000007fe
 8003610:	ff7fffff 	.word	0xff7fffff
 8003614:	465b      	mov	r3, fp
 8003616:	08d2      	lsrs	r2, r2, #3
 8003618:	075f      	lsls	r7, r3, #29
 800361a:	4666      	mov	r6, ip
 800361c:	4317      	orrs	r7, r2
 800361e:	08dd      	lsrs	r5, r3, #3
 8003620:	e566      	b.n	80030f0 <__aeabi_dsub+0x1f8>
 8003622:	0025      	movs	r5, r4
 8003624:	3b20      	subs	r3, #32
 8003626:	40dd      	lsrs	r5, r3
 8003628:	4663      	mov	r3, ip
 800362a:	2b20      	cmp	r3, #32
 800362c:	d005      	beq.n	800363a <__aeabi_dsub+0x742>
 800362e:	2340      	movs	r3, #64	@ 0x40
 8003630:	4661      	mov	r1, ip
 8003632:	1a5b      	subs	r3, r3, r1
 8003634:	409c      	lsls	r4, r3
 8003636:	4320      	orrs	r0, r4
 8003638:	4680      	mov	r8, r0
 800363a:	4647      	mov	r7, r8
 800363c:	1e7b      	subs	r3, r7, #1
 800363e:	419f      	sbcs	r7, r3
 8003640:	432f      	orrs	r7, r5
 8003642:	e5a0      	b.n	8003186 <__aeabi_dsub+0x28e>
 8003644:	2120      	movs	r1, #32
 8003646:	2700      	movs	r7, #0
 8003648:	1a09      	subs	r1, r1, r0
 800364a:	e4d2      	b.n	8002ff2 <__aeabi_dsub+0xfa>
 800364c:	2f00      	cmp	r7, #0
 800364e:	d100      	bne.n	8003652 <__aeabi_dsub+0x75a>
 8003650:	e713      	b.n	800347a <__aeabi_dsub+0x582>
 8003652:	465c      	mov	r4, fp
 8003654:	0017      	movs	r7, r2
 8003656:	2500      	movs	r5, #0
 8003658:	e5f6      	b.n	8003248 <__aeabi_dsub+0x350>
 800365a:	08d7      	lsrs	r7, r2, #3
 800365c:	0749      	lsls	r1, r1, #29
 800365e:	2302      	movs	r3, #2
 8003660:	430f      	orrs	r7, r1
 8003662:	092d      	lsrs	r5, r5, #4
 8003664:	e6a0      	b.n	80033a8 <__aeabi_dsub+0x4b0>
 8003666:	0007      	movs	r7, r0
 8003668:	e542      	b.n	80030f0 <__aeabi_dsub+0x1f8>
 800366a:	465b      	mov	r3, fp
 800366c:	2601      	movs	r6, #1
 800366e:	075f      	lsls	r7, r3, #29
 8003670:	08dd      	lsrs	r5, r3, #3
 8003672:	4663      	mov	r3, ip
 8003674:	08d2      	lsrs	r2, r2, #3
 8003676:	4317      	orrs	r7, r2
 8003678:	401e      	ands	r6, r3
 800367a:	e539      	b.n	80030f0 <__aeabi_dsub+0x1f8>
 800367c:	465b      	mov	r3, fp
 800367e:	08d2      	lsrs	r2, r2, #3
 8003680:	075f      	lsls	r7, r3, #29
 8003682:	4317      	orrs	r7, r2
 8003684:	08dd      	lsrs	r5, r3, #3
 8003686:	e533      	b.n	80030f0 <__aeabi_dsub+0x1f8>
 8003688:	4a1e      	ldr	r2, [pc, #120]	@ (8003704 <__aeabi_dsub+0x80c>)
 800368a:	08db      	lsrs	r3, r3, #3
 800368c:	4022      	ands	r2, r4
 800368e:	0757      	lsls	r7, r2, #29
 8003690:	0252      	lsls	r2, r2, #9
 8003692:	2501      	movs	r5, #1
 8003694:	431f      	orrs	r7, r3
 8003696:	0b14      	lsrs	r4, r2, #12
 8003698:	e5c2      	b.n	8003220 <__aeabi_dsub+0x328>
 800369a:	000e      	movs	r6, r1
 800369c:	2001      	movs	r0, #1
 800369e:	e65f      	b.n	8003360 <__aeabi_dsub+0x468>
 80036a0:	2b00      	cmp	r3, #0
 80036a2:	d00d      	beq.n	80036c0 <__aeabi_dsub+0x7c8>
 80036a4:	464b      	mov	r3, r9
 80036a6:	1b5b      	subs	r3, r3, r5
 80036a8:	469c      	mov	ip, r3
 80036aa:	2d00      	cmp	r5, #0
 80036ac:	d100      	bne.n	80036b0 <__aeabi_dsub+0x7b8>
 80036ae:	e548      	b.n	8003142 <__aeabi_dsub+0x24a>
 80036b0:	2701      	movs	r7, #1
 80036b2:	2b38      	cmp	r3, #56	@ 0x38
 80036b4:	dd00      	ble.n	80036b8 <__aeabi_dsub+0x7c0>
 80036b6:	e566      	b.n	8003186 <__aeabi_dsub+0x28e>
 80036b8:	2380      	movs	r3, #128	@ 0x80
 80036ba:	041b      	lsls	r3, r3, #16
 80036bc:	431c      	orrs	r4, r3
 80036be:	e550      	b.n	8003162 <__aeabi_dsub+0x26a>
 80036c0:	1c6b      	adds	r3, r5, #1
 80036c2:	4d11      	ldr	r5, [pc, #68]	@ (8003708 <__aeabi_dsub+0x810>)
 80036c4:	422b      	tst	r3, r5
 80036c6:	d000      	beq.n	80036ca <__aeabi_dsub+0x7d2>
 80036c8:	e673      	b.n	80033b2 <__aeabi_dsub+0x4ba>
 80036ca:	4659      	mov	r1, fp
 80036cc:	0023      	movs	r3, r4
 80036ce:	4311      	orrs	r1, r2
 80036d0:	468a      	mov	sl, r1
 80036d2:	4303      	orrs	r3, r0
 80036d4:	e600      	b.n	80032d8 <__aeabi_dsub+0x3e0>
 80036d6:	0767      	lsls	r7, r4, #29
 80036d8:	08c0      	lsrs	r0, r0, #3
 80036da:	2300      	movs	r3, #0
 80036dc:	4307      	orrs	r7, r0
 80036de:	08e5      	lsrs	r5, r4, #3
 80036e0:	e662      	b.n	80033a8 <__aeabi_dsub+0x4b0>
 80036e2:	0764      	lsls	r4, r4, #29
 80036e4:	08ff      	lsrs	r7, r7, #3
 80036e6:	4327      	orrs	r7, r4
 80036e8:	0905      	lsrs	r5, r0, #4
 80036ea:	e65d      	b.n	80033a8 <__aeabi_dsub+0x4b0>
 80036ec:	08d2      	lsrs	r2, r2, #3
 80036ee:	0749      	lsls	r1, r1, #29
 80036f0:	4311      	orrs	r1, r2
 80036f2:	000f      	movs	r7, r1
 80036f4:	2302      	movs	r3, #2
 80036f6:	092d      	lsrs	r5, r5, #4
 80036f8:	e656      	b.n	80033a8 <__aeabi_dsub+0x4b0>
 80036fa:	0007      	movs	r7, r0
 80036fc:	e5a4      	b.n	8003248 <__aeabi_dsub+0x350>
 80036fe:	0038      	movs	r0, r7
 8003700:	e48f      	b.n	8003022 <__aeabi_dsub+0x12a>
 8003702:	46c0      	nop			@ (mov r8, r8)
 8003704:	ff7fffff 	.word	0xff7fffff
 8003708:	000007fe 	.word	0x000007fe

0800370c <__aeabi_dcmpun>:
 800370c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800370e:	46c6      	mov	lr, r8
 8003710:	031e      	lsls	r6, r3, #12
 8003712:	0b36      	lsrs	r6, r6, #12
 8003714:	46b0      	mov	r8, r6
 8003716:	4e0d      	ldr	r6, [pc, #52]	@ (800374c <__aeabi_dcmpun+0x40>)
 8003718:	030c      	lsls	r4, r1, #12
 800371a:	004d      	lsls	r5, r1, #1
 800371c:	005f      	lsls	r7, r3, #1
 800371e:	b500      	push	{lr}
 8003720:	0b24      	lsrs	r4, r4, #12
 8003722:	0d6d      	lsrs	r5, r5, #21
 8003724:	0d7f      	lsrs	r7, r7, #21
 8003726:	42b5      	cmp	r5, r6
 8003728:	d00b      	beq.n	8003742 <__aeabi_dcmpun+0x36>
 800372a:	4908      	ldr	r1, [pc, #32]	@ (800374c <__aeabi_dcmpun+0x40>)
 800372c:	2000      	movs	r0, #0
 800372e:	428f      	cmp	r7, r1
 8003730:	d104      	bne.n	800373c <__aeabi_dcmpun+0x30>
 8003732:	4646      	mov	r6, r8
 8003734:	4316      	orrs	r6, r2
 8003736:	0030      	movs	r0, r6
 8003738:	1e43      	subs	r3, r0, #1
 800373a:	4198      	sbcs	r0, r3
 800373c:	bc80      	pop	{r7}
 800373e:	46b8      	mov	r8, r7
 8003740:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003742:	4304      	orrs	r4, r0
 8003744:	2001      	movs	r0, #1
 8003746:	2c00      	cmp	r4, #0
 8003748:	d1f8      	bne.n	800373c <__aeabi_dcmpun+0x30>
 800374a:	e7ee      	b.n	800372a <__aeabi_dcmpun+0x1e>
 800374c:	000007ff 	.word	0x000007ff

08003750 <__aeabi_d2iz>:
 8003750:	000b      	movs	r3, r1
 8003752:	0002      	movs	r2, r0
 8003754:	b570      	push	{r4, r5, r6, lr}
 8003756:	4d16      	ldr	r5, [pc, #88]	@ (80037b0 <__aeabi_d2iz+0x60>)
 8003758:	030c      	lsls	r4, r1, #12
 800375a:	b082      	sub	sp, #8
 800375c:	0049      	lsls	r1, r1, #1
 800375e:	2000      	movs	r0, #0
 8003760:	9200      	str	r2, [sp, #0]
 8003762:	9301      	str	r3, [sp, #4]
 8003764:	0b24      	lsrs	r4, r4, #12
 8003766:	0d49      	lsrs	r1, r1, #21
 8003768:	0fde      	lsrs	r6, r3, #31
 800376a:	42a9      	cmp	r1, r5
 800376c:	dd04      	ble.n	8003778 <__aeabi_d2iz+0x28>
 800376e:	4811      	ldr	r0, [pc, #68]	@ (80037b4 <__aeabi_d2iz+0x64>)
 8003770:	4281      	cmp	r1, r0
 8003772:	dd03      	ble.n	800377c <__aeabi_d2iz+0x2c>
 8003774:	4b10      	ldr	r3, [pc, #64]	@ (80037b8 <__aeabi_d2iz+0x68>)
 8003776:	18f0      	adds	r0, r6, r3
 8003778:	b002      	add	sp, #8
 800377a:	bd70      	pop	{r4, r5, r6, pc}
 800377c:	2080      	movs	r0, #128	@ 0x80
 800377e:	0340      	lsls	r0, r0, #13
 8003780:	4320      	orrs	r0, r4
 8003782:	4c0e      	ldr	r4, [pc, #56]	@ (80037bc <__aeabi_d2iz+0x6c>)
 8003784:	1a64      	subs	r4, r4, r1
 8003786:	2c1f      	cmp	r4, #31
 8003788:	dd08      	ble.n	800379c <__aeabi_d2iz+0x4c>
 800378a:	4b0d      	ldr	r3, [pc, #52]	@ (80037c0 <__aeabi_d2iz+0x70>)
 800378c:	1a5b      	subs	r3, r3, r1
 800378e:	40d8      	lsrs	r0, r3
 8003790:	0003      	movs	r3, r0
 8003792:	4258      	negs	r0, r3
 8003794:	2e00      	cmp	r6, #0
 8003796:	d1ef      	bne.n	8003778 <__aeabi_d2iz+0x28>
 8003798:	0018      	movs	r0, r3
 800379a:	e7ed      	b.n	8003778 <__aeabi_d2iz+0x28>
 800379c:	4b09      	ldr	r3, [pc, #36]	@ (80037c4 <__aeabi_d2iz+0x74>)
 800379e:	9a00      	ldr	r2, [sp, #0]
 80037a0:	469c      	mov	ip, r3
 80037a2:	0003      	movs	r3, r0
 80037a4:	4461      	add	r1, ip
 80037a6:	408b      	lsls	r3, r1
 80037a8:	40e2      	lsrs	r2, r4
 80037aa:	4313      	orrs	r3, r2
 80037ac:	e7f1      	b.n	8003792 <__aeabi_d2iz+0x42>
 80037ae:	46c0      	nop			@ (mov r8, r8)
 80037b0:	000003fe 	.word	0x000003fe
 80037b4:	0000041d 	.word	0x0000041d
 80037b8:	7fffffff 	.word	0x7fffffff
 80037bc:	00000433 	.word	0x00000433
 80037c0:	00000413 	.word	0x00000413
 80037c4:	fffffbed 	.word	0xfffffbed

080037c8 <__aeabi_i2d>:
 80037c8:	b570      	push	{r4, r5, r6, lr}
 80037ca:	2800      	cmp	r0, #0
 80037cc:	d016      	beq.n	80037fc <__aeabi_i2d+0x34>
 80037ce:	17c3      	asrs	r3, r0, #31
 80037d0:	18c5      	adds	r5, r0, r3
 80037d2:	405d      	eors	r5, r3
 80037d4:	0fc4      	lsrs	r4, r0, #31
 80037d6:	0028      	movs	r0, r5
 80037d8:	f000 f912 	bl	8003a00 <__clzsi2>
 80037dc:	4b10      	ldr	r3, [pc, #64]	@ (8003820 <__aeabi_i2d+0x58>)
 80037de:	1a1b      	subs	r3, r3, r0
 80037e0:	055b      	lsls	r3, r3, #21
 80037e2:	0d5b      	lsrs	r3, r3, #21
 80037e4:	280a      	cmp	r0, #10
 80037e6:	dc14      	bgt.n	8003812 <__aeabi_i2d+0x4a>
 80037e8:	0002      	movs	r2, r0
 80037ea:	002e      	movs	r6, r5
 80037ec:	3215      	adds	r2, #21
 80037ee:	4096      	lsls	r6, r2
 80037f0:	220b      	movs	r2, #11
 80037f2:	1a12      	subs	r2, r2, r0
 80037f4:	40d5      	lsrs	r5, r2
 80037f6:	032d      	lsls	r5, r5, #12
 80037f8:	0b2d      	lsrs	r5, r5, #12
 80037fa:	e003      	b.n	8003804 <__aeabi_i2d+0x3c>
 80037fc:	2400      	movs	r4, #0
 80037fe:	2300      	movs	r3, #0
 8003800:	2500      	movs	r5, #0
 8003802:	2600      	movs	r6, #0
 8003804:	051b      	lsls	r3, r3, #20
 8003806:	432b      	orrs	r3, r5
 8003808:	07e4      	lsls	r4, r4, #31
 800380a:	4323      	orrs	r3, r4
 800380c:	0030      	movs	r0, r6
 800380e:	0019      	movs	r1, r3
 8003810:	bd70      	pop	{r4, r5, r6, pc}
 8003812:	380b      	subs	r0, #11
 8003814:	4085      	lsls	r5, r0
 8003816:	032d      	lsls	r5, r5, #12
 8003818:	2600      	movs	r6, #0
 800381a:	0b2d      	lsrs	r5, r5, #12
 800381c:	e7f2      	b.n	8003804 <__aeabi_i2d+0x3c>
 800381e:	46c0      	nop			@ (mov r8, r8)
 8003820:	0000041e 	.word	0x0000041e

08003824 <__aeabi_ui2d>:
 8003824:	b510      	push	{r4, lr}
 8003826:	1e04      	subs	r4, r0, #0
 8003828:	d010      	beq.n	800384c <__aeabi_ui2d+0x28>
 800382a:	f000 f8e9 	bl	8003a00 <__clzsi2>
 800382e:	4b0e      	ldr	r3, [pc, #56]	@ (8003868 <__aeabi_ui2d+0x44>)
 8003830:	1a1b      	subs	r3, r3, r0
 8003832:	055b      	lsls	r3, r3, #21
 8003834:	0d5b      	lsrs	r3, r3, #21
 8003836:	280a      	cmp	r0, #10
 8003838:	dc0f      	bgt.n	800385a <__aeabi_ui2d+0x36>
 800383a:	220b      	movs	r2, #11
 800383c:	0021      	movs	r1, r4
 800383e:	1a12      	subs	r2, r2, r0
 8003840:	40d1      	lsrs	r1, r2
 8003842:	3015      	adds	r0, #21
 8003844:	030a      	lsls	r2, r1, #12
 8003846:	4084      	lsls	r4, r0
 8003848:	0b12      	lsrs	r2, r2, #12
 800384a:	e001      	b.n	8003850 <__aeabi_ui2d+0x2c>
 800384c:	2300      	movs	r3, #0
 800384e:	2200      	movs	r2, #0
 8003850:	051b      	lsls	r3, r3, #20
 8003852:	4313      	orrs	r3, r2
 8003854:	0020      	movs	r0, r4
 8003856:	0019      	movs	r1, r3
 8003858:	bd10      	pop	{r4, pc}
 800385a:	0022      	movs	r2, r4
 800385c:	380b      	subs	r0, #11
 800385e:	4082      	lsls	r2, r0
 8003860:	0312      	lsls	r2, r2, #12
 8003862:	2400      	movs	r4, #0
 8003864:	0b12      	lsrs	r2, r2, #12
 8003866:	e7f3      	b.n	8003850 <__aeabi_ui2d+0x2c>
 8003868:	0000041e 	.word	0x0000041e

0800386c <__aeabi_f2d>:
 800386c:	b570      	push	{r4, r5, r6, lr}
 800386e:	0242      	lsls	r2, r0, #9
 8003870:	0043      	lsls	r3, r0, #1
 8003872:	0fc4      	lsrs	r4, r0, #31
 8003874:	20fe      	movs	r0, #254	@ 0xfe
 8003876:	0e1b      	lsrs	r3, r3, #24
 8003878:	1c59      	adds	r1, r3, #1
 800387a:	0a55      	lsrs	r5, r2, #9
 800387c:	4208      	tst	r0, r1
 800387e:	d00c      	beq.n	800389a <__aeabi_f2d+0x2e>
 8003880:	21e0      	movs	r1, #224	@ 0xe0
 8003882:	0089      	lsls	r1, r1, #2
 8003884:	468c      	mov	ip, r1
 8003886:	076d      	lsls	r5, r5, #29
 8003888:	0b12      	lsrs	r2, r2, #12
 800388a:	4463      	add	r3, ip
 800388c:	051b      	lsls	r3, r3, #20
 800388e:	4313      	orrs	r3, r2
 8003890:	07e4      	lsls	r4, r4, #31
 8003892:	4323      	orrs	r3, r4
 8003894:	0028      	movs	r0, r5
 8003896:	0019      	movs	r1, r3
 8003898:	bd70      	pop	{r4, r5, r6, pc}
 800389a:	2b00      	cmp	r3, #0
 800389c:	d114      	bne.n	80038c8 <__aeabi_f2d+0x5c>
 800389e:	2d00      	cmp	r5, #0
 80038a0:	d01b      	beq.n	80038da <__aeabi_f2d+0x6e>
 80038a2:	0028      	movs	r0, r5
 80038a4:	f000 f8ac 	bl	8003a00 <__clzsi2>
 80038a8:	280a      	cmp	r0, #10
 80038aa:	dc1c      	bgt.n	80038e6 <__aeabi_f2d+0x7a>
 80038ac:	230b      	movs	r3, #11
 80038ae:	002a      	movs	r2, r5
 80038b0:	1a1b      	subs	r3, r3, r0
 80038b2:	40da      	lsrs	r2, r3
 80038b4:	0003      	movs	r3, r0
 80038b6:	3315      	adds	r3, #21
 80038b8:	409d      	lsls	r5, r3
 80038ba:	4b0e      	ldr	r3, [pc, #56]	@ (80038f4 <__aeabi_f2d+0x88>)
 80038bc:	0312      	lsls	r2, r2, #12
 80038be:	1a1b      	subs	r3, r3, r0
 80038c0:	055b      	lsls	r3, r3, #21
 80038c2:	0b12      	lsrs	r2, r2, #12
 80038c4:	0d5b      	lsrs	r3, r3, #21
 80038c6:	e7e1      	b.n	800388c <__aeabi_f2d+0x20>
 80038c8:	2d00      	cmp	r5, #0
 80038ca:	d009      	beq.n	80038e0 <__aeabi_f2d+0x74>
 80038cc:	0b13      	lsrs	r3, r2, #12
 80038ce:	2280      	movs	r2, #128	@ 0x80
 80038d0:	0312      	lsls	r2, r2, #12
 80038d2:	431a      	orrs	r2, r3
 80038d4:	076d      	lsls	r5, r5, #29
 80038d6:	4b08      	ldr	r3, [pc, #32]	@ (80038f8 <__aeabi_f2d+0x8c>)
 80038d8:	e7d8      	b.n	800388c <__aeabi_f2d+0x20>
 80038da:	2300      	movs	r3, #0
 80038dc:	2200      	movs	r2, #0
 80038de:	e7d5      	b.n	800388c <__aeabi_f2d+0x20>
 80038e0:	2200      	movs	r2, #0
 80038e2:	4b05      	ldr	r3, [pc, #20]	@ (80038f8 <__aeabi_f2d+0x8c>)
 80038e4:	e7d2      	b.n	800388c <__aeabi_f2d+0x20>
 80038e6:	0003      	movs	r3, r0
 80038e8:	002a      	movs	r2, r5
 80038ea:	3b0b      	subs	r3, #11
 80038ec:	409a      	lsls	r2, r3
 80038ee:	2500      	movs	r5, #0
 80038f0:	e7e3      	b.n	80038ba <__aeabi_f2d+0x4e>
 80038f2:	46c0      	nop			@ (mov r8, r8)
 80038f4:	00000389 	.word	0x00000389
 80038f8:	000007ff 	.word	0x000007ff

080038fc <__aeabi_d2f>:
 80038fc:	b5f0      	push	{r4, r5, r6, r7, lr}
 80038fe:	004b      	lsls	r3, r1, #1
 8003900:	030f      	lsls	r7, r1, #12
 8003902:	0d5b      	lsrs	r3, r3, #21
 8003904:	4c3a      	ldr	r4, [pc, #232]	@ (80039f0 <__aeabi_d2f+0xf4>)
 8003906:	0f45      	lsrs	r5, r0, #29
 8003908:	b083      	sub	sp, #12
 800390a:	0a7f      	lsrs	r7, r7, #9
 800390c:	1c5e      	adds	r6, r3, #1
 800390e:	432f      	orrs	r7, r5
 8003910:	9000      	str	r0, [sp, #0]
 8003912:	9101      	str	r1, [sp, #4]
 8003914:	0fca      	lsrs	r2, r1, #31
 8003916:	00c5      	lsls	r5, r0, #3
 8003918:	4226      	tst	r6, r4
 800391a:	d00b      	beq.n	8003934 <__aeabi_d2f+0x38>
 800391c:	4935      	ldr	r1, [pc, #212]	@ (80039f4 <__aeabi_d2f+0xf8>)
 800391e:	185c      	adds	r4, r3, r1
 8003920:	2cfe      	cmp	r4, #254	@ 0xfe
 8003922:	dd13      	ble.n	800394c <__aeabi_d2f+0x50>
 8003924:	20ff      	movs	r0, #255	@ 0xff
 8003926:	2300      	movs	r3, #0
 8003928:	05c0      	lsls	r0, r0, #23
 800392a:	4318      	orrs	r0, r3
 800392c:	07d2      	lsls	r2, r2, #31
 800392e:	4310      	orrs	r0, r2
 8003930:	b003      	add	sp, #12
 8003932:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003934:	433d      	orrs	r5, r7
 8003936:	2b00      	cmp	r3, #0
 8003938:	d101      	bne.n	800393e <__aeabi_d2f+0x42>
 800393a:	2000      	movs	r0, #0
 800393c:	e7f4      	b.n	8003928 <__aeabi_d2f+0x2c>
 800393e:	2d00      	cmp	r5, #0
 8003940:	d0f0      	beq.n	8003924 <__aeabi_d2f+0x28>
 8003942:	2380      	movs	r3, #128	@ 0x80
 8003944:	03db      	lsls	r3, r3, #15
 8003946:	20ff      	movs	r0, #255	@ 0xff
 8003948:	433b      	orrs	r3, r7
 800394a:	e7ed      	b.n	8003928 <__aeabi_d2f+0x2c>
 800394c:	2c00      	cmp	r4, #0
 800394e:	dd0c      	ble.n	800396a <__aeabi_d2f+0x6e>
 8003950:	9b00      	ldr	r3, [sp, #0]
 8003952:	00ff      	lsls	r7, r7, #3
 8003954:	019b      	lsls	r3, r3, #6
 8003956:	1e58      	subs	r0, r3, #1
 8003958:	4183      	sbcs	r3, r0
 800395a:	0f69      	lsrs	r1, r5, #29
 800395c:	433b      	orrs	r3, r7
 800395e:	430b      	orrs	r3, r1
 8003960:	0759      	lsls	r1, r3, #29
 8003962:	d127      	bne.n	80039b4 <__aeabi_d2f+0xb8>
 8003964:	08db      	lsrs	r3, r3, #3
 8003966:	b2e0      	uxtb	r0, r4
 8003968:	e7de      	b.n	8003928 <__aeabi_d2f+0x2c>
 800396a:	0021      	movs	r1, r4
 800396c:	3117      	adds	r1, #23
 800396e:	db31      	blt.n	80039d4 <__aeabi_d2f+0xd8>
 8003970:	2180      	movs	r1, #128	@ 0x80
 8003972:	201e      	movs	r0, #30
 8003974:	0409      	lsls	r1, r1, #16
 8003976:	4339      	orrs	r1, r7
 8003978:	1b00      	subs	r0, r0, r4
 800397a:	281f      	cmp	r0, #31
 800397c:	dd2d      	ble.n	80039da <__aeabi_d2f+0xde>
 800397e:	2602      	movs	r6, #2
 8003980:	4276      	negs	r6, r6
 8003982:	1b34      	subs	r4, r6, r4
 8003984:	000e      	movs	r6, r1
 8003986:	40e6      	lsrs	r6, r4
 8003988:	0034      	movs	r4, r6
 800398a:	2820      	cmp	r0, #32
 800398c:	d004      	beq.n	8003998 <__aeabi_d2f+0x9c>
 800398e:	481a      	ldr	r0, [pc, #104]	@ (80039f8 <__aeabi_d2f+0xfc>)
 8003990:	4684      	mov	ip, r0
 8003992:	4463      	add	r3, ip
 8003994:	4099      	lsls	r1, r3
 8003996:	430d      	orrs	r5, r1
 8003998:	002b      	movs	r3, r5
 800399a:	1e59      	subs	r1, r3, #1
 800399c:	418b      	sbcs	r3, r1
 800399e:	4323      	orrs	r3, r4
 80039a0:	0759      	lsls	r1, r3, #29
 80039a2:	d003      	beq.n	80039ac <__aeabi_d2f+0xb0>
 80039a4:	210f      	movs	r1, #15
 80039a6:	4019      	ands	r1, r3
 80039a8:	2904      	cmp	r1, #4
 80039aa:	d10b      	bne.n	80039c4 <__aeabi_d2f+0xc8>
 80039ac:	019b      	lsls	r3, r3, #6
 80039ae:	2000      	movs	r0, #0
 80039b0:	0a5b      	lsrs	r3, r3, #9
 80039b2:	e7b9      	b.n	8003928 <__aeabi_d2f+0x2c>
 80039b4:	210f      	movs	r1, #15
 80039b6:	4019      	ands	r1, r3
 80039b8:	2904      	cmp	r1, #4
 80039ba:	d104      	bne.n	80039c6 <__aeabi_d2f+0xca>
 80039bc:	019b      	lsls	r3, r3, #6
 80039be:	0a5b      	lsrs	r3, r3, #9
 80039c0:	b2e0      	uxtb	r0, r4
 80039c2:	e7b1      	b.n	8003928 <__aeabi_d2f+0x2c>
 80039c4:	2400      	movs	r4, #0
 80039c6:	3304      	adds	r3, #4
 80039c8:	0159      	lsls	r1, r3, #5
 80039ca:	d5f7      	bpl.n	80039bc <__aeabi_d2f+0xc0>
 80039cc:	3401      	adds	r4, #1
 80039ce:	2300      	movs	r3, #0
 80039d0:	b2e0      	uxtb	r0, r4
 80039d2:	e7a9      	b.n	8003928 <__aeabi_d2f+0x2c>
 80039d4:	2000      	movs	r0, #0
 80039d6:	2300      	movs	r3, #0
 80039d8:	e7a6      	b.n	8003928 <__aeabi_d2f+0x2c>
 80039da:	4c08      	ldr	r4, [pc, #32]	@ (80039fc <__aeabi_d2f+0x100>)
 80039dc:	191c      	adds	r4, r3, r4
 80039de:	002b      	movs	r3, r5
 80039e0:	40a5      	lsls	r5, r4
 80039e2:	40c3      	lsrs	r3, r0
 80039e4:	40a1      	lsls	r1, r4
 80039e6:	1e68      	subs	r0, r5, #1
 80039e8:	4185      	sbcs	r5, r0
 80039ea:	4329      	orrs	r1, r5
 80039ec:	430b      	orrs	r3, r1
 80039ee:	e7d7      	b.n	80039a0 <__aeabi_d2f+0xa4>
 80039f0:	000007fe 	.word	0x000007fe
 80039f4:	fffffc80 	.word	0xfffffc80
 80039f8:	fffffca2 	.word	0xfffffca2
 80039fc:	fffffc82 	.word	0xfffffc82

08003a00 <__clzsi2>:
 8003a00:	211c      	movs	r1, #28
 8003a02:	2301      	movs	r3, #1
 8003a04:	041b      	lsls	r3, r3, #16
 8003a06:	4298      	cmp	r0, r3
 8003a08:	d301      	bcc.n	8003a0e <__clzsi2+0xe>
 8003a0a:	0c00      	lsrs	r0, r0, #16
 8003a0c:	3910      	subs	r1, #16
 8003a0e:	0a1b      	lsrs	r3, r3, #8
 8003a10:	4298      	cmp	r0, r3
 8003a12:	d301      	bcc.n	8003a18 <__clzsi2+0x18>
 8003a14:	0a00      	lsrs	r0, r0, #8
 8003a16:	3908      	subs	r1, #8
 8003a18:	091b      	lsrs	r3, r3, #4
 8003a1a:	4298      	cmp	r0, r3
 8003a1c:	d301      	bcc.n	8003a22 <__clzsi2+0x22>
 8003a1e:	0900      	lsrs	r0, r0, #4
 8003a20:	3904      	subs	r1, #4
 8003a22:	a202      	add	r2, pc, #8	@ (adr r2, 8003a2c <__clzsi2+0x2c>)
 8003a24:	5c10      	ldrb	r0, [r2, r0]
 8003a26:	1840      	adds	r0, r0, r1
 8003a28:	4770      	bx	lr
 8003a2a:	46c0      	nop			@ (mov r8, r8)
 8003a2c:	02020304 	.word	0x02020304
 8003a30:	01010101 	.word	0x01010101
	...

08003a3c <__clzdi2>:
 8003a3c:	b510      	push	{r4, lr}
 8003a3e:	2900      	cmp	r1, #0
 8003a40:	d103      	bne.n	8003a4a <__clzdi2+0xe>
 8003a42:	f7ff ffdd 	bl	8003a00 <__clzsi2>
 8003a46:	3020      	adds	r0, #32
 8003a48:	e002      	b.n	8003a50 <__clzdi2+0x14>
 8003a4a:	0008      	movs	r0, r1
 8003a4c:	f7ff ffd8 	bl	8003a00 <__clzsi2>
 8003a50:	bd10      	pop	{r4, pc}
 8003a52:	46c0      	nop			@ (mov r8, r8)

08003a54 <__aeabi_lmul>:
 8003a54:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003a56:	46ce      	mov	lr, r9
 8003a58:	4699      	mov	r9, r3
 8003a5a:	0c03      	lsrs	r3, r0, #16
 8003a5c:	469c      	mov	ip, r3
 8003a5e:	0413      	lsls	r3, r2, #16
 8003a60:	4647      	mov	r7, r8
 8003a62:	0c1b      	lsrs	r3, r3, #16
 8003a64:	001d      	movs	r5, r3
 8003a66:	000e      	movs	r6, r1
 8003a68:	4661      	mov	r1, ip
 8003a6a:	0404      	lsls	r4, r0, #16
 8003a6c:	0c24      	lsrs	r4, r4, #16
 8003a6e:	b580      	push	{r7, lr}
 8003a70:	0007      	movs	r7, r0
 8003a72:	0c10      	lsrs	r0, r2, #16
 8003a74:	434b      	muls	r3, r1
 8003a76:	4365      	muls	r5, r4
 8003a78:	4341      	muls	r1, r0
 8003a7a:	4360      	muls	r0, r4
 8003a7c:	0c2c      	lsrs	r4, r5, #16
 8003a7e:	18c0      	adds	r0, r0, r3
 8003a80:	1824      	adds	r4, r4, r0
 8003a82:	468c      	mov	ip, r1
 8003a84:	42a3      	cmp	r3, r4
 8003a86:	d903      	bls.n	8003a90 <__aeabi_lmul+0x3c>
 8003a88:	2380      	movs	r3, #128	@ 0x80
 8003a8a:	025b      	lsls	r3, r3, #9
 8003a8c:	4698      	mov	r8, r3
 8003a8e:	44c4      	add	ip, r8
 8003a90:	4649      	mov	r1, r9
 8003a92:	4379      	muls	r1, r7
 8003a94:	4356      	muls	r6, r2
 8003a96:	0c23      	lsrs	r3, r4, #16
 8003a98:	042d      	lsls	r5, r5, #16
 8003a9a:	0c2d      	lsrs	r5, r5, #16
 8003a9c:	1989      	adds	r1, r1, r6
 8003a9e:	4463      	add	r3, ip
 8003aa0:	0424      	lsls	r4, r4, #16
 8003aa2:	1960      	adds	r0, r4, r5
 8003aa4:	18c9      	adds	r1, r1, r3
 8003aa6:	bcc0      	pop	{r6, r7}
 8003aa8:	46b9      	mov	r9, r7
 8003aaa:	46b0      	mov	r8, r6
 8003aac:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003aae:	46c0      	nop			@ (mov r8, r8)

08003ab0 <__divdi3>:
 8003ab0:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003ab2:	464f      	mov	r7, r9
 8003ab4:	4646      	mov	r6, r8
 8003ab6:	46d6      	mov	lr, sl
 8003ab8:	b5c0      	push	{r6, r7, lr}
 8003aba:	0006      	movs	r6, r0
 8003abc:	000f      	movs	r7, r1
 8003abe:	0010      	movs	r0, r2
 8003ac0:	0019      	movs	r1, r3
 8003ac2:	b082      	sub	sp, #8
 8003ac4:	2f00      	cmp	r7, #0
 8003ac6:	db5d      	blt.n	8003b84 <__divdi3+0xd4>
 8003ac8:	0034      	movs	r4, r6
 8003aca:	003d      	movs	r5, r7
 8003acc:	2b00      	cmp	r3, #0
 8003ace:	db0b      	blt.n	8003ae8 <__divdi3+0x38>
 8003ad0:	0016      	movs	r6, r2
 8003ad2:	001f      	movs	r7, r3
 8003ad4:	42ab      	cmp	r3, r5
 8003ad6:	d917      	bls.n	8003b08 <__divdi3+0x58>
 8003ad8:	2000      	movs	r0, #0
 8003ada:	2100      	movs	r1, #0
 8003adc:	b002      	add	sp, #8
 8003ade:	bce0      	pop	{r5, r6, r7}
 8003ae0:	46ba      	mov	sl, r7
 8003ae2:	46b1      	mov	r9, r6
 8003ae4:	46a8      	mov	r8, r5
 8003ae6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003ae8:	2700      	movs	r7, #0
 8003aea:	4246      	negs	r6, r0
 8003aec:	418f      	sbcs	r7, r1
 8003aee:	42af      	cmp	r7, r5
 8003af0:	d8f2      	bhi.n	8003ad8 <__divdi3+0x28>
 8003af2:	d100      	bne.n	8003af6 <__divdi3+0x46>
 8003af4:	e0a0      	b.n	8003c38 <__divdi3+0x188>
 8003af6:	2301      	movs	r3, #1
 8003af8:	425b      	negs	r3, r3
 8003afa:	4699      	mov	r9, r3
 8003afc:	e009      	b.n	8003b12 <__divdi3+0x62>
 8003afe:	2700      	movs	r7, #0
 8003b00:	4246      	negs	r6, r0
 8003b02:	418f      	sbcs	r7, r1
 8003b04:	42af      	cmp	r7, r5
 8003b06:	d8e7      	bhi.n	8003ad8 <__divdi3+0x28>
 8003b08:	42af      	cmp	r7, r5
 8003b0a:	d100      	bne.n	8003b0e <__divdi3+0x5e>
 8003b0c:	e090      	b.n	8003c30 <__divdi3+0x180>
 8003b0e:	2300      	movs	r3, #0
 8003b10:	4699      	mov	r9, r3
 8003b12:	0039      	movs	r1, r7
 8003b14:	0030      	movs	r0, r6
 8003b16:	f7ff ff91 	bl	8003a3c <__clzdi2>
 8003b1a:	4680      	mov	r8, r0
 8003b1c:	0029      	movs	r1, r5
 8003b1e:	0020      	movs	r0, r4
 8003b20:	f7ff ff8c 	bl	8003a3c <__clzdi2>
 8003b24:	4643      	mov	r3, r8
 8003b26:	1a1b      	subs	r3, r3, r0
 8003b28:	4698      	mov	r8, r3
 8003b2a:	3b20      	subs	r3, #32
 8003b2c:	d475      	bmi.n	8003c1a <__divdi3+0x16a>
 8003b2e:	0031      	movs	r1, r6
 8003b30:	4099      	lsls	r1, r3
 8003b32:	469a      	mov	sl, r3
 8003b34:	000b      	movs	r3, r1
 8003b36:	0031      	movs	r1, r6
 8003b38:	4640      	mov	r0, r8
 8003b3a:	4081      	lsls	r1, r0
 8003b3c:	000a      	movs	r2, r1
 8003b3e:	42ab      	cmp	r3, r5
 8003b40:	d82e      	bhi.n	8003ba0 <__divdi3+0xf0>
 8003b42:	d02b      	beq.n	8003b9c <__divdi3+0xec>
 8003b44:	4651      	mov	r1, sl
 8003b46:	1aa4      	subs	r4, r4, r2
 8003b48:	419d      	sbcs	r5, r3
 8003b4a:	2900      	cmp	r1, #0
 8003b4c:	da00      	bge.n	8003b50 <__divdi3+0xa0>
 8003b4e:	e090      	b.n	8003c72 <__divdi3+0x1c2>
 8003b50:	2100      	movs	r1, #0
 8003b52:	2000      	movs	r0, #0
 8003b54:	2601      	movs	r6, #1
 8003b56:	9000      	str	r0, [sp, #0]
 8003b58:	9101      	str	r1, [sp, #4]
 8003b5a:	4651      	mov	r1, sl
 8003b5c:	408e      	lsls	r6, r1
 8003b5e:	9601      	str	r6, [sp, #4]
 8003b60:	4641      	mov	r1, r8
 8003b62:	2601      	movs	r6, #1
 8003b64:	408e      	lsls	r6, r1
 8003b66:	4641      	mov	r1, r8
 8003b68:	9600      	str	r6, [sp, #0]
 8003b6a:	2900      	cmp	r1, #0
 8003b6c:	d11f      	bne.n	8003bae <__divdi3+0xfe>
 8003b6e:	9800      	ldr	r0, [sp, #0]
 8003b70:	9901      	ldr	r1, [sp, #4]
 8003b72:	464b      	mov	r3, r9
 8003b74:	2b00      	cmp	r3, #0
 8003b76:	d0b1      	beq.n	8003adc <__divdi3+0x2c>
 8003b78:	0003      	movs	r3, r0
 8003b7a:	000c      	movs	r4, r1
 8003b7c:	2100      	movs	r1, #0
 8003b7e:	4258      	negs	r0, r3
 8003b80:	41a1      	sbcs	r1, r4
 8003b82:	e7ab      	b.n	8003adc <__divdi3+0x2c>
 8003b84:	2500      	movs	r5, #0
 8003b86:	4274      	negs	r4, r6
 8003b88:	41bd      	sbcs	r5, r7
 8003b8a:	2b00      	cmp	r3, #0
 8003b8c:	dbb7      	blt.n	8003afe <__divdi3+0x4e>
 8003b8e:	0016      	movs	r6, r2
 8003b90:	001f      	movs	r7, r3
 8003b92:	42ab      	cmp	r3, r5
 8003b94:	d8a0      	bhi.n	8003ad8 <__divdi3+0x28>
 8003b96:	42af      	cmp	r7, r5
 8003b98:	d1ad      	bne.n	8003af6 <__divdi3+0x46>
 8003b9a:	e04d      	b.n	8003c38 <__divdi3+0x188>
 8003b9c:	42a1      	cmp	r1, r4
 8003b9e:	d9d1      	bls.n	8003b44 <__divdi3+0x94>
 8003ba0:	2100      	movs	r1, #0
 8003ba2:	2000      	movs	r0, #0
 8003ba4:	9000      	str	r0, [sp, #0]
 8003ba6:	9101      	str	r1, [sp, #4]
 8003ba8:	4641      	mov	r1, r8
 8003baa:	2900      	cmp	r1, #0
 8003bac:	d0df      	beq.n	8003b6e <__divdi3+0xbe>
 8003bae:	07d9      	lsls	r1, r3, #31
 8003bb0:	0856      	lsrs	r6, r2, #1
 8003bb2:	085f      	lsrs	r7, r3, #1
 8003bb4:	430e      	orrs	r6, r1
 8003bb6:	4643      	mov	r3, r8
 8003bb8:	e00e      	b.n	8003bd8 <__divdi3+0x128>
 8003bba:	42af      	cmp	r7, r5
 8003bbc:	d101      	bne.n	8003bc2 <__divdi3+0x112>
 8003bbe:	42a6      	cmp	r6, r4
 8003bc0:	d80c      	bhi.n	8003bdc <__divdi3+0x12c>
 8003bc2:	1ba4      	subs	r4, r4, r6
 8003bc4:	41bd      	sbcs	r5, r7
 8003bc6:	2101      	movs	r1, #1
 8003bc8:	1924      	adds	r4, r4, r4
 8003bca:	416d      	adcs	r5, r5
 8003bcc:	2200      	movs	r2, #0
 8003bce:	3b01      	subs	r3, #1
 8003bd0:	1864      	adds	r4, r4, r1
 8003bd2:	4155      	adcs	r5, r2
 8003bd4:	2b00      	cmp	r3, #0
 8003bd6:	d006      	beq.n	8003be6 <__divdi3+0x136>
 8003bd8:	42af      	cmp	r7, r5
 8003bda:	d9ee      	bls.n	8003bba <__divdi3+0x10a>
 8003bdc:	3b01      	subs	r3, #1
 8003bde:	1924      	adds	r4, r4, r4
 8003be0:	416d      	adcs	r5, r5
 8003be2:	2b00      	cmp	r3, #0
 8003be4:	d1f8      	bne.n	8003bd8 <__divdi3+0x128>
 8003be6:	9a00      	ldr	r2, [sp, #0]
 8003be8:	9b01      	ldr	r3, [sp, #4]
 8003bea:	4651      	mov	r1, sl
 8003bec:	1912      	adds	r2, r2, r4
 8003bee:	416b      	adcs	r3, r5
 8003bf0:	2900      	cmp	r1, #0
 8003bf2:	db25      	blt.n	8003c40 <__divdi3+0x190>
 8003bf4:	002e      	movs	r6, r5
 8003bf6:	002c      	movs	r4, r5
 8003bf8:	40ce      	lsrs	r6, r1
 8003bfa:	4641      	mov	r1, r8
 8003bfc:	40cc      	lsrs	r4, r1
 8003bfe:	4651      	mov	r1, sl
 8003c00:	2900      	cmp	r1, #0
 8003c02:	db2d      	blt.n	8003c60 <__divdi3+0x1b0>
 8003c04:	0034      	movs	r4, r6
 8003c06:	408c      	lsls	r4, r1
 8003c08:	0021      	movs	r1, r4
 8003c0a:	4644      	mov	r4, r8
 8003c0c:	40a6      	lsls	r6, r4
 8003c0e:	0030      	movs	r0, r6
 8003c10:	1a12      	subs	r2, r2, r0
 8003c12:	418b      	sbcs	r3, r1
 8003c14:	9200      	str	r2, [sp, #0]
 8003c16:	9301      	str	r3, [sp, #4]
 8003c18:	e7a9      	b.n	8003b6e <__divdi3+0xbe>
 8003c1a:	4642      	mov	r2, r8
 8003c1c:	0038      	movs	r0, r7
 8003c1e:	469a      	mov	sl, r3
 8003c20:	2320      	movs	r3, #32
 8003c22:	0031      	movs	r1, r6
 8003c24:	4090      	lsls	r0, r2
 8003c26:	1a9b      	subs	r3, r3, r2
 8003c28:	40d9      	lsrs	r1, r3
 8003c2a:	0003      	movs	r3, r0
 8003c2c:	430b      	orrs	r3, r1
 8003c2e:	e782      	b.n	8003b36 <__divdi3+0x86>
 8003c30:	42a6      	cmp	r6, r4
 8003c32:	d900      	bls.n	8003c36 <__divdi3+0x186>
 8003c34:	e750      	b.n	8003ad8 <__divdi3+0x28>
 8003c36:	e76a      	b.n	8003b0e <__divdi3+0x5e>
 8003c38:	42a6      	cmp	r6, r4
 8003c3a:	d800      	bhi.n	8003c3e <__divdi3+0x18e>
 8003c3c:	e75b      	b.n	8003af6 <__divdi3+0x46>
 8003c3e:	e74b      	b.n	8003ad8 <__divdi3+0x28>
 8003c40:	4640      	mov	r0, r8
 8003c42:	2120      	movs	r1, #32
 8003c44:	1a09      	subs	r1, r1, r0
 8003c46:	0028      	movs	r0, r5
 8003c48:	4088      	lsls	r0, r1
 8003c4a:	0026      	movs	r6, r4
 8003c4c:	0001      	movs	r1, r0
 8003c4e:	4640      	mov	r0, r8
 8003c50:	40c6      	lsrs	r6, r0
 8003c52:	002c      	movs	r4, r5
 8003c54:	430e      	orrs	r6, r1
 8003c56:	4641      	mov	r1, r8
 8003c58:	40cc      	lsrs	r4, r1
 8003c5a:	4651      	mov	r1, sl
 8003c5c:	2900      	cmp	r1, #0
 8003c5e:	dad1      	bge.n	8003c04 <__divdi3+0x154>
 8003c60:	4640      	mov	r0, r8
 8003c62:	2120      	movs	r1, #32
 8003c64:	0035      	movs	r5, r6
 8003c66:	4084      	lsls	r4, r0
 8003c68:	1a09      	subs	r1, r1, r0
 8003c6a:	40cd      	lsrs	r5, r1
 8003c6c:	0021      	movs	r1, r4
 8003c6e:	4329      	orrs	r1, r5
 8003c70:	e7cb      	b.n	8003c0a <__divdi3+0x15a>
 8003c72:	4641      	mov	r1, r8
 8003c74:	2620      	movs	r6, #32
 8003c76:	2701      	movs	r7, #1
 8003c78:	1a76      	subs	r6, r6, r1
 8003c7a:	2000      	movs	r0, #0
 8003c7c:	2100      	movs	r1, #0
 8003c7e:	40f7      	lsrs	r7, r6
 8003c80:	9000      	str	r0, [sp, #0]
 8003c82:	9101      	str	r1, [sp, #4]
 8003c84:	9701      	str	r7, [sp, #4]
 8003c86:	e76b      	b.n	8003b60 <__divdi3+0xb0>

08003c88 <waterlevel1>:
#include"main.h"
#include <stdint.h>
#define DELAY_MS   1800000UL   // 30 minutes
uint32_t EcA_fill_count = 0,pHDN_fill_count,EcB_fill_count,pHUP_fill_count;

uint8_t waterlevel1 (){//low
 8003c88:	b590      	push	{r4, r7, lr}
 8003c8a:	b083      	sub	sp, #12
 8003c8c:	af00      	add	r7, sp, #0

	uint8_t w_lvl1 =HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_2);
 8003c8e:	1dfc      	adds	r4, r7, #7
 8003c90:	23a0      	movs	r3, #160	@ 0xa0
 8003c92:	05db      	lsls	r3, r3, #23
 8003c94:	2104      	movs	r1, #4
 8003c96:	0018      	movs	r0, r3
 8003c98:	f009 fb38 	bl	800d30c <HAL_GPIO_ReadPin>
 8003c9c:	0003      	movs	r3, r0
 8003c9e:	7023      	strb	r3, [r4, #0]

	return w_lvl1;
 8003ca0:	1dfb      	adds	r3, r7, #7
 8003ca2:	781b      	ldrb	r3, [r3, #0]
}
 8003ca4:	0018      	movs	r0, r3
 8003ca6:	46bd      	mov	sp, r7
 8003ca8:	b003      	add	sp, #12
 8003caa:	bd90      	pop	{r4, r7, pc}

08003cac <waterlevel2>:

uint8_t waterlevel2 (){//high
 8003cac:	b590      	push	{r4, r7, lr}
 8003cae:	b083      	sub	sp, #12
 8003cb0:	af00      	add	r7, sp, #0

	uint8_t w_lvl2 =HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_3);
 8003cb2:	1dfc      	adds	r4, r7, #7
 8003cb4:	23a0      	movs	r3, #160	@ 0xa0
 8003cb6:	05db      	lsls	r3, r3, #23
 8003cb8:	2108      	movs	r1, #8
 8003cba:	0018      	movs	r0, r3
 8003cbc:	f009 fb26 	bl	800d30c <HAL_GPIO_ReadPin>
 8003cc0:	0003      	movs	r3, r0
 8003cc2:	7023      	strb	r3, [r4, #0]

	return w_lvl2;
 8003cc4:	1dfb      	adds	r3, r7, #7
 8003cc6:	781b      	ldrb	r3, [r3, #0]
}
 8003cc8:	0018      	movs	r0, r3
 8003cca:	46bd      	mov	sp, r7
 8003ccc:	b003      	add	sp, #12
 8003cce:	bd90      	pop	{r4, r7, pc}

08003cd0 <Ec_A_Level>:



uint8_t Ec_A_Level (){
 8003cd0:	b590      	push	{r4, r7, lr}
 8003cd2:	b083      	sub	sp, #12
 8003cd4:	af00      	add	r7, sp, #0
	static uint8_t ECA_empty_cycle_active = 0;
	    static uint32_t ECA_empty_start_time = 0;


	uint8_t ECA =HAL_GPIO_ReadPin(GPIOC, GPIO_PIN_8);
 8003cd6:	1dfc      	adds	r4, r7, #7
 8003cd8:	2380      	movs	r3, #128	@ 0x80
 8003cda:	005b      	lsls	r3, r3, #1
 8003cdc:	4a1b      	ldr	r2, [pc, #108]	@ (8003d4c <Ec_A_Level+0x7c>)
 8003cde:	0019      	movs	r1, r3
 8003ce0:	0010      	movs	r0, r2
 8003ce2:	f009 fb13 	bl	800d30c <HAL_GPIO_ReadPin>
 8003ce6:	0003      	movs	r3, r0
 8003ce8:	7023      	strb	r3, [r4, #0]
	uint32_t now = HAL_GetTick();
 8003cea:	f007 fd55 	bl	800b798 <HAL_GetTick>
 8003cee:	0003      	movs	r3, r0
 8003cf0:	603b      	str	r3, [r7, #0]


	if ((ECA == 0) && (ECA_empty_cycle_active == 0))
 8003cf2:	1dfb      	adds	r3, r7, #7
 8003cf4:	781b      	ldrb	r3, [r3, #0]
 8003cf6:	2b00      	cmp	r3, #0
 8003cf8:	d109      	bne.n	8003d0e <Ec_A_Level+0x3e>
 8003cfa:	4b15      	ldr	r3, [pc, #84]	@ (8003d50 <Ec_A_Level+0x80>)
 8003cfc:	781b      	ldrb	r3, [r3, #0]
 8003cfe:	2b00      	cmp	r3, #0
 8003d00:	d105      	bne.n	8003d0e <Ec_A_Level+0x3e>
	    {
		ECA_empty_cycle_active = 1;
 8003d02:	4b13      	ldr	r3, [pc, #76]	@ (8003d50 <Ec_A_Level+0x80>)
 8003d04:	2201      	movs	r2, #1
 8003d06:	701a      	strb	r2, [r3, #0]
		ECA_empty_start_time = now;
 8003d08:	4b12      	ldr	r3, [pc, #72]	@ (8003d54 <Ec_A_Level+0x84>)
 8003d0a:	683a      	ldr	r2, [r7, #0]
 8003d0c:	601a      	str	r2, [r3, #0]
	    }

	    // Step 2: After 30 minutes, check ONCE
	    if (ECA_empty_cycle_active)
 8003d0e:	4b10      	ldr	r3, [pc, #64]	@ (8003d50 <Ec_A_Level+0x80>)
 8003d10:	781b      	ldrb	r3, [r3, #0]
 8003d12:	2b00      	cmp	r3, #0
 8003d14:	d013      	beq.n	8003d3e <Ec_A_Level+0x6e>
	    {
	        if (now >= (ECA_empty_start_time + DELAY_MS)) // 30 minutes
 8003d16:	4b0f      	ldr	r3, [pc, #60]	@ (8003d54 <Ec_A_Level+0x84>)
 8003d18:	681b      	ldr	r3, [r3, #0]
 8003d1a:	4a0f      	ldr	r2, [pc, #60]	@ (8003d58 <Ec_A_Level+0x88>)
 8003d1c:	4694      	mov	ip, r2
 8003d1e:	4463      	add	r3, ip
 8003d20:	683a      	ldr	r2, [r7, #0]
 8003d22:	429a      	cmp	r2, r3
 8003d24:	d30b      	bcc.n	8003d3e <Ec_A_Level+0x6e>
	        {
	            if (ECA == 1)
 8003d26:	1dfb      	adds	r3, r7, #7
 8003d28:	781b      	ldrb	r3, [r3, #0]
 8003d2a:	2b01      	cmp	r3, #1
 8003d2c:	d107      	bne.n	8003d3e <Ec_A_Level+0x6e>
	            {
	            	EcA_fill_count++;   // VALID COUNT
 8003d2e:	4b0b      	ldr	r3, [pc, #44]	@ (8003d5c <Ec_A_Level+0x8c>)
 8003d30:	681b      	ldr	r3, [r3, #0]
 8003d32:	1c5a      	adds	r2, r3, #1
 8003d34:	4b09      	ldr	r3, [pc, #36]	@ (8003d5c <Ec_A_Level+0x8c>)
 8003d36:	601a      	str	r2, [r3, #0]

	            	ECA_empty_cycle_active = 0;
 8003d38:	4b05      	ldr	r3, [pc, #20]	@ (8003d50 <Ec_A_Level+0x80>)
 8003d3a:	2200      	movs	r2, #0
 8003d3c:	701a      	strb	r2, [r3, #0]


	        }
	    }

	return ECA;
 8003d3e:	1dfb      	adds	r3, r7, #7
 8003d40:	781b      	ldrb	r3, [r3, #0]
}
 8003d42:	0018      	movs	r0, r3
 8003d44:	46bd      	mov	sp, r7
 8003d46:	b003      	add	sp, #12
 8003d48:	bd90      	pop	{r4, r7, pc}
 8003d4a:	46c0      	nop			@ (mov r8, r8)
 8003d4c:	50000800 	.word	0x50000800
 8003d50:	20000298 	.word	0x20000298
 8003d54:	2000029c 	.word	0x2000029c
 8003d58:	001b7740 	.word	0x001b7740
 8003d5c:	20000288 	.word	0x20000288

08003d60 <Ec_B_Level>:


uint8_t Ec_B_Level(void)
{
 8003d60:	b590      	push	{r4, r7, lr}
 8003d62:	b083      	sub	sp, #12
 8003d64:	af00      	add	r7, sp, #0
    static uint8_t  ECB_empty_cycle_active = 0;
    static uint32_t ECB_empty_start_time = 0;

    uint8_t  ECB = HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_15);
 8003d66:	1dfc      	adds	r4, r7, #7
 8003d68:	2380      	movs	r3, #128	@ 0x80
 8003d6a:	021a      	lsls	r2, r3, #8
 8003d6c:	23a0      	movs	r3, #160	@ 0xa0
 8003d6e:	05db      	lsls	r3, r3, #23
 8003d70:	0011      	movs	r1, r2
 8003d72:	0018      	movs	r0, r3
 8003d74:	f009 faca 	bl	800d30c <HAL_GPIO_ReadPin>
 8003d78:	0003      	movs	r3, r0
 8003d7a:	7023      	strb	r3, [r4, #0]
    uint32_t now = HAL_GetTick();
 8003d7c:	f007 fd0c 	bl	800b798 <HAL_GetTick>
 8003d80:	0003      	movs	r3, r0
 8003d82:	603b      	str	r3, [r7, #0]

    if ((ECB == 0) && (ECB_empty_cycle_active == 0))
 8003d84:	1dfb      	adds	r3, r7, #7
 8003d86:	781b      	ldrb	r3, [r3, #0]
 8003d88:	2b00      	cmp	r3, #0
 8003d8a:	d109      	bne.n	8003da0 <Ec_B_Level+0x40>
 8003d8c:	4b13      	ldr	r3, [pc, #76]	@ (8003ddc <Ec_B_Level+0x7c>)
 8003d8e:	781b      	ldrb	r3, [r3, #0]
 8003d90:	2b00      	cmp	r3, #0
 8003d92:	d105      	bne.n	8003da0 <Ec_B_Level+0x40>
    {
        ECB_empty_cycle_active = 1;
 8003d94:	4b11      	ldr	r3, [pc, #68]	@ (8003ddc <Ec_B_Level+0x7c>)
 8003d96:	2201      	movs	r2, #1
 8003d98:	701a      	strb	r2, [r3, #0]
        ECB_empty_start_time = now;
 8003d9a:	4b11      	ldr	r3, [pc, #68]	@ (8003de0 <Ec_B_Level+0x80>)
 8003d9c:	683a      	ldr	r2, [r7, #0]
 8003d9e:	601a      	str	r2, [r3, #0]
    }

    if (ECB_empty_cycle_active)
 8003da0:	4b0e      	ldr	r3, [pc, #56]	@ (8003ddc <Ec_B_Level+0x7c>)
 8003da2:	781b      	ldrb	r3, [r3, #0]
 8003da4:	2b00      	cmp	r3, #0
 8003da6:	d012      	beq.n	8003dce <Ec_B_Level+0x6e>
    {
        if (now - ECB_empty_start_time >= DELAY_MS)
 8003da8:	4b0d      	ldr	r3, [pc, #52]	@ (8003de0 <Ec_B_Level+0x80>)
 8003daa:	681b      	ldr	r3, [r3, #0]
 8003dac:	683a      	ldr	r2, [r7, #0]
 8003dae:	1ad3      	subs	r3, r2, r3
 8003db0:	4a0c      	ldr	r2, [pc, #48]	@ (8003de4 <Ec_B_Level+0x84>)
 8003db2:	4293      	cmp	r3, r2
 8003db4:	d90b      	bls.n	8003dce <Ec_B_Level+0x6e>
        {
            if (ECB == 1)
 8003db6:	1dfb      	adds	r3, r7, #7
 8003db8:	781b      	ldrb	r3, [r3, #0]
 8003dba:	2b01      	cmp	r3, #1
 8003dbc:	d107      	bne.n	8003dce <Ec_B_Level+0x6e>
            {
                EcB_fill_count++;
 8003dbe:	4b0a      	ldr	r3, [pc, #40]	@ (8003de8 <Ec_B_Level+0x88>)
 8003dc0:	681b      	ldr	r3, [r3, #0]
 8003dc2:	1c5a      	adds	r2, r3, #1
 8003dc4:	4b08      	ldr	r3, [pc, #32]	@ (8003de8 <Ec_B_Level+0x88>)
 8003dc6:	601a      	str	r2, [r3, #0]
                ECB_empty_cycle_active = 0;
 8003dc8:	4b04      	ldr	r3, [pc, #16]	@ (8003ddc <Ec_B_Level+0x7c>)
 8003dca:	2200      	movs	r2, #0
 8003dcc:	701a      	strb	r2, [r3, #0]
            }
        }
    }

    return ECB;
 8003dce:	1dfb      	adds	r3, r7, #7
 8003dd0:	781b      	ldrb	r3, [r3, #0]
}
 8003dd2:	0018      	movs	r0, r3
 8003dd4:	46bd      	mov	sp, r7
 8003dd6:	b003      	add	sp, #12
 8003dd8:	bd90      	pop	{r4, r7, pc}
 8003dda:	46c0      	nop			@ (mov r8, r8)
 8003ddc:	200002a0 	.word	0x200002a0
 8003de0:	200002a4 	.word	0x200002a4
 8003de4:	001b773f 	.word	0x001b773f
 8003de8:	20000290 	.word	0x20000290

08003dec <pH_Up_Level>:


uint8_t pH_Up_Level(void)
{
 8003dec:	b590      	push	{r4, r7, lr}
 8003dee:	b083      	sub	sp, #12
 8003df0:	af00      	add	r7, sp, #0
    static uint8_t  pHUP_empty_cycle_active = 0;
    static uint32_t pHUP_empty_start_time = 0;

    uint8_t  pHUP = HAL_GPIO_ReadPin(GPIOC, GPIO_PIN_2);
 8003df2:	1dfc      	adds	r4, r7, #7
 8003df4:	4b1a      	ldr	r3, [pc, #104]	@ (8003e60 <pH_Up_Level+0x74>)
 8003df6:	2104      	movs	r1, #4
 8003df8:	0018      	movs	r0, r3
 8003dfa:	f009 fa87 	bl	800d30c <HAL_GPIO_ReadPin>
 8003dfe:	0003      	movs	r3, r0
 8003e00:	7023      	strb	r3, [r4, #0]
    uint32_t now  = HAL_GetTick();
 8003e02:	f007 fcc9 	bl	800b798 <HAL_GetTick>
 8003e06:	0003      	movs	r3, r0
 8003e08:	603b      	str	r3, [r7, #0]

    if ((pHUP == 0) && (pHUP_empty_cycle_active == 0))
 8003e0a:	1dfb      	adds	r3, r7, #7
 8003e0c:	781b      	ldrb	r3, [r3, #0]
 8003e0e:	2b00      	cmp	r3, #0
 8003e10:	d109      	bne.n	8003e26 <pH_Up_Level+0x3a>
 8003e12:	4b14      	ldr	r3, [pc, #80]	@ (8003e64 <pH_Up_Level+0x78>)
 8003e14:	781b      	ldrb	r3, [r3, #0]
 8003e16:	2b00      	cmp	r3, #0
 8003e18:	d105      	bne.n	8003e26 <pH_Up_Level+0x3a>
    {
        pHUP_empty_cycle_active = 1;
 8003e1a:	4b12      	ldr	r3, [pc, #72]	@ (8003e64 <pH_Up_Level+0x78>)
 8003e1c:	2201      	movs	r2, #1
 8003e1e:	701a      	strb	r2, [r3, #0]
        pHUP_empty_start_time = now;
 8003e20:	4b11      	ldr	r3, [pc, #68]	@ (8003e68 <pH_Up_Level+0x7c>)
 8003e22:	683a      	ldr	r2, [r7, #0]
 8003e24:	601a      	str	r2, [r3, #0]
    }

    if (pHUP_empty_cycle_active)
 8003e26:	4b0f      	ldr	r3, [pc, #60]	@ (8003e64 <pH_Up_Level+0x78>)
 8003e28:	781b      	ldrb	r3, [r3, #0]
 8003e2a:	2b00      	cmp	r3, #0
 8003e2c:	d012      	beq.n	8003e54 <pH_Up_Level+0x68>
    {
        if (now - pHUP_empty_start_time >= DELAY_MS)
 8003e2e:	4b0e      	ldr	r3, [pc, #56]	@ (8003e68 <pH_Up_Level+0x7c>)
 8003e30:	681b      	ldr	r3, [r3, #0]
 8003e32:	683a      	ldr	r2, [r7, #0]
 8003e34:	1ad3      	subs	r3, r2, r3
 8003e36:	4a0d      	ldr	r2, [pc, #52]	@ (8003e6c <pH_Up_Level+0x80>)
 8003e38:	4293      	cmp	r3, r2
 8003e3a:	d90b      	bls.n	8003e54 <pH_Up_Level+0x68>
        {
            if (pHUP == 1)
 8003e3c:	1dfb      	adds	r3, r7, #7
 8003e3e:	781b      	ldrb	r3, [r3, #0]
 8003e40:	2b01      	cmp	r3, #1
 8003e42:	d107      	bne.n	8003e54 <pH_Up_Level+0x68>
            {
                pHUP_fill_count++;
 8003e44:	4b0a      	ldr	r3, [pc, #40]	@ (8003e70 <pH_Up_Level+0x84>)
 8003e46:	681b      	ldr	r3, [r3, #0]
 8003e48:	1c5a      	adds	r2, r3, #1
 8003e4a:	4b09      	ldr	r3, [pc, #36]	@ (8003e70 <pH_Up_Level+0x84>)
 8003e4c:	601a      	str	r2, [r3, #0]
                pHUP_empty_cycle_active = 0;
 8003e4e:	4b05      	ldr	r3, [pc, #20]	@ (8003e64 <pH_Up_Level+0x78>)
 8003e50:	2200      	movs	r2, #0
 8003e52:	701a      	strb	r2, [r3, #0]
            }
        }
    }

    return pHUP;
 8003e54:	1dfb      	adds	r3, r7, #7
 8003e56:	781b      	ldrb	r3, [r3, #0]
}
 8003e58:	0018      	movs	r0, r3
 8003e5a:	46bd      	mov	sp, r7
 8003e5c:	b003      	add	sp, #12
 8003e5e:	bd90      	pop	{r4, r7, pc}
 8003e60:	50000800 	.word	0x50000800
 8003e64:	200002a8 	.word	0x200002a8
 8003e68:	200002ac 	.word	0x200002ac
 8003e6c:	001b773f 	.word	0x001b773f
 8003e70:	20000294 	.word	0x20000294

08003e74 <pH_Down_Level>:


uint8_t pH_Down_Level(void)
{
 8003e74:	b590      	push	{r4, r7, lr}
 8003e76:	b083      	sub	sp, #12
 8003e78:	af00      	add	r7, sp, #0
    static uint8_t  pHDN_empty_cycle_active = 0;
    static uint32_t pHDN_empty_start_time = 0;

    uint8_t  pHDN = HAL_GPIO_ReadPin(GPIOC, GPIO_PIN_3);
 8003e7a:	1dfc      	adds	r4, r7, #7
 8003e7c:	4b1a      	ldr	r3, [pc, #104]	@ (8003ee8 <pH_Down_Level+0x74>)
 8003e7e:	2108      	movs	r1, #8
 8003e80:	0018      	movs	r0, r3
 8003e82:	f009 fa43 	bl	800d30c <HAL_GPIO_ReadPin>
 8003e86:	0003      	movs	r3, r0
 8003e88:	7023      	strb	r3, [r4, #0]
    uint32_t now  = HAL_GetTick();
 8003e8a:	f007 fc85 	bl	800b798 <HAL_GetTick>
 8003e8e:	0003      	movs	r3, r0
 8003e90:	603b      	str	r3, [r7, #0]

    if ((pHDN == 0) && (pHDN_empty_cycle_active == 0))
 8003e92:	1dfb      	adds	r3, r7, #7
 8003e94:	781b      	ldrb	r3, [r3, #0]
 8003e96:	2b00      	cmp	r3, #0
 8003e98:	d109      	bne.n	8003eae <pH_Down_Level+0x3a>
 8003e9a:	4b14      	ldr	r3, [pc, #80]	@ (8003eec <pH_Down_Level+0x78>)
 8003e9c:	781b      	ldrb	r3, [r3, #0]
 8003e9e:	2b00      	cmp	r3, #0
 8003ea0:	d105      	bne.n	8003eae <pH_Down_Level+0x3a>
    {
        pHDN_empty_cycle_active = 1;
 8003ea2:	4b12      	ldr	r3, [pc, #72]	@ (8003eec <pH_Down_Level+0x78>)
 8003ea4:	2201      	movs	r2, #1
 8003ea6:	701a      	strb	r2, [r3, #0]
        pHDN_empty_start_time = now;
 8003ea8:	4b11      	ldr	r3, [pc, #68]	@ (8003ef0 <pH_Down_Level+0x7c>)
 8003eaa:	683a      	ldr	r2, [r7, #0]
 8003eac:	601a      	str	r2, [r3, #0]
    }

    if (pHDN_empty_cycle_active)
 8003eae:	4b0f      	ldr	r3, [pc, #60]	@ (8003eec <pH_Down_Level+0x78>)
 8003eb0:	781b      	ldrb	r3, [r3, #0]
 8003eb2:	2b00      	cmp	r3, #0
 8003eb4:	d012      	beq.n	8003edc <pH_Down_Level+0x68>
    {
        if (now - pHDN_empty_start_time >= DELAY_MS)
 8003eb6:	4b0e      	ldr	r3, [pc, #56]	@ (8003ef0 <pH_Down_Level+0x7c>)
 8003eb8:	681b      	ldr	r3, [r3, #0]
 8003eba:	683a      	ldr	r2, [r7, #0]
 8003ebc:	1ad3      	subs	r3, r2, r3
 8003ebe:	4a0d      	ldr	r2, [pc, #52]	@ (8003ef4 <pH_Down_Level+0x80>)
 8003ec0:	4293      	cmp	r3, r2
 8003ec2:	d90b      	bls.n	8003edc <pH_Down_Level+0x68>
        {
            if (pHDN == 1)
 8003ec4:	1dfb      	adds	r3, r7, #7
 8003ec6:	781b      	ldrb	r3, [r3, #0]
 8003ec8:	2b01      	cmp	r3, #1
 8003eca:	d107      	bne.n	8003edc <pH_Down_Level+0x68>
            {
                pHDN_fill_count++;
 8003ecc:	4b0a      	ldr	r3, [pc, #40]	@ (8003ef8 <pH_Down_Level+0x84>)
 8003ece:	681b      	ldr	r3, [r3, #0]
 8003ed0:	1c5a      	adds	r2, r3, #1
 8003ed2:	4b09      	ldr	r3, [pc, #36]	@ (8003ef8 <pH_Down_Level+0x84>)
 8003ed4:	601a      	str	r2, [r3, #0]
                pHDN_empty_cycle_active = 0;
 8003ed6:	4b05      	ldr	r3, [pc, #20]	@ (8003eec <pH_Down_Level+0x78>)
 8003ed8:	2200      	movs	r2, #0
 8003eda:	701a      	strb	r2, [r3, #0]
            }
        }
    }

    return pHDN;
 8003edc:	1dfb      	adds	r3, r7, #7
 8003ede:	781b      	ldrb	r3, [r3, #0]
}
 8003ee0:	0018      	movs	r0, r3
 8003ee2:	46bd      	mov	sp, r7
 8003ee4:	b003      	add	sp, #12
 8003ee6:	bd90      	pop	{r4, r7, pc}
 8003ee8:	50000800 	.word	0x50000800
 8003eec:	200002b0 	.word	0x200002b0
 8003ef0:	200002b4 	.word	0x200002b4
 8003ef4:	001b773f 	.word	0x001b773f
 8003ef8:	2000028c 	.word	0x2000028c

08003efc <convertECfromAnalog>:





float convertECfromAnalog(uint16_t ECrawValue) {
 8003efc:	b5b0      	push	{r4, r5, r7, lr}
 8003efe:	b082      	sub	sp, #8
 8003f00:	af00      	add	r7, sp, #0
 8003f02:	0002      	movs	r2, r0
 8003f04:	1dbb      	adds	r3, r7, #6
 8003f06:	801a      	strh	r2, [r3, #0]

     Ec_Voltage = ((float)ECrawValue / 4096.0f) * 3300.0f;
 8003f08:	1dbb      	adds	r3, r7, #6
 8003f0a:	881b      	ldrh	r3, [r3, #0]
 8003f0c:	0018      	movs	r0, r3
 8003f0e:	f7fd fcc7 	bl	80018a0 <__aeabi_ui2f>
 8003f12:	1c03      	adds	r3, r0, #0
 8003f14:	218b      	movs	r1, #139	@ 0x8b
 8003f16:	05c9      	lsls	r1, r1, #23
 8003f18:	1c18      	adds	r0, r3, #0
 8003f1a:	f7fc fec5 	bl	8000ca8 <__aeabi_fdiv>
 8003f1e:	1c03      	adds	r3, r0, #0
 8003f20:	4934      	ldr	r1, [pc, #208]	@ (8003ff4 <convertECfromAnalog+0xf8>)
 8003f22:	1c18      	adds	r0, r3, #0
 8003f24:	f7fd f88e 	bl	8001044 <__aeabi_fmul>
 8003f28:	1c03      	adds	r3, r0, #0
 8003f2a:	1c1a      	adds	r2, r3, #0
 8003f2c:	4b32      	ldr	r3, [pc, #200]	@ (8003ff8 <convertECfromAnalog+0xfc>)
 8003f2e:	601a      	str	r2, [r3, #0]



    ECvalueRaw = 1000.0f * Ec_Voltage / RES2 / ECREF * kvalue * 10.0f;
 8003f30:	4b31      	ldr	r3, [pc, #196]	@ (8003ff8 <convertECfromAnalog+0xfc>)
 8003f32:	681b      	ldr	r3, [r3, #0]
 8003f34:	4931      	ldr	r1, [pc, #196]	@ (8003ffc <convertECfromAnalog+0x100>)
 8003f36:	1c18      	adds	r0, r3, #0
 8003f38:	f7fd f884 	bl	8001044 <__aeabi_fmul>
 8003f3c:	1c03      	adds	r3, r0, #0
 8003f3e:	1c18      	adds	r0, r3, #0
 8003f40:	f7ff fc94 	bl	800386c <__aeabi_f2d>
 8003f44:	4a2e      	ldr	r2, [pc, #184]	@ (8004000 <convertECfromAnalog+0x104>)
 8003f46:	4b2f      	ldr	r3, [pc, #188]	@ (8004004 <convertECfromAnalog+0x108>)
 8003f48:	f7fe f8b6 	bl	80020b8 <__aeabi_ddiv>
 8003f4c:	0002      	movs	r2, r0
 8003f4e:	000b      	movs	r3, r1
 8003f50:	0010      	movs	r0, r2
 8003f52:	0019      	movs	r1, r3
 8003f54:	2200      	movs	r2, #0
 8003f56:	4b2c      	ldr	r3, [pc, #176]	@ (8004008 <convertECfromAnalog+0x10c>)
 8003f58:	f7fe f8ae 	bl	80020b8 <__aeabi_ddiv>
 8003f5c:	0002      	movs	r2, r0
 8003f5e:	000b      	movs	r3, r1
 8003f60:	0014      	movs	r4, r2
 8003f62:	001d      	movs	r5, r3
 8003f64:	4b29      	ldr	r3, [pc, #164]	@ (800400c <convertECfromAnalog+0x110>)
 8003f66:	681b      	ldr	r3, [r3, #0]
 8003f68:	1c18      	adds	r0, r3, #0
 8003f6a:	f7ff fc7f 	bl	800386c <__aeabi_f2d>
 8003f6e:	0002      	movs	r2, r0
 8003f70:	000b      	movs	r3, r1
 8003f72:	0020      	movs	r0, r4
 8003f74:	0029      	movs	r1, r5
 8003f76:	f7fe fcd9 	bl	800292c <__aeabi_dmul>
 8003f7a:	0002      	movs	r2, r0
 8003f7c:	000b      	movs	r3, r1
 8003f7e:	0010      	movs	r0, r2
 8003f80:	0019      	movs	r1, r3
 8003f82:	2200      	movs	r2, #0
 8003f84:	4b22      	ldr	r3, [pc, #136]	@ (8004010 <convertECfromAnalog+0x114>)
 8003f86:	f7fe fcd1 	bl	800292c <__aeabi_dmul>
 8003f8a:	0002      	movs	r2, r0
 8003f8c:	000b      	movs	r3, r1
 8003f8e:	0010      	movs	r0, r2
 8003f90:	0019      	movs	r1, r3
 8003f92:	f7ff fcb3 	bl	80038fc <__aeabi_d2f>
 8003f96:	1c02      	adds	r2, r0, #0
 8003f98:	4b1e      	ldr	r3, [pc, #120]	@ (8004014 <convertECfromAnalog+0x118>)
 8003f9a:	601a      	str	r2, [r3, #0]



    if (!Wtemp_Error)
 8003f9c:	4b1e      	ldr	r3, [pc, #120]	@ (8004018 <convertECfromAnalog+0x11c>)
 8003f9e:	781b      	ldrb	r3, [r3, #0]
 8003fa0:	2b00      	cmp	r3, #0
 8003fa2:	d11c      	bne.n	8003fde <convertECfromAnalog+0xe2>
        ecValue = ECvalueRaw / (1.0f + 0.0185f * (Wtemp - 25.0f));
 8003fa4:	4b1b      	ldr	r3, [pc, #108]	@ (8004014 <convertECfromAnalog+0x118>)
 8003fa6:	681c      	ldr	r4, [r3, #0]
 8003fa8:	4b1c      	ldr	r3, [pc, #112]	@ (800401c <convertECfromAnalog+0x120>)
 8003faa:	681b      	ldr	r3, [r3, #0]
 8003fac:	491c      	ldr	r1, [pc, #112]	@ (8004020 <convertECfromAnalog+0x124>)
 8003fae:	1c18      	adds	r0, r3, #0
 8003fb0:	f7fd f9a2 	bl	80012f8 <__aeabi_fsub>
 8003fb4:	1c03      	adds	r3, r0, #0
 8003fb6:	491b      	ldr	r1, [pc, #108]	@ (8004024 <convertECfromAnalog+0x128>)
 8003fb8:	1c18      	adds	r0, r3, #0
 8003fba:	f7fd f843 	bl	8001044 <__aeabi_fmul>
 8003fbe:	1c03      	adds	r3, r0, #0
 8003fc0:	21fe      	movs	r1, #254	@ 0xfe
 8003fc2:	0589      	lsls	r1, r1, #22
 8003fc4:	1c18      	adds	r0, r3, #0
 8003fc6:	f7fc fc7d 	bl	80008c4 <__aeabi_fadd>
 8003fca:	1c03      	adds	r3, r0, #0
 8003fcc:	1c19      	adds	r1, r3, #0
 8003fce:	1c20      	adds	r0, r4, #0
 8003fd0:	f7fc fe6a 	bl	8000ca8 <__aeabi_fdiv>
 8003fd4:	1c03      	adds	r3, r0, #0
 8003fd6:	1c1a      	adds	r2, r3, #0
 8003fd8:	4b13      	ldr	r3, [pc, #76]	@ (8004028 <convertECfromAnalog+0x12c>)
 8003fda:	601a      	str	r2, [r3, #0]
 8003fdc:	e003      	b.n	8003fe6 <convertECfromAnalog+0xea>
    else
        ecValue = ECvalueRaw;
 8003fde:	4b0d      	ldr	r3, [pc, #52]	@ (8004014 <convertECfromAnalog+0x118>)
 8003fe0:	681a      	ldr	r2, [r3, #0]
 8003fe2:	4b11      	ldr	r3, [pc, #68]	@ (8004028 <convertECfromAnalog+0x12c>)
 8003fe4:	601a      	str	r2, [r3, #0]


    return ecValue;
 8003fe6:	4b10      	ldr	r3, [pc, #64]	@ (8004028 <convertECfromAnalog+0x12c>)
 8003fe8:	681b      	ldr	r3, [r3, #0]
}
 8003fea:	1c18      	adds	r0, r3, #0
 8003fec:	46bd      	mov	sp, r7
 8003fee:	b002      	add	sp, #8
 8003ff0:	bdb0      	pop	{r4, r5, r7, pc}
 8003ff2:	46c0      	nop			@ (mov r8, r8)
 8003ff4:	454e4000 	.word	0x454e4000
 8003ff8:	200002f4 	.word	0x200002f4
 8003ffc:	447a0000 	.word	0x447a0000
 8004000:	745d1746 	.word	0x745d1746
 8004004:	40c631d1 	.word	0x40c631d1
 8004008:	40690000 	.word	0x40690000
 800400c:	20000890 	.word	0x20000890
 8004010:	40240000 	.word	0x40240000
 8004014:	200002b8 	.word	0x200002b8
 8004018:	2000085d 	.word	0x2000085d
 800401c:	20000898 	.word	0x20000898
 8004020:	41c80000 	.word	0x41c80000
 8004024:	3c978d50 	.word	0x3c978d50
 8004028:	200002bc 	.word	0x200002bc

0800402c <get_EC>:





float get_EC() {
 800402c:	b580      	push	{r7, lr}
 800402e:	b082      	sub	sp, #8
 8004030:	af00      	add	r7, sp, #0

	if (ECflag) {
 8004032:	4b3c      	ldr	r3, [pc, #240]	@ (8004124 <get_EC+0xf8>)
 8004034:	781b      	ldrb	r3, [r3, #0]
 8004036:	2b00      	cmp	r3, #0
 8004038:	d06d      	beq.n	8004116 <get_EC+0xea>

		Relay_Ecpwr(1);
 800403a:	2001      	movs	r0, #1
 800403c:	f003 fb50 	bl	80076e0 <Relay_Ecpwr>
		Relay_EcADCpwr(1);
 8004040:	2001      	movs	r0, #1
 8004042:	f003 fb61 	bl	8007708 <Relay_EcADCpwr>

		if (PH_EC_cnt >= 30) {
 8004046:	4b38      	ldr	r3, [pc, #224]	@ (8004128 <get_EC+0xfc>)
 8004048:	781b      	ldrb	r3, [r3, #0]
 800404a:	b2db      	uxtb	r3, r3
 800404c:	2b1d      	cmp	r3, #29
 800404e:	d962      	bls.n	8004116 <get_EC+0xea>

			EC_ADC1_Init();
 8004050:	f005 fe66 	bl	8009d20 <EC_ADC1_Init>

			for (int i = 0; i < ecsampleSize; i++) {
 8004054:	2300      	movs	r3, #0
 8004056:	607b      	str	r3, [r7, #4]
 8004058:	e018      	b.n	800408c <get_EC+0x60>

				HAL_ADC_Start(&hadc1);
 800405a:	4b34      	ldr	r3, [pc, #208]	@ (800412c <get_EC+0x100>)
 800405c:	0018      	movs	r0, r3
 800405e:	f007 fedb 	bl	800be18 <HAL_ADC_Start>

				HAL_ADC_PollForConversion(&hadc1, 100);
 8004062:	4b32      	ldr	r3, [pc, #200]	@ (800412c <get_EC+0x100>)
 8004064:	2164      	movs	r1, #100	@ 0x64
 8004066:	0018      	movs	r0, r3
 8004068:	f007 ff60 	bl	800bf2c <HAL_ADC_PollForConversion>

				analogEc[i] = HAL_ADC_GetValue(&hadc1);
 800406c:	4b2f      	ldr	r3, [pc, #188]	@ (800412c <get_EC+0x100>)
 800406e:	0018      	movs	r0, r3
 8004070:	f007 fff0 	bl	800c054 <HAL_ADC_GetValue>
 8004074:	0003      	movs	r3, r0
 8004076:	b299      	uxth	r1, r3
 8004078:	4b2d      	ldr	r3, [pc, #180]	@ (8004130 <get_EC+0x104>)
 800407a:	687a      	ldr	r2, [r7, #4]
 800407c:	0052      	lsls	r2, r2, #1
 800407e:	52d1      	strh	r1, [r2, r3]
//				sprintf(buffer, " analogEc[%d] = %u\r\n", i, analogEc[i]);
//				 HAL_UART_Transmit(&huart2, (uint8_t*)buffer, strlen(buffer), HAL_MAX_DELAY);

				HAL_Delay(10);
 8004080:	200a      	movs	r0, #10
 8004082:	f007 fb93 	bl	800b7ac <HAL_Delay>
			for (int i = 0; i < ecsampleSize; i++) {
 8004086:	687b      	ldr	r3, [r7, #4]
 8004088:	3301      	adds	r3, #1
 800408a:	607b      	str	r3, [r7, #4]
 800408c:	687b      	ldr	r3, [r7, #4]
 800408e:	2b13      	cmp	r3, #19
 8004090:	dde3      	ble.n	800405a <get_EC+0x2e>

			}

			sortSamples(analogEc, ecsampleSize);
 8004092:	4b27      	ldr	r3, [pc, #156]	@ (8004130 <get_EC+0x104>)
 8004094:	2114      	movs	r1, #20
 8004096:	0018      	movs	r0, r3
 8004098:	f003 f90e 	bl	80072b8 <sortSamples>

			ECrawValue = getMedian(analogEc, ecsampleSize);
 800409c:	4b24      	ldr	r3, [pc, #144]	@ (8004130 <get_EC+0x104>)
 800409e:	2114      	movs	r1, #20
 80040a0:	0018      	movs	r0, r3
 80040a2:	f003 f951 	bl	8007348 <getMedian>
 80040a6:	0003      	movs	r3, r0
 80040a8:	001a      	movs	r2, r3
 80040aa:	4b22      	ldr	r3, [pc, #136]	@ (8004134 <get_EC+0x108>)
 80040ac:	801a      	strh	r2, [r3, #0]

//			sprintf(buffer, "ECrawValue: %d\r\n", ECrawValue);
//
//			HAL_UART_Transmit(&huart2, (uint8_t*) buffer, strlen(buffer),
//										HAL_MAX_DELAY);
		ecconfidence = calculateConfidence(analogEc, ecsampleSize,
 80040ae:	4b21      	ldr	r3, [pc, #132]	@ (8004134 <get_EC+0x108>)
 80040b0:	881a      	ldrh	r2, [r3, #0]
 80040b2:	4b21      	ldr	r3, [pc, #132]	@ (8004138 <get_EC+0x10c>)
 80040b4:	781b      	ldrb	r3, [r3, #0]
 80040b6:	481e      	ldr	r0, [pc, #120]	@ (8004130 <get_EC+0x104>)
 80040b8:	2114      	movs	r1, #20
 80040ba:	f003 f957 	bl	800736c <calculateConfidence>
 80040be:	1c03      	adds	r3, r0, #0
 80040c0:	1c18      	adds	r0, r3, #0
 80040c2:	f7fc fa6f 	bl	80005a4 <__aeabi_f2uiz>
 80040c6:	0003      	movs	r3, r0
 80040c8:	b29a      	uxth	r2, r3
 80040ca:	4b1c      	ldr	r3, [pc, #112]	@ (800413c <get_EC+0x110>)
 80040cc:	801a      	strh	r2, [r3, #0]
												ECrawValue, Ecthreshold);
			ECvalue = convertECfromAnalog(ECrawValue);
 80040ce:	4b19      	ldr	r3, [pc, #100]	@ (8004134 <get_EC+0x108>)
 80040d0:	881b      	ldrh	r3, [r3, #0]
 80040d2:	0018      	movs	r0, r3
 80040d4:	f7ff ff12 	bl	8003efc <convertECfromAnalog>
 80040d8:	1c02      	adds	r2, r0, #0
 80040da:	4b19      	ldr	r3, [pc, #100]	@ (8004140 <get_EC+0x114>)
 80040dc:	601a      	str	r2, [r3, #0]

			EC_Error= Ec_Error(ECvalue);
 80040de:	4b18      	ldr	r3, [pc, #96]	@ (8004140 <get_EC+0x114>)
 80040e0:	681b      	ldr	r3, [r3, #0]
 80040e2:	1c18      	adds	r0, r3, #0
 80040e4:	f001 fa16 	bl	8005514 <Ec_Error>
 80040e8:	0003      	movs	r3, r0
 80040ea:	001a      	movs	r2, r3
 80040ec:	4b15      	ldr	r3, [pc, #84]	@ (8004144 <get_EC+0x118>)
 80040ee:	701a      	strb	r2, [r3, #0]


			HAL_ADC_Stop(&hadc1);
 80040f0:	4b0e      	ldr	r3, [pc, #56]	@ (800412c <get_EC+0x100>)
 80040f2:	0018      	movs	r0, r3
 80040f4:	f007 fede 	bl	800beb4 <HAL_ADC_Stop>

			pHflag = true;
 80040f8:	4b13      	ldr	r3, [pc, #76]	@ (8004148 <get_EC+0x11c>)
 80040fa:	2201      	movs	r2, #1
 80040fc:	701a      	strb	r2, [r3, #0]

			ECflag = false;
 80040fe:	4b09      	ldr	r3, [pc, #36]	@ (8004124 <get_EC+0xf8>)
 8004100:	2200      	movs	r2, #0
 8004102:	701a      	strb	r2, [r3, #0]
			Relay_Ecpwr(0);
 8004104:	2000      	movs	r0, #0
 8004106:	f003 faeb 	bl	80076e0 <Relay_Ecpwr>
			Relay_EcADCpwr(0);
 800410a:	2000      	movs	r0, #0
 800410c:	f003 fafc 	bl	8007708 <Relay_EcADCpwr>
			PH_EC_cnt = 0;
 8004110:	4b05      	ldr	r3, [pc, #20]	@ (8004128 <get_EC+0xfc>)
 8004112:	2200      	movs	r2, #0
 8004114:	701a      	strb	r2, [r3, #0]
//			HAL_UART_Transmit(&huart2, (uint8_t*) buffer, strlen(buffer),
//							HAL_MAX_DELAY);
		}
	}

	return ECvalue;
 8004116:	4b0a      	ldr	r3, [pc, #40]	@ (8004140 <get_EC+0x114>)
 8004118:	681b      	ldr	r3, [r3, #0]
}
 800411a:	1c18      	adds	r0, r3, #0
 800411c:	46bd      	mov	sp, r7
 800411e:	b002      	add	sp, #8
 8004120:	bd80      	pop	{r7, pc}
 8004122:	46c0      	nop			@ (mov r8, r8)
 8004124:	20000a01 	.word	0x20000a01
 8004128:	200009cd 	.word	0x200009cd
 800412c:	20000a04 	.word	0x20000a04
 8004130:	200002c0 	.word	0x200002c0
 8004134:	200002e8 	.word	0x200002e8
 8004138:	20000000 	.word	0x20000000
 800413c:	200002ea 	.word	0x200002ea
 8004140:	200002f0 	.word	0x200002f0
 8004144:	200002ec 	.word	0x200002ec
 8004148:	200002ed 	.word	0x200002ed

0800414c <write_EEPROM>:
 } Schedule_Rt;

Schedule_Rt R_schedules[5];


void write_EEPROM(void){
 800414c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800414e:	b0c7      	sub	sp, #284	@ 0x11c
 8004150:	af00      	add	r7, sp, #0
	 HAL_FLASH_Unlock();
 8004152:	f008 fe1f 	bl	800cd94 <HAL_FLASH_Unlock>
	  FLASH_EraseInitTypeDef eraseInitStruct;
	  uint32_t pageError = 0;
 8004156:	2300      	movs	r3, #0
 8004158:	20fc      	movs	r0, #252	@ 0xfc
 800415a:	183a      	adds	r2, r7, r0
 800415c:	6013      	str	r3, [r2, #0]

	  // Set up the erase parameters
	  eraseInitStruct.TypeErase = FLASH_TYPEERASE_PAGES;
 800415e:	2108      	movs	r1, #8
 8004160:	26f8      	movs	r6, #248	@ 0xf8
 8004162:	198b      	adds	r3, r1, r6
 8004164:	19da      	adds	r2, r3, r7
 8004166:	2302      	movs	r3, #2
 8004168:	6013      	str	r3, [r2, #0]
	  eraseInitStruct.Page = 62;
 800416a:	198b      	adds	r3, r1, r6
 800416c:	19da      	adds	r2, r3, r7
 800416e:	233e      	movs	r3, #62	@ 0x3e
 8004170:	6093      	str	r3, [r2, #8]
	  //(FLASH_USER_START_ADDR - FLASH_BASE) / FLASH_PAGE_SIZE;  // Adjust for your STM32 series
	  eraseInitStruct.NbPages = 1;
 8004172:	198b      	adds	r3, r1, r6
 8004174:	19da      	adds	r2, r3, r7
 8004176:	2301      	movs	r3, #1
 8004178:	60d3      	str	r3, [r2, #12]

	  HAL_FLASHEx_Erase(&eraseInitStruct, &pageError);  // Erase the Flash Memory
 800417a:	183a      	adds	r2, r7, r0
 800417c:	198b      	adds	r3, r1, r6
 800417e:	19db      	adds	r3, r3, r7
 8004180:	0011      	movs	r1, r2
 8004182:	0018      	movs	r0, r3
 8004184:	f008 feba 	bl	800cefc <HAL_FLASHEx_Erase>

	  HAL_FLASH_Program(FLASH_TYPEPROGRAM_DOUBLEWORD, 0x0801F000, Acidic_voltage );
 8004188:	4bef      	ldr	r3, [pc, #956]	@ (8004548 <write_EEPROM+0x3fc>)
 800418a:	681b      	ldr	r3, [r3, #0]
 800418c:	001c      	movs	r4, r3
 800418e:	2300      	movs	r3, #0
 8004190:	001d      	movs	r5, r3
 8004192:	49ee      	ldr	r1, [pc, #952]	@ (800454c <write_EEPROM+0x400>)
 8004194:	0022      	movs	r2, r4
 8004196:	002b      	movs	r3, r5
 8004198:	2001      	movs	r0, #1
 800419a:	f008 fdad 	bl	800ccf8 <HAL_FLASH_Program>
	  HAL_FLASH_Program(FLASH_TYPEPROGRAM_DOUBLEWORD, 0x0801F008, Neutral_Voltage);
 800419e:	4bec      	ldr	r3, [pc, #944]	@ (8004550 <write_EEPROM+0x404>)
 80041a0:	681b      	ldr	r3, [r3, #0]
 80041a2:	22f0      	movs	r2, #240	@ 0xf0
 80041a4:	18b9      	adds	r1, r7, r2
 80041a6:	600b      	str	r3, [r1, #0]
 80041a8:	2300      	movs	r3, #0
 80041aa:	21f4      	movs	r1, #244	@ 0xf4
 80041ac:	1879      	adds	r1, r7, r1
 80041ae:	600b      	str	r3, [r1, #0]
 80041b0:	49e8      	ldr	r1, [pc, #928]	@ (8004554 <write_EEPROM+0x408>)
 80041b2:	18bb      	adds	r3, r7, r2
 80041b4:	681a      	ldr	r2, [r3, #0]
 80041b6:	685b      	ldr	r3, [r3, #4]
 80041b8:	2001      	movs	r0, #1
 80041ba:	f008 fd9d 	bl	800ccf8 <HAL_FLASH_Program>

	  HAL_FLASH_Program(FLASH_TYPEPROGRAM_DOUBLEWORD, 0x0801F010, EC_Setpoint*100 );
 80041be:	4be6      	ldr	r3, [pc, #920]	@ (8004558 <write_EEPROM+0x40c>)
 80041c0:	681b      	ldr	r3, [r3, #0]
 80041c2:	49e6      	ldr	r1, [pc, #920]	@ (800455c <write_EEPROM+0x410>)
 80041c4:	1c18      	adds	r0, r3, #0
 80041c6:	f7fc ff3d 	bl	8001044 <__aeabi_fmul>
 80041ca:	1c03      	adds	r3, r0, #0
 80041cc:	1c18      	adds	r0, r3, #0
 80041ce:	f7fc fa3b 	bl	8000648 <__aeabi_f2ulz>
 80041d2:	0002      	movs	r2, r0
 80041d4:	000b      	movs	r3, r1
 80041d6:	49e2      	ldr	r1, [pc, #904]	@ (8004560 <write_EEPROM+0x414>)
 80041d8:	2001      	movs	r0, #1
 80041da:	f008 fd8d 	bl	800ccf8 <HAL_FLASH_Program>
	  HAL_FLASH_Program(FLASH_TYPEPROGRAM_DOUBLEWORD, 0x0801F018, Ecdose_sec);
 80041de:	4be1      	ldr	r3, [pc, #900]	@ (8004564 <write_EEPROM+0x418>)
 80041e0:	681b      	ldr	r3, [r3, #0]
 80041e2:	22e8      	movs	r2, #232	@ 0xe8
 80041e4:	18b9      	adds	r1, r7, r2
 80041e6:	600b      	str	r3, [r1, #0]
 80041e8:	2300      	movs	r3, #0
 80041ea:	21ec      	movs	r1, #236	@ 0xec
 80041ec:	1879      	adds	r1, r7, r1
 80041ee:	600b      	str	r3, [r1, #0]
 80041f0:	49dd      	ldr	r1, [pc, #884]	@ (8004568 <write_EEPROM+0x41c>)
 80041f2:	18bb      	adds	r3, r7, r2
 80041f4:	681a      	ldr	r2, [r3, #0]
 80041f6:	685b      	ldr	r3, [r3, #4]
 80041f8:	2001      	movs	r0, #1
 80041fa:	f008 fd7d 	bl	800ccf8 <HAL_FLASH_Program>
	  HAL_FLASH_Program(FLASH_TYPEPROGRAM_DOUBLEWORD, 0x0801F020, Ecdose_cycle);
 80041fe:	4bdb      	ldr	r3, [pc, #876]	@ (800456c <write_EEPROM+0x420>)
 8004200:	681b      	ldr	r3, [r3, #0]
 8004202:	22e0      	movs	r2, #224	@ 0xe0
 8004204:	18b9      	adds	r1, r7, r2
 8004206:	600b      	str	r3, [r1, #0]
 8004208:	2300      	movs	r3, #0
 800420a:	21e4      	movs	r1, #228	@ 0xe4
 800420c:	1879      	adds	r1, r7, r1
 800420e:	600b      	str	r3, [r1, #0]
 8004210:	49d7      	ldr	r1, [pc, #860]	@ (8004570 <write_EEPROM+0x424>)
 8004212:	18bb      	adds	r3, r7, r2
 8004214:	681a      	ldr	r2, [r3, #0]
 8004216:	685b      	ldr	r3, [r3, #4]
 8004218:	2001      	movs	r0, #1
 800421a:	f008 fd6d 	bl	800ccf8 <HAL_FLASH_Program>

	  HAL_FLASH_Program(FLASH_TYPEPROGRAM_DOUBLEWORD, 0x0801F028, pH_min*100 );
 800421e:	4bd5      	ldr	r3, [pc, #852]	@ (8004574 <write_EEPROM+0x428>)
 8004220:	681b      	ldr	r3, [r3, #0]
 8004222:	49ce      	ldr	r1, [pc, #824]	@ (800455c <write_EEPROM+0x410>)
 8004224:	1c18      	adds	r0, r3, #0
 8004226:	f7fc ff0d 	bl	8001044 <__aeabi_fmul>
 800422a:	1c03      	adds	r3, r0, #0
 800422c:	1c18      	adds	r0, r3, #0
 800422e:	f7fc fa0b 	bl	8000648 <__aeabi_f2ulz>
 8004232:	0002      	movs	r2, r0
 8004234:	000b      	movs	r3, r1
 8004236:	49d0      	ldr	r1, [pc, #832]	@ (8004578 <write_EEPROM+0x42c>)
 8004238:	2001      	movs	r0, #1
 800423a:	f008 fd5d 	bl	800ccf8 <HAL_FLASH_Program>
	  HAL_FLASH_Program(FLASH_TYPEPROGRAM_DOUBLEWORD, 0x0801F030, pH_max*100 );
 800423e:	4bcf      	ldr	r3, [pc, #828]	@ (800457c <write_EEPROM+0x430>)
 8004240:	681b      	ldr	r3, [r3, #0]
 8004242:	49c6      	ldr	r1, [pc, #792]	@ (800455c <write_EEPROM+0x410>)
 8004244:	1c18      	adds	r0, r3, #0
 8004246:	f7fc fefd 	bl	8001044 <__aeabi_fmul>
 800424a:	1c03      	adds	r3, r0, #0
 800424c:	1c18      	adds	r0, r3, #0
 800424e:	f7fc f9fb 	bl	8000648 <__aeabi_f2ulz>
 8004252:	0002      	movs	r2, r0
 8004254:	000b      	movs	r3, r1
 8004256:	49ca      	ldr	r1, [pc, #808]	@ (8004580 <write_EEPROM+0x434>)
 8004258:	2001      	movs	r0, #1
 800425a:	f008 fd4d 	bl	800ccf8 <HAL_FLASH_Program>
	  HAL_FLASH_Program(FLASH_TYPEPROGRAM_DOUBLEWORD, 0x0801F038, pHdose_sec);
 800425e:	4bc9      	ldr	r3, [pc, #804]	@ (8004584 <write_EEPROM+0x438>)
 8004260:	681b      	ldr	r3, [r3, #0]
 8004262:	22d8      	movs	r2, #216	@ 0xd8
 8004264:	18b9      	adds	r1, r7, r2
 8004266:	600b      	str	r3, [r1, #0]
 8004268:	2300      	movs	r3, #0
 800426a:	21dc      	movs	r1, #220	@ 0xdc
 800426c:	1879      	adds	r1, r7, r1
 800426e:	600b      	str	r3, [r1, #0]
 8004270:	49c5      	ldr	r1, [pc, #788]	@ (8004588 <write_EEPROM+0x43c>)
 8004272:	18bb      	adds	r3, r7, r2
 8004274:	681a      	ldr	r2, [r3, #0]
 8004276:	685b      	ldr	r3, [r3, #4]
 8004278:	2001      	movs	r0, #1
 800427a:	f008 fd3d 	bl	800ccf8 <HAL_FLASH_Program>
	  HAL_FLASH_Program(FLASH_TYPEPROGRAM_DOUBLEWORD, 0x0801F040, pHdose_cycle);
 800427e:	4bc3      	ldr	r3, [pc, #780]	@ (800458c <write_EEPROM+0x440>)
 8004280:	681b      	ldr	r3, [r3, #0]
 8004282:	22d0      	movs	r2, #208	@ 0xd0
 8004284:	18b9      	adds	r1, r7, r2
 8004286:	600b      	str	r3, [r1, #0]
 8004288:	2300      	movs	r3, #0
 800428a:	21d4      	movs	r1, #212	@ 0xd4
 800428c:	1879      	adds	r1, r7, r1
 800428e:	600b      	str	r3, [r1, #0]
 8004290:	49bf      	ldr	r1, [pc, #764]	@ (8004590 <write_EEPROM+0x444>)
 8004292:	18bb      	adds	r3, r7, r2
 8004294:	681a      	ldr	r2, [r3, #0]
 8004296:	685b      	ldr	r3, [r3, #4]
 8004298:	2001      	movs	r0, #1
 800429a:	f008 fd2d 	bl	800ccf8 <HAL_FLASH_Program>

	  HAL_FLASH_Program(FLASH_TYPEPROGRAM_DOUBLEWORD, 0x0801F048, PumpON_setpoint);
 800429e:	4bbd      	ldr	r3, [pc, #756]	@ (8004594 <write_EEPROM+0x448>)
 80042a0:	681b      	ldr	r3, [r3, #0]
 80042a2:	22c8      	movs	r2, #200	@ 0xc8
 80042a4:	18b9      	adds	r1, r7, r2
 80042a6:	600b      	str	r3, [r1, #0]
 80042a8:	2300      	movs	r3, #0
 80042aa:	21cc      	movs	r1, #204	@ 0xcc
 80042ac:	1879      	adds	r1, r7, r1
 80042ae:	600b      	str	r3, [r1, #0]
 80042b0:	49b9      	ldr	r1, [pc, #740]	@ (8004598 <write_EEPROM+0x44c>)
 80042b2:	18bb      	adds	r3, r7, r2
 80042b4:	681a      	ldr	r2, [r3, #0]
 80042b6:	685b      	ldr	r3, [r3, #4]
 80042b8:	2001      	movs	r0, #1
 80042ba:	f008 fd1d 	bl	800ccf8 <HAL_FLASH_Program>
	  HAL_FLASH_Program(FLASH_TYPEPROGRAM_DOUBLEWORD, 0x0801F050, PumpOff_setpoint);
 80042be:	4bb7      	ldr	r3, [pc, #732]	@ (800459c <write_EEPROM+0x450>)
 80042c0:	681b      	ldr	r3, [r3, #0]
 80042c2:	22c0      	movs	r2, #192	@ 0xc0
 80042c4:	18b9      	adds	r1, r7, r2
 80042c6:	600b      	str	r3, [r1, #0]
 80042c8:	2300      	movs	r3, #0
 80042ca:	21c4      	movs	r1, #196	@ 0xc4
 80042cc:	1879      	adds	r1, r7, r1
 80042ce:	600b      	str	r3, [r1, #0]
 80042d0:	49b3      	ldr	r1, [pc, #716]	@ (80045a0 <write_EEPROM+0x454>)
 80042d2:	18bb      	adds	r3, r7, r2
 80042d4:	681a      	ldr	r2, [r3, #0]
 80042d6:	685b      	ldr	r3, [r3, #4]
 80042d8:	2001      	movs	r0, #1
 80042da:	f008 fd0d 	bl	800ccf8 <HAL_FLASH_Program>

	  HAL_FLASH_Program(FLASH_TYPEPROGRAM_DOUBLEWORD, 0x0801F058, Ec_PumpEr_setpoint*100);
 80042de:	4bb1      	ldr	r3, [pc, #708]	@ (80045a4 <write_EEPROM+0x458>)
 80042e0:	681b      	ldr	r3, [r3, #0]
 80042e2:	499e      	ldr	r1, [pc, #632]	@ (800455c <write_EEPROM+0x410>)
 80042e4:	1c18      	adds	r0, r3, #0
 80042e6:	f7fc fead 	bl	8001044 <__aeabi_fmul>
 80042ea:	1c03      	adds	r3, r0, #0
 80042ec:	1c18      	adds	r0, r3, #0
 80042ee:	f7fc f9ab 	bl	8000648 <__aeabi_f2ulz>
 80042f2:	0002      	movs	r2, r0
 80042f4:	000b      	movs	r3, r1
 80042f6:	49ac      	ldr	r1, [pc, #688]	@ (80045a8 <write_EEPROM+0x45c>)
 80042f8:	2001      	movs	r0, #1
 80042fa:	f008 fcfd 	bl	800ccf8 <HAL_FLASH_Program>
	  HAL_FLASH_Program(FLASH_TYPEPROGRAM_DOUBLEWORD, 0x0801F060, pH_PumpEr_setpoint*100 );
 80042fe:	4bab      	ldr	r3, [pc, #684]	@ (80045ac <write_EEPROM+0x460>)
 8004300:	681b      	ldr	r3, [r3, #0]
 8004302:	4996      	ldr	r1, [pc, #600]	@ (800455c <write_EEPROM+0x410>)
 8004304:	1c18      	adds	r0, r3, #0
 8004306:	f7fc fe9d 	bl	8001044 <__aeabi_fmul>
 800430a:	1c03      	adds	r3, r0, #0
 800430c:	1c18      	adds	r0, r3, #0
 800430e:	f7fc f99b 	bl	8000648 <__aeabi_f2ulz>
 8004312:	0002      	movs	r2, r0
 8004314:	000b      	movs	r3, r1
 8004316:	49a6      	ldr	r1, [pc, #664]	@ (80045b0 <write_EEPROM+0x464>)
 8004318:	2001      	movs	r0, #1
 800431a:	f008 fced 	bl	800ccf8 <HAL_FLASH_Program>

	  HAL_FLASH_Program(FLASH_TYPEPROGRAM_DOUBLEWORD, 0x0801F068, kvalue * 100);
 800431e:	4ba5      	ldr	r3, [pc, #660]	@ (80045b4 <write_EEPROM+0x468>)
 8004320:	681b      	ldr	r3, [r3, #0]
 8004322:	498e      	ldr	r1, [pc, #568]	@ (800455c <write_EEPROM+0x410>)
 8004324:	1c18      	adds	r0, r3, #0
 8004326:	f7fc fe8d 	bl	8001044 <__aeabi_fmul>
 800432a:	1c03      	adds	r3, r0, #0
 800432c:	1c18      	adds	r0, r3, #0
 800432e:	f7fc f98b 	bl	8000648 <__aeabi_f2ulz>
 8004332:	0002      	movs	r2, r0
 8004334:	000b      	movs	r3, r1
 8004336:	49a0      	ldr	r1, [pc, #640]	@ (80045b8 <write_EEPROM+0x46c>)
 8004338:	2001      	movs	r0, #1
 800433a:	f008 fcdd 	bl	800ccf8 <HAL_FLASH_Program>

	  HAL_FLASH_Program(FLASH_TYPEPROGRAM_DOUBLEWORD, 0x0801F070, LUX_MINsetpoint);
 800433e:	4b9f      	ldr	r3, [pc, #636]	@ (80045bc <write_EEPROM+0x470>)
 8004340:	681b      	ldr	r3, [r3, #0]
 8004342:	22b8      	movs	r2, #184	@ 0xb8
 8004344:	18b9      	adds	r1, r7, r2
 8004346:	600b      	str	r3, [r1, #0]
 8004348:	2300      	movs	r3, #0
 800434a:	21bc      	movs	r1, #188	@ 0xbc
 800434c:	1879      	adds	r1, r7, r1
 800434e:	600b      	str	r3, [r1, #0]
 8004350:	499b      	ldr	r1, [pc, #620]	@ (80045c0 <write_EEPROM+0x474>)
 8004352:	18bb      	adds	r3, r7, r2
 8004354:	681a      	ldr	r2, [r3, #0]
 8004356:	685b      	ldr	r3, [r3, #4]
 8004358:	2001      	movs	r0, #1
 800435a:	f008 fccd 	bl	800ccf8 <HAL_FLASH_Program>
	  HAL_FLASH_Program(FLASH_TYPEPROGRAM_DOUBLEWORD, 0x0801F078, LUX_MAXsetpoint);
 800435e:	4b99      	ldr	r3, [pc, #612]	@ (80045c4 <write_EEPROM+0x478>)
 8004360:	681b      	ldr	r3, [r3, #0]
 8004362:	22b0      	movs	r2, #176	@ 0xb0
 8004364:	18b9      	adds	r1, r7, r2
 8004366:	600b      	str	r3, [r1, #0]
 8004368:	2300      	movs	r3, #0
 800436a:	21b4      	movs	r1, #180	@ 0xb4
 800436c:	1879      	adds	r1, r7, r1
 800436e:	600b      	str	r3, [r1, #0]
 8004370:	4995      	ldr	r1, [pc, #596]	@ (80045c8 <write_EEPROM+0x47c>)
 8004372:	18bb      	adds	r3, r7, r2
 8004374:	681a      	ldr	r2, [r3, #0]
 8004376:	685b      	ldr	r3, [r3, #4]
 8004378:	2001      	movs	r0, #1
 800437a:	f008 fcbd 	bl	800ccf8 <HAL_FLASH_Program>

	  HAL_FLASH_Program(FLASH_TYPEPROGRAM_DOUBLEWORD, 0x0801F080, HUM_FOG_MINsetpoint);
 800437e:	4b93      	ldr	r3, [pc, #588]	@ (80045cc <write_EEPROM+0x480>)
 8004380:	681b      	ldr	r3, [r3, #0]
 8004382:	22a8      	movs	r2, #168	@ 0xa8
 8004384:	18b9      	adds	r1, r7, r2
 8004386:	600b      	str	r3, [r1, #0]
 8004388:	2300      	movs	r3, #0
 800438a:	21ac      	movs	r1, #172	@ 0xac
 800438c:	1879      	adds	r1, r7, r1
 800438e:	600b      	str	r3, [r1, #0]
 8004390:	498f      	ldr	r1, [pc, #572]	@ (80045d0 <write_EEPROM+0x484>)
 8004392:	18bb      	adds	r3, r7, r2
 8004394:	681a      	ldr	r2, [r3, #0]
 8004396:	685b      	ldr	r3, [r3, #4]
 8004398:	2001      	movs	r0, #1
 800439a:	f008 fcad 	bl	800ccf8 <HAL_FLASH_Program>
	  HAL_FLASH_Program(FLASH_TYPEPROGRAM_DOUBLEWORD, 0x0801F088, HUM_FOG_MAXsetpoint);
 800439e:	4b8d      	ldr	r3, [pc, #564]	@ (80045d4 <write_EEPROM+0x488>)
 80043a0:	681b      	ldr	r3, [r3, #0]
 80043a2:	22a0      	movs	r2, #160	@ 0xa0
 80043a4:	18b9      	adds	r1, r7, r2
 80043a6:	600b      	str	r3, [r1, #0]
 80043a8:	2300      	movs	r3, #0
 80043aa:	21a4      	movs	r1, #164	@ 0xa4
 80043ac:	1879      	adds	r1, r7, r1
 80043ae:	600b      	str	r3, [r1, #0]
 80043b0:	4989      	ldr	r1, [pc, #548]	@ (80045d8 <write_EEPROM+0x48c>)
 80043b2:	18bb      	adds	r3, r7, r2
 80043b4:	681a      	ldr	r2, [r3, #0]
 80043b6:	685b      	ldr	r3, [r3, #4]
 80043b8:	2001      	movs	r0, #1
 80043ba:	f008 fc9d 	bl	800ccf8 <HAL_FLASH_Program>
	  HAL_FLASH_Program(FLASH_TYPEPROGRAM_DOUBLEWORD, 0x0801F090, HUM_FOG_WaitTime);
 80043be:	4b87      	ldr	r3, [pc, #540]	@ (80045dc <write_EEPROM+0x490>)
 80043c0:	681b      	ldr	r3, [r3, #0]
 80043c2:	2298      	movs	r2, #152	@ 0x98
 80043c4:	18b9      	adds	r1, r7, r2
 80043c6:	600b      	str	r3, [r1, #0]
 80043c8:	2300      	movs	r3, #0
 80043ca:	219c      	movs	r1, #156	@ 0x9c
 80043cc:	1879      	adds	r1, r7, r1
 80043ce:	600b      	str	r3, [r1, #0]
 80043d0:	4983      	ldr	r1, [pc, #524]	@ (80045e0 <write_EEPROM+0x494>)
 80043d2:	18bb      	adds	r3, r7, r2
 80043d4:	681a      	ldr	r2, [r3, #0]
 80043d6:	685b      	ldr	r3, [r3, #4]
 80043d8:	2001      	movs	r0, #1
 80043da:	f008 fc8d 	bl	800ccf8 <HAL_FLASH_Program>
	  HAL_FLASH_Program(FLASH_TYPEPROGRAM_DOUBLEWORD, 0x0801F098, Total_no_mois);
 80043de:	4b81      	ldr	r3, [pc, #516]	@ (80045e4 <write_EEPROM+0x498>)
 80043e0:	681b      	ldr	r3, [r3, #0]
 80043e2:	2290      	movs	r2, #144	@ 0x90
 80043e4:	18b9      	adds	r1, r7, r2
 80043e6:	600b      	str	r3, [r1, #0]
 80043e8:	2300      	movs	r3, #0
 80043ea:	2194      	movs	r1, #148	@ 0x94
 80043ec:	1879      	adds	r1, r7, r1
 80043ee:	600b      	str	r3, [r1, #0]
 80043f0:	497d      	ldr	r1, [pc, #500]	@ (80045e8 <write_EEPROM+0x49c>)
 80043f2:	18bb      	adds	r3, r7, r2
 80043f4:	681a      	ldr	r2, [r3, #0]
 80043f6:	685b      	ldr	r3, [r3, #4]
 80043f8:	2001      	movs	r0, #1
 80043fa:	f008 fc7d 	bl	800ccf8 <HAL_FLASH_Program>
//	  HAL_FLASH_Program(FLASH_TYPEPROGRAM_DOUBLEWORD, 0x0801F0E0, sch3_on_hr);
//	  HAL_FLASH_Program(FLASH_TYPEPROGRAM_DOUBLEWORD, 0x0801F0E8, sch3_on_min);
//	  HAL_FLASH_Program(FLASH_TYPEPROGRAM_DOUBLEWORD, 0x0801F0F0, sch3_off_hr);
//	  HAL_FLASH_Program(FLASH_TYPEPROGRAM_DOUBLEWORD, 0x0801F0F8, sch3_off_min);

	  HAL_FLASH_Program(FLASH_TYPEPROGRAM_DOUBLEWORD, 0x0801F100, pump_auto_Man);
 80043fe:	4b7b      	ldr	r3, [pc, #492]	@ (80045ec <write_EEPROM+0x4a0>)
 8004400:	681b      	ldr	r3, [r3, #0]
 8004402:	2288      	movs	r2, #136	@ 0x88
 8004404:	18b9      	adds	r1, r7, r2
 8004406:	600b      	str	r3, [r1, #0]
 8004408:	2300      	movs	r3, #0
 800440a:	218c      	movs	r1, #140	@ 0x8c
 800440c:	1879      	adds	r1, r7, r1
 800440e:	600b      	str	r3, [r1, #0]
 8004410:	4977      	ldr	r1, [pc, #476]	@ (80045f0 <write_EEPROM+0x4a4>)
 8004412:	18bb      	adds	r3, r7, r2
 8004414:	681a      	ldr	r2, [r3, #0]
 8004416:	685b      	ldr	r3, [r3, #4]
 8004418:	2001      	movs	r0, #1
 800441a:	f008 fc6d 	bl	800ccf8 <HAL_FLASH_Program>

	  HAL_FLASH_Program(FLASH_TYPEPROGRAM_DOUBLEWORD, 0x0801F108, nutrient_ON_sec);
 800441e:	4b75      	ldr	r3, [pc, #468]	@ (80045f4 <write_EEPROM+0x4a8>)
 8004420:	681b      	ldr	r3, [r3, #0]
 8004422:	2280      	movs	r2, #128	@ 0x80
 8004424:	18b9      	adds	r1, r7, r2
 8004426:	600b      	str	r3, [r1, #0]
 8004428:	2300      	movs	r3, #0
 800442a:	2184      	movs	r1, #132	@ 0x84
 800442c:	1879      	adds	r1, r7, r1
 800442e:	600b      	str	r3, [r1, #0]
 8004430:	4971      	ldr	r1, [pc, #452]	@ (80045f8 <write_EEPROM+0x4ac>)
 8004432:	18bb      	adds	r3, r7, r2
 8004434:	681a      	ldr	r2, [r3, #0]
 8004436:	685b      	ldr	r3, [r3, #4]
 8004438:	2001      	movs	r0, #1
 800443a:	f008 fc5d 	bl	800ccf8 <HAL_FLASH_Program>

	  HAL_FLASH_Program(FLASH_TYPEPROGRAM_DOUBLEWORD, 0x0801F110, nutrient_setpoint);
 800443e:	4b6f      	ldr	r3, [pc, #444]	@ (80045fc <write_EEPROM+0x4b0>)
 8004440:	681b      	ldr	r3, [r3, #0]
 8004442:	67bb      	str	r3, [r7, #120]	@ 0x78
 8004444:	2300      	movs	r3, #0
 8004446:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8004448:	496d      	ldr	r1, [pc, #436]	@ (8004600 <write_EEPROM+0x4b4>)
 800444a:	6fba      	ldr	r2, [r7, #120]	@ 0x78
 800444c:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800444e:	2001      	movs	r0, #1
 8004450:	f008 fc52 	bl	800ccf8 <HAL_FLASH_Program>
	  // -------------------- count --------------------
	HAL_FLASH_Program(FLASH_TYPEPROGRAM_DOUBLEWORD, 0x0801F118, pump_on_Cnt);
 8004454:	4b6b      	ldr	r3, [pc, #428]	@ (8004604 <write_EEPROM+0x4b8>)
 8004456:	681b      	ldr	r3, [r3, #0]
 8004458:	673b      	str	r3, [r7, #112]	@ 0x70
 800445a:	2300      	movs	r3, #0
 800445c:	677b      	str	r3, [r7, #116]	@ 0x74
 800445e:	496a      	ldr	r1, [pc, #424]	@ (8004608 <write_EEPROM+0x4bc>)
 8004460:	6f3a      	ldr	r2, [r7, #112]	@ 0x70
 8004462:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8004464:	2001      	movs	r0, #1
 8004466:	f008 fc47 	bl	800ccf8 <HAL_FLASH_Program>


	HAL_FLASH_Program(FLASH_TYPEPROGRAM_DOUBLEWORD, 0x0801F120, EcA_fill_count);
 800446a:	4b68      	ldr	r3, [pc, #416]	@ (800460c <write_EEPROM+0x4c0>)
 800446c:	681b      	ldr	r3, [r3, #0]
 800446e:	66bb      	str	r3, [r7, #104]	@ 0x68
 8004470:	2300      	movs	r3, #0
 8004472:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8004474:	4966      	ldr	r1, [pc, #408]	@ (8004610 <write_EEPROM+0x4c4>)
 8004476:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 8004478:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800447a:	2001      	movs	r0, #1
 800447c:	f008 fc3c 	bl	800ccf8 <HAL_FLASH_Program>
	HAL_FLASH_Program(FLASH_TYPEPROGRAM_DOUBLEWORD, 0x0801F128, EcB_fill_count);
 8004480:	4b64      	ldr	r3, [pc, #400]	@ (8004614 <write_EEPROM+0x4c8>)
 8004482:	681b      	ldr	r3, [r3, #0]
 8004484:	663b      	str	r3, [r7, #96]	@ 0x60
 8004486:	2300      	movs	r3, #0
 8004488:	667b      	str	r3, [r7, #100]	@ 0x64
 800448a:	4963      	ldr	r1, [pc, #396]	@ (8004618 <write_EEPROM+0x4cc>)
 800448c:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 800448e:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8004490:	2001      	movs	r0, #1
 8004492:	f008 fc31 	bl	800ccf8 <HAL_FLASH_Program>
	HAL_FLASH_Program(FLASH_TYPEPROGRAM_DOUBLEWORD, 0x0801F130, pHDN_fill_count);
 8004496:	4b61      	ldr	r3, [pc, #388]	@ (800461c <write_EEPROM+0x4d0>)
 8004498:	681b      	ldr	r3, [r3, #0]
 800449a:	65bb      	str	r3, [r7, #88]	@ 0x58
 800449c:	2300      	movs	r3, #0
 800449e:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80044a0:	495f      	ldr	r1, [pc, #380]	@ (8004620 <write_EEPROM+0x4d4>)
 80044a2:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 80044a4:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80044a6:	2001      	movs	r0, #1
 80044a8:	f008 fc26 	bl	800ccf8 <HAL_FLASH_Program>
	HAL_FLASH_Program(FLASH_TYPEPROGRAM_DOUBLEWORD, 0x0801F138, pHUP_fill_count);
 80044ac:	4b5d      	ldr	r3, [pc, #372]	@ (8004624 <write_EEPROM+0x4d8>)
 80044ae:	681b      	ldr	r3, [r3, #0]
 80044b0:	653b      	str	r3, [r7, #80]	@ 0x50
 80044b2:	2300      	movs	r3, #0
 80044b4:	657b      	str	r3, [r7, #84]	@ 0x54
 80044b6:	495c      	ldr	r1, [pc, #368]	@ (8004628 <write_EEPROM+0x4dc>)
 80044b8:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 80044ba:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80044bc:	2001      	movs	r0, #1
 80044be:	f008 fc1b 	bl	800ccf8 <HAL_FLASH_Program>
	HAL_FLASH_Program(FLASH_TYPEPROGRAM_DOUBLEWORD, 0x0801F140, water_fill_count);
 80044c2:	4b5a      	ldr	r3, [pc, #360]	@ (800462c <write_EEPROM+0x4e0>)
 80044c4:	681b      	ldr	r3, [r3, #0]
 80044c6:	64bb      	str	r3, [r7, #72]	@ 0x48
 80044c8:	2300      	movs	r3, #0
 80044ca:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80044cc:	4958      	ldr	r1, [pc, #352]	@ (8004630 <write_EEPROM+0x4e4>)
 80044ce:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80044d0:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80044d2:	2001      	movs	r0, #1
 80044d4:	f008 fc10 	bl	800ccf8 <HAL_FLASH_Program>

	HAL_FLASH_Program(FLASH_TYPEPROGRAM_DOUBLEWORD, 0x0801F148, ECA_ON_count);
 80044d8:	4b56      	ldr	r3, [pc, #344]	@ (8004634 <write_EEPROM+0x4e8>)
 80044da:	681b      	ldr	r3, [r3, #0]
 80044dc:	643b      	str	r3, [r7, #64]	@ 0x40
 80044de:	2300      	movs	r3, #0
 80044e0:	647b      	str	r3, [r7, #68]	@ 0x44
 80044e2:	4955      	ldr	r1, [pc, #340]	@ (8004638 <write_EEPROM+0x4ec>)
 80044e4:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80044e6:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80044e8:	2001      	movs	r0, #1
 80044ea:	f008 fc05 	bl	800ccf8 <HAL_FLASH_Program>
       	HAL_FLASH_Program(FLASH_TYPEPROGRAM_DOUBLEWORD, 0x0801F150, PHD_ON_count);
 80044ee:	4b53      	ldr	r3, [pc, #332]	@ (800463c <write_EEPROM+0x4f0>)
 80044f0:	681b      	ldr	r3, [r3, #0]
 80044f2:	63bb      	str	r3, [r7, #56]	@ 0x38
 80044f4:	2300      	movs	r3, #0
 80044f6:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80044f8:	4951      	ldr	r1, [pc, #324]	@ (8004640 <write_EEPROM+0x4f4>)
 80044fa:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 80044fc:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80044fe:	2001      	movs	r0, #1
 8004500:	f008 fbfa 	bl	800ccf8 <HAL_FLASH_Program>
       	HAL_FLASH_Program(FLASH_TYPEPROGRAM_DOUBLEWORD, 0x0801F158, PHUP_ON_count);
 8004504:	4b4f      	ldr	r3, [pc, #316]	@ (8004644 <write_EEPROM+0x4f8>)
 8004506:	681b      	ldr	r3, [r3, #0]
 8004508:	633b      	str	r3, [r7, #48]	@ 0x30
 800450a:	2300      	movs	r3, #0
 800450c:	637b      	str	r3, [r7, #52]	@ 0x34
 800450e:	494e      	ldr	r1, [pc, #312]	@ (8004648 <write_EEPROM+0x4fc>)
 8004510:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004512:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004514:	2001      	movs	r0, #1
 8004516:	f008 fbef 	bl	800ccf8 <HAL_FLASH_Program>
       	HAL_FLASH_Program(FLASH_TYPEPROGRAM_DOUBLEWORD, 0x0801F160, pump_on_hours);
 800451a:	4b4c      	ldr	r3, [pc, #304]	@ (800464c <write_EEPROM+0x500>)
 800451c:	681b      	ldr	r3, [r3, #0]
 800451e:	62bb      	str	r3, [r7, #40]	@ 0x28
 8004520:	2300      	movs	r3, #0
 8004522:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004524:	494a      	ldr	r1, [pc, #296]	@ (8004650 <write_EEPROM+0x504>)
 8004526:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8004528:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800452a:	2001      	movs	r0, #1
 800452c:	f008 fbe4 	bl	800ccf8 <HAL_FLASH_Program>


        uint32_t addr = 0x0801F168;
 8004530:	4b48      	ldr	r3, [pc, #288]	@ (8004654 <write_EEPROM+0x508>)
 8004532:	228a      	movs	r2, #138	@ 0x8a
 8004534:	0052      	lsls	r2, r2, #1
 8004536:	18ba      	adds	r2, r7, r2
 8004538:	6013      	str	r3, [r2, #0]

           for(uint8_t s = 0; s < 5; s++)
 800453a:	231b      	movs	r3, #27
 800453c:	199b      	adds	r3, r3, r6
 800453e:	19db      	adds	r3, r3, r7
 8004540:	2200      	movs	r2, #0
 8004542:	701a      	strb	r2, [r3, #0]
 8004544:	e11c      	b.n	8004780 <write_EEPROM+0x634>
 8004546:	46c0      	nop			@ (mov r8, r8)
 8004548:	20000888 	.word	0x20000888
 800454c:	0801f000 	.word	0x0801f000
 8004550:	2000088c 	.word	0x2000088c
 8004554:	0801f008 	.word	0x0801f008
 8004558:	20000700 	.word	0x20000700
 800455c:	42c80000 	.word	0x42c80000
 8004560:	0801f010 	.word	0x0801f010
 8004564:	20000648 	.word	0x20000648
 8004568:	0801f018 	.word	0x0801f018
 800456c:	2000064c 	.word	0x2000064c
 8004570:	0801f020 	.word	0x0801f020
 8004574:	20000704 	.word	0x20000704
 8004578:	0801f028 	.word	0x0801f028
 800457c:	20000708 	.word	0x20000708
 8004580:	0801f030 	.word	0x0801f030
 8004584:	20000650 	.word	0x20000650
 8004588:	0801f038 	.word	0x0801f038
 800458c:	20000654 	.word	0x20000654
 8004590:	0801f040 	.word	0x0801f040
 8004594:	20000658 	.word	0x20000658
 8004598:	0801f048 	.word	0x0801f048
 800459c:	2000065c 	.word	0x2000065c
 80045a0:	0801f050 	.word	0x0801f050
 80045a4:	2000070c 	.word	0x2000070c
 80045a8:	0801f058 	.word	0x0801f058
 80045ac:	20000710 	.word	0x20000710
 80045b0:	0801f060 	.word	0x0801f060
 80045b4:	20000890 	.word	0x20000890
 80045b8:	0801f068 	.word	0x0801f068
 80045bc:	20000660 	.word	0x20000660
 80045c0:	0801f070 	.word	0x0801f070
 80045c4:	20000664 	.word	0x20000664
 80045c8:	0801f078 	.word	0x0801f078
 80045cc:	20000668 	.word	0x20000668
 80045d0:	0801f080 	.word	0x0801f080
 80045d4:	2000066c 	.word	0x2000066c
 80045d8:	0801f088 	.word	0x0801f088
 80045dc:	20000670 	.word	0x20000670
 80045e0:	0801f090 	.word	0x0801f090
 80045e4:	20000678 	.word	0x20000678
 80045e8:	0801f098 	.word	0x0801f098
 80045ec:	20000694 	.word	0x20000694
 80045f0:	0801f100 	.word	0x0801f100
 80045f4:	20000698 	.word	0x20000698
 80045f8:	0801f108 	.word	0x0801f108
 80045fc:	2000067c 	.word	0x2000067c
 8004600:	0801f110 	.word	0x0801f110
 8004604:	20000774 	.word	0x20000774
 8004608:	0801f118 	.word	0x0801f118
 800460c:	20000288 	.word	0x20000288
 8004610:	0801f120 	.word	0x0801f120
 8004614:	20000290 	.word	0x20000290
 8004618:	0801f128 	.word	0x0801f128
 800461c:	2000028c 	.word	0x2000028c
 8004620:	0801f130 	.word	0x0801f130
 8004624:	20000294 	.word	0x20000294
 8004628:	0801f138 	.word	0x0801f138
 800462c:	20000e54 	.word	0x20000e54
 8004630:	0801f140 	.word	0x0801f140
 8004634:	20000e58 	.word	0x20000e58
 8004638:	0801f148 	.word	0x0801f148
 800463c:	20000e5c 	.word	0x20000e5c
 8004640:	0801f150 	.word	0x0801f150
 8004644:	20000e60 	.word	0x20000e60
 8004648:	0801f158 	.word	0x0801f158
 800464c:	200009fc 	.word	0x200009fc
 8004650:	0801f160 	.word	0x0801f160
 8004654:	0801f168 	.word	0x0801f168
           {
               HAL_FLASH_Program(FLASH_TYPEPROGRAM_DOUBLEWORD, addr, schedules[s].on_hr);
 8004658:	241b      	movs	r4, #27
 800465a:	26f8      	movs	r6, #248	@ 0xf8
 800465c:	19a3      	adds	r3, r4, r6
 800465e:	19db      	adds	r3, r3, r7
 8004660:	781a      	ldrb	r2, [r3, #0]
 8004662:	494e      	ldr	r1, [pc, #312]	@ (800479c <write_EEPROM+0x650>)
 8004664:	0013      	movs	r3, r2
 8004666:	009b      	lsls	r3, r3, #2
 8004668:	189b      	adds	r3, r3, r2
 800466a:	009b      	lsls	r3, r3, #2
 800466c:	585b      	ldr	r3, [r3, r1]
 800466e:	623b      	str	r3, [r7, #32]
 8004670:	2300      	movs	r3, #0
 8004672:	627b      	str	r3, [r7, #36]	@ 0x24
 8004674:	258a      	movs	r5, #138	@ 0x8a
 8004676:	006d      	lsls	r5, r5, #1
 8004678:	197b      	adds	r3, r7, r5
 800467a:	6819      	ldr	r1, [r3, #0]
 800467c:	6a3a      	ldr	r2, [r7, #32]
 800467e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004680:	2001      	movs	r0, #1
 8004682:	f008 fb39 	bl	800ccf8 <HAL_FLASH_Program>
               addr += 8;
 8004686:	0028      	movs	r0, r5
 8004688:	183b      	adds	r3, r7, r0
 800468a:	681b      	ldr	r3, [r3, #0]
 800468c:	3308      	adds	r3, #8
 800468e:	183a      	adds	r2, r7, r0
 8004690:	6013      	str	r3, [r2, #0]
               HAL_FLASH_Program(FLASH_TYPEPROGRAM_DOUBLEWORD, addr, schedules[s].on_min);
 8004692:	19a3      	adds	r3, r4, r6
 8004694:	19db      	adds	r3, r3, r7
 8004696:	781a      	ldrb	r2, [r3, #0]
 8004698:	4940      	ldr	r1, [pc, #256]	@ (800479c <write_EEPROM+0x650>)
 800469a:	0013      	movs	r3, r2
 800469c:	009b      	lsls	r3, r3, #2
 800469e:	189b      	adds	r3, r3, r2
 80046a0:	009b      	lsls	r3, r3, #2
 80046a2:	18cb      	adds	r3, r1, r3
 80046a4:	3304      	adds	r3, #4
 80046a6:	681b      	ldr	r3, [r3, #0]
 80046a8:	61bb      	str	r3, [r7, #24]
 80046aa:	2300      	movs	r3, #0
 80046ac:	61fb      	str	r3, [r7, #28]
 80046ae:	0005      	movs	r5, r0
 80046b0:	183b      	adds	r3, r7, r0
 80046b2:	6819      	ldr	r1, [r3, #0]
 80046b4:	69ba      	ldr	r2, [r7, #24]
 80046b6:	69fb      	ldr	r3, [r7, #28]
 80046b8:	2001      	movs	r0, #1
 80046ba:	f008 fb1d 	bl	800ccf8 <HAL_FLASH_Program>
               addr += 8;
 80046be:	0028      	movs	r0, r5
 80046c0:	183b      	adds	r3, r7, r0
 80046c2:	681b      	ldr	r3, [r3, #0]
 80046c4:	3308      	adds	r3, #8
 80046c6:	183a      	adds	r2, r7, r0
 80046c8:	6013      	str	r3, [r2, #0]
               HAL_FLASH_Program(FLASH_TYPEPROGRAM_DOUBLEWORD, addr, schedules[s].off_hr);
 80046ca:	19a3      	adds	r3, r4, r6
 80046cc:	19db      	adds	r3, r3, r7
 80046ce:	781a      	ldrb	r2, [r3, #0]
 80046d0:	4932      	ldr	r1, [pc, #200]	@ (800479c <write_EEPROM+0x650>)
 80046d2:	0013      	movs	r3, r2
 80046d4:	009b      	lsls	r3, r3, #2
 80046d6:	189b      	adds	r3, r3, r2
 80046d8:	009b      	lsls	r3, r3, #2
 80046da:	18cb      	adds	r3, r1, r3
 80046dc:	3308      	adds	r3, #8
 80046de:	681b      	ldr	r3, [r3, #0]
 80046e0:	613b      	str	r3, [r7, #16]
 80046e2:	2300      	movs	r3, #0
 80046e4:	617b      	str	r3, [r7, #20]
 80046e6:	0005      	movs	r5, r0
 80046e8:	183b      	adds	r3, r7, r0
 80046ea:	6819      	ldr	r1, [r3, #0]
 80046ec:	693a      	ldr	r2, [r7, #16]
 80046ee:	697b      	ldr	r3, [r7, #20]
 80046f0:	2001      	movs	r0, #1
 80046f2:	f008 fb01 	bl	800ccf8 <HAL_FLASH_Program>
               addr += 8;
 80046f6:	0028      	movs	r0, r5
 80046f8:	183b      	adds	r3, r7, r0
 80046fa:	681b      	ldr	r3, [r3, #0]
 80046fc:	3308      	adds	r3, #8
 80046fe:	183a      	adds	r2, r7, r0
 8004700:	6013      	str	r3, [r2, #0]
               HAL_FLASH_Program(FLASH_TYPEPROGRAM_DOUBLEWORD, addr, schedules[s].off_min);
 8004702:	19a3      	adds	r3, r4, r6
 8004704:	19db      	adds	r3, r3, r7
 8004706:	781a      	ldrb	r2, [r3, #0]
 8004708:	4924      	ldr	r1, [pc, #144]	@ (800479c <write_EEPROM+0x650>)
 800470a:	0013      	movs	r3, r2
 800470c:	009b      	lsls	r3, r3, #2
 800470e:	189b      	adds	r3, r3, r2
 8004710:	009b      	lsls	r3, r3, #2
 8004712:	18cb      	adds	r3, r1, r3
 8004714:	330c      	adds	r3, #12
 8004716:	681b      	ldr	r3, [r3, #0]
 8004718:	60bb      	str	r3, [r7, #8]
 800471a:	2300      	movs	r3, #0
 800471c:	60fb      	str	r3, [r7, #12]
 800471e:	0005      	movs	r5, r0
 8004720:	183b      	adds	r3, r7, r0
 8004722:	6819      	ldr	r1, [r3, #0]
 8004724:	68ba      	ldr	r2, [r7, #8]
 8004726:	68fb      	ldr	r3, [r7, #12]
 8004728:	2001      	movs	r0, #1
 800472a:	f008 fae5 	bl	800ccf8 <HAL_FLASH_Program>
               addr += 8;
 800472e:	0028      	movs	r0, r5
 8004730:	183b      	adds	r3, r7, r0
 8004732:	681b      	ldr	r3, [r3, #0]
 8004734:	3308      	adds	r3, #8
 8004736:	183a      	adds	r2, r7, r0
 8004738:	6013      	str	r3, [r2, #0]
               HAL_FLASH_Program(FLASH_TYPEPROGRAM_DOUBLEWORD, addr, schedules[s].enable);
 800473a:	19a3      	adds	r3, r4, r6
 800473c:	19db      	adds	r3, r3, r7
 800473e:	781a      	ldrb	r2, [r3, #0]
 8004740:	4916      	ldr	r1, [pc, #88]	@ (800479c <write_EEPROM+0x650>)
 8004742:	0013      	movs	r3, r2
 8004744:	009b      	lsls	r3, r3, #2
 8004746:	189b      	adds	r3, r3, r2
 8004748:	009b      	lsls	r3, r3, #2
 800474a:	18cb      	adds	r3, r1, r3
 800474c:	3310      	adds	r3, #16
 800474e:	681b      	ldr	r3, [r3, #0]
 8004750:	603b      	str	r3, [r7, #0]
 8004752:	2300      	movs	r3, #0
 8004754:	607b      	str	r3, [r7, #4]
 8004756:	0005      	movs	r5, r0
 8004758:	183b      	adds	r3, r7, r0
 800475a:	6819      	ldr	r1, [r3, #0]
 800475c:	683a      	ldr	r2, [r7, #0]
 800475e:	687b      	ldr	r3, [r7, #4]
 8004760:	2001      	movs	r0, #1
 8004762:	f008 fac9 	bl	800ccf8 <HAL_FLASH_Program>
               addr += 8;
 8004766:	0028      	movs	r0, r5
 8004768:	183b      	adds	r3, r7, r0
 800476a:	681b      	ldr	r3, [r3, #0]
 800476c:	3308      	adds	r3, #8
 800476e:	183a      	adds	r2, r7, r0
 8004770:	6013      	str	r3, [r2, #0]
           for(uint8_t s = 0; s < 5; s++)
 8004772:	19a3      	adds	r3, r4, r6
 8004774:	19db      	adds	r3, r3, r7
 8004776:	781a      	ldrb	r2, [r3, #0]
 8004778:	19a3      	adds	r3, r4, r6
 800477a:	19db      	adds	r3, r3, r7
 800477c:	3201      	adds	r2, #1
 800477e:	701a      	strb	r2, [r3, #0]
 8004780:	231b      	movs	r3, #27
 8004782:	22f8      	movs	r2, #248	@ 0xf8
 8004784:	189b      	adds	r3, r3, r2
 8004786:	19db      	adds	r3, r3, r7
 8004788:	781b      	ldrb	r3, [r3, #0]
 800478a:	2b04      	cmp	r3, #4
 800478c:	d800      	bhi.n	8004790 <write_EEPROM+0x644>
 800478e:	e763      	b.n	8004658 <write_EEPROM+0x50c>
           }


	  HAL_FLASH_Lock();
 8004790:	f008 fb24 	bl	800cddc <HAL_FLASH_Lock>

}
 8004794:	46c0      	nop			@ (mov r8, r8)
 8004796:	46bd      	mov	sp, r7
 8004798:	b047      	add	sp, #284	@ 0x11c
 800479a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800479c:	2000069c 	.word	0x2000069c

080047a0 <read_EEPROM>:

void read_EEPROM(void){
 80047a0:	b580      	push	{r7, lr}
 80047a2:	b082      	sub	sp, #8
 80047a4:	af00      	add	r7, sp, #0

	R_Acidic_voltage = *(__IO uint32_t*)0x0801F000;
 80047a6:	4b70      	ldr	r3, [pc, #448]	@ (8004968 <read_EEPROM+0x1c8>)
 80047a8:	681a      	ldr	r2, [r3, #0]
 80047aa:	4b70      	ldr	r3, [pc, #448]	@ (800496c <read_EEPROM+0x1cc>)
 80047ac:	601a      	str	r2, [r3, #0]
	R_Neutral_Voltage = *(__IO uint32_t*)0x0801F008;
 80047ae:	4b70      	ldr	r3, [pc, #448]	@ (8004970 <read_EEPROM+0x1d0>)
 80047b0:	681a      	ldr	r2, [r3, #0]
 80047b2:	4b70      	ldr	r3, [pc, #448]	@ (8004974 <read_EEPROM+0x1d4>)
 80047b4:	601a      	str	r2, [r3, #0]

	R_Ecsetpoint = *(__IO uint32_t*)0x0801F010;
 80047b6:	4b70      	ldr	r3, [pc, #448]	@ (8004978 <read_EEPROM+0x1d8>)
 80047b8:	681a      	ldr	r2, [r3, #0]
 80047ba:	4b70      	ldr	r3, [pc, #448]	@ (800497c <read_EEPROM+0x1dc>)
 80047bc:	601a      	str	r2, [r3, #0]
	R_Ecdose_sec = *(__IO uint32_t*)0x0801F018;
 80047be:	4b70      	ldr	r3, [pc, #448]	@ (8004980 <read_EEPROM+0x1e0>)
 80047c0:	681a      	ldr	r2, [r3, #0]
 80047c2:	4b70      	ldr	r3, [pc, #448]	@ (8004984 <read_EEPROM+0x1e4>)
 80047c4:	601a      	str	r2, [r3, #0]
	R_Ecdose_cycle = *(__IO uint32_t*)0x0801F020;
 80047c6:	4b70      	ldr	r3, [pc, #448]	@ (8004988 <read_EEPROM+0x1e8>)
 80047c8:	681a      	ldr	r2, [r3, #0]
 80047ca:	4b70      	ldr	r3, [pc, #448]	@ (800498c <read_EEPROM+0x1ec>)
 80047cc:	601a      	str	r2, [r3, #0]

	R_pH_min = *(__IO uint32_t*)0x0801F028;
 80047ce:	4b70      	ldr	r3, [pc, #448]	@ (8004990 <read_EEPROM+0x1f0>)
 80047d0:	681a      	ldr	r2, [r3, #0]
 80047d2:	4b70      	ldr	r3, [pc, #448]	@ (8004994 <read_EEPROM+0x1f4>)
 80047d4:	601a      	str	r2, [r3, #0]
	R_pH_max = *(__IO uint32_t*)0x0801F030;
 80047d6:	4b70      	ldr	r3, [pc, #448]	@ (8004998 <read_EEPROM+0x1f8>)
 80047d8:	681a      	ldr	r2, [r3, #0]
 80047da:	4b70      	ldr	r3, [pc, #448]	@ (800499c <read_EEPROM+0x1fc>)
 80047dc:	601a      	str	r2, [r3, #0]
	R_pHdose_sec = *(__IO uint32_t*)0x0801F038;
 80047de:	4b70      	ldr	r3, [pc, #448]	@ (80049a0 <read_EEPROM+0x200>)
 80047e0:	681a      	ldr	r2, [r3, #0]
 80047e2:	4b70      	ldr	r3, [pc, #448]	@ (80049a4 <read_EEPROM+0x204>)
 80047e4:	601a      	str	r2, [r3, #0]
	R_pHdose_cyle = *(__IO uint32_t*)0x0801F040;
 80047e6:	4b70      	ldr	r3, [pc, #448]	@ (80049a8 <read_EEPROM+0x208>)
 80047e8:	681a      	ldr	r2, [r3, #0]
 80047ea:	4b70      	ldr	r3, [pc, #448]	@ (80049ac <read_EEPROM+0x20c>)
 80047ec:	601a      	str	r2, [r3, #0]

	R_Pump_ONsetpoint = *(__IO uint32_t*)0x0801F048;
 80047ee:	4b70      	ldr	r3, [pc, #448]	@ (80049b0 <read_EEPROM+0x210>)
 80047f0:	681a      	ldr	r2, [r3, #0]
 80047f2:	4b70      	ldr	r3, [pc, #448]	@ (80049b4 <read_EEPROM+0x214>)
 80047f4:	601a      	str	r2, [r3, #0]
	R_Pump_OFFsetpoint = *(__IO uint32_t*)0x0801F050;
 80047f6:	4b70      	ldr	r3, [pc, #448]	@ (80049b8 <read_EEPROM+0x218>)
 80047f8:	681a      	ldr	r2, [r3, #0]
 80047fa:	4b70      	ldr	r3, [pc, #448]	@ (80049bc <read_EEPROM+0x21c>)
 80047fc:	601a      	str	r2, [r3, #0]

	R_Ec_pumpsetpoint = *(__IO uint32_t*)0x0801F058;
 80047fe:	4b70      	ldr	r3, [pc, #448]	@ (80049c0 <read_EEPROM+0x220>)
 8004800:	681a      	ldr	r2, [r3, #0]
 8004802:	4b70      	ldr	r3, [pc, #448]	@ (80049c4 <read_EEPROM+0x224>)
 8004804:	601a      	str	r2, [r3, #0]
	R_pH_pumpsetpoint = *(__IO uint32_t*)0x0801F060;
 8004806:	4b70      	ldr	r3, [pc, #448]	@ (80049c8 <read_EEPROM+0x228>)
 8004808:	681a      	ldr	r2, [r3, #0]
 800480a:	4b70      	ldr	r3, [pc, #448]	@ (80049cc <read_EEPROM+0x22c>)
 800480c:	601a      	str	r2, [r3, #0]


	R_kvalue = *(__IO uint32_t*)0x0801F068;
 800480e:	4b70      	ldr	r3, [pc, #448]	@ (80049d0 <read_EEPROM+0x230>)
 8004810:	681a      	ldr	r2, [r3, #0]
 8004812:	4b70      	ldr	r3, [pc, #448]	@ (80049d4 <read_EEPROM+0x234>)
 8004814:	601a      	str	r2, [r3, #0]

	R_LUX_MINsetpoint = *(__IO uint32_t*)0x0801F070;
 8004816:	4b70      	ldr	r3, [pc, #448]	@ (80049d8 <read_EEPROM+0x238>)
 8004818:	681a      	ldr	r2, [r3, #0]
 800481a:	4b70      	ldr	r3, [pc, #448]	@ (80049dc <read_EEPROM+0x23c>)
 800481c:	601a      	str	r2, [r3, #0]
	R_LUX_MAXsetpoint = *(__IO uint32_t*)0x0801F078;
 800481e:	4b70      	ldr	r3, [pc, #448]	@ (80049e0 <read_EEPROM+0x240>)
 8004820:	681a      	ldr	r2, [r3, #0]
 8004822:	4b70      	ldr	r3, [pc, #448]	@ (80049e4 <read_EEPROM+0x244>)
 8004824:	601a      	str	r2, [r3, #0]

	R_HUM_FOG_MINsetpoint = *(__IO uint32_t*)0x0801F080;
 8004826:	4b70      	ldr	r3, [pc, #448]	@ (80049e8 <read_EEPROM+0x248>)
 8004828:	681a      	ldr	r2, [r3, #0]
 800482a:	4b70      	ldr	r3, [pc, #448]	@ (80049ec <read_EEPROM+0x24c>)
 800482c:	601a      	str	r2, [r3, #0]
	R_HUM_FOG_MAXsetpoint = *(__IO uint32_t*)0x0801F088;
 800482e:	4b70      	ldr	r3, [pc, #448]	@ (80049f0 <read_EEPROM+0x250>)
 8004830:	681a      	ldr	r2, [r3, #0]
 8004832:	4b70      	ldr	r3, [pc, #448]	@ (80049f4 <read_EEPROM+0x254>)
 8004834:	601a      	str	r2, [r3, #0]
	R_HUM_FOG_WaitTime = *(__IO uint32_t*)0x0801F090;
 8004836:	4b70      	ldr	r3, [pc, #448]	@ (80049f8 <read_EEPROM+0x258>)
 8004838:	681a      	ldr	r2, [r3, #0]
 800483a:	4b70      	ldr	r3, [pc, #448]	@ (80049fc <read_EEPROM+0x25c>)
 800483c:	601a      	str	r2, [r3, #0]
	R_Total_no_mois = *(__IO uint32_t*)0x0801F098;
 800483e:	4b70      	ldr	r3, [pc, #448]	@ (8004a00 <read_EEPROM+0x260>)
 8004840:	681a      	ldr	r2, [r3, #0]
 8004842:	4b70      	ldr	r3, [pc, #448]	@ (8004a04 <read_EEPROM+0x264>)
 8004844:	601a      	str	r2, [r3, #0]
//	Rsch3_on_hr   = *(__IO uint32_t*)0x0801F0E0;
//	Rsch3_on_min  = *(__IO uint32_t*)0x0801F0E8;
//	Rsch3_off_hr  = *(__IO uint32_t*)0x0801F0F0;
//	Rsch3_off_min = *(__IO uint32_t*)0x0801F0F8;

	Rpump_auto_Man = *(__IO uint32_t*)0x0801F100;
 8004846:	4b70      	ldr	r3, [pc, #448]	@ (8004a08 <read_EEPROM+0x268>)
 8004848:	681a      	ldr	r2, [r3, #0]
 800484a:	4b70      	ldr	r3, [pc, #448]	@ (8004a0c <read_EEPROM+0x26c>)
 800484c:	601a      	str	r2, [r3, #0]

	Rnutrient_ON_sec = *(__IO uint32_t*)0x0801F108;
 800484e:	4b70      	ldr	r3, [pc, #448]	@ (8004a10 <read_EEPROM+0x270>)
 8004850:	681a      	ldr	r2, [r3, #0]
 8004852:	4b70      	ldr	r3, [pc, #448]	@ (8004a14 <read_EEPROM+0x274>)
 8004854:	601a      	str	r2, [r3, #0]
	Rnutrient_setpoint = *(__IO uint32_t*)0x0801F110;
 8004856:	4b70      	ldr	r3, [pc, #448]	@ (8004a18 <read_EEPROM+0x278>)
 8004858:	681a      	ldr	r2, [r3, #0]
 800485a:	4b70      	ldr	r3, [pc, #448]	@ (8004a1c <read_EEPROM+0x27c>)
 800485c:	601a      	str	r2, [r3, #0]
	R_pump_on_cnt=*(__IO uint32_t*)0x0801F118;
 800485e:	4b70      	ldr	r3, [pc, #448]	@ (8004a20 <read_EEPROM+0x280>)
 8004860:	681a      	ldr	r2, [r3, #0]
 8004862:	4b70      	ldr	r3, [pc, #448]	@ (8004a24 <read_EEPROM+0x284>)
 8004864:	601a      	str	r2, [r3, #0]



	R_EcA_fill_count     = *(__IO uint32_t*)0x0801F120;
 8004866:	4b70      	ldr	r3, [pc, #448]	@ (8004a28 <read_EEPROM+0x288>)
 8004868:	681a      	ldr	r2, [r3, #0]
 800486a:	4b70      	ldr	r3, [pc, #448]	@ (8004a2c <read_EEPROM+0x28c>)
 800486c:	601a      	str	r2, [r3, #0]
	R_EcB_fill_count     = *(__IO uint32_t*)0x0801F128;
 800486e:	4b70      	ldr	r3, [pc, #448]	@ (8004a30 <read_EEPROM+0x290>)
 8004870:	681a      	ldr	r2, [r3, #0]
 8004872:	4b70      	ldr	r3, [pc, #448]	@ (8004a34 <read_EEPROM+0x294>)
 8004874:	601a      	str	r2, [r3, #0]
	R_pHDN_fill_count    = *(__IO uint32_t*)0x0801F130;
 8004876:	4b70      	ldr	r3, [pc, #448]	@ (8004a38 <read_EEPROM+0x298>)
 8004878:	681a      	ldr	r2, [r3, #0]
 800487a:	4b70      	ldr	r3, [pc, #448]	@ (8004a3c <read_EEPROM+0x29c>)
 800487c:	601a      	str	r2, [r3, #0]
	R_pHUP_fill_count    = *(__IO uint32_t*)0x0801F138;
 800487e:	4b70      	ldr	r3, [pc, #448]	@ (8004a40 <read_EEPROM+0x2a0>)
 8004880:	681a      	ldr	r2, [r3, #0]
 8004882:	4b70      	ldr	r3, [pc, #448]	@ (8004a44 <read_EEPROM+0x2a4>)
 8004884:	601a      	str	r2, [r3, #0]
	R_water_fill_count   = *(__IO uint32_t*)0x0801F140;
 8004886:	4b70      	ldr	r3, [pc, #448]	@ (8004a48 <read_EEPROM+0x2a8>)
 8004888:	681a      	ldr	r2, [r3, #0]
 800488a:	4b70      	ldr	r3, [pc, #448]	@ (8004a4c <read_EEPROM+0x2ac>)
 800488c:	601a      	str	r2, [r3, #0]

	R_ECA_ON_count  = *(__IO uint32_t*)0x0801F148;
 800488e:	4b70      	ldr	r3, [pc, #448]	@ (8004a50 <read_EEPROM+0x2b0>)
 8004890:	681a      	ldr	r2, [r3, #0]
 8004892:	4b70      	ldr	r3, [pc, #448]	@ (8004a54 <read_EEPROM+0x2b4>)
 8004894:	601a      	str	r2, [r3, #0]
	R_PHD_ON_count  = *(__IO uint32_t*)0x0801F150;
 8004896:	4b70      	ldr	r3, [pc, #448]	@ (8004a58 <read_EEPROM+0x2b8>)
 8004898:	681a      	ldr	r2, [r3, #0]
 800489a:	4b70      	ldr	r3, [pc, #448]	@ (8004a5c <read_EEPROM+0x2bc>)
 800489c:	601a      	str	r2, [r3, #0]
	R_PHUP_ON_count   = *(__IO uint32_t*)0x0801F158;
 800489e:	4b70      	ldr	r3, [pc, #448]	@ (8004a60 <read_EEPROM+0x2c0>)
 80048a0:	681a      	ldr	r2, [r3, #0]
 80048a2:	4b70      	ldr	r3, [pc, #448]	@ (8004a64 <read_EEPROM+0x2c4>)
 80048a4:	601a      	str	r2, [r3, #0]
	R_pump_on_hours   = *(__IO uint32_t*)0x0801F160;
 80048a6:	4b70      	ldr	r3, [pc, #448]	@ (8004a68 <read_EEPROM+0x2c8>)
 80048a8:	681a      	ldr	r2, [r3, #0]
 80048aa:	4b70      	ldr	r3, [pc, #448]	@ (8004a6c <read_EEPROM+0x2cc>)
 80048ac:	601a      	str	r2, [r3, #0]

	uint32_t addr = 0x0801F168;
 80048ae:	4b70      	ldr	r3, [pc, #448]	@ (8004a70 <read_EEPROM+0x2d0>)
 80048b0:	607b      	str	r3, [r7, #4]

	for(uint8_t i = 0; i < 5; i++)
 80048b2:	1cfb      	adds	r3, r7, #3
 80048b4:	2200      	movs	r2, #0
 80048b6:	701a      	strb	r2, [r3, #0]
 80048b8:	e04d      	b.n	8004956 <read_EEPROM+0x1b6>
	{
	    R_schedules[i].Ron_hr   = *(__IO uint32_t*)addr; addr += 8;
 80048ba:	687b      	ldr	r3, [r7, #4]
 80048bc:	1cfa      	adds	r2, r7, #3
 80048be:	7812      	ldrb	r2, [r2, #0]
 80048c0:	6818      	ldr	r0, [r3, #0]
 80048c2:	496c      	ldr	r1, [pc, #432]	@ (8004a74 <read_EEPROM+0x2d4>)
 80048c4:	0013      	movs	r3, r2
 80048c6:	009b      	lsls	r3, r3, #2
 80048c8:	189b      	adds	r3, r3, r2
 80048ca:	009b      	lsls	r3, r3, #2
 80048cc:	5058      	str	r0, [r3, r1]
 80048ce:	687b      	ldr	r3, [r7, #4]
 80048d0:	3308      	adds	r3, #8
 80048d2:	607b      	str	r3, [r7, #4]
	    R_schedules[i].Ron_min  = *(__IO uint32_t*)addr; addr += 8;
 80048d4:	687b      	ldr	r3, [r7, #4]
 80048d6:	1cfa      	adds	r2, r7, #3
 80048d8:	7812      	ldrb	r2, [r2, #0]
 80048da:	6819      	ldr	r1, [r3, #0]
 80048dc:	4865      	ldr	r0, [pc, #404]	@ (8004a74 <read_EEPROM+0x2d4>)
 80048de:	0013      	movs	r3, r2
 80048e0:	009b      	lsls	r3, r3, #2
 80048e2:	189b      	adds	r3, r3, r2
 80048e4:	009b      	lsls	r3, r3, #2
 80048e6:	18c3      	adds	r3, r0, r3
 80048e8:	3304      	adds	r3, #4
 80048ea:	6019      	str	r1, [r3, #0]
 80048ec:	687b      	ldr	r3, [r7, #4]
 80048ee:	3308      	adds	r3, #8
 80048f0:	607b      	str	r3, [r7, #4]
	    R_schedules[i].Roff_hr  = *(__IO uint32_t*)addr; addr += 8;
 80048f2:	687b      	ldr	r3, [r7, #4]
 80048f4:	1cfa      	adds	r2, r7, #3
 80048f6:	7812      	ldrb	r2, [r2, #0]
 80048f8:	6819      	ldr	r1, [r3, #0]
 80048fa:	485e      	ldr	r0, [pc, #376]	@ (8004a74 <read_EEPROM+0x2d4>)
 80048fc:	0013      	movs	r3, r2
 80048fe:	009b      	lsls	r3, r3, #2
 8004900:	189b      	adds	r3, r3, r2
 8004902:	009b      	lsls	r3, r3, #2
 8004904:	18c3      	adds	r3, r0, r3
 8004906:	3308      	adds	r3, #8
 8004908:	6019      	str	r1, [r3, #0]
 800490a:	687b      	ldr	r3, [r7, #4]
 800490c:	3308      	adds	r3, #8
 800490e:	607b      	str	r3, [r7, #4]
	    R_schedules[i].Roff_min = *(__IO uint32_t*)addr; addr += 8;
 8004910:	687b      	ldr	r3, [r7, #4]
 8004912:	1cfa      	adds	r2, r7, #3
 8004914:	7812      	ldrb	r2, [r2, #0]
 8004916:	6819      	ldr	r1, [r3, #0]
 8004918:	4856      	ldr	r0, [pc, #344]	@ (8004a74 <read_EEPROM+0x2d4>)
 800491a:	0013      	movs	r3, r2
 800491c:	009b      	lsls	r3, r3, #2
 800491e:	189b      	adds	r3, r3, r2
 8004920:	009b      	lsls	r3, r3, #2
 8004922:	18c3      	adds	r3, r0, r3
 8004924:	330c      	adds	r3, #12
 8004926:	6019      	str	r1, [r3, #0]
 8004928:	687b      	ldr	r3, [r7, #4]
 800492a:	3308      	adds	r3, #8
 800492c:	607b      	str	r3, [r7, #4]
	    R_schedules[i].Renable  = *(__IO uint32_t*)addr; addr += 8;
 800492e:	687b      	ldr	r3, [r7, #4]
 8004930:	1cfa      	adds	r2, r7, #3
 8004932:	7812      	ldrb	r2, [r2, #0]
 8004934:	6819      	ldr	r1, [r3, #0]
 8004936:	484f      	ldr	r0, [pc, #316]	@ (8004a74 <read_EEPROM+0x2d4>)
 8004938:	0013      	movs	r3, r2
 800493a:	009b      	lsls	r3, r3, #2
 800493c:	189b      	adds	r3, r3, r2
 800493e:	009b      	lsls	r3, r3, #2
 8004940:	18c3      	adds	r3, r0, r3
 8004942:	3310      	adds	r3, #16
 8004944:	6019      	str	r1, [r3, #0]
 8004946:	687b      	ldr	r3, [r7, #4]
 8004948:	3308      	adds	r3, #8
 800494a:	607b      	str	r3, [r7, #4]
	for(uint8_t i = 0; i < 5; i++)
 800494c:	1cfb      	adds	r3, r7, #3
 800494e:	781a      	ldrb	r2, [r3, #0]
 8004950:	1cfb      	adds	r3, r7, #3
 8004952:	3201      	adds	r2, #1
 8004954:	701a      	strb	r2, [r3, #0]
 8004956:	1cfb      	adds	r3, r7, #3
 8004958:	781b      	ldrb	r3, [r3, #0]
 800495a:	2b04      	cmp	r3, #4
 800495c:	d9ad      	bls.n	80048ba <read_EEPROM+0x11a>
	}




}
 800495e:	46c0      	nop			@ (mov r8, r8)
 8004960:	46c0      	nop			@ (mov r8, r8)
 8004962:	46bd      	mov	sp, r7
 8004964:	b002      	add	sp, #8
 8004966:	bd80      	pop	{r7, pc}
 8004968:	0801f000 	.word	0x0801f000
 800496c:	20000340 	.word	0x20000340
 8004970:	0801f008 	.word	0x0801f008
 8004974:	2000033c 	.word	0x2000033c
 8004978:	0801f010 	.word	0x0801f010
 800497c:	200002f8 	.word	0x200002f8
 8004980:	0801f018 	.word	0x0801f018
 8004984:	200002fc 	.word	0x200002fc
 8004988:	0801f020 	.word	0x0801f020
 800498c:	20000300 	.word	0x20000300
 8004990:	0801f028 	.word	0x0801f028
 8004994:	20000304 	.word	0x20000304
 8004998:	0801f030 	.word	0x0801f030
 800499c:	20000308 	.word	0x20000308
 80049a0:	0801f038 	.word	0x0801f038
 80049a4:	2000030c 	.word	0x2000030c
 80049a8:	0801f040 	.word	0x0801f040
 80049ac:	20000310 	.word	0x20000310
 80049b0:	0801f048 	.word	0x0801f048
 80049b4:	20000314 	.word	0x20000314
 80049b8:	0801f050 	.word	0x0801f050
 80049bc:	20000318 	.word	0x20000318
 80049c0:	0801f058 	.word	0x0801f058
 80049c4:	2000031c 	.word	0x2000031c
 80049c8:	0801f060 	.word	0x0801f060
 80049cc:	20000320 	.word	0x20000320
 80049d0:	0801f068 	.word	0x0801f068
 80049d4:	20000324 	.word	0x20000324
 80049d8:	0801f070 	.word	0x0801f070
 80049dc:	20000328 	.word	0x20000328
 80049e0:	0801f078 	.word	0x0801f078
 80049e4:	2000032c 	.word	0x2000032c
 80049e8:	0801f080 	.word	0x0801f080
 80049ec:	20000330 	.word	0x20000330
 80049f0:	0801f088 	.word	0x0801f088
 80049f4:	20000334 	.word	0x20000334
 80049f8:	0801f090 	.word	0x0801f090
 80049fc:	20000338 	.word	0x20000338
 8004a00:	0801f098 	.word	0x0801f098
 8004a04:	20000674 	.word	0x20000674
 8004a08:	0801f100 	.word	0x0801f100
 8004a0c:	20000344 	.word	0x20000344
 8004a10:	0801f108 	.word	0x0801f108
 8004a14:	20000348 	.word	0x20000348
 8004a18:	0801f110 	.word	0x0801f110
 8004a1c:	20000374 	.word	0x20000374
 8004a20:	0801f118 	.word	0x0801f118
 8004a24:	2000034c 	.word	0x2000034c
 8004a28:	0801f120 	.word	0x0801f120
 8004a2c:	20000350 	.word	0x20000350
 8004a30:	0801f128 	.word	0x0801f128
 8004a34:	20000358 	.word	0x20000358
 8004a38:	0801f130 	.word	0x0801f130
 8004a3c:	20000354 	.word	0x20000354
 8004a40:	0801f138 	.word	0x0801f138
 8004a44:	2000035c 	.word	0x2000035c
 8004a48:	0801f140 	.word	0x0801f140
 8004a4c:	20000360 	.word	0x20000360
 8004a50:	0801f148 	.word	0x0801f148
 8004a54:	20000364 	.word	0x20000364
 8004a58:	0801f150 	.word	0x0801f150
 8004a5c:	20000368 	.word	0x20000368
 8004a60:	0801f158 	.word	0x0801f158
 8004a64:	2000036c 	.word	0x2000036c
 8004a68:	0801f160 	.word	0x0801f160
 8004a6c:	20000370 	.word	0x20000370
 8004a70:	0801f168 	.word	0x0801f168
 8004a74:	20000378 	.word	0x20000378

08004a78 <backup_write_EEPROM>:

void backup_write_EEPROM(void){
 8004a78:	b5f0      	push	{r4, r5, r6, r7, lr}
 8004a7a:	b0d3      	sub	sp, #332	@ 0x14c
 8004a7c:	af00      	add	r7, sp, #0

	  HAL_FLASH_Unlock();
 8004a7e:	f008 f989 	bl	800cd94 <HAL_FLASH_Unlock>
	  FLASH_EraseInitTypeDef eraseInitStruct;
	  uint32_t pageError = 0;
 8004a82:	2300      	movs	r3, #0
 8004a84:	2096      	movs	r0, #150	@ 0x96
 8004a86:	0040      	lsls	r0, r0, #1
 8004a88:	183a      	adds	r2, r7, r0
 8004a8a:	6013      	str	r3, [r2, #0]

	  // Set up the erase parameters
	  eraseInitStruct.TypeErase = FLASH_TYPEERASE_PAGES;
 8004a8c:	2108      	movs	r1, #8
 8004a8e:	2694      	movs	r6, #148	@ 0x94
 8004a90:	0076      	lsls	r6, r6, #1
 8004a92:	198b      	adds	r3, r1, r6
 8004a94:	19da      	adds	r2, r3, r7
 8004a96:	2302      	movs	r3, #2
 8004a98:	6013      	str	r3, [r2, #0]
	  eraseInitStruct.Page = 63;
 8004a9a:	198b      	adds	r3, r1, r6
 8004a9c:	19da      	adds	r2, r3, r7
 8004a9e:	233f      	movs	r3, #63	@ 0x3f
 8004aa0:	6093      	str	r3, [r2, #8]
	  //(FLASH_USER_START_ADDR - FLASH_BASE) / FLASH_PAGE_SIZE;  // Adjust for your STM32 series
	  eraseInitStruct.NbPages = 1;
 8004aa2:	198b      	adds	r3, r1, r6
 8004aa4:	19da      	adds	r2, r3, r7
 8004aa6:	2301      	movs	r3, #1
 8004aa8:	60d3      	str	r3, [r2, #12]

	  HAL_FLASHEx_Erase(&eraseInitStruct, &pageError);  // Erase the Flash Memory
 8004aaa:	183a      	adds	r2, r7, r0
 8004aac:	198b      	adds	r3, r1, r6
 8004aae:	19db      	adds	r3, r3, r7
 8004ab0:	0011      	movs	r1, r2
 8004ab2:	0018      	movs	r0, r3
 8004ab4:	f008 fa22 	bl	800cefc <HAL_FLASHEx_Erase>

	HAL_FLASH_Program(FLASH_TYPEPROGRAM_DOUBLEWORD, 0x0801F800,
 8004ab8:	4bed      	ldr	r3, [pc, #948]	@ (8004e70 <backup_write_EEPROM+0x3f8>)
 8004aba:	681b      	ldr	r3, [r3, #0]
 8004abc:	001c      	movs	r4, r3
 8004abe:	2300      	movs	r3, #0
 8004ac0:	001d      	movs	r5, r3
 8004ac2:	49ec      	ldr	r1, [pc, #944]	@ (8004e74 <backup_write_EEPROM+0x3fc>)
 8004ac4:	0022      	movs	r2, r4
 8004ac6:	002b      	movs	r3, r5
 8004ac8:	2001      	movs	r0, #1
 8004aca:	f008 f915 	bl	800ccf8 <HAL_FLASH_Program>
			R_Acidic_voltage);
	HAL_FLASH_Program(FLASH_TYPEPROGRAM_DOUBLEWORD, 0x0801F808,
 8004ace:	4bea      	ldr	r3, [pc, #936]	@ (8004e78 <backup_write_EEPROM+0x400>)
 8004ad0:	681b      	ldr	r3, [r3, #0]
 8004ad2:	2290      	movs	r2, #144	@ 0x90
 8004ad4:	0052      	lsls	r2, r2, #1
 8004ad6:	18b9      	adds	r1, r7, r2
 8004ad8:	600b      	str	r3, [r1, #0]
 8004ada:	2300      	movs	r3, #0
 8004adc:	2192      	movs	r1, #146	@ 0x92
 8004ade:	0049      	lsls	r1, r1, #1
 8004ae0:	1879      	adds	r1, r7, r1
 8004ae2:	600b      	str	r3, [r1, #0]
 8004ae4:	49e5      	ldr	r1, [pc, #916]	@ (8004e7c <backup_write_EEPROM+0x404>)
 8004ae6:	18bb      	adds	r3, r7, r2
 8004ae8:	681a      	ldr	r2, [r3, #0]
 8004aea:	685b      	ldr	r3, [r3, #4]
 8004aec:	2001      	movs	r0, #1
 8004aee:	f008 f903 	bl	800ccf8 <HAL_FLASH_Program>
			R_Neutral_Voltage);
	HAL_FLASH_Program(FLASH_TYPEPROGRAM_DOUBLEWORD, 0x0801F810, R_Ecsetpoint);
 8004af2:	4be3      	ldr	r3, [pc, #908]	@ (8004e80 <backup_write_EEPROM+0x408>)
 8004af4:	681b      	ldr	r3, [r3, #0]
 8004af6:	228c      	movs	r2, #140	@ 0x8c
 8004af8:	0052      	lsls	r2, r2, #1
 8004afa:	18b9      	adds	r1, r7, r2
 8004afc:	600b      	str	r3, [r1, #0]
 8004afe:	2300      	movs	r3, #0
 8004b00:	218e      	movs	r1, #142	@ 0x8e
 8004b02:	0049      	lsls	r1, r1, #1
 8004b04:	1879      	adds	r1, r7, r1
 8004b06:	600b      	str	r3, [r1, #0]
 8004b08:	49de      	ldr	r1, [pc, #888]	@ (8004e84 <backup_write_EEPROM+0x40c>)
 8004b0a:	18bb      	adds	r3, r7, r2
 8004b0c:	681a      	ldr	r2, [r3, #0]
 8004b0e:	685b      	ldr	r3, [r3, #4]
 8004b10:	2001      	movs	r0, #1
 8004b12:	f008 f8f1 	bl	800ccf8 <HAL_FLASH_Program>
	HAL_FLASH_Program(FLASH_TYPEPROGRAM_DOUBLEWORD, 0x0801F818, R_Ecdose_sec);
 8004b16:	4bdc      	ldr	r3, [pc, #880]	@ (8004e88 <backup_write_EEPROM+0x410>)
 8004b18:	681b      	ldr	r3, [r3, #0]
 8004b1a:	2288      	movs	r2, #136	@ 0x88
 8004b1c:	0052      	lsls	r2, r2, #1
 8004b1e:	18b9      	adds	r1, r7, r2
 8004b20:	600b      	str	r3, [r1, #0]
 8004b22:	2300      	movs	r3, #0
 8004b24:	218a      	movs	r1, #138	@ 0x8a
 8004b26:	0049      	lsls	r1, r1, #1
 8004b28:	1879      	adds	r1, r7, r1
 8004b2a:	600b      	str	r3, [r1, #0]
 8004b2c:	49d7      	ldr	r1, [pc, #860]	@ (8004e8c <backup_write_EEPROM+0x414>)
 8004b2e:	18bb      	adds	r3, r7, r2
 8004b30:	681a      	ldr	r2, [r3, #0]
 8004b32:	685b      	ldr	r3, [r3, #4]
 8004b34:	2001      	movs	r0, #1
 8004b36:	f008 f8df 	bl	800ccf8 <HAL_FLASH_Program>
	HAL_FLASH_Program(FLASH_TYPEPROGRAM_DOUBLEWORD, 0x0801F820, R_Ecdose_cycle);
 8004b3a:	4bd5      	ldr	r3, [pc, #852]	@ (8004e90 <backup_write_EEPROM+0x418>)
 8004b3c:	681b      	ldr	r3, [r3, #0]
 8004b3e:	2284      	movs	r2, #132	@ 0x84
 8004b40:	0052      	lsls	r2, r2, #1
 8004b42:	18b9      	adds	r1, r7, r2
 8004b44:	600b      	str	r3, [r1, #0]
 8004b46:	2300      	movs	r3, #0
 8004b48:	2186      	movs	r1, #134	@ 0x86
 8004b4a:	0049      	lsls	r1, r1, #1
 8004b4c:	1879      	adds	r1, r7, r1
 8004b4e:	600b      	str	r3, [r1, #0]
 8004b50:	49d0      	ldr	r1, [pc, #832]	@ (8004e94 <backup_write_EEPROM+0x41c>)
 8004b52:	18bb      	adds	r3, r7, r2
 8004b54:	681a      	ldr	r2, [r3, #0]
 8004b56:	685b      	ldr	r3, [r3, #4]
 8004b58:	2001      	movs	r0, #1
 8004b5a:	f008 f8cd 	bl	800ccf8 <HAL_FLASH_Program>
	HAL_FLASH_Program(FLASH_TYPEPROGRAM_DOUBLEWORD, 0x0801F828, R_pH_min);
 8004b5e:	4bce      	ldr	r3, [pc, #824]	@ (8004e98 <backup_write_EEPROM+0x420>)
 8004b60:	681b      	ldr	r3, [r3, #0]
 8004b62:	1c7a      	adds	r2, r7, #1
 8004b64:	32ff      	adds	r2, #255	@ 0xff
 8004b66:	6013      	str	r3, [r2, #0]
 8004b68:	2300      	movs	r3, #0
 8004b6a:	1d7a      	adds	r2, r7, #5
 8004b6c:	32ff      	adds	r2, #255	@ 0xff
 8004b6e:	6013      	str	r3, [r2, #0]
 8004b70:	49ca      	ldr	r1, [pc, #808]	@ (8004e9c <backup_write_EEPROM+0x424>)
 8004b72:	1c7b      	adds	r3, r7, #1
 8004b74:	33ff      	adds	r3, #255	@ 0xff
 8004b76:	681a      	ldr	r2, [r3, #0]
 8004b78:	685b      	ldr	r3, [r3, #4]
 8004b7a:	2001      	movs	r0, #1
 8004b7c:	f008 f8bc 	bl	800ccf8 <HAL_FLASH_Program>
	HAL_FLASH_Program(FLASH_TYPEPROGRAM_DOUBLEWORD, 0x0801F830, R_pH_max);
 8004b80:	4bc7      	ldr	r3, [pc, #796]	@ (8004ea0 <backup_write_EEPROM+0x428>)
 8004b82:	681b      	ldr	r3, [r3, #0]
 8004b84:	22f8      	movs	r2, #248	@ 0xf8
 8004b86:	18b9      	adds	r1, r7, r2
 8004b88:	600b      	str	r3, [r1, #0]
 8004b8a:	2300      	movs	r3, #0
 8004b8c:	21fc      	movs	r1, #252	@ 0xfc
 8004b8e:	1879      	adds	r1, r7, r1
 8004b90:	600b      	str	r3, [r1, #0]
 8004b92:	49c4      	ldr	r1, [pc, #784]	@ (8004ea4 <backup_write_EEPROM+0x42c>)
 8004b94:	18bb      	adds	r3, r7, r2
 8004b96:	681a      	ldr	r2, [r3, #0]
 8004b98:	685b      	ldr	r3, [r3, #4]
 8004b9a:	2001      	movs	r0, #1
 8004b9c:	f008 f8ac 	bl	800ccf8 <HAL_FLASH_Program>
	HAL_FLASH_Program(FLASH_TYPEPROGRAM_DOUBLEWORD, 0x0801F838, R_pHdose_sec);
 8004ba0:	4bc1      	ldr	r3, [pc, #772]	@ (8004ea8 <backup_write_EEPROM+0x430>)
 8004ba2:	681b      	ldr	r3, [r3, #0]
 8004ba4:	22f0      	movs	r2, #240	@ 0xf0
 8004ba6:	18b9      	adds	r1, r7, r2
 8004ba8:	600b      	str	r3, [r1, #0]
 8004baa:	2300      	movs	r3, #0
 8004bac:	21f4      	movs	r1, #244	@ 0xf4
 8004bae:	1879      	adds	r1, r7, r1
 8004bb0:	600b      	str	r3, [r1, #0]
 8004bb2:	49be      	ldr	r1, [pc, #760]	@ (8004eac <backup_write_EEPROM+0x434>)
 8004bb4:	18bb      	adds	r3, r7, r2
 8004bb6:	681a      	ldr	r2, [r3, #0]
 8004bb8:	685b      	ldr	r3, [r3, #4]
 8004bba:	2001      	movs	r0, #1
 8004bbc:	f008 f89c 	bl	800ccf8 <HAL_FLASH_Program>
	HAL_FLASH_Program(FLASH_TYPEPROGRAM_DOUBLEWORD, 0x0801F840, R_pHdose_cyle);
 8004bc0:	4bbb      	ldr	r3, [pc, #748]	@ (8004eb0 <backup_write_EEPROM+0x438>)
 8004bc2:	681b      	ldr	r3, [r3, #0]
 8004bc4:	22e8      	movs	r2, #232	@ 0xe8
 8004bc6:	18b9      	adds	r1, r7, r2
 8004bc8:	600b      	str	r3, [r1, #0]
 8004bca:	2300      	movs	r3, #0
 8004bcc:	21ec      	movs	r1, #236	@ 0xec
 8004bce:	1879      	adds	r1, r7, r1
 8004bd0:	600b      	str	r3, [r1, #0]
 8004bd2:	49b8      	ldr	r1, [pc, #736]	@ (8004eb4 <backup_write_EEPROM+0x43c>)
 8004bd4:	18bb      	adds	r3, r7, r2
 8004bd6:	681a      	ldr	r2, [r3, #0]
 8004bd8:	685b      	ldr	r3, [r3, #4]
 8004bda:	2001      	movs	r0, #1
 8004bdc:	f008 f88c 	bl	800ccf8 <HAL_FLASH_Program>
	HAL_FLASH_Program(FLASH_TYPEPROGRAM_DOUBLEWORD, 0x0801F848,
 8004be0:	4bb5      	ldr	r3, [pc, #724]	@ (8004eb8 <backup_write_EEPROM+0x440>)
 8004be2:	681b      	ldr	r3, [r3, #0]
 8004be4:	22e0      	movs	r2, #224	@ 0xe0
 8004be6:	18b9      	adds	r1, r7, r2
 8004be8:	600b      	str	r3, [r1, #0]
 8004bea:	2300      	movs	r3, #0
 8004bec:	21e4      	movs	r1, #228	@ 0xe4
 8004bee:	1879      	adds	r1, r7, r1
 8004bf0:	600b      	str	r3, [r1, #0]
 8004bf2:	49b2      	ldr	r1, [pc, #712]	@ (8004ebc <backup_write_EEPROM+0x444>)
 8004bf4:	18bb      	adds	r3, r7, r2
 8004bf6:	681a      	ldr	r2, [r3, #0]
 8004bf8:	685b      	ldr	r3, [r3, #4]
 8004bfa:	2001      	movs	r0, #1
 8004bfc:	f008 f87c 	bl	800ccf8 <HAL_FLASH_Program>
			R_Pump_ONsetpoint);
	HAL_FLASH_Program(FLASH_TYPEPROGRAM_DOUBLEWORD, 0x0801F850,
 8004c00:	4baf      	ldr	r3, [pc, #700]	@ (8004ec0 <backup_write_EEPROM+0x448>)
 8004c02:	681b      	ldr	r3, [r3, #0]
 8004c04:	22d8      	movs	r2, #216	@ 0xd8
 8004c06:	18b9      	adds	r1, r7, r2
 8004c08:	600b      	str	r3, [r1, #0]
 8004c0a:	2300      	movs	r3, #0
 8004c0c:	21dc      	movs	r1, #220	@ 0xdc
 8004c0e:	1879      	adds	r1, r7, r1
 8004c10:	600b      	str	r3, [r1, #0]
 8004c12:	49ac      	ldr	r1, [pc, #688]	@ (8004ec4 <backup_write_EEPROM+0x44c>)
 8004c14:	18bb      	adds	r3, r7, r2
 8004c16:	681a      	ldr	r2, [r3, #0]
 8004c18:	685b      	ldr	r3, [r3, #4]
 8004c1a:	2001      	movs	r0, #1
 8004c1c:	f008 f86c 	bl	800ccf8 <HAL_FLASH_Program>
			R_Pump_OFFsetpoint);
	HAL_FLASH_Program(FLASH_TYPEPROGRAM_DOUBLEWORD, 0x0801F858,
 8004c20:	4ba9      	ldr	r3, [pc, #676]	@ (8004ec8 <backup_write_EEPROM+0x450>)
 8004c22:	681b      	ldr	r3, [r3, #0]
 8004c24:	22d0      	movs	r2, #208	@ 0xd0
 8004c26:	18b9      	adds	r1, r7, r2
 8004c28:	600b      	str	r3, [r1, #0]
 8004c2a:	2300      	movs	r3, #0
 8004c2c:	21d4      	movs	r1, #212	@ 0xd4
 8004c2e:	1879      	adds	r1, r7, r1
 8004c30:	600b      	str	r3, [r1, #0]
 8004c32:	49a6      	ldr	r1, [pc, #664]	@ (8004ecc <backup_write_EEPROM+0x454>)
 8004c34:	18bb      	adds	r3, r7, r2
 8004c36:	681a      	ldr	r2, [r3, #0]
 8004c38:	685b      	ldr	r3, [r3, #4]
 8004c3a:	2001      	movs	r0, #1
 8004c3c:	f008 f85c 	bl	800ccf8 <HAL_FLASH_Program>
			R_Ec_pumpsetpoint);
	HAL_FLASH_Program(FLASH_TYPEPROGRAM_DOUBLEWORD, 0x0801F860,
 8004c40:	4ba3      	ldr	r3, [pc, #652]	@ (8004ed0 <backup_write_EEPROM+0x458>)
 8004c42:	681b      	ldr	r3, [r3, #0]
 8004c44:	22c8      	movs	r2, #200	@ 0xc8
 8004c46:	18b9      	adds	r1, r7, r2
 8004c48:	600b      	str	r3, [r1, #0]
 8004c4a:	2300      	movs	r3, #0
 8004c4c:	21cc      	movs	r1, #204	@ 0xcc
 8004c4e:	1879      	adds	r1, r7, r1
 8004c50:	600b      	str	r3, [r1, #0]
 8004c52:	49a0      	ldr	r1, [pc, #640]	@ (8004ed4 <backup_write_EEPROM+0x45c>)
 8004c54:	18bb      	adds	r3, r7, r2
 8004c56:	681a      	ldr	r2, [r3, #0]
 8004c58:	685b      	ldr	r3, [r3, #4]
 8004c5a:	2001      	movs	r0, #1
 8004c5c:	f008 f84c 	bl	800ccf8 <HAL_FLASH_Program>
			R_pH_pumpsetpoint);

	HAL_FLASH_Program(FLASH_TYPEPROGRAM_DOUBLEWORD, 0x0801F868, R_kvalue);
 8004c60:	4b9d      	ldr	r3, [pc, #628]	@ (8004ed8 <backup_write_EEPROM+0x460>)
 8004c62:	681b      	ldr	r3, [r3, #0]
 8004c64:	22c0      	movs	r2, #192	@ 0xc0
 8004c66:	18b9      	adds	r1, r7, r2
 8004c68:	600b      	str	r3, [r1, #0]
 8004c6a:	2300      	movs	r3, #0
 8004c6c:	21c4      	movs	r1, #196	@ 0xc4
 8004c6e:	1879      	adds	r1, r7, r1
 8004c70:	600b      	str	r3, [r1, #0]
 8004c72:	499a      	ldr	r1, [pc, #616]	@ (8004edc <backup_write_EEPROM+0x464>)
 8004c74:	18bb      	adds	r3, r7, r2
 8004c76:	681a      	ldr	r2, [r3, #0]
 8004c78:	685b      	ldr	r3, [r3, #4]
 8004c7a:	2001      	movs	r0, #1
 8004c7c:	f008 f83c 	bl	800ccf8 <HAL_FLASH_Program>

	HAL_FLASH_Program(FLASH_TYPEPROGRAM_DOUBLEWORD, 0x0801F870,
 8004c80:	4b97      	ldr	r3, [pc, #604]	@ (8004ee0 <backup_write_EEPROM+0x468>)
 8004c82:	681b      	ldr	r3, [r3, #0]
 8004c84:	22b8      	movs	r2, #184	@ 0xb8
 8004c86:	18b9      	adds	r1, r7, r2
 8004c88:	600b      	str	r3, [r1, #0]
 8004c8a:	2300      	movs	r3, #0
 8004c8c:	21bc      	movs	r1, #188	@ 0xbc
 8004c8e:	1879      	adds	r1, r7, r1
 8004c90:	600b      	str	r3, [r1, #0]
 8004c92:	4994      	ldr	r1, [pc, #592]	@ (8004ee4 <backup_write_EEPROM+0x46c>)
 8004c94:	18bb      	adds	r3, r7, r2
 8004c96:	681a      	ldr	r2, [r3, #0]
 8004c98:	685b      	ldr	r3, [r3, #4]
 8004c9a:	2001      	movs	r0, #1
 8004c9c:	f008 f82c 	bl	800ccf8 <HAL_FLASH_Program>
			R_LUX_MINsetpoint);
	HAL_FLASH_Program(FLASH_TYPEPROGRAM_DOUBLEWORD, 0x0801F878,
 8004ca0:	4b91      	ldr	r3, [pc, #580]	@ (8004ee8 <backup_write_EEPROM+0x470>)
 8004ca2:	681b      	ldr	r3, [r3, #0]
 8004ca4:	22b0      	movs	r2, #176	@ 0xb0
 8004ca6:	18b9      	adds	r1, r7, r2
 8004ca8:	600b      	str	r3, [r1, #0]
 8004caa:	2300      	movs	r3, #0
 8004cac:	21b4      	movs	r1, #180	@ 0xb4
 8004cae:	1879      	adds	r1, r7, r1
 8004cb0:	600b      	str	r3, [r1, #0]
 8004cb2:	498e      	ldr	r1, [pc, #568]	@ (8004eec <backup_write_EEPROM+0x474>)
 8004cb4:	18bb      	adds	r3, r7, r2
 8004cb6:	681a      	ldr	r2, [r3, #0]
 8004cb8:	685b      	ldr	r3, [r3, #4]
 8004cba:	2001      	movs	r0, #1
 8004cbc:	f008 f81c 	bl	800ccf8 <HAL_FLASH_Program>
			R_LUX_MAXsetpoint);

	HAL_FLASH_Program(FLASH_TYPEPROGRAM_DOUBLEWORD, 0x0801F880,
 8004cc0:	4b8b      	ldr	r3, [pc, #556]	@ (8004ef0 <backup_write_EEPROM+0x478>)
 8004cc2:	681b      	ldr	r3, [r3, #0]
 8004cc4:	22a8      	movs	r2, #168	@ 0xa8
 8004cc6:	18b9      	adds	r1, r7, r2
 8004cc8:	600b      	str	r3, [r1, #0]
 8004cca:	2300      	movs	r3, #0
 8004ccc:	21ac      	movs	r1, #172	@ 0xac
 8004cce:	1879      	adds	r1, r7, r1
 8004cd0:	600b      	str	r3, [r1, #0]
 8004cd2:	4988      	ldr	r1, [pc, #544]	@ (8004ef4 <backup_write_EEPROM+0x47c>)
 8004cd4:	18bb      	adds	r3, r7, r2
 8004cd6:	681a      	ldr	r2, [r3, #0]
 8004cd8:	685b      	ldr	r3, [r3, #4]
 8004cda:	2001      	movs	r0, #1
 8004cdc:	f008 f80c 	bl	800ccf8 <HAL_FLASH_Program>
			R_HUM_FOG_MINsetpoint);
	HAL_FLASH_Program(FLASH_TYPEPROGRAM_DOUBLEWORD, 0x0801F888,
 8004ce0:	4b85      	ldr	r3, [pc, #532]	@ (8004ef8 <backup_write_EEPROM+0x480>)
 8004ce2:	681b      	ldr	r3, [r3, #0]
 8004ce4:	22a0      	movs	r2, #160	@ 0xa0
 8004ce6:	18b9      	adds	r1, r7, r2
 8004ce8:	600b      	str	r3, [r1, #0]
 8004cea:	2300      	movs	r3, #0
 8004cec:	21a4      	movs	r1, #164	@ 0xa4
 8004cee:	1879      	adds	r1, r7, r1
 8004cf0:	600b      	str	r3, [r1, #0]
 8004cf2:	4982      	ldr	r1, [pc, #520]	@ (8004efc <backup_write_EEPROM+0x484>)
 8004cf4:	18bb      	adds	r3, r7, r2
 8004cf6:	681a      	ldr	r2, [r3, #0]
 8004cf8:	685b      	ldr	r3, [r3, #4]
 8004cfa:	2001      	movs	r0, #1
 8004cfc:	f007 fffc 	bl	800ccf8 <HAL_FLASH_Program>
			R_HUM_FOG_MAXsetpoint);
	HAL_FLASH_Program(FLASH_TYPEPROGRAM_DOUBLEWORD, 0x0801F890,
 8004d00:	4b7f      	ldr	r3, [pc, #508]	@ (8004f00 <backup_write_EEPROM+0x488>)
 8004d02:	681b      	ldr	r3, [r3, #0]
 8004d04:	2298      	movs	r2, #152	@ 0x98
 8004d06:	18b9      	adds	r1, r7, r2
 8004d08:	600b      	str	r3, [r1, #0]
 8004d0a:	2300      	movs	r3, #0
 8004d0c:	219c      	movs	r1, #156	@ 0x9c
 8004d0e:	1879      	adds	r1, r7, r1
 8004d10:	600b      	str	r3, [r1, #0]
 8004d12:	497c      	ldr	r1, [pc, #496]	@ (8004f04 <backup_write_EEPROM+0x48c>)
 8004d14:	18bb      	adds	r3, r7, r2
 8004d16:	681a      	ldr	r2, [r3, #0]
 8004d18:	685b      	ldr	r3, [r3, #4]
 8004d1a:	2001      	movs	r0, #1
 8004d1c:	f007 ffec 	bl	800ccf8 <HAL_FLASH_Program>
			R_HUM_FOG_WaitTime);
	HAL_FLASH_Program(FLASH_TYPEPROGRAM_DOUBLEWORD, 0x0801F898,
 8004d20:	4b79      	ldr	r3, [pc, #484]	@ (8004f08 <backup_write_EEPROM+0x490>)
 8004d22:	681b      	ldr	r3, [r3, #0]
 8004d24:	2290      	movs	r2, #144	@ 0x90
 8004d26:	18b9      	adds	r1, r7, r2
 8004d28:	600b      	str	r3, [r1, #0]
 8004d2a:	2300      	movs	r3, #0
 8004d2c:	2194      	movs	r1, #148	@ 0x94
 8004d2e:	1879      	adds	r1, r7, r1
 8004d30:	600b      	str	r3, [r1, #0]
 8004d32:	4976      	ldr	r1, [pc, #472]	@ (8004f0c <backup_write_EEPROM+0x494>)
 8004d34:	18bb      	adds	r3, r7, r2
 8004d36:	681a      	ldr	r2, [r3, #0]
 8004d38:	685b      	ldr	r3, [r3, #4]
 8004d3a:	2001      	movs	r0, #1
 8004d3c:	f007 ffdc 	bl	800ccf8 <HAL_FLASH_Program>
//	HAL_FLASH_Program(FLASH_TYPEPROGRAM_DOUBLEWORD, 0x0801F8E0, Rsch3_on_hr);
//	HAL_FLASH_Program(FLASH_TYPEPROGRAM_DOUBLEWORD, 0x0801F8E8, Rsch3_on_min);
//	HAL_FLASH_Program(FLASH_TYPEPROGRAM_DOUBLEWORD, 0x0801F8F0, Rsch3_off_hr);
//	HAL_FLASH_Program(FLASH_TYPEPROGRAM_DOUBLEWORD, 0x0801F8F8, Rsch3_off_min);

	HAL_FLASH_Program(FLASH_TYPEPROGRAM_DOUBLEWORD, 0x0801F900, Rpump_auto_Man);
 8004d40:	4b73      	ldr	r3, [pc, #460]	@ (8004f10 <backup_write_EEPROM+0x498>)
 8004d42:	681b      	ldr	r3, [r3, #0]
 8004d44:	2288      	movs	r2, #136	@ 0x88
 8004d46:	18b9      	adds	r1, r7, r2
 8004d48:	600b      	str	r3, [r1, #0]
 8004d4a:	2300      	movs	r3, #0
 8004d4c:	218c      	movs	r1, #140	@ 0x8c
 8004d4e:	1879      	adds	r1, r7, r1
 8004d50:	600b      	str	r3, [r1, #0]
 8004d52:	4970      	ldr	r1, [pc, #448]	@ (8004f14 <backup_write_EEPROM+0x49c>)
 8004d54:	18bb      	adds	r3, r7, r2
 8004d56:	681a      	ldr	r2, [r3, #0]
 8004d58:	685b      	ldr	r3, [r3, #4]
 8004d5a:	2001      	movs	r0, #1
 8004d5c:	f007 ffcc 	bl	800ccf8 <HAL_FLASH_Program>
	HAL_FLASH_Program(FLASH_TYPEPROGRAM_DOUBLEWORD, 0x0801F908,Rnutrient_ON_sec);
 8004d60:	4b6d      	ldr	r3, [pc, #436]	@ (8004f18 <backup_write_EEPROM+0x4a0>)
 8004d62:	681b      	ldr	r3, [r3, #0]
 8004d64:	2280      	movs	r2, #128	@ 0x80
 8004d66:	18b9      	adds	r1, r7, r2
 8004d68:	600b      	str	r3, [r1, #0]
 8004d6a:	2300      	movs	r3, #0
 8004d6c:	2184      	movs	r1, #132	@ 0x84
 8004d6e:	1879      	adds	r1, r7, r1
 8004d70:	600b      	str	r3, [r1, #0]
 8004d72:	496a      	ldr	r1, [pc, #424]	@ (8004f1c <backup_write_EEPROM+0x4a4>)
 8004d74:	18bb      	adds	r3, r7, r2
 8004d76:	681a      	ldr	r2, [r3, #0]
 8004d78:	685b      	ldr	r3, [r3, #4]
 8004d7a:	2001      	movs	r0, #1
 8004d7c:	f007 ffbc 	bl	800ccf8 <HAL_FLASH_Program>

	HAL_FLASH_Program(FLASH_TYPEPROGRAM_DOUBLEWORD, 0x0801F910,Rnutrient_setpoint);
 8004d80:	4b67      	ldr	r3, [pc, #412]	@ (8004f20 <backup_write_EEPROM+0x4a8>)
 8004d82:	681b      	ldr	r3, [r3, #0]
 8004d84:	67bb      	str	r3, [r7, #120]	@ 0x78
 8004d86:	2300      	movs	r3, #0
 8004d88:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8004d8a:	4966      	ldr	r1, [pc, #408]	@ (8004f24 <backup_write_EEPROM+0x4ac>)
 8004d8c:	6fba      	ldr	r2, [r7, #120]	@ 0x78
 8004d8e:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8004d90:	2001      	movs	r0, #1
 8004d92:	f007 ffb1 	bl	800ccf8 <HAL_FLASH_Program>

	HAL_FLASH_Program(FLASH_TYPEPROGRAM_DOUBLEWORD, 0x0801F918,R_pump_on_cnt);
 8004d96:	4b64      	ldr	r3, [pc, #400]	@ (8004f28 <backup_write_EEPROM+0x4b0>)
 8004d98:	681b      	ldr	r3, [r3, #0]
 8004d9a:	673b      	str	r3, [r7, #112]	@ 0x70
 8004d9c:	2300      	movs	r3, #0
 8004d9e:	677b      	str	r3, [r7, #116]	@ 0x74
 8004da0:	4962      	ldr	r1, [pc, #392]	@ (8004f2c <backup_write_EEPROM+0x4b4>)
 8004da2:	6f3a      	ldr	r2, [r7, #112]	@ 0x70
 8004da4:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8004da6:	2001      	movs	r0, #1
 8004da8:	f007 ffa6 	bl	800ccf8 <HAL_FLASH_Program>

	HAL_FLASH_Program(FLASH_TYPEPROGRAM_DOUBLEWORD, 0x0801F920,  R_EcA_fill_count);
 8004dac:	4b60      	ldr	r3, [pc, #384]	@ (8004f30 <backup_write_EEPROM+0x4b8>)
 8004dae:	681b      	ldr	r3, [r3, #0]
 8004db0:	66bb      	str	r3, [r7, #104]	@ 0x68
 8004db2:	2300      	movs	r3, #0
 8004db4:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8004db6:	495f      	ldr	r1, [pc, #380]	@ (8004f34 <backup_write_EEPROM+0x4bc>)
 8004db8:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 8004dba:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8004dbc:	2001      	movs	r0, #1
 8004dbe:	f007 ff9b 	bl	800ccf8 <HAL_FLASH_Program>

	HAL_FLASH_Program(FLASH_TYPEPROGRAM_DOUBLEWORD, 0x0801F928,R_EcB_fill_count);
 8004dc2:	4b5d      	ldr	r3, [pc, #372]	@ (8004f38 <backup_write_EEPROM+0x4c0>)
 8004dc4:	681b      	ldr	r3, [r3, #0]
 8004dc6:	663b      	str	r3, [r7, #96]	@ 0x60
 8004dc8:	2300      	movs	r3, #0
 8004dca:	667b      	str	r3, [r7, #100]	@ 0x64
 8004dcc:	495b      	ldr	r1, [pc, #364]	@ (8004f3c <backup_write_EEPROM+0x4c4>)
 8004dce:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8004dd0:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8004dd2:	2001      	movs	r0, #1
 8004dd4:	f007 ff90 	bl	800ccf8 <HAL_FLASH_Program>

	HAL_FLASH_Program(FLASH_TYPEPROGRAM_DOUBLEWORD, 0x0801F930, R_pHDN_fill_count);
 8004dd8:	4b59      	ldr	r3, [pc, #356]	@ (8004f40 <backup_write_EEPROM+0x4c8>)
 8004dda:	681b      	ldr	r3, [r3, #0]
 8004ddc:	65bb      	str	r3, [r7, #88]	@ 0x58
 8004dde:	2300      	movs	r3, #0
 8004de0:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8004de2:	4958      	ldr	r1, [pc, #352]	@ (8004f44 <backup_write_EEPROM+0x4cc>)
 8004de4:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8004de6:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8004de8:	2001      	movs	r0, #1
 8004dea:	f007 ff85 	bl	800ccf8 <HAL_FLASH_Program>

	HAL_FLASH_Program(FLASH_TYPEPROGRAM_DOUBLEWORD, 0x0801F938, R_pHUP_fill_count);
 8004dee:	4b56      	ldr	r3, [pc, #344]	@ (8004f48 <backup_write_EEPROM+0x4d0>)
 8004df0:	681b      	ldr	r3, [r3, #0]
 8004df2:	653b      	str	r3, [r7, #80]	@ 0x50
 8004df4:	2300      	movs	r3, #0
 8004df6:	657b      	str	r3, [r7, #84]	@ 0x54
 8004df8:	4954      	ldr	r1, [pc, #336]	@ (8004f4c <backup_write_EEPROM+0x4d4>)
 8004dfa:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 8004dfc:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8004dfe:	2001      	movs	r0, #1
 8004e00:	f007 ff7a 	bl	800ccf8 <HAL_FLASH_Program>

	HAL_FLASH_Program(FLASH_TYPEPROGRAM_DOUBLEWORD, 0x0801F940, R_water_fill_count);
 8004e04:	4b52      	ldr	r3, [pc, #328]	@ (8004f50 <backup_write_EEPROM+0x4d8>)
 8004e06:	681b      	ldr	r3, [r3, #0]
 8004e08:	64bb      	str	r3, [r7, #72]	@ 0x48
 8004e0a:	2300      	movs	r3, #0
 8004e0c:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8004e0e:	4951      	ldr	r1, [pc, #324]	@ (8004f54 <backup_write_EEPROM+0x4dc>)
 8004e10:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8004e12:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8004e14:	2001      	movs	r0, #1
 8004e16:	f007 ff6f 	bl	800ccf8 <HAL_FLASH_Program>

	HAL_FLASH_Program(FLASH_TYPEPROGRAM_DOUBLEWORD, 0x0801F948, R_ECA_ON_count);
 8004e1a:	4b4f      	ldr	r3, [pc, #316]	@ (8004f58 <backup_write_EEPROM+0x4e0>)
 8004e1c:	681b      	ldr	r3, [r3, #0]
 8004e1e:	643b      	str	r3, [r7, #64]	@ 0x40
 8004e20:	2300      	movs	r3, #0
 8004e22:	647b      	str	r3, [r7, #68]	@ 0x44
 8004e24:	494d      	ldr	r1, [pc, #308]	@ (8004f5c <backup_write_EEPROM+0x4e4>)
 8004e26:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8004e28:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8004e2a:	2001      	movs	r0, #1
 8004e2c:	f007 ff64 	bl	800ccf8 <HAL_FLASH_Program>
	HAL_FLASH_Program(FLASH_TYPEPROGRAM_DOUBLEWORD, 0x0801F950, R_PHD_ON_count);
 8004e30:	4b4b      	ldr	r3, [pc, #300]	@ (8004f60 <backup_write_EEPROM+0x4e8>)
 8004e32:	681b      	ldr	r3, [r3, #0]
 8004e34:	63bb      	str	r3, [r7, #56]	@ 0x38
 8004e36:	2300      	movs	r3, #0
 8004e38:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8004e3a:	494a      	ldr	r1, [pc, #296]	@ (8004f64 <backup_write_EEPROM+0x4ec>)
 8004e3c:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8004e3e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004e40:	2001      	movs	r0, #1
 8004e42:	f007 ff59 	bl	800ccf8 <HAL_FLASH_Program>
	HAL_FLASH_Program(FLASH_TYPEPROGRAM_DOUBLEWORD, 0x0801F958, R_PHUP_ON_count);
 8004e46:	4b48      	ldr	r3, [pc, #288]	@ (8004f68 <backup_write_EEPROM+0x4f0>)
 8004e48:	681b      	ldr	r3, [r3, #0]
 8004e4a:	633b      	str	r3, [r7, #48]	@ 0x30
 8004e4c:	2300      	movs	r3, #0
 8004e4e:	637b      	str	r3, [r7, #52]	@ 0x34
 8004e50:	4946      	ldr	r1, [pc, #280]	@ (8004f6c <backup_write_EEPROM+0x4f4>)
 8004e52:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004e54:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004e56:	2001      	movs	r0, #1
 8004e58:	f007 ff4e 	bl	800ccf8 <HAL_FLASH_Program>
	HAL_FLASH_Program(FLASH_TYPEPROGRAM_DOUBLEWORD, 0x0801F960, R_pump_on_hours);
 8004e5c:	4b44      	ldr	r3, [pc, #272]	@ (8004f70 <backup_write_EEPROM+0x4f8>)
 8004e5e:	681b      	ldr	r3, [r3, #0]
 8004e60:	62bb      	str	r3, [r7, #40]	@ 0x28
 8004e62:	2300      	movs	r3, #0
 8004e64:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004e66:	4943      	ldr	r1, [pc, #268]	@ (8004f74 <backup_write_EEPROM+0x4fc>)
 8004e68:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8004e6a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004e6c:	2001      	movs	r0, #1
 8004e6e:	e083      	b.n	8004f78 <backup_write_EEPROM+0x500>
 8004e70:	20000340 	.word	0x20000340
 8004e74:	0801f800 	.word	0x0801f800
 8004e78:	2000033c 	.word	0x2000033c
 8004e7c:	0801f808 	.word	0x0801f808
 8004e80:	200002f8 	.word	0x200002f8
 8004e84:	0801f810 	.word	0x0801f810
 8004e88:	200002fc 	.word	0x200002fc
 8004e8c:	0801f818 	.word	0x0801f818
 8004e90:	20000300 	.word	0x20000300
 8004e94:	0801f820 	.word	0x0801f820
 8004e98:	20000304 	.word	0x20000304
 8004e9c:	0801f828 	.word	0x0801f828
 8004ea0:	20000308 	.word	0x20000308
 8004ea4:	0801f830 	.word	0x0801f830
 8004ea8:	2000030c 	.word	0x2000030c
 8004eac:	0801f838 	.word	0x0801f838
 8004eb0:	20000310 	.word	0x20000310
 8004eb4:	0801f840 	.word	0x0801f840
 8004eb8:	20000314 	.word	0x20000314
 8004ebc:	0801f848 	.word	0x0801f848
 8004ec0:	20000318 	.word	0x20000318
 8004ec4:	0801f850 	.word	0x0801f850
 8004ec8:	2000031c 	.word	0x2000031c
 8004ecc:	0801f858 	.word	0x0801f858
 8004ed0:	20000320 	.word	0x20000320
 8004ed4:	0801f860 	.word	0x0801f860
 8004ed8:	20000324 	.word	0x20000324
 8004edc:	0801f868 	.word	0x0801f868
 8004ee0:	20000328 	.word	0x20000328
 8004ee4:	0801f870 	.word	0x0801f870
 8004ee8:	2000032c 	.word	0x2000032c
 8004eec:	0801f878 	.word	0x0801f878
 8004ef0:	20000330 	.word	0x20000330
 8004ef4:	0801f880 	.word	0x0801f880
 8004ef8:	20000334 	.word	0x20000334
 8004efc:	0801f888 	.word	0x0801f888
 8004f00:	20000338 	.word	0x20000338
 8004f04:	0801f890 	.word	0x0801f890
 8004f08:	20000674 	.word	0x20000674
 8004f0c:	0801f898 	.word	0x0801f898
 8004f10:	20000344 	.word	0x20000344
 8004f14:	0801f900 	.word	0x0801f900
 8004f18:	20000348 	.word	0x20000348
 8004f1c:	0801f908 	.word	0x0801f908
 8004f20:	20000374 	.word	0x20000374
 8004f24:	0801f910 	.word	0x0801f910
 8004f28:	2000034c 	.word	0x2000034c
 8004f2c:	0801f918 	.word	0x0801f918
 8004f30:	20000350 	.word	0x20000350
 8004f34:	0801f920 	.word	0x0801f920
 8004f38:	20000358 	.word	0x20000358
 8004f3c:	0801f928 	.word	0x0801f928
 8004f40:	20000354 	.word	0x20000354
 8004f44:	0801f930 	.word	0x0801f930
 8004f48:	2000035c 	.word	0x2000035c
 8004f4c:	0801f938 	.word	0x0801f938
 8004f50:	20000360 	.word	0x20000360
 8004f54:	0801f940 	.word	0x0801f940
 8004f58:	20000364 	.word	0x20000364
 8004f5c:	0801f948 	.word	0x0801f948
 8004f60:	20000368 	.word	0x20000368
 8004f64:	0801f950 	.word	0x0801f950
 8004f68:	2000036c 	.word	0x2000036c
 8004f6c:	0801f958 	.word	0x0801f958
 8004f70:	20000370 	.word	0x20000370
 8004f74:	0801f960 	.word	0x0801f960
 8004f78:	f007 febe 	bl	800ccf8 <HAL_FLASH_Program>



	// -------------------- Save 6 Schedules Backup --------------------
	uint32_t addr = 0x0801F968;   // next free address after R_pump_on_hours
 8004f7c:	4b57      	ldr	r3, [pc, #348]	@ (80050dc <backup_write_EEPROM+0x664>)
 8004f7e:	22a2      	movs	r2, #162	@ 0xa2
 8004f80:	0052      	lsls	r2, r2, #1
 8004f82:	18ba      	adds	r2, r7, r2
 8004f84:	6013      	str	r3, [r2, #0]

	for(uint8_t i = 0; i < 5; i++)
 8004f86:	231b      	movs	r3, #27
 8004f88:	199b      	adds	r3, r3, r6
 8004f8a:	19db      	adds	r3, r3, r7
 8004f8c:	2200      	movs	r2, #0
 8004f8e:	701a      	strb	r2, [r3, #0]
 8004f90:	e094      	b.n	80050bc <backup_write_EEPROM+0x644>
	{
	    HAL_FLASH_Program(FLASH_TYPEPROGRAM_DOUBLEWORD, addr, R_schedules[i].Ron_hr);
 8004f92:	241b      	movs	r4, #27
 8004f94:	2694      	movs	r6, #148	@ 0x94
 8004f96:	0076      	lsls	r6, r6, #1
 8004f98:	19a3      	adds	r3, r4, r6
 8004f9a:	19db      	adds	r3, r3, r7
 8004f9c:	781a      	ldrb	r2, [r3, #0]
 8004f9e:	4950      	ldr	r1, [pc, #320]	@ (80050e0 <backup_write_EEPROM+0x668>)
 8004fa0:	0013      	movs	r3, r2
 8004fa2:	009b      	lsls	r3, r3, #2
 8004fa4:	189b      	adds	r3, r3, r2
 8004fa6:	009b      	lsls	r3, r3, #2
 8004fa8:	585b      	ldr	r3, [r3, r1]
 8004faa:	623b      	str	r3, [r7, #32]
 8004fac:	2300      	movs	r3, #0
 8004fae:	627b      	str	r3, [r7, #36]	@ 0x24
 8004fb0:	25a2      	movs	r5, #162	@ 0xa2
 8004fb2:	006d      	lsls	r5, r5, #1
 8004fb4:	197b      	adds	r3, r7, r5
 8004fb6:	6819      	ldr	r1, [r3, #0]
 8004fb8:	6a3a      	ldr	r2, [r7, #32]
 8004fba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004fbc:	2001      	movs	r0, #1
 8004fbe:	f007 fe9b 	bl	800ccf8 <HAL_FLASH_Program>
	    addr += 8;
 8004fc2:	0028      	movs	r0, r5
 8004fc4:	183b      	adds	r3, r7, r0
 8004fc6:	681b      	ldr	r3, [r3, #0]
 8004fc8:	3308      	adds	r3, #8
 8004fca:	183a      	adds	r2, r7, r0
 8004fcc:	6013      	str	r3, [r2, #0]

	    HAL_FLASH_Program(FLASH_TYPEPROGRAM_DOUBLEWORD, addr, R_schedules[i].Ron_min);
 8004fce:	19a3      	adds	r3, r4, r6
 8004fd0:	19db      	adds	r3, r3, r7
 8004fd2:	781a      	ldrb	r2, [r3, #0]
 8004fd4:	4942      	ldr	r1, [pc, #264]	@ (80050e0 <backup_write_EEPROM+0x668>)
 8004fd6:	0013      	movs	r3, r2
 8004fd8:	009b      	lsls	r3, r3, #2
 8004fda:	189b      	adds	r3, r3, r2
 8004fdc:	009b      	lsls	r3, r3, #2
 8004fde:	18cb      	adds	r3, r1, r3
 8004fe0:	3304      	adds	r3, #4
 8004fe2:	681b      	ldr	r3, [r3, #0]
 8004fe4:	61bb      	str	r3, [r7, #24]
 8004fe6:	2300      	movs	r3, #0
 8004fe8:	61fb      	str	r3, [r7, #28]
 8004fea:	0005      	movs	r5, r0
 8004fec:	183b      	adds	r3, r7, r0
 8004fee:	6819      	ldr	r1, [r3, #0]
 8004ff0:	69ba      	ldr	r2, [r7, #24]
 8004ff2:	69fb      	ldr	r3, [r7, #28]
 8004ff4:	2001      	movs	r0, #1
 8004ff6:	f007 fe7f 	bl	800ccf8 <HAL_FLASH_Program>
	    addr += 8;
 8004ffa:	0028      	movs	r0, r5
 8004ffc:	183b      	adds	r3, r7, r0
 8004ffe:	681b      	ldr	r3, [r3, #0]
 8005000:	3308      	adds	r3, #8
 8005002:	183a      	adds	r2, r7, r0
 8005004:	6013      	str	r3, [r2, #0]

	    HAL_FLASH_Program(FLASH_TYPEPROGRAM_DOUBLEWORD, addr, R_schedules[i].Roff_hr);
 8005006:	19a3      	adds	r3, r4, r6
 8005008:	19db      	adds	r3, r3, r7
 800500a:	781a      	ldrb	r2, [r3, #0]
 800500c:	4934      	ldr	r1, [pc, #208]	@ (80050e0 <backup_write_EEPROM+0x668>)
 800500e:	0013      	movs	r3, r2
 8005010:	009b      	lsls	r3, r3, #2
 8005012:	189b      	adds	r3, r3, r2
 8005014:	009b      	lsls	r3, r3, #2
 8005016:	18cb      	adds	r3, r1, r3
 8005018:	3308      	adds	r3, #8
 800501a:	681b      	ldr	r3, [r3, #0]
 800501c:	613b      	str	r3, [r7, #16]
 800501e:	2300      	movs	r3, #0
 8005020:	617b      	str	r3, [r7, #20]
 8005022:	0005      	movs	r5, r0
 8005024:	183b      	adds	r3, r7, r0
 8005026:	6819      	ldr	r1, [r3, #0]
 8005028:	693a      	ldr	r2, [r7, #16]
 800502a:	697b      	ldr	r3, [r7, #20]
 800502c:	2001      	movs	r0, #1
 800502e:	f007 fe63 	bl	800ccf8 <HAL_FLASH_Program>
	    addr += 8;
 8005032:	0028      	movs	r0, r5
 8005034:	183b      	adds	r3, r7, r0
 8005036:	681b      	ldr	r3, [r3, #0]
 8005038:	3308      	adds	r3, #8
 800503a:	183a      	adds	r2, r7, r0
 800503c:	6013      	str	r3, [r2, #0]

	    HAL_FLASH_Program(FLASH_TYPEPROGRAM_DOUBLEWORD, addr, R_schedules[i].Roff_min);
 800503e:	19a3      	adds	r3, r4, r6
 8005040:	19db      	adds	r3, r3, r7
 8005042:	781a      	ldrb	r2, [r3, #0]
 8005044:	4926      	ldr	r1, [pc, #152]	@ (80050e0 <backup_write_EEPROM+0x668>)
 8005046:	0013      	movs	r3, r2
 8005048:	009b      	lsls	r3, r3, #2
 800504a:	189b      	adds	r3, r3, r2
 800504c:	009b      	lsls	r3, r3, #2
 800504e:	18cb      	adds	r3, r1, r3
 8005050:	330c      	adds	r3, #12
 8005052:	681b      	ldr	r3, [r3, #0]
 8005054:	60bb      	str	r3, [r7, #8]
 8005056:	2300      	movs	r3, #0
 8005058:	60fb      	str	r3, [r7, #12]
 800505a:	0005      	movs	r5, r0
 800505c:	183b      	adds	r3, r7, r0
 800505e:	6819      	ldr	r1, [r3, #0]
 8005060:	68ba      	ldr	r2, [r7, #8]
 8005062:	68fb      	ldr	r3, [r7, #12]
 8005064:	2001      	movs	r0, #1
 8005066:	f007 fe47 	bl	800ccf8 <HAL_FLASH_Program>
	    addr += 8;
 800506a:	0028      	movs	r0, r5
 800506c:	183b      	adds	r3, r7, r0
 800506e:	681b      	ldr	r3, [r3, #0]
 8005070:	3308      	adds	r3, #8
 8005072:	183a      	adds	r2, r7, r0
 8005074:	6013      	str	r3, [r2, #0]

	    HAL_FLASH_Program(FLASH_TYPEPROGRAM_DOUBLEWORD, addr, R_schedules[i].Renable);
 8005076:	19a3      	adds	r3, r4, r6
 8005078:	19db      	adds	r3, r3, r7
 800507a:	781a      	ldrb	r2, [r3, #0]
 800507c:	4918      	ldr	r1, [pc, #96]	@ (80050e0 <backup_write_EEPROM+0x668>)
 800507e:	0013      	movs	r3, r2
 8005080:	009b      	lsls	r3, r3, #2
 8005082:	189b      	adds	r3, r3, r2
 8005084:	009b      	lsls	r3, r3, #2
 8005086:	18cb      	adds	r3, r1, r3
 8005088:	3310      	adds	r3, #16
 800508a:	681b      	ldr	r3, [r3, #0]
 800508c:	603b      	str	r3, [r7, #0]
 800508e:	2300      	movs	r3, #0
 8005090:	607b      	str	r3, [r7, #4]
 8005092:	0005      	movs	r5, r0
 8005094:	183b      	adds	r3, r7, r0
 8005096:	6819      	ldr	r1, [r3, #0]
 8005098:	683a      	ldr	r2, [r7, #0]
 800509a:	687b      	ldr	r3, [r7, #4]
 800509c:	2001      	movs	r0, #1
 800509e:	f007 fe2b 	bl	800ccf8 <HAL_FLASH_Program>
	    addr += 8;
 80050a2:	0028      	movs	r0, r5
 80050a4:	183b      	adds	r3, r7, r0
 80050a6:	681b      	ldr	r3, [r3, #0]
 80050a8:	3308      	adds	r3, #8
 80050aa:	183a      	adds	r2, r7, r0
 80050ac:	6013      	str	r3, [r2, #0]
	for(uint8_t i = 0; i < 5; i++)
 80050ae:	19a3      	adds	r3, r4, r6
 80050b0:	19db      	adds	r3, r3, r7
 80050b2:	781a      	ldrb	r2, [r3, #0]
 80050b4:	19a3      	adds	r3, r4, r6
 80050b6:	19db      	adds	r3, r3, r7
 80050b8:	3201      	adds	r2, #1
 80050ba:	701a      	strb	r2, [r3, #0]
 80050bc:	231b      	movs	r3, #27
 80050be:	2294      	movs	r2, #148	@ 0x94
 80050c0:	0052      	lsls	r2, r2, #1
 80050c2:	189b      	adds	r3, r3, r2
 80050c4:	19db      	adds	r3, r3, r7
 80050c6:	781b      	ldrb	r3, [r3, #0]
 80050c8:	2b04      	cmp	r3, #4
 80050ca:	d800      	bhi.n	80050ce <backup_write_EEPROM+0x656>
 80050cc:	e761      	b.n	8004f92 <backup_write_EEPROM+0x51a>





      HAL_FLASH_Lock();
 80050ce:	f007 fe85 	bl	800cddc <HAL_FLASH_Lock>
}
 80050d2:	46c0      	nop			@ (mov r8, r8)
 80050d4:	46bd      	mov	sp, r7
 80050d6:	b053      	add	sp, #332	@ 0x14c
 80050d8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80050da:	46c0      	nop			@ (mov r8, r8)
 80050dc:	0801f968 	.word	0x0801f968
 80050e0:	20000378 	.word	0x20000378

080050e4 <backup_read_EEPROM>:


void backup_read_EEPROM(void){
 80050e4:	b590      	push	{r4, r7, lr}
 80050e6:	b089      	sub	sp, #36	@ 0x24
 80050e8:	af00      	add	r7, sp, #0


	Acidic_voltage = *(__IO uint32_t*)0x0801F800;
 80050ea:	4b93      	ldr	r3, [pc, #588]	@ (8005338 <backup_read_EEPROM+0x254>)
 80050ec:	681a      	ldr	r2, [r3, #0]
 80050ee:	4b93      	ldr	r3, [pc, #588]	@ (800533c <backup_read_EEPROM+0x258>)
 80050f0:	601a      	str	r2, [r3, #0]
	Neutral_Voltage = *(__IO uint32_t*)0x0801F808;
 80050f2:	4b93      	ldr	r3, [pc, #588]	@ (8005340 <backup_read_EEPROM+0x25c>)
 80050f4:	681a      	ldr	r2, [r3, #0]
 80050f6:	4b93      	ldr	r3, [pc, #588]	@ (8005344 <backup_read_EEPROM+0x260>)
 80050f8:	601a      	str	r2, [r3, #0]



	uint32_t ec_set = *(__IO uint32_t*)0x0801F810;
 80050fa:	4b93      	ldr	r3, [pc, #588]	@ (8005348 <backup_read_EEPROM+0x264>)
 80050fc:	681b      	ldr	r3, [r3, #0]
 80050fe:	617b      	str	r3, [r7, #20]
	EC_Setpoint = ((float)ec_set / 100.0f);
 8005100:	6978      	ldr	r0, [r7, #20]
 8005102:	f7fc fbcd 	bl	80018a0 <__aeabi_ui2f>
 8005106:	1c03      	adds	r3, r0, #0
 8005108:	4990      	ldr	r1, [pc, #576]	@ (800534c <backup_read_EEPROM+0x268>)
 800510a:	1c18      	adds	r0, r3, #0
 800510c:	f7fb fdcc 	bl	8000ca8 <__aeabi_fdiv>
 8005110:	1c03      	adds	r3, r0, #0
 8005112:	1c1a      	adds	r2, r3, #0
 8005114:	4b8e      	ldr	r3, [pc, #568]	@ (8005350 <backup_read_EEPROM+0x26c>)
 8005116:	601a      	str	r2, [r3, #0]

	Ecdose_sec = *(__IO uint32_t*)0x0801F818;
 8005118:	4b8e      	ldr	r3, [pc, #568]	@ (8005354 <backup_read_EEPROM+0x270>)
 800511a:	681a      	ldr	r2, [r3, #0]
 800511c:	4b8e      	ldr	r3, [pc, #568]	@ (8005358 <backup_read_EEPROM+0x274>)
 800511e:	601a      	str	r2, [r3, #0]
	Ecdose_cycle = *(__IO uint32_t*)0x0801F820;
 8005120:	4b8e      	ldr	r3, [pc, #568]	@ (800535c <backup_read_EEPROM+0x278>)
 8005122:	681a      	ldr	r2, [r3, #0]
 8005124:	4b8e      	ldr	r3, [pc, #568]	@ (8005360 <backup_read_EEPROM+0x27c>)
 8005126:	601a      	str	r2, [r3, #0]
	uint32_t pH_min1 = *(__IO uint32_t*)0x0801F828;
 8005128:	4b8e      	ldr	r3, [pc, #568]	@ (8005364 <backup_read_EEPROM+0x280>)
 800512a:	681b      	ldr	r3, [r3, #0]
 800512c:	613b      	str	r3, [r7, #16]
	pH_min = ((float)pH_min1 / 100.0f);
 800512e:	6938      	ldr	r0, [r7, #16]
 8005130:	f7fc fbb6 	bl	80018a0 <__aeabi_ui2f>
 8005134:	1c03      	adds	r3, r0, #0
 8005136:	4985      	ldr	r1, [pc, #532]	@ (800534c <backup_read_EEPROM+0x268>)
 8005138:	1c18      	adds	r0, r3, #0
 800513a:	f7fb fdb5 	bl	8000ca8 <__aeabi_fdiv>
 800513e:	1c03      	adds	r3, r0, #0
 8005140:	1c1a      	adds	r2, r3, #0
 8005142:	4b89      	ldr	r3, [pc, #548]	@ (8005368 <backup_read_EEPROM+0x284>)
 8005144:	601a      	str	r2, [r3, #0]
	uint32_t pH_max1 = *(__IO uint32_t*)0x0801F830;
 8005146:	4b89      	ldr	r3, [pc, #548]	@ (800536c <backup_read_EEPROM+0x288>)
 8005148:	681b      	ldr	r3, [r3, #0]
 800514a:	60fb      	str	r3, [r7, #12]
	pH_max = ((float)pH_max1 / 100.0f);
 800514c:	68f8      	ldr	r0, [r7, #12]
 800514e:	f7fc fba7 	bl	80018a0 <__aeabi_ui2f>
 8005152:	1c03      	adds	r3, r0, #0
 8005154:	497d      	ldr	r1, [pc, #500]	@ (800534c <backup_read_EEPROM+0x268>)
 8005156:	1c18      	adds	r0, r3, #0
 8005158:	f7fb fda6 	bl	8000ca8 <__aeabi_fdiv>
 800515c:	1c03      	adds	r3, r0, #0
 800515e:	1c1a      	adds	r2, r3, #0
 8005160:	4b83      	ldr	r3, [pc, #524]	@ (8005370 <backup_read_EEPROM+0x28c>)
 8005162:	601a      	str	r2, [r3, #0]
	pHdose_sec = *(__IO uint32_t*)0x0801F838;
 8005164:	4b83      	ldr	r3, [pc, #524]	@ (8005374 <backup_read_EEPROM+0x290>)
 8005166:	681a      	ldr	r2, [r3, #0]
 8005168:	4b83      	ldr	r3, [pc, #524]	@ (8005378 <backup_read_EEPROM+0x294>)
 800516a:	601a      	str	r2, [r3, #0]
	pHdose_cycle = *(__IO uint32_t*)0x0801F840;
 800516c:	4b83      	ldr	r3, [pc, #524]	@ (800537c <backup_read_EEPROM+0x298>)
 800516e:	681a      	ldr	r2, [r3, #0]
 8005170:	4b83      	ldr	r3, [pc, #524]	@ (8005380 <backup_read_EEPROM+0x29c>)
 8005172:	601a      	str	r2, [r3, #0]

	PumpON_setpoint = *(__IO uint32_t*)0x0801F848;
 8005174:	4b83      	ldr	r3, [pc, #524]	@ (8005384 <backup_read_EEPROM+0x2a0>)
 8005176:	681a      	ldr	r2, [r3, #0]
 8005178:	4b83      	ldr	r3, [pc, #524]	@ (8005388 <backup_read_EEPROM+0x2a4>)
 800517a:	601a      	str	r2, [r3, #0]
	PumpOff_setpoint = *(__IO uint32_t*)0x0801F850;
 800517c:	4b83      	ldr	r3, [pc, #524]	@ (800538c <backup_read_EEPROM+0x2a8>)
 800517e:	681a      	ldr	r2, [r3, #0]
 8005180:	4b83      	ldr	r3, [pc, #524]	@ (8005390 <backup_read_EEPROM+0x2ac>)
 8005182:	601a      	str	r2, [r3, #0]


	uint32_t EC_PumpEr_setpoint = *(__IO uint32_t*)0x0801F858;
 8005184:	4b83      	ldr	r3, [pc, #524]	@ (8005394 <backup_read_EEPROM+0x2b0>)
 8005186:	681b      	ldr	r3, [r3, #0]
 8005188:	60bb      	str	r3, [r7, #8]
	Ec_PumpEr_setpoint = ((float)EC_PumpEr_setpoint / 100.0f);
 800518a:	68b8      	ldr	r0, [r7, #8]
 800518c:	f7fc fb88 	bl	80018a0 <__aeabi_ui2f>
 8005190:	1c03      	adds	r3, r0, #0
 8005192:	496e      	ldr	r1, [pc, #440]	@ (800534c <backup_read_EEPROM+0x268>)
 8005194:	1c18      	adds	r0, r3, #0
 8005196:	f7fb fd87 	bl	8000ca8 <__aeabi_fdiv>
 800519a:	1c03      	adds	r3, r0, #0
 800519c:	1c1a      	adds	r2, r3, #0
 800519e:	4b7e      	ldr	r3, [pc, #504]	@ (8005398 <backup_read_EEPROM+0x2b4>)
 80051a0:	601a      	str	r2, [r3, #0]

	uint32_t PH_PumpEr_setpoint = *(__IO uint32_t*)0x0801F860;
 80051a2:	4b7e      	ldr	r3, [pc, #504]	@ (800539c <backup_read_EEPROM+0x2b8>)
 80051a4:	681b      	ldr	r3, [r3, #0]
 80051a6:	607b      	str	r3, [r7, #4]
	pH_PumpEr_setpoint = ((float)PH_PumpEr_setpoint / 100.0f);
 80051a8:	6878      	ldr	r0, [r7, #4]
 80051aa:	f7fc fb79 	bl	80018a0 <__aeabi_ui2f>
 80051ae:	1c03      	adds	r3, r0, #0
 80051b0:	4966      	ldr	r1, [pc, #408]	@ (800534c <backup_read_EEPROM+0x268>)
 80051b2:	1c18      	adds	r0, r3, #0
 80051b4:	f7fb fd78 	bl	8000ca8 <__aeabi_fdiv>
 80051b8:	1c03      	adds	r3, r0, #0
 80051ba:	1c1a      	adds	r2, r3, #0
 80051bc:	4b78      	ldr	r3, [pc, #480]	@ (80053a0 <backup_read_EEPROM+0x2bc>)
 80051be:	601a      	str	r2, [r3, #0]

	uint32_t EC_kvalue = *(__IO uint32_t*)0x0801F868;
 80051c0:	4b78      	ldr	r3, [pc, #480]	@ (80053a4 <backup_read_EEPROM+0x2c0>)
 80051c2:	681b      	ldr	r3, [r3, #0]
 80051c4:	603b      	str	r3, [r7, #0]
	kvalue = ((float)EC_kvalue / 100.0f);
 80051c6:	6838      	ldr	r0, [r7, #0]
 80051c8:	f7fc fb6a 	bl	80018a0 <__aeabi_ui2f>
 80051cc:	1c03      	adds	r3, r0, #0
 80051ce:	495f      	ldr	r1, [pc, #380]	@ (800534c <backup_read_EEPROM+0x268>)
 80051d0:	1c18      	adds	r0, r3, #0
 80051d2:	f7fb fd69 	bl	8000ca8 <__aeabi_fdiv>
 80051d6:	1c03      	adds	r3, r0, #0
 80051d8:	1c1a      	adds	r2, r3, #0
 80051da:	4b73      	ldr	r3, [pc, #460]	@ (80053a8 <backup_read_EEPROM+0x2c4>)
 80051dc:	601a      	str	r2, [r3, #0]

	LUX_MINsetpoint = *(__IO uint32_t*)0x0801F870;
 80051de:	4b73      	ldr	r3, [pc, #460]	@ (80053ac <backup_read_EEPROM+0x2c8>)
 80051e0:	681a      	ldr	r2, [r3, #0]
 80051e2:	4b73      	ldr	r3, [pc, #460]	@ (80053b0 <backup_read_EEPROM+0x2cc>)
 80051e4:	601a      	str	r2, [r3, #0]
	LUX_MAXsetpoint = *(__IO uint32_t*)0x0801F878;
 80051e6:	4b73      	ldr	r3, [pc, #460]	@ (80053b4 <backup_read_EEPROM+0x2d0>)
 80051e8:	681a      	ldr	r2, [r3, #0]
 80051ea:	4b73      	ldr	r3, [pc, #460]	@ (80053b8 <backup_read_EEPROM+0x2d4>)
 80051ec:	601a      	str	r2, [r3, #0]

	HUM_FOG_MINsetpoint = *(__IO uint32_t*)0x0801F880;
 80051ee:	4b73      	ldr	r3, [pc, #460]	@ (80053bc <backup_read_EEPROM+0x2d8>)
 80051f0:	681a      	ldr	r2, [r3, #0]
 80051f2:	4b73      	ldr	r3, [pc, #460]	@ (80053c0 <backup_read_EEPROM+0x2dc>)
 80051f4:	601a      	str	r2, [r3, #0]
	HUM_FOG_MAXsetpoint = *(__IO uint32_t*)0x0801F888;
 80051f6:	4b73      	ldr	r3, [pc, #460]	@ (80053c4 <backup_read_EEPROM+0x2e0>)
 80051f8:	681a      	ldr	r2, [r3, #0]
 80051fa:	4b73      	ldr	r3, [pc, #460]	@ (80053c8 <backup_read_EEPROM+0x2e4>)
 80051fc:	601a      	str	r2, [r3, #0]
	HUM_FOG_WaitTime = *(__IO uint32_t*)0x0801F890;
 80051fe:	4b73      	ldr	r3, [pc, #460]	@ (80053cc <backup_read_EEPROM+0x2e8>)
 8005200:	681a      	ldr	r2, [r3, #0]
 8005202:	4b73      	ldr	r3, [pc, #460]	@ (80053d0 <backup_read_EEPROM+0x2ec>)
 8005204:	601a      	str	r2, [r3, #0]
	Total_no_mois = *(__IO uint32_t*)0x0801F898;
 8005206:	4b73      	ldr	r3, [pc, #460]	@ (80053d4 <backup_read_EEPROM+0x2f0>)
 8005208:	681a      	ldr	r2, [r3, #0]
 800520a:	4b73      	ldr	r3, [pc, #460]	@ (80053d8 <backup_read_EEPROM+0x2f4>)
 800520c:	601a      	str	r2, [r3, #0]
//	sch3_on_hr   = *(__IO uint32_t*)0x0801F8E0;
//	sch3_on_min  = *(__IO uint32_t*)0x0801F8E8;
//	sch3_off_hr  = *(__IO uint32_t*)0x0801F8F0;
//	sch3_off_min = *(__IO uint32_t*)0x0801F8F8;

	pump_auto_Man = *(__IO uint32_t*)0x0801F900;
 800520e:	4b73      	ldr	r3, [pc, #460]	@ (80053dc <backup_read_EEPROM+0x2f8>)
 8005210:	681a      	ldr	r2, [r3, #0]
 8005212:	4b73      	ldr	r3, [pc, #460]	@ (80053e0 <backup_read_EEPROM+0x2fc>)
 8005214:	601a      	str	r2, [r3, #0]

	nutrient_ON_sec = *(__IO uint32_t*)0x0801F908;
 8005216:	4b73      	ldr	r3, [pc, #460]	@ (80053e4 <backup_read_EEPROM+0x300>)
 8005218:	681a      	ldr	r2, [r3, #0]
 800521a:	4b73      	ldr	r3, [pc, #460]	@ (80053e8 <backup_read_EEPROM+0x304>)
 800521c:	601a      	str	r2, [r3, #0]

	nutrient_setpoint = *(__IO uint32_t*)0x0801F910;
 800521e:	4b73      	ldr	r3, [pc, #460]	@ (80053ec <backup_read_EEPROM+0x308>)
 8005220:	681a      	ldr	r2, [r3, #0]
 8005222:	4b73      	ldr	r3, [pc, #460]	@ (80053f0 <backup_read_EEPROM+0x30c>)
 8005224:	601a      	str	r2, [r3, #0]
	pump_on_Cnt = *(__IO uint32_t*)0x0801F918;
 8005226:	4b73      	ldr	r3, [pc, #460]	@ (80053f4 <backup_read_EEPROM+0x310>)
 8005228:	681a      	ldr	r2, [r3, #0]
 800522a:	4b73      	ldr	r3, [pc, #460]	@ (80053f8 <backup_read_EEPROM+0x314>)
 800522c:	601a      	str	r2, [r3, #0]

	EcA_fill_count   = *(__IO uint32_t*)0x0801F920;
 800522e:	4b73      	ldr	r3, [pc, #460]	@ (80053fc <backup_read_EEPROM+0x318>)
 8005230:	681a      	ldr	r2, [r3, #0]
 8005232:	4b73      	ldr	r3, [pc, #460]	@ (8005400 <backup_read_EEPROM+0x31c>)
 8005234:	601a      	str	r2, [r3, #0]
	EcB_fill_count   = *(__IO uint32_t*)0x0801F928;
 8005236:	4b73      	ldr	r3, [pc, #460]	@ (8005404 <backup_read_EEPROM+0x320>)
 8005238:	681a      	ldr	r2, [r3, #0]
 800523a:	4b73      	ldr	r3, [pc, #460]	@ (8005408 <backup_read_EEPROM+0x324>)
 800523c:	601a      	str	r2, [r3, #0]
	pHDN_fill_count  = *(__IO uint32_t*)0x0801F930;
 800523e:	4b73      	ldr	r3, [pc, #460]	@ (800540c <backup_read_EEPROM+0x328>)
 8005240:	681a      	ldr	r2, [r3, #0]
 8005242:	4b73      	ldr	r3, [pc, #460]	@ (8005410 <backup_read_EEPROM+0x32c>)
 8005244:	601a      	str	r2, [r3, #0]
	pHUP_fill_count  = *(__IO uint32_t*)0x0801F938;
 8005246:	4b73      	ldr	r3, [pc, #460]	@ (8005414 <backup_read_EEPROM+0x330>)
 8005248:	681a      	ldr	r2, [r3, #0]
 800524a:	4b73      	ldr	r3, [pc, #460]	@ (8005418 <backup_read_EEPROM+0x334>)
 800524c:	601a      	str	r2, [r3, #0]
	water_fill_count  = *(__IO uint32_t*)0x0801F940;
 800524e:	4b73      	ldr	r3, [pc, #460]	@ (800541c <backup_read_EEPROM+0x338>)
 8005250:	681a      	ldr	r2, [r3, #0]
 8005252:	4b73      	ldr	r3, [pc, #460]	@ (8005420 <backup_read_EEPROM+0x33c>)
 8005254:	601a      	str	r2, [r3, #0]

	ECA_ON_count  = *(__IO uint32_t*)0x0801F948;
 8005256:	4b73      	ldr	r3, [pc, #460]	@ (8005424 <backup_read_EEPROM+0x340>)
 8005258:	681a      	ldr	r2, [r3, #0]
 800525a:	4b73      	ldr	r3, [pc, #460]	@ (8005428 <backup_read_EEPROM+0x344>)
 800525c:	601a      	str	r2, [r3, #0]
	PHD_ON_count  = *(__IO uint32_t*)0x0801F950;
 800525e:	4b73      	ldr	r3, [pc, #460]	@ (800542c <backup_read_EEPROM+0x348>)
 8005260:	681a      	ldr	r2, [r3, #0]
 8005262:	4b73      	ldr	r3, [pc, #460]	@ (8005430 <backup_read_EEPROM+0x34c>)
 8005264:	601a      	str	r2, [r3, #0]
	PHUP_ON_count  = *(__IO uint32_t*)0x0801F958;
 8005266:	4b73      	ldr	r3, [pc, #460]	@ (8005434 <backup_read_EEPROM+0x350>)
 8005268:	681a      	ldr	r2, [r3, #0]
 800526a:	4b73      	ldr	r3, [pc, #460]	@ (8005438 <backup_read_EEPROM+0x354>)
 800526c:	601a      	str	r2, [r3, #0]
	pump_on_hours  = *(__IO uint32_t*)0x0801F960;
 800526e:	4b73      	ldr	r3, [pc, #460]	@ (800543c <backup_read_EEPROM+0x358>)
 8005270:	681a      	ldr	r2, [r3, #0]
 8005272:	4b73      	ldr	r3, [pc, #460]	@ (8005440 <backup_read_EEPROM+0x35c>)
 8005274:	601a      	str	r2, [r3, #0]


	uint32_t addr = 0x0801F968;
 8005276:	4b73      	ldr	r3, [pc, #460]	@ (8005444 <backup_read_EEPROM+0x360>)
 8005278:	61fb      	str	r3, [r7, #28]
	    for(uint8_t i=0; i<5; i++)
 800527a:	231b      	movs	r3, #27
 800527c:	18fb      	adds	r3, r7, r3
 800527e:	2200      	movs	r2, #0
 8005280:	701a      	strb	r2, [r3, #0]
 8005282:	e04e      	b.n	8005322 <backup_read_EEPROM+0x23e>
	    {
	        schedules[i].on_hr   = *(__IO uint32_t*)(addr);        addr += 8;
 8005284:	69fb      	ldr	r3, [r7, #28]
 8005286:	241b      	movs	r4, #27
 8005288:	193a      	adds	r2, r7, r4
 800528a:	7812      	ldrb	r2, [r2, #0]
 800528c:	6818      	ldr	r0, [r3, #0]
 800528e:	496e      	ldr	r1, [pc, #440]	@ (8005448 <backup_read_EEPROM+0x364>)
 8005290:	0013      	movs	r3, r2
 8005292:	009b      	lsls	r3, r3, #2
 8005294:	189b      	adds	r3, r3, r2
 8005296:	009b      	lsls	r3, r3, #2
 8005298:	5058      	str	r0, [r3, r1]
 800529a:	69fb      	ldr	r3, [r7, #28]
 800529c:	3308      	adds	r3, #8
 800529e:	61fb      	str	r3, [r7, #28]
	        schedules[i].on_min  = *(__IO uint32_t*)(addr);        addr += 8;
 80052a0:	69fb      	ldr	r3, [r7, #28]
 80052a2:	193a      	adds	r2, r7, r4
 80052a4:	7812      	ldrb	r2, [r2, #0]
 80052a6:	6819      	ldr	r1, [r3, #0]
 80052a8:	4867      	ldr	r0, [pc, #412]	@ (8005448 <backup_read_EEPROM+0x364>)
 80052aa:	0013      	movs	r3, r2
 80052ac:	009b      	lsls	r3, r3, #2
 80052ae:	189b      	adds	r3, r3, r2
 80052b0:	009b      	lsls	r3, r3, #2
 80052b2:	18c3      	adds	r3, r0, r3
 80052b4:	3304      	adds	r3, #4
 80052b6:	6019      	str	r1, [r3, #0]
 80052b8:	69fb      	ldr	r3, [r7, #28]
 80052ba:	3308      	adds	r3, #8
 80052bc:	61fb      	str	r3, [r7, #28]
	        schedules[i].off_hr  = *(__IO uint32_t*)(addr);        addr += 8;
 80052be:	69fb      	ldr	r3, [r7, #28]
 80052c0:	193a      	adds	r2, r7, r4
 80052c2:	7812      	ldrb	r2, [r2, #0]
 80052c4:	6819      	ldr	r1, [r3, #0]
 80052c6:	4860      	ldr	r0, [pc, #384]	@ (8005448 <backup_read_EEPROM+0x364>)
 80052c8:	0013      	movs	r3, r2
 80052ca:	009b      	lsls	r3, r3, #2
 80052cc:	189b      	adds	r3, r3, r2
 80052ce:	009b      	lsls	r3, r3, #2
 80052d0:	18c3      	adds	r3, r0, r3
 80052d2:	3308      	adds	r3, #8
 80052d4:	6019      	str	r1, [r3, #0]
 80052d6:	69fb      	ldr	r3, [r7, #28]
 80052d8:	3308      	adds	r3, #8
 80052da:	61fb      	str	r3, [r7, #28]
	        schedules[i].off_min = *(__IO uint32_t*)(addr);        addr += 8;
 80052dc:	69fb      	ldr	r3, [r7, #28]
 80052de:	193a      	adds	r2, r7, r4
 80052e0:	7812      	ldrb	r2, [r2, #0]
 80052e2:	6819      	ldr	r1, [r3, #0]
 80052e4:	4858      	ldr	r0, [pc, #352]	@ (8005448 <backup_read_EEPROM+0x364>)
 80052e6:	0013      	movs	r3, r2
 80052e8:	009b      	lsls	r3, r3, #2
 80052ea:	189b      	adds	r3, r3, r2
 80052ec:	009b      	lsls	r3, r3, #2
 80052ee:	18c3      	adds	r3, r0, r3
 80052f0:	330c      	adds	r3, #12
 80052f2:	6019      	str	r1, [r3, #0]
 80052f4:	69fb      	ldr	r3, [r7, #28]
 80052f6:	3308      	adds	r3, #8
 80052f8:	61fb      	str	r3, [r7, #28]
	        schedules[i].enable  = *(__IO uint32_t*)(addr);        addr += 8;
 80052fa:	69fb      	ldr	r3, [r7, #28]
 80052fc:	193a      	adds	r2, r7, r4
 80052fe:	7812      	ldrb	r2, [r2, #0]
 8005300:	6819      	ldr	r1, [r3, #0]
 8005302:	4851      	ldr	r0, [pc, #324]	@ (8005448 <backup_read_EEPROM+0x364>)
 8005304:	0013      	movs	r3, r2
 8005306:	009b      	lsls	r3, r3, #2
 8005308:	189b      	adds	r3, r3, r2
 800530a:	009b      	lsls	r3, r3, #2
 800530c:	18c3      	adds	r3, r0, r3
 800530e:	3310      	adds	r3, #16
 8005310:	6019      	str	r1, [r3, #0]
 8005312:	69fb      	ldr	r3, [r7, #28]
 8005314:	3308      	adds	r3, #8
 8005316:	61fb      	str	r3, [r7, #28]
	    for(uint8_t i=0; i<5; i++)
 8005318:	193b      	adds	r3, r7, r4
 800531a:	781a      	ldrb	r2, [r3, #0]
 800531c:	193b      	adds	r3, r7, r4
 800531e:	3201      	adds	r2, #1
 8005320:	701a      	strb	r2, [r3, #0]
 8005322:	231b      	movs	r3, #27
 8005324:	18fb      	adds	r3, r7, r3
 8005326:	781b      	ldrb	r3, [r3, #0]
 8005328:	2b04      	cmp	r3, #4
 800532a:	d9ab      	bls.n	8005284 <backup_read_EEPROM+0x1a0>
//	        HAL_UART_Transmit(&huart2,(uint8_t*)buffe,strlen(buffe),HAL_MAX_DELAY);
//	    }



}
 800532c:	46c0      	nop			@ (mov r8, r8)
 800532e:	46c0      	nop			@ (mov r8, r8)
 8005330:	46bd      	mov	sp, r7
 8005332:	b009      	add	sp, #36	@ 0x24
 8005334:	bd90      	pop	{r4, r7, pc}
 8005336:	46c0      	nop			@ (mov r8, r8)
 8005338:	0801f800 	.word	0x0801f800
 800533c:	20000888 	.word	0x20000888
 8005340:	0801f808 	.word	0x0801f808
 8005344:	2000088c 	.word	0x2000088c
 8005348:	0801f810 	.word	0x0801f810
 800534c:	42c80000 	.word	0x42c80000
 8005350:	20000700 	.word	0x20000700
 8005354:	0801f818 	.word	0x0801f818
 8005358:	20000648 	.word	0x20000648
 800535c:	0801f820 	.word	0x0801f820
 8005360:	2000064c 	.word	0x2000064c
 8005364:	0801f828 	.word	0x0801f828
 8005368:	20000704 	.word	0x20000704
 800536c:	0801f830 	.word	0x0801f830
 8005370:	20000708 	.word	0x20000708
 8005374:	0801f838 	.word	0x0801f838
 8005378:	20000650 	.word	0x20000650
 800537c:	0801f840 	.word	0x0801f840
 8005380:	20000654 	.word	0x20000654
 8005384:	0801f848 	.word	0x0801f848
 8005388:	20000658 	.word	0x20000658
 800538c:	0801f850 	.word	0x0801f850
 8005390:	2000065c 	.word	0x2000065c
 8005394:	0801f858 	.word	0x0801f858
 8005398:	2000070c 	.word	0x2000070c
 800539c:	0801f860 	.word	0x0801f860
 80053a0:	20000710 	.word	0x20000710
 80053a4:	0801f868 	.word	0x0801f868
 80053a8:	20000890 	.word	0x20000890
 80053ac:	0801f870 	.word	0x0801f870
 80053b0:	20000660 	.word	0x20000660
 80053b4:	0801f878 	.word	0x0801f878
 80053b8:	20000664 	.word	0x20000664
 80053bc:	0801f880 	.word	0x0801f880
 80053c0:	20000668 	.word	0x20000668
 80053c4:	0801f888 	.word	0x0801f888
 80053c8:	2000066c 	.word	0x2000066c
 80053cc:	0801f890 	.word	0x0801f890
 80053d0:	20000670 	.word	0x20000670
 80053d4:	0801f898 	.word	0x0801f898
 80053d8:	20000678 	.word	0x20000678
 80053dc:	0801f900 	.word	0x0801f900
 80053e0:	20000694 	.word	0x20000694
 80053e4:	0801f908 	.word	0x0801f908
 80053e8:	20000698 	.word	0x20000698
 80053ec:	0801f910 	.word	0x0801f910
 80053f0:	2000067c 	.word	0x2000067c
 80053f4:	0801f918 	.word	0x0801f918
 80053f8:	20000774 	.word	0x20000774
 80053fc:	0801f920 	.word	0x0801f920
 8005400:	20000288 	.word	0x20000288
 8005404:	0801f928 	.word	0x0801f928
 8005408:	20000290 	.word	0x20000290
 800540c:	0801f930 	.word	0x0801f930
 8005410:	2000028c 	.word	0x2000028c
 8005414:	0801f938 	.word	0x0801f938
 8005418:	20000294 	.word	0x20000294
 800541c:	0801f940 	.word	0x0801f940
 8005420:	20000e54 	.word	0x20000e54
 8005424:	0801f948 	.word	0x0801f948
 8005428:	20000e58 	.word	0x20000e58
 800542c:	0801f950 	.word	0x0801f950
 8005430:	20000e5c 	.word	0x20000e5c
 8005434:	0801f958 	.word	0x0801f958
 8005438:	20000e60 	.word	0x20000e60
 800543c:	0801f960 	.word	0x0801f960
 8005440:	200009fc 	.word	0x200009fc
 8005444:	0801f968 	.word	0x0801f968
 8005448:	2000069c 	.word	0x2000069c

0800544c <TP4_Modbus_error>:
#include "VEML7700.h"


#include <stdint.h>

uint8_t TP4_Modbus_error(int16_t TP4_TEMP_Value,int8_t TP4_Set,uint8_t TP4_WStatus,int16_t TP4_Status,uint8_t Tp4_Fan_WStatus){
 800544c:	b5b0      	push	{r4, r5, r7, lr}
 800544e:	b082      	sub	sp, #8
 8005450:	af00      	add	r7, sp, #0
 8005452:	0005      	movs	r5, r0
 8005454:	000c      	movs	r4, r1
 8005456:	0010      	movs	r0, r2
 8005458:	0019      	movs	r1, r3
 800545a:	1dbb      	adds	r3, r7, #6
 800545c:	1c2a      	adds	r2, r5, #0
 800545e:	801a      	strh	r2, [r3, #0]
 8005460:	1d7b      	adds	r3, r7, #5
 8005462:	1c22      	adds	r2, r4, #0
 8005464:	701a      	strb	r2, [r3, #0]
 8005466:	1d3b      	adds	r3, r7, #4
 8005468:	1c02      	adds	r2, r0, #0
 800546a:	701a      	strb	r2, [r3, #0]
 800546c:	1cbb      	adds	r3, r7, #2
 800546e:	1c0a      	adds	r2, r1, #0
 8005470:	801a      	strh	r2, [r3, #0]

	if((TP4_TEMP_Value==-5)||(TP4_Set==-5)||(TP4_WStatus!=0)||(TP4_Status==-5)||(Tp4_Fan_WStatus==!0)){
 8005472:	1dbb      	adds	r3, r7, #6
 8005474:	2200      	movs	r2, #0
 8005476:	5e9b      	ldrsh	r3, [r3, r2]
 8005478:	3305      	adds	r3, #5
 800547a:	d012      	beq.n	80054a2 <TP4_Modbus_error+0x56>
 800547c:	1d7b      	adds	r3, r7, #5
 800547e:	781b      	ldrb	r3, [r3, #0]
 8005480:	b25b      	sxtb	r3, r3
 8005482:	3305      	adds	r3, #5
 8005484:	d00d      	beq.n	80054a2 <TP4_Modbus_error+0x56>
 8005486:	1d3b      	adds	r3, r7, #4
 8005488:	781b      	ldrb	r3, [r3, #0]
 800548a:	2b00      	cmp	r3, #0
 800548c:	d109      	bne.n	80054a2 <TP4_Modbus_error+0x56>
 800548e:	1cbb      	adds	r3, r7, #2
 8005490:	2200      	movs	r2, #0
 8005492:	5e9b      	ldrsh	r3, [r3, r2]
 8005494:	3305      	adds	r3, #5
 8005496:	d004      	beq.n	80054a2 <TP4_Modbus_error+0x56>
 8005498:	2318      	movs	r3, #24
 800549a:	18fb      	adds	r3, r7, r3
 800549c:	781b      	ldrb	r3, [r3, #0]
 800549e:	2b01      	cmp	r3, #1
 80054a0:	d101      	bne.n	80054a6 <TP4_Modbus_error+0x5a>

		return 1;
 80054a2:	2301      	movs	r3, #1
 80054a4:	e000      	b.n	80054a8 <TP4_Modbus_error+0x5c>
	}
	else{
		return 0;
 80054a6:	2300      	movs	r3, #0
	}
}
 80054a8:	0018      	movs	r0, r3
 80054aa:	46bd      	mov	sp, r7
 80054ac:	b002      	add	sp, #8
 80054ae:	bdb0      	pop	{r4, r5, r7, pc}

080054b0 <Light_Error>:


uint8_t Light_Error(float Lux){
 80054b0:	b580      	push	{r7, lr}
 80054b2:	b082      	sub	sp, #8
 80054b4:	af00      	add	r7, sp, #0
 80054b6:	6078      	str	r0, [r7, #4]

	if(Lux<0){
 80054b8:	2100      	movs	r1, #0
 80054ba:	6878      	ldr	r0, [r7, #4]
 80054bc:	f7fb f806 	bl	80004cc <__aeabi_fcmplt>
 80054c0:	1e03      	subs	r3, r0, #0
 80054c2:	d001      	beq.n	80054c8 <Light_Error+0x18>
		return 1;
 80054c4:	2301      	movs	r3, #1
 80054c6:	e000      	b.n	80054ca <Light_Error+0x1a>
		PowerOnVEML7700();

	}
	else{
		return 0;
 80054c8:	2300      	movs	r3, #0

	}


}
 80054ca:	0018      	movs	r0, r3
 80054cc:	46bd      	mov	sp, r7
 80054ce:	b002      	add	sp, #8
 80054d0:	bd80      	pop	{r7, pc}
	...

080054d4 <HT_Error>:
//		}
//
//
//}

uint8_t HT_Error(float hum_Value,float Temp_value){
 80054d4:	b580      	push	{r7, lr}
 80054d6:	b082      	sub	sp, #8
 80054d8:	af00      	add	r7, sp, #0
 80054da:	6078      	str	r0, [r7, #4]
 80054dc:	6039      	str	r1, [r7, #0]

	if(Temp_value<=15){
 80054de:	4906      	ldr	r1, [pc, #24]	@ (80054f8 <HT_Error+0x24>)
 80054e0:	6838      	ldr	r0, [r7, #0]
 80054e2:	f7fa fffd 	bl	80004e0 <__aeabi_fcmple>
 80054e6:	1e03      	subs	r3, r0, #0
 80054e8:	d001      	beq.n	80054ee <HT_Error+0x1a>
				return 1;
 80054ea:	2301      	movs	r3, #1
 80054ec:	e000      	b.n	80054f0 <HT_Error+0x1c>

			}
			else{
				return 0;
 80054ee:	2300      	movs	r3, #0

			}



}
 80054f0:	0018      	movs	r0, r3
 80054f2:	46bd      	mov	sp, r7
 80054f4:	b002      	add	sp, #8
 80054f6:	bd80      	pop	{r7, pc}
 80054f8:	41700000 	.word	0x41700000

080054fc <TP4_Terror>:

uint8_t TP4_Terror(uint8_t TP4_TEMP_Value) {
 80054fc:	b580      	push	{r7, lr}
 80054fe:	b082      	sub	sp, #8
 8005500:	af00      	add	r7, sp, #0
 8005502:	0002      	movs	r2, r0
 8005504:	1dfb      	adds	r3, r7, #7
 8005506:	701a      	strb	r2, [r3, #0]

	if (TP4_TEMP_Value < 0) {
		return 1;
	} else {
		return 0;
 8005508:	2300      	movs	r3, #0
	}

}
 800550a:	0018      	movs	r0, r3
 800550c:	46bd      	mov	sp, r7
 800550e:	b002      	add	sp, #8
 8005510:	bd80      	pop	{r7, pc}
	...

08005514 <Ec_Error>:

uint8_t Ec_Error(float ECvalue){
 8005514:	b580      	push	{r7, lr}
 8005516:	b082      	sub	sp, #8
 8005518:	af00      	add	r7, sp, #0
 800551a:	6078      	str	r0, [r7, #4]

	if(ECvalue < 0.1f){
 800551c:	4906      	ldr	r1, [pc, #24]	@ (8005538 <Ec_Error+0x24>)
 800551e:	6878      	ldr	r0, [r7, #4]
 8005520:	f7fa ffd4 	bl	80004cc <__aeabi_fcmplt>
 8005524:	1e03      	subs	r3, r0, #0
 8005526:	d001      	beq.n	800552c <Ec_Error+0x18>
		return 1;
 8005528:	2301      	movs	r3, #1
 800552a:	e000      	b.n	800552e <Ec_Error+0x1a>
	}
	else{
		return 0;
 800552c:	2300      	movs	r3, #0
	}

}
 800552e:	0018      	movs	r0, r3
 8005530:	46bd      	mov	sp, r7
 8005532:	b002      	add	sp, #8
 8005534:	bd80      	pop	{r7, pc}
 8005536:	46c0      	nop			@ (mov r8, r8)
 8005538:	3dcccccd 	.word	0x3dcccccd

0800553c <pH_error>:
uint8_t pH_error(float phVal, uint8_t pHTError)
{
 800553c:	b580      	push	{r7, lr}
 800553e:	b082      	sub	sp, #8
 8005540:	af00      	add	r7, sp, #0
 8005542:	6078      	str	r0, [r7, #4]
 8005544:	000a      	movs	r2, r1
 8005546:	1cfb      	adds	r3, r7, #3
 8005548:	701a      	strb	r2, [r3, #0]


    if (phVal <= 3.0f || phVal >= 10.0f || pHTError >= 10)
 800554a:	490b      	ldr	r1, [pc, #44]	@ (8005578 <pH_error+0x3c>)
 800554c:	6878      	ldr	r0, [r7, #4]
 800554e:	f7fa ffc7 	bl	80004e0 <__aeabi_fcmple>
 8005552:	1e03      	subs	r3, r0, #0
 8005554:	d109      	bne.n	800556a <pH_error+0x2e>
 8005556:	4909      	ldr	r1, [pc, #36]	@ (800557c <pH_error+0x40>)
 8005558:	6878      	ldr	r0, [r7, #4]
 800555a:	f7fa ffd5 	bl	8000508 <__aeabi_fcmpge>
 800555e:	1e03      	subs	r3, r0, #0
 8005560:	d103      	bne.n	800556a <pH_error+0x2e>
 8005562:	1cfb      	adds	r3, r7, #3
 8005564:	781b      	ldrb	r3, [r3, #0]
 8005566:	2b09      	cmp	r3, #9
 8005568:	d901      	bls.n	800556e <pH_error+0x32>
        return 1;
 800556a:	2301      	movs	r3, #1
 800556c:	e000      	b.n	8005570 <pH_error+0x34>
    else
        return 0;
 800556e:	2300      	movs	r3, #0
}
 8005570:	0018      	movs	r0, r3
 8005572:	46bd      	mov	sp, r7
 8005574:	b002      	add	sp, #8
 8005576:	bd80      	pop	{r7, pc}
 8005578:	40400000 	.word	0x40400000
 800557c:	41200000 	.word	0x41200000

08005580 <Check_CRC_FA>:
#define REG_PER_SCHEDULE     5

float EC_Setpoint, pH_min, pH_max, Ec_PumpEr_setpoint, pH_PumpEr_setpoint;

// ================= CRC Check =================
uint8_t Check_CRC_FA(uint8_t *frame, uint16_t len) {
 8005580:	b580      	push	{r7, lr}
 8005582:	b084      	sub	sp, #16
 8005584:	af00      	add	r7, sp, #0
 8005586:	6078      	str	r0, [r7, #4]
 8005588:	000a      	movs	r2, r1
 800558a:	1cbb      	adds	r3, r7, #2
 800558c:	801a      	strh	r2, [r3, #0]
	if (len < 4)
 800558e:	1cbb      	adds	r3, r7, #2
 8005590:	881b      	ldrh	r3, [r3, #0]
 8005592:	2b03      	cmp	r3, #3
 8005594:	d801      	bhi.n	800559a <Check_CRC_FA+0x1a>
		return 0;
 8005596:	2300      	movs	r3, #0
 8005598:	e028      	b.n	80055ec <Check_CRC_FA+0x6c>
	uint16_t tmp_crc = ModbusCRC16(frame, len - 2);
 800559a:	1cbb      	adds	r3, r7, #2
 800559c:	881b      	ldrh	r3, [r3, #0]
 800559e:	1e9a      	subs	r2, r3, #2
 80055a0:	687b      	ldr	r3, [r7, #4]
 80055a2:	0011      	movs	r1, r2
 80055a4:	0018      	movs	r0, r3
 80055a6:	f002 fbf9 	bl	8007d9c <ModbusCRC16>
 80055aa:	0002      	movs	r2, r0
 80055ac:	200e      	movs	r0, #14
 80055ae:	183b      	adds	r3, r7, r0
 80055b0:	801a      	strh	r2, [r3, #0]
	uint16_t received_crc = (frame[len - 1] | (frame[len - 2] << 8)); // swapped
 80055b2:	1cbb      	adds	r3, r7, #2
 80055b4:	881b      	ldrh	r3, [r3, #0]
 80055b6:	3b01      	subs	r3, #1
 80055b8:	687a      	ldr	r2, [r7, #4]
 80055ba:	18d3      	adds	r3, r2, r3
 80055bc:	781b      	ldrb	r3, [r3, #0]
 80055be:	b21a      	sxth	r2, r3
 80055c0:	1cbb      	adds	r3, r7, #2
 80055c2:	881b      	ldrh	r3, [r3, #0]
 80055c4:	3b02      	subs	r3, #2
 80055c6:	6879      	ldr	r1, [r7, #4]
 80055c8:	18cb      	adds	r3, r1, r3
 80055ca:	781b      	ldrb	r3, [r3, #0]
 80055cc:	b21b      	sxth	r3, r3
 80055ce:	021b      	lsls	r3, r3, #8
 80055d0:	b21b      	sxth	r3, r3
 80055d2:	4313      	orrs	r3, r2
 80055d4:	b21a      	sxth	r2, r3
 80055d6:	210c      	movs	r1, #12
 80055d8:	187b      	adds	r3, r7, r1
 80055da:	801a      	strh	r2, [r3, #0]
	//  uint16_t received_crc = (frame[len - 2] | (frame[len - 1] << 8));

//sprintf(buf, "Calc CRC: %04X, Recv CRC: %04X\r\n", tmp_crc, received_crc);
//        HAL_UART_Transmit(&huart2, (uint8_t*)buf, strlen(buf), HAL_MAX_DELAY);

	return (tmp_crc == received_crc);
 80055dc:	183a      	adds	r2, r7, r0
 80055de:	187b      	adds	r3, r7, r1
 80055e0:	8812      	ldrh	r2, [r2, #0]
 80055e2:	881b      	ldrh	r3, [r3, #0]
 80055e4:	1ad3      	subs	r3, r2, r3
 80055e6:	425a      	negs	r2, r3
 80055e8:	4153      	adcs	r3, r2
 80055ea:	b2db      	uxtb	r3, r3
}
 80055ec:	0018      	movs	r0, r3
 80055ee:	46bd      	mov	sp, r7
 80055f0:	b004      	add	sp, #16
 80055f2:	bd80      	pop	{r7, pc}

080055f4 <Get_Register_Value>:

uint16_t Get_Register_Value(uint16_t addr) {
 80055f4:	b580      	push	{r7, lr}
 80055f6:	b084      	sub	sp, #16
 80055f8:	af00      	add	r7, sp, #0
 80055fa:	0002      	movs	r2, r0
 80055fc:	1dbb      	adds	r3, r7, #6
 80055fe:	801a      	strh	r2, [r3, #0]

	if (addr >= 0x0020 && addr < (0x0020 + Total_no_mois)) {
 8005600:	1dbb      	adds	r3, r7, #6
 8005602:	881b      	ldrh	r3, [r3, #0]
 8005604:	2b1f      	cmp	r3, #31
 8005606:	d912      	bls.n	800562e <Get_Register_Value+0x3a>
 8005608:	1dbb      	adds	r3, r7, #6
 800560a:	881a      	ldrh	r2, [r3, #0]
 800560c:	4b83      	ldr	r3, [pc, #524]	@ (800581c <Get_Register_Value+0x228>)
 800560e:	681b      	ldr	r3, [r3, #0]
 8005610:	3320      	adds	r3, #32
 8005612:	429a      	cmp	r2, r3
 8005614:	d20b      	bcs.n	800562e <Get_Register_Value+0x3a>
		uint16_t index = addr - 0x0020;
 8005616:	210e      	movs	r1, #14
 8005618:	187b      	adds	r3, r7, r1
 800561a:	1dba      	adds	r2, r7, #6
 800561c:	8812      	ldrh	r2, [r2, #0]
 800561e:	3a20      	subs	r2, #32
 8005620:	801a      	strh	r2, [r3, #0]

		return soilmoisuture[index];
 8005622:	187b      	adds	r3, r7, r1
 8005624:	881a      	ldrh	r2, [r3, #0]
 8005626:	4b7e      	ldr	r3, [pc, #504]	@ (8005820 <Get_Register_Value+0x22c>)
 8005628:	0052      	lsls	r2, r2, #1
 800562a:	5ad3      	ldrh	r3, [r2, r3]
 800562c:	e0f2      	b.n	8005814 <Get_Register_Value+0x220>
	}

	switch (addr) {
 800562e:	1dbb      	adds	r3, r7, #6
 8005630:	881b      	ldrh	r3, [r3, #0]
 8005632:	2b4a      	cmp	r3, #74	@ 0x4a
 8005634:	dc15      	bgt.n	8005662 <Get_Register_Value+0x6e>
 8005636:	2b00      	cmp	r3, #0
 8005638:	da0b      	bge.n	8005652 <Get_Register_Value+0x5e>
 800563a:	e0ea      	b.n	8005812 <Get_Register_Value+0x21e>
 800563c:	4a79      	ldr	r2, [pc, #484]	@ (8005824 <Get_Register_Value+0x230>)
 800563e:	4694      	mov	ip, r2
 8005640:	4463      	add	r3, ip
 8005642:	2b1b      	cmp	r3, #27
 8005644:	d900      	bls.n	8005648 <Get_Register_Value+0x54>
 8005646:	e0e4      	b.n	8005812 <Get_Register_Value+0x21e>
 8005648:	009a      	lsls	r2, r3, #2
 800564a:	4b77      	ldr	r3, [pc, #476]	@ (8005828 <Get_Register_Value+0x234>)
 800564c:	18d3      	adds	r3, r2, r3
 800564e:	681b      	ldr	r3, [r3, #0]
 8005650:	469f      	mov	pc, r3
 8005652:	2b4a      	cmp	r3, #74	@ 0x4a
 8005654:	d900      	bls.n	8005658 <Get_Register_Value+0x64>
 8005656:	e0dc      	b.n	8005812 <Get_Register_Value+0x21e>
 8005658:	009a      	lsls	r2, r3, #2
 800565a:	4b74      	ldr	r3, [pc, #464]	@ (800582c <Get_Register_Value+0x238>)
 800565c:	18d3      	adds	r3, r2, r3
 800565e:	681b      	ldr	r3, [r3, #0]
 8005660:	469f      	mov	pc, r3
 8005662:	4a73      	ldr	r2, [pc, #460]	@ (8005830 <Get_Register_Value+0x23c>)
 8005664:	4293      	cmp	r3, r2
 8005666:	dd00      	ble.n	800566a <Get_Register_Value+0x76>
 8005668:	e0d3      	b.n	8005812 <Get_Register_Value+0x21e>
 800566a:	2280      	movs	r2, #128	@ 0x80
 800566c:	0152      	lsls	r2, r2, #5
 800566e:	4293      	cmp	r3, r2
 8005670:	dae4      	bge.n	800563c <Get_Register_Value+0x48>
 8005672:	e0ce      	b.n	8005812 <Get_Register_Value+0x21e>
	// Sensor value

	case 0x0000:
		return (uint16_t) (Wtemp * 10);
 8005674:	4b6f      	ldr	r3, [pc, #444]	@ (8005834 <Get_Register_Value+0x240>)
 8005676:	681b      	ldr	r3, [r3, #0]
 8005678:	496f      	ldr	r1, [pc, #444]	@ (8005838 <Get_Register_Value+0x244>)
 800567a:	1c18      	adds	r0, r3, #0
 800567c:	f7fb fce2 	bl	8001044 <__aeabi_fmul>
 8005680:	1c03      	adds	r3, r0, #0
 8005682:	1c18      	adds	r0, r3, #0
 8005684:	f7fa ff8e 	bl	80005a4 <__aeabi_f2uiz>
 8005688:	0003      	movs	r3, r0
 800568a:	b29b      	uxth	r3, r3
 800568c:	e0c2      	b.n	8005814 <Get_Register_Value+0x220>
	case 0x0001:
		return (uint16_t) (Temp_value * 10);
 800568e:	4b6b      	ldr	r3, [pc, #428]	@ (800583c <Get_Register_Value+0x248>)
 8005690:	681b      	ldr	r3, [r3, #0]
 8005692:	4969      	ldr	r1, [pc, #420]	@ (8005838 <Get_Register_Value+0x244>)
 8005694:	1c18      	adds	r0, r3, #0
 8005696:	f7fb fcd5 	bl	8001044 <__aeabi_fmul>
 800569a:	1c03      	adds	r3, r0, #0
 800569c:	1c18      	adds	r0, r3, #0
 800569e:	f7fa ff81 	bl	80005a4 <__aeabi_f2uiz>
 80056a2:	0003      	movs	r3, r0
 80056a4:	b29b      	uxth	r3, r3
 80056a6:	e0b5      	b.n	8005814 <Get_Register_Value+0x220>
	case 0x0002:
		return (uint16_t) (hum_Value * 10);
 80056a8:	4b65      	ldr	r3, [pc, #404]	@ (8005840 <Get_Register_Value+0x24c>)
 80056aa:	681b      	ldr	r3, [r3, #0]
 80056ac:	4962      	ldr	r1, [pc, #392]	@ (8005838 <Get_Register_Value+0x244>)
 80056ae:	1c18      	adds	r0, r3, #0
 80056b0:	f7fb fcc8 	bl	8001044 <__aeabi_fmul>
 80056b4:	1c03      	adds	r3, r0, #0
 80056b6:	1c18      	adds	r0, r3, #0
 80056b8:	f7fa ff74 	bl	80005a4 <__aeabi_f2uiz>
 80056bc:	0003      	movs	r3, r0
 80056be:	b29b      	uxth	r3, r3
 80056c0:	e0a8      	b.n	8005814 <Get_Register_Value+0x220>
	case 0x0003:
		return (uint16_t) (Lux * 10);
 80056c2:	4b60      	ldr	r3, [pc, #384]	@ (8005844 <Get_Register_Value+0x250>)
 80056c4:	681b      	ldr	r3, [r3, #0]
 80056c6:	495c      	ldr	r1, [pc, #368]	@ (8005838 <Get_Register_Value+0x244>)
 80056c8:	1c18      	adds	r0, r3, #0
 80056ca:	f7fb fcbb 	bl	8001044 <__aeabi_fmul>
 80056ce:	1c03      	adds	r3, r0, #0
 80056d0:	1c18      	adds	r0, r3, #0
 80056d2:	f7fa ff67 	bl	80005a4 <__aeabi_f2uiz>
 80056d6:	0003      	movs	r3, r0
 80056d8:	b29b      	uxth	r3, r3
 80056da:	e09b      	b.n	8005814 <Get_Register_Value+0x220>

	case 0x0004:
		return TP4_TEMP_Value;
 80056dc:	4b5a      	ldr	r3, [pc, #360]	@ (8005848 <Get_Register_Value+0x254>)
 80056de:	2200      	movs	r2, #0
 80056e0:	5e9b      	ldrsh	r3, [r3, r2]
 80056e2:	b29b      	uxth	r3, r3
 80056e4:	e096      	b.n	8005814 <Get_Register_Value+0x220>
	case 0x0005:
		return (uint16_t) (pH * 10);
 80056e6:	4b59      	ldr	r3, [pc, #356]	@ (800584c <Get_Register_Value+0x258>)
 80056e8:	681b      	ldr	r3, [r3, #0]
 80056ea:	4953      	ldr	r1, [pc, #332]	@ (8005838 <Get_Register_Value+0x244>)
 80056ec:	1c18      	adds	r0, r3, #0
 80056ee:	f7fb fca9 	bl	8001044 <__aeabi_fmul>
 80056f2:	1c03      	adds	r3, r0, #0
 80056f4:	1c18      	adds	r0, r3, #0
 80056f6:	f7fa ff55 	bl	80005a4 <__aeabi_f2uiz>
 80056fa:	0003      	movs	r3, r0
 80056fc:	b29b      	uxth	r3, r3
 80056fe:	e089      	b.n	8005814 <Get_Register_Value+0x220>
	case 0x0006:
		return (uint16_t) (Ec * 10);
 8005700:	4b53      	ldr	r3, [pc, #332]	@ (8005850 <Get_Register_Value+0x25c>)
 8005702:	681b      	ldr	r3, [r3, #0]
 8005704:	494c      	ldr	r1, [pc, #304]	@ (8005838 <Get_Register_Value+0x244>)
 8005706:	1c18      	adds	r0, r3, #0
 8005708:	f7fb fc9c 	bl	8001044 <__aeabi_fmul>
 800570c:	1c03      	adds	r3, r0, #0
 800570e:	1c18      	adds	r0, r3, #0
 8005710:	f7fa ff48 	bl	80005a4 <__aeabi_f2uiz>
 8005714:	0003      	movs	r3, r0
 8005716:	b29b      	uxth	r3, r3
 8005718:	e07c      	b.n	8005814 <Get_Register_Value+0x220>
	case 0x0007:
		return Ec_A;
 800571a:	4b4e      	ldr	r3, [pc, #312]	@ (8005854 <Get_Register_Value+0x260>)
 800571c:	781b      	ldrb	r3, [r3, #0]
 800571e:	e079      	b.n	8005814 <Get_Register_Value+0x220>
	case 0x0008:
		return Ec_B;
 8005720:	4b4d      	ldr	r3, [pc, #308]	@ (8005858 <Get_Register_Value+0x264>)
 8005722:	781b      	ldrb	r3, [r3, #0]
 8005724:	e076      	b.n	8005814 <Get_Register_Value+0x220>
	case 0x0009:
		return pH_Up;
 8005726:	4b4d      	ldr	r3, [pc, #308]	@ (800585c <Get_Register_Value+0x268>)
 8005728:	781b      	ldrb	r3, [r3, #0]
 800572a:	e073      	b.n	8005814 <Get_Register_Value+0x220>
	case 0x000A:
		return pH_Down;
 800572c:	4b4c      	ldr	r3, [pc, #304]	@ (8005860 <Get_Register_Value+0x26c>)
 800572e:	781b      	ldrb	r3, [r3, #0]
 8005730:	e070      	b.n	8005814 <Get_Register_Value+0x220>
	case 0x000B:
		return W_lvlstatus;
 8005732:	4b4c      	ldr	r3, [pc, #304]	@ (8005864 <Get_Register_Value+0x270>)
 8005734:	781b      	ldrb	r3, [r3, #0]
 8005736:	e06d      	b.n	8005814 <Get_Register_Value+0x220>
	case 0x000C:
		return pump_on_Cnt;
 8005738:	4b4b      	ldr	r3, [pc, #300]	@ (8005868 <Get_Register_Value+0x274>)
 800573a:	681b      	ldr	r3, [r3, #0]
 800573c:	b29b      	uxth	r3, r3
 800573e:	e069      	b.n	8005814 <Get_Register_Value+0x220>
	case 0x000D:
		return EcA_fill_count;
 8005740:	4b4a      	ldr	r3, [pc, #296]	@ (800586c <Get_Register_Value+0x278>)
 8005742:	681b      	ldr	r3, [r3, #0]
 8005744:	b29b      	uxth	r3, r3
 8005746:	e065      	b.n	8005814 <Get_Register_Value+0x220>
	case 0x000E:
		return EcB_fill_count;
 8005748:	4b49      	ldr	r3, [pc, #292]	@ (8005870 <Get_Register_Value+0x27c>)
 800574a:	681b      	ldr	r3, [r3, #0]
 800574c:	b29b      	uxth	r3, r3
 800574e:	e061      	b.n	8005814 <Get_Register_Value+0x220>
	case 0x000F:
		return pHUP_fill_count;
 8005750:	4b48      	ldr	r3, [pc, #288]	@ (8005874 <Get_Register_Value+0x280>)
 8005752:	681b      	ldr	r3, [r3, #0]
 8005754:	b29b      	uxth	r3, r3
 8005756:	e05d      	b.n	8005814 <Get_Register_Value+0x220>
	case 0x0010:
		return pHDN_fill_count;
 8005758:	4b47      	ldr	r3, [pc, #284]	@ (8005878 <Get_Register_Value+0x284>)
 800575a:	681b      	ldr	r3, [r3, #0]
 800575c:	b29b      	uxth	r3, r3
 800575e:	e059      	b.n	8005814 <Get_Register_Value+0x220>
	case 0x00011:
		return water_fill_count;
 8005760:	4b46      	ldr	r3, [pc, #280]	@ (800587c <Get_Register_Value+0x288>)
 8005762:	681b      	ldr	r3, [r3, #0]
 8005764:	b29b      	uxth	r3, r3
 8005766:	e055      	b.n	8005814 <Get_Register_Value+0x220>
	case 0x00012:
		return ECA_ON_count;
 8005768:	4b45      	ldr	r3, [pc, #276]	@ (8005880 <Get_Register_Value+0x28c>)
 800576a:	681b      	ldr	r3, [r3, #0]
 800576c:	b29b      	uxth	r3, r3
 800576e:	e051      	b.n	8005814 <Get_Register_Value+0x220>
	case 0x00013:
		return PHD_ON_count;
 8005770:	4b44      	ldr	r3, [pc, #272]	@ (8005884 <Get_Register_Value+0x290>)
 8005772:	681b      	ldr	r3, [r3, #0]
 8005774:	b29b      	uxth	r3, r3
 8005776:	e04d      	b.n	8005814 <Get_Register_Value+0x220>
	case 0x00014:
		return PHUP_ON_count;
 8005778:	4b43      	ldr	r3, [pc, #268]	@ (8005888 <Get_Register_Value+0x294>)
 800577a:	681b      	ldr	r3, [r3, #0]
 800577c:	b29b      	uxth	r3, r3
 800577e:	e049      	b.n	8005814 <Get_Register_Value+0x220>
	case 0x00015:
		return pump_on_hours;
 8005780:	4b42      	ldr	r3, [pc, #264]	@ (800588c <Get_Register_Value+0x298>)
 8005782:	681b      	ldr	r3, [r3, #0]
 8005784:	b29b      	uxth	r3, r3
 8005786:	e045      	b.n	8005814 <Get_Register_Value+0x220>

		// Error flags
	case 0x0040:
		return Wtemp_Error;
 8005788:	4b41      	ldr	r3, [pc, #260]	@ (8005890 <Get_Register_Value+0x29c>)
 800578a:	781b      	ldrb	r3, [r3, #0]
 800578c:	e042      	b.n	8005814 <Get_Register_Value+0x220>
	case 0x0041:
		return Envir_HT_Error;
 800578e:	4b41      	ldr	r3, [pc, #260]	@ (8005894 <Get_Register_Value+0x2a0>)
 8005790:	781b      	ldrb	r3, [r3, #0]
 8005792:	e03f      	b.n	8005814 <Get_Register_Value+0x220>
	case 0x0042:
		return Lux_Error;
 8005794:	4b40      	ldr	r3, [pc, #256]	@ (8005898 <Get_Register_Value+0x2a4>)
 8005796:	781b      	ldrb	r3, [r3, #0]
 8005798:	e03c      	b.n	8005814 <Get_Register_Value+0x220>
	case 0x0043:
		return TP4_ERROR;
 800579a:	4b40      	ldr	r3, [pc, #256]	@ (800589c <Get_Register_Value+0x2a8>)
 800579c:	781b      	ldrb	r3, [r3, #0]
 800579e:	e039      	b.n	8005814 <Get_Register_Value+0x220>
	case 0x0044:
		return Ec_Pump_Error;
 80057a0:	4b3f      	ldr	r3, [pc, #252]	@ (80058a0 <Get_Register_Value+0x2ac>)
 80057a2:	781b      	ldrb	r3, [r3, #0]
 80057a4:	e036      	b.n	8005814 <Get_Register_Value+0x220>
	case 0x0045:
		return pHd_Pump_Error;
 80057a6:	4b3f      	ldr	r3, [pc, #252]	@ (80058a4 <Get_Register_Value+0x2b0>)
 80057a8:	781b      	ldrb	r3, [r3, #0]
 80057aa:	e033      	b.n	8005814 <Get_Register_Value+0x220>
	case 0x0046:
		return pHup_Pump_Error;
 80057ac:	4b3e      	ldr	r3, [pc, #248]	@ (80058a8 <Get_Register_Value+0x2b4>)
 80057ae:	781b      	ldrb	r3, [r3, #0]
 80057b0:	e030      	b.n	8005814 <Get_Register_Value+0x220>

	case 0x0047:
		return pH_Error;
 80057b2:	4b3e      	ldr	r3, [pc, #248]	@ (80058ac <Get_Register_Value+0x2b8>)
 80057b4:	781b      	ldrb	r3, [r3, #0]
 80057b6:	e02d      	b.n	8005814 <Get_Register_Value+0x220>
	case 0x0048:
		return EC_Error;
 80057b8:	4b3d      	ldr	r3, [pc, #244]	@ (80058b0 <Get_Register_Value+0x2bc>)
 80057ba:	781b      	ldrb	r3, [r3, #0]
 80057bc:	e02a      	b.n	8005814 <Get_Register_Value+0x220>
	case 0x0049:
		return soil_errorSensors;
 80057be:	4b3d      	ldr	r3, [pc, #244]	@ (80058b4 <Get_Register_Value+0x2c0>)
 80057c0:	881b      	ldrh	r3, [r3, #0]
 80057c2:	e027      	b.n	8005814 <Get_Register_Value+0x220>
	case 0x004a:
		return TP4_Temp_error;
 80057c4:	4b3c      	ldr	r3, [pc, #240]	@ (80058b8 <Get_Register_Value+0x2c4>)
 80057c6:	781b      	ldrb	r3, [r3, #0]
 80057c8:	e024      	b.n	8005814 <Get_Register_Value+0x220>

		//status

	case 0x1000:
		return valvestatus;
 80057ca:	4b3c      	ldr	r3, [pc, #240]	@ (80058bc <Get_Register_Value+0x2c8>)
 80057cc:	781b      	ldrb	r3, [r3, #0]
 80057ce:	e021      	b.n	8005814 <Get_Register_Value+0x220>
	case 0X1001:
		return waterpump_status;
 80057d0:	4b3b      	ldr	r3, [pc, #236]	@ (80058c0 <Get_Register_Value+0x2cc>)
 80057d2:	781b      	ldrb	r3, [r3, #0]
 80057d4:	e01e      	b.n	8005814 <Get_Register_Value+0x220>
	case 0x1002:
		return EcA_status;
 80057d6:	4b3b      	ldr	r3, [pc, #236]	@ (80058c4 <Get_Register_Value+0x2d0>)
 80057d8:	781b      	ldrb	r3, [r3, #0]
 80057da:	e01b      	b.n	8005814 <Get_Register_Value+0x220>
	case 0x1003:
		return EcB_status;
 80057dc:	4b3a      	ldr	r3, [pc, #232]	@ (80058c8 <Get_Register_Value+0x2d4>)
 80057de:	781b      	ldrb	r3, [r3, #0]
 80057e0:	e018      	b.n	8005814 <Get_Register_Value+0x220>
	case 0x1004:
		return pHUp_status;
 80057e2:	4b3a      	ldr	r3, [pc, #232]	@ (80058cc <Get_Register_Value+0x2d8>)
 80057e4:	781b      	ldrb	r3, [r3, #0]
 80057e6:	e015      	b.n	8005814 <Get_Register_Value+0x220>
	case 0x1005:
		return pHDown_status;
 80057e8:	4b39      	ldr	r3, [pc, #228]	@ (80058d0 <Get_Register_Value+0x2dc>)
 80057ea:	781b      	ldrb	r3, [r3, #0]
 80057ec:	e012      	b.n	8005814 <Get_Register_Value+0x220>
	case 0x1006:
		return FAN_Status;
 80057ee:	4b39      	ldr	r3, [pc, #228]	@ (80058d4 <Get_Register_Value+0x2e0>)
 80057f0:	781b      	ldrb	r3, [r3, #0]
 80057f2:	e00f      	b.n	8005814 <Get_Register_Value+0x220>
	case 0x1007:
		return Curtain_Status;
 80057f4:	4b38      	ldr	r3, [pc, #224]	@ (80058d8 <Get_Register_Value+0x2e4>)
 80057f6:	781b      	ldrb	r3, [r3, #0]
 80057f8:	e00c      	b.n	8005814 <Get_Register_Value+0x220>
	case 0x1008:
		return Fogger_Status;
 80057fa:	4b38      	ldr	r3, [pc, #224]	@ (80058dc <Get_Register_Value+0x2e8>)
 80057fc:	781b      	ldrb	r3, [r3, #0]
 80057fe:	e009      	b.n	8005814 <Get_Register_Value+0x220>
	case 0x1009:
		return light_status;
 8005800:	4b37      	ldr	r3, [pc, #220]	@ (80058e0 <Get_Register_Value+0x2ec>)
 8005802:	781b      	ldrb	r3, [r3, #0]
 8005804:	e006      	b.n	8005814 <Get_Register_Value+0x220>

	case 0x101A:
		return macro_status;
 8005806:	4b37      	ldr	r3, [pc, #220]	@ (80058e4 <Get_Register_Value+0x2f0>)
 8005808:	781b      	ldrb	r3, [r3, #0]
 800580a:	e003      	b.n	8005814 <Get_Register_Value+0x220>

	case 0x101b:
		return micro_status;
 800580c:	4b36      	ldr	r3, [pc, #216]	@ (80058e8 <Get_Register_Value+0x2f4>)
 800580e:	781b      	ldrb	r3, [r3, #0]
 8005810:	e000      	b.n	8005814 <Get_Register_Value+0x220>

	default:
		return 0;
 8005812:	2300      	movs	r3, #0
	}
}
 8005814:	0018      	movs	r0, r3
 8005816:	46bd      	mov	sp, r7
 8005818:	b004      	add	sp, #16
 800581a:	bd80      	pop	{r7, pc}
 800581c:	20000678 	.word	0x20000678
 8005820:	20000978 	.word	0x20000978
 8005824:	fffff000 	.word	0xfffff000
 8005828:	08016fdc 	.word	0x08016fdc
 800582c:	0801704c 	.word	0x0801704c
 8005830:	0000101b 	.word	0x0000101b
 8005834:	20000898 	.word	0x20000898
 8005838:	41200000 	.word	0x41200000
 800583c:	200008ac 	.word	0x200008ac
 8005840:	200008a8 	.word	0x200008a8
 8005844:	200008a4 	.word	0x200008a4
 8005848:	20000996 	.word	0x20000996
 800584c:	2000089c 	.word	0x2000089c
 8005850:	200008a0 	.word	0x200008a0
 8005854:	200009d1 	.word	0x200009d1
 8005858:	200009d2 	.word	0x200009d2
 800585c:	200009d3 	.word	0x200009d3
 8005860:	200009d4 	.word	0x200009d4
 8005864:	200009d5 	.word	0x200009d5
 8005868:	20000774 	.word	0x20000774
 800586c:	20000288 	.word	0x20000288
 8005870:	20000290 	.word	0x20000290
 8005874:	20000294 	.word	0x20000294
 8005878:	2000028c 	.word	0x2000028c
 800587c:	20000e54 	.word	0x20000e54
 8005880:	20000e58 	.word	0x20000e58
 8005884:	20000e5c 	.word	0x20000e5c
 8005888:	20000e60 	.word	0x20000e60
 800588c:	200009fc 	.word	0x200009fc
 8005890:	2000085d 	.word	0x2000085d
 8005894:	200009d9 	.word	0x200009d9
 8005898:	200009d8 	.word	0x200009d8
 800589c:	200009d7 	.word	0x200009d7
 80058a0:	20000e35 	.word	0x20000e35
 80058a4:	20000e36 	.word	0x20000e36
 80058a8:	20000e37 	.word	0x20000e37
 80058ac:	20000771 	.word	0x20000771
 80058b0:	200002ec 	.word	0x200002ec
 80058b4:	20000e46 	.word	0x20000e46
 80058b8:	200009cc 	.word	0x200009cc
 80058bc:	20000e38 	.word	0x20000e38
 80058c0:	20000e3d 	.word	0x20000e3d
 80058c4:	20000e39 	.word	0x20000e39
 80058c8:	20000e3a 	.word	0x20000e3a
 80058cc:	20000e3c 	.word	0x20000e3c
 80058d0:	20000e3b 	.word	0x20000e3b
 80058d4:	20000e41 	.word	0x20000e41
 80058d8:	20000e42 	.word	0x20000e42
 80058dc:	20000e43 	.word	0x20000e43
 80058e0:	200005db 	.word	0x200005db
 80058e4:	20000779 	.word	0x20000779
 80058e8:	2000077a 	.word	0x2000077a

080058ec <Modbus_StartReception>:

// ================= UART Reception =================
void Modbus_StartReception(void) {
 80058ec:	b580      	push	{r7, lr}
 80058ee:	af00      	add	r7, sp, #0
	Modbus_Buffer_Count1 = 0;
 80058f0:	4b0d      	ldr	r3, [pc, #52]	@ (8005928 <Modbus_StartReception+0x3c>)
 80058f2:	2200      	movs	r2, #0
 80058f4:	801a      	strh	r2, [r3, #0]
	FrameReceived = 0;
 80058f6:	4b0d      	ldr	r3, [pc, #52]	@ (800592c <Modbus_StartReception+0x40>)
 80058f8:	2200      	movs	r2, #0
 80058fa:	701a      	strb	r2, [r3, #0]
	HAL_UART_Receive_IT(&huart1, &RxByte, 1);
 80058fc:	490c      	ldr	r1, [pc, #48]	@ (8005930 <Modbus_StartReception+0x44>)
 80058fe:	4b0d      	ldr	r3, [pc, #52]	@ (8005934 <Modbus_StartReception+0x48>)
 8005900:	2201      	movs	r2, #1
 8005902:	0018      	movs	r0, r3
 8005904:	f00a fcea 	bl	80102dc <HAL_UART_Receive_IT>

	uart2_rx_len = 0;
 8005908:	4b0b      	ldr	r3, [pc, #44]	@ (8005938 <Modbus_StartReception+0x4c>)
 800590a:	2200      	movs	r2, #0
 800590c:	801a      	strh	r2, [r3, #0]
	    uart2_frame_ready = 0;
 800590e:	4b0b      	ldr	r3, [pc, #44]	@ (800593c <Modbus_StartReception+0x50>)
 8005910:	2200      	movs	r2, #0
 8005912:	701a      	strb	r2, [r3, #0]
	    HAL_UART_Receive_IT(&huart2, &uart2_rx_byte, 1);
 8005914:	490a      	ldr	r1, [pc, #40]	@ (8005940 <Modbus_StartReception+0x54>)
 8005916:	4b0b      	ldr	r3, [pc, #44]	@ (8005944 <Modbus_StartReception+0x58>)
 8005918:	2201      	movs	r2, #1
 800591a:	0018      	movs	r0, r3
 800591c:	f00a fcde 	bl	80102dc <HAL_UART_Receive_IT>

}
 8005920:	46c0      	nop			@ (mov r8, r8)
 8005922:	46bd      	mov	sp, r7
 8005924:	bd80      	pop	{r7, pc}
 8005926:	46c0      	nop			@ (mov r8, r8)
 8005928:	20000640 	.word	0x20000640
 800592c:	20000644 	.word	0x20000644
 8005930:	200005da 	.word	0x200005da
 8005934:	20000bdc 	.word	0x20000bdc
 8005938:	200005d8 	.word	0x200005d8
 800593c:	20000645 	.word	0x20000645
 8005940:	200004d6 	.word	0x200004d6
 8005944:	20000c70 	.word	0x20000c70

08005948 <HAL_UART_RxCpltCallback>:

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart) {
 8005948:	b580      	push	{r7, lr}
 800594a:	b082      	sub	sp, #8
 800594c:	af00      	add	r7, sp, #0
 800594e:	6078      	str	r0, [r7, #4]

	if (huart->Instance == USART1) {
 8005950:	687b      	ldr	r3, [r7, #4]
 8005952:	681b      	ldr	r3, [r3, #0]
 8005954:	4a25      	ldr	r2, [pc, #148]	@ (80059ec <HAL_UART_RxCpltCallback+0xa4>)
 8005956:	4293      	cmp	r3, r2
 8005958:	d11c      	bne.n	8005994 <HAL_UART_RxCpltCallback+0x4c>
//    	sprintf(buf, "interrupt ...\r\n");
//    			        HAL_UART_Transmit(&huart2, (uint8_t*)buf, strlen(buf), HAL_MAX_DELAY);
		if (Modbus_Buffer_Count1 < FA_MODBUS_BUFFER_SIZE) {
 800595a:	4b25      	ldr	r3, [pc, #148]	@ (80059f0 <HAL_UART_RxCpltCallback+0xa8>)
 800595c:	881b      	ldrh	r3, [r3, #0]
 800595e:	2b63      	cmp	r3, #99	@ 0x63
 8005960:	d80a      	bhi.n	8005978 <HAL_UART_RxCpltCallback+0x30>
			Modbus_Slave_Buffer[Modbus_Buffer_Count1++] = RxByte;
 8005962:	4b23      	ldr	r3, [pc, #140]	@ (80059f0 <HAL_UART_RxCpltCallback+0xa8>)
 8005964:	881b      	ldrh	r3, [r3, #0]
 8005966:	1c5a      	adds	r2, r3, #1
 8005968:	b291      	uxth	r1, r2
 800596a:	4a21      	ldr	r2, [pc, #132]	@ (80059f0 <HAL_UART_RxCpltCallback+0xa8>)
 800596c:	8011      	strh	r1, [r2, #0]
 800596e:	001a      	movs	r2, r3
 8005970:	4b20      	ldr	r3, [pc, #128]	@ (80059f4 <HAL_UART_RxCpltCallback+0xac>)
 8005972:	7819      	ldrb	r1, [r3, #0]
 8005974:	4b20      	ldr	r3, [pc, #128]	@ (80059f8 <HAL_UART_RxCpltCallback+0xb0>)
 8005976:	5499      	strb	r1, [r3, r2]
		}
		if (Modbus_Buffer_Count1 >= 8) { // minimum frame
 8005978:	4b1d      	ldr	r3, [pc, #116]	@ (80059f0 <HAL_UART_RxCpltCallback+0xa8>)
 800597a:	881b      	ldrh	r3, [r3, #0]
 800597c:	2b07      	cmp	r3, #7
 800597e:	d902      	bls.n	8005986 <HAL_UART_RxCpltCallback+0x3e>

			FrameReceived = 1;
 8005980:	4b1e      	ldr	r3, [pc, #120]	@ (80059fc <HAL_UART_RxCpltCallback+0xb4>)
 8005982:	2201      	movs	r2, #1
 8005984:	701a      	strb	r2, [r3, #0]
		}
		HAL_UART_Receive_IT(&huart1, &RxByte, 1); // continue reception
 8005986:	491b      	ldr	r1, [pc, #108]	@ (80059f4 <HAL_UART_RxCpltCallback+0xac>)
 8005988:	4b1d      	ldr	r3, [pc, #116]	@ (8005a00 <HAL_UART_RxCpltCallback+0xb8>)
 800598a:	2201      	movs	r2, #1
 800598c:	0018      	movs	r0, r3
 800598e:	f00a fca5 	bl	80102dc <HAL_UART_Receive_IT>
	            }
	        }
	        HAL_UART_Receive_IT(&huart2, &uart2_rx_byte, 1);
	    }

}
 8005992:	e026      	b.n	80059e2 <HAL_UART_RxCpltCallback+0x9a>
	else if (huart->Instance == USART2)
 8005994:	687b      	ldr	r3, [r7, #4]
 8005996:	681b      	ldr	r3, [r3, #0]
 8005998:	4a1a      	ldr	r2, [pc, #104]	@ (8005a04 <HAL_UART_RxCpltCallback+0xbc>)
 800599a:	4293      	cmp	r3, r2
 800599c:	d121      	bne.n	80059e2 <HAL_UART_RxCpltCallback+0x9a>
	        if (uart2_rx_len < UART2_MAX_FRAME - 1)
 800599e:	4b1a      	ldr	r3, [pc, #104]	@ (8005a08 <HAL_UART_RxCpltCallback+0xc0>)
 80059a0:	881b      	ldrh	r3, [r3, #0]
 80059a2:	2bfe      	cmp	r3, #254	@ 0xfe
 80059a4:	d817      	bhi.n	80059d6 <HAL_UART_RxCpltCallback+0x8e>
	            uart2_rx_buf[uart2_rx_len++] = uart2_rx_byte;
 80059a6:	4b18      	ldr	r3, [pc, #96]	@ (8005a08 <HAL_UART_RxCpltCallback+0xc0>)
 80059a8:	881b      	ldrh	r3, [r3, #0]
 80059aa:	1c5a      	adds	r2, r3, #1
 80059ac:	b291      	uxth	r1, r2
 80059ae:	4a16      	ldr	r2, [pc, #88]	@ (8005a08 <HAL_UART_RxCpltCallback+0xc0>)
 80059b0:	8011      	strh	r1, [r2, #0]
 80059b2:	001a      	movs	r2, r3
 80059b4:	4b15      	ldr	r3, [pc, #84]	@ (8005a0c <HAL_UART_RxCpltCallback+0xc4>)
 80059b6:	7819      	ldrb	r1, [r3, #0]
 80059b8:	4b15      	ldr	r3, [pc, #84]	@ (8005a10 <HAL_UART_RxCpltCallback+0xc8>)
 80059ba:	5499      	strb	r1, [r3, r2]
	            if (uart2_rx_byte == '\n')
 80059bc:	4b13      	ldr	r3, [pc, #76]	@ (8005a0c <HAL_UART_RxCpltCallback+0xc4>)
 80059be:	781b      	ldrb	r3, [r3, #0]
 80059c0:	2b0a      	cmp	r3, #10
 80059c2:	d108      	bne.n	80059d6 <HAL_UART_RxCpltCallback+0x8e>
	                uart2_rx_buf[uart2_rx_len] = '\0';
 80059c4:	4b10      	ldr	r3, [pc, #64]	@ (8005a08 <HAL_UART_RxCpltCallback+0xc0>)
 80059c6:	881b      	ldrh	r3, [r3, #0]
 80059c8:	001a      	movs	r2, r3
 80059ca:	4b11      	ldr	r3, [pc, #68]	@ (8005a10 <HAL_UART_RxCpltCallback+0xc8>)
 80059cc:	2100      	movs	r1, #0
 80059ce:	5499      	strb	r1, [r3, r2]
	                uart2_frame_ready = 1;
 80059d0:	4b10      	ldr	r3, [pc, #64]	@ (8005a14 <HAL_UART_RxCpltCallback+0xcc>)
 80059d2:	2201      	movs	r2, #1
 80059d4:	701a      	strb	r2, [r3, #0]
	        HAL_UART_Receive_IT(&huart2, &uart2_rx_byte, 1);
 80059d6:	490d      	ldr	r1, [pc, #52]	@ (8005a0c <HAL_UART_RxCpltCallback+0xc4>)
 80059d8:	4b0f      	ldr	r3, [pc, #60]	@ (8005a18 <HAL_UART_RxCpltCallback+0xd0>)
 80059da:	2201      	movs	r2, #1
 80059dc:	0018      	movs	r0, r3
 80059de:	f00a fc7d 	bl	80102dc <HAL_UART_Receive_IT>
}
 80059e2:	46c0      	nop			@ (mov r8, r8)
 80059e4:	46bd      	mov	sp, r7
 80059e6:	b002      	add	sp, #8
 80059e8:	bd80      	pop	{r7, pc}
 80059ea:	46c0      	nop			@ (mov r8, r8)
 80059ec:	40013800 	.word	0x40013800
 80059f0:	20000640 	.word	0x20000640
 80059f4:	200005da 	.word	0x200005da
 80059f8:	200005dc 	.word	0x200005dc
 80059fc:	20000644 	.word	0x20000644
 8005a00:	20000bdc 	.word	0x20000bdc
 8005a04:	40004400 	.word	0x40004400
 8005a08:	200005d8 	.word	0x200005d8
 8005a0c:	200004d6 	.word	0x200004d6
 8005a10:	200004d8 	.word	0x200004d8
 8005a14:	20000645 	.word	0x20000645
 8005a18:	20000c70 	.word	0x20000c70

08005a1c <Handle_Read_Registers>:

// ===================== Read Registers (0x03) =====================
void Handle_Read_Registers(uint16_t startAddr, uint16_t numRegs) {
 8005a1c:	b5f0      	push	{r4, r5, r6, r7, lr}
 8005a1e:	b09f      	sub	sp, #124	@ 0x7c
 8005a20:	af00      	add	r7, sp, #0
 8005a22:	0002      	movs	r2, r0
 8005a24:	1dbb      	adds	r3, r7, #6
 8005a26:	801a      	strh	r2, [r3, #0]
 8005a28:	1d3b      	adds	r3, r7, #4
 8005a2a:	1c0a      	adds	r2, r1, #0
 8005a2c:	801a      	strh	r2, [r3, #0]
	uint8_t response[FA_MODBUS_BUFFER_SIZE];
	uint8_t idx = 0;
 8005a2e:	2077      	movs	r0, #119	@ 0x77
 8005a30:	183b      	adds	r3, r7, r0
 8005a32:	2200      	movs	r2, #0
 8005a34:	701a      	strb	r2, [r3, #0]

	response[idx++] = SLAVE_ID;
 8005a36:	183b      	adds	r3, r7, r0
 8005a38:	781b      	ldrb	r3, [r3, #0]
 8005a3a:	183a      	adds	r2, r7, r0
 8005a3c:	1c59      	adds	r1, r3, #1
 8005a3e:	7011      	strb	r1, [r2, #0]
 8005a40:	001a      	movs	r2, r3
 8005a42:	240c      	movs	r4, #12
 8005a44:	193b      	adds	r3, r7, r4
 8005a46:	2101      	movs	r1, #1
 8005a48:	5499      	strb	r1, [r3, r2]
	response[idx++] = 0x03;
 8005a4a:	183b      	adds	r3, r7, r0
 8005a4c:	781b      	ldrb	r3, [r3, #0]
 8005a4e:	183a      	adds	r2, r7, r0
 8005a50:	1c59      	adds	r1, r3, #1
 8005a52:	7011      	strb	r1, [r2, #0]
 8005a54:	001a      	movs	r2, r3
 8005a56:	193b      	adds	r3, r7, r4
 8005a58:	2103      	movs	r1, #3
 8005a5a:	5499      	strb	r1, [r3, r2]
	response[idx++] = numRegs * 2; // byte count
 8005a5c:	1d3b      	adds	r3, r7, #4
 8005a5e:	881b      	ldrh	r3, [r3, #0]
 8005a60:	b2d9      	uxtb	r1, r3
 8005a62:	183b      	adds	r3, r7, r0
 8005a64:	781b      	ldrb	r3, [r3, #0]
 8005a66:	183a      	adds	r2, r7, r0
 8005a68:	1c58      	adds	r0, r3, #1
 8005a6a:	7010      	strb	r0, [r2, #0]
 8005a6c:	001a      	movs	r2, r3
 8005a6e:	1c0b      	adds	r3, r1, #0
 8005a70:	18db      	adds	r3, r3, r3
 8005a72:	b2d9      	uxtb	r1, r3
 8005a74:	193b      	adds	r3, r7, r4
 8005a76:	5499      	strb	r1, [r3, r2]

	for (uint16_t i = 0; i < numRegs; i++) {
 8005a78:	2374      	movs	r3, #116	@ 0x74
 8005a7a:	18fb      	adds	r3, r7, r3
 8005a7c:	2200      	movs	r2, #0
 8005a7e:	801a      	strh	r2, [r3, #0]
 8005a80:	e02c      	b.n	8005adc <Handle_Read_Registers+0xc0>
		uint16_t val = Get_Register_Value(startAddr + i);
 8005a82:	1dba      	adds	r2, r7, #6
 8005a84:	2574      	movs	r5, #116	@ 0x74
 8005a86:	197b      	adds	r3, r7, r5
 8005a88:	8812      	ldrh	r2, [r2, #0]
 8005a8a:	881b      	ldrh	r3, [r3, #0]
 8005a8c:	18d3      	adds	r3, r2, r3
 8005a8e:	b29b      	uxth	r3, r3
 8005a90:	2670      	movs	r6, #112	@ 0x70
 8005a92:	19bc      	adds	r4, r7, r6
 8005a94:	0018      	movs	r0, r3
 8005a96:	f7ff fdad 	bl	80055f4 <Get_Register_Value>
 8005a9a:	0003      	movs	r3, r0
 8005a9c:	8023      	strh	r3, [r4, #0]
		response[idx++] = val >> 8;
 8005a9e:	19bb      	adds	r3, r7, r6
 8005aa0:	881b      	ldrh	r3, [r3, #0]
 8005aa2:	0a1b      	lsrs	r3, r3, #8
 8005aa4:	b299      	uxth	r1, r3
 8005aa6:	2477      	movs	r4, #119	@ 0x77
 8005aa8:	193b      	adds	r3, r7, r4
 8005aaa:	781b      	ldrb	r3, [r3, #0]
 8005aac:	193a      	adds	r2, r7, r4
 8005aae:	1c58      	adds	r0, r3, #1
 8005ab0:	7010      	strb	r0, [r2, #0]
 8005ab2:	001a      	movs	r2, r3
 8005ab4:	b2c9      	uxtb	r1, r1
 8005ab6:	200c      	movs	r0, #12
 8005ab8:	183b      	adds	r3, r7, r0
 8005aba:	5499      	strb	r1, [r3, r2]
		response[idx++] = val & 0xFF;
 8005abc:	193b      	adds	r3, r7, r4
 8005abe:	781b      	ldrb	r3, [r3, #0]
 8005ac0:	193a      	adds	r2, r7, r4
 8005ac2:	1c59      	adds	r1, r3, #1
 8005ac4:	7011      	strb	r1, [r2, #0]
 8005ac6:	001a      	movs	r2, r3
 8005ac8:	19bb      	adds	r3, r7, r6
 8005aca:	881b      	ldrh	r3, [r3, #0]
 8005acc:	b2d9      	uxtb	r1, r3
 8005ace:	183b      	adds	r3, r7, r0
 8005ad0:	5499      	strb	r1, [r3, r2]
	for (uint16_t i = 0; i < numRegs; i++) {
 8005ad2:	197b      	adds	r3, r7, r5
 8005ad4:	881a      	ldrh	r2, [r3, #0]
 8005ad6:	197b      	adds	r3, r7, r5
 8005ad8:	3201      	adds	r2, #1
 8005ada:	801a      	strh	r2, [r3, #0]
 8005adc:	2374      	movs	r3, #116	@ 0x74
 8005ade:	18fa      	adds	r2, r7, r3
 8005ae0:	1d3b      	adds	r3, r7, #4
 8005ae2:	8812      	ldrh	r2, [r2, #0]
 8005ae4:	881b      	ldrh	r3, [r3, #0]
 8005ae6:	429a      	cmp	r2, r3
 8005ae8:	d3cb      	bcc.n	8005a82 <Handle_Read_Registers+0x66>
	}

	uint16_t crc = ModbusCRC16(response, idx);
 8005aea:	2477      	movs	r4, #119	@ 0x77
 8005aec:	193b      	adds	r3, r7, r4
 8005aee:	781a      	ldrb	r2, [r3, #0]
 8005af0:	250c      	movs	r5, #12
 8005af2:	197b      	adds	r3, r7, r5
 8005af4:	0011      	movs	r1, r2
 8005af6:	0018      	movs	r0, r3
 8005af8:	f002 f950 	bl	8007d9c <ModbusCRC16>
 8005afc:	0002      	movs	r2, r0
 8005afe:	2672      	movs	r6, #114	@ 0x72
 8005b00:	19bb      	adds	r3, r7, r6
 8005b02:	801a      	strh	r2, [r3, #0]
	response[idx++] = crc >> 8;
 8005b04:	19bb      	adds	r3, r7, r6
 8005b06:	881b      	ldrh	r3, [r3, #0]
 8005b08:	0a1b      	lsrs	r3, r3, #8
 8005b0a:	b299      	uxth	r1, r3
 8005b0c:	193b      	adds	r3, r7, r4
 8005b0e:	781b      	ldrb	r3, [r3, #0]
 8005b10:	193a      	adds	r2, r7, r4
 8005b12:	1c58      	adds	r0, r3, #1
 8005b14:	7010      	strb	r0, [r2, #0]
 8005b16:	001a      	movs	r2, r3
 8005b18:	b2c9      	uxtb	r1, r1
 8005b1a:	197b      	adds	r3, r7, r5
 8005b1c:	5499      	strb	r1, [r3, r2]
	response[idx++] = crc & 0xFF;
 8005b1e:	193b      	adds	r3, r7, r4
 8005b20:	781b      	ldrb	r3, [r3, #0]
 8005b22:	193a      	adds	r2, r7, r4
 8005b24:	1c59      	adds	r1, r3, #1
 8005b26:	7011      	strb	r1, [r2, #0]
 8005b28:	001a      	movs	r2, r3
 8005b2a:	19bb      	adds	r3, r7, r6
 8005b2c:	881b      	ldrh	r3, [r3, #0]
 8005b2e:	b2d9      	uxtb	r1, r3
 8005b30:	197b      	adds	r3, r7, r5
 8005b32:	5499      	strb	r1, [r3, r2]
//        sprintf(buffer + strlen(buffer), "%02X ", response[j]);
//    sprintf(buffer + strlen(buffer), "\r\n");
//    HAL_UART_Transmit(&huart2, (uint8_t*)buffer, strlen(buffer), HAL_MAX_DELAY);

	// Send Frame
	FA_ENABLE_TX(1);
 8005b34:	2001      	movs	r0, #1
 8005b36:	f001 fedd 	bl	80078f4 <FA_ENABLE_TX>
	HAL_UART_Transmit(&huart1, response, idx, HAL_MAX_DELAY);
 8005b3a:	193b      	adds	r3, r7, r4
 8005b3c:	781b      	ldrb	r3, [r3, #0]
 8005b3e:	b29a      	uxth	r2, r3
 8005b40:	2301      	movs	r3, #1
 8005b42:	425b      	negs	r3, r3
 8005b44:	1979      	adds	r1, r7, r5
 8005b46:	4806      	ldr	r0, [pc, #24]	@ (8005b60 <Handle_Read_Registers+0x144>)
 8005b48:	f00a fa3e 	bl	800ffc8 <HAL_UART_Transmit>
	HAL_Delay(2);
 8005b4c:	2002      	movs	r0, #2
 8005b4e:	f005 fe2d 	bl	800b7ac <HAL_Delay>
	FA_ENABLE_TX(0);
 8005b52:	2000      	movs	r0, #0
 8005b54:	f001 fece 	bl	80078f4 <FA_ENABLE_TX>
}
 8005b58:	46c0      	nop			@ (mov r8, r8)
 8005b5a:	46bd      	mov	sp, r7
 8005b5c:	b01f      	add	sp, #124	@ 0x7c
 8005b5e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005b60:	20000bdc 	.word	0x20000bdc

08005b64 <Handle_Write_Multiple_Registers>:

// ===================== Write Multiple Registers (0x10) =====================

void Handle_Write_Multiple_Registers(uint16_t startAddr, uint16_t numRegs,
		uint8_t *data) {
 8005b64:	b5f0      	push	{r4, r5, r6, r7, lr}
 8005b66:	b08b      	sub	sp, #44	@ 0x2c
 8005b68:	af00      	add	r7, sp, #0
 8005b6a:	603a      	str	r2, [r7, #0]
 8005b6c:	1dbb      	adds	r3, r7, #6
 8005b6e:	1c02      	adds	r2, r0, #0
 8005b70:	801a      	strh	r2, [r3, #0]
 8005b72:	1d3b      	adds	r3, r7, #4
 8005b74:	1c0a      	adds	r2, r1, #0
 8005b76:	801a      	strh	r2, [r3, #0]
	uint8_t valueIndex = 0;
 8005b78:	2327      	movs	r3, #39	@ 0x27
 8005b7a:	18fb      	adds	r3, r7, r3
 8005b7c:	2200      	movs	r2, #0
 8005b7e:	701a      	strb	r2, [r3, #0]
	uint8_t isEpochWrite = 0;
 8005b80:	2326      	movs	r3, #38	@ 0x26
 8005b82:	18fb      	adds	r3, r7, r3
 8005b84:	2200      	movs	r2, #0
 8005b86:	701a      	strb	r2, [r3, #0]
	for (uint16_t i = 0; i < numRegs; i++) {
 8005b88:	2324      	movs	r3, #36	@ 0x24
 8005b8a:	18fb      	adds	r3, r7, r3
 8005b8c:	2200      	movs	r2, #0
 8005b8e:	801a      	strh	r2, [r3, #0]
 8005b90:	e1fb      	b.n	8005f8a <Handle_Write_Multiple_Registers+0x426>
		uint16_t val = (data[valueIndex] << 8) | data[valueIndex + 1];
 8005b92:	2027      	movs	r0, #39	@ 0x27
 8005b94:	183b      	adds	r3, r7, r0
 8005b96:	781b      	ldrb	r3, [r3, #0]
 8005b98:	683a      	ldr	r2, [r7, #0]
 8005b9a:	18d3      	adds	r3, r2, r3
 8005b9c:	781b      	ldrb	r3, [r3, #0]
 8005b9e:	b21b      	sxth	r3, r3
 8005ba0:	021b      	lsls	r3, r3, #8
 8005ba2:	b21a      	sxth	r2, r3
 8005ba4:	183b      	adds	r3, r7, r0
 8005ba6:	781b      	ldrb	r3, [r3, #0]
 8005ba8:	3301      	adds	r3, #1
 8005baa:	6839      	ldr	r1, [r7, #0]
 8005bac:	18cb      	adds	r3, r1, r3
 8005bae:	781b      	ldrb	r3, [r3, #0]
 8005bb0:	b21b      	sxth	r3, r3
 8005bb2:	4313      	orrs	r3, r2
 8005bb4:	b21a      	sxth	r2, r3
 8005bb6:	231e      	movs	r3, #30
 8005bb8:	18fb      	adds	r3, r7, r3
 8005bba:	801a      	strh	r2, [r3, #0]
		valueIndex += 2;
 8005bbc:	183b      	adds	r3, r7, r0
 8005bbe:	183a      	adds	r2, r7, r0
 8005bc0:	7812      	ldrb	r2, [r2, #0]
 8005bc2:	3202      	adds	r2, #2
 8005bc4:	701a      	strb	r2, [r3, #0]

		switch (startAddr + i) {
 8005bc6:	1dbb      	adds	r3, r7, #6
 8005bc8:	881a      	ldrh	r2, [r3, #0]
 8005bca:	2324      	movs	r3, #36	@ 0x24
 8005bcc:	18fb      	adds	r3, r7, r3
 8005bce:	881b      	ldrh	r3, [r3, #0]
 8005bd0:	18d3      	adds	r3, r2, r3
 8005bd2:	4aca      	ldr	r2, [pc, #808]	@ (8005efc <Handle_Write_Multiple_Registers+0x398>)
 8005bd4:	4694      	mov	ip, r2
 8005bd6:	4463      	add	r3, ip
 8005bd8:	2b4b      	cmp	r3, #75	@ 0x4b
 8005bda:	d900      	bls.n	8005bde <Handle_Write_Multiple_Registers+0x7a>
 8005bdc:	e189      	b.n	8005ef2 <Handle_Write_Multiple_Registers+0x38e>
 8005bde:	009a      	lsls	r2, r3, #2
 8005be0:	4bc7      	ldr	r3, [pc, #796]	@ (8005f00 <Handle_Write_Multiple_Registers+0x39c>)
 8005be2:	18d3      	adds	r3, r2, r3
 8005be4:	681b      	ldr	r3, [r3, #0]
 8005be6:	469f      	mov	pc, r3
		case 0x07CF:
			W_Ecsetpoint = val;
 8005be8:	231e      	movs	r3, #30
 8005bea:	18fb      	adds	r3, r7, r3
 8005bec:	881a      	ldrh	r2, [r3, #0]
 8005bee:	4bc5      	ldr	r3, [pc, #788]	@ (8005f04 <Handle_Write_Multiple_Registers+0x3a0>)
 8005bf0:	601a      	str	r2, [r3, #0]
			EC_Setpoint = (float) W_Ecsetpoint / 100;
 8005bf2:	4bc4      	ldr	r3, [pc, #784]	@ (8005f04 <Handle_Write_Multiple_Registers+0x3a0>)
 8005bf4:	681b      	ldr	r3, [r3, #0]
 8005bf6:	0018      	movs	r0, r3
 8005bf8:	f7fb fe52 	bl	80018a0 <__aeabi_ui2f>
 8005bfc:	1c03      	adds	r3, r0, #0
 8005bfe:	49c2      	ldr	r1, [pc, #776]	@ (8005f08 <Handle_Write_Multiple_Registers+0x3a4>)
 8005c00:	1c18      	adds	r0, r3, #0
 8005c02:	f7fb f851 	bl	8000ca8 <__aeabi_fdiv>
 8005c06:	1c03      	adds	r3, r0, #0
 8005c08:	1c1a      	adds	r2, r3, #0
 8005c0a:	4bc0      	ldr	r3, [pc, #768]	@ (8005f0c <Handle_Write_Multiple_Registers+0x3a8>)
 8005c0c:	601a      	str	r2, [r3, #0]
			break;
 8005c0e:	e1b6      	b.n	8005f7e <Handle_Write_Multiple_Registers+0x41a>
		case 0x07D0:
			Ecdose_sec = val;
 8005c10:	231e      	movs	r3, #30
 8005c12:	18fb      	adds	r3, r7, r3
 8005c14:	881a      	ldrh	r2, [r3, #0]
 8005c16:	4bbe      	ldr	r3, [pc, #760]	@ (8005f10 <Handle_Write_Multiple_Registers+0x3ac>)
 8005c18:	601a      	str	r2, [r3, #0]
			break;
 8005c1a:	e1b0      	b.n	8005f7e <Handle_Write_Multiple_Registers+0x41a>
		case 0x07D1:
			Ecdose_cycle = val;
 8005c1c:	231e      	movs	r3, #30
 8005c1e:	18fb      	adds	r3, r7, r3
 8005c20:	881a      	ldrh	r2, [r3, #0]
 8005c22:	4bbc      	ldr	r3, [pc, #752]	@ (8005f14 <Handle_Write_Multiple_Registers+0x3b0>)
 8005c24:	601a      	str	r2, [r3, #0]
			break;
 8005c26:	e1aa      	b.n	8005f7e <Handle_Write_Multiple_Registers+0x41a>

		case 0x07D2:
			W_pH_min = val;
 8005c28:	231e      	movs	r3, #30
 8005c2a:	18fb      	adds	r3, r7, r3
 8005c2c:	881a      	ldrh	r2, [r3, #0]
 8005c2e:	4bba      	ldr	r3, [pc, #744]	@ (8005f18 <Handle_Write_Multiple_Registers+0x3b4>)
 8005c30:	601a      	str	r2, [r3, #0]
			pH_min = (float) W_pH_min / 100;
 8005c32:	4bb9      	ldr	r3, [pc, #740]	@ (8005f18 <Handle_Write_Multiple_Registers+0x3b4>)
 8005c34:	681b      	ldr	r3, [r3, #0]
 8005c36:	0018      	movs	r0, r3
 8005c38:	f7fb fe32 	bl	80018a0 <__aeabi_ui2f>
 8005c3c:	1c03      	adds	r3, r0, #0
 8005c3e:	49b2      	ldr	r1, [pc, #712]	@ (8005f08 <Handle_Write_Multiple_Registers+0x3a4>)
 8005c40:	1c18      	adds	r0, r3, #0
 8005c42:	f7fb f831 	bl	8000ca8 <__aeabi_fdiv>
 8005c46:	1c03      	adds	r3, r0, #0
 8005c48:	1c1a      	adds	r2, r3, #0
 8005c4a:	4bb4      	ldr	r3, [pc, #720]	@ (8005f1c <Handle_Write_Multiple_Registers+0x3b8>)
 8005c4c:	601a      	str	r2, [r3, #0]
			break;
 8005c4e:	e196      	b.n	8005f7e <Handle_Write_Multiple_Registers+0x41a>
		case 0x07D3:
			W_pH_max = val;
 8005c50:	231e      	movs	r3, #30
 8005c52:	18fb      	adds	r3, r7, r3
 8005c54:	881a      	ldrh	r2, [r3, #0]
 8005c56:	4bb2      	ldr	r3, [pc, #712]	@ (8005f20 <Handle_Write_Multiple_Registers+0x3bc>)
 8005c58:	601a      	str	r2, [r3, #0]
			pH_max = (float) W_pH_max / 100;
 8005c5a:	4bb1      	ldr	r3, [pc, #708]	@ (8005f20 <Handle_Write_Multiple_Registers+0x3bc>)
 8005c5c:	681b      	ldr	r3, [r3, #0]
 8005c5e:	0018      	movs	r0, r3
 8005c60:	f7fb fe1e 	bl	80018a0 <__aeabi_ui2f>
 8005c64:	1c03      	adds	r3, r0, #0
 8005c66:	49a8      	ldr	r1, [pc, #672]	@ (8005f08 <Handle_Write_Multiple_Registers+0x3a4>)
 8005c68:	1c18      	adds	r0, r3, #0
 8005c6a:	f7fb f81d 	bl	8000ca8 <__aeabi_fdiv>
 8005c6e:	1c03      	adds	r3, r0, #0
 8005c70:	1c1a      	adds	r2, r3, #0
 8005c72:	4bac      	ldr	r3, [pc, #688]	@ (8005f24 <Handle_Write_Multiple_Registers+0x3c0>)
 8005c74:	601a      	str	r2, [r3, #0]
			break;
 8005c76:	e182      	b.n	8005f7e <Handle_Write_Multiple_Registers+0x41a>

		case 0x07D4:
			pHdose_sec = val;
 8005c78:	231e      	movs	r3, #30
 8005c7a:	18fb      	adds	r3, r7, r3
 8005c7c:	881a      	ldrh	r2, [r3, #0]
 8005c7e:	4baa      	ldr	r3, [pc, #680]	@ (8005f28 <Handle_Write_Multiple_Registers+0x3c4>)
 8005c80:	601a      	str	r2, [r3, #0]
			break;
 8005c82:	e17c      	b.n	8005f7e <Handle_Write_Multiple_Registers+0x41a>
		case 0x07D5:
			pHdose_cycle = val;
 8005c84:	231e      	movs	r3, #30
 8005c86:	18fb      	adds	r3, r7, r3
 8005c88:	881a      	ldrh	r2, [r3, #0]
 8005c8a:	4ba8      	ldr	r3, [pc, #672]	@ (8005f2c <Handle_Write_Multiple_Registers+0x3c8>)
 8005c8c:	601a      	str	r2, [r3, #0]
			break;
 8005c8e:	e176      	b.n	8005f7e <Handle_Write_Multiple_Registers+0x41a>
		case 0x07D6:
			PumpON_setpoint = val;
 8005c90:	231e      	movs	r3, #30
 8005c92:	18fb      	adds	r3, r7, r3
 8005c94:	881a      	ldrh	r2, [r3, #0]
 8005c96:	4ba6      	ldr	r3, [pc, #664]	@ (8005f30 <Handle_Write_Multiple_Registers+0x3cc>)
 8005c98:	601a      	str	r2, [r3, #0]
			break;
 8005c9a:	e170      	b.n	8005f7e <Handle_Write_Multiple_Registers+0x41a>
		case 0x07D7:
			PumpOff_setpoint = val;
 8005c9c:	231e      	movs	r3, #30
 8005c9e:	18fb      	adds	r3, r7, r3
 8005ca0:	881a      	ldrh	r2, [r3, #0]
 8005ca2:	4ba4      	ldr	r3, [pc, #656]	@ (8005f34 <Handle_Write_Multiple_Registers+0x3d0>)
 8005ca4:	601a      	str	r2, [r3, #0]
			break;
 8005ca6:	e16a      	b.n	8005f7e <Handle_Write_Multiple_Registers+0x41a>

		case 0x07D8:
			W_Ec_pumpsetpoint = val;
 8005ca8:	231e      	movs	r3, #30
 8005caa:	18fb      	adds	r3, r7, r3
 8005cac:	881a      	ldrh	r2, [r3, #0]
 8005cae:	4ba2      	ldr	r3, [pc, #648]	@ (8005f38 <Handle_Write_Multiple_Registers+0x3d4>)
 8005cb0:	601a      	str	r2, [r3, #0]
			Ec_PumpEr_setpoint = (float) W_Ec_pumpsetpoint / 100;
 8005cb2:	4ba1      	ldr	r3, [pc, #644]	@ (8005f38 <Handle_Write_Multiple_Registers+0x3d4>)
 8005cb4:	681b      	ldr	r3, [r3, #0]
 8005cb6:	0018      	movs	r0, r3
 8005cb8:	f7fb fdf2 	bl	80018a0 <__aeabi_ui2f>
 8005cbc:	1c03      	adds	r3, r0, #0
 8005cbe:	4992      	ldr	r1, [pc, #584]	@ (8005f08 <Handle_Write_Multiple_Registers+0x3a4>)
 8005cc0:	1c18      	adds	r0, r3, #0
 8005cc2:	f7fa fff1 	bl	8000ca8 <__aeabi_fdiv>
 8005cc6:	1c03      	adds	r3, r0, #0
 8005cc8:	1c1a      	adds	r2, r3, #0
 8005cca:	4b9c      	ldr	r3, [pc, #624]	@ (8005f3c <Handle_Write_Multiple_Registers+0x3d8>)
 8005ccc:	601a      	str	r2, [r3, #0]
			break;
 8005cce:	e156      	b.n	8005f7e <Handle_Write_Multiple_Registers+0x41a>
		case 0x07D9:
			W_pH_pumpsetpoint = val;
 8005cd0:	231e      	movs	r3, #30
 8005cd2:	18fb      	adds	r3, r7, r3
 8005cd4:	881a      	ldrh	r2, [r3, #0]
 8005cd6:	4b9a      	ldr	r3, [pc, #616]	@ (8005f40 <Handle_Write_Multiple_Registers+0x3dc>)
 8005cd8:	601a      	str	r2, [r3, #0]
			pH_PumpEr_setpoint = (float) W_pH_pumpsetpoint / 100;
 8005cda:	4b99      	ldr	r3, [pc, #612]	@ (8005f40 <Handle_Write_Multiple_Registers+0x3dc>)
 8005cdc:	681b      	ldr	r3, [r3, #0]
 8005cde:	0018      	movs	r0, r3
 8005ce0:	f7fb fdde 	bl	80018a0 <__aeabi_ui2f>
 8005ce4:	1c03      	adds	r3, r0, #0
 8005ce6:	4988      	ldr	r1, [pc, #544]	@ (8005f08 <Handle_Write_Multiple_Registers+0x3a4>)
 8005ce8:	1c18      	adds	r0, r3, #0
 8005cea:	f7fa ffdd 	bl	8000ca8 <__aeabi_fdiv>
 8005cee:	1c03      	adds	r3, r0, #0
 8005cf0:	1c1a      	adds	r2, r3, #0
 8005cf2:	4b94      	ldr	r3, [pc, #592]	@ (8005f44 <Handle_Write_Multiple_Registers+0x3e0>)
 8005cf4:	601a      	str	r2, [r3, #0]
			break;
 8005cf6:	e142      	b.n	8005f7e <Handle_Write_Multiple_Registers+0x41a>
		case 0x07DA:
			LUX_MINsetpoint = val;
 8005cf8:	231e      	movs	r3, #30
 8005cfa:	18fb      	adds	r3, r7, r3
 8005cfc:	881a      	ldrh	r2, [r3, #0]
 8005cfe:	4b92      	ldr	r3, [pc, #584]	@ (8005f48 <Handle_Write_Multiple_Registers+0x3e4>)
 8005d00:	601a      	str	r2, [r3, #0]
			break;
 8005d02:	e13c      	b.n	8005f7e <Handle_Write_Multiple_Registers+0x41a>

		case 0x07DB:
			LUX_MAXsetpoint = val;
 8005d04:	231e      	movs	r3, #30
 8005d06:	18fb      	adds	r3, r7, r3
 8005d08:	881a      	ldrh	r2, [r3, #0]
 8005d0a:	4b90      	ldr	r3, [pc, #576]	@ (8005f4c <Handle_Write_Multiple_Registers+0x3e8>)
 8005d0c:	601a      	str	r2, [r3, #0]
			break;
 8005d0e:	e136      	b.n	8005f7e <Handle_Write_Multiple_Registers+0x41a>
		case 0x07DC:
			HUM_FOG_MINsetpoint = val;
 8005d10:	231e      	movs	r3, #30
 8005d12:	18fb      	adds	r3, r7, r3
 8005d14:	881a      	ldrh	r2, [r3, #0]
 8005d16:	4b8e      	ldr	r3, [pc, #568]	@ (8005f50 <Handle_Write_Multiple_Registers+0x3ec>)
 8005d18:	601a      	str	r2, [r3, #0]
			break;
 8005d1a:	e130      	b.n	8005f7e <Handle_Write_Multiple_Registers+0x41a>
		case 0x07DD:
			HUM_FOG_MAXsetpoint = val;
 8005d1c:	231e      	movs	r3, #30
 8005d1e:	18fb      	adds	r3, r7, r3
 8005d20:	881a      	ldrh	r2, [r3, #0]
 8005d22:	4b8c      	ldr	r3, [pc, #560]	@ (8005f54 <Handle_Write_Multiple_Registers+0x3f0>)
 8005d24:	601a      	str	r2, [r3, #0]
			break;
 8005d26:	e12a      	b.n	8005f7e <Handle_Write_Multiple_Registers+0x41a>
		case 0x07DE:
			HUM_FOG_WaitTime = val;
 8005d28:	231e      	movs	r3, #30
 8005d2a:	18fb      	adds	r3, r7, r3
 8005d2c:	881a      	ldrh	r2, [r3, #0]
 8005d2e:	4b8a      	ldr	r3, [pc, #552]	@ (8005f58 <Handle_Write_Multiple_Registers+0x3f4>)
 8005d30:	601a      	str	r2, [r3, #0]
			break;
 8005d32:	e124      	b.n	8005f7e <Handle_Write_Multiple_Registers+0x41a>
		case 0x07DF:
			Total_no_mois = val;
 8005d34:	231e      	movs	r3, #30
 8005d36:	18fb      	adds	r3, r7, r3
 8005d38:	881a      	ldrh	r2, [r3, #0]
 8005d3a:	4b88      	ldr	r3, [pc, #544]	@ (8005f5c <Handle_Write_Multiple_Registers+0x3f8>)
 8005d3c:	601a      	str	r2, [r3, #0]

			break;
 8005d3e:	e11e      	b.n	8005f7e <Handle_Write_Multiple_Registers+0x41a>
		case 0x07E0:
			circulationfan_setpoint = (val * 10);
 8005d40:	231e      	movs	r3, #30
 8005d42:	18fb      	adds	r3, r7, r3
 8005d44:	881b      	ldrh	r3, [r3, #0]
 8005d46:	1c1a      	adds	r2, r3, #0
 8005d48:	0092      	lsls	r2, r2, #2
 8005d4a:	18d3      	adds	r3, r2, r3
 8005d4c:	18db      	adds	r3, r3, r3
 8005d4e:	b29a      	uxth	r2, r3
 8005d50:	4b83      	ldr	r3, [pc, #524]	@ (8005f60 <Handle_Write_Multiple_Registers+0x3fc>)
 8005d52:	801a      	strh	r2, [r3, #0]
			TP4_cirulation_Fan(circulationfan_setpoint);
 8005d54:	4b82      	ldr	r3, [pc, #520]	@ (8005f60 <Handle_Write_Multiple_Registers+0x3fc>)
 8005d56:	881b      	ldrh	r3, [r3, #0]
 8005d58:	0018      	movs	r0, r3
 8005d5a:	f005 fb9b 	bl	800b494 <TP4_cirulation_Fan>
			break;
 8005d5e:	e10e      	b.n	8005f7e <Handle_Write_Multiple_Registers+0x41a>
		case 0x07E1:
			pump_auto_Man = val;
 8005d60:	231e      	movs	r3, #30
 8005d62:	18fb      	adds	r3, r7, r3
 8005d64:	881a      	ldrh	r2, [r3, #0]
 8005d66:	4b7f      	ldr	r3, [pc, #508]	@ (8005f64 <Handle_Write_Multiple_Registers+0x400>)
 8005d68:	601a      	str	r2, [r3, #0]

			break;
 8005d6a:	e108      	b.n	8005f7e <Handle_Write_Multiple_Registers+0x41a>
		case 0x07E2:
			nutrient_ON_sec = val;
 8005d6c:	231e      	movs	r3, #30
 8005d6e:	18fb      	adds	r3, r7, r3
 8005d70:	881a      	ldrh	r2, [r3, #0]
 8005d72:	4b7d      	ldr	r3, [pc, #500]	@ (8005f68 <Handle_Write_Multiple_Registers+0x404>)
 8005d74:	601a      	str	r2, [r3, #0]

			break;
 8005d76:	e102      	b.n	8005f7e <Handle_Write_Multiple_Registers+0x41a>
		case 0x07E3:
			nutrient_setpoint = val;
 8005d78:	231e      	movs	r3, #30
 8005d7a:	18fb      	adds	r3, r7, r3
 8005d7c:	881a      	ldrh	r2, [r3, #0]
 8005d7e:	4b7b      	ldr	r3, [pc, #492]	@ (8005f6c <Handle_Write_Multiple_Registers+0x408>)
 8005d80:	601a      	str	r2, [r3, #0]

			break;
 8005d82:	e0fc      	b.n	8005f7e <Handle_Write_Multiple_Registers+0x41a>
		case 0x0800: {
			if ((i + 1) < numRegs) {
 8005d84:	2524      	movs	r5, #36	@ 0x24
 8005d86:	197b      	adds	r3, r7, r5
 8005d88:	881b      	ldrh	r3, [r3, #0]
 8005d8a:	1c5a      	adds	r2, r3, #1
 8005d8c:	1d3b      	adds	r3, r7, #4
 8005d8e:	881b      	ldrh	r3, [r3, #0]
 8005d90:	429a      	cmp	r2, r3
 8005d92:	db00      	blt.n	8005d96 <Handle_Write_Multiple_Registers+0x232>
 8005d94:	e0af      	b.n	8005ef6 <Handle_Write_Multiple_Registers+0x392>
				// Read exactly 4 bytes in big-endian (Modbus standard)
				uint32_t epoch = ((uint32_t) data[valueIndex - 2] << 24)
 8005d96:	2427      	movs	r4, #39	@ 0x27
 8005d98:	193b      	adds	r3, r7, r4
 8005d9a:	781b      	ldrb	r3, [r3, #0]
 8005d9c:	3b02      	subs	r3, #2
 8005d9e:	683a      	ldr	r2, [r7, #0]
 8005da0:	18d3      	adds	r3, r2, r3
 8005da2:	781b      	ldrb	r3, [r3, #0]
 8005da4:	061a      	lsls	r2, r3, #24
						| ((uint32_t) data[valueIndex - 1] << 16)
 8005da6:	193b      	adds	r3, r7, r4
 8005da8:	781b      	ldrb	r3, [r3, #0]
 8005daa:	3b01      	subs	r3, #1
 8005dac:	6839      	ldr	r1, [r7, #0]
 8005dae:	18cb      	adds	r3, r1, r3
 8005db0:	781b      	ldrb	r3, [r3, #0]
 8005db2:	041b      	lsls	r3, r3, #16
 8005db4:	431a      	orrs	r2, r3
						| ((uint32_t) data[valueIndex] << 8)
 8005db6:	193b      	adds	r3, r7, r4
 8005db8:	781b      	ldrb	r3, [r3, #0]
 8005dba:	6839      	ldr	r1, [r7, #0]
 8005dbc:	18cb      	adds	r3, r1, r3
 8005dbe:	781b      	ldrb	r3, [r3, #0]
 8005dc0:	021b      	lsls	r3, r3, #8
 8005dc2:	4313      	orrs	r3, r2
						| ((uint32_t) data[valueIndex + 1]);
 8005dc4:	193a      	adds	r2, r7, r4
 8005dc6:	7812      	ldrb	r2, [r2, #0]
 8005dc8:	3201      	adds	r2, #1
 8005dca:	6839      	ldr	r1, [r7, #0]
 8005dcc:	188a      	adds	r2, r1, r2
 8005dce:	7812      	ldrb	r2, [r2, #0]
				uint32_t epoch = ((uint32_t) data[valueIndex - 2] << 24)
 8005dd0:	4313      	orrs	r3, r2
 8005dd2:	617b      	str	r3, [r7, #20]

//		        sprintf(buf, "Parsed Epoch: %lu (0x%08lX)\r\n", epoch, epoch);
//		        HAL_UART_Transmit(&huart2, (uint8_t*)buf, strlen(buf), HAL_MAX_DELAY);

				Set_RTC_From_Epoch(epoch);
 8005dd4:	697b      	ldr	r3, [r7, #20]
 8005dd6:	0018      	movs	r0, r3
 8005dd8:	f001 fe34 	bl	8007a44 <Set_RTC_From_Epoch>

				isEpochWrite = 1;
 8005ddc:	2326      	movs	r3, #38	@ 0x26
 8005dde:	18fb      	adds	r3, r7, r3
 8005de0:	2201      	movs	r2, #1
 8005de2:	701a      	strb	r2, [r3, #0]
				i++;
 8005de4:	197b      	adds	r3, r7, r5
 8005de6:	881a      	ldrh	r2, [r3, #0]
 8005de8:	197b      	adds	r3, r7, r5
 8005dea:	3201      	adds	r2, #1
 8005dec:	801a      	strh	r2, [r3, #0]
				valueIndex += 2;
 8005dee:	193b      	adds	r3, r7, r4
 8005df0:	193a      	adds	r2, r7, r4
 8005df2:	7812      	ldrb	r2, [r2, #0]
 8005df4:	3202      	adds	r2, #2
 8005df6:	701a      	strb	r2, [r3, #0]
			}
			break;
 8005df8:	e07d      	b.n	8005ef6 <Handle_Write_Multiple_Registers+0x392>
		}

		case 0x0802 ... 0x081a: {
			uint16_t offset = (startAddr + i) - SCHEDULE_START_ADDR;
 8005dfa:	1dba      	adds	r2, r7, #6
 8005dfc:	2324      	movs	r3, #36	@ 0x24
 8005dfe:	18fb      	adds	r3, r7, r3
 8005e00:	8812      	ldrh	r2, [r2, #0]
 8005e02:	881b      	ldrh	r3, [r3, #0]
 8005e04:	18d3      	adds	r3, r2, r3
 8005e06:	b29a      	uxth	r2, r3
 8005e08:	241c      	movs	r4, #28
 8005e0a:	193b      	adds	r3, r7, r4
 8005e0c:	4958      	ldr	r1, [pc, #352]	@ (8005f70 <Handle_Write_Multiple_Registers+0x40c>)
 8005e0e:	468c      	mov	ip, r1
 8005e10:	4462      	add	r2, ip
 8005e12:	801a      	strh	r2, [r3, #0]
			uint8_t sch_idx = offset / REG_PER_SCHEDULE;   // 0..5
 8005e14:	193b      	adds	r3, r7, r4
 8005e16:	881b      	ldrh	r3, [r3, #0]
 8005e18:	2105      	movs	r1, #5
 8005e1a:	0018      	movs	r0, r3
 8005e1c:	f7fa f990 	bl	8000140 <__udivsi3>
 8005e20:	0003      	movs	r3, r0
 8005e22:	b29a      	uxth	r2, r3
 8005e24:	251b      	movs	r5, #27
 8005e26:	197b      	adds	r3, r7, r5
 8005e28:	701a      	strb	r2, [r3, #0]
			uint8_t field = offset % REG_PER_SCHEDULE;   // 0..4
 8005e2a:	193b      	adds	r3, r7, r4
 8005e2c:	881b      	ldrh	r3, [r3, #0]
 8005e2e:	2105      	movs	r1, #5
 8005e30:	0018      	movs	r0, r3
 8005e32:	f7fa fa0b 	bl	800024c <__aeabi_uidivmod>
 8005e36:	000b      	movs	r3, r1
 8005e38:	b29a      	uxth	r2, r3
 8005e3a:	211a      	movs	r1, #26
 8005e3c:	187b      	adds	r3, r7, r1
 8005e3e:	701a      	strb	r2, [r3, #0]

			if (sch_idx < MAX_SCHEDULES) {
 8005e40:	197b      	adds	r3, r7, r5
 8005e42:	781b      	ldrb	r3, [r3, #0]
 8005e44:	2b04      	cmp	r3, #4
 8005e46:	d900      	bls.n	8005e4a <Handle_Write_Multiple_Registers+0x2e6>
 8005e48:	e098      	b.n	8005f7c <Handle_Write_Multiple_Registers+0x418>
				switch (field) {
 8005e4a:	187b      	adds	r3, r7, r1
 8005e4c:	781b      	ldrb	r3, [r3, #0]
 8005e4e:	2b04      	cmp	r3, #4
 8005e50:	d900      	bls.n	8005e54 <Handle_Write_Multiple_Registers+0x2f0>
 8005e52:	e093      	b.n	8005f7c <Handle_Write_Multiple_Registers+0x418>
 8005e54:	009a      	lsls	r2, r3, #2
 8005e56:	4b47      	ldr	r3, [pc, #284]	@ (8005f74 <Handle_Write_Multiple_Registers+0x410>)
 8005e58:	18d3      	adds	r3, r2, r3
 8005e5a:	681b      	ldr	r3, [r3, #0]
 8005e5c:	469f      	mov	pc, r3
				case 0:
					schedules[sch_idx].on_hr = val;
 8005e5e:	231b      	movs	r3, #27
 8005e60:	18fb      	adds	r3, r7, r3
 8005e62:	781a      	ldrb	r2, [r3, #0]
 8005e64:	231e      	movs	r3, #30
 8005e66:	18fb      	adds	r3, r7, r3
 8005e68:	8818      	ldrh	r0, [r3, #0]
 8005e6a:	4943      	ldr	r1, [pc, #268]	@ (8005f78 <Handle_Write_Multiple_Registers+0x414>)
 8005e6c:	0013      	movs	r3, r2
 8005e6e:	009b      	lsls	r3, r3, #2
 8005e70:	189b      	adds	r3, r3, r2
 8005e72:	009b      	lsls	r3, r3, #2
 8005e74:	5058      	str	r0, [r3, r1]
					break;
 8005e76:	e03b      	b.n	8005ef0 <Handle_Write_Multiple_Registers+0x38c>
				case 1:
					schedules[sch_idx].on_min = val;
 8005e78:	231b      	movs	r3, #27
 8005e7a:	18fb      	adds	r3, r7, r3
 8005e7c:	781a      	ldrb	r2, [r3, #0]
 8005e7e:	231e      	movs	r3, #30
 8005e80:	18fb      	adds	r3, r7, r3
 8005e82:	8819      	ldrh	r1, [r3, #0]
 8005e84:	483c      	ldr	r0, [pc, #240]	@ (8005f78 <Handle_Write_Multiple_Registers+0x414>)
 8005e86:	0013      	movs	r3, r2
 8005e88:	009b      	lsls	r3, r3, #2
 8005e8a:	189b      	adds	r3, r3, r2
 8005e8c:	009b      	lsls	r3, r3, #2
 8005e8e:	18c3      	adds	r3, r0, r3
 8005e90:	3304      	adds	r3, #4
 8005e92:	6019      	str	r1, [r3, #0]
					break;
 8005e94:	e02c      	b.n	8005ef0 <Handle_Write_Multiple_Registers+0x38c>
				case 2:
					schedules[sch_idx].off_hr = val;
 8005e96:	231b      	movs	r3, #27
 8005e98:	18fb      	adds	r3, r7, r3
 8005e9a:	781a      	ldrb	r2, [r3, #0]
 8005e9c:	231e      	movs	r3, #30
 8005e9e:	18fb      	adds	r3, r7, r3
 8005ea0:	8819      	ldrh	r1, [r3, #0]
 8005ea2:	4835      	ldr	r0, [pc, #212]	@ (8005f78 <Handle_Write_Multiple_Registers+0x414>)
 8005ea4:	0013      	movs	r3, r2
 8005ea6:	009b      	lsls	r3, r3, #2
 8005ea8:	189b      	adds	r3, r3, r2
 8005eaa:	009b      	lsls	r3, r3, #2
 8005eac:	18c3      	adds	r3, r0, r3
 8005eae:	3308      	adds	r3, #8
 8005eb0:	6019      	str	r1, [r3, #0]
					break;
 8005eb2:	e01d      	b.n	8005ef0 <Handle_Write_Multiple_Registers+0x38c>
				case 3:
					schedules[sch_idx].off_min = val;
 8005eb4:	231b      	movs	r3, #27
 8005eb6:	18fb      	adds	r3, r7, r3
 8005eb8:	781a      	ldrb	r2, [r3, #0]
 8005eba:	231e      	movs	r3, #30
 8005ebc:	18fb      	adds	r3, r7, r3
 8005ebe:	8819      	ldrh	r1, [r3, #0]
 8005ec0:	482d      	ldr	r0, [pc, #180]	@ (8005f78 <Handle_Write_Multiple_Registers+0x414>)
 8005ec2:	0013      	movs	r3, r2
 8005ec4:	009b      	lsls	r3, r3, #2
 8005ec6:	189b      	adds	r3, r3, r2
 8005ec8:	009b      	lsls	r3, r3, #2
 8005eca:	18c3      	adds	r3, r0, r3
 8005ecc:	330c      	adds	r3, #12
 8005ece:	6019      	str	r1, [r3, #0]
					break;
 8005ed0:	e00e      	b.n	8005ef0 <Handle_Write_Multiple_Registers+0x38c>
				case 4:
					schedules[sch_idx].enable = val;
 8005ed2:	231b      	movs	r3, #27
 8005ed4:	18fb      	adds	r3, r7, r3
 8005ed6:	781a      	ldrb	r2, [r3, #0]
 8005ed8:	231e      	movs	r3, #30
 8005eda:	18fb      	adds	r3, r7, r3
 8005edc:	8819      	ldrh	r1, [r3, #0]
 8005ede:	4826      	ldr	r0, [pc, #152]	@ (8005f78 <Handle_Write_Multiple_Registers+0x414>)
 8005ee0:	0013      	movs	r3, r2
 8005ee2:	009b      	lsls	r3, r3, #2
 8005ee4:	189b      	adds	r3, r3, r2
 8005ee6:	009b      	lsls	r3, r3, #2
 8005ee8:	18c3      	adds	r3, r0, r3
 8005eea:	3310      	adds	r3, #16
 8005eec:	6019      	str	r1, [r3, #0]
					break;
 8005eee:	46c0      	nop			@ (mov r8, r8)
				}
			}
			break;
 8005ef0:	e044      	b.n	8005f7c <Handle_Write_Multiple_Registers+0x418>
		}
		default:
			break;
 8005ef2:	46c0      	nop			@ (mov r8, r8)
 8005ef4:	e043      	b.n	8005f7e <Handle_Write_Multiple_Registers+0x41a>
			break;
 8005ef6:	46c0      	nop			@ (mov r8, r8)
 8005ef8:	e041      	b.n	8005f7e <Handle_Write_Multiple_Registers+0x41a>
 8005efa:	46c0      	nop			@ (mov r8, r8)
 8005efc:	fffff831 	.word	0xfffff831
 8005f00:	08017178 	.word	0x08017178
 8005f04:	20000680 	.word	0x20000680
 8005f08:	42c80000 	.word	0x42c80000
 8005f0c:	20000700 	.word	0x20000700
 8005f10:	20000648 	.word	0x20000648
 8005f14:	2000064c 	.word	0x2000064c
 8005f18:	20000684 	.word	0x20000684
 8005f1c:	20000704 	.word	0x20000704
 8005f20:	20000688 	.word	0x20000688
 8005f24:	20000708 	.word	0x20000708
 8005f28:	20000650 	.word	0x20000650
 8005f2c:	20000654 	.word	0x20000654
 8005f30:	20000658 	.word	0x20000658
 8005f34:	2000065c 	.word	0x2000065c
 8005f38:	2000068c 	.word	0x2000068c
 8005f3c:	2000070c 	.word	0x2000070c
 8005f40:	20000690 	.word	0x20000690
 8005f44:	20000710 	.word	0x20000710
 8005f48:	20000660 	.word	0x20000660
 8005f4c:	20000664 	.word	0x20000664
 8005f50:	20000668 	.word	0x20000668
 8005f54:	2000066c 	.word	0x2000066c
 8005f58:	20000670 	.word	0x20000670
 8005f5c:	20000678 	.word	0x20000678
 8005f60:	20000642 	.word	0x20000642
 8005f64:	20000694 	.word	0x20000694
 8005f68:	20000698 	.word	0x20000698
 8005f6c:	2000067c 	.word	0x2000067c
 8005f70:	fffff7fe 	.word	0xfffff7fe
 8005f74:	080172a8 	.word	0x080172a8
 8005f78:	2000069c 	.word	0x2000069c
			break;
 8005f7c:	46c0      	nop			@ (mov r8, r8)
	for (uint16_t i = 0; i < numRegs; i++) {
 8005f7e:	2124      	movs	r1, #36	@ 0x24
 8005f80:	187b      	adds	r3, r7, r1
 8005f82:	881a      	ldrh	r2, [r3, #0]
 8005f84:	187b      	adds	r3, r7, r1
 8005f86:	3201      	adds	r2, #1
 8005f88:	801a      	strh	r2, [r3, #0]
 8005f8a:	2324      	movs	r3, #36	@ 0x24
 8005f8c:	18fa      	adds	r2, r7, r3
 8005f8e:	1d3b      	adds	r3, r7, #4
 8005f90:	8812      	ldrh	r2, [r2, #0]
 8005f92:	881b      	ldrh	r3, [r3, #0]
 8005f94:	429a      	cmp	r2, r3
 8005f96:	d200      	bcs.n	8005f9a <Handle_Write_Multiple_Registers+0x436>
 8005f98:	e5fb      	b.n	8005b92 <Handle_Write_Multiple_Registers+0x2e>
		}
	}

	if (!isEpochWrite) {
 8005f9a:	2326      	movs	r3, #38	@ 0x26
 8005f9c:	18fb      	adds	r3, r7, r3
 8005f9e:	781b      	ldrb	r3, [r3, #0]
 8005fa0:	2b00      	cmp	r3, #0
 8005fa2:	d107      	bne.n	8005fb4 <Handle_Write_Multiple_Registers+0x450>
		write_EEPROM();
 8005fa4:	f7fe f8d2 	bl	800414c <write_EEPROM>
		read_EEPROM();
 8005fa8:	f7fe fbfa 	bl	80047a0 <read_EEPROM>
		backup_write_EEPROM();
 8005fac:	f7fe fd64 	bl	8004a78 <backup_write_EEPROM>
		backup_read_EEPROM();
 8005fb0:	f7ff f898 	bl	80050e4 <backup_read_EEPROM>
	}
	// ACK response
	uint8_t response[8];
	uint8_t idx = 0;
 8005fb4:	2023      	movs	r0, #35	@ 0x23
 8005fb6:	183b      	adds	r3, r7, r0
 8005fb8:	2200      	movs	r2, #0
 8005fba:	701a      	strb	r2, [r3, #0]
	response[idx++] = SLAVE_ID;
 8005fbc:	183b      	adds	r3, r7, r0
 8005fbe:	781b      	ldrb	r3, [r3, #0]
 8005fc0:	183a      	adds	r2, r7, r0
 8005fc2:	1c59      	adds	r1, r3, #1
 8005fc4:	7011      	strb	r1, [r2, #0]
 8005fc6:	001a      	movs	r2, r3
 8005fc8:	250c      	movs	r5, #12
 8005fca:	197b      	adds	r3, r7, r5
 8005fcc:	2101      	movs	r1, #1
 8005fce:	5499      	strb	r1, [r3, r2]
	response[idx++] = 0x10;
 8005fd0:	183b      	adds	r3, r7, r0
 8005fd2:	781b      	ldrb	r3, [r3, #0]
 8005fd4:	183a      	adds	r2, r7, r0
 8005fd6:	1c59      	adds	r1, r3, #1
 8005fd8:	7011      	strb	r1, [r2, #0]
 8005fda:	001a      	movs	r2, r3
 8005fdc:	197b      	adds	r3, r7, r5
 8005fde:	2110      	movs	r1, #16
 8005fe0:	5499      	strb	r1, [r3, r2]
	response[idx++] = startAddr >> 8;
 8005fe2:	1dbb      	adds	r3, r7, #6
 8005fe4:	881b      	ldrh	r3, [r3, #0]
 8005fe6:	0a1b      	lsrs	r3, r3, #8
 8005fe8:	b299      	uxth	r1, r3
 8005fea:	183b      	adds	r3, r7, r0
 8005fec:	781b      	ldrb	r3, [r3, #0]
 8005fee:	0004      	movs	r4, r0
 8005ff0:	183a      	adds	r2, r7, r0
 8005ff2:	1c58      	adds	r0, r3, #1
 8005ff4:	7010      	strb	r0, [r2, #0]
 8005ff6:	001a      	movs	r2, r3
 8005ff8:	b2c9      	uxtb	r1, r1
 8005ffa:	197b      	adds	r3, r7, r5
 8005ffc:	5499      	strb	r1, [r3, r2]
	response[idx++] = startAddr & 0xFF;
 8005ffe:	0020      	movs	r0, r4
 8006000:	183b      	adds	r3, r7, r0
 8006002:	781b      	ldrb	r3, [r3, #0]
 8006004:	183a      	adds	r2, r7, r0
 8006006:	1c59      	adds	r1, r3, #1
 8006008:	7011      	strb	r1, [r2, #0]
 800600a:	001a      	movs	r2, r3
 800600c:	1dbb      	adds	r3, r7, #6
 800600e:	881b      	ldrh	r3, [r3, #0]
 8006010:	b2d9      	uxtb	r1, r3
 8006012:	197b      	adds	r3, r7, r5
 8006014:	5499      	strb	r1, [r3, r2]
	response[idx++] = numRegs >> 8;
 8006016:	1d3b      	adds	r3, r7, #4
 8006018:	881b      	ldrh	r3, [r3, #0]
 800601a:	0a1b      	lsrs	r3, r3, #8
 800601c:	b299      	uxth	r1, r3
 800601e:	0004      	movs	r4, r0
 8006020:	193b      	adds	r3, r7, r4
 8006022:	781b      	ldrb	r3, [r3, #0]
 8006024:	193a      	adds	r2, r7, r4
 8006026:	1c58      	adds	r0, r3, #1
 8006028:	7010      	strb	r0, [r2, #0]
 800602a:	001a      	movs	r2, r3
 800602c:	b2c9      	uxtb	r1, r1
 800602e:	197b      	adds	r3, r7, r5
 8006030:	5499      	strb	r1, [r3, r2]
	response[idx++] = numRegs & 0xFF;
 8006032:	193b      	adds	r3, r7, r4
 8006034:	781b      	ldrb	r3, [r3, #0]
 8006036:	193a      	adds	r2, r7, r4
 8006038:	1c59      	adds	r1, r3, #1
 800603a:	7011      	strb	r1, [r2, #0]
 800603c:	001a      	movs	r2, r3
 800603e:	1d3b      	adds	r3, r7, #4
 8006040:	881b      	ldrh	r3, [r3, #0]
 8006042:	b2d9      	uxtb	r1, r3
 8006044:	197b      	adds	r3, r7, r5
 8006046:	5499      	strb	r1, [r3, r2]

	uint16_t crc = ModbusCRC16(response, idx);
 8006048:	193b      	adds	r3, r7, r4
 800604a:	781a      	ldrb	r2, [r3, #0]
 800604c:	197b      	adds	r3, r7, r5
 800604e:	0011      	movs	r1, r2
 8006050:	0018      	movs	r0, r3
 8006052:	f001 fea3 	bl	8007d9c <ModbusCRC16>
 8006056:	0002      	movs	r2, r0
 8006058:	2620      	movs	r6, #32
 800605a:	19bb      	adds	r3, r7, r6
 800605c:	801a      	strh	r2, [r3, #0]
	response[idx++] = crc >> 8;
 800605e:	19bb      	adds	r3, r7, r6
 8006060:	881b      	ldrh	r3, [r3, #0]
 8006062:	0a1b      	lsrs	r3, r3, #8
 8006064:	b299      	uxth	r1, r3
 8006066:	193b      	adds	r3, r7, r4
 8006068:	781b      	ldrb	r3, [r3, #0]
 800606a:	193a      	adds	r2, r7, r4
 800606c:	1c58      	adds	r0, r3, #1
 800606e:	7010      	strb	r0, [r2, #0]
 8006070:	001a      	movs	r2, r3
 8006072:	b2c9      	uxtb	r1, r1
 8006074:	197b      	adds	r3, r7, r5
 8006076:	5499      	strb	r1, [r3, r2]
	response[idx++] = crc & 0xFF;
 8006078:	193b      	adds	r3, r7, r4
 800607a:	781b      	ldrb	r3, [r3, #0]
 800607c:	193a      	adds	r2, r7, r4
 800607e:	1c59      	adds	r1, r3, #1
 8006080:	7011      	strb	r1, [r2, #0]
 8006082:	001a      	movs	r2, r3
 8006084:	19bb      	adds	r3, r7, r6
 8006086:	881b      	ldrh	r3, [r3, #0]
 8006088:	b2d9      	uxtb	r1, r3
 800608a:	197b      	adds	r3, r7, r5
 800608c:	5499      	strb	r1, [r3, r2]
//	sprintf(buf + strlen(buf), "\r\n");
//	HAL_UART_Transmit(&huart2, (uint8_t*) buf, strlen(buf),
//			HAL_MAX_DELAY);

	// Send ACK Frame
	FA_ENABLE_TX(1);
 800608e:	2001      	movs	r0, #1
 8006090:	f001 fc30 	bl	80078f4 <FA_ENABLE_TX>
	HAL_UART_Transmit(&huart1, response, idx, HAL_MAX_DELAY);
 8006094:	193b      	adds	r3, r7, r4
 8006096:	781b      	ldrb	r3, [r3, #0]
 8006098:	b29a      	uxth	r2, r3
 800609a:	2301      	movs	r3, #1
 800609c:	425b      	negs	r3, r3
 800609e:	1979      	adds	r1, r7, r5
 80060a0:	4806      	ldr	r0, [pc, #24]	@ (80060bc <Handle_Write_Multiple_Registers+0x558>)
 80060a2:	f009 ff91 	bl	800ffc8 <HAL_UART_Transmit>

	HAL_Delay(2);
 80060a6:	2002      	movs	r0, #2
 80060a8:	f005 fb80 	bl	800b7ac <HAL_Delay>
	FA_ENABLE_TX(0);
 80060ac:	2000      	movs	r0, #0
 80060ae:	f001 fc21 	bl	80078f4 <FA_ENABLE_TX>
}
 80060b2:	46c0      	nop			@ (mov r8, r8)
 80060b4:	46bd      	mov	sp, r7
 80060b6:	b00b      	add	sp, #44	@ 0x2c
 80060b8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80060ba:	46c0      	nop			@ (mov r8, r8)
 80060bc:	20000bdc 	.word	0x20000bdc

080060c0 <Handle_Write_Single_Register>:

void Handle_Write_Single_Register(uint16_t regAddr, uint16_t value) {
 80060c0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80060c2:	b087      	sub	sp, #28
 80060c4:	af00      	add	r7, sp, #0
 80060c6:	0002      	movs	r2, r0
 80060c8:	1dbb      	adds	r3, r7, #6
 80060ca:	801a      	strh	r2, [r3, #0]
 80060cc:	1d3b      	adds	r3, r7, #4
 80060ce:	1c0a      	adds	r2, r1, #0
 80060d0:	801a      	strh	r2, [r3, #0]
	// Handle your specific register (0x2000)
	if (regAddr == 0x2000) {
 80060d2:	1dbb      	adds	r3, r7, #6
 80060d4:	881a      	ldrh	r2, [r3, #0]
 80060d6:	2380      	movs	r3, #128	@ 0x80
 80060d8:	019b      	lsls	r3, r3, #6
 80060da:	429a      	cmp	r2, r3
 80060dc:	d114      	bne.n	8006108 <Handle_Write_Single_Register+0x48>
		if (value == 0) {
 80060de:	1d3b      	adds	r3, r7, #4
 80060e0:	881b      	ldrh	r3, [r3, #0]
 80060e2:	2b00      	cmp	r3, #0
 80060e4:	d106      	bne.n	80060f4 <Handle_Write_Single_Register+0x34>
			light(0);
 80060e6:	2000      	movs	r0, #0
 80060e8:	f001 fc1a 	bl	8007920 <light>
			light_status = 0;
 80060ec:	4b50      	ldr	r3, [pc, #320]	@ (8006230 <Handle_Write_Single_Register+0x170>)
 80060ee:	2200      	movs	r2, #0
 80060f0:	701a      	strb	r2, [r3, #0]
 80060f2:	e009      	b.n	8006108 <Handle_Write_Single_Register+0x48>
		} else if (value == 1) {
 80060f4:	1d3b      	adds	r3, r7, #4
 80060f6:	881b      	ldrh	r3, [r3, #0]
 80060f8:	2b01      	cmp	r3, #1
 80060fa:	d105      	bne.n	8006108 <Handle_Write_Single_Register+0x48>
			light(1);
 80060fc:	2001      	movs	r0, #1
 80060fe:	f001 fc0f 	bl	8007920 <light>
			light_status = 1;
 8006102:	4b4b      	ldr	r3, [pc, #300]	@ (8006230 <Handle_Write_Single_Register+0x170>)
 8006104:	2201      	movs	r2, #1
 8006106:	701a      	strb	r2, [r3, #0]
		}
	}

	if (regAddr == 0x2001) {
 8006108:	1dbb      	adds	r3, r7, #6
 800610a:	881b      	ldrh	r3, [r3, #0]
 800610c:	4a49      	ldr	r2, [pc, #292]	@ (8006234 <Handle_Write_Single_Register+0x174>)
 800610e:	4293      	cmp	r3, r2
 8006110:	d10b      	bne.n	800612a <Handle_Write_Single_Register+0x6a>
		EcA_status = 0;
 8006112:	4b49      	ldr	r3, [pc, #292]	@ (8006238 <Handle_Write_Single_Register+0x178>)
 8006114:	2200      	movs	r2, #0
 8006116:	701a      	strb	r2, [r3, #0]
		EcB_status = 0;
 8006118:	4b48      	ldr	r3, [pc, #288]	@ (800623c <Handle_Write_Single_Register+0x17c>)
 800611a:	2200      	movs	r2, #0
 800611c:	701a      	strb	r2, [r3, #0]
		pHUp_status = 0;
 800611e:	4b48      	ldr	r3, [pc, #288]	@ (8006240 <Handle_Write_Single_Register+0x180>)
 8006120:	2200      	movs	r2, #0
 8006122:	701a      	strb	r2, [r3, #0]
		pHDown_status = 0;
 8006124:	4b47      	ldr	r3, [pc, #284]	@ (8006244 <Handle_Write_Single_Register+0x184>)
 8006126:	2200      	movs	r2, #0
 8006128:	701a      	strb	r2, [r3, #0]

	}

	// Prepare response (Echo request)
	uint8_t response[8];
	uint8_t idx = 0;
 800612a:	2017      	movs	r0, #23
 800612c:	183b      	adds	r3, r7, r0
 800612e:	2200      	movs	r2, #0
 8006130:	701a      	strb	r2, [r3, #0]

	response[idx++] = SLAVE_ID;
 8006132:	183b      	adds	r3, r7, r0
 8006134:	781b      	ldrb	r3, [r3, #0]
 8006136:	183a      	adds	r2, r7, r0
 8006138:	1c59      	adds	r1, r3, #1
 800613a:	7011      	strb	r1, [r2, #0]
 800613c:	001a      	movs	r2, r3
 800613e:	250c      	movs	r5, #12
 8006140:	197b      	adds	r3, r7, r5
 8006142:	2101      	movs	r1, #1
 8006144:	5499      	strb	r1, [r3, r2]
	response[idx++] = 0x06;
 8006146:	183b      	adds	r3, r7, r0
 8006148:	781b      	ldrb	r3, [r3, #0]
 800614a:	183a      	adds	r2, r7, r0
 800614c:	1c59      	adds	r1, r3, #1
 800614e:	7011      	strb	r1, [r2, #0]
 8006150:	001a      	movs	r2, r3
 8006152:	197b      	adds	r3, r7, r5
 8006154:	2106      	movs	r1, #6
 8006156:	5499      	strb	r1, [r3, r2]
	response[idx++] = regAddr >> 8;
 8006158:	1dbb      	adds	r3, r7, #6
 800615a:	881b      	ldrh	r3, [r3, #0]
 800615c:	0a1b      	lsrs	r3, r3, #8
 800615e:	b299      	uxth	r1, r3
 8006160:	183b      	adds	r3, r7, r0
 8006162:	781b      	ldrb	r3, [r3, #0]
 8006164:	0004      	movs	r4, r0
 8006166:	183a      	adds	r2, r7, r0
 8006168:	1c58      	adds	r0, r3, #1
 800616a:	7010      	strb	r0, [r2, #0]
 800616c:	001a      	movs	r2, r3
 800616e:	b2c9      	uxtb	r1, r1
 8006170:	197b      	adds	r3, r7, r5
 8006172:	5499      	strb	r1, [r3, r2]
	response[idx++] = regAddr & 0xFF;
 8006174:	0020      	movs	r0, r4
 8006176:	183b      	adds	r3, r7, r0
 8006178:	781b      	ldrb	r3, [r3, #0]
 800617a:	183a      	adds	r2, r7, r0
 800617c:	1c59      	adds	r1, r3, #1
 800617e:	7011      	strb	r1, [r2, #0]
 8006180:	001a      	movs	r2, r3
 8006182:	1dbb      	adds	r3, r7, #6
 8006184:	881b      	ldrh	r3, [r3, #0]
 8006186:	b2d9      	uxtb	r1, r3
 8006188:	197b      	adds	r3, r7, r5
 800618a:	5499      	strb	r1, [r3, r2]
	response[idx++] = value >> 8;
 800618c:	1d3b      	adds	r3, r7, #4
 800618e:	881b      	ldrh	r3, [r3, #0]
 8006190:	0a1b      	lsrs	r3, r3, #8
 8006192:	b299      	uxth	r1, r3
 8006194:	0004      	movs	r4, r0
 8006196:	193b      	adds	r3, r7, r4
 8006198:	781b      	ldrb	r3, [r3, #0]
 800619a:	193a      	adds	r2, r7, r4
 800619c:	1c58      	adds	r0, r3, #1
 800619e:	7010      	strb	r0, [r2, #0]
 80061a0:	001a      	movs	r2, r3
 80061a2:	b2c9      	uxtb	r1, r1
 80061a4:	197b      	adds	r3, r7, r5
 80061a6:	5499      	strb	r1, [r3, r2]
	response[idx++] = value & 0xFF;
 80061a8:	193b      	adds	r3, r7, r4
 80061aa:	781b      	ldrb	r3, [r3, #0]
 80061ac:	193a      	adds	r2, r7, r4
 80061ae:	1c59      	adds	r1, r3, #1
 80061b0:	7011      	strb	r1, [r2, #0]
 80061b2:	001a      	movs	r2, r3
 80061b4:	1d3b      	adds	r3, r7, #4
 80061b6:	881b      	ldrh	r3, [r3, #0]
 80061b8:	b2d9      	uxtb	r1, r3
 80061ba:	197b      	adds	r3, r7, r5
 80061bc:	5499      	strb	r1, [r3, r2]

	uint16_t crc = ModbusCRC16(response, idx);
 80061be:	193b      	adds	r3, r7, r4
 80061c0:	781a      	ldrb	r2, [r3, #0]
 80061c2:	197b      	adds	r3, r7, r5
 80061c4:	0011      	movs	r1, r2
 80061c6:	0018      	movs	r0, r3
 80061c8:	f001 fde8 	bl	8007d9c <ModbusCRC16>
 80061cc:	0002      	movs	r2, r0
 80061ce:	2614      	movs	r6, #20
 80061d0:	19bb      	adds	r3, r7, r6
 80061d2:	801a      	strh	r2, [r3, #0]
	response[idx++] = crc >> 8;
 80061d4:	19bb      	adds	r3, r7, r6
 80061d6:	881b      	ldrh	r3, [r3, #0]
 80061d8:	0a1b      	lsrs	r3, r3, #8
 80061da:	b299      	uxth	r1, r3
 80061dc:	193b      	adds	r3, r7, r4
 80061de:	781b      	ldrb	r3, [r3, #0]
 80061e0:	193a      	adds	r2, r7, r4
 80061e2:	1c58      	adds	r0, r3, #1
 80061e4:	7010      	strb	r0, [r2, #0]
 80061e6:	001a      	movs	r2, r3
 80061e8:	b2c9      	uxtb	r1, r1
 80061ea:	197b      	adds	r3, r7, r5
 80061ec:	5499      	strb	r1, [r3, r2]
	response[idx++] = crc & 0xFF;
 80061ee:	193b      	adds	r3, r7, r4
 80061f0:	781b      	ldrb	r3, [r3, #0]
 80061f2:	193a      	adds	r2, r7, r4
 80061f4:	1c59      	adds	r1, r3, #1
 80061f6:	7011      	strb	r1, [r2, #0]
 80061f8:	001a      	movs	r2, r3
 80061fa:	19bb      	adds	r3, r7, r6
 80061fc:	881b      	ldrh	r3, [r3, #0]
 80061fe:	b2d9      	uxtb	r1, r3
 8006200:	197b      	adds	r3, r7, r5
 8006202:	5499      	strb	r1, [r3, r2]

	// Send back ACK frame
	FA_ENABLE_TX(1);
 8006204:	2001      	movs	r0, #1
 8006206:	f001 fb75 	bl	80078f4 <FA_ENABLE_TX>
	HAL_UART_Transmit(&huart1, response, idx, HAL_MAX_DELAY);
 800620a:	193b      	adds	r3, r7, r4
 800620c:	781b      	ldrb	r3, [r3, #0]
 800620e:	b29a      	uxth	r2, r3
 8006210:	2301      	movs	r3, #1
 8006212:	425b      	negs	r3, r3
 8006214:	1979      	adds	r1, r7, r5
 8006216:	480c      	ldr	r0, [pc, #48]	@ (8006248 <Handle_Write_Single_Register+0x188>)
 8006218:	f009 fed6 	bl	800ffc8 <HAL_UART_Transmit>
	HAL_Delay(2);
 800621c:	2002      	movs	r0, #2
 800621e:	f005 fac5 	bl	800b7ac <HAL_Delay>
	FA_ENABLE_TX(0);
 8006222:	2000      	movs	r0, #0
 8006224:	f001 fb66 	bl	80078f4 <FA_ENABLE_TX>

}
 8006228:	46c0      	nop			@ (mov r8, r8)
 800622a:	46bd      	mov	sp, r7
 800622c:	b007      	add	sp, #28
 800622e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006230:	200005db 	.word	0x200005db
 8006234:	00002001 	.word	0x00002001
 8006238:	20000e39 	.word	0x20000e39
 800623c:	20000e3a 	.word	0x20000e3a
 8006240:	20000e3c 	.word	0x20000e3c
 8006244:	20000e3b 	.word	0x20000e3b
 8006248:	20000bdc 	.word	0x20000bdc

0800624c <Process_Slave_Request>:

void Process_Slave_Request(void) {
 800624c:	b580      	push	{r7, lr}
 800624e:	b082      	sub	sp, #8
 8006250:	af00      	add	r7, sp, #0
	if (!FrameReceived)
 8006252:	4b3f      	ldr	r3, [pc, #252]	@ (8006350 <Process_Slave_Request+0x104>)
 8006254:	781b      	ldrb	r3, [r3, #0]
 8006256:	b2db      	uxtb	r3, r3
 8006258:	2b00      	cmp	r3, #0
 800625a:	d100      	bne.n	800625e <Process_Slave_Request+0x12>
 800625c:	e073      	b.n	8006346 <Process_Slave_Request+0xfa>
//            sprintf(buf + strlen(buf), "%02X ", Modbus_Slave_Buffer[i]);
//        }
//        sprintf(buf + strlen(buf), "\r\n");
//        HAL_UART_Transmit(&huart2, (uint8_t*)buf, strlen(buf), HAL_MAX_DELAY);

	if (!Check_CRC_FA(Modbus_Slave_Buffer, Modbus_Buffer_Count1)) {
 800625e:	4b3d      	ldr	r3, [pc, #244]	@ (8006354 <Process_Slave_Request+0x108>)
 8006260:	881a      	ldrh	r2, [r3, #0]
 8006262:	4b3d      	ldr	r3, [pc, #244]	@ (8006358 <Process_Slave_Request+0x10c>)
 8006264:	0011      	movs	r1, r2
 8006266:	0018      	movs	r0, r3
 8006268:	f7ff f98a 	bl	8005580 <Check_CRC_FA>
 800626c:	1e03      	subs	r3, r0, #0
 800626e:	d106      	bne.n	800627e <Process_Slave_Request+0x32>
//        sprintf(buf, "CRC error\r\n");
//        HAL_UART_Transmit(&huart2, (uint8_t*)buf, strlen(buf), HAL_MAX_DELAY);
		Modbus_Buffer_Count1 = 0;
 8006270:	4b38      	ldr	r3, [pc, #224]	@ (8006354 <Process_Slave_Request+0x108>)
 8006272:	2200      	movs	r2, #0
 8006274:	801a      	strh	r2, [r3, #0]
		FrameReceived = 0;
 8006276:	4b36      	ldr	r3, [pc, #216]	@ (8006350 <Process_Slave_Request+0x104>)
 8006278:	2200      	movs	r2, #0
 800627a:	701a      	strb	r2, [r3, #0]
		return;
 800627c:	e064      	b.n	8006348 <Process_Slave_Request+0xfc>
	}

	uint8_t slave = Modbus_Slave_Buffer[0];
 800627e:	1dfb      	adds	r3, r7, #7
 8006280:	4a35      	ldr	r2, [pc, #212]	@ (8006358 <Process_Slave_Request+0x10c>)
 8006282:	7812      	ldrb	r2, [r2, #0]
 8006284:	701a      	strb	r2, [r3, #0]
	uint8_t func = Modbus_Slave_Buffer[1];
 8006286:	1dbb      	adds	r3, r7, #6
 8006288:	4a33      	ldr	r2, [pc, #204]	@ (8006358 <Process_Slave_Request+0x10c>)
 800628a:	7852      	ldrb	r2, [r2, #1]
 800628c:	701a      	strb	r2, [r3, #0]
	uint16_t startAddr = (Modbus_Slave_Buffer[2] << 8) | Modbus_Slave_Buffer[3];
 800628e:	4b32      	ldr	r3, [pc, #200]	@ (8006358 <Process_Slave_Request+0x10c>)
 8006290:	789b      	ldrb	r3, [r3, #2]
 8006292:	b21b      	sxth	r3, r3
 8006294:	021b      	lsls	r3, r3, #8
 8006296:	b21a      	sxth	r2, r3
 8006298:	4b2f      	ldr	r3, [pc, #188]	@ (8006358 <Process_Slave_Request+0x10c>)
 800629a:	78db      	ldrb	r3, [r3, #3]
 800629c:	b21b      	sxth	r3, r3
 800629e:	4313      	orrs	r3, r2
 80062a0:	b21a      	sxth	r2, r3
 80062a2:	1d3b      	adds	r3, r7, #4
 80062a4:	801a      	strh	r2, [r3, #0]
	uint16_t numRegs = (Modbus_Slave_Buffer[4] << 8) | Modbus_Slave_Buffer[5];
 80062a6:	4b2c      	ldr	r3, [pc, #176]	@ (8006358 <Process_Slave_Request+0x10c>)
 80062a8:	791b      	ldrb	r3, [r3, #4]
 80062aa:	b21b      	sxth	r3, r3
 80062ac:	021b      	lsls	r3, r3, #8
 80062ae:	b21a      	sxth	r2, r3
 80062b0:	4b29      	ldr	r3, [pc, #164]	@ (8006358 <Process_Slave_Request+0x10c>)
 80062b2:	795b      	ldrb	r3, [r3, #5]
 80062b4:	b21b      	sxth	r3, r3
 80062b6:	4313      	orrs	r3, r2
 80062b8:	b21a      	sxth	r2, r3
 80062ba:	1cbb      	adds	r3, r7, #2
 80062bc:	801a      	strh	r2, [r3, #0]

	if (slave != SLAVE_ID) {
 80062be:	1dfb      	adds	r3, r7, #7
 80062c0:	781b      	ldrb	r3, [r3, #0]
 80062c2:	2b01      	cmp	r3, #1
 80062c4:	d006      	beq.n	80062d4 <Process_Slave_Request+0x88>
		Modbus_Buffer_Count1 = 0;
 80062c6:	4b23      	ldr	r3, [pc, #140]	@ (8006354 <Process_Slave_Request+0x108>)
 80062c8:	2200      	movs	r2, #0
 80062ca:	801a      	strh	r2, [r3, #0]
		FrameReceived = 0;
 80062cc:	4b20      	ldr	r3, [pc, #128]	@ (8006350 <Process_Slave_Request+0x104>)
 80062ce:	2200      	movs	r2, #0
 80062d0:	701a      	strb	r2, [r3, #0]
		return;
 80062d2:	e039      	b.n	8006348 <Process_Slave_Request+0xfc>
	}

	if (func == 0x03) {
 80062d4:	1dbb      	adds	r3, r7, #6
 80062d6:	781b      	ldrb	r3, [r3, #0]
 80062d8:	2b03      	cmp	r3, #3
 80062da:	d108      	bne.n	80062ee <Process_Slave_Request+0xa2>
		Handle_Read_Registers(startAddr, numRegs);
 80062dc:	1cbb      	adds	r3, r7, #2
 80062de:	881a      	ldrh	r2, [r3, #0]
 80062e0:	1d3b      	adds	r3, r7, #4
 80062e2:	881b      	ldrh	r3, [r3, #0]
 80062e4:	0011      	movs	r1, r2
 80062e6:	0018      	movs	r0, r3
 80062e8:	f7ff fb98 	bl	8005a1c <Handle_Read_Registers>
 80062ec:	e024      	b.n	8006338 <Process_Slave_Request+0xec>
	} else if (func == 0x10) {
 80062ee:	1dbb      	adds	r3, r7, #6
 80062f0:	781b      	ldrb	r3, [r3, #0]
 80062f2:	2b10      	cmp	r3, #16
 80062f4:	d108      	bne.n	8006308 <Process_Slave_Request+0xbc>
		Handle_Write_Multiple_Registers(startAddr, numRegs,
 80062f6:	4a19      	ldr	r2, [pc, #100]	@ (800635c <Process_Slave_Request+0x110>)
 80062f8:	1cbb      	adds	r3, r7, #2
 80062fa:	8819      	ldrh	r1, [r3, #0]
 80062fc:	1d3b      	adds	r3, r7, #4
 80062fe:	881b      	ldrh	r3, [r3, #0]
 8006300:	0018      	movs	r0, r3
 8006302:	f7ff fc2f 	bl	8005b64 <Handle_Write_Multiple_Registers>
 8006306:	e017      	b.n	8006338 <Process_Slave_Request+0xec>
				&Modbus_Slave_Buffer[7]);
	} else if (func == 0x06) {
 8006308:	1dbb      	adds	r3, r7, #6
 800630a:	781b      	ldrb	r3, [r3, #0]
 800630c:	2b06      	cmp	r3, #6
 800630e:	d113      	bne.n	8006338 <Process_Slave_Request+0xec>
		uint16_t value = (Modbus_Slave_Buffer[4] << 8) | Modbus_Slave_Buffer[5];
 8006310:	4b11      	ldr	r3, [pc, #68]	@ (8006358 <Process_Slave_Request+0x10c>)
 8006312:	791b      	ldrb	r3, [r3, #4]
 8006314:	b21b      	sxth	r3, r3
 8006316:	021b      	lsls	r3, r3, #8
 8006318:	b21a      	sxth	r2, r3
 800631a:	4b0f      	ldr	r3, [pc, #60]	@ (8006358 <Process_Slave_Request+0x10c>)
 800631c:	795b      	ldrb	r3, [r3, #5]
 800631e:	b21b      	sxth	r3, r3
 8006320:	4313      	orrs	r3, r2
 8006322:	b21a      	sxth	r2, r3
 8006324:	003b      	movs	r3, r7
 8006326:	801a      	strh	r2, [r3, #0]
		Handle_Write_Single_Register(startAddr, value);
 8006328:	003b      	movs	r3, r7
 800632a:	881a      	ldrh	r2, [r3, #0]
 800632c:	1d3b      	adds	r3, r7, #4
 800632e:	881b      	ldrh	r3, [r3, #0]
 8006330:	0011      	movs	r1, r2
 8006332:	0018      	movs	r0, r3
 8006334:	f7ff fec4 	bl	80060c0 <Handle_Write_Single_Register>
	}

	// Reset frame
	Modbus_Buffer_Count1 = 0;
 8006338:	4b06      	ldr	r3, [pc, #24]	@ (8006354 <Process_Slave_Request+0x108>)
 800633a:	2200      	movs	r2, #0
 800633c:	801a      	strh	r2, [r3, #0]
	FrameReceived = 0;
 800633e:	4b04      	ldr	r3, [pc, #16]	@ (8006350 <Process_Slave_Request+0x104>)
 8006340:	2200      	movs	r2, #0
 8006342:	701a      	strb	r2, [r3, #0]
 8006344:	e000      	b.n	8006348 <Process_Slave_Request+0xfc>
		return;
 8006346:	46c0      	nop			@ (mov r8, r8)
}
 8006348:	46bd      	mov	sp, r7
 800634a:	b002      	add	sp, #8
 800634c:	bd80      	pop	{r7, pc}
 800634e:	46c0      	nop			@ (mov r8, r8)
 8006350:	20000644 	.word	0x20000644
 8006354:	20000640 	.word	0x20000640
 8006358:	200005dc 	.word	0x200005dc
 800635c:	200005e3 	.word	0x200005e3

08006360 <Process_UART2_Command>:
void Process_UART2_Command(void)
{
 8006360:	b5f0      	push	{r4, r5, r6, r7, lr}
 8006362:	4ca5      	ldr	r4, [pc, #660]	@ (80065f8 <Process_UART2_Command+0x298>)
 8006364:	44a5      	add	sp, r4
 8006366:	af00      	add	r7, sp, #0
    if (!uart2_frame_ready)
 8006368:	4ba4      	ldr	r3, [pc, #656]	@ (80065fc <Process_UART2_Command+0x29c>)
 800636a:	781b      	ldrb	r3, [r3, #0]
 800636c:	b2db      	uxtb	r3, r3
 800636e:	2b00      	cmp	r3, #0
 8006370:	d100      	bne.n	8006374 <Process_UART2_Command+0x14>
 8006372:	e1ff      	b.n	8006774 <Process_UART2_Command+0x414>
        return;

    uart2_frame_ready = 0;
 8006374:	4ba1      	ldr	r3, [pc, #644]	@ (80065fc <Process_UART2_Command+0x29c>)
 8006376:	2200      	movs	r2, #0
 8006378:	701a      	strb	r2, [r3, #0]

    char frame[UART2_MAX_FRAME];
    strncpy(frame, (char *)uart2_rx_buf, UART2_MAX_FRAME - 1);
 800637a:	49a1      	ldr	r1, [pc, #644]	@ (8006600 <Process_UART2_Command+0x2a0>)
 800637c:	24b0      	movs	r4, #176	@ 0xb0
 800637e:	0064      	lsls	r4, r4, #1
 8006380:	193b      	adds	r3, r7, r4
 8006382:	22ff      	movs	r2, #255	@ 0xff
 8006384:	0018      	movs	r0, r3
 8006386:	f00d fdbc 	bl	8013f02 <strncpy>
    frame[UART2_MAX_FRAME - 1] = '\0';
 800638a:	4b9e      	ldr	r3, [pc, #632]	@ (8006604 <Process_UART2_Command+0x2a4>)
 800638c:	22a0      	movs	r2, #160	@ 0xa0
 800638e:	0092      	lsls	r2, r2, #2
 8006390:	189b      	adds	r3, r3, r2
 8006392:	19db      	adds	r3, r3, r7
 8006394:	22ff      	movs	r2, #255	@ 0xff
 8006396:	2100      	movs	r1, #0
 8006398:	5499      	strb	r1, [r3, r2]

    memset(uart2_rx_buf, 0, sizeof(uart2_rx_buf));
 800639a:	2380      	movs	r3, #128	@ 0x80
 800639c:	005a      	lsls	r2, r3, #1
 800639e:	4b98      	ldr	r3, [pc, #608]	@ (8006600 <Process_UART2_Command+0x2a0>)
 80063a0:	2100      	movs	r1, #0
 80063a2:	0018      	movs	r0, r3
 80063a4:	f00d fd86 	bl	8013eb4 <memset>
    uart2_rx_len = 0;
 80063a8:	4b97      	ldr	r3, [pc, #604]	@ (8006608 <Process_UART2_Command+0x2a8>)
 80063aa:	2200      	movs	r2, #0
 80063ac:	801a      	strh	r2, [r3, #0]

    /* Remove newline */
    char *nl = strchr(frame, '\n');
 80063ae:	193b      	adds	r3, r7, r4
 80063b0:	210a      	movs	r1, #10
 80063b2:	0018      	movs	r0, r3
 80063b4:	f00d fd86 	bl	8013ec4 <strchr>
 80063b8:	0003      	movs	r3, r0
 80063ba:	229c      	movs	r2, #156	@ 0x9c
 80063bc:	0092      	lsls	r2, r2, #2
 80063be:	18b9      	adds	r1, r7, r2
 80063c0:	600b      	str	r3, [r1, #0]
    if (nl) *nl = '\0';
 80063c2:	18bb      	adds	r3, r7, r2
 80063c4:	681b      	ldr	r3, [r3, #0]
 80063c6:	2b00      	cmp	r3, #0
 80063c8:	d003      	beq.n	80063d2 <Process_UART2_Command+0x72>
 80063ca:	18bb      	adds	r3, r7, r2
 80063cc:	681b      	ldr	r3, [r3, #0]
 80063ce:	2200      	movs	r2, #0
 80063d0:	701a      	strb	r2, [r3, #0]

    /* Find CRC */
    char *last_comma = strrchr(frame, ',');
 80063d2:	25b0      	movs	r5, #176	@ 0xb0
 80063d4:	006d      	lsls	r5, r5, #1
 80063d6:	197b      	adds	r3, r7, r5
 80063d8:	212c      	movs	r1, #44	@ 0x2c
 80063da:	0018      	movs	r0, r3
 80063dc:	f00d fda5 	bl	8013f2a <strrchr>
 80063e0:	0003      	movs	r3, r0
 80063e2:	249b      	movs	r4, #155	@ 0x9b
 80063e4:	00a4      	lsls	r4, r4, #2
 80063e6:	193a      	adds	r2, r7, r4
 80063e8:	6013      	str	r3, [r2, #0]
    if (!last_comma)
 80063ea:	193b      	adds	r3, r7, r4
 80063ec:	681b      	ldr	r3, [r3, #0]
 80063ee:	2b00      	cmp	r3, #0
 80063f0:	d100      	bne.n	80063f4 <Process_UART2_Command+0x94>
 80063f2:	e1c1      	b.n	8006778 <Process_UART2_Command+0x418>
        return;

    uint16_t rx_crc = (uint16_t)strtol(last_comma + 1, NULL, 16);
 80063f4:	193b      	adds	r3, r7, r4
 80063f6:	681b      	ldr	r3, [r3, #0]
 80063f8:	3301      	adds	r3, #1
 80063fa:	2210      	movs	r2, #16
 80063fc:	2100      	movs	r1, #0
 80063fe:	0018      	movs	r0, r3
 8006400:	f00c ff76 	bl	80132f0 <strtol>
 8006404:	0002      	movs	r2, r0
 8006406:	4e81      	ldr	r6, [pc, #516]	@ (800660c <Process_UART2_Command+0x2ac>)
 8006408:	19bb      	adds	r3, r7, r6
 800640a:	801a      	strh	r2, [r3, #0]

    uint16_t calc_crc = ModbusCRC16(
        (uint8_t *)frame,
        (uint16_t)(last_comma - frame)
 800640c:	197b      	adds	r3, r7, r5
 800640e:	193a      	adds	r2, r7, r4
 8006410:	6812      	ldr	r2, [r2, #0]
 8006412:	1ad3      	subs	r3, r2, r3
 8006414:	b29b      	uxth	r3, r3
    uint16_t calc_crc = ModbusCRC16(
 8006416:	001a      	movs	r2, r3
 8006418:	197b      	adds	r3, r7, r5
 800641a:	0011      	movs	r1, r2
 800641c:	0018      	movs	r0, r3
 800641e:	f001 fcbd 	bl	8007d9c <ModbusCRC16>
 8006422:	0002      	movs	r2, r0
 8006424:	219a      	movs	r1, #154	@ 0x9a
 8006426:	0089      	lsls	r1, r1, #2
 8006428:	187b      	adds	r3, r7, r1
 800642a:	801a      	strh	r2, [r3, #0]
    );

    if (rx_crc != calc_crc)
 800642c:	19ba      	adds	r2, r7, r6
 800642e:	187b      	adds	r3, r7, r1
 8006430:	8812      	ldrh	r2, [r2, #0]
 8006432:	881b      	ldrh	r3, [r3, #0]
 8006434:	429a      	cmp	r2, r3
 8006436:	d000      	beq.n	800643a <Process_UART2_Command+0xda>
 8006438:	e1a0      	b.n	800677c <Process_UART2_Command+0x41c>
        return;

    *last_comma = '\0';
 800643a:	193b      	adds	r3, r7, r4
 800643c:	681b      	ldr	r3, [r3, #0]
 800643e:	2200      	movs	r2, #0
 8006440:	701a      	strb	r2, [r3, #0]

    /* Parse CMD safely */
    uint8_t cmd[32] = {0};
 8006442:	4b73      	ldr	r3, [pc, #460]	@ (8006610 <Process_UART2_Command+0x2b0>)
 8006444:	22a0      	movs	r2, #160	@ 0xa0
 8006446:	0092      	lsls	r2, r2, #2
 8006448:	189b      	adds	r3, r3, r2
 800644a:	19db      	adds	r3, r3, r7
 800644c:	0018      	movs	r0, r3
 800644e:	2320      	movs	r3, #32
 8006450:	001a      	movs	r2, r3
 8006452:	2100      	movs	r1, #0
 8006454:	f00d fd2e 	bl	8013eb4 <memset>
    uint8_t cmd_count = 0;
 8006458:	4b6e      	ldr	r3, [pc, #440]	@ (8006614 <Process_UART2_Command+0x2b4>)
 800645a:	18fb      	adds	r3, r7, r3
 800645c:	2200      	movs	r2, #0
 800645e:	701a      	strb	r2, [r3, #0]

    char temp[UART2_MAX_FRAME];
    strcpy(temp, frame);
 8006460:	197a      	adds	r2, r7, r5
 8006462:	2440      	movs	r4, #64	@ 0x40
 8006464:	193b      	adds	r3, r7, r4
 8006466:	0011      	movs	r1, r2
 8006468:	0018      	movs	r0, r3
 800646a:	f00d ff44 	bl	80142f6 <strcpy>

    char *token = strtok(temp, ",");
 800646e:	4a6a      	ldr	r2, [pc, #424]	@ (8006618 <Process_UART2_Command+0x2b8>)
 8006470:	193b      	adds	r3, r7, r4
 8006472:	0011      	movs	r1, r2
 8006474:	0018      	movs	r0, r3
 8006476:	f00d fd6d 	bl	8013f54 <strtok>
 800647a:	0003      	movs	r3, r0
 800647c:	229e      	movs	r2, #158	@ 0x9e
 800647e:	0092      	lsls	r2, r2, #2
 8006480:	18ba      	adds	r2, r7, r2
 8006482:	6013      	str	r3, [r2, #0]
    while (token && cmd_count < 32)
 8006484:	e01c      	b.n	80064c0 <Process_UART2_Command+0x160>
    {
        cmd[cmd_count++] = atoi(token);
 8006486:	249e      	movs	r4, #158	@ 0x9e
 8006488:	00a4      	lsls	r4, r4, #2
 800648a:	193b      	adds	r3, r7, r4
 800648c:	681b      	ldr	r3, [r3, #0]
 800648e:	0018      	movs	r0, r3
 8006490:	f00c f873 	bl	801257a <atoi>
 8006494:	4a5f      	ldr	r2, [pc, #380]	@ (8006614 <Process_UART2_Command+0x2b4>)
 8006496:	18bb      	adds	r3, r7, r2
 8006498:	781b      	ldrb	r3, [r3, #0]
 800649a:	18ba      	adds	r2, r7, r2
 800649c:	1c59      	adds	r1, r3, #1
 800649e:	7011      	strb	r1, [r2, #0]
 80064a0:	001a      	movs	r2, r3
 80064a2:	b2c1      	uxtb	r1, r0
 80064a4:	4b5a      	ldr	r3, [pc, #360]	@ (8006610 <Process_UART2_Command+0x2b0>)
 80064a6:	20a0      	movs	r0, #160	@ 0xa0
 80064a8:	0080      	lsls	r0, r0, #2
 80064aa:	181b      	adds	r3, r3, r0
 80064ac:	19db      	adds	r3, r3, r7
 80064ae:	5499      	strb	r1, [r3, r2]
        token = strtok(NULL, ",");
 80064b0:	4b59      	ldr	r3, [pc, #356]	@ (8006618 <Process_UART2_Command+0x2b8>)
 80064b2:	0019      	movs	r1, r3
 80064b4:	2000      	movs	r0, #0
 80064b6:	f00d fd4d 	bl	8013f54 <strtok>
 80064ba:	0003      	movs	r3, r0
 80064bc:	193a      	adds	r2, r7, r4
 80064be:	6013      	str	r3, [r2, #0]
    while (token && cmd_count < 32)
 80064c0:	239e      	movs	r3, #158	@ 0x9e
 80064c2:	009b      	lsls	r3, r3, #2
 80064c4:	18fb      	adds	r3, r7, r3
 80064c6:	681b      	ldr	r3, [r3, #0]
 80064c8:	2b00      	cmp	r3, #0
 80064ca:	d004      	beq.n	80064d6 <Process_UART2_Command+0x176>
 80064cc:	4b51      	ldr	r3, [pc, #324]	@ (8006614 <Process_UART2_Command+0x2b4>)
 80064ce:	18fb      	adds	r3, r7, r3
 80064d0:	781b      	ldrb	r3, [r3, #0]
 80064d2:	2b1f      	cmp	r3, #31
 80064d4:	d9d7      	bls.n	8006486 <Process_UART2_Command+0x126>
    }

    /* Dispatch */
    if (cmd_count == 2 && cmd[0] == 0 && cmd[1] == 1)
 80064d6:	4b4f      	ldr	r3, [pc, #316]	@ (8006614 <Process_UART2_Command+0x2b4>)
 80064d8:	18fb      	adds	r3, r7, r3
 80064da:	781b      	ldrb	r3, [r3, #0]
 80064dc:	2b02      	cmp	r3, #2
 80064de:	d110      	bne.n	8006502 <Process_UART2_Command+0x1a2>
 80064e0:	4b4b      	ldr	r3, [pc, #300]	@ (8006610 <Process_UART2_Command+0x2b0>)
 80064e2:	22a0      	movs	r2, #160	@ 0xa0
 80064e4:	0092      	lsls	r2, r2, #2
 80064e6:	189b      	adds	r3, r3, r2
 80064e8:	19db      	adds	r3, r3, r7
 80064ea:	781b      	ldrb	r3, [r3, #0]
 80064ec:	2b00      	cmp	r3, #0
 80064ee:	d108      	bne.n	8006502 <Process_UART2_Command+0x1a2>
 80064f0:	4b47      	ldr	r3, [pc, #284]	@ (8006610 <Process_UART2_Command+0x2b0>)
 80064f2:	189b      	adds	r3, r3, r2
 80064f4:	19db      	adds	r3, r3, r7
 80064f6:	785b      	ldrb	r3, [r3, #1]
 80064f8:	2b01      	cmp	r3, #1
 80064fa:	d102      	bne.n	8006502 <Process_UART2_Command+0x1a2>
        Send_Sensor_Data();
 80064fc:	f000 f954 	bl	80067a8 <Send_Sensor_Data>
 8006500:	e13d      	b.n	800677e <Process_UART2_Command+0x41e>

    else if (cmd_count == 2 && cmd[0] == 0 && cmd[1] == 2)
 8006502:	4b44      	ldr	r3, [pc, #272]	@ (8006614 <Process_UART2_Command+0x2b4>)
 8006504:	18fb      	adds	r3, r7, r3
 8006506:	781b      	ldrb	r3, [r3, #0]
 8006508:	2b02      	cmp	r3, #2
 800650a:	d110      	bne.n	800652e <Process_UART2_Command+0x1ce>
 800650c:	4b40      	ldr	r3, [pc, #256]	@ (8006610 <Process_UART2_Command+0x2b0>)
 800650e:	22a0      	movs	r2, #160	@ 0xa0
 8006510:	0092      	lsls	r2, r2, #2
 8006512:	189b      	adds	r3, r3, r2
 8006514:	19db      	adds	r3, r3, r7
 8006516:	781b      	ldrb	r3, [r3, #0]
 8006518:	2b00      	cmp	r3, #0
 800651a:	d108      	bne.n	800652e <Process_UART2_Command+0x1ce>
 800651c:	4b3c      	ldr	r3, [pc, #240]	@ (8006610 <Process_UART2_Command+0x2b0>)
 800651e:	189b      	adds	r3, r3, r2
 8006520:	19db      	adds	r3, r3, r7
 8006522:	785b      	ldrb	r3, [r3, #1]
 8006524:	2b02      	cmp	r3, #2
 8006526:	d102      	bne.n	800652e <Process_UART2_Command+0x1ce>
        Send_Status_Data();
 8006528:	f000 f9e4 	bl	80068f4 <Send_Status_Data>
 800652c:	e127      	b.n	800677e <Process_UART2_Command+0x41e>

    else if (cmd_count == 2 && cmd[0] == 0 && cmd[1] == 3)
 800652e:	4b39      	ldr	r3, [pc, #228]	@ (8006614 <Process_UART2_Command+0x2b4>)
 8006530:	18fb      	adds	r3, r7, r3
 8006532:	781b      	ldrb	r3, [r3, #0]
 8006534:	2b02      	cmp	r3, #2
 8006536:	d110      	bne.n	800655a <Process_UART2_Command+0x1fa>
 8006538:	4b35      	ldr	r3, [pc, #212]	@ (8006610 <Process_UART2_Command+0x2b0>)
 800653a:	22a0      	movs	r2, #160	@ 0xa0
 800653c:	0092      	lsls	r2, r2, #2
 800653e:	189b      	adds	r3, r3, r2
 8006540:	19db      	adds	r3, r3, r7
 8006542:	781b      	ldrb	r3, [r3, #0]
 8006544:	2b00      	cmp	r3, #0
 8006546:	d108      	bne.n	800655a <Process_UART2_Command+0x1fa>
 8006548:	4b31      	ldr	r3, [pc, #196]	@ (8006610 <Process_UART2_Command+0x2b0>)
 800654a:	189b      	adds	r3, r3, r2
 800654c:	19db      	adds	r3, r3, r7
 800654e:	785b      	ldrb	r3, [r3, #1]
 8006550:	2b03      	cmp	r3, #3
 8006552:	d102      	bne.n	800655a <Process_UART2_Command+0x1fa>
        Send_Error_Data();
 8006554:	f000 fab6 	bl	8006ac4 <Send_Error_Data>
 8006558:	e111      	b.n	800677e <Process_UART2_Command+0x41e>

    else if (cmd_count == 2 && cmd[0] == 0 && cmd[1] == 4)
 800655a:	4b2e      	ldr	r3, [pc, #184]	@ (8006614 <Process_UART2_Command+0x2b4>)
 800655c:	18fb      	adds	r3, r7, r3
 800655e:	781b      	ldrb	r3, [r3, #0]
 8006560:	2b02      	cmp	r3, #2
 8006562:	d110      	bne.n	8006586 <Process_UART2_Command+0x226>
 8006564:	4b2a      	ldr	r3, [pc, #168]	@ (8006610 <Process_UART2_Command+0x2b0>)
 8006566:	22a0      	movs	r2, #160	@ 0xa0
 8006568:	0092      	lsls	r2, r2, #2
 800656a:	189b      	adds	r3, r3, r2
 800656c:	19db      	adds	r3, r3, r7
 800656e:	781b      	ldrb	r3, [r3, #0]
 8006570:	2b00      	cmp	r3, #0
 8006572:	d108      	bne.n	8006586 <Process_UART2_Command+0x226>
 8006574:	4b26      	ldr	r3, [pc, #152]	@ (8006610 <Process_UART2_Command+0x2b0>)
 8006576:	189b      	adds	r3, r3, r2
 8006578:	19db      	adds	r3, r3, r7
 800657a:	785b      	ldrb	r3, [r3, #1]
 800657c:	2b04      	cmp	r3, #4
 800657e:	d102      	bne.n	8006586 <Process_UART2_Command+0x226>
        Send_SoilMoisture();
 8006580:	f000 fb40 	bl	8006c04 <Send_SoilMoisture>
 8006584:	e0fb      	b.n	800677e <Process_UART2_Command+0x41e>

    else if (cmd_count == 2 && cmd[0] == 0 &&
 8006586:	4b23      	ldr	r3, [pc, #140]	@ (8006614 <Process_UART2_Command+0x2b4>)
 8006588:	18fb      	adds	r3, r7, r3
 800658a:	781b      	ldrb	r3, [r3, #0]
 800658c:	2b02      	cmp	r3, #2
 800658e:	d114      	bne.n	80065ba <Process_UART2_Command+0x25a>
 8006590:	4b1f      	ldr	r3, [pc, #124]	@ (8006610 <Process_UART2_Command+0x2b0>)
 8006592:	22a0      	movs	r2, #160	@ 0xa0
 8006594:	0092      	lsls	r2, r2, #2
 8006596:	189b      	adds	r3, r3, r2
 8006598:	19db      	adds	r3, r3, r7
 800659a:	781b      	ldrb	r3, [r3, #0]
 800659c:	2b00      	cmp	r3, #0
 800659e:	d10c      	bne.n	80065ba <Process_UART2_Command+0x25a>
            (cmd[1] == 5))
 80065a0:	4b1b      	ldr	r3, [pc, #108]	@ (8006610 <Process_UART2_Command+0x2b0>)
 80065a2:	189b      	adds	r3, r3, r2
 80065a4:	19db      	adds	r3, r3, r7
 80065a6:	785b      	ldrb	r3, [r3, #1]
    else if (cmd_count == 2 && cmd[0] == 0 &&
 80065a8:	2b05      	cmp	r3, #5
 80065aa:	d106      	bne.n	80065ba <Process_UART2_Command+0x25a>
        Handle_Setpoint_Frame(frame);
 80065ac:	23b0      	movs	r3, #176	@ 0xb0
 80065ae:	005b      	lsls	r3, r3, #1
 80065b0:	18fb      	adds	r3, r7, r3
 80065b2:	0018      	movs	r0, r3
 80065b4:	f000 fbb8 	bl	8006d28 <Handle_Setpoint_Frame>
 80065b8:	e0e1      	b.n	800677e <Process_UART2_Command+0x41e>

    else if (cmd_count == (2 + (MAX_SCHEDULES * 5)) &&
 80065ba:	4b16      	ldr	r3, [pc, #88]	@ (8006614 <Process_UART2_Command+0x2b4>)
 80065bc:	18fb      	adds	r3, r7, r3
 80065be:	781b      	ldrb	r3, [r3, #0]
 80065c0:	2b1b      	cmp	r3, #27
 80065c2:	d000      	beq.n	80065c6 <Process_UART2_Command+0x266>
 80065c4:	e0db      	b.n	800677e <Process_UART2_Command+0x41e>
             cmd[0] == 0 && cmd[1] == 6)
 80065c6:	4b12      	ldr	r3, [pc, #72]	@ (8006610 <Process_UART2_Command+0x2b0>)
 80065c8:	22a0      	movs	r2, #160	@ 0xa0
 80065ca:	0092      	lsls	r2, r2, #2
 80065cc:	189b      	adds	r3, r3, r2
 80065ce:	19db      	adds	r3, r3, r7
 80065d0:	781b      	ldrb	r3, [r3, #0]
    else if (cmd_count == (2 + (MAX_SCHEDULES * 5)) &&
 80065d2:	2b00      	cmp	r3, #0
 80065d4:	d000      	beq.n	80065d8 <Process_UART2_Command+0x278>
 80065d6:	e0d2      	b.n	800677e <Process_UART2_Command+0x41e>
             cmd[0] == 0 && cmd[1] == 6)
 80065d8:	4b0d      	ldr	r3, [pc, #52]	@ (8006610 <Process_UART2_Command+0x2b0>)
 80065da:	189b      	adds	r3, r3, r2
 80065dc:	19db      	adds	r3, r3, r7
 80065de:	785b      	ldrb	r3, [r3, #1]
 80065e0:	2b06      	cmp	r3, #6
 80065e2:	d000      	beq.n	80065e6 <Process_UART2_Command+0x286>
 80065e4:	e0cb      	b.n	800677e <Process_UART2_Command+0x41e>
    {
        uint8_t idx = 2;
 80065e6:	4b0d      	ldr	r3, [pc, #52]	@ (800661c <Process_UART2_Command+0x2bc>)
 80065e8:	18fb      	adds	r3, r7, r3
 80065ea:	2202      	movs	r2, #2
 80065ec:	701a      	strb	r2, [r3, #0]

        for (uint8_t i = 0; i < MAX_SCHEDULES; i++)
 80065ee:	4b0c      	ldr	r3, [pc, #48]	@ (8006620 <Process_UART2_Command+0x2c0>)
 80065f0:	18fb      	adds	r3, r7, r3
 80065f2:	2200      	movs	r2, #0
 80065f4:	701a      	strb	r2, [r3, #0]
 80065f6:	e085      	b.n	8006704 <Process_UART2_Command+0x3a4>
 80065f8:	fffffd7c 	.word	0xfffffd7c
 80065fc:	20000645 	.word	0x20000645
 8006600:	200004d8 	.word	0x200004d8
 8006604:	fffffee0 	.word	0xfffffee0
 8006608:	200005d8 	.word	0x200005d8
 800660c:	0000026a 	.word	0x0000026a
 8006610:	fffffec0 	.word	0xfffffec0
 8006614:	0000027f 	.word	0x0000027f
 8006618:	08016df0 	.word	0x08016df0
 800661c:	00000277 	.word	0x00000277
 8006620:	00000276 	.word	0x00000276
        {
            schedules[i].on_hr   = cmd[idx++];
 8006624:	4c58      	ldr	r4, [pc, #352]	@ (8006788 <Process_UART2_Command+0x428>)
 8006626:	193b      	adds	r3, r7, r4
 8006628:	781b      	ldrb	r3, [r3, #0]
 800662a:	193a      	adds	r2, r7, r4
 800662c:	1c59      	adds	r1, r3, #1
 800662e:	7011      	strb	r1, [r2, #0]
 8006630:	001a      	movs	r2, r3
 8006632:	4b56      	ldr	r3, [pc, #344]	@ (800678c <Process_UART2_Command+0x42c>)
 8006634:	26a0      	movs	r6, #160	@ 0xa0
 8006636:	00b6      	lsls	r6, r6, #2
 8006638:	199b      	adds	r3, r3, r6
 800663a:	19db      	adds	r3, r3, r7
 800663c:	5c99      	ldrb	r1, [r3, r2]
 800663e:	4d54      	ldr	r5, [pc, #336]	@ (8006790 <Process_UART2_Command+0x430>)
 8006640:	197b      	adds	r3, r7, r5
 8006642:	781a      	ldrb	r2, [r3, #0]
 8006644:	0008      	movs	r0, r1
 8006646:	4953      	ldr	r1, [pc, #332]	@ (8006794 <Process_UART2_Command+0x434>)
 8006648:	0013      	movs	r3, r2
 800664a:	009b      	lsls	r3, r3, #2
 800664c:	189b      	adds	r3, r3, r2
 800664e:	009b      	lsls	r3, r3, #2
 8006650:	5058      	str	r0, [r3, r1]
            schedules[i].on_min  = cmd[idx++];
 8006652:	193b      	adds	r3, r7, r4
 8006654:	781b      	ldrb	r3, [r3, #0]
 8006656:	193a      	adds	r2, r7, r4
 8006658:	1c59      	adds	r1, r3, #1
 800665a:	7011      	strb	r1, [r2, #0]
 800665c:	001a      	movs	r2, r3
 800665e:	4b4b      	ldr	r3, [pc, #300]	@ (800678c <Process_UART2_Command+0x42c>)
 8006660:	199b      	adds	r3, r3, r6
 8006662:	19db      	adds	r3, r3, r7
 8006664:	5c99      	ldrb	r1, [r3, r2]
 8006666:	197b      	adds	r3, r7, r5
 8006668:	781a      	ldrb	r2, [r3, #0]
 800666a:	0008      	movs	r0, r1
 800666c:	4949      	ldr	r1, [pc, #292]	@ (8006794 <Process_UART2_Command+0x434>)
 800666e:	0013      	movs	r3, r2
 8006670:	009b      	lsls	r3, r3, #2
 8006672:	189b      	adds	r3, r3, r2
 8006674:	009b      	lsls	r3, r3, #2
 8006676:	18cb      	adds	r3, r1, r3
 8006678:	3304      	adds	r3, #4
 800667a:	6018      	str	r0, [r3, #0]
            schedules[i].off_hr  = cmd[idx++];
 800667c:	193b      	adds	r3, r7, r4
 800667e:	781b      	ldrb	r3, [r3, #0]
 8006680:	193a      	adds	r2, r7, r4
 8006682:	1c59      	adds	r1, r3, #1
 8006684:	7011      	strb	r1, [r2, #0]
 8006686:	001a      	movs	r2, r3
 8006688:	4b40      	ldr	r3, [pc, #256]	@ (800678c <Process_UART2_Command+0x42c>)
 800668a:	199b      	adds	r3, r3, r6
 800668c:	19db      	adds	r3, r3, r7
 800668e:	5c99      	ldrb	r1, [r3, r2]
 8006690:	197b      	adds	r3, r7, r5
 8006692:	781a      	ldrb	r2, [r3, #0]
 8006694:	0008      	movs	r0, r1
 8006696:	493f      	ldr	r1, [pc, #252]	@ (8006794 <Process_UART2_Command+0x434>)
 8006698:	0013      	movs	r3, r2
 800669a:	009b      	lsls	r3, r3, #2
 800669c:	189b      	adds	r3, r3, r2
 800669e:	009b      	lsls	r3, r3, #2
 80066a0:	18cb      	adds	r3, r1, r3
 80066a2:	3308      	adds	r3, #8
 80066a4:	6018      	str	r0, [r3, #0]
            schedules[i].off_min = cmd[idx++];
 80066a6:	193b      	adds	r3, r7, r4
 80066a8:	781b      	ldrb	r3, [r3, #0]
 80066aa:	193a      	adds	r2, r7, r4
 80066ac:	1c59      	adds	r1, r3, #1
 80066ae:	7011      	strb	r1, [r2, #0]
 80066b0:	001a      	movs	r2, r3
 80066b2:	4b36      	ldr	r3, [pc, #216]	@ (800678c <Process_UART2_Command+0x42c>)
 80066b4:	199b      	adds	r3, r3, r6
 80066b6:	19db      	adds	r3, r3, r7
 80066b8:	5c99      	ldrb	r1, [r3, r2]
 80066ba:	197b      	adds	r3, r7, r5
 80066bc:	781a      	ldrb	r2, [r3, #0]
 80066be:	0008      	movs	r0, r1
 80066c0:	4934      	ldr	r1, [pc, #208]	@ (8006794 <Process_UART2_Command+0x434>)
 80066c2:	0013      	movs	r3, r2
 80066c4:	009b      	lsls	r3, r3, #2
 80066c6:	189b      	adds	r3, r3, r2
 80066c8:	009b      	lsls	r3, r3, #2
 80066ca:	18cb      	adds	r3, r1, r3
 80066cc:	330c      	adds	r3, #12
 80066ce:	6018      	str	r0, [r3, #0]
            schedules[i].enable  = cmd[idx++];
 80066d0:	193b      	adds	r3, r7, r4
 80066d2:	781b      	ldrb	r3, [r3, #0]
 80066d4:	193a      	adds	r2, r7, r4
 80066d6:	1c59      	adds	r1, r3, #1
 80066d8:	7011      	strb	r1, [r2, #0]
 80066da:	001a      	movs	r2, r3
 80066dc:	4b2b      	ldr	r3, [pc, #172]	@ (800678c <Process_UART2_Command+0x42c>)
 80066de:	199b      	adds	r3, r3, r6
 80066e0:	19db      	adds	r3, r3, r7
 80066e2:	5c99      	ldrb	r1, [r3, r2]
 80066e4:	197b      	adds	r3, r7, r5
 80066e6:	781a      	ldrb	r2, [r3, #0]
 80066e8:	0008      	movs	r0, r1
 80066ea:	492a      	ldr	r1, [pc, #168]	@ (8006794 <Process_UART2_Command+0x434>)
 80066ec:	0013      	movs	r3, r2
 80066ee:	009b      	lsls	r3, r3, #2
 80066f0:	189b      	adds	r3, r3, r2
 80066f2:	009b      	lsls	r3, r3, #2
 80066f4:	18cb      	adds	r3, r1, r3
 80066f6:	3310      	adds	r3, #16
 80066f8:	6018      	str	r0, [r3, #0]
        for (uint8_t i = 0; i < MAX_SCHEDULES; i++)
 80066fa:	197b      	adds	r3, r7, r5
 80066fc:	781a      	ldrb	r2, [r3, #0]
 80066fe:	197b      	adds	r3, r7, r5
 8006700:	3201      	adds	r2, #1
 8006702:	701a      	strb	r2, [r3, #0]
 8006704:	4b22      	ldr	r3, [pc, #136]	@ (8006790 <Process_UART2_Command+0x430>)
 8006706:	18fb      	adds	r3, r7, r3
 8006708:	781b      	ldrb	r3, [r3, #0]
 800670a:	2b04      	cmp	r3, #4
 800670c:	d98a      	bls.n	8006624 <Process_UART2_Command+0x2c4>
        }

        char ack[64];
        int len = snprintf(ack, sizeof(ack), "0,7,1");
 800670e:	4a22      	ldr	r2, [pc, #136]	@ (8006798 <Process_UART2_Command+0x438>)
 8006710:	003b      	movs	r3, r7
 8006712:	2140      	movs	r1, #64	@ 0x40
 8006714:	0018      	movs	r0, r3
 8006716:	f00d fb1b 	bl	8013d50 <sniprintf>
 800671a:	0003      	movs	r3, r0
 800671c:	2499      	movs	r4, #153	@ 0x99
 800671e:	00a4      	lsls	r4, r4, #2
 8006720:	193a      	adds	r2, r7, r4
 8006722:	6013      	str	r3, [r2, #0]
        uint16_t crc = ModbusCRC16((uint8_t*)ack, len);
 8006724:	193b      	adds	r3, r7, r4
 8006726:	681a      	ldr	r2, [r3, #0]
 8006728:	003b      	movs	r3, r7
 800672a:	0011      	movs	r1, r2
 800672c:	0018      	movs	r0, r3
 800672e:	f001 fb35 	bl	8007d9c <ModbusCRC16>
 8006732:	0002      	movs	r2, r0
 8006734:	4d19      	ldr	r5, [pc, #100]	@ (800679c <Process_UART2_Command+0x43c>)
 8006736:	197b      	adds	r3, r7, r5
 8006738:	801a      	strh	r2, [r3, #0]
        len += snprintf(ack + len, sizeof(ack) - len,
 800673a:	193b      	adds	r3, r7, r4
 800673c:	681b      	ldr	r3, [r3, #0]
 800673e:	003a      	movs	r2, r7
 8006740:	18d0      	adds	r0, r2, r3
 8006742:	193b      	adds	r3, r7, r4
 8006744:	681b      	ldr	r3, [r3, #0]
 8006746:	2240      	movs	r2, #64	@ 0x40
 8006748:	1ad1      	subs	r1, r2, r3
 800674a:	197b      	adds	r3, r7, r5
 800674c:	881b      	ldrh	r3, [r3, #0]
 800674e:	4a14      	ldr	r2, [pc, #80]	@ (80067a0 <Process_UART2_Command+0x440>)
 8006750:	f00d fafe 	bl	8013d50 <sniprintf>
 8006754:	0002      	movs	r2, r0
 8006756:	193b      	adds	r3, r7, r4
 8006758:	681b      	ldr	r3, [r3, #0]
 800675a:	189b      	adds	r3, r3, r2
 800675c:	193a      	adds	r2, r7, r4
 800675e:	6013      	str	r3, [r2, #0]
                        ",%04X\r\n", crc);

        HAL_UART_Transmit(&huart2,
 8006760:	193b      	adds	r3, r7, r4
 8006762:	681b      	ldr	r3, [r3, #0]
 8006764:	b29a      	uxth	r2, r3
 8006766:	2301      	movs	r3, #1
 8006768:	425b      	negs	r3, r3
 800676a:	0039      	movs	r1, r7
 800676c:	480d      	ldr	r0, [pc, #52]	@ (80067a4 <Process_UART2_Command+0x444>)
 800676e:	f009 fc2b 	bl	800ffc8 <HAL_UART_Transmit>
 8006772:	e004      	b.n	800677e <Process_UART2_Command+0x41e>
        return;
 8006774:	46c0      	nop			@ (mov r8, r8)
 8006776:	e002      	b.n	800677e <Process_UART2_Command+0x41e>
        return;
 8006778:	46c0      	nop			@ (mov r8, r8)
 800677a:	e000      	b.n	800677e <Process_UART2_Command+0x41e>
        return;
 800677c:	46c0      	nop			@ (mov r8, r8)
                          (uint8_t*)ack,
                          len, HAL_MAX_DELAY);
    }
}
 800677e:	46bd      	mov	sp, r7
 8006780:	23a1      	movs	r3, #161	@ 0xa1
 8006782:	009b      	lsls	r3, r3, #2
 8006784:	449d      	add	sp, r3
 8006786:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006788:	00000277 	.word	0x00000277
 800678c:	fffffec0 	.word	0xfffffec0
 8006790:	00000276 	.word	0x00000276
 8006794:	2000069c 	.word	0x2000069c
 8006798:	08016df4 	.word	0x08016df4
 800679c:	00000262 	.word	0x00000262
 80067a0:	08016dfc 	.word	0x08016dfc
 80067a4:	20000c70 	.word	0x20000c70

080067a8 <Send_Sensor_Data>:





void Send_Sensor_Data(){
 80067a8:	b590      	push	{r4, r7, lr}
 80067aa:	4c40      	ldr	r4, [pc, #256]	@ (80068ac <Send_Sensor_Data+0x104>)
 80067ac:	44a5      	add	sp, r4
 80067ae:	af22      	add	r7, sp, #136	@ 0x88


	char payload[256];
	int len = snprintf(payload, sizeof(payload),
 80067b0:	4c3f      	ldr	r4, [pc, #252]	@ (80068b0 <Send_Sensor_Data+0x108>)
 80067b2:	2380      	movs	r3, #128	@ 0x80
 80067b4:	0059      	lsls	r1, r3, #1
 80067b6:	1d78      	adds	r0, r7, #5
 80067b8:	30ff      	adds	r0, #255	@ 0xff
 80067ba:	2200      	movs	r2, #0
 80067bc:	4b3d      	ldr	r3, [pc, #244]	@ (80068b4 <Send_Sensor_Data+0x10c>)
 80067be:	9220      	str	r2, [sp, #128]	@ 0x80
 80067c0:	9321      	str	r3, [sp, #132]	@ 0x84
 80067c2:	2309      	movs	r3, #9
 80067c4:	931f      	str	r3, [sp, #124]	@ 0x7c
 80067c6:	2308      	movs	r3, #8
 80067c8:	931e      	str	r3, [sp, #120]	@ 0x78
 80067ca:	230f      	movs	r3, #15
 80067cc:	931d      	str	r3, [sp, #116]	@ 0x74
 80067ce:	2303      	movs	r3, #3
 80067d0:	931c      	str	r3, [sp, #112]	@ 0x70
 80067d2:	2301      	movs	r3, #1
 80067d4:	931b      	str	r3, [sp, #108]	@ 0x6c
 80067d6:	2302      	movs	r3, #2
 80067d8:	931a      	str	r3, [sp, #104]	@ 0x68
 80067da:	2304      	movs	r3, #4
 80067dc:	9319      	str	r3, [sp, #100]	@ 0x64
 80067de:	2305      	movs	r3, #5
 80067e0:	9318      	str	r3, [sp, #96]	@ 0x60
 80067e2:	2364      	movs	r3, #100	@ 0x64
 80067e4:	9317      	str	r3, [sp, #92]	@ 0x5c
 80067e6:	2301      	movs	r3, #1
 80067e8:	9316      	str	r3, [sp, #88]	@ 0x58
 80067ea:	2200      	movs	r2, #0
 80067ec:	2300      	movs	r3, #0
 80067ee:	9214      	str	r2, [sp, #80]	@ 0x50
 80067f0:	9315      	str	r3, [sp, #84]	@ 0x54
 80067f2:	2200      	movs	r2, #0
 80067f4:	2300      	movs	r3, #0
 80067f6:	9212      	str	r2, [sp, #72]	@ 0x48
 80067f8:	9313      	str	r3, [sp, #76]	@ 0x4c
 80067fa:	4a2f      	ldr	r2, [pc, #188]	@ (80068b8 <Send_Sensor_Data+0x110>)
 80067fc:	4b2f      	ldr	r3, [pc, #188]	@ (80068bc <Send_Sensor_Data+0x114>)
 80067fe:	9210      	str	r2, [sp, #64]	@ 0x40
 8006800:	9311      	str	r3, [sp, #68]	@ 0x44
 8006802:	2200      	movs	r2, #0
 8006804:	4b2e      	ldr	r3, [pc, #184]	@ (80068c0 <Send_Sensor_Data+0x118>)
 8006806:	920e      	str	r2, [sp, #56]	@ 0x38
 8006808:	930f      	str	r3, [sp, #60]	@ 0x3c
 800680a:	4a2e      	ldr	r2, [pc, #184]	@ (80068c4 <Send_Sensor_Data+0x11c>)
 800680c:	4b2e      	ldr	r3, [pc, #184]	@ (80068c8 <Send_Sensor_Data+0x120>)
 800680e:	920c      	str	r2, [sp, #48]	@ 0x30
 8006810:	930d      	str	r3, [sp, #52]	@ 0x34
 8006812:	4a2e      	ldr	r2, [pc, #184]	@ (80068cc <Send_Sensor_Data+0x124>)
 8006814:	4b2e      	ldr	r3, [pc, #184]	@ (80068d0 <Send_Sensor_Data+0x128>)
 8006816:	920a      	str	r2, [sp, #40]	@ 0x28
 8006818:	930b      	str	r3, [sp, #44]	@ 0x2c
 800681a:	4a2a      	ldr	r2, [pc, #168]	@ (80068c4 <Send_Sensor_Data+0x11c>)
 800681c:	4b2d      	ldr	r3, [pc, #180]	@ (80068d4 <Send_Sensor_Data+0x12c>)
 800681e:	9208      	str	r2, [sp, #32]
 8006820:	9309      	str	r3, [sp, #36]	@ 0x24
 8006822:	2200      	movs	r2, #0
 8006824:	4b2c      	ldr	r3, [pc, #176]	@ (80068d8 <Send_Sensor_Data+0x130>)
 8006826:	9206      	str	r2, [sp, #24]
 8006828:	9307      	str	r3, [sp, #28]
 800682a:	4a23      	ldr	r2, [pc, #140]	@ (80068b8 <Send_Sensor_Data+0x110>)
 800682c:	4b2b      	ldr	r3, [pc, #172]	@ (80068dc <Send_Sensor_Data+0x134>)
 800682e:	9204      	str	r2, [sp, #16]
 8006830:	9305      	str	r3, [sp, #20]
 8006832:	4a21      	ldr	r2, [pc, #132]	@ (80068b8 <Send_Sensor_Data+0x110>)
 8006834:	4b2a      	ldr	r3, [pc, #168]	@ (80068e0 <Send_Sensor_Data+0x138>)
 8006836:	9202      	str	r2, [sp, #8]
 8006838:	9303      	str	r3, [sp, #12]
 800683a:	2200      	movs	r2, #0
 800683c:	4b29      	ldr	r3, [pc, #164]	@ (80068e4 <Send_Sensor_Data+0x13c>)
 800683e:	9200      	str	r2, [sp, #0]
 8006840:	9301      	str	r3, [sp, #4]
 8006842:	2301      	movs	r3, #1
 8006844:	0022      	movs	r2, r4
 8006846:	f00d fa83 	bl	8013d50 <sniprintf>
 800684a:	0003      	movs	r3, r0
 800684c:	2283      	movs	r2, #131	@ 0x83
 800684e:	0092      	lsls	r2, r2, #2
 8006850:	18b9      	adds	r1, r7, r2
 8006852:	600b      	str	r3, [r1, #0]
	        12.5    // pump_on_hours
	    );



	    uint16_t crc = ModbusCRC16((uint8_t*)payload, len);
 8006854:	18bb      	adds	r3, r7, r2
 8006856:	681a      	ldr	r2, [r3, #0]
 8006858:	1d7b      	adds	r3, r7, #5
 800685a:	33ff      	adds	r3, #255	@ 0xff
 800685c:	0011      	movs	r1, r2
 800685e:	0018      	movs	r0, r3
 8006860:	f001 fa9c 	bl	8007d9c <ModbusCRC16>
 8006864:	0002      	movs	r2, r0
 8006866:	4920      	ldr	r1, [pc, #128]	@ (80068e8 <Send_Sensor_Data+0x140>)
 8006868:	187b      	adds	r3, r7, r1
 800686a:	801a      	strh	r2, [r3, #0]

	    char tx[256];
	    int tx_len = snprintf(tx, sizeof(tx), "%s,%04X\n", payload, crc);
 800686c:	187b      	adds	r3, r7, r1
 800686e:	881b      	ldrh	r3, [r3, #0]
 8006870:	1d7c      	adds	r4, r7, #5
 8006872:	34ff      	adds	r4, #255	@ 0xff
 8006874:	4a1d      	ldr	r2, [pc, #116]	@ (80068ec <Send_Sensor_Data+0x144>)
 8006876:	2180      	movs	r1, #128	@ 0x80
 8006878:	0049      	lsls	r1, r1, #1
 800687a:	1d38      	adds	r0, r7, #4
 800687c:	9300      	str	r3, [sp, #0]
 800687e:	0023      	movs	r3, r4
 8006880:	f00d fa66 	bl	8013d50 <sniprintf>
 8006884:	0003      	movs	r3, r0
 8006886:	2281      	movs	r2, #129	@ 0x81
 8006888:	0092      	lsls	r2, r2, #2
 800688a:	18b9      	adds	r1, r7, r2
 800688c:	600b      	str	r3, [r1, #0]

	    HAL_UART_Transmit(&huart2, (uint8_t*)tx, tx_len, HAL_MAX_DELAY);
 800688e:	18bb      	adds	r3, r7, r2
 8006890:	681b      	ldr	r3, [r3, #0]
 8006892:	b29a      	uxth	r2, r3
 8006894:	2301      	movs	r3, #1
 8006896:	425b      	negs	r3, r3
 8006898:	1d39      	adds	r1, r7, #4
 800689a:	4815      	ldr	r0, [pc, #84]	@ (80068f0 <Send_Sensor_Data+0x148>)
 800689c:	f009 fb94 	bl	800ffc8 <HAL_UART_Transmit>

}
 80068a0:	46c0      	nop			@ (mov r8, r8)
 80068a2:	46bd      	mov	sp, r7
 80068a4:	2385      	movs	r3, #133	@ 0x85
 80068a6:	009b      	lsls	r3, r3, #2
 80068a8:	449d      	add	sp, r3
 80068aa:	bd90      	pop	{r4, r7, pc}
 80068ac:	fffffd64 	.word	0xfffffd64
 80068b0:	08016e04 	.word	0x08016e04
 80068b4:	40290000 	.word	0x40290000
 80068b8:	33333333 	.word	0x33333333
 80068bc:	3fe33333 	.word	0x3fe33333
 80068c0:	3fe00000 	.word	0x3fe00000
 80068c4:	9999999a 	.word	0x9999999a
 80068c8:	3ffd9999 	.word	0x3ffd9999
 80068cc:	cccccccd 	.word	0xcccccccd
 80068d0:	4018cccc 	.word	0x4018cccc
 80068d4:	403c9999 	.word	0x403c9999
 80068d8:	405e0000 	.word	0x405e0000
 80068dc:	40507333 	.word	0x40507333
 80068e0:	403e3333 	.word	0x403e3333
 80068e4:	40348000 	.word	0x40348000
 80068e8:	0000020a 	.word	0x0000020a
 80068ec:	08016e6c 	.word	0x08016e6c
 80068f0:	20000c70 	.word	0x20000c70

080068f4 <Send_Status_Data>:


void Send_Status_Data(){
 80068f4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80068f6:	46de      	mov	lr, fp
 80068f8:	4657      	mov	r7, sl
 80068fa:	464e      	mov	r6, r9
 80068fc:	4645      	mov	r5, r8
 80068fe:	b5e0      	push	{r5, r6, r7, lr}
 8006900:	b0d9      	sub	sp, #356	@ 0x164
 8006902:	af0c      	add	r7, sp, #48	@ 0x30

	 char payload[128];

	    int len = snprintf(payload, sizeof(payload),
 8006904:	4b60      	ldr	r3, [pc, #384]	@ (8006a88 <Send_Status_Data+0x194>)
 8006906:	781b      	ldrb	r3, [r3, #0]
 8006908:	0019      	movs	r1, r3
 800690a:	4b60      	ldr	r3, [pc, #384]	@ (8006a8c <Send_Status_Data+0x198>)
 800690c:	781b      	ldrb	r3, [r3, #0]
 800690e:	001c      	movs	r4, r3
 8006910:	4b5f      	ldr	r3, [pc, #380]	@ (8006a90 <Send_Status_Data+0x19c>)
 8006912:	781b      	ldrb	r3, [r3, #0]
 8006914:	60fb      	str	r3, [r7, #12]
 8006916:	4b5f      	ldr	r3, [pc, #380]	@ (8006a94 <Send_Status_Data+0x1a0>)
 8006918:	781b      	ldrb	r3, [r3, #0]
 800691a:	001e      	movs	r6, r3
 800691c:	4b5e      	ldr	r3, [pc, #376]	@ (8006a98 <Send_Status_Data+0x1a4>)
 800691e:	781b      	ldrb	r3, [r3, #0]
 8006920:	60bb      	str	r3, [r7, #8]
 8006922:	4b5e      	ldr	r3, [pc, #376]	@ (8006a9c <Send_Status_Data+0x1a8>)
 8006924:	781b      	ldrb	r3, [r3, #0]
 8006926:	603b      	str	r3, [r7, #0]
 8006928:	4b5d      	ldr	r3, [pc, #372]	@ (8006aa0 <Send_Status_Data+0x1ac>)
 800692a:	781b      	ldrb	r3, [r3, #0]
 800692c:	4699      	mov	r9, r3
 800692e:	4b5d      	ldr	r3, [pc, #372]	@ (8006aa4 <Send_Status_Data+0x1b0>)
 8006930:	781b      	ldrb	r3, [r3, #0]
 8006932:	469a      	mov	sl, r3
 8006934:	4b5c      	ldr	r3, [pc, #368]	@ (8006aa8 <Send_Status_Data+0x1b4>)
 8006936:	781b      	ldrb	r3, [r3, #0]
 8006938:	469b      	mov	fp, r3
 800693a:	4b5c      	ldr	r3, [pc, #368]	@ (8006aac <Send_Status_Data+0x1b8>)
 800693c:	781b      	ldrb	r3, [r3, #0]
 800693e:	617b      	str	r3, [r7, #20]
 8006940:	4b5b      	ldr	r3, [pc, #364]	@ (8006ab0 <Send_Status_Data+0x1bc>)
 8006942:	781b      	ldrb	r3, [r3, #0]
 8006944:	613b      	str	r3, [r7, #16]
 8006946:	4b5b      	ldr	r3, [pc, #364]	@ (8006ab4 <Send_Status_Data+0x1c0>)
 8006948:	781b      	ldrb	r3, [r3, #0]
 800694a:	607b      	str	r3, [r7, #4]
 800694c:	4a5a      	ldr	r2, [pc, #360]	@ (8006ab8 <Send_Status_Data+0x1c4>)
 800694e:	208c      	movs	r0, #140	@ 0x8c
 8006950:	2508      	movs	r5, #8
 8006952:	1940      	adds	r0, r0, r5
 8006954:	2308      	movs	r3, #8
 8006956:	469c      	mov	ip, r3
 8006958:	2308      	movs	r3, #8
 800695a:	4698      	mov	r8, r3
 800695c:	44b8      	add	r8, r7
 800695e:	44c4      	add	ip, r8
 8006960:	4460      	add	r0, ip
 8006962:	687b      	ldr	r3, [r7, #4]
 8006964:	930b      	str	r3, [sp, #44]	@ 0x2c
 8006966:	693b      	ldr	r3, [r7, #16]
 8006968:	930a      	str	r3, [sp, #40]	@ 0x28
 800696a:	697b      	ldr	r3, [r7, #20]
 800696c:	9309      	str	r3, [sp, #36]	@ 0x24
 800696e:	465b      	mov	r3, fp
 8006970:	9308      	str	r3, [sp, #32]
 8006972:	4653      	mov	r3, sl
 8006974:	9307      	str	r3, [sp, #28]
 8006976:	464b      	mov	r3, r9
 8006978:	9306      	str	r3, [sp, #24]
 800697a:	683b      	ldr	r3, [r7, #0]
 800697c:	9305      	str	r3, [sp, #20]
 800697e:	68bb      	ldr	r3, [r7, #8]
 8006980:	9304      	str	r3, [sp, #16]
 8006982:	9603      	str	r6, [sp, #12]
 8006984:	68fb      	ldr	r3, [r7, #12]
 8006986:	9302      	str	r3, [sp, #8]
 8006988:	9401      	str	r4, [sp, #4]
 800698a:	9100      	str	r1, [sp, #0]
 800698c:	2302      	movs	r3, #2
 800698e:	2180      	movs	r1, #128	@ 0x80
 8006990:	f00d f9de 	bl	8013d50 <sniprintf>
 8006994:	0003      	movs	r3, r0
 8006996:	228a      	movs	r2, #138	@ 0x8a
 8006998:	0052      	lsls	r2, r2, #1
 800699a:	1951      	adds	r1, r2, r5
 800699c:	2008      	movs	r0, #8
 800699e:	4684      	mov	ip, r0
 80069a0:	2008      	movs	r0, #8
 80069a2:	4680      	mov	r8, r0
 80069a4:	44b8      	add	r8, r7
 80069a6:	44c4      	add	ip, r8
 80069a8:	4461      	add	r1, ip
 80069aa:	600b      	str	r3, [r1, #0]
	        macro_status,
	        micro_status
	    );


	    uint16_t crc = ModbusCRC16((uint8_t*)payload, len);
 80069ac:	1953      	adds	r3, r2, r5
 80069ae:	2208      	movs	r2, #8
 80069b0:	4694      	mov	ip, r2
 80069b2:	2208      	movs	r2, #8
 80069b4:	4690      	mov	r8, r2
 80069b6:	44b8      	add	r8, r7
 80069b8:	44c4      	add	ip, r8
 80069ba:	4463      	add	r3, ip
 80069bc:	681a      	ldr	r2, [r3, #0]
 80069be:	248c      	movs	r4, #140	@ 0x8c
 80069c0:	1963      	adds	r3, r4, r5
 80069c2:	2108      	movs	r1, #8
 80069c4:	468c      	mov	ip, r1
 80069c6:	2108      	movs	r1, #8
 80069c8:	4688      	mov	r8, r1
 80069ca:	44b8      	add	r8, r7
 80069cc:	44c4      	add	ip, r8
 80069ce:	4463      	add	r3, ip
 80069d0:	0011      	movs	r1, r2
 80069d2:	0018      	movs	r0, r3
 80069d4:	f001 f9e2 	bl	8007d9c <ModbusCRC16>
 80069d8:	0002      	movs	r2, r0
 80069da:	2189      	movs	r1, #137	@ 0x89
 80069dc:	0049      	lsls	r1, r1, #1
 80069de:	0028      	movs	r0, r5
 80069e0:	180b      	adds	r3, r1, r0
 80069e2:	2508      	movs	r5, #8
 80069e4:	46ac      	mov	ip, r5
 80069e6:	2508      	movs	r5, #8
 80069e8:	46a8      	mov	r8, r5
 80069ea:	44b8      	add	r8, r7
 80069ec:	44c4      	add	ip, r8
 80069ee:	4463      	add	r3, ip
 80069f0:	801a      	strh	r2, [r3, #0]

	    	    char tx[140];
	    	    int tx_len = snprintf(tx, sizeof(tx), "%s,%04X\n", payload, crc);
 80069f2:	0002      	movs	r2, r0
 80069f4:	188b      	adds	r3, r1, r2
 80069f6:	2108      	movs	r1, #8
 80069f8:	468c      	mov	ip, r1
 80069fa:	2108      	movs	r1, #8
 80069fc:	4688      	mov	r8, r1
 80069fe:	44b8      	add	r8, r7
 8006a00:	44c4      	add	ip, r8
 8006a02:	4463      	add	r3, ip
 8006a04:	881b      	ldrh	r3, [r3, #0]
 8006a06:	0010      	movs	r0, r2
 8006a08:	18a2      	adds	r2, r4, r2
 8006a0a:	2108      	movs	r1, #8
 8006a0c:	2408      	movs	r4, #8
 8006a0e:	1909      	adds	r1, r1, r4
 8006a10:	19c9      	adds	r1, r1, r7
 8006a12:	1851      	adds	r1, r2, r1
 8006a14:	4a29      	ldr	r2, [pc, #164]	@ (8006abc <Send_Status_Data+0x1c8>)
 8006a16:	0004      	movs	r4, r0
 8006a18:	2508      	movs	r5, #8
 8006a1a:	1940      	adds	r0, r0, r5
 8006a1c:	2508      	movs	r5, #8
 8006a1e:	46ac      	mov	ip, r5
 8006a20:	44bc      	add	ip, r7
 8006a22:	4460      	add	r0, ip
 8006a24:	9300      	str	r3, [sp, #0]
 8006a26:	000b      	movs	r3, r1
 8006a28:	218c      	movs	r1, #140	@ 0x8c
 8006a2a:	f00d f991 	bl	8013d50 <sniprintf>
 8006a2e:	0003      	movs	r3, r0
 8006a30:	2286      	movs	r2, #134	@ 0x86
 8006a32:	0052      	lsls	r2, r2, #1
 8006a34:	0020      	movs	r0, r4
 8006a36:	1811      	adds	r1, r2, r0
 8006a38:	2408      	movs	r4, #8
 8006a3a:	46a4      	mov	ip, r4
 8006a3c:	2408      	movs	r4, #8
 8006a3e:	46a0      	mov	r8, r4
 8006a40:	44b8      	add	r8, r7
 8006a42:	44c4      	add	ip, r8
 8006a44:	4461      	add	r1, ip
 8006a46:	600b      	str	r3, [r1, #0]

	    	    HAL_UART_Transmit(&huart2, (uint8_t*)tx, tx_len, HAL_MAX_DELAY);
 8006a48:	0001      	movs	r1, r0
 8006a4a:	1853      	adds	r3, r2, r1
 8006a4c:	2208      	movs	r2, #8
 8006a4e:	4694      	mov	ip, r2
 8006a50:	2208      	movs	r2, #8
 8006a52:	4690      	mov	r8, r2
 8006a54:	44b8      	add	r8, r7
 8006a56:	44c4      	add	ip, r8
 8006a58:	4463      	add	r3, ip
 8006a5a:	681b      	ldr	r3, [r3, #0]
 8006a5c:	b29a      	uxth	r2, r3
 8006a5e:	2301      	movs	r3, #1
 8006a60:	425b      	negs	r3, r3
 8006a62:	2008      	movs	r0, #8
 8006a64:	1809      	adds	r1, r1, r0
 8006a66:	2008      	movs	r0, #8
 8006a68:	4684      	mov	ip, r0
 8006a6a:	44bc      	add	ip, r7
 8006a6c:	4461      	add	r1, ip
 8006a6e:	4814      	ldr	r0, [pc, #80]	@ (8006ac0 <Send_Status_Data+0x1cc>)
 8006a70:	f009 faaa 	bl	800ffc8 <HAL_UART_Transmit>



}
 8006a74:	46c0      	nop			@ (mov r8, r8)
 8006a76:	46bd      	mov	sp, r7
 8006a78:	b04d      	add	sp, #308	@ 0x134
 8006a7a:	bcf0      	pop	{r4, r5, r6, r7}
 8006a7c:	46bb      	mov	fp, r7
 8006a7e:	46b2      	mov	sl, r6
 8006a80:	46a9      	mov	r9, r5
 8006a82:	46a0      	mov	r8, r4
 8006a84:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006a86:	46c0      	nop			@ (mov r8, r8)
 8006a88:	20000e38 	.word	0x20000e38
 8006a8c:	20000e3d 	.word	0x20000e3d
 8006a90:	20000e39 	.word	0x20000e39
 8006a94:	20000e3a 	.word	0x20000e3a
 8006a98:	20000e3c 	.word	0x20000e3c
 8006a9c:	20000e3b 	.word	0x20000e3b
 8006aa0:	20000e41 	.word	0x20000e41
 8006aa4:	20000e42 	.word	0x20000e42
 8006aa8:	20000e43 	.word	0x20000e43
 8006aac:	200005db 	.word	0x200005db
 8006ab0:	20000779 	.word	0x20000779
 8006ab4:	2000077a 	.word	0x2000077a
 8006ab8:	08016e78 	.word	0x08016e78
 8006abc:	08016e6c 	.word	0x08016e6c
 8006ac0:	20000c70 	.word	0x20000c70

08006ac4 <Send_Error_Data>:

void Send_Error_Data(){
 8006ac4:	b5f0      	push	{r4, r5, r6, r7, lr}
 8006ac6:	46de      	mov	lr, fp
 8006ac8:	4657      	mov	r7, sl
 8006aca:	464e      	mov	r6, r9
 8006acc:	4645      	mov	r5, r8
 8006ace:	b5e0      	push	{r5, r6, r7, lr}
 8006ad0:	b0d5      	sub	sp, #340	@ 0x154
 8006ad2:	af0c      	add	r7, sp, #48	@ 0x30

	char payload[128];

	    int len = snprintf(payload, sizeof(payload),
 8006ad4:	4b3d      	ldr	r3, [pc, #244]	@ (8006bcc <Send_Error_Data+0x108>)
 8006ad6:	781b      	ldrb	r3, [r3, #0]
 8006ad8:	0019      	movs	r1, r3
 8006ada:	4b3d      	ldr	r3, [pc, #244]	@ (8006bd0 <Send_Error_Data+0x10c>)
 8006adc:	781b      	ldrb	r3, [r3, #0]
 8006ade:	001c      	movs	r4, r3
 8006ae0:	4b3c      	ldr	r3, [pc, #240]	@ (8006bd4 <Send_Error_Data+0x110>)
 8006ae2:	781b      	ldrb	r3, [r3, #0]
 8006ae4:	603b      	str	r3, [r7, #0]
 8006ae6:	4b3c      	ldr	r3, [pc, #240]	@ (8006bd8 <Send_Error_Data+0x114>)
 8006ae8:	781b      	ldrb	r3, [r3, #0]
 8006aea:	001e      	movs	r6, r3
 8006aec:	4b3b      	ldr	r3, [pc, #236]	@ (8006bdc <Send_Error_Data+0x118>)
 8006aee:	781b      	ldrb	r3, [r3, #0]
 8006af0:	469c      	mov	ip, r3
 8006af2:	4b3b      	ldr	r3, [pc, #236]	@ (8006be0 <Send_Error_Data+0x11c>)
 8006af4:	781b      	ldrb	r3, [r3, #0]
 8006af6:	4698      	mov	r8, r3
 8006af8:	4b3a      	ldr	r3, [pc, #232]	@ (8006be4 <Send_Error_Data+0x120>)
 8006afa:	781b      	ldrb	r3, [r3, #0]
 8006afc:	4699      	mov	r9, r3
 8006afe:	4b3a      	ldr	r3, [pc, #232]	@ (8006be8 <Send_Error_Data+0x124>)
 8006b00:	781b      	ldrb	r3, [r3, #0]
 8006b02:	469a      	mov	sl, r3
 8006b04:	4b39      	ldr	r3, [pc, #228]	@ (8006bec <Send_Error_Data+0x128>)
 8006b06:	781b      	ldrb	r3, [r3, #0]
 8006b08:	469b      	mov	fp, r3
 8006b0a:	4b39      	ldr	r3, [pc, #228]	@ (8006bf0 <Send_Error_Data+0x12c>)
 8006b0c:	881b      	ldrh	r3, [r3, #0]
 8006b0e:	607b      	str	r3, [r7, #4]
 8006b10:	4b38      	ldr	r3, [pc, #224]	@ (8006bf4 <Send_Error_Data+0x130>)
 8006b12:	781b      	ldrb	r3, [r3, #0]
 8006b14:	4a38      	ldr	r2, [pc, #224]	@ (8006bf8 <Send_Error_Data+0x134>)
 8006b16:	208c      	movs	r0, #140	@ 0x8c
 8006b18:	2508      	movs	r5, #8
 8006b1a:	1940      	adds	r0, r0, r5
 8006b1c:	19c0      	adds	r0, r0, r7
 8006b1e:	930a      	str	r3, [sp, #40]	@ 0x28
 8006b20:	687b      	ldr	r3, [r7, #4]
 8006b22:	9309      	str	r3, [sp, #36]	@ 0x24
 8006b24:	465b      	mov	r3, fp
 8006b26:	9308      	str	r3, [sp, #32]
 8006b28:	4653      	mov	r3, sl
 8006b2a:	9307      	str	r3, [sp, #28]
 8006b2c:	464b      	mov	r3, r9
 8006b2e:	9306      	str	r3, [sp, #24]
 8006b30:	4643      	mov	r3, r8
 8006b32:	9305      	str	r3, [sp, #20]
 8006b34:	4663      	mov	r3, ip
 8006b36:	9304      	str	r3, [sp, #16]
 8006b38:	9603      	str	r6, [sp, #12]
 8006b3a:	683b      	ldr	r3, [r7, #0]
 8006b3c:	9302      	str	r3, [sp, #8]
 8006b3e:	9401      	str	r4, [sp, #4]
 8006b40:	9100      	str	r1, [sp, #0]
 8006b42:	2303      	movs	r3, #3
 8006b44:	2180      	movs	r1, #128	@ 0x80
 8006b46:	f00d f903 	bl	8013d50 <sniprintf>
 8006b4a:	0003      	movs	r3, r0
 8006b4c:	228a      	movs	r2, #138	@ 0x8a
 8006b4e:	0052      	lsls	r2, r2, #1
 8006b50:	1951      	adds	r1, r2, r5
 8006b52:	19c9      	adds	r1, r1, r7
 8006b54:	600b      	str	r3, [r1, #0]
	        EC_Error,
	        soil_errorSensors,
	        TP4_Temp_error
	    );

	    uint16_t crc = ModbusCRC16((uint8_t*)payload, len);
 8006b56:	1953      	adds	r3, r2, r5
 8006b58:	19db      	adds	r3, r3, r7
 8006b5a:	681a      	ldr	r2, [r3, #0]
 8006b5c:	248c      	movs	r4, #140	@ 0x8c
 8006b5e:	1963      	adds	r3, r4, r5
 8006b60:	19db      	adds	r3, r3, r7
 8006b62:	0011      	movs	r1, r2
 8006b64:	0018      	movs	r0, r3
 8006b66:	f001 f919 	bl	8007d9c <ModbusCRC16>
 8006b6a:	0002      	movs	r2, r0
 8006b6c:	2189      	movs	r1, #137	@ 0x89
 8006b6e:	0049      	lsls	r1, r1, #1
 8006b70:	0028      	movs	r0, r5
 8006b72:	180b      	adds	r3, r1, r0
 8006b74:	19db      	adds	r3, r3, r7
 8006b76:	801a      	strh	r2, [r3, #0]

	   	    	    char tx[140];
	   	    	    int tx_len = snprintf(tx, sizeof(tx), "%s,%04X\n", payload, crc);
 8006b78:	0002      	movs	r2, r0
 8006b7a:	188b      	adds	r3, r1, r2
 8006b7c:	19db      	adds	r3, r3, r7
 8006b7e:	881b      	ldrh	r3, [r3, #0]
 8006b80:	0010      	movs	r0, r2
 8006b82:	18a2      	adds	r2, r4, r2
 8006b84:	19d1      	adds	r1, r2, r7
 8006b86:	4a1d      	ldr	r2, [pc, #116]	@ (8006bfc <Send_Error_Data+0x138>)
 8006b88:	0004      	movs	r4, r0
 8006b8a:	1838      	adds	r0, r7, r0
 8006b8c:	9300      	str	r3, [sp, #0]
 8006b8e:	000b      	movs	r3, r1
 8006b90:	218c      	movs	r1, #140	@ 0x8c
 8006b92:	f00d f8dd 	bl	8013d50 <sniprintf>
 8006b96:	0003      	movs	r3, r0
 8006b98:	2286      	movs	r2, #134	@ 0x86
 8006b9a:	0052      	lsls	r2, r2, #1
 8006b9c:	0020      	movs	r0, r4
 8006b9e:	1811      	adds	r1, r2, r0
 8006ba0:	19c9      	adds	r1, r1, r7
 8006ba2:	600b      	str	r3, [r1, #0]

	   	    	    HAL_UART_Transmit(&huart2, (uint8_t*)tx, tx_len, HAL_MAX_DELAY);
 8006ba4:	0001      	movs	r1, r0
 8006ba6:	1853      	adds	r3, r2, r1
 8006ba8:	19db      	adds	r3, r3, r7
 8006baa:	681b      	ldr	r3, [r3, #0]
 8006bac:	b29a      	uxth	r2, r3
 8006bae:	2301      	movs	r3, #1
 8006bb0:	425b      	negs	r3, r3
 8006bb2:	1879      	adds	r1, r7, r1
 8006bb4:	4812      	ldr	r0, [pc, #72]	@ (8006c00 <Send_Error_Data+0x13c>)
 8006bb6:	f009 fa07 	bl	800ffc8 <HAL_UART_Transmit>

}
 8006bba:	46c0      	nop			@ (mov r8, r8)
 8006bbc:	46bd      	mov	sp, r7
 8006bbe:	b049      	add	sp, #292	@ 0x124
 8006bc0:	bcf0      	pop	{r4, r5, r6, r7}
 8006bc2:	46bb      	mov	fp, r7
 8006bc4:	46b2      	mov	sl, r6
 8006bc6:	46a9      	mov	r9, r5
 8006bc8:	46a0      	mov	r8, r4
 8006bca:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006bcc:	2000085d 	.word	0x2000085d
 8006bd0:	200009d9 	.word	0x200009d9
 8006bd4:	200009d8 	.word	0x200009d8
 8006bd8:	200009d7 	.word	0x200009d7
 8006bdc:	20000e35 	.word	0x20000e35
 8006be0:	20000e36 	.word	0x20000e36
 8006be4:	20000e37 	.word	0x20000e37
 8006be8:	20000771 	.word	0x20000771
 8006bec:	200002ec 	.word	0x200002ec
 8006bf0:	20000e46 	.word	0x20000e46
 8006bf4:	200009cc 	.word	0x200009cc
 8006bf8:	08016ea0 	.word	0x08016ea0
 8006bfc:	08016e6c 	.word	0x08016e6c
 8006c00:	20000c70 	.word	0x20000c70

08006c04 <Send_SoilMoisture>:



void Send_SoilMoisture(void)
{
 8006c04:	b5b0      	push	{r4, r5, r7, lr}
 8006c06:	4c40      	ldr	r4, [pc, #256]	@ (8006d08 <Send_SoilMoisture+0x104>)
 8006c08:	44a5      	add	sp, r4
 8006c0a:	af02      	add	r7, sp, #8
    char payload[256];
    int len = 0;
 8006c0c:	2300      	movs	r3, #0
 8006c0e:	2489      	movs	r4, #137	@ 0x89
 8006c10:	00a4      	lsls	r4, r4, #2
 8006c12:	193a      	adds	r2, r7, r4
 8006c14:	6013      	str	r3, [r2, #0]
//    /* Safety check */
//    if (Total_no_mois == 0 || Total_no_mois > 12)
//        return;

    /* Add sensor count */
    len += snprintf(payload + len,
 8006c16:	193b      	adds	r3, r7, r4
 8006c18:	681b      	ldr	r3, [r3, #0]
 8006c1a:	228c      	movs	r2, #140	@ 0x8c
 8006c1c:	0052      	lsls	r2, r2, #1
 8006c1e:	18ba      	adds	r2, r7, r2
 8006c20:	18d0      	adds	r0, r2, r3
 8006c22:	193b      	adds	r3, r7, r4
 8006c24:	681b      	ldr	r3, [r3, #0]
 8006c26:	2280      	movs	r2, #128	@ 0x80
 8006c28:	0052      	lsls	r2, r2, #1
 8006c2a:	1ad1      	subs	r1, r2, r3
 8006c2c:	4b37      	ldr	r3, [pc, #220]	@ (8006d0c <Send_SoilMoisture+0x108>)
 8006c2e:	681b      	ldr	r3, [r3, #0]
 8006c30:	4a37      	ldr	r2, [pc, #220]	@ (8006d10 <Send_SoilMoisture+0x10c>)
 8006c32:	9300      	str	r3, [sp, #0]
 8006c34:	2304      	movs	r3, #4
 8006c36:	f00d f88b 	bl	8013d50 <sniprintf>
 8006c3a:	0002      	movs	r2, r0
 8006c3c:	193b      	adds	r3, r7, r4
 8006c3e:	681b      	ldr	r3, [r3, #0]
 8006c40:	189b      	adds	r3, r3, r2
 8006c42:	193a      	adds	r2, r7, r4
 8006c44:	6013      	str	r3, [r2, #0]
                    sizeof(payload) - len,
                    "%d,%lu",4,
                    Total_no_mois);

    /* Add moisture values */
    for (uint32_t i = 0; i < Total_no_mois; i++)
 8006c46:	2300      	movs	r3, #0
 8006c48:	2288      	movs	r2, #136	@ 0x88
 8006c4a:	0092      	lsls	r2, r2, #2
 8006c4c:	18ba      	adds	r2, r7, r2
 8006c4e:	6013      	str	r3, [r2, #0]
 8006c50:	e021      	b.n	8006c96 <Send_SoilMoisture+0x92>
    {
        len += snprintf(payload + len,
 8006c52:	2489      	movs	r4, #137	@ 0x89
 8006c54:	00a4      	lsls	r4, r4, #2
 8006c56:	193b      	adds	r3, r7, r4
 8006c58:	681b      	ldr	r3, [r3, #0]
 8006c5a:	228c      	movs	r2, #140	@ 0x8c
 8006c5c:	0052      	lsls	r2, r2, #1
 8006c5e:	18ba      	adds	r2, r7, r2
 8006c60:	18d0      	adds	r0, r2, r3
 8006c62:	193b      	adds	r3, r7, r4
 8006c64:	681b      	ldr	r3, [r3, #0]
 8006c66:	2280      	movs	r2, #128	@ 0x80
 8006c68:	0052      	lsls	r2, r2, #1
 8006c6a:	1ad1      	subs	r1, r2, r3
                        sizeof(payload) - len,
                        ",%u",
                        soilmoisuture[i]);
 8006c6c:	4b29      	ldr	r3, [pc, #164]	@ (8006d14 <Send_SoilMoisture+0x110>)
 8006c6e:	2588      	movs	r5, #136	@ 0x88
 8006c70:	00ad      	lsls	r5, r5, #2
 8006c72:	197a      	adds	r2, r7, r5
 8006c74:	6812      	ldr	r2, [r2, #0]
 8006c76:	0052      	lsls	r2, r2, #1
 8006c78:	5ad3      	ldrh	r3, [r2, r3]
        len += snprintf(payload + len,
 8006c7a:	4a27      	ldr	r2, [pc, #156]	@ (8006d18 <Send_SoilMoisture+0x114>)
 8006c7c:	f00d f868 	bl	8013d50 <sniprintf>
 8006c80:	0002      	movs	r2, r0
 8006c82:	193b      	adds	r3, r7, r4
 8006c84:	681b      	ldr	r3, [r3, #0]
 8006c86:	189b      	adds	r3, r3, r2
 8006c88:	193a      	adds	r2, r7, r4
 8006c8a:	6013      	str	r3, [r2, #0]
    for (uint32_t i = 0; i < Total_no_mois; i++)
 8006c8c:	197b      	adds	r3, r7, r5
 8006c8e:	681b      	ldr	r3, [r3, #0]
 8006c90:	3301      	adds	r3, #1
 8006c92:	197a      	adds	r2, r7, r5
 8006c94:	6013      	str	r3, [r2, #0]
 8006c96:	4b1d      	ldr	r3, [pc, #116]	@ (8006d0c <Send_SoilMoisture+0x108>)
 8006c98:	681b      	ldr	r3, [r3, #0]
 8006c9a:	2288      	movs	r2, #136	@ 0x88
 8006c9c:	0092      	lsls	r2, r2, #2
 8006c9e:	18ba      	adds	r2, r7, r2
 8006ca0:	6812      	ldr	r2, [r2, #0]
 8006ca2:	429a      	cmp	r2, r3
 8006ca4:	d3d5      	bcc.n	8006c52 <Send_SoilMoisture+0x4e>

//    if (len <= 0 || len >= sizeof(payload))
//        return;

    /* Calculate CRC */
    uint16_t crc = ModbusCRC16((uint8_t *)payload, (uint16_t)len);
 8006ca6:	2389      	movs	r3, #137	@ 0x89
 8006ca8:	009b      	lsls	r3, r3, #2
 8006caa:	18fb      	adds	r3, r7, r3
 8006cac:	681b      	ldr	r3, [r3, #0]
 8006cae:	b29b      	uxth	r3, r3
 8006cb0:	001a      	movs	r2, r3
 8006cb2:	248c      	movs	r4, #140	@ 0x8c
 8006cb4:	0064      	lsls	r4, r4, #1
 8006cb6:	193b      	adds	r3, r7, r4
 8006cb8:	0011      	movs	r1, r2
 8006cba:	0018      	movs	r0, r3
 8006cbc:	f001 f86e 	bl	8007d9c <ModbusCRC16>
 8006cc0:	0002      	movs	r2, r0
 8006cc2:	4916      	ldr	r1, [pc, #88]	@ (8006d1c <Send_SoilMoisture+0x118>)
 8006cc4:	187b      	adds	r3, r7, r1
 8006cc6:	801a      	strh	r2, [r3, #0]

    /* Build TX frame */
    char tx[280];
    int tx_len = snprintf(tx, sizeof(tx),
 8006cc8:	187b      	adds	r3, r7, r1
 8006cca:	881b      	ldrh	r3, [r3, #0]
 8006ccc:	193c      	adds	r4, r7, r4
 8006cce:	4a14      	ldr	r2, [pc, #80]	@ (8006d20 <Send_SoilMoisture+0x11c>)
 8006cd0:	218c      	movs	r1, #140	@ 0x8c
 8006cd2:	0049      	lsls	r1, r1, #1
 8006cd4:	0038      	movs	r0, r7
 8006cd6:	9300      	str	r3, [sp, #0]
 8006cd8:	0023      	movs	r3, r4
 8006cda:	f00d f839 	bl	8013d50 <sniprintf>
 8006cde:	0003      	movs	r3, r0
 8006ce0:	2286      	movs	r2, #134	@ 0x86
 8006ce2:	0092      	lsls	r2, r2, #2
 8006ce4:	18b9      	adds	r1, r7, r2
 8006ce6:	600b      	str	r3, [r1, #0]
                          crc);

//    if (tx_len <= 0 || tx_len >= sizeof(tx))
//        return;

    HAL_UART_Transmit(&huart2,
 8006ce8:	18bb      	adds	r3, r7, r2
 8006cea:	681b      	ldr	r3, [r3, #0]
 8006cec:	b29a      	uxth	r2, r3
 8006cee:	2301      	movs	r3, #1
 8006cf0:	425b      	negs	r3, r3
 8006cf2:	0039      	movs	r1, r7
 8006cf4:	480b      	ldr	r0, [pc, #44]	@ (8006d24 <Send_SoilMoisture+0x120>)
 8006cf6:	f009 f967 	bl	800ffc8 <HAL_UART_Transmit>
                      (uint8_t *)tx,
                      tx_len,HAL_MAX_DELAY);
}
 8006cfa:	46c0      	nop			@ (mov r8, r8)
 8006cfc:	46bd      	mov	sp, r7
 8006cfe:	238a      	movs	r3, #138	@ 0x8a
 8006d00:	009b      	lsls	r3, r3, #2
 8006d02:	449d      	add	sp, r3
 8006d04:	bdb0      	pop	{r4, r5, r7, pc}
 8006d06:	46c0      	nop			@ (mov r8, r8)
 8006d08:	fffffdd0 	.word	0xfffffdd0
 8006d0c:	20000678 	.word	0x20000678
 8006d10:	08016ec4 	.word	0x08016ec4
 8006d14:	20000978 	.word	0x20000978
 8006d18:	08016ecc 	.word	0x08016ecc
 8006d1c:	0000021e 	.word	0x0000021e
 8006d20:	08016e6c 	.word	0x08016e6c
 8006d24:	20000c70 	.word	0x20000c70

08006d28 <Handle_Setpoint_Frame>:


void Handle_Setpoint_Frame(char *frame)
{
 8006d28:	b5b0      	push	{r4, r5, r7, lr}
 8006d2a:	b096      	sub	sp, #88	@ 0x58
 8006d2c:	af00      	add	r7, sp, #0
 8006d2e:	6078      	str	r0, [r7, #4]
    char *token;

    /* Skip CMD bytes (0,5) */
    token = strtok(frame, ","); // 0
 8006d30:	4ab1      	ldr	r2, [pc, #708]	@ (8006ff8 <Handle_Setpoint_Frame+0x2d0>)
 8006d32:	687b      	ldr	r3, [r7, #4]
 8006d34:	0011      	movs	r1, r2
 8006d36:	0018      	movs	r0, r3
 8006d38:	f00d f90c 	bl	8013f54 <strtok>
 8006d3c:	0003      	movs	r3, r0
 8006d3e:	657b      	str	r3, [r7, #84]	@ 0x54
    token = strtok(NULL, ",");  // 5
 8006d40:	4bad      	ldr	r3, [pc, #692]	@ (8006ff8 <Handle_Setpoint_Frame+0x2d0>)
 8006d42:	0019      	movs	r1, r3
 8006d44:	2000      	movs	r0, #0
 8006d46:	f00d f905 	bl	8013f54 <strtok>
 8006d4a:	0003      	movs	r3, r0
 8006d4c:	657b      	str	r3, [r7, #84]	@ 0x54

    /* Extract values in exact order */

    EC_Setpoint = atof(strtok(NULL, ","));
 8006d4e:	4baa      	ldr	r3, [pc, #680]	@ (8006ff8 <Handle_Setpoint_Frame+0x2d0>)
 8006d50:	0019      	movs	r1, r3
 8006d52:	2000      	movs	r0, #0
 8006d54:	f00d f8fe 	bl	8013f54 <strtok>
 8006d58:	0003      	movs	r3, r0
 8006d5a:	0018      	movs	r0, r3
 8006d5c:	f00b fc08 	bl	8012570 <atof>
 8006d60:	0002      	movs	r2, r0
 8006d62:	000b      	movs	r3, r1
 8006d64:	0010      	movs	r0, r2
 8006d66:	0019      	movs	r1, r3
 8006d68:	f7fc fdc8 	bl	80038fc <__aeabi_d2f>
 8006d6c:	1c02      	adds	r2, r0, #0
 8006d6e:	4ba3      	ldr	r3, [pc, #652]	@ (8006ffc <Handle_Setpoint_Frame+0x2d4>)
 8006d70:	601a      	str	r2, [r3, #0]
    Ecdose_sec = atol(strtok(NULL, ","));
 8006d72:	4ba1      	ldr	r3, [pc, #644]	@ (8006ff8 <Handle_Setpoint_Frame+0x2d0>)
 8006d74:	0019      	movs	r1, r3
 8006d76:	2000      	movs	r0, #0
 8006d78:	f00d f8ec 	bl	8013f54 <strtok>
 8006d7c:	0003      	movs	r3, r0
 8006d7e:	0018      	movs	r0, r3
 8006d80:	f00b fc01 	bl	8012586 <atol>
 8006d84:	0003      	movs	r3, r0
 8006d86:	001a      	movs	r2, r3
 8006d88:	4b9d      	ldr	r3, [pc, #628]	@ (8007000 <Handle_Setpoint_Frame+0x2d8>)
 8006d8a:	601a      	str	r2, [r3, #0]
    Ecdose_cycle = atol(strtok(NULL, ","));
 8006d8c:	4b9a      	ldr	r3, [pc, #616]	@ (8006ff8 <Handle_Setpoint_Frame+0x2d0>)
 8006d8e:	0019      	movs	r1, r3
 8006d90:	2000      	movs	r0, #0
 8006d92:	f00d f8df 	bl	8013f54 <strtok>
 8006d96:	0003      	movs	r3, r0
 8006d98:	0018      	movs	r0, r3
 8006d9a:	f00b fbf4 	bl	8012586 <atol>
 8006d9e:	0003      	movs	r3, r0
 8006da0:	001a      	movs	r2, r3
 8006da2:	4b98      	ldr	r3, [pc, #608]	@ (8007004 <Handle_Setpoint_Frame+0x2dc>)
 8006da4:	601a      	str	r2, [r3, #0]

    pH_min = atof(strtok(NULL, ","));
 8006da6:	4b94      	ldr	r3, [pc, #592]	@ (8006ff8 <Handle_Setpoint_Frame+0x2d0>)
 8006da8:	0019      	movs	r1, r3
 8006daa:	2000      	movs	r0, #0
 8006dac:	f00d f8d2 	bl	8013f54 <strtok>
 8006db0:	0003      	movs	r3, r0
 8006db2:	0018      	movs	r0, r3
 8006db4:	f00b fbdc 	bl	8012570 <atof>
 8006db8:	0002      	movs	r2, r0
 8006dba:	000b      	movs	r3, r1
 8006dbc:	0010      	movs	r0, r2
 8006dbe:	0019      	movs	r1, r3
 8006dc0:	f7fc fd9c 	bl	80038fc <__aeabi_d2f>
 8006dc4:	1c02      	adds	r2, r0, #0
 8006dc6:	4b90      	ldr	r3, [pc, #576]	@ (8007008 <Handle_Setpoint_Frame+0x2e0>)
 8006dc8:	601a      	str	r2, [r3, #0]
    pH_max = atof(strtok(NULL, ","));
 8006dca:	4b8b      	ldr	r3, [pc, #556]	@ (8006ff8 <Handle_Setpoint_Frame+0x2d0>)
 8006dcc:	0019      	movs	r1, r3
 8006dce:	2000      	movs	r0, #0
 8006dd0:	f00d f8c0 	bl	8013f54 <strtok>
 8006dd4:	0003      	movs	r3, r0
 8006dd6:	0018      	movs	r0, r3
 8006dd8:	f00b fbca 	bl	8012570 <atof>
 8006ddc:	0002      	movs	r2, r0
 8006dde:	000b      	movs	r3, r1
 8006de0:	0010      	movs	r0, r2
 8006de2:	0019      	movs	r1, r3
 8006de4:	f7fc fd8a 	bl	80038fc <__aeabi_d2f>
 8006de8:	1c02      	adds	r2, r0, #0
 8006dea:	4b88      	ldr	r3, [pc, #544]	@ (800700c <Handle_Setpoint_Frame+0x2e4>)
 8006dec:	601a      	str	r2, [r3, #0]

    pHdose_sec = atol(strtok(NULL, ","));
 8006dee:	4b82      	ldr	r3, [pc, #520]	@ (8006ff8 <Handle_Setpoint_Frame+0x2d0>)
 8006df0:	0019      	movs	r1, r3
 8006df2:	2000      	movs	r0, #0
 8006df4:	f00d f8ae 	bl	8013f54 <strtok>
 8006df8:	0003      	movs	r3, r0
 8006dfa:	0018      	movs	r0, r3
 8006dfc:	f00b fbc3 	bl	8012586 <atol>
 8006e00:	0003      	movs	r3, r0
 8006e02:	001a      	movs	r2, r3
 8006e04:	4b82      	ldr	r3, [pc, #520]	@ (8007010 <Handle_Setpoint_Frame+0x2e8>)
 8006e06:	601a      	str	r2, [r3, #0]
    pHdose_cycle = atol(strtok(NULL, ","));
 8006e08:	4b7b      	ldr	r3, [pc, #492]	@ (8006ff8 <Handle_Setpoint_Frame+0x2d0>)
 8006e0a:	0019      	movs	r1, r3
 8006e0c:	2000      	movs	r0, #0
 8006e0e:	f00d f8a1 	bl	8013f54 <strtok>
 8006e12:	0003      	movs	r3, r0
 8006e14:	0018      	movs	r0, r3
 8006e16:	f00b fbb6 	bl	8012586 <atol>
 8006e1a:	0003      	movs	r3, r0
 8006e1c:	001a      	movs	r2, r3
 8006e1e:	4b7d      	ldr	r3, [pc, #500]	@ (8007014 <Handle_Setpoint_Frame+0x2ec>)
 8006e20:	601a      	str	r2, [r3, #0]

    PumpON_setpoint = atol(strtok(NULL, ","));
 8006e22:	4b75      	ldr	r3, [pc, #468]	@ (8006ff8 <Handle_Setpoint_Frame+0x2d0>)
 8006e24:	0019      	movs	r1, r3
 8006e26:	2000      	movs	r0, #0
 8006e28:	f00d f894 	bl	8013f54 <strtok>
 8006e2c:	0003      	movs	r3, r0
 8006e2e:	0018      	movs	r0, r3
 8006e30:	f00b fba9 	bl	8012586 <atol>
 8006e34:	0003      	movs	r3, r0
 8006e36:	001a      	movs	r2, r3
 8006e38:	4b77      	ldr	r3, [pc, #476]	@ (8007018 <Handle_Setpoint_Frame+0x2f0>)
 8006e3a:	601a      	str	r2, [r3, #0]
    PumpOff_setpoint = atol(strtok(NULL, ","));
 8006e3c:	4b6e      	ldr	r3, [pc, #440]	@ (8006ff8 <Handle_Setpoint_Frame+0x2d0>)
 8006e3e:	0019      	movs	r1, r3
 8006e40:	2000      	movs	r0, #0
 8006e42:	f00d f887 	bl	8013f54 <strtok>
 8006e46:	0003      	movs	r3, r0
 8006e48:	0018      	movs	r0, r3
 8006e4a:	f00b fb9c 	bl	8012586 <atol>
 8006e4e:	0003      	movs	r3, r0
 8006e50:	001a      	movs	r2, r3
 8006e52:	4b72      	ldr	r3, [pc, #456]	@ (800701c <Handle_Setpoint_Frame+0x2f4>)
 8006e54:	601a      	str	r2, [r3, #0]

    Ec_PumpEr_setpoint = atol(strtok(NULL, ","));
 8006e56:	4b68      	ldr	r3, [pc, #416]	@ (8006ff8 <Handle_Setpoint_Frame+0x2d0>)
 8006e58:	0019      	movs	r1, r3
 8006e5a:	2000      	movs	r0, #0
 8006e5c:	f00d f87a 	bl	8013f54 <strtok>
 8006e60:	0003      	movs	r3, r0
 8006e62:	0018      	movs	r0, r3
 8006e64:	f00b fb8f 	bl	8012586 <atol>
 8006e68:	0003      	movs	r3, r0
 8006e6a:	0018      	movs	r0, r3
 8006e6c:	f7fa fcc8 	bl	8001800 <__aeabi_i2f>
 8006e70:	1c02      	adds	r2, r0, #0
 8006e72:	4b6b      	ldr	r3, [pc, #428]	@ (8007020 <Handle_Setpoint_Frame+0x2f8>)
 8006e74:	601a      	str	r2, [r3, #0]
    pH_PumpEr_setpoint = atol(strtok(NULL, ","));
 8006e76:	4b60      	ldr	r3, [pc, #384]	@ (8006ff8 <Handle_Setpoint_Frame+0x2d0>)
 8006e78:	0019      	movs	r1, r3
 8006e7a:	2000      	movs	r0, #0
 8006e7c:	f00d f86a 	bl	8013f54 <strtok>
 8006e80:	0003      	movs	r3, r0
 8006e82:	0018      	movs	r0, r3
 8006e84:	f00b fb7f 	bl	8012586 <atol>
 8006e88:	0003      	movs	r3, r0
 8006e8a:	0018      	movs	r0, r3
 8006e8c:	f7fa fcb8 	bl	8001800 <__aeabi_i2f>
 8006e90:	1c02      	adds	r2, r0, #0
 8006e92:	4b64      	ldr	r3, [pc, #400]	@ (8007024 <Handle_Setpoint_Frame+0x2fc>)
 8006e94:	601a      	str	r2, [r3, #0]

    LUX_MINsetpoint = atol(strtok(NULL, ","));
 8006e96:	4b58      	ldr	r3, [pc, #352]	@ (8006ff8 <Handle_Setpoint_Frame+0x2d0>)
 8006e98:	0019      	movs	r1, r3
 8006e9a:	2000      	movs	r0, #0
 8006e9c:	f00d f85a 	bl	8013f54 <strtok>
 8006ea0:	0003      	movs	r3, r0
 8006ea2:	0018      	movs	r0, r3
 8006ea4:	f00b fb6f 	bl	8012586 <atol>
 8006ea8:	0003      	movs	r3, r0
 8006eaa:	001a      	movs	r2, r3
 8006eac:	4b5e      	ldr	r3, [pc, #376]	@ (8007028 <Handle_Setpoint_Frame+0x300>)
 8006eae:	601a      	str	r2, [r3, #0]
    LUX_MAXsetpoint = atol(strtok(NULL, ","));
 8006eb0:	4b51      	ldr	r3, [pc, #324]	@ (8006ff8 <Handle_Setpoint_Frame+0x2d0>)
 8006eb2:	0019      	movs	r1, r3
 8006eb4:	2000      	movs	r0, #0
 8006eb6:	f00d f84d 	bl	8013f54 <strtok>
 8006eba:	0003      	movs	r3, r0
 8006ebc:	0018      	movs	r0, r3
 8006ebe:	f00b fb62 	bl	8012586 <atol>
 8006ec2:	0003      	movs	r3, r0
 8006ec4:	001a      	movs	r2, r3
 8006ec6:	4b59      	ldr	r3, [pc, #356]	@ (800702c <Handle_Setpoint_Frame+0x304>)
 8006ec8:	601a      	str	r2, [r3, #0]

    HUM_FOG_MINsetpoint = atol(strtok(NULL, ","));
 8006eca:	4b4b      	ldr	r3, [pc, #300]	@ (8006ff8 <Handle_Setpoint_Frame+0x2d0>)
 8006ecc:	0019      	movs	r1, r3
 8006ece:	2000      	movs	r0, #0
 8006ed0:	f00d f840 	bl	8013f54 <strtok>
 8006ed4:	0003      	movs	r3, r0
 8006ed6:	0018      	movs	r0, r3
 8006ed8:	f00b fb55 	bl	8012586 <atol>
 8006edc:	0003      	movs	r3, r0
 8006ede:	001a      	movs	r2, r3
 8006ee0:	4b53      	ldr	r3, [pc, #332]	@ (8007030 <Handle_Setpoint_Frame+0x308>)
 8006ee2:	601a      	str	r2, [r3, #0]
    HUM_FOG_MAXsetpoint = atol(strtok(NULL, ","));
 8006ee4:	4b44      	ldr	r3, [pc, #272]	@ (8006ff8 <Handle_Setpoint_Frame+0x2d0>)
 8006ee6:	0019      	movs	r1, r3
 8006ee8:	2000      	movs	r0, #0
 8006eea:	f00d f833 	bl	8013f54 <strtok>
 8006eee:	0003      	movs	r3, r0
 8006ef0:	0018      	movs	r0, r3
 8006ef2:	f00b fb48 	bl	8012586 <atol>
 8006ef6:	0003      	movs	r3, r0
 8006ef8:	001a      	movs	r2, r3
 8006efa:	4b4e      	ldr	r3, [pc, #312]	@ (8007034 <Handle_Setpoint_Frame+0x30c>)
 8006efc:	601a      	str	r2, [r3, #0]

    HUM_FOG_WaitTime = atol(strtok(NULL, ","));
 8006efe:	4b3e      	ldr	r3, [pc, #248]	@ (8006ff8 <Handle_Setpoint_Frame+0x2d0>)
 8006f00:	0019      	movs	r1, r3
 8006f02:	2000      	movs	r0, #0
 8006f04:	f00d f826 	bl	8013f54 <strtok>
 8006f08:	0003      	movs	r3, r0
 8006f0a:	0018      	movs	r0, r3
 8006f0c:	f00b fb3b 	bl	8012586 <atol>
 8006f10:	0003      	movs	r3, r0
 8006f12:	001a      	movs	r2, r3
 8006f14:	4b48      	ldr	r3, [pc, #288]	@ (8007038 <Handle_Setpoint_Frame+0x310>)
 8006f16:	601a      	str	r2, [r3, #0]

    Total_no_mois = atol(strtok(NULL, ","));
 8006f18:	4b37      	ldr	r3, [pc, #220]	@ (8006ff8 <Handle_Setpoint_Frame+0x2d0>)
 8006f1a:	0019      	movs	r1, r3
 8006f1c:	2000      	movs	r0, #0
 8006f1e:	f00d f819 	bl	8013f54 <strtok>
 8006f22:	0003      	movs	r3, r0
 8006f24:	0018      	movs	r0, r3
 8006f26:	f00b fb2e 	bl	8012586 <atol>
 8006f2a:	0003      	movs	r3, r0
 8006f2c:	001a      	movs	r2, r3
 8006f2e:	4b43      	ldr	r3, [pc, #268]	@ (800703c <Handle_Setpoint_Frame+0x314>)
 8006f30:	601a      	str	r2, [r3, #0]
    circulationfan_setpoint = atol(strtok(NULL, ","));
 8006f32:	4b31      	ldr	r3, [pc, #196]	@ (8006ff8 <Handle_Setpoint_Frame+0x2d0>)
 8006f34:	0019      	movs	r1, r3
 8006f36:	2000      	movs	r0, #0
 8006f38:	f00d f80c 	bl	8013f54 <strtok>
 8006f3c:	0003      	movs	r3, r0
 8006f3e:	0018      	movs	r0, r3
 8006f40:	f00b fb21 	bl	8012586 <atol>
 8006f44:	0003      	movs	r3, r0
 8006f46:	b29a      	uxth	r2, r3
 8006f48:	4b3d      	ldr	r3, [pc, #244]	@ (8007040 <Handle_Setpoint_Frame+0x318>)
 8006f4a:	801a      	strh	r2, [r3, #0]

    pump_auto_Man = atol(strtok(NULL, ","));
 8006f4c:	4b2a      	ldr	r3, [pc, #168]	@ (8006ff8 <Handle_Setpoint_Frame+0x2d0>)
 8006f4e:	0019      	movs	r1, r3
 8006f50:	2000      	movs	r0, #0
 8006f52:	f00c ffff 	bl	8013f54 <strtok>
 8006f56:	0003      	movs	r3, r0
 8006f58:	0018      	movs	r0, r3
 8006f5a:	f00b fb14 	bl	8012586 <atol>
 8006f5e:	0003      	movs	r3, r0
 8006f60:	001a      	movs	r2, r3
 8006f62:	4b38      	ldr	r3, [pc, #224]	@ (8007044 <Handle_Setpoint_Frame+0x31c>)
 8006f64:	601a      	str	r2, [r3, #0]

    nutrient_ON_sec = atol(strtok(NULL, ","));
 8006f66:	4b24      	ldr	r3, [pc, #144]	@ (8006ff8 <Handle_Setpoint_Frame+0x2d0>)
 8006f68:	0019      	movs	r1, r3
 8006f6a:	2000      	movs	r0, #0
 8006f6c:	f00c fff2 	bl	8013f54 <strtok>
 8006f70:	0003      	movs	r3, r0
 8006f72:	0018      	movs	r0, r3
 8006f74:	f00b fb07 	bl	8012586 <atol>
 8006f78:	0003      	movs	r3, r0
 8006f7a:	001a      	movs	r2, r3
 8006f7c:	4b32      	ldr	r3, [pc, #200]	@ (8007048 <Handle_Setpoint_Frame+0x320>)
 8006f7e:	601a      	str	r2, [r3, #0]
    nutrient_setpoint = atol(strtok(NULL, ","));
 8006f80:	4b1d      	ldr	r3, [pc, #116]	@ (8006ff8 <Handle_Setpoint_Frame+0x2d0>)
 8006f82:	0019      	movs	r1, r3
 8006f84:	2000      	movs	r0, #0
 8006f86:	f00c ffe5 	bl	8013f54 <strtok>
 8006f8a:	0003      	movs	r3, r0
 8006f8c:	0018      	movs	r0, r3
 8006f8e:	f00b fafa 	bl	8012586 <atol>
 8006f92:	0003      	movs	r3, r0
 8006f94:	001a      	movs	r2, r3
 8006f96:	4b2d      	ldr	r3, [pc, #180]	@ (800704c <Handle_Setpoint_Frame+0x324>)
 8006f98:	601a      	str	r2, [r3, #0]


    char ack[64];
    int len = snprintf(ack, sizeof(ack), "0,5,1");
 8006f9a:	4a2d      	ldr	r2, [pc, #180]	@ (8007050 <Handle_Setpoint_Frame+0x328>)
 8006f9c:	240c      	movs	r4, #12
 8006f9e:	193b      	adds	r3, r7, r4
 8006fa0:	2140      	movs	r1, #64	@ 0x40
 8006fa2:	0018      	movs	r0, r3
 8006fa4:	f00c fed4 	bl	8013d50 <sniprintf>
 8006fa8:	0003      	movs	r3, r0
 8006faa:	653b      	str	r3, [r7, #80]	@ 0x50

    uint16_t crc = ModbusCRC16((uint8_t *)ack, len);
 8006fac:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 8006fae:	193b      	adds	r3, r7, r4
 8006fb0:	0011      	movs	r1, r2
 8006fb2:	0018      	movs	r0, r3
 8006fb4:	f000 fef2 	bl	8007d9c <ModbusCRC16>
 8006fb8:	0002      	movs	r2, r0
 8006fba:	254e      	movs	r5, #78	@ 0x4e
 8006fbc:	197b      	adds	r3, r7, r5
 8006fbe:	801a      	strh	r2, [r3, #0]

    len += snprintf(ack + len, sizeof(ack) - len,
 8006fc0:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8006fc2:	193a      	adds	r2, r7, r4
 8006fc4:	18d0      	adds	r0, r2, r3
 8006fc6:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8006fc8:	2240      	movs	r2, #64	@ 0x40
 8006fca:	1ad1      	subs	r1, r2, r3
 8006fcc:	197b      	adds	r3, r7, r5
 8006fce:	881b      	ldrh	r3, [r3, #0]
 8006fd0:	4a20      	ldr	r2, [pc, #128]	@ (8007054 <Handle_Setpoint_Frame+0x32c>)
 8006fd2:	f00c febd 	bl	8013d50 <sniprintf>
 8006fd6:	0002      	movs	r2, r0
 8006fd8:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8006fda:	189b      	adds	r3, r3, r2
 8006fdc:	653b      	str	r3, [r7, #80]	@ 0x50
                    ",%04X\r\n", crc);

    HAL_UART_Transmit(&huart2,
 8006fde:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8006fe0:	b29a      	uxth	r2, r3
 8006fe2:	2301      	movs	r3, #1
 8006fe4:	425b      	negs	r3, r3
 8006fe6:	1939      	adds	r1, r7, r4
 8006fe8:	481b      	ldr	r0, [pc, #108]	@ (8007058 <Handle_Setpoint_Frame+0x330>)
 8006fea:	f008 ffed 	bl	800ffc8 <HAL_UART_Transmit>
                      (uint8_t *)ack,
                      len,
                      HAL_MAX_DELAY);
}
 8006fee:	46c0      	nop			@ (mov r8, r8)
 8006ff0:	46bd      	mov	sp, r7
 8006ff2:	b016      	add	sp, #88	@ 0x58
 8006ff4:	bdb0      	pop	{r4, r5, r7, pc}
 8006ff6:	46c0      	nop			@ (mov r8, r8)
 8006ff8:	08016df0 	.word	0x08016df0
 8006ffc:	20000700 	.word	0x20000700
 8007000:	20000648 	.word	0x20000648
 8007004:	2000064c 	.word	0x2000064c
 8007008:	20000704 	.word	0x20000704
 800700c:	20000708 	.word	0x20000708
 8007010:	20000650 	.word	0x20000650
 8007014:	20000654 	.word	0x20000654
 8007018:	20000658 	.word	0x20000658
 800701c:	2000065c 	.word	0x2000065c
 8007020:	2000070c 	.word	0x2000070c
 8007024:	20000710 	.word	0x20000710
 8007028:	20000660 	.word	0x20000660
 800702c:	20000664 	.word	0x20000664
 8007030:	20000668 	.word	0x20000668
 8007034:	2000066c 	.word	0x2000066c
 8007038:	20000670 	.word	0x20000670
 800703c:	20000678 	.word	0x20000678
 8007040:	20000642 	.word	0x20000642
 8007044:	20000694 	.word	0x20000694
 8007048:	20000698 	.word	0x20000698
 800704c:	2000067c 	.word	0x2000067c
 8007050:	08016ed0 	.word	0x08016ed0
 8007054:	08016dfc 	.word	0x08016dfc
 8007058:	20000c70 	.word	0x20000c70

0800705c <Print_All_Variables>:





void Print_All_Variables(void) {
 800705c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800705e:	b08b      	sub	sp, #44	@ 0x2c
 8007060:	af04      	add	r7, sp, #16
	 ECA_ON_count,PHD_ON_count,PHUP_ON_count,pump_on_hours,pump_on_Cnt,EcA_fill_count,EcB_fill_count,pHUP_fill_count,water_fill_count  );
	 HAL_UART_Transmit(&huart2, (uint8_t*)buf, strlen(buf), 200);*/

	 RTC_TimeTypeDef sTime;
	 RTC_DateTypeDef sDate;
	 HAL_RTC_GetTime(&hrtc, &sTime, RTC_FORMAT_BIN);
 8007062:	1d39      	adds	r1, r7, #4
 8007064:	4b1a      	ldr	r3, [pc, #104]	@ (80070d0 <Print_All_Variables+0x74>)
 8007066:	2200      	movs	r2, #0
 8007068:	0018      	movs	r0, r3
 800706a:	f008 f873 	bl	800f154 <HAL_RTC_GetTime>
	 HAL_RTC_GetDate(&hrtc, &sDate, RTC_FORMAT_BIN);
 800706e:	0039      	movs	r1, r7
 8007070:	4b17      	ldr	r3, [pc, #92]	@ (80070d0 <Print_All_Variables+0x74>)
 8007072:	2200      	movs	r2, #0
 8007074:	0018      	movs	r0, r3
 8007076:	f008 f95b 	bl	800f330 <HAL_RTC_GetDate>

	 // Print over UART
	 sprintf(buf, "RTC Time: %02d:%02d:%02d  Date: %02d-%02d-20%02d\r\n",
	 sTime.Hours, sTime.Minutes, sTime.Seconds,
 800707a:	1d3b      	adds	r3, r7, #4
 800707c:	781b      	ldrb	r3, [r3, #0]
	 sprintf(buf, "RTC Time: %02d:%02d:%02d  Date: %02d-%02d-20%02d\r\n",
 800707e:	001e      	movs	r6, r3
	 sTime.Hours, sTime.Minutes, sTime.Seconds,
 8007080:	1d3b      	adds	r3, r7, #4
 8007082:	785b      	ldrb	r3, [r3, #1]
	 sprintf(buf, "RTC Time: %02d:%02d:%02d  Date: %02d-%02d-20%02d\r\n",
 8007084:	469c      	mov	ip, r3
	 sTime.Hours, sTime.Minutes, sTime.Seconds,
 8007086:	1d3b      	adds	r3, r7, #4
 8007088:	789b      	ldrb	r3, [r3, #2]
	 sprintf(buf, "RTC Time: %02d:%02d:%02d  Date: %02d-%02d-20%02d\r\n",
 800708a:	001a      	movs	r2, r3
	 sDate.Date, sDate.Month, sDate.Year);
 800708c:	003b      	movs	r3, r7
 800708e:	789b      	ldrb	r3, [r3, #2]
	 sprintf(buf, "RTC Time: %02d:%02d:%02d  Date: %02d-%02d-20%02d\r\n",
 8007090:	001c      	movs	r4, r3
	 sDate.Date, sDate.Month, sDate.Year);
 8007092:	003b      	movs	r3, r7
 8007094:	785b      	ldrb	r3, [r3, #1]
	 sprintf(buf, "RTC Time: %02d:%02d:%02d  Date: %02d-%02d-20%02d\r\n",
 8007096:	001d      	movs	r5, r3
	 sDate.Date, sDate.Month, sDate.Year);
 8007098:	003b      	movs	r3, r7
 800709a:	78db      	ldrb	r3, [r3, #3]
	 sprintf(buf, "RTC Time: %02d:%02d:%02d  Date: %02d-%02d-20%02d\r\n",
 800709c:	490d      	ldr	r1, [pc, #52]	@ (80070d4 <Print_All_Variables+0x78>)
 800709e:	480e      	ldr	r0, [pc, #56]	@ (80070d8 <Print_All_Variables+0x7c>)
 80070a0:	9303      	str	r3, [sp, #12]
 80070a2:	9502      	str	r5, [sp, #8]
 80070a4:	9401      	str	r4, [sp, #4]
 80070a6:	9200      	str	r2, [sp, #0]
 80070a8:	4663      	mov	r3, ip
 80070aa:	0032      	movs	r2, r6
 80070ac:	f00c fe86 	bl	8013dbc <siprintf>

	 HAL_UART_Transmit(&huart2, (uint8_t*)buf, strlen(buf), HAL_MAX_DELAY);
 80070b0:	4b09      	ldr	r3, [pc, #36]	@ (80070d8 <Print_All_Variables+0x7c>)
 80070b2:	0018      	movs	r0, r3
 80070b4:	f7f9 f828 	bl	8000108 <strlen>
 80070b8:	0003      	movs	r3, r0
 80070ba:	b29a      	uxth	r2, r3
 80070bc:	2301      	movs	r3, #1
 80070be:	425b      	negs	r3, r3
 80070c0:	4905      	ldr	r1, [pc, #20]	@ (80070d8 <Print_All_Variables+0x7c>)
 80070c2:	4806      	ldr	r0, [pc, #24]	@ (80070dc <Print_All_Variables+0x80>)
 80070c4:	f008 ff80 	bl	800ffc8 <HAL_UART_Transmit>
}
 80070c8:	46c0      	nop			@ (mov r8, r8)
 80070ca:	46bd      	mov	sp, r7
 80070cc:	b007      	add	sp, #28
 80070ce:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80070d0:	20000acc 	.word	0x20000acc
 80070d4:	08016ed8 	.word	0x08016ed8
 80070d8:	200003dc 	.word	0x200003dc
 80070dc:	20000c70 	.word	0x20000c70

080070e0 <gethumidity>:
extern char buffer[100];
uint16_t ADC_SAMPLE[10],ADCrawvalue;
float Humvalue,growTempvalue;


float gethumidity(){
 80070e0:	b590      	push	{r4, r7, lr}
 80070e2:	b083      	sub	sp, #12
 80070e4:	af00      	add	r7, sp, #0

	Hum_ADC1_Init();
 80070e6:	f002 fe87 	bl	8009df8 <Hum_ADC1_Init>

	uint16_t humidityadc = adc_sample();
 80070ea:	1dbc      	adds	r4, r7, #6
 80070ec:	f000 f8a4 	bl	8007238 <adc_sample>
 80070f0:	0003      	movs	r3, r0
 80070f2:	8023      	strh	r3, [r4, #0]
	float voltage_humidity = humidityadc / 4096.0 * 3.30;
 80070f4:	1dbb      	adds	r3, r7, #6
 80070f6:	881b      	ldrh	r3, [r3, #0]
 80070f8:	0018      	movs	r0, r3
 80070fa:	f7fc fb65 	bl	80037c8 <__aeabi_i2d>
 80070fe:	2200      	movs	r2, #0
 8007100:	4b1c      	ldr	r3, [pc, #112]	@ (8007174 <gethumidity+0x94>)
 8007102:	f7fa ffd9 	bl	80020b8 <__aeabi_ddiv>
 8007106:	0002      	movs	r2, r0
 8007108:	000b      	movs	r3, r1
 800710a:	0010      	movs	r0, r2
 800710c:	0019      	movs	r1, r3
 800710e:	4a1a      	ldr	r2, [pc, #104]	@ (8007178 <gethumidity+0x98>)
 8007110:	4b1a      	ldr	r3, [pc, #104]	@ (800717c <gethumidity+0x9c>)
 8007112:	f7fb fc0b 	bl	800292c <__aeabi_dmul>
 8007116:	0002      	movs	r2, r0
 8007118:	000b      	movs	r3, r1
 800711a:	0010      	movs	r0, r2
 800711c:	0019      	movs	r1, r3
 800711e:	f7fc fbed 	bl	80038fc <__aeabi_d2f>
 8007122:	1c03      	adds	r3, r0, #0
 8007124:	603b      	str	r3, [r7, #0]

	Humvalue = -12.5 + 125 * (voltage_humidity / 3.30);
 8007126:	6838      	ldr	r0, [r7, #0]
 8007128:	f7fc fba0 	bl	800386c <__aeabi_f2d>
 800712c:	4a12      	ldr	r2, [pc, #72]	@ (8007178 <gethumidity+0x98>)
 800712e:	4b13      	ldr	r3, [pc, #76]	@ (800717c <gethumidity+0x9c>)
 8007130:	f7fa ffc2 	bl	80020b8 <__aeabi_ddiv>
 8007134:	0002      	movs	r2, r0
 8007136:	000b      	movs	r3, r1
 8007138:	0010      	movs	r0, r2
 800713a:	0019      	movs	r1, r3
 800713c:	2200      	movs	r2, #0
 800713e:	4b10      	ldr	r3, [pc, #64]	@ (8007180 <gethumidity+0xa0>)
 8007140:	f7fb fbf4 	bl	800292c <__aeabi_dmul>
 8007144:	0002      	movs	r2, r0
 8007146:	000b      	movs	r3, r1
 8007148:	0010      	movs	r0, r2
 800714a:	0019      	movs	r1, r3
 800714c:	2200      	movs	r2, #0
 800714e:	4b0d      	ldr	r3, [pc, #52]	@ (8007184 <gethumidity+0xa4>)
 8007150:	f7fb fed2 	bl	8002ef8 <__aeabi_dsub>
 8007154:	0002      	movs	r2, r0
 8007156:	000b      	movs	r3, r1
 8007158:	0010      	movs	r0, r2
 800715a:	0019      	movs	r1, r3
 800715c:	f7fc fbce 	bl	80038fc <__aeabi_d2f>
 8007160:	1c02      	adds	r2, r0, #0
 8007162:	4b09      	ldr	r3, [pc, #36]	@ (8007188 <gethumidity+0xa8>)
 8007164:	601a      	str	r2, [r3, #0]



	return Humvalue;
 8007166:	4b08      	ldr	r3, [pc, #32]	@ (8007188 <gethumidity+0xa8>)
 8007168:	681b      	ldr	r3, [r3, #0]

}
 800716a:	1c18      	adds	r0, r3, #0
 800716c:	46bd      	mov	sp, r7
 800716e:	b003      	add	sp, #12
 8007170:	bd90      	pop	{r4, r7, pc}
 8007172:	46c0      	nop			@ (mov r8, r8)
 8007174:	40b00000 	.word	0x40b00000
 8007178:	66666666 	.word	0x66666666
 800717c:	400a6666 	.word	0x400a6666
 8007180:	405f4000 	.word	0x405f4000
 8007184:	40290000 	.word	0x40290000
 8007188:	2000072c 	.word	0x2000072c

0800718c <get_Temp>:

float get_Temp() {
 800718c:	b590      	push	{r4, r7, lr}
 800718e:	b083      	sub	sp, #12
 8007190:	af00      	add	r7, sp, #0

	Temp_ADC1_Init();
 8007192:	f002 fe9d 	bl	8009ed0 <Temp_ADC1_Init>

	uint16_t Tempadc = adc_sample();
 8007196:	1dbc      	adds	r4, r7, #6
 8007198:	f000 f84e 	bl	8007238 <adc_sample>
 800719c:	0003      	movs	r3, r0
 800719e:	8023      	strh	r3, [r4, #0]

	float voltage_temp = Tempadc / 4096.0 * 3.30;
 80071a0:	1dbb      	adds	r3, r7, #6
 80071a2:	881b      	ldrh	r3, [r3, #0]
 80071a4:	0018      	movs	r0, r3
 80071a6:	f7fc fb0f 	bl	80037c8 <__aeabi_i2d>
 80071aa:	2200      	movs	r2, #0
 80071ac:	4b1c      	ldr	r3, [pc, #112]	@ (8007220 <get_Temp+0x94>)
 80071ae:	f7fa ff83 	bl	80020b8 <__aeabi_ddiv>
 80071b2:	0002      	movs	r2, r0
 80071b4:	000b      	movs	r3, r1
 80071b6:	0010      	movs	r0, r2
 80071b8:	0019      	movs	r1, r3
 80071ba:	4a1a      	ldr	r2, [pc, #104]	@ (8007224 <get_Temp+0x98>)
 80071bc:	4b1a      	ldr	r3, [pc, #104]	@ (8007228 <get_Temp+0x9c>)
 80071be:	f7fb fbb5 	bl	800292c <__aeabi_dmul>
 80071c2:	0002      	movs	r2, r0
 80071c4:	000b      	movs	r3, r1
 80071c6:	0010      	movs	r0, r2
 80071c8:	0019      	movs	r1, r3
 80071ca:	f7fc fb97 	bl	80038fc <__aeabi_d2f>
 80071ce:	1c03      	adds	r3, r0, #0
 80071d0:	603b      	str	r3, [r7, #0]

	growTempvalue = -60.625 + 206.25 * (voltage_temp / 3.30);
 80071d2:	6838      	ldr	r0, [r7, #0]
 80071d4:	f7fc fb4a 	bl	800386c <__aeabi_f2d>
 80071d8:	4a12      	ldr	r2, [pc, #72]	@ (8007224 <get_Temp+0x98>)
 80071da:	4b13      	ldr	r3, [pc, #76]	@ (8007228 <get_Temp+0x9c>)
 80071dc:	f7fa ff6c 	bl	80020b8 <__aeabi_ddiv>
 80071e0:	0002      	movs	r2, r0
 80071e2:	000b      	movs	r3, r1
 80071e4:	0010      	movs	r0, r2
 80071e6:	0019      	movs	r1, r3
 80071e8:	2200      	movs	r2, #0
 80071ea:	4b10      	ldr	r3, [pc, #64]	@ (800722c <get_Temp+0xa0>)
 80071ec:	f7fb fb9e 	bl	800292c <__aeabi_dmul>
 80071f0:	0002      	movs	r2, r0
 80071f2:	000b      	movs	r3, r1
 80071f4:	0010      	movs	r0, r2
 80071f6:	0019      	movs	r1, r3
 80071f8:	2200      	movs	r2, #0
 80071fa:	4b0d      	ldr	r3, [pc, #52]	@ (8007230 <get_Temp+0xa4>)
 80071fc:	f7fb fe7c 	bl	8002ef8 <__aeabi_dsub>
 8007200:	0002      	movs	r2, r0
 8007202:	000b      	movs	r3, r1
 8007204:	0010      	movs	r0, r2
 8007206:	0019      	movs	r1, r3
 8007208:	f7fc fb78 	bl	80038fc <__aeabi_d2f>
 800720c:	1c02      	adds	r2, r0, #0
 800720e:	4b09      	ldr	r3, [pc, #36]	@ (8007234 <get_Temp+0xa8>)
 8007210:	601a      	str	r2, [r3, #0]


	return growTempvalue;
 8007212:	4b08      	ldr	r3, [pc, #32]	@ (8007234 <get_Temp+0xa8>)
 8007214:	681b      	ldr	r3, [r3, #0]

}
 8007216:	1c18      	adds	r0, r3, #0
 8007218:	46bd      	mov	sp, r7
 800721a:	b003      	add	sp, #12
 800721c:	bd90      	pop	{r4, r7, pc}
 800721e:	46c0      	nop			@ (mov r8, r8)
 8007220:	40b00000 	.word	0x40b00000
 8007224:	66666666 	.word	0x66666666
 8007228:	400a6666 	.word	0x400a6666
 800722c:	4069c800 	.word	0x4069c800
 8007230:	404e5000 	.word	0x404e5000
 8007234:	20000730 	.word	0x20000730

08007238 <adc_sample>:

uint16_t adc_sample() {
 8007238:	b580      	push	{r7, lr}
 800723a:	b082      	sub	sp, #8
 800723c:	af00      	add	r7, sp, #0




	for (int i = 0; i < sampleSize; i++) {
 800723e:	2300      	movs	r3, #0
 8007240:	607b      	str	r3, [r7, #4]
 8007242:	e018      	b.n	8007276 <adc_sample+0x3e>
		HAL_ADC_Start(&hadc1);
 8007244:	4b19      	ldr	r3, [pc, #100]	@ (80072ac <adc_sample+0x74>)
 8007246:	0018      	movs	r0, r3
 8007248:	f004 fde6 	bl	800be18 <HAL_ADC_Start>

		HAL_ADC_PollForConversion(&hadc1, 100);
 800724c:	4b17      	ldr	r3, [pc, #92]	@ (80072ac <adc_sample+0x74>)
 800724e:	2164      	movs	r1, #100	@ 0x64
 8007250:	0018      	movs	r0, r3
 8007252:	f004 fe6b 	bl	800bf2c <HAL_ADC_PollForConversion>
		ADC_SAMPLE[i] = HAL_ADC_GetValue(&hadc1);
 8007256:	4b15      	ldr	r3, [pc, #84]	@ (80072ac <adc_sample+0x74>)
 8007258:	0018      	movs	r0, r3
 800725a:	f004 fefb 	bl	800c054 <HAL_ADC_GetValue>
 800725e:	0003      	movs	r3, r0
 8007260:	b299      	uxth	r1, r3
 8007262:	4b13      	ldr	r3, [pc, #76]	@ (80072b0 <adc_sample+0x78>)
 8007264:	687a      	ldr	r2, [r7, #4]
 8007266:	0052      	lsls	r2, r2, #1
 8007268:	52d1      	strh	r1, [r2, r3]
		HAL_Delay(10);
 800726a:	200a      	movs	r0, #10
 800726c:	f004 fa9e 	bl	800b7ac <HAL_Delay>
	for (int i = 0; i < sampleSize; i++) {
 8007270:	687b      	ldr	r3, [r7, #4]
 8007272:	3301      	adds	r3, #1
 8007274:	607b      	str	r3, [r7, #4]
 8007276:	687b      	ldr	r3, [r7, #4]
 8007278:	2b09      	cmp	r3, #9
 800727a:	dde3      	ble.n	8007244 <adc_sample+0xc>


	}

	HAL_ADC_Stop(&hadc1);    // Stop after loop
 800727c:	4b0b      	ldr	r3, [pc, #44]	@ (80072ac <adc_sample+0x74>)
 800727e:	0018      	movs	r0, r3
 8007280:	f004 fe18 	bl	800beb4 <HAL_ADC_Stop>

	sortSamples(ADC_SAMPLE, sampleSize);
 8007284:	4b0a      	ldr	r3, [pc, #40]	@ (80072b0 <adc_sample+0x78>)
 8007286:	210a      	movs	r1, #10
 8007288:	0018      	movs	r0, r3
 800728a:	f000 f815 	bl	80072b8 <sortSamples>

	ADCrawvalue = getMedian(ADC_SAMPLE, sampleSize);
 800728e:	4b08      	ldr	r3, [pc, #32]	@ (80072b0 <adc_sample+0x78>)
 8007290:	210a      	movs	r1, #10
 8007292:	0018      	movs	r0, r3
 8007294:	f000 f858 	bl	8007348 <getMedian>
 8007298:	0003      	movs	r3, r0
 800729a:	001a      	movs	r2, r3
 800729c:	4b05      	ldr	r3, [pc, #20]	@ (80072b4 <adc_sample+0x7c>)
 800729e:	801a      	strh	r2, [r3, #0]

	return ADCrawvalue;
 80072a0:	4b04      	ldr	r3, [pc, #16]	@ (80072b4 <adc_sample+0x7c>)
 80072a2:	881b      	ldrh	r3, [r3, #0]
}
 80072a4:	0018      	movs	r0, r3
 80072a6:	46bd      	mov	sp, r7
 80072a8:	b002      	add	sp, #8
 80072aa:	bd80      	pop	{r7, pc}
 80072ac:	20000a04 	.word	0x20000a04
 80072b0:	20000714 	.word	0x20000714
 80072b4:	20000728 	.word	0x20000728

080072b8 <sortSamples>:

extern uint32_t Acidic_voltage,Neutral_Voltage;
extern ADC_HandleTypeDef hadc1;


void sortSamples(uint16_t arr[], int size) {
 80072b8:	b580      	push	{r7, lr}
 80072ba:	b086      	sub	sp, #24
 80072bc:	af00      	add	r7, sp, #0
 80072be:	6078      	str	r0, [r7, #4]
 80072c0:	6039      	str	r1, [r7, #0]
	for (int i = 0; i < size - 1; i++) {
 80072c2:	2300      	movs	r3, #0
 80072c4:	617b      	str	r3, [r7, #20]
 80072c6:	e035      	b.n	8007334 <sortSamples+0x7c>
		for (int j = 0; j < size - i - 1; j++) {
 80072c8:	2300      	movs	r3, #0
 80072ca:	613b      	str	r3, [r7, #16]
 80072cc:	e028      	b.n	8007320 <sortSamples+0x68>
			if (arr[j] > arr[j + 1]) {
 80072ce:	693b      	ldr	r3, [r7, #16]
 80072d0:	005b      	lsls	r3, r3, #1
 80072d2:	687a      	ldr	r2, [r7, #4]
 80072d4:	18d3      	adds	r3, r2, r3
 80072d6:	881a      	ldrh	r2, [r3, #0]
 80072d8:	693b      	ldr	r3, [r7, #16]
 80072da:	3301      	adds	r3, #1
 80072dc:	005b      	lsls	r3, r3, #1
 80072de:	6879      	ldr	r1, [r7, #4]
 80072e0:	18cb      	adds	r3, r1, r3
 80072e2:	881b      	ldrh	r3, [r3, #0]
 80072e4:	429a      	cmp	r2, r3
 80072e6:	d918      	bls.n	800731a <sortSamples+0x62>
				int temp = arr[j];
 80072e8:	693b      	ldr	r3, [r7, #16]
 80072ea:	005b      	lsls	r3, r3, #1
 80072ec:	687a      	ldr	r2, [r7, #4]
 80072ee:	18d3      	adds	r3, r2, r3
 80072f0:	881b      	ldrh	r3, [r3, #0]
 80072f2:	60fb      	str	r3, [r7, #12]
				arr[j] = arr[j + 1];
 80072f4:	693b      	ldr	r3, [r7, #16]
 80072f6:	3301      	adds	r3, #1
 80072f8:	005b      	lsls	r3, r3, #1
 80072fa:	687a      	ldr	r2, [r7, #4]
 80072fc:	18d2      	adds	r2, r2, r3
 80072fe:	693b      	ldr	r3, [r7, #16]
 8007300:	005b      	lsls	r3, r3, #1
 8007302:	6879      	ldr	r1, [r7, #4]
 8007304:	18cb      	adds	r3, r1, r3
 8007306:	8812      	ldrh	r2, [r2, #0]
 8007308:	801a      	strh	r2, [r3, #0]
				arr[j + 1] = temp;
 800730a:	693b      	ldr	r3, [r7, #16]
 800730c:	3301      	adds	r3, #1
 800730e:	005b      	lsls	r3, r3, #1
 8007310:	687a      	ldr	r2, [r7, #4]
 8007312:	18d3      	adds	r3, r2, r3
 8007314:	68fa      	ldr	r2, [r7, #12]
 8007316:	b292      	uxth	r2, r2
 8007318:	801a      	strh	r2, [r3, #0]
		for (int j = 0; j < size - i - 1; j++) {
 800731a:	693b      	ldr	r3, [r7, #16]
 800731c:	3301      	adds	r3, #1
 800731e:	613b      	str	r3, [r7, #16]
 8007320:	683a      	ldr	r2, [r7, #0]
 8007322:	697b      	ldr	r3, [r7, #20]
 8007324:	1ad3      	subs	r3, r2, r3
 8007326:	3b01      	subs	r3, #1
 8007328:	693a      	ldr	r2, [r7, #16]
 800732a:	429a      	cmp	r2, r3
 800732c:	dbcf      	blt.n	80072ce <sortSamples+0x16>
	for (int i = 0; i < size - 1; i++) {
 800732e:	697b      	ldr	r3, [r7, #20]
 8007330:	3301      	adds	r3, #1
 8007332:	617b      	str	r3, [r7, #20]
 8007334:	683b      	ldr	r3, [r7, #0]
 8007336:	3b01      	subs	r3, #1
 8007338:	697a      	ldr	r2, [r7, #20]
 800733a:	429a      	cmp	r2, r3
 800733c:	dbc4      	blt.n	80072c8 <sortSamples+0x10>
			}
		}
	}
}
 800733e:	46c0      	nop			@ (mov r8, r8)
 8007340:	46c0      	nop			@ (mov r8, r8)
 8007342:	46bd      	mov	sp, r7
 8007344:	b006      	add	sp, #24
 8007346:	bd80      	pop	{r7, pc}

08007348 <getMedian>:

uint16_t getMedian(uint16_t arr[], int size) {
 8007348:	b580      	push	{r7, lr}
 800734a:	b082      	sub	sp, #8
 800734c:	af00      	add	r7, sp, #0
 800734e:	6078      	str	r0, [r7, #4]
 8007350:	6039      	str	r1, [r7, #0]
	return arr[size / 2];
 8007352:	683b      	ldr	r3, [r7, #0]
 8007354:	2b00      	cmp	r3, #0
 8007356:	da00      	bge.n	800735a <getMedian+0x12>
 8007358:	3301      	adds	r3, #1
 800735a:	105b      	asrs	r3, r3, #1
 800735c:	005b      	lsls	r3, r3, #1
 800735e:	687a      	ldr	r2, [r7, #4]
 8007360:	18d3      	adds	r3, r2, r3
 8007362:	881b      	ldrh	r3, [r3, #0]
}
 8007364:	0018      	movs	r0, r3
 8007366:	46bd      	mov	sp, r7
 8007368:	b002      	add	sp, #8
 800736a:	bd80      	pop	{r7, pc}

0800736c <calculateConfidence>:

float calculateConfidence(uint16_t arr[], int size, uint16_t referenceValue,
		uint8_t threshold) {
 800736c:	b590      	push	{r4, r7, lr}
 800736e:	b087      	sub	sp, #28
 8007370:	af00      	add	r7, sp, #0
 8007372:	60f8      	str	r0, [r7, #12]
 8007374:	60b9      	str	r1, [r7, #8]
 8007376:	0019      	movs	r1, r3
 8007378:	1dbb      	adds	r3, r7, #6
 800737a:	801a      	strh	r2, [r3, #0]
 800737c:	1d7b      	adds	r3, r7, #5
 800737e:	1c0a      	adds	r2, r1, #0
 8007380:	701a      	strb	r2, [r3, #0]
	int inRange = 0;
 8007382:	2300      	movs	r3, #0
 8007384:	617b      	str	r3, [r7, #20]
	for (int i = 0; i < size; i++) {
 8007386:	2300      	movs	r3, #0
 8007388:	613b      	str	r3, [r7, #16]
 800738a:	e01f      	b.n	80073cc <calculateConfidence+0x60>
		if (arr[i] >= (referenceValue - threshold)
 800738c:	693b      	ldr	r3, [r7, #16]
 800738e:	005b      	lsls	r3, r3, #1
 8007390:	68fa      	ldr	r2, [r7, #12]
 8007392:	18d3      	adds	r3, r2, r3
 8007394:	881b      	ldrh	r3, [r3, #0]
 8007396:	0019      	movs	r1, r3
 8007398:	1dbb      	adds	r3, r7, #6
 800739a:	881a      	ldrh	r2, [r3, #0]
 800739c:	1d7b      	adds	r3, r7, #5
 800739e:	781b      	ldrb	r3, [r3, #0]
 80073a0:	1ad3      	subs	r3, r2, r3
 80073a2:	4299      	cmp	r1, r3
 80073a4:	db0f      	blt.n	80073c6 <calculateConfidence+0x5a>
				&& arr[i] <= (referenceValue + threshold)) {
 80073a6:	693b      	ldr	r3, [r7, #16]
 80073a8:	005b      	lsls	r3, r3, #1
 80073aa:	68fa      	ldr	r2, [r7, #12]
 80073ac:	18d3      	adds	r3, r2, r3
 80073ae:	881b      	ldrh	r3, [r3, #0]
 80073b0:	0019      	movs	r1, r3
 80073b2:	1dbb      	adds	r3, r7, #6
 80073b4:	881a      	ldrh	r2, [r3, #0]
 80073b6:	1d7b      	adds	r3, r7, #5
 80073b8:	781b      	ldrb	r3, [r3, #0]
 80073ba:	18d3      	adds	r3, r2, r3
 80073bc:	4299      	cmp	r1, r3
 80073be:	dc02      	bgt.n	80073c6 <calculateConfidence+0x5a>
			inRange++;
 80073c0:	697b      	ldr	r3, [r7, #20]
 80073c2:	3301      	adds	r3, #1
 80073c4:	617b      	str	r3, [r7, #20]
	for (int i = 0; i < size; i++) {
 80073c6:	693b      	ldr	r3, [r7, #16]
 80073c8:	3301      	adds	r3, #1
 80073ca:	613b      	str	r3, [r7, #16]
 80073cc:	693a      	ldr	r2, [r7, #16]
 80073ce:	68bb      	ldr	r3, [r7, #8]
 80073d0:	429a      	cmp	r2, r3
 80073d2:	dbdb      	blt.n	800738c <calculateConfidence+0x20>
		}
	}
	return (float) inRange / size * 100.0f;
 80073d4:	6978      	ldr	r0, [r7, #20]
 80073d6:	f7fa fa13 	bl	8001800 <__aeabi_i2f>
 80073da:	1c04      	adds	r4, r0, #0
 80073dc:	68b8      	ldr	r0, [r7, #8]
 80073de:	f7fa fa0f 	bl	8001800 <__aeabi_i2f>
 80073e2:	1c03      	adds	r3, r0, #0
 80073e4:	1c19      	adds	r1, r3, #0
 80073e6:	1c20      	adds	r0, r4, #0
 80073e8:	f7f9 fc5e 	bl	8000ca8 <__aeabi_fdiv>
 80073ec:	1c03      	adds	r3, r0, #0
 80073ee:	4904      	ldr	r1, [pc, #16]	@ (8007400 <calculateConfidence+0x94>)
 80073f0:	1c18      	adds	r0, r3, #0
 80073f2:	f7f9 fe27 	bl	8001044 <__aeabi_fmul>
 80073f6:	1c03      	adds	r3, r0, #0
}
 80073f8:	1c18      	adds	r0, r3, #0
 80073fa:	46bd      	mov	sp, r7
 80073fc:	b007      	add	sp, #28
 80073fe:	bd90      	pop	{r4, r7, pc}
 8007400:	42c80000 	.word	0x42c80000

08007404 <convertPHfromAnalog>:


float convertPHfromAnalog(uint16_t PHrawValue)
{
 8007404:	b580      	push	{r7, lr}
 8007406:	b088      	sub	sp, #32
 8007408:	af00      	add	r7, sp, #0
 800740a:	0002      	movs	r2, r0
 800740c:	1dbb      	adds	r3, r7, #6
 800740e:	801a      	strh	r2, [r3, #0]

    float voltage = (PHrawValue / 4095.0f) * 3300.0f;
 8007410:	1dbb      	adds	r3, r7, #6
 8007412:	881b      	ldrh	r3, [r3, #0]
 8007414:	0018      	movs	r0, r3
 8007416:	f7fa f9f3 	bl	8001800 <__aeabi_i2f>
 800741a:	1c03      	adds	r3, r0, #0
 800741c:	4920      	ldr	r1, [pc, #128]	@ (80074a0 <convertPHfromAnalog+0x9c>)
 800741e:	1c18      	adds	r0, r3, #0
 8007420:	f7f9 fc42 	bl	8000ca8 <__aeabi_fdiv>
 8007424:	1c03      	adds	r3, r0, #0
 8007426:	491f      	ldr	r1, [pc, #124]	@ (80074a4 <convertPHfromAnalog+0xa0>)
 8007428:	1c18      	adds	r0, r3, #0
 800742a:	f7f9 fe0b 	bl	8001044 <__aeabi_fmul>
 800742e:	1c03      	adds	r3, r0, #0
 8007430:	61fb      	str	r3, [r7, #28]


    float acidic  = (float)Acidic_voltage;   // pH 4
 8007432:	4b1d      	ldr	r3, [pc, #116]	@ (80074a8 <convertPHfromAnalog+0xa4>)
 8007434:	681b      	ldr	r3, [r3, #0]
 8007436:	0018      	movs	r0, r3
 8007438:	f7fa fa32 	bl	80018a0 <__aeabi_ui2f>
 800743c:	1c03      	adds	r3, r0, #0
 800743e:	61bb      	str	r3, [r7, #24]
    float neutral = (float)Neutral_Voltage;  // pH 7
 8007440:	4b1a      	ldr	r3, [pc, #104]	@ (80074ac <convertPHfromAnalog+0xa8>)
 8007442:	681b      	ldr	r3, [r3, #0]
 8007444:	0018      	movs	r0, r3
 8007446:	f7fa fa2b 	bl	80018a0 <__aeabi_ui2f>
 800744a:	1c03      	adds	r3, r0, #0
 800744c:	617b      	str	r3, [r7, #20]


    float slope = (7.0f - 4.0f) / (neutral - acidic);   // slope = pH / Voltage
 800744e:	69b9      	ldr	r1, [r7, #24]
 8007450:	6978      	ldr	r0, [r7, #20]
 8007452:	f7f9 ff51 	bl	80012f8 <__aeabi_fsub>
 8007456:	1c03      	adds	r3, r0, #0
 8007458:	1c19      	adds	r1, r3, #0
 800745a:	4815      	ldr	r0, [pc, #84]	@ (80074b0 <convertPHfromAnalog+0xac>)
 800745c:	f7f9 fc24 	bl	8000ca8 <__aeabi_fdiv>
 8007460:	1c03      	adds	r3, r0, #0
 8007462:	613b      	str	r3, [r7, #16]
    float intercept = 7.0f - (slope * neutral);         // using pH = slope*V + intercept
 8007464:	6979      	ldr	r1, [r7, #20]
 8007466:	6938      	ldr	r0, [r7, #16]
 8007468:	f7f9 fdec 	bl	8001044 <__aeabi_fmul>
 800746c:	1c03      	adds	r3, r0, #0
 800746e:	1c19      	adds	r1, r3, #0
 8007470:	4810      	ldr	r0, [pc, #64]	@ (80074b4 <convertPHfromAnalog+0xb0>)
 8007472:	f7f9 ff41 	bl	80012f8 <__aeabi_fsub>
 8007476:	1c03      	adds	r3, r0, #0
 8007478:	60fb      	str	r3, [r7, #12]


     PHValue = (slope * voltage) + intercept;
 800747a:	69f9      	ldr	r1, [r7, #28]
 800747c:	6938      	ldr	r0, [r7, #16]
 800747e:	f7f9 fde1 	bl	8001044 <__aeabi_fmul>
 8007482:	1c03      	adds	r3, r0, #0
 8007484:	68f9      	ldr	r1, [r7, #12]
 8007486:	1c18      	adds	r0, r3, #0
 8007488:	f7f9 fa1c 	bl	80008c4 <__aeabi_fadd>
 800748c:	1c03      	adds	r3, r0, #0
 800748e:	1c1a      	adds	r2, r3, #0
 8007490:	4b09      	ldr	r3, [pc, #36]	@ (80074b8 <convertPHfromAnalog+0xb4>)
 8007492:	601a      	str	r2, [r3, #0]
//    sprintf(buffer,
//            "PHraw:%u  Voltage:%.1fmV  pH:%.2f  Slope:%.5f  Intercept:%.2f  Neutral:%d  Acidic:%d  \r\n",
//            PHrawValue, voltage, PHValue, slope, intercept, Neutral_Voltage, Acidic_voltage);
//    HAL_UART_Transmit(&huart2, (uint8_t*)buffer, strlen(buffer), HAL_MAX_DELAY);

    return PHValue;
 8007494:	4b08      	ldr	r3, [pc, #32]	@ (80074b8 <convertPHfromAnalog+0xb4>)
 8007496:	681b      	ldr	r3, [r3, #0]
}
 8007498:	1c18      	adds	r0, r3, #0
 800749a:	46bd      	mov	sp, r7
 800749c:	b008      	add	sp, #32
 800749e:	bd80      	pop	{r7, pc}
 80074a0:	457ff000 	.word	0x457ff000
 80074a4:	454e4000 	.word	0x454e4000
 80074a8:	20000888 	.word	0x20000888
 80074ac:	2000088c 	.word	0x2000088c
 80074b0:	40400000 	.word	0x40400000
 80074b4:	40e00000 	.word	0x40e00000
 80074b8:	20000740 	.word	0x20000740

080074bc <get_PH>:





float get_PH() {
 80074bc:	b590      	push	{r4, r7, lr}
 80074be:	b083      	sub	sp, #12
 80074c0:	af00      	add	r7, sp, #0

	if (pHflag) {
 80074c2:	4b64      	ldr	r3, [pc, #400]	@ (8007654 <get_PH+0x198>)
 80074c4:	781b      	ldrb	r3, [r3, #0]
 80074c6:	2b00      	cmp	r3, #0
 80074c8:	d100      	bne.n	80074cc <get_PH+0x10>
 80074ca:	e0bc      	b.n	8007646 <get_PH+0x18a>
		Relay_pHADCpwr(1);
 80074cc:	2001      	movs	r0, #1
 80074ce:	f000 f8f3 	bl	80076b8 <Relay_pHADCpwr>
		Relay_pHpwr(1);
 80074d2:	2001      	movs	r0, #1
 80074d4:	f000 f8dc 	bl	8007690 <Relay_pHpwr>

		if (PH_EC_cnt >= 30) {
 80074d8:	4b5f      	ldr	r3, [pc, #380]	@ (8007658 <get_PH+0x19c>)
 80074da:	781b      	ldrb	r3, [r3, #0]
 80074dc:	b2db      	uxtb	r3, r3
 80074de:	2b1d      	cmp	r3, #29
 80074e0:	d800      	bhi.n	80074e4 <get_PH+0x28>
 80074e2:	e0b0      	b.n	8007646 <get_PH+0x18a>


			PH_ADC1_Init();
 80074e4:	f002 fbb0 	bl	8009c48 <PH_ADC1_Init>

			for (int i = 0; i < sampleSize; i++) {
 80074e8:	2300      	movs	r3, #0
 80074ea:	607b      	str	r3, [r7, #4]
 80074ec:	e018      	b.n	8007520 <get_PH+0x64>

				HAL_ADC_Start(&hadc1);
 80074ee:	4b5b      	ldr	r3, [pc, #364]	@ (800765c <get_PH+0x1a0>)
 80074f0:	0018      	movs	r0, r3
 80074f2:	f004 fc91 	bl	800be18 <HAL_ADC_Start>
				HAL_ADC_PollForConversion(&hadc1, 100);
 80074f6:	4b59      	ldr	r3, [pc, #356]	@ (800765c <get_PH+0x1a0>)
 80074f8:	2164      	movs	r1, #100	@ 0x64
 80074fa:	0018      	movs	r0, r3
 80074fc:	f004 fd16 	bl	800bf2c <HAL_ADC_PollForConversion>

				analogpH[i] = HAL_ADC_GetValue(&hadc1);
 8007500:	4b56      	ldr	r3, [pc, #344]	@ (800765c <get_PH+0x1a0>)
 8007502:	0018      	movs	r0, r3
 8007504:	f004 fda6 	bl	800c054 <HAL_ADC_GetValue>
 8007508:	0003      	movs	r3, r0
 800750a:	b299      	uxth	r1, r3
 800750c:	4b54      	ldr	r3, [pc, #336]	@ (8007660 <get_PH+0x1a4>)
 800750e:	687a      	ldr	r2, [r7, #4]
 8007510:	0052      	lsls	r2, r2, #1
 8007512:	52d1      	strh	r1, [r2, r3]

				HAL_Delay(10);
 8007514:	200a      	movs	r0, #10
 8007516:	f004 f949 	bl	800b7ac <HAL_Delay>
			for (int i = 0; i < sampleSize; i++) {
 800751a:	687b      	ldr	r3, [r7, #4]
 800751c:	3301      	adds	r3, #1
 800751e:	607b      	str	r3, [r7, #4]
 8007520:	687b      	ldr	r3, [r7, #4]
 8007522:	2b13      	cmp	r3, #19
 8007524:	dde3      	ble.n	80074ee <get_PH+0x32>





			sortSamples(analogpH, sampleSize);
 8007526:	4b4e      	ldr	r3, [pc, #312]	@ (8007660 <get_PH+0x1a4>)
 8007528:	2114      	movs	r1, #20
 800752a:	0018      	movs	r0, r3
 800752c:	f7ff fec4 	bl	80072b8 <sortSamples>

			PHrawValue = getMedian(analogpH, sampleSize);
 8007530:	4b4b      	ldr	r3, [pc, #300]	@ (8007660 <get_PH+0x1a4>)
 8007532:	2114      	movs	r1, #20
 8007534:	0018      	movs	r0, r3
 8007536:	f7ff ff07 	bl	8007348 <getMedian>
 800753a:	0003      	movs	r3, r0
 800753c:	001a      	movs	r2, r3
 800753e:	4b49      	ldr	r3, [pc, #292]	@ (8007664 <get_PH+0x1a8>)
 8007540:	801a      	strh	r2, [r3, #0]

			confidence = calculateConfidence(analogpH, sampleSize, PHrawValue,
 8007542:	4b48      	ldr	r3, [pc, #288]	@ (8007664 <get_PH+0x1a8>)
 8007544:	881a      	ldrh	r2, [r3, #0]
 8007546:	4b48      	ldr	r3, [pc, #288]	@ (8007668 <get_PH+0x1ac>)
 8007548:	781b      	ldrb	r3, [r3, #0]
 800754a:	4845      	ldr	r0, [pc, #276]	@ (8007660 <get_PH+0x1a4>)
 800754c:	2114      	movs	r1, #20
 800754e:	f7ff ff0d 	bl	800736c <calculateConfidence>
 8007552:	1c03      	adds	r3, r0, #0
 8007554:	1c18      	adds	r0, r3, #0
 8007556:	f7f9 f825 	bl	80005a4 <__aeabi_f2uiz>
 800755a:	0003      	movs	r3, r0
 800755c:	b29a      	uxth	r2, r3
 800755e:	4b43      	ldr	r3, [pc, #268]	@ (800766c <get_PH+0x1b0>)
 8007560:	801a      	strh	r2, [r3, #0]
					threshold);



			phVal  = convertPHfromAnalog(PHrawValue);
 8007562:	4b40      	ldr	r3, [pc, #256]	@ (8007664 <get_PH+0x1a8>)
 8007564:	881b      	ldrh	r3, [r3, #0]
 8007566:	0018      	movs	r0, r3
 8007568:	f7ff ff4c 	bl	8007404 <convertPHfromAnalog>
 800756c:	1c02      	adds	r2, r0, #0
 800756e:	4b40      	ldr	r3, [pc, #256]	@ (8007670 <get_PH+0x1b4>)
 8007570:	601a      	str	r2, [r3, #0]

			HAL_ADC_Stop(&hadc1);
 8007572:	4b3a      	ldr	r3, [pc, #232]	@ (800765c <get_PH+0x1a0>)
 8007574:	0018      	movs	r0, r3
 8007576:	f004 fc9d 	bl	800beb4 <HAL_ADC_Stop>
			pHflag = false;
 800757a:	4b36      	ldr	r3, [pc, #216]	@ (8007654 <get_PH+0x198>)
 800757c:	2200      	movs	r2, #0
 800757e:	701a      	strb	r2, [r3, #0]
			Sen_read3vflag = true;
 8007580:	4b3c      	ldr	r3, [pc, #240]	@ (8007674 <get_PH+0x1b8>)
 8007582:	2201      	movs	r2, #1
 8007584:	701a      	strb	r2, [r3, #0]
			Relay_pHADCpwr(0);
 8007586:	2000      	movs	r0, #0
 8007588:	f000 f896 	bl	80076b8 <Relay_pHADCpwr>
			Relay_pHpwr(0);
 800758c:	2000      	movs	r0, #0
 800758e:	f000 f87f 	bl	8007690 <Relay_pHpwr>
			PH_EC_cnt = 0;
 8007592:	4b31      	ldr	r3, [pc, #196]	@ (8007658 <get_PH+0x19c>)
 8007594:	2200      	movs	r2, #0
 8007596:	701a      	strb	r2, [r3, #0]

			pH_Error=pH_error(phVal,pHTError);
 8007598:	4b35      	ldr	r3, [pc, #212]	@ (8007670 <get_PH+0x1b4>)
 800759a:	681a      	ldr	r2, [r3, #0]
 800759c:	4b36      	ldr	r3, [pc, #216]	@ (8007678 <get_PH+0x1bc>)
 800759e:	781b      	ldrb	r3, [r3, #0]
 80075a0:	0019      	movs	r1, r3
 80075a2:	1c10      	adds	r0, r2, #0
 80075a4:	f7fd ffca 	bl	800553c <pH_error>
 80075a8:	0003      	movs	r3, r0
 80075aa:	001a      	movs	r2, r3
 80075ac:	4b33      	ldr	r3, [pc, #204]	@ (800767c <get_PH+0x1c0>)
 80075ae:	701a      	strb	r2, [r3, #0]
			Print_All_Variables();
 80075b0:	f7ff fd54 	bl	800705c <Print_All_Variables>

			 if (Phvalueflag) {
 80075b4:	4b32      	ldr	r3, [pc, #200]	@ (8007680 <get_PH+0x1c4>)
 80075b6:	781b      	ldrb	r3, [r3, #0]
 80075b8:	2b00      	cmp	r3, #0
 80075ba:	d006      	beq.n	80075ca <get_PH+0x10e>
				pHvalue = phVal;
 80075bc:	4b2c      	ldr	r3, [pc, #176]	@ (8007670 <get_PH+0x1b4>)
 80075be:	681a      	ldr	r2, [r3, #0]
 80075c0:	4b30      	ldr	r3, [pc, #192]	@ (8007684 <get_PH+0x1c8>)
 80075c2:	601a      	str	r2, [r3, #0]
				Phvalueflag = false;
 80075c4:	4b2e      	ldr	r3, [pc, #184]	@ (8007680 <get_PH+0x1c4>)
 80075c6:	2200      	movs	r2, #0
 80075c8:	701a      	strb	r2, [r3, #0]
			}

			if (confidence < 50) {
 80075ca:	4b28      	ldr	r3, [pc, #160]	@ (800766c <get_PH+0x1b0>)
 80075cc:	881b      	ldrh	r3, [r3, #0]
 80075ce:	2b31      	cmp	r3, #49	@ 0x31
 80075d0:	d808      	bhi.n	80075e4 <get_PH+0x128>
				pHTError++;
 80075d2:	4b29      	ldr	r3, [pc, #164]	@ (8007678 <get_PH+0x1bc>)
 80075d4:	781b      	ldrb	r3, [r3, #0]
 80075d6:	3301      	adds	r3, #1
 80075d8:	b2da      	uxtb	r2, r3
 80075da:	4b27      	ldr	r3, [pc, #156]	@ (8007678 <get_PH+0x1bc>)
 80075dc:	701a      	strb	r2, [r3, #0]

				return pHvalue;
 80075de:	4b29      	ldr	r3, [pc, #164]	@ (8007684 <get_PH+0x1c8>)
 80075e0:	681b      	ldr	r3, [r3, #0]
 80075e2:	e032      	b.n	800764a <get_PH+0x18e>
			}


			if (confidence <= 80)
 80075e4:	4b21      	ldr	r3, [pc, #132]	@ (800766c <get_PH+0x1b0>)
 80075e6:	881b      	ldrh	r3, [r3, #0]
 80075e8:	2b50      	cmp	r3, #80	@ 0x50
 80075ea:	d803      	bhi.n	80075f4 <get_PH+0x138>
				alpha = 0.1f;
 80075ec:	4b26      	ldr	r3, [pc, #152]	@ (8007688 <get_PH+0x1cc>)
 80075ee:	4a27      	ldr	r2, [pc, #156]	@ (800768c <get_PH+0x1d0>)
 80075f0:	601a      	str	r2, [r3, #0]
 80075f2:	e003      	b.n	80075fc <get_PH+0x140>
			else
				alpha = 0.25f;
 80075f4:	4b24      	ldr	r3, [pc, #144]	@ (8007688 <get_PH+0x1cc>)
 80075f6:	22fa      	movs	r2, #250	@ 0xfa
 80075f8:	0592      	lsls	r2, r2, #22
 80075fa:	601a      	str	r2, [r3, #0]

			pHTError = 0;
 80075fc:	4b1e      	ldr	r3, [pc, #120]	@ (8007678 <get_PH+0x1bc>)
 80075fe:	2200      	movs	r2, #0
 8007600:	701a      	strb	r2, [r3, #0]

			// Exponential Moving Average
			pHvalue = alpha * phVal + (1 - alpha) * pHvalue;
 8007602:	4b21      	ldr	r3, [pc, #132]	@ (8007688 <get_PH+0x1cc>)
 8007604:	681a      	ldr	r2, [r3, #0]
 8007606:	4b1a      	ldr	r3, [pc, #104]	@ (8007670 <get_PH+0x1b4>)
 8007608:	681b      	ldr	r3, [r3, #0]
 800760a:	1c19      	adds	r1, r3, #0
 800760c:	1c10      	adds	r0, r2, #0
 800760e:	f7f9 fd19 	bl	8001044 <__aeabi_fmul>
 8007612:	1c03      	adds	r3, r0, #0
 8007614:	1c1c      	adds	r4, r3, #0
 8007616:	4b1c      	ldr	r3, [pc, #112]	@ (8007688 <get_PH+0x1cc>)
 8007618:	681b      	ldr	r3, [r3, #0]
 800761a:	1c19      	adds	r1, r3, #0
 800761c:	20fe      	movs	r0, #254	@ 0xfe
 800761e:	0580      	lsls	r0, r0, #22
 8007620:	f7f9 fe6a 	bl	80012f8 <__aeabi_fsub>
 8007624:	1c03      	adds	r3, r0, #0
 8007626:	1c1a      	adds	r2, r3, #0
 8007628:	4b16      	ldr	r3, [pc, #88]	@ (8007684 <get_PH+0x1c8>)
 800762a:	681b      	ldr	r3, [r3, #0]
 800762c:	1c19      	adds	r1, r3, #0
 800762e:	1c10      	adds	r0, r2, #0
 8007630:	f7f9 fd08 	bl	8001044 <__aeabi_fmul>
 8007634:	1c03      	adds	r3, r0, #0
 8007636:	1c19      	adds	r1, r3, #0
 8007638:	1c20      	adds	r0, r4, #0
 800763a:	f7f9 f943 	bl	80008c4 <__aeabi_fadd>
 800763e:	1c03      	adds	r3, r0, #0
 8007640:	1c1a      	adds	r2, r3, #0
 8007642:	4b10      	ldr	r3, [pc, #64]	@ (8007684 <get_PH+0x1c8>)
 8007644:	601a      	str	r2, [r3, #0]


		}
	}

	return pHvalue;
 8007646:	4b0f      	ldr	r3, [pc, #60]	@ (8007684 <get_PH+0x1c8>)
 8007648:	681b      	ldr	r3, [r3, #0]

}
 800764a:	1c18      	adds	r0, r3, #0
 800764c:	46bd      	mov	sp, r7
 800764e:	b003      	add	sp, #12
 8007650:	bd90      	pop	{r4, r7, pc}
 8007652:	46c0      	nop			@ (mov r8, r8)
 8007654:	200002ed 	.word	0x200002ed
 8007658:	200009cd 	.word	0x200009cd
 800765c:	20000a04 	.word	0x20000a04
 8007660:	20000744 	.word	0x20000744
 8007664:	2000076c 	.word	0x2000076c
 8007668:	20000001 	.word	0x20000001
 800766c:	2000076e 	.word	0x2000076e
 8007670:	2000073c 	.word	0x2000073c
 8007674:	20000006 	.word	0x20000006
 8007678:	20000770 	.word	0x20000770
 800767c:	20000771 	.word	0x20000771
 8007680:	20000002 	.word	0x20000002
 8007684:	20000734 	.word	0x20000734
 8007688:	20000738 	.word	0x20000738
 800768c:	3dcccccd 	.word	0x3dcccccd

08007690 <Relay_pHpwr>:

#include"Relayinit.h"

#include<main.h>

void Relay_pHpwr(int state){
 8007690:	b580      	push	{r7, lr}
 8007692:	b082      	sub	sp, #8
 8007694:	af00      	add	r7, sp, #0
 8007696:	6078      	str	r0, [r7, #4]

HAL_GPIO_WritePin(GPIOD, GPIO_PIN_0, (state ? GPIO_PIN_SET : GPIO_PIN_RESET));
 8007698:	687b      	ldr	r3, [r7, #4]
 800769a:	1e5a      	subs	r2, r3, #1
 800769c:	4193      	sbcs	r3, r2
 800769e:	b2db      	uxtb	r3, r3
 80076a0:	001a      	movs	r2, r3
 80076a2:	4b04      	ldr	r3, [pc, #16]	@ (80076b4 <Relay_pHpwr+0x24>)
 80076a4:	2101      	movs	r1, #1
 80076a6:	0018      	movs	r0, r3
 80076a8:	f005 fe4d 	bl	800d346 <HAL_GPIO_WritePin>

}
 80076ac:	46c0      	nop			@ (mov r8, r8)
 80076ae:	46bd      	mov	sp, r7
 80076b0:	b002      	add	sp, #8
 80076b2:	bd80      	pop	{r7, pc}
 80076b4:	50000c00 	.word	0x50000c00

080076b8 <Relay_pHADCpwr>:

void Relay_pHADCpwr(int state)
{
 80076b8:	b580      	push	{r7, lr}
 80076ba:	b082      	sub	sp, #8
 80076bc:	af00      	add	r7, sp, #0
 80076be:	6078      	str	r0, [r7, #4]
	 HAL_GPIO_WritePin(GPIOD, GPIO_PIN_1, (state ? GPIO_PIN_SET : GPIO_PIN_RESET));
 80076c0:	687b      	ldr	r3, [r7, #4]
 80076c2:	1e5a      	subs	r2, r3, #1
 80076c4:	4193      	sbcs	r3, r2
 80076c6:	b2db      	uxtb	r3, r3
 80076c8:	001a      	movs	r2, r3
 80076ca:	4b04      	ldr	r3, [pc, #16]	@ (80076dc <Relay_pHADCpwr+0x24>)
 80076cc:	2102      	movs	r1, #2
 80076ce:	0018      	movs	r0, r3
 80076d0:	f005 fe39 	bl	800d346 <HAL_GPIO_WritePin>
}
 80076d4:	46c0      	nop			@ (mov r8, r8)
 80076d6:	46bd      	mov	sp, r7
 80076d8:	b002      	add	sp, #8
 80076da:	bd80      	pop	{r7, pc}
 80076dc:	50000c00 	.word	0x50000c00

080076e0 <Relay_Ecpwr>:

void Relay_Ecpwr(int state) {
 80076e0:	b580      	push	{r7, lr}
 80076e2:	b082      	sub	sp, #8
 80076e4:	af00      	add	r7, sp, #0
 80076e6:	6078      	str	r0, [r7, #4]
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_4, (state ? GPIO_PIN_SET : GPIO_PIN_RESET));
 80076e8:	687b      	ldr	r3, [r7, #4]
 80076ea:	1e5a      	subs	r2, r3, #1
 80076ec:	4193      	sbcs	r3, r2
 80076ee:	b2db      	uxtb	r3, r3
 80076f0:	001a      	movs	r2, r3
 80076f2:	4b04      	ldr	r3, [pc, #16]	@ (8007704 <Relay_Ecpwr+0x24>)
 80076f4:	2110      	movs	r1, #16
 80076f6:	0018      	movs	r0, r3
 80076f8:	f005 fe25 	bl	800d346 <HAL_GPIO_WritePin>
}
 80076fc:	46c0      	nop			@ (mov r8, r8)
 80076fe:	46bd      	mov	sp, r7
 8007700:	b002      	add	sp, #8
 8007702:	bd80      	pop	{r7, pc}
 8007704:	50000400 	.word	0x50000400

08007708 <Relay_EcADCpwr>:

void Relay_EcADCpwr(int state){
 8007708:	b580      	push	{r7, lr}
 800770a:	b082      	sub	sp, #8
 800770c:	af00      	add	r7, sp, #0
 800770e:	6078      	str	r0, [r7, #4]
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_3, (state ? GPIO_PIN_SET : GPIO_PIN_RESET));
 8007710:	687b      	ldr	r3, [r7, #4]
 8007712:	1e5a      	subs	r2, r3, #1
 8007714:	4193      	sbcs	r3, r2
 8007716:	b2db      	uxtb	r3, r3
 8007718:	001a      	movs	r2, r3
 800771a:	4b04      	ldr	r3, [pc, #16]	@ (800772c <Relay_EcADCpwr+0x24>)
 800771c:	2108      	movs	r1, #8
 800771e:	0018      	movs	r0, r3
 8007720:	f005 fe11 	bl	800d346 <HAL_GPIO_WritePin>

}
 8007724:	46c0      	nop			@ (mov r8, r8)
 8007726:	46bd      	mov	sp, r7
 8007728:	b002      	add	sp, #8
 800772a:	bd80      	pop	{r7, pc}
 800772c:	50000400 	.word	0x50000400

08007730 <RS484_MOIENABLE_TX>:

void RS484_MOIENABLE_TX(int state) {
 8007730:	b580      	push	{r7, lr}
 8007732:	b082      	sub	sp, #8
 8007734:	af00      	add	r7, sp, #0
 8007736:	6078      	str	r0, [r7, #4]
	HAL_GPIO_WritePin(GPIOD, moisture_EN_Pin, (state ? GPIO_PIN_SET : GPIO_PIN_RESET));
 8007738:	687b      	ldr	r3, [r7, #4]
 800773a:	1e5a      	subs	r2, r3, #1
 800773c:	4193      	sbcs	r3, r2
 800773e:	b2db      	uxtb	r3, r3
 8007740:	001a      	movs	r2, r3
 8007742:	4b04      	ldr	r3, [pc, #16]	@ (8007754 <RS484_MOIENABLE_TX+0x24>)
 8007744:	2110      	movs	r1, #16
 8007746:	0018      	movs	r0, r3
 8007748:	f005 fdfd 	bl	800d346 <HAL_GPIO_WritePin>
}
 800774c:	46c0      	nop			@ (mov r8, r8)
 800774e:	46bd      	mov	sp, r7
 8007750:	b002      	add	sp, #8
 8007752:	bd80      	pop	{r7, pc}
 8007754:	50000c00 	.word	0x50000c00

08007758 <TP4_ENABLE_TX>:

void TP4_ENABLE_TX(int state) {
 8007758:	b580      	push	{r7, lr}
 800775a:	b082      	sub	sp, #8
 800775c:	af00      	add	r7, sp, #0
 800775e:	6078      	str	r0, [r7, #4]
	HAL_GPIO_WritePin(GPIOD, T4_EN_Pin, (state ? GPIO_PIN_SET : GPIO_PIN_RESET));
 8007760:	687b      	ldr	r3, [r7, #4]
 8007762:	1e5a      	subs	r2, r3, #1
 8007764:	4193      	sbcs	r3, r2
 8007766:	b2db      	uxtb	r3, r3
 8007768:	001a      	movs	r2, r3
 800776a:	4b04      	ldr	r3, [pc, #16]	@ (800777c <TP4_ENABLE_TX+0x24>)
 800776c:	2108      	movs	r1, #8
 800776e:	0018      	movs	r0, r3
 8007770:	f005 fde9 	bl	800d346 <HAL_GPIO_WritePin>
}
 8007774:	46c0      	nop			@ (mov r8, r8)
 8007776:	46bd      	mov	sp, r7
 8007778:	b002      	add	sp, #8
 800777a:	bd80      	pop	{r7, pc}
 800777c:	50000c00 	.word	0x50000c00

08007780 <Rly_valve_F>:




void Rly_valve_F(int state) {
 8007780:	b580      	push	{r7, lr}
 8007782:	b082      	sub	sp, #8
 8007784:	af00      	add	r7, sp, #0
 8007786:	6078      	str	r0, [r7, #4]
	HAL_GPIO_WritePin(GPIOA, VALVE_1_Pin, (state ? GPIO_PIN_SET : GPIO_PIN_RESET));
 8007788:	687b      	ldr	r3, [r7, #4]
 800778a:	1e5a      	subs	r2, r3, #1
 800778c:	4193      	sbcs	r3, r2
 800778e:	b2db      	uxtb	r3, r3
 8007790:	001a      	movs	r2, r3
 8007792:	23a0      	movs	r3, #160	@ 0xa0
 8007794:	05db      	lsls	r3, r3, #23
 8007796:	2110      	movs	r1, #16
 8007798:	0018      	movs	r0, r3
 800779a:	f005 fdd4 	bl	800d346 <HAL_GPIO_WritePin>
}
 800779e:	46c0      	nop			@ (mov r8, r8)
 80077a0:	46bd      	mov	sp, r7
 80077a2:	b002      	add	sp, #8
 80077a4:	bd80      	pop	{r7, pc}
	...

080077a8 <Rly_valve_R>:

void Rly_valve_R(int state) {
 80077a8:	b580      	push	{r7, lr}
 80077aa:	b082      	sub	sp, #8
 80077ac:	af00      	add	r7, sp, #0
 80077ae:	6078      	str	r0, [r7, #4]
	HAL_GPIO_WritePin(GPIOC, valve_2_Pin, (state ? GPIO_PIN_SET : GPIO_PIN_RESET));
 80077b0:	687b      	ldr	r3, [r7, #4]
 80077b2:	1e5a      	subs	r2, r3, #1
 80077b4:	4193      	sbcs	r3, r2
 80077b6:	b2db      	uxtb	r3, r3
 80077b8:	001a      	movs	r2, r3
 80077ba:	4b04      	ldr	r3, [pc, #16]	@ (80077cc <Rly_valve_R+0x24>)
 80077bc:	2110      	movs	r1, #16
 80077be:	0018      	movs	r0, r3
 80077c0:	f005 fdc1 	bl	800d346 <HAL_GPIO_WritePin>
}
 80077c4:	46c0      	nop			@ (mov r8, r8)
 80077c6:	46bd      	mov	sp, r7
 80077c8:	b002      	add	sp, #8
 80077ca:	bd80      	pop	{r7, pc}
 80077cc:	50000800 	.word	0x50000800

080077d0 <EcA_Pump_trigger>:

void EcA_Pump_trigger(int state){
 80077d0:	b580      	push	{r7, lr}
 80077d2:	b082      	sub	sp, #8
 80077d4:	af00      	add	r7, sp, #0
 80077d6:	6078      	str	r0, [r7, #4]
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_12, (state ? GPIO_PIN_SET : GPIO_PIN_RESET));
 80077d8:	687b      	ldr	r3, [r7, #4]
 80077da:	1e5a      	subs	r2, r3, #1
 80077dc:	4193      	sbcs	r3, r2
 80077de:	b2db      	uxtb	r3, r3
 80077e0:	001a      	movs	r2, r3
 80077e2:	2380      	movs	r3, #128	@ 0x80
 80077e4:	015b      	lsls	r3, r3, #5
 80077e6:	4804      	ldr	r0, [pc, #16]	@ (80077f8 <EcA_Pump_trigger+0x28>)
 80077e8:	0019      	movs	r1, r3
 80077ea:	f005 fdac 	bl	800d346 <HAL_GPIO_WritePin>

}
 80077ee:	46c0      	nop			@ (mov r8, r8)
 80077f0:	46bd      	mov	sp, r7
 80077f2:	b002      	add	sp, #8
 80077f4:	bd80      	pop	{r7, pc}
 80077f6:	46c0      	nop			@ (mov r8, r8)
 80077f8:	50000400 	.word	0x50000400

080077fc <EcB_Pump_trigger>:

void EcB_Pump_trigger(int state){
 80077fc:	b580      	push	{r7, lr}
 80077fe:	b082      	sub	sp, #8
 8007800:	af00      	add	r7, sp, #0
 8007802:	6078      	str	r0, [r7, #4]
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_13, (state ? GPIO_PIN_SET : GPIO_PIN_RESET));
 8007804:	687b      	ldr	r3, [r7, #4]
 8007806:	1e5a      	subs	r2, r3, #1
 8007808:	4193      	sbcs	r3, r2
 800780a:	b2db      	uxtb	r3, r3
 800780c:	001a      	movs	r2, r3
 800780e:	2380      	movs	r3, #128	@ 0x80
 8007810:	019b      	lsls	r3, r3, #6
 8007812:	4804      	ldr	r0, [pc, #16]	@ (8007824 <EcB_Pump_trigger+0x28>)
 8007814:	0019      	movs	r1, r3
 8007816:	f005 fd96 	bl	800d346 <HAL_GPIO_WritePin>

}
 800781a:	46c0      	nop			@ (mov r8, r8)
 800781c:	46bd      	mov	sp, r7
 800781e:	b002      	add	sp, #8
 8007820:	bd80      	pop	{r7, pc}
 8007822:	46c0      	nop			@ (mov r8, r8)
 8007824:	50000400 	.word	0x50000400

08007828 <pHDown_Pump_trigger>:

void pHDown_Pump_trigger(int state){
 8007828:	b580      	push	{r7, lr}
 800782a:	b082      	sub	sp, #8
 800782c:	af00      	add	r7, sp, #0
 800782e:	6078      	str	r0, [r7, #4]

	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_15, (state ? GPIO_PIN_SET : GPIO_PIN_RESET));
 8007830:	687b      	ldr	r3, [r7, #4]
 8007832:	1e5a      	subs	r2, r3, #1
 8007834:	4193      	sbcs	r3, r2
 8007836:	b2db      	uxtb	r3, r3
 8007838:	001a      	movs	r2, r3
 800783a:	2380      	movs	r3, #128	@ 0x80
 800783c:	021b      	lsls	r3, r3, #8
 800783e:	4804      	ldr	r0, [pc, #16]	@ (8007850 <pHDown_Pump_trigger+0x28>)
 8007840:	0019      	movs	r1, r3
 8007842:	f005 fd80 	bl	800d346 <HAL_GPIO_WritePin>

}
 8007846:	46c0      	nop			@ (mov r8, r8)
 8007848:	46bd      	mov	sp, r7
 800784a:	b002      	add	sp, #8
 800784c:	bd80      	pop	{r7, pc}
 800784e:	46c0      	nop			@ (mov r8, r8)
 8007850:	50000400 	.word	0x50000400

08007854 <pHup_Pump_trigger>:

void pHup_Pump_trigger(int state){
 8007854:	b580      	push	{r7, lr}
 8007856:	b082      	sub	sp, #8
 8007858:	af00      	add	r7, sp, #0
 800785a:	6078      	str	r0, [r7, #4]

	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_12, (state ? GPIO_PIN_SET : GPIO_PIN_RESET));
 800785c:	687b      	ldr	r3, [r7, #4]
 800785e:	1e5a      	subs	r2, r3, #1
 8007860:	4193      	sbcs	r3, r2
 8007862:	b2db      	uxtb	r3, r3
 8007864:	001a      	movs	r2, r3
 8007866:	2380      	movs	r3, #128	@ 0x80
 8007868:	0159      	lsls	r1, r3, #5
 800786a:	23a0      	movs	r3, #160	@ 0xa0
 800786c:	05db      	lsls	r3, r3, #23
 800786e:	0018      	movs	r0, r3
 8007870:	f005 fd69 	bl	800d346 <HAL_GPIO_WritePin>

}
 8007874:	46c0      	nop			@ (mov r8, r8)
 8007876:	46bd      	mov	sp, r7
 8007878:	b002      	add	sp, #8
 800787a:	bd80      	pop	{r7, pc}

0800787c <Waterpump_trigger>:

void Waterpump_trigger(int state){
 800787c:	b580      	push	{r7, lr}
 800787e:	b082      	sub	sp, #8
 8007880:	af00      	add	r7, sp, #0
 8007882:	6078      	str	r0, [r7, #4]

	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_8, (state ? GPIO_PIN_SET : GPIO_PIN_RESET));
 8007884:	687b      	ldr	r3, [r7, #4]
 8007886:	1e5a      	subs	r2, r3, #1
 8007888:	4193      	sbcs	r3, r2
 800788a:	b2db      	uxtb	r3, r3
 800788c:	001a      	movs	r2, r3
 800788e:	2380      	movs	r3, #128	@ 0x80
 8007890:	0059      	lsls	r1, r3, #1
 8007892:	23a0      	movs	r3, #160	@ 0xa0
 8007894:	05db      	lsls	r3, r3, #23
 8007896:	0018      	movs	r0, r3
 8007898:	f005 fd55 	bl	800d346 <HAL_GPIO_WritePin>

}
 800789c:	46c0      	nop			@ (mov r8, r8)
 800789e:	46bd      	mov	sp, r7
 80078a0:	b002      	add	sp, #8
 80078a2:	bd80      	pop	{r7, pc}

080078a4 <sensor_pwr_5v>:


void sensor_pwr_5v(int state){
 80078a4:	b580      	push	{r7, lr}
 80078a6:	b082      	sub	sp, #8
 80078a8:	af00      	add	r7, sp, #0
 80078aa:	6078      	str	r0, [r7, #4]

	HAL_GPIO_WritePin(GPIOC, Sen_pwr_5V_Pin, (state ? GPIO_PIN_SET : GPIO_PIN_RESET));
 80078ac:	687b      	ldr	r3, [r7, #4]
 80078ae:	1e5a      	subs	r2, r3, #1
 80078b0:	4193      	sbcs	r3, r2
 80078b2:	b2db      	uxtb	r3, r3
 80078b4:	001a      	movs	r2, r3
 80078b6:	4b04      	ldr	r3, [pc, #16]	@ (80078c8 <sensor_pwr_5v+0x24>)
 80078b8:	2101      	movs	r1, #1
 80078ba:	0018      	movs	r0, r3
 80078bc:	f005 fd43 	bl	800d346 <HAL_GPIO_WritePin>

}
 80078c0:	46c0      	nop			@ (mov r8, r8)
 80078c2:	46bd      	mov	sp, r7
 80078c4:	b002      	add	sp, #8
 80078c6:	bd80      	pop	{r7, pc}
 80078c8:	50000800 	.word	0x50000800

080078cc <sensor_pwr_3v>:

void sensor_pwr_3v(int state){
 80078cc:	b580      	push	{r7, lr}
 80078ce:	b082      	sub	sp, #8
 80078d0:	af00      	add	r7, sp, #0
 80078d2:	6078      	str	r0, [r7, #4]

	HAL_GPIO_WritePin(GPIOC, Sen_pwr_3v_Pin, (state ? GPIO_PIN_SET : GPIO_PIN_RESET));
 80078d4:	687b      	ldr	r3, [r7, #4]
 80078d6:	1e5a      	subs	r2, r3, #1
 80078d8:	4193      	sbcs	r3, r2
 80078da:	b2db      	uxtb	r3, r3
 80078dc:	001a      	movs	r2, r3
 80078de:	4b04      	ldr	r3, [pc, #16]	@ (80078f0 <sensor_pwr_3v+0x24>)
 80078e0:	2102      	movs	r1, #2
 80078e2:	0018      	movs	r0, r3
 80078e4:	f005 fd2f 	bl	800d346 <HAL_GPIO_WritePin>

}
 80078e8:	46c0      	nop			@ (mov r8, r8)
 80078ea:	46bd      	mov	sp, r7
 80078ec:	b002      	add	sp, #8
 80078ee:	bd80      	pop	{r7, pc}
 80078f0:	50000800 	.word	0x50000800

080078f4 <FA_ENABLE_TX>:

void FA_ENABLE_TX(int state){
 80078f4:	b580      	push	{r7, lr}
 80078f6:	b082      	sub	sp, #8
 80078f8:	af00      	add	r7, sp, #0
 80078fa:	6078      	str	r0, [r7, #4]

	HAL_GPIO_WritePin(GPIOD, FA_RS485_Pin, (state ? GPIO_PIN_SET : GPIO_PIN_RESET));
 80078fc:	687b      	ldr	r3, [r7, #4]
 80078fe:	1e5a      	subs	r2, r3, #1
 8007900:	4193      	sbcs	r3, r2
 8007902:	b2db      	uxtb	r3, r3
 8007904:	001a      	movs	r2, r3
 8007906:	2380      	movs	r3, #128	@ 0x80
 8007908:	009b      	lsls	r3, r3, #2
 800790a:	4804      	ldr	r0, [pc, #16]	@ (800791c <FA_ENABLE_TX+0x28>)
 800790c:	0019      	movs	r1, r3
 800790e:	f005 fd1a 	bl	800d346 <HAL_GPIO_WritePin>

}
 8007912:	46c0      	nop			@ (mov r8, r8)
 8007914:	46bd      	mov	sp, r7
 8007916:	b002      	add	sp, #8
 8007918:	bd80      	pop	{r7, pc}
 800791a:	46c0      	nop			@ (mov r8, r8)
 800791c:	50000c00 	.word	0x50000c00

08007920 <light>:


void light(int state){
 8007920:	b580      	push	{r7, lr}
 8007922:	b082      	sub	sp, #8
 8007924:	af00      	add	r7, sp, #0
 8007926:	6078      	str	r0, [r7, #4]

	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_2, (state ? GPIO_PIN_SET : GPIO_PIN_RESET));
 8007928:	687b      	ldr	r3, [r7, #4]
 800792a:	1e5a      	subs	r2, r3, #1
 800792c:	4193      	sbcs	r3, r2
 800792e:	b2db      	uxtb	r3, r3
 8007930:	001a      	movs	r2, r3
 8007932:	4b04      	ldr	r3, [pc, #16]	@ (8007944 <light+0x24>)
 8007934:	2104      	movs	r1, #4
 8007936:	0018      	movs	r0, r3
 8007938:	f005 fd05 	bl	800d346 <HAL_GPIO_WritePin>

}
 800793c:	46c0      	nop			@ (mov r8, r8)
 800793e:	46bd      	mov	sp, r7
 8007940:	b002      	add	sp, #8
 8007942:	bd80      	pop	{r7, pc}
 8007944:	50000400 	.word	0x50000400

08007948 <PH_4>:


void PH_4(int state){
 8007948:	b580      	push	{r7, lr}
 800794a:	b082      	sub	sp, #8
 800794c:	af00      	add	r7, sp, #0
 800794e:	6078      	str	r0, [r7, #4]

	HAL_GPIO_WritePin(GPIOC, GPIO_PIN_9, (state ? GPIO_PIN_SET : GPIO_PIN_RESET));
 8007950:	687b      	ldr	r3, [r7, #4]
 8007952:	1e5a      	subs	r2, r3, #1
 8007954:	4193      	sbcs	r3, r2
 8007956:	b2db      	uxtb	r3, r3
 8007958:	001a      	movs	r2, r3
 800795a:	2380      	movs	r3, #128	@ 0x80
 800795c:	009b      	lsls	r3, r3, #2
 800795e:	4804      	ldr	r0, [pc, #16]	@ (8007970 <PH_4+0x28>)
 8007960:	0019      	movs	r1, r3
 8007962:	f005 fcf0 	bl	800d346 <HAL_GPIO_WritePin>

}
 8007966:	46c0      	nop			@ (mov r8, r8)
 8007968:	46bd      	mov	sp, r7
 800796a:	b002      	add	sp, #8
 800796c:	bd80      	pop	{r7, pc}
 800796e:	46c0      	nop			@ (mov r8, r8)
 8007970:	50000800 	.word	0x50000800

08007974 <PH_7>:


void PH_7(int state){
 8007974:	b580      	push	{r7, lr}
 8007976:	b082      	sub	sp, #8
 8007978:	af00      	add	r7, sp, #0
 800797a:	6078      	str	r0, [r7, #4]

	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_14, (state ? GPIO_PIN_SET : GPIO_PIN_RESET));
 800797c:	687b      	ldr	r3, [r7, #4]
 800797e:	1e5a      	subs	r2, r3, #1
 8007980:	4193      	sbcs	r3, r2
 8007982:	b2db      	uxtb	r3, r3
 8007984:	001a      	movs	r2, r3
 8007986:	2380      	movs	r3, #128	@ 0x80
 8007988:	01db      	lsls	r3, r3, #7
 800798a:	4804      	ldr	r0, [pc, #16]	@ (800799c <PH_7+0x28>)
 800798c:	0019      	movs	r1, r3
 800798e:	f005 fcda 	bl	800d346 <HAL_GPIO_WritePin>

}
 8007992:	46c0      	nop			@ (mov r8, r8)
 8007994:	46bd      	mov	sp, r7
 8007996:	b002      	add	sp, #8
 8007998:	bd80      	pop	{r7, pc}
 800799a:	46c0      	nop			@ (mov r8, r8)
 800799c:	50000400 	.word	0x50000400

080079a0 <EC_LED>:


void EC_LED(int state){
 80079a0:	b580      	push	{r7, lr}
 80079a2:	b082      	sub	sp, #8
 80079a4:	af00      	add	r7, sp, #0
 80079a6:	6078      	str	r0, [r7, #4]

	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_1, (state ? GPIO_PIN_SET : GPIO_PIN_RESET));
 80079a8:	687b      	ldr	r3, [r7, #4]
 80079aa:	1e5a      	subs	r2, r3, #1
 80079ac:	4193      	sbcs	r3, r2
 80079ae:	b2db      	uxtb	r3, r3
 80079b0:	001a      	movs	r2, r3
 80079b2:	4b04      	ldr	r3, [pc, #16]	@ (80079c4 <EC_LED+0x24>)
 80079b4:	2102      	movs	r1, #2
 80079b6:	0018      	movs	r0, r3
 80079b8:	f005 fcc5 	bl	800d346 <HAL_GPIO_WritePin>

}
 80079bc:	46c0      	nop			@ (mov r8, r8)
 80079be:	46bd      	mov	sp, r7
 80079c0:	b002      	add	sp, #8
 80079c2:	bd80      	pop	{r7, pc}
 80079c4:	50000400 	.word	0x50000400

080079c8 <calibration_fail>:


void calibration_fail(int state){
 80079c8:	b580      	push	{r7, lr}
 80079ca:	b082      	sub	sp, #8
 80079cc:	af00      	add	r7, sp, #0
 80079ce:	6078      	str	r0, [r7, #4]

	HAL_GPIO_WritePin(GPIOB, calibration_fail_Pin, (state ? GPIO_PIN_SET : GPIO_PIN_RESET));
 80079d0:	687b      	ldr	r3, [r7, #4]
 80079d2:	1e5a      	subs	r2, r3, #1
 80079d4:	4193      	sbcs	r3, r2
 80079d6:	b2db      	uxtb	r3, r3
 80079d8:	001a      	movs	r2, r3
 80079da:	4b04      	ldr	r3, [pc, #16]	@ (80079ec <calibration_fail+0x24>)
 80079dc:	2101      	movs	r1, #1
 80079de:	0018      	movs	r0, r3
 80079e0:	f005 fcb1 	bl	800d346 <HAL_GPIO_WritePin>

}
 80079e4:	46c0      	nop			@ (mov r8, r8)
 80079e6:	46bd      	mov	sp, r7
 80079e8:	b002      	add	sp, #8
 80079ea:	bd80      	pop	{r7, pc}
 80079ec:	50000400 	.word	0x50000400

080079f0 <macro_nutrient>:
void macro_nutrient(int state){
 80079f0:	b580      	push	{r7, lr}
 80079f2:	b082      	sub	sp, #8
 80079f4:	af00      	add	r7, sp, #0
 80079f6:	6078      	str	r0, [r7, #4]

	HAL_GPIO_WritePin(GPIOD, GPIO_PIN_2, (state ? GPIO_PIN_SET : GPIO_PIN_RESET));
 80079f8:	687b      	ldr	r3, [r7, #4]
 80079fa:	1e5a      	subs	r2, r3, #1
 80079fc:	4193      	sbcs	r3, r2
 80079fe:	b2db      	uxtb	r3, r3
 8007a00:	001a      	movs	r2, r3
 8007a02:	4b04      	ldr	r3, [pc, #16]	@ (8007a14 <macro_nutrient+0x24>)
 8007a04:	2104      	movs	r1, #4
 8007a06:	0018      	movs	r0, r3
 8007a08:	f005 fc9d 	bl	800d346 <HAL_GPIO_WritePin>

}
 8007a0c:	46c0      	nop			@ (mov r8, r8)
 8007a0e:	46bd      	mov	sp, r7
 8007a10:	b002      	add	sp, #8
 8007a12:	bd80      	pop	{r7, pc}
 8007a14:	50000c00 	.word	0x50000c00

08007a18 <micro_nutrient>:

void micro_nutrient(int state){
 8007a18:	b580      	push	{r7, lr}
 8007a1a:	b082      	sub	sp, #8
 8007a1c:	af00      	add	r7, sp, #0
 8007a1e:	6078      	str	r0, [r7, #4]

	HAL_GPIO_WritePin(GPIOC, GPIO_PIN_11, (state ? GPIO_PIN_SET : GPIO_PIN_RESET));
 8007a20:	687b      	ldr	r3, [r7, #4]
 8007a22:	1e5a      	subs	r2, r3, #1
 8007a24:	4193      	sbcs	r3, r2
 8007a26:	b2db      	uxtb	r3, r3
 8007a28:	001a      	movs	r2, r3
 8007a2a:	2380      	movs	r3, #128	@ 0x80
 8007a2c:	011b      	lsls	r3, r3, #4
 8007a2e:	4804      	ldr	r0, [pc, #16]	@ (8007a40 <micro_nutrient+0x28>)
 8007a30:	0019      	movs	r1, r3
 8007a32:	f005 fc88 	bl	800d346 <HAL_GPIO_WritePin>

}
 8007a36:	46c0      	nop			@ (mov r8, r8)
 8007a38:	46bd      	mov	sp, r7
 8007a3a:	b002      	add	sp, #8
 8007a3c:	bd80      	pop	{r7, pc}
 8007a3e:	46c0      	nop			@ (mov r8, r8)
 8007a40:	50000800 	.word	0x50000800

08007a44 <Set_RTC_From_Epoch>:
extern volatile uint16_t output_timer_count;
extern uint8_t pHup_Pump_Error;
 char msg2[256];
#define IST_OFFSET_SEC 19800  // 5 hours 30 minutes
 void Set_RTC_From_Epoch(uint32_t epoch)
 {
 8007a44:	b590      	push	{r4, r7, lr}
 8007a46:	b08d      	sub	sp, #52	@ 0x34
 8007a48:	af00      	add	r7, sp, #0
 8007a4a:	6078      	str	r0, [r7, #4]
     epoch += IST_OFFSET_SEC;  // Convert UTC to IST
 8007a4c:	6879      	ldr	r1, [r7, #4]
 8007a4e:	4828      	ldr	r0, [pc, #160]	@ (8007af0 <Set_RTC_From_Epoch+0xac>)
 8007a50:	4684      	mov	ip, r0
 8007a52:	4461      	add	r1, ip
 8007a54:	6079      	str	r1, [r7, #4]

     time_t raw = epoch;
 8007a56:	6879      	ldr	r1, [r7, #4]
 8007a58:	000a      	movs	r2, r1
 8007a5a:	2100      	movs	r1, #0
 8007a5c:	000b      	movs	r3, r1
 8007a5e:	623a      	str	r2, [r7, #32]
 8007a60:	627b      	str	r3, [r7, #36]	@ 0x24
     struct tm *timeinfo = gmtime(&raw);
 8007a62:	2320      	movs	r3, #32
 8007a64:	18fb      	adds	r3, r7, r3
 8007a66:	0018      	movs	r0, r3
 8007a68:	f00c fad4 	bl	8014014 <gmtime>
 8007a6c:	0003      	movs	r3, r0
 8007a6e:	62fb      	str	r3, [r7, #44]	@ 0x2c

     RTC_TimeTypeDef sTime = {0};
 8007a70:	240c      	movs	r4, #12
 8007a72:	193b      	adds	r3, r7, r4
 8007a74:	0018      	movs	r0, r3
 8007a76:	2314      	movs	r3, #20
 8007a78:	001a      	movs	r2, r3
 8007a7a:	2100      	movs	r1, #0
 8007a7c:	f00c fa1a 	bl	8013eb4 <memset>
     RTC_DateTypeDef sDate = {0};
 8007a80:	2008      	movs	r0, #8
 8007a82:	183b      	adds	r3, r7, r0
 8007a84:	2200      	movs	r2, #0
 8007a86:	601a      	str	r2, [r3, #0]

     sTime.Hours   = timeinfo->tm_hour;
 8007a88:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007a8a:	689b      	ldr	r3, [r3, #8]
 8007a8c:	b2da      	uxtb	r2, r3
 8007a8e:	0021      	movs	r1, r4
 8007a90:	187b      	adds	r3, r7, r1
 8007a92:	701a      	strb	r2, [r3, #0]
     sTime.Minutes = timeinfo->tm_min;
 8007a94:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007a96:	685b      	ldr	r3, [r3, #4]
 8007a98:	b2da      	uxtb	r2, r3
 8007a9a:	187b      	adds	r3, r7, r1
 8007a9c:	705a      	strb	r2, [r3, #1]
     sTime.Seconds = timeinfo->tm_sec;
 8007a9e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007aa0:	681b      	ldr	r3, [r3, #0]
 8007aa2:	b2da      	uxtb	r2, r3
 8007aa4:	187b      	adds	r3, r7, r1
 8007aa6:	709a      	strb	r2, [r3, #2]
     sDate.Date    = timeinfo->tm_mday;
 8007aa8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007aaa:	68db      	ldr	r3, [r3, #12]
 8007aac:	b2da      	uxtb	r2, r3
 8007aae:	183b      	adds	r3, r7, r0
 8007ab0:	709a      	strb	r2, [r3, #2]
     sDate.Month   = timeinfo->tm_mon + 1;
 8007ab2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007ab4:	691b      	ldr	r3, [r3, #16]
 8007ab6:	b2db      	uxtb	r3, r3
 8007ab8:	3301      	adds	r3, #1
 8007aba:	b2da      	uxtb	r2, r3
 8007abc:	183b      	adds	r3, r7, r0
 8007abe:	705a      	strb	r2, [r3, #1]
     sDate.Year    = timeinfo->tm_year - 100;
 8007ac0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007ac2:	695b      	ldr	r3, [r3, #20]
 8007ac4:	b2db      	uxtb	r3, r3
 8007ac6:	3b64      	subs	r3, #100	@ 0x64
 8007ac8:	b2da      	uxtb	r2, r3
 8007aca:	0004      	movs	r4, r0
 8007acc:	183b      	adds	r3, r7, r0
 8007ace:	70da      	strb	r2, [r3, #3]

     HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BIN);
 8007ad0:	1879      	adds	r1, r7, r1
 8007ad2:	4b08      	ldr	r3, [pc, #32]	@ (8007af4 <Set_RTC_From_Epoch+0xb0>)
 8007ad4:	2200      	movs	r2, #0
 8007ad6:	0018      	movs	r0, r3
 8007ad8:	f007 fa94 	bl	800f004 <HAL_RTC_SetTime>
     HAL_RTC_SetDate(&hrtc, &sDate, RTC_FORMAT_BIN);
 8007adc:	1939      	adds	r1, r7, r4
 8007ade:	4b05      	ldr	r3, [pc, #20]	@ (8007af4 <Set_RTC_From_Epoch+0xb0>)
 8007ae0:	2200      	movs	r2, #0
 8007ae2:	0018      	movs	r0, r3
 8007ae4:	f007 fb92 	bl	800f20c <HAL_RTC_SetDate>
    /* sprintf(msg2, "RTC (IST) set: %02d-%02d-%04d %02d:%02d:%02d (Epoch: %lu)\r\n",
                sDate.Date, sDate.Month, sDate.Year + 2000,
                sTime.Hours, sTime.Minutes, sTime.Seconds, epoch);

        HAL_UART_Transmit(&huart2, (uint8_t*)msg2, strlen(msg2), HAL_MAX_DELAY);*/
 }
 8007ae8:	46c0      	nop			@ (mov r8, r8)
 8007aea:	46bd      	mov	sp, r7
 8007aec:	b00d      	add	sp, #52	@ 0x34
 8007aee:	bd90      	pop	{r4, r7, pc}
 8007af0:	00004d58 	.word	0x00004d58
 8007af4:	20000acc 	.word	0x20000acc

08007af8 <Relay_Schedule_Control>:

 void Relay_Schedule_Control(void)
  {
 8007af8:	b5b0      	push	{r4, r5, r7, lr}
 8007afa:	b088      	sub	sp, #32
 8007afc:	af00      	add	r7, sp, #0
      RTC_TimeTypeDef sTime;
      RTC_DateTypeDef sDate;

      // Read current RTC time
      HAL_RTC_GetTime(&hrtc, &sTime, RTC_FORMAT_BIN);
 8007afe:	1d39      	adds	r1, r7, #4
 8007b00:	4b57      	ldr	r3, [pc, #348]	@ (8007c60 <Relay_Schedule_Control+0x168>)
 8007b02:	2200      	movs	r2, #0
 8007b04:	0018      	movs	r0, r3
 8007b06:	f007 fb25 	bl	800f154 <HAL_RTC_GetTime>
      HAL_RTC_GetDate(&hrtc, &sDate, RTC_FORMAT_BIN);
 8007b0a:	0039      	movs	r1, r7
 8007b0c:	4b54      	ldr	r3, [pc, #336]	@ (8007c60 <Relay_Schedule_Control+0x168>)
 8007b0e:	2200      	movs	r2, #0
 8007b10:	0018      	movs	r0, r3
 8007b12:	f007 fc0d 	bl	800f330 <HAL_RTC_GetDate>

      // Convert current time to minutes since midnight
      uint16_t now = sTime.Hours * 60 + sTime.Minutes;
 8007b16:	1d3b      	adds	r3, r7, #4
 8007b18:	781b      	ldrb	r3, [r3, #0]
 8007b1a:	001a      	movs	r2, r3
 8007b1c:	233c      	movs	r3, #60	@ 0x3c
 8007b1e:	4353      	muls	r3, r2
 8007b20:	b29a      	uxth	r2, r3
 8007b22:	1d3b      	adds	r3, r7, #4
 8007b24:	785b      	ldrb	r3, [r3, #1]
 8007b26:	0019      	movs	r1, r3
 8007b28:	231c      	movs	r3, #28
 8007b2a:	18fb      	adds	r3, r7, r3
 8007b2c:	1852      	adds	r2, r2, r1
 8007b2e:	801a      	strh	r2, [r3, #0]
   static uint8_t relay_state=0;
      uint8_t new_state = 0; // default OFF
 8007b30:	231f      	movs	r3, #31
 8007b32:	18fb      	adds	r3, r7, r3
 8007b34:	2200      	movs	r2, #0
 8007b36:	701a      	strb	r2, [r3, #0]

      // Loop through all schedules
      for(uint8_t i = 0; i < 6; i++)
 8007b38:	231e      	movs	r3, #30
 8007b3a:	18fb      	adds	r3, r7, r3
 8007b3c:	2200      	movs	r2, #0
 8007b3e:	701a      	strb	r2, [r3, #0]
 8007b40:	e05c      	b.n	8007bfc <Relay_Schedule_Control+0x104>
      {
          if(schedules[i].enable) // only enabled schedules
 8007b42:	241e      	movs	r4, #30
 8007b44:	193b      	adds	r3, r7, r4
 8007b46:	781a      	ldrb	r2, [r3, #0]
 8007b48:	4946      	ldr	r1, [pc, #280]	@ (8007c64 <Relay_Schedule_Control+0x16c>)
 8007b4a:	0013      	movs	r3, r2
 8007b4c:	009b      	lsls	r3, r3, #2
 8007b4e:	189b      	adds	r3, r3, r2
 8007b50:	009b      	lsls	r3, r3, #2
 8007b52:	18cb      	adds	r3, r1, r3
 8007b54:	3310      	adds	r3, #16
 8007b56:	681b      	ldr	r3, [r3, #0]
 8007b58:	2b00      	cmp	r3, #0
 8007b5a:	d049      	beq.n	8007bf0 <Relay_Schedule_Control+0xf8>
          {
              uint16_t on_time  = schedules[i].on_hr  * 60 + schedules[i].on_min;
 8007b5c:	193b      	adds	r3, r7, r4
 8007b5e:	781a      	ldrb	r2, [r3, #0]
 8007b60:	4940      	ldr	r1, [pc, #256]	@ (8007c64 <Relay_Schedule_Control+0x16c>)
 8007b62:	0013      	movs	r3, r2
 8007b64:	009b      	lsls	r3, r3, #2
 8007b66:	189b      	adds	r3, r3, r2
 8007b68:	009b      	lsls	r3, r3, #2
 8007b6a:	585b      	ldr	r3, [r3, r1]
 8007b6c:	b29b      	uxth	r3, r3
 8007b6e:	223c      	movs	r2, #60	@ 0x3c
 8007b70:	4353      	muls	r3, r2
 8007b72:	b299      	uxth	r1, r3
 8007b74:	193b      	adds	r3, r7, r4
 8007b76:	781a      	ldrb	r2, [r3, #0]
 8007b78:	483a      	ldr	r0, [pc, #232]	@ (8007c64 <Relay_Schedule_Control+0x16c>)
 8007b7a:	0013      	movs	r3, r2
 8007b7c:	009b      	lsls	r3, r3, #2
 8007b7e:	189b      	adds	r3, r3, r2
 8007b80:	009b      	lsls	r3, r3, #2
 8007b82:	18c3      	adds	r3, r0, r3
 8007b84:	3304      	adds	r3, #4
 8007b86:	681b      	ldr	r3, [r3, #0]
 8007b88:	b29a      	uxth	r2, r3
 8007b8a:	251a      	movs	r5, #26
 8007b8c:	197b      	adds	r3, r7, r5
 8007b8e:	188a      	adds	r2, r1, r2
 8007b90:	801a      	strh	r2, [r3, #0]
              uint16_t off_time = schedules[i].off_hr * 60 + schedules[i].off_min;
 8007b92:	193b      	adds	r3, r7, r4
 8007b94:	781a      	ldrb	r2, [r3, #0]
 8007b96:	4933      	ldr	r1, [pc, #204]	@ (8007c64 <Relay_Schedule_Control+0x16c>)
 8007b98:	0013      	movs	r3, r2
 8007b9a:	009b      	lsls	r3, r3, #2
 8007b9c:	189b      	adds	r3, r3, r2
 8007b9e:	009b      	lsls	r3, r3, #2
 8007ba0:	18cb      	adds	r3, r1, r3
 8007ba2:	3308      	adds	r3, #8
 8007ba4:	681b      	ldr	r3, [r3, #0]
 8007ba6:	b29b      	uxth	r3, r3
 8007ba8:	223c      	movs	r2, #60	@ 0x3c
 8007baa:	4353      	muls	r3, r2
 8007bac:	b299      	uxth	r1, r3
 8007bae:	193b      	adds	r3, r7, r4
 8007bb0:	781a      	ldrb	r2, [r3, #0]
 8007bb2:	482c      	ldr	r0, [pc, #176]	@ (8007c64 <Relay_Schedule_Control+0x16c>)
 8007bb4:	0013      	movs	r3, r2
 8007bb6:	009b      	lsls	r3, r3, #2
 8007bb8:	189b      	adds	r3, r3, r2
 8007bba:	009b      	lsls	r3, r3, #2
 8007bbc:	18c3      	adds	r3, r0, r3
 8007bbe:	330c      	adds	r3, #12
 8007bc0:	681b      	ldr	r3, [r3, #0]
 8007bc2:	b29a      	uxth	r2, r3
 8007bc4:	2018      	movs	r0, #24
 8007bc6:	183b      	adds	r3, r7, r0
 8007bc8:	188a      	adds	r2, r1, r2
 8007bca:	801a      	strh	r2, [r3, #0]

              // Check if current time is within schedule
              if(now >= on_time && now < off_time)
 8007bcc:	211c      	movs	r1, #28
 8007bce:	187a      	adds	r2, r7, r1
 8007bd0:	197b      	adds	r3, r7, r5
 8007bd2:	8812      	ldrh	r2, [r2, #0]
 8007bd4:	881b      	ldrh	r3, [r3, #0]
 8007bd6:	429a      	cmp	r2, r3
 8007bd8:	d30a      	bcc.n	8007bf0 <Relay_Schedule_Control+0xf8>
 8007bda:	187a      	adds	r2, r7, r1
 8007bdc:	183b      	adds	r3, r7, r0
 8007bde:	8812      	ldrh	r2, [r2, #0]
 8007be0:	881b      	ldrh	r3, [r3, #0]
 8007be2:	429a      	cmp	r2, r3
 8007be4:	d204      	bcs.n	8007bf0 <Relay_Schedule_Control+0xf8>
              {
                  new_state = 1; // Relay ON
 8007be6:	231f      	movs	r3, #31
 8007be8:	18fb      	adds	r3, r7, r3
 8007bea:	2201      	movs	r2, #1
 8007bec:	701a      	strb	r2, [r3, #0]
                  break;         // No need to check further schedules
 8007bee:	e00a      	b.n	8007c06 <Relay_Schedule_Control+0x10e>
      for(uint8_t i = 0; i < 6; i++)
 8007bf0:	211e      	movs	r1, #30
 8007bf2:	187b      	adds	r3, r7, r1
 8007bf4:	781a      	ldrb	r2, [r3, #0]
 8007bf6:	187b      	adds	r3, r7, r1
 8007bf8:	3201      	adds	r2, #1
 8007bfa:	701a      	strb	r2, [r3, #0]
 8007bfc:	231e      	movs	r3, #30
 8007bfe:	18fb      	adds	r3, r7, r3
 8007c00:	781b      	ldrb	r3, [r3, #0]
 8007c02:	2b05      	cmp	r3, #5
 8007c04:	d99d      	bls.n	8007b42 <Relay_Schedule_Control+0x4a>
              }
          }
      }

      // Update relay if state changed
      if(new_state != relay_state)
 8007c06:	4b18      	ldr	r3, [pc, #96]	@ (8007c68 <Relay_Schedule_Control+0x170>)
 8007c08:	781b      	ldrb	r3, [r3, #0]
 8007c0a:	211f      	movs	r1, #31
 8007c0c:	187a      	adds	r2, r7, r1
 8007c0e:	7812      	ldrb	r2, [r2, #0]
 8007c10:	429a      	cmp	r2, r3
 8007c12:	d020      	beq.n	8007c56 <Relay_Schedule_Control+0x15e>
      {
          relay_state = new_state;
 8007c14:	4b14      	ldr	r3, [pc, #80]	@ (8007c68 <Relay_Schedule_Control+0x170>)
 8007c16:	187a      	adds	r2, r7, r1
 8007c18:	7812      	ldrb	r2, [r2, #0]
 8007c1a:	701a      	strb	r2, [r3, #0]
          Waterpump_trigger(relay_state);
 8007c1c:	4b12      	ldr	r3, [pc, #72]	@ (8007c68 <Relay_Schedule_Control+0x170>)
 8007c1e:	781b      	ldrb	r3, [r3, #0]
 8007c20:	0018      	movs	r0, r3
 8007c22:	f7ff fe2b 	bl	800787c <Waterpump_trigger>

          if(relay_state)
 8007c26:	4b10      	ldr	r3, [pc, #64]	@ (8007c68 <Relay_Schedule_Control+0x170>)
 8007c28:	781b      	ldrb	r3, [r3, #0]
 8007c2a:	2b00      	cmp	r3, #0
 8007c2c:	d010      	beq.n	8007c50 <Relay_Schedule_Control+0x158>
          {
              waterpump_status = 1;
 8007c2e:	4b0f      	ldr	r3, [pc, #60]	@ (8007c6c <Relay_Schedule_Control+0x174>)
 8007c30:	2201      	movs	r2, #1
 8007c32:	701a      	strb	r2, [r3, #0]
              pump_on_Cnt++;
 8007c34:	4b0e      	ldr	r3, [pc, #56]	@ (8007c70 <Relay_Schedule_Control+0x178>)
 8007c36:	681b      	ldr	r3, [r3, #0]
 8007c38:	1c5a      	adds	r2, r3, #1
 8007c3a:	4b0d      	ldr	r3, [pc, #52]	@ (8007c70 <Relay_Schedule_Control+0x178>)
 8007c3c:	601a      	str	r2, [r3, #0]

              // Optional: save status to EEPROM
              write_EEPROM();
 8007c3e:	f7fc fa85 	bl	800414c <write_EEPROM>
              read_EEPROM();
 8007c42:	f7fc fdad 	bl	80047a0 <read_EEPROM>
              backup_write_EEPROM();
 8007c46:	f7fc ff17 	bl	8004a78 <backup_write_EEPROM>
              backup_read_EEPROM();
 8007c4a:	f7fd fa4b 	bl	80050e4 <backup_read_EEPROM>
          sprintf(msg, "Relay %s at %02d:%02d\r\n",
                  relay_state ? "ON" : "OFF",
                  sTime.Hours, sTime.Minutes);
          HAL_UART_Transmit(&huart2, (uint8_t*)msg, strlen(msg), HAL_MAX_DELAY);*/
      }
  }
 8007c4e:	e002      	b.n	8007c56 <Relay_Schedule_Control+0x15e>
              waterpump_status = 0;
 8007c50:	4b06      	ldr	r3, [pc, #24]	@ (8007c6c <Relay_Schedule_Control+0x174>)
 8007c52:	2200      	movs	r2, #0
 8007c54:	701a      	strb	r2, [r3, #0]
  }
 8007c56:	46c0      	nop			@ (mov r8, r8)
 8007c58:	46bd      	mov	sp, r7
 8007c5a:	b008      	add	sp, #32
 8007c5c:	bdb0      	pop	{r4, r5, r7, pc}
 8007c5e:	46c0      	nop			@ (mov r8, r8)
 8007c60:	20000acc 	.word	0x20000acc
 8007c64:	2000069c 	.word	0x2000069c
 8007c68:	2000077c 	.word	0x2000077c
 8007c6c:	20000e3d 	.word	0x20000e3d
 8007c70:	20000774 	.word	0x20000774

08007c74 <micro_Macro>:

void micro_Macro(void)
{
 8007c74:	b580      	push	{r7, lr}
 8007c76:	b086      	sub	sp, #24
 8007c78:	af00      	add	r7, sp, #0
    RTC_TimeTypeDef sTime;
    RTC_DateTypeDef sDate;

    //static uint8_t done_today = 0;  // ensures single trigger per day

    HAL_RTC_GetTime(&hrtc, &sTime, RTC_FORMAT_BIN);
 8007c7a:	1d39      	adds	r1, r7, #4
 8007c7c:	4b3e      	ldr	r3, [pc, #248]	@ (8007d78 <micro_Macro+0x104>)
 8007c7e:	2200      	movs	r2, #0
 8007c80:	0018      	movs	r0, r3
 8007c82:	f007 fa67 	bl	800f154 <HAL_RTC_GetTime>
    HAL_RTC_GetDate(&hrtc, &sDate, RTC_FORMAT_BIN);
 8007c86:	0039      	movs	r1, r7
 8007c88:	4b3b      	ldr	r3, [pc, #236]	@ (8007d78 <micro_Macro+0x104>)
 8007c8a:	2200      	movs	r2, #0
 8007c8c:	0018      	movs	r0, r3
 8007c8e:	f007 fb4f 	bl	800f330 <HAL_RTC_GetDate>

    // Check 08:00 AM (24-hour = 8)
	if ((sTime.Hours == nutrient_setpoint|| sTime.Hours == (nutrient_setpoint + 4)) && sTime.Minutes == 0&& !macro_status && !micro_status && !output_triggered && !checkflag && W_lvlstatus)    {
 8007c92:	1d3b      	adds	r3, r7, #4
 8007c94:	781b      	ldrb	r3, [r3, #0]
 8007c96:	001a      	movs	r2, r3
 8007c98:	4b38      	ldr	r3, [pc, #224]	@ (8007d7c <micro_Macro+0x108>)
 8007c9a:	681b      	ldr	r3, [r3, #0]
 8007c9c:	429a      	cmp	r2, r3
 8007c9e:	d007      	beq.n	8007cb0 <micro_Macro+0x3c>
 8007ca0:	1d3b      	adds	r3, r7, #4
 8007ca2:	781b      	ldrb	r3, [r3, #0]
 8007ca4:	001a      	movs	r2, r3
 8007ca6:	4b35      	ldr	r3, [pc, #212]	@ (8007d7c <micro_Macro+0x108>)
 8007ca8:	681b      	ldr	r3, [r3, #0]
 8007caa:	3304      	adds	r3, #4
 8007cac:	429a      	cmp	r2, r3
 8007cae:	d12d      	bne.n	8007d0c <micro_Macro+0x98>
 8007cb0:	1d3b      	adds	r3, r7, #4
 8007cb2:	785b      	ldrb	r3, [r3, #1]
 8007cb4:	2b00      	cmp	r3, #0
 8007cb6:	d129      	bne.n	8007d0c <micro_Macro+0x98>
 8007cb8:	4b31      	ldr	r3, [pc, #196]	@ (8007d80 <micro_Macro+0x10c>)
 8007cba:	781b      	ldrb	r3, [r3, #0]
 8007cbc:	2b00      	cmp	r3, #0
 8007cbe:	d125      	bne.n	8007d0c <micro_Macro+0x98>
 8007cc0:	4b30      	ldr	r3, [pc, #192]	@ (8007d84 <micro_Macro+0x110>)
 8007cc2:	781b      	ldrb	r3, [r3, #0]
 8007cc4:	2b00      	cmp	r3, #0
 8007cc6:	d121      	bne.n	8007d0c <micro_Macro+0x98>
 8007cc8:	4b2f      	ldr	r3, [pc, #188]	@ (8007d88 <micro_Macro+0x114>)
 8007cca:	781b      	ldrb	r3, [r3, #0]
 8007ccc:	2b00      	cmp	r3, #0
 8007cce:	d11d      	bne.n	8007d0c <micro_Macro+0x98>
 8007cd0:	4b2e      	ldr	r3, [pc, #184]	@ (8007d8c <micro_Macro+0x118>)
 8007cd2:	781b      	ldrb	r3, [r3, #0]
 8007cd4:	2b00      	cmp	r3, #0
 8007cd6:	d119      	bne.n	8007d0c <micro_Macro+0x98>
 8007cd8:	4b2d      	ldr	r3, [pc, #180]	@ (8007d90 <micro_Macro+0x11c>)
 8007cda:	781b      	ldrb	r3, [r3, #0]
 8007cdc:	2b00      	cmp	r3, #0
 8007cde:	d015      	beq.n	8007d0c <micro_Macro+0x98>

    	macro_nutrient(1);
 8007ce0:	2001      	movs	r0, #1
 8007ce2:	f7ff fe85 	bl	80079f0 <macro_nutrient>
    	micro_nutrient(1);
 8007ce6:	2001      	movs	r0, #1
 8007ce8:	f7ff fe96 	bl	8007a18 <micro_nutrient>

		output_triggered = 1;
 8007cec:	4b26      	ldr	r3, [pc, #152]	@ (8007d88 <micro_Macro+0x114>)
 8007cee:	2201      	movs	r2, #1
 8007cf0:	701a      	strb	r2, [r3, #0]
		output_timer_count = 0;
 8007cf2:	4b28      	ldr	r3, [pc, #160]	@ (8007d94 <micro_Macro+0x120>)
 8007cf4:	2200      	movs	r2, #0
 8007cf6:	801a      	strh	r2, [r3, #0]
		macro_status = 1;
 8007cf8:	4b21      	ldr	r3, [pc, #132]	@ (8007d80 <micro_Macro+0x10c>)
 8007cfa:	2201      	movs	r2, #1
 8007cfc:	701a      	strb	r2, [r3, #0]
		micro_status = 1;
 8007cfe:	4b21      	ldr	r3, [pc, #132]	@ (8007d84 <micro_Macro+0x110>)
 8007d00:	2201      	movs	r2, #1
 8007d02:	701a      	strb	r2, [r3, #0]
       checkflag=1;
 8007d04:	4b21      	ldr	r3, [pc, #132]	@ (8007d8c <micro_Macro+0x118>)
 8007d06:	2201      	movs	r2, #1
 8007d08:	701a      	strb	r2, [r3, #0]
 8007d0a:	e019      	b.n	8007d40 <micro_Macro+0xcc>
     /*   sprintf(msg2, "Output Triggered at 08:00 AM\r\n");
        HAL_UART_Transmit(&huart2, (uint8_t*)msg2, strlen(msg2), HAL_MAX_DELAY);*/
    }


    else if(((sTime.Hours == nutrient_setpoint || (sTime.Hours == nutrient_setpoint + 4)) && sTime.Minutes == 10 && checkflag)){
 8007d0c:	1d3b      	adds	r3, r7, #4
 8007d0e:	781b      	ldrb	r3, [r3, #0]
 8007d10:	001a      	movs	r2, r3
 8007d12:	4b1a      	ldr	r3, [pc, #104]	@ (8007d7c <micro_Macro+0x108>)
 8007d14:	681b      	ldr	r3, [r3, #0]
 8007d16:	429a      	cmp	r2, r3
 8007d18:	d007      	beq.n	8007d2a <micro_Macro+0xb6>
 8007d1a:	1d3b      	adds	r3, r7, #4
 8007d1c:	781b      	ldrb	r3, [r3, #0]
 8007d1e:	001a      	movs	r2, r3
 8007d20:	4b16      	ldr	r3, [pc, #88]	@ (8007d7c <micro_Macro+0x108>)
 8007d22:	681b      	ldr	r3, [r3, #0]
 8007d24:	3304      	adds	r3, #4
 8007d26:	429a      	cmp	r2, r3
 8007d28:	d10a      	bne.n	8007d40 <micro_Macro+0xcc>
 8007d2a:	1d3b      	adds	r3, r7, #4
 8007d2c:	785b      	ldrb	r3, [r3, #1]
 8007d2e:	2b0a      	cmp	r3, #10
 8007d30:	d106      	bne.n	8007d40 <micro_Macro+0xcc>
 8007d32:	4b16      	ldr	r3, [pc, #88]	@ (8007d8c <micro_Macro+0x118>)
 8007d34:	781b      	ldrb	r3, [r3, #0]
 8007d36:	2b00      	cmp	r3, #0
 8007d38:	d002      	beq.n	8007d40 <micro_Macro+0xcc>

    	checkflag=0;
 8007d3a:	4b14      	ldr	r3, [pc, #80]	@ (8007d8c <micro_Macro+0x118>)
 8007d3c:	2200      	movs	r2, #0
 8007d3e:	701a      	strb	r2, [r3, #0]
//    	 HAL_UART_Transmit(&huart2, (uint8_t*)msg2, strlen(msg2), HAL_MAX_DELAY);

    }


 if ((sTime.Hours == 18 && sTime.Minutes==0)&&( count_updateflag)){
 8007d40:	1d3b      	adds	r3, r7, #4
 8007d42:	781b      	ldrb	r3, [r3, #0]
 8007d44:	2b12      	cmp	r3, #18
 8007d46:	d112      	bne.n	8007d6e <micro_Macro+0xfa>
 8007d48:	1d3b      	adds	r3, r7, #4
 8007d4a:	785b      	ldrb	r3, [r3, #1]
 8007d4c:	2b00      	cmp	r3, #0
 8007d4e:	d10e      	bne.n	8007d6e <micro_Macro+0xfa>
 8007d50:	4b11      	ldr	r3, [pc, #68]	@ (8007d98 <micro_Macro+0x124>)
 8007d52:	781b      	ldrb	r3, [r3, #0]
 8007d54:	2b00      	cmp	r3, #0
 8007d56:	d00a      	beq.n	8007d6e <micro_Macro+0xfa>
	            write_EEPROM();
 8007d58:	f7fc f9f8 	bl	800414c <write_EEPROM>
	         	read_EEPROM();
 8007d5c:	f7fc fd20 	bl	80047a0 <read_EEPROM>
	         	backup_write_EEPROM();
 8007d60:	f7fc fe8a 	bl	8004a78 <backup_write_EEPROM>
	         	backup_read_EEPROM();
 8007d64:	f7fd f9be 	bl	80050e4 <backup_read_EEPROM>

	         	count_updateflag=0;
 8007d68:	4b0b      	ldr	r3, [pc, #44]	@ (8007d98 <micro_Macro+0x124>)
 8007d6a:	2200      	movs	r2, #0
 8007d6c:	701a      	strb	r2, [r3, #0]
 }



}
 8007d6e:	46c0      	nop			@ (mov r8, r8)
 8007d70:	46bd      	mov	sp, r7
 8007d72:	b006      	add	sp, #24
 8007d74:	bd80      	pop	{r7, pc}
 8007d76:	46c0      	nop			@ (mov r8, r8)
 8007d78:	20000acc 	.word	0x20000acc
 8007d7c:	2000067c 	.word	0x2000067c
 8007d80:	20000779 	.word	0x20000779
 8007d84:	2000077a 	.word	0x2000077a
 8007d88:	20000778 	.word	0x20000778
 8007d8c:	2000077b 	.word	0x2000077b
 8007d90:	200009d5 	.word	0x200009d5
 8007d94:	200009e6 	.word	0x200009e6
 8007d98:	20000003 	.word	0x20000003

08007d9c <ModbusCRC16>:

uint8_t Modbus_Buffer_Count = 0;
uint8_t Modbus_Response_Buffer[MODBUS_BUFFER_SIZE];
uint8_t Modbus_Request_Buffer[MODBUS_BUFFER_SIZE];

uint16_t ModbusCRC16(uint8_t *modbusframe, uint8_t Length) {
 8007d9c:	b590      	push	{r4, r7, lr}
 8007d9e:	b085      	sub	sp, #20
 8007da0:	af00      	add	r7, sp, #0
 8007da2:	6078      	str	r0, [r7, #4]
 8007da4:	000a      	movs	r2, r1
 8007da6:	1cfb      	adds	r3, r7, #3
 8007da8:	701a      	strb	r2, [r3, #0]
	uint16_t crc_register = 0xFFFF, crc_temp;
 8007daa:	230e      	movs	r3, #14
 8007dac:	18fb      	adds	r3, r7, r3
 8007dae:	2201      	movs	r2, #1
 8007db0:	4252      	negs	r2, r2
 8007db2:	801a      	strh	r2, [r3, #0]
	uint8_t ival = 0, right_shift_count = 0;
 8007db4:	230d      	movs	r3, #13
 8007db6:	18fb      	adds	r3, r7, r3
 8007db8:	2200      	movs	r2, #0
 8007dba:	701a      	strb	r2, [r3, #0]
 8007dbc:	230c      	movs	r3, #12
 8007dbe:	18fb      	adds	r3, r7, r3
 8007dc0:	2200      	movs	r2, #0
 8007dc2:	701a      	strb	r2, [r3, #0]

	while (ival < Length) {
 8007dc4:	e035      	b.n	8007e32 <ModbusCRC16+0x96>
		crc_register = (crc_register ^ modbusframe[ival]);
 8007dc6:	230d      	movs	r3, #13
 8007dc8:	18fb      	adds	r3, r7, r3
 8007dca:	781b      	ldrb	r3, [r3, #0]
 8007dcc:	687a      	ldr	r2, [r7, #4]
 8007dce:	18d3      	adds	r3, r2, r3
 8007dd0:	781b      	ldrb	r3, [r3, #0]
 8007dd2:	0019      	movs	r1, r3
 8007dd4:	220e      	movs	r2, #14
 8007dd6:	18bb      	adds	r3, r7, r2
 8007dd8:	18ba      	adds	r2, r7, r2
 8007dda:	8812      	ldrh	r2, [r2, #0]
 8007ddc:	404a      	eors	r2, r1
 8007dde:	801a      	strh	r2, [r3, #0]
		do {
			crc_temp = crc_register;
 8007de0:	200a      	movs	r0, #10
 8007de2:	183b      	adds	r3, r7, r0
 8007de4:	210e      	movs	r1, #14
 8007de6:	187a      	adds	r2, r7, r1
 8007de8:	8812      	ldrh	r2, [r2, #0]
 8007dea:	801a      	strh	r2, [r3, #0]
			crc_register = crc_register >> 1;
 8007dec:	187b      	adds	r3, r7, r1
 8007dee:	187a      	adds	r2, r7, r1
 8007df0:	8812      	ldrh	r2, [r2, #0]
 8007df2:	0852      	lsrs	r2, r2, #1
 8007df4:	801a      	strh	r2, [r3, #0]

			if ((crc_temp & 0x0001) == 0x0001) {
 8007df6:	183b      	adds	r3, r7, r0
 8007df8:	881b      	ldrh	r3, [r3, #0]
 8007dfa:	2201      	movs	r2, #1
 8007dfc:	4013      	ands	r3, r2
 8007dfe:	d005      	beq.n	8007e0c <ModbusCRC16+0x70>
				crc_register = (crc_register ^ 0xA001);
 8007e00:	187b      	adds	r3, r7, r1
 8007e02:	187a      	adds	r2, r7, r1
 8007e04:	8812      	ldrh	r2, [r2, #0]
 8007e06:	491e      	ldr	r1, [pc, #120]	@ (8007e80 <ModbusCRC16+0xe4>)
 8007e08:	404a      	eors	r2, r1
 8007e0a:	801a      	strh	r2, [r3, #0]
			}
			right_shift_count++;
 8007e0c:	210c      	movs	r1, #12
 8007e0e:	187b      	adds	r3, r7, r1
 8007e10:	781a      	ldrb	r2, [r3, #0]
 8007e12:	187b      	adds	r3, r7, r1
 8007e14:	3201      	adds	r2, #1
 8007e16:	701a      	strb	r2, [r3, #0]
		} while (right_shift_count < 8);
 8007e18:	187b      	adds	r3, r7, r1
 8007e1a:	781b      	ldrb	r3, [r3, #0]
 8007e1c:	2b07      	cmp	r3, #7
 8007e1e:	d9df      	bls.n	8007de0 <ModbusCRC16+0x44>

		right_shift_count = 0;
 8007e20:	187b      	adds	r3, r7, r1
 8007e22:	2200      	movs	r2, #0
 8007e24:	701a      	strb	r2, [r3, #0]
		ival++;
 8007e26:	210d      	movs	r1, #13
 8007e28:	187b      	adds	r3, r7, r1
 8007e2a:	781a      	ldrb	r2, [r3, #0]
 8007e2c:	187b      	adds	r3, r7, r1
 8007e2e:	3201      	adds	r2, #1
 8007e30:	701a      	strb	r2, [r3, #0]
	while (ival < Length) {
 8007e32:	230d      	movs	r3, #13
 8007e34:	18fa      	adds	r2, r7, r3
 8007e36:	1cfb      	adds	r3, r7, #3
 8007e38:	7812      	ldrb	r2, [r2, #0]
 8007e3a:	781b      	ldrb	r3, [r3, #0]
 8007e3c:	429a      	cmp	r2, r3
 8007e3e:	d3c2      	bcc.n	8007dc6 <ModbusCRC16+0x2a>
	}

	crc_temp = crc_register;
 8007e40:	200a      	movs	r0, #10
 8007e42:	183b      	adds	r3, r7, r0
 8007e44:	210e      	movs	r1, #14
 8007e46:	187a      	adds	r2, r7, r1
 8007e48:	8812      	ldrh	r2, [r2, #0]
 8007e4a:	801a      	strh	r2, [r3, #0]
	crc_register = crc_register >> 8;
 8007e4c:	187b      	adds	r3, r7, r1
 8007e4e:	187a      	adds	r2, r7, r1
 8007e50:	8812      	ldrh	r2, [r2, #0]
 8007e52:	0a12      	lsrs	r2, r2, #8
 8007e54:	801a      	strh	r2, [r3, #0]
	crc_temp = crc_temp << 8;
 8007e56:	183b      	adds	r3, r7, r0
 8007e58:	0004      	movs	r4, r0
 8007e5a:	183a      	adds	r2, r7, r0
 8007e5c:	8812      	ldrh	r2, [r2, #0]
 8007e5e:	0212      	lsls	r2, r2, #8
 8007e60:	801a      	strh	r2, [r3, #0]
	crc_register = (crc_register | crc_temp);
 8007e62:	187b      	adds	r3, r7, r1
 8007e64:	0008      	movs	r0, r1
 8007e66:	1879      	adds	r1, r7, r1
 8007e68:	193a      	adds	r2, r7, r4
 8007e6a:	8809      	ldrh	r1, [r1, #0]
 8007e6c:	8812      	ldrh	r2, [r2, #0]
 8007e6e:	430a      	orrs	r2, r1
 8007e70:	801a      	strh	r2, [r3, #0]

	return crc_register;
 8007e72:	183b      	adds	r3, r7, r0
 8007e74:	881b      	ldrh	r3, [r3, #0]
}
 8007e76:	0018      	movs	r0, r3
 8007e78:	46bd      	mov	sp, r7
 8007e7a:	b005      	add	sp, #20
 8007e7c:	bd90      	pop	{r4, r7, pc}
 8007e7e:	46c0      	nop			@ (mov r8, r8)
 8007e80:	ffffa001 	.word	0xffffa001

08007e84 <Check_CRC>:


uint8_t Check_CRC(void) {
 8007e84:	b590      	push	{r4, r7, lr}
 8007e86:	b083      	sub	sp, #12
 8007e88:	af00      	add	r7, sp, #0
	uint16_t tmp_crc, tmp_received_crc;

	tmp_received_crc = (Modbus_Response_Buffer[Modbus_Buffer_Count - 2] << 8) | Modbus_Response_Buffer[Modbus_Buffer_Count - 1];
 8007e8a:	4b1a      	ldr	r3, [pc, #104]	@ (8007ef4 <Check_CRC+0x70>)
 8007e8c:	781b      	ldrb	r3, [r3, #0]
 8007e8e:	3b02      	subs	r3, #2
 8007e90:	4a19      	ldr	r2, [pc, #100]	@ (8007ef8 <Check_CRC+0x74>)
 8007e92:	5cd3      	ldrb	r3, [r2, r3]
 8007e94:	b21b      	sxth	r3, r3
 8007e96:	021b      	lsls	r3, r3, #8
 8007e98:	b21a      	sxth	r2, r3
 8007e9a:	4b16      	ldr	r3, [pc, #88]	@ (8007ef4 <Check_CRC+0x70>)
 8007e9c:	781b      	ldrb	r3, [r3, #0]
 8007e9e:	3b01      	subs	r3, #1
 8007ea0:	4915      	ldr	r1, [pc, #84]	@ (8007ef8 <Check_CRC+0x74>)
 8007ea2:	5ccb      	ldrb	r3, [r1, r3]
 8007ea4:	b21b      	sxth	r3, r3
 8007ea6:	4313      	orrs	r3, r2
 8007ea8:	b21a      	sxth	r2, r3
 8007eaa:	1dbb      	adds	r3, r7, #6
 8007eac:	801a      	strh	r2, [r3, #0]

	if ((tmp_received_crc == 0xFFFF) || (tmp_received_crc == 0x0000))
 8007eae:	1dbb      	adds	r3, r7, #6
 8007eb0:	881b      	ldrh	r3, [r3, #0]
 8007eb2:	4a12      	ldr	r2, [pc, #72]	@ (8007efc <Check_CRC+0x78>)
 8007eb4:	4293      	cmp	r3, r2
 8007eb6:	d003      	beq.n	8007ec0 <Check_CRC+0x3c>
 8007eb8:	1dbb      	adds	r3, r7, #6
 8007eba:	881b      	ldrh	r3, [r3, #0]
 8007ebc:	2b00      	cmp	r3, #0
 8007ebe:	d101      	bne.n	8007ec4 <Check_CRC+0x40>
		return 0;
 8007ec0:	2300      	movs	r3, #0
 8007ec2:	e013      	b.n	8007eec <Check_CRC+0x68>

	tmp_crc = ModbusCRC16(&Modbus_Response_Buffer[0], (Modbus_Buffer_Count - 2));
 8007ec4:	4b0b      	ldr	r3, [pc, #44]	@ (8007ef4 <Check_CRC+0x70>)
 8007ec6:	781b      	ldrb	r3, [r3, #0]
 8007ec8:	3b02      	subs	r3, #2
 8007eca:	b2da      	uxtb	r2, r3
 8007ecc:	1d3c      	adds	r4, r7, #4
 8007ece:	4b0a      	ldr	r3, [pc, #40]	@ (8007ef8 <Check_CRC+0x74>)
 8007ed0:	0011      	movs	r1, r2
 8007ed2:	0018      	movs	r0, r3
 8007ed4:	f7ff ff62 	bl	8007d9c <ModbusCRC16>
 8007ed8:	0003      	movs	r3, r0
 8007eda:	8023      	strh	r3, [r4, #0]
	return (tmp_crc == tmp_received_crc) ? 1 : 0;
 8007edc:	1d3a      	adds	r2, r7, #4
 8007ede:	1dbb      	adds	r3, r7, #6
 8007ee0:	8812      	ldrh	r2, [r2, #0]
 8007ee2:	881b      	ldrh	r3, [r3, #0]
 8007ee4:	1ad3      	subs	r3, r2, r3
 8007ee6:	425a      	negs	r2, r3
 8007ee8:	4153      	adcs	r3, r2
 8007eea:	b2db      	uxtb	r3, r3
}
 8007eec:	0018      	movs	r0, r3
 8007eee:	46bd      	mov	sp, r7
 8007ef0:	b003      	add	sp, #12
 8007ef2:	bd90      	pop	{r4, r7, pc}
 8007ef4:	20000788 	.word	0x20000788
 8007ef8:	2000078c 	.word	0x2000078c
 8007efc:	0000ffff 	.word	0x0000ffff

08007f00 <Send_MODBUS_Command>:



HAL_StatusTypeDef Send_MODBUS_Command(uint8_t sensor_id, uint8_t no_of_bytes,uint8_t flag) {
 8007f00:	b5b0      	push	{r4, r5, r7, lr}
 8007f02:	b09c      	sub	sp, #112	@ 0x70
 8007f04:	af00      	add	r7, sp, #0
 8007f06:	0004      	movs	r4, r0
 8007f08:	0008      	movs	r0, r1
 8007f0a:	0011      	movs	r1, r2
 8007f0c:	1dfb      	adds	r3, r7, #7
 8007f0e:	1c22      	adds	r2, r4, #0
 8007f10:	701a      	strb	r2, [r3, #0]
 8007f12:	1dbb      	adds	r3, r7, #6
 8007f14:	1c02      	adds	r2, r0, #0
 8007f16:	701a      	strb	r2, [r3, #0]
 8007f18:	1d7b      	adds	r3, r7, #5
 8007f1a:	1c0a      	adds	r2, r1, #0
 8007f1c:	701a      	strb	r2, [r3, #0]
	uint16_t tmp_crc;
	HAL_StatusTypeDef status;
	 char msg[100];
	tmp_crc = ModbusCRC16(&Modbus_Request_Buffer[0], no_of_bytes);
 8007f1e:	256e      	movs	r5, #110	@ 0x6e
 8007f20:	197c      	adds	r4, r7, r5
 8007f22:	1dbb      	adds	r3, r7, #6
 8007f24:	781a      	ldrb	r2, [r3, #0]
 8007f26:	4b2e      	ldr	r3, [pc, #184]	@ (8007fe0 <Send_MODBUS_Command+0xe0>)
 8007f28:	0011      	movs	r1, r2
 8007f2a:	0018      	movs	r0, r3
 8007f2c:	f7ff ff36 	bl	8007d9c <ModbusCRC16>
 8007f30:	0003      	movs	r3, r0
 8007f32:	8023      	strh	r3, [r4, #0]

	Modbus_Request_Buffer[no_of_bytes] = tmp_crc >> 8;
 8007f34:	0028      	movs	r0, r5
 8007f36:	183b      	adds	r3, r7, r0
 8007f38:	881b      	ldrh	r3, [r3, #0]
 8007f3a:	0a1b      	lsrs	r3, r3, #8
 8007f3c:	b29a      	uxth	r2, r3
 8007f3e:	1dbb      	adds	r3, r7, #6
 8007f40:	781b      	ldrb	r3, [r3, #0]
 8007f42:	b2d1      	uxtb	r1, r2
 8007f44:	4a26      	ldr	r2, [pc, #152]	@ (8007fe0 <Send_MODBUS_Command+0xe0>)
 8007f46:	54d1      	strb	r1, [r2, r3]
	Modbus_Request_Buffer[no_of_bytes + 1] = tmp_crc;
 8007f48:	1dbb      	adds	r3, r7, #6
 8007f4a:	781b      	ldrb	r3, [r3, #0]
 8007f4c:	3301      	adds	r3, #1
 8007f4e:	183a      	adds	r2, r7, r0
 8007f50:	8812      	ldrh	r2, [r2, #0]
 8007f52:	b2d1      	uxtb	r1, r2
 8007f54:	4a22      	ldr	r2, [pc, #136]	@ (8007fe0 <Send_MODBUS_Command+0xe0>)
 8007f56:	54d1      	strb	r1, [r2, r3]

	if(flag){
 8007f58:	1d7b      	adds	r3, r7, #5
 8007f5a:	781b      	ldrb	r3, [r3, #0]
 8007f5c:	2b00      	cmp	r3, #0
 8007f5e:	d01d      	beq.n	8007f9c <Send_MODBUS_Command+0x9c>


		TP4_ENABLE_TX(1);
 8007f60:	2001      	movs	r0, #1
 8007f62:	f7ff fbf9 	bl	8007758 <TP4_ENABLE_TX>

		status = HAL_UART_Transmit(&huart4, Modbus_Request_Buffer, no_of_bytes + 2, 100);
 8007f66:	1dbb      	adds	r3, r7, #6
 8007f68:	781b      	ldrb	r3, [r3, #0]
 8007f6a:	b29b      	uxth	r3, r3
 8007f6c:	3302      	adds	r3, #2
 8007f6e:	b29a      	uxth	r2, r3
 8007f70:	256d      	movs	r5, #109	@ 0x6d
 8007f72:	197c      	adds	r4, r7, r5
 8007f74:	491a      	ldr	r1, [pc, #104]	@ (8007fe0 <Send_MODBUS_Command+0xe0>)
 8007f76:	481b      	ldr	r0, [pc, #108]	@ (8007fe4 <Send_MODBUS_Command+0xe4>)
 8007f78:	2364      	movs	r3, #100	@ 0x64
 8007f7a:	f008 f825 	bl	800ffc8 <HAL_UART_Transmit>
 8007f7e:	0003      	movs	r3, r0
 8007f80:	7023      	strb	r3, [r4, #0]
		 HAL_Delay(2);
 8007f82:	2002      	movs	r0, #2
 8007f84:	f003 fc12 	bl	800b7ac <HAL_Delay>
		TP4_ENABLE_TX(0);
 8007f88:	2000      	movs	r0, #0
 8007f8a:	f7ff fbe5 	bl	8007758 <TP4_ENABLE_TX>

		HAL_UART_Abort(&huart4);
 8007f8e:	4b15      	ldr	r3, [pc, #84]	@ (8007fe4 <Send_MODBUS_Command+0xe4>)
 8007f90:	0018      	movs	r0, r3
 8007f92:	f008 fa01 	bl	8010398 <HAL_UART_Abort>
		return status;
 8007f96:	197b      	adds	r3, r7, r5
 8007f98:	781b      	ldrb	r3, [r3, #0]
 8007f9a:	e01c      	b.n	8007fd6 <Send_MODBUS_Command+0xd6>
	}
	else{
		RS484_MOIENABLE_TX(1);
 8007f9c:	2001      	movs	r0, #1
 8007f9e:	f7ff fbc7 	bl	8007730 <RS484_MOIENABLE_TX>


			status = HAL_UART_Transmit(&huart3, Modbus_Request_Buffer, no_of_bytes + 2, 100);//+2 crc byte
 8007fa2:	1dbb      	adds	r3, r7, #6
 8007fa4:	781b      	ldrb	r3, [r3, #0]
 8007fa6:	b29b      	uxth	r3, r3
 8007fa8:	3302      	adds	r3, #2
 8007faa:	b29a      	uxth	r2, r3
 8007fac:	256d      	movs	r5, #109	@ 0x6d
 8007fae:	197c      	adds	r4, r7, r5
 8007fb0:	490b      	ldr	r1, [pc, #44]	@ (8007fe0 <Send_MODBUS_Command+0xe0>)
 8007fb2:	480d      	ldr	r0, [pc, #52]	@ (8007fe8 <Send_MODBUS_Command+0xe8>)
 8007fb4:	2364      	movs	r3, #100	@ 0x64
 8007fb6:	f008 f807 	bl	800ffc8 <HAL_UART_Transmit>
 8007fba:	0003      	movs	r3, r0
 8007fbc:	7023      	strb	r3, [r4, #0]
			 HAL_Delay(2);
 8007fbe:	2002      	movs	r0, #2
 8007fc0:	f003 fbf4 	bl	800b7ac <HAL_Delay>
			RS484_MOIENABLE_TX(0);
 8007fc4:	2000      	movs	r0, #0
 8007fc6:	f7ff fbb3 	bl	8007730 <RS484_MOIENABLE_TX>

			HAL_UART_Abort(&huart3);
 8007fca:	4b07      	ldr	r3, [pc, #28]	@ (8007fe8 <Send_MODBUS_Command+0xe8>)
 8007fcc:	0018      	movs	r0, r3
 8007fce:	f008 f9e3 	bl	8010398 <HAL_UART_Abort>
			return status;
 8007fd2:	197b      	adds	r3, r7, r5
 8007fd4:	781b      	ldrb	r3, [r3, #0]



	}
}
 8007fd6:	0018      	movs	r0, r3
 8007fd8:	46bd      	mov	sp, r7
 8007fda:	b01c      	add	sp, #112	@ 0x70
 8007fdc:	bdb0      	pop	{r4, r5, r7, pc}
 8007fde:	46c0      	nop			@ (mov r8, r8)
 8007fe0:	200007f0 	.word	0x200007f0
 8007fe4:	20000d98 	.word	0x20000d98
 8007fe8:	20000d04 	.word	0x20000d04

08007fec <Request_Consumption>:


HAL_StatusTypeDef Request_Consumption(uint8_t sensor_id, uint8_t startadress, uint8_t endadress, uint8_t startlength, uint8_t endlength,uint8_t flag,uint8_t READ_HOLDING_REGISTERS) {
 8007fec:	b5b0      	push	{r4, r5, r7, lr}
 8007fee:	b082      	sub	sp, #8
 8007ff0:	af00      	add	r7, sp, #0
 8007ff2:	0005      	movs	r5, r0
 8007ff4:	000c      	movs	r4, r1
 8007ff6:	0010      	movs	r0, r2
 8007ff8:	0019      	movs	r1, r3
 8007ffa:	1dfb      	adds	r3, r7, #7
 8007ffc:	1c2a      	adds	r2, r5, #0
 8007ffe:	701a      	strb	r2, [r3, #0]
 8008000:	1dbb      	adds	r3, r7, #6
 8008002:	1c22      	adds	r2, r4, #0
 8008004:	701a      	strb	r2, [r3, #0]
 8008006:	1d7b      	adds	r3, r7, #5
 8008008:	1c02      	adds	r2, r0, #0
 800800a:	701a      	strb	r2, [r3, #0]
 800800c:	1d3b      	adds	r3, r7, #4
 800800e:	1c0a      	adds	r2, r1, #0
 8008010:	701a      	strb	r2, [r3, #0]
	Modbus_Request_Buffer[0] = sensor_id;
 8008012:	4b14      	ldr	r3, [pc, #80]	@ (8008064 <Request_Consumption+0x78>)
 8008014:	1dfa      	adds	r2, r7, #7
 8008016:	7812      	ldrb	r2, [r2, #0]
 8008018:	701a      	strb	r2, [r3, #0]
	Modbus_Request_Buffer[1] = READ_HOLDING_REGISTERS;
 800801a:	4b12      	ldr	r3, [pc, #72]	@ (8008064 <Request_Consumption+0x78>)
 800801c:	2220      	movs	r2, #32
 800801e:	18ba      	adds	r2, r7, r2
 8008020:	7812      	ldrb	r2, [r2, #0]
 8008022:	705a      	strb	r2, [r3, #1]
	Modbus_Request_Buffer[2] = startadress;
 8008024:	4b0f      	ldr	r3, [pc, #60]	@ (8008064 <Request_Consumption+0x78>)
 8008026:	1dba      	adds	r2, r7, #6
 8008028:	7812      	ldrb	r2, [r2, #0]
 800802a:	709a      	strb	r2, [r3, #2]
	Modbus_Request_Buffer[3] = endadress;
 800802c:	4b0d      	ldr	r3, [pc, #52]	@ (8008064 <Request_Consumption+0x78>)
 800802e:	1d7a      	adds	r2, r7, #5
 8008030:	7812      	ldrb	r2, [r2, #0]
 8008032:	70da      	strb	r2, [r3, #3]
	Modbus_Request_Buffer[4] = startlength;
 8008034:	4b0b      	ldr	r3, [pc, #44]	@ (8008064 <Request_Consumption+0x78>)
 8008036:	1d3a      	adds	r2, r7, #4
 8008038:	7812      	ldrb	r2, [r2, #0]
 800803a:	711a      	strb	r2, [r3, #4]
	Modbus_Request_Buffer[5] = endlength;
 800803c:	4a09      	ldr	r2, [pc, #36]	@ (8008064 <Request_Consumption+0x78>)
 800803e:	2318      	movs	r3, #24
 8008040:	18fb      	adds	r3, r7, r3
 8008042:	781b      	ldrb	r3, [r3, #0]
 8008044:	7153      	strb	r3, [r2, #5]

	return Send_MODBUS_Command(sensor_id, 6,flag);
 8008046:	231c      	movs	r3, #28
 8008048:	18fb      	adds	r3, r7, r3
 800804a:	781a      	ldrb	r2, [r3, #0]
 800804c:	1dfb      	adds	r3, r7, #7
 800804e:	781b      	ldrb	r3, [r3, #0]
 8008050:	2106      	movs	r1, #6
 8008052:	0018      	movs	r0, r3
 8008054:	f7ff ff54 	bl	8007f00 <Send_MODBUS_Command>
 8008058:	0003      	movs	r3, r0
}
 800805a:	0018      	movs	r0, r3
 800805c:	46bd      	mov	sp, r7
 800805e:	b002      	add	sp, #8
 8008060:	bdb0      	pop	{r4, r5, r7, pc}
 8008062:	46c0      	nop			@ (mov r8, r8)
 8008064:	200007f0 	.word	0x200007f0

08008068 <Get_Consumption>:


int16_t Get_Consumption(uint8_t sensor_id, uint8_t startadress, uint8_t endadress, uint8_t startlength, uint8_t endlength, uint8_t CONSUMPTION_RESPONSE_BYTES, uint8_t flag,uint8_t READ_HOLDING_REGISTERS) {
 8008068:	b5f0      	push	{r4, r5, r6, r7, lr}
 800806a:	b089      	sub	sp, #36	@ 0x24
 800806c:	af04      	add	r7, sp, #16
 800806e:	0005      	movs	r5, r0
 8008070:	000c      	movs	r4, r1
 8008072:	0010      	movs	r0, r2
 8008074:	0019      	movs	r1, r3
 8008076:	1dfb      	adds	r3, r7, #7
 8008078:	1c2a      	adds	r2, r5, #0
 800807a:	701a      	strb	r2, [r3, #0]
 800807c:	1dbb      	adds	r3, r7, #6
 800807e:	1c22      	adds	r2, r4, #0
 8008080:	701a      	strb	r2, [r3, #0]
 8008082:	1d7b      	adds	r3, r7, #5
 8008084:	1c02      	adds	r2, r0, #0
 8008086:	701a      	strb	r2, [r3, #0]
 8008088:	1d3b      	adds	r3, r7, #4
 800808a:	1c0a      	adds	r2, r1, #0
 800808c:	701a      	strb	r2, [r3, #0]

	HAL_StatusTypeDef return_status;

	return_status = Request_Consumption(sensor_id, startadress, endadress, startlength, endlength,flag,READ_HOLDING_REGISTERS);
 800808e:	260f      	movs	r6, #15
 8008090:	19bc      	adds	r4, r7, r6
 8008092:	1d3b      	adds	r3, r7, #4
 8008094:	781d      	ldrb	r5, [r3, #0]
 8008096:	1d7b      	adds	r3, r7, #5
 8008098:	781b      	ldrb	r3, [r3, #0]
 800809a:	469c      	mov	ip, r3
 800809c:	1dbb      	adds	r3, r7, #6
 800809e:	7819      	ldrb	r1, [r3, #0]
 80080a0:	1dfb      	adds	r3, r7, #7
 80080a2:	7818      	ldrb	r0, [r3, #0]
 80080a4:	232c      	movs	r3, #44	@ 0x2c
 80080a6:	2208      	movs	r2, #8
 80080a8:	189b      	adds	r3, r3, r2
 80080aa:	19db      	adds	r3, r3, r7
 80080ac:	781b      	ldrb	r3, [r3, #0]
 80080ae:	9302      	str	r3, [sp, #8]
 80080b0:	2328      	movs	r3, #40	@ 0x28
 80080b2:	189b      	adds	r3, r3, r2
 80080b4:	19db      	adds	r3, r3, r7
 80080b6:	781b      	ldrb	r3, [r3, #0]
 80080b8:	9301      	str	r3, [sp, #4]
 80080ba:	2320      	movs	r3, #32
 80080bc:	189b      	adds	r3, r3, r2
 80080be:	19db      	adds	r3, r3, r7
 80080c0:	781b      	ldrb	r3, [r3, #0]
 80080c2:	9300      	str	r3, [sp, #0]
 80080c4:	002b      	movs	r3, r5
 80080c6:	4662      	mov	r2, ip
 80080c8:	f7ff ff90 	bl	8007fec <Request_Consumption>
 80080cc:	0003      	movs	r3, r0
 80080ce:	7023      	strb	r3, [r4, #0]


	if (return_status != HAL_OK){
 80080d0:	19bb      	adds	r3, r7, r6
 80080d2:	781b      	ldrb	r3, [r3, #0]
 80080d4:	2b00      	cmp	r3, #0
 80080d6:	d002      	beq.n	80080de <Get_Consumption+0x76>


		return -5;
 80080d8:	2305      	movs	r3, #5
 80080da:	425b      	negs	r3, r3
 80080dc:	e087      	b.n	80081ee <Get_Consumption+0x186>
	}

	 memset(Modbus_Response_Buffer, 0, MODBUS_BUFFER_SIZE);
 80080de:	4b46      	ldr	r3, [pc, #280]	@ (80081f8 <Get_Consumption+0x190>)
 80080e0:	2264      	movs	r2, #100	@ 0x64
 80080e2:	2100      	movs	r1, #0
 80080e4:	0018      	movs	r0, r3
 80080e6:	f00b fee5 	bl	8013eb4 <memset>

	Modbus_Buffer_Count = CONSUMPTION_RESPONSE_BYTES;
 80080ea:	4b44      	ldr	r3, [pc, #272]	@ (80081fc <Get_Consumption+0x194>)
 80080ec:	2124      	movs	r1, #36	@ 0x24
 80080ee:	2008      	movs	r0, #8
 80080f0:	180a      	adds	r2, r1, r0
 80080f2:	19d2      	adds	r2, r2, r7
 80080f4:	7812      	ldrb	r2, [r2, #0]
 80080f6:	701a      	strb	r2, [r3, #0]

	if(flag){
 80080f8:	2328      	movs	r3, #40	@ 0x28
 80080fa:	0002      	movs	r2, r0
 80080fc:	189b      	adds	r3, r3, r2
 80080fe:	19db      	adds	r3, r3, r7
 8008100:	781b      	ldrb	r3, [r3, #0]
 8008102:	2b00      	cmp	r3, #0
 8008104:	d00d      	beq.n	8008122 <Get_Consumption+0xba>


		return_status = HAL_UART_Receive(&huart4, Modbus_Response_Buffer, CONSUMPTION_RESPONSE_BYTES, 100);
 8008106:	188b      	adds	r3, r1, r2
 8008108:	19db      	adds	r3, r3, r7
 800810a:	781b      	ldrb	r3, [r3, #0]
 800810c:	b29a      	uxth	r2, r3
 800810e:	230f      	movs	r3, #15
 8008110:	18fc      	adds	r4, r7, r3
 8008112:	4939      	ldr	r1, [pc, #228]	@ (80081f8 <Get_Consumption+0x190>)
 8008114:	483a      	ldr	r0, [pc, #232]	@ (8008200 <Get_Consumption+0x198>)
 8008116:	2364      	movs	r3, #100	@ 0x64
 8008118:	f007 fffa 	bl	8010110 <HAL_UART_Receive>
 800811c:	0003      	movs	r3, r0
 800811e:	7023      	strb	r3, [r4, #0]
 8008120:	e00e      	b.n	8008140 <Get_Consumption+0xd8>
	}

	else{


	return_status = HAL_UART_Receive(&huart3, Modbus_Response_Buffer, CONSUMPTION_RESPONSE_BYTES, 200);
 8008122:	2324      	movs	r3, #36	@ 0x24
 8008124:	2208      	movs	r2, #8
 8008126:	189b      	adds	r3, r3, r2
 8008128:	19db      	adds	r3, r3, r7
 800812a:	781b      	ldrb	r3, [r3, #0]
 800812c:	b29a      	uxth	r2, r3
 800812e:	230f      	movs	r3, #15
 8008130:	18fc      	adds	r4, r7, r3
 8008132:	4931      	ldr	r1, [pc, #196]	@ (80081f8 <Get_Consumption+0x190>)
 8008134:	4833      	ldr	r0, [pc, #204]	@ (8008204 <Get_Consumption+0x19c>)
 8008136:	23c8      	movs	r3, #200	@ 0xc8
 8008138:	f007 ffea 	bl	8010110 <HAL_UART_Receive>
 800813c:	0003      	movs	r3, r0
 800813e:	7023      	strb	r3, [r4, #0]


	}


	if (return_status != HAL_OK){
 8008140:	230f      	movs	r3, #15
 8008142:	18fb      	adds	r3, r7, r3
 8008144:	781b      	ldrb	r3, [r3, #0]
 8008146:	2b00      	cmp	r3, #0
 8008148:	d002      	beq.n	8008150 <Get_Consumption+0xe8>


		return -5;
 800814a:	2305      	movs	r3, #5
 800814c:	425b      	negs	r3, r3
 800814e:	e04e      	b.n	80081ee <Get_Consumption+0x186>
	}

	if (Check_CRC()) {
 8008150:	f7ff fe98 	bl	8007e84 <Check_CRC>
 8008154:	1e03      	subs	r3, r0, #0
 8008156:	d048      	beq.n	80081ea <Get_Consumption+0x182>

		if(flag==2){
 8008158:	2328      	movs	r3, #40	@ 0x28
 800815a:	2208      	movs	r2, #8
 800815c:	189b      	adds	r3, r3, r2
 800815e:	19db      	adds	r3, r3, r7
 8008160:	781b      	ldrb	r3, [r3, #0]
 8008162:	2b02      	cmp	r3, #2
 8008164:	d131      	bne.n	80081ca <Get_Consumption+0x162>

			fan1= (Modbus_Response_Buffer[3] << 8) | Modbus_Response_Buffer[4];
 8008166:	4b24      	ldr	r3, [pc, #144]	@ (80081f8 <Get_Consumption+0x190>)
 8008168:	78db      	ldrb	r3, [r3, #3]
 800816a:	b21b      	sxth	r3, r3
 800816c:	021b      	lsls	r3, r3, #8
 800816e:	b21a      	sxth	r2, r3
 8008170:	4b21      	ldr	r3, [pc, #132]	@ (80081f8 <Get_Consumption+0x190>)
 8008172:	791b      	ldrb	r3, [r3, #4]
 8008174:	b21b      	sxth	r3, r3
 8008176:	4313      	orrs	r3, r2
 8008178:	b21a      	sxth	r2, r3
 800817a:	4b23      	ldr	r3, [pc, #140]	@ (8008208 <Get_Consumption+0x1a0>)
 800817c:	801a      	strh	r2, [r3, #0]

			fan2=(Modbus_Response_Buffer[5] << 8) | Modbus_Response_Buffer[6];
 800817e:	4b1e      	ldr	r3, [pc, #120]	@ (80081f8 <Get_Consumption+0x190>)
 8008180:	795b      	ldrb	r3, [r3, #5]
 8008182:	b21b      	sxth	r3, r3
 8008184:	021b      	lsls	r3, r3, #8
 8008186:	b21a      	sxth	r2, r3
 8008188:	4b1b      	ldr	r3, [pc, #108]	@ (80081f8 <Get_Consumption+0x190>)
 800818a:	799b      	ldrb	r3, [r3, #6]
 800818c:	b21b      	sxth	r3, r3
 800818e:	4313      	orrs	r3, r2
 8008190:	b21a      	sxth	r2, r3
 8008192:	4b1e      	ldr	r3, [pc, #120]	@ (800820c <Get_Consumption+0x1a4>)
 8008194:	801a      	strh	r2, [r3, #0]
			fan3=(Modbus_Response_Buffer[7] << 8) | Modbus_Response_Buffer[8];
 8008196:	4b18      	ldr	r3, [pc, #96]	@ (80081f8 <Get_Consumption+0x190>)
 8008198:	79db      	ldrb	r3, [r3, #7]
 800819a:	b21b      	sxth	r3, r3
 800819c:	021b      	lsls	r3, r3, #8
 800819e:	b21a      	sxth	r2, r3
 80081a0:	4b15      	ldr	r3, [pc, #84]	@ (80081f8 <Get_Consumption+0x190>)
 80081a2:	7a1b      	ldrb	r3, [r3, #8]
 80081a4:	b21b      	sxth	r3, r3
 80081a6:	4313      	orrs	r3, r2
 80081a8:	b21a      	sxth	r2, r3
 80081aa:	4b19      	ldr	r3, [pc, #100]	@ (8008210 <Get_Consumption+0x1a8>)
 80081ac:	801a      	strh	r2, [r3, #0]
			fan4=(Modbus_Response_Buffer[9] << 8) | Modbus_Response_Buffer[10];
 80081ae:	4b12      	ldr	r3, [pc, #72]	@ (80081f8 <Get_Consumption+0x190>)
 80081b0:	7a5b      	ldrb	r3, [r3, #9]
 80081b2:	b21b      	sxth	r3, r3
 80081b4:	021b      	lsls	r3, r3, #8
 80081b6:	b21a      	sxth	r2, r3
 80081b8:	4b0f      	ldr	r3, [pc, #60]	@ (80081f8 <Get_Consumption+0x190>)
 80081ba:	7a9b      	ldrb	r3, [r3, #10]
 80081bc:	b21b      	sxth	r3, r3
 80081be:	4313      	orrs	r3, r2
 80081c0:	b21a      	sxth	r2, r3
 80081c2:	4b14      	ldr	r3, [pc, #80]	@ (8008214 <Get_Consumption+0x1ac>)
 80081c4:	801a      	strh	r2, [r3, #0]
			return 1;
 80081c6:	2301      	movs	r3, #1
 80081c8:	e011      	b.n	80081ee <Get_Consumption+0x186>

		}


        raw_value = (Modbus_Response_Buffer[3] << 8) | Modbus_Response_Buffer[4];
 80081ca:	4b0b      	ldr	r3, [pc, #44]	@ (80081f8 <Get_Consumption+0x190>)
 80081cc:	78db      	ldrb	r3, [r3, #3]
 80081ce:	b21b      	sxth	r3, r3
 80081d0:	021b      	lsls	r3, r3, #8
 80081d2:	b21a      	sxth	r2, r3
 80081d4:	4b08      	ldr	r3, [pc, #32]	@ (80081f8 <Get_Consumption+0x190>)
 80081d6:	791b      	ldrb	r3, [r3, #4]
 80081d8:	b21b      	sxth	r3, r3
 80081da:	4313      	orrs	r3, r2
 80081dc:	b21a      	sxth	r2, r3
 80081de:	4b0e      	ldr	r3, [pc, #56]	@ (8008218 <Get_Consumption+0x1b0>)
 80081e0:	801a      	strh	r2, [r3, #0]
			return raw_value;
 80081e2:	4b0d      	ldr	r3, [pc, #52]	@ (8008218 <Get_Consumption+0x1b0>)
 80081e4:	2200      	movs	r2, #0
 80081e6:	5e9b      	ldrsh	r3, [r3, r2]
 80081e8:	e001      	b.n	80081ee <Get_Consumption+0x186>


	} else {


		return -5;
 80081ea:	2305      	movs	r3, #5
 80081ec:	425b      	negs	r3, r3
	}
}
 80081ee:	0018      	movs	r0, r3
 80081f0:	46bd      	mov	sp, r7
 80081f2:	b005      	add	sp, #20
 80081f4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80081f6:	46c0      	nop			@ (mov r8, r8)
 80081f8:	2000078c 	.word	0x2000078c
 80081fc:	20000788 	.word	0x20000788
 8008200:	20000d98 	.word	0x20000d98
 8008204:	20000d04 	.word	0x20000d04
 8008208:	20000780 	.word	0x20000780
 800820c:	20000782 	.word	0x20000782
 8008210:	20000784 	.word	0x20000784
 8008214:	20000786 	.word	0x20000786
 8008218:	2000077e 	.word	0x2000077e

0800821c <Write_Single_Register>:

HAL_StatusTypeDef Write_Single_Register(uint8_t sensor_id, uint16_t reg_address, uint16_t value)
{
 800821c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800821e:	b087      	sub	sp, #28
 8008220:	af00      	add	r7, sp, #0
 8008222:	0004      	movs	r4, r0
 8008224:	0008      	movs	r0, r1
 8008226:	0011      	movs	r1, r2
 8008228:	1dfb      	adds	r3, r7, #7
 800822a:	1c22      	adds	r2, r4, #0
 800822c:	701a      	strb	r2, [r3, #0]
 800822e:	1d3b      	adds	r3, r7, #4
 8008230:	1c02      	adds	r2, r0, #0
 8008232:	801a      	strh	r2, [r3, #0]
 8008234:	1cbb      	adds	r3, r7, #2
 8008236:	1c0a      	adds	r2, r1, #0
 8008238:	801a      	strh	r2, [r3, #0]
    uint16_t tmp_crc;
    HAL_StatusTypeDef status;
    uint8_t index = 0;
 800823a:	2017      	movs	r0, #23
 800823c:	183b      	adds	r3, r7, r0
 800823e:	2200      	movs	r2, #0
 8008240:	701a      	strb	r2, [r3, #0]
    uint8_t response[8];

    // Build Write Frame
    Modbus_Request_Buffer[index++] = sensor_id;                  // Slave ID
 8008242:	183b      	adds	r3, r7, r0
 8008244:	781b      	ldrb	r3, [r3, #0]
 8008246:	183a      	adds	r2, r7, r0
 8008248:	1c59      	adds	r1, r3, #1
 800824a:	7011      	strb	r1, [r2, #0]
 800824c:	0019      	movs	r1, r3
 800824e:	4b53      	ldr	r3, [pc, #332]	@ (800839c <Write_Single_Register+0x180>)
 8008250:	1dfa      	adds	r2, r7, #7
 8008252:	7812      	ldrb	r2, [r2, #0]
 8008254:	545a      	strb	r2, [r3, r1]
    Modbus_Request_Buffer[index++] = 0x06;                       // Function code 0x06 = Write Single Register
 8008256:	183b      	adds	r3, r7, r0
 8008258:	781b      	ldrb	r3, [r3, #0]
 800825a:	183a      	adds	r2, r7, r0
 800825c:	1c59      	adds	r1, r3, #1
 800825e:	7011      	strb	r1, [r2, #0]
 8008260:	001a      	movs	r2, r3
 8008262:	4b4e      	ldr	r3, [pc, #312]	@ (800839c <Write_Single_Register+0x180>)
 8008264:	2106      	movs	r1, #6
 8008266:	5499      	strb	r1, [r3, r2]
    Modbus_Request_Buffer[index++] = (reg_address >> 8) & 0xFF;  // Register Hi
 8008268:	1d3b      	adds	r3, r7, #4
 800826a:	881b      	ldrh	r3, [r3, #0]
 800826c:	0a1b      	lsrs	r3, r3, #8
 800826e:	b299      	uxth	r1, r3
 8008270:	183b      	adds	r3, r7, r0
 8008272:	781b      	ldrb	r3, [r3, #0]
 8008274:	0004      	movs	r4, r0
 8008276:	183a      	adds	r2, r7, r0
 8008278:	1c58      	adds	r0, r3, #1
 800827a:	7010      	strb	r0, [r2, #0]
 800827c:	001a      	movs	r2, r3
 800827e:	b2c9      	uxtb	r1, r1
 8008280:	4b46      	ldr	r3, [pc, #280]	@ (800839c <Write_Single_Register+0x180>)
 8008282:	5499      	strb	r1, [r3, r2]
    Modbus_Request_Buffer[index++] = reg_address & 0xFF;         // Register Lo
 8008284:	0020      	movs	r0, r4
 8008286:	183b      	adds	r3, r7, r0
 8008288:	781b      	ldrb	r3, [r3, #0]
 800828a:	183a      	adds	r2, r7, r0
 800828c:	1c59      	adds	r1, r3, #1
 800828e:	7011      	strb	r1, [r2, #0]
 8008290:	001a      	movs	r2, r3
 8008292:	1d3b      	adds	r3, r7, #4
 8008294:	881b      	ldrh	r3, [r3, #0]
 8008296:	b2d9      	uxtb	r1, r3
 8008298:	4b40      	ldr	r3, [pc, #256]	@ (800839c <Write_Single_Register+0x180>)
 800829a:	5499      	strb	r1, [r3, r2]
    Modbus_Request_Buffer[index++] = (value >> 8) & 0xFF;        // Value Hi
 800829c:	1cbb      	adds	r3, r7, #2
 800829e:	881b      	ldrh	r3, [r3, #0]
 80082a0:	0a1b      	lsrs	r3, r3, #8
 80082a2:	b299      	uxth	r1, r3
 80082a4:	0005      	movs	r5, r0
 80082a6:	197b      	adds	r3, r7, r5
 80082a8:	781b      	ldrb	r3, [r3, #0]
 80082aa:	197a      	adds	r2, r7, r5
 80082ac:	1c58      	adds	r0, r3, #1
 80082ae:	7010      	strb	r0, [r2, #0]
 80082b0:	001a      	movs	r2, r3
 80082b2:	b2c9      	uxtb	r1, r1
 80082b4:	4b39      	ldr	r3, [pc, #228]	@ (800839c <Write_Single_Register+0x180>)
 80082b6:	5499      	strb	r1, [r3, r2]
    Modbus_Request_Buffer[index++] = value & 0xFF;               // Value Lo
 80082b8:	197b      	adds	r3, r7, r5
 80082ba:	781b      	ldrb	r3, [r3, #0]
 80082bc:	197a      	adds	r2, r7, r5
 80082be:	1c59      	adds	r1, r3, #1
 80082c0:	7011      	strb	r1, [r2, #0]
 80082c2:	001a      	movs	r2, r3
 80082c4:	1cbb      	adds	r3, r7, #2
 80082c6:	881b      	ldrh	r3, [r3, #0]
 80082c8:	b2d9      	uxtb	r1, r3
 80082ca:	4b34      	ldr	r3, [pc, #208]	@ (800839c <Write_Single_Register+0x180>)
 80082cc:	5499      	strb	r1, [r3, r2]

    // CRC
    tmp_crc = ModbusCRC16(Modbus_Request_Buffer, index);
 80082ce:	2614      	movs	r6, #20
 80082d0:	19bc      	adds	r4, r7, r6
 80082d2:	197b      	adds	r3, r7, r5
 80082d4:	781a      	ldrb	r2, [r3, #0]
 80082d6:	4b31      	ldr	r3, [pc, #196]	@ (800839c <Write_Single_Register+0x180>)
 80082d8:	0011      	movs	r1, r2
 80082da:	0018      	movs	r0, r3
 80082dc:	f7ff fd5e 	bl	8007d9c <ModbusCRC16>
 80082e0:	0003      	movs	r3, r0
 80082e2:	8023      	strh	r3, [r4, #0]
    Modbus_Request_Buffer[index++] = tmp_crc >> 8;
 80082e4:	19bb      	adds	r3, r7, r6
 80082e6:	881b      	ldrh	r3, [r3, #0]
 80082e8:	0a1b      	lsrs	r3, r3, #8
 80082ea:	b299      	uxth	r1, r3
 80082ec:	002c      	movs	r4, r5
 80082ee:	193b      	adds	r3, r7, r4
 80082f0:	781b      	ldrb	r3, [r3, #0]
 80082f2:	193a      	adds	r2, r7, r4
 80082f4:	1c58      	adds	r0, r3, #1
 80082f6:	7010      	strb	r0, [r2, #0]
 80082f8:	001a      	movs	r2, r3
 80082fa:	b2c9      	uxtb	r1, r1
 80082fc:	4b27      	ldr	r3, [pc, #156]	@ (800839c <Write_Single_Register+0x180>)
 80082fe:	5499      	strb	r1, [r3, r2]
    Modbus_Request_Buffer[index++] = tmp_crc & 0xFF;
 8008300:	193b      	adds	r3, r7, r4
 8008302:	781b      	ldrb	r3, [r3, #0]
 8008304:	193a      	adds	r2, r7, r4
 8008306:	1c59      	adds	r1, r3, #1
 8008308:	7011      	strb	r1, [r2, #0]
 800830a:	001a      	movs	r2, r3
 800830c:	19bb      	adds	r3, r7, r6
 800830e:	881b      	ldrh	r3, [r3, #0]
 8008310:	b2d9      	uxtb	r1, r3
 8008312:	4b22      	ldr	r3, [pc, #136]	@ (800839c <Write_Single_Register+0x180>)
 8008314:	5499      	strb	r1, [r3, r2]

    // Transmit via UART4
    TP4_ENABLE_TX(1);
 8008316:	2001      	movs	r0, #1
 8008318:	f7ff fa1e 	bl	8007758 <TP4_ENABLE_TX>
    status = HAL_UART_Transmit(&huart4, Modbus_Request_Buffer, index, 100);
 800831c:	193b      	adds	r3, r7, r4
 800831e:	781b      	ldrb	r3, [r3, #0]
 8008320:	b29a      	uxth	r2, r3
 8008322:	2513      	movs	r5, #19
 8008324:	197c      	adds	r4, r7, r5
 8008326:	491d      	ldr	r1, [pc, #116]	@ (800839c <Write_Single_Register+0x180>)
 8008328:	481d      	ldr	r0, [pc, #116]	@ (80083a0 <Write_Single_Register+0x184>)
 800832a:	2364      	movs	r3, #100	@ 0x64
 800832c:	f007 fe4c 	bl	800ffc8 <HAL_UART_Transmit>
 8008330:	0003      	movs	r3, r0
 8008332:	7023      	strb	r3, [r4, #0]
    HAL_Delay(2);
 8008334:	2002      	movs	r0, #2
 8008336:	f003 fa39 	bl	800b7ac <HAL_Delay>
    TP4_ENABLE_TX(0);
 800833a:	2000      	movs	r0, #0
 800833c:	f7ff fa0c 	bl	8007758 <TP4_ENABLE_TX>
    HAL_UART_Abort(&huart4);
 8008340:	4b17      	ldr	r3, [pc, #92]	@ (80083a0 <Write_Single_Register+0x184>)
 8008342:	0018      	movs	r0, r3
 8008344:	f008 f828 	bl	8010398 <HAL_UART_Abort>

    if (status != HAL_OK) {
 8008348:	197b      	adds	r3, r7, r5
 800834a:	781b      	ldrb	r3, [r3, #0]
 800834c:	2b00      	cmp	r3, #0
 800834e:	d002      	beq.n	8008356 <Write_Single_Register+0x13a>
           return status;
 8008350:	197b      	adds	r3, r7, r5
 8008352:	781b      	ldrb	r3, [r3, #0]
 8008354:	e01d      	b.n	8008392 <Write_Single_Register+0x176>
       }

       // Receive response (same 8 bytes back)
       status = HAL_UART_Receive(&huart4, response, 8, 100);
 8008356:	2513      	movs	r5, #19
 8008358:	197c      	adds	r4, r7, r5
 800835a:	2608      	movs	r6, #8
 800835c:	19b9      	adds	r1, r7, r6
 800835e:	4810      	ldr	r0, [pc, #64]	@ (80083a0 <Write_Single_Register+0x184>)
 8008360:	2364      	movs	r3, #100	@ 0x64
 8008362:	2208      	movs	r2, #8
 8008364:	f007 fed4 	bl	8010110 <HAL_UART_Receive>
 8008368:	0003      	movs	r3, r0
 800836a:	7023      	strb	r3, [r4, #0]

       if (status == HAL_OK) {
 800836c:	197b      	adds	r3, r7, r5
 800836e:	781b      	ldrb	r3, [r3, #0]
 8008370:	2b00      	cmp	r3, #0
 8008372:	d10b      	bne.n	800838c <Write_Single_Register+0x170>
           // Compare response with request

           if (memcmp(Modbus_Request_Buffer, response, 8) == 0) {
 8008374:	19b9      	adds	r1, r7, r6
 8008376:	4b09      	ldr	r3, [pc, #36]	@ (800839c <Write_Single_Register+0x180>)
 8008378:	2208      	movs	r2, #8
 800837a:	0018      	movs	r0, r3
 800837c:	f00b fd8c 	bl	8013e98 <memcmp>
 8008380:	1e03      	subs	r3, r0, #0
 8008382:	d101      	bne.n	8008388 <Write_Single_Register+0x16c>
               return HAL_OK;  // Write confirmed
 8008384:	2300      	movs	r3, #0
 8008386:	e004      	b.n	8008392 <Write_Single_Register+0x176>
           } else {
               return HAL_ERROR;  // Response mismatch
 8008388:	2301      	movs	r3, #1
 800838a:	e002      	b.n	8008392 <Write_Single_Register+0x176>
           }
       }

       return status; // Could be timeout or error
 800838c:	2313      	movs	r3, #19
 800838e:	18fb      	adds	r3, r7, r3
 8008390:	781b      	ldrb	r3, [r3, #0]




}
 8008392:	0018      	movs	r0, r3
 8008394:	46bd      	mov	sp, r7
 8008396:	b007      	add	sp, #28
 8008398:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800839a:	46c0      	nop			@ (mov r8, r8)
 800839c:	200007f0 	.word	0x200007f0
 80083a0:	20000d98 	.word	0x20000d98

080083a4 <writeRegister>:
		0.0288f, 0.0144f, 0.2304f, 0.1152f }, { 0.0144f, 0.0072f, 0.1152f,
		0.0576f }, { 0.0072f, 0.0036f, 0.0576f, 0.0288f }, { 0.1152f, 0.0576f,
		0.9216f, 0.4608f }, { 0.2304f, 0.1152f, 1.8432f, 0.9216f } };


static uint32_t writeRegister(I2C_HandleTypeDef *handlei2c, uint8_t reg,uint16_t value) {
 80083a4:	b580      	push	{r7, lr}
 80083a6:	b086      	sub	sp, #24
 80083a8:	af02      	add	r7, sp, #8
 80083aa:	6078      	str	r0, [r7, #4]
 80083ac:	0008      	movs	r0, r1
 80083ae:	0011      	movs	r1, r2
 80083b0:	1cfb      	adds	r3, r7, #3
 80083b2:	1c02      	adds	r2, r0, #0
 80083b4:	701a      	strb	r2, [r3, #0]
 80083b6:	003b      	movs	r3, r7
 80083b8:	1c0a      	adds	r2, r1, #0
 80083ba:	801a      	strh	r2, [r3, #0]
	uint8_t payload[3] = { reg, value & 0xff, value >> 8 };
 80083bc:	210c      	movs	r1, #12
 80083be:	187b      	adds	r3, r7, r1
 80083c0:	1cfa      	adds	r2, r7, #3
 80083c2:	7812      	ldrb	r2, [r2, #0]
 80083c4:	701a      	strb	r2, [r3, #0]
 80083c6:	003b      	movs	r3, r7
 80083c8:	881b      	ldrh	r3, [r3, #0]
 80083ca:	b2da      	uxtb	r2, r3
 80083cc:	187b      	adds	r3, r7, r1
 80083ce:	705a      	strb	r2, [r3, #1]
 80083d0:	003b      	movs	r3, r7
 80083d2:	881b      	ldrh	r3, [r3, #0]
 80083d4:	0a1b      	lsrs	r3, r3, #8
 80083d6:	b29b      	uxth	r3, r3
 80083d8:	b2da      	uxtb	r2, r3
 80083da:	187b      	adds	r3, r7, r1
 80083dc:	709a      	strb	r2, [r3, #2]
	return HAL_I2C_Master_Transmit(handlei2c, VEML7700_DevAdress, &payload[0],3, 500);
 80083de:	187a      	adds	r2, r7, r1
 80083e0:	6878      	ldr	r0, [r7, #4]
 80083e2:	23fa      	movs	r3, #250	@ 0xfa
 80083e4:	005b      	lsls	r3, r3, #1
 80083e6:	9300      	str	r3, [sp, #0]
 80083e8:	2303      	movs	r3, #3
 80083ea:	2120      	movs	r1, #32
 80083ec:	f005 f8a2 	bl	800d534 <HAL_I2C_Master_Transmit>
 80083f0:	0003      	movs	r3, r0
}
 80083f2:	0018      	movs	r0, r3
 80083f4:	46bd      	mov	sp, r7
 80083f6:	b004      	add	sp, #16
 80083f8:	bd80      	pop	{r7, pc}

080083fa <readRegister>:


static int16_t readRegister(I2C_HandleTypeDef *handlei2c, uint8_t reg) {
 80083fa:	b580      	push	{r7, lr}
 80083fc:	b088      	sub	sp, #32
 80083fe:	af04      	add	r7, sp, #16
 8008400:	6078      	str	r0, [r7, #4]
 8008402:	000a      	movs	r2, r1
 8008404:	1cfb      	adds	r3, r7, #3
 8008406:	701a      	strb	r2, [r3, #0]
	uint8_t payload[2] = { 0 };
 8008408:	2108      	movs	r1, #8
 800840a:	187b      	adds	r3, r7, r1
 800840c:	2200      	movs	r2, #0
 800840e:	801a      	strh	r2, [r3, #0]
	int err = HAL_I2C_Mem_Read(handlei2c, VEML7700_DevAdress, reg, 1, &payload[0], 2, 500);
 8008410:	1cfb      	adds	r3, r7, #3
 8008412:	781b      	ldrb	r3, [r3, #0]
 8008414:	b29a      	uxth	r2, r3
 8008416:	6878      	ldr	r0, [r7, #4]
 8008418:	23fa      	movs	r3, #250	@ 0xfa
 800841a:	005b      	lsls	r3, r3, #1
 800841c:	9302      	str	r3, [sp, #8]
 800841e:	2302      	movs	r3, #2
 8008420:	9301      	str	r3, [sp, #4]
 8008422:	187b      	adds	r3, r7, r1
 8008424:	9300      	str	r3, [sp, #0]
 8008426:	2301      	movs	r3, #1
 8008428:	2120      	movs	r1, #32
 800842a:	f005 f9ad 	bl	800d788 <HAL_I2C_Mem_Read>
 800842e:	0003      	movs	r3, r0
 8008430:	60fb      	str	r3, [r7, #12]
	if (err != HAL_OK) {
 8008432:	68fb      	ldr	r3, [r7, #12]
 8008434:	2b00      	cmp	r3, #0
 8008436:	d002      	beq.n	800843e <readRegister+0x44>
		return -2;
 8008438:	2302      	movs	r3, #2
 800843a:	425b      	negs	r3, r3
 800843c:	e00a      	b.n	8008454 <readRegister+0x5a>
	}
	return ((payload[1] << 8) | payload[0]);
 800843e:	2108      	movs	r1, #8
 8008440:	187b      	adds	r3, r7, r1
 8008442:	785b      	ldrb	r3, [r3, #1]
 8008444:	b21b      	sxth	r3, r3
 8008446:	021b      	lsls	r3, r3, #8
 8008448:	b21a      	sxth	r2, r3
 800844a:	187b      	adds	r3, r7, r1
 800844c:	781b      	ldrb	r3, [r3, #0]
 800844e:	b21b      	sxth	r3, r3
 8008450:	4313      	orrs	r3, r2
 8008452:	b21b      	sxth	r3, r3
}
 8008454:	0018      	movs	r0, r3
 8008456:	46bd      	mov	sp, r7
 8008458:	b004      	add	sp, #16
 800845a:	bd80      	pop	{r7, pc}

0800845c <VEML7700_Power_On>:


uint32_t VEML7700_Power_On(void) {
 800845c:	b580      	push	{r7, lr}
 800845e:	af00      	add	r7, sp, #0
	return writeRegister(&hi2c2, REG_ALS_CONF, 0);
 8008460:	4b04      	ldr	r3, [pc, #16]	@ (8008474 <VEML7700_Power_On+0x18>)
 8008462:	2200      	movs	r2, #0
 8008464:	2100      	movs	r1, #0
 8008466:	0018      	movs	r0, r3
 8008468:	f7ff ff9c 	bl	80083a4 <writeRegister>
 800846c:	0003      	movs	r3, r0
}
 800846e:	0018      	movs	r0, r3
 8008470:	46bd      	mov	sp, r7
 8008472:	bd80      	pop	{r7, pc}
 8008474:	20000a68 	.word	0x20000a68

08008478 <VEML7700_ReadALSData>:
	uint16_t config = readRegister(&hi2c2, REG_ALS_CONF);
	return (config & REG_ALS_CONF_GAIN_1_4) >> 11;
}


uint16_t VEML7700_ReadALSData(void) {
 8008478:	b580      	push	{r7, lr}
 800847a:	af00      	add	r7, sp, #0
	return readRegister(&hi2c2, REG_ALS);
 800847c:	4b04      	ldr	r3, [pc, #16]	@ (8008490 <VEML7700_ReadALSData+0x18>)
 800847e:	2104      	movs	r1, #4
 8008480:	0018      	movs	r0, r3
 8008482:	f7ff ffba 	bl	80083fa <readRegister>
 8008486:	0003      	movs	r3, r0
 8008488:	b29b      	uxth	r3, r3
}
 800848a:	0018      	movs	r0, r3
 800848c:	46bd      	mov	sp, r7
 800848e:	bd80      	pop	{r7, pc}
 8008490:	20000a68 	.word	0x20000a68

08008494 <VEML7700_Convert2Lx>:
uint16_t VEML7700_ReadWhiteData(void) {
	return readRegister(&hi2c2, REG_WHITE);
}


float VEML7700_Convert2Lx(uint16_t rawalsdata, uint8_t alsgain, uint8_t alsIT) {
 8008494:	b590      	push	{r4, r7, lr}
 8008496:	b083      	sub	sp, #12
 8008498:	af00      	add	r7, sp, #0
 800849a:	0004      	movs	r4, r0
 800849c:	0008      	movs	r0, r1
 800849e:	0011      	movs	r1, r2
 80084a0:	1dbb      	adds	r3, r7, #6
 80084a2:	1c22      	adds	r2, r4, #0
 80084a4:	801a      	strh	r2, [r3, #0]
 80084a6:	1d7b      	adds	r3, r7, #5
 80084a8:	1c02      	adds	r2, r0, #0
 80084aa:	701a      	strb	r2, [r3, #0]
 80084ac:	1d3b      	adds	r3, r7, #4
 80084ae:	1c0a      	adds	r2, r1, #0
 80084b0:	701a      	strb	r2, [r3, #0]
	return (LUX_RES_TABLE[alsIT][alsgain] * rawalsdata);
 80084b2:	1d3b      	adds	r3, r7, #4
 80084b4:	7819      	ldrb	r1, [r3, #0]
 80084b6:	1d7b      	adds	r3, r7, #5
 80084b8:	781a      	ldrb	r2, [r3, #0]
 80084ba:	4b0a      	ldr	r3, [pc, #40]	@ (80084e4 <VEML7700_Convert2Lx+0x50>)
 80084bc:	0089      	lsls	r1, r1, #2
 80084be:	188a      	adds	r2, r1, r2
 80084c0:	0092      	lsls	r2, r2, #2
 80084c2:	58d4      	ldr	r4, [r2, r3]
 80084c4:	1dbb      	adds	r3, r7, #6
 80084c6:	881b      	ldrh	r3, [r3, #0]
 80084c8:	0018      	movs	r0, r3
 80084ca:	f7f9 f999 	bl	8001800 <__aeabi_i2f>
 80084ce:	1c03      	adds	r3, r0, #0
 80084d0:	1c19      	adds	r1, r3, #0
 80084d2:	1c20      	adds	r0, r4, #0
 80084d4:	f7f8 fdb6 	bl	8001044 <__aeabi_fmul>
 80084d8:	1c03      	adds	r3, r0, #0
}
 80084da:	1c18      	adds	r0, r3, #0
 80084dc:	46bd      	mov	sp, r7
 80084de:	b003      	add	sp, #12
 80084e0:	bd90      	pop	{r4, r7, pc}
 80084e2:	46c0      	nop			@ (mov r8, r8)
 80084e4:	080172bc 	.word	0x080172bc

080084e8 <PowerOnVEML7700>:

HAL_StatusTypeDef PowerOnVEML7700 (void)
{
 80084e8:	b580      	push	{r7, lr}
 80084ea:	b082      	sub	sp, #8
 80084ec:	af00      	add	r7, sp, #0
	HAL_StatusTypeDef return_status;
	return_status = VEML7700_Power_On();
 80084ee:	f7ff ffb5 	bl	800845c <VEML7700_Power_On>
 80084f2:	0002      	movs	r2, r0
 80084f4:	1dfb      	adds	r3, r7, #7
 80084f6:	701a      	strb	r2, [r3, #0]
	HAL_Delay(10);
 80084f8:	200a      	movs	r0, #10
 80084fa:	f003 f957 	bl	800b7ac <HAL_Delay>
	return return_status;
 80084fe:	1dfb      	adds	r3, r7, #7
 8008500:	781b      	ldrb	r3, [r3, #0]
}
 8008502:	0018      	movs	r0, r3
 8008504:	46bd      	mov	sp, r7
 8008506:	b002      	add	sp, #8
 8008508:	bd80      	pop	{r7, pc}

0800850a <VEML7700_GetLx>:

float VEML7700_GetLx(void) {
 800850a:	b580      	push	{r7, lr}
 800850c:	b082      	sub	sp, #8
 800850e:	af00      	add	r7, sp, #0
	int16_t tmpals = VEML7700_ReadALSData();
 8008510:	f7ff ffb2 	bl	8008478 <VEML7700_ReadALSData>
 8008514:	0003      	movs	r3, r0
 8008516:	001a      	movs	r2, r3
 8008518:	1dbb      	adds	r3, r7, #6
 800851a:	801a      	strh	r2, [r3, #0]
	if(tmpals == -2){
 800851c:	1dbb      	adds	r3, r7, #6
 800851e:	2200      	movs	r2, #0
 8008520:	5e9b      	ldrsh	r3, [r3, r2]
 8008522:	3302      	adds	r3, #2
 8008524:	d102      	bne.n	800852c <VEML7700_GetLx+0x22>
		return -2;
 8008526:	23c0      	movs	r3, #192	@ 0xc0
 8008528:	061b      	lsls	r3, r3, #24
 800852a:	e007      	b.n	800853c <VEML7700_GetLx+0x32>
	}
	return (VEML7700_Convert2Lx(tmpals, 0, 0));
 800852c:	1dbb      	adds	r3, r7, #6
 800852e:	881b      	ldrh	r3, [r3, #0]
 8008530:	2200      	movs	r2, #0
 8008532:	2100      	movs	r1, #0
 8008534:	0018      	movs	r0, r3
 8008536:	f7ff ffad 	bl	8008494 <VEML7700_Convert2Lx>
 800853a:	1c03      	adds	r3, r0, #0
}
 800853c:	1c18      	adds	r0, r3, #0
 800853e:	46bd      	mov	sp, r7
 8008540:	b002      	add	sp, #8
 8008542:	bd80      	pop	{r7, pc}

08008544 <TEMP_delay>:

extern TIM_HandleTypeDef htim2;
float tempC,prevtemp;
uint8_t temperrorcnt=0,Wtemp_Error;

void TEMP_delay(uint16_t time) {
 8008544:	b580      	push	{r7, lr}
 8008546:	b082      	sub	sp, #8
 8008548:	af00      	add	r7, sp, #0
 800854a:	0002      	movs	r2, r0
 800854c:	1dbb      	adds	r3, r7, #6
 800854e:	801a      	strh	r2, [r3, #0]


 	/* change your code here for the delay in microseconds */
 	__HAL_TIM_SET_COUNTER(&htim2, 0);
 8008550:	4b08      	ldr	r3, [pc, #32]	@ (8008574 <TEMP_delay+0x30>)
 8008552:	681b      	ldr	r3, [r3, #0]
 8008554:	2200      	movs	r2, #0
 8008556:	625a      	str	r2, [r3, #36]	@ 0x24
 	while ((__HAL_TIM_GET_COUNTER(&htim2)) < time);
 8008558:	46c0      	nop			@ (mov r8, r8)
 800855a:	4b06      	ldr	r3, [pc, #24]	@ (8008574 <TEMP_delay+0x30>)
 800855c:	681b      	ldr	r3, [r3, #0]
 800855e:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8008560:	1dbb      	adds	r3, r7, #6
 8008562:	881b      	ldrh	r3, [r3, #0]
 8008564:	429a      	cmp	r2, r3
 8008566:	d3f8      	bcc.n	800855a <TEMP_delay+0x16>
 }
 8008568:	46c0      	nop			@ (mov r8, r8)
 800856a:	46c0      	nop			@ (mov r8, r8)
 800856c:	46bd      	mov	sp, r7
 800856e:	b002      	add	sp, #8
 8008570:	bd80      	pop	{r7, pc}
 8008572:	46c0      	nop			@ (mov r8, r8)
 8008574:	20000af8 	.word	0x20000af8

08008578 <ds18b20_init>:


uint8_t ds18b20_init() {
 8008578:	b580      	push	{r7, lr}
 800857a:	b082      	sub	sp, #8
 800857c:	af00      	add	r7, sp, #0
	MX_GPIO_Init_Output();
 800857e:	f001 fb23 	bl	8009bc8 <MX_GPIO_Init_Output>
 	HAL_GPIO_WritePin(Wtemp_Output_GPIO_Port, Wtemp_Output_Pin, SET);
 8008582:	4b28      	ldr	r3, [pc, #160]	@ (8008624 <ds18b20_init+0xac>)
 8008584:	2201      	movs	r2, #1
 8008586:	2120      	movs	r1, #32
 8008588:	0018      	movs	r0, r3
 800858a:	f004 fedc 	bl	800d346 <HAL_GPIO_WritePin>
 	TEMP_delay(10);
 800858e:	200a      	movs	r0, #10
 8008590:	f7ff ffd8 	bl	8008544 <TEMP_delay>
 	HAL_GPIO_WritePin(Wtemp_Output_GPIO_Port, Wtemp_Output_Pin, RESET);
 8008594:	4b23      	ldr	r3, [pc, #140]	@ (8008624 <ds18b20_init+0xac>)
 8008596:	2200      	movs	r2, #0
 8008598:	2120      	movs	r1, #32
 800859a:	0018      	movs	r0, r3
 800859c:	f004 fed3 	bl	800d346 <HAL_GPIO_WritePin>
 	TEMP_delay(1500);
 80085a0:	4b21      	ldr	r3, [pc, #132]	@ (8008628 <ds18b20_init+0xb0>)
 80085a2:	0018      	movs	r0, r3
 80085a4:	f7ff ffce 	bl	8008544 <TEMP_delay>
 	HAL_GPIO_WritePin(Wtemp_Output_GPIO_Port, Wtemp_Output_Pin, SET);
 80085a8:	4b1e      	ldr	r3, [pc, #120]	@ (8008624 <ds18b20_init+0xac>)
 80085aa:	2201      	movs	r2, #1
 80085ac:	2120      	movs	r1, #32
 80085ae:	0018      	movs	r0, r3
 80085b0:	f004 fec9 	bl	800d346 <HAL_GPIO_WritePin>
 	MX_GPIO_Init_Input();
 80085b4:	f001 fad8 	bl	8009b68 <MX_GPIO_Init_Input>
 	uint8_t t = 0;
 80085b8:	1dfb      	adds	r3, r7, #7
 80085ba:	2200      	movs	r2, #0
 80085bc:	701a      	strb	r2, [r3, #0]
 	while (HAL_GPIO_ReadPin(Wtemp_Output_GPIO_Port, Wtemp_Output_Pin)) {
 80085be:	e00d      	b.n	80085dc <ds18b20_init+0x64>
 		t++;
 80085c0:	1dfb      	adds	r3, r7, #7
 80085c2:	781a      	ldrb	r2, [r3, #0]
 80085c4:	1dfb      	adds	r3, r7, #7
 80085c6:	3201      	adds	r2, #1
 80085c8:	701a      	strb	r2, [r3, #0]
 		if (t > 60) {
 80085ca:	1dfb      	adds	r3, r7, #7
 80085cc:	781b      	ldrb	r3, [r3, #0]
 80085ce:	2b3c      	cmp	r3, #60	@ 0x3c
 80085d0:	d901      	bls.n	80085d6 <ds18b20_init+0x5e>
 			return 0;
 80085d2:	2300      	movs	r3, #0
 80085d4:	e021      	b.n	800861a <ds18b20_init+0xa2>
 		}
 		TEMP_delay(2);
 80085d6:	2002      	movs	r0, #2
 80085d8:	f7ff ffb4 	bl	8008544 <TEMP_delay>
 	while (HAL_GPIO_ReadPin(Wtemp_Output_GPIO_Port, Wtemp_Output_Pin)) {
 80085dc:	4b11      	ldr	r3, [pc, #68]	@ (8008624 <ds18b20_init+0xac>)
 80085de:	2120      	movs	r1, #32
 80085e0:	0018      	movs	r0, r3
 80085e2:	f004 fe93 	bl	800d30c <HAL_GPIO_ReadPin>
 80085e6:	1e03      	subs	r3, r0, #0
 80085e8:	d1ea      	bne.n	80085c0 <ds18b20_init+0x48>
 	}
 	t = 480 - t;
 80085ea:	1dfb      	adds	r3, r7, #7
 80085ec:	1dfa      	adds	r2, r7, #7
 80085ee:	7812      	ldrb	r2, [r2, #0]
 80085f0:	2120      	movs	r1, #32
 80085f2:	4249      	negs	r1, r1
 80085f4:	1a8a      	subs	r2, r1, r2
 80085f6:	701a      	strb	r2, [r3, #0]
 	MX_GPIO_Init_Output();
 80085f8:	f001 fae6 	bl	8009bc8 <MX_GPIO_Init_Output>
 	TEMP_delay(t*2);
 80085fc:	1dfb      	adds	r3, r7, #7
 80085fe:	781b      	ldrb	r3, [r3, #0]
 8008600:	b29b      	uxth	r3, r3
 8008602:	18db      	adds	r3, r3, r3
 8008604:	b29b      	uxth	r3, r3
 8008606:	0018      	movs	r0, r3
 8008608:	f7ff ff9c 	bl	8008544 <TEMP_delay>
 	HAL_GPIO_WritePin(Wtemp_Output_GPIO_Port, Wtemp_Output_Pin, SET);
 800860c:	4b05      	ldr	r3, [pc, #20]	@ (8008624 <ds18b20_init+0xac>)
 800860e:	2201      	movs	r2, #1
 8008610:	2120      	movs	r1, #32
 8008612:	0018      	movs	r0, r3
 8008614:	f004 fe97 	bl	800d346 <HAL_GPIO_WritePin>

 	return 1;
 8008618:	2301      	movs	r3, #1
 }
 800861a:	0018      	movs	r0, r3
 800861c:	46bd      	mov	sp, r7
 800861e:	b002      	add	sp, #8
 8008620:	bd80      	pop	{r7, pc}
 8008622:	46c0      	nop			@ (mov r8, r8)
 8008624:	50000400 	.word	0x50000400
 8008628:	000005dc 	.word	0x000005dc

0800862c <ds18b20_write>:

void ds18b20_write(uint8_t data) {
 800862c:	b580      	push	{r7, lr}
 800862e:	b084      	sub	sp, #16
 8008630:	af00      	add	r7, sp, #0
 8008632:	0002      	movs	r2, r0
 8008634:	1dfb      	adds	r3, r7, #7
 8008636:	701a      	strb	r2, [r3, #0]
	MX_GPIO_Init_Output();
 8008638:	f001 fac6 	bl	8009bc8 <MX_GPIO_Init_Output>
	for (uint8_t i = 0; i < 8; i++) {
 800863c:	230f      	movs	r3, #15
 800863e:	18fb      	adds	r3, r7, r3
 8008640:	2200      	movs	r2, #0
 8008642:	701a      	strb	r2, [r3, #0]
 8008644:	e02e      	b.n	80086a4 <ds18b20_write+0x78>
		HAL_GPIO_WritePin(Wtemp_Output_GPIO_Port, Wtemp_Output_Pin, RESET);
 8008646:	4b1c      	ldr	r3, [pc, #112]	@ (80086b8 <ds18b20_write+0x8c>)
 8008648:	2200      	movs	r2, #0
 800864a:	2120      	movs	r1, #32
 800864c:	0018      	movs	r0, r3
 800864e:	f004 fe7a 	bl	800d346 <HAL_GPIO_WritePin>
		TEMP_delay(20);
 8008652:	2014      	movs	r0, #20
 8008654:	f7ff ff76 	bl	8008544 <TEMP_delay>
		if (data & 1) {
 8008658:	1dfb      	adds	r3, r7, #7
 800865a:	781b      	ldrb	r3, [r3, #0]
 800865c:	2201      	movs	r2, #1
 800865e:	4013      	ands	r3, r2
 8008660:	d006      	beq.n	8008670 <ds18b20_write+0x44>
			HAL_GPIO_WritePin(Wtemp_Output_GPIO_Port, Wtemp_Output_Pin, SET);
 8008662:	4b15      	ldr	r3, [pc, #84]	@ (80086b8 <ds18b20_write+0x8c>)
 8008664:	2201      	movs	r2, #1
 8008666:	2120      	movs	r1, #32
 8008668:	0018      	movs	r0, r3
 800866a:	f004 fe6c 	bl	800d346 <HAL_GPIO_WritePin>
 800866e:	e005      	b.n	800867c <ds18b20_write+0x50>
		} else
			HAL_GPIO_WritePin(Wtemp_Output_GPIO_Port, Wtemp_Output_Pin, RESET);
 8008670:	4b11      	ldr	r3, [pc, #68]	@ (80086b8 <ds18b20_write+0x8c>)
 8008672:	2200      	movs	r2, #0
 8008674:	2120      	movs	r1, #32
 8008676:	0018      	movs	r0, r3
 8008678:	f004 fe65 	bl	800d346 <HAL_GPIO_WritePin>
		data >>= 1;
 800867c:	1dfb      	adds	r3, r7, #7
 800867e:	1dfa      	adds	r2, r7, #7
 8008680:	7812      	ldrb	r2, [r2, #0]
 8008682:	0852      	lsrs	r2, r2, #1
 8008684:	701a      	strb	r2, [r3, #0]
		TEMP_delay(100);
 8008686:	2064      	movs	r0, #100	@ 0x64
 8008688:	f7ff ff5c 	bl	8008544 <TEMP_delay>
		HAL_GPIO_WritePin(Wtemp_Output_GPIO_Port, Wtemp_Output_Pin, SET);
 800868c:	4b0a      	ldr	r3, [pc, #40]	@ (80086b8 <ds18b20_write+0x8c>)
 800868e:	2201      	movs	r2, #1
 8008690:	2120      	movs	r1, #32
 8008692:	0018      	movs	r0, r3
 8008694:	f004 fe57 	bl	800d346 <HAL_GPIO_WritePin>
	for (uint8_t i = 0; i < 8; i++) {
 8008698:	210f      	movs	r1, #15
 800869a:	187b      	adds	r3, r7, r1
 800869c:	781a      	ldrb	r2, [r3, #0]
 800869e:	187b      	adds	r3, r7, r1
 80086a0:	3201      	adds	r2, #1
 80086a2:	701a      	strb	r2, [r3, #0]
 80086a4:	230f      	movs	r3, #15
 80086a6:	18fb      	adds	r3, r7, r3
 80086a8:	781b      	ldrb	r3, [r3, #0]
 80086aa:	2b07      	cmp	r3, #7
 80086ac:	d9cb      	bls.n	8008646 <ds18b20_write+0x1a>
	}
}
 80086ae:	46c0      	nop			@ (mov r8, r8)
 80086b0:	46c0      	nop			@ (mov r8, r8)
 80086b2:	46bd      	mov	sp, r7
 80086b4:	b004      	add	sp, #16
 80086b6:	bd80      	pop	{r7, pc}
 80086b8:	50000400 	.word	0x50000400

080086bc <ds18b20_read>:

uint8_t ds18b20_read() {
 80086bc:	b580      	push	{r7, lr}
 80086be:	b082      	sub	sp, #8
 80086c0:	af00      	add	r7, sp, #0
	MX_GPIO_Init_Output();
 80086c2:	f001 fa81 	bl	8009bc8 <MX_GPIO_Init_Output>
	HAL_GPIO_WritePin(Wtemp_Output_GPIO_Port, Wtemp_Output_Pin, SET);
 80086c6:	4b28      	ldr	r3, [pc, #160]	@ (8008768 <ds18b20_read+0xac>)
 80086c8:	2201      	movs	r2, #1
 80086ca:	2120      	movs	r1, #32
 80086cc:	0018      	movs	r0, r3
 80086ce:	f004 fe3a 	bl	800d346 <HAL_GPIO_WritePin>
	TEMP_delay(1);
 80086d2:	2001      	movs	r0, #1
 80086d4:	f7ff ff36 	bl	8008544 <TEMP_delay>

	uint8_t data = 0;
 80086d8:	1dfb      	adds	r3, r7, #7
 80086da:	2200      	movs	r2, #0
 80086dc:	701a      	strb	r2, [r3, #0]
	for (uint8_t i = 0; i < 8; i++) {
 80086de:	1dbb      	adds	r3, r7, #6
 80086e0:	2200      	movs	r2, #0
 80086e2:	701a      	strb	r2, [r3, #0]
 80086e4:	e036      	b.n	8008754 <ds18b20_read+0x98>
		HAL_GPIO_WritePin(Wtemp_Output_GPIO_Port, Wtemp_Output_Pin, RESET);
 80086e6:	4b20      	ldr	r3, [pc, #128]	@ (8008768 <ds18b20_read+0xac>)
 80086e8:	2200      	movs	r2, #0
 80086ea:	2120      	movs	r1, #32
 80086ec:	0018      	movs	r0, r3
 80086ee:	f004 fe2a 	bl	800d346 <HAL_GPIO_WritePin>
		TEMP_delay(2);
 80086f2:	2002      	movs	r0, #2
 80086f4:	f7ff ff26 	bl	8008544 <TEMP_delay>
		HAL_GPIO_WritePin(Wtemp_Output_GPIO_Port, Wtemp_Output_Pin, SET);
 80086f8:	4b1b      	ldr	r3, [pc, #108]	@ (8008768 <ds18b20_read+0xac>)
 80086fa:	2201      	movs	r2, #1
 80086fc:	2120      	movs	r1, #32
 80086fe:	0018      	movs	r0, r3
 8008700:	f004 fe21 	bl	800d346 <HAL_GPIO_WritePin>
		MX_GPIO_Init_Input();
 8008704:	f001 fa30 	bl	8009b68 <MX_GPIO_Init_Input>
		TEMP_delay(10);
 8008708:	200a      	movs	r0, #10
 800870a:	f7ff ff1b 	bl	8008544 <TEMP_delay>
		data >>= 1;
 800870e:	1dfb      	adds	r3, r7, #7
 8008710:	1dfa      	adds	r2, r7, #7
 8008712:	7812      	ldrb	r2, [r2, #0]
 8008714:	0852      	lsrs	r2, r2, #1
 8008716:	701a      	strb	r2, [r3, #0]
		if (HAL_GPIO_ReadPin(Wtemp_Output_GPIO_Port, Wtemp_Output_Pin)) {
 8008718:	4b13      	ldr	r3, [pc, #76]	@ (8008768 <ds18b20_read+0xac>)
 800871a:	2120      	movs	r1, #32
 800871c:	0018      	movs	r0, r3
 800871e:	f004 fdf5 	bl	800d30c <HAL_GPIO_ReadPin>
 8008722:	1e03      	subs	r3, r0, #0
 8008724:	d006      	beq.n	8008734 <ds18b20_read+0x78>
			data |= 0x80;
 8008726:	1dfb      	adds	r3, r7, #7
 8008728:	1dfa      	adds	r2, r7, #7
 800872a:	7812      	ldrb	r2, [r2, #0]
 800872c:	2180      	movs	r1, #128	@ 0x80
 800872e:	4249      	negs	r1, r1
 8008730:	430a      	orrs	r2, r1
 8008732:	701a      	strb	r2, [r3, #0]
		}
		TEMP_delay(110);
 8008734:	206e      	movs	r0, #110	@ 0x6e
 8008736:	f7ff ff05 	bl	8008544 <TEMP_delay>
		MX_GPIO_Init_Output();
 800873a:	f001 fa45 	bl	8009bc8 <MX_GPIO_Init_Output>
		HAL_GPIO_WritePin(Wtemp_Output_GPIO_Port, Wtemp_Output_Pin, SET);
 800873e:	4b0a      	ldr	r3, [pc, #40]	@ (8008768 <ds18b20_read+0xac>)
 8008740:	2201      	movs	r2, #1
 8008742:	2120      	movs	r1, #32
 8008744:	0018      	movs	r0, r3
 8008746:	f004 fdfe 	bl	800d346 <HAL_GPIO_WritePin>
	for (uint8_t i = 0; i < 8; i++) {
 800874a:	1dbb      	adds	r3, r7, #6
 800874c:	781a      	ldrb	r2, [r3, #0]
 800874e:	1dbb      	adds	r3, r7, #6
 8008750:	3201      	adds	r2, #1
 8008752:	701a      	strb	r2, [r3, #0]
 8008754:	1dbb      	adds	r3, r7, #6
 8008756:	781b      	ldrb	r3, [r3, #0]
 8008758:	2b07      	cmp	r3, #7
 800875a:	d9c4      	bls.n	80086e6 <ds18b20_read+0x2a>
	}

	return data;
 800875c:	1dfb      	adds	r3, r7, #7
 800875e:	781b      	ldrb	r3, [r3, #0]
}
 8008760:	0018      	movs	r0, r3
 8008762:	46bd      	mov	sp, r7
 8008764:	b002      	add	sp, #8
 8008766:	bd80      	pop	{r7, pc}
 8008768:	50000400 	.word	0x50000400

0800876c <Temperature_Read>:

float Temperature_Read() {
 800876c:	b580      	push	{r7, lr}
 800876e:	b082      	sub	sp, #8
 8008770:	af00      	add	r7, sp, #0



	if (!ds18b20_init())
 8008772:	f7ff ff01 	bl	8008578 <ds18b20_init>
 8008776:	1e03      	subs	r3, r0, #0
 8008778:	d101      	bne.n	800877e <Temperature_Read+0x12>
		return 0;
 800877a:	2300      	movs	r3, #0
 800877c:	e05c      	b.n	8008838 <Temperature_Read+0xcc>
	ds18b20_write(0xCC);
 800877e:	20cc      	movs	r0, #204	@ 0xcc
 8008780:	f7ff ff54 	bl	800862c <ds18b20_write>
	ds18b20_write(0x44);
 8008784:	2044      	movs	r0, #68	@ 0x44
 8008786:	f7ff ff51 	bl	800862c <ds18b20_write>
	if (!ds18b20_init())
 800878a:	f7ff fef5 	bl	8008578 <ds18b20_init>
 800878e:	1e03      	subs	r3, r0, #0
 8008790:	d101      	bne.n	8008796 <Temperature_Read+0x2a>
		return 0;
 8008792:	2300      	movs	r3, #0
 8008794:	e050      	b.n	8008838 <Temperature_Read+0xcc>
	ds18b20_write(0xCC);
 8008796:	20cc      	movs	r0, #204	@ 0xcc
 8008798:	f7ff ff48 	bl	800862c <ds18b20_write>
	ds18b20_write(0xBE);
 800879c:	20be      	movs	r0, #190	@ 0xbe
 800879e:	f7ff ff45 	bl	800862c <ds18b20_write>

	int temp = ds18b20_read();
 80087a2:	f7ff ff8b 	bl	80086bc <ds18b20_read>
 80087a6:	0003      	movs	r3, r0
 80087a8:	607b      	str	r3, [r7, #4]
	temp |= ds18b20_read() << 8;
 80087aa:	f7ff ff87 	bl	80086bc <ds18b20_read>
 80087ae:	0003      	movs	r3, r0
 80087b0:	021b      	lsls	r3, r3, #8
 80087b2:	687a      	ldr	r2, [r7, #4]
 80087b4:	4313      	orrs	r3, r2
 80087b6:	607b      	str	r3, [r7, #4]

 tempC = temp * 0.0625f;
 80087b8:	6878      	ldr	r0, [r7, #4]
 80087ba:	f7f9 f821 	bl	8001800 <__aeabi_i2f>
 80087be:	1c03      	adds	r3, r0, #0
 80087c0:	21f6      	movs	r1, #246	@ 0xf6
 80087c2:	0589      	lsls	r1, r1, #22
 80087c4:	1c18      	adds	r0, r3, #0
 80087c6:	f7f8 fc3d 	bl	8001044 <__aeabi_fmul>
 80087ca:	1c03      	adds	r3, r0, #0
 80087cc:	1c1a      	adds	r2, r3, #0
 80087ce:	4b1c      	ldr	r3, [pc, #112]	@ (8008840 <Temperature_Read+0xd4>)
 80087d0:	601a      	str	r2, [r3, #0]

 if(tempC<=0 || tempC>=100 ){
 80087d2:	4b1b      	ldr	r3, [pc, #108]	@ (8008840 <Temperature_Read+0xd4>)
 80087d4:	681b      	ldr	r3, [r3, #0]
 80087d6:	2100      	movs	r1, #0
 80087d8:	1c18      	adds	r0, r3, #0
 80087da:	f7f7 fe81 	bl	80004e0 <__aeabi_fcmple>
 80087de:	1e03      	subs	r3, r0, #0
 80087e0:	d107      	bne.n	80087f2 <Temperature_Read+0x86>
 80087e2:	4b17      	ldr	r3, [pc, #92]	@ (8008840 <Temperature_Read+0xd4>)
 80087e4:	681b      	ldr	r3, [r3, #0]
 80087e6:	4917      	ldr	r1, [pc, #92]	@ (8008844 <Temperature_Read+0xd8>)
 80087e8:	1c18      	adds	r0, r3, #0
 80087ea:	f7f7 fe8d 	bl	8000508 <__aeabi_fcmpge>
 80087ee:	1e03      	subs	r3, r0, #0
 80087f0:	d016      	beq.n	8008820 <Temperature_Read+0xb4>

	 temperrorcnt++;
 80087f2:	4b15      	ldr	r3, [pc, #84]	@ (8008848 <Temperature_Read+0xdc>)
 80087f4:	781b      	ldrb	r3, [r3, #0]
 80087f6:	3301      	adds	r3, #1
 80087f8:	b2da      	uxtb	r2, r3
 80087fa:	4b13      	ldr	r3, [pc, #76]	@ (8008848 <Temperature_Read+0xdc>)
 80087fc:	701a      	strb	r2, [r3, #0]
	 if(temperrorcnt>=100){
 80087fe:	4b12      	ldr	r3, [pc, #72]	@ (8008848 <Temperature_Read+0xdc>)
 8008800:	781b      	ldrb	r3, [r3, #0]
 8008802:	2b63      	cmp	r3, #99	@ 0x63
 8008804:	d909      	bls.n	800881a <Temperature_Read+0xae>
		 tempC= prevtemp;
 8008806:	4b11      	ldr	r3, [pc, #68]	@ (800884c <Temperature_Read+0xe0>)
 8008808:	681a      	ldr	r2, [r3, #0]
 800880a:	4b0d      	ldr	r3, [pc, #52]	@ (8008840 <Temperature_Read+0xd4>)
 800880c:	601a      	str	r2, [r3, #0]
		 Wtemp_Error=1;
 800880e:	4b10      	ldr	r3, [pc, #64]	@ (8008850 <Temperature_Read+0xe4>)
 8008810:	2201      	movs	r2, #1
 8008812:	701a      	strb	r2, [r3, #0]
		 return tempC;
 8008814:	4b0a      	ldr	r3, [pc, #40]	@ (8008840 <Temperature_Read+0xd4>)
 8008816:	681b      	ldr	r3, [r3, #0]
 8008818:	e00e      	b.n	8008838 <Temperature_Read+0xcc>
	 }

	 return prevtemp;
 800881a:	4b0c      	ldr	r3, [pc, #48]	@ (800884c <Temperature_Read+0xe0>)
 800881c:	681b      	ldr	r3, [r3, #0]
 800881e:	e00b      	b.n	8008838 <Temperature_Read+0xcc>
 }
 temperrorcnt=0;
 8008820:	4b09      	ldr	r3, [pc, #36]	@ (8008848 <Temperature_Read+0xdc>)
 8008822:	2200      	movs	r2, #0
 8008824:	701a      	strb	r2, [r3, #0]
 Wtemp_Error=0;
 8008826:	4b0a      	ldr	r3, [pc, #40]	@ (8008850 <Temperature_Read+0xe4>)
 8008828:	2200      	movs	r2, #0
 800882a:	701a      	strb	r2, [r3, #0]
 tempC= prevtemp;
 800882c:	4b07      	ldr	r3, [pc, #28]	@ (800884c <Temperature_Read+0xe0>)
 800882e:	681a      	ldr	r2, [r3, #0]
 8008830:	4b03      	ldr	r3, [pc, #12]	@ (8008840 <Temperature_Read+0xd4>)
 8008832:	601a      	str	r2, [r3, #0]
	return tempC;
 8008834:	4b02      	ldr	r3, [pc, #8]	@ (8008840 <Temperature_Read+0xd4>)
 8008836:	681b      	ldr	r3, [r3, #0]
}
 8008838:	1c18      	adds	r0, r3, #0
 800883a:	46bd      	mov	sp, r7
 800883c:	b002      	add	sp, #8
 800883e:	bd80      	pop	{r7, pc}
 8008840:	20000854 	.word	0x20000854
 8008844:	42c80000 	.word	0x42c80000
 8008848:	2000085c 	.word	0x2000085c
 800884c:	20000858 	.word	0x20000858
 8008850:	2000085d 	.word	0x2000085d

08008854 <HAL_GPIO_EXTI_Falling_Callback>:
extern uint8_t Wtemp_Error;
#define RES2 (7500.0/0.66)
#define ECREF 200.0

void HAL_GPIO_EXTI_Falling_Callback(uint16_t GPIO_Pin)
{
 8008854:	b580      	push	{r7, lr}
 8008856:	b082      	sub	sp, #8
 8008858:	af00      	add	r7, sp, #0
 800885a:	0002      	movs	r2, r0
 800885c:	1dbb      	adds	r3, r7, #6
 800885e:	801a      	strh	r2, [r3, #0]
  if (GPIO_Pin == GPIO_PIN_10)
 8008860:	1dbb      	adds	r3, r7, #6
 8008862:	881a      	ldrh	r2, [r3, #0]
 8008864:	2380      	movs	r3, #128	@ 0x80
 8008866:	00db      	lsls	r3, r3, #3
 8008868:	429a      	cmp	r2, r3
 800886a:	d107      	bne.n	800887c <HAL_GPIO_EXTI_Falling_Callback+0x28>
  {
	  pressStartTime = HAL_GetTick(); // record press start
 800886c:	f002 ff94 	bl	800b798 <HAL_GetTick>
 8008870:	0002      	movs	r2, r0
 8008872:	4b04      	ldr	r3, [pc, #16]	@ (8008884 <HAL_GPIO_EXTI_Falling_Callback+0x30>)
 8008874:	601a      	str	r2, [r3, #0]
	   buttonHandled = 0;              // reset flag
 8008876:	4b04      	ldr	r3, [pc, #16]	@ (8008888 <HAL_GPIO_EXTI_Falling_Callback+0x34>)
 8008878:	2200      	movs	r2, #0
 800887a:	701a      	strb	r2, [r3, #0]

  }

}
 800887c:	46c0      	nop			@ (mov r8, r8)
 800887e:	46bd      	mov	sp, r7
 8008880:	b002      	add	sp, #8
 8008882:	bd80      	pop	{r7, pc}
 8008884:	20000884 	.word	0x20000884
 8008888:	20000004 	.word	0x20000004

0800888c <CheckButtonPress>:

// ---------- BUTTON HANDLER ----------
void CheckButtonPress(void)
{
 800888c:	b5b0      	push	{r4, r5, r7, lr}
 800888e:	b084      	sub	sp, #16
 8008890:	af00      	add	r7, sp, #0
    uint8_t buttonState = HAL_GPIO_ReadPin(GPIOC, GPIO_PIN_10);
 8008892:	250f      	movs	r5, #15
 8008894:	197c      	adds	r4, r7, r5
 8008896:	2380      	movs	r3, #128	@ 0x80
 8008898:	00db      	lsls	r3, r3, #3
 800889a:	4aa6      	ldr	r2, [pc, #664]	@ (8008b34 <CheckButtonPress+0x2a8>)
 800889c:	0019      	movs	r1, r3
 800889e:	0010      	movs	r0, r2
 80088a0:	f004 fd34 	bl	800d30c <HAL_GPIO_ReadPin>
 80088a4:	0003      	movs	r3, r0
 80088a6:	7023      	strb	r3, [r4, #0]

    if (buttonState == GPIO_PIN_SET) // released
 80088a8:	197b      	adds	r3, r7, r5
 80088aa:	781b      	ldrb	r3, [r3, #0]
 80088ac:	2b01      	cmp	r3, #1
 80088ae:	d000      	beq.n	80088b2 <CheckButtonPress+0x26>
 80088b0:	e13c      	b.n	8008b2c <CheckButtonPress+0x2a0>
    {
        uint32_t heldTime = HAL_GetTick() - pressStartTime;
 80088b2:	f002 ff71 	bl	800b798 <HAL_GetTick>
 80088b6:	0002      	movs	r2, r0
 80088b8:	4b9f      	ldr	r3, [pc, #636]	@ (8008b38 <CheckButtonPress+0x2ac>)
 80088ba:	681b      	ldr	r3, [r3, #0]
 80088bc:	1ad3      	subs	r3, r2, r3
 80088be:	60bb      	str	r3, [r7, #8]

        // CASE 1: LED TEST (<3s)
        if (heldTime < PH_PRESS_TIME)
 80088c0:	68bb      	ldr	r3, [r7, #8]
 80088c2:	4a9e      	ldr	r2, [pc, #632]	@ (8008b3c <CheckButtonPress+0x2b0>)
 80088c4:	4293      	cmp	r3, r2
 80088c6:	d814      	bhi.n	80088f2 <CheckButtonPress+0x66>
        {
            PH_4(1);
 80088c8:	2001      	movs	r0, #1
 80088ca:	f7ff f83d 	bl	8007948 <PH_4>
            PH_7(1);
 80088ce:	2001      	movs	r0, #1
 80088d0:	f7ff f850 	bl	8007974 <PH_7>
            EC_LED(1);
 80088d4:	2001      	movs	r0, #1
 80088d6:	f7ff f863 	bl	80079a0 <EC_LED>
            calibration_fail(1);
 80088da:	2001      	movs	r0, #1
 80088dc:	f7ff f874 	bl	80079c8 <calibration_fail>

            ledTestActive = 1;
 80088e0:	4b97      	ldr	r3, [pc, #604]	@ (8008b40 <CheckButtonPress+0x2b4>)
 80088e2:	2201      	movs	r2, #1
 80088e4:	701a      	strb	r2, [r3, #0]
            ledTestStart = HAL_GetTick();
 80088e6:	f002 ff57 	bl	800b798 <HAL_GetTick>
 80088ea:	0002      	movs	r2, r0
 80088ec:	4b95      	ldr	r3, [pc, #596]	@ (8008b44 <CheckButtonPress+0x2b8>)
 80088ee:	601a      	str	r2, [r3, #0]
 80088f0:	e119      	b.n	8008b26 <CheckButtonPress+0x29a>
        }

        // CASE 2: pH CALIBRATION (3s - 10s)
        else if (heldTime >= PH_PRESS_TIME && heldTime < EC_PRESS_TIME)
 80088f2:	68bb      	ldr	r3, [r7, #8]
 80088f4:	4a91      	ldr	r2, [pc, #580]	@ (8008b3c <CheckButtonPress+0x2b0>)
 80088f6:	4293      	cmp	r3, r2
 80088f8:	d800      	bhi.n	80088fc <CheckButtonPress+0x70>
 80088fa:	e074      	b.n	80089e6 <CheckButtonPress+0x15a>
 80088fc:	68bb      	ldr	r3, [r7, #8]
 80088fe:	4a92      	ldr	r2, [pc, #584]	@ (8008b48 <CheckButtonPress+0x2bc>)
 8008900:	4293      	cmp	r3, r2
 8008902:	d900      	bls.n	8008906 <CheckButtonPress+0x7a>
 8008904:	e06f      	b.n	80089e6 <CheckButtonPress+0x15a>
        {
            uint16_t Voltage = (uint16_t)((PHrawValue / 4096.0) * 3300);
 8008906:	4b91      	ldr	r3, [pc, #580]	@ (8008b4c <CheckButtonPress+0x2c0>)
 8008908:	881b      	ldrh	r3, [r3, #0]
 800890a:	0018      	movs	r0, r3
 800890c:	f7fa ff5c 	bl	80037c8 <__aeabi_i2d>
 8008910:	2200      	movs	r2, #0
 8008912:	4b8f      	ldr	r3, [pc, #572]	@ (8008b50 <CheckButtonPress+0x2c4>)
 8008914:	f7f9 fbd0 	bl	80020b8 <__aeabi_ddiv>
 8008918:	0002      	movs	r2, r0
 800891a:	000b      	movs	r3, r1
 800891c:	0010      	movs	r0, r2
 800891e:	0019      	movs	r1, r3
 8008920:	2200      	movs	r2, #0
 8008922:	4b8c      	ldr	r3, [pc, #560]	@ (8008b54 <CheckButtonPress+0x2c8>)
 8008924:	f7fa f802 	bl	800292c <__aeabi_dmul>
 8008928:	0002      	movs	r2, r0
 800892a:	000b      	movs	r3, r1
 800892c:	1dbc      	adds	r4, r7, #6
 800892e:	0010      	movs	r0, r2
 8008930:	0019      	movs	r1, r3
 8008932:	f7f7 fe4f 	bl	80005d4 <__aeabi_d2uiz>
 8008936:	0003      	movs	r3, r0
 8008938:	8023      	strh	r3, [r4, #0]



            // pH 4 calibration
            if ((Voltage >= 1150) && (Voltage <= 1250))
 800893a:	1dbb      	adds	r3, r7, #6
 800893c:	881b      	ldrh	r3, [r3, #0]
 800893e:	4a86      	ldr	r2, [pc, #536]	@ (8008b58 <CheckButtonPress+0x2cc>)
 8008940:	4293      	cmp	r3, r2
 8008942:	d917      	bls.n	8008974 <CheckButtonPress+0xe8>
 8008944:	1dbb      	adds	r3, r7, #6
 8008946:	881b      	ldrh	r3, [r3, #0]
 8008948:	4a84      	ldr	r2, [pc, #528]	@ (8008b5c <CheckButtonPress+0x2d0>)
 800894a:	4293      	cmp	r3, r2
 800894c:	d812      	bhi.n	8008974 <CheckButtonPress+0xe8>
            {
            	Phvalueflag=true;
 800894e:	4b84      	ldr	r3, [pc, #528]	@ (8008b60 <CheckButtonPress+0x2d4>)
 8008950:	2201      	movs	r2, #1
 8008952:	701a      	strb	r2, [r3, #0]
            	Acidic_voltage = Voltage;
 8008954:	1dbb      	adds	r3, r7, #6
 8008956:	881a      	ldrh	r2, [r3, #0]
 8008958:	4b82      	ldr	r3, [pc, #520]	@ (8008b64 <CheckButtonPress+0x2d8>)
 800895a:	601a      	str	r2, [r3, #0]
                PH_4(1);
 800895c:	2001      	movs	r0, #1
 800895e:	f7fe fff3 	bl	8007948 <PH_4>
                ph4Active = 1;
 8008962:	4b81      	ldr	r3, [pc, #516]	@ (8008b68 <CheckButtonPress+0x2dc>)
 8008964:	2201      	movs	r2, #1
 8008966:	701a      	strb	r2, [r3, #0]
                ph4Start = HAL_GetTick();
 8008968:	f002 ff16 	bl	800b798 <HAL_GetTick>
 800896c:	0002      	movs	r2, r0
 800896e:	4b7f      	ldr	r3, [pc, #508]	@ (8008b6c <CheckButtonPress+0x2e0>)
 8008970:	601a      	str	r2, [r3, #0]
 8008972:	e02f      	b.n	80089d4 <CheckButtonPress+0x148>



            }
            // pH 7 calibration
            else if ((Voltage >= 975) && (Voltage <= 1075))
 8008974:	1dbb      	adds	r3, r7, #6
 8008976:	881b      	ldrh	r3, [r3, #0]
 8008978:	4a7d      	ldr	r2, [pc, #500]	@ (8008b70 <CheckButtonPress+0x2e4>)
 800897a:	4293      	cmp	r3, r2
 800897c:	d917      	bls.n	80089ae <CheckButtonPress+0x122>
 800897e:	1dbb      	adds	r3, r7, #6
 8008980:	881b      	ldrh	r3, [r3, #0]
 8008982:	4a7c      	ldr	r2, [pc, #496]	@ (8008b74 <CheckButtonPress+0x2e8>)
 8008984:	4293      	cmp	r3, r2
 8008986:	d812      	bhi.n	80089ae <CheckButtonPress+0x122>
            {
            	Phvalueflag=true;
 8008988:	4b75      	ldr	r3, [pc, #468]	@ (8008b60 <CheckButtonPress+0x2d4>)
 800898a:	2201      	movs	r2, #1
 800898c:	701a      	strb	r2, [r3, #0]
                Neutral_Voltage = Voltage;
 800898e:	1dbb      	adds	r3, r7, #6
 8008990:	881a      	ldrh	r2, [r3, #0]
 8008992:	4b79      	ldr	r3, [pc, #484]	@ (8008b78 <CheckButtonPress+0x2ec>)
 8008994:	601a      	str	r2, [r3, #0]
                PH_7(1);
 8008996:	2001      	movs	r0, #1
 8008998:	f7fe ffec 	bl	8007974 <PH_7>
                ph7Active = 1;
 800899c:	4b77      	ldr	r3, [pc, #476]	@ (8008b7c <CheckButtonPress+0x2f0>)
 800899e:	2201      	movs	r2, #1
 80089a0:	701a      	strb	r2, [r3, #0]


                ph7Start = HAL_GetTick();
 80089a2:	f002 fef9 	bl	800b798 <HAL_GetTick>
 80089a6:	0002      	movs	r2, r0
 80089a8:	4b75      	ldr	r3, [pc, #468]	@ (8008b80 <CheckButtonPress+0x2f4>)
 80089aa:	601a      	str	r2, [r3, #0]
 80089ac:	e012      	b.n	80089d4 <CheckButtonPress+0x148>
            }
            else
            {

				Acidic_voltage = 1200;
 80089ae:	4b6d      	ldr	r3, [pc, #436]	@ (8008b64 <CheckButtonPress+0x2d8>)
 80089b0:	2296      	movs	r2, #150	@ 0x96
 80089b2:	00d2      	lsls	r2, r2, #3
 80089b4:	601a      	str	r2, [r3, #0]
                Neutral_Voltage = 1024;
 80089b6:	4b70      	ldr	r3, [pc, #448]	@ (8008b78 <CheckButtonPress+0x2ec>)
 80089b8:	2280      	movs	r2, #128	@ 0x80
 80089ba:	00d2      	lsls	r2, r2, #3
 80089bc:	601a      	str	r2, [r3, #0]
                calibration_fail(1);
 80089be:	2001      	movs	r0, #1
 80089c0:	f7ff f802 	bl	80079c8 <calibration_fail>
                calibrationFailActive = 1;
 80089c4:	4b6f      	ldr	r3, [pc, #444]	@ (8008b84 <CheckButtonPress+0x2f8>)
 80089c6:	2201      	movs	r2, #1
 80089c8:	701a      	strb	r2, [r3, #0]
                calibrationFailStart = HAL_GetTick();
 80089ca:	f002 fee5 	bl	800b798 <HAL_GetTick>
 80089ce:	0002      	movs	r2, r0
 80089d0:	4b6d      	ldr	r3, [pc, #436]	@ (8008b88 <CheckButtonPress+0x2fc>)
 80089d2:	601a      	str	r2, [r3, #0]
            }

            write_EEPROM();
 80089d4:	f7fb fbba 	bl	800414c <write_EEPROM>
            read_EEPROM();
 80089d8:	f7fb fee2 	bl	80047a0 <read_EEPROM>
            backup_write_EEPROM();
 80089dc:	f7fc f84c 	bl	8004a78 <backup_write_EEPROM>
            backup_read_EEPROM();
 80089e0:	f7fc fb80 	bl	80050e4 <backup_read_EEPROM>
        {
 80089e4:	e09f      	b.n	8008b26 <CheckButtonPress+0x29a>
        // CASE 3: EC CALIBRATION (>10s)
        else
        {

            static float rawECsolution;
            float KValueTemp = 0;
 80089e6:	2300      	movs	r3, #0
 80089e8:	603b      	str	r3, [r7, #0]

            if ((ECvalueRaw >= 0.3f) && (ECvalueRaw <= 1.9f))
 80089ea:	4b68      	ldr	r3, [pc, #416]	@ (8008b8c <CheckButtonPress+0x300>)
 80089ec:	681b      	ldr	r3, [r3, #0]
 80089ee:	4968      	ldr	r1, [pc, #416]	@ (8008b90 <CheckButtonPress+0x304>)
 80089f0:	1c18      	adds	r0, r3, #0
 80089f2:	f7f7 fd89 	bl	8000508 <__aeabi_fcmpge>
 80089f6:	1e03      	subs	r3, r0, #0
 80089f8:	d02a      	beq.n	8008a50 <CheckButtonPress+0x1c4>
 80089fa:	4b64      	ldr	r3, [pc, #400]	@ (8008b8c <CheckButtonPress+0x300>)
 80089fc:	681b      	ldr	r3, [r3, #0]
 80089fe:	4965      	ldr	r1, [pc, #404]	@ (8008b94 <CheckButtonPress+0x308>)
 8008a00:	1c18      	adds	r0, r3, #0
 8008a02:	f7f7 fd6d 	bl	80004e0 <__aeabi_fcmple>
 8008a06:	1e03      	subs	r3, r0, #0
 8008a08:	d022      	beq.n	8008a50 <CheckButtonPress+0x1c4>
            {
                if (!Wtemp_Error)
 8008a0a:	4b63      	ldr	r3, [pc, #396]	@ (8008b98 <CheckButtonPress+0x30c>)
 8008a0c:	781b      	ldrb	r3, [r3, #0]
 8008a0e:	2b00      	cmp	r3, #0
 8008a10:	d11a      	bne.n	8008a48 <CheckButtonPress+0x1bc>
                    rawECsolution = 1.413f * (1.0f + 0.0185f * (Wtemp - 25.0f));
 8008a12:	4b62      	ldr	r3, [pc, #392]	@ (8008b9c <CheckButtonPress+0x310>)
 8008a14:	681b      	ldr	r3, [r3, #0]
 8008a16:	4962      	ldr	r1, [pc, #392]	@ (8008ba0 <CheckButtonPress+0x314>)
 8008a18:	1c18      	adds	r0, r3, #0
 8008a1a:	f7f8 fc6d 	bl	80012f8 <__aeabi_fsub>
 8008a1e:	1c03      	adds	r3, r0, #0
 8008a20:	4960      	ldr	r1, [pc, #384]	@ (8008ba4 <CheckButtonPress+0x318>)
 8008a22:	1c18      	adds	r0, r3, #0
 8008a24:	f7f8 fb0e 	bl	8001044 <__aeabi_fmul>
 8008a28:	1c03      	adds	r3, r0, #0
 8008a2a:	21fe      	movs	r1, #254	@ 0xfe
 8008a2c:	0589      	lsls	r1, r1, #22
 8008a2e:	1c18      	adds	r0, r3, #0
 8008a30:	f7f7 ff48 	bl	80008c4 <__aeabi_fadd>
 8008a34:	1c03      	adds	r3, r0, #0
 8008a36:	495c      	ldr	r1, [pc, #368]	@ (8008ba8 <CheckButtonPress+0x31c>)
 8008a38:	1c18      	adds	r0, r3, #0
 8008a3a:	f7f8 fb03 	bl	8001044 <__aeabi_fmul>
 8008a3e:	1c03      	adds	r3, r0, #0
 8008a40:	1c1a      	adds	r2, r3, #0
 8008a42:	4b5a      	ldr	r3, [pc, #360]	@ (8008bac <CheckButtonPress+0x320>)
 8008a44:	601a      	str	r2, [r3, #0]
                if (!Wtemp_Error)
 8008a46:	e012      	b.n	8008a6e <CheckButtonPress+0x1e2>
                else
                	rawECsolution = 1.413f * (1.0f + 0.0185f * (25.0f - 25.0f));
 8008a48:	4b58      	ldr	r3, [pc, #352]	@ (8008bac <CheckButtonPress+0x320>)
 8008a4a:	4a57      	ldr	r2, [pc, #348]	@ (8008ba8 <CheckButtonPress+0x31c>)
 8008a4c:	601a      	str	r2, [r3, #0]
                if (!Wtemp_Error)
 8008a4e:	e00e      	b.n	8008a6e <CheckButtonPress+0x1e2>
            }
            else
            {
            	kvalue = 1;
 8008a50:	4b57      	ldr	r3, [pc, #348]	@ (8008bb0 <CheckButtonPress+0x324>)
 8008a52:	22fe      	movs	r2, #254	@ 0xfe
 8008a54:	0592      	lsls	r2, r2, #22
 8008a56:	601a      	str	r2, [r3, #0]
                calibration_fail(1);
 8008a58:	2001      	movs	r0, #1
 8008a5a:	f7fe ffb5 	bl	80079c8 <calibration_fail>
                calibrationFailActive = 1;
 8008a5e:	4b49      	ldr	r3, [pc, #292]	@ (8008b84 <CheckButtonPress+0x2f8>)
 8008a60:	2201      	movs	r2, #1
 8008a62:	701a      	strb	r2, [r3, #0]
                calibrationFailStart = HAL_GetTick();
 8008a64:	f002 fe98 	bl	800b798 <HAL_GetTick>
 8008a68:	0002      	movs	r2, r0
 8008a6a:	4b47      	ldr	r3, [pc, #284]	@ (8008b88 <CheckButtonPress+0x2fc>)
 8008a6c:	601a      	str	r2, [r3, #0]

            }

            KValueTemp = (RES2 * ECREF * rawECsolution) / (1000.0f * Ec_Voltage * 10.0f);
 8008a6e:	4b4f      	ldr	r3, [pc, #316]	@ (8008bac <CheckButtonPress+0x320>)
 8008a70:	681b      	ldr	r3, [r3, #0]
 8008a72:	1c18      	adds	r0, r3, #0
 8008a74:	f7fa fefa 	bl	800386c <__aeabi_f2d>
 8008a78:	4a4e      	ldr	r2, [pc, #312]	@ (8008bb4 <CheckButtonPress+0x328>)
 8008a7a:	4b4f      	ldr	r3, [pc, #316]	@ (8008bb8 <CheckButtonPress+0x32c>)
 8008a7c:	f7f9 ff56 	bl	800292c <__aeabi_dmul>
 8008a80:	0002      	movs	r2, r0
 8008a82:	000b      	movs	r3, r1
 8008a84:	0014      	movs	r4, r2
 8008a86:	001d      	movs	r5, r3
 8008a88:	4b4c      	ldr	r3, [pc, #304]	@ (8008bbc <CheckButtonPress+0x330>)
 8008a8a:	681b      	ldr	r3, [r3, #0]
 8008a8c:	494c      	ldr	r1, [pc, #304]	@ (8008bc0 <CheckButtonPress+0x334>)
 8008a8e:	1c18      	adds	r0, r3, #0
 8008a90:	f7f8 fad8 	bl	8001044 <__aeabi_fmul>
 8008a94:	1c03      	adds	r3, r0, #0
 8008a96:	494b      	ldr	r1, [pc, #300]	@ (8008bc4 <CheckButtonPress+0x338>)
 8008a98:	1c18      	adds	r0, r3, #0
 8008a9a:	f7f8 fad3 	bl	8001044 <__aeabi_fmul>
 8008a9e:	1c03      	adds	r3, r0, #0
 8008aa0:	1c18      	adds	r0, r3, #0
 8008aa2:	f7fa fee3 	bl	800386c <__aeabi_f2d>
 8008aa6:	0002      	movs	r2, r0
 8008aa8:	000b      	movs	r3, r1
 8008aaa:	0020      	movs	r0, r4
 8008aac:	0029      	movs	r1, r5
 8008aae:	f7f9 fb03 	bl	80020b8 <__aeabi_ddiv>
 8008ab2:	0002      	movs	r2, r0
 8008ab4:	000b      	movs	r3, r1
 8008ab6:	0010      	movs	r0, r2
 8008ab8:	0019      	movs	r1, r3
 8008aba:	f7fa ff1f 	bl	80038fc <__aeabi_d2f>
 8008abe:	1c03      	adds	r3, r0, #0
 8008ac0:	603b      	str	r3, [r7, #0]

            if ((KValueTemp >= 0.3f) && (KValueTemp <= 10.0f))
 8008ac2:	4933      	ldr	r1, [pc, #204]	@ (8008b90 <CheckButtonPress+0x304>)
 8008ac4:	6838      	ldr	r0, [r7, #0]
 8008ac6:	f7f7 fd1f 	bl	8000508 <__aeabi_fcmpge>
 8008aca:	1e03      	subs	r3, r0, #0
 8008acc:	d014      	beq.n	8008af8 <CheckButtonPress+0x26c>
 8008ace:	493d      	ldr	r1, [pc, #244]	@ (8008bc4 <CheckButtonPress+0x338>)
 8008ad0:	6838      	ldr	r0, [r7, #0]
 8008ad2:	f7f7 fd05 	bl	80004e0 <__aeabi_fcmple>
 8008ad6:	1e03      	subs	r3, r0, #0
 8008ad8:	d00e      	beq.n	8008af8 <CheckButtonPress+0x26c>
            {
                kvalue = KValueTemp;
 8008ada:	4b35      	ldr	r3, [pc, #212]	@ (8008bb0 <CheckButtonPress+0x324>)
 8008adc:	683a      	ldr	r2, [r7, #0]
 8008ade:	601a      	str	r2, [r3, #0]
                EC_LED(1);
 8008ae0:	2001      	movs	r0, #1
 8008ae2:	f7fe ff5d 	bl	80079a0 <EC_LED>
                ecActive = 1;
 8008ae6:	4b38      	ldr	r3, [pc, #224]	@ (8008bc8 <CheckButtonPress+0x33c>)
 8008ae8:	2201      	movs	r2, #1
 8008aea:	701a      	strb	r2, [r3, #0]
                ecStart = HAL_GetTick();
 8008aec:	f002 fe54 	bl	800b798 <HAL_GetTick>
 8008af0:	0002      	movs	r2, r0
 8008af2:	4b36      	ldr	r3, [pc, #216]	@ (8008bcc <CheckButtonPress+0x340>)
 8008af4:	601a      	str	r2, [r3, #0]
 8008af6:	e00e      	b.n	8008b16 <CheckButtonPress+0x28a>

            }
            else
            {
                kvalue = 1;
 8008af8:	4b2d      	ldr	r3, [pc, #180]	@ (8008bb0 <CheckButtonPress+0x324>)
 8008afa:	22fe      	movs	r2, #254	@ 0xfe
 8008afc:	0592      	lsls	r2, r2, #22
 8008afe:	601a      	str	r2, [r3, #0]
                calibration_fail(1);
 8008b00:	2001      	movs	r0, #1
 8008b02:	f7fe ff61 	bl	80079c8 <calibration_fail>
                calibrationFailActive = 1;
 8008b06:	4b1f      	ldr	r3, [pc, #124]	@ (8008b84 <CheckButtonPress+0x2f8>)
 8008b08:	2201      	movs	r2, #1
 8008b0a:	701a      	strb	r2, [r3, #0]
                calibrationFailStart = HAL_GetTick();
 8008b0c:	f002 fe44 	bl	800b798 <HAL_GetTick>
 8008b10:	0002      	movs	r2, r0
 8008b12:	4b1d      	ldr	r3, [pc, #116]	@ (8008b88 <CheckButtonPress+0x2fc>)
 8008b14:	601a      	str	r2, [r3, #0]
            }

            write_EEPROM();
 8008b16:	f7fb fb19 	bl	800414c <write_EEPROM>
            read_EEPROM();
 8008b1a:	f7fb fe41 	bl	80047a0 <read_EEPROM>
            backup_write_EEPROM();
 8008b1e:	f7fb ffab 	bl	8004a78 <backup_write_EEPROM>
            backup_read_EEPROM();
 8008b22:	f7fc fadf 	bl	80050e4 <backup_read_EEPROM>
        }

        buttonHandled = 1;
 8008b26:	4b2a      	ldr	r3, [pc, #168]	@ (8008bd0 <CheckButtonPress+0x344>)
 8008b28:	2201      	movs	r2, #1
 8008b2a:	701a      	strb	r2, [r3, #0]
    }
}
 8008b2c:	46c0      	nop			@ (mov r8, r8)
 8008b2e:	46bd      	mov	sp, r7
 8008b30:	b004      	add	sp, #16
 8008b32:	bdb0      	pop	{r4, r5, r7, pc}
 8008b34:	50000800 	.word	0x50000800
 8008b38:	20000884 	.word	0x20000884
 8008b3c:	00000bb7 	.word	0x00000bb7
 8008b40:	2000085e 	.word	0x2000085e
 8008b44:	20000860 	.word	0x20000860
 8008b48:	0000270f 	.word	0x0000270f
 8008b4c:	2000076c 	.word	0x2000076c
 8008b50:	40b00000 	.word	0x40b00000
 8008b54:	40a9c800 	.word	0x40a9c800
 8008b58:	0000047d 	.word	0x0000047d
 8008b5c:	000004e2 	.word	0x000004e2
 8008b60:	20000002 	.word	0x20000002
 8008b64:	20000888 	.word	0x20000888
 8008b68:	2000086c 	.word	0x2000086c
 8008b6c:	20000870 	.word	0x20000870
 8008b70:	000003ce 	.word	0x000003ce
 8008b74:	00000433 	.word	0x00000433
 8008b78:	2000088c 	.word	0x2000088c
 8008b7c:	20000874 	.word	0x20000874
 8008b80:	20000878 	.word	0x20000878
 8008b84:	20000864 	.word	0x20000864
 8008b88:	20000868 	.word	0x20000868
 8008b8c:	200002b8 	.word	0x200002b8
 8008b90:	3e99999a 	.word	0x3e99999a
 8008b94:	3ff33333 	.word	0x3ff33333
 8008b98:	2000085d 	.word	0x2000085d
 8008b9c:	20000898 	.word	0x20000898
 8008ba0:	41c80000 	.word	0x41c80000
 8008ba4:	3c978d50 	.word	0x3c978d50
 8008ba8:	3fb4dd2f 	.word	0x3fb4dd2f
 8008bac:	20000894 	.word	0x20000894
 8008bb0:	20000890 	.word	0x20000890
 8008bb4:	a2e8ba2f 	.word	0xa2e8ba2f
 8008bb8:	414156eb 	.word	0x414156eb
 8008bbc:	200002f4 	.word	0x200002f4
 8008bc0:	447a0000 	.word	0x447a0000
 8008bc4:	41200000 	.word	0x41200000
 8008bc8:	2000087c 	.word	0x2000087c
 8008bcc:	20000880 	.word	0x20000880
 8008bd0:	20000004 	.word	0x20000004

08008bd4 <AnyLEDActive>:

uint8_t AnyLEDActive(void)
{
 8008bd4:	b580      	push	{r7, lr}
 8008bd6:	af00      	add	r7, sp, #0
    return (ledTestActive || ph4Active || ph7Active || ecActive || calibrationFailActive);
 8008bd8:	4b0d      	ldr	r3, [pc, #52]	@ (8008c10 <AnyLEDActive+0x3c>)
 8008bda:	781b      	ldrb	r3, [r3, #0]
 8008bdc:	2b00      	cmp	r3, #0
 8008bde:	d10f      	bne.n	8008c00 <AnyLEDActive+0x2c>
 8008be0:	4b0c      	ldr	r3, [pc, #48]	@ (8008c14 <AnyLEDActive+0x40>)
 8008be2:	781b      	ldrb	r3, [r3, #0]
 8008be4:	2b00      	cmp	r3, #0
 8008be6:	d10b      	bne.n	8008c00 <AnyLEDActive+0x2c>
 8008be8:	4b0b      	ldr	r3, [pc, #44]	@ (8008c18 <AnyLEDActive+0x44>)
 8008bea:	781b      	ldrb	r3, [r3, #0]
 8008bec:	2b00      	cmp	r3, #0
 8008bee:	d107      	bne.n	8008c00 <AnyLEDActive+0x2c>
 8008bf0:	4b0a      	ldr	r3, [pc, #40]	@ (8008c1c <AnyLEDActive+0x48>)
 8008bf2:	781b      	ldrb	r3, [r3, #0]
 8008bf4:	2b00      	cmp	r3, #0
 8008bf6:	d103      	bne.n	8008c00 <AnyLEDActive+0x2c>
 8008bf8:	4b09      	ldr	r3, [pc, #36]	@ (8008c20 <AnyLEDActive+0x4c>)
 8008bfa:	781b      	ldrb	r3, [r3, #0]
 8008bfc:	2b00      	cmp	r3, #0
 8008bfe:	d001      	beq.n	8008c04 <AnyLEDActive+0x30>
 8008c00:	2301      	movs	r3, #1
 8008c02:	e000      	b.n	8008c06 <AnyLEDActive+0x32>
 8008c04:	2300      	movs	r3, #0
 8008c06:	b2db      	uxtb	r3, r3
}
 8008c08:	0018      	movs	r0, r3
 8008c0a:	46bd      	mov	sp, r7
 8008c0c:	bd80      	pop	{r7, pc}
 8008c0e:	46c0      	nop			@ (mov r8, r8)
 8008c10:	2000085e 	.word	0x2000085e
 8008c14:	2000086c 	.word	0x2000086c
 8008c18:	20000874 	.word	0x20000874
 8008c1c:	2000087c 	.word	0x2000087c
 8008c20:	20000864 	.word	0x20000864

08008c24 <UpdateLEDTimers>:

void UpdateLEDTimers(void)
{
 8008c24:	b580      	push	{r7, lr}
 8008c26:	b082      	sub	sp, #8
 8008c28:	af00      	add	r7, sp, #0
    uint32_t now = HAL_GetTick();
 8008c2a:	f002 fdb5 	bl	800b798 <HAL_GetTick>
 8008c2e:	0003      	movs	r3, r0
 8008c30:	607b      	str	r3, [r7, #4]

    if (ledTestActive && (now - ledTestStart >= LED_TIMEOUT_MS))
 8008c32:	4b31      	ldr	r3, [pc, #196]	@ (8008cf8 <UpdateLEDTimers+0xd4>)
 8008c34:	781b      	ldrb	r3, [r3, #0]
 8008c36:	2b00      	cmp	r3, #0
 8008c38:	d015      	beq.n	8008c66 <UpdateLEDTimers+0x42>
 8008c3a:	4b30      	ldr	r3, [pc, #192]	@ (8008cfc <UpdateLEDTimers+0xd8>)
 8008c3c:	681b      	ldr	r3, [r3, #0]
 8008c3e:	687a      	ldr	r2, [r7, #4]
 8008c40:	1ad3      	subs	r3, r2, r3
 8008c42:	4a2f      	ldr	r2, [pc, #188]	@ (8008d00 <UpdateLEDTimers+0xdc>)
 8008c44:	4293      	cmp	r3, r2
 8008c46:	d90e      	bls.n	8008c66 <UpdateLEDTimers+0x42>
    {
        PH_4(0);
 8008c48:	2000      	movs	r0, #0
 8008c4a:	f7fe fe7d 	bl	8007948 <PH_4>
        PH_7(0);
 8008c4e:	2000      	movs	r0, #0
 8008c50:	f7fe fe90 	bl	8007974 <PH_7>
        EC_LED(0);
 8008c54:	2000      	movs	r0, #0
 8008c56:	f7fe fea3 	bl	80079a0 <EC_LED>
        calibration_fail(0);
 8008c5a:	2000      	movs	r0, #0
 8008c5c:	f7fe feb4 	bl	80079c8 <calibration_fail>
        ledTestActive = 0;
 8008c60:	4b25      	ldr	r3, [pc, #148]	@ (8008cf8 <UpdateLEDTimers+0xd4>)
 8008c62:	2200      	movs	r2, #0
 8008c64:	701a      	strb	r2, [r3, #0]
    }

    if (ph4Active && (now - ph4Start >= LED_TIMEOUT_MS))
 8008c66:	4b27      	ldr	r3, [pc, #156]	@ (8008d04 <UpdateLEDTimers+0xe0>)
 8008c68:	781b      	ldrb	r3, [r3, #0]
 8008c6a:	2b00      	cmp	r3, #0
 8008c6c:	d00c      	beq.n	8008c88 <UpdateLEDTimers+0x64>
 8008c6e:	4b26      	ldr	r3, [pc, #152]	@ (8008d08 <UpdateLEDTimers+0xe4>)
 8008c70:	681b      	ldr	r3, [r3, #0]
 8008c72:	687a      	ldr	r2, [r7, #4]
 8008c74:	1ad3      	subs	r3, r2, r3
 8008c76:	4a22      	ldr	r2, [pc, #136]	@ (8008d00 <UpdateLEDTimers+0xdc>)
 8008c78:	4293      	cmp	r3, r2
 8008c7a:	d905      	bls.n	8008c88 <UpdateLEDTimers+0x64>
    {
        PH_4(0);
 8008c7c:	2000      	movs	r0, #0
 8008c7e:	f7fe fe63 	bl	8007948 <PH_4>
        ph4Active = 0;
 8008c82:	4b20      	ldr	r3, [pc, #128]	@ (8008d04 <UpdateLEDTimers+0xe0>)
 8008c84:	2200      	movs	r2, #0
 8008c86:	701a      	strb	r2, [r3, #0]
    }

    if (ph7Active && (now - ph7Start >= LED_TIMEOUT_MS))
 8008c88:	4b20      	ldr	r3, [pc, #128]	@ (8008d0c <UpdateLEDTimers+0xe8>)
 8008c8a:	781b      	ldrb	r3, [r3, #0]
 8008c8c:	2b00      	cmp	r3, #0
 8008c8e:	d00c      	beq.n	8008caa <UpdateLEDTimers+0x86>
 8008c90:	4b1f      	ldr	r3, [pc, #124]	@ (8008d10 <UpdateLEDTimers+0xec>)
 8008c92:	681b      	ldr	r3, [r3, #0]
 8008c94:	687a      	ldr	r2, [r7, #4]
 8008c96:	1ad3      	subs	r3, r2, r3
 8008c98:	4a19      	ldr	r2, [pc, #100]	@ (8008d00 <UpdateLEDTimers+0xdc>)
 8008c9a:	4293      	cmp	r3, r2
 8008c9c:	d905      	bls.n	8008caa <UpdateLEDTimers+0x86>
    {
        PH_7(0);
 8008c9e:	2000      	movs	r0, #0
 8008ca0:	f7fe fe68 	bl	8007974 <PH_7>
        ph7Active = 0;
 8008ca4:	4b19      	ldr	r3, [pc, #100]	@ (8008d0c <UpdateLEDTimers+0xe8>)
 8008ca6:	2200      	movs	r2, #0
 8008ca8:	701a      	strb	r2, [r3, #0]
    }

    if (ecActive && (now - ecStart >= LED_TIMEOUT_MS))
 8008caa:	4b1a      	ldr	r3, [pc, #104]	@ (8008d14 <UpdateLEDTimers+0xf0>)
 8008cac:	781b      	ldrb	r3, [r3, #0]
 8008cae:	2b00      	cmp	r3, #0
 8008cb0:	d00c      	beq.n	8008ccc <UpdateLEDTimers+0xa8>
 8008cb2:	4b19      	ldr	r3, [pc, #100]	@ (8008d18 <UpdateLEDTimers+0xf4>)
 8008cb4:	681b      	ldr	r3, [r3, #0]
 8008cb6:	687a      	ldr	r2, [r7, #4]
 8008cb8:	1ad3      	subs	r3, r2, r3
 8008cba:	4a11      	ldr	r2, [pc, #68]	@ (8008d00 <UpdateLEDTimers+0xdc>)
 8008cbc:	4293      	cmp	r3, r2
 8008cbe:	d905      	bls.n	8008ccc <UpdateLEDTimers+0xa8>
    {
        EC_LED(0);
 8008cc0:	2000      	movs	r0, #0
 8008cc2:	f7fe fe6d 	bl	80079a0 <EC_LED>
        ecActive = 0;
 8008cc6:	4b13      	ldr	r3, [pc, #76]	@ (8008d14 <UpdateLEDTimers+0xf0>)
 8008cc8:	2200      	movs	r2, #0
 8008cca:	701a      	strb	r2, [r3, #0]
    }

    if (calibrationFailActive && (now - calibrationFailStart >= LED_TIMEOUT_MS))
 8008ccc:	4b13      	ldr	r3, [pc, #76]	@ (8008d1c <UpdateLEDTimers+0xf8>)
 8008cce:	781b      	ldrb	r3, [r3, #0]
 8008cd0:	2b00      	cmp	r3, #0
 8008cd2:	d00c      	beq.n	8008cee <UpdateLEDTimers+0xca>
 8008cd4:	4b12      	ldr	r3, [pc, #72]	@ (8008d20 <UpdateLEDTimers+0xfc>)
 8008cd6:	681b      	ldr	r3, [r3, #0]
 8008cd8:	687a      	ldr	r2, [r7, #4]
 8008cda:	1ad3      	subs	r3, r2, r3
 8008cdc:	4a08      	ldr	r2, [pc, #32]	@ (8008d00 <UpdateLEDTimers+0xdc>)
 8008cde:	4293      	cmp	r3, r2
 8008ce0:	d905      	bls.n	8008cee <UpdateLEDTimers+0xca>
    {
        calibration_fail(0);
 8008ce2:	2000      	movs	r0, #0
 8008ce4:	f7fe fe70 	bl	80079c8 <calibration_fail>
        calibrationFailActive = 0;
 8008ce8:	4b0c      	ldr	r3, [pc, #48]	@ (8008d1c <UpdateLEDTimers+0xf8>)
 8008cea:	2200      	movs	r2, #0
 8008cec:	701a      	strb	r2, [r3, #0]
    }
}
 8008cee:	46c0      	nop			@ (mov r8, r8)
 8008cf0:	46bd      	mov	sp, r7
 8008cf2:	b002      	add	sp, #8
 8008cf4:	bd80      	pop	{r7, pc}
 8008cf6:	46c0      	nop			@ (mov r8, r8)
 8008cf8:	2000085e 	.word	0x2000085e
 8008cfc:	20000860 	.word	0x20000860
 8008d00:	00000bb7 	.word	0x00000bb7
 8008d04:	2000086c 	.word	0x2000086c
 8008d08:	20000870 	.word	0x20000870
 8008d0c:	20000874 	.word	0x20000874
 8008d10:	20000878 	.word	0x20000878
 8008d14:	2000087c 	.word	0x2000087c
 8008d18:	20000880 	.word	0x20000880
 8008d1c:	20000864 	.word	0x20000864
 8008d20:	20000868 	.word	0x20000868

08008d24 <ThreeV_sensor>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */

void ThreeV_sensor() {
 8008d24:	b580      	push	{r7, lr}
 8008d26:	af00      	add	r7, sp, #0

	if (Sen_read3vflag) {
 8008d28:	4b35      	ldr	r3, [pc, #212]	@ (8008e00 <ThreeV_sensor+0xdc>)
 8008d2a:	781b      	ldrb	r3, [r3, #0]
 8008d2c:	2b00      	cmp	r3, #0
 8008d2e:	d064      	beq.n	8008dfa <ThreeV_sensor+0xd6>

		sensor_pwr_3v(1);
 8008d30:	2001      	movs	r0, #1
 8008d32:	f7fe fdcb 	bl	80078cc <sensor_pwr_3v>

		if (PH_EC_cnt >= 10) {
 8008d36:	4b33      	ldr	r3, [pc, #204]	@ (8008e04 <ThreeV_sensor+0xe0>)
 8008d38:	781b      	ldrb	r3, [r3, #0]
 8008d3a:	b2db      	uxtb	r3, r3
 8008d3c:	2b09      	cmp	r3, #9
 8008d3e:	d95c      	bls.n	8008dfa <ThreeV_sensor+0xd6>

			Wtemp = Temperature_Read();
 8008d40:	f7ff fd14 	bl	800876c <Temperature_Read>
 8008d44:	1c02      	adds	r2, r0, #0
 8008d46:	4b30      	ldr	r3, [pc, #192]	@ (8008e08 <ThreeV_sensor+0xe4>)
 8008d48:	601a      	str	r2, [r3, #0]
			if(Wtemp==85){
 8008d4a:	4b2f      	ldr	r3, [pc, #188]	@ (8008e08 <ThreeV_sensor+0xe4>)
 8008d4c:	681b      	ldr	r3, [r3, #0]
 8008d4e:	492f      	ldr	r1, [pc, #188]	@ (8008e0c <ThreeV_sensor+0xe8>)
 8008d50:	1c18      	adds	r0, r3, #0
 8008d52:	f7f7 fbb5 	bl	80004c0 <__aeabi_fcmpeq>
 8008d56:	1e03      	subs	r3, r0, #0
 8008d58:	d002      	beq.n	8008d60 <ThreeV_sensor+0x3c>
				Wtemp=25;
 8008d5a:	4b2b      	ldr	r3, [pc, #172]	@ (8008e08 <ThreeV_sensor+0xe4>)
 8008d5c:	4a2c      	ldr	r2, [pc, #176]	@ (8008e10 <ThreeV_sensor+0xec>)
 8008d5e:	601a      	str	r2, [r3, #0]
			}

			//Wtemp_Error=water_Temp_Error(Wtemp);

			Lux = VEML7700_GetLx();
 8008d60:	f7ff fbd3 	bl	800850a <VEML7700_GetLx>
 8008d64:	1c02      	adds	r2, r0, #0
 8008d66:	4b2b      	ldr	r3, [pc, #172]	@ (8008e14 <ThreeV_sensor+0xf0>)
 8008d68:	601a      	str	r2, [r3, #0]
			Lux_Error=Light_Error(Lux);
 8008d6a:	4b2a      	ldr	r3, [pc, #168]	@ (8008e14 <ThreeV_sensor+0xf0>)
 8008d6c:	681b      	ldr	r3, [r3, #0]
 8008d6e:	1c18      	adds	r0, r3, #0
 8008d70:	f7fc fb9e 	bl	80054b0 <Light_Error>
 8008d74:	0003      	movs	r3, r0
 8008d76:	001a      	movs	r2, r3
 8008d78:	4b27      	ldr	r3, [pc, #156]	@ (8008e18 <ThreeV_sensor+0xf4>)
 8008d7a:	701a      	strb	r2, [r3, #0]

			hum_Value = gethumidity();
 8008d7c:	f7fe f9b0 	bl	80070e0 <gethumidity>
 8008d80:	1c02      	adds	r2, r0, #0
 8008d82:	4b26      	ldr	r3, [pc, #152]	@ (8008e1c <ThreeV_sensor+0xf8>)
 8008d84:	601a      	str	r2, [r3, #0]
            Temp_value = get_Temp();
 8008d86:	f7fe fa01 	bl	800718c <get_Temp>
 8008d8a:	1c02      	adds	r2, r0, #0
 8008d8c:	4b24      	ldr	r3, [pc, #144]	@ (8008e20 <ThreeV_sensor+0xfc>)
 8008d8e:	601a      	str	r2, [r3, #0]
            Envir_HT_Error=HT_Error(hum_Value,Temp_value);
 8008d90:	4b22      	ldr	r3, [pc, #136]	@ (8008e1c <ThreeV_sensor+0xf8>)
 8008d92:	681a      	ldr	r2, [r3, #0]
 8008d94:	4b22      	ldr	r3, [pc, #136]	@ (8008e20 <ThreeV_sensor+0xfc>)
 8008d96:	681b      	ldr	r3, [r3, #0]
 8008d98:	1c19      	adds	r1, r3, #0
 8008d9a:	1c10      	adds	r0, r2, #0
 8008d9c:	f7fc fb9a 	bl	80054d4 <HT_Error>
 8008da0:	0003      	movs	r3, r0
 8008da2:	001a      	movs	r2, r3
 8008da4:	4b1f      	ldr	r3, [pc, #124]	@ (8008e24 <ThreeV_sensor+0x100>)
 8008da6:	701a      	strb	r2, [r3, #0]

          	W_lvl1 = waterlevel1(); //low
 8008da8:	f7fa ff6e 	bl	8003c88 <waterlevel1>
 8008dac:	0003      	movs	r3, r0
 8008dae:	001a      	movs	r2, r3
 8008db0:	4b1d      	ldr	r3, [pc, #116]	@ (8008e28 <ThreeV_sensor+0x104>)
 8008db2:	701a      	strb	r2, [r3, #0]
			W_lvl2 = waterlevel2(); //High
 8008db4:	f7fa ff7a 	bl	8003cac <waterlevel2>
 8008db8:	0003      	movs	r3, r0
 8008dba:	001a      	movs	r2, r3
 8008dbc:	4b1b      	ldr	r3, [pc, #108]	@ (8008e2c <ThreeV_sensor+0x108>)
 8008dbe:	701a      	strb	r2, [r3, #0]

			W_lvlstatus = waterlevel(W_lvl1, W_lvl2);
 8008dc0:	4b19      	ldr	r3, [pc, #100]	@ (8008e28 <ThreeV_sensor+0x104>)
 8008dc2:	781a      	ldrb	r2, [r3, #0]
 8008dc4:	4b19      	ldr	r3, [pc, #100]	@ (8008e2c <ThreeV_sensor+0x108>)
 8008dc6:	781b      	ldrb	r3, [r3, #0]
 8008dc8:	0019      	movs	r1, r3
 8008dca:	0010      	movs	r0, r2
 8008dcc:	f001 fd10 	bl	800a7f0 <waterlevel>
 8008dd0:	0003      	movs	r3, r0
 8008dd2:	001a      	movs	r2, r3
 8008dd4:	4b16      	ldr	r3, [pc, #88]	@ (8008e30 <ThreeV_sensor+0x10c>)
 8008dd6:	701a      	strb	r2, [r3, #0]

			sensor_pwr_3v(0);
 8008dd8:	2000      	movs	r0, #0
 8008dda:	f7fe fd77 	bl	80078cc <sensor_pwr_3v>
			valvecont(W_lvlstatus);
 8008dde:	4b14      	ldr	r3, [pc, #80]	@ (8008e30 <ThreeV_sensor+0x10c>)
 8008de0:	781b      	ldrb	r3, [r3, #0]
 8008de2:	0018      	movs	r0, r3
 8008de4:	f001 fd6e 	bl	800a8c4 <valvecont>
			Sen_read3vflag = false;
 8008de8:	4b05      	ldr	r3, [pc, #20]	@ (8008e00 <ThreeV_sensor+0xdc>)
 8008dea:	2200      	movs	r2, #0
 8008dec:	701a      	strb	r2, [r3, #0]
			Sen_read5vflag = true;
 8008dee:	4b11      	ldr	r3, [pc, #68]	@ (8008e34 <ThreeV_sensor+0x110>)
 8008df0:	2201      	movs	r2, #1
 8008df2:	701a      	strb	r2, [r3, #0]
			PH_EC_cnt = 0;
 8008df4:	4b03      	ldr	r3, [pc, #12]	@ (8008e04 <ThreeV_sensor+0xe0>)
 8008df6:	2200      	movs	r2, #0
 8008df8:	701a      	strb	r2, [r3, #0]

		}

	}

}
 8008dfa:	46c0      	nop			@ (mov r8, r8)
 8008dfc:	46bd      	mov	sp, r7
 8008dfe:	bd80      	pop	{r7, pc}
 8008e00:	20000006 	.word	0x20000006
 8008e04:	200009cd 	.word	0x200009cd
 8008e08:	20000898 	.word	0x20000898
 8008e0c:	42aa0000 	.word	0x42aa0000
 8008e10:	41c80000 	.word	0x41c80000
 8008e14:	200008a4 	.word	0x200008a4
 8008e18:	200009d8 	.word	0x200009d8
 8008e1c:	200008a8 	.word	0x200008a8
 8008e20:	200008ac 	.word	0x200008ac
 8008e24:	200009d9 	.word	0x200009d9
 8008e28:	200009cf 	.word	0x200009cf
 8008e2c:	200009d0 	.word	0x200009d0
 8008e30:	200009d5 	.word	0x200009d5
 8008e34:	20000a00 	.word	0x20000a00

08008e38 <FiveV_sensor>:
void FiveV_sensor() {
 8008e38:	b590      	push	{r4, r7, lr}
 8008e3a:	b085      	sub	sp, #20
 8008e3c:	af04      	add	r7, sp, #16

	if (Sen_read5vflag) {
 8008e3e:	4b4c      	ldr	r3, [pc, #304]	@ (8008f70 <FiveV_sensor+0x138>)
 8008e40:	781b      	ldrb	r3, [r3, #0]
 8008e42:	2b00      	cmp	r3, #0
 8008e44:	d100      	bne.n	8008e48 <FiveV_sensor+0x10>
 8008e46:	e08e      	b.n	8008f66 <FiveV_sensor+0x12e>

		sensor_pwr_5v(1);
 8008e48:	2001      	movs	r0, #1
 8008e4a:	f7fe fd2b 	bl	80078a4 <sensor_pwr_5v>

		if (PH_EC_cnt >= 10) {
 8008e4e:	4b49      	ldr	r3, [pc, #292]	@ (8008f74 <FiveV_sensor+0x13c>)
 8008e50:	781b      	ldrb	r3, [r3, #0]
 8008e52:	b2db      	uxtb	r3, r3
 8008e54:	2b09      	cmp	r3, #9
 8008e56:	d800      	bhi.n	8008e5a <FiveV_sensor+0x22>
 8008e58:	e085      	b.n	8008f66 <FiveV_sensor+0x12e>


			TP4_TEMP_Value = Get_Consumption(TP4_ADDRESS, TP4_start_ADDRESS,
 8008e5a:	2304      	movs	r3, #4
 8008e5c:	9303      	str	r3, [sp, #12]
 8008e5e:	2301      	movs	r3, #1
 8008e60:	9302      	str	r3, [sp, #8]
 8008e62:	2307      	movs	r3, #7
 8008e64:	9301      	str	r3, [sp, #4]
 8008e66:	2301      	movs	r3, #1
 8008e68:	9300      	str	r3, [sp, #0]
 8008e6a:	2300      	movs	r3, #0
 8008e6c:	2200      	movs	r2, #0
 8008e6e:	2100      	movs	r1, #0
 8008e70:	2001      	movs	r0, #1
 8008e72:	f7ff f8f9 	bl	8008068 <Get_Consumption>
 8008e76:	0003      	movs	r3, r0
 8008e78:	001a      	movs	r2, r3
 8008e7a:	4b3f      	ldr	r3, [pc, #252]	@ (8008f78 <FiveV_sensor+0x140>)
 8008e7c:	801a      	strh	r2, [r3, #0]
			TP4_end_ADDRESS, TP4_lengthS_ADDRESS, TP4_lengthE_ADDRESS,
			TP4_condumptionbyte, 1, TP4READ_INPUT_REGISTERS);


			TP4_Temp_error=	TP4_Terror(TP4_TEMP_Value);
 8008e7e:	4b3e      	ldr	r3, [pc, #248]	@ (8008f78 <FiveV_sensor+0x140>)
 8008e80:	2200      	movs	r2, #0
 8008e82:	5e9b      	ldrsh	r3, [r3, r2]
 8008e84:	b2db      	uxtb	r3, r3
 8008e86:	0018      	movs	r0, r3
 8008e88:	f7fc fb38 	bl	80054fc <TP4_Terror>
 8008e8c:	0003      	movs	r3, r0
 8008e8e:	b25a      	sxtb	r2, r3
 8008e90:	4b3a      	ldr	r3, [pc, #232]	@ (8008f7c <FiveV_sensor+0x144>)
 8008e92:	701a      	strb	r2, [r3, #0]
//      		TP4_Set = Get_Consumption(TP4_ADDRESS, TP4_SET_start_ADDRESS,
//					TP4_SET_end_ADDRESS, TP4_SET_lengthS_ADDRESS,
//					TP4_SET_lengthE_ADDRESS, TP4_SET_condumptionbyte, 2,
//					TP4READ_HOLDING_REGISTERS);

			TP4_WStatus = TP4_fogger_O_P(hum_Value,Envir_HT_Error);
 8008e94:	4b3a      	ldr	r3, [pc, #232]	@ (8008f80 <FiveV_sensor+0x148>)
 8008e96:	681a      	ldr	r2, [r3, #0]
 8008e98:	4b3a      	ldr	r3, [pc, #232]	@ (8008f84 <FiveV_sensor+0x14c>)
 8008e9a:	781b      	ldrb	r3, [r3, #0]
 8008e9c:	0019      	movs	r1, r3
 8008e9e:	1c10      	adds	r0, r2, #0
 8008ea0:	f002 fa46 	bl	800b330 <TP4_fogger_O_P>
 8008ea4:	0003      	movs	r3, r0
 8008ea6:	001a      	movs	r2, r3
 8008ea8:	4b37      	ldr	r3, [pc, #220]	@ (8008f88 <FiveV_sensor+0x150>)
 8008eaa:	701a      	strb	r2, [r3, #0]
			TP4_WStatus = TP4_curtain_O_P(Lux,Lux_Error);
 8008eac:	4b37      	ldr	r3, [pc, #220]	@ (8008f8c <FiveV_sensor+0x154>)
 8008eae:	681a      	ldr	r2, [r3, #0]
 8008eb0:	4b37      	ldr	r3, [pc, #220]	@ (8008f90 <FiveV_sensor+0x158>)
 8008eb2:	781b      	ldrb	r3, [r3, #0]
 8008eb4:	0019      	movs	r1, r3
 8008eb6:	1c10      	adds	r0, r2, #0
 8008eb8:	f002 f9d8 	bl	800b26c <TP4_curtain_O_P>
 8008ebc:	0003      	movs	r3, r0
 8008ebe:	001a      	movs	r2, r3
 8008ec0:	4b31      	ldr	r3, [pc, #196]	@ (8008f88 <FiveV_sensor+0x150>)
 8008ec2:	701a      	strb	r2, [r3, #0]

			TP4_Status = Get_Consumption(TP4_ADDRESS, TP4_start_ADDRESS,
 8008ec4:	2304      	movs	r3, #4
 8008ec6:	9303      	str	r3, [sp, #12]
 8008ec8:	2301      	movs	r3, #1
 8008eca:	9302      	str	r3, [sp, #8]
 8008ecc:	2307      	movs	r3, #7
 8008ece:	9301      	str	r3, [sp, #4]
 8008ed0:	2301      	movs	r3, #1
 8008ed2:	9300      	str	r3, [sp, #0]
 8008ed4:	2300      	movs	r3, #0
 8008ed6:	220e      	movs	r2, #14
 8008ed8:	2100      	movs	r1, #0
 8008eda:	2001      	movs	r0, #1
 8008edc:	f7ff f8c4 	bl	8008068 <Get_Consumption>
 8008ee0:	0003      	movs	r3, r0
 8008ee2:	001a      	movs	r2, r3
 8008ee4:	4b2b      	ldr	r3, [pc, #172]	@ (8008f94 <FiveV_sensor+0x15c>)
 8008ee6:	801a      	strh	r2, [r3, #0]
						TP4_Status_ADDRESS, TP4_lengthS_ADDRESS, TP4_lengthE_ADDRESS,
						TP4_condumptionbyte, 1, TP4READ_INPUT_REGISTERS); //outputstatus


			TP4_Decode_Outputs(TP4_Status);
 8008ee8:	4b2a      	ldr	r3, [pc, #168]	@ (8008f94 <FiveV_sensor+0x15c>)
 8008eea:	2200      	movs	r2, #0
 8008eec:	5e9b      	ldrsh	r3, [r3, r2]
 8008eee:	0018      	movs	r0, r3
 8008ef0:	f002 fa98 	bl	800b424 <TP4_Decode_Outputs>
			TP4_ERROR = TP4_Modbus_error(TP4_TEMP_Value, TP4_Set, TP4_WStatus,TP4_Status,Tp4_Fan_WStatus);
 8008ef4:	4b20      	ldr	r3, [pc, #128]	@ (8008f78 <FiveV_sensor+0x140>)
 8008ef6:	2000      	movs	r0, #0
 8008ef8:	5e18      	ldrsh	r0, [r3, r0]
 8008efa:	4b27      	ldr	r3, [pc, #156]	@ (8008f98 <FiveV_sensor+0x160>)
 8008efc:	2100      	movs	r1, #0
 8008efe:	5659      	ldrsb	r1, [r3, r1]
 8008f00:	4b21      	ldr	r3, [pc, #132]	@ (8008f88 <FiveV_sensor+0x150>)
 8008f02:	781a      	ldrb	r2, [r3, #0]
 8008f04:	4b23      	ldr	r3, [pc, #140]	@ (8008f94 <FiveV_sensor+0x15c>)
 8008f06:	2400      	movs	r4, #0
 8008f08:	5f1c      	ldrsh	r4, [r3, r4]
 8008f0a:	4b24      	ldr	r3, [pc, #144]	@ (8008f9c <FiveV_sensor+0x164>)
 8008f0c:	781b      	ldrb	r3, [r3, #0]
 8008f0e:	9300      	str	r3, [sp, #0]
 8008f10:	0023      	movs	r3, r4
 8008f12:	f7fc fa9b 	bl	800544c <TP4_Modbus_error>
 8008f16:	0003      	movs	r3, r0
 8008f18:	001a      	movs	r2, r3
 8008f1a:	4b21      	ldr	r3, [pc, #132]	@ (8008fa0 <FiveV_sensor+0x168>)
 8008f1c:	701a      	strb	r2, [r3, #0]

			Ec_A = Ec_A_Level();
 8008f1e:	f7fa fed7 	bl	8003cd0 <Ec_A_Level>
 8008f22:	0003      	movs	r3, r0
 8008f24:	001a      	movs	r2, r3
 8008f26:	4b1f      	ldr	r3, [pc, #124]	@ (8008fa4 <FiveV_sensor+0x16c>)
 8008f28:	701a      	strb	r2, [r3, #0]
			Ec_B = Ec_B_Level();
 8008f2a:	f7fa ff19 	bl	8003d60 <Ec_B_Level>
 8008f2e:	0003      	movs	r3, r0
 8008f30:	001a      	movs	r2, r3
 8008f32:	4b1d      	ldr	r3, [pc, #116]	@ (8008fa8 <FiveV_sensor+0x170>)
 8008f34:	701a      	strb	r2, [r3, #0]
			pH_Up = pH_Up_Level();
 8008f36:	f7fa ff59 	bl	8003dec <pH_Up_Level>
 8008f3a:	0003      	movs	r3, r0
 8008f3c:	001a      	movs	r2, r3
 8008f3e:	4b1b      	ldr	r3, [pc, #108]	@ (8008fac <FiveV_sensor+0x174>)
 8008f40:	701a      	strb	r2, [r3, #0]
			pH_Down = pH_Down_Level();
 8008f42:	f7fa ff97 	bl	8003e74 <pH_Down_Level>
 8008f46:	0003      	movs	r3, r0
 8008f48:	001a      	movs	r2, r3
 8008f4a:	4b19      	ldr	r3, [pc, #100]	@ (8008fb0 <FiveV_sensor+0x178>)
 8008f4c:	701a      	strb	r2, [r3, #0]
			Sen_read5vflag = false;
 8008f4e:	4b08      	ldr	r3, [pc, #32]	@ (8008f70 <FiveV_sensor+0x138>)
 8008f50:	2200      	movs	r2, #0
 8008f52:	701a      	strb	r2, [r3, #0]
		    sensor_pwr_5v(0);
 8008f54:	2000      	movs	r0, #0
 8008f56:	f7fe fca5 	bl	80078a4 <sensor_pwr_5v>
			ECflag = true;
 8008f5a:	4b16      	ldr	r3, [pc, #88]	@ (8008fb4 <FiveV_sensor+0x17c>)
 8008f5c:	2201      	movs	r2, #1
 8008f5e:	701a      	strb	r2, [r3, #0]
			PH_EC_cnt = 0;
 8008f60:	4b04      	ldr	r3, [pc, #16]	@ (8008f74 <FiveV_sensor+0x13c>)
 8008f62:	2200      	movs	r2, #0
 8008f64:	701a      	strb	r2, [r3, #0]

		}

	}

}
 8008f66:	46c0      	nop			@ (mov r8, r8)
 8008f68:	46bd      	mov	sp, r7
 8008f6a:	b001      	add	sp, #4
 8008f6c:	bd90      	pop	{r4, r7, pc}
 8008f6e:	46c0      	nop			@ (mov r8, r8)
 8008f70:	20000a00 	.word	0x20000a00
 8008f74:	200009cd 	.word	0x200009cd
 8008f78:	20000996 	.word	0x20000996
 8008f7c:	200009cc 	.word	0x200009cc
 8008f80:	200008a8 	.word	0x200008a8
 8008f84:	200009d9 	.word	0x200009d9
 8008f88:	200009d6 	.word	0x200009d6
 8008f8c:	200008a4 	.word	0x200008a4
 8008f90:	200009d8 	.word	0x200009d8
 8008f94:	20000998 	.word	0x20000998
 8008f98:	200009cb 	.word	0x200009cb
 8008f9c:	20000e44 	.word	0x20000e44
 8008fa0:	200009d7 	.word	0x200009d7
 8008fa4:	200009d1 	.word	0x200009d1
 8008fa8:	200009d2 	.word	0x200009d2
 8008fac:	200009d3 	.word	0x200009d3
 8008fb0:	200009d4 	.word	0x200009d4
 8008fb4:	20000a01 	.word	0x20000a01

08008fb8 <Read_Soil_Moisture_Step>:



void Read_Soil_Moisture_Step(void)
{
 8008fb8:	b590      	push	{r4, r7, lr}
 8008fba:	b087      	sub	sp, #28
 8008fbc:	af04      	add	r7, sp, #16

	static uint8_t current_sensor = 0;
	 int16_t value;
	 value = Get_Consumption(
 8008fbe:	4b38      	ldr	r3, [pc, #224]	@ (80090a0 <Read_Soil_Moisture_Step+0xe8>)
 8008fc0:	781b      	ldrb	r3, [r3, #0]
 8008fc2:	3301      	adds	r3, #1
 8008fc4:	b2d8      	uxtb	r0, r3
 8008fc6:	1dbc      	adds	r4, r7, #6
 8008fc8:	2303      	movs	r3, #3
 8008fca:	9303      	str	r3, [sp, #12]
 8008fcc:	2300      	movs	r3, #0
 8008fce:	9302      	str	r3, [sp, #8]
 8008fd0:	2307      	movs	r3, #7
 8008fd2:	9301      	str	r3, [sp, #4]
 8008fd4:	2301      	movs	r3, #1
 8008fd6:	9300      	str	r3, [sp, #0]
 8008fd8:	2300      	movs	r3, #0
 8008fda:	2200      	movs	r2, #0
 8008fdc:	2100      	movs	r1, #0
 8008fde:	f7ff f843 	bl	8008068 <Get_Consumption>
 8008fe2:	0003      	movs	r3, r0
 8008fe4:	8023      	strh	r3, [r4, #0]

   //  Print the value on UART2


    /* -------- Error filter -------- */
	 if (value == -5)
 8008fe6:	1dbb      	adds	r3, r7, #6
 8008fe8:	2200      	movs	r2, #0
 8008fea:	5e9b      	ldrsh	r3, [r3, r2]
 8008fec:	3305      	adds	r3, #5
 8008fee:	d124      	bne.n	800903a <Read_Soil_Moisture_Step+0x82>
	     {
	         error_count[current_sensor]++;
 8008ff0:	4b2b      	ldr	r3, [pc, #172]	@ (80090a0 <Read_Soil_Moisture_Step+0xe8>)
 8008ff2:	781b      	ldrb	r3, [r3, #0]
 8008ff4:	4a2b      	ldr	r2, [pc, #172]	@ (80090a4 <Read_Soil_Moisture_Step+0xec>)
 8008ff6:	5cd2      	ldrb	r2, [r2, r3]
 8008ff8:	3201      	adds	r2, #1
 8008ffa:	b2d1      	uxtb	r1, r2
 8008ffc:	4a29      	ldr	r2, [pc, #164]	@ (80090a4 <Read_Soil_Moisture_Step+0xec>)
 8008ffe:	54d1      	strb	r1, [r2, r3]

	         if (error_count[current_sensor] >= ERROR_THRESHOLD)
 8009000:	4b27      	ldr	r3, [pc, #156]	@ (80090a0 <Read_Soil_Moisture_Step+0xe8>)
 8009002:	781b      	ldrb	r3, [r3, #0]
 8009004:	001a      	movs	r2, r3
 8009006:	4b27      	ldr	r3, [pc, #156]	@ (80090a4 <Read_Soil_Moisture_Step+0xec>)
 8009008:	5c9b      	ldrb	r3, [r3, r2]
 800900a:	2b13      	cmp	r3, #19
 800900c:	d908      	bls.n	8009020 <Read_Soil_Moisture_Step+0x68>
	         {
	             //  Same sensor failed 5 times continuously
	             soilmoisuture[current_sensor] = -5;
 800900e:	4b24      	ldr	r3, [pc, #144]	@ (80090a0 <Read_Soil_Moisture_Step+0xe8>)
 8009010:	781b      	ldrb	r3, [r3, #0]
 8009012:	001a      	movs	r2, r3
 8009014:	4b24      	ldr	r3, [pc, #144]	@ (80090a8 <Read_Soil_Moisture_Step+0xf0>)
 8009016:	0052      	lsls	r2, r2, #1
 8009018:	2105      	movs	r1, #5
 800901a:	4249      	negs	r1, r1
 800901c:	52d1      	strh	r1, [r2, r3]
 800901e:	e022      	b.n	8009066 <Read_Soil_Moisture_Step+0xae>
	         }
	         else
	         {
	             // Keep last valid value
	             soilmoisuture[current_sensor] = last_valid_value[current_sensor];
 8009020:	4b1f      	ldr	r3, [pc, #124]	@ (80090a0 <Read_Soil_Moisture_Step+0xe8>)
 8009022:	781b      	ldrb	r3, [r3, #0]
 8009024:	001a      	movs	r2, r3
 8009026:	4b1e      	ldr	r3, [pc, #120]	@ (80090a0 <Read_Soil_Moisture_Step+0xe8>)
 8009028:	781b      	ldrb	r3, [r3, #0]
 800902a:	0018      	movs	r0, r3
 800902c:	4b1f      	ldr	r3, [pc, #124]	@ (80090ac <Read_Soil_Moisture_Step+0xf4>)
 800902e:	0052      	lsls	r2, r2, #1
 8009030:	5ed1      	ldrsh	r1, [r2, r3]
 8009032:	4b1d      	ldr	r3, [pc, #116]	@ (80090a8 <Read_Soil_Moisture_Step+0xf0>)
 8009034:	0042      	lsls	r2, r0, #1
 8009036:	52d1      	strh	r1, [r2, r3]
 8009038:	e015      	b.n	8009066 <Read_Soil_Moisture_Step+0xae>
	         }
	     }
	     else
	     {
	         // Valid reading
	         soilmoisuture[current_sensor] = value;
 800903a:	4b19      	ldr	r3, [pc, #100]	@ (80090a0 <Read_Soil_Moisture_Step+0xe8>)
 800903c:	781b      	ldrb	r3, [r3, #0]
 800903e:	001a      	movs	r2, r3
 8009040:	4b19      	ldr	r3, [pc, #100]	@ (80090a8 <Read_Soil_Moisture_Step+0xf0>)
 8009042:	0052      	lsls	r2, r2, #1
 8009044:	1db9      	adds	r1, r7, #6
 8009046:	8809      	ldrh	r1, [r1, #0]
 8009048:	52d1      	strh	r1, [r2, r3]
	         last_valid_value[current_sensor] = value;
 800904a:	4b15      	ldr	r3, [pc, #84]	@ (80090a0 <Read_Soil_Moisture_Step+0xe8>)
 800904c:	781b      	ldrb	r3, [r3, #0]
 800904e:	001a      	movs	r2, r3
 8009050:	4b16      	ldr	r3, [pc, #88]	@ (80090ac <Read_Soil_Moisture_Step+0xf4>)
 8009052:	0052      	lsls	r2, r2, #1
 8009054:	1db9      	adds	r1, r7, #6
 8009056:	8809      	ldrh	r1, [r1, #0]
 8009058:	52d1      	strh	r1, [r2, r3]
	         error_count[current_sensor] = 0;   // reset only this sensor
 800905a:	4b11      	ldr	r3, [pc, #68]	@ (80090a0 <Read_Soil_Moisture_Step+0xe8>)
 800905c:	781b      	ldrb	r3, [r3, #0]
 800905e:	001a      	movs	r2, r3
 8009060:	4b10      	ldr	r3, [pc, #64]	@ (80090a4 <Read_Soil_Moisture_Step+0xec>)
 8009062:	2100      	movs	r1, #0
 8009064:	5499      	strb	r1, [r3, r2]
//	    sprintf(buffer, "Soil Moisture[%d]: %d\r\n", current_sensor + 1, soilmoisuture[current_sensor]);
//	    HAL_UART_Transmit(&huart2, (uint8_t*)buffer, strlen(buffer), HAL_MAX_DELAY);
//

    // Move to next sensor
    current_sensor++;
 8009066:	4b0e      	ldr	r3, [pc, #56]	@ (80090a0 <Read_Soil_Moisture_Step+0xe8>)
 8009068:	781b      	ldrb	r3, [r3, #0]
 800906a:	3301      	adds	r3, #1
 800906c:	b2da      	uxtb	r2, r3
 800906e:	4b0c      	ldr	r3, [pc, #48]	@ (80090a0 <Read_Soil_Moisture_Step+0xe8>)
 8009070:	701a      	strb	r2, [r3, #0]

    //  If all sensors have been read once  call waterpump()
    if (current_sensor >= Total_no_mois)
 8009072:	4b0b      	ldr	r3, [pc, #44]	@ (80090a0 <Read_Soil_Moisture_Step+0xe8>)
 8009074:	781b      	ldrb	r3, [r3, #0]
 8009076:	001a      	movs	r2, r3
 8009078:	4b0d      	ldr	r3, [pc, #52]	@ (80090b0 <Read_Soil_Moisture_Step+0xf8>)
 800907a:	681b      	ldr	r3, [r3, #0]
 800907c:	429a      	cmp	r2, r3
 800907e:	d30a      	bcc.n	8009096 <Read_Soil_Moisture_Step+0xde>
    {
        current_sensor = 0; // reset index
 8009080:	4b07      	ldr	r3, [pc, #28]	@ (80090a0 <Read_Soil_Moisture_Step+0xe8>)
 8009082:	2200      	movs	r2, #0
 8009084:	701a      	strb	r2, [r3, #0]
        waterpump(soilmoisuture, Total_no_mois);
 8009086:	4b0a      	ldr	r3, [pc, #40]	@ (80090b0 <Read_Soil_Moisture_Step+0xf8>)
 8009088:	681b      	ldr	r3, [r3, #0]
 800908a:	001a      	movs	r2, r3
 800908c:	4b06      	ldr	r3, [pc, #24]	@ (80090a8 <Read_Soil_Moisture_Step+0xf0>)
 800908e:	0011      	movs	r1, r2
 8009090:	0018      	movs	r0, r3
 8009092:	f001 ff63 	bl	800af5c <waterpump>
    }
}
 8009096:	46c0      	nop			@ (mov r8, r8)
 8009098:	46bd      	mov	sp, r7
 800909a:	b003      	add	sp, #12
 800909c:	bd90      	pop	{r4, r7, pc}
 800909e:	46c0      	nop			@ (mov r8, r8)
 80090a0:	20000e2c 	.word	0x20000e2c
 80090a4:	200009bc 	.word	0x200009bc
 80090a8:	20000978 	.word	0x20000978
 80090ac:	2000099c 	.word	0x2000099c
 80090b0:	20000678 	.word	0x20000678

080090b4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80090b4:	b580      	push	{r7, lr}
 80090b6:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80090b8:	f002 faf2 	bl	800b6a0 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80090bc:	f000 f8f2 	bl	80092a4 <SystemClock_Config>


  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80090c0:	f000 fc62 	bl	8009988 <MX_GPIO_Init>
  MX_TIM2_Init();
 80090c4:	f000 fa72 	bl	80095ac <MX_TIM2_Init>
  MX_USART2_UART_Init();
 80090c8:	f000 fba8 	bl	800981c <MX_USART2_UART_Init>
  MX_ADC1_Init();
 80090cc:	f000 f958 	bl	8009380 <MX_ADC1_Init>
  MX_TIM3_Init();
 80090d0:	f000 fac0 	bl	8009654 <MX_TIM3_Init>
  MX_IWDG_Init();
 80090d4:	f000 fa08 	bl	80094e8 <MX_IWDG_Init>
  MX_USART3_UART_Init();
 80090d8:	f000 fbee 	bl	80098b8 <MX_USART3_UART_Init>
  MX_USART4_UART_Init();
 80090dc:	f000 fc20 	bl	8009920 <MX_USART4_UART_Init>
  MX_I2C2_Init();
 80090e0:	f000 f9c2 	bl	8009468 <MX_I2C2_Init>
  MX_USART1_UART_Init();
 80090e4:	f000 fb4c 	bl	8009780 <MX_USART1_UART_Init>
  MX_RTC_Init();
 80090e8:	f000 fa1e 	bl	8009528 <MX_RTC_Init>
  MX_TIM6_Init();
 80090ec:	f000 fb0a 	bl	8009704 <MX_TIM6_Init>
  /* USER CODE BEGIN 2 */
  PowerOnVEML7700();
 80090f0:	f7ff f9fa 	bl	80084e8 <PowerOnVEML7700>

  sprintf(buffer, "reset............\r\n");
 80090f4:	4a55      	ldr	r2, [pc, #340]	@ (800924c <main+0x198>)
 80090f6:	4b56      	ldr	r3, [pc, #344]	@ (8009250 <main+0x19c>)
 80090f8:	0011      	movs	r1, r2
 80090fa:	0018      	movs	r0, r3
 80090fc:	f00a fe5e 	bl	8013dbc <siprintf>
  HAL_UART_Transmit(&huart2, (uint8_t*)buffer, strlen(buffer), HAL_MAX_DELAY);
 8009100:	4b53      	ldr	r3, [pc, #332]	@ (8009250 <main+0x19c>)
 8009102:	0018      	movs	r0, r3
 8009104:	f7f7 f800 	bl	8000108 <strlen>
 8009108:	0003      	movs	r3, r0
 800910a:	b29a      	uxth	r2, r3
 800910c:	2301      	movs	r3, #1
 800910e:	425b      	negs	r3, r3
 8009110:	494f      	ldr	r1, [pc, #316]	@ (8009250 <main+0x19c>)
 8009112:	4850      	ldr	r0, [pc, #320]	@ (8009254 <main+0x1a0>)
 8009114:	f006 ff58 	bl	800ffc8 <HAL_UART_Transmit>


  read_EEPROM();
 8009118:	f7fb fb42 	bl	80047a0 <read_EEPROM>
  backup_write_EEPROM();
 800911c:	f7fb fcac 	bl	8004a78 <backup_write_EEPROM>
  backup_read_EEPROM();
 8009120:	f7fb ffe0 	bl	80050e4 <backup_read_EEPROM>
  Modbus_StartReception();
 8009124:	f7fc fbe2 	bl	80058ec <Modbus_StartReception>
  HAL_TIM_Base_Start(&htim2);
 8009128:	4b4b      	ldr	r3, [pc, #300]	@ (8009258 <main+0x1a4>)
 800912a:	0018      	movs	r0, r3
 800912c:	f006 fa98 	bl	800f660 <HAL_TIM_Base_Start>
  HAL_TIM_Base_Start_IT(&htim3);
 8009130:	4b4a      	ldr	r3, [pc, #296]	@ (800925c <main+0x1a8>)
 8009132:	0018      	movs	r0, r3
 8009134:	f006 fae8 	bl	800f708 <HAL_TIM_Base_Start_IT>
  HAL_TIM_Base_Start_IT(&htim6);
 8009138:	4b49      	ldr	r3, [pc, #292]	@ (8009260 <main+0x1ac>)
 800913a:	0018      	movs	r0, r3
 800913c:	f006 fae4 	bl	800f708 <HAL_TIM_Base_Start_IT>
  HAL_Delay(1000);
 8009140:	23fa      	movs	r3, #250	@ 0xfa
 8009142:	009b      	lsls	r3, r3, #2
 8009144:	0018      	movs	r0, r3
 8009146:	f002 fb31 	bl	800b7ac <HAL_Delay>
  PH_EC_cnt=0;
 800914a:	4b46      	ldr	r3, [pc, #280]	@ (8009264 <main+0x1b0>)
 800914c:	2200      	movs	r2, #0
 800914e:	701a      	strb	r2, [r3, #0]

   Write_Single_Register(1,0x0008, 900);
 8009150:	23e1      	movs	r3, #225	@ 0xe1
 8009152:	009b      	lsls	r3, r3, #2
 8009154:	001a      	movs	r2, r3
 8009156:	2108      	movs	r1, #8
 8009158:	2001      	movs	r0, #1
 800915a:	f7ff f85f 	bl	800821c <Write_Single_Register>

   Write_Single_Register(1,0x0006,900);
 800915e:	23e1      	movs	r3, #225	@ 0xe1
 8009160:	009b      	lsls	r3, r3, #2
 8009162:	001a      	movs	r2, r3
 8009164:	2106      	movs	r1, #6
 8009166:	2001      	movs	r0, #1
 8009168:	f7ff f858 	bl	800821c <Write_Single_Register>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
	while (1) {

		HAL_IWDG_Refresh(&hiwdg); // Refresh before 5s expires
 800916c:	4b3e      	ldr	r3, [pc, #248]	@ (8009268 <main+0x1b4>)
 800916e:	0018      	movs	r0, r3
 8009170:	f004 ffc0 	bl	800e0f4 <HAL_IWDG_Refresh>
		if (!valvestatus) {
 8009174:	4b3d      	ldr	r3, [pc, #244]	@ (800926c <main+0x1b8>)
 8009176:	781b      	ldrb	r3, [r3, #0]
 8009178:	b2db      	uxtb	r3, r3
 800917a:	2b00      	cmp	r3, #0
 800917c:	d10d      	bne.n	800919a <main+0xe6>
			ThreeV_sensor();
 800917e:	f7ff fdd1 	bl	8008d24 <ThreeV_sensor>
			FiveV_sensor();
 8009182:	f7ff fe59 	bl	8008e38 <FiveV_sensor>

			Ec = get_EC();
 8009186:	f7fa ff51 	bl	800402c <get_EC>
 800918a:	1c02      	adds	r2, r0, #0
 800918c:	4b38      	ldr	r3, [pc, #224]	@ (8009270 <main+0x1bc>)
 800918e:	601a      	str	r2, [r3, #0]
			pH = get_PH();
 8009190:	f7fe f994 	bl	80074bc <get_PH>
 8009194:	1c02      	adds	r2, r0, #0
 8009196:	4b37      	ldr	r3, [pc, #220]	@ (8009274 <main+0x1c0>)
 8009198:	601a      	str	r2, [r3, #0]
		}

		if (valvestatus) {
 800919a:	4b34      	ldr	r3, [pc, #208]	@ (800926c <main+0x1b8>)
 800919c:	781b      	ldrb	r3, [r3, #0]
 800919e:	b2db      	uxtb	r3, r3
 80091a0:	2b00      	cmp	r3, #0
 80091a2:	d01f      	beq.n	80091e4 <main+0x130>

			W_lvl1 = waterlevel1(); //low
 80091a4:	f7fa fd70 	bl	8003c88 <waterlevel1>
 80091a8:	0003      	movs	r3, r0
 80091aa:	001a      	movs	r2, r3
 80091ac:	4b32      	ldr	r3, [pc, #200]	@ (8009278 <main+0x1c4>)
 80091ae:	701a      	strb	r2, [r3, #0]
			W_lvl2 = waterlevel2(); //High
 80091b0:	f7fa fd7c 	bl	8003cac <waterlevel2>
 80091b4:	0003      	movs	r3, r0
 80091b6:	001a      	movs	r2, r3
 80091b8:	4b30      	ldr	r3, [pc, #192]	@ (800927c <main+0x1c8>)
 80091ba:	701a      	strb	r2, [r3, #0]
			W_lvlstatus = waterlevel(W_lvl1, W_lvl2);
 80091bc:	4b2e      	ldr	r3, [pc, #184]	@ (8009278 <main+0x1c4>)
 80091be:	781a      	ldrb	r2, [r3, #0]
 80091c0:	4b2e      	ldr	r3, [pc, #184]	@ (800927c <main+0x1c8>)
 80091c2:	781b      	ldrb	r3, [r3, #0]
 80091c4:	0019      	movs	r1, r3
 80091c6:	0010      	movs	r0, r2
 80091c8:	f001 fb12 	bl	800a7f0 <waterlevel>
 80091cc:	0003      	movs	r3, r0
 80091ce:	001a      	movs	r2, r3
 80091d0:	4b2b      	ldr	r3, [pc, #172]	@ (8009280 <main+0x1cc>)
 80091d2:	701a      	strb	r2, [r3, #0]
			valvecont(W_lvlstatus);
 80091d4:	4b2a      	ldr	r3, [pc, #168]	@ (8009280 <main+0x1cc>)
 80091d6:	781b      	ldrb	r3, [r3, #0]
 80091d8:	0018      	movs	r0, r3
 80091da:	f001 fb73 	bl	800a8c4 <valvecont>
			PH_EC_cnt = 0;
 80091de:	4b21      	ldr	r3, [pc, #132]	@ (8009264 <main+0x1b0>)
 80091e0:	2200      	movs	r2, #0
 80091e2:	701a      	strb	r2, [r3, #0]
		}

		if (FrameReceived) {
 80091e4:	4b27      	ldr	r3, [pc, #156]	@ (8009284 <main+0x1d0>)
 80091e6:	781b      	ldrb	r3, [r3, #0]
 80091e8:	b2db      	uxtb	r3, r3
 80091ea:	2b00      	cmp	r3, #0
 80091ec:	d001      	beq.n	80091f2 <main+0x13e>
			Process_Slave_Request();
 80091ee:	f7fd f82d 	bl	800624c <Process_Slave_Request>
		}

		//if(uart2_frame_ready){
			 Process_UART2_Command();
 80091f2:	f7fd f8b5 	bl	8006360 <Process_UART2_Command>
			//uart2_frame_ready = 0;
//		}

		if (soil_readflag) {
 80091f6:	4b24      	ldr	r3, [pc, #144]	@ (8009288 <main+0x1d4>)
 80091f8:	781b      	ldrb	r3, [r3, #0]
 80091fa:	b2db      	uxtb	r3, r3
 80091fc:	2b00      	cmp	r3, #0
 80091fe:	d004      	beq.n	800920a <main+0x156>
			Read_Soil_Moisture_Step();
 8009200:	f7ff feda 	bl	8008fb8 <Read_Soil_Moisture_Step>
			soil_readflag = false;
 8009204:	4b20      	ldr	r3, [pc, #128]	@ (8009288 <main+0x1d4>)
 8009206:	2200      	movs	r2, #0
 8009208:	701a      	strb	r2, [r3, #0]

		}
		nutrientdosage(Ec_A, Ec_B, pH_Down, pH_Up);
 800920a:	4b20      	ldr	r3, [pc, #128]	@ (800928c <main+0x1d8>)
 800920c:	7818      	ldrb	r0, [r3, #0]
 800920e:	4b20      	ldr	r3, [pc, #128]	@ (8009290 <main+0x1dc>)
 8009210:	7819      	ldrb	r1, [r3, #0]
 8009212:	4b20      	ldr	r3, [pc, #128]	@ (8009294 <main+0x1e0>)
 8009214:	781a      	ldrb	r2, [r3, #0]
 8009216:	4b20      	ldr	r3, [pc, #128]	@ (8009298 <main+0x1e4>)
 8009218:	781b      	ldrb	r3, [r3, #0]
 800921a:	f001 fbd7 	bl	800a9cc <nutrientdosage>

		if (!buttonHandled) {
 800921e:	4b1f      	ldr	r3, [pc, #124]	@ (800929c <main+0x1e8>)
 8009220:	781b      	ldrb	r3, [r3, #0]
 8009222:	b2db      	uxtb	r3, r3
 8009224:	2b00      	cmp	r3, #0
 8009226:	d101      	bne.n	800922c <main+0x178>
			CheckButtonPress();
 8009228:	f7ff fb30 	bl	800888c <CheckButtonPress>
		}

		if (AnyLEDActive()) {
 800922c:	f7ff fcd2 	bl	8008bd4 <AnyLEDActive>
 8009230:	1e03      	subs	r3, r0, #0
 8009232:	d001      	beq.n	8009238 <main+0x184>
			UpdateLEDTimers();
 8009234:	f7ff fcf6 	bl	8008c24 <UpdateLEDTimers>
		}
		if (pump_auto_Man) {
 8009238:	4b19      	ldr	r3, [pc, #100]	@ (80092a0 <main+0x1ec>)
 800923a:	681b      	ldr	r3, [r3, #0]
 800923c:	2b00      	cmp	r3, #0
 800923e:	d001      	beq.n	8009244 <main+0x190>
			Relay_Schedule_Control();
 8009240:	f7fe fc5a 	bl	8007af8 <Relay_Schedule_Control>
		}

		micro_Macro();
 8009244:	f7fe fd16 	bl	8007c74 <micro_Macro>
		HAL_IWDG_Refresh(&hiwdg); // Refresh before 5s expires
 8009248:	e790      	b.n	800916c <main+0xb8>
 800924a:	46c0      	nop			@ (mov r8, r8)
 800924c:	08016f0c 	.word	0x08016f0c
 8009250:	200008b0 	.word	0x200008b0
 8009254:	20000c70 	.word	0x20000c70
 8009258:	20000af8 	.word	0x20000af8
 800925c:	20000b44 	.word	0x20000b44
 8009260:	20000b90 	.word	0x20000b90
 8009264:	200009cd 	.word	0x200009cd
 8009268:	20000abc 	.word	0x20000abc
 800926c:	20000e38 	.word	0x20000e38
 8009270:	200008a0 	.word	0x200008a0
 8009274:	2000089c 	.word	0x2000089c
 8009278:	200009cf 	.word	0x200009cf
 800927c:	200009d0 	.word	0x200009d0
 8009280:	200009d5 	.word	0x200009d5
 8009284:	20000644 	.word	0x20000644
 8009288:	20000a02 	.word	0x20000a02
 800928c:	200009d1 	.word	0x200009d1
 8009290:	200009d2 	.word	0x200009d2
 8009294:	200009d4 	.word	0x200009d4
 8009298:	200009d3 	.word	0x200009d3
 800929c:	20000004 	.word	0x20000004
 80092a0:	20000694 	.word	0x20000694

080092a4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80092a4:	b590      	push	{r4, r7, lr}
 80092a6:	b093      	sub	sp, #76	@ 0x4c
 80092a8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80092aa:	2410      	movs	r4, #16
 80092ac:	193b      	adds	r3, r7, r4
 80092ae:	0018      	movs	r0, r3
 80092b0:	2338      	movs	r3, #56	@ 0x38
 80092b2:	001a      	movs	r2, r3
 80092b4:	2100      	movs	r1, #0
 80092b6:	f00a fdfd 	bl	8013eb4 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80092ba:	003b      	movs	r3, r7
 80092bc:	0018      	movs	r0, r3
 80092be:	2310      	movs	r3, #16
 80092c0:	001a      	movs	r2, r3
 80092c2:	2100      	movs	r1, #0
 80092c4:	f00a fdf6 	bl	8013eb4 <memset>

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1);
 80092c8:	2380      	movs	r3, #128	@ 0x80
 80092ca:	009b      	lsls	r3, r3, #2
 80092cc:	0018      	movs	r0, r3
 80092ce:	f004 ff2f 	bl	800e130 <HAL_PWREx_ControlVoltageScaling>

  /** Configure LSE Drive Capability
  */
  HAL_PWR_EnableBkUpAccess();
 80092d2:	f004 ff1f 	bl	800e114 <HAL_PWR_EnableBkUpAccess>
  __HAL_RCC_LSEDRIVE_CONFIG(RCC_LSEDRIVE_LOW);
 80092d6:	4b29      	ldr	r3, [pc, #164]	@ (800937c <SystemClock_Config+0xd8>)
 80092d8:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 80092da:	4b28      	ldr	r3, [pc, #160]	@ (800937c <SystemClock_Config+0xd8>)
 80092dc:	2118      	movs	r1, #24
 80092de:	438a      	bics	r2, r1
 80092e0:	65da      	str	r2, [r3, #92]	@ 0x5c

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_LSI
 80092e2:	193b      	adds	r3, r7, r4
 80092e4:	220e      	movs	r2, #14
 80092e6:	601a      	str	r2, [r3, #0]
                              |RCC_OSCILLATORTYPE_LSE;
  RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 80092e8:	193b      	adds	r3, r7, r4
 80092ea:	2201      	movs	r2, #1
 80092ec:	609a      	str	r2, [r3, #8]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80092ee:	193b      	adds	r3, r7, r4
 80092f0:	2280      	movs	r2, #128	@ 0x80
 80092f2:	0052      	lsls	r2, r2, #1
 80092f4:	60da      	str	r2, [r3, #12]
  RCC_OscInitStruct.HSIDiv = RCC_HSI_DIV1;
 80092f6:	0021      	movs	r1, r4
 80092f8:	187b      	adds	r3, r7, r1
 80092fa:	2200      	movs	r2, #0
 80092fc:	611a      	str	r2, [r3, #16]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80092fe:	187b      	adds	r3, r7, r1
 8009300:	2240      	movs	r2, #64	@ 0x40
 8009302:	615a      	str	r2, [r3, #20]
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 8009304:	187b      	adds	r3, r7, r1
 8009306:	2201      	movs	r2, #1
 8009308:	619a      	str	r2, [r3, #24]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800930a:	187b      	adds	r3, r7, r1
 800930c:	2202      	movs	r2, #2
 800930e:	61da      	str	r2, [r3, #28]
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8009310:	187b      	adds	r3, r7, r1
 8009312:	2202      	movs	r2, #2
 8009314:	621a      	str	r2, [r3, #32]
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV1;
 8009316:	187b      	adds	r3, r7, r1
 8009318:	2200      	movs	r2, #0
 800931a:	625a      	str	r2, [r3, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLN = 8;
 800931c:	187b      	adds	r3, r7, r1
 800931e:	2208      	movs	r2, #8
 8009320:	629a      	str	r2, [r3, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8009322:	187b      	adds	r3, r7, r1
 8009324:	2280      	movs	r2, #128	@ 0x80
 8009326:	0292      	lsls	r2, r2, #10
 8009328:	62da      	str	r2, [r3, #44]	@ 0x2c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 800932a:	187b      	adds	r3, r7, r1
 800932c:	2280      	movs	r2, #128	@ 0x80
 800932e:	0492      	lsls	r2, r2, #18
 8009330:	631a      	str	r2, [r3, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8009332:	187b      	adds	r3, r7, r1
 8009334:	2280      	movs	r2, #128	@ 0x80
 8009336:	0592      	lsls	r2, r2, #22
 8009338:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800933a:	187b      	adds	r3, r7, r1
 800933c:	0018      	movs	r0, r3
 800933e:	f004 ff43 	bl	800e1c8 <HAL_RCC_OscConfig>
 8009342:	1e03      	subs	r3, r0, #0
 8009344:	d001      	beq.n	800934a <SystemClock_Config+0xa6>
  {
    Error_Handler();
 8009346:	f000 ff61 	bl	800a20c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800934a:	003b      	movs	r3, r7
 800934c:	2207      	movs	r2, #7
 800934e:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8009350:	003b      	movs	r3, r7
 8009352:	2202      	movs	r2, #2
 8009354:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8009356:	003b      	movs	r3, r7
 8009358:	2200      	movs	r2, #0
 800935a:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 800935c:	003b      	movs	r3, r7
 800935e:	2200      	movs	r2, #0
 8009360:	60da      	str	r2, [r3, #12]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8009362:	003b      	movs	r3, r7
 8009364:	2102      	movs	r1, #2
 8009366:	0018      	movs	r0, r3
 8009368:	f005 fa48 	bl	800e7fc <HAL_RCC_ClockConfig>
 800936c:	1e03      	subs	r3, r0, #0
 800936e:	d001      	beq.n	8009374 <SystemClock_Config+0xd0>
  {
    Error_Handler();
 8009370:	f000 ff4c 	bl	800a20c <Error_Handler>
  }
}
 8009374:	46c0      	nop			@ (mov r8, r8)
 8009376:	46bd      	mov	sp, r7
 8009378:	b013      	add	sp, #76	@ 0x4c
 800937a:	bd90      	pop	{r4, r7, pc}
 800937c:	40021000 	.word	0x40021000

08009380 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8009380:	b580      	push	{r7, lr}
 8009382:	b084      	sub	sp, #16
 8009384:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8009386:	1d3b      	adds	r3, r7, #4
 8009388:	0018      	movs	r0, r3
 800938a:	230c      	movs	r3, #12
 800938c:	001a      	movs	r2, r3
 800938e:	2100      	movs	r1, #0
 8009390:	f00a fd90 	bl	8013eb4 <memset>

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 8009394:	4b31      	ldr	r3, [pc, #196]	@ (800945c <MX_ADC1_Init+0xdc>)
 8009396:	4a32      	ldr	r2, [pc, #200]	@ (8009460 <MX_ADC1_Init+0xe0>)
 8009398:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 800939a:	4b30      	ldr	r3, [pc, #192]	@ (800945c <MX_ADC1_Init+0xdc>)
 800939c:	2280      	movs	r2, #128	@ 0x80
 800939e:	0612      	lsls	r2, r2, #24
 80093a0:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 80093a2:	4b2e      	ldr	r3, [pc, #184]	@ (800945c <MX_ADC1_Init+0xdc>)
 80093a4:	2200      	movs	r2, #0
 80093a6:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80093a8:	4b2c      	ldr	r3, [pc, #176]	@ (800945c <MX_ADC1_Init+0xdc>)
 80093aa:	2200      	movs	r2, #0
 80093ac:	60da      	str	r2, [r3, #12]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 80093ae:	4b2b      	ldr	r3, [pc, #172]	@ (800945c <MX_ADC1_Init+0xdc>)
 80093b0:	2200      	movs	r2, #0
 80093b2:	611a      	str	r2, [r3, #16]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80093b4:	4b29      	ldr	r3, [pc, #164]	@ (800945c <MX_ADC1_Init+0xdc>)
 80093b6:	2204      	movs	r2, #4
 80093b8:	615a      	str	r2, [r3, #20]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 80093ba:	4b28      	ldr	r3, [pc, #160]	@ (800945c <MX_ADC1_Init+0xdc>)
 80093bc:	2200      	movs	r2, #0
 80093be:	761a      	strb	r2, [r3, #24]
  hadc1.Init.LowPowerAutoPowerOff = DISABLE;
 80093c0:	4b26      	ldr	r3, [pc, #152]	@ (800945c <MX_ADC1_Init+0xdc>)
 80093c2:	2200      	movs	r2, #0
 80093c4:	765a      	strb	r2, [r3, #25]
  hadc1.Init.ContinuousConvMode = DISABLE;
 80093c6:	4b25      	ldr	r3, [pc, #148]	@ (800945c <MX_ADC1_Init+0xdc>)
 80093c8:	2200      	movs	r2, #0
 80093ca:	769a      	strb	r2, [r3, #26]
  hadc1.Init.NbrOfConversion = 1;
 80093cc:	4b23      	ldr	r3, [pc, #140]	@ (800945c <MX_ADC1_Init+0xdc>)
 80093ce:	2201      	movs	r2, #1
 80093d0:	61da      	str	r2, [r3, #28]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 80093d2:	4b22      	ldr	r3, [pc, #136]	@ (800945c <MX_ADC1_Init+0xdc>)
 80093d4:	2220      	movs	r2, #32
 80093d6:	2100      	movs	r1, #0
 80093d8:	5499      	strb	r1, [r3, r2]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80093da:	4b20      	ldr	r3, [pc, #128]	@ (800945c <MX_ADC1_Init+0xdc>)
 80093dc:	2200      	movs	r2, #0
 80093de:	625a      	str	r2, [r3, #36]	@ 0x24
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80093e0:	4b1e      	ldr	r3, [pc, #120]	@ (800945c <MX_ADC1_Init+0xdc>)
 80093e2:	2200      	movs	r2, #0
 80093e4:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.DMAContinuousRequests = DISABLE;
 80093e6:	4b1d      	ldr	r3, [pc, #116]	@ (800945c <MX_ADC1_Init+0xdc>)
 80093e8:	222c      	movs	r2, #44	@ 0x2c
 80093ea:	2100      	movs	r1, #0
 80093ec:	5499      	strb	r1, [r3, r2]
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 80093ee:	4b1b      	ldr	r3, [pc, #108]	@ (800945c <MX_ADC1_Init+0xdc>)
 80093f0:	2200      	movs	r2, #0
 80093f2:	631a      	str	r2, [r3, #48]	@ 0x30
  hadc1.Init.SamplingTimeCommon1 = ADC_SAMPLETIME_39CYCLES_5;
 80093f4:	4b19      	ldr	r3, [pc, #100]	@ (800945c <MX_ADC1_Init+0xdc>)
 80093f6:	2205      	movs	r2, #5
 80093f8:	635a      	str	r2, [r3, #52]	@ 0x34
  hadc1.Init.SamplingTimeCommon2 = ADC_SAMPLETIME_39CYCLES_5;
 80093fa:	4b18      	ldr	r3, [pc, #96]	@ (800945c <MX_ADC1_Init+0xdc>)
 80093fc:	2205      	movs	r2, #5
 80093fe:	639a      	str	r2, [r3, #56]	@ 0x38
  hadc1.Init.OversamplingMode = DISABLE;
 8009400:	4b16      	ldr	r3, [pc, #88]	@ (800945c <MX_ADC1_Init+0xdc>)
 8009402:	223c      	movs	r2, #60	@ 0x3c
 8009404:	2100      	movs	r1, #0
 8009406:	5499      	strb	r1, [r3, r2]
  hadc1.Init.TriggerFrequencyMode = ADC_TRIGGER_FREQ_HIGH;
 8009408:	4b14      	ldr	r3, [pc, #80]	@ (800945c <MX_ADC1_Init+0xdc>)
 800940a:	2200      	movs	r2, #0
 800940c:	64da      	str	r2, [r3, #76]	@ 0x4c
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 800940e:	4b13      	ldr	r3, [pc, #76]	@ (800945c <MX_ADC1_Init+0xdc>)
 8009410:	0018      	movs	r0, r3
 8009412:	f002 fb59 	bl	800bac8 <HAL_ADC_Init>
 8009416:	1e03      	subs	r3, r0, #0
 8009418:	d001      	beq.n	800941e <MX_ADC1_Init+0x9e>
  {
    Error_Handler();
 800941a:	f000 fef7 	bl	800a20c <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_6;
 800941e:	1d3b      	adds	r3, r7, #4
 8009420:	4a10      	ldr	r2, [pc, #64]	@ (8009464 <MX_ADC1_Init+0xe4>)
 8009422:	601a      	str	r2, [r3, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8009424:	1d3b      	adds	r3, r7, #4
 8009426:	2200      	movs	r2, #0
 8009428:	605a      	str	r2, [r3, #4]
  sConfig.SamplingTime = ADC_SAMPLINGTIME_COMMON_1;
 800942a:	1d3b      	adds	r3, r7, #4
 800942c:	2200      	movs	r2, #0
 800942e:	609a      	str	r2, [r3, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8009430:	1d3a      	adds	r2, r7, #4
 8009432:	4b0a      	ldr	r3, [pc, #40]	@ (800945c <MX_ADC1_Init+0xdc>)
 8009434:	0011      	movs	r1, r2
 8009436:	0018      	movs	r0, r3
 8009438:	f002 fe18 	bl	800c06c <HAL_ADC_ConfigChannel>
 800943c:	1e03      	subs	r3, r0, #0
 800943e:	d001      	beq.n	8009444 <MX_ADC1_Init+0xc4>
  {
    Error_Handler();
 8009440:	f000 fee4 	bl	800a20c <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */
  if (HAL_ADCEx_Calibration_Start(&hadc1) != HAL_OK) {
 8009444:	4b05      	ldr	r3, [pc, #20]	@ (800945c <MX_ADC1_Init+0xdc>)
 8009446:	0018      	movs	r0, r3
 8009448:	f003 f9a6 	bl	800c798 <HAL_ADCEx_Calibration_Start>
 800944c:	1e03      	subs	r3, r0, #0
 800944e:	d001      	beq.n	8009454 <MX_ADC1_Init+0xd4>
      Error_Handler();
 8009450:	f000 fedc 	bl	800a20c <Error_Handler>
    }

  /* USER CODE END ADC1_Init 2 */

}
 8009454:	46c0      	nop			@ (mov r8, r8)
 8009456:	46bd      	mov	sp, r7
 8009458:	b004      	add	sp, #16
 800945a:	bd80      	pop	{r7, pc}
 800945c:	20000a04 	.word	0x20000a04
 8009460:	40012400 	.word	0x40012400
 8009464:	18000040 	.word	0x18000040

08009468 <MX_I2C2_Init>:
  * @brief I2C2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C2_Init(void)
{
 8009468:	b580      	push	{r7, lr}
 800946a:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 800946c:	4b1b      	ldr	r3, [pc, #108]	@ (80094dc <MX_I2C2_Init+0x74>)
 800946e:	4a1c      	ldr	r2, [pc, #112]	@ (80094e0 <MX_I2C2_Init+0x78>)
 8009470:	601a      	str	r2, [r3, #0]
  hi2c2.Init.Timing = 0x10B17DB5;
 8009472:	4b1a      	ldr	r3, [pc, #104]	@ (80094dc <MX_I2C2_Init+0x74>)
 8009474:	4a1b      	ldr	r2, [pc, #108]	@ (80094e4 <MX_I2C2_Init+0x7c>)
 8009476:	605a      	str	r2, [r3, #4]
  hi2c2.Init.OwnAddress1 = 0;
 8009478:	4b18      	ldr	r3, [pc, #96]	@ (80094dc <MX_I2C2_Init+0x74>)
 800947a:	2200      	movs	r2, #0
 800947c:	609a      	str	r2, [r3, #8]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800947e:	4b17      	ldr	r3, [pc, #92]	@ (80094dc <MX_I2C2_Init+0x74>)
 8009480:	2201      	movs	r2, #1
 8009482:	60da      	str	r2, [r3, #12]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8009484:	4b15      	ldr	r3, [pc, #84]	@ (80094dc <MX_I2C2_Init+0x74>)
 8009486:	2200      	movs	r2, #0
 8009488:	611a      	str	r2, [r3, #16]
  hi2c2.Init.OwnAddress2 = 0;
 800948a:	4b14      	ldr	r3, [pc, #80]	@ (80094dc <MX_I2C2_Init+0x74>)
 800948c:	2200      	movs	r2, #0
 800948e:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8009490:	4b12      	ldr	r3, [pc, #72]	@ (80094dc <MX_I2C2_Init+0x74>)
 8009492:	2200      	movs	r2, #0
 8009494:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8009496:	4b11      	ldr	r3, [pc, #68]	@ (80094dc <MX_I2C2_Init+0x74>)
 8009498:	2200      	movs	r2, #0
 800949a:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800949c:	4b0f      	ldr	r3, [pc, #60]	@ (80094dc <MX_I2C2_Init+0x74>)
 800949e:	2200      	movs	r2, #0
 80094a0:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 80094a2:	4b0e      	ldr	r3, [pc, #56]	@ (80094dc <MX_I2C2_Init+0x74>)
 80094a4:	0018      	movs	r0, r3
 80094a6:	f003 ff9f 	bl	800d3e8 <HAL_I2C_Init>
 80094aa:	1e03      	subs	r3, r0, #0
 80094ac:	d001      	beq.n	80094b2 <MX_I2C2_Init+0x4a>
  {
    Error_Handler();
 80094ae:	f000 fead 	bl	800a20c <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c2, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 80094b2:	4b0a      	ldr	r3, [pc, #40]	@ (80094dc <MX_I2C2_Init+0x74>)
 80094b4:	2100      	movs	r1, #0
 80094b6:	0018      	movs	r0, r3
 80094b8:	f004 fd32 	bl	800df20 <HAL_I2CEx_ConfigAnalogFilter>
 80094bc:	1e03      	subs	r3, r0, #0
 80094be:	d001      	beq.n	80094c4 <MX_I2C2_Init+0x5c>
  {
    Error_Handler();
 80094c0:	f000 fea4 	bl	800a20c <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c2, 0) != HAL_OK)
 80094c4:	4b05      	ldr	r3, [pc, #20]	@ (80094dc <MX_I2C2_Init+0x74>)
 80094c6:	2100      	movs	r1, #0
 80094c8:	0018      	movs	r0, r3
 80094ca:	f004 fd75 	bl	800dfb8 <HAL_I2CEx_ConfigDigitalFilter>
 80094ce:	1e03      	subs	r3, r0, #0
 80094d0:	d001      	beq.n	80094d6 <MX_I2C2_Init+0x6e>
  {
    Error_Handler();
 80094d2:	f000 fe9b 	bl	800a20c <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 80094d6:	46c0      	nop			@ (mov r8, r8)
 80094d8:	46bd      	mov	sp, r7
 80094da:	bd80      	pop	{r7, pc}
 80094dc:	20000a68 	.word	0x20000a68
 80094e0:	40005800 	.word	0x40005800
 80094e4:	10b17db5 	.word	0x10b17db5

080094e8 <MX_IWDG_Init>:
  * @brief IWDG Initialization Function
  * @param None
  * @retval None
  */
static void MX_IWDG_Init(void)
{
 80094e8:	b580      	push	{r7, lr}
 80094ea:	af00      	add	r7, sp, #0
  /* USER CODE END IWDG_Init 0 */

  /* USER CODE BEGIN IWDG_Init 1 */

  /* USER CODE END IWDG_Init 1 */
  hiwdg.Instance = IWDG;
 80094ec:	4b0b      	ldr	r3, [pc, #44]	@ (800951c <MX_IWDG_Init+0x34>)
 80094ee:	4a0c      	ldr	r2, [pc, #48]	@ (8009520 <MX_IWDG_Init+0x38>)
 80094f0:	601a      	str	r2, [r3, #0]
  hiwdg.Init.Prescaler = IWDG_PRESCALER_256;
 80094f2:	4b0a      	ldr	r3, [pc, #40]	@ (800951c <MX_IWDG_Init+0x34>)
 80094f4:	2206      	movs	r2, #6
 80094f6:	605a      	str	r2, [r3, #4]
  hiwdg.Init.Window = 4095;
 80094f8:	4b08      	ldr	r3, [pc, #32]	@ (800951c <MX_IWDG_Init+0x34>)
 80094fa:	4a0a      	ldr	r2, [pc, #40]	@ (8009524 <MX_IWDG_Init+0x3c>)
 80094fc:	60da      	str	r2, [r3, #12]
  hiwdg.Init.Reload = 624;
 80094fe:	4b07      	ldr	r3, [pc, #28]	@ (800951c <MX_IWDG_Init+0x34>)
 8009500:	229c      	movs	r2, #156	@ 0x9c
 8009502:	0092      	lsls	r2, r2, #2
 8009504:	609a      	str	r2, [r3, #8]
  if (HAL_IWDG_Init(&hiwdg) != HAL_OK)
 8009506:	4b05      	ldr	r3, [pc, #20]	@ (800951c <MX_IWDG_Init+0x34>)
 8009508:	0018      	movs	r0, r3
 800950a:	f004 fda1 	bl	800e050 <HAL_IWDG_Init>
 800950e:	1e03      	subs	r3, r0, #0
 8009510:	d001      	beq.n	8009516 <MX_IWDG_Init+0x2e>
  {
    Error_Handler();
 8009512:	f000 fe7b 	bl	800a20c <Error_Handler>
  }
  /* USER CODE BEGIN IWDG_Init 2 */

  /* USER CODE END IWDG_Init 2 */

}
 8009516:	46c0      	nop			@ (mov r8, r8)
 8009518:	46bd      	mov	sp, r7
 800951a:	bd80      	pop	{r7, pc}
 800951c:	20000abc 	.word	0x20000abc
 8009520:	40003000 	.word	0x40003000
 8009524:	00000fff 	.word	0x00000fff

08009528 <MX_RTC_Init>:
  * @brief RTC Initialization Function
  * @param None
  * @retval None
  */
static void MX_RTC_Init(void)
{
 8009528:	b580      	push	{r7, lr}
 800952a:	b082      	sub	sp, #8
 800952c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN RTC_Init 0 */
	 __HAL_RCC_PWR_CLK_ENABLE();
 800952e:	4b1c      	ldr	r3, [pc, #112]	@ (80095a0 <MX_RTC_Init+0x78>)
 8009530:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8009532:	4b1b      	ldr	r3, [pc, #108]	@ (80095a0 <MX_RTC_Init+0x78>)
 8009534:	2180      	movs	r1, #128	@ 0x80
 8009536:	0549      	lsls	r1, r1, #21
 8009538:	430a      	orrs	r2, r1
 800953a:	63da      	str	r2, [r3, #60]	@ 0x3c
 800953c:	4b18      	ldr	r3, [pc, #96]	@ (80095a0 <MX_RTC_Init+0x78>)
 800953e:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8009540:	2380      	movs	r3, #128	@ 0x80
 8009542:	055b      	lsls	r3, r3, #21
 8009544:	4013      	ands	r3, r2
 8009546:	607b      	str	r3, [r7, #4]
 8009548:	687b      	ldr	r3, [r7, #4]
	     HAL_PWR_EnableBkUpAccess();
 800954a:	f004 fde3 	bl	800e114 <HAL_PWR_EnableBkUpAccess>

  /* USER CODE END RTC_Init 1 */

  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 800954e:	4b15      	ldr	r3, [pc, #84]	@ (80095a4 <MX_RTC_Init+0x7c>)
 8009550:	4a15      	ldr	r2, [pc, #84]	@ (80095a8 <MX_RTC_Init+0x80>)
 8009552:	601a      	str	r2, [r3, #0]
  hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 8009554:	4b13      	ldr	r3, [pc, #76]	@ (80095a4 <MX_RTC_Init+0x7c>)
 8009556:	2200      	movs	r2, #0
 8009558:	609a      	str	r2, [r3, #8]
  hrtc.Init.AsynchPrediv = 127;
 800955a:	4b12      	ldr	r3, [pc, #72]	@ (80095a4 <MX_RTC_Init+0x7c>)
 800955c:	227f      	movs	r2, #127	@ 0x7f
 800955e:	60da      	str	r2, [r3, #12]
  hrtc.Init.SynchPrediv = 255;
 8009560:	4b10      	ldr	r3, [pc, #64]	@ (80095a4 <MX_RTC_Init+0x7c>)
 8009562:	22ff      	movs	r2, #255	@ 0xff
 8009564:	611a      	str	r2, [r3, #16]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 8009566:	4b0f      	ldr	r3, [pc, #60]	@ (80095a4 <MX_RTC_Init+0x7c>)
 8009568:	2200      	movs	r2, #0
 800956a:	615a      	str	r2, [r3, #20]
  hrtc.Init.OutPutRemap = RTC_OUTPUT_REMAP_NONE;
 800956c:	4b0d      	ldr	r3, [pc, #52]	@ (80095a4 <MX_RTC_Init+0x7c>)
 800956e:	2200      	movs	r2, #0
 8009570:	619a      	str	r2, [r3, #24]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 8009572:	4b0c      	ldr	r3, [pc, #48]	@ (80095a4 <MX_RTC_Init+0x7c>)
 8009574:	2200      	movs	r2, #0
 8009576:	61da      	str	r2, [r3, #28]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 8009578:	4b0a      	ldr	r3, [pc, #40]	@ (80095a4 <MX_RTC_Init+0x7c>)
 800957a:	2280      	movs	r2, #128	@ 0x80
 800957c:	05d2      	lsls	r2, r2, #23
 800957e:	621a      	str	r2, [r3, #32]
  hrtc.Init.OutPutPullUp = RTC_OUTPUT_PULLUP_NONE;
 8009580:	4b08      	ldr	r3, [pc, #32]	@ (80095a4 <MX_RTC_Init+0x7c>)
 8009582:	2200      	movs	r2, #0
 8009584:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 8009586:	4b07      	ldr	r3, [pc, #28]	@ (80095a4 <MX_RTC_Init+0x7c>)
 8009588:	0018      	movs	r0, r3
 800958a:	f005 fc99 	bl	800eec0 <HAL_RTC_Init>
 800958e:	1e03      	subs	r3, r0, #0
 8009590:	d001      	beq.n	8009596 <MX_RTC_Init+0x6e>
  {
    Error_Handler();
 8009592:	f000 fe3b 	bl	800a20c <Error_Handler>
  }
  /* USER CODE BEGIN RTC_Init 2 */

  /* USER CODE END RTC_Init 2 */

}
 8009596:	46c0      	nop			@ (mov r8, r8)
 8009598:	46bd      	mov	sp, r7
 800959a:	b002      	add	sp, #8
 800959c:	bd80      	pop	{r7, pc}
 800959e:	46c0      	nop			@ (mov r8, r8)
 80095a0:	40021000 	.word	0x40021000
 80095a4:	20000acc 	.word	0x20000acc
 80095a8:	40002800 	.word	0x40002800

080095ac <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 80095ac:	b580      	push	{r7, lr}
 80095ae:	b088      	sub	sp, #32
 80095b0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80095b2:	2310      	movs	r3, #16
 80095b4:	18fb      	adds	r3, r7, r3
 80095b6:	0018      	movs	r0, r3
 80095b8:	2310      	movs	r3, #16
 80095ba:	001a      	movs	r2, r3
 80095bc:	2100      	movs	r1, #0
 80095be:	f00a fc79 	bl	8013eb4 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80095c2:	1d3b      	adds	r3, r7, #4
 80095c4:	0018      	movs	r0, r3
 80095c6:	230c      	movs	r3, #12
 80095c8:	001a      	movs	r2, r3
 80095ca:	2100      	movs	r1, #0
 80095cc:	f00a fc72 	bl	8013eb4 <memset>

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 80095d0:	4b1e      	ldr	r3, [pc, #120]	@ (800964c <MX_TIM2_Init+0xa0>)
 80095d2:	2280      	movs	r2, #128	@ 0x80
 80095d4:	05d2      	lsls	r2, r2, #23
 80095d6:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 24-1;
 80095d8:	4b1c      	ldr	r3, [pc, #112]	@ (800964c <MX_TIM2_Init+0xa0>)
 80095da:	2217      	movs	r2, #23
 80095dc:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80095de:	4b1b      	ldr	r3, [pc, #108]	@ (800964c <MX_TIM2_Init+0xa0>)
 80095e0:	2200      	movs	r2, #0
 80095e2:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 0xFFFF-1;
 80095e4:	4b19      	ldr	r3, [pc, #100]	@ (800964c <MX_TIM2_Init+0xa0>)
 80095e6:	4a1a      	ldr	r2, [pc, #104]	@ (8009650 <MX_TIM2_Init+0xa4>)
 80095e8:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80095ea:	4b18      	ldr	r3, [pc, #96]	@ (800964c <MX_TIM2_Init+0xa0>)
 80095ec:	2200      	movs	r2, #0
 80095ee:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80095f0:	4b16      	ldr	r3, [pc, #88]	@ (800964c <MX_TIM2_Init+0xa0>)
 80095f2:	2200      	movs	r2, #0
 80095f4:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 80095f6:	4b15      	ldr	r3, [pc, #84]	@ (800964c <MX_TIM2_Init+0xa0>)
 80095f8:	0018      	movs	r0, r3
 80095fa:	f005 ffd8 	bl	800f5ae <HAL_TIM_Base_Init>
 80095fe:	1e03      	subs	r3, r0, #0
 8009600:	d001      	beq.n	8009606 <MX_TIM2_Init+0x5a>
  {
    Error_Handler();
 8009602:	f000 fe03 	bl	800a20c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8009606:	2110      	movs	r1, #16
 8009608:	187b      	adds	r3, r7, r1
 800960a:	2280      	movs	r2, #128	@ 0x80
 800960c:	0152      	lsls	r2, r2, #5
 800960e:	601a      	str	r2, [r3, #0]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8009610:	187a      	adds	r2, r7, r1
 8009612:	4b0e      	ldr	r3, [pc, #56]	@ (800964c <MX_TIM2_Init+0xa0>)
 8009614:	0011      	movs	r1, r2
 8009616:	0018      	movs	r0, r3
 8009618:	f006 f9da 	bl	800f9d0 <HAL_TIM_ConfigClockSource>
 800961c:	1e03      	subs	r3, r0, #0
 800961e:	d001      	beq.n	8009624 <MX_TIM2_Init+0x78>
  {
    Error_Handler();
 8009620:	f000 fdf4 	bl	800a20c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8009624:	1d3b      	adds	r3, r7, #4
 8009626:	2200      	movs	r2, #0
 8009628:	601a      	str	r2, [r3, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800962a:	1d3b      	adds	r3, r7, #4
 800962c:	2200      	movs	r2, #0
 800962e:	609a      	str	r2, [r3, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8009630:	1d3a      	adds	r2, r7, #4
 8009632:	4b06      	ldr	r3, [pc, #24]	@ (800964c <MX_TIM2_Init+0xa0>)
 8009634:	0011      	movs	r1, r2
 8009636:	0018      	movs	r0, r3
 8009638:	f006 fbea 	bl	800fe10 <HAL_TIMEx_MasterConfigSynchronization>
 800963c:	1e03      	subs	r3, r0, #0
 800963e:	d001      	beq.n	8009644 <MX_TIM2_Init+0x98>
  {
    Error_Handler();
 8009640:	f000 fde4 	bl	800a20c <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8009644:	46c0      	nop			@ (mov r8, r8)
 8009646:	46bd      	mov	sp, r7
 8009648:	b008      	add	sp, #32
 800964a:	bd80      	pop	{r7, pc}
 800964c:	20000af8 	.word	0x20000af8
 8009650:	0000fffe 	.word	0x0000fffe

08009654 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8009654:	b580      	push	{r7, lr}
 8009656:	b088      	sub	sp, #32
 8009658:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800965a:	2310      	movs	r3, #16
 800965c:	18fb      	adds	r3, r7, r3
 800965e:	0018      	movs	r0, r3
 8009660:	2310      	movs	r3, #16
 8009662:	001a      	movs	r2, r3
 8009664:	2100      	movs	r1, #0
 8009666:	f00a fc25 	bl	8013eb4 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800966a:	1d3b      	adds	r3, r7, #4
 800966c:	0018      	movs	r0, r3
 800966e:	230c      	movs	r3, #12
 8009670:	001a      	movs	r2, r3
 8009672:	2100      	movs	r1, #0
 8009674:	f00a fc1e 	bl	8013eb4 <memset>

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8009678:	4b1e      	ldr	r3, [pc, #120]	@ (80096f4 <MX_TIM3_Init+0xa0>)
 800967a:	4a1f      	ldr	r2, [pc, #124]	@ (80096f8 <MX_TIM3_Init+0xa4>)
 800967c:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 999-1;
 800967e:	4b1d      	ldr	r3, [pc, #116]	@ (80096f4 <MX_TIM3_Init+0xa0>)
 8009680:	4a1e      	ldr	r2, [pc, #120]	@ (80096fc <MX_TIM3_Init+0xa8>)
 8009682:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8009684:	4b1b      	ldr	r3, [pc, #108]	@ (80096f4 <MX_TIM3_Init+0xa0>)
 8009686:	2200      	movs	r2, #0
 8009688:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 31999-1;
 800968a:	4b1a      	ldr	r3, [pc, #104]	@ (80096f4 <MX_TIM3_Init+0xa0>)
 800968c:	4a1c      	ldr	r2, [pc, #112]	@ (8009700 <MX_TIM3_Init+0xac>)
 800968e:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8009690:	4b18      	ldr	r3, [pc, #96]	@ (80096f4 <MX_TIM3_Init+0xa0>)
 8009692:	2200      	movs	r2, #0
 8009694:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8009696:	4b17      	ldr	r3, [pc, #92]	@ (80096f4 <MX_TIM3_Init+0xa0>)
 8009698:	2200      	movs	r2, #0
 800969a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 800969c:	4b15      	ldr	r3, [pc, #84]	@ (80096f4 <MX_TIM3_Init+0xa0>)
 800969e:	0018      	movs	r0, r3
 80096a0:	f005 ff85 	bl	800f5ae <HAL_TIM_Base_Init>
 80096a4:	1e03      	subs	r3, r0, #0
 80096a6:	d001      	beq.n	80096ac <MX_TIM3_Init+0x58>
  {
    Error_Handler();
 80096a8:	f000 fdb0 	bl	800a20c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80096ac:	2110      	movs	r1, #16
 80096ae:	187b      	adds	r3, r7, r1
 80096b0:	2280      	movs	r2, #128	@ 0x80
 80096b2:	0152      	lsls	r2, r2, #5
 80096b4:	601a      	str	r2, [r3, #0]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 80096b6:	187a      	adds	r2, r7, r1
 80096b8:	4b0e      	ldr	r3, [pc, #56]	@ (80096f4 <MX_TIM3_Init+0xa0>)
 80096ba:	0011      	movs	r1, r2
 80096bc:	0018      	movs	r0, r3
 80096be:	f006 f987 	bl	800f9d0 <HAL_TIM_ConfigClockSource>
 80096c2:	1e03      	subs	r3, r0, #0
 80096c4:	d001      	beq.n	80096ca <MX_TIM3_Init+0x76>
  {
    Error_Handler();
 80096c6:	f000 fda1 	bl	800a20c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80096ca:	1d3b      	adds	r3, r7, #4
 80096cc:	2200      	movs	r2, #0
 80096ce:	601a      	str	r2, [r3, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80096d0:	1d3b      	adds	r3, r7, #4
 80096d2:	2200      	movs	r2, #0
 80096d4:	609a      	str	r2, [r3, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 80096d6:	1d3a      	adds	r2, r7, #4
 80096d8:	4b06      	ldr	r3, [pc, #24]	@ (80096f4 <MX_TIM3_Init+0xa0>)
 80096da:	0011      	movs	r1, r2
 80096dc:	0018      	movs	r0, r3
 80096de:	f006 fb97 	bl	800fe10 <HAL_TIMEx_MasterConfigSynchronization>
 80096e2:	1e03      	subs	r3, r0, #0
 80096e4:	d001      	beq.n	80096ea <MX_TIM3_Init+0x96>
  {
    Error_Handler();
 80096e6:	f000 fd91 	bl	800a20c <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 80096ea:	46c0      	nop			@ (mov r8, r8)
 80096ec:	46bd      	mov	sp, r7
 80096ee:	b008      	add	sp, #32
 80096f0:	bd80      	pop	{r7, pc}
 80096f2:	46c0      	nop			@ (mov r8, r8)
 80096f4:	20000b44 	.word	0x20000b44
 80096f8:	40000400 	.word	0x40000400
 80096fc:	000003e6 	.word	0x000003e6
 8009700:	00007cfe 	.word	0x00007cfe

08009704 <MX_TIM6_Init>:
  * @brief TIM6 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM6_Init(void)
{
 8009704:	b580      	push	{r7, lr}
 8009706:	b084      	sub	sp, #16
 8009708:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM6_Init 0 */

  /* USER CODE END TIM6_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800970a:	1d3b      	adds	r3, r7, #4
 800970c:	0018      	movs	r0, r3
 800970e:	230c      	movs	r3, #12
 8009710:	001a      	movs	r2, r3
 8009712:	2100      	movs	r1, #0
 8009714:	f00a fbce 	bl	8013eb4 <memset>

  /* USER CODE BEGIN TIM6_Init 1 */

  /* USER CODE END TIM6_Init 1 */
  htim6.Instance = TIM6;
 8009718:	4b15      	ldr	r3, [pc, #84]	@ (8009770 <MX_TIM6_Init+0x6c>)
 800971a:	4a16      	ldr	r2, [pc, #88]	@ (8009774 <MX_TIM6_Init+0x70>)
 800971c:	601a      	str	r2, [r3, #0]
  htim6.Init.Prescaler = 63999;
 800971e:	4b14      	ldr	r3, [pc, #80]	@ (8009770 <MX_TIM6_Init+0x6c>)
 8009720:	4a15      	ldr	r2, [pc, #84]	@ (8009778 <MX_TIM6_Init+0x74>)
 8009722:	605a      	str	r2, [r3, #4]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8009724:	4b12      	ldr	r3, [pc, #72]	@ (8009770 <MX_TIM6_Init+0x6c>)
 8009726:	2200      	movs	r2, #0
 8009728:	609a      	str	r2, [r3, #8]
  htim6.Init.Period = 999;
 800972a:	4b11      	ldr	r3, [pc, #68]	@ (8009770 <MX_TIM6_Init+0x6c>)
 800972c:	4a13      	ldr	r2, [pc, #76]	@ (800977c <MX_TIM6_Init+0x78>)
 800972e:	60da      	str	r2, [r3, #12]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8009730:	4b0f      	ldr	r3, [pc, #60]	@ (8009770 <MX_TIM6_Init+0x6c>)
 8009732:	2200      	movs	r2, #0
 8009734:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 8009736:	4b0e      	ldr	r3, [pc, #56]	@ (8009770 <MX_TIM6_Init+0x6c>)
 8009738:	0018      	movs	r0, r3
 800973a:	f005 ff38 	bl	800f5ae <HAL_TIM_Base_Init>
 800973e:	1e03      	subs	r3, r0, #0
 8009740:	d001      	beq.n	8009746 <MX_TIM6_Init+0x42>
  {
    Error_Handler();
 8009742:	f000 fd63 	bl	800a20c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8009746:	1d3b      	adds	r3, r7, #4
 8009748:	2200      	movs	r2, #0
 800974a:	601a      	str	r2, [r3, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800974c:	1d3b      	adds	r3, r7, #4
 800974e:	2200      	movs	r2, #0
 8009750:	609a      	str	r2, [r3, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 8009752:	1d3a      	adds	r2, r7, #4
 8009754:	4b06      	ldr	r3, [pc, #24]	@ (8009770 <MX_TIM6_Init+0x6c>)
 8009756:	0011      	movs	r1, r2
 8009758:	0018      	movs	r0, r3
 800975a:	f006 fb59 	bl	800fe10 <HAL_TIMEx_MasterConfigSynchronization>
 800975e:	1e03      	subs	r3, r0, #0
 8009760:	d001      	beq.n	8009766 <MX_TIM6_Init+0x62>
  {
    Error_Handler();
 8009762:	f000 fd53 	bl	800a20c <Error_Handler>
  }
  /* USER CODE BEGIN TIM6_Init 2 */

  /* USER CODE END TIM6_Init 2 */

}
 8009766:	46c0      	nop			@ (mov r8, r8)
 8009768:	46bd      	mov	sp, r7
 800976a:	b004      	add	sp, #16
 800976c:	bd80      	pop	{r7, pc}
 800976e:	46c0      	nop			@ (mov r8, r8)
 8009770:	20000b90 	.word	0x20000b90
 8009774:	40001000 	.word	0x40001000
 8009778:	0000f9ff 	.word	0x0000f9ff
 800977c:	000003e7 	.word	0x000003e7

08009780 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8009780:	b580      	push	{r7, lr}
 8009782:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8009784:	4b23      	ldr	r3, [pc, #140]	@ (8009814 <MX_USART1_UART_Init+0x94>)
 8009786:	4a24      	ldr	r2, [pc, #144]	@ (8009818 <MX_USART1_UART_Init+0x98>)
 8009788:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 800978a:	4b22      	ldr	r3, [pc, #136]	@ (8009814 <MX_USART1_UART_Init+0x94>)
 800978c:	22e1      	movs	r2, #225	@ 0xe1
 800978e:	0252      	lsls	r2, r2, #9
 8009790:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8009792:	4b20      	ldr	r3, [pc, #128]	@ (8009814 <MX_USART1_UART_Init+0x94>)
 8009794:	2200      	movs	r2, #0
 8009796:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8009798:	4b1e      	ldr	r3, [pc, #120]	@ (8009814 <MX_USART1_UART_Init+0x94>)
 800979a:	2200      	movs	r2, #0
 800979c:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 800979e:	4b1d      	ldr	r3, [pc, #116]	@ (8009814 <MX_USART1_UART_Init+0x94>)
 80097a0:	2200      	movs	r2, #0
 80097a2:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 80097a4:	4b1b      	ldr	r3, [pc, #108]	@ (8009814 <MX_USART1_UART_Init+0x94>)
 80097a6:	220c      	movs	r2, #12
 80097a8:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80097aa:	4b1a      	ldr	r3, [pc, #104]	@ (8009814 <MX_USART1_UART_Init+0x94>)
 80097ac:	2200      	movs	r2, #0
 80097ae:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80097b0:	4b18      	ldr	r3, [pc, #96]	@ (8009814 <MX_USART1_UART_Init+0x94>)
 80097b2:	2200      	movs	r2, #0
 80097b4:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80097b6:	4b17      	ldr	r3, [pc, #92]	@ (8009814 <MX_USART1_UART_Init+0x94>)
 80097b8:	2200      	movs	r2, #0
 80097ba:	621a      	str	r2, [r3, #32]
  huart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 80097bc:	4b15      	ldr	r3, [pc, #84]	@ (8009814 <MX_USART1_UART_Init+0x94>)
 80097be:	2200      	movs	r2, #0
 80097c0:	625a      	str	r2, [r3, #36]	@ 0x24
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80097c2:	4b14      	ldr	r3, [pc, #80]	@ (8009814 <MX_USART1_UART_Init+0x94>)
 80097c4:	2200      	movs	r2, #0
 80097c6:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart1) != HAL_OK)
 80097c8:	4b12      	ldr	r3, [pc, #72]	@ (8009814 <MX_USART1_UART_Init+0x94>)
 80097ca:	0018      	movs	r0, r3
 80097cc:	f006 fba6 	bl	800ff1c <HAL_UART_Init>
 80097d0:	1e03      	subs	r3, r0, #0
 80097d2:	d001      	beq.n	80097d8 <MX_USART1_UART_Init+0x58>
  {
    Error_Handler();
 80097d4:	f000 fd1a 	bl	800a20c <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 80097d8:	4b0e      	ldr	r3, [pc, #56]	@ (8009814 <MX_USART1_UART_Init+0x94>)
 80097da:	2100      	movs	r1, #0
 80097dc:	0018      	movs	r0, r3
 80097de:	f008 fde8 	bl	80123b2 <HAL_UARTEx_SetTxFifoThreshold>
 80097e2:	1e03      	subs	r3, r0, #0
 80097e4:	d001      	beq.n	80097ea <MX_USART1_UART_Init+0x6a>
  {
    Error_Handler();
 80097e6:	f000 fd11 	bl	800a20c <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 80097ea:	4b0a      	ldr	r3, [pc, #40]	@ (8009814 <MX_USART1_UART_Init+0x94>)
 80097ec:	2100      	movs	r1, #0
 80097ee:	0018      	movs	r0, r3
 80097f0:	f008 fe1e 	bl	8012430 <HAL_UARTEx_SetRxFifoThreshold>
 80097f4:	1e03      	subs	r3, r0, #0
 80097f6:	d001      	beq.n	80097fc <MX_USART1_UART_Init+0x7c>
  {
    Error_Handler();
 80097f8:	f000 fd08 	bl	800a20c <Error_Handler>
  }
  if (HAL_UARTEx_EnableFifoMode(&huart1) != HAL_OK)
 80097fc:	4b05      	ldr	r3, [pc, #20]	@ (8009814 <MX_USART1_UART_Init+0x94>)
 80097fe:	0018      	movs	r0, r3
 8009800:	f008 fd9a 	bl	8012338 <HAL_UARTEx_EnableFifoMode>
 8009804:	1e03      	subs	r3, r0, #0
 8009806:	d001      	beq.n	800980c <MX_USART1_UART_Init+0x8c>
  {
    Error_Handler();
 8009808:	f000 fd00 	bl	800a20c <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 800980c:	46c0      	nop			@ (mov r8, r8)
 800980e:	46bd      	mov	sp, r7
 8009810:	bd80      	pop	{r7, pc}
 8009812:	46c0      	nop			@ (mov r8, r8)
 8009814:	20000bdc 	.word	0x20000bdc
 8009818:	40013800 	.word	0x40013800

0800981c <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 800981c:	b580      	push	{r7, lr}
 800981e:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8009820:	4b23      	ldr	r3, [pc, #140]	@ (80098b0 <MX_USART2_UART_Init+0x94>)
 8009822:	4a24      	ldr	r2, [pc, #144]	@ (80098b4 <MX_USART2_UART_Init+0x98>)
 8009824:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8009826:	4b22      	ldr	r3, [pc, #136]	@ (80098b0 <MX_USART2_UART_Init+0x94>)
 8009828:	22e1      	movs	r2, #225	@ 0xe1
 800982a:	0252      	lsls	r2, r2, #9
 800982c:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800982e:	4b20      	ldr	r3, [pc, #128]	@ (80098b0 <MX_USART2_UART_Init+0x94>)
 8009830:	2200      	movs	r2, #0
 8009832:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8009834:	4b1e      	ldr	r3, [pc, #120]	@ (80098b0 <MX_USART2_UART_Init+0x94>)
 8009836:	2200      	movs	r2, #0
 8009838:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800983a:	4b1d      	ldr	r3, [pc, #116]	@ (80098b0 <MX_USART2_UART_Init+0x94>)
 800983c:	2200      	movs	r2, #0
 800983e:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8009840:	4b1b      	ldr	r3, [pc, #108]	@ (80098b0 <MX_USART2_UART_Init+0x94>)
 8009842:	220c      	movs	r2, #12
 8009844:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8009846:	4b1a      	ldr	r3, [pc, #104]	@ (80098b0 <MX_USART2_UART_Init+0x94>)
 8009848:	2200      	movs	r2, #0
 800984a:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 800984c:	4b18      	ldr	r3, [pc, #96]	@ (80098b0 <MX_USART2_UART_Init+0x94>)
 800984e:	2200      	movs	r2, #0
 8009850:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8009852:	4b17      	ldr	r3, [pc, #92]	@ (80098b0 <MX_USART2_UART_Init+0x94>)
 8009854:	2200      	movs	r2, #0
 8009856:	621a      	str	r2, [r3, #32]
  huart2.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8009858:	4b15      	ldr	r3, [pc, #84]	@ (80098b0 <MX_USART2_UART_Init+0x94>)
 800985a:	2200      	movs	r2, #0
 800985c:	625a      	str	r2, [r3, #36]	@ 0x24
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800985e:	4b14      	ldr	r3, [pc, #80]	@ (80098b0 <MX_USART2_UART_Init+0x94>)
 8009860:	2200      	movs	r2, #0
 8009862:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8009864:	4b12      	ldr	r3, [pc, #72]	@ (80098b0 <MX_USART2_UART_Init+0x94>)
 8009866:	0018      	movs	r0, r3
 8009868:	f006 fb58 	bl	800ff1c <HAL_UART_Init>
 800986c:	1e03      	subs	r3, r0, #0
 800986e:	d001      	beq.n	8009874 <MX_USART2_UART_Init+0x58>
  {
    Error_Handler();
 8009870:	f000 fccc 	bl	800a20c <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart2, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8009874:	4b0e      	ldr	r3, [pc, #56]	@ (80098b0 <MX_USART2_UART_Init+0x94>)
 8009876:	2100      	movs	r1, #0
 8009878:	0018      	movs	r0, r3
 800987a:	f008 fd9a 	bl	80123b2 <HAL_UARTEx_SetTxFifoThreshold>
 800987e:	1e03      	subs	r3, r0, #0
 8009880:	d001      	beq.n	8009886 <MX_USART2_UART_Init+0x6a>
  {
    Error_Handler();
 8009882:	f000 fcc3 	bl	800a20c <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart2, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8009886:	4b0a      	ldr	r3, [pc, #40]	@ (80098b0 <MX_USART2_UART_Init+0x94>)
 8009888:	2100      	movs	r1, #0
 800988a:	0018      	movs	r0, r3
 800988c:	f008 fdd0 	bl	8012430 <HAL_UARTEx_SetRxFifoThreshold>
 8009890:	1e03      	subs	r3, r0, #0
 8009892:	d001      	beq.n	8009898 <MX_USART2_UART_Init+0x7c>
  {
    Error_Handler();
 8009894:	f000 fcba 	bl	800a20c <Error_Handler>
  }
  if (HAL_UARTEx_EnableFifoMode(&huart2) != HAL_OK)
 8009898:	4b05      	ldr	r3, [pc, #20]	@ (80098b0 <MX_USART2_UART_Init+0x94>)
 800989a:	0018      	movs	r0, r3
 800989c:	f008 fd4c 	bl	8012338 <HAL_UARTEx_EnableFifoMode>
 80098a0:	1e03      	subs	r3, r0, #0
 80098a2:	d001      	beq.n	80098a8 <MX_USART2_UART_Init+0x8c>
  {
    Error_Handler();
 80098a4:	f000 fcb2 	bl	800a20c <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80098a8:	46c0      	nop			@ (mov r8, r8)
 80098aa:	46bd      	mov	sp, r7
 80098ac:	bd80      	pop	{r7, pc}
 80098ae:	46c0      	nop			@ (mov r8, r8)
 80098b0:	20000c70 	.word	0x20000c70
 80098b4:	40004400 	.word	0x40004400

080098b8 <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 80098b8:	b580      	push	{r7, lr}
 80098ba:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 80098bc:	4b16      	ldr	r3, [pc, #88]	@ (8009918 <MX_USART3_UART_Init+0x60>)
 80098be:	4a17      	ldr	r2, [pc, #92]	@ (800991c <MX_USART3_UART_Init+0x64>)
 80098c0:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 9600;
 80098c2:	4b15      	ldr	r3, [pc, #84]	@ (8009918 <MX_USART3_UART_Init+0x60>)
 80098c4:	2296      	movs	r2, #150	@ 0x96
 80098c6:	0192      	lsls	r2, r2, #6
 80098c8:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 80098ca:	4b13      	ldr	r3, [pc, #76]	@ (8009918 <MX_USART3_UART_Init+0x60>)
 80098cc:	2200      	movs	r2, #0
 80098ce:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 80098d0:	4b11      	ldr	r3, [pc, #68]	@ (8009918 <MX_USART3_UART_Init+0x60>)
 80098d2:	2200      	movs	r2, #0
 80098d4:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 80098d6:	4b10      	ldr	r3, [pc, #64]	@ (8009918 <MX_USART3_UART_Init+0x60>)
 80098d8:	2200      	movs	r2, #0
 80098da:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 80098dc:	4b0e      	ldr	r3, [pc, #56]	@ (8009918 <MX_USART3_UART_Init+0x60>)
 80098de:	220c      	movs	r2, #12
 80098e0:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80098e2:	4b0d      	ldr	r3, [pc, #52]	@ (8009918 <MX_USART3_UART_Init+0x60>)
 80098e4:	2200      	movs	r2, #0
 80098e6:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 80098e8:	4b0b      	ldr	r3, [pc, #44]	@ (8009918 <MX_USART3_UART_Init+0x60>)
 80098ea:	2200      	movs	r2, #0
 80098ec:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80098ee:	4b0a      	ldr	r3, [pc, #40]	@ (8009918 <MX_USART3_UART_Init+0x60>)
 80098f0:	2200      	movs	r2, #0
 80098f2:	621a      	str	r2, [r3, #32]
  huart3.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 80098f4:	4b08      	ldr	r3, [pc, #32]	@ (8009918 <MX_USART3_UART_Init+0x60>)
 80098f6:	2200      	movs	r2, #0
 80098f8:	625a      	str	r2, [r3, #36]	@ 0x24
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80098fa:	4b07      	ldr	r3, [pc, #28]	@ (8009918 <MX_USART3_UART_Init+0x60>)
 80098fc:	2200      	movs	r2, #0
 80098fe:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8009900:	4b05      	ldr	r3, [pc, #20]	@ (8009918 <MX_USART3_UART_Init+0x60>)
 8009902:	0018      	movs	r0, r3
 8009904:	f006 fb0a 	bl	800ff1c <HAL_UART_Init>
 8009908:	1e03      	subs	r3, r0, #0
 800990a:	d001      	beq.n	8009910 <MX_USART3_UART_Init+0x58>
  {
    Error_Handler();
 800990c:	f000 fc7e 	bl	800a20c <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8009910:	46c0      	nop			@ (mov r8, r8)
 8009912:	46bd      	mov	sp, r7
 8009914:	bd80      	pop	{r7, pc}
 8009916:	46c0      	nop			@ (mov r8, r8)
 8009918:	20000d04 	.word	0x20000d04
 800991c:	40004800 	.word	0x40004800

08009920 <MX_USART4_UART_Init>:
  * @brief USART4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART4_UART_Init(void)
{
 8009920:	b580      	push	{r7, lr}
 8009922:	af00      	add	r7, sp, #0
  /* USER CODE END USART4_Init 0 */

  /* USER CODE BEGIN USART4_Init 1 */

  /* USER CODE END USART4_Init 1 */
  huart4.Instance = USART4;
 8009924:	4b16      	ldr	r3, [pc, #88]	@ (8009980 <MX_USART4_UART_Init+0x60>)
 8009926:	4a17      	ldr	r2, [pc, #92]	@ (8009984 <MX_USART4_UART_Init+0x64>)
 8009928:	601a      	str	r2, [r3, #0]
  huart4.Init.BaudRate = 4800;
 800992a:	4b15      	ldr	r3, [pc, #84]	@ (8009980 <MX_USART4_UART_Init+0x60>)
 800992c:	2296      	movs	r2, #150	@ 0x96
 800992e:	0152      	lsls	r2, r2, #5
 8009930:	605a      	str	r2, [r3, #4]
  huart4.Init.WordLength = UART_WORDLENGTH_8B;
 8009932:	4b13      	ldr	r3, [pc, #76]	@ (8009980 <MX_USART4_UART_Init+0x60>)
 8009934:	2200      	movs	r2, #0
 8009936:	609a      	str	r2, [r3, #8]
  huart4.Init.StopBits = UART_STOPBITS_1;
 8009938:	4b11      	ldr	r3, [pc, #68]	@ (8009980 <MX_USART4_UART_Init+0x60>)
 800993a:	2200      	movs	r2, #0
 800993c:	60da      	str	r2, [r3, #12]
  huart4.Init.Parity = UART_PARITY_NONE;
 800993e:	4b10      	ldr	r3, [pc, #64]	@ (8009980 <MX_USART4_UART_Init+0x60>)
 8009940:	2200      	movs	r2, #0
 8009942:	611a      	str	r2, [r3, #16]
  huart4.Init.Mode = UART_MODE_TX_RX;
 8009944:	4b0e      	ldr	r3, [pc, #56]	@ (8009980 <MX_USART4_UART_Init+0x60>)
 8009946:	220c      	movs	r2, #12
 8009948:	615a      	str	r2, [r3, #20]
  huart4.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800994a:	4b0d      	ldr	r3, [pc, #52]	@ (8009980 <MX_USART4_UART_Init+0x60>)
 800994c:	2200      	movs	r2, #0
 800994e:	619a      	str	r2, [r3, #24]
  huart4.Init.OverSampling = UART_OVERSAMPLING_16;
 8009950:	4b0b      	ldr	r3, [pc, #44]	@ (8009980 <MX_USART4_UART_Init+0x60>)
 8009952:	2200      	movs	r2, #0
 8009954:	61da      	str	r2, [r3, #28]
  huart4.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8009956:	4b0a      	ldr	r3, [pc, #40]	@ (8009980 <MX_USART4_UART_Init+0x60>)
 8009958:	2200      	movs	r2, #0
 800995a:	621a      	str	r2, [r3, #32]
  huart4.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 800995c:	4b08      	ldr	r3, [pc, #32]	@ (8009980 <MX_USART4_UART_Init+0x60>)
 800995e:	2200      	movs	r2, #0
 8009960:	625a      	str	r2, [r3, #36]	@ 0x24
  huart4.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8009962:	4b07      	ldr	r3, [pc, #28]	@ (8009980 <MX_USART4_UART_Init+0x60>)
 8009964:	2200      	movs	r2, #0
 8009966:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart4) != HAL_OK)
 8009968:	4b05      	ldr	r3, [pc, #20]	@ (8009980 <MX_USART4_UART_Init+0x60>)
 800996a:	0018      	movs	r0, r3
 800996c:	f006 fad6 	bl	800ff1c <HAL_UART_Init>
 8009970:	1e03      	subs	r3, r0, #0
 8009972:	d001      	beq.n	8009978 <MX_USART4_UART_Init+0x58>
  {
    Error_Handler();
 8009974:	f000 fc4a 	bl	800a20c <Error_Handler>
  }
  /* USER CODE BEGIN USART4_Init 2 */

  /* USER CODE END USART4_Init 2 */

}
 8009978:	46c0      	nop			@ (mov r8, r8)
 800997a:	46bd      	mov	sp, r7
 800997c:	bd80      	pop	{r7, pc}
 800997e:	46c0      	nop			@ (mov r8, r8)
 8009980:	20000d98 	.word	0x20000d98
 8009984:	40004c00 	.word	0x40004c00

08009988 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8009988:	b590      	push	{r4, r7, lr}
 800998a:	b08b      	sub	sp, #44	@ 0x2c
 800998c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800998e:	2414      	movs	r4, #20
 8009990:	193b      	adds	r3, r7, r4
 8009992:	0018      	movs	r0, r3
 8009994:	2314      	movs	r3, #20
 8009996:	001a      	movs	r2, r3
 8009998:	2100      	movs	r1, #0
 800999a:	f00a fa8b 	bl	8013eb4 <memset>
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800999e:	4b69      	ldr	r3, [pc, #420]	@ (8009b44 <MX_GPIO_Init+0x1bc>)
 80099a0:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80099a2:	4b68      	ldr	r3, [pc, #416]	@ (8009b44 <MX_GPIO_Init+0x1bc>)
 80099a4:	2104      	movs	r1, #4
 80099a6:	430a      	orrs	r2, r1
 80099a8:	635a      	str	r2, [r3, #52]	@ 0x34
 80099aa:	4b66      	ldr	r3, [pc, #408]	@ (8009b44 <MX_GPIO_Init+0x1bc>)
 80099ac:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80099ae:	2204      	movs	r2, #4
 80099b0:	4013      	ands	r3, r2
 80099b2:	613b      	str	r3, [r7, #16]
 80099b4:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80099b6:	4b63      	ldr	r3, [pc, #396]	@ (8009b44 <MX_GPIO_Init+0x1bc>)
 80099b8:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80099ba:	4b62      	ldr	r3, [pc, #392]	@ (8009b44 <MX_GPIO_Init+0x1bc>)
 80099bc:	2101      	movs	r1, #1
 80099be:	430a      	orrs	r2, r1
 80099c0:	635a      	str	r2, [r3, #52]	@ 0x34
 80099c2:	4b60      	ldr	r3, [pc, #384]	@ (8009b44 <MX_GPIO_Init+0x1bc>)
 80099c4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80099c6:	2201      	movs	r2, #1
 80099c8:	4013      	ands	r3, r2
 80099ca:	60fb      	str	r3, [r7, #12]
 80099cc:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80099ce:	4b5d      	ldr	r3, [pc, #372]	@ (8009b44 <MX_GPIO_Init+0x1bc>)
 80099d0:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80099d2:	4b5c      	ldr	r3, [pc, #368]	@ (8009b44 <MX_GPIO_Init+0x1bc>)
 80099d4:	2102      	movs	r1, #2
 80099d6:	430a      	orrs	r2, r1
 80099d8:	635a      	str	r2, [r3, #52]	@ 0x34
 80099da:	4b5a      	ldr	r3, [pc, #360]	@ (8009b44 <MX_GPIO_Init+0x1bc>)
 80099dc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80099de:	2202      	movs	r2, #2
 80099e0:	4013      	ands	r3, r2
 80099e2:	60bb      	str	r3, [r7, #8]
 80099e4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80099e6:	4b57      	ldr	r3, [pc, #348]	@ (8009b44 <MX_GPIO_Init+0x1bc>)
 80099e8:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80099ea:	4b56      	ldr	r3, [pc, #344]	@ (8009b44 <MX_GPIO_Init+0x1bc>)
 80099ec:	2108      	movs	r1, #8
 80099ee:	430a      	orrs	r2, r1
 80099f0:	635a      	str	r2, [r3, #52]	@ 0x34
 80099f2:	4b54      	ldr	r3, [pc, #336]	@ (8009b44 <MX_GPIO_Init+0x1bc>)
 80099f4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80099f6:	2208      	movs	r2, #8
 80099f8:	4013      	ands	r3, r2
 80099fa:	607b      	str	r3, [r7, #4]
 80099fc:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_11|Sen_pwr_5V_Pin|Sen_pwr_3v_Pin|valve_2_Pin
 80099fe:	4952      	ldr	r1, [pc, #328]	@ (8009b48 <MX_GPIO_Init+0x1c0>)
 8009a00:	4b52      	ldr	r3, [pc, #328]	@ (8009b4c <MX_GPIO_Init+0x1c4>)
 8009a02:	2200      	movs	r2, #0
 8009a04:	0018      	movs	r0, r3
 8009a06:	f003 fc9e 	bl	800d346 <HAL_GPIO_WritePin>
                          |GPIO_PIN_9, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, VALVE_1_Pin|GPIO_PIN_8|GPIO_PIN_12, GPIO_PIN_RESET);
 8009a0a:	4951      	ldr	r1, [pc, #324]	@ (8009b50 <MX_GPIO_Init+0x1c8>)
 8009a0c:	23a0      	movs	r3, #160	@ 0xa0
 8009a0e:	05db      	lsls	r3, r3, #23
 8009a10:	2200      	movs	r2, #0
 8009a12:	0018      	movs	r0, r3
 8009a14:	f003 fc97 	bl	800d346 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, calibration_fail_Pin|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_12
 8009a18:	494e      	ldr	r1, [pc, #312]	@ (8009b54 <MX_GPIO_Init+0x1cc>)
 8009a1a:	4b4f      	ldr	r3, [pc, #316]	@ (8009b58 <MX_GPIO_Init+0x1d0>)
 8009a1c:	2200      	movs	r2, #0
 8009a1e:	0018      	movs	r0, r3
 8009a20:	f003 fc91 	bl	800d346 <HAL_GPIO_WritePin>
                          |GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15|GPIO_PIN_3
                          |GPIO_PIN_4|Wtemp_Output_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, FA_RS485_Pin|GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2
 8009a24:	494d      	ldr	r1, [pc, #308]	@ (8009b5c <MX_GPIO_Init+0x1d4>)
 8009a26:	4b4e      	ldr	r3, [pc, #312]	@ (8009b60 <MX_GPIO_Init+0x1d8>)
 8009a28:	2200      	movs	r2, #0
 8009a2a:	0018      	movs	r0, r3
 8009a2c:	f003 fc8b 	bl	800d346 <HAL_GPIO_WritePin>
                          |T4_EN_Pin|moisture_EN_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pins : PC11 Sen_pwr_5V_Pin Sen_pwr_3v_Pin valve_2_Pin
                           PC9 */
  GPIO_InitStruct.Pin = GPIO_PIN_11|Sen_pwr_5V_Pin|Sen_pwr_3v_Pin|valve_2_Pin
 8009a30:	193b      	adds	r3, r7, r4
 8009a32:	4a45      	ldr	r2, [pc, #276]	@ (8009b48 <MX_GPIO_Init+0x1c0>)
 8009a34:	601a      	str	r2, [r3, #0]
                          |GPIO_PIN_9;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8009a36:	193b      	adds	r3, r7, r4
 8009a38:	2201      	movs	r2, #1
 8009a3a:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8009a3c:	193b      	adds	r3, r7, r4
 8009a3e:	2200      	movs	r2, #0
 8009a40:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8009a42:	193b      	adds	r3, r7, r4
 8009a44:	2200      	movs	r2, #0
 8009a46:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8009a48:	193b      	adds	r3, r7, r4
 8009a4a:	4a40      	ldr	r2, [pc, #256]	@ (8009b4c <MX_GPIO_Init+0x1c4>)
 8009a4c:	0019      	movs	r1, r3
 8009a4e:	0010      	movs	r0, r2
 8009a50:	f003 faf8 	bl	800d044 <HAL_GPIO_Init>

  /*Configure GPIO pins : PC2 PC3 PC8 */
  GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3|GPIO_PIN_8;
 8009a54:	0021      	movs	r1, r4
 8009a56:	187b      	adds	r3, r7, r1
 8009a58:	2286      	movs	r2, #134	@ 0x86
 8009a5a:	0052      	lsls	r2, r2, #1
 8009a5c:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8009a5e:	000c      	movs	r4, r1
 8009a60:	193b      	adds	r3, r7, r4
 8009a62:	2200      	movs	r2, #0
 8009a64:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8009a66:	193b      	adds	r3, r7, r4
 8009a68:	2200      	movs	r2, #0
 8009a6a:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8009a6c:	193b      	adds	r3, r7, r4
 8009a6e:	4a37      	ldr	r2, [pc, #220]	@ (8009b4c <MX_GPIO_Init+0x1c4>)
 8009a70:	0019      	movs	r1, r3
 8009a72:	0010      	movs	r0, r2
 8009a74:	f003 fae6 	bl	800d044 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA2 PA3 PA15 */
  GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3|GPIO_PIN_15;
 8009a78:	193b      	adds	r3, r7, r4
 8009a7a:	4a3a      	ldr	r2, [pc, #232]	@ (8009b64 <MX_GPIO_Init+0x1dc>)
 8009a7c:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8009a7e:	193b      	adds	r3, r7, r4
 8009a80:	2200      	movs	r2, #0
 8009a82:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8009a84:	193b      	adds	r3, r7, r4
 8009a86:	2200      	movs	r2, #0
 8009a88:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8009a8a:	193a      	adds	r2, r7, r4
 8009a8c:	23a0      	movs	r3, #160	@ 0xa0
 8009a8e:	05db      	lsls	r3, r3, #23
 8009a90:	0011      	movs	r1, r2
 8009a92:	0018      	movs	r0, r3
 8009a94:	f003 fad6 	bl	800d044 <HAL_GPIO_Init>

  /*Configure GPIO pins : VALVE_1_Pin PA8 PA12 */
  GPIO_InitStruct.Pin = VALVE_1_Pin|GPIO_PIN_8|GPIO_PIN_12;
 8009a98:	193b      	adds	r3, r7, r4
 8009a9a:	4a2d      	ldr	r2, [pc, #180]	@ (8009b50 <MX_GPIO_Init+0x1c8>)
 8009a9c:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8009a9e:	193b      	adds	r3, r7, r4
 8009aa0:	2201      	movs	r2, #1
 8009aa2:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8009aa4:	193b      	adds	r3, r7, r4
 8009aa6:	2200      	movs	r2, #0
 8009aa8:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8009aaa:	193b      	adds	r3, r7, r4
 8009aac:	2200      	movs	r2, #0
 8009aae:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8009ab0:	193a      	adds	r2, r7, r4
 8009ab2:	23a0      	movs	r3, #160	@ 0xa0
 8009ab4:	05db      	lsls	r3, r3, #23
 8009ab6:	0011      	movs	r1, r2
 8009ab8:	0018      	movs	r0, r3
 8009aba:	f003 fac3 	bl	800d044 <HAL_GPIO_Init>

  /*Configure GPIO pins : calibration_fail_Pin PB1 PB2 PB12
                           PB13 PB14 PB15 PB3
                           PB4 Wtemp_Output_Pin */
  GPIO_InitStruct.Pin = calibration_fail_Pin|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_12
 8009abe:	193b      	adds	r3, r7, r4
 8009ac0:	4a24      	ldr	r2, [pc, #144]	@ (8009b54 <MX_GPIO_Init+0x1cc>)
 8009ac2:	601a      	str	r2, [r3, #0]
                          |GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15|GPIO_PIN_3
                          |GPIO_PIN_4|Wtemp_Output_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8009ac4:	193b      	adds	r3, r7, r4
 8009ac6:	2201      	movs	r2, #1
 8009ac8:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8009aca:	193b      	adds	r3, r7, r4
 8009acc:	2200      	movs	r2, #0
 8009ace:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8009ad0:	193b      	adds	r3, r7, r4
 8009ad2:	2200      	movs	r2, #0
 8009ad4:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8009ad6:	193b      	adds	r3, r7, r4
 8009ad8:	4a1f      	ldr	r2, [pc, #124]	@ (8009b58 <MX_GPIO_Init+0x1d0>)
 8009ada:	0019      	movs	r1, r3
 8009adc:	0010      	movs	r0, r2
 8009ade:	f003 fab1 	bl	800d044 <HAL_GPIO_Init>

  /*Configure GPIO pins : FA_RS485_Pin PD0 PD1 PD2
                           T4_EN_Pin moisture_EN_Pin */
  GPIO_InitStruct.Pin = FA_RS485_Pin|GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2
 8009ae2:	193b      	adds	r3, r7, r4
 8009ae4:	4a1d      	ldr	r2, [pc, #116]	@ (8009b5c <MX_GPIO_Init+0x1d4>)
 8009ae6:	601a      	str	r2, [r3, #0]
                          |T4_EN_Pin|moisture_EN_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8009ae8:	193b      	adds	r3, r7, r4
 8009aea:	2201      	movs	r2, #1
 8009aec:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8009aee:	193b      	adds	r3, r7, r4
 8009af0:	2200      	movs	r2, #0
 8009af2:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8009af4:	193b      	adds	r3, r7, r4
 8009af6:	2200      	movs	r2, #0
 8009af8:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8009afa:	193b      	adds	r3, r7, r4
 8009afc:	4a18      	ldr	r2, [pc, #96]	@ (8009b60 <MX_GPIO_Init+0x1d8>)
 8009afe:	0019      	movs	r1, r3
 8009b00:	0010      	movs	r0, r2
 8009b02:	f003 fa9f 	bl	800d044 <HAL_GPIO_Init>

  /*Configure GPIO pin : PC10 */
  GPIO_InitStruct.Pin = GPIO_PIN_10;
 8009b06:	0021      	movs	r1, r4
 8009b08:	187b      	adds	r3, r7, r1
 8009b0a:	2280      	movs	r2, #128	@ 0x80
 8009b0c:	00d2      	lsls	r2, r2, #3
 8009b0e:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8009b10:	187b      	adds	r3, r7, r1
 8009b12:	2284      	movs	r2, #132	@ 0x84
 8009b14:	0392      	lsls	r2, r2, #14
 8009b16:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8009b18:	187b      	adds	r3, r7, r1
 8009b1a:	2200      	movs	r2, #0
 8009b1c:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8009b1e:	187b      	adds	r3, r7, r1
 8009b20:	4a0a      	ldr	r2, [pc, #40]	@ (8009b4c <MX_GPIO_Init+0x1c4>)
 8009b22:	0019      	movs	r1, r3
 8009b24:	0010      	movs	r0, r2
 8009b26:	f003 fa8d 	bl	800d044 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI4_15_IRQn, 0, 0);
 8009b2a:	2200      	movs	r2, #0
 8009b2c:	2100      	movs	r1, #0
 8009b2e:	2007      	movs	r0, #7
 8009b30:	f002 ffda 	bl	800cae8 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI4_15_IRQn);
 8009b34:	2007      	movs	r0, #7
 8009b36:	f002 ffec 	bl	800cb12 <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8009b3a:	46c0      	nop			@ (mov r8, r8)
 8009b3c:	46bd      	mov	sp, r7
 8009b3e:	b00b      	add	sp, #44	@ 0x2c
 8009b40:	bd90      	pop	{r4, r7, pc}
 8009b42:	46c0      	nop			@ (mov r8, r8)
 8009b44:	40021000 	.word	0x40021000
 8009b48:	00000a13 	.word	0x00000a13
 8009b4c:	50000800 	.word	0x50000800
 8009b50:	00001110 	.word	0x00001110
 8009b54:	0000f03f 	.word	0x0000f03f
 8009b58:	50000400 	.word	0x50000400
 8009b5c:	0000021f 	.word	0x0000021f
 8009b60:	50000c00 	.word	0x50000c00
 8009b64:	0000800c 	.word	0x0000800c

08009b68 <MX_GPIO_Init_Input>:

/* USER CODE BEGIN 4 */
void MX_GPIO_Init_Input(void) {
 8009b68:	b580      	push	{r7, lr}
 8009b6a:	b086      	sub	sp, #24
 8009b6c:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef GPIO_InitStruct = { 0 };
 8009b6e:	1d3b      	adds	r3, r7, #4
 8009b70:	0018      	movs	r0, r3
 8009b72:	2314      	movs	r3, #20
 8009b74:	001a      	movs	r2, r3
 8009b76:	2100      	movs	r1, #0
 8009b78:	f00a f99c 	bl	8013eb4 <memset>
	/* USER CODE BEGIN MX_GPIO_Init_1 */
	/* USER CODE END MX_GPIO_Init_1 */

	/* GPIO Ports Clock Enable */
	__HAL_RCC_GPIOB_CLK_ENABLE();
 8009b7c:	4b10      	ldr	r3, [pc, #64]	@ (8009bc0 <MX_GPIO_Init_Input+0x58>)
 8009b7e:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8009b80:	4b0f      	ldr	r3, [pc, #60]	@ (8009bc0 <MX_GPIO_Init_Input+0x58>)
 8009b82:	2102      	movs	r1, #2
 8009b84:	430a      	orrs	r2, r1
 8009b86:	635a      	str	r2, [r3, #52]	@ 0x34
 8009b88:	4b0d      	ldr	r3, [pc, #52]	@ (8009bc0 <MX_GPIO_Init_Input+0x58>)
 8009b8a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8009b8c:	2202      	movs	r2, #2
 8009b8e:	4013      	ands	r3, r2
 8009b90:	603b      	str	r3, [r7, #0]
 8009b92:	683b      	ldr	r3, [r7, #0]

	/*Configure GPIO pin : PB5 */
	GPIO_InitStruct.Pin = Wtemp_Output_Pin;
 8009b94:	1d3b      	adds	r3, r7, #4
 8009b96:	2220      	movs	r2, #32
 8009b98:	601a      	str	r2, [r3, #0]
	GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8009b9a:	1d3b      	adds	r3, r7, #4
 8009b9c:	2200      	movs	r2, #0
 8009b9e:	605a      	str	r2, [r3, #4]
	GPIO_InitStruct.Pull = GPIO_PULLUP;
 8009ba0:	1d3b      	adds	r3, r7, #4
 8009ba2:	2201      	movs	r2, #1
 8009ba4:	609a      	str	r2, [r3, #8]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_MEDIUM;
 8009ba6:	1d3b      	adds	r3, r7, #4
 8009ba8:	2201      	movs	r2, #1
 8009baa:	60da      	str	r2, [r3, #12]
	HAL_GPIO_Init(Wtemp_Output_GPIO_Port, &GPIO_InitStruct);
 8009bac:	1d3b      	adds	r3, r7, #4
 8009bae:	4a05      	ldr	r2, [pc, #20]	@ (8009bc4 <MX_GPIO_Init_Input+0x5c>)
 8009bb0:	0019      	movs	r1, r3
 8009bb2:	0010      	movs	r0, r2
 8009bb4:	f003 fa46 	bl	800d044 <HAL_GPIO_Init>

	/* USER CODE BEGIN MX_GPIO_Init_2 */
	/* USER CODE END MX_GPIO_Init_2 */
}
 8009bb8:	46c0      	nop			@ (mov r8, r8)
 8009bba:	46bd      	mov	sp, r7
 8009bbc:	b006      	add	sp, #24
 8009bbe:	bd80      	pop	{r7, pc}
 8009bc0:	40021000 	.word	0x40021000
 8009bc4:	50000400 	.word	0x50000400

08009bc8 <MX_GPIO_Init_Output>:

void MX_GPIO_Init_Output(void) {
 8009bc8:	b590      	push	{r4, r7, lr}
 8009bca:	b089      	sub	sp, #36	@ 0x24
 8009bcc:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef GPIO_InitStruct = { 0 };
 8009bce:	240c      	movs	r4, #12
 8009bd0:	193b      	adds	r3, r7, r4
 8009bd2:	0018      	movs	r0, r3
 8009bd4:	2314      	movs	r3, #20
 8009bd6:	001a      	movs	r2, r3
 8009bd8:	2100      	movs	r1, #0
 8009bda:	f00a f96b 	bl	8013eb4 <memset>
	/* USER CODE BEGIN MX_GPIO_Init_1 */
	/* USER CODE END MX_GPIO_Init_1 */

	/* GPIO Ports Clock Enable */
	__HAL_RCC_GPIOA_CLK_ENABLE();
 8009bde:	4b18      	ldr	r3, [pc, #96]	@ (8009c40 <MX_GPIO_Init_Output+0x78>)
 8009be0:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8009be2:	4b17      	ldr	r3, [pc, #92]	@ (8009c40 <MX_GPIO_Init_Output+0x78>)
 8009be4:	2101      	movs	r1, #1
 8009be6:	430a      	orrs	r2, r1
 8009be8:	635a      	str	r2, [r3, #52]	@ 0x34
 8009bea:	4b15      	ldr	r3, [pc, #84]	@ (8009c40 <MX_GPIO_Init_Output+0x78>)
 8009bec:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8009bee:	2201      	movs	r2, #1
 8009bf0:	4013      	ands	r3, r2
 8009bf2:	60bb      	str	r3, [r7, #8]
 8009bf4:	68bb      	ldr	r3, [r7, #8]
	__HAL_RCC_GPIOB_CLK_ENABLE();
 8009bf6:	4b12      	ldr	r3, [pc, #72]	@ (8009c40 <MX_GPIO_Init_Output+0x78>)
 8009bf8:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8009bfa:	4b11      	ldr	r3, [pc, #68]	@ (8009c40 <MX_GPIO_Init_Output+0x78>)
 8009bfc:	2102      	movs	r1, #2
 8009bfe:	430a      	orrs	r2, r1
 8009c00:	635a      	str	r2, [r3, #52]	@ 0x34
 8009c02:	4b0f      	ldr	r3, [pc, #60]	@ (8009c40 <MX_GPIO_Init_Output+0x78>)
 8009c04:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8009c06:	2202      	movs	r2, #2
 8009c08:	4013      	ands	r3, r2
 8009c0a:	607b      	str	r3, [r7, #4]
 8009c0c:	687b      	ldr	r3, [r7, #4]

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(Wtemp_Output_GPIO_Port, Wtemp_Output_Pin, GPIO_PIN_RESET);
 8009c0e:	4b0d      	ldr	r3, [pc, #52]	@ (8009c44 <MX_GPIO_Init_Output+0x7c>)
 8009c10:	2200      	movs	r2, #0
 8009c12:	2120      	movs	r1, #32
 8009c14:	0018      	movs	r0, r3
 8009c16:	f003 fb96 	bl	800d346 <HAL_GPIO_WritePin>

	/*Configure GPIO pin : PB12 */
	GPIO_InitStruct.Pin = Wtemp_Output_Pin;
 8009c1a:	193b      	adds	r3, r7, r4
 8009c1c:	2220      	movs	r2, #32
 8009c1e:	601a      	str	r2, [r3, #0]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8009c20:	193b      	adds	r3, r7, r4
 8009c22:	2201      	movs	r2, #1
 8009c24:	605a      	str	r2, [r3, #4]
	// GPIO_InitStruct.Pull = GPIO_NOPULL;
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_MEDIUM;
 8009c26:	193b      	adds	r3, r7, r4
 8009c28:	2201      	movs	r2, #1
 8009c2a:	60da      	str	r2, [r3, #12]
	HAL_GPIO_Init(Wtemp_Output_GPIO_Port, &GPIO_InitStruct);
 8009c2c:	193b      	adds	r3, r7, r4
 8009c2e:	4a05      	ldr	r2, [pc, #20]	@ (8009c44 <MX_GPIO_Init_Output+0x7c>)
 8009c30:	0019      	movs	r1, r3
 8009c32:	0010      	movs	r0, r2
 8009c34:	f003 fa06 	bl	800d044 <HAL_GPIO_Init>

	/* USER CODE BEGIN MX_GPIO_Init_2 */
	/* USER CODE END MX_GPIO_Init_2 */
}
 8009c38:	46c0      	nop			@ (mov r8, r8)
 8009c3a:	46bd      	mov	sp, r7
 8009c3c:	b009      	add	sp, #36	@ 0x24
 8009c3e:	bd90      	pop	{r4, r7, pc}
 8009c40:	40021000 	.word	0x40021000
 8009c44:	50000400 	.word	0x50000400

08009c48 <PH_ADC1_Init>:

void PH_ADC1_Init(void)
{
 8009c48:	b580      	push	{r7, lr}
 8009c4a:	b084      	sub	sp, #16
 8009c4c:	af00      	add	r7, sp, #0
    ADC_ChannelConfTypeDef sConfig = {0};
 8009c4e:	1d3b      	adds	r3, r7, #4
 8009c50:	0018      	movs	r0, r3
 8009c52:	230c      	movs	r3, #12
 8009c54:	001a      	movs	r2, r3
 8009c56:	2100      	movs	r1, #0
 8009c58:	f00a f92c 	bl	8013eb4 <memset>

    hadc1.Instance = ADC1;
 8009c5c:	4b2d      	ldr	r3, [pc, #180]	@ (8009d14 <PH_ADC1_Init+0xcc>)
 8009c5e:	4a2e      	ldr	r2, [pc, #184]	@ (8009d18 <PH_ADC1_Init+0xd0>)
 8009c60:	601a      	str	r2, [r3, #0]
       hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8009c62:	4b2c      	ldr	r3, [pc, #176]	@ (8009d14 <PH_ADC1_Init+0xcc>)
 8009c64:	2280      	movs	r2, #128	@ 0x80
 8009c66:	0612      	lsls	r2, r2, #24
 8009c68:	605a      	str	r2, [r3, #4]
       hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8009c6a:	4b2a      	ldr	r3, [pc, #168]	@ (8009d14 <PH_ADC1_Init+0xcc>)
 8009c6c:	2200      	movs	r2, #0
 8009c6e:	609a      	str	r2, [r3, #8]
       hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8009c70:	4b28      	ldr	r3, [pc, #160]	@ (8009d14 <PH_ADC1_Init+0xcc>)
 8009c72:	2200      	movs	r2, #0
 8009c74:	60da      	str	r2, [r3, #12]
       hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8009c76:	4b27      	ldr	r3, [pc, #156]	@ (8009d14 <PH_ADC1_Init+0xcc>)
 8009c78:	2200      	movs	r2, #0
 8009c7a:	611a      	str	r2, [r3, #16]
       hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8009c7c:	4b25      	ldr	r3, [pc, #148]	@ (8009d14 <PH_ADC1_Init+0xcc>)
 8009c7e:	2204      	movs	r2, #4
 8009c80:	615a      	str	r2, [r3, #20]
       hadc1.Init.LowPowerAutoWait = DISABLE;
 8009c82:	4b24      	ldr	r3, [pc, #144]	@ (8009d14 <PH_ADC1_Init+0xcc>)
 8009c84:	2200      	movs	r2, #0
 8009c86:	761a      	strb	r2, [r3, #24]
       hadc1.Init.LowPowerAutoPowerOff = DISABLE;
 8009c88:	4b22      	ldr	r3, [pc, #136]	@ (8009d14 <PH_ADC1_Init+0xcc>)
 8009c8a:	2200      	movs	r2, #0
 8009c8c:	765a      	strb	r2, [r3, #25]
       hadc1.Init.ContinuousConvMode = DISABLE;
 8009c8e:	4b21      	ldr	r3, [pc, #132]	@ (8009d14 <PH_ADC1_Init+0xcc>)
 8009c90:	2200      	movs	r2, #0
 8009c92:	769a      	strb	r2, [r3, #26]
       hadc1.Init.NbrOfConversion = 1;
 8009c94:	4b1f      	ldr	r3, [pc, #124]	@ (8009d14 <PH_ADC1_Init+0xcc>)
 8009c96:	2201      	movs	r2, #1
 8009c98:	61da      	str	r2, [r3, #28]
       hadc1.Init.DiscontinuousConvMode = DISABLE;
 8009c9a:	4b1e      	ldr	r3, [pc, #120]	@ (8009d14 <PH_ADC1_Init+0xcc>)
 8009c9c:	2220      	movs	r2, #32
 8009c9e:	2100      	movs	r1, #0
 8009ca0:	5499      	strb	r1, [r3, r2]
       hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8009ca2:	4b1c      	ldr	r3, [pc, #112]	@ (8009d14 <PH_ADC1_Init+0xcc>)
 8009ca4:	2200      	movs	r2, #0
 8009ca6:	625a      	str	r2, [r3, #36]	@ 0x24
       hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8009ca8:	4b1a      	ldr	r3, [pc, #104]	@ (8009d14 <PH_ADC1_Init+0xcc>)
 8009caa:	2200      	movs	r2, #0
 8009cac:	629a      	str	r2, [r3, #40]	@ 0x28
       hadc1.Init.DMAContinuousRequests = DISABLE;
 8009cae:	4b19      	ldr	r3, [pc, #100]	@ (8009d14 <PH_ADC1_Init+0xcc>)
 8009cb0:	222c      	movs	r2, #44	@ 0x2c
 8009cb2:	2100      	movs	r1, #0
 8009cb4:	5499      	strb	r1, [r3, r2]
       hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8009cb6:	4b17      	ldr	r3, [pc, #92]	@ (8009d14 <PH_ADC1_Init+0xcc>)
 8009cb8:	2200      	movs	r2, #0
 8009cba:	631a      	str	r2, [r3, #48]	@ 0x30
       hadc1.Init.SamplingTimeCommon1 = ADC_SAMPLETIME_39CYCLES_5;
 8009cbc:	4b15      	ldr	r3, [pc, #84]	@ (8009d14 <PH_ADC1_Init+0xcc>)
 8009cbe:	2205      	movs	r2, #5
 8009cc0:	635a      	str	r2, [r3, #52]	@ 0x34
       hadc1.Init.SamplingTimeCommon2 = ADC_SAMPLETIME_39CYCLES_5;
 8009cc2:	4b14      	ldr	r3, [pc, #80]	@ (8009d14 <PH_ADC1_Init+0xcc>)
 8009cc4:	2205      	movs	r2, #5
 8009cc6:	639a      	str	r2, [r3, #56]	@ 0x38
       hadc1.Init.OversamplingMode = DISABLE;
 8009cc8:	4b12      	ldr	r3, [pc, #72]	@ (8009d14 <PH_ADC1_Init+0xcc>)
 8009cca:	223c      	movs	r2, #60	@ 0x3c
 8009ccc:	2100      	movs	r1, #0
 8009cce:	5499      	strb	r1, [r3, r2]
       hadc1.Init.TriggerFrequencyMode = ADC_TRIGGER_FREQ_HIGH;
 8009cd0:	4b10      	ldr	r3, [pc, #64]	@ (8009d14 <PH_ADC1_Init+0xcc>)
 8009cd2:	2200      	movs	r2, #0
 8009cd4:	64da      	str	r2, [r3, #76]	@ 0x4c
       if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8009cd6:	4b0f      	ldr	r3, [pc, #60]	@ (8009d14 <PH_ADC1_Init+0xcc>)
 8009cd8:	0018      	movs	r0, r3
 8009cda:	f001 fef5 	bl	800bac8 <HAL_ADC_Init>
 8009cde:	1e03      	subs	r3, r0, #0
 8009ce0:	d001      	beq.n	8009ce6 <PH_ADC1_Init+0x9e>
       {
         Error_Handler();
 8009ce2:	f000 fa93 	bl	800a20c <Error_Handler>
       }



    sConfig.Channel      = ADC_CHANNEL_6;    // PA6
 8009ce6:	1d3b      	adds	r3, r7, #4
 8009ce8:	4a0c      	ldr	r2, [pc, #48]	@ (8009d1c <PH_ADC1_Init+0xd4>)
 8009cea:	601a      	str	r2, [r3, #0]
    sConfig.Rank         = ADC_REGULAR_RANK_1;
 8009cec:	1d3b      	adds	r3, r7, #4
 8009cee:	2200      	movs	r2, #0
 8009cf0:	605a      	str	r2, [r3, #4]
    sConfig.SamplingTime = ADC_SAMPLINGTIME_COMMON_1;
 8009cf2:	1d3b      	adds	r3, r7, #4
 8009cf4:	2200      	movs	r2, #0
 8009cf6:	609a      	str	r2, [r3, #8]

    if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK) {
 8009cf8:	1d3a      	adds	r2, r7, #4
 8009cfa:	4b06      	ldr	r3, [pc, #24]	@ (8009d14 <PH_ADC1_Init+0xcc>)
 8009cfc:	0011      	movs	r1, r2
 8009cfe:	0018      	movs	r0, r3
 8009d00:	f002 f9b4 	bl	800c06c <HAL_ADC_ConfigChannel>
 8009d04:	1e03      	subs	r3, r0, #0
 8009d06:	d001      	beq.n	8009d0c <PH_ADC1_Init+0xc4>
        Error_Handler();
 8009d08:	f000 fa80 	bl	800a20c <Error_Handler>
    }
}
 8009d0c:	46c0      	nop			@ (mov r8, r8)
 8009d0e:	46bd      	mov	sp, r7
 8009d10:	b004      	add	sp, #16
 8009d12:	bd80      	pop	{r7, pc}
 8009d14:	20000a04 	.word	0x20000a04
 8009d18:	40012400 	.word	0x40012400
 8009d1c:	18000040 	.word	0x18000040

08009d20 <EC_ADC1_Init>:



void EC_ADC1_Init(void)
{
 8009d20:	b580      	push	{r7, lr}
 8009d22:	b084      	sub	sp, #16
 8009d24:	af00      	add	r7, sp, #0
    ADC_ChannelConfTypeDef sConfig = {0};
 8009d26:	1d3b      	adds	r3, r7, #4
 8009d28:	0018      	movs	r0, r3
 8009d2a:	230c      	movs	r3, #12
 8009d2c:	001a      	movs	r2, r3
 8009d2e:	2100      	movs	r1, #0
 8009d30:	f00a f8c0 	bl	8013eb4 <memset>


    hadc1.Instance = ADC1;
 8009d34:	4b2d      	ldr	r3, [pc, #180]	@ (8009dec <EC_ADC1_Init+0xcc>)
 8009d36:	4a2e      	ldr	r2, [pc, #184]	@ (8009df0 <EC_ADC1_Init+0xd0>)
 8009d38:	601a      	str	r2, [r3, #0]
       hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8009d3a:	4b2c      	ldr	r3, [pc, #176]	@ (8009dec <EC_ADC1_Init+0xcc>)
 8009d3c:	2280      	movs	r2, #128	@ 0x80
 8009d3e:	0612      	lsls	r2, r2, #24
 8009d40:	605a      	str	r2, [r3, #4]
       hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8009d42:	4b2a      	ldr	r3, [pc, #168]	@ (8009dec <EC_ADC1_Init+0xcc>)
 8009d44:	2200      	movs	r2, #0
 8009d46:	609a      	str	r2, [r3, #8]
       hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8009d48:	4b28      	ldr	r3, [pc, #160]	@ (8009dec <EC_ADC1_Init+0xcc>)
 8009d4a:	2200      	movs	r2, #0
 8009d4c:	60da      	str	r2, [r3, #12]
       hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8009d4e:	4b27      	ldr	r3, [pc, #156]	@ (8009dec <EC_ADC1_Init+0xcc>)
 8009d50:	2200      	movs	r2, #0
 8009d52:	611a      	str	r2, [r3, #16]
       hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8009d54:	4b25      	ldr	r3, [pc, #148]	@ (8009dec <EC_ADC1_Init+0xcc>)
 8009d56:	2204      	movs	r2, #4
 8009d58:	615a      	str	r2, [r3, #20]
       hadc1.Init.LowPowerAutoWait = DISABLE;
 8009d5a:	4b24      	ldr	r3, [pc, #144]	@ (8009dec <EC_ADC1_Init+0xcc>)
 8009d5c:	2200      	movs	r2, #0
 8009d5e:	761a      	strb	r2, [r3, #24]
       hadc1.Init.LowPowerAutoPowerOff = DISABLE;
 8009d60:	4b22      	ldr	r3, [pc, #136]	@ (8009dec <EC_ADC1_Init+0xcc>)
 8009d62:	2200      	movs	r2, #0
 8009d64:	765a      	strb	r2, [r3, #25]
       hadc1.Init.ContinuousConvMode = DISABLE;
 8009d66:	4b21      	ldr	r3, [pc, #132]	@ (8009dec <EC_ADC1_Init+0xcc>)
 8009d68:	2200      	movs	r2, #0
 8009d6a:	769a      	strb	r2, [r3, #26]
       hadc1.Init.NbrOfConversion = 1;
 8009d6c:	4b1f      	ldr	r3, [pc, #124]	@ (8009dec <EC_ADC1_Init+0xcc>)
 8009d6e:	2201      	movs	r2, #1
 8009d70:	61da      	str	r2, [r3, #28]
       hadc1.Init.DiscontinuousConvMode = DISABLE;
 8009d72:	4b1e      	ldr	r3, [pc, #120]	@ (8009dec <EC_ADC1_Init+0xcc>)
 8009d74:	2220      	movs	r2, #32
 8009d76:	2100      	movs	r1, #0
 8009d78:	5499      	strb	r1, [r3, r2]
       hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8009d7a:	4b1c      	ldr	r3, [pc, #112]	@ (8009dec <EC_ADC1_Init+0xcc>)
 8009d7c:	2200      	movs	r2, #0
 8009d7e:	625a      	str	r2, [r3, #36]	@ 0x24
       hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8009d80:	4b1a      	ldr	r3, [pc, #104]	@ (8009dec <EC_ADC1_Init+0xcc>)
 8009d82:	2200      	movs	r2, #0
 8009d84:	629a      	str	r2, [r3, #40]	@ 0x28
       hadc1.Init.DMAContinuousRequests = DISABLE;
 8009d86:	4b19      	ldr	r3, [pc, #100]	@ (8009dec <EC_ADC1_Init+0xcc>)
 8009d88:	222c      	movs	r2, #44	@ 0x2c
 8009d8a:	2100      	movs	r1, #0
 8009d8c:	5499      	strb	r1, [r3, r2]
       hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8009d8e:	4b17      	ldr	r3, [pc, #92]	@ (8009dec <EC_ADC1_Init+0xcc>)
 8009d90:	2200      	movs	r2, #0
 8009d92:	631a      	str	r2, [r3, #48]	@ 0x30
       hadc1.Init.SamplingTimeCommon1 = ADC_SAMPLETIME_39CYCLES_5;
 8009d94:	4b15      	ldr	r3, [pc, #84]	@ (8009dec <EC_ADC1_Init+0xcc>)
 8009d96:	2205      	movs	r2, #5
 8009d98:	635a      	str	r2, [r3, #52]	@ 0x34
       hadc1.Init.SamplingTimeCommon2 = ADC_SAMPLETIME_39CYCLES_5;
 8009d9a:	4b14      	ldr	r3, [pc, #80]	@ (8009dec <EC_ADC1_Init+0xcc>)
 8009d9c:	2205      	movs	r2, #5
 8009d9e:	639a      	str	r2, [r3, #56]	@ 0x38
       hadc1.Init.OversamplingMode = DISABLE;
 8009da0:	4b12      	ldr	r3, [pc, #72]	@ (8009dec <EC_ADC1_Init+0xcc>)
 8009da2:	223c      	movs	r2, #60	@ 0x3c
 8009da4:	2100      	movs	r1, #0
 8009da6:	5499      	strb	r1, [r3, r2]
       hadc1.Init.TriggerFrequencyMode = ADC_TRIGGER_FREQ_HIGH;
 8009da8:	4b10      	ldr	r3, [pc, #64]	@ (8009dec <EC_ADC1_Init+0xcc>)
 8009daa:	2200      	movs	r2, #0
 8009dac:	64da      	str	r2, [r3, #76]	@ 0x4c
       if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8009dae:	4b0f      	ldr	r3, [pc, #60]	@ (8009dec <EC_ADC1_Init+0xcc>)
 8009db0:	0018      	movs	r0, r3
 8009db2:	f001 fe89 	bl	800bac8 <HAL_ADC_Init>
 8009db6:	1e03      	subs	r3, r0, #0
 8009db8:	d001      	beq.n	8009dbe <EC_ADC1_Init+0x9e>
       {
         Error_Handler();
 8009dba:	f000 fa27 	bl	800a20c <Error_Handler>
       }

    sConfig.Channel      = ADC_CHANNEL_7;    // PA7
 8009dbe:	1d3b      	adds	r3, r7, #4
 8009dc0:	4a0c      	ldr	r2, [pc, #48]	@ (8009df4 <EC_ADC1_Init+0xd4>)
 8009dc2:	601a      	str	r2, [r3, #0]
    sConfig.Rank         = ADC_REGULAR_RANK_1;
 8009dc4:	1d3b      	adds	r3, r7, #4
 8009dc6:	2200      	movs	r2, #0
 8009dc8:	605a      	str	r2, [r3, #4]
    sConfig.SamplingTime = ADC_SAMPLINGTIME_COMMON_1;
 8009dca:	1d3b      	adds	r3, r7, #4
 8009dcc:	2200      	movs	r2, #0
 8009dce:	609a      	str	r2, [r3, #8]

    if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK) {
 8009dd0:	1d3a      	adds	r2, r7, #4
 8009dd2:	4b06      	ldr	r3, [pc, #24]	@ (8009dec <EC_ADC1_Init+0xcc>)
 8009dd4:	0011      	movs	r1, r2
 8009dd6:	0018      	movs	r0, r3
 8009dd8:	f002 f948 	bl	800c06c <HAL_ADC_ConfigChannel>
 8009ddc:	1e03      	subs	r3, r0, #0
 8009dde:	d001      	beq.n	8009de4 <EC_ADC1_Init+0xc4>
        Error_Handler();
 8009de0:	f000 fa14 	bl	800a20c <Error_Handler>
    }
}
 8009de4:	46c0      	nop			@ (mov r8, r8)
 8009de6:	46bd      	mov	sp, r7
 8009de8:	b004      	add	sp, #16
 8009dea:	bd80      	pop	{r7, pc}
 8009dec:	20000a04 	.word	0x20000a04
 8009df0:	40012400 	.word	0x40012400
 8009df4:	1c000080 	.word	0x1c000080

08009df8 <Hum_ADC1_Init>:




void Hum_ADC1_Init(void)
{
 8009df8:	b580      	push	{r7, lr}
 8009dfa:	b084      	sub	sp, #16
 8009dfc:	af00      	add	r7, sp, #0



	  ADC_ChannelConfTypeDef sConfig = {0};
 8009dfe:	1d3b      	adds	r3, r7, #4
 8009e00:	0018      	movs	r0, r3
 8009e02:	230c      	movs	r3, #12
 8009e04:	001a      	movs	r2, r3
 8009e06:	2100      	movs	r1, #0
 8009e08:	f00a f854 	bl	8013eb4 <memset>


	  hadc1.Instance = ADC1;
 8009e0c:	4b2c      	ldr	r3, [pc, #176]	@ (8009ec0 <Hum_ADC1_Init+0xc8>)
 8009e0e:	4a2d      	ldr	r2, [pc, #180]	@ (8009ec4 <Hum_ADC1_Init+0xcc>)
 8009e10:	601a      	str	r2, [r3, #0]
	  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8009e12:	4b2b      	ldr	r3, [pc, #172]	@ (8009ec0 <Hum_ADC1_Init+0xc8>)
 8009e14:	2280      	movs	r2, #128	@ 0x80
 8009e16:	0612      	lsls	r2, r2, #24
 8009e18:	605a      	str	r2, [r3, #4]
	  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8009e1a:	4b29      	ldr	r3, [pc, #164]	@ (8009ec0 <Hum_ADC1_Init+0xc8>)
 8009e1c:	2200      	movs	r2, #0
 8009e1e:	609a      	str	r2, [r3, #8]
	  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8009e20:	4b27      	ldr	r3, [pc, #156]	@ (8009ec0 <Hum_ADC1_Init+0xc8>)
 8009e22:	2200      	movs	r2, #0
 8009e24:	60da      	str	r2, [r3, #12]
	  hadc1.Init.ScanConvMode = ADC_SCAN_SEQ_FIXED_BACKWARD;
 8009e26:	4b26      	ldr	r3, [pc, #152]	@ (8009ec0 <Hum_ADC1_Init+0xc8>)
 8009e28:	4a27      	ldr	r2, [pc, #156]	@ (8009ec8 <Hum_ADC1_Init+0xd0>)
 8009e2a:	611a      	str	r2, [r3, #16]
	  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8009e2c:	4b24      	ldr	r3, [pc, #144]	@ (8009ec0 <Hum_ADC1_Init+0xc8>)
 8009e2e:	2204      	movs	r2, #4
 8009e30:	615a      	str	r2, [r3, #20]
	  hadc1.Init.LowPowerAutoWait = DISABLE;
 8009e32:	4b23      	ldr	r3, [pc, #140]	@ (8009ec0 <Hum_ADC1_Init+0xc8>)
 8009e34:	2200      	movs	r2, #0
 8009e36:	761a      	strb	r2, [r3, #24]
	  hadc1.Init.LowPowerAutoPowerOff = DISABLE;
 8009e38:	4b21      	ldr	r3, [pc, #132]	@ (8009ec0 <Hum_ADC1_Init+0xc8>)
 8009e3a:	2200      	movs	r2, #0
 8009e3c:	765a      	strb	r2, [r3, #25]
	  hadc1.Init.ContinuousConvMode = DISABLE;
 8009e3e:	4b20      	ldr	r3, [pc, #128]	@ (8009ec0 <Hum_ADC1_Init+0xc8>)
 8009e40:	2200      	movs	r2, #0
 8009e42:	769a      	strb	r2, [r3, #26]
	  hadc1.Init.NbrOfConversion = 1;
 8009e44:	4b1e      	ldr	r3, [pc, #120]	@ (8009ec0 <Hum_ADC1_Init+0xc8>)
 8009e46:	2201      	movs	r2, #1
 8009e48:	61da      	str	r2, [r3, #28]
	  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8009e4a:	4b1d      	ldr	r3, [pc, #116]	@ (8009ec0 <Hum_ADC1_Init+0xc8>)
 8009e4c:	2220      	movs	r2, #32
 8009e4e:	2100      	movs	r1, #0
 8009e50:	5499      	strb	r1, [r3, r2]
	  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8009e52:	4b1b      	ldr	r3, [pc, #108]	@ (8009ec0 <Hum_ADC1_Init+0xc8>)
 8009e54:	2200      	movs	r2, #0
 8009e56:	625a      	str	r2, [r3, #36]	@ 0x24
	  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8009e58:	4b19      	ldr	r3, [pc, #100]	@ (8009ec0 <Hum_ADC1_Init+0xc8>)
 8009e5a:	2200      	movs	r2, #0
 8009e5c:	629a      	str	r2, [r3, #40]	@ 0x28
	  hadc1.Init.DMAContinuousRequests = DISABLE;
 8009e5e:	4b18      	ldr	r3, [pc, #96]	@ (8009ec0 <Hum_ADC1_Init+0xc8>)
 8009e60:	222c      	movs	r2, #44	@ 0x2c
 8009e62:	2100      	movs	r1, #0
 8009e64:	5499      	strb	r1, [r3, r2]
	  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8009e66:	4b16      	ldr	r3, [pc, #88]	@ (8009ec0 <Hum_ADC1_Init+0xc8>)
 8009e68:	2200      	movs	r2, #0
 8009e6a:	631a      	str	r2, [r3, #48]	@ 0x30
	  hadc1.Init.SamplingTimeCommon1 = ADC_SAMPLETIME_39CYCLES_5;
 8009e6c:	4b14      	ldr	r3, [pc, #80]	@ (8009ec0 <Hum_ADC1_Init+0xc8>)
 8009e6e:	2205      	movs	r2, #5
 8009e70:	635a      	str	r2, [r3, #52]	@ 0x34
	  hadc1.Init.OversamplingMode = DISABLE;
 8009e72:	4b13      	ldr	r3, [pc, #76]	@ (8009ec0 <Hum_ADC1_Init+0xc8>)
 8009e74:	223c      	movs	r2, #60	@ 0x3c
 8009e76:	2100      	movs	r1, #0
 8009e78:	5499      	strb	r1, [r3, r2]
	  hadc1.Init.TriggerFrequencyMode = ADC_TRIGGER_FREQ_HIGH;
 8009e7a:	4b11      	ldr	r3, [pc, #68]	@ (8009ec0 <Hum_ADC1_Init+0xc8>)
 8009e7c:	2200      	movs	r2, #0
 8009e7e:	64da      	str	r2, [r3, #76]	@ 0x4c
	  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8009e80:	4b0f      	ldr	r3, [pc, #60]	@ (8009ec0 <Hum_ADC1_Init+0xc8>)
 8009e82:	0018      	movs	r0, r3
 8009e84:	f001 fe20 	bl	800bac8 <HAL_ADC_Init>
 8009e88:	1e03      	subs	r3, r0, #0
 8009e8a:	d001      	beq.n	8009e90 <Hum_ADC1_Init+0x98>
	  {
	    Error_Handler();
 8009e8c:	f000 f9be 	bl	800a20c <Error_Handler>
	  }

  sConfig.Channel      = ADC_CHANNEL_18;   // PC5
 8009e90:	1d3b      	adds	r3, r7, #4
 8009e92:	4a0e      	ldr	r2, [pc, #56]	@ (8009ecc <Hum_ADC1_Init+0xd4>)
 8009e94:	601a      	str	r2, [r3, #0]
  sConfig.Rank         = ADC_REGULAR_RANK_1;
 8009e96:	1d3b      	adds	r3, r7, #4
 8009e98:	2200      	movs	r2, #0
 8009e9a:	605a      	str	r2, [r3, #4]
  sConfig.SamplingTime = ADC_SAMPLINGTIME_COMMON_1;
 8009e9c:	1d3b      	adds	r3, r7, #4
 8009e9e:	2200      	movs	r2, #0
 8009ea0:	609a      	str	r2, [r3, #8]

  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK) {
 8009ea2:	1d3a      	adds	r2, r7, #4
 8009ea4:	4b06      	ldr	r3, [pc, #24]	@ (8009ec0 <Hum_ADC1_Init+0xc8>)
 8009ea6:	0011      	movs	r1, r2
 8009ea8:	0018      	movs	r0, r3
 8009eaa:	f002 f8df 	bl	800c06c <HAL_ADC_ConfigChannel>
 8009eae:	1e03      	subs	r3, r0, #0
 8009eb0:	d001      	beq.n	8009eb6 <Hum_ADC1_Init+0xbe>
    Error_Handler();
 8009eb2:	f000 f9ab 	bl	800a20c <Error_Handler>
  }
//  if (HAL_ADCEx_Calibration_Start(&hadc1) != HAL_OK) {
//        Error_Handler();
//      }

}
 8009eb6:	46c0      	nop			@ (mov r8, r8)
 8009eb8:	46bd      	mov	sp, r7
 8009eba:	b004      	add	sp, #16
 8009ebc:	bd80      	pop	{r7, pc}
 8009ebe:	46c0      	nop			@ (mov r8, r8)
 8009ec0:	20000a04 	.word	0x20000a04
 8009ec4:	40012400 	.word	0x40012400
 8009ec8:	80000004 	.word	0x80000004
 8009ecc:	48040000 	.word	0x48040000

08009ed0 <Temp_ADC1_Init>:

void Temp_ADC1_Init(void)
{
 8009ed0:	b580      	push	{r7, lr}
 8009ed2:	b084      	sub	sp, #16
 8009ed4:	af00      	add	r7, sp, #0
  ADC_ChannelConfTypeDef sConfig = {0};
 8009ed6:	1d3b      	adds	r3, r7, #4
 8009ed8:	0018      	movs	r0, r3
 8009eda:	230c      	movs	r3, #12
 8009edc:	001a      	movs	r2, r3
 8009ede:	2100      	movs	r1, #0
 8009ee0:	f009 ffe8 	bl	8013eb4 <memset>

  hadc1.Instance = ADC1;
 8009ee4:	4b2d      	ldr	r3, [pc, #180]	@ (8009f9c <Temp_ADC1_Init+0xcc>)
 8009ee6:	4a2e      	ldr	r2, [pc, #184]	@ (8009fa0 <Temp_ADC1_Init+0xd0>)
 8009ee8:	601a      	str	r2, [r3, #0]
    hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8009eea:	4b2c      	ldr	r3, [pc, #176]	@ (8009f9c <Temp_ADC1_Init+0xcc>)
 8009eec:	2280      	movs	r2, #128	@ 0x80
 8009eee:	0612      	lsls	r2, r2, #24
 8009ef0:	605a      	str	r2, [r3, #4]
    hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8009ef2:	4b2a      	ldr	r3, [pc, #168]	@ (8009f9c <Temp_ADC1_Init+0xcc>)
 8009ef4:	2200      	movs	r2, #0
 8009ef6:	609a      	str	r2, [r3, #8]
    hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8009ef8:	4b28      	ldr	r3, [pc, #160]	@ (8009f9c <Temp_ADC1_Init+0xcc>)
 8009efa:	2200      	movs	r2, #0
 8009efc:	60da      	str	r2, [r3, #12]
    hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8009efe:	4b27      	ldr	r3, [pc, #156]	@ (8009f9c <Temp_ADC1_Init+0xcc>)
 8009f00:	2200      	movs	r2, #0
 8009f02:	611a      	str	r2, [r3, #16]
    hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8009f04:	4b25      	ldr	r3, [pc, #148]	@ (8009f9c <Temp_ADC1_Init+0xcc>)
 8009f06:	2204      	movs	r2, #4
 8009f08:	615a      	str	r2, [r3, #20]
    hadc1.Init.LowPowerAutoWait = DISABLE;
 8009f0a:	4b24      	ldr	r3, [pc, #144]	@ (8009f9c <Temp_ADC1_Init+0xcc>)
 8009f0c:	2200      	movs	r2, #0
 8009f0e:	761a      	strb	r2, [r3, #24]
    hadc1.Init.LowPowerAutoPowerOff = DISABLE;
 8009f10:	4b22      	ldr	r3, [pc, #136]	@ (8009f9c <Temp_ADC1_Init+0xcc>)
 8009f12:	2200      	movs	r2, #0
 8009f14:	765a      	strb	r2, [r3, #25]
    hadc1.Init.ContinuousConvMode = DISABLE;
 8009f16:	4b21      	ldr	r3, [pc, #132]	@ (8009f9c <Temp_ADC1_Init+0xcc>)
 8009f18:	2200      	movs	r2, #0
 8009f1a:	769a      	strb	r2, [r3, #26]
    hadc1.Init.NbrOfConversion = 1;
 8009f1c:	4b1f      	ldr	r3, [pc, #124]	@ (8009f9c <Temp_ADC1_Init+0xcc>)
 8009f1e:	2201      	movs	r2, #1
 8009f20:	61da      	str	r2, [r3, #28]
    hadc1.Init.DiscontinuousConvMode = DISABLE;
 8009f22:	4b1e      	ldr	r3, [pc, #120]	@ (8009f9c <Temp_ADC1_Init+0xcc>)
 8009f24:	2220      	movs	r2, #32
 8009f26:	2100      	movs	r1, #0
 8009f28:	5499      	strb	r1, [r3, r2]
    hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8009f2a:	4b1c      	ldr	r3, [pc, #112]	@ (8009f9c <Temp_ADC1_Init+0xcc>)
 8009f2c:	2200      	movs	r2, #0
 8009f2e:	625a      	str	r2, [r3, #36]	@ 0x24
    hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8009f30:	4b1a      	ldr	r3, [pc, #104]	@ (8009f9c <Temp_ADC1_Init+0xcc>)
 8009f32:	2200      	movs	r2, #0
 8009f34:	629a      	str	r2, [r3, #40]	@ 0x28
    hadc1.Init.DMAContinuousRequests = DISABLE;
 8009f36:	4b19      	ldr	r3, [pc, #100]	@ (8009f9c <Temp_ADC1_Init+0xcc>)
 8009f38:	222c      	movs	r2, #44	@ 0x2c
 8009f3a:	2100      	movs	r1, #0
 8009f3c:	5499      	strb	r1, [r3, r2]
    hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8009f3e:	4b17      	ldr	r3, [pc, #92]	@ (8009f9c <Temp_ADC1_Init+0xcc>)
 8009f40:	2200      	movs	r2, #0
 8009f42:	631a      	str	r2, [r3, #48]	@ 0x30
    hadc1.Init.SamplingTimeCommon1 = ADC_SAMPLETIME_39CYCLES_5;
 8009f44:	4b15      	ldr	r3, [pc, #84]	@ (8009f9c <Temp_ADC1_Init+0xcc>)
 8009f46:	2205      	movs	r2, #5
 8009f48:	635a      	str	r2, [r3, #52]	@ 0x34
    hadc1.Init.SamplingTimeCommon2 = ADC_SAMPLETIME_39CYCLES_5;
 8009f4a:	4b14      	ldr	r3, [pc, #80]	@ (8009f9c <Temp_ADC1_Init+0xcc>)
 8009f4c:	2205      	movs	r2, #5
 8009f4e:	639a      	str	r2, [r3, #56]	@ 0x38
    hadc1.Init.OversamplingMode = DISABLE;
 8009f50:	4b12      	ldr	r3, [pc, #72]	@ (8009f9c <Temp_ADC1_Init+0xcc>)
 8009f52:	223c      	movs	r2, #60	@ 0x3c
 8009f54:	2100      	movs	r1, #0
 8009f56:	5499      	strb	r1, [r3, r2]
    hadc1.Init.TriggerFrequencyMode = ADC_TRIGGER_FREQ_HIGH;
 8009f58:	4b10      	ldr	r3, [pc, #64]	@ (8009f9c <Temp_ADC1_Init+0xcc>)
 8009f5a:	2200      	movs	r2, #0
 8009f5c:	64da      	str	r2, [r3, #76]	@ 0x4c
    if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8009f5e:	4b0f      	ldr	r3, [pc, #60]	@ (8009f9c <Temp_ADC1_Init+0xcc>)
 8009f60:	0018      	movs	r0, r3
 8009f62:	f001 fdb1 	bl	800bac8 <HAL_ADC_Init>
 8009f66:	1e03      	subs	r3, r0, #0
 8009f68:	d001      	beq.n	8009f6e <Temp_ADC1_Init+0x9e>
    {
      Error_Handler();
 8009f6a:	f000 f94f 	bl	800a20c <Error_Handler>
    }



  sConfig.Channel      = ADC_CHANNEL_5;    // PC0
 8009f6e:	1d3b      	adds	r3, r7, #4
 8009f70:	4a0c      	ldr	r2, [pc, #48]	@ (8009fa4 <Temp_ADC1_Init+0xd4>)
 8009f72:	601a      	str	r2, [r3, #0]
  sConfig.Rank         = ADC_REGULAR_RANK_1;
 8009f74:	1d3b      	adds	r3, r7, #4
 8009f76:	2200      	movs	r2, #0
 8009f78:	605a      	str	r2, [r3, #4]
  sConfig.SamplingTime = ADC_SAMPLINGTIME_COMMON_1;
 8009f7a:	1d3b      	adds	r3, r7, #4
 8009f7c:	2200      	movs	r2, #0
 8009f7e:	609a      	str	r2, [r3, #8]

  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK) {
 8009f80:	1d3a      	adds	r2, r7, #4
 8009f82:	4b06      	ldr	r3, [pc, #24]	@ (8009f9c <Temp_ADC1_Init+0xcc>)
 8009f84:	0011      	movs	r1, r2
 8009f86:	0018      	movs	r0, r3
 8009f88:	f002 f870 	bl	800c06c <HAL_ADC_ConfigChannel>
 8009f8c:	1e03      	subs	r3, r0, #0
 8009f8e:	d001      	beq.n	8009f94 <Temp_ADC1_Init+0xc4>
    Error_Handler();
 8009f90:	f000 f93c 	bl	800a20c <Error_Handler>

//  if (HAL_ADCEx_Calibration_Start(&hadc1) != HAL_OK) {
//         Error_Handler();
//       }

}
 8009f94:	46c0      	nop			@ (mov r8, r8)
 8009f96:	46bd      	mov	sp, r7
 8009f98:	b004      	add	sp, #16
 8009f9a:	bd80      	pop	{r7, pc}
 8009f9c:	20000a04 	.word	0x20000a04
 8009fa0:	40012400 	.word	0x40012400
 8009fa4:	14000020 	.word	0x14000020

08009fa8 <HAL_TIM_PeriodElapsedCallback>:


void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim) {
 8009fa8:	b580      	push	{r7, lr}
 8009faa:	b082      	sub	sp, #8
 8009fac:	af00      	add	r7, sp, #0
 8009fae:	6078      	str	r0, [r7, #4]

	if (htim->Instance == TIM3) {
 8009fb0:	687b      	ldr	r3, [r7, #4]
 8009fb2:	681b      	ldr	r3, [r3, #0]
 8009fb4:	4a73      	ldr	r2, [pc, #460]	@ (800a184 <HAL_TIM_PeriodElapsedCallback+0x1dc>)
 8009fb6:	4293      	cmp	r3, r2
 8009fb8:	d000      	beq.n	8009fbc <HAL_TIM_PeriodElapsedCallback+0x14>
 8009fba:	e0aa      	b.n	800a112 <HAL_TIM_PeriodElapsedCallback+0x16a>
		// 500 ms interrupt here
		soil_readflag=true;
 8009fbc:	4b72      	ldr	r3, [pc, #456]	@ (800a188 <HAL_TIM_PeriodElapsedCallback+0x1e0>)
 8009fbe:	2201      	movs	r2, #1
 8009fc0:	701a      	strb	r2, [r3, #0]

		PH_EC_cnt++;
 8009fc2:	4b72      	ldr	r3, [pc, #456]	@ (800a18c <HAL_TIM_PeriodElapsedCallback+0x1e4>)
 8009fc4:	781b      	ldrb	r3, [r3, #0]
 8009fc6:	b2db      	uxtb	r3, r3
 8009fc8:	3301      	adds	r3, #1
 8009fca:	b2da      	uxtb	r2, r3
 8009fcc:	4b6f      	ldr	r3, [pc, #444]	@ (800a18c <HAL_TIM_PeriodElapsedCallback+0x1e4>)
 8009fce:	701a      	strb	r2, [r3, #0]

		if (Dosestartflag) {
 8009fd0:	4b6f      	ldr	r3, [pc, #444]	@ (800a190 <HAL_TIM_PeriodElapsedCallback+0x1e8>)
 8009fd2:	781b      	ldrb	r3, [r3, #0]
 8009fd4:	2b00      	cmp	r3, #0
 8009fd6:	d006      	beq.n	8009fe6 <HAL_TIM_PeriodElapsedCallback+0x3e>
			Dosestart_cnt1++;
 8009fd8:	4b6e      	ldr	r3, [pc, #440]	@ (800a194 <HAL_TIM_PeriodElapsedCallback+0x1ec>)
 8009fda:	881b      	ldrh	r3, [r3, #0]
 8009fdc:	b29b      	uxth	r3, r3
 8009fde:	3301      	adds	r3, #1
 8009fe0:	b29a      	uxth	r2, r3
 8009fe2:	4b6c      	ldr	r3, [pc, #432]	@ (800a194 <HAL_TIM_PeriodElapsedCallback+0x1ec>)
 8009fe4:	801a      	strh	r2, [r3, #0]
		}
		if (ECDose_Activeflag) {
 8009fe6:	4b6c      	ldr	r3, [pc, #432]	@ (800a198 <HAL_TIM_PeriodElapsedCallback+0x1f0>)
 8009fe8:	781b      	ldrb	r3, [r3, #0]
 8009fea:	2b00      	cmp	r3, #0
 8009fec:	d006      	beq.n	8009ffc <HAL_TIM_PeriodElapsedCallback+0x54>
			Ec_PumpON_cnt++;
 8009fee:	4b6b      	ldr	r3, [pc, #428]	@ (800a19c <HAL_TIM_PeriodElapsedCallback+0x1f4>)
 8009ff0:	881b      	ldrh	r3, [r3, #0]
 8009ff2:	b29b      	uxth	r3, r3
 8009ff4:	3301      	adds	r3, #1
 8009ff6:	b29a      	uxth	r2, r3
 8009ff8:	4b68      	ldr	r3, [pc, #416]	@ (800a19c <HAL_TIM_PeriodElapsedCallback+0x1f4>)
 8009ffa:	801a      	strh	r2, [r3, #0]

		}

		if (ECcycle_Tflag) {
 8009ffc:	4b68      	ldr	r3, [pc, #416]	@ (800a1a0 <HAL_TIM_PeriodElapsedCallback+0x1f8>)
 8009ffe:	781b      	ldrb	r3, [r3, #0]
 800a000:	2b00      	cmp	r3, #0
 800a002:	d004      	beq.n	800a00e <HAL_TIM_PeriodElapsedCallback+0x66>
			Eccycle_cnt++;
 800a004:	4b67      	ldr	r3, [pc, #412]	@ (800a1a4 <HAL_TIM_PeriodElapsedCallback+0x1fc>)
 800a006:	681b      	ldr	r3, [r3, #0]
 800a008:	1c5a      	adds	r2, r3, #1
 800a00a:	4b66      	ldr	r3, [pc, #408]	@ (800a1a4 <HAL_TIM_PeriodElapsedCallback+0x1fc>)
 800a00c:	601a      	str	r2, [r3, #0]
		}

		if(ECmixflag){
 800a00e:	4b66      	ldr	r3, [pc, #408]	@ (800a1a8 <HAL_TIM_PeriodElapsedCallback+0x200>)
 800a010:	781b      	ldrb	r3, [r3, #0]
 800a012:	2b00      	cmp	r3, #0
 800a014:	d006      	beq.n	800a024 <HAL_TIM_PeriodElapsedCallback+0x7c>
			Ecmixcnt++;
 800a016:	4b65      	ldr	r3, [pc, #404]	@ (800a1ac <HAL_TIM_PeriodElapsedCallback+0x204>)
 800a018:	881b      	ldrh	r3, [r3, #0]
 800a01a:	b29b      	uxth	r3, r3
 800a01c:	3301      	adds	r3, #1
 800a01e:	b29a      	uxth	r2, r3
 800a020:	4b62      	ldr	r3, [pc, #392]	@ (800a1ac <HAL_TIM_PeriodElapsedCallback+0x204>)
 800a022:	801a      	strh	r2, [r3, #0]
		}

		if (pH_pump_Activeflag) {
 800a024:	4b62      	ldr	r3, [pc, #392]	@ (800a1b0 <HAL_TIM_PeriodElapsedCallback+0x208>)
 800a026:	781b      	ldrb	r3, [r3, #0]
 800a028:	2b00      	cmp	r3, #0
 800a02a:	d006      	beq.n	800a03a <HAL_TIM_PeriodElapsedCallback+0x92>
			pH_pumpON_cnt++;
 800a02c:	4b61      	ldr	r3, [pc, #388]	@ (800a1b4 <HAL_TIM_PeriodElapsedCallback+0x20c>)
 800a02e:	881b      	ldrh	r3, [r3, #0]
 800a030:	b29b      	uxth	r3, r3
 800a032:	3301      	adds	r3, #1
 800a034:	b29a      	uxth	r2, r3
 800a036:	4b5f      	ldr	r3, [pc, #380]	@ (800a1b4 <HAL_TIM_PeriodElapsedCallback+0x20c>)
 800a038:	801a      	strh	r2, [r3, #0]
		}
		if(pH_UPpump_Activeflag){
 800a03a:	4b5f      	ldr	r3, [pc, #380]	@ (800a1b8 <HAL_TIM_PeriodElapsedCallback+0x210>)
 800a03c:	781b      	ldrb	r3, [r3, #0]
 800a03e:	2b00      	cmp	r3, #0
 800a040:	d006      	beq.n	800a050 <HAL_TIM_PeriodElapsedCallback+0xa8>
			pH_pumpON_cnt++;
 800a042:	4b5c      	ldr	r3, [pc, #368]	@ (800a1b4 <HAL_TIM_PeriodElapsedCallback+0x20c>)
 800a044:	881b      	ldrh	r3, [r3, #0]
 800a046:	b29b      	uxth	r3, r3
 800a048:	3301      	adds	r3, #1
 800a04a:	b29a      	uxth	r2, r3
 800a04c:	4b59      	ldr	r3, [pc, #356]	@ (800a1b4 <HAL_TIM_PeriodElapsedCallback+0x20c>)
 800a04e:	801a      	strh	r2, [r3, #0]
		}



		if (pHcycle_Tflag) {
 800a050:	4b5a      	ldr	r3, [pc, #360]	@ (800a1bc <HAL_TIM_PeriodElapsedCallback+0x214>)
 800a052:	781b      	ldrb	r3, [r3, #0]
 800a054:	2b00      	cmp	r3, #0
 800a056:	d004      	beq.n	800a062 <HAL_TIM_PeriodElapsedCallback+0xba>
			pHcycle_cnt++;
 800a058:	4b59      	ldr	r3, [pc, #356]	@ (800a1c0 <HAL_TIM_PeriodElapsedCallback+0x218>)
 800a05a:	681b      	ldr	r3, [r3, #0]
 800a05c:	1c5a      	adds	r2, r3, #1
 800a05e:	4b58      	ldr	r3, [pc, #352]	@ (800a1c0 <HAL_TIM_PeriodElapsedCallback+0x218>)
 800a060:	601a      	str	r2, [r3, #0]

		}

		if(pHdmixflag){
 800a062:	4b58      	ldr	r3, [pc, #352]	@ (800a1c4 <HAL_TIM_PeriodElapsedCallback+0x21c>)
 800a064:	781b      	ldrb	r3, [r3, #0]
 800a066:	2b00      	cmp	r3, #0
 800a068:	d006      	beq.n	800a078 <HAL_TIM_PeriodElapsedCallback+0xd0>
			pHdmixcnt++;
 800a06a:	4b57      	ldr	r3, [pc, #348]	@ (800a1c8 <HAL_TIM_PeriodElapsedCallback+0x220>)
 800a06c:	881b      	ldrh	r3, [r3, #0]
 800a06e:	b29b      	uxth	r3, r3
 800a070:	3301      	adds	r3, #1
 800a072:	b29a      	uxth	r2, r3
 800a074:	4b54      	ldr	r3, [pc, #336]	@ (800a1c8 <HAL_TIM_PeriodElapsedCallback+0x220>)
 800a076:	801a      	strh	r2, [r3, #0]
		}

		if(pHupmixflag){
 800a078:	4b54      	ldr	r3, [pc, #336]	@ (800a1cc <HAL_TIM_PeriodElapsedCallback+0x224>)
 800a07a:	781b      	ldrb	r3, [r3, #0]
 800a07c:	2b00      	cmp	r3, #0
 800a07e:	d006      	beq.n	800a08e <HAL_TIM_PeriodElapsedCallback+0xe6>
			pHupmixcnt++;
 800a080:	4b53      	ldr	r3, [pc, #332]	@ (800a1d0 <HAL_TIM_PeriodElapsedCallback+0x228>)
 800a082:	881b      	ldrh	r3, [r3, #0]
 800a084:	b29b      	uxth	r3, r3
 800a086:	3301      	adds	r3, #1
 800a088:	b29a      	uxth	r2, r3
 800a08a:	4b51      	ldr	r3, [pc, #324]	@ (800a1d0 <HAL_TIM_PeriodElapsedCallback+0x228>)
 800a08c:	801a      	strh	r2, [r3, #0]
		}

		 if (fogger_delay_active) {
 800a08e:	4b51      	ldr	r3, [pc, #324]	@ (800a1d4 <HAL_TIM_PeriodElapsedCallback+0x22c>)
 800a090:	781b      	ldrb	r3, [r3, #0]
 800a092:	b2db      	uxtb	r3, r3
 800a094:	2b00      	cmp	r3, #0
 800a096:	d015      	beq.n	800a0c4 <HAL_TIM_PeriodElapsedCallback+0x11c>
			fogger_delay_counter++;
 800a098:	4b4f      	ldr	r3, [pc, #316]	@ (800a1d8 <HAL_TIM_PeriodElapsedCallback+0x230>)
 800a09a:	681b      	ldr	r3, [r3, #0]
 800a09c:	1c5a      	adds	r2, r3, #1
 800a09e:	4b4e      	ldr	r3, [pc, #312]	@ (800a1d8 <HAL_TIM_PeriodElapsedCallback+0x230>)
 800a0a0:	601a      	str	r2, [r3, #0]
			if (fogger_delay_counter >= (HUM_FOG_WaitTime*120)) {
 800a0a2:	4b4e      	ldr	r3, [pc, #312]	@ (800a1dc <HAL_TIM_PeriodElapsedCallback+0x234>)
 800a0a4:	681a      	ldr	r2, [r3, #0]
 800a0a6:	0013      	movs	r3, r2
 800a0a8:	011b      	lsls	r3, r3, #4
 800a0aa:	1a9b      	subs	r3, r3, r2
 800a0ac:	00db      	lsls	r3, r3, #3
 800a0ae:	001a      	movs	r2, r3
 800a0b0:	4b49      	ldr	r3, [pc, #292]	@ (800a1d8 <HAL_TIM_PeriodElapsedCallback+0x230>)
 800a0b2:	681b      	ldr	r3, [r3, #0]
 800a0b4:	429a      	cmp	r2, r3
 800a0b6:	d805      	bhi.n	800a0c4 <HAL_TIM_PeriodElapsedCallback+0x11c>
				fogger_delay_active = 0;
 800a0b8:	4b46      	ldr	r3, [pc, #280]	@ (800a1d4 <HAL_TIM_PeriodElapsedCallback+0x22c>)
 800a0ba:	2200      	movs	r2, #0
 800a0bc:	701a      	strb	r2, [r3, #0]
				fogger_delay_counter = 0;
 800a0be:	4b46      	ldr	r3, [pc, #280]	@ (800a1d8 <HAL_TIM_PeriodElapsedCallback+0x230>)
 800a0c0:	2200      	movs	r2, #0
 800a0c2:	601a      	str	r2, [r3, #0]
			}
		}


		 if(output_triggered == 1)
 800a0c4:	4b46      	ldr	r3, [pc, #280]	@ (800a1e0 <HAL_TIM_PeriodElapsedCallback+0x238>)
 800a0c6:	781b      	ldrb	r3, [r3, #0]
 800a0c8:	2b01      	cmp	r3, #1
 800a0ca:	d156      	bne.n	800a17a <HAL_TIM_PeriodElapsedCallback+0x1d2>
		         {
		             output_timer_count++;    // count every 500ms
 800a0cc:	4b45      	ldr	r3, [pc, #276]	@ (800a1e4 <HAL_TIM_PeriodElapsedCallback+0x23c>)
 800a0ce:	881b      	ldrh	r3, [r3, #0]
 800a0d0:	b29b      	uxth	r3, r3
 800a0d2:	3301      	adds	r3, #1
 800a0d4:	b29a      	uxth	r2, r3
 800a0d6:	4b43      	ldr	r3, [pc, #268]	@ (800a1e4 <HAL_TIM_PeriodElapsedCallback+0x23c>)
 800a0d8:	801a      	strh	r2, [r3, #0]

		             if(output_timer_count >= nutrient_ON_sec*2)
 800a0da:	4b42      	ldr	r3, [pc, #264]	@ (800a1e4 <HAL_TIM_PeriodElapsedCallback+0x23c>)
 800a0dc:	881b      	ldrh	r3, [r3, #0]
 800a0de:	b29b      	uxth	r3, r3
 800a0e0:	001a      	movs	r2, r3
 800a0e2:	4b41      	ldr	r3, [pc, #260]	@ (800a1e8 <HAL_TIM_PeriodElapsedCallback+0x240>)
 800a0e4:	681b      	ldr	r3, [r3, #0]
 800a0e6:	005b      	lsls	r3, r3, #1
 800a0e8:	429a      	cmp	r2, r3
 800a0ea:	d346      	bcc.n	800a17a <HAL_TIM_PeriodElapsedCallback+0x1d2>
		             {

		             	macro_nutrient(0);
 800a0ec:	2000      	movs	r0, #0
 800a0ee:	f7fd fc7f 	bl	80079f0 <macro_nutrient>
		             	micro_nutrient(0);
 800a0f2:	2000      	movs	r0, #0
 800a0f4:	f7fd fc90 	bl	8007a18 <micro_nutrient>
		             	macro_status=0;
 800a0f8:	4b3c      	ldr	r3, [pc, #240]	@ (800a1ec <HAL_TIM_PeriodElapsedCallback+0x244>)
 800a0fa:	2200      	movs	r2, #0
 800a0fc:	701a      	strb	r2, [r3, #0]
		             	 micro_status=0;
 800a0fe:	4b3c      	ldr	r3, [pc, #240]	@ (800a1f0 <HAL_TIM_PeriodElapsedCallback+0x248>)
 800a100:	2200      	movs	r2, #0
 800a102:	701a      	strb	r2, [r3, #0]
		             	output_timer_count=0;
 800a104:	4b37      	ldr	r3, [pc, #220]	@ (800a1e4 <HAL_TIM_PeriodElapsedCallback+0x23c>)
 800a106:	2200      	movs	r2, #0
 800a108:	801a      	strh	r2, [r3, #0]
		                output_triggered = 0;  // Ready for next day's trigger
 800a10a:	4b35      	ldr	r3, [pc, #212]	@ (800a1e0 <HAL_TIM_PeriodElapsedCallback+0x238>)
 800a10c:	2200      	movs	r2, #0
 800a10e:	701a      	strb	r2, [r3, #0]

	}



}
 800a110:	e033      	b.n	800a17a <HAL_TIM_PeriodElapsedCallback+0x1d2>
	else if(htim->Instance == TIM6){
 800a112:	687b      	ldr	r3, [r7, #4]
 800a114:	681b      	ldr	r3, [r3, #0]
 800a116:	4a37      	ldr	r2, [pc, #220]	@ (800a1f4 <HAL_TIM_PeriodElapsedCallback+0x24c>)
 800a118:	4293      	cmp	r3, r2
 800a11a:	d12e      	bne.n	800a17a <HAL_TIM_PeriodElapsedCallback+0x1d2>
		 if (waterpump_status == 1)
 800a11c:	4b36      	ldr	r3, [pc, #216]	@ (800a1f8 <HAL_TIM_PeriodElapsedCallback+0x250>)
 800a11e:	781b      	ldrb	r3, [r3, #0]
 800a120:	2b01      	cmp	r3, #1
 800a122:	d112      	bne.n	800a14a <HAL_TIM_PeriodElapsedCallback+0x1a2>
		            pump_on_seconds++;
 800a124:	4b35      	ldr	r3, [pc, #212]	@ (800a1fc <HAL_TIM_PeriodElapsedCallback+0x254>)
 800a126:	681b      	ldr	r3, [r3, #0]
 800a128:	1c5a      	adds	r2, r3, #1
 800a12a:	4b34      	ldr	r3, [pc, #208]	@ (800a1fc <HAL_TIM_PeriodElapsedCallback+0x254>)
 800a12c:	601a      	str	r2, [r3, #0]
		            if (pump_on_seconds >= 3600)
 800a12e:	4b33      	ldr	r3, [pc, #204]	@ (800a1fc <HAL_TIM_PeriodElapsedCallback+0x254>)
 800a130:	681a      	ldr	r2, [r3, #0]
 800a132:	23e1      	movs	r3, #225	@ 0xe1
 800a134:	011b      	lsls	r3, r3, #4
 800a136:	429a      	cmp	r2, r3
 800a138:	d307      	bcc.n	800a14a <HAL_TIM_PeriodElapsedCallback+0x1a2>
		                pump_on_seconds = 0;   // reset seconds
 800a13a:	4b30      	ldr	r3, [pc, #192]	@ (800a1fc <HAL_TIM_PeriodElapsedCallback+0x254>)
 800a13c:	2200      	movs	r2, #0
 800a13e:	601a      	str	r2, [r3, #0]
		                pump_on_hours++;       //  1 hour completed
 800a140:	4b2f      	ldr	r3, [pc, #188]	@ (800a200 <HAL_TIM_PeriodElapsedCallback+0x258>)
 800a142:	681b      	ldr	r3, [r3, #0]
 800a144:	1c5a      	adds	r2, r3, #1
 800a146:	4b2e      	ldr	r3, [pc, #184]	@ (800a200 <HAL_TIM_PeriodElapsedCallback+0x258>)
 800a148:	601a      	str	r2, [r3, #0]
		 if(!count_updateflag){
 800a14a:	4b2e      	ldr	r3, [pc, #184]	@ (800a204 <HAL_TIM_PeriodElapsedCallback+0x25c>)
 800a14c:	781b      	ldrb	r3, [r3, #0]
 800a14e:	2b00      	cmp	r3, #0
 800a150:	d113      	bne.n	800a17a <HAL_TIM_PeriodElapsedCallback+0x1d2>
			 count_update++;
 800a152:	4b2d      	ldr	r3, [pc, #180]	@ (800a208 <HAL_TIM_PeriodElapsedCallback+0x260>)
 800a154:	881b      	ldrh	r3, [r3, #0]
 800a156:	b29b      	uxth	r3, r3
 800a158:	3301      	adds	r3, #1
 800a15a:	b29a      	uxth	r2, r3
 800a15c:	4b2a      	ldr	r3, [pc, #168]	@ (800a208 <HAL_TIM_PeriodElapsedCallback+0x260>)
 800a15e:	801a      	strh	r2, [r3, #0]
			 if(count_update>=300){
 800a160:	4b29      	ldr	r3, [pc, #164]	@ (800a208 <HAL_TIM_PeriodElapsedCallback+0x260>)
 800a162:	881b      	ldrh	r3, [r3, #0]
 800a164:	b29a      	uxth	r2, r3
 800a166:	2396      	movs	r3, #150	@ 0x96
 800a168:	005b      	lsls	r3, r3, #1
 800a16a:	429a      	cmp	r2, r3
 800a16c:	d305      	bcc.n	800a17a <HAL_TIM_PeriodElapsedCallback+0x1d2>
				 count_update=0;
 800a16e:	4b26      	ldr	r3, [pc, #152]	@ (800a208 <HAL_TIM_PeriodElapsedCallback+0x260>)
 800a170:	2200      	movs	r2, #0
 800a172:	801a      	strh	r2, [r3, #0]
				 count_updateflag=1;
 800a174:	4b23      	ldr	r3, [pc, #140]	@ (800a204 <HAL_TIM_PeriodElapsedCallback+0x25c>)
 800a176:	2201      	movs	r2, #1
 800a178:	701a      	strb	r2, [r3, #0]
}
 800a17a:	46c0      	nop			@ (mov r8, r8)
 800a17c:	46bd      	mov	sp, r7
 800a17e:	b002      	add	sp, #8
 800a180:	bd80      	pop	{r7, pc}
 800a182:	46c0      	nop			@ (mov r8, r8)
 800a184:	40000400 	.word	0x40000400
 800a188:	20000a02 	.word	0x20000a02
 800a18c:	200009cd 	.word	0x200009cd
 800a190:	20000005 	.word	0x20000005
 800a194:	200009da 	.word	0x200009da
 800a198:	20000e2d 	.word	0x20000e2d
 800a19c:	200009dc 	.word	0x200009dc
 800a1a0:	20000e2e 	.word	0x20000e2e
 800a1a4:	200009ec 	.word	0x200009ec
 800a1a8:	20000e31 	.word	0x20000e31
 800a1ac:	200009e0 	.word	0x200009e0
 800a1b0:	20000e2f 	.word	0x20000e2f
 800a1b4:	200009de 	.word	0x200009de
 800a1b8:	20000e34 	.word	0x20000e34
 800a1bc:	20000e30 	.word	0x20000e30
 800a1c0:	200009f0 	.word	0x200009f0
 800a1c4:	20000e32 	.word	0x20000e32
 800a1c8:	200009e2 	.word	0x200009e2
 800a1cc:	20000e33 	.word	0x20000e33
 800a1d0:	200009e4 	.word	0x200009e4
 800a1d4:	200009ce 	.word	0x200009ce
 800a1d8:	200009f4 	.word	0x200009f4
 800a1dc:	20000670 	.word	0x20000670
 800a1e0:	20000778 	.word	0x20000778
 800a1e4:	200009e6 	.word	0x200009e6
 800a1e8:	20000698 	.word	0x20000698
 800a1ec:	20000779 	.word	0x20000779
 800a1f0:	2000077a 	.word	0x2000077a
 800a1f4:	40001000 	.word	0x40001000
 800a1f8:	20000e3d 	.word	0x20000e3d
 800a1fc:	200009f8 	.word	0x200009f8
 800a200:	200009fc 	.word	0x200009fc
 800a204:	20000003 	.word	0x20000003
 800a208:	200009e8 	.word	0x200009e8

0800a20c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800a20c:	b580      	push	{r7, lr}
 800a20e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800a210:	b672      	cpsid	i
}
 800a212:	46c0      	nop			@ (mov r8, r8)
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800a214:	46c0      	nop			@ (mov r8, r8)
 800a216:	e7fd      	b.n	800a214 <Error_Handler+0x8>

0800a218 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800a218:	b580      	push	{r7, lr}
 800a21a:	b082      	sub	sp, #8
 800a21c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800a21e:	4b0f      	ldr	r3, [pc, #60]	@ (800a25c <HAL_MspInit+0x44>)
 800a220:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800a222:	4b0e      	ldr	r3, [pc, #56]	@ (800a25c <HAL_MspInit+0x44>)
 800a224:	2101      	movs	r1, #1
 800a226:	430a      	orrs	r2, r1
 800a228:	641a      	str	r2, [r3, #64]	@ 0x40
 800a22a:	4b0c      	ldr	r3, [pc, #48]	@ (800a25c <HAL_MspInit+0x44>)
 800a22c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a22e:	2201      	movs	r2, #1
 800a230:	4013      	ands	r3, r2
 800a232:	607b      	str	r3, [r7, #4]
 800a234:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800a236:	4b09      	ldr	r3, [pc, #36]	@ (800a25c <HAL_MspInit+0x44>)
 800a238:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800a23a:	4b08      	ldr	r3, [pc, #32]	@ (800a25c <HAL_MspInit+0x44>)
 800a23c:	2180      	movs	r1, #128	@ 0x80
 800a23e:	0549      	lsls	r1, r1, #21
 800a240:	430a      	orrs	r2, r1
 800a242:	63da      	str	r2, [r3, #60]	@ 0x3c
 800a244:	4b05      	ldr	r3, [pc, #20]	@ (800a25c <HAL_MspInit+0x44>)
 800a246:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800a248:	2380      	movs	r3, #128	@ 0x80
 800a24a:	055b      	lsls	r3, r3, #21
 800a24c:	4013      	ands	r3, r2
 800a24e:	603b      	str	r3, [r7, #0]
 800a250:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800a252:	46c0      	nop			@ (mov r8, r8)
 800a254:	46bd      	mov	sp, r7
 800a256:	b002      	add	sp, #8
 800a258:	bd80      	pop	{r7, pc}
 800a25a:	46c0      	nop			@ (mov r8, r8)
 800a25c:	40021000 	.word	0x40021000

0800a260 <HAL_ADC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hadc: ADC handle pointer
  * @retval None
  */
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 800a260:	b590      	push	{r4, r7, lr}
 800a262:	b08b      	sub	sp, #44	@ 0x2c
 800a264:	af00      	add	r7, sp, #0
 800a266:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800a268:	2414      	movs	r4, #20
 800a26a:	193b      	adds	r3, r7, r4
 800a26c:	0018      	movs	r0, r3
 800a26e:	2314      	movs	r3, #20
 800a270:	001a      	movs	r2, r3
 800a272:	2100      	movs	r1, #0
 800a274:	f009 fe1e 	bl	8013eb4 <memset>
  if(hadc->Instance==ADC1)
 800a278:	687b      	ldr	r3, [r7, #4]
 800a27a:	681b      	ldr	r3, [r3, #0]
 800a27c:	4a1f      	ldr	r2, [pc, #124]	@ (800a2fc <HAL_ADC_MspInit+0x9c>)
 800a27e:	4293      	cmp	r3, r2
 800a280:	d138      	bne.n	800a2f4 <HAL_ADC_MspInit+0x94>
  {
    /* USER CODE BEGIN ADC1_MspInit 0 */

    /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC_CLK_ENABLE();
 800a282:	4b1f      	ldr	r3, [pc, #124]	@ (800a300 <HAL_ADC_MspInit+0xa0>)
 800a284:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800a286:	4b1e      	ldr	r3, [pc, #120]	@ (800a300 <HAL_ADC_MspInit+0xa0>)
 800a288:	2180      	movs	r1, #128	@ 0x80
 800a28a:	0349      	lsls	r1, r1, #13
 800a28c:	430a      	orrs	r2, r1
 800a28e:	641a      	str	r2, [r3, #64]	@ 0x40
 800a290:	4b1b      	ldr	r3, [pc, #108]	@ (800a300 <HAL_ADC_MspInit+0xa0>)
 800a292:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800a294:	2380      	movs	r3, #128	@ 0x80
 800a296:	035b      	lsls	r3, r3, #13
 800a298:	4013      	ands	r3, r2
 800a29a:	613b      	str	r3, [r7, #16]
 800a29c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800a29e:	4b18      	ldr	r3, [pc, #96]	@ (800a300 <HAL_ADC_MspInit+0xa0>)
 800a2a0:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800a2a2:	4b17      	ldr	r3, [pc, #92]	@ (800a300 <HAL_ADC_MspInit+0xa0>)
 800a2a4:	2101      	movs	r1, #1
 800a2a6:	430a      	orrs	r2, r1
 800a2a8:	635a      	str	r2, [r3, #52]	@ 0x34
 800a2aa:	4b15      	ldr	r3, [pc, #84]	@ (800a300 <HAL_ADC_MspInit+0xa0>)
 800a2ac:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800a2ae:	2201      	movs	r2, #1
 800a2b0:	4013      	ands	r3, r2
 800a2b2:	60fb      	str	r3, [r7, #12]
 800a2b4:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PA5     ------> ADC1_IN5
    PA6     ------> ADC1_IN6
    PA7     ------> ADC1_IN7
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 800a2b6:	193b      	adds	r3, r7, r4
 800a2b8:	22e0      	movs	r2, #224	@ 0xe0
 800a2ba:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800a2bc:	193b      	adds	r3, r7, r4
 800a2be:	2203      	movs	r2, #3
 800a2c0:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800a2c2:	193b      	adds	r3, r7, r4
 800a2c4:	2200      	movs	r2, #0
 800a2c6:	609a      	str	r2, [r3, #8]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800a2c8:	193a      	adds	r2, r7, r4
 800a2ca:	23a0      	movs	r3, #160	@ 0xa0
 800a2cc:	05db      	lsls	r3, r3, #23
 800a2ce:	0011      	movs	r1, r2
 800a2d0:	0018      	movs	r0, r3
 800a2d2:	f002 feb7 	bl	800d044 <HAL_GPIO_Init>

    /* USER CODE BEGIN ADC1_MspInit 1 */

    GPIO_InitStruct.Pin = GPIO_PIN_5;
 800a2d6:	193b      	adds	r3, r7, r4
 800a2d8:	2220      	movs	r2, #32
 800a2da:	601a      	str	r2, [r3, #0]
      GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800a2dc:	193b      	adds	r3, r7, r4
 800a2de:	2203      	movs	r2, #3
 800a2e0:	605a      	str	r2, [r3, #4]
      GPIO_InitStruct.Pull = GPIO_NOPULL;
 800a2e2:	193b      	adds	r3, r7, r4
 800a2e4:	2200      	movs	r2, #0
 800a2e6:	609a      	str	r2, [r3, #8]
      HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800a2e8:	193b      	adds	r3, r7, r4
 800a2ea:	4a06      	ldr	r2, [pc, #24]	@ (800a304 <HAL_ADC_MspInit+0xa4>)
 800a2ec:	0019      	movs	r1, r3
 800a2ee:	0010      	movs	r0, r2
 800a2f0:	f002 fea8 	bl	800d044 <HAL_GPIO_Init>

    /* USER CODE END ADC1_MspInit 1 */

  }

}
 800a2f4:	46c0      	nop			@ (mov r8, r8)
 800a2f6:	46bd      	mov	sp, r7
 800a2f8:	b00b      	add	sp, #44	@ 0x2c
 800a2fa:	bd90      	pop	{r4, r7, pc}
 800a2fc:	40012400 	.word	0x40012400
 800a300:	40021000 	.word	0x40021000
 800a304:	50000800 	.word	0x50000800

0800a308 <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 800a308:	b590      	push	{r4, r7, lr}
 800a30a:	b08b      	sub	sp, #44	@ 0x2c
 800a30c:	af00      	add	r7, sp, #0
 800a30e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800a310:	2414      	movs	r4, #20
 800a312:	193b      	adds	r3, r7, r4
 800a314:	0018      	movs	r0, r3
 800a316:	2314      	movs	r3, #20
 800a318:	001a      	movs	r2, r3
 800a31a:	2100      	movs	r1, #0
 800a31c:	f009 fdca 	bl	8013eb4 <memset>
  if(hi2c->Instance==I2C2)
 800a320:	687b      	ldr	r3, [r7, #4]
 800a322:	681b      	ldr	r3, [r3, #0]
 800a324:	4a1b      	ldr	r2, [pc, #108]	@ (800a394 <HAL_I2C_MspInit+0x8c>)
 800a326:	4293      	cmp	r3, r2
 800a328:	d130      	bne.n	800a38c <HAL_I2C_MspInit+0x84>
  {
    /* USER CODE BEGIN I2C2_MspInit 0 */

    /* USER CODE END I2C2_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800a32a:	4b1b      	ldr	r3, [pc, #108]	@ (800a398 <HAL_I2C_MspInit+0x90>)
 800a32c:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800a32e:	4b1a      	ldr	r3, [pc, #104]	@ (800a398 <HAL_I2C_MspInit+0x90>)
 800a330:	2102      	movs	r1, #2
 800a332:	430a      	orrs	r2, r1
 800a334:	635a      	str	r2, [r3, #52]	@ 0x34
 800a336:	4b18      	ldr	r3, [pc, #96]	@ (800a398 <HAL_I2C_MspInit+0x90>)
 800a338:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800a33a:	2202      	movs	r2, #2
 800a33c:	4013      	ands	r3, r2
 800a33e:	613b      	str	r3, [r7, #16]
 800a340:	693b      	ldr	r3, [r7, #16]
    /**I2C2 GPIO Configuration
    PB10     ------> I2C2_SCL
    PB11     ------> I2C2_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 800a342:	193b      	adds	r3, r7, r4
 800a344:	22c0      	movs	r2, #192	@ 0xc0
 800a346:	0112      	lsls	r2, r2, #4
 800a348:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800a34a:	0021      	movs	r1, r4
 800a34c:	187b      	adds	r3, r7, r1
 800a34e:	2212      	movs	r2, #18
 800a350:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800a352:	187b      	adds	r3, r7, r1
 800a354:	2200      	movs	r2, #0
 800a356:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800a358:	187b      	adds	r3, r7, r1
 800a35a:	2200      	movs	r2, #0
 800a35c:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF6_I2C2;
 800a35e:	187b      	adds	r3, r7, r1
 800a360:	2206      	movs	r2, #6
 800a362:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800a364:	187b      	adds	r3, r7, r1
 800a366:	4a0d      	ldr	r2, [pc, #52]	@ (800a39c <HAL_I2C_MspInit+0x94>)
 800a368:	0019      	movs	r1, r3
 800a36a:	0010      	movs	r0, r2
 800a36c:	f002 fe6a 	bl	800d044 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C2_CLK_ENABLE();
 800a370:	4b09      	ldr	r3, [pc, #36]	@ (800a398 <HAL_I2C_MspInit+0x90>)
 800a372:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800a374:	4b08      	ldr	r3, [pc, #32]	@ (800a398 <HAL_I2C_MspInit+0x90>)
 800a376:	2180      	movs	r1, #128	@ 0x80
 800a378:	03c9      	lsls	r1, r1, #15
 800a37a:	430a      	orrs	r2, r1
 800a37c:	63da      	str	r2, [r3, #60]	@ 0x3c
 800a37e:	4b06      	ldr	r3, [pc, #24]	@ (800a398 <HAL_I2C_MspInit+0x90>)
 800a380:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800a382:	2380      	movs	r3, #128	@ 0x80
 800a384:	03db      	lsls	r3, r3, #15
 800a386:	4013      	ands	r3, r2
 800a388:	60fb      	str	r3, [r7, #12]
 800a38a:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END I2C2_MspInit 1 */

  }

}
 800a38c:	46c0      	nop			@ (mov r8, r8)
 800a38e:	46bd      	mov	sp, r7
 800a390:	b00b      	add	sp, #44	@ 0x2c
 800a392:	bd90      	pop	{r4, r7, pc}
 800a394:	40005800 	.word	0x40005800
 800a398:	40021000 	.word	0x40021000
 800a39c:	50000400 	.word	0x50000400

0800a3a0 <HAL_RTC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hrtc: RTC handle pointer
  * @retval None
  */
void HAL_RTC_MspInit(RTC_HandleTypeDef* hrtc)
{
 800a3a0:	b590      	push	{r4, r7, lr}
 800a3a2:	b091      	sub	sp, #68	@ 0x44
 800a3a4:	af00      	add	r7, sp, #0
 800a3a6:	6078      	str	r0, [r7, #4]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800a3a8:	240c      	movs	r4, #12
 800a3aa:	193b      	adds	r3, r7, r4
 800a3ac:	0018      	movs	r0, r3
 800a3ae:	2334      	movs	r3, #52	@ 0x34
 800a3b0:	001a      	movs	r2, r3
 800a3b2:	2100      	movs	r1, #0
 800a3b4:	f009 fd7e 	bl	8013eb4 <memset>
  if(hrtc->Instance==RTC)
 800a3b8:	687b      	ldr	r3, [r7, #4]
 800a3ba:	681b      	ldr	r3, [r3, #0]
 800a3bc:	4a15      	ldr	r2, [pc, #84]	@ (800a414 <HAL_RTC_MspInit+0x74>)
 800a3be:	4293      	cmp	r3, r2
 800a3c0:	d124      	bne.n	800a40c <HAL_RTC_MspInit+0x6c>

    /* USER CODE END RTC_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 800a3c2:	193b      	adds	r3, r7, r4
 800a3c4:	2280      	movs	r2, #128	@ 0x80
 800a3c6:	0292      	lsls	r2, r2, #10
 800a3c8:	601a      	str	r2, [r3, #0]
    PeriphClkInit.RTCClockSelection = RCC_RTCCLKSOURCE_LSE;
 800a3ca:	193b      	adds	r3, r7, r4
 800a3cc:	2280      	movs	r2, #128	@ 0x80
 800a3ce:	0052      	lsls	r2, r2, #1
 800a3d0:	631a      	str	r2, [r3, #48]	@ 0x30

    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800a3d2:	193b      	adds	r3, r7, r4
 800a3d4:	0018      	movs	r0, r3
 800a3d6:	f004 fbbb 	bl	800eb50 <HAL_RCCEx_PeriphCLKConfig>
 800a3da:	1e03      	subs	r3, r0, #0
 800a3dc:	d001      	beq.n	800a3e2 <HAL_RTC_MspInit+0x42>
    {
      Error_Handler();
 800a3de:	f7ff ff15 	bl	800a20c <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_RTC_ENABLE();
 800a3e2:	4b0d      	ldr	r3, [pc, #52]	@ (800a418 <HAL_RTC_MspInit+0x78>)
 800a3e4:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 800a3e6:	4b0c      	ldr	r3, [pc, #48]	@ (800a418 <HAL_RTC_MspInit+0x78>)
 800a3e8:	2180      	movs	r1, #128	@ 0x80
 800a3ea:	0209      	lsls	r1, r1, #8
 800a3ec:	430a      	orrs	r2, r1
 800a3ee:	65da      	str	r2, [r3, #92]	@ 0x5c
    __HAL_RCC_RTCAPB_CLK_ENABLE();
 800a3f0:	4b09      	ldr	r3, [pc, #36]	@ (800a418 <HAL_RTC_MspInit+0x78>)
 800a3f2:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800a3f4:	4b08      	ldr	r3, [pc, #32]	@ (800a418 <HAL_RTC_MspInit+0x78>)
 800a3f6:	2180      	movs	r1, #128	@ 0x80
 800a3f8:	00c9      	lsls	r1, r1, #3
 800a3fa:	430a      	orrs	r2, r1
 800a3fc:	63da      	str	r2, [r3, #60]	@ 0x3c
 800a3fe:	4b06      	ldr	r3, [pc, #24]	@ (800a418 <HAL_RTC_MspInit+0x78>)
 800a400:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800a402:	2380      	movs	r3, #128	@ 0x80
 800a404:	00db      	lsls	r3, r3, #3
 800a406:	4013      	ands	r3, r2
 800a408:	60bb      	str	r3, [r7, #8]
 800a40a:	68bb      	ldr	r3, [r7, #8]

    /* USER CODE END RTC_MspInit 1 */

  }

}
 800a40c:	46c0      	nop			@ (mov r8, r8)
 800a40e:	46bd      	mov	sp, r7
 800a410:	b011      	add	sp, #68	@ 0x44
 800a412:	bd90      	pop	{r4, r7, pc}
 800a414:	40002800 	.word	0x40002800
 800a418:	40021000 	.word	0x40021000

0800a41c <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 800a41c:	b580      	push	{r7, lr}
 800a41e:	b086      	sub	sp, #24
 800a420:	af00      	add	r7, sp, #0
 800a422:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 800a424:	687b      	ldr	r3, [r7, #4]
 800a426:	681a      	ldr	r2, [r3, #0]
 800a428:	2380      	movs	r3, #128	@ 0x80
 800a42a:	05db      	lsls	r3, r3, #23
 800a42c:	429a      	cmp	r2, r3
 800a42e:	d114      	bne.n	800a45a <HAL_TIM_Base_MspInit+0x3e>
  {
    /* USER CODE BEGIN TIM2_MspInit 0 */

    /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 800a430:	4b25      	ldr	r3, [pc, #148]	@ (800a4c8 <HAL_TIM_Base_MspInit+0xac>)
 800a432:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800a434:	4b24      	ldr	r3, [pc, #144]	@ (800a4c8 <HAL_TIM_Base_MspInit+0xac>)
 800a436:	2101      	movs	r1, #1
 800a438:	430a      	orrs	r2, r1
 800a43a:	63da      	str	r2, [r3, #60]	@ 0x3c
 800a43c:	4b22      	ldr	r3, [pc, #136]	@ (800a4c8 <HAL_TIM_Base_MspInit+0xac>)
 800a43e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800a440:	2201      	movs	r2, #1
 800a442:	4013      	ands	r3, r2
 800a444:	617b      	str	r3, [r7, #20]
 800a446:	697b      	ldr	r3, [r7, #20]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 800a448:	2200      	movs	r2, #0
 800a44a:	2100      	movs	r1, #0
 800a44c:	200f      	movs	r0, #15
 800a44e:	f002 fb4b 	bl	800cae8 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 800a452:	200f      	movs	r0, #15
 800a454:	f002 fb5d 	bl	800cb12 <HAL_NVIC_EnableIRQ>
    /* USER CODE BEGIN TIM6_MspInit 1 */

    /* USER CODE END TIM6_MspInit 1 */
  }

}
 800a458:	e032      	b.n	800a4c0 <HAL_TIM_Base_MspInit+0xa4>
  else if(htim_base->Instance==TIM3)
 800a45a:	687b      	ldr	r3, [r7, #4]
 800a45c:	681b      	ldr	r3, [r3, #0]
 800a45e:	4a1b      	ldr	r2, [pc, #108]	@ (800a4cc <HAL_TIM_Base_MspInit+0xb0>)
 800a460:	4293      	cmp	r3, r2
 800a462:	d114      	bne.n	800a48e <HAL_TIM_Base_MspInit+0x72>
    __HAL_RCC_TIM3_CLK_ENABLE();
 800a464:	4b18      	ldr	r3, [pc, #96]	@ (800a4c8 <HAL_TIM_Base_MspInit+0xac>)
 800a466:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800a468:	4b17      	ldr	r3, [pc, #92]	@ (800a4c8 <HAL_TIM_Base_MspInit+0xac>)
 800a46a:	2102      	movs	r1, #2
 800a46c:	430a      	orrs	r2, r1
 800a46e:	63da      	str	r2, [r3, #60]	@ 0x3c
 800a470:	4b15      	ldr	r3, [pc, #84]	@ (800a4c8 <HAL_TIM_Base_MspInit+0xac>)
 800a472:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800a474:	2202      	movs	r2, #2
 800a476:	4013      	ands	r3, r2
 800a478:	613b      	str	r3, [r7, #16]
 800a47a:	693b      	ldr	r3, [r7, #16]
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 800a47c:	2200      	movs	r2, #0
 800a47e:	2100      	movs	r1, #0
 800a480:	2010      	movs	r0, #16
 800a482:	f002 fb31 	bl	800cae8 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 800a486:	2010      	movs	r0, #16
 800a488:	f002 fb43 	bl	800cb12 <HAL_NVIC_EnableIRQ>
}
 800a48c:	e018      	b.n	800a4c0 <HAL_TIM_Base_MspInit+0xa4>
  else if(htim_base->Instance==TIM6)
 800a48e:	687b      	ldr	r3, [r7, #4]
 800a490:	681b      	ldr	r3, [r3, #0]
 800a492:	4a0f      	ldr	r2, [pc, #60]	@ (800a4d0 <HAL_TIM_Base_MspInit+0xb4>)
 800a494:	4293      	cmp	r3, r2
 800a496:	d113      	bne.n	800a4c0 <HAL_TIM_Base_MspInit+0xa4>
    __HAL_RCC_TIM6_CLK_ENABLE();
 800a498:	4b0b      	ldr	r3, [pc, #44]	@ (800a4c8 <HAL_TIM_Base_MspInit+0xac>)
 800a49a:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800a49c:	4b0a      	ldr	r3, [pc, #40]	@ (800a4c8 <HAL_TIM_Base_MspInit+0xac>)
 800a49e:	2110      	movs	r1, #16
 800a4a0:	430a      	orrs	r2, r1
 800a4a2:	63da      	str	r2, [r3, #60]	@ 0x3c
 800a4a4:	4b08      	ldr	r3, [pc, #32]	@ (800a4c8 <HAL_TIM_Base_MspInit+0xac>)
 800a4a6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800a4a8:	2210      	movs	r2, #16
 800a4aa:	4013      	ands	r3, r2
 800a4ac:	60fb      	str	r3, [r7, #12]
 800a4ae:	68fb      	ldr	r3, [r7, #12]
    HAL_NVIC_SetPriority(TIM6_DAC_LPTIM1_IRQn, 0, 0);
 800a4b0:	2200      	movs	r2, #0
 800a4b2:	2100      	movs	r1, #0
 800a4b4:	2011      	movs	r0, #17
 800a4b6:	f002 fb17 	bl	800cae8 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_DAC_LPTIM1_IRQn);
 800a4ba:	2011      	movs	r0, #17
 800a4bc:	f002 fb29 	bl	800cb12 <HAL_NVIC_EnableIRQ>
}
 800a4c0:	46c0      	nop			@ (mov r8, r8)
 800a4c2:	46bd      	mov	sp, r7
 800a4c4:	b006      	add	sp, #24
 800a4c6:	bd80      	pop	{r7, pc}
 800a4c8:	40021000 	.word	0x40021000
 800a4cc:	40000400 	.word	0x40000400
 800a4d0:	40001000 	.word	0x40001000

0800a4d4 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 800a4d4:	b590      	push	{r4, r7, lr}
 800a4d6:	b09d      	sub	sp, #116	@ 0x74
 800a4d8:	af00      	add	r7, sp, #0
 800a4da:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800a4dc:	235c      	movs	r3, #92	@ 0x5c
 800a4de:	18fb      	adds	r3, r7, r3
 800a4e0:	0018      	movs	r0, r3
 800a4e2:	2314      	movs	r3, #20
 800a4e4:	001a      	movs	r2, r3
 800a4e6:	2100      	movs	r1, #0
 800a4e8:	f009 fce4 	bl	8013eb4 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800a4ec:	2428      	movs	r4, #40	@ 0x28
 800a4ee:	193b      	adds	r3, r7, r4
 800a4f0:	0018      	movs	r0, r3
 800a4f2:	2334      	movs	r3, #52	@ 0x34
 800a4f4:	001a      	movs	r2, r3
 800a4f6:	2100      	movs	r1, #0
 800a4f8:	f009 fcdc 	bl	8013eb4 <memset>
  if(huart->Instance==USART1)
 800a4fc:	687b      	ldr	r3, [r7, #4]
 800a4fe:	681b      	ldr	r3, [r3, #0]
 800a500:	4a84      	ldr	r2, [pc, #528]	@ (800a714 <HAL_UART_MspInit+0x240>)
 800a502:	4293      	cmp	r3, r2
 800a504:	d148      	bne.n	800a598 <HAL_UART_MspInit+0xc4>

    /* USER CODE END USART1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 800a506:	193b      	adds	r3, r7, r4
 800a508:	2201      	movs	r2, #1
 800a50a:	601a      	str	r2, [r3, #0]
    PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK1;
 800a50c:	193b      	adds	r3, r7, r4
 800a50e:	2200      	movs	r2, #0
 800a510:	605a      	str	r2, [r3, #4]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800a512:	193b      	adds	r3, r7, r4
 800a514:	0018      	movs	r0, r3
 800a516:	f004 fb1b 	bl	800eb50 <HAL_RCCEx_PeriphCLKConfig>
 800a51a:	1e03      	subs	r3, r0, #0
 800a51c:	d001      	beq.n	800a522 <HAL_UART_MspInit+0x4e>
    {
      Error_Handler();
 800a51e:	f7ff fe75 	bl	800a20c <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 800a522:	4b7d      	ldr	r3, [pc, #500]	@ (800a718 <HAL_UART_MspInit+0x244>)
 800a524:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800a526:	4b7c      	ldr	r3, [pc, #496]	@ (800a718 <HAL_UART_MspInit+0x244>)
 800a528:	2180      	movs	r1, #128	@ 0x80
 800a52a:	01c9      	lsls	r1, r1, #7
 800a52c:	430a      	orrs	r2, r1
 800a52e:	641a      	str	r2, [r3, #64]	@ 0x40
 800a530:	4b79      	ldr	r3, [pc, #484]	@ (800a718 <HAL_UART_MspInit+0x244>)
 800a532:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800a534:	2380      	movs	r3, #128	@ 0x80
 800a536:	01db      	lsls	r3, r3, #7
 800a538:	4013      	ands	r3, r2
 800a53a:	627b      	str	r3, [r7, #36]	@ 0x24
 800a53c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800a53e:	4b76      	ldr	r3, [pc, #472]	@ (800a718 <HAL_UART_MspInit+0x244>)
 800a540:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800a542:	4b75      	ldr	r3, [pc, #468]	@ (800a718 <HAL_UART_MspInit+0x244>)
 800a544:	2101      	movs	r1, #1
 800a546:	430a      	orrs	r2, r1
 800a548:	635a      	str	r2, [r3, #52]	@ 0x34
 800a54a:	4b73      	ldr	r3, [pc, #460]	@ (800a718 <HAL_UART_MspInit+0x244>)
 800a54c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800a54e:	2201      	movs	r2, #1
 800a550:	4013      	ands	r3, r2
 800a552:	623b      	str	r3, [r7, #32]
 800a554:	6a3b      	ldr	r3, [r7, #32]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 800a556:	215c      	movs	r1, #92	@ 0x5c
 800a558:	187b      	adds	r3, r7, r1
 800a55a:	22c0      	movs	r2, #192	@ 0xc0
 800a55c:	00d2      	lsls	r2, r2, #3
 800a55e:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800a560:	187b      	adds	r3, r7, r1
 800a562:	2202      	movs	r2, #2
 800a564:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800a566:	187b      	adds	r3, r7, r1
 800a568:	2200      	movs	r2, #0
 800a56a:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800a56c:	187b      	adds	r3, r7, r1
 800a56e:	2200      	movs	r2, #0
 800a570:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_USART1;
 800a572:	187b      	adds	r3, r7, r1
 800a574:	2201      	movs	r2, #1
 800a576:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800a578:	187a      	adds	r2, r7, r1
 800a57a:	23a0      	movs	r3, #160	@ 0xa0
 800a57c:	05db      	lsls	r3, r3, #23
 800a57e:	0011      	movs	r1, r2
 800a580:	0018      	movs	r0, r3
 800a582:	f002 fd5f 	bl	800d044 <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 800a586:	2200      	movs	r2, #0
 800a588:	2100      	movs	r1, #0
 800a58a:	201b      	movs	r0, #27
 800a58c:	f002 faac 	bl	800cae8 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 800a590:	201b      	movs	r0, #27
 800a592:	f002 fabe 	bl	800cb12 <HAL_NVIC_EnableIRQ>
    /* USER CODE BEGIN USART4_MspInit 1 */

    /* USER CODE END USART4_MspInit 1 */
  }

}
 800a596:	e0b9      	b.n	800a70c <HAL_UART_MspInit+0x238>
  else if(huart->Instance==USART2)
 800a598:	687b      	ldr	r3, [r7, #4]
 800a59a:	681b      	ldr	r3, [r3, #0]
 800a59c:	4a5f      	ldr	r2, [pc, #380]	@ (800a71c <HAL_UART_MspInit+0x248>)
 800a59e:	4293      	cmp	r3, r2
 800a5a0:	d147      	bne.n	800a632 <HAL_UART_MspInit+0x15e>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 800a5a2:	2128      	movs	r1, #40	@ 0x28
 800a5a4:	187b      	adds	r3, r7, r1
 800a5a6:	2202      	movs	r2, #2
 800a5a8:	601a      	str	r2, [r3, #0]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 800a5aa:	187b      	adds	r3, r7, r1
 800a5ac:	2200      	movs	r2, #0
 800a5ae:	609a      	str	r2, [r3, #8]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800a5b0:	187b      	adds	r3, r7, r1
 800a5b2:	0018      	movs	r0, r3
 800a5b4:	f004 facc 	bl	800eb50 <HAL_RCCEx_PeriphCLKConfig>
 800a5b8:	1e03      	subs	r3, r0, #0
 800a5ba:	d001      	beq.n	800a5c0 <HAL_UART_MspInit+0xec>
      Error_Handler();
 800a5bc:	f7ff fe26 	bl	800a20c <Error_Handler>
    __HAL_RCC_USART2_CLK_ENABLE();
 800a5c0:	4b55      	ldr	r3, [pc, #340]	@ (800a718 <HAL_UART_MspInit+0x244>)
 800a5c2:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800a5c4:	4b54      	ldr	r3, [pc, #336]	@ (800a718 <HAL_UART_MspInit+0x244>)
 800a5c6:	2180      	movs	r1, #128	@ 0x80
 800a5c8:	0289      	lsls	r1, r1, #10
 800a5ca:	430a      	orrs	r2, r1
 800a5cc:	63da      	str	r2, [r3, #60]	@ 0x3c
 800a5ce:	4b52      	ldr	r3, [pc, #328]	@ (800a718 <HAL_UART_MspInit+0x244>)
 800a5d0:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800a5d2:	2380      	movs	r3, #128	@ 0x80
 800a5d4:	029b      	lsls	r3, r3, #10
 800a5d6:	4013      	ands	r3, r2
 800a5d8:	61fb      	str	r3, [r7, #28]
 800a5da:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 800a5dc:	4b4e      	ldr	r3, [pc, #312]	@ (800a718 <HAL_UART_MspInit+0x244>)
 800a5de:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800a5e0:	4b4d      	ldr	r3, [pc, #308]	@ (800a718 <HAL_UART_MspInit+0x244>)
 800a5e2:	2108      	movs	r1, #8
 800a5e4:	430a      	orrs	r2, r1
 800a5e6:	635a      	str	r2, [r3, #52]	@ 0x34
 800a5e8:	4b4b      	ldr	r3, [pc, #300]	@ (800a718 <HAL_UART_MspInit+0x244>)
 800a5ea:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800a5ec:	2208      	movs	r2, #8
 800a5ee:	4013      	ands	r3, r2
 800a5f0:	61bb      	str	r3, [r7, #24]
 800a5f2:	69bb      	ldr	r3, [r7, #24]
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6;
 800a5f4:	215c      	movs	r1, #92	@ 0x5c
 800a5f6:	187b      	adds	r3, r7, r1
 800a5f8:	2260      	movs	r2, #96	@ 0x60
 800a5fa:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800a5fc:	187b      	adds	r3, r7, r1
 800a5fe:	2202      	movs	r2, #2
 800a600:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800a602:	187b      	adds	r3, r7, r1
 800a604:	2200      	movs	r2, #0
 800a606:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800a608:	187b      	adds	r3, r7, r1
 800a60a:	2200      	movs	r2, #0
 800a60c:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF0_USART2;
 800a60e:	187b      	adds	r3, r7, r1
 800a610:	2200      	movs	r2, #0
 800a612:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800a614:	187b      	adds	r3, r7, r1
 800a616:	4a42      	ldr	r2, [pc, #264]	@ (800a720 <HAL_UART_MspInit+0x24c>)
 800a618:	0019      	movs	r1, r3
 800a61a:	0010      	movs	r0, r2
 800a61c:	f002 fd12 	bl	800d044 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 800a620:	2200      	movs	r2, #0
 800a622:	2100      	movs	r1, #0
 800a624:	201c      	movs	r0, #28
 800a626:	f002 fa5f 	bl	800cae8 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 800a62a:	201c      	movs	r0, #28
 800a62c:	f002 fa71 	bl	800cb12 <HAL_NVIC_EnableIRQ>
}
 800a630:	e06c      	b.n	800a70c <HAL_UART_MspInit+0x238>
  else if(huart->Instance==USART3)
 800a632:	687b      	ldr	r3, [r7, #4]
 800a634:	681b      	ldr	r3, [r3, #0]
 800a636:	4a3b      	ldr	r2, [pc, #236]	@ (800a724 <HAL_UART_MspInit+0x250>)
 800a638:	4293      	cmp	r3, r2
 800a63a:	d131      	bne.n	800a6a0 <HAL_UART_MspInit+0x1cc>
    __HAL_RCC_USART3_CLK_ENABLE();
 800a63c:	4b36      	ldr	r3, [pc, #216]	@ (800a718 <HAL_UART_MspInit+0x244>)
 800a63e:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800a640:	4b35      	ldr	r3, [pc, #212]	@ (800a718 <HAL_UART_MspInit+0x244>)
 800a642:	2180      	movs	r1, #128	@ 0x80
 800a644:	02c9      	lsls	r1, r1, #11
 800a646:	430a      	orrs	r2, r1
 800a648:	63da      	str	r2, [r3, #60]	@ 0x3c
 800a64a:	4b33      	ldr	r3, [pc, #204]	@ (800a718 <HAL_UART_MspInit+0x244>)
 800a64c:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800a64e:	2380      	movs	r3, #128	@ 0x80
 800a650:	02db      	lsls	r3, r3, #11
 800a652:	4013      	ands	r3, r2
 800a654:	617b      	str	r3, [r7, #20]
 800a656:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800a658:	4b2f      	ldr	r3, [pc, #188]	@ (800a718 <HAL_UART_MspInit+0x244>)
 800a65a:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800a65c:	4b2e      	ldr	r3, [pc, #184]	@ (800a718 <HAL_UART_MspInit+0x244>)
 800a65e:	2102      	movs	r1, #2
 800a660:	430a      	orrs	r2, r1
 800a662:	635a      	str	r2, [r3, #52]	@ 0x34
 800a664:	4b2c      	ldr	r3, [pc, #176]	@ (800a718 <HAL_UART_MspInit+0x244>)
 800a666:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800a668:	2202      	movs	r2, #2
 800a66a:	4013      	ands	r3, r2
 800a66c:	613b      	str	r3, [r7, #16]
 800a66e:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 800a670:	215c      	movs	r1, #92	@ 0x5c
 800a672:	187b      	adds	r3, r7, r1
 800a674:	22c0      	movs	r2, #192	@ 0xc0
 800a676:	0092      	lsls	r2, r2, #2
 800a678:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800a67a:	187b      	adds	r3, r7, r1
 800a67c:	2202      	movs	r2, #2
 800a67e:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800a680:	187b      	adds	r3, r7, r1
 800a682:	2200      	movs	r2, #0
 800a684:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800a686:	187b      	adds	r3, r7, r1
 800a688:	2200      	movs	r2, #0
 800a68a:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF4_USART3;
 800a68c:	187b      	adds	r3, r7, r1
 800a68e:	2204      	movs	r2, #4
 800a690:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800a692:	187b      	adds	r3, r7, r1
 800a694:	4a24      	ldr	r2, [pc, #144]	@ (800a728 <HAL_UART_MspInit+0x254>)
 800a696:	0019      	movs	r1, r3
 800a698:	0010      	movs	r0, r2
 800a69a:	f002 fcd3 	bl	800d044 <HAL_GPIO_Init>
}
 800a69e:	e035      	b.n	800a70c <HAL_UART_MspInit+0x238>
  else if(huart->Instance==USART4)
 800a6a0:	687b      	ldr	r3, [r7, #4]
 800a6a2:	681b      	ldr	r3, [r3, #0]
 800a6a4:	4a21      	ldr	r2, [pc, #132]	@ (800a72c <HAL_UART_MspInit+0x258>)
 800a6a6:	4293      	cmp	r3, r2
 800a6a8:	d130      	bne.n	800a70c <HAL_UART_MspInit+0x238>
    __HAL_RCC_USART4_CLK_ENABLE();
 800a6aa:	4b1b      	ldr	r3, [pc, #108]	@ (800a718 <HAL_UART_MspInit+0x244>)
 800a6ac:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800a6ae:	4b1a      	ldr	r3, [pc, #104]	@ (800a718 <HAL_UART_MspInit+0x244>)
 800a6b0:	2180      	movs	r1, #128	@ 0x80
 800a6b2:	0309      	lsls	r1, r1, #12
 800a6b4:	430a      	orrs	r2, r1
 800a6b6:	63da      	str	r2, [r3, #60]	@ 0x3c
 800a6b8:	4b17      	ldr	r3, [pc, #92]	@ (800a718 <HAL_UART_MspInit+0x244>)
 800a6ba:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800a6bc:	2380      	movs	r3, #128	@ 0x80
 800a6be:	031b      	lsls	r3, r3, #12
 800a6c0:	4013      	ands	r3, r2
 800a6c2:	60fb      	str	r3, [r7, #12]
 800a6c4:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800a6c6:	4b14      	ldr	r3, [pc, #80]	@ (800a718 <HAL_UART_MspInit+0x244>)
 800a6c8:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800a6ca:	4b13      	ldr	r3, [pc, #76]	@ (800a718 <HAL_UART_MspInit+0x244>)
 800a6cc:	2101      	movs	r1, #1
 800a6ce:	430a      	orrs	r2, r1
 800a6d0:	635a      	str	r2, [r3, #52]	@ 0x34
 800a6d2:	4b11      	ldr	r3, [pc, #68]	@ (800a718 <HAL_UART_MspInit+0x244>)
 800a6d4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800a6d6:	2201      	movs	r2, #1
 800a6d8:	4013      	ands	r3, r2
 800a6da:	60bb      	str	r3, [r7, #8]
 800a6dc:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 800a6de:	215c      	movs	r1, #92	@ 0x5c
 800a6e0:	187b      	adds	r3, r7, r1
 800a6e2:	2203      	movs	r2, #3
 800a6e4:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800a6e6:	187b      	adds	r3, r7, r1
 800a6e8:	2202      	movs	r2, #2
 800a6ea:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800a6ec:	187b      	adds	r3, r7, r1
 800a6ee:	2200      	movs	r2, #0
 800a6f0:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800a6f2:	187b      	adds	r3, r7, r1
 800a6f4:	2200      	movs	r2, #0
 800a6f6:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF4_USART4;
 800a6f8:	187b      	adds	r3, r7, r1
 800a6fa:	2204      	movs	r2, #4
 800a6fc:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800a6fe:	187a      	adds	r2, r7, r1
 800a700:	23a0      	movs	r3, #160	@ 0xa0
 800a702:	05db      	lsls	r3, r3, #23
 800a704:	0011      	movs	r1, r2
 800a706:	0018      	movs	r0, r3
 800a708:	f002 fc9c 	bl	800d044 <HAL_GPIO_Init>
}
 800a70c:	46c0      	nop			@ (mov r8, r8)
 800a70e:	46bd      	mov	sp, r7
 800a710:	b01d      	add	sp, #116	@ 0x74
 800a712:	bd90      	pop	{r4, r7, pc}
 800a714:	40013800 	.word	0x40013800
 800a718:	40021000 	.word	0x40021000
 800a71c:	40004400 	.word	0x40004400
 800a720:	50000c00 	.word	0x50000c00
 800a724:	40004800 	.word	0x40004800
 800a728:	50000400 	.word	0x50000400
 800a72c:	40004c00 	.word	0x40004c00

0800a730 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800a730:	b580      	push	{r7, lr}
 800a732:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 800a734:	46c0      	nop			@ (mov r8, r8)
 800a736:	e7fd      	b.n	800a734 <NMI_Handler+0x4>

0800a738 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800a738:	b580      	push	{r7, lr}
 800a73a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800a73c:	46c0      	nop			@ (mov r8, r8)
 800a73e:	e7fd      	b.n	800a73c <HardFault_Handler+0x4>

0800a740 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800a740:	b580      	push	{r7, lr}
 800a742:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 800a744:	46c0      	nop			@ (mov r8, r8)
 800a746:	46bd      	mov	sp, r7
 800a748:	bd80      	pop	{r7, pc}

0800a74a <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800a74a:	b580      	push	{r7, lr}
 800a74c:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800a74e:	46c0      	nop			@ (mov r8, r8)
 800a750:	46bd      	mov	sp, r7
 800a752:	bd80      	pop	{r7, pc}

0800a754 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800a754:	b580      	push	{r7, lr}
 800a756:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800a758:	f001 f80c 	bl	800b774 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800a75c:	46c0      	nop			@ (mov r8, r8)
 800a75e:	46bd      	mov	sp, r7
 800a760:	bd80      	pop	{r7, pc}

0800a762 <EXTI4_15_IRQHandler>:

/**
  * @brief This function handles EXTI line 4 to 15 interrupts.
  */
void EXTI4_15_IRQHandler(void)
{
 800a762:	b580      	push	{r7, lr}
 800a764:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI4_15_IRQn 0 */

  /* USER CODE END EXTI4_15_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_10);
 800a766:	2380      	movs	r3, #128	@ 0x80
 800a768:	00db      	lsls	r3, r3, #3
 800a76a:	0018      	movs	r0, r3
 800a76c:	f002 fe08 	bl	800d380 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI4_15_IRQn 1 */

  /* USER CODE END EXTI4_15_IRQn 1 */
}
 800a770:	46c0      	nop			@ (mov r8, r8)
 800a772:	46bd      	mov	sp, r7
 800a774:	bd80      	pop	{r7, pc}
	...

0800a778 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 800a778:	b580      	push	{r7, lr}
 800a77a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 800a77c:	4b03      	ldr	r3, [pc, #12]	@ (800a78c <TIM2_IRQHandler+0x14>)
 800a77e:	0018      	movs	r0, r3
 800a780:	f005 f81e 	bl	800f7c0 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 800a784:	46c0      	nop			@ (mov r8, r8)
 800a786:	46bd      	mov	sp, r7
 800a788:	bd80      	pop	{r7, pc}
 800a78a:	46c0      	nop			@ (mov r8, r8)
 800a78c:	20000af8 	.word	0x20000af8

0800a790 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 800a790:	b580      	push	{r7, lr}
 800a792:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 800a794:	4b03      	ldr	r3, [pc, #12]	@ (800a7a4 <TIM3_IRQHandler+0x14>)
 800a796:	0018      	movs	r0, r3
 800a798:	f005 f812 	bl	800f7c0 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 800a79c:	46c0      	nop			@ (mov r8, r8)
 800a79e:	46bd      	mov	sp, r7
 800a7a0:	bd80      	pop	{r7, pc}
 800a7a2:	46c0      	nop			@ (mov r8, r8)
 800a7a4:	20000b44 	.word	0x20000b44

0800a7a8 <TIM6_DAC_LPTIM1_IRQHandler>:

/**
  * @brief This function handles TIM6, DAC1 and LPTIM1 interrupts (LPTIM1 interrupt through EXTI line 29).
  */
void TIM6_DAC_LPTIM1_IRQHandler(void)
{
 800a7a8:	b580      	push	{r7, lr}
 800a7aa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_LPTIM1_IRQn 0 */

  /* USER CODE END TIM6_DAC_LPTIM1_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 800a7ac:	4b03      	ldr	r3, [pc, #12]	@ (800a7bc <TIM6_DAC_LPTIM1_IRQHandler+0x14>)
 800a7ae:	0018      	movs	r0, r3
 800a7b0:	f005 f806 	bl	800f7c0 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_LPTIM1_IRQn 1 */

  /* USER CODE END TIM6_DAC_LPTIM1_IRQn 1 */
}
 800a7b4:	46c0      	nop			@ (mov r8, r8)
 800a7b6:	46bd      	mov	sp, r7
 800a7b8:	bd80      	pop	{r7, pc}
 800a7ba:	46c0      	nop			@ (mov r8, r8)
 800a7bc:	20000b90 	.word	0x20000b90

0800a7c0 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt / USART1 wake-up interrupt through EXTI line 25.
  */
void USART1_IRQHandler(void)
{
 800a7c0:	b580      	push	{r7, lr}
 800a7c2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 800a7c4:	4b03      	ldr	r3, [pc, #12]	@ (800a7d4 <USART1_IRQHandler+0x14>)
 800a7c6:	0018      	movs	r0, r3
 800a7c8:	f005 fef2 	bl	80105b0 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 800a7cc:	46c0      	nop			@ (mov r8, r8)
 800a7ce:	46bd      	mov	sp, r7
 800a7d0:	bd80      	pop	{r7, pc}
 800a7d2:	46c0      	nop			@ (mov r8, r8)
 800a7d4:	20000bdc 	.word	0x20000bdc

0800a7d8 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt / USART2 wake-up interrupt through EXTI line 26.
  */
void USART2_IRQHandler(void)
{
 800a7d8:	b580      	push	{r7, lr}
 800a7da:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 800a7dc:	4b03      	ldr	r3, [pc, #12]	@ (800a7ec <USART2_IRQHandler+0x14>)
 800a7de:	0018      	movs	r0, r3
 800a7e0:	f005 fee6 	bl	80105b0 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 800a7e4:	46c0      	nop			@ (mov r8, r8)
 800a7e6:	46bd      	mov	sp, r7
 800a7e8:	bd80      	pop	{r7, pc}
 800a7ea:	46c0      	nop			@ (mov r8, r8)
 800a7ec:	20000c70 	.word	0x20000c70

0800a7f0 <waterlevel>:
uint16_t soil_errorSensors = 0;
float Prevec,PrevpH;
uint8_t level;
extern bool Sen_read5vflag,Sen_read3vflag;
uint32_t water_fill_count=0,ECA_ON_count,PHD_ON_count,PHUP_ON_count;
uint8_t waterlevel(uint8_t W_lvl1,uint8_t W_lvl2){
 800a7f0:	b580      	push	{r7, lr}
 800a7f2:	b084      	sub	sp, #16
 800a7f4:	af00      	add	r7, sp, #0
 800a7f6:	0002      	movs	r2, r0
 800a7f8:	1dfb      	adds	r3, r7, #7
 800a7fa:	701a      	strb	r2, [r3, #0]
 800a7fc:	1dbb      	adds	r3, r7, #6
 800a7fe:	1c0a      	adds	r2, r1, #0
 800a800:	701a      	strb	r2, [r3, #0]

	static uint8_t W_empty_cycle_active = 0;
	static uint32_t W_empty_start_time = 0;

	uint32_t now = HAL_GetTick();
 800a802:	f000 ffc9 	bl	800b798 <HAL_GetTick>
 800a806:	0003      	movs	r3, r0
 800a808:	60fb      	str	r3, [r7, #12]

	if (W_lvl1 && W_lvl2) {
 800a80a:	1dfb      	adds	r3, r7, #7
 800a80c:	781b      	ldrb	r3, [r3, #0]
 800a80e:	2b00      	cmp	r3, #0
 800a810:	d007      	beq.n	800a822 <waterlevel+0x32>
 800a812:	1dbb      	adds	r3, r7, #6
 800a814:	781b      	ldrb	r3, [r3, #0]
 800a816:	2b00      	cmp	r3, #0
 800a818:	d003      	beq.n	800a822 <waterlevel+0x32>

		level = 2;
 800a81a:	4b25      	ldr	r3, [pc, #148]	@ (800a8b0 <waterlevel+0xc0>)
 800a81c:	2202      	movs	r2, #2
 800a81e:	701a      	strb	r2, [r3, #0]
 800a820:	e01a      	b.n	800a858 <waterlevel+0x68>

	} else if (W_lvl1 && !W_lvl2) {
 800a822:	1dfb      	adds	r3, r7, #7
 800a824:	781b      	ldrb	r3, [r3, #0]
 800a826:	2b00      	cmp	r3, #0
 800a828:	d007      	beq.n	800a83a <waterlevel+0x4a>
 800a82a:	1dbb      	adds	r3, r7, #6
 800a82c:	781b      	ldrb	r3, [r3, #0]
 800a82e:	2b00      	cmp	r3, #0
 800a830:	d103      	bne.n	800a83a <waterlevel+0x4a>
		level = 1;
 800a832:	4b1f      	ldr	r3, [pc, #124]	@ (800a8b0 <waterlevel+0xc0>)
 800a834:	2201      	movs	r2, #1
 800a836:	701a      	strb	r2, [r3, #0]
 800a838:	e00e      	b.n	800a858 <waterlevel+0x68>

	}

	else if ((!W_lvl1) && (!W_lvl2)) {
 800a83a:	1dfb      	adds	r3, r7, #7
 800a83c:	781b      	ldrb	r3, [r3, #0]
 800a83e:	2b00      	cmp	r3, #0
 800a840:	d107      	bne.n	800a852 <waterlevel+0x62>
 800a842:	1dbb      	adds	r3, r7, #6
 800a844:	781b      	ldrb	r3, [r3, #0]
 800a846:	2b00      	cmp	r3, #0
 800a848:	d103      	bne.n	800a852 <waterlevel+0x62>

		level = 0;
 800a84a:	4b19      	ldr	r3, [pc, #100]	@ (800a8b0 <waterlevel+0xc0>)
 800a84c:	2200      	movs	r2, #0
 800a84e:	701a      	strb	r2, [r3, #0]
 800a850:	e002      	b.n	800a858 <waterlevel+0x68>
	}

	else {

		level = 3;
 800a852:	4b17      	ldr	r3, [pc, #92]	@ (800a8b0 <waterlevel+0xc0>)
 800a854:	2203      	movs	r2, #3
 800a856:	701a      	strb	r2, [r3, #0]

	}

	if ((level == 0) && (W_empty_cycle_active == 0)) {
 800a858:	4b15      	ldr	r3, [pc, #84]	@ (800a8b0 <waterlevel+0xc0>)
 800a85a:	781b      	ldrb	r3, [r3, #0]
 800a85c:	2b00      	cmp	r3, #0
 800a85e:	d109      	bne.n	800a874 <waterlevel+0x84>
 800a860:	4b14      	ldr	r3, [pc, #80]	@ (800a8b4 <waterlevel+0xc4>)
 800a862:	781b      	ldrb	r3, [r3, #0]
 800a864:	2b00      	cmp	r3, #0
 800a866:	d105      	bne.n	800a874 <waterlevel+0x84>
		W_empty_cycle_active = 1;
 800a868:	4b12      	ldr	r3, [pc, #72]	@ (800a8b4 <waterlevel+0xc4>)
 800a86a:	2201      	movs	r2, #1
 800a86c:	701a      	strb	r2, [r3, #0]
		W_empty_start_time = now;
 800a86e:	4b12      	ldr	r3, [pc, #72]	@ (800a8b8 <waterlevel+0xc8>)
 800a870:	68fa      	ldr	r2, [r7, #12]
 800a872:	601a      	str	r2, [r3, #0]

	}

	/* After delay, check refill ONCE */
	if (W_empty_cycle_active) {
 800a874:	4b0f      	ldr	r3, [pc, #60]	@ (800a8b4 <waterlevel+0xc4>)
 800a876:	781b      	ldrb	r3, [r3, #0]
 800a878:	2b00      	cmp	r3, #0
 800a87a:	d012      	beq.n	800a8a2 <waterlevel+0xb2>
		if (now - W_empty_start_time >= WATER_REFILL_DELAY_MS)   // 30 minutes
 800a87c:	4b0e      	ldr	r3, [pc, #56]	@ (800a8b8 <waterlevel+0xc8>)
 800a87e:	681b      	ldr	r3, [r3, #0]
 800a880:	68fa      	ldr	r2, [r7, #12]
 800a882:	1ad3      	subs	r3, r2, r3
 800a884:	4a0d      	ldr	r2, [pc, #52]	@ (800a8bc <waterlevel+0xcc>)
 800a886:	4293      	cmp	r3, r2
 800a888:	d90b      	bls.n	800a8a2 <waterlevel+0xb2>
		{
			if (level > 0)   // refilled
 800a88a:	4b09      	ldr	r3, [pc, #36]	@ (800a8b0 <waterlevel+0xc0>)
 800a88c:	781b      	ldrb	r3, [r3, #0]
 800a88e:	2b00      	cmp	r3, #0
 800a890:	d007      	beq.n	800a8a2 <waterlevel+0xb2>
					{
				water_fill_count++;   // <-- increment your counter
 800a892:	4b0b      	ldr	r3, [pc, #44]	@ (800a8c0 <waterlevel+0xd0>)
 800a894:	681b      	ldr	r3, [r3, #0]
 800a896:	1c5a      	adds	r2, r3, #1
 800a898:	4b09      	ldr	r3, [pc, #36]	@ (800a8c0 <waterlevel+0xd0>)
 800a89a:	601a      	str	r2, [r3, #0]
				W_empty_cycle_active = 0;
 800a89c:	4b05      	ldr	r3, [pc, #20]	@ (800a8b4 <waterlevel+0xc4>)
 800a89e:	2200      	movs	r2, #0
 800a8a0:	701a      	strb	r2, [r3, #0]
			}
		}
	}

	return level;
 800a8a2:	4b03      	ldr	r3, [pc, #12]	@ (800a8b0 <waterlevel+0xc0>)
 800a8a4:	781b      	ldrb	r3, [r3, #0]


}
 800a8a6:	0018      	movs	r0, r3
 800a8a8:	46bd      	mov	sp, r7
 800a8aa:	b004      	add	sp, #16
 800a8ac:	bd80      	pop	{r7, pc}
 800a8ae:	46c0      	nop			@ (mov r8, r8)
 800a8b0:	20000e50 	.word	0x20000e50
 800a8b4:	20000e64 	.word	0x20000e64
 800a8b8:	20000e68 	.word	0x20000e68
 800a8bc:	001b773f 	.word	0x001b773f
 800a8c0:	20000e54 	.word	0x20000e54

0800a8c4 <valvecont>:

void valvecont(uint8_t W_lvlstatus){
 800a8c4:	b580      	push	{r7, lr}
 800a8c6:	b082      	sub	sp, #8
 800a8c8:	af00      	add	r7, sp, #0
 800a8ca:	0002      	movs	r2, r0
 800a8cc:	1dfb      	adds	r3, r7, #7
 800a8ce:	701a      	strb	r2, [r3, #0]


	if ((!W_lvlstatus)&&(!valvestatus)){
 800a8d0:	1dfb      	adds	r3, r7, #7
 800a8d2:	781b      	ldrb	r3, [r3, #0]
 800a8d4:	2b00      	cmp	r3, #0
 800a8d6:	d12a      	bne.n	800a92e <valvecont+0x6a>
 800a8d8:	4b31      	ldr	r3, [pc, #196]	@ (800a9a0 <valvecont+0xdc>)
 800a8da:	781b      	ldrb	r3, [r3, #0]
 800a8dc:	2b00      	cmp	r3, #0
 800a8de:	d126      	bne.n	800a92e <valvecont+0x6a>

		Rly_valve_F(1);
 800a8e0:	2001      	movs	r0, #1
 800a8e2:	f7fc ff4d 	bl	8007780 <Rly_valve_F>
		Rly_valve_R(0);
 800a8e6:	2000      	movs	r0, #0
 800a8e8:	f7fc ff5e 	bl	80077a8 <Rly_valve_R>
		HAL_Delay(300);
 800a8ec:	2396      	movs	r3, #150	@ 0x96
 800a8ee:	005b      	lsls	r3, r3, #1
 800a8f0:	0018      	movs	r0, r3
 800a8f2:	f000 ff5b 	bl	800b7ac <HAL_Delay>


		Rly_valve_F(0);
 800a8f6:	2000      	movs	r0, #0
 800a8f8:	f7fc ff42 	bl	8007780 <Rly_valve_F>
		Rly_valve_R(0);
 800a8fc:	2000      	movs	r0, #0
 800a8fe:	f7fc ff53 	bl	80077a8 <Rly_valve_R>

		valvestatus=1;
 800a902:	4b27      	ldr	r3, [pc, #156]	@ (800a9a0 <valvecont+0xdc>)
 800a904:	2201      	movs	r2, #1
 800a906:	701a      	strb	r2, [r3, #0]
		Waterpump_trigger(0);
 800a908:	2000      	movs	r0, #0
 800a90a:	f7fc ffb7 	bl	800787c <Waterpump_trigger>
	   waterpump_status=0;
 800a90e:	4b25      	ldr	r3, [pc, #148]	@ (800a9a4 <valvecont+0xe0>)
 800a910:	2200      	movs	r2, #0
 800a912:	701a      	strb	r2, [r3, #0]
	   Dosestartflag=false;
 800a914:	4b24      	ldr	r3, [pc, #144]	@ (800a9a8 <valvecont+0xe4>)
 800a916:	2200      	movs	r2, #0
 800a918:	701a      	strb	r2, [r3, #0]
		sensor_pwr_5v(0);
 800a91a:	2000      	movs	r0, #0
 800a91c:	f7fc ffc2 	bl	80078a4 <sensor_pwr_5v>
		sensor_pwr_3v(1);
 800a920:	2001      	movs	r0, #1
 800a922:	f7fc ffd3 	bl	80078cc <sensor_pwr_3v>


		Sen_read5vflag=false;
 800a926:	4b21      	ldr	r3, [pc, #132]	@ (800a9ac <valvecont+0xe8>)
 800a928:	2200      	movs	r2, #0
 800a92a:	701a      	strb	r2, [r3, #0]
		Dosestart_cnt1=0;

	}


}
 800a92c:	e033      	b.n	800a996 <valvecont+0xd2>
	else if((W_lvlstatus==2)&&(valvestatus)){
 800a92e:	1dfb      	adds	r3, r7, #7
 800a930:	781b      	ldrb	r3, [r3, #0]
 800a932:	2b02      	cmp	r3, #2
 800a934:	d12f      	bne.n	800a996 <valvecont+0xd2>
 800a936:	4b1a      	ldr	r3, [pc, #104]	@ (800a9a0 <valvecont+0xdc>)
 800a938:	781b      	ldrb	r3, [r3, #0]
 800a93a:	2b00      	cmp	r3, #0
 800a93c:	d02b      	beq.n	800a996 <valvecont+0xd2>
		Rly_valve_R(1);
 800a93e:	2001      	movs	r0, #1
 800a940:	f7fc ff32 	bl	80077a8 <Rly_valve_R>
		Rly_valve_F(0);
 800a944:	2000      	movs	r0, #0
 800a946:	f7fc ff1b 	bl	8007780 <Rly_valve_F>
		HAL_Delay(300);
 800a94a:	2396      	movs	r3, #150	@ 0x96
 800a94c:	005b      	lsls	r3, r3, #1
 800a94e:	0018      	movs	r0, r3
 800a950:	f000 ff2c 	bl	800b7ac <HAL_Delay>
		Rly_valve_R(0);
 800a954:	2000      	movs	r0, #0
 800a956:	f7fc ff27 	bl	80077a8 <Rly_valve_R>
		Rly_valve_F(0);
 800a95a:	2000      	movs	r0, #0
 800a95c:	f7fc ff10 	bl	8007780 <Rly_valve_F>
		PH_EC_cnt=0;
 800a960:	4b13      	ldr	r3, [pc, #76]	@ (800a9b0 <valvecont+0xec>)
 800a962:	2200      	movs	r2, #0
 800a964:	701a      	strb	r2, [r3, #0]
		Sen_read3vflag=true;
 800a966:	4b13      	ldr	r3, [pc, #76]	@ (800a9b4 <valvecont+0xf0>)
 800a968:	2201      	movs	r2, #1
 800a96a:	701a      	strb	r2, [r3, #0]
		valvestatus=0;
 800a96c:	4b0c      	ldr	r3, [pc, #48]	@ (800a9a0 <valvecont+0xdc>)
 800a96e:	2200      	movs	r2, #0
 800a970:	701a      	strb	r2, [r3, #0]
		Ecflag=true;
 800a972:	4b11      	ldr	r3, [pc, #68]	@ (800a9b8 <valvecont+0xf4>)
 800a974:	2201      	movs	r2, #1
 800a976:	701a      	strb	r2, [r3, #0]
		Eccycle_cnt = 0;
 800a978:	4b10      	ldr	r3, [pc, #64]	@ (800a9bc <valvecont+0xf8>)
 800a97a:	2200      	movs	r2, #0
 800a97c:	601a      	str	r2, [r3, #0]
		Dosestartflag=true;
 800a97e:	4b0a      	ldr	r3, [pc, #40]	@ (800a9a8 <valvecont+0xe4>)
 800a980:	2201      	movs	r2, #1
 800a982:	701a      	strb	r2, [r3, #0]
		pH_flag=true;
 800a984:	4b0e      	ldr	r3, [pc, #56]	@ (800a9c0 <valvecont+0xfc>)
 800a986:	2201      	movs	r2, #1
 800a988:	701a      	strb	r2, [r3, #0]
		pHcycle_cnt=0;
 800a98a:	4b0e      	ldr	r3, [pc, #56]	@ (800a9c4 <valvecont+0x100>)
 800a98c:	2200      	movs	r2, #0
 800a98e:	601a      	str	r2, [r3, #0]
		Dosestart_cnt1=0;
 800a990:	4b0d      	ldr	r3, [pc, #52]	@ (800a9c8 <valvecont+0x104>)
 800a992:	2200      	movs	r2, #0
 800a994:	801a      	strh	r2, [r3, #0]
}
 800a996:	46c0      	nop			@ (mov r8, r8)
 800a998:	46bd      	mov	sp, r7
 800a99a:	b002      	add	sp, #8
 800a99c:	bd80      	pop	{r7, pc}
 800a99e:	46c0      	nop			@ (mov r8, r8)
 800a9a0:	20000e38 	.word	0x20000e38
 800a9a4:	20000e3d 	.word	0x20000e3d
 800a9a8:	20000005 	.word	0x20000005
 800a9ac:	20000a00 	.word	0x20000a00
 800a9b0:	200009cd 	.word	0x200009cd
 800a9b4:	20000006 	.word	0x20000006
 800a9b8:	2000000b 	.word	0x2000000b
 800a9bc:	200009ec 	.word	0x200009ec
 800a9c0:	2000000c 	.word	0x2000000c
 800a9c4:	200009f0 	.word	0x200009f0
 800a9c8:	200009da 	.word	0x200009da

0800a9cc <nutrientdosage>:

void nutrientdosage(uint8_t Ec_A, uint8_t Ec_B, uint8_t pH_Down, uint8_t pH_Up) {
 800a9cc:	b5b0      	push	{r4, r5, r7, lr}
 800a9ce:	b082      	sub	sp, #8
 800a9d0:	af00      	add	r7, sp, #0
 800a9d2:	0005      	movs	r5, r0
 800a9d4:	000c      	movs	r4, r1
 800a9d6:	0010      	movs	r0, r2
 800a9d8:	0019      	movs	r1, r3
 800a9da:	1dfb      	adds	r3, r7, #7
 800a9dc:	1c2a      	adds	r2, r5, #0
 800a9de:	701a      	strb	r2, [r3, #0]
 800a9e0:	1dbb      	adds	r3, r7, #6
 800a9e2:	1c22      	adds	r2, r4, #0
 800a9e4:	701a      	strb	r2, [r3, #0]
 800a9e6:	1d7b      	adds	r3, r7, #5
 800a9e8:	1c02      	adds	r2, r0, #0
 800a9ea:	701a      	strb	r2, [r3, #0]
 800a9ec:	1d3b      	adds	r3, r7, #4
 800a9ee:	1c0a      	adds	r2, r1, #0
 800a9f0:	701a      	strb	r2, [r3, #0]
	static uint8_t Dosingstage = 0, pHDowndosestage = 0, pHupdosestage = 0;

	if (Doseinit <= Dosestart_cnt1) {
 800a9f2:	4bc8      	ldr	r3, [pc, #800]	@ (800ad14 <nutrientdosage+0x348>)
 800a9f4:	881a      	ldrh	r2, [r3, #0]
 800a9f6:	4bc8      	ldr	r3, [pc, #800]	@ (800ad18 <nutrientdosage+0x34c>)
 800a9f8:	881b      	ldrh	r3, [r3, #0]
 800a9fa:	b29b      	uxth	r3, r3
 800a9fc:	429a      	cmp	r2, r3
 800a9fe:	d900      	bls.n	800aa02 <nutrientdosage+0x36>
 800aa00:	e27f      	b.n	800af02 <nutrientdosage+0x536>

		Dosestartflag = false; //timer
 800aa02:	4bc6      	ldr	r3, [pc, #792]	@ (800ad1c <nutrientdosage+0x350>)
 800aa04:	2200      	movs	r2, #0
 800aa06:	701a      	strb	r2, [r3, #0]

		if ((Ec > EC_Setpoint) || (Ec_Pump_Error) || (!Ec_A) || (!Ec_B)) { //EC_Setpoint eeprom
 800aa08:	4bc5      	ldr	r3, [pc, #788]	@ (800ad20 <nutrientdosage+0x354>)
 800aa0a:	681a      	ldr	r2, [r3, #0]
 800aa0c:	4bc5      	ldr	r3, [pc, #788]	@ (800ad24 <nutrientdosage+0x358>)
 800aa0e:	681b      	ldr	r3, [r3, #0]
 800aa10:	1c19      	adds	r1, r3, #0
 800aa12:	1c10      	adds	r0, r2, #0
 800aa14:	f7f5 fd6e 	bl	80004f4 <__aeabi_fcmpgt>
 800aa18:	1e03      	subs	r3, r0, #0
 800aa1a:	d10b      	bne.n	800aa34 <nutrientdosage+0x68>
 800aa1c:	4bc2      	ldr	r3, [pc, #776]	@ (800ad28 <nutrientdosage+0x35c>)
 800aa1e:	781b      	ldrb	r3, [r3, #0]
 800aa20:	2b00      	cmp	r3, #0
 800aa22:	d107      	bne.n	800aa34 <nutrientdosage+0x68>
 800aa24:	1dfb      	adds	r3, r7, #7
 800aa26:	781b      	ldrb	r3, [r3, #0]
 800aa28:	2b00      	cmp	r3, #0
 800aa2a:	d003      	beq.n	800aa34 <nutrientdosage+0x68>
 800aa2c:	1dbb      	adds	r3, r7, #6
 800aa2e:	781b      	ldrb	r3, [r3, #0]
 800aa30:	2b00      	cmp	r3, #0
 800aa32:	d103      	bne.n	800aa3c <nutrientdosage+0x70>

			isEcDosing = false;
 800aa34:	4bbd      	ldr	r3, [pc, #756]	@ (800ad2c <nutrientdosage+0x360>)
 800aa36:	2200      	movs	r2, #0
 800aa38:	701a      	strb	r2, [r3, #0]
 800aa3a:	e002      	b.n	800aa42 <nutrientdosage+0x76>

		} else {

			isEcDosing = true;
 800aa3c:	4bbb      	ldr	r3, [pc, #748]	@ (800ad2c <nutrientdosage+0x360>)
 800aa3e:	2201      	movs	r2, #1
 800aa40:	701a      	strb	r2, [r3, #0]

		}
		if (Ecflag) {
 800aa42:	4bbb      	ldr	r3, [pc, #748]	@ (800ad30 <nutrientdosage+0x364>)
 800aa44:	781b      	ldrb	r3, [r3, #0]
 800aa46:	2b00      	cmp	r3, #0
 800aa48:	d100      	bne.n	800aa4c <nutrientdosage+0x80>
 800aa4a:	e08e      	b.n	800ab6a <nutrientdosage+0x19e>
			if ((Ec_A && Ec_B && !valvestatus && W_lvlstatus && isEcDosing
 800aa4c:	1dfb      	adds	r3, r7, #7
 800aa4e:	781b      	ldrb	r3, [r3, #0]
 800aa50:	2b00      	cmp	r3, #0
 800aa52:	d100      	bne.n	800aa56 <nutrientdosage+0x8a>
 800aa54:	e07d      	b.n	800ab52 <nutrientdosage+0x186>
 800aa56:	1dbb      	adds	r3, r7, #6
 800aa58:	781b      	ldrb	r3, [r3, #0]
 800aa5a:	2b00      	cmp	r3, #0
 800aa5c:	d100      	bne.n	800aa60 <nutrientdosage+0x94>
 800aa5e:	e078      	b.n	800ab52 <nutrientdosage+0x186>
 800aa60:	4bb4      	ldr	r3, [pc, #720]	@ (800ad34 <nutrientdosage+0x368>)
 800aa62:	781b      	ldrb	r3, [r3, #0]
 800aa64:	2b00      	cmp	r3, #0
 800aa66:	d000      	beq.n	800aa6a <nutrientdosage+0x9e>
 800aa68:	e073      	b.n	800ab52 <nutrientdosage+0x186>
 800aa6a:	4bb3      	ldr	r3, [pc, #716]	@ (800ad38 <nutrientdosage+0x36c>)
 800aa6c:	781b      	ldrb	r3, [r3, #0]
 800aa6e:	2b00      	cmp	r3, #0
 800aa70:	d100      	bne.n	800aa74 <nutrientdosage+0xa8>
 800aa72:	e06e      	b.n	800ab52 <nutrientdosage+0x186>
 800aa74:	4bad      	ldr	r3, [pc, #692]	@ (800ad2c <nutrientdosage+0x360>)
 800aa76:	781b      	ldrb	r3, [r3, #0]
 800aa78:	2b00      	cmp	r3, #0
 800aa7a:	d06a      	beq.n	800ab52 <nutrientdosage+0x186>
					&& !EC_Error) && (Ec < EC_Setpoint)) {
 800aa7c:	4baf      	ldr	r3, [pc, #700]	@ (800ad3c <nutrientdosage+0x370>)
 800aa7e:	781b      	ldrb	r3, [r3, #0]
 800aa80:	2b00      	cmp	r3, #0
 800aa82:	d166      	bne.n	800ab52 <nutrientdosage+0x186>
 800aa84:	4ba6      	ldr	r3, [pc, #664]	@ (800ad20 <nutrientdosage+0x354>)
 800aa86:	681a      	ldr	r2, [r3, #0]
 800aa88:	4ba6      	ldr	r3, [pc, #664]	@ (800ad24 <nutrientdosage+0x358>)
 800aa8a:	681b      	ldr	r3, [r3, #0]
 800aa8c:	1c19      	adds	r1, r3, #0
 800aa8e:	1c10      	adds	r0, r2, #0
 800aa90:	f7f5 fd1c 	bl	80004cc <__aeabi_fcmplt>
 800aa94:	1e03      	subs	r3, r0, #0
 800aa96:	d05c      	beq.n	800ab52 <nutrientdosage+0x186>

				switch (Dosingstage) {
 800aa98:	4ba9      	ldr	r3, [pc, #676]	@ (800ad40 <nutrientdosage+0x374>)
 800aa9a:	781b      	ldrb	r3, [r3, #0]
 800aa9c:	2b00      	cmp	r3, #0
 800aa9e:	d002      	beq.n	800aaa6 <nutrientdosage+0xda>
 800aaa0:	2b01      	cmp	r3, #1
 800aaa2:	d029      	beq.n	800aaf8 <nutrientdosage+0x12c>
 800aaa4:	e061      	b.n	800ab6a <nutrientdosage+0x19e>
				case 0:

					Prevec = Ec;
 800aaa6:	4b9e      	ldr	r3, [pc, #632]	@ (800ad20 <nutrientdosage+0x354>)
 800aaa8:	681a      	ldr	r2, [r3, #0]
 800aaaa:	4ba6      	ldr	r3, [pc, #664]	@ (800ad44 <nutrientdosage+0x378>)
 800aaac:	601a      	str	r2, [r3, #0]
					if (!pump_auto_Man) {
 800aaae:	4ba6      	ldr	r3, [pc, #664]	@ (800ad48 <nutrientdosage+0x37c>)
 800aab0:	681b      	ldr	r3, [r3, #0]
 800aab2:	2b00      	cmp	r3, #0
 800aab4:	d105      	bne.n	800aac2 <nutrientdosage+0xf6>
						Waterpump_trigger(0);
 800aab6:	2000      	movs	r0, #0
 800aab8:	f7fc fee0 	bl	800787c <Waterpump_trigger>
						waterpump_status = 0;
 800aabc:	4ba3      	ldr	r3, [pc, #652]	@ (800ad4c <nutrientdosage+0x380>)
 800aabe:	2200      	movs	r2, #0
 800aac0:	701a      	strb	r2, [r3, #0]
					}
					EcA_Pump_trigger(1);
 800aac2:	2001      	movs	r0, #1
 800aac4:	f7fc fe84 	bl	80077d0 <EcA_Pump_trigger>
					EcB_Pump_trigger(1);
 800aac8:	2001      	movs	r0, #1
 800aaca:	f7fc fe97 	bl	80077fc <EcB_Pump_trigger>
					ECA_ON_count++;
 800aace:	4ba0      	ldr	r3, [pc, #640]	@ (800ad50 <nutrientdosage+0x384>)
 800aad0:	681b      	ldr	r3, [r3, #0]
 800aad2:	1c5a      	adds	r2, r3, #1
 800aad4:	4b9e      	ldr	r3, [pc, #632]	@ (800ad50 <nutrientdosage+0x384>)
 800aad6:	601a      	str	r2, [r3, #0]
					EcA_status = 1;
 800aad8:	4b9e      	ldr	r3, [pc, #632]	@ (800ad54 <nutrientdosage+0x388>)
 800aada:	2201      	movs	r2, #1
 800aadc:	701a      	strb	r2, [r3, #0]
					EcB_status = 1;
 800aade:	4b9e      	ldr	r3, [pc, #632]	@ (800ad58 <nutrientdosage+0x38c>)
 800aae0:	2201      	movs	r2, #1
 800aae2:	701a      	strb	r2, [r3, #0]
					Dosingstage = 1;
 800aae4:	4b96      	ldr	r3, [pc, #600]	@ (800ad40 <nutrientdosage+0x374>)
 800aae6:	2201      	movs	r2, #1
 800aae8:	701a      	strb	r2, [r3, #0]
					ECDose_Activeflag = true;   // for sec cnt flag in timer
 800aaea:	4b9c      	ldr	r3, [pc, #624]	@ (800ad5c <nutrientdosage+0x390>)
 800aaec:	2201      	movs	r2, #1
 800aaee:	701a      	strb	r2, [r3, #0]
					Ec_PumpON_cnt = 0;
 800aaf0:	4b9b      	ldr	r3, [pc, #620]	@ (800ad60 <nutrientdosage+0x394>)
 800aaf2:	2200      	movs	r2, #0
 800aaf4:	801a      	strh	r2, [r3, #0]
					break;
 800aaf6:	e02b      	b.n	800ab50 <nutrientdosage+0x184>

				case 1:
					if ((Ec_PumpON_cnt >= (Ecdose_sec * 2))
 800aaf8:	4b99      	ldr	r3, [pc, #612]	@ (800ad60 <nutrientdosage+0x394>)
 800aafa:	881b      	ldrh	r3, [r3, #0]
 800aafc:	b29b      	uxth	r3, r3
 800aafe:	001a      	movs	r2, r3
 800ab00:	4b98      	ldr	r3, [pc, #608]	@ (800ad64 <nutrientdosage+0x398>)
 800ab02:	681b      	ldr	r3, [r3, #0]
 800ab04:	005b      	lsls	r3, r3, #1
 800ab06:	429a      	cmp	r2, r3
 800ab08:	d321      	bcc.n	800ab4e <nutrientdosage+0x182>
							&& (ECDose_Activeflag)) { //40 sec eeprom
 800ab0a:	4b94      	ldr	r3, [pc, #592]	@ (800ad5c <nutrientdosage+0x390>)
 800ab0c:	781b      	ldrb	r3, [r3, #0]
 800ab0e:	2b00      	cmp	r3, #0
 800ab10:	d01d      	beq.n	800ab4e <nutrientdosage+0x182>
						Dosingstage = 0;
 800ab12:	4b8b      	ldr	r3, [pc, #556]	@ (800ad40 <nutrientdosage+0x374>)
 800ab14:	2200      	movs	r2, #0
 800ab16:	701a      	strb	r2, [r3, #0]
						EcA_Pump_trigger(0);
 800ab18:	2000      	movs	r0, #0
 800ab1a:	f7fc fe59 	bl	80077d0 <EcA_Pump_trigger>
						EcB_Pump_trigger(0);
 800ab1e:	2000      	movs	r0, #0
 800ab20:	f7fc fe6c 	bl	80077fc <EcB_Pump_trigger>
//					EcA_status = 0;
//					EcB_status = 0;
						Ec_PumpON_cnt = 0;
 800ab24:	4b8e      	ldr	r3, [pc, #568]	@ (800ad60 <nutrientdosage+0x394>)
 800ab26:	2200      	movs	r2, #0
 800ab28:	801a      	strh	r2, [r3, #0]
						ECDose_Activeflag = false;
 800ab2a:	4b8c      	ldr	r3, [pc, #560]	@ (800ad5c <nutrientdosage+0x390>)
 800ab2c:	2200      	movs	r2, #0
 800ab2e:	701a      	strb	r2, [r3, #0]
						ECmixflag = true;
 800ab30:	4b8d      	ldr	r3, [pc, #564]	@ (800ad68 <nutrientdosage+0x39c>)
 800ab32:	2201      	movs	r2, #1
 800ab34:	701a      	strb	r2, [r3, #0]
						Ecmixcnt = 0;
 800ab36:	4b8d      	ldr	r3, [pc, #564]	@ (800ad6c <nutrientdosage+0x3a0>)
 800ab38:	2200      	movs	r2, #0
 800ab3a:	801a      	strh	r2, [r3, #0]
						ECcycle_Tflag = true;         //cycle timer enable flag
 800ab3c:	4b8c      	ldr	r3, [pc, #560]	@ (800ad70 <nutrientdosage+0x3a4>)
 800ab3e:	2201      	movs	r2, #1
 800ab40:	701a      	strb	r2, [r3, #0]
						Ecflag = false;
 800ab42:	4b7b      	ldr	r3, [pc, #492]	@ (800ad30 <nutrientdosage+0x364>)
 800ab44:	2200      	movs	r2, #0
 800ab46:	701a      	strb	r2, [r3, #0]
						Eccycle_cnt = 0;
 800ab48:	4b8a      	ldr	r3, [pc, #552]	@ (800ad74 <nutrientdosage+0x3a8>)
 800ab4a:	2200      	movs	r2, #0
 800ab4c:	601a      	str	r2, [r3, #0]

					}
					break;
 800ab4e:	46c0      	nop			@ (mov r8, r8)
				switch (Dosingstage) {
 800ab50:	e00b      	b.n	800ab6a <nutrientdosage+0x19e>
				}

			}

			else {
				EcA_Pump_trigger(0);
 800ab52:	2000      	movs	r0, #0
 800ab54:	f7fc fe3c 	bl	80077d0 <EcA_Pump_trigger>
				EcB_Pump_trigger(0);
 800ab58:	2000      	movs	r0, #0
 800ab5a:	f7fc fe4f 	bl	80077fc <EcB_Pump_trigger>
//			    EcA_status = 0;
//			    EcB_status = 0;
				Dosingstage = 0;
 800ab5e:	4b78      	ldr	r3, [pc, #480]	@ (800ad40 <nutrientdosage+0x374>)
 800ab60:	2200      	movs	r2, #0
 800ab62:	701a      	strb	r2, [r3, #0]
				ECDose_Activeflag = false;
 800ab64:	4b7d      	ldr	r3, [pc, #500]	@ (800ad5c <nutrientdosage+0x390>)
 800ab66:	2200      	movs	r2, #0
 800ab68:	701a      	strb	r2, [r3, #0]

			}
		}

		if ((ECcycle_Tflag) && (Eccycle_cnt >= (Ecdose_cycle * 120))) { //eeoprom
 800ab6a:	4b81      	ldr	r3, [pc, #516]	@ (800ad70 <nutrientdosage+0x3a4>)
 800ab6c:	781b      	ldrb	r3, [r3, #0]
 800ab6e:	2b00      	cmp	r3, #0
 800ab70:	d013      	beq.n	800ab9a <nutrientdosage+0x1ce>
 800ab72:	4b81      	ldr	r3, [pc, #516]	@ (800ad78 <nutrientdosage+0x3ac>)
 800ab74:	681a      	ldr	r2, [r3, #0]
 800ab76:	0013      	movs	r3, r2
 800ab78:	011b      	lsls	r3, r3, #4
 800ab7a:	1a9b      	subs	r3, r3, r2
 800ab7c:	00db      	lsls	r3, r3, #3
 800ab7e:	001a      	movs	r2, r3
 800ab80:	4b7c      	ldr	r3, [pc, #496]	@ (800ad74 <nutrientdosage+0x3a8>)
 800ab82:	681b      	ldr	r3, [r3, #0]
 800ab84:	429a      	cmp	r2, r3
 800ab86:	d808      	bhi.n	800ab9a <nutrientdosage+0x1ce>

			Ecflag = true;
 800ab88:	4b69      	ldr	r3, [pc, #420]	@ (800ad30 <nutrientdosage+0x364>)
 800ab8a:	2201      	movs	r2, #1
 800ab8c:	701a      	strb	r2, [r3, #0]
			Eccycle_cnt = 0;
 800ab8e:	4b79      	ldr	r3, [pc, #484]	@ (800ad74 <nutrientdosage+0x3a8>)
 800ab90:	2200      	movs	r2, #0
 800ab92:	601a      	str	r2, [r3, #0]
			ECcycle_Tflag = false;
 800ab94:	4b76      	ldr	r3, [pc, #472]	@ (800ad70 <nutrientdosage+0x3a4>)
 800ab96:	2200      	movs	r2, #0
 800ab98:	701a      	strb	r2, [r3, #0]

		}

		if (pH_flag) {
 800ab9a:	4b78      	ldr	r3, [pc, #480]	@ (800ad7c <nutrientdosage+0x3b0>)
 800ab9c:	781b      	ldrb	r3, [r3, #0]
 800ab9e:	2b00      	cmp	r3, #0
 800aba0:	d100      	bne.n	800aba4 <nutrientdosage+0x1d8>
 800aba2:	e083      	b.n	800acac <nutrientdosage+0x2e0>

			if ((pH > pH_max) && pH_Down && !isEcDosing && W_lvlstatus
 800aba4:	4b76      	ldr	r3, [pc, #472]	@ (800ad80 <nutrientdosage+0x3b4>)
 800aba6:	681a      	ldr	r2, [r3, #0]
 800aba8:	4b76      	ldr	r3, [pc, #472]	@ (800ad84 <nutrientdosage+0x3b8>)
 800abaa:	681b      	ldr	r3, [r3, #0]
 800abac:	1c19      	adds	r1, r3, #0
 800abae:	1c10      	adds	r0, r2, #0
 800abb0:	f7f5 fca0 	bl	80004f4 <__aeabi_fcmpgt>
 800abb4:	1e03      	subs	r3, r0, #0
 800abb6:	d100      	bne.n	800abba <nutrientdosage+0x1ee>
 800abb8:	e06f      	b.n	800ac9a <nutrientdosage+0x2ce>
 800abba:	1d7b      	adds	r3, r7, #5
 800abbc:	781b      	ldrb	r3, [r3, #0]
 800abbe:	2b00      	cmp	r3, #0
 800abc0:	d100      	bne.n	800abc4 <nutrientdosage+0x1f8>
 800abc2:	e06a      	b.n	800ac9a <nutrientdosage+0x2ce>
 800abc4:	4b59      	ldr	r3, [pc, #356]	@ (800ad2c <nutrientdosage+0x360>)
 800abc6:	781b      	ldrb	r3, [r3, #0]
 800abc8:	2201      	movs	r2, #1
 800abca:	4053      	eors	r3, r2
 800abcc:	b2db      	uxtb	r3, r3
 800abce:	2b00      	cmp	r3, #0
 800abd0:	d063      	beq.n	800ac9a <nutrientdosage+0x2ce>
 800abd2:	4b59      	ldr	r3, [pc, #356]	@ (800ad38 <nutrientdosage+0x36c>)
 800abd4:	781b      	ldrb	r3, [r3, #0]
 800abd6:	2b00      	cmp	r3, #0
 800abd8:	d05f      	beq.n	800ac9a <nutrientdosage+0x2ce>
					&& !valvestatus && pH_flag && !pH_Error) {
 800abda:	4b56      	ldr	r3, [pc, #344]	@ (800ad34 <nutrientdosage+0x368>)
 800abdc:	781b      	ldrb	r3, [r3, #0]
 800abde:	2b00      	cmp	r3, #0
 800abe0:	d15b      	bne.n	800ac9a <nutrientdosage+0x2ce>
 800abe2:	4b66      	ldr	r3, [pc, #408]	@ (800ad7c <nutrientdosage+0x3b0>)
 800abe4:	781b      	ldrb	r3, [r3, #0]
 800abe6:	2b00      	cmp	r3, #0
 800abe8:	d057      	beq.n	800ac9a <nutrientdosage+0x2ce>
 800abea:	4b67      	ldr	r3, [pc, #412]	@ (800ad88 <nutrientdosage+0x3bc>)
 800abec:	781b      	ldrb	r3, [r3, #0]
 800abee:	2b00      	cmp	r3, #0
 800abf0:	d153      	bne.n	800ac9a <nutrientdosage+0x2ce>

				switch (pHDowndosestage) {
 800abf2:	4b66      	ldr	r3, [pc, #408]	@ (800ad8c <nutrientdosage+0x3c0>)
 800abf4:	781b      	ldrb	r3, [r3, #0]
 800abf6:	2b00      	cmp	r3, #0
 800abf8:	d002      	beq.n	800ac00 <nutrientdosage+0x234>
 800abfa:	2b01      	cmp	r3, #1
 800abfc:	d023      	beq.n	800ac46 <nutrientdosage+0x27a>
 800abfe:	e055      	b.n	800acac <nutrientdosage+0x2e0>
				case 0:
					PrevpH = pH;
 800ac00:	4b5f      	ldr	r3, [pc, #380]	@ (800ad80 <nutrientdosage+0x3b4>)
 800ac02:	681a      	ldr	r2, [r3, #0]
 800ac04:	4b62      	ldr	r3, [pc, #392]	@ (800ad90 <nutrientdosage+0x3c4>)
 800ac06:	601a      	str	r2, [r3, #0]
					if (!pump_auto_Man) {
 800ac08:	4b4f      	ldr	r3, [pc, #316]	@ (800ad48 <nutrientdosage+0x37c>)
 800ac0a:	681b      	ldr	r3, [r3, #0]
 800ac0c:	2b00      	cmp	r3, #0
 800ac0e:	d105      	bne.n	800ac1c <nutrientdosage+0x250>
						Waterpump_trigger(0);
 800ac10:	2000      	movs	r0, #0
 800ac12:	f7fc fe33 	bl	800787c <Waterpump_trigger>
						waterpump_status = 0;
 800ac16:	4b4d      	ldr	r3, [pc, #308]	@ (800ad4c <nutrientdosage+0x380>)
 800ac18:	2200      	movs	r2, #0
 800ac1a:	701a      	strb	r2, [r3, #0]
					}
					pHDown_Pump_trigger(1);
 800ac1c:	2001      	movs	r0, #1
 800ac1e:	f7fc fe03 	bl	8007828 <pHDown_Pump_trigger>

					pHDown_status = 1;
 800ac22:	4b5c      	ldr	r3, [pc, #368]	@ (800ad94 <nutrientdosage+0x3c8>)
 800ac24:	2201      	movs	r2, #1
 800ac26:	701a      	strb	r2, [r3, #0]
					PHD_ON_count++;
 800ac28:	4b5b      	ldr	r3, [pc, #364]	@ (800ad98 <nutrientdosage+0x3cc>)
 800ac2a:	681b      	ldr	r3, [r3, #0]
 800ac2c:	1c5a      	adds	r2, r3, #1
 800ac2e:	4b5a      	ldr	r3, [pc, #360]	@ (800ad98 <nutrientdosage+0x3cc>)
 800ac30:	601a      	str	r2, [r3, #0]
					pH_pump_Activeflag = true;
 800ac32:	4b5a      	ldr	r3, [pc, #360]	@ (800ad9c <nutrientdosage+0x3d0>)
 800ac34:	2201      	movs	r2, #1
 800ac36:	701a      	strb	r2, [r3, #0]
					pHDowndosestage = 1;
 800ac38:	4b54      	ldr	r3, [pc, #336]	@ (800ad8c <nutrientdosage+0x3c0>)
 800ac3a:	2201      	movs	r2, #1
 800ac3c:	701a      	strb	r2, [r3, #0]
					pH_pumpON_cnt = 0;
 800ac3e:	4b58      	ldr	r3, [pc, #352]	@ (800ada0 <nutrientdosage+0x3d4>)
 800ac40:	2200      	movs	r2, #0
 800ac42:	801a      	strh	r2, [r3, #0]
					break;
 800ac44:	e028      	b.n	800ac98 <nutrientdosage+0x2cc>

				case 1:

					if ((pH_pumpON_cnt >= (pHdose_sec * 2))
 800ac46:	4b56      	ldr	r3, [pc, #344]	@ (800ada0 <nutrientdosage+0x3d4>)
 800ac48:	881b      	ldrh	r3, [r3, #0]
 800ac4a:	b29b      	uxth	r3, r3
 800ac4c:	001a      	movs	r2, r3
 800ac4e:	4b55      	ldr	r3, [pc, #340]	@ (800ada4 <nutrientdosage+0x3d8>)
 800ac50:	681b      	ldr	r3, [r3, #0]
 800ac52:	005b      	lsls	r3, r3, #1
 800ac54:	429a      	cmp	r2, r3
 800ac56:	d31e      	bcc.n	800ac96 <nutrientdosage+0x2ca>
							&& (pH_pump_Activeflag)) {
 800ac58:	4b50      	ldr	r3, [pc, #320]	@ (800ad9c <nutrientdosage+0x3d0>)
 800ac5a:	781b      	ldrb	r3, [r3, #0]
 800ac5c:	2b00      	cmp	r3, #0
 800ac5e:	d01a      	beq.n	800ac96 <nutrientdosage+0x2ca>
						pHDowndosestage = 0;
 800ac60:	4b4a      	ldr	r3, [pc, #296]	@ (800ad8c <nutrientdosage+0x3c0>)
 800ac62:	2200      	movs	r2, #0
 800ac64:	701a      	strb	r2, [r3, #0]
						pH_pumpON_cnt = 0;
 800ac66:	4b4e      	ldr	r3, [pc, #312]	@ (800ada0 <nutrientdosage+0x3d4>)
 800ac68:	2200      	movs	r2, #0
 800ac6a:	801a      	strh	r2, [r3, #0]
						pHcycle_Tflag = true;
 800ac6c:	4b4e      	ldr	r3, [pc, #312]	@ (800ada8 <nutrientdosage+0x3dc>)
 800ac6e:	2201      	movs	r2, #1
 800ac70:	701a      	strb	r2, [r3, #0]
						pHcycle_cnt = 0;
 800ac72:	4b4e      	ldr	r3, [pc, #312]	@ (800adac <nutrientdosage+0x3e0>)
 800ac74:	2200      	movs	r2, #0
 800ac76:	601a      	str	r2, [r3, #0]
						pHDown_Pump_trigger(0);
 800ac78:	2000      	movs	r0, #0
 800ac7a:	f7fc fdd5 	bl	8007828 <pHDown_Pump_trigger>

						//pHDown_status = 0;
						pH_flag = false;
 800ac7e:	4b3f      	ldr	r3, [pc, #252]	@ (800ad7c <nutrientdosage+0x3b0>)
 800ac80:	2200      	movs	r2, #0
 800ac82:	701a      	strb	r2, [r3, #0]
						pH_pump_Activeflag = false;
 800ac84:	4b45      	ldr	r3, [pc, #276]	@ (800ad9c <nutrientdosage+0x3d0>)
 800ac86:	2200      	movs	r2, #0
 800ac88:	701a      	strb	r2, [r3, #0]
						pHdmixflag = true;
 800ac8a:	4b49      	ldr	r3, [pc, #292]	@ (800adb0 <nutrientdosage+0x3e4>)
 800ac8c:	2201      	movs	r2, #1
 800ac8e:	701a      	strb	r2, [r3, #0]
						pHdmixcnt = 0;
 800ac90:	4b48      	ldr	r3, [pc, #288]	@ (800adb4 <nutrientdosage+0x3e8>)
 800ac92:	2200      	movs	r2, #0
 800ac94:	801a      	strh	r2, [r3, #0]
					}

					break;
 800ac96:	46c0      	nop			@ (mov r8, r8)
				switch (pHDowndosestage) {
 800ac98:	e008      	b.n	800acac <nutrientdosage+0x2e0>

				}

			} else {
				pHDowndosestage = 0;
 800ac9a:	4b3c      	ldr	r3, [pc, #240]	@ (800ad8c <nutrientdosage+0x3c0>)
 800ac9c:	2200      	movs	r2, #0
 800ac9e:	701a      	strb	r2, [r3, #0]
				pH_pump_Activeflag = false;
 800aca0:	4b3e      	ldr	r3, [pc, #248]	@ (800ad9c <nutrientdosage+0x3d0>)
 800aca2:	2200      	movs	r2, #0
 800aca4:	701a      	strb	r2, [r3, #0]
				pHDown_Pump_trigger(0);
 800aca6:	2000      	movs	r0, #0
 800aca8:	f7fc fdbe 	bl	8007828 <pHDown_Pump_trigger>

			}

		}

		if (pH_flag) {
 800acac:	4b33      	ldr	r3, [pc, #204]	@ (800ad7c <nutrientdosage+0x3b0>)
 800acae:	781b      	ldrb	r3, [r3, #0]
 800acb0:	2b00      	cmp	r3, #0
 800acb2:	d100      	bne.n	800acb6 <nutrientdosage+0x2ea>
 800acb4:	e0da      	b.n	800ae6c <nutrientdosage+0x4a0>

			if ((pH < pH_min) && pH_Up && !isEcDosing && W_lvlstatus
 800acb6:	4b32      	ldr	r3, [pc, #200]	@ (800ad80 <nutrientdosage+0x3b4>)
 800acb8:	681a      	ldr	r2, [r3, #0]
 800acba:	4b3f      	ldr	r3, [pc, #252]	@ (800adb8 <nutrientdosage+0x3ec>)
 800acbc:	681b      	ldr	r3, [r3, #0]
 800acbe:	1c19      	adds	r1, r3, #0
 800acc0:	1c10      	adds	r0, r2, #0
 800acc2:	f7f5 fc03 	bl	80004cc <__aeabi_fcmplt>
 800acc6:	1e03      	subs	r3, r0, #0
 800acc8:	d100      	bne.n	800accc <nutrientdosage+0x300>
 800acca:	e0c6      	b.n	800ae5a <nutrientdosage+0x48e>
 800accc:	1d3b      	adds	r3, r7, #4
 800acce:	781b      	ldrb	r3, [r3, #0]
 800acd0:	2b00      	cmp	r3, #0
 800acd2:	d100      	bne.n	800acd6 <nutrientdosage+0x30a>
 800acd4:	e0c1      	b.n	800ae5a <nutrientdosage+0x48e>
 800acd6:	4b15      	ldr	r3, [pc, #84]	@ (800ad2c <nutrientdosage+0x360>)
 800acd8:	781b      	ldrb	r3, [r3, #0]
 800acda:	2201      	movs	r2, #1
 800acdc:	4053      	eors	r3, r2
 800acde:	b2db      	uxtb	r3, r3
 800ace0:	2b00      	cmp	r3, #0
 800ace2:	d100      	bne.n	800ace6 <nutrientdosage+0x31a>
 800ace4:	e0b9      	b.n	800ae5a <nutrientdosage+0x48e>
 800ace6:	4b14      	ldr	r3, [pc, #80]	@ (800ad38 <nutrientdosage+0x36c>)
 800ace8:	781b      	ldrb	r3, [r3, #0]
 800acea:	2b00      	cmp	r3, #0
 800acec:	d100      	bne.n	800acf0 <nutrientdosage+0x324>
 800acee:	e0b4      	b.n	800ae5a <nutrientdosage+0x48e>
					&& !valvestatus && !pH_Error) {
 800acf0:	4b10      	ldr	r3, [pc, #64]	@ (800ad34 <nutrientdosage+0x368>)
 800acf2:	781b      	ldrb	r3, [r3, #0]
 800acf4:	2b00      	cmp	r3, #0
 800acf6:	d000      	beq.n	800acfa <nutrientdosage+0x32e>
 800acf8:	e0af      	b.n	800ae5a <nutrientdosage+0x48e>
 800acfa:	4b23      	ldr	r3, [pc, #140]	@ (800ad88 <nutrientdosage+0x3bc>)
 800acfc:	781b      	ldrb	r3, [r3, #0]
 800acfe:	2b00      	cmp	r3, #0
 800ad00:	d000      	beq.n	800ad04 <nutrientdosage+0x338>
 800ad02:	e0aa      	b.n	800ae5a <nutrientdosage+0x48e>

				switch (pHupdosestage) {
 800ad04:	4b2d      	ldr	r3, [pc, #180]	@ (800adbc <nutrientdosage+0x3f0>)
 800ad06:	781b      	ldrb	r3, [r3, #0]
 800ad08:	2b00      	cmp	r3, #0
 800ad0a:	d059      	beq.n	800adc0 <nutrientdosage+0x3f4>
 800ad0c:	2b01      	cmp	r3, #1
 800ad0e:	d100      	bne.n	800ad12 <nutrientdosage+0x346>
 800ad10:	e079      	b.n	800ae06 <nutrientdosage+0x43a>
 800ad12:	e0ab      	b.n	800ae6c <nutrientdosage+0x4a0>
 800ad14:	20000008 	.word	0x20000008
 800ad18:	200009da 	.word	0x200009da
 800ad1c:	20000005 	.word	0x20000005
 800ad20:	200008a0 	.word	0x200008a0
 800ad24:	20000700 	.word	0x20000700
 800ad28:	20000e35 	.word	0x20000e35
 800ad2c:	2000000a 	.word	0x2000000a
 800ad30:	2000000b 	.word	0x2000000b
 800ad34:	20000e38 	.word	0x20000e38
 800ad38:	200009d5 	.word	0x200009d5
 800ad3c:	200002ec 	.word	0x200002ec
 800ad40:	20000e6c 	.word	0x20000e6c
 800ad44:	20000e48 	.word	0x20000e48
 800ad48:	20000694 	.word	0x20000694
 800ad4c:	20000e3d 	.word	0x20000e3d
 800ad50:	20000e58 	.word	0x20000e58
 800ad54:	20000e39 	.word	0x20000e39
 800ad58:	20000e3a 	.word	0x20000e3a
 800ad5c:	20000e2d 	.word	0x20000e2d
 800ad60:	200009dc 	.word	0x200009dc
 800ad64:	20000648 	.word	0x20000648
 800ad68:	20000e31 	.word	0x20000e31
 800ad6c:	200009e0 	.word	0x200009e0
 800ad70:	20000e2e 	.word	0x20000e2e
 800ad74:	200009ec 	.word	0x200009ec
 800ad78:	2000064c 	.word	0x2000064c
 800ad7c:	2000000c 	.word	0x2000000c
 800ad80:	2000089c 	.word	0x2000089c
 800ad84:	20000708 	.word	0x20000708
 800ad88:	20000771 	.word	0x20000771
 800ad8c:	20000e6d 	.word	0x20000e6d
 800ad90:	20000e4c 	.word	0x20000e4c
 800ad94:	20000e3b 	.word	0x20000e3b
 800ad98:	20000e5c 	.word	0x20000e5c
 800ad9c:	20000e2f 	.word	0x20000e2f
 800ada0:	200009de 	.word	0x200009de
 800ada4:	20000650 	.word	0x20000650
 800ada8:	20000e30 	.word	0x20000e30
 800adac:	200009f0 	.word	0x200009f0
 800adb0:	20000e32 	.word	0x20000e32
 800adb4:	200009e2 	.word	0x200009e2
 800adb8:	20000704 	.word	0x20000704
 800adbc:	20000e6e 	.word	0x20000e6e
				case 0:
					PrevpH = pH;
 800adc0:	4b52      	ldr	r3, [pc, #328]	@ (800af0c <nutrientdosage+0x540>)
 800adc2:	681a      	ldr	r2, [r3, #0]
 800adc4:	4b52      	ldr	r3, [pc, #328]	@ (800af10 <nutrientdosage+0x544>)
 800adc6:	601a      	str	r2, [r3, #0]
					if (!pump_auto_Man) {
 800adc8:	4b52      	ldr	r3, [pc, #328]	@ (800af14 <nutrientdosage+0x548>)
 800adca:	681b      	ldr	r3, [r3, #0]
 800adcc:	2b00      	cmp	r3, #0
 800adce:	d105      	bne.n	800addc <nutrientdosage+0x410>
						Waterpump_trigger(0);
 800add0:	2000      	movs	r0, #0
 800add2:	f7fc fd53 	bl	800787c <Waterpump_trigger>
						waterpump_status = 0;
 800add6:	4b50      	ldr	r3, [pc, #320]	@ (800af18 <nutrientdosage+0x54c>)
 800add8:	2200      	movs	r2, #0
 800adda:	701a      	strb	r2, [r3, #0]
					}
					pHup_Pump_trigger(1);
 800addc:	2001      	movs	r0, #1
 800adde:	f7fc fd39 	bl	8007854 <pHup_Pump_trigger>
					pHUp_status = 1;
 800ade2:	4b4e      	ldr	r3, [pc, #312]	@ (800af1c <nutrientdosage+0x550>)
 800ade4:	2201      	movs	r2, #1
 800ade6:	701a      	strb	r2, [r3, #0]
					PHUP_ON_count++;
 800ade8:	4b4d      	ldr	r3, [pc, #308]	@ (800af20 <nutrientdosage+0x554>)
 800adea:	681b      	ldr	r3, [r3, #0]
 800adec:	1c5a      	adds	r2, r3, #1
 800adee:	4b4c      	ldr	r3, [pc, #304]	@ (800af20 <nutrientdosage+0x554>)
 800adf0:	601a      	str	r2, [r3, #0]
					pH_UPpump_Activeflag = true;
 800adf2:	4b4c      	ldr	r3, [pc, #304]	@ (800af24 <nutrientdosage+0x558>)
 800adf4:	2201      	movs	r2, #1
 800adf6:	701a      	strb	r2, [r3, #0]
					pHupdosestage = 1;
 800adf8:	4b4b      	ldr	r3, [pc, #300]	@ (800af28 <nutrientdosage+0x55c>)
 800adfa:	2201      	movs	r2, #1
 800adfc:	701a      	strb	r2, [r3, #0]
					pH_pumpON_cnt = 0;
 800adfe:	4b4b      	ldr	r3, [pc, #300]	@ (800af2c <nutrientdosage+0x560>)
 800ae00:	2200      	movs	r2, #0
 800ae02:	801a      	strh	r2, [r3, #0]
					break;
 800ae04:	e028      	b.n	800ae58 <nutrientdosage+0x48c>

				case 1:

					if ((pH_pumpON_cnt >= (pHdose_sec * 2))
 800ae06:	4b49      	ldr	r3, [pc, #292]	@ (800af2c <nutrientdosage+0x560>)
 800ae08:	881b      	ldrh	r3, [r3, #0]
 800ae0a:	b29b      	uxth	r3, r3
 800ae0c:	001a      	movs	r2, r3
 800ae0e:	4b48      	ldr	r3, [pc, #288]	@ (800af30 <nutrientdosage+0x564>)
 800ae10:	681b      	ldr	r3, [r3, #0]
 800ae12:	005b      	lsls	r3, r3, #1
 800ae14:	429a      	cmp	r2, r3
 800ae16:	d31e      	bcc.n	800ae56 <nutrientdosage+0x48a>
							&& (pH_UPpump_Activeflag)) {
 800ae18:	4b42      	ldr	r3, [pc, #264]	@ (800af24 <nutrientdosage+0x558>)
 800ae1a:	781b      	ldrb	r3, [r3, #0]
 800ae1c:	2b00      	cmp	r3, #0
 800ae1e:	d01a      	beq.n	800ae56 <nutrientdosage+0x48a>
						pHup_Pump_trigger(0);
 800ae20:	2000      	movs	r0, #0
 800ae22:	f7fc fd17 	bl	8007854 <pHup_Pump_trigger>

						//pHUp_status = 0;
						pHupdosestage = 0;
 800ae26:	4b40      	ldr	r3, [pc, #256]	@ (800af28 <nutrientdosage+0x55c>)
 800ae28:	2200      	movs	r2, #0
 800ae2a:	701a      	strb	r2, [r3, #0]
						pH_pumpON_cnt = 0;
 800ae2c:	4b3f      	ldr	r3, [pc, #252]	@ (800af2c <nutrientdosage+0x560>)
 800ae2e:	2200      	movs	r2, #0
 800ae30:	801a      	strh	r2, [r3, #0]
						pHcycle_Tflag = true;
 800ae32:	4b40      	ldr	r3, [pc, #256]	@ (800af34 <nutrientdosage+0x568>)
 800ae34:	2201      	movs	r2, #1
 800ae36:	701a      	strb	r2, [r3, #0]
						pHcycle_cnt = 0;
 800ae38:	4b3f      	ldr	r3, [pc, #252]	@ (800af38 <nutrientdosage+0x56c>)
 800ae3a:	2200      	movs	r2, #0
 800ae3c:	601a      	str	r2, [r3, #0]
						pH_flag = false;
 800ae3e:	4b3f      	ldr	r3, [pc, #252]	@ (800af3c <nutrientdosage+0x570>)
 800ae40:	2200      	movs	r2, #0
 800ae42:	701a      	strb	r2, [r3, #0]
						pH_UPpump_Activeflag = false;
 800ae44:	4b37      	ldr	r3, [pc, #220]	@ (800af24 <nutrientdosage+0x558>)
 800ae46:	2200      	movs	r2, #0
 800ae48:	701a      	strb	r2, [r3, #0]

						pHupmixflag = true;
 800ae4a:	4b3d      	ldr	r3, [pc, #244]	@ (800af40 <nutrientdosage+0x574>)
 800ae4c:	2201      	movs	r2, #1
 800ae4e:	701a      	strb	r2, [r3, #0]
						pHupmixcnt = 0;
 800ae50:	4b3c      	ldr	r3, [pc, #240]	@ (800af44 <nutrientdosage+0x578>)
 800ae52:	2200      	movs	r2, #0
 800ae54:	801a      	strh	r2, [r3, #0]
					}

					break;
 800ae56:	46c0      	nop			@ (mov r8, r8)
				switch (pHupdosestage) {
 800ae58:	e008      	b.n	800ae6c <nutrientdosage+0x4a0>

				}

			} else {
				pHupdosestage = 0;
 800ae5a:	4b33      	ldr	r3, [pc, #204]	@ (800af28 <nutrientdosage+0x55c>)
 800ae5c:	2200      	movs	r2, #0
 800ae5e:	701a      	strb	r2, [r3, #0]
				pHup_Pump_trigger(0);
 800ae60:	2000      	movs	r0, #0
 800ae62:	f7fc fcf7 	bl	8007854 <pHup_Pump_trigger>
				pH_UPpump_Activeflag = false;
 800ae66:	4b2f      	ldr	r3, [pc, #188]	@ (800af24 <nutrientdosage+0x558>)
 800ae68:	2200      	movs	r2, #0
 800ae6a:	701a      	strb	r2, [r3, #0]

			}

		}

		if ((pHcycle_Tflag) && (pHcycle_cnt >= (pHdose_cycle * 120))) {
 800ae6c:	4b31      	ldr	r3, [pc, #196]	@ (800af34 <nutrientdosage+0x568>)
 800ae6e:	781b      	ldrb	r3, [r3, #0]
 800ae70:	2b00      	cmp	r3, #0
 800ae72:	d013      	beq.n	800ae9c <nutrientdosage+0x4d0>
 800ae74:	4b34      	ldr	r3, [pc, #208]	@ (800af48 <nutrientdosage+0x57c>)
 800ae76:	681a      	ldr	r2, [r3, #0]
 800ae78:	0013      	movs	r3, r2
 800ae7a:	011b      	lsls	r3, r3, #4
 800ae7c:	1a9b      	subs	r3, r3, r2
 800ae7e:	00db      	lsls	r3, r3, #3
 800ae80:	001a      	movs	r2, r3
 800ae82:	4b2d      	ldr	r3, [pc, #180]	@ (800af38 <nutrientdosage+0x56c>)
 800ae84:	681b      	ldr	r3, [r3, #0]
 800ae86:	429a      	cmp	r2, r3
 800ae88:	d808      	bhi.n	800ae9c <nutrientdosage+0x4d0>
			pH_flag = true;
 800ae8a:	4b2c      	ldr	r3, [pc, #176]	@ (800af3c <nutrientdosage+0x570>)
 800ae8c:	2201      	movs	r2, #1
 800ae8e:	701a      	strb	r2, [r3, #0]

			pHcycle_cnt = 0;
 800ae90:	4b29      	ldr	r3, [pc, #164]	@ (800af38 <nutrientdosage+0x56c>)
 800ae92:	2200      	movs	r2, #0
 800ae94:	601a      	str	r2, [r3, #0]
			pHcycle_Tflag = false;
 800ae96:	4b27      	ldr	r3, [pc, #156]	@ (800af34 <nutrientdosage+0x568>)
 800ae98:	2200      	movs	r2, #0
 800ae9a:	701a      	strb	r2, [r3, #0]

		}

		if ((ECmixflag) && (Ecmixcnt >= pumpcheckwait)) {
 800ae9c:	4b2b      	ldr	r3, [pc, #172]	@ (800af4c <nutrientdosage+0x580>)
 800ae9e:	781b      	ldrb	r3, [r3, #0]
 800aea0:	2b00      	cmp	r3, #0
 800aea2:	d00c      	beq.n	800aebe <nutrientdosage+0x4f2>
 800aea4:	4b2a      	ldr	r3, [pc, #168]	@ (800af50 <nutrientdosage+0x584>)
 800aea6:	881b      	ldrh	r3, [r3, #0]
 800aea8:	b29b      	uxth	r3, r3
 800aeaa:	2bef      	cmp	r3, #239	@ 0xef
 800aeac:	d907      	bls.n	800aebe <nutrientdosage+0x4f2>
			//mix off
			ECpumperror();
 800aeae:	f000 f93b 	bl	800b128 <ECpumperror>
			Ecmixcnt = 0;
 800aeb2:	4b27      	ldr	r3, [pc, #156]	@ (800af50 <nutrientdosage+0x584>)
 800aeb4:	2200      	movs	r2, #0
 800aeb6:	801a      	strh	r2, [r3, #0]
			ECmixflag = false;
 800aeb8:	4b24      	ldr	r3, [pc, #144]	@ (800af4c <nutrientdosage+0x580>)
 800aeba:	2200      	movs	r2, #0
 800aebc:	701a      	strb	r2, [r3, #0]
		}

		if ((pHdmixflag) && (pHdmixcnt >= pumpcheckwait)) {
 800aebe:	4b25      	ldr	r3, [pc, #148]	@ (800af54 <nutrientdosage+0x588>)
 800aec0:	781b      	ldrb	r3, [r3, #0]
 800aec2:	2b00      	cmp	r3, #0
 800aec4:	d00c      	beq.n	800aee0 <nutrientdosage+0x514>
 800aec6:	4b24      	ldr	r3, [pc, #144]	@ (800af58 <nutrientdosage+0x58c>)
 800aec8:	881b      	ldrh	r3, [r3, #0]
 800aeca:	b29b      	uxth	r3, r3
 800aecc:	2bef      	cmp	r3, #239	@ 0xef
 800aece:	d907      	bls.n	800aee0 <nutrientdosage+0x514>
			//mix off
			pHdownpumperror();
 800aed0:	f000 f960 	bl	800b194 <pHdownpumperror>
			pHdmixcnt = 0;
 800aed4:	4b20      	ldr	r3, [pc, #128]	@ (800af58 <nutrientdosage+0x58c>)
 800aed6:	2200      	movs	r2, #0
 800aed8:	801a      	strh	r2, [r3, #0]
			pHdmixflag = false;
 800aeda:	4b1e      	ldr	r3, [pc, #120]	@ (800af54 <nutrientdosage+0x588>)
 800aedc:	2200      	movs	r2, #0
 800aede:	701a      	strb	r2, [r3, #0]
		}

		if ((pHupmixflag) && (pHupmixcnt >= pumpcheckwait)) {
 800aee0:	4b17      	ldr	r3, [pc, #92]	@ (800af40 <nutrientdosage+0x574>)
 800aee2:	781b      	ldrb	r3, [r3, #0]
 800aee4:	2b00      	cmp	r3, #0
 800aee6:	d00c      	beq.n	800af02 <nutrientdosage+0x536>
 800aee8:	4b16      	ldr	r3, [pc, #88]	@ (800af44 <nutrientdosage+0x578>)
 800aeea:	881b      	ldrh	r3, [r3, #0]
 800aeec:	b29b      	uxth	r3, r3
 800aeee:	2bef      	cmp	r3, #239	@ 0xef
 800aef0:	d907      	bls.n	800af02 <nutrientdosage+0x536>
			//mix off
			pHuppumperror();
 800aef2:	f000 f985 	bl	800b200 <pHuppumperror>
			pHupmixcnt = 0;
 800aef6:	4b13      	ldr	r3, [pc, #76]	@ (800af44 <nutrientdosage+0x578>)
 800aef8:	2200      	movs	r2, #0
 800aefa:	801a      	strh	r2, [r3, #0]
			pHupmixflag = false;
 800aefc:	4b10      	ldr	r3, [pc, #64]	@ (800af40 <nutrientdosage+0x574>)
 800aefe:	2200      	movs	r2, #0
 800af00:	701a      	strb	r2, [r3, #0]
		}

	}

}
 800af02:	46c0      	nop			@ (mov r8, r8)
 800af04:	46bd      	mov	sp, r7
 800af06:	b002      	add	sp, #8
 800af08:	bdb0      	pop	{r4, r5, r7, pc}
 800af0a:	46c0      	nop			@ (mov r8, r8)
 800af0c:	2000089c 	.word	0x2000089c
 800af10:	20000e4c 	.word	0x20000e4c
 800af14:	20000694 	.word	0x20000694
 800af18:	20000e3d 	.word	0x20000e3d
 800af1c:	20000e3c 	.word	0x20000e3c
 800af20:	20000e60 	.word	0x20000e60
 800af24:	20000e34 	.word	0x20000e34
 800af28:	20000e6e 	.word	0x20000e6e
 800af2c:	200009de 	.word	0x200009de
 800af30:	20000650 	.word	0x20000650
 800af34:	20000e30 	.word	0x20000e30
 800af38:	200009f0 	.word	0x200009f0
 800af3c:	2000000c 	.word	0x2000000c
 800af40:	20000e33 	.word	0x20000e33
 800af44:	200009e4 	.word	0x200009e4
 800af48:	20000654 	.word	0x20000654
 800af4c:	20000e31 	.word	0x20000e31
 800af50:	200009e0 	.word	0x200009e0
 800af54:	20000e32 	.word	0x20000e32
 800af58:	200009e2 	.word	0x200009e2

0800af5c <waterpump>:


void waterpump(int16_t soilMoisture[], int Total_no){
 800af5c:	b580      	push	{r7, lr}
 800af5e:	b086      	sub	sp, #24
 800af60:	af00      	add	r7, sp, #0
 800af62:	6078      	str	r0, [r7, #4]
 800af64:	6039      	str	r1, [r7, #0]

    int validSensors = 0;
 800af66:	2300      	movs	r3, #0
 800af68:	617b      	str	r3, [r7, #20]
    int belowLow = 0;
 800af6a:	2300      	movs	r3, #0
 800af6c:	613b      	str	r3, [r7, #16]
    int aboveHigh = 0;
 800af6e:	2300      	movs	r3, #0
 800af70:	60fb      	str	r3, [r7, #12]


    for(int i = 0; i < Total_no; i++){
 800af72:	2300      	movs	r3, #0
 800af74:	60bb      	str	r3, [r7, #8]
 800af76:	e052      	b.n	800b01e <waterpump+0xc2>
        if(soilMoisture[i] == -5){
 800af78:	68bb      	ldr	r3, [r7, #8]
 800af7a:	005b      	lsls	r3, r3, #1
 800af7c:	687a      	ldr	r2, [r7, #4]
 800af7e:	18d3      	adds	r3, r2, r3
 800af80:	2200      	movs	r2, #0
 800af82:	5e9b      	ldrsh	r3, [r3, r2]
 800af84:	3305      	adds	r3, #5
 800af86:	d10d      	bne.n	800afa4 <waterpump+0x48>
        	soil_errorSensors |= (1 << i);
 800af88:	2201      	movs	r2, #1
 800af8a:	68bb      	ldr	r3, [r7, #8]
 800af8c:	409a      	lsls	r2, r3
 800af8e:	0013      	movs	r3, r2
 800af90:	b21a      	sxth	r2, r3
 800af92:	4b58      	ldr	r3, [pc, #352]	@ (800b0f4 <waterpump+0x198>)
 800af94:	881b      	ldrh	r3, [r3, #0]
 800af96:	b21b      	sxth	r3, r3
 800af98:	4313      	orrs	r3, r2
 800af9a:	b21b      	sxth	r3, r3
 800af9c:	b29a      	uxth	r2, r3
 800af9e:	4b55      	ldr	r3, [pc, #340]	@ (800b0f4 <waterpump+0x198>)
 800afa0:	801a      	strh	r2, [r3, #0]
            continue;
 800afa2:	e039      	b.n	800b018 <waterpump+0xbc>
        }
        else{
        	 soil_errorSensors &= ~(1 << i);
 800afa4:	2201      	movs	r2, #1
 800afa6:	68bb      	ldr	r3, [r7, #8]
 800afa8:	409a      	lsls	r2, r3
 800afaa:	0013      	movs	r3, r2
 800afac:	b21b      	sxth	r3, r3
 800afae:	43db      	mvns	r3, r3
 800afb0:	b21b      	sxth	r3, r3
 800afb2:	4a50      	ldr	r2, [pc, #320]	@ (800b0f4 <waterpump+0x198>)
 800afb4:	8812      	ldrh	r2, [r2, #0]
 800afb6:	b212      	sxth	r2, r2
 800afb8:	4013      	ands	r3, r2
 800afba:	b21b      	sxth	r3, r3
 800afbc:	b29a      	uxth	r2, r3
 800afbe:	4b4d      	ldr	r3, [pc, #308]	@ (800b0f4 <waterpump+0x198>)
 800afc0:	801a      	strh	r2, [r3, #0]
        }

        validSensors++;
 800afc2:	697b      	ldr	r3, [r7, #20]
 800afc4:	3301      	adds	r3, #1
 800afc6:	617b      	str	r3, [r7, #20]

        if((soilMoisture[i]/10) <= PumpON_setpoint) belowLow++;
 800afc8:	68bb      	ldr	r3, [r7, #8]
 800afca:	005b      	lsls	r3, r3, #1
 800afcc:	687a      	ldr	r2, [r7, #4]
 800afce:	18d3      	adds	r3, r2, r3
 800afd0:	2200      	movs	r2, #0
 800afd2:	5e9b      	ldrsh	r3, [r3, r2]
 800afd4:	210a      	movs	r1, #10
 800afd6:	0018      	movs	r0, r3
 800afd8:	f7f5 f93c 	bl	8000254 <__divsi3>
 800afdc:	0003      	movs	r3, r0
 800afde:	b21b      	sxth	r3, r3
 800afe0:	001a      	movs	r2, r3
 800afe2:	4b45      	ldr	r3, [pc, #276]	@ (800b0f8 <waterpump+0x19c>)
 800afe4:	681b      	ldr	r3, [r3, #0]
 800afe6:	429a      	cmp	r2, r3
 800afe8:	d802      	bhi.n	800aff0 <waterpump+0x94>
 800afea:	693b      	ldr	r3, [r7, #16]
 800afec:	3301      	adds	r3, #1
 800afee:	613b      	str	r3, [r7, #16]
        if((soilMoisture[i]/10) >= PumpOff_setpoint) aboveHigh++;
 800aff0:	68bb      	ldr	r3, [r7, #8]
 800aff2:	005b      	lsls	r3, r3, #1
 800aff4:	687a      	ldr	r2, [r7, #4]
 800aff6:	18d3      	adds	r3, r2, r3
 800aff8:	2200      	movs	r2, #0
 800affa:	5e9b      	ldrsh	r3, [r3, r2]
 800affc:	210a      	movs	r1, #10
 800affe:	0018      	movs	r0, r3
 800b000:	f7f5 f928 	bl	8000254 <__divsi3>
 800b004:	0003      	movs	r3, r0
 800b006:	b21b      	sxth	r3, r3
 800b008:	001a      	movs	r2, r3
 800b00a:	4b3c      	ldr	r3, [pc, #240]	@ (800b0fc <waterpump+0x1a0>)
 800b00c:	681b      	ldr	r3, [r3, #0]
 800b00e:	429a      	cmp	r2, r3
 800b010:	d302      	bcc.n	800b018 <waterpump+0xbc>
 800b012:	68fb      	ldr	r3, [r7, #12]
 800b014:	3301      	adds	r3, #1
 800b016:	60fb      	str	r3, [r7, #12]
    for(int i = 0; i < Total_no; i++){
 800b018:	68bb      	ldr	r3, [r7, #8]
 800b01a:	3301      	adds	r3, #1
 800b01c:	60bb      	str	r3, [r7, #8]
 800b01e:	68ba      	ldr	r2, [r7, #8]
 800b020:	683b      	ldr	r3, [r7, #0]
 800b022:	429a      	cmp	r2, r3
 800b024:	dba8      	blt.n	800af78 <waterpump+0x1c>
    }


    if (validSensors == 0 && !pump_auto_Man) {
 800b026:	697b      	ldr	r3, [r7, #20]
 800b028:	2b00      	cmp	r3, #0
 800b02a:	d10a      	bne.n	800b042 <waterpump+0xe6>
 800b02c:	4b34      	ldr	r3, [pc, #208]	@ (800b100 <waterpump+0x1a4>)
 800b02e:	681b      	ldr	r3, [r3, #0]
 800b030:	2b00      	cmp	r3, #0
 800b032:	d106      	bne.n	800b042 <waterpump+0xe6>
           Waterpump_trigger(0);
 800b034:	2000      	movs	r0, #0
 800b036:	f7fc fc21 	bl	800787c <Waterpump_trigger>
           waterpump_status = 0;
 800b03a:	4b32      	ldr	r3, [pc, #200]	@ (800b104 <waterpump+0x1a8>)
 800b03c:	2200      	movs	r2, #0
 800b03e:	701a      	strb	r2, [r3, #0]
//           sprintf(uart_msg, " Off1...\r\n");
//                                  HAL_UART_Transmit(&huart2, (uint8_t*)uart_msg, strlen(uart_msg), HAL_MAX_DELAY);
           return;
 800b040:	e054      	b.n	800b0ec <waterpump+0x190>
//        HAL_UART_Transmit(&huart2,
//                          (uint8_t *)uart_msg,
//                          strlen(uart_msg),
//                          HAL_MAX_DELAY);

    if((belowLow >= (validSensors + 1) / 2) && !waterpump_status && !pHUp_status && !pHDown_status && !EcA_status && !EcB_status && !valvestatus && W_lvlstatus && !pump_auto_Man && !macro_status)
 800b042:	697b      	ldr	r3, [r7, #20]
 800b044:	3301      	adds	r3, #1
 800b046:	2b00      	cmp	r3, #0
 800b048:	da00      	bge.n	800b04c <waterpump+0xf0>
 800b04a:	3301      	adds	r3, #1
 800b04c:	105b      	asrs	r3, r3, #1
 800b04e:	001a      	movs	r2, r3
 800b050:	693b      	ldr	r3, [r7, #16]
 800b052:	4293      	cmp	r3, r2
 800b054:	db2f      	blt.n	800b0b6 <waterpump+0x15a>
 800b056:	4b2b      	ldr	r3, [pc, #172]	@ (800b104 <waterpump+0x1a8>)
 800b058:	781b      	ldrb	r3, [r3, #0]
 800b05a:	2b00      	cmp	r3, #0
 800b05c:	d12b      	bne.n	800b0b6 <waterpump+0x15a>
 800b05e:	4b2a      	ldr	r3, [pc, #168]	@ (800b108 <waterpump+0x1ac>)
 800b060:	781b      	ldrb	r3, [r3, #0]
 800b062:	2b00      	cmp	r3, #0
 800b064:	d127      	bne.n	800b0b6 <waterpump+0x15a>
 800b066:	4b29      	ldr	r3, [pc, #164]	@ (800b10c <waterpump+0x1b0>)
 800b068:	781b      	ldrb	r3, [r3, #0]
 800b06a:	2b00      	cmp	r3, #0
 800b06c:	d123      	bne.n	800b0b6 <waterpump+0x15a>
 800b06e:	4b28      	ldr	r3, [pc, #160]	@ (800b110 <waterpump+0x1b4>)
 800b070:	781b      	ldrb	r3, [r3, #0]
 800b072:	2b00      	cmp	r3, #0
 800b074:	d11f      	bne.n	800b0b6 <waterpump+0x15a>
 800b076:	4b27      	ldr	r3, [pc, #156]	@ (800b114 <waterpump+0x1b8>)
 800b078:	781b      	ldrb	r3, [r3, #0]
 800b07a:	2b00      	cmp	r3, #0
 800b07c:	d11b      	bne.n	800b0b6 <waterpump+0x15a>
 800b07e:	4b26      	ldr	r3, [pc, #152]	@ (800b118 <waterpump+0x1bc>)
 800b080:	781b      	ldrb	r3, [r3, #0]
 800b082:	2b00      	cmp	r3, #0
 800b084:	d117      	bne.n	800b0b6 <waterpump+0x15a>
 800b086:	4b25      	ldr	r3, [pc, #148]	@ (800b11c <waterpump+0x1c0>)
 800b088:	781b      	ldrb	r3, [r3, #0]
 800b08a:	2b00      	cmp	r3, #0
 800b08c:	d013      	beq.n	800b0b6 <waterpump+0x15a>
 800b08e:	4b1c      	ldr	r3, [pc, #112]	@ (800b100 <waterpump+0x1a4>)
 800b090:	681b      	ldr	r3, [r3, #0]
 800b092:	2b00      	cmp	r3, #0
 800b094:	d10f      	bne.n	800b0b6 <waterpump+0x15a>
 800b096:	4b22      	ldr	r3, [pc, #136]	@ (800b120 <waterpump+0x1c4>)
 800b098:	781b      	ldrb	r3, [r3, #0]
 800b09a:	2b00      	cmp	r3, #0
 800b09c:	d10b      	bne.n	800b0b6 <waterpump+0x15a>
    {

        Waterpump_trigger(1);
 800b09e:	2001      	movs	r0, #1
 800b0a0:	f7fc fbec 	bl	800787c <Waterpump_trigger>
        waterpump_status = 1;
 800b0a4:	4b17      	ldr	r3, [pc, #92]	@ (800b104 <waterpump+0x1a8>)
 800b0a6:	2201      	movs	r2, #1
 800b0a8:	701a      	strb	r2, [r3, #0]
        pump_on_Cnt++;
 800b0aa:	4b1e      	ldr	r3, [pc, #120]	@ (800b124 <waterpump+0x1c8>)
 800b0ac:	681b      	ldr	r3, [r3, #0]
 800b0ae:	1c5a      	adds	r2, r3, #1
 800b0b0:	4b1c      	ldr	r3, [pc, #112]	@ (800b124 <waterpump+0x1c8>)
 800b0b2:	601a      	str	r2, [r3, #0]
 800b0b4:	e01a      	b.n	800b0ec <waterpump+0x190>
//		backup_read_EEPROM();

    }


    else if (  ((aboveHigh > (validSensors / 2)) && !pump_auto_Man) || (!W_lvlstatus) ||(macro_status))
 800b0b6:	697b      	ldr	r3, [r7, #20]
 800b0b8:	2b00      	cmp	r3, #0
 800b0ba:	da00      	bge.n	800b0be <waterpump+0x162>
 800b0bc:	3301      	adds	r3, #1
 800b0be:	105b      	asrs	r3, r3, #1
 800b0c0:	001a      	movs	r2, r3
 800b0c2:	68fb      	ldr	r3, [r7, #12]
 800b0c4:	4293      	cmp	r3, r2
 800b0c6:	dd03      	ble.n	800b0d0 <waterpump+0x174>
 800b0c8:	4b0d      	ldr	r3, [pc, #52]	@ (800b100 <waterpump+0x1a4>)
 800b0ca:	681b      	ldr	r3, [r3, #0]
 800b0cc:	2b00      	cmp	r3, #0
 800b0ce:	d007      	beq.n	800b0e0 <waterpump+0x184>
 800b0d0:	4b12      	ldr	r3, [pc, #72]	@ (800b11c <waterpump+0x1c0>)
 800b0d2:	781b      	ldrb	r3, [r3, #0]
 800b0d4:	2b00      	cmp	r3, #0
 800b0d6:	d003      	beq.n	800b0e0 <waterpump+0x184>
 800b0d8:	4b11      	ldr	r3, [pc, #68]	@ (800b120 <waterpump+0x1c4>)
 800b0da:	781b      	ldrb	r3, [r3, #0]
 800b0dc:	2b00      	cmp	r3, #0
 800b0de:	d005      	beq.n	800b0ec <waterpump+0x190>
    {

        Waterpump_trigger(0);
 800b0e0:	2000      	movs	r0, #0
 800b0e2:	f7fc fbcb 	bl	800787c <Waterpump_trigger>
        waterpump_status = 0;
 800b0e6:	4b07      	ldr	r3, [pc, #28]	@ (800b104 <waterpump+0x1a8>)
 800b0e8:	2200      	movs	r2, #0
 800b0ea:	701a      	strb	r2, [r3, #0]
//          HAL_UART_Transmit(&huart2, (uint8_t*)uart_msg, strlen(uart_msg), HAL_MAX_DELAY);

    }


}
 800b0ec:	46bd      	mov	sp, r7
 800b0ee:	b006      	add	sp, #24
 800b0f0:	bd80      	pop	{r7, pc}
 800b0f2:	46c0      	nop			@ (mov r8, r8)
 800b0f4:	20000e46 	.word	0x20000e46
 800b0f8:	20000658 	.word	0x20000658
 800b0fc:	2000065c 	.word	0x2000065c
 800b100:	20000694 	.word	0x20000694
 800b104:	20000e3d 	.word	0x20000e3d
 800b108:	20000e3c 	.word	0x20000e3c
 800b10c:	20000e3b 	.word	0x20000e3b
 800b110:	20000e39 	.word	0x20000e39
 800b114:	20000e3a 	.word	0x20000e3a
 800b118:	20000e38 	.word	0x20000e38
 800b11c:	200009d5 	.word	0x200009d5
 800b120:	20000779 	.word	0x20000779
 800b124:	20000774 	.word	0x20000774

0800b128 <ECpumperror>:




void ECpumperror(){
 800b128:	b580      	push	{r7, lr}
 800b12a:	af00      	add	r7, sp, #0

		if ((Ec-Prevec ) <= Ec_PumpEr_setpoint) {
 800b12c:	4b14      	ldr	r3, [pc, #80]	@ (800b180 <ECpumperror+0x58>)
 800b12e:	681a      	ldr	r2, [r3, #0]
 800b130:	4b14      	ldr	r3, [pc, #80]	@ (800b184 <ECpumperror+0x5c>)
 800b132:	681b      	ldr	r3, [r3, #0]
 800b134:	1c19      	adds	r1, r3, #0
 800b136:	1c10      	adds	r0, r2, #0
 800b138:	f7f6 f8de 	bl	80012f8 <__aeabi_fsub>
 800b13c:	1c03      	adds	r3, r0, #0
 800b13e:	1c1a      	adds	r2, r3, #0
 800b140:	4b11      	ldr	r3, [pc, #68]	@ (800b188 <ECpumperror+0x60>)
 800b142:	681b      	ldr	r3, [r3, #0]
 800b144:	1c19      	adds	r1, r3, #0
 800b146:	1c10      	adds	r0, r2, #0
 800b148:	f7f5 f9ca 	bl	80004e0 <__aeabi_fcmple>
 800b14c:	1e03      	subs	r3, r0, #0
 800b14e:	d006      	beq.n	800b15e <ECpumperror+0x36>


			EcPumpEr++;
 800b150:	4b0e      	ldr	r3, [pc, #56]	@ (800b18c <ECpumperror+0x64>)
 800b152:	781b      	ldrb	r3, [r3, #0]
 800b154:	3301      	adds	r3, #1
 800b156:	b2da      	uxtb	r2, r3
 800b158:	4b0c      	ldr	r3, [pc, #48]	@ (800b18c <ECpumperror+0x64>)
 800b15a:	701a      	strb	r2, [r3, #0]
 800b15c:	e002      	b.n	800b164 <ECpumperror+0x3c>

		} else {
			EcPumpEr = 0;
 800b15e:	4b0b      	ldr	r3, [pc, #44]	@ (800b18c <ECpumperror+0x64>)
 800b160:	2200      	movs	r2, #0
 800b162:	701a      	strb	r2, [r3, #0]

		}

		if (EcPumpEr >= 4) {
 800b164:	4b09      	ldr	r3, [pc, #36]	@ (800b18c <ECpumperror+0x64>)
 800b166:	781b      	ldrb	r3, [r3, #0]
 800b168:	2b03      	cmp	r3, #3
 800b16a:	d903      	bls.n	800b174 <ECpumperror+0x4c>

			Ec_Pump_Error=1;
 800b16c:	4b08      	ldr	r3, [pc, #32]	@ (800b190 <ECpumperror+0x68>)
 800b16e:	2201      	movs	r2, #1
 800b170:	701a      	strb	r2, [r3, #0]

			Ec_Pump_Error=0;
		}


}
 800b172:	e002      	b.n	800b17a <ECpumperror+0x52>
			Ec_Pump_Error=0;
 800b174:	4b06      	ldr	r3, [pc, #24]	@ (800b190 <ECpumperror+0x68>)
 800b176:	2200      	movs	r2, #0
 800b178:	701a      	strb	r2, [r3, #0]
}
 800b17a:	46c0      	nop			@ (mov r8, r8)
 800b17c:	46bd      	mov	sp, r7
 800b17e:	bd80      	pop	{r7, pc}
 800b180:	200008a0 	.word	0x200008a0
 800b184:	20000e48 	.word	0x20000e48
 800b188:	2000070c 	.word	0x2000070c
 800b18c:	20000e3e 	.word	0x20000e3e
 800b190:	20000e35 	.word	0x20000e35

0800b194 <pHdownpumperror>:



void pHdownpumperror() {
 800b194:	b580      	push	{r7, lr}
 800b196:	af00      	add	r7, sp, #0

	if ((pH - PrevpH) <= pH_PumpEr_setpoint) {
 800b198:	4b14      	ldr	r3, [pc, #80]	@ (800b1ec <pHdownpumperror+0x58>)
 800b19a:	681a      	ldr	r2, [r3, #0]
 800b19c:	4b14      	ldr	r3, [pc, #80]	@ (800b1f0 <pHdownpumperror+0x5c>)
 800b19e:	681b      	ldr	r3, [r3, #0]
 800b1a0:	1c19      	adds	r1, r3, #0
 800b1a2:	1c10      	adds	r0, r2, #0
 800b1a4:	f7f6 f8a8 	bl	80012f8 <__aeabi_fsub>
 800b1a8:	1c03      	adds	r3, r0, #0
 800b1aa:	1c1a      	adds	r2, r3, #0
 800b1ac:	4b11      	ldr	r3, [pc, #68]	@ (800b1f4 <pHdownpumperror+0x60>)
 800b1ae:	681b      	ldr	r3, [r3, #0]
 800b1b0:	1c19      	adds	r1, r3, #0
 800b1b2:	1c10      	adds	r0, r2, #0
 800b1b4:	f7f5 f994 	bl	80004e0 <__aeabi_fcmple>
 800b1b8:	1e03      	subs	r3, r0, #0
 800b1ba:	d006      	beq.n	800b1ca <pHdownpumperror+0x36>
		pHdPumpEr++;
 800b1bc:	4b0e      	ldr	r3, [pc, #56]	@ (800b1f8 <pHdownpumperror+0x64>)
 800b1be:	781b      	ldrb	r3, [r3, #0]
 800b1c0:	3301      	adds	r3, #1
 800b1c2:	b2da      	uxtb	r2, r3
 800b1c4:	4b0c      	ldr	r3, [pc, #48]	@ (800b1f8 <pHdownpumperror+0x64>)
 800b1c6:	701a      	strb	r2, [r3, #0]
 800b1c8:	e002      	b.n	800b1d0 <pHdownpumperror+0x3c>
	} else {
		pHdPumpEr = 0;
 800b1ca:	4b0b      	ldr	r3, [pc, #44]	@ (800b1f8 <pHdownpumperror+0x64>)
 800b1cc:	2200      	movs	r2, #0
 800b1ce:	701a      	strb	r2, [r3, #0]
	}

	if (pHdPumpEr >= 4) {
 800b1d0:	4b09      	ldr	r3, [pc, #36]	@ (800b1f8 <pHdownpumperror+0x64>)
 800b1d2:	781b      	ldrb	r3, [r3, #0]
 800b1d4:	2b03      	cmp	r3, #3
 800b1d6:	d903      	bls.n	800b1e0 <pHdownpumperror+0x4c>
		pHd_Pump_Error = 1;
 800b1d8:	4b08      	ldr	r3, [pc, #32]	@ (800b1fc <pHdownpumperror+0x68>)
 800b1da:	2201      	movs	r2, #1
 800b1dc:	701a      	strb	r2, [r3, #0]
	} else {
		pHd_Pump_Error = 0;
	}

}
 800b1de:	e002      	b.n	800b1e6 <pHdownpumperror+0x52>
		pHd_Pump_Error = 0;
 800b1e0:	4b06      	ldr	r3, [pc, #24]	@ (800b1fc <pHdownpumperror+0x68>)
 800b1e2:	2200      	movs	r2, #0
 800b1e4:	701a      	strb	r2, [r3, #0]
}
 800b1e6:	46c0      	nop			@ (mov r8, r8)
 800b1e8:	46bd      	mov	sp, r7
 800b1ea:	bd80      	pop	{r7, pc}
 800b1ec:	2000089c 	.word	0x2000089c
 800b1f0:	20000e4c 	.word	0x20000e4c
 800b1f4:	20000710 	.word	0x20000710
 800b1f8:	20000e3f 	.word	0x20000e3f
 800b1fc:	20000e36 	.word	0x20000e36

0800b200 <pHuppumperror>:



void pHuppumperror() {
 800b200:	b580      	push	{r7, lr}
 800b202:	af00      	add	r7, sp, #0


	if ((PrevpH - pH) <= pH_PumpEr_setpoint) {
 800b204:	4b14      	ldr	r3, [pc, #80]	@ (800b258 <pHuppumperror+0x58>)
 800b206:	681a      	ldr	r2, [r3, #0]
 800b208:	4b14      	ldr	r3, [pc, #80]	@ (800b25c <pHuppumperror+0x5c>)
 800b20a:	681b      	ldr	r3, [r3, #0]
 800b20c:	1c19      	adds	r1, r3, #0
 800b20e:	1c10      	adds	r0, r2, #0
 800b210:	f7f6 f872 	bl	80012f8 <__aeabi_fsub>
 800b214:	1c03      	adds	r3, r0, #0
 800b216:	1c1a      	adds	r2, r3, #0
 800b218:	4b11      	ldr	r3, [pc, #68]	@ (800b260 <pHuppumperror+0x60>)
 800b21a:	681b      	ldr	r3, [r3, #0]
 800b21c:	1c19      	adds	r1, r3, #0
 800b21e:	1c10      	adds	r0, r2, #0
 800b220:	f7f5 f95e 	bl	80004e0 <__aeabi_fcmple>
 800b224:	1e03      	subs	r3, r0, #0
 800b226:	d006      	beq.n	800b236 <pHuppumperror+0x36>
		pHupPumpEr++;
 800b228:	4b0e      	ldr	r3, [pc, #56]	@ (800b264 <pHuppumperror+0x64>)
 800b22a:	781b      	ldrb	r3, [r3, #0]
 800b22c:	3301      	adds	r3, #1
 800b22e:	b2da      	uxtb	r2, r3
 800b230:	4b0c      	ldr	r3, [pc, #48]	@ (800b264 <pHuppumperror+0x64>)
 800b232:	701a      	strb	r2, [r3, #0]
 800b234:	e002      	b.n	800b23c <pHuppumperror+0x3c>

	} else {
		pHupPumpEr = 0;
 800b236:	4b0b      	ldr	r3, [pc, #44]	@ (800b264 <pHuppumperror+0x64>)
 800b238:	2200      	movs	r2, #0
 800b23a:	701a      	strb	r2, [r3, #0]
	}

	if (pHupPumpEr >= 4) {
 800b23c:	4b09      	ldr	r3, [pc, #36]	@ (800b264 <pHuppumperror+0x64>)
 800b23e:	781b      	ldrb	r3, [r3, #0]
 800b240:	2b03      	cmp	r3, #3
 800b242:	d903      	bls.n	800b24c <pHuppumperror+0x4c>

		pHup_Pump_Error = 1;
 800b244:	4b08      	ldr	r3, [pc, #32]	@ (800b268 <pHuppumperror+0x68>)
 800b246:	2201      	movs	r2, #1
 800b248:	701a      	strb	r2, [r3, #0]
	} else {

		pHup_Pump_Error = 0;
	}

}
 800b24a:	e002      	b.n	800b252 <pHuppumperror+0x52>
		pHup_Pump_Error = 0;
 800b24c:	4b06      	ldr	r3, [pc, #24]	@ (800b268 <pHuppumperror+0x68>)
 800b24e:	2200      	movs	r2, #0
 800b250:	701a      	strb	r2, [r3, #0]
}
 800b252:	46c0      	nop			@ (mov r8, r8)
 800b254:	46bd      	mov	sp, r7
 800b256:	bd80      	pop	{r7, pc}
 800b258:	20000e4c 	.word	0x20000e4c
 800b25c:	2000089c 	.word	0x2000089c
 800b260:	20000710 	.word	0x20000710
 800b264:	20000e40 	.word	0x20000e40
 800b268:	20000e37 	.word	0x20000e37

0800b26c <TP4_curtain_O_P>:



uint8_t TP4_curtain_O_P(float lux,uint8_t Lux_Error){
 800b26c:	b590      	push	{r4, r7, lr}
 800b26e:	b085      	sub	sp, #20
 800b270:	af00      	add	r7, sp, #0
 800b272:	6078      	str	r0, [r7, #4]
 800b274:	000a      	movs	r2, r1
 800b276:	1cfb      	adds	r3, r7, #3
 800b278:	701a      	strb	r2, [r3, #0]

	uint8_t status = 0;
 800b27a:	230f      	movs	r3, #15
 800b27c:	18fb      	adds	r3, r7, r3
 800b27e:	2200      	movs	r2, #0
 800b280:	701a      	strb	r2, [r3, #0]
	    static uint16_t last_state = 0;

	    uint16_t new_state;

	    if ((lux <= LUX_MINsetpoint)&&(!Lux_Error)){//
 800b282:	4b28      	ldr	r3, [pc, #160]	@ (800b324 <TP4_curtain_O_P+0xb8>)
 800b284:	681b      	ldr	r3, [r3, #0]
 800b286:	0018      	movs	r0, r3
 800b288:	f7f6 fb0a 	bl	80018a0 <__aeabi_ui2f>
 800b28c:	1c03      	adds	r3, r0, #0
 800b28e:	1c19      	adds	r1, r3, #0
 800b290:	6878      	ldr	r0, [r7, #4]
 800b292:	f7f5 f925 	bl	80004e0 <__aeabi_fcmple>
 800b296:	1e03      	subs	r3, r0, #0
 800b298:	d008      	beq.n	800b2ac <TP4_curtain_O_P+0x40>
 800b29a:	1cfb      	adds	r3, r7, #3
 800b29c:	781b      	ldrb	r3, [r3, #0]
 800b29e:	2b00      	cmp	r3, #0
 800b2a0:	d104      	bne.n	800b2ac <TP4_curtain_O_P+0x40>
	        new_state = TP4_OUTPUT_ON;
 800b2a2:	230c      	movs	r3, #12
 800b2a4:	18fb      	adds	r3, r7, r3
 800b2a6:	225a      	movs	r2, #90	@ 0x5a
 800b2a8:	801a      	strh	r2, [r3, #0]
 800b2aa:	e019      	b.n	800b2e0 <TP4_curtain_O_P+0x74>

	    }
	    else if ((lux >= LUX_MAXsetpoint)||(Lux_Error)){
 800b2ac:	4b1e      	ldr	r3, [pc, #120]	@ (800b328 <TP4_curtain_O_P+0xbc>)
 800b2ae:	681b      	ldr	r3, [r3, #0]
 800b2b0:	0018      	movs	r0, r3
 800b2b2:	f7f6 faf5 	bl	80018a0 <__aeabi_ui2f>
 800b2b6:	1c03      	adds	r3, r0, #0
 800b2b8:	1c19      	adds	r1, r3, #0
 800b2ba:	6878      	ldr	r0, [r7, #4]
 800b2bc:	f7f5 f924 	bl	8000508 <__aeabi_fcmpge>
 800b2c0:	1e03      	subs	r3, r0, #0
 800b2c2:	d103      	bne.n	800b2cc <TP4_curtain_O_P+0x60>
 800b2c4:	1cfb      	adds	r3, r7, #3
 800b2c6:	781b      	ldrb	r3, [r3, #0]
 800b2c8:	2b00      	cmp	r3, #0
 800b2ca:	d005      	beq.n	800b2d8 <TP4_curtain_O_P+0x6c>


	        new_state = TP4_OUTPUT_OFF;
 800b2cc:	230c      	movs	r3, #12
 800b2ce:	18fb      	adds	r3, r7, r3
 800b2d0:	22e1      	movs	r2, #225	@ 0xe1
 800b2d2:	0092      	lsls	r2, r2, #2
 800b2d4:	801a      	strh	r2, [r3, #0]
 800b2d6:	e003      	b.n	800b2e0 <TP4_curtain_O_P+0x74>
	    }
	    else{
	        return status;
 800b2d8:	230f      	movs	r3, #15
 800b2da:	18fb      	adds	r3, r7, r3
 800b2dc:	781b      	ldrb	r3, [r3, #0]
 800b2de:	e01c      	b.n	800b31a <TP4_curtain_O_P+0xae>
	    }

	    /* Write only if the required state is different */
	    if (new_state != last_state)
 800b2e0:	4b12      	ldr	r3, [pc, #72]	@ (800b32c <TP4_curtain_O_P+0xc0>)
 800b2e2:	881b      	ldrh	r3, [r3, #0]
 800b2e4:	240c      	movs	r4, #12
 800b2e6:	193a      	adds	r2, r7, r4
 800b2e8:	8812      	ldrh	r2, [r2, #0]
 800b2ea:	429a      	cmp	r2, r3
 800b2ec:	d012      	beq.n	800b314 <TP4_curtain_O_P+0xa8>
	    {
	        status = Write_Single_Register(TP4_Write_Address,TP4_Write_curtain,new_state);
 800b2ee:	193b      	adds	r3, r7, r4
 800b2f0:	881b      	ldrh	r3, [r3, #0]
 800b2f2:	001a      	movs	r2, r3
 800b2f4:	2106      	movs	r1, #6
 800b2f6:	2001      	movs	r0, #1
 800b2f8:	f7fc ff90 	bl	800821c <Write_Single_Register>
 800b2fc:	0002      	movs	r2, r0
 800b2fe:	210f      	movs	r1, #15
 800b300:	187b      	adds	r3, r7, r1
 800b302:	701a      	strb	r2, [r3, #0]

	        if (status == 0)
 800b304:	187b      	adds	r3, r7, r1
 800b306:	781b      	ldrb	r3, [r3, #0]
 800b308:	2b00      	cmp	r3, #0
 800b30a:	d103      	bne.n	800b314 <TP4_curtain_O_P+0xa8>
	            last_state = new_state;
 800b30c:	4b07      	ldr	r3, [pc, #28]	@ (800b32c <TP4_curtain_O_P+0xc0>)
 800b30e:	193a      	adds	r2, r7, r4
 800b310:	8812      	ldrh	r2, [r2, #0]
 800b312:	801a      	strh	r2, [r3, #0]

	    }

	    return status;
 800b314:	230f      	movs	r3, #15
 800b316:	18fb      	adds	r3, r7, r3
 800b318:	781b      	ldrb	r3, [r3, #0]

}
 800b31a:	0018      	movs	r0, r3
 800b31c:	46bd      	mov	sp, r7
 800b31e:	b005      	add	sp, #20
 800b320:	bd90      	pop	{r4, r7, pc}
 800b322:	46c0      	nop			@ (mov r8, r8)
 800b324:	20000660 	.word	0x20000660
 800b328:	20000664 	.word	0x20000664
 800b32c:	20000e70 	.word	0x20000e70

0800b330 <TP4_fogger_O_P>:



uint8_t TP4_fogger_O_P(float hum_Value, uint8_t Envir_HT_Error)
{
 800b330:	b590      	push	{r4, r7, lr}
 800b332:	b085      	sub	sp, #20
 800b334:	af00      	add	r7, sp, #0
 800b336:	6078      	str	r0, [r7, #4]
 800b338:	000a      	movs	r2, r1
 800b33a:	1cfb      	adds	r3, r7, #3
 800b33c:	701a      	strb	r2, [r3, #0]
    uint8_t status = 0;
 800b33e:	230f      	movs	r3, #15
 800b340:	18fb      	adds	r3, r7, r3
 800b342:	2200      	movs	r2, #0
 800b344:	701a      	strb	r2, [r3, #0]
    static uint16_t last_state = 0;
    uint16_t new_state;


    if ((hum_Value <= HUM_FOG_MINsetpoint) && (!Envir_HT_Error) && (!fogger_delay_active)) {
 800b346:	4b32      	ldr	r3, [pc, #200]	@ (800b410 <TP4_fogger_O_P+0xe0>)
 800b348:	681b      	ldr	r3, [r3, #0]
 800b34a:	0018      	movs	r0, r3
 800b34c:	f7f6 faa8 	bl	80018a0 <__aeabi_ui2f>
 800b350:	1c03      	adds	r3, r0, #0
 800b352:	1c19      	adds	r1, r3, #0
 800b354:	6878      	ldr	r0, [r7, #4]
 800b356:	f7f5 f8c3 	bl	80004e0 <__aeabi_fcmple>
 800b35a:	1e03      	subs	r3, r0, #0
 800b35c:	d00c      	beq.n	800b378 <TP4_fogger_O_P+0x48>
 800b35e:	1cfb      	adds	r3, r7, #3
 800b360:	781b      	ldrb	r3, [r3, #0]
 800b362:	2b00      	cmp	r3, #0
 800b364:	d108      	bne.n	800b378 <TP4_fogger_O_P+0x48>
 800b366:	4b2b      	ldr	r3, [pc, #172]	@ (800b414 <TP4_fogger_O_P+0xe4>)
 800b368:	781b      	ldrb	r3, [r3, #0]
 800b36a:	2b00      	cmp	r3, #0
 800b36c:	d104      	bne.n	800b378 <TP4_fogger_O_P+0x48>
        new_state = TP4_OUTPUT_ON;
 800b36e:	230c      	movs	r3, #12
 800b370:	18fb      	adds	r3, r7, r3
 800b372:	225a      	movs	r2, #90	@ 0x5a
 800b374:	801a      	strh	r2, [r3, #0]
 800b376:	e02a      	b.n	800b3ce <TP4_fogger_O_P+0x9e>
    }

    else if ((hum_Value >= HUM_FOG_MAXsetpoint) || (Envir_HT_Error)) {
 800b378:	4b27      	ldr	r3, [pc, #156]	@ (800b418 <TP4_fogger_O_P+0xe8>)
 800b37a:	681b      	ldr	r3, [r3, #0]
 800b37c:	0018      	movs	r0, r3
 800b37e:	f7f6 fa8f 	bl	80018a0 <__aeabi_ui2f>
 800b382:	1c03      	adds	r3, r0, #0
 800b384:	1c19      	adds	r1, r3, #0
 800b386:	6878      	ldr	r0, [r7, #4]
 800b388:	f7f5 f8be 	bl	8000508 <__aeabi_fcmpge>
 800b38c:	1e03      	subs	r3, r0, #0
 800b38e:	d103      	bne.n	800b398 <TP4_fogger_O_P+0x68>
 800b390:	1cfb      	adds	r3, r7, #3
 800b392:	781b      	ldrb	r3, [r3, #0]
 800b394:	2b00      	cmp	r3, #0
 800b396:	d015      	beq.n	800b3c4 <TP4_fogger_O_P+0x94>
        new_state = TP4_OUTPUT_OFF;
 800b398:	210c      	movs	r1, #12
 800b39a:	187b      	adds	r3, r7, r1
 800b39c:	22e1      	movs	r2, #225	@ 0xe1
 800b39e:	0092      	lsls	r2, r2, #2
 800b3a0:	801a      	strh	r2, [r3, #0]


        if (last_state == TP4_OUTPUT_ON && new_state == TP4_OUTPUT_OFF) {
 800b3a2:	4b1e      	ldr	r3, [pc, #120]	@ (800b41c <TP4_fogger_O_P+0xec>)
 800b3a4:	881b      	ldrh	r3, [r3, #0]
 800b3a6:	2b5a      	cmp	r3, #90	@ 0x5a
 800b3a8:	d110      	bne.n	800b3cc <TP4_fogger_O_P+0x9c>
 800b3aa:	187b      	adds	r3, r7, r1
 800b3ac:	881a      	ldrh	r2, [r3, #0]
 800b3ae:	23e1      	movs	r3, #225	@ 0xe1
 800b3b0:	009b      	lsls	r3, r3, #2
 800b3b2:	429a      	cmp	r2, r3
 800b3b4:	d10a      	bne.n	800b3cc <TP4_fogger_O_P+0x9c>
            fogger_delay_active = 1;
 800b3b6:	4b17      	ldr	r3, [pc, #92]	@ (800b414 <TP4_fogger_O_P+0xe4>)
 800b3b8:	2201      	movs	r2, #1
 800b3ba:	701a      	strb	r2, [r3, #0]
            fogger_delay_counter = 0;
 800b3bc:	4b18      	ldr	r3, [pc, #96]	@ (800b420 <TP4_fogger_O_P+0xf0>)
 800b3be:	2200      	movs	r2, #0
 800b3c0:	601a      	str	r2, [r3, #0]
        if (last_state == TP4_OUTPUT_ON && new_state == TP4_OUTPUT_OFF) {
 800b3c2:	e003      	b.n	800b3cc <TP4_fogger_O_P+0x9c>
        }
    }
    else {
        return status;
 800b3c4:	230f      	movs	r3, #15
 800b3c6:	18fb      	adds	r3, r7, r3
 800b3c8:	781b      	ldrb	r3, [r3, #0]
 800b3ca:	e01d      	b.n	800b408 <TP4_fogger_O_P+0xd8>
        if (last_state == TP4_OUTPUT_ON && new_state == TP4_OUTPUT_OFF) {
 800b3cc:	46c0      	nop			@ (mov r8, r8)
    }

    if (new_state != last_state) {
 800b3ce:	4b13      	ldr	r3, [pc, #76]	@ (800b41c <TP4_fogger_O_P+0xec>)
 800b3d0:	881b      	ldrh	r3, [r3, #0]
 800b3d2:	240c      	movs	r4, #12
 800b3d4:	193a      	adds	r2, r7, r4
 800b3d6:	8812      	ldrh	r2, [r2, #0]
 800b3d8:	429a      	cmp	r2, r3
 800b3da:	d012      	beq.n	800b402 <TP4_fogger_O_P+0xd2>
        status = Write_Single_Register(TP4_Write_Address,
 800b3dc:	193b      	adds	r3, r7, r4
 800b3de:	881b      	ldrh	r3, [r3, #0]
 800b3e0:	001a      	movs	r2, r3
 800b3e2:	2108      	movs	r1, #8
 800b3e4:	2001      	movs	r0, #1
 800b3e6:	f7fc ff19 	bl	800821c <Write_Single_Register>
 800b3ea:	0002      	movs	r2, r0
 800b3ec:	210f      	movs	r1, #15
 800b3ee:	187b      	adds	r3, r7, r1
 800b3f0:	701a      	strb	r2, [r3, #0]
                                       TP4_Write_fogger,
                                       new_state);
        if (status == 0)
 800b3f2:	187b      	adds	r3, r7, r1
 800b3f4:	781b      	ldrb	r3, [r3, #0]
 800b3f6:	2b00      	cmp	r3, #0
 800b3f8:	d103      	bne.n	800b402 <TP4_fogger_O_P+0xd2>
            last_state = new_state;
 800b3fa:	4b08      	ldr	r3, [pc, #32]	@ (800b41c <TP4_fogger_O_P+0xec>)
 800b3fc:	193a      	adds	r2, r7, r4
 800b3fe:	8812      	ldrh	r2, [r2, #0]
 800b400:	801a      	strh	r2, [r3, #0]
    }

    return status;
 800b402:	230f      	movs	r3, #15
 800b404:	18fb      	adds	r3, r7, r3
 800b406:	781b      	ldrb	r3, [r3, #0]
}
 800b408:	0018      	movs	r0, r3
 800b40a:	46bd      	mov	sp, r7
 800b40c:	b005      	add	sp, #20
 800b40e:	bd90      	pop	{r4, r7, pc}
 800b410:	20000668 	.word	0x20000668
 800b414:	200009ce 	.word	0x200009ce
 800b418:	2000066c 	.word	0x2000066c
 800b41c:	20000e72 	.word	0x20000e72
 800b420:	200009f4 	.word	0x200009f4

0800b424 <TP4_Decode_Outputs>:





void TP4_Decode_Outputs(int16_t status){
 800b424:	b580      	push	{r7, lr}
 800b426:	b082      	sub	sp, #8
 800b428:	af00      	add	r7, sp, #0
 800b42a:	0002      	movs	r2, r0
 800b42c:	1dbb      	adds	r3, r7, #6
 800b42e:	801a      	strh	r2, [r3, #0]

	 if (status & 1) {
 800b430:	1dbb      	adds	r3, r7, #6
 800b432:	881b      	ldrh	r3, [r3, #0]
 800b434:	001a      	movs	r2, r3
 800b436:	2301      	movs	r3, #1
 800b438:	4013      	ands	r3, r2
 800b43a:	d003      	beq.n	800b444 <TP4_Decode_Outputs+0x20>
	        FAN_Status=1;
 800b43c:	4b12      	ldr	r3, [pc, #72]	@ (800b488 <TP4_Decode_Outputs+0x64>)
 800b43e:	2201      	movs	r2, #1
 800b440:	701a      	strb	r2, [r3, #0]
 800b442:	e002      	b.n	800b44a <TP4_Decode_Outputs+0x26>
	    } else {
	    	 FAN_Status=0;
 800b444:	4b10      	ldr	r3, [pc, #64]	@ (800b488 <TP4_Decode_Outputs+0x64>)
 800b446:	2200      	movs	r2, #0
 800b448:	701a      	strb	r2, [r3, #0]
	    }

	    if (status & 2) {
 800b44a:	1dbb      	adds	r3, r7, #6
 800b44c:	881b      	ldrh	r3, [r3, #0]
 800b44e:	001a      	movs	r2, r3
 800b450:	2302      	movs	r3, #2
 800b452:	4013      	ands	r3, r2
 800b454:	d003      	beq.n	800b45e <TP4_Decode_Outputs+0x3a>
	        Curtain_Status=1;
 800b456:	4b0d      	ldr	r3, [pc, #52]	@ (800b48c <TP4_Decode_Outputs+0x68>)
 800b458:	2201      	movs	r2, #1
 800b45a:	701a      	strb	r2, [r3, #0]
 800b45c:	e002      	b.n	800b464 <TP4_Decode_Outputs+0x40>
	    } else {
	    	Curtain_Status=0;
 800b45e:	4b0b      	ldr	r3, [pc, #44]	@ (800b48c <TP4_Decode_Outputs+0x68>)
 800b460:	2200      	movs	r2, #0
 800b462:	701a      	strb	r2, [r3, #0]
	    	//Curtain_Status=1;
	    } else {
	    	//  Curtain_Status=0;
	    }

	    if (status & 8) {
 800b464:	1dbb      	adds	r3, r7, #6
 800b466:	881b      	ldrh	r3, [r3, #0]
 800b468:	001a      	movs	r2, r3
 800b46a:	2308      	movs	r3, #8
 800b46c:	4013      	ands	r3, r2
 800b46e:	d003      	beq.n	800b478 <TP4_Decode_Outputs+0x54>
	    	Fogger_Status=1;
 800b470:	4b07      	ldr	r3, [pc, #28]	@ (800b490 <TP4_Decode_Outputs+0x6c>)
 800b472:	2201      	movs	r2, #1
 800b474:	701a      	strb	r2, [r3, #0]
	    } else {
	    	Fogger_Status=0;
	    }

}
 800b476:	e002      	b.n	800b47e <TP4_Decode_Outputs+0x5a>
	    	Fogger_Status=0;
 800b478:	4b05      	ldr	r3, [pc, #20]	@ (800b490 <TP4_Decode_Outputs+0x6c>)
 800b47a:	2200      	movs	r2, #0
 800b47c:	701a      	strb	r2, [r3, #0]
}
 800b47e:	46c0      	nop			@ (mov r8, r8)
 800b480:	46bd      	mov	sp, r7
 800b482:	b002      	add	sp, #8
 800b484:	bd80      	pop	{r7, pc}
 800b486:	46c0      	nop			@ (mov r8, r8)
 800b488:	20000e41 	.word	0x20000e41
 800b48c:	20000e42 	.word	0x20000e42
 800b490:	20000e43 	.word	0x20000e43

0800b494 <TP4_cirulation_Fan>:

void TP4_cirulation_Fan(uint16_t circulationfan_setpoint){
 800b494:	b580      	push	{r7, lr}
 800b496:	b082      	sub	sp, #8
 800b498:	af00      	add	r7, sp, #0
 800b49a:	0002      	movs	r2, r0
 800b49c:	1dbb      	adds	r3, r7, #6
 800b49e:	801a      	strh	r2, [r3, #0]
	 Tp4_Fan_WStatus = Write_Single_Register(TP4_Write_Address,TP4_Write_TEMP,circulationfan_setpoint);
 800b4a0:	1dbb      	adds	r3, r7, #6
 800b4a2:	881b      	ldrh	r3, [r3, #0]
 800b4a4:	001a      	movs	r2, r3
 800b4a6:	2105      	movs	r1, #5
 800b4a8:	2001      	movs	r0, #1
 800b4aa:	f7fc feb7 	bl	800821c <Write_Single_Register>
 800b4ae:	0003      	movs	r3, r0
 800b4b0:	b2da      	uxtb	r2, r3
 800b4b2:	4b03      	ldr	r3, [pc, #12]	@ (800b4c0 <TP4_cirulation_Fan+0x2c>)
 800b4b4:	701a      	strb	r2, [r3, #0]

}
 800b4b6:	46c0      	nop			@ (mov r8, r8)
 800b4b8:	46bd      	mov	sp, r7
 800b4ba:	b002      	add	sp, #8
 800b4bc:	bd80      	pop	{r7, pc}
 800b4be:	46c0      	nop			@ (mov r8, r8)
 800b4c0:	20000e44 	.word	0x20000e44

0800b4c4 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 800b4c4:	b580      	push	{r7, lr}
 800b4c6:	af00      	add	r7, sp, #0
  return 1;
 800b4c8:	2301      	movs	r3, #1
}
 800b4ca:	0018      	movs	r0, r3
 800b4cc:	46bd      	mov	sp, r7
 800b4ce:	bd80      	pop	{r7, pc}

0800b4d0 <_kill>:

int _kill(int pid, int sig)
{
 800b4d0:	b580      	push	{r7, lr}
 800b4d2:	b082      	sub	sp, #8
 800b4d4:	af00      	add	r7, sp, #0
 800b4d6:	6078      	str	r0, [r7, #4]
 800b4d8:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 800b4da:	f008 fedf 	bl	801429c <__errno>
 800b4de:	0003      	movs	r3, r0
 800b4e0:	2216      	movs	r2, #22
 800b4e2:	601a      	str	r2, [r3, #0]
  return -1;
 800b4e4:	2301      	movs	r3, #1
 800b4e6:	425b      	negs	r3, r3
}
 800b4e8:	0018      	movs	r0, r3
 800b4ea:	46bd      	mov	sp, r7
 800b4ec:	b002      	add	sp, #8
 800b4ee:	bd80      	pop	{r7, pc}

0800b4f0 <_exit>:

void _exit (int status)
{
 800b4f0:	b580      	push	{r7, lr}
 800b4f2:	b082      	sub	sp, #8
 800b4f4:	af00      	add	r7, sp, #0
 800b4f6:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 800b4f8:	2301      	movs	r3, #1
 800b4fa:	425a      	negs	r2, r3
 800b4fc:	687b      	ldr	r3, [r7, #4]
 800b4fe:	0011      	movs	r1, r2
 800b500:	0018      	movs	r0, r3
 800b502:	f7ff ffe5 	bl	800b4d0 <_kill>
  while (1) {}    /* Make sure we hang here */
 800b506:	46c0      	nop			@ (mov r8, r8)
 800b508:	e7fd      	b.n	800b506 <_exit+0x16>

0800b50a <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 800b50a:	b580      	push	{r7, lr}
 800b50c:	b086      	sub	sp, #24
 800b50e:	af00      	add	r7, sp, #0
 800b510:	60f8      	str	r0, [r7, #12]
 800b512:	60b9      	str	r1, [r7, #8]
 800b514:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800b516:	2300      	movs	r3, #0
 800b518:	617b      	str	r3, [r7, #20]
 800b51a:	e00a      	b.n	800b532 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 800b51c:	e000      	b.n	800b520 <_read+0x16>
 800b51e:	bf00      	nop
 800b520:	0001      	movs	r1, r0
 800b522:	68bb      	ldr	r3, [r7, #8]
 800b524:	1c5a      	adds	r2, r3, #1
 800b526:	60ba      	str	r2, [r7, #8]
 800b528:	b2ca      	uxtb	r2, r1
 800b52a:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800b52c:	697b      	ldr	r3, [r7, #20]
 800b52e:	3301      	adds	r3, #1
 800b530:	617b      	str	r3, [r7, #20]
 800b532:	697a      	ldr	r2, [r7, #20]
 800b534:	687b      	ldr	r3, [r7, #4]
 800b536:	429a      	cmp	r2, r3
 800b538:	dbf0      	blt.n	800b51c <_read+0x12>
  }

  return len;
 800b53a:	687b      	ldr	r3, [r7, #4]
}
 800b53c:	0018      	movs	r0, r3
 800b53e:	46bd      	mov	sp, r7
 800b540:	b006      	add	sp, #24
 800b542:	bd80      	pop	{r7, pc}

0800b544 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 800b544:	b580      	push	{r7, lr}
 800b546:	b086      	sub	sp, #24
 800b548:	af00      	add	r7, sp, #0
 800b54a:	60f8      	str	r0, [r7, #12]
 800b54c:	60b9      	str	r1, [r7, #8]
 800b54e:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800b550:	2300      	movs	r3, #0
 800b552:	617b      	str	r3, [r7, #20]
 800b554:	e009      	b.n	800b56a <_write+0x26>
  {
    __io_putchar(*ptr++);
 800b556:	68bb      	ldr	r3, [r7, #8]
 800b558:	1c5a      	adds	r2, r3, #1
 800b55a:	60ba      	str	r2, [r7, #8]
 800b55c:	781b      	ldrb	r3, [r3, #0]
 800b55e:	0018      	movs	r0, r3
 800b560:	e000      	b.n	800b564 <_write+0x20>
 800b562:	bf00      	nop
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800b564:	697b      	ldr	r3, [r7, #20]
 800b566:	3301      	adds	r3, #1
 800b568:	617b      	str	r3, [r7, #20]
 800b56a:	697a      	ldr	r2, [r7, #20]
 800b56c:	687b      	ldr	r3, [r7, #4]
 800b56e:	429a      	cmp	r2, r3
 800b570:	dbf1      	blt.n	800b556 <_write+0x12>
  }
  return len;
 800b572:	687b      	ldr	r3, [r7, #4]
}
 800b574:	0018      	movs	r0, r3
 800b576:	46bd      	mov	sp, r7
 800b578:	b006      	add	sp, #24
 800b57a:	bd80      	pop	{r7, pc}

0800b57c <_close>:

int _close(int file)
{
 800b57c:	b580      	push	{r7, lr}
 800b57e:	b082      	sub	sp, #8
 800b580:	af00      	add	r7, sp, #0
 800b582:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 800b584:	2301      	movs	r3, #1
 800b586:	425b      	negs	r3, r3
}
 800b588:	0018      	movs	r0, r3
 800b58a:	46bd      	mov	sp, r7
 800b58c:	b002      	add	sp, #8
 800b58e:	bd80      	pop	{r7, pc}

0800b590 <_fstat>:


int _fstat(int file, struct stat *st)
{
 800b590:	b580      	push	{r7, lr}
 800b592:	b082      	sub	sp, #8
 800b594:	af00      	add	r7, sp, #0
 800b596:	6078      	str	r0, [r7, #4]
 800b598:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 800b59a:	683b      	ldr	r3, [r7, #0]
 800b59c:	2280      	movs	r2, #128	@ 0x80
 800b59e:	0192      	lsls	r2, r2, #6
 800b5a0:	605a      	str	r2, [r3, #4]
  return 0;
 800b5a2:	2300      	movs	r3, #0
}
 800b5a4:	0018      	movs	r0, r3
 800b5a6:	46bd      	mov	sp, r7
 800b5a8:	b002      	add	sp, #8
 800b5aa:	bd80      	pop	{r7, pc}

0800b5ac <_isatty>:

int _isatty(int file)
{
 800b5ac:	b580      	push	{r7, lr}
 800b5ae:	b082      	sub	sp, #8
 800b5b0:	af00      	add	r7, sp, #0
 800b5b2:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 800b5b4:	2301      	movs	r3, #1
}
 800b5b6:	0018      	movs	r0, r3
 800b5b8:	46bd      	mov	sp, r7
 800b5ba:	b002      	add	sp, #8
 800b5bc:	bd80      	pop	{r7, pc}

0800b5be <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 800b5be:	b580      	push	{r7, lr}
 800b5c0:	b084      	sub	sp, #16
 800b5c2:	af00      	add	r7, sp, #0
 800b5c4:	60f8      	str	r0, [r7, #12]
 800b5c6:	60b9      	str	r1, [r7, #8]
 800b5c8:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 800b5ca:	2300      	movs	r3, #0
}
 800b5cc:	0018      	movs	r0, r3
 800b5ce:	46bd      	mov	sp, r7
 800b5d0:	b004      	add	sp, #16
 800b5d2:	bd80      	pop	{r7, pc}

0800b5d4 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 800b5d4:	b580      	push	{r7, lr}
 800b5d6:	b086      	sub	sp, #24
 800b5d8:	af00      	add	r7, sp, #0
 800b5da:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 800b5dc:	4a14      	ldr	r2, [pc, #80]	@ (800b630 <_sbrk+0x5c>)
 800b5de:	4b15      	ldr	r3, [pc, #84]	@ (800b634 <_sbrk+0x60>)
 800b5e0:	1ad3      	subs	r3, r2, r3
 800b5e2:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 800b5e4:	697b      	ldr	r3, [r7, #20]
 800b5e6:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 800b5e8:	4b13      	ldr	r3, [pc, #76]	@ (800b638 <_sbrk+0x64>)
 800b5ea:	681b      	ldr	r3, [r3, #0]
 800b5ec:	2b00      	cmp	r3, #0
 800b5ee:	d102      	bne.n	800b5f6 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 800b5f0:	4b11      	ldr	r3, [pc, #68]	@ (800b638 <_sbrk+0x64>)
 800b5f2:	4a12      	ldr	r2, [pc, #72]	@ (800b63c <_sbrk+0x68>)
 800b5f4:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800b5f6:	4b10      	ldr	r3, [pc, #64]	@ (800b638 <_sbrk+0x64>)
 800b5f8:	681a      	ldr	r2, [r3, #0]
 800b5fa:	687b      	ldr	r3, [r7, #4]
 800b5fc:	18d3      	adds	r3, r2, r3
 800b5fe:	693a      	ldr	r2, [r7, #16]
 800b600:	429a      	cmp	r2, r3
 800b602:	d207      	bcs.n	800b614 <_sbrk+0x40>
  {
    errno = ENOMEM;
 800b604:	f008 fe4a 	bl	801429c <__errno>
 800b608:	0003      	movs	r3, r0
 800b60a:	220c      	movs	r2, #12
 800b60c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800b60e:	2301      	movs	r3, #1
 800b610:	425b      	negs	r3, r3
 800b612:	e009      	b.n	800b628 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 800b614:	4b08      	ldr	r3, [pc, #32]	@ (800b638 <_sbrk+0x64>)
 800b616:	681b      	ldr	r3, [r3, #0]
 800b618:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800b61a:	4b07      	ldr	r3, [pc, #28]	@ (800b638 <_sbrk+0x64>)
 800b61c:	681a      	ldr	r2, [r3, #0]
 800b61e:	687b      	ldr	r3, [r7, #4]
 800b620:	18d2      	adds	r2, r2, r3
 800b622:	4b05      	ldr	r3, [pc, #20]	@ (800b638 <_sbrk+0x64>)
 800b624:	601a      	str	r2, [r3, #0]

  return (void *)prev_heap_end;
 800b626:	68fb      	ldr	r3, [r7, #12]
}
 800b628:	0018      	movs	r0, r3
 800b62a:	46bd      	mov	sp, r7
 800b62c:	b006      	add	sp, #24
 800b62e:	bd80      	pop	{r7, pc}
 800b630:	20009000 	.word	0x20009000
 800b634:	00000400 	.word	0x00000400
 800b638:	20000e74 	.word	0x20000e74
 800b63c:	20000fe8 	.word	0x20000fe8

0800b640 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 800b640:	b580      	push	{r7, lr}
 800b642:	af00      	add	r7, sp, #0
  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation */
#endif /* USER_VECT_TAB_ADDRESS */
}
 800b644:	46c0      	nop			@ (mov r8, r8)
 800b646:	46bd      	mov	sp, r7
 800b648:	bd80      	pop	{r7, pc}
	...

0800b64c <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 800b64c:	480d      	ldr	r0, [pc, #52]	@ (800b684 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 800b64e:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
  bl  SystemInit
 800b650:	f7ff fff6 	bl	800b640 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 800b654:	480c      	ldr	r0, [pc, #48]	@ (800b688 <LoopForever+0x6>)
  ldr r1, =_edata
 800b656:	490d      	ldr	r1, [pc, #52]	@ (800b68c <LoopForever+0xa>)
  ldr r2, =_sidata
 800b658:	4a0d      	ldr	r2, [pc, #52]	@ (800b690 <LoopForever+0xe>)
  movs r3, #0
 800b65a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800b65c:	e002      	b.n	800b664 <LoopCopyDataInit>

0800b65e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800b65e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800b660:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800b662:	3304      	adds	r3, #4

0800b664 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800b664:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800b666:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800b668:	d3f9      	bcc.n	800b65e <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800b66a:	4a0a      	ldr	r2, [pc, #40]	@ (800b694 <LoopForever+0x12>)
  ldr r4, =_ebss
 800b66c:	4c0a      	ldr	r4, [pc, #40]	@ (800b698 <LoopForever+0x16>)
  movs r3, #0
 800b66e:	2300      	movs	r3, #0
  b LoopFillZerobss
 800b670:	e001      	b.n	800b676 <LoopFillZerobss>

0800b672 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800b672:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800b674:	3204      	adds	r2, #4

0800b676 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800b676:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800b678:	d3fb      	bcc.n	800b672 <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 800b67a:	f008 fe15 	bl	80142a8 <__libc_init_array>
/* Call the application s entry point.*/
  bl main
 800b67e:	f7fd fd19 	bl	80090b4 <main>

0800b682 <LoopForever>:

LoopForever:
  b LoopForever
 800b682:	e7fe      	b.n	800b682 <LoopForever>
  ldr   r0, =_estack
 800b684:	20009000 	.word	0x20009000
  ldr r0, =_sdata
 800b688:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800b68c:	2000026c 	.word	0x2000026c
  ldr r2, =_sidata
 800b690:	08017888 	.word	0x08017888
  ldr r2, =_sbss
 800b694:	2000026c 	.word	0x2000026c
  ldr r4, =_ebss
 800b698:	20000fe4 	.word	0x20000fe4

0800b69c <ADC1_COMP_IRQHandler>:
 * @retval None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 800b69c:	e7fe      	b.n	800b69c <ADC1_COMP_IRQHandler>
	...

0800b6a0 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800b6a0:	b580      	push	{r7, lr}
 800b6a2:	b082      	sub	sp, #8
 800b6a4:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 800b6a6:	1dfb      	adds	r3, r7, #7
 800b6a8:	2200      	movs	r2, #0
 800b6aa:	701a      	strb	r2, [r3, #0]
#if (INSTRUCTION_CACHE_ENABLE == 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_DISABLE();
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800b6ac:	4b0b      	ldr	r3, [pc, #44]	@ (800b6dc <HAL_Init+0x3c>)
 800b6ae:	681a      	ldr	r2, [r3, #0]
 800b6b0:	4b0a      	ldr	r3, [pc, #40]	@ (800b6dc <HAL_Init+0x3c>)
 800b6b2:	2180      	movs	r1, #128	@ 0x80
 800b6b4:	0049      	lsls	r1, r1, #1
 800b6b6:	430a      	orrs	r2, r1
 800b6b8:	601a      	str	r2, [r3, #0]
#endif /* PREFETCH_ENABLE */

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 800b6ba:	2003      	movs	r0, #3
 800b6bc:	f000 f810 	bl	800b6e0 <HAL_InitTick>
 800b6c0:	1e03      	subs	r3, r0, #0
 800b6c2:	d003      	beq.n	800b6cc <HAL_Init+0x2c>
  {
    status = HAL_ERROR;
 800b6c4:	1dfb      	adds	r3, r7, #7
 800b6c6:	2201      	movs	r2, #1
 800b6c8:	701a      	strb	r2, [r3, #0]
 800b6ca:	e001      	b.n	800b6d0 <HAL_Init+0x30>
  }
  else
  {
  /* Init the low level hardware */
  HAL_MspInit();
 800b6cc:	f7fe fda4 	bl	800a218 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 800b6d0:	1dfb      	adds	r3, r7, #7
 800b6d2:	781b      	ldrb	r3, [r3, #0]
}
 800b6d4:	0018      	movs	r0, r3
 800b6d6:	46bd      	mov	sp, r7
 800b6d8:	b002      	add	sp, #8
 800b6da:	bd80      	pop	{r7, pc}
 800b6dc:	40022000 	.word	0x40022000

0800b6e0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800b6e0:	b590      	push	{r4, r7, lr}
 800b6e2:	b085      	sub	sp, #20
 800b6e4:	af00      	add	r7, sp, #0
 800b6e6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 800b6e8:	230f      	movs	r3, #15
 800b6ea:	18fb      	adds	r3, r7, r3
 800b6ec:	2200      	movs	r2, #0
 800b6ee:	701a      	strb	r2, [r3, #0]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/ 
  if ((uint32_t)uwTickFreq != 0U)
 800b6f0:	4b1d      	ldr	r3, [pc, #116]	@ (800b768 <HAL_InitTick+0x88>)
 800b6f2:	781b      	ldrb	r3, [r3, #0]
 800b6f4:	2b00      	cmp	r3, #0
 800b6f6:	d02b      	beq.n	800b750 <HAL_InitTick+0x70>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U /(uint32_t)uwTickFreq)) == 0U)
 800b6f8:	4b1c      	ldr	r3, [pc, #112]	@ (800b76c <HAL_InitTick+0x8c>)
 800b6fa:	681c      	ldr	r4, [r3, #0]
 800b6fc:	4b1a      	ldr	r3, [pc, #104]	@ (800b768 <HAL_InitTick+0x88>)
 800b6fe:	781b      	ldrb	r3, [r3, #0]
 800b700:	0019      	movs	r1, r3
 800b702:	23fa      	movs	r3, #250	@ 0xfa
 800b704:	0098      	lsls	r0, r3, #2
 800b706:	f7f4 fd1b 	bl	8000140 <__udivsi3>
 800b70a:	0003      	movs	r3, r0
 800b70c:	0019      	movs	r1, r3
 800b70e:	0020      	movs	r0, r4
 800b710:	f7f4 fd16 	bl	8000140 <__udivsi3>
 800b714:	0003      	movs	r3, r0
 800b716:	0018      	movs	r0, r3
 800b718:	f001 fa0b 	bl	800cb32 <HAL_SYSTICK_Config>
 800b71c:	1e03      	subs	r3, r0, #0
 800b71e:	d112      	bne.n	800b746 <HAL_InitTick+0x66>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800b720:	687b      	ldr	r3, [r7, #4]
 800b722:	2b03      	cmp	r3, #3
 800b724:	d80a      	bhi.n	800b73c <HAL_InitTick+0x5c>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800b726:	6879      	ldr	r1, [r7, #4]
 800b728:	2301      	movs	r3, #1
 800b72a:	425b      	negs	r3, r3
 800b72c:	2200      	movs	r2, #0
 800b72e:	0018      	movs	r0, r3
 800b730:	f001 f9da 	bl	800cae8 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 800b734:	4b0e      	ldr	r3, [pc, #56]	@ (800b770 <HAL_InitTick+0x90>)
 800b736:	687a      	ldr	r2, [r7, #4]
 800b738:	601a      	str	r2, [r3, #0]
 800b73a:	e00d      	b.n	800b758 <HAL_InitTick+0x78>
      }
      else
      {
        status = HAL_ERROR;
 800b73c:	230f      	movs	r3, #15
 800b73e:	18fb      	adds	r3, r7, r3
 800b740:	2201      	movs	r2, #1
 800b742:	701a      	strb	r2, [r3, #0]
 800b744:	e008      	b.n	800b758 <HAL_InitTick+0x78>
      }
    }
    else
    {
      status = HAL_ERROR;
 800b746:	230f      	movs	r3, #15
 800b748:	18fb      	adds	r3, r7, r3
 800b74a:	2201      	movs	r2, #1
 800b74c:	701a      	strb	r2, [r3, #0]
 800b74e:	e003      	b.n	800b758 <HAL_InitTick+0x78>
    }
  }
  else
  {
    status = HAL_ERROR;
 800b750:	230f      	movs	r3, #15
 800b752:	18fb      	adds	r3, r7, r3
 800b754:	2201      	movs	r2, #1
 800b756:	701a      	strb	r2, [r3, #0]
  }

  /* Return function status */
  return status;
 800b758:	230f      	movs	r3, #15
 800b75a:	18fb      	adds	r3, r7, r3
 800b75c:	781b      	ldrb	r3, [r3, #0]
}
 800b75e:	0018      	movs	r0, r3
 800b760:	46bd      	mov	sp, r7
 800b762:	b005      	add	sp, #20
 800b764:	bd90      	pop	{r4, r7, pc}
 800b766:	46c0      	nop			@ (mov r8, r8)
 800b768:	20000018 	.word	0x20000018
 800b76c:	20000010 	.word	0x20000010
 800b770:	20000014 	.word	0x20000014

0800b774 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800b774:	b580      	push	{r7, lr}
 800b776:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 800b778:	4b05      	ldr	r3, [pc, #20]	@ (800b790 <HAL_IncTick+0x1c>)
 800b77a:	781b      	ldrb	r3, [r3, #0]
 800b77c:	001a      	movs	r2, r3
 800b77e:	4b05      	ldr	r3, [pc, #20]	@ (800b794 <HAL_IncTick+0x20>)
 800b780:	681b      	ldr	r3, [r3, #0]
 800b782:	18d2      	adds	r2, r2, r3
 800b784:	4b03      	ldr	r3, [pc, #12]	@ (800b794 <HAL_IncTick+0x20>)
 800b786:	601a      	str	r2, [r3, #0]
}
 800b788:	46c0      	nop			@ (mov r8, r8)
 800b78a:	46bd      	mov	sp, r7
 800b78c:	bd80      	pop	{r7, pc}
 800b78e:	46c0      	nop			@ (mov r8, r8)
 800b790:	20000018 	.word	0x20000018
 800b794:	20000e78 	.word	0x20000e78

0800b798 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800b798:	b580      	push	{r7, lr}
 800b79a:	af00      	add	r7, sp, #0
  return uwTick;
 800b79c:	4b02      	ldr	r3, [pc, #8]	@ (800b7a8 <HAL_GetTick+0x10>)
 800b79e:	681b      	ldr	r3, [r3, #0]
}
 800b7a0:	0018      	movs	r0, r3
 800b7a2:	46bd      	mov	sp, r7
 800b7a4:	bd80      	pop	{r7, pc}
 800b7a6:	46c0      	nop			@ (mov r8, r8)
 800b7a8:	20000e78 	.word	0x20000e78

0800b7ac <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800b7ac:	b580      	push	{r7, lr}
 800b7ae:	b084      	sub	sp, #16
 800b7b0:	af00      	add	r7, sp, #0
 800b7b2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800b7b4:	f7ff fff0 	bl	800b798 <HAL_GetTick>
 800b7b8:	0003      	movs	r3, r0
 800b7ba:	60bb      	str	r3, [r7, #8]
  uint32_t wait = Delay;
 800b7bc:	687b      	ldr	r3, [r7, #4]
 800b7be:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800b7c0:	68fb      	ldr	r3, [r7, #12]
 800b7c2:	3301      	adds	r3, #1
 800b7c4:	d005      	beq.n	800b7d2 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800b7c6:	4b0a      	ldr	r3, [pc, #40]	@ (800b7f0 <HAL_Delay+0x44>)
 800b7c8:	781b      	ldrb	r3, [r3, #0]
 800b7ca:	001a      	movs	r2, r3
 800b7cc:	68fb      	ldr	r3, [r7, #12]
 800b7ce:	189b      	adds	r3, r3, r2
 800b7d0:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800b7d2:	46c0      	nop			@ (mov r8, r8)
 800b7d4:	f7ff ffe0 	bl	800b798 <HAL_GetTick>
 800b7d8:	0002      	movs	r2, r0
 800b7da:	68bb      	ldr	r3, [r7, #8]
 800b7dc:	1ad3      	subs	r3, r2, r3
 800b7de:	68fa      	ldr	r2, [r7, #12]
 800b7e0:	429a      	cmp	r2, r3
 800b7e2:	d8f7      	bhi.n	800b7d4 <HAL_Delay+0x28>
  {
  }
}
 800b7e4:	46c0      	nop			@ (mov r8, r8)
 800b7e6:	46c0      	nop			@ (mov r8, r8)
 800b7e8:	46bd      	mov	sp, r7
 800b7ea:	b004      	add	sp, #16
 800b7ec:	bd80      	pop	{r7, pc}
 800b7ee:	46c0      	nop			@ (mov r8, r8)
 800b7f0:	20000018 	.word	0x20000018

0800b7f4 <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 800b7f4:	b580      	push	{r7, lr}
 800b7f6:	b082      	sub	sp, #8
 800b7f8:	af00      	add	r7, sp, #0
 800b7fa:	6078      	str	r0, [r7, #4]
 800b7fc:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 800b7fe:	687b      	ldr	r3, [r7, #4]
 800b800:	681b      	ldr	r3, [r3, #0]
 800b802:	4a05      	ldr	r2, [pc, #20]	@ (800b818 <LL_ADC_SetCommonPathInternalCh+0x24>)
 800b804:	401a      	ands	r2, r3
 800b806:	683b      	ldr	r3, [r7, #0]
 800b808:	431a      	orrs	r2, r3
 800b80a:	687b      	ldr	r3, [r7, #4]
 800b80c:	601a      	str	r2, [r3, #0]
}
 800b80e:	46c0      	nop			@ (mov r8, r8)
 800b810:	46bd      	mov	sp, r7
 800b812:	b002      	add	sp, #8
 800b814:	bd80      	pop	{r7, pc}
 800b816:	46c0      	nop			@ (mov r8, r8)
 800b818:	fe3fffff 	.word	0xfe3fffff

0800b81c <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 800b81c:	b580      	push	{r7, lr}
 800b81e:	b082      	sub	sp, #8
 800b820:	af00      	add	r7, sp, #0
 800b822:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 800b824:	687b      	ldr	r3, [r7, #4]
 800b826:	681a      	ldr	r2, [r3, #0]
 800b828:	23e0      	movs	r3, #224	@ 0xe0
 800b82a:	045b      	lsls	r3, r3, #17
 800b82c:	4013      	ands	r3, r2
}
 800b82e:	0018      	movs	r0, r3
 800b830:	46bd      	mov	sp, r7
 800b832:	b002      	add	sp, #8
 800b834:	bd80      	pop	{r7, pc}

0800b836 <LL_ADC_SetSamplingTimeCommonChannels>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_160CYCLES_5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetSamplingTimeCommonChannels(ADC_TypeDef *ADCx, uint32_t SamplingTimeY,
                                                          uint32_t SamplingTime)
{
 800b836:	b580      	push	{r7, lr}
 800b838:	b084      	sub	sp, #16
 800b83a:	af00      	add	r7, sp, #0
 800b83c:	60f8      	str	r0, [r7, #12]
 800b83e:	60b9      	str	r1, [r7, #8]
 800b840:	607a      	str	r2, [r7, #4]
  MODIFY_REG(ADCx->SMPR,
 800b842:	68fb      	ldr	r3, [r7, #12]
 800b844:	695b      	ldr	r3, [r3, #20]
 800b846:	68ba      	ldr	r2, [r7, #8]
 800b848:	2104      	movs	r1, #4
 800b84a:	400a      	ands	r2, r1
 800b84c:	2107      	movs	r1, #7
 800b84e:	4091      	lsls	r1, r2
 800b850:	000a      	movs	r2, r1
 800b852:	43d2      	mvns	r2, r2
 800b854:	401a      	ands	r2, r3
 800b856:	68bb      	ldr	r3, [r7, #8]
 800b858:	2104      	movs	r1, #4
 800b85a:	400b      	ands	r3, r1
 800b85c:	6879      	ldr	r1, [r7, #4]
 800b85e:	4099      	lsls	r1, r3
 800b860:	000b      	movs	r3, r1
 800b862:	431a      	orrs	r2, r3
 800b864:	68fb      	ldr	r3, [r7, #12]
 800b866:	615a      	str	r2, [r3, #20]
             ADC_SMPR_SMP1 << (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK),
             SamplingTime << (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK));
}
 800b868:	46c0      	nop			@ (mov r8, r8)
 800b86a:	46bd      	mov	sp, r7
 800b86c:	b004      	add	sp, #16
 800b86e:	bd80      	pop	{r7, pc}

0800b870 <LL_ADC_GetSamplingTimeCommonChannels>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_39CYCLES_5
  *         @arg @ref LL_ADC_SAMPLINGTIME_79CYCLES_5
  *         @arg @ref LL_ADC_SAMPLINGTIME_160CYCLES_5
  */
__STATIC_INLINE uint32_t LL_ADC_GetSamplingTimeCommonChannels(const ADC_TypeDef *ADCx, uint32_t SamplingTimeY)
{
 800b870:	b580      	push	{r7, lr}
 800b872:	b082      	sub	sp, #8
 800b874:	af00      	add	r7, sp, #0
 800b876:	6078      	str	r0, [r7, #4]
 800b878:	6039      	str	r1, [r7, #0]
  return (uint32_t)((READ_BIT(ADCx->SMPR, ADC_SMPR_SMP1 << (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK)))
 800b87a:	687b      	ldr	r3, [r7, #4]
 800b87c:	695b      	ldr	r3, [r3, #20]
 800b87e:	683a      	ldr	r2, [r7, #0]
 800b880:	2104      	movs	r1, #4
 800b882:	400a      	ands	r2, r1
 800b884:	2107      	movs	r1, #7
 800b886:	4091      	lsls	r1, r2
 800b888:	000a      	movs	r2, r1
 800b88a:	401a      	ands	r2, r3
                    >> (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK));
 800b88c:	683b      	ldr	r3, [r7, #0]
 800b88e:	2104      	movs	r1, #4
 800b890:	400b      	ands	r3, r1
  return (uint32_t)((READ_BIT(ADCx->SMPR, ADC_SMPR_SMP1 << (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK)))
 800b892:	40da      	lsrs	r2, r3
 800b894:	0013      	movs	r3, r2
}
 800b896:	0018      	movs	r0, r3
 800b898:	46bd      	mov	sp, r7
 800b89a:	b002      	add	sp, #8
 800b89c:	bd80      	pop	{r7, pc}

0800b89e <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(const ADC_TypeDef *ADCx)
{
 800b89e:	b580      	push	{r7, lr}
 800b8a0:	b082      	sub	sp, #8
 800b8a2:	af00      	add	r7, sp, #0
 800b8a4:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR1, ADC_CFGR1_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR1_EXTEN)) ? 1UL : 0UL);
 800b8a6:	687b      	ldr	r3, [r7, #4]
 800b8a8:	68da      	ldr	r2, [r3, #12]
 800b8aa:	23c0      	movs	r3, #192	@ 0xc0
 800b8ac:	011b      	lsls	r3, r3, #4
 800b8ae:	4013      	ands	r3, r2
 800b8b0:	d101      	bne.n	800b8b6 <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 800b8b2:	2301      	movs	r3, #1
 800b8b4:	e000      	b.n	800b8b8 <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 800b8b6:	2300      	movs	r3, #0
}
 800b8b8:	0018      	movs	r0, r3
 800b8ba:	46bd      	mov	sp, r7
 800b8bc:	b002      	add	sp, #8
 800b8be:	bd80      	pop	{r7, pc}

0800b8c0 <LL_ADC_REG_SetSequencerRanks>:
  *             only if sequencer is set in mode "not fully configurable",
  *             refer to function @ref LL_ADC_REG_SetSequencerConfigurable().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 800b8c0:	b580      	push	{r7, lr}
 800b8c2:	b084      	sub	sp, #16
 800b8c4:	af00      	add	r7, sp, #0
 800b8c6:	60f8      	str	r0, [r7, #12]
 800b8c8:	60b9      	str	r1, [r7, #8]
 800b8ca:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register depending on parameter "Rank".                               */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  MODIFY_REG(ADCx->CHSELR,
 800b8cc:	68fb      	ldr	r3, [r7, #12]
 800b8ce:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b8d0:	68ba      	ldr	r2, [r7, #8]
 800b8d2:	211f      	movs	r1, #31
 800b8d4:	400a      	ands	r2, r1
 800b8d6:	210f      	movs	r1, #15
 800b8d8:	4091      	lsls	r1, r2
 800b8da:	000a      	movs	r2, r1
 800b8dc:	43d2      	mvns	r2, r2
 800b8de:	401a      	ands	r2, r3
 800b8e0:	687b      	ldr	r3, [r7, #4]
 800b8e2:	0e9b      	lsrs	r3, r3, #26
 800b8e4:	210f      	movs	r1, #15
 800b8e6:	4019      	ands	r1, r3
 800b8e8:	68bb      	ldr	r3, [r7, #8]
 800b8ea:	201f      	movs	r0, #31
 800b8ec:	4003      	ands	r3, r0
 800b8ee:	4099      	lsls	r1, r3
 800b8f0:	000b      	movs	r3, r1
 800b8f2:	431a      	orrs	r2, r3
 800b8f4:	68fb      	ldr	r3, [r7, #12]
 800b8f6:	629a      	str	r2, [r3, #40]	@ 0x28
             ADC_CHSELR_SQ1 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK_SEQ) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS)
             << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 800b8f8:	46c0      	nop			@ (mov r8, r8)
 800b8fa:	46bd      	mov	sp, r7
 800b8fc:	b004      	add	sp, #16
 800b8fe:	bd80      	pop	{r7, pc}

0800b900 <LL_ADC_REG_SetSequencerChAdd>:
  *             only if sequencer is set in mode "not fully configurable",
  *             refer to function @ref LL_ADC_REG_SetSequencerConfigurable().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerChAdd(ADC_TypeDef *ADCx, uint32_t Channel)
{
 800b900:	b580      	push	{r7, lr}
 800b902:	b082      	sub	sp, #8
 800b904:	af00      	add	r7, sp, #0
 800b906:	6078      	str	r0, [r7, #4]
 800b908:	6039      	str	r1, [r7, #0]
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  SET_BIT(ADCx->CHSELR, (Channel & ADC_CHANNEL_ID_BITFIELD_MASK));
 800b90a:	687b      	ldr	r3, [r7, #4]
 800b90c:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800b90e:	683b      	ldr	r3, [r7, #0]
 800b910:	035b      	lsls	r3, r3, #13
 800b912:	0b5b      	lsrs	r3, r3, #13
 800b914:	431a      	orrs	r2, r3
 800b916:	687b      	ldr	r3, [r7, #4]
 800b918:	629a      	str	r2, [r3, #40]	@ 0x28
}
 800b91a:	46c0      	nop			@ (mov r8, r8)
 800b91c:	46bd      	mov	sp, r7
 800b91e:	b002      	add	sp, #8
 800b920:	bd80      	pop	{r7, pc}

0800b922 <LL_ADC_REG_SetSequencerChRem>:
  *             only if sequencer is set in mode "not fully configurable",
  *             refer to function @ref LL_ADC_REG_SetSequencerConfigurable().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerChRem(ADC_TypeDef *ADCx, uint32_t Channel)
{
 800b922:	b580      	push	{r7, lr}
 800b924:	b082      	sub	sp, #8
 800b926:	af00      	add	r7, sp, #0
 800b928:	6078      	str	r0, [r7, #4]
 800b92a:	6039      	str	r1, [r7, #0]
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  CLEAR_BIT(ADCx->CHSELR, (Channel & ADC_CHANNEL_ID_BITFIELD_MASK));
 800b92c:	687b      	ldr	r3, [r7, #4]
 800b92e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b930:	683a      	ldr	r2, [r7, #0]
 800b932:	0352      	lsls	r2, r2, #13
 800b934:	0b52      	lsrs	r2, r2, #13
 800b936:	43d2      	mvns	r2, r2
 800b938:	401a      	ands	r2, r3
 800b93a:	687b      	ldr	r3, [r7, #4]
 800b93c:	629a      	str	r2, [r3, #40]	@ 0x28
}
 800b93e:	46c0      	nop			@ (mov r8, r8)
 800b940:	46bd      	mov	sp, r7
 800b942:	b002      	add	sp, #8
 800b944:	bd80      	pop	{r7, pc}
	...

0800b948 <LL_ADC_SetChannelSamplingTime>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_1
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_2
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTimeY)
{
 800b948:	b580      	push	{r7, lr}
 800b94a:	b084      	sub	sp, #16
 800b94c:	af00      	add	r7, sp, #0
 800b94e:	60f8      	str	r0, [r7, #12]
 800b950:	60b9      	str	r1, [r7, #8]
 800b952:	607a      	str	r2, [r7, #4]
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  MODIFY_REG(ADCx->SMPR,
 800b954:	68fb      	ldr	r3, [r7, #12]
 800b956:	695b      	ldr	r3, [r3, #20]
 800b958:	68ba      	ldr	r2, [r7, #8]
 800b95a:	0212      	lsls	r2, r2, #8
 800b95c:	43d2      	mvns	r2, r2
 800b95e:	401a      	ands	r2, r3
 800b960:	68bb      	ldr	r3, [r7, #8]
 800b962:	021b      	lsls	r3, r3, #8
 800b964:	6879      	ldr	r1, [r7, #4]
 800b966:	400b      	ands	r3, r1
 800b968:	4904      	ldr	r1, [pc, #16]	@ (800b97c <LL_ADC_SetChannelSamplingTime+0x34>)
 800b96a:	400b      	ands	r3, r1
 800b96c:	431a      	orrs	r2, r3
 800b96e:	68fb      	ldr	r3, [r7, #12]
 800b970:	615a      	str	r2, [r3, #20]
             (Channel << ADC_SMPR_SMPSEL0_BITOFFSET_POS),
             (Channel << ADC_SMPR_SMPSEL0_BITOFFSET_POS) & (SamplingTimeY & ADC_SAMPLING_TIME_CH_MASK)
            );
}
 800b972:	46c0      	nop			@ (mov r8, r8)
 800b974:	46bd      	mov	sp, r7
 800b976:	b004      	add	sp, #16
 800b978:	bd80      	pop	{r7, pc}
 800b97a:	46c0      	nop			@ (mov r8, r8)
 800b97c:	07ffff00 	.word	0x07ffff00

0800b980 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 800b980:	b580      	push	{r7, lr}
 800b982:	b082      	sub	sp, #8
 800b984:	af00      	add	r7, sp, #0
 800b986:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 800b988:	687b      	ldr	r3, [r7, #4]
 800b98a:	689b      	ldr	r3, [r3, #8]
 800b98c:	4a05      	ldr	r2, [pc, #20]	@ (800b9a4 <LL_ADC_EnableInternalRegulator+0x24>)
 800b98e:	4013      	ands	r3, r2
 800b990:	2280      	movs	r2, #128	@ 0x80
 800b992:	0552      	lsls	r2, r2, #21
 800b994:	431a      	orrs	r2, r3
 800b996:	687b      	ldr	r3, [r7, #4]
 800b998:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 800b99a:	46c0      	nop			@ (mov r8, r8)
 800b99c:	46bd      	mov	sp, r7
 800b99e:	b002      	add	sp, #8
 800b9a0:	bd80      	pop	{r7, pc}
 800b9a2:	46c0      	nop			@ (mov r8, r8)
 800b9a4:	6fffffe8 	.word	0x6fffffe8

0800b9a8 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(const ADC_TypeDef *ADCx)
{
 800b9a8:	b580      	push	{r7, lr}
 800b9aa:	b082      	sub	sp, #8
 800b9ac:	af00      	add	r7, sp, #0
 800b9ae:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 800b9b0:	687b      	ldr	r3, [r7, #4]
 800b9b2:	689a      	ldr	r2, [r3, #8]
 800b9b4:	2380      	movs	r3, #128	@ 0x80
 800b9b6:	055b      	lsls	r3, r3, #21
 800b9b8:	401a      	ands	r2, r3
 800b9ba:	2380      	movs	r3, #128	@ 0x80
 800b9bc:	055b      	lsls	r3, r3, #21
 800b9be:	429a      	cmp	r2, r3
 800b9c0:	d101      	bne.n	800b9c6 <LL_ADC_IsInternalRegulatorEnabled+0x1e>
 800b9c2:	2301      	movs	r3, #1
 800b9c4:	e000      	b.n	800b9c8 <LL_ADC_IsInternalRegulatorEnabled+0x20>
 800b9c6:	2300      	movs	r3, #0
}
 800b9c8:	0018      	movs	r0, r3
 800b9ca:	46bd      	mov	sp, r7
 800b9cc:	b002      	add	sp, #8
 800b9ce:	bd80      	pop	{r7, pc}

0800b9d0 <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 800b9d0:	b580      	push	{r7, lr}
 800b9d2:	b082      	sub	sp, #8
 800b9d4:	af00      	add	r7, sp, #0
 800b9d6:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 800b9d8:	687b      	ldr	r3, [r7, #4]
 800b9da:	689b      	ldr	r3, [r3, #8]
 800b9dc:	4a04      	ldr	r2, [pc, #16]	@ (800b9f0 <LL_ADC_Enable+0x20>)
 800b9de:	4013      	ands	r3, r2
 800b9e0:	2201      	movs	r2, #1
 800b9e2:	431a      	orrs	r2, r3
 800b9e4:	687b      	ldr	r3, [r7, #4]
 800b9e6:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 800b9e8:	46c0      	nop			@ (mov r8, r8)
 800b9ea:	46bd      	mov	sp, r7
 800b9ec:	b002      	add	sp, #8
 800b9ee:	bd80      	pop	{r7, pc}
 800b9f0:	7fffffe8 	.word	0x7fffffe8

0800b9f4 <LL_ADC_Disable>:
  * @rmtoll CR       ADDIS          LL_ADC_Disable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Disable(ADC_TypeDef *ADCx)
{
 800b9f4:	b580      	push	{r7, lr}
 800b9f6:	b082      	sub	sp, #8
 800b9f8:	af00      	add	r7, sp, #0
 800b9fa:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 800b9fc:	687b      	ldr	r3, [r7, #4]
 800b9fe:	689b      	ldr	r3, [r3, #8]
 800ba00:	4a04      	ldr	r2, [pc, #16]	@ (800ba14 <LL_ADC_Disable+0x20>)
 800ba02:	4013      	ands	r3, r2
 800ba04:	2202      	movs	r2, #2
 800ba06:	431a      	orrs	r2, r3
 800ba08:	687b      	ldr	r3, [r7, #4]
 800ba0a:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADDIS);
}
 800ba0c:	46c0      	nop			@ (mov r8, r8)
 800ba0e:	46bd      	mov	sp, r7
 800ba10:	b002      	add	sp, #8
 800ba12:	bd80      	pop	{r7, pc}
 800ba14:	7fffffe8 	.word	0x7fffffe8

0800ba18 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(const ADC_TypeDef *ADCx)
{
 800ba18:	b580      	push	{r7, lr}
 800ba1a:	b082      	sub	sp, #8
 800ba1c:	af00      	add	r7, sp, #0
 800ba1e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 800ba20:	687b      	ldr	r3, [r7, #4]
 800ba22:	689b      	ldr	r3, [r3, #8]
 800ba24:	2201      	movs	r2, #1
 800ba26:	4013      	ands	r3, r2
 800ba28:	2b01      	cmp	r3, #1
 800ba2a:	d101      	bne.n	800ba30 <LL_ADC_IsEnabled+0x18>
 800ba2c:	2301      	movs	r3, #1
 800ba2e:	e000      	b.n	800ba32 <LL_ADC_IsEnabled+0x1a>
 800ba30:	2300      	movs	r3, #0
}
 800ba32:	0018      	movs	r0, r3
 800ba34:	46bd      	mov	sp, r7
 800ba36:	b002      	add	sp, #8
 800ba38:	bd80      	pop	{r7, pc}

0800ba3a <LL_ADC_IsDisableOngoing>:
  * @rmtoll CR       ADDIS          LL_ADC_IsDisableOngoing
  * @param  ADCx ADC instance
  * @retval 0: no ADC disable command on going.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDisableOngoing(const ADC_TypeDef *ADCx)
{
 800ba3a:	b580      	push	{r7, lr}
 800ba3c:	b082      	sub	sp, #8
 800ba3e:	af00      	add	r7, sp, #0
 800ba40:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADDIS) == (ADC_CR_ADDIS)) ? 1UL : 0UL);
 800ba42:	687b      	ldr	r3, [r7, #4]
 800ba44:	689b      	ldr	r3, [r3, #8]
 800ba46:	2202      	movs	r2, #2
 800ba48:	4013      	ands	r3, r2
 800ba4a:	2b02      	cmp	r3, #2
 800ba4c:	d101      	bne.n	800ba52 <LL_ADC_IsDisableOngoing+0x18>
 800ba4e:	2301      	movs	r3, #1
 800ba50:	e000      	b.n	800ba54 <LL_ADC_IsDisableOngoing+0x1a>
 800ba52:	2300      	movs	r3, #0
}
 800ba54:	0018      	movs	r0, r3
 800ba56:	46bd      	mov	sp, r7
 800ba58:	b002      	add	sp, #8
 800ba5a:	bd80      	pop	{r7, pc}

0800ba5c <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 800ba5c:	b580      	push	{r7, lr}
 800ba5e:	b082      	sub	sp, #8
 800ba60:	af00      	add	r7, sp, #0
 800ba62:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 800ba64:	687b      	ldr	r3, [r7, #4]
 800ba66:	689b      	ldr	r3, [r3, #8]
 800ba68:	4a04      	ldr	r2, [pc, #16]	@ (800ba7c <LL_ADC_REG_StartConversion+0x20>)
 800ba6a:	4013      	ands	r3, r2
 800ba6c:	2204      	movs	r2, #4
 800ba6e:	431a      	orrs	r2, r3
 800ba70:	687b      	ldr	r3, [r7, #4]
 800ba72:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 800ba74:	46c0      	nop			@ (mov r8, r8)
 800ba76:	46bd      	mov	sp, r7
 800ba78:	b002      	add	sp, #8
 800ba7a:	bd80      	pop	{r7, pc}
 800ba7c:	7fffffe8 	.word	0x7fffffe8

0800ba80 <LL_ADC_REG_StopConversion>:
  * @rmtoll CR       ADSTP          LL_ADC_REG_StopConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StopConversion(ADC_TypeDef *ADCx)
{
 800ba80:	b580      	push	{r7, lr}
 800ba82:	b082      	sub	sp, #8
 800ba84:	af00      	add	r7, sp, #0
 800ba86:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 800ba88:	687b      	ldr	r3, [r7, #4]
 800ba8a:	689b      	ldr	r3, [r3, #8]
 800ba8c:	4a04      	ldr	r2, [pc, #16]	@ (800baa0 <LL_ADC_REG_StopConversion+0x20>)
 800ba8e:	4013      	ands	r3, r2
 800ba90:	2210      	movs	r2, #16
 800ba92:	431a      	orrs	r2, r3
 800ba94:	687b      	ldr	r3, [r7, #4]
 800ba96:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTP);
}
 800ba98:	46c0      	nop			@ (mov r8, r8)
 800ba9a:	46bd      	mov	sp, r7
 800ba9c:	b002      	add	sp, #8
 800ba9e:	bd80      	pop	{r7, pc}
 800baa0:	7fffffe8 	.word	0x7fffffe8

0800baa4 <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 800baa4:	b580      	push	{r7, lr}
 800baa6:	b082      	sub	sp, #8
 800baa8:	af00      	add	r7, sp, #0
 800baaa:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 800baac:	687b      	ldr	r3, [r7, #4]
 800baae:	689b      	ldr	r3, [r3, #8]
 800bab0:	2204      	movs	r2, #4
 800bab2:	4013      	ands	r3, r2
 800bab4:	2b04      	cmp	r3, #4
 800bab6:	d101      	bne.n	800babc <LL_ADC_REG_IsConversionOngoing+0x18>
 800bab8:	2301      	movs	r3, #1
 800baba:	e000      	b.n	800babe <LL_ADC_REG_IsConversionOngoing+0x1a>
 800babc:	2300      	movs	r3, #0
}
 800babe:	0018      	movs	r0, r3
 800bac0:	46bd      	mov	sp, r7
 800bac2:	b002      	add	sp, #8
 800bac4:	bd80      	pop	{r7, pc}
	...

0800bac8 <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 800bac8:	b580      	push	{r7, lr}
 800baca:	b088      	sub	sp, #32
 800bacc:	af00      	add	r7, sp, #0
 800bace:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800bad0:	231f      	movs	r3, #31
 800bad2:	18fb      	adds	r3, r7, r3
 800bad4:	2200      	movs	r2, #0
 800bad6:	701a      	strb	r2, [r3, #0]
  uint32_t tmp_cfgr1 = 0UL;
 800bad8:	2300      	movs	r3, #0
 800bada:	61bb      	str	r3, [r7, #24]
  uint32_t tmp_cfgr2 = 0UL;
 800badc:	2300      	movs	r3, #0
 800bade:	617b      	str	r3, [r7, #20]
  uint32_t tmp_adc_reg_is_conversion_on_going;
  __IO uint32_t wait_loop_index = 0UL;
 800bae0:	2300      	movs	r3, #0
 800bae2:	60fb      	str	r3, [r7, #12]

  /* Check ADC handle */
  if (hadc == NULL)
 800bae4:	687b      	ldr	r3, [r7, #4]
 800bae6:	2b00      	cmp	r3, #0
 800bae8:	d101      	bne.n	800baee <HAL_ADC_Init+0x26>
  {
    return HAL_ERROR;
 800baea:	2301      	movs	r3, #1
 800baec:	e17f      	b.n	800bdee <HAL_ADC_Init+0x326>
  /* continuous mode is disabled.                                             */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 800baee:	687b      	ldr	r3, [r7, #4]
 800baf0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800baf2:	2b00      	cmp	r3, #0
 800baf4:	d10a      	bne.n	800bb0c <HAL_ADC_Init+0x44>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 800baf6:	687b      	ldr	r3, [r7, #4]
 800baf8:	0018      	movs	r0, r3
 800bafa:	f7fe fbb1 	bl	800a260 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 800bafe:	687b      	ldr	r3, [r7, #4]
 800bb00:	2200      	movs	r2, #0
 800bb02:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 800bb04:	687b      	ldr	r3, [r7, #4]
 800bb06:	2254      	movs	r2, #84	@ 0x54
 800bb08:	2100      	movs	r1, #0
 800bb0a:	5499      	strb	r1, [r3, r2]
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 800bb0c:	687b      	ldr	r3, [r7, #4]
 800bb0e:	681b      	ldr	r3, [r3, #0]
 800bb10:	0018      	movs	r0, r3
 800bb12:	f7ff ff49 	bl	800b9a8 <LL_ADC_IsInternalRegulatorEnabled>
 800bb16:	1e03      	subs	r3, r0, #0
 800bb18:	d115      	bne.n	800bb46 <HAL_ADC_Init+0x7e>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 800bb1a:	687b      	ldr	r3, [r7, #4]
 800bb1c:	681b      	ldr	r3, [r3, #0]
 800bb1e:	0018      	movs	r0, r3
 800bb20:	f7ff ff2e 	bl	800b980 <LL_ADC_EnableInternalRegulator>
    /* Delay for ADC stabilization time */
    /* Wait loop initialization and execution */
    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 800bb24:	4bb4      	ldr	r3, [pc, #720]	@ (800bdf8 <HAL_ADC_Init+0x330>)
 800bb26:	681b      	ldr	r3, [r3, #0]
 800bb28:	49b4      	ldr	r1, [pc, #720]	@ (800bdfc <HAL_ADC_Init+0x334>)
 800bb2a:	0018      	movs	r0, r3
 800bb2c:	f7f4 fb08 	bl	8000140 <__udivsi3>
 800bb30:	0003      	movs	r3, r0
 800bb32:	3301      	adds	r3, #1
 800bb34:	005b      	lsls	r3, r3, #1
 800bb36:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 800bb38:	e002      	b.n	800bb40 <HAL_ADC_Init+0x78>
    {
      wait_loop_index--;
 800bb3a:	68fb      	ldr	r3, [r7, #12]
 800bb3c:	3b01      	subs	r3, #1
 800bb3e:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 800bb40:	68fb      	ldr	r3, [r7, #12]
 800bb42:	2b00      	cmp	r3, #0
 800bb44:	d1f9      	bne.n	800bb3a <HAL_ADC_Init+0x72>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 800bb46:	687b      	ldr	r3, [r7, #4]
 800bb48:	681b      	ldr	r3, [r3, #0]
 800bb4a:	0018      	movs	r0, r3
 800bb4c:	f7ff ff2c 	bl	800b9a8 <LL_ADC_IsInternalRegulatorEnabled>
 800bb50:	1e03      	subs	r3, r0, #0
 800bb52:	d10f      	bne.n	800bb74 <HAL_ADC_Init+0xac>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800bb54:	687b      	ldr	r3, [r7, #4]
 800bb56:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800bb58:	2210      	movs	r2, #16
 800bb5a:	431a      	orrs	r2, r3
 800bb5c:	687b      	ldr	r3, [r7, #4]
 800bb5e:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800bb60:	687b      	ldr	r3, [r7, #4]
 800bb62:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800bb64:	2201      	movs	r2, #1
 800bb66:	431a      	orrs	r2, r3
 800bb68:	687b      	ldr	r3, [r7, #4]
 800bb6a:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 800bb6c:	231f      	movs	r3, #31
 800bb6e:	18fb      	adds	r3, r7, r3
 800bb70:	2201      	movs	r2, #1
 800bb72:	701a      	strb	r2, [r3, #0]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_reg_is_conversion_on_going = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 800bb74:	687b      	ldr	r3, [r7, #4]
 800bb76:	681b      	ldr	r3, [r3, #0]
 800bb78:	0018      	movs	r0, r3
 800bb7a:	f7ff ff93 	bl	800baa4 <LL_ADC_REG_IsConversionOngoing>
 800bb7e:	0003      	movs	r3, r0
 800bb80:	613b      	str	r3, [r7, #16]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 800bb82:	687b      	ldr	r3, [r7, #4]
 800bb84:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800bb86:	2210      	movs	r2, #16
 800bb88:	4013      	ands	r3, r2
 800bb8a:	d000      	beq.n	800bb8e <HAL_ADC_Init+0xc6>
 800bb8c:	e122      	b.n	800bdd4 <HAL_ADC_Init+0x30c>
      && (tmp_adc_reg_is_conversion_on_going == 0UL)
 800bb8e:	693b      	ldr	r3, [r7, #16]
 800bb90:	2b00      	cmp	r3, #0
 800bb92:	d000      	beq.n	800bb96 <HAL_ADC_Init+0xce>
 800bb94:	e11e      	b.n	800bdd4 <HAL_ADC_Init+0x30c>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800bb96:	687b      	ldr	r3, [r7, #4]
 800bb98:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800bb9a:	4a99      	ldr	r2, [pc, #612]	@ (800be00 <HAL_ADC_Init+0x338>)
 800bb9c:	4013      	ands	r3, r2
 800bb9e:	2202      	movs	r2, #2
 800bba0:	431a      	orrs	r2, r3
 800bba2:	687b      	ldr	r3, [r7, #4]
 800bba4:	659a      	str	r2, [r3, #88]	@ 0x58
    /*  - DMA continuous request                                              */
    /*  - Trigger frequency mode                                              */
    /* Note: If low power mode AutoPowerOff is enabled, ADC enable            */
    /*       and disable phases are performed automatically by hardware       */
    /*       (in this case, flag ADC_FLAG_RDY is not set).                    */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 800bba6:	687b      	ldr	r3, [r7, #4]
 800bba8:	681b      	ldr	r3, [r3, #0]
 800bbaa:	0018      	movs	r0, r3
 800bbac:	f7ff ff34 	bl	800ba18 <LL_ADC_IsEnabled>
 800bbb0:	1e03      	subs	r3, r0, #0
 800bbb2:	d000      	beq.n	800bbb6 <HAL_ADC_Init+0xee>
 800bbb4:	e0ad      	b.n	800bd12 <HAL_ADC_Init+0x24a>
      /* without needing to reconfigure all other ADC groups/channels         */
      /* parameters):                                                         */
      /*   - internal measurement paths (VrefInt, ...)                        */
      /*     (set into HAL_ADC_ConfigChannel() )                              */

      tmp_cfgr1 |= (hadc->Init.Resolution                                          |
 800bbb6:	687b      	ldr	r3, [r7, #4]
 800bbb8:	689a      	ldr	r2, [r3, #8]
                    ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)      |
 800bbba:	687b      	ldr	r3, [r7, #4]
 800bbbc:	7e1b      	ldrb	r3, [r3, #24]
 800bbbe:	039b      	lsls	r3, r3, #14
      tmp_cfgr1 |= (hadc->Init.Resolution                                          |
 800bbc0:	431a      	orrs	r2, r3
                    ADC_CFGR1_AUTOOFF((uint32_t)hadc->Init.LowPowerAutoPowerOff)   |
 800bbc2:	687b      	ldr	r3, [r7, #4]
 800bbc4:	7e5b      	ldrb	r3, [r3, #25]
 800bbc6:	03db      	lsls	r3, r3, #15
                    ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)      |
 800bbc8:	431a      	orrs	r2, r3
                    ADC_CFGR1_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)  |
 800bbca:	687b      	ldr	r3, [r7, #4]
 800bbcc:	7e9b      	ldrb	r3, [r3, #26]
 800bbce:	035b      	lsls	r3, r3, #13
                    ADC_CFGR1_AUTOOFF((uint32_t)hadc->Init.LowPowerAutoPowerOff)   |
 800bbd0:	431a      	orrs	r2, r3
                    ADC_CFGR1_OVERRUN(hadc->Init.Overrun)                          |
 800bbd2:	687b      	ldr	r3, [r7, #4]
 800bbd4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800bbd6:	2b00      	cmp	r3, #0
 800bbd8:	d002      	beq.n	800bbe0 <HAL_ADC_Init+0x118>
 800bbda:	2380      	movs	r3, #128	@ 0x80
 800bbdc:	015b      	lsls	r3, r3, #5
 800bbde:	e000      	b.n	800bbe2 <HAL_ADC_Init+0x11a>
 800bbe0:	2300      	movs	r3, #0
                    ADC_CFGR1_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)  |
 800bbe2:	431a      	orrs	r2, r3
                    hadc->Init.DataAlign                                           |
 800bbe4:	687b      	ldr	r3, [r7, #4]
 800bbe6:	68db      	ldr	r3, [r3, #12]
                    ADC_CFGR1_OVERRUN(hadc->Init.Overrun)                          |
 800bbe8:	431a      	orrs	r2, r3
                    ADC_SCAN_SEQ_MODE(hadc->Init.ScanConvMode)                     |
 800bbea:	687b      	ldr	r3, [r7, #4]
 800bbec:	691b      	ldr	r3, [r3, #16]
 800bbee:	2b00      	cmp	r3, #0
 800bbf0:	da04      	bge.n	800bbfc <HAL_ADC_Init+0x134>
 800bbf2:	687b      	ldr	r3, [r7, #4]
 800bbf4:	691b      	ldr	r3, [r3, #16]
 800bbf6:	005b      	lsls	r3, r3, #1
 800bbf8:	085b      	lsrs	r3, r3, #1
 800bbfa:	e001      	b.n	800bc00 <HAL_ADC_Init+0x138>
 800bbfc:	2380      	movs	r3, #128	@ 0x80
 800bbfe:	039b      	lsls	r3, r3, #14
                    hadc->Init.DataAlign                                           |
 800bc00:	431a      	orrs	r2, r3
                    ADC_CFGR1_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 800bc02:	687b      	ldr	r3, [r7, #4]
 800bc04:	212c      	movs	r1, #44	@ 0x2c
 800bc06:	5c5b      	ldrb	r3, [r3, r1]
 800bc08:	005b      	lsls	r3, r3, #1
                    ADC_SCAN_SEQ_MODE(hadc->Init.ScanConvMode)                     |
 800bc0a:	4313      	orrs	r3, r2
      tmp_cfgr1 |= (hadc->Init.Resolution                                          |
 800bc0c:	69ba      	ldr	r2, [r7, #24]
 800bc0e:	4313      	orrs	r3, r2
 800bc10:	61bb      	str	r3, [r7, #24]

      /* Update setting of discontinuous mode only if continuous mode is disabled */
      if (hadc->Init.DiscontinuousConvMode == ENABLE)
 800bc12:	687b      	ldr	r3, [r7, #4]
 800bc14:	2220      	movs	r2, #32
 800bc16:	5c9b      	ldrb	r3, [r3, r2]
 800bc18:	2b01      	cmp	r3, #1
 800bc1a:	d115      	bne.n	800bc48 <HAL_ADC_Init+0x180>
      {
        if (hadc->Init.ContinuousConvMode == DISABLE)
 800bc1c:	687b      	ldr	r3, [r7, #4]
 800bc1e:	7e9b      	ldrb	r3, [r3, #26]
 800bc20:	2b00      	cmp	r3, #0
 800bc22:	d105      	bne.n	800bc30 <HAL_ADC_Init+0x168>
        {
          /* Enable the selected ADC group regular discontinuous mode */
          tmp_cfgr1 |= ADC_CFGR1_DISCEN;
 800bc24:	69bb      	ldr	r3, [r7, #24]
 800bc26:	2280      	movs	r2, #128	@ 0x80
 800bc28:	0252      	lsls	r2, r2, #9
 800bc2a:	4313      	orrs	r3, r2
 800bc2c:	61bb      	str	r3, [r7, #24]
 800bc2e:	e00b      	b.n	800bc48 <HAL_ADC_Init+0x180>
          /* ADC regular group discontinuous was intended to be enabled,        */
          /* but ADC regular group modes continuous and sequencer discontinuous */
          /* cannot be enabled simultaneously.                                  */

          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800bc30:	687b      	ldr	r3, [r7, #4]
 800bc32:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800bc34:	2220      	movs	r2, #32
 800bc36:	431a      	orrs	r2, r3
 800bc38:	687b      	ldr	r3, [r7, #4]
 800bc3a:	659a      	str	r2, [r3, #88]	@ 0x58

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800bc3c:	687b      	ldr	r3, [r7, #4]
 800bc3e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800bc40:	2201      	movs	r2, #1
 800bc42:	431a      	orrs	r2, r3
 800bc44:	687b      	ldr	r3, [r7, #4]
 800bc46:	65da      	str	r2, [r3, #92]	@ 0x5c
      /* Enable external trigger if trigger selection is different of software  */
      /* start.                                                                 */
      /* Note: This configuration keeps the hardware feature of parameter       */
      /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
      /*       software start.                                                  */
      if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 800bc48:	687b      	ldr	r3, [r7, #4]
 800bc4a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800bc4c:	2b00      	cmp	r3, #0
 800bc4e:	d00a      	beq.n	800bc66 <HAL_ADC_Init+0x19e>
      {
        tmp_cfgr1 |= ((hadc->Init.ExternalTrigConv & ADC_CFGR1_EXTSEL) |
 800bc50:	687b      	ldr	r3, [r7, #4]
 800bc52:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800bc54:	23e0      	movs	r3, #224	@ 0xe0
 800bc56:	005b      	lsls	r3, r3, #1
 800bc58:	401a      	ands	r2, r3
                      hadc->Init.ExternalTrigConvEdge);
 800bc5a:	687b      	ldr	r3, [r7, #4]
 800bc5c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
        tmp_cfgr1 |= ((hadc->Init.ExternalTrigConv & ADC_CFGR1_EXTSEL) |
 800bc5e:	4313      	orrs	r3, r2
 800bc60:	69ba      	ldr	r2, [r7, #24]
 800bc62:	4313      	orrs	r3, r2
 800bc64:	61bb      	str	r3, [r7, #24]
      }

      /* Update ADC configuration register with previous settings */
      MODIFY_REG(hadc->Instance->CFGR1,
 800bc66:	687b      	ldr	r3, [r7, #4]
 800bc68:	681b      	ldr	r3, [r3, #0]
 800bc6a:	68db      	ldr	r3, [r3, #12]
 800bc6c:	4a65      	ldr	r2, [pc, #404]	@ (800be04 <HAL_ADC_Init+0x33c>)
 800bc6e:	4013      	ands	r3, r2
 800bc70:	0019      	movs	r1, r3
 800bc72:	687b      	ldr	r3, [r7, #4]
 800bc74:	681b      	ldr	r3, [r3, #0]
 800bc76:	69ba      	ldr	r2, [r7, #24]
 800bc78:	430a      	orrs	r2, r1
 800bc7a:	60da      	str	r2, [r3, #12]
                 ADC_CFGR1_ALIGN     |
                 ADC_CFGR1_SCANDIR   |
                 ADC_CFGR1_DMACFG,
                 tmp_cfgr1);

      tmp_cfgr2 |= ((hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
 800bc7c:	687b      	ldr	r3, [r7, #4]
 800bc7e:	685b      	ldr	r3, [r3, #4]
 800bc80:	0f9b      	lsrs	r3, r3, #30
 800bc82:	079a      	lsls	r2, r3, #30
                    hadc->Init.TriggerFrequencyMode
 800bc84:	687b      	ldr	r3, [r7, #4]
 800bc86:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
      tmp_cfgr2 |= ((hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
 800bc88:	4313      	orrs	r3, r2
 800bc8a:	697a      	ldr	r2, [r7, #20]
 800bc8c:	4313      	orrs	r3, r2
 800bc8e:	617b      	str	r3, [r7, #20]
                   );

      if (hadc->Init.OversamplingMode == ENABLE)
 800bc90:	687b      	ldr	r3, [r7, #4]
 800bc92:	223c      	movs	r2, #60	@ 0x3c
 800bc94:	5c9b      	ldrb	r3, [r3, r2]
 800bc96:	2b01      	cmp	r3, #1
 800bc98:	d111      	bne.n	800bcbe <HAL_ADC_Init+0x1f6>
      {
        tmp_cfgr2 |= (ADC_CFGR2_OVSE |
                      (hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
 800bc9a:	687b      	ldr	r3, [r7, #4]
 800bc9c:	685b      	ldr	r3, [r3, #4]
 800bc9e:	0f9b      	lsrs	r3, r3, #30
 800bca0:	079a      	lsls	r2, r3, #30
                      hadc->Init.Oversampling.Ratio         |
 800bca2:	687b      	ldr	r3, [r7, #4]
 800bca4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
                      (hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
 800bca6:	431a      	orrs	r2, r3
                      hadc->Init.Oversampling.RightBitShift |
 800bca8:	687b      	ldr	r3, [r7, #4]
 800bcaa:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
                      hadc->Init.Oversampling.Ratio         |
 800bcac:	431a      	orrs	r2, r3
                      hadc->Init.Oversampling.TriggeredMode
 800bcae:	687b      	ldr	r3, [r7, #4]
 800bcb0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
                      hadc->Init.Oversampling.RightBitShift |
 800bcb2:	431a      	orrs	r2, r3
        tmp_cfgr2 |= (ADC_CFGR2_OVSE |
 800bcb4:	697b      	ldr	r3, [r7, #20]
 800bcb6:	4313      	orrs	r3, r2
 800bcb8:	2201      	movs	r2, #1
 800bcba:	4313      	orrs	r3, r2
 800bcbc:	617b      	str	r3, [r7, #20]
                     );
      }

      MODIFY_REG(hadc->Instance->CFGR2,
 800bcbe:	687b      	ldr	r3, [r7, #4]
 800bcc0:	681b      	ldr	r3, [r3, #0]
 800bcc2:	691b      	ldr	r3, [r3, #16]
 800bcc4:	4a50      	ldr	r2, [pc, #320]	@ (800be08 <HAL_ADC_Init+0x340>)
 800bcc6:	4013      	ands	r3, r2
 800bcc8:	0019      	movs	r1, r3
 800bcca:	687b      	ldr	r3, [r7, #4]
 800bccc:	681b      	ldr	r3, [r3, #0]
 800bcce:	697a      	ldr	r2, [r7, #20]
 800bcd0:	430a      	orrs	r2, r1
 800bcd2:	611a      	str	r2, [r3, #16]
                 ADC_CFGR2_TOVS,
                 tmp_cfgr2);

      /* Configuration of ADC clock mode: asynchronous clock source           */
      /* with selectable prescaler.                                           */
      if (((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV1) &&
 800bcd4:	687b      	ldr	r3, [r7, #4]
 800bcd6:	685a      	ldr	r2, [r3, #4]
 800bcd8:	23c0      	movs	r3, #192	@ 0xc0
 800bcda:	061b      	lsls	r3, r3, #24
 800bcdc:	429a      	cmp	r2, r3
 800bcde:	d018      	beq.n	800bd12 <HAL_ADC_Init+0x24a>
          ((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV2) &&
 800bce0:	687b      	ldr	r3, [r7, #4]
 800bce2:	685a      	ldr	r2, [r3, #4]
      if (((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV1) &&
 800bce4:	2380      	movs	r3, #128	@ 0x80
 800bce6:	05db      	lsls	r3, r3, #23
 800bce8:	429a      	cmp	r2, r3
 800bcea:	d012      	beq.n	800bd12 <HAL_ADC_Init+0x24a>
          ((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV4))
 800bcec:	687b      	ldr	r3, [r7, #4]
 800bcee:	685a      	ldr	r2, [r3, #4]
          ((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV2) &&
 800bcf0:	2380      	movs	r3, #128	@ 0x80
 800bcf2:	061b      	lsls	r3, r3, #24
 800bcf4:	429a      	cmp	r2, r3
 800bcf6:	d00c      	beq.n	800bd12 <HAL_ADC_Init+0x24a>
      {
        MODIFY_REG(ADC1_COMMON->CCR,
 800bcf8:	4b44      	ldr	r3, [pc, #272]	@ (800be0c <HAL_ADC_Init+0x344>)
 800bcfa:	681b      	ldr	r3, [r3, #0]
 800bcfc:	4a44      	ldr	r2, [pc, #272]	@ (800be10 <HAL_ADC_Init+0x348>)
 800bcfe:	4013      	ands	r3, r2
 800bd00:	0019      	movs	r1, r3
 800bd02:	687b      	ldr	r3, [r7, #4]
 800bd04:	685a      	ldr	r2, [r3, #4]
 800bd06:	23f0      	movs	r3, #240	@ 0xf0
 800bd08:	039b      	lsls	r3, r3, #14
 800bd0a:	401a      	ands	r2, r3
 800bd0c:	4b3f      	ldr	r3, [pc, #252]	@ (800be0c <HAL_ADC_Init+0x344>)
 800bd0e:	430a      	orrs	r2, r1
 800bd10:	601a      	str	r2, [r3, #0]
                   hadc->Init.ClockPrescaler & ADC_CCR_PRESC);
      }
    }

    /* Channel sampling time configuration */
    LL_ADC_SetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1, hadc->Init.SamplingTimeCommon1);
 800bd12:	687b      	ldr	r3, [r7, #4]
 800bd14:	6818      	ldr	r0, [r3, #0]
 800bd16:	687b      	ldr	r3, [r7, #4]
 800bd18:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800bd1a:	001a      	movs	r2, r3
 800bd1c:	2100      	movs	r1, #0
 800bd1e:	f7ff fd8a 	bl	800b836 <LL_ADC_SetSamplingTimeCommonChannels>
    LL_ADC_SetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_2, hadc->Init.SamplingTimeCommon2);
 800bd22:	687b      	ldr	r3, [r7, #4]
 800bd24:	6818      	ldr	r0, [r3, #0]
 800bd26:	687b      	ldr	r3, [r7, #4]
 800bd28:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800bd2a:	493a      	ldr	r1, [pc, #232]	@ (800be14 <HAL_ADC_Init+0x34c>)
 800bd2c:	001a      	movs	r2, r3
 800bd2e:	f7ff fd82 	bl	800b836 <LL_ADC_SetSamplingTimeCommonChannels>
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */
    /*   Channels must be configured into each rank using function            */
    /*   "HAL_ADC_ConfigChannel()".                                           */
    if (hadc->Init.ScanConvMode == ADC_SCAN_DISABLE)
 800bd32:	687b      	ldr	r3, [r7, #4]
 800bd34:	691b      	ldr	r3, [r3, #16]
 800bd36:	2b00      	cmp	r3, #0
 800bd38:	d109      	bne.n	800bd4e <HAL_ADC_Init+0x286>
    {
      /* Set sequencer scan length by clearing ranks above rank 1             */
      /* and do not modify rank 1 value.                                      */
      SET_BIT(hadc->Instance->CHSELR,
 800bd3a:	687b      	ldr	r3, [r7, #4]
 800bd3c:	681b      	ldr	r3, [r3, #0]
 800bd3e:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800bd40:	687b      	ldr	r3, [r7, #4]
 800bd42:	681b      	ldr	r3, [r3, #0]
 800bd44:	2110      	movs	r1, #16
 800bd46:	4249      	negs	r1, r1
 800bd48:	430a      	orrs	r2, r1
 800bd4a:	629a      	str	r2, [r3, #40]	@ 0x28
 800bd4c:	e018      	b.n	800bd80 <HAL_ADC_Init+0x2b8>
              ADC_CHSELR_SQ2_TO_SQ8);
    }
    else if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 800bd4e:	687b      	ldr	r3, [r7, #4]
 800bd50:	691a      	ldr	r2, [r3, #16]
 800bd52:	2380      	movs	r3, #128	@ 0x80
 800bd54:	039b      	lsls	r3, r3, #14
 800bd56:	429a      	cmp	r2, r3
 800bd58:	d112      	bne.n	800bd80 <HAL_ADC_Init+0x2b8>
      /*          therefore after the first call of "HAL_ADC_Init()",       */
      /*          each rank corresponding to parameter "NbrOfConversion"    */
      /*          must be set using "HAL_ADC_ConfigChannel()".              */
      /*  - Set sequencer scan length by clearing ranks above maximum rank  */
      /*    and do not modify other ranks value.                            */
      MODIFY_REG(hadc->Instance->CHSELR,
 800bd5a:	687b      	ldr	r3, [r7, #4]
 800bd5c:	681b      	ldr	r3, [r3, #0]
 800bd5e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800bd60:	687b      	ldr	r3, [r7, #4]
 800bd62:	69db      	ldr	r3, [r3, #28]
 800bd64:	3b01      	subs	r3, #1
 800bd66:	009b      	lsls	r3, r3, #2
 800bd68:	221c      	movs	r2, #28
 800bd6a:	4013      	ands	r3, r2
 800bd6c:	2210      	movs	r2, #16
 800bd6e:	4252      	negs	r2, r2
 800bd70:	409a      	lsls	r2, r3
 800bd72:	0011      	movs	r1, r2
 800bd74:	687b      	ldr	r3, [r7, #4]
 800bd76:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 800bd78:	687b      	ldr	r3, [r7, #4]
 800bd7a:	681b      	ldr	r3, [r3, #0]
 800bd7c:	430a      	orrs	r2, r1
 800bd7e:	629a      	str	r2, [r3, #40]	@ 0x28
      /* Nothing to do */
    }

    /* Check back that ADC registers have effectively been configured to      */
    /* ensure of no potential problem of ADC core peripheral clocking.        */
    if (LL_ADC_GetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1)
 800bd80:	687b      	ldr	r3, [r7, #4]
 800bd82:	681b      	ldr	r3, [r3, #0]
 800bd84:	2100      	movs	r1, #0
 800bd86:	0018      	movs	r0, r3
 800bd88:	f7ff fd72 	bl	800b870 <LL_ADC_GetSamplingTimeCommonChannels>
 800bd8c:	0002      	movs	r2, r0
        == hadc->Init.SamplingTimeCommon1)
 800bd8e:	687b      	ldr	r3, [r7, #4]
 800bd90:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
    if (LL_ADC_GetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1)
 800bd92:	429a      	cmp	r2, r3
 800bd94:	d10b      	bne.n	800bdae <HAL_ADC_Init+0x2e6>
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 800bd96:	687b      	ldr	r3, [r7, #4]
 800bd98:	2200      	movs	r2, #0
 800bd9a:	65da      	str	r2, [r3, #92]	@ 0x5c

      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 800bd9c:	687b      	ldr	r3, [r7, #4]
 800bd9e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800bda0:	2203      	movs	r2, #3
 800bda2:	4393      	bics	r3, r2
 800bda4:	2201      	movs	r2, #1
 800bda6:	431a      	orrs	r2, r3
 800bda8:	687b      	ldr	r3, [r7, #4]
 800bdaa:	659a      	str	r2, [r3, #88]	@ 0x58
    if (LL_ADC_GetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1)
 800bdac:	e01c      	b.n	800bde8 <HAL_ADC_Init+0x320>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 800bdae:	687b      	ldr	r3, [r7, #4]
 800bdb0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800bdb2:	2212      	movs	r2, #18
 800bdb4:	4393      	bics	r3, r2
 800bdb6:	2210      	movs	r2, #16
 800bdb8:	431a      	orrs	r2, r3
 800bdba:	687b      	ldr	r3, [r7, #4]
 800bdbc:	659a      	str	r2, [r3, #88]	@ 0x58
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800bdbe:	687b      	ldr	r3, [r7, #4]
 800bdc0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800bdc2:	2201      	movs	r2, #1
 800bdc4:	431a      	orrs	r2, r3
 800bdc6:	687b      	ldr	r3, [r7, #4]
 800bdc8:	65da      	str	r2, [r3, #92]	@ 0x5c

      tmp_hal_status = HAL_ERROR;
 800bdca:	231f      	movs	r3, #31
 800bdcc:	18fb      	adds	r3, r7, r3
 800bdce:	2201      	movs	r2, #1
 800bdd0:	701a      	strb	r2, [r3, #0]
    if (LL_ADC_GetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1)
 800bdd2:	e009      	b.n	800bde8 <HAL_ADC_Init+0x320>

  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800bdd4:	687b      	ldr	r3, [r7, #4]
 800bdd6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800bdd8:	2210      	movs	r2, #16
 800bdda:	431a      	orrs	r2, r3
 800bddc:	687b      	ldr	r3, [r7, #4]
 800bdde:	659a      	str	r2, [r3, #88]	@ 0x58

    tmp_hal_status = HAL_ERROR;
 800bde0:	231f      	movs	r3, #31
 800bde2:	18fb      	adds	r3, r7, r3
 800bde4:	2201      	movs	r2, #1
 800bde6:	701a      	strb	r2, [r3, #0]
  }

  return tmp_hal_status;
 800bde8:	231f      	movs	r3, #31
 800bdea:	18fb      	adds	r3, r7, r3
 800bdec:	781b      	ldrb	r3, [r3, #0]
}
 800bdee:	0018      	movs	r0, r3
 800bdf0:	46bd      	mov	sp, r7
 800bdf2:	b008      	add	sp, #32
 800bdf4:	bd80      	pop	{r7, pc}
 800bdf6:	46c0      	nop			@ (mov r8, r8)
 800bdf8:	20000010 	.word	0x20000010
 800bdfc:	00030d40 	.word	0x00030d40
 800be00:	fffffefd 	.word	0xfffffefd
 800be04:	ffde0201 	.word	0xffde0201
 800be08:	1ffffc02 	.word	0x1ffffc02
 800be0c:	40012708 	.word	0x40012708
 800be10:	ffc3ffff 	.word	0xffc3ffff
 800be14:	07ffff04 	.word	0x07ffff04

0800be18 <HAL_ADC_Start>:
  * @note   Interruptions enabled in this function: None.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef *hadc)
{
 800be18:	b5b0      	push	{r4, r5, r7, lr}
 800be1a:	b084      	sub	sp, #16
 800be1c:	af00      	add	r7, sp, #0
 800be1e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 800be20:	687b      	ldr	r3, [r7, #4]
 800be22:	681b      	ldr	r3, [r3, #0]
 800be24:	0018      	movs	r0, r3
 800be26:	f7ff fe3d 	bl	800baa4 <LL_ADC_REG_IsConversionOngoing>
 800be2a:	1e03      	subs	r3, r0, #0
 800be2c:	d135      	bne.n	800be9a <HAL_ADC_Start+0x82>
  {
    __HAL_LOCK(hadc);
 800be2e:	687b      	ldr	r3, [r7, #4]
 800be30:	2254      	movs	r2, #84	@ 0x54
 800be32:	5c9b      	ldrb	r3, [r3, r2]
 800be34:	2b01      	cmp	r3, #1
 800be36:	d101      	bne.n	800be3c <HAL_ADC_Start+0x24>
 800be38:	2302      	movs	r3, #2
 800be3a:	e035      	b.n	800bea8 <HAL_ADC_Start+0x90>
 800be3c:	687b      	ldr	r3, [r7, #4]
 800be3e:	2254      	movs	r2, #84	@ 0x54
 800be40:	2101      	movs	r1, #1
 800be42:	5499      	strb	r1, [r3, r2]

    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 800be44:	250f      	movs	r5, #15
 800be46:	197c      	adds	r4, r7, r5
 800be48:	687b      	ldr	r3, [r7, #4]
 800be4a:	0018      	movs	r0, r3
 800be4c:	f000 fb28 	bl	800c4a0 <ADC_Enable>
 800be50:	0003      	movs	r3, r0
 800be52:	7023      	strb	r3, [r4, #0]

    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 800be54:	197b      	adds	r3, r7, r5
 800be56:	781b      	ldrb	r3, [r3, #0]
 800be58:	2b00      	cmp	r3, #0
 800be5a:	d119      	bne.n	800be90 <HAL_ADC_Start+0x78>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 800be5c:	687b      	ldr	r3, [r7, #4]
 800be5e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800be60:	4a13      	ldr	r2, [pc, #76]	@ (800beb0 <HAL_ADC_Start+0x98>)
 800be62:	4013      	ands	r3, r2
 800be64:	2280      	movs	r2, #128	@ 0x80
 800be66:	0052      	lsls	r2, r2, #1
 800be68:	431a      	orrs	r2, r3
 800be6a:	687b      	ldr	r3, [r7, #4]
 800be6c:	659a      	str	r2, [r3, #88]	@ 0x58
                        HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR | HAL_ADC_STATE_REG_EOSMP,
                        HAL_ADC_STATE_REG_BUSY);

      /* Set ADC error code */
      /* Reset all ADC error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 800be6e:	687b      	ldr	r3, [r7, #4]
 800be70:	2200      	movs	r2, #0
 800be72:	65da      	str	r2, [r3, #92]	@ 0x5c

      /* Clear ADC group regular conversion flag and overrun flag               */
      /* (To ensure of no unknown state from potential previous ADC operations) */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 800be74:	687b      	ldr	r3, [r7, #4]
 800be76:	681b      	ldr	r3, [r3, #0]
 800be78:	221c      	movs	r2, #28
 800be7a:	601a      	str	r2, [r3, #0]

      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 800be7c:	687b      	ldr	r3, [r7, #4]
 800be7e:	2254      	movs	r2, #84	@ 0x54
 800be80:	2100      	movs	r1, #0
 800be82:	5499      	strb	r1, [r3, r2]
      /* Enable conversion of regular group.                                  */
      /* If software start has been selected, conversion starts immediately.  */
      /* If external trigger has been selected, conversion will start at next */
      /* trigger event.                                                       */
      /* Start ADC group regular conversion */
      LL_ADC_REG_StartConversion(hadc->Instance);
 800be84:	687b      	ldr	r3, [r7, #4]
 800be86:	681b      	ldr	r3, [r3, #0]
 800be88:	0018      	movs	r0, r3
 800be8a:	f7ff fde7 	bl	800ba5c <LL_ADC_REG_StartConversion>
 800be8e:	e008      	b.n	800bea2 <HAL_ADC_Start+0x8a>
    }
    else
    {
      __HAL_UNLOCK(hadc);
 800be90:	687b      	ldr	r3, [r7, #4]
 800be92:	2254      	movs	r2, #84	@ 0x54
 800be94:	2100      	movs	r1, #0
 800be96:	5499      	strb	r1, [r3, r2]
 800be98:	e003      	b.n	800bea2 <HAL_ADC_Start+0x8a>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 800be9a:	230f      	movs	r3, #15
 800be9c:	18fb      	adds	r3, r7, r3
 800be9e:	2202      	movs	r2, #2
 800bea0:	701a      	strb	r2, [r3, #0]
  }

  return tmp_hal_status;
 800bea2:	230f      	movs	r3, #15
 800bea4:	18fb      	adds	r3, r7, r3
 800bea6:	781b      	ldrb	r3, [r3, #0]
}
 800bea8:	0018      	movs	r0, r3
 800beaa:	46bd      	mov	sp, r7
 800beac:	b004      	add	sp, #16
 800beae:	bdb0      	pop	{r4, r5, r7, pc}
 800beb0:	fffff0fe 	.word	0xfffff0fe

0800beb4 <HAL_ADC_Stop>:
  *         should be preliminarily stopped using HAL_ADCEx_InjectedStop function.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop(ADC_HandleTypeDef *hadc)
{
 800beb4:	b5b0      	push	{r4, r5, r7, lr}
 800beb6:	b084      	sub	sp, #16
 800beb8:	af00      	add	r7, sp, #0
 800beba:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  __HAL_LOCK(hadc);
 800bebc:	687b      	ldr	r3, [r7, #4]
 800bebe:	2254      	movs	r2, #84	@ 0x54
 800bec0:	5c9b      	ldrb	r3, [r3, r2]
 800bec2:	2b01      	cmp	r3, #1
 800bec4:	d101      	bne.n	800beca <HAL_ADC_Stop+0x16>
 800bec6:	2302      	movs	r3, #2
 800bec8:	e029      	b.n	800bf1e <HAL_ADC_Stop+0x6a>
 800beca:	687b      	ldr	r3, [r7, #4]
 800becc:	2254      	movs	r2, #84	@ 0x54
 800bece:	2101      	movs	r1, #1
 800bed0:	5499      	strb	r1, [r3, r2]

  /* 1. Stop potential conversion on going, on ADC group regular */
  tmp_hal_status = ADC_ConversionStop(hadc);
 800bed2:	250f      	movs	r5, #15
 800bed4:	197c      	adds	r4, r7, r5
 800bed6:	687b      	ldr	r3, [r7, #4]
 800bed8:	0018      	movs	r0, r3
 800beda:	f000 fa9f 	bl	800c41c <ADC_ConversionStop>
 800bede:	0003      	movs	r3, r0
 800bee0:	7023      	strb	r3, [r4, #0]

  /* Disable ADC peripheral if conversions are effectively stopped */
  if (tmp_hal_status == HAL_OK)
 800bee2:	197b      	adds	r3, r7, r5
 800bee4:	781b      	ldrb	r3, [r3, #0]
 800bee6:	2b00      	cmp	r3, #0
 800bee8:	d112      	bne.n	800bf10 <HAL_ADC_Stop+0x5c>
  {
    /* 2. Disable the ADC peripheral */
    tmp_hal_status = ADC_Disable(hadc);
 800beea:	197c      	adds	r4, r7, r5
 800beec:	687b      	ldr	r3, [r7, #4]
 800beee:	0018      	movs	r0, r3
 800bef0:	f000 fb5c 	bl	800c5ac <ADC_Disable>
 800bef4:	0003      	movs	r3, r0
 800bef6:	7023      	strb	r3, [r4, #0]

    /* Check if ADC is effectively disabled */
    if (tmp_hal_status == HAL_OK)
 800bef8:	197b      	adds	r3, r7, r5
 800befa:	781b      	ldrb	r3, [r3, #0]
 800befc:	2b00      	cmp	r3, #0
 800befe:	d107      	bne.n	800bf10 <HAL_ADC_Stop+0x5c>
    {
      /* Set ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 800bf00:	687b      	ldr	r3, [r7, #4]
 800bf02:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800bf04:	4a08      	ldr	r2, [pc, #32]	@ (800bf28 <HAL_ADC_Stop+0x74>)
 800bf06:	4013      	ands	r3, r2
 800bf08:	2201      	movs	r2, #1
 800bf0a:	431a      	orrs	r2, r3
 800bf0c:	687b      	ldr	r3, [r7, #4]
 800bf0e:	659a      	str	r2, [r3, #88]	@ 0x58
                        HAL_ADC_STATE_REG_BUSY,
                        HAL_ADC_STATE_READY);
    }
  }

  __HAL_UNLOCK(hadc);
 800bf10:	687b      	ldr	r3, [r7, #4]
 800bf12:	2254      	movs	r2, #84	@ 0x54
 800bf14:	2100      	movs	r1, #0
 800bf16:	5499      	strb	r1, [r3, r2]

  return tmp_hal_status;
 800bf18:	230f      	movs	r3, #15
 800bf1a:	18fb      	adds	r3, r7, r3
 800bf1c:	781b      	ldrb	r3, [r3, #0]
}
 800bf1e:	0018      	movs	r0, r3
 800bf20:	46bd      	mov	sp, r7
 800bf22:	b004      	add	sp, #16
 800bf24:	bdb0      	pop	{r4, r5, r7, pc}
 800bf26:	46c0      	nop			@ (mov r8, r8)
 800bf28:	fffffefe 	.word	0xfffffefe

0800bf2c <HAL_ADC_PollForConversion>:
  * @param hadc ADC handle
  * @param Timeout Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef *hadc, uint32_t Timeout)
{
 800bf2c:	b580      	push	{r7, lr}
 800bf2e:	b084      	sub	sp, #16
 800bf30:	af00      	add	r7, sp, #0
 800bf32:	6078      	str	r0, [r7, #4]
 800bf34:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* If end of conversion selected to end of sequence conversions */
  if (hadc->Init.EOCSelection == ADC_EOC_SEQ_CONV)
 800bf36:	687b      	ldr	r3, [r7, #4]
 800bf38:	695b      	ldr	r3, [r3, #20]
 800bf3a:	2b08      	cmp	r3, #8
 800bf3c:	d102      	bne.n	800bf44 <HAL_ADC_PollForConversion+0x18>
  {
    tmp_flag_end = ADC_FLAG_EOS;
 800bf3e:	2308      	movs	r3, #8
 800bf40:	60fb      	str	r3, [r7, #12]
 800bf42:	e00f      	b.n	800bf64 <HAL_ADC_PollForConversion+0x38>
    /* each conversion:                                                       */
    /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
    /* several ranks and polling for end of each conversion.                  */
    /* For code simplicity sake, this particular case is generalized to       */
    /* ADC configured in DMA mode and and polling for end of each conversion. */
    if ((hadc->Instance->CFGR1 & ADC_CFGR1_DMAEN) != 0UL)
 800bf44:	687b      	ldr	r3, [r7, #4]
 800bf46:	681b      	ldr	r3, [r3, #0]
 800bf48:	68db      	ldr	r3, [r3, #12]
 800bf4a:	2201      	movs	r2, #1
 800bf4c:	4013      	ands	r3, r2
 800bf4e:	d007      	beq.n	800bf60 <HAL_ADC_PollForConversion+0x34>
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800bf50:	687b      	ldr	r3, [r7, #4]
 800bf52:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800bf54:	2220      	movs	r2, #32
 800bf56:	431a      	orrs	r2, r3
 800bf58:	687b      	ldr	r3, [r7, #4]
 800bf5a:	659a      	str	r2, [r3, #88]	@ 0x58

      return HAL_ERROR;
 800bf5c:	2301      	movs	r3, #1
 800bf5e:	e072      	b.n	800c046 <HAL_ADC_PollForConversion+0x11a>
    }
    else
    {
      tmp_flag_end = (ADC_FLAG_EOC);
 800bf60:	2304      	movs	r3, #4
 800bf62:	60fb      	str	r3, [r7, #12]
    }
  }

  /* Get tick count */
  tickstart = HAL_GetTick();
 800bf64:	f7ff fc18 	bl	800b798 <HAL_GetTick>
 800bf68:	0003      	movs	r3, r0
 800bf6a:	60bb      	str	r3, [r7, #8]

  /* Wait until End of unitary conversion or sequence conversions flag is raised */
  while ((hadc->Instance->ISR & tmp_flag_end) == 0UL)
 800bf6c:	e01f      	b.n	800bfae <HAL_ADC_PollForConversion+0x82>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if (Timeout != HAL_MAX_DELAY)
 800bf6e:	683b      	ldr	r3, [r7, #0]
 800bf70:	3301      	adds	r3, #1
 800bf72:	d01c      	beq.n	800bfae <HAL_ADC_PollForConversion+0x82>
    {
      if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0UL))
 800bf74:	f7ff fc10 	bl	800b798 <HAL_GetTick>
 800bf78:	0002      	movs	r2, r0
 800bf7a:	68bb      	ldr	r3, [r7, #8]
 800bf7c:	1ad3      	subs	r3, r2, r3
 800bf7e:	683a      	ldr	r2, [r7, #0]
 800bf80:	429a      	cmp	r2, r3
 800bf82:	d302      	bcc.n	800bf8a <HAL_ADC_PollForConversion+0x5e>
 800bf84:	683b      	ldr	r3, [r7, #0]
 800bf86:	2b00      	cmp	r3, #0
 800bf88:	d111      	bne.n	800bfae <HAL_ADC_PollForConversion+0x82>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->ISR & tmp_flag_end) == 0UL)
 800bf8a:	687b      	ldr	r3, [r7, #4]
 800bf8c:	681b      	ldr	r3, [r3, #0]
 800bf8e:	681b      	ldr	r3, [r3, #0]
 800bf90:	68fa      	ldr	r2, [r7, #12]
 800bf92:	4013      	ands	r3, r2
 800bf94:	d10b      	bne.n	800bfae <HAL_ADC_PollForConversion+0x82>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 800bf96:	687b      	ldr	r3, [r7, #4]
 800bf98:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800bf9a:	2204      	movs	r2, #4
 800bf9c:	431a      	orrs	r2, r3
 800bf9e:	687b      	ldr	r3, [r7, #4]
 800bfa0:	659a      	str	r2, [r3, #88]	@ 0x58

          __HAL_UNLOCK(hadc);
 800bfa2:	687b      	ldr	r3, [r7, #4]
 800bfa4:	2254      	movs	r2, #84	@ 0x54
 800bfa6:	2100      	movs	r1, #0
 800bfa8:	5499      	strb	r1, [r3, r2]

          return HAL_TIMEOUT;
 800bfaa:	2303      	movs	r3, #3
 800bfac:	e04b      	b.n	800c046 <HAL_ADC_PollForConversion+0x11a>
  while ((hadc->Instance->ISR & tmp_flag_end) == 0UL)
 800bfae:	687b      	ldr	r3, [r7, #4]
 800bfb0:	681b      	ldr	r3, [r3, #0]
 800bfb2:	681b      	ldr	r3, [r3, #0]
 800bfb4:	68fa      	ldr	r2, [r7, #12]
 800bfb6:	4013      	ands	r3, r2
 800bfb8:	d0d9      	beq.n	800bf6e <HAL_ADC_PollForConversion+0x42>
      }
    }
  }

  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 800bfba:	687b      	ldr	r3, [r7, #4]
 800bfbc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800bfbe:	2280      	movs	r2, #128	@ 0x80
 800bfc0:	0092      	lsls	r2, r2, #2
 800bfc2:	431a      	orrs	r2, r3
 800bfc4:	687b      	ldr	r3, [r7, #4]
 800bfc6:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Determine whether any further conversion upcoming on group regular       */
  /* by external trigger, continuous mode or scan sequence on going.          */
  if ((LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 800bfc8:	687b      	ldr	r3, [r7, #4]
 800bfca:	681b      	ldr	r3, [r3, #0]
 800bfcc:	0018      	movs	r0, r3
 800bfce:	f7ff fc66 	bl	800b89e <LL_ADC_REG_IsTriggerSourceSWStart>
 800bfd2:	1e03      	subs	r3, r0, #0
 800bfd4:	d02e      	beq.n	800c034 <HAL_ADC_PollForConversion+0x108>
      && (hadc->Init.ContinuousConvMode == DISABLE)
 800bfd6:	687b      	ldr	r3, [r7, #4]
 800bfd8:	7e9b      	ldrb	r3, [r3, #26]
 800bfda:	2b00      	cmp	r3, #0
 800bfdc:	d12a      	bne.n	800c034 <HAL_ADC_PollForConversion+0x108>
     )
  {
    /* Check whether end of sequence is reached */
    if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 800bfde:	687b      	ldr	r3, [r7, #4]
 800bfe0:	681b      	ldr	r3, [r3, #0]
 800bfe2:	681b      	ldr	r3, [r3, #0]
 800bfe4:	2208      	movs	r2, #8
 800bfe6:	4013      	ands	r3, r2
 800bfe8:	2b08      	cmp	r3, #8
 800bfea:	d123      	bne.n	800c034 <HAL_ADC_PollForConversion+0x108>
    {
      /* Allowed to modify bits ADC_IT_EOC/ADC_IT_EOS only if bit             */
      /* ADSTART==0 (no conversion on going)                                  */
      if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 800bfec:	687b      	ldr	r3, [r7, #4]
 800bfee:	681b      	ldr	r3, [r3, #0]
 800bff0:	0018      	movs	r0, r3
 800bff2:	f7ff fd57 	bl	800baa4 <LL_ADC_REG_IsConversionOngoing>
 800bff6:	1e03      	subs	r3, r0, #0
 800bff8:	d110      	bne.n	800c01c <HAL_ADC_PollForConversion+0xf0>
      {
        /* Disable ADC end of single conversion interrupt on group regular */
        /* Note: Overrun interrupt was enabled with EOC interrupt in          */
        /* HAL_Start_IT(), but is not disabled here because can be used       */
        /* by overrun IRQ process below.                                      */
        __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC | ADC_IT_EOS);
 800bffa:	687b      	ldr	r3, [r7, #4]
 800bffc:	681b      	ldr	r3, [r3, #0]
 800bffe:	685a      	ldr	r2, [r3, #4]
 800c000:	687b      	ldr	r3, [r7, #4]
 800c002:	681b      	ldr	r3, [r3, #0]
 800c004:	210c      	movs	r1, #12
 800c006:	438a      	bics	r2, r1
 800c008:	605a      	str	r2, [r3, #4]

        /* Set ADC state */
        ADC_STATE_CLR_SET(hadc->State,
 800c00a:	687b      	ldr	r3, [r7, #4]
 800c00c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800c00e:	4a10      	ldr	r2, [pc, #64]	@ (800c050 <HAL_ADC_PollForConversion+0x124>)
 800c010:	4013      	ands	r3, r2
 800c012:	2201      	movs	r2, #1
 800c014:	431a      	orrs	r2, r3
 800c016:	687b      	ldr	r3, [r7, #4]
 800c018:	659a      	str	r2, [r3, #88]	@ 0x58
 800c01a:	e00b      	b.n	800c034 <HAL_ADC_PollForConversion+0x108>
                          HAL_ADC_STATE_READY);
      }
      else
      {
        /* Change ADC state to error state */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800c01c:	687b      	ldr	r3, [r7, #4]
 800c01e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800c020:	2220      	movs	r2, #32
 800c022:	431a      	orrs	r2, r3
 800c024:	687b      	ldr	r3, [r7, #4]
 800c026:	659a      	str	r2, [r3, #88]	@ 0x58

        /* Set ADC error code to ADC peripheral internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800c028:	687b      	ldr	r3, [r7, #4]
 800c02a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800c02c:	2201      	movs	r2, #1
 800c02e:	431a      	orrs	r2, r3
 800c030:	687b      	ldr	r3, [r7, #4]
 800c032:	65da      	str	r2, [r3, #92]	@ 0x5c
  }

  /* Clear end of conversion flag of regular group if low power feature       */
  /* "LowPowerAutoWait " is disabled, to not interfere with this feature      */
  /* until data register is read using function HAL_ADC_GetValue().           */
  if (hadc->Init.LowPowerAutoWait == DISABLE)
 800c034:	687b      	ldr	r3, [r7, #4]
 800c036:	7e1b      	ldrb	r3, [r3, #24]
 800c038:	2b00      	cmp	r3, #0
 800c03a:	d103      	bne.n	800c044 <HAL_ADC_PollForConversion+0x118>
  {
    /* Clear regular group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 800c03c:	687b      	ldr	r3, [r7, #4]
 800c03e:	681b      	ldr	r3, [r3, #0]
 800c040:	220c      	movs	r2, #12
 800c042:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800c044:	2300      	movs	r3, #0
}
 800c046:	0018      	movs	r0, r3
 800c048:	46bd      	mov	sp, r7
 800c04a:	b004      	add	sp, #16
 800c04c:	bd80      	pop	{r7, pc}
 800c04e:	46c0      	nop			@ (mov r8, r8)
 800c050:	fffffefe 	.word	0xfffffefe

0800c054 <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param hadc ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(const ADC_HandleTypeDef *hadc)
{
 800c054:	b580      	push	{r7, lr}
 800c056:	b082      	sub	sp, #8
 800c058:	af00      	add	r7, sp, #0
 800c05a:	6078      	str	r0, [r7, #4]

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */

  /* Return ADC converted value */
  return hadc->Instance->DR;
 800c05c:	687b      	ldr	r3, [r7, #4]
 800c05e:	681b      	ldr	r3, [r3, #0]
 800c060:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
}
 800c062:	0018      	movs	r0, r3
 800c064:	46bd      	mov	sp, r7
 800c066:	b002      	add	sp, #8
 800c068:	bd80      	pop	{r7, pc}
	...

0800c06c <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param pConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, const ADC_ChannelConfTypeDef *pConfig)
{
 800c06c:	b580      	push	{r7, lr}
 800c06e:	b086      	sub	sp, #24
 800c070:	af00      	add	r7, sp, #0
 800c072:	6078      	str	r0, [r7, #4]
 800c074:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800c076:	2317      	movs	r3, #23
 800c078:	18fb      	adds	r3, r7, r3
 800c07a:	2200      	movs	r2, #0
 800c07c:	701a      	strb	r2, [r3, #0]
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 800c07e:	2300      	movs	r3, #0
 800c080:	60fb      	str	r3, [r7, #12]
    assert_param(IS_ADC_REGULAR_NB_CONV(hadc->Init.NbrOfConversion));

    assert_param(IS_ADC_REGULAR_RANK(pConfig->Rank));
  }

  __HAL_LOCK(hadc);
 800c082:	687b      	ldr	r3, [r7, #4]
 800c084:	2254      	movs	r2, #84	@ 0x54
 800c086:	5c9b      	ldrb	r3, [r3, r2]
 800c088:	2b01      	cmp	r3, #1
 800c08a:	d101      	bne.n	800c090 <HAL_ADC_ConfigChannel+0x24>
 800c08c:	2302      	movs	r3, #2
 800c08e:	e1c0      	b.n	800c412 <HAL_ADC_ConfigChannel+0x3a6>
 800c090:	687b      	ldr	r3, [r7, #4]
 800c092:	2254      	movs	r2, #84	@ 0x54
 800c094:	2101      	movs	r1, #1
 800c096:	5499      	strb	r1, [r3, r2]
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel sampling time                                                 */
  /*  - Management of internal measurement channels: VrefInt/TempSensor/Vbat  */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 800c098:	687b      	ldr	r3, [r7, #4]
 800c09a:	681b      	ldr	r3, [r3, #0]
 800c09c:	0018      	movs	r0, r3
 800c09e:	f7ff fd01 	bl	800baa4 <LL_ADC_REG_IsConversionOngoing>
 800c0a2:	1e03      	subs	r3, r0, #0
 800c0a4:	d000      	beq.n	800c0a8 <HAL_ADC_ConfigChannel+0x3c>
 800c0a6:	e1a3      	b.n	800c3f0 <HAL_ADC_ConfigChannel+0x384>
    /* If sequencer set to not fully configurable with channel rank set to    */
    /* none, remove the channel from the sequencer.                           */
    /* Otherwise (sequencer set to fully configurable or to to not fully      */
    /* configurable with channel rank to be set), configure the selected      */
    /* channel.                                                               */
    if (pConfig->Rank != ADC_RANK_NONE)
 800c0a8:	683b      	ldr	r3, [r7, #0]
 800c0aa:	685b      	ldr	r3, [r3, #4]
 800c0ac:	2b02      	cmp	r3, #2
 800c0ae:	d100      	bne.n	800c0b2 <HAL_ADC_ConfigChannel+0x46>
 800c0b0:	e143      	b.n	800c33a <HAL_ADC_ConfigChannel+0x2ce>
      /* Note: ADC channel configuration requires few ADC clock cycles        */
      /*       to be ready. Processing of ADC settings in this function       */
      /*       induce that a specific wait time is not necessary.             */
      /*       For more details on ADC channel configuration ready,           */
      /*       refer to function "LL_ADC_IsActiveFlag_CCRDY()".               */
      if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 800c0b2:	687b      	ldr	r3, [r7, #4]
 800c0b4:	691a      	ldr	r2, [r3, #16]
 800c0b6:	2380      	movs	r3, #128	@ 0x80
 800c0b8:	061b      	lsls	r3, r3, #24
 800c0ba:	429a      	cmp	r2, r3
 800c0bc:	d004      	beq.n	800c0c8 <HAL_ADC_ConfigChannel+0x5c>
          (hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED_BACKWARD))
 800c0be:	687b      	ldr	r3, [r7, #4]
 800c0c0:	691b      	ldr	r3, [r3, #16]
      if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 800c0c2:	4ac1      	ldr	r2, [pc, #772]	@ (800c3c8 <HAL_ADC_ConfigChannel+0x35c>)
 800c0c4:	4293      	cmp	r3, r2
 800c0c6:	d108      	bne.n	800c0da <HAL_ADC_ConfigChannel+0x6e>
      {
        /* Sequencer set to not fully configurable:                           */
        /* Set the channel by enabling the corresponding bitfield.            */
        LL_ADC_REG_SetSequencerChAdd(hadc->Instance, pConfig->Channel);
 800c0c8:	687b      	ldr	r3, [r7, #4]
 800c0ca:	681a      	ldr	r2, [r3, #0]
 800c0cc:	683b      	ldr	r3, [r7, #0]
 800c0ce:	681b      	ldr	r3, [r3, #0]
 800c0d0:	0019      	movs	r1, r3
 800c0d2:	0010      	movs	r0, r2
 800c0d4:	f7ff fc14 	bl	800b900 <LL_ADC_REG_SetSequencerChAdd>
 800c0d8:	e0c9      	b.n	800c26e <HAL_ADC_ConfigChannel+0x202>
      {
        /* Sequencer set to fully configurable:                               */
        /* Set the channel by entering it into the selected rank.             */

        /* Memorize the channel set into variable in HAL ADC handle */
        MODIFY_REG(hadc->ADCGroupRegularSequencerRanks,
 800c0da:	687b      	ldr	r3, [r7, #4]
 800c0dc:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 800c0de:	683b      	ldr	r3, [r7, #0]
 800c0e0:	685b      	ldr	r3, [r3, #4]
 800c0e2:	211f      	movs	r1, #31
 800c0e4:	400b      	ands	r3, r1
 800c0e6:	210f      	movs	r1, #15
 800c0e8:	4099      	lsls	r1, r3
 800c0ea:	000b      	movs	r3, r1
 800c0ec:	43db      	mvns	r3, r3
 800c0ee:	4013      	ands	r3, r2
 800c0f0:	0019      	movs	r1, r3
 800c0f2:	683b      	ldr	r3, [r7, #0]
 800c0f4:	681b      	ldr	r3, [r3, #0]
 800c0f6:	035b      	lsls	r3, r3, #13
 800c0f8:	0b5b      	lsrs	r3, r3, #13
 800c0fa:	d105      	bne.n	800c108 <HAL_ADC_ConfigChannel+0x9c>
 800c0fc:	683b      	ldr	r3, [r7, #0]
 800c0fe:	681b      	ldr	r3, [r3, #0]
 800c100:	0e9b      	lsrs	r3, r3, #26
 800c102:	221f      	movs	r2, #31
 800c104:	4013      	ands	r3, r2
 800c106:	e098      	b.n	800c23a <HAL_ADC_ConfigChannel+0x1ce>
 800c108:	683b      	ldr	r3, [r7, #0]
 800c10a:	681b      	ldr	r3, [r3, #0]
 800c10c:	2201      	movs	r2, #1
 800c10e:	4013      	ands	r3, r2
 800c110:	d000      	beq.n	800c114 <HAL_ADC_ConfigChannel+0xa8>
 800c112:	e091      	b.n	800c238 <HAL_ADC_ConfigChannel+0x1cc>
 800c114:	683b      	ldr	r3, [r7, #0]
 800c116:	681b      	ldr	r3, [r3, #0]
 800c118:	2202      	movs	r2, #2
 800c11a:	4013      	ands	r3, r2
 800c11c:	d000      	beq.n	800c120 <HAL_ADC_ConfigChannel+0xb4>
 800c11e:	e089      	b.n	800c234 <HAL_ADC_ConfigChannel+0x1c8>
 800c120:	683b      	ldr	r3, [r7, #0]
 800c122:	681b      	ldr	r3, [r3, #0]
 800c124:	2204      	movs	r2, #4
 800c126:	4013      	ands	r3, r2
 800c128:	d000      	beq.n	800c12c <HAL_ADC_ConfigChannel+0xc0>
 800c12a:	e081      	b.n	800c230 <HAL_ADC_ConfigChannel+0x1c4>
 800c12c:	683b      	ldr	r3, [r7, #0]
 800c12e:	681b      	ldr	r3, [r3, #0]
 800c130:	2208      	movs	r2, #8
 800c132:	4013      	ands	r3, r2
 800c134:	d000      	beq.n	800c138 <HAL_ADC_ConfigChannel+0xcc>
 800c136:	e079      	b.n	800c22c <HAL_ADC_ConfigChannel+0x1c0>
 800c138:	683b      	ldr	r3, [r7, #0]
 800c13a:	681b      	ldr	r3, [r3, #0]
 800c13c:	2210      	movs	r2, #16
 800c13e:	4013      	ands	r3, r2
 800c140:	d000      	beq.n	800c144 <HAL_ADC_ConfigChannel+0xd8>
 800c142:	e071      	b.n	800c228 <HAL_ADC_ConfigChannel+0x1bc>
 800c144:	683b      	ldr	r3, [r7, #0]
 800c146:	681b      	ldr	r3, [r3, #0]
 800c148:	2220      	movs	r2, #32
 800c14a:	4013      	ands	r3, r2
 800c14c:	d000      	beq.n	800c150 <HAL_ADC_ConfigChannel+0xe4>
 800c14e:	e069      	b.n	800c224 <HAL_ADC_ConfigChannel+0x1b8>
 800c150:	683b      	ldr	r3, [r7, #0]
 800c152:	681b      	ldr	r3, [r3, #0]
 800c154:	2240      	movs	r2, #64	@ 0x40
 800c156:	4013      	ands	r3, r2
 800c158:	d000      	beq.n	800c15c <HAL_ADC_ConfigChannel+0xf0>
 800c15a:	e061      	b.n	800c220 <HAL_ADC_ConfigChannel+0x1b4>
 800c15c:	683b      	ldr	r3, [r7, #0]
 800c15e:	681b      	ldr	r3, [r3, #0]
 800c160:	2280      	movs	r2, #128	@ 0x80
 800c162:	4013      	ands	r3, r2
 800c164:	d000      	beq.n	800c168 <HAL_ADC_ConfigChannel+0xfc>
 800c166:	e059      	b.n	800c21c <HAL_ADC_ConfigChannel+0x1b0>
 800c168:	683b      	ldr	r3, [r7, #0]
 800c16a:	681a      	ldr	r2, [r3, #0]
 800c16c:	2380      	movs	r3, #128	@ 0x80
 800c16e:	005b      	lsls	r3, r3, #1
 800c170:	4013      	ands	r3, r2
 800c172:	d151      	bne.n	800c218 <HAL_ADC_ConfigChannel+0x1ac>
 800c174:	683b      	ldr	r3, [r7, #0]
 800c176:	681a      	ldr	r2, [r3, #0]
 800c178:	2380      	movs	r3, #128	@ 0x80
 800c17a:	009b      	lsls	r3, r3, #2
 800c17c:	4013      	ands	r3, r2
 800c17e:	d149      	bne.n	800c214 <HAL_ADC_ConfigChannel+0x1a8>
 800c180:	683b      	ldr	r3, [r7, #0]
 800c182:	681a      	ldr	r2, [r3, #0]
 800c184:	2380      	movs	r3, #128	@ 0x80
 800c186:	00db      	lsls	r3, r3, #3
 800c188:	4013      	ands	r3, r2
 800c18a:	d141      	bne.n	800c210 <HAL_ADC_ConfigChannel+0x1a4>
 800c18c:	683b      	ldr	r3, [r7, #0]
 800c18e:	681a      	ldr	r2, [r3, #0]
 800c190:	2380      	movs	r3, #128	@ 0x80
 800c192:	011b      	lsls	r3, r3, #4
 800c194:	4013      	ands	r3, r2
 800c196:	d139      	bne.n	800c20c <HAL_ADC_ConfigChannel+0x1a0>
 800c198:	683b      	ldr	r3, [r7, #0]
 800c19a:	681a      	ldr	r2, [r3, #0]
 800c19c:	2380      	movs	r3, #128	@ 0x80
 800c19e:	015b      	lsls	r3, r3, #5
 800c1a0:	4013      	ands	r3, r2
 800c1a2:	d131      	bne.n	800c208 <HAL_ADC_ConfigChannel+0x19c>
 800c1a4:	683b      	ldr	r3, [r7, #0]
 800c1a6:	681a      	ldr	r2, [r3, #0]
 800c1a8:	2380      	movs	r3, #128	@ 0x80
 800c1aa:	019b      	lsls	r3, r3, #6
 800c1ac:	4013      	ands	r3, r2
 800c1ae:	d129      	bne.n	800c204 <HAL_ADC_ConfigChannel+0x198>
 800c1b0:	683b      	ldr	r3, [r7, #0]
 800c1b2:	681a      	ldr	r2, [r3, #0]
 800c1b4:	2380      	movs	r3, #128	@ 0x80
 800c1b6:	01db      	lsls	r3, r3, #7
 800c1b8:	4013      	ands	r3, r2
 800c1ba:	d121      	bne.n	800c200 <HAL_ADC_ConfigChannel+0x194>
 800c1bc:	683b      	ldr	r3, [r7, #0]
 800c1be:	681a      	ldr	r2, [r3, #0]
 800c1c0:	2380      	movs	r3, #128	@ 0x80
 800c1c2:	021b      	lsls	r3, r3, #8
 800c1c4:	4013      	ands	r3, r2
 800c1c6:	d119      	bne.n	800c1fc <HAL_ADC_ConfigChannel+0x190>
 800c1c8:	683b      	ldr	r3, [r7, #0]
 800c1ca:	681a      	ldr	r2, [r3, #0]
 800c1cc:	2380      	movs	r3, #128	@ 0x80
 800c1ce:	025b      	lsls	r3, r3, #9
 800c1d0:	4013      	ands	r3, r2
 800c1d2:	d111      	bne.n	800c1f8 <HAL_ADC_ConfigChannel+0x18c>
 800c1d4:	683b      	ldr	r3, [r7, #0]
 800c1d6:	681a      	ldr	r2, [r3, #0]
 800c1d8:	2380      	movs	r3, #128	@ 0x80
 800c1da:	029b      	lsls	r3, r3, #10
 800c1dc:	4013      	ands	r3, r2
 800c1de:	d109      	bne.n	800c1f4 <HAL_ADC_ConfigChannel+0x188>
 800c1e0:	683b      	ldr	r3, [r7, #0]
 800c1e2:	681a      	ldr	r2, [r3, #0]
 800c1e4:	2380      	movs	r3, #128	@ 0x80
 800c1e6:	02db      	lsls	r3, r3, #11
 800c1e8:	4013      	ands	r3, r2
 800c1ea:	d001      	beq.n	800c1f0 <HAL_ADC_ConfigChannel+0x184>
 800c1ec:	2312      	movs	r3, #18
 800c1ee:	e024      	b.n	800c23a <HAL_ADC_ConfigChannel+0x1ce>
 800c1f0:	2300      	movs	r3, #0
 800c1f2:	e022      	b.n	800c23a <HAL_ADC_ConfigChannel+0x1ce>
 800c1f4:	2311      	movs	r3, #17
 800c1f6:	e020      	b.n	800c23a <HAL_ADC_ConfigChannel+0x1ce>
 800c1f8:	2310      	movs	r3, #16
 800c1fa:	e01e      	b.n	800c23a <HAL_ADC_ConfigChannel+0x1ce>
 800c1fc:	230f      	movs	r3, #15
 800c1fe:	e01c      	b.n	800c23a <HAL_ADC_ConfigChannel+0x1ce>
 800c200:	230e      	movs	r3, #14
 800c202:	e01a      	b.n	800c23a <HAL_ADC_ConfigChannel+0x1ce>
 800c204:	230d      	movs	r3, #13
 800c206:	e018      	b.n	800c23a <HAL_ADC_ConfigChannel+0x1ce>
 800c208:	230c      	movs	r3, #12
 800c20a:	e016      	b.n	800c23a <HAL_ADC_ConfigChannel+0x1ce>
 800c20c:	230b      	movs	r3, #11
 800c20e:	e014      	b.n	800c23a <HAL_ADC_ConfigChannel+0x1ce>
 800c210:	230a      	movs	r3, #10
 800c212:	e012      	b.n	800c23a <HAL_ADC_ConfigChannel+0x1ce>
 800c214:	2309      	movs	r3, #9
 800c216:	e010      	b.n	800c23a <HAL_ADC_ConfigChannel+0x1ce>
 800c218:	2308      	movs	r3, #8
 800c21a:	e00e      	b.n	800c23a <HAL_ADC_ConfigChannel+0x1ce>
 800c21c:	2307      	movs	r3, #7
 800c21e:	e00c      	b.n	800c23a <HAL_ADC_ConfigChannel+0x1ce>
 800c220:	2306      	movs	r3, #6
 800c222:	e00a      	b.n	800c23a <HAL_ADC_ConfigChannel+0x1ce>
 800c224:	2305      	movs	r3, #5
 800c226:	e008      	b.n	800c23a <HAL_ADC_ConfigChannel+0x1ce>
 800c228:	2304      	movs	r3, #4
 800c22a:	e006      	b.n	800c23a <HAL_ADC_ConfigChannel+0x1ce>
 800c22c:	2303      	movs	r3, #3
 800c22e:	e004      	b.n	800c23a <HAL_ADC_ConfigChannel+0x1ce>
 800c230:	2302      	movs	r3, #2
 800c232:	e002      	b.n	800c23a <HAL_ADC_ConfigChannel+0x1ce>
 800c234:	2301      	movs	r3, #1
 800c236:	e000      	b.n	800c23a <HAL_ADC_ConfigChannel+0x1ce>
 800c238:	2300      	movs	r3, #0
 800c23a:	683a      	ldr	r2, [r7, #0]
 800c23c:	6852      	ldr	r2, [r2, #4]
 800c23e:	201f      	movs	r0, #31
 800c240:	4002      	ands	r2, r0
 800c242:	4093      	lsls	r3, r2
 800c244:	000a      	movs	r2, r1
 800c246:	431a      	orrs	r2, r3
 800c248:	687b      	ldr	r3, [r7, #4]
 800c24a:	661a      	str	r2, [r3, #96]	@ 0x60

        /* If the selected rank is below ADC group regular sequencer length,  */
        /* apply the configuration in ADC register.                           */
        /* Note: Otherwise, configuration is not applied.                     */
        /*       To apply it, parameter'NbrOfConversion' must be increased.   */
        if (((pConfig->Rank >> 2UL) + 1UL) <= hadc->Init.NbrOfConversion)
 800c24c:	683b      	ldr	r3, [r7, #0]
 800c24e:	685b      	ldr	r3, [r3, #4]
 800c250:	089b      	lsrs	r3, r3, #2
 800c252:	1c5a      	adds	r2, r3, #1
 800c254:	687b      	ldr	r3, [r7, #4]
 800c256:	69db      	ldr	r3, [r3, #28]
 800c258:	429a      	cmp	r2, r3
 800c25a:	d808      	bhi.n	800c26e <HAL_ADC_ConfigChannel+0x202>
        {
          LL_ADC_REG_SetSequencerRanks(hadc->Instance, pConfig->Rank, pConfig->Channel);
 800c25c:	687b      	ldr	r3, [r7, #4]
 800c25e:	6818      	ldr	r0, [r3, #0]
 800c260:	683b      	ldr	r3, [r7, #0]
 800c262:	6859      	ldr	r1, [r3, #4]
 800c264:	683b      	ldr	r3, [r7, #0]
 800c266:	681b      	ldr	r3, [r3, #0]
 800c268:	001a      	movs	r2, r3
 800c26a:	f7ff fb29 	bl	800b8c0 <LL_ADC_REG_SetSequencerRanks>
        }
      }

      /* Set sampling time of the selected ADC channel */
      LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, pConfig->SamplingTime);
 800c26e:	687b      	ldr	r3, [r7, #4]
 800c270:	6818      	ldr	r0, [r3, #0]
 800c272:	683b      	ldr	r3, [r7, #0]
 800c274:	6819      	ldr	r1, [r3, #0]
 800c276:	683b      	ldr	r3, [r7, #0]
 800c278:	689b      	ldr	r3, [r3, #8]
 800c27a:	001a      	movs	r2, r3
 800c27c:	f7ff fb64 	bl	800b948 <LL_ADC_SetChannelSamplingTime>
      /* internal measurement paths enable: If internal channel selected,     */
      /* enable dedicated internal buffers and path.                          */
      /* Note: these internal measurement paths can be disabled using         */
      /*       HAL_ADC_DeInit() or removing the channel from sequencer with   */
      /*       channel configuration parameter "Rank".                        */
      if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 800c280:	683b      	ldr	r3, [r7, #0]
 800c282:	681b      	ldr	r3, [r3, #0]
 800c284:	2b00      	cmp	r3, #0
 800c286:	db00      	blt.n	800c28a <HAL_ADC_ConfigChannel+0x21e>
 800c288:	e0bc      	b.n	800c404 <HAL_ADC_ConfigChannel+0x398>
      {
        tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 800c28a:	4b50      	ldr	r3, [pc, #320]	@ (800c3cc <HAL_ADC_ConfigChannel+0x360>)
 800c28c:	0018      	movs	r0, r3
 800c28e:	f7ff fac5 	bl	800b81c <LL_ADC_GetCommonPathInternalCh>
 800c292:	0003      	movs	r3, r0
 800c294:	613b      	str	r3, [r7, #16]

        /* If the requested internal measurement path has already been enabled,   */
        /* bypass the configuration processing.                                   */
        if ((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 800c296:	683b      	ldr	r3, [r7, #0]
 800c298:	681b      	ldr	r3, [r3, #0]
 800c29a:	4a4d      	ldr	r2, [pc, #308]	@ (800c3d0 <HAL_ADC_ConfigChannel+0x364>)
 800c29c:	4293      	cmp	r3, r2
 800c29e:	d122      	bne.n	800c2e6 <HAL_ADC_ConfigChannel+0x27a>
            ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 800c2a0:	693a      	ldr	r2, [r7, #16]
 800c2a2:	2380      	movs	r3, #128	@ 0x80
 800c2a4:	041b      	lsls	r3, r3, #16
 800c2a6:	4013      	ands	r3, r2
        if ((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 800c2a8:	d11d      	bne.n	800c2e6 <HAL_ADC_ConfigChannel+0x27a>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 800c2aa:	693b      	ldr	r3, [r7, #16]
 800c2ac:	2280      	movs	r2, #128	@ 0x80
 800c2ae:	0412      	lsls	r2, r2, #16
 800c2b0:	4313      	orrs	r3, r2
 800c2b2:	4a46      	ldr	r2, [pc, #280]	@ (800c3cc <HAL_ADC_ConfigChannel+0x360>)
 800c2b4:	0019      	movs	r1, r3
 800c2b6:	0010      	movs	r0, r2
 800c2b8:	f7ff fa9c 	bl	800b7f4 <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 800c2bc:	4b45      	ldr	r3, [pc, #276]	@ (800c3d4 <HAL_ADC_ConfigChannel+0x368>)
 800c2be:	681b      	ldr	r3, [r3, #0]
 800c2c0:	4945      	ldr	r1, [pc, #276]	@ (800c3d8 <HAL_ADC_ConfigChannel+0x36c>)
 800c2c2:	0018      	movs	r0, r3
 800c2c4:	f7f3 ff3c 	bl	8000140 <__udivsi3>
 800c2c8:	0003      	movs	r3, r0
 800c2ca:	1c5a      	adds	r2, r3, #1
 800c2cc:	0013      	movs	r3, r2
 800c2ce:	005b      	lsls	r3, r3, #1
 800c2d0:	189b      	adds	r3, r3, r2
 800c2d2:	009b      	lsls	r3, r3, #2
 800c2d4:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 800c2d6:	e002      	b.n	800c2de <HAL_ADC_ConfigChannel+0x272>
          {
            wait_loop_index--;
 800c2d8:	68fb      	ldr	r3, [r7, #12]
 800c2da:	3b01      	subs	r3, #1
 800c2dc:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 800c2de:	68fb      	ldr	r3, [r7, #12]
 800c2e0:	2b00      	cmp	r3, #0
 800c2e2:	d1f9      	bne.n	800c2d8 <HAL_ADC_ConfigChannel+0x26c>
        if ((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 800c2e4:	e08e      	b.n	800c404 <HAL_ADC_ConfigChannel+0x398>
          }
        }
        else if ((pConfig->Channel == ADC_CHANNEL_VBAT)
 800c2e6:	683b      	ldr	r3, [r7, #0]
 800c2e8:	681b      	ldr	r3, [r3, #0]
 800c2ea:	4a3c      	ldr	r2, [pc, #240]	@ (800c3dc <HAL_ADC_ConfigChannel+0x370>)
 800c2ec:	4293      	cmp	r3, r2
 800c2ee:	d10e      	bne.n	800c30e <HAL_ADC_ConfigChannel+0x2a2>
                 && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 800c2f0:	693a      	ldr	r2, [r7, #16]
 800c2f2:	2380      	movs	r3, #128	@ 0x80
 800c2f4:	045b      	lsls	r3, r3, #17
 800c2f6:	4013      	ands	r3, r2
 800c2f8:	d109      	bne.n	800c30e <HAL_ADC_ConfigChannel+0x2a2>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 800c2fa:	693b      	ldr	r3, [r7, #16]
 800c2fc:	2280      	movs	r2, #128	@ 0x80
 800c2fe:	0452      	lsls	r2, r2, #17
 800c300:	4313      	orrs	r3, r2
 800c302:	4a32      	ldr	r2, [pc, #200]	@ (800c3cc <HAL_ADC_ConfigChannel+0x360>)
 800c304:	0019      	movs	r1, r3
 800c306:	0010      	movs	r0, r2
 800c308:	f7ff fa74 	bl	800b7f4 <LL_ADC_SetCommonPathInternalCh>
 800c30c:	e07a      	b.n	800c404 <HAL_ADC_ConfigChannel+0x398>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
        else if ((pConfig->Channel == ADC_CHANNEL_VREFINT) &&
 800c30e:	683b      	ldr	r3, [r7, #0]
 800c310:	681b      	ldr	r3, [r3, #0]
 800c312:	4a33      	ldr	r2, [pc, #204]	@ (800c3e0 <HAL_ADC_ConfigChannel+0x374>)
 800c314:	4293      	cmp	r3, r2
 800c316:	d000      	beq.n	800c31a <HAL_ADC_ConfigChannel+0x2ae>
 800c318:	e074      	b.n	800c404 <HAL_ADC_ConfigChannel+0x398>
                 ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 800c31a:	693a      	ldr	r2, [r7, #16]
 800c31c:	2380      	movs	r3, #128	@ 0x80
 800c31e:	03db      	lsls	r3, r3, #15
 800c320:	4013      	ands	r3, r2
        else if ((pConfig->Channel == ADC_CHANNEL_VREFINT) &&
 800c322:	d000      	beq.n	800c326 <HAL_ADC_ConfigChannel+0x2ba>
 800c324:	e06e      	b.n	800c404 <HAL_ADC_ConfigChannel+0x398>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 800c326:	693b      	ldr	r3, [r7, #16]
 800c328:	2280      	movs	r2, #128	@ 0x80
 800c32a:	03d2      	lsls	r2, r2, #15
 800c32c:	4313      	orrs	r3, r2
 800c32e:	4a27      	ldr	r2, [pc, #156]	@ (800c3cc <HAL_ADC_ConfigChannel+0x360>)
 800c330:	0019      	movs	r1, r3
 800c332:	0010      	movs	r0, r2
 800c334:	f7ff fa5e 	bl	800b7f4 <LL_ADC_SetCommonPathInternalCh>
 800c338:	e064      	b.n	800c404 <HAL_ADC_ConfigChannel+0x398>
      /* Regular sequencer configuration */
      /* Note: Case of sequencer set to fully configurable:                   */
      /*       Sequencer rank cannot be disabled, only affected to            */
      /*       another channel.                                               */
      /*       To remove a rank, use parameter 'NbrOfConversion".             */
      if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 800c33a:	687b      	ldr	r3, [r7, #4]
 800c33c:	691a      	ldr	r2, [r3, #16]
 800c33e:	2380      	movs	r3, #128	@ 0x80
 800c340:	061b      	lsls	r3, r3, #24
 800c342:	429a      	cmp	r2, r3
 800c344:	d004      	beq.n	800c350 <HAL_ADC_ConfigChannel+0x2e4>
          (hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED_BACKWARD))
 800c346:	687b      	ldr	r3, [r7, #4]
 800c348:	691b      	ldr	r3, [r3, #16]
      if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 800c34a:	4a1f      	ldr	r2, [pc, #124]	@ (800c3c8 <HAL_ADC_ConfigChannel+0x35c>)
 800c34c:	4293      	cmp	r3, r2
 800c34e:	d107      	bne.n	800c360 <HAL_ADC_ConfigChannel+0x2f4>
      {
        /* Sequencer set to not fully configurable:                           */
        /* Reset the channel by disabling the corresponding bitfield.         */
        LL_ADC_REG_SetSequencerChRem(hadc->Instance, pConfig->Channel);
 800c350:	687b      	ldr	r3, [r7, #4]
 800c352:	681a      	ldr	r2, [r3, #0]
 800c354:	683b      	ldr	r3, [r7, #0]
 800c356:	681b      	ldr	r3, [r3, #0]
 800c358:	0019      	movs	r1, r3
 800c35a:	0010      	movs	r0, r2
 800c35c:	f7ff fae1 	bl	800b922 <LL_ADC_REG_SetSequencerChRem>
      }

      /* Management of internal measurement channels: Vbat/VrefInt/TempSensor.  */
      /* If internal channel selected, enable dedicated internal buffers and    */
      /* paths.                                                                 */
      if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 800c360:	683b      	ldr	r3, [r7, #0]
 800c362:	681b      	ldr	r3, [r3, #0]
 800c364:	2b00      	cmp	r3, #0
 800c366:	da4d      	bge.n	800c404 <HAL_ADC_ConfigChannel+0x398>
      {
        tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 800c368:	4b18      	ldr	r3, [pc, #96]	@ (800c3cc <HAL_ADC_ConfigChannel+0x360>)
 800c36a:	0018      	movs	r0, r3
 800c36c:	f7ff fa56 	bl	800b81c <LL_ADC_GetCommonPathInternalCh>
 800c370:	0003      	movs	r3, r0
 800c372:	613b      	str	r3, [r7, #16]

        if (pConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 800c374:	683b      	ldr	r3, [r7, #0]
 800c376:	681b      	ldr	r3, [r3, #0]
 800c378:	4a15      	ldr	r2, [pc, #84]	@ (800c3d0 <HAL_ADC_ConfigChannel+0x364>)
 800c37a:	4293      	cmp	r3, r2
 800c37c:	d108      	bne.n	800c390 <HAL_ADC_ConfigChannel+0x324>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 800c37e:	693b      	ldr	r3, [r7, #16]
 800c380:	4a18      	ldr	r2, [pc, #96]	@ (800c3e4 <HAL_ADC_ConfigChannel+0x378>)
 800c382:	4013      	ands	r3, r2
 800c384:	4a11      	ldr	r2, [pc, #68]	@ (800c3cc <HAL_ADC_ConfigChannel+0x360>)
 800c386:	0019      	movs	r1, r3
 800c388:	0010      	movs	r0, r2
 800c38a:	f7ff fa33 	bl	800b7f4 <LL_ADC_SetCommonPathInternalCh>
 800c38e:	e039      	b.n	800c404 <HAL_ADC_ConfigChannel+0x398>
                                         ~LL_ADC_PATH_INTERNAL_TEMPSENSOR & tmp_config_internal_channel);
        }
        else if (pConfig->Channel == ADC_CHANNEL_VBAT)
 800c390:	683b      	ldr	r3, [r7, #0]
 800c392:	681b      	ldr	r3, [r3, #0]
 800c394:	4a11      	ldr	r2, [pc, #68]	@ (800c3dc <HAL_ADC_ConfigChannel+0x370>)
 800c396:	4293      	cmp	r3, r2
 800c398:	d108      	bne.n	800c3ac <HAL_ADC_ConfigChannel+0x340>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 800c39a:	693b      	ldr	r3, [r7, #16]
 800c39c:	4a12      	ldr	r2, [pc, #72]	@ (800c3e8 <HAL_ADC_ConfigChannel+0x37c>)
 800c39e:	4013      	ands	r3, r2
 800c3a0:	4a0a      	ldr	r2, [pc, #40]	@ (800c3cc <HAL_ADC_ConfigChannel+0x360>)
 800c3a2:	0019      	movs	r1, r3
 800c3a4:	0010      	movs	r0, r2
 800c3a6:	f7ff fa25 	bl	800b7f4 <LL_ADC_SetCommonPathInternalCh>
 800c3aa:	e02b      	b.n	800c404 <HAL_ADC_ConfigChannel+0x398>
                                         ~LL_ADC_PATH_INTERNAL_VBAT & tmp_config_internal_channel);
        }
        else if (pConfig->Channel == ADC_CHANNEL_VREFINT)
 800c3ac:	683b      	ldr	r3, [r7, #0]
 800c3ae:	681b      	ldr	r3, [r3, #0]
 800c3b0:	4a0b      	ldr	r2, [pc, #44]	@ (800c3e0 <HAL_ADC_ConfigChannel+0x374>)
 800c3b2:	4293      	cmp	r3, r2
 800c3b4:	d126      	bne.n	800c404 <HAL_ADC_ConfigChannel+0x398>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 800c3b6:	693b      	ldr	r3, [r7, #16]
 800c3b8:	4a0c      	ldr	r2, [pc, #48]	@ (800c3ec <HAL_ADC_ConfigChannel+0x380>)
 800c3ba:	4013      	ands	r3, r2
 800c3bc:	4a03      	ldr	r2, [pc, #12]	@ (800c3cc <HAL_ADC_ConfigChannel+0x360>)
 800c3be:	0019      	movs	r1, r3
 800c3c0:	0010      	movs	r0, r2
 800c3c2:	f7ff fa17 	bl	800b7f4 <LL_ADC_SetCommonPathInternalCh>
 800c3c6:	e01d      	b.n	800c404 <HAL_ADC_ConfigChannel+0x398>
 800c3c8:	80000004 	.word	0x80000004
 800c3cc:	40012708 	.word	0x40012708
 800c3d0:	b0001000 	.word	0xb0001000
 800c3d4:	20000010 	.word	0x20000010
 800c3d8:	00030d40 	.word	0x00030d40
 800c3dc:	b8004000 	.word	0xb8004000
 800c3e0:	b4002000 	.word	0xb4002000
 800c3e4:	ff7fffff 	.word	0xff7fffff
 800c3e8:	feffffff 	.word	0xfeffffff
 800c3ec:	ffbfffff 	.word	0xffbfffff
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800c3f0:	687b      	ldr	r3, [r7, #4]
 800c3f2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800c3f4:	2220      	movs	r2, #32
 800c3f6:	431a      	orrs	r2, r3
 800c3f8:	687b      	ldr	r3, [r7, #4]
 800c3fa:	659a      	str	r2, [r3, #88]	@ 0x58

    tmp_hal_status = HAL_ERROR;
 800c3fc:	2317      	movs	r3, #23
 800c3fe:	18fb      	adds	r3, r7, r3
 800c400:	2201      	movs	r2, #1
 800c402:	701a      	strb	r2, [r3, #0]
  }

  __HAL_UNLOCK(hadc);
 800c404:	687b      	ldr	r3, [r7, #4]
 800c406:	2254      	movs	r2, #84	@ 0x54
 800c408:	2100      	movs	r1, #0
 800c40a:	5499      	strb	r1, [r3, r2]

  return tmp_hal_status;
 800c40c:	2317      	movs	r3, #23
 800c40e:	18fb      	adds	r3, r7, r3
 800c410:	781b      	ldrb	r3, [r3, #0]
}
 800c412:	0018      	movs	r0, r3
 800c414:	46bd      	mov	sp, r7
 800c416:	b006      	add	sp, #24
 800c418:	bd80      	pop	{r7, pc}
 800c41a:	46c0      	nop			@ (mov r8, r8)

0800c41c <ADC_ConversionStop>:
  *         stopped to disable the ADC.
  * @param  hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop(ADC_HandleTypeDef *hadc)
{
 800c41c:	b580      	push	{r7, lr}
 800c41e:	b084      	sub	sp, #16
 800c420:	af00      	add	r7, sp, #0
 800c422:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Verification if ADC is not already stopped on regular group to bypass    */
  /* this function if not needed.                                             */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) != 0UL)
 800c424:	687b      	ldr	r3, [r7, #4]
 800c426:	681b      	ldr	r3, [r3, #0]
 800c428:	0018      	movs	r0, r3
 800c42a:	f7ff fb3b 	bl	800baa4 <LL_ADC_REG_IsConversionOngoing>
 800c42e:	1e03      	subs	r3, r0, #0
 800c430:	d031      	beq.n	800c496 <ADC_ConversionStop+0x7a>
  {
    /* Stop potential conversion on going on regular group */
    /* Software is allowed to set ADSTP only when ADSTART=1 and ADDIS=0 */
    if (LL_ADC_IsDisableOngoing(hadc->Instance) == 0UL)
 800c432:	687b      	ldr	r3, [r7, #4]
 800c434:	681b      	ldr	r3, [r3, #0]
 800c436:	0018      	movs	r0, r3
 800c438:	f7ff faff 	bl	800ba3a <LL_ADC_IsDisableOngoing>
 800c43c:	1e03      	subs	r3, r0, #0
 800c43e:	d104      	bne.n	800c44a <ADC_ConversionStop+0x2e>
    {
      /* Stop ADC group regular conversion */
      LL_ADC_REG_StopConversion(hadc->Instance);
 800c440:	687b      	ldr	r3, [r7, #4]
 800c442:	681b      	ldr	r3, [r3, #0]
 800c444:	0018      	movs	r0, r3
 800c446:	f7ff fb1b 	bl	800ba80 <LL_ADC_REG_StopConversion>
    }

    /* Wait for conversion effectively stopped */
    /* Get tick count */
    tickstart = HAL_GetTick();
 800c44a:	f7ff f9a5 	bl	800b798 <HAL_GetTick>
 800c44e:	0003      	movs	r3, r0
 800c450:	60fb      	str	r3, [r7, #12]

    while ((hadc->Instance->CR & ADC_CR_ADSTART) != 0UL)
 800c452:	e01a      	b.n	800c48a <ADC_ConversionStop+0x6e>
    {
      if ((HAL_GetTick() - tickstart) > ADC_STOP_CONVERSION_TIMEOUT)
 800c454:	f7ff f9a0 	bl	800b798 <HAL_GetTick>
 800c458:	0002      	movs	r2, r0
 800c45a:	68fb      	ldr	r3, [r7, #12]
 800c45c:	1ad3      	subs	r3, r2, r3
 800c45e:	2b02      	cmp	r3, #2
 800c460:	d913      	bls.n	800c48a <ADC_ConversionStop+0x6e>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->CR & ADC_CR_ADSTART) != 0UL)
 800c462:	687b      	ldr	r3, [r7, #4]
 800c464:	681b      	ldr	r3, [r3, #0]
 800c466:	689b      	ldr	r3, [r3, #8]
 800c468:	2204      	movs	r2, #4
 800c46a:	4013      	ands	r3, r2
 800c46c:	d00d      	beq.n	800c48a <ADC_ConversionStop+0x6e>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800c46e:	687b      	ldr	r3, [r7, #4]
 800c470:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800c472:	2210      	movs	r2, #16
 800c474:	431a      	orrs	r2, r3
 800c476:	687b      	ldr	r3, [r7, #4]
 800c478:	659a      	str	r2, [r3, #88]	@ 0x58

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800c47a:	687b      	ldr	r3, [r7, #4]
 800c47c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800c47e:	2201      	movs	r2, #1
 800c480:	431a      	orrs	r2, r3
 800c482:	687b      	ldr	r3, [r7, #4]
 800c484:	65da      	str	r2, [r3, #92]	@ 0x5c

          return HAL_ERROR;
 800c486:	2301      	movs	r3, #1
 800c488:	e006      	b.n	800c498 <ADC_ConversionStop+0x7c>
    while ((hadc->Instance->CR & ADC_CR_ADSTART) != 0UL)
 800c48a:	687b      	ldr	r3, [r7, #4]
 800c48c:	681b      	ldr	r3, [r3, #0]
 800c48e:	689b      	ldr	r3, [r3, #8]
 800c490:	2204      	movs	r2, #4
 800c492:	4013      	ands	r3, r2
 800c494:	d1de      	bne.n	800c454 <ADC_ConversionStop+0x38>
    }

  }

  /* Return HAL status */
  return HAL_OK;
 800c496:	2300      	movs	r3, #0
}
 800c498:	0018      	movs	r0, r3
 800c49a:	46bd      	mov	sp, r7
 800c49c:	b004      	add	sp, #16
 800c49e:	bd80      	pop	{r7, pc}

0800c4a0 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 800c4a0:	b580      	push	{r7, lr}
 800c4a2:	b084      	sub	sp, #16
 800c4a4:	af00      	add	r7, sp, #0
 800c4a6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  __IO uint32_t wait_loop_index = 0UL;
 800c4a8:	2300      	movs	r3, #0
 800c4aa:	60bb      	str	r3, [r7, #8]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 800c4ac:	687b      	ldr	r3, [r7, #4]
 800c4ae:	681b      	ldr	r3, [r3, #0]
 800c4b0:	0018      	movs	r0, r3
 800c4b2:	f7ff fab1 	bl	800ba18 <LL_ADC_IsEnabled>
 800c4b6:	1e03      	subs	r3, r0, #0
 800c4b8:	d000      	beq.n	800c4bc <ADC_Enable+0x1c>
 800c4ba:	e069      	b.n	800c590 <ADC_Enable+0xf0>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_ADSTP | ADC_CR_ADSTART | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
 800c4bc:	687b      	ldr	r3, [r7, #4]
 800c4be:	681b      	ldr	r3, [r3, #0]
 800c4c0:	689b      	ldr	r3, [r3, #8]
 800c4c2:	4a36      	ldr	r2, [pc, #216]	@ (800c59c <ADC_Enable+0xfc>)
 800c4c4:	4013      	ands	r3, r2
 800c4c6:	d00d      	beq.n	800c4e4 <ADC_Enable+0x44>
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800c4c8:	687b      	ldr	r3, [r7, #4]
 800c4ca:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800c4cc:	2210      	movs	r2, #16
 800c4ce:	431a      	orrs	r2, r3
 800c4d0:	687b      	ldr	r3, [r7, #4]
 800c4d2:	659a      	str	r2, [r3, #88]	@ 0x58

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800c4d4:	687b      	ldr	r3, [r7, #4]
 800c4d6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800c4d8:	2201      	movs	r2, #1
 800c4da:	431a      	orrs	r2, r3
 800c4dc:	687b      	ldr	r3, [r7, #4]
 800c4de:	65da      	str	r2, [r3, #92]	@ 0x5c

      return HAL_ERROR;
 800c4e0:	2301      	movs	r3, #1
 800c4e2:	e056      	b.n	800c592 <ADC_Enable+0xf2>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 800c4e4:	687b      	ldr	r3, [r7, #4]
 800c4e6:	681b      	ldr	r3, [r3, #0]
 800c4e8:	0018      	movs	r0, r3
 800c4ea:	f7ff fa71 	bl	800b9d0 <LL_ADC_Enable>

    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) & LL_ADC_PATH_INTERNAL_TEMPSENSOR)
 800c4ee:	4b2c      	ldr	r3, [pc, #176]	@ (800c5a0 <ADC_Enable+0x100>)
 800c4f0:	0018      	movs	r0, r3
 800c4f2:	f7ff f993 	bl	800b81c <LL_ADC_GetCommonPathInternalCh>
 800c4f6:	0002      	movs	r2, r0
 800c4f8:	2380      	movs	r3, #128	@ 0x80
 800c4fa:	041b      	lsls	r3, r3, #16
 800c4fc:	4013      	ands	r3, r2
 800c4fe:	d00f      	beq.n	800c520 <ADC_Enable+0x80>
      /* Wait loop initialization and execution */
      /* Note: Variable divided by 2 to compensate partially              */
      /*       CPU processing cycles, scaling in us split to not          */
      /*       exceed 32 bits register capacity and handle low frequency. */
      wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_BUFFER_STAB_US / 10UL)
                         * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 800c500:	4b28      	ldr	r3, [pc, #160]	@ (800c5a4 <ADC_Enable+0x104>)
 800c502:	681b      	ldr	r3, [r3, #0]
 800c504:	4928      	ldr	r1, [pc, #160]	@ (800c5a8 <ADC_Enable+0x108>)
 800c506:	0018      	movs	r0, r3
 800c508:	f7f3 fe1a 	bl	8000140 <__udivsi3>
 800c50c:	0003      	movs	r3, r0
 800c50e:	3301      	adds	r3, #1
      wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_BUFFER_STAB_US / 10UL)
 800c510:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 800c512:	e002      	b.n	800c51a <ADC_Enable+0x7a>
      {
        wait_loop_index--;
 800c514:	68bb      	ldr	r3, [r7, #8]
 800c516:	3b01      	subs	r3, #1
 800c518:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 800c51a:	68bb      	ldr	r3, [r7, #8]
 800c51c:	2b00      	cmp	r3, #0
 800c51e:	d1f9      	bne.n	800c514 <ADC_Enable+0x74>
      }
    }

    /* If low power mode AutoPowerOff is enabled, power-on/off phases are     */
    /* performed automatically by hardware and flag ADC ready is not set.     */
    if (hadc->Init.LowPowerAutoPowerOff != ENABLE)
 800c520:	687b      	ldr	r3, [r7, #4]
 800c522:	7e5b      	ldrb	r3, [r3, #25]
 800c524:	2b01      	cmp	r3, #1
 800c526:	d033      	beq.n	800c590 <ADC_Enable+0xf0>
    {
      /* Wait for ADC effectively enabled */
      tickstart = HAL_GetTick();
 800c528:	f7ff f936 	bl	800b798 <HAL_GetTick>
 800c52c:	0003      	movs	r3, r0
 800c52e:	60fb      	str	r3, [r7, #12]

      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 800c530:	e027      	b.n	800c582 <ADC_Enable+0xe2>
            The workaround is to continue setting ADEN until ADRDY is becomes 1.
            Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
            4 ADC clock cycle duration */
        /* Note: Test of ADC enabled required due to hardware constraint to     */
        /*       not enable ADC if already enabled.                             */
        if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 800c532:	687b      	ldr	r3, [r7, #4]
 800c534:	681b      	ldr	r3, [r3, #0]
 800c536:	0018      	movs	r0, r3
 800c538:	f7ff fa6e 	bl	800ba18 <LL_ADC_IsEnabled>
 800c53c:	1e03      	subs	r3, r0, #0
 800c53e:	d104      	bne.n	800c54a <ADC_Enable+0xaa>
        {
          LL_ADC_Enable(hadc->Instance);
 800c540:	687b      	ldr	r3, [r7, #4]
 800c542:	681b      	ldr	r3, [r3, #0]
 800c544:	0018      	movs	r0, r3
 800c546:	f7ff fa43 	bl	800b9d0 <LL_ADC_Enable>
        }

        if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 800c54a:	f7ff f925 	bl	800b798 <HAL_GetTick>
 800c54e:	0002      	movs	r2, r0
 800c550:	68fb      	ldr	r3, [r7, #12]
 800c552:	1ad3      	subs	r3, r2, r3
 800c554:	2b02      	cmp	r3, #2
 800c556:	d914      	bls.n	800c582 <ADC_Enable+0xe2>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 800c558:	687b      	ldr	r3, [r7, #4]
 800c55a:	681b      	ldr	r3, [r3, #0]
 800c55c:	681b      	ldr	r3, [r3, #0]
 800c55e:	2201      	movs	r2, #1
 800c560:	4013      	ands	r3, r2
 800c562:	2b01      	cmp	r3, #1
 800c564:	d00d      	beq.n	800c582 <ADC_Enable+0xe2>
          {
            /* Update ADC state machine to error */
            SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800c566:	687b      	ldr	r3, [r7, #4]
 800c568:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800c56a:	2210      	movs	r2, #16
 800c56c:	431a      	orrs	r2, r3
 800c56e:	687b      	ldr	r3, [r7, #4]
 800c570:	659a      	str	r2, [r3, #88]	@ 0x58

            /* Set ADC error code to ADC peripheral internal error */
            SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800c572:	687b      	ldr	r3, [r7, #4]
 800c574:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800c576:	2201      	movs	r2, #1
 800c578:	431a      	orrs	r2, r3
 800c57a:	687b      	ldr	r3, [r7, #4]
 800c57c:	65da      	str	r2, [r3, #92]	@ 0x5c

            return HAL_ERROR;
 800c57e:	2301      	movs	r3, #1
 800c580:	e007      	b.n	800c592 <ADC_Enable+0xf2>
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 800c582:	687b      	ldr	r3, [r7, #4]
 800c584:	681b      	ldr	r3, [r3, #0]
 800c586:	681b      	ldr	r3, [r3, #0]
 800c588:	2201      	movs	r2, #1
 800c58a:	4013      	ands	r3, r2
 800c58c:	2b01      	cmp	r3, #1
 800c58e:	d1d0      	bne.n	800c532 <ADC_Enable+0x92>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 800c590:	2300      	movs	r3, #0
}
 800c592:	0018      	movs	r0, r3
 800c594:	46bd      	mov	sp, r7
 800c596:	b004      	add	sp, #16
 800c598:	bd80      	pop	{r7, pc}
 800c59a:	46c0      	nop			@ (mov r8, r8)
 800c59c:	80000017 	.word	0x80000017
 800c5a0:	40012708 	.word	0x40012708
 800c5a4:	20000010 	.word	0x20000010
 800c5a8:	00030d40 	.word	0x00030d40

0800c5ac <ADC_Disable>:
  *         stopped.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef *hadc)
{
 800c5ac:	b580      	push	{r7, lr}
 800c5ae:	b084      	sub	sp, #16
 800c5b0:	af00      	add	r7, sp, #0
 800c5b2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  const uint32_t tmp_adc_is_disable_on_going = LL_ADC_IsDisableOngoing(hadc->Instance);
 800c5b4:	687b      	ldr	r3, [r7, #4]
 800c5b6:	681b      	ldr	r3, [r3, #0]
 800c5b8:	0018      	movs	r0, r3
 800c5ba:	f7ff fa3e 	bl	800ba3a <LL_ADC_IsDisableOngoing>
 800c5be:	0003      	movs	r3, r0
 800c5c0:	60fb      	str	r3, [r7, #12]

  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /*       disabled.                                                          */
  if ((LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 800c5c2:	687b      	ldr	r3, [r7, #4]
 800c5c4:	681b      	ldr	r3, [r3, #0]
 800c5c6:	0018      	movs	r0, r3
 800c5c8:	f7ff fa26 	bl	800ba18 <LL_ADC_IsEnabled>
 800c5cc:	1e03      	subs	r3, r0, #0
 800c5ce:	d046      	beq.n	800c65e <ADC_Disable+0xb2>
      && (tmp_adc_is_disable_on_going == 0UL)
 800c5d0:	68fb      	ldr	r3, [r7, #12]
 800c5d2:	2b00      	cmp	r3, #0
 800c5d4:	d143      	bne.n	800c65e <ADC_Disable+0xb2>
     )
  {
    /* Check if conditions to disable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADSTART | ADC_CR_ADEN)) == ADC_CR_ADEN)
 800c5d6:	687b      	ldr	r3, [r7, #4]
 800c5d8:	681b      	ldr	r3, [r3, #0]
 800c5da:	689b      	ldr	r3, [r3, #8]
 800c5dc:	2205      	movs	r2, #5
 800c5de:	4013      	ands	r3, r2
 800c5e0:	2b01      	cmp	r3, #1
 800c5e2:	d10d      	bne.n	800c600 <ADC_Disable+0x54>
    {
      /* Disable the ADC peripheral */
      LL_ADC_Disable(hadc->Instance);
 800c5e4:	687b      	ldr	r3, [r7, #4]
 800c5e6:	681b      	ldr	r3, [r3, #0]
 800c5e8:	0018      	movs	r0, r3
 800c5ea:	f7ff fa03 	bl	800b9f4 <LL_ADC_Disable>
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOSMP | ADC_FLAG_RDY));
 800c5ee:	687b      	ldr	r3, [r7, #4]
 800c5f0:	681b      	ldr	r3, [r3, #0]
 800c5f2:	2203      	movs	r2, #3
 800c5f4:	601a      	str	r2, [r3, #0]
      return HAL_ERROR;
    }

    /* Wait for ADC effectively disabled */
    /* Get tick count */
    tickstart = HAL_GetTick();
 800c5f6:	f7ff f8cf 	bl	800b798 <HAL_GetTick>
 800c5fa:	0003      	movs	r3, r0
 800c5fc:	60bb      	str	r3, [r7, #8]

    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 800c5fe:	e028      	b.n	800c652 <ADC_Disable+0xa6>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800c600:	687b      	ldr	r3, [r7, #4]
 800c602:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800c604:	2210      	movs	r2, #16
 800c606:	431a      	orrs	r2, r3
 800c608:	687b      	ldr	r3, [r7, #4]
 800c60a:	659a      	str	r2, [r3, #88]	@ 0x58
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800c60c:	687b      	ldr	r3, [r7, #4]
 800c60e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800c610:	2201      	movs	r2, #1
 800c612:	431a      	orrs	r2, r3
 800c614:	687b      	ldr	r3, [r7, #4]
 800c616:	65da      	str	r2, [r3, #92]	@ 0x5c
      return HAL_ERROR;
 800c618:	2301      	movs	r3, #1
 800c61a:	e021      	b.n	800c660 <ADC_Disable+0xb4>
    {
      if ((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 800c61c:	f7ff f8bc 	bl	800b798 <HAL_GetTick>
 800c620:	0002      	movs	r2, r0
 800c622:	68bb      	ldr	r3, [r7, #8]
 800c624:	1ad3      	subs	r3, r2, r3
 800c626:	2b02      	cmp	r3, #2
 800c628:	d913      	bls.n	800c652 <ADC_Disable+0xa6>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 800c62a:	687b      	ldr	r3, [r7, #4]
 800c62c:	681b      	ldr	r3, [r3, #0]
 800c62e:	689b      	ldr	r3, [r3, #8]
 800c630:	2201      	movs	r2, #1
 800c632:	4013      	ands	r3, r2
 800c634:	d00d      	beq.n	800c652 <ADC_Disable+0xa6>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800c636:	687b      	ldr	r3, [r7, #4]
 800c638:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800c63a:	2210      	movs	r2, #16
 800c63c:	431a      	orrs	r2, r3
 800c63e:	687b      	ldr	r3, [r7, #4]
 800c640:	659a      	str	r2, [r3, #88]	@ 0x58

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800c642:	687b      	ldr	r3, [r7, #4]
 800c644:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800c646:	2201      	movs	r2, #1
 800c648:	431a      	orrs	r2, r3
 800c64a:	687b      	ldr	r3, [r7, #4]
 800c64c:	65da      	str	r2, [r3, #92]	@ 0x5c

          return HAL_ERROR;
 800c64e:	2301      	movs	r3, #1
 800c650:	e006      	b.n	800c660 <ADC_Disable+0xb4>
    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 800c652:	687b      	ldr	r3, [r7, #4]
 800c654:	681b      	ldr	r3, [r3, #0]
 800c656:	689b      	ldr	r3, [r3, #8]
 800c658:	2201      	movs	r2, #1
 800c65a:	4013      	ands	r3, r2
 800c65c:	d1de      	bne.n	800c61c <ADC_Disable+0x70>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 800c65e:	2300      	movs	r3, #0
}
 800c660:	0018      	movs	r0, r3
 800c662:	46bd      	mov	sp, r7
 800c664:	b004      	add	sp, #16
 800c666:	bd80      	pop	{r7, pc}

0800c668 <LL_ADC_GetCommonClock>:
{
 800c668:	b580      	push	{r7, lr}
 800c66a:	b082      	sub	sp, #8
 800c66c:	af00      	add	r7, sp, #0
 800c66e:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_PRESC));
 800c670:	687b      	ldr	r3, [r7, #4]
 800c672:	681a      	ldr	r2, [r3, #0]
 800c674:	23f0      	movs	r3, #240	@ 0xf0
 800c676:	039b      	lsls	r3, r3, #14
 800c678:	4013      	ands	r3, r2
}
 800c67a:	0018      	movs	r0, r3
 800c67c:	46bd      	mov	sp, r7
 800c67e:	b002      	add	sp, #8
 800c680:	bd80      	pop	{r7, pc}

0800c682 <LL_ADC_GetClock>:
{
 800c682:	b580      	push	{r7, lr}
 800c684:	b082      	sub	sp, #8
 800c686:	af00      	add	r7, sp, #0
 800c688:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCx->CFGR2, ADC_CFGR2_CKMODE));
 800c68a:	687b      	ldr	r3, [r7, #4]
 800c68c:	691b      	ldr	r3, [r3, #16]
 800c68e:	0f9b      	lsrs	r3, r3, #30
 800c690:	079b      	lsls	r3, r3, #30
}
 800c692:	0018      	movs	r0, r3
 800c694:	46bd      	mov	sp, r7
 800c696:	b002      	add	sp, #8
 800c698:	bd80      	pop	{r7, pc}

0800c69a <LL_ADC_SetCalibrationFactor>:
{
 800c69a:	b580      	push	{r7, lr}
 800c69c:	b082      	sub	sp, #8
 800c69e:	af00      	add	r7, sp, #0
 800c6a0:	6078      	str	r0, [r7, #4]
 800c6a2:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->CALFACT,
 800c6a4:	687b      	ldr	r3, [r7, #4]
 800c6a6:	22b4      	movs	r2, #180	@ 0xb4
 800c6a8:	589b      	ldr	r3, [r3, r2]
 800c6aa:	227f      	movs	r2, #127	@ 0x7f
 800c6ac:	4393      	bics	r3, r2
 800c6ae:	001a      	movs	r2, r3
 800c6b0:	683b      	ldr	r3, [r7, #0]
 800c6b2:	431a      	orrs	r2, r3
 800c6b4:	687b      	ldr	r3, [r7, #4]
 800c6b6:	21b4      	movs	r1, #180	@ 0xb4
 800c6b8:	505a      	str	r2, [r3, r1]
}
 800c6ba:	46c0      	nop			@ (mov r8, r8)
 800c6bc:	46bd      	mov	sp, r7
 800c6be:	b002      	add	sp, #8
 800c6c0:	bd80      	pop	{r7, pc}

0800c6c2 <LL_ADC_GetCalibrationFactor>:
{
 800c6c2:	b580      	push	{r7, lr}
 800c6c4:	b082      	sub	sp, #8
 800c6c6:	af00      	add	r7, sp, #0
 800c6c8:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCx->CALFACT, ADC_CALFACT_CALFACT));
 800c6ca:	687b      	ldr	r3, [r7, #4]
 800c6cc:	22b4      	movs	r2, #180	@ 0xb4
 800c6ce:	589b      	ldr	r3, [r3, r2]
 800c6d0:	227f      	movs	r2, #127	@ 0x7f
 800c6d2:	4013      	ands	r3, r2
}
 800c6d4:	0018      	movs	r0, r3
 800c6d6:	46bd      	mov	sp, r7
 800c6d8:	b002      	add	sp, #8
 800c6da:	bd80      	pop	{r7, pc}

0800c6dc <LL_ADC_Enable>:
{
 800c6dc:	b580      	push	{r7, lr}
 800c6de:	b082      	sub	sp, #8
 800c6e0:	af00      	add	r7, sp, #0
 800c6e2:	6078      	str	r0, [r7, #4]
  MODIFY_REG(ADCx->CR,
 800c6e4:	687b      	ldr	r3, [r7, #4]
 800c6e6:	689b      	ldr	r3, [r3, #8]
 800c6e8:	4a04      	ldr	r2, [pc, #16]	@ (800c6fc <LL_ADC_Enable+0x20>)
 800c6ea:	4013      	ands	r3, r2
 800c6ec:	2201      	movs	r2, #1
 800c6ee:	431a      	orrs	r2, r3
 800c6f0:	687b      	ldr	r3, [r7, #4]
 800c6f2:	609a      	str	r2, [r3, #8]
}
 800c6f4:	46c0      	nop			@ (mov r8, r8)
 800c6f6:	46bd      	mov	sp, r7
 800c6f8:	b002      	add	sp, #8
 800c6fa:	bd80      	pop	{r7, pc}
 800c6fc:	7fffffe8 	.word	0x7fffffe8

0800c700 <LL_ADC_Disable>:
{
 800c700:	b580      	push	{r7, lr}
 800c702:	b082      	sub	sp, #8
 800c704:	af00      	add	r7, sp, #0
 800c706:	6078      	str	r0, [r7, #4]
  MODIFY_REG(ADCx->CR,
 800c708:	687b      	ldr	r3, [r7, #4]
 800c70a:	689b      	ldr	r3, [r3, #8]
 800c70c:	4a04      	ldr	r2, [pc, #16]	@ (800c720 <LL_ADC_Disable+0x20>)
 800c70e:	4013      	ands	r3, r2
 800c710:	2202      	movs	r2, #2
 800c712:	431a      	orrs	r2, r3
 800c714:	687b      	ldr	r3, [r7, #4]
 800c716:	609a      	str	r2, [r3, #8]
}
 800c718:	46c0      	nop			@ (mov r8, r8)
 800c71a:	46bd      	mov	sp, r7
 800c71c:	b002      	add	sp, #8
 800c71e:	bd80      	pop	{r7, pc}
 800c720:	7fffffe8 	.word	0x7fffffe8

0800c724 <LL_ADC_IsEnabled>:
{
 800c724:	b580      	push	{r7, lr}
 800c726:	b082      	sub	sp, #8
 800c728:	af00      	add	r7, sp, #0
 800c72a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 800c72c:	687b      	ldr	r3, [r7, #4]
 800c72e:	689b      	ldr	r3, [r3, #8]
 800c730:	2201      	movs	r2, #1
 800c732:	4013      	ands	r3, r2
 800c734:	2b01      	cmp	r3, #1
 800c736:	d101      	bne.n	800c73c <LL_ADC_IsEnabled+0x18>
 800c738:	2301      	movs	r3, #1
 800c73a:	e000      	b.n	800c73e <LL_ADC_IsEnabled+0x1a>
 800c73c:	2300      	movs	r3, #0
}
 800c73e:	0018      	movs	r0, r3
 800c740:	46bd      	mov	sp, r7
 800c742:	b002      	add	sp, #8
 800c744:	bd80      	pop	{r7, pc}
	...

0800c748 <LL_ADC_StartCalibration>:
{
 800c748:	b580      	push	{r7, lr}
 800c74a:	b082      	sub	sp, #8
 800c74c:	af00      	add	r7, sp, #0
 800c74e:	6078      	str	r0, [r7, #4]
  MODIFY_REG(ADCx->CR,
 800c750:	687b      	ldr	r3, [r7, #4]
 800c752:	689b      	ldr	r3, [r3, #8]
 800c754:	4a05      	ldr	r2, [pc, #20]	@ (800c76c <LL_ADC_StartCalibration+0x24>)
 800c756:	4013      	ands	r3, r2
 800c758:	2280      	movs	r2, #128	@ 0x80
 800c75a:	0612      	lsls	r2, r2, #24
 800c75c:	431a      	orrs	r2, r3
 800c75e:	687b      	ldr	r3, [r7, #4]
 800c760:	609a      	str	r2, [r3, #8]
}
 800c762:	46c0      	nop			@ (mov r8, r8)
 800c764:	46bd      	mov	sp, r7
 800c766:	b002      	add	sp, #8
 800c768:	bd80      	pop	{r7, pc}
 800c76a:	46c0      	nop			@ (mov r8, r8)
 800c76c:	7fffffe8 	.word	0x7fffffe8

0800c770 <LL_ADC_IsCalibrationOnGoing>:
{
 800c770:	b580      	push	{r7, lr}
 800c772:	b082      	sub	sp, #8
 800c774:	af00      	add	r7, sp, #0
 800c776:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADCAL) == (ADC_CR_ADCAL)) ? 1UL : 0UL);
 800c778:	687b      	ldr	r3, [r7, #4]
 800c77a:	689b      	ldr	r3, [r3, #8]
 800c77c:	0fdb      	lsrs	r3, r3, #31
 800c77e:	07da      	lsls	r2, r3, #31
 800c780:	2380      	movs	r3, #128	@ 0x80
 800c782:	061b      	lsls	r3, r3, #24
 800c784:	429a      	cmp	r2, r3
 800c786:	d101      	bne.n	800c78c <LL_ADC_IsCalibrationOnGoing+0x1c>
 800c788:	2301      	movs	r3, #1
 800c78a:	e000      	b.n	800c78e <LL_ADC_IsCalibrationOnGoing+0x1e>
 800c78c:	2300      	movs	r3, #0
}
 800c78e:	0018      	movs	r0, r3
 800c790:	46bd      	mov	sp, r7
 800c792:	b002      	add	sp, #8
 800c794:	bd80      	pop	{r7, pc}
	...

0800c798 <HAL_ADCEx_Calibration_Start>:
  *         HAL_ADC_GetValue() (value on 7 bits: from DR[6;0]).
  * @param  hadc       ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_Calibration_Start(ADC_HandleTypeDef *hadc)
{
 800c798:	b590      	push	{r4, r7, lr}
 800c79a:	b08b      	sub	sp, #44	@ 0x2c
 800c79c:	af00      	add	r7, sp, #0
 800c79e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;
  __IO uint32_t wait_loop_index = 0UL;
 800c7a0:	2300      	movs	r3, #0
 800c7a2:	60fb      	str	r3, [r7, #12]
  uint32_t backup_setting_cfgr1;
  uint32_t calibration_index;
  uint32_t calibration_factor_accumulated = 0;
 800c7a4:	2300      	movs	r3, #0
 800c7a6:	623b      	str	r3, [r7, #32]
  __IO uint32_t delay_cpu_cycles;

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  __HAL_LOCK(hadc);
 800c7a8:	687b      	ldr	r3, [r7, #4]
 800c7aa:	2254      	movs	r2, #84	@ 0x54
 800c7ac:	5c9b      	ldrb	r3, [r3, r2]
 800c7ae:	2b01      	cmp	r3, #1
 800c7b0:	d101      	bne.n	800c7b6 <HAL_ADCEx_Calibration_Start+0x1e>
 800c7b2:	2302      	movs	r3, #2
 800c7b4:	e0dd      	b.n	800c972 <HAL_ADCEx_Calibration_Start+0x1da>
 800c7b6:	687b      	ldr	r3, [r7, #4]
 800c7b8:	2254      	movs	r2, #84	@ 0x54
 800c7ba:	2101      	movs	r1, #1
 800c7bc:	5499      	strb	r1, [r3, r2]

  /* Calibration prerequisite: ADC must be disabled. */

  /* Disable the ADC (if not already disabled) */
  tmp_hal_status = ADC_Disable(hadc);
 800c7be:	231f      	movs	r3, #31
 800c7c0:	18fc      	adds	r4, r7, r3
 800c7c2:	687b      	ldr	r3, [r7, #4]
 800c7c4:	0018      	movs	r0, r3
 800c7c6:	f7ff fef1 	bl	800c5ac <ADC_Disable>
 800c7ca:	0003      	movs	r3, r0
 800c7cc:	7023      	strb	r3, [r4, #0]

  /* Check if ADC is effectively disabled */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 800c7ce:	687b      	ldr	r3, [r7, #4]
 800c7d0:	681b      	ldr	r3, [r3, #0]
 800c7d2:	0018      	movs	r0, r3
 800c7d4:	f7ff ffa6 	bl	800c724 <LL_ADC_IsEnabled>
 800c7d8:	1e03      	subs	r3, r0, #0
 800c7da:	d000      	beq.n	800c7de <HAL_ADCEx_Calibration_Start+0x46>
 800c7dc:	e0bc      	b.n	800c958 <HAL_ADCEx_Calibration_Start+0x1c0>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800c7de:	687b      	ldr	r3, [r7, #4]
 800c7e0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800c7e2:	4a66      	ldr	r2, [pc, #408]	@ (800c97c <HAL_ADCEx_Calibration_Start+0x1e4>)
 800c7e4:	4013      	ands	r3, r2
 800c7e6:	2202      	movs	r2, #2
 800c7e8:	431a      	orrs	r2, r3
 800c7ea:	687b      	ldr	r3, [r7, #4]
 800c7ec:	659a      	str	r2, [r3, #88]	@ 0x58
    /* Note: Specificity of this STM32 series: Calibration factor is          */
    /*       available in data register and also transferred by DMA.          */
    /*       To not insert ADC calibration factor among ADC conversion data   */
    /*       in array variable, DMA transfer must be disabled during          */
    /*       calibration.                                                     */
    backup_setting_cfgr1 = READ_BIT(hadc->Instance->CFGR1, ADC_CFGR1_DMAEN | ADC_CFGR1_DMACFG | ADC_CFGR1_AUTOFF);
 800c7ee:	687b      	ldr	r3, [r7, #4]
 800c7f0:	681b      	ldr	r3, [r3, #0]
 800c7f2:	68db      	ldr	r3, [r3, #12]
 800c7f4:	4a62      	ldr	r2, [pc, #392]	@ (800c980 <HAL_ADCEx_Calibration_Start+0x1e8>)
 800c7f6:	4013      	ands	r3, r2
 800c7f8:	61bb      	str	r3, [r7, #24]
    CLEAR_BIT(hadc->Instance->CFGR1, ADC_CFGR1_DMAEN | ADC_CFGR1_DMACFG | ADC_CFGR1_AUTOFF);
 800c7fa:	687b      	ldr	r3, [r7, #4]
 800c7fc:	681b      	ldr	r3, [r3, #0]
 800c7fe:	68da      	ldr	r2, [r3, #12]
 800c800:	687b      	ldr	r3, [r7, #4]
 800c802:	681b      	ldr	r3, [r3, #0]
 800c804:	495f      	ldr	r1, [pc, #380]	@ (800c984 <HAL_ADCEx_Calibration_Start+0x1ec>)
 800c806:	400a      	ands	r2, r1
 800c808:	60da      	str	r2, [r3, #12]

    /* ADC calibration procedure */
    /* Note: Perform an averaging of 8 calibrations for optimized accuracy */
    for (calibration_index = 0UL; calibration_index < 8UL; calibration_index++)
 800c80a:	2300      	movs	r3, #0
 800c80c:	627b      	str	r3, [r7, #36]	@ 0x24
 800c80e:	e02d      	b.n	800c86c <HAL_ADCEx_Calibration_Start+0xd4>
    {
      /* Start ADC calibration */
      LL_ADC_StartCalibration(hadc->Instance);
 800c810:	687b      	ldr	r3, [r7, #4]
 800c812:	681b      	ldr	r3, [r3, #0]
 800c814:	0018      	movs	r0, r3
 800c816:	f7ff ff97 	bl	800c748 <LL_ADC_StartCalibration>

      /* Wait for calibration completion */
      while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
 800c81a:	e014      	b.n	800c846 <HAL_ADCEx_Calibration_Start+0xae>
      {
        wait_loop_index++;
 800c81c:	68fb      	ldr	r3, [r7, #12]
 800c81e:	3301      	adds	r3, #1
 800c820:	60fb      	str	r3, [r7, #12]
        if (wait_loop_index >= ADC_CALIBRATION_TIMEOUT)
 800c822:	68fb      	ldr	r3, [r7, #12]
 800c824:	4a58      	ldr	r2, [pc, #352]	@ (800c988 <HAL_ADCEx_Calibration_Start+0x1f0>)
 800c826:	4293      	cmp	r3, r2
 800c828:	d90d      	bls.n	800c846 <HAL_ADCEx_Calibration_Start+0xae>
        {
          /* Update ADC state machine to error */
          ADC_STATE_CLR_SET(hadc->State,
 800c82a:	687b      	ldr	r3, [r7, #4]
 800c82c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800c82e:	2212      	movs	r2, #18
 800c830:	4393      	bics	r3, r2
 800c832:	2210      	movs	r2, #16
 800c834:	431a      	orrs	r2, r3
 800c836:	687b      	ldr	r3, [r7, #4]
 800c838:	659a      	str	r2, [r3, #88]	@ 0x58
                            HAL_ADC_STATE_BUSY_INTERNAL,
                            HAL_ADC_STATE_ERROR_INTERNAL);

          __HAL_UNLOCK(hadc);
 800c83a:	687b      	ldr	r3, [r7, #4]
 800c83c:	2254      	movs	r2, #84	@ 0x54
 800c83e:	2100      	movs	r1, #0
 800c840:	5499      	strb	r1, [r3, r2]

          return HAL_ERROR;
 800c842:	2301      	movs	r3, #1
 800c844:	e095      	b.n	800c972 <HAL_ADCEx_Calibration_Start+0x1da>
      while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
 800c846:	687b      	ldr	r3, [r7, #4]
 800c848:	681b      	ldr	r3, [r3, #0]
 800c84a:	0018      	movs	r0, r3
 800c84c:	f7ff ff90 	bl	800c770 <LL_ADC_IsCalibrationOnGoing>
 800c850:	1e03      	subs	r3, r0, #0
 800c852:	d1e3      	bne.n	800c81c <HAL_ADCEx_Calibration_Start+0x84>
        }
      }

      calibration_factor_accumulated += LL_ADC_GetCalibrationFactor(hadc->Instance);
 800c854:	687b      	ldr	r3, [r7, #4]
 800c856:	681b      	ldr	r3, [r3, #0]
 800c858:	0018      	movs	r0, r3
 800c85a:	f7ff ff32 	bl	800c6c2 <LL_ADC_GetCalibrationFactor>
 800c85e:	0002      	movs	r2, r0
 800c860:	6a3b      	ldr	r3, [r7, #32]
 800c862:	189b      	adds	r3, r3, r2
 800c864:	623b      	str	r3, [r7, #32]
    for (calibration_index = 0UL; calibration_index < 8UL; calibration_index++)
 800c866:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c868:	3301      	adds	r3, #1
 800c86a:	627b      	str	r3, [r7, #36]	@ 0x24
 800c86c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c86e:	2b07      	cmp	r3, #7
 800c870:	d9ce      	bls.n	800c810 <HAL_ADCEx_Calibration_Start+0x78>
    }
    /* Compute average */
    calibration_factor_accumulated /= calibration_index;
 800c872:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800c874:	6a38      	ldr	r0, [r7, #32]
 800c876:	f7f3 fc63 	bl	8000140 <__udivsi3>
 800c87a:	0003      	movs	r3, r0
 800c87c:	623b      	str	r3, [r7, #32]

    /* Apply calibration factor (requires ADC enable and disable process) */
    LL_ADC_Enable(hadc->Instance);
 800c87e:	687b      	ldr	r3, [r7, #4]
 800c880:	681b      	ldr	r3, [r3, #0]
 800c882:	0018      	movs	r0, r3
 800c884:	f7ff ff2a 	bl	800c6dc <LL_ADC_Enable>

    /* Case of ADC clocked at low frequency: Delay required between ADC enable and disable actions */
    if (LL_ADC_GetClock(hadc->Instance) == LL_ADC_CLOCK_ASYNC)
 800c888:	687b      	ldr	r3, [r7, #4]
 800c88a:	681b      	ldr	r3, [r3, #0]
 800c88c:	0018      	movs	r0, r3
 800c88e:	f7ff fef8 	bl	800c682 <LL_ADC_GetClock>
 800c892:	1e03      	subs	r3, r0, #0
 800c894:	d11b      	bne.n	800c8ce <HAL_ADCEx_Calibration_Start+0x136>
    {
      adc_clk_async_presc = LL_ADC_GetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 800c896:	4b3d      	ldr	r3, [pc, #244]	@ (800c98c <HAL_ADCEx_Calibration_Start+0x1f4>)
 800c898:	0018      	movs	r0, r3
 800c89a:	f7ff fee5 	bl	800c668 <LL_ADC_GetCommonClock>
 800c89e:	0003      	movs	r3, r0
 800c8a0:	617b      	str	r3, [r7, #20]

      if (adc_clk_async_presc >= LL_ADC_CLOCK_ASYNC_DIV16)
 800c8a2:	697a      	ldr	r2, [r7, #20]
 800c8a4:	23e0      	movs	r3, #224	@ 0xe0
 800c8a6:	035b      	lsls	r3, r3, #13
 800c8a8:	429a      	cmp	r2, r3
 800c8aa:	d310      	bcc.n	800c8ce <HAL_ADCEx_Calibration_Start+0x136>
      {
        /* Delay loop initialization and execution */
        /* Delay depends on ADC clock prescaler: Compute ADC clock asynchronous prescaler to decimal format */
        delay_cpu_cycles = (1UL << ((adc_clk_async_presc >> ADC_CCR_PRESC_Pos) - 3UL));
 800c8ac:	697b      	ldr	r3, [r7, #20]
 800c8ae:	0c9b      	lsrs	r3, r3, #18
 800c8b0:	3b03      	subs	r3, #3
 800c8b2:	2201      	movs	r2, #1
 800c8b4:	409a      	lsls	r2, r3
 800c8b6:	0013      	movs	r3, r2
 800c8b8:	60bb      	str	r3, [r7, #8]
        /* Divide variable by 2 to compensate partially CPU processing cycles */
        delay_cpu_cycles >>= 1UL;
 800c8ba:	68bb      	ldr	r3, [r7, #8]
 800c8bc:	085b      	lsrs	r3, r3, #1
 800c8be:	60bb      	str	r3, [r7, #8]

        while (delay_cpu_cycles != 0UL)
 800c8c0:	e002      	b.n	800c8c8 <HAL_ADCEx_Calibration_Start+0x130>
        {
          delay_cpu_cycles--;
 800c8c2:	68bb      	ldr	r3, [r7, #8]
 800c8c4:	3b01      	subs	r3, #1
 800c8c6:	60bb      	str	r3, [r7, #8]
        while (delay_cpu_cycles != 0UL)
 800c8c8:	68bb      	ldr	r3, [r7, #8]
 800c8ca:	2b00      	cmp	r3, #0
 800c8cc:	d1f9      	bne.n	800c8c2 <HAL_ADCEx_Calibration_Start+0x12a>
        }
      }
    }

    LL_ADC_SetCalibrationFactor(hadc->Instance, calibration_factor_accumulated);
 800c8ce:	687b      	ldr	r3, [r7, #4]
 800c8d0:	681b      	ldr	r3, [r3, #0]
 800c8d2:	6a3a      	ldr	r2, [r7, #32]
 800c8d4:	0011      	movs	r1, r2
 800c8d6:	0018      	movs	r0, r3
 800c8d8:	f7ff fedf 	bl	800c69a <LL_ADC_SetCalibrationFactor>
    LL_ADC_Disable(hadc->Instance);
 800c8dc:	687b      	ldr	r3, [r7, #4]
 800c8de:	681b      	ldr	r3, [r3, #0]
 800c8e0:	0018      	movs	r0, r3
 800c8e2:	f7ff ff0d 	bl	800c700 <LL_ADC_Disable>

    /* Wait for ADC effectively disabled before changing configuration */
    /* Get tick count */
    tickstart = HAL_GetTick();
 800c8e6:	f7fe ff57 	bl	800b798 <HAL_GetTick>
 800c8ea:	0003      	movs	r3, r0
 800c8ec:	613b      	str	r3, [r7, #16]

    while (LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 800c8ee:	e01b      	b.n	800c928 <HAL_ADCEx_Calibration_Start+0x190>
    {
      if ((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 800c8f0:	f7fe ff52 	bl	800b798 <HAL_GetTick>
 800c8f4:	0002      	movs	r2, r0
 800c8f6:	693b      	ldr	r3, [r7, #16]
 800c8f8:	1ad3      	subs	r3, r2, r3
 800c8fa:	2b02      	cmp	r3, #2
 800c8fc:	d914      	bls.n	800c928 <HAL_ADCEx_Calibration_Start+0x190>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 800c8fe:	687b      	ldr	r3, [r7, #4]
 800c900:	681b      	ldr	r3, [r3, #0]
 800c902:	0018      	movs	r0, r3
 800c904:	f7ff ff0e 	bl	800c724 <LL_ADC_IsEnabled>
 800c908:	1e03      	subs	r3, r0, #0
 800c90a:	d00d      	beq.n	800c928 <HAL_ADCEx_Calibration_Start+0x190>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800c90c:	687b      	ldr	r3, [r7, #4]
 800c90e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800c910:	2210      	movs	r2, #16
 800c912:	431a      	orrs	r2, r3
 800c914:	687b      	ldr	r3, [r7, #4]
 800c916:	659a      	str	r2, [r3, #88]	@ 0x58

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800c918:	687b      	ldr	r3, [r7, #4]
 800c91a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800c91c:	2201      	movs	r2, #1
 800c91e:	431a      	orrs	r2, r3
 800c920:	687b      	ldr	r3, [r7, #4]
 800c922:	65da      	str	r2, [r3, #92]	@ 0x5c

          return HAL_ERROR;
 800c924:	2301      	movs	r3, #1
 800c926:	e024      	b.n	800c972 <HAL_ADCEx_Calibration_Start+0x1da>
    while (LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 800c928:	687b      	ldr	r3, [r7, #4]
 800c92a:	681b      	ldr	r3, [r3, #0]
 800c92c:	0018      	movs	r0, r3
 800c92e:	f7ff fef9 	bl	800c724 <LL_ADC_IsEnabled>
 800c932:	1e03      	subs	r3, r0, #0
 800c934:	d1dc      	bne.n	800c8f0 <HAL_ADCEx_Calibration_Start+0x158>
        }
      }
    }

    /* Restore configuration after calibration */
    SET_BIT(hadc->Instance->CFGR1, backup_setting_cfgr1);
 800c936:	687b      	ldr	r3, [r7, #4]
 800c938:	681b      	ldr	r3, [r3, #0]
 800c93a:	68d9      	ldr	r1, [r3, #12]
 800c93c:	687b      	ldr	r3, [r7, #4]
 800c93e:	681b      	ldr	r3, [r3, #0]
 800c940:	69ba      	ldr	r2, [r7, #24]
 800c942:	430a      	orrs	r2, r1
 800c944:	60da      	str	r2, [r3, #12]

    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800c946:	687b      	ldr	r3, [r7, #4]
 800c948:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800c94a:	2203      	movs	r2, #3
 800c94c:	4393      	bics	r3, r2
 800c94e:	2201      	movs	r2, #1
 800c950:	431a      	orrs	r2, r3
 800c952:	687b      	ldr	r3, [r7, #4]
 800c954:	659a      	str	r2, [r3, #88]	@ 0x58
 800c956:	e005      	b.n	800c964 <HAL_ADCEx_Calibration_Start+0x1cc>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800c958:	687b      	ldr	r3, [r7, #4]
 800c95a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800c95c:	2210      	movs	r2, #16
 800c95e:	431a      	orrs	r2, r3
 800c960:	687b      	ldr	r3, [r7, #4]
 800c962:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Note: No need to update variable "tmp_hal_status" here: already set    */
    /*       to state "HAL_ERROR" by function disabling the ADC.              */
  }

  __HAL_UNLOCK(hadc);
 800c964:	687b      	ldr	r3, [r7, #4]
 800c966:	2254      	movs	r2, #84	@ 0x54
 800c968:	2100      	movs	r1, #0
 800c96a:	5499      	strb	r1, [r3, r2]

  return tmp_hal_status;
 800c96c:	231f      	movs	r3, #31
 800c96e:	18fb      	adds	r3, r7, r3
 800c970:	781b      	ldrb	r3, [r3, #0]
}
 800c972:	0018      	movs	r0, r3
 800c974:	46bd      	mov	sp, r7
 800c976:	b00b      	add	sp, #44	@ 0x2c
 800c978:	bd90      	pop	{r4, r7, pc}
 800c97a:	46c0      	nop			@ (mov r8, r8)
 800c97c:	fffffefd 	.word	0xfffffefd
 800c980:	00008003 	.word	0x00008003
 800c984:	ffff7ffc 	.word	0xffff7ffc
 800c988:	0002f1ff 	.word	0x0002f1ff
 800c98c:	40012708 	.word	0x40012708

0800c990 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800c990:	b580      	push	{r7, lr}
 800c992:	b082      	sub	sp, #8
 800c994:	af00      	add	r7, sp, #0
 800c996:	0002      	movs	r2, r0
 800c998:	1dfb      	adds	r3, r7, #7
 800c99a:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 800c99c:	1dfb      	adds	r3, r7, #7
 800c99e:	781b      	ldrb	r3, [r3, #0]
 800c9a0:	2b7f      	cmp	r3, #127	@ 0x7f
 800c9a2:	d809      	bhi.n	800c9b8 <__NVIC_EnableIRQ+0x28>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800c9a4:	1dfb      	adds	r3, r7, #7
 800c9a6:	781b      	ldrb	r3, [r3, #0]
 800c9a8:	001a      	movs	r2, r3
 800c9aa:	231f      	movs	r3, #31
 800c9ac:	401a      	ands	r2, r3
 800c9ae:	4b04      	ldr	r3, [pc, #16]	@ (800c9c0 <__NVIC_EnableIRQ+0x30>)
 800c9b0:	2101      	movs	r1, #1
 800c9b2:	4091      	lsls	r1, r2
 800c9b4:	000a      	movs	r2, r1
 800c9b6:	601a      	str	r2, [r3, #0]
    __COMPILER_BARRIER();
  }
}
 800c9b8:	46c0      	nop			@ (mov r8, r8)
 800c9ba:	46bd      	mov	sp, r7
 800c9bc:	b002      	add	sp, #8
 800c9be:	bd80      	pop	{r7, pc}
 800c9c0:	e000e100 	.word	0xe000e100

0800c9c4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800c9c4:	b590      	push	{r4, r7, lr}
 800c9c6:	b083      	sub	sp, #12
 800c9c8:	af00      	add	r7, sp, #0
 800c9ca:	0002      	movs	r2, r0
 800c9cc:	6039      	str	r1, [r7, #0]
 800c9ce:	1dfb      	adds	r3, r7, #7
 800c9d0:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 800c9d2:	1dfb      	adds	r3, r7, #7
 800c9d4:	781b      	ldrb	r3, [r3, #0]
 800c9d6:	2b7f      	cmp	r3, #127	@ 0x7f
 800c9d8:	d828      	bhi.n	800ca2c <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800c9da:	4a2f      	ldr	r2, [pc, #188]	@ (800ca98 <__NVIC_SetPriority+0xd4>)
 800c9dc:	1dfb      	adds	r3, r7, #7
 800c9de:	781b      	ldrb	r3, [r3, #0]
 800c9e0:	b25b      	sxtb	r3, r3
 800c9e2:	089b      	lsrs	r3, r3, #2
 800c9e4:	33c0      	adds	r3, #192	@ 0xc0
 800c9e6:	009b      	lsls	r3, r3, #2
 800c9e8:	589b      	ldr	r3, [r3, r2]
 800c9ea:	1dfa      	adds	r2, r7, #7
 800c9ec:	7812      	ldrb	r2, [r2, #0]
 800c9ee:	0011      	movs	r1, r2
 800c9f0:	2203      	movs	r2, #3
 800c9f2:	400a      	ands	r2, r1
 800c9f4:	00d2      	lsls	r2, r2, #3
 800c9f6:	21ff      	movs	r1, #255	@ 0xff
 800c9f8:	4091      	lsls	r1, r2
 800c9fa:	000a      	movs	r2, r1
 800c9fc:	43d2      	mvns	r2, r2
 800c9fe:	401a      	ands	r2, r3
 800ca00:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 800ca02:	683b      	ldr	r3, [r7, #0]
 800ca04:	019b      	lsls	r3, r3, #6
 800ca06:	22ff      	movs	r2, #255	@ 0xff
 800ca08:	401a      	ands	r2, r3
 800ca0a:	1dfb      	adds	r3, r7, #7
 800ca0c:	781b      	ldrb	r3, [r3, #0]
 800ca0e:	0018      	movs	r0, r3
 800ca10:	2303      	movs	r3, #3
 800ca12:	4003      	ands	r3, r0
 800ca14:	00db      	lsls	r3, r3, #3
 800ca16:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800ca18:	481f      	ldr	r0, [pc, #124]	@ (800ca98 <__NVIC_SetPriority+0xd4>)
 800ca1a:	1dfb      	adds	r3, r7, #7
 800ca1c:	781b      	ldrb	r3, [r3, #0]
 800ca1e:	b25b      	sxtb	r3, r3
 800ca20:	089b      	lsrs	r3, r3, #2
 800ca22:	430a      	orrs	r2, r1
 800ca24:	33c0      	adds	r3, #192	@ 0xc0
 800ca26:	009b      	lsls	r3, r3, #2
 800ca28:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 800ca2a:	e031      	b.n	800ca90 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800ca2c:	4a1b      	ldr	r2, [pc, #108]	@ (800ca9c <__NVIC_SetPriority+0xd8>)
 800ca2e:	1dfb      	adds	r3, r7, #7
 800ca30:	781b      	ldrb	r3, [r3, #0]
 800ca32:	0019      	movs	r1, r3
 800ca34:	230f      	movs	r3, #15
 800ca36:	400b      	ands	r3, r1
 800ca38:	3b08      	subs	r3, #8
 800ca3a:	089b      	lsrs	r3, r3, #2
 800ca3c:	3306      	adds	r3, #6
 800ca3e:	009b      	lsls	r3, r3, #2
 800ca40:	18d3      	adds	r3, r2, r3
 800ca42:	3304      	adds	r3, #4
 800ca44:	681b      	ldr	r3, [r3, #0]
 800ca46:	1dfa      	adds	r2, r7, #7
 800ca48:	7812      	ldrb	r2, [r2, #0]
 800ca4a:	0011      	movs	r1, r2
 800ca4c:	2203      	movs	r2, #3
 800ca4e:	400a      	ands	r2, r1
 800ca50:	00d2      	lsls	r2, r2, #3
 800ca52:	21ff      	movs	r1, #255	@ 0xff
 800ca54:	4091      	lsls	r1, r2
 800ca56:	000a      	movs	r2, r1
 800ca58:	43d2      	mvns	r2, r2
 800ca5a:	401a      	ands	r2, r3
 800ca5c:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 800ca5e:	683b      	ldr	r3, [r7, #0]
 800ca60:	019b      	lsls	r3, r3, #6
 800ca62:	22ff      	movs	r2, #255	@ 0xff
 800ca64:	401a      	ands	r2, r3
 800ca66:	1dfb      	adds	r3, r7, #7
 800ca68:	781b      	ldrb	r3, [r3, #0]
 800ca6a:	0018      	movs	r0, r3
 800ca6c:	2303      	movs	r3, #3
 800ca6e:	4003      	ands	r3, r0
 800ca70:	00db      	lsls	r3, r3, #3
 800ca72:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800ca74:	4809      	ldr	r0, [pc, #36]	@ (800ca9c <__NVIC_SetPriority+0xd8>)
 800ca76:	1dfb      	adds	r3, r7, #7
 800ca78:	781b      	ldrb	r3, [r3, #0]
 800ca7a:	001c      	movs	r4, r3
 800ca7c:	230f      	movs	r3, #15
 800ca7e:	4023      	ands	r3, r4
 800ca80:	3b08      	subs	r3, #8
 800ca82:	089b      	lsrs	r3, r3, #2
 800ca84:	430a      	orrs	r2, r1
 800ca86:	3306      	adds	r3, #6
 800ca88:	009b      	lsls	r3, r3, #2
 800ca8a:	18c3      	adds	r3, r0, r3
 800ca8c:	3304      	adds	r3, #4
 800ca8e:	601a      	str	r2, [r3, #0]
}
 800ca90:	46c0      	nop			@ (mov r8, r8)
 800ca92:	46bd      	mov	sp, r7
 800ca94:	b003      	add	sp, #12
 800ca96:	bd90      	pop	{r4, r7, pc}
 800ca98:	e000e100 	.word	0xe000e100
 800ca9c:	e000ed00 	.word	0xe000ed00

0800caa0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800caa0:	b580      	push	{r7, lr}
 800caa2:	b082      	sub	sp, #8
 800caa4:	af00      	add	r7, sp, #0
 800caa6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800caa8:	687b      	ldr	r3, [r7, #4]
 800caaa:	1e5a      	subs	r2, r3, #1
 800caac:	2380      	movs	r3, #128	@ 0x80
 800caae:	045b      	lsls	r3, r3, #17
 800cab0:	429a      	cmp	r2, r3
 800cab2:	d301      	bcc.n	800cab8 <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 800cab4:	2301      	movs	r3, #1
 800cab6:	e010      	b.n	800cada <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800cab8:	4b0a      	ldr	r3, [pc, #40]	@ (800cae4 <SysTick_Config+0x44>)
 800caba:	687a      	ldr	r2, [r7, #4]
 800cabc:	3a01      	subs	r2, #1
 800cabe:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800cac0:	2301      	movs	r3, #1
 800cac2:	425b      	negs	r3, r3
 800cac4:	2103      	movs	r1, #3
 800cac6:	0018      	movs	r0, r3
 800cac8:	f7ff ff7c 	bl	800c9c4 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800cacc:	4b05      	ldr	r3, [pc, #20]	@ (800cae4 <SysTick_Config+0x44>)
 800cace:	2200      	movs	r2, #0
 800cad0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800cad2:	4b04      	ldr	r3, [pc, #16]	@ (800cae4 <SysTick_Config+0x44>)
 800cad4:	2207      	movs	r2, #7
 800cad6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800cad8:	2300      	movs	r3, #0
}
 800cada:	0018      	movs	r0, r3
 800cadc:	46bd      	mov	sp, r7
 800cade:	b002      	add	sp, #8
 800cae0:	bd80      	pop	{r7, pc}
 800cae2:	46c0      	nop			@ (mov r8, r8)
 800cae4:	e000e010 	.word	0xe000e010

0800cae8 <HAL_NVIC_SetPriority>:
  *         with stm32g0xx devices, this parameter is a dummy value and it is ignored, because
  *         no subpriority supported in Cortex M0+ based products.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800cae8:	b580      	push	{r7, lr}
 800caea:	b084      	sub	sp, #16
 800caec:	af00      	add	r7, sp, #0
 800caee:	60b9      	str	r1, [r7, #8]
 800caf0:	607a      	str	r2, [r7, #4]
 800caf2:	210f      	movs	r1, #15
 800caf4:	187b      	adds	r3, r7, r1
 800caf6:	1c02      	adds	r2, r0, #0
 800caf8:	701a      	strb	r2, [r3, #0]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(SubPriority);

  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn, PreemptPriority);
 800cafa:	68ba      	ldr	r2, [r7, #8]
 800cafc:	187b      	adds	r3, r7, r1
 800cafe:	781b      	ldrb	r3, [r3, #0]
 800cb00:	b25b      	sxtb	r3, r3
 800cb02:	0011      	movs	r1, r2
 800cb04:	0018      	movs	r0, r3
 800cb06:	f7ff ff5d 	bl	800c9c4 <__NVIC_SetPriority>
}
 800cb0a:	46c0      	nop			@ (mov r8, r8)
 800cb0c:	46bd      	mov	sp, r7
 800cb0e:	b004      	add	sp, #16
 800cb10:	bd80      	pop	{r7, pc}

0800cb12 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g0xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800cb12:	b580      	push	{r7, lr}
 800cb14:	b082      	sub	sp, #8
 800cb16:	af00      	add	r7, sp, #0
 800cb18:	0002      	movs	r2, r0
 800cb1a:	1dfb      	adds	r3, r7, #7
 800cb1c:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800cb1e:	1dfb      	adds	r3, r7, #7
 800cb20:	781b      	ldrb	r3, [r3, #0]
 800cb22:	b25b      	sxtb	r3, r3
 800cb24:	0018      	movs	r0, r3
 800cb26:	f7ff ff33 	bl	800c990 <__NVIC_EnableIRQ>
}
 800cb2a:	46c0      	nop			@ (mov r8, r8)
 800cb2c:	46bd      	mov	sp, r7
 800cb2e:	b002      	add	sp, #8
 800cb30:	bd80      	pop	{r7, pc}

0800cb32 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800cb32:	b580      	push	{r7, lr}
 800cb34:	b082      	sub	sp, #8
 800cb36:	af00      	add	r7, sp, #0
 800cb38:	6078      	str	r0, [r7, #4]
  return SysTick_Config(TicksNumb);
 800cb3a:	687b      	ldr	r3, [r7, #4]
 800cb3c:	0018      	movs	r0, r3
 800cb3e:	f7ff ffaf 	bl	800caa0 <SysTick_Config>
 800cb42:	0003      	movs	r3, r0
}
 800cb44:	0018      	movs	r0, r3
 800cb46:	46bd      	mov	sp, r7
 800cb48:	b002      	add	sp, #8
 800cb4a:	bd80      	pop	{r7, pc}

0800cb4c <HAL_DMA_Abort>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 800cb4c:	b580      	push	{r7, lr}
 800cb4e:	b082      	sub	sp, #8
 800cb50:	af00      	add	r7, sp, #0
 800cb52:	6078      	str	r0, [r7, #4]
  /* Check the DMA peripheral handle */
  if (NULL == hdma)
 800cb54:	687b      	ldr	r3, [r7, #4]
 800cb56:	2b00      	cmp	r3, #0
 800cb58:	d101      	bne.n	800cb5e <HAL_DMA_Abort+0x12>
  {
    return HAL_ERROR;
 800cb5a:	2301      	movs	r3, #1
 800cb5c:	e050      	b.n	800cc00 <HAL_DMA_Abort+0xb4>
  }

  /* Check the DMA peripheral state */
  if (hdma->State != HAL_DMA_STATE_BUSY)
 800cb5e:	687b      	ldr	r3, [r7, #4]
 800cb60:	2225      	movs	r2, #37	@ 0x25
 800cb62:	5c9b      	ldrb	r3, [r3, r2]
 800cb64:	b2db      	uxtb	r3, r3
 800cb66:	2b02      	cmp	r3, #2
 800cb68:	d008      	beq.n	800cb7c <HAL_DMA_Abort+0x30>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800cb6a:	687b      	ldr	r3, [r7, #4]
 800cb6c:	2204      	movs	r2, #4
 800cb6e:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800cb70:	687b      	ldr	r3, [r7, #4]
 800cb72:	2224      	movs	r2, #36	@ 0x24
 800cb74:	2100      	movs	r1, #0
 800cb76:	5499      	strb	r1, [r3, r2]

    return HAL_ERROR;
 800cb78:	2301      	movs	r3, #1
 800cb7a:	e041      	b.n	800cc00 <HAL_DMA_Abort+0xb4>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800cb7c:	687b      	ldr	r3, [r7, #4]
 800cb7e:	681b      	ldr	r3, [r3, #0]
 800cb80:	681a      	ldr	r2, [r3, #0]
 800cb82:	687b      	ldr	r3, [r7, #4]
 800cb84:	681b      	ldr	r3, [r3, #0]
 800cb86:	210e      	movs	r1, #14
 800cb88:	438a      	bics	r2, r1
 800cb8a:	601a      	str	r2, [r3, #0]

    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 800cb8c:	687b      	ldr	r3, [r7, #4]
 800cb8e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800cb90:	681a      	ldr	r2, [r3, #0]
 800cb92:	687b      	ldr	r3, [r7, #4]
 800cb94:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800cb96:	491c      	ldr	r1, [pc, #112]	@ (800cc08 <HAL_DMA_Abort+0xbc>)
 800cb98:	400a      	ands	r2, r1
 800cb9a:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 800cb9c:	687b      	ldr	r3, [r7, #4]
 800cb9e:	681b      	ldr	r3, [r3, #0]
 800cba0:	681a      	ldr	r2, [r3, #0]
 800cba2:	687b      	ldr	r3, [r7, #4]
 800cba4:	681b      	ldr	r3, [r3, #0]
 800cba6:	2101      	movs	r1, #1
 800cba8:	438a      	bics	r2, r1
 800cbaa:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
#if defined(DMA2)
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
#else
    __HAL_DMA_CLEAR_FLAG(hdma, ((DMA_FLAG_GI1) << (hdma->ChannelIndex  & 0x1CU)));
 800cbac:	4b17      	ldr	r3, [pc, #92]	@ (800cc0c <HAL_DMA_Abort+0xc0>)
 800cbae:	6859      	ldr	r1, [r3, #4]
 800cbb0:	687b      	ldr	r3, [r7, #4]
 800cbb2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800cbb4:	221c      	movs	r2, #28
 800cbb6:	4013      	ands	r3, r2
 800cbb8:	2201      	movs	r2, #1
 800cbba:	409a      	lsls	r2, r3
 800cbbc:	4b13      	ldr	r3, [pc, #76]	@ (800cc0c <HAL_DMA_Abort+0xc0>)
 800cbbe:	430a      	orrs	r2, r1
 800cbc0:	605a      	str	r2, [r3, #4]
#endif /* DMA2 */

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 800cbc2:	687b      	ldr	r3, [r7, #4]
 800cbc4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800cbc6:	687a      	ldr	r2, [r7, #4]
 800cbc8:	6cd2      	ldr	r2, [r2, #76]	@ 0x4c
 800cbca:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 800cbcc:	687b      	ldr	r3, [r7, #4]
 800cbce:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800cbd0:	2b00      	cmp	r3, #0
 800cbd2:	d00c      	beq.n	800cbee <HAL_DMA_Abort+0xa2>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 800cbd4:	687b      	ldr	r3, [r7, #4]
 800cbd6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800cbd8:	681a      	ldr	r2, [r3, #0]
 800cbda:	687b      	ldr	r3, [r7, #4]
 800cbdc:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800cbde:	490a      	ldr	r1, [pc, #40]	@ (800cc08 <HAL_DMA_Abort+0xbc>)
 800cbe0:	400a      	ands	r2, r1
 800cbe2:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 800cbe4:	687b      	ldr	r3, [r7, #4]
 800cbe6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800cbe8:	687a      	ldr	r2, [r7, #4]
 800cbea:	6d92      	ldr	r2, [r2, #88]	@ 0x58
 800cbec:	605a      	str	r2, [r3, #4]
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800cbee:	687b      	ldr	r3, [r7, #4]
 800cbf0:	2225      	movs	r2, #37	@ 0x25
 800cbf2:	2101      	movs	r1, #1
 800cbf4:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800cbf6:	687b      	ldr	r3, [r7, #4]
 800cbf8:	2224      	movs	r2, #36	@ 0x24
 800cbfa:	2100      	movs	r1, #0
 800cbfc:	5499      	strb	r1, [r3, r2]
  }

  return HAL_OK;
 800cbfe:	2300      	movs	r3, #0
}
 800cc00:	0018      	movs	r0, r3
 800cc02:	46bd      	mov	sp, r7
 800cc04:	b002      	add	sp, #8
 800cc06:	bd80      	pop	{r7, pc}
 800cc08:	fffffeff 	.word	0xfffffeff
 800cc0c:	40020000 	.word	0x40020000

0800cc10 <HAL_DMA_Abort_IT>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 800cc10:	b580      	push	{r7, lr}
 800cc12:	b084      	sub	sp, #16
 800cc14:	af00      	add	r7, sp, #0
 800cc16:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800cc18:	210f      	movs	r1, #15
 800cc1a:	187b      	adds	r3, r7, r1
 800cc1c:	2200      	movs	r2, #0
 800cc1e:	701a      	strb	r2, [r3, #0]

  if (hdma->State != HAL_DMA_STATE_BUSY)
 800cc20:	687b      	ldr	r3, [r7, #4]
 800cc22:	2225      	movs	r2, #37	@ 0x25
 800cc24:	5c9b      	ldrb	r3, [r3, r2]
 800cc26:	b2db      	uxtb	r3, r3
 800cc28:	2b02      	cmp	r3, #2
 800cc2a:	d006      	beq.n	800cc3a <HAL_DMA_Abort_IT+0x2a>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800cc2c:	687b      	ldr	r3, [r7, #4]
 800cc2e:	2204      	movs	r2, #4
 800cc30:	63da      	str	r2, [r3, #60]	@ 0x3c

    status = HAL_ERROR;
 800cc32:	187b      	adds	r3, r7, r1
 800cc34:	2201      	movs	r2, #1
 800cc36:	701a      	strb	r2, [r3, #0]
 800cc38:	e049      	b.n	800ccce <HAL_DMA_Abort_IT+0xbe>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800cc3a:	687b      	ldr	r3, [r7, #4]
 800cc3c:	681b      	ldr	r3, [r3, #0]
 800cc3e:	681a      	ldr	r2, [r3, #0]
 800cc40:	687b      	ldr	r3, [r7, #4]
 800cc42:	681b      	ldr	r3, [r3, #0]
 800cc44:	210e      	movs	r1, #14
 800cc46:	438a      	bics	r2, r1
 800cc48:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 800cc4a:	687b      	ldr	r3, [r7, #4]
 800cc4c:	681b      	ldr	r3, [r3, #0]
 800cc4e:	681a      	ldr	r2, [r3, #0]
 800cc50:	687b      	ldr	r3, [r7, #4]
 800cc52:	681b      	ldr	r3, [r3, #0]
 800cc54:	2101      	movs	r1, #1
 800cc56:	438a      	bics	r2, r1
 800cc58:	601a      	str	r2, [r3, #0]

    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 800cc5a:	687b      	ldr	r3, [r7, #4]
 800cc5c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800cc5e:	681a      	ldr	r2, [r3, #0]
 800cc60:	687b      	ldr	r3, [r7, #4]
 800cc62:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800cc64:	491d      	ldr	r1, [pc, #116]	@ (800ccdc <HAL_DMA_Abort_IT+0xcc>)
 800cc66:	400a      	ands	r2, r1
 800cc68:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
#if defined(DMA2)
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
#else
    __HAL_DMA_CLEAR_FLAG(hdma, ((DMA_FLAG_GI1) << (hdma->ChannelIndex & 0x1CU)));
 800cc6a:	4b1d      	ldr	r3, [pc, #116]	@ (800cce0 <HAL_DMA_Abort_IT+0xd0>)
 800cc6c:	6859      	ldr	r1, [r3, #4]
 800cc6e:	687b      	ldr	r3, [r7, #4]
 800cc70:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800cc72:	221c      	movs	r2, #28
 800cc74:	4013      	ands	r3, r2
 800cc76:	2201      	movs	r2, #1
 800cc78:	409a      	lsls	r2, r3
 800cc7a:	4b19      	ldr	r3, [pc, #100]	@ (800cce0 <HAL_DMA_Abort_IT+0xd0>)
 800cc7c:	430a      	orrs	r2, r1
 800cc7e:	605a      	str	r2, [r3, #4]
#endif /* DMA2 */

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 800cc80:	687b      	ldr	r3, [r7, #4]
 800cc82:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800cc84:	687a      	ldr	r2, [r7, #4]
 800cc86:	6cd2      	ldr	r2, [r2, #76]	@ 0x4c
 800cc88:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 800cc8a:	687b      	ldr	r3, [r7, #4]
 800cc8c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800cc8e:	2b00      	cmp	r3, #0
 800cc90:	d00c      	beq.n	800ccac <HAL_DMA_Abort_IT+0x9c>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 800cc92:	687b      	ldr	r3, [r7, #4]
 800cc94:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800cc96:	681a      	ldr	r2, [r3, #0]
 800cc98:	687b      	ldr	r3, [r7, #4]
 800cc9a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800cc9c:	490f      	ldr	r1, [pc, #60]	@ (800ccdc <HAL_DMA_Abort_IT+0xcc>)
 800cc9e:	400a      	ands	r2, r1
 800cca0:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 800cca2:	687b      	ldr	r3, [r7, #4]
 800cca4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800cca6:	687a      	ldr	r2, [r7, #4]
 800cca8:	6d92      	ldr	r2, [r2, #88]	@ 0x58
 800ccaa:	605a      	str	r2, [r3, #4]
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800ccac:	687b      	ldr	r3, [r7, #4]
 800ccae:	2225      	movs	r2, #37	@ 0x25
 800ccb0:	2101      	movs	r1, #1
 800ccb2:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800ccb4:	687b      	ldr	r3, [r7, #4]
 800ccb6:	2224      	movs	r2, #36	@ 0x24
 800ccb8:	2100      	movs	r1, #0
 800ccba:	5499      	strb	r1, [r3, r2]

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 800ccbc:	687b      	ldr	r3, [r7, #4]
 800ccbe:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800ccc0:	2b00      	cmp	r3, #0
 800ccc2:	d004      	beq.n	800ccce <HAL_DMA_Abort_IT+0xbe>
    {
      hdma->XferAbortCallback(hdma);
 800ccc4:	687b      	ldr	r3, [r7, #4]
 800ccc6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800ccc8:	687a      	ldr	r2, [r7, #4]
 800ccca:	0010      	movs	r0, r2
 800cccc:	4798      	blx	r3
    }
  }
  return status;
 800ccce:	230f      	movs	r3, #15
 800ccd0:	18fb      	adds	r3, r7, r3
 800ccd2:	781b      	ldrb	r3, [r3, #0]
}
 800ccd4:	0018      	movs	r0, r3
 800ccd6:	46bd      	mov	sp, r7
 800ccd8:	b004      	add	sp, #16
 800ccda:	bd80      	pop	{r7, pc}
 800ccdc:	fffffeff 	.word	0xfffffeff
 800cce0:	40020000 	.word	0x40020000

0800cce4 <HAL_DMA_GetError>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval DMA Error Code
  */
uint32_t HAL_DMA_GetError(DMA_HandleTypeDef *hdma)
{
 800cce4:	b580      	push	{r7, lr}
 800cce6:	b082      	sub	sp, #8
 800cce8:	af00      	add	r7, sp, #0
 800ccea:	6078      	str	r0, [r7, #4]
  /* Return the DMA error code */
  return hdma->ErrorCode;
 800ccec:	687b      	ldr	r3, [r7, #4]
 800ccee:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
}
 800ccf0:	0018      	movs	r0, r3
 800ccf2:	46bd      	mov	sp, r7
 800ccf4:	b002      	add	sp, #8
 800ccf6:	bd80      	pop	{r7, pc}

0800ccf8 <HAL_FLASH_Program>:
  *               TypeProgram = FLASH_TYPEPROGRAM_FAST (32-bit).
  *
  * @retval HAL_StatusTypeDef HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Program(uint32_t TypeProgram, uint32_t Address, uint64_t Data)
{
 800ccf8:	b5b0      	push	{r4, r5, r7, lr}
 800ccfa:	b086      	sub	sp, #24
 800ccfc:	af00      	add	r7, sp, #0
 800ccfe:	60f8      	str	r0, [r7, #12]
 800cd00:	60b9      	str	r1, [r7, #8]
 800cd02:	603a      	str	r2, [r7, #0]
 800cd04:	607b      	str	r3, [r7, #4]

  /* Check the parameters */
  assert_param(IS_FLASH_TYPEPROGRAM(TypeProgram));

  /* Process Locked */
  __HAL_LOCK(&pFlash);
 800cd06:	4b21      	ldr	r3, [pc, #132]	@ (800cd8c <HAL_FLASH_Program+0x94>)
 800cd08:	781b      	ldrb	r3, [r3, #0]
 800cd0a:	2b01      	cmp	r3, #1
 800cd0c:	d101      	bne.n	800cd12 <HAL_FLASH_Program+0x1a>
 800cd0e:	2302      	movs	r3, #2
 800cd10:	e038      	b.n	800cd84 <HAL_FLASH_Program+0x8c>
 800cd12:	4b1e      	ldr	r3, [pc, #120]	@ (800cd8c <HAL_FLASH_Program+0x94>)
 800cd14:	2201      	movs	r2, #1
 800cd16:	701a      	strb	r2, [r3, #0]

  /* Reset error code */
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 800cd18:	4b1c      	ldr	r3, [pc, #112]	@ (800cd8c <HAL_FLASH_Program+0x94>)
 800cd1a:	2200      	movs	r2, #0
 800cd1c:	605a      	str	r2, [r3, #4]

  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 800cd1e:	2517      	movs	r5, #23
 800cd20:	197c      	adds	r4, r7, r5
 800cd22:	23fa      	movs	r3, #250	@ 0xfa
 800cd24:	009b      	lsls	r3, r3, #2
 800cd26:	0018      	movs	r0, r3
 800cd28:	f000 f87a 	bl	800ce20 <FLASH_WaitForLastOperation>
 800cd2c:	0003      	movs	r3, r0
 800cd2e:	7023      	strb	r3, [r4, #0]

  if (status == HAL_OK)
 800cd30:	197b      	adds	r3, r7, r5
 800cd32:	781b      	ldrb	r3, [r3, #0]
 800cd34:	2b00      	cmp	r3, #0
 800cd36:	d11f      	bne.n	800cd78 <HAL_FLASH_Program+0x80>
  {
    if (TypeProgram == FLASH_TYPEPROGRAM_DOUBLEWORD)
 800cd38:	68fb      	ldr	r3, [r7, #12]
 800cd3a:	2b01      	cmp	r3, #1
 800cd3c:	d106      	bne.n	800cd4c <HAL_FLASH_Program+0x54>
    {
      /* Check the parameters */
      assert_param(IS_FLASH_PROGRAM_ADDRESS(Address));

      /* Program double-word (64-bit) at a specified address */
      FLASH_Program_DoubleWord(Address, Data);
 800cd3e:	683a      	ldr	r2, [r7, #0]
 800cd40:	687b      	ldr	r3, [r7, #4]
 800cd42:	68b9      	ldr	r1, [r7, #8]
 800cd44:	0008      	movs	r0, r1
 800cd46:	f000 f8b9 	bl	800cebc <FLASH_Program_DoubleWord>
 800cd4a:	e005      	b.n	800cd58 <HAL_FLASH_Program+0x60>
    {
      /* Check the parameters */
      assert_param(IS_FLASH_FAST_PROGRAM_ADDRESS(Address));

      /* Fast program a 32 row double-word (64-bit) at a specified address */
      FLASH_Program_Fast(Address, (uint32_t)Data);
 800cd4c:	683a      	ldr	r2, [r7, #0]
 800cd4e:	68bb      	ldr	r3, [r7, #8]
 800cd50:	0011      	movs	r1, r2
 800cd52:	0018      	movs	r0, r3
 800cd54:	f00a f844 	bl	8016de0 <__FLASH_Program_Fast_veneer>
    }

    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 800cd58:	2317      	movs	r3, #23
 800cd5a:	18fc      	adds	r4, r7, r3
 800cd5c:	23fa      	movs	r3, #250	@ 0xfa
 800cd5e:	009b      	lsls	r3, r3, #2
 800cd60:	0018      	movs	r0, r3
 800cd62:	f000 f85d 	bl	800ce20 <FLASH_WaitForLastOperation>
 800cd66:	0003      	movs	r3, r0
 800cd68:	7023      	strb	r3, [r4, #0]

    /* If the program operation is completed, disable the PG or FSTPG Bit */
    CLEAR_BIT(FLASH->CR, TypeProgram);
 800cd6a:	4b09      	ldr	r3, [pc, #36]	@ (800cd90 <HAL_FLASH_Program+0x98>)
 800cd6c:	695a      	ldr	r2, [r3, #20]
 800cd6e:	68fb      	ldr	r3, [r7, #12]
 800cd70:	43d9      	mvns	r1, r3
 800cd72:	4b07      	ldr	r3, [pc, #28]	@ (800cd90 <HAL_FLASH_Program+0x98>)
 800cd74:	400a      	ands	r2, r1
 800cd76:	615a      	str	r2, [r3, #20]
  }

  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 800cd78:	4b04      	ldr	r3, [pc, #16]	@ (800cd8c <HAL_FLASH_Program+0x94>)
 800cd7a:	2200      	movs	r2, #0
 800cd7c:	701a      	strb	r2, [r3, #0]

  /* return status */
  return status;
 800cd7e:	2317      	movs	r3, #23
 800cd80:	18fb      	adds	r3, r7, r3
 800cd82:	781b      	ldrb	r3, [r3, #0]
}
 800cd84:	0018      	movs	r0, r3
 800cd86:	46bd      	mov	sp, r7
 800cd88:	b006      	add	sp, #24
 800cd8a:	bdb0      	pop	{r4, r5, r7, pc}
 800cd8c:	20000e7c 	.word	0x20000e7c
 800cd90:	40022000 	.word	0x40022000

0800cd94 <HAL_FLASH_Unlock>:
/**
  * @brief  Unlock the FLASH control register access.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Unlock(void)
{
 800cd94:	b580      	push	{r7, lr}
 800cd96:	b082      	sub	sp, #8
 800cd98:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef status = HAL_OK;
 800cd9a:	1dfb      	adds	r3, r7, #7
 800cd9c:	2200      	movs	r2, #0
 800cd9e:	701a      	strb	r2, [r3, #0]

  if (READ_BIT(FLASH->CR, FLASH_CR_LOCK) != 0x00U)
 800cda0:	4b0b      	ldr	r3, [pc, #44]	@ (800cdd0 <HAL_FLASH_Unlock+0x3c>)
 800cda2:	695b      	ldr	r3, [r3, #20]
 800cda4:	2b00      	cmp	r3, #0
 800cda6:	da0c      	bge.n	800cdc2 <HAL_FLASH_Unlock+0x2e>
  {
    /* Authorize the FLASH Registers access */
    WRITE_REG(FLASH->KEYR, FLASH_KEY1);
 800cda8:	4b09      	ldr	r3, [pc, #36]	@ (800cdd0 <HAL_FLASH_Unlock+0x3c>)
 800cdaa:	4a0a      	ldr	r2, [pc, #40]	@ (800cdd4 <HAL_FLASH_Unlock+0x40>)
 800cdac:	609a      	str	r2, [r3, #8]
    WRITE_REG(FLASH->KEYR, FLASH_KEY2);
 800cdae:	4b08      	ldr	r3, [pc, #32]	@ (800cdd0 <HAL_FLASH_Unlock+0x3c>)
 800cdb0:	4a09      	ldr	r2, [pc, #36]	@ (800cdd8 <HAL_FLASH_Unlock+0x44>)
 800cdb2:	609a      	str	r2, [r3, #8]

    /* verify Flash is unlock */
    if (READ_BIT(FLASH->CR, FLASH_CR_LOCK) != 0x00U)
 800cdb4:	4b06      	ldr	r3, [pc, #24]	@ (800cdd0 <HAL_FLASH_Unlock+0x3c>)
 800cdb6:	695b      	ldr	r3, [r3, #20]
 800cdb8:	2b00      	cmp	r3, #0
 800cdba:	da02      	bge.n	800cdc2 <HAL_FLASH_Unlock+0x2e>
    {
      status = HAL_ERROR;
 800cdbc:	1dfb      	adds	r3, r7, #7
 800cdbe:	2201      	movs	r2, #1
 800cdc0:	701a      	strb	r2, [r3, #0]
    }
  }

  return status;
 800cdc2:	1dfb      	adds	r3, r7, #7
 800cdc4:	781b      	ldrb	r3, [r3, #0]
}
 800cdc6:	0018      	movs	r0, r3
 800cdc8:	46bd      	mov	sp, r7
 800cdca:	b002      	add	sp, #8
 800cdcc:	bd80      	pop	{r7, pc}
 800cdce:	46c0      	nop			@ (mov r8, r8)
 800cdd0:	40022000 	.word	0x40022000
 800cdd4:	45670123 	.word	0x45670123
 800cdd8:	cdef89ab 	.word	0xcdef89ab

0800cddc <HAL_FLASH_Lock>:
/**
  * @brief  Lock the FLASH control register access.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Lock(void)
{
 800cddc:	b580      	push	{r7, lr}
 800cdde:	b082      	sub	sp, #8
 800cde0:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef status = HAL_ERROR;
 800cde2:	1dfb      	adds	r3, r7, #7
 800cde4:	2201      	movs	r2, #1
 800cde6:	701a      	strb	r2, [r3, #0]

  /* Wait for last operation to be completed */
  (void)FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 800cde8:	23fa      	movs	r3, #250	@ 0xfa
 800cdea:	009b      	lsls	r3, r3, #2
 800cdec:	0018      	movs	r0, r3
 800cdee:	f000 f817 	bl	800ce20 <FLASH_WaitForLastOperation>

  /* Set the LOCK Bit to lock the FLASH Registers access */
  SET_BIT(FLASH->CR, FLASH_CR_LOCK);
 800cdf2:	4b0a      	ldr	r3, [pc, #40]	@ (800ce1c <HAL_FLASH_Lock+0x40>)
 800cdf4:	695a      	ldr	r2, [r3, #20]
 800cdf6:	4b09      	ldr	r3, [pc, #36]	@ (800ce1c <HAL_FLASH_Lock+0x40>)
 800cdf8:	2180      	movs	r1, #128	@ 0x80
 800cdfa:	0609      	lsls	r1, r1, #24
 800cdfc:	430a      	orrs	r2, r1
 800cdfe:	615a      	str	r2, [r3, #20]

  /* verify Flash is locked */
  if (READ_BIT(FLASH->CR, FLASH_CR_LOCK) != 0x00u)
 800ce00:	4b06      	ldr	r3, [pc, #24]	@ (800ce1c <HAL_FLASH_Lock+0x40>)
 800ce02:	695b      	ldr	r3, [r3, #20]
 800ce04:	2b00      	cmp	r3, #0
 800ce06:	da02      	bge.n	800ce0e <HAL_FLASH_Lock+0x32>
  {
    status = HAL_OK;
 800ce08:	1dfb      	adds	r3, r7, #7
 800ce0a:	2200      	movs	r2, #0
 800ce0c:	701a      	strb	r2, [r3, #0]
  }

  return status;
 800ce0e:	1dfb      	adds	r3, r7, #7
 800ce10:	781b      	ldrb	r3, [r3, #0]
}
 800ce12:	0018      	movs	r0, r3
 800ce14:	46bd      	mov	sp, r7
 800ce16:	b002      	add	sp, #8
 800ce18:	bd80      	pop	{r7, pc}
 800ce1a:	46c0      	nop			@ (mov r8, r8)
 800ce1c:	40022000 	.word	0x40022000

0800ce20 <FLASH_WaitForLastOperation>:
  * @brief  Wait for a FLASH operation to complete.
  * @param  Timeout maximum flash operation timeout
  * @retval HAL_StatusTypeDef HAL Status
  */
HAL_StatusTypeDef FLASH_WaitForLastOperation(uint32_t Timeout)
{
 800ce20:	b580      	push	{r7, lr}
 800ce22:	b084      	sub	sp, #16
 800ce24:	af00      	add	r7, sp, #0
 800ce26:	6078      	str	r0, [r7, #4]
  uint32_t error;
  uint32_t tickstart = HAL_GetTick();
 800ce28:	f7fe fcb6 	bl	800b798 <HAL_GetTick>
 800ce2c:	0003      	movs	r3, r0
 800ce2e:	60fb      	str	r3, [r7, #12]
     flag will be set */

#if defined(FLASH_DBANK_SUPPORT)
  error = (FLASH_SR_BSY1 | FLASH_SR_BSY2);
#else
  error = FLASH_SR_BSY1;
 800ce30:	2380      	movs	r3, #128	@ 0x80
 800ce32:	025b      	lsls	r3, r3, #9
 800ce34:	60bb      	str	r3, [r7, #8]
#endif /* FLASH_DBANK_SUPPORT */

  while ((FLASH->SR & error) != 0x00U)
 800ce36:	e00c      	b.n	800ce52 <FLASH_WaitForLastOperation+0x32>
  {
    if(Timeout != HAL_MAX_DELAY)
 800ce38:	687b      	ldr	r3, [r7, #4]
 800ce3a:	3301      	adds	r3, #1
 800ce3c:	d009      	beq.n	800ce52 <FLASH_WaitForLastOperation+0x32>
    {
      if ((HAL_GetTick() - tickstart) >= Timeout)
 800ce3e:	f7fe fcab 	bl	800b798 <HAL_GetTick>
 800ce42:	0002      	movs	r2, r0
 800ce44:	68fb      	ldr	r3, [r7, #12]
 800ce46:	1ad3      	subs	r3, r2, r3
 800ce48:	687a      	ldr	r2, [r7, #4]
 800ce4a:	429a      	cmp	r2, r3
 800ce4c:	d801      	bhi.n	800ce52 <FLASH_WaitForLastOperation+0x32>
      {
        return HAL_TIMEOUT;
 800ce4e:	2303      	movs	r3, #3
 800ce50:	e028      	b.n	800cea4 <FLASH_WaitForLastOperation+0x84>
  while ((FLASH->SR & error) != 0x00U)
 800ce52:	4b16      	ldr	r3, [pc, #88]	@ (800ceac <FLASH_WaitForLastOperation+0x8c>)
 800ce54:	691b      	ldr	r3, [r3, #16]
 800ce56:	68ba      	ldr	r2, [r7, #8]
 800ce58:	4013      	ands	r3, r2
 800ce5a:	d1ed      	bne.n	800ce38 <FLASH_WaitForLastOperation+0x18>
      }
    }
  }

  /* check flash errors */
  error = (FLASH->SR & FLASH_SR_ERRORS);
 800ce5c:	4b13      	ldr	r3, [pc, #76]	@ (800ceac <FLASH_WaitForLastOperation+0x8c>)
 800ce5e:	691b      	ldr	r3, [r3, #16]
 800ce60:	4a13      	ldr	r2, [pc, #76]	@ (800ceb0 <FLASH_WaitForLastOperation+0x90>)
 800ce62:	4013      	ands	r3, r2
 800ce64:	60bb      	str	r3, [r7, #8]

  /* Clear SR register */
  FLASH->SR = FLASH_SR_CLEAR;
 800ce66:	4b11      	ldr	r3, [pc, #68]	@ (800ceac <FLASH_WaitForLastOperation+0x8c>)
 800ce68:	4a12      	ldr	r2, [pc, #72]	@ (800ceb4 <FLASH_WaitForLastOperation+0x94>)
 800ce6a:	611a      	str	r2, [r3, #16]

  if (error != 0x00U)
 800ce6c:	68bb      	ldr	r3, [r7, #8]
 800ce6e:	2b00      	cmp	r3, #0
 800ce70:	d011      	beq.n	800ce96 <FLASH_WaitForLastOperation+0x76>
  {
    /*Save the error code*/
    pFlash.ErrorCode = error;
 800ce72:	4b11      	ldr	r3, [pc, #68]	@ (800ceb8 <FLASH_WaitForLastOperation+0x98>)
 800ce74:	68ba      	ldr	r2, [r7, #8]
 800ce76:	605a      	str	r2, [r3, #4]
    return HAL_ERROR;
 800ce78:	2301      	movs	r3, #1
 800ce7a:	e013      	b.n	800cea4 <FLASH_WaitForLastOperation+0x84>
  }

  /* Wait for control register to be written */
  while ((FLASH->SR & FLASH_SR_CFGBSY) != 0x00U)
  {
    if(Timeout != HAL_MAX_DELAY)
 800ce7c:	687b      	ldr	r3, [r7, #4]
 800ce7e:	3301      	adds	r3, #1
 800ce80:	d009      	beq.n	800ce96 <FLASH_WaitForLastOperation+0x76>
    {
      if ((HAL_GetTick() - tickstart) >= Timeout)
 800ce82:	f7fe fc89 	bl	800b798 <HAL_GetTick>
 800ce86:	0002      	movs	r2, r0
 800ce88:	68fb      	ldr	r3, [r7, #12]
 800ce8a:	1ad3      	subs	r3, r2, r3
 800ce8c:	687a      	ldr	r2, [r7, #4]
 800ce8e:	429a      	cmp	r2, r3
 800ce90:	d801      	bhi.n	800ce96 <FLASH_WaitForLastOperation+0x76>
      {
        return HAL_TIMEOUT;
 800ce92:	2303      	movs	r3, #3
 800ce94:	e006      	b.n	800cea4 <FLASH_WaitForLastOperation+0x84>
  while ((FLASH->SR & FLASH_SR_CFGBSY) != 0x00U)
 800ce96:	4b05      	ldr	r3, [pc, #20]	@ (800ceac <FLASH_WaitForLastOperation+0x8c>)
 800ce98:	691a      	ldr	r2, [r3, #16]
 800ce9a:	2380      	movs	r3, #128	@ 0x80
 800ce9c:	02db      	lsls	r3, r3, #11
 800ce9e:	4013      	ands	r3, r2
 800cea0:	d1ec      	bne.n	800ce7c <FLASH_WaitForLastOperation+0x5c>
      }
    }
  }

  return HAL_OK;
 800cea2:	2300      	movs	r3, #0
}
 800cea4:	0018      	movs	r0, r3
 800cea6:	46bd      	mov	sp, r7
 800cea8:	b004      	add	sp, #16
 800ceaa:	bd80      	pop	{r7, pc}
 800ceac:	40022000 	.word	0x40022000
 800ceb0:	0000c3fa 	.word	0x0000c3fa
 800ceb4:	0000c3fb 	.word	0x0000c3fb
 800ceb8:	20000e7c 	.word	0x20000e7c

0800cebc <FLASH_Program_DoubleWord>:
  * @param  Address Specifies the address to be programmed.
  * @param  Data Specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_DoubleWord(uint32_t Address, uint64_t Data)
{
 800cebc:	b5b0      	push	{r4, r5, r7, lr}
 800cebe:	b084      	sub	sp, #16
 800cec0:	af00      	add	r7, sp, #0
 800cec2:	60f8      	str	r0, [r7, #12]
 800cec4:	603a      	str	r2, [r7, #0]
 800cec6:	607b      	str	r3, [r7, #4]
  /* Set PG bit */
  SET_BIT(FLASH->CR, FLASH_CR_PG);
 800cec8:	4b0b      	ldr	r3, [pc, #44]	@ (800cef8 <FLASH_Program_DoubleWord+0x3c>)
 800ceca:	695a      	ldr	r2, [r3, #20]
 800cecc:	4b0a      	ldr	r3, [pc, #40]	@ (800cef8 <FLASH_Program_DoubleWord+0x3c>)
 800cece:	2101      	movs	r1, #1
 800ced0:	430a      	orrs	r2, r1
 800ced2:	615a      	str	r2, [r3, #20]

  /* Program first word */
  *(uint32_t *)Address = (uint32_t)Data;
 800ced4:	68fb      	ldr	r3, [r7, #12]
 800ced6:	683a      	ldr	r2, [r7, #0]
 800ced8:	601a      	str	r2, [r3, #0]
           so that all instructions following the ISB are fetched from cache or memory,
           after the instruction has been completed.
 */
__STATIC_FORCEINLINE void __ISB(void)
{
  __ASM volatile ("isb 0xF":::"memory");
 800ceda:	f3bf 8f6f 	isb	sy
}
 800cede:	46c0      	nop			@ (mov r8, r8)
  /* Barrier to ensure programming is performed in 2 steps, in right order
    (independently of compiler optimization behavior) */
  __ISB();

  /* Program second word */
  *(uint32_t *)(Address + 4U) = (uint32_t)(Data >> 32U);
 800cee0:	687b      	ldr	r3, [r7, #4]
 800cee2:	001c      	movs	r4, r3
 800cee4:	2300      	movs	r3, #0
 800cee6:	001d      	movs	r5, r3
 800cee8:	68fb      	ldr	r3, [r7, #12]
 800ceea:	3304      	adds	r3, #4
 800ceec:	0022      	movs	r2, r4
 800ceee:	601a      	str	r2, [r3, #0]
}
 800cef0:	46c0      	nop			@ (mov r8, r8)
 800cef2:	46bd      	mov	sp, r7
 800cef4:	b004      	add	sp, #16
 800cef6:	bdb0      	pop	{r4, r5, r7, pc}
 800cef8:	40022000 	.word	0x40022000

0800cefc <HAL_FLASHEx_Erase>:
  *         information on faulty page in case of error (0xFFFFFFFF means that all
  *         the pages have been correctly erased)
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASHEx_Erase(FLASH_EraseInitTypeDef *pEraseInit, uint32_t *PageError)
{
 800cefc:	b5b0      	push	{r4, r5, r7, lr}
 800cefe:	b084      	sub	sp, #16
 800cf00:	af00      	add	r7, sp, #0
 800cf02:	6078      	str	r0, [r7, #4]
 800cf04:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_FLASH_TYPEERASE(pEraseInit->TypeErase));

  /* Process Locked */
  __HAL_LOCK(&pFlash);
 800cf06:	4b35      	ldr	r3, [pc, #212]	@ (800cfdc <HAL_FLASHEx_Erase+0xe0>)
 800cf08:	781b      	ldrb	r3, [r3, #0]
 800cf0a:	2b01      	cmp	r3, #1
 800cf0c:	d101      	bne.n	800cf12 <HAL_FLASHEx_Erase+0x16>
 800cf0e:	2302      	movs	r3, #2
 800cf10:	e05f      	b.n	800cfd2 <HAL_FLASHEx_Erase+0xd6>
 800cf12:	4b32      	ldr	r3, [pc, #200]	@ (800cfdc <HAL_FLASHEx_Erase+0xe0>)
 800cf14:	2201      	movs	r2, #1
 800cf16:	701a      	strb	r2, [r3, #0]

  /* Reset error code */
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 800cf18:	4b30      	ldr	r3, [pc, #192]	@ (800cfdc <HAL_FLASHEx_Erase+0xe0>)
 800cf1a:	2200      	movs	r2, #0
 800cf1c:	605a      	str	r2, [r3, #4]

  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 800cf1e:	250f      	movs	r5, #15
 800cf20:	197c      	adds	r4, r7, r5
 800cf22:	23fa      	movs	r3, #250	@ 0xfa
 800cf24:	009b      	lsls	r3, r3, #2
 800cf26:	0018      	movs	r0, r3
 800cf28:	f7ff ff7a 	bl	800ce20 <FLASH_WaitForLastOperation>
 800cf2c:	0003      	movs	r3, r0
 800cf2e:	7023      	strb	r3, [r4, #0]

  if (status == HAL_OK)
 800cf30:	002c      	movs	r4, r5
 800cf32:	193b      	adds	r3, r7, r4
 800cf34:	781b      	ldrb	r3, [r3, #0]
 800cf36:	2b00      	cmp	r3, #0
 800cf38:	d145      	bne.n	800cfc6 <HAL_FLASHEx_Erase+0xca>
  {
#if !defined(FLASH_DBANK_SUPPORT)
    /* For single bank product force Banks to Bank 1 */
    pEraseInit->Banks = FLASH_BANK_1;
 800cf3a:	687b      	ldr	r3, [r7, #4]
 800cf3c:	2204      	movs	r2, #4
 800cf3e:	605a      	str	r2, [r3, #4]
#endif /* FLASH_DBANK_SUPPORT */

    if (pEraseInit->TypeErase == FLASH_TYPEERASE_MASS)
 800cf40:	687b      	ldr	r3, [r7, #4]
 800cf42:	681b      	ldr	r3, [r3, #0]
 800cf44:	2b04      	cmp	r3, #4
 800cf46:	d10d      	bne.n	800cf64 <HAL_FLASHEx_Erase+0x68>
    {
      /* Proceed to Mass Erase */
      FLASH_MassErase(pEraseInit->Banks);
 800cf48:	687b      	ldr	r3, [r7, #4]
 800cf4a:	685b      	ldr	r3, [r3, #4]
 800cf4c:	0018      	movs	r0, r3
 800cf4e:	f000 f849 	bl	800cfe4 <FLASH_MassErase>

      /* Wait for last operation to be completed */
      status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 800cf52:	193c      	adds	r4, r7, r4
 800cf54:	23fa      	movs	r3, #250	@ 0xfa
 800cf56:	009b      	lsls	r3, r3, #2
 800cf58:	0018      	movs	r0, r3
 800cf5a:	f7ff ff61 	bl	800ce20 <FLASH_WaitForLastOperation>
 800cf5e:	0003      	movs	r3, r0
 800cf60:	7023      	strb	r3, [r4, #0]
 800cf62:	e030      	b.n	800cfc6 <HAL_FLASHEx_Erase+0xca>
    }
    else
    {
      /*Initialization of PageError variable*/
      *PageError = 0xFFFFFFFFU;
 800cf64:	683b      	ldr	r3, [r7, #0]
 800cf66:	2201      	movs	r2, #1
 800cf68:	4252      	negs	r2, r2
 800cf6a:	601a      	str	r2, [r3, #0]

      for (index = pEraseInit->Page; index < (pEraseInit->Page + pEraseInit->NbPages); index++)
 800cf6c:	687b      	ldr	r3, [r7, #4]
 800cf6e:	689b      	ldr	r3, [r3, #8]
 800cf70:	60bb      	str	r3, [r7, #8]
 800cf72:	e01a      	b.n	800cfaa <HAL_FLASHEx_Erase+0xae>
      {
        /* Start erase page */
        FLASH_PageErase(pEraseInit->Banks, index);
 800cf74:	687b      	ldr	r3, [r7, #4]
 800cf76:	685b      	ldr	r3, [r3, #4]
 800cf78:	68ba      	ldr	r2, [r7, #8]
 800cf7a:	0011      	movs	r1, r2
 800cf7c:	0018      	movs	r0, r3
 800cf7e:	f000 f845 	bl	800d00c <FLASH_PageErase>

        /* Wait for last operation to be completed */
        status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 800cf82:	250f      	movs	r5, #15
 800cf84:	197c      	adds	r4, r7, r5
 800cf86:	23fa      	movs	r3, #250	@ 0xfa
 800cf88:	009b      	lsls	r3, r3, #2
 800cf8a:	0018      	movs	r0, r3
 800cf8c:	f7ff ff48 	bl	800ce20 <FLASH_WaitForLastOperation>
 800cf90:	0003      	movs	r3, r0
 800cf92:	7023      	strb	r3, [r4, #0]

        if (status != HAL_OK)
 800cf94:	197b      	adds	r3, r7, r5
 800cf96:	781b      	ldrb	r3, [r3, #0]
 800cf98:	2b00      	cmp	r3, #0
 800cf9a:	d003      	beq.n	800cfa4 <HAL_FLASHEx_Erase+0xa8>
        {
          /* In case of error, stop erase procedure and return the faulty address */
          *PageError = index;
 800cf9c:	683b      	ldr	r3, [r7, #0]
 800cf9e:	68ba      	ldr	r2, [r7, #8]
 800cfa0:	601a      	str	r2, [r3, #0]
          break;
 800cfa2:	e00a      	b.n	800cfba <HAL_FLASHEx_Erase+0xbe>
      for (index = pEraseInit->Page; index < (pEraseInit->Page + pEraseInit->NbPages); index++)
 800cfa4:	68bb      	ldr	r3, [r7, #8]
 800cfa6:	3301      	adds	r3, #1
 800cfa8:	60bb      	str	r3, [r7, #8]
 800cfaa:	687b      	ldr	r3, [r7, #4]
 800cfac:	689a      	ldr	r2, [r3, #8]
 800cfae:	687b      	ldr	r3, [r7, #4]
 800cfb0:	68db      	ldr	r3, [r3, #12]
 800cfb2:	18d3      	adds	r3, r2, r3
 800cfb4:	68ba      	ldr	r2, [r7, #8]
 800cfb6:	429a      	cmp	r2, r3
 800cfb8:	d3dc      	bcc.n	800cf74 <HAL_FLASHEx_Erase+0x78>
        }
      }

      /* If operation is completed or interrupted, disable the Page Erase Bit */
      CLEAR_BIT(FLASH->CR, FLASH_CR_PER);
 800cfba:	4b09      	ldr	r3, [pc, #36]	@ (800cfe0 <HAL_FLASHEx_Erase+0xe4>)
 800cfbc:	695a      	ldr	r2, [r3, #20]
 800cfbe:	4b08      	ldr	r3, [pc, #32]	@ (800cfe0 <HAL_FLASHEx_Erase+0xe4>)
 800cfc0:	2102      	movs	r1, #2
 800cfc2:	438a      	bics	r2, r1
 800cfc4:	615a      	str	r2, [r3, #20]
    }
  }

  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 800cfc6:	4b05      	ldr	r3, [pc, #20]	@ (800cfdc <HAL_FLASHEx_Erase+0xe0>)
 800cfc8:	2200      	movs	r2, #0
 800cfca:	701a      	strb	r2, [r3, #0]

  /* return status */
  return status;
 800cfcc:	230f      	movs	r3, #15
 800cfce:	18fb      	adds	r3, r7, r3
 800cfd0:	781b      	ldrb	r3, [r3, #0]
}
 800cfd2:	0018      	movs	r0, r3
 800cfd4:	46bd      	mov	sp, r7
 800cfd6:	b004      	add	sp, #16
 800cfd8:	bdb0      	pop	{r4, r5, r7, pc}
 800cfda:	46c0      	nop			@ (mov r8, r8)
 800cfdc:	20000e7c 	.word	0x20000e7c
 800cfe0:	40022000 	.word	0x40022000

0800cfe4 <FLASH_MassErase>:
  *            @arg FLASH_BANK_2: Bank2 to be erased*
  * @note (*) availability depends on devices
  * @retval None
  */
static void FLASH_MassErase(uint32_t Banks)
{
 800cfe4:	b580      	push	{r7, lr}
 800cfe6:	b082      	sub	sp, #8
 800cfe8:	af00      	add	r7, sp, #0
 800cfea:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_FLASH_BANK(Banks));

  /* Set the Mass Erase Bit and start bit */
  FLASH->CR |= (FLASH_CR_STRT | Banks);
 800cfec:	4b06      	ldr	r3, [pc, #24]	@ (800d008 <FLASH_MassErase+0x24>)
 800cfee:	695a      	ldr	r2, [r3, #20]
 800cff0:	687b      	ldr	r3, [r7, #4]
 800cff2:	431a      	orrs	r2, r3
 800cff4:	4b04      	ldr	r3, [pc, #16]	@ (800d008 <FLASH_MassErase+0x24>)
 800cff6:	2180      	movs	r1, #128	@ 0x80
 800cff8:	0249      	lsls	r1, r1, #9
 800cffa:	430a      	orrs	r2, r1
 800cffc:	615a      	str	r2, [r3, #20]
}
 800cffe:	46c0      	nop			@ (mov r8, r8)
 800d000:	46bd      	mov	sp, r7
 800d002:	b002      	add	sp, #8
 800d004:	bd80      	pop	{r7, pc}
 800d006:	46c0      	nop			@ (mov r8, r8)
 800d008:	40022000 	.word	0x40022000

0800d00c <FLASH_PageErase>:
  *         This parameter must be a value between 0 and (max number of pages in Flash - 1)
  * @note (*) availability depends on devices
  * @retval None
  */
void FLASH_PageErase(uint32_t Banks, uint32_t Page)
{
 800d00c:	b580      	push	{r7, lr}
 800d00e:	b084      	sub	sp, #16
 800d010:	af00      	add	r7, sp, #0
 800d012:	6078      	str	r0, [r7, #4]
 800d014:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_FLASH_BANK(Banks));
  assert_param(IS_FLASH_PAGE(Page));

  /* Get configuration register, then clear page number */
  tmp = (FLASH->CR & ~FLASH_CR_PNB);
 800d016:	4b08      	ldr	r3, [pc, #32]	@ (800d038 <FLASH_PageErase+0x2c>)
 800d018:	695b      	ldr	r3, [r3, #20]
 800d01a:	4a08      	ldr	r2, [pc, #32]	@ (800d03c <FLASH_PageErase+0x30>)
 800d01c:	4013      	ands	r3, r2
 800d01e:	60fb      	str	r3, [r7, #12]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(Banks);
#endif /* FLASH_DBANK_SUPPORT */

  /* Set page number, Page Erase bit & Start bit */
  FLASH->CR = (tmp | (FLASH_CR_STRT | (Page <<  FLASH_CR_PNB_Pos) | FLASH_CR_PER));
 800d020:	683b      	ldr	r3, [r7, #0]
 800d022:	00da      	lsls	r2, r3, #3
 800d024:	68fb      	ldr	r3, [r7, #12]
 800d026:	431a      	orrs	r2, r3
 800d028:	4b03      	ldr	r3, [pc, #12]	@ (800d038 <FLASH_PageErase+0x2c>)
 800d02a:	4905      	ldr	r1, [pc, #20]	@ (800d040 <FLASH_PageErase+0x34>)
 800d02c:	430a      	orrs	r2, r1
 800d02e:	615a      	str	r2, [r3, #20]
}
 800d030:	46c0      	nop			@ (mov r8, r8)
 800d032:	46bd      	mov	sp, r7
 800d034:	b004      	add	sp, #16
 800d036:	bd80      	pop	{r7, pc}
 800d038:	40022000 	.word	0x40022000
 800d03c:	ffffe007 	.word	0xffffe007
 800d040:	00010002 	.word	0x00010002

0800d044 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800d044:	b580      	push	{r7, lr}
 800d046:	b086      	sub	sp, #24
 800d048:	af00      	add	r7, sp, #0
 800d04a:	6078      	str	r0, [r7, #4]
 800d04c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800d04e:	2300      	movs	r3, #0
 800d050:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800d052:	e147      	b.n	800d2e4 <HAL_GPIO_Init+0x2a0>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 800d054:	683b      	ldr	r3, [r7, #0]
 800d056:	681b      	ldr	r3, [r3, #0]
 800d058:	2101      	movs	r1, #1
 800d05a:	697a      	ldr	r2, [r7, #20]
 800d05c:	4091      	lsls	r1, r2
 800d05e:	000a      	movs	r2, r1
 800d060:	4013      	ands	r3, r2
 800d062:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 800d064:	68fb      	ldr	r3, [r7, #12]
 800d066:	2b00      	cmp	r3, #0
 800d068:	d100      	bne.n	800d06c <HAL_GPIO_Init+0x28>
 800d06a:	e138      	b.n	800d2de <HAL_GPIO_Init+0x29a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 800d06c:	683b      	ldr	r3, [r7, #0]
 800d06e:	685b      	ldr	r3, [r3, #4]
 800d070:	2203      	movs	r2, #3
 800d072:	4013      	ands	r3, r2
 800d074:	2b01      	cmp	r3, #1
 800d076:	d005      	beq.n	800d084 <HAL_GPIO_Init+0x40>
 800d078:	683b      	ldr	r3, [r7, #0]
 800d07a:	685b      	ldr	r3, [r3, #4]
 800d07c:	2203      	movs	r2, #3
 800d07e:	4013      	ands	r3, r2
 800d080:	2b02      	cmp	r3, #2
 800d082:	d130      	bne.n	800d0e6 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 800d084:	687b      	ldr	r3, [r7, #4]
 800d086:	689b      	ldr	r3, [r3, #8]
 800d088:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 800d08a:	697b      	ldr	r3, [r7, #20]
 800d08c:	005b      	lsls	r3, r3, #1
 800d08e:	2203      	movs	r2, #3
 800d090:	409a      	lsls	r2, r3
 800d092:	0013      	movs	r3, r2
 800d094:	43da      	mvns	r2, r3
 800d096:	693b      	ldr	r3, [r7, #16]
 800d098:	4013      	ands	r3, r2
 800d09a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 800d09c:	683b      	ldr	r3, [r7, #0]
 800d09e:	68da      	ldr	r2, [r3, #12]
 800d0a0:	697b      	ldr	r3, [r7, #20]
 800d0a2:	005b      	lsls	r3, r3, #1
 800d0a4:	409a      	lsls	r2, r3
 800d0a6:	0013      	movs	r3, r2
 800d0a8:	693a      	ldr	r2, [r7, #16]
 800d0aa:	4313      	orrs	r3, r2
 800d0ac:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800d0ae:	687b      	ldr	r3, [r7, #4]
 800d0b0:	693a      	ldr	r2, [r7, #16]
 800d0b2:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800d0b4:	687b      	ldr	r3, [r7, #4]
 800d0b6:	685b      	ldr	r3, [r3, #4]
 800d0b8:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 800d0ba:	2201      	movs	r2, #1
 800d0bc:	697b      	ldr	r3, [r7, #20]
 800d0be:	409a      	lsls	r2, r3
 800d0c0:	0013      	movs	r3, r2
 800d0c2:	43da      	mvns	r2, r3
 800d0c4:	693b      	ldr	r3, [r7, #16]
 800d0c6:	4013      	ands	r3, r2
 800d0c8:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800d0ca:	683b      	ldr	r3, [r7, #0]
 800d0cc:	685b      	ldr	r3, [r3, #4]
 800d0ce:	091b      	lsrs	r3, r3, #4
 800d0d0:	2201      	movs	r2, #1
 800d0d2:	401a      	ands	r2, r3
 800d0d4:	697b      	ldr	r3, [r7, #20]
 800d0d6:	409a      	lsls	r2, r3
 800d0d8:	0013      	movs	r3, r2
 800d0da:	693a      	ldr	r2, [r7, #16]
 800d0dc:	4313      	orrs	r3, r2
 800d0de:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 800d0e0:	687b      	ldr	r3, [r7, #4]
 800d0e2:	693a      	ldr	r2, [r7, #16]
 800d0e4:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800d0e6:	683b      	ldr	r3, [r7, #0]
 800d0e8:	685b      	ldr	r3, [r3, #4]
 800d0ea:	2203      	movs	r2, #3
 800d0ec:	4013      	ands	r3, r2
 800d0ee:	2b03      	cmp	r3, #3
 800d0f0:	d017      	beq.n	800d122 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 800d0f2:	687b      	ldr	r3, [r7, #4]
 800d0f4:	68db      	ldr	r3, [r3, #12]
 800d0f6:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 800d0f8:	697b      	ldr	r3, [r7, #20]
 800d0fa:	005b      	lsls	r3, r3, #1
 800d0fc:	2203      	movs	r2, #3
 800d0fe:	409a      	lsls	r2, r3
 800d100:	0013      	movs	r3, r2
 800d102:	43da      	mvns	r2, r3
 800d104:	693b      	ldr	r3, [r7, #16]
 800d106:	4013      	ands	r3, r2
 800d108:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 800d10a:	683b      	ldr	r3, [r7, #0]
 800d10c:	689a      	ldr	r2, [r3, #8]
 800d10e:	697b      	ldr	r3, [r7, #20]
 800d110:	005b      	lsls	r3, r3, #1
 800d112:	409a      	lsls	r2, r3
 800d114:	0013      	movs	r3, r2
 800d116:	693a      	ldr	r2, [r7, #16]
 800d118:	4313      	orrs	r3, r2
 800d11a:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 800d11c:	687b      	ldr	r3, [r7, #4]
 800d11e:	693a      	ldr	r2, [r7, #16]
 800d120:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800d122:	683b      	ldr	r3, [r7, #0]
 800d124:	685b      	ldr	r3, [r3, #4]
 800d126:	2203      	movs	r2, #3
 800d128:	4013      	ands	r3, r2
 800d12a:	2b02      	cmp	r3, #2
 800d12c:	d123      	bne.n	800d176 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 800d12e:	697b      	ldr	r3, [r7, #20]
 800d130:	08da      	lsrs	r2, r3, #3
 800d132:	687b      	ldr	r3, [r7, #4]
 800d134:	3208      	adds	r2, #8
 800d136:	0092      	lsls	r2, r2, #2
 800d138:	58d3      	ldr	r3, [r2, r3]
 800d13a:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 800d13c:	697b      	ldr	r3, [r7, #20]
 800d13e:	2207      	movs	r2, #7
 800d140:	4013      	ands	r3, r2
 800d142:	009b      	lsls	r3, r3, #2
 800d144:	220f      	movs	r2, #15
 800d146:	409a      	lsls	r2, r3
 800d148:	0013      	movs	r3, r2
 800d14a:	43da      	mvns	r2, r3
 800d14c:	693b      	ldr	r3, [r7, #16]
 800d14e:	4013      	ands	r3, r2
 800d150:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 800d152:	683b      	ldr	r3, [r7, #0]
 800d154:	691a      	ldr	r2, [r3, #16]
 800d156:	697b      	ldr	r3, [r7, #20]
 800d158:	2107      	movs	r1, #7
 800d15a:	400b      	ands	r3, r1
 800d15c:	009b      	lsls	r3, r3, #2
 800d15e:	409a      	lsls	r2, r3
 800d160:	0013      	movs	r3, r2
 800d162:	693a      	ldr	r2, [r7, #16]
 800d164:	4313      	orrs	r3, r2
 800d166:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 800d168:	697b      	ldr	r3, [r7, #20]
 800d16a:	08da      	lsrs	r2, r3, #3
 800d16c:	687b      	ldr	r3, [r7, #4]
 800d16e:	3208      	adds	r2, #8
 800d170:	0092      	lsls	r2, r2, #2
 800d172:	6939      	ldr	r1, [r7, #16]
 800d174:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800d176:	687b      	ldr	r3, [r7, #4]
 800d178:	681b      	ldr	r3, [r3, #0]
 800d17a:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 800d17c:	697b      	ldr	r3, [r7, #20]
 800d17e:	005b      	lsls	r3, r3, #1
 800d180:	2203      	movs	r2, #3
 800d182:	409a      	lsls	r2, r3
 800d184:	0013      	movs	r3, r2
 800d186:	43da      	mvns	r2, r3
 800d188:	693b      	ldr	r3, [r7, #16]
 800d18a:	4013      	ands	r3, r2
 800d18c:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 800d18e:	683b      	ldr	r3, [r7, #0]
 800d190:	685b      	ldr	r3, [r3, #4]
 800d192:	2203      	movs	r2, #3
 800d194:	401a      	ands	r2, r3
 800d196:	697b      	ldr	r3, [r7, #20]
 800d198:	005b      	lsls	r3, r3, #1
 800d19a:	409a      	lsls	r2, r3
 800d19c:	0013      	movs	r3, r2
 800d19e:	693a      	ldr	r2, [r7, #16]
 800d1a0:	4313      	orrs	r3, r2
 800d1a2:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 800d1a4:	687b      	ldr	r3, [r7, #4]
 800d1a6:	693a      	ldr	r2, [r7, #16]
 800d1a8:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 800d1aa:	683b      	ldr	r3, [r7, #0]
 800d1ac:	685a      	ldr	r2, [r3, #4]
 800d1ae:	23c0      	movs	r3, #192	@ 0xc0
 800d1b0:	029b      	lsls	r3, r3, #10
 800d1b2:	4013      	ands	r3, r2
 800d1b4:	d100      	bne.n	800d1b8 <HAL_GPIO_Init+0x174>
 800d1b6:	e092      	b.n	800d2de <HAL_GPIO_Init+0x29a>
      {
        temp = EXTI->EXTICR[position >> 2u];
 800d1b8:	4a50      	ldr	r2, [pc, #320]	@ (800d2fc <HAL_GPIO_Init+0x2b8>)
 800d1ba:	697b      	ldr	r3, [r7, #20]
 800d1bc:	089b      	lsrs	r3, r3, #2
 800d1be:	3318      	adds	r3, #24
 800d1c0:	009b      	lsls	r3, r3, #2
 800d1c2:	589b      	ldr	r3, [r3, r2]
 800d1c4:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (8u * (position & 0x03u)));
 800d1c6:	697b      	ldr	r3, [r7, #20]
 800d1c8:	2203      	movs	r2, #3
 800d1ca:	4013      	ands	r3, r2
 800d1cc:	00db      	lsls	r3, r3, #3
 800d1ce:	220f      	movs	r2, #15
 800d1d0:	409a      	lsls	r2, r3
 800d1d2:	0013      	movs	r3, r2
 800d1d4:	43da      	mvns	r2, r3
 800d1d6:	693b      	ldr	r3, [r7, #16]
 800d1d8:	4013      	ands	r3, r2
 800d1da:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (8u * (position & 0x03u)));
 800d1dc:	687a      	ldr	r2, [r7, #4]
 800d1de:	23a0      	movs	r3, #160	@ 0xa0
 800d1e0:	05db      	lsls	r3, r3, #23
 800d1e2:	429a      	cmp	r2, r3
 800d1e4:	d013      	beq.n	800d20e <HAL_GPIO_Init+0x1ca>
 800d1e6:	687b      	ldr	r3, [r7, #4]
 800d1e8:	4a45      	ldr	r2, [pc, #276]	@ (800d300 <HAL_GPIO_Init+0x2bc>)
 800d1ea:	4293      	cmp	r3, r2
 800d1ec:	d00d      	beq.n	800d20a <HAL_GPIO_Init+0x1c6>
 800d1ee:	687b      	ldr	r3, [r7, #4]
 800d1f0:	4a44      	ldr	r2, [pc, #272]	@ (800d304 <HAL_GPIO_Init+0x2c0>)
 800d1f2:	4293      	cmp	r3, r2
 800d1f4:	d007      	beq.n	800d206 <HAL_GPIO_Init+0x1c2>
 800d1f6:	687b      	ldr	r3, [r7, #4]
 800d1f8:	4a43      	ldr	r2, [pc, #268]	@ (800d308 <HAL_GPIO_Init+0x2c4>)
 800d1fa:	4293      	cmp	r3, r2
 800d1fc:	d101      	bne.n	800d202 <HAL_GPIO_Init+0x1be>
 800d1fe:	2303      	movs	r3, #3
 800d200:	e006      	b.n	800d210 <HAL_GPIO_Init+0x1cc>
 800d202:	2305      	movs	r3, #5
 800d204:	e004      	b.n	800d210 <HAL_GPIO_Init+0x1cc>
 800d206:	2302      	movs	r3, #2
 800d208:	e002      	b.n	800d210 <HAL_GPIO_Init+0x1cc>
 800d20a:	2301      	movs	r3, #1
 800d20c:	e000      	b.n	800d210 <HAL_GPIO_Init+0x1cc>
 800d20e:	2300      	movs	r3, #0
 800d210:	697a      	ldr	r2, [r7, #20]
 800d212:	2103      	movs	r1, #3
 800d214:	400a      	ands	r2, r1
 800d216:	00d2      	lsls	r2, r2, #3
 800d218:	4093      	lsls	r3, r2
 800d21a:	693a      	ldr	r2, [r7, #16]
 800d21c:	4313      	orrs	r3, r2
 800d21e:	613b      	str	r3, [r7, #16]
        EXTI->EXTICR[position >> 2u] = temp;
 800d220:	4936      	ldr	r1, [pc, #216]	@ (800d2fc <HAL_GPIO_Init+0x2b8>)
 800d222:	697b      	ldr	r3, [r7, #20]
 800d224:	089b      	lsrs	r3, r3, #2
 800d226:	3318      	adds	r3, #24
 800d228:	009b      	lsls	r3, r3, #2
 800d22a:	693a      	ldr	r2, [r7, #16]
 800d22c:	505a      	str	r2, [r3, r1]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 800d22e:	4b33      	ldr	r3, [pc, #204]	@ (800d2fc <HAL_GPIO_Init+0x2b8>)
 800d230:	681b      	ldr	r3, [r3, #0]
 800d232:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800d234:	68fb      	ldr	r3, [r7, #12]
 800d236:	43da      	mvns	r2, r3
 800d238:	693b      	ldr	r3, [r7, #16]
 800d23a:	4013      	ands	r3, r2
 800d23c:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 800d23e:	683b      	ldr	r3, [r7, #0]
 800d240:	685a      	ldr	r2, [r3, #4]
 800d242:	2380      	movs	r3, #128	@ 0x80
 800d244:	035b      	lsls	r3, r3, #13
 800d246:	4013      	ands	r3, r2
 800d248:	d003      	beq.n	800d252 <HAL_GPIO_Init+0x20e>
        {
          temp |= iocurrent;
 800d24a:	693a      	ldr	r2, [r7, #16]
 800d24c:	68fb      	ldr	r3, [r7, #12]
 800d24e:	4313      	orrs	r3, r2
 800d250:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 800d252:	4b2a      	ldr	r3, [pc, #168]	@ (800d2fc <HAL_GPIO_Init+0x2b8>)
 800d254:	693a      	ldr	r2, [r7, #16]
 800d256:	601a      	str	r2, [r3, #0]

        temp = EXTI->FTSR1;
 800d258:	4b28      	ldr	r3, [pc, #160]	@ (800d2fc <HAL_GPIO_Init+0x2b8>)
 800d25a:	685b      	ldr	r3, [r3, #4]
 800d25c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800d25e:	68fb      	ldr	r3, [r7, #12]
 800d260:	43da      	mvns	r2, r3
 800d262:	693b      	ldr	r3, [r7, #16]
 800d264:	4013      	ands	r3, r2
 800d266:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 800d268:	683b      	ldr	r3, [r7, #0]
 800d26a:	685a      	ldr	r2, [r3, #4]
 800d26c:	2380      	movs	r3, #128	@ 0x80
 800d26e:	039b      	lsls	r3, r3, #14
 800d270:	4013      	ands	r3, r2
 800d272:	d003      	beq.n	800d27c <HAL_GPIO_Init+0x238>
        {
          temp |= iocurrent;
 800d274:	693a      	ldr	r2, [r7, #16]
 800d276:	68fb      	ldr	r3, [r7, #12]
 800d278:	4313      	orrs	r3, r2
 800d27a:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 800d27c:	4b1f      	ldr	r3, [pc, #124]	@ (800d2fc <HAL_GPIO_Init+0x2b8>)
 800d27e:	693a      	ldr	r2, [r7, #16]
 800d280:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 800d282:	4a1e      	ldr	r2, [pc, #120]	@ (800d2fc <HAL_GPIO_Init+0x2b8>)
 800d284:	2384      	movs	r3, #132	@ 0x84
 800d286:	58d3      	ldr	r3, [r2, r3]
 800d288:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800d28a:	68fb      	ldr	r3, [r7, #12]
 800d28c:	43da      	mvns	r2, r3
 800d28e:	693b      	ldr	r3, [r7, #16]
 800d290:	4013      	ands	r3, r2
 800d292:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 800d294:	683b      	ldr	r3, [r7, #0]
 800d296:	685a      	ldr	r2, [r3, #4]
 800d298:	2380      	movs	r3, #128	@ 0x80
 800d29a:	029b      	lsls	r3, r3, #10
 800d29c:	4013      	ands	r3, r2
 800d29e:	d003      	beq.n	800d2a8 <HAL_GPIO_Init+0x264>
        {
          temp |= iocurrent;
 800d2a0:	693a      	ldr	r2, [r7, #16]
 800d2a2:	68fb      	ldr	r3, [r7, #12]
 800d2a4:	4313      	orrs	r3, r2
 800d2a6:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 800d2a8:	4914      	ldr	r1, [pc, #80]	@ (800d2fc <HAL_GPIO_Init+0x2b8>)
 800d2aa:	2284      	movs	r2, #132	@ 0x84
 800d2ac:	693b      	ldr	r3, [r7, #16]
 800d2ae:	508b      	str	r3, [r1, r2]

        temp = EXTI->IMR1;
 800d2b0:	4a12      	ldr	r2, [pc, #72]	@ (800d2fc <HAL_GPIO_Init+0x2b8>)
 800d2b2:	2380      	movs	r3, #128	@ 0x80
 800d2b4:	58d3      	ldr	r3, [r2, r3]
 800d2b6:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800d2b8:	68fb      	ldr	r3, [r7, #12]
 800d2ba:	43da      	mvns	r2, r3
 800d2bc:	693b      	ldr	r3, [r7, #16]
 800d2be:	4013      	ands	r3, r2
 800d2c0:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 800d2c2:	683b      	ldr	r3, [r7, #0]
 800d2c4:	685a      	ldr	r2, [r3, #4]
 800d2c6:	2380      	movs	r3, #128	@ 0x80
 800d2c8:	025b      	lsls	r3, r3, #9
 800d2ca:	4013      	ands	r3, r2
 800d2cc:	d003      	beq.n	800d2d6 <HAL_GPIO_Init+0x292>
        {
          temp |= iocurrent;
 800d2ce:	693a      	ldr	r2, [r7, #16]
 800d2d0:	68fb      	ldr	r3, [r7, #12]
 800d2d2:	4313      	orrs	r3, r2
 800d2d4:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 800d2d6:	4909      	ldr	r1, [pc, #36]	@ (800d2fc <HAL_GPIO_Init+0x2b8>)
 800d2d8:	2280      	movs	r2, #128	@ 0x80
 800d2da:	693b      	ldr	r3, [r7, #16]
 800d2dc:	508b      	str	r3, [r1, r2]
      }
    }

    position++;
 800d2de:	697b      	ldr	r3, [r7, #20]
 800d2e0:	3301      	adds	r3, #1
 800d2e2:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800d2e4:	683b      	ldr	r3, [r7, #0]
 800d2e6:	681a      	ldr	r2, [r3, #0]
 800d2e8:	697b      	ldr	r3, [r7, #20]
 800d2ea:	40da      	lsrs	r2, r3
 800d2ec:	1e13      	subs	r3, r2, #0
 800d2ee:	d000      	beq.n	800d2f2 <HAL_GPIO_Init+0x2ae>
 800d2f0:	e6b0      	b.n	800d054 <HAL_GPIO_Init+0x10>
  }
}
 800d2f2:	46c0      	nop			@ (mov r8, r8)
 800d2f4:	46c0      	nop			@ (mov r8, r8)
 800d2f6:	46bd      	mov	sp, r7
 800d2f8:	b006      	add	sp, #24
 800d2fa:	bd80      	pop	{r7, pc}
 800d2fc:	40021800 	.word	0x40021800
 800d300:	50000400 	.word	0x50000400
 800d304:	50000800 	.word	0x50000800
 800d308:	50000c00 	.word	0x50000c00

0800d30c <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 800d30c:	b580      	push	{r7, lr}
 800d30e:	b084      	sub	sp, #16
 800d310:	af00      	add	r7, sp, #0
 800d312:	6078      	str	r0, [r7, #4]
 800d314:	000a      	movs	r2, r1
 800d316:	1cbb      	adds	r3, r7, #2
 800d318:	801a      	strh	r2, [r3, #0]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00u)
 800d31a:	687b      	ldr	r3, [r7, #4]
 800d31c:	691b      	ldr	r3, [r3, #16]
 800d31e:	1cba      	adds	r2, r7, #2
 800d320:	8812      	ldrh	r2, [r2, #0]
 800d322:	4013      	ands	r3, r2
 800d324:	d004      	beq.n	800d330 <HAL_GPIO_ReadPin+0x24>
  {
    bitstatus = GPIO_PIN_SET;
 800d326:	230f      	movs	r3, #15
 800d328:	18fb      	adds	r3, r7, r3
 800d32a:	2201      	movs	r2, #1
 800d32c:	701a      	strb	r2, [r3, #0]
 800d32e:	e003      	b.n	800d338 <HAL_GPIO_ReadPin+0x2c>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 800d330:	230f      	movs	r3, #15
 800d332:	18fb      	adds	r3, r7, r3
 800d334:	2200      	movs	r2, #0
 800d336:	701a      	strb	r2, [r3, #0]
  }
  return bitstatus;
 800d338:	230f      	movs	r3, #15
 800d33a:	18fb      	adds	r3, r7, r3
 800d33c:	781b      	ldrb	r3, [r3, #0]
}
 800d33e:	0018      	movs	r0, r3
 800d340:	46bd      	mov	sp, r7
 800d342:	b004      	add	sp, #16
 800d344:	bd80      	pop	{r7, pc}

0800d346 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800d346:	b580      	push	{r7, lr}
 800d348:	b082      	sub	sp, #8
 800d34a:	af00      	add	r7, sp, #0
 800d34c:	6078      	str	r0, [r7, #4]
 800d34e:	0008      	movs	r0, r1
 800d350:	0011      	movs	r1, r2
 800d352:	1cbb      	adds	r3, r7, #2
 800d354:	1c02      	adds	r2, r0, #0
 800d356:	801a      	strh	r2, [r3, #0]
 800d358:	1c7b      	adds	r3, r7, #1
 800d35a:	1c0a      	adds	r2, r1, #0
 800d35c:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 800d35e:	1c7b      	adds	r3, r7, #1
 800d360:	781b      	ldrb	r3, [r3, #0]
 800d362:	2b00      	cmp	r3, #0
 800d364:	d004      	beq.n	800d370 <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 800d366:	1cbb      	adds	r3, r7, #2
 800d368:	881a      	ldrh	r2, [r3, #0]
 800d36a:	687b      	ldr	r3, [r7, #4]
 800d36c:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 800d36e:	e003      	b.n	800d378 <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 800d370:	1cbb      	adds	r3, r7, #2
 800d372:	881a      	ldrh	r2, [r3, #0]
 800d374:	687b      	ldr	r3, [r7, #4]
 800d376:	629a      	str	r2, [r3, #40]	@ 0x28
}
 800d378:	46c0      	nop			@ (mov r8, r8)
 800d37a:	46bd      	mov	sp, r7
 800d37c:	b002      	add	sp, #8
 800d37e:	bd80      	pop	{r7, pc}

0800d380 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 800d380:	b580      	push	{r7, lr}
 800d382:	b082      	sub	sp, #8
 800d384:	af00      	add	r7, sp, #0
 800d386:	0002      	movs	r2, r0
 800d388:	1dbb      	adds	r3, r7, #6
 800d38a:	801a      	strh	r2, [r3, #0]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_RISING_IT(GPIO_Pin) != 0x00u)
 800d38c:	4b10      	ldr	r3, [pc, #64]	@ (800d3d0 <HAL_GPIO_EXTI_IRQHandler+0x50>)
 800d38e:	68db      	ldr	r3, [r3, #12]
 800d390:	1dba      	adds	r2, r7, #6
 800d392:	8812      	ldrh	r2, [r2, #0]
 800d394:	4013      	ands	r3, r2
 800d396:	d008      	beq.n	800d3aa <HAL_GPIO_EXTI_IRQHandler+0x2a>
  {
    __HAL_GPIO_EXTI_CLEAR_RISING_IT(GPIO_Pin);
 800d398:	4b0d      	ldr	r3, [pc, #52]	@ (800d3d0 <HAL_GPIO_EXTI_IRQHandler+0x50>)
 800d39a:	1dba      	adds	r2, r7, #6
 800d39c:	8812      	ldrh	r2, [r2, #0]
 800d39e:	60da      	str	r2, [r3, #12]
    HAL_GPIO_EXTI_Rising_Callback(GPIO_Pin);
 800d3a0:	1dbb      	adds	r3, r7, #6
 800d3a2:	881b      	ldrh	r3, [r3, #0]
 800d3a4:	0018      	movs	r0, r3
 800d3a6:	f000 f815 	bl	800d3d4 <HAL_GPIO_EXTI_Rising_Callback>
  }

  if (__HAL_GPIO_EXTI_GET_FALLING_IT(GPIO_Pin) != 0x00u)
 800d3aa:	4b09      	ldr	r3, [pc, #36]	@ (800d3d0 <HAL_GPIO_EXTI_IRQHandler+0x50>)
 800d3ac:	691b      	ldr	r3, [r3, #16]
 800d3ae:	1dba      	adds	r2, r7, #6
 800d3b0:	8812      	ldrh	r2, [r2, #0]
 800d3b2:	4013      	ands	r3, r2
 800d3b4:	d008      	beq.n	800d3c8 <HAL_GPIO_EXTI_IRQHandler+0x48>
  {
    __HAL_GPIO_EXTI_CLEAR_FALLING_IT(GPIO_Pin);
 800d3b6:	4b06      	ldr	r3, [pc, #24]	@ (800d3d0 <HAL_GPIO_EXTI_IRQHandler+0x50>)
 800d3b8:	1dba      	adds	r2, r7, #6
 800d3ba:	8812      	ldrh	r2, [r2, #0]
 800d3bc:	611a      	str	r2, [r3, #16]
    HAL_GPIO_EXTI_Falling_Callback(GPIO_Pin);
 800d3be:	1dbb      	adds	r3, r7, #6
 800d3c0:	881b      	ldrh	r3, [r3, #0]
 800d3c2:	0018      	movs	r0, r3
 800d3c4:	f7fb fa46 	bl	8008854 <HAL_GPIO_EXTI_Falling_Callback>
  }
}
 800d3c8:	46c0      	nop			@ (mov r8, r8)
 800d3ca:	46bd      	mov	sp, r7
 800d3cc:	b002      	add	sp, #8
 800d3ce:	bd80      	pop	{r7, pc}
 800d3d0:	40021800 	.word	0x40021800

0800d3d4 <HAL_GPIO_EXTI_Rising_Callback>:
  * @brief  EXTI line detection callback.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Rising_Callback(uint16_t GPIO_Pin)
{
 800d3d4:	b580      	push	{r7, lr}
 800d3d6:	b082      	sub	sp, #8
 800d3d8:	af00      	add	r7, sp, #0
 800d3da:	0002      	movs	r2, r0
 800d3dc:	1dbb      	adds	r3, r7, #6
 800d3de:	801a      	strh	r2, [r3, #0]
  UNUSED(GPIO_Pin);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Rising_Callback could be implemented in the user file
   */
}
 800d3e0:	46c0      	nop			@ (mov r8, r8)
 800d3e2:	46bd      	mov	sp, r7
 800d3e4:	b002      	add	sp, #8
 800d3e6:	bd80      	pop	{r7, pc}

0800d3e8 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 800d3e8:	b580      	push	{r7, lr}
 800d3ea:	b082      	sub	sp, #8
 800d3ec:	af00      	add	r7, sp, #0
 800d3ee:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 800d3f0:	687b      	ldr	r3, [r7, #4]
 800d3f2:	2b00      	cmp	r3, #0
 800d3f4:	d101      	bne.n	800d3fa <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800d3f6:	2301      	movs	r3, #1
 800d3f8:	e08f      	b.n	800d51a <HAL_I2C_Init+0x132>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800d3fa:	687b      	ldr	r3, [r7, #4]
 800d3fc:	2241      	movs	r2, #65	@ 0x41
 800d3fe:	5c9b      	ldrb	r3, [r3, r2]
 800d400:	b2db      	uxtb	r3, r3
 800d402:	2b00      	cmp	r3, #0
 800d404:	d107      	bne.n	800d416 <HAL_I2C_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800d406:	687b      	ldr	r3, [r7, #4]
 800d408:	2240      	movs	r2, #64	@ 0x40
 800d40a:	2100      	movs	r1, #0
 800d40c:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 800d40e:	687b      	ldr	r3, [r7, #4]
 800d410:	0018      	movs	r0, r3
 800d412:	f7fc ff79 	bl	800a308 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 800d416:	687b      	ldr	r3, [r7, #4]
 800d418:	2241      	movs	r2, #65	@ 0x41
 800d41a:	2124      	movs	r1, #36	@ 0x24
 800d41c:	5499      	strb	r1, [r3, r2]

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 800d41e:	687b      	ldr	r3, [r7, #4]
 800d420:	681b      	ldr	r3, [r3, #0]
 800d422:	681a      	ldr	r2, [r3, #0]
 800d424:	687b      	ldr	r3, [r7, #4]
 800d426:	681b      	ldr	r3, [r3, #0]
 800d428:	2101      	movs	r1, #1
 800d42a:	438a      	bics	r2, r1
 800d42c:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 800d42e:	687b      	ldr	r3, [r7, #4]
 800d430:	685a      	ldr	r2, [r3, #4]
 800d432:	687b      	ldr	r3, [r7, #4]
 800d434:	681b      	ldr	r3, [r3, #0]
 800d436:	493b      	ldr	r1, [pc, #236]	@ (800d524 <HAL_I2C_Init+0x13c>)
 800d438:	400a      	ands	r2, r1
 800d43a:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 800d43c:	687b      	ldr	r3, [r7, #4]
 800d43e:	681b      	ldr	r3, [r3, #0]
 800d440:	689a      	ldr	r2, [r3, #8]
 800d442:	687b      	ldr	r3, [r7, #4]
 800d444:	681b      	ldr	r3, [r3, #0]
 800d446:	4938      	ldr	r1, [pc, #224]	@ (800d528 <HAL_I2C_Init+0x140>)
 800d448:	400a      	ands	r2, r1
 800d44a:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 800d44c:	687b      	ldr	r3, [r7, #4]
 800d44e:	68db      	ldr	r3, [r3, #12]
 800d450:	2b01      	cmp	r3, #1
 800d452:	d108      	bne.n	800d466 <HAL_I2C_Init+0x7e>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 800d454:	687b      	ldr	r3, [r7, #4]
 800d456:	689a      	ldr	r2, [r3, #8]
 800d458:	687b      	ldr	r3, [r7, #4]
 800d45a:	681b      	ldr	r3, [r3, #0]
 800d45c:	2180      	movs	r1, #128	@ 0x80
 800d45e:	0209      	lsls	r1, r1, #8
 800d460:	430a      	orrs	r2, r1
 800d462:	609a      	str	r2, [r3, #8]
 800d464:	e007      	b.n	800d476 <HAL_I2C_Init+0x8e>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 800d466:	687b      	ldr	r3, [r7, #4]
 800d468:	689a      	ldr	r2, [r3, #8]
 800d46a:	687b      	ldr	r3, [r7, #4]
 800d46c:	681b      	ldr	r3, [r3, #0]
 800d46e:	2184      	movs	r1, #132	@ 0x84
 800d470:	0209      	lsls	r1, r1, #8
 800d472:	430a      	orrs	r2, r1
 800d474:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 800d476:	687b      	ldr	r3, [r7, #4]
 800d478:	68db      	ldr	r3, [r3, #12]
 800d47a:	2b02      	cmp	r3, #2
 800d47c:	d109      	bne.n	800d492 <HAL_I2C_Init+0xaa>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 800d47e:	687b      	ldr	r3, [r7, #4]
 800d480:	681b      	ldr	r3, [r3, #0]
 800d482:	685a      	ldr	r2, [r3, #4]
 800d484:	687b      	ldr	r3, [r7, #4]
 800d486:	681b      	ldr	r3, [r3, #0]
 800d488:	2180      	movs	r1, #128	@ 0x80
 800d48a:	0109      	lsls	r1, r1, #4
 800d48c:	430a      	orrs	r2, r1
 800d48e:	605a      	str	r2, [r3, #4]
 800d490:	e007      	b.n	800d4a2 <HAL_I2C_Init+0xba>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 800d492:	687b      	ldr	r3, [r7, #4]
 800d494:	681b      	ldr	r3, [r3, #0]
 800d496:	685a      	ldr	r2, [r3, #4]
 800d498:	687b      	ldr	r3, [r7, #4]
 800d49a:	681b      	ldr	r3, [r3, #0]
 800d49c:	4923      	ldr	r1, [pc, #140]	@ (800d52c <HAL_I2C_Init+0x144>)
 800d49e:	400a      	ands	r2, r1
 800d4a0:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 800d4a2:	687b      	ldr	r3, [r7, #4]
 800d4a4:	681b      	ldr	r3, [r3, #0]
 800d4a6:	685a      	ldr	r2, [r3, #4]
 800d4a8:	687b      	ldr	r3, [r7, #4]
 800d4aa:	681b      	ldr	r3, [r3, #0]
 800d4ac:	4920      	ldr	r1, [pc, #128]	@ (800d530 <HAL_I2C_Init+0x148>)
 800d4ae:	430a      	orrs	r2, r1
 800d4b0:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 800d4b2:	687b      	ldr	r3, [r7, #4]
 800d4b4:	681b      	ldr	r3, [r3, #0]
 800d4b6:	68da      	ldr	r2, [r3, #12]
 800d4b8:	687b      	ldr	r3, [r7, #4]
 800d4ba:	681b      	ldr	r3, [r3, #0]
 800d4bc:	491a      	ldr	r1, [pc, #104]	@ (800d528 <HAL_I2C_Init+0x140>)
 800d4be:	400a      	ands	r2, r1
 800d4c0:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 800d4c2:	687b      	ldr	r3, [r7, #4]
 800d4c4:	691a      	ldr	r2, [r3, #16]
 800d4c6:	687b      	ldr	r3, [r7, #4]
 800d4c8:	695b      	ldr	r3, [r3, #20]
 800d4ca:	431a      	orrs	r2, r3
 800d4cc:	0011      	movs	r1, r2
                          (hi2c->Init.OwnAddress2Masks << 8));
 800d4ce:	687b      	ldr	r3, [r7, #4]
 800d4d0:	699b      	ldr	r3, [r3, #24]
 800d4d2:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 800d4d4:	687b      	ldr	r3, [r7, #4]
 800d4d6:	681b      	ldr	r3, [r3, #0]
 800d4d8:	430a      	orrs	r2, r1
 800d4da:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 800d4dc:	687b      	ldr	r3, [r7, #4]
 800d4de:	69d9      	ldr	r1, [r3, #28]
 800d4e0:	687b      	ldr	r3, [r7, #4]
 800d4e2:	6a1a      	ldr	r2, [r3, #32]
 800d4e4:	687b      	ldr	r3, [r7, #4]
 800d4e6:	681b      	ldr	r3, [r3, #0]
 800d4e8:	430a      	orrs	r2, r1
 800d4ea:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 800d4ec:	687b      	ldr	r3, [r7, #4]
 800d4ee:	681b      	ldr	r3, [r3, #0]
 800d4f0:	681a      	ldr	r2, [r3, #0]
 800d4f2:	687b      	ldr	r3, [r7, #4]
 800d4f4:	681b      	ldr	r3, [r3, #0]
 800d4f6:	2101      	movs	r1, #1
 800d4f8:	430a      	orrs	r2, r1
 800d4fa:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800d4fc:	687b      	ldr	r3, [r7, #4]
 800d4fe:	2200      	movs	r2, #0
 800d500:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 800d502:	687b      	ldr	r3, [r7, #4]
 800d504:	2241      	movs	r2, #65	@ 0x41
 800d506:	2120      	movs	r1, #32
 800d508:	5499      	strb	r1, [r3, r2]
  hi2c->PreviousState = I2C_STATE_NONE;
 800d50a:	687b      	ldr	r3, [r7, #4]
 800d50c:	2200      	movs	r2, #0
 800d50e:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800d510:	687b      	ldr	r3, [r7, #4]
 800d512:	2242      	movs	r2, #66	@ 0x42
 800d514:	2100      	movs	r1, #0
 800d516:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800d518:	2300      	movs	r3, #0
}
 800d51a:	0018      	movs	r0, r3
 800d51c:	46bd      	mov	sp, r7
 800d51e:	b002      	add	sp, #8
 800d520:	bd80      	pop	{r7, pc}
 800d522:	46c0      	nop			@ (mov r8, r8)
 800d524:	f0ffffff 	.word	0xf0ffffff
 800d528:	ffff7fff 	.word	0xffff7fff
 800d52c:	fffff7ff 	.word	0xfffff7ff
 800d530:	02008000 	.word	0x02008000

0800d534 <HAL_I2C_Master_Transmit>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                          uint16_t Size, uint32_t Timeout)
{
 800d534:	b590      	push	{r4, r7, lr}
 800d536:	b089      	sub	sp, #36	@ 0x24
 800d538:	af02      	add	r7, sp, #8
 800d53a:	60f8      	str	r0, [r7, #12]
 800d53c:	0008      	movs	r0, r1
 800d53e:	607a      	str	r2, [r7, #4]
 800d540:	0019      	movs	r1, r3
 800d542:	230a      	movs	r3, #10
 800d544:	18fb      	adds	r3, r7, r3
 800d546:	1c02      	adds	r2, r0, #0
 800d548:	801a      	strh	r2, [r3, #0]
 800d54a:	2308      	movs	r3, #8
 800d54c:	18fb      	adds	r3, r7, r3
 800d54e:	1c0a      	adds	r2, r1, #0
 800d550:	801a      	strh	r2, [r3, #0]
  uint32_t tickstart;
  uint32_t xfermode;

  if (hi2c->State == HAL_I2C_STATE_READY)
 800d552:	68fb      	ldr	r3, [r7, #12]
 800d554:	2241      	movs	r2, #65	@ 0x41
 800d556:	5c9b      	ldrb	r3, [r3, r2]
 800d558:	b2db      	uxtb	r3, r3
 800d55a:	2b20      	cmp	r3, #32
 800d55c:	d000      	beq.n	800d560 <HAL_I2C_Master_Transmit+0x2c>
 800d55e:	e10a      	b.n	800d776 <HAL_I2C_Master_Transmit+0x242>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800d560:	68fb      	ldr	r3, [r7, #12]
 800d562:	2240      	movs	r2, #64	@ 0x40
 800d564:	5c9b      	ldrb	r3, [r3, r2]
 800d566:	2b01      	cmp	r3, #1
 800d568:	d101      	bne.n	800d56e <HAL_I2C_Master_Transmit+0x3a>
 800d56a:	2302      	movs	r3, #2
 800d56c:	e104      	b.n	800d778 <HAL_I2C_Master_Transmit+0x244>
 800d56e:	68fb      	ldr	r3, [r7, #12]
 800d570:	2240      	movs	r2, #64	@ 0x40
 800d572:	2101      	movs	r1, #1
 800d574:	5499      	strb	r1, [r3, r2]

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 800d576:	f7fe f90f 	bl	800b798 <HAL_GetTick>
 800d57a:	0003      	movs	r3, r0
 800d57c:	613b      	str	r3, [r7, #16]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 800d57e:	2380      	movs	r3, #128	@ 0x80
 800d580:	0219      	lsls	r1, r3, #8
 800d582:	68f8      	ldr	r0, [r7, #12]
 800d584:	693b      	ldr	r3, [r7, #16]
 800d586:	9300      	str	r3, [sp, #0]
 800d588:	2319      	movs	r3, #25
 800d58a:	2201      	movs	r2, #1
 800d58c:	f000 fab4 	bl	800daf8 <I2C_WaitOnFlagUntilTimeout>
 800d590:	1e03      	subs	r3, r0, #0
 800d592:	d001      	beq.n	800d598 <HAL_I2C_Master_Transmit+0x64>
    {
      return HAL_ERROR;
 800d594:	2301      	movs	r3, #1
 800d596:	e0ef      	b.n	800d778 <HAL_I2C_Master_Transmit+0x244>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 800d598:	68fb      	ldr	r3, [r7, #12]
 800d59a:	2241      	movs	r2, #65	@ 0x41
 800d59c:	2121      	movs	r1, #33	@ 0x21
 800d59e:	5499      	strb	r1, [r3, r2]
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 800d5a0:	68fb      	ldr	r3, [r7, #12]
 800d5a2:	2242      	movs	r2, #66	@ 0x42
 800d5a4:	2110      	movs	r1, #16
 800d5a6:	5499      	strb	r1, [r3, r2]
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800d5a8:	68fb      	ldr	r3, [r7, #12]
 800d5aa:	2200      	movs	r2, #0
 800d5ac:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 800d5ae:	68fb      	ldr	r3, [r7, #12]
 800d5b0:	687a      	ldr	r2, [r7, #4]
 800d5b2:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 800d5b4:	68fb      	ldr	r3, [r7, #12]
 800d5b6:	2208      	movs	r2, #8
 800d5b8:	18ba      	adds	r2, r7, r2
 800d5ba:	8812      	ldrh	r2, [r2, #0]
 800d5bc:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 800d5be:	68fb      	ldr	r3, [r7, #12]
 800d5c0:	2200      	movs	r2, #0
 800d5c2:	635a      	str	r2, [r3, #52]	@ 0x34

    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800d5c4:	68fb      	ldr	r3, [r7, #12]
 800d5c6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800d5c8:	b29b      	uxth	r3, r3
 800d5ca:	2bff      	cmp	r3, #255	@ 0xff
 800d5cc:	d906      	bls.n	800d5dc <HAL_I2C_Master_Transmit+0xa8>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 800d5ce:	68fb      	ldr	r3, [r7, #12]
 800d5d0:	22ff      	movs	r2, #255	@ 0xff
 800d5d2:	851a      	strh	r2, [r3, #40]	@ 0x28
      xfermode = I2C_RELOAD_MODE;
 800d5d4:	2380      	movs	r3, #128	@ 0x80
 800d5d6:	045b      	lsls	r3, r3, #17
 800d5d8:	617b      	str	r3, [r7, #20]
 800d5da:	e007      	b.n	800d5ec <HAL_I2C_Master_Transmit+0xb8>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 800d5dc:	68fb      	ldr	r3, [r7, #12]
 800d5de:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800d5e0:	b29a      	uxth	r2, r3
 800d5e2:	68fb      	ldr	r3, [r7, #12]
 800d5e4:	851a      	strh	r2, [r3, #40]	@ 0x28
      xfermode = I2C_AUTOEND_MODE;
 800d5e6:	2380      	movs	r3, #128	@ 0x80
 800d5e8:	049b      	lsls	r3, r3, #18
 800d5ea:	617b      	str	r3, [r7, #20]
    }

    if (hi2c->XferSize > 0U)
 800d5ec:	68fb      	ldr	r3, [r7, #12]
 800d5ee:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800d5f0:	2b00      	cmp	r3, #0
 800d5f2:	d027      	beq.n	800d644 <HAL_I2C_Master_Transmit+0x110>
    {
      /* Preload TX register */
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 800d5f4:	68fb      	ldr	r3, [r7, #12]
 800d5f6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800d5f8:	781a      	ldrb	r2, [r3, #0]
 800d5fa:	68fb      	ldr	r3, [r7, #12]
 800d5fc:	681b      	ldr	r3, [r3, #0]
 800d5fe:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800d600:	68fb      	ldr	r3, [r7, #12]
 800d602:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800d604:	1c5a      	adds	r2, r3, #1
 800d606:	68fb      	ldr	r3, [r7, #12]
 800d608:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 800d60a:	68fb      	ldr	r3, [r7, #12]
 800d60c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800d60e:	b29b      	uxth	r3, r3
 800d610:	3b01      	subs	r3, #1
 800d612:	b29a      	uxth	r2, r3
 800d614:	68fb      	ldr	r3, [r7, #12]
 800d616:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 800d618:	68fb      	ldr	r3, [r7, #12]
 800d61a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800d61c:	3b01      	subs	r3, #1
 800d61e:	b29a      	uxth	r2, r3
 800d620:	68fb      	ldr	r3, [r7, #12]
 800d622:	851a      	strh	r2, [r3, #40]	@ 0x28

      /* Send Slave Address */
      /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)(hi2c->XferSize + 1U), xfermode,
 800d624:	68fb      	ldr	r3, [r7, #12]
 800d626:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800d628:	b2db      	uxtb	r3, r3
 800d62a:	3301      	adds	r3, #1
 800d62c:	b2da      	uxtb	r2, r3
 800d62e:	697c      	ldr	r4, [r7, #20]
 800d630:	230a      	movs	r3, #10
 800d632:	18fb      	adds	r3, r7, r3
 800d634:	8819      	ldrh	r1, [r3, #0]
 800d636:	68f8      	ldr	r0, [r7, #12]
 800d638:	4b51      	ldr	r3, [pc, #324]	@ (800d780 <HAL_I2C_Master_Transmit+0x24c>)
 800d63a:	9300      	str	r3, [sp, #0]
 800d63c:	0023      	movs	r3, r4
 800d63e:	f000 fc35 	bl	800deac <I2C_TransferConfig>
 800d642:	e06f      	b.n	800d724 <HAL_I2C_Master_Transmit+0x1f0>
    }
    else
    {
      /* Send Slave Address */
      /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, xfermode,
 800d644:	68fb      	ldr	r3, [r7, #12]
 800d646:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800d648:	b2da      	uxtb	r2, r3
 800d64a:	697c      	ldr	r4, [r7, #20]
 800d64c:	230a      	movs	r3, #10
 800d64e:	18fb      	adds	r3, r7, r3
 800d650:	8819      	ldrh	r1, [r3, #0]
 800d652:	68f8      	ldr	r0, [r7, #12]
 800d654:	4b4a      	ldr	r3, [pc, #296]	@ (800d780 <HAL_I2C_Master_Transmit+0x24c>)
 800d656:	9300      	str	r3, [sp, #0]
 800d658:	0023      	movs	r3, r4
 800d65a:	f000 fc27 	bl	800deac <I2C_TransferConfig>
                         I2C_GENERATE_START_WRITE);
    }

    while (hi2c->XferCount > 0U)
 800d65e:	e061      	b.n	800d724 <HAL_I2C_Master_Transmit+0x1f0>
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800d660:	693a      	ldr	r2, [r7, #16]
 800d662:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800d664:	68fb      	ldr	r3, [r7, #12]
 800d666:	0018      	movs	r0, r3
 800d668:	f000 fa9e 	bl	800dba8 <I2C_WaitOnTXISFlagUntilTimeout>
 800d66c:	1e03      	subs	r3, r0, #0
 800d66e:	d001      	beq.n	800d674 <HAL_I2C_Master_Transmit+0x140>
      {
        return HAL_ERROR;
 800d670:	2301      	movs	r3, #1
 800d672:	e081      	b.n	800d778 <HAL_I2C_Master_Transmit+0x244>
      }
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 800d674:	68fb      	ldr	r3, [r7, #12]
 800d676:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800d678:	781a      	ldrb	r2, [r3, #0]
 800d67a:	68fb      	ldr	r3, [r7, #12]
 800d67c:	681b      	ldr	r3, [r3, #0]
 800d67e:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800d680:	68fb      	ldr	r3, [r7, #12]
 800d682:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800d684:	1c5a      	adds	r2, r3, #1
 800d686:	68fb      	ldr	r3, [r7, #12]
 800d688:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 800d68a:	68fb      	ldr	r3, [r7, #12]
 800d68c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800d68e:	b29b      	uxth	r3, r3
 800d690:	3b01      	subs	r3, #1
 800d692:	b29a      	uxth	r2, r3
 800d694:	68fb      	ldr	r3, [r7, #12]
 800d696:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 800d698:	68fb      	ldr	r3, [r7, #12]
 800d69a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800d69c:	3b01      	subs	r3, #1
 800d69e:	b29a      	uxth	r2, r3
 800d6a0:	68fb      	ldr	r3, [r7, #12]
 800d6a2:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 800d6a4:	68fb      	ldr	r3, [r7, #12]
 800d6a6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800d6a8:	b29b      	uxth	r3, r3
 800d6aa:	2b00      	cmp	r3, #0
 800d6ac:	d03a      	beq.n	800d724 <HAL_I2C_Master_Transmit+0x1f0>
 800d6ae:	68fb      	ldr	r3, [r7, #12]
 800d6b0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800d6b2:	2b00      	cmp	r3, #0
 800d6b4:	d136      	bne.n	800d724 <HAL_I2C_Master_Transmit+0x1f0>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 800d6b6:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800d6b8:	68f8      	ldr	r0, [r7, #12]
 800d6ba:	693b      	ldr	r3, [r7, #16]
 800d6bc:	9300      	str	r3, [sp, #0]
 800d6be:	0013      	movs	r3, r2
 800d6c0:	2200      	movs	r2, #0
 800d6c2:	2180      	movs	r1, #128	@ 0x80
 800d6c4:	f000 fa18 	bl	800daf8 <I2C_WaitOnFlagUntilTimeout>
 800d6c8:	1e03      	subs	r3, r0, #0
 800d6ca:	d001      	beq.n	800d6d0 <HAL_I2C_Master_Transmit+0x19c>
        {
          return HAL_ERROR;
 800d6cc:	2301      	movs	r3, #1
 800d6ce:	e053      	b.n	800d778 <HAL_I2C_Master_Transmit+0x244>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800d6d0:	68fb      	ldr	r3, [r7, #12]
 800d6d2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800d6d4:	b29b      	uxth	r3, r3
 800d6d6:	2bff      	cmp	r3, #255	@ 0xff
 800d6d8:	d911      	bls.n	800d6fe <HAL_I2C_Master_Transmit+0x1ca>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 800d6da:	68fb      	ldr	r3, [r7, #12]
 800d6dc:	22ff      	movs	r2, #255	@ 0xff
 800d6de:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 800d6e0:	68fb      	ldr	r3, [r7, #12]
 800d6e2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800d6e4:	b2da      	uxtb	r2, r3
 800d6e6:	2380      	movs	r3, #128	@ 0x80
 800d6e8:	045c      	lsls	r4, r3, #17
 800d6ea:	230a      	movs	r3, #10
 800d6ec:	18fb      	adds	r3, r7, r3
 800d6ee:	8819      	ldrh	r1, [r3, #0]
 800d6f0:	68f8      	ldr	r0, [r7, #12]
 800d6f2:	2300      	movs	r3, #0
 800d6f4:	9300      	str	r3, [sp, #0]
 800d6f6:	0023      	movs	r3, r4
 800d6f8:	f000 fbd8 	bl	800deac <I2C_TransferConfig>
 800d6fc:	e012      	b.n	800d724 <HAL_I2C_Master_Transmit+0x1f0>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 800d6fe:	68fb      	ldr	r3, [r7, #12]
 800d700:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800d702:	b29a      	uxth	r2, r3
 800d704:	68fb      	ldr	r3, [r7, #12]
 800d706:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 800d708:	68fb      	ldr	r3, [r7, #12]
 800d70a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800d70c:	b2da      	uxtb	r2, r3
 800d70e:	2380      	movs	r3, #128	@ 0x80
 800d710:	049c      	lsls	r4, r3, #18
 800d712:	230a      	movs	r3, #10
 800d714:	18fb      	adds	r3, r7, r3
 800d716:	8819      	ldrh	r1, [r3, #0]
 800d718:	68f8      	ldr	r0, [r7, #12]
 800d71a:	2300      	movs	r3, #0
 800d71c:	9300      	str	r3, [sp, #0]
 800d71e:	0023      	movs	r3, r4
 800d720:	f000 fbc4 	bl	800deac <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 800d724:	68fb      	ldr	r3, [r7, #12]
 800d726:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800d728:	b29b      	uxth	r3, r3
 800d72a:	2b00      	cmp	r3, #0
 800d72c:	d198      	bne.n	800d660 <HAL_I2C_Master_Transmit+0x12c>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800d72e:	693a      	ldr	r2, [r7, #16]
 800d730:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800d732:	68fb      	ldr	r3, [r7, #12]
 800d734:	0018      	movs	r0, r3
 800d736:	f000 fa7d 	bl	800dc34 <I2C_WaitOnSTOPFlagUntilTimeout>
 800d73a:	1e03      	subs	r3, r0, #0
 800d73c:	d001      	beq.n	800d742 <HAL_I2C_Master_Transmit+0x20e>
    {
      return HAL_ERROR;
 800d73e:	2301      	movs	r3, #1
 800d740:	e01a      	b.n	800d778 <HAL_I2C_Master_Transmit+0x244>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800d742:	68fb      	ldr	r3, [r7, #12]
 800d744:	681b      	ldr	r3, [r3, #0]
 800d746:	2220      	movs	r2, #32
 800d748:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800d74a:	68fb      	ldr	r3, [r7, #12]
 800d74c:	681b      	ldr	r3, [r3, #0]
 800d74e:	685a      	ldr	r2, [r3, #4]
 800d750:	68fb      	ldr	r3, [r7, #12]
 800d752:	681b      	ldr	r3, [r3, #0]
 800d754:	490b      	ldr	r1, [pc, #44]	@ (800d784 <HAL_I2C_Master_Transmit+0x250>)
 800d756:	400a      	ands	r2, r1
 800d758:	605a      	str	r2, [r3, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 800d75a:	68fb      	ldr	r3, [r7, #12]
 800d75c:	2241      	movs	r2, #65	@ 0x41
 800d75e:	2120      	movs	r1, #32
 800d760:	5499      	strb	r1, [r3, r2]
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 800d762:	68fb      	ldr	r3, [r7, #12]
 800d764:	2242      	movs	r2, #66	@ 0x42
 800d766:	2100      	movs	r1, #0
 800d768:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800d76a:	68fb      	ldr	r3, [r7, #12]
 800d76c:	2240      	movs	r2, #64	@ 0x40
 800d76e:	2100      	movs	r1, #0
 800d770:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 800d772:	2300      	movs	r3, #0
 800d774:	e000      	b.n	800d778 <HAL_I2C_Master_Transmit+0x244>
  }
  else
  {
    return HAL_BUSY;
 800d776:	2302      	movs	r3, #2
  }
}
 800d778:	0018      	movs	r0, r3
 800d77a:	46bd      	mov	sp, r7
 800d77c:	b007      	add	sp, #28
 800d77e:	bd90      	pop	{r4, r7, pc}
 800d780:	80002000 	.word	0x80002000
 800d784:	fe00e800 	.word	0xfe00e800

0800d788 <HAL_I2C_Mem_Read>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                   uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800d788:	b590      	push	{r4, r7, lr}
 800d78a:	b089      	sub	sp, #36	@ 0x24
 800d78c:	af02      	add	r7, sp, #8
 800d78e:	60f8      	str	r0, [r7, #12]
 800d790:	000c      	movs	r4, r1
 800d792:	0010      	movs	r0, r2
 800d794:	0019      	movs	r1, r3
 800d796:	230a      	movs	r3, #10
 800d798:	18fb      	adds	r3, r7, r3
 800d79a:	1c22      	adds	r2, r4, #0
 800d79c:	801a      	strh	r2, [r3, #0]
 800d79e:	2308      	movs	r3, #8
 800d7a0:	18fb      	adds	r3, r7, r3
 800d7a2:	1c02      	adds	r2, r0, #0
 800d7a4:	801a      	strh	r2, [r3, #0]
 800d7a6:	1dbb      	adds	r3, r7, #6
 800d7a8:	1c0a      	adds	r2, r1, #0
 800d7aa:	801a      	strh	r2, [r3, #0]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800d7ac:	68fb      	ldr	r3, [r7, #12]
 800d7ae:	2241      	movs	r2, #65	@ 0x41
 800d7b0:	5c9b      	ldrb	r3, [r3, r2]
 800d7b2:	b2db      	uxtb	r3, r3
 800d7b4:	2b20      	cmp	r3, #32
 800d7b6:	d000      	beq.n	800d7ba <HAL_I2C_Mem_Read+0x32>
 800d7b8:	e110      	b.n	800d9dc <HAL_I2C_Mem_Read+0x254>
  {
    if ((pData == NULL) || (Size == 0U))
 800d7ba:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d7bc:	2b00      	cmp	r3, #0
 800d7be:	d004      	beq.n	800d7ca <HAL_I2C_Mem_Read+0x42>
 800d7c0:	232c      	movs	r3, #44	@ 0x2c
 800d7c2:	18fb      	adds	r3, r7, r3
 800d7c4:	881b      	ldrh	r3, [r3, #0]
 800d7c6:	2b00      	cmp	r3, #0
 800d7c8:	d105      	bne.n	800d7d6 <HAL_I2C_Mem_Read+0x4e>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 800d7ca:	68fb      	ldr	r3, [r7, #12]
 800d7cc:	2280      	movs	r2, #128	@ 0x80
 800d7ce:	0092      	lsls	r2, r2, #2
 800d7d0:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 800d7d2:	2301      	movs	r3, #1
 800d7d4:	e103      	b.n	800d9de <HAL_I2C_Mem_Read+0x256>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800d7d6:	68fb      	ldr	r3, [r7, #12]
 800d7d8:	2240      	movs	r2, #64	@ 0x40
 800d7da:	5c9b      	ldrb	r3, [r3, r2]
 800d7dc:	2b01      	cmp	r3, #1
 800d7de:	d101      	bne.n	800d7e4 <HAL_I2C_Mem_Read+0x5c>
 800d7e0:	2302      	movs	r3, #2
 800d7e2:	e0fc      	b.n	800d9de <HAL_I2C_Mem_Read+0x256>
 800d7e4:	68fb      	ldr	r3, [r7, #12]
 800d7e6:	2240      	movs	r2, #64	@ 0x40
 800d7e8:	2101      	movs	r1, #1
 800d7ea:	5499      	strb	r1, [r3, r2]

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 800d7ec:	f7fd ffd4 	bl	800b798 <HAL_GetTick>
 800d7f0:	0003      	movs	r3, r0
 800d7f2:	617b      	str	r3, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 800d7f4:	2380      	movs	r3, #128	@ 0x80
 800d7f6:	0219      	lsls	r1, r3, #8
 800d7f8:	68f8      	ldr	r0, [r7, #12]
 800d7fa:	697b      	ldr	r3, [r7, #20]
 800d7fc:	9300      	str	r3, [sp, #0]
 800d7fe:	2319      	movs	r3, #25
 800d800:	2201      	movs	r2, #1
 800d802:	f000 f979 	bl	800daf8 <I2C_WaitOnFlagUntilTimeout>
 800d806:	1e03      	subs	r3, r0, #0
 800d808:	d001      	beq.n	800d80e <HAL_I2C_Mem_Read+0x86>
    {
      return HAL_ERROR;
 800d80a:	2301      	movs	r3, #1
 800d80c:	e0e7      	b.n	800d9de <HAL_I2C_Mem_Read+0x256>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 800d80e:	68fb      	ldr	r3, [r7, #12]
 800d810:	2241      	movs	r2, #65	@ 0x41
 800d812:	2122      	movs	r1, #34	@ 0x22
 800d814:	5499      	strb	r1, [r3, r2]
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 800d816:	68fb      	ldr	r3, [r7, #12]
 800d818:	2242      	movs	r2, #66	@ 0x42
 800d81a:	2140      	movs	r1, #64	@ 0x40
 800d81c:	5499      	strb	r1, [r3, r2]
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800d81e:	68fb      	ldr	r3, [r7, #12]
 800d820:	2200      	movs	r2, #0
 800d822:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 800d824:	68fb      	ldr	r3, [r7, #12]
 800d826:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800d828:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 800d82a:	68fb      	ldr	r3, [r7, #12]
 800d82c:	222c      	movs	r2, #44	@ 0x2c
 800d82e:	18ba      	adds	r2, r7, r2
 800d830:	8812      	ldrh	r2, [r2, #0]
 800d832:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 800d834:	68fb      	ldr	r3, [r7, #12]
 800d836:	2200      	movs	r2, #0
 800d838:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 800d83a:	1dbb      	adds	r3, r7, #6
 800d83c:	881c      	ldrh	r4, [r3, #0]
 800d83e:	2308      	movs	r3, #8
 800d840:	18fb      	adds	r3, r7, r3
 800d842:	881a      	ldrh	r2, [r3, #0]
 800d844:	230a      	movs	r3, #10
 800d846:	18fb      	adds	r3, r7, r3
 800d848:	8819      	ldrh	r1, [r3, #0]
 800d84a:	68f8      	ldr	r0, [r7, #12]
 800d84c:	697b      	ldr	r3, [r7, #20]
 800d84e:	9301      	str	r3, [sp, #4]
 800d850:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d852:	9300      	str	r3, [sp, #0]
 800d854:	0023      	movs	r3, r4
 800d856:	f000 f8cb 	bl	800d9f0 <I2C_RequestMemoryRead>
 800d85a:	1e03      	subs	r3, r0, #0
 800d85c:	d005      	beq.n	800d86a <HAL_I2C_Mem_Read+0xe2>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800d85e:	68fb      	ldr	r3, [r7, #12]
 800d860:	2240      	movs	r2, #64	@ 0x40
 800d862:	2100      	movs	r1, #0
 800d864:	5499      	strb	r1, [r3, r2]
      return HAL_ERROR;
 800d866:	2301      	movs	r3, #1
 800d868:	e0b9      	b.n	800d9de <HAL_I2C_Mem_Read+0x256>
    }

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800d86a:	68fb      	ldr	r3, [r7, #12]
 800d86c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800d86e:	b29b      	uxth	r3, r3
 800d870:	2bff      	cmp	r3, #255	@ 0xff
 800d872:	d911      	bls.n	800d898 <HAL_I2C_Mem_Read+0x110>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 800d874:	68fb      	ldr	r3, [r7, #12]
 800d876:	22ff      	movs	r2, #255	@ 0xff
 800d878:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 800d87a:	68fb      	ldr	r3, [r7, #12]
 800d87c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800d87e:	b2da      	uxtb	r2, r3
 800d880:	2380      	movs	r3, #128	@ 0x80
 800d882:	045c      	lsls	r4, r3, #17
 800d884:	230a      	movs	r3, #10
 800d886:	18fb      	adds	r3, r7, r3
 800d888:	8819      	ldrh	r1, [r3, #0]
 800d88a:	68f8      	ldr	r0, [r7, #12]
 800d88c:	4b56      	ldr	r3, [pc, #344]	@ (800d9e8 <HAL_I2C_Mem_Read+0x260>)
 800d88e:	9300      	str	r3, [sp, #0]
 800d890:	0023      	movs	r3, r4
 800d892:	f000 fb0b 	bl	800deac <I2C_TransferConfig>
 800d896:	e012      	b.n	800d8be <HAL_I2C_Mem_Read+0x136>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 800d898:	68fb      	ldr	r3, [r7, #12]
 800d89a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800d89c:	b29a      	uxth	r2, r3
 800d89e:	68fb      	ldr	r3, [r7, #12]
 800d8a0:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 800d8a2:	68fb      	ldr	r3, [r7, #12]
 800d8a4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800d8a6:	b2da      	uxtb	r2, r3
 800d8a8:	2380      	movs	r3, #128	@ 0x80
 800d8aa:	049c      	lsls	r4, r3, #18
 800d8ac:	230a      	movs	r3, #10
 800d8ae:	18fb      	adds	r3, r7, r3
 800d8b0:	8819      	ldrh	r1, [r3, #0]
 800d8b2:	68f8      	ldr	r0, [r7, #12]
 800d8b4:	4b4c      	ldr	r3, [pc, #304]	@ (800d9e8 <HAL_I2C_Mem_Read+0x260>)
 800d8b6:	9300      	str	r3, [sp, #0]
 800d8b8:	0023      	movs	r3, r4
 800d8ba:	f000 faf7 	bl	800deac <I2C_TransferConfig>
    }

    do
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_RXNE, RESET, Timeout, tickstart) != HAL_OK)
 800d8be:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800d8c0:	68f8      	ldr	r0, [r7, #12]
 800d8c2:	697b      	ldr	r3, [r7, #20]
 800d8c4:	9300      	str	r3, [sp, #0]
 800d8c6:	0013      	movs	r3, r2
 800d8c8:	2200      	movs	r2, #0
 800d8ca:	2104      	movs	r1, #4
 800d8cc:	f000 f914 	bl	800daf8 <I2C_WaitOnFlagUntilTimeout>
 800d8d0:	1e03      	subs	r3, r0, #0
 800d8d2:	d001      	beq.n	800d8d8 <HAL_I2C_Mem_Read+0x150>
      {
        return HAL_ERROR;
 800d8d4:	2301      	movs	r3, #1
 800d8d6:	e082      	b.n	800d9de <HAL_I2C_Mem_Read+0x256>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 800d8d8:	68fb      	ldr	r3, [r7, #12]
 800d8da:	681b      	ldr	r3, [r3, #0]
 800d8dc:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800d8de:	68fb      	ldr	r3, [r7, #12]
 800d8e0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800d8e2:	b2d2      	uxtb	r2, r2
 800d8e4:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800d8e6:	68fb      	ldr	r3, [r7, #12]
 800d8e8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800d8ea:	1c5a      	adds	r2, r3, #1
 800d8ec:	68fb      	ldr	r3, [r7, #12]
 800d8ee:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferSize--;
 800d8f0:	68fb      	ldr	r3, [r7, #12]
 800d8f2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800d8f4:	3b01      	subs	r3, #1
 800d8f6:	b29a      	uxth	r2, r3
 800d8f8:	68fb      	ldr	r3, [r7, #12]
 800d8fa:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 800d8fc:	68fb      	ldr	r3, [r7, #12]
 800d8fe:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800d900:	b29b      	uxth	r3, r3
 800d902:	3b01      	subs	r3, #1
 800d904:	b29a      	uxth	r2, r3
 800d906:	68fb      	ldr	r3, [r7, #12]
 800d908:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 800d90a:	68fb      	ldr	r3, [r7, #12]
 800d90c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800d90e:	b29b      	uxth	r3, r3
 800d910:	2b00      	cmp	r3, #0
 800d912:	d03a      	beq.n	800d98a <HAL_I2C_Mem_Read+0x202>
 800d914:	68fb      	ldr	r3, [r7, #12]
 800d916:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800d918:	2b00      	cmp	r3, #0
 800d91a:	d136      	bne.n	800d98a <HAL_I2C_Mem_Read+0x202>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 800d91c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800d91e:	68f8      	ldr	r0, [r7, #12]
 800d920:	697b      	ldr	r3, [r7, #20]
 800d922:	9300      	str	r3, [sp, #0]
 800d924:	0013      	movs	r3, r2
 800d926:	2200      	movs	r2, #0
 800d928:	2180      	movs	r1, #128	@ 0x80
 800d92a:	f000 f8e5 	bl	800daf8 <I2C_WaitOnFlagUntilTimeout>
 800d92e:	1e03      	subs	r3, r0, #0
 800d930:	d001      	beq.n	800d936 <HAL_I2C_Mem_Read+0x1ae>
        {
          return HAL_ERROR;
 800d932:	2301      	movs	r3, #1
 800d934:	e053      	b.n	800d9de <HAL_I2C_Mem_Read+0x256>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800d936:	68fb      	ldr	r3, [r7, #12]
 800d938:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800d93a:	b29b      	uxth	r3, r3
 800d93c:	2bff      	cmp	r3, #255	@ 0xff
 800d93e:	d911      	bls.n	800d964 <HAL_I2C_Mem_Read+0x1dc>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 800d940:	68fb      	ldr	r3, [r7, #12]
 800d942:	22ff      	movs	r2, #255	@ 0xff
 800d944:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t) hi2c->XferSize, I2C_RELOAD_MODE,
 800d946:	68fb      	ldr	r3, [r7, #12]
 800d948:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800d94a:	b2da      	uxtb	r2, r3
 800d94c:	2380      	movs	r3, #128	@ 0x80
 800d94e:	045c      	lsls	r4, r3, #17
 800d950:	230a      	movs	r3, #10
 800d952:	18fb      	adds	r3, r7, r3
 800d954:	8819      	ldrh	r1, [r3, #0]
 800d956:	68f8      	ldr	r0, [r7, #12]
 800d958:	2300      	movs	r3, #0
 800d95a:	9300      	str	r3, [sp, #0]
 800d95c:	0023      	movs	r3, r4
 800d95e:	f000 faa5 	bl	800deac <I2C_TransferConfig>
 800d962:	e012      	b.n	800d98a <HAL_I2C_Mem_Read+0x202>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 800d964:	68fb      	ldr	r3, [r7, #12]
 800d966:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800d968:	b29a      	uxth	r2, r3
 800d96a:	68fb      	ldr	r3, [r7, #12]
 800d96c:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 800d96e:	68fb      	ldr	r3, [r7, #12]
 800d970:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800d972:	b2da      	uxtb	r2, r3
 800d974:	2380      	movs	r3, #128	@ 0x80
 800d976:	049c      	lsls	r4, r3, #18
 800d978:	230a      	movs	r3, #10
 800d97a:	18fb      	adds	r3, r7, r3
 800d97c:	8819      	ldrh	r1, [r3, #0]
 800d97e:	68f8      	ldr	r0, [r7, #12]
 800d980:	2300      	movs	r3, #0
 800d982:	9300      	str	r3, [sp, #0]
 800d984:	0023      	movs	r3, r4
 800d986:	f000 fa91 	bl	800deac <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }
    } while (hi2c->XferCount > 0U);
 800d98a:	68fb      	ldr	r3, [r7, #12]
 800d98c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800d98e:	b29b      	uxth	r3, r3
 800d990:	2b00      	cmp	r3, #0
 800d992:	d194      	bne.n	800d8be <HAL_I2C_Mem_Read+0x136>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800d994:	697a      	ldr	r2, [r7, #20]
 800d996:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 800d998:	68fb      	ldr	r3, [r7, #12]
 800d99a:	0018      	movs	r0, r3
 800d99c:	f000 f94a 	bl	800dc34 <I2C_WaitOnSTOPFlagUntilTimeout>
 800d9a0:	1e03      	subs	r3, r0, #0
 800d9a2:	d001      	beq.n	800d9a8 <HAL_I2C_Mem_Read+0x220>
    {
      return HAL_ERROR;
 800d9a4:	2301      	movs	r3, #1
 800d9a6:	e01a      	b.n	800d9de <HAL_I2C_Mem_Read+0x256>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800d9a8:	68fb      	ldr	r3, [r7, #12]
 800d9aa:	681b      	ldr	r3, [r3, #0]
 800d9ac:	2220      	movs	r2, #32
 800d9ae:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800d9b0:	68fb      	ldr	r3, [r7, #12]
 800d9b2:	681b      	ldr	r3, [r3, #0]
 800d9b4:	685a      	ldr	r2, [r3, #4]
 800d9b6:	68fb      	ldr	r3, [r7, #12]
 800d9b8:	681b      	ldr	r3, [r3, #0]
 800d9ba:	490c      	ldr	r1, [pc, #48]	@ (800d9ec <HAL_I2C_Mem_Read+0x264>)
 800d9bc:	400a      	ands	r2, r1
 800d9be:	605a      	str	r2, [r3, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 800d9c0:	68fb      	ldr	r3, [r7, #12]
 800d9c2:	2241      	movs	r2, #65	@ 0x41
 800d9c4:	2120      	movs	r1, #32
 800d9c6:	5499      	strb	r1, [r3, r2]
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 800d9c8:	68fb      	ldr	r3, [r7, #12]
 800d9ca:	2242      	movs	r2, #66	@ 0x42
 800d9cc:	2100      	movs	r1, #0
 800d9ce:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800d9d0:	68fb      	ldr	r3, [r7, #12]
 800d9d2:	2240      	movs	r2, #64	@ 0x40
 800d9d4:	2100      	movs	r1, #0
 800d9d6:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 800d9d8:	2300      	movs	r3, #0
 800d9da:	e000      	b.n	800d9de <HAL_I2C_Mem_Read+0x256>
  }
  else
  {
    return HAL_BUSY;
 800d9dc:	2302      	movs	r3, #2
  }
}
 800d9de:	0018      	movs	r0, r3
 800d9e0:	46bd      	mov	sp, r7
 800d9e2:	b007      	add	sp, #28
 800d9e4:	bd90      	pop	{r4, r7, pc}
 800d9e6:	46c0      	nop			@ (mov r8, r8)
 800d9e8:	80002400 	.word	0x80002400
 800d9ec:	fe00e800 	.word	0xfe00e800

0800d9f0 <I2C_RequestMemoryRead>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                               uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                               uint32_t Tickstart)
{
 800d9f0:	b5b0      	push	{r4, r5, r7, lr}
 800d9f2:	b086      	sub	sp, #24
 800d9f4:	af02      	add	r7, sp, #8
 800d9f6:	60f8      	str	r0, [r7, #12]
 800d9f8:	000c      	movs	r4, r1
 800d9fa:	0010      	movs	r0, r2
 800d9fc:	0019      	movs	r1, r3
 800d9fe:	250a      	movs	r5, #10
 800da00:	197b      	adds	r3, r7, r5
 800da02:	1c22      	adds	r2, r4, #0
 800da04:	801a      	strh	r2, [r3, #0]
 800da06:	2308      	movs	r3, #8
 800da08:	18fb      	adds	r3, r7, r3
 800da0a:	1c02      	adds	r2, r0, #0
 800da0c:	801a      	strh	r2, [r3, #0]
 800da0e:	1dbb      	adds	r3, r7, #6
 800da10:	1c0a      	adds	r2, r1, #0
 800da12:	801a      	strh	r2, [r3, #0]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 800da14:	1dbb      	adds	r3, r7, #6
 800da16:	881b      	ldrh	r3, [r3, #0]
 800da18:	b2da      	uxtb	r2, r3
 800da1a:	197b      	adds	r3, r7, r5
 800da1c:	8819      	ldrh	r1, [r3, #0]
 800da1e:	68f8      	ldr	r0, [r7, #12]
 800da20:	4b23      	ldr	r3, [pc, #140]	@ (800dab0 <I2C_RequestMemoryRead+0xc0>)
 800da22:	9300      	str	r3, [sp, #0]
 800da24:	2300      	movs	r3, #0
 800da26:	f000 fa41 	bl	800deac <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800da2a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800da2c:	6a39      	ldr	r1, [r7, #32]
 800da2e:	68fb      	ldr	r3, [r7, #12]
 800da30:	0018      	movs	r0, r3
 800da32:	f000 f8b9 	bl	800dba8 <I2C_WaitOnTXISFlagUntilTimeout>
 800da36:	1e03      	subs	r3, r0, #0
 800da38:	d001      	beq.n	800da3e <I2C_RequestMemoryRead+0x4e>
  {
    return HAL_ERROR;
 800da3a:	2301      	movs	r3, #1
 800da3c:	e033      	b.n	800daa6 <I2C_RequestMemoryRead+0xb6>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 800da3e:	1dbb      	adds	r3, r7, #6
 800da40:	881b      	ldrh	r3, [r3, #0]
 800da42:	2b01      	cmp	r3, #1
 800da44:	d107      	bne.n	800da56 <I2C_RequestMemoryRead+0x66>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 800da46:	2308      	movs	r3, #8
 800da48:	18fb      	adds	r3, r7, r3
 800da4a:	881b      	ldrh	r3, [r3, #0]
 800da4c:	b2da      	uxtb	r2, r3
 800da4e:	68fb      	ldr	r3, [r7, #12]
 800da50:	681b      	ldr	r3, [r3, #0]
 800da52:	629a      	str	r2, [r3, #40]	@ 0x28
 800da54:	e019      	b.n	800da8a <I2C_RequestMemoryRead+0x9a>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 800da56:	2308      	movs	r3, #8
 800da58:	18fb      	adds	r3, r7, r3
 800da5a:	881b      	ldrh	r3, [r3, #0]
 800da5c:	0a1b      	lsrs	r3, r3, #8
 800da5e:	b29b      	uxth	r3, r3
 800da60:	b2da      	uxtb	r2, r3
 800da62:	68fb      	ldr	r3, [r7, #12]
 800da64:	681b      	ldr	r3, [r3, #0]
 800da66:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800da68:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800da6a:	6a39      	ldr	r1, [r7, #32]
 800da6c:	68fb      	ldr	r3, [r7, #12]
 800da6e:	0018      	movs	r0, r3
 800da70:	f000 f89a 	bl	800dba8 <I2C_WaitOnTXISFlagUntilTimeout>
 800da74:	1e03      	subs	r3, r0, #0
 800da76:	d001      	beq.n	800da7c <I2C_RequestMemoryRead+0x8c>
    {
      return HAL_ERROR;
 800da78:	2301      	movs	r3, #1
 800da7a:	e014      	b.n	800daa6 <I2C_RequestMemoryRead+0xb6>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 800da7c:	2308      	movs	r3, #8
 800da7e:	18fb      	adds	r3, r7, r3
 800da80:	881b      	ldrh	r3, [r3, #0]
 800da82:	b2da      	uxtb	r2, r3
 800da84:	68fb      	ldr	r3, [r7, #12]
 800da86:	681b      	ldr	r3, [r3, #0]
 800da88:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Wait until TC flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TC, RESET, Timeout, Tickstart) != HAL_OK)
 800da8a:	6a3a      	ldr	r2, [r7, #32]
 800da8c:	68f8      	ldr	r0, [r7, #12]
 800da8e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800da90:	9300      	str	r3, [sp, #0]
 800da92:	0013      	movs	r3, r2
 800da94:	2200      	movs	r2, #0
 800da96:	2140      	movs	r1, #64	@ 0x40
 800da98:	f000 f82e 	bl	800daf8 <I2C_WaitOnFlagUntilTimeout>
 800da9c:	1e03      	subs	r3, r0, #0
 800da9e:	d001      	beq.n	800daa4 <I2C_RequestMemoryRead+0xb4>
  {
    return HAL_ERROR;
 800daa0:	2301      	movs	r3, #1
 800daa2:	e000      	b.n	800daa6 <I2C_RequestMemoryRead+0xb6>
  }

  return HAL_OK;
 800daa4:	2300      	movs	r3, #0
}
 800daa6:	0018      	movs	r0, r3
 800daa8:	46bd      	mov	sp, r7
 800daaa:	b004      	add	sp, #16
 800daac:	bdb0      	pop	{r4, r5, r7, pc}
 800daae:	46c0      	nop			@ (mov r8, r8)
 800dab0:	80002000 	.word	0x80002000

0800dab4 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 800dab4:	b580      	push	{r7, lr}
 800dab6:	b082      	sub	sp, #8
 800dab8:	af00      	add	r7, sp, #0
 800daba:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 800dabc:	687b      	ldr	r3, [r7, #4]
 800dabe:	681b      	ldr	r3, [r3, #0]
 800dac0:	699b      	ldr	r3, [r3, #24]
 800dac2:	2202      	movs	r2, #2
 800dac4:	4013      	ands	r3, r2
 800dac6:	2b02      	cmp	r3, #2
 800dac8:	d103      	bne.n	800dad2 <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 800daca:	687b      	ldr	r3, [r7, #4]
 800dacc:	681b      	ldr	r3, [r3, #0]
 800dace:	2200      	movs	r2, #0
 800dad0:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800dad2:	687b      	ldr	r3, [r7, #4]
 800dad4:	681b      	ldr	r3, [r3, #0]
 800dad6:	699b      	ldr	r3, [r3, #24]
 800dad8:	2201      	movs	r2, #1
 800dada:	4013      	ands	r3, r2
 800dadc:	2b01      	cmp	r3, #1
 800dade:	d007      	beq.n	800daf0 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 800dae0:	687b      	ldr	r3, [r7, #4]
 800dae2:	681b      	ldr	r3, [r3, #0]
 800dae4:	699a      	ldr	r2, [r3, #24]
 800dae6:	687b      	ldr	r3, [r7, #4]
 800dae8:	681b      	ldr	r3, [r3, #0]
 800daea:	2101      	movs	r1, #1
 800daec:	430a      	orrs	r2, r1
 800daee:	619a      	str	r2, [r3, #24]
  }
}
 800daf0:	46c0      	nop			@ (mov r8, r8)
 800daf2:	46bd      	mov	sp, r7
 800daf4:	b002      	add	sp, #8
 800daf6:	bd80      	pop	{r7, pc}

0800daf8 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 800daf8:	b580      	push	{r7, lr}
 800dafa:	b084      	sub	sp, #16
 800dafc:	af00      	add	r7, sp, #0
 800dafe:	60f8      	str	r0, [r7, #12]
 800db00:	60b9      	str	r1, [r7, #8]
 800db02:	603b      	str	r3, [r7, #0]
 800db04:	1dfb      	adds	r3, r7, #7
 800db06:	701a      	strb	r2, [r3, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800db08:	e03a      	b.n	800db80 <I2C_WaitOnFlagUntilTimeout+0x88>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 800db0a:	69ba      	ldr	r2, [r7, #24]
 800db0c:	6839      	ldr	r1, [r7, #0]
 800db0e:	68fb      	ldr	r3, [r7, #12]
 800db10:	0018      	movs	r0, r3
 800db12:	f000 f8d3 	bl	800dcbc <I2C_IsErrorOccurred>
 800db16:	1e03      	subs	r3, r0, #0
 800db18:	d001      	beq.n	800db1e <I2C_WaitOnFlagUntilTimeout+0x26>
    {
      return HAL_ERROR;
 800db1a:	2301      	movs	r3, #1
 800db1c:	e040      	b.n	800dba0 <I2C_WaitOnFlagUntilTimeout+0xa8>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800db1e:	683b      	ldr	r3, [r7, #0]
 800db20:	3301      	adds	r3, #1
 800db22:	d02d      	beq.n	800db80 <I2C_WaitOnFlagUntilTimeout+0x88>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800db24:	f7fd fe38 	bl	800b798 <HAL_GetTick>
 800db28:	0002      	movs	r2, r0
 800db2a:	69bb      	ldr	r3, [r7, #24]
 800db2c:	1ad3      	subs	r3, r2, r3
 800db2e:	683a      	ldr	r2, [r7, #0]
 800db30:	429a      	cmp	r2, r3
 800db32:	d302      	bcc.n	800db3a <I2C_WaitOnFlagUntilTimeout+0x42>
 800db34:	683b      	ldr	r3, [r7, #0]
 800db36:	2b00      	cmp	r3, #0
 800db38:	d122      	bne.n	800db80 <I2C_WaitOnFlagUntilTimeout+0x88>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 800db3a:	68fb      	ldr	r3, [r7, #12]
 800db3c:	681b      	ldr	r3, [r3, #0]
 800db3e:	699b      	ldr	r3, [r3, #24]
 800db40:	68ba      	ldr	r2, [r7, #8]
 800db42:	4013      	ands	r3, r2
 800db44:	68ba      	ldr	r2, [r7, #8]
 800db46:	1ad3      	subs	r3, r2, r3
 800db48:	425a      	negs	r2, r3
 800db4a:	4153      	adcs	r3, r2
 800db4c:	b2db      	uxtb	r3, r3
 800db4e:	001a      	movs	r2, r3
 800db50:	1dfb      	adds	r3, r7, #7
 800db52:	781b      	ldrb	r3, [r3, #0]
 800db54:	429a      	cmp	r2, r3
 800db56:	d113      	bne.n	800db80 <I2C_WaitOnFlagUntilTimeout+0x88>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800db58:	68fb      	ldr	r3, [r7, #12]
 800db5a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800db5c:	2220      	movs	r2, #32
 800db5e:	431a      	orrs	r2, r3
 800db60:	68fb      	ldr	r3, [r7, #12]
 800db62:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 800db64:	68fb      	ldr	r3, [r7, #12]
 800db66:	2241      	movs	r2, #65	@ 0x41
 800db68:	2120      	movs	r1, #32
 800db6a:	5499      	strb	r1, [r3, r2]
          hi2c->Mode = HAL_I2C_MODE_NONE;
 800db6c:	68fb      	ldr	r3, [r7, #12]
 800db6e:	2242      	movs	r2, #66	@ 0x42
 800db70:	2100      	movs	r1, #0
 800db72:	5499      	strb	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800db74:	68fb      	ldr	r3, [r7, #12]
 800db76:	2240      	movs	r2, #64	@ 0x40
 800db78:	2100      	movs	r1, #0
 800db7a:	5499      	strb	r1, [r3, r2]
          return HAL_ERROR;
 800db7c:	2301      	movs	r3, #1
 800db7e:	e00f      	b.n	800dba0 <I2C_WaitOnFlagUntilTimeout+0xa8>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800db80:	68fb      	ldr	r3, [r7, #12]
 800db82:	681b      	ldr	r3, [r3, #0]
 800db84:	699b      	ldr	r3, [r3, #24]
 800db86:	68ba      	ldr	r2, [r7, #8]
 800db88:	4013      	ands	r3, r2
 800db8a:	68ba      	ldr	r2, [r7, #8]
 800db8c:	1ad3      	subs	r3, r2, r3
 800db8e:	425a      	negs	r2, r3
 800db90:	4153      	adcs	r3, r2
 800db92:	b2db      	uxtb	r3, r3
 800db94:	001a      	movs	r2, r3
 800db96:	1dfb      	adds	r3, r7, #7
 800db98:	781b      	ldrb	r3, [r3, #0]
 800db9a:	429a      	cmp	r2, r3
 800db9c:	d0b5      	beq.n	800db0a <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800db9e:	2300      	movs	r3, #0
}
 800dba0:	0018      	movs	r0, r3
 800dba2:	46bd      	mov	sp, r7
 800dba4:	b004      	add	sp, #16
 800dba6:	bd80      	pop	{r7, pc}

0800dba8 <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 800dba8:	b580      	push	{r7, lr}
 800dbaa:	b084      	sub	sp, #16
 800dbac:	af00      	add	r7, sp, #0
 800dbae:	60f8      	str	r0, [r7, #12]
 800dbb0:	60b9      	str	r1, [r7, #8]
 800dbb2:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 800dbb4:	e032      	b.n	800dc1c <I2C_WaitOnTXISFlagUntilTimeout+0x74>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 800dbb6:	687a      	ldr	r2, [r7, #4]
 800dbb8:	68b9      	ldr	r1, [r7, #8]
 800dbba:	68fb      	ldr	r3, [r7, #12]
 800dbbc:	0018      	movs	r0, r3
 800dbbe:	f000 f87d 	bl	800dcbc <I2C_IsErrorOccurred>
 800dbc2:	1e03      	subs	r3, r0, #0
 800dbc4:	d001      	beq.n	800dbca <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 800dbc6:	2301      	movs	r3, #1
 800dbc8:	e030      	b.n	800dc2c <I2C_WaitOnTXISFlagUntilTimeout+0x84>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800dbca:	68bb      	ldr	r3, [r7, #8]
 800dbcc:	3301      	adds	r3, #1
 800dbce:	d025      	beq.n	800dc1c <I2C_WaitOnTXISFlagUntilTimeout+0x74>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800dbd0:	f7fd fde2 	bl	800b798 <HAL_GetTick>
 800dbd4:	0002      	movs	r2, r0
 800dbd6:	687b      	ldr	r3, [r7, #4]
 800dbd8:	1ad3      	subs	r3, r2, r3
 800dbda:	68ba      	ldr	r2, [r7, #8]
 800dbdc:	429a      	cmp	r2, r3
 800dbde:	d302      	bcc.n	800dbe6 <I2C_WaitOnTXISFlagUntilTimeout+0x3e>
 800dbe0:	68bb      	ldr	r3, [r7, #8]
 800dbe2:	2b00      	cmp	r3, #0
 800dbe4:	d11a      	bne.n	800dc1c <I2C_WaitOnTXISFlagUntilTimeout+0x74>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET))
 800dbe6:	68fb      	ldr	r3, [r7, #12]
 800dbe8:	681b      	ldr	r3, [r3, #0]
 800dbea:	699b      	ldr	r3, [r3, #24]
 800dbec:	2202      	movs	r2, #2
 800dbee:	4013      	ands	r3, r2
 800dbf0:	2b02      	cmp	r3, #2
 800dbf2:	d013      	beq.n	800dc1c <I2C_WaitOnTXISFlagUntilTimeout+0x74>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800dbf4:	68fb      	ldr	r3, [r7, #12]
 800dbf6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800dbf8:	2220      	movs	r2, #32
 800dbfa:	431a      	orrs	r2, r3
 800dbfc:	68fb      	ldr	r3, [r7, #12]
 800dbfe:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 800dc00:	68fb      	ldr	r3, [r7, #12]
 800dc02:	2241      	movs	r2, #65	@ 0x41
 800dc04:	2120      	movs	r1, #32
 800dc06:	5499      	strb	r1, [r3, r2]
          hi2c->Mode = HAL_I2C_MODE_NONE;
 800dc08:	68fb      	ldr	r3, [r7, #12]
 800dc0a:	2242      	movs	r2, #66	@ 0x42
 800dc0c:	2100      	movs	r1, #0
 800dc0e:	5499      	strb	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800dc10:	68fb      	ldr	r3, [r7, #12]
 800dc12:	2240      	movs	r2, #64	@ 0x40
 800dc14:	2100      	movs	r1, #0
 800dc16:	5499      	strb	r1, [r3, r2]

          return HAL_ERROR;
 800dc18:	2301      	movs	r3, #1
 800dc1a:	e007      	b.n	800dc2c <I2C_WaitOnTXISFlagUntilTimeout+0x84>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 800dc1c:	68fb      	ldr	r3, [r7, #12]
 800dc1e:	681b      	ldr	r3, [r3, #0]
 800dc20:	699b      	ldr	r3, [r3, #24]
 800dc22:	2202      	movs	r2, #2
 800dc24:	4013      	ands	r3, r2
 800dc26:	2b02      	cmp	r3, #2
 800dc28:	d1c5      	bne.n	800dbb6 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 800dc2a:	2300      	movs	r3, #0
}
 800dc2c:	0018      	movs	r0, r3
 800dc2e:	46bd      	mov	sp, r7
 800dc30:	b004      	add	sp, #16
 800dc32:	bd80      	pop	{r7, pc}

0800dc34 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 800dc34:	b580      	push	{r7, lr}
 800dc36:	b084      	sub	sp, #16
 800dc38:	af00      	add	r7, sp, #0
 800dc3a:	60f8      	str	r0, [r7, #12]
 800dc3c:	60b9      	str	r1, [r7, #8]
 800dc3e:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800dc40:	e02f      	b.n	800dca2 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 800dc42:	687a      	ldr	r2, [r7, #4]
 800dc44:	68b9      	ldr	r1, [r7, #8]
 800dc46:	68fb      	ldr	r3, [r7, #12]
 800dc48:	0018      	movs	r0, r3
 800dc4a:	f000 f837 	bl	800dcbc <I2C_IsErrorOccurred>
 800dc4e:	1e03      	subs	r3, r0, #0
 800dc50:	d001      	beq.n	800dc56 <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 800dc52:	2301      	movs	r3, #1
 800dc54:	e02d      	b.n	800dcb2 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800dc56:	f7fd fd9f 	bl	800b798 <HAL_GetTick>
 800dc5a:	0002      	movs	r2, r0
 800dc5c:	687b      	ldr	r3, [r7, #4]
 800dc5e:	1ad3      	subs	r3, r2, r3
 800dc60:	68ba      	ldr	r2, [r7, #8]
 800dc62:	429a      	cmp	r2, r3
 800dc64:	d302      	bcc.n	800dc6c <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 800dc66:	68bb      	ldr	r3, [r7, #8]
 800dc68:	2b00      	cmp	r3, #0
 800dc6a:	d11a      	bne.n	800dca2 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET))
 800dc6c:	68fb      	ldr	r3, [r7, #12]
 800dc6e:	681b      	ldr	r3, [r3, #0]
 800dc70:	699b      	ldr	r3, [r3, #24]
 800dc72:	2220      	movs	r2, #32
 800dc74:	4013      	ands	r3, r2
 800dc76:	2b20      	cmp	r3, #32
 800dc78:	d013      	beq.n	800dca2 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800dc7a:	68fb      	ldr	r3, [r7, #12]
 800dc7c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800dc7e:	2220      	movs	r2, #32
 800dc80:	431a      	orrs	r2, r3
 800dc82:	68fb      	ldr	r3, [r7, #12]
 800dc84:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 800dc86:	68fb      	ldr	r3, [r7, #12]
 800dc88:	2241      	movs	r2, #65	@ 0x41
 800dc8a:	2120      	movs	r1, #32
 800dc8c:	5499      	strb	r1, [r3, r2]
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800dc8e:	68fb      	ldr	r3, [r7, #12]
 800dc90:	2242      	movs	r2, #66	@ 0x42
 800dc92:	2100      	movs	r1, #0
 800dc94:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800dc96:	68fb      	ldr	r3, [r7, #12]
 800dc98:	2240      	movs	r2, #64	@ 0x40
 800dc9a:	2100      	movs	r1, #0
 800dc9c:	5499      	strb	r1, [r3, r2]

        return HAL_ERROR;
 800dc9e:	2301      	movs	r3, #1
 800dca0:	e007      	b.n	800dcb2 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800dca2:	68fb      	ldr	r3, [r7, #12]
 800dca4:	681b      	ldr	r3, [r3, #0]
 800dca6:	699b      	ldr	r3, [r3, #24]
 800dca8:	2220      	movs	r2, #32
 800dcaa:	4013      	ands	r3, r2
 800dcac:	2b20      	cmp	r3, #32
 800dcae:	d1c8      	bne.n	800dc42 <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 800dcb0:	2300      	movs	r3, #0
}
 800dcb2:	0018      	movs	r0, r3
 800dcb4:	46bd      	mov	sp, r7
 800dcb6:	b004      	add	sp, #16
 800dcb8:	bd80      	pop	{r7, pc}
	...

0800dcbc <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800dcbc:	b580      	push	{r7, lr}
 800dcbe:	b08a      	sub	sp, #40	@ 0x28
 800dcc0:	af00      	add	r7, sp, #0
 800dcc2:	60f8      	str	r0, [r7, #12]
 800dcc4:	60b9      	str	r1, [r7, #8]
 800dcc6:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800dcc8:	2327      	movs	r3, #39	@ 0x27
 800dcca:	18fb      	adds	r3, r7, r3
 800dccc:	2200      	movs	r2, #0
 800dcce:	701a      	strb	r2, [r3, #0]
  uint32_t itflag   = hi2c->Instance->ISR;
 800dcd0:	68fb      	ldr	r3, [r7, #12]
 800dcd2:	681b      	ldr	r3, [r3, #0]
 800dcd4:	699b      	ldr	r3, [r3, #24]
 800dcd6:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 800dcd8:	2300      	movs	r3, #0
 800dcda:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 800dcdc:	687b      	ldr	r3, [r7, #4]
 800dcde:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 800dce0:	69bb      	ldr	r3, [r7, #24]
 800dce2:	2210      	movs	r2, #16
 800dce4:	4013      	ands	r3, r2
 800dce6:	d100      	bne.n	800dcea <I2C_IsErrorOccurred+0x2e>
 800dce8:	e079      	b.n	800ddde <I2C_IsErrorOccurred+0x122>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800dcea:	68fb      	ldr	r3, [r7, #12]
 800dcec:	681b      	ldr	r3, [r3, #0]
 800dcee:	2210      	movs	r2, #16
 800dcf0:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 800dcf2:	e057      	b.n	800dda4 <I2C_IsErrorOccurred+0xe8>
 800dcf4:	2227      	movs	r2, #39	@ 0x27
 800dcf6:	18bb      	adds	r3, r7, r2
 800dcf8:	18ba      	adds	r2, r7, r2
 800dcfa:	7812      	ldrb	r2, [r2, #0]
 800dcfc:	701a      	strb	r2, [r3, #0]
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 800dcfe:	68bb      	ldr	r3, [r7, #8]
 800dd00:	3301      	adds	r3, #1
 800dd02:	d04f      	beq.n	800dda4 <I2C_IsErrorOccurred+0xe8>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 800dd04:	f7fd fd48 	bl	800b798 <HAL_GetTick>
 800dd08:	0002      	movs	r2, r0
 800dd0a:	69fb      	ldr	r3, [r7, #28]
 800dd0c:	1ad3      	subs	r3, r2, r3
 800dd0e:	68ba      	ldr	r2, [r7, #8]
 800dd10:	429a      	cmp	r2, r3
 800dd12:	d302      	bcc.n	800dd1a <I2C_IsErrorOccurred+0x5e>
 800dd14:	68bb      	ldr	r3, [r7, #8]
 800dd16:	2b00      	cmp	r3, #0
 800dd18:	d144      	bne.n	800dda4 <I2C_IsErrorOccurred+0xe8>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 800dd1a:	68fb      	ldr	r3, [r7, #12]
 800dd1c:	681b      	ldr	r3, [r3, #0]
 800dd1e:	685a      	ldr	r2, [r3, #4]
 800dd20:	2380      	movs	r3, #128	@ 0x80
 800dd22:	01db      	lsls	r3, r3, #7
 800dd24:	4013      	ands	r3, r2
 800dd26:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 800dd28:	2013      	movs	r0, #19
 800dd2a:	183b      	adds	r3, r7, r0
 800dd2c:	68fa      	ldr	r2, [r7, #12]
 800dd2e:	2142      	movs	r1, #66	@ 0x42
 800dd30:	5c52      	ldrb	r2, [r2, r1]
 800dd32:	701a      	strb	r2, [r3, #0]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 800dd34:	68fb      	ldr	r3, [r7, #12]
 800dd36:	681b      	ldr	r3, [r3, #0]
 800dd38:	699a      	ldr	r2, [r3, #24]
 800dd3a:	2380      	movs	r3, #128	@ 0x80
 800dd3c:	021b      	lsls	r3, r3, #8
 800dd3e:	401a      	ands	r2, r3
 800dd40:	2380      	movs	r3, #128	@ 0x80
 800dd42:	021b      	lsls	r3, r3, #8
 800dd44:	429a      	cmp	r2, r3
 800dd46:	d126      	bne.n	800dd96 <I2C_IsErrorOccurred+0xda>
 800dd48:	697a      	ldr	r2, [r7, #20]
 800dd4a:	2380      	movs	r3, #128	@ 0x80
 800dd4c:	01db      	lsls	r3, r3, #7
 800dd4e:	429a      	cmp	r2, r3
 800dd50:	d021      	beq.n	800dd96 <I2C_IsErrorOccurred+0xda>
              (tmp1 != I2C_CR2_STOP) && \
 800dd52:	183b      	adds	r3, r7, r0
 800dd54:	781b      	ldrb	r3, [r3, #0]
 800dd56:	2b20      	cmp	r3, #32
 800dd58:	d01d      	beq.n	800dd96 <I2C_IsErrorOccurred+0xda>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 800dd5a:	68fb      	ldr	r3, [r7, #12]
 800dd5c:	681b      	ldr	r3, [r3, #0]
 800dd5e:	685a      	ldr	r2, [r3, #4]
 800dd60:	68fb      	ldr	r3, [r7, #12]
 800dd62:	681b      	ldr	r3, [r3, #0]
 800dd64:	2180      	movs	r1, #128	@ 0x80
 800dd66:	01c9      	lsls	r1, r1, #7
 800dd68:	430a      	orrs	r2, r1
 800dd6a:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 800dd6c:	f7fd fd14 	bl	800b798 <HAL_GetTick>
 800dd70:	0003      	movs	r3, r0
 800dd72:	61fb      	str	r3, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800dd74:	e00f      	b.n	800dd96 <I2C_IsErrorOccurred+0xda>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 800dd76:	f7fd fd0f 	bl	800b798 <HAL_GetTick>
 800dd7a:	0002      	movs	r2, r0
 800dd7c:	69fb      	ldr	r3, [r7, #28]
 800dd7e:	1ad3      	subs	r3, r2, r3
 800dd80:	2b19      	cmp	r3, #25
 800dd82:	d908      	bls.n	800dd96 <I2C_IsErrorOccurred+0xda>
            {
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 800dd84:	6a3b      	ldr	r3, [r7, #32]
 800dd86:	2220      	movs	r2, #32
 800dd88:	4313      	orrs	r3, r2
 800dd8a:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 800dd8c:	2327      	movs	r3, #39	@ 0x27
 800dd8e:	18fb      	adds	r3, r7, r3
 800dd90:	2201      	movs	r2, #1
 800dd92:	701a      	strb	r2, [r3, #0]

              break;
 800dd94:	e006      	b.n	800dda4 <I2C_IsErrorOccurred+0xe8>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800dd96:	68fb      	ldr	r3, [r7, #12]
 800dd98:	681b      	ldr	r3, [r3, #0]
 800dd9a:	699b      	ldr	r3, [r3, #24]
 800dd9c:	2220      	movs	r2, #32
 800dd9e:	4013      	ands	r3, r2
 800dda0:	2b20      	cmp	r3, #32
 800dda2:	d1e8      	bne.n	800dd76 <I2C_IsErrorOccurred+0xba>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 800dda4:	68fb      	ldr	r3, [r7, #12]
 800dda6:	681b      	ldr	r3, [r3, #0]
 800dda8:	699b      	ldr	r3, [r3, #24]
 800ddaa:	2220      	movs	r2, #32
 800ddac:	4013      	ands	r3, r2
 800ddae:	2b20      	cmp	r3, #32
 800ddb0:	d004      	beq.n	800ddbc <I2C_IsErrorOccurred+0x100>
 800ddb2:	2327      	movs	r3, #39	@ 0x27
 800ddb4:	18fb      	adds	r3, r7, r3
 800ddb6:	781b      	ldrb	r3, [r3, #0]
 800ddb8:	2b00      	cmp	r3, #0
 800ddba:	d09b      	beq.n	800dcf4 <I2C_IsErrorOccurred+0x38>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 800ddbc:	2327      	movs	r3, #39	@ 0x27
 800ddbe:	18fb      	adds	r3, r7, r3
 800ddc0:	781b      	ldrb	r3, [r3, #0]
 800ddc2:	2b00      	cmp	r3, #0
 800ddc4:	d103      	bne.n	800ddce <I2C_IsErrorOccurred+0x112>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800ddc6:	68fb      	ldr	r3, [r7, #12]
 800ddc8:	681b      	ldr	r3, [r3, #0]
 800ddca:	2220      	movs	r2, #32
 800ddcc:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 800ddce:	6a3b      	ldr	r3, [r7, #32]
 800ddd0:	2204      	movs	r2, #4
 800ddd2:	4313      	orrs	r3, r2
 800ddd4:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 800ddd6:	2327      	movs	r3, #39	@ 0x27
 800ddd8:	18fb      	adds	r3, r7, r3
 800ddda:	2201      	movs	r2, #1
 800dddc:	701a      	strb	r2, [r3, #0]
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 800ddde:	68fb      	ldr	r3, [r7, #12]
 800dde0:	681b      	ldr	r3, [r3, #0]
 800dde2:	699b      	ldr	r3, [r3, #24]
 800dde4:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 800dde6:	69ba      	ldr	r2, [r7, #24]
 800dde8:	2380      	movs	r3, #128	@ 0x80
 800ddea:	005b      	lsls	r3, r3, #1
 800ddec:	4013      	ands	r3, r2
 800ddee:	d00c      	beq.n	800de0a <I2C_IsErrorOccurred+0x14e>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 800ddf0:	6a3b      	ldr	r3, [r7, #32]
 800ddf2:	2201      	movs	r2, #1
 800ddf4:	4313      	orrs	r3, r2
 800ddf6:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 800ddf8:	68fb      	ldr	r3, [r7, #12]
 800ddfa:	681b      	ldr	r3, [r3, #0]
 800ddfc:	2280      	movs	r2, #128	@ 0x80
 800ddfe:	0052      	lsls	r2, r2, #1
 800de00:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 800de02:	2327      	movs	r3, #39	@ 0x27
 800de04:	18fb      	adds	r3, r7, r3
 800de06:	2201      	movs	r2, #1
 800de08:	701a      	strb	r2, [r3, #0]
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 800de0a:	69ba      	ldr	r2, [r7, #24]
 800de0c:	2380      	movs	r3, #128	@ 0x80
 800de0e:	00db      	lsls	r3, r3, #3
 800de10:	4013      	ands	r3, r2
 800de12:	d00c      	beq.n	800de2e <I2C_IsErrorOccurred+0x172>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 800de14:	6a3b      	ldr	r3, [r7, #32]
 800de16:	2208      	movs	r2, #8
 800de18:	4313      	orrs	r3, r2
 800de1a:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 800de1c:	68fb      	ldr	r3, [r7, #12]
 800de1e:	681b      	ldr	r3, [r3, #0]
 800de20:	2280      	movs	r2, #128	@ 0x80
 800de22:	00d2      	lsls	r2, r2, #3
 800de24:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 800de26:	2327      	movs	r3, #39	@ 0x27
 800de28:	18fb      	adds	r3, r7, r3
 800de2a:	2201      	movs	r2, #1
 800de2c:	701a      	strb	r2, [r3, #0]
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 800de2e:	69ba      	ldr	r2, [r7, #24]
 800de30:	2380      	movs	r3, #128	@ 0x80
 800de32:	009b      	lsls	r3, r3, #2
 800de34:	4013      	ands	r3, r2
 800de36:	d00c      	beq.n	800de52 <I2C_IsErrorOccurred+0x196>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 800de38:	6a3b      	ldr	r3, [r7, #32]
 800de3a:	2202      	movs	r2, #2
 800de3c:	4313      	orrs	r3, r2
 800de3e:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 800de40:	68fb      	ldr	r3, [r7, #12]
 800de42:	681b      	ldr	r3, [r3, #0]
 800de44:	2280      	movs	r2, #128	@ 0x80
 800de46:	0092      	lsls	r2, r2, #2
 800de48:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 800de4a:	2327      	movs	r3, #39	@ 0x27
 800de4c:	18fb      	adds	r3, r7, r3
 800de4e:	2201      	movs	r2, #1
 800de50:	701a      	strb	r2, [r3, #0]
  }

  if (status != HAL_OK)
 800de52:	2327      	movs	r3, #39	@ 0x27
 800de54:	18fb      	adds	r3, r7, r3
 800de56:	781b      	ldrb	r3, [r3, #0]
 800de58:	2b00      	cmp	r3, #0
 800de5a:	d01d      	beq.n	800de98 <I2C_IsErrorOccurred+0x1dc>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 800de5c:	68fb      	ldr	r3, [r7, #12]
 800de5e:	0018      	movs	r0, r3
 800de60:	f7ff fe28 	bl	800dab4 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800de64:	68fb      	ldr	r3, [r7, #12]
 800de66:	681b      	ldr	r3, [r3, #0]
 800de68:	685a      	ldr	r2, [r3, #4]
 800de6a:	68fb      	ldr	r3, [r7, #12]
 800de6c:	681b      	ldr	r3, [r3, #0]
 800de6e:	490e      	ldr	r1, [pc, #56]	@ (800dea8 <I2C_IsErrorOccurred+0x1ec>)
 800de70:	400a      	ands	r2, r1
 800de72:	605a      	str	r2, [r3, #4]

    hi2c->ErrorCode |= error_code;
 800de74:	68fb      	ldr	r3, [r7, #12]
 800de76:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800de78:	6a3b      	ldr	r3, [r7, #32]
 800de7a:	431a      	orrs	r2, r3
 800de7c:	68fb      	ldr	r3, [r7, #12]
 800de7e:	645a      	str	r2, [r3, #68]	@ 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 800de80:	68fb      	ldr	r3, [r7, #12]
 800de82:	2241      	movs	r2, #65	@ 0x41
 800de84:	2120      	movs	r1, #32
 800de86:	5499      	strb	r1, [r3, r2]
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800de88:	68fb      	ldr	r3, [r7, #12]
 800de8a:	2242      	movs	r2, #66	@ 0x42
 800de8c:	2100      	movs	r1, #0
 800de8e:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800de90:	68fb      	ldr	r3, [r7, #12]
 800de92:	2240      	movs	r2, #64	@ 0x40
 800de94:	2100      	movs	r1, #0
 800de96:	5499      	strb	r1, [r3, r2]
  }

  return status;
 800de98:	2327      	movs	r3, #39	@ 0x27
 800de9a:	18fb      	adds	r3, r7, r3
 800de9c:	781b      	ldrb	r3, [r3, #0]
}
 800de9e:	0018      	movs	r0, r3
 800dea0:	46bd      	mov	sp, r7
 800dea2:	b00a      	add	sp, #40	@ 0x28
 800dea4:	bd80      	pop	{r7, pc}
 800dea6:	46c0      	nop			@ (mov r8, r8)
 800dea8:	fe00e800 	.word	0xfe00e800

0800deac <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 800deac:	b590      	push	{r4, r7, lr}
 800deae:	b087      	sub	sp, #28
 800deb0:	af00      	add	r7, sp, #0
 800deb2:	60f8      	str	r0, [r7, #12]
 800deb4:	0008      	movs	r0, r1
 800deb6:	0011      	movs	r1, r2
 800deb8:	607b      	str	r3, [r7, #4]
 800deba:	240a      	movs	r4, #10
 800debc:	193b      	adds	r3, r7, r4
 800debe:	1c02      	adds	r2, r0, #0
 800dec0:	801a      	strh	r2, [r3, #0]
 800dec2:	2009      	movs	r0, #9
 800dec4:	183b      	adds	r3, r7, r0
 800dec6:	1c0a      	adds	r2, r1, #0
 800dec8:	701a      	strb	r2, [r3, #0]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 800deca:	193b      	adds	r3, r7, r4
 800decc:	881b      	ldrh	r3, [r3, #0]
 800dece:	059b      	lsls	r3, r3, #22
 800ded0:	0d9a      	lsrs	r2, r3, #22
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 800ded2:	183b      	adds	r3, r7, r0
 800ded4:	781b      	ldrb	r3, [r3, #0]
 800ded6:	0419      	lsls	r1, r3, #16
 800ded8:	23ff      	movs	r3, #255	@ 0xff
 800deda:	041b      	lsls	r3, r3, #16
 800dedc:	400b      	ands	r3, r1
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 800dede:	431a      	orrs	r2, r3
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 800dee0:	687b      	ldr	r3, [r7, #4]
 800dee2:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 800dee4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800dee6:	4313      	orrs	r3, r2
 800dee8:	005b      	lsls	r3, r3, #1
 800deea:	085b      	lsrs	r3, r3, #1
 800deec:	617b      	str	r3, [r7, #20]
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 800deee:	68fb      	ldr	r3, [r7, #12]
 800def0:	681b      	ldr	r3, [r3, #0]
 800def2:	685b      	ldr	r3, [r3, #4]
 800def4:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800def6:	0d51      	lsrs	r1, r2, #21
 800def8:	2280      	movs	r2, #128	@ 0x80
 800defa:	00d2      	lsls	r2, r2, #3
 800defc:	400a      	ands	r2, r1
 800defe:	4907      	ldr	r1, [pc, #28]	@ (800df1c <I2C_TransferConfig+0x70>)
 800df00:	430a      	orrs	r2, r1
 800df02:	43d2      	mvns	r2, r2
 800df04:	401a      	ands	r2, r3
 800df06:	0011      	movs	r1, r2
 800df08:	68fb      	ldr	r3, [r7, #12]
 800df0a:	681b      	ldr	r3, [r3, #0]
 800df0c:	697a      	ldr	r2, [r7, #20]
 800df0e:	430a      	orrs	r2, r1
 800df10:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 800df12:	46c0      	nop			@ (mov r8, r8)
 800df14:	46bd      	mov	sp, r7
 800df16:	b007      	add	sp, #28
 800df18:	bd90      	pop	{r4, r7, pc}
 800df1a:	46c0      	nop			@ (mov r8, r8)
 800df1c:	03ff63ff 	.word	0x03ff63ff

0800df20 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 800df20:	b580      	push	{r7, lr}
 800df22:	b082      	sub	sp, #8
 800df24:	af00      	add	r7, sp, #0
 800df26:	6078      	str	r0, [r7, #4]
 800df28:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800df2a:	687b      	ldr	r3, [r7, #4]
 800df2c:	2241      	movs	r2, #65	@ 0x41
 800df2e:	5c9b      	ldrb	r3, [r3, r2]
 800df30:	b2db      	uxtb	r3, r3
 800df32:	2b20      	cmp	r3, #32
 800df34:	d138      	bne.n	800dfa8 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800df36:	687b      	ldr	r3, [r7, #4]
 800df38:	2240      	movs	r2, #64	@ 0x40
 800df3a:	5c9b      	ldrb	r3, [r3, r2]
 800df3c:	2b01      	cmp	r3, #1
 800df3e:	d101      	bne.n	800df44 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 800df40:	2302      	movs	r3, #2
 800df42:	e032      	b.n	800dfaa <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 800df44:	687b      	ldr	r3, [r7, #4]
 800df46:	2240      	movs	r2, #64	@ 0x40
 800df48:	2101      	movs	r1, #1
 800df4a:	5499      	strb	r1, [r3, r2]

    hi2c->State = HAL_I2C_STATE_BUSY;
 800df4c:	687b      	ldr	r3, [r7, #4]
 800df4e:	2241      	movs	r2, #65	@ 0x41
 800df50:	2124      	movs	r1, #36	@ 0x24
 800df52:	5499      	strb	r1, [r3, r2]

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800df54:	687b      	ldr	r3, [r7, #4]
 800df56:	681b      	ldr	r3, [r3, #0]
 800df58:	681a      	ldr	r2, [r3, #0]
 800df5a:	687b      	ldr	r3, [r7, #4]
 800df5c:	681b      	ldr	r3, [r3, #0]
 800df5e:	2101      	movs	r1, #1
 800df60:	438a      	bics	r2, r1
 800df62:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 800df64:	687b      	ldr	r3, [r7, #4]
 800df66:	681b      	ldr	r3, [r3, #0]
 800df68:	681a      	ldr	r2, [r3, #0]
 800df6a:	687b      	ldr	r3, [r7, #4]
 800df6c:	681b      	ldr	r3, [r3, #0]
 800df6e:	4911      	ldr	r1, [pc, #68]	@ (800dfb4 <HAL_I2CEx_ConfigAnalogFilter+0x94>)
 800df70:	400a      	ands	r2, r1
 800df72:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 800df74:	687b      	ldr	r3, [r7, #4]
 800df76:	681b      	ldr	r3, [r3, #0]
 800df78:	6819      	ldr	r1, [r3, #0]
 800df7a:	687b      	ldr	r3, [r7, #4]
 800df7c:	681b      	ldr	r3, [r3, #0]
 800df7e:	683a      	ldr	r2, [r7, #0]
 800df80:	430a      	orrs	r2, r1
 800df82:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 800df84:	687b      	ldr	r3, [r7, #4]
 800df86:	681b      	ldr	r3, [r3, #0]
 800df88:	681a      	ldr	r2, [r3, #0]
 800df8a:	687b      	ldr	r3, [r7, #4]
 800df8c:	681b      	ldr	r3, [r3, #0]
 800df8e:	2101      	movs	r1, #1
 800df90:	430a      	orrs	r2, r1
 800df92:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800df94:	687b      	ldr	r3, [r7, #4]
 800df96:	2241      	movs	r2, #65	@ 0x41
 800df98:	2120      	movs	r1, #32
 800df9a:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800df9c:	687b      	ldr	r3, [r7, #4]
 800df9e:	2240      	movs	r2, #64	@ 0x40
 800dfa0:	2100      	movs	r1, #0
 800dfa2:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 800dfa4:	2300      	movs	r3, #0
 800dfa6:	e000      	b.n	800dfaa <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 800dfa8:	2302      	movs	r3, #2
  }
}
 800dfaa:	0018      	movs	r0, r3
 800dfac:	46bd      	mov	sp, r7
 800dfae:	b002      	add	sp, #8
 800dfb0:	bd80      	pop	{r7, pc}
 800dfb2:	46c0      	nop			@ (mov r8, r8)
 800dfb4:	ffffefff 	.word	0xffffefff

0800dfb8 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 800dfb8:	b580      	push	{r7, lr}
 800dfba:	b084      	sub	sp, #16
 800dfbc:	af00      	add	r7, sp, #0
 800dfbe:	6078      	str	r0, [r7, #4]
 800dfc0:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800dfc2:	687b      	ldr	r3, [r7, #4]
 800dfc4:	2241      	movs	r2, #65	@ 0x41
 800dfc6:	5c9b      	ldrb	r3, [r3, r2]
 800dfc8:	b2db      	uxtb	r3, r3
 800dfca:	2b20      	cmp	r3, #32
 800dfcc:	d139      	bne.n	800e042 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800dfce:	687b      	ldr	r3, [r7, #4]
 800dfd0:	2240      	movs	r2, #64	@ 0x40
 800dfd2:	5c9b      	ldrb	r3, [r3, r2]
 800dfd4:	2b01      	cmp	r3, #1
 800dfd6:	d101      	bne.n	800dfdc <HAL_I2CEx_ConfigDigitalFilter+0x24>
 800dfd8:	2302      	movs	r3, #2
 800dfda:	e033      	b.n	800e044 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 800dfdc:	687b      	ldr	r3, [r7, #4]
 800dfde:	2240      	movs	r2, #64	@ 0x40
 800dfe0:	2101      	movs	r1, #1
 800dfe2:	5499      	strb	r1, [r3, r2]

    hi2c->State = HAL_I2C_STATE_BUSY;
 800dfe4:	687b      	ldr	r3, [r7, #4]
 800dfe6:	2241      	movs	r2, #65	@ 0x41
 800dfe8:	2124      	movs	r1, #36	@ 0x24
 800dfea:	5499      	strb	r1, [r3, r2]

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800dfec:	687b      	ldr	r3, [r7, #4]
 800dfee:	681b      	ldr	r3, [r3, #0]
 800dff0:	681a      	ldr	r2, [r3, #0]
 800dff2:	687b      	ldr	r3, [r7, #4]
 800dff4:	681b      	ldr	r3, [r3, #0]
 800dff6:	2101      	movs	r1, #1
 800dff8:	438a      	bics	r2, r1
 800dffa:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 800dffc:	687b      	ldr	r3, [r7, #4]
 800dffe:	681b      	ldr	r3, [r3, #0]
 800e000:	681b      	ldr	r3, [r3, #0]
 800e002:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 800e004:	68fb      	ldr	r3, [r7, #12]
 800e006:	4a11      	ldr	r2, [pc, #68]	@ (800e04c <HAL_I2CEx_ConfigDigitalFilter+0x94>)
 800e008:	4013      	ands	r3, r2
 800e00a:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 800e00c:	683b      	ldr	r3, [r7, #0]
 800e00e:	021b      	lsls	r3, r3, #8
 800e010:	68fa      	ldr	r2, [r7, #12]
 800e012:	4313      	orrs	r3, r2
 800e014:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 800e016:	687b      	ldr	r3, [r7, #4]
 800e018:	681b      	ldr	r3, [r3, #0]
 800e01a:	68fa      	ldr	r2, [r7, #12]
 800e01c:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 800e01e:	687b      	ldr	r3, [r7, #4]
 800e020:	681b      	ldr	r3, [r3, #0]
 800e022:	681a      	ldr	r2, [r3, #0]
 800e024:	687b      	ldr	r3, [r7, #4]
 800e026:	681b      	ldr	r3, [r3, #0]
 800e028:	2101      	movs	r1, #1
 800e02a:	430a      	orrs	r2, r1
 800e02c:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800e02e:	687b      	ldr	r3, [r7, #4]
 800e030:	2241      	movs	r2, #65	@ 0x41
 800e032:	2120      	movs	r1, #32
 800e034:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800e036:	687b      	ldr	r3, [r7, #4]
 800e038:	2240      	movs	r2, #64	@ 0x40
 800e03a:	2100      	movs	r1, #0
 800e03c:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 800e03e:	2300      	movs	r3, #0
 800e040:	e000      	b.n	800e044 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 800e042:	2302      	movs	r3, #2
  }
}
 800e044:	0018      	movs	r0, r3
 800e046:	46bd      	mov	sp, r7
 800e048:	b004      	add	sp, #16
 800e04a:	bd80      	pop	{r7, pc}
 800e04c:	fffff0ff 	.word	0xfffff0ff

0800e050 <HAL_IWDG_Init>:
  * @param  hiwdg  pointer to a IWDG_HandleTypeDef structure that contains
  *                the configuration information for the specified IWDG module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_IWDG_Init(IWDG_HandleTypeDef *hiwdg)
{
 800e050:	b580      	push	{r7, lr}
 800e052:	b084      	sub	sp, #16
 800e054:	af00      	add	r7, sp, #0
 800e056:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check the IWDG handle allocation */
  if (hiwdg == NULL)
 800e058:	687b      	ldr	r3, [r7, #4]
 800e05a:	2b00      	cmp	r3, #0
 800e05c:	d101      	bne.n	800e062 <HAL_IWDG_Init+0x12>
  {
    return HAL_ERROR;
 800e05e:	2301      	movs	r3, #1
 800e060:	e03d      	b.n	800e0de <HAL_IWDG_Init+0x8e>
  assert_param(IS_IWDG_PRESCALER(hiwdg->Init.Prescaler));
  assert_param(IS_IWDG_RELOAD(hiwdg->Init.Reload));
  assert_param(IS_IWDG_WINDOW(hiwdg->Init.Window));

  /* Enable IWDG. LSI is turned on automatically */
  __HAL_IWDG_START(hiwdg);
 800e062:	687b      	ldr	r3, [r7, #4]
 800e064:	681b      	ldr	r3, [r3, #0]
 800e066:	4a20      	ldr	r2, [pc, #128]	@ (800e0e8 <HAL_IWDG_Init+0x98>)
 800e068:	601a      	str	r2, [r3, #0]

  /* Enable write access to IWDG_PR, IWDG_RLR and IWDG_WINR registers by writing
  0x5555 in KR */
  IWDG_ENABLE_WRITE_ACCESS(hiwdg);
 800e06a:	687b      	ldr	r3, [r7, #4]
 800e06c:	681b      	ldr	r3, [r3, #0]
 800e06e:	4a1f      	ldr	r2, [pc, #124]	@ (800e0ec <HAL_IWDG_Init+0x9c>)
 800e070:	601a      	str	r2, [r3, #0]

  /* Write to IWDG registers the Prescaler & Reload values to work with */
  hiwdg->Instance->PR = hiwdg->Init.Prescaler;
 800e072:	687b      	ldr	r3, [r7, #4]
 800e074:	681b      	ldr	r3, [r3, #0]
 800e076:	687a      	ldr	r2, [r7, #4]
 800e078:	6852      	ldr	r2, [r2, #4]
 800e07a:	605a      	str	r2, [r3, #4]
  hiwdg->Instance->RLR = hiwdg->Init.Reload;
 800e07c:	687b      	ldr	r3, [r7, #4]
 800e07e:	681b      	ldr	r3, [r3, #0]
 800e080:	687a      	ldr	r2, [r7, #4]
 800e082:	6892      	ldr	r2, [r2, #8]
 800e084:	609a      	str	r2, [r3, #8]

  /* Check pending flag, if previous update not done, return timeout */
  tickstart = HAL_GetTick();
 800e086:	f7fd fb87 	bl	800b798 <HAL_GetTick>
 800e08a:	0003      	movs	r3, r0
 800e08c:	60fb      	str	r3, [r7, #12]

  /* Wait for register to be updated */
  while ((hiwdg->Instance->SR & IWDG_KERNEL_UPDATE_FLAGS) != 0x00u)
 800e08e:	e00e      	b.n	800e0ae <HAL_IWDG_Init+0x5e>
  {
    if ((HAL_GetTick() - tickstart) > HAL_IWDG_DEFAULT_TIMEOUT)
 800e090:	f7fd fb82 	bl	800b798 <HAL_GetTick>
 800e094:	0002      	movs	r2, r0
 800e096:	68fb      	ldr	r3, [r7, #12]
 800e098:	1ad3      	subs	r3, r2, r3
 800e09a:	2b31      	cmp	r3, #49	@ 0x31
 800e09c:	d907      	bls.n	800e0ae <HAL_IWDG_Init+0x5e>
    {
      if ((hiwdg->Instance->SR & IWDG_KERNEL_UPDATE_FLAGS) != 0x00u)
 800e09e:	687b      	ldr	r3, [r7, #4]
 800e0a0:	681b      	ldr	r3, [r3, #0]
 800e0a2:	68db      	ldr	r3, [r3, #12]
 800e0a4:	2207      	movs	r2, #7
 800e0a6:	4013      	ands	r3, r2
 800e0a8:	d001      	beq.n	800e0ae <HAL_IWDG_Init+0x5e>
      {
        return HAL_TIMEOUT;
 800e0aa:	2303      	movs	r3, #3
 800e0ac:	e017      	b.n	800e0de <HAL_IWDG_Init+0x8e>
  while ((hiwdg->Instance->SR & IWDG_KERNEL_UPDATE_FLAGS) != 0x00u)
 800e0ae:	687b      	ldr	r3, [r7, #4]
 800e0b0:	681b      	ldr	r3, [r3, #0]
 800e0b2:	68db      	ldr	r3, [r3, #12]
 800e0b4:	2207      	movs	r2, #7
 800e0b6:	4013      	ands	r3, r2
 800e0b8:	d1ea      	bne.n	800e090 <HAL_IWDG_Init+0x40>
    }
  }

  /* If window parameter is different than current value, modify window
  register */
  if (hiwdg->Instance->WINR != hiwdg->Init.Window)
 800e0ba:	687b      	ldr	r3, [r7, #4]
 800e0bc:	681b      	ldr	r3, [r3, #0]
 800e0be:	691a      	ldr	r2, [r3, #16]
 800e0c0:	687b      	ldr	r3, [r7, #4]
 800e0c2:	68db      	ldr	r3, [r3, #12]
 800e0c4:	429a      	cmp	r2, r3
 800e0c6:	d005      	beq.n	800e0d4 <HAL_IWDG_Init+0x84>
  {
    /* Write to IWDG WINR the IWDG_Window value to compare with. In any case,
    even if window feature is disabled, Watchdog will be reloaded by writing
    windows register */
    hiwdg->Instance->WINR = hiwdg->Init.Window;
 800e0c8:	687b      	ldr	r3, [r7, #4]
 800e0ca:	681b      	ldr	r3, [r3, #0]
 800e0cc:	687a      	ldr	r2, [r7, #4]
 800e0ce:	68d2      	ldr	r2, [r2, #12]
 800e0d0:	611a      	str	r2, [r3, #16]
 800e0d2:	e003      	b.n	800e0dc <HAL_IWDG_Init+0x8c>
  }
  else
  {
    /* Reload IWDG counter with value defined in the reload register */
    __HAL_IWDG_RELOAD_COUNTER(hiwdg);
 800e0d4:	687b      	ldr	r3, [r7, #4]
 800e0d6:	681b      	ldr	r3, [r3, #0]
 800e0d8:	4a05      	ldr	r2, [pc, #20]	@ (800e0f0 <HAL_IWDG_Init+0xa0>)
 800e0da:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800e0dc:	2300      	movs	r3, #0
}
 800e0de:	0018      	movs	r0, r3
 800e0e0:	46bd      	mov	sp, r7
 800e0e2:	b004      	add	sp, #16
 800e0e4:	bd80      	pop	{r7, pc}
 800e0e6:	46c0      	nop			@ (mov r8, r8)
 800e0e8:	0000cccc 	.word	0x0000cccc
 800e0ec:	00005555 	.word	0x00005555
 800e0f0:	0000aaaa 	.word	0x0000aaaa

0800e0f4 <HAL_IWDG_Refresh>:
  * @param  hiwdg  pointer to a IWDG_HandleTypeDef structure that contains
  *                the configuration information for the specified IWDG module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_IWDG_Refresh(IWDG_HandleTypeDef *hiwdg)
{
 800e0f4:	b580      	push	{r7, lr}
 800e0f6:	b082      	sub	sp, #8
 800e0f8:	af00      	add	r7, sp, #0
 800e0fa:	6078      	str	r0, [r7, #4]
  /* Reload IWDG counter with value defined in the reload register */
  __HAL_IWDG_RELOAD_COUNTER(hiwdg);
 800e0fc:	687b      	ldr	r3, [r7, #4]
 800e0fe:	681b      	ldr	r3, [r3, #0]
 800e100:	4a03      	ldr	r2, [pc, #12]	@ (800e110 <HAL_IWDG_Refresh+0x1c>)
 800e102:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 800e104:	2300      	movs	r3, #0
}
 800e106:	0018      	movs	r0, r3
 800e108:	46bd      	mov	sp, r7
 800e10a:	b002      	add	sp, #8
 800e10c:	bd80      	pop	{r7, pc}
 800e10e:	46c0      	nop			@ (mov r8, r8)
 800e110:	0000aaaa 	.word	0x0000aaaa

0800e114 <HAL_PWR_EnableBkUpAccess>:
  *         possible unwanted write accesses. All RTC & TAMP registers (backup
  *         registers included) and RCC BDCR register are concerned.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 800e114:	b580      	push	{r7, lr}
 800e116:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800e118:	4b04      	ldr	r3, [pc, #16]	@ (800e12c <HAL_PWR_EnableBkUpAccess+0x18>)
 800e11a:	681a      	ldr	r2, [r3, #0]
 800e11c:	4b03      	ldr	r3, [pc, #12]	@ (800e12c <HAL_PWR_EnableBkUpAccess+0x18>)
 800e11e:	2180      	movs	r1, #128	@ 0x80
 800e120:	0049      	lsls	r1, r1, #1
 800e122:	430a      	orrs	r2, r1
 800e124:	601a      	str	r2, [r3, #0]
}
 800e126:	46c0      	nop			@ (mov r8, r8)
 800e128:	46bd      	mov	sp, r7
 800e12a:	bd80      	pop	{r7, pc}
 800e12c:	40007000 	.word	0x40007000

0800e130 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        6 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 800e130:	b580      	push	{r7, lr}
 800e132:	b084      	sub	sp, #16
 800e134:	af00      	add	r7, sp, #0
 800e136:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  /* Modify voltage scaling range */
  MODIFY_REG(PWR->CR1, PWR_CR1_VOS, VoltageScaling);
 800e138:	4b19      	ldr	r3, [pc, #100]	@ (800e1a0 <HAL_PWREx_ControlVoltageScaling+0x70>)
 800e13a:	681b      	ldr	r3, [r3, #0]
 800e13c:	4a19      	ldr	r2, [pc, #100]	@ (800e1a4 <HAL_PWREx_ControlVoltageScaling+0x74>)
 800e13e:	4013      	ands	r3, r2
 800e140:	0019      	movs	r1, r3
 800e142:	4b17      	ldr	r3, [pc, #92]	@ (800e1a0 <HAL_PWREx_ControlVoltageScaling+0x70>)
 800e144:	687a      	ldr	r2, [r7, #4]
 800e146:	430a      	orrs	r2, r1
 800e148:	601a      	str	r2, [r3, #0]

  /* In case of Range 1 selected, we need to ensure that main regulator reaches new value */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 800e14a:	687a      	ldr	r2, [r7, #4]
 800e14c:	2380      	movs	r3, #128	@ 0x80
 800e14e:	009b      	lsls	r3, r3, #2
 800e150:	429a      	cmp	r2, r3
 800e152:	d11f      	bne.n	800e194 <HAL_PWREx_ControlVoltageScaling+0x64>
  {
    /* Set timeout value */
    wait_loop_index = ((PWR_VOSF_SETTING_DELAY_6_US * SystemCoreClock) / 1000000U) + 1U;
 800e154:	4b14      	ldr	r3, [pc, #80]	@ (800e1a8 <HAL_PWREx_ControlVoltageScaling+0x78>)
 800e156:	681a      	ldr	r2, [r3, #0]
 800e158:	0013      	movs	r3, r2
 800e15a:	005b      	lsls	r3, r3, #1
 800e15c:	189b      	adds	r3, r3, r2
 800e15e:	005b      	lsls	r3, r3, #1
 800e160:	4912      	ldr	r1, [pc, #72]	@ (800e1ac <HAL_PWREx_ControlVoltageScaling+0x7c>)
 800e162:	0018      	movs	r0, r3
 800e164:	f7f1 ffec 	bl	8000140 <__udivsi3>
 800e168:	0003      	movs	r3, r0
 800e16a:	3301      	adds	r3, #1
 800e16c:	60fb      	str	r3, [r7, #12]

    /* Wait until VOSF is reset */
    while (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800e16e:	e008      	b.n	800e182 <HAL_PWREx_ControlVoltageScaling+0x52>
    {
      if (wait_loop_index != 0U)
 800e170:	68fb      	ldr	r3, [r7, #12]
 800e172:	2b00      	cmp	r3, #0
 800e174:	d003      	beq.n	800e17e <HAL_PWREx_ControlVoltageScaling+0x4e>
      {
        wait_loop_index--;
 800e176:	68fb      	ldr	r3, [r7, #12]
 800e178:	3b01      	subs	r3, #1
 800e17a:	60fb      	str	r3, [r7, #12]
 800e17c:	e001      	b.n	800e182 <HAL_PWREx_ControlVoltageScaling+0x52>
      }
      else
      {
        return HAL_TIMEOUT;
 800e17e:	2303      	movs	r3, #3
 800e180:	e009      	b.n	800e196 <HAL_PWREx_ControlVoltageScaling+0x66>
    while (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800e182:	4b07      	ldr	r3, [pc, #28]	@ (800e1a0 <HAL_PWREx_ControlVoltageScaling+0x70>)
 800e184:	695a      	ldr	r2, [r3, #20]
 800e186:	2380      	movs	r3, #128	@ 0x80
 800e188:	00db      	lsls	r3, r3, #3
 800e18a:	401a      	ands	r2, r3
 800e18c:	2380      	movs	r3, #128	@ 0x80
 800e18e:	00db      	lsls	r3, r3, #3
 800e190:	429a      	cmp	r2, r3
 800e192:	d0ed      	beq.n	800e170 <HAL_PWREx_ControlVoltageScaling+0x40>
      }
    }
  }

  return HAL_OK;
 800e194:	2300      	movs	r3, #0
}
 800e196:	0018      	movs	r0, r3
 800e198:	46bd      	mov	sp, r7
 800e19a:	b004      	add	sp, #16
 800e19c:	bd80      	pop	{r7, pc}
 800e19e:	46c0      	nop			@ (mov r8, r8)
 800e1a0:	40007000 	.word	0x40007000
 800e1a4:	fffff9ff 	.word	0xfffff9ff
 800e1a8:	20000010 	.word	0x20000010
 800e1ac:	000f4240 	.word	0x000f4240

0800e1b0 <LL_RCC_GetAPB1Prescaler>:
  *         @arg @ref LL_RCC_APB1_DIV_4
  *         @arg @ref LL_RCC_APB1_DIV_8
  *         @arg @ref LL_RCC_APB1_DIV_16
  */
__STATIC_INLINE uint32_t LL_RCC_GetAPB1Prescaler(void)
{
 800e1b0:	b580      	push	{r7, lr}
 800e1b2:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE));
 800e1b4:	4b03      	ldr	r3, [pc, #12]	@ (800e1c4 <LL_RCC_GetAPB1Prescaler+0x14>)
 800e1b6:	689a      	ldr	r2, [r3, #8]
 800e1b8:	23e0      	movs	r3, #224	@ 0xe0
 800e1ba:	01db      	lsls	r3, r3, #7
 800e1bc:	4013      	ands	r3, r2
}
 800e1be:	0018      	movs	r0, r3
 800e1c0:	46bd      	mov	sp, r7
 800e1c2:	bd80      	pop	{r7, pc}
 800e1c4:	40021000 	.word	0x40021000

0800e1c8 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to LSE Off
  *         first and then to LSE On or LSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800e1c8:	b580      	push	{r7, lr}
 800e1ca:	b088      	sub	sp, #32
 800e1cc:	af00      	add	r7, sp, #0
 800e1ce:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 800e1d0:	687b      	ldr	r3, [r7, #4]
 800e1d2:	2b00      	cmp	r3, #0
 800e1d4:	d101      	bne.n	800e1da <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800e1d6:	2301      	movs	r3, #1
 800e1d8:	e2fe      	b.n	800e7d8 <HAL_RCC_OscConfig+0x610>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800e1da:	687b      	ldr	r3, [r7, #4]
 800e1dc:	681b      	ldr	r3, [r3, #0]
 800e1de:	2201      	movs	r2, #1
 800e1e0:	4013      	ands	r3, r2
 800e1e2:	d100      	bne.n	800e1e6 <HAL_RCC_OscConfig+0x1e>
 800e1e4:	e07c      	b.n	800e2e0 <HAL_RCC_OscConfig+0x118>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800e1e6:	4bc3      	ldr	r3, [pc, #780]	@ (800e4f4 <HAL_RCC_OscConfig+0x32c>)
 800e1e8:	689b      	ldr	r3, [r3, #8]
 800e1ea:	2238      	movs	r2, #56	@ 0x38
 800e1ec:	4013      	ands	r3, r2
 800e1ee:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 800e1f0:	4bc0      	ldr	r3, [pc, #768]	@ (800e4f4 <HAL_RCC_OscConfig+0x32c>)
 800e1f2:	68db      	ldr	r3, [r3, #12]
 800e1f4:	2203      	movs	r2, #3
 800e1f6:	4013      	ands	r3, r2
 800e1f8:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckcfg == RCC_PLLSOURCE_HSE))
 800e1fa:	69bb      	ldr	r3, [r7, #24]
 800e1fc:	2b10      	cmp	r3, #16
 800e1fe:	d102      	bne.n	800e206 <HAL_RCC_OscConfig+0x3e>
 800e200:	697b      	ldr	r3, [r7, #20]
 800e202:	2b03      	cmp	r3, #3
 800e204:	d002      	beq.n	800e20c <HAL_RCC_OscConfig+0x44>
        || (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSE))
 800e206:	69bb      	ldr	r3, [r7, #24]
 800e208:	2b08      	cmp	r3, #8
 800e20a:	d10b      	bne.n	800e224 <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800e20c:	4bb9      	ldr	r3, [pc, #740]	@ (800e4f4 <HAL_RCC_OscConfig+0x32c>)
 800e20e:	681a      	ldr	r2, [r3, #0]
 800e210:	2380      	movs	r3, #128	@ 0x80
 800e212:	029b      	lsls	r3, r3, #10
 800e214:	4013      	ands	r3, r2
 800e216:	d062      	beq.n	800e2de <HAL_RCC_OscConfig+0x116>
 800e218:	687b      	ldr	r3, [r7, #4]
 800e21a:	685b      	ldr	r3, [r3, #4]
 800e21c:	2b00      	cmp	r3, #0
 800e21e:	d15e      	bne.n	800e2de <HAL_RCC_OscConfig+0x116>
      {
        return HAL_ERROR;
 800e220:	2301      	movs	r3, #1
 800e222:	e2d9      	b.n	800e7d8 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800e224:	687b      	ldr	r3, [r7, #4]
 800e226:	685a      	ldr	r2, [r3, #4]
 800e228:	2380      	movs	r3, #128	@ 0x80
 800e22a:	025b      	lsls	r3, r3, #9
 800e22c:	429a      	cmp	r2, r3
 800e22e:	d107      	bne.n	800e240 <HAL_RCC_OscConfig+0x78>
 800e230:	4bb0      	ldr	r3, [pc, #704]	@ (800e4f4 <HAL_RCC_OscConfig+0x32c>)
 800e232:	681a      	ldr	r2, [r3, #0]
 800e234:	4baf      	ldr	r3, [pc, #700]	@ (800e4f4 <HAL_RCC_OscConfig+0x32c>)
 800e236:	2180      	movs	r1, #128	@ 0x80
 800e238:	0249      	lsls	r1, r1, #9
 800e23a:	430a      	orrs	r2, r1
 800e23c:	601a      	str	r2, [r3, #0]
 800e23e:	e020      	b.n	800e282 <HAL_RCC_OscConfig+0xba>
 800e240:	687b      	ldr	r3, [r7, #4]
 800e242:	685a      	ldr	r2, [r3, #4]
 800e244:	23a0      	movs	r3, #160	@ 0xa0
 800e246:	02db      	lsls	r3, r3, #11
 800e248:	429a      	cmp	r2, r3
 800e24a:	d10e      	bne.n	800e26a <HAL_RCC_OscConfig+0xa2>
 800e24c:	4ba9      	ldr	r3, [pc, #676]	@ (800e4f4 <HAL_RCC_OscConfig+0x32c>)
 800e24e:	681a      	ldr	r2, [r3, #0]
 800e250:	4ba8      	ldr	r3, [pc, #672]	@ (800e4f4 <HAL_RCC_OscConfig+0x32c>)
 800e252:	2180      	movs	r1, #128	@ 0x80
 800e254:	02c9      	lsls	r1, r1, #11
 800e256:	430a      	orrs	r2, r1
 800e258:	601a      	str	r2, [r3, #0]
 800e25a:	4ba6      	ldr	r3, [pc, #664]	@ (800e4f4 <HAL_RCC_OscConfig+0x32c>)
 800e25c:	681a      	ldr	r2, [r3, #0]
 800e25e:	4ba5      	ldr	r3, [pc, #660]	@ (800e4f4 <HAL_RCC_OscConfig+0x32c>)
 800e260:	2180      	movs	r1, #128	@ 0x80
 800e262:	0249      	lsls	r1, r1, #9
 800e264:	430a      	orrs	r2, r1
 800e266:	601a      	str	r2, [r3, #0]
 800e268:	e00b      	b.n	800e282 <HAL_RCC_OscConfig+0xba>
 800e26a:	4ba2      	ldr	r3, [pc, #648]	@ (800e4f4 <HAL_RCC_OscConfig+0x32c>)
 800e26c:	681a      	ldr	r2, [r3, #0]
 800e26e:	4ba1      	ldr	r3, [pc, #644]	@ (800e4f4 <HAL_RCC_OscConfig+0x32c>)
 800e270:	49a1      	ldr	r1, [pc, #644]	@ (800e4f8 <HAL_RCC_OscConfig+0x330>)
 800e272:	400a      	ands	r2, r1
 800e274:	601a      	str	r2, [r3, #0]
 800e276:	4b9f      	ldr	r3, [pc, #636]	@ (800e4f4 <HAL_RCC_OscConfig+0x32c>)
 800e278:	681a      	ldr	r2, [r3, #0]
 800e27a:	4b9e      	ldr	r3, [pc, #632]	@ (800e4f4 <HAL_RCC_OscConfig+0x32c>)
 800e27c:	499f      	ldr	r1, [pc, #636]	@ (800e4fc <HAL_RCC_OscConfig+0x334>)
 800e27e:	400a      	ands	r2, r1
 800e280:	601a      	str	r2, [r3, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800e282:	687b      	ldr	r3, [r7, #4]
 800e284:	685b      	ldr	r3, [r3, #4]
 800e286:	2b00      	cmp	r3, #0
 800e288:	d014      	beq.n	800e2b4 <HAL_RCC_OscConfig+0xec>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800e28a:	f7fd fa85 	bl	800b798 <HAL_GetTick>
 800e28e:	0003      	movs	r3, r0
 800e290:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800e292:	e008      	b.n	800e2a6 <HAL_RCC_OscConfig+0xde>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800e294:	f7fd fa80 	bl	800b798 <HAL_GetTick>
 800e298:	0002      	movs	r2, r0
 800e29a:	693b      	ldr	r3, [r7, #16]
 800e29c:	1ad3      	subs	r3, r2, r3
 800e29e:	2b64      	cmp	r3, #100	@ 0x64
 800e2a0:	d901      	bls.n	800e2a6 <HAL_RCC_OscConfig+0xde>
          {
            return HAL_TIMEOUT;
 800e2a2:	2303      	movs	r3, #3
 800e2a4:	e298      	b.n	800e7d8 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800e2a6:	4b93      	ldr	r3, [pc, #588]	@ (800e4f4 <HAL_RCC_OscConfig+0x32c>)
 800e2a8:	681a      	ldr	r2, [r3, #0]
 800e2aa:	2380      	movs	r3, #128	@ 0x80
 800e2ac:	029b      	lsls	r3, r3, #10
 800e2ae:	4013      	ands	r3, r2
 800e2b0:	d0f0      	beq.n	800e294 <HAL_RCC_OscConfig+0xcc>
 800e2b2:	e015      	b.n	800e2e0 <HAL_RCC_OscConfig+0x118>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800e2b4:	f7fd fa70 	bl	800b798 <HAL_GetTick>
 800e2b8:	0003      	movs	r3, r0
 800e2ba:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800e2bc:	e008      	b.n	800e2d0 <HAL_RCC_OscConfig+0x108>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800e2be:	f7fd fa6b 	bl	800b798 <HAL_GetTick>
 800e2c2:	0002      	movs	r2, r0
 800e2c4:	693b      	ldr	r3, [r7, #16]
 800e2c6:	1ad3      	subs	r3, r2, r3
 800e2c8:	2b64      	cmp	r3, #100	@ 0x64
 800e2ca:	d901      	bls.n	800e2d0 <HAL_RCC_OscConfig+0x108>
          {
            return HAL_TIMEOUT;
 800e2cc:	2303      	movs	r3, #3
 800e2ce:	e283      	b.n	800e7d8 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800e2d0:	4b88      	ldr	r3, [pc, #544]	@ (800e4f4 <HAL_RCC_OscConfig+0x32c>)
 800e2d2:	681a      	ldr	r2, [r3, #0]
 800e2d4:	2380      	movs	r3, #128	@ 0x80
 800e2d6:	029b      	lsls	r3, r3, #10
 800e2d8:	4013      	ands	r3, r2
 800e2da:	d1f0      	bne.n	800e2be <HAL_RCC_OscConfig+0xf6>
 800e2dc:	e000      	b.n	800e2e0 <HAL_RCC_OscConfig+0x118>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800e2de:	46c0      	nop			@ (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800e2e0:	687b      	ldr	r3, [r7, #4]
 800e2e2:	681b      	ldr	r3, [r3, #0]
 800e2e4:	2202      	movs	r2, #2
 800e2e6:	4013      	ands	r3, r2
 800e2e8:	d100      	bne.n	800e2ec <HAL_RCC_OscConfig+0x124>
 800e2ea:	e099      	b.n	800e420 <HAL_RCC_OscConfig+0x258>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    assert_param(IS_RCC_HSIDIV(RCC_OscInitStruct->HSIDiv));

    /* Check if HSI16 is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800e2ec:	4b81      	ldr	r3, [pc, #516]	@ (800e4f4 <HAL_RCC_OscConfig+0x32c>)
 800e2ee:	689b      	ldr	r3, [r3, #8]
 800e2f0:	2238      	movs	r2, #56	@ 0x38
 800e2f2:	4013      	ands	r3, r2
 800e2f4:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 800e2f6:	4b7f      	ldr	r3, [pc, #508]	@ (800e4f4 <HAL_RCC_OscConfig+0x32c>)
 800e2f8:	68db      	ldr	r3, [r3, #12]
 800e2fa:	2203      	movs	r2, #3
 800e2fc:	4013      	ands	r3, r2
 800e2fe:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckcfg == RCC_PLLSOURCE_HSI))
 800e300:	69bb      	ldr	r3, [r7, #24]
 800e302:	2b10      	cmp	r3, #16
 800e304:	d102      	bne.n	800e30c <HAL_RCC_OscConfig+0x144>
 800e306:	697b      	ldr	r3, [r7, #20]
 800e308:	2b02      	cmp	r3, #2
 800e30a:	d002      	beq.n	800e312 <HAL_RCC_OscConfig+0x14a>
        || (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI))
 800e30c:	69bb      	ldr	r3, [r7, #24]
 800e30e:	2b00      	cmp	r3, #0
 800e310:	d135      	bne.n	800e37e <HAL_RCC_OscConfig+0x1b6>
    {
      /* When HSI is used as system clock or as PLL input clock it can not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800e312:	4b78      	ldr	r3, [pc, #480]	@ (800e4f4 <HAL_RCC_OscConfig+0x32c>)
 800e314:	681a      	ldr	r2, [r3, #0]
 800e316:	2380      	movs	r3, #128	@ 0x80
 800e318:	00db      	lsls	r3, r3, #3
 800e31a:	4013      	ands	r3, r2
 800e31c:	d005      	beq.n	800e32a <HAL_RCC_OscConfig+0x162>
 800e31e:	687b      	ldr	r3, [r7, #4]
 800e320:	68db      	ldr	r3, [r3, #12]
 800e322:	2b00      	cmp	r3, #0
 800e324:	d101      	bne.n	800e32a <HAL_RCC_OscConfig+0x162>
      {
        return HAL_ERROR;
 800e326:	2301      	movs	r3, #1
 800e328:	e256      	b.n	800e7d8 <HAL_RCC_OscConfig+0x610>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800e32a:	4b72      	ldr	r3, [pc, #456]	@ (800e4f4 <HAL_RCC_OscConfig+0x32c>)
 800e32c:	685b      	ldr	r3, [r3, #4]
 800e32e:	4a74      	ldr	r2, [pc, #464]	@ (800e500 <HAL_RCC_OscConfig+0x338>)
 800e330:	4013      	ands	r3, r2
 800e332:	0019      	movs	r1, r3
 800e334:	687b      	ldr	r3, [r7, #4]
 800e336:	695b      	ldr	r3, [r3, #20]
 800e338:	021a      	lsls	r2, r3, #8
 800e33a:	4b6e      	ldr	r3, [pc, #440]	@ (800e4f4 <HAL_RCC_OscConfig+0x32c>)
 800e33c:	430a      	orrs	r2, r1
 800e33e:	605a      	str	r2, [r3, #4]

        if (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI)
 800e340:	69bb      	ldr	r3, [r7, #24]
 800e342:	2b00      	cmp	r3, #0
 800e344:	d112      	bne.n	800e36c <HAL_RCC_OscConfig+0x1a4>
        {
          /* Adjust the HSI16 division factor */
          __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 800e346:	4b6b      	ldr	r3, [pc, #428]	@ (800e4f4 <HAL_RCC_OscConfig+0x32c>)
 800e348:	681b      	ldr	r3, [r3, #0]
 800e34a:	4a6e      	ldr	r2, [pc, #440]	@ (800e504 <HAL_RCC_OscConfig+0x33c>)
 800e34c:	4013      	ands	r3, r2
 800e34e:	0019      	movs	r1, r3
 800e350:	687b      	ldr	r3, [r7, #4]
 800e352:	691a      	ldr	r2, [r3, #16]
 800e354:	4b67      	ldr	r3, [pc, #412]	@ (800e4f4 <HAL_RCC_OscConfig+0x32c>)
 800e356:	430a      	orrs	r2, r1
 800e358:	601a      	str	r2, [r3, #0]

          /* Update the SystemCoreClock global variable with HSISYS value  */
          SystemCoreClock = (HSI_VALUE / (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos)));
 800e35a:	4b66      	ldr	r3, [pc, #408]	@ (800e4f4 <HAL_RCC_OscConfig+0x32c>)
 800e35c:	681b      	ldr	r3, [r3, #0]
 800e35e:	0adb      	lsrs	r3, r3, #11
 800e360:	2207      	movs	r2, #7
 800e362:	4013      	ands	r3, r2
 800e364:	4a68      	ldr	r2, [pc, #416]	@ (800e508 <HAL_RCC_OscConfig+0x340>)
 800e366:	40da      	lsrs	r2, r3
 800e368:	4b68      	ldr	r3, [pc, #416]	@ (800e50c <HAL_RCC_OscConfig+0x344>)
 800e36a:	601a      	str	r2, [r3, #0]
        }

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 800e36c:	4b68      	ldr	r3, [pc, #416]	@ (800e510 <HAL_RCC_OscConfig+0x348>)
 800e36e:	681b      	ldr	r3, [r3, #0]
 800e370:	0018      	movs	r0, r3
 800e372:	f7fd f9b5 	bl	800b6e0 <HAL_InitTick>
 800e376:	1e03      	subs	r3, r0, #0
 800e378:	d051      	beq.n	800e41e <HAL_RCC_OscConfig+0x256>
        {
          return HAL_ERROR;
 800e37a:	2301      	movs	r3, #1
 800e37c:	e22c      	b.n	800e7d8 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800e37e:	687b      	ldr	r3, [r7, #4]
 800e380:	68db      	ldr	r3, [r3, #12]
 800e382:	2b00      	cmp	r3, #0
 800e384:	d030      	beq.n	800e3e8 <HAL_RCC_OscConfig+0x220>
      {
        /* Configure the HSI16 division factor */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 800e386:	4b5b      	ldr	r3, [pc, #364]	@ (800e4f4 <HAL_RCC_OscConfig+0x32c>)
 800e388:	681b      	ldr	r3, [r3, #0]
 800e38a:	4a5e      	ldr	r2, [pc, #376]	@ (800e504 <HAL_RCC_OscConfig+0x33c>)
 800e38c:	4013      	ands	r3, r2
 800e38e:	0019      	movs	r1, r3
 800e390:	687b      	ldr	r3, [r7, #4]
 800e392:	691a      	ldr	r2, [r3, #16]
 800e394:	4b57      	ldr	r3, [pc, #348]	@ (800e4f4 <HAL_RCC_OscConfig+0x32c>)
 800e396:	430a      	orrs	r2, r1
 800e398:	601a      	str	r2, [r3, #0]

        /* Enable the Internal High Speed oscillator (HSI16). */
        __HAL_RCC_HSI_ENABLE();
 800e39a:	4b56      	ldr	r3, [pc, #344]	@ (800e4f4 <HAL_RCC_OscConfig+0x32c>)
 800e39c:	681a      	ldr	r2, [r3, #0]
 800e39e:	4b55      	ldr	r3, [pc, #340]	@ (800e4f4 <HAL_RCC_OscConfig+0x32c>)
 800e3a0:	2180      	movs	r1, #128	@ 0x80
 800e3a2:	0049      	lsls	r1, r1, #1
 800e3a4:	430a      	orrs	r2, r1
 800e3a6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800e3a8:	f7fd f9f6 	bl	800b798 <HAL_GetTick>
 800e3ac:	0003      	movs	r3, r0
 800e3ae:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800e3b0:	e008      	b.n	800e3c4 <HAL_RCC_OscConfig+0x1fc>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800e3b2:	f7fd f9f1 	bl	800b798 <HAL_GetTick>
 800e3b6:	0002      	movs	r2, r0
 800e3b8:	693b      	ldr	r3, [r7, #16]
 800e3ba:	1ad3      	subs	r3, r2, r3
 800e3bc:	2b02      	cmp	r3, #2
 800e3be:	d901      	bls.n	800e3c4 <HAL_RCC_OscConfig+0x1fc>
          {
            return HAL_TIMEOUT;
 800e3c0:	2303      	movs	r3, #3
 800e3c2:	e209      	b.n	800e7d8 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800e3c4:	4b4b      	ldr	r3, [pc, #300]	@ (800e4f4 <HAL_RCC_OscConfig+0x32c>)
 800e3c6:	681a      	ldr	r2, [r3, #0]
 800e3c8:	2380      	movs	r3, #128	@ 0x80
 800e3ca:	00db      	lsls	r3, r3, #3
 800e3cc:	4013      	ands	r3, r2
 800e3ce:	d0f0      	beq.n	800e3b2 <HAL_RCC_OscConfig+0x1ea>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800e3d0:	4b48      	ldr	r3, [pc, #288]	@ (800e4f4 <HAL_RCC_OscConfig+0x32c>)
 800e3d2:	685b      	ldr	r3, [r3, #4]
 800e3d4:	4a4a      	ldr	r2, [pc, #296]	@ (800e500 <HAL_RCC_OscConfig+0x338>)
 800e3d6:	4013      	ands	r3, r2
 800e3d8:	0019      	movs	r1, r3
 800e3da:	687b      	ldr	r3, [r7, #4]
 800e3dc:	695b      	ldr	r3, [r3, #20]
 800e3de:	021a      	lsls	r2, r3, #8
 800e3e0:	4b44      	ldr	r3, [pc, #272]	@ (800e4f4 <HAL_RCC_OscConfig+0x32c>)
 800e3e2:	430a      	orrs	r2, r1
 800e3e4:	605a      	str	r2, [r3, #4]
 800e3e6:	e01b      	b.n	800e420 <HAL_RCC_OscConfig+0x258>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI16). */
        __HAL_RCC_HSI_DISABLE();
 800e3e8:	4b42      	ldr	r3, [pc, #264]	@ (800e4f4 <HAL_RCC_OscConfig+0x32c>)
 800e3ea:	681a      	ldr	r2, [r3, #0]
 800e3ec:	4b41      	ldr	r3, [pc, #260]	@ (800e4f4 <HAL_RCC_OscConfig+0x32c>)
 800e3ee:	4949      	ldr	r1, [pc, #292]	@ (800e514 <HAL_RCC_OscConfig+0x34c>)
 800e3f0:	400a      	ands	r2, r1
 800e3f2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800e3f4:	f7fd f9d0 	bl	800b798 <HAL_GetTick>
 800e3f8:	0003      	movs	r3, r0
 800e3fa:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800e3fc:	e008      	b.n	800e410 <HAL_RCC_OscConfig+0x248>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800e3fe:	f7fd f9cb 	bl	800b798 <HAL_GetTick>
 800e402:	0002      	movs	r2, r0
 800e404:	693b      	ldr	r3, [r7, #16]
 800e406:	1ad3      	subs	r3, r2, r3
 800e408:	2b02      	cmp	r3, #2
 800e40a:	d901      	bls.n	800e410 <HAL_RCC_OscConfig+0x248>
          {
            return HAL_TIMEOUT;
 800e40c:	2303      	movs	r3, #3
 800e40e:	e1e3      	b.n	800e7d8 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800e410:	4b38      	ldr	r3, [pc, #224]	@ (800e4f4 <HAL_RCC_OscConfig+0x32c>)
 800e412:	681a      	ldr	r2, [r3, #0]
 800e414:	2380      	movs	r3, #128	@ 0x80
 800e416:	00db      	lsls	r3, r3, #3
 800e418:	4013      	ands	r3, r2
 800e41a:	d1f0      	bne.n	800e3fe <HAL_RCC_OscConfig+0x236>
 800e41c:	e000      	b.n	800e420 <HAL_RCC_OscConfig+0x258>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800e41e:	46c0      	nop			@ (mov r8, r8)
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800e420:	687b      	ldr	r3, [r7, #4]
 800e422:	681b      	ldr	r3, [r3, #0]
 800e424:	2208      	movs	r2, #8
 800e426:	4013      	ands	r3, r2
 800e428:	d047      	beq.n	800e4ba <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check if LSI is used as system clock */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSI)
 800e42a:	4b32      	ldr	r3, [pc, #200]	@ (800e4f4 <HAL_RCC_OscConfig+0x32c>)
 800e42c:	689b      	ldr	r3, [r3, #8]
 800e42e:	2238      	movs	r2, #56	@ 0x38
 800e430:	4013      	ands	r3, r2
 800e432:	2b18      	cmp	r3, #24
 800e434:	d10a      	bne.n	800e44c <HAL_RCC_OscConfig+0x284>
    {
      /* When LSI is used as system clock it will not be disabled */
      if ((((RCC->CSR) & RCC_CSR_LSIRDY) != 0U) && (RCC_OscInitStruct->LSIState == RCC_LSI_OFF))
 800e436:	4b2f      	ldr	r3, [pc, #188]	@ (800e4f4 <HAL_RCC_OscConfig+0x32c>)
 800e438:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800e43a:	2202      	movs	r2, #2
 800e43c:	4013      	ands	r3, r2
 800e43e:	d03c      	beq.n	800e4ba <HAL_RCC_OscConfig+0x2f2>
 800e440:	687b      	ldr	r3, [r7, #4]
 800e442:	699b      	ldr	r3, [r3, #24]
 800e444:	2b00      	cmp	r3, #0
 800e446:	d138      	bne.n	800e4ba <HAL_RCC_OscConfig+0x2f2>
      {
        return HAL_ERROR;
 800e448:	2301      	movs	r3, #1
 800e44a:	e1c5      	b.n	800e7d8 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the LSI State */
      if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800e44c:	687b      	ldr	r3, [r7, #4]
 800e44e:	699b      	ldr	r3, [r3, #24]
 800e450:	2b00      	cmp	r3, #0
 800e452:	d019      	beq.n	800e488 <HAL_RCC_OscConfig+0x2c0>
      {
        /* Enable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_ENABLE();
 800e454:	4b27      	ldr	r3, [pc, #156]	@ (800e4f4 <HAL_RCC_OscConfig+0x32c>)
 800e456:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 800e458:	4b26      	ldr	r3, [pc, #152]	@ (800e4f4 <HAL_RCC_OscConfig+0x32c>)
 800e45a:	2101      	movs	r1, #1
 800e45c:	430a      	orrs	r2, r1
 800e45e:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800e460:	f7fd f99a 	bl	800b798 <HAL_GetTick>
 800e464:	0003      	movs	r3, r0
 800e466:	613b      	str	r3, [r7, #16]

        /* Wait till LSI is ready */
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800e468:	e008      	b.n	800e47c <HAL_RCC_OscConfig+0x2b4>
        {
          if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800e46a:	f7fd f995 	bl	800b798 <HAL_GetTick>
 800e46e:	0002      	movs	r2, r0
 800e470:	693b      	ldr	r3, [r7, #16]
 800e472:	1ad3      	subs	r3, r2, r3
 800e474:	2b02      	cmp	r3, #2
 800e476:	d901      	bls.n	800e47c <HAL_RCC_OscConfig+0x2b4>
          {
            return HAL_TIMEOUT;
 800e478:	2303      	movs	r3, #3
 800e47a:	e1ad      	b.n	800e7d8 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800e47c:	4b1d      	ldr	r3, [pc, #116]	@ (800e4f4 <HAL_RCC_OscConfig+0x32c>)
 800e47e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800e480:	2202      	movs	r2, #2
 800e482:	4013      	ands	r3, r2
 800e484:	d0f1      	beq.n	800e46a <HAL_RCC_OscConfig+0x2a2>
 800e486:	e018      	b.n	800e4ba <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Disable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_DISABLE();
 800e488:	4b1a      	ldr	r3, [pc, #104]	@ (800e4f4 <HAL_RCC_OscConfig+0x32c>)
 800e48a:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 800e48c:	4b19      	ldr	r3, [pc, #100]	@ (800e4f4 <HAL_RCC_OscConfig+0x32c>)
 800e48e:	2101      	movs	r1, #1
 800e490:	438a      	bics	r2, r1
 800e492:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800e494:	f7fd f980 	bl	800b798 <HAL_GetTick>
 800e498:	0003      	movs	r3, r0
 800e49a:	613b      	str	r3, [r7, #16]

        /* Wait till LSI is disabled */
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800e49c:	e008      	b.n	800e4b0 <HAL_RCC_OscConfig+0x2e8>
        {
          if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800e49e:	f7fd f97b 	bl	800b798 <HAL_GetTick>
 800e4a2:	0002      	movs	r2, r0
 800e4a4:	693b      	ldr	r3, [r7, #16]
 800e4a6:	1ad3      	subs	r3, r2, r3
 800e4a8:	2b02      	cmp	r3, #2
 800e4aa:	d901      	bls.n	800e4b0 <HAL_RCC_OscConfig+0x2e8>
          {
            return HAL_TIMEOUT;
 800e4ac:	2303      	movs	r3, #3
 800e4ae:	e193      	b.n	800e7d8 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800e4b0:	4b10      	ldr	r3, [pc, #64]	@ (800e4f4 <HAL_RCC_OscConfig+0x32c>)
 800e4b2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800e4b4:	2202      	movs	r2, #2
 800e4b6:	4013      	ands	r3, r2
 800e4b8:	d1f1      	bne.n	800e49e <HAL_RCC_OscConfig+0x2d6>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800e4ba:	687b      	ldr	r3, [r7, #4]
 800e4bc:	681b      	ldr	r3, [r3, #0]
 800e4be:	2204      	movs	r2, #4
 800e4c0:	4013      	ands	r3, r2
 800e4c2:	d100      	bne.n	800e4c6 <HAL_RCC_OscConfig+0x2fe>
 800e4c4:	e0c6      	b.n	800e654 <HAL_RCC_OscConfig+0x48c>
  {
    FlagStatus       pwrclkchanged = RESET;
 800e4c6:	231f      	movs	r3, #31
 800e4c8:	18fb      	adds	r3, r7, r3
 800e4ca:	2200      	movs	r2, #0
 800e4cc:	701a      	strb	r2, [r3, #0]

    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* When the LSE is used as system clock, it is not allowed disable it */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSE)
 800e4ce:	4b09      	ldr	r3, [pc, #36]	@ (800e4f4 <HAL_RCC_OscConfig+0x32c>)
 800e4d0:	689b      	ldr	r3, [r3, #8]
 800e4d2:	2238      	movs	r2, #56	@ 0x38
 800e4d4:	4013      	ands	r3, r2
 800e4d6:	2b20      	cmp	r3, #32
 800e4d8:	d11e      	bne.n	800e518 <HAL_RCC_OscConfig+0x350>
    {
      if ((((RCC->BDCR) & RCC_BDCR_LSERDY) != 0U) && (RCC_OscInitStruct->LSEState == RCC_LSE_OFF))
 800e4da:	4b06      	ldr	r3, [pc, #24]	@ (800e4f4 <HAL_RCC_OscConfig+0x32c>)
 800e4dc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800e4de:	2202      	movs	r2, #2
 800e4e0:	4013      	ands	r3, r2
 800e4e2:	d100      	bne.n	800e4e6 <HAL_RCC_OscConfig+0x31e>
 800e4e4:	e0b6      	b.n	800e654 <HAL_RCC_OscConfig+0x48c>
 800e4e6:	687b      	ldr	r3, [r7, #4]
 800e4e8:	689b      	ldr	r3, [r3, #8]
 800e4ea:	2b00      	cmp	r3, #0
 800e4ec:	d000      	beq.n	800e4f0 <HAL_RCC_OscConfig+0x328>
 800e4ee:	e0b1      	b.n	800e654 <HAL_RCC_OscConfig+0x48c>
      {
        return HAL_ERROR;
 800e4f0:	2301      	movs	r3, #1
 800e4f2:	e171      	b.n	800e7d8 <HAL_RCC_OscConfig+0x610>
 800e4f4:	40021000 	.word	0x40021000
 800e4f8:	fffeffff 	.word	0xfffeffff
 800e4fc:	fffbffff 	.word	0xfffbffff
 800e500:	ffff80ff 	.word	0xffff80ff
 800e504:	ffffc7ff 	.word	0xffffc7ff
 800e508:	00f42400 	.word	0x00f42400
 800e50c:	20000010 	.word	0x20000010
 800e510:	20000014 	.word	0x20000014
 800e514:	fffffeff 	.word	0xfffffeff
    }
    else
    {
      /* Update LSE configuration in Backup Domain control register    */
      /* Requires to enable write access to Backup Domain of necessary */
      if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 800e518:	4bb1      	ldr	r3, [pc, #708]	@ (800e7e0 <HAL_RCC_OscConfig+0x618>)
 800e51a:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800e51c:	2380      	movs	r3, #128	@ 0x80
 800e51e:	055b      	lsls	r3, r3, #21
 800e520:	4013      	ands	r3, r2
 800e522:	d101      	bne.n	800e528 <HAL_RCC_OscConfig+0x360>
 800e524:	2301      	movs	r3, #1
 800e526:	e000      	b.n	800e52a <HAL_RCC_OscConfig+0x362>
 800e528:	2300      	movs	r3, #0
 800e52a:	2b00      	cmp	r3, #0
 800e52c:	d011      	beq.n	800e552 <HAL_RCC_OscConfig+0x38a>
      {
        __HAL_RCC_PWR_CLK_ENABLE();
 800e52e:	4bac      	ldr	r3, [pc, #688]	@ (800e7e0 <HAL_RCC_OscConfig+0x618>)
 800e530:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800e532:	4bab      	ldr	r3, [pc, #684]	@ (800e7e0 <HAL_RCC_OscConfig+0x618>)
 800e534:	2180      	movs	r1, #128	@ 0x80
 800e536:	0549      	lsls	r1, r1, #21
 800e538:	430a      	orrs	r2, r1
 800e53a:	63da      	str	r2, [r3, #60]	@ 0x3c
 800e53c:	4ba8      	ldr	r3, [pc, #672]	@ (800e7e0 <HAL_RCC_OscConfig+0x618>)
 800e53e:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800e540:	2380      	movs	r3, #128	@ 0x80
 800e542:	055b      	lsls	r3, r3, #21
 800e544:	4013      	ands	r3, r2
 800e546:	60fb      	str	r3, [r7, #12]
 800e548:	68fb      	ldr	r3, [r7, #12]
        pwrclkchanged = SET;
 800e54a:	231f      	movs	r3, #31
 800e54c:	18fb      	adds	r3, r7, r3
 800e54e:	2201      	movs	r2, #1
 800e550:	701a      	strb	r2, [r3, #0]
      }

      if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800e552:	4ba4      	ldr	r3, [pc, #656]	@ (800e7e4 <HAL_RCC_OscConfig+0x61c>)
 800e554:	681a      	ldr	r2, [r3, #0]
 800e556:	2380      	movs	r3, #128	@ 0x80
 800e558:	005b      	lsls	r3, r3, #1
 800e55a:	4013      	ands	r3, r2
 800e55c:	d11a      	bne.n	800e594 <HAL_RCC_OscConfig+0x3cc>
      {
        /* Enable write access to Backup domain */
        SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800e55e:	4ba1      	ldr	r3, [pc, #644]	@ (800e7e4 <HAL_RCC_OscConfig+0x61c>)
 800e560:	681a      	ldr	r2, [r3, #0]
 800e562:	4ba0      	ldr	r3, [pc, #640]	@ (800e7e4 <HAL_RCC_OscConfig+0x61c>)
 800e564:	2180      	movs	r1, #128	@ 0x80
 800e566:	0049      	lsls	r1, r1, #1
 800e568:	430a      	orrs	r2, r1
 800e56a:	601a      	str	r2, [r3, #0]

        /* Wait for Backup domain Write protection disable */
        tickstart = HAL_GetTick();
 800e56c:	f7fd f914 	bl	800b798 <HAL_GetTick>
 800e570:	0003      	movs	r3, r0
 800e572:	613b      	str	r3, [r7, #16]

        while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800e574:	e008      	b.n	800e588 <HAL_RCC_OscConfig+0x3c0>
        {
          if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800e576:	f7fd f90f 	bl	800b798 <HAL_GetTick>
 800e57a:	0002      	movs	r2, r0
 800e57c:	693b      	ldr	r3, [r7, #16]
 800e57e:	1ad3      	subs	r3, r2, r3
 800e580:	2b02      	cmp	r3, #2
 800e582:	d901      	bls.n	800e588 <HAL_RCC_OscConfig+0x3c0>
          {
            return HAL_TIMEOUT;
 800e584:	2303      	movs	r3, #3
 800e586:	e127      	b.n	800e7d8 <HAL_RCC_OscConfig+0x610>
        while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800e588:	4b96      	ldr	r3, [pc, #600]	@ (800e7e4 <HAL_RCC_OscConfig+0x61c>)
 800e58a:	681a      	ldr	r2, [r3, #0]
 800e58c:	2380      	movs	r3, #128	@ 0x80
 800e58e:	005b      	lsls	r3, r3, #1
 800e590:	4013      	ands	r3, r2
 800e592:	d0f0      	beq.n	800e576 <HAL_RCC_OscConfig+0x3ae>
          }
        }
      }

      /* Set the new LSE configuration -----------------------------------------*/
      __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800e594:	687b      	ldr	r3, [r7, #4]
 800e596:	689b      	ldr	r3, [r3, #8]
 800e598:	2b01      	cmp	r3, #1
 800e59a:	d106      	bne.n	800e5aa <HAL_RCC_OscConfig+0x3e2>
 800e59c:	4b90      	ldr	r3, [pc, #576]	@ (800e7e0 <HAL_RCC_OscConfig+0x618>)
 800e59e:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 800e5a0:	4b8f      	ldr	r3, [pc, #572]	@ (800e7e0 <HAL_RCC_OscConfig+0x618>)
 800e5a2:	2101      	movs	r1, #1
 800e5a4:	430a      	orrs	r2, r1
 800e5a6:	65da      	str	r2, [r3, #92]	@ 0x5c
 800e5a8:	e01c      	b.n	800e5e4 <HAL_RCC_OscConfig+0x41c>
 800e5aa:	687b      	ldr	r3, [r7, #4]
 800e5ac:	689b      	ldr	r3, [r3, #8]
 800e5ae:	2b05      	cmp	r3, #5
 800e5b0:	d10c      	bne.n	800e5cc <HAL_RCC_OscConfig+0x404>
 800e5b2:	4b8b      	ldr	r3, [pc, #556]	@ (800e7e0 <HAL_RCC_OscConfig+0x618>)
 800e5b4:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 800e5b6:	4b8a      	ldr	r3, [pc, #552]	@ (800e7e0 <HAL_RCC_OscConfig+0x618>)
 800e5b8:	2104      	movs	r1, #4
 800e5ba:	430a      	orrs	r2, r1
 800e5bc:	65da      	str	r2, [r3, #92]	@ 0x5c
 800e5be:	4b88      	ldr	r3, [pc, #544]	@ (800e7e0 <HAL_RCC_OscConfig+0x618>)
 800e5c0:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 800e5c2:	4b87      	ldr	r3, [pc, #540]	@ (800e7e0 <HAL_RCC_OscConfig+0x618>)
 800e5c4:	2101      	movs	r1, #1
 800e5c6:	430a      	orrs	r2, r1
 800e5c8:	65da      	str	r2, [r3, #92]	@ 0x5c
 800e5ca:	e00b      	b.n	800e5e4 <HAL_RCC_OscConfig+0x41c>
 800e5cc:	4b84      	ldr	r3, [pc, #528]	@ (800e7e0 <HAL_RCC_OscConfig+0x618>)
 800e5ce:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 800e5d0:	4b83      	ldr	r3, [pc, #524]	@ (800e7e0 <HAL_RCC_OscConfig+0x618>)
 800e5d2:	2101      	movs	r1, #1
 800e5d4:	438a      	bics	r2, r1
 800e5d6:	65da      	str	r2, [r3, #92]	@ 0x5c
 800e5d8:	4b81      	ldr	r3, [pc, #516]	@ (800e7e0 <HAL_RCC_OscConfig+0x618>)
 800e5da:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 800e5dc:	4b80      	ldr	r3, [pc, #512]	@ (800e7e0 <HAL_RCC_OscConfig+0x618>)
 800e5de:	2104      	movs	r1, #4
 800e5e0:	438a      	bics	r2, r1
 800e5e2:	65da      	str	r2, [r3, #92]	@ 0x5c

      /* Check the LSE State */
      if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800e5e4:	687b      	ldr	r3, [r7, #4]
 800e5e6:	689b      	ldr	r3, [r3, #8]
 800e5e8:	2b00      	cmp	r3, #0
 800e5ea:	d014      	beq.n	800e616 <HAL_RCC_OscConfig+0x44e>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800e5ec:	f7fd f8d4 	bl	800b798 <HAL_GetTick>
 800e5f0:	0003      	movs	r3, r0
 800e5f2:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800e5f4:	e009      	b.n	800e60a <HAL_RCC_OscConfig+0x442>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800e5f6:	f7fd f8cf 	bl	800b798 <HAL_GetTick>
 800e5fa:	0002      	movs	r2, r0
 800e5fc:	693b      	ldr	r3, [r7, #16]
 800e5fe:	1ad3      	subs	r3, r2, r3
 800e600:	4a79      	ldr	r2, [pc, #484]	@ (800e7e8 <HAL_RCC_OscConfig+0x620>)
 800e602:	4293      	cmp	r3, r2
 800e604:	d901      	bls.n	800e60a <HAL_RCC_OscConfig+0x442>
          {
            return HAL_TIMEOUT;
 800e606:	2303      	movs	r3, #3
 800e608:	e0e6      	b.n	800e7d8 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800e60a:	4b75      	ldr	r3, [pc, #468]	@ (800e7e0 <HAL_RCC_OscConfig+0x618>)
 800e60c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800e60e:	2202      	movs	r2, #2
 800e610:	4013      	ands	r3, r2
 800e612:	d0f0      	beq.n	800e5f6 <HAL_RCC_OscConfig+0x42e>
 800e614:	e013      	b.n	800e63e <HAL_RCC_OscConfig+0x476>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800e616:	f7fd f8bf 	bl	800b798 <HAL_GetTick>
 800e61a:	0003      	movs	r3, r0
 800e61c:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is disabled */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800e61e:	e009      	b.n	800e634 <HAL_RCC_OscConfig+0x46c>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800e620:	f7fd f8ba 	bl	800b798 <HAL_GetTick>
 800e624:	0002      	movs	r2, r0
 800e626:	693b      	ldr	r3, [r7, #16]
 800e628:	1ad3      	subs	r3, r2, r3
 800e62a:	4a6f      	ldr	r2, [pc, #444]	@ (800e7e8 <HAL_RCC_OscConfig+0x620>)
 800e62c:	4293      	cmp	r3, r2
 800e62e:	d901      	bls.n	800e634 <HAL_RCC_OscConfig+0x46c>
          {
            return HAL_TIMEOUT;
 800e630:	2303      	movs	r3, #3
 800e632:	e0d1      	b.n	800e7d8 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800e634:	4b6a      	ldr	r3, [pc, #424]	@ (800e7e0 <HAL_RCC_OscConfig+0x618>)
 800e636:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800e638:	2202      	movs	r2, #2
 800e63a:	4013      	ands	r3, r2
 800e63c:	d1f0      	bne.n	800e620 <HAL_RCC_OscConfig+0x458>
          }
        }
      }

      /* Restore clock configuration if changed */
      if (pwrclkchanged == SET)
 800e63e:	231f      	movs	r3, #31
 800e640:	18fb      	adds	r3, r7, r3
 800e642:	781b      	ldrb	r3, [r3, #0]
 800e644:	2b01      	cmp	r3, #1
 800e646:	d105      	bne.n	800e654 <HAL_RCC_OscConfig+0x48c>
      {
        __HAL_RCC_PWR_CLK_DISABLE();
 800e648:	4b65      	ldr	r3, [pc, #404]	@ (800e7e0 <HAL_RCC_OscConfig+0x618>)
 800e64a:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800e64c:	4b64      	ldr	r3, [pc, #400]	@ (800e7e0 <HAL_RCC_OscConfig+0x618>)
 800e64e:	4967      	ldr	r1, [pc, #412]	@ (800e7ec <HAL_RCC_OscConfig+0x624>)
 800e650:	400a      	ands	r2, r1
 800e652:	63da      	str	r2, [r3, #60]	@ 0x3c
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 800e654:	687b      	ldr	r3, [r7, #4]
 800e656:	69db      	ldr	r3, [r3, #28]
 800e658:	2b00      	cmp	r3, #0
 800e65a:	d100      	bne.n	800e65e <HAL_RCC_OscConfig+0x496>
 800e65c:	e0bb      	b.n	800e7d6 <HAL_RCC_OscConfig+0x60e>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800e65e:	4b60      	ldr	r3, [pc, #384]	@ (800e7e0 <HAL_RCC_OscConfig+0x618>)
 800e660:	689b      	ldr	r3, [r3, #8]
 800e662:	2238      	movs	r2, #56	@ 0x38
 800e664:	4013      	ands	r3, r2
 800e666:	2b10      	cmp	r3, #16
 800e668:	d100      	bne.n	800e66c <HAL_RCC_OscConfig+0x4a4>
 800e66a:	e07b      	b.n	800e764 <HAL_RCC_OscConfig+0x59c>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 800e66c:	687b      	ldr	r3, [r7, #4]
 800e66e:	69db      	ldr	r3, [r3, #28]
 800e670:	2b02      	cmp	r3, #2
 800e672:	d156      	bne.n	800e722 <HAL_RCC_OscConfig+0x55a>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
#endif /* RCC_PLLQ_SUPPORT */
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800e674:	4b5a      	ldr	r3, [pc, #360]	@ (800e7e0 <HAL_RCC_OscConfig+0x618>)
 800e676:	681a      	ldr	r2, [r3, #0]
 800e678:	4b59      	ldr	r3, [pc, #356]	@ (800e7e0 <HAL_RCC_OscConfig+0x618>)
 800e67a:	495d      	ldr	r1, [pc, #372]	@ (800e7f0 <HAL_RCC_OscConfig+0x628>)
 800e67c:	400a      	ands	r2, r1
 800e67e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800e680:	f7fd f88a 	bl	800b798 <HAL_GetTick>
 800e684:	0003      	movs	r3, r0
 800e686:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800e688:	e008      	b.n	800e69c <HAL_RCC_OscConfig+0x4d4>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800e68a:	f7fd f885 	bl	800b798 <HAL_GetTick>
 800e68e:	0002      	movs	r2, r0
 800e690:	693b      	ldr	r3, [r7, #16]
 800e692:	1ad3      	subs	r3, r2, r3
 800e694:	2b02      	cmp	r3, #2
 800e696:	d901      	bls.n	800e69c <HAL_RCC_OscConfig+0x4d4>
          {
            return HAL_TIMEOUT;
 800e698:	2303      	movs	r3, #3
 800e69a:	e09d      	b.n	800e7d8 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800e69c:	4b50      	ldr	r3, [pc, #320]	@ (800e7e0 <HAL_RCC_OscConfig+0x618>)
 800e69e:	681a      	ldr	r2, [r3, #0]
 800e6a0:	2380      	movs	r3, #128	@ 0x80
 800e6a2:	049b      	lsls	r3, r3, #18
 800e6a4:	4013      	ands	r3, r2
 800e6a6:	d1f0      	bne.n	800e68a <HAL_RCC_OscConfig+0x4c2>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLQ_SUPPORT)
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800e6a8:	4b4d      	ldr	r3, [pc, #308]	@ (800e7e0 <HAL_RCC_OscConfig+0x618>)
 800e6aa:	68db      	ldr	r3, [r3, #12]
 800e6ac:	4a51      	ldr	r2, [pc, #324]	@ (800e7f4 <HAL_RCC_OscConfig+0x62c>)
 800e6ae:	4013      	ands	r3, r2
 800e6b0:	0019      	movs	r1, r3
 800e6b2:	687b      	ldr	r3, [r7, #4]
 800e6b4:	6a1a      	ldr	r2, [r3, #32]
 800e6b6:	687b      	ldr	r3, [r7, #4]
 800e6b8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800e6ba:	431a      	orrs	r2, r3
 800e6bc:	687b      	ldr	r3, [r7, #4]
 800e6be:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800e6c0:	021b      	lsls	r3, r3, #8
 800e6c2:	431a      	orrs	r2, r3
 800e6c4:	687b      	ldr	r3, [r7, #4]
 800e6c6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800e6c8:	431a      	orrs	r2, r3
 800e6ca:	687b      	ldr	r3, [r7, #4]
 800e6cc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800e6ce:	431a      	orrs	r2, r3
 800e6d0:	687b      	ldr	r3, [r7, #4]
 800e6d2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800e6d4:	431a      	orrs	r2, r3
 800e6d6:	4b42      	ldr	r3, [pc, #264]	@ (800e7e0 <HAL_RCC_OscConfig+0x618>)
 800e6d8:	430a      	orrs	r2, r1
 800e6da:	60da      	str	r2, [r3, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLR);
#endif /* RCC_PLLQ_SUPPORT */

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800e6dc:	4b40      	ldr	r3, [pc, #256]	@ (800e7e0 <HAL_RCC_OscConfig+0x618>)
 800e6de:	681a      	ldr	r2, [r3, #0]
 800e6e0:	4b3f      	ldr	r3, [pc, #252]	@ (800e7e0 <HAL_RCC_OscConfig+0x618>)
 800e6e2:	2180      	movs	r1, #128	@ 0x80
 800e6e4:	0449      	lsls	r1, r1, #17
 800e6e6:	430a      	orrs	r2, r1
 800e6e8:	601a      	str	r2, [r3, #0]

        /* Enable PLLR Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLRCLK);
 800e6ea:	4b3d      	ldr	r3, [pc, #244]	@ (800e7e0 <HAL_RCC_OscConfig+0x618>)
 800e6ec:	68da      	ldr	r2, [r3, #12]
 800e6ee:	4b3c      	ldr	r3, [pc, #240]	@ (800e7e0 <HAL_RCC_OscConfig+0x618>)
 800e6f0:	2180      	movs	r1, #128	@ 0x80
 800e6f2:	0549      	lsls	r1, r1, #21
 800e6f4:	430a      	orrs	r2, r1
 800e6f6:	60da      	str	r2, [r3, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800e6f8:	f7fd f84e 	bl	800b798 <HAL_GetTick>
 800e6fc:	0003      	movs	r3, r0
 800e6fe:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800e700:	e008      	b.n	800e714 <HAL_RCC_OscConfig+0x54c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800e702:	f7fd f849 	bl	800b798 <HAL_GetTick>
 800e706:	0002      	movs	r2, r0
 800e708:	693b      	ldr	r3, [r7, #16]
 800e70a:	1ad3      	subs	r3, r2, r3
 800e70c:	2b02      	cmp	r3, #2
 800e70e:	d901      	bls.n	800e714 <HAL_RCC_OscConfig+0x54c>
          {
            return HAL_TIMEOUT;
 800e710:	2303      	movs	r3, #3
 800e712:	e061      	b.n	800e7d8 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800e714:	4b32      	ldr	r3, [pc, #200]	@ (800e7e0 <HAL_RCC_OscConfig+0x618>)
 800e716:	681a      	ldr	r2, [r3, #0]
 800e718:	2380      	movs	r3, #128	@ 0x80
 800e71a:	049b      	lsls	r3, r3, #18
 800e71c:	4013      	ands	r3, r2
 800e71e:	d0f0      	beq.n	800e702 <HAL_RCC_OscConfig+0x53a>
 800e720:	e059      	b.n	800e7d6 <HAL_RCC_OscConfig+0x60e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800e722:	4b2f      	ldr	r3, [pc, #188]	@ (800e7e0 <HAL_RCC_OscConfig+0x618>)
 800e724:	681a      	ldr	r2, [r3, #0]
 800e726:	4b2e      	ldr	r3, [pc, #184]	@ (800e7e0 <HAL_RCC_OscConfig+0x618>)
 800e728:	4931      	ldr	r1, [pc, #196]	@ (800e7f0 <HAL_RCC_OscConfig+0x628>)
 800e72a:	400a      	ands	r2, r1
 800e72c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800e72e:	f7fd f833 	bl	800b798 <HAL_GetTick>
 800e732:	0003      	movs	r3, r0
 800e734:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800e736:	e008      	b.n	800e74a <HAL_RCC_OscConfig+0x582>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800e738:	f7fd f82e 	bl	800b798 <HAL_GetTick>
 800e73c:	0002      	movs	r2, r0
 800e73e:	693b      	ldr	r3, [r7, #16]
 800e740:	1ad3      	subs	r3, r2, r3
 800e742:	2b02      	cmp	r3, #2
 800e744:	d901      	bls.n	800e74a <HAL_RCC_OscConfig+0x582>
          {
            return HAL_TIMEOUT;
 800e746:	2303      	movs	r3, #3
 800e748:	e046      	b.n	800e7d8 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800e74a:	4b25      	ldr	r3, [pc, #148]	@ (800e7e0 <HAL_RCC_OscConfig+0x618>)
 800e74c:	681a      	ldr	r2, [r3, #0]
 800e74e:	2380      	movs	r3, #128	@ 0x80
 800e750:	049b      	lsls	r3, r3, #18
 800e752:	4013      	ands	r3, r2
 800e754:	d1f0      	bne.n	800e738 <HAL_RCC_OscConfig+0x570>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLQ_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLPEN | RCC_PLLCFGR_PLLQEN | RCC_PLLCFGR_PLLREN);
 800e756:	4b22      	ldr	r3, [pc, #136]	@ (800e7e0 <HAL_RCC_OscConfig+0x618>)
 800e758:	68da      	ldr	r2, [r3, #12]
 800e75a:	4b21      	ldr	r3, [pc, #132]	@ (800e7e0 <HAL_RCC_OscConfig+0x618>)
 800e75c:	4926      	ldr	r1, [pc, #152]	@ (800e7f8 <HAL_RCC_OscConfig+0x630>)
 800e75e:	400a      	ands	r2, r1
 800e760:	60da      	str	r2, [r3, #12]
 800e762:	e038      	b.n	800e7d6 <HAL_RCC_OscConfig+0x60e>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800e764:	687b      	ldr	r3, [r7, #4]
 800e766:	69db      	ldr	r3, [r3, #28]
 800e768:	2b01      	cmp	r3, #1
 800e76a:	d101      	bne.n	800e770 <HAL_RCC_OscConfig+0x5a8>
      {
        return HAL_ERROR;
 800e76c:	2301      	movs	r3, #1
 800e76e:	e033      	b.n	800e7d8 <HAL_RCC_OscConfig+0x610>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        temp_pllckcfg = RCC->PLLCFGR;
 800e770:	4b1b      	ldr	r3, [pc, #108]	@ (800e7e0 <HAL_RCC_OscConfig+0x618>)
 800e772:	68db      	ldr	r3, [r3, #12]
 800e774:	617b      	str	r3, [r7, #20]
        if ((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800e776:	697b      	ldr	r3, [r7, #20]
 800e778:	2203      	movs	r2, #3
 800e77a:	401a      	ands	r2, r3
 800e77c:	687b      	ldr	r3, [r7, #4]
 800e77e:	6a1b      	ldr	r3, [r3, #32]
 800e780:	429a      	cmp	r2, r3
 800e782:	d126      	bne.n	800e7d2 <HAL_RCC_OscConfig+0x60a>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 800e784:	697b      	ldr	r3, [r7, #20]
 800e786:	2270      	movs	r2, #112	@ 0x70
 800e788:	401a      	ands	r2, r3
 800e78a:	687b      	ldr	r3, [r7, #4]
 800e78c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800e78e:	429a      	cmp	r2, r3
 800e790:	d11f      	bne.n	800e7d2 <HAL_RCC_OscConfig+0x60a>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 800e792:	697a      	ldr	r2, [r7, #20]
 800e794:	23fe      	movs	r3, #254	@ 0xfe
 800e796:	01db      	lsls	r3, r3, #7
 800e798:	401a      	ands	r2, r3
 800e79a:	687b      	ldr	r3, [r7, #4]
 800e79c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800e79e:	021b      	lsls	r3, r3, #8
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 800e7a0:	429a      	cmp	r2, r3
 800e7a2:	d116      	bne.n	800e7d2 <HAL_RCC_OscConfig+0x60a>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 800e7a4:	697a      	ldr	r2, [r7, #20]
 800e7a6:	23f8      	movs	r3, #248	@ 0xf8
 800e7a8:	039b      	lsls	r3, r3, #14
 800e7aa:	401a      	ands	r2, r3
 800e7ac:	687b      	ldr	r3, [r7, #4]
 800e7ae:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 800e7b0:	429a      	cmp	r2, r3
 800e7b2:	d10e      	bne.n	800e7d2 <HAL_RCC_OscConfig+0x60a>
#if defined (RCC_PLLQ_SUPPORT)
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
 800e7b4:	697a      	ldr	r2, [r7, #20]
 800e7b6:	23e0      	movs	r3, #224	@ 0xe0
 800e7b8:	051b      	lsls	r3, r3, #20
 800e7ba:	401a      	ands	r2, r3
 800e7bc:	687b      	ldr	r3, [r7, #4]
 800e7be:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 800e7c0:	429a      	cmp	r2, r3
 800e7c2:	d106      	bne.n	800e7d2 <HAL_RCC_OscConfig+0x60a>
#endif /* RCC_PLLQ_SUPPORT */
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != RCC_OscInitStruct->PLL.PLLR))
 800e7c4:	697b      	ldr	r3, [r7, #20]
 800e7c6:	0f5b      	lsrs	r3, r3, #29
 800e7c8:	075a      	lsls	r2, r3, #29
 800e7ca:	687b      	ldr	r3, [r7, #4]
 800e7cc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
 800e7ce:	429a      	cmp	r2, r3
 800e7d0:	d001      	beq.n	800e7d6 <HAL_RCC_OscConfig+0x60e>
        {
          return HAL_ERROR;
 800e7d2:	2301      	movs	r3, #1
 800e7d4:	e000      	b.n	800e7d8 <HAL_RCC_OscConfig+0x610>
        }
      }
    }
  }
  return HAL_OK;
 800e7d6:	2300      	movs	r3, #0
}
 800e7d8:	0018      	movs	r0, r3
 800e7da:	46bd      	mov	sp, r7
 800e7dc:	b008      	add	sp, #32
 800e7de:	bd80      	pop	{r7, pc}
 800e7e0:	40021000 	.word	0x40021000
 800e7e4:	40007000 	.word	0x40007000
 800e7e8:	00001388 	.word	0x00001388
 800e7ec:	efffffff 	.word	0xefffffff
 800e7f0:	feffffff 	.word	0xfeffffff
 800e7f4:	11c1808c 	.word	0x11c1808c
 800e7f8:	eefefffc 	.word	0xeefefffc

0800e7fc <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800e7fc:	b580      	push	{r7, lr}
 800e7fe:	b084      	sub	sp, #16
 800e800:	af00      	add	r7, sp, #0
 800e802:	6078      	str	r0, [r7, #4]
 800e804:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800e806:	687b      	ldr	r3, [r7, #4]
 800e808:	2b00      	cmp	r3, #0
 800e80a:	d101      	bne.n	800e810 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800e80c:	2301      	movs	r3, #1
 800e80e:	e0e9      	b.n	800e9e4 <HAL_RCC_ClockConfig+0x1e8>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the FLASH clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800e810:	4b76      	ldr	r3, [pc, #472]	@ (800e9ec <HAL_RCC_ClockConfig+0x1f0>)
 800e812:	681b      	ldr	r3, [r3, #0]
 800e814:	2207      	movs	r2, #7
 800e816:	4013      	ands	r3, r2
 800e818:	683a      	ldr	r2, [r7, #0]
 800e81a:	429a      	cmp	r2, r3
 800e81c:	d91e      	bls.n	800e85c <HAL_RCC_ClockConfig+0x60>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800e81e:	4b73      	ldr	r3, [pc, #460]	@ (800e9ec <HAL_RCC_ClockConfig+0x1f0>)
 800e820:	681b      	ldr	r3, [r3, #0]
 800e822:	2207      	movs	r2, #7
 800e824:	4393      	bics	r3, r2
 800e826:	0019      	movs	r1, r3
 800e828:	4b70      	ldr	r3, [pc, #448]	@ (800e9ec <HAL_RCC_ClockConfig+0x1f0>)
 800e82a:	683a      	ldr	r2, [r7, #0]
 800e82c:	430a      	orrs	r2, r1
 800e82e:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 800e830:	f7fc ffb2 	bl	800b798 <HAL_GetTick>
 800e834:	0003      	movs	r3, r0
 800e836:	60fb      	str	r3, [r7, #12]

    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 800e838:	e009      	b.n	800e84e <HAL_RCC_ClockConfig+0x52>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800e83a:	f7fc ffad 	bl	800b798 <HAL_GetTick>
 800e83e:	0002      	movs	r2, r0
 800e840:	68fb      	ldr	r3, [r7, #12]
 800e842:	1ad3      	subs	r3, r2, r3
 800e844:	4a6a      	ldr	r2, [pc, #424]	@ (800e9f0 <HAL_RCC_ClockConfig+0x1f4>)
 800e846:	4293      	cmp	r3, r2
 800e848:	d901      	bls.n	800e84e <HAL_RCC_ClockConfig+0x52>
      {
        return HAL_TIMEOUT;
 800e84a:	2303      	movs	r3, #3
 800e84c:	e0ca      	b.n	800e9e4 <HAL_RCC_ClockConfig+0x1e8>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 800e84e:	4b67      	ldr	r3, [pc, #412]	@ (800e9ec <HAL_RCC_ClockConfig+0x1f0>)
 800e850:	681b      	ldr	r3, [r3, #0]
 800e852:	2207      	movs	r2, #7
 800e854:	4013      	ands	r3, r2
 800e856:	683a      	ldr	r2, [r7, #0]
 800e858:	429a      	cmp	r2, r3
 800e85a:	d1ee      	bne.n	800e83a <HAL_RCC_ClockConfig+0x3e>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800e85c:	687b      	ldr	r3, [r7, #4]
 800e85e:	681b      	ldr	r3, [r3, #0]
 800e860:	2202      	movs	r2, #2
 800e862:	4013      	ands	r3, r2
 800e864:	d015      	beq.n	800e892 <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800e866:	687b      	ldr	r3, [r7, #4]
 800e868:	681b      	ldr	r3, [r3, #0]
 800e86a:	2204      	movs	r2, #4
 800e86c:	4013      	ands	r3, r2
 800e86e:	d006      	beq.n	800e87e <HAL_RCC_ClockConfig+0x82>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 800e870:	4b60      	ldr	r3, [pc, #384]	@ (800e9f4 <HAL_RCC_ClockConfig+0x1f8>)
 800e872:	689a      	ldr	r2, [r3, #8]
 800e874:	4b5f      	ldr	r3, [pc, #380]	@ (800e9f4 <HAL_RCC_ClockConfig+0x1f8>)
 800e876:	21e0      	movs	r1, #224	@ 0xe0
 800e878:	01c9      	lsls	r1, r1, #7
 800e87a:	430a      	orrs	r2, r1
 800e87c:	609a      	str	r2, [r3, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800e87e:	4b5d      	ldr	r3, [pc, #372]	@ (800e9f4 <HAL_RCC_ClockConfig+0x1f8>)
 800e880:	689b      	ldr	r3, [r3, #8]
 800e882:	4a5d      	ldr	r2, [pc, #372]	@ (800e9f8 <HAL_RCC_ClockConfig+0x1fc>)
 800e884:	4013      	ands	r3, r2
 800e886:	0019      	movs	r1, r3
 800e888:	687b      	ldr	r3, [r7, #4]
 800e88a:	689a      	ldr	r2, [r3, #8]
 800e88c:	4b59      	ldr	r3, [pc, #356]	@ (800e9f4 <HAL_RCC_ClockConfig+0x1f8>)
 800e88e:	430a      	orrs	r2, r1
 800e890:	609a      	str	r2, [r3, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800e892:	687b      	ldr	r3, [r7, #4]
 800e894:	681b      	ldr	r3, [r3, #0]
 800e896:	2201      	movs	r2, #1
 800e898:	4013      	ands	r3, r2
 800e89a:	d057      	beq.n	800e94c <HAL_RCC_ClockConfig+0x150>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800e89c:	687b      	ldr	r3, [r7, #4]
 800e89e:	685b      	ldr	r3, [r3, #4]
 800e8a0:	2b01      	cmp	r3, #1
 800e8a2:	d107      	bne.n	800e8b4 <HAL_RCC_ClockConfig+0xb8>
    {
      /* Check the HSE ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800e8a4:	4b53      	ldr	r3, [pc, #332]	@ (800e9f4 <HAL_RCC_ClockConfig+0x1f8>)
 800e8a6:	681a      	ldr	r2, [r3, #0]
 800e8a8:	2380      	movs	r3, #128	@ 0x80
 800e8aa:	029b      	lsls	r3, r3, #10
 800e8ac:	4013      	ands	r3, r2
 800e8ae:	d12b      	bne.n	800e908 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 800e8b0:	2301      	movs	r3, #1
 800e8b2:	e097      	b.n	800e9e4 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800e8b4:	687b      	ldr	r3, [r7, #4]
 800e8b6:	685b      	ldr	r3, [r3, #4]
 800e8b8:	2b02      	cmp	r3, #2
 800e8ba:	d107      	bne.n	800e8cc <HAL_RCC_ClockConfig+0xd0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800e8bc:	4b4d      	ldr	r3, [pc, #308]	@ (800e9f4 <HAL_RCC_ClockConfig+0x1f8>)
 800e8be:	681a      	ldr	r2, [r3, #0]
 800e8c0:	2380      	movs	r3, #128	@ 0x80
 800e8c2:	049b      	lsls	r3, r3, #18
 800e8c4:	4013      	ands	r3, r2
 800e8c6:	d11f      	bne.n	800e908 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 800e8c8:	2301      	movs	r3, #1
 800e8ca:	e08b      	b.n	800e9e4 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* HSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 800e8cc:	687b      	ldr	r3, [r7, #4]
 800e8ce:	685b      	ldr	r3, [r3, #4]
 800e8d0:	2b00      	cmp	r3, #0
 800e8d2:	d107      	bne.n	800e8e4 <HAL_RCC_ClockConfig+0xe8>
    {
      /* Check the HSI ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800e8d4:	4b47      	ldr	r3, [pc, #284]	@ (800e9f4 <HAL_RCC_ClockConfig+0x1f8>)
 800e8d6:	681a      	ldr	r2, [r3, #0]
 800e8d8:	2380      	movs	r3, #128	@ 0x80
 800e8da:	00db      	lsls	r3, r3, #3
 800e8dc:	4013      	ands	r3, r2
 800e8de:	d113      	bne.n	800e908 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 800e8e0:	2301      	movs	r3, #1
 800e8e2:	e07f      	b.n	800e9e4 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* LSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_LSI)
 800e8e4:	687b      	ldr	r3, [r7, #4]
 800e8e6:	685b      	ldr	r3, [r3, #4]
 800e8e8:	2b03      	cmp	r3, #3
 800e8ea:	d106      	bne.n	800e8fa <HAL_RCC_ClockConfig+0xfe>
    {
      /* Check the LSI ready flag */
      if (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800e8ec:	4b41      	ldr	r3, [pc, #260]	@ (800e9f4 <HAL_RCC_ClockConfig+0x1f8>)
 800e8ee:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800e8f0:	2202      	movs	r2, #2
 800e8f2:	4013      	ands	r3, r2
 800e8f4:	d108      	bne.n	800e908 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 800e8f6:	2301      	movs	r3, #1
 800e8f8:	e074      	b.n	800e9e4 <HAL_RCC_ClockConfig+0x1e8>
    }
    /* LSE is selected as System Clock Source */
    else
    {
      /* Check the LSE ready flag */
      if (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800e8fa:	4b3e      	ldr	r3, [pc, #248]	@ (800e9f4 <HAL_RCC_ClockConfig+0x1f8>)
 800e8fc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800e8fe:	2202      	movs	r2, #2
 800e900:	4013      	ands	r3, r2
 800e902:	d101      	bne.n	800e908 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 800e904:	2301      	movs	r3, #1
 800e906:	e06d      	b.n	800e9e4 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 800e908:	4b3a      	ldr	r3, [pc, #232]	@ (800e9f4 <HAL_RCC_ClockConfig+0x1f8>)
 800e90a:	689b      	ldr	r3, [r3, #8]
 800e90c:	2207      	movs	r2, #7
 800e90e:	4393      	bics	r3, r2
 800e910:	0019      	movs	r1, r3
 800e912:	687b      	ldr	r3, [r7, #4]
 800e914:	685a      	ldr	r2, [r3, #4]
 800e916:	4b37      	ldr	r3, [pc, #220]	@ (800e9f4 <HAL_RCC_ClockConfig+0x1f8>)
 800e918:	430a      	orrs	r2, r1
 800e91a:	609a      	str	r2, [r3, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800e91c:	f7fc ff3c 	bl	800b798 <HAL_GetTick>
 800e920:	0003      	movs	r3, r0
 800e922:	60fb      	str	r3, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800e924:	e009      	b.n	800e93a <HAL_RCC_ClockConfig+0x13e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800e926:	f7fc ff37 	bl	800b798 <HAL_GetTick>
 800e92a:	0002      	movs	r2, r0
 800e92c:	68fb      	ldr	r3, [r7, #12]
 800e92e:	1ad3      	subs	r3, r2, r3
 800e930:	4a2f      	ldr	r2, [pc, #188]	@ (800e9f0 <HAL_RCC_ClockConfig+0x1f4>)
 800e932:	4293      	cmp	r3, r2
 800e934:	d901      	bls.n	800e93a <HAL_RCC_ClockConfig+0x13e>
      {
        return HAL_TIMEOUT;
 800e936:	2303      	movs	r3, #3
 800e938:	e054      	b.n	800e9e4 <HAL_RCC_ClockConfig+0x1e8>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800e93a:	4b2e      	ldr	r3, [pc, #184]	@ (800e9f4 <HAL_RCC_ClockConfig+0x1f8>)
 800e93c:	689b      	ldr	r3, [r3, #8]
 800e93e:	2238      	movs	r2, #56	@ 0x38
 800e940:	401a      	ands	r2, r3
 800e942:	687b      	ldr	r3, [r7, #4]
 800e944:	685b      	ldr	r3, [r3, #4]
 800e946:	00db      	lsls	r3, r3, #3
 800e948:	429a      	cmp	r2, r3
 800e94a:	d1ec      	bne.n	800e926 <HAL_RCC_ClockConfig+0x12a>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800e94c:	4b27      	ldr	r3, [pc, #156]	@ (800e9ec <HAL_RCC_ClockConfig+0x1f0>)
 800e94e:	681b      	ldr	r3, [r3, #0]
 800e950:	2207      	movs	r2, #7
 800e952:	4013      	ands	r3, r2
 800e954:	683a      	ldr	r2, [r7, #0]
 800e956:	429a      	cmp	r2, r3
 800e958:	d21e      	bcs.n	800e998 <HAL_RCC_ClockConfig+0x19c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800e95a:	4b24      	ldr	r3, [pc, #144]	@ (800e9ec <HAL_RCC_ClockConfig+0x1f0>)
 800e95c:	681b      	ldr	r3, [r3, #0]
 800e95e:	2207      	movs	r2, #7
 800e960:	4393      	bics	r3, r2
 800e962:	0019      	movs	r1, r3
 800e964:	4b21      	ldr	r3, [pc, #132]	@ (800e9ec <HAL_RCC_ClockConfig+0x1f0>)
 800e966:	683a      	ldr	r2, [r7, #0]
 800e968:	430a      	orrs	r2, r1
 800e96a:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 800e96c:	f7fc ff14 	bl	800b798 <HAL_GetTick>
 800e970:	0003      	movs	r3, r0
 800e972:	60fb      	str	r3, [r7, #12]

    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 800e974:	e009      	b.n	800e98a <HAL_RCC_ClockConfig+0x18e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800e976:	f7fc ff0f 	bl	800b798 <HAL_GetTick>
 800e97a:	0002      	movs	r2, r0
 800e97c:	68fb      	ldr	r3, [r7, #12]
 800e97e:	1ad3      	subs	r3, r2, r3
 800e980:	4a1b      	ldr	r2, [pc, #108]	@ (800e9f0 <HAL_RCC_ClockConfig+0x1f4>)
 800e982:	4293      	cmp	r3, r2
 800e984:	d901      	bls.n	800e98a <HAL_RCC_ClockConfig+0x18e>
      {
        return HAL_TIMEOUT;
 800e986:	2303      	movs	r3, #3
 800e988:	e02c      	b.n	800e9e4 <HAL_RCC_ClockConfig+0x1e8>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 800e98a:	4b18      	ldr	r3, [pc, #96]	@ (800e9ec <HAL_RCC_ClockConfig+0x1f0>)
 800e98c:	681b      	ldr	r3, [r3, #0]
 800e98e:	2207      	movs	r2, #7
 800e990:	4013      	ands	r3, r2
 800e992:	683a      	ldr	r2, [r7, #0]
 800e994:	429a      	cmp	r2, r3
 800e996:	d1ee      	bne.n	800e976 <HAL_RCC_ClockConfig+0x17a>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800e998:	687b      	ldr	r3, [r7, #4]
 800e99a:	681b      	ldr	r3, [r3, #0]
 800e99c:	2204      	movs	r2, #4
 800e99e:	4013      	ands	r3, r2
 800e9a0:	d009      	beq.n	800e9b6 <HAL_RCC_ClockConfig+0x1ba>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 800e9a2:	4b14      	ldr	r3, [pc, #80]	@ (800e9f4 <HAL_RCC_ClockConfig+0x1f8>)
 800e9a4:	689b      	ldr	r3, [r3, #8]
 800e9a6:	4a15      	ldr	r2, [pc, #84]	@ (800e9fc <HAL_RCC_ClockConfig+0x200>)
 800e9a8:	4013      	ands	r3, r2
 800e9aa:	0019      	movs	r1, r3
 800e9ac:	687b      	ldr	r3, [r7, #4]
 800e9ae:	68da      	ldr	r2, [r3, #12]
 800e9b0:	4b10      	ldr	r3, [pc, #64]	@ (800e9f4 <HAL_RCC_ClockConfig+0x1f8>)
 800e9b2:	430a      	orrs	r2, r1
 800e9b4:	609a      	str	r2, [r3, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = (HAL_RCC_GetSysClockFreq() >> ((AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos]) & 0x1FU));
 800e9b6:	f000 f829 	bl	800ea0c <HAL_RCC_GetSysClockFreq>
 800e9ba:	0001      	movs	r1, r0
 800e9bc:	4b0d      	ldr	r3, [pc, #52]	@ (800e9f4 <HAL_RCC_ClockConfig+0x1f8>)
 800e9be:	689b      	ldr	r3, [r3, #8]
 800e9c0:	0a1b      	lsrs	r3, r3, #8
 800e9c2:	220f      	movs	r2, #15
 800e9c4:	401a      	ands	r2, r3
 800e9c6:	4b0e      	ldr	r3, [pc, #56]	@ (800ea00 <HAL_RCC_ClockConfig+0x204>)
 800e9c8:	0092      	lsls	r2, r2, #2
 800e9ca:	58d3      	ldr	r3, [r2, r3]
 800e9cc:	221f      	movs	r2, #31
 800e9ce:	4013      	ands	r3, r2
 800e9d0:	000a      	movs	r2, r1
 800e9d2:	40da      	lsrs	r2, r3
 800e9d4:	4b0b      	ldr	r3, [pc, #44]	@ (800ea04 <HAL_RCC_ClockConfig+0x208>)
 800e9d6:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 800e9d8:	4b0b      	ldr	r3, [pc, #44]	@ (800ea08 <HAL_RCC_ClockConfig+0x20c>)
 800e9da:	681b      	ldr	r3, [r3, #0]
 800e9dc:	0018      	movs	r0, r3
 800e9de:	f7fc fe7f 	bl	800b6e0 <HAL_InitTick>
 800e9e2:	0003      	movs	r3, r0
}
 800e9e4:	0018      	movs	r0, r3
 800e9e6:	46bd      	mov	sp, r7
 800e9e8:	b004      	add	sp, #16
 800e9ea:	bd80      	pop	{r7, pc}
 800e9ec:	40022000 	.word	0x40022000
 800e9f0:	00001388 	.word	0x00001388
 800e9f4:	40021000 	.word	0x40021000
 800e9f8:	fffff0ff 	.word	0xfffff0ff
 800e9fc:	ffff8fff 	.word	0xffff8fff
 800ea00:	0801731c 	.word	0x0801731c
 800ea04:	20000010 	.word	0x20000010
 800ea08:	20000014 	.word	0x20000014

0800ea0c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800ea0c:	b580      	push	{r7, lr}
 800ea0e:	b086      	sub	sp, #24
 800ea10:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm, hsidiv;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 800ea12:	4b3c      	ldr	r3, [pc, #240]	@ (800eb04 <HAL_RCC_GetSysClockFreq+0xf8>)
 800ea14:	689b      	ldr	r3, [r3, #8]
 800ea16:	2238      	movs	r2, #56	@ 0x38
 800ea18:	4013      	ands	r3, r2
 800ea1a:	d10f      	bne.n	800ea3c <HAL_RCC_GetSysClockFreq+0x30>
  {
    /* HSISYS can be derived for HSI16 */
    hsidiv = (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos));
 800ea1c:	4b39      	ldr	r3, [pc, #228]	@ (800eb04 <HAL_RCC_GetSysClockFreq+0xf8>)
 800ea1e:	681b      	ldr	r3, [r3, #0]
 800ea20:	0adb      	lsrs	r3, r3, #11
 800ea22:	2207      	movs	r2, #7
 800ea24:	4013      	ands	r3, r2
 800ea26:	2201      	movs	r2, #1
 800ea28:	409a      	lsls	r2, r3
 800ea2a:	0013      	movs	r3, r2
 800ea2c:	603b      	str	r3, [r7, #0]

    /* HSI used as system clock source */
    sysclockfreq = (HSI_VALUE / hsidiv);
 800ea2e:	6839      	ldr	r1, [r7, #0]
 800ea30:	4835      	ldr	r0, [pc, #212]	@ (800eb08 <HAL_RCC_GetSysClockFreq+0xfc>)
 800ea32:	f7f1 fb85 	bl	8000140 <__udivsi3>
 800ea36:	0003      	movs	r3, r0
 800ea38:	613b      	str	r3, [r7, #16]
 800ea3a:	e05d      	b.n	800eaf8 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 800ea3c:	4b31      	ldr	r3, [pc, #196]	@ (800eb04 <HAL_RCC_GetSysClockFreq+0xf8>)
 800ea3e:	689b      	ldr	r3, [r3, #8]
 800ea40:	2238      	movs	r2, #56	@ 0x38
 800ea42:	4013      	ands	r3, r2
 800ea44:	2b08      	cmp	r3, #8
 800ea46:	d102      	bne.n	800ea4e <HAL_RCC_GetSysClockFreq+0x42>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 800ea48:	4b30      	ldr	r3, [pc, #192]	@ (800eb0c <HAL_RCC_GetSysClockFreq+0x100>)
 800ea4a:	613b      	str	r3, [r7, #16]
 800ea4c:	e054      	b.n	800eaf8 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800ea4e:	4b2d      	ldr	r3, [pc, #180]	@ (800eb04 <HAL_RCC_GetSysClockFreq+0xf8>)
 800ea50:	689b      	ldr	r3, [r3, #8]
 800ea52:	2238      	movs	r2, #56	@ 0x38
 800ea54:	4013      	ands	r3, r2
 800ea56:	2b10      	cmp	r3, #16
 800ea58:	d138      	bne.n	800eacc <HAL_RCC_GetSysClockFreq+0xc0>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC);
 800ea5a:	4b2a      	ldr	r3, [pc, #168]	@ (800eb04 <HAL_RCC_GetSysClockFreq+0xf8>)
 800ea5c:	68db      	ldr	r3, [r3, #12]
 800ea5e:	2203      	movs	r2, #3
 800ea60:	4013      	ands	r3, r2
 800ea62:	60fb      	str	r3, [r7, #12]
    pllm = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 800ea64:	4b27      	ldr	r3, [pc, #156]	@ (800eb04 <HAL_RCC_GetSysClockFreq+0xf8>)
 800ea66:	68db      	ldr	r3, [r3, #12]
 800ea68:	091b      	lsrs	r3, r3, #4
 800ea6a:	2207      	movs	r2, #7
 800ea6c:	4013      	ands	r3, r2
 800ea6e:	3301      	adds	r3, #1
 800ea70:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 800ea72:	68fb      	ldr	r3, [r7, #12]
 800ea74:	2b03      	cmp	r3, #3
 800ea76:	d10d      	bne.n	800ea94 <HAL_RCC_GetSysClockFreq+0x88>
    {
      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800ea78:	68b9      	ldr	r1, [r7, #8]
 800ea7a:	4824      	ldr	r0, [pc, #144]	@ (800eb0c <HAL_RCC_GetSysClockFreq+0x100>)
 800ea7c:	f7f1 fb60 	bl	8000140 <__udivsi3>
 800ea80:	0003      	movs	r3, r0
 800ea82:	0019      	movs	r1, r3
 800ea84:	4b1f      	ldr	r3, [pc, #124]	@ (800eb04 <HAL_RCC_GetSysClockFreq+0xf8>)
 800ea86:	68db      	ldr	r3, [r3, #12]
 800ea88:	0a1b      	lsrs	r3, r3, #8
 800ea8a:	227f      	movs	r2, #127	@ 0x7f
 800ea8c:	4013      	ands	r3, r2
 800ea8e:	434b      	muls	r3, r1
 800ea90:	617b      	str	r3, [r7, #20]
        break;
 800ea92:	e00d      	b.n	800eab0 <HAL_RCC_GetSysClockFreq+0xa4>

      case RCC_PLLSOURCE_HSI:  /* HSI16 used as PLL clock source */
      default:                 /* HSI16 used as PLL clock source */
        pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos) ;
 800ea94:	68b9      	ldr	r1, [r7, #8]
 800ea96:	481c      	ldr	r0, [pc, #112]	@ (800eb08 <HAL_RCC_GetSysClockFreq+0xfc>)
 800ea98:	f7f1 fb52 	bl	8000140 <__udivsi3>
 800ea9c:	0003      	movs	r3, r0
 800ea9e:	0019      	movs	r1, r3
 800eaa0:	4b18      	ldr	r3, [pc, #96]	@ (800eb04 <HAL_RCC_GetSysClockFreq+0xf8>)
 800eaa2:	68db      	ldr	r3, [r3, #12]
 800eaa4:	0a1b      	lsrs	r3, r3, #8
 800eaa6:	227f      	movs	r2, #127	@ 0x7f
 800eaa8:	4013      	ands	r3, r2
 800eaaa:	434b      	muls	r3, r1
 800eaac:	617b      	str	r3, [r7, #20]
        break;
 800eaae:	46c0      	nop			@ (mov r8, r8)
    }
    pllr = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U);
 800eab0:	4b14      	ldr	r3, [pc, #80]	@ (800eb04 <HAL_RCC_GetSysClockFreq+0xf8>)
 800eab2:	68db      	ldr	r3, [r3, #12]
 800eab4:	0f5b      	lsrs	r3, r3, #29
 800eab6:	2207      	movs	r2, #7
 800eab8:	4013      	ands	r3, r2
 800eaba:	3301      	adds	r3, #1
 800eabc:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco / pllr;
 800eabe:	6879      	ldr	r1, [r7, #4]
 800eac0:	6978      	ldr	r0, [r7, #20]
 800eac2:	f7f1 fb3d 	bl	8000140 <__udivsi3>
 800eac6:	0003      	movs	r3, r0
 800eac8:	613b      	str	r3, [r7, #16]
 800eaca:	e015      	b.n	800eaf8 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSE)
 800eacc:	4b0d      	ldr	r3, [pc, #52]	@ (800eb04 <HAL_RCC_GetSysClockFreq+0xf8>)
 800eace:	689b      	ldr	r3, [r3, #8]
 800ead0:	2238      	movs	r2, #56	@ 0x38
 800ead2:	4013      	ands	r3, r2
 800ead4:	2b20      	cmp	r3, #32
 800ead6:	d103      	bne.n	800eae0 <HAL_RCC_GetSysClockFreq+0xd4>
  {
    /* LSE used as system clock source */
    sysclockfreq = LSE_VALUE;
 800ead8:	2380      	movs	r3, #128	@ 0x80
 800eada:	021b      	lsls	r3, r3, #8
 800eadc:	613b      	str	r3, [r7, #16]
 800eade:	e00b      	b.n	800eaf8 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSI)
 800eae0:	4b08      	ldr	r3, [pc, #32]	@ (800eb04 <HAL_RCC_GetSysClockFreq+0xf8>)
 800eae2:	689b      	ldr	r3, [r3, #8]
 800eae4:	2238      	movs	r2, #56	@ 0x38
 800eae6:	4013      	ands	r3, r2
 800eae8:	2b18      	cmp	r3, #24
 800eaea:	d103      	bne.n	800eaf4 <HAL_RCC_GetSysClockFreq+0xe8>
  {
    /* LSI used as system clock source */
    sysclockfreq = LSI_VALUE;
 800eaec:	23fa      	movs	r3, #250	@ 0xfa
 800eaee:	01db      	lsls	r3, r3, #7
 800eaf0:	613b      	str	r3, [r7, #16]
 800eaf2:	e001      	b.n	800eaf8 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else
  {
    sysclockfreq = 0U;
 800eaf4:	2300      	movs	r3, #0
 800eaf6:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 800eaf8:	693b      	ldr	r3, [r7, #16]
}
 800eafa:	0018      	movs	r0, r3
 800eafc:	46bd      	mov	sp, r7
 800eafe:	b006      	add	sp, #24
 800eb00:	bd80      	pop	{r7, pc}
 800eb02:	46c0      	nop			@ (mov r8, r8)
 800eb04:	40021000 	.word	0x40021000
 800eb08:	00f42400 	.word	0x00f42400
 800eb0c:	007a1200 	.word	0x007a1200

0800eb10 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800eb10:	b580      	push	{r7, lr}
 800eb12:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800eb14:	4b02      	ldr	r3, [pc, #8]	@ (800eb20 <HAL_RCC_GetHCLKFreq+0x10>)
 800eb16:	681b      	ldr	r3, [r3, #0]
}
 800eb18:	0018      	movs	r0, r3
 800eb1a:	46bd      	mov	sp, r7
 800eb1c:	bd80      	pop	{r7, pc}
 800eb1e:	46c0      	nop			@ (mov r8, r8)
 800eb20:	20000010 	.word	0x20000010

0800eb24 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800eb24:	b5b0      	push	{r4, r5, r7, lr}
 800eb26:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return ((uint32_t)(__LL_RCC_CALC_PCLK1_FREQ(HAL_RCC_GetHCLKFreq(), LL_RCC_GetAPB1Prescaler())));
 800eb28:	f7ff fff2 	bl	800eb10 <HAL_RCC_GetHCLKFreq>
 800eb2c:	0004      	movs	r4, r0
 800eb2e:	f7ff fb3f 	bl	800e1b0 <LL_RCC_GetAPB1Prescaler>
 800eb32:	0003      	movs	r3, r0
 800eb34:	0b1a      	lsrs	r2, r3, #12
 800eb36:	4b05      	ldr	r3, [pc, #20]	@ (800eb4c <HAL_RCC_GetPCLK1Freq+0x28>)
 800eb38:	0092      	lsls	r2, r2, #2
 800eb3a:	58d3      	ldr	r3, [r2, r3]
 800eb3c:	221f      	movs	r2, #31
 800eb3e:	4013      	ands	r3, r2
 800eb40:	40dc      	lsrs	r4, r3
 800eb42:	0023      	movs	r3, r4
}
 800eb44:	0018      	movs	r0, r3
 800eb46:	46bd      	mov	sp, r7
 800eb48:	bdb0      	pop	{r4, r5, r7, pc}
 800eb4a:	46c0      	nop			@ (mov r8, r8)
 800eb4c:	0801735c 	.word	0x0801735c

0800eb50 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800eb50:	b580      	push	{r7, lr}
 800eb52:	b086      	sub	sp, #24
 800eb54:	af00      	add	r7, sp, #0
 800eb56:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret    = HAL_OK;   /* Intermediate status */
 800eb58:	2313      	movs	r3, #19
 800eb5a:	18fb      	adds	r3, r7, r3
 800eb5c:	2200      	movs	r2, #0
 800eb5e:	701a      	strb	r2, [r3, #0]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 800eb60:	2312      	movs	r3, #18
 800eb62:	18fb      	adds	r3, r7, r3
 800eb64:	2200      	movs	r2, #0
 800eb66:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 800eb68:	687b      	ldr	r3, [r7, #4]
 800eb6a:	681a      	ldr	r2, [r3, #0]
 800eb6c:	2380      	movs	r3, #128	@ 0x80
 800eb6e:	029b      	lsls	r3, r3, #10
 800eb70:	4013      	ands	r3, r2
 800eb72:	d100      	bne.n	800eb76 <HAL_RCCEx_PeriphCLKConfig+0x26>
 800eb74:	e0a3      	b.n	800ecbe <HAL_RCCEx_PeriphCLKConfig+0x16e>
  {
    FlagStatus       pwrclkchanged = RESET;
 800eb76:	2011      	movs	r0, #17
 800eb78:	183b      	adds	r3, r7, r0
 800eb7a:	2200      	movs	r2, #0
 800eb7c:	701a      	strb	r2, [r3, #0]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800eb7e:	4bc3      	ldr	r3, [pc, #780]	@ (800ee8c <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 800eb80:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800eb82:	2380      	movs	r3, #128	@ 0x80
 800eb84:	055b      	lsls	r3, r3, #21
 800eb86:	4013      	ands	r3, r2
 800eb88:	d110      	bne.n	800ebac <HAL_RCCEx_PeriphCLKConfig+0x5c>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800eb8a:	4bc0      	ldr	r3, [pc, #768]	@ (800ee8c <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 800eb8c:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800eb8e:	4bbf      	ldr	r3, [pc, #764]	@ (800ee8c <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 800eb90:	2180      	movs	r1, #128	@ 0x80
 800eb92:	0549      	lsls	r1, r1, #21
 800eb94:	430a      	orrs	r2, r1
 800eb96:	63da      	str	r2, [r3, #60]	@ 0x3c
 800eb98:	4bbc      	ldr	r3, [pc, #752]	@ (800ee8c <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 800eb9a:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800eb9c:	2380      	movs	r3, #128	@ 0x80
 800eb9e:	055b      	lsls	r3, r3, #21
 800eba0:	4013      	ands	r3, r2
 800eba2:	60bb      	str	r3, [r7, #8]
 800eba4:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800eba6:	183b      	adds	r3, r7, r0
 800eba8:	2201      	movs	r2, #1
 800ebaa:	701a      	strb	r2, [r3, #0]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800ebac:	4bb8      	ldr	r3, [pc, #736]	@ (800ee90 <HAL_RCCEx_PeriphCLKConfig+0x340>)
 800ebae:	681a      	ldr	r2, [r3, #0]
 800ebb0:	4bb7      	ldr	r3, [pc, #732]	@ (800ee90 <HAL_RCCEx_PeriphCLKConfig+0x340>)
 800ebb2:	2180      	movs	r1, #128	@ 0x80
 800ebb4:	0049      	lsls	r1, r1, #1
 800ebb6:	430a      	orrs	r2, r1
 800ebb8:	601a      	str	r2, [r3, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800ebba:	f7fc fded 	bl	800b798 <HAL_GetTick>
 800ebbe:	0003      	movs	r3, r0
 800ebc0:	60fb      	str	r3, [r7, #12]

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800ebc2:	e00b      	b.n	800ebdc <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800ebc4:	f7fc fde8 	bl	800b798 <HAL_GetTick>
 800ebc8:	0002      	movs	r2, r0
 800ebca:	68fb      	ldr	r3, [r7, #12]
 800ebcc:	1ad3      	subs	r3, r2, r3
 800ebce:	2b02      	cmp	r3, #2
 800ebd0:	d904      	bls.n	800ebdc <HAL_RCCEx_PeriphCLKConfig+0x8c>
      {
        ret = HAL_TIMEOUT;
 800ebd2:	2313      	movs	r3, #19
 800ebd4:	18fb      	adds	r3, r7, r3
 800ebd6:	2203      	movs	r2, #3
 800ebd8:	701a      	strb	r2, [r3, #0]
        break;
 800ebda:	e005      	b.n	800ebe8 <HAL_RCCEx_PeriphCLKConfig+0x98>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800ebdc:	4bac      	ldr	r3, [pc, #688]	@ (800ee90 <HAL_RCCEx_PeriphCLKConfig+0x340>)
 800ebde:	681a      	ldr	r2, [r3, #0]
 800ebe0:	2380      	movs	r3, #128	@ 0x80
 800ebe2:	005b      	lsls	r3, r3, #1
 800ebe4:	4013      	ands	r3, r2
 800ebe6:	d0ed      	beq.n	800ebc4 <HAL_RCCEx_PeriphCLKConfig+0x74>
      }
    }

    if (ret == HAL_OK)
 800ebe8:	2313      	movs	r3, #19
 800ebea:	18fb      	adds	r3, r7, r3
 800ebec:	781b      	ldrb	r3, [r3, #0]
 800ebee:	2b00      	cmp	r3, #0
 800ebf0:	d154      	bne.n	800ec9c <HAL_RCCEx_PeriphCLKConfig+0x14c>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 800ebf2:	4ba6      	ldr	r3, [pc, #664]	@ (800ee8c <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 800ebf4:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 800ebf6:	23c0      	movs	r3, #192	@ 0xc0
 800ebf8:	009b      	lsls	r3, r3, #2
 800ebfa:	4013      	ands	r3, r2
 800ebfc:	617b      	str	r3, [r7, #20]

      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if ((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 800ebfe:	697b      	ldr	r3, [r7, #20]
 800ec00:	2b00      	cmp	r3, #0
 800ec02:	d019      	beq.n	800ec38 <HAL_RCCEx_PeriphCLKConfig+0xe8>
 800ec04:	687b      	ldr	r3, [r7, #4]
 800ec06:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800ec08:	697a      	ldr	r2, [r7, #20]
 800ec0a:	429a      	cmp	r2, r3
 800ec0c:	d014      	beq.n	800ec38 <HAL_RCCEx_PeriphCLKConfig+0xe8>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 800ec0e:	4b9f      	ldr	r3, [pc, #636]	@ (800ee8c <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 800ec10:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800ec12:	4aa0      	ldr	r2, [pc, #640]	@ (800ee94 <HAL_RCCEx_PeriphCLKConfig+0x344>)
 800ec14:	4013      	ands	r3, r2
 800ec16:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 800ec18:	4b9c      	ldr	r3, [pc, #624]	@ (800ee8c <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 800ec1a:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 800ec1c:	4b9b      	ldr	r3, [pc, #620]	@ (800ee8c <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 800ec1e:	2180      	movs	r1, #128	@ 0x80
 800ec20:	0249      	lsls	r1, r1, #9
 800ec22:	430a      	orrs	r2, r1
 800ec24:	65da      	str	r2, [r3, #92]	@ 0x5c
        __HAL_RCC_BACKUPRESET_RELEASE();
 800ec26:	4b99      	ldr	r3, [pc, #612]	@ (800ee8c <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 800ec28:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 800ec2a:	4b98      	ldr	r3, [pc, #608]	@ (800ee8c <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 800ec2c:	499a      	ldr	r1, [pc, #616]	@ (800ee98 <HAL_RCCEx_PeriphCLKConfig+0x348>)
 800ec2e:	400a      	ands	r2, r1
 800ec30:	65da      	str	r2, [r3, #92]	@ 0x5c
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 800ec32:	4b96      	ldr	r3, [pc, #600]	@ (800ee8c <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 800ec34:	697a      	ldr	r2, [r7, #20]
 800ec36:	65da      	str	r2, [r3, #92]	@ 0x5c
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 800ec38:	697b      	ldr	r3, [r7, #20]
 800ec3a:	2201      	movs	r2, #1
 800ec3c:	4013      	ands	r3, r2
 800ec3e:	d016      	beq.n	800ec6e <HAL_RCCEx_PeriphCLKConfig+0x11e>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800ec40:	f7fc fdaa 	bl	800b798 <HAL_GetTick>
 800ec44:	0003      	movs	r3, r0
 800ec46:	60fb      	str	r3, [r7, #12]

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800ec48:	e00c      	b.n	800ec64 <HAL_RCCEx_PeriphCLKConfig+0x114>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800ec4a:	f7fc fda5 	bl	800b798 <HAL_GetTick>
 800ec4e:	0002      	movs	r2, r0
 800ec50:	68fb      	ldr	r3, [r7, #12]
 800ec52:	1ad3      	subs	r3, r2, r3
 800ec54:	4a91      	ldr	r2, [pc, #580]	@ (800ee9c <HAL_RCCEx_PeriphCLKConfig+0x34c>)
 800ec56:	4293      	cmp	r3, r2
 800ec58:	d904      	bls.n	800ec64 <HAL_RCCEx_PeriphCLKConfig+0x114>
          {
            ret = HAL_TIMEOUT;
 800ec5a:	2313      	movs	r3, #19
 800ec5c:	18fb      	adds	r3, r7, r3
 800ec5e:	2203      	movs	r2, #3
 800ec60:	701a      	strb	r2, [r3, #0]
            break;
 800ec62:	e004      	b.n	800ec6e <HAL_RCCEx_PeriphCLKConfig+0x11e>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800ec64:	4b89      	ldr	r3, [pc, #548]	@ (800ee8c <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 800ec66:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800ec68:	2202      	movs	r2, #2
 800ec6a:	4013      	ands	r3, r2
 800ec6c:	d0ed      	beq.n	800ec4a <HAL_RCCEx_PeriphCLKConfig+0xfa>
          }
        }
      }

      if (ret == HAL_OK)
 800ec6e:	2313      	movs	r3, #19
 800ec70:	18fb      	adds	r3, r7, r3
 800ec72:	781b      	ldrb	r3, [r3, #0]
 800ec74:	2b00      	cmp	r3, #0
 800ec76:	d10a      	bne.n	800ec8e <HAL_RCCEx_PeriphCLKConfig+0x13e>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800ec78:	4b84      	ldr	r3, [pc, #528]	@ (800ee8c <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 800ec7a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800ec7c:	4a85      	ldr	r2, [pc, #532]	@ (800ee94 <HAL_RCCEx_PeriphCLKConfig+0x344>)
 800ec7e:	4013      	ands	r3, r2
 800ec80:	0019      	movs	r1, r3
 800ec82:	687b      	ldr	r3, [r7, #4]
 800ec84:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800ec86:	4b81      	ldr	r3, [pc, #516]	@ (800ee8c <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 800ec88:	430a      	orrs	r2, r1
 800ec8a:	65da      	str	r2, [r3, #92]	@ 0x5c
 800ec8c:	e00c      	b.n	800eca8 <HAL_RCCEx_PeriphCLKConfig+0x158>
      }
      else
      {
        /* set overall return value */
        status = ret;
 800ec8e:	2312      	movs	r3, #18
 800ec90:	18fb      	adds	r3, r7, r3
 800ec92:	2213      	movs	r2, #19
 800ec94:	18ba      	adds	r2, r7, r2
 800ec96:	7812      	ldrb	r2, [r2, #0]
 800ec98:	701a      	strb	r2, [r3, #0]
 800ec9a:	e005      	b.n	800eca8 <HAL_RCCEx_PeriphCLKConfig+0x158>
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 800ec9c:	2312      	movs	r3, #18
 800ec9e:	18fb      	adds	r3, r7, r3
 800eca0:	2213      	movs	r2, #19
 800eca2:	18ba      	adds	r2, r7, r2
 800eca4:	7812      	ldrb	r2, [r2, #0]
 800eca6:	701a      	strb	r2, [r3, #0]
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 800eca8:	2311      	movs	r3, #17
 800ecaa:	18fb      	adds	r3, r7, r3
 800ecac:	781b      	ldrb	r3, [r3, #0]
 800ecae:	2b01      	cmp	r3, #1
 800ecb0:	d105      	bne.n	800ecbe <HAL_RCCEx_PeriphCLKConfig+0x16e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800ecb2:	4b76      	ldr	r3, [pc, #472]	@ (800ee8c <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 800ecb4:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800ecb6:	4b75      	ldr	r3, [pc, #468]	@ (800ee8c <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 800ecb8:	4979      	ldr	r1, [pc, #484]	@ (800eea0 <HAL_RCCEx_PeriphCLKConfig+0x350>)
 800ecba:	400a      	ands	r2, r1
 800ecbc:	63da      	str	r2, [r3, #60]	@ 0x3c
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800ecbe:	687b      	ldr	r3, [r7, #4]
 800ecc0:	681b      	ldr	r3, [r3, #0]
 800ecc2:	2201      	movs	r2, #1
 800ecc4:	4013      	ands	r3, r2
 800ecc6:	d009      	beq.n	800ecdc <HAL_RCCEx_PeriphCLKConfig+0x18c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800ecc8:	4b70      	ldr	r3, [pc, #448]	@ (800ee8c <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 800ecca:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800eccc:	2203      	movs	r2, #3
 800ecce:	4393      	bics	r3, r2
 800ecd0:	0019      	movs	r1, r3
 800ecd2:	687b      	ldr	r3, [r7, #4]
 800ecd4:	685a      	ldr	r2, [r3, #4]
 800ecd6:	4b6d      	ldr	r3, [pc, #436]	@ (800ee8c <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 800ecd8:	430a      	orrs	r2, r1
 800ecda:	655a      	str	r2, [r3, #84]	@ 0x54
  }

#if defined(RCC_CCIPR_USART2SEL)
  /*-------------------------- USART2 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 800ecdc:	687b      	ldr	r3, [r7, #4]
 800ecde:	681b      	ldr	r3, [r3, #0]
 800ece0:	2202      	movs	r2, #2
 800ece2:	4013      	ands	r3, r2
 800ece4:	d009      	beq.n	800ecfa <HAL_RCCEx_PeriphCLKConfig+0x1aa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 800ece6:	4b69      	ldr	r3, [pc, #420]	@ (800ee8c <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 800ece8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800ecea:	220c      	movs	r2, #12
 800ecec:	4393      	bics	r3, r2
 800ecee:	0019      	movs	r1, r3
 800ecf0:	687b      	ldr	r3, [r7, #4]
 800ecf2:	689a      	ldr	r2, [r3, #8]
 800ecf4:	4b65      	ldr	r3, [pc, #404]	@ (800ee8c <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 800ecf6:	430a      	orrs	r2, r1
 800ecf8:	655a      	str	r2, [r3, #84]	@ 0x54
  }
#endif /* RCC_CCIPR_USART3SEL */

#if defined(LPUART1)
  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 800ecfa:	687b      	ldr	r3, [r7, #4]
 800ecfc:	681b      	ldr	r3, [r3, #0]
 800ecfe:	2210      	movs	r2, #16
 800ed00:	4013      	ands	r3, r2
 800ed02:	d009      	beq.n	800ed18 <HAL_RCCEx_PeriphCLKConfig+0x1c8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 800ed04:	4b61      	ldr	r3, [pc, #388]	@ (800ee8c <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 800ed06:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800ed08:	4a66      	ldr	r2, [pc, #408]	@ (800eea4 <HAL_RCCEx_PeriphCLKConfig+0x354>)
 800ed0a:	4013      	ands	r3, r2
 800ed0c:	0019      	movs	r1, r3
 800ed0e:	687b      	ldr	r3, [r7, #4]
 800ed10:	68da      	ldr	r2, [r3, #12]
 800ed12:	4b5e      	ldr	r3, [pc, #376]	@ (800ee8c <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 800ed14:	430a      	orrs	r2, r1
 800ed16:	655a      	str	r2, [r3, #84]	@ 0x54
  }
#endif /* LPUART2 */

#if defined(RCC_CCIPR_LPTIM1SEL)
  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 800ed18:	687b      	ldr	r3, [r7, #4]
 800ed1a:	681a      	ldr	r2, [r3, #0]
 800ed1c:	2380      	movs	r3, #128	@ 0x80
 800ed1e:	009b      	lsls	r3, r3, #2
 800ed20:	4013      	ands	r3, r2
 800ed22:	d009      	beq.n	800ed38 <HAL_RCCEx_PeriphCLKConfig+0x1e8>
  {
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800ed24:	4b59      	ldr	r3, [pc, #356]	@ (800ee8c <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 800ed26:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800ed28:	4a5f      	ldr	r2, [pc, #380]	@ (800eea8 <HAL_RCCEx_PeriphCLKConfig+0x358>)
 800ed2a:	4013      	ands	r3, r2
 800ed2c:	0019      	movs	r1, r3
 800ed2e:	687b      	ldr	r3, [r7, #4]
 800ed30:	699a      	ldr	r2, [r3, #24]
 800ed32:	4b56      	ldr	r3, [pc, #344]	@ (800ee8c <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 800ed34:	430a      	orrs	r2, r1
 800ed36:	655a      	str	r2, [r3, #84]	@ 0x54
  }
#endif /* RCC_CCIPR_LPTIM1SEL */

#if defined(RCC_CCIPR_LPTIM2SEL)
  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 800ed38:	687b      	ldr	r3, [r7, #4]
 800ed3a:	681a      	ldr	r2, [r3, #0]
 800ed3c:	2380      	movs	r3, #128	@ 0x80
 800ed3e:	00db      	lsls	r3, r3, #3
 800ed40:	4013      	ands	r3, r2
 800ed42:	d009      	beq.n	800ed58 <HAL_RCCEx_PeriphCLKConfig+0x208>
  {
    assert_param(IS_RCC_LPTIM2CLKSOURCE(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 800ed44:	4b51      	ldr	r3, [pc, #324]	@ (800ee8c <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 800ed46:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800ed48:	4a58      	ldr	r2, [pc, #352]	@ (800eeac <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 800ed4a:	4013      	ands	r3, r2
 800ed4c:	0019      	movs	r1, r3
 800ed4e:	687b      	ldr	r3, [r7, #4]
 800ed50:	69da      	ldr	r2, [r3, #28]
 800ed52:	4b4e      	ldr	r3, [pc, #312]	@ (800ee8c <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 800ed54:	430a      	orrs	r2, r1
 800ed56:	655a      	str	r2, [r3, #84]	@ 0x54
  }
#endif /* RCC_CCIPR_LPTIM2SEL */

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800ed58:	687b      	ldr	r3, [r7, #4]
 800ed5a:	681b      	ldr	r3, [r3, #0]
 800ed5c:	2220      	movs	r2, #32
 800ed5e:	4013      	ands	r3, r2
 800ed60:	d009      	beq.n	800ed76 <HAL_RCCEx_PeriphCLKConfig+0x226>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800ed62:	4b4a      	ldr	r3, [pc, #296]	@ (800ee8c <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 800ed64:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800ed66:	4a52      	ldr	r2, [pc, #328]	@ (800eeb0 <HAL_RCCEx_PeriphCLKConfig+0x360>)
 800ed68:	4013      	ands	r3, r2
 800ed6a:	0019      	movs	r1, r3
 800ed6c:	687b      	ldr	r3, [r7, #4]
 800ed6e:	691a      	ldr	r2, [r3, #16]
 800ed70:	4b46      	ldr	r3, [pc, #280]	@ (800ee8c <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 800ed72:	430a      	orrs	r2, r1
 800ed74:	655a      	str	r2, [r3, #84]	@ 0x54
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
    }
  }
#endif /* RNG */
  /*-------------------------- ADC clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 800ed76:	687b      	ldr	r3, [r7, #4]
 800ed78:	681a      	ldr	r2, [r3, #0]
 800ed7a:	2380      	movs	r3, #128	@ 0x80
 800ed7c:	01db      	lsls	r3, r3, #7
 800ed7e:	4013      	ands	r3, r2
 800ed80:	d015      	beq.n	800edae <HAL_RCCEx_PeriphCLKConfig+0x25e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 800ed82:	4b42      	ldr	r3, [pc, #264]	@ (800ee8c <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 800ed84:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800ed86:	009b      	lsls	r3, r3, #2
 800ed88:	0899      	lsrs	r1, r3, #2
 800ed8a:	687b      	ldr	r3, [r7, #4]
 800ed8c:	6a1a      	ldr	r2, [r3, #32]
 800ed8e:	4b3f      	ldr	r3, [pc, #252]	@ (800ee8c <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 800ed90:	430a      	orrs	r2, r1
 800ed92:	655a      	str	r2, [r3, #84]	@ 0x54

    if (PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLADC)
 800ed94:	687b      	ldr	r3, [r7, #4]
 800ed96:	6a1a      	ldr	r2, [r3, #32]
 800ed98:	2380      	movs	r3, #128	@ 0x80
 800ed9a:	05db      	lsls	r3, r3, #23
 800ed9c:	429a      	cmp	r2, r3
 800ed9e:	d106      	bne.n	800edae <HAL_RCCEx_PeriphCLKConfig+0x25e>
    {
      /* Enable PLLPCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLPCLK);
 800eda0:	4b3a      	ldr	r3, [pc, #232]	@ (800ee8c <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 800eda2:	68da      	ldr	r2, [r3, #12]
 800eda4:	4b39      	ldr	r3, [pc, #228]	@ (800ee8c <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 800eda6:	2180      	movs	r1, #128	@ 0x80
 800eda8:	0249      	lsls	r1, r1, #9
 800edaa:	430a      	orrs	r2, r1
 800edac:	60da      	str	r2, [r3, #12]
    }
  }

#if defined(CEC)
  /*-------------------------- CEC clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 800edae:	687b      	ldr	r3, [r7, #4]
 800edb0:	681a      	ldr	r2, [r3, #0]
 800edb2:	2380      	movs	r3, #128	@ 0x80
 800edb4:	031b      	lsls	r3, r3, #12
 800edb6:	4013      	ands	r3, r2
 800edb8:	d009      	beq.n	800edce <HAL_RCCEx_PeriphCLKConfig+0x27e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 800edba:	4b34      	ldr	r3, [pc, #208]	@ (800ee8c <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 800edbc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800edbe:	2240      	movs	r2, #64	@ 0x40
 800edc0:	4393      	bics	r3, r2
 800edc2:	0019      	movs	r1, r3
 800edc4:	687b      	ldr	r3, [r7, #4]
 800edc6:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800edc8:	4b30      	ldr	r3, [pc, #192]	@ (800ee8c <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 800edca:	430a      	orrs	r2, r1
 800edcc:	655a      	str	r2, [r3, #84]	@ 0x54
  }
#endif /* CEC */

#if defined(RCC_CCIPR_TIM1SEL)
  /*-------------------------- TIM1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM1) == RCC_PERIPHCLK_TIM1)
 800edce:	687b      	ldr	r3, [r7, #4]
 800edd0:	681a      	ldr	r2, [r3, #0]
 800edd2:	2380      	movs	r3, #128	@ 0x80
 800edd4:	039b      	lsls	r3, r3, #14
 800edd6:	4013      	ands	r3, r2
 800edd8:	d016      	beq.n	800ee08 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM1CLKSOURCE(PeriphClkInit->Tim1ClockSelection));

    /* Configure the TIM1 clock source */
    __HAL_RCC_TIM1_CONFIG(PeriphClkInit->Tim1ClockSelection);
 800edda:	4b2c      	ldr	r3, [pc, #176]	@ (800ee8c <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 800eddc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800edde:	4a35      	ldr	r2, [pc, #212]	@ (800eeb4 <HAL_RCCEx_PeriphCLKConfig+0x364>)
 800ede0:	4013      	ands	r3, r2
 800ede2:	0019      	movs	r1, r3
 800ede4:	687b      	ldr	r3, [r7, #4]
 800ede6:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800ede8:	4b28      	ldr	r3, [pc, #160]	@ (800ee8c <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 800edea:	430a      	orrs	r2, r1
 800edec:	655a      	str	r2, [r3, #84]	@ 0x54

    if (PeriphClkInit->Tim1ClockSelection == RCC_TIM1CLKSOURCE_PLL)
 800edee:	687b      	ldr	r3, [r7, #4]
 800edf0:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800edf2:	2380      	movs	r3, #128	@ 0x80
 800edf4:	03db      	lsls	r3, r3, #15
 800edf6:	429a      	cmp	r2, r3
 800edf8:	d106      	bne.n	800ee08 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
    {
      /* Enable PLLQCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
 800edfa:	4b24      	ldr	r3, [pc, #144]	@ (800ee8c <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 800edfc:	68da      	ldr	r2, [r3, #12]
 800edfe:	4b23      	ldr	r3, [pc, #140]	@ (800ee8c <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 800ee00:	2180      	movs	r1, #128	@ 0x80
 800ee02:	0449      	lsls	r1, r1, #17
 800ee04:	430a      	orrs	r2, r1
 800ee06:	60da      	str	r2, [r3, #12]
  }
#endif /* RCC_CCIPR_TIM1SEL */

#if defined(RCC_CCIPR_TIM15SEL)
  /*-------------------------- TIM15 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM15) == RCC_PERIPHCLK_TIM15)
 800ee08:	687b      	ldr	r3, [r7, #4]
 800ee0a:	681a      	ldr	r2, [r3, #0]
 800ee0c:	2380      	movs	r3, #128	@ 0x80
 800ee0e:	03db      	lsls	r3, r3, #15
 800ee10:	4013      	ands	r3, r2
 800ee12:	d016      	beq.n	800ee42 <HAL_RCCEx_PeriphCLKConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM15CLKSOURCE(PeriphClkInit->Tim15ClockSelection));

    /* Configure the TIM15 clock source */
    __HAL_RCC_TIM15_CONFIG(PeriphClkInit->Tim15ClockSelection);
 800ee14:	4b1d      	ldr	r3, [pc, #116]	@ (800ee8c <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 800ee16:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800ee18:	4a27      	ldr	r2, [pc, #156]	@ (800eeb8 <HAL_RCCEx_PeriphCLKConfig+0x368>)
 800ee1a:	4013      	ands	r3, r2
 800ee1c:	0019      	movs	r1, r3
 800ee1e:	687b      	ldr	r3, [r7, #4]
 800ee20:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800ee22:	4b1a      	ldr	r3, [pc, #104]	@ (800ee8c <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 800ee24:	430a      	orrs	r2, r1
 800ee26:	655a      	str	r2, [r3, #84]	@ 0x54

    if (PeriphClkInit->Tim15ClockSelection == RCC_TIM15CLKSOURCE_PLL)
 800ee28:	687b      	ldr	r3, [r7, #4]
 800ee2a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800ee2c:	2380      	movs	r3, #128	@ 0x80
 800ee2e:	045b      	lsls	r3, r3, #17
 800ee30:	429a      	cmp	r2, r3
 800ee32:	d106      	bne.n	800ee42 <HAL_RCCEx_PeriphCLKConfig+0x2f2>
    {
      /* Enable PLLQCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
 800ee34:	4b15      	ldr	r3, [pc, #84]	@ (800ee8c <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 800ee36:	68da      	ldr	r2, [r3, #12]
 800ee38:	4b14      	ldr	r3, [pc, #80]	@ (800ee8c <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 800ee3a:	2180      	movs	r1, #128	@ 0x80
 800ee3c:	0449      	lsls	r1, r1, #17
 800ee3e:	430a      	orrs	r2, r1
 800ee40:	60da      	str	r2, [r3, #12]
    }
  }
#endif /* RCC_CCIPR_TIM15SEL */

  /*-------------------------- I2S1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S1) == RCC_PERIPHCLK_I2S1)
 800ee42:	687b      	ldr	r3, [r7, #4]
 800ee44:	681a      	ldr	r2, [r3, #0]
 800ee46:	2380      	movs	r3, #128	@ 0x80
 800ee48:	011b      	lsls	r3, r3, #4
 800ee4a:	4013      	ands	r3, r2
 800ee4c:	d016      	beq.n	800ee7c <HAL_RCCEx_PeriphCLKConfig+0x32c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2S1CLKSOURCE(PeriphClkInit->I2s1ClockSelection));

    /* Configure the I2S1 clock source */
    __HAL_RCC_I2S1_CONFIG(PeriphClkInit->I2s1ClockSelection);
 800ee4e:	4b0f      	ldr	r3, [pc, #60]	@ (800ee8c <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 800ee50:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800ee52:	4a1a      	ldr	r2, [pc, #104]	@ (800eebc <HAL_RCCEx_PeriphCLKConfig+0x36c>)
 800ee54:	4013      	ands	r3, r2
 800ee56:	0019      	movs	r1, r3
 800ee58:	687b      	ldr	r3, [r7, #4]
 800ee5a:	695a      	ldr	r2, [r3, #20]
 800ee5c:	4b0b      	ldr	r3, [pc, #44]	@ (800ee8c <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 800ee5e:	430a      	orrs	r2, r1
 800ee60:	655a      	str	r2, [r3, #84]	@ 0x54

    if (PeriphClkInit->I2s1ClockSelection == RCC_I2S1CLKSOURCE_PLL)
 800ee62:	687b      	ldr	r3, [r7, #4]
 800ee64:	695a      	ldr	r2, [r3, #20]
 800ee66:	2380      	movs	r3, #128	@ 0x80
 800ee68:	01db      	lsls	r3, r3, #7
 800ee6a:	429a      	cmp	r2, r3
 800ee6c:	d106      	bne.n	800ee7c <HAL_RCCEx_PeriphCLKConfig+0x32c>
    {
      /* Enable PLLPCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLPCLK);
 800ee6e:	4b07      	ldr	r3, [pc, #28]	@ (800ee8c <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 800ee70:	68da      	ldr	r2, [r3, #12]
 800ee72:	4b06      	ldr	r3, [pc, #24]	@ (800ee8c <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 800ee74:	2180      	movs	r1, #128	@ 0x80
 800ee76:	0249      	lsls	r1, r1, #9
 800ee78:	430a      	orrs	r2, r1
 800ee7a:	60da      	str	r2, [r3, #12]
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
    }
  }
#endif /* FDCAN1 || FDCAN2 */

  return status;
 800ee7c:	2312      	movs	r3, #18
 800ee7e:	18fb      	adds	r3, r7, r3
 800ee80:	781b      	ldrb	r3, [r3, #0]
}
 800ee82:	0018      	movs	r0, r3
 800ee84:	46bd      	mov	sp, r7
 800ee86:	b006      	add	sp, #24
 800ee88:	bd80      	pop	{r7, pc}
 800ee8a:	46c0      	nop			@ (mov r8, r8)
 800ee8c:	40021000 	.word	0x40021000
 800ee90:	40007000 	.word	0x40007000
 800ee94:	fffffcff 	.word	0xfffffcff
 800ee98:	fffeffff 	.word	0xfffeffff
 800ee9c:	00001388 	.word	0x00001388
 800eea0:	efffffff 	.word	0xefffffff
 800eea4:	fffff3ff 	.word	0xfffff3ff
 800eea8:	fff3ffff 	.word	0xfff3ffff
 800eeac:	ffcfffff 	.word	0xffcfffff
 800eeb0:	ffffcfff 	.word	0xffffcfff
 800eeb4:	ffbfffff 	.word	0xffbfffff
 800eeb8:	feffffff 	.word	0xfeffffff
 800eebc:	ffff3fff 	.word	0xffff3fff

0800eec0 <HAL_RTC_Init>:
  * @brief  Initialize the RTC peripheral
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 800eec0:	b5b0      	push	{r4, r5, r7, lr}
 800eec2:	b084      	sub	sp, #16
 800eec4:	af00      	add	r7, sp, #0
 800eec6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_ERROR;
 800eec8:	230f      	movs	r3, #15
 800eeca:	18fb      	adds	r3, r7, r3
 800eecc:	2201      	movs	r2, #1
 800eece:	701a      	strb	r2, [r3, #0]

  /* Check the RTC peripheral state */
  if(hrtc != NULL)
 800eed0:	687b      	ldr	r3, [r7, #4]
 800eed2:	2b00      	cmp	r3, #0
 800eed4:	d100      	bne.n	800eed8 <HAL_RTC_Init+0x18>
 800eed6:	e08c      	b.n	800eff2 <HAL_RTC_Init+0x132>
    assert_param(IS_RTC_OUTPUT_REMAP(hrtc->Init.OutPutRemap));
    assert_param(IS_RTC_OUTPUT_POL(hrtc->Init.OutPutPolarity));
    assert_param(IS_RTC_OUTPUT_TYPE(hrtc->Init.OutPutType));
    assert_param(IS_RTC_OUTPUT_PULLUP(hrtc->Init.OutPutPullUp));

    if(hrtc->State == HAL_RTC_STATE_RESET)
 800eed8:	687b      	ldr	r3, [r7, #4]
 800eeda:	2229      	movs	r2, #41	@ 0x29
 800eedc:	5c9b      	ldrb	r3, [r3, r2]
 800eede:	b2db      	uxtb	r3, r3
 800eee0:	2b00      	cmp	r3, #0
 800eee2:	d10b      	bne.n	800eefc <HAL_RTC_Init+0x3c>
    {
      /* Allocate lock resource and initialize it */
      hrtc->Lock = HAL_UNLOCKED;
 800eee4:	687b      	ldr	r3, [r7, #4]
 800eee6:	2228      	movs	r2, #40	@ 0x28
 800eee8:	2100      	movs	r1, #0
 800eeea:	5499      	strb	r1, [r3, r2]

      /* Process TAMP peripheral offset from RTC one */
      hrtc->TampOffset = (TAMP_BASE - RTC_BASE);
 800eeec:	687b      	ldr	r3, [r7, #4]
 800eeee:	2288      	movs	r2, #136	@ 0x88
 800eef0:	0212      	lsls	r2, r2, #8
 800eef2:	605a      	str	r2, [r3, #4]
      {
        hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
      }
#else
      /* Initialize RTC MSP */
      HAL_RTC_MspInit(hrtc);
 800eef4:	687b      	ldr	r3, [r7, #4]
 800eef6:	0018      	movs	r0, r3
 800eef8:	f7fb fa52 	bl	800a3a0 <HAL_RTC_MspInit>
#endif /* (USE_HAL_RTC_REGISTER_CALLBACKS) */
    }

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_BUSY;
 800eefc:	687b      	ldr	r3, [r7, #4]
 800eefe:	2229      	movs	r2, #41	@ 0x29
 800ef00:	2102      	movs	r1, #2
 800ef02:	5499      	strb	r1, [r3, r2]

    /* Check whether the calendar needs to be initialized */
    if (__HAL_RTC_IS_CALENDAR_INITIALIZED(hrtc) == 0U)
 800ef04:	687b      	ldr	r3, [r7, #4]
 800ef06:	681b      	ldr	r3, [r3, #0]
 800ef08:	68db      	ldr	r3, [r3, #12]
 800ef0a:	2210      	movs	r2, #16
 800ef0c:	4013      	ands	r3, r2
 800ef0e:	2b10      	cmp	r3, #16
 800ef10:	d062      	beq.n	800efd8 <HAL_RTC_Init+0x118>
    {
      /* Disable the write protection for RTC registers */
      __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 800ef12:	687b      	ldr	r3, [r7, #4]
 800ef14:	681b      	ldr	r3, [r3, #0]
 800ef16:	22ca      	movs	r2, #202	@ 0xca
 800ef18:	625a      	str	r2, [r3, #36]	@ 0x24
 800ef1a:	687b      	ldr	r3, [r7, #4]
 800ef1c:	681b      	ldr	r3, [r3, #0]
 800ef1e:	2253      	movs	r2, #83	@ 0x53
 800ef20:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Enter Initialization mode */
      status = RTC_EnterInitMode(hrtc);
 800ef22:	250f      	movs	r5, #15
 800ef24:	197c      	adds	r4, r7, r5
 800ef26:	687b      	ldr	r3, [r7, #4]
 800ef28:	0018      	movs	r0, r3
 800ef2a:	f000 fa75 	bl	800f418 <RTC_EnterInitMode>
 800ef2e:	0003      	movs	r3, r0
 800ef30:	7023      	strb	r3, [r4, #0]

      if(status == HAL_OK)
 800ef32:	0028      	movs	r0, r5
 800ef34:	183b      	adds	r3, r7, r0
 800ef36:	781b      	ldrb	r3, [r3, #0]
 800ef38:	2b00      	cmp	r3, #0
 800ef3a:	d12c      	bne.n	800ef96 <HAL_RTC_Init+0xd6>
      {
        /* Clear RTC_CR FMT, OSEL and POL Bits */
        hrtc->Instance->CR &= ~(RTC_CR_FMT | RTC_CR_POL | RTC_CR_OSEL | RTC_CR_TAMPOE);
 800ef3c:	687b      	ldr	r3, [r7, #4]
 800ef3e:	681b      	ldr	r3, [r3, #0]
 800ef40:	699a      	ldr	r2, [r3, #24]
 800ef42:	687b      	ldr	r3, [r7, #4]
 800ef44:	681b      	ldr	r3, [r3, #0]
 800ef46:	492e      	ldr	r1, [pc, #184]	@ (800f000 <HAL_RTC_Init+0x140>)
 800ef48:	400a      	ands	r2, r1
 800ef4a:	619a      	str	r2, [r3, #24]
        /* Set RTC_CR register */
        hrtc->Instance->CR |= (hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 800ef4c:	687b      	ldr	r3, [r7, #4]
 800ef4e:	681b      	ldr	r3, [r3, #0]
 800ef50:	6999      	ldr	r1, [r3, #24]
 800ef52:	687b      	ldr	r3, [r7, #4]
 800ef54:	689a      	ldr	r2, [r3, #8]
 800ef56:	687b      	ldr	r3, [r7, #4]
 800ef58:	695b      	ldr	r3, [r3, #20]
 800ef5a:	431a      	orrs	r2, r3
 800ef5c:	687b      	ldr	r3, [r7, #4]
 800ef5e:	69db      	ldr	r3, [r3, #28]
 800ef60:	431a      	orrs	r2, r3
 800ef62:	687b      	ldr	r3, [r7, #4]
 800ef64:	681b      	ldr	r3, [r3, #0]
 800ef66:	430a      	orrs	r2, r1
 800ef68:	619a      	str	r2, [r3, #24]

        /* Configure the RTC PRER */
        hrtc->Instance->PRER = (hrtc->Init.SynchPrediv);
 800ef6a:	687b      	ldr	r3, [r7, #4]
 800ef6c:	681b      	ldr	r3, [r3, #0]
 800ef6e:	687a      	ldr	r2, [r7, #4]
 800ef70:	6912      	ldr	r2, [r2, #16]
 800ef72:	611a      	str	r2, [r3, #16]
        hrtc->Instance->PRER |= (hrtc->Init.AsynchPrediv << RTC_PRER_PREDIV_A_Pos);
 800ef74:	687b      	ldr	r3, [r7, #4]
 800ef76:	681b      	ldr	r3, [r3, #0]
 800ef78:	6919      	ldr	r1, [r3, #16]
 800ef7a:	687b      	ldr	r3, [r7, #4]
 800ef7c:	68db      	ldr	r3, [r3, #12]
 800ef7e:	041a      	lsls	r2, r3, #16
 800ef80:	687b      	ldr	r3, [r7, #4]
 800ef82:	681b      	ldr	r3, [r3, #0]
 800ef84:	430a      	orrs	r2, r1
 800ef86:	611a      	str	r2, [r3, #16]

        /* Exit Initialization mode */
        status = RTC_ExitInitMode(hrtc);
 800ef88:	183c      	adds	r4, r7, r0
 800ef8a:	687b      	ldr	r3, [r7, #4]
 800ef8c:	0018      	movs	r0, r3
 800ef8e:	f000 fa85 	bl	800f49c <RTC_ExitInitMode>
 800ef92:	0003      	movs	r3, r0
 800ef94:	7023      	strb	r3, [r4, #0]
      }

      if (status == HAL_OK)
 800ef96:	230f      	movs	r3, #15
 800ef98:	18fb      	adds	r3, r7, r3
 800ef9a:	781b      	ldrb	r3, [r3, #0]
 800ef9c:	2b00      	cmp	r3, #0
 800ef9e:	d116      	bne.n	800efce <HAL_RTC_Init+0x10e>
      {
        hrtc->Instance->CR &= ~(RTC_CR_TAMPALRM_PU |RTC_CR_TAMPALRM_TYPE | RTC_CR_OUT2EN);
 800efa0:	687b      	ldr	r3, [r7, #4]
 800efa2:	681b      	ldr	r3, [r3, #0]
 800efa4:	699a      	ldr	r2, [r3, #24]
 800efa6:	687b      	ldr	r3, [r7, #4]
 800efa8:	681b      	ldr	r3, [r3, #0]
 800efaa:	00d2      	lsls	r2, r2, #3
 800efac:	08d2      	lsrs	r2, r2, #3
 800efae:	619a      	str	r2, [r3, #24]
        hrtc->Instance->CR |= (hrtc->Init.OutPutPullUp | hrtc->Init.OutPutType | hrtc->Init.OutPutRemap);
 800efb0:	687b      	ldr	r3, [r7, #4]
 800efb2:	681b      	ldr	r3, [r3, #0]
 800efb4:	6999      	ldr	r1, [r3, #24]
 800efb6:	687b      	ldr	r3, [r7, #4]
 800efb8:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800efba:	687b      	ldr	r3, [r7, #4]
 800efbc:	6a1b      	ldr	r3, [r3, #32]
 800efbe:	431a      	orrs	r2, r3
 800efc0:	687b      	ldr	r3, [r7, #4]
 800efc2:	699b      	ldr	r3, [r3, #24]
 800efc4:	431a      	orrs	r2, r3
 800efc6:	687b      	ldr	r3, [r7, #4]
 800efc8:	681b      	ldr	r3, [r3, #0]
 800efca:	430a      	orrs	r2, r1
 800efcc:	619a      	str	r2, [r3, #24]
      }

      /* Enable the write protection for RTC registers */
      __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800efce:	687b      	ldr	r3, [r7, #4]
 800efd0:	681b      	ldr	r3, [r3, #0]
 800efd2:	22ff      	movs	r2, #255	@ 0xff
 800efd4:	625a      	str	r2, [r3, #36]	@ 0x24
 800efd6:	e003      	b.n	800efe0 <HAL_RTC_Init+0x120>
    }
    else
    {
      /* The calendar is already initialized */
      status = HAL_OK;
 800efd8:	230f      	movs	r3, #15
 800efda:	18fb      	adds	r3, r7, r3
 800efdc:	2200      	movs	r2, #0
 800efde:	701a      	strb	r2, [r3, #0]
    }

    if (status == HAL_OK)
 800efe0:	230f      	movs	r3, #15
 800efe2:	18fb      	adds	r3, r7, r3
 800efe4:	781b      	ldrb	r3, [r3, #0]
 800efe6:	2b00      	cmp	r3, #0
 800efe8:	d103      	bne.n	800eff2 <HAL_RTC_Init+0x132>
    {
      hrtc->State = HAL_RTC_STATE_READY;
 800efea:	687b      	ldr	r3, [r7, #4]
 800efec:	2229      	movs	r2, #41	@ 0x29
 800efee:	2101      	movs	r1, #1
 800eff0:	5499      	strb	r1, [r3, r2]
    }
  }

  return status;
 800eff2:	230f      	movs	r3, #15
 800eff4:	18fb      	adds	r3, r7, r3
 800eff6:	781b      	ldrb	r3, [r3, #0]
}
 800eff8:	0018      	movs	r0, r3
 800effa:	46bd      	mov	sp, r7
 800effc:	b004      	add	sp, #16
 800effe:	bdb0      	pop	{r4, r5, r7, pc}
 800f000:	fb8fffbf 	.word	0xfb8fffbf

0800f004 <HAL_RTC_SetTime>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 800f004:	b5b0      	push	{r4, r5, r7, lr}
 800f006:	b086      	sub	sp, #24
 800f008:	af00      	add	r7, sp, #0
 800f00a:	60f8      	str	r0, [r7, #12]
 800f00c:	60b9      	str	r1, [r7, #8]
 800f00e:	607a      	str	r2, [r7, #4]
  assert_param(IS_RTC_FORMAT(Format));
  assert_param(IS_RTC_DAYLIGHT_SAVING(sTime->DayLightSaving));
  assert_param(IS_RTC_STORE_OPERATION(sTime->StoreOperation));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 800f010:	68fb      	ldr	r3, [r7, #12]
 800f012:	2228      	movs	r2, #40	@ 0x28
 800f014:	5c9b      	ldrb	r3, [r3, r2]
 800f016:	2b01      	cmp	r3, #1
 800f018:	d101      	bne.n	800f01e <HAL_RTC_SetTime+0x1a>
 800f01a:	2302      	movs	r3, #2
 800f01c:	e092      	b.n	800f144 <HAL_RTC_SetTime+0x140>
 800f01e:	68fb      	ldr	r3, [r7, #12]
 800f020:	2228      	movs	r2, #40	@ 0x28
 800f022:	2101      	movs	r1, #1
 800f024:	5499      	strb	r1, [r3, r2]

  hrtc->State = HAL_RTC_STATE_BUSY;
 800f026:	68fb      	ldr	r3, [r7, #12]
 800f028:	2229      	movs	r2, #41	@ 0x29
 800f02a:	2102      	movs	r1, #2
 800f02c:	5499      	strb	r1, [r3, r2]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 800f02e:	68fb      	ldr	r3, [r7, #12]
 800f030:	681b      	ldr	r3, [r3, #0]
 800f032:	22ca      	movs	r2, #202	@ 0xca
 800f034:	625a      	str	r2, [r3, #36]	@ 0x24
 800f036:	68fb      	ldr	r3, [r7, #12]
 800f038:	681b      	ldr	r3, [r3, #0]
 800f03a:	2253      	movs	r2, #83	@ 0x53
 800f03c:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 800f03e:	2513      	movs	r5, #19
 800f040:	197c      	adds	r4, r7, r5
 800f042:	68fb      	ldr	r3, [r7, #12]
 800f044:	0018      	movs	r0, r3
 800f046:	f000 f9e7 	bl	800f418 <RTC_EnterInitMode>
 800f04a:	0003      	movs	r3, r0
 800f04c:	7023      	strb	r3, [r4, #0]
  if(status == HAL_OK)
 800f04e:	197b      	adds	r3, r7, r5
 800f050:	781b      	ldrb	r3, [r3, #0]
 800f052:	2b00      	cmp	r3, #0
 800f054:	d162      	bne.n	800f11c <HAL_RTC_SetTime+0x118>
  {
    if(Format == RTC_FORMAT_BIN)
 800f056:	687b      	ldr	r3, [r7, #4]
 800f058:	2b00      	cmp	r3, #0
 800f05a:	d125      	bne.n	800f0a8 <HAL_RTC_SetTime+0xa4>
    {
    if((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 800f05c:	68fb      	ldr	r3, [r7, #12]
 800f05e:	681b      	ldr	r3, [r3, #0]
 800f060:	699b      	ldr	r3, [r3, #24]
 800f062:	2240      	movs	r2, #64	@ 0x40
 800f064:	4013      	ands	r3, r2
 800f066:	d102      	bne.n	800f06e <HAL_RTC_SetTime+0x6a>
        assert_param(IS_RTC_HOUR12(sTime->Hours));
        assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
      }
      else
      {
        sTime->TimeFormat = 0x00U;
 800f068:	68bb      	ldr	r3, [r7, #8]
 800f06a:	2200      	movs	r2, #0
 800f06c:	70da      	strb	r2, [r3, #3]
        assert_param(IS_RTC_HOUR24(sTime->Hours));
      }
      assert_param(IS_RTC_MINUTES(sTime->Minutes));
      assert_param(IS_RTC_SECONDS(sTime->Seconds));

      tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << RTC_TR_HU_Pos) | \
 800f06e:	68bb      	ldr	r3, [r7, #8]
 800f070:	781b      	ldrb	r3, [r3, #0]
 800f072:	0018      	movs	r0, r3
 800f074:	f000 fa56 	bl	800f524 <RTC_ByteToBcd2>
 800f078:	0003      	movs	r3, r0
 800f07a:	041c      	lsls	r4, r3, #16
                          ((uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 800f07c:	68bb      	ldr	r3, [r7, #8]
 800f07e:	785b      	ldrb	r3, [r3, #1]
 800f080:	0018      	movs	r0, r3
 800f082:	f000 fa4f 	bl	800f524 <RTC_ByteToBcd2>
 800f086:	0003      	movs	r3, r0
 800f088:	021b      	lsls	r3, r3, #8
      tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << RTC_TR_HU_Pos) | \
 800f08a:	431c      	orrs	r4, r3
                          ((uint32_t)RTC_ByteToBcd2(sTime->Seconds) << RTC_TR_SU_Pos) | \
 800f08c:	68bb      	ldr	r3, [r7, #8]
 800f08e:	789b      	ldrb	r3, [r3, #2]
 800f090:	0018      	movs	r0, r3
 800f092:	f000 fa47 	bl	800f524 <RTC_ByteToBcd2>
 800f096:	0003      	movs	r3, r0
                          ((uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 800f098:	0022      	movs	r2, r4
 800f09a:	431a      	orrs	r2, r3
                          (((uint32_t)sTime->TimeFormat) << RTC_TR_PM_Pos));
 800f09c:	68bb      	ldr	r3, [r7, #8]
 800f09e:	78db      	ldrb	r3, [r3, #3]
 800f0a0:	059b      	lsls	r3, r3, #22
      tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << RTC_TR_HU_Pos) | \
 800f0a2:	4313      	orrs	r3, r2
 800f0a4:	617b      	str	r3, [r7, #20]
 800f0a6:	e017      	b.n	800f0d8 <HAL_RTC_SetTime+0xd4>
    }
    else
    {
    if((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 800f0a8:	68fb      	ldr	r3, [r7, #12]
 800f0aa:	681b      	ldr	r3, [r3, #0]
 800f0ac:	699b      	ldr	r3, [r3, #24]
 800f0ae:	2240      	movs	r2, #64	@ 0x40
 800f0b0:	4013      	ands	r3, r2
 800f0b2:	d102      	bne.n	800f0ba <HAL_RTC_SetTime+0xb6>
        assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sTime->Hours)));
        assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
      }
      else
      {
        sTime->TimeFormat = 0x00U;
 800f0b4:	68bb      	ldr	r3, [r7, #8]
 800f0b6:	2200      	movs	r2, #0
 800f0b8:	70da      	strb	r2, [r3, #3]
        assert_param(IS_RTC_HOUR24(RTC_Bcd2ToByte(sTime->Hours)));
      }
      assert_param(IS_RTC_MINUTES(RTC_Bcd2ToByte(sTime->Minutes)));
      assert_param(IS_RTC_SECONDS(RTC_Bcd2ToByte(sTime->Seconds)));
      tmpreg = (((uint32_t)(sTime->Hours) << RTC_TR_HU_Pos) | \
 800f0ba:	68bb      	ldr	r3, [r7, #8]
 800f0bc:	781b      	ldrb	r3, [r3, #0]
 800f0be:	041a      	lsls	r2, r3, #16
                ((uint32_t)(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 800f0c0:	68bb      	ldr	r3, [r7, #8]
 800f0c2:	785b      	ldrb	r3, [r3, #1]
 800f0c4:	021b      	lsls	r3, r3, #8
      tmpreg = (((uint32_t)(sTime->Hours) << RTC_TR_HU_Pos) | \
 800f0c6:	4313      	orrs	r3, r2
                ((uint32_t)(sTime->Seconds) << RTC_TR_SU_Pos) | \
 800f0c8:	68ba      	ldr	r2, [r7, #8]
 800f0ca:	7892      	ldrb	r2, [r2, #2]
                ((uint32_t)(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 800f0cc:	431a      	orrs	r2, r3
                ((uint32_t)(sTime->TimeFormat) << RTC_TR_PM_Pos));
 800f0ce:	68bb      	ldr	r3, [r7, #8]
 800f0d0:	78db      	ldrb	r3, [r3, #3]
 800f0d2:	059b      	lsls	r3, r3, #22
      tmpreg = (((uint32_t)(sTime->Hours) << RTC_TR_HU_Pos) | \
 800f0d4:	4313      	orrs	r3, r2
 800f0d6:	617b      	str	r3, [r7, #20]
    }

    /* Set the RTC_TR register */
    hrtc->Instance->TR = (uint32_t)(tmpreg & RTC_TR_RESERVED_MASK);
 800f0d8:	68fb      	ldr	r3, [r7, #12]
 800f0da:	681b      	ldr	r3, [r3, #0]
 800f0dc:	697a      	ldr	r2, [r7, #20]
 800f0de:	491b      	ldr	r1, [pc, #108]	@ (800f14c <HAL_RTC_SetTime+0x148>)
 800f0e0:	400a      	ands	r2, r1
 800f0e2:	601a      	str	r2, [r3, #0]

    /* This interface is deprecated. To manage Daylight Saving Time, please use HAL_RTC_DST_xxx functions */
    hrtc->Instance->CR &= ((uint32_t)~RTC_CR_BKP);
 800f0e4:	68fb      	ldr	r3, [r7, #12]
 800f0e6:	681b      	ldr	r3, [r3, #0]
 800f0e8:	699a      	ldr	r2, [r3, #24]
 800f0ea:	68fb      	ldr	r3, [r7, #12]
 800f0ec:	681b      	ldr	r3, [r3, #0]
 800f0ee:	4918      	ldr	r1, [pc, #96]	@ (800f150 <HAL_RTC_SetTime+0x14c>)
 800f0f0:	400a      	ands	r2, r1
 800f0f2:	619a      	str	r2, [r3, #24]

    /* This interface is deprecated. To manage Daylight Saving Time, please use HAL_RTC_DST_xxx functions */
    hrtc->Instance->CR |= (uint32_t)(sTime->DayLightSaving | sTime->StoreOperation);
 800f0f4:	68fb      	ldr	r3, [r7, #12]
 800f0f6:	681b      	ldr	r3, [r3, #0]
 800f0f8:	6999      	ldr	r1, [r3, #24]
 800f0fa:	68bb      	ldr	r3, [r7, #8]
 800f0fc:	68da      	ldr	r2, [r3, #12]
 800f0fe:	68bb      	ldr	r3, [r7, #8]
 800f100:	691b      	ldr	r3, [r3, #16]
 800f102:	431a      	orrs	r2, r3
 800f104:	68fb      	ldr	r3, [r7, #12]
 800f106:	681b      	ldr	r3, [r3, #0]
 800f108:	430a      	orrs	r2, r1
 800f10a:	619a      	str	r2, [r3, #24]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 800f10c:	2313      	movs	r3, #19
 800f10e:	18fc      	adds	r4, r7, r3
 800f110:	68fb      	ldr	r3, [r7, #12]
 800f112:	0018      	movs	r0, r3
 800f114:	f000 f9c2 	bl	800f49c <RTC_ExitInitMode>
 800f118:	0003      	movs	r3, r0
 800f11a:	7023      	strb	r3, [r4, #0]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800f11c:	68fb      	ldr	r3, [r7, #12]
 800f11e:	681b      	ldr	r3, [r3, #0]
 800f120:	22ff      	movs	r2, #255	@ 0xff
 800f122:	625a      	str	r2, [r3, #36]	@ 0x24
  
  if (status == HAL_OK)
 800f124:	2313      	movs	r3, #19
 800f126:	18fb      	adds	r3, r7, r3
 800f128:	781b      	ldrb	r3, [r3, #0]
 800f12a:	2b00      	cmp	r3, #0
 800f12c:	d103      	bne.n	800f136 <HAL_RTC_SetTime+0x132>
  {
   hrtc->State = HAL_RTC_STATE_READY;
 800f12e:	68fb      	ldr	r3, [r7, #12]
 800f130:	2229      	movs	r2, #41	@ 0x29
 800f132:	2101      	movs	r1, #1
 800f134:	5499      	strb	r1, [r3, r2]
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 800f136:	68fb      	ldr	r3, [r7, #12]
 800f138:	2228      	movs	r2, #40	@ 0x28
 800f13a:	2100      	movs	r1, #0
 800f13c:	5499      	strb	r1, [r3, r2]

  return status;
 800f13e:	2313      	movs	r3, #19
 800f140:	18fb      	adds	r3, r7, r3
 800f142:	781b      	ldrb	r3, [r3, #0]
}
 800f144:	0018      	movs	r0, r3
 800f146:	46bd      	mov	sp, r7
 800f148:	b006      	add	sp, #24
 800f14a:	bdb0      	pop	{r4, r5, r7, pc}
 800f14c:	007f7f7f 	.word	0x007f7f7f
 800f150:	fffbffff 	.word	0xfffbffff

0800f154 <HAL_RTC_GetTime>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 800f154:	b580      	push	{r7, lr}
 800f156:	b086      	sub	sp, #24
 800f158:	af00      	add	r7, sp, #0
 800f15a:	60f8      	str	r0, [r7, #12]
 800f15c:	60b9      	str	r1, [r7, #8]
 800f15e:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Get subseconds structure field from the corresponding register*/
  sTime->SubSeconds = (uint32_t)(hrtc->Instance->SSR);
 800f160:	68fb      	ldr	r3, [r7, #12]
 800f162:	681b      	ldr	r3, [r3, #0]
 800f164:	689a      	ldr	r2, [r3, #8]
 800f166:	68bb      	ldr	r3, [r7, #8]
 800f168:	605a      	str	r2, [r3, #4]

  /* Get SecondFraction structure field from the corresponding register field*/
  sTime->SecondFraction = (uint32_t)(hrtc->Instance->PRER & RTC_PRER_PREDIV_S);
 800f16a:	68fb      	ldr	r3, [r7, #12]
 800f16c:	681b      	ldr	r3, [r3, #0]
 800f16e:	691b      	ldr	r3, [r3, #16]
 800f170:	045b      	lsls	r3, r3, #17
 800f172:	0c5a      	lsrs	r2, r3, #17
 800f174:	68bb      	ldr	r3, [r7, #8]
 800f176:	609a      	str	r2, [r3, #8]

  /* Get the TR register */
  tmpreg = (uint32_t)(hrtc->Instance->TR & RTC_TR_RESERVED_MASK);
 800f178:	68fb      	ldr	r3, [r7, #12]
 800f17a:	681b      	ldr	r3, [r3, #0]
 800f17c:	681b      	ldr	r3, [r3, #0]
 800f17e:	4a22      	ldr	r2, [pc, #136]	@ (800f208 <HAL_RTC_GetTime+0xb4>)
 800f180:	4013      	ands	r3, r2
 800f182:	617b      	str	r3, [r7, #20]

  /* Fill the structure fields with the read parameters */
  sTime->Hours = (uint8_t)((tmpreg & (RTC_TR_HT | RTC_TR_HU)) >> RTC_TR_HU_Pos);
 800f184:	697b      	ldr	r3, [r7, #20]
 800f186:	0c1b      	lsrs	r3, r3, #16
 800f188:	b2db      	uxtb	r3, r3
 800f18a:	223f      	movs	r2, #63	@ 0x3f
 800f18c:	4013      	ands	r3, r2
 800f18e:	b2da      	uxtb	r2, r3
 800f190:	68bb      	ldr	r3, [r7, #8]
 800f192:	701a      	strb	r2, [r3, #0]
  sTime->Minutes = (uint8_t)((tmpreg & (RTC_TR_MNT | RTC_TR_MNU)) >> RTC_TR_MNU_Pos);
 800f194:	697b      	ldr	r3, [r7, #20]
 800f196:	0a1b      	lsrs	r3, r3, #8
 800f198:	b2db      	uxtb	r3, r3
 800f19a:	227f      	movs	r2, #127	@ 0x7f
 800f19c:	4013      	ands	r3, r2
 800f19e:	b2da      	uxtb	r2, r3
 800f1a0:	68bb      	ldr	r3, [r7, #8]
 800f1a2:	705a      	strb	r2, [r3, #1]
  sTime->Seconds = (uint8_t)((tmpreg & (RTC_TR_ST | RTC_TR_SU)) >> RTC_TR_SU_Pos);
 800f1a4:	697b      	ldr	r3, [r7, #20]
 800f1a6:	b2db      	uxtb	r3, r3
 800f1a8:	227f      	movs	r2, #127	@ 0x7f
 800f1aa:	4013      	ands	r3, r2
 800f1ac:	b2da      	uxtb	r2, r3
 800f1ae:	68bb      	ldr	r3, [r7, #8]
 800f1b0:	709a      	strb	r2, [r3, #2]
  sTime->TimeFormat = (uint8_t)((tmpreg & (RTC_TR_PM)) >> RTC_TR_PM_Pos);
 800f1b2:	697b      	ldr	r3, [r7, #20]
 800f1b4:	0d9b      	lsrs	r3, r3, #22
 800f1b6:	b2db      	uxtb	r3, r3
 800f1b8:	2201      	movs	r2, #1
 800f1ba:	4013      	ands	r3, r2
 800f1bc:	b2da      	uxtb	r2, r3
 800f1be:	68bb      	ldr	r3, [r7, #8]
 800f1c0:	70da      	strb	r2, [r3, #3]

  /* Check the input parameters format */
  if(Format == RTC_FORMAT_BIN)
 800f1c2:	687b      	ldr	r3, [r7, #4]
 800f1c4:	2b00      	cmp	r3, #0
 800f1c6:	d11a      	bne.n	800f1fe <HAL_RTC_GetTime+0xaa>
  {
    /* Convert the time structure parameters to Binary format */
    sTime->Hours = (uint8_t)RTC_Bcd2ToByte(sTime->Hours);
 800f1c8:	68bb      	ldr	r3, [r7, #8]
 800f1ca:	781b      	ldrb	r3, [r3, #0]
 800f1cc:	0018      	movs	r0, r3
 800f1ce:	f000 f9d1 	bl	800f574 <RTC_Bcd2ToByte>
 800f1d2:	0003      	movs	r3, r0
 800f1d4:	001a      	movs	r2, r3
 800f1d6:	68bb      	ldr	r3, [r7, #8]
 800f1d8:	701a      	strb	r2, [r3, #0]
    sTime->Minutes = (uint8_t)RTC_Bcd2ToByte(sTime->Minutes);
 800f1da:	68bb      	ldr	r3, [r7, #8]
 800f1dc:	785b      	ldrb	r3, [r3, #1]
 800f1de:	0018      	movs	r0, r3
 800f1e0:	f000 f9c8 	bl	800f574 <RTC_Bcd2ToByte>
 800f1e4:	0003      	movs	r3, r0
 800f1e6:	001a      	movs	r2, r3
 800f1e8:	68bb      	ldr	r3, [r7, #8]
 800f1ea:	705a      	strb	r2, [r3, #1]
    sTime->Seconds = (uint8_t)RTC_Bcd2ToByte(sTime->Seconds);
 800f1ec:	68bb      	ldr	r3, [r7, #8]
 800f1ee:	789b      	ldrb	r3, [r3, #2]
 800f1f0:	0018      	movs	r0, r3
 800f1f2:	f000 f9bf 	bl	800f574 <RTC_Bcd2ToByte>
 800f1f6:	0003      	movs	r3, r0
 800f1f8:	001a      	movs	r2, r3
 800f1fa:	68bb      	ldr	r3, [r7, #8]
 800f1fc:	709a      	strb	r2, [r3, #2]
  }

  return HAL_OK;
 800f1fe:	2300      	movs	r3, #0
}
 800f200:	0018      	movs	r0, r3
 800f202:	46bd      	mov	sp, r7
 800f204:	b006      	add	sp, #24
 800f206:	bd80      	pop	{r7, pc}
 800f208:	007f7f7f 	.word	0x007f7f7f

0800f20c <HAL_RTC_SetDate>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 800f20c:	b5b0      	push	{r4, r5, r7, lr}
 800f20e:	b086      	sub	sp, #24
 800f210:	af00      	add	r7, sp, #0
 800f212:	60f8      	str	r0, [r7, #12]
 800f214:	60b9      	str	r1, [r7, #8]
 800f216:	607a      	str	r2, [r7, #4]

 /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

 /* Process Locked */
 __HAL_LOCK(hrtc);
 800f218:	68fb      	ldr	r3, [r7, #12]
 800f21a:	2228      	movs	r2, #40	@ 0x28
 800f21c:	5c9b      	ldrb	r3, [r3, r2]
 800f21e:	2b01      	cmp	r3, #1
 800f220:	d101      	bne.n	800f226 <HAL_RTC_SetDate+0x1a>
 800f222:	2302      	movs	r3, #2
 800f224:	e07e      	b.n	800f324 <HAL_RTC_SetDate+0x118>
 800f226:	68fb      	ldr	r3, [r7, #12]
 800f228:	2228      	movs	r2, #40	@ 0x28
 800f22a:	2101      	movs	r1, #1
 800f22c:	5499      	strb	r1, [r3, r2]

  hrtc->State = HAL_RTC_STATE_BUSY;
 800f22e:	68fb      	ldr	r3, [r7, #12]
 800f230:	2229      	movs	r2, #41	@ 0x29
 800f232:	2102      	movs	r1, #2
 800f234:	5499      	strb	r1, [r3, r2]

  if((Format == RTC_FORMAT_BIN) && ((sDate->Month & 0x10U) == 0x10U))
 800f236:	687b      	ldr	r3, [r7, #4]
 800f238:	2b00      	cmp	r3, #0
 800f23a:	d10e      	bne.n	800f25a <HAL_RTC_SetDate+0x4e>
 800f23c:	68bb      	ldr	r3, [r7, #8]
 800f23e:	785b      	ldrb	r3, [r3, #1]
 800f240:	001a      	movs	r2, r3
 800f242:	2310      	movs	r3, #16
 800f244:	4013      	ands	r3, r2
 800f246:	d008      	beq.n	800f25a <HAL_RTC_SetDate+0x4e>
  {
    sDate->Month = (uint8_t)((sDate->Month & (uint8_t)~(0x10U)) + (uint8_t)0x0AU);
 800f248:	68bb      	ldr	r3, [r7, #8]
 800f24a:	785b      	ldrb	r3, [r3, #1]
 800f24c:	2210      	movs	r2, #16
 800f24e:	4393      	bics	r3, r2
 800f250:	b2db      	uxtb	r3, r3
 800f252:	330a      	adds	r3, #10
 800f254:	b2da      	uxtb	r2, r3
 800f256:	68bb      	ldr	r3, [r7, #8]
 800f258:	705a      	strb	r2, [r3, #1]
  }

  assert_param(IS_RTC_WEEKDAY(sDate->WeekDay));

  if(Format == RTC_FORMAT_BIN)
 800f25a:	687b      	ldr	r3, [r7, #4]
 800f25c:	2b00      	cmp	r3, #0
 800f25e:	d11c      	bne.n	800f29a <HAL_RTC_SetDate+0x8e>
  {
    assert_param(IS_RTC_YEAR(sDate->Year));
    assert_param(IS_RTC_MONTH(sDate->Month));
    assert_param(IS_RTC_DATE(sDate->Date));

   datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 800f260:	68bb      	ldr	r3, [r7, #8]
 800f262:	78db      	ldrb	r3, [r3, #3]
 800f264:	0018      	movs	r0, r3
 800f266:	f000 f95d 	bl	800f524 <RTC_ByteToBcd2>
 800f26a:	0003      	movs	r3, r0
 800f26c:	041c      	lsls	r4, r3, #16
                 ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 800f26e:	68bb      	ldr	r3, [r7, #8]
 800f270:	785b      	ldrb	r3, [r3, #1]
 800f272:	0018      	movs	r0, r3
 800f274:	f000 f956 	bl	800f524 <RTC_ByteToBcd2>
 800f278:	0003      	movs	r3, r0
 800f27a:	021b      	lsls	r3, r3, #8
   datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 800f27c:	431c      	orrs	r4, r3
                 ((uint32_t)RTC_ByteToBcd2(sDate->Date)  << RTC_DR_DU_Pos) | \
 800f27e:	68bb      	ldr	r3, [r7, #8]
 800f280:	789b      	ldrb	r3, [r3, #2]
 800f282:	0018      	movs	r0, r3
 800f284:	f000 f94e 	bl	800f524 <RTC_ByteToBcd2>
 800f288:	0003      	movs	r3, r0
                 ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 800f28a:	0022      	movs	r2, r4
 800f28c:	431a      	orrs	r2, r3
                 ((uint32_t)sDate->WeekDay << RTC_DR_WDU_Pos));
 800f28e:	68bb      	ldr	r3, [r7, #8]
 800f290:	781b      	ldrb	r3, [r3, #0]
 800f292:	035b      	lsls	r3, r3, #13
   datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 800f294:	4313      	orrs	r3, r2
 800f296:	617b      	str	r3, [r7, #20]
 800f298:	e00e      	b.n	800f2b8 <HAL_RTC_SetDate+0xac>
  {
    assert_param(IS_RTC_YEAR(RTC_Bcd2ToByte(sDate->Year)));
    assert_param(IS_RTC_MONTH(RTC_Bcd2ToByte(sDate->Month)));
    assert_param(IS_RTC_DATE(RTC_Bcd2ToByte(sDate->Date)));

    datetmpreg = ((((uint32_t)sDate->Year) << RTC_DR_YU_Pos) | \
 800f29a:	68bb      	ldr	r3, [r7, #8]
 800f29c:	78db      	ldrb	r3, [r3, #3]
 800f29e:	041a      	lsls	r2, r3, #16
                  (((uint32_t)sDate->Month) << RTC_DR_MU_Pos) | \
 800f2a0:	68bb      	ldr	r3, [r7, #8]
 800f2a2:	785b      	ldrb	r3, [r3, #1]
 800f2a4:	021b      	lsls	r3, r3, #8
    datetmpreg = ((((uint32_t)sDate->Year) << RTC_DR_YU_Pos) | \
 800f2a6:	4313      	orrs	r3, r2
                  (((uint32_t)sDate->Date) << RTC_DR_DU_Pos)| \
 800f2a8:	68ba      	ldr	r2, [r7, #8]
 800f2aa:	7892      	ldrb	r2, [r2, #2]
                  (((uint32_t)sDate->Month) << RTC_DR_MU_Pos) | \
 800f2ac:	431a      	orrs	r2, r3
                  (((uint32_t)sDate->WeekDay) << RTC_DR_WDU_Pos));
 800f2ae:	68bb      	ldr	r3, [r7, #8]
 800f2b0:	781b      	ldrb	r3, [r3, #0]
 800f2b2:	035b      	lsls	r3, r3, #13
    datetmpreg = ((((uint32_t)sDate->Year) << RTC_DR_YU_Pos) | \
 800f2b4:	4313      	orrs	r3, r2
 800f2b6:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 800f2b8:	68fb      	ldr	r3, [r7, #12]
 800f2ba:	681b      	ldr	r3, [r3, #0]
 800f2bc:	22ca      	movs	r2, #202	@ 0xca
 800f2be:	625a      	str	r2, [r3, #36]	@ 0x24
 800f2c0:	68fb      	ldr	r3, [r7, #12]
 800f2c2:	681b      	ldr	r3, [r3, #0]
 800f2c4:	2253      	movs	r2, #83	@ 0x53
 800f2c6:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 800f2c8:	2513      	movs	r5, #19
 800f2ca:	197c      	adds	r4, r7, r5
 800f2cc:	68fb      	ldr	r3, [r7, #12]
 800f2ce:	0018      	movs	r0, r3
 800f2d0:	f000 f8a2 	bl	800f418 <RTC_EnterInitMode>
 800f2d4:	0003      	movs	r3, r0
 800f2d6:	7023      	strb	r3, [r4, #0]
  if(status == HAL_OK)
 800f2d8:	0028      	movs	r0, r5
 800f2da:	183b      	adds	r3, r7, r0
 800f2dc:	781b      	ldrb	r3, [r3, #0]
 800f2de:	2b00      	cmp	r3, #0
 800f2e0:	d10c      	bne.n	800f2fc <HAL_RTC_SetDate+0xf0>
  {
    /* Set the RTC_DR register */
    hrtc->Instance->DR = (uint32_t)(datetmpreg & RTC_DR_RESERVED_MASK);
 800f2e2:	68fb      	ldr	r3, [r7, #12]
 800f2e4:	681b      	ldr	r3, [r3, #0]
 800f2e6:	697a      	ldr	r2, [r7, #20]
 800f2e8:	4910      	ldr	r1, [pc, #64]	@ (800f32c <HAL_RTC_SetDate+0x120>)
 800f2ea:	400a      	ands	r2, r1
 800f2ec:	605a      	str	r2, [r3, #4]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 800f2ee:	183c      	adds	r4, r7, r0
 800f2f0:	68fb      	ldr	r3, [r7, #12]
 800f2f2:	0018      	movs	r0, r3
 800f2f4:	f000 f8d2 	bl	800f49c <RTC_ExitInitMode>
 800f2f8:	0003      	movs	r3, r0
 800f2fa:	7023      	strb	r3, [r4, #0]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800f2fc:	68fb      	ldr	r3, [r7, #12]
 800f2fe:	681b      	ldr	r3, [r3, #0]
 800f300:	22ff      	movs	r2, #255	@ 0xff
 800f302:	625a      	str	r2, [r3, #36]	@ 0x24

  if (status == HAL_OK)
 800f304:	2313      	movs	r3, #19
 800f306:	18fb      	adds	r3, r7, r3
 800f308:	781b      	ldrb	r3, [r3, #0]
 800f30a:	2b00      	cmp	r3, #0
 800f30c:	d103      	bne.n	800f316 <HAL_RTC_SetDate+0x10a>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 800f30e:	68fb      	ldr	r3, [r7, #12]
 800f310:	2229      	movs	r2, #41	@ 0x29
 800f312:	2101      	movs	r1, #1
 800f314:	5499      	strb	r1, [r3, r2]
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 800f316:	68fb      	ldr	r3, [r7, #12]
 800f318:	2228      	movs	r2, #40	@ 0x28
 800f31a:	2100      	movs	r1, #0
 800f31c:	5499      	strb	r1, [r3, r2]

  return status;
 800f31e:	2313      	movs	r3, #19
 800f320:	18fb      	adds	r3, r7, r3
 800f322:	781b      	ldrb	r3, [r3, #0]
}
 800f324:	0018      	movs	r0, r3
 800f326:	46bd      	mov	sp, r7
 800f328:	b006      	add	sp, #24
 800f32a:	bdb0      	pop	{r4, r5, r7, pc}
 800f32c:	00ffff3f 	.word	0x00ffff3f

0800f330 <HAL_RTC_GetDate>:
  *            @arg RTC_FORMAT_BIN:  Binary data format
  *            @arg RTC_FORMAT_BCD:  BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 800f330:	b580      	push	{r7, lr}
 800f332:	b086      	sub	sp, #24
 800f334:	af00      	add	r7, sp, #0
 800f336:	60f8      	str	r0, [r7, #12]
 800f338:	60b9      	str	r1, [r7, #8]
 800f33a:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Get the DR register */
  datetmpreg = (uint32_t)(hrtc->Instance->DR & RTC_DR_RESERVED_MASK);
 800f33c:	68fb      	ldr	r3, [r7, #12]
 800f33e:	681b      	ldr	r3, [r3, #0]
 800f340:	685b      	ldr	r3, [r3, #4]
 800f342:	4a21      	ldr	r2, [pc, #132]	@ (800f3c8 <HAL_RTC_GetDate+0x98>)
 800f344:	4013      	ands	r3, r2
 800f346:	617b      	str	r3, [r7, #20]

  /* Fill the structure fields with the read parameters */
  sDate->Year = (uint8_t)((datetmpreg & (RTC_DR_YT | RTC_DR_YU)) >> RTC_DR_YU_Pos);
 800f348:	697b      	ldr	r3, [r7, #20]
 800f34a:	0c1b      	lsrs	r3, r3, #16
 800f34c:	b2da      	uxtb	r2, r3
 800f34e:	68bb      	ldr	r3, [r7, #8]
 800f350:	70da      	strb	r2, [r3, #3]
  sDate->Month = (uint8_t)((datetmpreg & (RTC_DR_MT | RTC_DR_MU)) >> RTC_DR_MU_Pos);
 800f352:	697b      	ldr	r3, [r7, #20]
 800f354:	0a1b      	lsrs	r3, r3, #8
 800f356:	b2db      	uxtb	r3, r3
 800f358:	221f      	movs	r2, #31
 800f35a:	4013      	ands	r3, r2
 800f35c:	b2da      	uxtb	r2, r3
 800f35e:	68bb      	ldr	r3, [r7, #8]
 800f360:	705a      	strb	r2, [r3, #1]
  sDate->Date = (uint8_t)((datetmpreg & (RTC_DR_DT | RTC_DR_DU)) >> RTC_DR_DU_Pos);
 800f362:	697b      	ldr	r3, [r7, #20]
 800f364:	b2db      	uxtb	r3, r3
 800f366:	223f      	movs	r2, #63	@ 0x3f
 800f368:	4013      	ands	r3, r2
 800f36a:	b2da      	uxtb	r2, r3
 800f36c:	68bb      	ldr	r3, [r7, #8]
 800f36e:	709a      	strb	r2, [r3, #2]
  sDate->WeekDay = (uint8_t)((datetmpreg & (RTC_DR_WDU)) >> RTC_DR_WDU_Pos);
 800f370:	697b      	ldr	r3, [r7, #20]
 800f372:	0b5b      	lsrs	r3, r3, #13
 800f374:	b2db      	uxtb	r3, r3
 800f376:	2207      	movs	r2, #7
 800f378:	4013      	ands	r3, r2
 800f37a:	b2da      	uxtb	r2, r3
 800f37c:	68bb      	ldr	r3, [r7, #8]
 800f37e:	701a      	strb	r2, [r3, #0]

  /* Check the input parameters format */
  if(Format == RTC_FORMAT_BIN)
 800f380:	687b      	ldr	r3, [r7, #4]
 800f382:	2b00      	cmp	r3, #0
 800f384:	d11a      	bne.n	800f3bc <HAL_RTC_GetDate+0x8c>
  {
    /* Convert the date structure parameters to Binary format */
    sDate->Year = (uint8_t)RTC_Bcd2ToByte(sDate->Year);
 800f386:	68bb      	ldr	r3, [r7, #8]
 800f388:	78db      	ldrb	r3, [r3, #3]
 800f38a:	0018      	movs	r0, r3
 800f38c:	f000 f8f2 	bl	800f574 <RTC_Bcd2ToByte>
 800f390:	0003      	movs	r3, r0
 800f392:	001a      	movs	r2, r3
 800f394:	68bb      	ldr	r3, [r7, #8]
 800f396:	70da      	strb	r2, [r3, #3]
    sDate->Month = (uint8_t)RTC_Bcd2ToByte(sDate->Month);
 800f398:	68bb      	ldr	r3, [r7, #8]
 800f39a:	785b      	ldrb	r3, [r3, #1]
 800f39c:	0018      	movs	r0, r3
 800f39e:	f000 f8e9 	bl	800f574 <RTC_Bcd2ToByte>
 800f3a2:	0003      	movs	r3, r0
 800f3a4:	001a      	movs	r2, r3
 800f3a6:	68bb      	ldr	r3, [r7, #8]
 800f3a8:	705a      	strb	r2, [r3, #1]
    sDate->Date = (uint8_t)RTC_Bcd2ToByte(sDate->Date);
 800f3aa:	68bb      	ldr	r3, [r7, #8]
 800f3ac:	789b      	ldrb	r3, [r3, #2]
 800f3ae:	0018      	movs	r0, r3
 800f3b0:	f000 f8e0 	bl	800f574 <RTC_Bcd2ToByte>
 800f3b4:	0003      	movs	r3, r0
 800f3b6:	001a      	movs	r2, r3
 800f3b8:	68bb      	ldr	r3, [r7, #8]
 800f3ba:	709a      	strb	r2, [r3, #2]
  }
  return HAL_OK;
 800f3bc:	2300      	movs	r3, #0
}
 800f3be:	0018      	movs	r0, r3
 800f3c0:	46bd      	mov	sp, r7
 800f3c2:	b006      	add	sp, #24
 800f3c4:	bd80      	pop	{r7, pc}
 800f3c6:	46c0      	nop			@ (mov r8, r8)
 800f3c8:	00ffff3f 	.word	0x00ffff3f

0800f3cc <HAL_RTC_WaitForSynchro>:
  *         correctly copied into the RTC_TR and RTC_DR shadow registers.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef* hrtc)
{
 800f3cc:	b580      	push	{r7, lr}
 800f3ce:	b084      	sub	sp, #16
 800f3d0:	af00      	add	r7, sp, #0
 800f3d2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Clear RSF flag, keep reserved bits at reset values (setting other flags has no effect) */
  hrtc->Instance->ICSR = ((uint32_t)(RTC_RSF_MASK & RTC_ICSR_RESERVED_MASK));
 800f3d4:	687b      	ldr	r3, [r7, #4]
 800f3d6:	681b      	ldr	r3, [r3, #0]
 800f3d8:	4a0e      	ldr	r2, [pc, #56]	@ (800f414 <HAL_RTC_WaitForSynchro+0x48>)
 800f3da:	60da      	str	r2, [r3, #12]

  tickstart = HAL_GetTick();
 800f3dc:	f7fc f9dc 	bl	800b798 <HAL_GetTick>
 800f3e0:	0003      	movs	r3, r0
 800f3e2:	60fb      	str	r3, [r7, #12]

  /* Wait the registers to be synchronised */
  while((hrtc->Instance->ICSR & RTC_ICSR_RSF) == 0U)
 800f3e4:	e00a      	b.n	800f3fc <HAL_RTC_WaitForSynchro+0x30>
  {
    if((HAL_GetTick() - tickstart ) > RTC_TIMEOUT_VALUE)
 800f3e6:	f7fc f9d7 	bl	800b798 <HAL_GetTick>
 800f3ea:	0002      	movs	r2, r0
 800f3ec:	68fb      	ldr	r3, [r7, #12]
 800f3ee:	1ad2      	subs	r2, r2, r3
 800f3f0:	23fa      	movs	r3, #250	@ 0xfa
 800f3f2:	009b      	lsls	r3, r3, #2
 800f3f4:	429a      	cmp	r2, r3
 800f3f6:	d901      	bls.n	800f3fc <HAL_RTC_WaitForSynchro+0x30>
    {
      return HAL_TIMEOUT;
 800f3f8:	2303      	movs	r3, #3
 800f3fa:	e006      	b.n	800f40a <HAL_RTC_WaitForSynchro+0x3e>
  while((hrtc->Instance->ICSR & RTC_ICSR_RSF) == 0U)
 800f3fc:	687b      	ldr	r3, [r7, #4]
 800f3fe:	681b      	ldr	r3, [r3, #0]
 800f400:	68db      	ldr	r3, [r3, #12]
 800f402:	2220      	movs	r2, #32
 800f404:	4013      	ands	r3, r2
 800f406:	d0ee      	beq.n	800f3e6 <HAL_RTC_WaitForSynchro+0x1a>
    }
  }

  return HAL_OK;
 800f408:	2300      	movs	r3, #0
}
 800f40a:	0018      	movs	r0, r3
 800f40c:	46bd      	mov	sp, r7
 800f40e:	b004      	add	sp, #16
 800f410:	bd80      	pop	{r7, pc}
 800f412:	46c0      	nop			@ (mov r8, r8)
 800f414:	0001005f 	.word	0x0001005f

0800f418 <RTC_EnterInitMode>:
  *         __HAL_RTC_WRITEPROTECTION_DISABLE() before calling this function.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef* hrtc)
{
 800f418:	b580      	push	{r7, lr}
 800f41a:	b084      	sub	sp, #16
 800f41c:	af00      	add	r7, sp, #0
 800f41e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;  
 800f420:	230f      	movs	r3, #15
 800f422:	18fb      	adds	r3, r7, r3
 800f424:	2200      	movs	r2, #0
 800f426:	701a      	strb	r2, [r3, #0]

  /* Check if the Initialization mode is set */
  if((hrtc->Instance->ICSR & RTC_ICSR_INITF) == 0U)
 800f428:	687b      	ldr	r3, [r7, #4]
 800f42a:	681b      	ldr	r3, [r3, #0]
 800f42c:	68db      	ldr	r3, [r3, #12]
 800f42e:	2240      	movs	r2, #64	@ 0x40
 800f430:	4013      	ands	r3, r2
 800f432:	d12c      	bne.n	800f48e <RTC_EnterInitMode+0x76>
  {
    /* Set the Initialization mode */
    SET_BIT(hrtc->Instance->ICSR, RTC_ICSR_INIT);
 800f434:	687b      	ldr	r3, [r7, #4]
 800f436:	681b      	ldr	r3, [r3, #0]
 800f438:	68da      	ldr	r2, [r3, #12]
 800f43a:	687b      	ldr	r3, [r7, #4]
 800f43c:	681b      	ldr	r3, [r3, #0]
 800f43e:	2180      	movs	r1, #128	@ 0x80
 800f440:	430a      	orrs	r2, r1
 800f442:	60da      	str	r2, [r3, #12]

    tickstart = HAL_GetTick();
 800f444:	f7fc f9a8 	bl	800b798 <HAL_GetTick>
 800f448:	0003      	movs	r3, r0
 800f44a:	60bb      	str	r3, [r7, #8]
    /* Wait till RTC is in INIT state and if Time out is reached exit */
    while(((hrtc->Instance->ICSR & RTC_ICSR_INITF) == 0U) && (status != HAL_TIMEOUT))
 800f44c:	e014      	b.n	800f478 <RTC_EnterInitMode+0x60>
    {
      if((HAL_GetTick()  - tickstart ) > RTC_TIMEOUT_VALUE)
 800f44e:	f7fc f9a3 	bl	800b798 <HAL_GetTick>
 800f452:	0002      	movs	r2, r0
 800f454:	68bb      	ldr	r3, [r7, #8]
 800f456:	1ad2      	subs	r2, r2, r3
 800f458:	200f      	movs	r0, #15
 800f45a:	183b      	adds	r3, r7, r0
 800f45c:	1839      	adds	r1, r7, r0
 800f45e:	7809      	ldrb	r1, [r1, #0]
 800f460:	7019      	strb	r1, [r3, #0]
 800f462:	23fa      	movs	r3, #250	@ 0xfa
 800f464:	009b      	lsls	r3, r3, #2
 800f466:	429a      	cmp	r2, r3
 800f468:	d906      	bls.n	800f478 <RTC_EnterInitMode+0x60>
      {
        status = HAL_TIMEOUT;
 800f46a:	183b      	adds	r3, r7, r0
 800f46c:	2203      	movs	r2, #3
 800f46e:	701a      	strb	r2, [r3, #0]
        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 800f470:	687b      	ldr	r3, [r7, #4]
 800f472:	2229      	movs	r2, #41	@ 0x29
 800f474:	2103      	movs	r1, #3
 800f476:	5499      	strb	r1, [r3, r2]
    while(((hrtc->Instance->ICSR & RTC_ICSR_INITF) == 0U) && (status != HAL_TIMEOUT))
 800f478:	687b      	ldr	r3, [r7, #4]
 800f47a:	681b      	ldr	r3, [r3, #0]
 800f47c:	68db      	ldr	r3, [r3, #12]
 800f47e:	2240      	movs	r2, #64	@ 0x40
 800f480:	4013      	ands	r3, r2
 800f482:	d104      	bne.n	800f48e <RTC_EnterInitMode+0x76>
 800f484:	230f      	movs	r3, #15
 800f486:	18fb      	adds	r3, r7, r3
 800f488:	781b      	ldrb	r3, [r3, #0]
 800f48a:	2b03      	cmp	r3, #3
 800f48c:	d1df      	bne.n	800f44e <RTC_EnterInitMode+0x36>
      }
    }
  }

  return status;
 800f48e:	230f      	movs	r3, #15
 800f490:	18fb      	adds	r3, r7, r3
 800f492:	781b      	ldrb	r3, [r3, #0]
}
 800f494:	0018      	movs	r0, r3
 800f496:	46bd      	mov	sp, r7
 800f498:	b004      	add	sp, #16
 800f49a:	bd80      	pop	{r7, pc}

0800f49c <RTC_ExitInitMode>:
  * @brief  Exit the RTC Initialization mode.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_ExitInitMode(RTC_HandleTypeDef *hrtc)
{
 800f49c:	b590      	push	{r4, r7, lr}
 800f49e:	b085      	sub	sp, #20
 800f4a0:	af00      	add	r7, sp, #0
 800f4a2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800f4a4:	240f      	movs	r4, #15
 800f4a6:	193b      	adds	r3, r7, r4
 800f4a8:	2200      	movs	r2, #0
 800f4aa:	701a      	strb	r2, [r3, #0]

  /* Exit Initialization mode */
  CLEAR_BIT(RTC->ICSR, RTC_ICSR_INIT);
 800f4ac:	4b1c      	ldr	r3, [pc, #112]	@ (800f520 <RTC_ExitInitMode+0x84>)
 800f4ae:	68da      	ldr	r2, [r3, #12]
 800f4b0:	4b1b      	ldr	r3, [pc, #108]	@ (800f520 <RTC_ExitInitMode+0x84>)
 800f4b2:	2180      	movs	r1, #128	@ 0x80
 800f4b4:	438a      	bics	r2, r1
 800f4b6:	60da      	str	r2, [r3, #12]

  /* If CR_BYPSHAD bit = 0, wait for synchro */
  if (READ_BIT(RTC->CR, RTC_CR_BYPSHAD) == 0U)
 800f4b8:	4b19      	ldr	r3, [pc, #100]	@ (800f520 <RTC_ExitInitMode+0x84>)
 800f4ba:	699b      	ldr	r3, [r3, #24]
 800f4bc:	2220      	movs	r2, #32
 800f4be:	4013      	ands	r3, r2
 800f4c0:	d10d      	bne.n	800f4de <RTC_ExitInitMode+0x42>
  {
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 800f4c2:	687b      	ldr	r3, [r7, #4]
 800f4c4:	0018      	movs	r0, r3
 800f4c6:	f7ff ff81 	bl	800f3cc <HAL_RTC_WaitForSynchro>
 800f4ca:	1e03      	subs	r3, r0, #0
 800f4cc:	d021      	beq.n	800f512 <RTC_ExitInitMode+0x76>
    {
      hrtc->State = HAL_RTC_STATE_TIMEOUT;
 800f4ce:	687b      	ldr	r3, [r7, #4]
 800f4d0:	2229      	movs	r2, #41	@ 0x29
 800f4d2:	2103      	movs	r1, #3
 800f4d4:	5499      	strb	r1, [r3, r2]
      status = HAL_TIMEOUT;
 800f4d6:	193b      	adds	r3, r7, r4
 800f4d8:	2203      	movs	r2, #3
 800f4da:	701a      	strb	r2, [r3, #0]
 800f4dc:	e019      	b.n	800f512 <RTC_ExitInitMode+0x76>
  }
  else /* WA 2.7.1 Calendar initialization may fail in case of consecutive INIT mode entry.
          Please look at STM32G0 Errata sheet on the internet for details. */
  {
    /* Clear BYPSHAD bit */
    CLEAR_BIT(RTC->CR, RTC_CR_BYPSHAD);
 800f4de:	4b10      	ldr	r3, [pc, #64]	@ (800f520 <RTC_ExitInitMode+0x84>)
 800f4e0:	699a      	ldr	r2, [r3, #24]
 800f4e2:	4b0f      	ldr	r3, [pc, #60]	@ (800f520 <RTC_ExitInitMode+0x84>)
 800f4e4:	2120      	movs	r1, #32
 800f4e6:	438a      	bics	r2, r1
 800f4e8:	619a      	str	r2, [r3, #24]
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 800f4ea:	687b      	ldr	r3, [r7, #4]
 800f4ec:	0018      	movs	r0, r3
 800f4ee:	f7ff ff6d 	bl	800f3cc <HAL_RTC_WaitForSynchro>
 800f4f2:	1e03      	subs	r3, r0, #0
 800f4f4:	d007      	beq.n	800f506 <RTC_ExitInitMode+0x6a>
    {
      hrtc->State = HAL_RTC_STATE_TIMEOUT;
 800f4f6:	687b      	ldr	r3, [r7, #4]
 800f4f8:	2229      	movs	r2, #41	@ 0x29
 800f4fa:	2103      	movs	r1, #3
 800f4fc:	5499      	strb	r1, [r3, r2]
      status = HAL_TIMEOUT;
 800f4fe:	230f      	movs	r3, #15
 800f500:	18fb      	adds	r3, r7, r3
 800f502:	2203      	movs	r2, #3
 800f504:	701a      	strb	r2, [r3, #0]
    }
    /* Restore BYPSHAD bit */
    SET_BIT(RTC->CR, RTC_CR_BYPSHAD);
 800f506:	4b06      	ldr	r3, [pc, #24]	@ (800f520 <RTC_ExitInitMode+0x84>)
 800f508:	699a      	ldr	r2, [r3, #24]
 800f50a:	4b05      	ldr	r3, [pc, #20]	@ (800f520 <RTC_ExitInitMode+0x84>)
 800f50c:	2120      	movs	r1, #32
 800f50e:	430a      	orrs	r2, r1
 800f510:	619a      	str	r2, [r3, #24]
  }

  return status;
 800f512:	230f      	movs	r3, #15
 800f514:	18fb      	adds	r3, r7, r3
 800f516:	781b      	ldrb	r3, [r3, #0]
}
 800f518:	0018      	movs	r0, r3
 800f51a:	46bd      	mov	sp, r7
 800f51c:	b005      	add	sp, #20
 800f51e:	bd90      	pop	{r4, r7, pc}
 800f520:	40002800 	.word	0x40002800

0800f524 <RTC_ByteToBcd2>:
  * @brief  Convert a 2 digit decimal to BCD format.
  * @param  Value Byte to be converted
  * @retval Converted byte
  */
uint8_t RTC_ByteToBcd2(uint8_t Value)
{
 800f524:	b580      	push	{r7, lr}
 800f526:	b084      	sub	sp, #16
 800f528:	af00      	add	r7, sp, #0
 800f52a:	0002      	movs	r2, r0
 800f52c:	1dfb      	adds	r3, r7, #7
 800f52e:	701a      	strb	r2, [r3, #0]
  uint32_t bcdhigh = 0U;
 800f530:	2300      	movs	r3, #0
 800f532:	60fb      	str	r3, [r7, #12]
  uint8_t Param = Value;
 800f534:	230b      	movs	r3, #11
 800f536:	18fb      	adds	r3, r7, r3
 800f538:	1dfa      	adds	r2, r7, #7
 800f53a:	7812      	ldrb	r2, [r2, #0]
 800f53c:	701a      	strb	r2, [r3, #0]

  while(Param >= 10U)
 800f53e:	e008      	b.n	800f552 <RTC_ByteToBcd2+0x2e>
  {
    bcdhigh++;
 800f540:	68fb      	ldr	r3, [r7, #12]
 800f542:	3301      	adds	r3, #1
 800f544:	60fb      	str	r3, [r7, #12]
    Param -= 10U;
 800f546:	220b      	movs	r2, #11
 800f548:	18bb      	adds	r3, r7, r2
 800f54a:	18ba      	adds	r2, r7, r2
 800f54c:	7812      	ldrb	r2, [r2, #0]
 800f54e:	3a0a      	subs	r2, #10
 800f550:	701a      	strb	r2, [r3, #0]
  while(Param >= 10U)
 800f552:	210b      	movs	r1, #11
 800f554:	187b      	adds	r3, r7, r1
 800f556:	781b      	ldrb	r3, [r3, #0]
 800f558:	2b09      	cmp	r3, #9
 800f55a:	d8f1      	bhi.n	800f540 <RTC_ByteToBcd2+0x1c>
  }

  return  ((uint8_t)(bcdhigh << 4U) | Param);
 800f55c:	68fb      	ldr	r3, [r7, #12]
 800f55e:	b2db      	uxtb	r3, r3
 800f560:	011b      	lsls	r3, r3, #4
 800f562:	b2da      	uxtb	r2, r3
 800f564:	187b      	adds	r3, r7, r1
 800f566:	781b      	ldrb	r3, [r3, #0]
 800f568:	4313      	orrs	r3, r2
 800f56a:	b2db      	uxtb	r3, r3
}
 800f56c:	0018      	movs	r0, r3
 800f56e:	46bd      	mov	sp, r7
 800f570:	b004      	add	sp, #16
 800f572:	bd80      	pop	{r7, pc}

0800f574 <RTC_Bcd2ToByte>:
  * @brief  Convert from 2 digit BCD to Binary.
  * @param  Value BCD value to be converted
  * @retval Converted word
  */
uint8_t RTC_Bcd2ToByte(uint8_t Value)
{
 800f574:	b580      	push	{r7, lr}
 800f576:	b084      	sub	sp, #16
 800f578:	af00      	add	r7, sp, #0
 800f57a:	0002      	movs	r2, r0
 800f57c:	1dfb      	adds	r3, r7, #7
 800f57e:	701a      	strb	r2, [r3, #0]
  uint32_t tmp;
  tmp = (((uint32_t)Value & 0xF0U) >> 4U) * 10U;
 800f580:	1dfb      	adds	r3, r7, #7
 800f582:	781b      	ldrb	r3, [r3, #0]
 800f584:	091b      	lsrs	r3, r3, #4
 800f586:	b2db      	uxtb	r3, r3
 800f588:	001a      	movs	r2, r3
 800f58a:	0013      	movs	r3, r2
 800f58c:	009b      	lsls	r3, r3, #2
 800f58e:	189b      	adds	r3, r3, r2
 800f590:	005b      	lsls	r3, r3, #1
 800f592:	60fb      	str	r3, [r7, #12]
  return (uint8_t)(tmp + ((uint32_t)Value & 0x0FU));
 800f594:	68fb      	ldr	r3, [r7, #12]
 800f596:	b2da      	uxtb	r2, r3
 800f598:	1dfb      	adds	r3, r7, #7
 800f59a:	781b      	ldrb	r3, [r3, #0]
 800f59c:	210f      	movs	r1, #15
 800f59e:	400b      	ands	r3, r1
 800f5a0:	b2db      	uxtb	r3, r3
 800f5a2:	18d3      	adds	r3, r2, r3
 800f5a4:	b2db      	uxtb	r3, r3
}
 800f5a6:	0018      	movs	r0, r3
 800f5a8:	46bd      	mov	sp, r7
 800f5aa:	b004      	add	sp, #16
 800f5ac:	bd80      	pop	{r7, pc}

0800f5ae <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800f5ae:	b580      	push	{r7, lr}
 800f5b0:	b082      	sub	sp, #8
 800f5b2:	af00      	add	r7, sp, #0
 800f5b4:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800f5b6:	687b      	ldr	r3, [r7, #4]
 800f5b8:	2b00      	cmp	r3, #0
 800f5ba:	d101      	bne.n	800f5c0 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800f5bc:	2301      	movs	r3, #1
 800f5be:	e04a      	b.n	800f656 <HAL_TIM_Base_Init+0xa8>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800f5c0:	687b      	ldr	r3, [r7, #4]
 800f5c2:	223d      	movs	r2, #61	@ 0x3d
 800f5c4:	5c9b      	ldrb	r3, [r3, r2]
 800f5c6:	b2db      	uxtb	r3, r3
 800f5c8:	2b00      	cmp	r3, #0
 800f5ca:	d107      	bne.n	800f5dc <HAL_TIM_Base_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800f5cc:	687b      	ldr	r3, [r7, #4]
 800f5ce:	223c      	movs	r2, #60	@ 0x3c
 800f5d0:	2100      	movs	r1, #0
 800f5d2:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800f5d4:	687b      	ldr	r3, [r7, #4]
 800f5d6:	0018      	movs	r0, r3
 800f5d8:	f7fa ff20 	bl	800a41c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800f5dc:	687b      	ldr	r3, [r7, #4]
 800f5de:	223d      	movs	r2, #61	@ 0x3d
 800f5e0:	2102      	movs	r1, #2
 800f5e2:	5499      	strb	r1, [r3, r2]

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800f5e4:	687b      	ldr	r3, [r7, #4]
 800f5e6:	681a      	ldr	r2, [r3, #0]
 800f5e8:	687b      	ldr	r3, [r7, #4]
 800f5ea:	3304      	adds	r3, #4
 800f5ec:	0019      	movs	r1, r3
 800f5ee:	0010      	movs	r0, r2
 800f5f0:	f000 fae4 	bl	800fbbc <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800f5f4:	687b      	ldr	r3, [r7, #4]
 800f5f6:	2248      	movs	r2, #72	@ 0x48
 800f5f8:	2101      	movs	r1, #1
 800f5fa:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800f5fc:	687b      	ldr	r3, [r7, #4]
 800f5fe:	223e      	movs	r2, #62	@ 0x3e
 800f600:	2101      	movs	r1, #1
 800f602:	5499      	strb	r1, [r3, r2]
 800f604:	687b      	ldr	r3, [r7, #4]
 800f606:	223f      	movs	r2, #63	@ 0x3f
 800f608:	2101      	movs	r1, #1
 800f60a:	5499      	strb	r1, [r3, r2]
 800f60c:	687b      	ldr	r3, [r7, #4]
 800f60e:	2240      	movs	r2, #64	@ 0x40
 800f610:	2101      	movs	r1, #1
 800f612:	5499      	strb	r1, [r3, r2]
 800f614:	687b      	ldr	r3, [r7, #4]
 800f616:	2241      	movs	r2, #65	@ 0x41
 800f618:	2101      	movs	r1, #1
 800f61a:	5499      	strb	r1, [r3, r2]
 800f61c:	687b      	ldr	r3, [r7, #4]
 800f61e:	2242      	movs	r2, #66	@ 0x42
 800f620:	2101      	movs	r1, #1
 800f622:	5499      	strb	r1, [r3, r2]
 800f624:	687b      	ldr	r3, [r7, #4]
 800f626:	2243      	movs	r2, #67	@ 0x43
 800f628:	2101      	movs	r1, #1
 800f62a:	5499      	strb	r1, [r3, r2]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800f62c:	687b      	ldr	r3, [r7, #4]
 800f62e:	2244      	movs	r2, #68	@ 0x44
 800f630:	2101      	movs	r1, #1
 800f632:	5499      	strb	r1, [r3, r2]
 800f634:	687b      	ldr	r3, [r7, #4]
 800f636:	2245      	movs	r2, #69	@ 0x45
 800f638:	2101      	movs	r1, #1
 800f63a:	5499      	strb	r1, [r3, r2]
 800f63c:	687b      	ldr	r3, [r7, #4]
 800f63e:	2246      	movs	r2, #70	@ 0x46
 800f640:	2101      	movs	r1, #1
 800f642:	5499      	strb	r1, [r3, r2]
 800f644:	687b      	ldr	r3, [r7, #4]
 800f646:	2247      	movs	r2, #71	@ 0x47
 800f648:	2101      	movs	r1, #1
 800f64a:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800f64c:	687b      	ldr	r3, [r7, #4]
 800f64e:	223d      	movs	r2, #61	@ 0x3d
 800f650:	2101      	movs	r1, #1
 800f652:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800f654:	2300      	movs	r3, #0
}
 800f656:	0018      	movs	r0, r3
 800f658:	46bd      	mov	sp, r7
 800f65a:	b002      	add	sp, #8
 800f65c:	bd80      	pop	{r7, pc}
	...

0800f660 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 800f660:	b580      	push	{r7, lr}
 800f662:	b084      	sub	sp, #16
 800f664:	af00      	add	r7, sp, #0
 800f666:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800f668:	687b      	ldr	r3, [r7, #4]
 800f66a:	223d      	movs	r2, #61	@ 0x3d
 800f66c:	5c9b      	ldrb	r3, [r3, r2]
 800f66e:	b2db      	uxtb	r3, r3
 800f670:	2b01      	cmp	r3, #1
 800f672:	d001      	beq.n	800f678 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 800f674:	2301      	movs	r3, #1
 800f676:	e03a      	b.n	800f6ee <HAL_TIM_Base_Start+0x8e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800f678:	687b      	ldr	r3, [r7, #4]
 800f67a:	223d      	movs	r2, #61	@ 0x3d
 800f67c:	2102      	movs	r1, #2
 800f67e:	5499      	strb	r1, [r3, r2]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800f680:	687b      	ldr	r3, [r7, #4]
 800f682:	681b      	ldr	r3, [r3, #0]
 800f684:	4a1c      	ldr	r2, [pc, #112]	@ (800f6f8 <HAL_TIM_Base_Start+0x98>)
 800f686:	4293      	cmp	r3, r2
 800f688:	d00f      	beq.n	800f6aa <HAL_TIM_Base_Start+0x4a>
 800f68a:	687b      	ldr	r3, [r7, #4]
 800f68c:	681a      	ldr	r2, [r3, #0]
 800f68e:	2380      	movs	r3, #128	@ 0x80
 800f690:	05db      	lsls	r3, r3, #23
 800f692:	429a      	cmp	r2, r3
 800f694:	d009      	beq.n	800f6aa <HAL_TIM_Base_Start+0x4a>
 800f696:	687b      	ldr	r3, [r7, #4]
 800f698:	681b      	ldr	r3, [r3, #0]
 800f69a:	4a18      	ldr	r2, [pc, #96]	@ (800f6fc <HAL_TIM_Base_Start+0x9c>)
 800f69c:	4293      	cmp	r3, r2
 800f69e:	d004      	beq.n	800f6aa <HAL_TIM_Base_Start+0x4a>
 800f6a0:	687b      	ldr	r3, [r7, #4]
 800f6a2:	681b      	ldr	r3, [r3, #0]
 800f6a4:	4a16      	ldr	r2, [pc, #88]	@ (800f700 <HAL_TIM_Base_Start+0xa0>)
 800f6a6:	4293      	cmp	r3, r2
 800f6a8:	d116      	bne.n	800f6d8 <HAL_TIM_Base_Start+0x78>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800f6aa:	687b      	ldr	r3, [r7, #4]
 800f6ac:	681b      	ldr	r3, [r3, #0]
 800f6ae:	689b      	ldr	r3, [r3, #8]
 800f6b0:	4a14      	ldr	r2, [pc, #80]	@ (800f704 <HAL_TIM_Base_Start+0xa4>)
 800f6b2:	4013      	ands	r3, r2
 800f6b4:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800f6b6:	68fb      	ldr	r3, [r7, #12]
 800f6b8:	2b06      	cmp	r3, #6
 800f6ba:	d016      	beq.n	800f6ea <HAL_TIM_Base_Start+0x8a>
 800f6bc:	68fa      	ldr	r2, [r7, #12]
 800f6be:	2380      	movs	r3, #128	@ 0x80
 800f6c0:	025b      	lsls	r3, r3, #9
 800f6c2:	429a      	cmp	r2, r3
 800f6c4:	d011      	beq.n	800f6ea <HAL_TIM_Base_Start+0x8a>
    {
      __HAL_TIM_ENABLE(htim);
 800f6c6:	687b      	ldr	r3, [r7, #4]
 800f6c8:	681b      	ldr	r3, [r3, #0]
 800f6ca:	681a      	ldr	r2, [r3, #0]
 800f6cc:	687b      	ldr	r3, [r7, #4]
 800f6ce:	681b      	ldr	r3, [r3, #0]
 800f6d0:	2101      	movs	r1, #1
 800f6d2:	430a      	orrs	r2, r1
 800f6d4:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800f6d6:	e008      	b.n	800f6ea <HAL_TIM_Base_Start+0x8a>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800f6d8:	687b      	ldr	r3, [r7, #4]
 800f6da:	681b      	ldr	r3, [r3, #0]
 800f6dc:	681a      	ldr	r2, [r3, #0]
 800f6de:	687b      	ldr	r3, [r7, #4]
 800f6e0:	681b      	ldr	r3, [r3, #0]
 800f6e2:	2101      	movs	r1, #1
 800f6e4:	430a      	orrs	r2, r1
 800f6e6:	601a      	str	r2, [r3, #0]
 800f6e8:	e000      	b.n	800f6ec <HAL_TIM_Base_Start+0x8c>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800f6ea:	46c0      	nop			@ (mov r8, r8)
  }

  /* Return function status */
  return HAL_OK;
 800f6ec:	2300      	movs	r3, #0
}
 800f6ee:	0018      	movs	r0, r3
 800f6f0:	46bd      	mov	sp, r7
 800f6f2:	b004      	add	sp, #16
 800f6f4:	bd80      	pop	{r7, pc}
 800f6f6:	46c0      	nop			@ (mov r8, r8)
 800f6f8:	40012c00 	.word	0x40012c00
 800f6fc:	40000400 	.word	0x40000400
 800f700:	40014000 	.word	0x40014000
 800f704:	00010007 	.word	0x00010007

0800f708 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800f708:	b580      	push	{r7, lr}
 800f70a:	b084      	sub	sp, #16
 800f70c:	af00      	add	r7, sp, #0
 800f70e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800f710:	687b      	ldr	r3, [r7, #4]
 800f712:	223d      	movs	r2, #61	@ 0x3d
 800f714:	5c9b      	ldrb	r3, [r3, r2]
 800f716:	b2db      	uxtb	r3, r3
 800f718:	2b01      	cmp	r3, #1
 800f71a:	d001      	beq.n	800f720 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 800f71c:	2301      	movs	r3, #1
 800f71e:	e042      	b.n	800f7a6 <HAL_TIM_Base_Start_IT+0x9e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800f720:	687b      	ldr	r3, [r7, #4]
 800f722:	223d      	movs	r2, #61	@ 0x3d
 800f724:	2102      	movs	r1, #2
 800f726:	5499      	strb	r1, [r3, r2]

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800f728:	687b      	ldr	r3, [r7, #4]
 800f72a:	681b      	ldr	r3, [r3, #0]
 800f72c:	68da      	ldr	r2, [r3, #12]
 800f72e:	687b      	ldr	r3, [r7, #4]
 800f730:	681b      	ldr	r3, [r3, #0]
 800f732:	2101      	movs	r1, #1
 800f734:	430a      	orrs	r2, r1
 800f736:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800f738:	687b      	ldr	r3, [r7, #4]
 800f73a:	681b      	ldr	r3, [r3, #0]
 800f73c:	4a1c      	ldr	r2, [pc, #112]	@ (800f7b0 <HAL_TIM_Base_Start_IT+0xa8>)
 800f73e:	4293      	cmp	r3, r2
 800f740:	d00f      	beq.n	800f762 <HAL_TIM_Base_Start_IT+0x5a>
 800f742:	687b      	ldr	r3, [r7, #4]
 800f744:	681a      	ldr	r2, [r3, #0]
 800f746:	2380      	movs	r3, #128	@ 0x80
 800f748:	05db      	lsls	r3, r3, #23
 800f74a:	429a      	cmp	r2, r3
 800f74c:	d009      	beq.n	800f762 <HAL_TIM_Base_Start_IT+0x5a>
 800f74e:	687b      	ldr	r3, [r7, #4]
 800f750:	681b      	ldr	r3, [r3, #0]
 800f752:	4a18      	ldr	r2, [pc, #96]	@ (800f7b4 <HAL_TIM_Base_Start_IT+0xac>)
 800f754:	4293      	cmp	r3, r2
 800f756:	d004      	beq.n	800f762 <HAL_TIM_Base_Start_IT+0x5a>
 800f758:	687b      	ldr	r3, [r7, #4]
 800f75a:	681b      	ldr	r3, [r3, #0]
 800f75c:	4a16      	ldr	r2, [pc, #88]	@ (800f7b8 <HAL_TIM_Base_Start_IT+0xb0>)
 800f75e:	4293      	cmp	r3, r2
 800f760:	d116      	bne.n	800f790 <HAL_TIM_Base_Start_IT+0x88>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800f762:	687b      	ldr	r3, [r7, #4]
 800f764:	681b      	ldr	r3, [r3, #0]
 800f766:	689b      	ldr	r3, [r3, #8]
 800f768:	4a14      	ldr	r2, [pc, #80]	@ (800f7bc <HAL_TIM_Base_Start_IT+0xb4>)
 800f76a:	4013      	ands	r3, r2
 800f76c:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800f76e:	68fb      	ldr	r3, [r7, #12]
 800f770:	2b06      	cmp	r3, #6
 800f772:	d016      	beq.n	800f7a2 <HAL_TIM_Base_Start_IT+0x9a>
 800f774:	68fa      	ldr	r2, [r7, #12]
 800f776:	2380      	movs	r3, #128	@ 0x80
 800f778:	025b      	lsls	r3, r3, #9
 800f77a:	429a      	cmp	r2, r3
 800f77c:	d011      	beq.n	800f7a2 <HAL_TIM_Base_Start_IT+0x9a>
    {
      __HAL_TIM_ENABLE(htim);
 800f77e:	687b      	ldr	r3, [r7, #4]
 800f780:	681b      	ldr	r3, [r3, #0]
 800f782:	681a      	ldr	r2, [r3, #0]
 800f784:	687b      	ldr	r3, [r7, #4]
 800f786:	681b      	ldr	r3, [r3, #0]
 800f788:	2101      	movs	r1, #1
 800f78a:	430a      	orrs	r2, r1
 800f78c:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800f78e:	e008      	b.n	800f7a2 <HAL_TIM_Base_Start_IT+0x9a>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800f790:	687b      	ldr	r3, [r7, #4]
 800f792:	681b      	ldr	r3, [r3, #0]
 800f794:	681a      	ldr	r2, [r3, #0]
 800f796:	687b      	ldr	r3, [r7, #4]
 800f798:	681b      	ldr	r3, [r3, #0]
 800f79a:	2101      	movs	r1, #1
 800f79c:	430a      	orrs	r2, r1
 800f79e:	601a      	str	r2, [r3, #0]
 800f7a0:	e000      	b.n	800f7a4 <HAL_TIM_Base_Start_IT+0x9c>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800f7a2:	46c0      	nop			@ (mov r8, r8)
  }

  /* Return function status */
  return HAL_OK;
 800f7a4:	2300      	movs	r3, #0
}
 800f7a6:	0018      	movs	r0, r3
 800f7a8:	46bd      	mov	sp, r7
 800f7aa:	b004      	add	sp, #16
 800f7ac:	bd80      	pop	{r7, pc}
 800f7ae:	46c0      	nop			@ (mov r8, r8)
 800f7b0:	40012c00 	.word	0x40012c00
 800f7b4:	40000400 	.word	0x40000400
 800f7b8:	40014000 	.word	0x40014000
 800f7bc:	00010007 	.word	0x00010007

0800f7c0 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800f7c0:	b580      	push	{r7, lr}
 800f7c2:	b084      	sub	sp, #16
 800f7c4:	af00      	add	r7, sp, #0
 800f7c6:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 800f7c8:	687b      	ldr	r3, [r7, #4]
 800f7ca:	681b      	ldr	r3, [r3, #0]
 800f7cc:	68db      	ldr	r3, [r3, #12]
 800f7ce:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 800f7d0:	687b      	ldr	r3, [r7, #4]
 800f7d2:	681b      	ldr	r3, [r3, #0]
 800f7d4:	691b      	ldr	r3, [r3, #16]
 800f7d6:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 800f7d8:	68bb      	ldr	r3, [r7, #8]
 800f7da:	2202      	movs	r2, #2
 800f7dc:	4013      	ands	r3, r2
 800f7de:	d021      	beq.n	800f824 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 800f7e0:	68fb      	ldr	r3, [r7, #12]
 800f7e2:	2202      	movs	r2, #2
 800f7e4:	4013      	ands	r3, r2
 800f7e6:	d01d      	beq.n	800f824 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 800f7e8:	687b      	ldr	r3, [r7, #4]
 800f7ea:	681b      	ldr	r3, [r3, #0]
 800f7ec:	2203      	movs	r2, #3
 800f7ee:	4252      	negs	r2, r2
 800f7f0:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800f7f2:	687b      	ldr	r3, [r7, #4]
 800f7f4:	2201      	movs	r2, #1
 800f7f6:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800f7f8:	687b      	ldr	r3, [r7, #4]
 800f7fa:	681b      	ldr	r3, [r3, #0]
 800f7fc:	699b      	ldr	r3, [r3, #24]
 800f7fe:	2203      	movs	r2, #3
 800f800:	4013      	ands	r3, r2
 800f802:	d004      	beq.n	800f80e <HAL_TIM_IRQHandler+0x4e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800f804:	687b      	ldr	r3, [r7, #4]
 800f806:	0018      	movs	r0, r3
 800f808:	f000 f9c0 	bl	800fb8c <HAL_TIM_IC_CaptureCallback>
 800f80c:	e007      	b.n	800f81e <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800f80e:	687b      	ldr	r3, [r7, #4]
 800f810:	0018      	movs	r0, r3
 800f812:	f000 f9b3 	bl	800fb7c <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800f816:	687b      	ldr	r3, [r7, #4]
 800f818:	0018      	movs	r0, r3
 800f81a:	f000 f9bf 	bl	800fb9c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800f81e:	687b      	ldr	r3, [r7, #4]
 800f820:	2200      	movs	r2, #0
 800f822:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 800f824:	68bb      	ldr	r3, [r7, #8]
 800f826:	2204      	movs	r2, #4
 800f828:	4013      	ands	r3, r2
 800f82a:	d022      	beq.n	800f872 <HAL_TIM_IRQHandler+0xb2>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 800f82c:	68fb      	ldr	r3, [r7, #12]
 800f82e:	2204      	movs	r2, #4
 800f830:	4013      	ands	r3, r2
 800f832:	d01e      	beq.n	800f872 <HAL_TIM_IRQHandler+0xb2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 800f834:	687b      	ldr	r3, [r7, #4]
 800f836:	681b      	ldr	r3, [r3, #0]
 800f838:	2205      	movs	r2, #5
 800f83a:	4252      	negs	r2, r2
 800f83c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800f83e:	687b      	ldr	r3, [r7, #4]
 800f840:	2202      	movs	r2, #2
 800f842:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800f844:	687b      	ldr	r3, [r7, #4]
 800f846:	681b      	ldr	r3, [r3, #0]
 800f848:	699a      	ldr	r2, [r3, #24]
 800f84a:	23c0      	movs	r3, #192	@ 0xc0
 800f84c:	009b      	lsls	r3, r3, #2
 800f84e:	4013      	ands	r3, r2
 800f850:	d004      	beq.n	800f85c <HAL_TIM_IRQHandler+0x9c>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800f852:	687b      	ldr	r3, [r7, #4]
 800f854:	0018      	movs	r0, r3
 800f856:	f000 f999 	bl	800fb8c <HAL_TIM_IC_CaptureCallback>
 800f85a:	e007      	b.n	800f86c <HAL_TIM_IRQHandler+0xac>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800f85c:	687b      	ldr	r3, [r7, #4]
 800f85e:	0018      	movs	r0, r3
 800f860:	f000 f98c 	bl	800fb7c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800f864:	687b      	ldr	r3, [r7, #4]
 800f866:	0018      	movs	r0, r3
 800f868:	f000 f998 	bl	800fb9c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800f86c:	687b      	ldr	r3, [r7, #4]
 800f86e:	2200      	movs	r2, #0
 800f870:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 800f872:	68bb      	ldr	r3, [r7, #8]
 800f874:	2208      	movs	r2, #8
 800f876:	4013      	ands	r3, r2
 800f878:	d021      	beq.n	800f8be <HAL_TIM_IRQHandler+0xfe>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 800f87a:	68fb      	ldr	r3, [r7, #12]
 800f87c:	2208      	movs	r2, #8
 800f87e:	4013      	ands	r3, r2
 800f880:	d01d      	beq.n	800f8be <HAL_TIM_IRQHandler+0xfe>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 800f882:	687b      	ldr	r3, [r7, #4]
 800f884:	681b      	ldr	r3, [r3, #0]
 800f886:	2209      	movs	r2, #9
 800f888:	4252      	negs	r2, r2
 800f88a:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800f88c:	687b      	ldr	r3, [r7, #4]
 800f88e:	2204      	movs	r2, #4
 800f890:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800f892:	687b      	ldr	r3, [r7, #4]
 800f894:	681b      	ldr	r3, [r3, #0]
 800f896:	69db      	ldr	r3, [r3, #28]
 800f898:	2203      	movs	r2, #3
 800f89a:	4013      	ands	r3, r2
 800f89c:	d004      	beq.n	800f8a8 <HAL_TIM_IRQHandler+0xe8>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800f89e:	687b      	ldr	r3, [r7, #4]
 800f8a0:	0018      	movs	r0, r3
 800f8a2:	f000 f973 	bl	800fb8c <HAL_TIM_IC_CaptureCallback>
 800f8a6:	e007      	b.n	800f8b8 <HAL_TIM_IRQHandler+0xf8>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800f8a8:	687b      	ldr	r3, [r7, #4]
 800f8aa:	0018      	movs	r0, r3
 800f8ac:	f000 f966 	bl	800fb7c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800f8b0:	687b      	ldr	r3, [r7, #4]
 800f8b2:	0018      	movs	r0, r3
 800f8b4:	f000 f972 	bl	800fb9c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800f8b8:	687b      	ldr	r3, [r7, #4]
 800f8ba:	2200      	movs	r2, #0
 800f8bc:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 800f8be:	68bb      	ldr	r3, [r7, #8]
 800f8c0:	2210      	movs	r2, #16
 800f8c2:	4013      	ands	r3, r2
 800f8c4:	d022      	beq.n	800f90c <HAL_TIM_IRQHandler+0x14c>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 800f8c6:	68fb      	ldr	r3, [r7, #12]
 800f8c8:	2210      	movs	r2, #16
 800f8ca:	4013      	ands	r3, r2
 800f8cc:	d01e      	beq.n	800f90c <HAL_TIM_IRQHandler+0x14c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 800f8ce:	687b      	ldr	r3, [r7, #4]
 800f8d0:	681b      	ldr	r3, [r3, #0]
 800f8d2:	2211      	movs	r2, #17
 800f8d4:	4252      	negs	r2, r2
 800f8d6:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800f8d8:	687b      	ldr	r3, [r7, #4]
 800f8da:	2208      	movs	r2, #8
 800f8dc:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800f8de:	687b      	ldr	r3, [r7, #4]
 800f8e0:	681b      	ldr	r3, [r3, #0]
 800f8e2:	69da      	ldr	r2, [r3, #28]
 800f8e4:	23c0      	movs	r3, #192	@ 0xc0
 800f8e6:	009b      	lsls	r3, r3, #2
 800f8e8:	4013      	ands	r3, r2
 800f8ea:	d004      	beq.n	800f8f6 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800f8ec:	687b      	ldr	r3, [r7, #4]
 800f8ee:	0018      	movs	r0, r3
 800f8f0:	f000 f94c 	bl	800fb8c <HAL_TIM_IC_CaptureCallback>
 800f8f4:	e007      	b.n	800f906 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800f8f6:	687b      	ldr	r3, [r7, #4]
 800f8f8:	0018      	movs	r0, r3
 800f8fa:	f000 f93f 	bl	800fb7c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800f8fe:	687b      	ldr	r3, [r7, #4]
 800f900:	0018      	movs	r0, r3
 800f902:	f000 f94b 	bl	800fb9c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800f906:	687b      	ldr	r3, [r7, #4]
 800f908:	2200      	movs	r2, #0
 800f90a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 800f90c:	68bb      	ldr	r3, [r7, #8]
 800f90e:	2201      	movs	r2, #1
 800f910:	4013      	ands	r3, r2
 800f912:	d00c      	beq.n	800f92e <HAL_TIM_IRQHandler+0x16e>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 800f914:	68fb      	ldr	r3, [r7, #12]
 800f916:	2201      	movs	r2, #1
 800f918:	4013      	ands	r3, r2
 800f91a:	d008      	beq.n	800f92e <HAL_TIM_IRQHandler+0x16e>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 800f91c:	687b      	ldr	r3, [r7, #4]
 800f91e:	681b      	ldr	r3, [r3, #0]
 800f920:	2202      	movs	r2, #2
 800f922:	4252      	negs	r2, r2
 800f924:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800f926:	687b      	ldr	r3, [r7, #4]
 800f928:	0018      	movs	r0, r3
 800f92a:	f7fa fb3d 	bl	8009fa8 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 800f92e:	68bb      	ldr	r3, [r7, #8]
 800f930:	2280      	movs	r2, #128	@ 0x80
 800f932:	4013      	ands	r3, r2
 800f934:	d104      	bne.n	800f940 <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 800f936:	68ba      	ldr	r2, [r7, #8]
 800f938:	2380      	movs	r3, #128	@ 0x80
 800f93a:	019b      	lsls	r3, r3, #6
 800f93c:	4013      	ands	r3, r2
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 800f93e:	d00b      	beq.n	800f958 <HAL_TIM_IRQHandler+0x198>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800f940:	68fb      	ldr	r3, [r7, #12]
 800f942:	2280      	movs	r2, #128	@ 0x80
 800f944:	4013      	ands	r3, r2
 800f946:	d007      	beq.n	800f958 <HAL_TIM_IRQHandler+0x198>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 800f948:	687b      	ldr	r3, [r7, #4]
 800f94a:	681b      	ldr	r3, [r3, #0]
 800f94c:	4a1e      	ldr	r2, [pc, #120]	@ (800f9c8 <HAL_TIM_IRQHandler+0x208>)
 800f94e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800f950:	687b      	ldr	r3, [r7, #4]
 800f952:	0018      	movs	r0, r3
 800f954:	f000 fad2 	bl	800fefc <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 800f958:	68ba      	ldr	r2, [r7, #8]
 800f95a:	2380      	movs	r3, #128	@ 0x80
 800f95c:	005b      	lsls	r3, r3, #1
 800f95e:	4013      	ands	r3, r2
 800f960:	d00b      	beq.n	800f97a <HAL_TIM_IRQHandler+0x1ba>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800f962:	68fb      	ldr	r3, [r7, #12]
 800f964:	2280      	movs	r2, #128	@ 0x80
 800f966:	4013      	ands	r3, r2
 800f968:	d007      	beq.n	800f97a <HAL_TIM_IRQHandler+0x1ba>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 800f96a:	687b      	ldr	r3, [r7, #4]
 800f96c:	681b      	ldr	r3, [r3, #0]
 800f96e:	4a17      	ldr	r2, [pc, #92]	@ (800f9cc <HAL_TIM_IRQHandler+0x20c>)
 800f970:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 800f972:	687b      	ldr	r3, [r7, #4]
 800f974:	0018      	movs	r0, r3
 800f976:	f000 fac9 	bl	800ff0c <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 800f97a:	68bb      	ldr	r3, [r7, #8]
 800f97c:	2240      	movs	r2, #64	@ 0x40
 800f97e:	4013      	ands	r3, r2
 800f980:	d00c      	beq.n	800f99c <HAL_TIM_IRQHandler+0x1dc>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 800f982:	68fb      	ldr	r3, [r7, #12]
 800f984:	2240      	movs	r2, #64	@ 0x40
 800f986:	4013      	ands	r3, r2
 800f988:	d008      	beq.n	800f99c <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 800f98a:	687b      	ldr	r3, [r7, #4]
 800f98c:	681b      	ldr	r3, [r3, #0]
 800f98e:	2241      	movs	r2, #65	@ 0x41
 800f990:	4252      	negs	r2, r2
 800f992:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800f994:	687b      	ldr	r3, [r7, #4]
 800f996:	0018      	movs	r0, r3
 800f998:	f000 f908 	bl	800fbac <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 800f99c:	68bb      	ldr	r3, [r7, #8]
 800f99e:	2220      	movs	r2, #32
 800f9a0:	4013      	ands	r3, r2
 800f9a2:	d00c      	beq.n	800f9be <HAL_TIM_IRQHandler+0x1fe>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 800f9a4:	68fb      	ldr	r3, [r7, #12]
 800f9a6:	2220      	movs	r2, #32
 800f9a8:	4013      	ands	r3, r2
 800f9aa:	d008      	beq.n	800f9be <HAL_TIM_IRQHandler+0x1fe>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 800f9ac:	687b      	ldr	r3, [r7, #4]
 800f9ae:	681b      	ldr	r3, [r3, #0]
 800f9b0:	2221      	movs	r2, #33	@ 0x21
 800f9b2:	4252      	negs	r2, r2
 800f9b4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800f9b6:	687b      	ldr	r3, [r7, #4]
 800f9b8:	0018      	movs	r0, r3
 800f9ba:	f000 fa97 	bl	800feec <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800f9be:	46c0      	nop			@ (mov r8, r8)
 800f9c0:	46bd      	mov	sp, r7
 800f9c2:	b004      	add	sp, #16
 800f9c4:	bd80      	pop	{r7, pc}
 800f9c6:	46c0      	nop			@ (mov r8, r8)
 800f9c8:	ffffdf7f 	.word	0xffffdf7f
 800f9cc:	fffffeff 	.word	0xfffffeff

0800f9d0 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800f9d0:	b580      	push	{r7, lr}
 800f9d2:	b084      	sub	sp, #16
 800f9d4:	af00      	add	r7, sp, #0
 800f9d6:	6078      	str	r0, [r7, #4]
 800f9d8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800f9da:	230f      	movs	r3, #15
 800f9dc:	18fb      	adds	r3, r7, r3
 800f9de:	2200      	movs	r2, #0
 800f9e0:	701a      	strb	r2, [r3, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800f9e2:	687b      	ldr	r3, [r7, #4]
 800f9e4:	223c      	movs	r2, #60	@ 0x3c
 800f9e6:	5c9b      	ldrb	r3, [r3, r2]
 800f9e8:	2b01      	cmp	r3, #1
 800f9ea:	d101      	bne.n	800f9f0 <HAL_TIM_ConfigClockSource+0x20>
 800f9ec:	2302      	movs	r3, #2
 800f9ee:	e0bc      	b.n	800fb6a <HAL_TIM_ConfigClockSource+0x19a>
 800f9f0:	687b      	ldr	r3, [r7, #4]
 800f9f2:	223c      	movs	r2, #60	@ 0x3c
 800f9f4:	2101      	movs	r1, #1
 800f9f6:	5499      	strb	r1, [r3, r2]

  htim->State = HAL_TIM_STATE_BUSY;
 800f9f8:	687b      	ldr	r3, [r7, #4]
 800f9fa:	223d      	movs	r2, #61	@ 0x3d
 800f9fc:	2102      	movs	r1, #2
 800f9fe:	5499      	strb	r1, [r3, r2]

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800fa00:	687b      	ldr	r3, [r7, #4]
 800fa02:	681b      	ldr	r3, [r3, #0]
 800fa04:	689b      	ldr	r3, [r3, #8]
 800fa06:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800fa08:	68bb      	ldr	r3, [r7, #8]
 800fa0a:	4a5a      	ldr	r2, [pc, #360]	@ (800fb74 <HAL_TIM_ConfigClockSource+0x1a4>)
 800fa0c:	4013      	ands	r3, r2
 800fa0e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800fa10:	68bb      	ldr	r3, [r7, #8]
 800fa12:	4a59      	ldr	r2, [pc, #356]	@ (800fb78 <HAL_TIM_ConfigClockSource+0x1a8>)
 800fa14:	4013      	ands	r3, r2
 800fa16:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 800fa18:	687b      	ldr	r3, [r7, #4]
 800fa1a:	681b      	ldr	r3, [r3, #0]
 800fa1c:	68ba      	ldr	r2, [r7, #8]
 800fa1e:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800fa20:	683b      	ldr	r3, [r7, #0]
 800fa22:	681b      	ldr	r3, [r3, #0]
 800fa24:	2280      	movs	r2, #128	@ 0x80
 800fa26:	0192      	lsls	r2, r2, #6
 800fa28:	4293      	cmp	r3, r2
 800fa2a:	d040      	beq.n	800faae <HAL_TIM_ConfigClockSource+0xde>
 800fa2c:	2280      	movs	r2, #128	@ 0x80
 800fa2e:	0192      	lsls	r2, r2, #6
 800fa30:	4293      	cmp	r3, r2
 800fa32:	d900      	bls.n	800fa36 <HAL_TIM_ConfigClockSource+0x66>
 800fa34:	e088      	b.n	800fb48 <HAL_TIM_ConfigClockSource+0x178>
 800fa36:	2280      	movs	r2, #128	@ 0x80
 800fa38:	0152      	lsls	r2, r2, #5
 800fa3a:	4293      	cmp	r3, r2
 800fa3c:	d100      	bne.n	800fa40 <HAL_TIM_ConfigClockSource+0x70>
 800fa3e:	e088      	b.n	800fb52 <HAL_TIM_ConfigClockSource+0x182>
 800fa40:	2280      	movs	r2, #128	@ 0x80
 800fa42:	0152      	lsls	r2, r2, #5
 800fa44:	4293      	cmp	r3, r2
 800fa46:	d900      	bls.n	800fa4a <HAL_TIM_ConfigClockSource+0x7a>
 800fa48:	e07e      	b.n	800fb48 <HAL_TIM_ConfigClockSource+0x178>
 800fa4a:	2b70      	cmp	r3, #112	@ 0x70
 800fa4c:	d018      	beq.n	800fa80 <HAL_TIM_ConfigClockSource+0xb0>
 800fa4e:	d900      	bls.n	800fa52 <HAL_TIM_ConfigClockSource+0x82>
 800fa50:	e07a      	b.n	800fb48 <HAL_TIM_ConfigClockSource+0x178>
 800fa52:	2b60      	cmp	r3, #96	@ 0x60
 800fa54:	d04f      	beq.n	800faf6 <HAL_TIM_ConfigClockSource+0x126>
 800fa56:	d900      	bls.n	800fa5a <HAL_TIM_ConfigClockSource+0x8a>
 800fa58:	e076      	b.n	800fb48 <HAL_TIM_ConfigClockSource+0x178>
 800fa5a:	2b50      	cmp	r3, #80	@ 0x50
 800fa5c:	d03b      	beq.n	800fad6 <HAL_TIM_ConfigClockSource+0x106>
 800fa5e:	d900      	bls.n	800fa62 <HAL_TIM_ConfigClockSource+0x92>
 800fa60:	e072      	b.n	800fb48 <HAL_TIM_ConfigClockSource+0x178>
 800fa62:	2b40      	cmp	r3, #64	@ 0x40
 800fa64:	d057      	beq.n	800fb16 <HAL_TIM_ConfigClockSource+0x146>
 800fa66:	d900      	bls.n	800fa6a <HAL_TIM_ConfigClockSource+0x9a>
 800fa68:	e06e      	b.n	800fb48 <HAL_TIM_ConfigClockSource+0x178>
 800fa6a:	2b30      	cmp	r3, #48	@ 0x30
 800fa6c:	d063      	beq.n	800fb36 <HAL_TIM_ConfigClockSource+0x166>
 800fa6e:	d86b      	bhi.n	800fb48 <HAL_TIM_ConfigClockSource+0x178>
 800fa70:	2b20      	cmp	r3, #32
 800fa72:	d060      	beq.n	800fb36 <HAL_TIM_ConfigClockSource+0x166>
 800fa74:	d868      	bhi.n	800fb48 <HAL_TIM_ConfigClockSource+0x178>
 800fa76:	2b00      	cmp	r3, #0
 800fa78:	d05d      	beq.n	800fb36 <HAL_TIM_ConfigClockSource+0x166>
 800fa7a:	2b10      	cmp	r3, #16
 800fa7c:	d05b      	beq.n	800fb36 <HAL_TIM_ConfigClockSource+0x166>
 800fa7e:	e063      	b.n	800fb48 <HAL_TIM_ConfigClockSource+0x178>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800fa80:	687b      	ldr	r3, [r7, #4]
 800fa82:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800fa84:	683b      	ldr	r3, [r7, #0]
 800fa86:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800fa88:	683b      	ldr	r3, [r7, #0]
 800fa8a:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800fa8c:	683b      	ldr	r3, [r7, #0]
 800fa8e:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800fa90:	f000 f99e 	bl	800fdd0 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800fa94:	687b      	ldr	r3, [r7, #4]
 800fa96:	681b      	ldr	r3, [r3, #0]
 800fa98:	689b      	ldr	r3, [r3, #8]
 800fa9a:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800fa9c:	68bb      	ldr	r3, [r7, #8]
 800fa9e:	2277      	movs	r2, #119	@ 0x77
 800faa0:	4313      	orrs	r3, r2
 800faa2:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800faa4:	687b      	ldr	r3, [r7, #4]
 800faa6:	681b      	ldr	r3, [r3, #0]
 800faa8:	68ba      	ldr	r2, [r7, #8]
 800faaa:	609a      	str	r2, [r3, #8]
      break;
 800faac:	e052      	b.n	800fb54 <HAL_TIM_ConfigClockSource+0x184>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800faae:	687b      	ldr	r3, [r7, #4]
 800fab0:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800fab2:	683b      	ldr	r3, [r7, #0]
 800fab4:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800fab6:	683b      	ldr	r3, [r7, #0]
 800fab8:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800faba:	683b      	ldr	r3, [r7, #0]
 800fabc:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800fabe:	f000 f987 	bl	800fdd0 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800fac2:	687b      	ldr	r3, [r7, #4]
 800fac4:	681b      	ldr	r3, [r3, #0]
 800fac6:	689a      	ldr	r2, [r3, #8]
 800fac8:	687b      	ldr	r3, [r7, #4]
 800faca:	681b      	ldr	r3, [r3, #0]
 800facc:	2180      	movs	r1, #128	@ 0x80
 800face:	01c9      	lsls	r1, r1, #7
 800fad0:	430a      	orrs	r2, r1
 800fad2:	609a      	str	r2, [r3, #8]
      break;
 800fad4:	e03e      	b.n	800fb54 <HAL_TIM_ConfigClockSource+0x184>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800fad6:	687b      	ldr	r3, [r7, #4]
 800fad8:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800fada:	683b      	ldr	r3, [r7, #0]
 800fadc:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800fade:	683b      	ldr	r3, [r7, #0]
 800fae0:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800fae2:	001a      	movs	r2, r3
 800fae4:	f000 f8f8 	bl	800fcd8 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800fae8:	687b      	ldr	r3, [r7, #4]
 800faea:	681b      	ldr	r3, [r3, #0]
 800faec:	2150      	movs	r1, #80	@ 0x50
 800faee:	0018      	movs	r0, r3
 800faf0:	f000 f952 	bl	800fd98 <TIM_ITRx_SetConfig>
      break;
 800faf4:	e02e      	b.n	800fb54 <HAL_TIM_ConfigClockSource+0x184>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800faf6:	687b      	ldr	r3, [r7, #4]
 800faf8:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800fafa:	683b      	ldr	r3, [r7, #0]
 800fafc:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800fafe:	683b      	ldr	r3, [r7, #0]
 800fb00:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 800fb02:	001a      	movs	r2, r3
 800fb04:	f000 f916 	bl	800fd34 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800fb08:	687b      	ldr	r3, [r7, #4]
 800fb0a:	681b      	ldr	r3, [r3, #0]
 800fb0c:	2160      	movs	r1, #96	@ 0x60
 800fb0e:	0018      	movs	r0, r3
 800fb10:	f000 f942 	bl	800fd98 <TIM_ITRx_SetConfig>
      break;
 800fb14:	e01e      	b.n	800fb54 <HAL_TIM_ConfigClockSource+0x184>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800fb16:	687b      	ldr	r3, [r7, #4]
 800fb18:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800fb1a:	683b      	ldr	r3, [r7, #0]
 800fb1c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800fb1e:	683b      	ldr	r3, [r7, #0]
 800fb20:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800fb22:	001a      	movs	r2, r3
 800fb24:	f000 f8d8 	bl	800fcd8 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800fb28:	687b      	ldr	r3, [r7, #4]
 800fb2a:	681b      	ldr	r3, [r3, #0]
 800fb2c:	2140      	movs	r1, #64	@ 0x40
 800fb2e:	0018      	movs	r0, r3
 800fb30:	f000 f932 	bl	800fd98 <TIM_ITRx_SetConfig>
      break;
 800fb34:	e00e      	b.n	800fb54 <HAL_TIM_ConfigClockSource+0x184>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800fb36:	687b      	ldr	r3, [r7, #4]
 800fb38:	681a      	ldr	r2, [r3, #0]
 800fb3a:	683b      	ldr	r3, [r7, #0]
 800fb3c:	681b      	ldr	r3, [r3, #0]
 800fb3e:	0019      	movs	r1, r3
 800fb40:	0010      	movs	r0, r2
 800fb42:	f000 f929 	bl	800fd98 <TIM_ITRx_SetConfig>
      break;
 800fb46:	e005      	b.n	800fb54 <HAL_TIM_ConfigClockSource+0x184>
    }

    default:
      status = HAL_ERROR;
 800fb48:	230f      	movs	r3, #15
 800fb4a:	18fb      	adds	r3, r7, r3
 800fb4c:	2201      	movs	r2, #1
 800fb4e:	701a      	strb	r2, [r3, #0]
      break;
 800fb50:	e000      	b.n	800fb54 <HAL_TIM_ConfigClockSource+0x184>
      break;
 800fb52:	46c0      	nop			@ (mov r8, r8)
  }
  htim->State = HAL_TIM_STATE_READY;
 800fb54:	687b      	ldr	r3, [r7, #4]
 800fb56:	223d      	movs	r2, #61	@ 0x3d
 800fb58:	2101      	movs	r1, #1
 800fb5a:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 800fb5c:	687b      	ldr	r3, [r7, #4]
 800fb5e:	223c      	movs	r2, #60	@ 0x3c
 800fb60:	2100      	movs	r1, #0
 800fb62:	5499      	strb	r1, [r3, r2]

  return status;
 800fb64:	230f      	movs	r3, #15
 800fb66:	18fb      	adds	r3, r7, r3
 800fb68:	781b      	ldrb	r3, [r3, #0]
}
 800fb6a:	0018      	movs	r0, r3
 800fb6c:	46bd      	mov	sp, r7
 800fb6e:	b004      	add	sp, #16
 800fb70:	bd80      	pop	{r7, pc}
 800fb72:	46c0      	nop			@ (mov r8, r8)
 800fb74:	ffceff88 	.word	0xffceff88
 800fb78:	ffff00ff 	.word	0xffff00ff

0800fb7c <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800fb7c:	b580      	push	{r7, lr}
 800fb7e:	b082      	sub	sp, #8
 800fb80:	af00      	add	r7, sp, #0
 800fb82:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800fb84:	46c0      	nop			@ (mov r8, r8)
 800fb86:	46bd      	mov	sp, r7
 800fb88:	b002      	add	sp, #8
 800fb8a:	bd80      	pop	{r7, pc}

0800fb8c <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800fb8c:	b580      	push	{r7, lr}
 800fb8e:	b082      	sub	sp, #8
 800fb90:	af00      	add	r7, sp, #0
 800fb92:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800fb94:	46c0      	nop			@ (mov r8, r8)
 800fb96:	46bd      	mov	sp, r7
 800fb98:	b002      	add	sp, #8
 800fb9a:	bd80      	pop	{r7, pc}

0800fb9c <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800fb9c:	b580      	push	{r7, lr}
 800fb9e:	b082      	sub	sp, #8
 800fba0:	af00      	add	r7, sp, #0
 800fba2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800fba4:	46c0      	nop			@ (mov r8, r8)
 800fba6:	46bd      	mov	sp, r7
 800fba8:	b002      	add	sp, #8
 800fbaa:	bd80      	pop	{r7, pc}

0800fbac <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800fbac:	b580      	push	{r7, lr}
 800fbae:	b082      	sub	sp, #8
 800fbb0:	af00      	add	r7, sp, #0
 800fbb2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800fbb4:	46c0      	nop			@ (mov r8, r8)
 800fbb6:	46bd      	mov	sp, r7
 800fbb8:	b002      	add	sp, #8
 800fbba:	bd80      	pop	{r7, pc}

0800fbbc <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 800fbbc:	b580      	push	{r7, lr}
 800fbbe:	b084      	sub	sp, #16
 800fbc0:	af00      	add	r7, sp, #0
 800fbc2:	6078      	str	r0, [r7, #4]
 800fbc4:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800fbc6:	687b      	ldr	r3, [r7, #4]
 800fbc8:	681b      	ldr	r3, [r3, #0]
 800fbca:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800fbcc:	687b      	ldr	r3, [r7, #4]
 800fbce:	4a3b      	ldr	r2, [pc, #236]	@ (800fcbc <TIM_Base_SetConfig+0x100>)
 800fbd0:	4293      	cmp	r3, r2
 800fbd2:	d008      	beq.n	800fbe6 <TIM_Base_SetConfig+0x2a>
 800fbd4:	687a      	ldr	r2, [r7, #4]
 800fbd6:	2380      	movs	r3, #128	@ 0x80
 800fbd8:	05db      	lsls	r3, r3, #23
 800fbda:	429a      	cmp	r2, r3
 800fbdc:	d003      	beq.n	800fbe6 <TIM_Base_SetConfig+0x2a>
 800fbde:	687b      	ldr	r3, [r7, #4]
 800fbe0:	4a37      	ldr	r2, [pc, #220]	@ (800fcc0 <TIM_Base_SetConfig+0x104>)
 800fbe2:	4293      	cmp	r3, r2
 800fbe4:	d108      	bne.n	800fbf8 <TIM_Base_SetConfig+0x3c>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800fbe6:	68fb      	ldr	r3, [r7, #12]
 800fbe8:	2270      	movs	r2, #112	@ 0x70
 800fbea:	4393      	bics	r3, r2
 800fbec:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800fbee:	683b      	ldr	r3, [r7, #0]
 800fbf0:	685b      	ldr	r3, [r3, #4]
 800fbf2:	68fa      	ldr	r2, [r7, #12]
 800fbf4:	4313      	orrs	r3, r2
 800fbf6:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800fbf8:	687b      	ldr	r3, [r7, #4]
 800fbfa:	4a30      	ldr	r2, [pc, #192]	@ (800fcbc <TIM_Base_SetConfig+0x100>)
 800fbfc:	4293      	cmp	r3, r2
 800fbfe:	d018      	beq.n	800fc32 <TIM_Base_SetConfig+0x76>
 800fc00:	687a      	ldr	r2, [r7, #4]
 800fc02:	2380      	movs	r3, #128	@ 0x80
 800fc04:	05db      	lsls	r3, r3, #23
 800fc06:	429a      	cmp	r2, r3
 800fc08:	d013      	beq.n	800fc32 <TIM_Base_SetConfig+0x76>
 800fc0a:	687b      	ldr	r3, [r7, #4]
 800fc0c:	4a2c      	ldr	r2, [pc, #176]	@ (800fcc0 <TIM_Base_SetConfig+0x104>)
 800fc0e:	4293      	cmp	r3, r2
 800fc10:	d00f      	beq.n	800fc32 <TIM_Base_SetConfig+0x76>
 800fc12:	687b      	ldr	r3, [r7, #4]
 800fc14:	4a2b      	ldr	r2, [pc, #172]	@ (800fcc4 <TIM_Base_SetConfig+0x108>)
 800fc16:	4293      	cmp	r3, r2
 800fc18:	d00b      	beq.n	800fc32 <TIM_Base_SetConfig+0x76>
 800fc1a:	687b      	ldr	r3, [r7, #4]
 800fc1c:	4a2a      	ldr	r2, [pc, #168]	@ (800fcc8 <TIM_Base_SetConfig+0x10c>)
 800fc1e:	4293      	cmp	r3, r2
 800fc20:	d007      	beq.n	800fc32 <TIM_Base_SetConfig+0x76>
 800fc22:	687b      	ldr	r3, [r7, #4]
 800fc24:	4a29      	ldr	r2, [pc, #164]	@ (800fccc <TIM_Base_SetConfig+0x110>)
 800fc26:	4293      	cmp	r3, r2
 800fc28:	d003      	beq.n	800fc32 <TIM_Base_SetConfig+0x76>
 800fc2a:	687b      	ldr	r3, [r7, #4]
 800fc2c:	4a28      	ldr	r2, [pc, #160]	@ (800fcd0 <TIM_Base_SetConfig+0x114>)
 800fc2e:	4293      	cmp	r3, r2
 800fc30:	d108      	bne.n	800fc44 <TIM_Base_SetConfig+0x88>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800fc32:	68fb      	ldr	r3, [r7, #12]
 800fc34:	4a27      	ldr	r2, [pc, #156]	@ (800fcd4 <TIM_Base_SetConfig+0x118>)
 800fc36:	4013      	ands	r3, r2
 800fc38:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800fc3a:	683b      	ldr	r3, [r7, #0]
 800fc3c:	68db      	ldr	r3, [r3, #12]
 800fc3e:	68fa      	ldr	r2, [r7, #12]
 800fc40:	4313      	orrs	r3, r2
 800fc42:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800fc44:	68fb      	ldr	r3, [r7, #12]
 800fc46:	2280      	movs	r2, #128	@ 0x80
 800fc48:	4393      	bics	r3, r2
 800fc4a:	001a      	movs	r2, r3
 800fc4c:	683b      	ldr	r3, [r7, #0]
 800fc4e:	695b      	ldr	r3, [r3, #20]
 800fc50:	4313      	orrs	r3, r2
 800fc52:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800fc54:	687b      	ldr	r3, [r7, #4]
 800fc56:	68fa      	ldr	r2, [r7, #12]
 800fc58:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800fc5a:	683b      	ldr	r3, [r7, #0]
 800fc5c:	689a      	ldr	r2, [r3, #8]
 800fc5e:	687b      	ldr	r3, [r7, #4]
 800fc60:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800fc62:	683b      	ldr	r3, [r7, #0]
 800fc64:	681a      	ldr	r2, [r3, #0]
 800fc66:	687b      	ldr	r3, [r7, #4]
 800fc68:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800fc6a:	687b      	ldr	r3, [r7, #4]
 800fc6c:	4a13      	ldr	r2, [pc, #76]	@ (800fcbc <TIM_Base_SetConfig+0x100>)
 800fc6e:	4293      	cmp	r3, r2
 800fc70:	d00b      	beq.n	800fc8a <TIM_Base_SetConfig+0xce>
 800fc72:	687b      	ldr	r3, [r7, #4]
 800fc74:	4a14      	ldr	r2, [pc, #80]	@ (800fcc8 <TIM_Base_SetConfig+0x10c>)
 800fc76:	4293      	cmp	r3, r2
 800fc78:	d007      	beq.n	800fc8a <TIM_Base_SetConfig+0xce>
 800fc7a:	687b      	ldr	r3, [r7, #4]
 800fc7c:	4a13      	ldr	r2, [pc, #76]	@ (800fccc <TIM_Base_SetConfig+0x110>)
 800fc7e:	4293      	cmp	r3, r2
 800fc80:	d003      	beq.n	800fc8a <TIM_Base_SetConfig+0xce>
 800fc82:	687b      	ldr	r3, [r7, #4]
 800fc84:	4a12      	ldr	r2, [pc, #72]	@ (800fcd0 <TIM_Base_SetConfig+0x114>)
 800fc86:	4293      	cmp	r3, r2
 800fc88:	d103      	bne.n	800fc92 <TIM_Base_SetConfig+0xd6>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800fc8a:	683b      	ldr	r3, [r7, #0]
 800fc8c:	691a      	ldr	r2, [r3, #16]
 800fc8e:	687b      	ldr	r3, [r7, #4]
 800fc90:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800fc92:	687b      	ldr	r3, [r7, #4]
 800fc94:	2201      	movs	r2, #1
 800fc96:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 800fc98:	687b      	ldr	r3, [r7, #4]
 800fc9a:	691b      	ldr	r3, [r3, #16]
 800fc9c:	2201      	movs	r2, #1
 800fc9e:	4013      	ands	r3, r2
 800fca0:	2b01      	cmp	r3, #1
 800fca2:	d106      	bne.n	800fcb2 <TIM_Base_SetConfig+0xf6>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 800fca4:	687b      	ldr	r3, [r7, #4]
 800fca6:	691b      	ldr	r3, [r3, #16]
 800fca8:	2201      	movs	r2, #1
 800fcaa:	4393      	bics	r3, r2
 800fcac:	001a      	movs	r2, r3
 800fcae:	687b      	ldr	r3, [r7, #4]
 800fcb0:	611a      	str	r2, [r3, #16]
  }
}
 800fcb2:	46c0      	nop			@ (mov r8, r8)
 800fcb4:	46bd      	mov	sp, r7
 800fcb6:	b004      	add	sp, #16
 800fcb8:	bd80      	pop	{r7, pc}
 800fcba:	46c0      	nop			@ (mov r8, r8)
 800fcbc:	40012c00 	.word	0x40012c00
 800fcc0:	40000400 	.word	0x40000400
 800fcc4:	40002000 	.word	0x40002000
 800fcc8:	40014000 	.word	0x40014000
 800fccc:	40014400 	.word	0x40014400
 800fcd0:	40014800 	.word	0x40014800
 800fcd4:	fffffcff 	.word	0xfffffcff

0800fcd8 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800fcd8:	b580      	push	{r7, lr}
 800fcda:	b086      	sub	sp, #24
 800fcdc:	af00      	add	r7, sp, #0
 800fcde:	60f8      	str	r0, [r7, #12]
 800fce0:	60b9      	str	r1, [r7, #8]
 800fce2:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800fce4:	68fb      	ldr	r3, [r7, #12]
 800fce6:	6a1b      	ldr	r3, [r3, #32]
 800fce8:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800fcea:	68fb      	ldr	r3, [r7, #12]
 800fcec:	6a1b      	ldr	r3, [r3, #32]
 800fcee:	2201      	movs	r2, #1
 800fcf0:	4393      	bics	r3, r2
 800fcf2:	001a      	movs	r2, r3
 800fcf4:	68fb      	ldr	r3, [r7, #12]
 800fcf6:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800fcf8:	68fb      	ldr	r3, [r7, #12]
 800fcfa:	699b      	ldr	r3, [r3, #24]
 800fcfc:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800fcfe:	693b      	ldr	r3, [r7, #16]
 800fd00:	22f0      	movs	r2, #240	@ 0xf0
 800fd02:	4393      	bics	r3, r2
 800fd04:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800fd06:	687b      	ldr	r3, [r7, #4]
 800fd08:	011b      	lsls	r3, r3, #4
 800fd0a:	693a      	ldr	r2, [r7, #16]
 800fd0c:	4313      	orrs	r3, r2
 800fd0e:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800fd10:	697b      	ldr	r3, [r7, #20]
 800fd12:	220a      	movs	r2, #10
 800fd14:	4393      	bics	r3, r2
 800fd16:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800fd18:	697a      	ldr	r2, [r7, #20]
 800fd1a:	68bb      	ldr	r3, [r7, #8]
 800fd1c:	4313      	orrs	r3, r2
 800fd1e:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800fd20:	68fb      	ldr	r3, [r7, #12]
 800fd22:	693a      	ldr	r2, [r7, #16]
 800fd24:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800fd26:	68fb      	ldr	r3, [r7, #12]
 800fd28:	697a      	ldr	r2, [r7, #20]
 800fd2a:	621a      	str	r2, [r3, #32]
}
 800fd2c:	46c0      	nop			@ (mov r8, r8)
 800fd2e:	46bd      	mov	sp, r7
 800fd30:	b006      	add	sp, #24
 800fd32:	bd80      	pop	{r7, pc}

0800fd34 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800fd34:	b580      	push	{r7, lr}
 800fd36:	b086      	sub	sp, #24
 800fd38:	af00      	add	r7, sp, #0
 800fd3a:	60f8      	str	r0, [r7, #12]
 800fd3c:	60b9      	str	r1, [r7, #8]
 800fd3e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 800fd40:	68fb      	ldr	r3, [r7, #12]
 800fd42:	6a1b      	ldr	r3, [r3, #32]
 800fd44:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800fd46:	68fb      	ldr	r3, [r7, #12]
 800fd48:	6a1b      	ldr	r3, [r3, #32]
 800fd4a:	2210      	movs	r2, #16
 800fd4c:	4393      	bics	r3, r2
 800fd4e:	001a      	movs	r2, r3
 800fd50:	68fb      	ldr	r3, [r7, #12]
 800fd52:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800fd54:	68fb      	ldr	r3, [r7, #12]
 800fd56:	699b      	ldr	r3, [r3, #24]
 800fd58:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800fd5a:	693b      	ldr	r3, [r7, #16]
 800fd5c:	4a0d      	ldr	r2, [pc, #52]	@ (800fd94 <TIM_TI2_ConfigInputStage+0x60>)
 800fd5e:	4013      	ands	r3, r2
 800fd60:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800fd62:	687b      	ldr	r3, [r7, #4]
 800fd64:	031b      	lsls	r3, r3, #12
 800fd66:	693a      	ldr	r2, [r7, #16]
 800fd68:	4313      	orrs	r3, r2
 800fd6a:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800fd6c:	697b      	ldr	r3, [r7, #20]
 800fd6e:	22a0      	movs	r2, #160	@ 0xa0
 800fd70:	4393      	bics	r3, r2
 800fd72:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 800fd74:	68bb      	ldr	r3, [r7, #8]
 800fd76:	011b      	lsls	r3, r3, #4
 800fd78:	697a      	ldr	r2, [r7, #20]
 800fd7a:	4313      	orrs	r3, r2
 800fd7c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800fd7e:	68fb      	ldr	r3, [r7, #12]
 800fd80:	693a      	ldr	r2, [r7, #16]
 800fd82:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800fd84:	68fb      	ldr	r3, [r7, #12]
 800fd86:	697a      	ldr	r2, [r7, #20]
 800fd88:	621a      	str	r2, [r3, #32]
}
 800fd8a:	46c0      	nop			@ (mov r8, r8)
 800fd8c:	46bd      	mov	sp, r7
 800fd8e:	b006      	add	sp, #24
 800fd90:	bd80      	pop	{r7, pc}
 800fd92:	46c0      	nop			@ (mov r8, r8)
 800fd94:	ffff0fff 	.word	0xffff0fff

0800fd98 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800fd98:	b580      	push	{r7, lr}
 800fd9a:	b084      	sub	sp, #16
 800fd9c:	af00      	add	r7, sp, #0
 800fd9e:	6078      	str	r0, [r7, #4]
 800fda0:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800fda2:	687b      	ldr	r3, [r7, #4]
 800fda4:	689b      	ldr	r3, [r3, #8]
 800fda6:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800fda8:	68fb      	ldr	r3, [r7, #12]
 800fdaa:	4a08      	ldr	r2, [pc, #32]	@ (800fdcc <TIM_ITRx_SetConfig+0x34>)
 800fdac:	4013      	ands	r3, r2
 800fdae:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800fdb0:	683a      	ldr	r2, [r7, #0]
 800fdb2:	68fb      	ldr	r3, [r7, #12]
 800fdb4:	4313      	orrs	r3, r2
 800fdb6:	2207      	movs	r2, #7
 800fdb8:	4313      	orrs	r3, r2
 800fdba:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800fdbc:	687b      	ldr	r3, [r7, #4]
 800fdbe:	68fa      	ldr	r2, [r7, #12]
 800fdc0:	609a      	str	r2, [r3, #8]
}
 800fdc2:	46c0      	nop			@ (mov r8, r8)
 800fdc4:	46bd      	mov	sp, r7
 800fdc6:	b004      	add	sp, #16
 800fdc8:	bd80      	pop	{r7, pc}
 800fdca:	46c0      	nop			@ (mov r8, r8)
 800fdcc:	ffcfff8f 	.word	0xffcfff8f

0800fdd0 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800fdd0:	b580      	push	{r7, lr}
 800fdd2:	b086      	sub	sp, #24
 800fdd4:	af00      	add	r7, sp, #0
 800fdd6:	60f8      	str	r0, [r7, #12]
 800fdd8:	60b9      	str	r1, [r7, #8]
 800fdda:	607a      	str	r2, [r7, #4]
 800fddc:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800fdde:	68fb      	ldr	r3, [r7, #12]
 800fde0:	689b      	ldr	r3, [r3, #8]
 800fde2:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800fde4:	697b      	ldr	r3, [r7, #20]
 800fde6:	4a09      	ldr	r2, [pc, #36]	@ (800fe0c <TIM_ETR_SetConfig+0x3c>)
 800fde8:	4013      	ands	r3, r2
 800fdea:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800fdec:	683b      	ldr	r3, [r7, #0]
 800fdee:	021a      	lsls	r2, r3, #8
 800fdf0:	687b      	ldr	r3, [r7, #4]
 800fdf2:	431a      	orrs	r2, r3
 800fdf4:	68bb      	ldr	r3, [r7, #8]
 800fdf6:	4313      	orrs	r3, r2
 800fdf8:	697a      	ldr	r2, [r7, #20]
 800fdfa:	4313      	orrs	r3, r2
 800fdfc:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800fdfe:	68fb      	ldr	r3, [r7, #12]
 800fe00:	697a      	ldr	r2, [r7, #20]
 800fe02:	609a      	str	r2, [r3, #8]
}
 800fe04:	46c0      	nop			@ (mov r8, r8)
 800fe06:	46bd      	mov	sp, r7
 800fe08:	b006      	add	sp, #24
 800fe0a:	bd80      	pop	{r7, pc}
 800fe0c:	ffff00ff 	.word	0xffff00ff

0800fe10 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 800fe10:	b580      	push	{r7, lr}
 800fe12:	b084      	sub	sp, #16
 800fe14:	af00      	add	r7, sp, #0
 800fe16:	6078      	str	r0, [r7, #4]
 800fe18:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800fe1a:	687b      	ldr	r3, [r7, #4]
 800fe1c:	223c      	movs	r2, #60	@ 0x3c
 800fe1e:	5c9b      	ldrb	r3, [r3, r2]
 800fe20:	2b01      	cmp	r3, #1
 800fe22:	d101      	bne.n	800fe28 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800fe24:	2302      	movs	r3, #2
 800fe26:	e055      	b.n	800fed4 <HAL_TIMEx_MasterConfigSynchronization+0xc4>
 800fe28:	687b      	ldr	r3, [r7, #4]
 800fe2a:	223c      	movs	r2, #60	@ 0x3c
 800fe2c:	2101      	movs	r1, #1
 800fe2e:	5499      	strb	r1, [r3, r2]

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800fe30:	687b      	ldr	r3, [r7, #4]
 800fe32:	223d      	movs	r2, #61	@ 0x3d
 800fe34:	2102      	movs	r1, #2
 800fe36:	5499      	strb	r1, [r3, r2]

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800fe38:	687b      	ldr	r3, [r7, #4]
 800fe3a:	681b      	ldr	r3, [r3, #0]
 800fe3c:	685b      	ldr	r3, [r3, #4]
 800fe3e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800fe40:	687b      	ldr	r3, [r7, #4]
 800fe42:	681b      	ldr	r3, [r3, #0]
 800fe44:	689b      	ldr	r3, [r3, #8]
 800fe46:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 800fe48:	687b      	ldr	r3, [r7, #4]
 800fe4a:	681b      	ldr	r3, [r3, #0]
 800fe4c:	4a23      	ldr	r2, [pc, #140]	@ (800fedc <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 800fe4e:	4293      	cmp	r3, r2
 800fe50:	d108      	bne.n	800fe64 <HAL_TIMEx_MasterConfigSynchronization+0x54>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 800fe52:	68fb      	ldr	r3, [r7, #12]
 800fe54:	4a22      	ldr	r2, [pc, #136]	@ (800fee0 <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 800fe56:	4013      	ands	r3, r2
 800fe58:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 800fe5a:	683b      	ldr	r3, [r7, #0]
 800fe5c:	685b      	ldr	r3, [r3, #4]
 800fe5e:	68fa      	ldr	r2, [r7, #12]
 800fe60:	4313      	orrs	r3, r2
 800fe62:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800fe64:	68fb      	ldr	r3, [r7, #12]
 800fe66:	2270      	movs	r2, #112	@ 0x70
 800fe68:	4393      	bics	r3, r2
 800fe6a:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800fe6c:	683b      	ldr	r3, [r7, #0]
 800fe6e:	681b      	ldr	r3, [r3, #0]
 800fe70:	68fa      	ldr	r2, [r7, #12]
 800fe72:	4313      	orrs	r3, r2
 800fe74:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800fe76:	687b      	ldr	r3, [r7, #4]
 800fe78:	681b      	ldr	r3, [r3, #0]
 800fe7a:	68fa      	ldr	r2, [r7, #12]
 800fe7c:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800fe7e:	687b      	ldr	r3, [r7, #4]
 800fe80:	681b      	ldr	r3, [r3, #0]
 800fe82:	4a16      	ldr	r2, [pc, #88]	@ (800fedc <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 800fe84:	4293      	cmp	r3, r2
 800fe86:	d00f      	beq.n	800fea8 <HAL_TIMEx_MasterConfigSynchronization+0x98>
 800fe88:	687b      	ldr	r3, [r7, #4]
 800fe8a:	681a      	ldr	r2, [r3, #0]
 800fe8c:	2380      	movs	r3, #128	@ 0x80
 800fe8e:	05db      	lsls	r3, r3, #23
 800fe90:	429a      	cmp	r2, r3
 800fe92:	d009      	beq.n	800fea8 <HAL_TIMEx_MasterConfigSynchronization+0x98>
 800fe94:	687b      	ldr	r3, [r7, #4]
 800fe96:	681b      	ldr	r3, [r3, #0]
 800fe98:	4a12      	ldr	r2, [pc, #72]	@ (800fee4 <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 800fe9a:	4293      	cmp	r3, r2
 800fe9c:	d004      	beq.n	800fea8 <HAL_TIMEx_MasterConfigSynchronization+0x98>
 800fe9e:	687b      	ldr	r3, [r7, #4]
 800fea0:	681b      	ldr	r3, [r3, #0]
 800fea2:	4a11      	ldr	r2, [pc, #68]	@ (800fee8 <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 800fea4:	4293      	cmp	r3, r2
 800fea6:	d10c      	bne.n	800fec2 <HAL_TIMEx_MasterConfigSynchronization+0xb2>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800fea8:	68bb      	ldr	r3, [r7, #8]
 800feaa:	2280      	movs	r2, #128	@ 0x80
 800feac:	4393      	bics	r3, r2
 800feae:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800feb0:	683b      	ldr	r3, [r7, #0]
 800feb2:	689b      	ldr	r3, [r3, #8]
 800feb4:	68ba      	ldr	r2, [r7, #8]
 800feb6:	4313      	orrs	r3, r2
 800feb8:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800feba:	687b      	ldr	r3, [r7, #4]
 800febc:	681b      	ldr	r3, [r3, #0]
 800febe:	68ba      	ldr	r2, [r7, #8]
 800fec0:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800fec2:	687b      	ldr	r3, [r7, #4]
 800fec4:	223d      	movs	r2, #61	@ 0x3d
 800fec6:	2101      	movs	r1, #1
 800fec8:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 800feca:	687b      	ldr	r3, [r7, #4]
 800fecc:	223c      	movs	r2, #60	@ 0x3c
 800fece:	2100      	movs	r1, #0
 800fed0:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800fed2:	2300      	movs	r3, #0
}
 800fed4:	0018      	movs	r0, r3
 800fed6:	46bd      	mov	sp, r7
 800fed8:	b004      	add	sp, #16
 800feda:	bd80      	pop	{r7, pc}
 800fedc:	40012c00 	.word	0x40012c00
 800fee0:	ff0fffff 	.word	0xff0fffff
 800fee4:	40000400 	.word	0x40000400
 800fee8:	40014000 	.word	0x40014000

0800feec <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800feec:	b580      	push	{r7, lr}
 800feee:	b082      	sub	sp, #8
 800fef0:	af00      	add	r7, sp, #0
 800fef2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800fef4:	46c0      	nop			@ (mov r8, r8)
 800fef6:	46bd      	mov	sp, r7
 800fef8:	b002      	add	sp, #8
 800fefa:	bd80      	pop	{r7, pc}

0800fefc <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800fefc:	b580      	push	{r7, lr}
 800fefe:	b082      	sub	sp, #8
 800ff00:	af00      	add	r7, sp, #0
 800ff02:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800ff04:	46c0      	nop			@ (mov r8, r8)
 800ff06:	46bd      	mov	sp, r7
 800ff08:	b002      	add	sp, #8
 800ff0a:	bd80      	pop	{r7, pc}

0800ff0c <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 800ff0c:	b580      	push	{r7, lr}
 800ff0e:	b082      	sub	sp, #8
 800ff10:	af00      	add	r7, sp, #0
 800ff12:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 800ff14:	46c0      	nop			@ (mov r8, r8)
 800ff16:	46bd      	mov	sp, r7
 800ff18:	b002      	add	sp, #8
 800ff1a:	bd80      	pop	{r7, pc}

0800ff1c <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800ff1c:	b580      	push	{r7, lr}
 800ff1e:	b082      	sub	sp, #8
 800ff20:	af00      	add	r7, sp, #0
 800ff22:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800ff24:	687b      	ldr	r3, [r7, #4]
 800ff26:	2b00      	cmp	r3, #0
 800ff28:	d101      	bne.n	800ff2e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800ff2a:	2301      	movs	r3, #1
 800ff2c:	e046      	b.n	800ffbc <HAL_UART_Init+0xa0>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800ff2e:	687b      	ldr	r3, [r7, #4]
 800ff30:	2288      	movs	r2, #136	@ 0x88
 800ff32:	589b      	ldr	r3, [r3, r2]
 800ff34:	2b00      	cmp	r3, #0
 800ff36:	d107      	bne.n	800ff48 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800ff38:	687b      	ldr	r3, [r7, #4]
 800ff3a:	2284      	movs	r2, #132	@ 0x84
 800ff3c:	2100      	movs	r1, #0
 800ff3e:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800ff40:	687b      	ldr	r3, [r7, #4]
 800ff42:	0018      	movs	r0, r3
 800ff44:	f7fa fac6 	bl	800a4d4 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800ff48:	687b      	ldr	r3, [r7, #4]
 800ff4a:	2288      	movs	r2, #136	@ 0x88
 800ff4c:	2124      	movs	r1, #36	@ 0x24
 800ff4e:	5099      	str	r1, [r3, r2]

  __HAL_UART_DISABLE(huart);
 800ff50:	687b      	ldr	r3, [r7, #4]
 800ff52:	681b      	ldr	r3, [r3, #0]
 800ff54:	681a      	ldr	r2, [r3, #0]
 800ff56:	687b      	ldr	r3, [r7, #4]
 800ff58:	681b      	ldr	r3, [r3, #0]
 800ff5a:	2101      	movs	r1, #1
 800ff5c:	438a      	bics	r2, r1
 800ff5e:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800ff60:	687b      	ldr	r3, [r7, #4]
 800ff62:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800ff64:	2b00      	cmp	r3, #0
 800ff66:	d003      	beq.n	800ff70 <HAL_UART_Init+0x54>
  {
    UART_AdvFeatureConfig(huart);
 800ff68:	687b      	ldr	r3, [r7, #4]
 800ff6a:	0018      	movs	r0, r3
 800ff6c:	f001 f920 	bl	80111b0 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800ff70:	687b      	ldr	r3, [r7, #4]
 800ff72:	0018      	movs	r0, r3
 800ff74:	f000 fe5e 	bl	8010c34 <UART_SetConfig>
 800ff78:	0003      	movs	r3, r0
 800ff7a:	2b01      	cmp	r3, #1
 800ff7c:	d101      	bne.n	800ff82 <HAL_UART_Init+0x66>
  {
    return HAL_ERROR;
 800ff7e:	2301      	movs	r3, #1
 800ff80:	e01c      	b.n	800ffbc <HAL_UART_Init+0xa0>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800ff82:	687b      	ldr	r3, [r7, #4]
 800ff84:	681b      	ldr	r3, [r3, #0]
 800ff86:	685a      	ldr	r2, [r3, #4]
 800ff88:	687b      	ldr	r3, [r7, #4]
 800ff8a:	681b      	ldr	r3, [r3, #0]
 800ff8c:	490d      	ldr	r1, [pc, #52]	@ (800ffc4 <HAL_UART_Init+0xa8>)
 800ff8e:	400a      	ands	r2, r1
 800ff90:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800ff92:	687b      	ldr	r3, [r7, #4]
 800ff94:	681b      	ldr	r3, [r3, #0]
 800ff96:	689a      	ldr	r2, [r3, #8]
 800ff98:	687b      	ldr	r3, [r7, #4]
 800ff9a:	681b      	ldr	r3, [r3, #0]
 800ff9c:	212a      	movs	r1, #42	@ 0x2a
 800ff9e:	438a      	bics	r2, r1
 800ffa0:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800ffa2:	687b      	ldr	r3, [r7, #4]
 800ffa4:	681b      	ldr	r3, [r3, #0]
 800ffa6:	681a      	ldr	r2, [r3, #0]
 800ffa8:	687b      	ldr	r3, [r7, #4]
 800ffaa:	681b      	ldr	r3, [r3, #0]
 800ffac:	2101      	movs	r1, #1
 800ffae:	430a      	orrs	r2, r1
 800ffb0:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800ffb2:	687b      	ldr	r3, [r7, #4]
 800ffb4:	0018      	movs	r0, r3
 800ffb6:	f001 f9af 	bl	8011318 <UART_CheckIdleState>
 800ffba:	0003      	movs	r3, r0
}
 800ffbc:	0018      	movs	r0, r3
 800ffbe:	46bd      	mov	sp, r7
 800ffc0:	b002      	add	sp, #8
 800ffc2:	bd80      	pop	{r7, pc}
 800ffc4:	ffffb7ff 	.word	0xffffb7ff

0800ffc8 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800ffc8:	b580      	push	{r7, lr}
 800ffca:	b08a      	sub	sp, #40	@ 0x28
 800ffcc:	af02      	add	r7, sp, #8
 800ffce:	60f8      	str	r0, [r7, #12]
 800ffd0:	60b9      	str	r1, [r7, #8]
 800ffd2:	603b      	str	r3, [r7, #0]
 800ffd4:	1dbb      	adds	r3, r7, #6
 800ffd6:	801a      	strh	r2, [r3, #0]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800ffd8:	68fb      	ldr	r3, [r7, #12]
 800ffda:	2288      	movs	r2, #136	@ 0x88
 800ffdc:	589b      	ldr	r3, [r3, r2]
 800ffde:	2b20      	cmp	r3, #32
 800ffe0:	d000      	beq.n	800ffe4 <HAL_UART_Transmit+0x1c>
 800ffe2:	e090      	b.n	8010106 <HAL_UART_Transmit+0x13e>
  {
    if ((pData == NULL) || (Size == 0U))
 800ffe4:	68bb      	ldr	r3, [r7, #8]
 800ffe6:	2b00      	cmp	r3, #0
 800ffe8:	d003      	beq.n	800fff2 <HAL_UART_Transmit+0x2a>
 800ffea:	1dbb      	adds	r3, r7, #6
 800ffec:	881b      	ldrh	r3, [r3, #0]
 800ffee:	2b00      	cmp	r3, #0
 800fff0:	d101      	bne.n	800fff6 <HAL_UART_Transmit+0x2e>
    {
      return  HAL_ERROR;
 800fff2:	2301      	movs	r3, #1
 800fff4:	e088      	b.n	8010108 <HAL_UART_Transmit+0x140>
    }

    /* In case of 9bits/No Parity transfer, pData buffer provided as input parameter
       should be aligned on a u16 frontier, as data to be filled into TDR will be
       handled through a u16 cast. */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800fff6:	68fb      	ldr	r3, [r7, #12]
 800fff8:	689a      	ldr	r2, [r3, #8]
 800fffa:	2380      	movs	r3, #128	@ 0x80
 800fffc:	015b      	lsls	r3, r3, #5
 800fffe:	429a      	cmp	r2, r3
 8010000:	d109      	bne.n	8010016 <HAL_UART_Transmit+0x4e>
 8010002:	68fb      	ldr	r3, [r7, #12]
 8010004:	691b      	ldr	r3, [r3, #16]
 8010006:	2b00      	cmp	r3, #0
 8010008:	d105      	bne.n	8010016 <HAL_UART_Transmit+0x4e>
    {
      if ((((uint32_t)pData) & 1U) != 0U)
 801000a:	68bb      	ldr	r3, [r7, #8]
 801000c:	2201      	movs	r2, #1
 801000e:	4013      	ands	r3, r2
 8010010:	d001      	beq.n	8010016 <HAL_UART_Transmit+0x4e>
      {
        return  HAL_ERROR;
 8010012:	2301      	movs	r3, #1
 8010014:	e078      	b.n	8010108 <HAL_UART_Transmit+0x140>
      }
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8010016:	68fb      	ldr	r3, [r7, #12]
 8010018:	2290      	movs	r2, #144	@ 0x90
 801001a:	2100      	movs	r1, #0
 801001c:	5099      	str	r1, [r3, r2]
    huart->gState = HAL_UART_STATE_BUSY_TX;
 801001e:	68fb      	ldr	r3, [r7, #12]
 8010020:	2288      	movs	r2, #136	@ 0x88
 8010022:	2121      	movs	r1, #33	@ 0x21
 8010024:	5099      	str	r1, [r3, r2]

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8010026:	f7fb fbb7 	bl	800b798 <HAL_GetTick>
 801002a:	0003      	movs	r3, r0
 801002c:	617b      	str	r3, [r7, #20]

    huart->TxXferSize  = Size;
 801002e:	68fb      	ldr	r3, [r7, #12]
 8010030:	1dba      	adds	r2, r7, #6
 8010032:	2154      	movs	r1, #84	@ 0x54
 8010034:	8812      	ldrh	r2, [r2, #0]
 8010036:	525a      	strh	r2, [r3, r1]
    huart->TxXferCount = Size;
 8010038:	68fb      	ldr	r3, [r7, #12]
 801003a:	1dba      	adds	r2, r7, #6
 801003c:	2156      	movs	r1, #86	@ 0x56
 801003e:	8812      	ldrh	r2, [r2, #0]
 8010040:	525a      	strh	r2, [r3, r1]

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8010042:	68fb      	ldr	r3, [r7, #12]
 8010044:	689a      	ldr	r2, [r3, #8]
 8010046:	2380      	movs	r3, #128	@ 0x80
 8010048:	015b      	lsls	r3, r3, #5
 801004a:	429a      	cmp	r2, r3
 801004c:	d108      	bne.n	8010060 <HAL_UART_Transmit+0x98>
 801004e:	68fb      	ldr	r3, [r7, #12]
 8010050:	691b      	ldr	r3, [r3, #16]
 8010052:	2b00      	cmp	r3, #0
 8010054:	d104      	bne.n	8010060 <HAL_UART_Transmit+0x98>
    {
      pdata8bits  = NULL;
 8010056:	2300      	movs	r3, #0
 8010058:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 801005a:	68bb      	ldr	r3, [r7, #8]
 801005c:	61bb      	str	r3, [r7, #24]
 801005e:	e003      	b.n	8010068 <HAL_UART_Transmit+0xa0>
    }
    else
    {
      pdata8bits  = pData;
 8010060:	68bb      	ldr	r3, [r7, #8]
 8010062:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8010064:	2300      	movs	r3, #0
 8010066:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8010068:	e030      	b.n	80100cc <HAL_UART_Transmit+0x104>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 801006a:	697a      	ldr	r2, [r7, #20]
 801006c:	68f8      	ldr	r0, [r7, #12]
 801006e:	683b      	ldr	r3, [r7, #0]
 8010070:	9300      	str	r3, [sp, #0]
 8010072:	0013      	movs	r3, r2
 8010074:	2200      	movs	r2, #0
 8010076:	2180      	movs	r1, #128	@ 0x80
 8010078:	f001 f9f8 	bl	801146c <UART_WaitOnFlagUntilTimeout>
 801007c:	1e03      	subs	r3, r0, #0
 801007e:	d005      	beq.n	801008c <HAL_UART_Transmit+0xc4>
      {

        huart->gState = HAL_UART_STATE_READY;
 8010080:	68fb      	ldr	r3, [r7, #12]
 8010082:	2288      	movs	r2, #136	@ 0x88
 8010084:	2120      	movs	r1, #32
 8010086:	5099      	str	r1, [r3, r2]

        return HAL_TIMEOUT;
 8010088:	2303      	movs	r3, #3
 801008a:	e03d      	b.n	8010108 <HAL_UART_Transmit+0x140>
      }
      if (pdata8bits == NULL)
 801008c:	69fb      	ldr	r3, [r7, #28]
 801008e:	2b00      	cmp	r3, #0
 8010090:	d10b      	bne.n	80100aa <HAL_UART_Transmit+0xe2>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8010092:	69bb      	ldr	r3, [r7, #24]
 8010094:	881b      	ldrh	r3, [r3, #0]
 8010096:	001a      	movs	r2, r3
 8010098:	68fb      	ldr	r3, [r7, #12]
 801009a:	681b      	ldr	r3, [r3, #0]
 801009c:	05d2      	lsls	r2, r2, #23
 801009e:	0dd2      	lsrs	r2, r2, #23
 80100a0:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 80100a2:	69bb      	ldr	r3, [r7, #24]
 80100a4:	3302      	adds	r3, #2
 80100a6:	61bb      	str	r3, [r7, #24]
 80100a8:	e007      	b.n	80100ba <HAL_UART_Transmit+0xf2>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 80100aa:	69fb      	ldr	r3, [r7, #28]
 80100ac:	781a      	ldrb	r2, [r3, #0]
 80100ae:	68fb      	ldr	r3, [r7, #12]
 80100b0:	681b      	ldr	r3, [r3, #0]
 80100b2:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 80100b4:	69fb      	ldr	r3, [r7, #28]
 80100b6:	3301      	adds	r3, #1
 80100b8:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80100ba:	68fb      	ldr	r3, [r7, #12]
 80100bc:	2256      	movs	r2, #86	@ 0x56
 80100be:	5a9b      	ldrh	r3, [r3, r2]
 80100c0:	b29b      	uxth	r3, r3
 80100c2:	3b01      	subs	r3, #1
 80100c4:	b299      	uxth	r1, r3
 80100c6:	68fb      	ldr	r3, [r7, #12]
 80100c8:	2256      	movs	r2, #86	@ 0x56
 80100ca:	5299      	strh	r1, [r3, r2]
    while (huart->TxXferCount > 0U)
 80100cc:	68fb      	ldr	r3, [r7, #12]
 80100ce:	2256      	movs	r2, #86	@ 0x56
 80100d0:	5a9b      	ldrh	r3, [r3, r2]
 80100d2:	b29b      	uxth	r3, r3
 80100d4:	2b00      	cmp	r3, #0
 80100d6:	d1c8      	bne.n	801006a <HAL_UART_Transmit+0xa2>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80100d8:	697a      	ldr	r2, [r7, #20]
 80100da:	68f8      	ldr	r0, [r7, #12]
 80100dc:	683b      	ldr	r3, [r7, #0]
 80100de:	9300      	str	r3, [sp, #0]
 80100e0:	0013      	movs	r3, r2
 80100e2:	2200      	movs	r2, #0
 80100e4:	2140      	movs	r1, #64	@ 0x40
 80100e6:	f001 f9c1 	bl	801146c <UART_WaitOnFlagUntilTimeout>
 80100ea:	1e03      	subs	r3, r0, #0
 80100ec:	d005      	beq.n	80100fa <HAL_UART_Transmit+0x132>
    {
      huart->gState = HAL_UART_STATE_READY;
 80100ee:	68fb      	ldr	r3, [r7, #12]
 80100f0:	2288      	movs	r2, #136	@ 0x88
 80100f2:	2120      	movs	r1, #32
 80100f4:	5099      	str	r1, [r3, r2]

      return HAL_TIMEOUT;
 80100f6:	2303      	movs	r3, #3
 80100f8:	e006      	b.n	8010108 <HAL_UART_Transmit+0x140>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80100fa:	68fb      	ldr	r3, [r7, #12]
 80100fc:	2288      	movs	r2, #136	@ 0x88
 80100fe:	2120      	movs	r1, #32
 8010100:	5099      	str	r1, [r3, r2]

    return HAL_OK;
 8010102:	2300      	movs	r3, #0
 8010104:	e000      	b.n	8010108 <HAL_UART_Transmit+0x140>
  }
  else
  {
    return HAL_BUSY;
 8010106:	2302      	movs	r3, #2
  }
}
 8010108:	0018      	movs	r0, r3
 801010a:	46bd      	mov	sp, r7
 801010c:	b008      	add	sp, #32
 801010e:	bd80      	pop	{r7, pc}

08010110 <HAL_UART_Receive>:
  * @param Size    Amount of data elements (u8 or u16) to be received.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8010110:	b580      	push	{r7, lr}
 8010112:	b08a      	sub	sp, #40	@ 0x28
 8010114:	af02      	add	r7, sp, #8
 8010116:	60f8      	str	r0, [r7, #12]
 8010118:	60b9      	str	r1, [r7, #8]
 801011a:	603b      	str	r3, [r7, #0]
 801011c:	1dbb      	adds	r3, r7, #6
 801011e:	801a      	strh	r2, [r3, #0]
  uint16_t *pdata16bits;
  uint16_t uhMask;
  uint32_t tickstart;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8010120:	68fb      	ldr	r3, [r7, #12]
 8010122:	228c      	movs	r2, #140	@ 0x8c
 8010124:	589b      	ldr	r3, [r3, r2]
 8010126:	2b20      	cmp	r3, #32
 8010128:	d000      	beq.n	801012c <HAL_UART_Receive+0x1c>
 801012a:	e0d0      	b.n	80102ce <HAL_UART_Receive+0x1be>
  {
    if ((pData == NULL) || (Size == 0U))
 801012c:	68bb      	ldr	r3, [r7, #8]
 801012e:	2b00      	cmp	r3, #0
 8010130:	d003      	beq.n	801013a <HAL_UART_Receive+0x2a>
 8010132:	1dbb      	adds	r3, r7, #6
 8010134:	881b      	ldrh	r3, [r3, #0]
 8010136:	2b00      	cmp	r3, #0
 8010138:	d101      	bne.n	801013e <HAL_UART_Receive+0x2e>
    {
      return  HAL_ERROR;
 801013a:	2301      	movs	r3, #1
 801013c:	e0c8      	b.n	80102d0 <HAL_UART_Receive+0x1c0>
    }

    /* In case of 9bits/No Parity transfer, pData buffer provided as input parameter
       should be aligned on a u16 frontier, as data to be received from RDR will be
       handled through a u16 cast. */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 801013e:	68fb      	ldr	r3, [r7, #12]
 8010140:	689a      	ldr	r2, [r3, #8]
 8010142:	2380      	movs	r3, #128	@ 0x80
 8010144:	015b      	lsls	r3, r3, #5
 8010146:	429a      	cmp	r2, r3
 8010148:	d109      	bne.n	801015e <HAL_UART_Receive+0x4e>
 801014a:	68fb      	ldr	r3, [r7, #12]
 801014c:	691b      	ldr	r3, [r3, #16]
 801014e:	2b00      	cmp	r3, #0
 8010150:	d105      	bne.n	801015e <HAL_UART_Receive+0x4e>
    {
      if ((((uint32_t)pData) & 1U) != 0U)
 8010152:	68bb      	ldr	r3, [r7, #8]
 8010154:	2201      	movs	r2, #1
 8010156:	4013      	ands	r3, r2
 8010158:	d001      	beq.n	801015e <HAL_UART_Receive+0x4e>
      {
        return  HAL_ERROR;
 801015a:	2301      	movs	r3, #1
 801015c:	e0b8      	b.n	80102d0 <HAL_UART_Receive+0x1c0>
      }
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 801015e:	68fb      	ldr	r3, [r7, #12]
 8010160:	2290      	movs	r2, #144	@ 0x90
 8010162:	2100      	movs	r1, #0
 8010164:	5099      	str	r1, [r3, r2]
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8010166:	68fb      	ldr	r3, [r7, #12]
 8010168:	228c      	movs	r2, #140	@ 0x8c
 801016a:	2122      	movs	r1, #34	@ 0x22
 801016c:	5099      	str	r1, [r3, r2]
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 801016e:	68fb      	ldr	r3, [r7, #12]
 8010170:	2200      	movs	r2, #0
 8010172:	66da      	str	r2, [r3, #108]	@ 0x6c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8010174:	f7fb fb10 	bl	800b798 <HAL_GetTick>
 8010178:	0003      	movs	r3, r0
 801017a:	617b      	str	r3, [r7, #20]

    huart->RxXferSize  = Size;
 801017c:	68fb      	ldr	r3, [r7, #12]
 801017e:	1dba      	adds	r2, r7, #6
 8010180:	215c      	movs	r1, #92	@ 0x5c
 8010182:	8812      	ldrh	r2, [r2, #0]
 8010184:	525a      	strh	r2, [r3, r1]
    huart->RxXferCount = Size;
 8010186:	68fb      	ldr	r3, [r7, #12]
 8010188:	1dba      	adds	r2, r7, #6
 801018a:	215e      	movs	r1, #94	@ 0x5e
 801018c:	8812      	ldrh	r2, [r2, #0]
 801018e:	525a      	strh	r2, [r3, r1]

    /* Computation of UART mask to apply to RDR register */
    UART_MASK_COMPUTATION(huart);
 8010190:	68fb      	ldr	r3, [r7, #12]
 8010192:	689a      	ldr	r2, [r3, #8]
 8010194:	2380      	movs	r3, #128	@ 0x80
 8010196:	015b      	lsls	r3, r3, #5
 8010198:	429a      	cmp	r2, r3
 801019a:	d10d      	bne.n	80101b8 <HAL_UART_Receive+0xa8>
 801019c:	68fb      	ldr	r3, [r7, #12]
 801019e:	691b      	ldr	r3, [r3, #16]
 80101a0:	2b00      	cmp	r3, #0
 80101a2:	d104      	bne.n	80101ae <HAL_UART_Receive+0x9e>
 80101a4:	68fb      	ldr	r3, [r7, #12]
 80101a6:	2260      	movs	r2, #96	@ 0x60
 80101a8:	494b      	ldr	r1, [pc, #300]	@ (80102d8 <HAL_UART_Receive+0x1c8>)
 80101aa:	5299      	strh	r1, [r3, r2]
 80101ac:	e02e      	b.n	801020c <HAL_UART_Receive+0xfc>
 80101ae:	68fb      	ldr	r3, [r7, #12]
 80101b0:	2260      	movs	r2, #96	@ 0x60
 80101b2:	21ff      	movs	r1, #255	@ 0xff
 80101b4:	5299      	strh	r1, [r3, r2]
 80101b6:	e029      	b.n	801020c <HAL_UART_Receive+0xfc>
 80101b8:	68fb      	ldr	r3, [r7, #12]
 80101ba:	689b      	ldr	r3, [r3, #8]
 80101bc:	2b00      	cmp	r3, #0
 80101be:	d10d      	bne.n	80101dc <HAL_UART_Receive+0xcc>
 80101c0:	68fb      	ldr	r3, [r7, #12]
 80101c2:	691b      	ldr	r3, [r3, #16]
 80101c4:	2b00      	cmp	r3, #0
 80101c6:	d104      	bne.n	80101d2 <HAL_UART_Receive+0xc2>
 80101c8:	68fb      	ldr	r3, [r7, #12]
 80101ca:	2260      	movs	r2, #96	@ 0x60
 80101cc:	21ff      	movs	r1, #255	@ 0xff
 80101ce:	5299      	strh	r1, [r3, r2]
 80101d0:	e01c      	b.n	801020c <HAL_UART_Receive+0xfc>
 80101d2:	68fb      	ldr	r3, [r7, #12]
 80101d4:	2260      	movs	r2, #96	@ 0x60
 80101d6:	217f      	movs	r1, #127	@ 0x7f
 80101d8:	5299      	strh	r1, [r3, r2]
 80101da:	e017      	b.n	801020c <HAL_UART_Receive+0xfc>
 80101dc:	68fb      	ldr	r3, [r7, #12]
 80101de:	689a      	ldr	r2, [r3, #8]
 80101e0:	2380      	movs	r3, #128	@ 0x80
 80101e2:	055b      	lsls	r3, r3, #21
 80101e4:	429a      	cmp	r2, r3
 80101e6:	d10d      	bne.n	8010204 <HAL_UART_Receive+0xf4>
 80101e8:	68fb      	ldr	r3, [r7, #12]
 80101ea:	691b      	ldr	r3, [r3, #16]
 80101ec:	2b00      	cmp	r3, #0
 80101ee:	d104      	bne.n	80101fa <HAL_UART_Receive+0xea>
 80101f0:	68fb      	ldr	r3, [r7, #12]
 80101f2:	2260      	movs	r2, #96	@ 0x60
 80101f4:	217f      	movs	r1, #127	@ 0x7f
 80101f6:	5299      	strh	r1, [r3, r2]
 80101f8:	e008      	b.n	801020c <HAL_UART_Receive+0xfc>
 80101fa:	68fb      	ldr	r3, [r7, #12]
 80101fc:	2260      	movs	r2, #96	@ 0x60
 80101fe:	213f      	movs	r1, #63	@ 0x3f
 8010200:	5299      	strh	r1, [r3, r2]
 8010202:	e003      	b.n	801020c <HAL_UART_Receive+0xfc>
 8010204:	68fb      	ldr	r3, [r7, #12]
 8010206:	2260      	movs	r2, #96	@ 0x60
 8010208:	2100      	movs	r1, #0
 801020a:	5299      	strh	r1, [r3, r2]
    uhMask = huart->Mask;
 801020c:	2312      	movs	r3, #18
 801020e:	18fb      	adds	r3, r7, r3
 8010210:	68fa      	ldr	r2, [r7, #12]
 8010212:	2160      	movs	r1, #96	@ 0x60
 8010214:	5a52      	ldrh	r2, [r2, r1]
 8010216:	801a      	strh	r2, [r3, #0]

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8010218:	68fb      	ldr	r3, [r7, #12]
 801021a:	689a      	ldr	r2, [r3, #8]
 801021c:	2380      	movs	r3, #128	@ 0x80
 801021e:	015b      	lsls	r3, r3, #5
 8010220:	429a      	cmp	r2, r3
 8010222:	d108      	bne.n	8010236 <HAL_UART_Receive+0x126>
 8010224:	68fb      	ldr	r3, [r7, #12]
 8010226:	691b      	ldr	r3, [r3, #16]
 8010228:	2b00      	cmp	r3, #0
 801022a:	d104      	bne.n	8010236 <HAL_UART_Receive+0x126>
    {
      pdata8bits  = NULL;
 801022c:	2300      	movs	r3, #0
 801022e:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8010230:	68bb      	ldr	r3, [r7, #8]
 8010232:	61bb      	str	r3, [r7, #24]
 8010234:	e003      	b.n	801023e <HAL_UART_Receive+0x12e>
    }
    else
    {
      pdata8bits  = pData;
 8010236:	68bb      	ldr	r3, [r7, #8]
 8010238:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 801023a:	2300      	movs	r3, #0
 801023c:	61bb      	str	r3, [r7, #24]
    }

    /* as long as data have to be received */
    while (huart->RxXferCount > 0U)
 801023e:	e03a      	b.n	80102b6 <HAL_UART_Receive+0x1a6>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 8010240:	697a      	ldr	r2, [r7, #20]
 8010242:	68f8      	ldr	r0, [r7, #12]
 8010244:	683b      	ldr	r3, [r7, #0]
 8010246:	9300      	str	r3, [sp, #0]
 8010248:	0013      	movs	r3, r2
 801024a:	2200      	movs	r2, #0
 801024c:	2120      	movs	r1, #32
 801024e:	f001 f90d 	bl	801146c <UART_WaitOnFlagUntilTimeout>
 8010252:	1e03      	subs	r3, r0, #0
 8010254:	d005      	beq.n	8010262 <HAL_UART_Receive+0x152>
      {
        huart->RxState = HAL_UART_STATE_READY;
 8010256:	68fb      	ldr	r3, [r7, #12]
 8010258:	228c      	movs	r2, #140	@ 0x8c
 801025a:	2120      	movs	r1, #32
 801025c:	5099      	str	r1, [r3, r2]

        return HAL_TIMEOUT;
 801025e:	2303      	movs	r3, #3
 8010260:	e036      	b.n	80102d0 <HAL_UART_Receive+0x1c0>
      }
      if (pdata8bits == NULL)
 8010262:	69fb      	ldr	r3, [r7, #28]
 8010264:	2b00      	cmp	r3, #0
 8010266:	d10e      	bne.n	8010286 <HAL_UART_Receive+0x176>
      {
        *pdata16bits = (uint16_t)(huart->Instance->RDR & uhMask);
 8010268:	68fb      	ldr	r3, [r7, #12]
 801026a:	681b      	ldr	r3, [r3, #0]
 801026c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 801026e:	b29b      	uxth	r3, r3
 8010270:	2212      	movs	r2, #18
 8010272:	18ba      	adds	r2, r7, r2
 8010274:	8812      	ldrh	r2, [r2, #0]
 8010276:	4013      	ands	r3, r2
 8010278:	b29a      	uxth	r2, r3
 801027a:	69bb      	ldr	r3, [r7, #24]
 801027c:	801a      	strh	r2, [r3, #0]
        pdata16bits++;
 801027e:	69bb      	ldr	r3, [r7, #24]
 8010280:	3302      	adds	r3, #2
 8010282:	61bb      	str	r3, [r7, #24]
 8010284:	e00e      	b.n	80102a4 <HAL_UART_Receive+0x194>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->RDR & (uint8_t)uhMask);
 8010286:	68fb      	ldr	r3, [r7, #12]
 8010288:	681b      	ldr	r3, [r3, #0]
 801028a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 801028c:	b2db      	uxtb	r3, r3
 801028e:	2212      	movs	r2, #18
 8010290:	18ba      	adds	r2, r7, r2
 8010292:	8812      	ldrh	r2, [r2, #0]
 8010294:	b2d2      	uxtb	r2, r2
 8010296:	4013      	ands	r3, r2
 8010298:	b2da      	uxtb	r2, r3
 801029a:	69fb      	ldr	r3, [r7, #28]
 801029c:	701a      	strb	r2, [r3, #0]
        pdata8bits++;
 801029e:	69fb      	ldr	r3, [r7, #28]
 80102a0:	3301      	adds	r3, #1
 80102a2:	61fb      	str	r3, [r7, #28]
      }
      huart->RxXferCount--;
 80102a4:	68fb      	ldr	r3, [r7, #12]
 80102a6:	225e      	movs	r2, #94	@ 0x5e
 80102a8:	5a9b      	ldrh	r3, [r3, r2]
 80102aa:	b29b      	uxth	r3, r3
 80102ac:	3b01      	subs	r3, #1
 80102ae:	b299      	uxth	r1, r3
 80102b0:	68fb      	ldr	r3, [r7, #12]
 80102b2:	225e      	movs	r2, #94	@ 0x5e
 80102b4:	5299      	strh	r1, [r3, r2]
    while (huart->RxXferCount > 0U)
 80102b6:	68fb      	ldr	r3, [r7, #12]
 80102b8:	225e      	movs	r2, #94	@ 0x5e
 80102ba:	5a9b      	ldrh	r3, [r3, r2]
 80102bc:	b29b      	uxth	r3, r3
 80102be:	2b00      	cmp	r3, #0
 80102c0:	d1be      	bne.n	8010240 <HAL_UART_Receive+0x130>
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 80102c2:	68fb      	ldr	r3, [r7, #12]
 80102c4:	228c      	movs	r2, #140	@ 0x8c
 80102c6:	2120      	movs	r1, #32
 80102c8:	5099      	str	r1, [r3, r2]

    return HAL_OK;
 80102ca:	2300      	movs	r3, #0
 80102cc:	e000      	b.n	80102d0 <HAL_UART_Receive+0x1c0>
  }
  else
  {
    return HAL_BUSY;
 80102ce:	2302      	movs	r3, #2
  }
}
 80102d0:	0018      	movs	r0, r3
 80102d2:	46bd      	mov	sp, r7
 80102d4:	b008      	add	sp, #32
 80102d6:	bd80      	pop	{r7, pc}
 80102d8:	000001ff 	.word	0x000001ff

080102dc <HAL_UART_Receive_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80102dc:	b580      	push	{r7, lr}
 80102de:	b088      	sub	sp, #32
 80102e0:	af00      	add	r7, sp, #0
 80102e2:	60f8      	str	r0, [r7, #12]
 80102e4:	60b9      	str	r1, [r7, #8]
 80102e6:	1dbb      	adds	r3, r7, #6
 80102e8:	801a      	strh	r2, [r3, #0]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 80102ea:	68fb      	ldr	r3, [r7, #12]
 80102ec:	228c      	movs	r2, #140	@ 0x8c
 80102ee:	589b      	ldr	r3, [r3, r2]
 80102f0:	2b20      	cmp	r3, #32
 80102f2:	d14a      	bne.n	801038a <HAL_UART_Receive_IT+0xae>
  {
    if ((pData == NULL) || (Size == 0U))
 80102f4:	68bb      	ldr	r3, [r7, #8]
 80102f6:	2b00      	cmp	r3, #0
 80102f8:	d003      	beq.n	8010302 <HAL_UART_Receive_IT+0x26>
 80102fa:	1dbb      	adds	r3, r7, #6
 80102fc:	881b      	ldrh	r3, [r3, #0]
 80102fe:	2b00      	cmp	r3, #0
 8010300:	d101      	bne.n	8010306 <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 8010302:	2301      	movs	r3, #1
 8010304:	e042      	b.n	801038c <HAL_UART_Receive_IT+0xb0>
    }

    /* In case of 9bits/No Parity transfer, pData buffer provided as input parameter
       should be aligned on a u16 frontier, as data to be received from RDR will be
       handled through a u16 cast. */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8010306:	68fb      	ldr	r3, [r7, #12]
 8010308:	689a      	ldr	r2, [r3, #8]
 801030a:	2380      	movs	r3, #128	@ 0x80
 801030c:	015b      	lsls	r3, r3, #5
 801030e:	429a      	cmp	r2, r3
 8010310:	d109      	bne.n	8010326 <HAL_UART_Receive_IT+0x4a>
 8010312:	68fb      	ldr	r3, [r7, #12]
 8010314:	691b      	ldr	r3, [r3, #16]
 8010316:	2b00      	cmp	r3, #0
 8010318:	d105      	bne.n	8010326 <HAL_UART_Receive_IT+0x4a>
    {
      if ((((uint32_t)pData) & 1U) != 0U)
 801031a:	68bb      	ldr	r3, [r7, #8]
 801031c:	2201      	movs	r2, #1
 801031e:	4013      	ands	r3, r2
 8010320:	d001      	beq.n	8010326 <HAL_UART_Receive_IT+0x4a>
      {
        return  HAL_ERROR;
 8010322:	2301      	movs	r3, #1
 8010324:	e032      	b.n	801038c <HAL_UART_Receive_IT+0xb0>
      }
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8010326:	68fb      	ldr	r3, [r7, #12]
 8010328:	2200      	movs	r2, #0
 801032a:	66da      	str	r2, [r3, #108]	@ 0x6c

    if (!(IS_LPUART_INSTANCE(huart->Instance)))
 801032c:	68fb      	ldr	r3, [r7, #12]
 801032e:	681b      	ldr	r3, [r3, #0]
 8010330:	4a18      	ldr	r2, [pc, #96]	@ (8010394 <HAL_UART_Receive_IT+0xb8>)
 8010332:	4293      	cmp	r3, r2
 8010334:	d020      	beq.n	8010378 <HAL_UART_Receive_IT+0x9c>
    {
      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8010336:	68fb      	ldr	r3, [r7, #12]
 8010338:	681b      	ldr	r3, [r3, #0]
 801033a:	685a      	ldr	r2, [r3, #4]
 801033c:	2380      	movs	r3, #128	@ 0x80
 801033e:	041b      	lsls	r3, r3, #16
 8010340:	4013      	ands	r3, r2
 8010342:	d019      	beq.n	8010378 <HAL_UART_Receive_IT+0x9c>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8010344:	f3ef 8310 	mrs	r3, PRIMASK
 8010348:	613b      	str	r3, [r7, #16]
  return(result);
 801034a:	693b      	ldr	r3, [r7, #16]
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 801034c:	61fb      	str	r3, [r7, #28]
 801034e:	2301      	movs	r3, #1
 8010350:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8010352:	697b      	ldr	r3, [r7, #20]
 8010354:	f383 8810 	msr	PRIMASK, r3
}
 8010358:	46c0      	nop			@ (mov r8, r8)
 801035a:	68fb      	ldr	r3, [r7, #12]
 801035c:	681b      	ldr	r3, [r3, #0]
 801035e:	681a      	ldr	r2, [r3, #0]
 8010360:	68fb      	ldr	r3, [r7, #12]
 8010362:	681b      	ldr	r3, [r3, #0]
 8010364:	2180      	movs	r1, #128	@ 0x80
 8010366:	04c9      	lsls	r1, r1, #19
 8010368:	430a      	orrs	r2, r1
 801036a:	601a      	str	r2, [r3, #0]
 801036c:	69fb      	ldr	r3, [r7, #28]
 801036e:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8010370:	69bb      	ldr	r3, [r7, #24]
 8010372:	f383 8810 	msr	PRIMASK, r3
}
 8010376:	46c0      	nop			@ (mov r8, r8)
      }
    }

    return (UART_Start_Receive_IT(huart, pData, Size));
 8010378:	1dbb      	adds	r3, r7, #6
 801037a:	881a      	ldrh	r2, [r3, #0]
 801037c:	68b9      	ldr	r1, [r7, #8]
 801037e:	68fb      	ldr	r3, [r7, #12]
 8010380:	0018      	movs	r0, r3
 8010382:	f001 f8e3 	bl	801154c <UART_Start_Receive_IT>
 8010386:	0003      	movs	r3, r0
 8010388:	e000      	b.n	801038c <HAL_UART_Receive_IT+0xb0>
  }
  else
  {
    return HAL_BUSY;
 801038a:	2302      	movs	r3, #2
  }
}
 801038c:	0018      	movs	r0, r3
 801038e:	46bd      	mov	sp, r7
 8010390:	b008      	add	sp, #32
 8010392:	bd80      	pop	{r7, pc}
 8010394:	40008000 	.word	0x40008000

08010398 <HAL_UART_Abort>:
  *           - Set handle State to READY
  * @note   This procedure is executed in blocking mode : when exiting function, Abort is considered as completed.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Abort(UART_HandleTypeDef *huart)
{
 8010398:	b580      	push	{r7, lr}
 801039a:	b096      	sub	sp, #88	@ 0x58
 801039c:	af00      	add	r7, sp, #0
 801039e:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80103a0:	f3ef 8310 	mrs	r3, PRIMASK
 80103a4:	62fb      	str	r3, [r7, #44]	@ 0x2c
  return(result);
 80103a6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
  /* Disable TXE, TC, RXNE, PE, RXFT, TXFT and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 80103a8:	657b      	str	r3, [r7, #84]	@ 0x54
 80103aa:	2301      	movs	r3, #1
 80103ac:	633b      	str	r3, [r7, #48]	@ 0x30
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80103ae:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80103b0:	f383 8810 	msr	PRIMASK, r3
}
 80103b4:	46c0      	nop			@ (mov r8, r8)
 80103b6:	687b      	ldr	r3, [r7, #4]
 80103b8:	681b      	ldr	r3, [r3, #0]
 80103ba:	681a      	ldr	r2, [r3, #0]
 80103bc:	687b      	ldr	r3, [r7, #4]
 80103be:	681b      	ldr	r3, [r3, #0]
 80103c0:	4979      	ldr	r1, [pc, #484]	@ (80105a8 <HAL_UART_Abort+0x210>)
 80103c2:	400a      	ands	r2, r1
 80103c4:	601a      	str	r2, [r3, #0]
 80103c6:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80103c8:	637b      	str	r3, [r7, #52]	@ 0x34
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80103ca:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80103cc:	f383 8810 	msr	PRIMASK, r3
}
 80103d0:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80103d2:	f3ef 8310 	mrs	r3, PRIMASK
 80103d6:	63bb      	str	r3, [r7, #56]	@ 0x38
  return(result);
 80103d8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
                                          USART_CR1_TXEIE_TXFNFIE | USART_CR1_TCIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE | USART_CR3_RXFTIE | USART_CR3_TXFTIE);
 80103da:	653b      	str	r3, [r7, #80]	@ 0x50
 80103dc:	2301      	movs	r3, #1
 80103de:	63fb      	str	r3, [r7, #60]	@ 0x3c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80103e0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80103e2:	f383 8810 	msr	PRIMASK, r3
}
 80103e6:	46c0      	nop			@ (mov r8, r8)
 80103e8:	687b      	ldr	r3, [r7, #4]
 80103ea:	681b      	ldr	r3, [r3, #0]
 80103ec:	689a      	ldr	r2, [r3, #8]
 80103ee:	687b      	ldr	r3, [r7, #4]
 80103f0:	681b      	ldr	r3, [r3, #0]
 80103f2:	496e      	ldr	r1, [pc, #440]	@ (80105ac <HAL_UART_Abort+0x214>)
 80103f4:	400a      	ands	r2, r1
 80103f6:	609a      	str	r2, [r3, #8]
 80103f8:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80103fa:	643b      	str	r3, [r7, #64]	@ 0x40
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80103fc:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80103fe:	f383 8810 	msr	PRIMASK, r3
}
 8010402:	46c0      	nop			@ (mov r8, r8)

  /* If Reception till IDLE event was ongoing, disable IDLEIE interrupt */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8010404:	687b      	ldr	r3, [r7, #4]
 8010406:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8010408:	2b01      	cmp	r3, #1
 801040a:	d118      	bne.n	801043e <HAL_UART_Abort+0xa6>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 801040c:	f3ef 8310 	mrs	r3, PRIMASK
 8010410:	623b      	str	r3, [r7, #32]
  return(result);
 8010412:	6a3b      	ldr	r3, [r7, #32]
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_IDLEIE));
 8010414:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8010416:	2301      	movs	r3, #1
 8010418:	627b      	str	r3, [r7, #36]	@ 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 801041a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801041c:	f383 8810 	msr	PRIMASK, r3
}
 8010420:	46c0      	nop			@ (mov r8, r8)
 8010422:	687b      	ldr	r3, [r7, #4]
 8010424:	681b      	ldr	r3, [r3, #0]
 8010426:	681a      	ldr	r2, [r3, #0]
 8010428:	687b      	ldr	r3, [r7, #4]
 801042a:	681b      	ldr	r3, [r3, #0]
 801042c:	2110      	movs	r1, #16
 801042e:	438a      	bics	r2, r1
 8010430:	601a      	str	r2, [r3, #0]
 8010432:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8010434:	62bb      	str	r3, [r7, #40]	@ 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8010436:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010438:	f383 8810 	msr	PRIMASK, r3
}
 801043c:	46c0      	nop			@ (mov r8, r8)
  }

  /* Abort the UART DMA Tx channel if enabled */
  if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT))
 801043e:	687b      	ldr	r3, [r7, #4]
 8010440:	681b      	ldr	r3, [r3, #0]
 8010442:	689b      	ldr	r3, [r3, #8]
 8010444:	2280      	movs	r2, #128	@ 0x80
 8010446:	4013      	ands	r3, r2
 8010448:	2b80      	cmp	r3, #128	@ 0x80
 801044a:	d135      	bne.n	80104b8 <HAL_UART_Abort+0x120>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 801044c:	f3ef 8310 	mrs	r3, PRIMASK
 8010450:	617b      	str	r3, [r7, #20]
  return(result);
 8010452:	697b      	ldr	r3, [r7, #20]
  {
    /* Disable the UART DMA Tx request if enabled */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8010454:	64bb      	str	r3, [r7, #72]	@ 0x48
 8010456:	2301      	movs	r3, #1
 8010458:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 801045a:	69bb      	ldr	r3, [r7, #24]
 801045c:	f383 8810 	msr	PRIMASK, r3
}
 8010460:	46c0      	nop			@ (mov r8, r8)
 8010462:	687b      	ldr	r3, [r7, #4]
 8010464:	681b      	ldr	r3, [r3, #0]
 8010466:	689a      	ldr	r2, [r3, #8]
 8010468:	687b      	ldr	r3, [r7, #4]
 801046a:	681b      	ldr	r3, [r3, #0]
 801046c:	2180      	movs	r1, #128	@ 0x80
 801046e:	438a      	bics	r2, r1
 8010470:	609a      	str	r2, [r3, #8]
 8010472:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8010474:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8010476:	69fb      	ldr	r3, [r7, #28]
 8010478:	f383 8810 	msr	PRIMASK, r3
}
 801047c:	46c0      	nop			@ (mov r8, r8)

    /* Abort the UART DMA Tx channel : use blocking DMA Abort API (no callback) */
    if (huart->hdmatx != NULL)
 801047e:	687b      	ldr	r3, [r7, #4]
 8010480:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8010482:	2b00      	cmp	r3, #0
 8010484:	d018      	beq.n	80104b8 <HAL_UART_Abort+0x120>
    {
      /* Set the UART DMA Abort callback to Null.
         No call back execution at end of DMA abort procedure */
      huart->hdmatx->XferAbortCallback = NULL;
 8010486:	687b      	ldr	r3, [r7, #4]
 8010488:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 801048a:	2200      	movs	r2, #0
 801048c:	639a      	str	r2, [r3, #56]	@ 0x38

      if (HAL_DMA_Abort(huart->hdmatx) != HAL_OK)
 801048e:	687b      	ldr	r3, [r7, #4]
 8010490:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8010492:	0018      	movs	r0, r3
 8010494:	f7fc fb5a 	bl	800cb4c <HAL_DMA_Abort>
 8010498:	1e03      	subs	r3, r0, #0
 801049a:	d00d      	beq.n	80104b8 <HAL_UART_Abort+0x120>
      {
        if (HAL_DMA_GetError(huart->hdmatx) == HAL_DMA_ERROR_TIMEOUT)
 801049c:	687b      	ldr	r3, [r7, #4]
 801049e:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80104a0:	0018      	movs	r0, r3
 80104a2:	f7fc fc1f 	bl	800cce4 <HAL_DMA_GetError>
 80104a6:	0003      	movs	r3, r0
 80104a8:	2b20      	cmp	r3, #32
 80104aa:	d105      	bne.n	80104b8 <HAL_UART_Abort+0x120>
        {
          /* Set error code to DMA */
          huart->ErrorCode = HAL_UART_ERROR_DMA;
 80104ac:	687b      	ldr	r3, [r7, #4]
 80104ae:	2290      	movs	r2, #144	@ 0x90
 80104b0:	2110      	movs	r1, #16
 80104b2:	5099      	str	r1, [r3, r2]

          return HAL_TIMEOUT;
 80104b4:	2303      	movs	r3, #3
 80104b6:	e072      	b.n	801059e <HAL_UART_Abort+0x206>
      }
    }
  }

  /* Abort the UART DMA Rx channel if enabled */
  if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80104b8:	687b      	ldr	r3, [r7, #4]
 80104ba:	681b      	ldr	r3, [r3, #0]
 80104bc:	689b      	ldr	r3, [r3, #8]
 80104be:	2240      	movs	r2, #64	@ 0x40
 80104c0:	4013      	ands	r3, r2
 80104c2:	2b40      	cmp	r3, #64	@ 0x40
 80104c4:	d139      	bne.n	801053a <HAL_UART_Abort+0x1a2>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80104c6:	f3ef 8310 	mrs	r3, PRIMASK
 80104ca:	60bb      	str	r3, [r7, #8]
  return(result);
 80104cc:	68bb      	ldr	r3, [r7, #8]
  {
    /* Disable the UART DMA Rx request if enabled */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80104ce:	647b      	str	r3, [r7, #68]	@ 0x44
 80104d0:	2301      	movs	r3, #1
 80104d2:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80104d4:	68fb      	ldr	r3, [r7, #12]
 80104d6:	f383 8810 	msr	PRIMASK, r3
}
 80104da:	46c0      	nop			@ (mov r8, r8)
 80104dc:	687b      	ldr	r3, [r7, #4]
 80104de:	681b      	ldr	r3, [r3, #0]
 80104e0:	689a      	ldr	r2, [r3, #8]
 80104e2:	687b      	ldr	r3, [r7, #4]
 80104e4:	681b      	ldr	r3, [r3, #0]
 80104e6:	2140      	movs	r1, #64	@ 0x40
 80104e8:	438a      	bics	r2, r1
 80104ea:	609a      	str	r2, [r3, #8]
 80104ec:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80104ee:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80104f0:	693b      	ldr	r3, [r7, #16]
 80104f2:	f383 8810 	msr	PRIMASK, r3
}
 80104f6:	46c0      	nop			@ (mov r8, r8)

    /* Abort the UART DMA Rx channel : use blocking DMA Abort API (no callback) */
    if (huart->hdmarx != NULL)
 80104f8:	687b      	ldr	r3, [r7, #4]
 80104fa:	2280      	movs	r2, #128	@ 0x80
 80104fc:	589b      	ldr	r3, [r3, r2]
 80104fe:	2b00      	cmp	r3, #0
 8010500:	d01b      	beq.n	801053a <HAL_UART_Abort+0x1a2>
    {
      /* Set the UART DMA Abort callback to Null.
         No call back execution at end of DMA abort procedure */
      huart->hdmarx->XferAbortCallback = NULL;
 8010502:	687b      	ldr	r3, [r7, #4]
 8010504:	2280      	movs	r2, #128	@ 0x80
 8010506:	589b      	ldr	r3, [r3, r2]
 8010508:	2200      	movs	r2, #0
 801050a:	639a      	str	r2, [r3, #56]	@ 0x38

      if (HAL_DMA_Abort(huart->hdmarx) != HAL_OK)
 801050c:	687b      	ldr	r3, [r7, #4]
 801050e:	2280      	movs	r2, #128	@ 0x80
 8010510:	589b      	ldr	r3, [r3, r2]
 8010512:	0018      	movs	r0, r3
 8010514:	f7fc fb1a 	bl	800cb4c <HAL_DMA_Abort>
 8010518:	1e03      	subs	r3, r0, #0
 801051a:	d00e      	beq.n	801053a <HAL_UART_Abort+0x1a2>
      {
        if (HAL_DMA_GetError(huart->hdmarx) == HAL_DMA_ERROR_TIMEOUT)
 801051c:	687b      	ldr	r3, [r7, #4]
 801051e:	2280      	movs	r2, #128	@ 0x80
 8010520:	589b      	ldr	r3, [r3, r2]
 8010522:	0018      	movs	r0, r3
 8010524:	f7fc fbde 	bl	800cce4 <HAL_DMA_GetError>
 8010528:	0003      	movs	r3, r0
 801052a:	2b20      	cmp	r3, #32
 801052c:	d105      	bne.n	801053a <HAL_UART_Abort+0x1a2>
        {
          /* Set error code to DMA */
          huart->ErrorCode = HAL_UART_ERROR_DMA;
 801052e:	687b      	ldr	r3, [r7, #4]
 8010530:	2290      	movs	r2, #144	@ 0x90
 8010532:	2110      	movs	r1, #16
 8010534:	5099      	str	r1, [r3, r2]

          return HAL_TIMEOUT;
 8010536:	2303      	movs	r3, #3
 8010538:	e031      	b.n	801059e <HAL_UART_Abort+0x206>
      }
    }
  }

  /* Reset Tx and Rx transfer counters */
  huart->TxXferCount = 0U;
 801053a:	687b      	ldr	r3, [r7, #4]
 801053c:	2256      	movs	r2, #86	@ 0x56
 801053e:	2100      	movs	r1, #0
 8010540:	5299      	strh	r1, [r3, r2]
  huart->RxXferCount = 0U;
 8010542:	687b      	ldr	r3, [r7, #4]
 8010544:	225e      	movs	r2, #94	@ 0x5e
 8010546:	2100      	movs	r1, #0
 8010548:	5299      	strh	r1, [r3, r2]

  /* Clear the Error flags in the ICR register */
  __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF | UART_CLEAR_NEF | UART_CLEAR_PEF | UART_CLEAR_FEF);
 801054a:	687b      	ldr	r3, [r7, #4]
 801054c:	681b      	ldr	r3, [r3, #0]
 801054e:	220f      	movs	r2, #15
 8010550:	621a      	str	r2, [r3, #32]

  /* Flush the whole TX FIFO (if needed) */
  if (huart->FifoMode == UART_FIFOMODE_ENABLE)
 8010552:	687b      	ldr	r3, [r7, #4]
 8010554:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 8010556:	2380      	movs	r3, #128	@ 0x80
 8010558:	059b      	lsls	r3, r3, #22
 801055a:	429a      	cmp	r2, r3
 801055c:	d107      	bne.n	801056e <HAL_UART_Abort+0x1d6>
  {
    __HAL_UART_SEND_REQ(huart, UART_TXDATA_FLUSH_REQUEST);
 801055e:	687b      	ldr	r3, [r7, #4]
 8010560:	681b      	ldr	r3, [r3, #0]
 8010562:	699a      	ldr	r2, [r3, #24]
 8010564:	687b      	ldr	r3, [r7, #4]
 8010566:	681b      	ldr	r3, [r3, #0]
 8010568:	2110      	movs	r1, #16
 801056a:	430a      	orrs	r2, r1
 801056c:	619a      	str	r2, [r3, #24]
  }

  /* Discard the received data */
  __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 801056e:	687b      	ldr	r3, [r7, #4]
 8010570:	681b      	ldr	r3, [r3, #0]
 8010572:	699a      	ldr	r2, [r3, #24]
 8010574:	687b      	ldr	r3, [r7, #4]
 8010576:	681b      	ldr	r3, [r3, #0]
 8010578:	2108      	movs	r1, #8
 801057a:	430a      	orrs	r2, r1
 801057c:	619a      	str	r2, [r3, #24]

  /* Restore huart->gState and huart->RxState to Ready */
  huart->gState  = HAL_UART_STATE_READY;
 801057e:	687b      	ldr	r3, [r7, #4]
 8010580:	2288      	movs	r2, #136	@ 0x88
 8010582:	2120      	movs	r1, #32
 8010584:	5099      	str	r1, [r3, r2]
  huart->RxState = HAL_UART_STATE_READY;
 8010586:	687b      	ldr	r3, [r7, #4]
 8010588:	228c      	movs	r2, #140	@ 0x8c
 801058a:	2120      	movs	r1, #32
 801058c:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 801058e:	687b      	ldr	r3, [r7, #4]
 8010590:	2200      	movs	r2, #0
 8010592:	66da      	str	r2, [r3, #108]	@ 0x6c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8010594:	687b      	ldr	r3, [r7, #4]
 8010596:	2290      	movs	r2, #144	@ 0x90
 8010598:	2100      	movs	r1, #0
 801059a:	5099      	str	r1, [r3, r2]

  return HAL_OK;
 801059c:	2300      	movs	r3, #0
}
 801059e:	0018      	movs	r0, r3
 80105a0:	46bd      	mov	sp, r7
 80105a2:	b016      	add	sp, #88	@ 0x58
 80105a4:	bd80      	pop	{r7, pc}
 80105a6:	46c0      	nop			@ (mov r8, r8)
 80105a8:	fffffe1f 	.word	0xfffffe1f
 80105ac:	ef7ffffe 	.word	0xef7ffffe

080105b0 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80105b0:	b5b0      	push	{r4, r5, r7, lr}
 80105b2:	b0aa      	sub	sp, #168	@ 0xa8
 80105b4:	af00      	add	r7, sp, #0
 80105b6:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 80105b8:	687b      	ldr	r3, [r7, #4]
 80105ba:	681b      	ldr	r3, [r3, #0]
 80105bc:	69db      	ldr	r3, [r3, #28]
 80105be:	22a4      	movs	r2, #164	@ 0xa4
 80105c0:	18b9      	adds	r1, r7, r2
 80105c2:	600b      	str	r3, [r1, #0]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80105c4:	687b      	ldr	r3, [r7, #4]
 80105c6:	681b      	ldr	r3, [r3, #0]
 80105c8:	681b      	ldr	r3, [r3, #0]
 80105ca:	20a0      	movs	r0, #160	@ 0xa0
 80105cc:	1839      	adds	r1, r7, r0
 80105ce:	600b      	str	r3, [r1, #0]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80105d0:	687b      	ldr	r3, [r7, #4]
 80105d2:	681b      	ldr	r3, [r3, #0]
 80105d4:	689b      	ldr	r3, [r3, #8]
 80105d6:	249c      	movs	r4, #156	@ 0x9c
 80105d8:	1939      	adds	r1, r7, r4
 80105da:	600b      	str	r3, [r1, #0]

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 80105dc:	0011      	movs	r1, r2
 80105de:	18bb      	adds	r3, r7, r2
 80105e0:	681b      	ldr	r3, [r3, #0]
 80105e2:	4aa2      	ldr	r2, [pc, #648]	@ (801086c <HAL_UART_IRQHandler+0x2bc>)
 80105e4:	4013      	ands	r3, r2
 80105e6:	2298      	movs	r2, #152	@ 0x98
 80105e8:	18bd      	adds	r5, r7, r2
 80105ea:	602b      	str	r3, [r5, #0]
  if (errorflags == 0U)
 80105ec:	18bb      	adds	r3, r7, r2
 80105ee:	681b      	ldr	r3, [r3, #0]
 80105f0:	2b00      	cmp	r3, #0
 80105f2:	d11a      	bne.n	801062a <HAL_UART_IRQHandler+0x7a>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 80105f4:	187b      	adds	r3, r7, r1
 80105f6:	681b      	ldr	r3, [r3, #0]
 80105f8:	2220      	movs	r2, #32
 80105fa:	4013      	ands	r3, r2
 80105fc:	d015      	beq.n	801062a <HAL_UART_IRQHandler+0x7a>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 80105fe:	183b      	adds	r3, r7, r0
 8010600:	681b      	ldr	r3, [r3, #0]
 8010602:	2220      	movs	r2, #32
 8010604:	4013      	ands	r3, r2
 8010606:	d105      	bne.n	8010614 <HAL_UART_IRQHandler+0x64>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 8010608:	193b      	adds	r3, r7, r4
 801060a:	681a      	ldr	r2, [r3, #0]
 801060c:	2380      	movs	r3, #128	@ 0x80
 801060e:	055b      	lsls	r3, r3, #21
 8010610:	4013      	ands	r3, r2
 8010612:	d00a      	beq.n	801062a <HAL_UART_IRQHandler+0x7a>
    {
      if (huart->RxISR != NULL)
 8010614:	687b      	ldr	r3, [r7, #4]
 8010616:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8010618:	2b00      	cmp	r3, #0
 801061a:	d100      	bne.n	801061e <HAL_UART_IRQHandler+0x6e>
 801061c:	e2dc      	b.n	8010bd8 <HAL_UART_IRQHandler+0x628>
      {
        huart->RxISR(huart);
 801061e:	687b      	ldr	r3, [r7, #4]
 8010620:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8010622:	687a      	ldr	r2, [r7, #4]
 8010624:	0010      	movs	r0, r2
 8010626:	4798      	blx	r3
      }
      return;
 8010628:	e2d6      	b.n	8010bd8 <HAL_UART_IRQHandler+0x628>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 801062a:	2398      	movs	r3, #152	@ 0x98
 801062c:	18fb      	adds	r3, r7, r3
 801062e:	681b      	ldr	r3, [r3, #0]
 8010630:	2b00      	cmp	r3, #0
 8010632:	d100      	bne.n	8010636 <HAL_UART_IRQHandler+0x86>
 8010634:	e122      	b.n	801087c <HAL_UART_IRQHandler+0x2cc>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 8010636:	239c      	movs	r3, #156	@ 0x9c
 8010638:	18fb      	adds	r3, r7, r3
 801063a:	681b      	ldr	r3, [r3, #0]
 801063c:	4a8c      	ldr	r2, [pc, #560]	@ (8010870 <HAL_UART_IRQHandler+0x2c0>)
 801063e:	4013      	ands	r3, r2
 8010640:	d106      	bne.n	8010650 <HAL_UART_IRQHandler+0xa0>
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 8010642:	23a0      	movs	r3, #160	@ 0xa0
 8010644:	18fb      	adds	r3, r7, r3
 8010646:	681b      	ldr	r3, [r3, #0]
 8010648:	4a8a      	ldr	r2, [pc, #552]	@ (8010874 <HAL_UART_IRQHandler+0x2c4>)
 801064a:	4013      	ands	r3, r2
 801064c:	d100      	bne.n	8010650 <HAL_UART_IRQHandler+0xa0>
 801064e:	e115      	b.n	801087c <HAL_UART_IRQHandler+0x2cc>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8010650:	23a4      	movs	r3, #164	@ 0xa4
 8010652:	18fb      	adds	r3, r7, r3
 8010654:	681b      	ldr	r3, [r3, #0]
 8010656:	2201      	movs	r2, #1
 8010658:	4013      	ands	r3, r2
 801065a:	d012      	beq.n	8010682 <HAL_UART_IRQHandler+0xd2>
 801065c:	23a0      	movs	r3, #160	@ 0xa0
 801065e:	18fb      	adds	r3, r7, r3
 8010660:	681a      	ldr	r2, [r3, #0]
 8010662:	2380      	movs	r3, #128	@ 0x80
 8010664:	005b      	lsls	r3, r3, #1
 8010666:	4013      	ands	r3, r2
 8010668:	d00b      	beq.n	8010682 <HAL_UART_IRQHandler+0xd2>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 801066a:	687b      	ldr	r3, [r7, #4]
 801066c:	681b      	ldr	r3, [r3, #0]
 801066e:	2201      	movs	r2, #1
 8010670:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8010672:	687b      	ldr	r3, [r7, #4]
 8010674:	2290      	movs	r2, #144	@ 0x90
 8010676:	589b      	ldr	r3, [r3, r2]
 8010678:	2201      	movs	r2, #1
 801067a:	431a      	orrs	r2, r3
 801067c:	687b      	ldr	r3, [r7, #4]
 801067e:	2190      	movs	r1, #144	@ 0x90
 8010680:	505a      	str	r2, [r3, r1]
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8010682:	23a4      	movs	r3, #164	@ 0xa4
 8010684:	18fb      	adds	r3, r7, r3
 8010686:	681b      	ldr	r3, [r3, #0]
 8010688:	2202      	movs	r2, #2
 801068a:	4013      	ands	r3, r2
 801068c:	d011      	beq.n	80106b2 <HAL_UART_IRQHandler+0x102>
 801068e:	239c      	movs	r3, #156	@ 0x9c
 8010690:	18fb      	adds	r3, r7, r3
 8010692:	681b      	ldr	r3, [r3, #0]
 8010694:	2201      	movs	r2, #1
 8010696:	4013      	ands	r3, r2
 8010698:	d00b      	beq.n	80106b2 <HAL_UART_IRQHandler+0x102>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 801069a:	687b      	ldr	r3, [r7, #4]
 801069c:	681b      	ldr	r3, [r3, #0]
 801069e:	2202      	movs	r2, #2
 80106a0:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80106a2:	687b      	ldr	r3, [r7, #4]
 80106a4:	2290      	movs	r2, #144	@ 0x90
 80106a6:	589b      	ldr	r3, [r3, r2]
 80106a8:	2204      	movs	r2, #4
 80106aa:	431a      	orrs	r2, r3
 80106ac:	687b      	ldr	r3, [r7, #4]
 80106ae:	2190      	movs	r1, #144	@ 0x90
 80106b0:	505a      	str	r2, [r3, r1]
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80106b2:	23a4      	movs	r3, #164	@ 0xa4
 80106b4:	18fb      	adds	r3, r7, r3
 80106b6:	681b      	ldr	r3, [r3, #0]
 80106b8:	2204      	movs	r2, #4
 80106ba:	4013      	ands	r3, r2
 80106bc:	d011      	beq.n	80106e2 <HAL_UART_IRQHandler+0x132>
 80106be:	239c      	movs	r3, #156	@ 0x9c
 80106c0:	18fb      	adds	r3, r7, r3
 80106c2:	681b      	ldr	r3, [r3, #0]
 80106c4:	2201      	movs	r2, #1
 80106c6:	4013      	ands	r3, r2
 80106c8:	d00b      	beq.n	80106e2 <HAL_UART_IRQHandler+0x132>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 80106ca:	687b      	ldr	r3, [r7, #4]
 80106cc:	681b      	ldr	r3, [r3, #0]
 80106ce:	2204      	movs	r2, #4
 80106d0:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80106d2:	687b      	ldr	r3, [r7, #4]
 80106d4:	2290      	movs	r2, #144	@ 0x90
 80106d6:	589b      	ldr	r3, [r3, r2]
 80106d8:	2202      	movs	r2, #2
 80106da:	431a      	orrs	r2, r3
 80106dc:	687b      	ldr	r3, [r7, #4]
 80106de:	2190      	movs	r1, #144	@ 0x90
 80106e0:	505a      	str	r2, [r3, r1]
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 80106e2:	23a4      	movs	r3, #164	@ 0xa4
 80106e4:	18fb      	adds	r3, r7, r3
 80106e6:	681b      	ldr	r3, [r3, #0]
 80106e8:	2208      	movs	r2, #8
 80106ea:	4013      	ands	r3, r2
 80106ec:	d017      	beq.n	801071e <HAL_UART_IRQHandler+0x16e>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 80106ee:	23a0      	movs	r3, #160	@ 0xa0
 80106f0:	18fb      	adds	r3, r7, r3
 80106f2:	681b      	ldr	r3, [r3, #0]
 80106f4:	2220      	movs	r2, #32
 80106f6:	4013      	ands	r3, r2
 80106f8:	d105      	bne.n	8010706 <HAL_UART_IRQHandler+0x156>
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
 80106fa:	239c      	movs	r3, #156	@ 0x9c
 80106fc:	18fb      	adds	r3, r7, r3
 80106fe:	681b      	ldr	r3, [r3, #0]
 8010700:	4a5b      	ldr	r2, [pc, #364]	@ (8010870 <HAL_UART_IRQHandler+0x2c0>)
 8010702:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 8010704:	d00b      	beq.n	801071e <HAL_UART_IRQHandler+0x16e>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8010706:	687b      	ldr	r3, [r7, #4]
 8010708:	681b      	ldr	r3, [r3, #0]
 801070a:	2208      	movs	r2, #8
 801070c:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 801070e:	687b      	ldr	r3, [r7, #4]
 8010710:	2290      	movs	r2, #144	@ 0x90
 8010712:	589b      	ldr	r3, [r3, r2]
 8010714:	2208      	movs	r2, #8
 8010716:	431a      	orrs	r2, r3
 8010718:	687b      	ldr	r3, [r7, #4]
 801071a:	2190      	movs	r1, #144	@ 0x90
 801071c:	505a      	str	r2, [r3, r1]
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 801071e:	23a4      	movs	r3, #164	@ 0xa4
 8010720:	18fb      	adds	r3, r7, r3
 8010722:	681a      	ldr	r2, [r3, #0]
 8010724:	2380      	movs	r3, #128	@ 0x80
 8010726:	011b      	lsls	r3, r3, #4
 8010728:	4013      	ands	r3, r2
 801072a:	d013      	beq.n	8010754 <HAL_UART_IRQHandler+0x1a4>
 801072c:	23a0      	movs	r3, #160	@ 0xa0
 801072e:	18fb      	adds	r3, r7, r3
 8010730:	681a      	ldr	r2, [r3, #0]
 8010732:	2380      	movs	r3, #128	@ 0x80
 8010734:	04db      	lsls	r3, r3, #19
 8010736:	4013      	ands	r3, r2
 8010738:	d00c      	beq.n	8010754 <HAL_UART_IRQHandler+0x1a4>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 801073a:	687b      	ldr	r3, [r7, #4]
 801073c:	681b      	ldr	r3, [r3, #0]
 801073e:	2280      	movs	r2, #128	@ 0x80
 8010740:	0112      	lsls	r2, r2, #4
 8010742:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 8010744:	687b      	ldr	r3, [r7, #4]
 8010746:	2290      	movs	r2, #144	@ 0x90
 8010748:	589b      	ldr	r3, [r3, r2]
 801074a:	2220      	movs	r2, #32
 801074c:	431a      	orrs	r2, r3
 801074e:	687b      	ldr	r3, [r7, #4]
 8010750:	2190      	movs	r1, #144	@ 0x90
 8010752:	505a      	str	r2, [r3, r1]
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8010754:	687b      	ldr	r3, [r7, #4]
 8010756:	2290      	movs	r2, #144	@ 0x90
 8010758:	589b      	ldr	r3, [r3, r2]
 801075a:	2b00      	cmp	r3, #0
 801075c:	d100      	bne.n	8010760 <HAL_UART_IRQHandler+0x1b0>
 801075e:	e23d      	b.n	8010bdc <HAL_UART_IRQHandler+0x62c>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 8010760:	23a4      	movs	r3, #164	@ 0xa4
 8010762:	18fb      	adds	r3, r7, r3
 8010764:	681b      	ldr	r3, [r3, #0]
 8010766:	2220      	movs	r2, #32
 8010768:	4013      	ands	r3, r2
 801076a:	d015      	beq.n	8010798 <HAL_UART_IRQHandler+0x1e8>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 801076c:	23a0      	movs	r3, #160	@ 0xa0
 801076e:	18fb      	adds	r3, r7, r3
 8010770:	681b      	ldr	r3, [r3, #0]
 8010772:	2220      	movs	r2, #32
 8010774:	4013      	ands	r3, r2
 8010776:	d106      	bne.n	8010786 <HAL_UART_IRQHandler+0x1d6>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 8010778:	239c      	movs	r3, #156	@ 0x9c
 801077a:	18fb      	adds	r3, r7, r3
 801077c:	681a      	ldr	r2, [r3, #0]
 801077e:	2380      	movs	r3, #128	@ 0x80
 8010780:	055b      	lsls	r3, r3, #21
 8010782:	4013      	ands	r3, r2
 8010784:	d008      	beq.n	8010798 <HAL_UART_IRQHandler+0x1e8>
      {
        if (huart->RxISR != NULL)
 8010786:	687b      	ldr	r3, [r7, #4]
 8010788:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 801078a:	2b00      	cmp	r3, #0
 801078c:	d004      	beq.n	8010798 <HAL_UART_IRQHandler+0x1e8>
        {
          huart->RxISR(huart);
 801078e:	687b      	ldr	r3, [r7, #4]
 8010790:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8010792:	687a      	ldr	r2, [r7, #4]
 8010794:	0010      	movs	r0, r2
 8010796:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 8010798:	687b      	ldr	r3, [r7, #4]
 801079a:	2290      	movs	r2, #144	@ 0x90
 801079c:	589b      	ldr	r3, [r3, r2]
 801079e:	2194      	movs	r1, #148	@ 0x94
 80107a0:	187a      	adds	r2, r7, r1
 80107a2:	6013      	str	r3, [r2, #0]
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 80107a4:	687b      	ldr	r3, [r7, #4]
 80107a6:	681b      	ldr	r3, [r3, #0]
 80107a8:	689b      	ldr	r3, [r3, #8]
 80107aa:	2240      	movs	r2, #64	@ 0x40
 80107ac:	4013      	ands	r3, r2
 80107ae:	2b40      	cmp	r3, #64	@ 0x40
 80107b0:	d004      	beq.n	80107bc <HAL_UART_IRQHandler+0x20c>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 80107b2:	187b      	adds	r3, r7, r1
 80107b4:	681b      	ldr	r3, [r3, #0]
 80107b6:	2228      	movs	r2, #40	@ 0x28
 80107b8:	4013      	ands	r3, r2
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 80107ba:	d04c      	beq.n	8010856 <HAL_UART_IRQHandler+0x2a6>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80107bc:	687b      	ldr	r3, [r7, #4]
 80107be:	0018      	movs	r0, r3
 80107c0:	f000 ffe8 	bl	8011794 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80107c4:	687b      	ldr	r3, [r7, #4]
 80107c6:	681b      	ldr	r3, [r3, #0]
 80107c8:	689b      	ldr	r3, [r3, #8]
 80107ca:	2240      	movs	r2, #64	@ 0x40
 80107cc:	4013      	ands	r3, r2
 80107ce:	2b40      	cmp	r3, #64	@ 0x40
 80107d0:	d13c      	bne.n	801084c <HAL_UART_IRQHandler+0x29c>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80107d2:	f3ef 8310 	mrs	r3, PRIMASK
 80107d6:	663b      	str	r3, [r7, #96]	@ 0x60
  return(result);
 80107d8:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80107da:	2090      	movs	r0, #144	@ 0x90
 80107dc:	183a      	adds	r2, r7, r0
 80107de:	6013      	str	r3, [r2, #0]
 80107e0:	2301      	movs	r3, #1
 80107e2:	667b      	str	r3, [r7, #100]	@ 0x64
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80107e4:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80107e6:	f383 8810 	msr	PRIMASK, r3
}
 80107ea:	46c0      	nop			@ (mov r8, r8)
 80107ec:	687b      	ldr	r3, [r7, #4]
 80107ee:	681b      	ldr	r3, [r3, #0]
 80107f0:	689a      	ldr	r2, [r3, #8]
 80107f2:	687b      	ldr	r3, [r7, #4]
 80107f4:	681b      	ldr	r3, [r3, #0]
 80107f6:	2140      	movs	r1, #64	@ 0x40
 80107f8:	438a      	bics	r2, r1
 80107fa:	609a      	str	r2, [r3, #8]
 80107fc:	183b      	adds	r3, r7, r0
 80107fe:	681b      	ldr	r3, [r3, #0]
 8010800:	66bb      	str	r3, [r7, #104]	@ 0x68
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8010802:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8010804:	f383 8810 	msr	PRIMASK, r3
}
 8010808:	46c0      	nop			@ (mov r8, r8)

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 801080a:	687b      	ldr	r3, [r7, #4]
 801080c:	2280      	movs	r2, #128	@ 0x80
 801080e:	589b      	ldr	r3, [r3, r2]
 8010810:	2b00      	cmp	r3, #0
 8010812:	d016      	beq.n	8010842 <HAL_UART_IRQHandler+0x292>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8010814:	687b      	ldr	r3, [r7, #4]
 8010816:	2280      	movs	r2, #128	@ 0x80
 8010818:	589b      	ldr	r3, [r3, r2]
 801081a:	4a17      	ldr	r2, [pc, #92]	@ (8010878 <HAL_UART_IRQHandler+0x2c8>)
 801081c:	639a      	str	r2, [r3, #56]	@ 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 801081e:	687b      	ldr	r3, [r7, #4]
 8010820:	2280      	movs	r2, #128	@ 0x80
 8010822:	589b      	ldr	r3, [r3, r2]
 8010824:	0018      	movs	r0, r3
 8010826:	f7fc f9f3 	bl	800cc10 <HAL_DMA_Abort_IT>
 801082a:	1e03      	subs	r3, r0, #0
 801082c:	d01c      	beq.n	8010868 <HAL_UART_IRQHandler+0x2b8>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 801082e:	687b      	ldr	r3, [r7, #4]
 8010830:	2280      	movs	r2, #128	@ 0x80
 8010832:	589b      	ldr	r3, [r3, r2]
 8010834:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8010836:	687a      	ldr	r2, [r7, #4]
 8010838:	2180      	movs	r1, #128	@ 0x80
 801083a:	5852      	ldr	r2, [r2, r1]
 801083c:	0010      	movs	r0, r2
 801083e:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8010840:	e012      	b.n	8010868 <HAL_UART_IRQHandler+0x2b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8010842:	687b      	ldr	r3, [r7, #4]
 8010844:	0018      	movs	r0, r3
 8010846:	f000 f9e1 	bl	8010c0c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 801084a:	e00d      	b.n	8010868 <HAL_UART_IRQHandler+0x2b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 801084c:	687b      	ldr	r3, [r7, #4]
 801084e:	0018      	movs	r0, r3
 8010850:	f000 f9dc 	bl	8010c0c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8010854:	e008      	b.n	8010868 <HAL_UART_IRQHandler+0x2b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8010856:	687b      	ldr	r3, [r7, #4]
 8010858:	0018      	movs	r0, r3
 801085a:	f000 f9d7 	bl	8010c0c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 801085e:	687b      	ldr	r3, [r7, #4]
 8010860:	2290      	movs	r2, #144	@ 0x90
 8010862:	2100      	movs	r1, #0
 8010864:	5099      	str	r1, [r3, r2]
      }
    }
    return;
 8010866:	e1b9      	b.n	8010bdc <HAL_UART_IRQHandler+0x62c>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8010868:	46c0      	nop			@ (mov r8, r8)
    return;
 801086a:	e1b7      	b.n	8010bdc <HAL_UART_IRQHandler+0x62c>
 801086c:	0000080f 	.word	0x0000080f
 8010870:	10000001 	.word	0x10000001
 8010874:	04000120 	.word	0x04000120
 8010878:	08011861 	.word	0x08011861

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 801087c:	687b      	ldr	r3, [r7, #4]
 801087e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8010880:	2b01      	cmp	r3, #1
 8010882:	d000      	beq.n	8010886 <HAL_UART_IRQHandler+0x2d6>
 8010884:	e13e      	b.n	8010b04 <HAL_UART_IRQHandler+0x554>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 8010886:	23a4      	movs	r3, #164	@ 0xa4
 8010888:	18fb      	adds	r3, r7, r3
 801088a:	681b      	ldr	r3, [r3, #0]
 801088c:	2210      	movs	r2, #16
 801088e:	4013      	ands	r3, r2
 8010890:	d100      	bne.n	8010894 <HAL_UART_IRQHandler+0x2e4>
 8010892:	e137      	b.n	8010b04 <HAL_UART_IRQHandler+0x554>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8010894:	23a0      	movs	r3, #160	@ 0xa0
 8010896:	18fb      	adds	r3, r7, r3
 8010898:	681b      	ldr	r3, [r3, #0]
 801089a:	2210      	movs	r2, #16
 801089c:	4013      	ands	r3, r2
 801089e:	d100      	bne.n	80108a2 <HAL_UART_IRQHandler+0x2f2>
 80108a0:	e130      	b.n	8010b04 <HAL_UART_IRQHandler+0x554>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 80108a2:	687b      	ldr	r3, [r7, #4]
 80108a4:	681b      	ldr	r3, [r3, #0]
 80108a6:	2210      	movs	r2, #16
 80108a8:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80108aa:	687b      	ldr	r3, [r7, #4]
 80108ac:	681b      	ldr	r3, [r3, #0]
 80108ae:	689b      	ldr	r3, [r3, #8]
 80108b0:	2240      	movs	r2, #64	@ 0x40
 80108b2:	4013      	ands	r3, r2
 80108b4:	2b40      	cmp	r3, #64	@ 0x40
 80108b6:	d000      	beq.n	80108ba <HAL_UART_IRQHandler+0x30a>
 80108b8:	e0a4      	b.n	8010a04 <HAL_UART_IRQHandler+0x454>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 80108ba:	687b      	ldr	r3, [r7, #4]
 80108bc:	2280      	movs	r2, #128	@ 0x80
 80108be:	589b      	ldr	r3, [r3, r2]
 80108c0:	681b      	ldr	r3, [r3, #0]
 80108c2:	685a      	ldr	r2, [r3, #4]
 80108c4:	217e      	movs	r1, #126	@ 0x7e
 80108c6:	187b      	adds	r3, r7, r1
 80108c8:	801a      	strh	r2, [r3, #0]
      if ((nb_remaining_rx_data > 0U)
 80108ca:	187b      	adds	r3, r7, r1
 80108cc:	881b      	ldrh	r3, [r3, #0]
 80108ce:	2b00      	cmp	r3, #0
 80108d0:	d100      	bne.n	80108d4 <HAL_UART_IRQHandler+0x324>
 80108d2:	e185      	b.n	8010be0 <HAL_UART_IRQHandler+0x630>
          && (nb_remaining_rx_data < huart->RxXferSize))
 80108d4:	687b      	ldr	r3, [r7, #4]
 80108d6:	225c      	movs	r2, #92	@ 0x5c
 80108d8:	5a9b      	ldrh	r3, [r3, r2]
 80108da:	187a      	adds	r2, r7, r1
 80108dc:	8812      	ldrh	r2, [r2, #0]
 80108de:	429a      	cmp	r2, r3
 80108e0:	d300      	bcc.n	80108e4 <HAL_UART_IRQHandler+0x334>
 80108e2:	e17d      	b.n	8010be0 <HAL_UART_IRQHandler+0x630>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 80108e4:	687b      	ldr	r3, [r7, #4]
 80108e6:	187a      	adds	r2, r7, r1
 80108e8:	215e      	movs	r1, #94	@ 0x5e
 80108ea:	8812      	ldrh	r2, [r2, #0]
 80108ec:	525a      	strh	r2, [r3, r1]

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 80108ee:	687b      	ldr	r3, [r7, #4]
 80108f0:	2280      	movs	r2, #128	@ 0x80
 80108f2:	589b      	ldr	r3, [r3, r2]
 80108f4:	681b      	ldr	r3, [r3, #0]
 80108f6:	681b      	ldr	r3, [r3, #0]
 80108f8:	2220      	movs	r2, #32
 80108fa:	4013      	ands	r3, r2
 80108fc:	d170      	bne.n	80109e0 <HAL_UART_IRQHandler+0x430>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80108fe:	f3ef 8310 	mrs	r3, PRIMASK
 8010902:	633b      	str	r3, [r7, #48]	@ 0x30
  return(result);
 8010904:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8010906:	67bb      	str	r3, [r7, #120]	@ 0x78
 8010908:	2301      	movs	r3, #1
 801090a:	637b      	str	r3, [r7, #52]	@ 0x34
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 801090c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801090e:	f383 8810 	msr	PRIMASK, r3
}
 8010912:	46c0      	nop			@ (mov r8, r8)
 8010914:	687b      	ldr	r3, [r7, #4]
 8010916:	681b      	ldr	r3, [r3, #0]
 8010918:	681a      	ldr	r2, [r3, #0]
 801091a:	687b      	ldr	r3, [r7, #4]
 801091c:	681b      	ldr	r3, [r3, #0]
 801091e:	49b4      	ldr	r1, [pc, #720]	@ (8010bf0 <HAL_UART_IRQHandler+0x640>)
 8010920:	400a      	ands	r2, r1
 8010922:	601a      	str	r2, [r3, #0]
 8010924:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8010926:	63bb      	str	r3, [r7, #56]	@ 0x38
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8010928:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801092a:	f383 8810 	msr	PRIMASK, r3
}
 801092e:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8010930:	f3ef 8310 	mrs	r3, PRIMASK
 8010934:	63fb      	str	r3, [r7, #60]	@ 0x3c
  return(result);
 8010936:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8010938:	677b      	str	r3, [r7, #116]	@ 0x74
 801093a:	2301      	movs	r3, #1
 801093c:	643b      	str	r3, [r7, #64]	@ 0x40
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 801093e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8010940:	f383 8810 	msr	PRIMASK, r3
}
 8010944:	46c0      	nop			@ (mov r8, r8)
 8010946:	687b      	ldr	r3, [r7, #4]
 8010948:	681b      	ldr	r3, [r3, #0]
 801094a:	689a      	ldr	r2, [r3, #8]
 801094c:	687b      	ldr	r3, [r7, #4]
 801094e:	681b      	ldr	r3, [r3, #0]
 8010950:	2101      	movs	r1, #1
 8010952:	438a      	bics	r2, r1
 8010954:	609a      	str	r2, [r3, #8]
 8010956:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8010958:	647b      	str	r3, [r7, #68]	@ 0x44
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 801095a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 801095c:	f383 8810 	msr	PRIMASK, r3
}
 8010960:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8010962:	f3ef 8310 	mrs	r3, PRIMASK
 8010966:	64bb      	str	r3, [r7, #72]	@ 0x48
  return(result);
 8010968:	6cbb      	ldr	r3, [r7, #72]	@ 0x48

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 801096a:	673b      	str	r3, [r7, #112]	@ 0x70
 801096c:	2301      	movs	r3, #1
 801096e:	64fb      	str	r3, [r7, #76]	@ 0x4c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8010970:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8010972:	f383 8810 	msr	PRIMASK, r3
}
 8010976:	46c0      	nop			@ (mov r8, r8)
 8010978:	687b      	ldr	r3, [r7, #4]
 801097a:	681b      	ldr	r3, [r3, #0]
 801097c:	689a      	ldr	r2, [r3, #8]
 801097e:	687b      	ldr	r3, [r7, #4]
 8010980:	681b      	ldr	r3, [r3, #0]
 8010982:	2140      	movs	r1, #64	@ 0x40
 8010984:	438a      	bics	r2, r1
 8010986:	609a      	str	r2, [r3, #8]
 8010988:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 801098a:	653b      	str	r3, [r7, #80]	@ 0x50
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 801098c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 801098e:	f383 8810 	msr	PRIMASK, r3
}
 8010992:	46c0      	nop			@ (mov r8, r8)

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8010994:	687b      	ldr	r3, [r7, #4]
 8010996:	228c      	movs	r2, #140	@ 0x8c
 8010998:	2120      	movs	r1, #32
 801099a:	5099      	str	r1, [r3, r2]
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 801099c:	687b      	ldr	r3, [r7, #4]
 801099e:	2200      	movs	r2, #0
 80109a0:	66da      	str	r2, [r3, #108]	@ 0x6c
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80109a2:	f3ef 8310 	mrs	r3, PRIMASK
 80109a6:	657b      	str	r3, [r7, #84]	@ 0x54
  return(result);
 80109a8:	6d7b      	ldr	r3, [r7, #84]	@ 0x54

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80109aa:	66fb      	str	r3, [r7, #108]	@ 0x6c
 80109ac:	2301      	movs	r3, #1
 80109ae:	65bb      	str	r3, [r7, #88]	@ 0x58
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80109b0:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80109b2:	f383 8810 	msr	PRIMASK, r3
}
 80109b6:	46c0      	nop			@ (mov r8, r8)
 80109b8:	687b      	ldr	r3, [r7, #4]
 80109ba:	681b      	ldr	r3, [r3, #0]
 80109bc:	681a      	ldr	r2, [r3, #0]
 80109be:	687b      	ldr	r3, [r7, #4]
 80109c0:	681b      	ldr	r3, [r3, #0]
 80109c2:	2110      	movs	r1, #16
 80109c4:	438a      	bics	r2, r1
 80109c6:	601a      	str	r2, [r3, #0]
 80109c8:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80109ca:	65fb      	str	r3, [r7, #92]	@ 0x5c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80109cc:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80109ce:	f383 8810 	msr	PRIMASK, r3
}
 80109d2:	46c0      	nop			@ (mov r8, r8)

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 80109d4:	687b      	ldr	r3, [r7, #4]
 80109d6:	2280      	movs	r2, #128	@ 0x80
 80109d8:	589b      	ldr	r3, [r3, r2]
 80109da:	0018      	movs	r0, r3
 80109dc:	f7fc f8b6 	bl	800cb4c <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80109e0:	687b      	ldr	r3, [r7, #4]
 80109e2:	2202      	movs	r2, #2
 80109e4:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 80109e6:	687b      	ldr	r3, [r7, #4]
 80109e8:	225c      	movs	r2, #92	@ 0x5c
 80109ea:	5a9a      	ldrh	r2, [r3, r2]
 80109ec:	687b      	ldr	r3, [r7, #4]
 80109ee:	215e      	movs	r1, #94	@ 0x5e
 80109f0:	5a5b      	ldrh	r3, [r3, r1]
 80109f2:	b29b      	uxth	r3, r3
 80109f4:	1ad3      	subs	r3, r2, r3
 80109f6:	b29a      	uxth	r2, r3
 80109f8:	687b      	ldr	r3, [r7, #4]
 80109fa:	0011      	movs	r1, r2
 80109fc:	0018      	movs	r0, r3
 80109fe:	f000 f90d 	bl	8010c1c <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8010a02:	e0ed      	b.n	8010be0 <HAL_UART_IRQHandler+0x630>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8010a04:	687b      	ldr	r3, [r7, #4]
 8010a06:	225c      	movs	r2, #92	@ 0x5c
 8010a08:	5a99      	ldrh	r1, [r3, r2]
 8010a0a:	687b      	ldr	r3, [r7, #4]
 8010a0c:	225e      	movs	r2, #94	@ 0x5e
 8010a0e:	5a9b      	ldrh	r3, [r3, r2]
 8010a10:	b29a      	uxth	r2, r3
 8010a12:	208e      	movs	r0, #142	@ 0x8e
 8010a14:	183b      	adds	r3, r7, r0
 8010a16:	1a8a      	subs	r2, r1, r2
 8010a18:	801a      	strh	r2, [r3, #0]
      if ((huart->RxXferCount > 0U)
 8010a1a:	687b      	ldr	r3, [r7, #4]
 8010a1c:	225e      	movs	r2, #94	@ 0x5e
 8010a1e:	5a9b      	ldrh	r3, [r3, r2]
 8010a20:	b29b      	uxth	r3, r3
 8010a22:	2b00      	cmp	r3, #0
 8010a24:	d100      	bne.n	8010a28 <HAL_UART_IRQHandler+0x478>
 8010a26:	e0dd      	b.n	8010be4 <HAL_UART_IRQHandler+0x634>
          && (nb_rx_data > 0U))
 8010a28:	183b      	adds	r3, r7, r0
 8010a2a:	881b      	ldrh	r3, [r3, #0]
 8010a2c:	2b00      	cmp	r3, #0
 8010a2e:	d100      	bne.n	8010a32 <HAL_UART_IRQHandler+0x482>
 8010a30:	e0d8      	b.n	8010be4 <HAL_UART_IRQHandler+0x634>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8010a32:	f3ef 8310 	mrs	r3, PRIMASK
 8010a36:	60fb      	str	r3, [r7, #12]
  return(result);
 8010a38:	68fb      	ldr	r3, [r7, #12]
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8010a3a:	2488      	movs	r4, #136	@ 0x88
 8010a3c:	193a      	adds	r2, r7, r4
 8010a3e:	6013      	str	r3, [r2, #0]
 8010a40:	2301      	movs	r3, #1
 8010a42:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8010a44:	693b      	ldr	r3, [r7, #16]
 8010a46:	f383 8810 	msr	PRIMASK, r3
}
 8010a4a:	46c0      	nop			@ (mov r8, r8)
 8010a4c:	687b      	ldr	r3, [r7, #4]
 8010a4e:	681b      	ldr	r3, [r3, #0]
 8010a50:	681a      	ldr	r2, [r3, #0]
 8010a52:	687b      	ldr	r3, [r7, #4]
 8010a54:	681b      	ldr	r3, [r3, #0]
 8010a56:	4967      	ldr	r1, [pc, #412]	@ (8010bf4 <HAL_UART_IRQHandler+0x644>)
 8010a58:	400a      	ands	r2, r1
 8010a5a:	601a      	str	r2, [r3, #0]
 8010a5c:	193b      	adds	r3, r7, r4
 8010a5e:	681b      	ldr	r3, [r3, #0]
 8010a60:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8010a62:	697b      	ldr	r3, [r7, #20]
 8010a64:	f383 8810 	msr	PRIMASK, r3
}
 8010a68:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8010a6a:	f3ef 8310 	mrs	r3, PRIMASK
 8010a6e:	61bb      	str	r3, [r7, #24]
  return(result);
 8010a70:	69bb      	ldr	r3, [r7, #24]

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8010a72:	2484      	movs	r4, #132	@ 0x84
 8010a74:	193a      	adds	r2, r7, r4
 8010a76:	6013      	str	r3, [r2, #0]
 8010a78:	2301      	movs	r3, #1
 8010a7a:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8010a7c:	69fb      	ldr	r3, [r7, #28]
 8010a7e:	f383 8810 	msr	PRIMASK, r3
}
 8010a82:	46c0      	nop			@ (mov r8, r8)
 8010a84:	687b      	ldr	r3, [r7, #4]
 8010a86:	681b      	ldr	r3, [r3, #0]
 8010a88:	689a      	ldr	r2, [r3, #8]
 8010a8a:	687b      	ldr	r3, [r7, #4]
 8010a8c:	681b      	ldr	r3, [r3, #0]
 8010a8e:	495a      	ldr	r1, [pc, #360]	@ (8010bf8 <HAL_UART_IRQHandler+0x648>)
 8010a90:	400a      	ands	r2, r1
 8010a92:	609a      	str	r2, [r3, #8]
 8010a94:	193b      	adds	r3, r7, r4
 8010a96:	681b      	ldr	r3, [r3, #0]
 8010a98:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8010a9a:	6a3b      	ldr	r3, [r7, #32]
 8010a9c:	f383 8810 	msr	PRIMASK, r3
}
 8010aa0:	46c0      	nop			@ (mov r8, r8)

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8010aa2:	687b      	ldr	r3, [r7, #4]
 8010aa4:	228c      	movs	r2, #140	@ 0x8c
 8010aa6:	2120      	movs	r1, #32
 8010aa8:	5099      	str	r1, [r3, r2]
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8010aaa:	687b      	ldr	r3, [r7, #4]
 8010aac:	2200      	movs	r2, #0
 8010aae:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8010ab0:	687b      	ldr	r3, [r7, #4]
 8010ab2:	2200      	movs	r2, #0
 8010ab4:	675a      	str	r2, [r3, #116]	@ 0x74
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8010ab6:	f3ef 8310 	mrs	r3, PRIMASK
 8010aba:	627b      	str	r3, [r7, #36]	@ 0x24
  return(result);
 8010abc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8010abe:	2480      	movs	r4, #128	@ 0x80
 8010ac0:	193a      	adds	r2, r7, r4
 8010ac2:	6013      	str	r3, [r2, #0]
 8010ac4:	2301      	movs	r3, #1
 8010ac6:	62bb      	str	r3, [r7, #40]	@ 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8010ac8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010aca:	f383 8810 	msr	PRIMASK, r3
}
 8010ace:	46c0      	nop			@ (mov r8, r8)
 8010ad0:	687b      	ldr	r3, [r7, #4]
 8010ad2:	681b      	ldr	r3, [r3, #0]
 8010ad4:	681a      	ldr	r2, [r3, #0]
 8010ad6:	687b      	ldr	r3, [r7, #4]
 8010ad8:	681b      	ldr	r3, [r3, #0]
 8010ada:	2110      	movs	r1, #16
 8010adc:	438a      	bics	r2, r1
 8010ade:	601a      	str	r2, [r3, #0]
 8010ae0:	193b      	adds	r3, r7, r4
 8010ae2:	681b      	ldr	r3, [r3, #0]
 8010ae4:	62fb      	str	r3, [r7, #44]	@ 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8010ae6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8010ae8:	f383 8810 	msr	PRIMASK, r3
}
 8010aec:	46c0      	nop			@ (mov r8, r8)

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8010aee:	687b      	ldr	r3, [r7, #4]
 8010af0:	2202      	movs	r2, #2
 8010af2:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8010af4:	183b      	adds	r3, r7, r0
 8010af6:	881a      	ldrh	r2, [r3, #0]
 8010af8:	687b      	ldr	r3, [r7, #4]
 8010afa:	0011      	movs	r1, r2
 8010afc:	0018      	movs	r0, r3
 8010afe:	f000 f88d 	bl	8010c1c <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8010b02:	e06f      	b.n	8010be4 <HAL_UART_IRQHandler+0x634>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 8010b04:	23a4      	movs	r3, #164	@ 0xa4
 8010b06:	18fb      	adds	r3, r7, r3
 8010b08:	681a      	ldr	r2, [r3, #0]
 8010b0a:	2380      	movs	r3, #128	@ 0x80
 8010b0c:	035b      	lsls	r3, r3, #13
 8010b0e:	4013      	ands	r3, r2
 8010b10:	d010      	beq.n	8010b34 <HAL_UART_IRQHandler+0x584>
 8010b12:	239c      	movs	r3, #156	@ 0x9c
 8010b14:	18fb      	adds	r3, r7, r3
 8010b16:	681a      	ldr	r2, [r3, #0]
 8010b18:	2380      	movs	r3, #128	@ 0x80
 8010b1a:	03db      	lsls	r3, r3, #15
 8010b1c:	4013      	ands	r3, r2
 8010b1e:	d009      	beq.n	8010b34 <HAL_UART_IRQHandler+0x584>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8010b20:	687b      	ldr	r3, [r7, #4]
 8010b22:	681b      	ldr	r3, [r3, #0]
 8010b24:	2280      	movs	r2, #128	@ 0x80
 8010b26:	0352      	lsls	r2, r2, #13
 8010b28:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 8010b2a:	687b      	ldr	r3, [r7, #4]
 8010b2c:	0018      	movs	r0, r3
 8010b2e:	f001 fbeb 	bl	8012308 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8010b32:	e05a      	b.n	8010bea <HAL_UART_IRQHandler+0x63a>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 8010b34:	23a4      	movs	r3, #164	@ 0xa4
 8010b36:	18fb      	adds	r3, r7, r3
 8010b38:	681b      	ldr	r3, [r3, #0]
 8010b3a:	2280      	movs	r2, #128	@ 0x80
 8010b3c:	4013      	ands	r3, r2
 8010b3e:	d016      	beq.n	8010b6e <HAL_UART_IRQHandler+0x5be>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 8010b40:	23a0      	movs	r3, #160	@ 0xa0
 8010b42:	18fb      	adds	r3, r7, r3
 8010b44:	681b      	ldr	r3, [r3, #0]
 8010b46:	2280      	movs	r2, #128	@ 0x80
 8010b48:	4013      	ands	r3, r2
 8010b4a:	d106      	bne.n	8010b5a <HAL_UART_IRQHandler+0x5aa>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 8010b4c:	239c      	movs	r3, #156	@ 0x9c
 8010b4e:	18fb      	adds	r3, r7, r3
 8010b50:	681a      	ldr	r2, [r3, #0]
 8010b52:	2380      	movs	r3, #128	@ 0x80
 8010b54:	041b      	lsls	r3, r3, #16
 8010b56:	4013      	ands	r3, r2
 8010b58:	d009      	beq.n	8010b6e <HAL_UART_IRQHandler+0x5be>
  {
    if (huart->TxISR != NULL)
 8010b5a:	687b      	ldr	r3, [r7, #4]
 8010b5c:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8010b5e:	2b00      	cmp	r3, #0
 8010b60:	d042      	beq.n	8010be8 <HAL_UART_IRQHandler+0x638>
    {
      huart->TxISR(huart);
 8010b62:	687b      	ldr	r3, [r7, #4]
 8010b64:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8010b66:	687a      	ldr	r2, [r7, #4]
 8010b68:	0010      	movs	r0, r2
 8010b6a:	4798      	blx	r3
    }
    return;
 8010b6c:	e03c      	b.n	8010be8 <HAL_UART_IRQHandler+0x638>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8010b6e:	23a4      	movs	r3, #164	@ 0xa4
 8010b70:	18fb      	adds	r3, r7, r3
 8010b72:	681b      	ldr	r3, [r3, #0]
 8010b74:	2240      	movs	r2, #64	@ 0x40
 8010b76:	4013      	ands	r3, r2
 8010b78:	d00a      	beq.n	8010b90 <HAL_UART_IRQHandler+0x5e0>
 8010b7a:	23a0      	movs	r3, #160	@ 0xa0
 8010b7c:	18fb      	adds	r3, r7, r3
 8010b7e:	681b      	ldr	r3, [r3, #0]
 8010b80:	2240      	movs	r2, #64	@ 0x40
 8010b82:	4013      	ands	r3, r2
 8010b84:	d004      	beq.n	8010b90 <HAL_UART_IRQHandler+0x5e0>
  {
    UART_EndTransmit_IT(huart);
 8010b86:	687b      	ldr	r3, [r7, #4]
 8010b88:	0018      	movs	r0, r3
 8010b8a:	f000 fe80 	bl	801188e <UART_EndTransmit_IT>
    return;
 8010b8e:	e02c      	b.n	8010bea <HAL_UART_IRQHandler+0x63a>
  }

  /* UART TX Fifo Empty occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 8010b90:	23a4      	movs	r3, #164	@ 0xa4
 8010b92:	18fb      	adds	r3, r7, r3
 8010b94:	681a      	ldr	r2, [r3, #0]
 8010b96:	2380      	movs	r3, #128	@ 0x80
 8010b98:	041b      	lsls	r3, r3, #16
 8010b9a:	4013      	ands	r3, r2
 8010b9c:	d00b      	beq.n	8010bb6 <HAL_UART_IRQHandler+0x606>
 8010b9e:	23a0      	movs	r3, #160	@ 0xa0
 8010ba0:	18fb      	adds	r3, r7, r3
 8010ba2:	681a      	ldr	r2, [r3, #0]
 8010ba4:	2380      	movs	r3, #128	@ 0x80
 8010ba6:	05db      	lsls	r3, r3, #23
 8010ba8:	4013      	ands	r3, r2
 8010baa:	d004      	beq.n	8010bb6 <HAL_UART_IRQHandler+0x606>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Tx Fifo Empty Callback */
    huart->TxFifoEmptyCallback(huart);
#else
    /* Call legacy weak Tx Fifo Empty Callback */
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 8010bac:	687b      	ldr	r3, [r7, #4]
 8010bae:	0018      	movs	r0, r3
 8010bb0:	f001 fbba 	bl	8012328 <HAL_UARTEx_TxFifoEmptyCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8010bb4:	e019      	b.n	8010bea <HAL_UART_IRQHandler+0x63a>
  }

  /* UART RX Fifo Full occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 8010bb6:	23a4      	movs	r3, #164	@ 0xa4
 8010bb8:	18fb      	adds	r3, r7, r3
 8010bba:	681a      	ldr	r2, [r3, #0]
 8010bbc:	2380      	movs	r3, #128	@ 0x80
 8010bbe:	045b      	lsls	r3, r3, #17
 8010bc0:	4013      	ands	r3, r2
 8010bc2:	d012      	beq.n	8010bea <HAL_UART_IRQHandler+0x63a>
 8010bc4:	23a0      	movs	r3, #160	@ 0xa0
 8010bc6:	18fb      	adds	r3, r7, r3
 8010bc8:	681b      	ldr	r3, [r3, #0]
 8010bca:	2b00      	cmp	r3, #0
 8010bcc:	da0d      	bge.n	8010bea <HAL_UART_IRQHandler+0x63a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Rx Fifo Full Callback */
    huart->RxFifoFullCallback(huart);
#else
    /* Call legacy weak Rx Fifo Full Callback */
    HAL_UARTEx_RxFifoFullCallback(huart);
 8010bce:	687b      	ldr	r3, [r7, #4]
 8010bd0:	0018      	movs	r0, r3
 8010bd2:	f001 fba1 	bl	8012318 <HAL_UARTEx_RxFifoFullCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8010bd6:	e008      	b.n	8010bea <HAL_UART_IRQHandler+0x63a>
      return;
 8010bd8:	46c0      	nop			@ (mov r8, r8)
 8010bda:	e006      	b.n	8010bea <HAL_UART_IRQHandler+0x63a>
    return;
 8010bdc:	46c0      	nop			@ (mov r8, r8)
 8010bde:	e004      	b.n	8010bea <HAL_UART_IRQHandler+0x63a>
      return;
 8010be0:	46c0      	nop			@ (mov r8, r8)
 8010be2:	e002      	b.n	8010bea <HAL_UART_IRQHandler+0x63a>
      return;
 8010be4:	46c0      	nop			@ (mov r8, r8)
 8010be6:	e000      	b.n	8010bea <HAL_UART_IRQHandler+0x63a>
    return;
 8010be8:	46c0      	nop			@ (mov r8, r8)
  }
}
 8010bea:	46bd      	mov	sp, r7
 8010bec:	b02a      	add	sp, #168	@ 0xa8
 8010bee:	bdb0      	pop	{r4, r5, r7, pc}
 8010bf0:	fffffeff 	.word	0xfffffeff
 8010bf4:	fffffedf 	.word	0xfffffedf
 8010bf8:	effffffe 	.word	0xeffffffe

08010bfc <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8010bfc:	b580      	push	{r7, lr}
 8010bfe:	b082      	sub	sp, #8
 8010c00:	af00      	add	r7, sp, #0
 8010c02:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 8010c04:	46c0      	nop			@ (mov r8, r8)
 8010c06:	46bd      	mov	sp, r7
 8010c08:	b002      	add	sp, #8
 8010c0a:	bd80      	pop	{r7, pc}

08010c0c <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8010c0c:	b580      	push	{r7, lr}
 8010c0e:	b082      	sub	sp, #8
 8010c10:	af00      	add	r7, sp, #0
 8010c12:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8010c14:	46c0      	nop			@ (mov r8, r8)
 8010c16:	46bd      	mov	sp, r7
 8010c18:	b002      	add	sp, #8
 8010c1a:	bd80      	pop	{r7, pc}

08010c1c <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8010c1c:	b580      	push	{r7, lr}
 8010c1e:	b082      	sub	sp, #8
 8010c20:	af00      	add	r7, sp, #0
 8010c22:	6078      	str	r0, [r7, #4]
 8010c24:	000a      	movs	r2, r1
 8010c26:	1cbb      	adds	r3, r7, #2
 8010c28:	801a      	strh	r2, [r3, #0]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8010c2a:	46c0      	nop			@ (mov r8, r8)
 8010c2c:	46bd      	mov	sp, r7
 8010c2e:	b002      	add	sp, #8
 8010c30:	bd80      	pop	{r7, pc}
	...

08010c34 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8010c34:	b5b0      	push	{r4, r5, r7, lr}
 8010c36:	b090      	sub	sp, #64	@ 0x40
 8010c38:	af00      	add	r7, sp, #0
 8010c3a:	6278      	str	r0, [r7, #36]	@ 0x24
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8010c3c:	231a      	movs	r3, #26
 8010c3e:	2220      	movs	r2, #32
 8010c40:	189b      	adds	r3, r3, r2
 8010c42:	19db      	adds	r3, r3, r7
 8010c44:	2200      	movs	r2, #0
 8010c46:	701a      	strb	r2, [r3, #0]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8010c48:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010c4a:	689a      	ldr	r2, [r3, #8]
 8010c4c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010c4e:	691b      	ldr	r3, [r3, #16]
 8010c50:	431a      	orrs	r2, r3
 8010c52:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010c54:	695b      	ldr	r3, [r3, #20]
 8010c56:	431a      	orrs	r2, r3
 8010c58:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010c5a:	69db      	ldr	r3, [r3, #28]
 8010c5c:	4313      	orrs	r3, r2
 8010c5e:	63fb      	str	r3, [r7, #60]	@ 0x3c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8010c60:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010c62:	681b      	ldr	r3, [r3, #0]
 8010c64:	681b      	ldr	r3, [r3, #0]
 8010c66:	4aaf      	ldr	r2, [pc, #700]	@ (8010f24 <UART_SetConfig+0x2f0>)
 8010c68:	4013      	ands	r3, r2
 8010c6a:	0019      	movs	r1, r3
 8010c6c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010c6e:	681a      	ldr	r2, [r3, #0]
 8010c70:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8010c72:	430b      	orrs	r3, r1
 8010c74:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8010c76:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010c78:	681b      	ldr	r3, [r3, #0]
 8010c7a:	685b      	ldr	r3, [r3, #4]
 8010c7c:	4aaa      	ldr	r2, [pc, #680]	@ (8010f28 <UART_SetConfig+0x2f4>)
 8010c7e:	4013      	ands	r3, r2
 8010c80:	0018      	movs	r0, r3
 8010c82:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010c84:	68d9      	ldr	r1, [r3, #12]
 8010c86:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010c88:	681a      	ldr	r2, [r3, #0]
 8010c8a:	0003      	movs	r3, r0
 8010c8c:	430b      	orrs	r3, r1
 8010c8e:	6053      	str	r3, [r2, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8010c90:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010c92:	699b      	ldr	r3, [r3, #24]
 8010c94:	63fb      	str	r3, [r7, #60]	@ 0x3c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8010c96:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010c98:	681b      	ldr	r3, [r3, #0]
 8010c9a:	4aa4      	ldr	r2, [pc, #656]	@ (8010f2c <UART_SetConfig+0x2f8>)
 8010c9c:	4293      	cmp	r3, r2
 8010c9e:	d004      	beq.n	8010caa <UART_SetConfig+0x76>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8010ca0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010ca2:	6a1b      	ldr	r3, [r3, #32]
 8010ca4:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8010ca6:	4313      	orrs	r3, r2
 8010ca8:	63fb      	str	r3, [r7, #60]	@ 0x3c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8010caa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010cac:	681b      	ldr	r3, [r3, #0]
 8010cae:	689b      	ldr	r3, [r3, #8]
 8010cb0:	4a9f      	ldr	r2, [pc, #636]	@ (8010f30 <UART_SetConfig+0x2fc>)
 8010cb2:	4013      	ands	r3, r2
 8010cb4:	0019      	movs	r1, r3
 8010cb6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010cb8:	681a      	ldr	r2, [r3, #0]
 8010cba:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8010cbc:	430b      	orrs	r3, r1
 8010cbe:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8010cc0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010cc2:	681b      	ldr	r3, [r3, #0]
 8010cc4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8010cc6:	220f      	movs	r2, #15
 8010cc8:	4393      	bics	r3, r2
 8010cca:	0018      	movs	r0, r3
 8010ccc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010cce:	6a59      	ldr	r1, [r3, #36]	@ 0x24
 8010cd0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010cd2:	681a      	ldr	r2, [r3, #0]
 8010cd4:	0003      	movs	r3, r0
 8010cd6:	430b      	orrs	r3, r1
 8010cd8:	62d3      	str	r3, [r2, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8010cda:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010cdc:	681b      	ldr	r3, [r3, #0]
 8010cde:	4a95      	ldr	r2, [pc, #596]	@ (8010f34 <UART_SetConfig+0x300>)
 8010ce0:	4293      	cmp	r3, r2
 8010ce2:	d131      	bne.n	8010d48 <UART_SetConfig+0x114>
 8010ce4:	4b94      	ldr	r3, [pc, #592]	@ (8010f38 <UART_SetConfig+0x304>)
 8010ce6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8010ce8:	2203      	movs	r2, #3
 8010cea:	4013      	ands	r3, r2
 8010cec:	2b03      	cmp	r3, #3
 8010cee:	d01d      	beq.n	8010d2c <UART_SetConfig+0xf8>
 8010cf0:	d823      	bhi.n	8010d3a <UART_SetConfig+0x106>
 8010cf2:	2b02      	cmp	r3, #2
 8010cf4:	d00c      	beq.n	8010d10 <UART_SetConfig+0xdc>
 8010cf6:	d820      	bhi.n	8010d3a <UART_SetConfig+0x106>
 8010cf8:	2b00      	cmp	r3, #0
 8010cfa:	d002      	beq.n	8010d02 <UART_SetConfig+0xce>
 8010cfc:	2b01      	cmp	r3, #1
 8010cfe:	d00e      	beq.n	8010d1e <UART_SetConfig+0xea>
 8010d00:	e01b      	b.n	8010d3a <UART_SetConfig+0x106>
 8010d02:	231b      	movs	r3, #27
 8010d04:	2220      	movs	r2, #32
 8010d06:	189b      	adds	r3, r3, r2
 8010d08:	19db      	adds	r3, r3, r7
 8010d0a:	2200      	movs	r2, #0
 8010d0c:	701a      	strb	r2, [r3, #0]
 8010d0e:	e0b4      	b.n	8010e7a <UART_SetConfig+0x246>
 8010d10:	231b      	movs	r3, #27
 8010d12:	2220      	movs	r2, #32
 8010d14:	189b      	adds	r3, r3, r2
 8010d16:	19db      	adds	r3, r3, r7
 8010d18:	2202      	movs	r2, #2
 8010d1a:	701a      	strb	r2, [r3, #0]
 8010d1c:	e0ad      	b.n	8010e7a <UART_SetConfig+0x246>
 8010d1e:	231b      	movs	r3, #27
 8010d20:	2220      	movs	r2, #32
 8010d22:	189b      	adds	r3, r3, r2
 8010d24:	19db      	adds	r3, r3, r7
 8010d26:	2204      	movs	r2, #4
 8010d28:	701a      	strb	r2, [r3, #0]
 8010d2a:	e0a6      	b.n	8010e7a <UART_SetConfig+0x246>
 8010d2c:	231b      	movs	r3, #27
 8010d2e:	2220      	movs	r2, #32
 8010d30:	189b      	adds	r3, r3, r2
 8010d32:	19db      	adds	r3, r3, r7
 8010d34:	2208      	movs	r2, #8
 8010d36:	701a      	strb	r2, [r3, #0]
 8010d38:	e09f      	b.n	8010e7a <UART_SetConfig+0x246>
 8010d3a:	231b      	movs	r3, #27
 8010d3c:	2220      	movs	r2, #32
 8010d3e:	189b      	adds	r3, r3, r2
 8010d40:	19db      	adds	r3, r3, r7
 8010d42:	2210      	movs	r2, #16
 8010d44:	701a      	strb	r2, [r3, #0]
 8010d46:	e098      	b.n	8010e7a <UART_SetConfig+0x246>
 8010d48:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010d4a:	681b      	ldr	r3, [r3, #0]
 8010d4c:	4a7b      	ldr	r2, [pc, #492]	@ (8010f3c <UART_SetConfig+0x308>)
 8010d4e:	4293      	cmp	r3, r2
 8010d50:	d131      	bne.n	8010db6 <UART_SetConfig+0x182>
 8010d52:	4b79      	ldr	r3, [pc, #484]	@ (8010f38 <UART_SetConfig+0x304>)
 8010d54:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8010d56:	220c      	movs	r2, #12
 8010d58:	4013      	ands	r3, r2
 8010d5a:	2b0c      	cmp	r3, #12
 8010d5c:	d01d      	beq.n	8010d9a <UART_SetConfig+0x166>
 8010d5e:	d823      	bhi.n	8010da8 <UART_SetConfig+0x174>
 8010d60:	2b08      	cmp	r3, #8
 8010d62:	d00c      	beq.n	8010d7e <UART_SetConfig+0x14a>
 8010d64:	d820      	bhi.n	8010da8 <UART_SetConfig+0x174>
 8010d66:	2b00      	cmp	r3, #0
 8010d68:	d002      	beq.n	8010d70 <UART_SetConfig+0x13c>
 8010d6a:	2b04      	cmp	r3, #4
 8010d6c:	d00e      	beq.n	8010d8c <UART_SetConfig+0x158>
 8010d6e:	e01b      	b.n	8010da8 <UART_SetConfig+0x174>
 8010d70:	231b      	movs	r3, #27
 8010d72:	2220      	movs	r2, #32
 8010d74:	189b      	adds	r3, r3, r2
 8010d76:	19db      	adds	r3, r3, r7
 8010d78:	2200      	movs	r2, #0
 8010d7a:	701a      	strb	r2, [r3, #0]
 8010d7c:	e07d      	b.n	8010e7a <UART_SetConfig+0x246>
 8010d7e:	231b      	movs	r3, #27
 8010d80:	2220      	movs	r2, #32
 8010d82:	189b      	adds	r3, r3, r2
 8010d84:	19db      	adds	r3, r3, r7
 8010d86:	2202      	movs	r2, #2
 8010d88:	701a      	strb	r2, [r3, #0]
 8010d8a:	e076      	b.n	8010e7a <UART_SetConfig+0x246>
 8010d8c:	231b      	movs	r3, #27
 8010d8e:	2220      	movs	r2, #32
 8010d90:	189b      	adds	r3, r3, r2
 8010d92:	19db      	adds	r3, r3, r7
 8010d94:	2204      	movs	r2, #4
 8010d96:	701a      	strb	r2, [r3, #0]
 8010d98:	e06f      	b.n	8010e7a <UART_SetConfig+0x246>
 8010d9a:	231b      	movs	r3, #27
 8010d9c:	2220      	movs	r2, #32
 8010d9e:	189b      	adds	r3, r3, r2
 8010da0:	19db      	adds	r3, r3, r7
 8010da2:	2208      	movs	r2, #8
 8010da4:	701a      	strb	r2, [r3, #0]
 8010da6:	e068      	b.n	8010e7a <UART_SetConfig+0x246>
 8010da8:	231b      	movs	r3, #27
 8010daa:	2220      	movs	r2, #32
 8010dac:	189b      	adds	r3, r3, r2
 8010dae:	19db      	adds	r3, r3, r7
 8010db0:	2210      	movs	r2, #16
 8010db2:	701a      	strb	r2, [r3, #0]
 8010db4:	e061      	b.n	8010e7a <UART_SetConfig+0x246>
 8010db6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010db8:	681b      	ldr	r3, [r3, #0]
 8010dba:	4a61      	ldr	r2, [pc, #388]	@ (8010f40 <UART_SetConfig+0x30c>)
 8010dbc:	4293      	cmp	r3, r2
 8010dbe:	d106      	bne.n	8010dce <UART_SetConfig+0x19a>
 8010dc0:	231b      	movs	r3, #27
 8010dc2:	2220      	movs	r2, #32
 8010dc4:	189b      	adds	r3, r3, r2
 8010dc6:	19db      	adds	r3, r3, r7
 8010dc8:	2200      	movs	r2, #0
 8010dca:	701a      	strb	r2, [r3, #0]
 8010dcc:	e055      	b.n	8010e7a <UART_SetConfig+0x246>
 8010dce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010dd0:	681b      	ldr	r3, [r3, #0]
 8010dd2:	4a5c      	ldr	r2, [pc, #368]	@ (8010f44 <UART_SetConfig+0x310>)
 8010dd4:	4293      	cmp	r3, r2
 8010dd6:	d106      	bne.n	8010de6 <UART_SetConfig+0x1b2>
 8010dd8:	231b      	movs	r3, #27
 8010dda:	2220      	movs	r2, #32
 8010ddc:	189b      	adds	r3, r3, r2
 8010dde:	19db      	adds	r3, r3, r7
 8010de0:	2200      	movs	r2, #0
 8010de2:	701a      	strb	r2, [r3, #0]
 8010de4:	e049      	b.n	8010e7a <UART_SetConfig+0x246>
 8010de6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010de8:	681b      	ldr	r3, [r3, #0]
 8010dea:	4a50      	ldr	r2, [pc, #320]	@ (8010f2c <UART_SetConfig+0x2f8>)
 8010dec:	4293      	cmp	r3, r2
 8010dee:	d13e      	bne.n	8010e6e <UART_SetConfig+0x23a>
 8010df0:	4b51      	ldr	r3, [pc, #324]	@ (8010f38 <UART_SetConfig+0x304>)
 8010df2:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8010df4:	23c0      	movs	r3, #192	@ 0xc0
 8010df6:	011b      	lsls	r3, r3, #4
 8010df8:	4013      	ands	r3, r2
 8010dfa:	22c0      	movs	r2, #192	@ 0xc0
 8010dfc:	0112      	lsls	r2, r2, #4
 8010dfe:	4293      	cmp	r3, r2
 8010e00:	d027      	beq.n	8010e52 <UART_SetConfig+0x21e>
 8010e02:	22c0      	movs	r2, #192	@ 0xc0
 8010e04:	0112      	lsls	r2, r2, #4
 8010e06:	4293      	cmp	r3, r2
 8010e08:	d82a      	bhi.n	8010e60 <UART_SetConfig+0x22c>
 8010e0a:	2280      	movs	r2, #128	@ 0x80
 8010e0c:	0112      	lsls	r2, r2, #4
 8010e0e:	4293      	cmp	r3, r2
 8010e10:	d011      	beq.n	8010e36 <UART_SetConfig+0x202>
 8010e12:	2280      	movs	r2, #128	@ 0x80
 8010e14:	0112      	lsls	r2, r2, #4
 8010e16:	4293      	cmp	r3, r2
 8010e18:	d822      	bhi.n	8010e60 <UART_SetConfig+0x22c>
 8010e1a:	2b00      	cmp	r3, #0
 8010e1c:	d004      	beq.n	8010e28 <UART_SetConfig+0x1f4>
 8010e1e:	2280      	movs	r2, #128	@ 0x80
 8010e20:	00d2      	lsls	r2, r2, #3
 8010e22:	4293      	cmp	r3, r2
 8010e24:	d00e      	beq.n	8010e44 <UART_SetConfig+0x210>
 8010e26:	e01b      	b.n	8010e60 <UART_SetConfig+0x22c>
 8010e28:	231b      	movs	r3, #27
 8010e2a:	2220      	movs	r2, #32
 8010e2c:	189b      	adds	r3, r3, r2
 8010e2e:	19db      	adds	r3, r3, r7
 8010e30:	2200      	movs	r2, #0
 8010e32:	701a      	strb	r2, [r3, #0]
 8010e34:	e021      	b.n	8010e7a <UART_SetConfig+0x246>
 8010e36:	231b      	movs	r3, #27
 8010e38:	2220      	movs	r2, #32
 8010e3a:	189b      	adds	r3, r3, r2
 8010e3c:	19db      	adds	r3, r3, r7
 8010e3e:	2202      	movs	r2, #2
 8010e40:	701a      	strb	r2, [r3, #0]
 8010e42:	e01a      	b.n	8010e7a <UART_SetConfig+0x246>
 8010e44:	231b      	movs	r3, #27
 8010e46:	2220      	movs	r2, #32
 8010e48:	189b      	adds	r3, r3, r2
 8010e4a:	19db      	adds	r3, r3, r7
 8010e4c:	2204      	movs	r2, #4
 8010e4e:	701a      	strb	r2, [r3, #0]
 8010e50:	e013      	b.n	8010e7a <UART_SetConfig+0x246>
 8010e52:	231b      	movs	r3, #27
 8010e54:	2220      	movs	r2, #32
 8010e56:	189b      	adds	r3, r3, r2
 8010e58:	19db      	adds	r3, r3, r7
 8010e5a:	2208      	movs	r2, #8
 8010e5c:	701a      	strb	r2, [r3, #0]
 8010e5e:	e00c      	b.n	8010e7a <UART_SetConfig+0x246>
 8010e60:	231b      	movs	r3, #27
 8010e62:	2220      	movs	r2, #32
 8010e64:	189b      	adds	r3, r3, r2
 8010e66:	19db      	adds	r3, r3, r7
 8010e68:	2210      	movs	r2, #16
 8010e6a:	701a      	strb	r2, [r3, #0]
 8010e6c:	e005      	b.n	8010e7a <UART_SetConfig+0x246>
 8010e6e:	231b      	movs	r3, #27
 8010e70:	2220      	movs	r2, #32
 8010e72:	189b      	adds	r3, r3, r2
 8010e74:	19db      	adds	r3, r3, r7
 8010e76:	2210      	movs	r2, #16
 8010e78:	701a      	strb	r2, [r3, #0]

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8010e7a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010e7c:	681b      	ldr	r3, [r3, #0]
 8010e7e:	4a2b      	ldr	r2, [pc, #172]	@ (8010f2c <UART_SetConfig+0x2f8>)
 8010e80:	4293      	cmp	r3, r2
 8010e82:	d000      	beq.n	8010e86 <UART_SetConfig+0x252>
 8010e84:	e0a9      	b.n	8010fda <UART_SetConfig+0x3a6>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8010e86:	231b      	movs	r3, #27
 8010e88:	2220      	movs	r2, #32
 8010e8a:	189b      	adds	r3, r3, r2
 8010e8c:	19db      	adds	r3, r3, r7
 8010e8e:	781b      	ldrb	r3, [r3, #0]
 8010e90:	2b08      	cmp	r3, #8
 8010e92:	d015      	beq.n	8010ec0 <UART_SetConfig+0x28c>
 8010e94:	dc18      	bgt.n	8010ec8 <UART_SetConfig+0x294>
 8010e96:	2b04      	cmp	r3, #4
 8010e98:	d00d      	beq.n	8010eb6 <UART_SetConfig+0x282>
 8010e9a:	dc15      	bgt.n	8010ec8 <UART_SetConfig+0x294>
 8010e9c:	2b00      	cmp	r3, #0
 8010e9e:	d002      	beq.n	8010ea6 <UART_SetConfig+0x272>
 8010ea0:	2b02      	cmp	r3, #2
 8010ea2:	d005      	beq.n	8010eb0 <UART_SetConfig+0x27c>
 8010ea4:	e010      	b.n	8010ec8 <UART_SetConfig+0x294>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8010ea6:	f7fd fe3d 	bl	800eb24 <HAL_RCC_GetPCLK1Freq>
 8010eaa:	0003      	movs	r3, r0
 8010eac:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8010eae:	e014      	b.n	8010eda <UART_SetConfig+0x2a6>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8010eb0:	4b25      	ldr	r3, [pc, #148]	@ (8010f48 <UART_SetConfig+0x314>)
 8010eb2:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8010eb4:	e011      	b.n	8010eda <UART_SetConfig+0x2a6>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8010eb6:	f7fd fda9 	bl	800ea0c <HAL_RCC_GetSysClockFreq>
 8010eba:	0003      	movs	r3, r0
 8010ebc:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8010ebe:	e00c      	b.n	8010eda <UART_SetConfig+0x2a6>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8010ec0:	2380      	movs	r3, #128	@ 0x80
 8010ec2:	021b      	lsls	r3, r3, #8
 8010ec4:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8010ec6:	e008      	b.n	8010eda <UART_SetConfig+0x2a6>
      default:
        pclk = 0U;
 8010ec8:	2300      	movs	r3, #0
 8010eca:	637b      	str	r3, [r7, #52]	@ 0x34
        ret = HAL_ERROR;
 8010ecc:	231a      	movs	r3, #26
 8010ece:	2220      	movs	r2, #32
 8010ed0:	189b      	adds	r3, r3, r2
 8010ed2:	19db      	adds	r3, r3, r7
 8010ed4:	2201      	movs	r2, #1
 8010ed6:	701a      	strb	r2, [r3, #0]
        break;
 8010ed8:	46c0      	nop			@ (mov r8, r8)
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8010eda:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8010edc:	2b00      	cmp	r3, #0
 8010ede:	d100      	bne.n	8010ee2 <UART_SetConfig+0x2ae>
 8010ee0:	e14b      	b.n	801117a <UART_SetConfig+0x546>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8010ee2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010ee4:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8010ee6:	4b19      	ldr	r3, [pc, #100]	@ (8010f4c <UART_SetConfig+0x318>)
 8010ee8:	0052      	lsls	r2, r2, #1
 8010eea:	5ad3      	ldrh	r3, [r2, r3]
 8010eec:	0019      	movs	r1, r3
 8010eee:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 8010ef0:	f7ef f926 	bl	8000140 <__udivsi3>
 8010ef4:	0003      	movs	r3, r0
 8010ef6:	62bb      	str	r3, [r7, #40]	@ 0x28

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8010ef8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010efa:	685a      	ldr	r2, [r3, #4]
 8010efc:	0013      	movs	r3, r2
 8010efe:	005b      	lsls	r3, r3, #1
 8010f00:	189b      	adds	r3, r3, r2
 8010f02:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8010f04:	429a      	cmp	r2, r3
 8010f06:	d305      	bcc.n	8010f14 <UART_SetConfig+0x2e0>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8010f08:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010f0a:	685b      	ldr	r3, [r3, #4]
 8010f0c:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8010f0e:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8010f10:	429a      	cmp	r2, r3
 8010f12:	d91d      	bls.n	8010f50 <UART_SetConfig+0x31c>
      {
        ret = HAL_ERROR;
 8010f14:	231a      	movs	r3, #26
 8010f16:	2220      	movs	r2, #32
 8010f18:	189b      	adds	r3, r3, r2
 8010f1a:	19db      	adds	r3, r3, r7
 8010f1c:	2201      	movs	r2, #1
 8010f1e:	701a      	strb	r2, [r3, #0]
 8010f20:	e12b      	b.n	801117a <UART_SetConfig+0x546>
 8010f22:	46c0      	nop			@ (mov r8, r8)
 8010f24:	cfff69f3 	.word	0xcfff69f3
 8010f28:	ffffcfff 	.word	0xffffcfff
 8010f2c:	40008000 	.word	0x40008000
 8010f30:	11fff4ff 	.word	0x11fff4ff
 8010f34:	40013800 	.word	0x40013800
 8010f38:	40021000 	.word	0x40021000
 8010f3c:	40004400 	.word	0x40004400
 8010f40:	40004800 	.word	0x40004800
 8010f44:	40004c00 	.word	0x40004c00
 8010f48:	00f42400 	.word	0x00f42400
 8010f4c:	0801737c 	.word	0x0801737c
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8010f50:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8010f52:	61bb      	str	r3, [r7, #24]
 8010f54:	2300      	movs	r3, #0
 8010f56:	61fb      	str	r3, [r7, #28]
 8010f58:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010f5a:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8010f5c:	4b92      	ldr	r3, [pc, #584]	@ (80111a8 <UART_SetConfig+0x574>)
 8010f5e:	0052      	lsls	r2, r2, #1
 8010f60:	5ad3      	ldrh	r3, [r2, r3]
 8010f62:	613b      	str	r3, [r7, #16]
 8010f64:	2300      	movs	r3, #0
 8010f66:	617b      	str	r3, [r7, #20]
 8010f68:	693a      	ldr	r2, [r7, #16]
 8010f6a:	697b      	ldr	r3, [r7, #20]
 8010f6c:	69b8      	ldr	r0, [r7, #24]
 8010f6e:	69f9      	ldr	r1, [r7, #28]
 8010f70:	f7ef faf8 	bl	8000564 <__aeabi_uldivmod>
 8010f74:	0002      	movs	r2, r0
 8010f76:	000b      	movs	r3, r1
 8010f78:	0e11      	lsrs	r1, r2, #24
 8010f7a:	021d      	lsls	r5, r3, #8
 8010f7c:	430d      	orrs	r5, r1
 8010f7e:	0214      	lsls	r4, r2, #8
 8010f80:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010f82:	685b      	ldr	r3, [r3, #4]
 8010f84:	085b      	lsrs	r3, r3, #1
 8010f86:	60bb      	str	r3, [r7, #8]
 8010f88:	2300      	movs	r3, #0
 8010f8a:	60fb      	str	r3, [r7, #12]
 8010f8c:	68b8      	ldr	r0, [r7, #8]
 8010f8e:	68f9      	ldr	r1, [r7, #12]
 8010f90:	1900      	adds	r0, r0, r4
 8010f92:	4169      	adcs	r1, r5
 8010f94:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010f96:	685b      	ldr	r3, [r3, #4]
 8010f98:	603b      	str	r3, [r7, #0]
 8010f9a:	2300      	movs	r3, #0
 8010f9c:	607b      	str	r3, [r7, #4]
 8010f9e:	683a      	ldr	r2, [r7, #0]
 8010fa0:	687b      	ldr	r3, [r7, #4]
 8010fa2:	f7ef fadf 	bl	8000564 <__aeabi_uldivmod>
 8010fa6:	0002      	movs	r2, r0
 8010fa8:	000b      	movs	r3, r1
 8010faa:	0013      	movs	r3, r2
 8010fac:	633b      	str	r3, [r7, #48]	@ 0x30
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8010fae:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8010fb0:	23c0      	movs	r3, #192	@ 0xc0
 8010fb2:	009b      	lsls	r3, r3, #2
 8010fb4:	429a      	cmp	r2, r3
 8010fb6:	d309      	bcc.n	8010fcc <UART_SetConfig+0x398>
 8010fb8:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8010fba:	2380      	movs	r3, #128	@ 0x80
 8010fbc:	035b      	lsls	r3, r3, #13
 8010fbe:	429a      	cmp	r2, r3
 8010fc0:	d204      	bcs.n	8010fcc <UART_SetConfig+0x398>
        {
          huart->Instance->BRR = usartdiv;
 8010fc2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010fc4:	681b      	ldr	r3, [r3, #0]
 8010fc6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8010fc8:	60da      	str	r2, [r3, #12]
 8010fca:	e0d6      	b.n	801117a <UART_SetConfig+0x546>
        }
        else
        {
          ret = HAL_ERROR;
 8010fcc:	231a      	movs	r3, #26
 8010fce:	2220      	movs	r2, #32
 8010fd0:	189b      	adds	r3, r3, r2
 8010fd2:	19db      	adds	r3, r3, r7
 8010fd4:	2201      	movs	r2, #1
 8010fd6:	701a      	strb	r2, [r3, #0]
 8010fd8:	e0cf      	b.n	801117a <UART_SetConfig+0x546>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8010fda:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010fdc:	69da      	ldr	r2, [r3, #28]
 8010fde:	2380      	movs	r3, #128	@ 0x80
 8010fe0:	021b      	lsls	r3, r3, #8
 8010fe2:	429a      	cmp	r2, r3
 8010fe4:	d000      	beq.n	8010fe8 <UART_SetConfig+0x3b4>
 8010fe6:	e070      	b.n	80110ca <UART_SetConfig+0x496>
  {
    switch (clocksource)
 8010fe8:	231b      	movs	r3, #27
 8010fea:	2220      	movs	r2, #32
 8010fec:	189b      	adds	r3, r3, r2
 8010fee:	19db      	adds	r3, r3, r7
 8010ff0:	781b      	ldrb	r3, [r3, #0]
 8010ff2:	2b08      	cmp	r3, #8
 8010ff4:	d015      	beq.n	8011022 <UART_SetConfig+0x3ee>
 8010ff6:	dc18      	bgt.n	801102a <UART_SetConfig+0x3f6>
 8010ff8:	2b04      	cmp	r3, #4
 8010ffa:	d00d      	beq.n	8011018 <UART_SetConfig+0x3e4>
 8010ffc:	dc15      	bgt.n	801102a <UART_SetConfig+0x3f6>
 8010ffe:	2b00      	cmp	r3, #0
 8011000:	d002      	beq.n	8011008 <UART_SetConfig+0x3d4>
 8011002:	2b02      	cmp	r3, #2
 8011004:	d005      	beq.n	8011012 <UART_SetConfig+0x3de>
 8011006:	e010      	b.n	801102a <UART_SetConfig+0x3f6>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8011008:	f7fd fd8c 	bl	800eb24 <HAL_RCC_GetPCLK1Freq>
 801100c:	0003      	movs	r3, r0
 801100e:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8011010:	e014      	b.n	801103c <UART_SetConfig+0x408>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8011012:	4b66      	ldr	r3, [pc, #408]	@ (80111ac <UART_SetConfig+0x578>)
 8011014:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8011016:	e011      	b.n	801103c <UART_SetConfig+0x408>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8011018:	f7fd fcf8 	bl	800ea0c <HAL_RCC_GetSysClockFreq>
 801101c:	0003      	movs	r3, r0
 801101e:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8011020:	e00c      	b.n	801103c <UART_SetConfig+0x408>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8011022:	2380      	movs	r3, #128	@ 0x80
 8011024:	021b      	lsls	r3, r3, #8
 8011026:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8011028:	e008      	b.n	801103c <UART_SetConfig+0x408>
      default:
        pclk = 0U;
 801102a:	2300      	movs	r3, #0
 801102c:	637b      	str	r3, [r7, #52]	@ 0x34
        ret = HAL_ERROR;
 801102e:	231a      	movs	r3, #26
 8011030:	2220      	movs	r2, #32
 8011032:	189b      	adds	r3, r3, r2
 8011034:	19db      	adds	r3, r3, r7
 8011036:	2201      	movs	r2, #1
 8011038:	701a      	strb	r2, [r3, #0]
        break;
 801103a:	46c0      	nop			@ (mov r8, r8)
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 801103c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801103e:	2b00      	cmp	r3, #0
 8011040:	d100      	bne.n	8011044 <UART_SetConfig+0x410>
 8011042:	e09a      	b.n	801117a <UART_SetConfig+0x546>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8011044:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011046:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8011048:	4b57      	ldr	r3, [pc, #348]	@ (80111a8 <UART_SetConfig+0x574>)
 801104a:	0052      	lsls	r2, r2, #1
 801104c:	5ad3      	ldrh	r3, [r2, r3]
 801104e:	0019      	movs	r1, r3
 8011050:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 8011052:	f7ef f875 	bl	8000140 <__udivsi3>
 8011056:	0003      	movs	r3, r0
 8011058:	005a      	lsls	r2, r3, #1
 801105a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801105c:	685b      	ldr	r3, [r3, #4]
 801105e:	085b      	lsrs	r3, r3, #1
 8011060:	18d2      	adds	r2, r2, r3
 8011062:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011064:	685b      	ldr	r3, [r3, #4]
 8011066:	0019      	movs	r1, r3
 8011068:	0010      	movs	r0, r2
 801106a:	f7ef f869 	bl	8000140 <__udivsi3>
 801106e:	0003      	movs	r3, r0
 8011070:	633b      	str	r3, [r7, #48]	@ 0x30
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8011072:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8011074:	2b0f      	cmp	r3, #15
 8011076:	d921      	bls.n	80110bc <UART_SetConfig+0x488>
 8011078:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 801107a:	2380      	movs	r3, #128	@ 0x80
 801107c:	025b      	lsls	r3, r3, #9
 801107e:	429a      	cmp	r2, r3
 8011080:	d21c      	bcs.n	80110bc <UART_SetConfig+0x488>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8011082:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8011084:	b29a      	uxth	r2, r3
 8011086:	200e      	movs	r0, #14
 8011088:	2420      	movs	r4, #32
 801108a:	1903      	adds	r3, r0, r4
 801108c:	19db      	adds	r3, r3, r7
 801108e:	210f      	movs	r1, #15
 8011090:	438a      	bics	r2, r1
 8011092:	801a      	strh	r2, [r3, #0]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8011094:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8011096:	085b      	lsrs	r3, r3, #1
 8011098:	b29b      	uxth	r3, r3
 801109a:	2207      	movs	r2, #7
 801109c:	4013      	ands	r3, r2
 801109e:	b299      	uxth	r1, r3
 80110a0:	1903      	adds	r3, r0, r4
 80110a2:	19db      	adds	r3, r3, r7
 80110a4:	1902      	adds	r2, r0, r4
 80110a6:	19d2      	adds	r2, r2, r7
 80110a8:	8812      	ldrh	r2, [r2, #0]
 80110aa:	430a      	orrs	r2, r1
 80110ac:	801a      	strh	r2, [r3, #0]
        huart->Instance->BRR = brrtemp;
 80110ae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80110b0:	681b      	ldr	r3, [r3, #0]
 80110b2:	1902      	adds	r2, r0, r4
 80110b4:	19d2      	adds	r2, r2, r7
 80110b6:	8812      	ldrh	r2, [r2, #0]
 80110b8:	60da      	str	r2, [r3, #12]
 80110ba:	e05e      	b.n	801117a <UART_SetConfig+0x546>
      }
      else
      {
        ret = HAL_ERROR;
 80110bc:	231a      	movs	r3, #26
 80110be:	2220      	movs	r2, #32
 80110c0:	189b      	adds	r3, r3, r2
 80110c2:	19db      	adds	r3, r3, r7
 80110c4:	2201      	movs	r2, #1
 80110c6:	701a      	strb	r2, [r3, #0]
 80110c8:	e057      	b.n	801117a <UART_SetConfig+0x546>
      }
    }
  }
  else
  {
    switch (clocksource)
 80110ca:	231b      	movs	r3, #27
 80110cc:	2220      	movs	r2, #32
 80110ce:	189b      	adds	r3, r3, r2
 80110d0:	19db      	adds	r3, r3, r7
 80110d2:	781b      	ldrb	r3, [r3, #0]
 80110d4:	2b08      	cmp	r3, #8
 80110d6:	d015      	beq.n	8011104 <UART_SetConfig+0x4d0>
 80110d8:	dc18      	bgt.n	801110c <UART_SetConfig+0x4d8>
 80110da:	2b04      	cmp	r3, #4
 80110dc:	d00d      	beq.n	80110fa <UART_SetConfig+0x4c6>
 80110de:	dc15      	bgt.n	801110c <UART_SetConfig+0x4d8>
 80110e0:	2b00      	cmp	r3, #0
 80110e2:	d002      	beq.n	80110ea <UART_SetConfig+0x4b6>
 80110e4:	2b02      	cmp	r3, #2
 80110e6:	d005      	beq.n	80110f4 <UART_SetConfig+0x4c0>
 80110e8:	e010      	b.n	801110c <UART_SetConfig+0x4d8>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80110ea:	f7fd fd1b 	bl	800eb24 <HAL_RCC_GetPCLK1Freq>
 80110ee:	0003      	movs	r3, r0
 80110f0:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 80110f2:	e014      	b.n	801111e <UART_SetConfig+0x4ea>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80110f4:	4b2d      	ldr	r3, [pc, #180]	@ (80111ac <UART_SetConfig+0x578>)
 80110f6:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 80110f8:	e011      	b.n	801111e <UART_SetConfig+0x4ea>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80110fa:	f7fd fc87 	bl	800ea0c <HAL_RCC_GetSysClockFreq>
 80110fe:	0003      	movs	r3, r0
 8011100:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8011102:	e00c      	b.n	801111e <UART_SetConfig+0x4ea>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8011104:	2380      	movs	r3, #128	@ 0x80
 8011106:	021b      	lsls	r3, r3, #8
 8011108:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 801110a:	e008      	b.n	801111e <UART_SetConfig+0x4ea>
      default:
        pclk = 0U;
 801110c:	2300      	movs	r3, #0
 801110e:	637b      	str	r3, [r7, #52]	@ 0x34
        ret = HAL_ERROR;
 8011110:	231a      	movs	r3, #26
 8011112:	2220      	movs	r2, #32
 8011114:	189b      	adds	r3, r3, r2
 8011116:	19db      	adds	r3, r3, r7
 8011118:	2201      	movs	r2, #1
 801111a:	701a      	strb	r2, [r3, #0]
        break;
 801111c:	46c0      	nop			@ (mov r8, r8)
    }

    if (pclk != 0U)
 801111e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8011120:	2b00      	cmp	r3, #0
 8011122:	d02a      	beq.n	801117a <UART_SetConfig+0x546>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8011124:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011126:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8011128:	4b1f      	ldr	r3, [pc, #124]	@ (80111a8 <UART_SetConfig+0x574>)
 801112a:	0052      	lsls	r2, r2, #1
 801112c:	5ad3      	ldrh	r3, [r2, r3]
 801112e:	0019      	movs	r1, r3
 8011130:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 8011132:	f7ef f805 	bl	8000140 <__udivsi3>
 8011136:	0003      	movs	r3, r0
 8011138:	001a      	movs	r2, r3
 801113a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801113c:	685b      	ldr	r3, [r3, #4]
 801113e:	085b      	lsrs	r3, r3, #1
 8011140:	18d2      	adds	r2, r2, r3
 8011142:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011144:	685b      	ldr	r3, [r3, #4]
 8011146:	0019      	movs	r1, r3
 8011148:	0010      	movs	r0, r2
 801114a:	f7ee fff9 	bl	8000140 <__udivsi3>
 801114e:	0003      	movs	r3, r0
 8011150:	633b      	str	r3, [r7, #48]	@ 0x30
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8011152:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8011154:	2b0f      	cmp	r3, #15
 8011156:	d90a      	bls.n	801116e <UART_SetConfig+0x53a>
 8011158:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 801115a:	2380      	movs	r3, #128	@ 0x80
 801115c:	025b      	lsls	r3, r3, #9
 801115e:	429a      	cmp	r2, r3
 8011160:	d205      	bcs.n	801116e <UART_SetConfig+0x53a>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8011162:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8011164:	b29a      	uxth	r2, r3
 8011166:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011168:	681b      	ldr	r3, [r3, #0]
 801116a:	60da      	str	r2, [r3, #12]
 801116c:	e005      	b.n	801117a <UART_SetConfig+0x546>
      }
      else
      {
        ret = HAL_ERROR;
 801116e:	231a      	movs	r3, #26
 8011170:	2220      	movs	r2, #32
 8011172:	189b      	adds	r3, r3, r2
 8011174:	19db      	adds	r3, r3, r7
 8011176:	2201      	movs	r2, #1
 8011178:	701a      	strb	r2, [r3, #0]
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 801117a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801117c:	226a      	movs	r2, #106	@ 0x6a
 801117e:	2101      	movs	r1, #1
 8011180:	5299      	strh	r1, [r3, r2]
  huart->NbRxDataToProcess = 1;
 8011182:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011184:	2268      	movs	r2, #104	@ 0x68
 8011186:	2101      	movs	r1, #1
 8011188:	5299      	strh	r1, [r3, r2]

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 801118a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801118c:	2200      	movs	r2, #0
 801118e:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 8011190:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011192:	2200      	movs	r2, #0
 8011194:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 8011196:	231a      	movs	r3, #26
 8011198:	2220      	movs	r2, #32
 801119a:	189b      	adds	r3, r3, r2
 801119c:	19db      	adds	r3, r3, r7
 801119e:	781b      	ldrb	r3, [r3, #0]
}
 80111a0:	0018      	movs	r0, r3
 80111a2:	46bd      	mov	sp, r7
 80111a4:	b010      	add	sp, #64	@ 0x40
 80111a6:	bdb0      	pop	{r4, r5, r7, pc}
 80111a8:	0801737c 	.word	0x0801737c
 80111ac:	00f42400 	.word	0x00f42400

080111b0 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 80111b0:	b580      	push	{r7, lr}
 80111b2:	b082      	sub	sp, #8
 80111b4:	af00      	add	r7, sp, #0
 80111b6:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80111b8:	687b      	ldr	r3, [r7, #4]
 80111ba:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80111bc:	2208      	movs	r2, #8
 80111be:	4013      	ands	r3, r2
 80111c0:	d00b      	beq.n	80111da <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80111c2:	687b      	ldr	r3, [r7, #4]
 80111c4:	681b      	ldr	r3, [r3, #0]
 80111c6:	685b      	ldr	r3, [r3, #4]
 80111c8:	4a4a      	ldr	r2, [pc, #296]	@ (80112f4 <UART_AdvFeatureConfig+0x144>)
 80111ca:	4013      	ands	r3, r2
 80111cc:	0019      	movs	r1, r3
 80111ce:	687b      	ldr	r3, [r7, #4]
 80111d0:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80111d2:	687b      	ldr	r3, [r7, #4]
 80111d4:	681b      	ldr	r3, [r3, #0]
 80111d6:	430a      	orrs	r2, r1
 80111d8:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80111da:	687b      	ldr	r3, [r7, #4]
 80111dc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80111de:	2201      	movs	r2, #1
 80111e0:	4013      	ands	r3, r2
 80111e2:	d00b      	beq.n	80111fc <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80111e4:	687b      	ldr	r3, [r7, #4]
 80111e6:	681b      	ldr	r3, [r3, #0]
 80111e8:	685b      	ldr	r3, [r3, #4]
 80111ea:	4a43      	ldr	r2, [pc, #268]	@ (80112f8 <UART_AdvFeatureConfig+0x148>)
 80111ec:	4013      	ands	r3, r2
 80111ee:	0019      	movs	r1, r3
 80111f0:	687b      	ldr	r3, [r7, #4]
 80111f2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80111f4:	687b      	ldr	r3, [r7, #4]
 80111f6:	681b      	ldr	r3, [r3, #0]
 80111f8:	430a      	orrs	r2, r1
 80111fa:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80111fc:	687b      	ldr	r3, [r7, #4]
 80111fe:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8011200:	2202      	movs	r2, #2
 8011202:	4013      	ands	r3, r2
 8011204:	d00b      	beq.n	801121e <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8011206:	687b      	ldr	r3, [r7, #4]
 8011208:	681b      	ldr	r3, [r3, #0]
 801120a:	685b      	ldr	r3, [r3, #4]
 801120c:	4a3b      	ldr	r2, [pc, #236]	@ (80112fc <UART_AdvFeatureConfig+0x14c>)
 801120e:	4013      	ands	r3, r2
 8011210:	0019      	movs	r1, r3
 8011212:	687b      	ldr	r3, [r7, #4]
 8011214:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8011216:	687b      	ldr	r3, [r7, #4]
 8011218:	681b      	ldr	r3, [r3, #0]
 801121a:	430a      	orrs	r2, r1
 801121c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 801121e:	687b      	ldr	r3, [r7, #4]
 8011220:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8011222:	2204      	movs	r2, #4
 8011224:	4013      	ands	r3, r2
 8011226:	d00b      	beq.n	8011240 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8011228:	687b      	ldr	r3, [r7, #4]
 801122a:	681b      	ldr	r3, [r3, #0]
 801122c:	685b      	ldr	r3, [r3, #4]
 801122e:	4a34      	ldr	r2, [pc, #208]	@ (8011300 <UART_AdvFeatureConfig+0x150>)
 8011230:	4013      	ands	r3, r2
 8011232:	0019      	movs	r1, r3
 8011234:	687b      	ldr	r3, [r7, #4]
 8011236:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8011238:	687b      	ldr	r3, [r7, #4]
 801123a:	681b      	ldr	r3, [r3, #0]
 801123c:	430a      	orrs	r2, r1
 801123e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8011240:	687b      	ldr	r3, [r7, #4]
 8011242:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8011244:	2210      	movs	r2, #16
 8011246:	4013      	ands	r3, r2
 8011248:	d00b      	beq.n	8011262 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 801124a:	687b      	ldr	r3, [r7, #4]
 801124c:	681b      	ldr	r3, [r3, #0]
 801124e:	689b      	ldr	r3, [r3, #8]
 8011250:	4a2c      	ldr	r2, [pc, #176]	@ (8011304 <UART_AdvFeatureConfig+0x154>)
 8011252:	4013      	ands	r3, r2
 8011254:	0019      	movs	r1, r3
 8011256:	687b      	ldr	r3, [r7, #4]
 8011258:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 801125a:	687b      	ldr	r3, [r7, #4]
 801125c:	681b      	ldr	r3, [r3, #0]
 801125e:	430a      	orrs	r2, r1
 8011260:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8011262:	687b      	ldr	r3, [r7, #4]
 8011264:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8011266:	2220      	movs	r2, #32
 8011268:	4013      	ands	r3, r2
 801126a:	d00b      	beq.n	8011284 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 801126c:	687b      	ldr	r3, [r7, #4]
 801126e:	681b      	ldr	r3, [r3, #0]
 8011270:	689b      	ldr	r3, [r3, #8]
 8011272:	4a25      	ldr	r2, [pc, #148]	@ (8011308 <UART_AdvFeatureConfig+0x158>)
 8011274:	4013      	ands	r3, r2
 8011276:	0019      	movs	r1, r3
 8011278:	687b      	ldr	r3, [r7, #4]
 801127a:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 801127c:	687b      	ldr	r3, [r7, #4]
 801127e:	681b      	ldr	r3, [r3, #0]
 8011280:	430a      	orrs	r2, r1
 8011282:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8011284:	687b      	ldr	r3, [r7, #4]
 8011286:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8011288:	2240      	movs	r2, #64	@ 0x40
 801128a:	4013      	ands	r3, r2
 801128c:	d01d      	beq.n	80112ca <UART_AdvFeatureConfig+0x11a>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 801128e:	687b      	ldr	r3, [r7, #4]
 8011290:	681b      	ldr	r3, [r3, #0]
 8011292:	685b      	ldr	r3, [r3, #4]
 8011294:	4a1d      	ldr	r2, [pc, #116]	@ (801130c <UART_AdvFeatureConfig+0x15c>)
 8011296:	4013      	ands	r3, r2
 8011298:	0019      	movs	r1, r3
 801129a:	687b      	ldr	r3, [r7, #4]
 801129c:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 801129e:	687b      	ldr	r3, [r7, #4]
 80112a0:	681b      	ldr	r3, [r3, #0]
 80112a2:	430a      	orrs	r2, r1
 80112a4:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80112a6:	687b      	ldr	r3, [r7, #4]
 80112a8:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80112aa:	2380      	movs	r3, #128	@ 0x80
 80112ac:	035b      	lsls	r3, r3, #13
 80112ae:	429a      	cmp	r2, r3
 80112b0:	d10b      	bne.n	80112ca <UART_AdvFeatureConfig+0x11a>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80112b2:	687b      	ldr	r3, [r7, #4]
 80112b4:	681b      	ldr	r3, [r3, #0]
 80112b6:	685b      	ldr	r3, [r3, #4]
 80112b8:	4a15      	ldr	r2, [pc, #84]	@ (8011310 <UART_AdvFeatureConfig+0x160>)
 80112ba:	4013      	ands	r3, r2
 80112bc:	0019      	movs	r1, r3
 80112be:	687b      	ldr	r3, [r7, #4]
 80112c0:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 80112c2:	687b      	ldr	r3, [r7, #4]
 80112c4:	681b      	ldr	r3, [r3, #0]
 80112c6:	430a      	orrs	r2, r1
 80112c8:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80112ca:	687b      	ldr	r3, [r7, #4]
 80112cc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80112ce:	2280      	movs	r2, #128	@ 0x80
 80112d0:	4013      	ands	r3, r2
 80112d2:	d00b      	beq.n	80112ec <UART_AdvFeatureConfig+0x13c>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80112d4:	687b      	ldr	r3, [r7, #4]
 80112d6:	681b      	ldr	r3, [r3, #0]
 80112d8:	685b      	ldr	r3, [r3, #4]
 80112da:	4a0e      	ldr	r2, [pc, #56]	@ (8011314 <UART_AdvFeatureConfig+0x164>)
 80112dc:	4013      	ands	r3, r2
 80112de:	0019      	movs	r1, r3
 80112e0:	687b      	ldr	r3, [r7, #4]
 80112e2:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80112e4:	687b      	ldr	r3, [r7, #4]
 80112e6:	681b      	ldr	r3, [r3, #0]
 80112e8:	430a      	orrs	r2, r1
 80112ea:	605a      	str	r2, [r3, #4]
  }
}
 80112ec:	46c0      	nop			@ (mov r8, r8)
 80112ee:	46bd      	mov	sp, r7
 80112f0:	b002      	add	sp, #8
 80112f2:	bd80      	pop	{r7, pc}
 80112f4:	ffff7fff 	.word	0xffff7fff
 80112f8:	fffdffff 	.word	0xfffdffff
 80112fc:	fffeffff 	.word	0xfffeffff
 8011300:	fffbffff 	.word	0xfffbffff
 8011304:	ffffefff 	.word	0xffffefff
 8011308:	ffffdfff 	.word	0xffffdfff
 801130c:	ffefffff 	.word	0xffefffff
 8011310:	ff9fffff 	.word	0xff9fffff
 8011314:	fff7ffff 	.word	0xfff7ffff

08011318 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8011318:	b580      	push	{r7, lr}
 801131a:	b092      	sub	sp, #72	@ 0x48
 801131c:	af02      	add	r7, sp, #8
 801131e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8011320:	687b      	ldr	r3, [r7, #4]
 8011322:	2290      	movs	r2, #144	@ 0x90
 8011324:	2100      	movs	r1, #0
 8011326:	5099      	str	r1, [r3, r2]

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8011328:	f7fa fa36 	bl	800b798 <HAL_GetTick>
 801132c:	0003      	movs	r3, r0
 801132e:	63fb      	str	r3, [r7, #60]	@ 0x3c

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8011330:	687b      	ldr	r3, [r7, #4]
 8011332:	681b      	ldr	r3, [r3, #0]
 8011334:	681b      	ldr	r3, [r3, #0]
 8011336:	2208      	movs	r2, #8
 8011338:	4013      	ands	r3, r2
 801133a:	2b08      	cmp	r3, #8
 801133c:	d12d      	bne.n	801139a <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 801133e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8011340:	2280      	movs	r2, #128	@ 0x80
 8011342:	0391      	lsls	r1, r2, #14
 8011344:	6878      	ldr	r0, [r7, #4]
 8011346:	4a47      	ldr	r2, [pc, #284]	@ (8011464 <UART_CheckIdleState+0x14c>)
 8011348:	9200      	str	r2, [sp, #0]
 801134a:	2200      	movs	r2, #0
 801134c:	f000 f88e 	bl	801146c <UART_WaitOnFlagUntilTimeout>
 8011350:	1e03      	subs	r3, r0, #0
 8011352:	d022      	beq.n	801139a <UART_CheckIdleState+0x82>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8011354:	f3ef 8310 	mrs	r3, PRIMASK
 8011358:	627b      	str	r3, [r7, #36]	@ 0x24
  return(result);
 801135a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 801135c:	63bb      	str	r3, [r7, #56]	@ 0x38
 801135e:	2301      	movs	r3, #1
 8011360:	62bb      	str	r3, [r7, #40]	@ 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8011362:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8011364:	f383 8810 	msr	PRIMASK, r3
}
 8011368:	46c0      	nop			@ (mov r8, r8)
 801136a:	687b      	ldr	r3, [r7, #4]
 801136c:	681b      	ldr	r3, [r3, #0]
 801136e:	681a      	ldr	r2, [r3, #0]
 8011370:	687b      	ldr	r3, [r7, #4]
 8011372:	681b      	ldr	r3, [r3, #0]
 8011374:	2180      	movs	r1, #128	@ 0x80
 8011376:	438a      	bics	r2, r1
 8011378:	601a      	str	r2, [r3, #0]
 801137a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801137c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 801137e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8011380:	f383 8810 	msr	PRIMASK, r3
}
 8011384:	46c0      	nop			@ (mov r8, r8)

      huart->gState = HAL_UART_STATE_READY;
 8011386:	687b      	ldr	r3, [r7, #4]
 8011388:	2288      	movs	r2, #136	@ 0x88
 801138a:	2120      	movs	r1, #32
 801138c:	5099      	str	r1, [r3, r2]

      __HAL_UNLOCK(huart);
 801138e:	687b      	ldr	r3, [r7, #4]
 8011390:	2284      	movs	r2, #132	@ 0x84
 8011392:	2100      	movs	r1, #0
 8011394:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8011396:	2303      	movs	r3, #3
 8011398:	e060      	b.n	801145c <UART_CheckIdleState+0x144>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 801139a:	687b      	ldr	r3, [r7, #4]
 801139c:	681b      	ldr	r3, [r3, #0]
 801139e:	681b      	ldr	r3, [r3, #0]
 80113a0:	2204      	movs	r2, #4
 80113a2:	4013      	ands	r3, r2
 80113a4:	2b04      	cmp	r3, #4
 80113a6:	d146      	bne.n	8011436 <UART_CheckIdleState+0x11e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80113a8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80113aa:	2280      	movs	r2, #128	@ 0x80
 80113ac:	03d1      	lsls	r1, r2, #15
 80113ae:	6878      	ldr	r0, [r7, #4]
 80113b0:	4a2c      	ldr	r2, [pc, #176]	@ (8011464 <UART_CheckIdleState+0x14c>)
 80113b2:	9200      	str	r2, [sp, #0]
 80113b4:	2200      	movs	r2, #0
 80113b6:	f000 f859 	bl	801146c <UART_WaitOnFlagUntilTimeout>
 80113ba:	1e03      	subs	r3, r0, #0
 80113bc:	d03b      	beq.n	8011436 <UART_CheckIdleState+0x11e>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80113be:	f3ef 8310 	mrs	r3, PRIMASK
 80113c2:	60fb      	str	r3, [r7, #12]
  return(result);
 80113c4:	68fb      	ldr	r3, [r7, #12]
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 80113c6:	637b      	str	r3, [r7, #52]	@ 0x34
 80113c8:	2301      	movs	r3, #1
 80113ca:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80113cc:	693b      	ldr	r3, [r7, #16]
 80113ce:	f383 8810 	msr	PRIMASK, r3
}
 80113d2:	46c0      	nop			@ (mov r8, r8)
 80113d4:	687b      	ldr	r3, [r7, #4]
 80113d6:	681b      	ldr	r3, [r3, #0]
 80113d8:	681a      	ldr	r2, [r3, #0]
 80113da:	687b      	ldr	r3, [r7, #4]
 80113dc:	681b      	ldr	r3, [r3, #0]
 80113de:	4922      	ldr	r1, [pc, #136]	@ (8011468 <UART_CheckIdleState+0x150>)
 80113e0:	400a      	ands	r2, r1
 80113e2:	601a      	str	r2, [r3, #0]
 80113e4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80113e6:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80113e8:	697b      	ldr	r3, [r7, #20]
 80113ea:	f383 8810 	msr	PRIMASK, r3
}
 80113ee:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80113f0:	f3ef 8310 	mrs	r3, PRIMASK
 80113f4:	61bb      	str	r3, [r7, #24]
  return(result);
 80113f6:	69bb      	ldr	r3, [r7, #24]
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80113f8:	633b      	str	r3, [r7, #48]	@ 0x30
 80113fa:	2301      	movs	r3, #1
 80113fc:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80113fe:	69fb      	ldr	r3, [r7, #28]
 8011400:	f383 8810 	msr	PRIMASK, r3
}
 8011404:	46c0      	nop			@ (mov r8, r8)
 8011406:	687b      	ldr	r3, [r7, #4]
 8011408:	681b      	ldr	r3, [r3, #0]
 801140a:	689a      	ldr	r2, [r3, #8]
 801140c:	687b      	ldr	r3, [r7, #4]
 801140e:	681b      	ldr	r3, [r3, #0]
 8011410:	2101      	movs	r1, #1
 8011412:	438a      	bics	r2, r1
 8011414:	609a      	str	r2, [r3, #8]
 8011416:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8011418:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 801141a:	6a3b      	ldr	r3, [r7, #32]
 801141c:	f383 8810 	msr	PRIMASK, r3
}
 8011420:	46c0      	nop			@ (mov r8, r8)

      huart->RxState = HAL_UART_STATE_READY;
 8011422:	687b      	ldr	r3, [r7, #4]
 8011424:	228c      	movs	r2, #140	@ 0x8c
 8011426:	2120      	movs	r1, #32
 8011428:	5099      	str	r1, [r3, r2]

      __HAL_UNLOCK(huart);
 801142a:	687b      	ldr	r3, [r7, #4]
 801142c:	2284      	movs	r2, #132	@ 0x84
 801142e:	2100      	movs	r1, #0
 8011430:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8011432:	2303      	movs	r3, #3
 8011434:	e012      	b.n	801145c <UART_CheckIdleState+0x144>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8011436:	687b      	ldr	r3, [r7, #4]
 8011438:	2288      	movs	r2, #136	@ 0x88
 801143a:	2120      	movs	r1, #32
 801143c:	5099      	str	r1, [r3, r2]
  huart->RxState = HAL_UART_STATE_READY;
 801143e:	687b      	ldr	r3, [r7, #4]
 8011440:	228c      	movs	r2, #140	@ 0x8c
 8011442:	2120      	movs	r1, #32
 8011444:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8011446:	687b      	ldr	r3, [r7, #4]
 8011448:	2200      	movs	r2, #0
 801144a:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 801144c:	687b      	ldr	r3, [r7, #4]
 801144e:	2200      	movs	r2, #0
 8011450:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 8011452:	687b      	ldr	r3, [r7, #4]
 8011454:	2284      	movs	r2, #132	@ 0x84
 8011456:	2100      	movs	r1, #0
 8011458:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 801145a:	2300      	movs	r3, #0
}
 801145c:	0018      	movs	r0, r3
 801145e:	46bd      	mov	sp, r7
 8011460:	b010      	add	sp, #64	@ 0x40
 8011462:	bd80      	pop	{r7, pc}
 8011464:	01ffffff 	.word	0x01ffffff
 8011468:	fffffedf 	.word	0xfffffedf

0801146c <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 801146c:	b580      	push	{r7, lr}
 801146e:	b084      	sub	sp, #16
 8011470:	af00      	add	r7, sp, #0
 8011472:	60f8      	str	r0, [r7, #12]
 8011474:	60b9      	str	r1, [r7, #8]
 8011476:	603b      	str	r3, [r7, #0]
 8011478:	1dfb      	adds	r3, r7, #7
 801147a:	701a      	strb	r2, [r3, #0]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 801147c:	e051      	b.n	8011522 <UART_WaitOnFlagUntilTimeout+0xb6>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 801147e:	69bb      	ldr	r3, [r7, #24]
 8011480:	3301      	adds	r3, #1
 8011482:	d04e      	beq.n	8011522 <UART_WaitOnFlagUntilTimeout+0xb6>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8011484:	f7fa f988 	bl	800b798 <HAL_GetTick>
 8011488:	0002      	movs	r2, r0
 801148a:	683b      	ldr	r3, [r7, #0]
 801148c:	1ad3      	subs	r3, r2, r3
 801148e:	69ba      	ldr	r2, [r7, #24]
 8011490:	429a      	cmp	r2, r3
 8011492:	d302      	bcc.n	801149a <UART_WaitOnFlagUntilTimeout+0x2e>
 8011494:	69bb      	ldr	r3, [r7, #24]
 8011496:	2b00      	cmp	r3, #0
 8011498:	d101      	bne.n	801149e <UART_WaitOnFlagUntilTimeout+0x32>
      {

        return HAL_TIMEOUT;
 801149a:	2303      	movs	r3, #3
 801149c:	e051      	b.n	8011542 <UART_WaitOnFlagUntilTimeout+0xd6>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 801149e:	68fb      	ldr	r3, [r7, #12]
 80114a0:	681b      	ldr	r3, [r3, #0]
 80114a2:	681b      	ldr	r3, [r3, #0]
 80114a4:	2204      	movs	r2, #4
 80114a6:	4013      	ands	r3, r2
 80114a8:	d03b      	beq.n	8011522 <UART_WaitOnFlagUntilTimeout+0xb6>
 80114aa:	68bb      	ldr	r3, [r7, #8]
 80114ac:	2b80      	cmp	r3, #128	@ 0x80
 80114ae:	d038      	beq.n	8011522 <UART_WaitOnFlagUntilTimeout+0xb6>
 80114b0:	68bb      	ldr	r3, [r7, #8]
 80114b2:	2b40      	cmp	r3, #64	@ 0x40
 80114b4:	d035      	beq.n	8011522 <UART_WaitOnFlagUntilTimeout+0xb6>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 80114b6:	68fb      	ldr	r3, [r7, #12]
 80114b8:	681b      	ldr	r3, [r3, #0]
 80114ba:	69db      	ldr	r3, [r3, #28]
 80114bc:	2208      	movs	r2, #8
 80114be:	4013      	ands	r3, r2
 80114c0:	2b08      	cmp	r3, #8
 80114c2:	d111      	bne.n	80114e8 <UART_WaitOnFlagUntilTimeout+0x7c>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80114c4:	68fb      	ldr	r3, [r7, #12]
 80114c6:	681b      	ldr	r3, [r3, #0]
 80114c8:	2208      	movs	r2, #8
 80114ca:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80114cc:	68fb      	ldr	r3, [r7, #12]
 80114ce:	0018      	movs	r0, r3
 80114d0:	f000 f960 	bl	8011794 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 80114d4:	68fb      	ldr	r3, [r7, #12]
 80114d6:	2290      	movs	r2, #144	@ 0x90
 80114d8:	2108      	movs	r1, #8
 80114da:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80114dc:	68fb      	ldr	r3, [r7, #12]
 80114de:	2284      	movs	r2, #132	@ 0x84
 80114e0:	2100      	movs	r1, #0
 80114e2:	5499      	strb	r1, [r3, r2]

          return HAL_ERROR;
 80114e4:	2301      	movs	r3, #1
 80114e6:	e02c      	b.n	8011542 <UART_WaitOnFlagUntilTimeout+0xd6>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 80114e8:	68fb      	ldr	r3, [r7, #12]
 80114ea:	681b      	ldr	r3, [r3, #0]
 80114ec:	69da      	ldr	r2, [r3, #28]
 80114ee:	2380      	movs	r3, #128	@ 0x80
 80114f0:	011b      	lsls	r3, r3, #4
 80114f2:	401a      	ands	r2, r3
 80114f4:	2380      	movs	r3, #128	@ 0x80
 80114f6:	011b      	lsls	r3, r3, #4
 80114f8:	429a      	cmp	r2, r3
 80114fa:	d112      	bne.n	8011522 <UART_WaitOnFlagUntilTimeout+0xb6>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80114fc:	68fb      	ldr	r3, [r7, #12]
 80114fe:	681b      	ldr	r3, [r3, #0]
 8011500:	2280      	movs	r2, #128	@ 0x80
 8011502:	0112      	lsls	r2, r2, #4
 8011504:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8011506:	68fb      	ldr	r3, [r7, #12]
 8011508:	0018      	movs	r0, r3
 801150a:	f000 f943 	bl	8011794 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 801150e:	68fb      	ldr	r3, [r7, #12]
 8011510:	2290      	movs	r2, #144	@ 0x90
 8011512:	2120      	movs	r1, #32
 8011514:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8011516:	68fb      	ldr	r3, [r7, #12]
 8011518:	2284      	movs	r2, #132	@ 0x84
 801151a:	2100      	movs	r1, #0
 801151c:	5499      	strb	r1, [r3, r2]

          return HAL_TIMEOUT;
 801151e:	2303      	movs	r3, #3
 8011520:	e00f      	b.n	8011542 <UART_WaitOnFlagUntilTimeout+0xd6>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8011522:	68fb      	ldr	r3, [r7, #12]
 8011524:	681b      	ldr	r3, [r3, #0]
 8011526:	69db      	ldr	r3, [r3, #28]
 8011528:	68ba      	ldr	r2, [r7, #8]
 801152a:	4013      	ands	r3, r2
 801152c:	68ba      	ldr	r2, [r7, #8]
 801152e:	1ad3      	subs	r3, r2, r3
 8011530:	425a      	negs	r2, r3
 8011532:	4153      	adcs	r3, r2
 8011534:	b2db      	uxtb	r3, r3
 8011536:	001a      	movs	r2, r3
 8011538:	1dfb      	adds	r3, r7, #7
 801153a:	781b      	ldrb	r3, [r3, #0]
 801153c:	429a      	cmp	r2, r3
 801153e:	d09e      	beq.n	801147e <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8011540:	2300      	movs	r3, #0
}
 8011542:	0018      	movs	r0, r3
 8011544:	46bd      	mov	sp, r7
 8011546:	b004      	add	sp, #16
 8011548:	bd80      	pop	{r7, pc}
	...

0801154c <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 801154c:	b580      	push	{r7, lr}
 801154e:	b098      	sub	sp, #96	@ 0x60
 8011550:	af00      	add	r7, sp, #0
 8011552:	60f8      	str	r0, [r7, #12]
 8011554:	60b9      	str	r1, [r7, #8]
 8011556:	1dbb      	adds	r3, r7, #6
 8011558:	801a      	strh	r2, [r3, #0]
  huart->pRxBuffPtr  = pData;
 801155a:	68fb      	ldr	r3, [r7, #12]
 801155c:	68ba      	ldr	r2, [r7, #8]
 801155e:	659a      	str	r2, [r3, #88]	@ 0x58
  huart->RxXferSize  = Size;
 8011560:	68fb      	ldr	r3, [r7, #12]
 8011562:	1dba      	adds	r2, r7, #6
 8011564:	215c      	movs	r1, #92	@ 0x5c
 8011566:	8812      	ldrh	r2, [r2, #0]
 8011568:	525a      	strh	r2, [r3, r1]
  huart->RxXferCount = Size;
 801156a:	68fb      	ldr	r3, [r7, #12]
 801156c:	1dba      	adds	r2, r7, #6
 801156e:	215e      	movs	r1, #94	@ 0x5e
 8011570:	8812      	ldrh	r2, [r2, #0]
 8011572:	525a      	strh	r2, [r3, r1]
  huart->RxISR       = NULL;
 8011574:	68fb      	ldr	r3, [r7, #12]
 8011576:	2200      	movs	r2, #0
 8011578:	675a      	str	r2, [r3, #116]	@ 0x74

  /* Computation of UART mask to apply to RDR register */
  UART_MASK_COMPUTATION(huart);
 801157a:	68fb      	ldr	r3, [r7, #12]
 801157c:	689a      	ldr	r2, [r3, #8]
 801157e:	2380      	movs	r3, #128	@ 0x80
 8011580:	015b      	lsls	r3, r3, #5
 8011582:	429a      	cmp	r2, r3
 8011584:	d10d      	bne.n	80115a2 <UART_Start_Receive_IT+0x56>
 8011586:	68fb      	ldr	r3, [r7, #12]
 8011588:	691b      	ldr	r3, [r3, #16]
 801158a:	2b00      	cmp	r3, #0
 801158c:	d104      	bne.n	8011598 <UART_Start_Receive_IT+0x4c>
 801158e:	68fb      	ldr	r3, [r7, #12]
 8011590:	2260      	movs	r2, #96	@ 0x60
 8011592:	497b      	ldr	r1, [pc, #492]	@ (8011780 <UART_Start_Receive_IT+0x234>)
 8011594:	5299      	strh	r1, [r3, r2]
 8011596:	e02e      	b.n	80115f6 <UART_Start_Receive_IT+0xaa>
 8011598:	68fb      	ldr	r3, [r7, #12]
 801159a:	2260      	movs	r2, #96	@ 0x60
 801159c:	21ff      	movs	r1, #255	@ 0xff
 801159e:	5299      	strh	r1, [r3, r2]
 80115a0:	e029      	b.n	80115f6 <UART_Start_Receive_IT+0xaa>
 80115a2:	68fb      	ldr	r3, [r7, #12]
 80115a4:	689b      	ldr	r3, [r3, #8]
 80115a6:	2b00      	cmp	r3, #0
 80115a8:	d10d      	bne.n	80115c6 <UART_Start_Receive_IT+0x7a>
 80115aa:	68fb      	ldr	r3, [r7, #12]
 80115ac:	691b      	ldr	r3, [r3, #16]
 80115ae:	2b00      	cmp	r3, #0
 80115b0:	d104      	bne.n	80115bc <UART_Start_Receive_IT+0x70>
 80115b2:	68fb      	ldr	r3, [r7, #12]
 80115b4:	2260      	movs	r2, #96	@ 0x60
 80115b6:	21ff      	movs	r1, #255	@ 0xff
 80115b8:	5299      	strh	r1, [r3, r2]
 80115ba:	e01c      	b.n	80115f6 <UART_Start_Receive_IT+0xaa>
 80115bc:	68fb      	ldr	r3, [r7, #12]
 80115be:	2260      	movs	r2, #96	@ 0x60
 80115c0:	217f      	movs	r1, #127	@ 0x7f
 80115c2:	5299      	strh	r1, [r3, r2]
 80115c4:	e017      	b.n	80115f6 <UART_Start_Receive_IT+0xaa>
 80115c6:	68fb      	ldr	r3, [r7, #12]
 80115c8:	689a      	ldr	r2, [r3, #8]
 80115ca:	2380      	movs	r3, #128	@ 0x80
 80115cc:	055b      	lsls	r3, r3, #21
 80115ce:	429a      	cmp	r2, r3
 80115d0:	d10d      	bne.n	80115ee <UART_Start_Receive_IT+0xa2>
 80115d2:	68fb      	ldr	r3, [r7, #12]
 80115d4:	691b      	ldr	r3, [r3, #16]
 80115d6:	2b00      	cmp	r3, #0
 80115d8:	d104      	bne.n	80115e4 <UART_Start_Receive_IT+0x98>
 80115da:	68fb      	ldr	r3, [r7, #12]
 80115dc:	2260      	movs	r2, #96	@ 0x60
 80115de:	217f      	movs	r1, #127	@ 0x7f
 80115e0:	5299      	strh	r1, [r3, r2]
 80115e2:	e008      	b.n	80115f6 <UART_Start_Receive_IT+0xaa>
 80115e4:	68fb      	ldr	r3, [r7, #12]
 80115e6:	2260      	movs	r2, #96	@ 0x60
 80115e8:	213f      	movs	r1, #63	@ 0x3f
 80115ea:	5299      	strh	r1, [r3, r2]
 80115ec:	e003      	b.n	80115f6 <UART_Start_Receive_IT+0xaa>
 80115ee:	68fb      	ldr	r3, [r7, #12]
 80115f0:	2260      	movs	r2, #96	@ 0x60
 80115f2:	2100      	movs	r1, #0
 80115f4:	5299      	strh	r1, [r3, r2]

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80115f6:	68fb      	ldr	r3, [r7, #12]
 80115f8:	2290      	movs	r2, #144	@ 0x90
 80115fa:	2100      	movs	r1, #0
 80115fc:	5099      	str	r1, [r3, r2]
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 80115fe:	68fb      	ldr	r3, [r7, #12]
 8011600:	228c      	movs	r2, #140	@ 0x8c
 8011602:	2122      	movs	r1, #34	@ 0x22
 8011604:	5099      	str	r1, [r3, r2]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8011606:	f3ef 8310 	mrs	r3, PRIMASK
 801160a:	643b      	str	r3, [r7, #64]	@ 0x40
  return(result);
 801160c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 801160e:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8011610:	2301      	movs	r3, #1
 8011612:	647b      	str	r3, [r7, #68]	@ 0x44
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8011614:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8011616:	f383 8810 	msr	PRIMASK, r3
}
 801161a:	46c0      	nop			@ (mov r8, r8)
 801161c:	68fb      	ldr	r3, [r7, #12]
 801161e:	681b      	ldr	r3, [r3, #0]
 8011620:	689a      	ldr	r2, [r3, #8]
 8011622:	68fb      	ldr	r3, [r7, #12]
 8011624:	681b      	ldr	r3, [r3, #0]
 8011626:	2101      	movs	r1, #1
 8011628:	430a      	orrs	r2, r1
 801162a:	609a      	str	r2, [r3, #8]
 801162c:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 801162e:	64bb      	str	r3, [r7, #72]	@ 0x48
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8011630:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8011632:	f383 8810 	msr	PRIMASK, r3
}
 8011636:	46c0      	nop			@ (mov r8, r8)

  /* Configure Rx interrupt processing */
  if ((huart->FifoMode == UART_FIFOMODE_ENABLE) && (Size >= huart->NbRxDataToProcess))
 8011638:	68fb      	ldr	r3, [r7, #12]
 801163a:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 801163c:	2380      	movs	r3, #128	@ 0x80
 801163e:	059b      	lsls	r3, r3, #22
 8011640:	429a      	cmp	r2, r3
 8011642:	d150      	bne.n	80116e6 <UART_Start_Receive_IT+0x19a>
 8011644:	68fb      	ldr	r3, [r7, #12]
 8011646:	2268      	movs	r2, #104	@ 0x68
 8011648:	5a9b      	ldrh	r3, [r3, r2]
 801164a:	1dba      	adds	r2, r7, #6
 801164c:	8812      	ldrh	r2, [r2, #0]
 801164e:	429a      	cmp	r2, r3
 8011650:	d349      	bcc.n	80116e6 <UART_Start_Receive_IT+0x19a>
  {
    /* Set the Rx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8011652:	68fb      	ldr	r3, [r7, #12]
 8011654:	689a      	ldr	r2, [r3, #8]
 8011656:	2380      	movs	r3, #128	@ 0x80
 8011658:	015b      	lsls	r3, r3, #5
 801165a:	429a      	cmp	r2, r3
 801165c:	d107      	bne.n	801166e <UART_Start_Receive_IT+0x122>
 801165e:	68fb      	ldr	r3, [r7, #12]
 8011660:	691b      	ldr	r3, [r3, #16]
 8011662:	2b00      	cmp	r3, #0
 8011664:	d103      	bne.n	801166e <UART_Start_Receive_IT+0x122>
    {
      huart->RxISR = UART_RxISR_16BIT_FIFOEN;
 8011666:	68fb      	ldr	r3, [r7, #12]
 8011668:	4a46      	ldr	r2, [pc, #280]	@ (8011784 <UART_Start_Receive_IT+0x238>)
 801166a:	675a      	str	r2, [r3, #116]	@ 0x74
 801166c:	e002      	b.n	8011674 <UART_Start_Receive_IT+0x128>
    }
    else
    {
      huart->RxISR = UART_RxISR_8BIT_FIFOEN;
 801166e:	68fb      	ldr	r3, [r7, #12]
 8011670:	4a45      	ldr	r2, [pc, #276]	@ (8011788 <UART_Start_Receive_IT+0x23c>)
 8011672:	675a      	str	r2, [r3, #116]	@ 0x74
    }

    /* Enable the UART Parity Error interrupt and RX FIFO Threshold interrupt */
    if (huart->Init.Parity != UART_PARITY_NONE)
 8011674:	68fb      	ldr	r3, [r7, #12]
 8011676:	691b      	ldr	r3, [r3, #16]
 8011678:	2b00      	cmp	r3, #0
 801167a:	d019      	beq.n	80116b0 <UART_Start_Receive_IT+0x164>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 801167c:	f3ef 8310 	mrs	r3, PRIMASK
 8011680:	637b      	str	r3, [r7, #52]	@ 0x34
  return(result);
 8011682:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8011684:	65bb      	str	r3, [r7, #88]	@ 0x58
 8011686:	2301      	movs	r3, #1
 8011688:	63bb      	str	r3, [r7, #56]	@ 0x38
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 801168a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801168c:	f383 8810 	msr	PRIMASK, r3
}
 8011690:	46c0      	nop			@ (mov r8, r8)
 8011692:	68fb      	ldr	r3, [r7, #12]
 8011694:	681b      	ldr	r3, [r3, #0]
 8011696:	681a      	ldr	r2, [r3, #0]
 8011698:	68fb      	ldr	r3, [r7, #12]
 801169a:	681b      	ldr	r3, [r3, #0]
 801169c:	2180      	movs	r1, #128	@ 0x80
 801169e:	0049      	lsls	r1, r1, #1
 80116a0:	430a      	orrs	r2, r1
 80116a2:	601a      	str	r2, [r3, #0]
 80116a4:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80116a6:	63fb      	str	r3, [r7, #60]	@ 0x3c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80116a8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80116aa:	f383 8810 	msr	PRIMASK, r3
}
 80116ae:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80116b0:	f3ef 8310 	mrs	r3, PRIMASK
 80116b4:	62bb      	str	r3, [r7, #40]	@ 0x28
  return(result);
 80116b6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
    }
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 80116b8:	657b      	str	r3, [r7, #84]	@ 0x54
 80116ba:	2301      	movs	r3, #1
 80116bc:	62fb      	str	r3, [r7, #44]	@ 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80116be:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80116c0:	f383 8810 	msr	PRIMASK, r3
}
 80116c4:	46c0      	nop			@ (mov r8, r8)
 80116c6:	68fb      	ldr	r3, [r7, #12]
 80116c8:	681b      	ldr	r3, [r3, #0]
 80116ca:	689a      	ldr	r2, [r3, #8]
 80116cc:	68fb      	ldr	r3, [r7, #12]
 80116ce:	681b      	ldr	r3, [r3, #0]
 80116d0:	2180      	movs	r1, #128	@ 0x80
 80116d2:	0549      	lsls	r1, r1, #21
 80116d4:	430a      	orrs	r2, r1
 80116d6:	609a      	str	r2, [r3, #8]
 80116d8:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80116da:	633b      	str	r3, [r7, #48]	@ 0x30
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80116dc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80116de:	f383 8810 	msr	PRIMASK, r3
}
 80116e2:	46c0      	nop			@ (mov r8, r8)
 80116e4:	e047      	b.n	8011776 <UART_Start_Receive_IT+0x22a>
  }
  else
  {
    /* Set the Rx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80116e6:	68fb      	ldr	r3, [r7, #12]
 80116e8:	689a      	ldr	r2, [r3, #8]
 80116ea:	2380      	movs	r3, #128	@ 0x80
 80116ec:	015b      	lsls	r3, r3, #5
 80116ee:	429a      	cmp	r2, r3
 80116f0:	d107      	bne.n	8011702 <UART_Start_Receive_IT+0x1b6>
 80116f2:	68fb      	ldr	r3, [r7, #12]
 80116f4:	691b      	ldr	r3, [r3, #16]
 80116f6:	2b00      	cmp	r3, #0
 80116f8:	d103      	bne.n	8011702 <UART_Start_Receive_IT+0x1b6>
    {
      huart->RxISR = UART_RxISR_16BIT;
 80116fa:	68fb      	ldr	r3, [r7, #12]
 80116fc:	4a23      	ldr	r2, [pc, #140]	@ (801178c <UART_Start_Receive_IT+0x240>)
 80116fe:	675a      	str	r2, [r3, #116]	@ 0x74
 8011700:	e002      	b.n	8011708 <UART_Start_Receive_IT+0x1bc>
    }
    else
    {
      huart->RxISR = UART_RxISR_8BIT;
 8011702:	68fb      	ldr	r3, [r7, #12]
 8011704:	4a22      	ldr	r2, [pc, #136]	@ (8011790 <UART_Start_Receive_IT+0x244>)
 8011706:	675a      	str	r2, [r3, #116]	@ 0x74
    }

    /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
    if (huart->Init.Parity != UART_PARITY_NONE)
 8011708:	68fb      	ldr	r3, [r7, #12]
 801170a:	691b      	ldr	r3, [r3, #16]
 801170c:	2b00      	cmp	r3, #0
 801170e:	d019      	beq.n	8011744 <UART_Start_Receive_IT+0x1f8>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8011710:	f3ef 8310 	mrs	r3, PRIMASK
 8011714:	61fb      	str	r3, [r7, #28]
  return(result);
 8011716:	69fb      	ldr	r3, [r7, #28]
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE_RXFNEIE);
 8011718:	64fb      	str	r3, [r7, #76]	@ 0x4c
 801171a:	2301      	movs	r3, #1
 801171c:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 801171e:	6a3b      	ldr	r3, [r7, #32]
 8011720:	f383 8810 	msr	PRIMASK, r3
}
 8011724:	46c0      	nop			@ (mov r8, r8)
 8011726:	68fb      	ldr	r3, [r7, #12]
 8011728:	681b      	ldr	r3, [r3, #0]
 801172a:	681a      	ldr	r2, [r3, #0]
 801172c:	68fb      	ldr	r3, [r7, #12]
 801172e:	681b      	ldr	r3, [r3, #0]
 8011730:	2190      	movs	r1, #144	@ 0x90
 8011732:	0049      	lsls	r1, r1, #1
 8011734:	430a      	orrs	r2, r1
 8011736:	601a      	str	r2, [r3, #0]
 8011738:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 801173a:	627b      	str	r3, [r7, #36]	@ 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 801173c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801173e:	f383 8810 	msr	PRIMASK, r3
}
 8011742:	e018      	b.n	8011776 <UART_Start_Receive_IT+0x22a>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8011744:	f3ef 8310 	mrs	r3, PRIMASK
 8011748:	613b      	str	r3, [r7, #16]
  return(result);
 801174a:	693b      	ldr	r3, [r7, #16]
    }
    else
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 801174c:	653b      	str	r3, [r7, #80]	@ 0x50
 801174e:	2301      	movs	r3, #1
 8011750:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8011752:	697b      	ldr	r3, [r7, #20]
 8011754:	f383 8810 	msr	PRIMASK, r3
}
 8011758:	46c0      	nop			@ (mov r8, r8)
 801175a:	68fb      	ldr	r3, [r7, #12]
 801175c:	681b      	ldr	r3, [r3, #0]
 801175e:	681a      	ldr	r2, [r3, #0]
 8011760:	68fb      	ldr	r3, [r7, #12]
 8011762:	681b      	ldr	r3, [r3, #0]
 8011764:	2120      	movs	r1, #32
 8011766:	430a      	orrs	r2, r1
 8011768:	601a      	str	r2, [r3, #0]
 801176a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 801176c:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 801176e:	69bb      	ldr	r3, [r7, #24]
 8011770:	f383 8810 	msr	PRIMASK, r3
}
 8011774:	46c0      	nop			@ (mov r8, r8)
    }
  }
  return HAL_OK;
 8011776:	2300      	movs	r3, #0
}
 8011778:	0018      	movs	r0, r3
 801177a:	46bd      	mov	sp, r7
 801177c:	b018      	add	sp, #96	@ 0x60
 801177e:	bd80      	pop	{r7, pc}
 8011780:	000001ff 	.word	0x000001ff
 8011784:	08011fb1 	.word	0x08011fb1
 8011788:	08011c71 	.word	0x08011c71
 801178c:	08011aad 	.word	0x08011aad
 8011790:	080118e9 	.word	0x080118e9

08011794 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8011794:	b580      	push	{r7, lr}
 8011796:	b08e      	sub	sp, #56	@ 0x38
 8011798:	af00      	add	r7, sp, #0
 801179a:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 801179c:	f3ef 8310 	mrs	r3, PRIMASK
 80117a0:	617b      	str	r3, [r7, #20]
  return(result);
 80117a2:	697b      	ldr	r3, [r7, #20]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 80117a4:	637b      	str	r3, [r7, #52]	@ 0x34
 80117a6:	2301      	movs	r3, #1
 80117a8:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80117aa:	69bb      	ldr	r3, [r7, #24]
 80117ac:	f383 8810 	msr	PRIMASK, r3
}
 80117b0:	46c0      	nop			@ (mov r8, r8)
 80117b2:	687b      	ldr	r3, [r7, #4]
 80117b4:	681b      	ldr	r3, [r3, #0]
 80117b6:	681a      	ldr	r2, [r3, #0]
 80117b8:	687b      	ldr	r3, [r7, #4]
 80117ba:	681b      	ldr	r3, [r3, #0]
 80117bc:	4926      	ldr	r1, [pc, #152]	@ (8011858 <UART_EndRxTransfer+0xc4>)
 80117be:	400a      	ands	r2, r1
 80117c0:	601a      	str	r2, [r3, #0]
 80117c2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80117c4:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80117c6:	69fb      	ldr	r3, [r7, #28]
 80117c8:	f383 8810 	msr	PRIMASK, r3
}
 80117cc:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80117ce:	f3ef 8310 	mrs	r3, PRIMASK
 80117d2:	623b      	str	r3, [r7, #32]
  return(result);
 80117d4:	6a3b      	ldr	r3, [r7, #32]
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 80117d6:	633b      	str	r3, [r7, #48]	@ 0x30
 80117d8:	2301      	movs	r3, #1
 80117da:	627b      	str	r3, [r7, #36]	@ 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80117dc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80117de:	f383 8810 	msr	PRIMASK, r3
}
 80117e2:	46c0      	nop			@ (mov r8, r8)
 80117e4:	687b      	ldr	r3, [r7, #4]
 80117e6:	681b      	ldr	r3, [r3, #0]
 80117e8:	689a      	ldr	r2, [r3, #8]
 80117ea:	687b      	ldr	r3, [r7, #4]
 80117ec:	681b      	ldr	r3, [r3, #0]
 80117ee:	491b      	ldr	r1, [pc, #108]	@ (801185c <UART_EndRxTransfer+0xc8>)
 80117f0:	400a      	ands	r2, r1
 80117f2:	609a      	str	r2, [r3, #8]
 80117f4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80117f6:	62bb      	str	r3, [r7, #40]	@ 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80117f8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80117fa:	f383 8810 	msr	PRIMASK, r3
}
 80117fe:	46c0      	nop			@ (mov r8, r8)

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8011800:	687b      	ldr	r3, [r7, #4]
 8011802:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8011804:	2b01      	cmp	r3, #1
 8011806:	d118      	bne.n	801183a <UART_EndRxTransfer+0xa6>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8011808:	f3ef 8310 	mrs	r3, PRIMASK
 801180c:	60bb      	str	r3, [r7, #8]
  return(result);
 801180e:	68bb      	ldr	r3, [r7, #8]
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8011810:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8011812:	2301      	movs	r3, #1
 8011814:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8011816:	68fb      	ldr	r3, [r7, #12]
 8011818:	f383 8810 	msr	PRIMASK, r3
}
 801181c:	46c0      	nop			@ (mov r8, r8)
 801181e:	687b      	ldr	r3, [r7, #4]
 8011820:	681b      	ldr	r3, [r3, #0]
 8011822:	681a      	ldr	r2, [r3, #0]
 8011824:	687b      	ldr	r3, [r7, #4]
 8011826:	681b      	ldr	r3, [r3, #0]
 8011828:	2110      	movs	r1, #16
 801182a:	438a      	bics	r2, r1
 801182c:	601a      	str	r2, [r3, #0]
 801182e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8011830:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8011832:	693b      	ldr	r3, [r7, #16]
 8011834:	f383 8810 	msr	PRIMASK, r3
}
 8011838:	46c0      	nop			@ (mov r8, r8)
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 801183a:	687b      	ldr	r3, [r7, #4]
 801183c:	228c      	movs	r2, #140	@ 0x8c
 801183e:	2120      	movs	r1, #32
 8011840:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8011842:	687b      	ldr	r3, [r7, #4]
 8011844:	2200      	movs	r2, #0
 8011846:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8011848:	687b      	ldr	r3, [r7, #4]
 801184a:	2200      	movs	r2, #0
 801184c:	675a      	str	r2, [r3, #116]	@ 0x74
}
 801184e:	46c0      	nop			@ (mov r8, r8)
 8011850:	46bd      	mov	sp, r7
 8011852:	b00e      	add	sp, #56	@ 0x38
 8011854:	bd80      	pop	{r7, pc}
 8011856:	46c0      	nop			@ (mov r8, r8)
 8011858:	fffffedf 	.word	0xfffffedf
 801185c:	effffffe 	.word	0xeffffffe

08011860 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8011860:	b580      	push	{r7, lr}
 8011862:	b084      	sub	sp, #16
 8011864:	af00      	add	r7, sp, #0
 8011866:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8011868:	687b      	ldr	r3, [r7, #4]
 801186a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 801186c:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 801186e:	68fb      	ldr	r3, [r7, #12]
 8011870:	225e      	movs	r2, #94	@ 0x5e
 8011872:	2100      	movs	r1, #0
 8011874:	5299      	strh	r1, [r3, r2]
  huart->TxXferCount = 0U;
 8011876:	68fb      	ldr	r3, [r7, #12]
 8011878:	2256      	movs	r2, #86	@ 0x56
 801187a:	2100      	movs	r1, #0
 801187c:	5299      	strh	r1, [r3, r2]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 801187e:	68fb      	ldr	r3, [r7, #12]
 8011880:	0018      	movs	r0, r3
 8011882:	f7ff f9c3 	bl	8010c0c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8011886:	46c0      	nop			@ (mov r8, r8)
 8011888:	46bd      	mov	sp, r7
 801188a:	b004      	add	sp, #16
 801188c:	bd80      	pop	{r7, pc}

0801188e <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 801188e:	b580      	push	{r7, lr}
 8011890:	b086      	sub	sp, #24
 8011892:	af00      	add	r7, sp, #0
 8011894:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8011896:	f3ef 8310 	mrs	r3, PRIMASK
 801189a:	60bb      	str	r3, [r7, #8]
  return(result);
 801189c:	68bb      	ldr	r3, [r7, #8]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 801189e:	617b      	str	r3, [r7, #20]
 80118a0:	2301      	movs	r3, #1
 80118a2:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80118a4:	68fb      	ldr	r3, [r7, #12]
 80118a6:	f383 8810 	msr	PRIMASK, r3
}
 80118aa:	46c0      	nop			@ (mov r8, r8)
 80118ac:	687b      	ldr	r3, [r7, #4]
 80118ae:	681b      	ldr	r3, [r3, #0]
 80118b0:	681a      	ldr	r2, [r3, #0]
 80118b2:	687b      	ldr	r3, [r7, #4]
 80118b4:	681b      	ldr	r3, [r3, #0]
 80118b6:	2140      	movs	r1, #64	@ 0x40
 80118b8:	438a      	bics	r2, r1
 80118ba:	601a      	str	r2, [r3, #0]
 80118bc:	697b      	ldr	r3, [r7, #20]
 80118be:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80118c0:	693b      	ldr	r3, [r7, #16]
 80118c2:	f383 8810 	msr	PRIMASK, r3
}
 80118c6:	46c0      	nop			@ (mov r8, r8)

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80118c8:	687b      	ldr	r3, [r7, #4]
 80118ca:	2288      	movs	r2, #136	@ 0x88
 80118cc:	2120      	movs	r1, #32
 80118ce:	5099      	str	r1, [r3, r2]

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 80118d0:	687b      	ldr	r3, [r7, #4]
 80118d2:	2200      	movs	r2, #0
 80118d4:	679a      	str	r2, [r3, #120]	@ 0x78
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 80118d6:	687b      	ldr	r3, [r7, #4]
 80118d8:	0018      	movs	r0, r3
 80118da:	f7ff f98f 	bl	8010bfc <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80118de:	46c0      	nop			@ (mov r8, r8)
 80118e0:	46bd      	mov	sp, r7
 80118e2:	b006      	add	sp, #24
 80118e4:	bd80      	pop	{r7, pc}
	...

080118e8 <UART_RxISR_8BIT>:
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 80118e8:	b580      	push	{r7, lr}
 80118ea:	b094      	sub	sp, #80	@ 0x50
 80118ec:	af00      	add	r7, sp, #0
 80118ee:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 80118f0:	204e      	movs	r0, #78	@ 0x4e
 80118f2:	183b      	adds	r3, r7, r0
 80118f4:	687a      	ldr	r2, [r7, #4]
 80118f6:	2160      	movs	r1, #96	@ 0x60
 80118f8:	5a52      	ldrh	r2, [r2, r1]
 80118fa:	801a      	strh	r2, [r3, #0]
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80118fc:	687b      	ldr	r3, [r7, #4]
 80118fe:	228c      	movs	r2, #140	@ 0x8c
 8011900:	589b      	ldr	r3, [r3, r2]
 8011902:	2b22      	cmp	r3, #34	@ 0x22
 8011904:	d000      	beq.n	8011908 <UART_RxISR_8BIT+0x20>
 8011906:	e0bf      	b.n	8011a88 <UART_RxISR_8BIT+0x1a0>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8011908:	687b      	ldr	r3, [r7, #4]
 801190a:	681b      	ldr	r3, [r3, #0]
 801190c:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 801190e:	214c      	movs	r1, #76	@ 0x4c
 8011910:	187b      	adds	r3, r7, r1
 8011912:	801a      	strh	r2, [r3, #0]
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 8011914:	187b      	adds	r3, r7, r1
 8011916:	881b      	ldrh	r3, [r3, #0]
 8011918:	b2da      	uxtb	r2, r3
 801191a:	183b      	adds	r3, r7, r0
 801191c:	881b      	ldrh	r3, [r3, #0]
 801191e:	b2d9      	uxtb	r1, r3
 8011920:	687b      	ldr	r3, [r7, #4]
 8011922:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8011924:	400a      	ands	r2, r1
 8011926:	b2d2      	uxtb	r2, r2
 8011928:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 801192a:	687b      	ldr	r3, [r7, #4]
 801192c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 801192e:	1c5a      	adds	r2, r3, #1
 8011930:	687b      	ldr	r3, [r7, #4]
 8011932:	659a      	str	r2, [r3, #88]	@ 0x58
    huart->RxXferCount--;
 8011934:	687b      	ldr	r3, [r7, #4]
 8011936:	225e      	movs	r2, #94	@ 0x5e
 8011938:	5a9b      	ldrh	r3, [r3, r2]
 801193a:	b29b      	uxth	r3, r3
 801193c:	3b01      	subs	r3, #1
 801193e:	b299      	uxth	r1, r3
 8011940:	687b      	ldr	r3, [r7, #4]
 8011942:	225e      	movs	r2, #94	@ 0x5e
 8011944:	5299      	strh	r1, [r3, r2]

    if (huart->RxXferCount == 0U)
 8011946:	687b      	ldr	r3, [r7, #4]
 8011948:	225e      	movs	r2, #94	@ 0x5e
 801194a:	5a9b      	ldrh	r3, [r3, r2]
 801194c:	b29b      	uxth	r3, r3
 801194e:	2b00      	cmp	r3, #0
 8011950:	d000      	beq.n	8011954 <UART_RxISR_8BIT+0x6c>
 8011952:	e0a1      	b.n	8011a98 <UART_RxISR_8BIT+0x1b0>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8011954:	f3ef 8310 	mrs	r3, PRIMASK
 8011958:	627b      	str	r3, [r7, #36]	@ 0x24
  return(result);
 801195a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 801195c:	64bb      	str	r3, [r7, #72]	@ 0x48
 801195e:	2301      	movs	r3, #1
 8011960:	62bb      	str	r3, [r7, #40]	@ 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8011962:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8011964:	f383 8810 	msr	PRIMASK, r3
}
 8011968:	46c0      	nop			@ (mov r8, r8)
 801196a:	687b      	ldr	r3, [r7, #4]
 801196c:	681b      	ldr	r3, [r3, #0]
 801196e:	681a      	ldr	r2, [r3, #0]
 8011970:	687b      	ldr	r3, [r7, #4]
 8011972:	681b      	ldr	r3, [r3, #0]
 8011974:	494a      	ldr	r1, [pc, #296]	@ (8011aa0 <UART_RxISR_8BIT+0x1b8>)
 8011976:	400a      	ands	r2, r1
 8011978:	601a      	str	r2, [r3, #0]
 801197a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 801197c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 801197e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8011980:	f383 8810 	msr	PRIMASK, r3
}
 8011984:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8011986:	f3ef 8310 	mrs	r3, PRIMASK
 801198a:	633b      	str	r3, [r7, #48]	@ 0x30
  return(result);
 801198c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 801198e:	647b      	str	r3, [r7, #68]	@ 0x44
 8011990:	2301      	movs	r3, #1
 8011992:	637b      	str	r3, [r7, #52]	@ 0x34
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8011994:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8011996:	f383 8810 	msr	PRIMASK, r3
}
 801199a:	46c0      	nop			@ (mov r8, r8)
 801199c:	687b      	ldr	r3, [r7, #4]
 801199e:	681b      	ldr	r3, [r3, #0]
 80119a0:	689a      	ldr	r2, [r3, #8]
 80119a2:	687b      	ldr	r3, [r7, #4]
 80119a4:	681b      	ldr	r3, [r3, #0]
 80119a6:	2101      	movs	r1, #1
 80119a8:	438a      	bics	r2, r1
 80119aa:	609a      	str	r2, [r3, #8]
 80119ac:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80119ae:	63bb      	str	r3, [r7, #56]	@ 0x38
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80119b0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80119b2:	f383 8810 	msr	PRIMASK, r3
}
 80119b6:	46c0      	nop			@ (mov r8, r8)

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 80119b8:	687b      	ldr	r3, [r7, #4]
 80119ba:	228c      	movs	r2, #140	@ 0x8c
 80119bc:	2120      	movs	r1, #32
 80119be:	5099      	str	r1, [r3, r2]

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 80119c0:	687b      	ldr	r3, [r7, #4]
 80119c2:	2200      	movs	r2, #0
 80119c4:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 80119c6:	687b      	ldr	r3, [r7, #4]
 80119c8:	2200      	movs	r2, #0
 80119ca:	671a      	str	r2, [r3, #112]	@ 0x70

      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 80119cc:	687b      	ldr	r3, [r7, #4]
 80119ce:	681b      	ldr	r3, [r3, #0]
 80119d0:	4a34      	ldr	r2, [pc, #208]	@ (8011aa4 <UART_RxISR_8BIT+0x1bc>)
 80119d2:	4293      	cmp	r3, r2
 80119d4:	d01f      	beq.n	8011a16 <UART_RxISR_8BIT+0x12e>
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 80119d6:	687b      	ldr	r3, [r7, #4]
 80119d8:	681b      	ldr	r3, [r3, #0]
 80119da:	685a      	ldr	r2, [r3, #4]
 80119dc:	2380      	movs	r3, #128	@ 0x80
 80119de:	041b      	lsls	r3, r3, #16
 80119e0:	4013      	ands	r3, r2
 80119e2:	d018      	beq.n	8011a16 <UART_RxISR_8BIT+0x12e>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80119e4:	f3ef 8310 	mrs	r3, PRIMASK
 80119e8:	61bb      	str	r3, [r7, #24]
  return(result);
 80119ea:	69bb      	ldr	r3, [r7, #24]
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 80119ec:	643b      	str	r3, [r7, #64]	@ 0x40
 80119ee:	2301      	movs	r3, #1
 80119f0:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80119f2:	69fb      	ldr	r3, [r7, #28]
 80119f4:	f383 8810 	msr	PRIMASK, r3
}
 80119f8:	46c0      	nop			@ (mov r8, r8)
 80119fa:	687b      	ldr	r3, [r7, #4]
 80119fc:	681b      	ldr	r3, [r3, #0]
 80119fe:	681a      	ldr	r2, [r3, #0]
 8011a00:	687b      	ldr	r3, [r7, #4]
 8011a02:	681b      	ldr	r3, [r3, #0]
 8011a04:	4928      	ldr	r1, [pc, #160]	@ (8011aa8 <UART_RxISR_8BIT+0x1c0>)
 8011a06:	400a      	ands	r2, r1
 8011a08:	601a      	str	r2, [r3, #0]
 8011a0a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8011a0c:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8011a0e:	6a3b      	ldr	r3, [r7, #32]
 8011a10:	f383 8810 	msr	PRIMASK, r3
}
 8011a14:	46c0      	nop			@ (mov r8, r8)
        }
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8011a16:	687b      	ldr	r3, [r7, #4]
 8011a18:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8011a1a:	2b01      	cmp	r3, #1
 8011a1c:	d12f      	bne.n	8011a7e <UART_RxISR_8BIT+0x196>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8011a1e:	687b      	ldr	r3, [r7, #4]
 8011a20:	2200      	movs	r2, #0
 8011a22:	66da      	str	r2, [r3, #108]	@ 0x6c
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8011a24:	f3ef 8310 	mrs	r3, PRIMASK
 8011a28:	60fb      	str	r3, [r7, #12]
  return(result);
 8011a2a:	68fb      	ldr	r3, [r7, #12]

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8011a2c:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8011a2e:	2301      	movs	r3, #1
 8011a30:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8011a32:	693b      	ldr	r3, [r7, #16]
 8011a34:	f383 8810 	msr	PRIMASK, r3
}
 8011a38:	46c0      	nop			@ (mov r8, r8)
 8011a3a:	687b      	ldr	r3, [r7, #4]
 8011a3c:	681b      	ldr	r3, [r3, #0]
 8011a3e:	681a      	ldr	r2, [r3, #0]
 8011a40:	687b      	ldr	r3, [r7, #4]
 8011a42:	681b      	ldr	r3, [r3, #0]
 8011a44:	2110      	movs	r1, #16
 8011a46:	438a      	bics	r2, r1
 8011a48:	601a      	str	r2, [r3, #0]
 8011a4a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8011a4c:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8011a4e:	697b      	ldr	r3, [r7, #20]
 8011a50:	f383 8810 	msr	PRIMASK, r3
}
 8011a54:	46c0      	nop			@ (mov r8, r8)

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8011a56:	687b      	ldr	r3, [r7, #4]
 8011a58:	681b      	ldr	r3, [r3, #0]
 8011a5a:	69db      	ldr	r3, [r3, #28]
 8011a5c:	2210      	movs	r2, #16
 8011a5e:	4013      	ands	r3, r2
 8011a60:	2b10      	cmp	r3, #16
 8011a62:	d103      	bne.n	8011a6c <UART_RxISR_8BIT+0x184>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8011a64:	687b      	ldr	r3, [r7, #4]
 8011a66:	681b      	ldr	r3, [r3, #0]
 8011a68:	2210      	movs	r2, #16
 8011a6a:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8011a6c:	687b      	ldr	r3, [r7, #4]
 8011a6e:	225c      	movs	r2, #92	@ 0x5c
 8011a70:	5a9a      	ldrh	r2, [r3, r2]
 8011a72:	687b      	ldr	r3, [r7, #4]
 8011a74:	0011      	movs	r1, r2
 8011a76:	0018      	movs	r0, r3
 8011a78:	f7ff f8d0 	bl	8010c1c <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8011a7c:	e00c      	b.n	8011a98 <UART_RxISR_8BIT+0x1b0>
        HAL_UART_RxCpltCallback(huart);
 8011a7e:	687b      	ldr	r3, [r7, #4]
 8011a80:	0018      	movs	r0, r3
 8011a82:	f7f3 ff61 	bl	8005948 <HAL_UART_RxCpltCallback>
}
 8011a86:	e007      	b.n	8011a98 <UART_RxISR_8BIT+0x1b0>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8011a88:	687b      	ldr	r3, [r7, #4]
 8011a8a:	681b      	ldr	r3, [r3, #0]
 8011a8c:	699a      	ldr	r2, [r3, #24]
 8011a8e:	687b      	ldr	r3, [r7, #4]
 8011a90:	681b      	ldr	r3, [r3, #0]
 8011a92:	2108      	movs	r1, #8
 8011a94:	430a      	orrs	r2, r1
 8011a96:	619a      	str	r2, [r3, #24]
}
 8011a98:	46c0      	nop			@ (mov r8, r8)
 8011a9a:	46bd      	mov	sp, r7
 8011a9c:	b014      	add	sp, #80	@ 0x50
 8011a9e:	bd80      	pop	{r7, pc}
 8011aa0:	fffffedf 	.word	0xfffffedf
 8011aa4:	40008000 	.word	0x40008000
 8011aa8:	fbffffff 	.word	0xfbffffff

08011aac <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 8011aac:	b580      	push	{r7, lr}
 8011aae:	b094      	sub	sp, #80	@ 0x50
 8011ab0:	af00      	add	r7, sp, #0
 8011ab2:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 8011ab4:	204e      	movs	r0, #78	@ 0x4e
 8011ab6:	183b      	adds	r3, r7, r0
 8011ab8:	687a      	ldr	r2, [r7, #4]
 8011aba:	2160      	movs	r1, #96	@ 0x60
 8011abc:	5a52      	ldrh	r2, [r2, r1]
 8011abe:	801a      	strh	r2, [r3, #0]
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8011ac0:	687b      	ldr	r3, [r7, #4]
 8011ac2:	228c      	movs	r2, #140	@ 0x8c
 8011ac4:	589b      	ldr	r3, [r3, r2]
 8011ac6:	2b22      	cmp	r3, #34	@ 0x22
 8011ac8:	d000      	beq.n	8011acc <UART_RxISR_16BIT+0x20>
 8011aca:	e0bf      	b.n	8011c4c <UART_RxISR_16BIT+0x1a0>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8011acc:	687b      	ldr	r3, [r7, #4]
 8011ace:	681b      	ldr	r3, [r3, #0]
 8011ad0:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8011ad2:	214c      	movs	r1, #76	@ 0x4c
 8011ad4:	187b      	adds	r3, r7, r1
 8011ad6:	801a      	strh	r2, [r3, #0]
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 8011ad8:	687b      	ldr	r3, [r7, #4]
 8011ada:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8011adc:	64bb      	str	r3, [r7, #72]	@ 0x48
    *tmp = (uint16_t)(uhdata & uhMask);
 8011ade:	187b      	adds	r3, r7, r1
 8011ae0:	183a      	adds	r2, r7, r0
 8011ae2:	881b      	ldrh	r3, [r3, #0]
 8011ae4:	8812      	ldrh	r2, [r2, #0]
 8011ae6:	4013      	ands	r3, r2
 8011ae8:	b29a      	uxth	r2, r3
 8011aea:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8011aec:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 8011aee:	687b      	ldr	r3, [r7, #4]
 8011af0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8011af2:	1c9a      	adds	r2, r3, #2
 8011af4:	687b      	ldr	r3, [r7, #4]
 8011af6:	659a      	str	r2, [r3, #88]	@ 0x58
    huart->RxXferCount--;
 8011af8:	687b      	ldr	r3, [r7, #4]
 8011afa:	225e      	movs	r2, #94	@ 0x5e
 8011afc:	5a9b      	ldrh	r3, [r3, r2]
 8011afe:	b29b      	uxth	r3, r3
 8011b00:	3b01      	subs	r3, #1
 8011b02:	b299      	uxth	r1, r3
 8011b04:	687b      	ldr	r3, [r7, #4]
 8011b06:	225e      	movs	r2, #94	@ 0x5e
 8011b08:	5299      	strh	r1, [r3, r2]

    if (huart->RxXferCount == 0U)
 8011b0a:	687b      	ldr	r3, [r7, #4]
 8011b0c:	225e      	movs	r2, #94	@ 0x5e
 8011b0e:	5a9b      	ldrh	r3, [r3, r2]
 8011b10:	b29b      	uxth	r3, r3
 8011b12:	2b00      	cmp	r3, #0
 8011b14:	d000      	beq.n	8011b18 <UART_RxISR_16BIT+0x6c>
 8011b16:	e0a1      	b.n	8011c5c <UART_RxISR_16BIT+0x1b0>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8011b18:	f3ef 8310 	mrs	r3, PRIMASK
 8011b1c:	623b      	str	r3, [r7, #32]
  return(result);
 8011b1e:	6a3b      	ldr	r3, [r7, #32]
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8011b20:	647b      	str	r3, [r7, #68]	@ 0x44
 8011b22:	2301      	movs	r3, #1
 8011b24:	627b      	str	r3, [r7, #36]	@ 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8011b26:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011b28:	f383 8810 	msr	PRIMASK, r3
}
 8011b2c:	46c0      	nop			@ (mov r8, r8)
 8011b2e:	687b      	ldr	r3, [r7, #4]
 8011b30:	681b      	ldr	r3, [r3, #0]
 8011b32:	681a      	ldr	r2, [r3, #0]
 8011b34:	687b      	ldr	r3, [r7, #4]
 8011b36:	681b      	ldr	r3, [r3, #0]
 8011b38:	494a      	ldr	r1, [pc, #296]	@ (8011c64 <UART_RxISR_16BIT+0x1b8>)
 8011b3a:	400a      	ands	r2, r1
 8011b3c:	601a      	str	r2, [r3, #0]
 8011b3e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8011b40:	62bb      	str	r3, [r7, #40]	@ 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8011b42:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8011b44:	f383 8810 	msr	PRIMASK, r3
}
 8011b48:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8011b4a:	f3ef 8310 	mrs	r3, PRIMASK
 8011b4e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  return(result);
 8011b50:	6afb      	ldr	r3, [r7, #44]	@ 0x2c

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8011b52:	643b      	str	r3, [r7, #64]	@ 0x40
 8011b54:	2301      	movs	r3, #1
 8011b56:	633b      	str	r3, [r7, #48]	@ 0x30
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8011b58:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8011b5a:	f383 8810 	msr	PRIMASK, r3
}
 8011b5e:	46c0      	nop			@ (mov r8, r8)
 8011b60:	687b      	ldr	r3, [r7, #4]
 8011b62:	681b      	ldr	r3, [r3, #0]
 8011b64:	689a      	ldr	r2, [r3, #8]
 8011b66:	687b      	ldr	r3, [r7, #4]
 8011b68:	681b      	ldr	r3, [r3, #0]
 8011b6a:	2101      	movs	r1, #1
 8011b6c:	438a      	bics	r2, r1
 8011b6e:	609a      	str	r2, [r3, #8]
 8011b70:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8011b72:	637b      	str	r3, [r7, #52]	@ 0x34
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8011b74:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8011b76:	f383 8810 	msr	PRIMASK, r3
}
 8011b7a:	46c0      	nop			@ (mov r8, r8)

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8011b7c:	687b      	ldr	r3, [r7, #4]
 8011b7e:	228c      	movs	r2, #140	@ 0x8c
 8011b80:	2120      	movs	r1, #32
 8011b82:	5099      	str	r1, [r3, r2]

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 8011b84:	687b      	ldr	r3, [r7, #4]
 8011b86:	2200      	movs	r2, #0
 8011b88:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8011b8a:	687b      	ldr	r3, [r7, #4]
 8011b8c:	2200      	movs	r2, #0
 8011b8e:	671a      	str	r2, [r3, #112]	@ 0x70

      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8011b90:	687b      	ldr	r3, [r7, #4]
 8011b92:	681b      	ldr	r3, [r3, #0]
 8011b94:	4a34      	ldr	r2, [pc, #208]	@ (8011c68 <UART_RxISR_16BIT+0x1bc>)
 8011b96:	4293      	cmp	r3, r2
 8011b98:	d01f      	beq.n	8011bda <UART_RxISR_16BIT+0x12e>
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8011b9a:	687b      	ldr	r3, [r7, #4]
 8011b9c:	681b      	ldr	r3, [r3, #0]
 8011b9e:	685a      	ldr	r2, [r3, #4]
 8011ba0:	2380      	movs	r3, #128	@ 0x80
 8011ba2:	041b      	lsls	r3, r3, #16
 8011ba4:	4013      	ands	r3, r2
 8011ba6:	d018      	beq.n	8011bda <UART_RxISR_16BIT+0x12e>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8011ba8:	f3ef 8310 	mrs	r3, PRIMASK
 8011bac:	617b      	str	r3, [r7, #20]
  return(result);
 8011bae:	697b      	ldr	r3, [r7, #20]
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8011bb0:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8011bb2:	2301      	movs	r3, #1
 8011bb4:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8011bb6:	69bb      	ldr	r3, [r7, #24]
 8011bb8:	f383 8810 	msr	PRIMASK, r3
}
 8011bbc:	46c0      	nop			@ (mov r8, r8)
 8011bbe:	687b      	ldr	r3, [r7, #4]
 8011bc0:	681b      	ldr	r3, [r3, #0]
 8011bc2:	681a      	ldr	r2, [r3, #0]
 8011bc4:	687b      	ldr	r3, [r7, #4]
 8011bc6:	681b      	ldr	r3, [r3, #0]
 8011bc8:	4928      	ldr	r1, [pc, #160]	@ (8011c6c <UART_RxISR_16BIT+0x1c0>)
 8011bca:	400a      	ands	r2, r1
 8011bcc:	601a      	str	r2, [r3, #0]
 8011bce:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8011bd0:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8011bd2:	69fb      	ldr	r3, [r7, #28]
 8011bd4:	f383 8810 	msr	PRIMASK, r3
}
 8011bd8:	46c0      	nop			@ (mov r8, r8)
        }
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8011bda:	687b      	ldr	r3, [r7, #4]
 8011bdc:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8011bde:	2b01      	cmp	r3, #1
 8011be0:	d12f      	bne.n	8011c42 <UART_RxISR_16BIT+0x196>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8011be2:	687b      	ldr	r3, [r7, #4]
 8011be4:	2200      	movs	r2, #0
 8011be6:	66da      	str	r2, [r3, #108]	@ 0x6c
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8011be8:	f3ef 8310 	mrs	r3, PRIMASK
 8011bec:	60bb      	str	r3, [r7, #8]
  return(result);
 8011bee:	68bb      	ldr	r3, [r7, #8]

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8011bf0:	63bb      	str	r3, [r7, #56]	@ 0x38
 8011bf2:	2301      	movs	r3, #1
 8011bf4:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8011bf6:	68fb      	ldr	r3, [r7, #12]
 8011bf8:	f383 8810 	msr	PRIMASK, r3
}
 8011bfc:	46c0      	nop			@ (mov r8, r8)
 8011bfe:	687b      	ldr	r3, [r7, #4]
 8011c00:	681b      	ldr	r3, [r3, #0]
 8011c02:	681a      	ldr	r2, [r3, #0]
 8011c04:	687b      	ldr	r3, [r7, #4]
 8011c06:	681b      	ldr	r3, [r3, #0]
 8011c08:	2110      	movs	r1, #16
 8011c0a:	438a      	bics	r2, r1
 8011c0c:	601a      	str	r2, [r3, #0]
 8011c0e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8011c10:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8011c12:	693b      	ldr	r3, [r7, #16]
 8011c14:	f383 8810 	msr	PRIMASK, r3
}
 8011c18:	46c0      	nop			@ (mov r8, r8)

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8011c1a:	687b      	ldr	r3, [r7, #4]
 8011c1c:	681b      	ldr	r3, [r3, #0]
 8011c1e:	69db      	ldr	r3, [r3, #28]
 8011c20:	2210      	movs	r2, #16
 8011c22:	4013      	ands	r3, r2
 8011c24:	2b10      	cmp	r3, #16
 8011c26:	d103      	bne.n	8011c30 <UART_RxISR_16BIT+0x184>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8011c28:	687b      	ldr	r3, [r7, #4]
 8011c2a:	681b      	ldr	r3, [r3, #0]
 8011c2c:	2210      	movs	r2, #16
 8011c2e:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8011c30:	687b      	ldr	r3, [r7, #4]
 8011c32:	225c      	movs	r2, #92	@ 0x5c
 8011c34:	5a9a      	ldrh	r2, [r3, r2]
 8011c36:	687b      	ldr	r3, [r7, #4]
 8011c38:	0011      	movs	r1, r2
 8011c3a:	0018      	movs	r0, r3
 8011c3c:	f7fe ffee 	bl	8010c1c <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8011c40:	e00c      	b.n	8011c5c <UART_RxISR_16BIT+0x1b0>
        HAL_UART_RxCpltCallback(huart);
 8011c42:	687b      	ldr	r3, [r7, #4]
 8011c44:	0018      	movs	r0, r3
 8011c46:	f7f3 fe7f 	bl	8005948 <HAL_UART_RxCpltCallback>
}
 8011c4a:	e007      	b.n	8011c5c <UART_RxISR_16BIT+0x1b0>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8011c4c:	687b      	ldr	r3, [r7, #4]
 8011c4e:	681b      	ldr	r3, [r3, #0]
 8011c50:	699a      	ldr	r2, [r3, #24]
 8011c52:	687b      	ldr	r3, [r7, #4]
 8011c54:	681b      	ldr	r3, [r3, #0]
 8011c56:	2108      	movs	r1, #8
 8011c58:	430a      	orrs	r2, r1
 8011c5a:	619a      	str	r2, [r3, #24]
}
 8011c5c:	46c0      	nop			@ (mov r8, r8)
 8011c5e:	46bd      	mov	sp, r7
 8011c60:	b014      	add	sp, #80	@ 0x50
 8011c62:	bd80      	pop	{r7, pc}
 8011c64:	fffffedf 	.word	0xfffffedf
 8011c68:	40008000 	.word	0x40008000
 8011c6c:	fbffffff 	.word	0xfbffffff

08011c70 <UART_RxISR_8BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 8011c70:	b580      	push	{r7, lr}
 8011c72:	b0a0      	sub	sp, #128	@ 0x80
 8011c74:	af00      	add	r7, sp, #0
 8011c76:	6078      	str	r0, [r7, #4]
  uint16_t  uhMask = huart->Mask;
 8011c78:	237a      	movs	r3, #122	@ 0x7a
 8011c7a:	18fb      	adds	r3, r7, r3
 8011c7c:	687a      	ldr	r2, [r7, #4]
 8011c7e:	2160      	movs	r1, #96	@ 0x60
 8011c80:	5a52      	ldrh	r2, [r2, r1]
 8011c82:	801a      	strh	r2, [r3, #0]
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 8011c84:	687b      	ldr	r3, [r7, #4]
 8011c86:	681b      	ldr	r3, [r3, #0]
 8011c88:	69db      	ldr	r3, [r3, #28]
 8011c8a:	67fb      	str	r3, [r7, #124]	@ 0x7c
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 8011c8c:	687b      	ldr	r3, [r7, #4]
 8011c8e:	681b      	ldr	r3, [r3, #0]
 8011c90:	681b      	ldr	r3, [r3, #0]
 8011c92:	677b      	str	r3, [r7, #116]	@ 0x74
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
 8011c94:	687b      	ldr	r3, [r7, #4]
 8011c96:	681b      	ldr	r3, [r3, #0]
 8011c98:	689b      	ldr	r3, [r3, #8]
 8011c9a:	673b      	str	r3, [r7, #112]	@ 0x70

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8011c9c:	687b      	ldr	r3, [r7, #4]
 8011c9e:	228c      	movs	r2, #140	@ 0x8c
 8011ca0:	589b      	ldr	r3, [r3, r2]
 8011ca2:	2b22      	cmp	r3, #34	@ 0x22
 8011ca4:	d000      	beq.n	8011ca8 <UART_RxISR_8BIT_FIFOEN+0x38>
 8011ca6:	e16a      	b.n	8011f7e <UART_RxISR_8BIT_FIFOEN+0x30e>
  {
    nb_rx_data = huart->NbRxDataToProcess;
 8011ca8:	236e      	movs	r3, #110	@ 0x6e
 8011caa:	18fb      	adds	r3, r7, r3
 8011cac:	687a      	ldr	r2, [r7, #4]
 8011cae:	2168      	movs	r1, #104	@ 0x68
 8011cb0:	5a52      	ldrh	r2, [r2, r1]
 8011cb2:	801a      	strh	r2, [r3, #0]
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 8011cb4:	e111      	b.n	8011eda <UART_RxISR_8BIT_FIFOEN+0x26a>
    {
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8011cb6:	687b      	ldr	r3, [r7, #4]
 8011cb8:	681b      	ldr	r3, [r3, #0]
 8011cba:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8011cbc:	216c      	movs	r1, #108	@ 0x6c
 8011cbe:	187b      	adds	r3, r7, r1
 8011cc0:	801a      	strh	r2, [r3, #0]
      *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 8011cc2:	187b      	adds	r3, r7, r1
 8011cc4:	881b      	ldrh	r3, [r3, #0]
 8011cc6:	b2da      	uxtb	r2, r3
 8011cc8:	237a      	movs	r3, #122	@ 0x7a
 8011cca:	18fb      	adds	r3, r7, r3
 8011ccc:	881b      	ldrh	r3, [r3, #0]
 8011cce:	b2d9      	uxtb	r1, r3
 8011cd0:	687b      	ldr	r3, [r7, #4]
 8011cd2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8011cd4:	400a      	ands	r2, r1
 8011cd6:	b2d2      	uxtb	r2, r2
 8011cd8:	701a      	strb	r2, [r3, #0]
      huart->pRxBuffPtr++;
 8011cda:	687b      	ldr	r3, [r7, #4]
 8011cdc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8011cde:	1c5a      	adds	r2, r3, #1
 8011ce0:	687b      	ldr	r3, [r7, #4]
 8011ce2:	659a      	str	r2, [r3, #88]	@ 0x58
      huart->RxXferCount--;
 8011ce4:	687b      	ldr	r3, [r7, #4]
 8011ce6:	225e      	movs	r2, #94	@ 0x5e
 8011ce8:	5a9b      	ldrh	r3, [r3, r2]
 8011cea:	b29b      	uxth	r3, r3
 8011cec:	3b01      	subs	r3, #1
 8011cee:	b299      	uxth	r1, r3
 8011cf0:	687b      	ldr	r3, [r7, #4]
 8011cf2:	225e      	movs	r2, #94	@ 0x5e
 8011cf4:	5299      	strh	r1, [r3, r2]
      isrflags = READ_REG(huart->Instance->ISR);
 8011cf6:	687b      	ldr	r3, [r7, #4]
 8011cf8:	681b      	ldr	r3, [r3, #0]
 8011cfa:	69db      	ldr	r3, [r3, #28]
 8011cfc:	67fb      	str	r3, [r7, #124]	@ 0x7c

      /* If some non blocking errors occurred */
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 8011cfe:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8011d00:	2207      	movs	r2, #7
 8011d02:	4013      	ands	r3, r2
 8011d04:	d049      	beq.n	8011d9a <UART_RxISR_8BIT_FIFOEN+0x12a>
      {
        /* UART parity error interrupt occurred -------------------------------------*/
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8011d06:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8011d08:	2201      	movs	r2, #1
 8011d0a:	4013      	ands	r3, r2
 8011d0c:	d010      	beq.n	8011d30 <UART_RxISR_8BIT_FIFOEN+0xc0>
 8011d0e:	6f7a      	ldr	r2, [r7, #116]	@ 0x74
 8011d10:	2380      	movs	r3, #128	@ 0x80
 8011d12:	005b      	lsls	r3, r3, #1
 8011d14:	4013      	ands	r3, r2
 8011d16:	d00b      	beq.n	8011d30 <UART_RxISR_8BIT_FIFOEN+0xc0>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8011d18:	687b      	ldr	r3, [r7, #4]
 8011d1a:	681b      	ldr	r3, [r3, #0]
 8011d1c:	2201      	movs	r2, #1
 8011d1e:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_PE;
 8011d20:	687b      	ldr	r3, [r7, #4]
 8011d22:	2290      	movs	r2, #144	@ 0x90
 8011d24:	589b      	ldr	r3, [r3, r2]
 8011d26:	2201      	movs	r2, #1
 8011d28:	431a      	orrs	r2, r3
 8011d2a:	687b      	ldr	r3, [r7, #4]
 8011d2c:	2190      	movs	r1, #144	@ 0x90
 8011d2e:	505a      	str	r2, [r3, r1]
        }

        /* UART frame error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8011d30:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8011d32:	2202      	movs	r2, #2
 8011d34:	4013      	ands	r3, r2
 8011d36:	d00f      	beq.n	8011d58 <UART_RxISR_8BIT_FIFOEN+0xe8>
 8011d38:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8011d3a:	2201      	movs	r2, #1
 8011d3c:	4013      	ands	r3, r2
 8011d3e:	d00b      	beq.n	8011d58 <UART_RxISR_8BIT_FIFOEN+0xe8>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8011d40:	687b      	ldr	r3, [r7, #4]
 8011d42:	681b      	ldr	r3, [r3, #0]
 8011d44:	2202      	movs	r2, #2
 8011d46:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_FE;
 8011d48:	687b      	ldr	r3, [r7, #4]
 8011d4a:	2290      	movs	r2, #144	@ 0x90
 8011d4c:	589b      	ldr	r3, [r3, r2]
 8011d4e:	2204      	movs	r2, #4
 8011d50:	431a      	orrs	r2, r3
 8011d52:	687b      	ldr	r3, [r7, #4]
 8011d54:	2190      	movs	r1, #144	@ 0x90
 8011d56:	505a      	str	r2, [r3, r1]
        }

        /* UART noise error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8011d58:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8011d5a:	2204      	movs	r2, #4
 8011d5c:	4013      	ands	r3, r2
 8011d5e:	d00f      	beq.n	8011d80 <UART_RxISR_8BIT_FIFOEN+0x110>
 8011d60:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8011d62:	2201      	movs	r2, #1
 8011d64:	4013      	ands	r3, r2
 8011d66:	d00b      	beq.n	8011d80 <UART_RxISR_8BIT_FIFOEN+0x110>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8011d68:	687b      	ldr	r3, [r7, #4]
 8011d6a:	681b      	ldr	r3, [r3, #0]
 8011d6c:	2204      	movs	r2, #4
 8011d6e:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_NE;
 8011d70:	687b      	ldr	r3, [r7, #4]
 8011d72:	2290      	movs	r2, #144	@ 0x90
 8011d74:	589b      	ldr	r3, [r3, r2]
 8011d76:	2202      	movs	r2, #2
 8011d78:	431a      	orrs	r2, r3
 8011d7a:	687b      	ldr	r3, [r7, #4]
 8011d7c:	2190      	movs	r1, #144	@ 0x90
 8011d7e:	505a      	str	r2, [r3, r1]
        }

        /* Call UART Error Call back function if need be ----------------------------*/
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8011d80:	687b      	ldr	r3, [r7, #4]
 8011d82:	2290      	movs	r2, #144	@ 0x90
 8011d84:	589b      	ldr	r3, [r3, r2]
 8011d86:	2b00      	cmp	r3, #0
 8011d88:	d007      	beq.n	8011d9a <UART_RxISR_8BIT_FIFOEN+0x12a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8011d8a:	687b      	ldr	r3, [r7, #4]
 8011d8c:	0018      	movs	r0, r3
 8011d8e:	f7fe ff3d 	bl	8010c0c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 8011d92:	687b      	ldr	r3, [r7, #4]
 8011d94:	2290      	movs	r2, #144	@ 0x90
 8011d96:	2100      	movs	r1, #0
 8011d98:	5099      	str	r1, [r3, r2]
        }
      }

      if (huart->RxXferCount == 0U)
 8011d9a:	687b      	ldr	r3, [r7, #4]
 8011d9c:	225e      	movs	r2, #94	@ 0x5e
 8011d9e:	5a9b      	ldrh	r3, [r3, r2]
 8011da0:	b29b      	uxth	r3, r3
 8011da2:	2b00      	cmp	r3, #0
 8011da4:	d000      	beq.n	8011da8 <UART_RxISR_8BIT_FIFOEN+0x138>
 8011da6:	e098      	b.n	8011eda <UART_RxISR_8BIT_FIFOEN+0x26a>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8011da8:	f3ef 8310 	mrs	r3, PRIMASK
 8011dac:	63bb      	str	r3, [r7, #56]	@ 0x38
  return(result);
 8011dae:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
      {
        /* Disable the UART Parity Error Interrupt and RXFT interrupt*/
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8011db0:	66bb      	str	r3, [r7, #104]	@ 0x68
 8011db2:	2301      	movs	r3, #1
 8011db4:	63fb      	str	r3, [r7, #60]	@ 0x3c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8011db6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8011db8:	f383 8810 	msr	PRIMASK, r3
}
 8011dbc:	46c0      	nop			@ (mov r8, r8)
 8011dbe:	687b      	ldr	r3, [r7, #4]
 8011dc0:	681b      	ldr	r3, [r3, #0]
 8011dc2:	681a      	ldr	r2, [r3, #0]
 8011dc4:	687b      	ldr	r3, [r7, #4]
 8011dc6:	681b      	ldr	r3, [r3, #0]
 8011dc8:	4973      	ldr	r1, [pc, #460]	@ (8011f98 <UART_RxISR_8BIT_FIFOEN+0x328>)
 8011dca:	400a      	ands	r2, r1
 8011dcc:	601a      	str	r2, [r3, #0]
 8011dce:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8011dd0:	643b      	str	r3, [r7, #64]	@ 0x40
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8011dd2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8011dd4:	f383 8810 	msr	PRIMASK, r3
}
 8011dd8:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8011dda:	f3ef 8310 	mrs	r3, PRIMASK
 8011dde:	647b      	str	r3, [r7, #68]	@ 0x44
  return(result);
 8011de0:	6c7b      	ldr	r3, [r7, #68]	@ 0x44

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error)
           and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8011de2:	667b      	str	r3, [r7, #100]	@ 0x64
 8011de4:	2301      	movs	r3, #1
 8011de6:	64bb      	str	r3, [r7, #72]	@ 0x48
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8011de8:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8011dea:	f383 8810 	msr	PRIMASK, r3
}
 8011dee:	46c0      	nop			@ (mov r8, r8)
 8011df0:	687b      	ldr	r3, [r7, #4]
 8011df2:	681b      	ldr	r3, [r3, #0]
 8011df4:	689a      	ldr	r2, [r3, #8]
 8011df6:	687b      	ldr	r3, [r7, #4]
 8011df8:	681b      	ldr	r3, [r3, #0]
 8011dfa:	4968      	ldr	r1, [pc, #416]	@ (8011f9c <UART_RxISR_8BIT_FIFOEN+0x32c>)
 8011dfc:	400a      	ands	r2, r1
 8011dfe:	609a      	str	r2, [r3, #8]
 8011e00:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8011e02:	64fb      	str	r3, [r7, #76]	@ 0x4c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8011e04:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8011e06:	f383 8810 	msr	PRIMASK, r3
}
 8011e0a:	46c0      	nop			@ (mov r8, r8)

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8011e0c:	687b      	ldr	r3, [r7, #4]
 8011e0e:	228c      	movs	r2, #140	@ 0x8c
 8011e10:	2120      	movs	r1, #32
 8011e12:	5099      	str	r1, [r3, r2]

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8011e14:	687b      	ldr	r3, [r7, #4]
 8011e16:	2200      	movs	r2, #0
 8011e18:	675a      	str	r2, [r3, #116]	@ 0x74

        /* Initialize type of RxEvent to Transfer Complete */
        huart->RxEventType = HAL_UART_RXEVENT_TC;
 8011e1a:	687b      	ldr	r3, [r7, #4]
 8011e1c:	2200      	movs	r2, #0
 8011e1e:	671a      	str	r2, [r3, #112]	@ 0x70

        if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8011e20:	687b      	ldr	r3, [r7, #4]
 8011e22:	681b      	ldr	r3, [r3, #0]
 8011e24:	4a5e      	ldr	r2, [pc, #376]	@ (8011fa0 <UART_RxISR_8BIT_FIFOEN+0x330>)
 8011e26:	4293      	cmp	r3, r2
 8011e28:	d01f      	beq.n	8011e6a <UART_RxISR_8BIT_FIFOEN+0x1fa>
        {
          /* Check that USART RTOEN bit is set */
          if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8011e2a:	687b      	ldr	r3, [r7, #4]
 8011e2c:	681b      	ldr	r3, [r3, #0]
 8011e2e:	685a      	ldr	r2, [r3, #4]
 8011e30:	2380      	movs	r3, #128	@ 0x80
 8011e32:	041b      	lsls	r3, r3, #16
 8011e34:	4013      	ands	r3, r2
 8011e36:	d018      	beq.n	8011e6a <UART_RxISR_8BIT_FIFOEN+0x1fa>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8011e38:	f3ef 8310 	mrs	r3, PRIMASK
 8011e3c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  return(result);
 8011e3e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
          {
            /* Enable the UART Receiver Timeout Interrupt */
            ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8011e40:	663b      	str	r3, [r7, #96]	@ 0x60
 8011e42:	2301      	movs	r3, #1
 8011e44:	633b      	str	r3, [r7, #48]	@ 0x30
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8011e46:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8011e48:	f383 8810 	msr	PRIMASK, r3
}
 8011e4c:	46c0      	nop			@ (mov r8, r8)
 8011e4e:	687b      	ldr	r3, [r7, #4]
 8011e50:	681b      	ldr	r3, [r3, #0]
 8011e52:	681a      	ldr	r2, [r3, #0]
 8011e54:	687b      	ldr	r3, [r7, #4]
 8011e56:	681b      	ldr	r3, [r3, #0]
 8011e58:	4952      	ldr	r1, [pc, #328]	@ (8011fa4 <UART_RxISR_8BIT_FIFOEN+0x334>)
 8011e5a:	400a      	ands	r2, r1
 8011e5c:	601a      	str	r2, [r3, #0]
 8011e5e:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8011e60:	637b      	str	r3, [r7, #52]	@ 0x34
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8011e62:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8011e64:	f383 8810 	msr	PRIMASK, r3
}
 8011e68:	46c0      	nop			@ (mov r8, r8)
          }
        }

        /* Check current reception Mode :
           If Reception till IDLE event has been selected : */
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8011e6a:	687b      	ldr	r3, [r7, #4]
 8011e6c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8011e6e:	2b01      	cmp	r3, #1
 8011e70:	d12f      	bne.n	8011ed2 <UART_RxISR_8BIT_FIFOEN+0x262>
        {
          /* Set reception type to Standard */
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8011e72:	687b      	ldr	r3, [r7, #4]
 8011e74:	2200      	movs	r2, #0
 8011e76:	66da      	str	r2, [r3, #108]	@ 0x6c
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8011e78:	f3ef 8310 	mrs	r3, PRIMASK
 8011e7c:	623b      	str	r3, [r7, #32]
  return(result);
 8011e7e:	6a3b      	ldr	r3, [r7, #32]

          /* Disable IDLE interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8011e80:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8011e82:	2301      	movs	r3, #1
 8011e84:	627b      	str	r3, [r7, #36]	@ 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8011e86:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011e88:	f383 8810 	msr	PRIMASK, r3
}
 8011e8c:	46c0      	nop			@ (mov r8, r8)
 8011e8e:	687b      	ldr	r3, [r7, #4]
 8011e90:	681b      	ldr	r3, [r3, #0]
 8011e92:	681a      	ldr	r2, [r3, #0]
 8011e94:	687b      	ldr	r3, [r7, #4]
 8011e96:	681b      	ldr	r3, [r3, #0]
 8011e98:	2110      	movs	r1, #16
 8011e9a:	438a      	bics	r2, r1
 8011e9c:	601a      	str	r2, [r3, #0]
 8011e9e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8011ea0:	62bb      	str	r3, [r7, #40]	@ 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8011ea2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8011ea4:	f383 8810 	msr	PRIMASK, r3
}
 8011ea8:	46c0      	nop			@ (mov r8, r8)

          if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8011eaa:	687b      	ldr	r3, [r7, #4]
 8011eac:	681b      	ldr	r3, [r3, #0]
 8011eae:	69db      	ldr	r3, [r3, #28]
 8011eb0:	2210      	movs	r2, #16
 8011eb2:	4013      	ands	r3, r2
 8011eb4:	2b10      	cmp	r3, #16
 8011eb6:	d103      	bne.n	8011ec0 <UART_RxISR_8BIT_FIFOEN+0x250>
          {
            /* Clear IDLE Flag */
            __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8011eb8:	687b      	ldr	r3, [r7, #4]
 8011eba:	681b      	ldr	r3, [r3, #0]
 8011ebc:	2210      	movs	r2, #16
 8011ebe:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx Event callback*/
          huart->RxEventCallback(huart, huart->RxXferSize);
#else
          /*Call legacy weak Rx Event callback*/
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8011ec0:	687b      	ldr	r3, [r7, #4]
 8011ec2:	225c      	movs	r2, #92	@ 0x5c
 8011ec4:	5a9a      	ldrh	r2, [r3, r2]
 8011ec6:	687b      	ldr	r3, [r7, #4]
 8011ec8:	0011      	movs	r1, r2
 8011eca:	0018      	movs	r0, r3
 8011ecc:	f7fe fea6 	bl	8010c1c <HAL_UARTEx_RxEventCallback>
 8011ed0:	e003      	b.n	8011eda <UART_RxISR_8BIT_FIFOEN+0x26a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx complete callback*/
          huart->RxCpltCallback(huart);
#else
          /*Call legacy weak Rx complete callback*/
          HAL_UART_RxCpltCallback(huart);
 8011ed2:	687b      	ldr	r3, [r7, #4]
 8011ed4:	0018      	movs	r0, r3
 8011ed6:	f7f3 fd37 	bl	8005948 <HAL_UART_RxCpltCallback>
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 8011eda:	236e      	movs	r3, #110	@ 0x6e
 8011edc:	18fb      	adds	r3, r7, r3
 8011ede:	881b      	ldrh	r3, [r3, #0]
 8011ee0:	2b00      	cmp	r3, #0
 8011ee2:	d004      	beq.n	8011eee <UART_RxISR_8BIT_FIFOEN+0x27e>
 8011ee4:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8011ee6:	2220      	movs	r2, #32
 8011ee8:	4013      	ands	r3, r2
 8011eea:	d000      	beq.n	8011eee <UART_RxISR_8BIT_FIFOEN+0x27e>
 8011eec:	e6e3      	b.n	8011cb6 <UART_RxISR_8BIT_FIFOEN+0x46>

    /* When remaining number of bytes to receive is less than the RX FIFO
    threshold, next incoming frames are processed as if FIFO mode was
    disabled (i.e. one interrupt per received frame).
    */
    rxdatacount = huart->RxXferCount;
 8011eee:	205a      	movs	r0, #90	@ 0x5a
 8011ef0:	183b      	adds	r3, r7, r0
 8011ef2:	687a      	ldr	r2, [r7, #4]
 8011ef4:	215e      	movs	r1, #94	@ 0x5e
 8011ef6:	5a52      	ldrh	r2, [r2, r1]
 8011ef8:	801a      	strh	r2, [r3, #0]
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 8011efa:	0001      	movs	r1, r0
 8011efc:	187b      	adds	r3, r7, r1
 8011efe:	881b      	ldrh	r3, [r3, #0]
 8011f00:	2b00      	cmp	r3, #0
 8011f02:	d044      	beq.n	8011f8e <UART_RxISR_8BIT_FIFOEN+0x31e>
 8011f04:	687b      	ldr	r3, [r7, #4]
 8011f06:	2268      	movs	r2, #104	@ 0x68
 8011f08:	5a9b      	ldrh	r3, [r3, r2]
 8011f0a:	187a      	adds	r2, r7, r1
 8011f0c:	8812      	ldrh	r2, [r2, #0]
 8011f0e:	429a      	cmp	r2, r3
 8011f10:	d23d      	bcs.n	8011f8e <UART_RxISR_8BIT_FIFOEN+0x31e>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8011f12:	f3ef 8310 	mrs	r3, PRIMASK
 8011f16:	60bb      	str	r3, [r7, #8]
  return(result);
 8011f18:	68bb      	ldr	r3, [r7, #8]
    {
      /* Disable the UART RXFT interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 8011f1a:	657b      	str	r3, [r7, #84]	@ 0x54
 8011f1c:	2301      	movs	r3, #1
 8011f1e:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8011f20:	68fb      	ldr	r3, [r7, #12]
 8011f22:	f383 8810 	msr	PRIMASK, r3
}
 8011f26:	46c0      	nop			@ (mov r8, r8)
 8011f28:	687b      	ldr	r3, [r7, #4]
 8011f2a:	681b      	ldr	r3, [r3, #0]
 8011f2c:	689a      	ldr	r2, [r3, #8]
 8011f2e:	687b      	ldr	r3, [r7, #4]
 8011f30:	681b      	ldr	r3, [r3, #0]
 8011f32:	491d      	ldr	r1, [pc, #116]	@ (8011fa8 <UART_RxISR_8BIT_FIFOEN+0x338>)
 8011f34:	400a      	ands	r2, r1
 8011f36:	609a      	str	r2, [r3, #8]
 8011f38:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8011f3a:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8011f3c:	693b      	ldr	r3, [r7, #16]
 8011f3e:	f383 8810 	msr	PRIMASK, r3
}
 8011f42:	46c0      	nop			@ (mov r8, r8)

      /* Update the RxISR function pointer */
      huart->RxISR = UART_RxISR_8BIT;
 8011f44:	687b      	ldr	r3, [r7, #4]
 8011f46:	4a19      	ldr	r2, [pc, #100]	@ (8011fac <UART_RxISR_8BIT_FIFOEN+0x33c>)
 8011f48:	675a      	str	r2, [r3, #116]	@ 0x74
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8011f4a:	f3ef 8310 	mrs	r3, PRIMASK
 8011f4e:	617b      	str	r3, [r7, #20]
  return(result);
 8011f50:	697b      	ldr	r3, [r7, #20]

      /* Enable the UART Data Register Not Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 8011f52:	653b      	str	r3, [r7, #80]	@ 0x50
 8011f54:	2301      	movs	r3, #1
 8011f56:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8011f58:	69bb      	ldr	r3, [r7, #24]
 8011f5a:	f383 8810 	msr	PRIMASK, r3
}
 8011f5e:	46c0      	nop			@ (mov r8, r8)
 8011f60:	687b      	ldr	r3, [r7, #4]
 8011f62:	681b      	ldr	r3, [r3, #0]
 8011f64:	681a      	ldr	r2, [r3, #0]
 8011f66:	687b      	ldr	r3, [r7, #4]
 8011f68:	681b      	ldr	r3, [r3, #0]
 8011f6a:	2120      	movs	r1, #32
 8011f6c:	430a      	orrs	r2, r1
 8011f6e:	601a      	str	r2, [r3, #0]
 8011f70:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8011f72:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8011f74:	69fb      	ldr	r3, [r7, #28]
 8011f76:	f383 8810 	msr	PRIMASK, r3
}
 8011f7a:	46c0      	nop			@ (mov r8, r8)
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8011f7c:	e007      	b.n	8011f8e <UART_RxISR_8BIT_FIFOEN+0x31e>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8011f7e:	687b      	ldr	r3, [r7, #4]
 8011f80:	681b      	ldr	r3, [r3, #0]
 8011f82:	699a      	ldr	r2, [r3, #24]
 8011f84:	687b      	ldr	r3, [r7, #4]
 8011f86:	681b      	ldr	r3, [r3, #0]
 8011f88:	2108      	movs	r1, #8
 8011f8a:	430a      	orrs	r2, r1
 8011f8c:	619a      	str	r2, [r3, #24]
}
 8011f8e:	46c0      	nop			@ (mov r8, r8)
 8011f90:	46bd      	mov	sp, r7
 8011f92:	b020      	add	sp, #128	@ 0x80
 8011f94:	bd80      	pop	{r7, pc}
 8011f96:	46c0      	nop			@ (mov r8, r8)
 8011f98:	fffffeff 	.word	0xfffffeff
 8011f9c:	effffffe 	.word	0xeffffffe
 8011fa0:	40008000 	.word	0x40008000
 8011fa4:	fbffffff 	.word	0xfbffffff
 8011fa8:	efffffff 	.word	0xefffffff
 8011fac:	080118e9 	.word	0x080118e9

08011fb0 <UART_RxISR_16BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 8011fb0:	b580      	push	{r7, lr}
 8011fb2:	b0a2      	sub	sp, #136	@ 0x88
 8011fb4:	af00      	add	r7, sp, #0
 8011fb6:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t  uhMask = huart->Mask;
 8011fb8:	2382      	movs	r3, #130	@ 0x82
 8011fba:	18fb      	adds	r3, r7, r3
 8011fbc:	687a      	ldr	r2, [r7, #4]
 8011fbe:	2160      	movs	r1, #96	@ 0x60
 8011fc0:	5a52      	ldrh	r2, [r2, r1]
 8011fc2:	801a      	strh	r2, [r3, #0]
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 8011fc4:	687b      	ldr	r3, [r7, #4]
 8011fc6:	681b      	ldr	r3, [r3, #0]
 8011fc8:	69db      	ldr	r3, [r3, #28]
 8011fca:	2284      	movs	r2, #132	@ 0x84
 8011fcc:	18ba      	adds	r2, r7, r2
 8011fce:	6013      	str	r3, [r2, #0]
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 8011fd0:	687b      	ldr	r3, [r7, #4]
 8011fd2:	681b      	ldr	r3, [r3, #0]
 8011fd4:	681b      	ldr	r3, [r3, #0]
 8011fd6:	67fb      	str	r3, [r7, #124]	@ 0x7c
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
 8011fd8:	687b      	ldr	r3, [r7, #4]
 8011fda:	681b      	ldr	r3, [r3, #0]
 8011fdc:	689b      	ldr	r3, [r3, #8]
 8011fde:	67bb      	str	r3, [r7, #120]	@ 0x78

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8011fe0:	687b      	ldr	r3, [r7, #4]
 8011fe2:	228c      	movs	r2, #140	@ 0x8c
 8011fe4:	589b      	ldr	r3, [r3, r2]
 8011fe6:	2b22      	cmp	r3, #34	@ 0x22
 8011fe8:	d000      	beq.n	8011fec <UART_RxISR_16BIT_FIFOEN+0x3c>
 8011fea:	e174      	b.n	80122d6 <UART_RxISR_16BIT_FIFOEN+0x326>
  {
    nb_rx_data = huart->NbRxDataToProcess;
 8011fec:	2376      	movs	r3, #118	@ 0x76
 8011fee:	18fb      	adds	r3, r7, r3
 8011ff0:	687a      	ldr	r2, [r7, #4]
 8011ff2:	2168      	movs	r1, #104	@ 0x68
 8011ff4:	5a52      	ldrh	r2, [r2, r1]
 8011ff6:	801a      	strh	r2, [r3, #0]
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 8011ff8:	e119      	b.n	801222e <UART_RxISR_16BIT_FIFOEN+0x27e>
    {
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8011ffa:	687b      	ldr	r3, [r7, #4]
 8011ffc:	681b      	ldr	r3, [r3, #0]
 8011ffe:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8012000:	2174      	movs	r1, #116	@ 0x74
 8012002:	187b      	adds	r3, r7, r1
 8012004:	801a      	strh	r2, [r3, #0]
      tmp = (uint16_t *) huart->pRxBuffPtr ;
 8012006:	687b      	ldr	r3, [r7, #4]
 8012008:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 801200a:	673b      	str	r3, [r7, #112]	@ 0x70
      *tmp = (uint16_t)(uhdata & uhMask);
 801200c:	187b      	adds	r3, r7, r1
 801200e:	2282      	movs	r2, #130	@ 0x82
 8012010:	18ba      	adds	r2, r7, r2
 8012012:	881b      	ldrh	r3, [r3, #0]
 8012014:	8812      	ldrh	r2, [r2, #0]
 8012016:	4013      	ands	r3, r2
 8012018:	b29a      	uxth	r2, r3
 801201a:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 801201c:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 801201e:	687b      	ldr	r3, [r7, #4]
 8012020:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8012022:	1c9a      	adds	r2, r3, #2
 8012024:	687b      	ldr	r3, [r7, #4]
 8012026:	659a      	str	r2, [r3, #88]	@ 0x58
      huart->RxXferCount--;
 8012028:	687b      	ldr	r3, [r7, #4]
 801202a:	225e      	movs	r2, #94	@ 0x5e
 801202c:	5a9b      	ldrh	r3, [r3, r2]
 801202e:	b29b      	uxth	r3, r3
 8012030:	3b01      	subs	r3, #1
 8012032:	b299      	uxth	r1, r3
 8012034:	687b      	ldr	r3, [r7, #4]
 8012036:	225e      	movs	r2, #94	@ 0x5e
 8012038:	5299      	strh	r1, [r3, r2]
      isrflags = READ_REG(huart->Instance->ISR);
 801203a:	687b      	ldr	r3, [r7, #4]
 801203c:	681b      	ldr	r3, [r3, #0]
 801203e:	69db      	ldr	r3, [r3, #28]
 8012040:	2184      	movs	r1, #132	@ 0x84
 8012042:	187a      	adds	r2, r7, r1
 8012044:	6013      	str	r3, [r2, #0]

      /* If some non blocking errors occurred */
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 8012046:	187b      	adds	r3, r7, r1
 8012048:	681b      	ldr	r3, [r3, #0]
 801204a:	2207      	movs	r2, #7
 801204c:	4013      	ands	r3, r2
 801204e:	d04e      	beq.n	80120ee <UART_RxISR_16BIT_FIFOEN+0x13e>
      {
        /* UART parity error interrupt occurred -------------------------------------*/
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8012050:	187b      	adds	r3, r7, r1
 8012052:	681b      	ldr	r3, [r3, #0]
 8012054:	2201      	movs	r2, #1
 8012056:	4013      	ands	r3, r2
 8012058:	d010      	beq.n	801207c <UART_RxISR_16BIT_FIFOEN+0xcc>
 801205a:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 801205c:	2380      	movs	r3, #128	@ 0x80
 801205e:	005b      	lsls	r3, r3, #1
 8012060:	4013      	ands	r3, r2
 8012062:	d00b      	beq.n	801207c <UART_RxISR_16BIT_FIFOEN+0xcc>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8012064:	687b      	ldr	r3, [r7, #4]
 8012066:	681b      	ldr	r3, [r3, #0]
 8012068:	2201      	movs	r2, #1
 801206a:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_PE;
 801206c:	687b      	ldr	r3, [r7, #4]
 801206e:	2290      	movs	r2, #144	@ 0x90
 8012070:	589b      	ldr	r3, [r3, r2]
 8012072:	2201      	movs	r2, #1
 8012074:	431a      	orrs	r2, r3
 8012076:	687b      	ldr	r3, [r7, #4]
 8012078:	2190      	movs	r1, #144	@ 0x90
 801207a:	505a      	str	r2, [r3, r1]
        }

        /* UART frame error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 801207c:	2384      	movs	r3, #132	@ 0x84
 801207e:	18fb      	adds	r3, r7, r3
 8012080:	681b      	ldr	r3, [r3, #0]
 8012082:	2202      	movs	r2, #2
 8012084:	4013      	ands	r3, r2
 8012086:	d00f      	beq.n	80120a8 <UART_RxISR_16BIT_FIFOEN+0xf8>
 8012088:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 801208a:	2201      	movs	r2, #1
 801208c:	4013      	ands	r3, r2
 801208e:	d00b      	beq.n	80120a8 <UART_RxISR_16BIT_FIFOEN+0xf8>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8012090:	687b      	ldr	r3, [r7, #4]
 8012092:	681b      	ldr	r3, [r3, #0]
 8012094:	2202      	movs	r2, #2
 8012096:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_FE;
 8012098:	687b      	ldr	r3, [r7, #4]
 801209a:	2290      	movs	r2, #144	@ 0x90
 801209c:	589b      	ldr	r3, [r3, r2]
 801209e:	2204      	movs	r2, #4
 80120a0:	431a      	orrs	r2, r3
 80120a2:	687b      	ldr	r3, [r7, #4]
 80120a4:	2190      	movs	r1, #144	@ 0x90
 80120a6:	505a      	str	r2, [r3, r1]
        }

        /* UART noise error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80120a8:	2384      	movs	r3, #132	@ 0x84
 80120aa:	18fb      	adds	r3, r7, r3
 80120ac:	681b      	ldr	r3, [r3, #0]
 80120ae:	2204      	movs	r2, #4
 80120b0:	4013      	ands	r3, r2
 80120b2:	d00f      	beq.n	80120d4 <UART_RxISR_16BIT_FIFOEN+0x124>
 80120b4:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80120b6:	2201      	movs	r2, #1
 80120b8:	4013      	ands	r3, r2
 80120ba:	d00b      	beq.n	80120d4 <UART_RxISR_16BIT_FIFOEN+0x124>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 80120bc:	687b      	ldr	r3, [r7, #4]
 80120be:	681b      	ldr	r3, [r3, #0]
 80120c0:	2204      	movs	r2, #4
 80120c2:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_NE;
 80120c4:	687b      	ldr	r3, [r7, #4]
 80120c6:	2290      	movs	r2, #144	@ 0x90
 80120c8:	589b      	ldr	r3, [r3, r2]
 80120ca:	2202      	movs	r2, #2
 80120cc:	431a      	orrs	r2, r3
 80120ce:	687b      	ldr	r3, [r7, #4]
 80120d0:	2190      	movs	r1, #144	@ 0x90
 80120d2:	505a      	str	r2, [r3, r1]
        }

        /* Call UART Error Call back function if need be ----------------------------*/
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80120d4:	687b      	ldr	r3, [r7, #4]
 80120d6:	2290      	movs	r2, #144	@ 0x90
 80120d8:	589b      	ldr	r3, [r3, r2]
 80120da:	2b00      	cmp	r3, #0
 80120dc:	d007      	beq.n	80120ee <UART_RxISR_16BIT_FIFOEN+0x13e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80120de:	687b      	ldr	r3, [r7, #4]
 80120e0:	0018      	movs	r0, r3
 80120e2:	f7fe fd93 	bl	8010c0c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 80120e6:	687b      	ldr	r3, [r7, #4]
 80120e8:	2290      	movs	r2, #144	@ 0x90
 80120ea:	2100      	movs	r1, #0
 80120ec:	5099      	str	r1, [r3, r2]
        }
      }

      if (huart->RxXferCount == 0U)
 80120ee:	687b      	ldr	r3, [r7, #4]
 80120f0:	225e      	movs	r2, #94	@ 0x5e
 80120f2:	5a9b      	ldrh	r3, [r3, r2]
 80120f4:	b29b      	uxth	r3, r3
 80120f6:	2b00      	cmp	r3, #0
 80120f8:	d000      	beq.n	80120fc <UART_RxISR_16BIT_FIFOEN+0x14c>
 80120fa:	e098      	b.n	801222e <UART_RxISR_16BIT_FIFOEN+0x27e>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80120fc:	f3ef 8310 	mrs	r3, PRIMASK
 8012100:	63fb      	str	r3, [r7, #60]	@ 0x3c
  return(result);
 8012102:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
      {
        /* Disable the UART Parity Error Interrupt and RXFT interrupt*/
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8012104:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8012106:	2301      	movs	r3, #1
 8012108:	643b      	str	r3, [r7, #64]	@ 0x40
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 801210a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 801210c:	f383 8810 	msr	PRIMASK, r3
}
 8012110:	46c0      	nop			@ (mov r8, r8)
 8012112:	687b      	ldr	r3, [r7, #4]
 8012114:	681b      	ldr	r3, [r3, #0]
 8012116:	681a      	ldr	r2, [r3, #0]
 8012118:	687b      	ldr	r3, [r7, #4]
 801211a:	681b      	ldr	r3, [r3, #0]
 801211c:	4974      	ldr	r1, [pc, #464]	@ (80122f0 <UART_RxISR_16BIT_FIFOEN+0x340>)
 801211e:	400a      	ands	r2, r1
 8012120:	601a      	str	r2, [r3, #0]
 8012122:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8012124:	647b      	str	r3, [r7, #68]	@ 0x44
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8012126:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8012128:	f383 8810 	msr	PRIMASK, r3
}
 801212c:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 801212e:	f3ef 8310 	mrs	r3, PRIMASK
 8012132:	64bb      	str	r3, [r7, #72]	@ 0x48
  return(result);
 8012134:	6cbb      	ldr	r3, [r7, #72]	@ 0x48

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error)
           and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8012136:	66bb      	str	r3, [r7, #104]	@ 0x68
 8012138:	2301      	movs	r3, #1
 801213a:	64fb      	str	r3, [r7, #76]	@ 0x4c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 801213c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 801213e:	f383 8810 	msr	PRIMASK, r3
}
 8012142:	46c0      	nop			@ (mov r8, r8)
 8012144:	687b      	ldr	r3, [r7, #4]
 8012146:	681b      	ldr	r3, [r3, #0]
 8012148:	689a      	ldr	r2, [r3, #8]
 801214a:	687b      	ldr	r3, [r7, #4]
 801214c:	681b      	ldr	r3, [r3, #0]
 801214e:	4969      	ldr	r1, [pc, #420]	@ (80122f4 <UART_RxISR_16BIT_FIFOEN+0x344>)
 8012150:	400a      	ands	r2, r1
 8012152:	609a      	str	r2, [r3, #8]
 8012154:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8012156:	653b      	str	r3, [r7, #80]	@ 0x50
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8012158:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 801215a:	f383 8810 	msr	PRIMASK, r3
}
 801215e:	46c0      	nop			@ (mov r8, r8)

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8012160:	687b      	ldr	r3, [r7, #4]
 8012162:	228c      	movs	r2, #140	@ 0x8c
 8012164:	2120      	movs	r1, #32
 8012166:	5099      	str	r1, [r3, r2]

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8012168:	687b      	ldr	r3, [r7, #4]
 801216a:	2200      	movs	r2, #0
 801216c:	675a      	str	r2, [r3, #116]	@ 0x74

        /* Initialize type of RxEvent to Transfer Complete */
        huart->RxEventType = HAL_UART_RXEVENT_TC;
 801216e:	687b      	ldr	r3, [r7, #4]
 8012170:	2200      	movs	r2, #0
 8012172:	671a      	str	r2, [r3, #112]	@ 0x70

        if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8012174:	687b      	ldr	r3, [r7, #4]
 8012176:	681b      	ldr	r3, [r3, #0]
 8012178:	4a5f      	ldr	r2, [pc, #380]	@ (80122f8 <UART_RxISR_16BIT_FIFOEN+0x348>)
 801217a:	4293      	cmp	r3, r2
 801217c:	d01f      	beq.n	80121be <UART_RxISR_16BIT_FIFOEN+0x20e>
        {
          /* Check that USART RTOEN bit is set */
          if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 801217e:	687b      	ldr	r3, [r7, #4]
 8012180:	681b      	ldr	r3, [r3, #0]
 8012182:	685a      	ldr	r2, [r3, #4]
 8012184:	2380      	movs	r3, #128	@ 0x80
 8012186:	041b      	lsls	r3, r3, #16
 8012188:	4013      	ands	r3, r2
 801218a:	d018      	beq.n	80121be <UART_RxISR_16BIT_FIFOEN+0x20e>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 801218c:	f3ef 8310 	mrs	r3, PRIMASK
 8012190:	633b      	str	r3, [r7, #48]	@ 0x30
  return(result);
 8012192:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
          {
            /* Enable the UART Receiver Timeout Interrupt */
            ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8012194:	667b      	str	r3, [r7, #100]	@ 0x64
 8012196:	2301      	movs	r3, #1
 8012198:	637b      	str	r3, [r7, #52]	@ 0x34
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 801219a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801219c:	f383 8810 	msr	PRIMASK, r3
}
 80121a0:	46c0      	nop			@ (mov r8, r8)
 80121a2:	687b      	ldr	r3, [r7, #4]
 80121a4:	681b      	ldr	r3, [r3, #0]
 80121a6:	681a      	ldr	r2, [r3, #0]
 80121a8:	687b      	ldr	r3, [r7, #4]
 80121aa:	681b      	ldr	r3, [r3, #0]
 80121ac:	4953      	ldr	r1, [pc, #332]	@ (80122fc <UART_RxISR_16BIT_FIFOEN+0x34c>)
 80121ae:	400a      	ands	r2, r1
 80121b0:	601a      	str	r2, [r3, #0]
 80121b2:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80121b4:	63bb      	str	r3, [r7, #56]	@ 0x38
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80121b6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80121b8:	f383 8810 	msr	PRIMASK, r3
}
 80121bc:	46c0      	nop			@ (mov r8, r8)
          }
        }

        /* Check current reception Mode :
           If Reception till IDLE event has been selected : */
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80121be:	687b      	ldr	r3, [r7, #4]
 80121c0:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80121c2:	2b01      	cmp	r3, #1
 80121c4:	d12f      	bne.n	8012226 <UART_RxISR_16BIT_FIFOEN+0x276>
        {
          /* Set reception type to Standard */
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80121c6:	687b      	ldr	r3, [r7, #4]
 80121c8:	2200      	movs	r2, #0
 80121ca:	66da      	str	r2, [r3, #108]	@ 0x6c
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80121cc:	f3ef 8310 	mrs	r3, PRIMASK
 80121d0:	627b      	str	r3, [r7, #36]	@ 0x24
  return(result);
 80121d2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24

          /* Disable IDLE interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80121d4:	663b      	str	r3, [r7, #96]	@ 0x60
 80121d6:	2301      	movs	r3, #1
 80121d8:	62bb      	str	r3, [r7, #40]	@ 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80121da:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80121dc:	f383 8810 	msr	PRIMASK, r3
}
 80121e0:	46c0      	nop			@ (mov r8, r8)
 80121e2:	687b      	ldr	r3, [r7, #4]
 80121e4:	681b      	ldr	r3, [r3, #0]
 80121e6:	681a      	ldr	r2, [r3, #0]
 80121e8:	687b      	ldr	r3, [r7, #4]
 80121ea:	681b      	ldr	r3, [r3, #0]
 80121ec:	2110      	movs	r1, #16
 80121ee:	438a      	bics	r2, r1
 80121f0:	601a      	str	r2, [r3, #0]
 80121f2:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80121f4:	62fb      	str	r3, [r7, #44]	@ 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80121f6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80121f8:	f383 8810 	msr	PRIMASK, r3
}
 80121fc:	46c0      	nop			@ (mov r8, r8)

          if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 80121fe:	687b      	ldr	r3, [r7, #4]
 8012200:	681b      	ldr	r3, [r3, #0]
 8012202:	69db      	ldr	r3, [r3, #28]
 8012204:	2210      	movs	r2, #16
 8012206:	4013      	ands	r3, r2
 8012208:	2b10      	cmp	r3, #16
 801220a:	d103      	bne.n	8012214 <UART_RxISR_16BIT_FIFOEN+0x264>
          {
            /* Clear IDLE Flag */
            __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 801220c:	687b      	ldr	r3, [r7, #4]
 801220e:	681b      	ldr	r3, [r3, #0]
 8012210:	2210      	movs	r2, #16
 8012212:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx Event callback*/
          huart->RxEventCallback(huart, huart->RxXferSize);
#else
          /*Call legacy weak Rx Event callback*/
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8012214:	687b      	ldr	r3, [r7, #4]
 8012216:	225c      	movs	r2, #92	@ 0x5c
 8012218:	5a9a      	ldrh	r2, [r3, r2]
 801221a:	687b      	ldr	r3, [r7, #4]
 801221c:	0011      	movs	r1, r2
 801221e:	0018      	movs	r0, r3
 8012220:	f7fe fcfc 	bl	8010c1c <HAL_UARTEx_RxEventCallback>
 8012224:	e003      	b.n	801222e <UART_RxISR_16BIT_FIFOEN+0x27e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx complete callback*/
          huart->RxCpltCallback(huart);
#else
          /*Call legacy weak Rx complete callback*/
          HAL_UART_RxCpltCallback(huart);
 8012226:	687b      	ldr	r3, [r7, #4]
 8012228:	0018      	movs	r0, r3
 801222a:	f7f3 fb8d 	bl	8005948 <HAL_UART_RxCpltCallback>
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 801222e:	2376      	movs	r3, #118	@ 0x76
 8012230:	18fb      	adds	r3, r7, r3
 8012232:	881b      	ldrh	r3, [r3, #0]
 8012234:	2b00      	cmp	r3, #0
 8012236:	d006      	beq.n	8012246 <UART_RxISR_16BIT_FIFOEN+0x296>
 8012238:	2384      	movs	r3, #132	@ 0x84
 801223a:	18fb      	adds	r3, r7, r3
 801223c:	681b      	ldr	r3, [r3, #0]
 801223e:	2220      	movs	r2, #32
 8012240:	4013      	ands	r3, r2
 8012242:	d000      	beq.n	8012246 <UART_RxISR_16BIT_FIFOEN+0x296>
 8012244:	e6d9      	b.n	8011ffa <UART_RxISR_16BIT_FIFOEN+0x4a>

    /* When remaining number of bytes to receive is less than the RX FIFO
    threshold, next incoming frames are processed as if FIFO mode was
    disabled (i.e. one interrupt per received frame).
    */
    rxdatacount = huart->RxXferCount;
 8012246:	205e      	movs	r0, #94	@ 0x5e
 8012248:	183b      	adds	r3, r7, r0
 801224a:	687a      	ldr	r2, [r7, #4]
 801224c:	215e      	movs	r1, #94	@ 0x5e
 801224e:	5a52      	ldrh	r2, [r2, r1]
 8012250:	801a      	strh	r2, [r3, #0]
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 8012252:	0001      	movs	r1, r0
 8012254:	187b      	adds	r3, r7, r1
 8012256:	881b      	ldrh	r3, [r3, #0]
 8012258:	2b00      	cmp	r3, #0
 801225a:	d044      	beq.n	80122e6 <UART_RxISR_16BIT_FIFOEN+0x336>
 801225c:	687b      	ldr	r3, [r7, #4]
 801225e:	2268      	movs	r2, #104	@ 0x68
 8012260:	5a9b      	ldrh	r3, [r3, r2]
 8012262:	187a      	adds	r2, r7, r1
 8012264:	8812      	ldrh	r2, [r2, #0]
 8012266:	429a      	cmp	r2, r3
 8012268:	d23d      	bcs.n	80122e6 <UART_RxISR_16BIT_FIFOEN+0x336>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 801226a:	f3ef 8310 	mrs	r3, PRIMASK
 801226e:	60fb      	str	r3, [r7, #12]
  return(result);
 8012270:	68fb      	ldr	r3, [r7, #12]
    {
      /* Disable the UART RXFT interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 8012272:	65bb      	str	r3, [r7, #88]	@ 0x58
 8012274:	2301      	movs	r3, #1
 8012276:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8012278:	693b      	ldr	r3, [r7, #16]
 801227a:	f383 8810 	msr	PRIMASK, r3
}
 801227e:	46c0      	nop			@ (mov r8, r8)
 8012280:	687b      	ldr	r3, [r7, #4]
 8012282:	681b      	ldr	r3, [r3, #0]
 8012284:	689a      	ldr	r2, [r3, #8]
 8012286:	687b      	ldr	r3, [r7, #4]
 8012288:	681b      	ldr	r3, [r3, #0]
 801228a:	491d      	ldr	r1, [pc, #116]	@ (8012300 <UART_RxISR_16BIT_FIFOEN+0x350>)
 801228c:	400a      	ands	r2, r1
 801228e:	609a      	str	r2, [r3, #8]
 8012290:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8012292:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8012294:	697b      	ldr	r3, [r7, #20]
 8012296:	f383 8810 	msr	PRIMASK, r3
}
 801229a:	46c0      	nop			@ (mov r8, r8)

      /* Update the RxISR function pointer */
      huart->RxISR = UART_RxISR_16BIT;
 801229c:	687b      	ldr	r3, [r7, #4]
 801229e:	4a19      	ldr	r2, [pc, #100]	@ (8012304 <UART_RxISR_16BIT_FIFOEN+0x354>)
 80122a0:	675a      	str	r2, [r3, #116]	@ 0x74
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80122a2:	f3ef 8310 	mrs	r3, PRIMASK
 80122a6:	61bb      	str	r3, [r7, #24]
  return(result);
 80122a8:	69bb      	ldr	r3, [r7, #24]

      /* Enable the UART Data Register Not Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 80122aa:	657b      	str	r3, [r7, #84]	@ 0x54
 80122ac:	2301      	movs	r3, #1
 80122ae:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80122b0:	69fb      	ldr	r3, [r7, #28]
 80122b2:	f383 8810 	msr	PRIMASK, r3
}
 80122b6:	46c0      	nop			@ (mov r8, r8)
 80122b8:	687b      	ldr	r3, [r7, #4]
 80122ba:	681b      	ldr	r3, [r3, #0]
 80122bc:	681a      	ldr	r2, [r3, #0]
 80122be:	687b      	ldr	r3, [r7, #4]
 80122c0:	681b      	ldr	r3, [r3, #0]
 80122c2:	2120      	movs	r1, #32
 80122c4:	430a      	orrs	r2, r1
 80122c6:	601a      	str	r2, [r3, #0]
 80122c8:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80122ca:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80122cc:	6a3b      	ldr	r3, [r7, #32]
 80122ce:	f383 8810 	msr	PRIMASK, r3
}
 80122d2:	46c0      	nop			@ (mov r8, r8)
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 80122d4:	e007      	b.n	80122e6 <UART_RxISR_16BIT_FIFOEN+0x336>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 80122d6:	687b      	ldr	r3, [r7, #4]
 80122d8:	681b      	ldr	r3, [r3, #0]
 80122da:	699a      	ldr	r2, [r3, #24]
 80122dc:	687b      	ldr	r3, [r7, #4]
 80122de:	681b      	ldr	r3, [r3, #0]
 80122e0:	2108      	movs	r1, #8
 80122e2:	430a      	orrs	r2, r1
 80122e4:	619a      	str	r2, [r3, #24]
}
 80122e6:	46c0      	nop			@ (mov r8, r8)
 80122e8:	46bd      	mov	sp, r7
 80122ea:	b022      	add	sp, #136	@ 0x88
 80122ec:	bd80      	pop	{r7, pc}
 80122ee:	46c0      	nop			@ (mov r8, r8)
 80122f0:	fffffeff 	.word	0xfffffeff
 80122f4:	effffffe 	.word	0xeffffffe
 80122f8:	40008000 	.word	0x40008000
 80122fc:	fbffffff 	.word	0xfbffffff
 8012300:	efffffff 	.word	0xefffffff
 8012304:	08011aad 	.word	0x08011aad

08012308 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 8012308:	b580      	push	{r7, lr}
 801230a:	b082      	sub	sp, #8
 801230c:	af00      	add	r7, sp, #0
 801230e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 8012310:	46c0      	nop			@ (mov r8, r8)
 8012312:	46bd      	mov	sp, r7
 8012314:	b002      	add	sp, #8
 8012316:	bd80      	pop	{r7, pc}

08012318 <HAL_UARTEx_RxFifoFullCallback>:
  * @brief  UART RX Fifo full callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_RxFifoFullCallback(UART_HandleTypeDef *huart)
{
 8012318:	b580      	push	{r7, lr}
 801231a:	b082      	sub	sp, #8
 801231c:	af00      	add	r7, sp, #0
 801231e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxFifoFullCallback can be implemented in the user file.
   */
}
 8012320:	46c0      	nop			@ (mov r8, r8)
 8012322:	46bd      	mov	sp, r7
 8012324:	b002      	add	sp, #8
 8012326:	bd80      	pop	{r7, pc}

08012328 <HAL_UARTEx_TxFifoEmptyCallback>:
  * @brief  UART TX Fifo empty callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_TxFifoEmptyCallback(UART_HandleTypeDef *huart)
{
 8012328:	b580      	push	{r7, lr}
 801232a:	b082      	sub	sp, #8
 801232c:	af00      	add	r7, sp, #0
 801232e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_TxFifoEmptyCallback can be implemented in the user file.
   */
}
 8012330:	46c0      	nop			@ (mov r8, r8)
 8012332:	46bd      	mov	sp, r7
 8012334:	b002      	add	sp, #8
 8012336:	bd80      	pop	{r7, pc}

08012338 <HAL_UARTEx_EnableFifoMode>:
  * @brief  Enable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_EnableFifoMode(UART_HandleTypeDef *huart)
{
 8012338:	b580      	push	{r7, lr}
 801233a:	b084      	sub	sp, #16
 801233c:	af00      	add	r7, sp, #0
 801233e:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 8012340:	687b      	ldr	r3, [r7, #4]
 8012342:	2284      	movs	r2, #132	@ 0x84
 8012344:	5c9b      	ldrb	r3, [r3, r2]
 8012346:	2b01      	cmp	r3, #1
 8012348:	d101      	bne.n	801234e <HAL_UARTEx_EnableFifoMode+0x16>
 801234a:	2302      	movs	r3, #2
 801234c:	e02d      	b.n	80123aa <HAL_UARTEx_EnableFifoMode+0x72>
 801234e:	687b      	ldr	r3, [r7, #4]
 8012350:	2284      	movs	r2, #132	@ 0x84
 8012352:	2101      	movs	r1, #1
 8012354:	5499      	strb	r1, [r3, r2]

  huart->gState = HAL_UART_STATE_BUSY;
 8012356:	687b      	ldr	r3, [r7, #4]
 8012358:	2288      	movs	r2, #136	@ 0x88
 801235a:	2124      	movs	r1, #36	@ 0x24
 801235c:	5099      	str	r1, [r3, r2]

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 801235e:	687b      	ldr	r3, [r7, #4]
 8012360:	681b      	ldr	r3, [r3, #0]
 8012362:	681b      	ldr	r3, [r3, #0]
 8012364:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8012366:	687b      	ldr	r3, [r7, #4]
 8012368:	681b      	ldr	r3, [r3, #0]
 801236a:	681a      	ldr	r2, [r3, #0]
 801236c:	687b      	ldr	r3, [r7, #4]
 801236e:	681b      	ldr	r3, [r3, #0]
 8012370:	2101      	movs	r1, #1
 8012372:	438a      	bics	r2, r1
 8012374:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  SET_BIT(tmpcr1, USART_CR1_FIFOEN);
 8012376:	68fb      	ldr	r3, [r7, #12]
 8012378:	2280      	movs	r2, #128	@ 0x80
 801237a:	0592      	lsls	r2, r2, #22
 801237c:	4313      	orrs	r3, r2
 801237e:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_ENABLE;
 8012380:	687b      	ldr	r3, [r7, #4]
 8012382:	2280      	movs	r2, #128	@ 0x80
 8012384:	0592      	lsls	r2, r2, #22
 8012386:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8012388:	687b      	ldr	r3, [r7, #4]
 801238a:	681b      	ldr	r3, [r3, #0]
 801238c:	68fa      	ldr	r2, [r7, #12]
 801238e:	601a      	str	r2, [r3, #0]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8012390:	687b      	ldr	r3, [r7, #4]
 8012392:	0018      	movs	r0, r3
 8012394:	f000 f88e 	bl	80124b4 <UARTEx_SetNbDataToProcess>

  huart->gState = HAL_UART_STATE_READY;
 8012398:	687b      	ldr	r3, [r7, #4]
 801239a:	2288      	movs	r2, #136	@ 0x88
 801239c:	2120      	movs	r1, #32
 801239e:	5099      	str	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80123a0:	687b      	ldr	r3, [r7, #4]
 80123a2:	2284      	movs	r2, #132	@ 0x84
 80123a4:	2100      	movs	r1, #0
 80123a6:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80123a8:	2300      	movs	r3, #0
}
 80123aa:	0018      	movs	r0, r3
 80123ac:	46bd      	mov	sp, r7
 80123ae:	b004      	add	sp, #16
 80123b0:	bd80      	pop	{r7, pc}

080123b2 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 80123b2:	b580      	push	{r7, lr}
 80123b4:	b084      	sub	sp, #16
 80123b6:	af00      	add	r7, sp, #0
 80123b8:	6078      	str	r0, [r7, #4]
 80123ba:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 80123bc:	687b      	ldr	r3, [r7, #4]
 80123be:	2284      	movs	r2, #132	@ 0x84
 80123c0:	5c9b      	ldrb	r3, [r3, r2]
 80123c2:	2b01      	cmp	r3, #1
 80123c4:	d101      	bne.n	80123ca <HAL_UARTEx_SetTxFifoThreshold+0x18>
 80123c6:	2302      	movs	r3, #2
 80123c8:	e02e      	b.n	8012428 <HAL_UARTEx_SetTxFifoThreshold+0x76>
 80123ca:	687b      	ldr	r3, [r7, #4]
 80123cc:	2284      	movs	r2, #132	@ 0x84
 80123ce:	2101      	movs	r1, #1
 80123d0:	5499      	strb	r1, [r3, r2]

  huart->gState = HAL_UART_STATE_BUSY;
 80123d2:	687b      	ldr	r3, [r7, #4]
 80123d4:	2288      	movs	r2, #136	@ 0x88
 80123d6:	2124      	movs	r1, #36	@ 0x24
 80123d8:	5099      	str	r1, [r3, r2]

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80123da:	687b      	ldr	r3, [r7, #4]
 80123dc:	681b      	ldr	r3, [r3, #0]
 80123de:	681b      	ldr	r3, [r3, #0]
 80123e0:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 80123e2:	687b      	ldr	r3, [r7, #4]
 80123e4:	681b      	ldr	r3, [r3, #0]
 80123e6:	681a      	ldr	r2, [r3, #0]
 80123e8:	687b      	ldr	r3, [r7, #4]
 80123ea:	681b      	ldr	r3, [r3, #0]
 80123ec:	2101      	movs	r1, #1
 80123ee:	438a      	bics	r2, r1
 80123f0:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 80123f2:	687b      	ldr	r3, [r7, #4]
 80123f4:	681b      	ldr	r3, [r3, #0]
 80123f6:	689b      	ldr	r3, [r3, #8]
 80123f8:	00db      	lsls	r3, r3, #3
 80123fa:	08d9      	lsrs	r1, r3, #3
 80123fc:	687b      	ldr	r3, [r7, #4]
 80123fe:	681b      	ldr	r3, [r3, #0]
 8012400:	683a      	ldr	r2, [r7, #0]
 8012402:	430a      	orrs	r2, r1
 8012404:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8012406:	687b      	ldr	r3, [r7, #4]
 8012408:	0018      	movs	r0, r3
 801240a:	f000 f853 	bl	80124b4 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 801240e:	687b      	ldr	r3, [r7, #4]
 8012410:	681b      	ldr	r3, [r3, #0]
 8012412:	68fa      	ldr	r2, [r7, #12]
 8012414:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8012416:	687b      	ldr	r3, [r7, #4]
 8012418:	2288      	movs	r2, #136	@ 0x88
 801241a:	2120      	movs	r1, #32
 801241c:	5099      	str	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 801241e:	687b      	ldr	r3, [r7, #4]
 8012420:	2284      	movs	r2, #132	@ 0x84
 8012422:	2100      	movs	r1, #0
 8012424:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8012426:	2300      	movs	r3, #0
}
 8012428:	0018      	movs	r0, r3
 801242a:	46bd      	mov	sp, r7
 801242c:	b004      	add	sp, #16
 801242e:	bd80      	pop	{r7, pc}

08012430 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8012430:	b580      	push	{r7, lr}
 8012432:	b084      	sub	sp, #16
 8012434:	af00      	add	r7, sp, #0
 8012436:	6078      	str	r0, [r7, #4]
 8012438:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 801243a:	687b      	ldr	r3, [r7, #4]
 801243c:	2284      	movs	r2, #132	@ 0x84
 801243e:	5c9b      	ldrb	r3, [r3, r2]
 8012440:	2b01      	cmp	r3, #1
 8012442:	d101      	bne.n	8012448 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 8012444:	2302      	movs	r3, #2
 8012446:	e02f      	b.n	80124a8 <HAL_UARTEx_SetRxFifoThreshold+0x78>
 8012448:	687b      	ldr	r3, [r7, #4]
 801244a:	2284      	movs	r2, #132	@ 0x84
 801244c:	2101      	movs	r1, #1
 801244e:	5499      	strb	r1, [r3, r2]

  huart->gState = HAL_UART_STATE_BUSY;
 8012450:	687b      	ldr	r3, [r7, #4]
 8012452:	2288      	movs	r2, #136	@ 0x88
 8012454:	2124      	movs	r1, #36	@ 0x24
 8012456:	5099      	str	r1, [r3, r2]

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8012458:	687b      	ldr	r3, [r7, #4]
 801245a:	681b      	ldr	r3, [r3, #0]
 801245c:	681b      	ldr	r3, [r3, #0]
 801245e:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8012460:	687b      	ldr	r3, [r7, #4]
 8012462:	681b      	ldr	r3, [r3, #0]
 8012464:	681a      	ldr	r2, [r3, #0]
 8012466:	687b      	ldr	r3, [r7, #4]
 8012468:	681b      	ldr	r3, [r3, #0]
 801246a:	2101      	movs	r1, #1
 801246c:	438a      	bics	r2, r1
 801246e:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8012470:	687b      	ldr	r3, [r7, #4]
 8012472:	681b      	ldr	r3, [r3, #0]
 8012474:	689b      	ldr	r3, [r3, #8]
 8012476:	4a0e      	ldr	r2, [pc, #56]	@ (80124b0 <HAL_UARTEx_SetRxFifoThreshold+0x80>)
 8012478:	4013      	ands	r3, r2
 801247a:	0019      	movs	r1, r3
 801247c:	687b      	ldr	r3, [r7, #4]
 801247e:	681b      	ldr	r3, [r3, #0]
 8012480:	683a      	ldr	r2, [r7, #0]
 8012482:	430a      	orrs	r2, r1
 8012484:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8012486:	687b      	ldr	r3, [r7, #4]
 8012488:	0018      	movs	r0, r3
 801248a:	f000 f813 	bl	80124b4 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 801248e:	687b      	ldr	r3, [r7, #4]
 8012490:	681b      	ldr	r3, [r3, #0]
 8012492:	68fa      	ldr	r2, [r7, #12]
 8012494:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8012496:	687b      	ldr	r3, [r7, #4]
 8012498:	2288      	movs	r2, #136	@ 0x88
 801249a:	2120      	movs	r1, #32
 801249c:	5099      	str	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 801249e:	687b      	ldr	r3, [r7, #4]
 80124a0:	2284      	movs	r2, #132	@ 0x84
 80124a2:	2100      	movs	r1, #0
 80124a4:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80124a6:	2300      	movs	r3, #0
}
 80124a8:	0018      	movs	r0, r3
 80124aa:	46bd      	mov	sp, r7
 80124ac:	b004      	add	sp, #16
 80124ae:	bd80      	pop	{r7, pc}
 80124b0:	f1ffffff 	.word	0xf1ffffff

080124b4 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 80124b4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80124b6:	b085      	sub	sp, #20
 80124b8:	af00      	add	r7, sp, #0
 80124ba:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 80124bc:	687b      	ldr	r3, [r7, #4]
 80124be:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80124c0:	2b00      	cmp	r3, #0
 80124c2:	d108      	bne.n	80124d6 <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 80124c4:	687b      	ldr	r3, [r7, #4]
 80124c6:	226a      	movs	r2, #106	@ 0x6a
 80124c8:	2101      	movs	r1, #1
 80124ca:	5299      	strh	r1, [r3, r2]
    huart->NbRxDataToProcess = 1U;
 80124cc:	687b      	ldr	r3, [r7, #4]
 80124ce:	2268      	movs	r2, #104	@ 0x68
 80124d0:	2101      	movs	r1, #1
 80124d2:	5299      	strh	r1, [r3, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 80124d4:	e043      	b.n	801255e <UARTEx_SetNbDataToProcess+0xaa>
    rx_fifo_depth = RX_FIFO_DEPTH;
 80124d6:	260f      	movs	r6, #15
 80124d8:	19bb      	adds	r3, r7, r6
 80124da:	2208      	movs	r2, #8
 80124dc:	701a      	strb	r2, [r3, #0]
    tx_fifo_depth = TX_FIFO_DEPTH;
 80124de:	200e      	movs	r0, #14
 80124e0:	183b      	adds	r3, r7, r0
 80124e2:	2208      	movs	r2, #8
 80124e4:	701a      	strb	r2, [r3, #0]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 80124e6:	687b      	ldr	r3, [r7, #4]
 80124e8:	681b      	ldr	r3, [r3, #0]
 80124ea:	689b      	ldr	r3, [r3, #8]
 80124ec:	0e5b      	lsrs	r3, r3, #25
 80124ee:	b2da      	uxtb	r2, r3
 80124f0:	240d      	movs	r4, #13
 80124f2:	193b      	adds	r3, r7, r4
 80124f4:	2107      	movs	r1, #7
 80124f6:	400a      	ands	r2, r1
 80124f8:	701a      	strb	r2, [r3, #0]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 80124fa:	687b      	ldr	r3, [r7, #4]
 80124fc:	681b      	ldr	r3, [r3, #0]
 80124fe:	689b      	ldr	r3, [r3, #8]
 8012500:	0f5b      	lsrs	r3, r3, #29
 8012502:	b2da      	uxtb	r2, r3
 8012504:	250c      	movs	r5, #12
 8012506:	197b      	adds	r3, r7, r5
 8012508:	2107      	movs	r1, #7
 801250a:	400a      	ands	r2, r1
 801250c:	701a      	strb	r2, [r3, #0]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 801250e:	183b      	adds	r3, r7, r0
 8012510:	781b      	ldrb	r3, [r3, #0]
 8012512:	197a      	adds	r2, r7, r5
 8012514:	7812      	ldrb	r2, [r2, #0]
 8012516:	4914      	ldr	r1, [pc, #80]	@ (8012568 <UARTEx_SetNbDataToProcess+0xb4>)
 8012518:	5c8a      	ldrb	r2, [r1, r2]
 801251a:	435a      	muls	r2, r3
 801251c:	0010      	movs	r0, r2
                               (uint16_t)denominator[tx_fifo_threshold];
 801251e:	197b      	adds	r3, r7, r5
 8012520:	781b      	ldrb	r3, [r3, #0]
 8012522:	4a12      	ldr	r2, [pc, #72]	@ (801256c <UARTEx_SetNbDataToProcess+0xb8>)
 8012524:	5cd3      	ldrb	r3, [r2, r3]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8012526:	0019      	movs	r1, r3
 8012528:	f7ed fe94 	bl	8000254 <__divsi3>
 801252c:	0003      	movs	r3, r0
 801252e:	b299      	uxth	r1, r3
 8012530:	687b      	ldr	r3, [r7, #4]
 8012532:	226a      	movs	r2, #106	@ 0x6a
 8012534:	5299      	strh	r1, [r3, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8012536:	19bb      	adds	r3, r7, r6
 8012538:	781b      	ldrb	r3, [r3, #0]
 801253a:	193a      	adds	r2, r7, r4
 801253c:	7812      	ldrb	r2, [r2, #0]
 801253e:	490a      	ldr	r1, [pc, #40]	@ (8012568 <UARTEx_SetNbDataToProcess+0xb4>)
 8012540:	5c8a      	ldrb	r2, [r1, r2]
 8012542:	435a      	muls	r2, r3
 8012544:	0010      	movs	r0, r2
                               (uint16_t)denominator[rx_fifo_threshold];
 8012546:	193b      	adds	r3, r7, r4
 8012548:	781b      	ldrb	r3, [r3, #0]
 801254a:	4a08      	ldr	r2, [pc, #32]	@ (801256c <UARTEx_SetNbDataToProcess+0xb8>)
 801254c:	5cd3      	ldrb	r3, [r2, r3]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 801254e:	0019      	movs	r1, r3
 8012550:	f7ed fe80 	bl	8000254 <__divsi3>
 8012554:	0003      	movs	r3, r0
 8012556:	b299      	uxth	r1, r3
 8012558:	687b      	ldr	r3, [r7, #4]
 801255a:	2268      	movs	r2, #104	@ 0x68
 801255c:	5299      	strh	r1, [r3, r2]
}
 801255e:	46c0      	nop			@ (mov r8, r8)
 8012560:	46bd      	mov	sp, r7
 8012562:	b005      	add	sp, #20
 8012564:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8012566:	46c0      	nop			@ (mov r8, r8)
 8012568:	08017394 	.word	0x08017394
 801256c:	0801739c 	.word	0x0801739c

08012570 <atof>:
 8012570:	b510      	push	{r4, lr}
 8012572:	2100      	movs	r1, #0
 8012574:	f000 fe24 	bl	80131c0 <strtod>
 8012578:	bd10      	pop	{r4, pc}

0801257a <atoi>:
 801257a:	b510      	push	{r4, lr}
 801257c:	220a      	movs	r2, #10
 801257e:	2100      	movs	r1, #0
 8012580:	f000 feb6 	bl	80132f0 <strtol>
 8012584:	bd10      	pop	{r4, pc}

08012586 <atol>:
 8012586:	b510      	push	{r4, lr}
 8012588:	220a      	movs	r2, #10
 801258a:	2100      	movs	r1, #0
 801258c:	f000 feb0 	bl	80132f0 <strtol>
 8012590:	bd10      	pop	{r4, pc}
	...

08012594 <sulp>:
 8012594:	b570      	push	{r4, r5, r6, lr}
 8012596:	0016      	movs	r6, r2
 8012598:	000d      	movs	r5, r1
 801259a:	f003 fd5d 	bl	8016058 <__ulp>
 801259e:	2e00      	cmp	r6, #0
 80125a0:	d00d      	beq.n	80125be <sulp+0x2a>
 80125a2:	236b      	movs	r3, #107	@ 0x6b
 80125a4:	006a      	lsls	r2, r5, #1
 80125a6:	0d52      	lsrs	r2, r2, #21
 80125a8:	1a9b      	subs	r3, r3, r2
 80125aa:	2b00      	cmp	r3, #0
 80125ac:	dd07      	ble.n	80125be <sulp+0x2a>
 80125ae:	2400      	movs	r4, #0
 80125b0:	4a03      	ldr	r2, [pc, #12]	@ (80125c0 <sulp+0x2c>)
 80125b2:	051b      	lsls	r3, r3, #20
 80125b4:	189d      	adds	r5, r3, r2
 80125b6:	002b      	movs	r3, r5
 80125b8:	0022      	movs	r2, r4
 80125ba:	f7f0 f9b7 	bl	800292c <__aeabi_dmul>
 80125be:	bd70      	pop	{r4, r5, r6, pc}
 80125c0:	3ff00000 	.word	0x3ff00000

080125c4 <_strtod_l>:
 80125c4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80125c6:	b0a3      	sub	sp, #140	@ 0x8c
 80125c8:	921b      	str	r2, [sp, #108]	@ 0x6c
 80125ca:	2200      	movs	r2, #0
 80125cc:	2600      	movs	r6, #0
 80125ce:	2700      	movs	r7, #0
 80125d0:	9005      	str	r0, [sp, #20]
 80125d2:	9109      	str	r1, [sp, #36]	@ 0x24
 80125d4:	921e      	str	r2, [sp, #120]	@ 0x78
 80125d6:	911d      	str	r1, [sp, #116]	@ 0x74
 80125d8:	780a      	ldrb	r2, [r1, #0]
 80125da:	2a2b      	cmp	r2, #43	@ 0x2b
 80125dc:	d053      	beq.n	8012686 <_strtod_l+0xc2>
 80125de:	d83f      	bhi.n	8012660 <_strtod_l+0x9c>
 80125e0:	2a0d      	cmp	r2, #13
 80125e2:	d839      	bhi.n	8012658 <_strtod_l+0x94>
 80125e4:	2a08      	cmp	r2, #8
 80125e6:	d839      	bhi.n	801265c <_strtod_l+0x98>
 80125e8:	2a00      	cmp	r2, #0
 80125ea:	d042      	beq.n	8012672 <_strtod_l+0xae>
 80125ec:	2200      	movs	r2, #0
 80125ee:	9212      	str	r2, [sp, #72]	@ 0x48
 80125f0:	2100      	movs	r1, #0
 80125f2:	9d1d      	ldr	r5, [sp, #116]	@ 0x74
 80125f4:	910c      	str	r1, [sp, #48]	@ 0x30
 80125f6:	782a      	ldrb	r2, [r5, #0]
 80125f8:	2a30      	cmp	r2, #48	@ 0x30
 80125fa:	d000      	beq.n	80125fe <_strtod_l+0x3a>
 80125fc:	e083      	b.n	8012706 <_strtod_l+0x142>
 80125fe:	786a      	ldrb	r2, [r5, #1]
 8012600:	3120      	adds	r1, #32
 8012602:	438a      	bics	r2, r1
 8012604:	2a58      	cmp	r2, #88	@ 0x58
 8012606:	d000      	beq.n	801260a <_strtod_l+0x46>
 8012608:	e073      	b.n	80126f2 <_strtod_l+0x12e>
 801260a:	9302      	str	r3, [sp, #8]
 801260c:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 801260e:	4a9b      	ldr	r2, [pc, #620]	@ (801287c <_strtod_l+0x2b8>)
 8012610:	9301      	str	r3, [sp, #4]
 8012612:	ab1e      	add	r3, sp, #120	@ 0x78
 8012614:	9300      	str	r3, [sp, #0]
 8012616:	9805      	ldr	r0, [sp, #20]
 8012618:	ab1f      	add	r3, sp, #124	@ 0x7c
 801261a:	a91d      	add	r1, sp, #116	@ 0x74
 801261c:	f002 fdd4 	bl	80151c8 <__gethex>
 8012620:	230f      	movs	r3, #15
 8012622:	0002      	movs	r2, r0
 8012624:	401a      	ands	r2, r3
 8012626:	0004      	movs	r4, r0
 8012628:	9206      	str	r2, [sp, #24]
 801262a:	4218      	tst	r0, r3
 801262c:	d005      	beq.n	801263a <_strtod_l+0x76>
 801262e:	2a06      	cmp	r2, #6
 8012630:	d12b      	bne.n	801268a <_strtod_l+0xc6>
 8012632:	2300      	movs	r3, #0
 8012634:	3501      	adds	r5, #1
 8012636:	951d      	str	r5, [sp, #116]	@ 0x74
 8012638:	9312      	str	r3, [sp, #72]	@ 0x48
 801263a:	9b1b      	ldr	r3, [sp, #108]	@ 0x6c
 801263c:	2b00      	cmp	r3, #0
 801263e:	d002      	beq.n	8012646 <_strtod_l+0x82>
 8012640:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 8012642:	9a1b      	ldr	r2, [sp, #108]	@ 0x6c
 8012644:	6013      	str	r3, [r2, #0]
 8012646:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 8012648:	2b00      	cmp	r3, #0
 801264a:	d019      	beq.n	8012680 <_strtod_l+0xbc>
 801264c:	2380      	movs	r3, #128	@ 0x80
 801264e:	0030      	movs	r0, r6
 8012650:	061b      	lsls	r3, r3, #24
 8012652:	18f9      	adds	r1, r7, r3
 8012654:	b023      	add	sp, #140	@ 0x8c
 8012656:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8012658:	2a20      	cmp	r2, #32
 801265a:	d1c7      	bne.n	80125ec <_strtod_l+0x28>
 801265c:	3101      	adds	r1, #1
 801265e:	e7ba      	b.n	80125d6 <_strtod_l+0x12>
 8012660:	2a2d      	cmp	r2, #45	@ 0x2d
 8012662:	d1c3      	bne.n	80125ec <_strtod_l+0x28>
 8012664:	3a2c      	subs	r2, #44	@ 0x2c
 8012666:	9212      	str	r2, [sp, #72]	@ 0x48
 8012668:	1c4a      	adds	r2, r1, #1
 801266a:	921d      	str	r2, [sp, #116]	@ 0x74
 801266c:	784a      	ldrb	r2, [r1, #1]
 801266e:	2a00      	cmp	r2, #0
 8012670:	d1be      	bne.n	80125f0 <_strtod_l+0x2c>
 8012672:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8012674:	931d      	str	r3, [sp, #116]	@ 0x74
 8012676:	2300      	movs	r3, #0
 8012678:	9312      	str	r3, [sp, #72]	@ 0x48
 801267a:	9b1b      	ldr	r3, [sp, #108]	@ 0x6c
 801267c:	2b00      	cmp	r3, #0
 801267e:	d1df      	bne.n	8012640 <_strtod_l+0x7c>
 8012680:	0030      	movs	r0, r6
 8012682:	0039      	movs	r1, r7
 8012684:	e7e6      	b.n	8012654 <_strtod_l+0x90>
 8012686:	2200      	movs	r2, #0
 8012688:	e7ed      	b.n	8012666 <_strtod_l+0xa2>
 801268a:	9a1e      	ldr	r2, [sp, #120]	@ 0x78
 801268c:	2a00      	cmp	r2, #0
 801268e:	d007      	beq.n	80126a0 <_strtod_l+0xdc>
 8012690:	2135      	movs	r1, #53	@ 0x35
 8012692:	a820      	add	r0, sp, #128	@ 0x80
 8012694:	f003 fdd6 	bl	8016244 <__copybits>
 8012698:	991e      	ldr	r1, [sp, #120]	@ 0x78
 801269a:	9805      	ldr	r0, [sp, #20]
 801269c:	f003 f998 	bl	80159d0 <_Bfree>
 80126a0:	9806      	ldr	r0, [sp, #24]
 80126a2:	9b1f      	ldr	r3, [sp, #124]	@ 0x7c
 80126a4:	3801      	subs	r0, #1
 80126a6:	2804      	cmp	r0, #4
 80126a8:	d806      	bhi.n	80126b8 <_strtod_l+0xf4>
 80126aa:	f7ed fd35 	bl	8000118 <__gnu_thumb1_case_uqi>
 80126ae:	0312      	.short	0x0312
 80126b0:	1e1c      	.short	0x1e1c
 80126b2:	12          	.byte	0x12
 80126b3:	00          	.byte	0x00
 80126b4:	9e20      	ldr	r6, [sp, #128]	@ 0x80
 80126b6:	9f21      	ldr	r7, [sp, #132]	@ 0x84
 80126b8:	05e4      	lsls	r4, r4, #23
 80126ba:	d502      	bpl.n	80126c2 <_strtod_l+0xfe>
 80126bc:	2380      	movs	r3, #128	@ 0x80
 80126be:	061b      	lsls	r3, r3, #24
 80126c0:	431f      	orrs	r7, r3
 80126c2:	4b6f      	ldr	r3, [pc, #444]	@ (8012880 <_strtod_l+0x2bc>)
 80126c4:	423b      	tst	r3, r7
 80126c6:	d1b8      	bne.n	801263a <_strtod_l+0x76>
 80126c8:	f001 fde8 	bl	801429c <__errno>
 80126cc:	2322      	movs	r3, #34	@ 0x22
 80126ce:	6003      	str	r3, [r0, #0]
 80126d0:	e7b3      	b.n	801263a <_strtod_l+0x76>
 80126d2:	496c      	ldr	r1, [pc, #432]	@ (8012884 <_strtod_l+0x2c0>)
 80126d4:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 80126d6:	9e20      	ldr	r6, [sp, #128]	@ 0x80
 80126d8:	400a      	ands	r2, r1
 80126da:	496b      	ldr	r1, [pc, #428]	@ (8012888 <_strtod_l+0x2c4>)
 80126dc:	185b      	adds	r3, r3, r1
 80126de:	051b      	lsls	r3, r3, #20
 80126e0:	431a      	orrs	r2, r3
 80126e2:	0017      	movs	r7, r2
 80126e4:	e7e8      	b.n	80126b8 <_strtod_l+0xf4>
 80126e6:	4f66      	ldr	r7, [pc, #408]	@ (8012880 <_strtod_l+0x2bc>)
 80126e8:	e7e6      	b.n	80126b8 <_strtod_l+0xf4>
 80126ea:	2601      	movs	r6, #1
 80126ec:	4f67      	ldr	r7, [pc, #412]	@ (801288c <_strtod_l+0x2c8>)
 80126ee:	4276      	negs	r6, r6
 80126f0:	e7e2      	b.n	80126b8 <_strtod_l+0xf4>
 80126f2:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 80126f4:	1c5a      	adds	r2, r3, #1
 80126f6:	921d      	str	r2, [sp, #116]	@ 0x74
 80126f8:	785b      	ldrb	r3, [r3, #1]
 80126fa:	2b30      	cmp	r3, #48	@ 0x30
 80126fc:	d0f9      	beq.n	80126f2 <_strtod_l+0x12e>
 80126fe:	2b00      	cmp	r3, #0
 8012700:	d09b      	beq.n	801263a <_strtod_l+0x76>
 8012702:	2301      	movs	r3, #1
 8012704:	930c      	str	r3, [sp, #48]	@ 0x30
 8012706:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 8012708:	220a      	movs	r2, #10
 801270a:	9313      	str	r3, [sp, #76]	@ 0x4c
 801270c:	2300      	movs	r3, #0
 801270e:	9310      	str	r3, [sp, #64]	@ 0x40
 8012710:	930d      	str	r3, [sp, #52]	@ 0x34
 8012712:	9308      	str	r3, [sp, #32]
 8012714:	981d      	ldr	r0, [sp, #116]	@ 0x74
 8012716:	7804      	ldrb	r4, [r0, #0]
 8012718:	0023      	movs	r3, r4
 801271a:	3b30      	subs	r3, #48	@ 0x30
 801271c:	b2d9      	uxtb	r1, r3
 801271e:	2909      	cmp	r1, #9
 8012720:	d927      	bls.n	8012772 <_strtod_l+0x1ae>
 8012722:	2201      	movs	r2, #1
 8012724:	495a      	ldr	r1, [pc, #360]	@ (8012890 <_strtod_l+0x2cc>)
 8012726:	f001 fbdb 	bl	8013ee0 <strncmp>
 801272a:	2800      	cmp	r0, #0
 801272c:	d033      	beq.n	8012796 <_strtod_l+0x1d2>
 801272e:	2000      	movs	r0, #0
 8012730:	0023      	movs	r3, r4
 8012732:	4684      	mov	ip, r0
 8012734:	9a08      	ldr	r2, [sp, #32]
 8012736:	900e      	str	r0, [sp, #56]	@ 0x38
 8012738:	9206      	str	r2, [sp, #24]
 801273a:	2220      	movs	r2, #32
 801273c:	0019      	movs	r1, r3
 801273e:	4391      	bics	r1, r2
 8012740:	000a      	movs	r2, r1
 8012742:	2100      	movs	r1, #0
 8012744:	9107      	str	r1, [sp, #28]
 8012746:	2a45      	cmp	r2, #69	@ 0x45
 8012748:	d000      	beq.n	801274c <_strtod_l+0x188>
 801274a:	e0cb      	b.n	80128e4 <_strtod_l+0x320>
 801274c:	9b06      	ldr	r3, [sp, #24]
 801274e:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 8012750:	4303      	orrs	r3, r0
 8012752:	4313      	orrs	r3, r2
 8012754:	428b      	cmp	r3, r1
 8012756:	d08c      	beq.n	8012672 <_strtod_l+0xae>
 8012758:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 801275a:	9309      	str	r3, [sp, #36]	@ 0x24
 801275c:	3301      	adds	r3, #1
 801275e:	931d      	str	r3, [sp, #116]	@ 0x74
 8012760:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8012762:	785b      	ldrb	r3, [r3, #1]
 8012764:	2b2b      	cmp	r3, #43	@ 0x2b
 8012766:	d07b      	beq.n	8012860 <_strtod_l+0x29c>
 8012768:	000c      	movs	r4, r1
 801276a:	2b2d      	cmp	r3, #45	@ 0x2d
 801276c:	d17e      	bne.n	801286c <_strtod_l+0x2a8>
 801276e:	2401      	movs	r4, #1
 8012770:	e077      	b.n	8012862 <_strtod_l+0x29e>
 8012772:	9908      	ldr	r1, [sp, #32]
 8012774:	2908      	cmp	r1, #8
 8012776:	dc09      	bgt.n	801278c <_strtod_l+0x1c8>
 8012778:	990d      	ldr	r1, [sp, #52]	@ 0x34
 801277a:	4351      	muls	r1, r2
 801277c:	185b      	adds	r3, r3, r1
 801277e:	930d      	str	r3, [sp, #52]	@ 0x34
 8012780:	9b08      	ldr	r3, [sp, #32]
 8012782:	3001      	adds	r0, #1
 8012784:	3301      	adds	r3, #1
 8012786:	9308      	str	r3, [sp, #32]
 8012788:	901d      	str	r0, [sp, #116]	@ 0x74
 801278a:	e7c3      	b.n	8012714 <_strtod_l+0x150>
 801278c:	9d10      	ldr	r5, [sp, #64]	@ 0x40
 801278e:	4355      	muls	r5, r2
 8012790:	195b      	adds	r3, r3, r5
 8012792:	9310      	str	r3, [sp, #64]	@ 0x40
 8012794:	e7f4      	b.n	8012780 <_strtod_l+0x1bc>
 8012796:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 8012798:	1c5a      	adds	r2, r3, #1
 801279a:	921d      	str	r2, [sp, #116]	@ 0x74
 801279c:	9a08      	ldr	r2, [sp, #32]
 801279e:	785b      	ldrb	r3, [r3, #1]
 80127a0:	2a00      	cmp	r2, #0
 80127a2:	d03e      	beq.n	8012822 <_strtod_l+0x25e>
 80127a4:	900e      	str	r0, [sp, #56]	@ 0x38
 80127a6:	9206      	str	r2, [sp, #24]
 80127a8:	001a      	movs	r2, r3
 80127aa:	3a30      	subs	r2, #48	@ 0x30
 80127ac:	2a09      	cmp	r2, #9
 80127ae:	d912      	bls.n	80127d6 <_strtod_l+0x212>
 80127b0:	2201      	movs	r2, #1
 80127b2:	4694      	mov	ip, r2
 80127b4:	e7c1      	b.n	801273a <_strtod_l+0x176>
 80127b6:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 80127b8:	3001      	adds	r0, #1
 80127ba:	1c5a      	adds	r2, r3, #1
 80127bc:	921d      	str	r2, [sp, #116]	@ 0x74
 80127be:	785b      	ldrb	r3, [r3, #1]
 80127c0:	2b30      	cmp	r3, #48	@ 0x30
 80127c2:	d0f8      	beq.n	80127b6 <_strtod_l+0x1f2>
 80127c4:	001a      	movs	r2, r3
 80127c6:	3a31      	subs	r2, #49	@ 0x31
 80127c8:	2a08      	cmp	r2, #8
 80127ca:	d844      	bhi.n	8012856 <_strtod_l+0x292>
 80127cc:	900e      	str	r0, [sp, #56]	@ 0x38
 80127ce:	2000      	movs	r0, #0
 80127d0:	9a1d      	ldr	r2, [sp, #116]	@ 0x74
 80127d2:	9006      	str	r0, [sp, #24]
 80127d4:	9213      	str	r2, [sp, #76]	@ 0x4c
 80127d6:	001c      	movs	r4, r3
 80127d8:	1c42      	adds	r2, r0, #1
 80127da:	3c30      	subs	r4, #48	@ 0x30
 80127dc:	2b30      	cmp	r3, #48	@ 0x30
 80127de:	d01a      	beq.n	8012816 <_strtod_l+0x252>
 80127e0:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80127e2:	9906      	ldr	r1, [sp, #24]
 80127e4:	189b      	adds	r3, r3, r2
 80127e6:	930e      	str	r3, [sp, #56]	@ 0x38
 80127e8:	230a      	movs	r3, #10
 80127ea:	469c      	mov	ip, r3
 80127ec:	9d06      	ldr	r5, [sp, #24]
 80127ee:	1c4b      	adds	r3, r1, #1
 80127f0:	1b5d      	subs	r5, r3, r5
 80127f2:	42aa      	cmp	r2, r5
 80127f4:	dc17      	bgt.n	8012826 <_strtod_l+0x262>
 80127f6:	43c3      	mvns	r3, r0
 80127f8:	9a06      	ldr	r2, [sp, #24]
 80127fa:	17db      	asrs	r3, r3, #31
 80127fc:	4003      	ands	r3, r0
 80127fe:	18d1      	adds	r1, r2, r3
 8012800:	3201      	adds	r2, #1
 8012802:	18d3      	adds	r3, r2, r3
 8012804:	9306      	str	r3, [sp, #24]
 8012806:	2908      	cmp	r1, #8
 8012808:	dc1c      	bgt.n	8012844 <_strtod_l+0x280>
 801280a:	230a      	movs	r3, #10
 801280c:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 801280e:	4353      	muls	r3, r2
 8012810:	2200      	movs	r2, #0
 8012812:	18e3      	adds	r3, r4, r3
 8012814:	930d      	str	r3, [sp, #52]	@ 0x34
 8012816:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 8012818:	0010      	movs	r0, r2
 801281a:	1c59      	adds	r1, r3, #1
 801281c:	911d      	str	r1, [sp, #116]	@ 0x74
 801281e:	785b      	ldrb	r3, [r3, #1]
 8012820:	e7c2      	b.n	80127a8 <_strtod_l+0x1e4>
 8012822:	9808      	ldr	r0, [sp, #32]
 8012824:	e7cc      	b.n	80127c0 <_strtod_l+0x1fc>
 8012826:	2908      	cmp	r1, #8
 8012828:	dc05      	bgt.n	8012836 <_strtod_l+0x272>
 801282a:	4665      	mov	r5, ip
 801282c:	990d      	ldr	r1, [sp, #52]	@ 0x34
 801282e:	4369      	muls	r1, r5
 8012830:	910d      	str	r1, [sp, #52]	@ 0x34
 8012832:	0019      	movs	r1, r3
 8012834:	e7da      	b.n	80127ec <_strtod_l+0x228>
 8012836:	2b10      	cmp	r3, #16
 8012838:	dcfb      	bgt.n	8012832 <_strtod_l+0x26e>
 801283a:	4661      	mov	r1, ip
 801283c:	9d10      	ldr	r5, [sp, #64]	@ 0x40
 801283e:	434d      	muls	r5, r1
 8012840:	9510      	str	r5, [sp, #64]	@ 0x40
 8012842:	e7f6      	b.n	8012832 <_strtod_l+0x26e>
 8012844:	2200      	movs	r2, #0
 8012846:	290f      	cmp	r1, #15
 8012848:	dce5      	bgt.n	8012816 <_strtod_l+0x252>
 801284a:	230a      	movs	r3, #10
 801284c:	9d10      	ldr	r5, [sp, #64]	@ 0x40
 801284e:	435d      	muls	r5, r3
 8012850:	1963      	adds	r3, r4, r5
 8012852:	9310      	str	r3, [sp, #64]	@ 0x40
 8012854:	e7df      	b.n	8012816 <_strtod_l+0x252>
 8012856:	2200      	movs	r2, #0
 8012858:	920e      	str	r2, [sp, #56]	@ 0x38
 801285a:	9206      	str	r2, [sp, #24]
 801285c:	3201      	adds	r2, #1
 801285e:	e7a8      	b.n	80127b2 <_strtod_l+0x1ee>
 8012860:	2400      	movs	r4, #0
 8012862:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8012864:	3302      	adds	r3, #2
 8012866:	931d      	str	r3, [sp, #116]	@ 0x74
 8012868:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801286a:	789b      	ldrb	r3, [r3, #2]
 801286c:	001a      	movs	r2, r3
 801286e:	3a30      	subs	r2, #48	@ 0x30
 8012870:	2a09      	cmp	r2, #9
 8012872:	d913      	bls.n	801289c <_strtod_l+0x2d8>
 8012874:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8012876:	921d      	str	r2, [sp, #116]	@ 0x74
 8012878:	2200      	movs	r2, #0
 801287a:	e032      	b.n	80128e2 <_strtod_l+0x31e>
 801287c:	0801763c 	.word	0x0801763c
 8012880:	7ff00000 	.word	0x7ff00000
 8012884:	ffefffff 	.word	0xffefffff
 8012888:	00000433 	.word	0x00000433
 801288c:	7fffffff 	.word	0x7fffffff
 8012890:	080173a4 	.word	0x080173a4
 8012894:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 8012896:	1c5a      	adds	r2, r3, #1
 8012898:	921d      	str	r2, [sp, #116]	@ 0x74
 801289a:	785b      	ldrb	r3, [r3, #1]
 801289c:	2b30      	cmp	r3, #48	@ 0x30
 801289e:	d0f9      	beq.n	8012894 <_strtod_l+0x2d0>
 80128a0:	2200      	movs	r2, #0
 80128a2:	9207      	str	r2, [sp, #28]
 80128a4:	001a      	movs	r2, r3
 80128a6:	3a31      	subs	r2, #49	@ 0x31
 80128a8:	2a08      	cmp	r2, #8
 80128aa:	d81b      	bhi.n	80128e4 <_strtod_l+0x320>
 80128ac:	3b30      	subs	r3, #48	@ 0x30
 80128ae:	001a      	movs	r2, r3
 80128b0:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 80128b2:	9307      	str	r3, [sp, #28]
 80128b4:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 80128b6:	1c59      	adds	r1, r3, #1
 80128b8:	911d      	str	r1, [sp, #116]	@ 0x74
 80128ba:	785b      	ldrb	r3, [r3, #1]
 80128bc:	001d      	movs	r5, r3
 80128be:	3d30      	subs	r5, #48	@ 0x30
 80128c0:	2d09      	cmp	r5, #9
 80128c2:	d93a      	bls.n	801293a <_strtod_l+0x376>
 80128c4:	9d07      	ldr	r5, [sp, #28]
 80128c6:	1b49      	subs	r1, r1, r5
 80128c8:	000d      	movs	r5, r1
 80128ca:	49b3      	ldr	r1, [pc, #716]	@ (8012b98 <_strtod_l+0x5d4>)
 80128cc:	9107      	str	r1, [sp, #28]
 80128ce:	2d08      	cmp	r5, #8
 80128d0:	dc03      	bgt.n	80128da <_strtod_l+0x316>
 80128d2:	9207      	str	r2, [sp, #28]
 80128d4:	428a      	cmp	r2, r1
 80128d6:	dd00      	ble.n	80128da <_strtod_l+0x316>
 80128d8:	9107      	str	r1, [sp, #28]
 80128da:	2c00      	cmp	r4, #0
 80128dc:	d002      	beq.n	80128e4 <_strtod_l+0x320>
 80128de:	9a07      	ldr	r2, [sp, #28]
 80128e0:	4252      	negs	r2, r2
 80128e2:	9207      	str	r2, [sp, #28]
 80128e4:	9a06      	ldr	r2, [sp, #24]
 80128e6:	2a00      	cmp	r2, #0
 80128e8:	d14b      	bne.n	8012982 <_strtod_l+0x3be>
 80128ea:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 80128ec:	4310      	orrs	r0, r2
 80128ee:	d000      	beq.n	80128f2 <_strtod_l+0x32e>
 80128f0:	e6a3      	b.n	801263a <_strtod_l+0x76>
 80128f2:	4662      	mov	r2, ip
 80128f4:	2a00      	cmp	r2, #0
 80128f6:	d000      	beq.n	80128fa <_strtod_l+0x336>
 80128f8:	e6bb      	b.n	8012672 <_strtod_l+0xae>
 80128fa:	2b69      	cmp	r3, #105	@ 0x69
 80128fc:	d025      	beq.n	801294a <_strtod_l+0x386>
 80128fe:	dc21      	bgt.n	8012944 <_strtod_l+0x380>
 8012900:	2b49      	cmp	r3, #73	@ 0x49
 8012902:	d022      	beq.n	801294a <_strtod_l+0x386>
 8012904:	2b4e      	cmp	r3, #78	@ 0x4e
 8012906:	d000      	beq.n	801290a <_strtod_l+0x346>
 8012908:	e6b3      	b.n	8012672 <_strtod_l+0xae>
 801290a:	49a4      	ldr	r1, [pc, #656]	@ (8012b9c <_strtod_l+0x5d8>)
 801290c:	a81d      	add	r0, sp, #116	@ 0x74
 801290e:	f002 fe91 	bl	8015634 <__match>
 8012912:	2800      	cmp	r0, #0
 8012914:	d100      	bne.n	8012918 <_strtod_l+0x354>
 8012916:	e6ac      	b.n	8012672 <_strtod_l+0xae>
 8012918:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 801291a:	781b      	ldrb	r3, [r3, #0]
 801291c:	2b28      	cmp	r3, #40	@ 0x28
 801291e:	d12a      	bne.n	8012976 <_strtod_l+0x3b2>
 8012920:	499f      	ldr	r1, [pc, #636]	@ (8012ba0 <_strtod_l+0x5dc>)
 8012922:	aa20      	add	r2, sp, #128	@ 0x80
 8012924:	a81d      	add	r0, sp, #116	@ 0x74
 8012926:	f002 fe99 	bl	801565c <__hexnan>
 801292a:	2805      	cmp	r0, #5
 801292c:	d123      	bne.n	8012976 <_strtod_l+0x3b2>
 801292e:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8012930:	4a9c      	ldr	r2, [pc, #624]	@ (8012ba4 <_strtod_l+0x5e0>)
 8012932:	9e20      	ldr	r6, [sp, #128]	@ 0x80
 8012934:	431a      	orrs	r2, r3
 8012936:	0017      	movs	r7, r2
 8012938:	e67f      	b.n	801263a <_strtod_l+0x76>
 801293a:	210a      	movs	r1, #10
 801293c:	434a      	muls	r2, r1
 801293e:	18d2      	adds	r2, r2, r3
 8012940:	3a30      	subs	r2, #48	@ 0x30
 8012942:	e7b7      	b.n	80128b4 <_strtod_l+0x2f0>
 8012944:	2b6e      	cmp	r3, #110	@ 0x6e
 8012946:	d0e0      	beq.n	801290a <_strtod_l+0x346>
 8012948:	e693      	b.n	8012672 <_strtod_l+0xae>
 801294a:	4997      	ldr	r1, [pc, #604]	@ (8012ba8 <_strtod_l+0x5e4>)
 801294c:	a81d      	add	r0, sp, #116	@ 0x74
 801294e:	f002 fe71 	bl	8015634 <__match>
 8012952:	2800      	cmp	r0, #0
 8012954:	d100      	bne.n	8012958 <_strtod_l+0x394>
 8012956:	e68c      	b.n	8012672 <_strtod_l+0xae>
 8012958:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 801295a:	4994      	ldr	r1, [pc, #592]	@ (8012bac <_strtod_l+0x5e8>)
 801295c:	3b01      	subs	r3, #1
 801295e:	a81d      	add	r0, sp, #116	@ 0x74
 8012960:	931d      	str	r3, [sp, #116]	@ 0x74
 8012962:	f002 fe67 	bl	8015634 <__match>
 8012966:	2800      	cmp	r0, #0
 8012968:	d102      	bne.n	8012970 <_strtod_l+0x3ac>
 801296a:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 801296c:	3301      	adds	r3, #1
 801296e:	931d      	str	r3, [sp, #116]	@ 0x74
 8012970:	2600      	movs	r6, #0
 8012972:	4f8c      	ldr	r7, [pc, #560]	@ (8012ba4 <_strtod_l+0x5e0>)
 8012974:	e661      	b.n	801263a <_strtod_l+0x76>
 8012976:	488e      	ldr	r0, [pc, #568]	@ (8012bb0 <_strtod_l+0x5ec>)
 8012978:	f001 fcda 	bl	8014330 <nan>
 801297c:	0006      	movs	r6, r0
 801297e:	000f      	movs	r7, r1
 8012980:	e65b      	b.n	801263a <_strtod_l+0x76>
 8012982:	9b07      	ldr	r3, [sp, #28]
 8012984:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8012986:	1a9b      	subs	r3, r3, r2
 8012988:	930c      	str	r3, [sp, #48]	@ 0x30
 801298a:	9b08      	ldr	r3, [sp, #32]
 801298c:	2b00      	cmp	r3, #0
 801298e:	d101      	bne.n	8012994 <_strtod_l+0x3d0>
 8012990:	9b06      	ldr	r3, [sp, #24]
 8012992:	9308      	str	r3, [sp, #32]
 8012994:	9c06      	ldr	r4, [sp, #24]
 8012996:	2c10      	cmp	r4, #16
 8012998:	dd00      	ble.n	801299c <_strtod_l+0x3d8>
 801299a:	2410      	movs	r4, #16
 801299c:	980d      	ldr	r0, [sp, #52]	@ 0x34
 801299e:	f7f0 ff41 	bl	8003824 <__aeabi_ui2d>
 80129a2:	9b06      	ldr	r3, [sp, #24]
 80129a4:	0006      	movs	r6, r0
 80129a6:	000f      	movs	r7, r1
 80129a8:	2b09      	cmp	r3, #9
 80129aa:	dc13      	bgt.n	80129d4 <_strtod_l+0x410>
 80129ac:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80129ae:	2b00      	cmp	r3, #0
 80129b0:	d100      	bne.n	80129b4 <_strtod_l+0x3f0>
 80129b2:	e642      	b.n	801263a <_strtod_l+0x76>
 80129b4:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80129b6:	2b00      	cmp	r3, #0
 80129b8:	dc00      	bgt.n	80129bc <_strtod_l+0x3f8>
 80129ba:	e07e      	b.n	8012aba <_strtod_l+0x4f6>
 80129bc:	2b16      	cmp	r3, #22
 80129be:	dc63      	bgt.n	8012a88 <_strtod_l+0x4c4>
 80129c0:	497c      	ldr	r1, [pc, #496]	@ (8012bb4 <_strtod_l+0x5f0>)
 80129c2:	00db      	lsls	r3, r3, #3
 80129c4:	18c9      	adds	r1, r1, r3
 80129c6:	0032      	movs	r2, r6
 80129c8:	6808      	ldr	r0, [r1, #0]
 80129ca:	6849      	ldr	r1, [r1, #4]
 80129cc:	003b      	movs	r3, r7
 80129ce:	f7ef ffad 	bl	800292c <__aeabi_dmul>
 80129d2:	e7d3      	b.n	801297c <_strtod_l+0x3b8>
 80129d4:	0022      	movs	r2, r4
 80129d6:	4b77      	ldr	r3, [pc, #476]	@ (8012bb4 <_strtod_l+0x5f0>)
 80129d8:	3a09      	subs	r2, #9
 80129da:	00d2      	lsls	r2, r2, #3
 80129dc:	189b      	adds	r3, r3, r2
 80129de:	681a      	ldr	r2, [r3, #0]
 80129e0:	685b      	ldr	r3, [r3, #4]
 80129e2:	f7ef ffa3 	bl	800292c <__aeabi_dmul>
 80129e6:	0006      	movs	r6, r0
 80129e8:	9810      	ldr	r0, [sp, #64]	@ 0x40
 80129ea:	000f      	movs	r7, r1
 80129ec:	f7f0 ff1a 	bl	8003824 <__aeabi_ui2d>
 80129f0:	000b      	movs	r3, r1
 80129f2:	0002      	movs	r2, r0
 80129f4:	0039      	movs	r1, r7
 80129f6:	0030      	movs	r0, r6
 80129f8:	f7ee ff98 	bl	800192c <__aeabi_dadd>
 80129fc:	9b06      	ldr	r3, [sp, #24]
 80129fe:	0006      	movs	r6, r0
 8012a00:	000f      	movs	r7, r1
 8012a02:	2b0f      	cmp	r3, #15
 8012a04:	ddd2      	ble.n	80129ac <_strtod_l+0x3e8>
 8012a06:	9b06      	ldr	r3, [sp, #24]
 8012a08:	1b1c      	subs	r4, r3, r4
 8012a0a:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8012a0c:	18e4      	adds	r4, r4, r3
 8012a0e:	2c00      	cmp	r4, #0
 8012a10:	dc00      	bgt.n	8012a14 <_strtod_l+0x450>
 8012a12:	e09b      	b.n	8012b4c <_strtod_l+0x588>
 8012a14:	220f      	movs	r2, #15
 8012a16:	0023      	movs	r3, r4
 8012a18:	4013      	ands	r3, r2
 8012a1a:	4214      	tst	r4, r2
 8012a1c:	d00a      	beq.n	8012a34 <_strtod_l+0x470>
 8012a1e:	4965      	ldr	r1, [pc, #404]	@ (8012bb4 <_strtod_l+0x5f0>)
 8012a20:	00db      	lsls	r3, r3, #3
 8012a22:	18c9      	adds	r1, r1, r3
 8012a24:	0032      	movs	r2, r6
 8012a26:	6808      	ldr	r0, [r1, #0]
 8012a28:	6849      	ldr	r1, [r1, #4]
 8012a2a:	003b      	movs	r3, r7
 8012a2c:	f7ef ff7e 	bl	800292c <__aeabi_dmul>
 8012a30:	0006      	movs	r6, r0
 8012a32:	000f      	movs	r7, r1
 8012a34:	230f      	movs	r3, #15
 8012a36:	439c      	bics	r4, r3
 8012a38:	d073      	beq.n	8012b22 <_strtod_l+0x55e>
 8012a3a:	3326      	adds	r3, #38	@ 0x26
 8012a3c:	33ff      	adds	r3, #255	@ 0xff
 8012a3e:	429c      	cmp	r4, r3
 8012a40:	dd4b      	ble.n	8012ada <_strtod_l+0x516>
 8012a42:	2300      	movs	r3, #0
 8012a44:	9306      	str	r3, [sp, #24]
 8012a46:	9307      	str	r3, [sp, #28]
 8012a48:	930d      	str	r3, [sp, #52]	@ 0x34
 8012a4a:	9308      	str	r3, [sp, #32]
 8012a4c:	2322      	movs	r3, #34	@ 0x22
 8012a4e:	2600      	movs	r6, #0
 8012a50:	9a05      	ldr	r2, [sp, #20]
 8012a52:	4f54      	ldr	r7, [pc, #336]	@ (8012ba4 <_strtod_l+0x5e0>)
 8012a54:	6013      	str	r3, [r2, #0]
 8012a56:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8012a58:	42b3      	cmp	r3, r6
 8012a5a:	d100      	bne.n	8012a5e <_strtod_l+0x49a>
 8012a5c:	e5ed      	b.n	801263a <_strtod_l+0x76>
 8012a5e:	991e      	ldr	r1, [sp, #120]	@ 0x78
 8012a60:	9805      	ldr	r0, [sp, #20]
 8012a62:	f002 ffb5 	bl	80159d0 <_Bfree>
 8012a66:	9908      	ldr	r1, [sp, #32]
 8012a68:	9805      	ldr	r0, [sp, #20]
 8012a6a:	f002 ffb1 	bl	80159d0 <_Bfree>
 8012a6e:	9907      	ldr	r1, [sp, #28]
 8012a70:	9805      	ldr	r0, [sp, #20]
 8012a72:	f002 ffad 	bl	80159d0 <_Bfree>
 8012a76:	990d      	ldr	r1, [sp, #52]	@ 0x34
 8012a78:	9805      	ldr	r0, [sp, #20]
 8012a7a:	f002 ffa9 	bl	80159d0 <_Bfree>
 8012a7e:	9906      	ldr	r1, [sp, #24]
 8012a80:	9805      	ldr	r0, [sp, #20]
 8012a82:	f002 ffa5 	bl	80159d0 <_Bfree>
 8012a86:	e5d8      	b.n	801263a <_strtod_l+0x76>
 8012a88:	2325      	movs	r3, #37	@ 0x25
 8012a8a:	9a06      	ldr	r2, [sp, #24]
 8012a8c:	1a9b      	subs	r3, r3, r2
 8012a8e:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 8012a90:	4293      	cmp	r3, r2
 8012a92:	dbb8      	blt.n	8012a06 <_strtod_l+0x442>
 8012a94:	240f      	movs	r4, #15
 8012a96:	9b06      	ldr	r3, [sp, #24]
 8012a98:	4d46      	ldr	r5, [pc, #280]	@ (8012bb4 <_strtod_l+0x5f0>)
 8012a9a:	1ae4      	subs	r4, r4, r3
 8012a9c:	00e1      	lsls	r1, r4, #3
 8012a9e:	1869      	adds	r1, r5, r1
 8012aa0:	0032      	movs	r2, r6
 8012aa2:	6808      	ldr	r0, [r1, #0]
 8012aa4:	6849      	ldr	r1, [r1, #4]
 8012aa6:	003b      	movs	r3, r7
 8012aa8:	f7ef ff40 	bl	800292c <__aeabi_dmul>
 8012aac:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8012aae:	1b1c      	subs	r4, r3, r4
 8012ab0:	00e4      	lsls	r4, r4, #3
 8012ab2:	192d      	adds	r5, r5, r4
 8012ab4:	682a      	ldr	r2, [r5, #0]
 8012ab6:	686b      	ldr	r3, [r5, #4]
 8012ab8:	e789      	b.n	80129ce <_strtod_l+0x40a>
 8012aba:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8012abc:	3316      	adds	r3, #22
 8012abe:	dba2      	blt.n	8012a06 <_strtod_l+0x442>
 8012ac0:	9907      	ldr	r1, [sp, #28]
 8012ac2:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8012ac4:	4b3b      	ldr	r3, [pc, #236]	@ (8012bb4 <_strtod_l+0x5f0>)
 8012ac6:	1a52      	subs	r2, r2, r1
 8012ac8:	00d2      	lsls	r2, r2, #3
 8012aca:	189b      	adds	r3, r3, r2
 8012acc:	0030      	movs	r0, r6
 8012ace:	681a      	ldr	r2, [r3, #0]
 8012ad0:	685b      	ldr	r3, [r3, #4]
 8012ad2:	0039      	movs	r1, r7
 8012ad4:	f7ef faf0 	bl	80020b8 <__aeabi_ddiv>
 8012ad8:	e750      	b.n	801297c <_strtod_l+0x3b8>
 8012ada:	2300      	movs	r3, #0
 8012adc:	0030      	movs	r0, r6
 8012ade:	0039      	movs	r1, r7
 8012ae0:	4d35      	ldr	r5, [pc, #212]	@ (8012bb8 <_strtod_l+0x5f4>)
 8012ae2:	1124      	asrs	r4, r4, #4
 8012ae4:	9309      	str	r3, [sp, #36]	@ 0x24
 8012ae6:	2c01      	cmp	r4, #1
 8012ae8:	dc1e      	bgt.n	8012b28 <_strtod_l+0x564>
 8012aea:	2b00      	cmp	r3, #0
 8012aec:	d001      	beq.n	8012af2 <_strtod_l+0x52e>
 8012aee:	0006      	movs	r6, r0
 8012af0:	000f      	movs	r7, r1
 8012af2:	4b32      	ldr	r3, [pc, #200]	@ (8012bbc <_strtod_l+0x5f8>)
 8012af4:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8012af6:	18ff      	adds	r7, r7, r3
 8012af8:	4b2f      	ldr	r3, [pc, #188]	@ (8012bb8 <_strtod_l+0x5f4>)
 8012afa:	00d5      	lsls	r5, r2, #3
 8012afc:	195d      	adds	r5, r3, r5
 8012afe:	0032      	movs	r2, r6
 8012b00:	6828      	ldr	r0, [r5, #0]
 8012b02:	6869      	ldr	r1, [r5, #4]
 8012b04:	003b      	movs	r3, r7
 8012b06:	f7ef ff11 	bl	800292c <__aeabi_dmul>
 8012b0a:	4b26      	ldr	r3, [pc, #152]	@ (8012ba4 <_strtod_l+0x5e0>)
 8012b0c:	4a2c      	ldr	r2, [pc, #176]	@ (8012bc0 <_strtod_l+0x5fc>)
 8012b0e:	0006      	movs	r6, r0
 8012b10:	400b      	ands	r3, r1
 8012b12:	4293      	cmp	r3, r2
 8012b14:	d895      	bhi.n	8012a42 <_strtod_l+0x47e>
 8012b16:	4a2b      	ldr	r2, [pc, #172]	@ (8012bc4 <_strtod_l+0x600>)
 8012b18:	4293      	cmp	r3, r2
 8012b1a:	d913      	bls.n	8012b44 <_strtod_l+0x580>
 8012b1c:	2601      	movs	r6, #1
 8012b1e:	4f2a      	ldr	r7, [pc, #168]	@ (8012bc8 <_strtod_l+0x604>)
 8012b20:	4276      	negs	r6, r6
 8012b22:	2300      	movs	r3, #0
 8012b24:	9309      	str	r3, [sp, #36]	@ 0x24
 8012b26:	e086      	b.n	8012c36 <_strtod_l+0x672>
 8012b28:	2201      	movs	r2, #1
 8012b2a:	4214      	tst	r4, r2
 8012b2c:	d004      	beq.n	8012b38 <_strtod_l+0x574>
 8012b2e:	682a      	ldr	r2, [r5, #0]
 8012b30:	686b      	ldr	r3, [r5, #4]
 8012b32:	f7ef fefb 	bl	800292c <__aeabi_dmul>
 8012b36:	2301      	movs	r3, #1
 8012b38:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8012b3a:	1064      	asrs	r4, r4, #1
 8012b3c:	3201      	adds	r2, #1
 8012b3e:	9209      	str	r2, [sp, #36]	@ 0x24
 8012b40:	3508      	adds	r5, #8
 8012b42:	e7d0      	b.n	8012ae6 <_strtod_l+0x522>
 8012b44:	23d4      	movs	r3, #212	@ 0xd4
 8012b46:	049b      	lsls	r3, r3, #18
 8012b48:	18cf      	adds	r7, r1, r3
 8012b4a:	e7ea      	b.n	8012b22 <_strtod_l+0x55e>
 8012b4c:	2c00      	cmp	r4, #0
 8012b4e:	d0e8      	beq.n	8012b22 <_strtod_l+0x55e>
 8012b50:	4264      	negs	r4, r4
 8012b52:	230f      	movs	r3, #15
 8012b54:	0022      	movs	r2, r4
 8012b56:	401a      	ands	r2, r3
 8012b58:	421c      	tst	r4, r3
 8012b5a:	d00a      	beq.n	8012b72 <_strtod_l+0x5ae>
 8012b5c:	4b15      	ldr	r3, [pc, #84]	@ (8012bb4 <_strtod_l+0x5f0>)
 8012b5e:	00d2      	lsls	r2, r2, #3
 8012b60:	189b      	adds	r3, r3, r2
 8012b62:	0030      	movs	r0, r6
 8012b64:	681a      	ldr	r2, [r3, #0]
 8012b66:	685b      	ldr	r3, [r3, #4]
 8012b68:	0039      	movs	r1, r7
 8012b6a:	f7ef faa5 	bl	80020b8 <__aeabi_ddiv>
 8012b6e:	0006      	movs	r6, r0
 8012b70:	000f      	movs	r7, r1
 8012b72:	1124      	asrs	r4, r4, #4
 8012b74:	d0d5      	beq.n	8012b22 <_strtod_l+0x55e>
 8012b76:	2c1f      	cmp	r4, #31
 8012b78:	dd28      	ble.n	8012bcc <_strtod_l+0x608>
 8012b7a:	2300      	movs	r3, #0
 8012b7c:	9306      	str	r3, [sp, #24]
 8012b7e:	9307      	str	r3, [sp, #28]
 8012b80:	930d      	str	r3, [sp, #52]	@ 0x34
 8012b82:	9308      	str	r3, [sp, #32]
 8012b84:	2322      	movs	r3, #34	@ 0x22
 8012b86:	9a05      	ldr	r2, [sp, #20]
 8012b88:	2600      	movs	r6, #0
 8012b8a:	6013      	str	r3, [r2, #0]
 8012b8c:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8012b8e:	2700      	movs	r7, #0
 8012b90:	2b00      	cmp	r3, #0
 8012b92:	d000      	beq.n	8012b96 <_strtod_l+0x5d2>
 8012b94:	e763      	b.n	8012a5e <_strtod_l+0x49a>
 8012b96:	e550      	b.n	801263a <_strtod_l+0x76>
 8012b98:	00004e1f 	.word	0x00004e1f
 8012b9c:	080173b3 	.word	0x080173b3
 8012ba0:	08017628 	.word	0x08017628
 8012ba4:	7ff00000 	.word	0x7ff00000
 8012ba8:	080173ab 	.word	0x080173ab
 8012bac:	080174ea 	.word	0x080174ea
 8012bb0:	080174e6 	.word	0x080174e6
 8012bb4:	080177b0 	.word	0x080177b0
 8012bb8:	08017788 	.word	0x08017788
 8012bbc:	fcb00000 	.word	0xfcb00000
 8012bc0:	7ca00000 	.word	0x7ca00000
 8012bc4:	7c900000 	.word	0x7c900000
 8012bc8:	7fefffff 	.word	0x7fefffff
 8012bcc:	2310      	movs	r3, #16
 8012bce:	0022      	movs	r2, r4
 8012bd0:	401a      	ands	r2, r3
 8012bd2:	9209      	str	r2, [sp, #36]	@ 0x24
 8012bd4:	421c      	tst	r4, r3
 8012bd6:	d001      	beq.n	8012bdc <_strtod_l+0x618>
 8012bd8:	335a      	adds	r3, #90	@ 0x5a
 8012bda:	9309      	str	r3, [sp, #36]	@ 0x24
 8012bdc:	0030      	movs	r0, r6
 8012bde:	0039      	movs	r1, r7
 8012be0:	2300      	movs	r3, #0
 8012be2:	4dc0      	ldr	r5, [pc, #768]	@ (8012ee4 <_strtod_l+0x920>)
 8012be4:	2201      	movs	r2, #1
 8012be6:	4214      	tst	r4, r2
 8012be8:	d004      	beq.n	8012bf4 <_strtod_l+0x630>
 8012bea:	682a      	ldr	r2, [r5, #0]
 8012bec:	686b      	ldr	r3, [r5, #4]
 8012bee:	f7ef fe9d 	bl	800292c <__aeabi_dmul>
 8012bf2:	2301      	movs	r3, #1
 8012bf4:	1064      	asrs	r4, r4, #1
 8012bf6:	3508      	adds	r5, #8
 8012bf8:	2c00      	cmp	r4, #0
 8012bfa:	d1f3      	bne.n	8012be4 <_strtod_l+0x620>
 8012bfc:	2b00      	cmp	r3, #0
 8012bfe:	d001      	beq.n	8012c04 <_strtod_l+0x640>
 8012c00:	0006      	movs	r6, r0
 8012c02:	000f      	movs	r7, r1
 8012c04:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8012c06:	2b00      	cmp	r3, #0
 8012c08:	d00d      	beq.n	8012c26 <_strtod_l+0x662>
 8012c0a:	236b      	movs	r3, #107	@ 0x6b
 8012c0c:	007a      	lsls	r2, r7, #1
 8012c0e:	0d52      	lsrs	r2, r2, #21
 8012c10:	0039      	movs	r1, r7
 8012c12:	1a9b      	subs	r3, r3, r2
 8012c14:	2b00      	cmp	r3, #0
 8012c16:	dd06      	ble.n	8012c26 <_strtod_l+0x662>
 8012c18:	2b1f      	cmp	r3, #31
 8012c1a:	dd5c      	ble.n	8012cd6 <_strtod_l+0x712>
 8012c1c:	2600      	movs	r6, #0
 8012c1e:	2b34      	cmp	r3, #52	@ 0x34
 8012c20:	dd52      	ble.n	8012cc8 <_strtod_l+0x704>
 8012c22:	27dc      	movs	r7, #220	@ 0xdc
 8012c24:	04bf      	lsls	r7, r7, #18
 8012c26:	2200      	movs	r2, #0
 8012c28:	2300      	movs	r3, #0
 8012c2a:	0030      	movs	r0, r6
 8012c2c:	0039      	movs	r1, r7
 8012c2e:	f7ed fc0d 	bl	800044c <__aeabi_dcmpeq>
 8012c32:	2800      	cmp	r0, #0
 8012c34:	d1a1      	bne.n	8012b7a <_strtod_l+0x5b6>
 8012c36:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8012c38:	9a08      	ldr	r2, [sp, #32]
 8012c3a:	9300      	str	r3, [sp, #0]
 8012c3c:	9913      	ldr	r1, [sp, #76]	@ 0x4c
 8012c3e:	9b06      	ldr	r3, [sp, #24]
 8012c40:	9805      	ldr	r0, [sp, #20]
 8012c42:	f002 ff2d 	bl	8015aa0 <__s2b>
 8012c46:	900d      	str	r0, [sp, #52]	@ 0x34
 8012c48:	2800      	cmp	r0, #0
 8012c4a:	d100      	bne.n	8012c4e <_strtod_l+0x68a>
 8012c4c:	e6f9      	b.n	8012a42 <_strtod_l+0x47e>
 8012c4e:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8012c50:	9907      	ldr	r1, [sp, #28]
 8012c52:	43db      	mvns	r3, r3
 8012c54:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8012c56:	17db      	asrs	r3, r3, #31
 8012c58:	1a52      	subs	r2, r2, r1
 8012c5a:	9214      	str	r2, [sp, #80]	@ 0x50
 8012c5c:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 8012c5e:	9914      	ldr	r1, [sp, #80]	@ 0x50
 8012c60:	17d2      	asrs	r2, r2, #31
 8012c62:	4011      	ands	r1, r2
 8012c64:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 8012c66:	9114      	str	r1, [sp, #80]	@ 0x50
 8012c68:	401a      	ands	r2, r3
 8012c6a:	2300      	movs	r3, #0
 8012c6c:	921a      	str	r2, [sp, #104]	@ 0x68
 8012c6e:	9306      	str	r3, [sp, #24]
 8012c70:	9307      	str	r3, [sp, #28]
 8012c72:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8012c74:	9805      	ldr	r0, [sp, #20]
 8012c76:	6859      	ldr	r1, [r3, #4]
 8012c78:	f002 fe66 	bl	8015948 <_Balloc>
 8012c7c:	9008      	str	r0, [sp, #32]
 8012c7e:	2800      	cmp	r0, #0
 8012c80:	d100      	bne.n	8012c84 <_strtod_l+0x6c0>
 8012c82:	e6e3      	b.n	8012a4c <_strtod_l+0x488>
 8012c84:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8012c86:	300c      	adds	r0, #12
 8012c88:	0019      	movs	r1, r3
 8012c8a:	691a      	ldr	r2, [r3, #16]
 8012c8c:	310c      	adds	r1, #12
 8012c8e:	3202      	adds	r2, #2
 8012c90:	0092      	lsls	r2, r2, #2
 8012c92:	f001 fb43 	bl	801431c <memcpy>
 8012c96:	ab20      	add	r3, sp, #128	@ 0x80
 8012c98:	9301      	str	r3, [sp, #4]
 8012c9a:	ab1f      	add	r3, sp, #124	@ 0x7c
 8012c9c:	9300      	str	r3, [sp, #0]
 8012c9e:	0032      	movs	r2, r6
 8012ca0:	003b      	movs	r3, r7
 8012ca2:	9805      	ldr	r0, [sp, #20]
 8012ca4:	9610      	str	r6, [sp, #64]	@ 0x40
 8012ca6:	9711      	str	r7, [sp, #68]	@ 0x44
 8012ca8:	f003 fa42 	bl	8016130 <__d2b>
 8012cac:	901e      	str	r0, [sp, #120]	@ 0x78
 8012cae:	2800      	cmp	r0, #0
 8012cb0:	d100      	bne.n	8012cb4 <_strtod_l+0x6f0>
 8012cb2:	e6cb      	b.n	8012a4c <_strtod_l+0x488>
 8012cb4:	2101      	movs	r1, #1
 8012cb6:	9805      	ldr	r0, [sp, #20]
 8012cb8:	f002 ff8e 	bl	8015bd8 <__i2b>
 8012cbc:	9007      	str	r0, [sp, #28]
 8012cbe:	2800      	cmp	r0, #0
 8012cc0:	d10e      	bne.n	8012ce0 <_strtod_l+0x71c>
 8012cc2:	2300      	movs	r3, #0
 8012cc4:	9307      	str	r3, [sp, #28]
 8012cc6:	e6c1      	b.n	8012a4c <_strtod_l+0x488>
 8012cc8:	234b      	movs	r3, #75	@ 0x4b
 8012cca:	1a9a      	subs	r2, r3, r2
 8012ccc:	3b4c      	subs	r3, #76	@ 0x4c
 8012cce:	4093      	lsls	r3, r2
 8012cd0:	4019      	ands	r1, r3
 8012cd2:	000f      	movs	r7, r1
 8012cd4:	e7a7      	b.n	8012c26 <_strtod_l+0x662>
 8012cd6:	2201      	movs	r2, #1
 8012cd8:	4252      	negs	r2, r2
 8012cda:	409a      	lsls	r2, r3
 8012cdc:	4016      	ands	r6, r2
 8012cde:	e7a2      	b.n	8012c26 <_strtod_l+0x662>
 8012ce0:	9b1f      	ldr	r3, [sp, #124]	@ 0x7c
 8012ce2:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 8012ce4:	9d14      	ldr	r5, [sp, #80]	@ 0x50
 8012ce6:	1ad4      	subs	r4, r2, r3
 8012ce8:	2b00      	cmp	r3, #0
 8012cea:	db01      	blt.n	8012cf0 <_strtod_l+0x72c>
 8012cec:	9c1a      	ldr	r4, [sp, #104]	@ 0x68
 8012cee:	195d      	adds	r5, r3, r5
 8012cf0:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8012cf2:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 8012cf4:	1a5b      	subs	r3, r3, r1
 8012cf6:	2136      	movs	r1, #54	@ 0x36
 8012cf8:	189b      	adds	r3, r3, r2
 8012cfa:	1a8a      	subs	r2, r1, r2
 8012cfc:	497a      	ldr	r1, [pc, #488]	@ (8012ee8 <_strtod_l+0x924>)
 8012cfe:	2001      	movs	r0, #1
 8012d00:	468c      	mov	ip, r1
 8012d02:	2100      	movs	r1, #0
 8012d04:	3b01      	subs	r3, #1
 8012d06:	9115      	str	r1, [sp, #84]	@ 0x54
 8012d08:	9016      	str	r0, [sp, #88]	@ 0x58
 8012d0a:	4563      	cmp	r3, ip
 8012d0c:	da06      	bge.n	8012d1c <_strtod_l+0x758>
 8012d0e:	4661      	mov	r1, ip
 8012d10:	1ac9      	subs	r1, r1, r3
 8012d12:	1a52      	subs	r2, r2, r1
 8012d14:	291f      	cmp	r1, #31
 8012d16:	dc3f      	bgt.n	8012d98 <_strtod_l+0x7d4>
 8012d18:	4088      	lsls	r0, r1
 8012d1a:	9016      	str	r0, [sp, #88]	@ 0x58
 8012d1c:	18ab      	adds	r3, r5, r2
 8012d1e:	930e      	str	r3, [sp, #56]	@ 0x38
 8012d20:	18a4      	adds	r4, r4, r2
 8012d22:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8012d24:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8012d26:	191c      	adds	r4, r3, r4
 8012d28:	002b      	movs	r3, r5
 8012d2a:	4295      	cmp	r5, r2
 8012d2c:	dd00      	ble.n	8012d30 <_strtod_l+0x76c>
 8012d2e:	0013      	movs	r3, r2
 8012d30:	42a3      	cmp	r3, r4
 8012d32:	dd00      	ble.n	8012d36 <_strtod_l+0x772>
 8012d34:	0023      	movs	r3, r4
 8012d36:	2b00      	cmp	r3, #0
 8012d38:	dd04      	ble.n	8012d44 <_strtod_l+0x780>
 8012d3a:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8012d3c:	1ae4      	subs	r4, r4, r3
 8012d3e:	1ad2      	subs	r2, r2, r3
 8012d40:	920e      	str	r2, [sp, #56]	@ 0x38
 8012d42:	1aed      	subs	r5, r5, r3
 8012d44:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8012d46:	2b00      	cmp	r3, #0
 8012d48:	dd16      	ble.n	8012d78 <_strtod_l+0x7b4>
 8012d4a:	001a      	movs	r2, r3
 8012d4c:	9907      	ldr	r1, [sp, #28]
 8012d4e:	9805      	ldr	r0, [sp, #20]
 8012d50:	f003 f804 	bl	8015d5c <__pow5mult>
 8012d54:	9007      	str	r0, [sp, #28]
 8012d56:	2800      	cmp	r0, #0
 8012d58:	d0b3      	beq.n	8012cc2 <_strtod_l+0x6fe>
 8012d5a:	0001      	movs	r1, r0
 8012d5c:	9a1e      	ldr	r2, [sp, #120]	@ 0x78
 8012d5e:	9805      	ldr	r0, [sp, #20]
 8012d60:	f002 ff52 	bl	8015c08 <__multiply>
 8012d64:	9013      	str	r0, [sp, #76]	@ 0x4c
 8012d66:	2800      	cmp	r0, #0
 8012d68:	d100      	bne.n	8012d6c <_strtod_l+0x7a8>
 8012d6a:	e66f      	b.n	8012a4c <_strtod_l+0x488>
 8012d6c:	991e      	ldr	r1, [sp, #120]	@ 0x78
 8012d6e:	9805      	ldr	r0, [sp, #20]
 8012d70:	f002 fe2e 	bl	80159d0 <_Bfree>
 8012d74:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8012d76:	931e      	str	r3, [sp, #120]	@ 0x78
 8012d78:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8012d7a:	2b00      	cmp	r3, #0
 8012d7c:	dc12      	bgt.n	8012da4 <_strtod_l+0x7e0>
 8012d7e:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8012d80:	2b00      	cmp	r3, #0
 8012d82:	dd18      	ble.n	8012db6 <_strtod_l+0x7f2>
 8012d84:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 8012d86:	9908      	ldr	r1, [sp, #32]
 8012d88:	9805      	ldr	r0, [sp, #20]
 8012d8a:	f002 ffe7 	bl	8015d5c <__pow5mult>
 8012d8e:	9008      	str	r0, [sp, #32]
 8012d90:	2800      	cmp	r0, #0
 8012d92:	d110      	bne.n	8012db6 <_strtod_l+0x7f2>
 8012d94:	2300      	movs	r3, #0
 8012d96:	e658      	b.n	8012a4a <_strtod_l+0x486>
 8012d98:	4954      	ldr	r1, [pc, #336]	@ (8012eec <_strtod_l+0x928>)
 8012d9a:	1acb      	subs	r3, r1, r3
 8012d9c:	0001      	movs	r1, r0
 8012d9e:	4099      	lsls	r1, r3
 8012da0:	9115      	str	r1, [sp, #84]	@ 0x54
 8012da2:	e7ba      	b.n	8012d1a <_strtod_l+0x756>
 8012da4:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8012da6:	991e      	ldr	r1, [sp, #120]	@ 0x78
 8012da8:	9805      	ldr	r0, [sp, #20]
 8012daa:	f003 f833 	bl	8015e14 <__lshift>
 8012dae:	901e      	str	r0, [sp, #120]	@ 0x78
 8012db0:	2800      	cmp	r0, #0
 8012db2:	d1e4      	bne.n	8012d7e <_strtod_l+0x7ba>
 8012db4:	e64a      	b.n	8012a4c <_strtod_l+0x488>
 8012db6:	2c00      	cmp	r4, #0
 8012db8:	dd07      	ble.n	8012dca <_strtod_l+0x806>
 8012dba:	0022      	movs	r2, r4
 8012dbc:	9908      	ldr	r1, [sp, #32]
 8012dbe:	9805      	ldr	r0, [sp, #20]
 8012dc0:	f003 f828 	bl	8015e14 <__lshift>
 8012dc4:	9008      	str	r0, [sp, #32]
 8012dc6:	2800      	cmp	r0, #0
 8012dc8:	d0e4      	beq.n	8012d94 <_strtod_l+0x7d0>
 8012dca:	2d00      	cmp	r5, #0
 8012dcc:	dd08      	ble.n	8012de0 <_strtod_l+0x81c>
 8012dce:	002a      	movs	r2, r5
 8012dd0:	9907      	ldr	r1, [sp, #28]
 8012dd2:	9805      	ldr	r0, [sp, #20]
 8012dd4:	f003 f81e 	bl	8015e14 <__lshift>
 8012dd8:	9007      	str	r0, [sp, #28]
 8012dda:	2800      	cmp	r0, #0
 8012ddc:	d100      	bne.n	8012de0 <_strtod_l+0x81c>
 8012dde:	e635      	b.n	8012a4c <_strtod_l+0x488>
 8012de0:	9a08      	ldr	r2, [sp, #32]
 8012de2:	991e      	ldr	r1, [sp, #120]	@ 0x78
 8012de4:	9805      	ldr	r0, [sp, #20]
 8012de6:	f003 f89d 	bl	8015f24 <__mdiff>
 8012dea:	9006      	str	r0, [sp, #24]
 8012dec:	2800      	cmp	r0, #0
 8012dee:	d100      	bne.n	8012df2 <_strtod_l+0x82e>
 8012df0:	e62c      	b.n	8012a4c <_strtod_l+0x488>
 8012df2:	68c3      	ldr	r3, [r0, #12]
 8012df4:	9907      	ldr	r1, [sp, #28]
 8012df6:	9313      	str	r3, [sp, #76]	@ 0x4c
 8012df8:	2300      	movs	r3, #0
 8012dfa:	60c3      	str	r3, [r0, #12]
 8012dfc:	f003 f876 	bl	8015eec <__mcmp>
 8012e00:	2800      	cmp	r0, #0
 8012e02:	da3b      	bge.n	8012e7c <_strtod_l+0x8b8>
 8012e04:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8012e06:	4333      	orrs	r3, r6
 8012e08:	d167      	bne.n	8012eda <_strtod_l+0x916>
 8012e0a:	033b      	lsls	r3, r7, #12
 8012e0c:	d165      	bne.n	8012eda <_strtod_l+0x916>
 8012e0e:	22d6      	movs	r2, #214	@ 0xd6
 8012e10:	4b37      	ldr	r3, [pc, #220]	@ (8012ef0 <_strtod_l+0x92c>)
 8012e12:	04d2      	lsls	r2, r2, #19
 8012e14:	403b      	ands	r3, r7
 8012e16:	4293      	cmp	r3, r2
 8012e18:	d95f      	bls.n	8012eda <_strtod_l+0x916>
 8012e1a:	9b06      	ldr	r3, [sp, #24]
 8012e1c:	695b      	ldr	r3, [r3, #20]
 8012e1e:	2b00      	cmp	r3, #0
 8012e20:	d103      	bne.n	8012e2a <_strtod_l+0x866>
 8012e22:	9b06      	ldr	r3, [sp, #24]
 8012e24:	691b      	ldr	r3, [r3, #16]
 8012e26:	2b01      	cmp	r3, #1
 8012e28:	dd57      	ble.n	8012eda <_strtod_l+0x916>
 8012e2a:	9906      	ldr	r1, [sp, #24]
 8012e2c:	2201      	movs	r2, #1
 8012e2e:	9805      	ldr	r0, [sp, #20]
 8012e30:	f002 fff0 	bl	8015e14 <__lshift>
 8012e34:	9907      	ldr	r1, [sp, #28]
 8012e36:	9006      	str	r0, [sp, #24]
 8012e38:	f003 f858 	bl	8015eec <__mcmp>
 8012e3c:	2800      	cmp	r0, #0
 8012e3e:	dd4c      	ble.n	8012eda <_strtod_l+0x916>
 8012e40:	4b2b      	ldr	r3, [pc, #172]	@ (8012ef0 <_strtod_l+0x92c>)
 8012e42:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8012e44:	403b      	ands	r3, r7
 8012e46:	2a00      	cmp	r2, #0
 8012e48:	d074      	beq.n	8012f34 <_strtod_l+0x970>
 8012e4a:	22d6      	movs	r2, #214	@ 0xd6
 8012e4c:	04d2      	lsls	r2, r2, #19
 8012e4e:	4293      	cmp	r3, r2
 8012e50:	d870      	bhi.n	8012f34 <_strtod_l+0x970>
 8012e52:	22dc      	movs	r2, #220	@ 0xdc
 8012e54:	0492      	lsls	r2, r2, #18
 8012e56:	4293      	cmp	r3, r2
 8012e58:	d800      	bhi.n	8012e5c <_strtod_l+0x898>
 8012e5a:	e693      	b.n	8012b84 <_strtod_l+0x5c0>
 8012e5c:	0030      	movs	r0, r6
 8012e5e:	0039      	movs	r1, r7
 8012e60:	4b24      	ldr	r3, [pc, #144]	@ (8012ef4 <_strtod_l+0x930>)
 8012e62:	2200      	movs	r2, #0
 8012e64:	f7ef fd62 	bl	800292c <__aeabi_dmul>
 8012e68:	4b21      	ldr	r3, [pc, #132]	@ (8012ef0 <_strtod_l+0x92c>)
 8012e6a:	0006      	movs	r6, r0
 8012e6c:	000f      	movs	r7, r1
 8012e6e:	420b      	tst	r3, r1
 8012e70:	d000      	beq.n	8012e74 <_strtod_l+0x8b0>
 8012e72:	e5f4      	b.n	8012a5e <_strtod_l+0x49a>
 8012e74:	2322      	movs	r3, #34	@ 0x22
 8012e76:	9a05      	ldr	r2, [sp, #20]
 8012e78:	6013      	str	r3, [r2, #0]
 8012e7a:	e5f0      	b.n	8012a5e <_strtod_l+0x49a>
 8012e7c:	970e      	str	r7, [sp, #56]	@ 0x38
 8012e7e:	2800      	cmp	r0, #0
 8012e80:	d175      	bne.n	8012f6e <_strtod_l+0x9aa>
 8012e82:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 8012e84:	033b      	lsls	r3, r7, #12
 8012e86:	0b1b      	lsrs	r3, r3, #12
 8012e88:	2a00      	cmp	r2, #0
 8012e8a:	d039      	beq.n	8012f00 <_strtod_l+0x93c>
 8012e8c:	4a1a      	ldr	r2, [pc, #104]	@ (8012ef8 <_strtod_l+0x934>)
 8012e8e:	4293      	cmp	r3, r2
 8012e90:	d138      	bne.n	8012f04 <_strtod_l+0x940>
 8012e92:	2101      	movs	r1, #1
 8012e94:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8012e96:	4249      	negs	r1, r1
 8012e98:	0032      	movs	r2, r6
 8012e9a:	0008      	movs	r0, r1
 8012e9c:	2b00      	cmp	r3, #0
 8012e9e:	d00b      	beq.n	8012eb8 <_strtod_l+0x8f4>
 8012ea0:	24d4      	movs	r4, #212	@ 0xd4
 8012ea2:	4b13      	ldr	r3, [pc, #76]	@ (8012ef0 <_strtod_l+0x92c>)
 8012ea4:	0008      	movs	r0, r1
 8012ea6:	403b      	ands	r3, r7
 8012ea8:	04e4      	lsls	r4, r4, #19
 8012eaa:	42a3      	cmp	r3, r4
 8012eac:	d804      	bhi.n	8012eb8 <_strtod_l+0x8f4>
 8012eae:	306c      	adds	r0, #108	@ 0x6c
 8012eb0:	0d1b      	lsrs	r3, r3, #20
 8012eb2:	1ac3      	subs	r3, r0, r3
 8012eb4:	4099      	lsls	r1, r3
 8012eb6:	0008      	movs	r0, r1
 8012eb8:	4282      	cmp	r2, r0
 8012eba:	d123      	bne.n	8012f04 <_strtod_l+0x940>
 8012ebc:	4b0f      	ldr	r3, [pc, #60]	@ (8012efc <_strtod_l+0x938>)
 8012ebe:	990e      	ldr	r1, [sp, #56]	@ 0x38
 8012ec0:	4299      	cmp	r1, r3
 8012ec2:	d102      	bne.n	8012eca <_strtod_l+0x906>
 8012ec4:	3201      	adds	r2, #1
 8012ec6:	d100      	bne.n	8012eca <_strtod_l+0x906>
 8012ec8:	e5c0      	b.n	8012a4c <_strtod_l+0x488>
 8012eca:	4b09      	ldr	r3, [pc, #36]	@ (8012ef0 <_strtod_l+0x92c>)
 8012ecc:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8012ece:	2600      	movs	r6, #0
 8012ed0:	401a      	ands	r2, r3
 8012ed2:	0013      	movs	r3, r2
 8012ed4:	2280      	movs	r2, #128	@ 0x80
 8012ed6:	0352      	lsls	r2, r2, #13
 8012ed8:	189f      	adds	r7, r3, r2
 8012eda:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8012edc:	2b00      	cmp	r3, #0
 8012ede:	d1bd      	bne.n	8012e5c <_strtod_l+0x898>
 8012ee0:	e5bd      	b.n	8012a5e <_strtod_l+0x49a>
 8012ee2:	46c0      	nop			@ (mov r8, r8)
 8012ee4:	08017650 	.word	0x08017650
 8012ee8:	fffffc02 	.word	0xfffffc02
 8012eec:	fffffbe2 	.word	0xfffffbe2
 8012ef0:	7ff00000 	.word	0x7ff00000
 8012ef4:	39500000 	.word	0x39500000
 8012ef8:	000fffff 	.word	0x000fffff
 8012efc:	7fefffff 	.word	0x7fefffff
 8012f00:	4333      	orrs	r3, r6
 8012f02:	d09d      	beq.n	8012e40 <_strtod_l+0x87c>
 8012f04:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 8012f06:	2b00      	cmp	r3, #0
 8012f08:	d01c      	beq.n	8012f44 <_strtod_l+0x980>
 8012f0a:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8012f0c:	9a15      	ldr	r2, [sp, #84]	@ 0x54
 8012f0e:	4213      	tst	r3, r2
 8012f10:	d0e3      	beq.n	8012eda <_strtod_l+0x916>
 8012f12:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8012f14:	0030      	movs	r0, r6
 8012f16:	0039      	movs	r1, r7
 8012f18:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8012f1a:	2b00      	cmp	r3, #0
 8012f1c:	d016      	beq.n	8012f4c <_strtod_l+0x988>
 8012f1e:	f7ff fb39 	bl	8012594 <sulp>
 8012f22:	0002      	movs	r2, r0
 8012f24:	000b      	movs	r3, r1
 8012f26:	9810      	ldr	r0, [sp, #64]	@ 0x40
 8012f28:	9911      	ldr	r1, [sp, #68]	@ 0x44
 8012f2a:	f7ee fcff 	bl	800192c <__aeabi_dadd>
 8012f2e:	0006      	movs	r6, r0
 8012f30:	000f      	movs	r7, r1
 8012f32:	e7d2      	b.n	8012eda <_strtod_l+0x916>
 8012f34:	2601      	movs	r6, #1
 8012f36:	4a92      	ldr	r2, [pc, #584]	@ (8013180 <_strtod_l+0xbbc>)
 8012f38:	4276      	negs	r6, r6
 8012f3a:	189b      	adds	r3, r3, r2
 8012f3c:	4a91      	ldr	r2, [pc, #580]	@ (8013184 <_strtod_l+0xbc0>)
 8012f3e:	431a      	orrs	r2, r3
 8012f40:	0017      	movs	r7, r2
 8012f42:	e7ca      	b.n	8012eda <_strtod_l+0x916>
 8012f44:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 8012f46:	4233      	tst	r3, r6
 8012f48:	d0c7      	beq.n	8012eda <_strtod_l+0x916>
 8012f4a:	e7e2      	b.n	8012f12 <_strtod_l+0x94e>
 8012f4c:	f7ff fb22 	bl	8012594 <sulp>
 8012f50:	0002      	movs	r2, r0
 8012f52:	000b      	movs	r3, r1
 8012f54:	9810      	ldr	r0, [sp, #64]	@ 0x40
 8012f56:	9911      	ldr	r1, [sp, #68]	@ 0x44
 8012f58:	f7ef ffce 	bl	8002ef8 <__aeabi_dsub>
 8012f5c:	2200      	movs	r2, #0
 8012f5e:	2300      	movs	r3, #0
 8012f60:	0006      	movs	r6, r0
 8012f62:	000f      	movs	r7, r1
 8012f64:	f7ed fa72 	bl	800044c <__aeabi_dcmpeq>
 8012f68:	2800      	cmp	r0, #0
 8012f6a:	d0b6      	beq.n	8012eda <_strtod_l+0x916>
 8012f6c:	e60a      	b.n	8012b84 <_strtod_l+0x5c0>
 8012f6e:	9907      	ldr	r1, [sp, #28]
 8012f70:	9806      	ldr	r0, [sp, #24]
 8012f72:	f003 f93d 	bl	80161f0 <__ratio>
 8012f76:	2380      	movs	r3, #128	@ 0x80
 8012f78:	2200      	movs	r2, #0
 8012f7a:	05db      	lsls	r3, r3, #23
 8012f7c:	0004      	movs	r4, r0
 8012f7e:	000d      	movs	r5, r1
 8012f80:	f7ed fa74 	bl	800046c <__aeabi_dcmple>
 8012f84:	2800      	cmp	r0, #0
 8012f86:	d06c      	beq.n	8013062 <_strtod_l+0xa9e>
 8012f88:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8012f8a:	2b00      	cmp	r3, #0
 8012f8c:	d177      	bne.n	801307e <_strtod_l+0xaba>
 8012f8e:	2e00      	cmp	r6, #0
 8012f90:	d157      	bne.n	8013042 <_strtod_l+0xa7e>
 8012f92:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8012f94:	031b      	lsls	r3, r3, #12
 8012f96:	d15a      	bne.n	801304e <_strtod_l+0xa8a>
 8012f98:	2200      	movs	r2, #0
 8012f9a:	0020      	movs	r0, r4
 8012f9c:	0029      	movs	r1, r5
 8012f9e:	4b7a      	ldr	r3, [pc, #488]	@ (8013188 <_strtod_l+0xbc4>)
 8012fa0:	f7ed fa5a 	bl	8000458 <__aeabi_dcmplt>
 8012fa4:	2800      	cmp	r0, #0
 8012fa6:	d159      	bne.n	801305c <_strtod_l+0xa98>
 8012fa8:	0020      	movs	r0, r4
 8012faa:	0029      	movs	r1, r5
 8012fac:	2200      	movs	r2, #0
 8012fae:	4b77      	ldr	r3, [pc, #476]	@ (801318c <_strtod_l+0xbc8>)
 8012fb0:	f7ef fcbc 	bl	800292c <__aeabi_dmul>
 8012fb4:	0004      	movs	r4, r0
 8012fb6:	000d      	movs	r5, r1
 8012fb8:	2380      	movs	r3, #128	@ 0x80
 8012fba:	061b      	lsls	r3, r3, #24
 8012fbc:	18eb      	adds	r3, r5, r3
 8012fbe:	940a      	str	r4, [sp, #40]	@ 0x28
 8012fc0:	930b      	str	r3, [sp, #44]	@ 0x2c
 8012fc2:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8012fc4:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8012fc6:	9216      	str	r2, [sp, #88]	@ 0x58
 8012fc8:	9317      	str	r3, [sp, #92]	@ 0x5c
 8012fca:	4a71      	ldr	r2, [pc, #452]	@ (8013190 <_strtod_l+0xbcc>)
 8012fcc:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8012fce:	4013      	ands	r3, r2
 8012fd0:	9315      	str	r3, [sp, #84]	@ 0x54
 8012fd2:	9a15      	ldr	r2, [sp, #84]	@ 0x54
 8012fd4:	4b6f      	ldr	r3, [pc, #444]	@ (8013194 <_strtod_l+0xbd0>)
 8012fd6:	429a      	cmp	r2, r3
 8012fd8:	d000      	beq.n	8012fdc <_strtod_l+0xa18>
 8012fda:	e087      	b.n	80130ec <_strtod_l+0xb28>
 8012fdc:	4a6e      	ldr	r2, [pc, #440]	@ (8013198 <_strtod_l+0xbd4>)
 8012fde:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8012fe0:	4694      	mov	ip, r2
 8012fe2:	4463      	add	r3, ip
 8012fe4:	001f      	movs	r7, r3
 8012fe6:	0030      	movs	r0, r6
 8012fe8:	0019      	movs	r1, r3
 8012fea:	f003 f835 	bl	8016058 <__ulp>
 8012fee:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8012ff0:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8012ff2:	f7ef fc9b 	bl	800292c <__aeabi_dmul>
 8012ff6:	0032      	movs	r2, r6
 8012ff8:	003b      	movs	r3, r7
 8012ffa:	f7ee fc97 	bl	800192c <__aeabi_dadd>
 8012ffe:	4a64      	ldr	r2, [pc, #400]	@ (8013190 <_strtod_l+0xbcc>)
 8013000:	4b66      	ldr	r3, [pc, #408]	@ (801319c <_strtod_l+0xbd8>)
 8013002:	0006      	movs	r6, r0
 8013004:	400a      	ands	r2, r1
 8013006:	429a      	cmp	r2, r3
 8013008:	d940      	bls.n	801308c <_strtod_l+0xac8>
 801300a:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 801300c:	4a64      	ldr	r2, [pc, #400]	@ (80131a0 <_strtod_l+0xbdc>)
 801300e:	4293      	cmp	r3, r2
 8013010:	d103      	bne.n	801301a <_strtod_l+0xa56>
 8013012:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8013014:	3301      	adds	r3, #1
 8013016:	d100      	bne.n	801301a <_strtod_l+0xa56>
 8013018:	e518      	b.n	8012a4c <_strtod_l+0x488>
 801301a:	2601      	movs	r6, #1
 801301c:	4f60      	ldr	r7, [pc, #384]	@ (80131a0 <_strtod_l+0xbdc>)
 801301e:	4276      	negs	r6, r6
 8013020:	991e      	ldr	r1, [sp, #120]	@ 0x78
 8013022:	9805      	ldr	r0, [sp, #20]
 8013024:	f002 fcd4 	bl	80159d0 <_Bfree>
 8013028:	9908      	ldr	r1, [sp, #32]
 801302a:	9805      	ldr	r0, [sp, #20]
 801302c:	f002 fcd0 	bl	80159d0 <_Bfree>
 8013030:	9907      	ldr	r1, [sp, #28]
 8013032:	9805      	ldr	r0, [sp, #20]
 8013034:	f002 fccc 	bl	80159d0 <_Bfree>
 8013038:	9906      	ldr	r1, [sp, #24]
 801303a:	9805      	ldr	r0, [sp, #20]
 801303c:	f002 fcc8 	bl	80159d0 <_Bfree>
 8013040:	e617      	b.n	8012c72 <_strtod_l+0x6ae>
 8013042:	2e01      	cmp	r6, #1
 8013044:	d103      	bne.n	801304e <_strtod_l+0xa8a>
 8013046:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8013048:	2b00      	cmp	r3, #0
 801304a:	d100      	bne.n	801304e <_strtod_l+0xa8a>
 801304c:	e59a      	b.n	8012b84 <_strtod_l+0x5c0>
 801304e:	2300      	movs	r3, #0
 8013050:	4c54      	ldr	r4, [pc, #336]	@ (80131a4 <_strtod_l+0xbe0>)
 8013052:	4d4d      	ldr	r5, [pc, #308]	@ (8013188 <_strtod_l+0xbc4>)
 8013054:	930a      	str	r3, [sp, #40]	@ 0x28
 8013056:	940b      	str	r4, [sp, #44]	@ 0x2c
 8013058:	2400      	movs	r4, #0
 801305a:	e7b2      	b.n	8012fc2 <_strtod_l+0x9fe>
 801305c:	2400      	movs	r4, #0
 801305e:	4d4b      	ldr	r5, [pc, #300]	@ (801318c <_strtod_l+0xbc8>)
 8013060:	e7aa      	b.n	8012fb8 <_strtod_l+0x9f4>
 8013062:	0020      	movs	r0, r4
 8013064:	0029      	movs	r1, r5
 8013066:	4b49      	ldr	r3, [pc, #292]	@ (801318c <_strtod_l+0xbc8>)
 8013068:	2200      	movs	r2, #0
 801306a:	f7ef fc5f 	bl	800292c <__aeabi_dmul>
 801306e:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8013070:	0004      	movs	r4, r0
 8013072:	000d      	movs	r5, r1
 8013074:	2b00      	cmp	r3, #0
 8013076:	d09f      	beq.n	8012fb8 <_strtod_l+0x9f4>
 8013078:	940a      	str	r4, [sp, #40]	@ 0x28
 801307a:	950b      	str	r5, [sp, #44]	@ 0x2c
 801307c:	e7a1      	b.n	8012fc2 <_strtod_l+0x9fe>
 801307e:	2300      	movs	r3, #0
 8013080:	4c41      	ldr	r4, [pc, #260]	@ (8013188 <_strtod_l+0xbc4>)
 8013082:	0025      	movs	r5, r4
 8013084:	930a      	str	r3, [sp, #40]	@ 0x28
 8013086:	940b      	str	r4, [sp, #44]	@ 0x2c
 8013088:	001c      	movs	r4, r3
 801308a:	e79a      	b.n	8012fc2 <_strtod_l+0x9fe>
 801308c:	23d4      	movs	r3, #212	@ 0xd4
 801308e:	049b      	lsls	r3, r3, #18
 8013090:	18cf      	adds	r7, r1, r3
 8013092:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8013094:	9710      	str	r7, [sp, #64]	@ 0x40
 8013096:	2b00      	cmp	r3, #0
 8013098:	d1c2      	bne.n	8013020 <_strtod_l+0xa5c>
 801309a:	4b3d      	ldr	r3, [pc, #244]	@ (8013190 <_strtod_l+0xbcc>)
 801309c:	9a15      	ldr	r2, [sp, #84]	@ 0x54
 801309e:	403b      	ands	r3, r7
 80130a0:	429a      	cmp	r2, r3
 80130a2:	d1bd      	bne.n	8013020 <_strtod_l+0xa5c>
 80130a4:	0020      	movs	r0, r4
 80130a6:	0029      	movs	r1, r5
 80130a8:	f7ed fab2 	bl	8000610 <__aeabi_d2lz>
 80130ac:	f7ed fb0a 	bl	80006c4 <__aeabi_l2d>
 80130b0:	0002      	movs	r2, r0
 80130b2:	000b      	movs	r3, r1
 80130b4:	0020      	movs	r0, r4
 80130b6:	0029      	movs	r1, r5
 80130b8:	f7ef ff1e 	bl	8002ef8 <__aeabi_dsub>
 80130bc:	033c      	lsls	r4, r7, #12
 80130be:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 80130c0:	0b24      	lsrs	r4, r4, #12
 80130c2:	4334      	orrs	r4, r6
 80130c4:	900e      	str	r0, [sp, #56]	@ 0x38
 80130c6:	910f      	str	r1, [sp, #60]	@ 0x3c
 80130c8:	4a37      	ldr	r2, [pc, #220]	@ (80131a8 <_strtod_l+0xbe4>)
 80130ca:	431c      	orrs	r4, r3
 80130cc:	d052      	beq.n	8013174 <_strtod_l+0xbb0>
 80130ce:	4b37      	ldr	r3, [pc, #220]	@ (80131ac <_strtod_l+0xbe8>)
 80130d0:	f7ed f9c2 	bl	8000458 <__aeabi_dcmplt>
 80130d4:	2800      	cmp	r0, #0
 80130d6:	d000      	beq.n	80130da <_strtod_l+0xb16>
 80130d8:	e4c1      	b.n	8012a5e <_strtod_l+0x49a>
 80130da:	980e      	ldr	r0, [sp, #56]	@ 0x38
 80130dc:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 80130de:	4a34      	ldr	r2, [pc, #208]	@ (80131b0 <_strtod_l+0xbec>)
 80130e0:	4b2a      	ldr	r3, [pc, #168]	@ (801318c <_strtod_l+0xbc8>)
 80130e2:	f7ed f9cd 	bl	8000480 <__aeabi_dcmpgt>
 80130e6:	2800      	cmp	r0, #0
 80130e8:	d09a      	beq.n	8013020 <_strtod_l+0xa5c>
 80130ea:	e4b8      	b.n	8012a5e <_strtod_l+0x49a>
 80130ec:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80130ee:	2b00      	cmp	r3, #0
 80130f0:	d02a      	beq.n	8013148 <_strtod_l+0xb84>
 80130f2:	23d4      	movs	r3, #212	@ 0xd4
 80130f4:	9a15      	ldr	r2, [sp, #84]	@ 0x54
 80130f6:	04db      	lsls	r3, r3, #19
 80130f8:	429a      	cmp	r2, r3
 80130fa:	d825      	bhi.n	8013148 <_strtod_l+0xb84>
 80130fc:	0020      	movs	r0, r4
 80130fe:	0029      	movs	r1, r5
 8013100:	4a2c      	ldr	r2, [pc, #176]	@ (80131b4 <_strtod_l+0xbf0>)
 8013102:	4b2d      	ldr	r3, [pc, #180]	@ (80131b8 <_strtod_l+0xbf4>)
 8013104:	f7ed f9b2 	bl	800046c <__aeabi_dcmple>
 8013108:	2800      	cmp	r0, #0
 801310a:	d016      	beq.n	801313a <_strtod_l+0xb76>
 801310c:	0020      	movs	r0, r4
 801310e:	0029      	movs	r1, r5
 8013110:	f7ed fa60 	bl	80005d4 <__aeabi_d2uiz>
 8013114:	2800      	cmp	r0, #0
 8013116:	d100      	bne.n	801311a <_strtod_l+0xb56>
 8013118:	3001      	adds	r0, #1
 801311a:	f7f0 fb83 	bl	8003824 <__aeabi_ui2d>
 801311e:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8013120:	0004      	movs	r4, r0
 8013122:	000d      	movs	r5, r1
 8013124:	2b00      	cmp	r3, #0
 8013126:	d122      	bne.n	801316e <_strtod_l+0xbaa>
 8013128:	2380      	movs	r3, #128	@ 0x80
 801312a:	061b      	lsls	r3, r3, #24
 801312c:	18cb      	adds	r3, r1, r3
 801312e:	9018      	str	r0, [sp, #96]	@ 0x60
 8013130:	9319      	str	r3, [sp, #100]	@ 0x64
 8013132:	9a18      	ldr	r2, [sp, #96]	@ 0x60
 8013134:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8013136:	9216      	str	r2, [sp, #88]	@ 0x58
 8013138:	9317      	str	r3, [sp, #92]	@ 0x5c
 801313a:	22d6      	movs	r2, #214	@ 0xd6
 801313c:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 801313e:	04d2      	lsls	r2, r2, #19
 8013140:	189b      	adds	r3, r3, r2
 8013142:	9a15      	ldr	r2, [sp, #84]	@ 0x54
 8013144:	1a9b      	subs	r3, r3, r2
 8013146:	9317      	str	r3, [sp, #92]	@ 0x5c
 8013148:	9810      	ldr	r0, [sp, #64]	@ 0x40
 801314a:	9911      	ldr	r1, [sp, #68]	@ 0x44
 801314c:	9e16      	ldr	r6, [sp, #88]	@ 0x58
 801314e:	9f17      	ldr	r7, [sp, #92]	@ 0x5c
 8013150:	f002 ff82 	bl	8016058 <__ulp>
 8013154:	0002      	movs	r2, r0
 8013156:	000b      	movs	r3, r1
 8013158:	0030      	movs	r0, r6
 801315a:	0039      	movs	r1, r7
 801315c:	f7ef fbe6 	bl	800292c <__aeabi_dmul>
 8013160:	9a10      	ldr	r2, [sp, #64]	@ 0x40
 8013162:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8013164:	f7ee fbe2 	bl	800192c <__aeabi_dadd>
 8013168:	0006      	movs	r6, r0
 801316a:	000f      	movs	r7, r1
 801316c:	e791      	b.n	8013092 <_strtod_l+0xace>
 801316e:	9418      	str	r4, [sp, #96]	@ 0x60
 8013170:	9519      	str	r5, [sp, #100]	@ 0x64
 8013172:	e7de      	b.n	8013132 <_strtod_l+0xb6e>
 8013174:	4b11      	ldr	r3, [pc, #68]	@ (80131bc <_strtod_l+0xbf8>)
 8013176:	980e      	ldr	r0, [sp, #56]	@ 0x38
 8013178:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 801317a:	f7ed f96d 	bl	8000458 <__aeabi_dcmplt>
 801317e:	e7b2      	b.n	80130e6 <_strtod_l+0xb22>
 8013180:	fff00000 	.word	0xfff00000
 8013184:	000fffff 	.word	0x000fffff
 8013188:	3ff00000 	.word	0x3ff00000
 801318c:	3fe00000 	.word	0x3fe00000
 8013190:	7ff00000 	.word	0x7ff00000
 8013194:	7fe00000 	.word	0x7fe00000
 8013198:	fcb00000 	.word	0xfcb00000
 801319c:	7c9fffff 	.word	0x7c9fffff
 80131a0:	7fefffff 	.word	0x7fefffff
 80131a4:	bff00000 	.word	0xbff00000
 80131a8:	94a03595 	.word	0x94a03595
 80131ac:	3fdfffff 	.word	0x3fdfffff
 80131b0:	35afe535 	.word	0x35afe535
 80131b4:	ffc00000 	.word	0xffc00000
 80131b8:	41dfffff 	.word	0x41dfffff
 80131bc:	3fcfffff 	.word	0x3fcfffff

080131c0 <strtod>:
 80131c0:	b510      	push	{r4, lr}
 80131c2:	4c04      	ldr	r4, [pc, #16]	@ (80131d4 <strtod+0x14>)
 80131c4:	000a      	movs	r2, r1
 80131c6:	0001      	movs	r1, r0
 80131c8:	4b03      	ldr	r3, [pc, #12]	@ (80131d8 <strtod+0x18>)
 80131ca:	6820      	ldr	r0, [r4, #0]
 80131cc:	f7ff f9fa 	bl	80125c4 <_strtod_l>
 80131d0:	bd10      	pop	{r4, pc}
 80131d2:	46c0      	nop			@ (mov r8, r8)
 80131d4:	20000194 	.word	0x20000194
 80131d8:	20000028 	.word	0x20000028

080131dc <_strtol_l.isra.0>:
 80131dc:	b5f0      	push	{r4, r5, r6, r7, lr}
 80131de:	b085      	sub	sp, #20
 80131e0:	0017      	movs	r7, r2
 80131e2:	001e      	movs	r6, r3
 80131e4:	9003      	str	r0, [sp, #12]
 80131e6:	9101      	str	r1, [sp, #4]
 80131e8:	2b24      	cmp	r3, #36	@ 0x24
 80131ea:	d823      	bhi.n	8013234 <_strtol_l.isra.0+0x58>
 80131ec:	000c      	movs	r4, r1
 80131ee:	2b01      	cmp	r3, #1
 80131f0:	d020      	beq.n	8013234 <_strtol_l.isra.0+0x58>
 80131f2:	4b3d      	ldr	r3, [pc, #244]	@ (80132e8 <_strtol_l.isra.0+0x10c>)
 80131f4:	2208      	movs	r2, #8
 80131f6:	469c      	mov	ip, r3
 80131f8:	0023      	movs	r3, r4
 80131fa:	4661      	mov	r1, ip
 80131fc:	781d      	ldrb	r5, [r3, #0]
 80131fe:	3401      	adds	r4, #1
 8013200:	5d48      	ldrb	r0, [r1, r5]
 8013202:	0001      	movs	r1, r0
 8013204:	4011      	ands	r1, r2
 8013206:	4210      	tst	r0, r2
 8013208:	d1f6      	bne.n	80131f8 <_strtol_l.isra.0+0x1c>
 801320a:	2d2d      	cmp	r5, #45	@ 0x2d
 801320c:	d119      	bne.n	8013242 <_strtol_l.isra.0+0x66>
 801320e:	7825      	ldrb	r5, [r4, #0]
 8013210:	1c9c      	adds	r4, r3, #2
 8013212:	2301      	movs	r3, #1
 8013214:	9300      	str	r3, [sp, #0]
 8013216:	2210      	movs	r2, #16
 8013218:	0033      	movs	r3, r6
 801321a:	4393      	bics	r3, r2
 801321c:	d11d      	bne.n	801325a <_strtol_l.isra.0+0x7e>
 801321e:	2d30      	cmp	r5, #48	@ 0x30
 8013220:	d115      	bne.n	801324e <_strtol_l.isra.0+0x72>
 8013222:	2120      	movs	r1, #32
 8013224:	7823      	ldrb	r3, [r4, #0]
 8013226:	438b      	bics	r3, r1
 8013228:	2b58      	cmp	r3, #88	@ 0x58
 801322a:	d110      	bne.n	801324e <_strtol_l.isra.0+0x72>
 801322c:	7865      	ldrb	r5, [r4, #1]
 801322e:	3402      	adds	r4, #2
 8013230:	2610      	movs	r6, #16
 8013232:	e012      	b.n	801325a <_strtol_l.isra.0+0x7e>
 8013234:	f001 f832 	bl	801429c <__errno>
 8013238:	2316      	movs	r3, #22
 801323a:	6003      	str	r3, [r0, #0]
 801323c:	2000      	movs	r0, #0
 801323e:	b005      	add	sp, #20
 8013240:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8013242:	9100      	str	r1, [sp, #0]
 8013244:	2d2b      	cmp	r5, #43	@ 0x2b
 8013246:	d1e6      	bne.n	8013216 <_strtol_l.isra.0+0x3a>
 8013248:	7825      	ldrb	r5, [r4, #0]
 801324a:	1c9c      	adds	r4, r3, #2
 801324c:	e7e3      	b.n	8013216 <_strtol_l.isra.0+0x3a>
 801324e:	2e00      	cmp	r6, #0
 8013250:	d1ee      	bne.n	8013230 <_strtol_l.isra.0+0x54>
 8013252:	360a      	adds	r6, #10
 8013254:	2d30      	cmp	r5, #48	@ 0x30
 8013256:	d100      	bne.n	801325a <_strtol_l.isra.0+0x7e>
 8013258:	3e02      	subs	r6, #2
 801325a:	4a24      	ldr	r2, [pc, #144]	@ (80132ec <_strtol_l.isra.0+0x110>)
 801325c:	9b00      	ldr	r3, [sp, #0]
 801325e:	4694      	mov	ip, r2
 8013260:	4463      	add	r3, ip
 8013262:	0031      	movs	r1, r6
 8013264:	0018      	movs	r0, r3
 8013266:	9302      	str	r3, [sp, #8]
 8013268:	f7ec fff0 	bl	800024c <__aeabi_uidivmod>
 801326c:	2200      	movs	r2, #0
 801326e:	4684      	mov	ip, r0
 8013270:	0010      	movs	r0, r2
 8013272:	002b      	movs	r3, r5
 8013274:	3b30      	subs	r3, #48	@ 0x30
 8013276:	2b09      	cmp	r3, #9
 8013278:	d811      	bhi.n	801329e <_strtol_l.isra.0+0xc2>
 801327a:	001d      	movs	r5, r3
 801327c:	42ae      	cmp	r6, r5
 801327e:	dd1d      	ble.n	80132bc <_strtol_l.isra.0+0xe0>
 8013280:	1c53      	adds	r3, r2, #1
 8013282:	d009      	beq.n	8013298 <_strtol_l.isra.0+0xbc>
 8013284:	2201      	movs	r2, #1
 8013286:	4252      	negs	r2, r2
 8013288:	4584      	cmp	ip, r0
 801328a:	d305      	bcc.n	8013298 <_strtol_l.isra.0+0xbc>
 801328c:	d101      	bne.n	8013292 <_strtol_l.isra.0+0xb6>
 801328e:	42a9      	cmp	r1, r5
 8013290:	db11      	blt.n	80132b6 <_strtol_l.isra.0+0xda>
 8013292:	2201      	movs	r2, #1
 8013294:	4370      	muls	r0, r6
 8013296:	1828      	adds	r0, r5, r0
 8013298:	7825      	ldrb	r5, [r4, #0]
 801329a:	3401      	adds	r4, #1
 801329c:	e7e9      	b.n	8013272 <_strtol_l.isra.0+0x96>
 801329e:	002b      	movs	r3, r5
 80132a0:	3b41      	subs	r3, #65	@ 0x41
 80132a2:	2b19      	cmp	r3, #25
 80132a4:	d801      	bhi.n	80132aa <_strtol_l.isra.0+0xce>
 80132a6:	3d37      	subs	r5, #55	@ 0x37
 80132a8:	e7e8      	b.n	801327c <_strtol_l.isra.0+0xa0>
 80132aa:	002b      	movs	r3, r5
 80132ac:	3b61      	subs	r3, #97	@ 0x61
 80132ae:	2b19      	cmp	r3, #25
 80132b0:	d804      	bhi.n	80132bc <_strtol_l.isra.0+0xe0>
 80132b2:	3d57      	subs	r5, #87	@ 0x57
 80132b4:	e7e2      	b.n	801327c <_strtol_l.isra.0+0xa0>
 80132b6:	2201      	movs	r2, #1
 80132b8:	4252      	negs	r2, r2
 80132ba:	e7ed      	b.n	8013298 <_strtol_l.isra.0+0xbc>
 80132bc:	1c53      	adds	r3, r2, #1
 80132be:	d108      	bne.n	80132d2 <_strtol_l.isra.0+0xf6>
 80132c0:	2322      	movs	r3, #34	@ 0x22
 80132c2:	9a03      	ldr	r2, [sp, #12]
 80132c4:	9802      	ldr	r0, [sp, #8]
 80132c6:	6013      	str	r3, [r2, #0]
 80132c8:	2f00      	cmp	r7, #0
 80132ca:	d0b8      	beq.n	801323e <_strtol_l.isra.0+0x62>
 80132cc:	1e63      	subs	r3, r4, #1
 80132ce:	9301      	str	r3, [sp, #4]
 80132d0:	e007      	b.n	80132e2 <_strtol_l.isra.0+0x106>
 80132d2:	9b00      	ldr	r3, [sp, #0]
 80132d4:	2b00      	cmp	r3, #0
 80132d6:	d000      	beq.n	80132da <_strtol_l.isra.0+0xfe>
 80132d8:	4240      	negs	r0, r0
 80132da:	2f00      	cmp	r7, #0
 80132dc:	d0af      	beq.n	801323e <_strtol_l.isra.0+0x62>
 80132de:	2a00      	cmp	r2, #0
 80132e0:	d1f4      	bne.n	80132cc <_strtol_l.isra.0+0xf0>
 80132e2:	9b01      	ldr	r3, [sp, #4]
 80132e4:	603b      	str	r3, [r7, #0]
 80132e6:	e7aa      	b.n	801323e <_strtol_l.isra.0+0x62>
 80132e8:	08017679 	.word	0x08017679
 80132ec:	7fffffff 	.word	0x7fffffff

080132f0 <strtol>:
 80132f0:	b510      	push	{r4, lr}
 80132f2:	4c04      	ldr	r4, [pc, #16]	@ (8013304 <strtol+0x14>)
 80132f4:	0013      	movs	r3, r2
 80132f6:	000a      	movs	r2, r1
 80132f8:	0001      	movs	r1, r0
 80132fa:	6820      	ldr	r0, [r4, #0]
 80132fc:	f7ff ff6e 	bl	80131dc <_strtol_l.isra.0>
 8013300:	bd10      	pop	{r4, pc}
 8013302:	46c0      	nop			@ (mov r8, r8)
 8013304:	20000194 	.word	0x20000194

08013308 <__cvt>:
 8013308:	b5f0      	push	{r4, r5, r6, r7, lr}
 801330a:	001f      	movs	r7, r3
 801330c:	2300      	movs	r3, #0
 801330e:	0016      	movs	r6, r2
 8013310:	b08b      	sub	sp, #44	@ 0x2c
 8013312:	429f      	cmp	r7, r3
 8013314:	da04      	bge.n	8013320 <__cvt+0x18>
 8013316:	2180      	movs	r1, #128	@ 0x80
 8013318:	0609      	lsls	r1, r1, #24
 801331a:	187b      	adds	r3, r7, r1
 801331c:	001f      	movs	r7, r3
 801331e:	232d      	movs	r3, #45	@ 0x2d
 8013320:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 8013322:	9d14      	ldr	r5, [sp, #80]	@ 0x50
 8013324:	7013      	strb	r3, [r2, #0]
 8013326:	2320      	movs	r3, #32
 8013328:	2203      	movs	r2, #3
 801332a:	439d      	bics	r5, r3
 801332c:	2d46      	cmp	r5, #70	@ 0x46
 801332e:	d007      	beq.n	8013340 <__cvt+0x38>
 8013330:	002b      	movs	r3, r5
 8013332:	3b45      	subs	r3, #69	@ 0x45
 8013334:	4259      	negs	r1, r3
 8013336:	414b      	adcs	r3, r1
 8013338:	9910      	ldr	r1, [sp, #64]	@ 0x40
 801333a:	3a01      	subs	r2, #1
 801333c:	18cb      	adds	r3, r1, r3
 801333e:	9310      	str	r3, [sp, #64]	@ 0x40
 8013340:	ab09      	add	r3, sp, #36	@ 0x24
 8013342:	9304      	str	r3, [sp, #16]
 8013344:	ab08      	add	r3, sp, #32
 8013346:	9303      	str	r3, [sp, #12]
 8013348:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 801334a:	9200      	str	r2, [sp, #0]
 801334c:	9302      	str	r3, [sp, #8]
 801334e:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8013350:	0032      	movs	r2, r6
 8013352:	9301      	str	r3, [sp, #4]
 8013354:	003b      	movs	r3, r7
 8013356:	f001 f895 	bl	8014484 <_dtoa_r>
 801335a:	0004      	movs	r4, r0
 801335c:	2d47      	cmp	r5, #71	@ 0x47
 801335e:	d11b      	bne.n	8013398 <__cvt+0x90>
 8013360:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8013362:	07db      	lsls	r3, r3, #31
 8013364:	d511      	bpl.n	801338a <__cvt+0x82>
 8013366:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8013368:	18c3      	adds	r3, r0, r3
 801336a:	9307      	str	r3, [sp, #28]
 801336c:	2200      	movs	r2, #0
 801336e:	2300      	movs	r3, #0
 8013370:	0030      	movs	r0, r6
 8013372:	0039      	movs	r1, r7
 8013374:	f7ed f86a 	bl	800044c <__aeabi_dcmpeq>
 8013378:	2800      	cmp	r0, #0
 801337a:	d001      	beq.n	8013380 <__cvt+0x78>
 801337c:	9b07      	ldr	r3, [sp, #28]
 801337e:	9309      	str	r3, [sp, #36]	@ 0x24
 8013380:	2230      	movs	r2, #48	@ 0x30
 8013382:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8013384:	9907      	ldr	r1, [sp, #28]
 8013386:	428b      	cmp	r3, r1
 8013388:	d320      	bcc.n	80133cc <__cvt+0xc4>
 801338a:	0020      	movs	r0, r4
 801338c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801338e:	9a15      	ldr	r2, [sp, #84]	@ 0x54
 8013390:	1b1b      	subs	r3, r3, r4
 8013392:	6013      	str	r3, [r2, #0]
 8013394:	b00b      	add	sp, #44	@ 0x2c
 8013396:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8013398:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 801339a:	18c3      	adds	r3, r0, r3
 801339c:	9307      	str	r3, [sp, #28]
 801339e:	2d46      	cmp	r5, #70	@ 0x46
 80133a0:	d1e4      	bne.n	801336c <__cvt+0x64>
 80133a2:	7803      	ldrb	r3, [r0, #0]
 80133a4:	2b30      	cmp	r3, #48	@ 0x30
 80133a6:	d10c      	bne.n	80133c2 <__cvt+0xba>
 80133a8:	2200      	movs	r2, #0
 80133aa:	2300      	movs	r3, #0
 80133ac:	0030      	movs	r0, r6
 80133ae:	0039      	movs	r1, r7
 80133b0:	f7ed f84c 	bl	800044c <__aeabi_dcmpeq>
 80133b4:	2800      	cmp	r0, #0
 80133b6:	d104      	bne.n	80133c2 <__cvt+0xba>
 80133b8:	2301      	movs	r3, #1
 80133ba:	9a10      	ldr	r2, [sp, #64]	@ 0x40
 80133bc:	1a9b      	subs	r3, r3, r2
 80133be:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 80133c0:	6013      	str	r3, [r2, #0]
 80133c2:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 80133c4:	9a07      	ldr	r2, [sp, #28]
 80133c6:	681b      	ldr	r3, [r3, #0]
 80133c8:	18d3      	adds	r3, r2, r3
 80133ca:	e7ce      	b.n	801336a <__cvt+0x62>
 80133cc:	1c59      	adds	r1, r3, #1
 80133ce:	9109      	str	r1, [sp, #36]	@ 0x24
 80133d0:	701a      	strb	r2, [r3, #0]
 80133d2:	e7d6      	b.n	8013382 <__cvt+0x7a>

080133d4 <__exponent>:
 80133d4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80133d6:	232b      	movs	r3, #43	@ 0x2b
 80133d8:	b085      	sub	sp, #20
 80133da:	0005      	movs	r5, r0
 80133dc:	1e0c      	subs	r4, r1, #0
 80133de:	7002      	strb	r2, [r0, #0]
 80133e0:	da01      	bge.n	80133e6 <__exponent+0x12>
 80133e2:	424c      	negs	r4, r1
 80133e4:	3302      	adds	r3, #2
 80133e6:	706b      	strb	r3, [r5, #1]
 80133e8:	2c09      	cmp	r4, #9
 80133ea:	dd2c      	ble.n	8013446 <__exponent+0x72>
 80133ec:	ab02      	add	r3, sp, #8
 80133ee:	1dde      	adds	r6, r3, #7
 80133f0:	0020      	movs	r0, r4
 80133f2:	210a      	movs	r1, #10
 80133f4:	f7ed f814 	bl	8000420 <__aeabi_idivmod>
 80133f8:	0037      	movs	r7, r6
 80133fa:	3130      	adds	r1, #48	@ 0x30
 80133fc:	3e01      	subs	r6, #1
 80133fe:	0020      	movs	r0, r4
 8013400:	7031      	strb	r1, [r6, #0]
 8013402:	210a      	movs	r1, #10
 8013404:	9401      	str	r4, [sp, #4]
 8013406:	f7ec ff25 	bl	8000254 <__divsi3>
 801340a:	9b01      	ldr	r3, [sp, #4]
 801340c:	0004      	movs	r4, r0
 801340e:	2b63      	cmp	r3, #99	@ 0x63
 8013410:	dcee      	bgt.n	80133f0 <__exponent+0x1c>
 8013412:	1eba      	subs	r2, r7, #2
 8013414:	1ca8      	adds	r0, r5, #2
 8013416:	0001      	movs	r1, r0
 8013418:	0013      	movs	r3, r2
 801341a:	3430      	adds	r4, #48	@ 0x30
 801341c:	7014      	strb	r4, [r2, #0]
 801341e:	ac02      	add	r4, sp, #8
 8013420:	3407      	adds	r4, #7
 8013422:	429c      	cmp	r4, r3
 8013424:	d80a      	bhi.n	801343c <__exponent+0x68>
 8013426:	2300      	movs	r3, #0
 8013428:	4294      	cmp	r4, r2
 801342a:	d303      	bcc.n	8013434 <__exponent+0x60>
 801342c:	3309      	adds	r3, #9
 801342e:	aa02      	add	r2, sp, #8
 8013430:	189b      	adds	r3, r3, r2
 8013432:	1bdb      	subs	r3, r3, r7
 8013434:	18c0      	adds	r0, r0, r3
 8013436:	1b40      	subs	r0, r0, r5
 8013438:	b005      	add	sp, #20
 801343a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 801343c:	781c      	ldrb	r4, [r3, #0]
 801343e:	3301      	adds	r3, #1
 8013440:	700c      	strb	r4, [r1, #0]
 8013442:	3101      	adds	r1, #1
 8013444:	e7eb      	b.n	801341e <__exponent+0x4a>
 8013446:	2330      	movs	r3, #48	@ 0x30
 8013448:	18e4      	adds	r4, r4, r3
 801344a:	70ab      	strb	r3, [r5, #2]
 801344c:	1d28      	adds	r0, r5, #4
 801344e:	70ec      	strb	r4, [r5, #3]
 8013450:	e7f1      	b.n	8013436 <__exponent+0x62>
	...

08013454 <_printf_float>:
 8013454:	b5f0      	push	{r4, r5, r6, r7, lr}
 8013456:	b097      	sub	sp, #92	@ 0x5c
 8013458:	000d      	movs	r5, r1
 801345a:	920a      	str	r2, [sp, #40]	@ 0x28
 801345c:	9c1c      	ldr	r4, [sp, #112]	@ 0x70
 801345e:	930b      	str	r3, [sp, #44]	@ 0x2c
 8013460:	9009      	str	r0, [sp, #36]	@ 0x24
 8013462:	f000 fec9 	bl	80141f8 <_localeconv_r>
 8013466:	6803      	ldr	r3, [r0, #0]
 8013468:	0018      	movs	r0, r3
 801346a:	930d      	str	r3, [sp, #52]	@ 0x34
 801346c:	f7ec fe4c 	bl	8000108 <strlen>
 8013470:	2300      	movs	r3, #0
 8013472:	900f      	str	r0, [sp, #60]	@ 0x3c
 8013474:	9314      	str	r3, [sp, #80]	@ 0x50
 8013476:	7e2b      	ldrb	r3, [r5, #24]
 8013478:	2207      	movs	r2, #7
 801347a:	930c      	str	r3, [sp, #48]	@ 0x30
 801347c:	682b      	ldr	r3, [r5, #0]
 801347e:	930e      	str	r3, [sp, #56]	@ 0x38
 8013480:	990e      	ldr	r1, [sp, #56]	@ 0x38
 8013482:	6823      	ldr	r3, [r4, #0]
 8013484:	05c9      	lsls	r1, r1, #23
 8013486:	d545      	bpl.n	8013514 <_printf_float+0xc0>
 8013488:	189b      	adds	r3, r3, r2
 801348a:	4393      	bics	r3, r2
 801348c:	001a      	movs	r2, r3
 801348e:	3208      	adds	r2, #8
 8013490:	6022      	str	r2, [r4, #0]
 8013492:	2201      	movs	r2, #1
 8013494:	681e      	ldr	r6, [r3, #0]
 8013496:	685f      	ldr	r7, [r3, #4]
 8013498:	007b      	lsls	r3, r7, #1
 801349a:	085b      	lsrs	r3, r3, #1
 801349c:	9311      	str	r3, [sp, #68]	@ 0x44
 801349e:	9610      	str	r6, [sp, #64]	@ 0x40
 80134a0:	64ae      	str	r6, [r5, #72]	@ 0x48
 80134a2:	64ef      	str	r7, [r5, #76]	@ 0x4c
 80134a4:	9810      	ldr	r0, [sp, #64]	@ 0x40
 80134a6:	9911      	ldr	r1, [sp, #68]	@ 0x44
 80134a8:	4ba7      	ldr	r3, [pc, #668]	@ (8013748 <_printf_float+0x2f4>)
 80134aa:	4252      	negs	r2, r2
 80134ac:	f7f0 f92e 	bl	800370c <__aeabi_dcmpun>
 80134b0:	2800      	cmp	r0, #0
 80134b2:	d131      	bne.n	8013518 <_printf_float+0xc4>
 80134b4:	9810      	ldr	r0, [sp, #64]	@ 0x40
 80134b6:	9911      	ldr	r1, [sp, #68]	@ 0x44
 80134b8:	2201      	movs	r2, #1
 80134ba:	4ba3      	ldr	r3, [pc, #652]	@ (8013748 <_printf_float+0x2f4>)
 80134bc:	4252      	negs	r2, r2
 80134be:	f7ec ffd5 	bl	800046c <__aeabi_dcmple>
 80134c2:	2800      	cmp	r0, #0
 80134c4:	d128      	bne.n	8013518 <_printf_float+0xc4>
 80134c6:	2200      	movs	r2, #0
 80134c8:	2300      	movs	r3, #0
 80134ca:	0030      	movs	r0, r6
 80134cc:	0039      	movs	r1, r7
 80134ce:	f7ec ffc3 	bl	8000458 <__aeabi_dcmplt>
 80134d2:	2800      	cmp	r0, #0
 80134d4:	d003      	beq.n	80134de <_printf_float+0x8a>
 80134d6:	002b      	movs	r3, r5
 80134d8:	222d      	movs	r2, #45	@ 0x2d
 80134da:	3343      	adds	r3, #67	@ 0x43
 80134dc:	701a      	strb	r2, [r3, #0]
 80134de:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80134e0:	4f9a      	ldr	r7, [pc, #616]	@ (801374c <_printf_float+0x2f8>)
 80134e2:	2b47      	cmp	r3, #71	@ 0x47
 80134e4:	d800      	bhi.n	80134e8 <_printf_float+0x94>
 80134e6:	4f9a      	ldr	r7, [pc, #616]	@ (8013750 <_printf_float+0x2fc>)
 80134e8:	2303      	movs	r3, #3
 80134ea:	2400      	movs	r4, #0
 80134ec:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 80134ee:	612b      	str	r3, [r5, #16]
 80134f0:	3301      	adds	r3, #1
 80134f2:	439a      	bics	r2, r3
 80134f4:	602a      	str	r2, [r5, #0]
 80134f6:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80134f8:	0029      	movs	r1, r5
 80134fa:	9300      	str	r3, [sp, #0]
 80134fc:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80134fe:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8013500:	aa15      	add	r2, sp, #84	@ 0x54
 8013502:	f000 f9e5 	bl	80138d0 <_printf_common>
 8013506:	3001      	adds	r0, #1
 8013508:	d000      	beq.n	801350c <_printf_float+0xb8>
 801350a:	e09e      	b.n	801364a <_printf_float+0x1f6>
 801350c:	2001      	movs	r0, #1
 801350e:	4240      	negs	r0, r0
 8013510:	b017      	add	sp, #92	@ 0x5c
 8013512:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8013514:	3307      	adds	r3, #7
 8013516:	e7b8      	b.n	801348a <_printf_float+0x36>
 8013518:	0032      	movs	r2, r6
 801351a:	003b      	movs	r3, r7
 801351c:	0030      	movs	r0, r6
 801351e:	0039      	movs	r1, r7
 8013520:	f7f0 f8f4 	bl	800370c <__aeabi_dcmpun>
 8013524:	2800      	cmp	r0, #0
 8013526:	d00b      	beq.n	8013540 <_printf_float+0xec>
 8013528:	2f00      	cmp	r7, #0
 801352a:	da03      	bge.n	8013534 <_printf_float+0xe0>
 801352c:	002b      	movs	r3, r5
 801352e:	222d      	movs	r2, #45	@ 0x2d
 8013530:	3343      	adds	r3, #67	@ 0x43
 8013532:	701a      	strb	r2, [r3, #0]
 8013534:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8013536:	4f87      	ldr	r7, [pc, #540]	@ (8013754 <_printf_float+0x300>)
 8013538:	2b47      	cmp	r3, #71	@ 0x47
 801353a:	d8d5      	bhi.n	80134e8 <_printf_float+0x94>
 801353c:	4f86      	ldr	r7, [pc, #536]	@ (8013758 <_printf_float+0x304>)
 801353e:	e7d3      	b.n	80134e8 <_printf_float+0x94>
 8013540:	2220      	movs	r2, #32
 8013542:	9c0c      	ldr	r4, [sp, #48]	@ 0x30
 8013544:	686b      	ldr	r3, [r5, #4]
 8013546:	4394      	bics	r4, r2
 8013548:	1c5a      	adds	r2, r3, #1
 801354a:	d146      	bne.n	80135da <_printf_float+0x186>
 801354c:	3307      	adds	r3, #7
 801354e:	606b      	str	r3, [r5, #4]
 8013550:	2380      	movs	r3, #128	@ 0x80
 8013552:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8013554:	00db      	lsls	r3, r3, #3
 8013556:	4313      	orrs	r3, r2
 8013558:	2200      	movs	r2, #0
 801355a:	602b      	str	r3, [r5, #0]
 801355c:	9206      	str	r2, [sp, #24]
 801355e:	aa14      	add	r2, sp, #80	@ 0x50
 8013560:	9205      	str	r2, [sp, #20]
 8013562:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 8013564:	a90a      	add	r1, sp, #40	@ 0x28
 8013566:	9204      	str	r2, [sp, #16]
 8013568:	aa13      	add	r2, sp, #76	@ 0x4c
 801356a:	9203      	str	r2, [sp, #12]
 801356c:	2223      	movs	r2, #35	@ 0x23
 801356e:	1852      	adds	r2, r2, r1
 8013570:	9202      	str	r2, [sp, #8]
 8013572:	9301      	str	r3, [sp, #4]
 8013574:	686b      	ldr	r3, [r5, #4]
 8013576:	0032      	movs	r2, r6
 8013578:	9300      	str	r3, [sp, #0]
 801357a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 801357c:	003b      	movs	r3, r7
 801357e:	f7ff fec3 	bl	8013308 <__cvt>
 8013582:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 8013584:	0007      	movs	r7, r0
 8013586:	2c47      	cmp	r4, #71	@ 0x47
 8013588:	d12d      	bne.n	80135e6 <_printf_float+0x192>
 801358a:	1cd3      	adds	r3, r2, #3
 801358c:	db02      	blt.n	8013594 <_printf_float+0x140>
 801358e:	686b      	ldr	r3, [r5, #4]
 8013590:	429a      	cmp	r2, r3
 8013592:	dd47      	ble.n	8013624 <_printf_float+0x1d0>
 8013594:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8013596:	3b02      	subs	r3, #2
 8013598:	b2db      	uxtb	r3, r3
 801359a:	930c      	str	r3, [sp, #48]	@ 0x30
 801359c:	0028      	movs	r0, r5
 801359e:	9913      	ldr	r1, [sp, #76]	@ 0x4c
 80135a0:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 80135a2:	3901      	subs	r1, #1
 80135a4:	3050      	adds	r0, #80	@ 0x50
 80135a6:	9113      	str	r1, [sp, #76]	@ 0x4c
 80135a8:	f7ff ff14 	bl	80133d4 <__exponent>
 80135ac:	9a14      	ldr	r2, [sp, #80]	@ 0x50
 80135ae:	0004      	movs	r4, r0
 80135b0:	1813      	adds	r3, r2, r0
 80135b2:	612b      	str	r3, [r5, #16]
 80135b4:	2a01      	cmp	r2, #1
 80135b6:	dc02      	bgt.n	80135be <_printf_float+0x16a>
 80135b8:	682a      	ldr	r2, [r5, #0]
 80135ba:	07d2      	lsls	r2, r2, #31
 80135bc:	d501      	bpl.n	80135c2 <_printf_float+0x16e>
 80135be:	3301      	adds	r3, #1
 80135c0:	612b      	str	r3, [r5, #16]
 80135c2:	2323      	movs	r3, #35	@ 0x23
 80135c4:	aa0a      	add	r2, sp, #40	@ 0x28
 80135c6:	189b      	adds	r3, r3, r2
 80135c8:	781b      	ldrb	r3, [r3, #0]
 80135ca:	2b00      	cmp	r3, #0
 80135cc:	d100      	bne.n	80135d0 <_printf_float+0x17c>
 80135ce:	e792      	b.n	80134f6 <_printf_float+0xa2>
 80135d0:	002b      	movs	r3, r5
 80135d2:	222d      	movs	r2, #45	@ 0x2d
 80135d4:	3343      	adds	r3, #67	@ 0x43
 80135d6:	701a      	strb	r2, [r3, #0]
 80135d8:	e78d      	b.n	80134f6 <_printf_float+0xa2>
 80135da:	2c47      	cmp	r4, #71	@ 0x47
 80135dc:	d1b8      	bne.n	8013550 <_printf_float+0xfc>
 80135de:	2b00      	cmp	r3, #0
 80135e0:	d1b6      	bne.n	8013550 <_printf_float+0xfc>
 80135e2:	3301      	adds	r3, #1
 80135e4:	e7b3      	b.n	801354e <_printf_float+0xfa>
 80135e6:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80135e8:	2b65      	cmp	r3, #101	@ 0x65
 80135ea:	d9d7      	bls.n	801359c <_printf_float+0x148>
 80135ec:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80135ee:	2b66      	cmp	r3, #102	@ 0x66
 80135f0:	d11a      	bne.n	8013628 <_printf_float+0x1d4>
 80135f2:	686b      	ldr	r3, [r5, #4]
 80135f4:	2a00      	cmp	r2, #0
 80135f6:	dd09      	ble.n	801360c <_printf_float+0x1b8>
 80135f8:	612a      	str	r2, [r5, #16]
 80135fa:	2b00      	cmp	r3, #0
 80135fc:	d102      	bne.n	8013604 <_printf_float+0x1b0>
 80135fe:	6829      	ldr	r1, [r5, #0]
 8013600:	07c9      	lsls	r1, r1, #31
 8013602:	d50b      	bpl.n	801361c <_printf_float+0x1c8>
 8013604:	3301      	adds	r3, #1
 8013606:	189b      	adds	r3, r3, r2
 8013608:	612b      	str	r3, [r5, #16]
 801360a:	e007      	b.n	801361c <_printf_float+0x1c8>
 801360c:	2b00      	cmp	r3, #0
 801360e:	d103      	bne.n	8013618 <_printf_float+0x1c4>
 8013610:	2201      	movs	r2, #1
 8013612:	6829      	ldr	r1, [r5, #0]
 8013614:	4211      	tst	r1, r2
 8013616:	d000      	beq.n	801361a <_printf_float+0x1c6>
 8013618:	1c9a      	adds	r2, r3, #2
 801361a:	612a      	str	r2, [r5, #16]
 801361c:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 801361e:	2400      	movs	r4, #0
 8013620:	65ab      	str	r3, [r5, #88]	@ 0x58
 8013622:	e7ce      	b.n	80135c2 <_printf_float+0x16e>
 8013624:	2367      	movs	r3, #103	@ 0x67
 8013626:	930c      	str	r3, [sp, #48]	@ 0x30
 8013628:	9913      	ldr	r1, [sp, #76]	@ 0x4c
 801362a:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 801362c:	4299      	cmp	r1, r3
 801362e:	db06      	blt.n	801363e <_printf_float+0x1ea>
 8013630:	682b      	ldr	r3, [r5, #0]
 8013632:	6129      	str	r1, [r5, #16]
 8013634:	07db      	lsls	r3, r3, #31
 8013636:	d5f1      	bpl.n	801361c <_printf_float+0x1c8>
 8013638:	3101      	adds	r1, #1
 801363a:	6129      	str	r1, [r5, #16]
 801363c:	e7ee      	b.n	801361c <_printf_float+0x1c8>
 801363e:	2201      	movs	r2, #1
 8013640:	2900      	cmp	r1, #0
 8013642:	dce0      	bgt.n	8013606 <_printf_float+0x1b2>
 8013644:	1892      	adds	r2, r2, r2
 8013646:	1a52      	subs	r2, r2, r1
 8013648:	e7dd      	b.n	8013606 <_printf_float+0x1b2>
 801364a:	682a      	ldr	r2, [r5, #0]
 801364c:	0553      	lsls	r3, r2, #21
 801364e:	d408      	bmi.n	8013662 <_printf_float+0x20e>
 8013650:	692b      	ldr	r3, [r5, #16]
 8013652:	003a      	movs	r2, r7
 8013654:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8013656:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8013658:	9c0b      	ldr	r4, [sp, #44]	@ 0x2c
 801365a:	47a0      	blx	r4
 801365c:	3001      	adds	r0, #1
 801365e:	d129      	bne.n	80136b4 <_printf_float+0x260>
 8013660:	e754      	b.n	801350c <_printf_float+0xb8>
 8013662:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8013664:	2b65      	cmp	r3, #101	@ 0x65
 8013666:	d800      	bhi.n	801366a <_printf_float+0x216>
 8013668:	e0db      	b.n	8013822 <_printf_float+0x3ce>
 801366a:	6ca8      	ldr	r0, [r5, #72]	@ 0x48
 801366c:	6ce9      	ldr	r1, [r5, #76]	@ 0x4c
 801366e:	2200      	movs	r2, #0
 8013670:	2300      	movs	r3, #0
 8013672:	f7ec feeb 	bl	800044c <__aeabi_dcmpeq>
 8013676:	2800      	cmp	r0, #0
 8013678:	d033      	beq.n	80136e2 <_printf_float+0x28e>
 801367a:	2301      	movs	r3, #1
 801367c:	4a37      	ldr	r2, [pc, #220]	@ (801375c <_printf_float+0x308>)
 801367e:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8013680:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8013682:	9c0b      	ldr	r4, [sp, #44]	@ 0x2c
 8013684:	47a0      	blx	r4
 8013686:	3001      	adds	r0, #1
 8013688:	d100      	bne.n	801368c <_printf_float+0x238>
 801368a:	e73f      	b.n	801350c <_printf_float+0xb8>
 801368c:	9e14      	ldr	r6, [sp, #80]	@ 0x50
 801368e:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8013690:	42b3      	cmp	r3, r6
 8013692:	db02      	blt.n	801369a <_printf_float+0x246>
 8013694:	682b      	ldr	r3, [r5, #0]
 8013696:	07db      	lsls	r3, r3, #31
 8013698:	d50c      	bpl.n	80136b4 <_printf_float+0x260>
 801369a:	9c0b      	ldr	r4, [sp, #44]	@ 0x2c
 801369c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 801369e:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 80136a0:	990a      	ldr	r1, [sp, #40]	@ 0x28
 80136a2:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80136a4:	47a0      	blx	r4
 80136a6:	2400      	movs	r4, #0
 80136a8:	3001      	adds	r0, #1
 80136aa:	d100      	bne.n	80136ae <_printf_float+0x25a>
 80136ac:	e72e      	b.n	801350c <_printf_float+0xb8>
 80136ae:	1e73      	subs	r3, r6, #1
 80136b0:	42a3      	cmp	r3, r4
 80136b2:	dc0a      	bgt.n	80136ca <_printf_float+0x276>
 80136b4:	682b      	ldr	r3, [r5, #0]
 80136b6:	079b      	lsls	r3, r3, #30
 80136b8:	d500      	bpl.n	80136bc <_printf_float+0x268>
 80136ba:	e106      	b.n	80138ca <_printf_float+0x476>
 80136bc:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 80136be:	68e8      	ldr	r0, [r5, #12]
 80136c0:	4298      	cmp	r0, r3
 80136c2:	db00      	blt.n	80136c6 <_printf_float+0x272>
 80136c4:	e724      	b.n	8013510 <_printf_float+0xbc>
 80136c6:	0018      	movs	r0, r3
 80136c8:	e722      	b.n	8013510 <_printf_float+0xbc>
 80136ca:	002a      	movs	r2, r5
 80136cc:	2301      	movs	r3, #1
 80136ce:	990a      	ldr	r1, [sp, #40]	@ 0x28
 80136d0:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80136d2:	9f0b      	ldr	r7, [sp, #44]	@ 0x2c
 80136d4:	321a      	adds	r2, #26
 80136d6:	47b8      	blx	r7
 80136d8:	3001      	adds	r0, #1
 80136da:	d100      	bne.n	80136de <_printf_float+0x28a>
 80136dc:	e716      	b.n	801350c <_printf_float+0xb8>
 80136de:	3401      	adds	r4, #1
 80136e0:	e7e5      	b.n	80136ae <_printf_float+0x25a>
 80136e2:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 80136e4:	2b00      	cmp	r3, #0
 80136e6:	dc3b      	bgt.n	8013760 <_printf_float+0x30c>
 80136e8:	2301      	movs	r3, #1
 80136ea:	4a1c      	ldr	r2, [pc, #112]	@ (801375c <_printf_float+0x308>)
 80136ec:	990a      	ldr	r1, [sp, #40]	@ 0x28
 80136ee:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80136f0:	9c0b      	ldr	r4, [sp, #44]	@ 0x2c
 80136f2:	47a0      	blx	r4
 80136f4:	3001      	adds	r0, #1
 80136f6:	d100      	bne.n	80136fa <_printf_float+0x2a6>
 80136f8:	e708      	b.n	801350c <_printf_float+0xb8>
 80136fa:	9e14      	ldr	r6, [sp, #80]	@ 0x50
 80136fc:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 80136fe:	4333      	orrs	r3, r6
 8013700:	d102      	bne.n	8013708 <_printf_float+0x2b4>
 8013702:	682b      	ldr	r3, [r5, #0]
 8013704:	07db      	lsls	r3, r3, #31
 8013706:	d5d5      	bpl.n	80136b4 <_printf_float+0x260>
 8013708:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 801370a:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 801370c:	990a      	ldr	r1, [sp, #40]	@ 0x28
 801370e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8013710:	9c0b      	ldr	r4, [sp, #44]	@ 0x2c
 8013712:	47a0      	blx	r4
 8013714:	2300      	movs	r3, #0
 8013716:	3001      	adds	r0, #1
 8013718:	d100      	bne.n	801371c <_printf_float+0x2c8>
 801371a:	e6f7      	b.n	801350c <_printf_float+0xb8>
 801371c:	930c      	str	r3, [sp, #48]	@ 0x30
 801371e:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8013720:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 8013722:	425b      	negs	r3, r3
 8013724:	4293      	cmp	r3, r2
 8013726:	dc01      	bgt.n	801372c <_printf_float+0x2d8>
 8013728:	0033      	movs	r3, r6
 801372a:	e792      	b.n	8013652 <_printf_float+0x1fe>
 801372c:	002a      	movs	r2, r5
 801372e:	2301      	movs	r3, #1
 8013730:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8013732:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8013734:	9c0b      	ldr	r4, [sp, #44]	@ 0x2c
 8013736:	321a      	adds	r2, #26
 8013738:	47a0      	blx	r4
 801373a:	3001      	adds	r0, #1
 801373c:	d100      	bne.n	8013740 <_printf_float+0x2ec>
 801373e:	e6e5      	b.n	801350c <_printf_float+0xb8>
 8013740:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8013742:	3301      	adds	r3, #1
 8013744:	e7ea      	b.n	801371c <_printf_float+0x2c8>
 8013746:	46c0      	nop			@ (mov r8, r8)
 8013748:	7fefffff 	.word	0x7fefffff
 801374c:	080173aa 	.word	0x080173aa
 8013750:	080173a6 	.word	0x080173a6
 8013754:	080173b2 	.word	0x080173b2
 8013758:	080173ae 	.word	0x080173ae
 801375c:	080173b6 	.word	0x080173b6
 8013760:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8013762:	6dae      	ldr	r6, [r5, #88]	@ 0x58
 8013764:	930c      	str	r3, [sp, #48]	@ 0x30
 8013766:	429e      	cmp	r6, r3
 8013768:	dd00      	ble.n	801376c <_printf_float+0x318>
 801376a:	001e      	movs	r6, r3
 801376c:	2e00      	cmp	r6, #0
 801376e:	dc31      	bgt.n	80137d4 <_printf_float+0x380>
 8013770:	43f3      	mvns	r3, r6
 8013772:	2400      	movs	r4, #0
 8013774:	17db      	asrs	r3, r3, #31
 8013776:	4033      	ands	r3, r6
 8013778:	930e      	str	r3, [sp, #56]	@ 0x38
 801377a:	6dae      	ldr	r6, [r5, #88]	@ 0x58
 801377c:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 801377e:	1af3      	subs	r3, r6, r3
 8013780:	42a3      	cmp	r3, r4
 8013782:	dc30      	bgt.n	80137e6 <_printf_float+0x392>
 8013784:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8013786:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 8013788:	429a      	cmp	r2, r3
 801378a:	dc38      	bgt.n	80137fe <_printf_float+0x3aa>
 801378c:	682b      	ldr	r3, [r5, #0]
 801378e:	07db      	lsls	r3, r3, #31
 8013790:	d435      	bmi.n	80137fe <_printf_float+0x3aa>
 8013792:	9c13      	ldr	r4, [sp, #76]	@ 0x4c
 8013794:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8013796:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 8013798:	1b9b      	subs	r3, r3, r6
 801379a:	1b14      	subs	r4, r2, r4
 801379c:	429c      	cmp	r4, r3
 801379e:	dd00      	ble.n	80137a2 <_printf_float+0x34e>
 80137a0:	001c      	movs	r4, r3
 80137a2:	2c00      	cmp	r4, #0
 80137a4:	dc34      	bgt.n	8013810 <_printf_float+0x3bc>
 80137a6:	43e3      	mvns	r3, r4
 80137a8:	2600      	movs	r6, #0
 80137aa:	17db      	asrs	r3, r3, #31
 80137ac:	401c      	ands	r4, r3
 80137ae:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 80137b0:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 80137b2:	1ad3      	subs	r3, r2, r3
 80137b4:	1b1b      	subs	r3, r3, r4
 80137b6:	42b3      	cmp	r3, r6
 80137b8:	dc00      	bgt.n	80137bc <_printf_float+0x368>
 80137ba:	e77b      	b.n	80136b4 <_printf_float+0x260>
 80137bc:	002a      	movs	r2, r5
 80137be:	2301      	movs	r3, #1
 80137c0:	990a      	ldr	r1, [sp, #40]	@ 0x28
 80137c2:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80137c4:	9f0b      	ldr	r7, [sp, #44]	@ 0x2c
 80137c6:	321a      	adds	r2, #26
 80137c8:	47b8      	blx	r7
 80137ca:	3001      	adds	r0, #1
 80137cc:	d100      	bne.n	80137d0 <_printf_float+0x37c>
 80137ce:	e69d      	b.n	801350c <_printf_float+0xb8>
 80137d0:	3601      	adds	r6, #1
 80137d2:	e7ec      	b.n	80137ae <_printf_float+0x35a>
 80137d4:	0033      	movs	r3, r6
 80137d6:	003a      	movs	r2, r7
 80137d8:	990a      	ldr	r1, [sp, #40]	@ 0x28
 80137da:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80137dc:	9c0b      	ldr	r4, [sp, #44]	@ 0x2c
 80137de:	47a0      	blx	r4
 80137e0:	3001      	adds	r0, #1
 80137e2:	d1c5      	bne.n	8013770 <_printf_float+0x31c>
 80137e4:	e692      	b.n	801350c <_printf_float+0xb8>
 80137e6:	002a      	movs	r2, r5
 80137e8:	2301      	movs	r3, #1
 80137ea:	990a      	ldr	r1, [sp, #40]	@ 0x28
 80137ec:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80137ee:	9e0b      	ldr	r6, [sp, #44]	@ 0x2c
 80137f0:	321a      	adds	r2, #26
 80137f2:	47b0      	blx	r6
 80137f4:	3001      	adds	r0, #1
 80137f6:	d100      	bne.n	80137fa <_printf_float+0x3a6>
 80137f8:	e688      	b.n	801350c <_printf_float+0xb8>
 80137fa:	3401      	adds	r4, #1
 80137fc:	e7bd      	b.n	801377a <_printf_float+0x326>
 80137fe:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8013800:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8013802:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8013804:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8013806:	9c0b      	ldr	r4, [sp, #44]	@ 0x2c
 8013808:	47a0      	blx	r4
 801380a:	3001      	adds	r0, #1
 801380c:	d1c1      	bne.n	8013792 <_printf_float+0x33e>
 801380e:	e67d      	b.n	801350c <_printf_float+0xb8>
 8013810:	19ba      	adds	r2, r7, r6
 8013812:	0023      	movs	r3, r4
 8013814:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8013816:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8013818:	9e0b      	ldr	r6, [sp, #44]	@ 0x2c
 801381a:	47b0      	blx	r6
 801381c:	3001      	adds	r0, #1
 801381e:	d1c2      	bne.n	80137a6 <_printf_float+0x352>
 8013820:	e674      	b.n	801350c <_printf_float+0xb8>
 8013822:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8013824:	930c      	str	r3, [sp, #48]	@ 0x30
 8013826:	2b01      	cmp	r3, #1
 8013828:	dc02      	bgt.n	8013830 <_printf_float+0x3dc>
 801382a:	2301      	movs	r3, #1
 801382c:	421a      	tst	r2, r3
 801382e:	d039      	beq.n	80138a4 <_printf_float+0x450>
 8013830:	2301      	movs	r3, #1
 8013832:	003a      	movs	r2, r7
 8013834:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8013836:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8013838:	9e0b      	ldr	r6, [sp, #44]	@ 0x2c
 801383a:	47b0      	blx	r6
 801383c:	3001      	adds	r0, #1
 801383e:	d100      	bne.n	8013842 <_printf_float+0x3ee>
 8013840:	e664      	b.n	801350c <_printf_float+0xb8>
 8013842:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8013844:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8013846:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8013848:	9809      	ldr	r0, [sp, #36]	@ 0x24
 801384a:	9e0b      	ldr	r6, [sp, #44]	@ 0x2c
 801384c:	47b0      	blx	r6
 801384e:	3001      	adds	r0, #1
 8013850:	d100      	bne.n	8013854 <_printf_float+0x400>
 8013852:	e65b      	b.n	801350c <_printf_float+0xb8>
 8013854:	6ca8      	ldr	r0, [r5, #72]	@ 0x48
 8013856:	6ce9      	ldr	r1, [r5, #76]	@ 0x4c
 8013858:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 801385a:	2200      	movs	r2, #0
 801385c:	3b01      	subs	r3, #1
 801385e:	930c      	str	r3, [sp, #48]	@ 0x30
 8013860:	2300      	movs	r3, #0
 8013862:	f7ec fdf3 	bl	800044c <__aeabi_dcmpeq>
 8013866:	2800      	cmp	r0, #0
 8013868:	d11a      	bne.n	80138a0 <_printf_float+0x44c>
 801386a:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 801386c:	1c7a      	adds	r2, r7, #1
 801386e:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8013870:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8013872:	9e0b      	ldr	r6, [sp, #44]	@ 0x2c
 8013874:	47b0      	blx	r6
 8013876:	3001      	adds	r0, #1
 8013878:	d10e      	bne.n	8013898 <_printf_float+0x444>
 801387a:	e647      	b.n	801350c <_printf_float+0xb8>
 801387c:	002a      	movs	r2, r5
 801387e:	2301      	movs	r3, #1
 8013880:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8013882:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8013884:	9f0b      	ldr	r7, [sp, #44]	@ 0x2c
 8013886:	321a      	adds	r2, #26
 8013888:	47b8      	blx	r7
 801388a:	3001      	adds	r0, #1
 801388c:	d100      	bne.n	8013890 <_printf_float+0x43c>
 801388e:	e63d      	b.n	801350c <_printf_float+0xb8>
 8013890:	3601      	adds	r6, #1
 8013892:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8013894:	429e      	cmp	r6, r3
 8013896:	dbf1      	blt.n	801387c <_printf_float+0x428>
 8013898:	002a      	movs	r2, r5
 801389a:	0023      	movs	r3, r4
 801389c:	3250      	adds	r2, #80	@ 0x50
 801389e:	e6d9      	b.n	8013654 <_printf_float+0x200>
 80138a0:	2600      	movs	r6, #0
 80138a2:	e7f6      	b.n	8013892 <_printf_float+0x43e>
 80138a4:	003a      	movs	r2, r7
 80138a6:	e7e2      	b.n	801386e <_printf_float+0x41a>
 80138a8:	002a      	movs	r2, r5
 80138aa:	2301      	movs	r3, #1
 80138ac:	990a      	ldr	r1, [sp, #40]	@ 0x28
 80138ae:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80138b0:	9e0b      	ldr	r6, [sp, #44]	@ 0x2c
 80138b2:	3219      	adds	r2, #25
 80138b4:	47b0      	blx	r6
 80138b6:	3001      	adds	r0, #1
 80138b8:	d100      	bne.n	80138bc <_printf_float+0x468>
 80138ba:	e627      	b.n	801350c <_printf_float+0xb8>
 80138bc:	3401      	adds	r4, #1
 80138be:	68eb      	ldr	r3, [r5, #12]
 80138c0:	9a15      	ldr	r2, [sp, #84]	@ 0x54
 80138c2:	1a9b      	subs	r3, r3, r2
 80138c4:	42a3      	cmp	r3, r4
 80138c6:	dcef      	bgt.n	80138a8 <_printf_float+0x454>
 80138c8:	e6f8      	b.n	80136bc <_printf_float+0x268>
 80138ca:	2400      	movs	r4, #0
 80138cc:	e7f7      	b.n	80138be <_printf_float+0x46a>
 80138ce:	46c0      	nop			@ (mov r8, r8)

080138d0 <_printf_common>:
 80138d0:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80138d2:	0016      	movs	r6, r2
 80138d4:	9301      	str	r3, [sp, #4]
 80138d6:	688a      	ldr	r2, [r1, #8]
 80138d8:	690b      	ldr	r3, [r1, #16]
 80138da:	000c      	movs	r4, r1
 80138dc:	9000      	str	r0, [sp, #0]
 80138de:	4293      	cmp	r3, r2
 80138e0:	da00      	bge.n	80138e4 <_printf_common+0x14>
 80138e2:	0013      	movs	r3, r2
 80138e4:	0022      	movs	r2, r4
 80138e6:	6033      	str	r3, [r6, #0]
 80138e8:	3243      	adds	r2, #67	@ 0x43
 80138ea:	7812      	ldrb	r2, [r2, #0]
 80138ec:	2a00      	cmp	r2, #0
 80138ee:	d001      	beq.n	80138f4 <_printf_common+0x24>
 80138f0:	3301      	adds	r3, #1
 80138f2:	6033      	str	r3, [r6, #0]
 80138f4:	6823      	ldr	r3, [r4, #0]
 80138f6:	069b      	lsls	r3, r3, #26
 80138f8:	d502      	bpl.n	8013900 <_printf_common+0x30>
 80138fa:	6833      	ldr	r3, [r6, #0]
 80138fc:	3302      	adds	r3, #2
 80138fe:	6033      	str	r3, [r6, #0]
 8013900:	6822      	ldr	r2, [r4, #0]
 8013902:	2306      	movs	r3, #6
 8013904:	0015      	movs	r5, r2
 8013906:	401d      	ands	r5, r3
 8013908:	421a      	tst	r2, r3
 801390a:	d027      	beq.n	801395c <_printf_common+0x8c>
 801390c:	0023      	movs	r3, r4
 801390e:	3343      	adds	r3, #67	@ 0x43
 8013910:	781b      	ldrb	r3, [r3, #0]
 8013912:	1e5a      	subs	r2, r3, #1
 8013914:	4193      	sbcs	r3, r2
 8013916:	6822      	ldr	r2, [r4, #0]
 8013918:	0692      	lsls	r2, r2, #26
 801391a:	d430      	bmi.n	801397e <_printf_common+0xae>
 801391c:	0022      	movs	r2, r4
 801391e:	9901      	ldr	r1, [sp, #4]
 8013920:	9800      	ldr	r0, [sp, #0]
 8013922:	9d08      	ldr	r5, [sp, #32]
 8013924:	3243      	adds	r2, #67	@ 0x43
 8013926:	47a8      	blx	r5
 8013928:	3001      	adds	r0, #1
 801392a:	d025      	beq.n	8013978 <_printf_common+0xa8>
 801392c:	2206      	movs	r2, #6
 801392e:	6823      	ldr	r3, [r4, #0]
 8013930:	2500      	movs	r5, #0
 8013932:	4013      	ands	r3, r2
 8013934:	2b04      	cmp	r3, #4
 8013936:	d105      	bne.n	8013944 <_printf_common+0x74>
 8013938:	6833      	ldr	r3, [r6, #0]
 801393a:	68e5      	ldr	r5, [r4, #12]
 801393c:	1aed      	subs	r5, r5, r3
 801393e:	43eb      	mvns	r3, r5
 8013940:	17db      	asrs	r3, r3, #31
 8013942:	401d      	ands	r5, r3
 8013944:	68a3      	ldr	r3, [r4, #8]
 8013946:	6922      	ldr	r2, [r4, #16]
 8013948:	4293      	cmp	r3, r2
 801394a:	dd01      	ble.n	8013950 <_printf_common+0x80>
 801394c:	1a9b      	subs	r3, r3, r2
 801394e:	18ed      	adds	r5, r5, r3
 8013950:	2600      	movs	r6, #0
 8013952:	42b5      	cmp	r5, r6
 8013954:	d120      	bne.n	8013998 <_printf_common+0xc8>
 8013956:	2000      	movs	r0, #0
 8013958:	e010      	b.n	801397c <_printf_common+0xac>
 801395a:	3501      	adds	r5, #1
 801395c:	68e3      	ldr	r3, [r4, #12]
 801395e:	6832      	ldr	r2, [r6, #0]
 8013960:	1a9b      	subs	r3, r3, r2
 8013962:	42ab      	cmp	r3, r5
 8013964:	ddd2      	ble.n	801390c <_printf_common+0x3c>
 8013966:	0022      	movs	r2, r4
 8013968:	2301      	movs	r3, #1
 801396a:	9901      	ldr	r1, [sp, #4]
 801396c:	9800      	ldr	r0, [sp, #0]
 801396e:	9f08      	ldr	r7, [sp, #32]
 8013970:	3219      	adds	r2, #25
 8013972:	47b8      	blx	r7
 8013974:	3001      	adds	r0, #1
 8013976:	d1f0      	bne.n	801395a <_printf_common+0x8a>
 8013978:	2001      	movs	r0, #1
 801397a:	4240      	negs	r0, r0
 801397c:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 801397e:	2030      	movs	r0, #48	@ 0x30
 8013980:	18e1      	adds	r1, r4, r3
 8013982:	3143      	adds	r1, #67	@ 0x43
 8013984:	7008      	strb	r0, [r1, #0]
 8013986:	0021      	movs	r1, r4
 8013988:	1c5a      	adds	r2, r3, #1
 801398a:	3145      	adds	r1, #69	@ 0x45
 801398c:	7809      	ldrb	r1, [r1, #0]
 801398e:	18a2      	adds	r2, r4, r2
 8013990:	3243      	adds	r2, #67	@ 0x43
 8013992:	3302      	adds	r3, #2
 8013994:	7011      	strb	r1, [r2, #0]
 8013996:	e7c1      	b.n	801391c <_printf_common+0x4c>
 8013998:	0022      	movs	r2, r4
 801399a:	2301      	movs	r3, #1
 801399c:	9901      	ldr	r1, [sp, #4]
 801399e:	9800      	ldr	r0, [sp, #0]
 80139a0:	9f08      	ldr	r7, [sp, #32]
 80139a2:	321a      	adds	r2, #26
 80139a4:	47b8      	blx	r7
 80139a6:	3001      	adds	r0, #1
 80139a8:	d0e6      	beq.n	8013978 <_printf_common+0xa8>
 80139aa:	3601      	adds	r6, #1
 80139ac:	e7d1      	b.n	8013952 <_printf_common+0x82>
	...

080139b0 <_printf_i>:
 80139b0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80139b2:	b08b      	sub	sp, #44	@ 0x2c
 80139b4:	9206      	str	r2, [sp, #24]
 80139b6:	000a      	movs	r2, r1
 80139b8:	3243      	adds	r2, #67	@ 0x43
 80139ba:	9307      	str	r3, [sp, #28]
 80139bc:	9005      	str	r0, [sp, #20]
 80139be:	9203      	str	r2, [sp, #12]
 80139c0:	7e0a      	ldrb	r2, [r1, #24]
 80139c2:	000c      	movs	r4, r1
 80139c4:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 80139c6:	2a78      	cmp	r2, #120	@ 0x78
 80139c8:	d809      	bhi.n	80139de <_printf_i+0x2e>
 80139ca:	2a62      	cmp	r2, #98	@ 0x62
 80139cc:	d80b      	bhi.n	80139e6 <_printf_i+0x36>
 80139ce:	2a00      	cmp	r2, #0
 80139d0:	d100      	bne.n	80139d4 <_printf_i+0x24>
 80139d2:	e0ba      	b.n	8013b4a <_printf_i+0x19a>
 80139d4:	497a      	ldr	r1, [pc, #488]	@ (8013bc0 <_printf_i+0x210>)
 80139d6:	9104      	str	r1, [sp, #16]
 80139d8:	2a58      	cmp	r2, #88	@ 0x58
 80139da:	d100      	bne.n	80139de <_printf_i+0x2e>
 80139dc:	e08e      	b.n	8013afc <_printf_i+0x14c>
 80139de:	0025      	movs	r5, r4
 80139e0:	3542      	adds	r5, #66	@ 0x42
 80139e2:	702a      	strb	r2, [r5, #0]
 80139e4:	e022      	b.n	8013a2c <_printf_i+0x7c>
 80139e6:	0010      	movs	r0, r2
 80139e8:	3863      	subs	r0, #99	@ 0x63
 80139ea:	2815      	cmp	r0, #21
 80139ec:	d8f7      	bhi.n	80139de <_printf_i+0x2e>
 80139ee:	f7ec fb9d 	bl	800012c <__gnu_thumb1_case_shi>
 80139f2:	0016      	.short	0x0016
 80139f4:	fff6001f 	.word	0xfff6001f
 80139f8:	fff6fff6 	.word	0xfff6fff6
 80139fc:	001ffff6 	.word	0x001ffff6
 8013a00:	fff6fff6 	.word	0xfff6fff6
 8013a04:	fff6fff6 	.word	0xfff6fff6
 8013a08:	0036009f 	.word	0x0036009f
 8013a0c:	fff6007e 	.word	0xfff6007e
 8013a10:	00b0fff6 	.word	0x00b0fff6
 8013a14:	0036fff6 	.word	0x0036fff6
 8013a18:	fff6fff6 	.word	0xfff6fff6
 8013a1c:	0082      	.short	0x0082
 8013a1e:	0025      	movs	r5, r4
 8013a20:	681a      	ldr	r2, [r3, #0]
 8013a22:	3542      	adds	r5, #66	@ 0x42
 8013a24:	1d11      	adds	r1, r2, #4
 8013a26:	6019      	str	r1, [r3, #0]
 8013a28:	6813      	ldr	r3, [r2, #0]
 8013a2a:	702b      	strb	r3, [r5, #0]
 8013a2c:	2301      	movs	r3, #1
 8013a2e:	e09e      	b.n	8013b6e <_printf_i+0x1be>
 8013a30:	6818      	ldr	r0, [r3, #0]
 8013a32:	6809      	ldr	r1, [r1, #0]
 8013a34:	1d02      	adds	r2, r0, #4
 8013a36:	060d      	lsls	r5, r1, #24
 8013a38:	d50b      	bpl.n	8013a52 <_printf_i+0xa2>
 8013a3a:	6806      	ldr	r6, [r0, #0]
 8013a3c:	601a      	str	r2, [r3, #0]
 8013a3e:	2e00      	cmp	r6, #0
 8013a40:	da03      	bge.n	8013a4a <_printf_i+0x9a>
 8013a42:	232d      	movs	r3, #45	@ 0x2d
 8013a44:	9a03      	ldr	r2, [sp, #12]
 8013a46:	4276      	negs	r6, r6
 8013a48:	7013      	strb	r3, [r2, #0]
 8013a4a:	4b5d      	ldr	r3, [pc, #372]	@ (8013bc0 <_printf_i+0x210>)
 8013a4c:	270a      	movs	r7, #10
 8013a4e:	9304      	str	r3, [sp, #16]
 8013a50:	e018      	b.n	8013a84 <_printf_i+0xd4>
 8013a52:	6806      	ldr	r6, [r0, #0]
 8013a54:	601a      	str	r2, [r3, #0]
 8013a56:	0649      	lsls	r1, r1, #25
 8013a58:	d5f1      	bpl.n	8013a3e <_printf_i+0x8e>
 8013a5a:	b236      	sxth	r6, r6
 8013a5c:	e7ef      	b.n	8013a3e <_printf_i+0x8e>
 8013a5e:	6808      	ldr	r0, [r1, #0]
 8013a60:	6819      	ldr	r1, [r3, #0]
 8013a62:	c940      	ldmia	r1!, {r6}
 8013a64:	0605      	lsls	r5, r0, #24
 8013a66:	d402      	bmi.n	8013a6e <_printf_i+0xbe>
 8013a68:	0640      	lsls	r0, r0, #25
 8013a6a:	d500      	bpl.n	8013a6e <_printf_i+0xbe>
 8013a6c:	b2b6      	uxth	r6, r6
 8013a6e:	6019      	str	r1, [r3, #0]
 8013a70:	4b53      	ldr	r3, [pc, #332]	@ (8013bc0 <_printf_i+0x210>)
 8013a72:	270a      	movs	r7, #10
 8013a74:	9304      	str	r3, [sp, #16]
 8013a76:	2a6f      	cmp	r2, #111	@ 0x6f
 8013a78:	d100      	bne.n	8013a7c <_printf_i+0xcc>
 8013a7a:	3f02      	subs	r7, #2
 8013a7c:	0023      	movs	r3, r4
 8013a7e:	2200      	movs	r2, #0
 8013a80:	3343      	adds	r3, #67	@ 0x43
 8013a82:	701a      	strb	r2, [r3, #0]
 8013a84:	6863      	ldr	r3, [r4, #4]
 8013a86:	60a3      	str	r3, [r4, #8]
 8013a88:	2b00      	cmp	r3, #0
 8013a8a:	db06      	blt.n	8013a9a <_printf_i+0xea>
 8013a8c:	2104      	movs	r1, #4
 8013a8e:	6822      	ldr	r2, [r4, #0]
 8013a90:	9d03      	ldr	r5, [sp, #12]
 8013a92:	438a      	bics	r2, r1
 8013a94:	6022      	str	r2, [r4, #0]
 8013a96:	4333      	orrs	r3, r6
 8013a98:	d00c      	beq.n	8013ab4 <_printf_i+0x104>
 8013a9a:	9d03      	ldr	r5, [sp, #12]
 8013a9c:	0030      	movs	r0, r6
 8013a9e:	0039      	movs	r1, r7
 8013aa0:	f7ec fbd4 	bl	800024c <__aeabi_uidivmod>
 8013aa4:	9b04      	ldr	r3, [sp, #16]
 8013aa6:	3d01      	subs	r5, #1
 8013aa8:	5c5b      	ldrb	r3, [r3, r1]
 8013aaa:	702b      	strb	r3, [r5, #0]
 8013aac:	0033      	movs	r3, r6
 8013aae:	0006      	movs	r6, r0
 8013ab0:	429f      	cmp	r7, r3
 8013ab2:	d9f3      	bls.n	8013a9c <_printf_i+0xec>
 8013ab4:	2f08      	cmp	r7, #8
 8013ab6:	d109      	bne.n	8013acc <_printf_i+0x11c>
 8013ab8:	6823      	ldr	r3, [r4, #0]
 8013aba:	07db      	lsls	r3, r3, #31
 8013abc:	d506      	bpl.n	8013acc <_printf_i+0x11c>
 8013abe:	6862      	ldr	r2, [r4, #4]
 8013ac0:	6923      	ldr	r3, [r4, #16]
 8013ac2:	429a      	cmp	r2, r3
 8013ac4:	dc02      	bgt.n	8013acc <_printf_i+0x11c>
 8013ac6:	2330      	movs	r3, #48	@ 0x30
 8013ac8:	3d01      	subs	r5, #1
 8013aca:	702b      	strb	r3, [r5, #0]
 8013acc:	9b03      	ldr	r3, [sp, #12]
 8013ace:	1b5b      	subs	r3, r3, r5
 8013ad0:	6123      	str	r3, [r4, #16]
 8013ad2:	9b07      	ldr	r3, [sp, #28]
 8013ad4:	0021      	movs	r1, r4
 8013ad6:	9300      	str	r3, [sp, #0]
 8013ad8:	9805      	ldr	r0, [sp, #20]
 8013ada:	9b06      	ldr	r3, [sp, #24]
 8013adc:	aa09      	add	r2, sp, #36	@ 0x24
 8013ade:	f7ff fef7 	bl	80138d0 <_printf_common>
 8013ae2:	3001      	adds	r0, #1
 8013ae4:	d148      	bne.n	8013b78 <_printf_i+0x1c8>
 8013ae6:	2001      	movs	r0, #1
 8013ae8:	4240      	negs	r0, r0
 8013aea:	b00b      	add	sp, #44	@ 0x2c
 8013aec:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8013aee:	2220      	movs	r2, #32
 8013af0:	6809      	ldr	r1, [r1, #0]
 8013af2:	430a      	orrs	r2, r1
 8013af4:	6022      	str	r2, [r4, #0]
 8013af6:	2278      	movs	r2, #120	@ 0x78
 8013af8:	4932      	ldr	r1, [pc, #200]	@ (8013bc4 <_printf_i+0x214>)
 8013afa:	9104      	str	r1, [sp, #16]
 8013afc:	0021      	movs	r1, r4
 8013afe:	3145      	adds	r1, #69	@ 0x45
 8013b00:	700a      	strb	r2, [r1, #0]
 8013b02:	6819      	ldr	r1, [r3, #0]
 8013b04:	6822      	ldr	r2, [r4, #0]
 8013b06:	c940      	ldmia	r1!, {r6}
 8013b08:	0610      	lsls	r0, r2, #24
 8013b0a:	d402      	bmi.n	8013b12 <_printf_i+0x162>
 8013b0c:	0650      	lsls	r0, r2, #25
 8013b0e:	d500      	bpl.n	8013b12 <_printf_i+0x162>
 8013b10:	b2b6      	uxth	r6, r6
 8013b12:	6019      	str	r1, [r3, #0]
 8013b14:	07d3      	lsls	r3, r2, #31
 8013b16:	d502      	bpl.n	8013b1e <_printf_i+0x16e>
 8013b18:	2320      	movs	r3, #32
 8013b1a:	4313      	orrs	r3, r2
 8013b1c:	6023      	str	r3, [r4, #0]
 8013b1e:	2e00      	cmp	r6, #0
 8013b20:	d001      	beq.n	8013b26 <_printf_i+0x176>
 8013b22:	2710      	movs	r7, #16
 8013b24:	e7aa      	b.n	8013a7c <_printf_i+0xcc>
 8013b26:	2220      	movs	r2, #32
 8013b28:	6823      	ldr	r3, [r4, #0]
 8013b2a:	4393      	bics	r3, r2
 8013b2c:	6023      	str	r3, [r4, #0]
 8013b2e:	e7f8      	b.n	8013b22 <_printf_i+0x172>
 8013b30:	681a      	ldr	r2, [r3, #0]
 8013b32:	680d      	ldr	r5, [r1, #0]
 8013b34:	1d10      	adds	r0, r2, #4
 8013b36:	6949      	ldr	r1, [r1, #20]
 8013b38:	6018      	str	r0, [r3, #0]
 8013b3a:	6813      	ldr	r3, [r2, #0]
 8013b3c:	062e      	lsls	r6, r5, #24
 8013b3e:	d501      	bpl.n	8013b44 <_printf_i+0x194>
 8013b40:	6019      	str	r1, [r3, #0]
 8013b42:	e002      	b.n	8013b4a <_printf_i+0x19a>
 8013b44:	066d      	lsls	r5, r5, #25
 8013b46:	d5fb      	bpl.n	8013b40 <_printf_i+0x190>
 8013b48:	8019      	strh	r1, [r3, #0]
 8013b4a:	2300      	movs	r3, #0
 8013b4c:	9d03      	ldr	r5, [sp, #12]
 8013b4e:	6123      	str	r3, [r4, #16]
 8013b50:	e7bf      	b.n	8013ad2 <_printf_i+0x122>
 8013b52:	681a      	ldr	r2, [r3, #0]
 8013b54:	1d11      	adds	r1, r2, #4
 8013b56:	6019      	str	r1, [r3, #0]
 8013b58:	6815      	ldr	r5, [r2, #0]
 8013b5a:	2100      	movs	r1, #0
 8013b5c:	0028      	movs	r0, r5
 8013b5e:	6862      	ldr	r2, [r4, #4]
 8013b60:	f000 fbd1 	bl	8014306 <memchr>
 8013b64:	2800      	cmp	r0, #0
 8013b66:	d001      	beq.n	8013b6c <_printf_i+0x1bc>
 8013b68:	1b40      	subs	r0, r0, r5
 8013b6a:	6060      	str	r0, [r4, #4]
 8013b6c:	6863      	ldr	r3, [r4, #4]
 8013b6e:	6123      	str	r3, [r4, #16]
 8013b70:	2300      	movs	r3, #0
 8013b72:	9a03      	ldr	r2, [sp, #12]
 8013b74:	7013      	strb	r3, [r2, #0]
 8013b76:	e7ac      	b.n	8013ad2 <_printf_i+0x122>
 8013b78:	002a      	movs	r2, r5
 8013b7a:	6923      	ldr	r3, [r4, #16]
 8013b7c:	9906      	ldr	r1, [sp, #24]
 8013b7e:	9805      	ldr	r0, [sp, #20]
 8013b80:	9d07      	ldr	r5, [sp, #28]
 8013b82:	47a8      	blx	r5
 8013b84:	3001      	adds	r0, #1
 8013b86:	d0ae      	beq.n	8013ae6 <_printf_i+0x136>
 8013b88:	6823      	ldr	r3, [r4, #0]
 8013b8a:	079b      	lsls	r3, r3, #30
 8013b8c:	d415      	bmi.n	8013bba <_printf_i+0x20a>
 8013b8e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8013b90:	68e0      	ldr	r0, [r4, #12]
 8013b92:	4298      	cmp	r0, r3
 8013b94:	daa9      	bge.n	8013aea <_printf_i+0x13a>
 8013b96:	0018      	movs	r0, r3
 8013b98:	e7a7      	b.n	8013aea <_printf_i+0x13a>
 8013b9a:	0022      	movs	r2, r4
 8013b9c:	2301      	movs	r3, #1
 8013b9e:	9906      	ldr	r1, [sp, #24]
 8013ba0:	9805      	ldr	r0, [sp, #20]
 8013ba2:	9e07      	ldr	r6, [sp, #28]
 8013ba4:	3219      	adds	r2, #25
 8013ba6:	47b0      	blx	r6
 8013ba8:	3001      	adds	r0, #1
 8013baa:	d09c      	beq.n	8013ae6 <_printf_i+0x136>
 8013bac:	3501      	adds	r5, #1
 8013bae:	68e3      	ldr	r3, [r4, #12]
 8013bb0:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8013bb2:	1a9b      	subs	r3, r3, r2
 8013bb4:	42ab      	cmp	r3, r5
 8013bb6:	dcf0      	bgt.n	8013b9a <_printf_i+0x1ea>
 8013bb8:	e7e9      	b.n	8013b8e <_printf_i+0x1de>
 8013bba:	2500      	movs	r5, #0
 8013bbc:	e7f7      	b.n	8013bae <_printf_i+0x1fe>
 8013bbe:	46c0      	nop			@ (mov r8, r8)
 8013bc0:	080173b8 	.word	0x080173b8
 8013bc4:	080173c9 	.word	0x080173c9

08013bc8 <std>:
 8013bc8:	2300      	movs	r3, #0
 8013bca:	b510      	push	{r4, lr}
 8013bcc:	0004      	movs	r4, r0
 8013bce:	6003      	str	r3, [r0, #0]
 8013bd0:	6043      	str	r3, [r0, #4]
 8013bd2:	6083      	str	r3, [r0, #8]
 8013bd4:	8181      	strh	r1, [r0, #12]
 8013bd6:	6643      	str	r3, [r0, #100]	@ 0x64
 8013bd8:	81c2      	strh	r2, [r0, #14]
 8013bda:	6103      	str	r3, [r0, #16]
 8013bdc:	6143      	str	r3, [r0, #20]
 8013bde:	6183      	str	r3, [r0, #24]
 8013be0:	0019      	movs	r1, r3
 8013be2:	2208      	movs	r2, #8
 8013be4:	305c      	adds	r0, #92	@ 0x5c
 8013be6:	f000 f965 	bl	8013eb4 <memset>
 8013bea:	4b0b      	ldr	r3, [pc, #44]	@ (8013c18 <std+0x50>)
 8013bec:	6224      	str	r4, [r4, #32]
 8013bee:	6263      	str	r3, [r4, #36]	@ 0x24
 8013bf0:	4b0a      	ldr	r3, [pc, #40]	@ (8013c1c <std+0x54>)
 8013bf2:	62a3      	str	r3, [r4, #40]	@ 0x28
 8013bf4:	4b0a      	ldr	r3, [pc, #40]	@ (8013c20 <std+0x58>)
 8013bf6:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8013bf8:	4b0a      	ldr	r3, [pc, #40]	@ (8013c24 <std+0x5c>)
 8013bfa:	6323      	str	r3, [r4, #48]	@ 0x30
 8013bfc:	4b0a      	ldr	r3, [pc, #40]	@ (8013c28 <std+0x60>)
 8013bfe:	429c      	cmp	r4, r3
 8013c00:	d005      	beq.n	8013c0e <std+0x46>
 8013c02:	4b0a      	ldr	r3, [pc, #40]	@ (8013c2c <std+0x64>)
 8013c04:	429c      	cmp	r4, r3
 8013c06:	d002      	beq.n	8013c0e <std+0x46>
 8013c08:	4b09      	ldr	r3, [pc, #36]	@ (8013c30 <std+0x68>)
 8013c0a:	429c      	cmp	r4, r3
 8013c0c:	d103      	bne.n	8013c16 <std+0x4e>
 8013c0e:	0020      	movs	r0, r4
 8013c10:	3058      	adds	r0, #88	@ 0x58
 8013c12:	f000 fb6d 	bl	80142f0 <__retarget_lock_init_recursive>
 8013c16:	bd10      	pop	{r4, pc}
 8013c18:	08013e01 	.word	0x08013e01
 8013c1c:	08013e29 	.word	0x08013e29
 8013c20:	08013e61 	.word	0x08013e61
 8013c24:	08013e8d 	.word	0x08013e8d
 8013c28:	20000e98 	.word	0x20000e98
 8013c2c:	20000f00 	.word	0x20000f00
 8013c30:	20000f68 	.word	0x20000f68

08013c34 <stdio_exit_handler>:
 8013c34:	b510      	push	{r4, lr}
 8013c36:	4a03      	ldr	r2, [pc, #12]	@ (8013c44 <stdio_exit_handler+0x10>)
 8013c38:	4903      	ldr	r1, [pc, #12]	@ (8013c48 <stdio_exit_handler+0x14>)
 8013c3a:	4804      	ldr	r0, [pc, #16]	@ (8013c4c <stdio_exit_handler+0x18>)
 8013c3c:	f000 f86c 	bl	8013d18 <_fwalk_sglue>
 8013c40:	bd10      	pop	{r4, pc}
 8013c42:	46c0      	nop			@ (mov r8, r8)
 8013c44:	2000001c 	.word	0x2000001c
 8013c48:	080166b1 	.word	0x080166b1
 8013c4c:	20000198 	.word	0x20000198

08013c50 <cleanup_stdio>:
 8013c50:	6841      	ldr	r1, [r0, #4]
 8013c52:	4b0b      	ldr	r3, [pc, #44]	@ (8013c80 <cleanup_stdio+0x30>)
 8013c54:	b510      	push	{r4, lr}
 8013c56:	0004      	movs	r4, r0
 8013c58:	4299      	cmp	r1, r3
 8013c5a:	d001      	beq.n	8013c60 <cleanup_stdio+0x10>
 8013c5c:	f002 fd28 	bl	80166b0 <_fflush_r>
 8013c60:	68a1      	ldr	r1, [r4, #8]
 8013c62:	4b08      	ldr	r3, [pc, #32]	@ (8013c84 <cleanup_stdio+0x34>)
 8013c64:	4299      	cmp	r1, r3
 8013c66:	d002      	beq.n	8013c6e <cleanup_stdio+0x1e>
 8013c68:	0020      	movs	r0, r4
 8013c6a:	f002 fd21 	bl	80166b0 <_fflush_r>
 8013c6e:	68e1      	ldr	r1, [r4, #12]
 8013c70:	4b05      	ldr	r3, [pc, #20]	@ (8013c88 <cleanup_stdio+0x38>)
 8013c72:	4299      	cmp	r1, r3
 8013c74:	d002      	beq.n	8013c7c <cleanup_stdio+0x2c>
 8013c76:	0020      	movs	r0, r4
 8013c78:	f002 fd1a 	bl	80166b0 <_fflush_r>
 8013c7c:	bd10      	pop	{r4, pc}
 8013c7e:	46c0      	nop			@ (mov r8, r8)
 8013c80:	20000e98 	.word	0x20000e98
 8013c84:	20000f00 	.word	0x20000f00
 8013c88:	20000f68 	.word	0x20000f68

08013c8c <global_stdio_init.part.0>:
 8013c8c:	b510      	push	{r4, lr}
 8013c8e:	4b09      	ldr	r3, [pc, #36]	@ (8013cb4 <global_stdio_init.part.0+0x28>)
 8013c90:	4a09      	ldr	r2, [pc, #36]	@ (8013cb8 <global_stdio_init.part.0+0x2c>)
 8013c92:	2104      	movs	r1, #4
 8013c94:	601a      	str	r2, [r3, #0]
 8013c96:	4809      	ldr	r0, [pc, #36]	@ (8013cbc <global_stdio_init.part.0+0x30>)
 8013c98:	2200      	movs	r2, #0
 8013c9a:	f7ff ff95 	bl	8013bc8 <std>
 8013c9e:	2201      	movs	r2, #1
 8013ca0:	2109      	movs	r1, #9
 8013ca2:	4807      	ldr	r0, [pc, #28]	@ (8013cc0 <global_stdio_init.part.0+0x34>)
 8013ca4:	f7ff ff90 	bl	8013bc8 <std>
 8013ca8:	2202      	movs	r2, #2
 8013caa:	2112      	movs	r1, #18
 8013cac:	4805      	ldr	r0, [pc, #20]	@ (8013cc4 <global_stdio_init.part.0+0x38>)
 8013cae:	f7ff ff8b 	bl	8013bc8 <std>
 8013cb2:	bd10      	pop	{r4, pc}
 8013cb4:	20000fd0 	.word	0x20000fd0
 8013cb8:	08013c35 	.word	0x08013c35
 8013cbc:	20000e98 	.word	0x20000e98
 8013cc0:	20000f00 	.word	0x20000f00
 8013cc4:	20000f68 	.word	0x20000f68

08013cc8 <__sfp_lock_acquire>:
 8013cc8:	b510      	push	{r4, lr}
 8013cca:	4802      	ldr	r0, [pc, #8]	@ (8013cd4 <__sfp_lock_acquire+0xc>)
 8013ccc:	f000 fb11 	bl	80142f2 <__retarget_lock_acquire_recursive>
 8013cd0:	bd10      	pop	{r4, pc}
 8013cd2:	46c0      	nop			@ (mov r8, r8)
 8013cd4:	20000fd9 	.word	0x20000fd9

08013cd8 <__sfp_lock_release>:
 8013cd8:	b510      	push	{r4, lr}
 8013cda:	4802      	ldr	r0, [pc, #8]	@ (8013ce4 <__sfp_lock_release+0xc>)
 8013cdc:	f000 fb0a 	bl	80142f4 <__retarget_lock_release_recursive>
 8013ce0:	bd10      	pop	{r4, pc}
 8013ce2:	46c0      	nop			@ (mov r8, r8)
 8013ce4:	20000fd9 	.word	0x20000fd9

08013ce8 <__sinit>:
 8013ce8:	b510      	push	{r4, lr}
 8013cea:	0004      	movs	r4, r0
 8013cec:	f7ff ffec 	bl	8013cc8 <__sfp_lock_acquire>
 8013cf0:	6a23      	ldr	r3, [r4, #32]
 8013cf2:	2b00      	cmp	r3, #0
 8013cf4:	d002      	beq.n	8013cfc <__sinit+0x14>
 8013cf6:	f7ff ffef 	bl	8013cd8 <__sfp_lock_release>
 8013cfa:	bd10      	pop	{r4, pc}
 8013cfc:	4b04      	ldr	r3, [pc, #16]	@ (8013d10 <__sinit+0x28>)
 8013cfe:	6223      	str	r3, [r4, #32]
 8013d00:	4b04      	ldr	r3, [pc, #16]	@ (8013d14 <__sinit+0x2c>)
 8013d02:	681b      	ldr	r3, [r3, #0]
 8013d04:	2b00      	cmp	r3, #0
 8013d06:	d1f6      	bne.n	8013cf6 <__sinit+0xe>
 8013d08:	f7ff ffc0 	bl	8013c8c <global_stdio_init.part.0>
 8013d0c:	e7f3      	b.n	8013cf6 <__sinit+0xe>
 8013d0e:	46c0      	nop			@ (mov r8, r8)
 8013d10:	08013c51 	.word	0x08013c51
 8013d14:	20000fd0 	.word	0x20000fd0

08013d18 <_fwalk_sglue>:
 8013d18:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8013d1a:	0014      	movs	r4, r2
 8013d1c:	2600      	movs	r6, #0
 8013d1e:	9000      	str	r0, [sp, #0]
 8013d20:	9101      	str	r1, [sp, #4]
 8013d22:	68a5      	ldr	r5, [r4, #8]
 8013d24:	6867      	ldr	r7, [r4, #4]
 8013d26:	3f01      	subs	r7, #1
 8013d28:	d504      	bpl.n	8013d34 <_fwalk_sglue+0x1c>
 8013d2a:	6824      	ldr	r4, [r4, #0]
 8013d2c:	2c00      	cmp	r4, #0
 8013d2e:	d1f8      	bne.n	8013d22 <_fwalk_sglue+0xa>
 8013d30:	0030      	movs	r0, r6
 8013d32:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8013d34:	89ab      	ldrh	r3, [r5, #12]
 8013d36:	2b01      	cmp	r3, #1
 8013d38:	d908      	bls.n	8013d4c <_fwalk_sglue+0x34>
 8013d3a:	220e      	movs	r2, #14
 8013d3c:	5eab      	ldrsh	r3, [r5, r2]
 8013d3e:	3301      	adds	r3, #1
 8013d40:	d004      	beq.n	8013d4c <_fwalk_sglue+0x34>
 8013d42:	0029      	movs	r1, r5
 8013d44:	9800      	ldr	r0, [sp, #0]
 8013d46:	9b01      	ldr	r3, [sp, #4]
 8013d48:	4798      	blx	r3
 8013d4a:	4306      	orrs	r6, r0
 8013d4c:	3568      	adds	r5, #104	@ 0x68
 8013d4e:	e7ea      	b.n	8013d26 <_fwalk_sglue+0xe>

08013d50 <sniprintf>:
 8013d50:	b40c      	push	{r2, r3}
 8013d52:	b530      	push	{r4, r5, lr}
 8013d54:	4b18      	ldr	r3, [pc, #96]	@ (8013db8 <sniprintf+0x68>)
 8013d56:	000c      	movs	r4, r1
 8013d58:	681d      	ldr	r5, [r3, #0]
 8013d5a:	b09d      	sub	sp, #116	@ 0x74
 8013d5c:	2900      	cmp	r1, #0
 8013d5e:	da08      	bge.n	8013d72 <sniprintf+0x22>
 8013d60:	238b      	movs	r3, #139	@ 0x8b
 8013d62:	2001      	movs	r0, #1
 8013d64:	602b      	str	r3, [r5, #0]
 8013d66:	4240      	negs	r0, r0
 8013d68:	b01d      	add	sp, #116	@ 0x74
 8013d6a:	bc30      	pop	{r4, r5}
 8013d6c:	bc08      	pop	{r3}
 8013d6e:	b002      	add	sp, #8
 8013d70:	4718      	bx	r3
 8013d72:	2382      	movs	r3, #130	@ 0x82
 8013d74:	466a      	mov	r2, sp
 8013d76:	009b      	lsls	r3, r3, #2
 8013d78:	8293      	strh	r3, [r2, #20]
 8013d7a:	2300      	movs	r3, #0
 8013d7c:	9002      	str	r0, [sp, #8]
 8013d7e:	931b      	str	r3, [sp, #108]	@ 0x6c
 8013d80:	9006      	str	r0, [sp, #24]
 8013d82:	4299      	cmp	r1, r3
 8013d84:	d000      	beq.n	8013d88 <sniprintf+0x38>
 8013d86:	1e4b      	subs	r3, r1, #1
 8013d88:	9304      	str	r3, [sp, #16]
 8013d8a:	9307      	str	r3, [sp, #28]
 8013d8c:	2301      	movs	r3, #1
 8013d8e:	466a      	mov	r2, sp
 8013d90:	425b      	negs	r3, r3
 8013d92:	82d3      	strh	r3, [r2, #22]
 8013d94:	0028      	movs	r0, r5
 8013d96:	ab21      	add	r3, sp, #132	@ 0x84
 8013d98:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 8013d9a:	a902      	add	r1, sp, #8
 8013d9c:	9301      	str	r3, [sp, #4]
 8013d9e:	f002 fb03 	bl	80163a8 <_svfiprintf_r>
 8013da2:	1c43      	adds	r3, r0, #1
 8013da4:	da01      	bge.n	8013daa <sniprintf+0x5a>
 8013da6:	238b      	movs	r3, #139	@ 0x8b
 8013da8:	602b      	str	r3, [r5, #0]
 8013daa:	2c00      	cmp	r4, #0
 8013dac:	d0dc      	beq.n	8013d68 <sniprintf+0x18>
 8013dae:	2200      	movs	r2, #0
 8013db0:	9b02      	ldr	r3, [sp, #8]
 8013db2:	701a      	strb	r2, [r3, #0]
 8013db4:	e7d8      	b.n	8013d68 <sniprintf+0x18>
 8013db6:	46c0      	nop			@ (mov r8, r8)
 8013db8:	20000194 	.word	0x20000194

08013dbc <siprintf>:
 8013dbc:	b40e      	push	{r1, r2, r3}
 8013dbe:	b510      	push	{r4, lr}
 8013dc0:	2400      	movs	r4, #0
 8013dc2:	490c      	ldr	r1, [pc, #48]	@ (8013df4 <siprintf+0x38>)
 8013dc4:	b09d      	sub	sp, #116	@ 0x74
 8013dc6:	ab1f      	add	r3, sp, #124	@ 0x7c
 8013dc8:	9002      	str	r0, [sp, #8]
 8013dca:	9006      	str	r0, [sp, #24]
 8013dcc:	9107      	str	r1, [sp, #28]
 8013dce:	9104      	str	r1, [sp, #16]
 8013dd0:	4809      	ldr	r0, [pc, #36]	@ (8013df8 <siprintf+0x3c>)
 8013dd2:	490a      	ldr	r1, [pc, #40]	@ (8013dfc <siprintf+0x40>)
 8013dd4:	cb04      	ldmia	r3!, {r2}
 8013dd6:	9105      	str	r1, [sp, #20]
 8013dd8:	6800      	ldr	r0, [r0, #0]
 8013dda:	a902      	add	r1, sp, #8
 8013ddc:	9301      	str	r3, [sp, #4]
 8013dde:	941b      	str	r4, [sp, #108]	@ 0x6c
 8013de0:	f002 fae2 	bl	80163a8 <_svfiprintf_r>
 8013de4:	9b02      	ldr	r3, [sp, #8]
 8013de6:	701c      	strb	r4, [r3, #0]
 8013de8:	b01d      	add	sp, #116	@ 0x74
 8013dea:	bc10      	pop	{r4}
 8013dec:	bc08      	pop	{r3}
 8013dee:	b003      	add	sp, #12
 8013df0:	4718      	bx	r3
 8013df2:	46c0      	nop			@ (mov r8, r8)
 8013df4:	7fffffff 	.word	0x7fffffff
 8013df8:	20000194 	.word	0x20000194
 8013dfc:	ffff0208 	.word	0xffff0208

08013e00 <__sread>:
 8013e00:	b570      	push	{r4, r5, r6, lr}
 8013e02:	000c      	movs	r4, r1
 8013e04:	250e      	movs	r5, #14
 8013e06:	5f49      	ldrsh	r1, [r1, r5]
 8013e08:	f000 fa20 	bl	801424c <_read_r>
 8013e0c:	2800      	cmp	r0, #0
 8013e0e:	db03      	blt.n	8013e18 <__sread+0x18>
 8013e10:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 8013e12:	181b      	adds	r3, r3, r0
 8013e14:	6563      	str	r3, [r4, #84]	@ 0x54
 8013e16:	bd70      	pop	{r4, r5, r6, pc}
 8013e18:	89a3      	ldrh	r3, [r4, #12]
 8013e1a:	4a02      	ldr	r2, [pc, #8]	@ (8013e24 <__sread+0x24>)
 8013e1c:	4013      	ands	r3, r2
 8013e1e:	81a3      	strh	r3, [r4, #12]
 8013e20:	e7f9      	b.n	8013e16 <__sread+0x16>
 8013e22:	46c0      	nop			@ (mov r8, r8)
 8013e24:	ffffefff 	.word	0xffffefff

08013e28 <__swrite>:
 8013e28:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8013e2a:	001f      	movs	r7, r3
 8013e2c:	898b      	ldrh	r3, [r1, #12]
 8013e2e:	0005      	movs	r5, r0
 8013e30:	000c      	movs	r4, r1
 8013e32:	0016      	movs	r6, r2
 8013e34:	05db      	lsls	r3, r3, #23
 8013e36:	d505      	bpl.n	8013e44 <__swrite+0x1c>
 8013e38:	230e      	movs	r3, #14
 8013e3a:	5ec9      	ldrsh	r1, [r1, r3]
 8013e3c:	2200      	movs	r2, #0
 8013e3e:	2302      	movs	r3, #2
 8013e40:	f000 f9f0 	bl	8014224 <_lseek_r>
 8013e44:	89a3      	ldrh	r3, [r4, #12]
 8013e46:	4a05      	ldr	r2, [pc, #20]	@ (8013e5c <__swrite+0x34>)
 8013e48:	0028      	movs	r0, r5
 8013e4a:	4013      	ands	r3, r2
 8013e4c:	81a3      	strh	r3, [r4, #12]
 8013e4e:	0032      	movs	r2, r6
 8013e50:	230e      	movs	r3, #14
 8013e52:	5ee1      	ldrsh	r1, [r4, r3]
 8013e54:	003b      	movs	r3, r7
 8013e56:	f000 fa0d 	bl	8014274 <_write_r>
 8013e5a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8013e5c:	ffffefff 	.word	0xffffefff

08013e60 <__sseek>:
 8013e60:	b570      	push	{r4, r5, r6, lr}
 8013e62:	000c      	movs	r4, r1
 8013e64:	250e      	movs	r5, #14
 8013e66:	5f49      	ldrsh	r1, [r1, r5]
 8013e68:	f000 f9dc 	bl	8014224 <_lseek_r>
 8013e6c:	89a3      	ldrh	r3, [r4, #12]
 8013e6e:	1c42      	adds	r2, r0, #1
 8013e70:	d103      	bne.n	8013e7a <__sseek+0x1a>
 8013e72:	4a05      	ldr	r2, [pc, #20]	@ (8013e88 <__sseek+0x28>)
 8013e74:	4013      	ands	r3, r2
 8013e76:	81a3      	strh	r3, [r4, #12]
 8013e78:	bd70      	pop	{r4, r5, r6, pc}
 8013e7a:	2280      	movs	r2, #128	@ 0x80
 8013e7c:	0152      	lsls	r2, r2, #5
 8013e7e:	4313      	orrs	r3, r2
 8013e80:	81a3      	strh	r3, [r4, #12]
 8013e82:	6560      	str	r0, [r4, #84]	@ 0x54
 8013e84:	e7f8      	b.n	8013e78 <__sseek+0x18>
 8013e86:	46c0      	nop			@ (mov r8, r8)
 8013e88:	ffffefff 	.word	0xffffefff

08013e8c <__sclose>:
 8013e8c:	b510      	push	{r4, lr}
 8013e8e:	230e      	movs	r3, #14
 8013e90:	5ec9      	ldrsh	r1, [r1, r3]
 8013e92:	f000 f9b5 	bl	8014200 <_close_r>
 8013e96:	bd10      	pop	{r4, pc}

08013e98 <memcmp>:
 8013e98:	b530      	push	{r4, r5, lr}
 8013e9a:	2400      	movs	r4, #0
 8013e9c:	3901      	subs	r1, #1
 8013e9e:	42a2      	cmp	r2, r4
 8013ea0:	d101      	bne.n	8013ea6 <memcmp+0xe>
 8013ea2:	2000      	movs	r0, #0
 8013ea4:	e005      	b.n	8013eb2 <memcmp+0x1a>
 8013ea6:	5d03      	ldrb	r3, [r0, r4]
 8013ea8:	3401      	adds	r4, #1
 8013eaa:	5d0d      	ldrb	r5, [r1, r4]
 8013eac:	42ab      	cmp	r3, r5
 8013eae:	d0f6      	beq.n	8013e9e <memcmp+0x6>
 8013eb0:	1b58      	subs	r0, r3, r5
 8013eb2:	bd30      	pop	{r4, r5, pc}

08013eb4 <memset>:
 8013eb4:	0003      	movs	r3, r0
 8013eb6:	1882      	adds	r2, r0, r2
 8013eb8:	4293      	cmp	r3, r2
 8013eba:	d100      	bne.n	8013ebe <memset+0xa>
 8013ebc:	4770      	bx	lr
 8013ebe:	7019      	strb	r1, [r3, #0]
 8013ec0:	3301      	adds	r3, #1
 8013ec2:	e7f9      	b.n	8013eb8 <memset+0x4>

08013ec4 <strchr>:
 8013ec4:	b2c9      	uxtb	r1, r1
 8013ec6:	7803      	ldrb	r3, [r0, #0]
 8013ec8:	2b00      	cmp	r3, #0
 8013eca:	d004      	beq.n	8013ed6 <strchr+0x12>
 8013ecc:	428b      	cmp	r3, r1
 8013ece:	d100      	bne.n	8013ed2 <strchr+0xe>
 8013ed0:	4770      	bx	lr
 8013ed2:	3001      	adds	r0, #1
 8013ed4:	e7f7      	b.n	8013ec6 <strchr+0x2>
 8013ed6:	424b      	negs	r3, r1
 8013ed8:	4159      	adcs	r1, r3
 8013eda:	4249      	negs	r1, r1
 8013edc:	4008      	ands	r0, r1
 8013ede:	e7f7      	b.n	8013ed0 <strchr+0xc>

08013ee0 <strncmp>:
 8013ee0:	b530      	push	{r4, r5, lr}
 8013ee2:	0005      	movs	r5, r0
 8013ee4:	1e10      	subs	r0, r2, #0
 8013ee6:	d00b      	beq.n	8013f00 <strncmp+0x20>
 8013ee8:	2400      	movs	r4, #0
 8013eea:	3a01      	subs	r2, #1
 8013eec:	5d2b      	ldrb	r3, [r5, r4]
 8013eee:	5d08      	ldrb	r0, [r1, r4]
 8013ef0:	4283      	cmp	r3, r0
 8013ef2:	d104      	bne.n	8013efe <strncmp+0x1e>
 8013ef4:	4294      	cmp	r4, r2
 8013ef6:	d002      	beq.n	8013efe <strncmp+0x1e>
 8013ef8:	3401      	adds	r4, #1
 8013efa:	2b00      	cmp	r3, #0
 8013efc:	d1f6      	bne.n	8013eec <strncmp+0xc>
 8013efe:	1a18      	subs	r0, r3, r0
 8013f00:	bd30      	pop	{r4, r5, pc}

08013f02 <strncpy>:
 8013f02:	0003      	movs	r3, r0
 8013f04:	b530      	push	{r4, r5, lr}
 8013f06:	001d      	movs	r5, r3
 8013f08:	2a00      	cmp	r2, #0
 8013f0a:	d006      	beq.n	8013f1a <strncpy+0x18>
 8013f0c:	780c      	ldrb	r4, [r1, #0]
 8013f0e:	3a01      	subs	r2, #1
 8013f10:	3301      	adds	r3, #1
 8013f12:	702c      	strb	r4, [r5, #0]
 8013f14:	3101      	adds	r1, #1
 8013f16:	2c00      	cmp	r4, #0
 8013f18:	d1f5      	bne.n	8013f06 <strncpy+0x4>
 8013f1a:	2100      	movs	r1, #0
 8013f1c:	189a      	adds	r2, r3, r2
 8013f1e:	4293      	cmp	r3, r2
 8013f20:	d100      	bne.n	8013f24 <strncpy+0x22>
 8013f22:	bd30      	pop	{r4, r5, pc}
 8013f24:	7019      	strb	r1, [r3, #0]
 8013f26:	3301      	adds	r3, #1
 8013f28:	e7f9      	b.n	8013f1e <strncpy+0x1c>

08013f2a <strrchr>:
 8013f2a:	b570      	push	{r4, r5, r6, lr}
 8013f2c:	2400      	movs	r4, #0
 8013f2e:	b2cd      	uxtb	r5, r1
 8013f30:	b2c9      	uxtb	r1, r1
 8013f32:	42a1      	cmp	r1, r4
 8013f34:	d106      	bne.n	8013f44 <strrchr+0x1a>
 8013f36:	0029      	movs	r1, r5
 8013f38:	f7ff ffc4 	bl	8013ec4 <strchr>
 8013f3c:	0004      	movs	r4, r0
 8013f3e:	e006      	b.n	8013f4e <strrchr+0x24>
 8013f40:	001c      	movs	r4, r3
 8013f42:	1c58      	adds	r0, r3, #1
 8013f44:	0029      	movs	r1, r5
 8013f46:	f7ff ffbd 	bl	8013ec4 <strchr>
 8013f4a:	1e03      	subs	r3, r0, #0
 8013f4c:	d1f8      	bne.n	8013f40 <strrchr+0x16>
 8013f4e:	0020      	movs	r0, r4
 8013f50:	bd70      	pop	{r4, r5, r6, pc}
	...

08013f54 <strtok>:
 8013f54:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8013f56:	4b16      	ldr	r3, [pc, #88]	@ (8013fb0 <strtok+0x5c>)
 8013f58:	0005      	movs	r5, r0
 8013f5a:	681f      	ldr	r7, [r3, #0]
 8013f5c:	000e      	movs	r6, r1
 8013f5e:	6c7c      	ldr	r4, [r7, #68]	@ 0x44
 8013f60:	2c00      	cmp	r4, #0
 8013f62:	d11d      	bne.n	8013fa0 <strtok+0x4c>
 8013f64:	2050      	movs	r0, #80	@ 0x50
 8013f66:	f001 fc21 	bl	80157ac <malloc>
 8013f6a:	1e02      	subs	r2, r0, #0
 8013f6c:	6478      	str	r0, [r7, #68]	@ 0x44
 8013f6e:	d104      	bne.n	8013f7a <strtok+0x26>
 8013f70:	215b      	movs	r1, #91	@ 0x5b
 8013f72:	4b10      	ldr	r3, [pc, #64]	@ (8013fb4 <strtok+0x60>)
 8013f74:	4810      	ldr	r0, [pc, #64]	@ (8013fb8 <strtok+0x64>)
 8013f76:	f000 f9e1 	bl	801433c <__assert_func>
 8013f7a:	6004      	str	r4, [r0, #0]
 8013f7c:	6044      	str	r4, [r0, #4]
 8013f7e:	6084      	str	r4, [r0, #8]
 8013f80:	60c4      	str	r4, [r0, #12]
 8013f82:	6104      	str	r4, [r0, #16]
 8013f84:	6144      	str	r4, [r0, #20]
 8013f86:	6184      	str	r4, [r0, #24]
 8013f88:	6284      	str	r4, [r0, #40]	@ 0x28
 8013f8a:	62c4      	str	r4, [r0, #44]	@ 0x2c
 8013f8c:	6304      	str	r4, [r0, #48]	@ 0x30
 8013f8e:	6344      	str	r4, [r0, #52]	@ 0x34
 8013f90:	6384      	str	r4, [r0, #56]	@ 0x38
 8013f92:	63c4      	str	r4, [r0, #60]	@ 0x3c
 8013f94:	6404      	str	r4, [r0, #64]	@ 0x40
 8013f96:	6444      	str	r4, [r0, #68]	@ 0x44
 8013f98:	6484      	str	r4, [r0, #72]	@ 0x48
 8013f9a:	64c4      	str	r4, [r0, #76]	@ 0x4c
 8013f9c:	7704      	strb	r4, [r0, #28]
 8013f9e:	6244      	str	r4, [r0, #36]	@ 0x24
 8013fa0:	0031      	movs	r1, r6
 8013fa2:	0028      	movs	r0, r5
 8013fa4:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8013fa6:	2301      	movs	r3, #1
 8013fa8:	f000 f808 	bl	8013fbc <__strtok_r>
 8013fac:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8013fae:	46c0      	nop			@ (mov r8, r8)
 8013fb0:	20000194 	.word	0x20000194
 8013fb4:	080173da 	.word	0x080173da
 8013fb8:	080173f1 	.word	0x080173f1

08013fbc <__strtok_r>:
 8013fbc:	b5f0      	push	{r4, r5, r6, r7, lr}
 8013fbe:	1e04      	subs	r4, r0, #0
 8013fc0:	d102      	bne.n	8013fc8 <__strtok_r+0xc>
 8013fc2:	6814      	ldr	r4, [r2, #0]
 8013fc4:	2c00      	cmp	r4, #0
 8013fc6:	d009      	beq.n	8013fdc <__strtok_r+0x20>
 8013fc8:	0020      	movs	r0, r4
 8013fca:	000e      	movs	r6, r1
 8013fcc:	7805      	ldrb	r5, [r0, #0]
 8013fce:	3401      	adds	r4, #1
 8013fd0:	7837      	ldrb	r7, [r6, #0]
 8013fd2:	2f00      	cmp	r7, #0
 8013fd4:	d104      	bne.n	8013fe0 <__strtok_r+0x24>
 8013fd6:	2d00      	cmp	r5, #0
 8013fd8:	d10d      	bne.n	8013ff6 <__strtok_r+0x3a>
 8013fda:	6015      	str	r5, [r2, #0]
 8013fdc:	2000      	movs	r0, #0
 8013fde:	e006      	b.n	8013fee <__strtok_r+0x32>
 8013fe0:	3601      	adds	r6, #1
 8013fe2:	42bd      	cmp	r5, r7
 8013fe4:	d1f4      	bne.n	8013fd0 <__strtok_r+0x14>
 8013fe6:	2b00      	cmp	r3, #0
 8013fe8:	d1ee      	bne.n	8013fc8 <__strtok_r+0xc>
 8013fea:	6014      	str	r4, [r2, #0]
 8013fec:	7003      	strb	r3, [r0, #0]
 8013fee:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8013ff0:	3301      	adds	r3, #1
 8013ff2:	2d00      	cmp	r5, #0
 8013ff4:	d103      	bne.n	8013ffe <__strtok_r+0x42>
 8013ff6:	0026      	movs	r6, r4
 8013ff8:	000b      	movs	r3, r1
 8013ffa:	7837      	ldrb	r7, [r6, #0]
 8013ffc:	3401      	adds	r4, #1
 8013ffe:	781d      	ldrb	r5, [r3, #0]
 8014000:	42af      	cmp	r7, r5
 8014002:	d1f5      	bne.n	8013ff0 <__strtok_r+0x34>
 8014004:	2300      	movs	r3, #0
 8014006:	0019      	movs	r1, r3
 8014008:	429f      	cmp	r7, r3
 801400a:	d001      	beq.n	8014010 <__strtok_r+0x54>
 801400c:	0023      	movs	r3, r4
 801400e:	7031      	strb	r1, [r6, #0]
 8014010:	6013      	str	r3, [r2, #0]
 8014012:	e7ec      	b.n	8013fee <__strtok_r+0x32>

08014014 <gmtime>:
 8014014:	4b0b      	ldr	r3, [pc, #44]	@ (8014044 <gmtime+0x30>)
 8014016:	b570      	push	{r4, r5, r6, lr}
 8014018:	681d      	ldr	r5, [r3, #0]
 801401a:	0004      	movs	r4, r0
 801401c:	6b6b      	ldr	r3, [r5, #52]	@ 0x34
 801401e:	2b00      	cmp	r3, #0
 8014020:	d10a      	bne.n	8014038 <gmtime+0x24>
 8014022:	2024      	movs	r0, #36	@ 0x24
 8014024:	f001 fbc2 	bl	80157ac <malloc>
 8014028:	1e02      	subs	r2, r0, #0
 801402a:	6368      	str	r0, [r5, #52]	@ 0x34
 801402c:	d104      	bne.n	8014038 <gmtime+0x24>
 801402e:	213d      	movs	r1, #61	@ 0x3d
 8014030:	4b05      	ldr	r3, [pc, #20]	@ (8014048 <gmtime+0x34>)
 8014032:	4806      	ldr	r0, [pc, #24]	@ (801404c <gmtime+0x38>)
 8014034:	f000 f982 	bl	801433c <__assert_func>
 8014038:	6b69      	ldr	r1, [r5, #52]	@ 0x34
 801403a:	0020      	movs	r0, r4
 801403c:	f000 f808 	bl	8014050 <gmtime_r>
 8014040:	bd70      	pop	{r4, r5, r6, pc}
 8014042:	46c0      	nop			@ (mov r8, r8)
 8014044:	20000194 	.word	0x20000194
 8014048:	080173da 	.word	0x080173da
 801404c:	0801744b 	.word	0x0801744b

08014050 <gmtime_r>:
 8014050:	b5f0      	push	{r4, r5, r6, r7, lr}
 8014052:	2300      	movs	r3, #0
 8014054:	000c      	movs	r4, r1
 8014056:	6841      	ldr	r1, [r0, #4]
 8014058:	6800      	ldr	r0, [r0, #0]
 801405a:	4a59      	ldr	r2, [pc, #356]	@ (80141c0 <gmtime_r+0x170>)
 801405c:	b085      	sub	sp, #20
 801405e:	f7ec fa5d 	bl	800051c <__aeabi_ldivmod>
 8014062:	1e15      	subs	r5, r2, #0
 8014064:	da00      	bge.n	8014068 <gmtime_r+0x18>
 8014066:	e08a      	b.n	801417e <gmtime_r+0x12e>
 8014068:	4b56      	ldr	r3, [pc, #344]	@ (80141c4 <gmtime_r+0x174>)
 801406a:	21e1      	movs	r1, #225	@ 0xe1
 801406c:	18c6      	adds	r6, r0, r3
 801406e:	0109      	lsls	r1, r1, #4
 8014070:	0028      	movs	r0, r5
 8014072:	f7ec f8ef 	bl	8000254 <__divsi3>
 8014076:	21e1      	movs	r1, #225	@ 0xe1
 8014078:	60a0      	str	r0, [r4, #8]
 801407a:	0109      	lsls	r1, r1, #4
 801407c:	0028      	movs	r0, r5
 801407e:	f7ec f9cf 	bl	8000420 <__aeabi_idivmod>
 8014082:	000d      	movs	r5, r1
 8014084:	213c      	movs	r1, #60	@ 0x3c
 8014086:	0028      	movs	r0, r5
 8014088:	f7ec f8e4 	bl	8000254 <__divsi3>
 801408c:	213c      	movs	r1, #60	@ 0x3c
 801408e:	6060      	str	r0, [r4, #4]
 8014090:	0028      	movs	r0, r5
 8014092:	f7ec f9c5 	bl	8000420 <__aeabi_idivmod>
 8014096:	1cf0      	adds	r0, r6, #3
 8014098:	6021      	str	r1, [r4, #0]
 801409a:	2107      	movs	r1, #7
 801409c:	f7ec f9c0 	bl	8000420 <__aeabi_idivmod>
 80140a0:	2900      	cmp	r1, #0
 80140a2:	db00      	blt.n	80140a6 <gmtime_r+0x56>
 80140a4:	e06f      	b.n	8014186 <gmtime_r+0x136>
 80140a6:	3107      	adds	r1, #7
 80140a8:	61a1      	str	r1, [r4, #24]
 80140aa:	4b47      	ldr	r3, [pc, #284]	@ (80141c8 <gmtime_r+0x178>)
 80140ac:	4947      	ldr	r1, [pc, #284]	@ (80141cc <gmtime_r+0x17c>)
 80140ae:	18f0      	adds	r0, r6, r3
 80140b0:	f7ec f8d0 	bl	8000254 <__divsi3>
 80140b4:	9001      	str	r0, [sp, #4]
 80140b6:	9b01      	ldr	r3, [sp, #4]
 80140b8:	4d45      	ldr	r5, [pc, #276]	@ (80141d0 <gmtime_r+0x180>)
 80140ba:	4946      	ldr	r1, [pc, #280]	@ (80141d4 <gmtime_r+0x184>)
 80140bc:	435d      	muls	r5, r3
 80140be:	19ad      	adds	r5, r5, r6
 80140c0:	0028      	movs	r0, r5
 80140c2:	f7ec f83d 	bl	8000140 <__udivsi3>
 80140c6:	4944      	ldr	r1, [pc, #272]	@ (80141d8 <gmtime_r+0x188>)
 80140c8:	1946      	adds	r6, r0, r5
 80140ca:	0028      	movs	r0, r5
 80140cc:	f7ec f838 	bl	8000140 <__udivsi3>
 80140d0:	4942      	ldr	r1, [pc, #264]	@ (80141dc <gmtime_r+0x18c>)
 80140d2:	1a36      	subs	r6, r6, r0
 80140d4:	0028      	movs	r0, r5
 80140d6:	f7ec f833 	bl	8000140 <__udivsi3>
 80140da:	216e      	movs	r1, #110	@ 0x6e
 80140dc:	1a36      	subs	r6, r6, r0
 80140de:	0030      	movs	r0, r6
 80140e0:	31ff      	adds	r1, #255	@ 0xff
 80140e2:	f7ec f82d 	bl	8000140 <__udivsi3>
 80140e6:	2164      	movs	r1, #100	@ 0x64
 80140e8:	0007      	movs	r7, r0
 80140ea:	f7ec f829 	bl	8000140 <__udivsi3>
 80140ee:	493a      	ldr	r1, [pc, #232]	@ (80141d8 <gmtime_r+0x188>)
 80140f0:	9000      	str	r0, [sp, #0]
 80140f2:	0030      	movs	r0, r6
 80140f4:	f7ec f824 	bl	8000140 <__udivsi3>
 80140f8:	9b00      	ldr	r3, [sp, #0]
 80140fa:	2605      	movs	r6, #5
 80140fc:	1a18      	subs	r0, r3, r0
 80140fe:	236e      	movs	r3, #110	@ 0x6e
 8014100:	33ff      	adds	r3, #255	@ 0xff
 8014102:	437b      	muls	r3, r7
 8014104:	1940      	adds	r0, r0, r5
 8014106:	1ac3      	subs	r3, r0, r3
 8014108:	9300      	str	r3, [sp, #0]
 801410a:	4373      	muls	r3, r6
 801410c:	3302      	adds	r3, #2
 801410e:	2199      	movs	r1, #153	@ 0x99
 8014110:	0018      	movs	r0, r3
 8014112:	9302      	str	r3, [sp, #8]
 8014114:	f7ec f814 	bl	8000140 <__udivsi3>
 8014118:	0005      	movs	r5, r0
 801411a:	2099      	movs	r0, #153	@ 0x99
 801411c:	4368      	muls	r0, r5
 801411e:	9b00      	ldr	r3, [sp, #0]
 8014120:	0031      	movs	r1, r6
 8014122:	3301      	adds	r3, #1
 8014124:	3002      	adds	r0, #2
 8014126:	9303      	str	r3, [sp, #12]
 8014128:	f7ec f80a 	bl	8000140 <__udivsi3>
 801412c:	9b03      	ldr	r3, [sp, #12]
 801412e:	9a02      	ldr	r2, [sp, #8]
 8014130:	1a1b      	subs	r3, r3, r0
 8014132:	469c      	mov	ip, r3
 8014134:	4b2a      	ldr	r3, [pc, #168]	@ (80141e0 <gmtime_r+0x190>)
 8014136:	2002      	movs	r0, #2
 8014138:	429a      	cmp	r2, r3
 801413a:	d901      	bls.n	8014140 <gmtime_r+0xf0>
 801413c:	200a      	movs	r0, #10
 801413e:	4240      	negs	r0, r0
 8014140:	23c8      	movs	r3, #200	@ 0xc8
 8014142:	9a01      	ldr	r2, [sp, #4]
 8014144:	005b      	lsls	r3, r3, #1
 8014146:	4353      	muls	r3, r2
 8014148:	2100      	movs	r1, #0
 801414a:	2201      	movs	r2, #1
 801414c:	1940      	adds	r0, r0, r5
 801414e:	4282      	cmp	r2, r0
 8014150:	4149      	adcs	r1, r1
 8014152:	19db      	adds	r3, r3, r7
 8014154:	185b      	adds	r3, r3, r1
 8014156:	2199      	movs	r1, #153	@ 0x99
 8014158:	9d00      	ldr	r5, [sp, #0]
 801415a:	0049      	lsls	r1, r1, #1
 801415c:	428d      	cmp	r5, r1
 801415e:	d319      	bcc.n	8014194 <gmtime_r+0x144>
 8014160:	002a      	movs	r2, r5
 8014162:	3a33      	subs	r2, #51	@ 0x33
 8014164:	3aff      	subs	r2, #255	@ 0xff
 8014166:	61e2      	str	r2, [r4, #28]
 8014168:	4a1e      	ldr	r2, [pc, #120]	@ (80141e4 <gmtime_r+0x194>)
 801416a:	6120      	str	r0, [r4, #16]
 801416c:	189b      	adds	r3, r3, r2
 801416e:	6163      	str	r3, [r4, #20]
 8014170:	4663      	mov	r3, ip
 8014172:	0020      	movs	r0, r4
 8014174:	60e3      	str	r3, [r4, #12]
 8014176:	2300      	movs	r3, #0
 8014178:	6223      	str	r3, [r4, #32]
 801417a:	b005      	add	sp, #20
 801417c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 801417e:	4b10      	ldr	r3, [pc, #64]	@ (80141c0 <gmtime_r+0x170>)
 8014180:	18ed      	adds	r5, r5, r3
 8014182:	4b19      	ldr	r3, [pc, #100]	@ (80141e8 <gmtime_r+0x198>)
 8014184:	e771      	b.n	801406a <gmtime_r+0x1a>
 8014186:	61a1      	str	r1, [r4, #24]
 8014188:	2e00      	cmp	r6, #0
 801418a:	da00      	bge.n	801418e <gmtime_r+0x13e>
 801418c:	e78d      	b.n	80140aa <gmtime_r+0x5a>
 801418e:	0030      	movs	r0, r6
 8014190:	490e      	ldr	r1, [pc, #56]	@ (80141cc <gmtime_r+0x17c>)
 8014192:	e78d      	b.n	80140b0 <gmtime_r+0x60>
 8014194:	4915      	ldr	r1, [pc, #84]	@ (80141ec <gmtime_r+0x19c>)
 8014196:	07bd      	lsls	r5, r7, #30
 8014198:	d106      	bne.n	80141a8 <gmtime_r+0x158>
 801419a:	000d      	movs	r5, r1
 801419c:	2602      	movs	r6, #2
 801419e:	437d      	muls	r5, r7
 80141a0:	41f5      	rors	r5, r6
 80141a2:	4e13      	ldr	r6, [pc, #76]	@ (80141f0 <gmtime_r+0x1a0>)
 80141a4:	42b5      	cmp	r5, r6
 80141a6:	d806      	bhi.n	80141b6 <gmtime_r+0x166>
 80141a8:	2204      	movs	r2, #4
 80141aa:	4379      	muls	r1, r7
 80141ac:	41d1      	rors	r1, r2
 80141ae:	2200      	movs	r2, #0
 80141b0:	4d10      	ldr	r5, [pc, #64]	@ (80141f4 <gmtime_r+0x1a4>)
 80141b2:	428d      	cmp	r5, r1
 80141b4:	4152      	adcs	r2, r2
 80141b6:	9900      	ldr	r1, [sp, #0]
 80141b8:	313b      	adds	r1, #59	@ 0x3b
 80141ba:	188a      	adds	r2, r1, r2
 80141bc:	e7d3      	b.n	8014166 <gmtime_r+0x116>
 80141be:	46c0      	nop			@ (mov r8, r8)
 80141c0:	00015180 	.word	0x00015180
 80141c4:	000afa6c 	.word	0x000afa6c
 80141c8:	fffdc550 	.word	0xfffdc550
 80141cc:	00023ab1 	.word	0x00023ab1
 80141d0:	fffdc54f 	.word	0xfffdc54f
 80141d4:	00008eac 	.word	0x00008eac
 80141d8:	000005b4 	.word	0x000005b4
 80141dc:	00023ab0 	.word	0x00023ab0
 80141e0:	000005f9 	.word	0x000005f9
 80141e4:	fffff894 	.word	0xfffff894
 80141e8:	000afa6b 	.word	0x000afa6b
 80141ec:	c28f5c29 	.word	0xc28f5c29
 80141f0:	028f5c28 	.word	0x028f5c28
 80141f4:	00a3d70a 	.word	0x00a3d70a

080141f8 <_localeconv_r>:
 80141f8:	4800      	ldr	r0, [pc, #0]	@ (80141fc <_localeconv_r+0x4>)
 80141fa:	4770      	bx	lr
 80141fc:	20000118 	.word	0x20000118

08014200 <_close_r>:
 8014200:	2300      	movs	r3, #0
 8014202:	b570      	push	{r4, r5, r6, lr}
 8014204:	4d06      	ldr	r5, [pc, #24]	@ (8014220 <_close_r+0x20>)
 8014206:	0004      	movs	r4, r0
 8014208:	0008      	movs	r0, r1
 801420a:	602b      	str	r3, [r5, #0]
 801420c:	f7f7 f9b6 	bl	800b57c <_close>
 8014210:	1c43      	adds	r3, r0, #1
 8014212:	d103      	bne.n	801421c <_close_r+0x1c>
 8014214:	682b      	ldr	r3, [r5, #0]
 8014216:	2b00      	cmp	r3, #0
 8014218:	d000      	beq.n	801421c <_close_r+0x1c>
 801421a:	6023      	str	r3, [r4, #0]
 801421c:	bd70      	pop	{r4, r5, r6, pc}
 801421e:	46c0      	nop			@ (mov r8, r8)
 8014220:	20000fd4 	.word	0x20000fd4

08014224 <_lseek_r>:
 8014224:	b570      	push	{r4, r5, r6, lr}
 8014226:	0004      	movs	r4, r0
 8014228:	0008      	movs	r0, r1
 801422a:	0011      	movs	r1, r2
 801422c:	001a      	movs	r2, r3
 801422e:	2300      	movs	r3, #0
 8014230:	4d05      	ldr	r5, [pc, #20]	@ (8014248 <_lseek_r+0x24>)
 8014232:	602b      	str	r3, [r5, #0]
 8014234:	f7f7 f9c3 	bl	800b5be <_lseek>
 8014238:	1c43      	adds	r3, r0, #1
 801423a:	d103      	bne.n	8014244 <_lseek_r+0x20>
 801423c:	682b      	ldr	r3, [r5, #0]
 801423e:	2b00      	cmp	r3, #0
 8014240:	d000      	beq.n	8014244 <_lseek_r+0x20>
 8014242:	6023      	str	r3, [r4, #0]
 8014244:	bd70      	pop	{r4, r5, r6, pc}
 8014246:	46c0      	nop			@ (mov r8, r8)
 8014248:	20000fd4 	.word	0x20000fd4

0801424c <_read_r>:
 801424c:	b570      	push	{r4, r5, r6, lr}
 801424e:	0004      	movs	r4, r0
 8014250:	0008      	movs	r0, r1
 8014252:	0011      	movs	r1, r2
 8014254:	001a      	movs	r2, r3
 8014256:	2300      	movs	r3, #0
 8014258:	4d05      	ldr	r5, [pc, #20]	@ (8014270 <_read_r+0x24>)
 801425a:	602b      	str	r3, [r5, #0]
 801425c:	f7f7 f955 	bl	800b50a <_read>
 8014260:	1c43      	adds	r3, r0, #1
 8014262:	d103      	bne.n	801426c <_read_r+0x20>
 8014264:	682b      	ldr	r3, [r5, #0]
 8014266:	2b00      	cmp	r3, #0
 8014268:	d000      	beq.n	801426c <_read_r+0x20>
 801426a:	6023      	str	r3, [r4, #0]
 801426c:	bd70      	pop	{r4, r5, r6, pc}
 801426e:	46c0      	nop			@ (mov r8, r8)
 8014270:	20000fd4 	.word	0x20000fd4

08014274 <_write_r>:
 8014274:	b570      	push	{r4, r5, r6, lr}
 8014276:	0004      	movs	r4, r0
 8014278:	0008      	movs	r0, r1
 801427a:	0011      	movs	r1, r2
 801427c:	001a      	movs	r2, r3
 801427e:	2300      	movs	r3, #0
 8014280:	4d05      	ldr	r5, [pc, #20]	@ (8014298 <_write_r+0x24>)
 8014282:	602b      	str	r3, [r5, #0]
 8014284:	f7f7 f95e 	bl	800b544 <_write>
 8014288:	1c43      	adds	r3, r0, #1
 801428a:	d103      	bne.n	8014294 <_write_r+0x20>
 801428c:	682b      	ldr	r3, [r5, #0]
 801428e:	2b00      	cmp	r3, #0
 8014290:	d000      	beq.n	8014294 <_write_r+0x20>
 8014292:	6023      	str	r3, [r4, #0]
 8014294:	bd70      	pop	{r4, r5, r6, pc}
 8014296:	46c0      	nop			@ (mov r8, r8)
 8014298:	20000fd4 	.word	0x20000fd4

0801429c <__errno>:
 801429c:	4b01      	ldr	r3, [pc, #4]	@ (80142a4 <__errno+0x8>)
 801429e:	6818      	ldr	r0, [r3, #0]
 80142a0:	4770      	bx	lr
 80142a2:	46c0      	nop			@ (mov r8, r8)
 80142a4:	20000194 	.word	0x20000194

080142a8 <__libc_init_array>:
 80142a8:	b570      	push	{r4, r5, r6, lr}
 80142aa:	2600      	movs	r6, #0
 80142ac:	4c0c      	ldr	r4, [pc, #48]	@ (80142e0 <__libc_init_array+0x38>)
 80142ae:	4d0d      	ldr	r5, [pc, #52]	@ (80142e4 <__libc_init_array+0x3c>)
 80142b0:	1b64      	subs	r4, r4, r5
 80142b2:	10a4      	asrs	r4, r4, #2
 80142b4:	42a6      	cmp	r6, r4
 80142b6:	d109      	bne.n	80142cc <__libc_init_array+0x24>
 80142b8:	2600      	movs	r6, #0
 80142ba:	f002 fd83 	bl	8016dc4 <_init>
 80142be:	4c0a      	ldr	r4, [pc, #40]	@ (80142e8 <__libc_init_array+0x40>)
 80142c0:	4d0a      	ldr	r5, [pc, #40]	@ (80142ec <__libc_init_array+0x44>)
 80142c2:	1b64      	subs	r4, r4, r5
 80142c4:	10a4      	asrs	r4, r4, #2
 80142c6:	42a6      	cmp	r6, r4
 80142c8:	d105      	bne.n	80142d6 <__libc_init_array+0x2e>
 80142ca:	bd70      	pop	{r4, r5, r6, pc}
 80142cc:	00b3      	lsls	r3, r6, #2
 80142ce:	58eb      	ldr	r3, [r5, r3]
 80142d0:	4798      	blx	r3
 80142d2:	3601      	adds	r6, #1
 80142d4:	e7ee      	b.n	80142b4 <__libc_init_array+0xc>
 80142d6:	00b3      	lsls	r3, r6, #2
 80142d8:	58eb      	ldr	r3, [r5, r3]
 80142da:	4798      	blx	r3
 80142dc:	3601      	adds	r6, #1
 80142de:	e7f2      	b.n	80142c6 <__libc_init_array+0x1e>
 80142e0:	08017880 	.word	0x08017880
 80142e4:	08017880 	.word	0x08017880
 80142e8:	08017884 	.word	0x08017884
 80142ec:	08017880 	.word	0x08017880

080142f0 <__retarget_lock_init_recursive>:
 80142f0:	4770      	bx	lr

080142f2 <__retarget_lock_acquire_recursive>:
 80142f2:	4770      	bx	lr

080142f4 <__retarget_lock_release_recursive>:
 80142f4:	4770      	bx	lr

080142f6 <strcpy>:
 80142f6:	0003      	movs	r3, r0
 80142f8:	780a      	ldrb	r2, [r1, #0]
 80142fa:	3101      	adds	r1, #1
 80142fc:	701a      	strb	r2, [r3, #0]
 80142fe:	3301      	adds	r3, #1
 8014300:	2a00      	cmp	r2, #0
 8014302:	d1f9      	bne.n	80142f8 <strcpy+0x2>
 8014304:	4770      	bx	lr

08014306 <memchr>:
 8014306:	b2c9      	uxtb	r1, r1
 8014308:	1882      	adds	r2, r0, r2
 801430a:	4290      	cmp	r0, r2
 801430c:	d101      	bne.n	8014312 <memchr+0xc>
 801430e:	2000      	movs	r0, #0
 8014310:	4770      	bx	lr
 8014312:	7803      	ldrb	r3, [r0, #0]
 8014314:	428b      	cmp	r3, r1
 8014316:	d0fb      	beq.n	8014310 <memchr+0xa>
 8014318:	3001      	adds	r0, #1
 801431a:	e7f6      	b.n	801430a <memchr+0x4>

0801431c <memcpy>:
 801431c:	2300      	movs	r3, #0
 801431e:	b510      	push	{r4, lr}
 8014320:	429a      	cmp	r2, r3
 8014322:	d100      	bne.n	8014326 <memcpy+0xa>
 8014324:	bd10      	pop	{r4, pc}
 8014326:	5ccc      	ldrb	r4, [r1, r3]
 8014328:	54c4      	strb	r4, [r0, r3]
 801432a:	3301      	adds	r3, #1
 801432c:	e7f8      	b.n	8014320 <memcpy+0x4>
	...

08014330 <nan>:
 8014330:	2000      	movs	r0, #0
 8014332:	4901      	ldr	r1, [pc, #4]	@ (8014338 <nan+0x8>)
 8014334:	4770      	bx	lr
 8014336:	46c0      	nop			@ (mov r8, r8)
 8014338:	7ff80000 	.word	0x7ff80000

0801433c <__assert_func>:
 801433c:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}
 801433e:	0014      	movs	r4, r2
 8014340:	001a      	movs	r2, r3
 8014342:	4b09      	ldr	r3, [pc, #36]	@ (8014368 <__assert_func+0x2c>)
 8014344:	0005      	movs	r5, r0
 8014346:	681b      	ldr	r3, [r3, #0]
 8014348:	000e      	movs	r6, r1
 801434a:	68d8      	ldr	r0, [r3, #12]
 801434c:	4b07      	ldr	r3, [pc, #28]	@ (801436c <__assert_func+0x30>)
 801434e:	2c00      	cmp	r4, #0
 8014350:	d101      	bne.n	8014356 <__assert_func+0x1a>
 8014352:	4b07      	ldr	r3, [pc, #28]	@ (8014370 <__assert_func+0x34>)
 8014354:	001c      	movs	r4, r3
 8014356:	4907      	ldr	r1, [pc, #28]	@ (8014374 <__assert_func+0x38>)
 8014358:	9301      	str	r3, [sp, #4]
 801435a:	9402      	str	r4, [sp, #8]
 801435c:	002b      	movs	r3, r5
 801435e:	9600      	str	r6, [sp, #0]
 8014360:	f002 f9d2 	bl	8016708 <fiprintf>
 8014364:	f002 fa04 	bl	8016770 <abort>
 8014368:	20000194 	.word	0x20000194
 801436c:	080174ab 	.word	0x080174ab
 8014370:	080174e6 	.word	0x080174e6
 8014374:	080174b8 	.word	0x080174b8

08014378 <quorem>:
 8014378:	b5f0      	push	{r4, r5, r6, r7, lr}
 801437a:	6903      	ldr	r3, [r0, #16]
 801437c:	690c      	ldr	r4, [r1, #16]
 801437e:	b089      	sub	sp, #36	@ 0x24
 8014380:	9003      	str	r0, [sp, #12]
 8014382:	9106      	str	r1, [sp, #24]
 8014384:	2000      	movs	r0, #0
 8014386:	42a3      	cmp	r3, r4
 8014388:	db63      	blt.n	8014452 <quorem+0xda>
 801438a:	000b      	movs	r3, r1
 801438c:	3c01      	subs	r4, #1
 801438e:	3314      	adds	r3, #20
 8014390:	00a5      	lsls	r5, r4, #2
 8014392:	9304      	str	r3, [sp, #16]
 8014394:	195b      	adds	r3, r3, r5
 8014396:	9305      	str	r3, [sp, #20]
 8014398:	9b03      	ldr	r3, [sp, #12]
 801439a:	3314      	adds	r3, #20
 801439c:	9301      	str	r3, [sp, #4]
 801439e:	195d      	adds	r5, r3, r5
 80143a0:	9b05      	ldr	r3, [sp, #20]
 80143a2:	682f      	ldr	r7, [r5, #0]
 80143a4:	681e      	ldr	r6, [r3, #0]
 80143a6:	0038      	movs	r0, r7
 80143a8:	3601      	adds	r6, #1
 80143aa:	0031      	movs	r1, r6
 80143ac:	f7eb fec8 	bl	8000140 <__udivsi3>
 80143b0:	9002      	str	r0, [sp, #8]
 80143b2:	42b7      	cmp	r7, r6
 80143b4:	d327      	bcc.n	8014406 <quorem+0x8e>
 80143b6:	9b04      	ldr	r3, [sp, #16]
 80143b8:	2700      	movs	r7, #0
 80143ba:	469c      	mov	ip, r3
 80143bc:	9e01      	ldr	r6, [sp, #4]
 80143be:	9707      	str	r7, [sp, #28]
 80143c0:	4662      	mov	r2, ip
 80143c2:	ca08      	ldmia	r2!, {r3}
 80143c4:	6830      	ldr	r0, [r6, #0]
 80143c6:	4694      	mov	ip, r2
 80143c8:	9a02      	ldr	r2, [sp, #8]
 80143ca:	b299      	uxth	r1, r3
 80143cc:	4351      	muls	r1, r2
 80143ce:	0c1b      	lsrs	r3, r3, #16
 80143d0:	4353      	muls	r3, r2
 80143d2:	19c9      	adds	r1, r1, r7
 80143d4:	0c0a      	lsrs	r2, r1, #16
 80143d6:	189b      	adds	r3, r3, r2
 80143d8:	b289      	uxth	r1, r1
 80143da:	b282      	uxth	r2, r0
 80143dc:	1a52      	subs	r2, r2, r1
 80143de:	9907      	ldr	r1, [sp, #28]
 80143e0:	0c1f      	lsrs	r7, r3, #16
 80143e2:	1852      	adds	r2, r2, r1
 80143e4:	0c00      	lsrs	r0, r0, #16
 80143e6:	b29b      	uxth	r3, r3
 80143e8:	1411      	asrs	r1, r2, #16
 80143ea:	1ac3      	subs	r3, r0, r3
 80143ec:	185b      	adds	r3, r3, r1
 80143ee:	1419      	asrs	r1, r3, #16
 80143f0:	b292      	uxth	r2, r2
 80143f2:	041b      	lsls	r3, r3, #16
 80143f4:	431a      	orrs	r2, r3
 80143f6:	9b05      	ldr	r3, [sp, #20]
 80143f8:	9107      	str	r1, [sp, #28]
 80143fa:	c604      	stmia	r6!, {r2}
 80143fc:	4563      	cmp	r3, ip
 80143fe:	d2df      	bcs.n	80143c0 <quorem+0x48>
 8014400:	682b      	ldr	r3, [r5, #0]
 8014402:	2b00      	cmp	r3, #0
 8014404:	d02b      	beq.n	801445e <quorem+0xe6>
 8014406:	9906      	ldr	r1, [sp, #24]
 8014408:	9803      	ldr	r0, [sp, #12]
 801440a:	f001 fd6f 	bl	8015eec <__mcmp>
 801440e:	2800      	cmp	r0, #0
 8014410:	db1e      	blt.n	8014450 <quorem+0xd8>
 8014412:	2600      	movs	r6, #0
 8014414:	9d01      	ldr	r5, [sp, #4]
 8014416:	9904      	ldr	r1, [sp, #16]
 8014418:	c901      	ldmia	r1!, {r0}
 801441a:	682b      	ldr	r3, [r5, #0]
 801441c:	b287      	uxth	r7, r0
 801441e:	b29a      	uxth	r2, r3
 8014420:	1bd2      	subs	r2, r2, r7
 8014422:	1992      	adds	r2, r2, r6
 8014424:	0c00      	lsrs	r0, r0, #16
 8014426:	0c1b      	lsrs	r3, r3, #16
 8014428:	1a1b      	subs	r3, r3, r0
 801442a:	1410      	asrs	r0, r2, #16
 801442c:	181b      	adds	r3, r3, r0
 801442e:	141e      	asrs	r6, r3, #16
 8014430:	b292      	uxth	r2, r2
 8014432:	041b      	lsls	r3, r3, #16
 8014434:	431a      	orrs	r2, r3
 8014436:	9b05      	ldr	r3, [sp, #20]
 8014438:	c504      	stmia	r5!, {r2}
 801443a:	428b      	cmp	r3, r1
 801443c:	d2ec      	bcs.n	8014418 <quorem+0xa0>
 801443e:	9a01      	ldr	r2, [sp, #4]
 8014440:	00a3      	lsls	r3, r4, #2
 8014442:	18d3      	adds	r3, r2, r3
 8014444:	681a      	ldr	r2, [r3, #0]
 8014446:	2a00      	cmp	r2, #0
 8014448:	d014      	beq.n	8014474 <quorem+0xfc>
 801444a:	9b02      	ldr	r3, [sp, #8]
 801444c:	3301      	adds	r3, #1
 801444e:	9302      	str	r3, [sp, #8]
 8014450:	9802      	ldr	r0, [sp, #8]
 8014452:	b009      	add	sp, #36	@ 0x24
 8014454:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8014456:	682b      	ldr	r3, [r5, #0]
 8014458:	2b00      	cmp	r3, #0
 801445a:	d104      	bne.n	8014466 <quorem+0xee>
 801445c:	3c01      	subs	r4, #1
 801445e:	9b01      	ldr	r3, [sp, #4]
 8014460:	3d04      	subs	r5, #4
 8014462:	42ab      	cmp	r3, r5
 8014464:	d3f7      	bcc.n	8014456 <quorem+0xde>
 8014466:	9b03      	ldr	r3, [sp, #12]
 8014468:	611c      	str	r4, [r3, #16]
 801446a:	e7cc      	b.n	8014406 <quorem+0x8e>
 801446c:	681a      	ldr	r2, [r3, #0]
 801446e:	2a00      	cmp	r2, #0
 8014470:	d104      	bne.n	801447c <quorem+0x104>
 8014472:	3c01      	subs	r4, #1
 8014474:	9a01      	ldr	r2, [sp, #4]
 8014476:	3b04      	subs	r3, #4
 8014478:	429a      	cmp	r2, r3
 801447a:	d3f7      	bcc.n	801446c <quorem+0xf4>
 801447c:	9b03      	ldr	r3, [sp, #12]
 801447e:	611c      	str	r4, [r3, #16]
 8014480:	e7e3      	b.n	801444a <quorem+0xd2>
	...

08014484 <_dtoa_r>:
 8014484:	b5f0      	push	{r4, r5, r6, r7, lr}
 8014486:	0014      	movs	r4, r2
 8014488:	001d      	movs	r5, r3
 801448a:	69c6      	ldr	r6, [r0, #28]
 801448c:	b09d      	sub	sp, #116	@ 0x74
 801448e:	940a      	str	r4, [sp, #40]	@ 0x28
 8014490:	950b      	str	r5, [sp, #44]	@ 0x2c
 8014492:	9f25      	ldr	r7, [sp, #148]	@ 0x94
 8014494:	9003      	str	r0, [sp, #12]
 8014496:	2e00      	cmp	r6, #0
 8014498:	d10f      	bne.n	80144ba <_dtoa_r+0x36>
 801449a:	2010      	movs	r0, #16
 801449c:	f001 f986 	bl	80157ac <malloc>
 80144a0:	9b03      	ldr	r3, [sp, #12]
 80144a2:	1e02      	subs	r2, r0, #0
 80144a4:	61d8      	str	r0, [r3, #28]
 80144a6:	d104      	bne.n	80144b2 <_dtoa_r+0x2e>
 80144a8:	21ef      	movs	r1, #239	@ 0xef
 80144aa:	4bc7      	ldr	r3, [pc, #796]	@ (80147c8 <_dtoa_r+0x344>)
 80144ac:	48c7      	ldr	r0, [pc, #796]	@ (80147cc <_dtoa_r+0x348>)
 80144ae:	f7ff ff45 	bl	801433c <__assert_func>
 80144b2:	6046      	str	r6, [r0, #4]
 80144b4:	6086      	str	r6, [r0, #8]
 80144b6:	6006      	str	r6, [r0, #0]
 80144b8:	60c6      	str	r6, [r0, #12]
 80144ba:	9b03      	ldr	r3, [sp, #12]
 80144bc:	69db      	ldr	r3, [r3, #28]
 80144be:	6819      	ldr	r1, [r3, #0]
 80144c0:	2900      	cmp	r1, #0
 80144c2:	d00b      	beq.n	80144dc <_dtoa_r+0x58>
 80144c4:	685a      	ldr	r2, [r3, #4]
 80144c6:	2301      	movs	r3, #1
 80144c8:	4093      	lsls	r3, r2
 80144ca:	604a      	str	r2, [r1, #4]
 80144cc:	608b      	str	r3, [r1, #8]
 80144ce:	9803      	ldr	r0, [sp, #12]
 80144d0:	f001 fa7e 	bl	80159d0 <_Bfree>
 80144d4:	2200      	movs	r2, #0
 80144d6:	9b03      	ldr	r3, [sp, #12]
 80144d8:	69db      	ldr	r3, [r3, #28]
 80144da:	601a      	str	r2, [r3, #0]
 80144dc:	2d00      	cmp	r5, #0
 80144de:	da1e      	bge.n	801451e <_dtoa_r+0x9a>
 80144e0:	2301      	movs	r3, #1
 80144e2:	603b      	str	r3, [r7, #0]
 80144e4:	006b      	lsls	r3, r5, #1
 80144e6:	085b      	lsrs	r3, r3, #1
 80144e8:	930b      	str	r3, [sp, #44]	@ 0x2c
 80144ea:	9f0b      	ldr	r7, [sp, #44]	@ 0x2c
 80144ec:	4bb8      	ldr	r3, [pc, #736]	@ (80147d0 <_dtoa_r+0x34c>)
 80144ee:	4ab8      	ldr	r2, [pc, #736]	@ (80147d0 <_dtoa_r+0x34c>)
 80144f0:	403b      	ands	r3, r7
 80144f2:	4293      	cmp	r3, r2
 80144f4:	d116      	bne.n	8014524 <_dtoa_r+0xa0>
 80144f6:	4bb7      	ldr	r3, [pc, #732]	@ (80147d4 <_dtoa_r+0x350>)
 80144f8:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 80144fa:	6013      	str	r3, [r2, #0]
 80144fc:	033b      	lsls	r3, r7, #12
 80144fe:	0b1b      	lsrs	r3, r3, #12
 8014500:	4323      	orrs	r3, r4
 8014502:	d101      	bne.n	8014508 <_dtoa_r+0x84>
 8014504:	f000 fd80 	bl	8015008 <_dtoa_r+0xb84>
 8014508:	4bb3      	ldr	r3, [pc, #716]	@ (80147d8 <_dtoa_r+0x354>)
 801450a:	9a26      	ldr	r2, [sp, #152]	@ 0x98
 801450c:	9308      	str	r3, [sp, #32]
 801450e:	2a00      	cmp	r2, #0
 8014510:	d002      	beq.n	8014518 <_dtoa_r+0x94>
 8014512:	4bb2      	ldr	r3, [pc, #712]	@ (80147dc <_dtoa_r+0x358>)
 8014514:	9a26      	ldr	r2, [sp, #152]	@ 0x98
 8014516:	6013      	str	r3, [r2, #0]
 8014518:	9808      	ldr	r0, [sp, #32]
 801451a:	b01d      	add	sp, #116	@ 0x74
 801451c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 801451e:	2300      	movs	r3, #0
 8014520:	603b      	str	r3, [r7, #0]
 8014522:	e7e2      	b.n	80144ea <_dtoa_r+0x66>
 8014524:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8014526:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8014528:	9212      	str	r2, [sp, #72]	@ 0x48
 801452a:	9313      	str	r3, [sp, #76]	@ 0x4c
 801452c:	9812      	ldr	r0, [sp, #72]	@ 0x48
 801452e:	9913      	ldr	r1, [sp, #76]	@ 0x4c
 8014530:	2200      	movs	r2, #0
 8014532:	2300      	movs	r3, #0
 8014534:	f7eb ff8a 	bl	800044c <__aeabi_dcmpeq>
 8014538:	1e06      	subs	r6, r0, #0
 801453a:	d00b      	beq.n	8014554 <_dtoa_r+0xd0>
 801453c:	2301      	movs	r3, #1
 801453e:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 8014540:	6013      	str	r3, [r2, #0]
 8014542:	9b26      	ldr	r3, [sp, #152]	@ 0x98
 8014544:	2b00      	cmp	r3, #0
 8014546:	d002      	beq.n	801454e <_dtoa_r+0xca>
 8014548:	4ba5      	ldr	r3, [pc, #660]	@ (80147e0 <_dtoa_r+0x35c>)
 801454a:	9a26      	ldr	r2, [sp, #152]	@ 0x98
 801454c:	6013      	str	r3, [r2, #0]
 801454e:	4ba5      	ldr	r3, [pc, #660]	@ (80147e4 <_dtoa_r+0x360>)
 8014550:	9308      	str	r3, [sp, #32]
 8014552:	e7e1      	b.n	8014518 <_dtoa_r+0x94>
 8014554:	ab1a      	add	r3, sp, #104	@ 0x68
 8014556:	9301      	str	r3, [sp, #4]
 8014558:	ab1b      	add	r3, sp, #108	@ 0x6c
 801455a:	9300      	str	r3, [sp, #0]
 801455c:	9803      	ldr	r0, [sp, #12]
 801455e:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 8014560:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8014562:	f001 fde5 	bl	8016130 <__d2b>
 8014566:	007a      	lsls	r2, r7, #1
 8014568:	9005      	str	r0, [sp, #20]
 801456a:	0d52      	lsrs	r2, r2, #21
 801456c:	d100      	bne.n	8014570 <_dtoa_r+0xec>
 801456e:	e07b      	b.n	8014668 <_dtoa_r+0x1e4>
 8014570:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8014572:	9618      	str	r6, [sp, #96]	@ 0x60
 8014574:	0319      	lsls	r1, r3, #12
 8014576:	4b9c      	ldr	r3, [pc, #624]	@ (80147e8 <_dtoa_r+0x364>)
 8014578:	0b09      	lsrs	r1, r1, #12
 801457a:	430b      	orrs	r3, r1
 801457c:	499b      	ldr	r1, [pc, #620]	@ (80147ec <_dtoa_r+0x368>)
 801457e:	1857      	adds	r7, r2, r1
 8014580:	9812      	ldr	r0, [sp, #72]	@ 0x48
 8014582:	9913      	ldr	r1, [sp, #76]	@ 0x4c
 8014584:	0019      	movs	r1, r3
 8014586:	2200      	movs	r2, #0
 8014588:	4b99      	ldr	r3, [pc, #612]	@ (80147f0 <_dtoa_r+0x36c>)
 801458a:	f7ee fcb5 	bl	8002ef8 <__aeabi_dsub>
 801458e:	4a99      	ldr	r2, [pc, #612]	@ (80147f4 <_dtoa_r+0x370>)
 8014590:	4b99      	ldr	r3, [pc, #612]	@ (80147f8 <_dtoa_r+0x374>)
 8014592:	f7ee f9cb 	bl	800292c <__aeabi_dmul>
 8014596:	4a99      	ldr	r2, [pc, #612]	@ (80147fc <_dtoa_r+0x378>)
 8014598:	4b99      	ldr	r3, [pc, #612]	@ (8014800 <_dtoa_r+0x37c>)
 801459a:	f7ed f9c7 	bl	800192c <__aeabi_dadd>
 801459e:	0004      	movs	r4, r0
 80145a0:	0038      	movs	r0, r7
 80145a2:	000d      	movs	r5, r1
 80145a4:	f7ef f910 	bl	80037c8 <__aeabi_i2d>
 80145a8:	4a96      	ldr	r2, [pc, #600]	@ (8014804 <_dtoa_r+0x380>)
 80145aa:	4b97      	ldr	r3, [pc, #604]	@ (8014808 <_dtoa_r+0x384>)
 80145ac:	f7ee f9be 	bl	800292c <__aeabi_dmul>
 80145b0:	0002      	movs	r2, r0
 80145b2:	000b      	movs	r3, r1
 80145b4:	0020      	movs	r0, r4
 80145b6:	0029      	movs	r1, r5
 80145b8:	f7ed f9b8 	bl	800192c <__aeabi_dadd>
 80145bc:	0004      	movs	r4, r0
 80145be:	000d      	movs	r5, r1
 80145c0:	f7ef f8c6 	bl	8003750 <__aeabi_d2iz>
 80145c4:	2200      	movs	r2, #0
 80145c6:	9004      	str	r0, [sp, #16]
 80145c8:	2300      	movs	r3, #0
 80145ca:	0020      	movs	r0, r4
 80145cc:	0029      	movs	r1, r5
 80145ce:	f7eb ff43 	bl	8000458 <__aeabi_dcmplt>
 80145d2:	2800      	cmp	r0, #0
 80145d4:	d00b      	beq.n	80145ee <_dtoa_r+0x16a>
 80145d6:	9804      	ldr	r0, [sp, #16]
 80145d8:	f7ef f8f6 	bl	80037c8 <__aeabi_i2d>
 80145dc:	002b      	movs	r3, r5
 80145de:	0022      	movs	r2, r4
 80145e0:	f7eb ff34 	bl	800044c <__aeabi_dcmpeq>
 80145e4:	4243      	negs	r3, r0
 80145e6:	4158      	adcs	r0, r3
 80145e8:	9b04      	ldr	r3, [sp, #16]
 80145ea:	1a1b      	subs	r3, r3, r0
 80145ec:	9304      	str	r3, [sp, #16]
 80145ee:	2301      	movs	r3, #1
 80145f0:	9315      	str	r3, [sp, #84]	@ 0x54
 80145f2:	9b04      	ldr	r3, [sp, #16]
 80145f4:	2b16      	cmp	r3, #22
 80145f6:	d810      	bhi.n	801461a <_dtoa_r+0x196>
 80145f8:	9812      	ldr	r0, [sp, #72]	@ 0x48
 80145fa:	9913      	ldr	r1, [sp, #76]	@ 0x4c
 80145fc:	9a04      	ldr	r2, [sp, #16]
 80145fe:	4b83      	ldr	r3, [pc, #524]	@ (801480c <_dtoa_r+0x388>)
 8014600:	00d2      	lsls	r2, r2, #3
 8014602:	189b      	adds	r3, r3, r2
 8014604:	681a      	ldr	r2, [r3, #0]
 8014606:	685b      	ldr	r3, [r3, #4]
 8014608:	f7eb ff26 	bl	8000458 <__aeabi_dcmplt>
 801460c:	2800      	cmp	r0, #0
 801460e:	d047      	beq.n	80146a0 <_dtoa_r+0x21c>
 8014610:	9b04      	ldr	r3, [sp, #16]
 8014612:	3b01      	subs	r3, #1
 8014614:	9304      	str	r3, [sp, #16]
 8014616:	2300      	movs	r3, #0
 8014618:	9315      	str	r3, [sp, #84]	@ 0x54
 801461a:	2200      	movs	r2, #0
 801461c:	9b1a      	ldr	r3, [sp, #104]	@ 0x68
 801461e:	9206      	str	r2, [sp, #24]
 8014620:	1bdb      	subs	r3, r3, r7
 8014622:	1e5a      	subs	r2, r3, #1
 8014624:	d53e      	bpl.n	80146a4 <_dtoa_r+0x220>
 8014626:	2201      	movs	r2, #1
 8014628:	1ad3      	subs	r3, r2, r3
 801462a:	9306      	str	r3, [sp, #24]
 801462c:	2300      	movs	r3, #0
 801462e:	930d      	str	r3, [sp, #52]	@ 0x34
 8014630:	9b04      	ldr	r3, [sp, #16]
 8014632:	2b00      	cmp	r3, #0
 8014634:	db38      	blt.n	80146a8 <_dtoa_r+0x224>
 8014636:	9a04      	ldr	r2, [sp, #16]
 8014638:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 801463a:	4694      	mov	ip, r2
 801463c:	4463      	add	r3, ip
 801463e:	930d      	str	r3, [sp, #52]	@ 0x34
 8014640:	2300      	movs	r3, #0
 8014642:	9214      	str	r2, [sp, #80]	@ 0x50
 8014644:	930f      	str	r3, [sp, #60]	@ 0x3c
 8014646:	9b22      	ldr	r3, [sp, #136]	@ 0x88
 8014648:	2401      	movs	r4, #1
 801464a:	2b09      	cmp	r3, #9
 801464c:	d862      	bhi.n	8014714 <_dtoa_r+0x290>
 801464e:	2b05      	cmp	r3, #5
 8014650:	dd02      	ble.n	8014658 <_dtoa_r+0x1d4>
 8014652:	2400      	movs	r4, #0
 8014654:	3b04      	subs	r3, #4
 8014656:	9322      	str	r3, [sp, #136]	@ 0x88
 8014658:	9b22      	ldr	r3, [sp, #136]	@ 0x88
 801465a:	1e98      	subs	r0, r3, #2
 801465c:	2803      	cmp	r0, #3
 801465e:	d863      	bhi.n	8014728 <_dtoa_r+0x2a4>
 8014660:	f7eb fd5a 	bl	8000118 <__gnu_thumb1_case_uqi>
 8014664:	2b385654 	.word	0x2b385654
 8014668:	9b1b      	ldr	r3, [sp, #108]	@ 0x6c
 801466a:	9e1a      	ldr	r6, [sp, #104]	@ 0x68
 801466c:	18f6      	adds	r6, r6, r3
 801466e:	4b68      	ldr	r3, [pc, #416]	@ (8014810 <_dtoa_r+0x38c>)
 8014670:	18f2      	adds	r2, r6, r3
 8014672:	2a20      	cmp	r2, #32
 8014674:	dd0f      	ble.n	8014696 <_dtoa_r+0x212>
 8014676:	2340      	movs	r3, #64	@ 0x40
 8014678:	1a9b      	subs	r3, r3, r2
 801467a:	409f      	lsls	r7, r3
 801467c:	4b65      	ldr	r3, [pc, #404]	@ (8014814 <_dtoa_r+0x390>)
 801467e:	0038      	movs	r0, r7
 8014680:	18f3      	adds	r3, r6, r3
 8014682:	40dc      	lsrs	r4, r3
 8014684:	4320      	orrs	r0, r4
 8014686:	f7ef f8cd 	bl	8003824 <__aeabi_ui2d>
 801468a:	2201      	movs	r2, #1
 801468c:	4b62      	ldr	r3, [pc, #392]	@ (8014818 <_dtoa_r+0x394>)
 801468e:	1e77      	subs	r7, r6, #1
 8014690:	18cb      	adds	r3, r1, r3
 8014692:	9218      	str	r2, [sp, #96]	@ 0x60
 8014694:	e776      	b.n	8014584 <_dtoa_r+0x100>
 8014696:	2320      	movs	r3, #32
 8014698:	0020      	movs	r0, r4
 801469a:	1a9b      	subs	r3, r3, r2
 801469c:	4098      	lsls	r0, r3
 801469e:	e7f2      	b.n	8014686 <_dtoa_r+0x202>
 80146a0:	9015      	str	r0, [sp, #84]	@ 0x54
 80146a2:	e7ba      	b.n	801461a <_dtoa_r+0x196>
 80146a4:	920d      	str	r2, [sp, #52]	@ 0x34
 80146a6:	e7c3      	b.n	8014630 <_dtoa_r+0x1ac>
 80146a8:	9b06      	ldr	r3, [sp, #24]
 80146aa:	9a04      	ldr	r2, [sp, #16]
 80146ac:	1a9b      	subs	r3, r3, r2
 80146ae:	9306      	str	r3, [sp, #24]
 80146b0:	4253      	negs	r3, r2
 80146b2:	930f      	str	r3, [sp, #60]	@ 0x3c
 80146b4:	2300      	movs	r3, #0
 80146b6:	9314      	str	r3, [sp, #80]	@ 0x50
 80146b8:	e7c5      	b.n	8014646 <_dtoa_r+0x1c2>
 80146ba:	2301      	movs	r3, #1
 80146bc:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 80146be:	9310      	str	r3, [sp, #64]	@ 0x40
 80146c0:	4694      	mov	ip, r2
 80146c2:	9b04      	ldr	r3, [sp, #16]
 80146c4:	4463      	add	r3, ip
 80146c6:	930e      	str	r3, [sp, #56]	@ 0x38
 80146c8:	3301      	adds	r3, #1
 80146ca:	9309      	str	r3, [sp, #36]	@ 0x24
 80146cc:	2b00      	cmp	r3, #0
 80146ce:	dc08      	bgt.n	80146e2 <_dtoa_r+0x25e>
 80146d0:	2301      	movs	r3, #1
 80146d2:	e006      	b.n	80146e2 <_dtoa_r+0x25e>
 80146d4:	2301      	movs	r3, #1
 80146d6:	9310      	str	r3, [sp, #64]	@ 0x40
 80146d8:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 80146da:	2b00      	cmp	r3, #0
 80146dc:	dd28      	ble.n	8014730 <_dtoa_r+0x2ac>
 80146de:	930e      	str	r3, [sp, #56]	@ 0x38
 80146e0:	9309      	str	r3, [sp, #36]	@ 0x24
 80146e2:	9a03      	ldr	r2, [sp, #12]
 80146e4:	2100      	movs	r1, #0
 80146e6:	69d0      	ldr	r0, [r2, #28]
 80146e8:	2204      	movs	r2, #4
 80146ea:	0015      	movs	r5, r2
 80146ec:	3514      	adds	r5, #20
 80146ee:	429d      	cmp	r5, r3
 80146f0:	d923      	bls.n	801473a <_dtoa_r+0x2b6>
 80146f2:	6041      	str	r1, [r0, #4]
 80146f4:	9803      	ldr	r0, [sp, #12]
 80146f6:	f001 f927 	bl	8015948 <_Balloc>
 80146fa:	9008      	str	r0, [sp, #32]
 80146fc:	2800      	cmp	r0, #0
 80146fe:	d11f      	bne.n	8014740 <_dtoa_r+0x2bc>
 8014700:	21b0      	movs	r1, #176	@ 0xb0
 8014702:	4b46      	ldr	r3, [pc, #280]	@ (801481c <_dtoa_r+0x398>)
 8014704:	4831      	ldr	r0, [pc, #196]	@ (80147cc <_dtoa_r+0x348>)
 8014706:	9a08      	ldr	r2, [sp, #32]
 8014708:	31ff      	adds	r1, #255	@ 0xff
 801470a:	e6d0      	b.n	80144ae <_dtoa_r+0x2a>
 801470c:	2300      	movs	r3, #0
 801470e:	e7e2      	b.n	80146d6 <_dtoa_r+0x252>
 8014710:	2300      	movs	r3, #0
 8014712:	e7d3      	b.n	80146bc <_dtoa_r+0x238>
 8014714:	2300      	movs	r3, #0
 8014716:	9410      	str	r4, [sp, #64]	@ 0x40
 8014718:	9322      	str	r3, [sp, #136]	@ 0x88
 801471a:	3b01      	subs	r3, #1
 801471c:	2200      	movs	r2, #0
 801471e:	930e      	str	r3, [sp, #56]	@ 0x38
 8014720:	9309      	str	r3, [sp, #36]	@ 0x24
 8014722:	3313      	adds	r3, #19
 8014724:	9223      	str	r2, [sp, #140]	@ 0x8c
 8014726:	e7dc      	b.n	80146e2 <_dtoa_r+0x25e>
 8014728:	2301      	movs	r3, #1
 801472a:	9310      	str	r3, [sp, #64]	@ 0x40
 801472c:	3b02      	subs	r3, #2
 801472e:	e7f5      	b.n	801471c <_dtoa_r+0x298>
 8014730:	2301      	movs	r3, #1
 8014732:	001a      	movs	r2, r3
 8014734:	930e      	str	r3, [sp, #56]	@ 0x38
 8014736:	9309      	str	r3, [sp, #36]	@ 0x24
 8014738:	e7f4      	b.n	8014724 <_dtoa_r+0x2a0>
 801473a:	3101      	adds	r1, #1
 801473c:	0052      	lsls	r2, r2, #1
 801473e:	e7d4      	b.n	80146ea <_dtoa_r+0x266>
 8014740:	9b03      	ldr	r3, [sp, #12]
 8014742:	9a08      	ldr	r2, [sp, #32]
 8014744:	69db      	ldr	r3, [r3, #28]
 8014746:	601a      	str	r2, [r3, #0]
 8014748:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801474a:	2b0e      	cmp	r3, #14
 801474c:	d900      	bls.n	8014750 <_dtoa_r+0x2cc>
 801474e:	e0d6      	b.n	80148fe <_dtoa_r+0x47a>
 8014750:	2c00      	cmp	r4, #0
 8014752:	d100      	bne.n	8014756 <_dtoa_r+0x2d2>
 8014754:	e0d3      	b.n	80148fe <_dtoa_r+0x47a>
 8014756:	9b04      	ldr	r3, [sp, #16]
 8014758:	2b00      	cmp	r3, #0
 801475a:	dd63      	ble.n	8014824 <_dtoa_r+0x3a0>
 801475c:	210f      	movs	r1, #15
 801475e:	9a04      	ldr	r2, [sp, #16]
 8014760:	4b2a      	ldr	r3, [pc, #168]	@ (801480c <_dtoa_r+0x388>)
 8014762:	400a      	ands	r2, r1
 8014764:	00d2      	lsls	r2, r2, #3
 8014766:	189b      	adds	r3, r3, r2
 8014768:	681e      	ldr	r6, [r3, #0]
 801476a:	685f      	ldr	r7, [r3, #4]
 801476c:	9b04      	ldr	r3, [sp, #16]
 801476e:	2402      	movs	r4, #2
 8014770:	111d      	asrs	r5, r3, #4
 8014772:	05db      	lsls	r3, r3, #23
 8014774:	d50a      	bpl.n	801478c <_dtoa_r+0x308>
 8014776:	4b2a      	ldr	r3, [pc, #168]	@ (8014820 <_dtoa_r+0x39c>)
 8014778:	400d      	ands	r5, r1
 801477a:	6a1a      	ldr	r2, [r3, #32]
 801477c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 801477e:	9812      	ldr	r0, [sp, #72]	@ 0x48
 8014780:	9913      	ldr	r1, [sp, #76]	@ 0x4c
 8014782:	f7ed fc99 	bl	80020b8 <__aeabi_ddiv>
 8014786:	900a      	str	r0, [sp, #40]	@ 0x28
 8014788:	910b      	str	r1, [sp, #44]	@ 0x2c
 801478a:	3401      	adds	r4, #1
 801478c:	4b24      	ldr	r3, [pc, #144]	@ (8014820 <_dtoa_r+0x39c>)
 801478e:	930c      	str	r3, [sp, #48]	@ 0x30
 8014790:	2d00      	cmp	r5, #0
 8014792:	d108      	bne.n	80147a6 <_dtoa_r+0x322>
 8014794:	980a      	ldr	r0, [sp, #40]	@ 0x28
 8014796:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8014798:	0032      	movs	r2, r6
 801479a:	003b      	movs	r3, r7
 801479c:	f7ed fc8c 	bl	80020b8 <__aeabi_ddiv>
 80147a0:	900a      	str	r0, [sp, #40]	@ 0x28
 80147a2:	910b      	str	r1, [sp, #44]	@ 0x2c
 80147a4:	e059      	b.n	801485a <_dtoa_r+0x3d6>
 80147a6:	2301      	movs	r3, #1
 80147a8:	421d      	tst	r5, r3
 80147aa:	d009      	beq.n	80147c0 <_dtoa_r+0x33c>
 80147ac:	18e4      	adds	r4, r4, r3
 80147ae:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80147b0:	0030      	movs	r0, r6
 80147b2:	681a      	ldr	r2, [r3, #0]
 80147b4:	685b      	ldr	r3, [r3, #4]
 80147b6:	0039      	movs	r1, r7
 80147b8:	f7ee f8b8 	bl	800292c <__aeabi_dmul>
 80147bc:	0006      	movs	r6, r0
 80147be:	000f      	movs	r7, r1
 80147c0:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80147c2:	106d      	asrs	r5, r5, #1
 80147c4:	3308      	adds	r3, #8
 80147c6:	e7e2      	b.n	801478e <_dtoa_r+0x30a>
 80147c8:	080173da 	.word	0x080173da
 80147cc:	080174f4 	.word	0x080174f4
 80147d0:	7ff00000 	.word	0x7ff00000
 80147d4:	0000270f 	.word	0x0000270f
 80147d8:	080174f0 	.word	0x080174f0
 80147dc:	080174f3 	.word	0x080174f3
 80147e0:	080173b7 	.word	0x080173b7
 80147e4:	080173b6 	.word	0x080173b6
 80147e8:	3ff00000 	.word	0x3ff00000
 80147ec:	fffffc01 	.word	0xfffffc01
 80147f0:	3ff80000 	.word	0x3ff80000
 80147f4:	636f4361 	.word	0x636f4361
 80147f8:	3fd287a7 	.word	0x3fd287a7
 80147fc:	8b60c8b3 	.word	0x8b60c8b3
 8014800:	3fc68a28 	.word	0x3fc68a28
 8014804:	509f79fb 	.word	0x509f79fb
 8014808:	3fd34413 	.word	0x3fd34413
 801480c:	080177b0 	.word	0x080177b0
 8014810:	00000432 	.word	0x00000432
 8014814:	00000412 	.word	0x00000412
 8014818:	fe100000 	.word	0xfe100000
 801481c:	0801754c 	.word	0x0801754c
 8014820:	08017788 	.word	0x08017788
 8014824:	9b04      	ldr	r3, [sp, #16]
 8014826:	2402      	movs	r4, #2
 8014828:	2b00      	cmp	r3, #0
 801482a:	d016      	beq.n	801485a <_dtoa_r+0x3d6>
 801482c:	9812      	ldr	r0, [sp, #72]	@ 0x48
 801482e:	9913      	ldr	r1, [sp, #76]	@ 0x4c
 8014830:	220f      	movs	r2, #15
 8014832:	425d      	negs	r5, r3
 8014834:	402a      	ands	r2, r5
 8014836:	4bd5      	ldr	r3, [pc, #852]	@ (8014b8c <_dtoa_r+0x708>)
 8014838:	00d2      	lsls	r2, r2, #3
 801483a:	189b      	adds	r3, r3, r2
 801483c:	681a      	ldr	r2, [r3, #0]
 801483e:	685b      	ldr	r3, [r3, #4]
 8014840:	f7ee f874 	bl	800292c <__aeabi_dmul>
 8014844:	2701      	movs	r7, #1
 8014846:	2300      	movs	r3, #0
 8014848:	900a      	str	r0, [sp, #40]	@ 0x28
 801484a:	910b      	str	r1, [sp, #44]	@ 0x2c
 801484c:	4ed0      	ldr	r6, [pc, #832]	@ (8014b90 <_dtoa_r+0x70c>)
 801484e:	112d      	asrs	r5, r5, #4
 8014850:	2d00      	cmp	r5, #0
 8014852:	d000      	beq.n	8014856 <_dtoa_r+0x3d2>
 8014854:	e095      	b.n	8014982 <_dtoa_r+0x4fe>
 8014856:	2b00      	cmp	r3, #0
 8014858:	d1a2      	bne.n	80147a0 <_dtoa_r+0x31c>
 801485a:	9e0a      	ldr	r6, [sp, #40]	@ 0x28
 801485c:	9f0b      	ldr	r7, [sp, #44]	@ 0x2c
 801485e:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 8014860:	2b00      	cmp	r3, #0
 8014862:	d100      	bne.n	8014866 <_dtoa_r+0x3e2>
 8014864:	e098      	b.n	8014998 <_dtoa_r+0x514>
 8014866:	2200      	movs	r2, #0
 8014868:	0030      	movs	r0, r6
 801486a:	0039      	movs	r1, r7
 801486c:	4bc9      	ldr	r3, [pc, #804]	@ (8014b94 <_dtoa_r+0x710>)
 801486e:	f7eb fdf3 	bl	8000458 <__aeabi_dcmplt>
 8014872:	2800      	cmp	r0, #0
 8014874:	d100      	bne.n	8014878 <_dtoa_r+0x3f4>
 8014876:	e08f      	b.n	8014998 <_dtoa_r+0x514>
 8014878:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801487a:	2b00      	cmp	r3, #0
 801487c:	d100      	bne.n	8014880 <_dtoa_r+0x3fc>
 801487e:	e08b      	b.n	8014998 <_dtoa_r+0x514>
 8014880:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8014882:	2b00      	cmp	r3, #0
 8014884:	dd37      	ble.n	80148f6 <_dtoa_r+0x472>
 8014886:	9b04      	ldr	r3, [sp, #16]
 8014888:	2200      	movs	r2, #0
 801488a:	3b01      	subs	r3, #1
 801488c:	930c      	str	r3, [sp, #48]	@ 0x30
 801488e:	0030      	movs	r0, r6
 8014890:	4bc1      	ldr	r3, [pc, #772]	@ (8014b98 <_dtoa_r+0x714>)
 8014892:	0039      	movs	r1, r7
 8014894:	f7ee f84a 	bl	800292c <__aeabi_dmul>
 8014898:	900a      	str	r0, [sp, #40]	@ 0x28
 801489a:	910b      	str	r1, [sp, #44]	@ 0x2c
 801489c:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 801489e:	3401      	adds	r4, #1
 80148a0:	0020      	movs	r0, r4
 80148a2:	9311      	str	r3, [sp, #68]	@ 0x44
 80148a4:	f7ee ff90 	bl	80037c8 <__aeabi_i2d>
 80148a8:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 80148aa:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80148ac:	f7ee f83e 	bl	800292c <__aeabi_dmul>
 80148b0:	4bba      	ldr	r3, [pc, #744]	@ (8014b9c <_dtoa_r+0x718>)
 80148b2:	2200      	movs	r2, #0
 80148b4:	f7ed f83a 	bl	800192c <__aeabi_dadd>
 80148b8:	4bb9      	ldr	r3, [pc, #740]	@ (8014ba0 <_dtoa_r+0x71c>)
 80148ba:	0006      	movs	r6, r0
 80148bc:	18cf      	adds	r7, r1, r3
 80148be:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 80148c0:	2b00      	cmp	r3, #0
 80148c2:	d16d      	bne.n	80149a0 <_dtoa_r+0x51c>
 80148c4:	980a      	ldr	r0, [sp, #40]	@ 0x28
 80148c6:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 80148c8:	2200      	movs	r2, #0
 80148ca:	4bb6      	ldr	r3, [pc, #728]	@ (8014ba4 <_dtoa_r+0x720>)
 80148cc:	f7ee fb14 	bl	8002ef8 <__aeabi_dsub>
 80148d0:	0032      	movs	r2, r6
 80148d2:	003b      	movs	r3, r7
 80148d4:	0004      	movs	r4, r0
 80148d6:	000d      	movs	r5, r1
 80148d8:	f7eb fdd2 	bl	8000480 <__aeabi_dcmpgt>
 80148dc:	2800      	cmp	r0, #0
 80148de:	d000      	beq.n	80148e2 <_dtoa_r+0x45e>
 80148e0:	e2b6      	b.n	8014e50 <_dtoa_r+0x9cc>
 80148e2:	2180      	movs	r1, #128	@ 0x80
 80148e4:	0609      	lsls	r1, r1, #24
 80148e6:	187b      	adds	r3, r7, r1
 80148e8:	0032      	movs	r2, r6
 80148ea:	0020      	movs	r0, r4
 80148ec:	0029      	movs	r1, r5
 80148ee:	f7eb fdb3 	bl	8000458 <__aeabi_dcmplt>
 80148f2:	2800      	cmp	r0, #0
 80148f4:	d128      	bne.n	8014948 <_dtoa_r+0x4c4>
 80148f6:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 80148f8:	9c13      	ldr	r4, [sp, #76]	@ 0x4c
 80148fa:	930a      	str	r3, [sp, #40]	@ 0x28
 80148fc:	940b      	str	r4, [sp, #44]	@ 0x2c
 80148fe:	9b1b      	ldr	r3, [sp, #108]	@ 0x6c
 8014900:	2b00      	cmp	r3, #0
 8014902:	da00      	bge.n	8014906 <_dtoa_r+0x482>
 8014904:	e174      	b.n	8014bf0 <_dtoa_r+0x76c>
 8014906:	9a04      	ldr	r2, [sp, #16]
 8014908:	2a0e      	cmp	r2, #14
 801490a:	dd00      	ble.n	801490e <_dtoa_r+0x48a>
 801490c:	e170      	b.n	8014bf0 <_dtoa_r+0x76c>
 801490e:	4b9f      	ldr	r3, [pc, #636]	@ (8014b8c <_dtoa_r+0x708>)
 8014910:	00d2      	lsls	r2, r2, #3
 8014912:	189b      	adds	r3, r3, r2
 8014914:	685c      	ldr	r4, [r3, #4]
 8014916:	681b      	ldr	r3, [r3, #0]
 8014918:	9306      	str	r3, [sp, #24]
 801491a:	9407      	str	r4, [sp, #28]
 801491c:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 801491e:	2b00      	cmp	r3, #0
 8014920:	db00      	blt.n	8014924 <_dtoa_r+0x4a0>
 8014922:	e0e7      	b.n	8014af4 <_dtoa_r+0x670>
 8014924:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8014926:	2b00      	cmp	r3, #0
 8014928:	dd00      	ble.n	801492c <_dtoa_r+0x4a8>
 801492a:	e0e3      	b.n	8014af4 <_dtoa_r+0x670>
 801492c:	d10c      	bne.n	8014948 <_dtoa_r+0x4c4>
 801492e:	9806      	ldr	r0, [sp, #24]
 8014930:	9907      	ldr	r1, [sp, #28]
 8014932:	2200      	movs	r2, #0
 8014934:	4b9b      	ldr	r3, [pc, #620]	@ (8014ba4 <_dtoa_r+0x720>)
 8014936:	f7ed fff9 	bl	800292c <__aeabi_dmul>
 801493a:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 801493c:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 801493e:	f7eb fda9 	bl	8000494 <__aeabi_dcmpge>
 8014942:	2800      	cmp	r0, #0
 8014944:	d100      	bne.n	8014948 <_dtoa_r+0x4c4>
 8014946:	e286      	b.n	8014e56 <_dtoa_r+0x9d2>
 8014948:	2600      	movs	r6, #0
 801494a:	0037      	movs	r7, r6
 801494c:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 801494e:	9c08      	ldr	r4, [sp, #32]
 8014950:	43db      	mvns	r3, r3
 8014952:	930c      	str	r3, [sp, #48]	@ 0x30
 8014954:	9704      	str	r7, [sp, #16]
 8014956:	2700      	movs	r7, #0
 8014958:	0031      	movs	r1, r6
 801495a:	9803      	ldr	r0, [sp, #12]
 801495c:	f001 f838 	bl	80159d0 <_Bfree>
 8014960:	9b04      	ldr	r3, [sp, #16]
 8014962:	2b00      	cmp	r3, #0
 8014964:	d100      	bne.n	8014968 <_dtoa_r+0x4e4>
 8014966:	e0bb      	b.n	8014ae0 <_dtoa_r+0x65c>
 8014968:	2f00      	cmp	r7, #0
 801496a:	d005      	beq.n	8014978 <_dtoa_r+0x4f4>
 801496c:	429f      	cmp	r7, r3
 801496e:	d003      	beq.n	8014978 <_dtoa_r+0x4f4>
 8014970:	0039      	movs	r1, r7
 8014972:	9803      	ldr	r0, [sp, #12]
 8014974:	f001 f82c 	bl	80159d0 <_Bfree>
 8014978:	9904      	ldr	r1, [sp, #16]
 801497a:	9803      	ldr	r0, [sp, #12]
 801497c:	f001 f828 	bl	80159d0 <_Bfree>
 8014980:	e0ae      	b.n	8014ae0 <_dtoa_r+0x65c>
 8014982:	423d      	tst	r5, r7
 8014984:	d005      	beq.n	8014992 <_dtoa_r+0x50e>
 8014986:	6832      	ldr	r2, [r6, #0]
 8014988:	6873      	ldr	r3, [r6, #4]
 801498a:	f7ed ffcf 	bl	800292c <__aeabi_dmul>
 801498e:	003b      	movs	r3, r7
 8014990:	3401      	adds	r4, #1
 8014992:	106d      	asrs	r5, r5, #1
 8014994:	3608      	adds	r6, #8
 8014996:	e75b      	b.n	8014850 <_dtoa_r+0x3cc>
 8014998:	9b04      	ldr	r3, [sp, #16]
 801499a:	930c      	str	r3, [sp, #48]	@ 0x30
 801499c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801499e:	e77f      	b.n	80148a0 <_dtoa_r+0x41c>
 80149a0:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 80149a2:	4b7a      	ldr	r3, [pc, #488]	@ (8014b8c <_dtoa_r+0x708>)
 80149a4:	3a01      	subs	r2, #1
 80149a6:	00d2      	lsls	r2, r2, #3
 80149a8:	9910      	ldr	r1, [sp, #64]	@ 0x40
 80149aa:	189b      	adds	r3, r3, r2
 80149ac:	681a      	ldr	r2, [r3, #0]
 80149ae:	685b      	ldr	r3, [r3, #4]
 80149b0:	2900      	cmp	r1, #0
 80149b2:	d04c      	beq.n	8014a4e <_dtoa_r+0x5ca>
 80149b4:	2000      	movs	r0, #0
 80149b6:	497c      	ldr	r1, [pc, #496]	@ (8014ba8 <_dtoa_r+0x724>)
 80149b8:	f7ed fb7e 	bl	80020b8 <__aeabi_ddiv>
 80149bc:	0032      	movs	r2, r6
 80149be:	003b      	movs	r3, r7
 80149c0:	f7ee fa9a 	bl	8002ef8 <__aeabi_dsub>
 80149c4:	9a08      	ldr	r2, [sp, #32]
 80149c6:	0006      	movs	r6, r0
 80149c8:	4694      	mov	ip, r2
 80149ca:	000f      	movs	r7, r1
 80149cc:	9b08      	ldr	r3, [sp, #32]
 80149ce:	9316      	str	r3, [sp, #88]	@ 0x58
 80149d0:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 80149d2:	4463      	add	r3, ip
 80149d4:	9311      	str	r3, [sp, #68]	@ 0x44
 80149d6:	980a      	ldr	r0, [sp, #40]	@ 0x28
 80149d8:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 80149da:	f7ee feb9 	bl	8003750 <__aeabi_d2iz>
 80149de:	0005      	movs	r5, r0
 80149e0:	f7ee fef2 	bl	80037c8 <__aeabi_i2d>
 80149e4:	0002      	movs	r2, r0
 80149e6:	000b      	movs	r3, r1
 80149e8:	980a      	ldr	r0, [sp, #40]	@ 0x28
 80149ea:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 80149ec:	f7ee fa84 	bl	8002ef8 <__aeabi_dsub>
 80149f0:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 80149f2:	3530      	adds	r5, #48	@ 0x30
 80149f4:	1c5c      	adds	r4, r3, #1
 80149f6:	701d      	strb	r5, [r3, #0]
 80149f8:	0032      	movs	r2, r6
 80149fa:	003b      	movs	r3, r7
 80149fc:	900a      	str	r0, [sp, #40]	@ 0x28
 80149fe:	910b      	str	r1, [sp, #44]	@ 0x2c
 8014a00:	f7eb fd2a 	bl	8000458 <__aeabi_dcmplt>
 8014a04:	2800      	cmp	r0, #0
 8014a06:	d16b      	bne.n	8014ae0 <_dtoa_r+0x65c>
 8014a08:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8014a0a:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8014a0c:	2000      	movs	r0, #0
 8014a0e:	4961      	ldr	r1, [pc, #388]	@ (8014b94 <_dtoa_r+0x710>)
 8014a10:	f7ee fa72 	bl	8002ef8 <__aeabi_dsub>
 8014a14:	0032      	movs	r2, r6
 8014a16:	003b      	movs	r3, r7
 8014a18:	f7eb fd1e 	bl	8000458 <__aeabi_dcmplt>
 8014a1c:	2800      	cmp	r0, #0
 8014a1e:	d000      	beq.n	8014a22 <_dtoa_r+0x59e>
 8014a20:	e0c6      	b.n	8014bb0 <_dtoa_r+0x72c>
 8014a22:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8014a24:	42a3      	cmp	r3, r4
 8014a26:	d100      	bne.n	8014a2a <_dtoa_r+0x5a6>
 8014a28:	e765      	b.n	80148f6 <_dtoa_r+0x472>
 8014a2a:	2200      	movs	r2, #0
 8014a2c:	0030      	movs	r0, r6
 8014a2e:	0039      	movs	r1, r7
 8014a30:	4b59      	ldr	r3, [pc, #356]	@ (8014b98 <_dtoa_r+0x714>)
 8014a32:	f7ed ff7b 	bl	800292c <__aeabi_dmul>
 8014a36:	2200      	movs	r2, #0
 8014a38:	0006      	movs	r6, r0
 8014a3a:	000f      	movs	r7, r1
 8014a3c:	980a      	ldr	r0, [sp, #40]	@ 0x28
 8014a3e:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8014a40:	4b55      	ldr	r3, [pc, #340]	@ (8014b98 <_dtoa_r+0x714>)
 8014a42:	f7ed ff73 	bl	800292c <__aeabi_dmul>
 8014a46:	9416      	str	r4, [sp, #88]	@ 0x58
 8014a48:	900a      	str	r0, [sp, #40]	@ 0x28
 8014a4a:	910b      	str	r1, [sp, #44]	@ 0x2c
 8014a4c:	e7c3      	b.n	80149d6 <_dtoa_r+0x552>
 8014a4e:	0030      	movs	r0, r6
 8014a50:	0039      	movs	r1, r7
 8014a52:	f7ed ff6b 	bl	800292c <__aeabi_dmul>
 8014a56:	9d08      	ldr	r5, [sp, #32]
 8014a58:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8014a5a:	002b      	movs	r3, r5
 8014a5c:	4694      	mov	ip, r2
 8014a5e:	9016      	str	r0, [sp, #88]	@ 0x58
 8014a60:	9117      	str	r1, [sp, #92]	@ 0x5c
 8014a62:	4463      	add	r3, ip
 8014a64:	9319      	str	r3, [sp, #100]	@ 0x64
 8014a66:	980a      	ldr	r0, [sp, #40]	@ 0x28
 8014a68:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8014a6a:	f7ee fe71 	bl	8003750 <__aeabi_d2iz>
 8014a6e:	0004      	movs	r4, r0
 8014a70:	f7ee feaa 	bl	80037c8 <__aeabi_i2d>
 8014a74:	000b      	movs	r3, r1
 8014a76:	0002      	movs	r2, r0
 8014a78:	980a      	ldr	r0, [sp, #40]	@ 0x28
 8014a7a:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8014a7c:	f7ee fa3c 	bl	8002ef8 <__aeabi_dsub>
 8014a80:	3430      	adds	r4, #48	@ 0x30
 8014a82:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8014a84:	702c      	strb	r4, [r5, #0]
 8014a86:	3501      	adds	r5, #1
 8014a88:	0006      	movs	r6, r0
 8014a8a:	000f      	movs	r7, r1
 8014a8c:	42ab      	cmp	r3, r5
 8014a8e:	d12a      	bne.n	8014ae6 <_dtoa_r+0x662>
 8014a90:	9816      	ldr	r0, [sp, #88]	@ 0x58
 8014a92:	9917      	ldr	r1, [sp, #92]	@ 0x5c
 8014a94:	9b08      	ldr	r3, [sp, #32]
 8014a96:	9c11      	ldr	r4, [sp, #68]	@ 0x44
 8014a98:	469c      	mov	ip, r3
 8014a9a:	2200      	movs	r2, #0
 8014a9c:	4b42      	ldr	r3, [pc, #264]	@ (8014ba8 <_dtoa_r+0x724>)
 8014a9e:	4464      	add	r4, ip
 8014aa0:	f7ec ff44 	bl	800192c <__aeabi_dadd>
 8014aa4:	0002      	movs	r2, r0
 8014aa6:	000b      	movs	r3, r1
 8014aa8:	0030      	movs	r0, r6
 8014aaa:	0039      	movs	r1, r7
 8014aac:	f7eb fce8 	bl	8000480 <__aeabi_dcmpgt>
 8014ab0:	2800      	cmp	r0, #0
 8014ab2:	d000      	beq.n	8014ab6 <_dtoa_r+0x632>
 8014ab4:	e07c      	b.n	8014bb0 <_dtoa_r+0x72c>
 8014ab6:	9a16      	ldr	r2, [sp, #88]	@ 0x58
 8014ab8:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 8014aba:	2000      	movs	r0, #0
 8014abc:	493a      	ldr	r1, [pc, #232]	@ (8014ba8 <_dtoa_r+0x724>)
 8014abe:	f7ee fa1b 	bl	8002ef8 <__aeabi_dsub>
 8014ac2:	0002      	movs	r2, r0
 8014ac4:	000b      	movs	r3, r1
 8014ac6:	0030      	movs	r0, r6
 8014ac8:	0039      	movs	r1, r7
 8014aca:	f7eb fcc5 	bl	8000458 <__aeabi_dcmplt>
 8014ace:	2800      	cmp	r0, #0
 8014ad0:	d100      	bne.n	8014ad4 <_dtoa_r+0x650>
 8014ad2:	e710      	b.n	80148f6 <_dtoa_r+0x472>
 8014ad4:	0023      	movs	r3, r4
 8014ad6:	3c01      	subs	r4, #1
 8014ad8:	7822      	ldrb	r2, [r4, #0]
 8014ada:	2a30      	cmp	r2, #48	@ 0x30
 8014adc:	d0fa      	beq.n	8014ad4 <_dtoa_r+0x650>
 8014ade:	001c      	movs	r4, r3
 8014ae0:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8014ae2:	9304      	str	r3, [sp, #16]
 8014ae4:	e042      	b.n	8014b6c <_dtoa_r+0x6e8>
 8014ae6:	2200      	movs	r2, #0
 8014ae8:	4b2b      	ldr	r3, [pc, #172]	@ (8014b98 <_dtoa_r+0x714>)
 8014aea:	f7ed ff1f 	bl	800292c <__aeabi_dmul>
 8014aee:	900a      	str	r0, [sp, #40]	@ 0x28
 8014af0:	910b      	str	r1, [sp, #44]	@ 0x2c
 8014af2:	e7b8      	b.n	8014a66 <_dtoa_r+0x5e2>
 8014af4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8014af6:	9d08      	ldr	r5, [sp, #32]
 8014af8:	3b01      	subs	r3, #1
 8014afa:	195b      	adds	r3, r3, r5
 8014afc:	9e0a      	ldr	r6, [sp, #40]	@ 0x28
 8014afe:	9f0b      	ldr	r7, [sp, #44]	@ 0x2c
 8014b00:	930a      	str	r3, [sp, #40]	@ 0x28
 8014b02:	9a06      	ldr	r2, [sp, #24]
 8014b04:	9b07      	ldr	r3, [sp, #28]
 8014b06:	0030      	movs	r0, r6
 8014b08:	0039      	movs	r1, r7
 8014b0a:	f7ed fad5 	bl	80020b8 <__aeabi_ddiv>
 8014b0e:	f7ee fe1f 	bl	8003750 <__aeabi_d2iz>
 8014b12:	9009      	str	r0, [sp, #36]	@ 0x24
 8014b14:	f7ee fe58 	bl	80037c8 <__aeabi_i2d>
 8014b18:	9a06      	ldr	r2, [sp, #24]
 8014b1a:	9b07      	ldr	r3, [sp, #28]
 8014b1c:	f7ed ff06 	bl	800292c <__aeabi_dmul>
 8014b20:	0002      	movs	r2, r0
 8014b22:	000b      	movs	r3, r1
 8014b24:	0030      	movs	r0, r6
 8014b26:	0039      	movs	r1, r7
 8014b28:	f7ee f9e6 	bl	8002ef8 <__aeabi_dsub>
 8014b2c:	002b      	movs	r3, r5
 8014b2e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8014b30:	3501      	adds	r5, #1
 8014b32:	3230      	adds	r2, #48	@ 0x30
 8014b34:	701a      	strb	r2, [r3, #0]
 8014b36:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8014b38:	002c      	movs	r4, r5
 8014b3a:	429a      	cmp	r2, r3
 8014b3c:	d14b      	bne.n	8014bd6 <_dtoa_r+0x752>
 8014b3e:	0002      	movs	r2, r0
 8014b40:	000b      	movs	r3, r1
 8014b42:	f7ec fef3 	bl	800192c <__aeabi_dadd>
 8014b46:	9a06      	ldr	r2, [sp, #24]
 8014b48:	9b07      	ldr	r3, [sp, #28]
 8014b4a:	0006      	movs	r6, r0
 8014b4c:	000f      	movs	r7, r1
 8014b4e:	f7eb fc97 	bl	8000480 <__aeabi_dcmpgt>
 8014b52:	2800      	cmp	r0, #0
 8014b54:	d12a      	bne.n	8014bac <_dtoa_r+0x728>
 8014b56:	9a06      	ldr	r2, [sp, #24]
 8014b58:	9b07      	ldr	r3, [sp, #28]
 8014b5a:	0030      	movs	r0, r6
 8014b5c:	0039      	movs	r1, r7
 8014b5e:	f7eb fc75 	bl	800044c <__aeabi_dcmpeq>
 8014b62:	2800      	cmp	r0, #0
 8014b64:	d002      	beq.n	8014b6c <_dtoa_r+0x6e8>
 8014b66:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8014b68:	07dd      	lsls	r5, r3, #31
 8014b6a:	d41f      	bmi.n	8014bac <_dtoa_r+0x728>
 8014b6c:	9905      	ldr	r1, [sp, #20]
 8014b6e:	9803      	ldr	r0, [sp, #12]
 8014b70:	f000 ff2e 	bl	80159d0 <_Bfree>
 8014b74:	2300      	movs	r3, #0
 8014b76:	7023      	strb	r3, [r4, #0]
 8014b78:	9b04      	ldr	r3, [sp, #16]
 8014b7a:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 8014b7c:	3301      	adds	r3, #1
 8014b7e:	6013      	str	r3, [r2, #0]
 8014b80:	9b26      	ldr	r3, [sp, #152]	@ 0x98
 8014b82:	2b00      	cmp	r3, #0
 8014b84:	d100      	bne.n	8014b88 <_dtoa_r+0x704>
 8014b86:	e4c7      	b.n	8014518 <_dtoa_r+0x94>
 8014b88:	601c      	str	r4, [r3, #0]
 8014b8a:	e4c5      	b.n	8014518 <_dtoa_r+0x94>
 8014b8c:	080177b0 	.word	0x080177b0
 8014b90:	08017788 	.word	0x08017788
 8014b94:	3ff00000 	.word	0x3ff00000
 8014b98:	40240000 	.word	0x40240000
 8014b9c:	401c0000 	.word	0x401c0000
 8014ba0:	fcc00000 	.word	0xfcc00000
 8014ba4:	40140000 	.word	0x40140000
 8014ba8:	3fe00000 	.word	0x3fe00000
 8014bac:	9b04      	ldr	r3, [sp, #16]
 8014bae:	930c      	str	r3, [sp, #48]	@ 0x30
 8014bb0:	0023      	movs	r3, r4
 8014bb2:	001c      	movs	r4, r3
 8014bb4:	3b01      	subs	r3, #1
 8014bb6:	781a      	ldrb	r2, [r3, #0]
 8014bb8:	2a39      	cmp	r2, #57	@ 0x39
 8014bba:	d108      	bne.n	8014bce <_dtoa_r+0x74a>
 8014bbc:	9a08      	ldr	r2, [sp, #32]
 8014bbe:	429a      	cmp	r2, r3
 8014bc0:	d1f7      	bne.n	8014bb2 <_dtoa_r+0x72e>
 8014bc2:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 8014bc4:	9908      	ldr	r1, [sp, #32]
 8014bc6:	3201      	adds	r2, #1
 8014bc8:	920c      	str	r2, [sp, #48]	@ 0x30
 8014bca:	2230      	movs	r2, #48	@ 0x30
 8014bcc:	700a      	strb	r2, [r1, #0]
 8014bce:	781a      	ldrb	r2, [r3, #0]
 8014bd0:	3201      	adds	r2, #1
 8014bd2:	701a      	strb	r2, [r3, #0]
 8014bd4:	e784      	b.n	8014ae0 <_dtoa_r+0x65c>
 8014bd6:	2200      	movs	r2, #0
 8014bd8:	4bc6      	ldr	r3, [pc, #792]	@ (8014ef4 <_dtoa_r+0xa70>)
 8014bda:	f7ed fea7 	bl	800292c <__aeabi_dmul>
 8014bde:	2200      	movs	r2, #0
 8014be0:	2300      	movs	r3, #0
 8014be2:	0006      	movs	r6, r0
 8014be4:	000f      	movs	r7, r1
 8014be6:	f7eb fc31 	bl	800044c <__aeabi_dcmpeq>
 8014bea:	2800      	cmp	r0, #0
 8014bec:	d089      	beq.n	8014b02 <_dtoa_r+0x67e>
 8014bee:	e7bd      	b.n	8014b6c <_dtoa_r+0x6e8>
 8014bf0:	9f10      	ldr	r7, [sp, #64]	@ 0x40
 8014bf2:	9d0f      	ldr	r5, [sp, #60]	@ 0x3c
 8014bf4:	9c06      	ldr	r4, [sp, #24]
 8014bf6:	2f00      	cmp	r7, #0
 8014bf8:	d014      	beq.n	8014c24 <_dtoa_r+0x7a0>
 8014bfa:	9a22      	ldr	r2, [sp, #136]	@ 0x88
 8014bfc:	2a01      	cmp	r2, #1
 8014bfe:	dd00      	ble.n	8014c02 <_dtoa_r+0x77e>
 8014c00:	e0e4      	b.n	8014dcc <_dtoa_r+0x948>
 8014c02:	9a18      	ldr	r2, [sp, #96]	@ 0x60
 8014c04:	2a00      	cmp	r2, #0
 8014c06:	d100      	bne.n	8014c0a <_dtoa_r+0x786>
 8014c08:	e0da      	b.n	8014dc0 <_dtoa_r+0x93c>
 8014c0a:	4abb      	ldr	r2, [pc, #748]	@ (8014ef8 <_dtoa_r+0xa74>)
 8014c0c:	189b      	adds	r3, r3, r2
 8014c0e:	9a06      	ldr	r2, [sp, #24]
 8014c10:	2101      	movs	r1, #1
 8014c12:	18d2      	adds	r2, r2, r3
 8014c14:	9206      	str	r2, [sp, #24]
 8014c16:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8014c18:	9803      	ldr	r0, [sp, #12]
 8014c1a:	18d3      	adds	r3, r2, r3
 8014c1c:	930d      	str	r3, [sp, #52]	@ 0x34
 8014c1e:	f000 ffdb 	bl	8015bd8 <__i2b>
 8014c22:	0007      	movs	r7, r0
 8014c24:	2c00      	cmp	r4, #0
 8014c26:	d00e      	beq.n	8014c46 <_dtoa_r+0x7c2>
 8014c28:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8014c2a:	2b00      	cmp	r3, #0
 8014c2c:	dd0b      	ble.n	8014c46 <_dtoa_r+0x7c2>
 8014c2e:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8014c30:	0023      	movs	r3, r4
 8014c32:	4294      	cmp	r4, r2
 8014c34:	dd00      	ble.n	8014c38 <_dtoa_r+0x7b4>
 8014c36:	0013      	movs	r3, r2
 8014c38:	9a06      	ldr	r2, [sp, #24]
 8014c3a:	1ae4      	subs	r4, r4, r3
 8014c3c:	1ad2      	subs	r2, r2, r3
 8014c3e:	9206      	str	r2, [sp, #24]
 8014c40:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8014c42:	1ad3      	subs	r3, r2, r3
 8014c44:	930d      	str	r3, [sp, #52]	@ 0x34
 8014c46:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8014c48:	2b00      	cmp	r3, #0
 8014c4a:	d021      	beq.n	8014c90 <_dtoa_r+0x80c>
 8014c4c:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8014c4e:	2b00      	cmp	r3, #0
 8014c50:	d100      	bne.n	8014c54 <_dtoa_r+0x7d0>
 8014c52:	e0d3      	b.n	8014dfc <_dtoa_r+0x978>
 8014c54:	9e05      	ldr	r6, [sp, #20]
 8014c56:	2d00      	cmp	r5, #0
 8014c58:	d014      	beq.n	8014c84 <_dtoa_r+0x800>
 8014c5a:	0039      	movs	r1, r7
 8014c5c:	002a      	movs	r2, r5
 8014c5e:	9803      	ldr	r0, [sp, #12]
 8014c60:	f001 f87c 	bl	8015d5c <__pow5mult>
 8014c64:	9a05      	ldr	r2, [sp, #20]
 8014c66:	0001      	movs	r1, r0
 8014c68:	0007      	movs	r7, r0
 8014c6a:	9803      	ldr	r0, [sp, #12]
 8014c6c:	f000 ffcc 	bl	8015c08 <__multiply>
 8014c70:	0006      	movs	r6, r0
 8014c72:	9905      	ldr	r1, [sp, #20]
 8014c74:	9803      	ldr	r0, [sp, #12]
 8014c76:	f000 feab 	bl	80159d0 <_Bfree>
 8014c7a:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8014c7c:	9605      	str	r6, [sp, #20]
 8014c7e:	1b5b      	subs	r3, r3, r5
 8014c80:	930f      	str	r3, [sp, #60]	@ 0x3c
 8014c82:	d005      	beq.n	8014c90 <_dtoa_r+0x80c>
 8014c84:	0031      	movs	r1, r6
 8014c86:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 8014c88:	9803      	ldr	r0, [sp, #12]
 8014c8a:	f001 f867 	bl	8015d5c <__pow5mult>
 8014c8e:	9005      	str	r0, [sp, #20]
 8014c90:	2101      	movs	r1, #1
 8014c92:	9803      	ldr	r0, [sp, #12]
 8014c94:	f000 ffa0 	bl	8015bd8 <__i2b>
 8014c98:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8014c9a:	0006      	movs	r6, r0
 8014c9c:	2b00      	cmp	r3, #0
 8014c9e:	d100      	bne.n	8014ca2 <_dtoa_r+0x81e>
 8014ca0:	e1bc      	b.n	801501c <_dtoa_r+0xb98>
 8014ca2:	001a      	movs	r2, r3
 8014ca4:	0001      	movs	r1, r0
 8014ca6:	9803      	ldr	r0, [sp, #12]
 8014ca8:	f001 f858 	bl	8015d5c <__pow5mult>
 8014cac:	9b22      	ldr	r3, [sp, #136]	@ 0x88
 8014cae:	0006      	movs	r6, r0
 8014cb0:	2500      	movs	r5, #0
 8014cb2:	2b01      	cmp	r3, #1
 8014cb4:	dc16      	bgt.n	8014ce4 <_dtoa_r+0x860>
 8014cb6:	2500      	movs	r5, #0
 8014cb8:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8014cba:	42ab      	cmp	r3, r5
 8014cbc:	d10e      	bne.n	8014cdc <_dtoa_r+0x858>
 8014cbe:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8014cc0:	031b      	lsls	r3, r3, #12
 8014cc2:	42ab      	cmp	r3, r5
 8014cc4:	d10a      	bne.n	8014cdc <_dtoa_r+0x858>
 8014cc6:	4b8d      	ldr	r3, [pc, #564]	@ (8014efc <_dtoa_r+0xa78>)
 8014cc8:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 8014cca:	4213      	tst	r3, r2
 8014ccc:	d006      	beq.n	8014cdc <_dtoa_r+0x858>
 8014cce:	9b06      	ldr	r3, [sp, #24]
 8014cd0:	3501      	adds	r5, #1
 8014cd2:	3301      	adds	r3, #1
 8014cd4:	9306      	str	r3, [sp, #24]
 8014cd6:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8014cd8:	3301      	adds	r3, #1
 8014cda:	930d      	str	r3, [sp, #52]	@ 0x34
 8014cdc:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8014cde:	2001      	movs	r0, #1
 8014ce0:	2b00      	cmp	r3, #0
 8014ce2:	d008      	beq.n	8014cf6 <_dtoa_r+0x872>
 8014ce4:	6933      	ldr	r3, [r6, #16]
 8014ce6:	3303      	adds	r3, #3
 8014ce8:	009b      	lsls	r3, r3, #2
 8014cea:	18f3      	adds	r3, r6, r3
 8014cec:	6858      	ldr	r0, [r3, #4]
 8014cee:	f000 ff23 	bl	8015b38 <__hi0bits>
 8014cf2:	2320      	movs	r3, #32
 8014cf4:	1a18      	subs	r0, r3, r0
 8014cf6:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8014cf8:	1818      	adds	r0, r3, r0
 8014cfa:	0002      	movs	r2, r0
 8014cfc:	231f      	movs	r3, #31
 8014cfe:	401a      	ands	r2, r3
 8014d00:	4218      	tst	r0, r3
 8014d02:	d100      	bne.n	8014d06 <_dtoa_r+0x882>
 8014d04:	e081      	b.n	8014e0a <_dtoa_r+0x986>
 8014d06:	3301      	adds	r3, #1
 8014d08:	1a9b      	subs	r3, r3, r2
 8014d0a:	2b04      	cmp	r3, #4
 8014d0c:	dd79      	ble.n	8014e02 <_dtoa_r+0x97e>
 8014d0e:	231c      	movs	r3, #28
 8014d10:	1a9b      	subs	r3, r3, r2
 8014d12:	9a06      	ldr	r2, [sp, #24]
 8014d14:	18e4      	adds	r4, r4, r3
 8014d16:	18d2      	adds	r2, r2, r3
 8014d18:	9206      	str	r2, [sp, #24]
 8014d1a:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8014d1c:	18d3      	adds	r3, r2, r3
 8014d1e:	930d      	str	r3, [sp, #52]	@ 0x34
 8014d20:	9b06      	ldr	r3, [sp, #24]
 8014d22:	2b00      	cmp	r3, #0
 8014d24:	dd05      	ble.n	8014d32 <_dtoa_r+0x8ae>
 8014d26:	001a      	movs	r2, r3
 8014d28:	9905      	ldr	r1, [sp, #20]
 8014d2a:	9803      	ldr	r0, [sp, #12]
 8014d2c:	f001 f872 	bl	8015e14 <__lshift>
 8014d30:	9005      	str	r0, [sp, #20]
 8014d32:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8014d34:	2b00      	cmp	r3, #0
 8014d36:	dd05      	ble.n	8014d44 <_dtoa_r+0x8c0>
 8014d38:	0031      	movs	r1, r6
 8014d3a:	001a      	movs	r2, r3
 8014d3c:	9803      	ldr	r0, [sp, #12]
 8014d3e:	f001 f869 	bl	8015e14 <__lshift>
 8014d42:	0006      	movs	r6, r0
 8014d44:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 8014d46:	2b00      	cmp	r3, #0
 8014d48:	d061      	beq.n	8014e0e <_dtoa_r+0x98a>
 8014d4a:	0031      	movs	r1, r6
 8014d4c:	9805      	ldr	r0, [sp, #20]
 8014d4e:	f001 f8cd 	bl	8015eec <__mcmp>
 8014d52:	2800      	cmp	r0, #0
 8014d54:	da5b      	bge.n	8014e0e <_dtoa_r+0x98a>
 8014d56:	9b04      	ldr	r3, [sp, #16]
 8014d58:	220a      	movs	r2, #10
 8014d5a:	3b01      	subs	r3, #1
 8014d5c:	930c      	str	r3, [sp, #48]	@ 0x30
 8014d5e:	9905      	ldr	r1, [sp, #20]
 8014d60:	2300      	movs	r3, #0
 8014d62:	9803      	ldr	r0, [sp, #12]
 8014d64:	f000 fe58 	bl	8015a18 <__multadd>
 8014d68:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8014d6a:	9005      	str	r0, [sp, #20]
 8014d6c:	2b00      	cmp	r3, #0
 8014d6e:	d100      	bne.n	8014d72 <_dtoa_r+0x8ee>
 8014d70:	e15b      	b.n	801502a <_dtoa_r+0xba6>
 8014d72:	2300      	movs	r3, #0
 8014d74:	0039      	movs	r1, r7
 8014d76:	220a      	movs	r2, #10
 8014d78:	9803      	ldr	r0, [sp, #12]
 8014d7a:	f000 fe4d 	bl	8015a18 <__multadd>
 8014d7e:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8014d80:	0007      	movs	r7, r0
 8014d82:	2b00      	cmp	r3, #0
 8014d84:	dc4d      	bgt.n	8014e22 <_dtoa_r+0x99e>
 8014d86:	9b22      	ldr	r3, [sp, #136]	@ 0x88
 8014d88:	2b02      	cmp	r3, #2
 8014d8a:	dd46      	ble.n	8014e1a <_dtoa_r+0x996>
 8014d8c:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8014d8e:	2b00      	cmp	r3, #0
 8014d90:	d000      	beq.n	8014d94 <_dtoa_r+0x910>
 8014d92:	e5db      	b.n	801494c <_dtoa_r+0x4c8>
 8014d94:	0031      	movs	r1, r6
 8014d96:	2205      	movs	r2, #5
 8014d98:	9803      	ldr	r0, [sp, #12]
 8014d9a:	f000 fe3d 	bl	8015a18 <__multadd>
 8014d9e:	0006      	movs	r6, r0
 8014da0:	0001      	movs	r1, r0
 8014da2:	9805      	ldr	r0, [sp, #20]
 8014da4:	f001 f8a2 	bl	8015eec <__mcmp>
 8014da8:	2800      	cmp	r0, #0
 8014daa:	dc00      	bgt.n	8014dae <_dtoa_r+0x92a>
 8014dac:	e5ce      	b.n	801494c <_dtoa_r+0x4c8>
 8014dae:	9b08      	ldr	r3, [sp, #32]
 8014db0:	9a08      	ldr	r2, [sp, #32]
 8014db2:	1c5c      	adds	r4, r3, #1
 8014db4:	2331      	movs	r3, #49	@ 0x31
 8014db6:	7013      	strb	r3, [r2, #0]
 8014db8:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8014dba:	3301      	adds	r3, #1
 8014dbc:	930c      	str	r3, [sp, #48]	@ 0x30
 8014dbe:	e5c9      	b.n	8014954 <_dtoa_r+0x4d0>
 8014dc0:	2336      	movs	r3, #54	@ 0x36
 8014dc2:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 8014dc4:	9d0f      	ldr	r5, [sp, #60]	@ 0x3c
 8014dc6:	1a9b      	subs	r3, r3, r2
 8014dc8:	9c06      	ldr	r4, [sp, #24]
 8014dca:	e720      	b.n	8014c0e <_dtoa_r+0x78a>
 8014dcc:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8014dce:	1e5d      	subs	r5, r3, #1
 8014dd0:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8014dd2:	42ab      	cmp	r3, r5
 8014dd4:	db08      	blt.n	8014de8 <_dtoa_r+0x964>
 8014dd6:	1b5d      	subs	r5, r3, r5
 8014dd8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8014dda:	2b00      	cmp	r3, #0
 8014ddc:	daf4      	bge.n	8014dc8 <_dtoa_r+0x944>
 8014dde:	9b06      	ldr	r3, [sp, #24]
 8014de0:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8014de2:	1a9c      	subs	r4, r3, r2
 8014de4:	2300      	movs	r3, #0
 8014de6:	e712      	b.n	8014c0e <_dtoa_r+0x78a>
 8014de8:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8014dea:	9a14      	ldr	r2, [sp, #80]	@ 0x50
 8014dec:	1aeb      	subs	r3, r5, r3
 8014dee:	18d3      	adds	r3, r2, r3
 8014df0:	9314      	str	r3, [sp, #80]	@ 0x50
 8014df2:	950f      	str	r5, [sp, #60]	@ 0x3c
 8014df4:	9c06      	ldr	r4, [sp, #24]
 8014df6:	2500      	movs	r5, #0
 8014df8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8014dfa:	e708      	b.n	8014c0e <_dtoa_r+0x78a>
 8014dfc:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 8014dfe:	9905      	ldr	r1, [sp, #20]
 8014e00:	e742      	b.n	8014c88 <_dtoa_r+0x804>
 8014e02:	2b04      	cmp	r3, #4
 8014e04:	d08c      	beq.n	8014d20 <_dtoa_r+0x89c>
 8014e06:	331c      	adds	r3, #28
 8014e08:	e783      	b.n	8014d12 <_dtoa_r+0x88e>
 8014e0a:	0013      	movs	r3, r2
 8014e0c:	e7fb      	b.n	8014e06 <_dtoa_r+0x982>
 8014e0e:	9b04      	ldr	r3, [sp, #16]
 8014e10:	930c      	str	r3, [sp, #48]	@ 0x30
 8014e12:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8014e14:	930e      	str	r3, [sp, #56]	@ 0x38
 8014e16:	2b00      	cmp	r3, #0
 8014e18:	ddb5      	ble.n	8014d86 <_dtoa_r+0x902>
 8014e1a:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8014e1c:	2b00      	cmp	r3, #0
 8014e1e:	d100      	bne.n	8014e22 <_dtoa_r+0x99e>
 8014e20:	e107      	b.n	8015032 <_dtoa_r+0xbae>
 8014e22:	2c00      	cmp	r4, #0
 8014e24:	dd05      	ble.n	8014e32 <_dtoa_r+0x9ae>
 8014e26:	0039      	movs	r1, r7
 8014e28:	0022      	movs	r2, r4
 8014e2a:	9803      	ldr	r0, [sp, #12]
 8014e2c:	f000 fff2 	bl	8015e14 <__lshift>
 8014e30:	0007      	movs	r7, r0
 8014e32:	9704      	str	r7, [sp, #16]
 8014e34:	2d00      	cmp	r5, #0
 8014e36:	d020      	beq.n	8014e7a <_dtoa_r+0x9f6>
 8014e38:	6879      	ldr	r1, [r7, #4]
 8014e3a:	9803      	ldr	r0, [sp, #12]
 8014e3c:	f000 fd84 	bl	8015948 <_Balloc>
 8014e40:	1e04      	subs	r4, r0, #0
 8014e42:	d10c      	bne.n	8014e5e <_dtoa_r+0x9da>
 8014e44:	0022      	movs	r2, r4
 8014e46:	4b2e      	ldr	r3, [pc, #184]	@ (8014f00 <_dtoa_r+0xa7c>)
 8014e48:	482e      	ldr	r0, [pc, #184]	@ (8014f04 <_dtoa_r+0xa80>)
 8014e4a:	492f      	ldr	r1, [pc, #188]	@ (8014f08 <_dtoa_r+0xa84>)
 8014e4c:	f7ff fb2f 	bl	80144ae <_dtoa_r+0x2a>
 8014e50:	9e11      	ldr	r6, [sp, #68]	@ 0x44
 8014e52:	0037      	movs	r7, r6
 8014e54:	e7ab      	b.n	8014dae <_dtoa_r+0x92a>
 8014e56:	9b04      	ldr	r3, [sp, #16]
 8014e58:	9e09      	ldr	r6, [sp, #36]	@ 0x24
 8014e5a:	930c      	str	r3, [sp, #48]	@ 0x30
 8014e5c:	e7f9      	b.n	8014e52 <_dtoa_r+0x9ce>
 8014e5e:	0039      	movs	r1, r7
 8014e60:	693a      	ldr	r2, [r7, #16]
 8014e62:	310c      	adds	r1, #12
 8014e64:	3202      	adds	r2, #2
 8014e66:	0092      	lsls	r2, r2, #2
 8014e68:	300c      	adds	r0, #12
 8014e6a:	f7ff fa57 	bl	801431c <memcpy>
 8014e6e:	2201      	movs	r2, #1
 8014e70:	0021      	movs	r1, r4
 8014e72:	9803      	ldr	r0, [sp, #12]
 8014e74:	f000 ffce 	bl	8015e14 <__lshift>
 8014e78:	9004      	str	r0, [sp, #16]
 8014e7a:	9b08      	ldr	r3, [sp, #32]
 8014e7c:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8014e7e:	9306      	str	r3, [sp, #24]
 8014e80:	3b01      	subs	r3, #1
 8014e82:	189b      	adds	r3, r3, r2
 8014e84:	2201      	movs	r2, #1
 8014e86:	930f      	str	r3, [sp, #60]	@ 0x3c
 8014e88:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8014e8a:	4013      	ands	r3, r2
 8014e8c:	930e      	str	r3, [sp, #56]	@ 0x38
 8014e8e:	0031      	movs	r1, r6
 8014e90:	9805      	ldr	r0, [sp, #20]
 8014e92:	f7ff fa71 	bl	8014378 <quorem>
 8014e96:	0039      	movs	r1, r7
 8014e98:	0005      	movs	r5, r0
 8014e9a:	900a      	str	r0, [sp, #40]	@ 0x28
 8014e9c:	9805      	ldr	r0, [sp, #20]
 8014e9e:	f001 f825 	bl	8015eec <__mcmp>
 8014ea2:	9a04      	ldr	r2, [sp, #16]
 8014ea4:	900d      	str	r0, [sp, #52]	@ 0x34
 8014ea6:	0031      	movs	r1, r6
 8014ea8:	9803      	ldr	r0, [sp, #12]
 8014eaa:	f001 f83b 	bl	8015f24 <__mdiff>
 8014eae:	2201      	movs	r2, #1
 8014eb0:	68c3      	ldr	r3, [r0, #12]
 8014eb2:	0004      	movs	r4, r0
 8014eb4:	3530      	adds	r5, #48	@ 0x30
 8014eb6:	9209      	str	r2, [sp, #36]	@ 0x24
 8014eb8:	2b00      	cmp	r3, #0
 8014eba:	d104      	bne.n	8014ec6 <_dtoa_r+0xa42>
 8014ebc:	0001      	movs	r1, r0
 8014ebe:	9805      	ldr	r0, [sp, #20]
 8014ec0:	f001 f814 	bl	8015eec <__mcmp>
 8014ec4:	9009      	str	r0, [sp, #36]	@ 0x24
 8014ec6:	0021      	movs	r1, r4
 8014ec8:	9803      	ldr	r0, [sp, #12]
 8014eca:	f000 fd81 	bl	80159d0 <_Bfree>
 8014ece:	9b06      	ldr	r3, [sp, #24]
 8014ed0:	9a22      	ldr	r2, [sp, #136]	@ 0x88
 8014ed2:	1c5c      	adds	r4, r3, #1
 8014ed4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8014ed6:	4313      	orrs	r3, r2
 8014ed8:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8014eda:	4313      	orrs	r3, r2
 8014edc:	d116      	bne.n	8014f0c <_dtoa_r+0xa88>
 8014ede:	2d39      	cmp	r5, #57	@ 0x39
 8014ee0:	d02f      	beq.n	8014f42 <_dtoa_r+0xabe>
 8014ee2:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8014ee4:	2b00      	cmp	r3, #0
 8014ee6:	dd01      	ble.n	8014eec <_dtoa_r+0xa68>
 8014ee8:	9d0a      	ldr	r5, [sp, #40]	@ 0x28
 8014eea:	3531      	adds	r5, #49	@ 0x31
 8014eec:	9b06      	ldr	r3, [sp, #24]
 8014eee:	701d      	strb	r5, [r3, #0]
 8014ef0:	e532      	b.n	8014958 <_dtoa_r+0x4d4>
 8014ef2:	46c0      	nop			@ (mov r8, r8)
 8014ef4:	40240000 	.word	0x40240000
 8014ef8:	00000433 	.word	0x00000433
 8014efc:	7ff00000 	.word	0x7ff00000
 8014f00:	0801754c 	.word	0x0801754c
 8014f04:	080174f4 	.word	0x080174f4
 8014f08:	000002ef 	.word	0x000002ef
 8014f0c:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8014f0e:	2b00      	cmp	r3, #0
 8014f10:	db04      	blt.n	8014f1c <_dtoa_r+0xa98>
 8014f12:	9a22      	ldr	r2, [sp, #136]	@ 0x88
 8014f14:	4313      	orrs	r3, r2
 8014f16:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8014f18:	4313      	orrs	r3, r2
 8014f1a:	d11e      	bne.n	8014f5a <_dtoa_r+0xad6>
 8014f1c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8014f1e:	2b00      	cmp	r3, #0
 8014f20:	dde4      	ble.n	8014eec <_dtoa_r+0xa68>
 8014f22:	9905      	ldr	r1, [sp, #20]
 8014f24:	2201      	movs	r2, #1
 8014f26:	9803      	ldr	r0, [sp, #12]
 8014f28:	f000 ff74 	bl	8015e14 <__lshift>
 8014f2c:	0031      	movs	r1, r6
 8014f2e:	9005      	str	r0, [sp, #20]
 8014f30:	f000 ffdc 	bl	8015eec <__mcmp>
 8014f34:	2800      	cmp	r0, #0
 8014f36:	dc02      	bgt.n	8014f3e <_dtoa_r+0xaba>
 8014f38:	d1d8      	bne.n	8014eec <_dtoa_r+0xa68>
 8014f3a:	07eb      	lsls	r3, r5, #31
 8014f3c:	d5d6      	bpl.n	8014eec <_dtoa_r+0xa68>
 8014f3e:	2d39      	cmp	r5, #57	@ 0x39
 8014f40:	d1d2      	bne.n	8014ee8 <_dtoa_r+0xa64>
 8014f42:	2339      	movs	r3, #57	@ 0x39
 8014f44:	9a06      	ldr	r2, [sp, #24]
 8014f46:	7013      	strb	r3, [r2, #0]
 8014f48:	0023      	movs	r3, r4
 8014f4a:	001c      	movs	r4, r3
 8014f4c:	3b01      	subs	r3, #1
 8014f4e:	781a      	ldrb	r2, [r3, #0]
 8014f50:	2a39      	cmp	r2, #57	@ 0x39
 8014f52:	d050      	beq.n	8014ff6 <_dtoa_r+0xb72>
 8014f54:	3201      	adds	r2, #1
 8014f56:	701a      	strb	r2, [r3, #0]
 8014f58:	e4fe      	b.n	8014958 <_dtoa_r+0x4d4>
 8014f5a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8014f5c:	2b00      	cmp	r3, #0
 8014f5e:	dd03      	ble.n	8014f68 <_dtoa_r+0xae4>
 8014f60:	2d39      	cmp	r5, #57	@ 0x39
 8014f62:	d0ee      	beq.n	8014f42 <_dtoa_r+0xabe>
 8014f64:	3501      	adds	r5, #1
 8014f66:	e7c1      	b.n	8014eec <_dtoa_r+0xa68>
 8014f68:	9b06      	ldr	r3, [sp, #24]
 8014f6a:	9a06      	ldr	r2, [sp, #24]
 8014f6c:	701d      	strb	r5, [r3, #0]
 8014f6e:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8014f70:	4293      	cmp	r3, r2
 8014f72:	d02b      	beq.n	8014fcc <_dtoa_r+0xb48>
 8014f74:	2300      	movs	r3, #0
 8014f76:	220a      	movs	r2, #10
 8014f78:	9905      	ldr	r1, [sp, #20]
 8014f7a:	9803      	ldr	r0, [sp, #12]
 8014f7c:	f000 fd4c 	bl	8015a18 <__multadd>
 8014f80:	9b04      	ldr	r3, [sp, #16]
 8014f82:	9005      	str	r0, [sp, #20]
 8014f84:	429f      	cmp	r7, r3
 8014f86:	d109      	bne.n	8014f9c <_dtoa_r+0xb18>
 8014f88:	0039      	movs	r1, r7
 8014f8a:	2300      	movs	r3, #0
 8014f8c:	220a      	movs	r2, #10
 8014f8e:	9803      	ldr	r0, [sp, #12]
 8014f90:	f000 fd42 	bl	8015a18 <__multadd>
 8014f94:	0007      	movs	r7, r0
 8014f96:	9004      	str	r0, [sp, #16]
 8014f98:	9406      	str	r4, [sp, #24]
 8014f9a:	e778      	b.n	8014e8e <_dtoa_r+0xa0a>
 8014f9c:	0039      	movs	r1, r7
 8014f9e:	2300      	movs	r3, #0
 8014fa0:	220a      	movs	r2, #10
 8014fa2:	9803      	ldr	r0, [sp, #12]
 8014fa4:	f000 fd38 	bl	8015a18 <__multadd>
 8014fa8:	2300      	movs	r3, #0
 8014faa:	0007      	movs	r7, r0
 8014fac:	220a      	movs	r2, #10
 8014fae:	9904      	ldr	r1, [sp, #16]
 8014fb0:	9803      	ldr	r0, [sp, #12]
 8014fb2:	f000 fd31 	bl	8015a18 <__multadd>
 8014fb6:	9004      	str	r0, [sp, #16]
 8014fb8:	e7ee      	b.n	8014f98 <_dtoa_r+0xb14>
 8014fba:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8014fbc:	2401      	movs	r4, #1
 8014fbe:	2b00      	cmp	r3, #0
 8014fc0:	dd00      	ble.n	8014fc4 <_dtoa_r+0xb40>
 8014fc2:	001c      	movs	r4, r3
 8014fc4:	9704      	str	r7, [sp, #16]
 8014fc6:	2700      	movs	r7, #0
 8014fc8:	9b08      	ldr	r3, [sp, #32]
 8014fca:	191c      	adds	r4, r3, r4
 8014fcc:	9905      	ldr	r1, [sp, #20]
 8014fce:	2201      	movs	r2, #1
 8014fd0:	9803      	ldr	r0, [sp, #12]
 8014fd2:	f000 ff1f 	bl	8015e14 <__lshift>
 8014fd6:	0031      	movs	r1, r6
 8014fd8:	9005      	str	r0, [sp, #20]
 8014fda:	f000 ff87 	bl	8015eec <__mcmp>
 8014fde:	2800      	cmp	r0, #0
 8014fe0:	dcb2      	bgt.n	8014f48 <_dtoa_r+0xac4>
 8014fe2:	d101      	bne.n	8014fe8 <_dtoa_r+0xb64>
 8014fe4:	07ed      	lsls	r5, r5, #31
 8014fe6:	d4af      	bmi.n	8014f48 <_dtoa_r+0xac4>
 8014fe8:	0023      	movs	r3, r4
 8014fea:	001c      	movs	r4, r3
 8014fec:	3b01      	subs	r3, #1
 8014fee:	781a      	ldrb	r2, [r3, #0]
 8014ff0:	2a30      	cmp	r2, #48	@ 0x30
 8014ff2:	d0fa      	beq.n	8014fea <_dtoa_r+0xb66>
 8014ff4:	e4b0      	b.n	8014958 <_dtoa_r+0x4d4>
 8014ff6:	9a08      	ldr	r2, [sp, #32]
 8014ff8:	429a      	cmp	r2, r3
 8014ffa:	d1a6      	bne.n	8014f4a <_dtoa_r+0xac6>
 8014ffc:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8014ffe:	3301      	adds	r3, #1
 8015000:	930c      	str	r3, [sp, #48]	@ 0x30
 8015002:	2331      	movs	r3, #49	@ 0x31
 8015004:	7013      	strb	r3, [r2, #0]
 8015006:	e4a7      	b.n	8014958 <_dtoa_r+0x4d4>
 8015008:	4b14      	ldr	r3, [pc, #80]	@ (801505c <_dtoa_r+0xbd8>)
 801500a:	9a26      	ldr	r2, [sp, #152]	@ 0x98
 801500c:	9308      	str	r3, [sp, #32]
 801500e:	4b14      	ldr	r3, [pc, #80]	@ (8015060 <_dtoa_r+0xbdc>)
 8015010:	2a00      	cmp	r2, #0
 8015012:	d001      	beq.n	8015018 <_dtoa_r+0xb94>
 8015014:	f7ff fa7e 	bl	8014514 <_dtoa_r+0x90>
 8015018:	f7ff fa7e 	bl	8014518 <_dtoa_r+0x94>
 801501c:	9b22      	ldr	r3, [sp, #136]	@ 0x88
 801501e:	2b01      	cmp	r3, #1
 8015020:	dc00      	bgt.n	8015024 <_dtoa_r+0xba0>
 8015022:	e648      	b.n	8014cb6 <_dtoa_r+0x832>
 8015024:	2001      	movs	r0, #1
 8015026:	9d14      	ldr	r5, [sp, #80]	@ 0x50
 8015028:	e665      	b.n	8014cf6 <_dtoa_r+0x872>
 801502a:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 801502c:	2b00      	cmp	r3, #0
 801502e:	dc00      	bgt.n	8015032 <_dtoa_r+0xbae>
 8015030:	e6a9      	b.n	8014d86 <_dtoa_r+0x902>
 8015032:	2400      	movs	r4, #0
 8015034:	0031      	movs	r1, r6
 8015036:	9805      	ldr	r0, [sp, #20]
 8015038:	f7ff f99e 	bl	8014378 <quorem>
 801503c:	9b08      	ldr	r3, [sp, #32]
 801503e:	3030      	adds	r0, #48	@ 0x30
 8015040:	5518      	strb	r0, [r3, r4]
 8015042:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8015044:	3401      	adds	r4, #1
 8015046:	0005      	movs	r5, r0
 8015048:	42a3      	cmp	r3, r4
 801504a:	ddb6      	ble.n	8014fba <_dtoa_r+0xb36>
 801504c:	2300      	movs	r3, #0
 801504e:	220a      	movs	r2, #10
 8015050:	9905      	ldr	r1, [sp, #20]
 8015052:	9803      	ldr	r0, [sp, #12]
 8015054:	f000 fce0 	bl	8015a18 <__multadd>
 8015058:	9005      	str	r0, [sp, #20]
 801505a:	e7eb      	b.n	8015034 <_dtoa_r+0xbb0>
 801505c:	080174e7 	.word	0x080174e7
 8015060:	080174ef 	.word	0x080174ef

08015064 <_free_r>:
 8015064:	b570      	push	{r4, r5, r6, lr}
 8015066:	0005      	movs	r5, r0
 8015068:	1e0c      	subs	r4, r1, #0
 801506a:	d010      	beq.n	801508e <_free_r+0x2a>
 801506c:	3c04      	subs	r4, #4
 801506e:	6823      	ldr	r3, [r4, #0]
 8015070:	2b00      	cmp	r3, #0
 8015072:	da00      	bge.n	8015076 <_free_r+0x12>
 8015074:	18e4      	adds	r4, r4, r3
 8015076:	0028      	movs	r0, r5
 8015078:	f000 fc56 	bl	8015928 <__malloc_lock>
 801507c:	4a1d      	ldr	r2, [pc, #116]	@ (80150f4 <_free_r+0x90>)
 801507e:	6813      	ldr	r3, [r2, #0]
 8015080:	2b00      	cmp	r3, #0
 8015082:	d105      	bne.n	8015090 <_free_r+0x2c>
 8015084:	6063      	str	r3, [r4, #4]
 8015086:	6014      	str	r4, [r2, #0]
 8015088:	0028      	movs	r0, r5
 801508a:	f000 fc55 	bl	8015938 <__malloc_unlock>
 801508e:	bd70      	pop	{r4, r5, r6, pc}
 8015090:	42a3      	cmp	r3, r4
 8015092:	d908      	bls.n	80150a6 <_free_r+0x42>
 8015094:	6820      	ldr	r0, [r4, #0]
 8015096:	1821      	adds	r1, r4, r0
 8015098:	428b      	cmp	r3, r1
 801509a:	d1f3      	bne.n	8015084 <_free_r+0x20>
 801509c:	6819      	ldr	r1, [r3, #0]
 801509e:	685b      	ldr	r3, [r3, #4]
 80150a0:	1809      	adds	r1, r1, r0
 80150a2:	6021      	str	r1, [r4, #0]
 80150a4:	e7ee      	b.n	8015084 <_free_r+0x20>
 80150a6:	001a      	movs	r2, r3
 80150a8:	685b      	ldr	r3, [r3, #4]
 80150aa:	2b00      	cmp	r3, #0
 80150ac:	d001      	beq.n	80150b2 <_free_r+0x4e>
 80150ae:	42a3      	cmp	r3, r4
 80150b0:	d9f9      	bls.n	80150a6 <_free_r+0x42>
 80150b2:	6811      	ldr	r1, [r2, #0]
 80150b4:	1850      	adds	r0, r2, r1
 80150b6:	42a0      	cmp	r0, r4
 80150b8:	d10b      	bne.n	80150d2 <_free_r+0x6e>
 80150ba:	6820      	ldr	r0, [r4, #0]
 80150bc:	1809      	adds	r1, r1, r0
 80150be:	1850      	adds	r0, r2, r1
 80150c0:	6011      	str	r1, [r2, #0]
 80150c2:	4283      	cmp	r3, r0
 80150c4:	d1e0      	bne.n	8015088 <_free_r+0x24>
 80150c6:	6818      	ldr	r0, [r3, #0]
 80150c8:	685b      	ldr	r3, [r3, #4]
 80150ca:	1841      	adds	r1, r0, r1
 80150cc:	6011      	str	r1, [r2, #0]
 80150ce:	6053      	str	r3, [r2, #4]
 80150d0:	e7da      	b.n	8015088 <_free_r+0x24>
 80150d2:	42a0      	cmp	r0, r4
 80150d4:	d902      	bls.n	80150dc <_free_r+0x78>
 80150d6:	230c      	movs	r3, #12
 80150d8:	602b      	str	r3, [r5, #0]
 80150da:	e7d5      	b.n	8015088 <_free_r+0x24>
 80150dc:	6820      	ldr	r0, [r4, #0]
 80150de:	1821      	adds	r1, r4, r0
 80150e0:	428b      	cmp	r3, r1
 80150e2:	d103      	bne.n	80150ec <_free_r+0x88>
 80150e4:	6819      	ldr	r1, [r3, #0]
 80150e6:	685b      	ldr	r3, [r3, #4]
 80150e8:	1809      	adds	r1, r1, r0
 80150ea:	6021      	str	r1, [r4, #0]
 80150ec:	6063      	str	r3, [r4, #4]
 80150ee:	6054      	str	r4, [r2, #4]
 80150f0:	e7ca      	b.n	8015088 <_free_r+0x24>
 80150f2:	46c0      	nop			@ (mov r8, r8)
 80150f4:	20000fe0 	.word	0x20000fe0

080150f8 <rshift>:
 80150f8:	0002      	movs	r2, r0
 80150fa:	b5f0      	push	{r4, r5, r6, r7, lr}
 80150fc:	6904      	ldr	r4, [r0, #16]
 80150fe:	b085      	sub	sp, #20
 8015100:	3214      	adds	r2, #20
 8015102:	114b      	asrs	r3, r1, #5
 8015104:	0016      	movs	r6, r2
 8015106:	9302      	str	r3, [sp, #8]
 8015108:	429c      	cmp	r4, r3
 801510a:	dd31      	ble.n	8015170 <rshift+0x78>
 801510c:	261f      	movs	r6, #31
 801510e:	000f      	movs	r7, r1
 8015110:	009b      	lsls	r3, r3, #2
 8015112:	00a5      	lsls	r5, r4, #2
 8015114:	18d3      	adds	r3, r2, r3
 8015116:	4037      	ands	r7, r6
 8015118:	1955      	adds	r5, r2, r5
 801511a:	9300      	str	r3, [sp, #0]
 801511c:	9701      	str	r7, [sp, #4]
 801511e:	4231      	tst	r1, r6
 8015120:	d10d      	bne.n	801513e <rshift+0x46>
 8015122:	0016      	movs	r6, r2
 8015124:	0019      	movs	r1, r3
 8015126:	428d      	cmp	r5, r1
 8015128:	d836      	bhi.n	8015198 <rshift+0xa0>
 801512a:	9b00      	ldr	r3, [sp, #0]
 801512c:	2600      	movs	r6, #0
 801512e:	3b03      	subs	r3, #3
 8015130:	429d      	cmp	r5, r3
 8015132:	d302      	bcc.n	801513a <rshift+0x42>
 8015134:	9b02      	ldr	r3, [sp, #8]
 8015136:	1ae4      	subs	r4, r4, r3
 8015138:	00a6      	lsls	r6, r4, #2
 801513a:	1996      	adds	r6, r2, r6
 801513c:	e018      	b.n	8015170 <rshift+0x78>
 801513e:	2120      	movs	r1, #32
 8015140:	9e01      	ldr	r6, [sp, #4]
 8015142:	9f01      	ldr	r7, [sp, #4]
 8015144:	1b89      	subs	r1, r1, r6
 8015146:	9e00      	ldr	r6, [sp, #0]
 8015148:	9103      	str	r1, [sp, #12]
 801514a:	ce02      	ldmia	r6!, {r1}
 801514c:	4694      	mov	ip, r2
 801514e:	40f9      	lsrs	r1, r7
 8015150:	42b5      	cmp	r5, r6
 8015152:	d816      	bhi.n	8015182 <rshift+0x8a>
 8015154:	9b00      	ldr	r3, [sp, #0]
 8015156:	2600      	movs	r6, #0
 8015158:	3301      	adds	r3, #1
 801515a:	429d      	cmp	r5, r3
 801515c:	d303      	bcc.n	8015166 <rshift+0x6e>
 801515e:	9b02      	ldr	r3, [sp, #8]
 8015160:	1ae4      	subs	r4, r4, r3
 8015162:	00a6      	lsls	r6, r4, #2
 8015164:	3e04      	subs	r6, #4
 8015166:	1996      	adds	r6, r2, r6
 8015168:	6031      	str	r1, [r6, #0]
 801516a:	2900      	cmp	r1, #0
 801516c:	d000      	beq.n	8015170 <rshift+0x78>
 801516e:	3604      	adds	r6, #4
 8015170:	1ab1      	subs	r1, r6, r2
 8015172:	1089      	asrs	r1, r1, #2
 8015174:	6101      	str	r1, [r0, #16]
 8015176:	4296      	cmp	r6, r2
 8015178:	d101      	bne.n	801517e <rshift+0x86>
 801517a:	2300      	movs	r3, #0
 801517c:	6143      	str	r3, [r0, #20]
 801517e:	b005      	add	sp, #20
 8015180:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8015182:	6837      	ldr	r7, [r6, #0]
 8015184:	9b03      	ldr	r3, [sp, #12]
 8015186:	409f      	lsls	r7, r3
 8015188:	430f      	orrs	r7, r1
 801518a:	4661      	mov	r1, ip
 801518c:	c180      	stmia	r1!, {r7}
 801518e:	468c      	mov	ip, r1
 8015190:	9b01      	ldr	r3, [sp, #4]
 8015192:	ce02      	ldmia	r6!, {r1}
 8015194:	40d9      	lsrs	r1, r3
 8015196:	e7db      	b.n	8015150 <rshift+0x58>
 8015198:	c980      	ldmia	r1!, {r7}
 801519a:	c680      	stmia	r6!, {r7}
 801519c:	e7c3      	b.n	8015126 <rshift+0x2e>

0801519e <__hexdig_fun>:
 801519e:	0002      	movs	r2, r0
 80151a0:	3a30      	subs	r2, #48	@ 0x30
 80151a2:	0003      	movs	r3, r0
 80151a4:	2a09      	cmp	r2, #9
 80151a6:	d802      	bhi.n	80151ae <__hexdig_fun+0x10>
 80151a8:	3b20      	subs	r3, #32
 80151aa:	b2d8      	uxtb	r0, r3
 80151ac:	4770      	bx	lr
 80151ae:	0002      	movs	r2, r0
 80151b0:	3a61      	subs	r2, #97	@ 0x61
 80151b2:	2a05      	cmp	r2, #5
 80151b4:	d801      	bhi.n	80151ba <__hexdig_fun+0x1c>
 80151b6:	3b47      	subs	r3, #71	@ 0x47
 80151b8:	e7f7      	b.n	80151aa <__hexdig_fun+0xc>
 80151ba:	001a      	movs	r2, r3
 80151bc:	3a41      	subs	r2, #65	@ 0x41
 80151be:	2000      	movs	r0, #0
 80151c0:	2a05      	cmp	r2, #5
 80151c2:	d8f3      	bhi.n	80151ac <__hexdig_fun+0xe>
 80151c4:	3b27      	subs	r3, #39	@ 0x27
 80151c6:	e7f0      	b.n	80151aa <__hexdig_fun+0xc>

080151c8 <__gethex>:
 80151c8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80151ca:	b089      	sub	sp, #36	@ 0x24
 80151cc:	9307      	str	r3, [sp, #28]
 80151ce:	680b      	ldr	r3, [r1, #0]
 80151d0:	9201      	str	r2, [sp, #4]
 80151d2:	9003      	str	r0, [sp, #12]
 80151d4:	9106      	str	r1, [sp, #24]
 80151d6:	1c9a      	adds	r2, r3, #2
 80151d8:	0011      	movs	r1, r2
 80151da:	3201      	adds	r2, #1
 80151dc:	1e50      	subs	r0, r2, #1
 80151de:	7800      	ldrb	r0, [r0, #0]
 80151e0:	2830      	cmp	r0, #48	@ 0x30
 80151e2:	d0f9      	beq.n	80151d8 <__gethex+0x10>
 80151e4:	1acb      	subs	r3, r1, r3
 80151e6:	3b02      	subs	r3, #2
 80151e8:	9305      	str	r3, [sp, #20]
 80151ea:	9100      	str	r1, [sp, #0]
 80151ec:	f7ff ffd7 	bl	801519e <__hexdig_fun>
 80151f0:	2300      	movs	r3, #0
 80151f2:	001d      	movs	r5, r3
 80151f4:	9302      	str	r3, [sp, #8]
 80151f6:	4298      	cmp	r0, r3
 80151f8:	d11e      	bne.n	8015238 <__gethex+0x70>
 80151fa:	2201      	movs	r2, #1
 80151fc:	49a6      	ldr	r1, [pc, #664]	@ (8015498 <__gethex+0x2d0>)
 80151fe:	9800      	ldr	r0, [sp, #0]
 8015200:	f7fe fe6e 	bl	8013ee0 <strncmp>
 8015204:	0007      	movs	r7, r0
 8015206:	42a8      	cmp	r0, r5
 8015208:	d000      	beq.n	801520c <__gethex+0x44>
 801520a:	e06a      	b.n	80152e2 <__gethex+0x11a>
 801520c:	9b00      	ldr	r3, [sp, #0]
 801520e:	7858      	ldrb	r0, [r3, #1]
 8015210:	1c5c      	adds	r4, r3, #1
 8015212:	f7ff ffc4 	bl	801519e <__hexdig_fun>
 8015216:	2301      	movs	r3, #1
 8015218:	9302      	str	r3, [sp, #8]
 801521a:	42a8      	cmp	r0, r5
 801521c:	d02f      	beq.n	801527e <__gethex+0xb6>
 801521e:	9400      	str	r4, [sp, #0]
 8015220:	9b00      	ldr	r3, [sp, #0]
 8015222:	7818      	ldrb	r0, [r3, #0]
 8015224:	2830      	cmp	r0, #48	@ 0x30
 8015226:	d009      	beq.n	801523c <__gethex+0x74>
 8015228:	f7ff ffb9 	bl	801519e <__hexdig_fun>
 801522c:	4242      	negs	r2, r0
 801522e:	4142      	adcs	r2, r0
 8015230:	2301      	movs	r3, #1
 8015232:	0025      	movs	r5, r4
 8015234:	9202      	str	r2, [sp, #8]
 8015236:	9305      	str	r3, [sp, #20]
 8015238:	9c00      	ldr	r4, [sp, #0]
 801523a:	e004      	b.n	8015246 <__gethex+0x7e>
 801523c:	9b00      	ldr	r3, [sp, #0]
 801523e:	3301      	adds	r3, #1
 8015240:	9300      	str	r3, [sp, #0]
 8015242:	e7ed      	b.n	8015220 <__gethex+0x58>
 8015244:	3401      	adds	r4, #1
 8015246:	7820      	ldrb	r0, [r4, #0]
 8015248:	f7ff ffa9 	bl	801519e <__hexdig_fun>
 801524c:	1e07      	subs	r7, r0, #0
 801524e:	d1f9      	bne.n	8015244 <__gethex+0x7c>
 8015250:	2201      	movs	r2, #1
 8015252:	0020      	movs	r0, r4
 8015254:	4990      	ldr	r1, [pc, #576]	@ (8015498 <__gethex+0x2d0>)
 8015256:	f7fe fe43 	bl	8013ee0 <strncmp>
 801525a:	2800      	cmp	r0, #0
 801525c:	d10d      	bne.n	801527a <__gethex+0xb2>
 801525e:	2d00      	cmp	r5, #0
 8015260:	d106      	bne.n	8015270 <__gethex+0xa8>
 8015262:	3401      	adds	r4, #1
 8015264:	0025      	movs	r5, r4
 8015266:	7820      	ldrb	r0, [r4, #0]
 8015268:	f7ff ff99 	bl	801519e <__hexdig_fun>
 801526c:	2800      	cmp	r0, #0
 801526e:	d102      	bne.n	8015276 <__gethex+0xae>
 8015270:	1b2d      	subs	r5, r5, r4
 8015272:	00af      	lsls	r7, r5, #2
 8015274:	e003      	b.n	801527e <__gethex+0xb6>
 8015276:	3401      	adds	r4, #1
 8015278:	e7f5      	b.n	8015266 <__gethex+0x9e>
 801527a:	2d00      	cmp	r5, #0
 801527c:	d1f8      	bne.n	8015270 <__gethex+0xa8>
 801527e:	2220      	movs	r2, #32
 8015280:	7823      	ldrb	r3, [r4, #0]
 8015282:	0026      	movs	r6, r4
 8015284:	4393      	bics	r3, r2
 8015286:	2b50      	cmp	r3, #80	@ 0x50
 8015288:	d11d      	bne.n	80152c6 <__gethex+0xfe>
 801528a:	7863      	ldrb	r3, [r4, #1]
 801528c:	2b2b      	cmp	r3, #43	@ 0x2b
 801528e:	d02d      	beq.n	80152ec <__gethex+0x124>
 8015290:	2b2d      	cmp	r3, #45	@ 0x2d
 8015292:	d02f      	beq.n	80152f4 <__gethex+0x12c>
 8015294:	2300      	movs	r3, #0
 8015296:	1c66      	adds	r6, r4, #1
 8015298:	9304      	str	r3, [sp, #16]
 801529a:	7830      	ldrb	r0, [r6, #0]
 801529c:	f7ff ff7f 	bl	801519e <__hexdig_fun>
 80152a0:	1e43      	subs	r3, r0, #1
 80152a2:	b2db      	uxtb	r3, r3
 80152a4:	0005      	movs	r5, r0
 80152a6:	2b18      	cmp	r3, #24
 80152a8:	d82a      	bhi.n	8015300 <__gethex+0x138>
 80152aa:	7870      	ldrb	r0, [r6, #1]
 80152ac:	f7ff ff77 	bl	801519e <__hexdig_fun>
 80152b0:	1e43      	subs	r3, r0, #1
 80152b2:	b2db      	uxtb	r3, r3
 80152b4:	3601      	adds	r6, #1
 80152b6:	3d10      	subs	r5, #16
 80152b8:	2b18      	cmp	r3, #24
 80152ba:	d91d      	bls.n	80152f8 <__gethex+0x130>
 80152bc:	9b04      	ldr	r3, [sp, #16]
 80152be:	2b00      	cmp	r3, #0
 80152c0:	d000      	beq.n	80152c4 <__gethex+0xfc>
 80152c2:	426d      	negs	r5, r5
 80152c4:	197f      	adds	r7, r7, r5
 80152c6:	9b06      	ldr	r3, [sp, #24]
 80152c8:	601e      	str	r6, [r3, #0]
 80152ca:	9b02      	ldr	r3, [sp, #8]
 80152cc:	2b00      	cmp	r3, #0
 80152ce:	d019      	beq.n	8015304 <__gethex+0x13c>
 80152d0:	9b05      	ldr	r3, [sp, #20]
 80152d2:	2606      	movs	r6, #6
 80152d4:	425a      	negs	r2, r3
 80152d6:	4153      	adcs	r3, r2
 80152d8:	425b      	negs	r3, r3
 80152da:	401e      	ands	r6, r3
 80152dc:	0030      	movs	r0, r6
 80152de:	b009      	add	sp, #36	@ 0x24
 80152e0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80152e2:	2301      	movs	r3, #1
 80152e4:	2700      	movs	r7, #0
 80152e6:	9c00      	ldr	r4, [sp, #0]
 80152e8:	9302      	str	r3, [sp, #8]
 80152ea:	e7c8      	b.n	801527e <__gethex+0xb6>
 80152ec:	2300      	movs	r3, #0
 80152ee:	9304      	str	r3, [sp, #16]
 80152f0:	1ca6      	adds	r6, r4, #2
 80152f2:	e7d2      	b.n	801529a <__gethex+0xd2>
 80152f4:	2301      	movs	r3, #1
 80152f6:	e7fa      	b.n	80152ee <__gethex+0x126>
 80152f8:	230a      	movs	r3, #10
 80152fa:	435d      	muls	r5, r3
 80152fc:	182d      	adds	r5, r5, r0
 80152fe:	e7d4      	b.n	80152aa <__gethex+0xe2>
 8015300:	0026      	movs	r6, r4
 8015302:	e7e0      	b.n	80152c6 <__gethex+0xfe>
 8015304:	9b00      	ldr	r3, [sp, #0]
 8015306:	9902      	ldr	r1, [sp, #8]
 8015308:	1ae3      	subs	r3, r4, r3
 801530a:	3b01      	subs	r3, #1
 801530c:	2b07      	cmp	r3, #7
 801530e:	dc0a      	bgt.n	8015326 <__gethex+0x15e>
 8015310:	9803      	ldr	r0, [sp, #12]
 8015312:	f000 fb19 	bl	8015948 <_Balloc>
 8015316:	1e05      	subs	r5, r0, #0
 8015318:	d108      	bne.n	801532c <__gethex+0x164>
 801531a:	002a      	movs	r2, r5
 801531c:	21e4      	movs	r1, #228	@ 0xe4
 801531e:	4b5f      	ldr	r3, [pc, #380]	@ (801549c <__gethex+0x2d4>)
 8015320:	485f      	ldr	r0, [pc, #380]	@ (80154a0 <__gethex+0x2d8>)
 8015322:	f7ff f80b 	bl	801433c <__assert_func>
 8015326:	3101      	adds	r1, #1
 8015328:	105b      	asrs	r3, r3, #1
 801532a:	e7ef      	b.n	801530c <__gethex+0x144>
 801532c:	0003      	movs	r3, r0
 801532e:	3314      	adds	r3, #20
 8015330:	9302      	str	r3, [sp, #8]
 8015332:	9305      	str	r3, [sp, #20]
 8015334:	2300      	movs	r3, #0
 8015336:	001e      	movs	r6, r3
 8015338:	9304      	str	r3, [sp, #16]
 801533a:	9b00      	ldr	r3, [sp, #0]
 801533c:	42a3      	cmp	r3, r4
 801533e:	d338      	bcc.n	80153b2 <__gethex+0x1ea>
 8015340:	9c05      	ldr	r4, [sp, #20]
 8015342:	9b02      	ldr	r3, [sp, #8]
 8015344:	c440      	stmia	r4!, {r6}
 8015346:	1ae4      	subs	r4, r4, r3
 8015348:	10a4      	asrs	r4, r4, #2
 801534a:	0030      	movs	r0, r6
 801534c:	612c      	str	r4, [r5, #16]
 801534e:	f000 fbf3 	bl	8015b38 <__hi0bits>
 8015352:	9b01      	ldr	r3, [sp, #4]
 8015354:	0164      	lsls	r4, r4, #5
 8015356:	681b      	ldr	r3, [r3, #0]
 8015358:	1a26      	subs	r6, r4, r0
 801535a:	9300      	str	r3, [sp, #0]
 801535c:	429e      	cmp	r6, r3
 801535e:	dd52      	ble.n	8015406 <__gethex+0x23e>
 8015360:	1af6      	subs	r6, r6, r3
 8015362:	0031      	movs	r1, r6
 8015364:	0028      	movs	r0, r5
 8015366:	f000 ff8e 	bl	8016286 <__any_on>
 801536a:	1e04      	subs	r4, r0, #0
 801536c:	d00f      	beq.n	801538e <__gethex+0x1c6>
 801536e:	2401      	movs	r4, #1
 8015370:	211f      	movs	r1, #31
 8015372:	0020      	movs	r0, r4
 8015374:	1e73      	subs	r3, r6, #1
 8015376:	4019      	ands	r1, r3
 8015378:	4088      	lsls	r0, r1
 801537a:	0001      	movs	r1, r0
 801537c:	115a      	asrs	r2, r3, #5
 801537e:	9802      	ldr	r0, [sp, #8]
 8015380:	0092      	lsls	r2, r2, #2
 8015382:	5812      	ldr	r2, [r2, r0]
 8015384:	420a      	tst	r2, r1
 8015386:	d002      	beq.n	801538e <__gethex+0x1c6>
 8015388:	42a3      	cmp	r3, r4
 801538a:	dc34      	bgt.n	80153f6 <__gethex+0x22e>
 801538c:	2402      	movs	r4, #2
 801538e:	0031      	movs	r1, r6
 8015390:	0028      	movs	r0, r5
 8015392:	f7ff feb1 	bl	80150f8 <rshift>
 8015396:	19bf      	adds	r7, r7, r6
 8015398:	9b01      	ldr	r3, [sp, #4]
 801539a:	689b      	ldr	r3, [r3, #8]
 801539c:	42bb      	cmp	r3, r7
 801539e:	da42      	bge.n	8015426 <__gethex+0x25e>
 80153a0:	0029      	movs	r1, r5
 80153a2:	9803      	ldr	r0, [sp, #12]
 80153a4:	f000 fb14 	bl	80159d0 <_Bfree>
 80153a8:	2300      	movs	r3, #0
 80153aa:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 80153ac:	26a3      	movs	r6, #163	@ 0xa3
 80153ae:	6013      	str	r3, [r2, #0]
 80153b0:	e794      	b.n	80152dc <__gethex+0x114>
 80153b2:	3c01      	subs	r4, #1
 80153b4:	7823      	ldrb	r3, [r4, #0]
 80153b6:	2b2e      	cmp	r3, #46	@ 0x2e
 80153b8:	d012      	beq.n	80153e0 <__gethex+0x218>
 80153ba:	9b04      	ldr	r3, [sp, #16]
 80153bc:	2b20      	cmp	r3, #32
 80153be:	d104      	bne.n	80153ca <__gethex+0x202>
 80153c0:	9b05      	ldr	r3, [sp, #20]
 80153c2:	c340      	stmia	r3!, {r6}
 80153c4:	2600      	movs	r6, #0
 80153c6:	9305      	str	r3, [sp, #20]
 80153c8:	9604      	str	r6, [sp, #16]
 80153ca:	7820      	ldrb	r0, [r4, #0]
 80153cc:	f7ff fee7 	bl	801519e <__hexdig_fun>
 80153d0:	230f      	movs	r3, #15
 80153d2:	4018      	ands	r0, r3
 80153d4:	9b04      	ldr	r3, [sp, #16]
 80153d6:	4098      	lsls	r0, r3
 80153d8:	3304      	adds	r3, #4
 80153da:	4306      	orrs	r6, r0
 80153dc:	9304      	str	r3, [sp, #16]
 80153de:	e7ac      	b.n	801533a <__gethex+0x172>
 80153e0:	9b00      	ldr	r3, [sp, #0]
 80153e2:	42a3      	cmp	r3, r4
 80153e4:	d8e9      	bhi.n	80153ba <__gethex+0x1f2>
 80153e6:	2201      	movs	r2, #1
 80153e8:	0020      	movs	r0, r4
 80153ea:	492b      	ldr	r1, [pc, #172]	@ (8015498 <__gethex+0x2d0>)
 80153ec:	f7fe fd78 	bl	8013ee0 <strncmp>
 80153f0:	2800      	cmp	r0, #0
 80153f2:	d1e2      	bne.n	80153ba <__gethex+0x1f2>
 80153f4:	e7a1      	b.n	801533a <__gethex+0x172>
 80153f6:	0028      	movs	r0, r5
 80153f8:	1eb1      	subs	r1, r6, #2
 80153fa:	f000 ff44 	bl	8016286 <__any_on>
 80153fe:	2800      	cmp	r0, #0
 8015400:	d0c4      	beq.n	801538c <__gethex+0x1c4>
 8015402:	2403      	movs	r4, #3
 8015404:	e7c3      	b.n	801538e <__gethex+0x1c6>
 8015406:	9b00      	ldr	r3, [sp, #0]
 8015408:	2400      	movs	r4, #0
 801540a:	429e      	cmp	r6, r3
 801540c:	dac4      	bge.n	8015398 <__gethex+0x1d0>
 801540e:	1b9e      	subs	r6, r3, r6
 8015410:	0029      	movs	r1, r5
 8015412:	0032      	movs	r2, r6
 8015414:	9803      	ldr	r0, [sp, #12]
 8015416:	f000 fcfd 	bl	8015e14 <__lshift>
 801541a:	0003      	movs	r3, r0
 801541c:	3314      	adds	r3, #20
 801541e:	0005      	movs	r5, r0
 8015420:	1bbf      	subs	r7, r7, r6
 8015422:	9302      	str	r3, [sp, #8]
 8015424:	e7b8      	b.n	8015398 <__gethex+0x1d0>
 8015426:	9b01      	ldr	r3, [sp, #4]
 8015428:	685e      	ldr	r6, [r3, #4]
 801542a:	42be      	cmp	r6, r7
 801542c:	dd6f      	ble.n	801550e <__gethex+0x346>
 801542e:	9b00      	ldr	r3, [sp, #0]
 8015430:	1bf6      	subs	r6, r6, r7
 8015432:	42b3      	cmp	r3, r6
 8015434:	dc36      	bgt.n	80154a4 <__gethex+0x2dc>
 8015436:	9b01      	ldr	r3, [sp, #4]
 8015438:	68db      	ldr	r3, [r3, #12]
 801543a:	2b02      	cmp	r3, #2
 801543c:	d024      	beq.n	8015488 <__gethex+0x2c0>
 801543e:	2b03      	cmp	r3, #3
 8015440:	d026      	beq.n	8015490 <__gethex+0x2c8>
 8015442:	2b01      	cmp	r3, #1
 8015444:	d117      	bne.n	8015476 <__gethex+0x2ae>
 8015446:	9b00      	ldr	r3, [sp, #0]
 8015448:	42b3      	cmp	r3, r6
 801544a:	d114      	bne.n	8015476 <__gethex+0x2ae>
 801544c:	2b01      	cmp	r3, #1
 801544e:	d10b      	bne.n	8015468 <__gethex+0x2a0>
 8015450:	9b01      	ldr	r3, [sp, #4]
 8015452:	9a07      	ldr	r2, [sp, #28]
 8015454:	685b      	ldr	r3, [r3, #4]
 8015456:	2662      	movs	r6, #98	@ 0x62
 8015458:	6013      	str	r3, [r2, #0]
 801545a:	2301      	movs	r3, #1
 801545c:	9a02      	ldr	r2, [sp, #8]
 801545e:	612b      	str	r3, [r5, #16]
 8015460:	6013      	str	r3, [r2, #0]
 8015462:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8015464:	601d      	str	r5, [r3, #0]
 8015466:	e739      	b.n	80152dc <__gethex+0x114>
 8015468:	9900      	ldr	r1, [sp, #0]
 801546a:	0028      	movs	r0, r5
 801546c:	3901      	subs	r1, #1
 801546e:	f000 ff0a 	bl	8016286 <__any_on>
 8015472:	2800      	cmp	r0, #0
 8015474:	d1ec      	bne.n	8015450 <__gethex+0x288>
 8015476:	0029      	movs	r1, r5
 8015478:	9803      	ldr	r0, [sp, #12]
 801547a:	f000 faa9 	bl	80159d0 <_Bfree>
 801547e:	2300      	movs	r3, #0
 8015480:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8015482:	2650      	movs	r6, #80	@ 0x50
 8015484:	6013      	str	r3, [r2, #0]
 8015486:	e729      	b.n	80152dc <__gethex+0x114>
 8015488:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 801548a:	2b00      	cmp	r3, #0
 801548c:	d1f3      	bne.n	8015476 <__gethex+0x2ae>
 801548e:	e7df      	b.n	8015450 <__gethex+0x288>
 8015490:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8015492:	2b00      	cmp	r3, #0
 8015494:	d1dc      	bne.n	8015450 <__gethex+0x288>
 8015496:	e7ee      	b.n	8015476 <__gethex+0x2ae>
 8015498:	080173a4 	.word	0x080173a4
 801549c:	0801754c 	.word	0x0801754c
 80154a0:	0801755d 	.word	0x0801755d
 80154a4:	1e77      	subs	r7, r6, #1
 80154a6:	2c00      	cmp	r4, #0
 80154a8:	d12f      	bne.n	801550a <__gethex+0x342>
 80154aa:	2f00      	cmp	r7, #0
 80154ac:	d004      	beq.n	80154b8 <__gethex+0x2f0>
 80154ae:	0039      	movs	r1, r7
 80154b0:	0028      	movs	r0, r5
 80154b2:	f000 fee8 	bl	8016286 <__any_on>
 80154b6:	0004      	movs	r4, r0
 80154b8:	231f      	movs	r3, #31
 80154ba:	117a      	asrs	r2, r7, #5
 80154bc:	401f      	ands	r7, r3
 80154be:	3b1e      	subs	r3, #30
 80154c0:	40bb      	lsls	r3, r7
 80154c2:	9902      	ldr	r1, [sp, #8]
 80154c4:	0092      	lsls	r2, r2, #2
 80154c6:	5852      	ldr	r2, [r2, r1]
 80154c8:	421a      	tst	r2, r3
 80154ca:	d001      	beq.n	80154d0 <__gethex+0x308>
 80154cc:	2302      	movs	r3, #2
 80154ce:	431c      	orrs	r4, r3
 80154d0:	9b00      	ldr	r3, [sp, #0]
 80154d2:	0031      	movs	r1, r6
 80154d4:	1b9b      	subs	r3, r3, r6
 80154d6:	2602      	movs	r6, #2
 80154d8:	0028      	movs	r0, r5
 80154da:	9300      	str	r3, [sp, #0]
 80154dc:	f7ff fe0c 	bl	80150f8 <rshift>
 80154e0:	9b01      	ldr	r3, [sp, #4]
 80154e2:	685f      	ldr	r7, [r3, #4]
 80154e4:	2c00      	cmp	r4, #0
 80154e6:	d03f      	beq.n	8015568 <__gethex+0x3a0>
 80154e8:	9b01      	ldr	r3, [sp, #4]
 80154ea:	68db      	ldr	r3, [r3, #12]
 80154ec:	2b02      	cmp	r3, #2
 80154ee:	d010      	beq.n	8015512 <__gethex+0x34a>
 80154f0:	2b03      	cmp	r3, #3
 80154f2:	d012      	beq.n	801551a <__gethex+0x352>
 80154f4:	2b01      	cmp	r3, #1
 80154f6:	d106      	bne.n	8015506 <__gethex+0x33e>
 80154f8:	07a2      	lsls	r2, r4, #30
 80154fa:	d504      	bpl.n	8015506 <__gethex+0x33e>
 80154fc:	9a02      	ldr	r2, [sp, #8]
 80154fe:	6812      	ldr	r2, [r2, #0]
 8015500:	4314      	orrs	r4, r2
 8015502:	421c      	tst	r4, r3
 8015504:	d10c      	bne.n	8015520 <__gethex+0x358>
 8015506:	2310      	movs	r3, #16
 8015508:	e02d      	b.n	8015566 <__gethex+0x39e>
 801550a:	2401      	movs	r4, #1
 801550c:	e7d4      	b.n	80154b8 <__gethex+0x2f0>
 801550e:	2601      	movs	r6, #1
 8015510:	e7e8      	b.n	80154e4 <__gethex+0x31c>
 8015512:	2301      	movs	r3, #1
 8015514:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 8015516:	1a9b      	subs	r3, r3, r2
 8015518:	930f      	str	r3, [sp, #60]	@ 0x3c
 801551a:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 801551c:	2b00      	cmp	r3, #0
 801551e:	d0f2      	beq.n	8015506 <__gethex+0x33e>
 8015520:	692b      	ldr	r3, [r5, #16]
 8015522:	2000      	movs	r0, #0
 8015524:	9302      	str	r3, [sp, #8]
 8015526:	009b      	lsls	r3, r3, #2
 8015528:	9304      	str	r3, [sp, #16]
 801552a:	002b      	movs	r3, r5
 801552c:	9a04      	ldr	r2, [sp, #16]
 801552e:	3314      	adds	r3, #20
 8015530:	1899      	adds	r1, r3, r2
 8015532:	681a      	ldr	r2, [r3, #0]
 8015534:	1c54      	adds	r4, r2, #1
 8015536:	d01c      	beq.n	8015572 <__gethex+0x3aa>
 8015538:	3201      	adds	r2, #1
 801553a:	601a      	str	r2, [r3, #0]
 801553c:	002b      	movs	r3, r5
 801553e:	3314      	adds	r3, #20
 8015540:	2e02      	cmp	r6, #2
 8015542:	d13f      	bne.n	80155c4 <__gethex+0x3fc>
 8015544:	9a01      	ldr	r2, [sp, #4]
 8015546:	9900      	ldr	r1, [sp, #0]
 8015548:	6812      	ldr	r2, [r2, #0]
 801554a:	3a01      	subs	r2, #1
 801554c:	428a      	cmp	r2, r1
 801554e:	d109      	bne.n	8015564 <__gethex+0x39c>
 8015550:	000a      	movs	r2, r1
 8015552:	201f      	movs	r0, #31
 8015554:	4010      	ands	r0, r2
 8015556:	2201      	movs	r2, #1
 8015558:	4082      	lsls	r2, r0
 801555a:	1149      	asrs	r1, r1, #5
 801555c:	0089      	lsls	r1, r1, #2
 801555e:	58cb      	ldr	r3, [r1, r3]
 8015560:	4213      	tst	r3, r2
 8015562:	d13d      	bne.n	80155e0 <__gethex+0x418>
 8015564:	2320      	movs	r3, #32
 8015566:	431e      	orrs	r6, r3
 8015568:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 801556a:	601d      	str	r5, [r3, #0]
 801556c:	9b07      	ldr	r3, [sp, #28]
 801556e:	601f      	str	r7, [r3, #0]
 8015570:	e6b4      	b.n	80152dc <__gethex+0x114>
 8015572:	c301      	stmia	r3!, {r0}
 8015574:	4299      	cmp	r1, r3
 8015576:	d8dc      	bhi.n	8015532 <__gethex+0x36a>
 8015578:	68ab      	ldr	r3, [r5, #8]
 801557a:	9a02      	ldr	r2, [sp, #8]
 801557c:	429a      	cmp	r2, r3
 801557e:	db18      	blt.n	80155b2 <__gethex+0x3ea>
 8015580:	6869      	ldr	r1, [r5, #4]
 8015582:	9803      	ldr	r0, [sp, #12]
 8015584:	3101      	adds	r1, #1
 8015586:	f000 f9df 	bl	8015948 <_Balloc>
 801558a:	1e04      	subs	r4, r0, #0
 801558c:	d104      	bne.n	8015598 <__gethex+0x3d0>
 801558e:	0022      	movs	r2, r4
 8015590:	2184      	movs	r1, #132	@ 0x84
 8015592:	4b1d      	ldr	r3, [pc, #116]	@ (8015608 <__gethex+0x440>)
 8015594:	481d      	ldr	r0, [pc, #116]	@ (801560c <__gethex+0x444>)
 8015596:	e6c4      	b.n	8015322 <__gethex+0x15a>
 8015598:	0029      	movs	r1, r5
 801559a:	692a      	ldr	r2, [r5, #16]
 801559c:	310c      	adds	r1, #12
 801559e:	3202      	adds	r2, #2
 80155a0:	0092      	lsls	r2, r2, #2
 80155a2:	300c      	adds	r0, #12
 80155a4:	f7fe feba 	bl	801431c <memcpy>
 80155a8:	0029      	movs	r1, r5
 80155aa:	9803      	ldr	r0, [sp, #12]
 80155ac:	f000 fa10 	bl	80159d0 <_Bfree>
 80155b0:	0025      	movs	r5, r4
 80155b2:	692b      	ldr	r3, [r5, #16]
 80155b4:	1c5a      	adds	r2, r3, #1
 80155b6:	612a      	str	r2, [r5, #16]
 80155b8:	2201      	movs	r2, #1
 80155ba:	3304      	adds	r3, #4
 80155bc:	009b      	lsls	r3, r3, #2
 80155be:	18eb      	adds	r3, r5, r3
 80155c0:	605a      	str	r2, [r3, #4]
 80155c2:	e7bb      	b.n	801553c <__gethex+0x374>
 80155c4:	692a      	ldr	r2, [r5, #16]
 80155c6:	9902      	ldr	r1, [sp, #8]
 80155c8:	428a      	cmp	r2, r1
 80155ca:	dd0b      	ble.n	80155e4 <__gethex+0x41c>
 80155cc:	2101      	movs	r1, #1
 80155ce:	0028      	movs	r0, r5
 80155d0:	f7ff fd92 	bl	80150f8 <rshift>
 80155d4:	9b01      	ldr	r3, [sp, #4]
 80155d6:	3701      	adds	r7, #1
 80155d8:	689b      	ldr	r3, [r3, #8]
 80155da:	42bb      	cmp	r3, r7
 80155dc:	da00      	bge.n	80155e0 <__gethex+0x418>
 80155de:	e6df      	b.n	80153a0 <__gethex+0x1d8>
 80155e0:	2601      	movs	r6, #1
 80155e2:	e7bf      	b.n	8015564 <__gethex+0x39c>
 80155e4:	221f      	movs	r2, #31
 80155e6:	9c00      	ldr	r4, [sp, #0]
 80155e8:	9900      	ldr	r1, [sp, #0]
 80155ea:	4014      	ands	r4, r2
 80155ec:	4211      	tst	r1, r2
 80155ee:	d0f7      	beq.n	80155e0 <__gethex+0x418>
 80155f0:	9a04      	ldr	r2, [sp, #16]
 80155f2:	189b      	adds	r3, r3, r2
 80155f4:	3b04      	subs	r3, #4
 80155f6:	6818      	ldr	r0, [r3, #0]
 80155f8:	f000 fa9e 	bl	8015b38 <__hi0bits>
 80155fc:	2320      	movs	r3, #32
 80155fe:	1b1b      	subs	r3, r3, r4
 8015600:	4298      	cmp	r0, r3
 8015602:	dbe3      	blt.n	80155cc <__gethex+0x404>
 8015604:	e7ec      	b.n	80155e0 <__gethex+0x418>
 8015606:	46c0      	nop			@ (mov r8, r8)
 8015608:	0801754c 	.word	0x0801754c
 801560c:	0801755d 	.word	0x0801755d

08015610 <L_shift>:
 8015610:	2308      	movs	r3, #8
 8015612:	b570      	push	{r4, r5, r6, lr}
 8015614:	2520      	movs	r5, #32
 8015616:	1a9a      	subs	r2, r3, r2
 8015618:	0092      	lsls	r2, r2, #2
 801561a:	1aad      	subs	r5, r5, r2
 801561c:	6843      	ldr	r3, [r0, #4]
 801561e:	6804      	ldr	r4, [r0, #0]
 8015620:	001e      	movs	r6, r3
 8015622:	40ae      	lsls	r6, r5
 8015624:	40d3      	lsrs	r3, r2
 8015626:	4334      	orrs	r4, r6
 8015628:	6004      	str	r4, [r0, #0]
 801562a:	6043      	str	r3, [r0, #4]
 801562c:	3004      	adds	r0, #4
 801562e:	4288      	cmp	r0, r1
 8015630:	d3f4      	bcc.n	801561c <L_shift+0xc>
 8015632:	bd70      	pop	{r4, r5, r6, pc}

08015634 <__match>:
 8015634:	b530      	push	{r4, r5, lr}
 8015636:	6803      	ldr	r3, [r0, #0]
 8015638:	780c      	ldrb	r4, [r1, #0]
 801563a:	3301      	adds	r3, #1
 801563c:	2c00      	cmp	r4, #0
 801563e:	d102      	bne.n	8015646 <__match+0x12>
 8015640:	6003      	str	r3, [r0, #0]
 8015642:	2001      	movs	r0, #1
 8015644:	bd30      	pop	{r4, r5, pc}
 8015646:	781a      	ldrb	r2, [r3, #0]
 8015648:	0015      	movs	r5, r2
 801564a:	3d41      	subs	r5, #65	@ 0x41
 801564c:	2d19      	cmp	r5, #25
 801564e:	d800      	bhi.n	8015652 <__match+0x1e>
 8015650:	3220      	adds	r2, #32
 8015652:	3101      	adds	r1, #1
 8015654:	42a2      	cmp	r2, r4
 8015656:	d0ef      	beq.n	8015638 <__match+0x4>
 8015658:	2000      	movs	r0, #0
 801565a:	e7f3      	b.n	8015644 <__match+0x10>

0801565c <__hexnan>:
 801565c:	b5f0      	push	{r4, r5, r6, r7, lr}
 801565e:	680b      	ldr	r3, [r1, #0]
 8015660:	b08b      	sub	sp, #44	@ 0x2c
 8015662:	9201      	str	r2, [sp, #4]
 8015664:	9901      	ldr	r1, [sp, #4]
 8015666:	115a      	asrs	r2, r3, #5
 8015668:	0092      	lsls	r2, r2, #2
 801566a:	188a      	adds	r2, r1, r2
 801566c:	9202      	str	r2, [sp, #8]
 801566e:	0019      	movs	r1, r3
 8015670:	221f      	movs	r2, #31
 8015672:	4011      	ands	r1, r2
 8015674:	9008      	str	r0, [sp, #32]
 8015676:	9106      	str	r1, [sp, #24]
 8015678:	4213      	tst	r3, r2
 801567a:	d002      	beq.n	8015682 <__hexnan+0x26>
 801567c:	9b02      	ldr	r3, [sp, #8]
 801567e:	3304      	adds	r3, #4
 8015680:	9302      	str	r3, [sp, #8]
 8015682:	9b02      	ldr	r3, [sp, #8]
 8015684:	2500      	movs	r5, #0
 8015686:	1f1f      	subs	r7, r3, #4
 8015688:	003e      	movs	r6, r7
 801568a:	003c      	movs	r4, r7
 801568c:	9b08      	ldr	r3, [sp, #32]
 801568e:	603d      	str	r5, [r7, #0]
 8015690:	681b      	ldr	r3, [r3, #0]
 8015692:	9507      	str	r5, [sp, #28]
 8015694:	9305      	str	r3, [sp, #20]
 8015696:	9503      	str	r5, [sp, #12]
 8015698:	9b05      	ldr	r3, [sp, #20]
 801569a:	3301      	adds	r3, #1
 801569c:	9309      	str	r3, [sp, #36]	@ 0x24
 801569e:	9b05      	ldr	r3, [sp, #20]
 80156a0:	785b      	ldrb	r3, [r3, #1]
 80156a2:	9304      	str	r3, [sp, #16]
 80156a4:	2b00      	cmp	r3, #0
 80156a6:	d028      	beq.n	80156fa <__hexnan+0x9e>
 80156a8:	9804      	ldr	r0, [sp, #16]
 80156aa:	f7ff fd78 	bl	801519e <__hexdig_fun>
 80156ae:	2800      	cmp	r0, #0
 80156b0:	d155      	bne.n	801575e <__hexnan+0x102>
 80156b2:	9b04      	ldr	r3, [sp, #16]
 80156b4:	2b20      	cmp	r3, #32
 80156b6:	d819      	bhi.n	80156ec <__hexnan+0x90>
 80156b8:	9b03      	ldr	r3, [sp, #12]
 80156ba:	9a07      	ldr	r2, [sp, #28]
 80156bc:	4293      	cmp	r3, r2
 80156be:	dd12      	ble.n	80156e6 <__hexnan+0x8a>
 80156c0:	42b4      	cmp	r4, r6
 80156c2:	d206      	bcs.n	80156d2 <__hexnan+0x76>
 80156c4:	2d07      	cmp	r5, #7
 80156c6:	dc04      	bgt.n	80156d2 <__hexnan+0x76>
 80156c8:	002a      	movs	r2, r5
 80156ca:	0031      	movs	r1, r6
 80156cc:	0020      	movs	r0, r4
 80156ce:	f7ff ff9f 	bl	8015610 <L_shift>
 80156d2:	9b01      	ldr	r3, [sp, #4]
 80156d4:	2508      	movs	r5, #8
 80156d6:	429c      	cmp	r4, r3
 80156d8:	d905      	bls.n	80156e6 <__hexnan+0x8a>
 80156da:	1f26      	subs	r6, r4, #4
 80156dc:	2500      	movs	r5, #0
 80156de:	0034      	movs	r4, r6
 80156e0:	9b03      	ldr	r3, [sp, #12]
 80156e2:	6035      	str	r5, [r6, #0]
 80156e4:	9307      	str	r3, [sp, #28]
 80156e6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80156e8:	9305      	str	r3, [sp, #20]
 80156ea:	e7d5      	b.n	8015698 <__hexnan+0x3c>
 80156ec:	9b04      	ldr	r3, [sp, #16]
 80156ee:	2b29      	cmp	r3, #41	@ 0x29
 80156f0:	d15a      	bne.n	80157a8 <__hexnan+0x14c>
 80156f2:	9b05      	ldr	r3, [sp, #20]
 80156f4:	9a08      	ldr	r2, [sp, #32]
 80156f6:	3302      	adds	r3, #2
 80156f8:	6013      	str	r3, [r2, #0]
 80156fa:	9b03      	ldr	r3, [sp, #12]
 80156fc:	2b00      	cmp	r3, #0
 80156fe:	d053      	beq.n	80157a8 <__hexnan+0x14c>
 8015700:	42b4      	cmp	r4, r6
 8015702:	d206      	bcs.n	8015712 <__hexnan+0xb6>
 8015704:	2d07      	cmp	r5, #7
 8015706:	dc04      	bgt.n	8015712 <__hexnan+0xb6>
 8015708:	002a      	movs	r2, r5
 801570a:	0031      	movs	r1, r6
 801570c:	0020      	movs	r0, r4
 801570e:	f7ff ff7f 	bl	8015610 <L_shift>
 8015712:	9b01      	ldr	r3, [sp, #4]
 8015714:	429c      	cmp	r4, r3
 8015716:	d936      	bls.n	8015786 <__hexnan+0x12a>
 8015718:	001a      	movs	r2, r3
 801571a:	0023      	movs	r3, r4
 801571c:	cb02      	ldmia	r3!, {r1}
 801571e:	c202      	stmia	r2!, {r1}
 8015720:	429f      	cmp	r7, r3
 8015722:	d2fb      	bcs.n	801571c <__hexnan+0xc0>
 8015724:	9b02      	ldr	r3, [sp, #8]
 8015726:	1c62      	adds	r2, r4, #1
 8015728:	1ed9      	subs	r1, r3, #3
 801572a:	2304      	movs	r3, #4
 801572c:	4291      	cmp	r1, r2
 801572e:	d305      	bcc.n	801573c <__hexnan+0xe0>
 8015730:	9b02      	ldr	r3, [sp, #8]
 8015732:	3b04      	subs	r3, #4
 8015734:	1b1b      	subs	r3, r3, r4
 8015736:	089b      	lsrs	r3, r3, #2
 8015738:	3301      	adds	r3, #1
 801573a:	009b      	lsls	r3, r3, #2
 801573c:	9a01      	ldr	r2, [sp, #4]
 801573e:	18d3      	adds	r3, r2, r3
 8015740:	2200      	movs	r2, #0
 8015742:	c304      	stmia	r3!, {r2}
 8015744:	429f      	cmp	r7, r3
 8015746:	d2fc      	bcs.n	8015742 <__hexnan+0xe6>
 8015748:	683b      	ldr	r3, [r7, #0]
 801574a:	2b00      	cmp	r3, #0
 801574c:	d104      	bne.n	8015758 <__hexnan+0xfc>
 801574e:	9b01      	ldr	r3, [sp, #4]
 8015750:	429f      	cmp	r7, r3
 8015752:	d127      	bne.n	80157a4 <__hexnan+0x148>
 8015754:	2301      	movs	r3, #1
 8015756:	603b      	str	r3, [r7, #0]
 8015758:	2005      	movs	r0, #5
 801575a:	b00b      	add	sp, #44	@ 0x2c
 801575c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 801575e:	9b03      	ldr	r3, [sp, #12]
 8015760:	3501      	adds	r5, #1
 8015762:	3301      	adds	r3, #1
 8015764:	9303      	str	r3, [sp, #12]
 8015766:	2d08      	cmp	r5, #8
 8015768:	dd06      	ble.n	8015778 <__hexnan+0x11c>
 801576a:	9b01      	ldr	r3, [sp, #4]
 801576c:	429c      	cmp	r4, r3
 801576e:	d9ba      	bls.n	80156e6 <__hexnan+0x8a>
 8015770:	2300      	movs	r3, #0
 8015772:	2501      	movs	r5, #1
 8015774:	3c04      	subs	r4, #4
 8015776:	6023      	str	r3, [r4, #0]
 8015778:	220f      	movs	r2, #15
 801577a:	6823      	ldr	r3, [r4, #0]
 801577c:	4010      	ands	r0, r2
 801577e:	011b      	lsls	r3, r3, #4
 8015780:	4303      	orrs	r3, r0
 8015782:	6023      	str	r3, [r4, #0]
 8015784:	e7af      	b.n	80156e6 <__hexnan+0x8a>
 8015786:	9b06      	ldr	r3, [sp, #24]
 8015788:	2b00      	cmp	r3, #0
 801578a:	d0dd      	beq.n	8015748 <__hexnan+0xec>
 801578c:	2320      	movs	r3, #32
 801578e:	9a06      	ldr	r2, [sp, #24]
 8015790:	9902      	ldr	r1, [sp, #8]
 8015792:	1a9b      	subs	r3, r3, r2
 8015794:	2201      	movs	r2, #1
 8015796:	4252      	negs	r2, r2
 8015798:	40da      	lsrs	r2, r3
 801579a:	3904      	subs	r1, #4
 801579c:	680b      	ldr	r3, [r1, #0]
 801579e:	4013      	ands	r3, r2
 80157a0:	600b      	str	r3, [r1, #0]
 80157a2:	e7d1      	b.n	8015748 <__hexnan+0xec>
 80157a4:	3f04      	subs	r7, #4
 80157a6:	e7cf      	b.n	8015748 <__hexnan+0xec>
 80157a8:	2004      	movs	r0, #4
 80157aa:	e7d6      	b.n	801575a <__hexnan+0xfe>

080157ac <malloc>:
 80157ac:	b510      	push	{r4, lr}
 80157ae:	4b03      	ldr	r3, [pc, #12]	@ (80157bc <malloc+0x10>)
 80157b0:	0001      	movs	r1, r0
 80157b2:	6818      	ldr	r0, [r3, #0]
 80157b4:	f000 f826 	bl	8015804 <_malloc_r>
 80157b8:	bd10      	pop	{r4, pc}
 80157ba:	46c0      	nop			@ (mov r8, r8)
 80157bc:	20000194 	.word	0x20000194

080157c0 <sbrk_aligned>:
 80157c0:	b570      	push	{r4, r5, r6, lr}
 80157c2:	4e0f      	ldr	r6, [pc, #60]	@ (8015800 <sbrk_aligned+0x40>)
 80157c4:	000d      	movs	r5, r1
 80157c6:	6831      	ldr	r1, [r6, #0]
 80157c8:	0004      	movs	r4, r0
 80157ca:	2900      	cmp	r1, #0
 80157cc:	d102      	bne.n	80157d4 <sbrk_aligned+0x14>
 80157ce:	f000 ffbd 	bl	801674c <_sbrk_r>
 80157d2:	6030      	str	r0, [r6, #0]
 80157d4:	0029      	movs	r1, r5
 80157d6:	0020      	movs	r0, r4
 80157d8:	f000 ffb8 	bl	801674c <_sbrk_r>
 80157dc:	1c43      	adds	r3, r0, #1
 80157de:	d103      	bne.n	80157e8 <sbrk_aligned+0x28>
 80157e0:	2501      	movs	r5, #1
 80157e2:	426d      	negs	r5, r5
 80157e4:	0028      	movs	r0, r5
 80157e6:	bd70      	pop	{r4, r5, r6, pc}
 80157e8:	2303      	movs	r3, #3
 80157ea:	1cc5      	adds	r5, r0, #3
 80157ec:	439d      	bics	r5, r3
 80157ee:	42a8      	cmp	r0, r5
 80157f0:	d0f8      	beq.n	80157e4 <sbrk_aligned+0x24>
 80157f2:	1a29      	subs	r1, r5, r0
 80157f4:	0020      	movs	r0, r4
 80157f6:	f000 ffa9 	bl	801674c <_sbrk_r>
 80157fa:	3001      	adds	r0, #1
 80157fc:	d1f2      	bne.n	80157e4 <sbrk_aligned+0x24>
 80157fe:	e7ef      	b.n	80157e0 <sbrk_aligned+0x20>
 8015800:	20000fdc 	.word	0x20000fdc

08015804 <_malloc_r>:
 8015804:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8015806:	2203      	movs	r2, #3
 8015808:	1ccb      	adds	r3, r1, #3
 801580a:	4393      	bics	r3, r2
 801580c:	3308      	adds	r3, #8
 801580e:	0005      	movs	r5, r0
 8015810:	001f      	movs	r7, r3
 8015812:	2b0c      	cmp	r3, #12
 8015814:	d234      	bcs.n	8015880 <_malloc_r+0x7c>
 8015816:	270c      	movs	r7, #12
 8015818:	42b9      	cmp	r1, r7
 801581a:	d833      	bhi.n	8015884 <_malloc_r+0x80>
 801581c:	0028      	movs	r0, r5
 801581e:	f000 f883 	bl	8015928 <__malloc_lock>
 8015822:	4e37      	ldr	r6, [pc, #220]	@ (8015900 <_malloc_r+0xfc>)
 8015824:	6833      	ldr	r3, [r6, #0]
 8015826:	001c      	movs	r4, r3
 8015828:	2c00      	cmp	r4, #0
 801582a:	d12f      	bne.n	801588c <_malloc_r+0x88>
 801582c:	0039      	movs	r1, r7
 801582e:	0028      	movs	r0, r5
 8015830:	f7ff ffc6 	bl	80157c0 <sbrk_aligned>
 8015834:	0004      	movs	r4, r0
 8015836:	1c43      	adds	r3, r0, #1
 8015838:	d15f      	bne.n	80158fa <_malloc_r+0xf6>
 801583a:	6834      	ldr	r4, [r6, #0]
 801583c:	9400      	str	r4, [sp, #0]
 801583e:	9b00      	ldr	r3, [sp, #0]
 8015840:	2b00      	cmp	r3, #0
 8015842:	d14a      	bne.n	80158da <_malloc_r+0xd6>
 8015844:	2c00      	cmp	r4, #0
 8015846:	d052      	beq.n	80158ee <_malloc_r+0xea>
 8015848:	6823      	ldr	r3, [r4, #0]
 801584a:	0028      	movs	r0, r5
 801584c:	18e3      	adds	r3, r4, r3
 801584e:	9900      	ldr	r1, [sp, #0]
 8015850:	9301      	str	r3, [sp, #4]
 8015852:	f000 ff7b 	bl	801674c <_sbrk_r>
 8015856:	9b01      	ldr	r3, [sp, #4]
 8015858:	4283      	cmp	r3, r0
 801585a:	d148      	bne.n	80158ee <_malloc_r+0xea>
 801585c:	6823      	ldr	r3, [r4, #0]
 801585e:	0028      	movs	r0, r5
 8015860:	1aff      	subs	r7, r7, r3
 8015862:	0039      	movs	r1, r7
 8015864:	f7ff ffac 	bl	80157c0 <sbrk_aligned>
 8015868:	3001      	adds	r0, #1
 801586a:	d040      	beq.n	80158ee <_malloc_r+0xea>
 801586c:	6823      	ldr	r3, [r4, #0]
 801586e:	19db      	adds	r3, r3, r7
 8015870:	6023      	str	r3, [r4, #0]
 8015872:	6833      	ldr	r3, [r6, #0]
 8015874:	685a      	ldr	r2, [r3, #4]
 8015876:	2a00      	cmp	r2, #0
 8015878:	d133      	bne.n	80158e2 <_malloc_r+0xde>
 801587a:	9b00      	ldr	r3, [sp, #0]
 801587c:	6033      	str	r3, [r6, #0]
 801587e:	e019      	b.n	80158b4 <_malloc_r+0xb0>
 8015880:	2b00      	cmp	r3, #0
 8015882:	dac9      	bge.n	8015818 <_malloc_r+0x14>
 8015884:	230c      	movs	r3, #12
 8015886:	602b      	str	r3, [r5, #0]
 8015888:	2000      	movs	r0, #0
 801588a:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 801588c:	6821      	ldr	r1, [r4, #0]
 801588e:	1bc9      	subs	r1, r1, r7
 8015890:	d420      	bmi.n	80158d4 <_malloc_r+0xd0>
 8015892:	290b      	cmp	r1, #11
 8015894:	d90a      	bls.n	80158ac <_malloc_r+0xa8>
 8015896:	19e2      	adds	r2, r4, r7
 8015898:	6027      	str	r7, [r4, #0]
 801589a:	42a3      	cmp	r3, r4
 801589c:	d104      	bne.n	80158a8 <_malloc_r+0xa4>
 801589e:	6032      	str	r2, [r6, #0]
 80158a0:	6863      	ldr	r3, [r4, #4]
 80158a2:	6011      	str	r1, [r2, #0]
 80158a4:	6053      	str	r3, [r2, #4]
 80158a6:	e005      	b.n	80158b4 <_malloc_r+0xb0>
 80158a8:	605a      	str	r2, [r3, #4]
 80158aa:	e7f9      	b.n	80158a0 <_malloc_r+0x9c>
 80158ac:	6862      	ldr	r2, [r4, #4]
 80158ae:	42a3      	cmp	r3, r4
 80158b0:	d10e      	bne.n	80158d0 <_malloc_r+0xcc>
 80158b2:	6032      	str	r2, [r6, #0]
 80158b4:	0028      	movs	r0, r5
 80158b6:	f000 f83f 	bl	8015938 <__malloc_unlock>
 80158ba:	0020      	movs	r0, r4
 80158bc:	2207      	movs	r2, #7
 80158be:	300b      	adds	r0, #11
 80158c0:	1d23      	adds	r3, r4, #4
 80158c2:	4390      	bics	r0, r2
 80158c4:	1ac2      	subs	r2, r0, r3
 80158c6:	4298      	cmp	r0, r3
 80158c8:	d0df      	beq.n	801588a <_malloc_r+0x86>
 80158ca:	1a1b      	subs	r3, r3, r0
 80158cc:	50a3      	str	r3, [r4, r2]
 80158ce:	e7dc      	b.n	801588a <_malloc_r+0x86>
 80158d0:	605a      	str	r2, [r3, #4]
 80158d2:	e7ef      	b.n	80158b4 <_malloc_r+0xb0>
 80158d4:	0023      	movs	r3, r4
 80158d6:	6864      	ldr	r4, [r4, #4]
 80158d8:	e7a6      	b.n	8015828 <_malloc_r+0x24>
 80158da:	9c00      	ldr	r4, [sp, #0]
 80158dc:	6863      	ldr	r3, [r4, #4]
 80158de:	9300      	str	r3, [sp, #0]
 80158e0:	e7ad      	b.n	801583e <_malloc_r+0x3a>
 80158e2:	001a      	movs	r2, r3
 80158e4:	685b      	ldr	r3, [r3, #4]
 80158e6:	42a3      	cmp	r3, r4
 80158e8:	d1fb      	bne.n	80158e2 <_malloc_r+0xde>
 80158ea:	2300      	movs	r3, #0
 80158ec:	e7da      	b.n	80158a4 <_malloc_r+0xa0>
 80158ee:	230c      	movs	r3, #12
 80158f0:	0028      	movs	r0, r5
 80158f2:	602b      	str	r3, [r5, #0]
 80158f4:	f000 f820 	bl	8015938 <__malloc_unlock>
 80158f8:	e7c6      	b.n	8015888 <_malloc_r+0x84>
 80158fa:	6007      	str	r7, [r0, #0]
 80158fc:	e7da      	b.n	80158b4 <_malloc_r+0xb0>
 80158fe:	46c0      	nop			@ (mov r8, r8)
 8015900:	20000fe0 	.word	0x20000fe0

08015904 <__ascii_mbtowc>:
 8015904:	b082      	sub	sp, #8
 8015906:	2900      	cmp	r1, #0
 8015908:	d100      	bne.n	801590c <__ascii_mbtowc+0x8>
 801590a:	a901      	add	r1, sp, #4
 801590c:	1e10      	subs	r0, r2, #0
 801590e:	d006      	beq.n	801591e <__ascii_mbtowc+0x1a>
 8015910:	2b00      	cmp	r3, #0
 8015912:	d006      	beq.n	8015922 <__ascii_mbtowc+0x1e>
 8015914:	7813      	ldrb	r3, [r2, #0]
 8015916:	600b      	str	r3, [r1, #0]
 8015918:	7810      	ldrb	r0, [r2, #0]
 801591a:	1e43      	subs	r3, r0, #1
 801591c:	4198      	sbcs	r0, r3
 801591e:	b002      	add	sp, #8
 8015920:	4770      	bx	lr
 8015922:	2002      	movs	r0, #2
 8015924:	4240      	negs	r0, r0
 8015926:	e7fa      	b.n	801591e <__ascii_mbtowc+0x1a>

08015928 <__malloc_lock>:
 8015928:	b510      	push	{r4, lr}
 801592a:	4802      	ldr	r0, [pc, #8]	@ (8015934 <__malloc_lock+0xc>)
 801592c:	f7fe fce1 	bl	80142f2 <__retarget_lock_acquire_recursive>
 8015930:	bd10      	pop	{r4, pc}
 8015932:	46c0      	nop			@ (mov r8, r8)
 8015934:	20000fd8 	.word	0x20000fd8

08015938 <__malloc_unlock>:
 8015938:	b510      	push	{r4, lr}
 801593a:	4802      	ldr	r0, [pc, #8]	@ (8015944 <__malloc_unlock+0xc>)
 801593c:	f7fe fcda 	bl	80142f4 <__retarget_lock_release_recursive>
 8015940:	bd10      	pop	{r4, pc}
 8015942:	46c0      	nop			@ (mov r8, r8)
 8015944:	20000fd8 	.word	0x20000fd8

08015948 <_Balloc>:
 8015948:	b570      	push	{r4, r5, r6, lr}
 801594a:	69c5      	ldr	r5, [r0, #28]
 801594c:	0006      	movs	r6, r0
 801594e:	000c      	movs	r4, r1
 8015950:	2d00      	cmp	r5, #0
 8015952:	d10e      	bne.n	8015972 <_Balloc+0x2a>
 8015954:	2010      	movs	r0, #16
 8015956:	f7ff ff29 	bl	80157ac <malloc>
 801595a:	1e02      	subs	r2, r0, #0
 801595c:	61f0      	str	r0, [r6, #28]
 801595e:	d104      	bne.n	801596a <_Balloc+0x22>
 8015960:	216b      	movs	r1, #107	@ 0x6b
 8015962:	4b19      	ldr	r3, [pc, #100]	@ (80159c8 <_Balloc+0x80>)
 8015964:	4819      	ldr	r0, [pc, #100]	@ (80159cc <_Balloc+0x84>)
 8015966:	f7fe fce9 	bl	801433c <__assert_func>
 801596a:	6045      	str	r5, [r0, #4]
 801596c:	6085      	str	r5, [r0, #8]
 801596e:	6005      	str	r5, [r0, #0]
 8015970:	60c5      	str	r5, [r0, #12]
 8015972:	69f5      	ldr	r5, [r6, #28]
 8015974:	68eb      	ldr	r3, [r5, #12]
 8015976:	2b00      	cmp	r3, #0
 8015978:	d013      	beq.n	80159a2 <_Balloc+0x5a>
 801597a:	69f3      	ldr	r3, [r6, #28]
 801597c:	00a2      	lsls	r2, r4, #2
 801597e:	68db      	ldr	r3, [r3, #12]
 8015980:	189b      	adds	r3, r3, r2
 8015982:	6818      	ldr	r0, [r3, #0]
 8015984:	2800      	cmp	r0, #0
 8015986:	d118      	bne.n	80159ba <_Balloc+0x72>
 8015988:	2101      	movs	r1, #1
 801598a:	000d      	movs	r5, r1
 801598c:	40a5      	lsls	r5, r4
 801598e:	1d6a      	adds	r2, r5, #5
 8015990:	0030      	movs	r0, r6
 8015992:	0092      	lsls	r2, r2, #2
 8015994:	f000 fef3 	bl	801677e <_calloc_r>
 8015998:	2800      	cmp	r0, #0
 801599a:	d00c      	beq.n	80159b6 <_Balloc+0x6e>
 801599c:	6044      	str	r4, [r0, #4]
 801599e:	6085      	str	r5, [r0, #8]
 80159a0:	e00d      	b.n	80159be <_Balloc+0x76>
 80159a2:	2221      	movs	r2, #33	@ 0x21
 80159a4:	2104      	movs	r1, #4
 80159a6:	0030      	movs	r0, r6
 80159a8:	f000 fee9 	bl	801677e <_calloc_r>
 80159ac:	69f3      	ldr	r3, [r6, #28]
 80159ae:	60e8      	str	r0, [r5, #12]
 80159b0:	68db      	ldr	r3, [r3, #12]
 80159b2:	2b00      	cmp	r3, #0
 80159b4:	d1e1      	bne.n	801597a <_Balloc+0x32>
 80159b6:	2000      	movs	r0, #0
 80159b8:	bd70      	pop	{r4, r5, r6, pc}
 80159ba:	6802      	ldr	r2, [r0, #0]
 80159bc:	601a      	str	r2, [r3, #0]
 80159be:	2300      	movs	r3, #0
 80159c0:	6103      	str	r3, [r0, #16]
 80159c2:	60c3      	str	r3, [r0, #12]
 80159c4:	e7f8      	b.n	80159b8 <_Balloc+0x70>
 80159c6:	46c0      	nop			@ (mov r8, r8)
 80159c8:	080173da 	.word	0x080173da
 80159cc:	080175bd 	.word	0x080175bd

080159d0 <_Bfree>:
 80159d0:	b570      	push	{r4, r5, r6, lr}
 80159d2:	69c6      	ldr	r6, [r0, #28]
 80159d4:	0005      	movs	r5, r0
 80159d6:	000c      	movs	r4, r1
 80159d8:	2e00      	cmp	r6, #0
 80159da:	d10e      	bne.n	80159fa <_Bfree+0x2a>
 80159dc:	2010      	movs	r0, #16
 80159de:	f7ff fee5 	bl	80157ac <malloc>
 80159e2:	1e02      	subs	r2, r0, #0
 80159e4:	61e8      	str	r0, [r5, #28]
 80159e6:	d104      	bne.n	80159f2 <_Bfree+0x22>
 80159e8:	218f      	movs	r1, #143	@ 0x8f
 80159ea:	4b09      	ldr	r3, [pc, #36]	@ (8015a10 <_Bfree+0x40>)
 80159ec:	4809      	ldr	r0, [pc, #36]	@ (8015a14 <_Bfree+0x44>)
 80159ee:	f7fe fca5 	bl	801433c <__assert_func>
 80159f2:	6046      	str	r6, [r0, #4]
 80159f4:	6086      	str	r6, [r0, #8]
 80159f6:	6006      	str	r6, [r0, #0]
 80159f8:	60c6      	str	r6, [r0, #12]
 80159fa:	2c00      	cmp	r4, #0
 80159fc:	d007      	beq.n	8015a0e <_Bfree+0x3e>
 80159fe:	69eb      	ldr	r3, [r5, #28]
 8015a00:	6862      	ldr	r2, [r4, #4]
 8015a02:	68db      	ldr	r3, [r3, #12]
 8015a04:	0092      	lsls	r2, r2, #2
 8015a06:	189b      	adds	r3, r3, r2
 8015a08:	681a      	ldr	r2, [r3, #0]
 8015a0a:	6022      	str	r2, [r4, #0]
 8015a0c:	601c      	str	r4, [r3, #0]
 8015a0e:	bd70      	pop	{r4, r5, r6, pc}
 8015a10:	080173da 	.word	0x080173da
 8015a14:	080175bd 	.word	0x080175bd

08015a18 <__multadd>:
 8015a18:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8015a1a:	000f      	movs	r7, r1
 8015a1c:	9001      	str	r0, [sp, #4]
 8015a1e:	000c      	movs	r4, r1
 8015a20:	001e      	movs	r6, r3
 8015a22:	2000      	movs	r0, #0
 8015a24:	690d      	ldr	r5, [r1, #16]
 8015a26:	3714      	adds	r7, #20
 8015a28:	683b      	ldr	r3, [r7, #0]
 8015a2a:	3001      	adds	r0, #1
 8015a2c:	b299      	uxth	r1, r3
 8015a2e:	4351      	muls	r1, r2
 8015a30:	0c1b      	lsrs	r3, r3, #16
 8015a32:	4353      	muls	r3, r2
 8015a34:	1989      	adds	r1, r1, r6
 8015a36:	0c0e      	lsrs	r6, r1, #16
 8015a38:	199b      	adds	r3, r3, r6
 8015a3a:	0c1e      	lsrs	r6, r3, #16
 8015a3c:	b289      	uxth	r1, r1
 8015a3e:	041b      	lsls	r3, r3, #16
 8015a40:	185b      	adds	r3, r3, r1
 8015a42:	c708      	stmia	r7!, {r3}
 8015a44:	4285      	cmp	r5, r0
 8015a46:	dcef      	bgt.n	8015a28 <__multadd+0x10>
 8015a48:	2e00      	cmp	r6, #0
 8015a4a:	d022      	beq.n	8015a92 <__multadd+0x7a>
 8015a4c:	68a3      	ldr	r3, [r4, #8]
 8015a4e:	42ab      	cmp	r3, r5
 8015a50:	dc19      	bgt.n	8015a86 <__multadd+0x6e>
 8015a52:	6861      	ldr	r1, [r4, #4]
 8015a54:	9801      	ldr	r0, [sp, #4]
 8015a56:	3101      	adds	r1, #1
 8015a58:	f7ff ff76 	bl	8015948 <_Balloc>
 8015a5c:	1e07      	subs	r7, r0, #0
 8015a5e:	d105      	bne.n	8015a6c <__multadd+0x54>
 8015a60:	003a      	movs	r2, r7
 8015a62:	21ba      	movs	r1, #186	@ 0xba
 8015a64:	4b0c      	ldr	r3, [pc, #48]	@ (8015a98 <__multadd+0x80>)
 8015a66:	480d      	ldr	r0, [pc, #52]	@ (8015a9c <__multadd+0x84>)
 8015a68:	f7fe fc68 	bl	801433c <__assert_func>
 8015a6c:	0021      	movs	r1, r4
 8015a6e:	6922      	ldr	r2, [r4, #16]
 8015a70:	310c      	adds	r1, #12
 8015a72:	3202      	adds	r2, #2
 8015a74:	0092      	lsls	r2, r2, #2
 8015a76:	300c      	adds	r0, #12
 8015a78:	f7fe fc50 	bl	801431c <memcpy>
 8015a7c:	0021      	movs	r1, r4
 8015a7e:	9801      	ldr	r0, [sp, #4]
 8015a80:	f7ff ffa6 	bl	80159d0 <_Bfree>
 8015a84:	003c      	movs	r4, r7
 8015a86:	1d2b      	adds	r3, r5, #4
 8015a88:	009b      	lsls	r3, r3, #2
 8015a8a:	18e3      	adds	r3, r4, r3
 8015a8c:	3501      	adds	r5, #1
 8015a8e:	605e      	str	r6, [r3, #4]
 8015a90:	6125      	str	r5, [r4, #16]
 8015a92:	0020      	movs	r0, r4
 8015a94:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8015a96:	46c0      	nop			@ (mov r8, r8)
 8015a98:	0801754c 	.word	0x0801754c
 8015a9c:	080175bd 	.word	0x080175bd

08015aa0 <__s2b>:
 8015aa0:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8015aa2:	0007      	movs	r7, r0
 8015aa4:	0018      	movs	r0, r3
 8015aa6:	000c      	movs	r4, r1
 8015aa8:	3008      	adds	r0, #8
 8015aaa:	2109      	movs	r1, #9
 8015aac:	9301      	str	r3, [sp, #4]
 8015aae:	0015      	movs	r5, r2
 8015ab0:	f7ea fbd0 	bl	8000254 <__divsi3>
 8015ab4:	2301      	movs	r3, #1
 8015ab6:	2100      	movs	r1, #0
 8015ab8:	4283      	cmp	r3, r0
 8015aba:	db0a      	blt.n	8015ad2 <__s2b+0x32>
 8015abc:	0038      	movs	r0, r7
 8015abe:	f7ff ff43 	bl	8015948 <_Balloc>
 8015ac2:	1e01      	subs	r1, r0, #0
 8015ac4:	d108      	bne.n	8015ad8 <__s2b+0x38>
 8015ac6:	000a      	movs	r2, r1
 8015ac8:	4b19      	ldr	r3, [pc, #100]	@ (8015b30 <__s2b+0x90>)
 8015aca:	481a      	ldr	r0, [pc, #104]	@ (8015b34 <__s2b+0x94>)
 8015acc:	31d3      	adds	r1, #211	@ 0xd3
 8015ace:	f7fe fc35 	bl	801433c <__assert_func>
 8015ad2:	005b      	lsls	r3, r3, #1
 8015ad4:	3101      	adds	r1, #1
 8015ad6:	e7ef      	b.n	8015ab8 <__s2b+0x18>
 8015ad8:	9b08      	ldr	r3, [sp, #32]
 8015ada:	6143      	str	r3, [r0, #20]
 8015adc:	2301      	movs	r3, #1
 8015ade:	6103      	str	r3, [r0, #16]
 8015ae0:	2d09      	cmp	r5, #9
 8015ae2:	dd18      	ble.n	8015b16 <__s2b+0x76>
 8015ae4:	0023      	movs	r3, r4
 8015ae6:	3309      	adds	r3, #9
 8015ae8:	001e      	movs	r6, r3
 8015aea:	9300      	str	r3, [sp, #0]
 8015aec:	1964      	adds	r4, r4, r5
 8015aee:	7833      	ldrb	r3, [r6, #0]
 8015af0:	220a      	movs	r2, #10
 8015af2:	0038      	movs	r0, r7
 8015af4:	3b30      	subs	r3, #48	@ 0x30
 8015af6:	f7ff ff8f 	bl	8015a18 <__multadd>
 8015afa:	3601      	adds	r6, #1
 8015afc:	0001      	movs	r1, r0
 8015afe:	42a6      	cmp	r6, r4
 8015b00:	d1f5      	bne.n	8015aee <__s2b+0x4e>
 8015b02:	002c      	movs	r4, r5
 8015b04:	9b00      	ldr	r3, [sp, #0]
 8015b06:	3c08      	subs	r4, #8
 8015b08:	191c      	adds	r4, r3, r4
 8015b0a:	002e      	movs	r6, r5
 8015b0c:	9b01      	ldr	r3, [sp, #4]
 8015b0e:	429e      	cmp	r6, r3
 8015b10:	db04      	blt.n	8015b1c <__s2b+0x7c>
 8015b12:	0008      	movs	r0, r1
 8015b14:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8015b16:	2509      	movs	r5, #9
 8015b18:	340a      	adds	r4, #10
 8015b1a:	e7f6      	b.n	8015b0a <__s2b+0x6a>
 8015b1c:	1b63      	subs	r3, r4, r5
 8015b1e:	5d9b      	ldrb	r3, [r3, r6]
 8015b20:	220a      	movs	r2, #10
 8015b22:	0038      	movs	r0, r7
 8015b24:	3b30      	subs	r3, #48	@ 0x30
 8015b26:	f7ff ff77 	bl	8015a18 <__multadd>
 8015b2a:	3601      	adds	r6, #1
 8015b2c:	0001      	movs	r1, r0
 8015b2e:	e7ed      	b.n	8015b0c <__s2b+0x6c>
 8015b30:	0801754c 	.word	0x0801754c
 8015b34:	080175bd 	.word	0x080175bd

08015b38 <__hi0bits>:
 8015b38:	2280      	movs	r2, #128	@ 0x80
 8015b3a:	0003      	movs	r3, r0
 8015b3c:	0252      	lsls	r2, r2, #9
 8015b3e:	2000      	movs	r0, #0
 8015b40:	4293      	cmp	r3, r2
 8015b42:	d201      	bcs.n	8015b48 <__hi0bits+0x10>
 8015b44:	041b      	lsls	r3, r3, #16
 8015b46:	3010      	adds	r0, #16
 8015b48:	2280      	movs	r2, #128	@ 0x80
 8015b4a:	0452      	lsls	r2, r2, #17
 8015b4c:	4293      	cmp	r3, r2
 8015b4e:	d201      	bcs.n	8015b54 <__hi0bits+0x1c>
 8015b50:	3008      	adds	r0, #8
 8015b52:	021b      	lsls	r3, r3, #8
 8015b54:	2280      	movs	r2, #128	@ 0x80
 8015b56:	0552      	lsls	r2, r2, #21
 8015b58:	4293      	cmp	r3, r2
 8015b5a:	d201      	bcs.n	8015b60 <__hi0bits+0x28>
 8015b5c:	3004      	adds	r0, #4
 8015b5e:	011b      	lsls	r3, r3, #4
 8015b60:	2280      	movs	r2, #128	@ 0x80
 8015b62:	05d2      	lsls	r2, r2, #23
 8015b64:	4293      	cmp	r3, r2
 8015b66:	d201      	bcs.n	8015b6c <__hi0bits+0x34>
 8015b68:	3002      	adds	r0, #2
 8015b6a:	009b      	lsls	r3, r3, #2
 8015b6c:	2b00      	cmp	r3, #0
 8015b6e:	db03      	blt.n	8015b78 <__hi0bits+0x40>
 8015b70:	3001      	adds	r0, #1
 8015b72:	4213      	tst	r3, r2
 8015b74:	d100      	bne.n	8015b78 <__hi0bits+0x40>
 8015b76:	2020      	movs	r0, #32
 8015b78:	4770      	bx	lr

08015b7a <__lo0bits>:
 8015b7a:	6803      	ldr	r3, [r0, #0]
 8015b7c:	0001      	movs	r1, r0
 8015b7e:	2207      	movs	r2, #7
 8015b80:	0018      	movs	r0, r3
 8015b82:	4010      	ands	r0, r2
 8015b84:	4213      	tst	r3, r2
 8015b86:	d00d      	beq.n	8015ba4 <__lo0bits+0x2a>
 8015b88:	3a06      	subs	r2, #6
 8015b8a:	2000      	movs	r0, #0
 8015b8c:	4213      	tst	r3, r2
 8015b8e:	d105      	bne.n	8015b9c <__lo0bits+0x22>
 8015b90:	3002      	adds	r0, #2
 8015b92:	4203      	tst	r3, r0
 8015b94:	d003      	beq.n	8015b9e <__lo0bits+0x24>
 8015b96:	40d3      	lsrs	r3, r2
 8015b98:	0010      	movs	r0, r2
 8015b9a:	600b      	str	r3, [r1, #0]
 8015b9c:	4770      	bx	lr
 8015b9e:	089b      	lsrs	r3, r3, #2
 8015ba0:	600b      	str	r3, [r1, #0]
 8015ba2:	e7fb      	b.n	8015b9c <__lo0bits+0x22>
 8015ba4:	b29a      	uxth	r2, r3
 8015ba6:	2a00      	cmp	r2, #0
 8015ba8:	d101      	bne.n	8015bae <__lo0bits+0x34>
 8015baa:	2010      	movs	r0, #16
 8015bac:	0c1b      	lsrs	r3, r3, #16
 8015bae:	b2da      	uxtb	r2, r3
 8015bb0:	2a00      	cmp	r2, #0
 8015bb2:	d101      	bne.n	8015bb8 <__lo0bits+0x3e>
 8015bb4:	3008      	adds	r0, #8
 8015bb6:	0a1b      	lsrs	r3, r3, #8
 8015bb8:	071a      	lsls	r2, r3, #28
 8015bba:	d101      	bne.n	8015bc0 <__lo0bits+0x46>
 8015bbc:	3004      	adds	r0, #4
 8015bbe:	091b      	lsrs	r3, r3, #4
 8015bc0:	079a      	lsls	r2, r3, #30
 8015bc2:	d101      	bne.n	8015bc8 <__lo0bits+0x4e>
 8015bc4:	3002      	adds	r0, #2
 8015bc6:	089b      	lsrs	r3, r3, #2
 8015bc8:	07da      	lsls	r2, r3, #31
 8015bca:	d4e9      	bmi.n	8015ba0 <__lo0bits+0x26>
 8015bcc:	3001      	adds	r0, #1
 8015bce:	085b      	lsrs	r3, r3, #1
 8015bd0:	d1e6      	bne.n	8015ba0 <__lo0bits+0x26>
 8015bd2:	2020      	movs	r0, #32
 8015bd4:	e7e2      	b.n	8015b9c <__lo0bits+0x22>
	...

08015bd8 <__i2b>:
 8015bd8:	b510      	push	{r4, lr}
 8015bda:	000c      	movs	r4, r1
 8015bdc:	2101      	movs	r1, #1
 8015bde:	f7ff feb3 	bl	8015948 <_Balloc>
 8015be2:	2800      	cmp	r0, #0
 8015be4:	d107      	bne.n	8015bf6 <__i2b+0x1e>
 8015be6:	2146      	movs	r1, #70	@ 0x46
 8015be8:	4c05      	ldr	r4, [pc, #20]	@ (8015c00 <__i2b+0x28>)
 8015bea:	0002      	movs	r2, r0
 8015bec:	4b05      	ldr	r3, [pc, #20]	@ (8015c04 <__i2b+0x2c>)
 8015bee:	0020      	movs	r0, r4
 8015bf0:	31ff      	adds	r1, #255	@ 0xff
 8015bf2:	f7fe fba3 	bl	801433c <__assert_func>
 8015bf6:	2301      	movs	r3, #1
 8015bf8:	6144      	str	r4, [r0, #20]
 8015bfa:	6103      	str	r3, [r0, #16]
 8015bfc:	bd10      	pop	{r4, pc}
 8015bfe:	46c0      	nop			@ (mov r8, r8)
 8015c00:	080175bd 	.word	0x080175bd
 8015c04:	0801754c 	.word	0x0801754c

08015c08 <__multiply>:
 8015c08:	b5f0      	push	{r4, r5, r6, r7, lr}
 8015c0a:	0014      	movs	r4, r2
 8015c0c:	690a      	ldr	r2, [r1, #16]
 8015c0e:	6923      	ldr	r3, [r4, #16]
 8015c10:	000d      	movs	r5, r1
 8015c12:	b089      	sub	sp, #36	@ 0x24
 8015c14:	429a      	cmp	r2, r3
 8015c16:	db02      	blt.n	8015c1e <__multiply+0x16>
 8015c18:	0023      	movs	r3, r4
 8015c1a:	000c      	movs	r4, r1
 8015c1c:	001d      	movs	r5, r3
 8015c1e:	6927      	ldr	r7, [r4, #16]
 8015c20:	692e      	ldr	r6, [r5, #16]
 8015c22:	6861      	ldr	r1, [r4, #4]
 8015c24:	19bb      	adds	r3, r7, r6
 8015c26:	9300      	str	r3, [sp, #0]
 8015c28:	68a3      	ldr	r3, [r4, #8]
 8015c2a:	19ba      	adds	r2, r7, r6
 8015c2c:	4293      	cmp	r3, r2
 8015c2e:	da00      	bge.n	8015c32 <__multiply+0x2a>
 8015c30:	3101      	adds	r1, #1
 8015c32:	f7ff fe89 	bl	8015948 <_Balloc>
 8015c36:	4684      	mov	ip, r0
 8015c38:	2800      	cmp	r0, #0
 8015c3a:	d106      	bne.n	8015c4a <__multiply+0x42>
 8015c3c:	21b1      	movs	r1, #177	@ 0xb1
 8015c3e:	4662      	mov	r2, ip
 8015c40:	4b44      	ldr	r3, [pc, #272]	@ (8015d54 <__multiply+0x14c>)
 8015c42:	4845      	ldr	r0, [pc, #276]	@ (8015d58 <__multiply+0x150>)
 8015c44:	0049      	lsls	r1, r1, #1
 8015c46:	f7fe fb79 	bl	801433c <__assert_func>
 8015c4a:	0002      	movs	r2, r0
 8015c4c:	19bb      	adds	r3, r7, r6
 8015c4e:	3214      	adds	r2, #20
 8015c50:	009b      	lsls	r3, r3, #2
 8015c52:	18d3      	adds	r3, r2, r3
 8015c54:	9301      	str	r3, [sp, #4]
 8015c56:	2100      	movs	r1, #0
 8015c58:	0013      	movs	r3, r2
 8015c5a:	9801      	ldr	r0, [sp, #4]
 8015c5c:	4283      	cmp	r3, r0
 8015c5e:	d328      	bcc.n	8015cb2 <__multiply+0xaa>
 8015c60:	0023      	movs	r3, r4
 8015c62:	00bf      	lsls	r7, r7, #2
 8015c64:	3314      	adds	r3, #20
 8015c66:	9304      	str	r3, [sp, #16]
 8015c68:	3514      	adds	r5, #20
 8015c6a:	19db      	adds	r3, r3, r7
 8015c6c:	00b6      	lsls	r6, r6, #2
 8015c6e:	9302      	str	r3, [sp, #8]
 8015c70:	19ab      	adds	r3, r5, r6
 8015c72:	9307      	str	r3, [sp, #28]
 8015c74:	2304      	movs	r3, #4
 8015c76:	9305      	str	r3, [sp, #20]
 8015c78:	0023      	movs	r3, r4
 8015c7a:	9902      	ldr	r1, [sp, #8]
 8015c7c:	3315      	adds	r3, #21
 8015c7e:	4299      	cmp	r1, r3
 8015c80:	d305      	bcc.n	8015c8e <__multiply+0x86>
 8015c82:	1b0c      	subs	r4, r1, r4
 8015c84:	3c15      	subs	r4, #21
 8015c86:	08a4      	lsrs	r4, r4, #2
 8015c88:	3401      	adds	r4, #1
 8015c8a:	00a3      	lsls	r3, r4, #2
 8015c8c:	9305      	str	r3, [sp, #20]
 8015c8e:	9b07      	ldr	r3, [sp, #28]
 8015c90:	429d      	cmp	r5, r3
 8015c92:	d310      	bcc.n	8015cb6 <__multiply+0xae>
 8015c94:	9b00      	ldr	r3, [sp, #0]
 8015c96:	2b00      	cmp	r3, #0
 8015c98:	dd05      	ble.n	8015ca6 <__multiply+0x9e>
 8015c9a:	9b01      	ldr	r3, [sp, #4]
 8015c9c:	3b04      	subs	r3, #4
 8015c9e:	9301      	str	r3, [sp, #4]
 8015ca0:	681b      	ldr	r3, [r3, #0]
 8015ca2:	2b00      	cmp	r3, #0
 8015ca4:	d052      	beq.n	8015d4c <__multiply+0x144>
 8015ca6:	4663      	mov	r3, ip
 8015ca8:	4660      	mov	r0, ip
 8015caa:	9a00      	ldr	r2, [sp, #0]
 8015cac:	611a      	str	r2, [r3, #16]
 8015cae:	b009      	add	sp, #36	@ 0x24
 8015cb0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8015cb2:	c302      	stmia	r3!, {r1}
 8015cb4:	e7d1      	b.n	8015c5a <__multiply+0x52>
 8015cb6:	682c      	ldr	r4, [r5, #0]
 8015cb8:	b2a4      	uxth	r4, r4
 8015cba:	2c00      	cmp	r4, #0
 8015cbc:	d01f      	beq.n	8015cfe <__multiply+0xf6>
 8015cbe:	2300      	movs	r3, #0
 8015cc0:	0017      	movs	r7, r2
 8015cc2:	9e04      	ldr	r6, [sp, #16]
 8015cc4:	9303      	str	r3, [sp, #12]
 8015cc6:	ce08      	ldmia	r6!, {r3}
 8015cc8:	6839      	ldr	r1, [r7, #0]
 8015cca:	9306      	str	r3, [sp, #24]
 8015ccc:	466b      	mov	r3, sp
 8015cce:	8b1b      	ldrh	r3, [r3, #24]
 8015cd0:	b288      	uxth	r0, r1
 8015cd2:	4363      	muls	r3, r4
 8015cd4:	181b      	adds	r3, r3, r0
 8015cd6:	9803      	ldr	r0, [sp, #12]
 8015cd8:	0c09      	lsrs	r1, r1, #16
 8015cda:	181b      	adds	r3, r3, r0
 8015cdc:	9806      	ldr	r0, [sp, #24]
 8015cde:	0c00      	lsrs	r0, r0, #16
 8015ce0:	4360      	muls	r0, r4
 8015ce2:	1840      	adds	r0, r0, r1
 8015ce4:	0c19      	lsrs	r1, r3, #16
 8015ce6:	1841      	adds	r1, r0, r1
 8015ce8:	0c08      	lsrs	r0, r1, #16
 8015cea:	b29b      	uxth	r3, r3
 8015cec:	0409      	lsls	r1, r1, #16
 8015cee:	4319      	orrs	r1, r3
 8015cf0:	9b02      	ldr	r3, [sp, #8]
 8015cf2:	9003      	str	r0, [sp, #12]
 8015cf4:	c702      	stmia	r7!, {r1}
 8015cf6:	42b3      	cmp	r3, r6
 8015cf8:	d8e5      	bhi.n	8015cc6 <__multiply+0xbe>
 8015cfa:	9b05      	ldr	r3, [sp, #20]
 8015cfc:	50d0      	str	r0, [r2, r3]
 8015cfe:	682c      	ldr	r4, [r5, #0]
 8015d00:	0c24      	lsrs	r4, r4, #16
 8015d02:	d020      	beq.n	8015d46 <__multiply+0x13e>
 8015d04:	2100      	movs	r1, #0
 8015d06:	0010      	movs	r0, r2
 8015d08:	6813      	ldr	r3, [r2, #0]
 8015d0a:	9e04      	ldr	r6, [sp, #16]
 8015d0c:	9103      	str	r1, [sp, #12]
 8015d0e:	6831      	ldr	r1, [r6, #0]
 8015d10:	6807      	ldr	r7, [r0, #0]
 8015d12:	b289      	uxth	r1, r1
 8015d14:	4361      	muls	r1, r4
 8015d16:	0c3f      	lsrs	r7, r7, #16
 8015d18:	19c9      	adds	r1, r1, r7
 8015d1a:	9f03      	ldr	r7, [sp, #12]
 8015d1c:	b29b      	uxth	r3, r3
 8015d1e:	19c9      	adds	r1, r1, r7
 8015d20:	040f      	lsls	r7, r1, #16
 8015d22:	431f      	orrs	r7, r3
 8015d24:	6007      	str	r7, [r0, #0]
 8015d26:	ce80      	ldmia	r6!, {r7}
 8015d28:	6843      	ldr	r3, [r0, #4]
 8015d2a:	0c3f      	lsrs	r7, r7, #16
 8015d2c:	4367      	muls	r7, r4
 8015d2e:	b29b      	uxth	r3, r3
 8015d30:	0c09      	lsrs	r1, r1, #16
 8015d32:	18fb      	adds	r3, r7, r3
 8015d34:	185b      	adds	r3, r3, r1
 8015d36:	0c19      	lsrs	r1, r3, #16
 8015d38:	9103      	str	r1, [sp, #12]
 8015d3a:	9902      	ldr	r1, [sp, #8]
 8015d3c:	3004      	adds	r0, #4
 8015d3e:	42b1      	cmp	r1, r6
 8015d40:	d8e5      	bhi.n	8015d0e <__multiply+0x106>
 8015d42:	9905      	ldr	r1, [sp, #20]
 8015d44:	5053      	str	r3, [r2, r1]
 8015d46:	3504      	adds	r5, #4
 8015d48:	3204      	adds	r2, #4
 8015d4a:	e7a0      	b.n	8015c8e <__multiply+0x86>
 8015d4c:	9b00      	ldr	r3, [sp, #0]
 8015d4e:	3b01      	subs	r3, #1
 8015d50:	9300      	str	r3, [sp, #0]
 8015d52:	e79f      	b.n	8015c94 <__multiply+0x8c>
 8015d54:	0801754c 	.word	0x0801754c
 8015d58:	080175bd 	.word	0x080175bd

08015d5c <__pow5mult>:
 8015d5c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8015d5e:	2303      	movs	r3, #3
 8015d60:	0015      	movs	r5, r2
 8015d62:	0007      	movs	r7, r0
 8015d64:	000e      	movs	r6, r1
 8015d66:	401a      	ands	r2, r3
 8015d68:	421d      	tst	r5, r3
 8015d6a:	d008      	beq.n	8015d7e <__pow5mult+0x22>
 8015d6c:	4925      	ldr	r1, [pc, #148]	@ (8015e04 <__pow5mult+0xa8>)
 8015d6e:	3a01      	subs	r2, #1
 8015d70:	0092      	lsls	r2, r2, #2
 8015d72:	5852      	ldr	r2, [r2, r1]
 8015d74:	2300      	movs	r3, #0
 8015d76:	0031      	movs	r1, r6
 8015d78:	f7ff fe4e 	bl	8015a18 <__multadd>
 8015d7c:	0006      	movs	r6, r0
 8015d7e:	10ad      	asrs	r5, r5, #2
 8015d80:	d03d      	beq.n	8015dfe <__pow5mult+0xa2>
 8015d82:	69fc      	ldr	r4, [r7, #28]
 8015d84:	2c00      	cmp	r4, #0
 8015d86:	d10f      	bne.n	8015da8 <__pow5mult+0x4c>
 8015d88:	2010      	movs	r0, #16
 8015d8a:	f7ff fd0f 	bl	80157ac <malloc>
 8015d8e:	1e02      	subs	r2, r0, #0
 8015d90:	61f8      	str	r0, [r7, #28]
 8015d92:	d105      	bne.n	8015da0 <__pow5mult+0x44>
 8015d94:	21b4      	movs	r1, #180	@ 0xb4
 8015d96:	4b1c      	ldr	r3, [pc, #112]	@ (8015e08 <__pow5mult+0xac>)
 8015d98:	481c      	ldr	r0, [pc, #112]	@ (8015e0c <__pow5mult+0xb0>)
 8015d9a:	31ff      	adds	r1, #255	@ 0xff
 8015d9c:	f7fe face 	bl	801433c <__assert_func>
 8015da0:	6044      	str	r4, [r0, #4]
 8015da2:	6084      	str	r4, [r0, #8]
 8015da4:	6004      	str	r4, [r0, #0]
 8015da6:	60c4      	str	r4, [r0, #12]
 8015da8:	69fb      	ldr	r3, [r7, #28]
 8015daa:	689c      	ldr	r4, [r3, #8]
 8015dac:	9301      	str	r3, [sp, #4]
 8015dae:	2c00      	cmp	r4, #0
 8015db0:	d108      	bne.n	8015dc4 <__pow5mult+0x68>
 8015db2:	0038      	movs	r0, r7
 8015db4:	4916      	ldr	r1, [pc, #88]	@ (8015e10 <__pow5mult+0xb4>)
 8015db6:	f7ff ff0f 	bl	8015bd8 <__i2b>
 8015dba:	9b01      	ldr	r3, [sp, #4]
 8015dbc:	0004      	movs	r4, r0
 8015dbe:	6098      	str	r0, [r3, #8]
 8015dc0:	2300      	movs	r3, #0
 8015dc2:	6003      	str	r3, [r0, #0]
 8015dc4:	2301      	movs	r3, #1
 8015dc6:	421d      	tst	r5, r3
 8015dc8:	d00a      	beq.n	8015de0 <__pow5mult+0x84>
 8015dca:	0031      	movs	r1, r6
 8015dcc:	0022      	movs	r2, r4
 8015dce:	0038      	movs	r0, r7
 8015dd0:	f7ff ff1a 	bl	8015c08 <__multiply>
 8015dd4:	0031      	movs	r1, r6
 8015dd6:	9001      	str	r0, [sp, #4]
 8015dd8:	0038      	movs	r0, r7
 8015dda:	f7ff fdf9 	bl	80159d0 <_Bfree>
 8015dde:	9e01      	ldr	r6, [sp, #4]
 8015de0:	106d      	asrs	r5, r5, #1
 8015de2:	d00c      	beq.n	8015dfe <__pow5mult+0xa2>
 8015de4:	6820      	ldr	r0, [r4, #0]
 8015de6:	2800      	cmp	r0, #0
 8015de8:	d107      	bne.n	8015dfa <__pow5mult+0x9e>
 8015dea:	0022      	movs	r2, r4
 8015dec:	0021      	movs	r1, r4
 8015dee:	0038      	movs	r0, r7
 8015df0:	f7ff ff0a 	bl	8015c08 <__multiply>
 8015df4:	2300      	movs	r3, #0
 8015df6:	6020      	str	r0, [r4, #0]
 8015df8:	6003      	str	r3, [r0, #0]
 8015dfa:	0004      	movs	r4, r0
 8015dfc:	e7e2      	b.n	8015dc4 <__pow5mult+0x68>
 8015dfe:	0030      	movs	r0, r6
 8015e00:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8015e02:	46c0      	nop			@ (mov r8, r8)
 8015e04:	0801777c 	.word	0x0801777c
 8015e08:	080173da 	.word	0x080173da
 8015e0c:	080175bd 	.word	0x080175bd
 8015e10:	00000271 	.word	0x00000271

08015e14 <__lshift>:
 8015e14:	b5f0      	push	{r4, r5, r6, r7, lr}
 8015e16:	000c      	movs	r4, r1
 8015e18:	0016      	movs	r6, r2
 8015e1a:	6923      	ldr	r3, [r4, #16]
 8015e1c:	1157      	asrs	r7, r2, #5
 8015e1e:	b085      	sub	sp, #20
 8015e20:	18fb      	adds	r3, r7, r3
 8015e22:	9301      	str	r3, [sp, #4]
 8015e24:	3301      	adds	r3, #1
 8015e26:	9300      	str	r3, [sp, #0]
 8015e28:	6849      	ldr	r1, [r1, #4]
 8015e2a:	68a3      	ldr	r3, [r4, #8]
 8015e2c:	9002      	str	r0, [sp, #8]
 8015e2e:	9a00      	ldr	r2, [sp, #0]
 8015e30:	4293      	cmp	r3, r2
 8015e32:	db10      	blt.n	8015e56 <__lshift+0x42>
 8015e34:	9802      	ldr	r0, [sp, #8]
 8015e36:	f7ff fd87 	bl	8015948 <_Balloc>
 8015e3a:	2300      	movs	r3, #0
 8015e3c:	0001      	movs	r1, r0
 8015e3e:	0005      	movs	r5, r0
 8015e40:	001a      	movs	r2, r3
 8015e42:	3114      	adds	r1, #20
 8015e44:	4298      	cmp	r0, r3
 8015e46:	d10c      	bne.n	8015e62 <__lshift+0x4e>
 8015e48:	21ef      	movs	r1, #239	@ 0xef
 8015e4a:	002a      	movs	r2, r5
 8015e4c:	4b25      	ldr	r3, [pc, #148]	@ (8015ee4 <__lshift+0xd0>)
 8015e4e:	4826      	ldr	r0, [pc, #152]	@ (8015ee8 <__lshift+0xd4>)
 8015e50:	0049      	lsls	r1, r1, #1
 8015e52:	f7fe fa73 	bl	801433c <__assert_func>
 8015e56:	3101      	adds	r1, #1
 8015e58:	005b      	lsls	r3, r3, #1
 8015e5a:	e7e8      	b.n	8015e2e <__lshift+0x1a>
 8015e5c:	0098      	lsls	r0, r3, #2
 8015e5e:	500a      	str	r2, [r1, r0]
 8015e60:	3301      	adds	r3, #1
 8015e62:	42bb      	cmp	r3, r7
 8015e64:	dbfa      	blt.n	8015e5c <__lshift+0x48>
 8015e66:	43fb      	mvns	r3, r7
 8015e68:	17db      	asrs	r3, r3, #31
 8015e6a:	401f      	ands	r7, r3
 8015e6c:	00bf      	lsls	r7, r7, #2
 8015e6e:	0023      	movs	r3, r4
 8015e70:	201f      	movs	r0, #31
 8015e72:	19c9      	adds	r1, r1, r7
 8015e74:	0037      	movs	r7, r6
 8015e76:	6922      	ldr	r2, [r4, #16]
 8015e78:	3314      	adds	r3, #20
 8015e7a:	0092      	lsls	r2, r2, #2
 8015e7c:	189a      	adds	r2, r3, r2
 8015e7e:	4007      	ands	r7, r0
 8015e80:	4206      	tst	r6, r0
 8015e82:	d029      	beq.n	8015ed8 <__lshift+0xc4>
 8015e84:	3001      	adds	r0, #1
 8015e86:	1bc0      	subs	r0, r0, r7
 8015e88:	9003      	str	r0, [sp, #12]
 8015e8a:	468c      	mov	ip, r1
 8015e8c:	2000      	movs	r0, #0
 8015e8e:	681e      	ldr	r6, [r3, #0]
 8015e90:	40be      	lsls	r6, r7
 8015e92:	4306      	orrs	r6, r0
 8015e94:	4660      	mov	r0, ip
 8015e96:	c040      	stmia	r0!, {r6}
 8015e98:	4684      	mov	ip, r0
 8015e9a:	9e03      	ldr	r6, [sp, #12]
 8015e9c:	cb01      	ldmia	r3!, {r0}
 8015e9e:	40f0      	lsrs	r0, r6
 8015ea0:	429a      	cmp	r2, r3
 8015ea2:	d8f4      	bhi.n	8015e8e <__lshift+0x7a>
 8015ea4:	0026      	movs	r6, r4
 8015ea6:	3615      	adds	r6, #21
 8015ea8:	2304      	movs	r3, #4
 8015eaa:	42b2      	cmp	r2, r6
 8015eac:	d304      	bcc.n	8015eb8 <__lshift+0xa4>
 8015eae:	1b13      	subs	r3, r2, r4
 8015eb0:	3b15      	subs	r3, #21
 8015eb2:	089b      	lsrs	r3, r3, #2
 8015eb4:	3301      	adds	r3, #1
 8015eb6:	009b      	lsls	r3, r3, #2
 8015eb8:	50c8      	str	r0, [r1, r3]
 8015eba:	2800      	cmp	r0, #0
 8015ebc:	d002      	beq.n	8015ec4 <__lshift+0xb0>
 8015ebe:	9b01      	ldr	r3, [sp, #4]
 8015ec0:	3302      	adds	r3, #2
 8015ec2:	9300      	str	r3, [sp, #0]
 8015ec4:	9b00      	ldr	r3, [sp, #0]
 8015ec6:	9802      	ldr	r0, [sp, #8]
 8015ec8:	3b01      	subs	r3, #1
 8015eca:	0021      	movs	r1, r4
 8015ecc:	612b      	str	r3, [r5, #16]
 8015ece:	f7ff fd7f 	bl	80159d0 <_Bfree>
 8015ed2:	0028      	movs	r0, r5
 8015ed4:	b005      	add	sp, #20
 8015ed6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8015ed8:	cb01      	ldmia	r3!, {r0}
 8015eda:	c101      	stmia	r1!, {r0}
 8015edc:	429a      	cmp	r2, r3
 8015ede:	d8fb      	bhi.n	8015ed8 <__lshift+0xc4>
 8015ee0:	e7f0      	b.n	8015ec4 <__lshift+0xb0>
 8015ee2:	46c0      	nop			@ (mov r8, r8)
 8015ee4:	0801754c 	.word	0x0801754c
 8015ee8:	080175bd 	.word	0x080175bd

08015eec <__mcmp>:
 8015eec:	b530      	push	{r4, r5, lr}
 8015eee:	690b      	ldr	r3, [r1, #16]
 8015ef0:	6904      	ldr	r4, [r0, #16]
 8015ef2:	0002      	movs	r2, r0
 8015ef4:	1ae0      	subs	r0, r4, r3
 8015ef6:	429c      	cmp	r4, r3
 8015ef8:	d10f      	bne.n	8015f1a <__mcmp+0x2e>
 8015efa:	3214      	adds	r2, #20
 8015efc:	009b      	lsls	r3, r3, #2
 8015efe:	3114      	adds	r1, #20
 8015f00:	0014      	movs	r4, r2
 8015f02:	18c9      	adds	r1, r1, r3
 8015f04:	18d2      	adds	r2, r2, r3
 8015f06:	3a04      	subs	r2, #4
 8015f08:	3904      	subs	r1, #4
 8015f0a:	6815      	ldr	r5, [r2, #0]
 8015f0c:	680b      	ldr	r3, [r1, #0]
 8015f0e:	429d      	cmp	r5, r3
 8015f10:	d004      	beq.n	8015f1c <__mcmp+0x30>
 8015f12:	2001      	movs	r0, #1
 8015f14:	429d      	cmp	r5, r3
 8015f16:	d200      	bcs.n	8015f1a <__mcmp+0x2e>
 8015f18:	3802      	subs	r0, #2
 8015f1a:	bd30      	pop	{r4, r5, pc}
 8015f1c:	4294      	cmp	r4, r2
 8015f1e:	d3f2      	bcc.n	8015f06 <__mcmp+0x1a>
 8015f20:	e7fb      	b.n	8015f1a <__mcmp+0x2e>
	...

08015f24 <__mdiff>:
 8015f24:	b5f0      	push	{r4, r5, r6, r7, lr}
 8015f26:	000c      	movs	r4, r1
 8015f28:	b087      	sub	sp, #28
 8015f2a:	9000      	str	r0, [sp, #0]
 8015f2c:	0011      	movs	r1, r2
 8015f2e:	0020      	movs	r0, r4
 8015f30:	0017      	movs	r7, r2
 8015f32:	f7ff ffdb 	bl	8015eec <__mcmp>
 8015f36:	1e05      	subs	r5, r0, #0
 8015f38:	d110      	bne.n	8015f5c <__mdiff+0x38>
 8015f3a:	0001      	movs	r1, r0
 8015f3c:	9800      	ldr	r0, [sp, #0]
 8015f3e:	f7ff fd03 	bl	8015948 <_Balloc>
 8015f42:	1e02      	subs	r2, r0, #0
 8015f44:	d104      	bne.n	8015f50 <__mdiff+0x2c>
 8015f46:	4b40      	ldr	r3, [pc, #256]	@ (8016048 <__mdiff+0x124>)
 8015f48:	4840      	ldr	r0, [pc, #256]	@ (801604c <__mdiff+0x128>)
 8015f4a:	4941      	ldr	r1, [pc, #260]	@ (8016050 <__mdiff+0x12c>)
 8015f4c:	f7fe f9f6 	bl	801433c <__assert_func>
 8015f50:	2301      	movs	r3, #1
 8015f52:	6145      	str	r5, [r0, #20]
 8015f54:	6103      	str	r3, [r0, #16]
 8015f56:	0010      	movs	r0, r2
 8015f58:	b007      	add	sp, #28
 8015f5a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8015f5c:	2600      	movs	r6, #0
 8015f5e:	42b0      	cmp	r0, r6
 8015f60:	da03      	bge.n	8015f6a <__mdiff+0x46>
 8015f62:	0023      	movs	r3, r4
 8015f64:	003c      	movs	r4, r7
 8015f66:	001f      	movs	r7, r3
 8015f68:	3601      	adds	r6, #1
 8015f6a:	6861      	ldr	r1, [r4, #4]
 8015f6c:	9800      	ldr	r0, [sp, #0]
 8015f6e:	f7ff fceb 	bl	8015948 <_Balloc>
 8015f72:	1e02      	subs	r2, r0, #0
 8015f74:	d103      	bne.n	8015f7e <__mdiff+0x5a>
 8015f76:	4b34      	ldr	r3, [pc, #208]	@ (8016048 <__mdiff+0x124>)
 8015f78:	4834      	ldr	r0, [pc, #208]	@ (801604c <__mdiff+0x128>)
 8015f7a:	4936      	ldr	r1, [pc, #216]	@ (8016054 <__mdiff+0x130>)
 8015f7c:	e7e6      	b.n	8015f4c <__mdiff+0x28>
 8015f7e:	6923      	ldr	r3, [r4, #16]
 8015f80:	3414      	adds	r4, #20
 8015f82:	9300      	str	r3, [sp, #0]
 8015f84:	009b      	lsls	r3, r3, #2
 8015f86:	18e3      	adds	r3, r4, r3
 8015f88:	0021      	movs	r1, r4
 8015f8a:	9401      	str	r4, [sp, #4]
 8015f8c:	003c      	movs	r4, r7
 8015f8e:	9302      	str	r3, [sp, #8]
 8015f90:	693b      	ldr	r3, [r7, #16]
 8015f92:	3414      	adds	r4, #20
 8015f94:	009b      	lsls	r3, r3, #2
 8015f96:	18e3      	adds	r3, r4, r3
 8015f98:	9303      	str	r3, [sp, #12]
 8015f9a:	0003      	movs	r3, r0
 8015f9c:	60c6      	str	r6, [r0, #12]
 8015f9e:	468c      	mov	ip, r1
 8015fa0:	2000      	movs	r0, #0
 8015fa2:	3314      	adds	r3, #20
 8015fa4:	9304      	str	r3, [sp, #16]
 8015fa6:	9305      	str	r3, [sp, #20]
 8015fa8:	4663      	mov	r3, ip
 8015faa:	cb20      	ldmia	r3!, {r5}
 8015fac:	b2a9      	uxth	r1, r5
 8015fae:	000e      	movs	r6, r1
 8015fb0:	469c      	mov	ip, r3
 8015fb2:	cc08      	ldmia	r4!, {r3}
 8015fb4:	0c2d      	lsrs	r5, r5, #16
 8015fb6:	b299      	uxth	r1, r3
 8015fb8:	1a71      	subs	r1, r6, r1
 8015fba:	1809      	adds	r1, r1, r0
 8015fbc:	0c1b      	lsrs	r3, r3, #16
 8015fbe:	1408      	asrs	r0, r1, #16
 8015fc0:	1aeb      	subs	r3, r5, r3
 8015fc2:	181b      	adds	r3, r3, r0
 8015fc4:	1418      	asrs	r0, r3, #16
 8015fc6:	b289      	uxth	r1, r1
 8015fc8:	041b      	lsls	r3, r3, #16
 8015fca:	4319      	orrs	r1, r3
 8015fcc:	9b05      	ldr	r3, [sp, #20]
 8015fce:	c302      	stmia	r3!, {r1}
 8015fd0:	9305      	str	r3, [sp, #20]
 8015fd2:	9b03      	ldr	r3, [sp, #12]
 8015fd4:	42a3      	cmp	r3, r4
 8015fd6:	d8e7      	bhi.n	8015fa8 <__mdiff+0x84>
 8015fd8:	0039      	movs	r1, r7
 8015fda:	9c03      	ldr	r4, [sp, #12]
 8015fdc:	3115      	adds	r1, #21
 8015fde:	2304      	movs	r3, #4
 8015fe0:	428c      	cmp	r4, r1
 8015fe2:	d304      	bcc.n	8015fee <__mdiff+0xca>
 8015fe4:	1be3      	subs	r3, r4, r7
 8015fe6:	3b15      	subs	r3, #21
 8015fe8:	089b      	lsrs	r3, r3, #2
 8015fea:	3301      	adds	r3, #1
 8015fec:	009b      	lsls	r3, r3, #2
 8015fee:	9901      	ldr	r1, [sp, #4]
 8015ff0:	18cd      	adds	r5, r1, r3
 8015ff2:	9904      	ldr	r1, [sp, #16]
 8015ff4:	002e      	movs	r6, r5
 8015ff6:	18cb      	adds	r3, r1, r3
 8015ff8:	001f      	movs	r7, r3
 8015ffa:	9902      	ldr	r1, [sp, #8]
 8015ffc:	428e      	cmp	r6, r1
 8015ffe:	d311      	bcc.n	8016024 <__mdiff+0x100>
 8016000:	9c02      	ldr	r4, [sp, #8]
 8016002:	1ee9      	subs	r1, r5, #3
 8016004:	2000      	movs	r0, #0
 8016006:	428c      	cmp	r4, r1
 8016008:	d304      	bcc.n	8016014 <__mdiff+0xf0>
 801600a:	0021      	movs	r1, r4
 801600c:	3103      	adds	r1, #3
 801600e:	1b49      	subs	r1, r1, r5
 8016010:	0889      	lsrs	r1, r1, #2
 8016012:	0088      	lsls	r0, r1, #2
 8016014:	181b      	adds	r3, r3, r0
 8016016:	3b04      	subs	r3, #4
 8016018:	6819      	ldr	r1, [r3, #0]
 801601a:	2900      	cmp	r1, #0
 801601c:	d010      	beq.n	8016040 <__mdiff+0x11c>
 801601e:	9b00      	ldr	r3, [sp, #0]
 8016020:	6113      	str	r3, [r2, #16]
 8016022:	e798      	b.n	8015f56 <__mdiff+0x32>
 8016024:	4684      	mov	ip, r0
 8016026:	ce02      	ldmia	r6!, {r1}
 8016028:	b288      	uxth	r0, r1
 801602a:	4460      	add	r0, ip
 801602c:	1400      	asrs	r0, r0, #16
 801602e:	0c0c      	lsrs	r4, r1, #16
 8016030:	1904      	adds	r4, r0, r4
 8016032:	4461      	add	r1, ip
 8016034:	1420      	asrs	r0, r4, #16
 8016036:	b289      	uxth	r1, r1
 8016038:	0424      	lsls	r4, r4, #16
 801603a:	4321      	orrs	r1, r4
 801603c:	c702      	stmia	r7!, {r1}
 801603e:	e7dc      	b.n	8015ffa <__mdiff+0xd6>
 8016040:	9900      	ldr	r1, [sp, #0]
 8016042:	3901      	subs	r1, #1
 8016044:	9100      	str	r1, [sp, #0]
 8016046:	e7e6      	b.n	8016016 <__mdiff+0xf2>
 8016048:	0801754c 	.word	0x0801754c
 801604c:	080175bd 	.word	0x080175bd
 8016050:	00000237 	.word	0x00000237
 8016054:	00000245 	.word	0x00000245

08016058 <__ulp>:
 8016058:	b510      	push	{r4, lr}
 801605a:	2400      	movs	r4, #0
 801605c:	4b0c      	ldr	r3, [pc, #48]	@ (8016090 <__ulp+0x38>)
 801605e:	4a0d      	ldr	r2, [pc, #52]	@ (8016094 <__ulp+0x3c>)
 8016060:	400b      	ands	r3, r1
 8016062:	189b      	adds	r3, r3, r2
 8016064:	42a3      	cmp	r3, r4
 8016066:	dc06      	bgt.n	8016076 <__ulp+0x1e>
 8016068:	425b      	negs	r3, r3
 801606a:	151a      	asrs	r2, r3, #20
 801606c:	2a13      	cmp	r2, #19
 801606e:	dc05      	bgt.n	801607c <__ulp+0x24>
 8016070:	2380      	movs	r3, #128	@ 0x80
 8016072:	031b      	lsls	r3, r3, #12
 8016074:	4113      	asrs	r3, r2
 8016076:	0019      	movs	r1, r3
 8016078:	0020      	movs	r0, r4
 801607a:	bd10      	pop	{r4, pc}
 801607c:	3a14      	subs	r2, #20
 801607e:	2401      	movs	r4, #1
 8016080:	2a1e      	cmp	r2, #30
 8016082:	dc02      	bgt.n	801608a <__ulp+0x32>
 8016084:	2480      	movs	r4, #128	@ 0x80
 8016086:	0624      	lsls	r4, r4, #24
 8016088:	40d4      	lsrs	r4, r2
 801608a:	2300      	movs	r3, #0
 801608c:	e7f3      	b.n	8016076 <__ulp+0x1e>
 801608e:	46c0      	nop			@ (mov r8, r8)
 8016090:	7ff00000 	.word	0x7ff00000
 8016094:	fcc00000 	.word	0xfcc00000

08016098 <__b2d>:
 8016098:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 801609a:	0006      	movs	r6, r0
 801609c:	6903      	ldr	r3, [r0, #16]
 801609e:	3614      	adds	r6, #20
 80160a0:	009b      	lsls	r3, r3, #2
 80160a2:	18f3      	adds	r3, r6, r3
 80160a4:	1f1d      	subs	r5, r3, #4
 80160a6:	682c      	ldr	r4, [r5, #0]
 80160a8:	000f      	movs	r7, r1
 80160aa:	0020      	movs	r0, r4
 80160ac:	9301      	str	r3, [sp, #4]
 80160ae:	f7ff fd43 	bl	8015b38 <__hi0bits>
 80160b2:	2220      	movs	r2, #32
 80160b4:	1a12      	subs	r2, r2, r0
 80160b6:	603a      	str	r2, [r7, #0]
 80160b8:	0003      	movs	r3, r0
 80160ba:	4a1c      	ldr	r2, [pc, #112]	@ (801612c <__b2d+0x94>)
 80160bc:	280a      	cmp	r0, #10
 80160be:	dc15      	bgt.n	80160ec <__b2d+0x54>
 80160c0:	210b      	movs	r1, #11
 80160c2:	0027      	movs	r7, r4
 80160c4:	1a09      	subs	r1, r1, r0
 80160c6:	40cf      	lsrs	r7, r1
 80160c8:	433a      	orrs	r2, r7
 80160ca:	468c      	mov	ip, r1
 80160cc:	0011      	movs	r1, r2
 80160ce:	2200      	movs	r2, #0
 80160d0:	42ae      	cmp	r6, r5
 80160d2:	d202      	bcs.n	80160da <__b2d+0x42>
 80160d4:	9a01      	ldr	r2, [sp, #4]
 80160d6:	3a08      	subs	r2, #8
 80160d8:	6812      	ldr	r2, [r2, #0]
 80160da:	3315      	adds	r3, #21
 80160dc:	409c      	lsls	r4, r3
 80160de:	4663      	mov	r3, ip
 80160e0:	0027      	movs	r7, r4
 80160e2:	40da      	lsrs	r2, r3
 80160e4:	4317      	orrs	r7, r2
 80160e6:	0038      	movs	r0, r7
 80160e8:	b003      	add	sp, #12
 80160ea:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80160ec:	2700      	movs	r7, #0
 80160ee:	42ae      	cmp	r6, r5
 80160f0:	d202      	bcs.n	80160f8 <__b2d+0x60>
 80160f2:	9d01      	ldr	r5, [sp, #4]
 80160f4:	3d08      	subs	r5, #8
 80160f6:	682f      	ldr	r7, [r5, #0]
 80160f8:	210b      	movs	r1, #11
 80160fa:	4249      	negs	r1, r1
 80160fc:	468c      	mov	ip, r1
 80160fe:	449c      	add	ip, r3
 8016100:	2b0b      	cmp	r3, #11
 8016102:	d010      	beq.n	8016126 <__b2d+0x8e>
 8016104:	4661      	mov	r1, ip
 8016106:	2320      	movs	r3, #32
 8016108:	408c      	lsls	r4, r1
 801610a:	1a5b      	subs	r3, r3, r1
 801610c:	0039      	movs	r1, r7
 801610e:	40d9      	lsrs	r1, r3
 8016110:	430c      	orrs	r4, r1
 8016112:	4322      	orrs	r2, r4
 8016114:	0011      	movs	r1, r2
 8016116:	2200      	movs	r2, #0
 8016118:	42b5      	cmp	r5, r6
 801611a:	d901      	bls.n	8016120 <__b2d+0x88>
 801611c:	3d04      	subs	r5, #4
 801611e:	682a      	ldr	r2, [r5, #0]
 8016120:	4664      	mov	r4, ip
 8016122:	40a7      	lsls	r7, r4
 8016124:	e7dd      	b.n	80160e2 <__b2d+0x4a>
 8016126:	4322      	orrs	r2, r4
 8016128:	0011      	movs	r1, r2
 801612a:	e7dc      	b.n	80160e6 <__b2d+0x4e>
 801612c:	3ff00000 	.word	0x3ff00000

08016130 <__d2b>:
 8016130:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8016132:	2101      	movs	r1, #1
 8016134:	0016      	movs	r6, r2
 8016136:	001f      	movs	r7, r3
 8016138:	f7ff fc06 	bl	8015948 <_Balloc>
 801613c:	1e04      	subs	r4, r0, #0
 801613e:	d105      	bne.n	801614c <__d2b+0x1c>
 8016140:	0022      	movs	r2, r4
 8016142:	4b25      	ldr	r3, [pc, #148]	@ (80161d8 <__d2b+0xa8>)
 8016144:	4825      	ldr	r0, [pc, #148]	@ (80161dc <__d2b+0xac>)
 8016146:	4926      	ldr	r1, [pc, #152]	@ (80161e0 <__d2b+0xb0>)
 8016148:	f7fe f8f8 	bl	801433c <__assert_func>
 801614c:	033b      	lsls	r3, r7, #12
 801614e:	007d      	lsls	r5, r7, #1
 8016150:	0b1b      	lsrs	r3, r3, #12
 8016152:	0d6d      	lsrs	r5, r5, #21
 8016154:	d002      	beq.n	801615c <__d2b+0x2c>
 8016156:	2280      	movs	r2, #128	@ 0x80
 8016158:	0352      	lsls	r2, r2, #13
 801615a:	4313      	orrs	r3, r2
 801615c:	9301      	str	r3, [sp, #4]
 801615e:	2e00      	cmp	r6, #0
 8016160:	d025      	beq.n	80161ae <__d2b+0x7e>
 8016162:	4668      	mov	r0, sp
 8016164:	9600      	str	r6, [sp, #0]
 8016166:	f7ff fd08 	bl	8015b7a <__lo0bits>
 801616a:	9b01      	ldr	r3, [sp, #4]
 801616c:	9900      	ldr	r1, [sp, #0]
 801616e:	2800      	cmp	r0, #0
 8016170:	d01b      	beq.n	80161aa <__d2b+0x7a>
 8016172:	2220      	movs	r2, #32
 8016174:	001e      	movs	r6, r3
 8016176:	1a12      	subs	r2, r2, r0
 8016178:	4096      	lsls	r6, r2
 801617a:	0032      	movs	r2, r6
 801617c:	40c3      	lsrs	r3, r0
 801617e:	430a      	orrs	r2, r1
 8016180:	6162      	str	r2, [r4, #20]
 8016182:	9301      	str	r3, [sp, #4]
 8016184:	9e01      	ldr	r6, [sp, #4]
 8016186:	61a6      	str	r6, [r4, #24]
 8016188:	1e73      	subs	r3, r6, #1
 801618a:	419e      	sbcs	r6, r3
 801618c:	3601      	adds	r6, #1
 801618e:	6126      	str	r6, [r4, #16]
 8016190:	2d00      	cmp	r5, #0
 8016192:	d014      	beq.n	80161be <__d2b+0x8e>
 8016194:	2635      	movs	r6, #53	@ 0x35
 8016196:	4b13      	ldr	r3, [pc, #76]	@ (80161e4 <__d2b+0xb4>)
 8016198:	18ed      	adds	r5, r5, r3
 801619a:	9b08      	ldr	r3, [sp, #32]
 801619c:	182d      	adds	r5, r5, r0
 801619e:	601d      	str	r5, [r3, #0]
 80161a0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80161a2:	1a36      	subs	r6, r6, r0
 80161a4:	601e      	str	r6, [r3, #0]
 80161a6:	0020      	movs	r0, r4
 80161a8:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 80161aa:	6161      	str	r1, [r4, #20]
 80161ac:	e7ea      	b.n	8016184 <__d2b+0x54>
 80161ae:	a801      	add	r0, sp, #4
 80161b0:	f7ff fce3 	bl	8015b7a <__lo0bits>
 80161b4:	9b01      	ldr	r3, [sp, #4]
 80161b6:	2601      	movs	r6, #1
 80161b8:	6163      	str	r3, [r4, #20]
 80161ba:	3020      	adds	r0, #32
 80161bc:	e7e7      	b.n	801618e <__d2b+0x5e>
 80161be:	4b0a      	ldr	r3, [pc, #40]	@ (80161e8 <__d2b+0xb8>)
 80161c0:	18c0      	adds	r0, r0, r3
 80161c2:	9b08      	ldr	r3, [sp, #32]
 80161c4:	6018      	str	r0, [r3, #0]
 80161c6:	4b09      	ldr	r3, [pc, #36]	@ (80161ec <__d2b+0xbc>)
 80161c8:	18f3      	adds	r3, r6, r3
 80161ca:	009b      	lsls	r3, r3, #2
 80161cc:	18e3      	adds	r3, r4, r3
 80161ce:	6958      	ldr	r0, [r3, #20]
 80161d0:	f7ff fcb2 	bl	8015b38 <__hi0bits>
 80161d4:	0176      	lsls	r6, r6, #5
 80161d6:	e7e3      	b.n	80161a0 <__d2b+0x70>
 80161d8:	0801754c 	.word	0x0801754c
 80161dc:	080175bd 	.word	0x080175bd
 80161e0:	0000030f 	.word	0x0000030f
 80161e4:	fffffbcd 	.word	0xfffffbcd
 80161e8:	fffffbce 	.word	0xfffffbce
 80161ec:	3fffffff 	.word	0x3fffffff

080161f0 <__ratio>:
 80161f0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80161f2:	b087      	sub	sp, #28
 80161f4:	000f      	movs	r7, r1
 80161f6:	a904      	add	r1, sp, #16
 80161f8:	0006      	movs	r6, r0
 80161fa:	f7ff ff4d 	bl	8016098 <__b2d>
 80161fe:	9000      	str	r0, [sp, #0]
 8016200:	9101      	str	r1, [sp, #4]
 8016202:	9b00      	ldr	r3, [sp, #0]
 8016204:	9c01      	ldr	r4, [sp, #4]
 8016206:	0038      	movs	r0, r7
 8016208:	a905      	add	r1, sp, #20
 801620a:	9302      	str	r3, [sp, #8]
 801620c:	9403      	str	r4, [sp, #12]
 801620e:	f7ff ff43 	bl	8016098 <__b2d>
 8016212:	000d      	movs	r5, r1
 8016214:	0002      	movs	r2, r0
 8016216:	000b      	movs	r3, r1
 8016218:	6930      	ldr	r0, [r6, #16]
 801621a:	6939      	ldr	r1, [r7, #16]
 801621c:	9e04      	ldr	r6, [sp, #16]
 801621e:	1a40      	subs	r0, r0, r1
 8016220:	9905      	ldr	r1, [sp, #20]
 8016222:	0140      	lsls	r0, r0, #5
 8016224:	1a71      	subs	r1, r6, r1
 8016226:	1841      	adds	r1, r0, r1
 8016228:	0508      	lsls	r0, r1, #20
 801622a:	2900      	cmp	r1, #0
 801622c:	dd08      	ble.n	8016240 <__ratio+0x50>
 801622e:	9901      	ldr	r1, [sp, #4]
 8016230:	1841      	adds	r1, r0, r1
 8016232:	9103      	str	r1, [sp, #12]
 8016234:	9802      	ldr	r0, [sp, #8]
 8016236:	9903      	ldr	r1, [sp, #12]
 8016238:	f7eb ff3e 	bl	80020b8 <__aeabi_ddiv>
 801623c:	b007      	add	sp, #28
 801623e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8016240:	1a2b      	subs	r3, r5, r0
 8016242:	e7f7      	b.n	8016234 <__ratio+0x44>

08016244 <__copybits>:
 8016244:	b570      	push	{r4, r5, r6, lr}
 8016246:	0014      	movs	r4, r2
 8016248:	0005      	movs	r5, r0
 801624a:	3901      	subs	r1, #1
 801624c:	6913      	ldr	r3, [r2, #16]
 801624e:	1149      	asrs	r1, r1, #5
 8016250:	3101      	adds	r1, #1
 8016252:	0089      	lsls	r1, r1, #2
 8016254:	3414      	adds	r4, #20
 8016256:	009b      	lsls	r3, r3, #2
 8016258:	1841      	adds	r1, r0, r1
 801625a:	18e3      	adds	r3, r4, r3
 801625c:	42a3      	cmp	r3, r4
 801625e:	d80d      	bhi.n	801627c <__copybits+0x38>
 8016260:	0014      	movs	r4, r2
 8016262:	3411      	adds	r4, #17
 8016264:	2500      	movs	r5, #0
 8016266:	42a3      	cmp	r3, r4
 8016268:	d303      	bcc.n	8016272 <__copybits+0x2e>
 801626a:	1a9b      	subs	r3, r3, r2
 801626c:	3b11      	subs	r3, #17
 801626e:	089b      	lsrs	r3, r3, #2
 8016270:	009d      	lsls	r5, r3, #2
 8016272:	2300      	movs	r3, #0
 8016274:	1940      	adds	r0, r0, r5
 8016276:	4281      	cmp	r1, r0
 8016278:	d803      	bhi.n	8016282 <__copybits+0x3e>
 801627a:	bd70      	pop	{r4, r5, r6, pc}
 801627c:	cc40      	ldmia	r4!, {r6}
 801627e:	c540      	stmia	r5!, {r6}
 8016280:	e7ec      	b.n	801625c <__copybits+0x18>
 8016282:	c008      	stmia	r0!, {r3}
 8016284:	e7f7      	b.n	8016276 <__copybits+0x32>

08016286 <__any_on>:
 8016286:	0002      	movs	r2, r0
 8016288:	6900      	ldr	r0, [r0, #16]
 801628a:	b510      	push	{r4, lr}
 801628c:	3214      	adds	r2, #20
 801628e:	114b      	asrs	r3, r1, #5
 8016290:	4298      	cmp	r0, r3
 8016292:	db13      	blt.n	80162bc <__any_on+0x36>
 8016294:	dd0c      	ble.n	80162b0 <__any_on+0x2a>
 8016296:	241f      	movs	r4, #31
 8016298:	0008      	movs	r0, r1
 801629a:	4020      	ands	r0, r4
 801629c:	4221      	tst	r1, r4
 801629e:	d007      	beq.n	80162b0 <__any_on+0x2a>
 80162a0:	0099      	lsls	r1, r3, #2
 80162a2:	588c      	ldr	r4, [r1, r2]
 80162a4:	0021      	movs	r1, r4
 80162a6:	40c1      	lsrs	r1, r0
 80162a8:	4081      	lsls	r1, r0
 80162aa:	2001      	movs	r0, #1
 80162ac:	428c      	cmp	r4, r1
 80162ae:	d104      	bne.n	80162ba <__any_on+0x34>
 80162b0:	009b      	lsls	r3, r3, #2
 80162b2:	18d3      	adds	r3, r2, r3
 80162b4:	4293      	cmp	r3, r2
 80162b6:	d803      	bhi.n	80162c0 <__any_on+0x3a>
 80162b8:	2000      	movs	r0, #0
 80162ba:	bd10      	pop	{r4, pc}
 80162bc:	0003      	movs	r3, r0
 80162be:	e7f7      	b.n	80162b0 <__any_on+0x2a>
 80162c0:	3b04      	subs	r3, #4
 80162c2:	6819      	ldr	r1, [r3, #0]
 80162c4:	2900      	cmp	r1, #0
 80162c6:	d0f5      	beq.n	80162b4 <__any_on+0x2e>
 80162c8:	2001      	movs	r0, #1
 80162ca:	e7f6      	b.n	80162ba <__any_on+0x34>

080162cc <__ascii_wctomb>:
 80162cc:	0003      	movs	r3, r0
 80162ce:	1e08      	subs	r0, r1, #0
 80162d0:	d005      	beq.n	80162de <__ascii_wctomb+0x12>
 80162d2:	2aff      	cmp	r2, #255	@ 0xff
 80162d4:	d904      	bls.n	80162e0 <__ascii_wctomb+0x14>
 80162d6:	228a      	movs	r2, #138	@ 0x8a
 80162d8:	2001      	movs	r0, #1
 80162da:	601a      	str	r2, [r3, #0]
 80162dc:	4240      	negs	r0, r0
 80162de:	4770      	bx	lr
 80162e0:	2001      	movs	r0, #1
 80162e2:	700a      	strb	r2, [r1, #0]
 80162e4:	e7fb      	b.n	80162de <__ascii_wctomb+0x12>
	...

080162e8 <__ssputs_r>:
 80162e8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80162ea:	688e      	ldr	r6, [r1, #8]
 80162ec:	b085      	sub	sp, #20
 80162ee:	001f      	movs	r7, r3
 80162f0:	000c      	movs	r4, r1
 80162f2:	680b      	ldr	r3, [r1, #0]
 80162f4:	9002      	str	r0, [sp, #8]
 80162f6:	9203      	str	r2, [sp, #12]
 80162f8:	42be      	cmp	r6, r7
 80162fa:	d830      	bhi.n	801635e <__ssputs_r+0x76>
 80162fc:	210c      	movs	r1, #12
 80162fe:	5e62      	ldrsh	r2, [r4, r1]
 8016300:	2190      	movs	r1, #144	@ 0x90
 8016302:	00c9      	lsls	r1, r1, #3
 8016304:	420a      	tst	r2, r1
 8016306:	d028      	beq.n	801635a <__ssputs_r+0x72>
 8016308:	2003      	movs	r0, #3
 801630a:	6921      	ldr	r1, [r4, #16]
 801630c:	1a5b      	subs	r3, r3, r1
 801630e:	9301      	str	r3, [sp, #4]
 8016310:	6963      	ldr	r3, [r4, #20]
 8016312:	4343      	muls	r3, r0
 8016314:	9801      	ldr	r0, [sp, #4]
 8016316:	0fdd      	lsrs	r5, r3, #31
 8016318:	18ed      	adds	r5, r5, r3
 801631a:	1c7b      	adds	r3, r7, #1
 801631c:	181b      	adds	r3, r3, r0
 801631e:	106d      	asrs	r5, r5, #1
 8016320:	42ab      	cmp	r3, r5
 8016322:	d900      	bls.n	8016326 <__ssputs_r+0x3e>
 8016324:	001d      	movs	r5, r3
 8016326:	0552      	lsls	r2, r2, #21
 8016328:	d528      	bpl.n	801637c <__ssputs_r+0x94>
 801632a:	0029      	movs	r1, r5
 801632c:	9802      	ldr	r0, [sp, #8]
 801632e:	f7ff fa69 	bl	8015804 <_malloc_r>
 8016332:	1e06      	subs	r6, r0, #0
 8016334:	d02c      	beq.n	8016390 <__ssputs_r+0xa8>
 8016336:	9a01      	ldr	r2, [sp, #4]
 8016338:	6921      	ldr	r1, [r4, #16]
 801633a:	f7fd ffef 	bl	801431c <memcpy>
 801633e:	89a2      	ldrh	r2, [r4, #12]
 8016340:	4b18      	ldr	r3, [pc, #96]	@ (80163a4 <__ssputs_r+0xbc>)
 8016342:	401a      	ands	r2, r3
 8016344:	2380      	movs	r3, #128	@ 0x80
 8016346:	4313      	orrs	r3, r2
 8016348:	81a3      	strh	r3, [r4, #12]
 801634a:	9b01      	ldr	r3, [sp, #4]
 801634c:	6126      	str	r6, [r4, #16]
 801634e:	18f6      	adds	r6, r6, r3
 8016350:	6026      	str	r6, [r4, #0]
 8016352:	003e      	movs	r6, r7
 8016354:	6165      	str	r5, [r4, #20]
 8016356:	1aed      	subs	r5, r5, r3
 8016358:	60a5      	str	r5, [r4, #8]
 801635a:	42be      	cmp	r6, r7
 801635c:	d900      	bls.n	8016360 <__ssputs_r+0x78>
 801635e:	003e      	movs	r6, r7
 8016360:	0032      	movs	r2, r6
 8016362:	9903      	ldr	r1, [sp, #12]
 8016364:	6820      	ldr	r0, [r4, #0]
 8016366:	f000 f9df 	bl	8016728 <memmove>
 801636a:	2000      	movs	r0, #0
 801636c:	68a3      	ldr	r3, [r4, #8]
 801636e:	1b9b      	subs	r3, r3, r6
 8016370:	60a3      	str	r3, [r4, #8]
 8016372:	6823      	ldr	r3, [r4, #0]
 8016374:	199b      	adds	r3, r3, r6
 8016376:	6023      	str	r3, [r4, #0]
 8016378:	b005      	add	sp, #20
 801637a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 801637c:	002a      	movs	r2, r5
 801637e:	9802      	ldr	r0, [sp, #8]
 8016380:	f000 fa2a 	bl	80167d8 <_realloc_r>
 8016384:	1e06      	subs	r6, r0, #0
 8016386:	d1e0      	bne.n	801634a <__ssputs_r+0x62>
 8016388:	6921      	ldr	r1, [r4, #16]
 801638a:	9802      	ldr	r0, [sp, #8]
 801638c:	f7fe fe6a 	bl	8015064 <_free_r>
 8016390:	230c      	movs	r3, #12
 8016392:	2001      	movs	r0, #1
 8016394:	9a02      	ldr	r2, [sp, #8]
 8016396:	4240      	negs	r0, r0
 8016398:	6013      	str	r3, [r2, #0]
 801639a:	89a2      	ldrh	r2, [r4, #12]
 801639c:	3334      	adds	r3, #52	@ 0x34
 801639e:	4313      	orrs	r3, r2
 80163a0:	81a3      	strh	r3, [r4, #12]
 80163a2:	e7e9      	b.n	8016378 <__ssputs_r+0x90>
 80163a4:	fffffb7f 	.word	0xfffffb7f

080163a8 <_svfiprintf_r>:
 80163a8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80163aa:	b0a1      	sub	sp, #132	@ 0x84
 80163ac:	9003      	str	r0, [sp, #12]
 80163ae:	001d      	movs	r5, r3
 80163b0:	898b      	ldrh	r3, [r1, #12]
 80163b2:	000f      	movs	r7, r1
 80163b4:	0016      	movs	r6, r2
 80163b6:	061b      	lsls	r3, r3, #24
 80163b8:	d511      	bpl.n	80163de <_svfiprintf_r+0x36>
 80163ba:	690b      	ldr	r3, [r1, #16]
 80163bc:	2b00      	cmp	r3, #0
 80163be:	d10e      	bne.n	80163de <_svfiprintf_r+0x36>
 80163c0:	2140      	movs	r1, #64	@ 0x40
 80163c2:	f7ff fa1f 	bl	8015804 <_malloc_r>
 80163c6:	6038      	str	r0, [r7, #0]
 80163c8:	6138      	str	r0, [r7, #16]
 80163ca:	2800      	cmp	r0, #0
 80163cc:	d105      	bne.n	80163da <_svfiprintf_r+0x32>
 80163ce:	230c      	movs	r3, #12
 80163d0:	9a03      	ldr	r2, [sp, #12]
 80163d2:	6013      	str	r3, [r2, #0]
 80163d4:	2001      	movs	r0, #1
 80163d6:	4240      	negs	r0, r0
 80163d8:	e0cf      	b.n	801657a <_svfiprintf_r+0x1d2>
 80163da:	2340      	movs	r3, #64	@ 0x40
 80163dc:	617b      	str	r3, [r7, #20]
 80163de:	2300      	movs	r3, #0
 80163e0:	ac08      	add	r4, sp, #32
 80163e2:	6163      	str	r3, [r4, #20]
 80163e4:	3320      	adds	r3, #32
 80163e6:	7663      	strb	r3, [r4, #25]
 80163e8:	3310      	adds	r3, #16
 80163ea:	76a3      	strb	r3, [r4, #26]
 80163ec:	9507      	str	r5, [sp, #28]
 80163ee:	0035      	movs	r5, r6
 80163f0:	782b      	ldrb	r3, [r5, #0]
 80163f2:	2b00      	cmp	r3, #0
 80163f4:	d001      	beq.n	80163fa <_svfiprintf_r+0x52>
 80163f6:	2b25      	cmp	r3, #37	@ 0x25
 80163f8:	d148      	bne.n	801648c <_svfiprintf_r+0xe4>
 80163fa:	1bab      	subs	r3, r5, r6
 80163fc:	9305      	str	r3, [sp, #20]
 80163fe:	42b5      	cmp	r5, r6
 8016400:	d00b      	beq.n	801641a <_svfiprintf_r+0x72>
 8016402:	0032      	movs	r2, r6
 8016404:	0039      	movs	r1, r7
 8016406:	9803      	ldr	r0, [sp, #12]
 8016408:	f7ff ff6e 	bl	80162e8 <__ssputs_r>
 801640c:	3001      	adds	r0, #1
 801640e:	d100      	bne.n	8016412 <_svfiprintf_r+0x6a>
 8016410:	e0ae      	b.n	8016570 <_svfiprintf_r+0x1c8>
 8016412:	6963      	ldr	r3, [r4, #20]
 8016414:	9a05      	ldr	r2, [sp, #20]
 8016416:	189b      	adds	r3, r3, r2
 8016418:	6163      	str	r3, [r4, #20]
 801641a:	782b      	ldrb	r3, [r5, #0]
 801641c:	2b00      	cmp	r3, #0
 801641e:	d100      	bne.n	8016422 <_svfiprintf_r+0x7a>
 8016420:	e0a6      	b.n	8016570 <_svfiprintf_r+0x1c8>
 8016422:	2201      	movs	r2, #1
 8016424:	2300      	movs	r3, #0
 8016426:	4252      	negs	r2, r2
 8016428:	6062      	str	r2, [r4, #4]
 801642a:	a904      	add	r1, sp, #16
 801642c:	3254      	adds	r2, #84	@ 0x54
 801642e:	1852      	adds	r2, r2, r1
 8016430:	1c6e      	adds	r6, r5, #1
 8016432:	6023      	str	r3, [r4, #0]
 8016434:	60e3      	str	r3, [r4, #12]
 8016436:	60a3      	str	r3, [r4, #8]
 8016438:	7013      	strb	r3, [r2, #0]
 801643a:	65a3      	str	r3, [r4, #88]	@ 0x58
 801643c:	4b54      	ldr	r3, [pc, #336]	@ (8016590 <_svfiprintf_r+0x1e8>)
 801643e:	2205      	movs	r2, #5
 8016440:	0018      	movs	r0, r3
 8016442:	7831      	ldrb	r1, [r6, #0]
 8016444:	9305      	str	r3, [sp, #20]
 8016446:	f7fd ff5e 	bl	8014306 <memchr>
 801644a:	1c75      	adds	r5, r6, #1
 801644c:	2800      	cmp	r0, #0
 801644e:	d11f      	bne.n	8016490 <_svfiprintf_r+0xe8>
 8016450:	6822      	ldr	r2, [r4, #0]
 8016452:	06d3      	lsls	r3, r2, #27
 8016454:	d504      	bpl.n	8016460 <_svfiprintf_r+0xb8>
 8016456:	2353      	movs	r3, #83	@ 0x53
 8016458:	a904      	add	r1, sp, #16
 801645a:	185b      	adds	r3, r3, r1
 801645c:	2120      	movs	r1, #32
 801645e:	7019      	strb	r1, [r3, #0]
 8016460:	0713      	lsls	r3, r2, #28
 8016462:	d504      	bpl.n	801646e <_svfiprintf_r+0xc6>
 8016464:	2353      	movs	r3, #83	@ 0x53
 8016466:	a904      	add	r1, sp, #16
 8016468:	185b      	adds	r3, r3, r1
 801646a:	212b      	movs	r1, #43	@ 0x2b
 801646c:	7019      	strb	r1, [r3, #0]
 801646e:	7833      	ldrb	r3, [r6, #0]
 8016470:	2b2a      	cmp	r3, #42	@ 0x2a
 8016472:	d016      	beq.n	80164a2 <_svfiprintf_r+0xfa>
 8016474:	0035      	movs	r5, r6
 8016476:	2100      	movs	r1, #0
 8016478:	200a      	movs	r0, #10
 801647a:	68e3      	ldr	r3, [r4, #12]
 801647c:	782a      	ldrb	r2, [r5, #0]
 801647e:	1c6e      	adds	r6, r5, #1
 8016480:	3a30      	subs	r2, #48	@ 0x30
 8016482:	2a09      	cmp	r2, #9
 8016484:	d950      	bls.n	8016528 <_svfiprintf_r+0x180>
 8016486:	2900      	cmp	r1, #0
 8016488:	d111      	bne.n	80164ae <_svfiprintf_r+0x106>
 801648a:	e017      	b.n	80164bc <_svfiprintf_r+0x114>
 801648c:	3501      	adds	r5, #1
 801648e:	e7af      	b.n	80163f0 <_svfiprintf_r+0x48>
 8016490:	9b05      	ldr	r3, [sp, #20]
 8016492:	6822      	ldr	r2, [r4, #0]
 8016494:	1ac0      	subs	r0, r0, r3
 8016496:	2301      	movs	r3, #1
 8016498:	4083      	lsls	r3, r0
 801649a:	4313      	orrs	r3, r2
 801649c:	002e      	movs	r6, r5
 801649e:	6023      	str	r3, [r4, #0]
 80164a0:	e7cc      	b.n	801643c <_svfiprintf_r+0x94>
 80164a2:	9b07      	ldr	r3, [sp, #28]
 80164a4:	1d19      	adds	r1, r3, #4
 80164a6:	681b      	ldr	r3, [r3, #0]
 80164a8:	9107      	str	r1, [sp, #28]
 80164aa:	2b00      	cmp	r3, #0
 80164ac:	db01      	blt.n	80164b2 <_svfiprintf_r+0x10a>
 80164ae:	930b      	str	r3, [sp, #44]	@ 0x2c
 80164b0:	e004      	b.n	80164bc <_svfiprintf_r+0x114>
 80164b2:	425b      	negs	r3, r3
 80164b4:	60e3      	str	r3, [r4, #12]
 80164b6:	2302      	movs	r3, #2
 80164b8:	4313      	orrs	r3, r2
 80164ba:	6023      	str	r3, [r4, #0]
 80164bc:	782b      	ldrb	r3, [r5, #0]
 80164be:	2b2e      	cmp	r3, #46	@ 0x2e
 80164c0:	d10c      	bne.n	80164dc <_svfiprintf_r+0x134>
 80164c2:	786b      	ldrb	r3, [r5, #1]
 80164c4:	2b2a      	cmp	r3, #42	@ 0x2a
 80164c6:	d134      	bne.n	8016532 <_svfiprintf_r+0x18a>
 80164c8:	9b07      	ldr	r3, [sp, #28]
 80164ca:	3502      	adds	r5, #2
 80164cc:	1d1a      	adds	r2, r3, #4
 80164ce:	681b      	ldr	r3, [r3, #0]
 80164d0:	9207      	str	r2, [sp, #28]
 80164d2:	2b00      	cmp	r3, #0
 80164d4:	da01      	bge.n	80164da <_svfiprintf_r+0x132>
 80164d6:	2301      	movs	r3, #1
 80164d8:	425b      	negs	r3, r3
 80164da:	9309      	str	r3, [sp, #36]	@ 0x24
 80164dc:	4e2d      	ldr	r6, [pc, #180]	@ (8016594 <_svfiprintf_r+0x1ec>)
 80164de:	2203      	movs	r2, #3
 80164e0:	0030      	movs	r0, r6
 80164e2:	7829      	ldrb	r1, [r5, #0]
 80164e4:	f7fd ff0f 	bl	8014306 <memchr>
 80164e8:	2800      	cmp	r0, #0
 80164ea:	d006      	beq.n	80164fa <_svfiprintf_r+0x152>
 80164ec:	2340      	movs	r3, #64	@ 0x40
 80164ee:	1b80      	subs	r0, r0, r6
 80164f0:	4083      	lsls	r3, r0
 80164f2:	6822      	ldr	r2, [r4, #0]
 80164f4:	3501      	adds	r5, #1
 80164f6:	4313      	orrs	r3, r2
 80164f8:	6023      	str	r3, [r4, #0]
 80164fa:	7829      	ldrb	r1, [r5, #0]
 80164fc:	2206      	movs	r2, #6
 80164fe:	4826      	ldr	r0, [pc, #152]	@ (8016598 <_svfiprintf_r+0x1f0>)
 8016500:	1c6e      	adds	r6, r5, #1
 8016502:	7621      	strb	r1, [r4, #24]
 8016504:	f7fd feff 	bl	8014306 <memchr>
 8016508:	2800      	cmp	r0, #0
 801650a:	d038      	beq.n	801657e <_svfiprintf_r+0x1d6>
 801650c:	4b23      	ldr	r3, [pc, #140]	@ (801659c <_svfiprintf_r+0x1f4>)
 801650e:	2b00      	cmp	r3, #0
 8016510:	d122      	bne.n	8016558 <_svfiprintf_r+0x1b0>
 8016512:	2207      	movs	r2, #7
 8016514:	9b07      	ldr	r3, [sp, #28]
 8016516:	3307      	adds	r3, #7
 8016518:	4393      	bics	r3, r2
 801651a:	3308      	adds	r3, #8
 801651c:	9307      	str	r3, [sp, #28]
 801651e:	6963      	ldr	r3, [r4, #20]
 8016520:	9a04      	ldr	r2, [sp, #16]
 8016522:	189b      	adds	r3, r3, r2
 8016524:	6163      	str	r3, [r4, #20]
 8016526:	e762      	b.n	80163ee <_svfiprintf_r+0x46>
 8016528:	4343      	muls	r3, r0
 801652a:	0035      	movs	r5, r6
 801652c:	2101      	movs	r1, #1
 801652e:	189b      	adds	r3, r3, r2
 8016530:	e7a4      	b.n	801647c <_svfiprintf_r+0xd4>
 8016532:	2300      	movs	r3, #0
 8016534:	200a      	movs	r0, #10
 8016536:	0019      	movs	r1, r3
 8016538:	3501      	adds	r5, #1
 801653a:	6063      	str	r3, [r4, #4]
 801653c:	782a      	ldrb	r2, [r5, #0]
 801653e:	1c6e      	adds	r6, r5, #1
 8016540:	3a30      	subs	r2, #48	@ 0x30
 8016542:	2a09      	cmp	r2, #9
 8016544:	d903      	bls.n	801654e <_svfiprintf_r+0x1a6>
 8016546:	2b00      	cmp	r3, #0
 8016548:	d0c8      	beq.n	80164dc <_svfiprintf_r+0x134>
 801654a:	9109      	str	r1, [sp, #36]	@ 0x24
 801654c:	e7c6      	b.n	80164dc <_svfiprintf_r+0x134>
 801654e:	4341      	muls	r1, r0
 8016550:	0035      	movs	r5, r6
 8016552:	2301      	movs	r3, #1
 8016554:	1889      	adds	r1, r1, r2
 8016556:	e7f1      	b.n	801653c <_svfiprintf_r+0x194>
 8016558:	aa07      	add	r2, sp, #28
 801655a:	9200      	str	r2, [sp, #0]
 801655c:	0021      	movs	r1, r4
 801655e:	003a      	movs	r2, r7
 8016560:	4b0f      	ldr	r3, [pc, #60]	@ (80165a0 <_svfiprintf_r+0x1f8>)
 8016562:	9803      	ldr	r0, [sp, #12]
 8016564:	f7fc ff76 	bl	8013454 <_printf_float>
 8016568:	9004      	str	r0, [sp, #16]
 801656a:	9b04      	ldr	r3, [sp, #16]
 801656c:	3301      	adds	r3, #1
 801656e:	d1d6      	bne.n	801651e <_svfiprintf_r+0x176>
 8016570:	89bb      	ldrh	r3, [r7, #12]
 8016572:	980d      	ldr	r0, [sp, #52]	@ 0x34
 8016574:	065b      	lsls	r3, r3, #25
 8016576:	d500      	bpl.n	801657a <_svfiprintf_r+0x1d2>
 8016578:	e72c      	b.n	80163d4 <_svfiprintf_r+0x2c>
 801657a:	b021      	add	sp, #132	@ 0x84
 801657c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 801657e:	aa07      	add	r2, sp, #28
 8016580:	9200      	str	r2, [sp, #0]
 8016582:	0021      	movs	r1, r4
 8016584:	003a      	movs	r2, r7
 8016586:	4b06      	ldr	r3, [pc, #24]	@ (80165a0 <_svfiprintf_r+0x1f8>)
 8016588:	9803      	ldr	r0, [sp, #12]
 801658a:	f7fd fa11 	bl	80139b0 <_printf_i>
 801658e:	e7eb      	b.n	8016568 <_svfiprintf_r+0x1c0>
 8016590:	08017616 	.word	0x08017616
 8016594:	0801761c 	.word	0x0801761c
 8016598:	08017620 	.word	0x08017620
 801659c:	08013455 	.word	0x08013455
 80165a0:	080162e9 	.word	0x080162e9

080165a4 <__sflush_r>:
 80165a4:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80165a6:	220c      	movs	r2, #12
 80165a8:	5e8b      	ldrsh	r3, [r1, r2]
 80165aa:	0005      	movs	r5, r0
 80165ac:	000c      	movs	r4, r1
 80165ae:	071a      	lsls	r2, r3, #28
 80165b0:	d456      	bmi.n	8016660 <__sflush_r+0xbc>
 80165b2:	684a      	ldr	r2, [r1, #4]
 80165b4:	2a00      	cmp	r2, #0
 80165b6:	dc02      	bgt.n	80165be <__sflush_r+0x1a>
 80165b8:	6c0a      	ldr	r2, [r1, #64]	@ 0x40
 80165ba:	2a00      	cmp	r2, #0
 80165bc:	dd4e      	ble.n	801665c <__sflush_r+0xb8>
 80165be:	6ae7      	ldr	r7, [r4, #44]	@ 0x2c
 80165c0:	2f00      	cmp	r7, #0
 80165c2:	d04b      	beq.n	801665c <__sflush_r+0xb8>
 80165c4:	2200      	movs	r2, #0
 80165c6:	2080      	movs	r0, #128	@ 0x80
 80165c8:	682e      	ldr	r6, [r5, #0]
 80165ca:	602a      	str	r2, [r5, #0]
 80165cc:	001a      	movs	r2, r3
 80165ce:	0140      	lsls	r0, r0, #5
 80165d0:	6a21      	ldr	r1, [r4, #32]
 80165d2:	4002      	ands	r2, r0
 80165d4:	4203      	tst	r3, r0
 80165d6:	d033      	beq.n	8016640 <__sflush_r+0x9c>
 80165d8:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 80165da:	89a3      	ldrh	r3, [r4, #12]
 80165dc:	075b      	lsls	r3, r3, #29
 80165de:	d506      	bpl.n	80165ee <__sflush_r+0x4a>
 80165e0:	6863      	ldr	r3, [r4, #4]
 80165e2:	1ad2      	subs	r2, r2, r3
 80165e4:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 80165e6:	2b00      	cmp	r3, #0
 80165e8:	d001      	beq.n	80165ee <__sflush_r+0x4a>
 80165ea:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 80165ec:	1ad2      	subs	r2, r2, r3
 80165ee:	2300      	movs	r3, #0
 80165f0:	0028      	movs	r0, r5
 80165f2:	6ae7      	ldr	r7, [r4, #44]	@ 0x2c
 80165f4:	6a21      	ldr	r1, [r4, #32]
 80165f6:	47b8      	blx	r7
 80165f8:	89a2      	ldrh	r2, [r4, #12]
 80165fa:	1c43      	adds	r3, r0, #1
 80165fc:	d106      	bne.n	801660c <__sflush_r+0x68>
 80165fe:	6829      	ldr	r1, [r5, #0]
 8016600:	291d      	cmp	r1, #29
 8016602:	d846      	bhi.n	8016692 <__sflush_r+0xee>
 8016604:	4b29      	ldr	r3, [pc, #164]	@ (80166ac <__sflush_r+0x108>)
 8016606:	40cb      	lsrs	r3, r1
 8016608:	07db      	lsls	r3, r3, #31
 801660a:	d542      	bpl.n	8016692 <__sflush_r+0xee>
 801660c:	2300      	movs	r3, #0
 801660e:	6063      	str	r3, [r4, #4]
 8016610:	6923      	ldr	r3, [r4, #16]
 8016612:	6023      	str	r3, [r4, #0]
 8016614:	04d2      	lsls	r2, r2, #19
 8016616:	d505      	bpl.n	8016624 <__sflush_r+0x80>
 8016618:	1c43      	adds	r3, r0, #1
 801661a:	d102      	bne.n	8016622 <__sflush_r+0x7e>
 801661c:	682b      	ldr	r3, [r5, #0]
 801661e:	2b00      	cmp	r3, #0
 8016620:	d100      	bne.n	8016624 <__sflush_r+0x80>
 8016622:	6560      	str	r0, [r4, #84]	@ 0x54
 8016624:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8016626:	602e      	str	r6, [r5, #0]
 8016628:	2900      	cmp	r1, #0
 801662a:	d017      	beq.n	801665c <__sflush_r+0xb8>
 801662c:	0023      	movs	r3, r4
 801662e:	3344      	adds	r3, #68	@ 0x44
 8016630:	4299      	cmp	r1, r3
 8016632:	d002      	beq.n	801663a <__sflush_r+0x96>
 8016634:	0028      	movs	r0, r5
 8016636:	f7fe fd15 	bl	8015064 <_free_r>
 801663a:	2300      	movs	r3, #0
 801663c:	6363      	str	r3, [r4, #52]	@ 0x34
 801663e:	e00d      	b.n	801665c <__sflush_r+0xb8>
 8016640:	2301      	movs	r3, #1
 8016642:	0028      	movs	r0, r5
 8016644:	47b8      	blx	r7
 8016646:	0002      	movs	r2, r0
 8016648:	1c43      	adds	r3, r0, #1
 801664a:	d1c6      	bne.n	80165da <__sflush_r+0x36>
 801664c:	682b      	ldr	r3, [r5, #0]
 801664e:	2b00      	cmp	r3, #0
 8016650:	d0c3      	beq.n	80165da <__sflush_r+0x36>
 8016652:	2b1d      	cmp	r3, #29
 8016654:	d001      	beq.n	801665a <__sflush_r+0xb6>
 8016656:	2b16      	cmp	r3, #22
 8016658:	d11a      	bne.n	8016690 <__sflush_r+0xec>
 801665a:	602e      	str	r6, [r5, #0]
 801665c:	2000      	movs	r0, #0
 801665e:	e01e      	b.n	801669e <__sflush_r+0xfa>
 8016660:	690e      	ldr	r6, [r1, #16]
 8016662:	2e00      	cmp	r6, #0
 8016664:	d0fa      	beq.n	801665c <__sflush_r+0xb8>
 8016666:	680f      	ldr	r7, [r1, #0]
 8016668:	600e      	str	r6, [r1, #0]
 801666a:	1bba      	subs	r2, r7, r6
 801666c:	9201      	str	r2, [sp, #4]
 801666e:	2200      	movs	r2, #0
 8016670:	079b      	lsls	r3, r3, #30
 8016672:	d100      	bne.n	8016676 <__sflush_r+0xd2>
 8016674:	694a      	ldr	r2, [r1, #20]
 8016676:	60a2      	str	r2, [r4, #8]
 8016678:	9b01      	ldr	r3, [sp, #4]
 801667a:	2b00      	cmp	r3, #0
 801667c:	ddee      	ble.n	801665c <__sflush_r+0xb8>
 801667e:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 8016680:	0032      	movs	r2, r6
 8016682:	001f      	movs	r7, r3
 8016684:	0028      	movs	r0, r5
 8016686:	9b01      	ldr	r3, [sp, #4]
 8016688:	6a21      	ldr	r1, [r4, #32]
 801668a:	47b8      	blx	r7
 801668c:	2800      	cmp	r0, #0
 801668e:	dc07      	bgt.n	80166a0 <__sflush_r+0xfc>
 8016690:	89a2      	ldrh	r2, [r4, #12]
 8016692:	2340      	movs	r3, #64	@ 0x40
 8016694:	2001      	movs	r0, #1
 8016696:	4313      	orrs	r3, r2
 8016698:	b21b      	sxth	r3, r3
 801669a:	81a3      	strh	r3, [r4, #12]
 801669c:	4240      	negs	r0, r0
 801669e:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 80166a0:	9b01      	ldr	r3, [sp, #4]
 80166a2:	1836      	adds	r6, r6, r0
 80166a4:	1a1b      	subs	r3, r3, r0
 80166a6:	9301      	str	r3, [sp, #4]
 80166a8:	e7e6      	b.n	8016678 <__sflush_r+0xd4>
 80166aa:	46c0      	nop			@ (mov r8, r8)
 80166ac:	20400001 	.word	0x20400001

080166b0 <_fflush_r>:
 80166b0:	690b      	ldr	r3, [r1, #16]
 80166b2:	b570      	push	{r4, r5, r6, lr}
 80166b4:	0005      	movs	r5, r0
 80166b6:	000c      	movs	r4, r1
 80166b8:	2b00      	cmp	r3, #0
 80166ba:	d102      	bne.n	80166c2 <_fflush_r+0x12>
 80166bc:	2500      	movs	r5, #0
 80166be:	0028      	movs	r0, r5
 80166c0:	bd70      	pop	{r4, r5, r6, pc}
 80166c2:	2800      	cmp	r0, #0
 80166c4:	d004      	beq.n	80166d0 <_fflush_r+0x20>
 80166c6:	6a03      	ldr	r3, [r0, #32]
 80166c8:	2b00      	cmp	r3, #0
 80166ca:	d101      	bne.n	80166d0 <_fflush_r+0x20>
 80166cc:	f7fd fb0c 	bl	8013ce8 <__sinit>
 80166d0:	220c      	movs	r2, #12
 80166d2:	5ea3      	ldrsh	r3, [r4, r2]
 80166d4:	2b00      	cmp	r3, #0
 80166d6:	d0f1      	beq.n	80166bc <_fflush_r+0xc>
 80166d8:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 80166da:	07d2      	lsls	r2, r2, #31
 80166dc:	d404      	bmi.n	80166e8 <_fflush_r+0x38>
 80166de:	059b      	lsls	r3, r3, #22
 80166e0:	d402      	bmi.n	80166e8 <_fflush_r+0x38>
 80166e2:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80166e4:	f7fd fe05 	bl	80142f2 <__retarget_lock_acquire_recursive>
 80166e8:	0028      	movs	r0, r5
 80166ea:	0021      	movs	r1, r4
 80166ec:	f7ff ff5a 	bl	80165a4 <__sflush_r>
 80166f0:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80166f2:	0005      	movs	r5, r0
 80166f4:	07db      	lsls	r3, r3, #31
 80166f6:	d4e2      	bmi.n	80166be <_fflush_r+0xe>
 80166f8:	89a3      	ldrh	r3, [r4, #12]
 80166fa:	059b      	lsls	r3, r3, #22
 80166fc:	d4df      	bmi.n	80166be <_fflush_r+0xe>
 80166fe:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8016700:	f7fd fdf8 	bl	80142f4 <__retarget_lock_release_recursive>
 8016704:	e7db      	b.n	80166be <_fflush_r+0xe>
	...

08016708 <fiprintf>:
 8016708:	b40e      	push	{r1, r2, r3}
 801670a:	b517      	push	{r0, r1, r2, r4, lr}
 801670c:	4c05      	ldr	r4, [pc, #20]	@ (8016724 <fiprintf+0x1c>)
 801670e:	ab05      	add	r3, sp, #20
 8016710:	cb04      	ldmia	r3!, {r2}
 8016712:	0001      	movs	r1, r0
 8016714:	6820      	ldr	r0, [r4, #0]
 8016716:	9301      	str	r3, [sp, #4]
 8016718:	f000 f8b6 	bl	8016888 <_vfiprintf_r>
 801671c:	bc1e      	pop	{r1, r2, r3, r4}
 801671e:	bc08      	pop	{r3}
 8016720:	b003      	add	sp, #12
 8016722:	4718      	bx	r3
 8016724:	20000194 	.word	0x20000194

08016728 <memmove>:
 8016728:	b510      	push	{r4, lr}
 801672a:	4288      	cmp	r0, r1
 801672c:	d902      	bls.n	8016734 <memmove+0xc>
 801672e:	188b      	adds	r3, r1, r2
 8016730:	4298      	cmp	r0, r3
 8016732:	d308      	bcc.n	8016746 <memmove+0x1e>
 8016734:	2300      	movs	r3, #0
 8016736:	429a      	cmp	r2, r3
 8016738:	d007      	beq.n	801674a <memmove+0x22>
 801673a:	5ccc      	ldrb	r4, [r1, r3]
 801673c:	54c4      	strb	r4, [r0, r3]
 801673e:	3301      	adds	r3, #1
 8016740:	e7f9      	b.n	8016736 <memmove+0xe>
 8016742:	5c8b      	ldrb	r3, [r1, r2]
 8016744:	5483      	strb	r3, [r0, r2]
 8016746:	3a01      	subs	r2, #1
 8016748:	d2fb      	bcs.n	8016742 <memmove+0x1a>
 801674a:	bd10      	pop	{r4, pc}

0801674c <_sbrk_r>:
 801674c:	2300      	movs	r3, #0
 801674e:	b570      	push	{r4, r5, r6, lr}
 8016750:	4d06      	ldr	r5, [pc, #24]	@ (801676c <_sbrk_r+0x20>)
 8016752:	0004      	movs	r4, r0
 8016754:	0008      	movs	r0, r1
 8016756:	602b      	str	r3, [r5, #0]
 8016758:	f7f4 ff3c 	bl	800b5d4 <_sbrk>
 801675c:	1c43      	adds	r3, r0, #1
 801675e:	d103      	bne.n	8016768 <_sbrk_r+0x1c>
 8016760:	682b      	ldr	r3, [r5, #0]
 8016762:	2b00      	cmp	r3, #0
 8016764:	d000      	beq.n	8016768 <_sbrk_r+0x1c>
 8016766:	6023      	str	r3, [r4, #0]
 8016768:	bd70      	pop	{r4, r5, r6, pc}
 801676a:	46c0      	nop			@ (mov r8, r8)
 801676c:	20000fd4 	.word	0x20000fd4

08016770 <abort>:
 8016770:	2006      	movs	r0, #6
 8016772:	b510      	push	{r4, lr}
 8016774:	f000 fa6e 	bl	8016c54 <raise>
 8016778:	2001      	movs	r0, #1
 801677a:	f7f4 feb9 	bl	800b4f0 <_exit>

0801677e <_calloc_r>:
 801677e:	b570      	push	{r4, r5, r6, lr}
 8016780:	0c0b      	lsrs	r3, r1, #16
 8016782:	0c15      	lsrs	r5, r2, #16
 8016784:	2b00      	cmp	r3, #0
 8016786:	d11e      	bne.n	80167c6 <_calloc_r+0x48>
 8016788:	2d00      	cmp	r5, #0
 801678a:	d10c      	bne.n	80167a6 <_calloc_r+0x28>
 801678c:	b289      	uxth	r1, r1
 801678e:	b294      	uxth	r4, r2
 8016790:	434c      	muls	r4, r1
 8016792:	0021      	movs	r1, r4
 8016794:	f7ff f836 	bl	8015804 <_malloc_r>
 8016798:	1e05      	subs	r5, r0, #0
 801679a:	d01b      	beq.n	80167d4 <_calloc_r+0x56>
 801679c:	0022      	movs	r2, r4
 801679e:	2100      	movs	r1, #0
 80167a0:	f7fd fb88 	bl	8013eb4 <memset>
 80167a4:	e016      	b.n	80167d4 <_calloc_r+0x56>
 80167a6:	1c2b      	adds	r3, r5, #0
 80167a8:	1c0c      	adds	r4, r1, #0
 80167aa:	b289      	uxth	r1, r1
 80167ac:	b292      	uxth	r2, r2
 80167ae:	434a      	muls	r2, r1
 80167b0:	b29b      	uxth	r3, r3
 80167b2:	b2a1      	uxth	r1, r4
 80167b4:	4359      	muls	r1, r3
 80167b6:	0c14      	lsrs	r4, r2, #16
 80167b8:	190c      	adds	r4, r1, r4
 80167ba:	0c23      	lsrs	r3, r4, #16
 80167bc:	d107      	bne.n	80167ce <_calloc_r+0x50>
 80167be:	0424      	lsls	r4, r4, #16
 80167c0:	b292      	uxth	r2, r2
 80167c2:	4314      	orrs	r4, r2
 80167c4:	e7e5      	b.n	8016792 <_calloc_r+0x14>
 80167c6:	2d00      	cmp	r5, #0
 80167c8:	d101      	bne.n	80167ce <_calloc_r+0x50>
 80167ca:	1c14      	adds	r4, r2, #0
 80167cc:	e7ed      	b.n	80167aa <_calloc_r+0x2c>
 80167ce:	230c      	movs	r3, #12
 80167d0:	2500      	movs	r5, #0
 80167d2:	6003      	str	r3, [r0, #0]
 80167d4:	0028      	movs	r0, r5
 80167d6:	bd70      	pop	{r4, r5, r6, pc}

080167d8 <_realloc_r>:
 80167d8:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80167da:	0006      	movs	r6, r0
 80167dc:	000c      	movs	r4, r1
 80167de:	0015      	movs	r5, r2
 80167e0:	2900      	cmp	r1, #0
 80167e2:	d105      	bne.n	80167f0 <_realloc_r+0x18>
 80167e4:	0011      	movs	r1, r2
 80167e6:	f7ff f80d 	bl	8015804 <_malloc_r>
 80167ea:	0004      	movs	r4, r0
 80167ec:	0020      	movs	r0, r4
 80167ee:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 80167f0:	2a00      	cmp	r2, #0
 80167f2:	d103      	bne.n	80167fc <_realloc_r+0x24>
 80167f4:	f7fe fc36 	bl	8015064 <_free_r>
 80167f8:	002c      	movs	r4, r5
 80167fa:	e7f7      	b.n	80167ec <_realloc_r+0x14>
 80167fc:	f000 fa4a 	bl	8016c94 <_malloc_usable_size_r>
 8016800:	0007      	movs	r7, r0
 8016802:	4285      	cmp	r5, r0
 8016804:	d802      	bhi.n	801680c <_realloc_r+0x34>
 8016806:	0843      	lsrs	r3, r0, #1
 8016808:	42ab      	cmp	r3, r5
 801680a:	d3ef      	bcc.n	80167ec <_realloc_r+0x14>
 801680c:	0029      	movs	r1, r5
 801680e:	0030      	movs	r0, r6
 8016810:	f7fe fff8 	bl	8015804 <_malloc_r>
 8016814:	9001      	str	r0, [sp, #4]
 8016816:	2800      	cmp	r0, #0
 8016818:	d101      	bne.n	801681e <_realloc_r+0x46>
 801681a:	9c01      	ldr	r4, [sp, #4]
 801681c:	e7e6      	b.n	80167ec <_realloc_r+0x14>
 801681e:	002a      	movs	r2, r5
 8016820:	42bd      	cmp	r5, r7
 8016822:	d900      	bls.n	8016826 <_realloc_r+0x4e>
 8016824:	003a      	movs	r2, r7
 8016826:	0021      	movs	r1, r4
 8016828:	9801      	ldr	r0, [sp, #4]
 801682a:	f7fd fd77 	bl	801431c <memcpy>
 801682e:	0021      	movs	r1, r4
 8016830:	0030      	movs	r0, r6
 8016832:	f7fe fc17 	bl	8015064 <_free_r>
 8016836:	e7f0      	b.n	801681a <_realloc_r+0x42>

08016838 <__sfputc_r>:
 8016838:	6893      	ldr	r3, [r2, #8]
 801683a:	b510      	push	{r4, lr}
 801683c:	3b01      	subs	r3, #1
 801683e:	6093      	str	r3, [r2, #8]
 8016840:	2b00      	cmp	r3, #0
 8016842:	da04      	bge.n	801684e <__sfputc_r+0x16>
 8016844:	6994      	ldr	r4, [r2, #24]
 8016846:	42a3      	cmp	r3, r4
 8016848:	db07      	blt.n	801685a <__sfputc_r+0x22>
 801684a:	290a      	cmp	r1, #10
 801684c:	d005      	beq.n	801685a <__sfputc_r+0x22>
 801684e:	6813      	ldr	r3, [r2, #0]
 8016850:	1c58      	adds	r0, r3, #1
 8016852:	6010      	str	r0, [r2, #0]
 8016854:	7019      	strb	r1, [r3, #0]
 8016856:	0008      	movs	r0, r1
 8016858:	bd10      	pop	{r4, pc}
 801685a:	f000 f931 	bl	8016ac0 <__swbuf_r>
 801685e:	0001      	movs	r1, r0
 8016860:	e7f9      	b.n	8016856 <__sfputc_r+0x1e>

08016862 <__sfputs_r>:
 8016862:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8016864:	0006      	movs	r6, r0
 8016866:	000f      	movs	r7, r1
 8016868:	0014      	movs	r4, r2
 801686a:	18d5      	adds	r5, r2, r3
 801686c:	42ac      	cmp	r4, r5
 801686e:	d101      	bne.n	8016874 <__sfputs_r+0x12>
 8016870:	2000      	movs	r0, #0
 8016872:	e007      	b.n	8016884 <__sfputs_r+0x22>
 8016874:	7821      	ldrb	r1, [r4, #0]
 8016876:	003a      	movs	r2, r7
 8016878:	0030      	movs	r0, r6
 801687a:	f7ff ffdd 	bl	8016838 <__sfputc_r>
 801687e:	3401      	adds	r4, #1
 8016880:	1c43      	adds	r3, r0, #1
 8016882:	d1f3      	bne.n	801686c <__sfputs_r+0xa>
 8016884:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08016888 <_vfiprintf_r>:
 8016888:	b5f0      	push	{r4, r5, r6, r7, lr}
 801688a:	b0a1      	sub	sp, #132	@ 0x84
 801688c:	000f      	movs	r7, r1
 801688e:	0015      	movs	r5, r2
 8016890:	001e      	movs	r6, r3
 8016892:	9003      	str	r0, [sp, #12]
 8016894:	2800      	cmp	r0, #0
 8016896:	d004      	beq.n	80168a2 <_vfiprintf_r+0x1a>
 8016898:	6a03      	ldr	r3, [r0, #32]
 801689a:	2b00      	cmp	r3, #0
 801689c:	d101      	bne.n	80168a2 <_vfiprintf_r+0x1a>
 801689e:	f7fd fa23 	bl	8013ce8 <__sinit>
 80168a2:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80168a4:	07db      	lsls	r3, r3, #31
 80168a6:	d405      	bmi.n	80168b4 <_vfiprintf_r+0x2c>
 80168a8:	89bb      	ldrh	r3, [r7, #12]
 80168aa:	059b      	lsls	r3, r3, #22
 80168ac:	d402      	bmi.n	80168b4 <_vfiprintf_r+0x2c>
 80168ae:	6db8      	ldr	r0, [r7, #88]	@ 0x58
 80168b0:	f7fd fd1f 	bl	80142f2 <__retarget_lock_acquire_recursive>
 80168b4:	89bb      	ldrh	r3, [r7, #12]
 80168b6:	071b      	lsls	r3, r3, #28
 80168b8:	d502      	bpl.n	80168c0 <_vfiprintf_r+0x38>
 80168ba:	693b      	ldr	r3, [r7, #16]
 80168bc:	2b00      	cmp	r3, #0
 80168be:	d113      	bne.n	80168e8 <_vfiprintf_r+0x60>
 80168c0:	0039      	movs	r1, r7
 80168c2:	9803      	ldr	r0, [sp, #12]
 80168c4:	f000 f93e 	bl	8016b44 <__swsetup_r>
 80168c8:	2800      	cmp	r0, #0
 80168ca:	d00d      	beq.n	80168e8 <_vfiprintf_r+0x60>
 80168cc:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80168ce:	07db      	lsls	r3, r3, #31
 80168d0:	d503      	bpl.n	80168da <_vfiprintf_r+0x52>
 80168d2:	2001      	movs	r0, #1
 80168d4:	4240      	negs	r0, r0
 80168d6:	b021      	add	sp, #132	@ 0x84
 80168d8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80168da:	89bb      	ldrh	r3, [r7, #12]
 80168dc:	059b      	lsls	r3, r3, #22
 80168de:	d4f8      	bmi.n	80168d2 <_vfiprintf_r+0x4a>
 80168e0:	6db8      	ldr	r0, [r7, #88]	@ 0x58
 80168e2:	f7fd fd07 	bl	80142f4 <__retarget_lock_release_recursive>
 80168e6:	e7f4      	b.n	80168d2 <_vfiprintf_r+0x4a>
 80168e8:	2300      	movs	r3, #0
 80168ea:	ac08      	add	r4, sp, #32
 80168ec:	6163      	str	r3, [r4, #20]
 80168ee:	3320      	adds	r3, #32
 80168f0:	7663      	strb	r3, [r4, #25]
 80168f2:	3310      	adds	r3, #16
 80168f4:	76a3      	strb	r3, [r4, #26]
 80168f6:	9607      	str	r6, [sp, #28]
 80168f8:	002e      	movs	r6, r5
 80168fa:	7833      	ldrb	r3, [r6, #0]
 80168fc:	2b00      	cmp	r3, #0
 80168fe:	d001      	beq.n	8016904 <_vfiprintf_r+0x7c>
 8016900:	2b25      	cmp	r3, #37	@ 0x25
 8016902:	d148      	bne.n	8016996 <_vfiprintf_r+0x10e>
 8016904:	1b73      	subs	r3, r6, r5
 8016906:	9305      	str	r3, [sp, #20]
 8016908:	42ae      	cmp	r6, r5
 801690a:	d00b      	beq.n	8016924 <_vfiprintf_r+0x9c>
 801690c:	002a      	movs	r2, r5
 801690e:	0039      	movs	r1, r7
 8016910:	9803      	ldr	r0, [sp, #12]
 8016912:	f7ff ffa6 	bl	8016862 <__sfputs_r>
 8016916:	3001      	adds	r0, #1
 8016918:	d100      	bne.n	801691c <_vfiprintf_r+0x94>
 801691a:	e0ae      	b.n	8016a7a <_vfiprintf_r+0x1f2>
 801691c:	6963      	ldr	r3, [r4, #20]
 801691e:	9a05      	ldr	r2, [sp, #20]
 8016920:	189b      	adds	r3, r3, r2
 8016922:	6163      	str	r3, [r4, #20]
 8016924:	7833      	ldrb	r3, [r6, #0]
 8016926:	2b00      	cmp	r3, #0
 8016928:	d100      	bne.n	801692c <_vfiprintf_r+0xa4>
 801692a:	e0a6      	b.n	8016a7a <_vfiprintf_r+0x1f2>
 801692c:	2201      	movs	r2, #1
 801692e:	2300      	movs	r3, #0
 8016930:	4252      	negs	r2, r2
 8016932:	6062      	str	r2, [r4, #4]
 8016934:	a904      	add	r1, sp, #16
 8016936:	3254      	adds	r2, #84	@ 0x54
 8016938:	1852      	adds	r2, r2, r1
 801693a:	1c75      	adds	r5, r6, #1
 801693c:	6023      	str	r3, [r4, #0]
 801693e:	60e3      	str	r3, [r4, #12]
 8016940:	60a3      	str	r3, [r4, #8]
 8016942:	7013      	strb	r3, [r2, #0]
 8016944:	65a3      	str	r3, [r4, #88]	@ 0x58
 8016946:	4b59      	ldr	r3, [pc, #356]	@ (8016aac <_vfiprintf_r+0x224>)
 8016948:	2205      	movs	r2, #5
 801694a:	0018      	movs	r0, r3
 801694c:	7829      	ldrb	r1, [r5, #0]
 801694e:	9305      	str	r3, [sp, #20]
 8016950:	f7fd fcd9 	bl	8014306 <memchr>
 8016954:	1c6e      	adds	r6, r5, #1
 8016956:	2800      	cmp	r0, #0
 8016958:	d11f      	bne.n	801699a <_vfiprintf_r+0x112>
 801695a:	6822      	ldr	r2, [r4, #0]
 801695c:	06d3      	lsls	r3, r2, #27
 801695e:	d504      	bpl.n	801696a <_vfiprintf_r+0xe2>
 8016960:	2353      	movs	r3, #83	@ 0x53
 8016962:	a904      	add	r1, sp, #16
 8016964:	185b      	adds	r3, r3, r1
 8016966:	2120      	movs	r1, #32
 8016968:	7019      	strb	r1, [r3, #0]
 801696a:	0713      	lsls	r3, r2, #28
 801696c:	d504      	bpl.n	8016978 <_vfiprintf_r+0xf0>
 801696e:	2353      	movs	r3, #83	@ 0x53
 8016970:	a904      	add	r1, sp, #16
 8016972:	185b      	adds	r3, r3, r1
 8016974:	212b      	movs	r1, #43	@ 0x2b
 8016976:	7019      	strb	r1, [r3, #0]
 8016978:	782b      	ldrb	r3, [r5, #0]
 801697a:	2b2a      	cmp	r3, #42	@ 0x2a
 801697c:	d016      	beq.n	80169ac <_vfiprintf_r+0x124>
 801697e:	002e      	movs	r6, r5
 8016980:	2100      	movs	r1, #0
 8016982:	200a      	movs	r0, #10
 8016984:	68e3      	ldr	r3, [r4, #12]
 8016986:	7832      	ldrb	r2, [r6, #0]
 8016988:	1c75      	adds	r5, r6, #1
 801698a:	3a30      	subs	r2, #48	@ 0x30
 801698c:	2a09      	cmp	r2, #9
 801698e:	d950      	bls.n	8016a32 <_vfiprintf_r+0x1aa>
 8016990:	2900      	cmp	r1, #0
 8016992:	d111      	bne.n	80169b8 <_vfiprintf_r+0x130>
 8016994:	e017      	b.n	80169c6 <_vfiprintf_r+0x13e>
 8016996:	3601      	adds	r6, #1
 8016998:	e7af      	b.n	80168fa <_vfiprintf_r+0x72>
 801699a:	9b05      	ldr	r3, [sp, #20]
 801699c:	6822      	ldr	r2, [r4, #0]
 801699e:	1ac0      	subs	r0, r0, r3
 80169a0:	2301      	movs	r3, #1
 80169a2:	4083      	lsls	r3, r0
 80169a4:	4313      	orrs	r3, r2
 80169a6:	0035      	movs	r5, r6
 80169a8:	6023      	str	r3, [r4, #0]
 80169aa:	e7cc      	b.n	8016946 <_vfiprintf_r+0xbe>
 80169ac:	9b07      	ldr	r3, [sp, #28]
 80169ae:	1d19      	adds	r1, r3, #4
 80169b0:	681b      	ldr	r3, [r3, #0]
 80169b2:	9107      	str	r1, [sp, #28]
 80169b4:	2b00      	cmp	r3, #0
 80169b6:	db01      	blt.n	80169bc <_vfiprintf_r+0x134>
 80169b8:	930b      	str	r3, [sp, #44]	@ 0x2c
 80169ba:	e004      	b.n	80169c6 <_vfiprintf_r+0x13e>
 80169bc:	425b      	negs	r3, r3
 80169be:	60e3      	str	r3, [r4, #12]
 80169c0:	2302      	movs	r3, #2
 80169c2:	4313      	orrs	r3, r2
 80169c4:	6023      	str	r3, [r4, #0]
 80169c6:	7833      	ldrb	r3, [r6, #0]
 80169c8:	2b2e      	cmp	r3, #46	@ 0x2e
 80169ca:	d10c      	bne.n	80169e6 <_vfiprintf_r+0x15e>
 80169cc:	7873      	ldrb	r3, [r6, #1]
 80169ce:	2b2a      	cmp	r3, #42	@ 0x2a
 80169d0:	d134      	bne.n	8016a3c <_vfiprintf_r+0x1b4>
 80169d2:	9b07      	ldr	r3, [sp, #28]
 80169d4:	3602      	adds	r6, #2
 80169d6:	1d1a      	adds	r2, r3, #4
 80169d8:	681b      	ldr	r3, [r3, #0]
 80169da:	9207      	str	r2, [sp, #28]
 80169dc:	2b00      	cmp	r3, #0
 80169de:	da01      	bge.n	80169e4 <_vfiprintf_r+0x15c>
 80169e0:	2301      	movs	r3, #1
 80169e2:	425b      	negs	r3, r3
 80169e4:	9309      	str	r3, [sp, #36]	@ 0x24
 80169e6:	4d32      	ldr	r5, [pc, #200]	@ (8016ab0 <_vfiprintf_r+0x228>)
 80169e8:	2203      	movs	r2, #3
 80169ea:	0028      	movs	r0, r5
 80169ec:	7831      	ldrb	r1, [r6, #0]
 80169ee:	f7fd fc8a 	bl	8014306 <memchr>
 80169f2:	2800      	cmp	r0, #0
 80169f4:	d006      	beq.n	8016a04 <_vfiprintf_r+0x17c>
 80169f6:	2340      	movs	r3, #64	@ 0x40
 80169f8:	1b40      	subs	r0, r0, r5
 80169fa:	4083      	lsls	r3, r0
 80169fc:	6822      	ldr	r2, [r4, #0]
 80169fe:	3601      	adds	r6, #1
 8016a00:	4313      	orrs	r3, r2
 8016a02:	6023      	str	r3, [r4, #0]
 8016a04:	7831      	ldrb	r1, [r6, #0]
 8016a06:	2206      	movs	r2, #6
 8016a08:	482a      	ldr	r0, [pc, #168]	@ (8016ab4 <_vfiprintf_r+0x22c>)
 8016a0a:	1c75      	adds	r5, r6, #1
 8016a0c:	7621      	strb	r1, [r4, #24]
 8016a0e:	f7fd fc7a 	bl	8014306 <memchr>
 8016a12:	2800      	cmp	r0, #0
 8016a14:	d040      	beq.n	8016a98 <_vfiprintf_r+0x210>
 8016a16:	4b28      	ldr	r3, [pc, #160]	@ (8016ab8 <_vfiprintf_r+0x230>)
 8016a18:	2b00      	cmp	r3, #0
 8016a1a:	d122      	bne.n	8016a62 <_vfiprintf_r+0x1da>
 8016a1c:	2207      	movs	r2, #7
 8016a1e:	9b07      	ldr	r3, [sp, #28]
 8016a20:	3307      	adds	r3, #7
 8016a22:	4393      	bics	r3, r2
 8016a24:	3308      	adds	r3, #8
 8016a26:	9307      	str	r3, [sp, #28]
 8016a28:	6963      	ldr	r3, [r4, #20]
 8016a2a:	9a04      	ldr	r2, [sp, #16]
 8016a2c:	189b      	adds	r3, r3, r2
 8016a2e:	6163      	str	r3, [r4, #20]
 8016a30:	e762      	b.n	80168f8 <_vfiprintf_r+0x70>
 8016a32:	4343      	muls	r3, r0
 8016a34:	002e      	movs	r6, r5
 8016a36:	2101      	movs	r1, #1
 8016a38:	189b      	adds	r3, r3, r2
 8016a3a:	e7a4      	b.n	8016986 <_vfiprintf_r+0xfe>
 8016a3c:	2300      	movs	r3, #0
 8016a3e:	200a      	movs	r0, #10
 8016a40:	0019      	movs	r1, r3
 8016a42:	3601      	adds	r6, #1
 8016a44:	6063      	str	r3, [r4, #4]
 8016a46:	7832      	ldrb	r2, [r6, #0]
 8016a48:	1c75      	adds	r5, r6, #1
 8016a4a:	3a30      	subs	r2, #48	@ 0x30
 8016a4c:	2a09      	cmp	r2, #9
 8016a4e:	d903      	bls.n	8016a58 <_vfiprintf_r+0x1d0>
 8016a50:	2b00      	cmp	r3, #0
 8016a52:	d0c8      	beq.n	80169e6 <_vfiprintf_r+0x15e>
 8016a54:	9109      	str	r1, [sp, #36]	@ 0x24
 8016a56:	e7c6      	b.n	80169e6 <_vfiprintf_r+0x15e>
 8016a58:	4341      	muls	r1, r0
 8016a5a:	002e      	movs	r6, r5
 8016a5c:	2301      	movs	r3, #1
 8016a5e:	1889      	adds	r1, r1, r2
 8016a60:	e7f1      	b.n	8016a46 <_vfiprintf_r+0x1be>
 8016a62:	aa07      	add	r2, sp, #28
 8016a64:	9200      	str	r2, [sp, #0]
 8016a66:	0021      	movs	r1, r4
 8016a68:	003a      	movs	r2, r7
 8016a6a:	4b14      	ldr	r3, [pc, #80]	@ (8016abc <_vfiprintf_r+0x234>)
 8016a6c:	9803      	ldr	r0, [sp, #12]
 8016a6e:	f7fc fcf1 	bl	8013454 <_printf_float>
 8016a72:	9004      	str	r0, [sp, #16]
 8016a74:	9b04      	ldr	r3, [sp, #16]
 8016a76:	3301      	adds	r3, #1
 8016a78:	d1d6      	bne.n	8016a28 <_vfiprintf_r+0x1a0>
 8016a7a:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8016a7c:	07db      	lsls	r3, r3, #31
 8016a7e:	d405      	bmi.n	8016a8c <_vfiprintf_r+0x204>
 8016a80:	89bb      	ldrh	r3, [r7, #12]
 8016a82:	059b      	lsls	r3, r3, #22
 8016a84:	d402      	bmi.n	8016a8c <_vfiprintf_r+0x204>
 8016a86:	6db8      	ldr	r0, [r7, #88]	@ 0x58
 8016a88:	f7fd fc34 	bl	80142f4 <__retarget_lock_release_recursive>
 8016a8c:	89bb      	ldrh	r3, [r7, #12]
 8016a8e:	065b      	lsls	r3, r3, #25
 8016a90:	d500      	bpl.n	8016a94 <_vfiprintf_r+0x20c>
 8016a92:	e71e      	b.n	80168d2 <_vfiprintf_r+0x4a>
 8016a94:	980d      	ldr	r0, [sp, #52]	@ 0x34
 8016a96:	e71e      	b.n	80168d6 <_vfiprintf_r+0x4e>
 8016a98:	aa07      	add	r2, sp, #28
 8016a9a:	9200      	str	r2, [sp, #0]
 8016a9c:	0021      	movs	r1, r4
 8016a9e:	003a      	movs	r2, r7
 8016aa0:	4b06      	ldr	r3, [pc, #24]	@ (8016abc <_vfiprintf_r+0x234>)
 8016aa2:	9803      	ldr	r0, [sp, #12]
 8016aa4:	f7fc ff84 	bl	80139b0 <_printf_i>
 8016aa8:	e7e3      	b.n	8016a72 <_vfiprintf_r+0x1ea>
 8016aaa:	46c0      	nop			@ (mov r8, r8)
 8016aac:	08017616 	.word	0x08017616
 8016ab0:	0801761c 	.word	0x0801761c
 8016ab4:	08017620 	.word	0x08017620
 8016ab8:	08013455 	.word	0x08013455
 8016abc:	08016863 	.word	0x08016863

08016ac0 <__swbuf_r>:
 8016ac0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8016ac2:	0006      	movs	r6, r0
 8016ac4:	000d      	movs	r5, r1
 8016ac6:	0014      	movs	r4, r2
 8016ac8:	2800      	cmp	r0, #0
 8016aca:	d004      	beq.n	8016ad6 <__swbuf_r+0x16>
 8016acc:	6a03      	ldr	r3, [r0, #32]
 8016ace:	2b00      	cmp	r3, #0
 8016ad0:	d101      	bne.n	8016ad6 <__swbuf_r+0x16>
 8016ad2:	f7fd f909 	bl	8013ce8 <__sinit>
 8016ad6:	69a3      	ldr	r3, [r4, #24]
 8016ad8:	60a3      	str	r3, [r4, #8]
 8016ada:	89a3      	ldrh	r3, [r4, #12]
 8016adc:	071b      	lsls	r3, r3, #28
 8016ade:	d502      	bpl.n	8016ae6 <__swbuf_r+0x26>
 8016ae0:	6923      	ldr	r3, [r4, #16]
 8016ae2:	2b00      	cmp	r3, #0
 8016ae4:	d109      	bne.n	8016afa <__swbuf_r+0x3a>
 8016ae6:	0021      	movs	r1, r4
 8016ae8:	0030      	movs	r0, r6
 8016aea:	f000 f82b 	bl	8016b44 <__swsetup_r>
 8016aee:	2800      	cmp	r0, #0
 8016af0:	d003      	beq.n	8016afa <__swbuf_r+0x3a>
 8016af2:	2501      	movs	r5, #1
 8016af4:	426d      	negs	r5, r5
 8016af6:	0028      	movs	r0, r5
 8016af8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8016afa:	6923      	ldr	r3, [r4, #16]
 8016afc:	6820      	ldr	r0, [r4, #0]
 8016afe:	b2ef      	uxtb	r7, r5
 8016b00:	1ac0      	subs	r0, r0, r3
 8016b02:	6963      	ldr	r3, [r4, #20]
 8016b04:	b2ed      	uxtb	r5, r5
 8016b06:	4283      	cmp	r3, r0
 8016b08:	dc05      	bgt.n	8016b16 <__swbuf_r+0x56>
 8016b0a:	0021      	movs	r1, r4
 8016b0c:	0030      	movs	r0, r6
 8016b0e:	f7ff fdcf 	bl	80166b0 <_fflush_r>
 8016b12:	2800      	cmp	r0, #0
 8016b14:	d1ed      	bne.n	8016af2 <__swbuf_r+0x32>
 8016b16:	68a3      	ldr	r3, [r4, #8]
 8016b18:	3001      	adds	r0, #1
 8016b1a:	3b01      	subs	r3, #1
 8016b1c:	60a3      	str	r3, [r4, #8]
 8016b1e:	6823      	ldr	r3, [r4, #0]
 8016b20:	1c5a      	adds	r2, r3, #1
 8016b22:	6022      	str	r2, [r4, #0]
 8016b24:	701f      	strb	r7, [r3, #0]
 8016b26:	6963      	ldr	r3, [r4, #20]
 8016b28:	4283      	cmp	r3, r0
 8016b2a:	d004      	beq.n	8016b36 <__swbuf_r+0x76>
 8016b2c:	89a3      	ldrh	r3, [r4, #12]
 8016b2e:	07db      	lsls	r3, r3, #31
 8016b30:	d5e1      	bpl.n	8016af6 <__swbuf_r+0x36>
 8016b32:	2d0a      	cmp	r5, #10
 8016b34:	d1df      	bne.n	8016af6 <__swbuf_r+0x36>
 8016b36:	0021      	movs	r1, r4
 8016b38:	0030      	movs	r0, r6
 8016b3a:	f7ff fdb9 	bl	80166b0 <_fflush_r>
 8016b3e:	2800      	cmp	r0, #0
 8016b40:	d0d9      	beq.n	8016af6 <__swbuf_r+0x36>
 8016b42:	e7d6      	b.n	8016af2 <__swbuf_r+0x32>

08016b44 <__swsetup_r>:
 8016b44:	4b2d      	ldr	r3, [pc, #180]	@ (8016bfc <__swsetup_r+0xb8>)
 8016b46:	b570      	push	{r4, r5, r6, lr}
 8016b48:	0005      	movs	r5, r0
 8016b4a:	6818      	ldr	r0, [r3, #0]
 8016b4c:	000c      	movs	r4, r1
 8016b4e:	2800      	cmp	r0, #0
 8016b50:	d004      	beq.n	8016b5c <__swsetup_r+0x18>
 8016b52:	6a03      	ldr	r3, [r0, #32]
 8016b54:	2b00      	cmp	r3, #0
 8016b56:	d101      	bne.n	8016b5c <__swsetup_r+0x18>
 8016b58:	f7fd f8c6 	bl	8013ce8 <__sinit>
 8016b5c:	220c      	movs	r2, #12
 8016b5e:	5ea3      	ldrsh	r3, [r4, r2]
 8016b60:	071a      	lsls	r2, r3, #28
 8016b62:	d423      	bmi.n	8016bac <__swsetup_r+0x68>
 8016b64:	06da      	lsls	r2, r3, #27
 8016b66:	d407      	bmi.n	8016b78 <__swsetup_r+0x34>
 8016b68:	2209      	movs	r2, #9
 8016b6a:	602a      	str	r2, [r5, #0]
 8016b6c:	2240      	movs	r2, #64	@ 0x40
 8016b6e:	2001      	movs	r0, #1
 8016b70:	4313      	orrs	r3, r2
 8016b72:	81a3      	strh	r3, [r4, #12]
 8016b74:	4240      	negs	r0, r0
 8016b76:	e03a      	b.n	8016bee <__swsetup_r+0xaa>
 8016b78:	075b      	lsls	r3, r3, #29
 8016b7a:	d513      	bpl.n	8016ba4 <__swsetup_r+0x60>
 8016b7c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8016b7e:	2900      	cmp	r1, #0
 8016b80:	d008      	beq.n	8016b94 <__swsetup_r+0x50>
 8016b82:	0023      	movs	r3, r4
 8016b84:	3344      	adds	r3, #68	@ 0x44
 8016b86:	4299      	cmp	r1, r3
 8016b88:	d002      	beq.n	8016b90 <__swsetup_r+0x4c>
 8016b8a:	0028      	movs	r0, r5
 8016b8c:	f7fe fa6a 	bl	8015064 <_free_r>
 8016b90:	2300      	movs	r3, #0
 8016b92:	6363      	str	r3, [r4, #52]	@ 0x34
 8016b94:	2224      	movs	r2, #36	@ 0x24
 8016b96:	89a3      	ldrh	r3, [r4, #12]
 8016b98:	4393      	bics	r3, r2
 8016b9a:	81a3      	strh	r3, [r4, #12]
 8016b9c:	2300      	movs	r3, #0
 8016b9e:	6063      	str	r3, [r4, #4]
 8016ba0:	6923      	ldr	r3, [r4, #16]
 8016ba2:	6023      	str	r3, [r4, #0]
 8016ba4:	2308      	movs	r3, #8
 8016ba6:	89a2      	ldrh	r2, [r4, #12]
 8016ba8:	4313      	orrs	r3, r2
 8016baa:	81a3      	strh	r3, [r4, #12]
 8016bac:	6923      	ldr	r3, [r4, #16]
 8016bae:	2b00      	cmp	r3, #0
 8016bb0:	d10b      	bne.n	8016bca <__swsetup_r+0x86>
 8016bb2:	21a0      	movs	r1, #160	@ 0xa0
 8016bb4:	2280      	movs	r2, #128	@ 0x80
 8016bb6:	89a3      	ldrh	r3, [r4, #12]
 8016bb8:	0089      	lsls	r1, r1, #2
 8016bba:	0092      	lsls	r2, r2, #2
 8016bbc:	400b      	ands	r3, r1
 8016bbe:	4293      	cmp	r3, r2
 8016bc0:	d003      	beq.n	8016bca <__swsetup_r+0x86>
 8016bc2:	0021      	movs	r1, r4
 8016bc4:	0028      	movs	r0, r5
 8016bc6:	f000 f897 	bl	8016cf8 <__smakebuf_r>
 8016bca:	220c      	movs	r2, #12
 8016bcc:	5ea3      	ldrsh	r3, [r4, r2]
 8016bce:	2101      	movs	r1, #1
 8016bd0:	001a      	movs	r2, r3
 8016bd2:	400a      	ands	r2, r1
 8016bd4:	420b      	tst	r3, r1
 8016bd6:	d00b      	beq.n	8016bf0 <__swsetup_r+0xac>
 8016bd8:	2200      	movs	r2, #0
 8016bda:	60a2      	str	r2, [r4, #8]
 8016bdc:	6962      	ldr	r2, [r4, #20]
 8016bde:	4252      	negs	r2, r2
 8016be0:	61a2      	str	r2, [r4, #24]
 8016be2:	2000      	movs	r0, #0
 8016be4:	6922      	ldr	r2, [r4, #16]
 8016be6:	4282      	cmp	r2, r0
 8016be8:	d101      	bne.n	8016bee <__swsetup_r+0xaa>
 8016bea:	061a      	lsls	r2, r3, #24
 8016bec:	d4be      	bmi.n	8016b6c <__swsetup_r+0x28>
 8016bee:	bd70      	pop	{r4, r5, r6, pc}
 8016bf0:	0799      	lsls	r1, r3, #30
 8016bf2:	d400      	bmi.n	8016bf6 <__swsetup_r+0xb2>
 8016bf4:	6962      	ldr	r2, [r4, #20]
 8016bf6:	60a2      	str	r2, [r4, #8]
 8016bf8:	e7f3      	b.n	8016be2 <__swsetup_r+0x9e>
 8016bfa:	46c0      	nop			@ (mov r8, r8)
 8016bfc:	20000194 	.word	0x20000194

08016c00 <_raise_r>:
 8016c00:	b570      	push	{r4, r5, r6, lr}
 8016c02:	0004      	movs	r4, r0
 8016c04:	000d      	movs	r5, r1
 8016c06:	291f      	cmp	r1, #31
 8016c08:	d904      	bls.n	8016c14 <_raise_r+0x14>
 8016c0a:	2316      	movs	r3, #22
 8016c0c:	6003      	str	r3, [r0, #0]
 8016c0e:	2001      	movs	r0, #1
 8016c10:	4240      	negs	r0, r0
 8016c12:	bd70      	pop	{r4, r5, r6, pc}
 8016c14:	6bc3      	ldr	r3, [r0, #60]	@ 0x3c
 8016c16:	2b00      	cmp	r3, #0
 8016c18:	d004      	beq.n	8016c24 <_raise_r+0x24>
 8016c1a:	008a      	lsls	r2, r1, #2
 8016c1c:	189b      	adds	r3, r3, r2
 8016c1e:	681a      	ldr	r2, [r3, #0]
 8016c20:	2a00      	cmp	r2, #0
 8016c22:	d108      	bne.n	8016c36 <_raise_r+0x36>
 8016c24:	0020      	movs	r0, r4
 8016c26:	f000 f831 	bl	8016c8c <_getpid_r>
 8016c2a:	002a      	movs	r2, r5
 8016c2c:	0001      	movs	r1, r0
 8016c2e:	0020      	movs	r0, r4
 8016c30:	f000 f81a 	bl	8016c68 <_kill_r>
 8016c34:	e7ed      	b.n	8016c12 <_raise_r+0x12>
 8016c36:	2a01      	cmp	r2, #1
 8016c38:	d009      	beq.n	8016c4e <_raise_r+0x4e>
 8016c3a:	1c51      	adds	r1, r2, #1
 8016c3c:	d103      	bne.n	8016c46 <_raise_r+0x46>
 8016c3e:	2316      	movs	r3, #22
 8016c40:	6003      	str	r3, [r0, #0]
 8016c42:	2001      	movs	r0, #1
 8016c44:	e7e5      	b.n	8016c12 <_raise_r+0x12>
 8016c46:	2100      	movs	r1, #0
 8016c48:	0028      	movs	r0, r5
 8016c4a:	6019      	str	r1, [r3, #0]
 8016c4c:	4790      	blx	r2
 8016c4e:	2000      	movs	r0, #0
 8016c50:	e7df      	b.n	8016c12 <_raise_r+0x12>
	...

08016c54 <raise>:
 8016c54:	b510      	push	{r4, lr}
 8016c56:	4b03      	ldr	r3, [pc, #12]	@ (8016c64 <raise+0x10>)
 8016c58:	0001      	movs	r1, r0
 8016c5a:	6818      	ldr	r0, [r3, #0]
 8016c5c:	f7ff ffd0 	bl	8016c00 <_raise_r>
 8016c60:	bd10      	pop	{r4, pc}
 8016c62:	46c0      	nop			@ (mov r8, r8)
 8016c64:	20000194 	.word	0x20000194

08016c68 <_kill_r>:
 8016c68:	2300      	movs	r3, #0
 8016c6a:	b570      	push	{r4, r5, r6, lr}
 8016c6c:	4d06      	ldr	r5, [pc, #24]	@ (8016c88 <_kill_r+0x20>)
 8016c6e:	0004      	movs	r4, r0
 8016c70:	0008      	movs	r0, r1
 8016c72:	0011      	movs	r1, r2
 8016c74:	602b      	str	r3, [r5, #0]
 8016c76:	f7f4 fc2b 	bl	800b4d0 <_kill>
 8016c7a:	1c43      	adds	r3, r0, #1
 8016c7c:	d103      	bne.n	8016c86 <_kill_r+0x1e>
 8016c7e:	682b      	ldr	r3, [r5, #0]
 8016c80:	2b00      	cmp	r3, #0
 8016c82:	d000      	beq.n	8016c86 <_kill_r+0x1e>
 8016c84:	6023      	str	r3, [r4, #0]
 8016c86:	bd70      	pop	{r4, r5, r6, pc}
 8016c88:	20000fd4 	.word	0x20000fd4

08016c8c <_getpid_r>:
 8016c8c:	b510      	push	{r4, lr}
 8016c8e:	f7f4 fc19 	bl	800b4c4 <_getpid>
 8016c92:	bd10      	pop	{r4, pc}

08016c94 <_malloc_usable_size_r>:
 8016c94:	1f0b      	subs	r3, r1, #4
 8016c96:	681b      	ldr	r3, [r3, #0]
 8016c98:	1f18      	subs	r0, r3, #4
 8016c9a:	2b00      	cmp	r3, #0
 8016c9c:	da01      	bge.n	8016ca2 <_malloc_usable_size_r+0xe>
 8016c9e:	580b      	ldr	r3, [r1, r0]
 8016ca0:	18c0      	adds	r0, r0, r3
 8016ca2:	4770      	bx	lr

08016ca4 <__swhatbuf_r>:
 8016ca4:	b570      	push	{r4, r5, r6, lr}
 8016ca6:	000e      	movs	r6, r1
 8016ca8:	001d      	movs	r5, r3
 8016caa:	230e      	movs	r3, #14
 8016cac:	5ec9      	ldrsh	r1, [r1, r3]
 8016cae:	0014      	movs	r4, r2
 8016cb0:	b096      	sub	sp, #88	@ 0x58
 8016cb2:	2900      	cmp	r1, #0
 8016cb4:	da0c      	bge.n	8016cd0 <__swhatbuf_r+0x2c>
 8016cb6:	89b2      	ldrh	r2, [r6, #12]
 8016cb8:	2380      	movs	r3, #128	@ 0x80
 8016cba:	0011      	movs	r1, r2
 8016cbc:	4019      	ands	r1, r3
 8016cbe:	421a      	tst	r2, r3
 8016cc0:	d114      	bne.n	8016cec <__swhatbuf_r+0x48>
 8016cc2:	2380      	movs	r3, #128	@ 0x80
 8016cc4:	00db      	lsls	r3, r3, #3
 8016cc6:	2000      	movs	r0, #0
 8016cc8:	6029      	str	r1, [r5, #0]
 8016cca:	6023      	str	r3, [r4, #0]
 8016ccc:	b016      	add	sp, #88	@ 0x58
 8016cce:	bd70      	pop	{r4, r5, r6, pc}
 8016cd0:	466a      	mov	r2, sp
 8016cd2:	f000 f853 	bl	8016d7c <_fstat_r>
 8016cd6:	2800      	cmp	r0, #0
 8016cd8:	dbed      	blt.n	8016cb6 <__swhatbuf_r+0x12>
 8016cda:	23f0      	movs	r3, #240	@ 0xf0
 8016cdc:	9901      	ldr	r1, [sp, #4]
 8016cde:	021b      	lsls	r3, r3, #8
 8016ce0:	4019      	ands	r1, r3
 8016ce2:	4b04      	ldr	r3, [pc, #16]	@ (8016cf4 <__swhatbuf_r+0x50>)
 8016ce4:	18c9      	adds	r1, r1, r3
 8016ce6:	424b      	negs	r3, r1
 8016ce8:	4159      	adcs	r1, r3
 8016cea:	e7ea      	b.n	8016cc2 <__swhatbuf_r+0x1e>
 8016cec:	2100      	movs	r1, #0
 8016cee:	2340      	movs	r3, #64	@ 0x40
 8016cf0:	e7e9      	b.n	8016cc6 <__swhatbuf_r+0x22>
 8016cf2:	46c0      	nop			@ (mov r8, r8)
 8016cf4:	ffffe000 	.word	0xffffe000

08016cf8 <__smakebuf_r>:
 8016cf8:	b5f0      	push	{r4, r5, r6, r7, lr}
 8016cfa:	2602      	movs	r6, #2
 8016cfc:	898b      	ldrh	r3, [r1, #12]
 8016cfe:	0005      	movs	r5, r0
 8016d00:	000c      	movs	r4, r1
 8016d02:	b085      	sub	sp, #20
 8016d04:	4233      	tst	r3, r6
 8016d06:	d007      	beq.n	8016d18 <__smakebuf_r+0x20>
 8016d08:	0023      	movs	r3, r4
 8016d0a:	3347      	adds	r3, #71	@ 0x47
 8016d0c:	6023      	str	r3, [r4, #0]
 8016d0e:	6123      	str	r3, [r4, #16]
 8016d10:	2301      	movs	r3, #1
 8016d12:	6163      	str	r3, [r4, #20]
 8016d14:	b005      	add	sp, #20
 8016d16:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8016d18:	ab03      	add	r3, sp, #12
 8016d1a:	aa02      	add	r2, sp, #8
 8016d1c:	f7ff ffc2 	bl	8016ca4 <__swhatbuf_r>
 8016d20:	9f02      	ldr	r7, [sp, #8]
 8016d22:	9001      	str	r0, [sp, #4]
 8016d24:	0039      	movs	r1, r7
 8016d26:	0028      	movs	r0, r5
 8016d28:	f7fe fd6c 	bl	8015804 <_malloc_r>
 8016d2c:	2800      	cmp	r0, #0
 8016d2e:	d108      	bne.n	8016d42 <__smakebuf_r+0x4a>
 8016d30:	220c      	movs	r2, #12
 8016d32:	5ea3      	ldrsh	r3, [r4, r2]
 8016d34:	059a      	lsls	r2, r3, #22
 8016d36:	d4ed      	bmi.n	8016d14 <__smakebuf_r+0x1c>
 8016d38:	2203      	movs	r2, #3
 8016d3a:	4393      	bics	r3, r2
 8016d3c:	431e      	orrs	r6, r3
 8016d3e:	81a6      	strh	r6, [r4, #12]
 8016d40:	e7e2      	b.n	8016d08 <__smakebuf_r+0x10>
 8016d42:	2380      	movs	r3, #128	@ 0x80
 8016d44:	89a2      	ldrh	r2, [r4, #12]
 8016d46:	6020      	str	r0, [r4, #0]
 8016d48:	4313      	orrs	r3, r2
 8016d4a:	81a3      	strh	r3, [r4, #12]
 8016d4c:	9b03      	ldr	r3, [sp, #12]
 8016d4e:	6120      	str	r0, [r4, #16]
 8016d50:	6167      	str	r7, [r4, #20]
 8016d52:	2b00      	cmp	r3, #0
 8016d54:	d00c      	beq.n	8016d70 <__smakebuf_r+0x78>
 8016d56:	0028      	movs	r0, r5
 8016d58:	230e      	movs	r3, #14
 8016d5a:	5ee1      	ldrsh	r1, [r4, r3]
 8016d5c:	f000 f820 	bl	8016da0 <_isatty_r>
 8016d60:	2800      	cmp	r0, #0
 8016d62:	d005      	beq.n	8016d70 <__smakebuf_r+0x78>
 8016d64:	2303      	movs	r3, #3
 8016d66:	89a2      	ldrh	r2, [r4, #12]
 8016d68:	439a      	bics	r2, r3
 8016d6a:	3b02      	subs	r3, #2
 8016d6c:	4313      	orrs	r3, r2
 8016d6e:	81a3      	strh	r3, [r4, #12]
 8016d70:	89a3      	ldrh	r3, [r4, #12]
 8016d72:	9a01      	ldr	r2, [sp, #4]
 8016d74:	4313      	orrs	r3, r2
 8016d76:	81a3      	strh	r3, [r4, #12]
 8016d78:	e7cc      	b.n	8016d14 <__smakebuf_r+0x1c>
	...

08016d7c <_fstat_r>:
 8016d7c:	2300      	movs	r3, #0
 8016d7e:	b570      	push	{r4, r5, r6, lr}
 8016d80:	4d06      	ldr	r5, [pc, #24]	@ (8016d9c <_fstat_r+0x20>)
 8016d82:	0004      	movs	r4, r0
 8016d84:	0008      	movs	r0, r1
 8016d86:	0011      	movs	r1, r2
 8016d88:	602b      	str	r3, [r5, #0]
 8016d8a:	f7f4 fc01 	bl	800b590 <_fstat>
 8016d8e:	1c43      	adds	r3, r0, #1
 8016d90:	d103      	bne.n	8016d9a <_fstat_r+0x1e>
 8016d92:	682b      	ldr	r3, [r5, #0]
 8016d94:	2b00      	cmp	r3, #0
 8016d96:	d000      	beq.n	8016d9a <_fstat_r+0x1e>
 8016d98:	6023      	str	r3, [r4, #0]
 8016d9a:	bd70      	pop	{r4, r5, r6, pc}
 8016d9c:	20000fd4 	.word	0x20000fd4

08016da0 <_isatty_r>:
 8016da0:	2300      	movs	r3, #0
 8016da2:	b570      	push	{r4, r5, r6, lr}
 8016da4:	4d06      	ldr	r5, [pc, #24]	@ (8016dc0 <_isatty_r+0x20>)
 8016da6:	0004      	movs	r4, r0
 8016da8:	0008      	movs	r0, r1
 8016daa:	602b      	str	r3, [r5, #0]
 8016dac:	f7f4 fbfe 	bl	800b5ac <_isatty>
 8016db0:	1c43      	adds	r3, r0, #1
 8016db2:	d103      	bne.n	8016dbc <_isatty_r+0x1c>
 8016db4:	682b      	ldr	r3, [r5, #0]
 8016db6:	2b00      	cmp	r3, #0
 8016db8:	d000      	beq.n	8016dbc <_isatty_r+0x1c>
 8016dba:	6023      	str	r3, [r4, #0]
 8016dbc:	bd70      	pop	{r4, r5, r6, pc}
 8016dbe:	46c0      	nop			@ (mov r8, r8)
 8016dc0:	20000fd4 	.word	0x20000fd4

08016dc4 <_init>:
 8016dc4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8016dc6:	46c0      	nop			@ (mov r8, r8)
 8016dc8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8016dca:	bc08      	pop	{r3}
 8016dcc:	469e      	mov	lr, r3
 8016dce:	4770      	bx	lr

08016dd0 <_fini>:
 8016dd0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8016dd2:	46c0      	nop			@ (mov r8, r8)
 8016dd4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8016dd6:	bc08      	pop	{r3}
 8016dd8:	469e      	mov	lr, r3
 8016dda:	4770      	bx	lr
 8016ddc:	0000      	movs	r0, r0
	...

08016de0 <__FLASH_Program_Fast_veneer>:
 8016de0:	b401      	push	{r0}
 8016de2:	4802      	ldr	r0, [pc, #8]	@ (8016dec <__FLASH_Program_Fast_veneer+0xc>)
 8016de4:	4684      	mov	ip, r0
 8016de6:	bc01      	pop	{r0}
 8016de8:	4760      	bx	ip
 8016dea:	bf00      	nop
 8016dec:	200001e5 	.word	0x200001e5

Disassembly of section .data:

20000000 <Ecthreshold>:
20000000:	                                         .

20000001 <threshold>:
20000001:	                                         .

20000002 <Phvalueflag>:
20000002:	                                         .

20000003 <count_updateflag>:
20000003:	                                         .

20000004 <buttonHandled>:
20000004:	                                         .

20000005 <Dosestartflag>:
20000005:	                                         .

20000006 <Sen_read3vflag>:
20000006:	                                         ..

20000008 <Doseinit>:
20000008:	                                         h.

2000000a <isEcDosing>:
2000000a:	                                         .

2000000b <Ecflag>:
2000000b:	                                         .

2000000c <pH_flag>:
2000000c:	00000001                                ....

20000010 <SystemCoreClock>:
20000010:	00f42400                                .$..

20000014 <uwTickPrio>:
20000014:	00000004                                ....

20000018 <uwTickFreq>:
20000018:	00000001                                ....

2000001c <__sglue>:
2000001c:	00000000 00000003 20000e98              ........... 

20000028 <__global_locale>:
20000028:	00000043 00000000 00000000 00000000     C...............
	...
20000048:	00000043 00000000 00000000 00000000     C...............
	...
20000068:	00000043 00000000 00000000 00000000     C...............
	...
20000088:	00000043 00000000 00000000 00000000     C...............
	...
200000a8:	00000043 00000000 00000000 00000000     C...............
	...
200000c8:	00000043 00000000 00000000 00000000     C...............
	...
200000e8:	00000043 00000000 00000000 00000000     C...............
	...
20000108:	080162cd 08015905 00000000 08017678     .b...Y......xv..
20000118:	080173a4 080174e6 080174e6 080174e6     .s...t...t...t..
20000128:	080174e6 080174e6 080174e6 080174e6     .t...t...t...t..
20000138:	080174e6 080174e6 ffffffff ffffffff     .t...t..........
20000148:	ffffffff 0000ffff 53410001 00494943     ..........ASCII.
	...
20000170:	53410000 00494943 00000000 00000000     ..ASCII.........
	...

20000194 <_impure_ptr>:
20000194:	20000198                                ... 

20000198 <_impure_data>:
20000198:	00000000 20000e98 20000f00 20000f68     ....... ... h.. 
	...

200001e4 <FLASH_Program_Fast>:
  * @param  Address Specifies the address to be programmed.
  * @param  DataAddress Specifies the address where the data are stored.
  * @retval None
  */
static __RAM_FUNC void FLASH_Program_Fast(uint32_t Address, uint32_t DataAddress)
{
200001e4:	b580      	push	{r7, lr}
200001e6:	b088      	sub	sp, #32
200001e8:	af00      	add	r7, sp, #0
200001ea:	6078      	str	r0, [r7, #4]
200001ec:	6039      	str	r1, [r7, #0]
  uint8_t index = 0;
200001ee:	231f      	movs	r3, #31
200001f0:	18fb      	adds	r3, r7, r3
200001f2:	2200      	movs	r2, #0
200001f4:	701a      	strb	r2, [r3, #0]
  uint32_t dest = Address;
200001f6:	687b      	ldr	r3, [r7, #4]
200001f8:	61bb      	str	r3, [r7, #24]
  uint32_t src = DataAddress;
200001fa:	683b      	ldr	r3, [r7, #0]
200001fc:	617b      	str	r3, [r7, #20]
  uint32_t primask_bit;

  /* Set FSTPG bit */
  SET_BIT(FLASH->CR, FLASH_CR_FSTPG);
200001fe:	4b1a      	ldr	r3, [pc, #104]	@ (20000268 <FLASH_Program_Fast+0x84>)
20000200:	695a      	ldr	r2, [r3, #20]
20000202:	4b19      	ldr	r3, [pc, #100]	@ (20000268 <FLASH_Program_Fast+0x84>)
20000204:	2180      	movs	r1, #128	@ 0x80
20000206:	02c9      	lsls	r1, r1, #11
20000208:	430a      	orrs	r2, r1
2000020a:	615a      	str	r2, [r3, #20]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
2000020c:	f3ef 8310 	mrs	r3, PRIMASK
20000210:	60fb      	str	r3, [r7, #12]
  return(result);
20000212:	68fb      	ldr	r3, [r7, #12]

  /* Enter critical section: row programming should not be longer than 7 ms */
  primask_bit = __get_PRIMASK();
20000214:	613b      	str	r3, [r7, #16]
  __ASM volatile ("cpsid i" : : : "memory");
20000216:	b672      	cpsid	i
}
20000218:	46c0      	nop			@ (mov r8, r8)
  __disable_irq();

  /* Fast Program : 64 words */
  while (index < 64U)
2000021a:	e00f      	b.n	2000023c <FLASH_Program_Fast+0x58>
  {
    *(uint32_t *)dest = *(uint32_t *)src;
2000021c:	697a      	ldr	r2, [r7, #20]
2000021e:	69bb      	ldr	r3, [r7, #24]
20000220:	6812      	ldr	r2, [r2, #0]
20000222:	601a      	str	r2, [r3, #0]
    src += 4U;
20000224:	697b      	ldr	r3, [r7, #20]
20000226:	3304      	adds	r3, #4
20000228:	617b      	str	r3, [r7, #20]
    dest += 4U;
2000022a:	69bb      	ldr	r3, [r7, #24]
2000022c:	3304      	adds	r3, #4
2000022e:	61bb      	str	r3, [r7, #24]
    index++;
20000230:	211f      	movs	r1, #31
20000232:	187b      	adds	r3, r7, r1
20000234:	781a      	ldrb	r2, [r3, #0]
20000236:	187b      	adds	r3, r7, r1
20000238:	3201      	adds	r2, #1
2000023a:	701a      	strb	r2, [r3, #0]
  while (index < 64U)
2000023c:	231f      	movs	r3, #31
2000023e:	18fb      	adds	r3, r7, r3
20000240:	781b      	ldrb	r3, [r3, #0]
20000242:	2b3f      	cmp	r3, #63	@ 0x3f
20000244:	d9ea      	bls.n	2000021c <FLASH_Program_Fast+0x38>
     be anyway done later */

#if defined(FLASH_DBANK_SUPPORT)
  while ((FLASH->SR & (FLASH_SR_BSY1 | FLASH_SR_BSY2)) != 0x00U)
#else
  while ((FLASH->SR & FLASH_SR_BSY1) != 0x00U)
20000246:	46c0      	nop			@ (mov r8, r8)
20000248:	4b07      	ldr	r3, [pc, #28]	@ (20000268 <FLASH_Program_Fast+0x84>)
2000024a:	691a      	ldr	r2, [r3, #16]
2000024c:	2380      	movs	r3, #128	@ 0x80
2000024e:	025b      	lsls	r3, r3, #9
20000250:	4013      	ands	r3, r2
20000252:	d1f9      	bne.n	20000248 <FLASH_Program_Fast+0x64>
20000254:	693b      	ldr	r3, [r7, #16]
20000256:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
20000258:	68bb      	ldr	r3, [r7, #8]
2000025a:	f383 8810 	msr	PRIMASK, r3
}
2000025e:	46c0      	nop			@ (mov r8, r8)
  {
  }

  /* Exit critical section: restore previous priority mask */
  __set_PRIMASK(primask_bit);
}
20000260:	46c0      	nop			@ (mov r8, r8)
20000262:	46bd      	mov	sp, r7
20000264:	b008      	add	sp, #32
20000266:	bd80      	pop	{r7, pc}
20000268:	40022000 	.word	0x40022000
